
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//systemd-nspawn_gcc_-O0:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000409490 <.init>:
  409490:	stp	x29, x30, [sp, #-16]!
  409494:	mov	x29, sp
  409498:	bl	40b210 <config_parse@plt+0x60>
  40949c:	ldp	x29, x30, [sp], #16
  4094a0:	ret

Disassembly of section .plt:

00000000004094b0 <random_bytes@plt-0x20>:
  4094b0:	stp	x16, x30, [sp, #-16]!
  4094b4:	adrp	x16, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  4094b8:	ldr	x17, [x16, #320]
  4094bc:	add	x16, x16, #0x140
  4094c0:	br	x17
  4094c4:	nop
  4094c8:	nop
  4094cc:	nop

00000000004094d0 <random_bytes@plt>:
  4094d0:	adrp	x16, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  4094d4:	ldr	x17, [x16, #328]
  4094d8:	add	x16, x16, #0x148
  4094dc:	br	x17

00000000004094e0 <image_unref@plt>:
  4094e0:	adrp	x16, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  4094e4:	ldr	x17, [x16, #336]
  4094e8:	add	x16, x16, #0x150
  4094ec:	br	x17

00000000004094f0 <id128_to_uuid_string@plt>:
  4094f0:	adrp	x16, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  4094f4:	ldr	x17, [x16, #344]
  4094f8:	add	x16, x16, #0x158
  4094fc:	br	x17

0000000000409500 <systemd_installation_has_version@plt>:
  409500:	adrp	x16, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  409504:	ldr	x17, [x16, #352]
  409508:	add	x16, x16, #0x160
  40950c:	br	x17

0000000000409510 <safe_fclose@plt>:
  409510:	adrp	x16, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  409514:	ldr	x17, [x16, #360]
  409518:	add	x16, x16, #0x168
  40951c:	br	x17

0000000000409520 <kill@plt>:
  409520:	adrp	x16, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  409524:	ldr	x17, [x16, #368]
  409528:	add	x16, x16, #0x170
  40952c:	br	x17

0000000000409530 <cg_enable_everywhere@plt>:
  409530:	adrp	x16, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  409534:	ldr	x17, [x16, #376]
  409538:	add	x16, x16, #0x178
  40953c:	br	x17

0000000000409540 <dot_or_dot_dot@plt>:
  409540:	adrp	x16, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  409544:	ldr	x17, [x16, #384]
  409548:	add	x16, x16, #0x180
  40954c:	br	x17

0000000000409550 <read_line_full@plt>:
  409550:	adrp	x16, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  409554:	ldr	x17, [x16, #392]
  409558:	add	x16, x16, #0x188
  40955c:	br	x17

0000000000409560 <rearrange_stdio@plt>:
  409560:	adrp	x16, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  409564:	ldr	x17, [x16, #400]
  409568:	add	x16, x16, #0x190
  40956c:	br	x17

0000000000409570 <bus_error_message@plt>:
  409570:	adrp	x16, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  409574:	ldr	x17, [x16, #408]
  409578:	add	x16, x16, #0x198
  40957c:	br	x17

0000000000409580 <mkdir_errno_wrapper@plt>:
  409580:	adrp	x16, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  409584:	ldr	x17, [x16, #416]
  409588:	add	x16, x16, #0x1a0
  40958c:	br	x17

0000000000409590 <putenv@plt>:
  409590:	adrp	x16, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  409594:	ldr	x17, [x16, #424]
  409598:	add	x16, x16, #0x1a8
  40959c:	br	x17

00000000004095a0 <reset_cached_pid@plt>:
  4095a0:	adrp	x16, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  4095a4:	ldr	x17, [x16, #432]
  4095a8:	add	x16, x16, #0x1b0
  4095ac:	br	x17

00000000004095b0 <mkdir_parents_label@plt>:
  4095b0:	adrp	x16, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  4095b4:	ldr	x17, [x16, #440]
  4095b8:	add	x16, x16, #0x1b8
  4095bc:	br	x17

00000000004095c0 <sd_bus_message_new_method_call@plt>:
  4095c0:	adrp	x16, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  4095c4:	ldr	x17, [x16, #448]
  4095c8:	add	x16, x16, #0x1c0
  4095cc:	br	x17

00000000004095d0 <filename_is_valid@plt>:
  4095d0:	adrp	x16, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  4095d4:	ldr	x17, [x16, #456]
  4095d8:	add	x16, x16, #0x1c8
  4095dc:	br	x17

00000000004095e0 <nop_signal_handler@plt>:
  4095e0:	adrp	x16, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  4095e4:	ldr	x17, [x16, #464]
  4095e8:	add	x16, x16, #0x1d0
  4095ec:	br	x17

00000000004095f0 <root_hash_load@plt>:
  4095f0:	adrp	x16, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  4095f4:	ldr	x17, [x16, #472]
  4095f8:	add	x16, x16, #0x1d8
  4095fc:	br	x17

0000000000409600 <sd_rtnl_message_new_addr@plt>:
  409600:	adrp	x16, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  409604:	ldr	x17, [x16, #480]
  409608:	add	x16, x16, #0x1e0
  40960c:	br	x17

0000000000409610 <sethostname_idempotent@plt>:
  409610:	adrp	x16, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  409614:	ldr	x17, [x16, #488]
  409618:	add	x16, x16, #0x1e8
  40961c:	br	x17

0000000000409620 <unlink@plt>:
  409620:	adrp	x16, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  409624:	ldr	x17, [x16, #496]
  409628:	add	x16, x16, #0x1f0
  40962c:	br	x17

0000000000409630 <openat64@plt>:
  409630:	adrp	x16, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  409634:	ldr	x17, [x16, #504]
  409638:	add	x16, x16, #0x1f8
  40963c:	br	x17

0000000000409640 <internal_hashmap_free@plt>:
  409640:	adrp	x16, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  409644:	ldr	x17, [x16, #512]
  409648:	add	x16, x16, #0x200
  40964c:	br	x17

0000000000409650 <image_find@plt>:
  409650:	adrp	x16, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  409654:	ldr	x17, [x16, #520]
  409658:	add	x16, x16, #0x208
  40965c:	br	x17

0000000000409660 <cg_unified_cached@plt>:
  409660:	adrp	x16, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  409664:	ldr	x17, [x16, #528]
  409668:	add	x16, x16, #0x210
  40966c:	br	x17

0000000000409670 <barrier_place@plt>:
  409670:	adrp	x16, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  409674:	ldr	x17, [x16, #536]
  409678:	add	x16, x16, #0x218
  40967c:	br	x17

0000000000409680 <fchmodat@plt>:
  409680:	adrp	x16, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  409684:	ldr	x17, [x16, #544]
  409688:	add	x16, x16, #0x220
  40968c:	br	x17

0000000000409690 <sd_netlink_message_close_container@plt>:
  409690:	adrp	x16, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  409694:	ldr	x17, [x16, #552]
  409698:	add	x16, x16, #0x228
  40969c:	br	x17

00000000004096a0 <acl_get_fd@plt>:
  4096a0:	adrp	x16, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  4096a4:	ldr	x17, [x16, #560]
  4096a8:	add	x16, x16, #0x230
  4096ac:	br	x17

00000000004096b0 <strcspn@plt>:
  4096b0:	adrp	x16, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  4096b4:	ldr	x17, [x16, #568]
  4096b8:	add	x16, x16, #0x238
  4096bc:	br	x17

00000000004096c0 <mount_verbose@plt>:
  4096c0:	adrp	x16, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  4096c4:	ldr	x17, [x16, #576]
  4096c8:	add	x16, x16, #0x240
  4096cc:	br	x17

00000000004096d0 <local_addresses@plt>:
  4096d0:	adrp	x16, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  4096d4:	ldr	x17, [x16, #584]
  4096d8:	add	x16, x16, #0x248
  4096dc:	br	x17

00000000004096e0 <hostname_cleanup@plt>:
  4096e0:	adrp	x16, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  4096e4:	ldr	x17, [x16, #592]
  4096e8:	add	x16, x16, #0x250
  4096ec:	br	x17

00000000004096f0 <default_signals@plt>:
  4096f0:	adrp	x16, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  4096f4:	ldr	x17, [x16, #600]
  4096f8:	add	x16, x16, #0x258
  4096fc:	br	x17

0000000000409700 <acl_get_qualifier@plt>:
  409700:	adrp	x16, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  409704:	ldr	x17, [x16, #608]
  409708:	add	x16, x16, #0x260
  40970c:	br	x17

0000000000409710 <cg_pid_get_path@plt>:
  409710:	adrp	x16, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  409714:	ldr	x17, [x16, #616]
  409718:	add	x16, x16, #0x268
  40971c:	br	x17

0000000000409720 <strcmp_ptr@plt>:
  409720:	adrp	x16, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  409724:	ldr	x17, [x16, #624]
  409728:	add	x16, x16, #0x270
  40972c:	br	x17

0000000000409730 <execve@plt>:
  409730:	adrp	x16, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  409734:	ldr	x17, [x16, #632]
  409738:	add	x16, x16, #0x278
  40973c:	br	x17

0000000000409740 <sd_device_get_is_initialized@plt>:
  409740:	adrp	x16, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  409744:	ldr	x17, [x16, #640]
  409748:	add	x16, x16, #0x280
  40974c:	br	x17

0000000000409750 <fchmod@plt>:
  409750:	adrp	x16, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  409754:	ldr	x17, [x16, #648]
  409758:	add	x16, x16, #0x288
  40975c:	br	x17

0000000000409760 <is_device_node@plt>:
  409760:	adrp	x16, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  409764:	ldr	x17, [x16, #656]
  409768:	add	x16, x16, #0x290
  40976c:	br	x17

0000000000409770 <stpcpy@plt>:
  409770:	adrp	x16, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  409774:	ldr	x17, [x16, #664]
  409778:	add	x16, x16, #0x298
  40977c:	br	x17

0000000000409780 <sd_rtnl_message_new_link@plt>:
  409780:	adrp	x16, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  409784:	ldr	x17, [x16, #672]
  409788:	add	x16, x16, #0x2a0
  40978c:	br	x17

0000000000409790 <__libc_start_main@plt>:
  409790:	adrp	x16, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  409794:	ldr	x17, [x16, #680]
  409798:	add	x16, x16, #0x2a8
  40979c:	br	x17

00000000004097a0 <send_one_fd_iov_sa@plt>:
  4097a0:	adrp	x16, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  4097a4:	ldr	x17, [x16, #688]
  4097a8:	add	x16, x16, #0x2b0
  4097ac:	br	x17

00000000004097b0 <bus_wait_for_jobs_free@plt>:
  4097b0:	adrp	x16, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  4097b4:	ldr	x17, [x16, #696]
  4097b8:	add	x16, x16, #0x2b8
  4097bc:	br	x17

00000000004097c0 <sd_event_set_watchdog@plt>:
  4097c0:	adrp	x16, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  4097c4:	ldr	x17, [x16, #704]
  4097c8:	add	x16, x16, #0x2c0
  4097cc:	br	x17

00000000004097d0 <log_close@plt>:
  4097d0:	adrp	x16, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  4097d4:	ldr	x17, [x16, #712]
  4097d8:	add	x16, x16, #0x2c8
  4097dc:	br	x17

00000000004097e0 <fdopen@plt>:
  4097e0:	adrp	x16, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  4097e4:	ldr	x17, [x16, #720]
  4097e8:	add	x16, x16, #0x2d0
  4097ec:	br	x17

00000000004097f0 <sigfillset@plt>:
  4097f0:	adrp	x16, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  4097f4:	ldr	x17, [x16, #728]
  4097f8:	add	x16, x16, #0x2d8
  4097fc:	br	x17

0000000000409800 <prlimit64@plt>:
  409800:	adrp	x16, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  409804:	ldr	x17, [x16, #736]
  409808:	add	x16, x16, #0x2e0
  40980c:	br	x17

0000000000409810 <mode_to_inaccessible_node@plt>:
  409810:	adrp	x16, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  409814:	ldr	x17, [x16, #744]
  409818:	add	x16, x16, #0x2e8
  40981c:	br	x17

0000000000409820 <json_variant_string@plt>:
  409820:	adrp	x16, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  409824:	ldr	x17, [x16, #752]
  409828:	add	x16, x16, #0x2f0
  40982c:	br	x17

0000000000409830 <strv_extend_strv@plt>:
  409830:	adrp	x16, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  409834:	ldr	x17, [x16, #760]
  409838:	add	x16, x16, #0x2f8
  40983c:	br	x17

0000000000409840 <sd_bus_message_unref@plt>:
  409840:	adrp	x16, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  409844:	ldr	x17, [x16, #768]
  409848:	add	x16, x16, #0x300
  40984c:	br	x17

0000000000409850 <strv_find_prefix@plt>:
  409850:	adrp	x16, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  409854:	ldr	x17, [x16, #776]
  409858:	add	x16, x16, #0x308
  40985c:	br	x17

0000000000409860 <path_is_fs_type@plt>:
  409860:	adrp	x16, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  409864:	ldr	x17, [x16, #784]
  409868:	add	x16, x16, #0x310
  40986c:	br	x17

0000000000409870 <strv_split_extract@plt>:
  409870:	adrp	x16, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  409874:	ldr	x17, [x16, #792]
  409878:	add	x16, x16, #0x318
  40987c:	br	x17

0000000000409880 <parse_boolean@plt>:
  409880:	adrp	x16, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  409884:	ldr	x17, [x16, #800]
  409888:	add	x16, x16, #0x320
  40988c:	br	x17

0000000000409890 <sd_id128_from_string@plt>:
  409890:	adrp	x16, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  409894:	ldr	x17, [x16, #808]
  409898:	add	x16, x16, #0x328
  40989c:	br	x17

00000000004098a0 <json_variant_by_index@plt>:
  4098a0:	adrp	x16, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  4098a4:	ldr	x17, [x16, #816]
  4098a8:	add	x16, x16, #0x330
  4098ac:	br	x17

00000000004098b0 <strv_find_startswith@plt>:
  4098b0:	adrp	x16, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  4098b4:	ldr	x17, [x16, #824]
  4098b8:	add	x16, x16, #0x338
  4098bc:	br	x17

00000000004098c0 <capability_to_name@plt>:
  4098c0:	adrp	x16, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  4098c4:	ldr	x17, [x16, #832]
  4098c8:	add	x16, x16, #0x340
  4098cc:	br	x17

00000000004098d0 <mempcpy@plt>:
  4098d0:	adrp	x16, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  4098d4:	ldr	x17, [x16, #840]
  4098d8:	add	x16, x16, #0x348
  4098dc:	br	x17

00000000004098e0 <copy_file_atomic_full@plt>:
  4098e0:	adrp	x16, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  4098e4:	ldr	x17, [x16, #848]
  4098e8:	add	x16, x16, #0x350
  4098ec:	br	x17

00000000004098f0 <__gmon_start__@plt>:
  4098f0:	adrp	x16, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  4098f4:	ldr	x17, [x16, #856]
  4098f8:	add	x16, x16, #0x358
  4098fc:	br	x17

0000000000409900 <lchown@plt>:
  409900:	adrp	x16, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  409904:	ldr	x17, [x16, #864]
  409908:	add	x16, x16, #0x360
  40990c:	br	x17

0000000000409910 <sd_rtnl_message_addr_set_scope@plt>:
  409910:	adrp	x16, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  409914:	ldr	x17, [x16, #872]
  409918:	add	x16, x16, #0x368
  40991c:	br	x17

0000000000409920 <capability_quintet_enforce@plt>:
  409920:	adrp	x16, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  409924:	ldr	x17, [x16, #880]
  409928:	add	x16, x16, #0x370
  40992c:	br	x17

0000000000409930 <chase_symlinks@plt>:
  409930:	adrp	x16, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  409934:	ldr	x17, [x16, #888]
  409938:	add	x16, x16, #0x378
  40993c:	br	x17

0000000000409940 <setresuid@plt>:
  409940:	adrp	x16, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  409944:	ldr	x17, [x16, #896]
  409948:	add	x16, x16, #0x380
  40994c:	br	x17

0000000000409950 <write_string_file_ts@plt>:
  409950:	adrp	x16, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  409954:	ldr	x17, [x16, #904]
  409958:	add	x16, x16, #0x388
  40995c:	br	x17

0000000000409960 <safe_personality@plt>:
  409960:	adrp	x16, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  409964:	ldr	x17, [x16, #912]
  409968:	add	x16, x16, #0x390
  40996c:	br	x17

0000000000409970 <polkit_agent_close@plt>:
  409970:	adrp	x16, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  409974:	ldr	x17, [x16, #920]
  409978:	add	x16, x16, #0x398
  40997c:	br	x17

0000000000409980 <kill_and_sigcont@plt>:
  409980:	adrp	x16, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  409984:	ldr	x17, [x16, #928]
  409988:	add	x16, x16, #0x3a0
  40998c:	br	x17

0000000000409990 <rlimit_to_string@plt>:
  409990:	adrp	x16, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  409994:	ldr	x17, [x16, #936]
  409998:	add	x16, x16, #0x3a8
  40999c:	br	x17

00000000004099a0 <log_parse_environment_realm@plt>:
  4099a0:	adrp	x16, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  4099a4:	ldr	x17, [x16, #944]
  4099a8:	add	x16, x16, #0x3b0
  4099ac:	br	x17

00000000004099b0 <qsort@plt>:
  4099b0:	adrp	x16, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  4099b4:	ldr	x17, [x16, #952]
  4099b8:	add	x16, x16, #0x3b8
  4099bc:	br	x17

00000000004099c0 <volatile_mode_to_string@plt>:
  4099c0:	adrp	x16, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  4099c4:	ldr	x17, [x16, #960]
  4099c8:	add	x16, x16, #0x3c0
  4099cc:	br	x17

00000000004099d0 <strv_split_full@plt>:
  4099d0:	adrp	x16, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  4099d4:	ldr	x17, [x16, #968]
  4099d8:	add	x16, x16, #0x3c8
  4099dc:	br	x17

00000000004099e0 <strnlen@plt>:
  4099e0:	adrp	x16, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  4099e4:	ldr	x17, [x16, #976]
  4099e8:	add	x16, x16, #0x3d0
  4099ec:	br	x17

00000000004099f0 <free_and_strdup@plt>:
  4099f0:	adrp	x16, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  4099f4:	ldr	x17, [x16, #984]
  4099f8:	add	x16, x16, #0x3d8
  4099fc:	br	x17

0000000000409a00 <umount_verbose@plt>:
  409a00:	adrp	x16, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  409a04:	ldr	x17, [x16, #992]
  409a08:	add	x16, x16, #0x3e0
  409a0c:	br	x17

0000000000409a10 <path_startswith_strv@plt>:
  409a10:	adrp	x16, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  409a14:	ldr	x17, [x16, #1000]
  409a18:	add	x16, x16, #0x3e8
  409a1c:	br	x17

0000000000409a20 <base_filesystem_create@plt>:
  409a20:	adrp	x16, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  409a24:	ldr	x17, [x16, #1008]
  409a28:	add	x16, x16, #0x3f0
  409a2c:	br	x17

0000000000409a30 <json_dispatch_boolean@plt>:
  409a30:	adrp	x16, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  409a34:	ldr	x17, [x16, #1016]
  409a38:	add	x16, x16, #0x3f8
  409a3c:	br	x17

0000000000409a40 <socket@plt>:
  409a40:	adrp	x16, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  409a44:	ldr	x17, [x16, #1024]
  409a48:	add	x16, x16, #0x400
  409a4c:	br	x17

0000000000409a50 <getpwuid@plt>:
  409a50:	adrp	x16, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  409a54:	ldr	x17, [x16, #1032]
  409a58:	add	x16, x16, #0x408
  409a5c:	br	x17

0000000000409a60 <json_variant_unsigned@plt>:
  409a60:	adrp	x16, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  409a64:	ldr	x17, [x16, #1040]
  409a68:	add	x16, x16, #0x410
  409a6c:	br	x17

0000000000409a70 <cg_all_unified@plt>:
  409a70:	adrp	x16, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  409a74:	ldr	x17, [x16, #1048]
  409a78:	add	x16, x16, #0x418
  409a7c:	br	x17

0000000000409a80 <snprintf@plt>:
  409a80:	adrp	x16, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  409a84:	ldr	x17, [x16, #1056]
  409a88:	add	x16, x16, #0x420
  409a8c:	br	x17

0000000000409a90 <sd_event_source_get_event@plt>:
  409a90:	adrp	x16, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  409a94:	ldr	x17, [x16, #1064]
  409a98:	add	x16, x16, #0x428
  409a9c:	br	x17

0000000000409aa0 <path_equal@plt>:
  409aa0:	adrp	x16, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  409aa4:	ldr	x17, [x16, #1072]
  409aa8:	add	x16, x16, #0x430
  409aac:	br	x17

0000000000409ab0 <device_path_make_major_minor@plt>:
  409ab0:	adrp	x16, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  409ab4:	ldr	x17, [x16, #1080]
  409ab8:	add	x16, x16, #0x438
  409abc:	br	x17

0000000000409ac0 <sigwaitinfo@plt>:
  409ac0:	adrp	x16, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  409ac4:	ldr	x17, [x16, #1088]
  409ac8:	add	x16, x16, #0x440
  409acc:	br	x17

0000000000409ad0 <sd_bus_message_open_container@plt>:
  409ad0:	adrp	x16, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  409ad4:	ldr	x17, [x16, #1096]
  409ad8:	add	x16, x16, #0x448
  409adc:	br	x17

0000000000409ae0 <json_parse_file@plt>:
  409ae0:	adrp	x16, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  409ae4:	ldr	x17, [x16, #1104]
  409ae8:	add	x16, x16, #0x450
  409aec:	br	x17

0000000000409af0 <extract_many_words@plt>:
  409af0:	adrp	x16, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  409af4:	ldr	x17, [x16, #1112]
  409af8:	add	x16, x16, #0x458
  409afc:	br	x17

0000000000409b00 <config_parse_tristate@plt>:
  409b00:	adrp	x16, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  409b04:	ldr	x17, [x16, #1120]
  409b08:	add	x16, x16, #0x460
  409b0c:	br	x17

0000000000409b10 <reallocarray@plt>:
  409b10:	adrp	x16, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  409b14:	ldr	x17, [x16, #1128]
  409b18:	add	x16, x16, #0x468
  409b1c:	br	x17

0000000000409b20 <rename_process@plt>:
  409b20:	adrp	x16, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  409b24:	ldr	x17, [x16, #1136]
  409b28:	add	x16, x16, #0x470
  409b2c:	br	x17

0000000000409b30 <sigaction@plt>:
  409b30:	adrp	x16, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  409b34:	ldr	x17, [x16, #1144]
  409b38:	add	x16, x16, #0x478
  409b3c:	br	x17

0000000000409b40 <__cmsg_nxthdr@plt>:
  409b40:	adrp	x16, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  409b44:	ldr	x17, [x16, #1152]
  409b48:	add	x16, x16, #0x480
  409b4c:	br	x17

0000000000409b50 <memcpy@plt>:
  409b50:	adrp	x16, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  409b54:	ldr	x17, [x16, #1160]
  409b58:	add	x16, x16, #0x488
  409b5c:	br	x17

0000000000409b60 <ambient_capabilities_supported@plt>:
  409b60:	adrp	x16, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  409b64:	ldr	x17, [x16, #1168]
  409b68:	add	x16, x16, #0x490
  409b6c:	br	x17

0000000000409b70 <siphash24@plt>:
  409b70:	adrp	x16, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  409b74:	ldr	x17, [x16, #1176]
  409b78:	add	x16, x16, #0x498
  409b7c:	br	x17

0000000000409b80 <fdopendir@plt>:
  409b80:	adrp	x16, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  409b84:	ldr	x17, [x16, #1184]
  409b88:	add	x16, x16, #0x4a0
  409b8c:	br	x17

0000000000409b90 <loop_device_unref@plt>:
  409b90:	adrp	x16, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  409b94:	ldr	x17, [x16, #1192]
  409b98:	add	x16, x16, #0x4a8
  409b9c:	br	x17

0000000000409ba0 <timespec_store@plt>:
  409ba0:	adrp	x16, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  409ba4:	ldr	x17, [x16, #1200]
  409ba8:	add	x16, x16, #0x4b0
  409bac:	br	x17

0000000000409bb0 <signal_from_string@plt>:
  409bb0:	adrp	x16, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  409bb4:	ldr	x17, [x16, #1208]
  409bb8:	add	x16, x16, #0x4b8
  409bbc:	br	x17

0000000000409bc0 <openpt_allocate@plt>:
  409bc0:	adrp	x16, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  409bc4:	ldr	x17, [x16, #1216]
  409bc8:	add	x16, x16, #0x4c0
  409bcc:	br	x17

0000000000409bd0 <sd_rtnl_message_link_set_flags@plt>:
  409bd0:	adrp	x16, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  409bd4:	ldr	x17, [x16, #1224]
  409bd8:	add	x16, x16, #0x4c8
  409bdc:	br	x17

0000000000409be0 <sigtimedwait@plt>:
  409be0:	adrp	x16, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  409be4:	ldr	x17, [x16, #1232]
  409be8:	add	x16, x16, #0x4d0
  409bec:	br	x17

0000000000409bf0 <fstatfs64@plt>:
  409bf0:	adrp	x16, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  409bf4:	ldr	x17, [x16, #1240]
  409bf8:	add	x16, x16, #0x4d8
  409bfc:	br	x17

0000000000409c00 <pty_forward_get_last_char@plt>:
  409c00:	adrp	x16, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  409c04:	ldr	x17, [x16, #1248]
  409c08:	add	x16, x16, #0x4e0
  409c0c:	br	x17

0000000000409c10 <sd_event_source_unref@plt>:
  409c10:	adrp	x16, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  409c14:	ldr	x17, [x16, #1256]
  409c18:	add	x16, x16, #0x4e8
  409c1c:	br	x17

0000000000409c20 <symlink@plt>:
  409c20:	adrp	x16, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  409c24:	ldr	x17, [x16, #1264]
  409c28:	add	x16, x16, #0x4f0
  409c2c:	br	x17

0000000000409c30 <volatile_mode_from_string@plt>:
  409c30:	adrp	x16, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  409c34:	ldr	x17, [x16, #1272]
  409c38:	add	x16, x16, #0x4f8
  409c3c:	br	x17

0000000000409c40 <sd_bus_message_append@plt>:
  409c40:	adrp	x16, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  409c44:	ldr	x17, [x16, #1280]
  409c48:	add	x16, x16, #0x500
  409c4c:	br	x17

0000000000409c50 <hostname_is_valid@plt>:
  409c50:	adrp	x16, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  409c54:	ldr	x17, [x16, #1288]
  409c58:	add	x16, x16, #0x508
  409c5c:	br	x17

0000000000409c60 <pty_forward_new@plt>:
  409c60:	adrp	x16, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  409c64:	ldr	x17, [x16, #1296]
  409c68:	add	x16, x16, #0x510
  409c6c:	br	x17

0000000000409c70 <strjoin_real@plt>:
  409c70:	adrp	x16, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  409c74:	ldr	x17, [x16, #1304]
  409c78:	add	x16, x16, #0x518
  409c7c:	br	x17

0000000000409c80 <sd_id128_randomize@plt>:
  409c80:	adrp	x16, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  409c84:	ldr	x17, [x16, #1312]
  409c88:	add	x16, x16, #0x520
  409c8c:	br	x17

0000000000409c90 <safe_close@plt>:
  409c90:	adrp	x16, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  409c94:	ldr	x17, [x16, #1320]
  409c98:	add	x16, x16, #0x528
  409c9c:	br	x17

0000000000409ca0 <__libc_current_sigrtmin@plt>:
  409ca0:	adrp	x16, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  409ca4:	ldr	x17, [x16, #1328]
  409ca8:	add	x16, x16, #0x530
  409cac:	br	x17

0000000000409cb0 <ifname_valid@plt>:
  409cb0:	adrp	x16, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  409cb4:	ldr	x17, [x16, #1336]
  409cb8:	add	x16, x16, #0x538
  409cbc:	br	x17

0000000000409cc0 <safe_close_pair@plt>:
  409cc0:	adrp	x16, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  409cc4:	ldr	x17, [x16, #1344]
  409cc8:	add	x16, x16, #0x540
  409ccc:	br	x17

0000000000409cd0 <sd_bus_message_get_bus@plt>:
  409cd0:	adrp	x16, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  409cd4:	ldr	x17, [x16, #1352]
  409cd8:	add	x16, x16, #0x548
  409cdc:	br	x17

0000000000409ce0 <config_parse_path@plt>:
  409ce0:	adrp	x16, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  409ce4:	ldr	x17, [x16, #1360]
  409ce8:	add	x16, x16, #0x550
  409cec:	br	x17

0000000000409cf0 <config_parse_ifname@plt>:
  409cf0:	adrp	x16, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  409cf4:	ldr	x17, [x16, #1368]
  409cf8:	add	x16, x16, #0x558
  409cfc:	br	x17

0000000000409d00 <dirfd@plt>:
  409d00:	adrp	x16, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  409d04:	ldr	x17, [x16, #1376]
  409d08:	add	x16, x16, #0x560
  409d0c:	br	x17

0000000000409d10 <chmod_and_chown@plt>:
  409d10:	adrp	x16, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  409d14:	ldr	x17, [x16, #1384]
  409d18:	add	x16, x16, #0x568
  409d1c:	br	x17

0000000000409d20 <readlink_and_make_absolute@plt>:
  409d20:	adrp	x16, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  409d24:	ldr	x17, [x16, #1392]
  409d28:	add	x16, x16, #0x570
  409d2c:	br	x17

0000000000409d30 <loop_device_make_by_path@plt>:
  409d30:	adrp	x16, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  409d34:	ldr	x17, [x16, #1400]
  409d38:	add	x16, x16, #0x578
  409d3c:	br	x17

0000000000409d40 <json_variant_integer@plt>:
  409d40:	adrp	x16, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  409d44:	ldr	x17, [x16, #1408]
  409d48:	add	x16, x16, #0x580
  409d4c:	br	x17

0000000000409d50 <log_assert_failed_realm@plt>:
  409d50:	adrp	x16, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  409d54:	ldr	x17, [x16, #1416]
  409d58:	add	x16, x16, #0x588
  409d5c:	br	x17

0000000000409d60 <sd_bus_message_read@plt>:
  409d60:	adrp	x16, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  409d64:	ldr	x17, [x16, #1424]
  409d68:	add	x16, x16, #0x590
  409d6c:	br	x17

0000000000409d70 <sd_bus_message_seal@plt>:
  409d70:	adrp	x16, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  409d74:	ldr	x17, [x16, #1432]
  409d78:	add	x16, x16, #0x598
  409d7c:	br	x17

0000000000409d80 <cg_slice_to_path@plt>:
  409d80:	adrp	x16, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  409d84:	ldr	x17, [x16, #1440]
  409d88:	add	x16, x16, #0x5a0
  409d8c:	br	x17

0000000000409d90 <faccessat@plt>:
  409d90:	adrp	x16, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  409d94:	ldr	x17, [x16, #1448]
  409d98:	add	x16, x16, #0x5a8
  409d9c:	br	x17

0000000000409da0 <mount_move_root@plt>:
  409da0:	adrp	x16, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  409da4:	ldr	x17, [x16, #1456]
  409da8:	add	x16, x16, #0x5b0
  409dac:	br	x17

0000000000409db0 <cg_path_get_slice@plt>:
  409db0:	adrp	x16, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  409db4:	ldr	x17, [x16, #1464]
  409db8:	add	x16, x16, #0x5b8
  409dbc:	br	x17

0000000000409dc0 <log_dup_console@plt>:
  409dc0:	adrp	x16, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  409dc4:	ldr	x17, [x16, #1472]
  409dc8:	add	x16, x16, #0x5c0
  409dcc:	br	x17

0000000000409dd0 <readdir64@plt>:
  409dd0:	adrp	x16, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  409dd4:	ldr	x17, [x16, #1480]
  409dd8:	add	x16, x16, #0x5c8
  409ddc:	br	x17

0000000000409de0 <sleep@plt>:
  409de0:	adrp	x16, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  409de4:	ldr	x17, [x16, #1488]
  409de8:	add	x16, x16, #0x5d0
  409dec:	br	x17

0000000000409df0 <fdset_free@plt>:
  409df0:	adrp	x16, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  409df4:	ldr	x17, [x16, #1496]
  409df8:	add	x16, x16, #0x5d8
  409dfc:	br	x17

0000000000409e00 <getopt_long@plt>:
  409e00:	adrp	x16, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  409e04:	ldr	x17, [x16, #1504]
  409e08:	add	x16, x16, #0x5e0
  409e0c:	br	x17

0000000000409e10 <sigaddset@plt>:
  409e10:	adrp	x16, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  409e14:	ldr	x17, [x16, #1512]
  409e18:	add	x16, x16, #0x5e8
  409e1c:	br	x17

0000000000409e20 <sysctl_write@plt>:
  409e20:	adrp	x16, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  409e24:	ldr	x17, [x16, #1520]
  409e28:	add	x16, x16, #0x5f0
  409e2c:	br	x17

0000000000409e30 <dissected_image_decrypt_interactively@plt>:
  409e30:	adrp	x16, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  409e34:	ldr	x17, [x16, #1528]
  409e38:	add	x16, x16, #0x5f8
  409e3c:	br	x17

0000000000409e40 <_exit@plt>:
  409e40:	adrp	x16, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  409e44:	ldr	x17, [x16, #1536]
  409e48:	add	x16, x16, #0x600
  409e4c:	br	x17

0000000000409e50 <json_dispatch_string@plt>:
  409e50:	adrp	x16, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  409e54:	ldr	x17, [x16, #1544]
  409e58:	add	x16, x16, #0x608
  409e5c:	br	x17

0000000000409e60 <barrier_sync@plt>:
  409e60:	adrp	x16, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  409e64:	ldr	x17, [x16, #1552]
  409e68:	add	x16, x16, #0x610
  409e6c:	br	x17

0000000000409e70 <tempfn_random_child@plt>:
  409e70:	adrp	x16, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  409e74:	ldr	x17, [x16, #1560]
  409e78:	add	x16, x16, #0x618
  409e7c:	br	x17

0000000000409e80 <log_assert_failed_unreachable_realm@plt>:
  409e80:	adrp	x16, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  409e84:	ldr	x17, [x16, #1568]
  409e88:	add	x16, x16, #0x620
  409e8c:	br	x17

0000000000409e90 <acl_set_qualifier@plt>:
  409e90:	adrp	x16, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  409e94:	ldr	x17, [x16, #1576]
  409e98:	add	x16, x16, #0x628
  409e9c:	br	x17

0000000000409ea0 <rlimit_format@plt>:
  409ea0:	adrp	x16, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  409ea4:	ldr	x17, [x16, #1584]
  409ea8:	add	x16, x16, #0x630
  409eac:	br	x17

0000000000409eb0 <sd_listen_fds@plt>:
  409eb0:	adrp	x16, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  409eb4:	ldr	x17, [x16, #1592]
  409eb8:	add	x16, x16, #0x638
  409ebc:	br	x17

0000000000409ec0 <sd_rtnl_message_addr_set_prefixlen@plt>:
  409ec0:	adrp	x16, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  409ec4:	ldr	x17, [x16, #1600]
  409ec8:	add	x16, x16, #0x640
  409ecc:	br	x17

0000000000409ed0 <id128_write@plt>:
  409ed0:	adrp	x16, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  409ed4:	ldr	x17, [x16, #1608]
  409ed8:	add	x16, x16, #0x648
  409edc:	br	x17

0000000000409ee0 <fdset_cloexec@plt>:
  409ee0:	adrp	x16, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  409ee4:	ldr	x17, [x16, #1616]
  409ee8:	add	x16, x16, #0x650
  409eec:	br	x17

0000000000409ef0 <sd_netlink_add_match@plt>:
  409ef0:	adrp	x16, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  409ef4:	ldr	x17, [x16, #1624]
  409ef8:	add	x16, x16, #0x658
  409efc:	br	x17

0000000000409f00 <parse_path_argument_and_warn@plt>:
  409f00:	adrp	x16, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  409f04:	ldr	x17, [x16, #1632]
  409f08:	add	x16, x16, #0x660
  409f0c:	br	x17

0000000000409f10 <umask@plt>:
  409f10:	adrp	x16, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  409f14:	ldr	x17, [x16, #1640]
  409f18:	add	x16, x16, #0x668
  409f1c:	br	x17

0000000000409f20 <sd_bus_attach_event@plt>:
  409f20:	adrp	x16, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  409f24:	ldr	x17, [x16, #1648]
  409f28:	add	x16, x16, #0x670
  409f2c:	br	x17

0000000000409f30 <bus_append_unit_property_assignment_many@plt>:
  409f30:	adrp	x16, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  409f34:	ldr	x17, [x16, #1656]
  409f38:	add	x16, x16, #0x678
  409f3c:	br	x17

0000000000409f40 <path_is_absolute@plt>:
  409f40:	adrp	x16, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  409f44:	ldr	x17, [x16, #1664]
  409f48:	add	x16, x16, #0x680
  409f4c:	br	x17

0000000000409f50 <mkdir_safe@plt>:
  409f50:	adrp	x16, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  409f54:	ldr	x17, [x16, #1672]
  409f58:	add	x16, x16, #0x688
  409f5c:	br	x17

0000000000409f60 <release_lock_file@plt>:
  409f60:	adrp	x16, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  409f64:	ldr	x17, [x16, #1680]
  409f68:	add	x16, x16, #0x690
  409f6c:	br	x17

0000000000409f70 <sd_rtnl_message_addr_set_flags@plt>:
  409f70:	adrp	x16, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  409f74:	ldr	x17, [x16, #1688]
  409f78:	add	x16, x16, #0x698
  409f7c:	br	x17

0000000000409f80 <setsid@plt>:
  409f80:	adrp	x16, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  409f84:	ldr	x17, [x16, #1696]
  409f88:	add	x16, x16, #0x6a0
  409f8c:	br	x17

0000000000409f90 <strv_env_merge@plt>:
  409f90:	adrp	x16, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  409f94:	ldr	x17, [x16, #1704]
  409f98:	add	x16, x16, #0x6a8
  409f9c:	br	x17

0000000000409fa0 <closedir@plt>:
  409fa0:	adrp	x16, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  409fa4:	ldr	x17, [x16, #1712]
  409fa8:	add	x16, x16, #0x6b0
  409fac:	br	x17

0000000000409fb0 <strncmp@plt>:
  409fb0:	adrp	x16, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  409fb4:	ldr	x17, [x16, #1720]
  409fb8:	add	x16, x16, #0x6b8
  409fbc:	br	x17

0000000000409fc0 <dir_is_empty_at@plt>:
  409fc0:	adrp	x16, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  409fc4:	ldr	x17, [x16, #1728]
  409fc8:	add	x16, x16, #0x6c0
  409fcc:	br	x17

0000000000409fd0 <__sched_cpufree@plt>:
  409fd0:	adrp	x16, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  409fd4:	ldr	x17, [x16, #1736]
  409fd8:	add	x16, x16, #0x6c8
  409fdc:	br	x17

0000000000409fe0 <access@plt>:
  409fe0:	adrp	x16, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  409fe4:	ldr	x17, [x16, #1744]
  409fe8:	add	x16, x16, #0x6d0
  409fec:	br	x17

0000000000409ff0 <sigprocmask_many@plt>:
  409ff0:	adrp	x16, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  409ff4:	ldr	x17, [x16, #1752]
  409ff8:	add	x16, x16, #0x6d8
  409ffc:	br	x17

000000000040a000 <abort@plt>:
  40a000:	adrp	x16, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  40a004:	ldr	x17, [x16, #1760]
  40a008:	add	x16, x16, #0x6e0
  40a00c:	br	x17

000000000040a010 <greedy_realloc@plt>:
  40a010:	adrp	x16, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  40a014:	ldr	x17, [x16, #1768]
  40a018:	add	x16, x16, #0x6e8
  40a01c:	br	x17

000000000040a020 <memdup@plt>:
  40a020:	adrp	x16, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  40a024:	ldr	x17, [x16, #1776]
  40a028:	add	x16, x16, #0x6f0
  40a02c:	br	x17

000000000040a030 <acl_init@plt>:
  40a030:	adrp	x16, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  40a034:	ldr	x17, [x16, #1784]
  40a038:	add	x16, x16, #0x6f8
  40a03c:	br	x17

000000000040a040 <parse_oom_score_adjust@plt>:
  40a040:	adrp	x16, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  40a044:	ldr	x17, [x16, #1792]
  40a048:	add	x16, x16, #0x700
  40a04c:	br	x17

000000000040a050 <unlink_noerrno@plt>:
  40a050:	adrp	x16, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  40a054:	ldr	x17, [x16, #1800]
  40a058:	add	x16, x16, #0x708
  40a05c:	br	x17

000000000040a060 <pty_forward_set_width_height@plt>:
  40a060:	adrp	x16, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  40a064:	ldr	x17, [x16, #1808]
  40a068:	add	x16, x16, #0x710
  40a06c:	br	x17

000000000040a070 <sd_bus_match_signal_async@plt>:
  40a070:	adrp	x16, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  40a074:	ldr	x17, [x16, #1816]
  40a078:	add	x16, x16, #0x718
  40a07c:	br	x17

000000000040a080 <sd_netlink_call@plt>:
  40a080:	adrp	x16, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  40a084:	ldr	x17, [x16, #1824]
  40a088:	add	x16, x16, #0x720
  40a08c:	br	x17

000000000040a090 <uid_is_valid@plt>:
  40a090:	adrp	x16, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  40a094:	ldr	x17, [x16, #1832]
  40a098:	add	x16, x16, #0x728
  40a09c:	br	x17

000000000040a0a0 <strspn@plt>:
  40a0a0:	adrp	x16, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  40a0a4:	ldr	x17, [x16, #1840]
  40a0a8:	add	x16, x16, #0x730
  40a0ac:	br	x17

000000000040a0b0 <reset_all_signal_handlers@plt>:
  40a0b0:	adrp	x16, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  40a0b4:	ldr	x17, [x16, #1848]
  40a0b8:	add	x16, x16, #0x738
  40a0bc:	br	x17

000000000040a0c0 <json_variant_type@plt>:
  40a0c0:	adrp	x16, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  40a0c4:	ldr	x17, [x16, #1856]
  40a0c8:	add	x16, x16, #0x740
  40a0cc:	br	x17

000000000040a0d0 <path_make_relative@plt>:
  40a0d0:	adrp	x16, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  40a0d4:	ldr	x17, [x16, #1864]
  40a0d8:	add	x16, x16, #0x748
  40a0dc:	br	x17

000000000040a0e0 <json_dispatch_unsigned@plt>:
  40a0e0:	adrp	x16, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  40a0e4:	ldr	x17, [x16, #1872]
  40a0e8:	add	x16, x16, #0x750
  40a0ec:	br	x17

000000000040a0f0 <rmdir@plt>:
  40a0f0:	adrp	x16, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  40a0f4:	ldr	x17, [x16, #1880]
  40a0f8:	add	x16, x16, #0x758
  40a0fc:	br	x17

000000000040a100 <env_assignment_is_valid@plt>:
  40a100:	adrp	x16, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  40a104:	ldr	x17, [x16, #1888]
  40a108:	add	x16, x16, #0x760
  40a10c:	br	x17

000000000040a110 <sockaddr_un_unlink@plt>:
  40a110:	adrp	x16, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  40a114:	ldr	x17, [x16, #1896]
  40a118:	add	x16, x16, #0x768
  40a11c:	br	x17

000000000040a120 <unshare@plt>:
  40a120:	adrp	x16, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  40a124:	ldr	x17, [x16, #1904]
  40a128:	add	x16, x16, #0x770
  40a12c:	br	x17

000000000040a130 <config_parse_signal@plt>:
  40a130:	adrp	x16, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  40a134:	ldr	x17, [x16, #1912]
  40a138:	add	x16, x16, #0x778
  40a13c:	br	x17

000000000040a140 <sd_netlink_unref@plt>:
  40a140:	adrp	x16, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  40a144:	ldr	x17, [x16, #1920]
  40a148:	add	x16, x16, #0x780
  40a14c:	br	x17

000000000040a150 <setresgid@plt>:
  40a150:	adrp	x16, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  40a154:	ldr	x17, [x16, #1928]
  40a158:	add	x16, x16, #0x788
  40a15c:	br	x17

000000000040a160 <execle@plt>:
  40a160:	adrp	x16, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  40a164:	ldr	x17, [x16, #1936]
  40a168:	add	x16, x16, #0x790
  40a16c:	br	x17

000000000040a170 <cg_ns_supported@plt>:
  40a170:	adrp	x16, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  40a174:	ldr	x17, [x16, #1944]
  40a178:	add	x16, x16, #0x798
  40a17c:	br	x17

000000000040a180 <__fxstat64@plt>:
  40a180:	adrp	x16, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  40a184:	ldr	x17, [x16, #1952]
  40a188:	add	x16, x16, #0x7a0
  40a18c:	br	x17

000000000040a190 <sd_netlink_message_get_errno@plt>:
  40a190:	adrp	x16, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  40a194:	ldr	x17, [x16, #1960]
  40a198:	add	x16, x16, #0x7a8
  40a19c:	br	x17

000000000040a1a0 <__fxstatat64@plt>:
  40a1a0:	adrp	x16, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  40a1a4:	ldr	x17, [x16, #1968]
  40a1a8:	add	x16, x16, #0x7b0
  40a1ac:	br	x17

000000000040a1b0 <path_startswith@plt>:
  40a1b0:	adrp	x16, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  40a1b4:	ldr	x17, [x16, #1976]
  40a1b8:	add	x16, x16, #0x7b8
  40a1bc:	br	x17

000000000040a1c0 <config_parse_string@plt>:
  40a1c0:	adrp	x16, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  40a1c4:	ldr	x17, [x16, #1984]
  40a1c8:	add	x16, x16, #0x7c0
  40a1cc:	br	x17

000000000040a1d0 <touch@plt>:
  40a1d0:	adrp	x16, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  40a1d4:	ldr	x17, [x16, #1992]
  40a1d8:	add	x16, x16, #0x7c8
  40a1dc:	br	x17

000000000040a1e0 <getenv_bool@plt>:
  40a1e0:	adrp	x16, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  40a1e4:	ldr	x17, [x16, #2000]
  40a1e8:	add	x16, x16, #0x7d0
  40a1ec:	br	x17

000000000040a1f0 <getuid@plt>:
  40a1f0:	adrp	x16, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  40a1f4:	ldr	x17, [x16, #2008]
  40a1f8:	add	x16, x16, #0x7d8
  40a1fc:	br	x17

000000000040a200 <decrypted_image_unref@plt>:
  40a200:	adrp	x16, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  40a204:	ldr	x17, [x16, #2016]
  40a208:	add	x16, x16, #0x7e0
  40a20c:	br	x17

000000000040a210 <bus_name_has_owner@plt>:
  40a210:	adrp	x16, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  40a214:	ldr	x17, [x16, #2024]
  40a218:	add	x16, x16, #0x7e8
  40a21c:	br	x17

000000000040a220 <__errno_location@plt>:
  40a220:	adrp	x16, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  40a224:	ldr	x17, [x16, #2032]
  40a228:	add	x16, x16, #0x7f0
  40a22c:	br	x17

000000000040a230 <sd_event_new@plt>:
  40a230:	adrp	x16, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  40a234:	ldr	x17, [x16, #2040]
  40a238:	add	x16, x16, #0x7f8
  40a23c:	br	x17

000000000040a240 <rlimit_from_string@plt>:
  40a240:	adrp	x16, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  40a244:	ldr	x17, [x16, #2048]
  40a248:	add	x16, x16, #0x800
  40a24c:	br	x17

000000000040a250 <fdset_size@plt>:
  40a250:	adrp	x16, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  40a254:	ldr	x17, [x16, #2056]
  40a258:	add	x16, x16, #0x808
  40a25c:	br	x17

000000000040a260 <fd_is_network_ns@plt>:
  40a260:	adrp	x16, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  40a264:	ldr	x17, [x16, #2064]
  40a268:	add	x16, x16, #0x810
  40a26c:	br	x17

000000000040a270 <rlimit_free_all@plt>:
  40a270:	adrp	x16, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  40a274:	ldr	x17, [x16, #2072]
  40a278:	add	x16, x16, #0x818
  40a27c:	br	x17

000000000040a280 <sd_notifyf@plt>:
  40a280:	adrp	x16, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  40a284:	ldr	x17, [x16, #2080]
  40a288:	add	x16, x16, #0x820
  40a28c:	br	x17

000000000040a290 <strv_free@plt>:
  40a290:	adrp	x16, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  40a294:	ldr	x17, [x16, #2088]
  40a298:	add	x16, x16, #0x828
  40a29c:	br	x17

000000000040a2a0 <sd_bus_unref@plt>:
  40a2a0:	adrp	x16, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  40a2a4:	ldr	x17, [x16, #2096]
  40a2a8:	add	x16, x16, #0x830
  40a2ac:	br	x17

000000000040a2b0 <recv@plt>:
  40a2b0:	adrp	x16, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  40a2b4:	ldr	x17, [x16, #2104]
  40a2b8:	add	x16, x16, #0x838
  40a2bc:	br	x17

000000000040a2c0 <wait_for_terminate_and_check@plt>:
  40a2c0:	adrp	x16, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  40a2c4:	ldr	x17, [x16, #2112]
  40a2c8:	add	x16, x16, #0x840
  40a2cc:	br	x17

000000000040a2d0 <prctl@plt>:
  40a2d0:	adrp	x16, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  40a2d4:	ldr	x17, [x16, #2120]
  40a2d8:	add	x16, x16, #0x848
  40a2dc:	br	x17

000000000040a2e0 <strv_copy@plt>:
  40a2e0:	adrp	x16, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  40a2e4:	ldr	x17, [x16, #2128]
  40a2e8:	add	x16, x16, #0x850
  40a2ec:	br	x17

000000000040a2f0 <sigprocmask@plt>:
  40a2f0:	adrp	x16, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  40a2f4:	ldr	x17, [x16, #2136]
  40a2f8:	add	x16, x16, #0x858
  40a2fc:	br	x17

000000000040a300 <sd_bus_get_unique_name@plt>:
  40a300:	adrp	x16, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  40a304:	ldr	x17, [x16, #2144]
  40a308:	add	x16, x16, #0x860
  40a30c:	br	x17

000000000040a310 <internal_set_new@plt>:
  40a310:	adrp	x16, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  40a314:	ldr	x17, [x16, #2152]
  40a318:	add	x16, x16, #0x868
  40a31c:	br	x17

000000000040a320 <putc@plt>:
  40a320:	adrp	x16, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  40a324:	ldr	x17, [x16, #2160]
  40a328:	add	x16, x16, #0x870
  40a32c:	br	x17

000000000040a330 <sd_netlink_message_append_in6_addr@plt>:
  40a330:	adrp	x16, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  40a334:	ldr	x17, [x16, #2168]
  40a338:	add	x16, x16, #0x878
  40a33c:	br	x17

000000000040a340 <strv_extend@plt>:
  40a340:	adrp	x16, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  40a344:	ldr	x17, [x16, #2176]
  40a348:	add	x16, x16, #0x880
  40a34c:	br	x17

000000000040a350 <capability_from_name@plt>:
  40a350:	adrp	x16, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  40a354:	ldr	x17, [x16, #2184]
  40a358:	add	x16, x16, #0x888
  40a35c:	br	x17

000000000040a360 <sd_netlink_message_open_container_union@plt>:
  40a360:	adrp	x16, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  40a364:	ldr	x17, [x16, #2192]
  40a368:	add	x16, x16, #0x890
  40a36c:	br	x17

000000000040a370 <acl_get_file@plt>:
  40a370:	adrp	x16, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  40a374:	ldr	x17, [x16, #2200]
  40a378:	add	x16, x16, #0x898
  40a37c:	br	x17

000000000040a380 <bus_wait_for_jobs_new@plt>:
  40a380:	adrp	x16, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  40a384:	ldr	x17, [x16, #2208]
  40a388:	add	x16, x16, #0x8a0
  40a38c:	br	x17

000000000040a390 <syscall@plt>:
  40a390:	adrp	x16, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  40a394:	ldr	x17, [x16, #2216]
  40a398:	add	x16, x16, #0x8a8
  40a39c:	br	x17

000000000040a3a0 <__lxstat64@plt>:
  40a3a0:	adrp	x16, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  40a3a4:	ldr	x17, [x16, #2224]
  40a3a8:	add	x16, x16, #0x8b0
  40a3ac:	br	x17

000000000040a3b0 <read_one_line_file@plt>:
  40a3b0:	adrp	x16, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  40a3b4:	ldr	x17, [x16, #2232]
  40a3b8:	add	x16, x16, #0x8b8
  40a3bc:	br	x17

000000000040a3c0 <pager_open@plt>:
  40a3c0:	adrp	x16, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  40a3c4:	ldr	x17, [x16, #2240]
  40a3c8:	add	x16, x16, #0x8c0
  40a3cc:	br	x17

000000000040a3d0 <fork@plt>:
  40a3d0:	adrp	x16, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  40a3d4:	ldr	x17, [x16, #2248]
  40a3d8:	add	x16, x16, #0x8c8
  40a3dc:	br	x17

000000000040a3e0 <funlockfile@plt>:
  40a3e0:	adrp	x16, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  40a3e4:	ldr	x17, [x16, #2256]
  40a3e8:	add	x16, x16, #0x8d0
  40a3ec:	br	x17

000000000040a3f0 <strndup@plt>:
  40a3f0:	adrp	x16, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  40a3f4:	ldr	x17, [x16, #2264]
  40a3f8:	add	x16, x16, #0x8d8
  40a3fc:	br	x17

000000000040a400 <in_addr_is_null@plt>:
  40a400:	adrp	x16, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  40a404:	ldr	x17, [x16, #2272]
  40a408:	add	x16, x16, #0x8e0
  40a40c:	br	x17

000000000040a410 <acl_entries@plt>:
  40a410:	adrp	x16, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  40a414:	ldr	x17, [x16, #2280]
  40a418:	add	x16, x16, #0x8e8
  40a41c:	br	x17

000000000040a420 <terminal_urlify_man@plt>:
  40a420:	adrp	x16, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  40a424:	ldr	x17, [x16, #2288]
  40a428:	add	x16, x16, #0x8f0
  40a42c:	br	x17

000000000040a430 <gnu_dev_makedev@plt>:
  40a430:	adrp	x16, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  40a434:	ldr	x17, [x16, #2296]
  40a438:	add	x16, x16, #0x8f8
  40a43c:	br	x17

000000000040a440 <__stack_chk_fail@plt>:
  40a440:	adrp	x16, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  40a444:	ldr	x17, [x16, #2304]
  40a448:	add	x16, x16, #0x900
  40a44c:	br	x17

000000000040a450 <underline_enabled@plt>:
  40a450:	adrp	x16, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  40a454:	ldr	x17, [x16, #2312]
  40a458:	add	x16, x16, #0x908
  40a45c:	br	x17

000000000040a460 <sd_netlink_open_fd@plt>:
  40a460:	adrp	x16, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  40a464:	ldr	x17, [x16, #2320]
  40a468:	add	x16, x16, #0x910
  40a46c:	br	x17

000000000040a470 <cg_kernel_controllers@plt>:
  40a470:	adrp	x16, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  40a474:	ldr	x17, [x16, #2328]
  40a478:	add	x16, x16, #0x918
  40a47c:	br	x17

000000000040a480 <strv_shell_escape@plt>:
  40a480:	adrp	x16, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  40a484:	ldr	x17, [x16, #2336]
  40a488:	add	x16, x16, #0x920
  40a48c:	br	x17

000000000040a490 <basename@plt>:
  40a490:	adrp	x16, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  40a494:	ldr	x17, [x16, #2344]
  40a498:	add	x16, x16, #0x928
  40a49c:	br	x17

000000000040a4a0 <make_inaccessible_nodes@plt>:
  40a4a0:	adrp	x16, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  40a4a4:	ldr	x17, [x16, #2352]
  40a4a8:	add	x16, x16, #0x930
  40a4ac:	br	x17

000000000040a4b0 <waitid@plt>:
  40a4b0:	adrp	x16, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  40a4b4:	ldr	x17, [x16, #2360]
  40a4b8:	add	x16, x16, #0x938
  40a4bc:	br	x17

000000000040a4c0 <cg_pid_get_owner_uid@plt>:
  40a4c0:	adrp	x16, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  40a4c4:	ldr	x17, [x16, #2368]
  40a4c8:	add	x16, x16, #0x940
  40a4cc:	br	x17

000000000040a4d0 <pty_forward_free@plt>:
  40a4d0:	adrp	x16, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  40a4d4:	ldr	x17, [x16, #2376]
  40a4d8:	add	x16, x16, #0x948
  40a4dc:	br	x17

000000000040a4e0 <json_variant_type_to_string@plt>:
  40a4e0:	adrp	x16, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  40a4e4:	ldr	x17, [x16, #2384]
  40a4e8:	add	x16, x16, #0x950
  40a4ec:	br	x17

000000000040a4f0 <path_join_internal@plt>:
  40a4f0:	adrp	x16, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  40a4f4:	ldr	x17, [x16, #2392]
  40a4f8:	add	x16, x16, #0x958
  40a4fc:	br	x17

000000000040a500 <socketpair@plt>:
  40a500:	adrp	x16, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  40a504:	ldr	x17, [x16, #2400]
  40a508:	add	x16, x16, #0x960
  40a50c:	br	x17

000000000040a510 <fcntl64@plt>:
  40a510:	adrp	x16, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  40a514:	ldr	x17, [x16, #2408]
  40a518:	add	x16, x16, #0x968
  40a51c:	br	x17

000000000040a520 <chase_symlinks_and_stat@plt>:
  40a520:	adrp	x16, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  40a524:	ldr	x17, [x16, #2416]
  40a528:	add	x16, x16, #0x970
  40a52c:	br	x17

000000000040a530 <__xstat64@plt>:
  40a530:	adrp	x16, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  40a534:	ldr	x17, [x16, #2424]
  40a538:	add	x16, x16, #0x978
  40a53c:	br	x17

000000000040a540 <mkdir_p_label@plt>:
  40a540:	adrp	x16, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  40a544:	ldr	x17, [x16, #2432]
  40a548:	add	x16, x16, #0x980
  40a54c:	br	x17

000000000040a550 <personality_from_string@plt>:
  40a550:	adrp	x16, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  40a554:	ldr	x17, [x16, #2440]
  40a558:	add	x16, x16, #0x988
  40a55c:	br	x17

000000000040a560 <sd_bus_message_copy@plt>:
  40a560:	adrp	x16, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  40a564:	ldr	x17, [x16, #2448]
  40a568:	add	x16, x16, #0x990
  40a56c:	br	x17

000000000040a570 <setgroups@plt>:
  40a570:	adrp	x16, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  40a574:	ldr	x17, [x16, #2456]
  40a578:	add	x16, x16, #0x998
  40a57c:	br	x17

000000000040a580 <ask_password_agent_close@plt>:
  40a580:	adrp	x16, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  40a584:	ldr	x17, [x16, #2464]
  40a588:	add	x16, x16, #0x9a0
  40a58c:	br	x17

000000000040a590 <signal_to_string@plt>:
  40a590:	adrp	x16, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  40a594:	ldr	x17, [x16, #2472]
  40a598:	add	x16, x16, #0x9a8
  40a59c:	br	x17

000000000040a5a0 <strv_env_get@plt>:
  40a5a0:	adrp	x16, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  40a5a4:	ldr	x17, [x16, #2480]
  40a5a8:	add	x16, x16, #0x9b0
  40a5ac:	br	x17

000000000040a5b0 <version@plt>:
  40a5b0:	adrp	x16, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  40a5b4:	ldr	x17, [x16, #2488]
  40a5b8:	add	x16, x16, #0x9b8
  40a5bc:	br	x17

000000000040a5c0 <pager_close@plt>:
  40a5c0:	adrp	x16, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  40a5c4:	ldr	x17, [x16, #2496]
  40a5c8:	add	x16, x16, #0x9c0
  40a5cc:	br	x17

000000000040a5d0 <set_put_strdup@plt>:
  40a5d0:	adrp	x16, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  40a5d4:	ldr	x17, [x16, #2504]
  40a5d8:	add	x16, x16, #0x9c8
  40a5dc:	br	x17

000000000040a5e0 <cg_create_and_attach@plt>:
  40a5e0:	adrp	x16, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  40a5e4:	ldr	x17, [x16, #2512]
  40a5e8:	add	x16, x16, #0x9d0
  40a5ec:	br	x17

000000000040a5f0 <access_fd@plt>:
  40a5f0:	adrp	x16, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  40a5f4:	ldr	x17, [x16, #2520]
  40a5f8:	add	x16, x16, #0x9d8
  40a5fc:	br	x17

000000000040a600 <json_dispatch_strv@plt>:
  40a600:	adrp	x16, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  40a604:	ldr	x17, [x16, #2528]
  40a608:	add	x16, x16, #0x9e0
  40a60c:	br	x17

000000000040a610 <strv_length@plt>:
  40a610:	adrp	x16, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  40a614:	ldr	x17, [x16, #2536]
  40a618:	add	x16, x16, #0x9e8
  40a61c:	br	x17

000000000040a620 <safe_getcwd@plt>:
  40a620:	adrp	x16, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  40a624:	ldr	x17, [x16, #2544]
  40a628:	add	x16, x16, #0x9f0
  40a62c:	br	x17

000000000040a630 <chdir@plt>:
  40a630:	adrp	x16, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  40a634:	ldr	x17, [x16, #2552]
  40a638:	add	x16, x16, #0x9f8
  40a63c:	br	x17

000000000040a640 <memcmp@plt>:
  40a640:	adrp	x16, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  40a644:	ldr	x17, [x16, #2560]
  40a648:	add	x16, x16, #0xa00
  40a64c:	br	x17

000000000040a650 <sd_bus_error_free@plt>:
  40a650:	adrp	x16, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  40a654:	ldr	x17, [x16, #2568]
  40a658:	add	x16, x16, #0xa08
  40a65c:	br	x17

000000000040a660 <cmsg_close_all@plt>:
  40a660:	adrp	x16, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  40a664:	ldr	x17, [x16, #2576]
  40a668:	add	x16, x16, #0xa10
  40a66c:	br	x17

000000000040a670 <sd_bus_call@plt>:
  40a670:	adrp	x16, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  40a674:	ldr	x17, [x16, #2584]
  40a678:	add	x16, x16, #0xa18
  40a67c:	br	x17

000000000040a680 <sd_bus_get_event@plt>:
  40a680:	adrp	x16, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  40a684:	ldr	x17, [x16, #2592]
  40a688:	add	x16, x16, #0xa20
  40a68c:	br	x17

000000000040a690 <sd_netlink_wait@plt>:
  40a690:	adrp	x16, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  40a694:	ldr	x17, [x16, #2600]
  40a698:	add	x16, x16, #0xa28
  40a69c:	br	x17

000000000040a6a0 <wait_for_terminate@plt>:
  40a6a0:	adrp	x16, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  40a6a4:	ldr	x17, [x16, #2608]
  40a6a8:	add	x16, x16, #0xa30
  40a6ac:	br	x17

000000000040a6b0 <strv_find@plt>:
  40a6b0:	adrp	x16, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  40a6b4:	ldr	x17, [x16, #2616]
  40a6b8:	add	x16, x16, #0xa38
  40a6bc:	br	x17

000000000040a6c0 <sd_id128_get_machine@plt>:
  40a6c0:	adrp	x16, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  40a6c4:	ldr	x17, [x16, #2624]
  40a6c8:	add	x16, x16, #0xa40
  40a6cc:	br	x17

000000000040a6d0 <sd_notify@plt>:
  40a6d0:	adrp	x16, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  40a6d4:	ldr	x17, [x16, #2632]
  40a6d8:	add	x16, x16, #0xa48
  40a6dc:	br	x17

000000000040a6e0 <malloc@plt>:
  40a6e0:	adrp	x16, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  40a6e4:	ldr	x17, [x16, #2640]
  40a6e8:	add	x16, x16, #0xa50
  40a6ec:	br	x17

000000000040a6f0 <strv_push_pair@plt>:
  40a6f0:	adrp	x16, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  40a6f4:	ldr	x17, [x16, #2648]
  40a6f8:	add	x16, x16, #0xa58
  40a6fc:	br	x17

000000000040a700 <sigemptyset@plt>:
  40a700:	adrp	x16, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  40a704:	ldr	x17, [x16, #2656]
  40a708:	add	x16, x16, #0xa60
  40a70c:	br	x17

000000000040a710 <mkdir_label@plt>:
  40a710:	adrp	x16, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  40a714:	ldr	x17, [x16, #2664]
  40a718:	add	x16, x16, #0xa68
  40a71c:	br	x17

000000000040a720 <sd_netlink_attach_event@plt>:
  40a720:	adrp	x16, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  40a724:	ldr	x17, [x16, #2672]
  40a728:	add	x16, x16, #0xa70
  40a72c:	br	x17

000000000040a730 <safe_atou_full@plt>:
  40a730:	adrp	x16, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  40a734:	ldr	x17, [x16, #2680]
  40a738:	add	x16, x16, #0xa78
  40a73c:	br	x17

000000000040a740 <open_terminal@plt>:
  40a740:	adrp	x16, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  40a744:	ldr	x17, [x16, #2688]
  40a748:	add	x16, x16, #0xa80
  40a74c:	br	x17

000000000040a750 <rlimit_nofile_safe@plt>:
  40a750:	adrp	x16, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  40a754:	ldr	x17, [x16, #2696]
  40a758:	add	x16, x16, #0xa88
  40a75c:	br	x17

000000000040a760 <sd_netlink_open@plt>:
  40a760:	adrp	x16, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  40a764:	ldr	x17, [x16, #2704]
  40a768:	add	x16, x16, #0xa90
  40a76c:	br	x17

000000000040a770 <shell_escape@plt>:
  40a770:	adrp	x16, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  40a774:	ldr	x17, [x16, #2712]
  40a778:	add	x16, x16, #0xa98
  40a77c:	br	x17

000000000040a780 <acl_set_file@plt>:
  40a780:	adrp	x16, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  40a784:	ldr	x17, [x16, #2720]
  40a788:	add	x16, x16, #0xaa0
  40a78c:	br	x17

000000000040a790 <log_internal_realm@plt>:
  40a790:	adrp	x16, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  40a794:	ldr	x17, [x16, #2728]
  40a798:	add	x16, x16, #0xaa8
  40a79c:	br	x17

000000000040a7a0 <send@plt>:
  40a7a0:	adrp	x16, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  40a7a4:	ldr	x17, [x16, #2736]
  40a7a8:	add	x16, x16, #0xab0
  40a7ac:	br	x17

000000000040a7b0 <bind@plt>:
  40a7b0:	adrp	x16, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  40a7b4:	ldr	x17, [x16, #2744]
  40a7b8:	add	x16, x16, #0xab8
  40a7bc:	br	x17

000000000040a7c0 <sd_bus_default_system@plt>:
  40a7c0:	adrp	x16, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  40a7c4:	ldr	x17, [x16, #2752]
  40a7c8:	add	x16, x16, #0xac0
  40a7cc:	br	x17

000000000040a7d0 <sd_bus_flush_close_unref@plt>:
  40a7d0:	adrp	x16, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  40a7d4:	ldr	x17, [x16, #2760]
  40a7d8:	add	x16, x16, #0xac8
  40a7dc:	br	x17

000000000040a7e0 <fputc_unlocked@plt>:
  40a7e0:	adrp	x16, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  40a7e4:	ldr	x17, [x16, #2768]
  40a7e8:	add	x16, x16, #0xad0
  40a7ec:	br	x17

000000000040a7f0 <pipe2@plt>:
  40a7f0:	adrp	x16, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  40a7f4:	ldr	x17, [x16, #2776]
  40a7f8:	add	x16, x16, #0xad8
  40a7fc:	br	x17

000000000040a800 <path_is_os_tree@plt>:
  40a800:	adrp	x16, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  40a804:	ldr	x17, [x16, #2784]
  40a808:	add	x16, x16, #0xae0
  40a80c:	br	x17

000000000040a810 <sched_setaffinity@plt>:
  40a810:	adrp	x16, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  40a814:	ldr	x17, [x16, #2792]
  40a818:	add	x16, x16, #0xae8
  40a81c:	br	x17

000000000040a820 <mkfifo@plt>:
  40a820:	adrp	x16, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  40a824:	ldr	x17, [x16, #2800]
  40a828:	add	x16, x16, #0xaf0
  40a82c:	br	x17

000000000040a830 <capability_quintet_mangle@plt>:
  40a830:	adrp	x16, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  40a834:	ldr	x17, [x16, #2808]
  40a838:	add	x16, x16, #0xaf8
  40a83c:	br	x17

000000000040a840 <split@plt>:
  40a840:	adrp	x16, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  40a844:	ldr	x17, [x16, #2816]
  40a848:	add	x16, x16, #0xb00
  40a84c:	br	x17

000000000040a850 <fd_get_path@plt>:
  40a850:	adrp	x16, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  40a854:	ldr	x17, [x16, #2824]
  40a858:	add	x16, x16, #0xb08
  40a85c:	br	x17

000000000040a860 <rlimit_parse@plt>:
  40a860:	adrp	x16, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  40a864:	ldr	x17, [x16, #2832]
  40a868:	add	x16, x16, #0xb10
  40a86c:	br	x17

000000000040a870 <file_in_same_dir@plt>:
  40a870:	adrp	x16, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  40a874:	ldr	x17, [x16, #2840]
  40a878:	add	x16, x16, #0xb18
  40a87c:	br	x17

000000000040a880 <strv_join_prefix@plt>:
  40a880:	adrp	x16, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  40a884:	ldr	x17, [x16, #2848]
  40a888:	add	x16, x16, #0xb20
  40a88c:	br	x17

000000000040a890 <isatty@plt>:
  40a890:	adrp	x16, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  40a894:	ldr	x17, [x16, #2856]
  40a898:	add	x16, x16, #0xb28
  40a89c:	br	x17

000000000040a8a0 <ioctl@plt>:
  40a8a0:	adrp	x16, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  40a8a4:	ldr	x17, [x16, #2864]
  40a8a8:	add	x16, x16, #0xb30
  40a8ac:	br	x17

000000000040a8b0 <make_lock_file@plt>:
  40a8b0:	adrp	x16, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  40a8b4:	ldr	x17, [x16, #2872]
  40a8b8:	add	x16, x16, #0xb38
  40a8bc:	br	x17

000000000040a8c0 <unhexmem_full@plt>:
  40a8c0:	adrp	x16, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  40a8c4:	ldr	x17, [x16, #2880]
  40a8c8:	add	x16, x16, #0xb40
  40a8cc:	br	x17

000000000040a8d0 <unit_name_mangle_with_suffix@plt>:
  40a8d0:	adrp	x16, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  40a8d4:	ldr	x17, [x16, #2888]
  40a8d8:	add	x16, x16, #0xb48
  40a8dc:	br	x17

000000000040a8e0 <gnu_dev_major@plt>:
  40a8e0:	adrp	x16, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  40a8e4:	ldr	x17, [x16, #2896]
  40a8e8:	add	x16, x16, #0xb50
  40a8ec:	br	x17

000000000040a8f0 <now@plt>:
  40a8f0:	adrp	x16, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  40a8f4:	ldr	x17, [x16, #2904]
  40a8f8:	add	x16, x16, #0xb58
  40a8fc:	br	x17

000000000040a900 <sd_netlink_message_append_in_addr@plt>:
  40a900:	adrp	x16, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  40a904:	ldr	x17, [x16, #2912]
  40a908:	add	x16, x16, #0xb60
  40a90c:	br	x17

000000000040a910 <endswith@plt>:
  40a910:	adrp	x16, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  40a914:	ldr	x17, [x16, #2920]
  40a918:	add	x16, x16, #0xb68
  40a91c:	br	x17

000000000040a920 <sd_event_add_io@plt>:
  40a920:	adrp	x16, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  40a924:	ldr	x17, [x16, #2928]
  40a928:	add	x16, x16, #0xb70
  40a92c:	br	x17

000000000040a930 <in_addr_to_string@plt>:
  40a930:	adrp	x16, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  40a934:	ldr	x17, [x16, #2936]
  40a938:	add	x16, x16, #0xb78
  40a93c:	br	x17

000000000040a940 <cg_get_path@plt>:
  40a940:	adrp	x16, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  40a944:	ldr	x17, [x16, #2944]
  40a948:	add	x16, x16, #0xb80
  40a94c:	br	x17

000000000040a950 <fchownat@plt>:
  40a950:	adrp	x16, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  40a954:	ldr	x17, [x16, #2952]
  40a958:	add	x16, x16, #0xb88
  40a95c:	br	x17

000000000040a960 <log_syntax_internal@plt>:
  40a960:	adrp	x16, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  40a964:	ldr	x17, [x16, #2960]
  40a968:	add	x16, x16, #0xb90
  40a96c:	br	x17

000000000040a970 <sd_netlink_message_append_string@plt>:
  40a970:	adrp	x16, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  40a974:	ldr	x17, [x16, #2968]
  40a978:	add	x16, x16, #0xb98
  40a97c:	br	x17

000000000040a980 <sd_bus_open_system@plt>:
  40a980:	adrp	x16, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  40a984:	ldr	x17, [x16, #2976]
  40a988:	add	x16, x16, #0xba0
  40a98c:	br	x17

000000000040a990 <acl_copy_entry@plt>:
  40a990:	adrp	x16, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  40a994:	ldr	x17, [x16, #2984]
  40a998:	add	x16, x16, #0xba8
  40a99c:	br	x17

000000000040a9a0 <parse_uid@plt>:
  40a9a0:	adrp	x16, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  40a9a4:	ldr	x17, [x16, #2992]
  40a9a8:	add	x16, x16, #0xbb0
  40a9ac:	br	x17

000000000040a9b0 <strshorten@plt>:
  40a9b0:	adrp	x16, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  40a9b4:	ldr	x17, [x16, #3000]
  40a9b8:	add	x16, x16, #0xbb8
  40a9bc:	br	x17

000000000040a9c0 <string_table_lookup@plt>:
  40a9c0:	adrp	x16, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  40a9c4:	ldr	x17, [x16, #3008]
  40a9c8:	add	x16, x16, #0xbc0
  40a9cc:	br	x17

000000000040a9d0 <json_log_internal@plt>:
  40a9d0:	adrp	x16, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  40a9d4:	ldr	x17, [x16, #3016]
  40a9d8:	add	x16, x16, #0xbc8
  40a9dc:	br	x17

000000000040a9e0 <sd_netlink_process@plt>:
  40a9e0:	adrp	x16, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  40a9e4:	ldr	x17, [x16, #3024]
  40a9e8:	add	x16, x16, #0xbd0
  40a9ec:	br	x17

000000000040a9f0 <json_dispatch_variant@plt>:
  40a9f0:	adrp	x16, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  40a9f4:	ldr	x17, [x16, #3032]
  40a9f8:	add	x16, x16, #0xbd8
  40a9fc:	br	x17

000000000040aa00 <sd_netlink_message_unref@plt>:
  40aa00:	adrp	x16, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  40aa04:	ldr	x17, [x16, #3040]
  40aa08:	add	x16, x16, #0xbe0
  40aa0c:	br	x17

000000000040aa10 <acl_get_tag_type@plt>:
  40aa10:	adrp	x16, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  40aa14:	ldr	x17, [x16, #3048]
  40aa18:	add	x16, x16, #0xbe8
  40aa1c:	br	x17

000000000040aa20 <strcmp@plt>:
  40aa20:	adrp	x16, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  40aa24:	ldr	x17, [x16, #3056]
  40aa28:	add	x16, x16, #0xbf0
  40aa2c:	br	x17

000000000040aa30 <path_is_mount_point@plt>:
  40aa30:	adrp	x16, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  40aa34:	ldr	x17, [x16, #3064]
  40aa38:	add	x16, x16, #0xbf8
  40aa3c:	br	x17

000000000040aa40 <parse_ifindex_or_ifname@plt>:
  40aa40:	adrp	x16, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  40aa44:	ldr	x17, [x16, #3072]
  40aa48:	add	x16, x16, #0xc00
  40aa4c:	br	x17

000000000040aa50 <json_variant_elements@plt>:
  40aa50:	adrp	x16, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  40aa54:	ldr	x17, [x16, #3080]
  40aa58:	add	x16, x16, #0xc08
  40aa5c:	br	x17

000000000040aa60 <dissected_image_mount@plt>:
  40aa60:	adrp	x16, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  40aa64:	ldr	x17, [x16, #3088]
  40aa68:	add	x16, x16, #0xc10
  40aa6c:	br	x17

000000000040aa70 <sd_bus_get_property_string@plt>:
  40aa70:	adrp	x16, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  40aa74:	ldr	x17, [x16, #3096]
  40aa78:	add	x16, x16, #0xc18
  40aa7c:	br	x17

000000000040aa80 <fdset_close@plt>:
  40aa80:	adrp	x16, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  40aa84:	ldr	x17, [x16, #3104]
  40aa88:	add	x16, x16, #0xc20
  40aa8c:	br	x17

000000000040aa90 <recvmsg@plt>:
  40aa90:	adrp	x16, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  40aa94:	ldr	x17, [x16, #3112]
  40aa98:	add	x16, x16, #0xc28
  40aa9c:	br	x17

000000000040aaa0 <config_parse_personality@plt>:
  40aaa0:	adrp	x16, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  40aaa4:	ldr	x17, [x16, #3120]
  40aaa8:	add	x16, x16, #0xc30
  40aaac:	br	x17

000000000040aab0 <dissected_image_unref@plt>:
  40aab0:	adrp	x16, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  40aab4:	ldr	x17, [x16, #3128]
  40aab8:	add	x16, x16, #0xc38
  40aabc:	br	x17

000000000040aac0 <extract_first_word@plt>:
  40aac0:	adrp	x16, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  40aac4:	ldr	x17, [x16, #3136]
  40aac8:	add	x16, x16, #0xc40
  40aacc:	br	x17

000000000040aad0 <flockfile@plt>:
  40aad0:	adrp	x16, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  40aad4:	ldr	x17, [x16, #3144]
  40aad8:	add	x16, x16, #0xc48
  40aadc:	br	x17

000000000040aae0 <cg_mask_supported@plt>:
  40aae0:	adrp	x16, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  40aae4:	ldr	x17, [x16, #3152]
  40aae8:	add	x16, x16, #0xc50
  40aaec:	br	x17

000000000040aaf0 <empty_or_root@plt>:
  40aaf0:	adrp	x16, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  40aaf4:	ldr	x17, [x16, #3160]
  40aaf8:	add	x16, x16, #0xc58
  40aafc:	br	x17

000000000040ab00 <sd_event_loop@plt>:
  40ab00:	adrp	x16, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  40ab04:	ldr	x17, [x16, #3168]
  40ab08:	add	x16, x16, #0xc60
  40ab0c:	br	x17

000000000040ab10 <strdup@plt>:
  40ab10:	adrp	x16, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  40ab14:	ldr	x17, [x16, #3176]
  40ab18:	add	x16, x16, #0xc68
  40ab1c:	br	x17

000000000040ab20 <parse_cpu_set_extend@plt>:
  40ab20:	adrp	x16, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  40ab24:	ldr	x17, [x16, #3184]
  40ab28:	add	x16, x16, #0xc70
  40ab2c:	br	x17

000000000040ab30 <calloc@plt>:
  40ab30:	adrp	x16, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  40ab34:	ldr	x17, [x16, #3192]
  40ab38:	add	x16, x16, #0xc78
  40ab3c:	br	x17

000000000040ab40 <getenv@plt>:
  40ab40:	adrp	x16, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  40ab44:	ldr	x17, [x16, #3200]
  40ab48:	add	x16, x16, #0xc80
  40ab4c:	br	x17

000000000040ab50 <internal_hashmap_first_key_and_value@plt>:
  40ab50:	adrp	x16, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  40ab54:	ldr	x17, [x16, #3208]
  40ab58:	add	x16, x16, #0xc88
  40ab5c:	br	x17

000000000040ab60 <in_addr_equal@plt>:
  40ab60:	adrp	x16, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  40ab64:	ldr	x17, [x16, #3216]
  40ab68:	add	x16, x16, #0xc90
  40ab6c:	br	x17

000000000040ab70 <setsockopt@plt>:
  40ab70:	adrp	x16, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  40ab74:	ldr	x17, [x16, #3224]
  40ab78:	add	x16, x16, #0xc98
  40ab7c:	br	x17

000000000040ab80 <device_path_make_canonical@plt>:
  40ab80:	adrp	x16, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  40ab84:	ldr	x17, [x16, #3232]
  40ab88:	add	x16, x16, #0xca0
  40ab8c:	br	x17

000000000040ab90 <capability_list_length@plt>:
  40ab90:	adrp	x16, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  40ab94:	ldr	x17, [x16, #3240]
  40ab98:	add	x16, x16, #0xca8
  40ab9c:	br	x17

000000000040aba0 <config_parse_strv@plt>:
  40aba0:	adrp	x16, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  40aba4:	ldr	x17, [x16, #3248]
  40aba8:	add	x16, x16, #0xcb0
  40abac:	br	x17

000000000040abb0 <safe_fork_full@plt>:
  40abb0:	adrp	x16, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  40abb4:	ldr	x17, [x16, #3256]
  40abb8:	add	x16, x16, #0xcb8
  40abbc:	br	x17

000000000040abc0 <acl_get_entry@plt>:
  40abc0:	adrp	x16, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  40abc4:	ldr	x17, [x16, #3264]
  40abc8:	add	x16, x16, #0xcc0
  40abcc:	br	x17

000000000040abd0 <fdset_close_others@plt>:
  40abd0:	adrp	x16, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  40abd4:	ldr	x17, [x16, #3272]
  40abd8:	add	x16, x16, #0xcc8
  40abdc:	br	x17

000000000040abe0 <strchr@plt>:
  40abe0:	adrp	x16, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  40abe4:	ldr	x17, [x16, #3280]
  40abe8:	add	x16, x16, #0xcd0
  40abec:	br	x17

000000000040abf0 <reset_signal_mask@plt>:
  40abf0:	adrp	x16, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  40abf4:	ldr	x17, [x16, #3288]
  40abf8:	add	x16, x16, #0xcd8
  40abfc:	br	x17

000000000040ac00 <asprintf@plt>:
  40ac00:	adrp	x16, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  40ac04:	ldr	x17, [x16, #3296]
  40ac08:	add	x16, x16, #0xce0
  40ac0c:	br	x17

000000000040ac10 <sd_netlink_call_async@plt>:
  40ac10:	adrp	x16, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  40ac14:	ldr	x17, [x16, #3304]
  40ac18:	add	x16, x16, #0xce8
  40ac1c:	br	x17

000000000040ac20 <sd_netlink_message_append_u16@plt>:
  40ac20:	adrp	x16, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  40ac24:	ldr	x17, [x16, #3312]
  40ac28:	add	x16, x16, #0xcf0
  40ac2c:	br	x17

000000000040ac30 <json_dispatch@plt>:
  40ac30:	adrp	x16, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  40ac34:	ldr	x17, [x16, #3320]
  40ac38:	add	x16, x16, #0xcf8
  40ac3c:	br	x17

000000000040ac40 <mkdir@plt>:
  40ac40:	adrp	x16, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  40ac44:	ldr	x17, [x16, #3328]
  40ac48:	add	x16, x16, #0xd00
  40ac4c:	br	x17

000000000040ac50 <path_compare@plt>:
  40ac50:	adrp	x16, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  40ac54:	ldr	x17, [x16, #3336]
  40ac58:	add	x16, x16, #0xd08
  40ac5c:	br	x17

000000000040ac60 <tempfn_random@plt>:
  40ac60:	adrp	x16, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  40ac64:	ldr	x17, [x16, #3344]
  40ac68:	add	x16, x16, #0xd10
  40ac6c:	br	x17

000000000040ac70 <fdset_new_listen_fds@plt>:
  40ac70:	adrp	x16, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  40ac74:	ldr	x17, [x16, #3352]
  40ac78:	add	x16, x16, #0xd18
  40ac7c:	br	x17

000000000040ac80 <json_variant_boolean@plt>:
  40ac80:	adrp	x16, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  40ac84:	ldr	x17, [x16, #3360]
  40ac88:	add	x16, x16, #0xd20
  40ac8c:	br	x17

000000000040ac90 <getgrgid@plt>:
  40ac90:	adrp	x16, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  40ac94:	ldr	x17, [x16, #3368]
  40ac98:	add	x16, x16, #0xd28
  40ac9c:	br	x17

000000000040aca0 <take_etc_passwd_lock@plt>:
  40aca0:	adrp	x16, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  40aca4:	ldr	x17, [x16, #3376]
  40aca8:	add	x16, x16, #0xd30
  40acac:	br	x17

000000000040acb0 <sd_id128_to_string@plt>:
  40acb0:	adrp	x16, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  40acb4:	ldr	x17, [x16, #3384]
  40acb8:	add	x16, x16, #0xd38
  40acbc:	br	x17

000000000040acc0 <mkdtemp@plt>:
  40acc0:	adrp	x16, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  40acc4:	ldr	x17, [x16, #3392]
  40acc8:	add	x16, x16, #0xd40
  40accc:	br	x17

000000000040acd0 <rm_rf@plt>:
  40acd0:	adrp	x16, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  40acd4:	ldr	x17, [x16, #3400]
  40acd8:	add	x16, x16, #0xd48
  40acdc:	br	x17

000000000040ace0 <json_variant_is_negative@plt>:
  40ace0:	adrp	x16, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  40ace4:	ldr	x17, [x16, #3408]
  40ace8:	add	x16, x16, #0xd50
  40acec:	br	x17

000000000040acf0 <bus_wait_for_jobs_one@plt>:
  40acf0:	adrp	x16, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  40acf4:	ldr	x17, [x16, #3416]
  40acf8:	add	x16, x16, #0xd58
  40acfc:	br	x17

000000000040ad00 <setrlimit_closest_all@plt>:
  40ad00:	adrp	x16, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  40ad04:	ldr	x17, [x16, #3424]
  40ad08:	add	x16, x16, #0xd60
  40ad0c:	br	x17

000000000040ad10 <colors_enabled@plt>:
  40ad10:	adrp	x16, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  40ad14:	ldr	x17, [x16, #3432]
  40ad18:	add	x16, x16, #0xd68
  40ad1c:	br	x17

000000000040ad20 <reboot@plt>:
  40ad20:	adrp	x16, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  40ad24:	ldr	x17, [x16, #3440]
  40ad28:	add	x16, x16, #0xd70
  40ad2c:	br	x17

000000000040ad30 <fchown@plt>:
  40ad30:	adrp	x16, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  40ad34:	ldr	x17, [x16, #3448]
  40ad38:	add	x16, x16, #0xd78
  40ad3c:	br	x17

000000000040ad40 <barrier_set_role@plt>:
  40ad40:	adrp	x16, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  40ad44:	ldr	x17, [x16, #3456]
  40ad48:	add	x16, x16, #0xd80
  40ad4c:	br	x17

000000000040ad50 <json_variant_has_type@plt>:
  40ad50:	adrp	x16, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  40ad54:	ldr	x17, [x16, #3464]
  40ad58:	add	x16, x16, #0xd88
  40ad5c:	br	x17

000000000040ad60 <sd_netlink_message_append_u32@plt>:
  40ad60:	adrp	x16, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  40ad64:	ldr	x17, [x16, #3472]
  40ad68:	add	x16, x16, #0xd90
  40ad6c:	br	x17

000000000040ad70 <free@plt>:
  40ad70:	adrp	x16, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  40ad74:	ldr	x17, [x16, #3480]
  40ad78:	add	x16, x16, #0xd98
  40ad7c:	br	x17

000000000040ad80 <sd_bus_message_new@plt>:
  40ad80:	adrp	x16, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  40ad84:	ldr	x17, [x16, #3488]
  40ad88:	add	x16, x16, #0xda0
  40ad8c:	br	x17

000000000040ad90 <puts@plt>:
  40ad90:	adrp	x16, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  40ad94:	ldr	x17, [x16, #3496]
  40ad98:	add	x16, x16, #0xda8
  40ad9c:	br	x17

000000000040ada0 <copy_bytes_full@plt>:
  40ada0:	adrp	x16, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  40ada4:	ldr	x17, [x16, #3504]
  40ada8:	add	x16, x16, #0xdb0
  40adac:	br	x17

000000000040adb0 <parse_cpu_set_full@plt>:
  40adb0:	adrp	x16, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  40adb4:	ldr	x17, [x16, #3512]
  40adb8:	add	x16, x16, #0xdb8
  40adbc:	br	x17

000000000040adc0 <gnu_dev_minor@plt>:
  40adc0:	adrp	x16, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  40adc4:	ldr	x17, [x16, #3520]
  40adc8:	add	x16, x16, #0xdc0
  40adcc:	br	x17

000000000040add0 <fputs_unlocked@plt>:
  40add0:	adrp	x16, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  40add4:	ldr	x17, [x16, #3528]
  40add8:	add	x16, x16, #0xdc8
  40addc:	br	x17

000000000040ade0 <sd_event_exit@plt>:
  40ade0:	adrp	x16, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  40ade4:	ldr	x17, [x16, #3536]
  40ade8:	add	x16, x16, #0xdd0
  40adec:	br	x17

000000000040adf0 <execvpe@plt>:
  40adf0:	adrp	x16, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  40adf4:	ldr	x17, [x16, #3544]
  40adf8:	add	x16, x16, #0xdd8
  40adfc:	br	x17

000000000040ae00 <image_path_lock@plt>:
  40ae00:	adrp	x16, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  40ae04:	ldr	x17, [x16, #3552]
  40ae08:	add	x16, x16, #0xde0
  40ae0c:	br	x17

000000000040ae10 <close_all_fds@plt>:
  40ae10:	adrp	x16, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  40ae14:	ldr	x17, [x16, #3560]
  40ae18:	add	x16, x16, #0xde8
  40ae1c:	br	x17

000000000040ae20 <acl_free@plt>:
  40ae20:	adrp	x16, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  40ae24:	ldr	x17, [x16, #3568]
  40ae28:	add	x16, x16, #0xdf0
  40ae2c:	br	x17

000000000040ae30 <sprintf@plt>:
  40ae30:	adrp	x16, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  40ae34:	ldr	x17, [x16, #3576]
  40ae38:	add	x16, x16, #0xdf8
  40ae3c:	br	x17

000000000040ae40 <bind_remount_recursive@plt>:
  40ae40:	adrp	x16, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  40ae44:	ldr	x17, [x16, #3584]
  40ae48:	add	x16, x16, #0xe00
  40ae4c:	br	x17

000000000040ae50 <sd_device_unref@plt>:
  40ae50:	adrp	x16, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  40ae54:	ldr	x17, [x16, #3592]
  40ae58:	add	x16, x16, #0xe08
  40ae5c:	br	x17

000000000040ae60 <symlink_idempotent@plt>:
  40ae60:	adrp	x16, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  40ae64:	ldr	x17, [x16, #3600]
  40ae68:	add	x16, x16, #0xe10
  40ae6c:	br	x17

000000000040ae70 <ignore_signals@plt>:
  40ae70:	adrp	x16, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  40ae74:	ldr	x17, [x16, #3608]
  40ae78:	add	x16, x16, #0xe18
  40ae7c:	br	x17

000000000040ae80 <gethostname_malloc@plt>:
  40ae80:	adrp	x16, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  40ae84:	ldr	x17, [x16, #3616]
  40ae88:	add	x16, x16, #0xe20
  40ae8c:	br	x17

000000000040ae90 <readlink_malloc@plt>:
  40ae90:	adrp	x16, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  40ae94:	ldr	x17, [x16, #3624]
  40ae98:	add	x16, x16, #0xe28
  40ae9c:	br	x17

000000000040aea0 <rlimit_from_string_harder@plt>:
  40aea0:	adrp	x16, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  40aea4:	ldr	x17, [x16, #3632]
  40aea8:	add	x16, x16, #0xe30
  40aeac:	br	x17

000000000040aeb0 <namespace_enter@plt>:
  40aeb0:	adrp	x16, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  40aeb4:	ldr	x17, [x16, #3640]
  40aeb8:	add	x16, x16, #0xe38
  40aebc:	br	x17

000000000040aec0 <sd_event_unref@plt>:
  40aec0:	adrp	x16, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  40aec4:	ldr	x17, [x16, #3648]
  40aec8:	add	x16, x16, #0xe40
  40aecc:	br	x17

000000000040aed0 <mac_selinux_finish@plt>:
  40aed0:	adrp	x16, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  40aed4:	ldr	x17, [x16, #3656]
  40aed8:	add	x16, x16, #0xe48
  40aedc:	br	x17

000000000040aee0 <reset_uid_gid@plt>:
  40aee0:	adrp	x16, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  40aee4:	ldr	x17, [x16, #3664]
  40aee8:	add	x16, x16, #0xe50
  40aeec:	br	x17

000000000040aef0 <sd_netlink_message_open_container@plt>:
  40aef0:	adrp	x16, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  40aef4:	ldr	x17, [x16, #3672]
  40aef8:	add	x16, x16, #0xe58
  40aefc:	br	x17

000000000040af00 <mkdir_p@plt>:
  40af00:	adrp	x16, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  40af04:	ldr	x17, [x16, #3680]
  40af08:	add	x16, x16, #0xe60
  40af0c:	br	x17

000000000040af10 <set_oom_score_adjust@plt>:
  40af10:	adrp	x16, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  40af14:	ldr	x17, [x16, #3688]
  40af18:	add	x16, x16, #0xe68
  40af1c:	br	x17

000000000040af20 <json_variant_unref@plt>:
  40af20:	adrp	x16, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  40af24:	ldr	x17, [x16, #3696]
  40af28:	add	x16, x16, #0xe70
  40af2c:	br	x17

000000000040af30 <barrier_create@plt>:
  40af30:	adrp	x16, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  40af34:	ldr	x17, [x16, #3704]
  40af38:	add	x16, x16, #0xe78
  40af3c:	br	x17

000000000040af40 <json_variant_by_key@plt>:
  40af40:	adrp	x16, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  40af44:	ldr	x17, [x16, #3712]
  40af48:	add	x16, x16, #0xe80
  40af4c:	br	x17

000000000040af50 <printf@plt>:
  40af50:	adrp	x16, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  40af54:	ldr	x17, [x16, #3720]
  40af58:	add	x16, x16, #0xe88
  40af5c:	br	x17

000000000040af60 <strcpy@plt>:
  40af60:	adrp	x16, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  40af64:	ldr	x17, [x16, #3728]
  40af68:	add	x16, x16, #0xe90
  40af6c:	br	x17

000000000040af70 <sd_rtnl_message_link_get_flags@plt>:
  40af70:	adrp	x16, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  40af74:	ldr	x17, [x16, #3736]
  40af78:	add	x16, x16, #0xe98
  40af7c:	br	x17

000000000040af80 <log_set_open_when_needed@plt>:
  40af80:	adrp	x16, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  40af84:	ldr	x17, [x16, #3744]
  40af88:	add	x16, x16, #0xea0
  40af8c:	br	x17

000000000040af90 <receive_one_fd@plt>:
  40af90:	adrp	x16, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  40af94:	ldr	x17, [x16, #3752]
  40af98:	add	x16, x16, #0xea8
  40af9c:	br	x17

000000000040afa0 <sd_event_add_signal@plt>:
  40afa0:	adrp	x16, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  40afa4:	ldr	x17, [x16, #3760]
  40afa8:	add	x16, x16, #0xeb0
  40afac:	br	x17

000000000040afb0 <strv_env_set@plt>:
  40afb0:	adrp	x16, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  40afb4:	ldr	x17, [x16, #3768]
  40afb8:	add	x16, x16, #0xeb8
  40afbc:	br	x17

000000000040afc0 <barrier_destroy@plt>:
  40afc0:	adrp	x16, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  40afc4:	ldr	x17, [x16, #3776]
  40afc8:	add	x16, x16, #0xec0
  40afcc:	br	x17

000000000040afd0 <sd_bus_call_method@plt>:
  40afd0:	adrp	x16, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  40afd4:	ldr	x17, [x16, #3784]
  40afd8:	add	x16, x16, #0xec8
  40afdc:	br	x17

000000000040afe0 <open64@plt>:
  40afe0:	adrp	x16, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  40afe4:	ldr	x17, [x16, #3792]
  40afe8:	add	x16, x16, #0xed0
  40afec:	br	x17

000000000040aff0 <sd_device_new_from_device_id@plt>:
  40aff0:	adrp	x16, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  40aff4:	ldr	x17, [x16, #3800]
  40aff8:	add	x16, x16, #0xed8
  40affc:	br	x17

000000000040b000 <id128_read@plt>:
  40b000:	adrp	x16, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  40b004:	ldr	x17, [x16, #3808]
  40b008:	add	x16, x16, #0xee0
  40b00c:	br	x17

000000000040b010 <strlen@plt>:
  40b010:	adrp	x16, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  40b014:	ldr	x17, [x16, #3816]
  40b018:	add	x16, x16, #0xee8
  40b01c:	br	x17

000000000040b020 <btrfs_subvol_snapshot_full@plt>:
  40b020:	adrp	x16, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  40b024:	ldr	x17, [x16, #3824]
  40b028:	add	x16, x16, #0xef0
  40b02c:	br	x17

000000000040b030 <cg_unified_controller@plt>:
  40b030:	adrp	x16, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  40b034:	ldr	x17, [x16, #3832]
  40b038:	add	x16, x16, #0xef8
  40b03c:	br	x17

000000000040b040 <mkdir_parents@plt>:
  40b040:	adrp	x16, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  40b044:	ldr	x17, [x16, #3840]
  40b048:	add	x16, x16, #0xf00
  40b04c:	br	x17

000000000040b050 <fopen64@plt>:
  40b050:	adrp	x16, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  40b054:	ldr	x17, [x16, #3848]
  40b058:	add	x16, x16, #0xf08
  40b05c:	br	x17

000000000040b060 <sd_netlink_message_append_ether_addr@plt>:
  40b060:	adrp	x16, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  40b064:	ldr	x17, [x16, #3856]
  40b068:	add	x16, x16, #0xf10
  40b06c:	br	x17

000000000040b070 <sigset_add_many@plt>:
  40b070:	adrp	x16, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  40b074:	ldr	x17, [x16, #3864]
  40b078:	add	x16, x16, #0xf18
  40b07c:	br	x17

000000000040b080 <sd_event_source_set_userdata@plt>:
  40b080:	adrp	x16, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  40b084:	ldr	x17, [x16, #3872]
  40b088:	add	x16, x16, #0xf20
  40b08c:	br	x17

000000000040b090 <log_open@plt>:
  40b090:	adrp	x16, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  40b094:	ldr	x17, [x16, #3880]
  40b098:	add	x16, x16, #0xf28
  40b09c:	br	x17

000000000040b0a0 <copy_file_full@plt>:
  40b0a0:	adrp	x16, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  40b0a4:	ldr	x17, [x16, #3888]
  40b0a8:	add	x16, x16, #0xf30
  40b0ac:	br	x17

000000000040b0b0 <log_oom_internal@plt>:
  40b0b0:	adrp	x16, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  40b0b4:	ldr	x17, [x16, #3896]
  40b0b8:	add	x16, x16, #0xf38
  40b0bc:	br	x17

000000000040b0c0 <must_be_root@plt>:
  40b0c0:	adrp	x16, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  40b0c4:	ldr	x17, [x16, #3904]
  40b0c8:	add	x16, x16, #0xf40
  40b0cc:	br	x17

000000000040b0d0 <__xmknod@plt>:
  40b0d0:	adrp	x16, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  40b0d4:	ldr	x17, [x16, #3912]
  40b0d8:	add	x16, x16, #0xf48
  40b0dc:	br	x17

000000000040b0e0 <config_parse_bool@plt>:
  40b0e0:	adrp	x16, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  40b0e4:	ldr	x17, [x16, #3920]
  40b0e8:	add	x16, x16, #0xf50
  40b0ec:	br	x17

000000000040b0f0 <parse_ip_port@plt>:
  40b0f0:	adrp	x16, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  40b0f4:	ldr	x17, [x16, #3928]
  40b0f8:	add	x16, x16, #0xf58
  40b0fc:	br	x17

000000000040b100 <dev_setup@plt>:
  40b100:	adrp	x16, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  40b104:	ldr	x17, [x16, #3936]
  40b108:	add	x16, x16, #0xf60
  40b10c:	br	x17

000000000040b110 <sd_event_source_set_description@plt>:
  40b110:	adrp	x16, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  40b114:	ldr	x17, [x16, #3944]
  40b118:	add	x16, x16, #0xf68
  40b11c:	br	x17

000000000040b120 <sd_bus_set_close_on_exit@plt>:
  40b120:	adrp	x16, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  40b124:	ldr	x17, [x16, #3952]
  40b128:	add	x16, x16, #0xf70
  40b12c:	br	x17

000000000040b130 <memset@plt>:
  40b130:	adrp	x16, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  40b134:	ldr	x17, [x16, #3960]
  40b138:	add	x16, x16, #0xf78
  40b13c:	br	x17

000000000040b140 <dissect_image_and_warn@plt>:
  40b140:	adrp	x16, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  40b144:	ldr	x17, [x16, #3968]
  40b148:	add	x16, x16, #0xf80
  40b14c:	br	x17

000000000040b150 <config_parse_rlimit@plt>:
  40b150:	adrp	x16, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  40b154:	ldr	x17, [x16, #3976]
  40b158:	add	x16, x16, #0xf88
  40b15c:	br	x17

000000000040b160 <acl_set_fd@plt>:
  40b160:	adrp	x16, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  40b164:	ldr	x17, [x16, #3984]
  40b168:	add	x16, x16, #0xf90
  40b16c:	br	x17

000000000040b170 <strv_reverse@plt>:
  40b170:	adrp	x16, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  40b174:	ldr	x17, [x16, #3992]
  40b178:	add	x16, x16, #0xf98
  40b17c:	br	x17

000000000040b180 <log_get_max_level_realm@plt>:
  40b180:	adrp	x16, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  40b184:	ldr	x17, [x16, #4000]
  40b188:	add	x16, x16, #0xfa0
  40b18c:	br	x17

000000000040b190 <acl_create_entry@plt>:
  40b190:	adrp	x16, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  40b194:	ldr	x17, [x16, #4008]
  40b198:	add	x16, x16, #0xfa8
  40b19c:	br	x17

000000000040b1a0 <sd_bus_message_close_container@plt>:
  40b1a0:	adrp	x16, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  40b1a4:	ldr	x17, [x16, #4016]
  40b1a8:	add	x16, x16, #0xfb0
  40b1ac:	br	x17

000000000040b1b0 <config_parse@plt>:
  40b1b0:	adrp	x16, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  40b1b4:	ldr	x17, [x16, #4024]
  40b1b8:	add	x16, x16, #0xfb8
  40b1bc:	br	x17

Disassembly of section .text:

000000000040b1c0 <.text>:
  40b1c0:	mov	x29, #0x0                   	// #0
  40b1c4:	mov	x30, #0x0                   	// #0
  40b1c8:	mov	x5, x0
  40b1cc:	ldr	x1, [sp]
  40b1d0:	add	x2, sp, #0x8
  40b1d4:	mov	x6, sp
  40b1d8:	movz	x0, #0x0, lsl #48
  40b1dc:	movk	x0, #0x0, lsl #32
  40b1e0:	movk	x0, #0x42, lsl #16
  40b1e4:	movk	x0, #0x6b98
  40b1e8:	movz	x3, #0x0, lsl #48
  40b1ec:	movk	x3, #0x0, lsl #32
  40b1f0:	movk	x3, #0x44, lsl #16
  40b1f4:	movk	x3, #0xa820
  40b1f8:	movz	x4, #0x0, lsl #48
  40b1fc:	movk	x4, #0x0, lsl #32
  40b200:	movk	x4, #0x44, lsl #16
  40b204:	movk	x4, #0xa8a0
  40b208:	bl	409790 <__libc_start_main@plt>
  40b20c:	bl	40a000 <abort@plt>
  40b210:	adrp	x0, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  40b214:	ldr	x0, [x0, #4040]
  40b218:	cbz	x0, 40b220 <config_parse@plt+0x70>
  40b21c:	b	4098f0 <__gmon_start__@plt>
  40b220:	ret
  40b224:	stp	x29, x30, [sp, #-32]!
  40b228:	mov	x29, sp
  40b22c:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  40b230:	add	x0, x0, #0x200
  40b234:	str	x0, [sp, #24]
  40b238:	ldr	x0, [sp, #24]
  40b23c:	str	x0, [sp, #24]
  40b240:	ldr	x1, [sp, #24]
  40b244:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  40b248:	add	x0, x0, #0x200
  40b24c:	cmp	x1, x0
  40b250:	b.eq	40b28c <config_parse@plt+0xdc>  // b.none
  40b254:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  40b258:	add	x0, x0, #0x938
  40b25c:	ldr	x0, [x0]
  40b260:	str	x0, [sp, #16]
  40b264:	ldr	x0, [sp, #16]
  40b268:	str	x0, [sp, #16]
  40b26c:	ldr	x0, [sp, #16]
  40b270:	cmp	x0, #0x0
  40b274:	b.eq	40b290 <config_parse@plt+0xe0>  // b.none
  40b278:	ldr	x1, [sp, #16]
  40b27c:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  40b280:	add	x0, x0, #0x200
  40b284:	blr	x1
  40b288:	b	40b290 <config_parse@plt+0xe0>
  40b28c:	nop
  40b290:	ldp	x29, x30, [sp], #32
  40b294:	ret
  40b298:	stp	x29, x30, [sp, #-48]!
  40b29c:	mov	x29, sp
  40b2a0:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  40b2a4:	add	x0, x0, #0x200
  40b2a8:	str	x0, [sp, #40]
  40b2ac:	ldr	x0, [sp, #40]
  40b2b0:	str	x0, [sp, #40]
  40b2b4:	ldr	x1, [sp, #40]
  40b2b8:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  40b2bc:	add	x0, x0, #0x200
  40b2c0:	sub	x0, x1, x0
  40b2c4:	asr	x0, x0, #3
  40b2c8:	lsr	x1, x0, #63
  40b2cc:	add	x0, x1, x0
  40b2d0:	asr	x0, x0, #1
  40b2d4:	str	x0, [sp, #32]
  40b2d8:	ldr	x0, [sp, #32]
  40b2dc:	cmp	x0, #0x0
  40b2e0:	b.eq	40b320 <config_parse@plt+0x170>  // b.none
  40b2e4:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  40b2e8:	add	x0, x0, #0x940
  40b2ec:	ldr	x0, [x0]
  40b2f0:	str	x0, [sp, #24]
  40b2f4:	ldr	x0, [sp, #24]
  40b2f8:	str	x0, [sp, #24]
  40b2fc:	ldr	x0, [sp, #24]
  40b300:	cmp	x0, #0x0
  40b304:	b.eq	40b324 <config_parse@plt+0x174>  // b.none
  40b308:	ldr	x2, [sp, #24]
  40b30c:	ldr	x1, [sp, #32]
  40b310:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  40b314:	add	x0, x0, #0x200
  40b318:	blr	x2
  40b31c:	b	40b324 <config_parse@plt+0x174>
  40b320:	nop
  40b324:	ldp	x29, x30, [sp], #48
  40b328:	ret
  40b32c:	stp	x29, x30, [sp, #-16]!
  40b330:	mov	x29, sp
  40b334:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  40b338:	add	x0, x0, #0x230
  40b33c:	ldrb	w0, [x0]
  40b340:	and	x0, x0, #0xff
  40b344:	cmp	x0, #0x0
  40b348:	b.ne	40b364 <config_parse@plt+0x1b4>  // b.any
  40b34c:	bl	40b224 <config_parse@plt+0x74>
  40b350:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  40b354:	add	x0, x0, #0x230
  40b358:	mov	w1, #0x1                   	// #1
  40b35c:	strb	w1, [x0]
  40b360:	b	40b368 <config_parse@plt+0x1b8>
  40b364:	nop
  40b368:	ldp	x29, x30, [sp], #16
  40b36c:	ret
  40b370:	stp	x29, x30, [sp, #-16]!
  40b374:	mov	x29, sp
  40b378:	bl	40b298 <config_parse@plt+0xe8>
  40b37c:	nop
  40b380:	ldp	x29, x30, [sp], #16
  40b384:	ret
  40b388:	stp	x29, x30, [sp, #-32]!
  40b38c:	mov	x29, sp
  40b390:	str	x0, [sp, #24]
  40b394:	ldr	x0, [sp, #24]
  40b398:	ldr	x0, [x0]
  40b39c:	cmp	x0, #0x0
  40b3a0:	b.eq	40b3b0 <config_parse@plt+0x200>  // b.none
  40b3a4:	ldr	x0, [sp, #24]
  40b3a8:	ldr	x0, [x0]
  40b3ac:	bl	40aec0 <sd_event_unref@plt>
  40b3b0:	nop
  40b3b4:	ldp	x29, x30, [sp], #32
  40b3b8:	ret
  40b3bc:	stp	x29, x30, [sp, #-32]!
  40b3c0:	mov	x29, sp
  40b3c4:	str	x0, [sp, #24]
  40b3c8:	ldr	x0, [sp, #24]
  40b3cc:	ldr	x0, [x0]
  40b3d0:	cmp	x0, #0x0
  40b3d4:	b.eq	40b3e4 <config_parse@plt+0x234>  // b.none
  40b3d8:	ldr	x0, [sp, #24]
  40b3dc:	ldr	x0, [x0]
  40b3e0:	bl	409c10 <sd_event_source_unref@plt>
  40b3e4:	nop
  40b3e8:	ldp	x29, x30, [sp], #32
  40b3ec:	ret
  40b3f0:	stp	x29, x30, [sp, #-48]!
  40b3f4:	mov	x29, sp
  40b3f8:	stp	x0, x1, [sp, #32]
  40b3fc:	stp	x2, x3, [sp, #16]
  40b400:	add	x1, sp, #0x10
  40b404:	add	x0, sp, #0x20
  40b408:	mov	x2, #0x10                  	// #16
  40b40c:	bl	40a640 <memcmp@plt>
  40b410:	cmp	w0, #0x0
  40b414:	cset	w0, eq  // eq = none
  40b418:	and	w0, w0, #0xff
  40b41c:	ldp	x29, x30, [sp], #48
  40b420:	ret
  40b424:	sub	sp, sp, #0x10
  40b428:	stp	x0, x1, [sp]
  40b42c:	ldr	x0, [sp]
  40b430:	cmp	x0, #0x0
  40b434:	b.ne	40b44c <config_parse@plt+0x29c>  // b.any
  40b438:	ldr	x0, [sp, #8]
  40b43c:	cmp	x0, #0x0
  40b440:	b.ne	40b44c <config_parse@plt+0x29c>  // b.any
  40b444:	mov	w0, #0x1                   	// #1
  40b448:	b	40b450 <config_parse@plt+0x2a0>
  40b44c:	mov	w0, #0x0                   	// #0
  40b450:	add	sp, sp, #0x10
  40b454:	ret
  40b458:	stp	x29, x30, [sp, #-32]!
  40b45c:	mov	x29, sp
  40b460:	str	x0, [sp, #24]
  40b464:	ldr	x0, [sp, #24]
  40b468:	ldr	x0, [x0]
  40b46c:	cmp	x0, #0x0
  40b470:	b.eq	40b480 <config_parse@plt+0x2d0>  // b.none
  40b474:	ldr	x0, [sp, #24]
  40b478:	ldr	x0, [x0]
  40b47c:	bl	40a7d0 <sd_bus_flush_close_unref@plt>
  40b480:	nop
  40b484:	ldp	x29, x30, [sp], #32
  40b488:	ret
  40b48c:	stp	x29, x30, [sp, #-32]!
  40b490:	mov	x29, sp
  40b494:	str	x0, [sp, #24]
  40b498:	ldr	x0, [sp, #24]
  40b49c:	ldr	x0, [x0]
  40b4a0:	cmp	x0, #0x0
  40b4a4:	b.eq	40b4b4 <config_parse@plt+0x304>  // b.none
  40b4a8:	ldr	x0, [sp, #24]
  40b4ac:	ldr	x0, [x0]
  40b4b0:	bl	409840 <sd_bus_message_unref@plt>
  40b4b4:	nop
  40b4b8:	ldp	x29, x30, [sp], #32
  40b4bc:	ret
  40b4c0:	sub	sp, sp, #0x10
  40b4c4:	str	x0, [sp, #8]
  40b4c8:	str	x1, [sp]
  40b4cc:	ldr	x1, [sp, #8]
  40b4d0:	ldr	x0, [sp]
  40b4d4:	add	x0, x1, x0
  40b4d8:	sub	x1, x0, #0x1
  40b4dc:	ldr	x0, [sp]
  40b4e0:	neg	x0, x0
  40b4e4:	and	x0, x1, x0
  40b4e8:	add	sp, sp, #0x10
  40b4ec:	ret
  40b4f0:	stp	x29, x30, [sp, #-32]!
  40b4f4:	mov	x29, sp
  40b4f8:	str	x0, [sp, #24]
  40b4fc:	ldr	x0, [sp, #24]
  40b500:	bl	40ad70 <free@plt>
  40b504:	mov	x0, #0x0                   	// #0
  40b508:	ldp	x29, x30, [sp], #32
  40b50c:	ret
  40b510:	stp	x29, x30, [sp, #-32]!
  40b514:	mov	x29, sp
  40b518:	str	x0, [sp, #24]
  40b51c:	ldr	x0, [sp, #24]
  40b520:	ldr	x0, [x0]
  40b524:	bl	40ad70 <free@plt>
  40b528:	nop
  40b52c:	ldp	x29, x30, [sp], #32
  40b530:	ret
  40b534:	sub	sp, sp, #0x10
  40b538:	str	x0, [sp, #8]
  40b53c:	str	x1, [sp]
  40b540:	ldr	x0, [sp]
  40b544:	cmp	x0, #0x0
  40b548:	cset	w0, ne  // ne = any
  40b54c:	and	w0, w0, #0xff
  40b550:	and	x0, x0, #0xff
  40b554:	cmp	x0, #0x0
  40b558:	b.eq	40b59c <config_parse@plt+0x3ec>  // b.none
  40b55c:	mov	x2, #0x0                   	// #0
  40b560:	ldr	x1, [sp, #8]
  40b564:	ldr	x0, [sp]
  40b568:	umulh	x0, x1, x0
  40b56c:	cmp	x0, #0x0
  40b570:	b.eq	40b578 <config_parse@plt+0x3c8>  // b.none
  40b574:	mov	x2, #0x1                   	// #1
  40b578:	mov	x0, x2
  40b57c:	cmp	x0, #0x0
  40b580:	cset	w0, ne  // ne = any
  40b584:	and	w0, w0, #0xff
  40b588:	and	x0, x0, #0xff
  40b58c:	cmp	x0, #0x0
  40b590:	b.eq	40b59c <config_parse@plt+0x3ec>  // b.none
  40b594:	mov	w0, #0x1                   	// #1
  40b598:	b	40b5a0 <config_parse@plt+0x3f0>
  40b59c:	mov	w0, #0x0                   	// #0
  40b5a0:	and	w0, w0, #0x1
  40b5a4:	and	w0, w0, #0xff
  40b5a8:	add	sp, sp, #0x10
  40b5ac:	ret
  40b5b0:	stp	x29, x30, [sp, #-48]!
  40b5b4:	mov	x29, sp
  40b5b8:	str	x0, [sp, #40]
  40b5bc:	str	x1, [sp, #32]
  40b5c0:	str	x2, [sp, #24]
  40b5c4:	ldr	x1, [sp, #24]
  40b5c8:	ldr	x0, [sp, #32]
  40b5cc:	bl	40b534 <config_parse@plt+0x384>
  40b5d0:	and	w0, w0, #0xff
  40b5d4:	cmp	w0, #0x0
  40b5d8:	b.eq	40b5e4 <config_parse@plt+0x434>  // b.none
  40b5dc:	mov	x0, #0x0                   	// #0
  40b5e0:	b	40b5fc <config_parse@plt+0x44c>
  40b5e4:	ldr	x1, [sp, #32]
  40b5e8:	ldr	x0, [sp, #24]
  40b5ec:	mul	x0, x1, x0
  40b5f0:	mov	x1, x0
  40b5f4:	ldr	x0, [sp, #40]
  40b5f8:	bl	40a020 <memdup@plt>
  40b5fc:	ldp	x29, x30, [sp], #48
  40b600:	ret
  40b604:	stp	x29, x30, [sp, #-32]!
  40b608:	mov	x29, sp
  40b60c:	str	x0, [sp, #24]
  40b610:	ldr	x0, [sp, #24]
  40b614:	bl	409670 <barrier_place@plt>
  40b618:	ldr	x0, [sp, #24]
  40b61c:	bl	409e60 <barrier_sync@plt>
  40b620:	and	w0, w0, #0xff
  40b624:	ldp	x29, x30, [sp], #32
  40b628:	ret
  40b62c:	sub	sp, sp, #0x50
  40b630:	stp	x29, x30, [sp, #16]
  40b634:	add	x29, sp, #0x10
  40b638:	str	x0, [sp, #72]
  40b63c:	str	x1, [sp, #64]
  40b640:	str	w2, [sp, #60]
  40b644:	str	w3, [sp, #56]
  40b648:	str	w4, [sp, #52]
  40b64c:	str	w5, [sp, #48]
  40b650:	str	w6, [sp, #44]
  40b654:	str	xzr, [sp]
  40b658:	mov	x7, #0x0                   	// #0
  40b65c:	ldr	w6, [sp, #44]
  40b660:	ldr	w5, [sp, #48]
  40b664:	ldr	w4, [sp, #52]
  40b668:	ldr	w3, [sp, #56]
  40b66c:	ldr	w2, [sp, #60]
  40b670:	ldr	x1, [sp, #64]
  40b674:	ldr	x0, [sp, #72]
  40b678:	bl	40b0a0 <copy_file_full@plt>
  40b67c:	ldp	x29, x30, [sp, #16]
  40b680:	add	sp, sp, #0x50
  40b684:	ret
  40b688:	stp	x29, x30, [sp, #-48]!
  40b68c:	mov	x29, sp
  40b690:	str	x0, [sp, #40]
  40b694:	str	x1, [sp, #32]
  40b698:	str	w2, [sp, #28]
  40b69c:	str	w3, [sp, #24]
  40b6a0:	str	w4, [sp, #20]
  40b6a4:	str	w5, [sp, #16]
  40b6a8:	mov	x7, #0x0                   	// #0
  40b6ac:	mov	x6, #0x0                   	// #0
  40b6b0:	ldr	w5, [sp, #16]
  40b6b4:	ldr	w4, [sp, #20]
  40b6b8:	ldr	w3, [sp, #24]
  40b6bc:	ldr	w2, [sp, #28]
  40b6c0:	ldr	x1, [sp, #32]
  40b6c4:	ldr	x0, [sp, #40]
  40b6c8:	bl	4098e0 <copy_file_atomic_full@plt>
  40b6cc:	ldp	x29, x30, [sp], #48
  40b6d0:	ret
  40b6d4:	stp	x29, x30, [sp, #-48]!
  40b6d8:	mov	x29, sp
  40b6dc:	str	w0, [sp, #44]
  40b6e0:	str	w1, [sp, #40]
  40b6e4:	str	x2, [sp, #32]
  40b6e8:	str	w3, [sp, #28]
  40b6ec:	mov	x7, #0x0                   	// #0
  40b6f0:	mov	x6, #0x0                   	// #0
  40b6f4:	mov	x5, #0x0                   	// #0
  40b6f8:	mov	x4, #0x0                   	// #0
  40b6fc:	ldr	w3, [sp, #28]
  40b700:	ldr	x2, [sp, #32]
  40b704:	ldr	w1, [sp, #40]
  40b708:	ldr	w0, [sp, #44]
  40b70c:	bl	40ada0 <copy_bytes_full@plt>
  40b710:	ldp	x29, x30, [sp], #48
  40b714:	ret
  40b718:	stp	x29, x30, [sp, #-48]!
  40b71c:	mov	x29, sp
  40b720:	str	x0, [sp, #40]
  40b724:	str	x1, [sp, #32]
  40b728:	str	w2, [sp, #28]
  40b72c:	mov	x5, #0x0                   	// #0
  40b730:	mov	x4, #0x0                   	// #0
  40b734:	mov	x3, #0x0                   	// #0
  40b738:	ldr	w2, [sp, #28]
  40b73c:	ldr	x1, [sp, #32]
  40b740:	ldr	x0, [sp, #40]
  40b744:	bl	40b020 <btrfs_subvol_snapshot_full@plt>
  40b748:	ldp	x29, x30, [sp], #48
  40b74c:	ret
  40b750:	sub	sp, sp, #0x10
  40b754:	str	w0, [sp, #12]
  40b758:	str	x1, [sp]
  40b75c:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  40b760:	add	x0, x0, #0x21c
  40b764:	ldr	w1, [sp, #12]
  40b768:	str	w1, [x0]
  40b76c:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  40b770:	add	x0, x0, #0x200
  40b774:	ldr	x1, [sp]
  40b778:	str	x1, [x0]
  40b77c:	nop
  40b780:	add	sp, sp, #0x10
  40b784:	ret
  40b788:	stp	x29, x30, [sp, #-32]!
  40b78c:	mov	x29, sp
  40b790:	str	x0, [sp, #24]
  40b794:	str	x1, [sp, #16]
  40b798:	ldr	x1, [sp, #16]
  40b79c:	ldr	x0, [sp, #24]
  40b7a0:	bl	409720 <strcmp_ptr@plt>
  40b7a4:	cmp	w0, #0x0
  40b7a8:	cset	w0, eq  // eq = none
  40b7ac:	and	w0, w0, #0xff
  40b7b0:	ldp	x29, x30, [sp], #32
  40b7b4:	ret
  40b7b8:	sub	sp, sp, #0x10
  40b7bc:	strb	w0, [sp, #15]
  40b7c0:	ldrb	w0, [sp, #15]
  40b7c4:	cmp	w0, #0x0
  40b7c8:	b.eq	40b7d8 <config_parse@plt+0x628>  // b.none
  40b7cc:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  40b7d0:	add	x0, x0, #0x980
  40b7d4:	b	40b7e0 <config_parse@plt+0x630>
  40b7d8:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  40b7dc:	add	x0, x0, #0x988
  40b7e0:	add	sp, sp, #0x10
  40b7e4:	ret
  40b7e8:	sub	sp, sp, #0x10
  40b7ec:	str	x0, [sp, #8]
  40b7f0:	ldr	x0, [sp, #8]
  40b7f4:	cmp	x0, #0x0
  40b7f8:	b.eq	40b80c <config_parse@plt+0x65c>  // b.none
  40b7fc:	ldr	x0, [sp, #8]
  40b800:	ldrb	w0, [x0]
  40b804:	cmp	w0, #0x0
  40b808:	b.ne	40b814 <config_parse@plt+0x664>  // b.any
  40b80c:	mov	w0, #0x1                   	// #1
  40b810:	b	40b818 <config_parse@plt+0x668>
  40b814:	mov	w0, #0x0                   	// #0
  40b818:	and	w0, w0, #0x1
  40b81c:	and	w0, w0, #0xff
  40b820:	add	sp, sp, #0x10
  40b824:	ret
  40b828:	stp	x29, x30, [sp, #-48]!
  40b82c:	mov	x29, sp
  40b830:	str	x0, [sp, #24]
  40b834:	str	x1, [sp, #16]
  40b838:	ldr	x0, [sp, #16]
  40b83c:	bl	40b010 <strlen@plt>
  40b840:	str	x0, [sp, #40]
  40b844:	ldr	x2, [sp, #40]
  40b848:	ldr	x1, [sp, #16]
  40b84c:	ldr	x0, [sp, #24]
  40b850:	bl	409fb0 <strncmp@plt>
  40b854:	cmp	w0, #0x0
  40b858:	b.ne	40b86c <config_parse@plt+0x6bc>  // b.any
  40b85c:	ldr	x1, [sp, #24]
  40b860:	ldr	x0, [sp, #40]
  40b864:	add	x0, x1, x0
  40b868:	b	40b870 <config_parse@plt+0x6c0>
  40b86c:	mov	x0, #0x0                   	// #0
  40b870:	ldp	x29, x30, [sp], #48
  40b874:	ret
  40b878:	stp	x29, x30, [sp, #-32]!
  40b87c:	mov	x29, sp
  40b880:	str	x0, [sp, #24]
  40b884:	str	x1, [sp, #16]
  40b888:	ldr	x0, [sp, #24]
  40b88c:	cmp	x0, #0x0
  40b890:	cset	w0, eq  // eq = none
  40b894:	and	w0, w0, #0xff
  40b898:	and	x0, x0, #0xff
  40b89c:	cmp	x0, #0x0
  40b8a0:	b.eq	40b8cc <config_parse@plt+0x71c>  // b.none
  40b8a4:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  40b8a8:	add	x1, x0, #0x993
  40b8ac:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  40b8b0:	add	x4, x0, #0x1c8
  40b8b4:	mov	w3, #0xaf                  	// #175
  40b8b8:	mov	x2, x1
  40b8bc:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  40b8c0:	add	x1, x0, #0x9b0
  40b8c4:	mov	w0, #0x0                   	// #0
  40b8c8:	bl	409d50 <log_assert_failed_realm@plt>
  40b8cc:	ldr	x0, [sp, #16]
  40b8d0:	cmp	x0, #0x0
  40b8d4:	cset	w0, eq  // eq = none
  40b8d8:	and	w0, w0, #0xff
  40b8dc:	and	x0, x0, #0xff
  40b8e0:	cmp	x0, #0x0
  40b8e4:	b.eq	40b910 <config_parse@plt+0x760>  // b.none
  40b8e8:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  40b8ec:	add	x1, x0, #0x993
  40b8f0:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  40b8f4:	add	x4, x0, #0x1c8
  40b8f8:	mov	w3, #0xb0                  	// #176
  40b8fc:	mov	x2, x1
  40b900:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  40b904:	add	x1, x0, #0x9b8
  40b908:	mov	w0, #0x0                   	// #0
  40b90c:	bl	409d50 <log_assert_failed_realm@plt>
  40b910:	ldr	x1, [sp, #16]
  40b914:	ldr	x0, [sp, #24]
  40b918:	bl	40a0a0 <strspn@plt>
  40b91c:	mov	x1, x0
  40b920:	ldr	x0, [sp, #24]
  40b924:	add	x0, x0, x1
  40b928:	ldrb	w0, [x0]
  40b92c:	cmp	w0, #0x0
  40b930:	cset	w0, eq  // eq = none
  40b934:	and	w0, w0, #0xff
  40b938:	ldp	x29, x30, [sp], #32
  40b93c:	ret
  40b940:	sub	sp, sp, #0x10
  40b944:	str	x0, [sp, #8]
  40b948:	ldr	x0, [sp, #8]
  40b94c:	ldr	x0, [x0]
  40b950:	cmn	x0, #0x1
  40b954:	b.ne	40b998 <config_parse@plt+0x7e8>  // b.any
  40b958:	ldr	x0, [sp, #8]
  40b95c:	ldr	x0, [x0, #8]
  40b960:	cmn	x0, #0x1
  40b964:	b.ne	40b998 <config_parse@plt+0x7e8>  // b.any
  40b968:	ldr	x0, [sp, #8]
  40b96c:	ldr	x0, [x0, #16]
  40b970:	cmn	x0, #0x1
  40b974:	b.ne	40b998 <config_parse@plt+0x7e8>  // b.any
  40b978:	ldr	x0, [sp, #8]
  40b97c:	ldr	x0, [x0, #24]
  40b980:	cmn	x0, #0x1
  40b984:	b.ne	40b998 <config_parse@plt+0x7e8>  // b.any
  40b988:	ldr	x0, [sp, #8]
  40b98c:	ldr	x0, [x0, #32]
  40b990:	cmn	x0, #0x1
  40b994:	b.eq	40b9a0 <config_parse@plt+0x7f0>  // b.none
  40b998:	mov	w0, #0x1                   	// #1
  40b99c:	b	40b9a4 <config_parse@plt+0x7f4>
  40b9a0:	mov	w0, #0x0                   	// #0
  40b9a4:	and	w0, w0, #0x1
  40b9a8:	and	w0, w0, #0xff
  40b9ac:	add	sp, sp, #0x10
  40b9b0:	ret
  40b9b4:	stp	x29, x30, [sp, #-16]!
  40b9b8:	mov	x29, sp
  40b9bc:	mov	w0, #0x1                   	// #1
  40b9c0:	bl	409660 <cg_unified_cached@plt>
  40b9c4:	ldp	x29, x30, [sp], #16
  40b9c8:	ret
  40b9cc:	stp	x29, x30, [sp, #-64]!
  40b9d0:	mov	x29, sp
  40b9d4:	str	w0, [sp, #60]
  40b9d8:	str	x1, [sp, #48]
  40b9dc:	str	x2, [sp, #40]
  40b9e0:	str	x3, [sp, #32]
  40b9e4:	str	x4, [sp, #24]
  40b9e8:	ldr	x5, [sp, #24]
  40b9ec:	ldr	x4, [sp, #32]
  40b9f0:	ldr	x3, [sp, #40]
  40b9f4:	ldr	x2, [sp, #48]
  40b9f8:	ldr	w1, [sp, #60]
  40b9fc:	mov	x0, #0xdb                  	// #219
  40ba00:	bl	40a390 <syscall@plt>
  40ba04:	ldp	x29, x30, [sp], #64
  40ba08:	ret
  40ba0c:	stp	x29, x30, [sp, #-32]!
  40ba10:	mov	x29, sp
  40ba14:	str	x0, [sp, #24]
  40ba18:	ldr	x0, [sp, #24]
  40ba1c:	ldr	x0, [x0, #8]
  40ba20:	cmp	x0, #0x0
  40ba24:	cset	w0, ne  // ne = any
  40ba28:	and	w1, w0, #0xff
  40ba2c:	ldr	x0, [sp, #24]
  40ba30:	ldr	x0, [x0]
  40ba34:	cmp	x0, #0x0
  40ba38:	cset	w0, ne  // ne = any
  40ba3c:	and	w0, w0, #0xff
  40ba40:	eor	w0, w1, w0
  40ba44:	and	w0, w0, #0xff
  40ba48:	and	x0, x0, #0xff
  40ba4c:	cmp	x0, #0x0
  40ba50:	b.eq	40ba7c <config_parse@plt+0x8cc>  // b.none
  40ba54:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  40ba58:	add	x1, x0, #0x9c3
  40ba5c:	adrp	x0, 451000 <config_parse@plt+0x45e50>
  40ba60:	add	x4, x0, #0x8b0
  40ba64:	mov	w3, #0x10                  	// #16
  40ba68:	mov	x2, x1
  40ba6c:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  40ba70:	add	x1, x0, #0x9e0
  40ba74:	mov	w0, #0x0                   	// #0
  40ba78:	bl	409d50 <log_assert_failed_realm@plt>
  40ba7c:	ldr	x0, [sp, #24]
  40ba80:	ldr	x0, [x0]
  40ba84:	cmp	x0, #0x0
  40ba88:	b.eq	40ba98 <config_parse@plt+0x8e8>  // b.none
  40ba8c:	ldr	x0, [sp, #24]
  40ba90:	ldr	x0, [x0]
  40ba94:	bl	409fd0 <__sched_cpufree@plt>
  40ba98:	ldr	x0, [sp, #24]
  40ba9c:	stp	xzr, xzr, [x0]
  40baa0:	nop
  40baa4:	ldp	x29, x30, [sp], #32
  40baa8:	ret
  40baac:	stp	x29, x30, [sp, #-32]!
  40bab0:	mov	x29, sp
  40bab4:	str	x0, [sp, #24]
  40bab8:	str	x1, [sp, #16]
  40babc:	mov	x6, #0x0                   	// #0
  40bac0:	mov	w5, #0x0                   	// #0
  40bac4:	mov	x4, #0x0                   	// #0
  40bac8:	mov	x3, #0x0                   	// #0
  40bacc:	mov	w2, #0x0                   	// #0
  40bad0:	ldr	x1, [sp, #16]
  40bad4:	ldr	x0, [sp, #24]
  40bad8:	bl	40adb0 <parse_cpu_set_full@plt>
  40badc:	ldp	x29, x30, [sp], #32
  40bae0:	ret
  40bae4:	stp	x29, x30, [sp, #-32]!
  40bae8:	mov	x29, sp
  40baec:	str	x0, [sp, #24]
  40baf0:	ldr	x0, [sp, #24]
  40baf4:	ldr	x0, [x0]
  40baf8:	cmp	x0, #0x0
  40bafc:	b.eq	40bb0c <config_parse@plt+0x95c>  // b.none
  40bb00:	ldr	x0, [sp, #24]
  40bb04:	ldr	x0, [x0]
  40bb08:	bl	40aab0 <dissected_image_unref@plt>
  40bb0c:	nop
  40bb10:	ldp	x29, x30, [sp], #32
  40bb14:	ret
  40bb18:	stp	x29, x30, [sp, #-32]!
  40bb1c:	mov	x29, sp
  40bb20:	str	x0, [sp, #24]
  40bb24:	ldr	x0, [sp, #24]
  40bb28:	ldr	x0, [x0]
  40bb2c:	cmp	x0, #0x0
  40bb30:	b.eq	40bb40 <config_parse@plt+0x990>  // b.none
  40bb34:	ldr	x0, [sp, #24]
  40bb38:	ldr	x0, [x0]
  40bb3c:	bl	40a200 <decrypted_image_unref@plt>
  40bb40:	nop
  40bb44:	ldp	x29, x30, [sp], #32
  40bb48:	ret
  40bb4c:	stp	x29, x30, [sp, #-32]!
  40bb50:	mov	x29, sp
  40bb54:	str	x0, [sp, #24]
  40bb58:	ldr	x0, [sp, #24]
  40bb5c:	ldr	w0, [x0]
  40bb60:	bl	409c90 <safe_close@plt>
  40bb64:	nop
  40bb68:	ldp	x29, x30, [sp], #32
  40bb6c:	ret
  40bb70:	stp	x29, x30, [sp, #-32]!
  40bb74:	mov	x29, sp
  40bb78:	str	x0, [sp, #24]
  40bb7c:	ldr	x0, [sp, #24]
  40bb80:	bl	409cc0 <safe_close_pair@plt>
  40bb84:	nop
  40bb88:	ldp	x29, x30, [sp], #32
  40bb8c:	ret
  40bb90:	stp	x29, x30, [sp, #-32]!
  40bb94:	mov	x29, sp
  40bb98:	str	x0, [sp, #24]
  40bb9c:	ldr	x0, [sp, #24]
  40bba0:	ldr	x0, [x0]
  40bba4:	bl	409510 <safe_fclose@plt>
  40bba8:	nop
  40bbac:	ldp	x29, x30, [sp], #32
  40bbb0:	ret
  40bbb4:	stp	x29, x30, [sp, #-32]!
  40bbb8:	mov	x29, sp
  40bbbc:	str	x0, [sp, #24]
  40bbc0:	ldr	x0, [sp, #24]
  40bbc4:	ldr	x0, [x0]
  40bbc8:	cmp	x0, #0x0
  40bbcc:	b.eq	40bbdc <config_parse@plt+0xa2c>  // b.none
  40bbd0:	ldr	x0, [sp, #24]
  40bbd4:	ldr	x0, [x0]
  40bbd8:	bl	409df0 <fdset_free@plt>
  40bbdc:	nop
  40bbe0:	ldp	x29, x30, [sp], #32
  40bbe4:	ret
  40bbe8:	stp	x29, x30, [sp, #-48]!
  40bbec:	mov	x29, sp
  40bbf0:	str	x0, [sp, #40]
  40bbf4:	str	x1, [sp, #32]
  40bbf8:	str	w2, [sp, #28]
  40bbfc:	mov	x3, #0x0                   	// #0
  40bc00:	ldr	w2, [sp, #28]
  40bc04:	ldr	x1, [sp, #32]
  40bc08:	ldr	x0, [sp, #40]
  40bc0c:	bl	409950 <write_string_file_ts@plt>
  40bc10:	ldp	x29, x30, [sp], #48
  40bc14:	ret
  40bc18:	stp	x29, x30, [sp, #-32]!
  40bc1c:	mov	x29, sp
  40bc20:	str	x0, [sp, #24]
  40bc24:	ldr	x0, [sp, #24]
  40bc28:	bl	40a050 <unlink_noerrno@plt>
  40bc2c:	ldr	x0, [sp, #24]
  40bc30:	bl	40ad70 <free@plt>
  40bc34:	nop
  40bc38:	ldp	x29, x30, [sp], #32
  40bc3c:	ret
  40bc40:	stp	x29, x30, [sp, #-32]!
  40bc44:	mov	x29, sp
  40bc48:	str	x0, [sp, #24]
  40bc4c:	ldr	x0, [sp, #24]
  40bc50:	ldr	x0, [x0]
  40bc54:	cmp	x0, #0x0
  40bc58:	b.eq	40bc68 <config_parse@plt+0xab8>  // b.none
  40bc5c:	ldr	x0, [sp, #24]
  40bc60:	ldr	x0, [x0]
  40bc64:	bl	40bc18 <config_parse@plt+0xa68>
  40bc68:	nop
  40bc6c:	ldp	x29, x30, [sp], #32
  40bc70:	ret
  40bc74:	stp	x29, x30, [sp, #-48]!
  40bc78:	mov	x29, sp
  40bc7c:	str	x0, [sp, #40]
  40bc80:	str	x1, [sp, #32]
  40bc84:	str	x2, [sp, #24]
  40bc88:	str	x3, [sp, #16]
  40bc8c:	ldr	x4, [sp, #16]
  40bc90:	ldr	x3, [sp, #24]
  40bc94:	mov	w2, #0x0                   	// #0
  40bc98:	ldr	x1, [sp, #32]
  40bc9c:	ldr	x0, [sp, #40]
  40bca0:	bl	40a8c0 <unhexmem_full@plt>
  40bca4:	ldp	x29, x30, [sp], #48
  40bca8:	ret
  40bcac:	stp	x29, x30, [sp, #-32]!
  40bcb0:	mov	x29, sp
  40bcb4:	str	x0, [sp, #24]
  40bcb8:	ldr	x0, [sp, #24]
  40bcbc:	ldr	x0, [x0]
  40bcc0:	cmp	x0, #0x0
  40bcc4:	b.eq	40bcd4 <config_parse@plt+0xb24>  // b.none
  40bcc8:	ldr	x0, [sp, #24]
  40bccc:	ldr	x0, [x0]
  40bcd0:	bl	409b90 <loop_device_unref@plt>
  40bcd4:	nop
  40bcd8:	ldp	x29, x30, [sp], #32
  40bcdc:	ret
  40bce0:	stp	x29, x30, [sp, #-32]!
  40bce4:	mov	x29, sp
  40bce8:	str	x0, [sp, #24]
  40bcec:	ldr	x0, [sp, #24]
  40bcf0:	ldr	x0, [x0]
  40bcf4:	cmp	x0, #0x0
  40bcf8:	b.eq	40bd08 <config_parse@plt+0xb58>  // b.none
  40bcfc:	ldr	x0, [sp, #24]
  40bd00:	ldr	x0, [x0]
  40bd04:	bl	40a290 <strv_free@plt>
  40bd08:	nop
  40bd0c:	ldp	x29, x30, [sp], #32
  40bd10:	ret
  40bd14:	sub	sp, sp, #0x10
  40bd18:	str	x0, [sp, #8]
  40bd1c:	ldr	x0, [sp, #8]
  40bd20:	cmp	x0, #0x0
  40bd24:	b.eq	40bd38 <config_parse@plt+0xb88>  // b.none
  40bd28:	ldr	x0, [sp, #8]
  40bd2c:	ldr	x0, [x0]
  40bd30:	cmp	x0, #0x0
  40bd34:	b.ne	40bd40 <config_parse@plt+0xb90>  // b.any
  40bd38:	mov	w0, #0x1                   	// #1
  40bd3c:	b	40bd44 <config_parse@plt+0xb94>
  40bd40:	mov	w0, #0x0                   	// #0
  40bd44:	and	w0, w0, #0x1
  40bd48:	and	w0, w0, #0xff
  40bd4c:	add	sp, sp, #0x10
  40bd50:	ret
  40bd54:	stp	x29, x30, [sp, #-32]!
  40bd58:	mov	x29, sp
  40bd5c:	str	x0, [sp, #24]
  40bd60:	str	x1, [sp, #16]
  40bd64:	mov	w2, #0x0                   	// #0
  40bd68:	ldr	x1, [sp, #16]
  40bd6c:	ldr	x0, [sp, #24]
  40bd70:	bl	4099d0 <strv_split_full@plt>
  40bd74:	ldp	x29, x30, [sp], #32
  40bd78:	ret
  40bd7c:	stp	x29, x30, [sp, #-32]!
  40bd80:	mov	x29, sp
  40bd84:	str	x0, [sp, #24]
  40bd88:	ldr	x0, [sp, #24]
  40bd8c:	ldr	x0, [x0]
  40bd90:	cmp	x0, #0x0
  40bd94:	b.eq	40bda4 <config_parse@plt+0xbf4>  // b.none
  40bd98:	ldr	x0, [sp, #24]
  40bd9c:	ldr	x0, [x0]
  40bda0:	bl	4094e0 <image_unref@plt>
  40bda4:	nop
  40bda8:	ldp	x29, x30, [sp], #32
  40bdac:	ret
  40bdb0:	stp	x29, x30, [sp, #-32]!
  40bdb4:	mov	x29, sp
  40bdb8:	adrp	x0, 451000 <config_parse@plt+0x45e50>
  40bdbc:	add	x0, x0, #0x4e0
  40bdc0:	ldr	x0, [x0]
  40bdc4:	cmp	x0, #0x0
  40bdc8:	b.eq	40be2c <config_parse@plt+0xc7c>  // b.none
  40bdcc:	adrp	x0, 451000 <config_parse@plt+0x45e50>
  40bdd0:	add	x0, x0, #0x4e0
  40bdd4:	ldr	x0, [x0]
  40bdd8:	mov	x1, #0x8                   	// #8
  40bddc:	bl	40b4c0 <config_parse@plt+0x310>
  40bde0:	str	x0, [sp, #24]
  40bde4:	b	40be10 <config_parse@plt+0xc60>
  40bde8:	ldr	x0, [sp, #24]
  40bdec:	ldr	x1, [x0, #8]
  40bdf0:	ldr	x0, [sp, #24]
  40bdf4:	ldr	x0, [x0]
  40bdf8:	blr	x1
  40bdfc:	ldr	x0, [sp, #24]
  40be00:	add	x0, x0, #0x10
  40be04:	mov	x1, #0x8                   	// #8
  40be08:	bl	40b4c0 <config_parse@plt+0x310>
  40be0c:	str	x0, [sp, #24]
  40be10:	ldr	x1, [sp, #24]
  40be14:	adrp	x0, 451000 <config_parse@plt+0x45e50>
  40be18:	add	x0, x0, #0x4e8
  40be1c:	ldr	x0, [x0]
  40be20:	cmp	x1, x0
  40be24:	b.cc	40bde8 <config_parse@plt+0xc38>  // b.lo, b.ul, b.last
  40be28:	b	40be30 <config_parse@plt+0xc80>
  40be2c:	nop
  40be30:	ldp	x29, x30, [sp], #32
  40be34:	ret
  40be38:	stp	x29, x30, [sp, #-32]!
  40be3c:	mov	x29, sp
  40be40:	str	x0, [sp, #24]
  40be44:	ldr	x0, [sp, #24]
  40be48:	ldr	x0, [x0]
  40be4c:	cmp	x0, #0x0
  40be50:	b.eq	40be60 <config_parse@plt+0xcb0>  // b.none
  40be54:	ldr	x0, [sp, #24]
  40be58:	ldr	x0, [x0]
  40be5c:	bl	40a140 <sd_netlink_unref@plt>
  40be60:	nop
  40be64:	ldp	x29, x30, [sp], #32
  40be68:	ret
  40be6c:	stp	x29, x30, [sp, #-32]!
  40be70:	mov	x29, sp
  40be74:	str	w0, [sp, #28]
  40be78:	str	w1, [sp, #24]
  40be7c:	str	w2, [sp, #20]
  40be80:	str	w3, [sp, #16]
  40be84:	add	x0, sp, #0x10
  40be88:	mov	w4, #0x4                   	// #4
  40be8c:	mov	x3, x0
  40be90:	ldr	w2, [sp, #20]
  40be94:	ldr	w1, [sp, #24]
  40be98:	ldr	w0, [sp, #28]
  40be9c:	bl	40ab70 <setsockopt@plt>
  40bea0:	cmp	w0, #0x0
  40bea4:	b.ge	40beb8 <config_parse@plt+0xd08>  // b.tcont
  40bea8:	bl	40a220 <__errno_location@plt>
  40beac:	ldr	w0, [x0]
  40beb0:	neg	w0, w0
  40beb4:	b	40bebc <config_parse@plt+0xd0c>
  40beb8:	mov	w0, #0x0                   	// #0
  40bebc:	ldp	x29, x30, [sp], #32
  40bec0:	ret
  40bec4:	stp	x29, x30, [sp, #-32]!
  40bec8:	mov	x29, sp
  40becc:	str	x0, [sp, #24]
  40bed0:	ldr	x0, [sp, #24]
  40bed4:	ldr	x0, [x0]
  40bed8:	cmp	x0, #0x0
  40bedc:	b.eq	40beec <config_parse@plt+0xd3c>  // b.none
  40bee0:	ldr	x0, [sp, #24]
  40bee4:	ldr	x0, [x0]
  40bee8:	bl	4451bc <config_parse@plt+0x3a00c>
  40beec:	nop
  40bef0:	ldp	x29, x30, [sp], #32
  40bef4:	ret
  40bef8:	stp	x29, x30, [sp, #-32]!
  40befc:	mov	x29, sp
  40bf00:	str	x0, [sp, #24]
  40bf04:	str	x1, [sp, #16]
  40bf08:	ldr	x2, [sp, #16]
  40bf0c:	mov	w1, #0x0                   	// #0
  40bf10:	ldr	x0, [sp, #24]
  40bf14:	bl	40a730 <safe_atou_full@plt>
  40bf18:	ldp	x29, x30, [sp], #32
  40bf1c:	ret
  40bf20:	stp	x29, x30, [sp, #-32]!
  40bf24:	mov	x29, sp
  40bf28:	str	x0, [sp, #24]
  40bf2c:	str	x1, [sp, #16]
  40bf30:	ldr	x1, [sp, #16]
  40bf34:	ldr	x0, [sp, #24]
  40bf38:	bl	40bef8 <config_parse@plt+0xd48>
  40bf3c:	ldp	x29, x30, [sp], #32
  40bf40:	ret
  40bf44:	sub	sp, sp, #0x10
  40bf48:	str	x0, [sp, #8]
  40bf4c:	ldr	x0, [sp, #8]
  40bf50:	add	sp, sp, #0x10
  40bf54:	ret
  40bf58:	sub	sp, sp, #0x10
  40bf5c:	str	w0, [sp, #12]
  40bf60:	ldrsw	x0, [sp, #12]
  40bf64:	add	sp, sp, #0x10
  40bf68:	ret
  40bf6c:	stp	x29, x30, [sp, #-32]!
  40bf70:	mov	x29, sp
  40bf74:	str	x0, [sp, #24]
  40bf78:	ldr	x0, [sp, #24]
  40bf7c:	ldr	x0, [x0]
  40bf80:	cmp	x0, #0x0
  40bf84:	b.eq	40bf94 <config_parse@plt+0xde4>  // b.none
  40bf88:	ldr	x0, [sp, #24]
  40bf8c:	ldr	x0, [x0]
  40bf90:	bl	40a4d0 <pty_forward_free@plt>
  40bf94:	nop
  40bf98:	ldp	x29, x30, [sp], #32
  40bf9c:	ret
  40bfa0:	stp	x29, x30, [sp, #-32]!
  40bfa4:	mov	x29, sp
  40bfa8:	adrp	x0, 46f000 <config_parse@plt+0x63e50>
  40bfac:	add	x0, x0, #0xe38
  40bfb0:	ldr	x1, [x0]
  40bfb4:	str	x1, [sp, #24]
  40bfb8:	mov	x1, #0x0                   	// #0
  40bfbc:	add	x0, sp, #0x10
  40bfc0:	mov	x1, #0x8                   	// #8
  40bfc4:	bl	4094d0 <random_bytes@plt>
  40bfc8:	ldr	x0, [sp, #16]
  40bfcc:	mov	x1, x0
  40bfd0:	adrp	x0, 46f000 <config_parse@plt+0x63e50>
  40bfd4:	add	x0, x0, #0xe38
  40bfd8:	ldr	x2, [sp, #24]
  40bfdc:	ldr	x0, [x0]
  40bfe0:	eor	x0, x2, x0
  40bfe4:	cmp	x0, #0x0
  40bfe8:	b.eq	40bff0 <config_parse@plt+0xe40>  // b.none
  40bfec:	bl	40a440 <__stack_chk_fail@plt>
  40bff0:	mov	x0, x1
  40bff4:	ldp	x29, x30, [sp], #32
  40bff8:	ret
  40bffc:	stp	x29, x30, [sp, #-48]!
  40c000:	mov	x29, sp
  40c004:	str	x0, [sp, #24]
  40c008:	ldr	x1, [sp, #24]
  40c00c:	mov	x0, #0x100                 	// #256
  40c010:	movk	x0, #0x138, lsl #16
  40c014:	and	x0, x1, x0
  40c018:	cmp	x0, #0x0
  40c01c:	cset	w0, ne  // ne = any
  40c020:	and	w0, w0, #0xff
  40c024:	and	x0, x0, #0xff
  40c028:	cmp	x0, #0x0
  40c02c:	b.eq	40c058 <config_parse@plt+0xea8>  // b.none
  40c030:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  40c034:	add	x1, x0, #0xa03
  40c038:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  40c03c:	add	x4, x0, #0x700
  40c040:	mov	w3, #0x22                  	// #34
  40c044:	mov	x2, x1
  40c048:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  40c04c:	add	x1, x0, #0xa20
  40c050:	mov	w0, #0x0                   	// #0
  40c054:	bl	409d50 <log_assert_failed_realm@plt>
  40c058:	mov	x2, #0x0                   	// #0
  40c05c:	ldr	x1, [sp, #24]
  40c060:	mov	x0, #0xdc                  	// #220
  40c064:	bl	40a390 <syscall@plt>
  40c068:	str	w0, [sp, #44]
  40c06c:	ldr	w0, [sp, #44]
  40c070:	cmp	w0, #0x0
  40c074:	b.ne	40c07c <config_parse@plt+0xecc>  // b.any
  40c078:	bl	4095a0 <reset_cached_pid@plt>
  40c07c:	ldr	w0, [sp, #44]
  40c080:	ldp	x29, x30, [sp], #48
  40c084:	ret
  40c088:	stp	x29, x30, [sp, #-32]!
  40c08c:	mov	x29, sp
  40c090:	str	x0, [sp, #24]
  40c094:	mov	x2, #0x0                   	// #0
  40c098:	ldr	x1, [sp, #24]
  40c09c:	mov	w0, #0x2                   	// #2
  40c0a0:	bl	40a2f0 <sigprocmask@plt>
  40c0a4:	lsr	w0, w0, #31
  40c0a8:	and	w0, w0, #0xff
  40c0ac:	and	x0, x0, #0xff
  40c0b0:	cmp	x0, #0x0
  40c0b4:	b.eq	40c0e0 <config_parse@plt+0xf30>  // b.none
  40c0b8:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  40c0bc:	add	x1, x0, #0xa8b
  40c0c0:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  40c0c4:	add	x4, x0, #0x9c8
  40c0c8:	mov	w3, #0x18                  	// #24
  40c0cc:	mov	x2, x1
  40c0d0:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  40c0d4:	add	x1, x0, #0xaa8
  40c0d8:	mov	w0, #0x0                   	// #0
  40c0dc:	bl	409d50 <log_assert_failed_realm@plt>
  40c0e0:	nop
  40c0e4:	ldp	x29, x30, [sp], #32
  40c0e8:	ret
  40c0ec:	stp	x29, x30, [sp, #-32]!
  40c0f0:	mov	x29, sp
  40c0f4:	str	x0, [sp, #24]
  40c0f8:	ldr	x1, [sp, #24]
  40c0fc:	mov	w0, #0xffffff9c            	// #-100
  40c100:	bl	409fc0 <dir_is_empty_at@plt>
  40c104:	ldp	x29, x30, [sp], #32
  40c108:	ret
  40c10c:	stp	x29, x30, [sp, #-48]!
  40c110:	mov	x29, sp
  40c114:	str	x0, [sp, #40]
  40c118:	str	x1, [sp, #32]
  40c11c:	str	x2, [sp, #24]
  40c120:	ldr	x0, [sp, #24]
  40c124:	cmp	x0, #0x0
  40c128:	b.eq	40c184 <config_parse@plt+0xfd4>  // b.none
  40c12c:	ldr	x0, [sp, #32]
  40c130:	cmp	x0, #0x0
  40c134:	cset	w0, eq  // eq = none
  40c138:	and	w0, w0, #0xff
  40c13c:	and	x0, x0, #0xff
  40c140:	cmp	x0, #0x0
  40c144:	b.eq	40c170 <config_parse@plt+0xfc0>  // b.none
  40c148:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  40c14c:	add	x1, x0, #0xad3
  40c150:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  40c154:	add	x4, x0, #0x6a0
  40c158:	mov	w3, #0x14                  	// #20
  40c15c:	mov	x2, x1
  40c160:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  40c164:	add	x1, x0, #0xaf0
  40c168:	mov	w0, #0x0                   	// #0
  40c16c:	bl	409d50 <log_assert_failed_realm@plt>
  40c170:	ldr	x2, [sp, #24]
  40c174:	ldr	x1, [sp, #32]
  40c178:	ldr	x0, [sp, #40]
  40c17c:	bl	409b50 <memcpy@plt>
  40c180:	b	40c188 <config_parse@plt+0xfd8>
  40c184:	nop
  40c188:	ldp	x29, x30, [sp], #48
  40c18c:	ret
  40c190:	stp	x29, x30, [sp, #-16]!
  40c194:	mov	x29, sp
  40c198:	bl	40ad10 <colors_enabled@plt>
  40c19c:	and	w0, w0, #0xff
  40c1a0:	cmp	w0, #0x0
  40c1a4:	b.eq	40c1b4 <config_parse@plt+0x1004>  // b.none
  40c1a8:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  40c1ac:	add	x0, x0, #0xaf8
  40c1b0:	b	40c1bc <config_parse@plt+0x100c>
  40c1b4:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  40c1b8:	add	x0, x0, #0xb00
  40c1bc:	ldp	x29, x30, [sp], #16
  40c1c0:	ret
  40c1c4:	stp	x29, x30, [sp, #-16]!
  40c1c8:	mov	x29, sp
  40c1cc:	bl	40ad10 <colors_enabled@plt>
  40c1d0:	and	w0, w0, #0xff
  40c1d4:	cmp	w0, #0x0
  40c1d8:	b.eq	40c1e8 <config_parse@plt+0x1038>  // b.none
  40c1dc:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  40c1e0:	add	x0, x0, #0xb08
  40c1e4:	b	40c1f0 <config_parse@plt+0x1040>
  40c1e8:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  40c1ec:	add	x0, x0, #0xb00
  40c1f0:	ldp	x29, x30, [sp], #16
  40c1f4:	ret
  40c1f8:	stp	x29, x30, [sp, #-16]!
  40c1fc:	mov	x29, sp
  40c200:	bl	40a450 <underline_enabled@plt>
  40c204:	and	w0, w0, #0xff
  40c208:	cmp	w0, #0x0
  40c20c:	b.ne	40c238 <config_parse@plt+0x1088>  // b.any
  40c210:	bl	40ad10 <colors_enabled@plt>
  40c214:	and	w0, w0, #0xff
  40c218:	cmp	w0, #0x0
  40c21c:	b.eq	40c22c <config_parse@plt+0x107c>  // b.none
  40c220:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  40c224:	add	x0, x0, #0xaf8
  40c228:	b	40c240 <config_parse@plt+0x1090>
  40c22c:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  40c230:	add	x0, x0, #0xb00
  40c234:	b	40c240 <config_parse@plt+0x1090>
  40c238:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  40c23c:	add	x0, x0, #0xb18
  40c240:	ldp	x29, x30, [sp], #16
  40c244:	ret
  40c248:	stp	x29, x30, [sp, #-32]!
  40c24c:	mov	x29, sp
  40c250:	str	x0, [sp, #24]
  40c254:	ldr	x0, [sp, #24]
  40c258:	ldr	w0, [x0]
  40c25c:	and	w0, w0, #0x1ff
  40c260:	bl	409f10 <umask@plt>
  40c264:	nop
  40c268:	ldp	x29, x30, [sp], #32
  40c26c:	ret
  40c270:	stp	x29, x30, [sp, #-32]!
  40c274:	mov	x29, sp
  40c278:	str	w0, [sp, #28]
  40c27c:	ldr	w0, [sp, #28]
  40c280:	bl	40a090 <uid_is_valid@plt>
  40c284:	and	w0, w0, #0xff
  40c288:	ldp	x29, x30, [sp], #32
  40c28c:	ret
  40c290:	stp	x29, x30, [sp, #-16]!
  40c294:	mov	x29, sp
  40c298:	mov	w1, #0x0                   	// #0
  40c29c:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  40c2a0:	add	x0, x0, #0xb20
  40c2a4:	bl	409fe0 <access@plt>
  40c2a8:	mvn	w0, w0
  40c2ac:	lsr	w0, w0, #31
  40c2b0:	and	w0, w0, #0xff
  40c2b4:	ldp	x29, x30, [sp], #16
  40c2b8:	ret
  40c2bc:	stp	x29, x30, [sp, #-48]!
  40c2c0:	mov	x29, sp
  40c2c4:	str	x0, [sp, #24]
  40c2c8:	ldr	x0, [sp, #24]
  40c2cc:	str	x0, [sp, #40]
  40c2d0:	ldr	x0, [sp, #40]
  40c2d4:	bl	40b510 <config_parse@plt+0x360>
  40c2d8:	nop
  40c2dc:	ldp	x29, x30, [sp], #48
  40c2e0:	ret
  40c2e4:	stp	x29, x30, [sp, #-48]!
  40c2e8:	mov	x29, sp
  40c2ec:	str	x0, [sp, #24]
  40c2f0:	ldr	x0, [sp, #24]
  40c2f4:	str	x0, [sp, #40]
  40c2f8:	ldr	x0, [sp, #40]
  40c2fc:	bl	40b510 <config_parse@plt+0x360>
  40c300:	nop
  40c304:	ldp	x29, x30, [sp], #48
  40c308:	ret
  40c30c:	stp	x29, x30, [sp, #-48]!
  40c310:	mov	x29, sp
  40c314:	str	x0, [sp, #24]
  40c318:	ldr	x0, [sp, #24]
  40c31c:	str	x0, [sp, #40]
  40c320:	ldr	x0, [sp, #40]
  40c324:	bl	40b510 <config_parse@plt+0x360>
  40c328:	nop
  40c32c:	ldp	x29, x30, [sp], #48
  40c330:	ret
  40c334:	stp	x29, x30, [sp, #-48]!
  40c338:	mov	x29, sp
  40c33c:	str	x0, [sp, #24]
  40c340:	ldr	x0, [sp, #24]
  40c344:	str	x0, [sp, #40]
  40c348:	ldr	x0, [sp, #40]
  40c34c:	bl	40b510 <config_parse@plt+0x360>
  40c350:	nop
  40c354:	ldp	x29, x30, [sp], #48
  40c358:	ret
  40c35c:	stp	x29, x30, [sp, #-48]!
  40c360:	mov	x29, sp
  40c364:	str	x0, [sp, #24]
  40c368:	ldr	x0, [sp, #24]
  40c36c:	str	x0, [sp, #40]
  40c370:	ldr	x0, [sp, #40]
  40c374:	bl	40b510 <config_parse@plt+0x360>
  40c378:	nop
  40c37c:	ldp	x29, x30, [sp], #48
  40c380:	ret
  40c384:	stp	x29, x30, [sp, #-48]!
  40c388:	mov	x29, sp
  40c38c:	str	x0, [sp, #24]
  40c390:	ldr	x0, [sp, #24]
  40c394:	str	x0, [sp, #40]
  40c398:	ldr	x0, [sp, #40]
  40c39c:	bl	40b510 <config_parse@plt+0x360>
  40c3a0:	nop
  40c3a4:	ldp	x29, x30, [sp], #48
  40c3a8:	ret
  40c3ac:	stp	x29, x30, [sp, #-48]!
  40c3b0:	mov	x29, sp
  40c3b4:	str	x0, [sp, #24]
  40c3b8:	ldr	x0, [sp, #24]
  40c3bc:	str	x0, [sp, #40]
  40c3c0:	ldr	x0, [sp, #40]
  40c3c4:	bl	40b510 <config_parse@plt+0x360>
  40c3c8:	nop
  40c3cc:	ldp	x29, x30, [sp], #48
  40c3d0:	ret
  40c3d4:	stp	x29, x30, [sp, #-48]!
  40c3d8:	mov	x29, sp
  40c3dc:	str	x0, [sp, #24]
  40c3e0:	ldr	x0, [sp, #24]
  40c3e4:	str	x0, [sp, #40]
  40c3e8:	ldr	x0, [sp, #40]
  40c3ec:	bl	40b510 <config_parse@plt+0x360>
  40c3f0:	nop
  40c3f4:	ldp	x29, x30, [sp], #48
  40c3f8:	ret
  40c3fc:	stp	x29, x30, [sp, #-48]!
  40c400:	mov	x29, sp
  40c404:	str	x0, [sp, #24]
  40c408:	ldr	x0, [sp, #24]
  40c40c:	str	x0, [sp, #40]
  40c410:	ldr	x0, [sp, #40]
  40c414:	bl	40b510 <config_parse@plt+0x360>
  40c418:	nop
  40c41c:	ldp	x29, x30, [sp], #48
  40c420:	ret
  40c424:	stp	x29, x30, [sp, #-48]!
  40c428:	mov	x29, sp
  40c42c:	str	x0, [sp, #24]
  40c430:	ldr	x0, [sp, #24]
  40c434:	str	x0, [sp, #40]
  40c438:	ldr	x0, [sp, #40]
  40c43c:	bl	40b510 <config_parse@plt+0x360>
  40c440:	nop
  40c444:	ldp	x29, x30, [sp], #48
  40c448:	ret
  40c44c:	stp	x29, x30, [sp, #-48]!
  40c450:	mov	x29, sp
  40c454:	str	x0, [sp, #24]
  40c458:	ldr	x0, [sp, #24]
  40c45c:	str	x0, [sp, #40]
  40c460:	ldr	x0, [sp, #40]
  40c464:	bl	40bce0 <config_parse@plt+0xb30>
  40c468:	nop
  40c46c:	ldp	x29, x30, [sp], #48
  40c470:	ret
  40c474:	stp	x29, x30, [sp, #-48]!
  40c478:	mov	x29, sp
  40c47c:	str	x0, [sp, #24]
  40c480:	ldr	x0, [sp, #24]
  40c484:	str	x0, [sp, #40]
  40c488:	ldr	x0, [sp, #40]
  40c48c:	bl	40bce0 <config_parse@plt+0xb30>
  40c490:	nop
  40c494:	ldp	x29, x30, [sp], #48
  40c498:	ret
  40c49c:	stp	x29, x30, [sp, #-48]!
  40c4a0:	mov	x29, sp
  40c4a4:	str	x0, [sp, #24]
  40c4a8:	ldr	x0, [sp, #24]
  40c4ac:	str	x0, [sp, #40]
  40c4b0:	ldr	x0, [sp, #40]
  40c4b4:	bl	40bce0 <config_parse@plt+0xb30>
  40c4b8:	nop
  40c4bc:	ldp	x29, x30, [sp], #48
  40c4c0:	ret
  40c4c4:	stp	x29, x30, [sp, #-48]!
  40c4c8:	mov	x29, sp
  40c4cc:	str	x0, [sp, #24]
  40c4d0:	ldr	x0, [sp, #24]
  40c4d4:	str	x0, [sp, #40]
  40c4d8:	ldr	x0, [sp, #40]
  40c4dc:	bl	40bce0 <config_parse@plt+0xb30>
  40c4e0:	nop
  40c4e4:	ldp	x29, x30, [sp], #48
  40c4e8:	ret
  40c4ec:	stp	x29, x30, [sp, #-48]!
  40c4f0:	mov	x29, sp
  40c4f4:	str	x0, [sp, #24]
  40c4f8:	ldr	x0, [sp, #24]
  40c4fc:	str	x0, [sp, #40]
  40c500:	ldr	x0, [sp, #40]
  40c504:	bl	40bce0 <config_parse@plt+0xb30>
  40c508:	nop
  40c50c:	ldp	x29, x30, [sp], #48
  40c510:	ret
  40c514:	stp	x29, x30, [sp, #-48]!
  40c518:	mov	x29, sp
  40c51c:	str	x0, [sp, #24]
  40c520:	ldr	x0, [sp, #24]
  40c524:	str	x0, [sp, #40]
  40c528:	ldr	x0, [sp, #40]
  40c52c:	bl	40b510 <config_parse@plt+0x360>
  40c530:	nop
  40c534:	ldp	x29, x30, [sp], #48
  40c538:	ret
  40c53c:	stp	x29, x30, [sp, #-48]!
  40c540:	mov	x29, sp
  40c544:	str	x0, [sp, #24]
  40c548:	ldr	x0, [sp, #24]
  40c54c:	str	x0, [sp, #40]
  40c550:	ldr	x0, [sp, #40]
  40c554:	bl	40b510 <config_parse@plt+0x360>
  40c558:	nop
  40c55c:	ldp	x29, x30, [sp], #48
  40c560:	ret
  40c564:	stp	x29, x30, [sp, #-48]!
  40c568:	mov	x29, sp
  40c56c:	str	x0, [sp, #24]
  40c570:	ldr	x0, [sp, #24]
  40c574:	str	x0, [sp, #40]
  40c578:	ldr	x0, [sp, #40]
  40c57c:	bl	40b510 <config_parse@plt+0x360>
  40c580:	nop
  40c584:	ldp	x29, x30, [sp], #48
  40c588:	ret
  40c58c:	stp	x29, x30, [sp, #-48]!
  40c590:	mov	x29, sp
  40c594:	str	x0, [sp, #24]
  40c598:	ldr	x0, [sp, #24]
  40c59c:	str	x0, [sp, #40]
  40c5a0:	ldr	x0, [sp, #40]
  40c5a4:	bl	40b510 <config_parse@plt+0x360>
  40c5a8:	nop
  40c5ac:	ldp	x29, x30, [sp], #48
  40c5b0:	ret
  40c5b4:	stp	x29, x30, [sp, #-48]!
  40c5b8:	mov	x29, sp
  40c5bc:	str	x0, [sp, #24]
  40c5c0:	ldr	x0, [sp, #24]
  40c5c4:	str	x0, [sp, #40]
  40c5c8:	ldr	x0, [sp, #40]
  40c5cc:	bl	40b510 <config_parse@plt+0x360>
  40c5d0:	nop
  40c5d4:	ldp	x29, x30, [sp], #48
  40c5d8:	ret
  40c5dc:	stp	x29, x30, [sp, #-48]!
  40c5e0:	mov	x29, sp
  40c5e4:	str	x0, [sp, #24]
  40c5e8:	ldr	x0, [sp, #24]
  40c5ec:	str	x0, [sp, #40]
  40c5f0:	ldr	x0, [sp, #40]
  40c5f4:	bl	40bce0 <config_parse@plt+0xb30>
  40c5f8:	nop
  40c5fc:	ldp	x29, x30, [sp], #48
  40c600:	ret
  40c604:	stp	x29, x30, [sp, #-48]!
  40c608:	mov	x29, sp
  40c60c:	str	x0, [sp, #24]
  40c610:	ldr	x0, [sp, #24]
  40c614:	str	x0, [sp, #40]
  40c618:	ldr	x0, [sp, #40]
  40c61c:	bl	40b48c <config_parse@plt+0x2dc>
  40c620:	nop
  40c624:	ldp	x29, x30, [sp], #48
  40c628:	ret
  40c62c:	stp	x29, x30, [sp, #-48]!
  40c630:	mov	x29, sp
  40c634:	str	x0, [sp, #24]
  40c638:	ldr	x0, [sp, #24]
  40c63c:	str	x0, [sp, #40]
  40c640:	ldr	x0, [sp, #40]
  40c644:	bl	40bce0 <config_parse@plt+0xb30>
  40c648:	nop
  40c64c:	ldp	x29, x30, [sp], #48
  40c650:	ret
  40c654:	stp	x29, x30, [sp, #-48]!
  40c658:	mov	x29, sp
  40c65c:	str	x0, [sp, #24]
  40c660:	ldr	x0, [sp, #24]
  40c664:	str	x0, [sp, #40]
  40c668:	ldr	x0, [sp, #40]
  40c66c:	bl	40b510 <config_parse@plt+0x360>
  40c670:	nop
  40c674:	ldp	x29, x30, [sp], #48
  40c678:	ret
  40c67c:	stp	x29, x30, [sp, #-48]!
  40c680:	mov	x29, sp
  40c684:	str	x0, [sp, #24]
  40c688:	ldr	x0, [sp, #24]
  40c68c:	str	x0, [sp, #40]
  40c690:	ldr	x0, [sp, #40]
  40c694:	bl	40bce0 <config_parse@plt+0xb30>
  40c698:	nop
  40c69c:	ldp	x29, x30, [sp], #48
  40c6a0:	ret
  40c6a4:	stp	x29, x30, [sp, #-48]!
  40c6a8:	mov	x29, sp
  40c6ac:	str	x0, [sp, #24]
  40c6b0:	ldr	x0, [sp, #24]
  40c6b4:	str	x0, [sp, #40]
  40c6b8:	ldr	x0, [sp, #40]
  40c6bc:	bl	40bce0 <config_parse@plt+0xb30>
  40c6c0:	nop
  40c6c4:	ldp	x29, x30, [sp], #48
  40c6c8:	ret
  40c6cc:	stp	x29, x30, [sp, #-48]!
  40c6d0:	mov	x29, sp
  40c6d4:	str	x0, [sp, #24]
  40c6d8:	ldr	x0, [sp, #24]
  40c6dc:	str	x0, [sp, #40]
  40c6e0:	ldr	x0, [sp, #40]
  40c6e4:	bl	40ba0c <config_parse@plt+0x85c>
  40c6e8:	nop
  40c6ec:	ldp	x29, x30, [sp], #48
  40c6f0:	ret
  40c6f4:	stp	x29, x30, [sp, #-48]!
  40c6f8:	mov	x29, sp
  40c6fc:	str	x0, [sp, #24]
  40c700:	ldr	x0, [sp, #24]
  40c704:	str	x0, [sp, #40]
  40c708:	ldr	x0, [sp, #40]
  40c70c:	bl	40bce0 <config_parse@plt+0xb30>
  40c710:	nop
  40c714:	ldp	x29, x30, [sp], #48
  40c718:	ret
  40c71c:	stp	x29, x30, [sp, #-48]!
  40c720:	mov	x29, sp
  40c724:	str	x0, [sp, #24]
  40c728:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  40c72c:	add	x1, x0, #0xb48
  40c730:	ldr	x0, [sp, #24]
  40c734:	bl	40aa20 <strcmp@plt>
  40c738:	cmp	w0, #0x0
  40c73c:	b.ne	40c754 <config_parse@plt+0x15a4>  // b.any
  40c740:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  40c744:	add	x0, x0, #0xb50
  40c748:	bl	40ad90 <puts@plt>
  40c74c:	mov	w0, #0x0                   	// #0
  40c750:	b	40c8bc <config_parse@plt+0x170c>
  40c754:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  40c758:	add	x1, x0, #0xb78
  40c75c:	ldr	x0, [sp, #24]
  40c760:	bl	40aa20 <strcmp@plt>
  40c764:	cmp	w0, #0x0
  40c768:	b.ne	40c77c <config_parse@plt+0x15cc>  // b.any
  40c76c:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  40c770:	add	x0, x0, #0x8c
  40c774:	str	wzr, [x0]
  40c778:	b	40c89c <config_parse@plt+0x16ec>
  40c77c:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  40c780:	add	x1, x0, #0xb88
  40c784:	ldr	x0, [sp, #24]
  40c788:	bl	40aa20 <strcmp@plt>
  40c78c:	cmp	w0, #0x0
  40c790:	b.ne	40c7a8 <config_parse@plt+0x15f8>  // b.any
  40c794:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  40c798:	add	x0, x0, #0x8c
  40c79c:	mov	w1, #0x1                   	// #1
  40c7a0:	str	w1, [x0]
  40c7a4:	b	40c89c <config_parse@plt+0x16ec>
  40c7a8:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  40c7ac:	add	x1, x0, #0xb98
  40c7b0:	ldr	x0, [sp, #24]
  40c7b4:	bl	40aa20 <strcmp@plt>
  40c7b8:	cmp	w0, #0x0
  40c7bc:	b.ne	40c7d4 <config_parse@plt+0x1624>  // b.any
  40c7c0:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  40c7c4:	add	x0, x0, #0x8c
  40c7c8:	mov	w1, #0x2                   	// #2
  40c7cc:	str	w1, [x0]
  40c7d0:	b	40c89c <config_parse@plt+0x16ec>
  40c7d4:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  40c7d8:	add	x1, x0, #0xba0
  40c7dc:	ldr	x0, [sp, #24]
  40c7e0:	bl	40aa20 <strcmp@plt>
  40c7e4:	cmp	w0, #0x0
  40c7e8:	b.ne	40c800 <config_parse@plt+0x1650>  // b.any
  40c7ec:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  40c7f0:	add	x0, x0, #0x8c
  40c7f4:	mov	w1, #0x3                   	// #3
  40c7f8:	str	w1, [x0]
  40c7fc:	b	40c89c <config_parse@plt+0x16ec>
  40c800:	mov	w0, #0x3                   	// #3
  40c804:	str	w0, [sp, #36]
  40c808:	mov	w0, #0x16                  	// #22
  40c80c:	movk	w0, #0x4000, lsl #16
  40c810:	str	w0, [sp, #40]
  40c814:	str	wzr, [sp, #44]
  40c818:	ldr	w0, [sp, #44]
  40c81c:	bl	40b180 <log_get_max_level_realm@plt>
  40c820:	mov	w1, w0
  40c824:	ldr	w0, [sp, #36]
  40c828:	and	w0, w0, #0x7
  40c82c:	cmp	w1, w0
  40c830:	b.lt	40c884 <config_parse@plt+0x16d4>  // b.tstop
  40c834:	ldr	w0, [sp, #44]
  40c838:	lsl	w1, w0, #10
  40c83c:	ldr	w0, [sp, #36]
  40c840:	orr	w7, w1, w0
  40c844:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  40c848:	add	x1, x0, #0xbab
  40c84c:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  40c850:	add	x0, x0, #0x220
  40c854:	ldr	x0, [x0]
  40c858:	mov	x6, x0
  40c85c:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  40c860:	add	x5, x0, #0xbc0
  40c864:	adrp	x0, 451000 <config_parse@plt+0x45e50>
  40c868:	add	x4, x0, #0x8c0
  40c86c:	mov	w3, #0x114                 	// #276
  40c870:	mov	x2, x1
  40c874:	ldr	w1, [sp, #40]
  40c878:	mov	w0, w7
  40c87c:	bl	40a790 <log_internal_realm@plt>
  40c880:	b	40c8bc <config_parse@plt+0x170c>
  40c884:	ldr	w0, [sp, #40]
  40c888:	cmp	w0, #0x0
  40c88c:	cneg	w0, w0, lt  // lt = tstop
  40c890:	and	w0, w0, #0xff
  40c894:	neg	w0, w0
  40c898:	b	40c8bc <config_parse@plt+0x170c>
  40c89c:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  40c8a0:	add	x0, x0, #0x368
  40c8a4:	ldr	x0, [x0]
  40c8a8:	orr	x1, x0, #0x20000000
  40c8ac:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  40c8b0:	add	x0, x0, #0x368
  40c8b4:	str	x1, [x0]
  40c8b8:	mov	w0, #0x1                   	// #1
  40c8bc:	ldp	x29, x30, [sp], #48
  40c8c0:	ret
  40c8c4:	stp	x29, x30, [sp, #-96]!
  40c8c8:	mov	x29, sp
  40c8cc:	stp	x19, x20, [sp, #16]
  40c8d0:	stp	x21, x22, [sp, #32]
  40c8d4:	str	x23, [sp, #48]
  40c8d8:	adrp	x0, 46f000 <config_parse@plt+0x63e50>
  40c8dc:	add	x0, x0, #0xe38
  40c8e0:	ldr	x1, [x0]
  40c8e4:	str	x1, [sp, #88]
  40c8e8:	mov	x1, #0x0                   	// #0
  40c8ec:	str	xzr, [sp, #80]
  40c8f0:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  40c8f4:	add	x0, x0, #0x320
  40c8f8:	ldr	w0, [x0]
  40c8fc:	bl	40a3c0 <pager_open@plt>
  40c900:	add	x0, sp, #0x50
  40c904:	mov	x2, x0
  40c908:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  40c90c:	add	x1, x0, #0xbe0
  40c910:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  40c914:	add	x0, x0, #0xb38
  40c918:	bl	40a420 <terminal_urlify_man@plt>
  40c91c:	str	w0, [sp, #76]
  40c920:	ldr	w0, [sp, #76]
  40c924:	cmp	w0, #0x0
  40c928:	b.ge	40c950 <config_parse@plt+0x17a0>  // b.tcont
  40c92c:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  40c930:	add	x1, x0, #0xbab
  40c934:	adrp	x0, 451000 <config_parse@plt+0x45e50>
  40c938:	add	x3, x0, #0x8d8
  40c93c:	mov	w2, #0x122                 	// #290
  40c940:	mov	w0, #0x0                   	// #0
  40c944:	bl	40b0b0 <log_oom_internal@plt>
  40c948:	mov	w19, w0
  40c94c:	b	40c9a4 <config_parse@plt+0x17f4>
  40c950:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  40c954:	add	x0, x0, #0x208
  40c958:	ldr	x19, [x0]
  40c95c:	ldr	x20, [sp, #80]
  40c960:	bl	40c1f8 <config_parse@plt+0x1048>
  40c964:	mov	x21, x0
  40c968:	bl	40c190 <config_parse@plt+0xfe0>
  40c96c:	mov	x22, x0
  40c970:	bl	40c1c4 <config_parse@plt+0x1014>
  40c974:	mov	x23, x0
  40c978:	bl	40c190 <config_parse@plt+0xfe0>
  40c97c:	mov	x6, x0
  40c980:	mov	x5, x23
  40c984:	mov	x4, x22
  40c988:	mov	x3, x21
  40c98c:	mov	x2, x20
  40c990:	mov	x1, x19
  40c994:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  40c998:	add	x0, x0, #0xbe8
  40c99c:	bl	40af50 <printf@plt>
  40c9a0:	mov	w19, #0x0                   	// #0
  40c9a4:	add	x0, sp, #0x50
  40c9a8:	bl	40b510 <config_parse@plt+0x360>
  40c9ac:	mov	w1, w19
  40c9b0:	adrp	x0, 46f000 <config_parse@plt+0x63e50>
  40c9b4:	add	x0, x0, #0xe38
  40c9b8:	ldr	x2, [sp, #88]
  40c9bc:	ldr	x0, [x0]
  40c9c0:	eor	x0, x2, x0
  40c9c4:	cmp	x0, #0x0
  40c9c8:	b.eq	40c9d0 <config_parse@plt+0x1820>  // b.none
  40c9cc:	bl	40a440 <__stack_chk_fail@plt>
  40c9d0:	mov	w0, w1
  40c9d4:	ldp	x19, x20, [sp, #16]
  40c9d8:	ldp	x21, x22, [sp, #32]
  40c9dc:	ldr	x23, [sp, #48]
  40c9e0:	ldp	x29, x30, [sp], #96
  40c9e4:	ret
  40c9e8:	stp	x29, x30, [sp, #-64]!
  40c9ec:	mov	x29, sp
  40c9f0:	str	xzr, [sp, #48]
  40c9f4:	b	40cba4 <config_parse@plt+0x19f4>
  40c9f8:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  40c9fc:	add	x0, x0, #0x2c0
  40ca00:	ldr	x2, [x0]
  40ca04:	ldr	x1, [sp, #48]
  40ca08:	mov	x0, x1
  40ca0c:	lsl	x0, x0, #3
  40ca10:	add	x0, x0, x1
  40ca14:	lsl	x0, x0, #3
  40ca18:	add	x0, x2, x0
  40ca1c:	str	x0, [sp, #56]
  40ca20:	ldr	x0, [sp, #56]
  40ca24:	ldr	x2, [x0, #16]
  40ca28:	adrp	x0, 44c000 <config_parse@plt+0x40e50>
  40ca2c:	add	x1, x0, #0x528
  40ca30:	mov	x0, x2
  40ca34:	bl	409aa0 <path_equal@plt>
  40ca38:	and	w0, w0, #0xff
  40ca3c:	cmp	w0, #0x0
  40ca40:	b.eq	40cb98 <config_parse@plt+0x19e8>  // b.none
  40ca44:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  40ca48:	add	x0, x0, #0x358
  40ca4c:	ldr	w0, [x0]
  40ca50:	cmp	w0, #0x0
  40ca54:	b.eq	40cb98 <config_parse@plt+0x19e8>  // b.none
  40ca58:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  40ca5c:	add	x0, x0, #0x35c
  40ca60:	ldrb	w0, [x0]
  40ca64:	cmp	w0, #0x0
  40ca68:	b.eq	40caf8 <config_parse@plt+0x1948>  // b.none
  40ca6c:	mov	w0, #0x3                   	// #3
  40ca70:	str	w0, [sp, #36]
  40ca74:	mov	w0, #0x16                  	// #22
  40ca78:	movk	w0, #0x4000, lsl #16
  40ca7c:	str	w0, [sp, #40]
  40ca80:	str	wzr, [sp, #44]
  40ca84:	ldr	w0, [sp, #44]
  40ca88:	bl	40b180 <log_get_max_level_realm@plt>
  40ca8c:	mov	w1, w0
  40ca90:	ldr	w0, [sp, #36]
  40ca94:	and	w0, w0, #0x7
  40ca98:	cmp	w1, w0
  40ca9c:	b.lt	40cae0 <config_parse@plt+0x1930>  // b.tstop
  40caa0:	ldr	w0, [sp, #44]
  40caa4:	lsl	w1, w0, #10
  40caa8:	ldr	w0, [sp, #36]
  40caac:	orr	w6, w1, w0
  40cab0:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  40cab4:	add	x1, x0, #0xbab
  40cab8:	adrp	x0, 44c000 <config_parse@plt+0x40e50>
  40cabc:	add	x5, x0, #0x530
  40cac0:	adrp	x0, 451000 <config_parse@plt+0x45e50>
  40cac4:	add	x4, x0, #0x8e0
  40cac8:	mov	w3, #0x1a7                 	// #423
  40cacc:	mov	x2, x1
  40cad0:	ldr	w1, [sp, #40]
  40cad4:	mov	w0, w6
  40cad8:	bl	40a790 <log_internal_realm@plt>
  40cadc:	b	40cbc0 <config_parse@plt+0x1a10>
  40cae0:	ldr	w0, [sp, #40]
  40cae4:	cmp	w0, #0x0
  40cae8:	cneg	w0, w0, lt  // lt = tstop
  40caec:	and	w0, w0, #0xff
  40caf0:	neg	w0, w0
  40caf4:	b	40cbc0 <config_parse@plt+0x1a10>
  40caf8:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  40cafc:	add	x0, x0, #0x50
  40cb00:	ldr	w0, [x0]
  40cb04:	cmn	w0, #0x1
  40cb08:	b.ne	40cb98 <config_parse@plt+0x19e8>  // b.any
  40cb0c:	mov	w0, #0x3                   	// #3
  40cb10:	str	w0, [sp, #24]
  40cb14:	mov	w0, #0x16                  	// #22
  40cb18:	movk	w0, #0x4000, lsl #16
  40cb1c:	str	w0, [sp, #28]
  40cb20:	str	wzr, [sp, #32]
  40cb24:	ldr	w0, [sp, #32]
  40cb28:	bl	40b180 <log_get_max_level_realm@plt>
  40cb2c:	mov	w1, w0
  40cb30:	ldr	w0, [sp, #24]
  40cb34:	and	w0, w0, #0x7
  40cb38:	cmp	w1, w0
  40cb3c:	b.lt	40cb80 <config_parse@plt+0x19d0>  // b.tstop
  40cb40:	ldr	w0, [sp, #32]
  40cb44:	lsl	w1, w0, #10
  40cb48:	ldr	w0, [sp, #24]
  40cb4c:	orr	w6, w1, w0
  40cb50:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  40cb54:	add	x1, x0, #0xbab
  40cb58:	adrp	x0, 44c000 <config_parse@plt+0x40e50>
  40cb5c:	add	x5, x0, #0x578
  40cb60:	adrp	x0, 451000 <config_parse@plt+0x45e50>
  40cb64:	add	x4, x0, #0x8e0
  40cb68:	mov	w3, #0x1aa                 	// #426
  40cb6c:	mov	x2, x1
  40cb70:	ldr	w1, [sp, #28]
  40cb74:	mov	w0, w6
  40cb78:	bl	40a790 <log_internal_realm@plt>
  40cb7c:	b	40cbc0 <config_parse@plt+0x1a10>
  40cb80:	ldr	w0, [sp, #28]
  40cb84:	cmp	w0, #0x0
  40cb88:	cneg	w0, w0, lt  // lt = tstop
  40cb8c:	and	w0, w0, #0xff
  40cb90:	neg	w0, w0
  40cb94:	b	40cbc0 <config_parse@plt+0x1a10>
  40cb98:	ldr	x0, [sp, #48]
  40cb9c:	add	x0, x0, #0x1
  40cba0:	str	x0, [sp, #48]
  40cba4:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  40cba8:	add	x0, x0, #0x2c8
  40cbac:	ldr	x0, [x0]
  40cbb0:	ldr	x1, [sp, #48]
  40cbb4:	cmp	x1, x0
  40cbb8:	b.cc	40c9f8 <config_parse@plt+0x1848>  // b.lo, b.ul, b.last
  40cbbc:	mov	w0, #0x0                   	// #0
  40cbc0:	ldp	x29, x30, [sp], #64
  40cbc4:	ret
  40cbc8:	stp	x29, x30, [sp, #-48]!
  40cbcc:	mov	x29, sp
  40cbd0:	adrp	x0, 44c000 <config_parse@plt+0x40e50>
  40cbd4:	add	x0, x0, #0x5d0
  40cbd8:	str	x0, [sp, #40]
  40cbdc:	ldr	x0, [sp, #40]
  40cbe0:	bl	40ab40 <getenv@plt>
  40cbe4:	str	x0, [sp, #32]
  40cbe8:	ldr	x0, [sp, #32]
  40cbec:	cmp	x0, #0x0
  40cbf0:	b.ne	40cc0c <config_parse@plt+0x1a5c>  // b.any
  40cbf4:	adrp	x0, 44c000 <config_parse@plt+0x40e50>
  40cbf8:	add	x0, x0, #0x5f8
  40cbfc:	str	x0, [sp, #40]
  40cc00:	ldr	x0, [sp, #40]
  40cc04:	bl	40ab40 <getenv@plt>
  40cc08:	str	x0, [sp, #32]
  40cc0c:	ldr	x0, [sp, #32]
  40cc10:	bl	40b7e8 <config_parse@plt+0x638>
  40cc14:	and	w0, w0, #0xff
  40cc18:	eor	w0, w0, #0x1
  40cc1c:	and	w0, w0, #0xff
  40cc20:	cmp	w0, #0x0
  40cc24:	b.eq	40ccf8 <config_parse@plt+0x1b48>  // b.none
  40cc28:	ldr	x0, [sp, #32]
  40cc2c:	bl	409880 <parse_boolean@plt>
  40cc30:	str	w0, [sp, #16]
  40cc34:	ldr	w0, [sp, #16]
  40cc38:	cmp	w0, #0x0
  40cc3c:	b.ge	40cccc <config_parse@plt+0x1b1c>  // b.tcont
  40cc40:	mov	w0, #0x3                   	// #3
  40cc44:	str	w0, [sp, #20]
  40cc48:	ldr	w0, [sp, #16]
  40cc4c:	str	w0, [sp, #24]
  40cc50:	str	wzr, [sp, #28]
  40cc54:	ldr	w0, [sp, #28]
  40cc58:	bl	40b180 <log_get_max_level_realm@plt>
  40cc5c:	mov	w1, w0
  40cc60:	ldr	w0, [sp, #20]
  40cc64:	and	w0, w0, #0x7
  40cc68:	cmp	w1, w0
  40cc6c:	b.lt	40ccb4 <config_parse@plt+0x1b04>  // b.tstop
  40cc70:	ldr	w0, [sp, #28]
  40cc74:	lsl	w1, w0, #10
  40cc78:	ldr	w0, [sp, #20]
  40cc7c:	orr	w7, w1, w0
  40cc80:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  40cc84:	add	x1, x0, #0xbab
  40cc88:	ldr	x6, [sp, #40]
  40cc8c:	adrp	x0, 44c000 <config_parse@plt+0x40e50>
  40cc90:	add	x5, x0, #0x618
  40cc94:	adrp	x0, 451000 <config_parse@plt+0x45e50>
  40cc98:	add	x4, x0, #0x8f8
  40cc9c:	mov	w3, #0x1c2                 	// #450
  40cca0:	mov	x2, x1
  40cca4:	ldr	w1, [sp, #24]
  40cca8:	mov	w0, w7
  40ccac:	bl	40a790 <log_internal_realm@plt>
  40ccb0:	b	40ccfc <config_parse@plt+0x1b4c>
  40ccb4:	ldr	w0, [sp, #24]
  40ccb8:	cmp	w0, #0x0
  40ccbc:	cneg	w0, w0, lt  // lt = tstop
  40ccc0:	and	w0, w0, #0xff
  40ccc4:	neg	w0, w0
  40ccc8:	b	40ccfc <config_parse@plt+0x1b4c>
  40cccc:	ldr	w0, [sp, #16]
  40ccd0:	cmp	w0, #0x0
  40ccd4:	b.le	40ccec <config_parse@plt+0x1b3c>
  40ccd8:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  40ccdc:	add	x0, x0, #0x58
  40cce0:	mov	w1, #0x2                   	// #2
  40cce4:	str	w1, [x0]
  40cce8:	b	40ccf8 <config_parse@plt+0x1b48>
  40ccec:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  40ccf0:	add	x0, x0, #0x58
  40ccf4:	str	wzr, [x0]
  40ccf8:	mov	w0, #0x0                   	// #0
  40ccfc:	ldp	x29, x30, [sp], #48
  40cd00:	ret
  40cd04:	stp	x29, x30, [sp, #-96]!
  40cd08:	mov	x29, sp
  40cd0c:	str	x0, [sp, #24]
  40cd10:	bl	409a70 <cg_all_unified@plt>
  40cd14:	str	w0, [sp, #44]
  40cd18:	ldr	w0, [sp, #44]
  40cd1c:	cmp	w0, #0x0
  40cd20:	b.ge	40cdac <config_parse@plt+0x1bfc>  // b.tcont
  40cd24:	mov	w0, #0x3                   	// #3
  40cd28:	str	w0, [sp, #84]
  40cd2c:	ldr	w0, [sp, #44]
  40cd30:	str	w0, [sp, #88]
  40cd34:	str	wzr, [sp, #92]
  40cd38:	ldr	w0, [sp, #92]
  40cd3c:	bl	40b180 <log_get_max_level_realm@plt>
  40cd40:	mov	w1, w0
  40cd44:	ldr	w0, [sp, #84]
  40cd48:	and	w0, w0, #0x7
  40cd4c:	cmp	w1, w0
  40cd50:	b.lt	40cd94 <config_parse@plt+0x1be4>  // b.tstop
  40cd54:	ldr	w0, [sp, #92]
  40cd58:	lsl	w1, w0, #10
  40cd5c:	ldr	w0, [sp, #84]
  40cd60:	orr	w6, w1, w0
  40cd64:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  40cd68:	add	x1, x0, #0xbab
  40cd6c:	adrp	x0, 44c000 <config_parse@plt+0x40e50>
  40cd70:	add	x5, x0, #0x630
  40cd74:	adrp	x0, 451000 <config_parse@plt+0x45e50>
  40cd78:	add	x4, x0, #0x930
  40cd7c:	mov	w3, #0x1d3                 	// #467
  40cd80:	mov	x2, x1
  40cd84:	ldr	w1, [sp, #88]
  40cd88:	mov	w0, w6
  40cd8c:	bl	40a790 <log_internal_realm@plt>
  40cd90:	b	40d044 <config_parse@plt+0x1e94>
  40cd94:	ldr	w0, [sp, #88]
  40cd98:	cmp	w0, #0x0
  40cd9c:	cneg	w0, w0, lt  // lt = tstop
  40cda0:	and	w0, w0, #0xff
  40cda4:	neg	w0, w0
  40cda8:	b	40d044 <config_parse@plt+0x1e94>
  40cdac:	ldr	w0, [sp, #44]
  40cdb0:	cmp	w0, #0x0
  40cdb4:	b.le	40ce8c <config_parse@plt+0x1cdc>
  40cdb8:	mov	w1, #0xe6                  	// #230
  40cdbc:	ldr	x0, [sp, #24]
  40cdc0:	bl	409500 <systemd_installation_has_version@plt>
  40cdc4:	str	w0, [sp, #44]
  40cdc8:	ldr	w0, [sp, #44]
  40cdcc:	cmp	w0, #0x0
  40cdd0:	b.ge	40ce5c <config_parse@plt+0x1cac>  // b.tcont
  40cdd4:	mov	w0, #0x3                   	// #3
  40cdd8:	str	w0, [sp, #60]
  40cddc:	ldr	w0, [sp, #44]
  40cde0:	str	w0, [sp, #64]
  40cde4:	str	wzr, [sp, #68]
  40cde8:	ldr	w0, [sp, #68]
  40cdec:	bl	40b180 <log_get_max_level_realm@plt>
  40cdf0:	mov	w1, w0
  40cdf4:	ldr	w0, [sp, #60]
  40cdf8:	and	w0, w0, #0x7
  40cdfc:	cmp	w1, w0
  40ce00:	b.lt	40ce44 <config_parse@plt+0x1c94>  // b.tstop
  40ce04:	ldr	w0, [sp, #68]
  40ce08:	lsl	w1, w0, #10
  40ce0c:	ldr	w0, [sp, #60]
  40ce10:	orr	w6, w1, w0
  40ce14:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  40ce18:	add	x1, x0, #0xbab
  40ce1c:	adrp	x0, 44c000 <config_parse@plt+0x40e50>
  40ce20:	add	x5, x0, #0x668
  40ce24:	adrp	x0, 451000 <config_parse@plt+0x45e50>
  40ce28:	add	x4, x0, #0x930
  40ce2c:	mov	w3, #0x1d9                 	// #473
  40ce30:	mov	x2, x1
  40ce34:	ldr	w1, [sp, #64]
  40ce38:	mov	w0, w6
  40ce3c:	bl	40a790 <log_internal_realm@plt>
  40ce40:	b	40d044 <config_parse@plt+0x1e94>
  40ce44:	ldr	w0, [sp, #64]
  40ce48:	cmp	w0, #0x0
  40ce4c:	cneg	w0, w0, lt  // lt = tstop
  40ce50:	and	w0, w0, #0xff
  40ce54:	neg	w0, w0
  40ce58:	b	40d044 <config_parse@plt+0x1e94>
  40ce5c:	ldr	w0, [sp, #44]
  40ce60:	cmp	w0, #0x0
  40ce64:	b.le	40ce7c <config_parse@plt+0x1ccc>
  40ce68:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  40ce6c:	add	x0, x0, #0x58
  40ce70:	mov	w1, #0x2                   	// #2
  40ce74:	str	w1, [x0]
  40ce78:	b	40cf80 <config_parse@plt+0x1dd0>
  40ce7c:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  40ce80:	add	x0, x0, #0x58
  40ce84:	str	wzr, [x0]
  40ce88:	b	40cf80 <config_parse@plt+0x1dd0>
  40ce8c:	adrp	x0, 44c000 <config_parse@plt+0x40e50>
  40ce90:	add	x0, x0, #0x6a0
  40ce94:	bl	40b030 <cg_unified_controller@plt>
  40ce98:	cmp	w0, #0x0
  40ce9c:	b.le	40cf74 <config_parse@plt+0x1dc4>
  40cea0:	mov	w1, #0xe9                  	// #233
  40cea4:	ldr	x0, [sp, #24]
  40cea8:	bl	409500 <systemd_installation_has_version@plt>
  40ceac:	str	w0, [sp, #44]
  40ceb0:	ldr	w0, [sp, #44]
  40ceb4:	cmp	w0, #0x0
  40ceb8:	b.ge	40cf44 <config_parse@plt+0x1d94>  // b.tcont
  40cebc:	mov	w0, #0x3                   	// #3
  40cec0:	str	w0, [sp, #48]
  40cec4:	ldr	w0, [sp, #44]
  40cec8:	str	w0, [sp, #52]
  40cecc:	str	wzr, [sp, #56]
  40ced0:	ldr	w0, [sp, #56]
  40ced4:	bl	40b180 <log_get_max_level_realm@plt>
  40ced8:	mov	w1, w0
  40cedc:	ldr	w0, [sp, #48]
  40cee0:	and	w0, w0, #0x7
  40cee4:	cmp	w1, w0
  40cee8:	b.lt	40cf2c <config_parse@plt+0x1d7c>  // b.tstop
  40ceec:	ldr	w0, [sp, #56]
  40cef0:	lsl	w1, w0, #10
  40cef4:	ldr	w0, [sp, #48]
  40cef8:	orr	w6, w1, w0
  40cefc:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  40cf00:	add	x1, x0, #0xbab
  40cf04:	adrp	x0, 44c000 <config_parse@plt+0x40e50>
  40cf08:	add	x5, x0, #0x668
  40cf0c:	adrp	x0, 451000 <config_parse@plt+0x45e50>
  40cf10:	add	x4, x0, #0x930
  40cf14:	mov	w3, #0x1e2                 	// #482
  40cf18:	mov	x2, x1
  40cf1c:	ldr	w1, [sp, #52]
  40cf20:	mov	w0, w6
  40cf24:	bl	40a790 <log_internal_realm@plt>
  40cf28:	b	40d044 <config_parse@plt+0x1e94>
  40cf2c:	ldr	w0, [sp, #52]
  40cf30:	cmp	w0, #0x0
  40cf34:	cneg	w0, w0, lt  // lt = tstop
  40cf38:	and	w0, w0, #0xff
  40cf3c:	neg	w0, w0
  40cf40:	b	40d044 <config_parse@plt+0x1e94>
  40cf44:	ldr	w0, [sp, #44]
  40cf48:	cmp	w0, #0x0
  40cf4c:	b.le	40cf64 <config_parse@plt+0x1db4>
  40cf50:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  40cf54:	add	x0, x0, #0x58
  40cf58:	mov	w1, #0x1                   	// #1
  40cf5c:	str	w1, [x0]
  40cf60:	b	40cf80 <config_parse@plt+0x1dd0>
  40cf64:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  40cf68:	add	x0, x0, #0x58
  40cf6c:	str	wzr, [x0]
  40cf70:	b	40cf80 <config_parse@plt+0x1dd0>
  40cf74:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  40cf78:	add	x0, x0, #0x58
  40cf7c:	str	wzr, [x0]
  40cf80:	mov	w0, #0x7                   	// #7
  40cf84:	str	w0, [sp, #72]
  40cf88:	str	wzr, [sp, #76]
  40cf8c:	str	wzr, [sp, #80]
  40cf90:	ldr	w0, [sp, #80]
  40cf94:	bl	40b180 <log_get_max_level_realm@plt>
  40cf98:	mov	w1, w0
  40cf9c:	ldr	w0, [sp, #72]
  40cfa0:	and	w0, w0, #0x7
  40cfa4:	cmp	w1, w0
  40cfa8:	b.lt	40d038 <config_parse@plt+0x1e88>  // b.tstop
  40cfac:	ldr	w0, [sp, #80]
  40cfb0:	lsl	w1, w0, #10
  40cfb4:	ldr	w0, [sp, #72]
  40cfb8:	orr	w7, w1, w0
  40cfbc:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  40cfc0:	add	x1, x0, #0xbab
  40cfc4:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  40cfc8:	add	x0, x0, #0x58
  40cfcc:	ldr	w0, [x0]
  40cfd0:	cmp	w0, #0x0
  40cfd4:	b.eq	40d004 <config_parse@plt+0x1e54>  // b.none
  40cfd8:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  40cfdc:	add	x0, x0, #0x58
  40cfe0:	ldr	w0, [x0]
  40cfe4:	cmp	w0, #0x1
  40cfe8:	b.ne	40cff8 <config_parse@plt+0x1e48>  // b.any
  40cfec:	adrp	x0, 44c000 <config_parse@plt+0x40e50>
  40cff0:	add	x0, x0, #0x6b0
  40cff4:	b	40d00c <config_parse@plt+0x1e5c>
  40cff8:	adrp	x0, 44c000 <config_parse@plt+0x40e50>
  40cffc:	add	x0, x0, #0x6b8
  40d000:	b	40d00c <config_parse@plt+0x1e5c>
  40d004:	adrp	x0, 44c000 <config_parse@plt+0x40e50>
  40d008:	add	x0, x0, #0x6c0
  40d00c:	mov	x6, x0
  40d010:	adrp	x0, 44c000 <config_parse@plt+0x40e50>
  40d014:	add	x5, x0, #0x6c8
  40d018:	adrp	x0, 451000 <config_parse@plt+0x45e50>
  40d01c:	add	x4, x0, #0x930
  40d020:	mov	w3, #0x1ea                 	// #490
  40d024:	mov	x2, x1
  40d028:	ldr	w1, [sp, #76]
  40d02c:	mov	w0, w7
  40d030:	bl	40a790 <log_internal_realm@plt>
  40d034:	b	40d040 <config_parse@plt+0x1e90>
  40d038:	ldr	w0, [sp, #76]
  40d03c:	cmp	w0, #0x0
  40d040:	mov	w0, #0x0                   	// #0
  40d044:	ldp	x29, x30, [sp], #96
  40d048:	ret
  40d04c:	stp	x29, x30, [sp, #-112]!
  40d050:	mov	x29, sp
  40d054:	stp	x19, x20, [sp, #16]
  40d058:	str	x0, [sp, #40]
  40d05c:	str	x1, [sp, #32]
  40d060:	adrp	x0, 46f000 <config_parse@plt+0x63e50>
  40d064:	add	x0, x0, #0xe38
  40d068:	ldr	x1, [x0]
  40d06c:	str	x1, [sp, #104]
  40d070:	mov	x1, #0x0                   	// #0
  40d074:	str	xzr, [sp, #88]
  40d078:	str	xzr, [sp, #80]
  40d07c:	add	x1, sp, #0x50
  40d080:	add	x4, sp, #0x28
  40d084:	mov	w3, #0x0                   	// #0
  40d088:	adrp	x0, 44c000 <config_parse@plt+0x40e50>
  40d08c:	add	x2, x0, #0x6f0
  40d090:	mov	x0, x4
  40d094:	bl	40aac0 <extract_first_word@plt>
  40d098:	str	w0, [sp, #52]
  40d09c:	ldr	w0, [sp, #52]
  40d0a0:	cmp	w0, #0x0
  40d0a4:	b.ge	40d140 <config_parse@plt+0x1f90>  // b.tcont
  40d0a8:	mov	w0, #0x3                   	// #3
  40d0ac:	str	w0, [sp, #68]
  40d0b0:	ldr	w0, [sp, #52]
  40d0b4:	str	w0, [sp, #72]
  40d0b8:	str	wzr, [sp, #76]
  40d0bc:	ldr	w0, [sp, #76]
  40d0c0:	bl	40b180 <log_get_max_level_realm@plt>
  40d0c4:	mov	w1, w0
  40d0c8:	ldr	w0, [sp, #68]
  40d0cc:	and	w0, w0, #0x7
  40d0d0:	cmp	w1, w0
  40d0d4:	b.lt	40d124 <config_parse@plt+0x1f74>  // b.tstop
  40d0d8:	ldr	w0, [sp, #76]
  40d0dc:	lsl	w1, w0, #10
  40d0e0:	ldr	w0, [sp, #68]
  40d0e4:	orr	w7, w1, w0
  40d0e8:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  40d0ec:	add	x1, x0, #0xbab
  40d0f0:	ldr	x0, [sp, #80]
  40d0f4:	mov	x6, x0
  40d0f8:	adrp	x0, 44c000 <config_parse@plt+0x40e50>
  40d0fc:	add	x5, x0, #0x6f8
  40d100:	adrp	x0, 451000 <config_parse@plt+0x45e50>
  40d104:	add	x4, x0, #0x960
  40d108:	mov	w3, #0x1fa                 	// #506
  40d10c:	mov	x2, x1
  40d110:	ldr	w1, [sp, #72]
  40d114:	mov	w0, w7
  40d118:	bl	40a790 <log_internal_realm@plt>
  40d11c:	mov	w19, w0
  40d120:	b	40d138 <config_parse@plt+0x1f88>
  40d124:	ldr	w0, [sp, #72]
  40d128:	cmp	w0, #0x0
  40d12c:	cneg	w0, w0, lt  // lt = tstop
  40d130:	and	w0, w0, #0xff
  40d134:	neg	w19, w0
  40d138:	mov	w20, #0x0                   	// #0
  40d13c:	b	40d2b8 <config_parse@plt+0x2108>
  40d140:	ldr	w0, [sp, #52]
  40d144:	cmp	w0, #0x0
  40d148:	b.ne	40d154 <config_parse@plt+0x1fa4>  // b.any
  40d14c:	mov	w20, #0x1                   	// #1
  40d150:	b	40d2b8 <config_parse@plt+0x2108>
  40d154:	ldr	x2, [sp, #80]
  40d158:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  40d15c:	add	x1, x0, #0xb48
  40d160:	mov	x0, x2
  40d164:	bl	40aa20 <strcmp@plt>
  40d168:	cmp	w0, #0x0
  40d16c:	b.ne	40d1c4 <config_parse@plt+0x2014>  // b.any
  40d170:	str	wzr, [sp, #48]
  40d174:	b	40d1a4 <config_parse@plt+0x1ff4>
  40d178:	ldr	w0, [sp, #48]
  40d17c:	bl	4098c0 <capability_to_name@plt>
  40d180:	str	x0, [sp, #96]
  40d184:	ldr	x0, [sp, #96]
  40d188:	cmp	x0, #0x0
  40d18c:	b.eq	40d198 <config_parse@plt+0x1fe8>  // b.none
  40d190:	ldr	x0, [sp, #96]
  40d194:	bl	40ad90 <puts@plt>
  40d198:	ldr	w0, [sp, #48]
  40d19c:	add	w0, w0, #0x1
  40d1a0:	str	w0, [sp, #48]
  40d1a4:	bl	40ab90 <capability_list_length@plt>
  40d1a8:	mov	w1, w0
  40d1ac:	ldr	w0, [sp, #48]
  40d1b0:	cmp	w0, w1
  40d1b4:	b.lt	40d178 <config_parse@plt+0x1fc8>  // b.tstop
  40d1b8:	mov	w19, #0x0                   	// #0
  40d1bc:	mov	w20, #0x0                   	// #0
  40d1c0:	b	40d2b8 <config_parse@plt+0x2108>
  40d1c4:	ldr	x2, [sp, #80]
  40d1c8:	adrp	x0, 44c000 <config_parse@plt+0x40e50>
  40d1cc:	add	x1, x0, #0x718
  40d1d0:	mov	x0, x2
  40d1d4:	bl	40aa20 <strcmp@plt>
  40d1d8:	cmp	w0, #0x0
  40d1dc:	b.ne	40d1ec <config_parse@plt+0x203c>  // b.any
  40d1e0:	mov	x0, #0xffffffffffffffff    	// #-1
  40d1e4:	str	x0, [sp, #88]
  40d1e8:	b	40d2b4 <config_parse@plt+0x2104>
  40d1ec:	ldr	x0, [sp, #80]
  40d1f0:	bl	40a350 <capability_from_name@plt>
  40d1f4:	str	w0, [sp, #52]
  40d1f8:	ldr	w0, [sp, #52]
  40d1fc:	cmp	w0, #0x0
  40d200:	b.ge	40d29c <config_parse@plt+0x20ec>  // b.tcont
  40d204:	mov	w0, #0x3                   	// #3
  40d208:	str	w0, [sp, #56]
  40d20c:	ldr	w0, [sp, #52]
  40d210:	str	w0, [sp, #60]
  40d214:	str	wzr, [sp, #64]
  40d218:	ldr	w0, [sp, #64]
  40d21c:	bl	40b180 <log_get_max_level_realm@plt>
  40d220:	mov	w1, w0
  40d224:	ldr	w0, [sp, #56]
  40d228:	and	w0, w0, #0x7
  40d22c:	cmp	w1, w0
  40d230:	b.lt	40d280 <config_parse@plt+0x20d0>  // b.tstop
  40d234:	ldr	w0, [sp, #64]
  40d238:	lsl	w1, w0, #10
  40d23c:	ldr	w0, [sp, #56]
  40d240:	orr	w7, w1, w0
  40d244:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  40d248:	add	x1, x0, #0xbab
  40d24c:	ldr	x0, [sp, #80]
  40d250:	mov	x6, x0
  40d254:	adrp	x0, 44c000 <config_parse@plt+0x40e50>
  40d258:	add	x5, x0, #0x6f8
  40d25c:	adrp	x0, 451000 <config_parse@plt+0x45e50>
  40d260:	add	x4, x0, #0x960
  40d264:	mov	w3, #0x20f                 	// #527
  40d268:	mov	x2, x1
  40d26c:	ldr	w1, [sp, #60]
  40d270:	mov	w0, w7
  40d274:	bl	40a790 <log_internal_realm@plt>
  40d278:	mov	w19, w0
  40d27c:	b	40d294 <config_parse@plt+0x20e4>
  40d280:	ldr	w0, [sp, #60]
  40d284:	cmp	w0, #0x0
  40d288:	cneg	w0, w0, lt  // lt = tstop
  40d28c:	and	w0, w0, #0xff
  40d290:	neg	w19, w0
  40d294:	mov	w20, #0x0                   	// #0
  40d298:	b	40d2b8 <config_parse@plt+0x2108>
  40d29c:	ldr	w0, [sp, #52]
  40d2a0:	mov	x1, #0x1                   	// #1
  40d2a4:	lsl	x0, x1, x0
  40d2a8:	ldr	x1, [sp, #88]
  40d2ac:	orr	x0, x1, x0
  40d2b0:	str	x0, [sp, #88]
  40d2b4:	mov	w20, #0x2                   	// #2
  40d2b8:	add	x0, sp, #0x50
  40d2bc:	bl	40b510 <config_parse@plt+0x360>
  40d2c0:	cmp	w20, #0x0
  40d2c4:	b.eq	40d2e4 <config_parse@plt+0x2134>  // b.none
  40d2c8:	cmp	w20, #0x2
  40d2cc:	b.ne	40d2d4 <config_parse@plt+0x2124>  // b.any
  40d2d0:	b	40d078 <config_parse@plt+0x1ec8>
  40d2d4:	ldr	x0, [sp, #32]
  40d2d8:	ldr	x1, [sp, #88]
  40d2dc:	str	x1, [x0]
  40d2e0:	mov	w19, #0x1                   	// #1
  40d2e4:	mov	w1, w19
  40d2e8:	adrp	x0, 46f000 <config_parse@plt+0x63e50>
  40d2ec:	add	x0, x0, #0xe38
  40d2f0:	ldr	x2, [sp, #104]
  40d2f4:	ldr	x0, [x0]
  40d2f8:	eor	x0, x2, x0
  40d2fc:	cmp	x0, #0x0
  40d300:	b.eq	40d308 <config_parse@plt+0x2158>  // b.none
  40d304:	bl	40a440 <__stack_chk_fail@plt>
  40d308:	mov	w0, w1
  40d30c:	ldp	x19, x20, [sp, #16]
  40d310:	ldp	x29, x30, [sp], #112
  40d314:	ret
  40d318:	stp	x29, x30, [sp, #-48]!
  40d31c:	mov	x29, sp
  40d320:	str	x0, [sp, #24]
  40d324:	str	x1, [sp, #16]
  40d328:	ldr	x0, [sp, #24]
  40d32c:	bl	40a1e0 <getenv_bool@plt>
  40d330:	str	w0, [sp, #32]
  40d334:	ldr	w0, [sp, #32]
  40d338:	cmn	w0, #0x6
  40d33c:	b.ne	40d348 <config_parse@plt+0x2198>  // b.any
  40d340:	mov	w0, #0x0                   	// #0
  40d344:	b	40d440 <config_parse@plt+0x2290>
  40d348:	ldr	w0, [sp, #32]
  40d34c:	cmp	w0, #0x0
  40d350:	b.ge	40d3e0 <config_parse@plt+0x2230>  // b.tcont
  40d354:	mov	w0, #0x3                   	// #3
  40d358:	str	w0, [sp, #36]
  40d35c:	ldr	w0, [sp, #32]
  40d360:	str	w0, [sp, #40]
  40d364:	str	wzr, [sp, #44]
  40d368:	ldr	w0, [sp, #44]
  40d36c:	bl	40b180 <log_get_max_level_realm@plt>
  40d370:	mov	w1, w0
  40d374:	ldr	w0, [sp, #36]
  40d378:	and	w0, w0, #0x7
  40d37c:	cmp	w1, w0
  40d380:	b.lt	40d3c8 <config_parse@plt+0x2218>  // b.tstop
  40d384:	ldr	w0, [sp, #44]
  40d388:	lsl	w1, w0, #10
  40d38c:	ldr	w0, [sp, #36]
  40d390:	orr	w7, w1, w0
  40d394:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  40d398:	add	x1, x0, #0xbab
  40d39c:	ldr	x6, [sp, #24]
  40d3a0:	adrp	x0, 44c000 <config_parse@plt+0x40e50>
  40d3a4:	add	x5, x0, #0x618
  40d3a8:	adrp	x0, 451000 <config_parse@plt+0x45e50>
  40d3ac:	add	x4, x0, #0x978
  40d3b0:	mov	w3, #0x220                 	// #544
  40d3b4:	mov	x2, x1
  40d3b8:	ldr	w1, [sp, #40]
  40d3bc:	mov	w0, w7
  40d3c0:	bl	40a790 <log_internal_realm@plt>
  40d3c4:	b	40d440 <config_parse@plt+0x2290>
  40d3c8:	ldr	w0, [sp, #40]
  40d3cc:	cmp	w0, #0x0
  40d3d0:	cneg	w0, w0, lt  // lt = tstop
  40d3d4:	and	w0, w0, #0xff
  40d3d8:	neg	w0, w0
  40d3dc:	b	40d440 <config_parse@plt+0x2290>
  40d3e0:	ldr	x0, [sp, #16]
  40d3e4:	mvn	x1, x0
  40d3e8:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  40d3ec:	add	x0, x0, #0x70
  40d3f0:	ldr	x0, [x0]
  40d3f4:	and	x1, x1, x0
  40d3f8:	ldr	w0, [sp, #32]
  40d3fc:	cmp	w0, #0x0
  40d400:	b.gt	40d40c <config_parse@plt+0x225c>
  40d404:	ldr	x0, [sp, #16]
  40d408:	b	40d410 <config_parse@plt+0x2260>
  40d40c:	mov	x0, #0x0                   	// #0
  40d410:	orr	x1, x0, x1
  40d414:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  40d418:	add	x0, x0, #0x70
  40d41c:	str	x1, [x0]
  40d420:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  40d424:	add	x0, x0, #0x368
  40d428:	ldr	x0, [x0]
  40d42c:	orr	x1, x0, #0x10000000
  40d430:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  40d434:	add	x0, x0, #0x368
  40d438:	str	x1, [x0]
  40d43c:	mov	w0, #0x0                   	// #0
  40d440:	ldp	x29, x30, [sp], #48
  40d444:	ret
  40d448:	stp	x29, x30, [sp, #-64]!
  40d44c:	mov	x29, sp
  40d450:	adrp	x0, 44c000 <config_parse@plt+0x40e50>
  40d454:	add	x0, x0, #0x720
  40d458:	bl	40a1e0 <getenv_bool@plt>
  40d45c:	str	w0, [sp, #28]
  40d460:	ldr	w0, [sp, #28]
  40d464:	cmp	w0, #0x0
  40d468:	b.ge	40d500 <config_parse@plt+0x2350>  // b.tcont
  40d46c:	ldr	w0, [sp, #28]
  40d470:	cmn	w0, #0x6
  40d474:	b.eq	40d500 <config_parse@plt+0x2350>  // b.none
  40d478:	mov	w0, #0x3                   	// #3
  40d47c:	str	w0, [sp, #32]
  40d480:	ldr	w0, [sp, #28]
  40d484:	str	w0, [sp, #36]
  40d488:	str	wzr, [sp, #40]
  40d48c:	ldr	w0, [sp, #40]
  40d490:	bl	40b180 <log_get_max_level_realm@plt>
  40d494:	mov	w1, w0
  40d498:	ldr	w0, [sp, #32]
  40d49c:	and	w0, w0, #0x7
  40d4a0:	cmp	w1, w0
  40d4a4:	b.lt	40d4e8 <config_parse@plt+0x2338>  // b.tstop
  40d4a8:	ldr	w0, [sp, #40]
  40d4ac:	lsl	w1, w0, #10
  40d4b0:	ldr	w0, [sp, #32]
  40d4b4:	orr	w6, w1, w0
  40d4b8:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  40d4bc:	add	x1, x0, #0xbab
  40d4c0:	adrp	x0, 44c000 <config_parse@plt+0x40e50>
  40d4c4:	add	x5, x0, #0x740
  40d4c8:	adrp	x0, 451000 <config_parse@plt+0x45e50>
  40d4cc:	add	x4, x0, #0x990
  40d4d0:	mov	w3, #0x22d                 	// #557
  40d4d4:	mov	x2, x1
  40d4d8:	ldr	w1, [sp, #36]
  40d4dc:	mov	w0, w6
  40d4e0:	bl	40a790 <log_internal_realm@plt>
  40d4e4:	b	40d69c <config_parse@plt+0x24ec>
  40d4e8:	ldr	w0, [sp, #36]
  40d4ec:	cmp	w0, #0x0
  40d4f0:	cneg	w0, w0, lt  // lt = tstop
  40d4f4:	and	w0, w0, #0xff
  40d4f8:	neg	w0, w0
  40d4fc:	b	40d69c <config_parse@plt+0x24ec>
  40d500:	ldr	w0, [sp, #28]
  40d504:	cmp	w0, #0x0
  40d508:	b.lt	40d548 <config_parse@plt+0x2398>  // b.tstop
  40d50c:	ldr	w0, [sp, #28]
  40d510:	cmp	w0, #0x0
  40d514:	b.le	40d52c <config_parse@plt+0x237c>
  40d518:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  40d51c:	add	x0, x0, #0x78
  40d520:	ldr	w0, [x0]
  40d524:	orr	w0, w0, #0x20
  40d528:	b	40d53c <config_parse@plt+0x238c>
  40d52c:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  40d530:	add	x0, x0, #0x78
  40d534:	ldr	w0, [x0]
  40d538:	and	w0, w0, #0xffffffdf
  40d53c:	adrp	x1, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  40d540:	add	x1, x1, #0x78
  40d544:	str	w0, [x1]
  40d548:	adrp	x0, 44c000 <config_parse@plt+0x40e50>
  40d54c:	add	x0, x0, #0x770
  40d550:	bl	40ab40 <getenv@plt>
  40d554:	str	x0, [sp, #56]
  40d558:	adrp	x0, 44c000 <config_parse@plt+0x40e50>
  40d55c:	add	x1, x0, #0x790
  40d560:	ldr	x0, [sp, #56]
  40d564:	bl	40b788 <config_parse@plt+0x5d8>
  40d568:	and	w0, w0, #0xff
  40d56c:	cmp	w0, #0x0
  40d570:	b.eq	40d594 <config_parse@plt+0x23e4>  // b.none
  40d574:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  40d578:	add	x0, x0, #0x78
  40d57c:	ldr	w0, [x0]
  40d580:	orr	w1, w0, #0x18
  40d584:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  40d588:	add	x0, x0, #0x78
  40d58c:	str	w1, [x0]
  40d590:	b	40d698 <config_parse@plt+0x24e8>
  40d594:	ldr	x0, [sp, #56]
  40d598:	cmp	x0, #0x0
  40d59c:	b.eq	40d698 <config_parse@plt+0x24e8>  // b.none
  40d5a0:	ldr	x0, [sp, #56]
  40d5a4:	bl	409880 <parse_boolean@plt>
  40d5a8:	str	w0, [sp, #28]
  40d5ac:	ldr	w0, [sp, #28]
  40d5b0:	cmp	w0, #0x0
  40d5b4:	b.ge	40d640 <config_parse@plt+0x2490>  // b.tcont
  40d5b8:	mov	w0, #0x3                   	// #3
  40d5bc:	str	w0, [sp, #44]
  40d5c0:	ldr	w0, [sp, #28]
  40d5c4:	str	w0, [sp, #48]
  40d5c8:	str	wzr, [sp, #52]
  40d5cc:	ldr	w0, [sp, #52]
  40d5d0:	bl	40b180 <log_get_max_level_realm@plt>
  40d5d4:	mov	w1, w0
  40d5d8:	ldr	w0, [sp, #44]
  40d5dc:	and	w0, w0, #0x7
  40d5e0:	cmp	w1, w0
  40d5e4:	b.lt	40d628 <config_parse@plt+0x2478>  // b.tstop
  40d5e8:	ldr	w0, [sp, #52]
  40d5ec:	lsl	w1, w0, #10
  40d5f0:	ldr	w0, [sp, #44]
  40d5f4:	orr	w6, w1, w0
  40d5f8:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  40d5fc:	add	x1, x0, #0xbab
  40d600:	adrp	x0, 44c000 <config_parse@plt+0x40e50>
  40d604:	add	x5, x0, #0x798
  40d608:	adrp	x0, 451000 <config_parse@plt+0x45e50>
  40d60c:	add	x4, x0, #0x990
  40d610:	mov	w3, #0x238                 	// #568
  40d614:	mov	x2, x1
  40d618:	ldr	w1, [sp, #48]
  40d61c:	mov	w0, w6
  40d620:	bl	40a790 <log_internal_realm@plt>
  40d624:	b	40d69c <config_parse@plt+0x24ec>
  40d628:	ldr	w0, [sp, #48]
  40d62c:	cmp	w0, #0x0
  40d630:	cneg	w0, w0, lt  // lt = tstop
  40d634:	and	w0, w0, #0xff
  40d638:	neg	w0, w0
  40d63c:	b	40d69c <config_parse@plt+0x24ec>
  40d640:	ldr	w0, [sp, #28]
  40d644:	cmp	w0, #0x0
  40d648:	b.ne	40d660 <config_parse@plt+0x24b0>  // b.any
  40d64c:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  40d650:	add	x0, x0, #0x78
  40d654:	ldr	w0, [x0]
  40d658:	orr	w0, w0, #0x8
  40d65c:	b	40d670 <config_parse@plt+0x24c0>
  40d660:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  40d664:	add	x0, x0, #0x78
  40d668:	ldr	w0, [x0]
  40d66c:	and	w0, w0, #0xfffffff7
  40d670:	adrp	x1, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  40d674:	add	x1, x1, #0x78
  40d678:	str	w0, [x1]
  40d67c:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  40d680:	add	x0, x0, #0x78
  40d684:	ldr	w0, [x0]
  40d688:	and	w1, w0, #0xffffffef
  40d68c:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  40d690:	add	x0, x0, #0x78
  40d694:	str	w1, [x0]
  40d698:	mov	w0, #0x0                   	// #0
  40d69c:	ldp	x29, x30, [sp], #64
  40d6a0:	ret
  40d6a4:	stp	x29, x30, [sp, #-48]!
  40d6a8:	mov	x29, sp
  40d6ac:	mov	x1, #0x8000000             	// #134217728
  40d6b0:	adrp	x0, 44c000 <config_parse@plt+0x40e50>
  40d6b4:	add	x0, x0, #0x7d0
  40d6b8:	bl	40d318 <config_parse@plt+0x2168>
  40d6bc:	str	w0, [sp, #24]
  40d6c0:	ldr	w0, [sp, #24]
  40d6c4:	cmp	w0, #0x0
  40d6c8:	b.ge	40d6d4 <config_parse@plt+0x2524>  // b.tcont
  40d6cc:	ldr	w0, [sp, #24]
  40d6d0:	b	40d8bc <config_parse@plt+0x270c>
  40d6d4:	mov	x1, #0x20000000            	// #536870912
  40d6d8:	adrp	x0, 44c000 <config_parse@plt+0x40e50>
  40d6dc:	add	x0, x0, #0x7f0
  40d6e0:	bl	40d318 <config_parse@plt+0x2168>
  40d6e4:	str	w0, [sp, #24]
  40d6e8:	ldr	w0, [sp, #24]
  40d6ec:	cmp	w0, #0x0
  40d6f0:	b.ge	40d6fc <config_parse@plt+0x254c>  // b.tcont
  40d6f4:	ldr	w0, [sp, #24]
  40d6f8:	b	40d8bc <config_parse@plt+0x270c>
  40d6fc:	mov	x1, #0x4000000             	// #67108864
  40d700:	adrp	x0, 44c000 <config_parse@plt+0x40e50>
  40d704:	add	x0, x0, #0x810
  40d708:	bl	40d318 <config_parse@plt+0x2168>
  40d70c:	str	w0, [sp, #24]
  40d710:	ldr	w0, [sp, #24]
  40d714:	cmp	w0, #0x0
  40d718:	b.ge	40d724 <config_parse@plt+0x2574>  // b.tcont
  40d71c:	ldr	w0, [sp, #24]
  40d720:	b	40d8bc <config_parse@plt+0x270c>
  40d724:	mov	x1, #0x2c000000            	// #738197504
  40d728:	adrp	x0, 44c000 <config_parse@plt+0x40e50>
  40d72c:	add	x0, x0, #0x830
  40d730:	bl	40d318 <config_parse@plt+0x2168>
  40d734:	str	w0, [sp, #24]
  40d738:	ldr	w0, [sp, #24]
  40d73c:	cmp	w0, #0x0
  40d740:	b.ge	40d74c <config_parse@plt+0x259c>  // b.tcont
  40d744:	ldr	w0, [sp, #24]
  40d748:	b	40d8bc <config_parse@plt+0x270c>
  40d74c:	bl	40d448 <config_parse@plt+0x2298>
  40d750:	str	w0, [sp, #24]
  40d754:	ldr	w0, [sp, #24]
  40d758:	cmp	w0, #0x0
  40d75c:	b.ge	40d768 <config_parse@plt+0x25b8>  // b.tcont
  40d760:	ldr	w0, [sp, #24]
  40d764:	b	40d8bc <config_parse@plt+0x270c>
  40d768:	bl	40a170 <cg_ns_supported@plt>
  40d76c:	and	w0, w0, #0xff
  40d770:	eor	w0, w0, #0x1
  40d774:	and	w0, w0, #0xff
  40d778:	cmp	w0, #0x0
  40d77c:	b.eq	40d790 <config_parse@plt+0x25e0>  // b.none
  40d780:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  40d784:	add	x0, x0, #0x68
  40d788:	strb	wzr, [x0]
  40d78c:	b	40d88c <config_parse@plt+0x26dc>
  40d790:	adrp	x0, 44c000 <config_parse@plt+0x40e50>
  40d794:	add	x0, x0, #0x850
  40d798:	bl	40a1e0 <getenv_bool@plt>
  40d79c:	str	w0, [sp, #24]
  40d7a0:	ldr	w0, [sp, #24]
  40d7a4:	cmp	w0, #0x0
  40d7a8:	b.ge	40d854 <config_parse@plt+0x26a4>  // b.tcont
  40d7ac:	ldr	w0, [sp, #24]
  40d7b0:	cmn	w0, #0x6
  40d7b4:	b.eq	40d840 <config_parse@plt+0x2690>  // b.none
  40d7b8:	mov	w0, #0x3                   	// #3
  40d7bc:	str	w0, [sp, #28]
  40d7c0:	ldr	w0, [sp, #24]
  40d7c4:	str	w0, [sp, #32]
  40d7c8:	str	wzr, [sp, #36]
  40d7cc:	ldr	w0, [sp, #36]
  40d7d0:	bl	40b180 <log_get_max_level_realm@plt>
  40d7d4:	mov	w1, w0
  40d7d8:	ldr	w0, [sp, #28]
  40d7dc:	and	w0, w0, #0x7
  40d7e0:	cmp	w1, w0
  40d7e4:	b.lt	40d828 <config_parse@plt+0x2678>  // b.tstop
  40d7e8:	ldr	w0, [sp, #36]
  40d7ec:	lsl	w1, w0, #10
  40d7f0:	ldr	w0, [sp, #28]
  40d7f4:	orr	w6, w1, w0
  40d7f8:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  40d7fc:	add	x1, x0, #0xbab
  40d800:	adrp	x0, 44c000 <config_parse@plt+0x40e50>
  40d804:	add	x5, x0, #0x868
  40d808:	adrp	x0, 451000 <config_parse@plt+0x45e50>
  40d80c:	add	x4, x0, #0x9b0
  40d810:	mov	w3, #0x25e                 	// #606
  40d814:	mov	x2, x1
  40d818:	ldr	w1, [sp, #32]
  40d81c:	mov	w0, w6
  40d820:	bl	40a790 <log_internal_realm@plt>
  40d824:	b	40d8bc <config_parse@plt+0x270c>
  40d828:	ldr	w0, [sp, #32]
  40d82c:	cmp	w0, #0x0
  40d830:	cneg	w0, w0, lt  // lt = tstop
  40d834:	and	w0, w0, #0xff
  40d838:	neg	w0, w0
  40d83c:	b	40d8bc <config_parse@plt+0x270c>
  40d840:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  40d844:	add	x0, x0, #0x68
  40d848:	mov	w1, #0x1                   	// #1
  40d84c:	strb	w1, [x0]
  40d850:	b	40d88c <config_parse@plt+0x26dc>
  40d854:	ldr	w0, [sp, #24]
  40d858:	cmp	w0, #0x0
  40d85c:	cset	w0, gt
  40d860:	and	w1, w0, #0xff
  40d864:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  40d868:	add	x0, x0, #0x68
  40d86c:	strb	w1, [x0]
  40d870:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  40d874:	add	x0, x0, #0x368
  40d878:	ldr	x0, [x0]
  40d87c:	orr	x1, x0, #0x8000000
  40d880:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  40d884:	add	x0, x0, #0x368
  40d888:	str	x1, [x0]
  40d88c:	adrp	x0, 44c000 <config_parse@plt+0x40e50>
  40d890:	add	x0, x0, #0x898
  40d894:	bl	40ab40 <getenv@plt>
  40d898:	str	x0, [sp, #40]
  40d89c:	ldr	x0, [sp, #40]
  40d8a0:	cmp	x0, #0x0
  40d8a4:	b.eq	40d8b8 <config_parse@plt+0x2708>  // b.none
  40d8a8:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  40d8ac:	add	x0, x0, #0x60
  40d8b0:	ldr	x1, [sp, #40]
  40d8b4:	str	x1, [x0]
  40d8b8:	bl	40cbc8 <config_parse@plt+0x1a18>
  40d8bc:	ldp	x29, x30, [sp], #48
  40d8c0:	ret
  40d8c4:	sub	sp, sp, #0x300
  40d8c8:	stp	x29, x30, [sp]
  40d8cc:	mov	x29, sp
  40d8d0:	stp	x19, x20, [sp, #16]
  40d8d4:	str	w0, [sp, #44]
  40d8d8:	str	x1, [sp, #32]
  40d8dc:	adrp	x0, 46f000 <config_parse@plt+0x63e50>
  40d8e0:	add	x0, x0, #0xe38
  40d8e4:	ldr	x1, [x0]
  40d8e8:	str	x1, [sp, #760]
  40d8ec:	mov	x1, #0x0                   	// #0
  40d8f0:	str	xzr, [sp, #640]
  40d8f4:	str	xzr, [sp, #648]
  40d8f8:	strb	wzr, [sp, #61]
  40d8fc:	strb	wzr, [sp, #62]
  40d900:	ldr	w0, [sp, #44]
  40d904:	lsr	w0, w0, #31
  40d908:	and	w0, w0, #0xff
  40d90c:	and	x0, x0, #0xff
  40d910:	cmp	x0, #0x0
  40d914:	b.eq	40d940 <config_parse@plt+0x2790>  // b.none
  40d918:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  40d91c:	add	x1, x0, #0xbab
  40d920:	adrp	x0, 451000 <config_parse@plt+0x45e50>
  40d924:	add	x4, x0, #0x9c8
  40d928:	mov	w3, #0x2e7                 	// #743
  40d92c:	mov	x2, x1
  40d930:	adrp	x0, 44c000 <config_parse@plt+0x40e50>
  40d934:	add	x1, x0, #0x8c0
  40d938:	mov	w0, #0x0                   	// #0
  40d93c:	bl	409d50 <log_assert_failed_realm@plt>
  40d940:	ldr	x0, [sp, #32]
  40d944:	cmp	x0, #0x0
  40d948:	cset	w0, eq  // eq = none
  40d94c:	and	w0, w0, #0xff
  40d950:	and	x0, x0, #0xff
  40d954:	cmp	x0, #0x0
  40d958:	b.eq	411244 <config_parse@plt+0x6094>  // b.none
  40d95c:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  40d960:	add	x1, x0, #0xbab
  40d964:	adrp	x0, 451000 <config_parse@plt+0x45e50>
  40d968:	add	x4, x0, #0x9c8
  40d96c:	mov	w3, #0x2e8                 	// #744
  40d970:	mov	x2, x1
  40d974:	adrp	x0, 44c000 <config_parse@plt+0x40e50>
  40d978:	add	x1, x0, #0x8d0
  40d97c:	mov	w0, #0x0                   	// #0
  40d980:	bl	409d50 <log_assert_failed_realm@plt>
  40d984:	ldr	w0, [sp, #92]
  40d988:	sub	w0, w0, #0x3f
  40d98c:	cmp	w0, #0xef
  40d990:	b.hi	41121c <config_parse@plt+0x606c>  // b.pmore
  40d994:	adrp	x1, 451000 <config_parse@plt+0x45e50>
  40d998:	add	x1, x1, #0x4f0
  40d99c:	ldr	w0, [x1, w0, uxtw #2]
  40d9a0:	adr	x1, 40d9ac <config_parse@plt+0x27fc>
  40d9a4:	add	x0, x1, w0, sxtw #2
  40d9a8:	br	x0
  40d9ac:	bl	40c8c4 <config_parse@plt+0x1714>
  40d9b0:	mov	w19, w0
  40d9b4:	b	41142c <config_parse@plt+0x627c>
  40d9b8:	bl	40a5b0 <version@plt>
  40d9bc:	mov	w19, w0
  40d9c0:	b	41142c <config_parse@plt+0x627c>
  40d9c4:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  40d9c8:	add	x0, x0, #0x220
  40d9cc:	ldr	x3, [x0]
  40d9d0:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  40d9d4:	add	x2, x0, #0x238
  40d9d8:	mov	w1, #0x0                   	// #0
  40d9dc:	mov	x0, x3
  40d9e0:	bl	409f00 <parse_path_argument_and_warn@plt>
  40d9e4:	str	w0, [sp, #64]
  40d9e8:	ldr	w0, [sp, #64]
  40d9ec:	cmp	w0, #0x0
  40d9f0:	b.ge	40d9fc <config_parse@plt+0x284c>  // b.tcont
  40d9f4:	ldr	w19, [sp, #64]
  40d9f8:	b	41142c <config_parse@plt+0x627c>
  40d9fc:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  40da00:	add	x0, x0, #0x368
  40da04:	ldr	x0, [x0]
  40da08:	orr	x1, x0, #0x4000000
  40da0c:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  40da10:	add	x0, x0, #0x368
  40da14:	str	x1, [x0]
  40da18:	b	411244 <config_parse@plt+0x6094>
  40da1c:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  40da20:	add	x0, x0, #0x220
  40da24:	ldr	x3, [x0]
  40da28:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  40da2c:	add	x2, x0, #0x240
  40da30:	mov	w1, #0x0                   	// #0
  40da34:	mov	x0, x3
  40da38:	bl	409f00 <parse_path_argument_and_warn@plt>
  40da3c:	str	w0, [sp, #64]
  40da40:	ldr	w0, [sp, #64]
  40da44:	cmp	w0, #0x0
  40da48:	b.ge	40da54 <config_parse@plt+0x28a4>  // b.tcont
  40da4c:	ldr	w19, [sp, #64]
  40da50:	b	41142c <config_parse@plt+0x627c>
  40da54:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  40da58:	add	x0, x0, #0x368
  40da5c:	ldr	x0, [x0]
  40da60:	orr	x1, x0, #0x4000000
  40da64:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  40da68:	add	x0, x0, #0x368
  40da6c:	str	x1, [x0]
  40da70:	b	411244 <config_parse@plt+0x6094>
  40da74:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  40da78:	add	x0, x0, #0x220
  40da7c:	ldr	x3, [x0]
  40da80:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  40da84:	add	x2, x0, #0x328
  40da88:	mov	w1, #0x0                   	// #0
  40da8c:	mov	x0, x3
  40da90:	bl	409f00 <parse_path_argument_and_warn@plt>
  40da94:	str	w0, [sp, #64]
  40da98:	ldr	w0, [sp, #64]
  40da9c:	cmp	w0, #0x0
  40daa0:	b.ge	40daac <config_parse@plt+0x28fc>  // b.tcont
  40daa4:	ldr	w19, [sp, #64]
  40daa8:	b	41142c <config_parse@plt+0x627c>
  40daac:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  40dab0:	add	x0, x0, #0x368
  40dab4:	ldr	x0, [x0]
  40dab8:	orr	x1, x0, #0x4000000
  40dabc:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  40dac0:	add	x0, x0, #0x368
  40dac4:	str	x1, [x0]
  40dac8:	b	411244 <config_parse@plt+0x6094>
  40dacc:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  40dad0:	add	x0, x0, #0x220
  40dad4:	ldr	x3, [x0]
  40dad8:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  40dadc:	add	x2, x0, #0x330
  40dae0:	mov	w1, #0x0                   	// #0
  40dae4:	mov	x0, x3
  40dae8:	bl	409f00 <parse_path_argument_and_warn@plt>
  40daec:	str	w0, [sp, #64]
  40daf0:	ldr	w0, [sp, #64]
  40daf4:	cmp	w0, #0x0
  40daf8:	b.ge	411244 <config_parse@plt+0x6094>  // b.tcont
  40dafc:	ldr	w19, [sp, #64]
  40db00:	b	41142c <config_parse@plt+0x627c>
  40db04:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  40db08:	add	x0, x0, #0x2b8
  40db0c:	mov	w1, #0x1                   	// #1
  40db10:	strb	w1, [x0]
  40db14:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  40db18:	add	x0, x0, #0x368
  40db1c:	ldr	x0, [x0]
  40db20:	orr	x1, x0, #0x1000000
  40db24:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  40db28:	add	x0, x0, #0x368
  40db2c:	str	x1, [x0]
  40db30:	b	411244 <config_parse@plt+0x6094>
  40db34:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  40db38:	add	x0, x0, #0x220
  40db3c:	ldr	x0, [x0]
  40db40:	mov	x1, x0
  40db44:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  40db48:	add	x0, x0, #0x260
  40db4c:	bl	4099f0 <free_and_strdup@plt>
  40db50:	str	w0, [sp, #64]
  40db54:	ldr	w0, [sp, #64]
  40db58:	cmp	w0, #0x0
  40db5c:	b.ge	40db84 <config_parse@plt+0x29d4>  // b.tcont
  40db60:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  40db64:	add	x1, x0, #0xbab
  40db68:	adrp	x0, 451000 <config_parse@plt+0x45e50>
  40db6c:	add	x3, x0, #0x9d8
  40db70:	mov	w2, #0x31a                 	// #794
  40db74:	mov	w0, #0x0                   	// #0
  40db78:	bl	40b0b0 <log_oom_internal@plt>
  40db7c:	mov	w19, w0
  40db80:	b	41142c <config_parse@plt+0x627c>
  40db84:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  40db88:	add	x0, x0, #0x368
  40db8c:	ldr	x0, [x0]
  40db90:	orr	x1, x0, #0x4
  40db94:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  40db98:	add	x0, x0, #0x368
  40db9c:	str	x1, [x0]
  40dba0:	b	411244 <config_parse@plt+0x6094>
  40dba4:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  40dba8:	add	x0, x0, #0x220
  40dbac:	ldr	x0, [x0]
  40dbb0:	mov	x2, #0x0                   	// #0
  40dbb4:	mov	x1, x0
  40dbb8:	adrp	x0, 44c000 <config_parse@plt+0x40e50>
  40dbbc:	add	x0, x0, #0x8d8
  40dbc0:	bl	409c70 <strjoin_real@plt>
  40dbc4:	str	x0, [sp, #728]
  40dbc8:	ldr	x0, [sp, #728]
  40dbcc:	cmp	x0, #0x0
  40dbd0:	b.ne	40dbf8 <config_parse@plt+0x2a48>  // b.any
  40dbd4:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  40dbd8:	add	x1, x0, #0xbab
  40dbdc:	adrp	x0, 451000 <config_parse@plt+0x45e50>
  40dbe0:	add	x3, x0, #0x9d8
  40dbe4:	mov	w2, #0x324                 	// #804
  40dbe8:	mov	w0, #0x0                   	// #0
  40dbec:	bl	40b0b0 <log_oom_internal@plt>
  40dbf0:	mov	w19, w0
  40dbf4:	b	41142c <config_parse@plt+0x627c>
  40dbf8:	ldr	x0, [sp, #728]
  40dbfc:	bl	409cb0 <ifname_valid@plt>
  40dc00:	and	w0, w0, #0xff
  40dc04:	eor	w0, w0, #0x1
  40dc08:	and	w0, w0, #0xff
  40dc0c:	cmp	w0, #0x0
  40dc10:	b.eq	40dc9c <config_parse@plt+0x2aec>  // b.none
  40dc14:	mov	w0, #0x3                   	// #3
  40dc18:	str	w0, [sp, #380]
  40dc1c:	str	wzr, [sp, #384]
  40dc20:	str	wzr, [sp, #388]
  40dc24:	ldr	w0, [sp, #388]
  40dc28:	bl	40b180 <log_get_max_level_realm@plt>
  40dc2c:	mov	w1, w0
  40dc30:	ldr	w0, [sp, #380]
  40dc34:	and	w0, w0, #0x7
  40dc38:	cmp	w1, w0
  40dc3c:	b.lt	40dc84 <config_parse@plt+0x2ad4>  // b.tstop
  40dc40:	ldr	w0, [sp, #388]
  40dc44:	lsl	w1, w0, #10
  40dc48:	ldr	w0, [sp, #380]
  40dc4c:	orr	w7, w1, w0
  40dc50:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  40dc54:	add	x1, x0, #0xbab
  40dc58:	ldr	x6, [sp, #728]
  40dc5c:	adrp	x0, 44c000 <config_parse@plt+0x40e50>
  40dc60:	add	x5, x0, #0x8e0
  40dc64:	adrp	x0, 451000 <config_parse@plt+0x45e50>
  40dc68:	add	x4, x0, #0x9d8
  40dc6c:	mov	w3, #0x327                 	// #807
  40dc70:	mov	x2, x1
  40dc74:	ldr	w1, [sp, #384]
  40dc78:	mov	w0, w7
  40dc7c:	bl	40a790 <log_internal_realm@plt>
  40dc80:	b	40dc8c <config_parse@plt+0x2adc>
  40dc84:	ldr	w0, [sp, #384]
  40dc88:	cmp	w0, #0x0
  40dc8c:	ldr	x0, [sp, #728]
  40dc90:	bl	40ad70 <free@plt>
  40dc94:	mov	w19, #0xffffffea            	// #-22
  40dc98:	b	41142c <config_parse@plt+0x627c>
  40dc9c:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  40dca0:	add	x0, x0, #0x310
  40dca4:	ldr	x0, [x0]
  40dca8:	bl	40ad70 <free@plt>
  40dcac:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  40dcb0:	add	x0, x0, #0x310
  40dcb4:	ldr	x1, [sp, #728]
  40dcb8:	str	x1, [x0]
  40dcbc:	str	xzr, [sp, #728]
  40dcc0:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  40dcc4:	add	x0, x0, #0x2f8
  40dcc8:	mov	w1, #0x1                   	// #1
  40dccc:	strb	w1, [x0]
  40dcd0:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  40dcd4:	add	x0, x0, #0x2b0
  40dcd8:	mov	w1, #0x1                   	// #1
  40dcdc:	strb	w1, [x0]
  40dce0:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  40dce4:	add	x0, x0, #0x368
  40dce8:	ldr	x0, [x0]
  40dcec:	orr	x1, x0, #0x80
  40dcf0:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  40dcf4:	add	x0, x0, #0x368
  40dcf8:	str	x1, [x0]
  40dcfc:	b	411244 <config_parse@plt+0x6094>
  40dd00:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  40dd04:	add	x0, x0, #0x220
  40dd08:	ldr	x0, [x0]
  40dd0c:	bl	409cb0 <ifname_valid@plt>
  40dd10:	and	w0, w0, #0xff
  40dd14:	eor	w0, w0, #0x1
  40dd18:	and	w0, w0, #0xff
  40dd1c:	cmp	w0, #0x0
  40dd20:	b.eq	40ddc4 <config_parse@plt+0x2c14>  // b.none
  40dd24:	mov	w0, #0x3                   	// #3
  40dd28:	str	w0, [sp, #392]
  40dd2c:	mov	w0, #0x16                  	// #22
  40dd30:	movk	w0, #0x4000, lsl #16
  40dd34:	str	w0, [sp, #396]
  40dd38:	str	wzr, [sp, #400]
  40dd3c:	ldr	w0, [sp, #400]
  40dd40:	bl	40b180 <log_get_max_level_realm@plt>
  40dd44:	mov	w1, w0
  40dd48:	ldr	w0, [sp, #392]
  40dd4c:	and	w0, w0, #0x7
  40dd50:	cmp	w1, w0
  40dd54:	b.lt	40ddac <config_parse@plt+0x2bfc>  // b.tstop
  40dd58:	ldr	w0, [sp, #400]
  40dd5c:	lsl	w1, w0, #10
  40dd60:	ldr	w0, [sp, #392]
  40dd64:	orr	w7, w1, w0
  40dd68:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  40dd6c:	add	x1, x0, #0xbab
  40dd70:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  40dd74:	add	x0, x0, #0x220
  40dd78:	ldr	x0, [x0]
  40dd7c:	mov	x6, x0
  40dd80:	adrp	x0, 44c000 <config_parse@plt+0x40e50>
  40dd84:	add	x5, x0, #0x900
  40dd88:	adrp	x0, 451000 <config_parse@plt+0x45e50>
  40dd8c:	add	x4, x0, #0x9d8
  40dd90:	mov	w3, #0x337                 	// #823
  40dd94:	mov	x2, x1
  40dd98:	ldr	w1, [sp, #396]
  40dd9c:	mov	w0, w7
  40dda0:	bl	40a790 <log_internal_realm@plt>
  40dda4:	mov	w19, w0
  40dda8:	b	41142c <config_parse@plt+0x627c>
  40ddac:	ldr	w0, [sp, #396]
  40ddb0:	cmp	w0, #0x0
  40ddb4:	cneg	w0, w0, lt  // lt = tstop
  40ddb8:	and	w0, w0, #0xff
  40ddbc:	neg	w19, w0
  40ddc0:	b	41142c <config_parse@plt+0x627c>
  40ddc4:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  40ddc8:	add	x0, x0, #0x220
  40ddcc:	ldr	x0, [x0]
  40ddd0:	mov	x1, x0
  40ddd4:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  40ddd8:	add	x0, x0, #0x308
  40dddc:	bl	4099f0 <free_and_strdup@plt>
  40dde0:	str	w0, [sp, #64]
  40dde4:	ldr	w0, [sp, #64]
  40dde8:	cmp	w0, #0x0
  40ddec:	b.ge	40de14 <config_parse@plt+0x2c64>  // b.tcont
  40ddf0:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  40ddf4:	add	x1, x0, #0xbab
  40ddf8:	adrp	x0, 451000 <config_parse@plt+0x45e50>
  40ddfc:	add	x3, x0, #0x9d8
  40de00:	mov	w2, #0x33c                 	// #828
  40de04:	mov	w0, #0x0                   	// #0
  40de08:	bl	40b0b0 <log_oom_internal@plt>
  40de0c:	mov	w19, w0
  40de10:	b	41142c <config_parse@plt+0x627c>
  40de14:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  40de18:	add	x0, x0, #0x2f8
  40de1c:	mov	w1, #0x1                   	// #1
  40de20:	strb	w1, [x0]
  40de24:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  40de28:	add	x0, x0, #0x2b0
  40de2c:	mov	w1, #0x1                   	// #1
  40de30:	strb	w1, [x0]
  40de34:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  40de38:	add	x0, x0, #0x368
  40de3c:	ldr	x0, [x0]
  40de40:	orr	x1, x0, #0x80
  40de44:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  40de48:	add	x0, x0, #0x368
  40de4c:	str	x1, [x0]
  40de50:	b	411244 <config_parse@plt+0x6094>
  40de54:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  40de58:	add	x0, x0, #0x220
  40de5c:	ldr	x0, [x0]
  40de60:	mov	x1, x0
  40de64:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  40de68:	add	x0, x0, #0x300
  40de6c:	bl	437d60 <config_parse@plt+0x2cbb0>
  40de70:	str	w0, [sp, #64]
  40de74:	ldr	w0, [sp, #64]
  40de78:	cmp	w0, #0x0
  40de7c:	b.ge	40df1c <config_parse@plt+0x2d6c>  // b.tcont
  40de80:	mov	w0, #0x3                   	// #3
  40de84:	str	w0, [sp, #368]
  40de88:	ldr	w0, [sp, #64]
  40de8c:	str	w0, [sp, #372]
  40de90:	str	wzr, [sp, #376]
  40de94:	ldr	w0, [sp, #376]
  40de98:	bl	40b180 <log_get_max_level_realm@plt>
  40de9c:	mov	w1, w0
  40dea0:	ldr	w0, [sp, #368]
  40dea4:	and	w0, w0, #0x7
  40dea8:	cmp	w1, w0
  40deac:	b.lt	40df04 <config_parse@plt+0x2d54>  // b.tstop
  40deb0:	ldr	w0, [sp, #376]
  40deb4:	lsl	w1, w0, #10
  40deb8:	ldr	w0, [sp, #368]
  40debc:	orr	w7, w1, w0
  40dec0:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  40dec4:	add	x1, x0, #0xbab
  40dec8:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  40decc:	add	x0, x0, #0x220
  40ded0:	ldr	x0, [x0]
  40ded4:	mov	x6, x0
  40ded8:	adrp	x0, 44c000 <config_parse@plt+0x40e50>
  40dedc:	add	x5, x0, #0x928
  40dee0:	adrp	x0, 451000 <config_parse@plt+0x45e50>
  40dee4:	add	x4, x0, #0x9d8
  40dee8:	mov	w3, #0x348                 	// #840
  40deec:	mov	x2, x1
  40def0:	ldr	w1, [sp, #372]
  40def4:	mov	w0, w7
  40def8:	bl	40a790 <log_internal_realm@plt>
  40defc:	mov	w19, w0
  40df00:	b	41142c <config_parse@plt+0x627c>
  40df04:	ldr	w0, [sp, #372]
  40df08:	cmp	w0, #0x0
  40df0c:	cneg	w0, w0, lt  // lt = tstop
  40df10:	and	w0, w0, #0xff
  40df14:	neg	w19, w0
  40df18:	b	41142c <config_parse@plt+0x627c>
  40df1c:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  40df20:	add	x0, x0, #0x2b0
  40df24:	mov	w1, #0x1                   	// #1
  40df28:	strb	w1, [x0]
  40df2c:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  40df30:	add	x0, x0, #0x368
  40df34:	ldr	x0, [x0]
  40df38:	orr	x1, x0, #0x80
  40df3c:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  40df40:	add	x0, x0, #0x368
  40df44:	str	x1, [x0]
  40df48:	b	411244 <config_parse@plt+0x6094>
  40df4c:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  40df50:	add	x0, x0, #0x220
  40df54:	ldr	x0, [x0]
  40df58:	bl	409cb0 <ifname_valid@plt>
  40df5c:	and	w0, w0, #0xff
  40df60:	eor	w0, w0, #0x1
  40df64:	and	w0, w0, #0xff
  40df68:	cmp	w0, #0x0
  40df6c:	b.eq	40e010 <config_parse@plt+0x2e60>  // b.none
  40df70:	mov	w0, #0x3                   	// #3
  40df74:	str	w0, [sp, #428]
  40df78:	mov	w0, #0x16                  	// #22
  40df7c:	movk	w0, #0x4000, lsl #16
  40df80:	str	w0, [sp, #432]
  40df84:	str	wzr, [sp, #436]
  40df88:	ldr	w0, [sp, #436]
  40df8c:	bl	40b180 <log_get_max_level_realm@plt>
  40df90:	mov	w1, w0
  40df94:	ldr	w0, [sp, #428]
  40df98:	and	w0, w0, #0x7
  40df9c:	cmp	w1, w0
  40dfa0:	b.lt	40dff8 <config_parse@plt+0x2e48>  // b.tstop
  40dfa4:	ldr	w0, [sp, #436]
  40dfa8:	lsl	w1, w0, #10
  40dfac:	ldr	w0, [sp, #428]
  40dfb0:	orr	w7, w1, w0
  40dfb4:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  40dfb8:	add	x1, x0, #0xbab
  40dfbc:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  40dfc0:	add	x0, x0, #0x220
  40dfc4:	ldr	x0, [x0]
  40dfc8:	mov	x6, x0
  40dfcc:	adrp	x0, 44c000 <config_parse@plt+0x40e50>
  40dfd0:	add	x5, x0, #0x960
  40dfd4:	adrp	x0, 451000 <config_parse@plt+0x45e50>
  40dfd8:	add	x4, x0, #0x9d8
  40dfdc:	mov	w3, #0x350                 	// #848
  40dfe0:	mov	x2, x1
  40dfe4:	ldr	w1, [sp, #432]
  40dfe8:	mov	w0, w7
  40dfec:	bl	40a790 <log_internal_realm@plt>
  40dff0:	mov	w19, w0
  40dff4:	b	41142c <config_parse@plt+0x627c>
  40dff8:	ldr	w0, [sp, #432]
  40dffc:	cmp	w0, #0x0
  40e000:	cneg	w0, w0, lt  // lt = tstop
  40e004:	and	w0, w0, #0xff
  40e008:	neg	w19, w0
  40e00c:	b	41142c <config_parse@plt+0x627c>
  40e010:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  40e014:	add	x0, x0, #0x220
  40e018:	ldr	x0, [x0]
  40e01c:	mov	x1, x0
  40e020:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  40e024:	add	x0, x0, #0x2e0
  40e028:	bl	40a340 <strv_extend@plt>
  40e02c:	cmp	w0, #0x0
  40e030:	b.ge	40e058 <config_parse@plt+0x2ea8>  // b.tcont
  40e034:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  40e038:	add	x1, x0, #0xbab
  40e03c:	adrp	x0, 451000 <config_parse@plt+0x45e50>
  40e040:	add	x3, x0, #0x9d8
  40e044:	mov	w2, #0x354                 	// #852
  40e048:	mov	w0, #0x0                   	// #0
  40e04c:	bl	40b0b0 <log_oom_internal@plt>
  40e050:	mov	w19, w0
  40e054:	b	41142c <config_parse@plt+0x627c>
  40e058:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  40e05c:	add	x0, x0, #0x2b0
  40e060:	mov	w1, #0x1                   	// #1
  40e064:	strb	w1, [x0]
  40e068:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  40e06c:	add	x0, x0, #0x368
  40e070:	ldr	x0, [x0]
  40e074:	orr	x1, x0, #0x80
  40e078:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  40e07c:	add	x0, x0, #0x368
  40e080:	str	x1, [x0]
  40e084:	b	411244 <config_parse@plt+0x6094>
  40e088:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  40e08c:	add	x0, x0, #0x220
  40e090:	ldr	x0, [x0]
  40e094:	bl	409cb0 <ifname_valid@plt>
  40e098:	and	w0, w0, #0xff
  40e09c:	eor	w0, w0, #0x1
  40e0a0:	and	w0, w0, #0xff
  40e0a4:	cmp	w0, #0x0
  40e0a8:	b.eq	40e14c <config_parse@plt+0x2f9c>  // b.none
  40e0ac:	mov	w0, #0x3                   	// #3
  40e0b0:	str	w0, [sp, #416]
  40e0b4:	mov	w0, #0x16                  	// #22
  40e0b8:	movk	w0, #0x4000, lsl #16
  40e0bc:	str	w0, [sp, #420]
  40e0c0:	str	wzr, [sp, #424]
  40e0c4:	ldr	w0, [sp, #424]
  40e0c8:	bl	40b180 <log_get_max_level_realm@plt>
  40e0cc:	mov	w1, w0
  40e0d0:	ldr	w0, [sp, #416]
  40e0d4:	and	w0, w0, #0x7
  40e0d8:	cmp	w1, w0
  40e0dc:	b.lt	40e134 <config_parse@plt+0x2f84>  // b.tstop
  40e0e0:	ldr	w0, [sp, #424]
  40e0e4:	lsl	w1, w0, #10
  40e0e8:	ldr	w0, [sp, #416]
  40e0ec:	orr	w7, w1, w0
  40e0f0:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  40e0f4:	add	x1, x0, #0xbab
  40e0f8:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  40e0fc:	add	x0, x0, #0x220
  40e100:	ldr	x0, [x0]
  40e104:	mov	x6, x0
  40e108:	adrp	x0, 44c000 <config_parse@plt+0x40e50>
  40e10c:	add	x5, x0, #0x988
  40e110:	adrp	x0, 451000 <config_parse@plt+0x45e50>
  40e114:	add	x4, x0, #0x9d8
  40e118:	mov	w3, #0x35d                 	// #861
  40e11c:	mov	x2, x1
  40e120:	ldr	w1, [sp, #420]
  40e124:	mov	w0, w7
  40e128:	bl	40a790 <log_internal_realm@plt>
  40e12c:	mov	w19, w0
  40e130:	b	41142c <config_parse@plt+0x627c>
  40e134:	ldr	w0, [sp, #420]
  40e138:	cmp	w0, #0x0
  40e13c:	cneg	w0, w0, lt  // lt = tstop
  40e140:	and	w0, w0, #0xff
  40e144:	neg	w19, w0
  40e148:	b	41142c <config_parse@plt+0x627c>
  40e14c:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  40e150:	add	x0, x0, #0x220
  40e154:	ldr	x0, [x0]
  40e158:	mov	x1, x0
  40e15c:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  40e160:	add	x0, x0, #0x2e8
  40e164:	bl	40a340 <strv_extend@plt>
  40e168:	cmp	w0, #0x0
  40e16c:	b.ge	40e194 <config_parse@plt+0x2fe4>  // b.tcont
  40e170:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  40e174:	add	x1, x0, #0xbab
  40e178:	adrp	x0, 451000 <config_parse@plt+0x45e50>
  40e17c:	add	x3, x0, #0x9d8
  40e180:	mov	w2, #0x361                 	// #865
  40e184:	mov	w0, #0x0                   	// #0
  40e188:	bl	40b0b0 <log_oom_internal@plt>
  40e18c:	mov	w19, w0
  40e190:	b	41142c <config_parse@plt+0x627c>
  40e194:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  40e198:	add	x0, x0, #0x2b0
  40e19c:	mov	w1, #0x1                   	// #1
  40e1a0:	strb	w1, [x0]
  40e1a4:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  40e1a8:	add	x0, x0, #0x368
  40e1ac:	ldr	x0, [x0]
  40e1b0:	orr	x1, x0, #0x80
  40e1b4:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  40e1b8:	add	x0, x0, #0x368
  40e1bc:	str	x1, [x0]
  40e1c0:	b	411244 <config_parse@plt+0x6094>
  40e1c4:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  40e1c8:	add	x0, x0, #0x220
  40e1cc:	ldr	x0, [x0]
  40e1d0:	bl	409cb0 <ifname_valid@plt>
  40e1d4:	and	w0, w0, #0xff
  40e1d8:	eor	w0, w0, #0x1
  40e1dc:	and	w0, w0, #0xff
  40e1e0:	cmp	w0, #0x0
  40e1e4:	b.eq	40e288 <config_parse@plt+0x30d8>  // b.none
  40e1e8:	mov	w0, #0x3                   	// #3
  40e1ec:	str	w0, [sp, #404]
  40e1f0:	mov	w0, #0x16                  	// #22
  40e1f4:	movk	w0, #0x4000, lsl #16
  40e1f8:	str	w0, [sp, #408]
  40e1fc:	str	wzr, [sp, #412]
  40e200:	ldr	w0, [sp, #412]
  40e204:	bl	40b180 <log_get_max_level_realm@plt>
  40e208:	mov	w1, w0
  40e20c:	ldr	w0, [sp, #404]
  40e210:	and	w0, w0, #0x7
  40e214:	cmp	w1, w0
  40e218:	b.lt	40e270 <config_parse@plt+0x30c0>  // b.tstop
  40e21c:	ldr	w0, [sp, #412]
  40e220:	lsl	w1, w0, #10
  40e224:	ldr	w0, [sp, #404]
  40e228:	orr	w7, w1, w0
  40e22c:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  40e230:	add	x1, x0, #0xbab
  40e234:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  40e238:	add	x0, x0, #0x220
  40e23c:	ldr	x0, [x0]
  40e240:	mov	x6, x0
  40e244:	adrp	x0, 44c000 <config_parse@plt+0x40e50>
  40e248:	add	x5, x0, #0x9b8
  40e24c:	adrp	x0, 451000 <config_parse@plt+0x45e50>
  40e250:	add	x4, x0, #0x9d8
  40e254:	mov	w3, #0x36a                 	// #874
  40e258:	mov	x2, x1
  40e25c:	ldr	w1, [sp, #408]
  40e260:	mov	w0, w7
  40e264:	bl	40a790 <log_internal_realm@plt>
  40e268:	mov	w19, w0
  40e26c:	b	41142c <config_parse@plt+0x627c>
  40e270:	ldr	w0, [sp, #408]
  40e274:	cmp	w0, #0x0
  40e278:	cneg	w0, w0, lt  // lt = tstop
  40e27c:	and	w0, w0, #0xff
  40e280:	neg	w19, w0
  40e284:	b	41142c <config_parse@plt+0x627c>
  40e288:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  40e28c:	add	x0, x0, #0x220
  40e290:	ldr	x0, [x0]
  40e294:	mov	x1, x0
  40e298:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  40e29c:	add	x0, x0, #0x2f0
  40e2a0:	bl	40a340 <strv_extend@plt>
  40e2a4:	cmp	w0, #0x0
  40e2a8:	b.ge	40e2d0 <config_parse@plt+0x3120>  // b.tcont
  40e2ac:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  40e2b0:	add	x1, x0, #0xbab
  40e2b4:	adrp	x0, 451000 <config_parse@plt+0x45e50>
  40e2b8:	add	x3, x0, #0x9d8
  40e2bc:	mov	w2, #0x36e                 	// #878
  40e2c0:	mov	w0, #0x0                   	// #0
  40e2c4:	bl	40b0b0 <log_oom_internal@plt>
  40e2c8:	mov	w19, w0
  40e2cc:	b	41142c <config_parse@plt+0x627c>
  40e2d0:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  40e2d4:	add	x0, x0, #0x2b0
  40e2d8:	mov	w1, #0x1                   	// #1
  40e2dc:	strb	w1, [x0]
  40e2e0:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  40e2e4:	add	x0, x0, #0x368
  40e2e8:	ldr	x0, [x0]
  40e2ec:	orr	x1, x0, #0x80
  40e2f0:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  40e2f4:	add	x0, x0, #0x368
  40e2f8:	str	x1, [x0]
  40e2fc:	b	411244 <config_parse@plt+0x6094>
  40e300:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  40e304:	add	x0, x0, #0x220
  40e308:	ldr	x3, [x0]
  40e30c:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  40e310:	add	x2, x0, #0x318
  40e314:	mov	w1, #0x0                   	// #0
  40e318:	mov	x0, x3
  40e31c:	bl	409f00 <parse_path_argument_and_warn@plt>
  40e320:	str	w0, [sp, #64]
  40e324:	ldr	w0, [sp, #64]
  40e328:	cmp	w0, #0x0
  40e32c:	b.ge	40e338 <config_parse@plt+0x3188>  // b.tcont
  40e330:	ldr	w19, [sp, #64]
  40e334:	b	41142c <config_parse@plt+0x627c>
  40e338:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  40e33c:	add	x0, x0, #0x368
  40e340:	ldr	x0, [x0]
  40e344:	orr	x1, x0, #0x80
  40e348:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  40e34c:	add	x0, x0, #0x368
  40e350:	str	x1, [x0]
  40e354:	b	411244 <config_parse@plt+0x6094>
  40e358:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  40e35c:	add	x0, x0, #0x2b4
  40e360:	ldr	w0, [x0]
  40e364:	cmp	w0, #0x1
  40e368:	b.ne	40e3fc <config_parse@plt+0x324c>  // b.any
  40e36c:	mov	w0, #0x3                   	// #3
  40e370:	str	w0, [sp, #584]
  40e374:	mov	w0, #0x16                  	// #22
  40e378:	movk	w0, #0x4000, lsl #16
  40e37c:	str	w0, [sp, #588]
  40e380:	str	wzr, [sp, #592]
  40e384:	ldr	w0, [sp, #592]
  40e388:	bl	40b180 <log_get_max_level_realm@plt>
  40e38c:	mov	w1, w0
  40e390:	ldr	w0, [sp, #584]
  40e394:	and	w0, w0, #0x7
  40e398:	cmp	w1, w0
  40e39c:	b.lt	40e3e4 <config_parse@plt+0x3234>  // b.tstop
  40e3a0:	ldr	w0, [sp, #592]
  40e3a4:	lsl	w1, w0, #10
  40e3a8:	ldr	w0, [sp, #584]
  40e3ac:	orr	w6, w1, w0
  40e3b0:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  40e3b4:	add	x1, x0, #0xbab
  40e3b8:	adrp	x0, 44c000 <config_parse@plt+0x40e50>
  40e3bc:	add	x5, x0, #0x9e8
  40e3c0:	adrp	x0, 451000 <config_parse@plt+0x45e50>
  40e3c4:	add	x4, x0, #0x9d8
  40e3c8:	mov	w3, #0x380                 	// #896
  40e3cc:	mov	x2, x1
  40e3d0:	ldr	w1, [sp, #588]
  40e3d4:	mov	w0, w6
  40e3d8:	bl	40a790 <log_internal_realm@plt>
  40e3dc:	mov	w19, w0
  40e3e0:	b	41142c <config_parse@plt+0x627c>
  40e3e4:	ldr	w0, [sp, #588]
  40e3e8:	cmp	w0, #0x0
  40e3ec:	cneg	w0, w0, lt  // lt = tstop
  40e3f0:	and	w0, w0, #0xff
  40e3f4:	neg	w19, w0
  40e3f8:	b	41142c <config_parse@plt+0x627c>
  40e3fc:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  40e400:	add	x0, x0, #0x2b4
  40e404:	mov	w1, #0x2                   	// #2
  40e408:	str	w1, [x0]
  40e40c:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  40e410:	add	x0, x0, #0x368
  40e414:	ldr	x0, [x0]
  40e418:	orr	x1, x0, #0x1
  40e41c:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  40e420:	add	x0, x0, #0x368
  40e424:	str	x1, [x0]
  40e428:	b	411244 <config_parse@plt+0x6094>
  40e42c:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  40e430:	add	x0, x0, #0x2b4
  40e434:	ldr	w0, [x0]
  40e438:	cmp	w0, #0x2
  40e43c:	b.ne	40e4d0 <config_parse@plt+0x3320>  // b.any
  40e440:	mov	w0, #0x3                   	// #3
  40e444:	str	w0, [sp, #596]
  40e448:	mov	w0, #0x16                  	// #22
  40e44c:	movk	w0, #0x4000, lsl #16
  40e450:	str	w0, [sp, #600]
  40e454:	str	wzr, [sp, #604]
  40e458:	ldr	w0, [sp, #604]
  40e45c:	bl	40b180 <log_get_max_level_realm@plt>
  40e460:	mov	w1, w0
  40e464:	ldr	w0, [sp, #596]
  40e468:	and	w0, w0, #0x7
  40e46c:	cmp	w1, w0
  40e470:	b.lt	40e4b8 <config_parse@plt+0x3308>  // b.tstop
  40e474:	ldr	w0, [sp, #604]
  40e478:	lsl	w1, w0, #10
  40e47c:	ldr	w0, [sp, #596]
  40e480:	orr	w6, w1, w0
  40e484:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  40e488:	add	x1, x0, #0xbab
  40e48c:	adrp	x0, 44c000 <config_parse@plt+0x40e50>
  40e490:	add	x5, x0, #0x9e8
  40e494:	adrp	x0, 451000 <config_parse@plt+0x45e50>
  40e498:	add	x4, x0, #0x9d8
  40e49c:	mov	w3, #0x389                 	// #905
  40e4a0:	mov	x2, x1
  40e4a4:	ldr	w1, [sp, #600]
  40e4a8:	mov	w0, w6
  40e4ac:	bl	40a790 <log_internal_realm@plt>
  40e4b0:	mov	w19, w0
  40e4b4:	b	41142c <config_parse@plt+0x627c>
  40e4b8:	ldr	w0, [sp, #600]
  40e4bc:	cmp	w0, #0x0
  40e4c0:	cneg	w0, w0, lt  // lt = tstop
  40e4c4:	and	w0, w0, #0xff
  40e4c8:	neg	w19, w0
  40e4cc:	b	41142c <config_parse@plt+0x627c>
  40e4d0:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  40e4d4:	add	x0, x0, #0x2b4
  40e4d8:	mov	w1, #0x1                   	// #1
  40e4dc:	str	w1, [x0]
  40e4e0:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  40e4e4:	add	x0, x0, #0x368
  40e4e8:	ldr	x0, [x0]
  40e4ec:	orr	x1, x0, #0x1
  40e4f0:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  40e4f4:	add	x0, x0, #0x368
  40e4f8:	str	x1, [x0]
  40e4fc:	b	411244 <config_parse@plt+0x6094>
  40e500:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  40e504:	add	x0, x0, #0x220
  40e508:	ldr	x2, [x0]
  40e50c:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  40e510:	add	x1, x0, #0x278
  40e514:	mov	x0, x2
  40e518:	bl	409890 <sd_id128_from_string@plt>
  40e51c:	str	w0, [sp, #64]
  40e520:	ldr	w0, [sp, #64]
  40e524:	cmp	w0, #0x0
  40e528:	b.ge	40e5c8 <config_parse@plt+0x3418>  // b.tcont
  40e52c:	mov	w0, #0x3                   	// #3
  40e530:	str	w0, [sp, #548]
  40e534:	ldr	w0, [sp, #64]
  40e538:	str	w0, [sp, #552]
  40e53c:	str	wzr, [sp, #556]
  40e540:	ldr	w0, [sp, #556]
  40e544:	bl	40b180 <log_get_max_level_realm@plt>
  40e548:	mov	w1, w0
  40e54c:	ldr	w0, [sp, #548]
  40e550:	and	w0, w0, #0x7
  40e554:	cmp	w1, w0
  40e558:	b.lt	40e5b0 <config_parse@plt+0x3400>  // b.tstop
  40e55c:	ldr	w0, [sp, #556]
  40e560:	lsl	w1, w0, #10
  40e564:	ldr	w0, [sp, #548]
  40e568:	orr	w7, w1, w0
  40e56c:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  40e570:	add	x1, x0, #0xbab
  40e574:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  40e578:	add	x0, x0, #0x220
  40e57c:	ldr	x0, [x0]
  40e580:	mov	x6, x0
  40e584:	adrp	x0, 44c000 <config_parse@plt+0x40e50>
  40e588:	add	x5, x0, #0xa18
  40e58c:	adrp	x0, 451000 <config_parse@plt+0x45e50>
  40e590:	add	x4, x0, #0x9d8
  40e594:	mov	w3, #0x393                 	// #915
  40e598:	mov	x2, x1
  40e59c:	ldr	w1, [sp, #552]
  40e5a0:	mov	w0, w7
  40e5a4:	bl	40a790 <log_internal_realm@plt>
  40e5a8:	mov	w19, w0
  40e5ac:	b	41142c <config_parse@plt+0x627c>
  40e5b0:	ldr	w0, [sp, #552]
  40e5b4:	cmp	w0, #0x0
  40e5b8:	cneg	w0, w0, lt  // lt = tstop
  40e5bc:	and	w0, w0, #0xff
  40e5c0:	neg	w19, w0
  40e5c4:	b	41142c <config_parse@plt+0x627c>
  40e5c8:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  40e5cc:	add	x0, x0, #0x278
  40e5d0:	ldp	x0, x1, [x0]
  40e5d4:	bl	40b424 <config_parse@plt+0x274>
  40e5d8:	cmp	w0, #0x0
  40e5dc:	b.eq	40e670 <config_parse@plt+0x34c0>  // b.none
  40e5e0:	mov	w0, #0x3                   	// #3
  40e5e4:	str	w0, [sp, #536]
  40e5e8:	mov	w0, #0x16                  	// #22
  40e5ec:	movk	w0, #0x4000, lsl #16
  40e5f0:	str	w0, [sp, #540]
  40e5f4:	str	wzr, [sp, #544]
  40e5f8:	ldr	w0, [sp, #544]
  40e5fc:	bl	40b180 <log_get_max_level_realm@plt>
  40e600:	mov	w1, w0
  40e604:	ldr	w0, [sp, #536]
  40e608:	and	w0, w0, #0x7
  40e60c:	cmp	w1, w0
  40e610:	b.lt	40e658 <config_parse@plt+0x34a8>  // b.tstop
  40e614:	ldr	w0, [sp, #544]
  40e618:	lsl	w1, w0, #10
  40e61c:	ldr	w0, [sp, #536]
  40e620:	orr	w6, w1, w0
  40e624:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  40e628:	add	x1, x0, #0xbab
  40e62c:	adrp	x0, 44c000 <config_parse@plt+0x40e50>
  40e630:	add	x5, x0, #0xa30
  40e634:	adrp	x0, 451000 <config_parse@plt+0x45e50>
  40e638:	add	x4, x0, #0x9d8
  40e63c:	mov	w3, #0x396                 	// #918
  40e640:	mov	x2, x1
  40e644:	ldr	w1, [sp, #540]
  40e648:	mov	w0, w6
  40e64c:	bl	40a790 <log_internal_realm@plt>
  40e650:	mov	w19, w0
  40e654:	b	41142c <config_parse@plt+0x627c>
  40e658:	ldr	w0, [sp, #540]
  40e65c:	cmp	w0, #0x0
  40e660:	cneg	w0, w0, lt  // lt = tstop
  40e664:	and	w0, w0, #0xff
  40e668:	neg	w19, w0
  40e66c:	b	41142c <config_parse@plt+0x627c>
  40e670:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  40e674:	add	x0, x0, #0x368
  40e678:	ldr	x0, [x0]
  40e67c:	orr	x1, x0, #0x40
  40e680:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  40e684:	add	x0, x0, #0x368
  40e688:	str	x1, [x0]
  40e68c:	b	411244 <config_parse@plt+0x6094>
  40e690:	str	xzr, [sp, #744]
  40e694:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  40e698:	add	x0, x0, #0x220
  40e69c:	ldr	x5, [x0]
  40e6a0:	add	x0, sp, #0x2e8
  40e6a4:	mov	x4, x0
  40e6a8:	adrp	x0, 44c000 <config_parse@plt+0x40e50>
  40e6ac:	add	x3, x0, #0xa58
  40e6b0:	mov	w2, #0x2                   	// #2
  40e6b4:	mov	x1, #0x0                   	// #0
  40e6b8:	mov	x0, x5
  40e6bc:	bl	40a8d0 <unit_name_mangle_with_suffix@plt>
  40e6c0:	str	w0, [sp, #64]
  40e6c4:	ldr	w0, [sp, #64]
  40e6c8:	cmp	w0, #0x0
  40e6cc:	b.ge	40e6f8 <config_parse@plt+0x3548>  // b.tcont
  40e6d0:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  40e6d4:	add	x1, x0, #0xbab
  40e6d8:	adrp	x0, 451000 <config_parse@plt+0x45e50>
  40e6dc:	add	x3, x0, #0x9d8
  40e6e0:	mov	w2, #0x3a1                 	// #929
  40e6e4:	mov	w0, #0x0                   	// #0
  40e6e8:	bl	40b0b0 <log_oom_internal@plt>
  40e6ec:	mov	w19, w0
  40e6f0:	mov	w20, #0x0                   	// #0
  40e6f4:	b	40e740 <config_parse@plt+0x3590>
  40e6f8:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  40e6fc:	add	x0, x0, #0x2a8
  40e700:	ldr	x0, [x0]
  40e704:	bl	40ad70 <free@plt>
  40e708:	ldr	x1, [sp, #744]
  40e70c:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  40e710:	add	x0, x0, #0x2a8
  40e714:	str	x1, [x0]
  40e718:	str	xzr, [sp, #744]
  40e71c:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  40e720:	add	x0, x0, #0x368
  40e724:	ldr	x0, [x0]
  40e728:	orr	x1, x0, #0x2000000
  40e72c:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  40e730:	add	x0, x0, #0x368
  40e734:	str	x1, [x0]
  40e738:	mov	w20, #0x1                   	// #1
  40e73c:	nop
  40e740:	add	x0, sp, #0x2e8
  40e744:	bl	40b510 <config_parse@plt+0x360>
  40e748:	cmp	w20, #0x0
  40e74c:	b.eq	41142c <config_parse@plt+0x627c>  // b.none
  40e750:	b	411244 <config_parse@plt+0x6094>
  40e754:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  40e758:	add	x0, x0, #0x220
  40e75c:	ldr	x0, [x0]
  40e760:	bl	40b7e8 <config_parse@plt+0x638>
  40e764:	and	w0, w0, #0xff
  40e768:	cmp	w0, #0x0
  40e76c:	b.eq	40e794 <config_parse@plt+0x35e4>  // b.none
  40e770:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  40e774:	add	x0, x0, #0x288
  40e778:	ldr	x0, [x0]
  40e77c:	bl	40b4f0 <config_parse@plt+0x340>
  40e780:	mov	x1, x0
  40e784:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  40e788:	add	x0, x0, #0x288
  40e78c:	str	x1, [x0]
  40e790:	b	411244 <config_parse@plt+0x6094>
  40e794:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  40e798:	add	x0, x0, #0x220
  40e79c:	ldr	x0, [x0]
  40e7a0:	mov	w1, #0x0                   	// #0
  40e7a4:	bl	409c50 <hostname_is_valid@plt>
  40e7a8:	and	w0, w0, #0xff
  40e7ac:	eor	w0, w0, #0x1
  40e7b0:	and	w0, w0, #0xff
  40e7b4:	cmp	w0, #0x0
  40e7b8:	b.eq	40e85c <config_parse@plt+0x36ac>  // b.none
  40e7bc:	mov	w0, #0x3                   	// #3
  40e7c0:	str	w0, [sp, #608]
  40e7c4:	mov	w0, #0x16                  	// #22
  40e7c8:	movk	w0, #0x4000, lsl #16
  40e7cc:	str	w0, [sp, #612]
  40e7d0:	str	wzr, [sp, #616]
  40e7d4:	ldr	w0, [sp, #616]
  40e7d8:	bl	40b180 <log_get_max_level_realm@plt>
  40e7dc:	mov	w1, w0
  40e7e0:	ldr	w0, [sp, #608]
  40e7e4:	and	w0, w0, #0x7
  40e7e8:	cmp	w1, w0
  40e7ec:	b.lt	40e844 <config_parse@plt+0x3694>  // b.tstop
  40e7f0:	ldr	w0, [sp, #616]
  40e7f4:	lsl	w1, w0, #10
  40e7f8:	ldr	w0, [sp, #608]
  40e7fc:	orr	w7, w1, w0
  40e800:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  40e804:	add	x1, x0, #0xbab
  40e808:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  40e80c:	add	x0, x0, #0x220
  40e810:	ldr	x0, [x0]
  40e814:	mov	x6, x0
  40e818:	adrp	x0, 44c000 <config_parse@plt+0x40e50>
  40e81c:	add	x5, x0, #0xa60
  40e820:	adrp	x0, 451000 <config_parse@plt+0x45e50>
  40e824:	add	x4, x0, #0x9d8
  40e828:	mov	w3, #0x3ad                 	// #941
  40e82c:	mov	x2, x1
  40e830:	ldr	w1, [sp, #612]
  40e834:	mov	w0, w7
  40e838:	bl	40a790 <log_internal_realm@plt>
  40e83c:	mov	w19, w0
  40e840:	b	41142c <config_parse@plt+0x627c>
  40e844:	ldr	w0, [sp, #612]
  40e848:	cmp	w0, #0x0
  40e84c:	cneg	w0, w0, lt  // lt = tstop
  40e850:	and	w0, w0, #0xff
  40e854:	neg	w19, w0
  40e858:	b	41142c <config_parse@plt+0x627c>
  40e85c:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  40e860:	add	x0, x0, #0x220
  40e864:	ldr	x0, [x0]
  40e868:	mov	x1, x0
  40e86c:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  40e870:	add	x0, x0, #0x288
  40e874:	bl	4099f0 <free_and_strdup@plt>
  40e878:	str	w0, [sp, #64]
  40e87c:	ldr	w0, [sp, #64]
  40e880:	cmp	w0, #0x0
  40e884:	b.ge	411244 <config_parse@plt+0x6094>  // b.tcont
  40e888:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  40e88c:	add	x1, x0, #0xbab
  40e890:	adrp	x0, 451000 <config_parse@plt+0x45e50>
  40e894:	add	x3, x0, #0x9d8
  40e898:	mov	w2, #0x3b2                 	// #946
  40e89c:	mov	w0, #0x0                   	// #0
  40e8a0:	bl	40b0b0 <log_oom_internal@plt>
  40e8a4:	mov	w19, w0
  40e8a8:	b	41142c <config_parse@plt+0x627c>
  40e8ac:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  40e8b0:	add	x0, x0, #0x220
  40e8b4:	ldr	x0, [x0]
  40e8b8:	bl	40b7e8 <config_parse@plt+0x638>
  40e8bc:	and	w0, w0, #0xff
  40e8c0:	cmp	w0, #0x0
  40e8c4:	b.eq	40e8ec <config_parse@plt+0x373c>  // b.none
  40e8c8:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  40e8cc:	add	x0, x0, #0x290
  40e8d0:	ldr	x0, [x0]
  40e8d4:	bl	40b4f0 <config_parse@plt+0x340>
  40e8d8:	mov	x1, x0
  40e8dc:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  40e8e0:	add	x0, x0, #0x290
  40e8e4:	str	x1, [x0]
  40e8e8:	b	40ea04 <config_parse@plt+0x3854>
  40e8ec:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  40e8f0:	add	x0, x0, #0x220
  40e8f4:	ldr	x0, [x0]
  40e8f8:	mov	w1, #0x0                   	// #0
  40e8fc:	bl	409c50 <hostname_is_valid@plt>
  40e900:	and	w0, w0, #0xff
  40e904:	eor	w0, w0, #0x1
  40e908:	and	w0, w0, #0xff
  40e90c:	cmp	w0, #0x0
  40e910:	b.eq	40e9b4 <config_parse@plt+0x3804>  // b.none
  40e914:	mov	w0, #0x3                   	// #3
  40e918:	str	w0, [sp, #156]
  40e91c:	mov	w0, #0x16                  	// #22
  40e920:	movk	w0, #0x4000, lsl #16
  40e924:	str	w0, [sp, #160]
  40e928:	str	wzr, [sp, #164]
  40e92c:	ldr	w0, [sp, #164]
  40e930:	bl	40b180 <log_get_max_level_realm@plt>
  40e934:	mov	w1, w0
  40e938:	ldr	w0, [sp, #156]
  40e93c:	and	w0, w0, #0x7
  40e940:	cmp	w1, w0
  40e944:	b.lt	40e99c <config_parse@plt+0x37ec>  // b.tstop
  40e948:	ldr	w0, [sp, #164]
  40e94c:	lsl	w1, w0, #10
  40e950:	ldr	w0, [sp, #156]
  40e954:	orr	w7, w1, w0
  40e958:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  40e95c:	add	x1, x0, #0xbab
  40e960:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  40e964:	add	x0, x0, #0x220
  40e968:	ldr	x0, [x0]
  40e96c:	mov	x6, x0
  40e970:	adrp	x0, 44c000 <config_parse@plt+0x40e50>
  40e974:	add	x5, x0, #0xa80
  40e978:	adrp	x0, 451000 <config_parse@plt+0x45e50>
  40e97c:	add	x4, x0, #0x9d8
  40e980:	mov	w3, #0x3bb                 	// #955
  40e984:	mov	x2, x1
  40e988:	ldr	w1, [sp, #160]
  40e98c:	mov	w0, w7
  40e990:	bl	40a790 <log_internal_realm@plt>
  40e994:	mov	w19, w0
  40e998:	b	41142c <config_parse@plt+0x627c>
  40e99c:	ldr	w0, [sp, #160]
  40e9a0:	cmp	w0, #0x0
  40e9a4:	cneg	w0, w0, lt  // lt = tstop
  40e9a8:	and	w0, w0, #0xff
  40e9ac:	neg	w19, w0
  40e9b0:	b	41142c <config_parse@plt+0x627c>
  40e9b4:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  40e9b8:	add	x0, x0, #0x220
  40e9bc:	ldr	x0, [x0]
  40e9c0:	mov	x1, x0
  40e9c4:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  40e9c8:	add	x0, x0, #0x290
  40e9cc:	bl	4099f0 <free_and_strdup@plt>
  40e9d0:	str	w0, [sp, #64]
  40e9d4:	ldr	w0, [sp, #64]
  40e9d8:	cmp	w0, #0x0
  40e9dc:	b.ge	40ea04 <config_parse@plt+0x3854>  // b.tcont
  40e9e0:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  40e9e4:	add	x1, x0, #0xbab
  40e9e8:	adrp	x0, 451000 <config_parse@plt+0x45e50>
  40e9ec:	add	x3, x0, #0x9d8
  40e9f0:	mov	w2, #0x3c0                 	// #960
  40e9f4:	mov	w0, #0x0                   	// #0
  40e9f8:	bl	40b0b0 <log_oom_internal@plt>
  40e9fc:	mov	w19, w0
  40ea00:	b	41142c <config_parse@plt+0x627c>
  40ea04:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  40ea08:	add	x0, x0, #0x368
  40ea0c:	ldr	x0, [x0]
  40ea10:	orr	x1, x0, #0x20000
  40ea14:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  40ea18:	add	x0, x0, #0x368
  40ea1c:	str	x1, [x0]
  40ea20:	b	411244 <config_parse@plt+0x6094>
  40ea24:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  40ea28:	add	x0, x0, #0x220
  40ea2c:	ldr	x1, [x0]
  40ea30:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  40ea34:	add	x0, x0, #0x298
  40ea38:	str	x1, [x0]
  40ea3c:	b	411244 <config_parse@plt+0x6094>
  40ea40:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  40ea44:	add	x0, x0, #0x220
  40ea48:	ldr	x1, [x0]
  40ea4c:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  40ea50:	add	x0, x0, #0x2a0
  40ea54:	str	x1, [x0]
  40ea58:	b	411244 <config_parse@plt+0x6094>
  40ea5c:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  40ea60:	add	x0, x0, #0x2b1
  40ea64:	mov	w1, #0x1                   	// #1
  40ea68:	strb	w1, [x0]
  40ea6c:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  40ea70:	add	x0, x0, #0x368
  40ea74:	ldr	x0, [x0]
  40ea78:	orr	x1, x0, #0x200
  40ea7c:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  40ea80:	add	x0, x0, #0x368
  40ea84:	str	x1, [x0]
  40ea88:	b	411244 <config_parse@plt+0x6094>
  40ea8c:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  40ea90:	add	x0, x0, #0x220
  40ea94:	ldr	x0, [x0]
  40ea98:	add	x1, sp, #0x2e8
  40ea9c:	bl	40d04c <config_parse@plt+0x1e9c>
  40eaa0:	str	w0, [sp, #64]
  40eaa4:	ldr	w0, [sp, #64]
  40eaa8:	cmp	w0, #0x0
  40eaac:	b.gt	40eab8 <config_parse@plt+0x3908>
  40eab0:	ldr	w19, [sp, #64]
  40eab4:	b	41142c <config_parse@plt+0x627c>
  40eab8:	ldr	w0, [sp, #92]
  40eabc:	cmp	w0, #0x104
  40eac0:	b.ne	40ead8 <config_parse@plt+0x3928>  // b.any
  40eac4:	ldr	x0, [sp, #744]
  40eac8:	ldr	x1, [sp, #640]
  40eacc:	orr	x0, x1, x0
  40ead0:	str	x0, [sp, #640]
  40ead4:	b	40eae8 <config_parse@plt+0x3938>
  40ead8:	ldr	x0, [sp, #744]
  40eadc:	ldr	x1, [sp, #648]
  40eae0:	orr	x0, x1, x0
  40eae4:	str	x0, [sp, #648]
  40eae8:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  40eaec:	add	x0, x0, #0x368
  40eaf0:	ldr	x0, [x0]
  40eaf4:	orr	x1, x0, #0x8
  40eaf8:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  40eafc:	add	x0, x0, #0x368
  40eb00:	str	x1, [x0]
  40eb04:	b	411244 <config_parse@plt+0x6094>
  40eb08:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  40eb0c:	add	x0, x0, #0x220
  40eb10:	ldr	x0, [x0]
  40eb14:	bl	409880 <parse_boolean@plt>
  40eb18:	str	w0, [sp, #64]
  40eb1c:	ldr	w0, [sp, #64]
  40eb20:	cmp	w0, #0x0
  40eb24:	b.ge	40ebc4 <config_parse@plt+0x3a14>  // b.tcont
  40eb28:	mov	w0, #0x3                   	// #3
  40eb2c:	str	w0, [sp, #144]
  40eb30:	ldr	w0, [sp, #64]
  40eb34:	str	w0, [sp, #148]
  40eb38:	str	wzr, [sp, #152]
  40eb3c:	ldr	w0, [sp, #152]
  40eb40:	bl	40b180 <log_get_max_level_realm@plt>
  40eb44:	mov	w1, w0
  40eb48:	ldr	w0, [sp, #144]
  40eb4c:	and	w0, w0, #0x7
  40eb50:	cmp	w1, w0
  40eb54:	b.lt	40ebac <config_parse@plt+0x39fc>  // b.tstop
  40eb58:	ldr	w0, [sp, #152]
  40eb5c:	lsl	w1, w0, #10
  40eb60:	ldr	w0, [sp, #144]
  40eb64:	orr	w7, w1, w0
  40eb68:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  40eb6c:	add	x1, x0, #0xbab
  40eb70:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  40eb74:	add	x0, x0, #0x220
  40eb78:	ldr	x0, [x0]
  40eb7c:	mov	x6, x0
  40eb80:	adrp	x0, 44c000 <config_parse@plt+0x40e50>
  40eb84:	add	x5, x0, #0xa98
  40eb88:	adrp	x0, 451000 <config_parse@plt+0x45e50>
  40eb8c:	add	x4, x0, #0x9d8
  40eb90:	mov	w3, #0x3e4                 	// #996
  40eb94:	mov	x2, x1
  40eb98:	ldr	w1, [sp, #148]
  40eb9c:	mov	w0, w7
  40eba0:	bl	40a790 <log_internal_realm@plt>
  40eba4:	mov	w19, w0
  40eba8:	b	41142c <config_parse@plt+0x627c>
  40ebac:	ldr	w0, [sp, #148]
  40ebb0:	cmp	w0, #0x0
  40ebb4:	cneg	w0, w0, lt  // lt = tstop
  40ebb8:	and	w0, w0, #0xff
  40ebbc:	neg	w19, w0
  40ebc0:	b	41142c <config_parse@plt+0x627c>
  40ebc4:	ldr	w0, [sp, #64]
  40ebc8:	cmp	w0, #0x0
  40ebcc:	cset	w0, ne  // ne = any
  40ebd0:	and	w1, w0, #0xff
  40ebd4:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  40ebd8:	add	x0, x0, #0x420
  40ebdc:	strb	w1, [x0]
  40ebe0:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  40ebe4:	add	x0, x0, #0x368
  40ebe8:	ldr	x0, [x0]
  40ebec:	orr	x1, x0, #0x40000
  40ebf0:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  40ebf4:	add	x0, x0, #0x368
  40ebf8:	str	x1, [x0]
  40ebfc:	b	411244 <config_parse@plt+0x6094>
  40ec00:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  40ec04:	add	x0, x0, #0x8
  40ec08:	mov	w1, #0x3                   	// #3
  40ec0c:	str	w1, [x0]
  40ec10:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  40ec14:	add	x0, x0, #0x2b9
  40ec18:	mov	w1, #0x1                   	// #1
  40ec1c:	strb	w1, [x0]
  40ec20:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  40ec24:	add	x0, x0, #0x368
  40ec28:	ldr	x0, [x0]
  40ec2c:	orr	x1, x0, #0x400000
  40ec30:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  40ec34:	add	x0, x0, #0x368
  40ec38:	str	x1, [x0]
  40ec3c:	b	411244 <config_parse@plt+0x6094>
  40ec40:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  40ec44:	add	x0, x0, #0x220
  40ec48:	ldr	x3, [x0]
  40ec4c:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  40ec50:	add	x2, x0, #0x2b9
  40ec54:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  40ec58:	add	x1, x0, #0x8
  40ec5c:	mov	x0, x3
  40ec60:	bl	4480f0 <config_parse@plt+0x3cf40>
  40ec64:	str	w0, [sp, #64]
  40ec68:	ldr	w0, [sp, #64]
  40ec6c:	cmp	w0, #0x0
  40ec70:	b.ge	40ed10 <config_parse@plt+0x3b60>  // b.tcont
  40ec74:	mov	w0, #0x3                   	// #3
  40ec78:	str	w0, [sp, #524]
  40ec7c:	ldr	w0, [sp, #64]
  40ec80:	str	w0, [sp, #528]
  40ec84:	str	wzr, [sp, #532]
  40ec88:	ldr	w0, [sp, #532]
  40ec8c:	bl	40b180 <log_get_max_level_realm@plt>
  40ec90:	mov	w1, w0
  40ec94:	ldr	w0, [sp, #524]
  40ec98:	and	w0, w0, #0x7
  40ec9c:	cmp	w1, w0
  40eca0:	b.lt	40ecf8 <config_parse@plt+0x3b48>  // b.tstop
  40eca4:	ldr	w0, [sp, #532]
  40eca8:	lsl	w1, w0, #10
  40ecac:	ldr	w0, [sp, #524]
  40ecb0:	orr	w7, w1, w0
  40ecb4:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  40ecb8:	add	x1, x0, #0xbab
  40ecbc:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  40ecc0:	add	x0, x0, #0x220
  40ecc4:	ldr	x0, [x0]
  40ecc8:	mov	x6, x0
  40eccc:	adrp	x0, 44c000 <config_parse@plt+0x40e50>
  40ecd0:	add	x5, x0, #0xad0
  40ecd4:	adrp	x0, 451000 <config_parse@plt+0x45e50>
  40ecd8:	add	x4, x0, #0x9d8
  40ecdc:	mov	w3, #0x3f3                 	// #1011
  40ece0:	mov	x2, x1
  40ece4:	ldr	w1, [sp, #528]
  40ece8:	mov	w0, w7
  40ecec:	bl	40a790 <log_internal_realm@plt>
  40ecf0:	mov	w19, w0
  40ecf4:	b	41142c <config_parse@plt+0x627c>
  40ecf8:	ldr	w0, [sp, #528]
  40ecfc:	cmp	w0, #0x0
  40ed00:	cneg	w0, w0, lt  // lt = tstop
  40ed04:	and	w0, w0, #0xff
  40ed08:	neg	w19, w0
  40ed0c:	b	41142c <config_parse@plt+0x627c>
  40ed10:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  40ed14:	add	x0, x0, #0x368
  40ed18:	ldr	x0, [x0]
  40ed1c:	orr	x1, x0, #0x400000
  40ed20:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  40ed24:	add	x0, x0, #0x368
  40ed28:	str	x1, [x0]
  40ed2c:	b	411244 <config_parse@plt+0x6094>
  40ed30:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  40ed34:	add	x0, x0, #0x220
  40ed38:	ldr	x1, [x0]
  40ed3c:	ldr	w0, [sp, #92]
  40ed40:	cmp	w0, #0x108
  40ed44:	cset	w0, eq  // eq = none
  40ed48:	and	w0, w0, #0xff
  40ed4c:	mov	w3, w0
  40ed50:	mov	x2, x1
  40ed54:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  40ed58:	add	x1, x0, #0x2c8
  40ed5c:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  40ed60:	add	x0, x0, #0x2c0
  40ed64:	bl	42e094 <config_parse@plt+0x22ee4>
  40ed68:	str	w0, [sp, #64]
  40ed6c:	ldr	w0, [sp, #64]
  40ed70:	cmp	w0, #0x0
  40ed74:	b.ge	40ee14 <config_parse@plt+0x3c64>  // b.tcont
  40ed78:	mov	w0, #0x3                   	// #3
  40ed7c:	str	w0, [sp, #512]
  40ed80:	ldr	w0, [sp, #64]
  40ed84:	str	w0, [sp, #516]
  40ed88:	str	wzr, [sp, #520]
  40ed8c:	ldr	w0, [sp, #520]
  40ed90:	bl	40b180 <log_get_max_level_realm@plt>
  40ed94:	mov	w1, w0
  40ed98:	ldr	w0, [sp, #512]
  40ed9c:	and	w0, w0, #0x7
  40eda0:	cmp	w1, w0
  40eda4:	b.lt	40edfc <config_parse@plt+0x3c4c>  // b.tstop
  40eda8:	ldr	w0, [sp, #520]
  40edac:	lsl	w1, w0, #10
  40edb0:	ldr	w0, [sp, #512]
  40edb4:	orr	w7, w1, w0
  40edb8:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  40edbc:	add	x1, x0, #0xbab
  40edc0:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  40edc4:	add	x0, x0, #0x220
  40edc8:	ldr	x0, [x0]
  40edcc:	mov	x6, x0
  40edd0:	adrp	x0, 44c000 <config_parse@plt+0x40e50>
  40edd4:	add	x5, x0, #0xaf8
  40edd8:	adrp	x0, 451000 <config_parse@plt+0x45e50>
  40eddc:	add	x4, x0, #0x9d8
  40ede0:	mov	w3, #0x3fc                 	// #1020
  40ede4:	mov	x2, x1
  40ede8:	ldr	w1, [sp, #516]
  40edec:	mov	w0, w7
  40edf0:	bl	40a790 <log_internal_realm@plt>
  40edf4:	mov	w19, w0
  40edf8:	b	41142c <config_parse@plt+0x627c>
  40edfc:	ldr	w0, [sp, #516]
  40ee00:	cmp	w0, #0x0
  40ee04:	cneg	w0, w0, lt  // lt = tstop
  40ee08:	and	w0, w0, #0xff
  40ee0c:	neg	w19, w0
  40ee10:	b	41142c <config_parse@plt+0x627c>
  40ee14:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  40ee18:	add	x0, x0, #0x368
  40ee1c:	ldr	x0, [x0]
  40ee20:	orr	x1, x0, #0x800
  40ee24:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  40ee28:	add	x0, x0, #0x368
  40ee2c:	str	x1, [x0]
  40ee30:	b	411244 <config_parse@plt+0x6094>
  40ee34:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  40ee38:	add	x0, x0, #0x220
  40ee3c:	ldr	x0, [x0]
  40ee40:	mov	x2, x0
  40ee44:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  40ee48:	add	x1, x0, #0x2c8
  40ee4c:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  40ee50:	add	x0, x0, #0x2c0
  40ee54:	bl	42e39c <config_parse@plt+0x231ec>
  40ee58:	str	w0, [sp, #64]
  40ee5c:	ldr	w0, [sp, #64]
  40ee60:	cmp	w0, #0x0
  40ee64:	b.ge	40ef04 <config_parse@plt+0x3d54>  // b.tcont
  40ee68:	mov	w0, #0x3                   	// #3
  40ee6c:	str	w0, [sp, #500]
  40ee70:	ldr	w0, [sp, #64]
  40ee74:	str	w0, [sp, #504]
  40ee78:	str	wzr, [sp, #508]
  40ee7c:	ldr	w0, [sp, #508]
  40ee80:	bl	40b180 <log_get_max_level_realm@plt>
  40ee84:	mov	w1, w0
  40ee88:	ldr	w0, [sp, #500]
  40ee8c:	and	w0, w0, #0x7
  40ee90:	cmp	w1, w0
  40ee94:	b.lt	40eeec <config_parse@plt+0x3d3c>  // b.tstop
  40ee98:	ldr	w0, [sp, #508]
  40ee9c:	lsl	w1, w0, #10
  40eea0:	ldr	w0, [sp, #500]
  40eea4:	orr	w7, w1, w0
  40eea8:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  40eeac:	add	x1, x0, #0xbab
  40eeb0:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  40eeb4:	add	x0, x0, #0x220
  40eeb8:	ldr	x0, [x0]
  40eebc:	mov	x6, x0
  40eec0:	adrp	x0, 44c000 <config_parse@plt+0x40e50>
  40eec4:	add	x5, x0, #0xb28
  40eec8:	adrp	x0, 451000 <config_parse@plt+0x45e50>
  40eecc:	add	x4, x0, #0x9d8
  40eed0:	mov	w3, #0x404                 	// #1028
  40eed4:	mov	x2, x1
  40eed8:	ldr	w1, [sp, #504]
  40eedc:	mov	w0, w7
  40eee0:	bl	40a790 <log_internal_realm@plt>
  40eee4:	mov	w19, w0
  40eee8:	b	41142c <config_parse@plt+0x627c>
  40eeec:	ldr	w0, [sp, #504]
  40eef0:	cmp	w0, #0x0
  40eef4:	cneg	w0, w0, lt  // lt = tstop
  40eef8:	and	w0, w0, #0xff
  40eefc:	neg	w19, w0
  40ef00:	b	41142c <config_parse@plt+0x627c>
  40ef04:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  40ef08:	add	x0, x0, #0x368
  40ef0c:	ldr	x0, [x0]
  40ef10:	orr	x1, x0, #0x800
  40ef14:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  40ef18:	add	x0, x0, #0x368
  40ef1c:	str	x1, [x0]
  40ef20:	b	411244 <config_parse@plt+0x6094>
  40ef24:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  40ef28:	add	x0, x0, #0x220
  40ef2c:	ldr	x1, [x0]
  40ef30:	ldr	w0, [sp, #92]
  40ef34:	cmp	w0, #0x10b
  40ef38:	cset	w0, eq  // eq = none
  40ef3c:	and	w0, w0, #0xff
  40ef40:	mov	w3, w0
  40ef44:	mov	x2, x1
  40ef48:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  40ef4c:	add	x1, x0, #0x2c8
  40ef50:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  40ef54:	add	x0, x0, #0x2c0
  40ef58:	bl	42e614 <config_parse@plt+0x23464>
  40ef5c:	str	w0, [sp, #64]
  40ef60:	ldr	w0, [sp, #64]
  40ef64:	cmn	w0, #0x63
  40ef68:	b.ne	40eff8 <config_parse@plt+0x3e48>  // b.any
  40ef6c:	mov	w0, #0x3                   	// #3
  40ef70:	str	w0, [sp, #488]
  40ef74:	ldr	w0, [sp, #64]
  40ef78:	str	w0, [sp, #492]
  40ef7c:	str	wzr, [sp, #496]
  40ef80:	ldr	w0, [sp, #496]
  40ef84:	bl	40b180 <log_get_max_level_realm@plt>
  40ef88:	mov	w1, w0
  40ef8c:	ldr	w0, [sp, #488]
  40ef90:	and	w0, w0, #0x7
  40ef94:	cmp	w1, w0
  40ef98:	b.lt	40efe0 <config_parse@plt+0x3e30>  // b.tstop
  40ef9c:	ldr	w0, [sp, #496]
  40efa0:	lsl	w1, w0, #10
  40efa4:	ldr	w0, [sp, #488]
  40efa8:	orr	w6, w1, w0
  40efac:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  40efb0:	add	x1, x0, #0xbab
  40efb4:	adrp	x0, 44c000 <config_parse@plt+0x40e50>
  40efb8:	add	x5, x0, #0xb58
  40efbc:	adrp	x0, 451000 <config_parse@plt+0x45e50>
  40efc0:	add	x4, x0, #0x9d8
  40efc4:	mov	w3, #0x40d                 	// #1037
  40efc8:	mov	x2, x1
  40efcc:	ldr	w1, [sp, #492]
  40efd0:	mov	w0, w6
  40efd4:	bl	40a790 <log_internal_realm@plt>
  40efd8:	mov	w19, w0
  40efdc:	b	41142c <config_parse@plt+0x627c>
  40efe0:	ldr	w0, [sp, #492]
  40efe4:	cmp	w0, #0x0
  40efe8:	cneg	w0, w0, lt  // lt = tstop
  40efec:	and	w0, w0, #0xff
  40eff0:	neg	w19, w0
  40eff4:	b	41142c <config_parse@plt+0x627c>
  40eff8:	ldr	w0, [sp, #64]
  40effc:	cmp	w0, #0x0
  40f000:	b.ge	40f0a0 <config_parse@plt+0x3ef0>  // b.tcont
  40f004:	mov	w0, #0x3                   	// #3
  40f008:	str	w0, [sp, #476]
  40f00c:	ldr	w0, [sp, #64]
  40f010:	str	w0, [sp, #480]
  40f014:	str	wzr, [sp, #484]
  40f018:	ldr	w0, [sp, #484]
  40f01c:	bl	40b180 <log_get_max_level_realm@plt>
  40f020:	mov	w1, w0
  40f024:	ldr	w0, [sp, #476]
  40f028:	and	w0, w0, #0x7
  40f02c:	cmp	w1, w0
  40f030:	b.lt	40f088 <config_parse@plt+0x3ed8>  // b.tstop
  40f034:	ldr	w0, [sp, #484]
  40f038:	lsl	w1, w0, #10
  40f03c:	ldr	w0, [sp, #476]
  40f040:	orr	w7, w1, w0
  40f044:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  40f048:	add	x1, x0, #0xbab
  40f04c:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  40f050:	add	x0, x0, #0x220
  40f054:	ldr	x0, [x0]
  40f058:	mov	x6, x0
  40f05c:	adrp	x0, 44c000 <config_parse@plt+0x40e50>
  40f060:	add	x5, x0, #0xba8
  40f064:	adrp	x0, 451000 <config_parse@plt+0x45e50>
  40f068:	add	x4, x0, #0x9d8
  40f06c:	mov	w3, #0x40f                 	// #1039
  40f070:	mov	x2, x1
  40f074:	ldr	w1, [sp, #480]
  40f078:	mov	w0, w7
  40f07c:	bl	40a790 <log_internal_realm@plt>
  40f080:	mov	w19, w0
  40f084:	b	41142c <config_parse@plt+0x627c>
  40f088:	ldr	w0, [sp, #480]
  40f08c:	cmp	w0, #0x0
  40f090:	cneg	w0, w0, lt  // lt = tstop
  40f094:	and	w0, w0, #0xff
  40f098:	neg	w19, w0
  40f09c:	b	41142c <config_parse@plt+0x627c>
  40f0a0:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  40f0a4:	add	x0, x0, #0x368
  40f0a8:	ldr	x0, [x0]
  40f0ac:	orr	x1, x0, #0x800
  40f0b0:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  40f0b4:	add	x0, x0, #0x368
  40f0b8:	str	x1, [x0]
  40f0bc:	b	411244 <config_parse@plt+0x6094>
  40f0c0:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  40f0c4:	add	x0, x0, #0x220
  40f0c8:	ldr	x0, [x0]
  40f0cc:	mov	x2, x0
  40f0d0:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  40f0d4:	add	x1, x0, #0x2c8
  40f0d8:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  40f0dc:	add	x0, x0, #0x2c0
  40f0e0:	bl	42e954 <config_parse@plt+0x237a4>
  40f0e4:	str	w0, [sp, #64]
  40f0e8:	ldr	w0, [sp, #64]
  40f0ec:	cmp	w0, #0x0
  40f0f0:	b.ge	40f190 <config_parse@plt+0x3fe0>  // b.tcont
  40f0f4:	mov	w0, #0x3                   	// #3
  40f0f8:	str	w0, [sp, #464]
  40f0fc:	ldr	w0, [sp, #64]
  40f100:	str	w0, [sp, #468]
  40f104:	str	wzr, [sp, #472]
  40f108:	ldr	w0, [sp, #472]
  40f10c:	bl	40b180 <log_get_max_level_realm@plt>
  40f110:	mov	w1, w0
  40f114:	ldr	w0, [sp, #464]
  40f118:	and	w0, w0, #0x7
  40f11c:	cmp	w1, w0
  40f120:	b.lt	40f178 <config_parse@plt+0x3fc8>  // b.tstop
  40f124:	ldr	w0, [sp, #472]
  40f128:	lsl	w1, w0, #10
  40f12c:	ldr	w0, [sp, #464]
  40f130:	orr	w7, w1, w0
  40f134:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  40f138:	add	x1, x0, #0xbab
  40f13c:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  40f140:	add	x0, x0, #0x220
  40f144:	ldr	x0, [x0]
  40f148:	mov	x6, x0
  40f14c:	adrp	x0, 44c000 <config_parse@plt+0x40e50>
  40f150:	add	x5, x0, #0xbd8
  40f154:	adrp	x0, 451000 <config_parse@plt+0x45e50>
  40f158:	add	x4, x0, #0x9d8
  40f15c:	mov	w3, #0x417                 	// #1047
  40f160:	mov	x2, x1
  40f164:	ldr	w1, [sp, #468]
  40f168:	mov	w0, w7
  40f16c:	bl	40a790 <log_internal_realm@plt>
  40f170:	mov	w19, w0
  40f174:	b	41142c <config_parse@plt+0x627c>
  40f178:	ldr	w0, [sp, #468]
  40f17c:	cmp	w0, #0x0
  40f180:	cneg	w0, w0, lt  // lt = tstop
  40f184:	and	w0, w0, #0xff
  40f188:	neg	w19, w0
  40f18c:	b	41142c <config_parse@plt+0x627c>
  40f190:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  40f194:	add	x0, x0, #0x368
  40f198:	ldr	x0, [x0]
  40f19c:	orr	x1, x0, #0x800
  40f1a0:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  40f1a4:	add	x0, x0, #0x368
  40f1a8:	str	x1, [x0]
  40f1ac:	b	411244 <config_parse@plt+0x6094>
  40f1b0:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  40f1b4:	add	x0, x0, #0x220
  40f1b8:	ldr	x0, [x0]
  40f1bc:	bl	40a100 <env_assignment_is_valid@plt>
  40f1c0:	and	w0, w0, #0xff
  40f1c4:	eor	w0, w0, #0x1
  40f1c8:	and	w0, w0, #0xff
  40f1cc:	cmp	w0, #0x0
  40f1d0:	b.eq	40f274 <config_parse@plt+0x40c4>  // b.none
  40f1d4:	mov	w0, #0x3                   	// #3
  40f1d8:	str	w0, [sp, #620]
  40f1dc:	mov	w0, #0x16                  	// #22
  40f1e0:	movk	w0, #0x4000, lsl #16
  40f1e4:	str	w0, [sp, #624]
  40f1e8:	str	wzr, [sp, #628]
  40f1ec:	ldr	w0, [sp, #628]
  40f1f0:	bl	40b180 <log_get_max_level_realm@plt>
  40f1f4:	mov	w1, w0
  40f1f8:	ldr	w0, [sp, #620]
  40f1fc:	and	w0, w0, #0x7
  40f200:	cmp	w1, w0
  40f204:	b.lt	40f25c <config_parse@plt+0x40ac>  // b.tstop
  40f208:	ldr	w0, [sp, #628]
  40f20c:	lsl	w1, w0, #10
  40f210:	ldr	w0, [sp, #620]
  40f214:	orr	w7, w1, w0
  40f218:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  40f21c:	add	x1, x0, #0xbab
  40f220:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  40f224:	add	x0, x0, #0x220
  40f228:	ldr	x0, [x0]
  40f22c:	mov	x6, x0
  40f230:	adrp	x0, 44c000 <config_parse@plt+0x40e50>
  40f234:	add	x5, x0, #0xc08
  40f238:	adrp	x0, 451000 <config_parse@plt+0x45e50>
  40f23c:	add	x4, x0, #0x9d8
  40f240:	mov	w3, #0x420                 	// #1056
  40f244:	mov	x2, x1
  40f248:	ldr	w1, [sp, #624]
  40f24c:	mov	w0, w7
  40f250:	bl	40a790 <log_internal_realm@plt>
  40f254:	mov	w19, w0
  40f258:	b	41142c <config_parse@plt+0x627c>
  40f25c:	ldr	w0, [sp, #624]
  40f260:	cmp	w0, #0x0
  40f264:	cneg	w0, w0, lt  // lt = tstop
  40f268:	and	w0, w0, #0xff
  40f26c:	neg	w19, w0
  40f270:	b	41142c <config_parse@plt+0x627c>
  40f274:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  40f278:	add	x0, x0, #0x2d0
  40f27c:	ldr	x2, [x0]
  40f280:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  40f284:	add	x0, x0, #0x220
  40f288:	ldr	x0, [x0]
  40f28c:	mov	x1, x0
  40f290:	mov	x0, x2
  40f294:	bl	40afb0 <strv_env_set@plt>
  40f298:	str	x0, [sp, #736]
  40f29c:	ldr	x0, [sp, #736]
  40f2a0:	cmp	x0, #0x0
  40f2a4:	b.ne	40f2cc <config_parse@plt+0x411c>  // b.any
  40f2a8:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  40f2ac:	add	x1, x0, #0xbab
  40f2b0:	adrp	x0, 451000 <config_parse@plt+0x45e50>
  40f2b4:	add	x3, x0, #0x9d8
  40f2b8:	mov	w2, #0x425                 	// #1061
  40f2bc:	mov	w0, #0x0                   	// #0
  40f2c0:	bl	40b0b0 <log_oom_internal@plt>
  40f2c4:	mov	w19, w0
  40f2c8:	b	41142c <config_parse@plt+0x627c>
  40f2cc:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  40f2d0:	add	x0, x0, #0x2d0
  40f2d4:	ldr	x0, [x0]
  40f2d8:	bl	40a290 <strv_free@plt>
  40f2dc:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  40f2e0:	add	x0, x0, #0x2d0
  40f2e4:	ldr	x1, [sp, #736]
  40f2e8:	str	x1, [x0]
  40f2ec:	str	xzr, [sp, #736]
  40f2f0:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  40f2f4:	add	x0, x0, #0x368
  40f2f8:	ldr	x0, [x0]
  40f2fc:	orr	x1, x0, #0x2
  40f300:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  40f304:	add	x0, x0, #0x368
  40f308:	str	x1, [x0]
  40f30c:	b	411244 <config_parse@plt+0x6094>
  40f310:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  40f314:	add	x0, x0, #0x2d8
  40f318:	mov	w1, #0x1                   	// #1
  40f31c:	strb	w1, [x0]
  40f320:	b	411244 <config_parse@plt+0x6094>
  40f324:	mov	w0, #0x4                   	// #4
  40f328:	str	w0, [sp, #452]
  40f32c:	str	wzr, [sp, #456]
  40f330:	str	wzr, [sp, #460]
  40f334:	ldr	w0, [sp, #460]
  40f338:	bl	40b180 <log_get_max_level_realm@plt>
  40f33c:	mov	w1, w0
  40f340:	ldr	w0, [sp, #452]
  40f344:	and	w0, w0, #0x7
  40f348:	cmp	w1, w0
  40f34c:	b.lt	40f390 <config_parse@plt+0x41e0>  // b.tstop
  40f350:	ldr	w0, [sp, #460]
  40f354:	lsl	w1, w0, #10
  40f358:	ldr	w0, [sp, #452]
  40f35c:	orr	w6, w1, w0
  40f360:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  40f364:	add	x1, x0, #0xbab
  40f368:	adrp	x0, 44c000 <config_parse@plt+0x40e50>
  40f36c:	add	x5, x0, #0xc40
  40f370:	adrp	x0, 451000 <config_parse@plt+0x45e50>
  40f374:	add	x4, x0, #0x9d8
  40f378:	mov	w3, #0x433                 	// #1075
  40f37c:	mov	x2, x1
  40f380:	ldr	w1, [sp, #456]
  40f384:	mov	w0, w6
  40f388:	bl	40a790 <log_internal_realm@plt>
  40f38c:	b	40f398 <config_parse@plt+0x41e8>
  40f390:	ldr	w0, [sp, #456]
  40f394:	cmp	w0, #0x0
  40f398:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  40f39c:	add	x0, x0, #0x70
  40f3a0:	str	xzr, [x0]
  40f3a4:	b	411244 <config_parse@plt+0x6094>
  40f3a8:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  40f3ac:	add	x0, x0, #0x220
  40f3b0:	ldr	x0, [x0]
  40f3b4:	bl	409880 <parse_boolean@plt>
  40f3b8:	str	w0, [sp, #64]
  40f3bc:	ldr	w0, [sp, #64]
  40f3c0:	cmp	w0, #0x0
  40f3c4:	b.ge	40f454 <config_parse@plt+0x42a4>  // b.tcont
  40f3c8:	mov	w0, #0x3                   	// #3
  40f3cc:	str	w0, [sp, #440]
  40f3d0:	str	wzr, [sp, #444]
  40f3d4:	str	wzr, [sp, #448]
  40f3d8:	ldr	w0, [sp, #448]
  40f3dc:	bl	40b180 <log_get_max_level_realm@plt>
  40f3e0:	mov	w1, w0
  40f3e4:	ldr	w0, [sp, #440]
  40f3e8:	and	w0, w0, #0x7
  40f3ec:	cmp	w1, w0
  40f3f0:	b.lt	40f444 <config_parse@plt+0x4294>  // b.tstop
  40f3f4:	ldr	w0, [sp, #448]
  40f3f8:	lsl	w1, w0, #10
  40f3fc:	ldr	w0, [sp, #440]
  40f400:	orr	w7, w1, w0
  40f404:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  40f408:	add	x1, x0, #0xbab
  40f40c:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  40f410:	add	x0, x0, #0x220
  40f414:	ldr	x0, [x0]
  40f418:	mov	x6, x0
  40f41c:	adrp	x0, 44c000 <config_parse@plt+0x40e50>
  40f420:	add	x5, x0, #0xc90
  40f424:	adrp	x0, 451000 <config_parse@plt+0x45e50>
  40f428:	add	x4, x0, #0x9d8
  40f42c:	mov	w3, #0x43a                 	// #1082
  40f430:	mov	x2, x1
  40f434:	ldr	w1, [sp, #444]
  40f438:	mov	w0, w7
  40f43c:	bl	40a790 <log_internal_realm@plt>
  40f440:	b	40f44c <config_parse@plt+0x429c>
  40f444:	ldr	w0, [sp, #444]
  40f448:	cmp	w0, #0x0
  40f44c:	ldr	w19, [sp, #64]
  40f450:	b	41142c <config_parse@plt+0x627c>
  40f454:	ldr	w0, [sp, #64]
  40f458:	cmp	w0, #0x0
  40f45c:	cset	w0, ne  // ne = any
  40f460:	and	w1, w0, #0xff
  40f464:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  40f468:	add	x0, x0, #0x40
  40f46c:	strb	w1, [x0]
  40f470:	b	411244 <config_parse@plt+0x6094>
  40f474:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  40f478:	add	x0, x0, #0x2d9
  40f47c:	mov	w1, #0x1                   	// #1
  40f480:	strb	w1, [x0]
  40f484:	b	411244 <config_parse@plt+0x6094>
  40f488:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  40f48c:	add	x0, x0, #0x220
  40f490:	ldr	x0, [x0]
  40f494:	bl	40a550 <personality_from_string@plt>
  40f498:	mov	x1, x0
  40f49c:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  40f4a0:	add	x0, x0, #0x48
  40f4a4:	str	x1, [x0]
  40f4a8:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  40f4ac:	add	x0, x0, #0x48
  40f4b0:	ldr	x1, [x0]
  40f4b4:	mov	x0, #0xffffffff            	// #4294967295
  40f4b8:	cmp	x1, x0
  40f4bc:	b.ne	40f560 <config_parse@plt+0x43b0>  // b.any
  40f4c0:	mov	w0, #0x3                   	// #3
  40f4c4:	str	w0, [sp, #356]
  40f4c8:	mov	w0, #0x16                  	// #22
  40f4cc:	movk	w0, #0x4000, lsl #16
  40f4d0:	str	w0, [sp, #360]
  40f4d4:	str	wzr, [sp, #364]
  40f4d8:	ldr	w0, [sp, #364]
  40f4dc:	bl	40b180 <log_get_max_level_realm@plt>
  40f4e0:	mov	w1, w0
  40f4e4:	ldr	w0, [sp, #356]
  40f4e8:	and	w0, w0, #0x7
  40f4ec:	cmp	w1, w0
  40f4f0:	b.lt	40f548 <config_parse@plt+0x4398>  // b.tstop
  40f4f4:	ldr	w0, [sp, #364]
  40f4f8:	lsl	w1, w0, #10
  40f4fc:	ldr	w0, [sp, #356]
  40f500:	orr	w7, w1, w0
  40f504:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  40f508:	add	x1, x0, #0xbab
  40f50c:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  40f510:	add	x0, x0, #0x220
  40f514:	ldr	x0, [x0]
  40f518:	mov	x6, x0
  40f51c:	adrp	x0, 44c000 <config_parse@plt+0x40e50>
  40f520:	add	x5, x0, #0xcc0
  40f524:	adrp	x0, 451000 <config_parse@plt+0x45e50>
  40f528:	add	x4, x0, #0x9d8
  40f52c:	mov	w3, #0x449                 	// #1097
  40f530:	mov	x2, x1
  40f534:	ldr	w1, [sp, #360]
  40f538:	mov	w0, w7
  40f53c:	bl	40a790 <log_internal_realm@plt>
  40f540:	mov	w19, w0
  40f544:	b	41142c <config_parse@plt+0x627c>
  40f548:	ldr	w0, [sp, #360]
  40f54c:	cmp	w0, #0x0
  40f550:	cneg	w0, w0, lt  // lt = tstop
  40f554:	and	w0, w0, #0xff
  40f558:	neg	w19, w0
  40f55c:	b	41142c <config_parse@plt+0x627c>
  40f560:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  40f564:	add	x0, x0, #0x368
  40f568:	ldr	x0, [x0]
  40f56c:	orr	x1, x0, #0x20
  40f570:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  40f574:	add	x0, x0, #0x368
  40f578:	str	x1, [x0]
  40f57c:	b	411244 <config_parse@plt+0x6094>
  40f580:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  40f584:	add	x0, x0, #0x220
  40f588:	ldr	x0, [x0]
  40f58c:	cmp	x0, #0x0
  40f590:	b.ne	40f5a8 <config_parse@plt+0x43f8>  // b.any
  40f594:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  40f598:	add	x0, x0, #0x338
  40f59c:	mov	w1, #0x1                   	// #1
  40f5a0:	str	w1, [x0]
  40f5a4:	b	40f734 <config_parse@plt+0x4584>
  40f5a8:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  40f5ac:	add	x0, x0, #0x220
  40f5b0:	ldr	x2, [x0]
  40f5b4:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  40f5b8:	add	x1, x0, #0xb48
  40f5bc:	mov	x0, x2
  40f5c0:	bl	40aa20 <strcmp@plt>
  40f5c4:	cmp	w0, #0x0
  40f5c8:	b.ne	40f664 <config_parse@plt+0x44b4>  // b.any
  40f5cc:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  40f5d0:	add	x0, x0, #0x210
  40f5d4:	ldr	x0, [x0]
  40f5d8:	bl	40aad0 <flockfile@plt>
  40f5dc:	str	wzr, [sp, #68]
  40f5e0:	b	40f640 <config_parse@plt+0x4490>
  40f5e4:	ldr	w0, [sp, #68]
  40f5e8:	bl	4099c0 <volatile_mode_to_string@plt>
  40f5ec:	str	x0, [sp, #720]
  40f5f0:	ldr	x0, [sp, #720]
  40f5f4:	cmp	x0, #0x0
  40f5f8:	b.eq	40f630 <config_parse@plt+0x4480>  // b.none
  40f5fc:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  40f600:	add	x0, x0, #0x210
  40f604:	ldr	x0, [x0]
  40f608:	mov	x1, x0
  40f60c:	ldr	x0, [sp, #720]
  40f610:	bl	40add0 <fputs_unlocked@plt>
  40f614:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  40f618:	add	x0, x0, #0x210
  40f61c:	ldr	x0, [x0]
  40f620:	mov	x1, x0
  40f624:	mov	w0, #0xa                   	// #10
  40f628:	bl	40a7e0 <fputc_unlocked@plt>
  40f62c:	b	40f634 <config_parse@plt+0x4484>
  40f630:	nop
  40f634:	ldr	w0, [sp, #68]
  40f638:	add	w0, w0, #0x1
  40f63c:	str	w0, [sp, #68]
  40f640:	ldr	w0, [sp, #68]
  40f644:	cmp	w0, #0x3
  40f648:	b.le	40f5e4 <config_parse@plt+0x4434>
  40f64c:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  40f650:	add	x0, x0, #0x210
  40f654:	ldr	x0, [x0]
  40f658:	bl	40a3e0 <funlockfile@plt>
  40f65c:	mov	w19, #0x0                   	// #0
  40f660:	b	41142c <config_parse@plt+0x627c>
  40f664:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  40f668:	add	x0, x0, #0x220
  40f66c:	ldr	x0, [x0]
  40f670:	bl	409c30 <volatile_mode_from_string@plt>
  40f674:	str	w0, [sp, #340]
  40f678:	ldr	w0, [sp, #340]
  40f67c:	cmp	w0, #0x0
  40f680:	b.ge	40f724 <config_parse@plt+0x4574>  // b.tcont
  40f684:	mov	w0, #0x3                   	// #3
  40f688:	str	w0, [sp, #344]
  40f68c:	mov	w0, #0x16                  	// #22
  40f690:	movk	w0, #0x4000, lsl #16
  40f694:	str	w0, [sp, #348]
  40f698:	str	wzr, [sp, #352]
  40f69c:	ldr	w0, [sp, #352]
  40f6a0:	bl	40b180 <log_get_max_level_realm@plt>
  40f6a4:	mov	w1, w0
  40f6a8:	ldr	w0, [sp, #344]
  40f6ac:	and	w0, w0, #0x7
  40f6b0:	cmp	w1, w0
  40f6b4:	b.lt	40f70c <config_parse@plt+0x455c>  // b.tstop
  40f6b8:	ldr	w0, [sp, #352]
  40f6bc:	lsl	w1, w0, #10
  40f6c0:	ldr	w0, [sp, #344]
  40f6c4:	orr	w7, w1, w0
  40f6c8:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  40f6cc:	add	x1, x0, #0xbab
  40f6d0:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  40f6d4:	add	x0, x0, #0x220
  40f6d8:	ldr	x0, [x0]
  40f6dc:	mov	x6, x0
  40f6e0:	adrp	x0, 44c000 <config_parse@plt+0x40e50>
  40f6e4:	add	x5, x0, #0xcf0
  40f6e8:	adrp	x0, 451000 <config_parse@plt+0x45e50>
  40f6ec:	add	x4, x0, #0x9d8
  40f6f0:	mov	w3, #0x45b                 	// #1115
  40f6f4:	mov	x2, x1
  40f6f8:	ldr	w1, [sp, #348]
  40f6fc:	mov	w0, w7
  40f700:	bl	40a790 <log_internal_realm@plt>
  40f704:	mov	w19, w0
  40f708:	b	41142c <config_parse@plt+0x627c>
  40f70c:	ldr	w0, [sp, #348]
  40f710:	cmp	w0, #0x0
  40f714:	cneg	w0, w0, lt  // lt = tstop
  40f718:	and	w0, w0, #0xff
  40f71c:	neg	w19, w0
  40f720:	b	41142c <config_parse@plt+0x627c>
  40f724:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  40f728:	add	x0, x0, #0x338
  40f72c:	ldr	w1, [sp, #340]
  40f730:	str	w1, [x0]
  40f734:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  40f738:	add	x0, x0, #0x368
  40f73c:	ldr	x0, [x0]
  40f740:	orr	x1, x0, #0x400
  40f744:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  40f748:	add	x0, x0, #0x368
  40f74c:	str	x1, [x0]
  40f750:	b	411244 <config_parse@plt+0x6094>
  40f754:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  40f758:	add	x0, x0, #0x220
  40f75c:	ldr	x0, [x0]
  40f760:	mov	x1, x0
  40f764:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  40f768:	add	x0, x0, #0x340
  40f76c:	bl	42c1a8 <config_parse@plt+0x20ff8>
  40f770:	str	w0, [sp, #64]
  40f774:	ldr	w0, [sp, #64]
  40f778:	cmn	w0, #0x11
  40f77c:	b.ne	40f81c <config_parse@plt+0x466c>  // b.any
  40f780:	mov	w0, #0x3                   	// #3
  40f784:	str	w0, [sp, #572]
  40f788:	ldr	w0, [sp, #64]
  40f78c:	str	w0, [sp, #576]
  40f790:	str	wzr, [sp, #580]
  40f794:	ldr	w0, [sp, #580]
  40f798:	bl	40b180 <log_get_max_level_realm@plt>
  40f79c:	mov	w1, w0
  40f7a0:	ldr	w0, [sp, #572]
  40f7a4:	and	w0, w0, #0x7
  40f7a8:	cmp	w1, w0
  40f7ac:	b.lt	40f804 <config_parse@plt+0x4654>  // b.tstop
  40f7b0:	ldr	w0, [sp, #580]
  40f7b4:	lsl	w1, w0, #10
  40f7b8:	ldr	w0, [sp, #572]
  40f7bc:	orr	w7, w1, w0
  40f7c0:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  40f7c4:	add	x1, x0, #0xbab
  40f7c8:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  40f7cc:	add	x0, x0, #0x220
  40f7d0:	ldr	x0, [x0]
  40f7d4:	mov	x6, x0
  40f7d8:	adrp	x0, 44c000 <config_parse@plt+0x40e50>
  40f7dc:	add	x5, x0, #0xd20
  40f7e0:	adrp	x0, 451000 <config_parse@plt+0x45e50>
  40f7e4:	add	x4, x0, #0x9d8
  40f7e8:	mov	w3, #0x467                 	// #1127
  40f7ec:	mov	x2, x1
  40f7f0:	ldr	w1, [sp, #576]
  40f7f4:	mov	w0, w7
  40f7f8:	bl	40a790 <log_internal_realm@plt>
  40f7fc:	mov	w19, w0
  40f800:	b	41142c <config_parse@plt+0x627c>
  40f804:	ldr	w0, [sp, #576]
  40f808:	cmp	w0, #0x0
  40f80c:	cneg	w0, w0, lt  // lt = tstop
  40f810:	and	w0, w0, #0xff
  40f814:	neg	w19, w0
  40f818:	b	41142c <config_parse@plt+0x627c>
  40f81c:	ldr	w0, [sp, #64]
  40f820:	cmp	w0, #0x0
  40f824:	b.ge	40f8c4 <config_parse@plt+0x4714>  // b.tcont
  40f828:	mov	w0, #0x3                   	// #3
  40f82c:	str	w0, [sp, #560]
  40f830:	ldr	w0, [sp, #64]
  40f834:	str	w0, [sp, #564]
  40f838:	str	wzr, [sp, #568]
  40f83c:	ldr	w0, [sp, #568]
  40f840:	bl	40b180 <log_get_max_level_realm@plt>
  40f844:	mov	w1, w0
  40f848:	ldr	w0, [sp, #560]
  40f84c:	and	w0, w0, #0x7
  40f850:	cmp	w1, w0
  40f854:	b.lt	40f8ac <config_parse@plt+0x46fc>  // b.tstop
  40f858:	ldr	w0, [sp, #568]
  40f85c:	lsl	w1, w0, #10
  40f860:	ldr	w0, [sp, #560]
  40f864:	orr	w7, w1, w0
  40f868:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  40f86c:	add	x1, x0, #0xbab
  40f870:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  40f874:	add	x0, x0, #0x220
  40f878:	ldr	x0, [x0]
  40f87c:	mov	x6, x0
  40f880:	adrp	x0, 44c000 <config_parse@plt+0x40e50>
  40f884:	add	x5, x0, #0xd48
  40f888:	adrp	x0, 451000 <config_parse@plt+0x45e50>
  40f88c:	add	x4, x0, #0x9d8
  40f890:	mov	w3, #0x469                 	// #1129
  40f894:	mov	x2, x1
  40f898:	ldr	w1, [sp, #564]
  40f89c:	mov	w0, w7
  40f8a0:	bl	40a790 <log_internal_realm@plt>
  40f8a4:	mov	w19, w0
  40f8a8:	b	41142c <config_parse@plt+0x627c>
  40f8ac:	ldr	w0, [sp, #564]
  40f8b0:	cmp	w0, #0x0
  40f8b4:	cneg	w0, w0, lt  // lt = tstop
  40f8b8:	and	w0, w0, #0xff
  40f8bc:	neg	w19, w0
  40f8c0:	b	41142c <config_parse@plt+0x627c>
  40f8c4:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  40f8c8:	add	x0, x0, #0x368
  40f8cc:	ldr	x0, [x0]
  40f8d0:	orr	x1, x0, #0x100
  40f8d4:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  40f8d8:	add	x0, x0, #0x368
  40f8dc:	str	x1, [x0]
  40f8e0:	b	411244 <config_parse@plt+0x6094>
  40f8e4:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  40f8e8:	add	x0, x0, #0x220
  40f8ec:	ldr	x0, [x0]
  40f8f0:	mov	x1, x0
  40f8f4:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  40f8f8:	add	x0, x0, #0x348
  40f8fc:	bl	40a340 <strv_extend@plt>
  40f900:	cmp	w0, #0x0
  40f904:	b.ge	411244 <config_parse@plt+0x6094>  // b.tcont
  40f908:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  40f90c:	add	x1, x0, #0xbab
  40f910:	adrp	x0, 451000 <config_parse@plt+0x45e50>
  40f914:	add	x3, x0, #0x9d8
  40f918:	mov	w2, #0x470                 	// #1136
  40f91c:	mov	w0, #0x0                   	// #0
  40f920:	bl	40b0b0 <log_oom_internal@plt>
  40f924:	mov	w19, w0
  40f928:	b	41142c <config_parse@plt+0x627c>
  40f92c:	mov	w0, #0xffffffff            	// #-1
  40f930:	str	w0, [sp, #72]
  40f934:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  40f938:	add	x0, x0, #0x220
  40f93c:	ldr	x0, [x0]
  40f940:	cmp	x0, #0x0
  40f944:	b.ne	40f954 <config_parse@plt+0x47a4>  // b.any
  40f948:	mov	w0, #0x1                   	// #1
  40f94c:	str	w0, [sp, #72]
  40f950:	b	40f998 <config_parse@plt+0x47e8>
  40f954:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  40f958:	add	x0, x0, #0x220
  40f95c:	ldr	x2, [x0]
  40f960:	adrp	x0, 44c000 <config_parse@plt+0x40e50>
  40f964:	add	x1, x0, #0xd70
  40f968:	mov	x0, x2
  40f96c:	bl	40b878 <config_parse@plt+0x6c8>
  40f970:	and	w0, w0, #0xff
  40f974:	eor	w0, w0, #0x1
  40f978:	and	w0, w0, #0xff
  40f97c:	cmp	w0, #0x0
  40f980:	b.eq	40f998 <config_parse@plt+0x47e8>  // b.none
  40f984:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  40f988:	add	x0, x0, #0x220
  40f98c:	ldr	x0, [x0]
  40f990:	bl	409880 <parse_boolean@plt>
  40f994:	str	w0, [sp, #72]
  40f998:	ldr	w0, [sp, #72]
  40f99c:	cmp	w0, #0x0
  40f9a0:	b.ne	40f9d4 <config_parse@plt+0x4824>  // b.any
  40f9a4:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  40f9a8:	add	x0, x0, #0x358
  40f9ac:	str	wzr, [x0]
  40f9b0:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  40f9b4:	add	x0, x0, #0x50
  40f9b8:	mov	w1, #0xffffffff            	// #-1
  40f9bc:	str	w1, [x0]
  40f9c0:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  40f9c4:	add	x0, x0, #0x54
  40f9c8:	mov	w1, #0x10000               	// #65536
  40f9cc:	str	w1, [x0]
  40f9d0:	b	40fcb4 <config_parse@plt+0x4b04>
  40f9d4:	ldr	w0, [sp, #72]
  40f9d8:	cmp	w0, #0x1
  40f9dc:	b.ne	40fa14 <config_parse@plt+0x4864>  // b.any
  40f9e0:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  40f9e4:	add	x0, x0, #0x358
  40f9e8:	mov	w1, #0x1                   	// #1
  40f9ec:	str	w1, [x0]
  40f9f0:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  40f9f4:	add	x0, x0, #0x50
  40f9f8:	mov	w1, #0xffffffff            	// #-1
  40f9fc:	str	w1, [x0]
  40fa00:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  40fa04:	add	x0, x0, #0x54
  40fa08:	mov	w1, #0x10000               	// #65536
  40fa0c:	str	w1, [x0]
  40fa10:	b	40fcb4 <config_parse@plt+0x4b04>
  40fa14:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  40fa18:	add	x0, x0, #0x220
  40fa1c:	ldr	x2, [x0]
  40fa20:	adrp	x0, 44c000 <config_parse@plt+0x40e50>
  40fa24:	add	x1, x0, #0xd80
  40fa28:	mov	x0, x2
  40fa2c:	bl	40aa20 <strcmp@plt>
  40fa30:	cmp	w0, #0x0
  40fa34:	b.ne	40fa6c <config_parse@plt+0x48bc>  // b.any
  40fa38:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  40fa3c:	add	x0, x0, #0x358
  40fa40:	mov	w1, #0x2                   	// #2
  40fa44:	str	w1, [x0]
  40fa48:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  40fa4c:	add	x0, x0, #0x50
  40fa50:	mov	w1, #0xffffffff            	// #-1
  40fa54:	str	w1, [x0]
  40fa58:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  40fa5c:	add	x0, x0, #0x54
  40fa60:	mov	w1, #0x10000               	// #65536
  40fa64:	str	w1, [x0]
  40fa68:	b	40fcb4 <config_parse@plt+0x4b04>
  40fa6c:	str	xzr, [sp, #744]
  40fa70:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  40fa74:	add	x0, x0, #0x220
  40fa78:	ldr	x0, [x0]
  40fa7c:	mov	w1, #0x3a                  	// #58
  40fa80:	bl	40abe0 <strchr@plt>
  40fa84:	str	x0, [sp, #712]
  40fa88:	ldr	x0, [sp, #712]
  40fa8c:	cmp	x0, #0x0
  40fa90:	b.eq	40fbc0 <config_parse@plt+0x4a10>  // b.none
  40fa94:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  40fa98:	add	x0, x0, #0x220
  40fa9c:	ldr	x2, [x0]
  40faa0:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  40faa4:	add	x0, x0, #0x220
  40faa8:	ldr	x0, [x0]
  40faac:	ldr	x1, [sp, #712]
  40fab0:	sub	x0, x1, x0
  40fab4:	mov	x1, x0
  40fab8:	mov	x0, x2
  40fabc:	bl	40a3f0 <strndup@plt>
  40fac0:	str	x0, [sp, #744]
  40fac4:	ldr	x0, [sp, #744]
  40fac8:	cmp	x0, #0x0
  40facc:	b.ne	40faf8 <config_parse@plt+0x4948>  // b.any
  40fad0:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  40fad4:	add	x1, x0, #0xbab
  40fad8:	adrp	x0, 451000 <config_parse@plt+0x45e50>
  40fadc:	add	x3, x0, #0x9d8
  40fae0:	mov	w2, #0x496                 	// #1174
  40fae4:	mov	w0, #0x0                   	// #0
  40fae8:	bl	40b0b0 <log_oom_internal@plt>
  40faec:	mov	w19, w0
  40faf0:	mov	w20, #0x0                   	// #0
  40faf4:	b	40fca4 <config_parse@plt+0x4af4>
  40faf8:	ldr	x0, [sp, #744]
  40fafc:	str	x0, [sp, #656]
  40fb00:	ldr	x0, [sp, #712]
  40fb04:	add	x0, x0, #0x1
  40fb08:	str	x0, [sp, #712]
  40fb0c:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  40fb10:	add	x1, x0, #0x54
  40fb14:	ldr	x0, [sp, #712]
  40fb18:	bl	40bf20 <config_parse@plt+0xd70>
  40fb1c:	str	w0, [sp, #64]
  40fb20:	ldr	w0, [sp, #64]
  40fb24:	cmp	w0, #0x0
  40fb28:	b.ge	40fbd0 <config_parse@plt+0x4a20>  // b.tcont
  40fb2c:	mov	w0, #0x3                   	// #3
  40fb30:	str	w0, [sp, #304]
  40fb34:	ldr	w0, [sp, #64]
  40fb38:	str	w0, [sp, #308]
  40fb3c:	str	wzr, [sp, #312]
  40fb40:	ldr	w0, [sp, #312]
  40fb44:	bl	40b180 <log_get_max_level_realm@plt>
  40fb48:	mov	w1, w0
  40fb4c:	ldr	w0, [sp, #304]
  40fb50:	and	w0, w0, #0x7
  40fb54:	cmp	w1, w0
  40fb58:	b.lt	40fba4 <config_parse@plt+0x49f4>  // b.tstop
  40fb5c:	ldr	w0, [sp, #312]
  40fb60:	lsl	w1, w0, #10
  40fb64:	ldr	w0, [sp, #304]
  40fb68:	orr	w7, w1, w0
  40fb6c:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  40fb70:	add	x1, x0, #0xbab
  40fb74:	ldr	x6, [sp, #712]
  40fb78:	adrp	x0, 44c000 <config_parse@plt+0x40e50>
  40fb7c:	add	x5, x0, #0xd88
  40fb80:	adrp	x0, 451000 <config_parse@plt+0x45e50>
  40fb84:	add	x4, x0, #0x9d8
  40fb88:	mov	w3, #0x49c                 	// #1180
  40fb8c:	mov	x2, x1
  40fb90:	ldr	w1, [sp, #308]
  40fb94:	mov	w0, w7
  40fb98:	bl	40a790 <log_internal_realm@plt>
  40fb9c:	mov	w19, w0
  40fba0:	b	40fbb8 <config_parse@plt+0x4a08>
  40fba4:	ldr	w0, [sp, #308]
  40fba8:	cmp	w0, #0x0
  40fbac:	cneg	w0, w0, lt  // lt = tstop
  40fbb0:	and	w0, w0, #0xff
  40fbb4:	neg	w19, w0
  40fbb8:	mov	w20, #0x0                   	// #0
  40fbbc:	b	40fca4 <config_parse@plt+0x4af4>
  40fbc0:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  40fbc4:	add	x0, x0, #0x220
  40fbc8:	ldr	x0, [x0]
  40fbcc:	str	x0, [sp, #656]
  40fbd0:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  40fbd4:	add	x1, x0, #0x50
  40fbd8:	ldr	x0, [sp, #656]
  40fbdc:	bl	40a9a0 <parse_uid@plt>
  40fbe0:	str	w0, [sp, #64]
  40fbe4:	ldr	w0, [sp, #64]
  40fbe8:	cmp	w0, #0x0
  40fbec:	b.ge	40fc90 <config_parse@plt+0x4ae0>  // b.tcont
  40fbf0:	mov	w0, #0x3                   	// #3
  40fbf4:	str	w0, [sp, #316]
  40fbf8:	ldr	w0, [sp, #64]
  40fbfc:	str	w0, [sp, #320]
  40fc00:	str	wzr, [sp, #324]
  40fc04:	ldr	w0, [sp, #324]
  40fc08:	bl	40b180 <log_get_max_level_realm@plt>
  40fc0c:	mov	w1, w0
  40fc10:	ldr	w0, [sp, #316]
  40fc14:	and	w0, w0, #0x7
  40fc18:	cmp	w1, w0
  40fc1c:	b.lt	40fc74 <config_parse@plt+0x4ac4>  // b.tstop
  40fc20:	ldr	w0, [sp, #324]
  40fc24:	lsl	w1, w0, #10
  40fc28:	ldr	w0, [sp, #316]
  40fc2c:	orr	w7, w1, w0
  40fc30:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  40fc34:	add	x1, x0, #0xbab
  40fc38:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  40fc3c:	add	x0, x0, #0x220
  40fc40:	ldr	x0, [x0]
  40fc44:	mov	x6, x0
  40fc48:	adrp	x0, 44c000 <config_parse@plt+0x40e50>
  40fc4c:	add	x5, x0, #0xdb0
  40fc50:	adrp	x0, 451000 <config_parse@plt+0x45e50>
  40fc54:	add	x4, x0, #0x9d8
  40fc58:	mov	w3, #0x4a2                 	// #1186
  40fc5c:	mov	x2, x1
  40fc60:	ldr	w1, [sp, #320]
  40fc64:	mov	w0, w7
  40fc68:	bl	40a790 <log_internal_realm@plt>
  40fc6c:	mov	w19, w0
  40fc70:	b	40fc88 <config_parse@plt+0x4ad8>
  40fc74:	ldr	w0, [sp, #320]
  40fc78:	cmp	w0, #0x0
  40fc7c:	cneg	w0, w0, lt  // lt = tstop
  40fc80:	and	w0, w0, #0xff
  40fc84:	neg	w19, w0
  40fc88:	mov	w20, #0x0                   	// #0
  40fc8c:	b	40fca4 <config_parse@plt+0x4af4>
  40fc90:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  40fc94:	add	x0, x0, #0x358
  40fc98:	mov	w1, #0x1                   	// #1
  40fc9c:	str	w1, [x0]
  40fca0:	mov	w20, #0x1                   	// #1
  40fca4:	add	x0, sp, #0x2e8
  40fca8:	bl	40b510 <config_parse@plt+0x360>
  40fcac:	cmp	w20, #0x1
  40fcb0:	b.ne	41142c <config_parse@plt+0x627c>  // b.any
  40fcb4:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  40fcb8:	add	x0, x0, #0x54
  40fcbc:	ldr	w0, [x0]
  40fcc0:	cmp	w0, #0x0
  40fcc4:	b.ne	40fd58 <config_parse@plt+0x4ba8>  // b.any
  40fcc8:	mov	w0, #0x3                   	// #3
  40fccc:	str	w0, [sp, #328]
  40fcd0:	mov	w0, #0x16                  	// #22
  40fcd4:	movk	w0, #0x4000, lsl #16
  40fcd8:	str	w0, [sp, #332]
  40fcdc:	str	wzr, [sp, #336]
  40fce0:	ldr	w0, [sp, #336]
  40fce4:	bl	40b180 <log_get_max_level_realm@plt>
  40fce8:	mov	w1, w0
  40fcec:	ldr	w0, [sp, #328]
  40fcf0:	and	w0, w0, #0x7
  40fcf4:	cmp	w1, w0
  40fcf8:	b.lt	40fd40 <config_parse@plt+0x4b90>  // b.tstop
  40fcfc:	ldr	w0, [sp, #336]
  40fd00:	lsl	w1, w0, #10
  40fd04:	ldr	w0, [sp, #328]
  40fd08:	orr	w6, w1, w0
  40fd0c:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  40fd10:	add	x1, x0, #0xbab
  40fd14:	adrp	x0, 44c000 <config_parse@plt+0x40e50>
  40fd18:	add	x5, x0, #0xdd0
  40fd1c:	adrp	x0, 451000 <config_parse@plt+0x45e50>
  40fd20:	add	x4, x0, #0x9d8
  40fd24:	mov	w3, #0x4a8                 	// #1192
  40fd28:	mov	x2, x1
  40fd2c:	ldr	w1, [sp, #332]
  40fd30:	mov	w0, w6
  40fd34:	bl	40a790 <log_internal_realm@plt>
  40fd38:	mov	w19, w0
  40fd3c:	b	41142c <config_parse@plt+0x627c>
  40fd40:	ldr	w0, [sp, #332]
  40fd44:	cmp	w0, #0x0
  40fd48:	cneg	w0, w0, lt  // lt = tstop
  40fd4c:	and	w0, w0, #0xff
  40fd50:	neg	w19, w0
  40fd54:	b	41142c <config_parse@plt+0x627c>
  40fd58:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  40fd5c:	add	x0, x0, #0x368
  40fd60:	ldr	x0, [x0]
  40fd64:	orr	x1, x0, #0x2000
  40fd68:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  40fd6c:	add	x0, x0, #0x368
  40fd70:	str	x1, [x0]
  40fd74:	b	411244 <config_parse@plt+0x6094>
  40fd78:	bl	40c290 <config_parse@plt+0x10e0>
  40fd7c:	and	w0, w0, #0xff
  40fd80:	cmp	w0, #0x0
  40fd84:	b.eq	411244 <config_parse@plt+0x6094>  // b.none
  40fd88:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  40fd8c:	add	x0, x0, #0x358
  40fd90:	mov	w1, #0x2                   	// #2
  40fd94:	str	w1, [x0]
  40fd98:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  40fd9c:	add	x0, x0, #0x50
  40fda0:	mov	w1, #0xffffffff            	// #-1
  40fda4:	str	w1, [x0]
  40fda8:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  40fdac:	add	x0, x0, #0x54
  40fdb0:	mov	w1, #0x10000               	// #65536
  40fdb4:	str	w1, [x0]
  40fdb8:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  40fdbc:	add	x0, x0, #0x368
  40fdc0:	ldr	x0, [x0]
  40fdc4:	orr	x1, x0, #0x2000
  40fdc8:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  40fdcc:	add	x0, x0, #0x368
  40fdd0:	str	x1, [x0]
  40fdd4:	b	411244 <config_parse@plt+0x6094>
  40fdd8:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  40fddc:	add	x0, x0, #0x35c
  40fde0:	mov	w1, #0x1                   	// #1
  40fde4:	strb	w1, [x0]
  40fde8:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  40fdec:	add	x0, x0, #0x368
  40fdf0:	ldr	x0, [x0]
  40fdf4:	orr	x1, x0, #0x2000
  40fdf8:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  40fdfc:	add	x0, x0, #0x368
  40fe00:	str	x1, [x0]
  40fe04:	b	411244 <config_parse@plt+0x6094>
  40fe08:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  40fe0c:	add	x0, x0, #0x220
  40fe10:	ldr	x2, [x0]
  40fe14:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  40fe18:	add	x1, x0, #0xb48
  40fe1c:	mov	x0, x2
  40fe20:	bl	40aa20 <strcmp@plt>
  40fe24:	cmp	w0, #0x0
  40fe28:	b.ne	40fec4 <config_parse@plt+0x4d14>  // b.any
  40fe2c:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  40fe30:	add	x0, x0, #0x210
  40fe34:	ldr	x0, [x0]
  40fe38:	bl	40aad0 <flockfile@plt>
  40fe3c:	str	wzr, [sp, #76]
  40fe40:	b	40fea0 <config_parse@plt+0x4cf0>
  40fe44:	ldr	w0, [sp, #76]
  40fe48:	bl	40a590 <signal_to_string@plt>
  40fe4c:	str	x0, [sp, #704]
  40fe50:	ldr	x0, [sp, #704]
  40fe54:	cmp	x0, #0x0
  40fe58:	b.eq	40fe90 <config_parse@plt+0x4ce0>  // b.none
  40fe5c:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  40fe60:	add	x0, x0, #0x210
  40fe64:	ldr	x0, [x0]
  40fe68:	mov	x1, x0
  40fe6c:	ldr	x0, [sp, #704]
  40fe70:	bl	40add0 <fputs_unlocked@plt>
  40fe74:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  40fe78:	add	x0, x0, #0x210
  40fe7c:	ldr	x0, [x0]
  40fe80:	mov	x1, x0
  40fe84:	mov	w0, #0xa                   	// #10
  40fe88:	bl	40a7e0 <fputc_unlocked@plt>
  40fe8c:	b	40fe94 <config_parse@plt+0x4ce4>
  40fe90:	nop
  40fe94:	ldr	w0, [sp, #76]
  40fe98:	add	w0, w0, #0x1
  40fe9c:	str	w0, [sp, #76]
  40fea0:	ldr	w0, [sp, #76]
  40fea4:	cmp	w0, #0x40
  40fea8:	b.le	40fe44 <config_parse@plt+0x4c94>
  40feac:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  40feb0:	add	x0, x0, #0x210
  40feb4:	ldr	x0, [x0]
  40feb8:	bl	40a3e0 <funlockfile@plt>
  40febc:	mov	w19, #0x0                   	// #0
  40fec0:	b	41142c <config_parse@plt+0x627c>
  40fec4:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  40fec8:	add	x0, x0, #0x220
  40fecc:	ldr	x0, [x0]
  40fed0:	bl	409bb0 <signal_from_string@plt>
  40fed4:	mov	w1, w0
  40fed8:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  40fedc:	add	x0, x0, #0x360
  40fee0:	str	w1, [x0]
  40fee4:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  40fee8:	add	x0, x0, #0x360
  40feec:	ldr	w0, [x0]
  40fef0:	cmp	w0, #0x0
  40fef4:	b.ge	40ff98 <config_parse@plt+0x4de8>  // b.tcont
  40fef8:	mov	w0, #0x3                   	// #3
  40fefc:	str	w0, [sp, #292]
  40ff00:	mov	w0, #0x16                  	// #22
  40ff04:	movk	w0, #0x4000, lsl #16
  40ff08:	str	w0, [sp, #296]
  40ff0c:	str	wzr, [sp, #300]
  40ff10:	ldr	w0, [sp, #300]
  40ff14:	bl	40b180 <log_get_max_level_realm@plt>
  40ff18:	mov	w1, w0
  40ff1c:	ldr	w0, [sp, #292]
  40ff20:	and	w0, w0, #0x7
  40ff24:	cmp	w1, w0
  40ff28:	b.lt	40ff80 <config_parse@plt+0x4dd0>  // b.tstop
  40ff2c:	ldr	w0, [sp, #300]
  40ff30:	lsl	w1, w0, #10
  40ff34:	ldr	w0, [sp, #292]
  40ff38:	orr	w7, w1, w0
  40ff3c:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  40ff40:	add	x1, x0, #0xbab
  40ff44:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  40ff48:	add	x0, x0, #0x220
  40ff4c:	ldr	x0, [x0]
  40ff50:	mov	x6, x0
  40ff54:	adrp	x0, 44c000 <config_parse@plt+0x40e50>
  40ff58:	add	x5, x0, #0xde8
  40ff5c:	adrp	x0, 451000 <config_parse@plt+0x45e50>
  40ff60:	add	x4, x0, #0x9d8
  40ff64:	mov	w3, #0x4c8                 	// #1224
  40ff68:	mov	x2, x1
  40ff6c:	ldr	w1, [sp, #296]
  40ff70:	mov	w0, w7
  40ff74:	bl	40a790 <log_internal_realm@plt>
  40ff78:	mov	w19, w0
  40ff7c:	b	41142c <config_parse@plt+0x627c>
  40ff80:	ldr	w0, [sp, #296]
  40ff84:	cmp	w0, #0x0
  40ff88:	cneg	w0, w0, lt  // lt = tstop
  40ff8c:	and	w0, w0, #0xff
  40ff90:	neg	w19, w0
  40ff94:	b	41142c <config_parse@plt+0x627c>
  40ff98:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  40ff9c:	add	x0, x0, #0x368
  40ffa0:	ldr	x0, [x0]
  40ffa4:	orr	x1, x0, #0x10
  40ffa8:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  40ffac:	add	x0, x0, #0x368
  40ffb0:	str	x1, [x0]
  40ffb4:	b	411244 <config_parse@plt+0x6094>
  40ffb8:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  40ffbc:	add	x0, x0, #0x220
  40ffc0:	ldr	x0, [x0]
  40ffc4:	bl	409880 <parse_boolean@plt>
  40ffc8:	str	w0, [sp, #64]
  40ffcc:	ldr	w0, [sp, #64]
  40ffd0:	cmp	w0, #0x0
  40ffd4:	b.ge	4100f8 <config_parse@plt+0x4f48>  // b.tcont
  40ffd8:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  40ffdc:	add	x0, x0, #0x220
  40ffe0:	ldr	x2, [x0]
  40ffe4:	adrp	x0, 44c000 <config_parse@plt+0x40e50>
  40ffe8:	add	x1, x0, #0xe00
  40ffec:	mov	x0, x2
  40fff0:	bl	40aa20 <strcmp@plt>
  40fff4:	cmp	w0, #0x0
  40fff8:	b.ne	410018 <config_parse@plt+0x4e68>  // b.any
  40fffc:	strb	wzr, [sp, #61]
  410000:	strb	wzr, [sp, #62]
  410004:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  410008:	add	x0, x0, #0x5c
  41000c:	mov	w1, #0x1                   	// #1
  410010:	str	w1, [x0]
  410014:	b	411244 <config_parse@plt+0x6094>
  410018:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  41001c:	add	x0, x0, #0x220
  410020:	ldr	x2, [x0]
  410024:	adrp	x0, 44c000 <config_parse@plt+0x40e50>
  410028:	add	x1, x0, #0xe08
  41002c:	mov	x0, x2
  410030:	bl	40aa20 <strcmp@plt>
  410034:	cmp	w0, #0x0
  410038:	b.ne	41005c <config_parse@plt+0x4eac>  // b.any
  41003c:	strb	wzr, [sp, #61]
  410040:	mov	w0, #0x1                   	// #1
  410044:	strb	w0, [sp, #62]
  410048:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  41004c:	add	x0, x0, #0x5c
  410050:	mov	w1, #0xffffffff            	// #-1
  410054:	str	w1, [x0]
  410058:	b	411244 <config_parse@plt+0x6094>
  41005c:	mov	w0, #0x3                   	// #3
  410060:	str	w0, [sp, #280]
  410064:	ldr	w0, [sp, #64]
  410068:	str	w0, [sp, #284]
  41006c:	str	wzr, [sp, #288]
  410070:	ldr	w0, [sp, #288]
  410074:	bl	40b180 <log_get_max_level_realm@plt>
  410078:	mov	w1, w0
  41007c:	ldr	w0, [sp, #280]
  410080:	and	w0, w0, #0x7
  410084:	cmp	w1, w0
  410088:	b.lt	4100e0 <config_parse@plt+0x4f30>  // b.tstop
  41008c:	ldr	w0, [sp, #288]
  410090:	lsl	w1, w0, #10
  410094:	ldr	w0, [sp, #280]
  410098:	orr	w7, w1, w0
  41009c:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  4100a0:	add	x1, x0, #0xbab
  4100a4:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  4100a8:	add	x0, x0, #0x220
  4100ac:	ldr	x0, [x0]
  4100b0:	mov	x6, x0
  4100b4:	adrp	x0, 44c000 <config_parse@plt+0x40e50>
  4100b8:	add	x5, x0, #0xe18
  4100bc:	adrp	x0, 451000 <config_parse@plt+0x45e50>
  4100c0:	add	x4, x0, #0x9d8
  4100c4:	mov	w3, #0x4e2                 	// #1250
  4100c8:	mov	x2, x1
  4100cc:	ldr	w1, [sp, #284]
  4100d0:	mov	w0, w7
  4100d4:	bl	40a790 <log_internal_realm@plt>
  4100d8:	mov	w19, w0
  4100dc:	b	41142c <config_parse@plt+0x627c>
  4100e0:	ldr	w0, [sp, #284]
  4100e4:	cmp	w0, #0x0
  4100e8:	cneg	w0, w0, lt  // lt = tstop
  4100ec:	and	w0, w0, #0xff
  4100f0:	neg	w19, w0
  4100f4:	b	41142c <config_parse@plt+0x627c>
  4100f8:	ldr	w0, [sp, #64]
  4100fc:	cmp	w0, #0x0
  410100:	b.le	410120 <config_parse@plt+0x4f70>
  410104:	strb	wzr, [sp, #61]
  410108:	strb	wzr, [sp, #62]
  41010c:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  410110:	add	x0, x0, #0x5c
  410114:	mov	w1, #0xffffffff            	// #-1
  410118:	str	w1, [x0]
  41011c:	b	411244 <config_parse@plt+0x6094>
  410120:	mov	w0, #0x1                   	// #1
  410124:	strb	w0, [sp, #61]
  410128:	strb	wzr, [sp, #62]
  41012c:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  410130:	add	x0, x0, #0x5c
  410134:	str	wzr, [x0]
  410138:	b	411244 <config_parse@plt+0x6094>
  41013c:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  410140:	add	x0, x0, #0x220
  410144:	ldr	x0, [x0]
  410148:	bl	409f40 <path_is_absolute@plt>
  41014c:	and	w0, w0, #0xff
  410150:	eor	w0, w0, #0x1
  410154:	and	w0, w0, #0xff
  410158:	cmp	w0, #0x0
  41015c:	b.eq	410200 <config_parse@plt+0x5050>  // b.none
  410160:	mov	w0, #0x3                   	// #3
  410164:	str	w0, [sp, #268]
  410168:	mov	w0, #0x16                  	// #22
  41016c:	movk	w0, #0x4000, lsl #16
  410170:	str	w0, [sp, #272]
  410174:	str	wzr, [sp, #276]
  410178:	ldr	w0, [sp, #276]
  41017c:	bl	40b180 <log_get_max_level_realm@plt>
  410180:	mov	w1, w0
  410184:	ldr	w0, [sp, #268]
  410188:	and	w0, w0, #0x7
  41018c:	cmp	w1, w0
  410190:	b.lt	4101e8 <config_parse@plt+0x5038>  // b.tstop
  410194:	ldr	w0, [sp, #276]
  410198:	lsl	w1, w0, #10
  41019c:	ldr	w0, [sp, #268]
  4101a0:	orr	w7, w1, w0
  4101a4:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  4101a8:	add	x1, x0, #0xbab
  4101ac:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  4101b0:	add	x0, x0, #0x220
  4101b4:	ldr	x0, [x0]
  4101b8:	mov	x6, x0
  4101bc:	adrp	x0, 44c000 <config_parse@plt+0x40e50>
  4101c0:	add	x5, x0, #0xe48
  4101c4:	adrp	x0, 451000 <config_parse@plt+0x45e50>
  4101c8:	add	x4, x0, #0x9d8
  4101cc:	mov	w3, #0x4f3                 	// #1267
  4101d0:	mov	x2, x1
  4101d4:	ldr	w1, [sp, #272]
  4101d8:	mov	w0, w7
  4101dc:	bl	40a790 <log_internal_realm@plt>
  4101e0:	mov	w19, w0
  4101e4:	b	41142c <config_parse@plt+0x627c>
  4101e8:	ldr	w0, [sp, #272]
  4101ec:	cmp	w0, #0x0
  4101f0:	cneg	w0, w0, lt  // lt = tstop
  4101f4:	and	w0, w0, #0xff
  4101f8:	neg	w19, w0
  4101fc:	b	41142c <config_parse@plt+0x627c>
  410200:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  410204:	add	x0, x0, #0x220
  410208:	ldr	x0, [x0]
  41020c:	mov	x1, x0
  410210:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  410214:	add	x0, x0, #0x248
  410218:	bl	4099f0 <free_and_strdup@plt>
  41021c:	str	w0, [sp, #64]
  410220:	ldr	w0, [sp, #64]
  410224:	cmp	w0, #0x0
  410228:	b.ge	410250 <config_parse@plt+0x50a0>  // b.tcont
  41022c:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  410230:	add	x1, x0, #0xbab
  410234:	adrp	x0, 451000 <config_parse@plt+0x45e50>
  410238:	add	x3, x0, #0x9d8
  41023c:	mov	w2, #0x4f8                 	// #1272
  410240:	mov	w0, #0x0                   	// #0
  410244:	bl	40b0b0 <log_oom_internal@plt>
  410248:	mov	w19, w0
  41024c:	b	41142c <config_parse@plt+0x627c>
  410250:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  410254:	add	x0, x0, #0x368
  410258:	ldr	x0, [x0]
  41025c:	orr	x1, x0, #0x1000
  410260:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  410264:	add	x0, x0, #0x368
  410268:	str	x1, [x0]
  41026c:	b	411244 <config_parse@plt+0x6094>
  410270:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  410274:	add	x0, x0, #0x220
  410278:	ldr	x0, [x0]
  41027c:	mov	x2, x0
  410280:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  410284:	add	x1, x0, #0x258
  410288:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  41028c:	add	x0, x0, #0x250
  410290:	bl	433784 <config_parse@plt+0x285d4>
  410294:	str	w0, [sp, #64]
  410298:	ldr	w0, [sp, #64]
  41029c:	cmp	w0, #0x0
  4102a0:	b.ge	410340 <config_parse@plt+0x5190>  // b.tcont
  4102a4:	mov	w0, #0x3                   	// #3
  4102a8:	str	w0, [sp, #256]
  4102ac:	ldr	w0, [sp, #64]
  4102b0:	str	w0, [sp, #260]
  4102b4:	str	wzr, [sp, #264]
  4102b8:	ldr	w0, [sp, #264]
  4102bc:	bl	40b180 <log_get_max_level_realm@plt>
  4102c0:	mov	w1, w0
  4102c4:	ldr	w0, [sp, #256]
  4102c8:	and	w0, w0, #0x7
  4102cc:	cmp	w1, w0
  4102d0:	b.lt	410328 <config_parse@plt+0x5178>  // b.tstop
  4102d4:	ldr	w0, [sp, #264]
  4102d8:	lsl	w1, w0, #10
  4102dc:	ldr	w0, [sp, #256]
  4102e0:	orr	w7, w1, w0
  4102e4:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  4102e8:	add	x1, x0, #0xbab
  4102ec:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  4102f0:	add	x0, x0, #0x220
  4102f4:	ldr	x0, [x0]
  4102f8:	mov	x6, x0
  4102fc:	adrp	x0, 44c000 <config_parse@plt+0x40e50>
  410300:	add	x5, x0, #0xe78
  410304:	adrp	x0, 451000 <config_parse@plt+0x45e50>
  410308:	add	x4, x0, #0x9d8
  41030c:	mov	w3, #0x500                 	// #1280
  410310:	mov	x2, x1
  410314:	ldr	w1, [sp, #260]
  410318:	mov	w0, w7
  41031c:	bl	40a790 <log_internal_realm@plt>
  410320:	mov	w19, w0
  410324:	b	41142c <config_parse@plt+0x627c>
  410328:	ldr	w0, [sp, #260]
  41032c:	cmp	w0, #0x0
  410330:	cneg	w0, w0, lt  // lt = tstop
  410334:	and	w0, w0, #0xff
  410338:	neg	w19, w0
  41033c:	b	41142c <config_parse@plt+0x627c>
  410340:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  410344:	add	x0, x0, #0x368
  410348:	ldr	x0, [x0]
  41034c:	orr	x1, x0, #0x8000
  410350:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  410354:	add	x0, x0, #0x368
  410358:	str	x1, [x0]
  41035c:	b	411244 <config_parse@plt+0x6094>
  410360:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  410364:	add	x0, x0, #0x220
  410368:	ldr	x0, [x0]
  41036c:	bl	409880 <parse_boolean@plt>
  410370:	str	w0, [sp, #64]
  410374:	ldr	w0, [sp, #64]
  410378:	cmp	w0, #0x0
  41037c:	b.ge	410420 <config_parse@plt+0x5270>  // b.tcont
  410380:	mov	w0, #0x3                   	// #3
  410384:	str	w0, [sp, #244]
  410388:	mov	w0, #0x16                  	// #22
  41038c:	movk	w0, #0x4000, lsl #16
  410390:	str	w0, [sp, #248]
  410394:	str	wzr, [sp, #252]
  410398:	ldr	w0, [sp, #252]
  41039c:	bl	40b180 <log_get_max_level_realm@plt>
  4103a0:	mov	w1, w0
  4103a4:	ldr	w0, [sp, #244]
  4103a8:	and	w0, w0, #0x7
  4103ac:	cmp	w1, w0
  4103b0:	b.lt	410408 <config_parse@plt+0x5258>  // b.tstop
  4103b4:	ldr	w0, [sp, #252]
  4103b8:	lsl	w1, w0, #10
  4103bc:	ldr	w0, [sp, #244]
  4103c0:	orr	w7, w1, w0
  4103c4:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  4103c8:	add	x1, x0, #0xbab
  4103cc:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  4103d0:	add	x0, x0, #0x220
  4103d4:	ldr	x0, [x0]
  4103d8:	mov	x6, x0
  4103dc:	adrp	x0, 44c000 <config_parse@plt+0x40e50>
  4103e0:	add	x5, x0, #0xea8
  4103e4:	adrp	x0, 451000 <config_parse@plt+0x45e50>
  4103e8:	add	x4, x0, #0x9d8
  4103ec:	mov	w3, #0x508                 	// #1288
  4103f0:	mov	x2, x1
  4103f4:	ldr	w1, [sp, #248]
  4103f8:	mov	w0, w7
  4103fc:	bl	40a790 <log_internal_realm@plt>
  410400:	mov	w19, w0
  410404:	b	41142c <config_parse@plt+0x627c>
  410408:	ldr	w0, [sp, #248]
  41040c:	cmp	w0, #0x0
  410410:	cneg	w0, w0, lt  // lt = tstop
  410414:	and	w0, w0, #0xff
  410418:	neg	w19, w0
  41041c:	b	41142c <config_parse@plt+0x627c>
  410420:	ldr	w0, [sp, #64]
  410424:	cmp	w0, #0x0
  410428:	cset	w0, ne  // ne = any
  41042c:	and	w1, w0, #0xff
  410430:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  410434:	add	x0, x0, #0x378
  410438:	strb	w1, [x0]
  41043c:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  410440:	add	x0, x0, #0x368
  410444:	ldr	x0, [x0]
  410448:	orr	x1, x0, #0x4000
  41044c:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  410450:	add	x0, x0, #0x368
  410454:	str	x1, [x0]
  410458:	b	411244 <config_parse@plt+0x6094>
  41045c:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  410460:	add	x0, x0, #0x220
  410464:	ldr	x20, [x0]
  410468:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  41046c:	add	x0, x0, #0x220
  410470:	ldr	x0, [x0]
  410474:	bl	40b010 <strlen@plt>
  410478:	mov	x4, x0
  41047c:	add	x1, sp, #0x2e8
  410480:	add	x0, sp, #0x278
  410484:	mov	x3, x1
  410488:	mov	x2, x0
  41048c:	mov	x1, x4
  410490:	mov	x0, x20
  410494:	bl	40bc74 <config_parse@plt+0xac4>
  410498:	str	w0, [sp, #64]
  41049c:	ldr	w0, [sp, #64]
  4104a0:	cmp	w0, #0x0
  4104a4:	b.ge	410544 <config_parse@plt+0x5394>  // b.tcont
  4104a8:	mov	w0, #0x3                   	// #3
  4104ac:	str	w0, [sp, #232]
  4104b0:	ldr	w0, [sp, #64]
  4104b4:	str	w0, [sp, #236]
  4104b8:	str	wzr, [sp, #240]
  4104bc:	ldr	w0, [sp, #240]
  4104c0:	bl	40b180 <log_get_max_level_realm@plt>
  4104c4:	mov	w1, w0
  4104c8:	ldr	w0, [sp, #232]
  4104cc:	and	w0, w0, #0x7
  4104d0:	cmp	w1, w0
  4104d4:	b.lt	41052c <config_parse@plt+0x537c>  // b.tstop
  4104d8:	ldr	w0, [sp, #240]
  4104dc:	lsl	w1, w0, #10
  4104e0:	ldr	w0, [sp, #232]
  4104e4:	orr	w7, w1, w0
  4104e8:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  4104ec:	add	x1, x0, #0xbab
  4104f0:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  4104f4:	add	x0, x0, #0x220
  4104f8:	ldr	x0, [x0]
  4104fc:	mov	x6, x0
  410500:	adrp	x0, 44c000 <config_parse@plt+0x40e50>
  410504:	add	x5, x0, #0xef0
  410508:	adrp	x0, 451000 <config_parse@plt+0x45e50>
  41050c:	add	x4, x0, #0x9d8
  410510:	mov	w3, #0x514                 	// #1300
  410514:	mov	x2, x1
  410518:	ldr	w1, [sp, #236]
  41051c:	mov	w0, w7
  410520:	bl	40a790 <log_internal_realm@plt>
  410524:	mov	w19, w0
  410528:	b	41142c <config_parse@plt+0x627c>
  41052c:	ldr	w0, [sp, #236]
  410530:	cmp	w0, #0x0
  410534:	cneg	w0, w0, lt  // lt = tstop
  410538:	and	w0, w0, #0xff
  41053c:	neg	w19, w0
  410540:	b	41142c <config_parse@plt+0x627c>
  410544:	ldr	x0, [sp, #744]
  410548:	cmp	x0, #0xf
  41054c:	b.hi	4105f8 <config_parse@plt+0x5448>  // b.pmore
  410550:	ldr	x0, [sp, #632]
  410554:	bl	40ad70 <free@plt>
  410558:	mov	w0, #0x3                   	// #3
  41055c:	str	w0, [sp, #220]
  410560:	mov	w0, #0x16                  	// #22
  410564:	movk	w0, #0x4000, lsl #16
  410568:	str	w0, [sp, #224]
  41056c:	str	wzr, [sp, #228]
  410570:	ldr	w0, [sp, #228]
  410574:	bl	40b180 <log_get_max_level_realm@plt>
  410578:	mov	w1, w0
  41057c:	ldr	w0, [sp, #220]
  410580:	and	w0, w0, #0x7
  410584:	cmp	w1, w0
  410588:	b.lt	4105e0 <config_parse@plt+0x5430>  // b.tstop
  41058c:	ldr	w0, [sp, #228]
  410590:	lsl	w1, w0, #10
  410594:	ldr	w0, [sp, #220]
  410598:	orr	w7, w1, w0
  41059c:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  4105a0:	add	x1, x0, #0xbab
  4105a4:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  4105a8:	add	x0, x0, #0x220
  4105ac:	ldr	x0, [x0]
  4105b0:	mov	x6, x0
  4105b4:	adrp	x0, 44c000 <config_parse@plt+0x40e50>
  4105b8:	add	x5, x0, #0xf10
  4105bc:	adrp	x0, 451000 <config_parse@plt+0x45e50>
  4105c0:	add	x4, x0, #0x9d8
  4105c4:	mov	w3, #0x517                 	// #1303
  4105c8:	mov	x2, x1
  4105cc:	ldr	w1, [sp, #224]
  4105d0:	mov	w0, w7
  4105d4:	bl	40a790 <log_internal_realm@plt>
  4105d8:	mov	w19, w0
  4105dc:	b	41142c <config_parse@plt+0x627c>
  4105e0:	ldr	w0, [sp, #224]
  4105e4:	cmp	w0, #0x0
  4105e8:	cneg	w0, w0, lt  // lt = tstop
  4105ec:	and	w0, w0, #0xff
  4105f0:	neg	w19, w0
  4105f4:	b	41142c <config_parse@plt+0x627c>
  4105f8:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  4105fc:	add	x0, x0, #0x380
  410600:	ldr	x0, [x0]
  410604:	bl	40ad70 <free@plt>
  410608:	ldr	x1, [sp, #632]
  41060c:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  410610:	add	x0, x0, #0x380
  410614:	str	x1, [x0]
  410618:	ldr	x1, [sp, #744]
  41061c:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  410620:	add	x0, x0, #0x388
  410624:	str	x1, [x0]
  410628:	b	411244 <config_parse@plt+0x6094>
  41062c:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  410630:	add	x0, x0, #0x220
  410634:	ldr	x0, [x0]
  410638:	ldrb	w0, [x0]
  41063c:	cmp	w0, #0x7e
  410640:	cset	w0, eq  // eq = none
  410644:	strb	w0, [sp, #63]
  410648:	ldrb	w0, [sp, #63]
  41064c:	cmp	w0, #0x0
  410650:	b.eq	410668 <config_parse@plt+0x54b8>  // b.none
  410654:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  410658:	add	x0, x0, #0x220
  41065c:	ldr	x0, [x0]
  410660:	add	x0, x0, #0x1
  410664:	b	410674 <config_parse@plt+0x54c4>
  410668:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  41066c:	add	x0, x0, #0x220
  410670:	ldr	x0, [x0]
  410674:	str	x0, [sp, #632]
  410678:	str	xzr, [sp, #744]
  41067c:	add	x1, sp, #0x2e8
  410680:	add	x0, sp, #0x278
  410684:	mov	w3, #0x0                   	// #0
  410688:	mov	x2, #0x0                   	// #0
  41068c:	bl	40aac0 <extract_first_word@plt>
  410690:	str	w0, [sp, #64]
  410694:	ldr	w0, [sp, #64]
  410698:	cmp	w0, #0x0
  41069c:	b.ne	4106a8 <config_parse@plt+0x54f8>  // b.any
  4106a0:	mov	w20, #0x0                   	// #0
  4106a4:	b	4107f0 <config_parse@plt+0x5640>
  4106a8:	ldr	w0, [sp, #64]
  4106ac:	cmn	w0, #0xc
  4106b0:	b.ne	4106dc <config_parse@plt+0x552c>  // b.any
  4106b4:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  4106b8:	add	x1, x0, #0xbab
  4106bc:	adrp	x0, 451000 <config_parse@plt+0x45e50>
  4106c0:	add	x3, x0, #0x9d8
  4106c4:	mov	w2, #0x52e                 	// #1326
  4106c8:	mov	w0, #0x0                   	// #0
  4106cc:	bl	40b0b0 <log_oom_internal@plt>
  4106d0:	mov	w19, w0
  4106d4:	mov	w20, #0x1                   	// #1
  4106d8:	b	4107f0 <config_parse@plt+0x5640>
  4106dc:	ldr	w0, [sp, #64]
  4106e0:	cmp	w0, #0x0
  4106e4:	b.ge	410778 <config_parse@plt+0x55c8>  // b.tcont
  4106e8:	mov	w0, #0x3                   	// #3
  4106ec:	str	w0, [sp, #208]
  4106f0:	ldr	w0, [sp, #64]
  4106f4:	str	w0, [sp, #212]
  4106f8:	str	wzr, [sp, #216]
  4106fc:	ldr	w0, [sp, #216]
  410700:	bl	40b180 <log_get_max_level_realm@plt>
  410704:	mov	w1, w0
  410708:	ldr	w0, [sp, #208]
  41070c:	and	w0, w0, #0x7
  410710:	cmp	w1, w0
  410714:	b.lt	41075c <config_parse@plt+0x55ac>  // b.tstop
  410718:	ldr	w0, [sp, #216]
  41071c:	lsl	w1, w0, #10
  410720:	ldr	w0, [sp, #208]
  410724:	orr	w6, w1, w0
  410728:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  41072c:	add	x1, x0, #0xbab
  410730:	adrp	x0, 44c000 <config_parse@plt+0x40e50>
  410734:	add	x5, x0, #0xf40
  410738:	adrp	x0, 451000 <config_parse@plt+0x45e50>
  41073c:	add	x4, x0, #0x9d8
  410740:	mov	w3, #0x530                 	// #1328
  410744:	mov	x2, x1
  410748:	ldr	w1, [sp, #212]
  41074c:	mov	w0, w6
  410750:	bl	40a790 <log_internal_realm@plt>
  410754:	mov	w19, w0
  410758:	b	410770 <config_parse@plt+0x55c0>
  41075c:	ldr	w0, [sp, #212]
  410760:	cmp	w0, #0x0
  410764:	cneg	w0, w0, lt  // lt = tstop
  410768:	and	w0, w0, #0xff
  41076c:	neg	w19, w0
  410770:	mov	w20, #0x1                   	// #1
  410774:	b	4107f0 <config_parse@plt+0x5640>
  410778:	ldrb	w0, [sp, #63]
  41077c:	cmp	w0, #0x0
  410780:	b.eq	4107a0 <config_parse@plt+0x55f0>  // b.none
  410784:	ldr	x0, [sp, #744]
  410788:	mov	x1, x0
  41078c:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  410790:	add	x0, x0, #0x398
  410794:	bl	40a340 <strv_extend@plt>
  410798:	str	w0, [sp, #64]
  41079c:	b	4107b8 <config_parse@plt+0x5608>
  4107a0:	ldr	x0, [sp, #744]
  4107a4:	mov	x1, x0
  4107a8:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  4107ac:	add	x0, x0, #0x390
  4107b0:	bl	40a340 <strv_extend@plt>
  4107b4:	str	w0, [sp, #64]
  4107b8:	ldr	w0, [sp, #64]
  4107bc:	cmp	w0, #0x0
  4107c0:	b.ge	4107ec <config_parse@plt+0x563c>  // b.tcont
  4107c4:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  4107c8:	add	x1, x0, #0xbab
  4107cc:	adrp	x0, 451000 <config_parse@plt+0x45e50>
  4107d0:	add	x3, x0, #0x9d8
  4107d4:	mov	w2, #0x537                 	// #1335
  4107d8:	mov	w0, #0x0                   	// #0
  4107dc:	bl	40b0b0 <log_oom_internal@plt>
  4107e0:	mov	w19, w0
  4107e4:	mov	w20, #0x1                   	// #1
  4107e8:	b	4107f0 <config_parse@plt+0x5640>
  4107ec:	mov	w20, #0x2                   	// #2
  4107f0:	add	x0, sp, #0x2e8
  4107f4:	bl	40b510 <config_parse@plt+0x360>
  4107f8:	cmp	w20, #0x0
  4107fc:	b.eq	41080c <config_parse@plt+0x565c>  // b.none
  410800:	cmp	w20, #0x2
  410804:	b.ne	41142c <config_parse@plt+0x627c>  // b.any
  410808:	b	410678 <config_parse@plt+0x54c8>
  41080c:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  410810:	add	x0, x0, #0x368
  410814:	ldr	x0, [x0]
  410818:	orr	x1, x0, #0x10000
  41081c:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  410820:	add	x0, x0, #0x368
  410824:	str	x1, [x0]
  410828:	b	411244 <config_parse@plt+0x6094>
  41082c:	str	xzr, [sp, #744]
  410830:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  410834:	add	x0, x0, #0x220
  410838:	ldr	x2, [x0]
  41083c:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  410840:	add	x1, x0, #0xb48
  410844:	mov	x0, x2
  410848:	bl	40aa20 <strcmp@plt>
  41084c:	cmp	w0, #0x0
  410850:	b.ne	4108f0 <config_parse@plt+0x5740>  // b.any
  410854:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  410858:	add	x0, x0, #0x210
  41085c:	ldr	x0, [x0]
  410860:	bl	40aad0 <flockfile@plt>
  410864:	str	wzr, [sp, #80]
  410868:	b	4108c8 <config_parse@plt+0x5718>
  41086c:	ldr	w0, [sp, #80]
  410870:	bl	409990 <rlimit_to_string@plt>
  410874:	str	x0, [sp, #696]
  410878:	ldr	x0, [sp, #696]
  41087c:	cmp	x0, #0x0
  410880:	b.eq	4108b8 <config_parse@plt+0x5708>  // b.none
  410884:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  410888:	add	x0, x0, #0x210
  41088c:	ldr	x0, [x0]
  410890:	mov	x1, x0
  410894:	ldr	x0, [sp, #696]
  410898:	bl	40add0 <fputs_unlocked@plt>
  41089c:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  4108a0:	add	x0, x0, #0x210
  4108a4:	ldr	x0, [x0]
  4108a8:	mov	x1, x0
  4108ac:	mov	w0, #0xa                   	// #10
  4108b0:	bl	40a7e0 <fputc_unlocked@plt>
  4108b4:	b	4108bc <config_parse@plt+0x570c>
  4108b8:	nop
  4108bc:	ldr	w0, [sp, #80]
  4108c0:	add	w0, w0, #0x1
  4108c4:	str	w0, [sp, #80]
  4108c8:	ldr	w0, [sp, #80]
  4108cc:	cmp	w0, #0xf
  4108d0:	b.le	41086c <config_parse@plt+0x56bc>
  4108d4:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  4108d8:	add	x0, x0, #0x210
  4108dc:	ldr	x0, [x0]
  4108e0:	bl	40a3e0 <funlockfile@plt>
  4108e4:	mov	w19, #0x0                   	// #0
  4108e8:	mov	w20, #0x0                   	// #0
  4108ec:	b	410c3c <config_parse@plt+0x5a8c>
  4108f0:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  4108f4:	add	x0, x0, #0x220
  4108f8:	ldr	x0, [x0]
  4108fc:	mov	w1, #0x3d                  	// #61
  410900:	bl	40abe0 <strchr@plt>
  410904:	str	x0, [sp, #688]
  410908:	ldr	x0, [sp, #688]
  41090c:	cmp	x0, #0x0
  410910:	b.ne	4109a8 <config_parse@plt+0x57f8>  // b.any
  410914:	mov	w0, #0x3                   	// #3
  410918:	str	w0, [sp, #196]
  41091c:	mov	w0, #0x16                  	// #22
  410920:	movk	w0, #0x4000, lsl #16
  410924:	str	w0, [sp, #200]
  410928:	str	wzr, [sp, #204]
  41092c:	ldr	w0, [sp, #204]
  410930:	bl	40b180 <log_get_max_level_realm@plt>
  410934:	mov	w1, w0
  410938:	ldr	w0, [sp, #196]
  41093c:	and	w0, w0, #0x7
  410940:	cmp	w1, w0
  410944:	b.lt	41098c <config_parse@plt+0x57dc>  // b.tstop
  410948:	ldr	w0, [sp, #204]
  41094c:	lsl	w1, w0, #10
  410950:	ldr	w0, [sp, #196]
  410954:	orr	w6, w1, w0
  410958:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  41095c:	add	x1, x0, #0xbab
  410960:	adrp	x0, 44c000 <config_parse@plt+0x40e50>
  410964:	add	x5, x0, #0xf68
  410968:	adrp	x0, 451000 <config_parse@plt+0x45e50>
  41096c:	add	x4, x0, #0x9d8
  410970:	mov	w3, #0x54a                 	// #1354
  410974:	mov	x2, x1
  410978:	ldr	w1, [sp, #200]
  41097c:	mov	w0, w6
  410980:	bl	40a790 <log_internal_realm@plt>
  410984:	mov	w19, w0
  410988:	b	4109a0 <config_parse@plt+0x57f0>
  41098c:	ldr	w0, [sp, #200]
  410990:	cmp	w0, #0x0
  410994:	cneg	w0, w0, lt  // lt = tstop
  410998:	and	w0, w0, #0xff
  41099c:	neg	w19, w0
  4109a0:	mov	w20, #0x0                   	// #0
  4109a4:	b	410c3c <config_parse@plt+0x5a8c>
  4109a8:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  4109ac:	add	x0, x0, #0x220
  4109b0:	ldr	x2, [x0]
  4109b4:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  4109b8:	add	x0, x0, #0x220
  4109bc:	ldr	x0, [x0]
  4109c0:	ldr	x1, [sp, #688]
  4109c4:	sub	x0, x1, x0
  4109c8:	mov	x1, x0
  4109cc:	mov	x0, x2
  4109d0:	bl	40a3f0 <strndup@plt>
  4109d4:	str	x0, [sp, #744]
  4109d8:	ldr	x0, [sp, #744]
  4109dc:	cmp	x0, #0x0
  4109e0:	b.ne	410a0c <config_parse@plt+0x585c>  // b.any
  4109e4:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  4109e8:	add	x1, x0, #0xbab
  4109ec:	adrp	x0, 451000 <config_parse@plt+0x45e50>
  4109f0:	add	x3, x0, #0x9d8
  4109f4:	mov	w2, #0x54f                 	// #1359
  4109f8:	mov	w0, #0x0                   	// #0
  4109fc:	bl	40b0b0 <log_oom_internal@plt>
  410a00:	mov	w19, w0
  410a04:	mov	w20, #0x0                   	// #0
  410a08:	b	410c3c <config_parse@plt+0x5a8c>
  410a0c:	ldr	x0, [sp, #744]
  410a10:	bl	40aea0 <rlimit_from_string_harder@plt>
  410a14:	str	w0, [sp, #168]
  410a18:	ldr	w0, [sp, #168]
  410a1c:	cmp	w0, #0x0
  410a20:	b.ge	410ac0 <config_parse@plt+0x5910>  // b.tcont
  410a24:	mov	w0, #0x3                   	// #3
  410a28:	str	w0, [sp, #184]
  410a2c:	mov	w0, #0x16                  	// #22
  410a30:	movk	w0, #0x4000, lsl #16
  410a34:	str	w0, [sp, #188]
  410a38:	str	wzr, [sp, #192]
  410a3c:	ldr	w0, [sp, #192]
  410a40:	bl	40b180 <log_get_max_level_realm@plt>
  410a44:	mov	w1, w0
  410a48:	ldr	w0, [sp, #184]
  410a4c:	and	w0, w0, #0x7
  410a50:	cmp	w1, w0
  410a54:	b.lt	410aa4 <config_parse@plt+0x58f4>  // b.tstop
  410a58:	ldr	w0, [sp, #192]
  410a5c:	lsl	w1, w0, #10
  410a60:	ldr	w0, [sp, #184]
  410a64:	orr	w7, w1, w0
  410a68:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  410a6c:	add	x1, x0, #0xbab
  410a70:	ldr	x0, [sp, #744]
  410a74:	mov	x6, x0
  410a78:	adrp	x0, 44c000 <config_parse@plt+0x40e50>
  410a7c:	add	x5, x0, #0xf90
  410a80:	adrp	x0, 451000 <config_parse@plt+0x45e50>
  410a84:	add	x4, x0, #0x9d8
  410a88:	mov	w3, #0x553                 	// #1363
  410a8c:	mov	x2, x1
  410a90:	ldr	w1, [sp, #188]
  410a94:	mov	w0, w7
  410a98:	bl	40a790 <log_internal_realm@plt>
  410a9c:	mov	w19, w0
  410aa0:	b	410ab8 <config_parse@plt+0x5908>
  410aa4:	ldr	w0, [sp, #188]
  410aa8:	cmp	w0, #0x0
  410aac:	cneg	w0, w0, lt  // lt = tstop
  410ab0:	and	w0, w0, #0xff
  410ab4:	neg	w19, w0
  410ab8:	mov	w20, #0x0                   	// #0
  410abc:	b	410c3c <config_parse@plt+0x5a8c>
  410ac0:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  410ac4:	add	x0, x0, #0x3a0
  410ac8:	ldrsw	x1, [sp, #168]
  410acc:	ldr	x0, [x0, x1, lsl #3]
  410ad0:	cmp	x0, #0x0
  410ad4:	b.ne	410b38 <config_parse@plt+0x5988>  // b.any
  410ad8:	mov	x1, #0x10                  	// #16
  410adc:	mov	x0, #0x1                   	// #1
  410ae0:	bl	40ab30 <calloc@plt>
  410ae4:	mov	x2, x0
  410ae8:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  410aec:	add	x0, x0, #0x3a0
  410af0:	ldrsw	x1, [sp, #168]
  410af4:	str	x2, [x0, x1, lsl #3]
  410af8:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  410afc:	add	x0, x0, #0x3a0
  410b00:	ldrsw	x1, [sp, #168]
  410b04:	ldr	x0, [x0, x1, lsl #3]
  410b08:	cmp	x0, #0x0
  410b0c:	b.ne	410b38 <config_parse@plt+0x5988>  // b.any
  410b10:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  410b14:	add	x1, x0, #0xbab
  410b18:	adrp	x0, 451000 <config_parse@plt+0x45e50>
  410b1c:	add	x3, x0, #0x9d8
  410b20:	mov	w2, #0x559                 	// #1369
  410b24:	mov	w0, #0x0                   	// #0
  410b28:	bl	40b0b0 <log_oom_internal@plt>
  410b2c:	mov	w19, w0
  410b30:	mov	w20, #0x0                   	// #0
  410b34:	b	410c3c <config_parse@plt+0x5a8c>
  410b38:	ldr	x0, [sp, #688]
  410b3c:	add	x3, x0, #0x1
  410b40:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  410b44:	add	x0, x0, #0x3a0
  410b48:	ldrsw	x1, [sp, #168]
  410b4c:	ldr	x0, [x0, x1, lsl #3]
  410b50:	mov	x2, x0
  410b54:	mov	x1, x3
  410b58:	ldr	w0, [sp, #168]
  410b5c:	bl	40a860 <rlimit_parse@plt>
  410b60:	str	w0, [sp, #64]
  410b64:	ldr	w0, [sp, #64]
  410b68:	cmp	w0, #0x0
  410b6c:	b.ge	410c0c <config_parse@plt+0x5a5c>  // b.tcont
  410b70:	mov	w0, #0x3                   	// #3
  410b74:	str	w0, [sp, #172]
  410b78:	ldr	w0, [sp, #64]
  410b7c:	str	w0, [sp, #176]
  410b80:	str	wzr, [sp, #180]
  410b84:	ldr	w0, [sp, #180]
  410b88:	bl	40b180 <log_get_max_level_realm@plt>
  410b8c:	mov	w1, w0
  410b90:	ldr	w0, [sp, #172]
  410b94:	and	w0, w0, #0x7
  410b98:	cmp	w1, w0
  410b9c:	b.lt	410bf0 <config_parse@plt+0x5a40>  // b.tstop
  410ba0:	ldr	w0, [sp, #180]
  410ba4:	lsl	w1, w0, #10
  410ba8:	ldr	w0, [sp, #172]
  410bac:	orr	w7, w1, w0
  410bb0:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  410bb4:	add	x1, x0, #0xbab
  410bb8:	ldr	x0, [sp, #688]
  410bbc:	add	x0, x0, #0x1
  410bc0:	mov	x6, x0
  410bc4:	adrp	x0, 44c000 <config_parse@plt+0x40e50>
  410bc8:	add	x5, x0, #0xfb0
  410bcc:	adrp	x0, 451000 <config_parse@plt+0x45e50>
  410bd0:	add	x4, x0, #0x9d8
  410bd4:	mov	w3, #0x55e                 	// #1374
  410bd8:	mov	x2, x1
  410bdc:	ldr	w1, [sp, #176]
  410be0:	mov	w0, w7
  410be4:	bl	40a790 <log_internal_realm@plt>
  410be8:	mov	w19, w0
  410bec:	b	410c04 <config_parse@plt+0x5a54>
  410bf0:	ldr	w0, [sp, #176]
  410bf4:	cmp	w0, #0x0
  410bf8:	cneg	w0, w0, lt  // lt = tstop
  410bfc:	and	w0, w0, #0xff
  410c00:	neg	w19, w0
  410c04:	mov	w20, #0x0                   	// #0
  410c08:	b	410c3c <config_parse@plt+0x5a8c>
  410c0c:	ldr	w0, [sp, #168]
  410c10:	mov	x1, #0x40000000            	// #1073741824
  410c14:	lsl	x1, x1, x0
  410c18:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  410c1c:	add	x0, x0, #0x368
  410c20:	ldr	x0, [x0]
  410c24:	orr	x1, x1, x0
  410c28:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  410c2c:	add	x0, x0, #0x368
  410c30:	str	x1, [x0]
  410c34:	mov	w20, #0x1                   	// #1
  410c38:	nop
  410c3c:	add	x0, sp, #0x2e8
  410c40:	bl	40b510 <config_parse@plt+0x360>
  410c44:	cmp	w20, #0x0
  410c48:	b.eq	41142c <config_parse@plt+0x627c>  // b.none
  410c4c:	b	411244 <config_parse@plt+0x6094>
  410c50:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  410c54:	add	x0, x0, #0x220
  410c58:	ldr	x2, [x0]
  410c5c:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  410c60:	add	x1, x0, #0x424
  410c64:	mov	x0, x2
  410c68:	bl	40a040 <parse_oom_score_adjust@plt>
  410c6c:	str	w0, [sp, #64]
  410c70:	ldr	w0, [sp, #64]
  410c74:	cmp	w0, #0x0
  410c78:	b.ge	410d18 <config_parse@plt+0x5b68>  // b.tcont
  410c7c:	mov	w0, #0x3                   	// #3
  410c80:	str	w0, [sp, #132]
  410c84:	ldr	w0, [sp, #64]
  410c88:	str	w0, [sp, #136]
  410c8c:	str	wzr, [sp, #140]
  410c90:	ldr	w0, [sp, #140]
  410c94:	bl	40b180 <log_get_max_level_realm@plt>
  410c98:	mov	w1, w0
  410c9c:	ldr	w0, [sp, #132]
  410ca0:	and	w0, w0, #0x7
  410ca4:	cmp	w1, w0
  410ca8:	b.lt	410d00 <config_parse@plt+0x5b50>  // b.tstop
  410cac:	ldr	w0, [sp, #140]
  410cb0:	lsl	w1, w0, #10
  410cb4:	ldr	w0, [sp, #132]
  410cb8:	orr	w7, w1, w0
  410cbc:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  410cc0:	add	x1, x0, #0xbab
  410cc4:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  410cc8:	add	x0, x0, #0x220
  410ccc:	ldr	x0, [x0]
  410cd0:	mov	x6, x0
  410cd4:	adrp	x0, 44c000 <config_parse@plt+0x40e50>
  410cd8:	add	x5, x0, #0xfd8
  410cdc:	adrp	x0, 451000 <config_parse@plt+0x45e50>
  410ce0:	add	x4, x0, #0x9d8
  410ce4:	mov	w3, #0x567                 	// #1383
  410ce8:	mov	x2, x1
  410cec:	ldr	w1, [sp, #136]
  410cf0:	mov	w0, w7
  410cf4:	bl	40a790 <log_internal_realm@plt>
  410cf8:	mov	w19, w0
  410cfc:	b	41142c <config_parse@plt+0x627c>
  410d00:	ldr	w0, [sp, #136]
  410d04:	cmp	w0, #0x0
  410d08:	cneg	w0, w0, lt  // lt = tstop
  410d0c:	and	w0, w0, #0xff
  410d10:	neg	w19, w0
  410d14:	b	41142c <config_parse@plt+0x627c>
  410d18:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  410d1c:	add	x0, x0, #0x428
  410d20:	mov	w1, #0x1                   	// #1
  410d24:	strb	w1, [x0]
  410d28:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  410d2c:	add	x0, x0, #0x368
  410d30:	ldr	x0, [x0]
  410d34:	orr	x1, x0, #0x80000
  410d38:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  410d3c:	add	x0, x0, #0x368
  410d40:	str	x1, [x0]
  410d44:	b	411244 <config_parse@plt+0x6094>
  410d48:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  410d4c:	add	x0, x0, #0x220
  410d50:	ldr	x0, [x0]
  410d54:	add	x1, sp, #0x2e8
  410d58:	bl	40baac <config_parse@plt+0x8fc>
  410d5c:	str	w0, [sp, #64]
  410d60:	ldr	w0, [sp, #64]
  410d64:	cmp	w0, #0x0
  410d68:	b.ge	410e08 <config_parse@plt+0x5c58>  // b.tcont
  410d6c:	mov	w0, #0x3                   	// #3
  410d70:	str	w0, [sp, #120]
  410d74:	ldr	w0, [sp, #64]
  410d78:	str	w0, [sp, #124]
  410d7c:	str	wzr, [sp, #128]
  410d80:	ldr	w0, [sp, #128]
  410d84:	bl	40b180 <log_get_max_level_realm@plt>
  410d88:	mov	w1, w0
  410d8c:	ldr	w0, [sp, #120]
  410d90:	and	w0, w0, #0x7
  410d94:	cmp	w1, w0
  410d98:	b.lt	410df0 <config_parse@plt+0x5c40>  // b.tstop
  410d9c:	ldr	w0, [sp, #128]
  410da0:	lsl	w1, w0, #10
  410da4:	ldr	w0, [sp, #120]
  410da8:	orr	w7, w1, w0
  410dac:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  410db0:	add	x1, x0, #0xbab
  410db4:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  410db8:	add	x0, x0, #0x220
  410dbc:	ldr	x0, [x0]
  410dc0:	mov	x6, x0
  410dc4:	adrp	x0, 44d000 <config_parse@plt+0x41e50>
  410dc8:	add	x5, x0, #0x10
  410dcc:	adrp	x0, 451000 <config_parse@plt+0x45e50>
  410dd0:	add	x4, x0, #0x9d8
  410dd4:	mov	w3, #0x572                 	// #1394
  410dd8:	mov	x2, x1
  410ddc:	ldr	w1, [sp, #124]
  410de0:	mov	w0, w7
  410de4:	bl	40a790 <log_internal_realm@plt>
  410de8:	mov	w19, w0
  410dec:	b	41142c <config_parse@plt+0x627c>
  410df0:	ldr	w0, [sp, #124]
  410df4:	cmp	w0, #0x0
  410df8:	cneg	w0, w0, lt  // lt = tstop
  410dfc:	and	w0, w0, #0xff
  410e00:	neg	w19, w0
  410e04:	b	41142c <config_parse@plt+0x627c>
  410e08:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  410e0c:	add	x0, x0, #0x430
  410e10:	bl	40ba0c <config_parse@plt+0x85c>
  410e14:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  410e18:	add	x2, x0, #0x430
  410e1c:	add	x0, sp, #0x200
  410e20:	ldp	x0, x1, [x0, #232]
  410e24:	stp	x0, x1, [x2]
  410e28:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  410e2c:	add	x0, x0, #0x368
  410e30:	ldr	x0, [x0]
  410e34:	orr	x1, x0, #0x100000
  410e38:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  410e3c:	add	x0, x0, #0x368
  410e40:	str	x1, [x0]
  410e44:	b	411244 <config_parse@plt+0x6094>
  410e48:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  410e4c:	add	x0, x0, #0x220
  410e50:	ldr	x2, [x0]
  410e54:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  410e58:	add	x1, x0, #0xb48
  410e5c:	mov	x0, x2
  410e60:	bl	40aa20 <strcmp@plt>
  410e64:	cmp	w0, #0x0
  410e68:	b.ne	410f04 <config_parse@plt+0x5d54>  // b.any
  410e6c:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  410e70:	add	x0, x0, #0x210
  410e74:	ldr	x0, [x0]
  410e78:	bl	40aad0 <flockfile@plt>
  410e7c:	str	wzr, [sp, #84]
  410e80:	b	410ee0 <config_parse@plt+0x5d30>
  410e84:	ldr	w0, [sp, #84]
  410e88:	bl	448040 <config_parse@plt+0x3ce90>
  410e8c:	str	x0, [sp, #680]
  410e90:	ldr	x0, [sp, #680]
  410e94:	cmp	x0, #0x0
  410e98:	b.eq	410ed0 <config_parse@plt+0x5d20>  // b.none
  410e9c:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  410ea0:	add	x0, x0, #0x210
  410ea4:	ldr	x0, [x0]
  410ea8:	mov	x1, x0
  410eac:	ldr	x0, [sp, #680]
  410eb0:	bl	40add0 <fputs_unlocked@plt>
  410eb4:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  410eb8:	add	x0, x0, #0x210
  410ebc:	ldr	x0, [x0]
  410ec0:	mov	x1, x0
  410ec4:	mov	w0, #0xa                   	// #10
  410ec8:	bl	40a7e0 <fputc_unlocked@plt>
  410ecc:	b	410ed4 <config_parse@plt+0x5d24>
  410ed0:	nop
  410ed4:	ldr	w0, [sp, #84]
  410ed8:	add	w0, w0, #0x1
  410edc:	str	w0, [sp, #84]
  410ee0:	ldr	w0, [sp, #84]
  410ee4:	cmp	w0, #0x6
  410ee8:	b.le	410e84 <config_parse@plt+0x5cd4>
  410eec:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  410ef0:	add	x0, x0, #0x210
  410ef4:	ldr	x0, [x0]
  410ef8:	bl	40a3e0 <funlockfile@plt>
  410efc:	mov	w19, #0x0                   	// #0
  410f00:	b	41142c <config_parse@plt+0x627c>
  410f04:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  410f08:	add	x0, x0, #0x220
  410f0c:	ldr	x0, [x0]
  410f10:	bl	448080 <config_parse@plt+0x3ced0>
  410f14:	mov	w1, w0
  410f18:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  410f1c:	add	x0, x0, #0x7c
  410f20:	str	w1, [x0]
  410f24:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  410f28:	add	x0, x0, #0x7c
  410f2c:	ldr	w0, [x0]
  410f30:	cmp	w0, #0x0
  410f34:	b.ge	410fd8 <config_parse@plt+0x5e28>  // b.tcont
  410f38:	mov	w0, #0x3                   	// #3
  410f3c:	str	w0, [sp, #108]
  410f40:	mov	w0, #0x16                  	// #22
  410f44:	movk	w0, #0x4000, lsl #16
  410f48:	str	w0, [sp, #112]
  410f4c:	str	wzr, [sp, #116]
  410f50:	ldr	w0, [sp, #116]
  410f54:	bl	40b180 <log_get_max_level_realm@plt>
  410f58:	mov	w1, w0
  410f5c:	ldr	w0, [sp, #108]
  410f60:	and	w0, w0, #0x7
  410f64:	cmp	w1, w0
  410f68:	b.lt	410fc0 <config_parse@plt+0x5e10>  // b.tstop
  410f6c:	ldr	w0, [sp, #116]
  410f70:	lsl	w1, w0, #10
  410f74:	ldr	w0, [sp, #108]
  410f78:	orr	w7, w1, w0
  410f7c:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  410f80:	add	x1, x0, #0xbab
  410f84:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  410f88:	add	x0, x0, #0x220
  410f8c:	ldr	x0, [x0]
  410f90:	mov	x6, x0
  410f94:	adrp	x0, 44d000 <config_parse@plt+0x41e50>
  410f98:	add	x5, x0, #0x40
  410f9c:	adrp	x0, 451000 <config_parse@plt+0x45e50>
  410fa0:	add	x4, x0, #0x9d8
  410fa4:	mov	w3, #0x582                 	// #1410
  410fa8:	mov	x2, x1
  410fac:	ldr	w1, [sp, #112]
  410fb0:	mov	w0, w7
  410fb4:	bl	40a790 <log_internal_realm@plt>
  410fb8:	mov	w19, w0
  410fbc:	b	41142c <config_parse@plt+0x627c>
  410fc0:	ldr	w0, [sp, #112]
  410fc4:	cmp	w0, #0x0
  410fc8:	cneg	w0, w0, lt  // lt = tstop
  410fcc:	and	w0, w0, #0xff
  410fd0:	neg	w19, w0
  410fd4:	b	41142c <config_parse@plt+0x627c>
  410fd8:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  410fdc:	add	x0, x0, #0x368
  410fe0:	ldr	x0, [x0]
  410fe4:	orr	x1, x0, #0x200000
  410fe8:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  410fec:	add	x0, x0, #0x368
  410ff0:	str	x1, [x0]
  410ff4:	b	411244 <config_parse@plt+0x6094>
  410ff8:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  410ffc:	add	x0, x0, #0x220
  411000:	ldr	x2, [x0]
  411004:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  411008:	add	x1, x0, #0xb48
  41100c:	mov	x0, x2
  411010:	bl	40aa20 <strcmp@plt>
  411014:	cmp	w0, #0x0
  411018:	b.ne	4110b4 <config_parse@plt+0x5f04>  // b.any
  41101c:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  411020:	add	x0, x0, #0x210
  411024:	ldr	x0, [x0]
  411028:	bl	40aad0 <flockfile@plt>
  41102c:	str	wzr, [sp, #88]
  411030:	b	411090 <config_parse@plt+0x5ee0>
  411034:	ldr	w0, [sp, #88]
  411038:	bl	44867c <config_parse@plt+0x3d4cc>
  41103c:	str	x0, [sp, #672]
  411040:	ldr	x0, [sp, #672]
  411044:	cmp	x0, #0x0
  411048:	b.eq	411080 <config_parse@plt+0x5ed0>  // b.none
  41104c:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  411050:	add	x0, x0, #0x210
  411054:	ldr	x0, [x0]
  411058:	mov	x1, x0
  41105c:	ldr	x0, [sp, #672]
  411060:	bl	40add0 <fputs_unlocked@plt>
  411064:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  411068:	add	x0, x0, #0x210
  41106c:	ldr	x0, [x0]
  411070:	mov	x1, x0
  411074:	mov	w0, #0xa                   	// #10
  411078:	bl	40a7e0 <fputc_unlocked@plt>
  41107c:	b	411084 <config_parse@plt+0x5ed4>
  411080:	nop
  411084:	ldr	w0, [sp, #88]
  411088:	add	w0, w0, #0x1
  41108c:	str	w0, [sp, #88]
  411090:	ldr	w0, [sp, #88]
  411094:	cmp	w0, #0x5
  411098:	b.le	411034 <config_parse@plt+0x5e84>
  41109c:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  4110a0:	add	x0, x0, #0x210
  4110a4:	ldr	x0, [x0]
  4110a8:	bl	40a3e0 <funlockfile@plt>
  4110ac:	mov	w19, #0x0                   	// #0
  4110b0:	b	41142c <config_parse@plt+0x627c>
  4110b4:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  4110b8:	add	x0, x0, #0x220
  4110bc:	ldr	x0, [x0]
  4110c0:	bl	4486bc <config_parse@plt+0x3d50c>
  4110c4:	mov	w1, w0
  4110c8:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  4110cc:	add	x0, x0, #0x80
  4110d0:	str	w1, [x0]
  4110d4:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  4110d8:	add	x0, x0, #0x80
  4110dc:	ldr	w0, [x0]
  4110e0:	cmp	w0, #0x0
  4110e4:	b.ge	411188 <config_parse@plt+0x5fd8>  // b.tcont
  4110e8:	mov	w0, #0x3                   	// #3
  4110ec:	str	w0, [sp, #96]
  4110f0:	mov	w0, #0x16                  	// #22
  4110f4:	movk	w0, #0x4000, lsl #16
  4110f8:	str	w0, [sp, #100]
  4110fc:	str	wzr, [sp, #104]
  411100:	ldr	w0, [sp, #104]
  411104:	bl	40b180 <log_get_max_level_realm@plt>
  411108:	mov	w1, w0
  41110c:	ldr	w0, [sp, #96]
  411110:	and	w0, w0, #0x7
  411114:	cmp	w1, w0
  411118:	b.lt	411170 <config_parse@plt+0x5fc0>  // b.tstop
  41111c:	ldr	w0, [sp, #104]
  411120:	lsl	w1, w0, #10
  411124:	ldr	w0, [sp, #96]
  411128:	orr	w7, w1, w0
  41112c:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  411130:	add	x1, x0, #0xbab
  411134:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  411138:	add	x0, x0, #0x220
  41113c:	ldr	x0, [x0]
  411140:	mov	x6, x0
  411144:	adrp	x0, 44d000 <config_parse@plt+0x41e50>
  411148:	add	x5, x0, #0x70
  41114c:	adrp	x0, 451000 <config_parse@plt+0x45e50>
  411150:	add	x4, x0, #0x9d8
  411154:	mov	w3, #0x590                 	// #1424
  411158:	mov	x2, x1
  41115c:	ldr	w1, [sp, #100]
  411160:	mov	w0, w7
  411164:	bl	40a790 <log_internal_realm@plt>
  411168:	mov	w19, w0
  41116c:	b	41142c <config_parse@plt+0x627c>
  411170:	ldr	w0, [sp, #100]
  411174:	cmp	w0, #0x0
  411178:	cneg	w0, w0, lt  // lt = tstop
  41117c:	and	w0, w0, #0xff
  411180:	neg	w19, w0
  411184:	b	41142c <config_parse@plt+0x627c>
  411188:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  41118c:	add	x0, x0, #0x368
  411190:	ldr	x0, [x0]
  411194:	orr	x1, x0, #0x800000
  411198:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  41119c:	add	x0, x0, #0x368
  4111a0:	str	x1, [x0]
  4111a4:	b	411244 <config_parse@plt+0x6094>
  4111a8:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  4111ac:	add	x0, x0, #0x220
  4111b0:	ldr	x0, [x0]
  4111b4:	bl	40c71c <config_parse@plt+0x156c>
  4111b8:	str	w0, [sp, #64]
  4111bc:	ldr	w0, [sp, #64]
  4111c0:	cmp	w0, #0x0
  4111c4:	b.gt	411244 <config_parse@plt+0x6094>
  4111c8:	ldr	w19, [sp, #64]
  4111cc:	b	41142c <config_parse@plt+0x627c>
  4111d0:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  4111d4:	add	x0, x0, #0xba0
  4111d8:	bl	40c71c <config_parse@plt+0x156c>
  4111dc:	str	w0, [sp, #64]
  4111e0:	ldr	w0, [sp, #64]
  4111e4:	cmp	w0, #0x0
  4111e8:	b.gt	411244 <config_parse@plt+0x6094>
  4111ec:	ldr	w19, [sp, #64]
  4111f0:	b	41142c <config_parse@plt+0x627c>
  4111f4:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  4111f8:	add	x0, x0, #0x320
  4111fc:	ldr	w0, [x0]
  411200:	orr	w1, w0, #0x1
  411204:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  411208:	add	x0, x0, #0x320
  41120c:	str	w1, [x0]
  411210:	b	411244 <config_parse@plt+0x6094>
  411214:	mov	w19, #0xffffffea            	// #-22
  411218:	b	41142c <config_parse@plt+0x627c>
  41121c:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  411220:	add	x1, x0, #0xbab
  411224:	adrp	x0, 451000 <config_parse@plt+0x45e50>
  411228:	add	x4, x0, #0x9c8
  41122c:	mov	w3, #0x5ab                 	// #1451
  411230:	mov	x2, x1
  411234:	adrp	x0, 44d000 <config_parse@plt+0x41e50>
  411238:	add	x1, x0, #0x98
  41123c:	mov	w0, #0x0                   	// #0
  411240:	bl	409e80 <log_assert_failed_unreachable_realm@plt>
  411244:	mov	x4, #0x0                   	// #0
  411248:	adrp	x0, 451000 <config_parse@plt+0x45e50>
  41124c:	add	x3, x0, #0x9e8
  411250:	adrp	x0, 44d000 <config_parse@plt+0x41e50>
  411254:	add	x2, x0, #0xb0
  411258:	ldr	x1, [sp, #32]
  41125c:	ldr	w0, [sp, #44]
  411260:	bl	409e00 <getopt_long@plt>
  411264:	str	w0, [sp, #92]
  411268:	ldr	w0, [sp, #92]
  41126c:	cmp	w0, #0x0
  411270:	b.ge	40d984 <config_parse@plt+0x27d4>  // b.tcont
  411274:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  411278:	add	x0, x0, #0x218
  41127c:	ldr	w0, [x0]
  411280:	ldr	w1, [sp, #44]
  411284:	cmp	w1, w0
  411288:	b.le	411320 <config_parse@plt+0x6170>
  41128c:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  411290:	add	x0, x0, #0x370
  411294:	ldr	x0, [x0]
  411298:	bl	40a290 <strv_free@plt>
  41129c:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  4112a0:	add	x0, x0, #0x218
  4112a4:	ldr	w0, [x0]
  4112a8:	sxtw	x0, w0
  4112ac:	lsl	x0, x0, #3
  4112b0:	ldr	x1, [sp, #32]
  4112b4:	add	x0, x1, x0
  4112b8:	bl	40a2e0 <strv_copy@plt>
  4112bc:	mov	x1, x0
  4112c0:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  4112c4:	add	x0, x0, #0x370
  4112c8:	str	x1, [x0]
  4112cc:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  4112d0:	add	x0, x0, #0x370
  4112d4:	ldr	x0, [x0]
  4112d8:	cmp	x0, #0x0
  4112dc:	b.ne	411304 <config_parse@plt+0x6154>  // b.any
  4112e0:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  4112e4:	add	x1, x0, #0xbab
  4112e8:	adrp	x0, 451000 <config_parse@plt+0x45e50>
  4112ec:	add	x3, x0, #0x9d8
  4112f0:	mov	w2, #0x5b2                 	// #1458
  4112f4:	mov	w0, #0x0                   	// #0
  4112f8:	bl	40b0b0 <log_oom_internal@plt>
  4112fc:	mov	w19, w0
  411300:	b	41142c <config_parse@plt+0x627c>
  411304:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  411308:	add	x0, x0, #0x368
  41130c:	ldr	x0, [x0]
  411310:	orr	x1, x0, #0x1
  411314:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  411318:	add	x0, x0, #0x368
  41131c:	str	x1, [x0]
  411320:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  411324:	add	x0, x0, #0x2b8
  411328:	ldrb	w0, [x0]
  41132c:	cmp	w0, #0x0
  411330:	b.eq	411388 <config_parse@plt+0x61d8>  // b.none
  411334:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  411338:	add	x0, x0, #0x240
  41133c:	ldr	x0, [x0]
  411340:	cmp	x0, #0x0
  411344:	b.eq	411388 <config_parse@plt+0x61d8>  // b.none
  411348:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  41134c:	add	x0, x0, #0x238
  411350:	ldr	x0, [x0]
  411354:	cmp	x0, #0x0
  411358:	b.ne	411388 <config_parse@plt+0x61d8>  // b.any
  41135c:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  411360:	add	x0, x0, #0x240
  411364:	ldr	x0, [x0]
  411368:	str	x0, [sp, #664]
  41136c:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  411370:	add	x0, x0, #0x240
  411374:	str	xzr, [x0]
  411378:	ldr	x1, [sp, #664]
  41137c:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  411380:	add	x0, x0, #0x238
  411384:	str	x1, [x0]
  411388:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  41138c:	add	x0, x0, #0x10
  411390:	ldr	x1, [x0]
  411394:	ldr	x0, [sp, #640]
  411398:	orr	x1, x1, x0
  41139c:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  4113a0:	add	x0, x0, #0x2b0
  4113a4:	ldrb	w0, [x0]
  4113a8:	cmp	w0, #0x0
  4113ac:	b.eq	4113b8 <config_parse@plt+0x6208>  // b.none
  4113b0:	mov	x0, #0x1000                	// #4096
  4113b4:	b	4113bc <config_parse@plt+0x620c>
  4113b8:	mov	x0, #0x0                   	// #0
  4113bc:	orr	x1, x0, x1
  4113c0:	ldr	x0, [sp, #648]
  4113c4:	mvn	x0, x0
  4113c8:	and	x1, x1, x0
  4113cc:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  4113d0:	add	x0, x0, #0x10
  4113d4:	str	x1, [x0]
  4113d8:	bl	40d6a4 <config_parse@plt+0x24f4>
  4113dc:	str	w0, [sp, #64]
  4113e0:	ldr	w0, [sp, #64]
  4113e4:	cmp	w0, #0x0
  4113e8:	b.ge	4113f4 <config_parse@plt+0x6244>  // b.tcont
  4113ec:	ldr	w19, [sp, #64]
  4113f0:	b	41142c <config_parse@plt+0x627c>
  4113f4:	ldrb	w0, [sp, #62]
  4113f8:	cmp	w0, #0x0
  4113fc:	b.eq	41140c <config_parse@plt+0x625c>  // b.none
  411400:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  411404:	add	x0, x0, #0x368
  411408:	str	xzr, [x0]
  41140c:	ldrb	w0, [sp, #61]
  411410:	cmp	w0, #0x0
  411414:	b.eq	411428 <config_parse@plt+0x6278>  // b.none
  411418:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  41141c:	add	x0, x0, #0x368
  411420:	mov	x1, #0x3fffffffffff        	// #70368744177663
  411424:	str	x1, [x0]
  411428:	mov	w19, #0x1                   	// #1
  41142c:	mov	w1, w19
  411430:	adrp	x0, 46f000 <config_parse@plt+0x63e50>
  411434:	add	x0, x0, #0xe38
  411438:	ldr	x2, [sp, #760]
  41143c:	ldr	x0, [x0]
  411440:	eor	x0, x2, x0
  411444:	cmp	x0, #0x0
  411448:	b.eq	411450 <config_parse@plt+0x62a0>  // b.none
  41144c:	bl	40a440 <__stack_chk_fail@plt>
  411450:	mov	w0, w1
  411454:	ldp	x19, x20, [sp, #16]
  411458:	ldp	x29, x30, [sp]
  41145c:	add	sp, sp, #0x300
  411460:	ret
  411464:	stp	x29, x30, [sp, #-240]!
  411468:	mov	x29, sp
  41146c:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  411470:	add	x0, x0, #0x2b4
  411474:	ldr	w0, [x0]
  411478:	cmp	w0, #0x1
  41147c:	b.ne	411584 <config_parse@plt+0x63d4>  // b.any
  411480:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  411484:	add	x0, x0, #0x58
  411488:	ldr	w0, [x0]
  41148c:	cmn	w0, #0x1
  411490:	b.ne	411584 <config_parse@plt+0x63d4>  // b.any
  411494:	bl	409a70 <cg_all_unified@plt>
  411498:	str	w0, [sp, #32]
  41149c:	ldr	w0, [sp, #32]
  4114a0:	cmp	w0, #0x0
  4114a4:	b.ge	411530 <config_parse@plt+0x6380>  // b.tcont
  4114a8:	mov	w0, #0x3                   	// #3
  4114ac:	str	w0, [sp, #36]
  4114b0:	ldr	w0, [sp, #32]
  4114b4:	str	w0, [sp, #40]
  4114b8:	str	wzr, [sp, #44]
  4114bc:	ldr	w0, [sp, #44]
  4114c0:	bl	40b180 <log_get_max_level_realm@plt>
  4114c4:	mov	w1, w0
  4114c8:	ldr	w0, [sp, #36]
  4114cc:	and	w0, w0, #0x7
  4114d0:	cmp	w1, w0
  4114d4:	b.lt	411518 <config_parse@plt+0x6368>  // b.tstop
  4114d8:	ldr	w0, [sp, #44]
  4114dc:	lsl	w1, w0, #10
  4114e0:	ldr	w0, [sp, #36]
  4114e4:	orr	w6, w1, w0
  4114e8:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  4114ec:	add	x1, x0, #0xbab
  4114f0:	adrp	x0, 44c000 <config_parse@plt+0x40e50>
  4114f4:	add	x5, x0, #0x630
  4114f8:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  4114fc:	add	x4, x0, #0x1d8
  411500:	mov	w3, #0x5dd                 	// #1501
  411504:	mov	x2, x1
  411508:	ldr	w1, [sp, #40]
  41150c:	mov	w0, w6
  411510:	bl	40a790 <log_internal_realm@plt>
  411514:	b	4122e4 <config_parse@plt+0x7134>
  411518:	ldr	w0, [sp, #40]
  41151c:	cmp	w0, #0x0
  411520:	cneg	w0, w0, lt  // lt = tstop
  411524:	and	w0, w0, #0xff
  411528:	neg	w0, w0
  41152c:	b	4122e4 <config_parse@plt+0x7134>
  411530:	ldr	w0, [sp, #32]
  411534:	cmp	w0, #0x0
  411538:	b.le	411550 <config_parse@plt+0x63a0>
  41153c:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  411540:	add	x0, x0, #0x58
  411544:	mov	w1, #0x2                   	// #2
  411548:	str	w1, [x0]
  41154c:	b	411584 <config_parse@plt+0x63d4>
  411550:	adrp	x0, 44c000 <config_parse@plt+0x40e50>
  411554:	add	x0, x0, #0x6a0
  411558:	bl	40b030 <cg_unified_controller@plt>
  41155c:	cmp	w0, #0x0
  411560:	b.le	411578 <config_parse@plt+0x63c8>
  411564:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  411568:	add	x0, x0, #0x58
  41156c:	mov	w1, #0x1                   	// #1
  411570:	str	w1, [x0]
  411574:	b	411584 <config_parse@plt+0x63d4>
  411578:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  41157c:	add	x0, x0, #0x58
  411580:	str	wzr, [x0]
  411584:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  411588:	add	x0, x0, #0x358
  41158c:	ldr	w0, [x0]
  411590:	cmp	w0, #0x0
  411594:	b.eq	4115b4 <config_parse@plt+0x6404>  // b.none
  411598:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  41159c:	add	x0, x0, #0x78
  4115a0:	ldr	w0, [x0]
  4115a4:	orr	w1, w0, #0x2
  4115a8:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  4115ac:	add	x0, x0, #0x78
  4115b0:	str	w1, [x0]
  4115b4:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  4115b8:	add	x0, x0, #0x2b0
  4115bc:	ldrb	w0, [x0]
  4115c0:	cmp	w0, #0x0
  4115c4:	b.eq	4115e4 <config_parse@plt+0x6434>  // b.none
  4115c8:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  4115cc:	add	x0, x0, #0x78
  4115d0:	ldr	w0, [x0]
  4115d4:	orr	w1, w0, #0x10
  4115d8:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  4115dc:	add	x0, x0, #0x78
  4115e0:	str	w1, [x0]
  4115e4:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  4115e8:	add	x0, x0, #0x70
  4115ec:	ldr	x0, [x0]
  4115f0:	and	x0, x0, #0x20000000
  4115f4:	cmp	x0, #0x0
  4115f8:	b.eq	411614 <config_parse@plt+0x6464>  // b.none
  4115fc:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  411600:	add	x0, x0, #0x70
  411604:	ldr	x0, [x0]
  411608:	and	x0, x0, #0x4000000
  41160c:	cmp	x0, #0x0
  411610:	b.ne	4116c0 <config_parse@plt+0x6510>  // b.any
  411614:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  411618:	add	x0, x0, #0x40
  41161c:	strb	wzr, [x0]
  411620:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  411624:	add	x0, x0, #0x2b4
  411628:	ldr	w0, [x0]
  41162c:	cmp	w0, #0x0
  411630:	b.eq	4116c0 <config_parse@plt+0x6510>  // b.none
  411634:	mov	w0, #0x3                   	// #3
  411638:	str	w0, [sp, #48]
  41163c:	mov	w0, #0x16                  	// #22
  411640:	movk	w0, #0x4000, lsl #16
  411644:	str	w0, [sp, #52]
  411648:	str	wzr, [sp, #56]
  41164c:	ldr	w0, [sp, #56]
  411650:	bl	40b180 <log_get_max_level_realm@plt>
  411654:	mov	w1, w0
  411658:	ldr	w0, [sp, #48]
  41165c:	and	w0, w0, #0x7
  411660:	cmp	w1, w0
  411664:	b.lt	4116a8 <config_parse@plt+0x64f8>  // b.tstop
  411668:	ldr	w0, [sp, #56]
  41166c:	lsl	w1, w0, #10
  411670:	ldr	w0, [sp, #48]
  411674:	orr	w6, w1, w0
  411678:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  41167c:	add	x1, x0, #0xbab
  411680:	adrp	x0, 44d000 <config_parse@plt+0x41e50>
  411684:	add	x5, x0, #0xd0
  411688:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  41168c:	add	x4, x0, #0x1d8
  411690:	mov	w3, #0x5f0                 	// #1520
  411694:	mov	x2, x1
  411698:	ldr	w1, [sp, #52]
  41169c:	mov	w0, w6
  4116a0:	bl	40a790 <log_internal_realm@plt>
  4116a4:	b	4122e4 <config_parse@plt+0x7134>
  4116a8:	ldr	w0, [sp, #52]
  4116ac:	cmp	w0, #0x0
  4116b0:	cneg	w0, w0, lt  // lt = tstop
  4116b4:	and	w0, w0, #0xff
  4116b8:	neg	w0, w0
  4116bc:	b	4122e4 <config_parse@plt+0x7134>
  4116c0:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  4116c4:	add	x0, x0, #0x358
  4116c8:	ldr	w0, [x0]
  4116cc:	cmp	w0, #0x2
  4116d0:	b.ne	4116e4 <config_parse@plt+0x6534>  // b.any
  4116d4:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  4116d8:	add	x0, x0, #0x35c
  4116dc:	mov	w1, #0x1                   	// #1
  4116e0:	strb	w1, [x0]
  4116e4:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  4116e8:	add	x0, x0, #0x2b4
  4116ec:	ldr	w0, [x0]
  4116f0:	cmp	w0, #0x2
  4116f4:	b.ne	411720 <config_parse@plt+0x6570>  // b.any
  4116f8:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  4116fc:	add	x0, x0, #0x360
  411700:	ldr	w0, [x0]
  411704:	cmp	w0, #0x0
  411708:	b.gt	411720 <config_parse@plt+0x6570>
  41170c:	bl	409ca0 <__libc_current_sigrtmin@plt>
  411710:	add	w1, w0, #0x3
  411714:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  411718:	add	x0, x0, #0x360
  41171c:	str	w1, [x0]
  411720:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  411724:	add	x0, x0, #0x338
  411728:	ldr	w0, [x0]
  41172c:	cmp	w0, #0x0
  411730:	b.eq	411744 <config_parse@plt+0x6594>  // b.none
  411734:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  411738:	add	x0, x0, #0x2b1
  41173c:	mov	w1, #0x1                   	// #1
  411740:	strb	w1, [x0]
  411744:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  411748:	add	x0, x0, #0x2d9
  41174c:	ldrb	w0, [x0]
  411750:	cmp	w0, #0x0
  411754:	b.eq	41180c <config_parse@plt+0x665c>  // b.none
  411758:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  41175c:	add	x0, x0, #0x40
  411760:	ldrb	w0, [x0]
  411764:	cmp	w0, #0x0
  411768:	b.eq	41180c <config_parse@plt+0x665c>  // b.none
  41176c:	mov	x1, #0x0                   	// #0
  411770:	mov	w0, #0x0                   	// #0
  411774:	bl	40a4c0 <cg_pid_get_owner_uid@plt>
  411778:	cmp	w0, #0x0
  41177c:	b.lt	41180c <config_parse@plt+0x665c>  // b.tstop
  411780:	mov	w0, #0x3                   	// #3
  411784:	str	w0, [sp, #60]
  411788:	mov	w0, #0x16                  	// #22
  41178c:	movk	w0, #0x4000, lsl #16
  411790:	str	w0, [sp, #64]
  411794:	str	wzr, [sp, #68]
  411798:	ldr	w0, [sp, #68]
  41179c:	bl	40b180 <log_get_max_level_realm@plt>
  4117a0:	mov	w1, w0
  4117a4:	ldr	w0, [sp, #60]
  4117a8:	and	w0, w0, #0x7
  4117ac:	cmp	w1, w0
  4117b0:	b.lt	4117f4 <config_parse@plt+0x6644>  // b.tstop
  4117b4:	ldr	w0, [sp, #68]
  4117b8:	lsl	w1, w0, #10
  4117bc:	ldr	w0, [sp, #60]
  4117c0:	orr	w6, w1, w0
  4117c4:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  4117c8:	add	x1, x0, #0xbab
  4117cc:	adrp	x0, 44d000 <config_parse@plt+0x41e50>
  4117d0:	add	x5, x0, #0x100
  4117d4:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  4117d8:	add	x4, x0, #0x1d8
  4117dc:	mov	w3, #0x5ff                 	// #1535
  4117e0:	mov	x2, x1
  4117e4:	ldr	w1, [sp, #64]
  4117e8:	mov	w0, w6
  4117ec:	bl	40a790 <log_internal_realm@plt>
  4117f0:	b	4122e4 <config_parse@plt+0x7134>
  4117f4:	ldr	w0, [sp, #64]
  4117f8:	cmp	w0, #0x0
  4117fc:	cneg	w0, w0, lt  // lt = tstop
  411800:	and	w0, w0, #0xff
  411804:	neg	w0, w0
  411808:	b	4122e4 <config_parse@plt+0x7134>
  41180c:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  411810:	add	x0, x0, #0x238
  411814:	ldr	x0, [x0]
  411818:	cmp	x0, #0x0
  41181c:	b.eq	4118c0 <config_parse@plt+0x6710>  // b.none
  411820:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  411824:	add	x0, x0, #0x328
  411828:	ldr	x0, [x0]
  41182c:	cmp	x0, #0x0
  411830:	b.eq	4118c0 <config_parse@plt+0x6710>  // b.none
  411834:	mov	w0, #0x3                   	// #3
  411838:	str	w0, [sp, #72]
  41183c:	mov	w0, #0x16                  	// #22
  411840:	movk	w0, #0x4000, lsl #16
  411844:	str	w0, [sp, #76]
  411848:	str	wzr, [sp, #80]
  41184c:	ldr	w0, [sp, #80]
  411850:	bl	40b180 <log_get_max_level_realm@plt>
  411854:	mov	w1, w0
  411858:	ldr	w0, [sp, #72]
  41185c:	and	w0, w0, #0x7
  411860:	cmp	w1, w0
  411864:	b.lt	4118a8 <config_parse@plt+0x66f8>  // b.tstop
  411868:	ldr	w0, [sp, #80]
  41186c:	lsl	w1, w0, #10
  411870:	ldr	w0, [sp, #72]
  411874:	orr	w6, w1, w0
  411878:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  41187c:	add	x1, x0, #0xbab
  411880:	adrp	x0, 44d000 <config_parse@plt+0x41e50>
  411884:	add	x5, x0, #0x150
  411888:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  41188c:	add	x4, x0, #0x1d8
  411890:	mov	w3, #0x602                 	// #1538
  411894:	mov	x2, x1
  411898:	ldr	w1, [sp, #76]
  41189c:	mov	w0, w6
  4118a0:	bl	40a790 <log_internal_realm@plt>
  4118a4:	b	4122e4 <config_parse@plt+0x7134>
  4118a8:	ldr	w0, [sp, #76]
  4118ac:	cmp	w0, #0x0
  4118b0:	cneg	w0, w0, lt  // lt = tstop
  4118b4:	and	w0, w0, #0xff
  4118b8:	neg	w0, w0
  4118bc:	b	4122e4 <config_parse@plt+0x7134>
  4118c0:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  4118c4:	add	x0, x0, #0x240
  4118c8:	ldr	x0, [x0]
  4118cc:	cmp	x0, #0x0
  4118d0:	b.eq	411974 <config_parse@plt+0x67c4>  // b.none
  4118d4:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  4118d8:	add	x0, x0, #0x328
  4118dc:	ldr	x0, [x0]
  4118e0:	cmp	x0, #0x0
  4118e4:	b.eq	411974 <config_parse@plt+0x67c4>  // b.none
  4118e8:	mov	w0, #0x3                   	// #3
  4118ec:	str	w0, [sp, #84]
  4118f0:	mov	w0, #0x16                  	// #22
  4118f4:	movk	w0, #0x4000, lsl #16
  4118f8:	str	w0, [sp, #88]
  4118fc:	str	wzr, [sp, #92]
  411900:	ldr	w0, [sp, #92]
  411904:	bl	40b180 <log_get_max_level_realm@plt>
  411908:	mov	w1, w0
  41190c:	ldr	w0, [sp, #84]
  411910:	and	w0, w0, #0x7
  411914:	cmp	w1, w0
  411918:	b.lt	41195c <config_parse@plt+0x67ac>  // b.tstop
  41191c:	ldr	w0, [sp, #92]
  411920:	lsl	w1, w0, #10
  411924:	ldr	w0, [sp, #84]
  411928:	orr	w6, w1, w0
  41192c:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  411930:	add	x1, x0, #0xbab
  411934:	adrp	x0, 44d000 <config_parse@plt+0x41e50>
  411938:	add	x5, x0, #0x180
  41193c:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  411940:	add	x4, x0, #0x1d8
  411944:	mov	w3, #0x605                 	// #1541
  411948:	mov	x2, x1
  41194c:	ldr	w1, [sp, #88]
  411950:	mov	w0, w6
  411954:	bl	40a790 <log_internal_realm@plt>
  411958:	b	4122e4 <config_parse@plt+0x7134>
  41195c:	ldr	w0, [sp, #88]
  411960:	cmp	w0, #0x0
  411964:	cneg	w0, w0, lt  // lt = tstop
  411968:	and	w0, w0, #0xff
  41196c:	neg	w0, w0
  411970:	b	4122e4 <config_parse@plt+0x7134>
  411974:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  411978:	add	x0, x0, #0x240
  41197c:	ldr	x0, [x0]
  411980:	cmp	x0, #0x0
  411984:	b.eq	411a3c <config_parse@plt+0x688c>  // b.none
  411988:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  41198c:	add	x0, x0, #0x238
  411990:	ldr	x0, [x0]
  411994:	cmp	x0, #0x0
  411998:	b.ne	411a3c <config_parse@plt+0x688c>  // b.any
  41199c:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  4119a0:	add	x0, x0, #0x288
  4119a4:	ldr	x0, [x0]
  4119a8:	cmp	x0, #0x0
  4119ac:	b.ne	411a3c <config_parse@plt+0x688c>  // b.any
  4119b0:	mov	w0, #0x3                   	// #3
  4119b4:	str	w0, [sp, #96]
  4119b8:	mov	w0, #0x16                  	// #22
  4119bc:	movk	w0, #0x4000, lsl #16
  4119c0:	str	w0, [sp, #100]
  4119c4:	str	wzr, [sp, #104]
  4119c8:	ldr	w0, [sp, #104]
  4119cc:	bl	40b180 <log_get_max_level_realm@plt>
  4119d0:	mov	w1, w0
  4119d4:	ldr	w0, [sp, #96]
  4119d8:	and	w0, w0, #0x7
  4119dc:	cmp	w1, w0
  4119e0:	b.lt	411a24 <config_parse@plt+0x6874>  // b.tstop
  4119e4:	ldr	w0, [sp, #104]
  4119e8:	lsl	w1, w0, #10
  4119ec:	ldr	w0, [sp, #96]
  4119f0:	orr	w6, w1, w0
  4119f4:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  4119f8:	add	x1, x0, #0xbab
  4119fc:	adrp	x0, 44d000 <config_parse@plt+0x41e50>
  411a00:	add	x5, x0, #0x1b0
  411a04:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  411a08:	add	x4, x0, #0x1d8
  411a0c:	mov	w3, #0x608                 	// #1544
  411a10:	mov	x2, x1
  411a14:	ldr	w1, [sp, #100]
  411a18:	mov	w0, w6
  411a1c:	bl	40a790 <log_internal_realm@plt>
  411a20:	b	4122e4 <config_parse@plt+0x7134>
  411a24:	ldr	w0, [sp, #100]
  411a28:	cmp	w0, #0x0
  411a2c:	cneg	w0, w0, lt  // lt = tstop
  411a30:	and	w0, w0, #0xff
  411a34:	neg	w0, w0
  411a38:	b	4122e4 <config_parse@plt+0x7134>
  411a3c:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  411a40:	add	x0, x0, #0x2b8
  411a44:	ldrb	w0, [x0]
  411a48:	cmp	w0, #0x0
  411a4c:	b.eq	411af0 <config_parse@plt+0x6940>  // b.none
  411a50:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  411a54:	add	x0, x0, #0x240
  411a58:	ldr	x0, [x0]
  411a5c:	cmp	x0, #0x0
  411a60:	b.eq	411af0 <config_parse@plt+0x6940>  // b.none
  411a64:	mov	w0, #0x3                   	// #3
  411a68:	str	w0, [sp, #108]
  411a6c:	mov	w0, #0x16                  	// #22
  411a70:	movk	w0, #0x4000, lsl #16
  411a74:	str	w0, [sp, #112]
  411a78:	str	wzr, [sp, #116]
  411a7c:	ldr	w0, [sp, #116]
  411a80:	bl	40b180 <log_get_max_level_realm@plt>
  411a84:	mov	w1, w0
  411a88:	ldr	w0, [sp, #108]
  411a8c:	and	w0, w0, #0x7
  411a90:	cmp	w1, w0
  411a94:	b.lt	411ad8 <config_parse@plt+0x6928>  // b.tstop
  411a98:	ldr	w0, [sp, #116]
  411a9c:	lsl	w1, w0, #10
  411aa0:	ldr	w0, [sp, #108]
  411aa4:	orr	w6, w1, w0
  411aa8:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  411aac:	add	x1, x0, #0xbab
  411ab0:	adrp	x0, 44d000 <config_parse@plt+0x41e50>
  411ab4:	add	x5, x0, #0x1e0
  411ab8:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  411abc:	add	x4, x0, #0x1d8
  411ac0:	mov	w3, #0x60b                 	// #1547
  411ac4:	mov	x2, x1
  411ac8:	ldr	w1, [sp, #112]
  411acc:	mov	w0, w6
  411ad0:	bl	40a790 <log_internal_realm@plt>
  411ad4:	b	4122e4 <config_parse@plt+0x7134>
  411ad8:	ldr	w0, [sp, #112]
  411adc:	cmp	w0, #0x0
  411ae0:	cneg	w0, w0, lt  // lt = tstop
  411ae4:	and	w0, w0, #0xff
  411ae8:	neg	w0, w0
  411aec:	b	4122e4 <config_parse@plt+0x7134>
  411af0:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  411af4:	add	x0, x0, #0x2b8
  411af8:	ldrb	w0, [x0]
  411afc:	cmp	w0, #0x0
  411b00:	b.eq	411bc8 <config_parse@plt+0x6a18>  // b.none
  411b04:	strb	wzr, [sp, #31]
  411b08:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  411b0c:	add	x0, x0, #0x8
  411b10:	ldr	w0, [x0]
  411b14:	cmp	w0, #0x1
  411b18:	b.hi	411b24 <config_parse@plt+0x6974>  // b.pmore
  411b1c:	mov	w0, #0x1                   	// #1
  411b20:	strb	w0, [sp, #31]
  411b24:	nop
  411b28:	ldrb	w0, [sp, #31]
  411b2c:	eor	w0, w0, #0x1
  411b30:	and	w0, w0, #0xff
  411b34:	cmp	w0, #0x0
  411b38:	b.eq	411bc8 <config_parse@plt+0x6a18>  // b.none
  411b3c:	mov	w0, #0x3                   	// #3
  411b40:	str	w0, [sp, #120]
  411b44:	mov	w0, #0x16                  	// #22
  411b48:	movk	w0, #0x4000, lsl #16
  411b4c:	str	w0, [sp, #124]
  411b50:	str	wzr, [sp, #128]
  411b54:	ldr	w0, [sp, #128]
  411b58:	bl	40b180 <log_get_max_level_realm@plt>
  411b5c:	mov	w1, w0
  411b60:	ldr	w0, [sp, #120]
  411b64:	and	w0, w0, #0x7
  411b68:	cmp	w1, w0
  411b6c:	b.lt	411bb0 <config_parse@plt+0x6a00>  // b.tstop
  411b70:	ldr	w0, [sp, #128]
  411b74:	lsl	w1, w0, #10
  411b78:	ldr	w0, [sp, #120]
  411b7c:	orr	w6, w1, w0
  411b80:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  411b84:	add	x1, x0, #0xbab
  411b88:	adrp	x0, 44d000 <config_parse@plt+0x41e50>
  411b8c:	add	x5, x0, #0x218
  411b90:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  411b94:	add	x4, x0, #0x1d8
  411b98:	mov	w3, #0x60e                 	// #1550
  411b9c:	mov	x2, x1
  411ba0:	ldr	w1, [sp, #124]
  411ba4:	mov	w0, w6
  411ba8:	bl	40a790 <log_internal_realm@plt>
  411bac:	b	4122e4 <config_parse@plt+0x7134>
  411bb0:	ldr	w0, [sp, #124]
  411bb4:	cmp	w0, #0x0
  411bb8:	cneg	w0, w0, lt  // lt = tstop
  411bbc:	and	w0, w0, #0xff
  411bc0:	neg	w0, w0
  411bc4:	b	4122e4 <config_parse@plt+0x7134>
  411bc8:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  411bcc:	add	x0, x0, #0x358
  411bd0:	ldr	w0, [x0]
  411bd4:	cmp	w0, #0x0
  411bd8:	b.eq	411c80 <config_parse@plt+0x6ad0>  // b.none
  411bdc:	bl	40c290 <config_parse@plt+0x10e0>
  411be0:	and	w0, w0, #0xff
  411be4:	eor	w0, w0, #0x1
  411be8:	and	w0, w0, #0xff
  411bec:	cmp	w0, #0x0
  411bf0:	b.eq	411c80 <config_parse@plt+0x6ad0>  // b.none
  411bf4:	mov	w0, #0x3                   	// #3
  411bf8:	str	w0, [sp, #132]
  411bfc:	mov	w0, #0x5f                  	// #95
  411c00:	movk	w0, #0x4000, lsl #16
  411c04:	str	w0, [sp, #136]
  411c08:	str	wzr, [sp, #140]
  411c0c:	ldr	w0, [sp, #140]
  411c10:	bl	40b180 <log_get_max_level_realm@plt>
  411c14:	mov	w1, w0
  411c18:	ldr	w0, [sp, #132]
  411c1c:	and	w0, w0, #0x7
  411c20:	cmp	w1, w0
  411c24:	b.lt	411c68 <config_parse@plt+0x6ab8>  // b.tstop
  411c28:	ldr	w0, [sp, #140]
  411c2c:	lsl	w1, w0, #10
  411c30:	ldr	w0, [sp, #132]
  411c34:	orr	w6, w1, w0
  411c38:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  411c3c:	add	x1, x0, #0xbab
  411c40:	adrp	x0, 44d000 <config_parse@plt+0x41e50>
  411c44:	add	x5, x0, #0x250
  411c48:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  411c4c:	add	x4, x0, #0x1d8
  411c50:	mov	w3, #0x611                 	// #1553
  411c54:	mov	x2, x1
  411c58:	ldr	w1, [sp, #136]
  411c5c:	mov	w0, w6
  411c60:	bl	40a790 <log_internal_realm@plt>
  411c64:	b	4122e4 <config_parse@plt+0x7134>
  411c68:	ldr	w0, [sp, #136]
  411c6c:	cmp	w0, #0x0
  411c70:	cneg	w0, w0, lt  // lt = tstop
  411c74:	and	w0, w0, #0xff
  411c78:	neg	w0, w0
  411c7c:	b	4122e4 <config_parse@plt+0x7134>
  411c80:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  411c84:	add	x0, x0, #0x35c
  411c88:	ldrb	w0, [x0]
  411c8c:	cmp	w0, #0x0
  411c90:	b.eq	411d34 <config_parse@plt+0x6b84>  // b.none
  411c94:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  411c98:	add	x0, x0, #0x2b1
  411c9c:	ldrb	w0, [x0]
  411ca0:	cmp	w0, #0x0
  411ca4:	b.eq	411d34 <config_parse@plt+0x6b84>  // b.none
  411ca8:	mov	w0, #0x3                   	// #3
  411cac:	str	w0, [sp, #144]
  411cb0:	mov	w0, #0x16                  	// #22
  411cb4:	movk	w0, #0x4000, lsl #16
  411cb8:	str	w0, [sp, #148]
  411cbc:	str	wzr, [sp, #152]
  411cc0:	ldr	w0, [sp, #152]
  411cc4:	bl	40b180 <log_get_max_level_realm@plt>
  411cc8:	mov	w1, w0
  411ccc:	ldr	w0, [sp, #144]
  411cd0:	and	w0, w0, #0x7
  411cd4:	cmp	w1, w0
  411cd8:	b.lt	411d1c <config_parse@plt+0x6b6c>  // b.tstop
  411cdc:	ldr	w0, [sp, #152]
  411ce0:	lsl	w1, w0, #10
  411ce4:	ldr	w0, [sp, #144]
  411ce8:	orr	w6, w1, w0
  411cec:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  411cf0:	add	x1, x0, #0xbab
  411cf4:	adrp	x0, 44d000 <config_parse@plt+0x41e50>
  411cf8:	add	x5, x0, #0x2a8
  411cfc:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  411d00:	add	x4, x0, #0x1d8
  411d04:	mov	w3, #0x614                 	// #1556
  411d08:	mov	x2, x1
  411d0c:	ldr	w1, [sp, #148]
  411d10:	mov	w0, w6
  411d14:	bl	40a790 <log_internal_realm@plt>
  411d18:	b	4122e4 <config_parse@plt+0x7134>
  411d1c:	ldr	w0, [sp, #148]
  411d20:	cmp	w0, #0x0
  411d24:	cneg	w0, w0, lt  // lt = tstop
  411d28:	and	w0, w0, #0xff
  411d2c:	neg	w0, w0
  411d30:	b	4122e4 <config_parse@plt+0x7134>
  411d34:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  411d38:	add	x0, x0, #0x35c
  411d3c:	ldrb	w0, [x0]
  411d40:	cmp	w0, #0x0
  411d44:	b.eq	411de8 <config_parse@plt+0x6c38>  // b.none
  411d48:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  411d4c:	add	x0, x0, #0x338
  411d50:	ldr	w0, [x0]
  411d54:	cmp	w0, #0x0
  411d58:	b.eq	411de8 <config_parse@plt+0x6c38>  // b.none
  411d5c:	mov	w0, #0x3                   	// #3
  411d60:	str	w0, [sp, #156]
  411d64:	mov	w0, #0x16                  	// #22
  411d68:	movk	w0, #0x4000, lsl #16
  411d6c:	str	w0, [sp, #160]
  411d70:	str	wzr, [sp, #164]
  411d74:	ldr	w0, [sp, #164]
  411d78:	bl	40b180 <log_get_max_level_realm@plt>
  411d7c:	mov	w1, w0
  411d80:	ldr	w0, [sp, #156]
  411d84:	and	w0, w0, #0x7
  411d88:	cmp	w1, w0
  411d8c:	b.lt	411dd0 <config_parse@plt+0x6c20>  // b.tstop
  411d90:	ldr	w0, [sp, #164]
  411d94:	lsl	w1, w0, #10
  411d98:	ldr	w0, [sp, #156]
  411d9c:	orr	w6, w1, w0
  411da0:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  411da4:	add	x1, x0, #0xbab
  411da8:	adrp	x0, 44d000 <config_parse@plt+0x41e50>
  411dac:	add	x5, x0, #0x2e8
  411db0:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  411db4:	add	x4, x0, #0x1d8
  411db8:	mov	w3, #0x61b                 	// #1563
  411dbc:	mov	x2, x1
  411dc0:	ldr	w1, [sp, #160]
  411dc4:	mov	w0, w6
  411dc8:	bl	40a790 <log_internal_realm@plt>
  411dcc:	b	4122e4 <config_parse@plt+0x7134>
  411dd0:	ldr	w0, [sp, #160]
  411dd4:	cmp	w0, #0x0
  411dd8:	cneg	w0, w0, lt  // lt = tstop
  411ddc:	and	w0, w0, #0xff
  411de0:	neg	w0, w0
  411de4:	b	4122e4 <config_parse@plt+0x7134>
  411de8:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  411dec:	add	x0, x0, #0x318
  411df0:	ldr	x0, [x0]
  411df4:	cmp	x0, #0x0
  411df8:	b.eq	411f28 <config_parse@plt+0x6d78>  // b.none
  411dfc:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  411e00:	add	x0, x0, #0x2e0
  411e04:	ldr	x0, [x0]
  411e08:	cmp	x0, #0x0
  411e0c:	b.ne	411e9c <config_parse@plt+0x6cec>  // b.any
  411e10:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  411e14:	add	x0, x0, #0x2e8
  411e18:	ldr	x0, [x0]
  411e1c:	cmp	x0, #0x0
  411e20:	b.ne	411e9c <config_parse@plt+0x6cec>  // b.any
  411e24:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  411e28:	add	x0, x0, #0x2f0
  411e2c:	ldr	x0, [x0]
  411e30:	cmp	x0, #0x0
  411e34:	b.ne	411e9c <config_parse@plt+0x6cec>  // b.any
  411e38:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  411e3c:	add	x0, x0, #0x300
  411e40:	ldr	x0, [x0]
  411e44:	cmp	x0, #0x0
  411e48:	b.ne	411e9c <config_parse@plt+0x6cec>  // b.any
  411e4c:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  411e50:	add	x0, x0, #0x308
  411e54:	ldr	x0, [x0]
  411e58:	cmp	x0, #0x0
  411e5c:	b.ne	411e9c <config_parse@plt+0x6cec>  // b.any
  411e60:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  411e64:	add	x0, x0, #0x310
  411e68:	ldr	x0, [x0]
  411e6c:	cmp	x0, #0x0
  411e70:	b.ne	411e9c <config_parse@plt+0x6cec>  // b.any
  411e74:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  411e78:	add	x0, x0, #0x2f8
  411e7c:	ldrb	w0, [x0]
  411e80:	cmp	w0, #0x0
  411e84:	b.ne	411e9c <config_parse@plt+0x6cec>  // b.any
  411e88:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  411e8c:	add	x0, x0, #0x2b0
  411e90:	ldrb	w0, [x0]
  411e94:	cmp	w0, #0x0
  411e98:	b.eq	411f28 <config_parse@plt+0x6d78>  // b.none
  411e9c:	mov	w0, #0x3                   	// #3
  411ea0:	str	w0, [sp, #168]
  411ea4:	mov	w0, #0x16                  	// #22
  411ea8:	movk	w0, #0x4000, lsl #16
  411eac:	str	w0, [sp, #172]
  411eb0:	str	wzr, [sp, #176]
  411eb4:	ldr	w0, [sp, #176]
  411eb8:	bl	40b180 <log_get_max_level_realm@plt>
  411ebc:	mov	w1, w0
  411ec0:	ldr	w0, [sp, #168]
  411ec4:	and	w0, w0, #0x7
  411ec8:	cmp	w1, w0
  411ecc:	b.lt	411f10 <config_parse@plt+0x6d60>  // b.tstop
  411ed0:	ldr	w0, [sp, #176]
  411ed4:	lsl	w1, w0, #10
  411ed8:	ldr	w0, [sp, #168]
  411edc:	orr	w6, w1, w0
  411ee0:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  411ee4:	add	x1, x0, #0xbab
  411ee8:	adrp	x0, 44d000 <config_parse@plt+0x41e50>
  411eec:	add	x5, x0, #0x328
  411ef0:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  411ef4:	add	x4, x0, #0x1d8
  411ef8:	mov	w3, #0x624                 	// #1572
  411efc:	mov	x2, x1
  411f00:	ldr	w1, [sp, #172]
  411f04:	mov	w0, w6
  411f08:	bl	40a790 <log_internal_realm@plt>
  411f0c:	b	4122e4 <config_parse@plt+0x7134>
  411f10:	ldr	w0, [sp, #172]
  411f14:	cmp	w0, #0x0
  411f18:	cneg	w0, w0, lt  // lt = tstop
  411f1c:	and	w0, w0, #0xff
  411f20:	neg	w0, w0
  411f24:	b	4122e4 <config_parse@plt+0x7134>
  411f28:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  411f2c:	add	x0, x0, #0x308
  411f30:	ldr	x0, [x0]
  411f34:	cmp	x0, #0x0
  411f38:	b.eq	411fdc <config_parse@plt+0x6e2c>  // b.none
  411f3c:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  411f40:	add	x0, x0, #0x310
  411f44:	ldr	x0, [x0]
  411f48:	cmp	x0, #0x0
  411f4c:	b.eq	411fdc <config_parse@plt+0x6e2c>  // b.none
  411f50:	mov	w0, #0x3                   	// #3
  411f54:	str	w0, [sp, #180]
  411f58:	mov	w0, #0x16                  	// #22
  411f5c:	movk	w0, #0x4000, lsl #16
  411f60:	str	w0, [sp, #184]
  411f64:	str	wzr, [sp, #188]
  411f68:	ldr	w0, [sp, #188]
  411f6c:	bl	40b180 <log_get_max_level_realm@plt>
  411f70:	mov	w1, w0
  411f74:	ldr	w0, [sp, #180]
  411f78:	and	w0, w0, #0x7
  411f7c:	cmp	w1, w0
  411f80:	b.lt	411fc4 <config_parse@plt+0x6e14>  // b.tstop
  411f84:	ldr	w0, [sp, #188]
  411f88:	lsl	w1, w0, #10
  411f8c:	ldr	w0, [sp, #180]
  411f90:	orr	w6, w1, w0
  411f94:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  411f98:	add	x1, x0, #0xbab
  411f9c:	adrp	x0, 44d000 <config_parse@plt+0x41e50>
  411fa0:	add	x5, x0, #0x378
  411fa4:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  411fa8:	add	x4, x0, #0x1d8
  411fac:	mov	w3, #0x627                 	// #1575
  411fb0:	mov	x2, x1
  411fb4:	ldr	w1, [sp, #184]
  411fb8:	mov	w0, w6
  411fbc:	bl	40a790 <log_internal_realm@plt>
  411fc0:	b	4122e4 <config_parse@plt+0x7134>
  411fc4:	ldr	w0, [sp, #184]
  411fc8:	cmp	w0, #0x0
  411fcc:	cneg	w0, w0, lt  // lt = tstop
  411fd0:	and	w0, w0, #0xff
  411fd4:	neg	w0, w0
  411fd8:	b	4122e4 <config_parse@plt+0x7134>
  411fdc:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  411fe0:	add	x0, x0, #0x358
  411fe4:	ldr	w0, [x0]
  411fe8:	cmp	w0, #0x0
  411fec:	b.eq	4120b0 <config_parse@plt+0x6f00>  // b.none
  411ff0:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  411ff4:	add	x0, x0, #0x78
  411ff8:	ldr	w0, [x0]
  411ffc:	and	w0, w0, #0x10
  412000:	cmp	w0, #0x0
  412004:	b.eq	4120b0 <config_parse@plt+0x6f00>  // b.none
  412008:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  41200c:	add	x0, x0, #0x2b0
  412010:	ldrb	w0, [x0]
  412014:	eor	w0, w0, #0x1
  412018:	and	w0, w0, #0xff
  41201c:	cmp	w0, #0x0
  412020:	b.eq	4120b0 <config_parse@plt+0x6f00>  // b.none
  412024:	mov	w0, #0x3                   	// #3
  412028:	str	w0, [sp, #192]
  41202c:	mov	w0, #0x16                  	// #22
  412030:	movk	w0, #0x4000, lsl #16
  412034:	str	w0, [sp, #196]
  412038:	str	wzr, [sp, #200]
  41203c:	ldr	w0, [sp, #200]
  412040:	bl	40b180 <log_get_max_level_realm@plt>
  412044:	mov	w1, w0
  412048:	ldr	w0, [sp, #192]
  41204c:	and	w0, w0, #0x7
  412050:	cmp	w1, w0
  412054:	b.lt	412098 <config_parse@plt+0x6ee8>  // b.tstop
  412058:	ldr	w0, [sp, #200]
  41205c:	lsl	w1, w0, #10
  412060:	ldr	w0, [sp, #192]
  412064:	orr	w6, w1, w0
  412068:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  41206c:	add	x1, x0, #0xbab
  412070:	adrp	x0, 44d000 <config_parse@plt+0x41e50>
  412074:	add	x5, x0, #0x3b8
  412078:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  41207c:	add	x4, x0, #0x1d8
  412080:	mov	w3, #0x62b                 	// #1579
  412084:	mov	x2, x1
  412088:	ldr	w1, [sp, #196]
  41208c:	mov	w0, w6
  412090:	bl	40a790 <log_internal_realm@plt>
  412094:	b	4122e4 <config_parse@plt+0x7134>
  412098:	ldr	w0, [sp, #196]
  41209c:	cmp	w0, #0x0
  4120a0:	cneg	w0, w0, lt  // lt = tstop
  4120a4:	and	w0, w0, #0xff
  4120a8:	neg	w0, w0
  4120ac:	b	4122e4 <config_parse@plt+0x7134>
  4120b0:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  4120b4:	add	x0, x0, #0x358
  4120b8:	ldr	w0, [x0]
  4120bc:	cmp	w0, #0x0
  4120c0:	b.eq	412168 <config_parse@plt+0x6fb8>  // b.none
  4120c4:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  4120c8:	add	x0, x0, #0x78
  4120cc:	ldr	w0, [x0]
  4120d0:	and	w0, w0, #0x8
  4120d4:	cmp	w0, #0x0
  4120d8:	b.ne	412168 <config_parse@plt+0x6fb8>  // b.any
  4120dc:	mov	w0, #0x3                   	// #3
  4120e0:	str	w0, [sp, #204]
  4120e4:	mov	w0, #0x16                  	// #22
  4120e8:	movk	w0, #0x4000, lsl #16
  4120ec:	str	w0, [sp, #208]
  4120f0:	str	wzr, [sp, #212]
  4120f4:	ldr	w0, [sp, #212]
  4120f8:	bl	40b180 <log_get_max_level_realm@plt>
  4120fc:	mov	w1, w0
  412100:	ldr	w0, [sp, #204]
  412104:	and	w0, w0, #0x7
  412108:	cmp	w1, w0
  41210c:	b.lt	412150 <config_parse@plt+0x6fa0>  // b.tstop
  412110:	ldr	w0, [sp, #212]
  412114:	lsl	w1, w0, #10
  412118:	ldr	w0, [sp, #204]
  41211c:	orr	w6, w1, w0
  412120:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  412124:	add	x1, x0, #0xbab
  412128:	adrp	x0, 44d000 <config_parse@plt+0x41e50>
  41212c:	add	x5, x0, #0x418
  412130:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  412134:	add	x4, x0, #0x1d8
  412138:	mov	w3, #0x62e                 	// #1582
  41213c:	mov	x2, x1
  412140:	ldr	w1, [sp, #208]
  412144:	mov	w0, w6
  412148:	bl	40a790 <log_internal_realm@plt>
  41214c:	b	4122e4 <config_parse@plt+0x7134>
  412150:	ldr	w0, [sp, #208]
  412154:	cmp	w0, #0x0
  412158:	cneg	w0, w0, lt  // lt = tstop
  41215c:	and	w0, w0, #0xff
  412160:	neg	w0, w0
  412164:	b	4122e4 <config_parse@plt+0x7134>
  412168:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  41216c:	add	x0, x0, #0x340
  412170:	ldr	x0, [x0]
  412174:	cmp	x0, #0x0
  412178:	b.eq	412224 <config_parse@plt+0x7074>  // b.none
  41217c:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  412180:	add	x0, x0, #0x2b0
  412184:	ldrb	w0, [x0]
  412188:	eor	w0, w0, #0x1
  41218c:	and	w0, w0, #0xff
  412190:	cmp	w0, #0x0
  412194:	b.eq	412224 <config_parse@plt+0x7074>  // b.none
  412198:	mov	w0, #0x3                   	// #3
  41219c:	str	w0, [sp, #216]
  4121a0:	mov	w0, #0x16                  	// #22
  4121a4:	movk	w0, #0x4000, lsl #16
  4121a8:	str	w0, [sp, #220]
  4121ac:	str	wzr, [sp, #224]
  4121b0:	ldr	w0, [sp, #224]
  4121b4:	bl	40b180 <log_get_max_level_realm@plt>
  4121b8:	mov	w1, w0
  4121bc:	ldr	w0, [sp, #216]
  4121c0:	and	w0, w0, #0x7
  4121c4:	cmp	w1, w0
  4121c8:	b.lt	41220c <config_parse@plt+0x705c>  // b.tstop
  4121cc:	ldr	w0, [sp, #224]
  4121d0:	lsl	w1, w0, #10
  4121d4:	ldr	w0, [sp, #216]
  4121d8:	orr	w6, w1, w0
  4121dc:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  4121e0:	add	x1, x0, #0xbab
  4121e4:	adrp	x0, 44d000 <config_parse@plt+0x41e50>
  4121e8:	add	x5, x0, #0x450
  4121ec:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  4121f0:	add	x4, x0, #0x1d8
  4121f4:	mov	w3, #0x631                 	// #1585
  4121f8:	mov	x2, x1
  4121fc:	ldr	w1, [sp, #220]
  412200:	mov	w0, w6
  412204:	bl	40a790 <log_internal_realm@plt>
  412208:	b	4122e4 <config_parse@plt+0x7134>
  41220c:	ldr	w0, [sp, #220]
  412210:	cmp	w0, #0x0
  412214:	cneg	w0, w0, lt  // lt = tstop
  412218:	and	w0, w0, #0xff
  41221c:	neg	w0, w0
  412220:	b	4122e4 <config_parse@plt+0x7134>
  412224:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  412228:	add	x0, x0, #0x340
  41222c:	ldr	x0, [x0]
  412230:	cmp	x0, #0x0
  412234:	b.eq	4122c4 <config_parse@plt+0x7114>  // b.none
  412238:	mov	w0, #0x3                   	// #3
  41223c:	str	w0, [sp, #228]
  412240:	mov	w0, #0x5f                  	// #95
  412244:	movk	w0, #0x4000, lsl #16
  412248:	str	w0, [sp, #232]
  41224c:	str	wzr, [sp, #236]
  412250:	ldr	w0, [sp, #236]
  412254:	bl	40b180 <log_get_max_level_realm@plt>
  412258:	mov	w1, w0
  41225c:	ldr	w0, [sp, #228]
  412260:	and	w0, w0, #0x7
  412264:	cmp	w1, w0
  412268:	b.lt	4122ac <config_parse@plt+0x70fc>  // b.tstop
  41226c:	ldr	w0, [sp, #236]
  412270:	lsl	w1, w0, #10
  412274:	ldr	w0, [sp, #228]
  412278:	orr	w6, w1, w0
  41227c:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  412280:	add	x1, x0, #0xbab
  412284:	adrp	x0, 44d000 <config_parse@plt+0x41e50>
  412288:	add	x5, x0, #0x480
  41228c:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  412290:	add	x4, x0, #0x1d8
  412294:	mov	w3, #0x635                 	// #1589
  412298:	mov	x2, x1
  41229c:	ldr	w1, [sp, #232]
  4122a0:	mov	w0, w6
  4122a4:	bl	40a790 <log_internal_realm@plt>
  4122a8:	b	4122e4 <config_parse@plt+0x7134>
  4122ac:	ldr	w0, [sp, #232]
  4122b0:	cmp	w0, #0x0
  4122b4:	cneg	w0, w0, lt  // lt = tstop
  4122b8:	and	w0, w0, #0xff
  4122bc:	neg	w0, w0
  4122c0:	b	4122e4 <config_parse@plt+0x7134>
  4122c4:	bl	40c9e8 <config_parse@plt+0x1838>
  4122c8:	str	w0, [sp, #32]
  4122cc:	ldr	w0, [sp, #32]
  4122d0:	cmp	w0, #0x0
  4122d4:	b.ge	4122e0 <config_parse@plt+0x7130>  // b.tcont
  4122d8:	ldr	w0, [sp, #32]
  4122dc:	b	4122e4 <config_parse@plt+0x7134>
  4122e0:	mov	w0, #0x0                   	// #0
  4122e4:	ldp	x29, x30, [sp], #240
  4122e8:	ret
  4122ec:	stp	x29, x30, [sp, #-32]!
  4122f0:	mov	x29, sp
  4122f4:	str	x0, [sp, #24]
  4122f8:	str	w1, [sp, #20]
  4122fc:	str	w2, [sp, #16]
  412300:	ldr	x0, [sp, #24]
  412304:	cmp	x0, #0x0
  412308:	cset	w0, eq  // eq = none
  41230c:	and	w0, w0, #0xff
  412310:	and	x0, x0, #0xff
  412314:	cmp	x0, #0x0
  412318:	b.eq	412344 <config_parse@plt+0x7194>  // b.none
  41231c:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  412320:	add	x1, x0, #0xbab
  412324:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  412328:	add	x4, x0, #0x1f0
  41232c:	mov	w3, #0x640                 	// #1600
  412330:	mov	x2, x1
  412334:	adrp	x0, 44d000 <config_parse@plt+0x41e50>
  412338:	add	x1, x0, #0x4c0
  41233c:	mov	w0, #0x0                   	// #0
  412340:	bl	409d50 <log_assert_failed_realm@plt>
  412344:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  412348:	add	x0, x0, #0x358
  41234c:	ldr	w0, [x0]
  412350:	cmp	w0, #0x0
  412354:	b.ne	412360 <config_parse@plt+0x71b0>  // b.any
  412358:	mov	w0, #0x0                   	// #0
  41235c:	b	412484 <config_parse@plt+0x72d4>
  412360:	ldr	w0, [sp, #20]
  412364:	cmn	w0, #0x1
  412368:	b.ne	412380 <config_parse@plt+0x71d0>  // b.any
  41236c:	ldr	w0, [sp, #16]
  412370:	cmn	w0, #0x1
  412374:	b.ne	412380 <config_parse@plt+0x71d0>  // b.any
  412378:	mov	w0, #0x0                   	// #0
  41237c:	b	412484 <config_parse@plt+0x72d4>
  412380:	ldr	w0, [sp, #20]
  412384:	cmn	w0, #0x1
  412388:	b.eq	4123ec <config_parse@plt+0x723c>  // b.none
  41238c:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  412390:	add	x0, x0, #0x50
  412394:	ldr	w0, [x0]
  412398:	ldr	w1, [sp, #20]
  41239c:	add	w0, w1, w0
  4123a0:	str	w0, [sp, #20]
  4123a4:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  4123a8:	add	x0, x0, #0x50
  4123ac:	ldr	w0, [x0]
  4123b0:	ldr	w1, [sp, #20]
  4123b4:	cmp	w1, w0
  4123b8:	b.cc	4123e4 <config_parse@plt+0x7234>  // b.lo, b.ul, b.last
  4123bc:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  4123c0:	add	x0, x0, #0x50
  4123c4:	ldr	w1, [x0]
  4123c8:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  4123cc:	add	x0, x0, #0x54
  4123d0:	ldr	w0, [x0]
  4123d4:	add	w0, w1, w0
  4123d8:	ldr	w1, [sp, #20]
  4123dc:	cmp	w1, w0
  4123e0:	b.cc	4123ec <config_parse@plt+0x723c>  // b.lo, b.ul, b.last
  4123e4:	mov	w0, #0xffffffb5            	// #-75
  4123e8:	b	412484 <config_parse@plt+0x72d4>
  4123ec:	ldr	w0, [sp, #16]
  4123f0:	cmn	w0, #0x1
  4123f4:	b.eq	412458 <config_parse@plt+0x72a8>  // b.none
  4123f8:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  4123fc:	add	x0, x0, #0x50
  412400:	ldr	w0, [x0]
  412404:	ldr	w1, [sp, #16]
  412408:	add	w0, w1, w0
  41240c:	str	w0, [sp, #16]
  412410:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  412414:	add	x0, x0, #0x50
  412418:	ldr	w0, [x0]
  41241c:	ldr	w1, [sp, #16]
  412420:	cmp	w1, w0
  412424:	b.cc	412450 <config_parse@plt+0x72a0>  // b.lo, b.ul, b.last
  412428:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  41242c:	add	x0, x0, #0x50
  412430:	ldr	w1, [x0]
  412434:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  412438:	add	x0, x0, #0x54
  41243c:	ldr	w0, [x0]
  412440:	add	w0, w1, w0
  412444:	ldr	w1, [sp, #16]
  412448:	cmp	w1, w0
  41244c:	b.cc	412458 <config_parse@plt+0x72a8>  // b.lo, b.ul, b.last
  412450:	mov	w0, #0xffffffb5            	// #-75
  412454:	b	412484 <config_parse@plt+0x72d4>
  412458:	ldr	w2, [sp, #16]
  41245c:	ldr	w1, [sp, #20]
  412460:	ldr	x0, [sp, #24]
  412464:	bl	409900 <lchown@plt>
  412468:	cmp	w0, #0x0
  41246c:	b.ge	412480 <config_parse@plt+0x72d0>  // b.tcont
  412470:	bl	40a220 <__errno_location@plt>
  412474:	ldr	w0, [x0]
  412478:	neg	w0, w0
  41247c:	b	412484 <config_parse@plt+0x72d4>
  412480:	mov	w0, #0x0                   	// #0
  412484:	ldp	x29, x30, [sp], #32
  412488:	ret
  41248c:	stp	x29, x30, [sp, #-144]!
  412490:	mov	x29, sp
  412494:	str	x19, [sp, #16]
  412498:	str	x0, [x29, #56]
  41249c:	str	x1, [x29, #48]
  4124a0:	str	w2, [x29, #44]
  4124a4:	str	w3, [x29, #40]
  4124a8:	str	w4, [x29, #36]
  4124ac:	adrp	x0, 46f000 <config_parse@plt+0x63e50>
  4124b0:	add	x0, x0, #0xe38
  4124b4:	ldr	x1, [x0]
  4124b8:	str	x1, [x29, #136]
  4124bc:	mov	x1, #0x0                   	// #0
  4124c0:	ldr	x0, [x29, #48]
  4124c4:	str	x0, [x29, #72]
  4124c8:	ldr	x0, [x29, #56]
  4124cc:	str	x0, [x29, #96]
  4124d0:	b	4124e0 <config_parse@plt+0x7330>
  4124d4:	ldr	x0, [x29, #72]
  4124d8:	add	x0, x0, #0x1
  4124dc:	str	x0, [x29, #72]
  4124e0:	ldr	x0, [x29, #72]
  4124e4:	ldrb	w0, [x0]
  4124e8:	cmp	w0, #0x2f
  4124ec:	b.ne	412504 <config_parse@plt+0x7354>  // b.any
  4124f0:	ldr	x0, [x29, #72]
  4124f4:	add	x0, x0, #0x1
  4124f8:	ldrb	w0, [x0]
  4124fc:	cmp	w0, #0x2f
  412500:	b.eq	4124d4 <config_parse@plt+0x7324>  // b.none
  412504:	ldr	x0, [x29, #96]
  412508:	bl	40b7e8 <config_parse@plt+0x638>
  41250c:	and	w0, w0, #0xff
  412510:	cmp	w0, #0x0
  412514:	b.eq	412524 <config_parse@plt+0x7374>  // b.none
  412518:	ldr	x0, [x29, #72]
  41251c:	str	x0, [x29, #80]
  412520:	b	412678 <config_parse@plt+0x74c8>
  412524:	ldr	x0, [x29, #96]
  412528:	bl	40b010 <strlen@plt>
  41252c:	mov	x19, x0
  412530:	ldr	x0, [x29, #72]
  412534:	bl	40b010 <strlen@plt>
  412538:	add	x0, x19, x0
  41253c:	add	x0, x0, #0x2
  412540:	str	x0, [x29, #104]
  412544:	ldr	x0, [x29, #104]
  412548:	str	x0, [x29, #112]
  41254c:	ldr	x1, [x29, #112]
  412550:	mov	x0, #0x1                   	// #1
  412554:	bl	40b534 <config_parse@plt+0x384>
  412558:	and	w0, w0, #0xff
  41255c:	and	x0, x0, #0xff
  412560:	cmp	x0, #0x0
  412564:	b.eq	412590 <config_parse@plt+0x73e0>  // b.none
  412568:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  41256c:	add	x1, x0, #0xbab
  412570:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  412574:	add	x4, x0, #0x200
  412578:	mov	w3, #0x660                 	// #1632
  41257c:	mov	x2, x1
  412580:	adrp	x0, 44d000 <config_parse@plt+0x41e50>
  412584:	add	x1, x0, #0x4c8
  412588:	mov	w0, #0x0                   	// #0
  41258c:	bl	409d50 <log_assert_failed_realm@plt>
  412590:	ldr	x0, [x29, #112]
  412594:	cmp	x0, #0x400, lsl #12
  412598:	cset	w0, hi  // hi = pmore
  41259c:	and	w0, w0, #0xff
  4125a0:	and	x0, x0, #0xff
  4125a4:	cmp	x0, #0x0
  4125a8:	b.eq	4125d4 <config_parse@plt+0x7424>  // b.none
  4125ac:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  4125b0:	add	x1, x0, #0xbab
  4125b4:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  4125b8:	add	x4, x0, #0x200
  4125bc:	mov	w3, #0x660                 	// #1632
  4125c0:	mov	x2, x1
  4125c4:	adrp	x0, 44d000 <config_parse@plt+0x41e50>
  4125c8:	add	x1, x0, #0x4f8
  4125cc:	mov	w0, #0x0                   	// #0
  4125d0:	bl	409d50 <log_assert_failed_realm@plt>
  4125d4:	ldr	x0, [x29, #112]
  4125d8:	add	x0, x0, #0xf
  4125dc:	lsr	x0, x0, #4
  4125e0:	lsl	x0, x0, #4
  4125e4:	sub	sp, sp, x0
  4125e8:	mov	x0, sp
  4125ec:	add	x0, x0, #0xf
  4125f0:	lsr	x0, x0, #4
  4125f4:	lsl	x0, x0, #4
  4125f8:	str	x0, [x29, #120]
  4125fc:	ldr	x1, [x29, #96]
  412600:	ldr	x0, [x29, #120]
  412604:	bl	409770 <stpcpy@plt>
  412608:	str	x0, [x29, #88]
  41260c:	b	41261c <config_parse@plt+0x746c>
  412610:	ldr	x0, [x29, #88]
  412614:	sub	x0, x0, #0x1
  412618:	str	x0, [x29, #88]
  41261c:	ldr	x1, [x29, #88]
  412620:	ldr	x0, [x29, #120]
  412624:	cmp	x1, x0
  412628:	b.ls	412640 <config_parse@plt+0x7490>  // b.plast
  41262c:	ldr	x0, [x29, #88]
  412630:	sub	x0, x0, #0x1
  412634:	ldrb	w0, [x0]
  412638:	cmp	w0, #0x2f
  41263c:	b.eq	412610 <config_parse@plt+0x7460>  // b.none
  412640:	ldr	x0, [x29, #72]
  412644:	ldrb	w0, [x0]
  412648:	cmp	w0, #0x2f
  41264c:	b.eq	412664 <config_parse@plt+0x74b4>  // b.none
  412650:	ldr	x0, [x29, #88]
  412654:	add	x1, x0, #0x1
  412658:	str	x1, [x29, #88]
  41265c:	mov	w1, #0x2f                  	// #47
  412660:	strb	w1, [x0]
  412664:	ldr	x1, [x29, #72]
  412668:	ldr	x0, [x29, #88]
  41266c:	bl	40af60 <strcpy@plt>
  412670:	ldr	x0, [x29, #120]
  412674:	str	x0, [x29, #80]
  412678:	ldr	x0, [x29, #80]
  41267c:	str	x0, [x29, #128]
  412680:	ldr	w1, [x29, #44]
  412684:	ldr	x0, [x29, #128]
  412688:	bl	409580 <mkdir_errno_wrapper@plt>
  41268c:	str	w0, [x29, #68]
  412690:	ldr	w0, [x29, #68]
  412694:	cmn	w0, #0x11
  412698:	b.ne	4126a4 <config_parse@plt+0x74f4>  // b.any
  41269c:	mov	w0, #0x0                   	// #0
  4126a0:	b	4126c8 <config_parse@plt+0x7518>
  4126a4:	ldr	w0, [x29, #68]
  4126a8:	cmp	w0, #0x0
  4126ac:	b.ge	4126b8 <config_parse@plt+0x7508>  // b.tcont
  4126b0:	ldr	w0, [x29, #68]
  4126b4:	b	4126c8 <config_parse@plt+0x7518>
  4126b8:	ldr	w2, [x29, #36]
  4126bc:	ldr	w1, [x29, #40]
  4126c0:	ldr	x0, [x29, #128]
  4126c4:	bl	4122ec <config_parse@plt+0x713c>
  4126c8:	mov	w1, w0
  4126cc:	adrp	x0, 46f000 <config_parse@plt+0x63e50>
  4126d0:	add	x0, x0, #0xe38
  4126d4:	ldr	x2, [x29, #136]
  4126d8:	ldr	x0, [x0]
  4126dc:	eor	x0, x2, x0
  4126e0:	cmp	x0, #0x0
  4126e4:	b.eq	4126ec <config_parse@plt+0x753c>  // b.none
  4126e8:	bl	40a440 <__stack_chk_fail@plt>
  4126ec:	mov	w0, w1
  4126f0:	mov	sp, x29
  4126f4:	ldr	x19, [sp, #16]
  4126f8:	ldp	x29, x30, [sp], #144
  4126fc:	ret
  412700:	stp	x29, x30, [sp, #-64]!
  412704:	mov	x29, sp
  412708:	str	x0, [sp, #24]
  41270c:	adrp	x0, 46f000 <config_parse@plt+0x63e50>
  412710:	add	x0, x0, #0xe38
  412714:	ldr	x1, [x0]
  412718:	str	x1, [sp, #56]
  41271c:	mov	x1, #0x0                   	// #0
  412720:	adrp	x0, 44d000 <config_parse@plt+0x41e50>
  412724:	add	x0, x0, #0x518
  412728:	add	x2, sp, #0x20
  41272c:	mov	x3, x0
  412730:	ldp	x0, x1, [x3]
  412734:	stp	x0, x1, [x2]
  412738:	ldr	x0, [x3, #16]
  41273c:	str	x0, [x2, #16]
  412740:	add	x0, sp, #0x20
  412744:	mov	x1, x0
  412748:	ldr	x0, [sp, #24]
  41274c:	bl	409a10 <path_startswith_strv@plt>
  412750:	mov	x1, x0
  412754:	adrp	x0, 46f000 <config_parse@plt+0x63e50>
  412758:	add	x0, x0, #0xe38
  41275c:	ldr	x2, [sp, #56]
  412760:	ldr	x0, [x0]
  412764:	eor	x0, x2, x0
  412768:	cmp	x0, #0x0
  41276c:	b.eq	412774 <config_parse@plt+0x75c4>  // b.none
  412770:	bl	40a440 <__stack_chk_fail@plt>
  412774:	mov	x0, x1
  412778:	ldp	x29, x30, [sp], #64
  41277c:	ret
  412780:	sub	sp, sp, #0x10
  412784:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  412788:	add	x0, x0, #0x2b1
  41278c:	ldrb	w0, [x0]
  412790:	eor	w0, w0, #0x1
  412794:	and	w0, w0, #0xff
  412798:	cmp	w0, #0x0
  41279c:	b.ne	4127d8 <config_parse@plt+0x7628>  // b.any
  4127a0:	strb	wzr, [sp, #15]
  4127a4:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  4127a8:	add	x0, x0, #0x338
  4127ac:	ldr	w0, [x0]
  4127b0:	cmp	w0, #0x1
  4127b4:	b.eq	4127c0 <config_parse@plt+0x7610>  // b.none
  4127b8:	cmp	w0, #0x3
  4127bc:	b.ne	4127c8 <config_parse@plt+0x7618>  // b.any
  4127c0:	mov	w0, #0x1                   	// #1
  4127c4:	strb	w0, [sp, #15]
  4127c8:	nop
  4127cc:	ldrb	w0, [sp, #15]
  4127d0:	cmp	w0, #0x0
  4127d4:	b.eq	4127e0 <config_parse@plt+0x7630>  // b.none
  4127d8:	mov	w0, #0x1                   	// #1
  4127dc:	b	4127e4 <config_parse@plt+0x7634>
  4127e0:	mov	w0, #0x0                   	// #0
  4127e4:	and	w0, w0, #0x1
  4127e8:	and	w0, w0, #0xff
  4127ec:	add	sp, sp, #0x10
  4127f0:	ret
  4127f4:	stp	x29, x30, [sp, #-400]!
  4127f8:	mov	x29, sp
  4127fc:	stp	x19, x20, [sp, #16]
  412800:	str	x0, [x29, #40]
  412804:	adrp	x0, 46f000 <config_parse@plt+0x63e50>
  412808:	add	x0, x0, #0xe38
  41280c:	ldr	x1, [x0]
  412810:	str	x1, [x29, #392]
  412814:	mov	x1, #0x0                   	// #0
  412818:	str	xzr, [x29, #192]
  41281c:	str	xzr, [x29, #200]
  412820:	ldr	x0, [x29, #40]
  412824:	cmp	x0, #0x0
  412828:	cset	w0, eq  // eq = none
  41282c:	and	w0, w0, #0xff
  412830:	and	x0, x0, #0xff
  412834:	cmp	x0, #0x0
  412838:	b.eq	412864 <config_parse@plt+0x76b4>  // b.none
  41283c:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  412840:	add	x1, x0, #0xbab
  412844:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  412848:	add	x4, x0, #0x210
  41284c:	mov	w3, #0x67b                 	// #1659
  412850:	mov	x2, x1
  412854:	adrp	x0, 44d000 <config_parse@plt+0x41e50>
  412858:	add	x1, x0, #0x530
  41285c:	mov	w0, #0x0                   	// #0
  412860:	bl	409d50 <log_assert_failed_realm@plt>
  412864:	strb	wzr, [x29, #56]
  412868:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  41286c:	add	x0, x0, #0x80
  412870:	ldr	w0, [x0]
  412874:	cmp	w0, #0x3
  412878:	b.eq	412884 <config_parse@plt+0x76d4>  // b.none
  41287c:	cmp	w0, #0x5
  412880:	b.ne	41288c <config_parse@plt+0x76dc>  // b.any
  412884:	mov	w0, #0x1                   	// #1
  412888:	strb	w0, [x29, #56]
  41288c:	nop
  412890:	ldrb	w0, [x29, #56]
  412894:	cmp	w0, #0x0
  412898:	b.eq	412a14 <config_parse@plt+0x7864>  // b.none
  41289c:	add	x0, x29, #0xc0
  4128a0:	mov	x1, x0
  4128a4:	adrp	x0, 44d000 <config_parse@plt+0x41e50>
  4128a8:	add	x0, x0, #0x538
  4128ac:	bl	40ae90 <readlink_malloc@plt>
  4128b0:	str	w0, [x29, #64]
  4128b4:	ldr	w0, [x29, #64]
  4128b8:	cmn	w0, #0x2
  4128bc:	b.ne	4128f8 <config_parse@plt+0x7748>  // b.any
  4128c0:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  4128c4:	add	x0, x0, #0x80
  4128c8:	ldr	w0, [x0]
  4128cc:	cmp	w0, #0x5
  4128d0:	b.ne	4128f8 <config_parse@plt+0x7748>  // b.any
  4128d4:	bl	412780 <config_parse@plt+0x75d0>
  4128d8:	and	w0, w0, #0xff
  4128dc:	cmp	w0, #0x0
  4128e0:	b.eq	4128ec <config_parse@plt+0x773c>  // b.none
  4128e4:	mov	w0, #0x4                   	// #4
  4128e8:	b	4128f0 <config_parse@plt+0x7740>
  4128ec:	mov	w0, #0x0                   	// #0
  4128f0:	str	w0, [x29, #60]
  4128f4:	b	412a24 <config_parse@plt+0x7874>
  4128f8:	ldr	w0, [x29, #64]
  4128fc:	cmn	w0, #0x16
  412900:	b.ne	41293c <config_parse@plt+0x778c>  // b.any
  412904:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  412908:	add	x0, x0, #0x80
  41290c:	ldr	w0, [x0]
  412910:	cmp	w0, #0x5
  412914:	b.ne	41293c <config_parse@plt+0x778c>  // b.any
  412918:	bl	412780 <config_parse@plt+0x75d0>
  41291c:	and	w0, w0, #0xff
  412920:	cmp	w0, #0x0
  412924:	b.eq	412930 <config_parse@plt+0x7780>  // b.none
  412928:	mov	w0, #0x1                   	// #1
  41292c:	b	412934 <config_parse@plt+0x7784>
  412930:	mov	w0, #0x2                   	// #2
  412934:	str	w0, [x29, #60]
  412938:	b	412a24 <config_parse@plt+0x7874>
  41293c:	ldr	w0, [x29, #64]
  412940:	cmp	w0, #0x0
  412944:	b.ge	4129c8 <config_parse@plt+0x7818>  // b.tcont
  412948:	mov	w0, #0x4                   	// #4
  41294c:	str	w0, [x29, #68]
  412950:	ldr	w0, [x29, #64]
  412954:	str	w0, [x29, #72]
  412958:	str	wzr, [x29, #76]
  41295c:	ldr	w0, [x29, #76]
  412960:	bl	40b180 <log_get_max_level_realm@plt>
  412964:	mov	w1, w0
  412968:	ldr	w0, [x29, #68]
  41296c:	and	w0, w0, #0x7
  412970:	cmp	w1, w0
  412974:	b.lt	4129b8 <config_parse@plt+0x7808>  // b.tstop
  412978:	ldr	w0, [x29, #76]
  41297c:	lsl	w1, w0, #10
  412980:	ldr	w0, [x29, #68]
  412984:	orr	w6, w1, w0
  412988:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  41298c:	add	x1, x0, #0xbab
  412990:	adrp	x0, 44d000 <config_parse@plt+0x41e50>
  412994:	add	x5, x0, #0x548
  412998:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  41299c:	add	x4, x0, #0x220
  4129a0:	mov	w3, #0x684                 	// #1668
  4129a4:	mov	x2, x1
  4129a8:	ldr	w1, [x29, #72]
  4129ac:	mov	w0, w6
  4129b0:	bl	40a790 <log_internal_realm@plt>
  4129b4:	b	4129c0 <config_parse@plt+0x7810>
  4129b8:	ldr	w0, [x29, #72]
  4129bc:	cmp	w0, #0x0
  4129c0:	mov	w20, #0x0                   	// #0
  4129c4:	b	4137b4 <config_parse@plt+0x8604>
  4129c8:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  4129cc:	add	x0, x0, #0x80
  4129d0:	ldr	w0, [x0]
  4129d4:	cmp	w0, #0x5
  4129d8:	b.ne	412a00 <config_parse@plt+0x7850>  // b.any
  4129dc:	bl	412780 <config_parse@plt+0x75d0>
  4129e0:	and	w0, w0, #0xff
  4129e4:	cmp	w0, #0x0
  4129e8:	b.eq	4129f4 <config_parse@plt+0x7844>  // b.none
  4129ec:	mov	w0, #0x3                   	// #3
  4129f0:	b	4129f8 <config_parse@plt+0x7848>
  4129f4:	mov	w0, #0x2                   	// #2
  4129f8:	str	w0, [x29, #60]
  4129fc:	b	412a24 <config_parse@plt+0x7874>
  412a00:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  412a04:	add	x0, x0, #0x80
  412a08:	ldr	w0, [x0]
  412a0c:	str	w0, [x29, #60]
  412a10:	b	412a24 <config_parse@plt+0x7874>
  412a14:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  412a18:	add	x0, x0, #0x80
  412a1c:	ldr	w0, [x0]
  412a20:	str	w0, [x29, #60]
  412a24:	ldr	w0, [x29, #60]
  412a28:	cmp	w0, #0x0
  412a2c:	b.ne	412a38 <config_parse@plt+0x7888>  // b.any
  412a30:	mov	w20, #0x0                   	// #0
  412a34:	b	4137b4 <config_parse@plt+0x8604>
  412a38:	add	x0, x29, #0xc8
  412a3c:	mov	x4, #0x0                   	// #0
  412a40:	mov	x3, x0
  412a44:	mov	w2, #0x1                   	// #1
  412a48:	ldr	x1, [x29, #40]
  412a4c:	adrp	x0, 44d000 <config_parse@plt+0x41e50>
  412a50:	add	x0, x0, #0x5a0
  412a54:	bl	409930 <chase_symlinks@plt>
  412a58:	str	w0, [x29, #64]
  412a5c:	ldr	w0, [x29, #64]
  412a60:	cmp	w0, #0x0
  412a64:	b.ge	412ae8 <config_parse@plt+0x7938>  // b.tcont
  412a68:	mov	w0, #0x4                   	// #4
  412a6c:	str	w0, [x29, #180]
  412a70:	ldr	w0, [x29, #64]
  412a74:	str	w0, [x29, #184]
  412a78:	str	wzr, [x29, #188]
  412a7c:	ldr	w0, [x29, #188]
  412a80:	bl	40b180 <log_get_max_level_realm@plt>
  412a84:	mov	w1, w0
  412a88:	ldr	w0, [x29, #180]
  412a8c:	and	w0, w0, #0x7
  412a90:	cmp	w1, w0
  412a94:	b.lt	412ad8 <config_parse@plt+0x7928>  // b.tstop
  412a98:	ldr	w0, [x29, #188]
  412a9c:	lsl	w1, w0, #10
  412aa0:	ldr	w0, [x29, #180]
  412aa4:	orr	w6, w1, w0
  412aa8:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  412aac:	add	x1, x0, #0xbab
  412ab0:	adrp	x0, 44d000 <config_parse@plt+0x41e50>
  412ab4:	add	x5, x0, #0x5a8
  412ab8:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  412abc:	add	x4, x0, #0x220
  412ac0:	mov	w3, #0x698                 	// #1688
  412ac4:	mov	x2, x1
  412ac8:	ldr	w1, [x29, #184]
  412acc:	mov	w0, w6
  412ad0:	bl	40a790 <log_internal_realm@plt>
  412ad4:	b	412ae0 <config_parse@plt+0x7930>
  412ad8:	ldr	w0, [x29, #184]
  412adc:	cmp	w0, #0x0
  412ae0:	mov	w20, #0x0                   	// #0
  412ae4:	b	4137b4 <config_parse@plt+0x8604>
  412ae8:	ldr	x0, [x29, #200]
  412aec:	str	x0, [x29, #368]
  412af0:	adrp	x0, 44d000 <config_parse@plt+0x41e50>
  412af4:	add	x0, x0, #0x5e0
  412af8:	str	x0, [x29, #376]
  412afc:	str	xzr, [x29, #224]
  412b00:	str	xzr, [x29, #232]
  412b04:	b	412b38 <config_parse@plt+0x7988>
  412b08:	ldr	x0, [x29, #232]
  412b0c:	lsl	x0, x0, #3
  412b10:	add	x1, x29, #0x170
  412b14:	ldr	x0, [x1, x0]
  412b18:	bl	40b010 <strlen@plt>
  412b1c:	mov	x1, x0
  412b20:	ldr	x0, [x29, #224]
  412b24:	add	x0, x0, x1
  412b28:	str	x0, [x29, #224]
  412b2c:	ldr	x0, [x29, #232]
  412b30:	add	x0, x0, #0x1
  412b34:	str	x0, [x29, #232]
  412b38:	ldr	x0, [x29, #232]
  412b3c:	cmp	x0, #0x1
  412b40:	b.hi	412b5c <config_parse@plt+0x79ac>  // b.pmore
  412b44:	ldr	x0, [x29, #232]
  412b48:	lsl	x0, x0, #3
  412b4c:	add	x1, x29, #0x170
  412b50:	ldr	x0, [x1, x0]
  412b54:	cmp	x0, #0x0
  412b58:	b.ne	412b08 <config_parse@plt+0x7958>  // b.any
  412b5c:	ldr	x0, [x29, #224]
  412b60:	add	x0, x0, #0x1
  412b64:	str	x0, [x29, #288]
  412b68:	ldr	x1, [x29, #288]
  412b6c:	mov	x0, #0x1                   	// #1
  412b70:	bl	40b534 <config_parse@plt+0x384>
  412b74:	and	w0, w0, #0xff
  412b78:	and	x0, x0, #0xff
  412b7c:	cmp	x0, #0x0
  412b80:	b.eq	412bac <config_parse@plt+0x79fc>  // b.none
  412b84:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  412b88:	add	x1, x0, #0xbab
  412b8c:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  412b90:	add	x4, x0, #0x210
  412b94:	mov	w3, #0x69c                 	// #1692
  412b98:	mov	x2, x1
  412b9c:	adrp	x0, 44d000 <config_parse@plt+0x41e50>
  412ba0:	add	x1, x0, #0x4c8
  412ba4:	mov	w0, #0x0                   	// #0
  412ba8:	bl	409d50 <log_assert_failed_realm@plt>
  412bac:	ldr	x0, [x29, #288]
  412bb0:	cmp	x0, #0x400, lsl #12
  412bb4:	cset	w0, hi  // hi = pmore
  412bb8:	and	w0, w0, #0xff
  412bbc:	and	x0, x0, #0xff
  412bc0:	cmp	x0, #0x0
  412bc4:	b.eq	412bf0 <config_parse@plt+0x7a40>  // b.none
  412bc8:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  412bcc:	add	x1, x0, #0xbab
  412bd0:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  412bd4:	add	x4, x0, #0x210
  412bd8:	mov	w3, #0x69c                 	// #1692
  412bdc:	mov	x2, x1
  412be0:	adrp	x0, 44d000 <config_parse@plt+0x41e50>
  412be4:	add	x1, x0, #0x4f8
  412be8:	mov	w0, #0x0                   	// #0
  412bec:	bl	409d50 <log_assert_failed_realm@plt>
  412bf0:	ldr	x0, [x29, #288]
  412bf4:	add	x0, x0, #0xf
  412bf8:	lsr	x0, x0, #4
  412bfc:	lsl	x0, x0, #4
  412c00:	sub	sp, sp, x0
  412c04:	mov	x0, sp
  412c08:	add	x0, x0, #0xf
  412c0c:	lsr	x0, x0, #4
  412c10:	lsl	x0, x0, #4
  412c14:	str	x0, [x29, #296]
  412c18:	ldr	x0, [x29, #296]
  412c1c:	str	x0, [x29, #216]
  412c20:	str	xzr, [x29, #232]
  412c24:	b	412c54 <config_parse@plt+0x7aa4>
  412c28:	ldr	x0, [x29, #232]
  412c2c:	lsl	x0, x0, #3
  412c30:	add	x1, x29, #0x170
  412c34:	ldr	x0, [x1, x0]
  412c38:	mov	x1, x0
  412c3c:	ldr	x0, [x29, #216]
  412c40:	bl	409770 <stpcpy@plt>
  412c44:	str	x0, [x29, #216]
  412c48:	ldr	x0, [x29, #232]
  412c4c:	add	x0, x0, #0x1
  412c50:	str	x0, [x29, #232]
  412c54:	ldr	x0, [x29, #232]
  412c58:	cmp	x0, #0x1
  412c5c:	b.hi	412c78 <config_parse@plt+0x7ac8>  // b.pmore
  412c60:	ldr	x0, [x29, #232]
  412c64:	lsl	x0, x0, #3
  412c68:	add	x1, x29, #0x170
  412c6c:	ldr	x0, [x1, x0]
  412c70:	cmp	x0, #0x0
  412c74:	b.ne	412c28 <config_parse@plt+0x7a78>  // b.any
  412c78:	ldr	x0, [x29, #216]
  412c7c:	strb	wzr, [x0]
  412c80:	ldr	x0, [x29, #296]
  412c84:	str	x0, [x29, #304]
  412c88:	ldr	w0, [x29, #60]
  412c8c:	cmp	w0, #0x4
  412c90:	b.eq	412cd4 <config_parse@plt+0x7b24>  // b.none
  412c94:	ldr	w0, [x29, #60]
  412c98:	cmp	w0, #0x4
  412c9c:	b.gt	4136ec <config_parse@plt+0x853c>
  412ca0:	ldr	w0, [x29, #60]
  412ca4:	cmp	w0, #0x3
  412ca8:	b.eq	412d84 <config_parse@plt+0x7bd4>  // b.none
  412cac:	ldr	w0, [x29, #60]
  412cb0:	cmp	w0, #0x3
  412cb4:	b.gt	4136ec <config_parse@plt+0x853c>
  412cb8:	ldr	w0, [x29, #60]
  412cbc:	cmp	w0, #0x1
  412cc0:	b.eq	4135d0 <config_parse@plt+0x8420>  // b.none
  412cc4:	ldr	w0, [x29, #60]
  412cc8:	cmp	w0, #0x2
  412ccc:	b.eq	413494 <config_parse@plt+0x82e4>  // b.none
  412cd0:	b	4136ec <config_parse@plt+0x853c>
  412cd4:	ldr	x0, [x29, #304]
  412cd8:	bl	409620 <unlink@plt>
  412cdc:	cmp	w0, #0x0
  412ce0:	b.ge	412d7c <config_parse@plt+0x7bcc>  // b.tcont
  412ce4:	bl	40a220 <__errno_location@plt>
  412ce8:	ldr	w0, [x0]
  412cec:	cmp	w0, #0x2
  412cf0:	b.ne	412cfc <config_parse@plt+0x7b4c>  // b.any
  412cf4:	mov	w0, #0x7                   	// #7
  412cf8:	b	412d00 <config_parse@plt+0x7b50>
  412cfc:	mov	w0, #0x4                   	// #4
  412d00:	str	w0, [x29, #80]
  412d04:	bl	40a220 <__errno_location@plt>
  412d08:	ldr	w0, [x0]
  412d0c:	str	w0, [x29, #84]
  412d10:	str	wzr, [x29, #88]
  412d14:	ldr	w0, [x29, #88]
  412d18:	bl	40b180 <log_get_max_level_realm@plt>
  412d1c:	mov	w1, w0
  412d20:	ldr	w0, [x29, #80]
  412d24:	and	w0, w0, #0x7
  412d28:	cmp	w1, w0
  412d2c:	b.lt	412d74 <config_parse@plt+0x7bc4>  // b.tstop
  412d30:	ldr	w0, [x29, #88]
  412d34:	lsl	w1, w0, #10
  412d38:	ldr	w0, [x29, #80]
  412d3c:	orr	w7, w1, w0
  412d40:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  412d44:	add	x1, x0, #0xbab
  412d48:	ldr	x6, [x29, #304]
  412d4c:	adrp	x0, 44d000 <config_parse@plt+0x41e50>
  412d50:	add	x5, x0, #0x5f0
  412d54:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  412d58:	add	x4, x0, #0x220
  412d5c:	mov	w3, #0x6a2                 	// #1698
  412d60:	mov	x2, x1
  412d64:	ldr	w1, [x29, #84]
  412d68:	mov	w0, w7
  412d6c:	bl	40a790 <log_internal_realm@plt>
  412d70:	b	412d7c <config_parse@plt+0x7bcc>
  412d74:	ldr	w0, [x29, #84]
  412d78:	cmp	w0, #0x0
  412d7c:	mov	w20, #0x0                   	// #0
  412d80:	b	4137b4 <config_parse@plt+0x8604>
  412d84:	str	xzr, [x29, #208]
  412d88:	ldr	x0, [x29, #192]
  412d8c:	bl	412700 <config_parse@plt+0x7550>
  412d90:	str	x0, [x29, #312]
  412d94:	ldr	x0, [x29, #312]
  412d98:	cmp	x0, #0x0
  412d9c:	b.ne	412e20 <config_parse@plt+0x7c70>  // b.any
  412da0:	mov	w0, #0x4                   	// #4
  412da4:	str	w0, [x29, #128]
  412da8:	str	wzr, [x29, #132]
  412dac:	str	wzr, [x29, #136]
  412db0:	ldr	w0, [x29, #136]
  412db4:	bl	40b180 <log_get_max_level_realm@plt>
  412db8:	mov	w1, w0
  412dbc:	ldr	w0, [x29, #128]
  412dc0:	and	w0, w0, #0x7
  412dc4:	cmp	w1, w0
  412dc8:	b.lt	412e0c <config_parse@plt+0x7c5c>  // b.tstop
  412dcc:	ldr	w0, [x29, #136]
  412dd0:	lsl	w1, w0, #10
  412dd4:	ldr	w0, [x29, #128]
  412dd8:	orr	w6, w1, w0
  412ddc:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  412de0:	add	x1, x0, #0xbab
  412de4:	adrp	x0, 44d000 <config_parse@plt+0x41e50>
  412de8:	add	x5, x0, #0x618
  412dec:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  412df0:	add	x4, x0, #0x220
  412df4:	mov	w3, #0x6ac                 	// #1708
  412df8:	mov	x2, x1
  412dfc:	ldr	w1, [x29, #132]
  412e00:	mov	w0, w6
  412e04:	bl	40a790 <log_internal_realm@plt>
  412e08:	b	412e14 <config_parse@plt+0x7c64>
  412e0c:	ldr	w0, [x29, #132]
  412e10:	cmp	w0, #0x0
  412e14:	mov	w20, #0x0                   	// #0
  412e18:	mov	w19, #0x0                   	// #0
  412e1c:	b	41347c <config_parse@plt+0x82cc>
  412e20:	add	x0, x29, #0xd0
  412e24:	mov	x1, x0
  412e28:	ldr	x0, [x29, #304]
  412e2c:	bl	40ae90 <readlink_malloc@plt>
  412e30:	str	w0, [x29, #64]
  412e34:	ldr	w0, [x29, #64]
  412e38:	cmp	w0, #0x0
  412e3c:	b.lt	412e68 <config_parse@plt+0x7cb8>  // b.tstop
  412e40:	ldr	x0, [x29, #208]
  412e44:	bl	412700 <config_parse@plt+0x7550>
  412e48:	ldr	x1, [x29, #312]
  412e4c:	bl	40b788 <config_parse@plt+0x5d8>
  412e50:	and	w0, w0, #0xff
  412e54:	cmp	w0, #0x0
  412e58:	b.eq	412e68 <config_parse@plt+0x7cb8>  // b.none
  412e5c:	mov	w20, #0x0                   	// #0
  412e60:	mov	w19, #0x0                   	// #0
  412e64:	b	41347c <config_parse@plt+0x82cc>
  412e68:	ldr	x0, [x29, #40]
  412e6c:	str	x0, [x29, #368]
  412e70:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  412e74:	add	x0, x0, #0x960
  412e78:	str	x0, [x29, #376]
  412e7c:	ldr	x0, [x29, #312]
  412e80:	str	x0, [x29, #384]
  412e84:	str	xzr, [x29, #248]
  412e88:	str	xzr, [x29, #256]
  412e8c:	b	412ec0 <config_parse@plt+0x7d10>
  412e90:	ldr	x0, [x29, #256]
  412e94:	lsl	x0, x0, #3
  412e98:	add	x1, x29, #0x170
  412e9c:	ldr	x0, [x1, x0]
  412ea0:	bl	40b010 <strlen@plt>
  412ea4:	mov	x1, x0
  412ea8:	ldr	x0, [x29, #248]
  412eac:	add	x0, x0, x1
  412eb0:	str	x0, [x29, #248]
  412eb4:	ldr	x0, [x29, #256]
  412eb8:	add	x0, x0, #0x1
  412ebc:	str	x0, [x29, #256]
  412ec0:	ldr	x0, [x29, #256]
  412ec4:	cmp	x0, #0x2
  412ec8:	b.hi	412ee4 <config_parse@plt+0x7d34>  // b.pmore
  412ecc:	ldr	x0, [x29, #256]
  412ed0:	lsl	x0, x0, #3
  412ed4:	add	x1, x29, #0x170
  412ed8:	ldr	x0, [x1, x0]
  412edc:	cmp	x0, #0x0
  412ee0:	b.ne	412e90 <config_parse@plt+0x7ce0>  // b.any
  412ee4:	ldr	x0, [x29, #248]
  412ee8:	add	x0, x0, #0x1
  412eec:	str	x0, [x29, #320]
  412ef0:	ldr	x1, [x29, #320]
  412ef4:	mov	x0, #0x1                   	// #1
  412ef8:	bl	40b534 <config_parse@plt+0x384>
  412efc:	and	w0, w0, #0xff
  412f00:	and	x0, x0, #0xff
  412f04:	cmp	x0, #0x0
  412f08:	b.eq	412f34 <config_parse@plt+0x7d84>  // b.none
  412f0c:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  412f10:	add	x1, x0, #0xbab
  412f14:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  412f18:	add	x4, x0, #0x210
  412f1c:	mov	w3, #0x6b4                 	// #1716
  412f20:	mov	x2, x1
  412f24:	adrp	x0, 44d000 <config_parse@plt+0x41e50>
  412f28:	add	x1, x0, #0x4c8
  412f2c:	mov	w0, #0x0                   	// #0
  412f30:	bl	409d50 <log_assert_failed_realm@plt>
  412f34:	ldr	x0, [x29, #320]
  412f38:	cmp	x0, #0x400, lsl #12
  412f3c:	cset	w0, hi  // hi = pmore
  412f40:	and	w0, w0, #0xff
  412f44:	and	x0, x0, #0xff
  412f48:	cmp	x0, #0x0
  412f4c:	b.eq	412f78 <config_parse@plt+0x7dc8>  // b.none
  412f50:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  412f54:	add	x1, x0, #0xbab
  412f58:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  412f5c:	add	x4, x0, #0x210
  412f60:	mov	w3, #0x6b4                 	// #1716
  412f64:	mov	x2, x1
  412f68:	adrp	x0, 44d000 <config_parse@plt+0x41e50>
  412f6c:	add	x1, x0, #0x4f8
  412f70:	mov	w0, #0x0                   	// #0
  412f74:	bl	409d50 <log_assert_failed_realm@plt>
  412f78:	ldr	x0, [x29, #320]
  412f7c:	add	x0, x0, #0xf
  412f80:	lsr	x0, x0, #4
  412f84:	lsl	x0, x0, #4
  412f88:	sub	sp, sp, x0
  412f8c:	mov	x0, sp
  412f90:	add	x0, x0, #0xf
  412f94:	lsr	x0, x0, #4
  412f98:	lsl	x0, x0, #4
  412f9c:	str	x0, [x29, #328]
  412fa0:	ldr	x0, [x29, #328]
  412fa4:	str	x0, [x29, #240]
  412fa8:	str	xzr, [x29, #256]
  412fac:	b	412fdc <config_parse@plt+0x7e2c>
  412fb0:	ldr	x0, [x29, #256]
  412fb4:	lsl	x0, x0, #3
  412fb8:	add	x1, x29, #0x170
  412fbc:	ldr	x0, [x1, x0]
  412fc0:	mov	x1, x0
  412fc4:	ldr	x0, [x29, #240]
  412fc8:	bl	409770 <stpcpy@plt>
  412fcc:	str	x0, [x29, #240]
  412fd0:	ldr	x0, [x29, #256]
  412fd4:	add	x0, x0, #0x1
  412fd8:	str	x0, [x29, #256]
  412fdc:	ldr	x0, [x29, #256]
  412fe0:	cmp	x0, #0x2
  412fe4:	b.hi	413000 <config_parse@plt+0x7e50>  // b.pmore
  412fe8:	ldr	x0, [x29, #256]
  412fec:	lsl	x0, x0, #3
  412ff0:	add	x1, x29, #0x170
  412ff4:	ldr	x0, [x1, x0]
  412ff8:	cmp	x0, #0x0
  412ffc:	b.ne	412fb0 <config_parse@plt+0x7e00>  // b.any
  413000:	ldr	x0, [x29, #240]
  413004:	strb	wzr, [x0]
  413008:	ldr	x0, [x29, #328]
  41300c:	str	x0, [x29, #336]
  413010:	mov	x4, #0x0                   	// #0
  413014:	mov	x3, #0x0                   	// #0
  413018:	mov	w2, #0x0                   	// #0
  41301c:	ldr	x1, [x29, #40]
  413020:	ldr	x0, [x29, #336]
  413024:	bl	409930 <chase_symlinks@plt>
  413028:	str	w0, [x29, #64]
  41302c:	ldr	w0, [x29, #64]
  413030:	cmp	w0, #0x0
  413034:	b.ge	4130b8 <config_parse@plt+0x7f08>  // b.tcont
  413038:	mov	w0, #0x7                   	// #7
  41303c:	str	w0, [x29, #116]
  413040:	ldr	w0, [x29, #64]
  413044:	str	w0, [x29, #120]
  413048:	str	wzr, [x29, #124]
  41304c:	ldr	w0, [x29, #124]
  413050:	bl	40b180 <log_get_max_level_realm@plt>
  413054:	mov	w1, w0
  413058:	ldr	w0, [x29, #116]
  41305c:	and	w0, w0, #0x7
  413060:	cmp	w1, w0
  413064:	b.lt	4130ac <config_parse@plt+0x7efc>  // b.tstop
  413068:	ldr	w0, [x29, #124]
  41306c:	lsl	w1, w0, #10
  413070:	ldr	w0, [x29, #116]
  413074:	orr	w7, w1, w0
  413078:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  41307c:	add	x1, x0, #0xbab
  413080:	ldr	x6, [x29, #312]
  413084:	adrp	x0, 44d000 <config_parse@plt+0x41e50>
  413088:	add	x5, x0, #0x678
  41308c:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  413090:	add	x4, x0, #0x220
  413094:	mov	w3, #0x6b7                 	// #1719
  413098:	mov	x2, x1
  41309c:	ldr	w1, [x29, #120]
  4130a0:	mov	w0, w7
  4130a4:	bl	40a790 <log_internal_realm@plt>
  4130a8:	b	413478 <config_parse@plt+0x82c8>
  4130ac:	ldr	w0, [x29, #120]
  4130b0:	cmp	w0, #0x0
  4130b4:	b	413478 <config_parse@plt+0x82c8>
  4130b8:	ldr	x0, [x29, #304]
  4130bc:	bl	409620 <unlink@plt>
  4130c0:	cmp	w0, #0x0
  4130c4:	b.ge	4131cc <config_parse@plt+0x801c>  // b.tcont
  4130c8:	bl	40a220 <__errno_location@plt>
  4130cc:	ldr	w0, [x0]
  4130d0:	cmp	w0, #0x2
  4130d4:	b.eq	4131cc <config_parse@plt+0x801c>  // b.none
  4130d8:	strb	wzr, [x29, #57]
  4130dc:	bl	40a220 <__errno_location@plt>
  4130e0:	ldr	w0, [x0]
  4130e4:	cmp	w0, #0x1e
  4130e8:	cset	w1, hi  // hi = pmore
  4130ec:	and	w1, w1, #0xff
  4130f0:	cmp	w1, #0x0
  4130f4:	b.ne	413128 <config_parse@plt+0x7f78>  // b.any
  4130f8:	mov	x1, #0x1                   	// #1
  4130fc:	lsl	x1, x1, x0
  413100:	mov	x0, #0x2002                	// #8194
  413104:	movk	x0, #0x4000, lsl #16
  413108:	and	x0, x1, x0
  41310c:	cmp	x0, #0x0
  413110:	cset	w0, ne  // ne = any
  413114:	and	w0, w0, #0xff
  413118:	cmp	w0, #0x0
  41311c:	b.eq	413128 <config_parse@plt+0x7f78>  // b.none
  413120:	mov	w0, #0x1                   	// #1
  413124:	strb	w0, [x29, #57]
  413128:	nop
  41312c:	ldrb	w0, [x29, #57]
  413130:	cmp	w0, #0x0
  413134:	b.eq	413140 <config_parse@plt+0x7f90>  // b.none
  413138:	mov	w0, #0x7                   	// #7
  41313c:	b	413144 <config_parse@plt+0x7f94>
  413140:	mov	w0, #0x4                   	// #4
  413144:	str	w0, [x29, #92]
  413148:	bl	40a220 <__errno_location@plt>
  41314c:	ldr	w0, [x0]
  413150:	str	w0, [x29, #96]
  413154:	str	wzr, [x29, #100]
  413158:	ldr	w0, [x29, #100]
  41315c:	bl	40b180 <log_get_max_level_realm@plt>
  413160:	mov	w1, w0
  413164:	ldr	w0, [x29, #92]
  413168:	and	w0, w0, #0x7
  41316c:	cmp	w1, w0
  413170:	b.lt	4131b8 <config_parse@plt+0x8008>  // b.tstop
  413174:	ldr	w0, [x29, #100]
  413178:	lsl	w1, w0, #10
  41317c:	ldr	w0, [x29, #92]
  413180:	orr	w7, w1, w0
  413184:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  413188:	add	x1, x0, #0xbab
  41318c:	ldr	x6, [x29, #304]
  413190:	adrp	x0, 44d000 <config_parse@plt+0x41e50>
  413194:	add	x5, x0, #0x6d8
  413198:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  41319c:	add	x4, x0, #0x220
  4131a0:	mov	w3, #0x6ba                 	// #1722
  4131a4:	mov	x2, x1
  4131a8:	ldr	w1, [x29, #96]
  4131ac:	mov	w0, w7
  4131b0:	bl	40a790 <log_internal_realm@plt>
  4131b4:	b	4131c0 <config_parse@plt+0x8010>
  4131b8:	ldr	w0, [x29, #96]
  4131bc:	cmp	w0, #0x0
  4131c0:	mov	w20, #0x0                   	// #0
  4131c4:	mov	w19, #0x0                   	// #0
  4131c8:	b	41347c <config_parse@plt+0x82cc>
  4131cc:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  4131d0:	add	x0, x0, #0x948
  4131d4:	str	x0, [x29, #368]
  4131d8:	ldr	x0, [x29, #312]
  4131dc:	str	x0, [x29, #376]
  4131e0:	str	xzr, [x29, #272]
  4131e4:	str	xzr, [x29, #280]
  4131e8:	b	41321c <config_parse@plt+0x806c>
  4131ec:	ldr	x0, [x29, #280]
  4131f0:	lsl	x0, x0, #3
  4131f4:	add	x1, x29, #0x170
  4131f8:	ldr	x0, [x1, x0]
  4131fc:	bl	40b010 <strlen@plt>
  413200:	mov	x1, x0
  413204:	ldr	x0, [x29, #272]
  413208:	add	x0, x0, x1
  41320c:	str	x0, [x29, #272]
  413210:	ldr	x0, [x29, #280]
  413214:	add	x0, x0, #0x1
  413218:	str	x0, [x29, #280]
  41321c:	ldr	x0, [x29, #280]
  413220:	cmp	x0, #0x1
  413224:	b.hi	413240 <config_parse@plt+0x8090>  // b.pmore
  413228:	ldr	x0, [x29, #280]
  41322c:	lsl	x0, x0, #3
  413230:	add	x1, x29, #0x170
  413234:	ldr	x0, [x1, x0]
  413238:	cmp	x0, #0x0
  41323c:	b.ne	4131ec <config_parse@plt+0x803c>  // b.any
  413240:	ldr	x0, [x29, #272]
  413244:	add	x0, x0, #0x1
  413248:	str	x0, [x29, #344]
  41324c:	ldr	x1, [x29, #344]
  413250:	mov	x0, #0x1                   	// #1
  413254:	bl	40b534 <config_parse@plt+0x384>
  413258:	and	w0, w0, #0xff
  41325c:	and	x0, x0, #0xff
  413260:	cmp	x0, #0x0
  413264:	b.eq	413290 <config_parse@plt+0x80e0>  // b.none
  413268:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  41326c:	add	x1, x0, #0xbab
  413270:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  413274:	add	x4, x0, #0x210
  413278:	mov	w3, #0x6bf                 	// #1727
  41327c:	mov	x2, x1
  413280:	adrp	x0, 44d000 <config_parse@plt+0x41e50>
  413284:	add	x1, x0, #0x4c8
  413288:	mov	w0, #0x0                   	// #0
  41328c:	bl	409d50 <log_assert_failed_realm@plt>
  413290:	ldr	x0, [x29, #344]
  413294:	cmp	x0, #0x400, lsl #12
  413298:	cset	w0, hi  // hi = pmore
  41329c:	and	w0, w0, #0xff
  4132a0:	and	x0, x0, #0xff
  4132a4:	cmp	x0, #0x0
  4132a8:	b.eq	4132d4 <config_parse@plt+0x8124>  // b.none
  4132ac:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  4132b0:	add	x1, x0, #0xbab
  4132b4:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  4132b8:	add	x4, x0, #0x210
  4132bc:	mov	w3, #0x6bf                 	// #1727
  4132c0:	mov	x2, x1
  4132c4:	adrp	x0, 44d000 <config_parse@plt+0x41e50>
  4132c8:	add	x1, x0, #0x4f8
  4132cc:	mov	w0, #0x0                   	// #0
  4132d0:	bl	409d50 <log_assert_failed_realm@plt>
  4132d4:	ldr	x0, [x29, #344]
  4132d8:	add	x0, x0, #0xf
  4132dc:	lsr	x0, x0, #4
  4132e0:	lsl	x0, x0, #4
  4132e4:	sub	sp, sp, x0
  4132e8:	mov	x0, sp
  4132ec:	add	x0, x0, #0xf
  4132f0:	lsr	x0, x0, #4
  4132f4:	lsl	x0, x0, #4
  4132f8:	str	x0, [x29, #352]
  4132fc:	ldr	x0, [x29, #352]
  413300:	str	x0, [x29, #264]
  413304:	str	xzr, [x29, #280]
  413308:	b	413338 <config_parse@plt+0x8188>
  41330c:	ldr	x0, [x29, #280]
  413310:	lsl	x0, x0, #3
  413314:	add	x1, x29, #0x170
  413318:	ldr	x0, [x1, x0]
  41331c:	mov	x1, x0
  413320:	ldr	x0, [x29, #264]
  413324:	bl	409770 <stpcpy@plt>
  413328:	str	x0, [x29, #264]
  41332c:	ldr	x0, [x29, #280]
  413330:	add	x0, x0, #0x1
  413334:	str	x0, [x29, #280]
  413338:	ldr	x0, [x29, #280]
  41333c:	cmp	x0, #0x1
  413340:	b.hi	41335c <config_parse@plt+0x81ac>  // b.pmore
  413344:	ldr	x0, [x29, #280]
  413348:	lsl	x0, x0, #3
  41334c:	add	x1, x29, #0x170
  413350:	ldr	x0, [x1, x0]
  413354:	cmp	x0, #0x0
  413358:	b.ne	41330c <config_parse@plt+0x815c>  // b.any
  41335c:	ldr	x0, [x29, #264]
  413360:	strb	wzr, [x0]
  413364:	ldr	x0, [x29, #352]
  413368:	str	x0, [x29, #360]
  41336c:	ldr	x1, [x29, #304]
  413370:	ldr	x0, [x29, #360]
  413374:	bl	409c20 <symlink@plt>
  413378:	cmp	w0, #0x0
  41337c:	b.ge	413470 <config_parse@plt+0x82c0>  // b.tcont
  413380:	strb	wzr, [x29, #58]
  413384:	bl	40a220 <__errno_location@plt>
  413388:	ldr	w0, [x0]
  41338c:	cmp	w0, #0x1e
  413390:	cset	w1, hi  // hi = pmore
  413394:	and	w1, w1, #0xff
  413398:	cmp	w1, #0x0
  41339c:	b.ne	4133d0 <config_parse@plt+0x8220>  // b.any
  4133a0:	mov	x1, #0x1                   	// #1
  4133a4:	lsl	x1, x1, x0
  4133a8:	mov	x0, #0x2002                	// #8194
  4133ac:	movk	x0, #0x4000, lsl #16
  4133b0:	and	x0, x1, x0
  4133b4:	cmp	x0, #0x0
  4133b8:	cset	w0, ne  // ne = any
  4133bc:	and	w0, w0, #0xff
  4133c0:	cmp	w0, #0x0
  4133c4:	b.eq	4133d0 <config_parse@plt+0x8220>  // b.none
  4133c8:	mov	w0, #0x1                   	// #1
  4133cc:	strb	w0, [x29, #58]
  4133d0:	nop
  4133d4:	ldrb	w0, [x29, #58]
  4133d8:	cmp	w0, #0x0
  4133dc:	b.eq	4133e8 <config_parse@plt+0x8238>  // b.none
  4133e0:	mov	w0, #0x7                   	// #7
  4133e4:	b	4133ec <config_parse@plt+0x823c>
  4133e8:	mov	w0, #0x4                   	// #4
  4133ec:	str	w0, [x29, #104]
  4133f0:	bl	40a220 <__errno_location@plt>
  4133f4:	ldr	w0, [x0]
  4133f8:	str	w0, [x29, #108]
  4133fc:	str	wzr, [x29, #112]
  413400:	ldr	w0, [x29, #112]
  413404:	bl	40b180 <log_get_max_level_realm@plt>
  413408:	mov	w1, w0
  41340c:	ldr	w0, [x29, #104]
  413410:	and	w0, w0, #0x7
  413414:	cmp	w1, w0
  413418:	b.lt	41345c <config_parse@plt+0x82ac>  // b.tstop
  41341c:	ldr	w0, [x29, #112]
  413420:	lsl	w1, w0, #10
  413424:	ldr	w0, [x29, #104]
  413428:	orr	w6, w1, w0
  41342c:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  413430:	add	x1, x0, #0xbab
  413434:	adrp	x0, 44d000 <config_parse@plt+0x41e50>
  413438:	add	x5, x0, #0x720
  41343c:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  413440:	add	x4, x0, #0x220
  413444:	mov	w3, #0x6c1                 	// #1729
  413448:	mov	x2, x1
  41344c:	ldr	w1, [x29, #108]
  413450:	mov	w0, w6
  413454:	bl	40a790 <log_internal_realm@plt>
  413458:	b	413464 <config_parse@plt+0x82b4>
  41345c:	ldr	w0, [x29, #108]
  413460:	cmp	w0, #0x0
  413464:	mov	w20, #0x0                   	// #0
  413468:	mov	w19, #0x0                   	// #0
  41346c:	b	41347c <config_parse@plt+0x82cc>
  413470:	mov	w19, #0x1                   	// #1
  413474:	b	41347c <config_parse@plt+0x82cc>
  413478:	mov	w19, #0x2                   	// #2
  41347c:	add	x0, x29, #0xd0
  413480:	bl	40b510 <config_parse@plt+0x360>
  413484:	cmp	w19, #0x0
  413488:	b.eq	4137b4 <config_parse@plt+0x8604>  // b.none
  41348c:	cmp	w19, #0x2
  413490:	b.ne	413718 <config_parse@plt+0x8568>  // b.any
  413494:	str	xzr, [x29, #208]
  413498:	add	x0, x29, #0xd0
  41349c:	mov	x4, #0x0                   	// #0
  4134a0:	mov	x3, x0
  4134a4:	mov	w2, #0x2                   	// #2
  4134a8:	ldr	x1, [x29, #40]
  4134ac:	ldr	x0, [x29, #304]
  4134b0:	bl	409930 <chase_symlinks@plt>
  4134b4:	str	w0, [x29, #140]
  4134b8:	ldr	w0, [x29, #140]
  4134bc:	cmp	w0, #0x0
  4134c0:	b.ge	413548 <config_parse@plt+0x8398>  // b.tcont
  4134c4:	mov	w0, #0x4                   	// #4
  4134c8:	str	w0, [x29, #144]
  4134cc:	ldr	w0, [x29, #140]
  4134d0:	str	w0, [x29, #148]
  4134d4:	str	wzr, [x29, #152]
  4134d8:	ldr	w0, [x29, #152]
  4134dc:	bl	40b180 <log_get_max_level_realm@plt>
  4134e0:	mov	w1, w0
  4134e4:	ldr	w0, [x29, #144]
  4134e8:	and	w0, w0, #0x7
  4134ec:	cmp	w1, w0
  4134f0:	b.lt	413534 <config_parse@plt+0x8384>  // b.tstop
  4134f4:	ldr	w0, [x29, #152]
  4134f8:	lsl	w1, w0, #10
  4134fc:	ldr	w0, [x29, #144]
  413500:	orr	w6, w1, w0
  413504:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  413508:	add	x1, x0, #0xbab
  41350c:	adrp	x0, 44d000 <config_parse@plt+0x41e50>
  413510:	add	x5, x0, #0x758
  413514:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  413518:	add	x4, x0, #0x220
  41351c:	mov	w3, #0x6d2                 	// #1746
  413520:	mov	x2, x1
  413524:	ldr	w1, [x29, #148]
  413528:	mov	w0, w6
  41352c:	bl	40a790 <log_internal_realm@plt>
  413530:	b	41353c <config_parse@plt+0x838c>
  413534:	ldr	w0, [x29, #148]
  413538:	cmp	w0, #0x0
  41353c:	mov	w20, #0x0                   	// #0
  413540:	mov	w19, #0x0                   	// #0
  413544:	b	4135c0 <config_parse@plt+0x8410>
  413548:	ldr	w0, [x29, #140]
  41354c:	cmp	w0, #0x0
  413550:	b.ne	41355c <config_parse@plt+0x83ac>  // b.any
  413554:	ldr	x0, [x29, #208]
  413558:	bl	40a1d0 <touch@plt>
  41355c:	ldr	x0, [x29, #208]
  413560:	mov	x5, #0x0                   	// #0
  413564:	mov	x4, #0x1000                	// #4096
  413568:	mov	x3, #0x0                   	// #0
  41356c:	mov	x2, x0
  413570:	adrp	x0, 44d000 <config_parse@plt+0x41e50>
  413574:	add	x1, x0, #0x538
  413578:	mov	w0, #0x4                   	// #4
  41357c:	bl	4096c0 <mount_verbose@plt>
  413580:	str	w0, [x29, #64]
  413584:	ldr	w0, [x29, #64]
  413588:	cmp	w0, #0x0
  41358c:	b.lt	4135bc <config_parse@plt+0x840c>  // b.tstop
  413590:	ldr	x0, [x29, #208]
  413594:	mov	x5, #0x0                   	// #0
  413598:	mov	x4, #0x1027                	// #4135
  41359c:	mov	x3, #0x0                   	// #0
  4135a0:	mov	x2, x0
  4135a4:	mov	x1, #0x0                   	// #0
  4135a8:	mov	w0, #0x3                   	// #3
  4135ac:	bl	4096c0 <mount_verbose@plt>
  4135b0:	mov	w20, w0
  4135b4:	mov	w19, #0x0                   	// #0
  4135b8:	b	4135c0 <config_parse@plt+0x8410>
  4135bc:	mov	w19, #0x1                   	// #1
  4135c0:	add	x0, x29, #0xd0
  4135c4:	bl	40b510 <config_parse@plt+0x360>
  4135c8:	cmp	w19, #0x1
  4135cc:	b.ne	4137b4 <config_parse@plt+0x8604>  // b.any
  4135d0:	mov	w5, #0x5                   	// #5
  4135d4:	mov	w4, #0x0                   	// #0
  4135d8:	mov	w3, #0x0                   	// #0
  4135dc:	mov	w2, #0x1a4                 	// #420
  4135e0:	ldr	x1, [x29, #304]
  4135e4:	adrp	x0, 44d000 <config_parse@plt+0x41e50>
  4135e8:	add	x0, x0, #0x538
  4135ec:	bl	40b688 <config_parse@plt+0x4d8>
  4135f0:	str	w0, [x29, #64]
  4135f4:	ldr	w0, [x29, #64]
  4135f8:	cmp	w0, #0x0
  4135fc:	b.ge	413714 <config_parse@plt+0x8564>  // b.tcont
  413600:	strb	wzr, [x29, #59]
  413604:	ldr	w0, [x29, #64]
  413608:	add	w0, w0, #0x1e
  41360c:	cmp	w0, #0x1d
  413610:	cset	w1, hi  // hi = pmore
  413614:	and	w1, w1, #0xff
  413618:	cmp	w1, #0x0
  41361c:	b.ne	413650 <config_parse@plt+0x84a0>  // b.any
  413620:	mov	x1, #0x1                   	// #1
  413624:	lsl	x1, x1, x0
  413628:	mov	x0, #0x1                   	// #1
  41362c:	movk	x0, #0x2002, lsl #16
  413630:	and	x0, x1, x0
  413634:	cmp	x0, #0x0
  413638:	cset	w0, ne  // ne = any
  41363c:	and	w0, w0, #0xff
  413640:	cmp	w0, #0x0
  413644:	b.eq	413650 <config_parse@plt+0x84a0>  // b.none
  413648:	mov	w0, #0x1                   	// #1
  41364c:	strb	w0, [x29, #59]
  413650:	nop
  413654:	ldrb	w0, [x29, #59]
  413658:	cmp	w0, #0x0
  41365c:	b.eq	413668 <config_parse@plt+0x84b8>  // b.none
  413660:	mov	w0, #0x7                   	// #7
  413664:	b	41366c <config_parse@plt+0x84bc>
  413668:	mov	w0, #0x4                   	// #4
  41366c:	str	w0, [x29, #156]
  413670:	ldr	w0, [x29, #64]
  413674:	str	w0, [x29, #160]
  413678:	str	wzr, [x29, #164]
  41367c:	ldr	w0, [x29, #164]
  413680:	bl	40b180 <log_get_max_level_realm@plt>
  413684:	mov	w1, w0
  413688:	ldr	w0, [x29, #156]
  41368c:	and	w0, w0, #0x7
  413690:	cmp	w1, w0
  413694:	b.lt	4136dc <config_parse@plt+0x852c>  // b.tstop
  413698:	ldr	w0, [x29, #164]
  41369c:	lsl	w1, w0, #10
  4136a0:	ldr	w0, [x29, #156]
  4136a4:	orr	w7, w1, w0
  4136a8:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  4136ac:	add	x1, x0, #0xbab
  4136b0:	ldr	x6, [x29, #304]
  4136b4:	adrp	x0, 44d000 <config_parse@plt+0x41e50>
  4136b8:	add	x5, x0, #0x7a0
  4136bc:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  4136c0:	add	x4, x0, #0x220
  4136c4:	mov	w3, #0x6e4                 	// #1764
  4136c8:	mov	x2, x1
  4136cc:	ldr	w1, [x29, #160]
  4136d0:	mov	w0, w7
  4136d4:	bl	40a790 <log_internal_realm@plt>
  4136d8:	b	4136e4 <config_parse@plt+0x8534>
  4136dc:	ldr	w0, [x29, #160]
  4136e0:	cmp	w0, #0x0
  4136e4:	mov	w20, #0x0                   	// #0
  4136e8:	b	4137b4 <config_parse@plt+0x8604>
  4136ec:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  4136f0:	add	x1, x0, #0xbab
  4136f4:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  4136f8:	add	x4, x0, #0x210
  4136fc:	mov	w3, #0x6ec                 	// #1772
  413700:	mov	x2, x1
  413704:	adrp	x0, 44d000 <config_parse@plt+0x41e50>
  413708:	add	x1, x0, #0x7d8
  41370c:	mov	w0, #0x0                   	// #0
  413710:	bl	409e80 <log_assert_failed_unreachable_realm@plt>
  413714:	nop
  413718:	mov	w2, #0x0                   	// #0
  41371c:	mov	w1, #0x0                   	// #0
  413720:	ldr	x0, [x29, #304]
  413724:	bl	4122ec <config_parse@plt+0x713c>
  413728:	str	w0, [x29, #64]
  41372c:	ldr	w0, [x29, #64]
  413730:	cmp	w0, #0x0
  413734:	b.ge	4137b0 <config_parse@plt+0x8600>  // b.tcont
  413738:	mov	w0, #0x4                   	// #4
  41373c:	str	w0, [x29, #168]
  413740:	ldr	w0, [x29, #64]
  413744:	str	w0, [x29, #172]
  413748:	str	wzr, [x29, #176]
  41374c:	ldr	w0, [x29, #176]
  413750:	bl	40b180 <log_get_max_level_realm@plt>
  413754:	mov	w1, w0
  413758:	ldr	w0, [x29, #168]
  41375c:	and	w0, w0, #0x7
  413760:	cmp	w1, w0
  413764:	b.lt	4137a8 <config_parse@plt+0x85f8>  // b.tstop
  413768:	ldr	w0, [x29, #176]
  41376c:	lsl	w1, w0, #10
  413770:	ldr	w0, [x29, #168]
  413774:	orr	w6, w1, w0
  413778:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  41377c:	add	x1, x0, #0xbab
  413780:	adrp	x0, 44d000 <config_parse@plt+0x41e50>
  413784:	add	x5, x0, #0x7e8
  413788:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  41378c:	add	x4, x0, #0x220
  413790:	mov	w3, #0x6f2                 	// #1778
  413794:	mov	x2, x1
  413798:	ldr	w1, [x29, #172]
  41379c:	mov	w0, w6
  4137a0:	bl	40a790 <log_internal_realm@plt>
  4137a4:	b	4137b0 <config_parse@plt+0x8600>
  4137a8:	ldr	w0, [x29, #172]
  4137ac:	cmp	w0, #0x0
  4137b0:	mov	w20, #0x0                   	// #0
  4137b4:	add	x0, x29, #0xc8
  4137b8:	bl	40b510 <config_parse@plt+0x360>
  4137bc:	add	x0, x29, #0xc0
  4137c0:	bl	40b510 <config_parse@plt+0x360>
  4137c4:	mov	w1, w20
  4137c8:	adrp	x0, 46f000 <config_parse@plt+0x63e50>
  4137cc:	add	x0, x0, #0xe38
  4137d0:	ldr	x2, [x29, #392]
  4137d4:	ldr	x0, [x0]
  4137d8:	eor	x0, x2, x0
  4137dc:	cmp	x0, #0x0
  4137e0:	b.eq	4137e8 <config_parse@plt+0x8638>  // b.none
  4137e4:	bl	40a440 <__stack_chk_fail@plt>
  4137e8:	mov	w0, w1
  4137ec:	mov	sp, x29
  4137f0:	ldp	x19, x20, [sp, #16]
  4137f4:	ldp	x29, x30, [sp], #400
  4137f8:	ret
  4137fc:	stp	x29, x30, [sp, #-48]!
  413800:	mov	x29, sp
  413804:	str	x0, [sp, #24]
  413808:	ldr	x0, [sp, #24]
  41380c:	cmp	x0, #0x0
  413810:	cset	w0, eq  // eq = none
  413814:	and	w0, w0, #0xff
  413818:	and	x0, x0, #0xff
  41381c:	cmp	x0, #0x0
  413820:	b.eq	41384c <config_parse@plt+0x869c>  // b.none
  413824:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  413828:	add	x1, x0, #0xbab
  41382c:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  413830:	add	x4, x0, #0x230
  413834:	mov	w3, #0x6f8                 	// #1784
  413838:	mov	x2, x1
  41383c:	adrp	x0, 44d000 <config_parse@plt+0x41e50>
  413840:	add	x1, x0, #0x818
  413844:	mov	w0, #0x0                   	// #0
  413848:	bl	409d50 <log_assert_failed_realm@plt>
  41384c:	mov	w1, #0x0                   	// #0
  413850:	ldr	x0, [sp, #24]
  413854:	bl	409fe0 <access@plt>
  413858:	cmp	w0, #0x0
  41385c:	b.ge	413908 <config_parse@plt+0x8758>  // b.tcont
  413860:	bl	40a220 <__errno_location@plt>
  413864:	ldr	w0, [x0]
  413868:	cmp	w0, #0x2
  41386c:	b.ne	413878 <config_parse@plt+0x86c8>  // b.any
  413870:	mov	w0, #0x0                   	// #0
  413874:	b	41390c <config_parse@plt+0x875c>
  413878:	mov	w0, #0x7                   	// #7
  41387c:	str	w0, [sp, #36]
  413880:	bl	40a220 <__errno_location@plt>
  413884:	ldr	w0, [x0]
  413888:	str	w0, [sp, #40]
  41388c:	str	wzr, [sp, #44]
  413890:	ldr	w0, [sp, #44]
  413894:	bl	40b180 <log_get_max_level_realm@plt>
  413898:	mov	w1, w0
  41389c:	ldr	w0, [sp, #36]
  4138a0:	and	w0, w0, #0x7
  4138a4:	cmp	w1, w0
  4138a8:	b.lt	4138f0 <config_parse@plt+0x8740>  // b.tstop
  4138ac:	ldr	w0, [sp, #44]
  4138b0:	lsl	w1, w0, #10
  4138b4:	ldr	w0, [sp, #36]
  4138b8:	orr	w7, w1, w0
  4138bc:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  4138c0:	add	x1, x0, #0xbab
  4138c4:	ldr	x6, [sp, #24]
  4138c8:	adrp	x0, 44d000 <config_parse@plt+0x41e50>
  4138cc:	add	x5, x0, #0x820
  4138d0:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  4138d4:	add	x4, x0, #0x248
  4138d8:	mov	w3, #0x6fe                 	// #1790
  4138dc:	mov	x2, x1
  4138e0:	ldr	w1, [sp, #40]
  4138e4:	mov	w0, w7
  4138e8:	bl	40a790 <log_internal_realm@plt>
  4138ec:	b	41390c <config_parse@plt+0x875c>
  4138f0:	ldr	w0, [sp, #40]
  4138f4:	cmp	w0, #0x0
  4138f8:	cneg	w0, w0, lt  // lt = tstop
  4138fc:	and	w0, w0, #0xff
  413900:	neg	w0, w0
  413904:	b	41390c <config_parse@plt+0x875c>
  413908:	mov	w0, #0x1                   	// #1
  41390c:	ldp	x29, x30, [sp], #48
  413910:	ret
  413914:	stp	x29, x30, [sp, #-144]!
  413918:	mov	x29, sp
  41391c:	stp	x19, x20, [sp, #16]
  413920:	adrp	x0, 46f000 <config_parse@plt+0x63e50>
  413924:	add	x0, x0, #0xe38
  413928:	ldr	x1, [x0]
  41392c:	str	x1, [sp, #136]
  413930:	mov	x1, #0x0                   	// #0
  413934:	str	xzr, [sp, #88]
  413938:	str	xzr, [sp, #96]
  41393c:	str	wzr, [sp, #104]
  413940:	str	xzr, [sp, #72]
  413944:	str	xzr, [sp, #80]
  413948:	add	x0, sp, #0x48
  41394c:	bl	40a980 <sd_bus_open_system@plt>
  413950:	str	w0, [sp, #32]
  413954:	ldr	w0, [sp, #32]
  413958:	cmp	w0, #0x0
  41395c:	b.ge	4139ec <config_parse@plt+0x883c>  // b.tcont
  413960:	mov	w0, #0x7                   	// #7
  413964:	str	w0, [sp, #60]
  413968:	ldr	w0, [sp, #32]
  41396c:	str	w0, [sp, #64]
  413970:	str	wzr, [sp, #68]
  413974:	ldr	w0, [sp, #68]
  413978:	bl	40b180 <log_get_max_level_realm@plt>
  41397c:	mov	w1, w0
  413980:	ldr	w0, [sp, #60]
  413984:	and	w0, w0, #0x7
  413988:	cmp	w1, w0
  41398c:	b.lt	4139d4 <config_parse@plt+0x8824>  // b.tstop
  413990:	ldr	w0, [sp, #68]
  413994:	lsl	w1, w0, #10
  413998:	ldr	w0, [sp, #60]
  41399c:	orr	w6, w1, w0
  4139a0:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  4139a4:	add	x1, x0, #0xbab
  4139a8:	adrp	x0, 44d000 <config_parse@plt+0x41e50>
  4139ac:	add	x5, x0, #0x858
  4139b0:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  4139b4:	add	x4, x0, #0x260
  4139b8:	mov	w3, #0x70e                 	// #1806
  4139bc:	mov	x2, x1
  4139c0:	ldr	w1, [sp, #64]
  4139c4:	mov	w0, w6
  4139c8:	bl	40a790 <log_internal_realm@plt>
  4139cc:	mov	w19, w0
  4139d0:	b	413bd8 <config_parse@plt+0x8a28>
  4139d4:	ldr	w0, [sp, #64]
  4139d8:	cmp	w0, #0x0
  4139dc:	cneg	w0, w0, lt  // lt = tstop
  4139e0:	and	w0, w0, #0xff
  4139e4:	neg	w19, w0
  4139e8:	b	413bd8 <config_parse@plt+0x8a28>
  4139ec:	ldr	x3, [sp, #72]
  4139f0:	mov	x2, #0x0                   	// #0
  4139f4:	adrp	x0, 44d000 <config_parse@plt+0x41e50>
  4139f8:	add	x1, x0, #0x878
  4139fc:	mov	x0, x3
  413a00:	bl	40a210 <bus_name_has_owner@plt>
  413a04:	str	w0, [sp, #32]
  413a08:	ldr	w0, [sp, #32]
  413a0c:	cmp	w0, #0x0
  413a10:	b.ge	413aa0 <config_parse@plt+0x88f0>  // b.tcont
  413a14:	mov	w0, #0x7                   	// #7
  413a18:	str	w0, [sp, #48]
  413a1c:	ldr	w0, [sp, #32]
  413a20:	str	w0, [sp, #52]
  413a24:	str	wzr, [sp, #56]
  413a28:	ldr	w0, [sp, #56]
  413a2c:	bl	40b180 <log_get_max_level_realm@plt>
  413a30:	mov	w1, w0
  413a34:	ldr	w0, [sp, #48]
  413a38:	and	w0, w0, #0x7
  413a3c:	cmp	w1, w0
  413a40:	b.lt	413a88 <config_parse@plt+0x88d8>  // b.tstop
  413a44:	ldr	w0, [sp, #56]
  413a48:	lsl	w1, w0, #10
  413a4c:	ldr	w0, [sp, #48]
  413a50:	orr	w6, w1, w0
  413a54:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  413a58:	add	x1, x0, #0xbab
  413a5c:	adrp	x0, 44d000 <config_parse@plt+0x41e50>
  413a60:	add	x5, x0, #0x898
  413a64:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  413a68:	add	x4, x0, #0x260
  413a6c:	mov	w3, #0x712                 	// #1810
  413a70:	mov	x2, x1
  413a74:	ldr	w1, [sp, #52]
  413a78:	mov	w0, w6
  413a7c:	bl	40a790 <log_internal_realm@plt>
  413a80:	mov	w19, w0
  413a84:	b	413bd8 <config_parse@plt+0x8a28>
  413a88:	ldr	w0, [sp, #52]
  413a8c:	cmp	w0, #0x0
  413a90:	cneg	w0, w0, lt  // lt = tstop
  413a94:	and	w0, w0, #0xff
  413a98:	neg	w19, w0
  413a9c:	b	413bd8 <config_parse@plt+0x8a28>
  413aa0:	ldr	w0, [sp, #32]
  413aa4:	cmp	w0, #0x0
  413aa8:	b.ne	413ab4 <config_parse@plt+0x8904>  // b.any
  413aac:	mov	w19, #0x0                   	// #0
  413ab0:	b	413bd8 <config_parse@plt+0x8a28>
  413ab4:	ldr	x7, [sp, #72]
  413ab8:	add	x1, sp, #0x50
  413abc:	add	x0, sp, #0x58
  413ac0:	mov	x6, x1
  413ac4:	mov	x5, x0
  413ac8:	adrp	x0, 44d000 <config_parse@plt+0x41e50>
  413acc:	add	x4, x0, #0x8e8
  413ad0:	adrp	x0, 44d000 <config_parse@plt+0x41e50>
  413ad4:	add	x3, x0, #0x8f8
  413ad8:	adrp	x0, 44d000 <config_parse@plt+0x41e50>
  413adc:	add	x2, x0, #0x920
  413ae0:	adrp	x0, 44d000 <config_parse@plt+0x41e50>
  413ae4:	add	x1, x0, #0x878
  413ae8:	mov	x0, x7
  413aec:	bl	40aa70 <sd_bus_get_property_string@plt>
  413af0:	str	w0, [sp, #32]
  413af4:	ldr	w0, [sp, #32]
  413af8:	cmp	w0, #0x0
  413afc:	b.ge	413b9c <config_parse@plt+0x89ec>  // b.tcont
  413b00:	mov	w0, #0x7                   	// #7
  413b04:	str	w0, [sp, #36]
  413b08:	ldr	w0, [sp, #32]
  413b0c:	str	w0, [sp, #40]
  413b10:	str	wzr, [sp, #44]
  413b14:	ldr	w0, [sp, #44]
  413b18:	bl	40b180 <log_get_max_level_realm@plt>
  413b1c:	mov	w1, w0
  413b20:	ldr	w0, [sp, #36]
  413b24:	and	w0, w0, #0x7
  413b28:	cmp	w1, w0
  413b2c:	b.lt	413b84 <config_parse@plt+0x89d4>  // b.tstop
  413b30:	ldr	w0, [sp, #44]
  413b34:	lsl	w1, w0, #10
  413b38:	ldr	w0, [sp, #36]
  413b3c:	orr	w19, w1, w0
  413b40:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  413b44:	add	x20, x0, #0xbab
  413b48:	add	x0, sp, #0x58
  413b4c:	ldr	w1, [sp, #32]
  413b50:	bl	409570 <bus_error_message@plt>
  413b54:	mov	x6, x0
  413b58:	adrp	x0, 44d000 <config_parse@plt+0x41e50>
  413b5c:	add	x5, x0, #0x940
  413b60:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  413b64:	add	x4, x0, #0x260
  413b68:	mov	w3, #0x71e                 	// #1822
  413b6c:	mov	x2, x20
  413b70:	ldr	w1, [sp, #40]
  413b74:	mov	w0, w19
  413b78:	bl	40a790 <log_internal_realm@plt>
  413b7c:	mov	w19, w0
  413b80:	b	413bd8 <config_parse@plt+0x8a28>
  413b84:	ldr	w0, [sp, #40]
  413b88:	cmp	w0, #0x0
  413b8c:	cneg	w0, w0, lt  // lt = tstop
  413b90:	and	w0, w0, #0xff
  413b94:	neg	w19, w0
  413b98:	b	413bd8 <config_parse@plt+0x8a28>
  413b9c:	adrp	x0, 44d000 <config_parse@plt+0x41e50>
  413ba0:	add	x0, x0, #0x970
  413ba4:	add	x2, sp, #0x70
  413ba8:	mov	x3, x0
  413bac:	ldp	x0, x1, [x3]
  413bb0:	stp	x0, x1, [x2]
  413bb4:	ldr	x0, [x3, #16]
  413bb8:	str	x0, [x2, #16]
  413bbc:	ldr	x1, [sp, #80]
  413bc0:	add	x0, sp, #0x70
  413bc4:	bl	40a6b0 <strv_find@plt>
  413bc8:	cmp	x0, #0x0
  413bcc:	cset	w0, ne  // ne = any
  413bd0:	and	w0, w0, #0xff
  413bd4:	mov	w19, w0
  413bd8:	add	x0, sp, #0x50
  413bdc:	bl	40b510 <config_parse@plt+0x360>
  413be0:	add	x0, sp, #0x48
  413be4:	bl	40b458 <config_parse@plt+0x2a8>
  413be8:	add	x0, sp, #0x58
  413bec:	bl	40a650 <sd_bus_error_free@plt>
  413bf0:	mov	w1, w19
  413bf4:	adrp	x0, 46f000 <config_parse@plt+0x63e50>
  413bf8:	add	x0, x0, #0xe38
  413bfc:	ldr	x2, [sp, #136]
  413c00:	ldr	x0, [x0]
  413c04:	eor	x0, x2, x0
  413c08:	cmp	x0, #0x0
  413c0c:	b.eq	413c14 <config_parse@plt+0x8a64>  // b.none
  413c10:	bl	40a440 <__stack_chk_fail@plt>
  413c14:	mov	w0, w1
  413c18:	ldp	x19, x20, [sp, #16]
  413c1c:	ldp	x29, x30, [sp], #144
  413c20:	ret
  413c24:	stp	x29, x30, [sp, #-224]!
  413c28:	mov	x29, sp
  413c2c:	stp	x19, x20, [sp, #16]
  413c30:	str	x0, [x29, #40]
  413c34:	adrp	x0, 46f000 <config_parse@plt+0x63e50>
  413c38:	add	x0, x0, #0xe38
  413c3c:	ldr	x1, [x0]
  413c40:	str	x1, [x29, #216]
  413c44:	mov	x1, #0x0                   	// #0
  413c48:	str	xzr, [x29, #128]
  413c4c:	ldr	x0, [x29, #40]
  413c50:	cmp	x0, #0x0
  413c54:	cset	w0, eq  // eq = none
  413c58:	and	w0, w0, #0xff
  413c5c:	and	x0, x0, #0xff
  413c60:	cmp	x0, #0x0
  413c64:	b.eq	413c90 <config_parse@plt+0x8ae0>  // b.none
  413c68:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  413c6c:	add	x1, x0, #0xbab
  413c70:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  413c74:	add	x4, x0, #0x278
  413c78:	mov	w3, #0x729                 	// #1833
  413c7c:	mov	x2, x1
  413c80:	adrp	x0, 44d000 <config_parse@plt+0x41e50>
  413c84:	add	x1, x0, #0x530
  413c88:	mov	w0, #0x0                   	// #0
  413c8c:	bl	409d50 <log_assert_failed_realm@plt>
  413c90:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  413c94:	add	x0, x0, #0x7c
  413c98:	ldr	w0, [x0]
  413c9c:	cmp	w0, #0x6
  413ca0:	b.ne	413d60 <config_parse@plt+0x8bb0>  // b.any
  413ca4:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  413ca8:	add	x0, x0, #0x2b0
  413cac:	ldrb	w0, [x0]
  413cb0:	cmp	w0, #0x0
  413cb4:	b.eq	413cc0 <config_parse@plt+0x8b10>  // b.none
  413cb8:	str	wzr, [x29, #56]
  413cbc:	b	413d70 <config_parse@plt+0x8bc0>
  413cc0:	adrp	x0, 44d000 <config_parse@plt+0x41e50>
  413cc4:	add	x0, x0, #0x988
  413cc8:	bl	4137fc <config_parse@plt+0x864c>
  413ccc:	cmp	w0, #0x0
  413cd0:	b.le	413d04 <config_parse@plt+0x8b54>
  413cd4:	bl	413914 <config_parse@plt+0x8764>
  413cd8:	cmp	w0, #0x0
  413cdc:	b.le	413d04 <config_parse@plt+0x8b54>
  413ce0:	bl	412780 <config_parse@plt+0x75d0>
  413ce4:	and	w0, w0, #0xff
  413ce8:	cmp	w0, #0x0
  413cec:	b.eq	413cf8 <config_parse@plt+0x8b48>  // b.none
  413cf0:	mov	w0, #0x2                   	// #2
  413cf4:	b	413cfc <config_parse@plt+0x8b4c>
  413cf8:	mov	w0, #0x4                   	// #4
  413cfc:	str	w0, [x29, #56]
  413d00:	b	413d70 <config_parse@plt+0x8bc0>
  413d04:	adrp	x0, 44d000 <config_parse@plt+0x41e50>
  413d08:	add	x0, x0, #0x9a8
  413d0c:	bl	4137fc <config_parse@plt+0x864c>
  413d10:	cmp	w0, #0x0
  413d14:	b.le	413d3c <config_parse@plt+0x8b8c>
  413d18:	bl	412780 <config_parse@plt+0x75d0>
  413d1c:	and	w0, w0, #0xff
  413d20:	cmp	w0, #0x0
  413d24:	b.eq	413d30 <config_parse@plt+0x8b80>  // b.none
  413d28:	mov	w0, #0x1                   	// #1
  413d2c:	b	413d34 <config_parse@plt+0x8b84>
  413d30:	mov	w0, #0x3                   	// #3
  413d34:	str	w0, [x29, #56]
  413d38:	b	413d70 <config_parse@plt+0x8bc0>
  413d3c:	bl	412780 <config_parse@plt+0x75d0>
  413d40:	and	w0, w0, #0xff
  413d44:	cmp	w0, #0x0
  413d48:	b.eq	413d54 <config_parse@plt+0x8ba4>  // b.none
  413d4c:	mov	w0, #0x5                   	// #5
  413d50:	b	413d58 <config_parse@plt+0x8ba8>
  413d54:	mov	w0, #0x0                   	// #0
  413d58:	str	w0, [x29, #56]
  413d5c:	b	413d70 <config_parse@plt+0x8bc0>
  413d60:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  413d64:	add	x0, x0, #0x7c
  413d68:	ldr	w0, [x0]
  413d6c:	str	w0, [x29, #56]
  413d70:	ldr	w0, [x29, #56]
  413d74:	cmp	w0, #0x0
  413d78:	b.ne	413d84 <config_parse@plt+0x8bd4>  // b.any
  413d7c:	mov	w19, #0x0                   	// #0
  413d80:	b	41441c <config_parse@plt+0x926c>
  413d84:	add	x0, x29, #0x80
  413d88:	mov	x4, #0x0                   	// #0
  413d8c:	mov	x3, x0
  413d90:	mov	w2, #0x1                   	// #1
  413d94:	ldr	x1, [x29, #40]
  413d98:	adrp	x0, 44d000 <config_parse@plt+0x41e50>
  413d9c:	add	x0, x0, #0x5a0
  413da0:	bl	409930 <chase_symlinks@plt>
  413da4:	str	w0, [x29, #60]
  413da8:	ldr	w0, [x29, #60]
  413dac:	cmp	w0, #0x0
  413db0:	b.ge	413e34 <config_parse@plt+0x8c84>  // b.tcont
  413db4:	mov	w0, #0x4                   	// #4
  413db8:	str	w0, [x29, #116]
  413dbc:	ldr	w0, [x29, #60]
  413dc0:	str	w0, [x29, #120]
  413dc4:	str	wzr, [x29, #124]
  413dc8:	ldr	w0, [x29, #124]
  413dcc:	bl	40b180 <log_get_max_level_realm@plt>
  413dd0:	mov	w1, w0
  413dd4:	ldr	w0, [x29, #116]
  413dd8:	and	w0, w0, #0x7
  413ddc:	cmp	w1, w0
  413de0:	b.lt	413e24 <config_parse@plt+0x8c74>  // b.tstop
  413de4:	ldr	w0, [x29, #124]
  413de8:	lsl	w1, w0, #10
  413dec:	ldr	w0, [x29, #116]
  413df0:	orr	w6, w1, w0
  413df4:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  413df8:	add	x1, x0, #0xbab
  413dfc:	adrp	x0, 44d000 <config_parse@plt+0x41e50>
  413e00:	add	x5, x0, #0x5a8
  413e04:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  413e08:	add	x4, x0, #0x290
  413e0c:	mov	w3, #0x73c                 	// #1852
  413e10:	mov	x2, x1
  413e14:	ldr	w1, [x29, #120]
  413e18:	mov	w0, w6
  413e1c:	bl	40a790 <log_internal_realm@plt>
  413e20:	b	413e2c <config_parse@plt+0x8c7c>
  413e24:	ldr	w0, [x29, #120]
  413e28:	cmp	w0, #0x0
  413e2c:	mov	w19, #0x0                   	// #0
  413e30:	b	41441c <config_parse@plt+0x926c>
  413e34:	ldr	x0, [x29, #128]
  413e38:	str	x0, [x29, #200]
  413e3c:	adrp	x0, 44d000 <config_parse@plt+0x41e50>
  413e40:	add	x0, x0, #0x9c0
  413e44:	str	x0, [x29, #208]
  413e48:	str	xzr, [x29, #160]
  413e4c:	str	xzr, [x29, #168]
  413e50:	b	413e84 <config_parse@plt+0x8cd4>
  413e54:	ldr	x0, [x29, #168]
  413e58:	lsl	x0, x0, #3
  413e5c:	add	x1, x29, #0xc8
  413e60:	ldr	x0, [x1, x0]
  413e64:	bl	40b010 <strlen@plt>
  413e68:	mov	x1, x0
  413e6c:	ldr	x0, [x29, #160]
  413e70:	add	x0, x0, x1
  413e74:	str	x0, [x29, #160]
  413e78:	ldr	x0, [x29, #168]
  413e7c:	add	x0, x0, #0x1
  413e80:	str	x0, [x29, #168]
  413e84:	ldr	x0, [x29, #168]
  413e88:	cmp	x0, #0x1
  413e8c:	b.hi	413ea8 <config_parse@plt+0x8cf8>  // b.pmore
  413e90:	ldr	x0, [x29, #168]
  413e94:	lsl	x0, x0, #3
  413e98:	add	x1, x29, #0xc8
  413e9c:	ldr	x0, [x1, x0]
  413ea0:	cmp	x0, #0x0
  413ea4:	b.ne	413e54 <config_parse@plt+0x8ca4>  // b.any
  413ea8:	ldr	x0, [x29, #160]
  413eac:	add	x0, x0, #0x1
  413eb0:	str	x0, [x29, #176]
  413eb4:	ldr	x1, [x29, #176]
  413eb8:	mov	x0, #0x1                   	// #1
  413ebc:	bl	40b534 <config_parse@plt+0x384>
  413ec0:	and	w0, w0, #0xff
  413ec4:	and	x0, x0, #0xff
  413ec8:	cmp	x0, #0x0
  413ecc:	b.eq	413ef8 <config_parse@plt+0x8d48>  // b.none
  413ed0:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  413ed4:	add	x1, x0, #0xbab
  413ed8:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  413edc:	add	x4, x0, #0x278
  413ee0:	mov	w3, #0x740                 	// #1856
  413ee4:	mov	x2, x1
  413ee8:	adrp	x0, 44d000 <config_parse@plt+0x41e50>
  413eec:	add	x1, x0, #0x4c8
  413ef0:	mov	w0, #0x0                   	// #0
  413ef4:	bl	409d50 <log_assert_failed_realm@plt>
  413ef8:	ldr	x0, [x29, #176]
  413efc:	cmp	x0, #0x400, lsl #12
  413f00:	cset	w0, hi  // hi = pmore
  413f04:	and	w0, w0, #0xff
  413f08:	and	x0, x0, #0xff
  413f0c:	cmp	x0, #0x0
  413f10:	b.eq	413f3c <config_parse@plt+0x8d8c>  // b.none
  413f14:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  413f18:	add	x1, x0, #0xbab
  413f1c:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  413f20:	add	x4, x0, #0x278
  413f24:	mov	w3, #0x740                 	// #1856
  413f28:	mov	x2, x1
  413f2c:	adrp	x0, 44d000 <config_parse@plt+0x41e50>
  413f30:	add	x1, x0, #0x4f8
  413f34:	mov	w0, #0x0                   	// #0
  413f38:	bl	409d50 <log_assert_failed_realm@plt>
  413f3c:	ldr	x0, [x29, #176]
  413f40:	add	x0, x0, #0xf
  413f44:	lsr	x0, x0, #4
  413f48:	lsl	x0, x0, #4
  413f4c:	sub	sp, sp, x0
  413f50:	mov	x0, sp
  413f54:	add	x0, x0, #0xf
  413f58:	lsr	x0, x0, #4
  413f5c:	lsl	x0, x0, #4
  413f60:	str	x0, [x29, #184]
  413f64:	ldr	x0, [x29, #184]
  413f68:	str	x0, [x29, #152]
  413f6c:	str	xzr, [x29, #168]
  413f70:	b	413fa0 <config_parse@plt+0x8df0>
  413f74:	ldr	x0, [x29, #168]
  413f78:	lsl	x0, x0, #3
  413f7c:	add	x1, x29, #0xc8
  413f80:	ldr	x0, [x1, x0]
  413f84:	mov	x1, x0
  413f88:	ldr	x0, [x29, #152]
  413f8c:	bl	409770 <stpcpy@plt>
  413f90:	str	x0, [x29, #152]
  413f94:	ldr	x0, [x29, #168]
  413f98:	add	x0, x0, #0x1
  413f9c:	str	x0, [x29, #168]
  413fa0:	ldr	x0, [x29, #168]
  413fa4:	cmp	x0, #0x1
  413fa8:	b.hi	413fc4 <config_parse@plt+0x8e14>  // b.pmore
  413fac:	ldr	x0, [x29, #168]
  413fb0:	lsl	x0, x0, #3
  413fb4:	add	x1, x29, #0xc8
  413fb8:	ldr	x0, [x1, x0]
  413fbc:	cmp	x0, #0x0
  413fc0:	b.ne	413f74 <config_parse@plt+0x8dc4>  // b.any
  413fc4:	ldr	x0, [x29, #152]
  413fc8:	strb	wzr, [x0]
  413fcc:	ldr	x0, [x29, #184]
  413fd0:	str	x0, [x29, #192]
  413fd4:	ldr	w0, [x29, #56]
  413fd8:	cmp	w0, #0x5
  413fdc:	b.ne	414090 <config_parse@plt+0x8ee0>  // b.any
  413fe0:	ldr	x0, [x29, #192]
  413fe4:	bl	409620 <unlink@plt>
  413fe8:	cmp	w0, #0x0
  413fec:	b.ge	414088 <config_parse@plt+0x8ed8>  // b.tcont
  413ff0:	bl	40a220 <__errno_location@plt>
  413ff4:	ldr	w0, [x0]
  413ff8:	cmp	w0, #0x2
  413ffc:	b.ne	414008 <config_parse@plt+0x8e58>  // b.any
  414000:	mov	w0, #0x7                   	// #7
  414004:	b	41400c <config_parse@plt+0x8e5c>
  414008:	mov	w0, #0x4                   	// #4
  41400c:	str	w0, [x29, #104]
  414010:	bl	40a220 <__errno_location@plt>
  414014:	ldr	w0, [x0]
  414018:	str	w0, [x29, #108]
  41401c:	str	wzr, [x29, #112]
  414020:	ldr	w0, [x29, #112]
  414024:	bl	40b180 <log_get_max_level_realm@plt>
  414028:	mov	w1, w0
  41402c:	ldr	w0, [x29, #104]
  414030:	and	w0, w0, #0x7
  414034:	cmp	w1, w0
  414038:	b.lt	414080 <config_parse@plt+0x8ed0>  // b.tstop
  41403c:	ldr	w0, [x29, #112]
  414040:	lsl	w1, w0, #10
  414044:	ldr	w0, [x29, #104]
  414048:	orr	w7, w1, w0
  41404c:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  414050:	add	x1, x0, #0xbab
  414054:	ldr	x6, [x29, #192]
  414058:	adrp	x0, 44d000 <config_parse@plt+0x41e50>
  41405c:	add	x5, x0, #0x5f0
  414060:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  414064:	add	x4, x0, #0x290
  414068:	mov	w3, #0x744                 	// #1860
  41406c:	mov	x2, x1
  414070:	ldr	w1, [x29, #108]
  414074:	mov	w0, w7
  414078:	bl	40a790 <log_internal_realm@plt>
  41407c:	b	414088 <config_parse@plt+0x8ed8>
  414080:	ldr	w0, [x29, #108]
  414084:	cmp	w0, #0x0
  414088:	mov	w19, #0x0                   	// #0
  41408c:	b	41441c <config_parse@plt+0x926c>
  414090:	strb	wzr, [x29, #52]
  414094:	ldr	w0, [x29, #56]
  414098:	cmp	w0, #0x2
  41409c:	b.eq	4140ac <config_parse@plt+0x8efc>  // b.none
  4140a0:	ldr	w0, [x29, #56]
  4140a4:	cmp	w0, #0x4
  4140a8:	b.ne	4140b4 <config_parse@plt+0x8f04>  // b.any
  4140ac:	mov	w0, #0x1                   	// #1
  4140b0:	strb	w0, [x29, #52]
  4140b4:	nop
  4140b8:	ldrb	w0, [x29, #52]
  4140bc:	cmp	w0, #0x0
  4140c0:	b.eq	4140d4 <config_parse@plt+0x8f24>  // b.none
  4140c4:	adrp	x0, 44d000 <config_parse@plt+0x41e50>
  4140c8:	add	x0, x0, #0x988
  4140cc:	str	x0, [x29, #144]
  4140d0:	b	4140e0 <config_parse@plt+0x8f30>
  4140d4:	adrp	x0, 44d000 <config_parse@plt+0x41e50>
  4140d8:	add	x0, x0, #0x9a8
  4140dc:	str	x0, [x29, #144]
  4140e0:	strb	wzr, [x29, #53]
  4140e4:	ldr	w0, [x29, #56]
  4140e8:	sub	w0, w0, #0x3
  4140ec:	cmp	w0, #0x1
  4140f0:	b.hi	4140fc <config_parse@plt+0x8f4c>  // b.pmore
  4140f4:	mov	w0, #0x1                   	// #1
  4140f8:	strb	w0, [x29, #53]
  4140fc:	nop
  414100:	ldrb	w0, [x29, #53]
  414104:	cmp	w0, #0x0
  414108:	b.eq	414244 <config_parse@plt+0x9094>  // b.none
  41410c:	str	xzr, [x29, #136]
  414110:	add	x0, x29, #0x88
  414114:	mov	x4, #0x0                   	// #0
  414118:	mov	x3, x0
  41411c:	mov	w2, #0x2                   	// #2
  414120:	ldr	x1, [x29, #40]
  414124:	ldr	x0, [x29, #192]
  414128:	bl	409930 <chase_symlinks@plt>
  41412c:	str	w0, [x29, #64]
  414130:	ldr	w0, [x29, #64]
  414134:	cmp	w0, #0x0
  414138:	b.ge	4141c0 <config_parse@plt+0x9010>  // b.tcont
  41413c:	mov	w0, #0x4                   	// #4
  414140:	str	w0, [x29, #68]
  414144:	ldr	w0, [x29, #64]
  414148:	str	w0, [x29, #72]
  41414c:	str	wzr, [x29, #76]
  414150:	ldr	w0, [x29, #76]
  414154:	bl	40b180 <log_get_max_level_realm@plt>
  414158:	mov	w1, w0
  41415c:	ldr	w0, [x29, #68]
  414160:	and	w0, w0, #0x7
  414164:	cmp	w1, w0
  414168:	b.lt	4141ac <config_parse@plt+0x8ffc>  // b.tstop
  41416c:	ldr	w0, [x29, #76]
  414170:	lsl	w1, w0, #10
  414174:	ldr	w0, [x29, #68]
  414178:	orr	w6, w1, w0
  41417c:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  414180:	add	x1, x0, #0xbab
  414184:	adrp	x0, 44d000 <config_parse@plt+0x41e50>
  414188:	add	x5, x0, #0x9d0
  41418c:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  414190:	add	x4, x0, #0x290
  414194:	mov	w3, #0x754                 	// #1876
  414198:	mov	x2, x1
  41419c:	ldr	w1, [x29, #72]
  4141a0:	mov	w0, w6
  4141a4:	bl	40a790 <log_internal_realm@plt>
  4141a8:	b	4141b4 <config_parse@plt+0x9004>
  4141ac:	ldr	w0, [x29, #72]
  4141b0:	cmp	w0, #0x0
  4141b4:	mov	w19, #0x0                   	// #0
  4141b8:	mov	w20, #0x0                   	// #0
  4141bc:	b	414234 <config_parse@plt+0x9084>
  4141c0:	ldr	w0, [x29, #64]
  4141c4:	cmp	w0, #0x0
  4141c8:	b.ne	4141d4 <config_parse@plt+0x9024>  // b.any
  4141cc:	ldr	x0, [x29, #136]
  4141d0:	bl	40a1d0 <touch@plt>
  4141d4:	ldr	x0, [x29, #136]
  4141d8:	mov	x5, #0x0                   	// #0
  4141dc:	mov	x4, #0x1000                	// #4096
  4141e0:	mov	x3, #0x0                   	// #0
  4141e4:	mov	x2, x0
  4141e8:	ldr	x1, [x29, #144]
  4141ec:	mov	w0, #0x4                   	// #4
  4141f0:	bl	4096c0 <mount_verbose@plt>
  4141f4:	str	w0, [x29, #60]
  4141f8:	ldr	w0, [x29, #60]
  4141fc:	cmp	w0, #0x0
  414200:	b.lt	414230 <config_parse@plt+0x9080>  // b.tstop
  414204:	ldr	x0, [x29, #136]
  414208:	mov	x5, #0x0                   	// #0
  41420c:	mov	x4, #0x1027                	// #4135
  414210:	mov	x3, #0x0                   	// #0
  414214:	mov	x2, x0
  414218:	mov	x1, #0x0                   	// #0
  41421c:	mov	w0, #0x3                   	// #3
  414220:	bl	4096c0 <mount_verbose@plt>
  414224:	mov	w19, w0
  414228:	mov	w20, #0x0                   	// #0
  41422c:	b	414234 <config_parse@plt+0x9084>
  414230:	mov	w20, #0x1                   	// #1
  414234:	add	x0, x29, #0x88
  414238:	bl	40b510 <config_parse@plt+0x360>
  41423c:	cmp	w20, #0x1
  414240:	b.ne	41441c <config_parse@plt+0x926c>  // b.any
  414244:	mov	w6, #0x1                   	// #1
  414248:	mov	w5, #0x0                   	// #0
  41424c:	mov	w4, #0x0                   	// #0
  414250:	mov	w3, #0x1a4                 	// #420
  414254:	mov	w2, #0x8200                	// #33280
  414258:	ldr	x1, [x29, #192]
  41425c:	ldr	x0, [x29, #144]
  414260:	bl	40b62c <config_parse@plt+0x47c>
  414264:	str	w0, [x29, #60]
  414268:	ldr	w0, [x29, #60]
  41426c:	cmp	w0, #0x0
  414270:	b.ge	414380 <config_parse@plt+0x91d0>  // b.tcont
  414274:	strb	wzr, [x29, #55]
  414278:	nop
  41427c:	ldrb	w0, [x29, #55]
  414280:	eor	w0, w0, #0x1
  414284:	and	w0, w0, #0xff
  414288:	cmp	w0, #0x0
  41428c:	b.eq	4142fc <config_parse@plt+0x914c>  // b.none
  414290:	strb	wzr, [x29, #54]
  414294:	ldr	w0, [x29, #60]
  414298:	add	w0, w0, #0x28
  41429c:	cmp	w0, #0x27
  4142a0:	cset	w1, hi  // hi = pmore
  4142a4:	and	w1, w1, #0xff
  4142a8:	cmp	w1, #0x0
  4142ac:	b.ne	4142e4 <config_parse@plt+0x9134>  // b.any
  4142b0:	mov	x1, #0x1                   	// #1
  4142b4:	lsl	x1, x1, x0
  4142b8:	mov	x0, #0x401                 	// #1025
  4142bc:	movk	x0, #0x800, lsl #16
  4142c0:	movk	x0, #0x80, lsl #32
  4142c4:	and	x0, x1, x0
  4142c8:	cmp	x0, #0x0
  4142cc:	cset	w0, ne  // ne = any
  4142d0:	and	w0, w0, #0xff
  4142d4:	cmp	w0, #0x0
  4142d8:	b.eq	4142e4 <config_parse@plt+0x9134>  // b.none
  4142dc:	mov	w0, #0x1                   	// #1
  4142e0:	strb	w0, [x29, #54]
  4142e4:	nop
  4142e8:	ldrb	w0, [x29, #54]
  4142ec:	cmp	w0, #0x0
  4142f0:	b.eq	4142fc <config_parse@plt+0x914c>  // b.none
  4142f4:	mov	w0, #0x7                   	// #7
  4142f8:	b	414300 <config_parse@plt+0x9150>
  4142fc:	mov	w0, #0x4                   	// #4
  414300:	str	w0, [x29, #92]
  414304:	ldr	w0, [x29, #60]
  414308:	str	w0, [x29, #96]
  41430c:	str	wzr, [x29, #100]
  414310:	ldr	w0, [x29, #100]
  414314:	bl	40b180 <log_get_max_level_realm@plt>
  414318:	mov	w1, w0
  41431c:	ldr	w0, [x29, #92]
  414320:	and	w0, w0, #0x7
  414324:	cmp	w1, w0
  414328:	b.lt	414370 <config_parse@plt+0x91c0>  // b.tstop
  41432c:	ldr	w0, [x29, #100]
  414330:	lsl	w1, w0, #10
  414334:	ldr	w0, [x29, #92]
  414338:	orr	w7, w1, w0
  41433c:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  414340:	add	x1, x0, #0xbab
  414344:	ldr	x6, [x29, #192]
  414348:	adrp	x0, 44d000 <config_parse@plt+0x41e50>
  41434c:	add	x5, x0, #0xa18
  414350:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  414354:	add	x4, x0, #0x290
  414358:	mov	w3, #0x768                 	// #1896
  41435c:	mov	x2, x1
  414360:	ldr	w1, [x29, #96]
  414364:	mov	w0, w7
  414368:	bl	40a790 <log_internal_realm@plt>
  41436c:	b	414378 <config_parse@plt+0x91c8>
  414370:	ldr	w0, [x29, #96]
  414374:	cmp	w0, #0x0
  414378:	mov	w19, #0x0                   	// #0
  41437c:	b	41441c <config_parse@plt+0x926c>
  414380:	mov	w2, #0x0                   	// #0
  414384:	mov	w1, #0x0                   	// #0
  414388:	ldr	x0, [x29, #192]
  41438c:	bl	4122ec <config_parse@plt+0x713c>
  414390:	str	w0, [x29, #60]
  414394:	ldr	w0, [x29, #60]
  414398:	cmp	w0, #0x0
  41439c:	b.ge	414418 <config_parse@plt+0x9268>  // b.tcont
  4143a0:	mov	w0, #0x4                   	// #4
  4143a4:	str	w0, [x29, #80]
  4143a8:	ldr	w0, [x29, #60]
  4143ac:	str	w0, [x29, #84]
  4143b0:	str	wzr, [x29, #88]
  4143b4:	ldr	w0, [x29, #88]
  4143b8:	bl	40b180 <log_get_max_level_realm@plt>
  4143bc:	mov	w1, w0
  4143c0:	ldr	w0, [x29, #80]
  4143c4:	and	w0, w0, #0x7
  4143c8:	cmp	w1, w0
  4143cc:	b.lt	414410 <config_parse@plt+0x9260>  // b.tstop
  4143d0:	ldr	w0, [x29, #88]
  4143d4:	lsl	w1, w0, #10
  4143d8:	ldr	w0, [x29, #80]
  4143dc:	orr	w6, w1, w0
  4143e0:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  4143e4:	add	x1, x0, #0xbab
  4143e8:	adrp	x0, 44d000 <config_parse@plt+0x41e50>
  4143ec:	add	x5, x0, #0xa50
  4143f0:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  4143f4:	add	x4, x0, #0x290
  4143f8:	mov	w3, #0x76f                 	// #1903
  4143fc:	mov	x2, x1
  414400:	ldr	w1, [x29, #84]
  414404:	mov	w0, w6
  414408:	bl	40a790 <log_internal_realm@plt>
  41440c:	b	414418 <config_parse@plt+0x9268>
  414410:	ldr	w0, [x29, #84]
  414414:	cmp	w0, #0x0
  414418:	mov	w19, #0x0                   	// #0
  41441c:	add	x0, x29, #0x80
  414420:	bl	40b510 <config_parse@plt+0x360>
  414424:	mov	w1, w19
  414428:	adrp	x0, 46f000 <config_parse@plt+0x63e50>
  41442c:	add	x0, x0, #0xe38
  414430:	ldr	x2, [x29, #216]
  414434:	ldr	x0, [x0]
  414438:	eor	x0, x2, x0
  41443c:	cmp	x0, #0x0
  414440:	b.eq	414448 <config_parse@plt+0x9298>  // b.none
  414444:	bl	40a440 <__stack_chk_fail@plt>
  414448:	mov	w0, w1
  41444c:	mov	sp, x29
  414450:	ldp	x19, x20, [sp, #16]
  414454:	ldp	x29, x30, [sp], #224
  414458:	ret
  41445c:	stp	x29, x30, [sp, #-128]!
  414460:	mov	x29, sp
  414464:	str	x19, [sp, #16]
  414468:	adrp	x0, 46f000 <config_parse@plt+0x63e50>
  41446c:	add	x0, x0, #0xe38
  414470:	ldr	x1, [x0]
  414474:	str	x1, [sp, #120]
  414478:	mov	x1, #0x0                   	// #0
  41447c:	str	xzr, [sp, #72]
  414480:	str	xzr, [sp, #80]
  414484:	str	xzr, [sp, #104]
  414488:	str	xzr, [sp, #112]
  41448c:	add	x0, sp, #0x50
  414490:	mov	x2, x0
  414494:	adrp	x0, 44d000 <config_parse@plt+0x41e50>
  414498:	add	x1, x0, #0xa80
  41449c:	adrp	x0, 44d000 <config_parse@plt+0x41e50>
  4144a0:	add	x0, x0, #0xaa0
  4144a4:	bl	409e70 <tempfn_random_child@plt>
  4144a8:	str	w0, [sp, #32]
  4144ac:	ldr	w0, [sp, #32]
  4144b0:	cmp	w0, #0x0
  4144b4:	b.ge	414544 <config_parse@plt+0x9394>  // b.tcont
  4144b8:	mov	w0, #0x3                   	// #3
  4144bc:	str	w0, [sp, #60]
  4144c0:	ldr	w0, [sp, #32]
  4144c4:	str	w0, [sp, #64]
  4144c8:	str	wzr, [sp, #68]
  4144cc:	ldr	w0, [sp, #68]
  4144d0:	bl	40b180 <log_get_max_level_realm@plt>
  4144d4:	mov	w1, w0
  4144d8:	ldr	w0, [sp, #60]
  4144dc:	and	w0, w0, #0x7
  4144e0:	cmp	w1, w0
  4144e4:	b.lt	41452c <config_parse@plt+0x937c>  // b.tstop
  4144e8:	ldr	w0, [sp, #68]
  4144ec:	lsl	w1, w0, #10
  4144f0:	ldr	w0, [sp, #60]
  4144f4:	orr	w6, w1, w0
  4144f8:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  4144fc:	add	x1, x0, #0xbab
  414500:	adrp	x0, 44d000 <config_parse@plt+0x41e50>
  414504:	add	x5, x0, #0xaa8
  414508:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  41450c:	add	x4, x0, #0x2a8
  414510:	mov	w3, #0x77f                 	// #1919
  414514:	mov	x2, x1
  414518:	ldr	w1, [sp, #64]
  41451c:	mov	w0, w6
  414520:	bl	40a790 <log_internal_realm@plt>
  414524:	mov	w19, w0
  414528:	b	414710 <config_parse@plt+0x9560>
  41452c:	ldr	w0, [sp, #64]
  414530:	cmp	w0, #0x0
  414534:	cneg	w0, w0, lt  // lt = tstop
  414538:	and	w0, w0, #0xff
  41453c:	neg	w19, w0
  414540:	b	414710 <config_parse@plt+0x9560>
  414544:	add	x0, sp, #0x68
  414548:	bl	409c80 <sd_id128_randomize@plt>
  41454c:	str	w0, [sp, #32]
  414550:	ldr	w0, [sp, #32]
  414554:	cmp	w0, #0x0
  414558:	b.ge	4145e8 <config_parse@plt+0x9438>  // b.tcont
  41455c:	mov	w0, #0x3                   	// #3
  414560:	str	w0, [sp, #48]
  414564:	ldr	w0, [sp, #32]
  414568:	str	w0, [sp, #52]
  41456c:	str	wzr, [sp, #56]
  414570:	ldr	w0, [sp, #56]
  414574:	bl	40b180 <log_get_max_level_realm@plt>
  414578:	mov	w1, w0
  41457c:	ldr	w0, [sp, #48]
  414580:	and	w0, w0, #0x7
  414584:	cmp	w1, w0
  414588:	b.lt	4145d0 <config_parse@plt+0x9420>  // b.tstop
  41458c:	ldr	w0, [sp, #56]
  414590:	lsl	w1, w0, #10
  414594:	ldr	w0, [sp, #48]
  414598:	orr	w6, w1, w0
  41459c:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  4145a0:	add	x1, x0, #0xbab
  4145a4:	adrp	x0, 44d000 <config_parse@plt+0x41e50>
  4145a8:	add	x5, x0, #0xad8
  4145ac:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  4145b0:	add	x4, x0, #0x2a8
  4145b4:	mov	w3, #0x783                 	// #1923
  4145b8:	mov	x2, x1
  4145bc:	ldr	w1, [sp, #52]
  4145c0:	mov	w0, w6
  4145c4:	bl	40a790 <log_internal_realm@plt>
  4145c8:	mov	w19, w0
  4145cc:	b	414710 <config_parse@plt+0x9560>
  4145d0:	ldr	w0, [sp, #52]
  4145d4:	cmp	w0, #0x0
  4145d8:	cneg	w0, w0, lt  // lt = tstop
  4145dc:	and	w0, w0, #0xff
  4145e0:	neg	w19, w0
  4145e4:	b	414710 <config_parse@plt+0x9560>
  4145e8:	ldr	x0, [sp, #80]
  4145ec:	mov	w4, #0x0                   	// #0
  4145f0:	ldp	x2, x3, [sp, #104]
  4145f4:	mov	w1, #0x2                   	// #2
  4145f8:	bl	409ed0 <id128_write@plt>
  4145fc:	str	w0, [sp, #32]
  414600:	ldr	w0, [sp, #32]
  414604:	cmp	w0, #0x0
  414608:	b.ge	414698 <config_parse@plt+0x94e8>  // b.tcont
  41460c:	mov	w0, #0x3                   	// #3
  414610:	str	w0, [sp, #36]
  414614:	ldr	w0, [sp, #32]
  414618:	str	w0, [sp, #40]
  41461c:	str	wzr, [sp, #44]
  414620:	ldr	w0, [sp, #44]
  414624:	bl	40b180 <log_get_max_level_realm@plt>
  414628:	mov	w1, w0
  41462c:	ldr	w0, [sp, #36]
  414630:	and	w0, w0, #0x7
  414634:	cmp	w1, w0
  414638:	b.lt	414680 <config_parse@plt+0x94d0>  // b.tstop
  41463c:	ldr	w0, [sp, #44]
  414640:	lsl	w1, w0, #10
  414644:	ldr	w0, [sp, #36]
  414648:	orr	w6, w1, w0
  41464c:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  414650:	add	x1, x0, #0xbab
  414654:	adrp	x0, 44d000 <config_parse@plt+0x41e50>
  414658:	add	x5, x0, #0xb00
  41465c:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  414660:	add	x4, x0, #0x2a8
  414664:	mov	w3, #0x787                 	// #1927
  414668:	mov	x2, x1
  41466c:	ldr	w1, [sp, #40]
  414670:	mov	w0, w6
  414674:	bl	40a790 <log_internal_realm@plt>
  414678:	mov	w19, w0
  41467c:	b	414710 <config_parse@plt+0x9560>
  414680:	ldr	w0, [sp, #40]
  414684:	cmp	w0, #0x0
  414688:	cneg	w0, w0, lt  // lt = tstop
  41468c:	and	w0, w0, #0xff
  414690:	neg	w19, w0
  414694:	b	414710 <config_parse@plt+0x9560>
  414698:	ldr	x0, [sp, #80]
  41469c:	str	x0, [sp, #88]
  4146a0:	str	xzr, [sp, #80]
  4146a4:	ldr	x0, [sp, #88]
  4146a8:	str	x0, [sp, #72]
  4146ac:	adrp	x0, 44d000 <config_parse@plt+0x41e50>
  4146b0:	add	x0, x0, #0xb20
  4146b4:	str	x0, [sp, #96]
  4146b8:	ldr	x0, [sp, #72]
  4146bc:	mov	x5, #0x0                   	// #0
  4146c0:	mov	x4, #0x1000                	// #4096
  4146c4:	mov	x3, #0x0                   	// #0
  4146c8:	ldr	x2, [sp, #96]
  4146cc:	mov	x1, x0
  4146d0:	mov	w0, #0x3                   	// #3
  4146d4:	bl	4096c0 <mount_verbose@plt>
  4146d8:	str	w0, [sp, #32]
  4146dc:	ldr	w0, [sp, #32]
  4146e0:	cmp	w0, #0x0
  4146e4:	b.ge	4146f0 <config_parse@plt+0x9540>  // b.tcont
  4146e8:	ldr	w19, [sp, #32]
  4146ec:	b	414710 <config_parse@plt+0x9560>
  4146f0:	mov	x5, #0x0                   	// #0
  4146f4:	mov	x4, #0x102f                	// #4143
  4146f8:	mov	x3, #0x0                   	// #0
  4146fc:	ldr	x2, [sp, #96]
  414700:	mov	x1, #0x0                   	// #0
  414704:	mov	w0, #0x3                   	// #3
  414708:	bl	4096c0 <mount_verbose@plt>
  41470c:	mov	w19, w0
  414710:	add	x0, sp, #0x50
  414714:	bl	40b510 <config_parse@plt+0x360>
  414718:	add	x0, sp, #0x48
  41471c:	bl	40bc40 <config_parse@plt+0xa90>
  414720:	mov	w1, w19
  414724:	adrp	x0, 46f000 <config_parse@plt+0x63e50>
  414728:	add	x0, x0, #0xe38
  41472c:	ldr	x2, [sp, #120]
  414730:	ldr	x0, [x0]
  414734:	eor	x0, x2, x0
  414738:	cmp	x0, #0x0
  41473c:	b.eq	414744 <config_parse@plt+0x9594>  // b.none
  414740:	bl	40a440 <__stack_chk_fail@plt>
  414744:	mov	w0, w1
  414748:	ldr	x19, [sp, #16]
  41474c:	ldp	x29, x30, [sp], #128
  414750:	ret
  414754:	stp	x29, x30, [sp, #-384]!
  414758:	mov	x29, sp
  41475c:	stp	x19, x20, [sp, #16]
  414760:	str	x21, [sp, #32]
  414764:	str	x0, [sp, #56]
  414768:	adrp	x0, 46f000 <config_parse@plt+0x63e50>
  41476c:	add	x0, x0, #0xe38
  414770:	ldr	x1, [x0]
  414774:	str	x1, [sp, #376]
  414778:	mov	x1, #0x0                   	// #0
  41477c:	str	wzr, [sp, #68]
  414780:	ldr	x0, [sp, #56]
  414784:	cmp	x0, #0x0
  414788:	cset	w0, eq  // eq = none
  41478c:	and	w0, w0, #0xff
  414790:	and	x0, x0, #0xff
  414794:	cmp	x0, #0x0
  414798:	b.eq	4147c4 <config_parse@plt+0x9614>  // b.none
  41479c:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  4147a0:	add	x1, x0, #0xbab
  4147a4:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  4147a8:	add	x4, x0, #0x2b8
  4147ac:	mov	w3, #0x7a1                 	// #1953
  4147b0:	mov	x2, x1
  4147b4:	adrp	x0, 44d000 <config_parse@plt+0x41e50>
  4147b8:	add	x1, x0, #0x530
  4147bc:	mov	w0, #0x0                   	// #0
  4147c0:	bl	409d50 <log_assert_failed_realm@plt>
  4147c4:	mov	w0, #0x0                   	// #0
  4147c8:	bl	409f10 <umask@plt>
  4147cc:	str	w0, [sp, #64]
  4147d0:	mov	w4, #0x0                   	// #0
  4147d4:	mov	w3, #0x0                   	// #0
  4147d8:	mov	w2, #0x1ed                 	// #493
  4147dc:	adrp	x0, 44d000 <config_parse@plt+0x41e50>
  4147e0:	add	x1, x0, #0xb40
  4147e4:	ldr	x0, [sp, #56]
  4147e8:	bl	41248c <config_parse@plt+0x72dc>
  4147ec:	cmp	w0, #0x0
  4147f0:	b.ge	414880 <config_parse@plt+0x96d0>  // b.tcont
  4147f4:	mov	w0, #0x3                   	// #3
  4147f8:	str	w0, [sp, #180]
  4147fc:	ldr	w0, [sp, #68]
  414800:	str	w0, [sp, #184]
  414804:	str	wzr, [sp, #188]
  414808:	ldr	w0, [sp, #188]
  41480c:	bl	40b180 <log_get_max_level_realm@plt>
  414810:	mov	w1, w0
  414814:	ldr	w0, [sp, #180]
  414818:	and	w0, w0, #0x7
  41481c:	cmp	w1, w0
  414820:	b.lt	414868 <config_parse@plt+0x96b8>  // b.tstop
  414824:	ldr	w0, [sp, #188]
  414828:	lsl	w1, w0, #10
  41482c:	ldr	w0, [sp, #180]
  414830:	orr	w6, w1, w0
  414834:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  414838:	add	x1, x0, #0xbab
  41483c:	adrp	x0, 44d000 <config_parse@plt+0x41e50>
  414840:	add	x5, x0, #0xb50
  414844:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  414848:	add	x4, x0, #0x2c8
  41484c:	mov	w3, #0x7a7                 	// #1959
  414850:	mov	x2, x1
  414854:	ldr	w1, [sp, #184]
  414858:	mov	w0, w6
  41485c:	bl	40a790 <log_internal_realm@plt>
  414860:	mov	w19, w0
  414864:	b	4151ec <config_parse@plt+0xa03c>
  414868:	ldr	w0, [sp, #184]
  41486c:	cmp	w0, #0x0
  414870:	cneg	w0, w0, lt  // lt = tstop
  414874:	and	w0, w0, #0xff
  414878:	neg	w19, w0
  41487c:	b	4151ec <config_parse@plt+0xa03c>
  414880:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  414884:	add	x0, x0, #0x2d8
  414888:	str	x0, [sp, #240]
  41488c:	b	4151cc <config_parse@plt+0xa01c>
  414890:	str	xzr, [sp, #192]
  414894:	str	xzr, [sp, #200]
  414898:	mov	x2, #0xffffffffffffffff    	// #-1
  41489c:	ldr	x1, [sp, #240]
  4148a0:	adrp	x0, 44d000 <config_parse@plt+0x41e50>
  4148a4:	add	x0, x0, #0xb78
  4148a8:	bl	40a4f0 <path_join_internal@plt>
  4148ac:	str	x0, [sp, #192]
  4148b0:	ldr	x0, [sp, #192]
  4148b4:	cmp	x0, #0x0
  4148b8:	b.ne	4148e4 <config_parse@plt+0x9734>  // b.any
  4148bc:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  4148c0:	add	x1, x0, #0xbab
  4148c4:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  4148c8:	add	x3, x0, #0x2c8
  4148cc:	mov	w2, #0x7af                 	// #1967
  4148d0:	mov	w0, #0x0                   	// #0
  4148d4:	bl	40b0b0 <log_oom_internal@plt>
  4148d8:	mov	w19, w0
  4148dc:	mov	w20, #0x0                   	// #0
  4148e0:	b	415184 <config_parse@plt+0x9fd4>
  4148e4:	ldr	x0, [sp, #192]
  4148e8:	mov	x2, #0xffffffffffffffff    	// #-1
  4148ec:	mov	x1, x0
  4148f0:	ldr	x0, [sp, #56]
  4148f4:	bl	40a4f0 <path_join_internal@plt>
  4148f8:	str	x0, [sp, #200]
  4148fc:	ldr	x0, [sp, #200]
  414900:	cmp	x0, #0x0
  414904:	b.ne	414930 <config_parse@plt+0x9780>  // b.any
  414908:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  41490c:	add	x1, x0, #0xbab
  414910:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  414914:	add	x3, x0, #0x2c8
  414918:	mov	w2, #0x7b3                 	// #1971
  41491c:	mov	w0, #0x0                   	// #0
  414920:	bl	40b0b0 <log_oom_internal@plt>
  414924:	mov	w19, w0
  414928:	mov	w20, #0x0                   	// #0
  41492c:	b	415184 <config_parse@plt+0x9fd4>
  414930:	ldr	x0, [sp, #192]
  414934:	add	x1, sp, #0xf8
  414938:	bl	44a8a8 <config_parse@plt+0x3f6f8>
  41493c:	cmp	w0, #0x0
  414940:	b.ge	4149f0 <config_parse@plt+0x9840>  // b.tcont
  414944:	bl	40a220 <__errno_location@plt>
  414948:	ldr	w0, [x0]
  41494c:	cmp	w0, #0x2
  414950:	b.eq	415180 <config_parse@plt+0x9fd0>  // b.none
  414954:	mov	w0, #0x3                   	// #3
  414958:	str	w0, [sp, #168]
  41495c:	bl	40a220 <__errno_location@plt>
  414960:	ldr	w0, [x0]
  414964:	str	w0, [sp, #172]
  414968:	str	wzr, [sp, #176]
  41496c:	ldr	w0, [sp, #176]
  414970:	bl	40b180 <log_get_max_level_realm@plt>
  414974:	mov	w1, w0
  414978:	ldr	w0, [sp, #168]
  41497c:	and	w0, w0, #0x7
  414980:	cmp	w1, w0
  414984:	b.lt	4149d4 <config_parse@plt+0x9824>  // b.tstop
  414988:	ldr	w0, [sp, #176]
  41498c:	lsl	w1, w0, #10
  414990:	ldr	w0, [sp, #168]
  414994:	orr	w7, w1, w0
  414998:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  41499c:	add	x1, x0, #0xbab
  4149a0:	ldr	x0, [sp, #192]
  4149a4:	mov	x6, x0
  4149a8:	adrp	x0, 44d000 <config_parse@plt+0x41e50>
  4149ac:	add	x5, x0, #0xb80
  4149b0:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  4149b4:	add	x4, x0, #0x2c8
  4149b8:	mov	w3, #0x7b8                 	// #1976
  4149bc:	mov	x2, x1
  4149c0:	ldr	w1, [sp, #172]
  4149c4:	mov	w0, w7
  4149c8:	bl	40a790 <log_internal_realm@plt>
  4149cc:	mov	w19, w0
  4149d0:	b	4149e8 <config_parse@plt+0x9838>
  4149d4:	ldr	w0, [sp, #172]
  4149d8:	cmp	w0, #0x0
  4149dc:	cneg	w0, w0, lt  // lt = tstop
  4149e0:	and	w0, w0, #0xff
  4149e4:	neg	w19, w0
  4149e8:	mov	w20, #0x0                   	// #0
  4149ec:	b	415184 <config_parse@plt+0x9fd4>
  4149f0:	ldr	w0, [sp, #264]
  4149f4:	and	w0, w0, #0xf000
  4149f8:	cmp	w0, #0x2, lsl #12
  4149fc:	b.eq	414aac <config_parse@plt+0x98fc>  // b.none
  414a00:	ldr	w0, [sp, #264]
  414a04:	and	w0, w0, #0xf000
  414a08:	cmp	w0, #0x6, lsl #12
  414a0c:	b.eq	414aac <config_parse@plt+0x98fc>  // b.none
  414a10:	mov	w0, #0x3                   	// #3
  414a14:	str	w0, [sp, #72]
  414a18:	mov	w0, #0x5                   	// #5
  414a1c:	movk	w0, #0x4000, lsl #16
  414a20:	str	w0, [sp, #76]
  414a24:	str	wzr, [sp, #80]
  414a28:	ldr	w0, [sp, #80]
  414a2c:	bl	40b180 <log_get_max_level_realm@plt>
  414a30:	mov	w1, w0
  414a34:	ldr	w0, [sp, #72]
  414a38:	and	w0, w0, #0x7
  414a3c:	cmp	w1, w0
  414a40:	b.lt	414a90 <config_parse@plt+0x98e0>  // b.tstop
  414a44:	ldr	w0, [sp, #80]
  414a48:	lsl	w1, w0, #10
  414a4c:	ldr	w0, [sp, #72]
  414a50:	orr	w7, w1, w0
  414a54:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  414a58:	add	x1, x0, #0xbab
  414a5c:	ldr	x0, [sp, #192]
  414a60:	mov	x6, x0
  414a64:	adrp	x0, 44d000 <config_parse@plt+0x41e50>
  414a68:	add	x5, x0, #0xb98
  414a6c:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  414a70:	add	x4, x0, #0x2c8
  414a74:	mov	w3, #0x7bb                 	// #1979
  414a78:	mov	x2, x1
  414a7c:	ldr	w1, [sp, #76]
  414a80:	mov	w0, w7
  414a84:	bl	40a790 <log_internal_realm@plt>
  414a88:	mov	w19, w0
  414a8c:	b	414aa4 <config_parse@plt+0x98f4>
  414a90:	ldr	w0, [sp, #76]
  414a94:	cmp	w0, #0x0
  414a98:	cneg	w0, w0, lt  // lt = tstop
  414a9c:	and	w0, w0, #0xff
  414aa0:	neg	w19, w0
  414aa4:	mov	w20, #0x0                   	// #0
  414aa8:	b	415184 <config_parse@plt+0x9fd4>
  414aac:	str	xzr, [sp, #208]
  414ab0:	str	xzr, [sp, #216]
  414ab4:	str	xzr, [sp, #224]
  414ab8:	str	xzr, [sp, #232]
  414abc:	ldr	x0, [sp, #200]
  414ac0:	ldr	w1, [sp, #264]
  414ac4:	ldr	x2, [sp, #280]
  414ac8:	bl	44a8f8 <config_parse@plt+0x3f748>
  414acc:	cmp	w0, #0x0
  414ad0:	b.ge	414d84 <config_parse@plt+0x9bd4>  // b.tcont
  414ad4:	bl	40a220 <__errno_location@plt>
  414ad8:	ldr	w0, [x0]
  414adc:	cmp	w0, #0x11
  414ae0:	b.ne	414b5c <config_parse@plt+0x99ac>  // b.any
  414ae4:	mov	w0, #0x5                   	// #5
  414ae8:	str	w0, [sp, #84]
  414aec:	str	wzr, [sp, #88]
  414af0:	str	wzr, [sp, #92]
  414af4:	ldr	w0, [sp, #92]
  414af8:	bl	40b180 <log_get_max_level_realm@plt>
  414afc:	mov	w1, w0
  414b00:	ldr	w0, [sp, #84]
  414b04:	and	w0, w0, #0x7
  414b08:	cmp	w1, w0
  414b0c:	b.lt	414b54 <config_parse@plt+0x99a4>  // b.tstop
  414b10:	ldr	w0, [sp, #92]
  414b14:	lsl	w1, w0, #10
  414b18:	ldr	w0, [sp, #84]
  414b1c:	orr	w7, w1, w0
  414b20:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  414b24:	add	x1, x0, #0xbab
  414b28:	ldr	x6, [sp, #56]
  414b2c:	adrp	x0, 44d000 <config_parse@plt+0x41e50>
  414b30:	add	x5, x0, #0xbc8
  414b34:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  414b38:	add	x4, x0, #0x2c8
  414b3c:	mov	w3, #0x7c3                 	// #1987
  414b40:	mov	x2, x1
  414b44:	ldr	w1, [sp, #88]
  414b48:	mov	w0, w7
  414b4c:	bl	40a790 <log_internal_realm@plt>
  414b50:	b	414b5c <config_parse@plt+0x99ac>
  414b54:	ldr	w0, [sp, #88]
  414b58:	cmp	w0, #0x0
  414b5c:	bl	40a220 <__errno_location@plt>
  414b60:	ldr	w0, [x0]
  414b64:	cmp	w0, #0x1
  414b68:	b.eq	414c08 <config_parse@plt+0x9a58>  // b.none
  414b6c:	mov	w0, #0x3                   	// #3
  414b70:	str	w0, [sp, #120]
  414b74:	bl	40a220 <__errno_location@plt>
  414b78:	ldr	w0, [x0]
  414b7c:	str	w0, [sp, #124]
  414b80:	str	wzr, [sp, #128]
  414b84:	ldr	w0, [sp, #128]
  414b88:	bl	40b180 <log_get_max_level_realm@plt>
  414b8c:	mov	w1, w0
  414b90:	ldr	w0, [sp, #120]
  414b94:	and	w0, w0, #0x7
  414b98:	cmp	w1, w0
  414b9c:	b.lt	414bec <config_parse@plt+0x9a3c>  // b.tstop
  414ba0:	ldr	w0, [sp, #128]
  414ba4:	lsl	w1, w0, #10
  414ba8:	ldr	w0, [sp, #120]
  414bac:	orr	w7, w1, w0
  414bb0:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  414bb4:	add	x1, x0, #0xbab
  414bb8:	ldr	x0, [sp, #200]
  414bbc:	mov	x6, x0
  414bc0:	adrp	x0, 44d000 <config_parse@plt+0x41e50>
  414bc4:	add	x5, x0, #0xc40
  414bc8:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  414bcc:	add	x4, x0, #0x2c8
  414bd0:	mov	w3, #0x7c5                 	// #1989
  414bd4:	mov	x2, x1
  414bd8:	ldr	w1, [sp, #124]
  414bdc:	mov	w0, w7
  414be0:	bl	40a790 <log_internal_realm@plt>
  414be4:	mov	w19, w0
  414be8:	b	414c00 <config_parse@plt+0x9a50>
  414bec:	ldr	w0, [sp, #124]
  414bf0:	cmp	w0, #0x0
  414bf4:	cneg	w0, w0, lt  // lt = tstop
  414bf8:	and	w0, w0, #0xff
  414bfc:	neg	w19, w0
  414c00:	mov	w20, #0x0                   	// #0
  414c04:	b	415114 <config_parse@plt+0x9f64>
  414c08:	ldr	x0, [sp, #200]
  414c0c:	bl	40a1d0 <touch@plt>
  414c10:	str	w0, [sp, #68]
  414c14:	ldr	w0, [sp, #68]
  414c18:	cmp	w0, #0x0
  414c1c:	b.ge	414cb8 <config_parse@plt+0x9b08>  // b.tcont
  414c20:	mov	w0, #0x3                   	// #3
  414c24:	str	w0, [sp, #108]
  414c28:	ldr	w0, [sp, #68]
  414c2c:	str	w0, [sp, #112]
  414c30:	str	wzr, [sp, #116]
  414c34:	ldr	w0, [sp, #116]
  414c38:	bl	40b180 <log_get_max_level_realm@plt>
  414c3c:	mov	w1, w0
  414c40:	ldr	w0, [sp, #108]
  414c44:	and	w0, w0, #0x7
  414c48:	cmp	w1, w0
  414c4c:	b.lt	414c9c <config_parse@plt+0x9aec>  // b.tstop
  414c50:	ldr	w0, [sp, #116]
  414c54:	lsl	w1, w0, #10
  414c58:	ldr	w0, [sp, #108]
  414c5c:	orr	w7, w1, w0
  414c60:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  414c64:	add	x1, x0, #0xbab
  414c68:	ldr	x0, [sp, #200]
  414c6c:	mov	x6, x0
  414c70:	adrp	x0, 44d000 <config_parse@plt+0x41e50>
  414c74:	add	x5, x0, #0xc58
  414c78:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  414c7c:	add	x4, x0, #0x2c8
  414c80:	mov	w3, #0x7ca                 	// #1994
  414c84:	mov	x2, x1
  414c88:	ldr	w1, [sp, #112]
  414c8c:	mov	w0, w7
  414c90:	bl	40a790 <log_internal_realm@plt>
  414c94:	mov	w19, w0
  414c98:	b	414cb0 <config_parse@plt+0x9b00>
  414c9c:	ldr	w0, [sp, #112]
  414ca0:	cmp	w0, #0x0
  414ca4:	cneg	w0, w0, lt  // lt = tstop
  414ca8:	and	w0, w0, #0xff
  414cac:	neg	w19, w0
  414cb0:	mov	w20, #0x0                   	// #0
  414cb4:	b	415114 <config_parse@plt+0x9f64>
  414cb8:	ldr	x0, [sp, #192]
  414cbc:	ldr	x1, [sp, #200]
  414cc0:	mov	x5, #0x0                   	// #0
  414cc4:	mov	x4, #0x1000                	// #4096
  414cc8:	mov	x3, #0x0                   	// #0
  414ccc:	mov	x2, x1
  414cd0:	mov	x1, x0
  414cd4:	mov	w0, #0x7                   	// #7
  414cd8:	bl	4096c0 <mount_verbose@plt>
  414cdc:	str	w0, [sp, #68]
  414ce0:	ldr	w0, [sp, #68]
  414ce4:	cmp	w0, #0x0
  414ce8:	b.ge	414d84 <config_parse@plt+0x9bd4>  // b.tcont
  414cec:	mov	w0, #0x3                   	// #3
  414cf0:	str	w0, [sp, #96]
  414cf4:	ldr	w0, [sp, #68]
  414cf8:	str	w0, [sp, #100]
  414cfc:	str	wzr, [sp, #104]
  414d00:	ldr	w0, [sp, #104]
  414d04:	bl	40b180 <log_get_max_level_realm@plt>
  414d08:	mov	w1, w0
  414d0c:	ldr	w0, [sp, #96]
  414d10:	and	w0, w0, #0x7
  414d14:	cmp	w1, w0
  414d18:	b.lt	414d68 <config_parse@plt+0x9bb8>  // b.tstop
  414d1c:	ldr	w0, [sp, #104]
  414d20:	lsl	w1, w0, #10
  414d24:	ldr	w0, [sp, #96]
  414d28:	orr	w7, w1, w0
  414d2c:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  414d30:	add	x1, x0, #0xbab
  414d34:	ldr	x0, [sp, #200]
  414d38:	mov	x6, x0
  414d3c:	adrp	x0, 44d000 <config_parse@plt+0x41e50>
  414d40:	add	x5, x0, #0xc70
  414d44:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  414d48:	add	x4, x0, #0x2c8
  414d4c:	mov	w3, #0x7cd                 	// #1997
  414d50:	mov	x2, x1
  414d54:	ldr	w1, [sp, #100]
  414d58:	mov	w0, w7
  414d5c:	bl	40a790 <log_internal_realm@plt>
  414d60:	mov	w19, w0
  414d64:	b	414d7c <config_parse@plt+0x9bcc>
  414d68:	ldr	w0, [sp, #100]
  414d6c:	cmp	w0, #0x0
  414d70:	cneg	w0, w0, lt  // lt = tstop
  414d74:	and	w0, w0, #0xff
  414d78:	neg	w19, w0
  414d7c:	mov	w20, #0x0                   	// #0
  414d80:	b	415114 <config_parse@plt+0x9f64>
  414d84:	ldr	x0, [sp, #200]
  414d88:	mov	w2, #0x0                   	// #0
  414d8c:	mov	w1, #0x0                   	// #0
  414d90:	bl	4122ec <config_parse@plt+0x713c>
  414d94:	str	w0, [sp, #68]
  414d98:	ldr	w0, [sp, #68]
  414d9c:	cmp	w0, #0x0
  414da0:	b.ge	414e3c <config_parse@plt+0x9c8c>  // b.tcont
  414da4:	mov	w0, #0x3                   	// #3
  414da8:	str	w0, [sp, #156]
  414dac:	ldr	w0, [sp, #68]
  414db0:	str	w0, [sp, #160]
  414db4:	str	wzr, [sp, #164]
  414db8:	ldr	w0, [sp, #164]
  414dbc:	bl	40b180 <log_get_max_level_realm@plt>
  414dc0:	mov	w1, w0
  414dc4:	ldr	w0, [sp, #156]
  414dc8:	and	w0, w0, #0x7
  414dcc:	cmp	w1, w0
  414dd0:	b.lt	414e20 <config_parse@plt+0x9c70>  // b.tstop
  414dd4:	ldr	w0, [sp, #164]
  414dd8:	lsl	w1, w0, #10
  414ddc:	ldr	w0, [sp, #156]
  414de0:	orr	w7, w1, w0
  414de4:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  414de8:	add	x1, x0, #0xbab
  414dec:	ldr	x0, [sp, #200]
  414df0:	mov	x6, x0
  414df4:	adrp	x0, 44d000 <config_parse@plt+0x41e50>
  414df8:	add	x5, x0, #0xca0
  414dfc:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  414e00:	add	x4, x0, #0x2c8
  414e04:	mov	w3, #0x7d2                 	// #2002
  414e08:	mov	x2, x1
  414e0c:	ldr	w1, [sp, #160]
  414e10:	mov	w0, w7
  414e14:	bl	40a790 <log_internal_realm@plt>
  414e18:	mov	w19, w0
  414e1c:	b	414e34 <config_parse@plt+0x9c84>
  414e20:	ldr	w0, [sp, #160]
  414e24:	cmp	w0, #0x0
  414e28:	cneg	w0, w0, lt  // lt = tstop
  414e2c:	and	w0, w0, #0xff
  414e30:	neg	w19, w0
  414e34:	mov	w20, #0x0                   	// #0
  414e38:	b	415114 <config_parse@plt+0x9f64>
  414e3c:	ldr	w0, [sp, #264]
  414e40:	and	w0, w0, #0xf000
  414e44:	cmp	w0, #0x2, lsl #12
  414e48:	b.ne	414e58 <config_parse@plt+0x9ca8>  // b.any
  414e4c:	adrp	x0, 44d000 <config_parse@plt+0x41e50>
  414e50:	add	x0, x0, #0xcc8
  414e54:	b	414e60 <config_parse@plt+0x9cb0>
  414e58:	adrp	x0, 44d000 <config_parse@plt+0x41e50>
  414e5c:	add	x0, x0, #0xcd0
  414e60:	mov	x2, #0xffffffffffffffff    	// #-1
  414e64:	mov	x1, x0
  414e68:	adrp	x0, 44d000 <config_parse@plt+0x41e50>
  414e6c:	add	x0, x0, #0xcd8
  414e70:	bl	40a4f0 <path_join_internal@plt>
  414e74:	str	x0, [sp, #224]
  414e78:	ldr	x0, [sp, #224]
  414e7c:	cmp	x0, #0x0
  414e80:	b.ne	414eac <config_parse@plt+0x9cfc>  // b.any
  414e84:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  414e88:	add	x1, x0, #0xbab
  414e8c:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  414e90:	add	x3, x0, #0x2c8
  414e94:	mov	w2, #0x7d6                 	// #2006
  414e98:	mov	w0, #0x0                   	// #0
  414e9c:	bl	40b0b0 <log_oom_internal@plt>
  414ea0:	mov	w19, w0
  414ea4:	mov	w20, #0x0                   	// #0
  414ea8:	b	415114 <config_parse@plt+0x9f64>
  414eac:	ldr	x0, [sp, #224]
  414eb0:	mov	w4, #0x0                   	// #0
  414eb4:	mov	w3, #0x0                   	// #0
  414eb8:	mov	w2, #0x1ed                 	// #493
  414ebc:	mov	x1, x0
  414ec0:	ldr	x0, [sp, #56]
  414ec4:	bl	41248c <config_parse@plt+0x72dc>
  414ec8:	str	w0, [sp, #68]
  414ecc:	ldr	w0, [sp, #68]
  414ed0:	cmp	w0, #0x0
  414ed4:	b.ge	414f70 <config_parse@plt+0x9dc0>  // b.tcont
  414ed8:	mov	w0, #0x3                   	// #3
  414edc:	str	w0, [sp, #144]
  414ee0:	ldr	w0, [sp, #68]
  414ee4:	str	w0, [sp, #148]
  414ee8:	str	wzr, [sp, #152]
  414eec:	ldr	w0, [sp, #152]
  414ef0:	bl	40b180 <log_get_max_level_realm@plt>
  414ef4:	mov	w1, w0
  414ef8:	ldr	w0, [sp, #144]
  414efc:	and	w0, w0, #0x7
  414f00:	cmp	w1, w0
  414f04:	b.lt	414f54 <config_parse@plt+0x9da4>  // b.tstop
  414f08:	ldr	w0, [sp, #152]
  414f0c:	lsl	w1, w0, #10
  414f10:	ldr	w0, [sp, #144]
  414f14:	orr	w7, w1, w0
  414f18:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  414f1c:	add	x1, x0, #0xbab
  414f20:	ldr	x0, [sp, #224]
  414f24:	mov	x6, x0
  414f28:	adrp	x0, 44d000 <config_parse@plt+0x41e50>
  414f2c:	add	x5, x0, #0xce0
  414f30:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  414f34:	add	x4, x0, #0x2c8
  414f38:	mov	w3, #0x7da                 	// #2010
  414f3c:	mov	x2, x1
  414f40:	ldr	w1, [sp, #148]
  414f44:	mov	w0, w7
  414f48:	bl	40a790 <log_internal_realm@plt>
  414f4c:	mov	w19, w0
  414f50:	b	414f68 <config_parse@plt+0x9db8>
  414f54:	ldr	w0, [sp, #148]
  414f58:	cmp	w0, #0x0
  414f5c:	cneg	w0, w0, lt  // lt = tstop
  414f60:	and	w0, w0, #0xff
  414f64:	neg	w19, w0
  414f68:	mov	w20, #0x0                   	// #0
  414f6c:	b	415114 <config_parse@plt+0x9f64>
  414f70:	ldr	x20, [sp, #224]
  414f74:	ldr	x0, [sp, #280]
  414f78:	bl	40a8e0 <gnu_dev_major@plt>
  414f7c:	mov	w21, w0
  414f80:	ldr	x0, [sp, #280]
  414f84:	bl	40adc0 <gnu_dev_minor@plt>
  414f88:	add	x5, sp, #0xd0
  414f8c:	mov	w4, w0
  414f90:	mov	w3, w21
  414f94:	mov	x2, x20
  414f98:	adrp	x0, 44d000 <config_parse@plt+0x41e50>
  414f9c:	add	x1, x0, #0xd00
  414fa0:	mov	x0, x5
  414fa4:	bl	40ac00 <asprintf@plt>
  414fa8:	cmp	w0, #0x0
  414fac:	b.ge	414fd8 <config_parse@plt+0x9e28>  // b.tcont
  414fb0:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  414fb4:	add	x1, x0, #0xbab
  414fb8:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  414fbc:	add	x3, x0, #0x2c8
  414fc0:	mov	w2, #0x7dd                 	// #2013
  414fc4:	mov	w0, #0x0                   	// #0
  414fc8:	bl	40b0b0 <log_oom_internal@plt>
  414fcc:	mov	w19, w0
  414fd0:	mov	w20, #0x0                   	// #0
  414fd4:	b	415114 <config_parse@plt+0x9f64>
  414fd8:	ldr	x0, [sp, #208]
  414fdc:	mov	x2, #0xffffffffffffffff    	// #-1
  414fe0:	mov	x1, x0
  414fe4:	ldr	x0, [sp, #56]
  414fe8:	bl	40a4f0 <path_join_internal@plt>
  414fec:	str	x0, [sp, #216]
  414ff0:	ldr	x0, [sp, #216]
  414ff4:	cmp	x0, #0x0
  414ff8:	b.ne	415024 <config_parse@plt+0x9e74>  // b.any
  414ffc:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  415000:	add	x1, x0, #0xbab
  415004:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  415008:	add	x3, x0, #0x2c8
  41500c:	mov	w2, #0x7e1                 	// #2017
  415010:	mov	w0, #0x0                   	// #0
  415014:	bl	40b0b0 <log_oom_internal@plt>
  415018:	mov	w19, w0
  41501c:	mov	w20, #0x0                   	// #0
  415020:	b	415114 <config_parse@plt+0x9f64>
  415024:	mov	x2, #0xffffffffffffffff    	// #-1
  415028:	ldr	x1, [sp, #240]
  41502c:	adrp	x0, 44d000 <config_parse@plt+0x41e50>
  415030:	add	x0, x0, #0xd10
  415034:	bl	40a4f0 <path_join_internal@plt>
  415038:	str	x0, [sp, #232]
  41503c:	ldr	x0, [sp, #232]
  415040:	cmp	x0, #0x0
  415044:	b.ne	415070 <config_parse@plt+0x9ec0>  // b.any
  415048:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  41504c:	add	x1, x0, #0xbab
  415050:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  415054:	add	x3, x0, #0x2c8
  415058:	mov	w2, #0x7e5                 	// #2021
  41505c:	mov	w0, #0x0                   	// #0
  415060:	bl	40b0b0 <log_oom_internal@plt>
  415064:	mov	w19, w0
  415068:	mov	w20, #0x0                   	// #0
  41506c:	b	415114 <config_parse@plt+0x9f64>
  415070:	ldr	x0, [sp, #232]
  415074:	ldr	x1, [sp, #216]
  415078:	bl	409c20 <symlink@plt>
  41507c:	cmp	w0, #0x0
  415080:	b.ge	415110 <config_parse@plt+0x9f60>  // b.tcont
  415084:	mov	w0, #0x7                   	// #7
  415088:	str	w0, [sp, #132]
  41508c:	bl	40a220 <__errno_location@plt>
  415090:	ldr	w0, [x0]
  415094:	str	w0, [sp, #136]
  415098:	str	wzr, [sp, #140]
  41509c:	ldr	w0, [sp, #140]
  4150a0:	bl	40b180 <log_get_max_level_realm@plt>
  4150a4:	mov	w1, w0
  4150a8:	ldr	w0, [sp, #132]
  4150ac:	and	w0, w0, #0x7
  4150b0:	cmp	w1, w0
  4150b4:	b.lt	415108 <config_parse@plt+0x9f58>  // b.tstop
  4150b8:	ldr	w0, [sp, #140]
  4150bc:	lsl	w1, w0, #10
  4150c0:	ldr	w0, [sp, #132]
  4150c4:	orr	w8, w1, w0
  4150c8:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  4150cc:	add	x1, x0, #0xbab
  4150d0:	ldr	x0, [sp, #232]
  4150d4:	ldr	x2, [sp, #216]
  4150d8:	mov	x7, x2
  4150dc:	mov	x6, x0
  4150e0:	adrp	x0, 44d000 <config_parse@plt+0x41e50>
  4150e4:	add	x5, x0, #0xd18
  4150e8:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  4150ec:	add	x4, x0, #0x2c8
  4150f0:	mov	w3, #0x7e8                 	// #2024
  4150f4:	mov	x2, x1
  4150f8:	ldr	w1, [sp, #136]
  4150fc:	mov	w0, w8
  415100:	bl	40a790 <log_internal_realm@plt>
  415104:	b	415110 <config_parse@plt+0x9f60>
  415108:	ldr	w0, [sp, #136]
  41510c:	cmp	w0, #0x0
  415110:	mov	w20, #0x1                   	// #1
  415114:	add	x0, sp, #0xe8
  415118:	bl	40b510 <config_parse@plt+0x360>
  41511c:	cmp	w20, #0x1
  415120:	b.eq	41512c <config_parse@plt+0x9f7c>  // b.none
  415124:	mov	w20, #0x0                   	// #0
  415128:	b	415130 <config_parse@plt+0x9f80>
  41512c:	mov	w20, #0x1                   	// #1
  415130:	add	x0, sp, #0xe0
  415134:	bl	40b510 <config_parse@plt+0x360>
  415138:	cmp	w20, #0x1
  41513c:	b.eq	415148 <config_parse@plt+0x9f98>  // b.none
  415140:	mov	w20, #0x0                   	// #0
  415144:	b	41514c <config_parse@plt+0x9f9c>
  415148:	mov	w20, #0x1                   	// #1
  41514c:	add	x0, sp, #0xd8
  415150:	bl	40b510 <config_parse@plt+0x360>
  415154:	cmp	w20, #0x1
  415158:	b.eq	415164 <config_parse@plt+0x9fb4>  // b.none
  41515c:	mov	w20, #0x0                   	// #0
  415160:	b	415168 <config_parse@plt+0x9fb8>
  415164:	mov	w20, #0x1                   	// #1
  415168:	add	x0, sp, #0xd0
  41516c:	bl	40b510 <config_parse@plt+0x360>
  415170:	cmp	w20, #0x1
  415174:	b.eq	415180 <config_parse@plt+0x9fd0>  // b.none
  415178:	mov	w20, #0x0                   	// #0
  41517c:	b	415184 <config_parse@plt+0x9fd4>
  415180:	mov	w20, #0x1                   	// #1
  415184:	add	x0, sp, #0xc8
  415188:	bl	40b510 <config_parse@plt+0x360>
  41518c:	cmp	w20, #0x1
  415190:	b.eq	41519c <config_parse@plt+0x9fec>  // b.none
  415194:	mov	w20, #0x0                   	// #0
  415198:	b	4151a0 <config_parse@plt+0x9ff0>
  41519c:	mov	w20, #0x1                   	// #1
  4151a0:	add	x0, sp, #0xc0
  4151a4:	bl	40b510 <config_parse@plt+0x360>
  4151a8:	cmp	w20, #0x1
  4151ac:	b.ne	4151ec <config_parse@plt+0xa03c>  // b.any
  4151b0:	ldr	x0, [sp, #240]
  4151b4:	bl	40b010 <strlen@plt>
  4151b8:	mov	x1, x0
  4151bc:	ldr	x0, [sp, #240]
  4151c0:	add	x0, x0, x1
  4151c4:	add	x0, x0, #0x1
  4151c8:	str	x0, [sp, #240]
  4151cc:	ldr	x0, [sp, #240]
  4151d0:	cmp	x0, #0x0
  4151d4:	b.eq	4151e8 <config_parse@plt+0xa038>  // b.none
  4151d8:	ldr	x0, [sp, #240]
  4151dc:	ldrb	w0, [x0]
  4151e0:	cmp	w0, #0x0
  4151e4:	b.ne	414890 <config_parse@plt+0x96e0>  // b.any
  4151e8:	ldr	w19, [sp, #68]
  4151ec:	add	x0, sp, #0x40
  4151f0:	bl	40c248 <config_parse@plt+0x1098>
  4151f4:	mov	w1, w19
  4151f8:	adrp	x0, 46f000 <config_parse@plt+0x63e50>
  4151fc:	add	x0, x0, #0xe38
  415200:	ldr	x2, [sp, #376]
  415204:	ldr	x0, [x0]
  415208:	eor	x0, x2, x0
  41520c:	cmp	x0, #0x0
  415210:	b.eq	415218 <config_parse@plt+0xa068>  // b.none
  415214:	bl	40a440 <__stack_chk_fail@plt>
  415218:	mov	w0, w1
  41521c:	ldp	x19, x20, [sp, #16]
  415220:	ldr	x21, [sp, #32]
  415224:	ldp	x29, x30, [sp], #384
  415228:	ret
  41522c:	stp	x29, x30, [sp, #-128]!
  415230:	mov	x29, sp
  415234:	stp	x19, x20, [sp, #16]
  415238:	str	x21, [sp, #32]
  41523c:	str	x0, [sp, #56]
  415240:	adrp	x0, 46f000 <config_parse@plt+0x63e50>
  415244:	add	x0, x0, #0xe38
  415248:	ldr	x1, [x0]
  41524c:	str	x1, [sp, #120]
  415250:	mov	x1, #0x0                   	// #0
  415254:	mov	w0, #0x0                   	// #0
  415258:	bl	409f10 <umask@plt>
  41525c:	str	w0, [sp, #64]
  415260:	str	xzr, [sp, #104]
  415264:	b	4154d4 <config_parse@plt+0xa324>
  415268:	str	xzr, [sp, #96]
  41526c:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  415270:	add	x0, x0, #0x440
  415274:	ldr	x1, [x0]
  415278:	ldr	x0, [sp, #104]
  41527c:	lsl	x0, x0, #5
  415280:	add	x0, x1, x0
  415284:	str	x0, [sp, #112]
  415288:	ldr	x0, [sp, #112]
  41528c:	ldr	x0, [x0]
  415290:	mov	x2, #0xffffffffffffffff    	// #-1
  415294:	mov	x1, x0
  415298:	ldr	x0, [sp, #56]
  41529c:	bl	40a4f0 <path_join_internal@plt>
  4152a0:	str	x0, [sp, #96]
  4152a4:	ldr	x0, [sp, #96]
  4152a8:	cmp	x0, #0x0
  4152ac:	b.ne	4152d8 <config_parse@plt+0xa128>  // b.any
  4152b0:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  4152b4:	add	x1, x0, #0xbab
  4152b8:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  4152bc:	add	x3, x0, #0x308
  4152c0:	mov	w2, #0x7fc                 	// #2044
  4152c4:	mov	w0, #0x0                   	// #0
  4152c8:	bl	40b0b0 <log_oom_internal@plt>
  4152cc:	mov	w19, w0
  4152d0:	mov	w20, #0x0                   	// #0
  4152d4:	b	4154b8 <config_parse@plt+0xa308>
  4152d8:	ldr	x20, [sp, #96]
  4152dc:	ldr	x0, [sp, #112]
  4152e0:	ldr	w21, [x0, #16]
  4152e4:	ldr	x0, [sp, #112]
  4152e8:	ldr	w0, [x0, #16]
  4152ec:	and	w0, w0, #0xf000
  4152f0:	cmp	w0, #0x2, lsl #12
  4152f4:	b.eq	41530c <config_parse@plt+0xa15c>  // b.none
  4152f8:	ldr	x0, [sp, #112]
  4152fc:	ldr	w0, [x0, #16]
  415300:	and	w0, w0, #0xf000
  415304:	cmp	w0, #0x6, lsl #12
  415308:	b.ne	41532c <config_parse@plt+0xa17c>  // b.any
  41530c:	ldr	x0, [sp, #112]
  415310:	ldr	w2, [x0, #8]
  415314:	ldr	x0, [sp, #112]
  415318:	ldr	w0, [x0, #12]
  41531c:	mov	w1, w0
  415320:	mov	w0, w2
  415324:	bl	40a430 <gnu_dev_makedev@plt>
  415328:	b	415330 <config_parse@plt+0xa180>
  41532c:	mov	x0, #0x0                   	// #0
  415330:	mov	x2, x0
  415334:	mov	w1, w21
  415338:	mov	x0, x20
  41533c:	bl	44a8f8 <config_parse@plt+0x3f748>
  415340:	cmp	w0, #0x0
  415344:	b.ge	4153e4 <config_parse@plt+0xa234>  // b.tcont
  415348:	mov	w0, #0x3                   	// #3
  41534c:	str	w0, [sp, #84]
  415350:	bl	40a220 <__errno_location@plt>
  415354:	ldr	w0, [x0]
  415358:	str	w0, [sp, #88]
  41535c:	str	wzr, [sp, #92]
  415360:	ldr	w0, [sp, #92]
  415364:	bl	40b180 <log_get_max_level_realm@plt>
  415368:	mov	w1, w0
  41536c:	ldr	w0, [sp, #84]
  415370:	and	w0, w0, #0x7
  415374:	cmp	w1, w0
  415378:	b.lt	4153c8 <config_parse@plt+0xa218>  // b.tstop
  41537c:	ldr	w0, [sp, #92]
  415380:	lsl	w1, w0, #10
  415384:	ldr	w0, [sp, #84]
  415388:	orr	w7, w1, w0
  41538c:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  415390:	add	x1, x0, #0xbab
  415394:	ldr	x0, [sp, #96]
  415398:	mov	x6, x0
  41539c:	adrp	x0, 44d000 <config_parse@plt+0x41e50>
  4153a0:	add	x5, x0, #0xd40
  4153a4:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  4153a8:	add	x4, x0, #0x308
  4153ac:	mov	w3, #0x7ff                 	// #2047
  4153b0:	mov	x2, x1
  4153b4:	ldr	w1, [sp, #88]
  4153b8:	mov	w0, w7
  4153bc:	bl	40a790 <log_internal_realm@plt>
  4153c0:	mov	w19, w0
  4153c4:	b	4153dc <config_parse@plt+0xa22c>
  4153c8:	ldr	w0, [sp, #88]
  4153cc:	cmp	w0, #0x0
  4153d0:	cneg	w0, w0, lt  // lt = tstop
  4153d4:	and	w0, w0, #0xff
  4153d8:	neg	w19, w0
  4153dc:	mov	w20, #0x0                   	// #0
  4153e0:	b	4154b8 <config_parse@plt+0xa308>
  4153e4:	ldr	x4, [sp, #96]
  4153e8:	ldr	x0, [sp, #112]
  4153ec:	ldr	w1, [x0, #16]
  4153f0:	ldr	x0, [sp, #112]
  4153f4:	ldr	w2, [x0, #20]
  4153f8:	ldr	x0, [sp, #112]
  4153fc:	ldr	w0, [x0, #24]
  415400:	mov	w3, w0
  415404:	mov	x0, x4
  415408:	bl	409d10 <chmod_and_chown@plt>
  41540c:	str	w0, [sp, #68]
  415410:	ldr	w0, [sp, #68]
  415414:	cmp	w0, #0x0
  415418:	b.ge	4154b4 <config_parse@plt+0xa304>  // b.tcont
  41541c:	mov	w0, #0x3                   	// #3
  415420:	str	w0, [sp, #72]
  415424:	ldr	w0, [sp, #68]
  415428:	str	w0, [sp, #76]
  41542c:	str	wzr, [sp, #80]
  415430:	ldr	w0, [sp, #80]
  415434:	bl	40b180 <log_get_max_level_realm@plt>
  415438:	mov	w1, w0
  41543c:	ldr	w0, [sp, #72]
  415440:	and	w0, w0, #0x7
  415444:	cmp	w1, w0
  415448:	b.lt	415498 <config_parse@plt+0xa2e8>  // b.tstop
  41544c:	ldr	w0, [sp, #80]
  415450:	lsl	w1, w0, #10
  415454:	ldr	w0, [sp, #72]
  415458:	orr	w7, w1, w0
  41545c:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  415460:	add	x1, x0, #0xbab
  415464:	ldr	x0, [sp, #96]
  415468:	mov	x6, x0
  41546c:	adrp	x0, 44d000 <config_parse@plt+0x41e50>
  415470:	add	x5, x0, #0xd68
  415474:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  415478:	add	x4, x0, #0x308
  41547c:	mov	w3, #0x803                 	// #2051
  415480:	mov	x2, x1
  415484:	ldr	w1, [sp, #76]
  415488:	mov	w0, w7
  41548c:	bl	40a790 <log_internal_realm@plt>
  415490:	mov	w19, w0
  415494:	b	4154ac <config_parse@plt+0xa2fc>
  415498:	ldr	w0, [sp, #76]
  41549c:	cmp	w0, #0x0
  4154a0:	cneg	w0, w0, lt  // lt = tstop
  4154a4:	and	w0, w0, #0xff
  4154a8:	neg	w19, w0
  4154ac:	mov	w20, #0x0                   	// #0
  4154b0:	b	4154b8 <config_parse@plt+0xa308>
  4154b4:	mov	w20, #0x1                   	// #1
  4154b8:	add	x0, sp, #0x60
  4154bc:	bl	40b510 <config_parse@plt+0x360>
  4154c0:	cmp	w20, #0x1
  4154c4:	b.ne	4154f0 <config_parse@plt+0xa340>  // b.any
  4154c8:	ldr	x0, [sp, #104]
  4154cc:	add	x0, x0, #0x1
  4154d0:	str	x0, [sp, #104]
  4154d4:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  4154d8:	add	x0, x0, #0x448
  4154dc:	ldr	x0, [x0]
  4154e0:	ldr	x1, [sp, #104]
  4154e4:	cmp	x1, x0
  4154e8:	b.cc	415268 <config_parse@plt+0xa0b8>  // b.lo, b.ul, b.last
  4154ec:	mov	w19, #0x0                   	// #0
  4154f0:	add	x0, sp, #0x40
  4154f4:	bl	40c248 <config_parse@plt+0x1098>
  4154f8:	mov	w1, w19
  4154fc:	adrp	x0, 46f000 <config_parse@plt+0x63e50>
  415500:	add	x0, x0, #0xe38
  415504:	ldr	x2, [sp, #120]
  415508:	ldr	x0, [x0]
  41550c:	eor	x0, x2, x0
  415510:	cmp	x0, #0x0
  415514:	b.eq	41551c <config_parse@plt+0xa36c>  // b.none
  415518:	bl	40a440 <__stack_chk_fail@plt>
  41551c:	mov	w0, w1
  415520:	ldp	x19, x20, [sp, #16]
  415524:	ldr	x21, [sp, #32]
  415528:	ldp	x29, x30, [sp], #128
  41552c:	ret
  415530:	stp	x29, x30, [sp, #-304]!
  415534:	mov	x29, sp
  415538:	str	x19, [sp, #16]
  41553c:	str	x0, [x29, #40]
  415540:	adrp	x0, 46f000 <config_parse@plt+0x63e50>
  415544:	add	x0, x0, #0xe38
  415548:	ldr	x1, [x0]
  41554c:	str	x1, [x29, #296]
  415550:	mov	x1, #0x0                   	// #0
  415554:	str	xzr, [x29, #112]
  415558:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  41555c:	add	x0, x0, #0x50
  415560:	ldr	w0, [x0]
  415564:	add	w0, w0, #0x5
  415568:	add	x3, x29, #0x70
  41556c:	mov	w2, w0
  415570:	adrp	x0, 44d000 <config_parse@plt+0x41e50>
  415574:	add	x1, x0, #0xda0
  415578:	mov	x0, x3
  41557c:	bl	40ac00 <asprintf@plt>
  415580:	ldr	x0, [x29, #112]
  415584:	cmp	x0, #0x0
  415588:	b.ne	4155b0 <config_parse@plt+0xa400>  // b.any
  41558c:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  415590:	add	x1, x0, #0xbab
  415594:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  415598:	add	x3, x0, #0x320
  41559c:	mov	w2, #0x81b                 	// #2075
  4155a0:	mov	w0, #0x0                   	// #0
  4155a4:	bl	40b0b0 <log_oom_internal@plt>
  4155a8:	mov	w19, w0
  4155ac:	b	415e94 <config_parse@plt+0xace4>
  4155b0:	adrp	x0, 44d000 <config_parse@plt+0x41e50>
  4155b4:	add	x0, x0, #0xdd0
  4155b8:	str	x0, [x29, #120]
  4155bc:	ldr	x0, [x29, #40]
  4155c0:	str	x0, [x29, #192]
  4155c4:	b	4155d4 <config_parse@plt+0xa424>
  4155c8:	ldr	x0, [x29, #120]
  4155cc:	add	x0, x0, #0x1
  4155d0:	str	x0, [x29, #120]
  4155d4:	ldr	x0, [x29, #120]
  4155d8:	ldrb	w0, [x0]
  4155dc:	cmp	w0, #0x2f
  4155e0:	b.ne	4155f8 <config_parse@plt+0xa448>  // b.any
  4155e4:	ldr	x0, [x29, #120]
  4155e8:	add	x0, x0, #0x1
  4155ec:	ldrb	w0, [x0]
  4155f0:	cmp	w0, #0x2f
  4155f4:	b.eq	4155c8 <config_parse@plt+0xa418>  // b.none
  4155f8:	ldr	x0, [x29, #192]
  4155fc:	bl	40b7e8 <config_parse@plt+0x638>
  415600:	and	w0, w0, #0xff
  415604:	cmp	w0, #0x0
  415608:	b.eq	415618 <config_parse@plt+0xa468>  // b.none
  41560c:	ldr	x0, [x29, #120]
  415610:	str	x0, [x29, #128]
  415614:	b	41576c <config_parse@plt+0xa5bc>
  415618:	ldr	x0, [x29, #192]
  41561c:	bl	40b010 <strlen@plt>
  415620:	mov	x19, x0
  415624:	ldr	x0, [x29, #120]
  415628:	bl	40b010 <strlen@plt>
  41562c:	add	x0, x19, x0
  415630:	add	x0, x0, #0x2
  415634:	str	x0, [x29, #200]
  415638:	ldr	x0, [x29, #200]
  41563c:	str	x0, [x29, #208]
  415640:	ldr	x1, [x29, #208]
  415644:	mov	x0, #0x1                   	// #1
  415648:	bl	40b534 <config_parse@plt+0x384>
  41564c:	and	w0, w0, #0xff
  415650:	and	x0, x0, #0xff
  415654:	cmp	x0, #0x0
  415658:	b.eq	415684 <config_parse@plt+0xa4d4>  // b.none
  41565c:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  415660:	add	x1, x0, #0xbab
  415664:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  415668:	add	x4, x0, #0x330
  41566c:	mov	w3, #0x81e                 	// #2078
  415670:	mov	x2, x1
  415674:	adrp	x0, 44d000 <config_parse@plt+0x41e50>
  415678:	add	x1, x0, #0x4c8
  41567c:	mov	w0, #0x0                   	// #0
  415680:	bl	409d50 <log_assert_failed_realm@plt>
  415684:	ldr	x0, [x29, #208]
  415688:	cmp	x0, #0x400, lsl #12
  41568c:	cset	w0, hi  // hi = pmore
  415690:	and	w0, w0, #0xff
  415694:	and	x0, x0, #0xff
  415698:	cmp	x0, #0x0
  41569c:	b.eq	4156c8 <config_parse@plt+0xa518>  // b.none
  4156a0:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  4156a4:	add	x1, x0, #0xbab
  4156a8:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  4156ac:	add	x4, x0, #0x330
  4156b0:	mov	w3, #0x81e                 	// #2078
  4156b4:	mov	x2, x1
  4156b8:	adrp	x0, 44d000 <config_parse@plt+0x41e50>
  4156bc:	add	x1, x0, #0x4f8
  4156c0:	mov	w0, #0x0                   	// #0
  4156c4:	bl	409d50 <log_assert_failed_realm@plt>
  4156c8:	ldr	x0, [x29, #208]
  4156cc:	add	x0, x0, #0xf
  4156d0:	lsr	x0, x0, #4
  4156d4:	lsl	x0, x0, #4
  4156d8:	sub	sp, sp, x0
  4156dc:	mov	x0, sp
  4156e0:	add	x0, x0, #0xf
  4156e4:	lsr	x0, x0, #4
  4156e8:	lsl	x0, x0, #4
  4156ec:	str	x0, [x29, #216]
  4156f0:	ldr	x1, [x29, #192]
  4156f4:	ldr	x0, [x29, #216]
  4156f8:	bl	409770 <stpcpy@plt>
  4156fc:	str	x0, [x29, #136]
  415700:	b	415710 <config_parse@plt+0xa560>
  415704:	ldr	x0, [x29, #136]
  415708:	sub	x0, x0, #0x1
  41570c:	str	x0, [x29, #136]
  415710:	ldr	x1, [x29, #136]
  415714:	ldr	x0, [x29, #216]
  415718:	cmp	x1, x0
  41571c:	b.ls	415734 <config_parse@plt+0xa584>  // b.plast
  415720:	ldr	x0, [x29, #136]
  415724:	sub	x0, x0, #0x1
  415728:	ldrb	w0, [x0]
  41572c:	cmp	w0, #0x2f
  415730:	b.eq	415704 <config_parse@plt+0xa554>  // b.none
  415734:	ldr	x0, [x29, #120]
  415738:	ldrb	w0, [x0]
  41573c:	cmp	w0, #0x2f
  415740:	b.eq	415758 <config_parse@plt+0xa5a8>  // b.none
  415744:	ldr	x0, [x29, #136]
  415748:	add	x1, x0, #0x1
  41574c:	str	x1, [x29, #136]
  415750:	mov	w1, #0x2f                  	// #47
  415754:	strb	w1, [x0]
  415758:	ldr	x1, [x29, #120]
  41575c:	ldr	x0, [x29, #136]
  415760:	bl	40af60 <strcpy@plt>
  415764:	ldr	x0, [x29, #216]
  415768:	str	x0, [x29, #128]
  41576c:	ldr	x0, [x29, #128]
  415770:	str	x0, [x29, #224]
  415774:	mov	w1, #0x1ed                 	// #493
  415778:	ldr	x0, [x29, #224]
  41577c:	bl	409580 <mkdir_errno_wrapper@plt>
  415780:	str	w0, [x29, #48]
  415784:	ldr	w0, [x29, #48]
  415788:	cmp	w0, #0x0
  41578c:	b.ge	41581c <config_parse@plt+0xa66c>  // b.tcont
  415790:	mov	w0, #0x3                   	// #3
  415794:	str	w0, [x29, #100]
  415798:	ldr	w0, [x29, #48]
  41579c:	str	w0, [x29, #104]
  4157a0:	str	wzr, [x29, #108]
  4157a4:	ldr	w0, [x29, #108]
  4157a8:	bl	40b180 <log_get_max_level_realm@plt>
  4157ac:	mov	w1, w0
  4157b0:	ldr	w0, [x29, #100]
  4157b4:	and	w0, w0, #0x7
  4157b8:	cmp	w1, w0
  4157bc:	b.lt	415804 <config_parse@plt+0xa654>  // b.tstop
  4157c0:	ldr	w0, [x29, #108]
  4157c4:	lsl	w1, w0, #10
  4157c8:	ldr	w0, [x29, #100]
  4157cc:	orr	w6, w1, w0
  4157d0:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  4157d4:	add	x1, x0, #0xbab
  4157d8:	adrp	x0, 44d000 <config_parse@plt+0x41e50>
  4157dc:	add	x5, x0, #0xde0
  4157e0:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  4157e4:	add	x4, x0, #0x320
  4157e8:	mov	w3, #0x821                 	// #2081
  4157ec:	mov	x2, x1
  4157f0:	ldr	w1, [x29, #104]
  4157f4:	mov	w0, w6
  4157f8:	bl	40a790 <log_internal_realm@plt>
  4157fc:	mov	w19, w0
  415800:	b	415e94 <config_parse@plt+0xace4>
  415804:	ldr	w0, [x29, #104]
  415808:	cmp	w0, #0x0
  41580c:	cneg	w0, w0, lt  // lt = tstop
  415810:	and	w0, w0, #0xff
  415814:	neg	w19, w0
  415818:	b	415e94 <config_parse@plt+0xace4>
  41581c:	ldr	x0, [x29, #112]
  415820:	mov	x5, x0
  415824:	mov	x4, #0xa                   	// #10
  415828:	adrp	x0, 44d000 <config_parse@plt+0x41e50>
  41582c:	add	x3, x0, #0xe00
  415830:	ldr	x2, [x29, #224]
  415834:	adrp	x0, 44d000 <config_parse@plt+0x41e50>
  415838:	add	x1, x0, #0xe00
  41583c:	mov	w0, #0x3                   	// #3
  415840:	bl	4096c0 <mount_verbose@plt>
  415844:	str	w0, [x29, #48]
  415848:	ldr	w0, [x29, #48]
  41584c:	cmp	w0, #0x0
  415850:	b.ge	41585c <config_parse@plt+0xa6ac>  // b.tcont
  415854:	ldr	w19, [x29, #48]
  415858:	b	415e94 <config_parse@plt+0xace4>
  41585c:	mov	w2, #0x0                   	// #0
  415860:	mov	w1, #0x0                   	// #0
  415864:	ldr	x0, [x29, #224]
  415868:	bl	4122ec <config_parse@plt+0x713c>
  41586c:	str	w0, [x29, #48]
  415870:	ldr	w0, [x29, #48]
  415874:	cmp	w0, #0x0
  415878:	b.ge	415908 <config_parse@plt+0xa758>  // b.tcont
  41587c:	mov	w0, #0x3                   	// #3
  415880:	str	w0, [x29, #88]
  415884:	ldr	w0, [x29, #48]
  415888:	str	w0, [x29, #92]
  41588c:	str	wzr, [x29, #96]
  415890:	ldr	w0, [x29, #96]
  415894:	bl	40b180 <log_get_max_level_realm@plt>
  415898:	mov	w1, w0
  41589c:	ldr	w0, [x29, #88]
  4158a0:	and	w0, w0, #0x7
  4158a4:	cmp	w1, w0
  4158a8:	b.lt	4158f0 <config_parse@plt+0xa740>  // b.tstop
  4158ac:	ldr	w0, [x29, #96]
  4158b0:	lsl	w1, w0, #10
  4158b4:	ldr	w0, [x29, #88]
  4158b8:	orr	w6, w1, w0
  4158bc:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  4158c0:	add	x1, x0, #0xbab
  4158c4:	adrp	x0, 44d000 <config_parse@plt+0x41e50>
  4158c8:	add	x5, x0, #0xe08
  4158cc:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  4158d0:	add	x4, x0, #0x320
  4158d4:	mov	w3, #0x828                 	// #2088
  4158d8:	mov	x2, x1
  4158dc:	ldr	w1, [x29, #92]
  4158e0:	mov	w0, w6
  4158e4:	bl	40a790 <log_internal_realm@plt>
  4158e8:	mov	w19, w0
  4158ec:	b	415e94 <config_parse@plt+0xace4>
  4158f0:	ldr	w0, [x29, #92]
  4158f4:	cmp	w0, #0x0
  4158f8:	cneg	w0, w0, lt  // lt = tstop
  4158fc:	and	w0, w0, #0xff
  415900:	neg	w19, w0
  415904:	b	415e94 <config_parse@plt+0xace4>
  415908:	adrp	x0, 44d000 <config_parse@plt+0x41e50>
  41590c:	add	x0, x0, #0xe28
  415910:	str	x0, [x29, #144]
  415914:	ldr	x0, [x29, #40]
  415918:	str	x0, [x29, #232]
  41591c:	b	41592c <config_parse@plt+0xa77c>
  415920:	ldr	x0, [x29, #144]
  415924:	add	x0, x0, #0x1
  415928:	str	x0, [x29, #144]
  41592c:	ldr	x0, [x29, #144]
  415930:	ldrb	w0, [x0]
  415934:	cmp	w0, #0x2f
  415938:	b.ne	415950 <config_parse@plt+0xa7a0>  // b.any
  41593c:	ldr	x0, [x29, #144]
  415940:	add	x0, x0, #0x1
  415944:	ldrb	w0, [x0]
  415948:	cmp	w0, #0x2f
  41594c:	b.eq	415920 <config_parse@plt+0xa770>  // b.none
  415950:	ldr	x0, [x29, #232]
  415954:	bl	40b7e8 <config_parse@plt+0x638>
  415958:	and	w0, w0, #0xff
  41595c:	cmp	w0, #0x0
  415960:	b.eq	415970 <config_parse@plt+0xa7c0>  // b.none
  415964:	ldr	x0, [x29, #144]
  415968:	str	x0, [x29, #152]
  41596c:	b	415ac4 <config_parse@plt+0xa914>
  415970:	ldr	x0, [x29, #232]
  415974:	bl	40b010 <strlen@plt>
  415978:	mov	x19, x0
  41597c:	ldr	x0, [x29, #144]
  415980:	bl	40b010 <strlen@plt>
  415984:	add	x0, x19, x0
  415988:	add	x0, x0, #0x2
  41598c:	str	x0, [x29, #240]
  415990:	ldr	x0, [x29, #240]
  415994:	str	x0, [x29, #248]
  415998:	ldr	x1, [x29, #248]
  41599c:	mov	x0, #0x1                   	// #1
  4159a0:	bl	40b534 <config_parse@plt+0x384>
  4159a4:	and	w0, w0, #0xff
  4159a8:	and	x0, x0, #0xff
  4159ac:	cmp	x0, #0x0
  4159b0:	b.eq	4159dc <config_parse@plt+0xa82c>  // b.none
  4159b4:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  4159b8:	add	x1, x0, #0xbab
  4159bc:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  4159c0:	add	x4, x0, #0x330
  4159c4:	mov	w3, #0x82b                 	// #2091
  4159c8:	mov	x2, x1
  4159cc:	adrp	x0, 44d000 <config_parse@plt+0x41e50>
  4159d0:	add	x1, x0, #0x4c8
  4159d4:	mov	w0, #0x0                   	// #0
  4159d8:	bl	409d50 <log_assert_failed_realm@plt>
  4159dc:	ldr	x0, [x29, #248]
  4159e0:	cmp	x0, #0x400, lsl #12
  4159e4:	cset	w0, hi  // hi = pmore
  4159e8:	and	w0, w0, #0xff
  4159ec:	and	x0, x0, #0xff
  4159f0:	cmp	x0, #0x0
  4159f4:	b.eq	415a20 <config_parse@plt+0xa870>  // b.none
  4159f8:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  4159fc:	add	x1, x0, #0xbab
  415a00:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  415a04:	add	x4, x0, #0x330
  415a08:	mov	w3, #0x82b                 	// #2091
  415a0c:	mov	x2, x1
  415a10:	adrp	x0, 44d000 <config_parse@plt+0x41e50>
  415a14:	add	x1, x0, #0x4f8
  415a18:	mov	w0, #0x0                   	// #0
  415a1c:	bl	409d50 <log_assert_failed_realm@plt>
  415a20:	ldr	x0, [x29, #248]
  415a24:	add	x0, x0, #0xf
  415a28:	lsr	x0, x0, #4
  415a2c:	lsl	x0, x0, #4
  415a30:	sub	sp, sp, x0
  415a34:	mov	x0, sp
  415a38:	add	x0, x0, #0xf
  415a3c:	lsr	x0, x0, #4
  415a40:	lsl	x0, x0, #4
  415a44:	str	x0, [x29, #256]
  415a48:	ldr	x1, [x29, #232]
  415a4c:	ldr	x0, [x29, #256]
  415a50:	bl	409770 <stpcpy@plt>
  415a54:	str	x0, [x29, #160]
  415a58:	b	415a68 <config_parse@plt+0xa8b8>
  415a5c:	ldr	x0, [x29, #160]
  415a60:	sub	x0, x0, #0x1
  415a64:	str	x0, [x29, #160]
  415a68:	ldr	x1, [x29, #160]
  415a6c:	ldr	x0, [x29, #256]
  415a70:	cmp	x1, x0
  415a74:	b.ls	415a8c <config_parse@plt+0xa8dc>  // b.plast
  415a78:	ldr	x0, [x29, #160]
  415a7c:	sub	x0, x0, #0x1
  415a80:	ldrb	w0, [x0]
  415a84:	cmp	w0, #0x2f
  415a88:	b.eq	415a5c <config_parse@plt+0xa8ac>  // b.none
  415a8c:	ldr	x0, [x29, #144]
  415a90:	ldrb	w0, [x0]
  415a94:	cmp	w0, #0x2f
  415a98:	b.eq	415ab0 <config_parse@plt+0xa900>  // b.none
  415a9c:	ldr	x0, [x29, #160]
  415aa0:	add	x1, x0, #0x1
  415aa4:	str	x1, [x29, #160]
  415aa8:	mov	w1, #0x2f                  	// #47
  415aac:	strb	w1, [x0]
  415ab0:	ldr	x1, [x29, #144]
  415ab4:	ldr	x0, [x29, #160]
  415ab8:	bl	40af60 <strcpy@plt>
  415abc:	ldr	x0, [x29, #256]
  415ac0:	str	x0, [x29, #152]
  415ac4:	ldr	x0, [x29, #152]
  415ac8:	str	x0, [x29, #224]
  415acc:	ldr	x1, [x29, #224]
  415ad0:	adrp	x0, 44d000 <config_parse@plt+0x41e50>
  415ad4:	add	x0, x0, #0xe38
  415ad8:	bl	409c20 <symlink@plt>
  415adc:	cmp	w0, #0x0
  415ae0:	b.ge	415b74 <config_parse@plt+0xa9c4>  // b.tcont
  415ae4:	mov	w0, #0x3                   	// #3
  415ae8:	str	w0, [x29, #76]
  415aec:	bl	40a220 <__errno_location@plt>
  415af0:	ldr	w0, [x0]
  415af4:	str	w0, [x29, #80]
  415af8:	str	wzr, [x29, #84]
  415afc:	ldr	w0, [x29, #84]
  415b00:	bl	40b180 <log_get_max_level_realm@plt>
  415b04:	mov	w1, w0
  415b08:	ldr	w0, [x29, #76]
  415b0c:	and	w0, w0, #0x7
  415b10:	cmp	w1, w0
  415b14:	b.lt	415b5c <config_parse@plt+0xa9ac>  // b.tstop
  415b18:	ldr	w0, [x29, #84]
  415b1c:	lsl	w1, w0, #10
  415b20:	ldr	w0, [x29, #76]
  415b24:	orr	w6, w1, w0
  415b28:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  415b2c:	add	x1, x0, #0xbab
  415b30:	adrp	x0, 44d000 <config_parse@plt+0x41e50>
  415b34:	add	x5, x0, #0xe48
  415b38:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  415b3c:	add	x4, x0, #0x320
  415b40:	mov	w3, #0x82d                 	// #2093
  415b44:	mov	x2, x1
  415b48:	ldr	w1, [x29, #80]
  415b4c:	mov	w0, w6
  415b50:	bl	40a790 <log_internal_realm@plt>
  415b54:	mov	w19, w0
  415b58:	b	415e94 <config_parse@plt+0xace4>
  415b5c:	ldr	w0, [x29, #80]
  415b60:	cmp	w0, #0x0
  415b64:	cneg	w0, w0, lt  // lt = tstop
  415b68:	and	w0, w0, #0xff
  415b6c:	neg	w19, w0
  415b70:	b	415e94 <config_parse@plt+0xace4>
  415b74:	mov	w2, #0x0                   	// #0
  415b78:	mov	w1, #0x0                   	// #0
  415b7c:	ldr	x0, [x29, #224]
  415b80:	bl	4122ec <config_parse@plt+0x713c>
  415b84:	str	w0, [x29, #48]
  415b88:	ldr	w0, [x29, #48]
  415b8c:	cmp	w0, #0x0
  415b90:	b.ge	415c20 <config_parse@plt+0xaa70>  // b.tcont
  415b94:	mov	w0, #0x3                   	// #3
  415b98:	str	w0, [x29, #64]
  415b9c:	ldr	w0, [x29, #48]
  415ba0:	str	w0, [x29, #68]
  415ba4:	str	wzr, [x29, #72]
  415ba8:	ldr	w0, [x29, #72]
  415bac:	bl	40b180 <log_get_max_level_realm@plt>
  415bb0:	mov	w1, w0
  415bb4:	ldr	w0, [x29, #64]
  415bb8:	and	w0, w0, #0x7
  415bbc:	cmp	w1, w0
  415bc0:	b.lt	415c08 <config_parse@plt+0xaa58>  // b.tstop
  415bc4:	ldr	w0, [x29, #72]
  415bc8:	lsl	w1, w0, #10
  415bcc:	ldr	w0, [x29, #64]
  415bd0:	orr	w6, w1, w0
  415bd4:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  415bd8:	add	x1, x0, #0xbab
  415bdc:	adrp	x0, 44d000 <config_parse@plt+0x41e50>
  415be0:	add	x5, x0, #0xe70
  415be4:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  415be8:	add	x4, x0, #0x320
  415bec:	mov	w3, #0x830                 	// #2096
  415bf0:	mov	x2, x1
  415bf4:	ldr	w1, [x29, #68]
  415bf8:	mov	w0, w6
  415bfc:	bl	40a790 <log_internal_realm@plt>
  415c00:	mov	w19, w0
  415c04:	b	415e94 <config_parse@plt+0xace4>
  415c08:	ldr	w0, [x29, #68]
  415c0c:	cmp	w0, #0x0
  415c10:	cneg	w0, w0, lt  // lt = tstop
  415c14:	and	w0, w0, #0xff
  415c18:	neg	w19, w0
  415c1c:	b	415e94 <config_parse@plt+0xace4>
  415c20:	adrp	x0, 44d000 <config_parse@plt+0x41e50>
  415c24:	add	x0, x0, #0xe90
  415c28:	str	x0, [x29, #168]
  415c2c:	ldr	x0, [x29, #40]
  415c30:	str	x0, [x29, #264]
  415c34:	b	415c44 <config_parse@plt+0xaa94>
  415c38:	ldr	x0, [x29, #168]
  415c3c:	add	x0, x0, #0x1
  415c40:	str	x0, [x29, #168]
  415c44:	ldr	x0, [x29, #168]
  415c48:	ldrb	w0, [x0]
  415c4c:	cmp	w0, #0x2f
  415c50:	b.ne	415c68 <config_parse@plt+0xaab8>  // b.any
  415c54:	ldr	x0, [x29, #168]
  415c58:	add	x0, x0, #0x1
  415c5c:	ldrb	w0, [x0]
  415c60:	cmp	w0, #0x2f
  415c64:	b.eq	415c38 <config_parse@plt+0xaa88>  // b.none
  415c68:	ldr	x0, [x29, #264]
  415c6c:	bl	40b7e8 <config_parse@plt+0x638>
  415c70:	and	w0, w0, #0xff
  415c74:	cmp	w0, #0x0
  415c78:	b.eq	415c88 <config_parse@plt+0xaad8>  // b.none
  415c7c:	ldr	x0, [x29, #168]
  415c80:	str	x0, [x29, #176]
  415c84:	b	415ddc <config_parse@plt+0xac2c>
  415c88:	ldr	x0, [x29, #264]
  415c8c:	bl	40b010 <strlen@plt>
  415c90:	mov	x19, x0
  415c94:	ldr	x0, [x29, #168]
  415c98:	bl	40b010 <strlen@plt>
  415c9c:	add	x0, x19, x0
  415ca0:	add	x0, x0, #0x2
  415ca4:	str	x0, [x29, #272]
  415ca8:	ldr	x0, [x29, #272]
  415cac:	str	x0, [x29, #280]
  415cb0:	ldr	x1, [x29, #280]
  415cb4:	mov	x0, #0x1                   	// #1
  415cb8:	bl	40b534 <config_parse@plt+0x384>
  415cbc:	and	w0, w0, #0xff
  415cc0:	and	x0, x0, #0xff
  415cc4:	cmp	x0, #0x0
  415cc8:	b.eq	415cf4 <config_parse@plt+0xab44>  // b.none
  415ccc:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  415cd0:	add	x1, x0, #0xbab
  415cd4:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  415cd8:	add	x4, x0, #0x330
  415cdc:	mov	w3, #0x833                 	// #2099
  415ce0:	mov	x2, x1
  415ce4:	adrp	x0, 44d000 <config_parse@plt+0x41e50>
  415ce8:	add	x1, x0, #0x4c8
  415cec:	mov	w0, #0x0                   	// #0
  415cf0:	bl	409d50 <log_assert_failed_realm@plt>
  415cf4:	ldr	x0, [x29, #280]
  415cf8:	cmp	x0, #0x400, lsl #12
  415cfc:	cset	w0, hi  // hi = pmore
  415d00:	and	w0, w0, #0xff
  415d04:	and	x0, x0, #0xff
  415d08:	cmp	x0, #0x0
  415d0c:	b.eq	415d38 <config_parse@plt+0xab88>  // b.none
  415d10:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  415d14:	add	x1, x0, #0xbab
  415d18:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  415d1c:	add	x4, x0, #0x330
  415d20:	mov	w3, #0x833                 	// #2099
  415d24:	mov	x2, x1
  415d28:	adrp	x0, 44d000 <config_parse@plt+0x41e50>
  415d2c:	add	x1, x0, #0x4f8
  415d30:	mov	w0, #0x0                   	// #0
  415d34:	bl	409d50 <log_assert_failed_realm@plt>
  415d38:	ldr	x0, [x29, #280]
  415d3c:	add	x0, x0, #0xf
  415d40:	lsr	x0, x0, #4
  415d44:	lsl	x0, x0, #4
  415d48:	sub	sp, sp, x0
  415d4c:	mov	x0, sp
  415d50:	add	x0, x0, #0xf
  415d54:	lsr	x0, x0, #4
  415d58:	lsl	x0, x0, #4
  415d5c:	str	x0, [x29, #288]
  415d60:	ldr	x1, [x29, #264]
  415d64:	ldr	x0, [x29, #288]
  415d68:	bl	409770 <stpcpy@plt>
  415d6c:	str	x0, [x29, #184]
  415d70:	b	415d80 <config_parse@plt+0xabd0>
  415d74:	ldr	x0, [x29, #184]
  415d78:	sub	x0, x0, #0x1
  415d7c:	str	x0, [x29, #184]
  415d80:	ldr	x1, [x29, #184]
  415d84:	ldr	x0, [x29, #288]
  415d88:	cmp	x1, x0
  415d8c:	b.ls	415da4 <config_parse@plt+0xabf4>  // b.plast
  415d90:	ldr	x0, [x29, #184]
  415d94:	sub	x0, x0, #0x1
  415d98:	ldrb	w0, [x0]
  415d9c:	cmp	w0, #0x2f
  415da0:	b.eq	415d74 <config_parse@plt+0xabc4>  // b.none
  415da4:	ldr	x0, [x29, #168]
  415da8:	ldrb	w0, [x0]
  415dac:	cmp	w0, #0x2f
  415db0:	b.eq	415dc8 <config_parse@plt+0xac18>  // b.none
  415db4:	ldr	x0, [x29, #184]
  415db8:	add	x1, x0, #0x1
  415dbc:	str	x1, [x29, #184]
  415dc0:	mov	w1, #0x2f                  	// #47
  415dc4:	strb	w1, [x0]
  415dc8:	ldr	x1, [x29, #168]
  415dcc:	ldr	x0, [x29, #184]
  415dd0:	bl	40af60 <strcpy@plt>
  415dd4:	ldr	x0, [x29, #288]
  415dd8:	str	x0, [x29, #176]
  415ddc:	ldr	x0, [x29, #176]
  415de0:	str	x0, [x29, #224]
  415de4:	mov	w2, #0x0                   	// #0
  415de8:	mov	w1, #0x0                   	// #0
  415dec:	ldr	x0, [x29, #224]
  415df0:	bl	4122ec <config_parse@plt+0x713c>
  415df4:	str	w0, [x29, #48]
  415df8:	ldr	w0, [x29, #48]
  415dfc:	cmp	w0, #0x0
  415e00:	b.ge	415e90 <config_parse@plt+0xace0>  // b.tcont
  415e04:	mov	w0, #0x3                   	// #3
  415e08:	str	w0, [x29, #52]
  415e0c:	ldr	w0, [x29, #48]
  415e10:	str	w0, [x29, #56]
  415e14:	str	wzr, [x29, #60]
  415e18:	ldr	w0, [x29, #60]
  415e1c:	bl	40b180 <log_get_max_level_realm@plt>
  415e20:	mov	w1, w0
  415e24:	ldr	w0, [x29, #52]
  415e28:	and	w0, w0, #0x7
  415e2c:	cmp	w1, w0
  415e30:	b.lt	415e78 <config_parse@plt+0xacc8>  // b.tstop
  415e34:	ldr	w0, [x29, #60]
  415e38:	lsl	w1, w0, #10
  415e3c:	ldr	w0, [x29, #52]
  415e40:	orr	w6, w1, w0
  415e44:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  415e48:	add	x1, x0, #0xbab
  415e4c:	adrp	x0, 44d000 <config_parse@plt+0x41e50>
  415e50:	add	x5, x0, #0xea0
  415e54:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  415e58:	add	x4, x0, #0x320
  415e5c:	mov	w3, #0x836                 	// #2102
  415e60:	mov	x2, x1
  415e64:	ldr	w1, [x29, #56]
  415e68:	mov	w0, w6
  415e6c:	bl	40a790 <log_internal_realm@plt>
  415e70:	mov	w19, w0
  415e74:	b	415e94 <config_parse@plt+0xace4>
  415e78:	ldr	w0, [x29, #56]
  415e7c:	cmp	w0, #0x0
  415e80:	cneg	w0, w0, lt  // lt = tstop
  415e84:	and	w0, w0, #0xff
  415e88:	neg	w19, w0
  415e8c:	b	415e94 <config_parse@plt+0xace4>
  415e90:	mov	w19, #0x0                   	// #0
  415e94:	add	x0, x29, #0x70
  415e98:	bl	40b510 <config_parse@plt+0x360>
  415e9c:	mov	w1, w19
  415ea0:	adrp	x0, 46f000 <config_parse@plt+0x63e50>
  415ea4:	add	x0, x0, #0xe38
  415ea8:	ldr	x2, [x29, #296]
  415eac:	ldr	x0, [x0]
  415eb0:	eor	x0, x2, x0
  415eb4:	cmp	x0, #0x0
  415eb8:	b.eq	415ec0 <config_parse@plt+0xad10>  // b.none
  415ebc:	bl	40a440 <__stack_chk_fail@plt>
  415ec0:	mov	w0, w1
  415ec4:	mov	sp, x29
  415ec8:	ldr	x19, [sp, #16]
  415ecc:	ldp	x29, x30, [sp], #304
  415ed0:	ret
  415ed4:	stp	x29, x30, [sp, #-64]!
  415ed8:	mov	x29, sp
  415edc:	mov	w1, #0x2                   	// #2
  415ee0:	adrp	x0, 44d000 <config_parse@plt+0x41e50>
  415ee4:	add	x0, x0, #0xec8
  415ee8:	bl	40a740 <open_terminal@plt>
  415eec:	str	w0, [sp, #20]
  415ef0:	ldr	w0, [sp, #20]
  415ef4:	cmp	w0, #0x0
  415ef8:	b.ge	415f84 <config_parse@plt+0xadd4>  // b.tcont
  415efc:	mov	w0, #0x3                   	// #3
  415f00:	str	w0, [sp, #52]
  415f04:	ldr	w0, [sp, #20]
  415f08:	str	w0, [sp, #56]
  415f0c:	str	wzr, [sp, #60]
  415f10:	ldr	w0, [sp, #60]
  415f14:	bl	40b180 <log_get_max_level_realm@plt>
  415f18:	mov	w1, w0
  415f1c:	ldr	w0, [sp, #52]
  415f20:	and	w0, w0, #0x7
  415f24:	cmp	w1, w0
  415f28:	b.lt	415f6c <config_parse@plt+0xadbc>  // b.tstop
  415f2c:	ldr	w0, [sp, #60]
  415f30:	lsl	w1, w0, #10
  415f34:	ldr	w0, [sp, #52]
  415f38:	orr	w6, w1, w0
  415f3c:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  415f40:	add	x1, x0, #0xbab
  415f44:	adrp	x0, 44d000 <config_parse@plt+0x41e50>
  415f48:	add	x5, x0, #0xed8
  415f4c:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  415f50:	add	x4, x0, #0x340
  415f54:	mov	w3, #0x841                 	// #2113
  415f58:	mov	x2, x1
  415f5c:	ldr	w1, [sp, #56]
  415f60:	mov	w0, w6
  415f64:	bl	40a790 <log_internal_realm@plt>
  415f68:	b	4160cc <config_parse@plt+0xaf1c>
  415f6c:	ldr	w0, [sp, #56]
  415f70:	cmp	w0, #0x0
  415f74:	cneg	w0, w0, lt  // lt = tstop
  415f78:	and	w0, w0, #0xff
  415f7c:	neg	w0, w0
  415f80:	b	4160cc <config_parse@plt+0xaf1c>
  415f84:	bl	409dc0 <log_dup_console@plt>
  415f88:	str	w0, [sp, #24]
  415f8c:	ldr	w0, [sp, #24]
  415f90:	cmp	w0, #0x0
  415f94:	b.ge	416020 <config_parse@plt+0xae70>  // b.tcont
  415f98:	mov	w0, #0x3                   	// #3
  415f9c:	str	w0, [sp, #40]
  415fa0:	ldr	w0, [sp, #24]
  415fa4:	str	w0, [sp, #44]
  415fa8:	str	wzr, [sp, #48]
  415fac:	ldr	w0, [sp, #48]
  415fb0:	bl	40b180 <log_get_max_level_realm@plt>
  415fb4:	mov	w1, w0
  415fb8:	ldr	w0, [sp, #40]
  415fbc:	and	w0, w0, #0x7
  415fc0:	cmp	w1, w0
  415fc4:	b.lt	416008 <config_parse@plt+0xae58>  // b.tstop
  415fc8:	ldr	w0, [sp, #48]
  415fcc:	lsl	w1, w0, #10
  415fd0:	ldr	w0, [sp, #40]
  415fd4:	orr	w6, w1, w0
  415fd8:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  415fdc:	add	x1, x0, #0xbab
  415fe0:	adrp	x0, 44d000 <config_parse@plt+0x41e50>
  415fe4:	add	x5, x0, #0xef8
  415fe8:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  415fec:	add	x4, x0, #0x340
  415ff0:	mov	w3, #0x847                 	// #2119
  415ff4:	mov	x2, x1
  415ff8:	ldr	w1, [sp, #44]
  415ffc:	mov	w0, w6
  416000:	bl	40a790 <log_internal_realm@plt>
  416004:	b	4160cc <config_parse@plt+0xaf1c>
  416008:	ldr	w0, [sp, #44]
  41600c:	cmp	w0, #0x0
  416010:	cneg	w0, w0, lt  // lt = tstop
  416014:	and	w0, w0, #0xff
  416018:	neg	w0, w0
  41601c:	b	4160cc <config_parse@plt+0xaf1c>
  416020:	ldr	w2, [sp, #20]
  416024:	ldr	w1, [sp, #20]
  416028:	ldr	w0, [sp, #20]
  41602c:	bl	409560 <rearrange_stdio@plt>
  416030:	str	w0, [sp, #24]
  416034:	ldr	w0, [sp, #24]
  416038:	cmp	w0, #0x0
  41603c:	b.ge	4160c8 <config_parse@plt+0xaf18>  // b.tcont
  416040:	mov	w0, #0x3                   	// #3
  416044:	str	w0, [sp, #28]
  416048:	ldr	w0, [sp, #24]
  41604c:	str	w0, [sp, #32]
  416050:	str	wzr, [sp, #36]
  416054:	ldr	w0, [sp, #36]
  416058:	bl	40b180 <log_get_max_level_realm@plt>
  41605c:	mov	w1, w0
  416060:	ldr	w0, [sp, #28]
  416064:	and	w0, w0, #0x7
  416068:	cmp	w1, w0
  41606c:	b.lt	4160b0 <config_parse@plt+0xaf00>  // b.tstop
  416070:	ldr	w0, [sp, #36]
  416074:	lsl	w1, w0, #10
  416078:	ldr	w0, [sp, #28]
  41607c:	orr	w6, w1, w0
  416080:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  416084:	add	x1, x0, #0xbab
  416088:	adrp	x0, 44d000 <config_parse@plt+0x41e50>
  41608c:	add	x5, x0, #0xf18
  416090:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  416094:	add	x4, x0, #0x340
  416098:	mov	w3, #0x84c                 	// #2124
  41609c:	mov	x2, x1
  4160a0:	ldr	w1, [sp, #32]
  4160a4:	mov	w0, w6
  4160a8:	bl	40a790 <log_internal_realm@plt>
  4160ac:	b	4160cc <config_parse@plt+0xaf1c>
  4160b0:	ldr	w0, [sp, #32]
  4160b4:	cmp	w0, #0x0
  4160b8:	cneg	w0, w0, lt  // lt = tstop
  4160bc:	and	w0, w0, #0xff
  4160c0:	neg	w0, w0
  4160c4:	b	4160cc <config_parse@plt+0xaf1c>
  4160c8:	mov	w0, #0x0                   	// #0
  4160cc:	ldp	x29, x30, [sp], #64
  4160d0:	ret
  4160d4:	stp	x29, x30, [sp, #-96]!
  4160d8:	mov	x29, sp
  4160dc:	str	x19, [sp, #16]
  4160e0:	str	x0, [sp, #40]
  4160e4:	adrp	x0, 46f000 <config_parse@plt+0x63e50>
  4160e8:	add	x0, x0, #0xe38
  4160ec:	ldr	x1, [x0]
  4160f0:	str	x1, [sp, #88]
  4160f4:	mov	x1, #0x0                   	// #0
  4160f8:	str	xzr, [sp, #80]
  4160fc:	add	x0, sp, #0x50
  416100:	mov	x2, x0
  416104:	ldr	x1, [sp, #40]
  416108:	adrp	x0, 44d000 <config_parse@plt+0x41e50>
  41610c:	add	x0, x0, #0xcd8
  416110:	bl	40a0d0 <path_make_relative@plt>
  416114:	str	w0, [sp, #52]
  416118:	ldr	w0, [sp, #52]
  41611c:	cmp	w0, #0x0
  416120:	b.ge	4161b0 <config_parse@plt+0xb000>  // b.tcont
  416124:	mov	w0, #0x3                   	// #3
  416128:	str	w0, [sp, #68]
  41612c:	ldr	w0, [sp, #52]
  416130:	str	w0, [sp, #72]
  416134:	str	wzr, [sp, #76]
  416138:	ldr	w0, [sp, #76]
  41613c:	bl	40b180 <log_get_max_level_realm@plt>
  416140:	mov	w1, w0
  416144:	ldr	w0, [sp, #68]
  416148:	and	w0, w0, #0x7
  41614c:	cmp	w1, w0
  416150:	b.lt	416198 <config_parse@plt+0xafe8>  // b.tstop
  416154:	ldr	w0, [sp, #76]
  416158:	lsl	w1, w0, #10
  41615c:	ldr	w0, [sp, #68]
  416160:	orr	w6, w1, w0
  416164:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  416168:	add	x1, x0, #0xbab
  41616c:	adrp	x0, 44d000 <config_parse@plt+0x41e50>
  416170:	add	x5, x0, #0xf50
  416174:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  416178:	add	x4, x0, #0x360
  41617c:	mov	w3, #0x858                 	// #2136
  416180:	mov	x2, x1
  416184:	ldr	w1, [sp, #72]
  416188:	mov	w0, w6
  41618c:	bl	40a790 <log_internal_realm@plt>
  416190:	mov	w19, w0
  416194:	b	416260 <config_parse@plt+0xb0b0>
  416198:	ldr	w0, [sp, #72]
  41619c:	cmp	w0, #0x0
  4161a0:	cneg	w0, w0, lt  // lt = tstop
  4161a4:	and	w0, w0, #0xff
  4161a8:	neg	w19, w0
  4161ac:	b	416260 <config_parse@plt+0xb0b0>
  4161b0:	ldr	x2, [sp, #80]
  4161b4:	adrp	x0, 44d000 <config_parse@plt+0x41e50>
  4161b8:	add	x1, x0, #0xec8
  4161bc:	mov	x0, x2
  4161c0:	bl	409c20 <symlink@plt>
  4161c4:	cmp	w0, #0x0
  4161c8:	b.ge	41625c <config_parse@plt+0xb0ac>  // b.tcont
  4161cc:	mov	w0, #0x3                   	// #3
  4161d0:	str	w0, [sp, #56]
  4161d4:	bl	40a220 <__errno_location@plt>
  4161d8:	ldr	w0, [x0]
  4161dc:	str	w0, [sp, #60]
  4161e0:	str	wzr, [sp, #64]
  4161e4:	ldr	w0, [sp, #64]
  4161e8:	bl	40b180 <log_get_max_level_realm@plt>
  4161ec:	mov	w1, w0
  4161f0:	ldr	w0, [sp, #56]
  4161f4:	and	w0, w0, #0x7
  4161f8:	cmp	w1, w0
  4161fc:	b.lt	416244 <config_parse@plt+0xb094>  // b.tstop
  416200:	ldr	w0, [sp, #64]
  416204:	lsl	w1, w0, #10
  416208:	ldr	w0, [sp, #56]
  41620c:	orr	w6, w1, w0
  416210:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  416214:	add	x1, x0, #0xbab
  416218:	adrp	x0, 44d000 <config_parse@plt+0x41e50>
  41621c:	add	x5, x0, #0xf78
  416220:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  416224:	add	x4, x0, #0x360
  416228:	mov	w3, #0x85b                 	// #2139
  41622c:	mov	x2, x1
  416230:	ldr	w1, [sp, #60]
  416234:	mov	w0, w6
  416238:	bl	40a790 <log_internal_realm@plt>
  41623c:	mov	w19, w0
  416240:	b	416260 <config_parse@plt+0xb0b0>
  416244:	ldr	w0, [sp, #60]
  416248:	cmp	w0, #0x0
  41624c:	cneg	w0, w0, lt  // lt = tstop
  416250:	and	w0, w0, #0xff
  416254:	neg	w19, w0
  416258:	b	416260 <config_parse@plt+0xb0b0>
  41625c:	mov	w19, #0x0                   	// #0
  416260:	add	x0, sp, #0x50
  416264:	bl	40b510 <config_parse@plt+0x360>
  416268:	mov	w1, w19
  41626c:	adrp	x0, 46f000 <config_parse@plt+0x63e50>
  416270:	add	x0, x0, #0xe38
  416274:	ldr	x2, [sp, #88]
  416278:	ldr	x0, [x0]
  41627c:	eor	x0, x2, x0
  416280:	cmp	x0, #0x0
  416284:	b.eq	41628c <config_parse@plt+0xb0dc>  // b.none
  416288:	bl	40a440 <__stack_chk_fail@plt>
  41628c:	mov	w0, w1
  416290:	ldr	x19, [sp, #16]
  416294:	ldp	x29, x30, [sp], #96
  416298:	ret
  41629c:	stp	x29, x30, [sp, #-64]!
  4162a0:	mov	x29, sp
  4162a4:	mov	x4, #0x0                   	// #0
  4162a8:	mov	x3, #0x0                   	// #0
  4162ac:	mov	x2, #0x0                   	// #0
  4162b0:	mov	x1, #0x0                   	// #0
  4162b4:	mov	w0, #0x1                   	// #1
  4162b8:	bl	40b9cc <config_parse@plt+0x81c>
  4162bc:	str	w0, [sp, #24]
  4162c0:	ldr	w0, [sp, #24]
  4162c4:	cmn	w0, #0x1
  4162c8:	b.ne	41649c <config_parse@plt+0xb2ec>  // b.any
  4162cc:	bl	40a220 <__errno_location@plt>
  4162d0:	ldr	w0, [x0]
  4162d4:	cmp	w0, #0x26
  4162d8:	b.ne	41635c <config_parse@plt+0xb1ac>  // b.any
  4162dc:	mov	w0, #0x7                   	// #7
  4162e0:	str	w0, [sp, #52]
  4162e4:	bl	40a220 <__errno_location@plt>
  4162e8:	ldr	w0, [x0]
  4162ec:	str	w0, [sp, #56]
  4162f0:	str	wzr, [sp, #60]
  4162f4:	ldr	w0, [sp, #60]
  4162f8:	bl	40b180 <log_get_max_level_realm@plt>
  4162fc:	mov	w1, w0
  416300:	ldr	w0, [sp, #52]
  416304:	and	w0, w0, #0x7
  416308:	cmp	w1, w0
  41630c:	b.lt	416350 <config_parse@plt+0xb1a0>  // b.tstop
  416310:	ldr	w0, [sp, #60]
  416314:	lsl	w1, w0, #10
  416318:	ldr	w0, [sp, #52]
  41631c:	orr	w6, w1, w0
  416320:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  416324:	add	x1, x0, #0xbab
  416328:	adrp	x0, 44d000 <config_parse@plt+0x41e50>
  41632c:	add	x5, x0, #0xfa8
  416330:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  416334:	add	x4, x0, #0x378
  416338:	mov	w3, #0x86b                 	// #2155
  41633c:	mov	x2, x1
  416340:	ldr	w1, [sp, #56]
  416344:	mov	w0, w6
  416348:	bl	40a790 <log_internal_realm@plt>
  41634c:	b	41649c <config_parse@plt+0xb2ec>
  416350:	ldr	w0, [sp, #56]
  416354:	cmp	w0, #0x0
  416358:	b	41649c <config_parse@plt+0xb2ec>
  41635c:	strb	wzr, [sp, #23]
  416360:	bl	40a220 <__errno_location@plt>
  416364:	ldr	w0, [x0]
  416368:	cmp	w0, #0x1
  41636c:	b.eq	416378 <config_parse@plt+0xb1c8>  // b.none
  416370:	cmp	w0, #0xd
  416374:	b.ne	416380 <config_parse@plt+0xb1d0>  // b.any
  416378:	mov	w0, #0x1                   	// #1
  41637c:	strb	w0, [sp, #23]
  416380:	nop
  416384:	ldrb	w0, [sp, #23]
  416388:	cmp	w0, #0x0
  41638c:	b.eq	416410 <config_parse@plt+0xb260>  // b.none
  416390:	mov	w0, #0x7                   	// #7
  416394:	str	w0, [sp, #40]
  416398:	bl	40a220 <__errno_location@plt>
  41639c:	ldr	w0, [x0]
  4163a0:	str	w0, [sp, #44]
  4163a4:	str	wzr, [sp, #48]
  4163a8:	ldr	w0, [sp, #48]
  4163ac:	bl	40b180 <log_get_max_level_realm@plt>
  4163b0:	mov	w1, w0
  4163b4:	ldr	w0, [sp, #40]
  4163b8:	and	w0, w0, #0x7
  4163bc:	cmp	w1, w0
  4163c0:	b.lt	416404 <config_parse@plt+0xb254>  // b.tstop
  4163c4:	ldr	w0, [sp, #48]
  4163c8:	lsl	w1, w0, #10
  4163cc:	ldr	w0, [sp, #40]
  4163d0:	orr	w6, w1, w0
  4163d4:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  4163d8:	add	x1, x0, #0xbab
  4163dc:	adrp	x0, 44d000 <config_parse@plt+0x41e50>
  4163e0:	add	x5, x0, #0xfd0
  4163e4:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  4163e8:	add	x4, x0, #0x378
  4163ec:	mov	w3, #0x86d                 	// #2157
  4163f0:	mov	x2, x1
  4163f4:	ldr	w1, [sp, #44]
  4163f8:	mov	w0, w6
  4163fc:	bl	40a790 <log_internal_realm@plt>
  416400:	b	41649c <config_parse@plt+0xb2ec>
  416404:	ldr	w0, [sp, #44]
  416408:	cmp	w0, #0x0
  41640c:	b	41649c <config_parse@plt+0xb2ec>
  416410:	mov	w0, #0x3                   	// #3
  416414:	str	w0, [sp, #28]
  416418:	bl	40a220 <__errno_location@plt>
  41641c:	ldr	w0, [x0]
  416420:	str	w0, [sp, #32]
  416424:	str	wzr, [sp, #36]
  416428:	ldr	w0, [sp, #36]
  41642c:	bl	40b180 <log_get_max_level_realm@plt>
  416430:	mov	w1, w0
  416434:	ldr	w0, [sp, #28]
  416438:	and	w0, w0, #0x7
  41643c:	cmp	w1, w0
  416440:	b.lt	416484 <config_parse@plt+0xb2d4>  // b.tstop
  416444:	ldr	w0, [sp, #36]
  416448:	lsl	w1, w0, #10
  41644c:	ldr	w0, [sp, #28]
  416450:	orr	w6, w1, w0
  416454:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  416458:	add	x1, x0, #0xbab
  41645c:	adrp	x0, 44e000 <config_parse@plt+0x42e50>
  416460:	add	x5, x0, #0x0
  416464:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  416468:	add	x4, x0, #0x378
  41646c:	mov	w3, #0x86f                 	// #2159
  416470:	mov	x2, x1
  416474:	ldr	w1, [sp, #32]
  416478:	mov	w0, w6
  41647c:	bl	40a790 <log_internal_realm@plt>
  416480:	b	4164a0 <config_parse@plt+0xb2f0>
  416484:	ldr	w0, [sp, #32]
  416488:	cmp	w0, #0x0
  41648c:	cneg	w0, w0, lt  // lt = tstop
  416490:	and	w0, w0, #0xff
  416494:	neg	w0, w0
  416498:	b	4164a0 <config_parse@plt+0xb2f0>
  41649c:	mov	w0, #0x0                   	// #0
  4164a0:	ldp	x29, x30, [sp], #64
  4164a4:	ret
  4164a8:	stp	x29, x30, [sp, #-144]!
  4164ac:	mov	x29, sp
  4164b0:	str	x19, [sp, #16]
  4164b4:	str	w0, [sp, #44]
  4164b8:	adrp	x0, 46f000 <config_parse@plt+0x63e50>
  4164bc:	add	x0, x0, #0xe38
  4164c0:	ldr	x1, [x0]
  4164c4:	str	x1, [sp, #136]
  4164c8:	mov	x1, #0x0                   	// #0
  4164cc:	str	xzr, [sp, #112]
  4164d0:	str	xzr, [sp, #120]
  4164d4:	mov	w0, #0xffffffff            	// #-1
  4164d8:	str	w0, [sp, #52]
  4164dc:	ldr	w0, [sp, #44]
  4164e0:	lsr	w0, w0, #31
  4164e4:	and	w0, w0, #0xff
  4164e8:	and	x0, x0, #0xff
  4164ec:	cmp	x0, #0x0
  4164f0:	b.eq	41651c <config_parse@plt+0xb36c>  // b.none
  4164f4:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  4164f8:	add	x1, x0, #0xbab
  4164fc:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  416500:	add	x4, x0, #0x388
  416504:	mov	w3, #0x87c                 	// #2172
  416508:	mov	x2, x1
  41650c:	adrp	x0, 44e000 <config_parse@plt+0x42e50>
  416510:	add	x1, x0, #0x28
  416514:	mov	w0, #0x0                   	// #0
  416518:	bl	409d50 <log_assert_failed_realm@plt>
  41651c:	mov	w0, #0x0                   	// #0
  416520:	bl	409f10 <umask@plt>
  416524:	str	w0, [sp, #56]
  416528:	add	x0, sp, #0x78
  41652c:	mov	x2, x0
  416530:	adrp	x0, 44e000 <config_parse@plt+0x42e50>
  416534:	add	x1, x0, #0x40
  416538:	adrp	x0, 44d000 <config_parse@plt+0x41e50>
  41653c:	add	x0, x0, #0xaa0
  416540:	bl	409e70 <tempfn_random_child@plt>
  416544:	str	w0, [sp, #60]
  416548:	ldr	w0, [sp, #60]
  41654c:	cmp	w0, #0x0
  416550:	b.ge	4165e0 <config_parse@plt+0xb430>  // b.tcont
  416554:	mov	w0, #0x3                   	// #3
  416558:	str	w0, [sp, #100]
  41655c:	ldr	w0, [sp, #60]
  416560:	str	w0, [sp, #104]
  416564:	str	wzr, [sp, #108]
  416568:	ldr	w0, [sp, #108]
  41656c:	bl	40b180 <log_get_max_level_realm@plt>
  416570:	mov	w1, w0
  416574:	ldr	w0, [sp, #100]
  416578:	and	w0, w0, #0x7
  41657c:	cmp	w1, w0
  416580:	b.lt	4165c8 <config_parse@plt+0xb418>  // b.tstop
  416584:	ldr	w0, [sp, #108]
  416588:	lsl	w1, w0, #10
  41658c:	ldr	w0, [sp, #100]
  416590:	orr	w6, w1, w0
  416594:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  416598:	add	x1, x0, #0xbab
  41659c:	adrp	x0, 44e000 <config_parse@plt+0x42e50>
  4165a0:	add	x5, x0, #0x50
  4165a4:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  4165a8:	add	x4, x0, #0x398
  4165ac:	mov	w3, #0x887                 	// #2183
  4165b0:	mov	x2, x1
  4165b4:	ldr	w1, [sp, #104]
  4165b8:	mov	w0, w6
  4165bc:	bl	40a790 <log_internal_realm@plt>
  4165c0:	mov	w19, w0
  4165c4:	b	416844 <config_parse@plt+0xb694>
  4165c8:	ldr	w0, [sp, #104]
  4165cc:	cmp	w0, #0x0
  4165d0:	cneg	w0, w0, lt  // lt = tstop
  4165d4:	and	w0, w0, #0xff
  4165d8:	neg	w19, w0
  4165dc:	b	416844 <config_parse@plt+0xb694>
  4165e0:	ldr	x0, [sp, #120]
  4165e4:	mov	w1, #0x180                 	// #384
  4165e8:	bl	40a820 <mkfifo@plt>
  4165ec:	cmp	w0, #0x0
  4165f0:	b.ge	416684 <config_parse@plt+0xb4d4>  // b.tcont
  4165f4:	mov	w0, #0x3                   	// #3
  4165f8:	str	w0, [sp, #88]
  4165fc:	bl	40a220 <__errno_location@plt>
  416600:	ldr	w0, [x0]
  416604:	str	w0, [sp, #92]
  416608:	str	wzr, [sp, #96]
  41660c:	ldr	w0, [sp, #96]
  416610:	bl	40b180 <log_get_max_level_realm@plt>
  416614:	mov	w1, w0
  416618:	ldr	w0, [sp, #88]
  41661c:	and	w0, w0, #0x7
  416620:	cmp	w1, w0
  416624:	b.lt	41666c <config_parse@plt+0xb4bc>  // b.tstop
  416628:	ldr	w0, [sp, #96]
  41662c:	lsl	w1, w0, #10
  416630:	ldr	w0, [sp, #88]
  416634:	orr	w6, w1, w0
  416638:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  41663c:	add	x1, x0, #0xbab
  416640:	adrp	x0, 44e000 <config_parse@plt+0x42e50>
  416644:	add	x5, x0, #0x78
  416648:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  41664c:	add	x4, x0, #0x398
  416650:	mov	w3, #0x88a                 	// #2186
  416654:	mov	x2, x1
  416658:	ldr	w1, [sp, #92]
  41665c:	mov	w0, w6
  416660:	bl	40a790 <log_internal_realm@plt>
  416664:	mov	w19, w0
  416668:	b	416844 <config_parse@plt+0xb694>
  41666c:	ldr	w0, [sp, #92]
  416670:	cmp	w0, #0x0
  416674:	cneg	w0, w0, lt  // lt = tstop
  416678:	and	w0, w0, #0xff
  41667c:	neg	w19, w0
  416680:	b	416844 <config_parse@plt+0xb694>
  416684:	ldr	x0, [sp, #120]
  416688:	str	x0, [sp, #128]
  41668c:	str	xzr, [sp, #120]
  416690:	ldr	x0, [sp, #128]
  416694:	str	x0, [sp, #112]
  416698:	ldr	x1, [sp, #112]
  41669c:	mov	x5, #0x0                   	// #0
  4166a0:	mov	x4, #0x1000                	// #4096
  4166a4:	mov	x3, #0x0                   	// #0
  4166a8:	adrp	x0, 44e000 <config_parse@plt+0x42e50>
  4166ac:	add	x2, x0, #0xa0
  4166b0:	mov	w0, #0x3                   	// #3
  4166b4:	bl	4096c0 <mount_verbose@plt>
  4166b8:	str	w0, [sp, #60]
  4166bc:	ldr	w0, [sp, #60]
  4166c0:	cmp	w0, #0x0
  4166c4:	b.ge	4166d0 <config_parse@plt+0xb520>  // b.tcont
  4166c8:	ldr	w19, [sp, #60]
  4166cc:	b	416844 <config_parse@plt+0xb694>
  4166d0:	ldr	x0, [sp, #112]
  4166d4:	mov	w1, #0x802                 	// #2050
  4166d8:	movk	w1, #0x8, lsl #16
  4166dc:	bl	40afe0 <open64@plt>
  4166e0:	str	w0, [sp, #52]
  4166e4:	ldr	w0, [sp, #52]
  4166e8:	cmp	w0, #0x0
  4166ec:	b.ge	416780 <config_parse@plt+0xb5d0>  // b.tcont
  4166f0:	mov	w0, #0x3                   	// #3
  4166f4:	str	w0, [sp, #76]
  4166f8:	bl	40a220 <__errno_location@plt>
  4166fc:	ldr	w0, [x0]
  416700:	str	w0, [sp, #80]
  416704:	str	wzr, [sp, #84]
  416708:	ldr	w0, [sp, #84]
  41670c:	bl	40b180 <log_get_max_level_realm@plt>
  416710:	mov	w1, w0
  416714:	ldr	w0, [sp, #76]
  416718:	and	w0, w0, #0x7
  41671c:	cmp	w1, w0
  416720:	b.lt	416768 <config_parse@plt+0xb5b8>  // b.tstop
  416724:	ldr	w0, [sp, #84]
  416728:	lsl	w1, w0, #10
  41672c:	ldr	w0, [sp, #76]
  416730:	orr	w6, w1, w0
  416734:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  416738:	add	x1, x0, #0xbab
  41673c:	adrp	x0, 44e000 <config_parse@plt+0x42e50>
  416740:	add	x5, x0, #0xb0
  416744:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  416748:	add	x4, x0, #0x398
  41674c:	mov	w3, #0x894                 	// #2196
  416750:	mov	x2, x1
  416754:	ldr	w1, [sp, #80]
  416758:	mov	w0, w6
  41675c:	bl	40a790 <log_internal_realm@plt>
  416760:	mov	w19, w0
  416764:	b	416844 <config_parse@plt+0xb694>
  416768:	ldr	w0, [sp, #80]
  41676c:	cmp	w0, #0x0
  416770:	cneg	w0, w0, lt  // lt = tstop
  416774:	and	w0, w0, #0xff
  416778:	neg	w19, w0
  41677c:	b	416844 <config_parse@plt+0xb694>
  416780:	ldr	w0, [sp, #52]
  416784:	mov	w6, #0x0                   	// #0
  416788:	mov	w5, #0x0                   	// #0
  41678c:	mov	x4, #0x0                   	// #0
  416790:	mov	x3, #0x0                   	// #0
  416794:	mov	x2, #0x0                   	// #0
  416798:	mov	w1, w0
  41679c:	ldr	w0, [sp, #44]
  4167a0:	bl	4097a0 <send_one_fd_iov_sa@plt>
  4167a4:	str	w0, [sp, #60]
  4167a8:	ldr	w0, [sp, #60]
  4167ac:	cmp	w0, #0x0
  4167b0:	b.ge	416840 <config_parse@plt+0xb690>  // b.tcont
  4167b4:	mov	w0, #0x3                   	// #3
  4167b8:	str	w0, [sp, #64]
  4167bc:	ldr	w0, [sp, #60]
  4167c0:	str	w0, [sp, #68]
  4167c4:	str	wzr, [sp, #72]
  4167c8:	ldr	w0, [sp, #72]
  4167cc:	bl	40b180 <log_get_max_level_realm@plt>
  4167d0:	mov	w1, w0
  4167d4:	ldr	w0, [sp, #64]
  4167d8:	and	w0, w0, #0x7
  4167dc:	cmp	w1, w0
  4167e0:	b.lt	416828 <config_parse@plt+0xb678>  // b.tstop
  4167e4:	ldr	w0, [sp, #72]
  4167e8:	lsl	w1, w0, #10
  4167ec:	ldr	w0, [sp, #64]
  4167f0:	orr	w6, w1, w0
  4167f4:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  4167f8:	add	x1, x0, #0xbab
  4167fc:	adrp	x0, 44e000 <config_parse@plt+0x42e50>
  416800:	add	x5, x0, #0xc8
  416804:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  416808:	add	x4, x0, #0x398
  41680c:	mov	w3, #0x899                 	// #2201
  416810:	mov	x2, x1
  416814:	ldr	w1, [sp, #68]
  416818:	mov	w0, w6
  41681c:	bl	40a790 <log_internal_realm@plt>
  416820:	mov	w19, w0
  416824:	b	416844 <config_parse@plt+0xb694>
  416828:	ldr	w0, [sp, #68]
  41682c:	cmp	w0, #0x0
  416830:	cneg	w0, w0, lt  // lt = tstop
  416834:	and	w0, w0, #0xff
  416838:	neg	w19, w0
  41683c:	b	416844 <config_parse@plt+0xb694>
  416840:	mov	w19, #0x0                   	// #0
  416844:	add	x0, sp, #0x38
  416848:	bl	40c248 <config_parse@plt+0x1098>
  41684c:	add	x0, sp, #0x34
  416850:	bl	40bb4c <config_parse@plt+0x99c>
  416854:	add	x0, sp, #0x78
  416858:	bl	40b510 <config_parse@plt+0x360>
  41685c:	add	x0, sp, #0x70
  416860:	bl	40bc40 <config_parse@plt+0xa90>
  416864:	mov	w1, w19
  416868:	adrp	x0, 46f000 <config_parse@plt+0x63e50>
  41686c:	add	x0, x0, #0xe38
  416870:	ldr	x2, [sp, #136]
  416874:	ldr	x0, [x0]
  416878:	eor	x0, x2, x0
  41687c:	cmp	x0, #0x0
  416880:	b.eq	416888 <config_parse@plt+0xb6d8>  // b.none
  416884:	bl	40a440 <__stack_chk_fail@plt>
  416888:	mov	w0, w1
  41688c:	ldr	x19, [sp, #16]
  416890:	ldp	x29, x30, [sp], #144
  416894:	ret
  416898:	stp	x29, x30, [sp, #-64]!
  41689c:	mov	x29, sp
  4168a0:	str	x0, [sp, #40]
  4168a4:	str	x1, [sp, #32]
  4168a8:	str	x2, [sp, #24]
  4168ac:	ldr	x0, [sp, #24]
  4168b0:	str	x0, [sp, #56]
  4168b4:	ldr	x0, [sp, #40]
  4168b8:	cmp	x0, #0x0
  4168bc:	cset	w0, eq  // eq = none
  4168c0:	and	w0, w0, #0xff
  4168c4:	and	x0, x0, #0xff
  4168c8:	cmp	x0, #0x0
  4168cc:	b.eq	4168f8 <config_parse@plt+0xb748>  // b.none
  4168d0:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  4168d4:	add	x1, x0, #0xbab
  4168d8:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  4168dc:	add	x4, x0, #0x3a8
  4168e0:	mov	w3, #0x8a1                 	// #2209
  4168e4:	mov	x2, x1
  4168e8:	adrp	x0, 44e000 <config_parse@plt+0x42e50>
  4168ec:	add	x1, x0, #0xe8
  4168f0:	mov	w0, #0x0                   	// #0
  4168f4:	bl	409d50 <log_assert_failed_realm@plt>
  4168f8:	ldr	x0, [sp, #32]
  4168fc:	cmp	x0, #0x0
  416900:	cset	w0, eq  // eq = none
  416904:	and	w0, w0, #0xff
  416908:	and	x0, x0, #0xff
  41690c:	cmp	x0, #0x0
  416910:	b.eq	41693c <config_parse@plt+0xb78c>  // b.none
  416914:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  416918:	add	x1, x0, #0xbab
  41691c:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  416920:	add	x4, x0, #0x3a8
  416924:	mov	w3, #0x8a2                 	// #2210
  416928:	mov	x2, x1
  41692c:	adrp	x0, 44e000 <config_parse@plt+0x42e50>
  416930:	add	x1, x0, #0xf0
  416934:	mov	w0, #0x0                   	// #0
  416938:	bl	409d50 <log_assert_failed_realm@plt>
  41693c:	ldr	x0, [sp, #56]
  416940:	cmp	x0, #0x0
  416944:	cset	w0, eq  // eq = none
  416948:	and	w0, w0, #0xff
  41694c:	and	x0, x0, #0xff
  416950:	cmp	x0, #0x0
  416954:	b.eq	416980 <config_parse@plt+0xb7d0>  // b.none
  416958:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  41695c:	add	x1, x0, #0xbab
  416960:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  416964:	add	x4, x0, #0x3a8
  416968:	mov	w3, #0x8a3                 	// #2211
  41696c:	mov	x2, x1
  416970:	adrp	x0, 44e000 <config_parse@plt+0x42e50>
  416974:	add	x1, x0, #0xf8
  416978:	mov	w0, #0x0                   	// #0
  41697c:	bl	409d50 <log_assert_failed_realm@plt>
  416980:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  416984:	add	x0, x0, #0x340
  416988:	ldr	x0, [x0]
  41698c:	ldr	x2, [sp, #56]
  416990:	mov	x1, x0
  416994:	ldr	x0, [sp, #40]
  416998:	bl	42c934 <config_parse@plt+0x21784>
  41699c:	mov	w0, #0x0                   	// #0
  4169a0:	ldp	x29, x30, [sp], #64
  4169a4:	ret
  4169a8:	stp	x29, x30, [sp, #-32]!
  4169ac:	mov	x29, sp
  4169b0:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  4169b4:	add	x0, x0, #0x70
  4169b8:	ldr	x0, [x0]
  4169bc:	and	x0, x0, #0x4000000
  4169c0:	cmp	x0, #0x0
  4169c4:	b.ne	4169d0 <config_parse@plt+0xb820>  // b.any
  4169c8:	mov	w0, #0x0                   	// #0
  4169cc:	b	416a90 <config_parse@plt+0xb8e0>
  4169d0:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  4169d4:	add	x0, x0, #0x290
  4169d8:	ldr	x0, [x0]
  4169dc:	cmp	x0, #0x0
  4169e0:	b.ne	4169f0 <config_parse@plt+0xb840>  // b.any
  4169e4:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  4169e8:	add	x0, x0, #0x288
  4169ec:	ldr	x0, [x0]
  4169f0:	bl	409610 <sethostname_idempotent@plt>
  4169f4:	str	w0, [sp, #16]
  4169f8:	ldr	w0, [sp, #16]
  4169fc:	cmp	w0, #0x0
  416a00:	b.ge	416a8c <config_parse@plt+0xb8dc>  // b.tcont
  416a04:	mov	w0, #0x3                   	// #3
  416a08:	str	w0, [sp, #20]
  416a0c:	ldr	w0, [sp, #16]
  416a10:	str	w0, [sp, #24]
  416a14:	str	wzr, [sp, #28]
  416a18:	ldr	w0, [sp, #28]
  416a1c:	bl	40b180 <log_get_max_level_realm@plt>
  416a20:	mov	w1, w0
  416a24:	ldr	w0, [sp, #20]
  416a28:	and	w0, w0, #0x7
  416a2c:	cmp	w1, w0
  416a30:	b.lt	416a74 <config_parse@plt+0xb8c4>  // b.tstop
  416a34:	ldr	w0, [sp, #28]
  416a38:	lsl	w1, w0, #10
  416a3c:	ldr	w0, [sp, #20]
  416a40:	orr	w6, w1, w0
  416a44:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  416a48:	add	x1, x0, #0xbab
  416a4c:	adrp	x0, 44e000 <config_parse@plt+0x42e50>
  416a50:	add	x5, x0, #0x100
  416a54:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  416a58:	add	x4, x0, #0x3c0
  416a5c:	mov	w3, #0x8b1                 	// #2225
  416a60:	mov	x2, x1
  416a64:	ldr	w1, [sp, #24]
  416a68:	mov	w0, w6
  416a6c:	bl	40a790 <log_internal_realm@plt>
  416a70:	b	416a90 <config_parse@plt+0xb8e0>
  416a74:	ldr	w0, [sp, #24]
  416a78:	cmp	w0, #0x0
  416a7c:	cneg	w0, w0, lt  // lt = tstop
  416a80:	and	w0, w0, #0xff
  416a84:	neg	w0, w0
  416a88:	b	416a90 <config_parse@plt+0xb8e0>
  416a8c:	mov	w0, #0x0                   	// #0
  416a90:	ldp	x29, x30, [sp], #32
  416a94:	ret
  416a98:	sub	sp, sp, #0x200
  416a9c:	stp	x29, x30, [sp]
  416aa0:	mov	x29, sp
  416aa4:	stp	x19, x20, [sp, #16]
  416aa8:	str	x0, [x29, #40]
  416aac:	adrp	x0, 46f000 <config_parse@plt+0x63e50>
  416ab0:	add	x0, x0, #0xe38
  416ab4:	ldr	x1, [x0]
  416ab8:	str	x1, [x29, #504]
  416abc:	mov	x1, #0x0                   	// #0
  416ac0:	str	xzr, [x29, #280]
  416ac4:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  416ac8:	add	x0, x0, #0x2b8
  416acc:	ldrb	w0, [x0]
  416ad0:	cmp	w0, #0x0
  416ad4:	b.eq	416ae0 <config_parse@plt+0xb930>  // b.none
  416ad8:	mov	w19, #0x0                   	// #0
  416adc:	b	417c70 <config_parse@plt+0xcac0>
  416ae0:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  416ae4:	add	x0, x0, #0x8
  416ae8:	ldr	w0, [x0]
  416aec:	cmp	w0, #0x0
  416af0:	b.ne	416afc <config_parse@plt+0xb94c>  // b.any
  416af4:	mov	w19, #0x0                   	// #0
  416af8:	b	417c70 <config_parse@plt+0xcac0>
  416afc:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  416b00:	add	x0, x0, #0x2b9
  416b04:	ldrb	w0, [x0]
  416b08:	cmp	w0, #0x0
  416b0c:	b.ne	416b24 <config_parse@plt+0xb974>  // b.any
  416b10:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  416b14:	add	x0, x0, #0x8
  416b18:	ldr	w0, [x0]
  416b1c:	cmp	w0, #0x1
  416b20:	b.ne	416b2c <config_parse@plt+0xb97c>  // b.any
  416b24:	mov	w0, #0x1                   	// #1
  416b28:	b	416b30 <config_parse@plt+0xb980>
  416b2c:	mov	w0, #0x0                   	// #0
  416b30:	strb	w0, [x29, #58]
  416b34:	ldrb	w0, [x29, #58]
  416b38:	and	w0, w0, #0x1
  416b3c:	strb	w0, [x29, #58]
  416b40:	add	x0, x29, #0x1a0
  416b44:	bl	40a6c0 <sd_id128_get_machine@plt>
  416b48:	str	w0, [x29, #60]
  416b4c:	ldr	w0, [x29, #60]
  416b50:	cmp	w0, #0x0
  416b54:	b.ge	416be4 <config_parse@plt+0xba34>  // b.tcont
  416b58:	mov	w0, #0x3                   	// #3
  416b5c:	str	w0, [x29, #268]
  416b60:	ldr	w0, [x29, #60]
  416b64:	str	w0, [x29, #272]
  416b68:	str	wzr, [x29, #276]
  416b6c:	ldr	w0, [x29, #276]
  416b70:	bl	40b180 <log_get_max_level_realm@plt>
  416b74:	mov	w1, w0
  416b78:	ldr	w0, [x29, #268]
  416b7c:	and	w0, w0, #0x7
  416b80:	cmp	w1, w0
  416b84:	b.lt	416bcc <config_parse@plt+0xba1c>  // b.tstop
  416b88:	ldr	w0, [x29, #276]
  416b8c:	lsl	w1, w0, #10
  416b90:	ldr	w0, [x29, #268]
  416b94:	orr	w6, w1, w0
  416b98:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  416b9c:	add	x1, x0, #0xbab
  416ba0:	adrp	x0, 44e000 <config_parse@plt+0x42e50>
  416ba4:	add	x5, x0, #0x120
  416ba8:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  416bac:	add	x4, x0, #0x3d0
  416bb0:	mov	w3, #0x8c9                 	// #2249
  416bb4:	mov	x2, x1
  416bb8:	ldr	w1, [x29, #272]
  416bbc:	mov	w0, w6
  416bc0:	bl	40a790 <log_internal_realm@plt>
  416bc4:	mov	w19, w0
  416bc8:	b	417c70 <config_parse@plt+0xcac0>
  416bcc:	ldr	w0, [x29, #272]
  416bd0:	cmp	w0, #0x0
  416bd4:	cneg	w0, w0, lt  // lt = tstop
  416bd8:	and	w0, w0, #0xff
  416bdc:	neg	w19, w0
  416be0:	b	417c70 <config_parse@plt+0xcac0>
  416be4:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  416be8:	add	x0, x0, #0x278
  416bec:	ldp	x2, x3, [x29, #416]
  416bf0:	ldp	x0, x1, [x0]
  416bf4:	bl	40b3f0 <config_parse@plt+0x240>
  416bf8:	cmp	w0, #0x0
  416bfc:	b.eq	416cc0 <config_parse@plt+0xbb10>  // b.none
  416c00:	ldrb	w0, [x29, #58]
  416c04:	cmp	w0, #0x0
  416c08:	b.eq	416c14 <config_parse@plt+0xba64>  // b.none
  416c0c:	mov	w0, #0x4                   	// #4
  416c10:	b	416c18 <config_parse@plt+0xba68>
  416c14:	mov	w0, #0x3                   	// #3
  416c18:	str	w0, [x29, #256]
  416c1c:	str	wzr, [x29, #260]
  416c20:	str	wzr, [x29, #264]
  416c24:	ldr	w0, [x29, #264]
  416c28:	bl	40b180 <log_get_max_level_realm@plt>
  416c2c:	mov	w1, w0
  416c30:	ldr	w0, [x29, #256]
  416c34:	and	w0, w0, #0x7
  416c38:	cmp	w1, w0
  416c3c:	b.lt	416c9c <config_parse@plt+0xbaec>  // b.tstop
  416c40:	ldr	w0, [x29, #264]
  416c44:	lsl	w1, w0, #10
  416c48:	ldr	w0, [x29, #256]
  416c4c:	orr	w19, w1, w0
  416c50:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  416c54:	add	x20, x0, #0xbab
  416c58:	add	x1, x29, #0x1d0
  416c5c:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  416c60:	add	x0, x0, #0x278
  416c64:	mov	x2, x1
  416c68:	ldp	x0, x1, [x0]
  416c6c:	bl	40acb0 <sd_id128_to_string@plt>
  416c70:	mov	x6, x0
  416c74:	adrp	x0, 44e000 <config_parse@plt+0x42e50>
  416c78:	add	x5, x0, #0x148
  416c7c:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  416c80:	add	x4, x0, #0x3d0
  416c84:	mov	w3, #0x8cc                 	// #2252
  416c88:	mov	x2, x20
  416c8c:	ldr	w1, [x29, #260]
  416c90:	mov	w0, w19
  416c94:	bl	40a790 <log_internal_realm@plt>
  416c98:	b	416ca4 <config_parse@plt+0xbaf4>
  416c9c:	ldr	w0, [x29, #260]
  416ca0:	cmp	w0, #0x0
  416ca4:	ldrb	w0, [x29, #58]
  416ca8:	cmp	w0, #0x0
  416cac:	b.eq	416cb8 <config_parse@plt+0xbb08>  // b.none
  416cb0:	mov	w19, #0x0                   	// #0
  416cb4:	b	417c70 <config_parse@plt+0xcac0>
  416cb8:	mov	w19, #0xffffffef            	// #-17
  416cbc:	b	417c70 <config_parse@plt+0xcac0>
  416cc0:	adrp	x0, 44e000 <config_parse@plt+0x42e50>
  416cc4:	add	x0, x0, #0x188
  416cc8:	str	x0, [x29, #288]
  416ccc:	ldr	x0, [x29, #288]
  416cd0:	str	x0, [x29, #432]
  416cd4:	adrp	x0, 44e000 <config_parse@plt+0x42e50>
  416cd8:	add	x0, x0, #0x190
  416cdc:	str	x0, [x29, #440]
  416ce0:	adrp	x0, 44e000 <config_parse@plt+0x42e50>
  416ce4:	add	x0, x0, #0x1a0
  416ce8:	str	x0, [x29, #448]
  416cec:	str	xzr, [x29, #456]
  416cf0:	add	x0, x29, #0x1b0
  416cf4:	str	x0, [x29, #296]
  416cf8:	b	416e40 <config_parse@plt+0xbc90>
  416cfc:	mov	w4, #0x0                   	// #0
  416d00:	mov	w3, #0x0                   	// #0
  416d04:	mov	w2, #0x1ed                 	// #493
  416d08:	ldr	x1, [x29, #288]
  416d0c:	ldr	x0, [x29, #40]
  416d10:	bl	41248c <config_parse@plt+0x72dc>
  416d14:	str	w0, [x29, #60]
  416d18:	ldr	w0, [x29, #60]
  416d1c:	cmp	w0, #0x0
  416d20:	b.ge	416e28 <config_parse@plt+0xbc78>  // b.tcont
  416d24:	ldr	w0, [x29, #60]
  416d28:	cmn	w0, #0x1e
  416d2c:	b.ne	416d44 <config_parse@plt+0xbb94>  // b.any
  416d30:	ldrb	w0, [x29, #58]
  416d34:	cmp	w0, #0x0
  416d38:	b.eq	416d44 <config_parse@plt+0xbb94>  // b.none
  416d3c:	mov	w0, #0x1                   	// #1
  416d40:	b	416d48 <config_parse@plt+0xbb98>
  416d44:	mov	w0, #0x0                   	// #0
  416d48:	strb	w0, [x29, #59]
  416d4c:	ldrb	w0, [x29, #59]
  416d50:	and	w0, w0, #0x1
  416d54:	strb	w0, [x29, #59]
  416d58:	ldrb	w0, [x29, #59]
  416d5c:	cmp	w0, #0x0
  416d60:	b.eq	416d6c <config_parse@plt+0xbbbc>  // b.none
  416d64:	mov	w0, #0x7                   	// #7
  416d68:	b	416d70 <config_parse@plt+0xbbc0>
  416d6c:	mov	w0, #0x3                   	// #3
  416d70:	str	w0, [x29, #244]
  416d74:	ldr	w0, [x29, #60]
  416d78:	str	w0, [x29, #248]
  416d7c:	str	wzr, [x29, #252]
  416d80:	ldr	w0, [x29, #252]
  416d84:	bl	40b180 <log_get_max_level_realm@plt>
  416d88:	mov	w1, w0
  416d8c:	ldr	w0, [x29, #244]
  416d90:	and	w0, w0, #0x7
  416d94:	cmp	w1, w0
  416d98:	b.lt	416e04 <config_parse@plt+0xbc54>  // b.tstop
  416d9c:	ldr	w0, [x29, #252]
  416da0:	lsl	w1, w0, #10
  416da4:	ldr	w0, [x29, #244]
  416da8:	orr	w8, w1, w0
  416dac:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  416db0:	add	x1, x0, #0xbab
  416db4:	ldrb	w0, [x29, #59]
  416db8:	cmp	w0, #0x0
  416dbc:	b.eq	416dcc <config_parse@plt+0xbc1c>  // b.none
  416dc0:	adrp	x0, 44e000 <config_parse@plt+0x42e50>
  416dc4:	add	x0, x0, #0x1b8
  416dc8:	b	416dd4 <config_parse@plt+0xbc24>
  416dcc:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  416dd0:	add	x0, x0, #0xb00
  416dd4:	mov	x7, x0
  416dd8:	ldr	x6, [x29, #288]
  416ddc:	adrp	x0, 44e000 <config_parse@plt+0x42e50>
  416de0:	add	x5, x0, #0x1c8
  416de4:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  416de8:	add	x4, x0, #0x3d0
  416dec:	mov	w3, #0x8d7                 	// #2263
  416df0:	mov	x2, x1
  416df4:	ldr	w1, [x29, #248]
  416df8:	mov	w0, w8
  416dfc:	bl	40a790 <log_internal_realm@plt>
  416e00:	b	416e0c <config_parse@plt+0xbc5c>
  416e04:	ldr	w0, [x29, #248]
  416e08:	cmp	w0, #0x0
  416e0c:	ldrb	w0, [x29, #59]
  416e10:	cmp	w0, #0x0
  416e14:	b.eq	416e20 <config_parse@plt+0xbc70>  // b.none
  416e18:	mov	w19, #0x0                   	// #0
  416e1c:	b	417c70 <config_parse@plt+0xcac0>
  416e20:	ldr	w19, [x29, #60]
  416e24:	b	417c70 <config_parse@plt+0xcac0>
  416e28:	ldr	x0, [x29, #296]
  416e2c:	add	x0, x0, #0x8
  416e30:	str	x0, [x29, #296]
  416e34:	ldr	x0, [x29, #296]
  416e38:	ldr	x0, [x0]
  416e3c:	str	x0, [x29, #288]
  416e40:	ldr	x0, [x29, #288]
  416e44:	cmp	x0, #0x0
  416e48:	b.ne	416cfc <config_parse@plt+0xbb4c>  // b.any
  416e4c:	add	x1, x29, #0x1d0
  416e50:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  416e54:	add	x0, x0, #0x278
  416e58:	mov	x2, x1
  416e5c:	ldp	x0, x1, [x0]
  416e60:	bl	40acb0 <sd_id128_to_string@plt>
  416e64:	adrp	x0, 44e000 <config_parse@plt+0x42e50>
  416e68:	add	x0, x0, #0x1e8
  416e6c:	str	x0, [x29, #432]
  416e70:	add	x0, x29, #0x1d0
  416e74:	str	x0, [x29, #440]
  416e78:	str	xzr, [x29, #312]
  416e7c:	str	xzr, [x29, #320]
  416e80:	b	416eb4 <config_parse@plt+0xbd04>
  416e84:	ldr	x0, [x29, #320]
  416e88:	lsl	x0, x0, #3
  416e8c:	add	x1, x29, #0x1b0
  416e90:	ldr	x0, [x1, x0]
  416e94:	bl	40b010 <strlen@plt>
  416e98:	mov	x1, x0
  416e9c:	ldr	x0, [x29, #312]
  416ea0:	add	x0, x0, x1
  416ea4:	str	x0, [x29, #312]
  416ea8:	ldr	x0, [x29, #320]
  416eac:	add	x0, x0, #0x1
  416eb0:	str	x0, [x29, #320]
  416eb4:	ldr	x0, [x29, #320]
  416eb8:	cmp	x0, #0x1
  416ebc:	b.hi	416ed8 <config_parse@plt+0xbd28>  // b.pmore
  416ec0:	ldr	x0, [x29, #320]
  416ec4:	lsl	x0, x0, #3
  416ec8:	add	x1, x29, #0x1b0
  416ecc:	ldr	x0, [x1, x0]
  416ed0:	cmp	x0, #0x0
  416ed4:	b.ne	416e84 <config_parse@plt+0xbcd4>  // b.any
  416ed8:	ldr	x0, [x29, #312]
  416edc:	add	x0, x0, #0x1
  416ee0:	str	x0, [x29, #352]
  416ee4:	ldr	x1, [x29, #352]
  416ee8:	mov	x0, #0x1                   	// #1
  416eec:	bl	40b534 <config_parse@plt+0x384>
  416ef0:	and	w0, w0, #0xff
  416ef4:	and	x0, x0, #0xff
  416ef8:	cmp	x0, #0x0
  416efc:	b.eq	416f28 <config_parse@plt+0xbd78>  // b.none
  416f00:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  416f04:	add	x1, x0, #0xbab
  416f08:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  416f0c:	add	x4, x0, #0x3e0
  416f10:	mov	w3, #0x8df                 	// #2271
  416f14:	mov	x2, x1
  416f18:	adrp	x0, 44d000 <config_parse@plt+0x41e50>
  416f1c:	add	x1, x0, #0x4c8
  416f20:	mov	w0, #0x0                   	// #0
  416f24:	bl	409d50 <log_assert_failed_realm@plt>
  416f28:	ldr	x0, [x29, #352]
  416f2c:	cmp	x0, #0x400, lsl #12
  416f30:	cset	w0, hi  // hi = pmore
  416f34:	and	w0, w0, #0xff
  416f38:	and	x0, x0, #0xff
  416f3c:	cmp	x0, #0x0
  416f40:	b.eq	416f6c <config_parse@plt+0xbdbc>  // b.none
  416f44:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  416f48:	add	x1, x0, #0xbab
  416f4c:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  416f50:	add	x4, x0, #0x3e0
  416f54:	mov	w3, #0x8df                 	// #2271
  416f58:	mov	x2, x1
  416f5c:	adrp	x0, 44d000 <config_parse@plt+0x41e50>
  416f60:	add	x1, x0, #0x4f8
  416f64:	mov	w0, #0x0                   	// #0
  416f68:	bl	409d50 <log_assert_failed_realm@plt>
  416f6c:	ldr	x0, [x29, #352]
  416f70:	add	x0, x0, #0xf
  416f74:	lsr	x0, x0, #4
  416f78:	lsl	x0, x0, #4
  416f7c:	sub	sp, sp, x0
  416f80:	mov	x0, sp
  416f84:	add	x0, x0, #0xf
  416f88:	lsr	x0, x0, #4
  416f8c:	lsl	x0, x0, #4
  416f90:	str	x0, [x29, #360]
  416f94:	ldr	x0, [x29, #360]
  416f98:	str	x0, [x29, #304]
  416f9c:	str	xzr, [x29, #320]
  416fa0:	b	416fd0 <config_parse@plt+0xbe20>
  416fa4:	ldr	x0, [x29, #320]
  416fa8:	lsl	x0, x0, #3
  416fac:	add	x1, x29, #0x1b0
  416fb0:	ldr	x0, [x1, x0]
  416fb4:	mov	x1, x0
  416fb8:	ldr	x0, [x29, #304]
  416fbc:	bl	409770 <stpcpy@plt>
  416fc0:	str	x0, [x29, #304]
  416fc4:	ldr	x0, [x29, #320]
  416fc8:	add	x0, x0, #0x1
  416fcc:	str	x0, [x29, #320]
  416fd0:	ldr	x0, [x29, #320]
  416fd4:	cmp	x0, #0x1
  416fd8:	b.hi	416ff4 <config_parse@plt+0xbe44>  // b.pmore
  416fdc:	ldr	x0, [x29, #320]
  416fe0:	lsl	x0, x0, #3
  416fe4:	add	x1, x29, #0x1b0
  416fe8:	ldr	x0, [x1, x0]
  416fec:	cmp	x0, #0x0
  416ff0:	b.ne	416fa4 <config_parse@plt+0xbdf4>  // b.any
  416ff4:	ldr	x0, [x29, #304]
  416ff8:	strb	wzr, [x0]
  416ffc:	ldr	x0, [x29, #360]
  417000:	str	x0, [x29, #368]
  417004:	ldr	x0, [x29, #368]
  417008:	str	x0, [x29, #328]
  41700c:	ldr	x0, [x29, #40]
  417010:	str	x0, [x29, #376]
  417014:	b	417024 <config_parse@plt+0xbe74>
  417018:	ldr	x0, [x29, #328]
  41701c:	add	x0, x0, #0x1
  417020:	str	x0, [x29, #328]
  417024:	ldr	x0, [x29, #328]
  417028:	ldrb	w0, [x0]
  41702c:	cmp	w0, #0x2f
  417030:	b.ne	417048 <config_parse@plt+0xbe98>  // b.any
  417034:	ldr	x0, [x29, #328]
  417038:	add	x0, x0, #0x1
  41703c:	ldrb	w0, [x0]
  417040:	cmp	w0, #0x2f
  417044:	b.eq	417018 <config_parse@plt+0xbe68>  // b.none
  417048:	ldr	x0, [x29, #376]
  41704c:	bl	40b7e8 <config_parse@plt+0x638>
  417050:	and	w0, w0, #0xff
  417054:	cmp	w0, #0x0
  417058:	b.eq	417068 <config_parse@plt+0xbeb8>  // b.none
  41705c:	ldr	x0, [x29, #328]
  417060:	str	x0, [x29, #336]
  417064:	b	4171bc <config_parse@plt+0xc00c>
  417068:	ldr	x0, [x29, #376]
  41706c:	bl	40b010 <strlen@plt>
  417070:	mov	x19, x0
  417074:	ldr	x0, [x29, #328]
  417078:	bl	40b010 <strlen@plt>
  41707c:	add	x0, x19, x0
  417080:	add	x0, x0, #0x2
  417084:	str	x0, [x29, #384]
  417088:	ldr	x0, [x29, #384]
  41708c:	str	x0, [x29, #392]
  417090:	ldr	x1, [x29, #392]
  417094:	mov	x0, #0x1                   	// #1
  417098:	bl	40b534 <config_parse@plt+0x384>
  41709c:	and	w0, w0, #0xff
  4170a0:	and	x0, x0, #0xff
  4170a4:	cmp	x0, #0x0
  4170a8:	b.eq	4170d4 <config_parse@plt+0xbf24>  // b.none
  4170ac:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  4170b0:	add	x1, x0, #0xbab
  4170b4:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  4170b8:	add	x4, x0, #0x3e0
  4170bc:	mov	w3, #0x8e0                 	// #2272
  4170c0:	mov	x2, x1
  4170c4:	adrp	x0, 44d000 <config_parse@plt+0x41e50>
  4170c8:	add	x1, x0, #0x4c8
  4170cc:	mov	w0, #0x0                   	// #0
  4170d0:	bl	409d50 <log_assert_failed_realm@plt>
  4170d4:	ldr	x0, [x29, #392]
  4170d8:	cmp	x0, #0x400, lsl #12
  4170dc:	cset	w0, hi  // hi = pmore
  4170e0:	and	w0, w0, #0xff
  4170e4:	and	x0, x0, #0xff
  4170e8:	cmp	x0, #0x0
  4170ec:	b.eq	417118 <config_parse@plt+0xbf68>  // b.none
  4170f0:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  4170f4:	add	x1, x0, #0xbab
  4170f8:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  4170fc:	add	x4, x0, #0x3e0
  417100:	mov	w3, #0x8e0                 	// #2272
  417104:	mov	x2, x1
  417108:	adrp	x0, 44d000 <config_parse@plt+0x41e50>
  41710c:	add	x1, x0, #0x4f8
  417110:	mov	w0, #0x0                   	// #0
  417114:	bl	409d50 <log_assert_failed_realm@plt>
  417118:	ldr	x0, [x29, #392]
  41711c:	add	x0, x0, #0xf
  417120:	lsr	x0, x0, #4
  417124:	lsl	x0, x0, #4
  417128:	sub	sp, sp, x0
  41712c:	mov	x0, sp
  417130:	add	x0, x0, #0xf
  417134:	lsr	x0, x0, #4
  417138:	lsl	x0, x0, #4
  41713c:	str	x0, [x29, #400]
  417140:	ldr	x1, [x29, #376]
  417144:	ldr	x0, [x29, #400]
  417148:	bl	409770 <stpcpy@plt>
  41714c:	str	x0, [x29, #344]
  417150:	b	417160 <config_parse@plt+0xbfb0>
  417154:	ldr	x0, [x29, #344]
  417158:	sub	x0, x0, #0x1
  41715c:	str	x0, [x29, #344]
  417160:	ldr	x1, [x29, #344]
  417164:	ldr	x0, [x29, #400]
  417168:	cmp	x1, x0
  41716c:	b.ls	417184 <config_parse@plt+0xbfd4>  // b.plast
  417170:	ldr	x0, [x29, #344]
  417174:	sub	x0, x0, #0x1
  417178:	ldrb	w0, [x0]
  41717c:	cmp	w0, #0x2f
  417180:	b.eq	417154 <config_parse@plt+0xbfa4>  // b.none
  417184:	ldr	x0, [x29, #328]
  417188:	ldrb	w0, [x0]
  41718c:	cmp	w0, #0x2f
  417190:	b.eq	4171a8 <config_parse@plt+0xbff8>  // b.none
  417194:	ldr	x0, [x29, #344]
  417198:	add	x1, x0, #0x1
  41719c:	str	x1, [x29, #344]
  4171a0:	mov	w1, #0x2f                  	// #47
  4171a4:	strb	w1, [x0]
  4171a8:	ldr	x1, [x29, #328]
  4171ac:	ldr	x0, [x29, #344]
  4171b0:	bl	40af60 <strcpy@plt>
  4171b4:	ldr	x0, [x29, #400]
  4171b8:	str	x0, [x29, #336]
  4171bc:	ldr	x0, [x29, #336]
  4171c0:	str	x0, [x29, #408]
  4171c4:	mov	w2, #0x0                   	// #0
  4171c8:	mov	x1, #0x0                   	// #0
  4171cc:	ldr	x0, [x29, #368]
  4171d0:	bl	40aa30 <path_is_mount_point@plt>
  4171d4:	cmp	w0, #0x0
  4171d8:	b.le	417284 <config_parse@plt+0xc0d4>
  4171dc:	ldrb	w0, [x29, #58]
  4171e0:	cmp	w0, #0x0
  4171e4:	b.eq	4171f0 <config_parse@plt+0xc040>  // b.none
  4171e8:	mov	w19, #0x0                   	// #0
  4171ec:	b	417c70 <config_parse@plt+0xcac0>
  4171f0:	mov	w0, #0x3                   	// #3
  4171f4:	str	w0, [x29, #232]
  4171f8:	mov	w0, #0x11                  	// #17
  4171fc:	movk	w0, #0x4000, lsl #16
  417200:	str	w0, [x29, #236]
  417204:	str	wzr, [x29, #240]
  417208:	ldr	w0, [x29, #240]
  41720c:	bl	40b180 <log_get_max_level_realm@plt>
  417210:	mov	w1, w0
  417214:	ldr	w0, [x29, #232]
  417218:	and	w0, w0, #0x7
  41721c:	cmp	w1, w0
  417220:	b.lt	41726c <config_parse@plt+0xc0bc>  // b.tstop
  417224:	ldr	w0, [x29, #240]
  417228:	lsl	w1, w0, #10
  41722c:	ldr	w0, [x29, #232]
  417230:	orr	w7, w1, w0
  417234:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  417238:	add	x1, x0, #0xbab
  41723c:	ldr	x6, [x29, #368]
  417240:	adrp	x0, 44e000 <config_parse@plt+0x42e50>
  417244:	add	x5, x0, #0x200
  417248:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  41724c:	add	x4, x0, #0x3d0
  417250:	mov	w3, #0x8e6                 	// #2278
  417254:	mov	x2, x1
  417258:	ldr	w1, [x29, #236]
  41725c:	mov	w0, w7
  417260:	bl	40a790 <log_internal_realm@plt>
  417264:	mov	w19, w0
  417268:	b	417c70 <config_parse@plt+0xcac0>
  41726c:	ldr	w0, [x29, #236]
  417270:	cmp	w0, #0x0
  417274:	cneg	w0, w0, lt  // lt = tstop
  417278:	and	w0, w0, #0xff
  41727c:	neg	w19, w0
  417280:	b	417c70 <config_parse@plt+0xcac0>
  417284:	mov	w2, #0x0                   	// #0
  417288:	mov	x1, #0x0                   	// #0
  41728c:	ldr	x0, [x29, #408]
  417290:	bl	40aa30 <path_is_mount_point@plt>
  417294:	cmp	w0, #0x0
  417298:	b.le	417344 <config_parse@plt+0xc194>
  41729c:	ldrb	w0, [x29, #58]
  4172a0:	cmp	w0, #0x0
  4172a4:	b.eq	4172b0 <config_parse@plt+0xc100>  // b.none
  4172a8:	mov	w19, #0x0                   	// #0
  4172ac:	b	417c70 <config_parse@plt+0xcac0>
  4172b0:	mov	w0, #0x3                   	// #3
  4172b4:	str	w0, [x29, #220]
  4172b8:	mov	w0, #0x11                  	// #17
  4172bc:	movk	w0, #0x4000, lsl #16
  4172c0:	str	w0, [x29, #224]
  4172c4:	str	wzr, [x29, #228]
  4172c8:	ldr	w0, [x29, #228]
  4172cc:	bl	40b180 <log_get_max_level_realm@plt>
  4172d0:	mov	w1, w0
  4172d4:	ldr	w0, [x29, #220]
  4172d8:	and	w0, w0, #0x7
  4172dc:	cmp	w1, w0
  4172e0:	b.lt	41732c <config_parse@plt+0xc17c>  // b.tstop
  4172e4:	ldr	w0, [x29, #228]
  4172e8:	lsl	w1, w0, #10
  4172ec:	ldr	w0, [x29, #220]
  4172f0:	orr	w7, w1, w0
  4172f4:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  4172f8:	add	x1, x0, #0xbab
  4172fc:	ldr	x6, [x29, #408]
  417300:	adrp	x0, 44e000 <config_parse@plt+0x42e50>
  417304:	add	x5, x0, #0x200
  417308:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  41730c:	add	x4, x0, #0x3d0
  417310:	mov	w3, #0x8ee                 	// #2286
  417314:	mov	x2, x1
  417318:	ldr	w1, [x29, #224]
  41731c:	mov	w0, w7
  417320:	bl	40a790 <log_internal_realm@plt>
  417324:	mov	w19, w0
  417328:	b	417c70 <config_parse@plt+0xcac0>
  41732c:	ldr	w0, [x29, #224]
  417330:	cmp	w0, #0x0
  417334:	cneg	w0, w0, lt  // lt = tstop
  417338:	and	w0, w0, #0xff
  41733c:	neg	w19, w0
  417340:	b	417c70 <config_parse@plt+0xcac0>
  417344:	add	x0, x29, #0x118
  417348:	mov	x1, x0
  41734c:	ldr	x0, [x29, #368]
  417350:	bl	409d20 <readlink_and_make_absolute@plt>
  417354:	str	w0, [x29, #60]
  417358:	ldr	w0, [x29, #60]
  41735c:	cmp	w0, #0x0
  417360:	b.lt	417504 <config_parse@plt+0xc354>  // b.tstop
  417364:	strb	wzr, [x29, #57]
  417368:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  41736c:	add	x0, x0, #0x8
  417370:	ldr	w0, [x0]
  417374:	cmp	w0, #0x1
  417378:	b.eq	417384 <config_parse@plt+0xc1d4>  // b.none
  41737c:	cmp	w0, #0x3
  417380:	b.ne	41738c <config_parse@plt+0xc1dc>  // b.any
  417384:	mov	w0, #0x1                   	// #1
  417388:	strb	w0, [x29, #57]
  41738c:	nop
  417390:	ldrb	w0, [x29, #57]
  417394:	cmp	w0, #0x0
  417398:	b.eq	417460 <config_parse@plt+0xc2b0>  // b.none
  41739c:	ldr	x0, [x29, #280]
  4173a0:	ldr	x1, [x29, #408]
  4173a4:	bl	409aa0 <path_equal@plt>
  4173a8:	and	w0, w0, #0xff
  4173ac:	cmp	w0, #0x0
  4173b0:	b.eq	417460 <config_parse@plt+0xc2b0>  // b.none
  4173b4:	mov	w4, #0x0                   	// #0
  4173b8:	mov	w3, #0x0                   	// #0
  4173bc:	mov	w2, #0x1ed                 	// #493
  4173c0:	ldr	x1, [x29, #368]
  4173c4:	ldr	x0, [x29, #40]
  4173c8:	bl	41248c <config_parse@plt+0x72dc>
  4173cc:	str	w0, [x29, #60]
  4173d0:	ldr	w0, [x29, #60]
  4173d4:	cmp	w0, #0x0
  4173d8:	b.ge	417458 <config_parse@plt+0xc2a8>  // b.tcont
  4173dc:	mov	w0, #0x4                   	// #4
  4173e0:	str	w0, [x29, #100]
  4173e4:	ldr	w0, [x29, #60]
  4173e8:	str	w0, [x29, #104]
  4173ec:	str	wzr, [x29, #108]
  4173f0:	ldr	w0, [x29, #108]
  4173f4:	bl	40b180 <log_get_max_level_realm@plt>
  4173f8:	mov	w1, w0
  4173fc:	ldr	w0, [x29, #100]
  417400:	and	w0, w0, #0x7
  417404:	cmp	w1, w0
  417408:	b.lt	417450 <config_parse@plt+0xc2a0>  // b.tstop
  41740c:	ldr	w0, [x29, #108]
  417410:	lsl	w1, w0, #10
  417414:	ldr	w0, [x29, #100]
  417418:	orr	w7, w1, w0
  41741c:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  417420:	add	x1, x0, #0xbab
  417424:	ldr	x6, [x29, #408]
  417428:	adrp	x0, 44e000 <config_parse@plt+0x42e50>
  41742c:	add	x5, x0, #0x238
  417430:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  417434:	add	x4, x0, #0x3d0
  417438:	mov	w3, #0x8f9                 	// #2297
  41743c:	mov	x2, x1
  417440:	ldr	w1, [x29, #104]
  417444:	mov	w0, w7
  417448:	bl	40a790 <log_internal_realm@plt>
  41744c:	b	417458 <config_parse@plt+0xc2a8>
  417450:	ldr	w0, [x29, #104]
  417454:	cmp	w0, #0x0
  417458:	mov	w19, #0x0                   	// #0
  41745c:	b	417c70 <config_parse@plt+0xcac0>
  417460:	ldr	x0, [x29, #368]
  417464:	bl	409620 <unlink@plt>
  417468:	cmp	w0, #0x0
  41746c:	b.ge	4176f4 <config_parse@plt+0xc544>  // b.tcont
  417470:	mov	w0, #0x3                   	// #3
  417474:	str	w0, [x29, #112]
  417478:	bl	40a220 <__errno_location@plt>
  41747c:	ldr	w0, [x0]
  417480:	str	w0, [x29, #116]
  417484:	str	wzr, [x29, #120]
  417488:	ldr	w0, [x29, #120]
  41748c:	bl	40b180 <log_get_max_level_realm@plt>
  417490:	mov	w1, w0
  417494:	ldr	w0, [x29, #112]
  417498:	and	w0, w0, #0x7
  41749c:	cmp	w1, w0
  4174a0:	b.lt	4174ec <config_parse@plt+0xc33c>  // b.tstop
  4174a4:	ldr	w0, [x29, #120]
  4174a8:	lsl	w1, w0, #10
  4174ac:	ldr	w0, [x29, #112]
  4174b0:	orr	w7, w1, w0
  4174b4:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  4174b8:	add	x1, x0, #0xbab
  4174bc:	ldr	x6, [x29, #368]
  4174c0:	adrp	x0, 44e000 <config_parse@plt+0x42e50>
  4174c4:	add	x5, x0, #0x260
  4174c8:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  4174cc:	add	x4, x0, #0x3d0
  4174d0:	mov	w3, #0x8fe                 	// #2302
  4174d4:	mov	x2, x1
  4174d8:	ldr	w1, [x29, #116]
  4174dc:	mov	w0, w7
  4174e0:	bl	40a790 <log_internal_realm@plt>
  4174e4:	mov	w19, w0
  4174e8:	b	417c70 <config_parse@plt+0xcac0>
  4174ec:	ldr	w0, [x29, #116]
  4174f0:	cmp	w0, #0x0
  4174f4:	cneg	w0, w0, lt  // lt = tstop
  4174f8:	and	w0, w0, #0xff
  4174fc:	neg	w19, w0
  417500:	b	417c70 <config_parse@plt+0xcac0>
  417504:	ldr	w0, [x29, #60]
  417508:	cmn	w0, #0x16
  41750c:	b.ne	417658 <config_parse@plt+0xc4a8>  // b.any
  417510:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  417514:	add	x0, x0, #0x8
  417518:	ldr	w0, [x0]
  41751c:	cmp	w0, #0x3
  417520:	b.ne	4176f4 <config_parse@plt+0xc544>  // b.any
  417524:	ldr	x0, [x29, #368]
  417528:	bl	40a0f0 <rmdir@plt>
  41752c:	cmp	w0, #0x0
  417530:	b.ge	4176f4 <config_parse@plt+0xc544>  // b.tcont
  417534:	bl	40a220 <__errno_location@plt>
  417538:	ldr	w0, [x0]
  41753c:	cmp	w0, #0x14
  417540:	b.ne	4175c4 <config_parse@plt+0xc414>  // b.any
  417544:	mov	w0, #0x3                   	// #3
  417548:	str	w0, [x29, #88]
  41754c:	str	wzr, [x29, #92]
  417550:	str	wzr, [x29, #96]
  417554:	ldr	w0, [x29, #96]
  417558:	bl	40b180 <log_get_max_level_realm@plt>
  41755c:	mov	w1, w0
  417560:	ldr	w0, [x29, #88]
  417564:	and	w0, w0, #0x7
  417568:	cmp	w1, w0
  41756c:	b.lt	4175b4 <config_parse@plt+0xc404>  // b.tstop
  417570:	ldr	w0, [x29, #96]
  417574:	lsl	w1, w0, #10
  417578:	ldr	w0, [x29, #88]
  41757c:	orr	w7, w1, w0
  417580:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  417584:	add	x1, x0, #0xbab
  417588:	ldr	x6, [x29, #368]
  41758c:	adrp	x0, 44e000 <config_parse@plt+0x42e50>
  417590:	add	x5, x0, #0x280
  417594:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  417598:	add	x4, x0, #0x3d0
  41759c:	mov	w3, #0x905                 	// #2309
  4175a0:	mov	x2, x1
  4175a4:	ldr	w1, [x29, #92]
  4175a8:	mov	w0, w7
  4175ac:	bl	40a790 <log_internal_realm@plt>
  4175b0:	b	4175bc <config_parse@plt+0xc40c>
  4175b4:	ldr	w0, [x29, #92]
  4175b8:	cmp	w0, #0x0
  4175bc:	ldr	w19, [x29, #60]
  4175c0:	b	417c70 <config_parse@plt+0xcac0>
  4175c4:	mov	w0, #0x3                   	// #3
  4175c8:	str	w0, [x29, #76]
  4175cc:	bl	40a220 <__errno_location@plt>
  4175d0:	ldr	w0, [x0]
  4175d4:	str	w0, [x29, #80]
  4175d8:	str	wzr, [x29, #84]
  4175dc:	ldr	w0, [x29, #84]
  4175e0:	bl	40b180 <log_get_max_level_realm@plt>
  4175e4:	mov	w1, w0
  4175e8:	ldr	w0, [x29, #76]
  4175ec:	and	w0, w0, #0x7
  4175f0:	cmp	w1, w0
  4175f4:	b.lt	417640 <config_parse@plt+0xc490>  // b.tstop
  4175f8:	ldr	w0, [x29, #84]
  4175fc:	lsl	w1, w0, #10
  417600:	ldr	w0, [x29, #76]
  417604:	orr	w7, w1, w0
  417608:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  41760c:	add	x1, x0, #0xbab
  417610:	ldr	x6, [x29, #368]
  417614:	adrp	x0, 44e000 <config_parse@plt+0x42e50>
  417618:	add	x5, x0, #0x2c0
  41761c:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  417620:	add	x4, x0, #0x3d0
  417624:	mov	w3, #0x908                 	// #2312
  417628:	mov	x2, x1
  41762c:	ldr	w1, [x29, #80]
  417630:	mov	w0, w7
  417634:	bl	40a790 <log_internal_realm@plt>
  417638:	mov	w19, w0
  41763c:	b	417c70 <config_parse@plt+0xcac0>
  417640:	ldr	w0, [x29, #80]
  417644:	cmp	w0, #0x0
  417648:	cneg	w0, w0, lt  // lt = tstop
  41764c:	and	w0, w0, #0xff
  417650:	neg	w19, w0
  417654:	b	417c70 <config_parse@plt+0xcac0>
  417658:	ldr	w0, [x29, #60]
  41765c:	cmn	w0, #0x2
  417660:	b.eq	4176f4 <config_parse@plt+0xc544>  // b.none
  417664:	mov	w0, #0x3                   	// #3
  417668:	str	w0, [x29, #64]
  41766c:	ldr	w0, [x29, #60]
  417670:	str	w0, [x29, #68]
  417674:	str	wzr, [x29, #72]
  417678:	ldr	w0, [x29, #72]
  41767c:	bl	40b180 <log_get_max_level_realm@plt>
  417680:	mov	w1, w0
  417684:	ldr	w0, [x29, #64]
  417688:	and	w0, w0, #0x7
  41768c:	cmp	w1, w0
  417690:	b.lt	4176dc <config_parse@plt+0xc52c>  // b.tstop
  417694:	ldr	w0, [x29, #72]
  417698:	lsl	w1, w0, #10
  41769c:	ldr	w0, [x29, #64]
  4176a0:	orr	w7, w1, w0
  4176a4:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  4176a8:	add	x1, x0, #0xbab
  4176ac:	ldr	x6, [x29, #368]
  4176b0:	adrp	x0, 44e000 <config_parse@plt+0x42e50>
  4176b4:	add	x5, x0, #0x2d8
  4176b8:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  4176bc:	add	x4, x0, #0x3d0
  4176c0:	mov	w3, #0x90b                 	// #2315
  4176c4:	mov	x2, x1
  4176c8:	ldr	w1, [x29, #68]
  4176cc:	mov	w0, w7
  4176d0:	bl	40a790 <log_internal_realm@plt>
  4176d4:	mov	w19, w0
  4176d8:	b	417c70 <config_parse@plt+0xcac0>
  4176dc:	ldr	w0, [x29, #68]
  4176e0:	cmp	w0, #0x0
  4176e4:	cneg	w0, w0, lt  // lt = tstop
  4176e8:	and	w0, w0, #0xff
  4176ec:	neg	w19, w0
  4176f0:	b	417c70 <config_parse@plt+0xcac0>
  4176f4:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  4176f8:	add	x0, x0, #0x8
  4176fc:	ldr	w0, [x0]
  417700:	cmp	w0, #0x3
  417704:	b.ne	4178f8 <config_parse@plt+0xc748>  // b.any
  417708:	ldr	x1, [x29, #368]
  41770c:	ldr	x0, [x29, #408]
  417710:	bl	409c20 <symlink@plt>
  417714:	cmp	w0, #0x0
  417718:	b.ge	41784c <config_parse@plt+0xc69c>  // b.tcont
  41771c:	ldrb	w0, [x29, #58]
  417720:	cmp	w0, #0x0
  417724:	b.eq	4177b4 <config_parse@plt+0xc604>  // b.none
  417728:	mov	w0, #0x7                   	// #7
  41772c:	str	w0, [x29, #208]
  417730:	bl	40a220 <__errno_location@plt>
  417734:	ldr	w0, [x0]
  417738:	str	w0, [x29, #212]
  41773c:	str	wzr, [x29, #216]
  417740:	ldr	w0, [x29, #216]
  417744:	bl	40b180 <log_get_max_level_realm@plt>
  417748:	mov	w1, w0
  41774c:	ldr	w0, [x29, #208]
  417750:	and	w0, w0, #0x7
  417754:	cmp	w1, w0
  417758:	b.lt	4177a4 <config_parse@plt+0xc5f4>  // b.tstop
  41775c:	ldr	w0, [x29, #216]
  417760:	lsl	w1, w0, #10
  417764:	ldr	w0, [x29, #208]
  417768:	orr	w8, w1, w0
  41776c:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  417770:	add	x1, x0, #0xbab
  417774:	ldr	x7, [x29, #368]
  417778:	ldr	x6, [x29, #408]
  41777c:	adrp	x0, 44e000 <config_parse@plt+0x42e50>
  417780:	add	x5, x0, #0x2f0
  417784:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  417788:	add	x4, x0, #0x3d0
  41778c:	mov	w3, #0x911                 	// #2321
  417790:	mov	x2, x1
  417794:	ldr	w1, [x29, #212]
  417798:	mov	w0, w8
  41779c:	bl	40a790 <log_internal_realm@plt>
  4177a0:	b	4177ac <config_parse@plt+0xc5fc>
  4177a4:	ldr	w0, [x29, #212]
  4177a8:	cmp	w0, #0x0
  4177ac:	mov	w19, #0x0                   	// #0
  4177b0:	b	417c70 <config_parse@plt+0xcac0>
  4177b4:	mov	w0, #0x3                   	// #3
  4177b8:	str	w0, [x29, #196]
  4177bc:	bl	40a220 <__errno_location@plt>
  4177c0:	ldr	w0, [x0]
  4177c4:	str	w0, [x29, #200]
  4177c8:	str	wzr, [x29, #204]
  4177cc:	ldr	w0, [x29, #204]
  4177d0:	bl	40b180 <log_get_max_level_realm@plt>
  4177d4:	mov	w1, w0
  4177d8:	ldr	w0, [x29, #196]
  4177dc:	and	w0, w0, #0x7
  4177e0:	cmp	w1, w0
  4177e4:	b.lt	417834 <config_parse@plt+0xc684>  // b.tstop
  4177e8:	ldr	w0, [x29, #204]
  4177ec:	lsl	w1, w0, #10
  4177f0:	ldr	w0, [x29, #196]
  4177f4:	orr	w8, w1, w0
  4177f8:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  4177fc:	add	x1, x0, #0xbab
  417800:	ldr	x7, [x29, #368]
  417804:	ldr	x6, [x29, #408]
  417808:	adrp	x0, 44e000 <config_parse@plt+0x42e50>
  41780c:	add	x5, x0, #0x328
  417810:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  417814:	add	x4, x0, #0x3d0
  417818:	mov	w3, #0x914                 	// #2324
  41781c:	mov	x2, x1
  417820:	ldr	w1, [x29, #200]
  417824:	mov	w0, w8
  417828:	bl	40a790 <log_internal_realm@plt>
  41782c:	mov	w19, w0
  417830:	b	417c70 <config_parse@plt+0xcac0>
  417834:	ldr	w0, [x29, #200]
  417838:	cmp	w0, #0x0
  41783c:	cneg	w0, w0, lt  // lt = tstop
  417840:	and	w0, w0, #0xff
  417844:	neg	w19, w0
  417848:	b	417c70 <config_parse@plt+0xcac0>
  41784c:	mov	w4, #0x0                   	// #0
  417850:	mov	w3, #0x0                   	// #0
  417854:	mov	w2, #0x1ed                 	// #493
  417858:	ldr	x1, [x29, #368]
  41785c:	ldr	x0, [x29, #40]
  417860:	bl	41248c <config_parse@plt+0x72dc>
  417864:	str	w0, [x29, #60]
  417868:	ldr	w0, [x29, #60]
  41786c:	cmp	w0, #0x0
  417870:	b.ge	4178f0 <config_parse@plt+0xc740>  // b.tcont
  417874:	mov	w0, #0x4                   	// #4
  417878:	str	w0, [x29, #184]
  41787c:	ldr	w0, [x29, #60]
  417880:	str	w0, [x29, #188]
  417884:	str	wzr, [x29, #192]
  417888:	ldr	w0, [x29, #192]
  41788c:	bl	40b180 <log_get_max_level_realm@plt>
  417890:	mov	w1, w0
  417894:	ldr	w0, [x29, #184]
  417898:	and	w0, w0, #0x7
  41789c:	cmp	w1, w0
  4178a0:	b.lt	4178e8 <config_parse@plt+0xc738>  // b.tstop
  4178a4:	ldr	w0, [x29, #192]
  4178a8:	lsl	w1, w0, #10
  4178ac:	ldr	w0, [x29, #184]
  4178b0:	orr	w7, w1, w0
  4178b4:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  4178b8:	add	x1, x0, #0xbab
  4178bc:	ldr	x6, [x29, #408]
  4178c0:	adrp	x0, 44e000 <config_parse@plt+0x42e50>
  4178c4:	add	x5, x0, #0x238
  4178c8:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  4178cc:	add	x4, x0, #0x3d0
  4178d0:	mov	w3, #0x919                 	// #2329
  4178d4:	mov	x2, x1
  4178d8:	ldr	w1, [x29, #188]
  4178dc:	mov	w0, w7
  4178e0:	bl	40a790 <log_internal_realm@plt>
  4178e4:	b	4178f0 <config_parse@plt+0xc740>
  4178e8:	ldr	w0, [x29, #188]
  4178ec:	cmp	w0, #0x0
  4178f0:	mov	w19, #0x0                   	// #0
  4178f4:	b	417c70 <config_parse@plt+0xcac0>
  4178f8:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  4178fc:	add	x0, x0, #0x8
  417900:	ldr	w0, [x0]
  417904:	cmp	w0, #0x2
  417908:	b.ne	417a54 <config_parse@plt+0xc8a4>  // b.any
  41790c:	mov	w1, #0x1ed                 	// #493
  417910:	ldr	x0, [x29, #368]
  417914:	bl	409580 <mkdir_errno_wrapper@plt>
  417918:	str	w0, [x29, #60]
  41791c:	ldr	w0, [x29, #60]
  417920:	cmp	w0, #0x0
  417924:	b.ge	417a70 <config_parse@plt+0xc8c0>  // b.tcont
  417928:	ldr	w0, [x29, #60]
  41792c:	cmn	w0, #0x11
  417930:	b.eq	417a70 <config_parse@plt+0xc8c0>  // b.none
  417934:	ldrb	w0, [x29, #58]
  417938:	cmp	w0, #0x0
  41793c:	b.eq	4179c4 <config_parse@plt+0xc814>  // b.none
  417940:	mov	w0, #0x7                   	// #7
  417944:	str	w0, [x29, #136]
  417948:	ldr	w0, [x29, #60]
  41794c:	str	w0, [x29, #140]
  417950:	str	wzr, [x29, #144]
  417954:	ldr	w0, [x29, #144]
  417958:	bl	40b180 <log_get_max_level_realm@plt>
  41795c:	mov	w1, w0
  417960:	ldr	w0, [x29, #136]
  417964:	and	w0, w0, #0x7
  417968:	cmp	w1, w0
  41796c:	b.lt	4179b4 <config_parse@plt+0xc804>  // b.tstop
  417970:	ldr	w0, [x29, #144]
  417974:	lsl	w1, w0, #10
  417978:	ldr	w0, [x29, #136]
  41797c:	orr	w7, w1, w0
  417980:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  417984:	add	x1, x0, #0xbab
  417988:	ldr	x6, [x29, #368]
  41798c:	adrp	x0, 44e000 <config_parse@plt+0x42e50>
  417990:	add	x5, x0, #0x348
  417994:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  417998:	add	x4, x0, #0x3d0
  41799c:	mov	w3, #0x924                 	// #2340
  4179a0:	mov	x2, x1
  4179a4:	ldr	w1, [x29, #140]
  4179a8:	mov	w0, w7
  4179ac:	bl	40a790 <log_internal_realm@plt>
  4179b0:	b	4179bc <config_parse@plt+0xc80c>
  4179b4:	ldr	w0, [x29, #140]
  4179b8:	cmp	w0, #0x0
  4179bc:	mov	w19, #0x0                   	// #0
  4179c0:	b	417c70 <config_parse@plt+0xcac0>
  4179c4:	mov	w0, #0x3                   	// #3
  4179c8:	str	w0, [x29, #124]
  4179cc:	ldr	w0, [x29, #60]
  4179d0:	str	w0, [x29, #128]
  4179d4:	str	wzr, [x29, #132]
  4179d8:	ldr	w0, [x29, #132]
  4179dc:	bl	40b180 <log_get_max_level_realm@plt>
  4179e0:	mov	w1, w0
  4179e4:	ldr	w0, [x29, #124]
  4179e8:	and	w0, w0, #0x7
  4179ec:	cmp	w1, w0
  4179f0:	b.lt	417a3c <config_parse@plt+0xc88c>  // b.tstop
  4179f4:	ldr	w0, [x29, #132]
  4179f8:	lsl	w1, w0, #10
  4179fc:	ldr	w0, [x29, #124]
  417a00:	orr	w7, w1, w0
  417a04:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  417a08:	add	x1, x0, #0xbab
  417a0c:	ldr	x6, [x29, #368]
  417a10:	adrp	x0, 44e000 <config_parse@plt+0x42e50>
  417a14:	add	x5, x0, #0x378
  417a18:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  417a1c:	add	x4, x0, #0x3d0
  417a20:	mov	w3, #0x927                 	// #2343
  417a24:	mov	x2, x1
  417a28:	ldr	w1, [x29, #128]
  417a2c:	mov	w0, w7
  417a30:	bl	40a790 <log_internal_realm@plt>
  417a34:	mov	w19, w0
  417a38:	b	417c70 <config_parse@plt+0xcac0>
  417a3c:	ldr	w0, [x29, #128]
  417a40:	cmp	w0, #0x0
  417a44:	cneg	w0, w0, lt  // lt = tstop
  417a48:	and	w0, w0, #0xff
  417a4c:	neg	w19, w0
  417a50:	b	417c70 <config_parse@plt+0xcac0>
  417a54:	mov	w1, #0x0                   	// #0
  417a58:	ldr	x0, [x29, #368]
  417a5c:	bl	409fe0 <access@plt>
  417a60:	cmp	w0, #0x0
  417a64:	b.ge	417a70 <config_parse@plt+0xc8c0>  // b.tcont
  417a68:	mov	w19, #0x0                   	// #0
  417a6c:	b	417c70 <config_parse@plt+0xcac0>
  417a70:	ldr	x0, [x29, #408]
  417a74:	bl	40c0ec <config_parse@plt+0xf3c>
  417a78:	cmp	w0, #0x0
  417a7c:	b.ne	417af8 <config_parse@plt+0xc948>  // b.any
  417a80:	mov	w0, #0x4                   	// #4
  417a84:	str	w0, [x29, #148]
  417a88:	str	wzr, [x29, #152]
  417a8c:	str	wzr, [x29, #156]
  417a90:	ldr	w0, [x29, #156]
  417a94:	bl	40b180 <log_get_max_level_realm@plt>
  417a98:	mov	w1, w0
  417a9c:	ldr	w0, [x29, #148]
  417aa0:	and	w0, w0, #0x7
  417aa4:	cmp	w1, w0
  417aa8:	b.lt	417af0 <config_parse@plt+0xc940>  // b.tstop
  417aac:	ldr	w0, [x29, #156]
  417ab0:	lsl	w1, w0, #10
  417ab4:	ldr	w0, [x29, #148]
  417ab8:	orr	w7, w1, w0
  417abc:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  417ac0:	add	x1, x0, #0xbab
  417ac4:	ldr	x6, [x29, #408]
  417ac8:	adrp	x0, 44e000 <config_parse@plt+0x42e50>
  417acc:	add	x5, x0, #0x390
  417ad0:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  417ad4:	add	x4, x0, #0x3d0
  417ad8:	mov	w3, #0x92e                 	// #2350
  417adc:	mov	x2, x1
  417ae0:	ldr	w1, [x29, #152]
  417ae4:	mov	w0, w7
  417ae8:	bl	40a790 <log_internal_realm@plt>
  417aec:	b	417af8 <config_parse@plt+0xc948>
  417af0:	ldr	w0, [x29, #152]
  417af4:	cmp	w0, #0x0
  417af8:	mov	w4, #0x0                   	// #0
  417afc:	mov	w3, #0x0                   	// #0
  417b00:	mov	w2, #0x1ed                 	// #493
  417b04:	ldr	x1, [x29, #368]
  417b08:	ldr	x0, [x29, #40]
  417b0c:	bl	41248c <config_parse@plt+0x72dc>
  417b10:	str	w0, [x29, #60]
  417b14:	ldr	w0, [x29, #60]
  417b18:	cmp	w0, #0x0
  417b1c:	b.ge	417bb0 <config_parse@plt+0xca00>  // b.tcont
  417b20:	mov	w0, #0x3                   	// #3
  417b24:	str	w0, [x29, #172]
  417b28:	ldr	w0, [x29, #60]
  417b2c:	str	w0, [x29, #176]
  417b30:	str	wzr, [x29, #180]
  417b34:	ldr	w0, [x29, #180]
  417b38:	bl	40b180 <log_get_max_level_realm@plt>
  417b3c:	mov	w1, w0
  417b40:	ldr	w0, [x29, #172]
  417b44:	and	w0, w0, #0x7
  417b48:	cmp	w1, w0
  417b4c:	b.lt	417b98 <config_parse@plt+0xc9e8>  // b.tstop
  417b50:	ldr	w0, [x29, #180]
  417b54:	lsl	w1, w0, #10
  417b58:	ldr	w0, [x29, #172]
  417b5c:	orr	w7, w1, w0
  417b60:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  417b64:	add	x1, x0, #0xbab
  417b68:	ldr	x6, [x29, #408]
  417b6c:	adrp	x0, 44e000 <config_parse@plt+0x42e50>
  417b70:	add	x5, x0, #0x378
  417b74:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  417b78:	add	x4, x0, #0x3d0
  417b7c:	mov	w3, #0x932                 	// #2354
  417b80:	mov	x2, x1
  417b84:	ldr	w1, [x29, #176]
  417b88:	mov	w0, w7
  417b8c:	bl	40a790 <log_internal_realm@plt>
  417b90:	mov	w19, w0
  417b94:	b	417c70 <config_parse@plt+0xcac0>
  417b98:	ldr	w0, [x29, #176]
  417b9c:	cmp	w0, #0x0
  417ba0:	cneg	w0, w0, lt  // lt = tstop
  417ba4:	and	w0, w0, #0xff
  417ba8:	neg	w19, w0
  417bac:	b	417c70 <config_parse@plt+0xcac0>
  417bb0:	mov	x5, #0x0                   	// #0
  417bb4:	mov	x4, #0x1000                	// #4096
  417bb8:	mov	x3, #0x0                   	// #0
  417bbc:	ldr	x2, [x29, #408]
  417bc0:	ldr	x1, [x29, #368]
  417bc4:	mov	w0, #0x7                   	// #7
  417bc8:	bl	4096c0 <mount_verbose@plt>
  417bcc:	str	w0, [x29, #60]
  417bd0:	ldr	w0, [x29, #60]
  417bd4:	cmp	w0, #0x0
  417bd8:	b.ge	417c6c <config_parse@plt+0xcabc>  // b.tcont
  417bdc:	mov	w0, #0x3                   	// #3
  417be0:	str	w0, [x29, #160]
  417be4:	bl	40a220 <__errno_location@plt>
  417be8:	ldr	w0, [x0]
  417bec:	str	w0, [x29, #164]
  417bf0:	str	wzr, [x29, #168]
  417bf4:	ldr	w0, [x29, #168]
  417bf8:	bl	40b180 <log_get_max_level_realm@plt>
  417bfc:	mov	w1, w0
  417c00:	ldr	w0, [x29, #160]
  417c04:	and	w0, w0, #0x7
  417c08:	cmp	w1, w0
  417c0c:	b.lt	417c54 <config_parse@plt+0xcaa4>  // b.tstop
  417c10:	ldr	w0, [x29, #168]
  417c14:	lsl	w1, w0, #10
  417c18:	ldr	w0, [x29, #160]
  417c1c:	orr	w6, w1, w0
  417c20:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  417c24:	add	x1, x0, #0xbab
  417c28:	adrp	x0, 44e000 <config_parse@plt+0x42e50>
  417c2c:	add	x5, x0, #0x3b8
  417c30:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  417c34:	add	x4, x0, #0x3d0
  417c38:	mov	w3, #0x936                 	// #2358
  417c3c:	mov	x2, x1
  417c40:	ldr	w1, [x29, #164]
  417c44:	mov	w0, w6
  417c48:	bl	40a790 <log_internal_realm@plt>
  417c4c:	mov	w19, w0
  417c50:	b	417c70 <config_parse@plt+0xcac0>
  417c54:	ldr	w0, [x29, #164]
  417c58:	cmp	w0, #0x0
  417c5c:	cneg	w0, w0, lt  // lt = tstop
  417c60:	and	w0, w0, #0xff
  417c64:	neg	w19, w0
  417c68:	b	417c70 <config_parse@plt+0xcac0>
  417c6c:	mov	w19, #0x0                   	// #0
  417c70:	add	x0, x29, #0x118
  417c74:	bl	40b510 <config_parse@plt+0x360>
  417c78:	mov	w1, w19
  417c7c:	adrp	x0, 46f000 <config_parse@plt+0x63e50>
  417c80:	add	x0, x0, #0xe38
  417c84:	ldr	x2, [x29, #504]
  417c88:	ldr	x0, [x0]
  417c8c:	eor	x0, x2, x0
  417c90:	cmp	x0, #0x0
  417c94:	b.eq	417c9c <config_parse@plt+0xcaec>  // b.none
  417c98:	bl	40a440 <__stack_chk_fail@plt>
  417c9c:	mov	w0, w1
  417ca0:	mov	sp, x29
  417ca4:	ldp	x19, x20, [sp, #16]
  417ca8:	ldp	x29, x30, [sp]
  417cac:	add	sp, sp, #0x200
  417cb0:	ret
  417cb4:	stp	x29, x30, [sp, #-144]!
  417cb8:	mov	x29, sp
  417cbc:	stp	x19, x20, [sp, #16]
  417cc0:	stp	x21, x22, [sp, #32]
  417cc4:	str	w0, [sp, #60]
  417cc8:	adrp	x0, 46f000 <config_parse@plt+0x63e50>
  417ccc:	add	x0, x0, #0xe38
  417cd0:	ldr	x1, [x0]
  417cd4:	str	x1, [sp, #136]
  417cd8:	mov	x1, #0x0                   	// #0
  417cdc:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  417ce0:	add	x0, x0, #0x18
  417ce4:	bl	40b940 <config_parse@plt+0x790>
  417ce8:	and	w0, w0, #0xff
  417cec:	cmp	w0, #0x0
  417cf0:	b.eq	417e80 <config_parse@plt+0xccd0>  // b.none
  417cf4:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  417cf8:	add	x1, x0, #0x18
  417cfc:	add	x0, sp, #0x60
  417d00:	ldp	x2, x3, [x1]
  417d04:	stp	x2, x3, [x0]
  417d08:	ldp	x2, x3, [x1, #16]
  417d0c:	stp	x2, x3, [x0, #16]
  417d10:	ldr	x1, [x1, #32]
  417d14:	str	x1, [x0, #32]
  417d18:	ldr	x0, [sp, #104]
  417d1c:	cmn	x0, #0x1
  417d20:	b.ne	417d48 <config_parse@plt+0xcb98>  // b.any
  417d24:	ldr	w0, [sp, #60]
  417d28:	cmp	w0, #0x0
  417d2c:	b.ne	417d40 <config_parse@plt+0xcb90>  // b.any
  417d30:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  417d34:	add	x0, x0, #0x10
  417d38:	ldr	x0, [x0]
  417d3c:	b	417d44 <config_parse@plt+0xcb94>
  417d40:	mov	x0, #0x0                   	// #0
  417d44:	str	x0, [sp, #104]
  417d48:	ldr	x0, [sp, #96]
  417d4c:	cmn	x0, #0x1
  417d50:	b.ne	417d70 <config_parse@plt+0xcbc0>  // b.any
  417d54:	ldr	w0, [sp, #60]
  417d58:	cmp	w0, #0x0
  417d5c:	b.ne	417d68 <config_parse@plt+0xcbb8>  // b.any
  417d60:	ldr	x0, [sp, #104]
  417d64:	b	417d6c <config_parse@plt+0xcbbc>
  417d68:	mov	x0, #0x0                   	// #0
  417d6c:	str	x0, [sp, #96]
  417d70:	ldr	x0, [sp, #112]
  417d74:	cmn	x0, #0x1
  417d78:	b.ne	417d98 <config_parse@plt+0xcbe8>  // b.any
  417d7c:	ldr	w0, [sp, #60]
  417d80:	cmp	w0, #0x0
  417d84:	b.ne	417d90 <config_parse@plt+0xcbe0>  // b.any
  417d88:	ldr	x0, [sp, #104]
  417d8c:	b	417d94 <config_parse@plt+0xcbe4>
  417d90:	mov	x0, #0x0                   	// #0
  417d94:	str	x0, [sp, #112]
  417d98:	ldr	x0, [sp, #120]
  417d9c:	cmn	x0, #0x1
  417da0:	b.ne	417dc0 <config_parse@plt+0xcc10>  // b.any
  417da4:	ldr	w0, [sp, #60]
  417da8:	cmp	w0, #0x0
  417dac:	b.ne	417db8 <config_parse@plt+0xcc08>  // b.any
  417db0:	ldr	x0, [sp, #104]
  417db4:	b	417dbc <config_parse@plt+0xcc0c>
  417db8:	mov	x0, #0x0                   	// #0
  417dbc:	str	x0, [sp, #120]
  417dc0:	ldr	x0, [sp, #128]
  417dc4:	cmn	x0, #0x1
  417dc8:	b.ne	417de0 <config_parse@plt+0xcc30>  // b.any
  417dcc:	bl	409b60 <ambient_capabilities_supported@plt>
  417dd0:	and	w0, w0, #0xff
  417dd4:	cmp	w0, #0x0
  417dd8:	b.eq	417de0 <config_parse@plt+0xcc30>  // b.none
  417ddc:	str	xzr, [sp, #128]
  417de0:	add	x0, sp, #0x60
  417de4:	bl	40a830 <capability_quintet_mangle@plt>
  417de8:	and	w0, w0, #0xff
  417dec:	cmp	w0, #0x0
  417df0:	b.eq	417fc0 <config_parse@plt+0xce10>  // b.none
  417df4:	mov	w0, #0x3                   	// #3
  417df8:	str	w0, [sp, #84]
  417dfc:	mov	w0, #0x1                   	// #1
  417e00:	movk	w0, #0x4000, lsl #16
  417e04:	str	w0, [sp, #88]
  417e08:	str	wzr, [sp, #92]
  417e0c:	ldr	w0, [sp, #92]
  417e10:	bl	40b180 <log_get_max_level_realm@plt>
  417e14:	mov	w1, w0
  417e18:	ldr	w0, [sp, #84]
  417e1c:	and	w0, w0, #0x7
  417e20:	cmp	w1, w0
  417e24:	b.lt	417e68 <config_parse@plt+0xccb8>  // b.tstop
  417e28:	ldr	w0, [sp, #92]
  417e2c:	lsl	w1, w0, #10
  417e30:	ldr	w0, [sp, #84]
  417e34:	orr	w6, w1, w0
  417e38:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  417e3c:	add	x1, x0, #0xbab
  417e40:	adrp	x0, 44e000 <config_parse@plt+0x42e50>
  417e44:	add	x5, x0, #0x3f0
  417e48:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  417e4c:	add	x4, x0, #0x3f0
  417e50:	mov	w3, #0x955                 	// #2389
  417e54:	mov	x2, x1
  417e58:	ldr	w1, [sp, #88]
  417e5c:	mov	w0, w6
  417e60:	bl	40a790 <log_internal_realm@plt>
  417e64:	b	417fc8 <config_parse@plt+0xce18>
  417e68:	ldr	w0, [sp, #88]
  417e6c:	cmp	w0, #0x0
  417e70:	cneg	w0, w0, lt  // lt = tstop
  417e74:	and	w0, w0, #0xff
  417e78:	neg	w0, w0
  417e7c:	b	417fc8 <config_parse@plt+0xce18>
  417e80:	ldr	w0, [sp, #60]
  417e84:	cmp	w0, #0x0
  417e88:	b.ne	417e9c <config_parse@plt+0xccec>  // b.any
  417e8c:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  417e90:	add	x0, x0, #0x10
  417e94:	ldr	x21, [x0]
  417e98:	b	417ea0 <config_parse@plt+0xccf0>
  417e9c:	mov	x21, #0x0                   	// #0
  417ea0:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  417ea4:	add	x0, x0, #0x10
  417ea8:	ldr	x22, [x0]
  417eac:	ldr	w0, [sp, #60]
  417eb0:	cmp	w0, #0x0
  417eb4:	b.ne	417ec8 <config_parse@plt+0xcd18>  // b.any
  417eb8:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  417ebc:	add	x0, x0, #0x10
  417ec0:	ldr	x20, [x0]
  417ec4:	b	417ecc <config_parse@plt+0xcd1c>
  417ec8:	mov	x20, #0x0                   	// #0
  417ecc:	ldr	w0, [sp, #60]
  417ed0:	cmp	w0, #0x0
  417ed4:	b.ne	417ee8 <config_parse@plt+0xcd38>  // b.any
  417ed8:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  417edc:	add	x0, x0, #0x10
  417ee0:	ldr	x19, [x0]
  417ee4:	b	417eec <config_parse@plt+0xcd3c>
  417ee8:	mov	x19, #0x0                   	// #0
  417eec:	bl	409b60 <ambient_capabilities_supported@plt>
  417ef0:	and	w0, w0, #0xff
  417ef4:	cmp	w0, #0x0
  417ef8:	b.eq	417f04 <config_parse@plt+0xcd54>  // b.none
  417efc:	mov	x0, #0x0                   	// #0
  417f00:	b	417f08 <config_parse@plt+0xcd58>
  417f04:	mov	x0, #0xffffffffffffffff    	// #-1
  417f08:	str	x21, [sp, #96]
  417f0c:	str	x22, [sp, #104]
  417f10:	str	x20, [sp, #112]
  417f14:	str	x19, [sp, #120]
  417f18:	str	x0, [sp, #128]
  417f1c:	add	x0, sp, #0x60
  417f20:	bl	40a830 <capability_quintet_mangle@plt>
  417f24:	and	w0, w0, #0xff
  417f28:	cmp	w0, #0x0
  417f2c:	b.eq	417fc0 <config_parse@plt+0xce10>  // b.none
  417f30:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  417f34:	add	x0, x0, #0x2d8
  417f38:	ldrb	w0, [x0]
  417f3c:	cmp	w0, #0x0
  417f40:	b.eq	417f4c <config_parse@plt+0xcd9c>  // b.none
  417f44:	mov	w0, #0x7                   	// #7
  417f48:	b	417f50 <config_parse@plt+0xcda0>
  417f4c:	mov	w0, #0x4                   	// #4
  417f50:	str	w0, [sp, #72]
  417f54:	str	wzr, [sp, #76]
  417f58:	str	wzr, [sp, #80]
  417f5c:	ldr	w0, [sp, #80]
  417f60:	bl	40b180 <log_get_max_level_realm@plt>
  417f64:	mov	w1, w0
  417f68:	ldr	w0, [sp, #72]
  417f6c:	and	w0, w0, #0x7
  417f70:	cmp	w1, w0
  417f74:	b.lt	417fb8 <config_parse@plt+0xce08>  // b.tstop
  417f78:	ldr	w0, [sp, #80]
  417f7c:	lsl	w1, w0, #10
  417f80:	ldr	w0, [sp, #72]
  417f84:	orr	w6, w1, w0
  417f88:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  417f8c:	add	x1, x0, #0xbab
  417f90:	adrp	x0, 44e000 <config_parse@plt+0x42e50>
  417f94:	add	x5, x0, #0x438
  417f98:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  417f9c:	add	x4, x0, #0x3f0
  417fa0:	mov	w3, #0x963                 	// #2403
  417fa4:	mov	x2, x1
  417fa8:	ldr	w1, [sp, #76]
  417fac:	mov	w0, w6
  417fb0:	bl	40a790 <log_internal_realm@plt>
  417fb4:	b	417fc0 <config_parse@plt+0xce10>
  417fb8:	ldr	w0, [sp, #76]
  417fbc:	cmp	w0, #0x0
  417fc0:	add	x0, sp, #0x60
  417fc4:	bl	409920 <capability_quintet_enforce@plt>
  417fc8:	mov	w1, w0
  417fcc:	adrp	x0, 46f000 <config_parse@plt+0x63e50>
  417fd0:	add	x0, x0, #0xe38
  417fd4:	ldr	x2, [sp, #136]
  417fd8:	ldr	x0, [x0]
  417fdc:	eor	x0, x2, x0
  417fe0:	cmp	x0, #0x0
  417fe4:	b.eq	417fec <config_parse@plt+0xce3c>  // b.none
  417fe8:	bl	40a440 <__stack_chk_fail@plt>
  417fec:	mov	w0, w1
  417ff0:	ldp	x19, x20, [sp, #16]
  417ff4:	ldp	x21, x22, [sp, #32]
  417ff8:	ldp	x29, x30, [sp], #144
  417ffc:	ret
  418000:	stp	x29, x30, [sp, #-80]!
  418004:	mov	x29, sp
  418008:	str	x19, [sp, #16]
  41800c:	adrp	x0, 46f000 <config_parse@plt+0x63e50>
  418010:	add	x0, x0, #0xe38
  418014:	ldr	x1, [x0]
  418018:	str	x1, [sp, #72]
  41801c:	mov	x1, #0x0                   	// #0
  418020:	str	xzr, [sp, #64]
  418024:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  418028:	add	x0, x0, #0x70
  41802c:	ldr	x0, [x0]
  418030:	and	x0, x0, #0x20000000
  418034:	cmp	x0, #0x0
  418038:	b.ne	418044 <config_parse@plt+0xce94>  // b.any
  41803c:	mov	w19, #0x0                   	// #0
  418040:	b	4181d8 <config_parse@plt+0xd028>
  418044:	add	x0, sp, #0x40
  418048:	mov	x1, x0
  41804c:	adrp	x0, 44e000 <config_parse@plt+0x42e50>
  418050:	add	x0, x0, #0x490
  418054:	bl	40a3b0 <read_one_line_file@plt>
  418058:	str	w0, [sp, #36]
  41805c:	ldr	w0, [sp, #36]
  418060:	cmn	w0, #0x2
  418064:	b.ne	418070 <config_parse@plt+0xcec0>  // b.any
  418068:	mov	w19, #0x0                   	// #0
  41806c:	b	4181d8 <config_parse@plt+0xd028>
  418070:	ldr	w0, [sp, #36]
  418074:	cmp	w0, #0x0
  418078:	b.ge	418108 <config_parse@plt+0xcf58>  // b.tcont
  41807c:	mov	w0, #0x3                   	// #3
  418080:	str	w0, [sp, #52]
  418084:	ldr	w0, [sp, #36]
  418088:	str	w0, [sp, #56]
  41808c:	str	wzr, [sp, #60]
  418090:	ldr	w0, [sp, #60]
  418094:	bl	40b180 <log_get_max_level_realm@plt>
  418098:	mov	w1, w0
  41809c:	ldr	w0, [sp, #52]
  4180a0:	and	w0, w0, #0x7
  4180a4:	cmp	w1, w0
  4180a8:	b.lt	4180f0 <config_parse@plt+0xcf40>  // b.tstop
  4180ac:	ldr	w0, [sp, #60]
  4180b0:	lsl	w1, w0, #10
  4180b4:	ldr	w0, [sp, #52]
  4180b8:	orr	w6, w1, w0
  4180bc:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  4180c0:	add	x1, x0, #0xbab
  4180c4:	adrp	x0, 44e000 <config_parse@plt+0x42e50>
  4180c8:	add	x5, x0, #0x4a8
  4180cc:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  4180d0:	add	x4, x0, #0x408
  4180d4:	mov	w3, #0x976                 	// #2422
  4180d8:	mov	x2, x1
  4180dc:	ldr	w1, [sp, #56]
  4180e0:	mov	w0, w6
  4180e4:	bl	40a790 <log_internal_realm@plt>
  4180e8:	mov	w19, w0
  4180ec:	b	4181d8 <config_parse@plt+0xd028>
  4180f0:	ldr	w0, [sp, #56]
  4180f4:	cmp	w0, #0x0
  4180f8:	cneg	w0, w0, lt  // lt = tstop
  4180fc:	and	w0, w0, #0xff
  418100:	neg	w19, w0
  418104:	b	4181d8 <config_parse@plt+0xd028>
  418108:	ldr	x2, [sp, #64]
  41810c:	adrp	x0, 44e000 <config_parse@plt+0x42e50>
  418110:	add	x1, x0, #0x4d0
  418114:	mov	x0, x2
  418118:	bl	40aa20 <strcmp@plt>
  41811c:	cmp	w0, #0x0
  418120:	b.ne	41812c <config_parse@plt+0xcf7c>  // b.any
  418124:	mov	w19, #0x0                   	// #0
  418128:	b	4181d8 <config_parse@plt+0xd028>
  41812c:	mov	w2, #0x20                  	// #32
  418130:	adrp	x0, 44e000 <config_parse@plt+0x42e50>
  418134:	add	x1, x0, #0x4d0
  418138:	adrp	x0, 44e000 <config_parse@plt+0x42e50>
  41813c:	add	x0, x0, #0x490
  418140:	bl	40bbe8 <config_parse@plt+0xa38>
  418144:	str	w0, [sp, #36]
  418148:	ldr	w0, [sp, #36]
  41814c:	cmp	w0, #0x0
  418150:	b.ge	4181d4 <config_parse@plt+0xd024>  // b.tcont
  418154:	mov	w0, #0x3                   	// #3
  418158:	str	w0, [sp, #40]
  41815c:	ldr	w0, [sp, #36]
  418160:	str	w0, [sp, #44]
  418164:	str	wzr, [sp, #48]
  418168:	ldr	w0, [sp, #48]
  41816c:	bl	40b180 <log_get_max_level_realm@plt>
  418170:	mov	w1, w0
  418174:	ldr	w0, [sp, #40]
  418178:	and	w0, w0, #0x7
  41817c:	cmp	w1, w0
  418180:	b.lt	4181c4 <config_parse@plt+0xd014>  // b.tstop
  418184:	ldr	w0, [sp, #48]
  418188:	lsl	w1, w0, #10
  41818c:	ldr	w0, [sp, #40]
  418190:	orr	w6, w1, w0
  418194:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  418198:	add	x1, x0, #0xbab
  41819c:	adrp	x0, 44e000 <config_parse@plt+0x42e50>
  4181a0:	add	x5, x0, #0x4e0
  4181a4:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  4181a8:	add	x4, x0, #0x408
  4181ac:	mov	w3, #0x97e                 	// #2430
  4181b0:	mov	x2, x1
  4181b4:	ldr	w1, [sp, #44]
  4181b8:	mov	w0, w6
  4181bc:	bl	40a790 <log_internal_realm@plt>
  4181c0:	b	4181cc <config_parse@plt+0xd01c>
  4181c4:	ldr	w0, [sp, #44]
  4181c8:	cmp	w0, #0x0
  4181cc:	mov	w0, #0x5                   	// #5
  4181d0:	bl	409de0 <sleep@plt>
  4181d4:	mov	w19, #0x0                   	// #0
  4181d8:	add	x0, sp, #0x40
  4181dc:	bl	40b510 <config_parse@plt+0x360>
  4181e0:	mov	w1, w19
  4181e4:	adrp	x0, 46f000 <config_parse@plt+0x63e50>
  4181e8:	add	x0, x0, #0xe38
  4181ec:	ldr	x2, [sp, #72]
  4181f0:	ldr	x0, [x0]
  4181f4:	eor	x0, x2, x0
  4181f8:	cmp	x0, #0x0
  4181fc:	b.eq	418204 <config_parse@plt+0xd054>  // b.none
  418200:	bl	40a440 <__stack_chk_fail@plt>
  418204:	mov	w0, w1
  418208:	ldr	x19, [sp, #16]
  41820c:	ldp	x29, x30, [sp], #80
  418210:	ret
  418214:	stp	x29, x30, [sp, #-224]!
  418218:	mov	x29, sp
  41821c:	str	x19, [sp, #16]
  418220:	str	x0, [x29, #40]
  418224:	adrp	x0, 46f000 <config_parse@plt+0x63e50>
  418228:	add	x0, x0, #0xe38
  41822c:	ldr	x1, [x0]
  418230:	str	x1, [x29, #216]
  418234:	mov	x1, #0x0                   	// #0
  418238:	mov	w1, #0x1ed                 	// #493
  41823c:	adrp	x0, 44e000 <config_parse@plt+0x42e50>
  418240:	add	x0, x0, #0x648
  418244:	bl	40af00 <mkdir_p@plt>
  418248:	mov	w1, #0x180                 	// #384
  41824c:	adrp	x0, 44e000 <config_parse@plt+0x42e50>
  418250:	add	x0, x0, #0x660
  418254:	bl	40af00 <mkdir_p@plt>
  418258:	adrp	x0, 44e000 <config_parse@plt+0x42e50>
  41825c:	add	x0, x0, #0x680
  418260:	str	x0, [x29, #200]
  418264:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  418268:	add	x0, x0, #0x288
  41826c:	ldr	x0, [x0]
  418270:	str	x0, [x29, #208]
  418274:	str	xzr, [x29, #96]
  418278:	str	xzr, [x29, #104]
  41827c:	b	4182b0 <config_parse@plt+0xd100>
  418280:	ldr	x0, [x29, #104]
  418284:	lsl	x0, x0, #3
  418288:	add	x1, x29, #0xc8
  41828c:	ldr	x0, [x1, x0]
  418290:	bl	40b010 <strlen@plt>
  418294:	mov	x1, x0
  418298:	ldr	x0, [x29, #96]
  41829c:	add	x0, x0, x1
  4182a0:	str	x0, [x29, #96]
  4182a4:	ldr	x0, [x29, #104]
  4182a8:	add	x0, x0, #0x1
  4182ac:	str	x0, [x29, #104]
  4182b0:	ldr	x0, [x29, #104]
  4182b4:	cmp	x0, #0x1
  4182b8:	b.hi	4182d4 <config_parse@plt+0xd124>  // b.pmore
  4182bc:	ldr	x0, [x29, #104]
  4182c0:	lsl	x0, x0, #3
  4182c4:	add	x1, x29, #0xc8
  4182c8:	ldr	x0, [x1, x0]
  4182cc:	cmp	x0, #0x0
  4182d0:	b.ne	418280 <config_parse@plt+0xd0d0>  // b.any
  4182d4:	ldr	x0, [x29, #96]
  4182d8:	add	x0, x0, #0x1
  4182dc:	str	x0, [x29, #136]
  4182e0:	ldr	x1, [x29, #136]
  4182e4:	mov	x0, #0x1                   	// #1
  4182e8:	bl	40b534 <config_parse@plt+0x384>
  4182ec:	and	w0, w0, #0xff
  4182f0:	and	x0, x0, #0xff
  4182f4:	cmp	x0, #0x0
  4182f8:	b.eq	418324 <config_parse@plt+0xd174>  // b.none
  4182fc:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  418300:	add	x1, x0, #0xbab
  418304:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  418308:	add	x4, x0, #0x420
  41830c:	mov	w3, #0x991                 	// #2449
  418310:	mov	x2, x1
  418314:	adrp	x0, 44d000 <config_parse@plt+0x41e50>
  418318:	add	x1, x0, #0x4c8
  41831c:	mov	w0, #0x0                   	// #0
  418320:	bl	409d50 <log_assert_failed_realm@plt>
  418324:	ldr	x0, [x29, #136]
  418328:	cmp	x0, #0x400, lsl #12
  41832c:	cset	w0, hi  // hi = pmore
  418330:	and	w0, w0, #0xff
  418334:	and	x0, x0, #0xff
  418338:	cmp	x0, #0x0
  41833c:	b.eq	418368 <config_parse@plt+0xd1b8>  // b.none
  418340:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  418344:	add	x1, x0, #0xbab
  418348:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  41834c:	add	x4, x0, #0x420
  418350:	mov	w3, #0x991                 	// #2449
  418354:	mov	x2, x1
  418358:	adrp	x0, 44d000 <config_parse@plt+0x41e50>
  41835c:	add	x1, x0, #0x4f8
  418360:	mov	w0, #0x0                   	// #0
  418364:	bl	409d50 <log_assert_failed_realm@plt>
  418368:	ldr	x0, [x29, #136]
  41836c:	add	x0, x0, #0xf
  418370:	lsr	x0, x0, #4
  418374:	lsl	x0, x0, #4
  418378:	sub	sp, sp, x0
  41837c:	mov	x0, sp
  418380:	add	x0, x0, #0xf
  418384:	lsr	x0, x0, #4
  418388:	lsl	x0, x0, #4
  41838c:	str	x0, [x29, #144]
  418390:	ldr	x0, [x29, #144]
  418394:	str	x0, [x29, #88]
  418398:	str	xzr, [x29, #104]
  41839c:	b	4183cc <config_parse@plt+0xd21c>
  4183a0:	ldr	x0, [x29, #104]
  4183a4:	lsl	x0, x0, #3
  4183a8:	add	x1, x29, #0xc8
  4183ac:	ldr	x0, [x1, x0]
  4183b0:	mov	x1, x0
  4183b4:	ldr	x0, [x29, #88]
  4183b8:	bl	409770 <stpcpy@plt>
  4183bc:	str	x0, [x29, #88]
  4183c0:	ldr	x0, [x29, #104]
  4183c4:	add	x0, x0, #0x1
  4183c8:	str	x0, [x29, #104]
  4183cc:	ldr	x0, [x29, #104]
  4183d0:	cmp	x0, #0x1
  4183d4:	b.hi	4183f0 <config_parse@plt+0xd240>  // b.pmore
  4183d8:	ldr	x0, [x29, #104]
  4183dc:	lsl	x0, x0, #3
  4183e0:	add	x1, x29, #0xc8
  4183e4:	ldr	x0, [x1, x0]
  4183e8:	cmp	x0, #0x0
  4183ec:	b.ne	4183a0 <config_parse@plt+0xd1f0>  // b.any
  4183f0:	ldr	x0, [x29, #88]
  4183f4:	strb	wzr, [x0]
  4183f8:	ldr	x0, [x29, #144]
  4183fc:	str	x0, [x29, #152]
  418400:	mov	w1, #0x180                 	// #384
  418404:	ldr	x0, [x29, #152]
  418408:	bl	40af00 <mkdir_p@plt>
  41840c:	mov	w4, #0x0                   	// #0
  418410:	mov	w3, #0x0                   	// #0
  418414:	mov	w2, #0x1ed                 	// #493
  418418:	adrp	x0, 44e000 <config_parse@plt+0x42e50>
  41841c:	add	x1, x0, #0x6a0
  418420:	ldr	x0, [x29, #40]
  418424:	bl	41248c <config_parse@plt+0x72dc>
  418428:	str	w0, [x29, #48]
  41842c:	ldr	w0, [x29, #48]
  418430:	cmp	w0, #0x0
  418434:	b.ge	4184c0 <config_parse@plt+0xd310>  // b.tcont
  418438:	mov	w0, #0x3                   	// #3
  41843c:	str	w0, [x29, #76]
  418440:	ldr	w0, [x29, #48]
  418444:	str	w0, [x29, #80]
  418448:	str	wzr, [x29, #84]
  41844c:	ldr	w0, [x29, #84]
  418450:	bl	40b180 <log_get_max_level_realm@plt>
  418454:	mov	w1, w0
  418458:	ldr	w0, [x29, #76]
  41845c:	and	w0, w0, #0x7
  418460:	cmp	w1, w0
  418464:	b.lt	4184a8 <config_parse@plt+0xd2f8>  // b.tstop
  418468:	ldr	w0, [x29, #84]
  41846c:	lsl	w1, w0, #10
  418470:	ldr	w0, [x29, #76]
  418474:	orr	w6, w1, w0
  418478:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  41847c:	add	x1, x0, #0xbab
  418480:	adrp	x0, 44e000 <config_parse@plt+0x42e50>
  418484:	add	x5, x0, #0x6b0
  418488:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  41848c:	add	x4, x0, #0x430
  418490:	mov	w3, #0x996                 	// #2454
  418494:	mov	x2, x1
  418498:	ldr	w1, [x29, #80]
  41849c:	mov	w0, w6
  4184a0:	bl	40a790 <log_internal_realm@plt>
  4184a4:	b	418870 <config_parse@plt+0xd6c0>
  4184a8:	ldr	w0, [x29, #80]
  4184ac:	cmp	w0, #0x0
  4184b0:	cneg	w0, w0, lt  // lt = tstop
  4184b4:	and	w0, w0, #0xff
  4184b8:	neg	w0, w0
  4184bc:	b	418870 <config_parse@plt+0xd6c0>
  4184c0:	mov	w4, #0x0                   	// #0
  4184c4:	mov	w3, #0x0                   	// #0
  4184c8:	mov	w2, #0x1ed                 	// #493
  4184cc:	adrp	x0, 44e000 <config_parse@plt+0x42e50>
  4184d0:	add	x1, x0, #0x6d8
  4184d4:	ldr	x0, [x29, #40]
  4184d8:	bl	41248c <config_parse@plt+0x72dc>
  4184dc:	str	w0, [x29, #48]
  4184e0:	ldr	w0, [x29, #48]
  4184e4:	cmp	w0, #0x0
  4184e8:	b.ge	418574 <config_parse@plt+0xd3c4>  // b.tcont
  4184ec:	mov	w0, #0x3                   	// #3
  4184f0:	str	w0, [x29, #64]
  4184f4:	ldr	w0, [x29, #48]
  4184f8:	str	w0, [x29, #68]
  4184fc:	str	wzr, [x29, #72]
  418500:	ldr	w0, [x29, #72]
  418504:	bl	40b180 <log_get_max_level_realm@plt>
  418508:	mov	w1, w0
  41850c:	ldr	w0, [x29, #64]
  418510:	and	w0, w0, #0x7
  418514:	cmp	w1, w0
  418518:	b.lt	41855c <config_parse@plt+0xd3ac>  // b.tstop
  41851c:	ldr	w0, [x29, #72]
  418520:	lsl	w1, w0, #10
  418524:	ldr	w0, [x29, #64]
  418528:	orr	w6, w1, w0
  41852c:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  418530:	add	x1, x0, #0xbab
  418534:	adrp	x0, 44e000 <config_parse@plt+0x42e50>
  418538:	add	x5, x0, #0x6f0
  41853c:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  418540:	add	x4, x0, #0x430
  418544:	mov	w3, #0x99a                 	// #2458
  418548:	mov	x2, x1
  41854c:	ldr	w1, [x29, #68]
  418550:	mov	w0, w6
  418554:	bl	40a790 <log_internal_realm@plt>
  418558:	b	418870 <config_parse@plt+0xd6c0>
  41855c:	ldr	w0, [x29, #68]
  418560:	cmp	w0, #0x0
  418564:	cneg	w0, w0, lt  // lt = tstop
  418568:	and	w0, w0, #0xff
  41856c:	neg	w0, w0
  418570:	b	418870 <config_parse@plt+0xd6c0>
  418574:	mov	w4, #0x0                   	// #0
  418578:	mov	w3, #0x0                   	// #0
  41857c:	mov	w2, #0x180                 	// #384
  418580:	adrp	x0, 44e000 <config_parse@plt+0x42e50>
  418584:	add	x1, x0, #0x720
  418588:	ldr	x0, [x29, #40]
  41858c:	bl	41248c <config_parse@plt+0x72dc>
  418590:	str	w0, [x29, #48]
  418594:	ldr	w0, [x29, #48]
  418598:	cmp	w0, #0x0
  41859c:	b.ge	418628 <config_parse@plt+0xd478>  // b.tcont
  4185a0:	mov	w0, #0x3                   	// #3
  4185a4:	str	w0, [x29, #52]
  4185a8:	ldr	w0, [x29, #48]
  4185ac:	str	w0, [x29, #56]
  4185b0:	str	wzr, [x29, #60]
  4185b4:	ldr	w0, [x29, #60]
  4185b8:	bl	40b180 <log_get_max_level_realm@plt>
  4185bc:	mov	w1, w0
  4185c0:	ldr	w0, [x29, #52]
  4185c4:	and	w0, w0, #0x7
  4185c8:	cmp	w1, w0
  4185cc:	b.lt	418610 <config_parse@plt+0xd460>  // b.tstop
  4185d0:	ldr	w0, [x29, #60]
  4185d4:	lsl	w1, w0, #10
  4185d8:	ldr	w0, [x29, #52]
  4185dc:	orr	w6, w1, w0
  4185e0:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  4185e4:	add	x1, x0, #0xbab
  4185e8:	adrp	x0, 44e000 <config_parse@plt+0x42e50>
  4185ec:	add	x5, x0, #0x740
  4185f0:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  4185f4:	add	x4, x0, #0x430
  4185f8:	mov	w3, #0x99e                 	// #2462
  4185fc:	mov	x2, x1
  418600:	ldr	w1, [x29, #56]
  418604:	mov	w0, w6
  418608:	bl	40a790 <log_internal_realm@plt>
  41860c:	b	418870 <config_parse@plt+0xd6c0>
  418610:	ldr	w0, [x29, #56]
  418614:	cmp	w0, #0x0
  418618:	cneg	w0, w0, lt  // lt = tstop
  41861c:	and	w0, w0, #0xff
  418620:	neg	w0, w0
  418624:	b	418870 <config_parse@plt+0xd6c0>
  418628:	adrp	x0, 44e000 <config_parse@plt+0x42e50>
  41862c:	add	x0, x0, #0x720
  418630:	str	x0, [x29, #112]
  418634:	ldr	x0, [x29, #40]
  418638:	str	x0, [x29, #160]
  41863c:	b	41864c <config_parse@plt+0xd49c>
  418640:	ldr	x0, [x29, #112]
  418644:	add	x0, x0, #0x1
  418648:	str	x0, [x29, #112]
  41864c:	ldr	x0, [x29, #112]
  418650:	ldrb	w0, [x0]
  418654:	cmp	w0, #0x2f
  418658:	b.ne	418670 <config_parse@plt+0xd4c0>  // b.any
  41865c:	ldr	x0, [x29, #112]
  418660:	add	x0, x0, #0x1
  418664:	ldrb	w0, [x0]
  418668:	cmp	w0, #0x2f
  41866c:	b.eq	418640 <config_parse@plt+0xd490>  // b.none
  418670:	ldr	x0, [x29, #160]
  418674:	bl	40b7e8 <config_parse@plt+0x638>
  418678:	and	w0, w0, #0xff
  41867c:	cmp	w0, #0x0
  418680:	b.eq	418690 <config_parse@plt+0xd4e0>  // b.none
  418684:	ldr	x0, [x29, #112]
  418688:	str	x0, [x29, #120]
  41868c:	b	4187e4 <config_parse@plt+0xd634>
  418690:	ldr	x0, [x29, #160]
  418694:	bl	40b010 <strlen@plt>
  418698:	mov	x19, x0
  41869c:	ldr	x0, [x29, #112]
  4186a0:	bl	40b010 <strlen@plt>
  4186a4:	add	x0, x19, x0
  4186a8:	add	x0, x0, #0x2
  4186ac:	str	x0, [x29, #168]
  4186b0:	ldr	x0, [x29, #168]
  4186b4:	str	x0, [x29, #176]
  4186b8:	ldr	x1, [x29, #176]
  4186bc:	mov	x0, #0x1                   	// #1
  4186c0:	bl	40b534 <config_parse@plt+0x384>
  4186c4:	and	w0, w0, #0xff
  4186c8:	and	x0, x0, #0xff
  4186cc:	cmp	x0, #0x0
  4186d0:	b.eq	4186fc <config_parse@plt+0xd54c>  // b.none
  4186d4:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  4186d8:	add	x1, x0, #0xbab
  4186dc:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  4186e0:	add	x4, x0, #0x420
  4186e4:	mov	w3, #0x9a0                 	// #2464
  4186e8:	mov	x2, x1
  4186ec:	adrp	x0, 44d000 <config_parse@plt+0x41e50>
  4186f0:	add	x1, x0, #0x4c8
  4186f4:	mov	w0, #0x0                   	// #0
  4186f8:	bl	409d50 <log_assert_failed_realm@plt>
  4186fc:	ldr	x0, [x29, #176]
  418700:	cmp	x0, #0x400, lsl #12
  418704:	cset	w0, hi  // hi = pmore
  418708:	and	w0, w0, #0xff
  41870c:	and	x0, x0, #0xff
  418710:	cmp	x0, #0x0
  418714:	b.eq	418740 <config_parse@plt+0xd590>  // b.none
  418718:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  41871c:	add	x1, x0, #0xbab
  418720:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  418724:	add	x4, x0, #0x420
  418728:	mov	w3, #0x9a0                 	// #2464
  41872c:	mov	x2, x1
  418730:	adrp	x0, 44d000 <config_parse@plt+0x41e50>
  418734:	add	x1, x0, #0x4f8
  418738:	mov	w0, #0x0                   	// #0
  41873c:	bl	409d50 <log_assert_failed_realm@plt>
  418740:	ldr	x0, [x29, #176]
  418744:	add	x0, x0, #0xf
  418748:	lsr	x0, x0, #4
  41874c:	lsl	x0, x0, #4
  418750:	sub	sp, sp, x0
  418754:	mov	x0, sp
  418758:	add	x0, x0, #0xf
  41875c:	lsr	x0, x0, #4
  418760:	lsl	x0, x0, #4
  418764:	str	x0, [x29, #184]
  418768:	ldr	x1, [x29, #160]
  41876c:	ldr	x0, [x29, #184]
  418770:	bl	409770 <stpcpy@plt>
  418774:	str	x0, [x29, #128]
  418778:	b	418788 <config_parse@plt+0xd5d8>
  41877c:	ldr	x0, [x29, #128]
  418780:	sub	x0, x0, #0x1
  418784:	str	x0, [x29, #128]
  418788:	ldr	x1, [x29, #128]
  41878c:	ldr	x0, [x29, #184]
  418790:	cmp	x1, x0
  418794:	b.ls	4187ac <config_parse@plt+0xd5fc>  // b.plast
  418798:	ldr	x0, [x29, #128]
  41879c:	sub	x0, x0, #0x1
  4187a0:	ldrb	w0, [x0]
  4187a4:	cmp	w0, #0x2f
  4187a8:	b.eq	41877c <config_parse@plt+0xd5cc>  // b.none
  4187ac:	ldr	x0, [x29, #112]
  4187b0:	ldrb	w0, [x0]
  4187b4:	cmp	w0, #0x2f
  4187b8:	b.eq	4187d0 <config_parse@plt+0xd620>  // b.none
  4187bc:	ldr	x0, [x29, #128]
  4187c0:	add	x1, x0, #0x1
  4187c4:	str	x1, [x29, #128]
  4187c8:	mov	w1, #0x2f                  	// #47
  4187cc:	strb	w1, [x0]
  4187d0:	ldr	x1, [x29, #112]
  4187d4:	ldr	x0, [x29, #128]
  4187d8:	bl	40af60 <strcpy@plt>
  4187dc:	ldr	x0, [x29, #184]
  4187e0:	str	x0, [x29, #120]
  4187e4:	ldr	x0, [x29, #120]
  4187e8:	str	x0, [x29, #192]
  4187ec:	mov	x5, #0x0                   	// #0
  4187f0:	mov	x4, #0x1000                	// #4096
  4187f4:	mov	x3, #0x0                   	// #0
  4187f8:	ldr	x2, [x29, #192]
  4187fc:	ldr	x1, [x29, #152]
  418800:	mov	w0, #0x3                   	// #3
  418804:	bl	4096c0 <mount_verbose@plt>
  418808:	str	w0, [x29, #48]
  41880c:	ldr	w0, [x29, #48]
  418810:	cmp	w0, #0x0
  418814:	b.ge	418820 <config_parse@plt+0xd670>  // b.tcont
  418818:	ldr	w0, [x29, #48]
  41881c:	b	418870 <config_parse@plt+0xd6c0>
  418820:	mov	x5, #0x0                   	// #0
  418824:	mov	x4, #0x1021                	// #4129
  418828:	mov	x3, #0x0                   	// #0
  41882c:	ldr	x2, [x29, #192]
  418830:	mov	x1, #0x0                   	// #0
  418834:	mov	w0, #0x3                   	// #3
  418838:	bl	4096c0 <mount_verbose@plt>
  41883c:	str	w0, [x29, #48]
  418840:	ldr	w0, [x29, #48]
  418844:	cmp	w0, #0x0
  418848:	b.ge	418854 <config_parse@plt+0xd6a4>  // b.tcont
  41884c:	ldr	w0, [x29, #48]
  418850:	b	418870 <config_parse@plt+0xd6c0>
  418854:	mov	x5, #0x0                   	// #0
  418858:	mov	x4, #0x80000               	// #524288
  41885c:	mov	x3, #0x0                   	// #0
  418860:	ldr	x2, [x29, #192]
  418864:	mov	x1, #0x0                   	// #0
  418868:	mov	w0, #0x3                   	// #3
  41886c:	bl	4096c0 <mount_verbose@plt>
  418870:	mov	w1, w0
  418874:	adrp	x0, 46f000 <config_parse@plt+0x63e50>
  418878:	add	x0, x0, #0xe38
  41887c:	ldr	x2, [x29, #216]
  418880:	ldr	x0, [x0]
  418884:	eor	x0, x2, x0
  418888:	cmp	x0, #0x0
  41888c:	b.eq	418894 <config_parse@plt+0xd6e4>  // b.none
  418890:	bl	40a440 <__stack_chk_fail@plt>
  418894:	mov	w0, w1
  418898:	mov	sp, x29
  41889c:	ldr	x19, [sp, #16]
  4188a0:	ldp	x29, x30, [sp], #224
  4188a4:	ret
  4188a8:	stp	x29, x30, [sp, #-192]!
  4188ac:	mov	x29, sp
  4188b0:	str	x19, [sp, #16]
  4188b4:	str	x0, [x29, #40]
  4188b8:	adrp	x0, 46f000 <config_parse@plt+0x63e50>
  4188bc:	add	x0, x0, #0xe38
  4188c0:	ldr	x1, [x0]
  4188c4:	str	x1, [x29, #184]
  4188c8:	mov	x1, #0x0                   	// #0
  4188cc:	adrp	x0, 44e000 <config_parse@plt+0x42e50>
  4188d0:	add	x0, x0, #0x778
  4188d4:	str	x0, [x29, #104]
  4188d8:	ldr	x0, [x29, #40]
  4188dc:	str	x0, [x29, #128]
  4188e0:	b	4188f0 <config_parse@plt+0xd740>
  4188e4:	ldr	x0, [x29, #104]
  4188e8:	add	x0, x0, #0x1
  4188ec:	str	x0, [x29, #104]
  4188f0:	ldr	x0, [x29, #104]
  4188f4:	ldrb	w0, [x0]
  4188f8:	cmp	w0, #0x2f
  4188fc:	b.ne	418914 <config_parse@plt+0xd764>  // b.any
  418900:	ldr	x0, [x29, #104]
  418904:	add	x0, x0, #0x1
  418908:	ldrb	w0, [x0]
  41890c:	cmp	w0, #0x2f
  418910:	b.eq	4188e4 <config_parse@plt+0xd734>  // b.none
  418914:	ldr	x0, [x29, #128]
  418918:	bl	40b7e8 <config_parse@plt+0x638>
  41891c:	and	w0, w0, #0xff
  418920:	cmp	w0, #0x0
  418924:	b.eq	418934 <config_parse@plt+0xd784>  // b.none
  418928:	ldr	x0, [x29, #104]
  41892c:	str	x0, [x29, #112]
  418930:	b	418a88 <config_parse@plt+0xd8d8>
  418934:	ldr	x0, [x29, #128]
  418938:	bl	40b010 <strlen@plt>
  41893c:	mov	x19, x0
  418940:	ldr	x0, [x29, #104]
  418944:	bl	40b010 <strlen@plt>
  418948:	add	x0, x19, x0
  41894c:	add	x0, x0, #0x2
  418950:	str	x0, [x29, #136]
  418954:	ldr	x0, [x29, #136]
  418958:	str	x0, [x29, #144]
  41895c:	ldr	x1, [x29, #144]
  418960:	mov	x0, #0x1                   	// #1
  418964:	bl	40b534 <config_parse@plt+0x384>
  418968:	and	w0, w0, #0xff
  41896c:	and	x0, x0, #0xff
  418970:	cmp	x0, #0x0
  418974:	b.eq	4189a0 <config_parse@plt+0xd7f0>  // b.none
  418978:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  41897c:	add	x1, x0, #0xbab
  418980:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  418984:	add	x4, x0, #0x440
  418988:	mov	w3, #0x9ba                 	// #2490
  41898c:	mov	x2, x1
  418990:	adrp	x0, 44d000 <config_parse@plt+0x41e50>
  418994:	add	x1, x0, #0x4c8
  418998:	mov	w0, #0x0                   	// #0
  41899c:	bl	409d50 <log_assert_failed_realm@plt>
  4189a0:	ldr	x0, [x29, #144]
  4189a4:	cmp	x0, #0x400, lsl #12
  4189a8:	cset	w0, hi  // hi = pmore
  4189ac:	and	w0, w0, #0xff
  4189b0:	and	x0, x0, #0xff
  4189b4:	cmp	x0, #0x0
  4189b8:	b.eq	4189e4 <config_parse@plt+0xd834>  // b.none
  4189bc:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  4189c0:	add	x1, x0, #0xbab
  4189c4:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  4189c8:	add	x4, x0, #0x440
  4189cc:	mov	w3, #0x9ba                 	// #2490
  4189d0:	mov	x2, x1
  4189d4:	adrp	x0, 44d000 <config_parse@plt+0x41e50>
  4189d8:	add	x1, x0, #0x4f8
  4189dc:	mov	w0, #0x0                   	// #0
  4189e0:	bl	409d50 <log_assert_failed_realm@plt>
  4189e4:	ldr	x0, [x29, #144]
  4189e8:	add	x0, x0, #0xf
  4189ec:	lsr	x0, x0, #4
  4189f0:	lsl	x0, x0, #4
  4189f4:	sub	sp, sp, x0
  4189f8:	mov	x0, sp
  4189fc:	add	x0, x0, #0xf
  418a00:	lsr	x0, x0, #4
  418a04:	lsl	x0, x0, #4
  418a08:	str	x0, [x29, #152]
  418a0c:	ldr	x1, [x29, #128]
  418a10:	ldr	x0, [x29, #152]
  418a14:	bl	409770 <stpcpy@plt>
  418a18:	str	x0, [x29, #120]
  418a1c:	b	418a2c <config_parse@plt+0xd87c>
  418a20:	ldr	x0, [x29, #120]
  418a24:	sub	x0, x0, #0x1
  418a28:	str	x0, [x29, #120]
  418a2c:	ldr	x1, [x29, #120]
  418a30:	ldr	x0, [x29, #152]
  418a34:	cmp	x1, x0
  418a38:	b.ls	418a50 <config_parse@plt+0xd8a0>  // b.plast
  418a3c:	ldr	x0, [x29, #120]
  418a40:	sub	x0, x0, #0x1
  418a44:	ldrb	w0, [x0]
  418a48:	cmp	w0, #0x2f
  418a4c:	b.eq	418a20 <config_parse@plt+0xd870>  // b.none
  418a50:	ldr	x0, [x29, #104]
  418a54:	ldrb	w0, [x0]
  418a58:	cmp	w0, #0x2f
  418a5c:	b.eq	418a74 <config_parse@plt+0xd8c4>  // b.none
  418a60:	ldr	x0, [x29, #120]
  418a64:	add	x1, x0, #0x1
  418a68:	str	x1, [x29, #120]
  418a6c:	mov	w1, #0x2f                  	// #47
  418a70:	strb	w1, [x0]
  418a74:	ldr	x1, [x29, #104]
  418a78:	ldr	x0, [x29, #120]
  418a7c:	bl	40af60 <strcpy@plt>
  418a80:	ldr	x0, [x29, #152]
  418a84:	str	x0, [x29, #112]
  418a88:	ldr	x0, [x29, #112]
  418a8c:	str	x0, [x29, #160]
  418a90:	add	x0, x29, #0xa8
  418a94:	mov	x2, x0
  418a98:	mov	w1, #0x1                   	// #1
  418a9c:	ldr	x0, [x29, #160]
  418aa0:	bl	40b000 <id128_read@plt>
  418aa4:	str	w0, [x29, #64]
  418aa8:	ldr	w0, [x29, #64]
  418aac:	cmp	w0, #0x0
  418ab0:	b.ge	418c34 <config_parse@plt+0xda84>  // b.tcont
  418ab4:	strb	wzr, [x29, #63]
  418ab8:	ldr	w0, [x29, #64]
  418abc:	cmn	w0, #0x7b
  418ac0:	b.eq	418ad0 <config_parse@plt+0xd920>  // b.none
  418ac4:	ldr	w0, [x29, #64]
  418ac8:	cmn	w0, #0x2
  418acc:	b.ne	418ad8 <config_parse@plt+0xd928>  // b.any
  418ad0:	mov	w0, #0x1                   	// #1
  418ad4:	strb	w0, [x29, #63]
  418ad8:	nop
  418adc:	ldrb	w0, [x29, #63]
  418ae0:	eor	w0, w0, #0x1
  418ae4:	and	w0, w0, #0xff
  418ae8:	cmp	w0, #0x0
  418aec:	b.eq	418b78 <config_parse@plt+0xd9c8>  // b.none
  418af0:	mov	w0, #0x3                   	// #3
  418af4:	str	w0, [x29, #92]
  418af8:	ldr	w0, [x29, #64]
  418afc:	str	w0, [x29, #96]
  418b00:	str	wzr, [x29, #100]
  418b04:	ldr	w0, [x29, #100]
  418b08:	bl	40b180 <log_get_max_level_realm@plt>
  418b0c:	mov	w1, w0
  418b10:	ldr	w0, [x29, #92]
  418b14:	and	w0, w0, #0x7
  418b18:	cmp	w1, w0
  418b1c:	b.lt	418b60 <config_parse@plt+0xd9b0>  // b.tstop
  418b20:	ldr	w0, [x29, #100]
  418b24:	lsl	w1, w0, #10
  418b28:	ldr	w0, [x29, #92]
  418b2c:	orr	w6, w1, w0
  418b30:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  418b34:	add	x1, x0, #0xbab
  418b38:	adrp	x0, 44e000 <config_parse@plt+0x42e50>
  418b3c:	add	x5, x0, #0x788
  418b40:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  418b44:	add	x4, x0, #0x458
  418b48:	mov	w3, #0x9bf                 	// #2495
  418b4c:	mov	x2, x1
  418b50:	ldr	w1, [x29, #96]
  418b54:	mov	w0, w6
  418b58:	bl	40a790 <log_internal_realm@plt>
  418b5c:	b	418ce4 <config_parse@plt+0xdb34>
  418b60:	ldr	w0, [x29, #96]
  418b64:	cmp	w0, #0x0
  418b68:	cneg	w0, w0, lt  // lt = tstop
  418b6c:	and	w0, w0, #0xff
  418b70:	neg	w0, w0
  418b74:	b	418ce4 <config_parse@plt+0xdb34>
  418b78:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  418b7c:	add	x0, x0, #0x278
  418b80:	ldp	x0, x1, [x0]
  418b84:	bl	40b424 <config_parse@plt+0x274>
  418b88:	cmp	w0, #0x0
  418b8c:	b.eq	418ce0 <config_parse@plt+0xdb30>  // b.none
  418b90:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  418b94:	add	x0, x0, #0x278
  418b98:	bl	409c80 <sd_id128_randomize@plt>
  418b9c:	str	w0, [x29, #64]
  418ba0:	ldr	w0, [x29, #64]
  418ba4:	cmp	w0, #0x0
  418ba8:	b.ge	418ce0 <config_parse@plt+0xdb30>  // b.tcont
  418bac:	mov	w0, #0x3                   	// #3
  418bb0:	str	w0, [x29, #80]
  418bb4:	ldr	w0, [x29, #64]
  418bb8:	str	w0, [x29, #84]
  418bbc:	str	wzr, [x29, #88]
  418bc0:	ldr	w0, [x29, #88]
  418bc4:	bl	40b180 <log_get_max_level_realm@plt>
  418bc8:	mov	w1, w0
  418bcc:	ldr	w0, [x29, #80]
  418bd0:	and	w0, w0, #0x7
  418bd4:	cmp	w1, w0
  418bd8:	b.lt	418c1c <config_parse@plt+0xda6c>  // b.tstop
  418bdc:	ldr	w0, [x29, #88]
  418be0:	lsl	w1, w0, #10
  418be4:	ldr	w0, [x29, #80]
  418be8:	orr	w6, w1, w0
  418bec:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  418bf0:	add	x1, x0, #0xbab
  418bf4:	adrp	x0, 44e000 <config_parse@plt+0x42e50>
  418bf8:	add	x5, x0, #0x7c0
  418bfc:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  418c00:	add	x4, x0, #0x458
  418c04:	mov	w3, #0x9c4                 	// #2500
  418c08:	mov	x2, x1
  418c0c:	ldr	w1, [x29, #84]
  418c10:	mov	w0, w6
  418c14:	bl	40a790 <log_internal_realm@plt>
  418c18:	b	418ce4 <config_parse@plt+0xdb34>
  418c1c:	ldr	w0, [x29, #84]
  418c20:	cmp	w0, #0x0
  418c24:	cneg	w0, w0, lt  // lt = tstop
  418c28:	and	w0, w0, #0xff
  418c2c:	neg	w0, w0
  418c30:	b	418ce4 <config_parse@plt+0xdb34>
  418c34:	ldp	x0, x1, [x29, #168]
  418c38:	bl	40b424 <config_parse@plt+0x274>
  418c3c:	cmp	w0, #0x0
  418c40:	b.eq	418cd0 <config_parse@plt+0xdb20>  // b.none
  418c44:	mov	w0, #0x3                   	// #3
  418c48:	str	w0, [x29, #68]
  418c4c:	mov	w0, #0x16                  	// #22
  418c50:	movk	w0, #0x4000, lsl #16
  418c54:	str	w0, [x29, #72]
  418c58:	str	wzr, [x29, #76]
  418c5c:	ldr	w0, [x29, #76]
  418c60:	bl	40b180 <log_get_max_level_realm@plt>
  418c64:	mov	w1, w0
  418c68:	ldr	w0, [x29, #68]
  418c6c:	and	w0, w0, #0x7
  418c70:	cmp	w1, w0
  418c74:	b.lt	418cb8 <config_parse@plt+0xdb08>  // b.tstop
  418c78:	ldr	w0, [x29, #76]
  418c7c:	lsl	w1, w0, #10
  418c80:	ldr	w0, [x29, #68]
  418c84:	orr	w6, w1, w0
  418c88:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  418c8c:	add	x1, x0, #0xbab
  418c90:	adrp	x0, 44e000 <config_parse@plt+0x42e50>
  418c94:	add	x5, x0, #0x7f0
  418c98:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  418c9c:	add	x4, x0, #0x458
  418ca0:	mov	w3, #0x9c8                 	// #2504
  418ca4:	mov	x2, x1
  418ca8:	ldr	w1, [x29, #72]
  418cac:	mov	w0, w6
  418cb0:	bl	40a790 <log_internal_realm@plt>
  418cb4:	b	418ce4 <config_parse@plt+0xdb34>
  418cb8:	ldr	w0, [x29, #72]
  418cbc:	cmp	w0, #0x0
  418cc0:	cneg	w0, w0, lt  // lt = tstop
  418cc4:	and	w0, w0, #0xff
  418cc8:	neg	w0, w0
  418ccc:	b	418ce4 <config_parse@plt+0xdb34>
  418cd0:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  418cd4:	add	x2, x0, #0x278
  418cd8:	ldp	x0, x1, [x29, #168]
  418cdc:	stp	x0, x1, [x2]
  418ce0:	mov	w0, #0x0                   	// #0
  418ce4:	mov	w1, w0
  418ce8:	adrp	x0, 46f000 <config_parse@plt+0x63e50>
  418cec:	add	x0, x0, #0xe38
  418cf0:	ldr	x2, [x29, #184]
  418cf4:	ldr	x0, [x0]
  418cf8:	eor	x0, x2, x0
  418cfc:	cmp	x0, #0x0
  418d00:	b.eq	418d08 <config_parse@plt+0xdb58>  // b.none
  418d04:	bl	40a440 <__stack_chk_fail@plt>
  418d08:	mov	w0, w1
  418d0c:	mov	sp, x29
  418d10:	ldr	x19, [sp, #16]
  418d14:	ldp	x29, x30, [sp], #192
  418d18:	ret
  418d1c:	stp	x29, x30, [sp, #-96]!
  418d20:	mov	x29, sp
  418d24:	str	x0, [sp, #24]
  418d28:	str	w1, [sp, #20]
  418d2c:	str	w2, [sp, #16]
  418d30:	ldr	x0, [sp, #24]
  418d34:	cmp	x0, #0x0
  418d38:	cset	w0, eq  // eq = none
  418d3c:	and	w0, w0, #0xff
  418d40:	and	x0, x0, #0xff
  418d44:	cmp	x0, #0x0
  418d48:	b.eq	418d74 <config_parse@plt+0xdbc4>  // b.none
  418d4c:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  418d50:	add	x1, x0, #0xbab
  418d54:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  418d58:	add	x4, x0, #0x470
  418d5c:	mov	w3, #0x9d4                 	// #2516
  418d60:	mov	x2, x1
  418d64:	adrp	x0, 44e000 <config_parse@plt+0x42e50>
  418d68:	add	x1, x0, #0x828
  418d6c:	mov	w0, #0x0                   	// #0
  418d70:	bl	409d50 <log_assert_failed_realm@plt>
  418d74:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  418d78:	add	x0, x0, #0x358
  418d7c:	ldr	w0, [x0]
  418d80:	cmp	w0, #0x0
  418d84:	b.eq	418da4 <config_parse@plt+0xdbf4>  // b.none
  418d88:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  418d8c:	add	x0, x0, #0x35c
  418d90:	ldrb	w0, [x0]
  418d94:	eor	w0, w0, #0x1
  418d98:	and	w0, w0, #0xff
  418d9c:	cmp	w0, #0x0
  418da0:	b.eq	418dac <config_parse@plt+0xdbfc>  // b.none
  418da4:	mov	w0, #0x0                   	// #0
  418da8:	b	41908c <config_parse@plt+0xdedc>
  418dac:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  418db0:	add	x0, x0, #0x50
  418db4:	ldr	w1, [x0]
  418db8:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  418dbc:	add	x0, x0, #0x54
  418dc0:	ldr	w0, [x0]
  418dc4:	mov	w2, w0
  418dc8:	ldr	x0, [sp, #24]
  418dcc:	bl	4423f4 <config_parse@plt+0x37244>
  418dd0:	str	w0, [sp, #32]
  418dd4:	ldr	w0, [sp, #32]
  418dd8:	cmn	w0, #0x5f
  418ddc:	b.ne	418e68 <config_parse@plt+0xdcb8>  // b.any
  418de0:	mov	w0, #0x3                   	// #3
  418de4:	str	w0, [sp, #84]
  418de8:	ldr	w0, [sp, #32]
  418dec:	str	w0, [sp, #88]
  418df0:	str	wzr, [sp, #92]
  418df4:	ldr	w0, [sp, #92]
  418df8:	bl	40b180 <log_get_max_level_realm@plt>
  418dfc:	mov	w1, w0
  418e00:	ldr	w0, [sp, #84]
  418e04:	and	w0, w0, #0x7
  418e08:	cmp	w1, w0
  418e0c:	b.lt	418e50 <config_parse@plt+0xdca0>  // b.tstop
  418e10:	ldr	w0, [sp, #92]
  418e14:	lsl	w1, w0, #10
  418e18:	ldr	w0, [sp, #84]
  418e1c:	orr	w6, w1, w0
  418e20:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  418e24:	add	x1, x0, #0xbab
  418e28:	adrp	x0, 44e000 <config_parse@plt+0x42e50>
  418e2c:	add	x5, x0, #0x838
  418e30:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  418e34:	add	x4, x0, #0x480
  418e38:	mov	w3, #0x9db                 	// #2523
  418e3c:	mov	x2, x1
  418e40:	ldr	w1, [sp, #88]
  418e44:	mov	w0, w6
  418e48:	bl	40a790 <log_internal_realm@plt>
  418e4c:	b	41908c <config_parse@plt+0xdedc>
  418e50:	ldr	w0, [sp, #88]
  418e54:	cmp	w0, #0x0
  418e58:	cneg	w0, w0, lt  // lt = tstop
  418e5c:	and	w0, w0, #0xff
  418e60:	neg	w0, w0
  418e64:	b	41908c <config_parse@plt+0xdedc>
  418e68:	ldr	w0, [sp, #32]
  418e6c:	cmn	w0, #0x34
  418e70:	b.ne	418efc <config_parse@plt+0xdd4c>  // b.any
  418e74:	mov	w0, #0x3                   	// #3
  418e78:	str	w0, [sp, #72]
  418e7c:	ldr	w0, [sp, #32]
  418e80:	str	w0, [sp, #76]
  418e84:	str	wzr, [sp, #80]
  418e88:	ldr	w0, [sp, #80]
  418e8c:	bl	40b180 <log_get_max_level_realm@plt>
  418e90:	mov	w1, w0
  418e94:	ldr	w0, [sp, #72]
  418e98:	and	w0, w0, #0x7
  418e9c:	cmp	w1, w0
  418ea0:	b.lt	418ee4 <config_parse@plt+0xdd34>  // b.tstop
  418ea4:	ldr	w0, [sp, #80]
  418ea8:	lsl	w1, w0, #10
  418eac:	ldr	w0, [sp, #72]
  418eb0:	orr	w6, w1, w0
  418eb4:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  418eb8:	add	x1, x0, #0xbab
  418ebc:	adrp	x0, 44e000 <config_parse@plt+0x42e50>
  418ec0:	add	x5, x0, #0x8b0
  418ec4:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  418ec8:	add	x4, x0, #0x480
  418ecc:	mov	w3, #0x9dd                 	// #2525
  418ed0:	mov	x2, x1
  418ed4:	ldr	w1, [sp, #76]
  418ed8:	mov	w0, w6
  418edc:	bl	40a790 <log_internal_realm@plt>
  418ee0:	b	41908c <config_parse@plt+0xdedc>
  418ee4:	ldr	w0, [sp, #76]
  418ee8:	cmp	w0, #0x0
  418eec:	cneg	w0, w0, lt  // lt = tstop
  418ef0:	and	w0, w0, #0xff
  418ef4:	neg	w0, w0
  418ef8:	b	41908c <config_parse@plt+0xdedc>
  418efc:	ldr	w0, [sp, #32]
  418f00:	cmp	w0, #0x0
  418f04:	b.ge	418f90 <config_parse@plt+0xdde0>  // b.tcont
  418f08:	mov	w0, #0x3                   	// #3
  418f0c:	str	w0, [sp, #60]
  418f10:	ldr	w0, [sp, #32]
  418f14:	str	w0, [sp, #64]
  418f18:	str	wzr, [sp, #68]
  418f1c:	ldr	w0, [sp, #68]
  418f20:	bl	40b180 <log_get_max_level_realm@plt>
  418f24:	mov	w1, w0
  418f28:	ldr	w0, [sp, #60]
  418f2c:	and	w0, w0, #0x7
  418f30:	cmp	w1, w0
  418f34:	b.lt	418f78 <config_parse@plt+0xddc8>  // b.tstop
  418f38:	ldr	w0, [sp, #68]
  418f3c:	lsl	w1, w0, #10
  418f40:	ldr	w0, [sp, #60]
  418f44:	orr	w6, w1, w0
  418f48:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  418f4c:	add	x1, x0, #0xbab
  418f50:	adrp	x0, 44e000 <config_parse@plt+0x42e50>
  418f54:	add	x5, x0, #0x8f0
  418f58:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  418f5c:	add	x4, x0, #0x480
  418f60:	mov	w3, #0x9df                 	// #2527
  418f64:	mov	x2, x1
  418f68:	ldr	w1, [sp, #64]
  418f6c:	mov	w0, w6
  418f70:	bl	40a790 <log_internal_realm@plt>
  418f74:	b	41908c <config_parse@plt+0xdedc>
  418f78:	ldr	w0, [sp, #64]
  418f7c:	cmp	w0, #0x0
  418f80:	cneg	w0, w0, lt  // lt = tstop
  418f84:	and	w0, w0, #0xff
  418f88:	neg	w0, w0
  418f8c:	b	41908c <config_parse@plt+0xdedc>
  418f90:	ldr	w0, [sp, #32]
  418f94:	cmp	w0, #0x0
  418f98:	b.ne	419014 <config_parse@plt+0xde64>  // b.any
  418f9c:	mov	w0, #0x7                   	// #7
  418fa0:	str	w0, [sp, #48]
  418fa4:	str	wzr, [sp, #52]
  418fa8:	str	wzr, [sp, #56]
  418fac:	ldr	w0, [sp, #56]
  418fb0:	bl	40b180 <log_get_max_level_realm@plt>
  418fb4:	mov	w1, w0
  418fb8:	ldr	w0, [sp, #48]
  418fbc:	and	w0, w0, #0x7
  418fc0:	cmp	w1, w0
  418fc4:	b.lt	419008 <config_parse@plt+0xde58>  // b.tstop
  418fc8:	ldr	w0, [sp, #56]
  418fcc:	lsl	w1, w0, #10
  418fd0:	ldr	w0, [sp, #48]
  418fd4:	orr	w6, w1, w0
  418fd8:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  418fdc:	add	x1, x0, #0xbab
  418fe0:	adrp	x0, 44e000 <config_parse@plt+0x42e50>
  418fe4:	add	x5, x0, #0x920
  418fe8:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  418fec:	add	x4, x0, #0x480
  418ff0:	mov	w3, #0x9e1                 	// #2529
  418ff4:	mov	x2, x1
  418ff8:	ldr	w1, [sp, #52]
  418ffc:	mov	w0, w6
  419000:	bl	40a790 <log_internal_realm@plt>
  419004:	b	419088 <config_parse@plt+0xded8>
  419008:	ldr	w0, [sp, #52]
  41900c:	cmp	w0, #0x0
  419010:	b	419088 <config_parse@plt+0xded8>
  419014:	mov	w0, #0x7                   	// #7
  419018:	str	w0, [sp, #36]
  41901c:	str	wzr, [sp, #40]
  419020:	str	wzr, [sp, #44]
  419024:	ldr	w0, [sp, #44]
  419028:	bl	40b180 <log_get_max_level_realm@plt>
  41902c:	mov	w1, w0
  419030:	ldr	w0, [sp, #36]
  419034:	and	w0, w0, #0x7
  419038:	cmp	w1, w0
  41903c:	b.lt	419080 <config_parse@plt+0xded0>  // b.tstop
  419040:	ldr	w0, [sp, #44]
  419044:	lsl	w1, w0, #10
  419048:	ldr	w0, [sp, #36]
  41904c:	orr	w6, w1, w0
  419050:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  419054:	add	x1, x0, #0xbab
  419058:	adrp	x0, 44e000 <config_parse@plt+0x42e50>
  41905c:	add	x5, x0, #0x990
  419060:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  419064:	add	x4, x0, #0x480
  419068:	mov	w3, #0x9e3                 	// #2531
  41906c:	mov	x2, x1
  419070:	ldr	w1, [sp, #40]
  419074:	mov	w0, w6
  419078:	bl	40a790 <log_internal_realm@plt>
  41907c:	b	419088 <config_parse@plt+0xded8>
  419080:	ldr	w0, [sp, #40]
  419084:	cmp	w0, #0x0
  419088:	ldr	w0, [sp, #32]
  41908c:	ldp	x29, x30, [sp], #96
  419090:	ret
  419094:	stp	x29, x30, [sp, #-288]!
  419098:	mov	x29, sp
  41909c:	stp	x19, x20, [sp, #16]
  4190a0:	str	x21, [sp, #32]
  4190a4:	str	w0, [sp, #60]
  4190a8:	str	x1, [sp, #48]
  4190ac:	adrp	x0, 46f000 <config_parse@plt+0x63e50>
  4190b0:	add	x0, x0, #0xe38
  4190b4:	ldr	x1, [x0]
  4190b8:	str	x1, [sp, #280]
  4190bc:	mov	x1, #0x0                   	// #0
  4190c0:	add	x0, sp, #0x98
  4190c4:	mov	x1, x0
  4190c8:	ldr	w0, [sp, #60]
  4190cc:	bl	40a6a0 <wait_for_terminate@plt>
  4190d0:	str	w0, [sp, #64]
  4190d4:	ldr	w0, [sp, #64]
  4190d8:	cmp	w0, #0x0
  4190dc:	b.ge	419168 <config_parse@plt+0xdfb8>  // b.tcont
  4190e0:	mov	w0, #0x4                   	// #4
  4190e4:	str	w0, [sp, #140]
  4190e8:	ldr	w0, [sp, #64]
  4190ec:	str	w0, [sp, #144]
  4190f0:	str	wzr, [sp, #148]
  4190f4:	ldr	w0, [sp, #148]
  4190f8:	bl	40b180 <log_get_max_level_realm@plt>
  4190fc:	mov	w1, w0
  419100:	ldr	w0, [sp, #140]
  419104:	and	w0, w0, #0x7
  419108:	cmp	w1, w0
  41910c:	b.lt	419150 <config_parse@plt+0xdfa0>  // b.tstop
  419110:	ldr	w0, [sp, #148]
  419114:	lsl	w1, w0, #10
  419118:	ldr	w0, [sp, #140]
  41911c:	orr	w6, w1, w0
  419120:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  419124:	add	x1, x0, #0xbab
  419128:	adrp	x0, 44e000 <config_parse@plt+0x42e50>
  41912c:	add	x5, x0, #0x9c0
  419130:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  419134:	add	x4, x0, #0x490
  419138:	mov	w3, #0x9ff                 	// #2559
  41913c:	mov	x2, x1
  419140:	ldr	w1, [sp, #144]
  419144:	mov	w0, w6
  419148:	bl	40a790 <log_internal_realm@plt>
  41914c:	b	4195b8 <config_parse@plt+0xe408>
  419150:	ldr	w0, [sp, #144]
  419154:	cmp	w0, #0x0
  419158:	cneg	w0, w0, lt  // lt = tstop
  41915c:	and	w0, w0, #0xff
  419160:	neg	w0, w0
  419164:	b	4195b8 <config_parse@plt+0xe408>
  419168:	ldr	w0, [sp, #160]
  41916c:	cmp	w0, #0x3
  419170:	b.eq	419474 <config_parse@plt+0xe2c4>  // b.none
  419174:	cmp	w0, #0x3
  419178:	b.gt	41951c <config_parse@plt+0xe36c>
  41917c:	cmp	w0, #0x1
  419180:	b.eq	419190 <config_parse@plt+0xdfe0>  // b.none
  419184:	cmp	w0, #0x2
  419188:	b.eq	4192f8 <config_parse@plt+0xe148>  // b.none
  41918c:	b	41951c <config_parse@plt+0xe36c>
  419190:	ldr	w0, [sp, #176]
  419194:	cmp	w0, #0x0
  419198:	b.ne	419240 <config_parse@plt+0xe090>  // b.any
  41919c:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  4191a0:	add	x0, x0, #0x2d8
  4191a4:	ldrb	w0, [x0]
  4191a8:	cmp	w0, #0x0
  4191ac:	b.eq	4191b8 <config_parse@plt+0xe008>  // b.none
  4191b0:	mov	w0, #0x7                   	// #7
  4191b4:	b	4191bc <config_parse@plt+0xe00c>
  4191b8:	mov	w0, #0x6                   	// #6
  4191bc:	str	w0, [sp, #116]
  4191c0:	str	wzr, [sp, #120]
  4191c4:	str	wzr, [sp, #124]
  4191c8:	ldr	w0, [sp, #124]
  4191cc:	bl	40b180 <log_get_max_level_realm@plt>
  4191d0:	mov	w1, w0
  4191d4:	ldr	w0, [sp, #116]
  4191d8:	and	w0, w0, #0x7
  4191dc:	cmp	w1, w0
  4191e0:	b.lt	419234 <config_parse@plt+0xe084>  // b.tstop
  4191e4:	ldr	w0, [sp, #124]
  4191e8:	lsl	w1, w0, #10
  4191ec:	ldr	w0, [sp, #116]
  4191f0:	orr	w7, w1, w0
  4191f4:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  4191f8:	add	x1, x0, #0xbab
  4191fc:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  419200:	add	x0, x0, #0x288
  419204:	ldr	x0, [x0]
  419208:	mov	x6, x0
  41920c:	adrp	x0, 44e000 <config_parse@plt+0x42e50>
  419210:	add	x5, x0, #0x9e8
  419214:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  419218:	add	x4, x0, #0x490
  41921c:	mov	w3, #0xa05                 	// #2565
  419220:	mov	x2, x1
  419224:	ldr	w1, [sp, #120]
  419228:	mov	w0, w7
  41922c:	bl	40a790 <log_internal_realm@plt>
  419230:	b	4192e8 <config_parse@plt+0xe138>
  419234:	ldr	w0, [sp, #120]
  419238:	cmp	w0, #0x0
  41923c:	b	4192e8 <config_parse@plt+0xe138>
  419240:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  419244:	add	x0, x0, #0x2d8
  419248:	ldrb	w0, [x0]
  41924c:	cmp	w0, #0x0
  419250:	b.eq	41925c <config_parse@plt+0xe0ac>  // b.none
  419254:	mov	w0, #0x7                   	// #7
  419258:	b	419260 <config_parse@plt+0xe0b0>
  41925c:	mov	w0, #0x6                   	// #6
  419260:	str	w0, [sp, #104]
  419264:	str	wzr, [sp, #108]
  419268:	str	wzr, [sp, #112]
  41926c:	ldr	w0, [sp, #112]
  419270:	bl	40b180 <log_get_max_level_realm@plt>
  419274:	mov	w1, w0
  419278:	ldr	w0, [sp, #104]
  41927c:	and	w0, w0, #0x7
  419280:	cmp	w1, w0
  419284:	b.lt	4192e0 <config_parse@plt+0xe130>  // b.tstop
  419288:	ldr	w0, [sp, #112]
  41928c:	lsl	w1, w0, #10
  419290:	ldr	w0, [sp, #104]
  419294:	orr	w8, w1, w0
  419298:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  41929c:	add	x1, x0, #0xbab
  4192a0:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  4192a4:	add	x0, x0, #0x288
  4192a8:	ldr	x0, [x0]
  4192ac:	ldr	w2, [sp, #176]
  4192b0:	mov	w7, w2
  4192b4:	mov	x6, x0
  4192b8:	adrp	x0, 44e000 <config_parse@plt+0x42e50>
  4192bc:	add	x5, x0, #0xa10
  4192c0:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  4192c4:	add	x4, x0, #0x490
  4192c8:	mov	w3, #0xa07                 	// #2567
  4192cc:	mov	x2, x1
  4192d0:	ldr	w1, [sp, #108]
  4192d4:	mov	w0, w8
  4192d8:	bl	40a790 <log_internal_realm@plt>
  4192dc:	b	4192e8 <config_parse@plt+0xe138>
  4192e0:	ldr	w0, [sp, #108]
  4192e4:	cmp	w0, #0x0
  4192e8:	ldr	x0, [sp, #48]
  4192ec:	str	wzr, [x0]
  4192f0:	ldr	w0, [sp, #176]
  4192f4:	b	4195b8 <config_parse@plt+0xe408>
  4192f8:	ldr	w0, [sp, #176]
  4192fc:	cmp	w0, #0x2
  419300:	b.ne	4193b4 <config_parse@plt+0xe204>  // b.any
  419304:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  419308:	add	x0, x0, #0x2d8
  41930c:	ldrb	w0, [x0]
  419310:	cmp	w0, #0x0
  419314:	b.eq	419320 <config_parse@plt+0xe170>  // b.none
  419318:	mov	w0, #0x7                   	// #7
  41931c:	b	419324 <config_parse@plt+0xe174>
  419320:	mov	w0, #0x6                   	// #6
  419324:	str	w0, [sp, #80]
  419328:	str	wzr, [sp, #84]
  41932c:	str	wzr, [sp, #88]
  419330:	ldr	w0, [sp, #88]
  419334:	bl	40b180 <log_get_max_level_realm@plt>
  419338:	mov	w1, w0
  41933c:	ldr	w0, [sp, #80]
  419340:	and	w0, w0, #0x7
  419344:	cmp	w1, w0
  419348:	b.lt	41939c <config_parse@plt+0xe1ec>  // b.tstop
  41934c:	ldr	w0, [sp, #88]
  419350:	lsl	w1, w0, #10
  419354:	ldr	w0, [sp, #80]
  419358:	orr	w7, w1, w0
  41935c:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  419360:	add	x1, x0, #0xbab
  419364:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  419368:	add	x0, x0, #0x288
  41936c:	ldr	x0, [x0]
  419370:	mov	x6, x0
  419374:	adrp	x0, 44e000 <config_parse@plt+0x42e50>
  419378:	add	x5, x0, #0xa38
  41937c:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  419380:	add	x4, x0, #0x490
  419384:	mov	w3, #0xa0e                 	// #2574
  419388:	mov	x2, x1
  41938c:	ldr	w1, [sp, #84]
  419390:	mov	w0, w7
  419394:	bl	40a790 <log_internal_realm@plt>
  419398:	b	4193a4 <config_parse@plt+0xe1f4>
  41939c:	ldr	w0, [sp, #84]
  4193a0:	cmp	w0, #0x0
  4193a4:	ldr	x0, [sp, #48]
  4193a8:	str	wzr, [x0]
  4193ac:	mov	w0, #0x0                   	// #0
  4193b0:	b	4195b8 <config_parse@plt+0xe408>
  4193b4:	ldr	w0, [sp, #176]
  4193b8:	cmp	w0, #0x1
  4193bc:	b.ne	419474 <config_parse@plt+0xe2c4>  // b.any
  4193c0:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  4193c4:	add	x0, x0, #0x2d8
  4193c8:	ldrb	w0, [x0]
  4193cc:	cmp	w0, #0x0
  4193d0:	b.eq	4193dc <config_parse@plt+0xe22c>  // b.none
  4193d4:	mov	w0, #0x7                   	// #7
  4193d8:	b	4193e0 <config_parse@plt+0xe230>
  4193dc:	mov	w0, #0x6                   	// #6
  4193e0:	str	w0, [sp, #68]
  4193e4:	str	wzr, [sp, #72]
  4193e8:	str	wzr, [sp, #76]
  4193ec:	ldr	w0, [sp, #76]
  4193f0:	bl	40b180 <log_get_max_level_realm@plt>
  4193f4:	mov	w1, w0
  4193f8:	ldr	w0, [sp, #68]
  4193fc:	and	w0, w0, #0x7
  419400:	cmp	w1, w0
  419404:	b.lt	419458 <config_parse@plt+0xe2a8>  // b.tstop
  419408:	ldr	w0, [sp, #76]
  41940c:	lsl	w1, w0, #10
  419410:	ldr	w0, [sp, #68]
  419414:	orr	w7, w1, w0
  419418:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  41941c:	add	x1, x0, #0xbab
  419420:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  419424:	add	x0, x0, #0x288
  419428:	ldr	x0, [x0]
  41942c:	mov	x6, x0
  419430:	adrp	x0, 44e000 <config_parse@plt+0x42e50>
  419434:	add	x5, x0, #0xa60
  419438:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  41943c:	add	x4, x0, #0x490
  419440:	mov	w3, #0xa13                 	// #2579
  419444:	mov	x2, x1
  419448:	ldr	w1, [sp, #72]
  41944c:	mov	w0, w7
  419450:	bl	40a790 <log_internal_realm@plt>
  419454:	b	419460 <config_parse@plt+0xe2b0>
  419458:	ldr	w0, [sp, #72]
  41945c:	cmp	w0, #0x0
  419460:	ldr	x0, [sp, #48]
  419464:	mov	w1, #0x1                   	// #1
  419468:	str	w1, [x0]
  41946c:	mov	w0, #0x0                   	// #0
  419470:	b	4195b8 <config_parse@plt+0xe408>
  419474:	mov	w0, #0x3                   	// #3
  419478:	str	w0, [sp, #92]
  41947c:	mov	w0, #0x5                   	// #5
  419480:	movk	w0, #0x4000, lsl #16
  419484:	str	w0, [sp, #96]
  419488:	str	wzr, [sp, #100]
  41948c:	ldr	w0, [sp, #100]
  419490:	bl	40b180 <log_get_max_level_realm@plt>
  419494:	mov	w1, w0
  419498:	ldr	w0, [sp, #92]
  41949c:	and	w0, w0, #0x7
  4194a0:	cmp	w1, w0
  4194a4:	b.lt	419504 <config_parse@plt+0xe354>  // b.tstop
  4194a8:	ldr	w0, [sp, #100]
  4194ac:	lsl	w1, w0, #10
  4194b0:	ldr	w0, [sp, #92]
  4194b4:	orr	w19, w1, w0
  4194b8:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  4194bc:	add	x20, x0, #0xbab
  4194c0:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  4194c4:	add	x0, x0, #0x288
  4194c8:	ldr	x21, [x0]
  4194cc:	ldr	w0, [sp, #176]
  4194d0:	bl	40a590 <signal_to_string@plt>
  4194d4:	mov	x7, x0
  4194d8:	mov	x6, x21
  4194dc:	adrp	x0, 44e000 <config_parse@plt+0x42e50>
  4194e0:	add	x5, x0, #0xa80
  4194e4:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  4194e8:	add	x4, x0, #0x490
  4194ec:	mov	w3, #0xa1a                 	// #2586
  4194f0:	mov	x2, x20
  4194f4:	ldr	w1, [sp, #96]
  4194f8:	mov	w0, w19
  4194fc:	bl	40a790 <log_internal_realm@plt>
  419500:	b	4195b8 <config_parse@plt+0xe408>
  419504:	ldr	w0, [sp, #96]
  419508:	cmp	w0, #0x0
  41950c:	cneg	w0, w0, lt  // lt = tstop
  419510:	and	w0, w0, #0xff
  419514:	neg	w0, w0
  419518:	b	4195b8 <config_parse@plt+0xe408>
  41951c:	mov	w0, #0x3                   	// #3
  419520:	str	w0, [sp, #128]
  419524:	mov	w0, #0x5                   	// #5
  419528:	movk	w0, #0x4000, lsl #16
  41952c:	str	w0, [sp, #132]
  419530:	str	wzr, [sp, #136]
  419534:	ldr	w0, [sp, #136]
  419538:	bl	40b180 <log_get_max_level_realm@plt>
  41953c:	mov	w1, w0
  419540:	ldr	w0, [sp, #128]
  419544:	and	w0, w0, #0x7
  419548:	cmp	w1, w0
  41954c:	b.lt	4195a0 <config_parse@plt+0xe3f0>  // b.tstop
  419550:	ldr	w0, [sp, #136]
  419554:	lsl	w1, w0, #10
  419558:	ldr	w0, [sp, #128]
  41955c:	orr	w7, w1, w0
  419560:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  419564:	add	x1, x0, #0xbab
  419568:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  41956c:	add	x0, x0, #0x288
  419570:	ldr	x0, [x0]
  419574:	mov	x6, x0
  419578:	adrp	x0, 44e000 <config_parse@plt+0x42e50>
  41957c:	add	x5, x0, #0xaa8
  419580:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  419584:	add	x4, x0, #0x490
  419588:	mov	w3, #0xa1e                 	// #2590
  41958c:	mov	x2, x1
  419590:	ldr	w1, [sp, #132]
  419594:	mov	w0, w7
  419598:	bl	40a790 <log_internal_realm@plt>
  41959c:	b	4195b4 <config_parse@plt+0xe404>
  4195a0:	ldr	w0, [sp, #132]
  4195a4:	cmp	w0, #0x0
  4195a8:	cneg	w0, w0, lt  // lt = tstop
  4195ac:	and	w0, w0, #0xff
  4195b0:	neg	w0, w0
  4195b4:	nop
  4195b8:	mov	w1, w0
  4195bc:	adrp	x0, 46f000 <config_parse@plt+0x63e50>
  4195c0:	add	x0, x0, #0xe38
  4195c4:	ldr	x2, [sp, #280]
  4195c8:	ldr	x0, [x0]
  4195cc:	eor	x0, x2, x0
  4195d0:	cmp	x0, #0x0
  4195d4:	b.eq	4195dc <config_parse@plt+0xe42c>  // b.none
  4195d8:	bl	40a440 <__stack_chk_fail@plt>
  4195dc:	mov	w0, w1
  4195e0:	ldp	x19, x20, [sp, #16]
  4195e4:	ldr	x21, [sp, #32]
  4195e8:	ldp	x29, x30, [sp], #288
  4195ec:	ret
  4195f0:	stp	x29, x30, [sp, #-64]!
  4195f4:	mov	x29, sp
  4195f8:	str	x0, [sp, #40]
  4195fc:	str	x1, [sp, #32]
  419600:	str	x2, [sp, #24]
  419604:	ldr	x0, [sp, #24]
  419608:	bl	40bf44 <config_parse@plt+0xd94>
  41960c:	str	w0, [sp, #48]
  419610:	ldr	w0, [sp, #48]
  419614:	cmp	w0, #0x0
  419618:	b.le	4196c4 <config_parse@plt+0xe514>
  41961c:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  419620:	add	x0, x0, #0x360
  419624:	ldr	w0, [x0]
  419628:	mov	w1, w0
  41962c:	ldr	w0, [sp, #48]
  419630:	bl	409520 <kill@plt>
  419634:	cmp	w0, #0x0
  419638:	b.lt	4196c4 <config_parse@plt+0xe514>  // b.tstop
  41963c:	mov	w0, #0x6                   	// #6
  419640:	str	w0, [sp, #52]
  419644:	str	wzr, [sp, #56]
  419648:	str	wzr, [sp, #60]
  41964c:	ldr	w0, [sp, #60]
  419650:	bl	40b180 <log_get_max_level_realm@plt>
  419654:	mov	w1, w0
  419658:	ldr	w0, [sp, #52]
  41965c:	and	w0, w0, #0x7
  419660:	cmp	w1, w0
  419664:	b.lt	4196a8 <config_parse@plt+0xe4f8>  // b.tstop
  419668:	ldr	w0, [sp, #60]
  41966c:	lsl	w1, w0, #10
  419670:	ldr	w0, [sp, #52]
  419674:	orr	w6, w1, w0
  419678:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  41967c:	add	x1, x0, #0xbab
  419680:	adrp	x0, 44e000 <config_parse@plt+0x42e50>
  419684:	add	x5, x0, #0xad8
  419688:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  41968c:	add	x4, x0, #0x4a8
  419690:	mov	w3, #0xa29                 	// #2601
  419694:	mov	x2, x1
  419698:	ldr	w1, [sp, #56]
  41969c:	mov	w0, w6
  4196a0:	bl	40a790 <log_internal_realm@plt>
  4196a4:	b	4196b0 <config_parse@plt+0xe500>
  4196a8:	ldr	w0, [sp, #56]
  4196ac:	cmp	w0, #0x0
  4196b0:	mov	x1, #0x0                   	// #0
  4196b4:	ldr	x0, [sp, #40]
  4196b8:	bl	40b080 <sd_event_source_set_userdata@plt>
  4196bc:	mov	w0, #0x0                   	// #0
  4196c0:	b	4196d8 <config_parse@plt+0xe528>
  4196c4:	ldr	x0, [sp, #40]
  4196c8:	bl	409a90 <sd_event_source_get_event@plt>
  4196cc:	mov	w1, #0x0                   	// #0
  4196d0:	bl	40ade0 <sd_event_exit@plt>
  4196d4:	mov	w0, #0x0                   	// #0
  4196d8:	ldp	x29, x30, [sp], #64
  4196dc:	ret
  4196e0:	stp	x29, x30, [sp, #-208]!
  4196e4:	mov	x29, sp
  4196e8:	str	x0, [sp, #40]
  4196ec:	str	x1, [sp, #32]
  4196f0:	str	x2, [sp, #24]
  4196f4:	adrp	x0, 46f000 <config_parse@plt+0x63e50>
  4196f8:	add	x0, x0, #0xe38
  4196fc:	ldr	x1, [x0]
  419700:	str	x1, [sp, #200]
  419704:	mov	x1, #0x0                   	// #0
  419708:	ldr	x0, [sp, #40]
  41970c:	cmp	x0, #0x0
  419710:	cset	w0, eq  // eq = none
  419714:	and	w0, w0, #0xff
  419718:	and	x0, x0, #0xff
  41971c:	cmp	x0, #0x0
  419720:	b.eq	41974c <config_parse@plt+0xe59c>  // b.none
  419724:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  419728:	add	x1, x0, #0xbab
  41972c:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  419730:	add	x4, x0, #0x4c0
  419734:	mov	w3, #0xa36                 	// #2614
  419738:	mov	x2, x1
  41973c:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  419740:	add	x1, x0, #0x9b0
  419744:	mov	w0, #0x0                   	// #0
  419748:	bl	409d50 <log_assert_failed_realm@plt>
  41974c:	ldr	x0, [sp, #32]
  419750:	cmp	x0, #0x0
  419754:	cset	w0, eq  // eq = none
  419758:	and	w0, w0, #0xff
  41975c:	and	x0, x0, #0xff
  419760:	cmp	x0, #0x0
  419764:	b.eq	419790 <config_parse@plt+0xe5e0>  // b.none
  419768:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  41976c:	add	x1, x0, #0xbab
  419770:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  419774:	add	x4, x0, #0x4c0
  419778:	mov	w3, #0xa37                 	// #2615
  41977c:	mov	x2, x1
  419780:	adrp	x0, 44e000 <config_parse@plt+0x42e50>
  419784:	add	x1, x0, #0xb28
  419788:	mov	w0, #0x0                   	// #0
  41978c:	bl	409d50 <log_assert_failed_realm@plt>
  419790:	ldr	x0, [sp, #24]
  419794:	bl	40bf44 <config_parse@plt+0xd94>
  419798:	str	w0, [sp, #56]
  41979c:	stp	xzr, xzr, [sp, #72]
  4197a0:	stp	xzr, xzr, [sp, #88]
  4197a4:	stp	xzr, xzr, [sp, #104]
  4197a8:	stp	xzr, xzr, [sp, #120]
  4197ac:	stp	xzr, xzr, [sp, #136]
  4197b0:	stp	xzr, xzr, [sp, #152]
  4197b4:	stp	xzr, xzr, [sp, #168]
  4197b8:	stp	xzr, xzr, [sp, #184]
  4197bc:	add	x0, sp, #0x48
  4197c0:	mov	w3, #0x5                   	// #5
  4197c4:	movk	w3, #0x100, lsl #16
  4197c8:	mov	x2, x0
  4197cc:	mov	w1, #0x0                   	// #0
  4197d0:	mov	w0, #0x0                   	// #0
  4197d4:	bl	40a4b0 <waitid@plt>
  4197d8:	cmp	w0, #0x0
  4197dc:	b.ge	41986c <config_parse@plt+0xe6bc>  // b.tcont
  4197e0:	mov	w0, #0x3                   	// #3
  4197e4:	str	w0, [sp, #60]
  4197e8:	bl	40a220 <__errno_location@plt>
  4197ec:	ldr	w0, [x0]
  4197f0:	str	w0, [sp, #64]
  4197f4:	str	wzr, [sp, #68]
  4197f8:	ldr	w0, [sp, #68]
  4197fc:	bl	40b180 <log_get_max_level_realm@plt>
  419800:	mov	w1, w0
  419804:	ldr	w0, [sp, #60]
  419808:	and	w0, w0, #0x7
  41980c:	cmp	w1, w0
  419810:	b.lt	419854 <config_parse@plt+0xe6a4>  // b.tstop
  419814:	ldr	w0, [sp, #68]
  419818:	lsl	w1, w0, #10
  41981c:	ldr	w0, [sp, #60]
  419820:	orr	w6, w1, w0
  419824:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  419828:	add	x1, x0, #0xbab
  41982c:	adrp	x0, 44e000 <config_parse@plt+0x42e50>
  419830:	add	x5, x0, #0xb30
  419834:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  419838:	add	x4, x0, #0x4d0
  41983c:	mov	w3, #0xa3f                 	// #2623
  419840:	mov	x2, x1
  419844:	ldr	w1, [sp, #64]
  419848:	mov	w0, w6
  41984c:	bl	40a790 <log_internal_realm@plt>
  419850:	b	4198c4 <config_parse@plt+0xe714>
  419854:	ldr	w0, [sp, #64]
  419858:	cmp	w0, #0x0
  41985c:	cneg	w0, w0, lt  // lt = tstop
  419860:	and	w0, w0, #0xff
  419864:	neg	w0, w0
  419868:	b	4198c4 <config_parse@plt+0xe714>
  41986c:	ldr	w0, [sp, #88]
  419870:	cmp	w0, #0x0
  419874:	b.eq	4198bc <config_parse@plt+0xe70c>  // b.none
  419878:	ldr	w0, [sp, #88]
  41987c:	ldr	w1, [sp, #56]
  419880:	cmp	w1, w0
  419884:	b.ne	41989c <config_parse@plt+0xe6ec>  // b.any
  419888:	ldr	x0, [sp, #40]
  41988c:	bl	409a90 <sd_event_source_get_event@plt>
  419890:	mov	w1, #0x0                   	// #0
  419894:	bl	40ade0 <sd_event_exit@plt>
  419898:	b	4198c0 <config_parse@plt+0xe710>
  41989c:	ldr	w0, [sp, #88]
  4198a0:	mov	w1, w0
  4198a4:	add	x0, sp, #0x48
  4198a8:	mov	w3, #0x5                   	// #5
  4198ac:	mov	x2, x0
  4198b0:	mov	w0, #0x1                   	// #1
  4198b4:	bl	40a4b0 <waitid@plt>
  4198b8:	b	41979c <config_parse@plt+0xe5ec>
  4198bc:	nop
  4198c0:	mov	w0, #0x0                   	// #0
  4198c4:	mov	w1, w0
  4198c8:	adrp	x0, 46f000 <config_parse@plt+0x63e50>
  4198cc:	add	x0, x0, #0xe38
  4198d0:	ldr	x2, [sp, #200]
  4198d4:	ldr	x0, [x0]
  4198d8:	eor	x0, x2, x0
  4198dc:	cmp	x0, #0x0
  4198e0:	b.eq	4198e8 <config_parse@plt+0xe738>  // b.none
  4198e4:	bl	40a440 <__stack_chk_fail@plt>
  4198e8:	mov	w0, w1
  4198ec:	ldp	x29, x30, [sp], #208
  4198f0:	ret
  4198f4:	stp	x29, x30, [sp, #-80]!
  4198f8:	mov	x29, sp
  4198fc:	str	x0, [sp, #40]
  419900:	str	x1, [sp, #32]
  419904:	str	x2, [sp, #24]
  419908:	ldr	x0, [sp, #40]
  41990c:	cmp	x0, #0x0
  419910:	cset	w0, eq  // eq = none
  419914:	and	w0, w0, #0xff
  419918:	and	x0, x0, #0xff
  41991c:	cmp	x0, #0x0
  419920:	b.eq	41994c <config_parse@plt+0xe79c>  // b.none
  419924:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  419928:	add	x1, x0, #0xbab
  41992c:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  419930:	add	x4, x0, #0x4e0
  419934:	mov	w3, #0xa53                 	// #2643
  419938:	mov	x2, x1
  41993c:	adrp	x0, 44e000 <config_parse@plt+0x42e50>
  419940:	add	x1, x0, #0xf0
  419944:	mov	w0, #0x0                   	// #0
  419948:	bl	409d50 <log_assert_failed_realm@plt>
  41994c:	ldr	x0, [sp, #32]
  419950:	bl	40bf44 <config_parse@plt+0xd94>
  419954:	str	w0, [sp, #52]
  419958:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  41995c:	add	x0, x0, #0x360
  419960:	ldr	w0, [x0]
  419964:	cmp	w0, #0x0
  419968:	b.le	4199fc <config_parse@plt+0xe84c>
  41996c:	mov	w0, #0x6                   	// #6
  419970:	str	w0, [sp, #68]
  419974:	str	wzr, [sp, #72]
  419978:	str	wzr, [sp, #76]
  41997c:	ldr	w0, [sp, #76]
  419980:	bl	40b180 <log_get_max_level_realm@plt>
  419984:	mov	w1, w0
  419988:	ldr	w0, [sp, #68]
  41998c:	and	w0, w0, #0x7
  419990:	cmp	w1, w0
  419994:	b.lt	4199d8 <config_parse@plt+0xe828>  // b.tstop
  419998:	ldr	w0, [sp, #76]
  41999c:	lsl	w1, w0, #10
  4199a0:	ldr	w0, [sp, #68]
  4199a4:	orr	w6, w1, w0
  4199a8:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  4199ac:	add	x1, x0, #0xbab
  4199b0:	adrp	x0, 44e000 <config_parse@plt+0x42e50>
  4199b4:	add	x5, x0, #0xb48
  4199b8:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  4199bc:	add	x4, x0, #0x4f0
  4199c0:	mov	w3, #0xa58                 	// #2648
  4199c4:	mov	x2, x1
  4199c8:	ldr	w1, [sp, #72]
  4199cc:	mov	w0, w6
  4199d0:	bl	40a790 <log_internal_realm@plt>
  4199d4:	b	4199e0 <config_parse@plt+0xe830>
  4199d8:	ldr	w0, [sp, #72]
  4199dc:	cmp	w0, #0x0
  4199e0:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  4199e4:	add	x0, x0, #0x360
  4199e8:	ldr	w0, [x0]
  4199ec:	mov	w1, w0
  4199f0:	ldr	w0, [sp, #52]
  4199f4:	bl	409520 <kill@plt>
  4199f8:	b	419a84 <config_parse@plt+0xe8d4>
  4199fc:	mov	w0, #0x6                   	// #6
  419a00:	str	w0, [sp, #56]
  419a04:	str	wzr, [sp, #60]
  419a08:	str	wzr, [sp, #64]
  419a0c:	ldr	w0, [sp, #64]
  419a10:	bl	40b180 <log_get_max_level_realm@plt>
  419a14:	mov	w1, w0
  419a18:	ldr	w0, [sp, #56]
  419a1c:	and	w0, w0, #0x7
  419a20:	cmp	w1, w0
  419a24:	b.lt	419a68 <config_parse@plt+0xe8b8>  // b.tstop
  419a28:	ldr	w0, [sp, #64]
  419a2c:	lsl	w1, w0, #10
  419a30:	ldr	w0, [sp, #56]
  419a34:	orr	w6, w1, w0
  419a38:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  419a3c:	add	x1, x0, #0xbab
  419a40:	adrp	x0, 44e000 <config_parse@plt+0x42e50>
  419a44:	add	x5, x0, #0xb88
  419a48:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  419a4c:	add	x4, x0, #0x4f0
  419a50:	mov	w3, #0xa5b                 	// #2651
  419a54:	mov	x2, x1
  419a58:	ldr	w1, [sp, #60]
  419a5c:	mov	w0, w6
  419a60:	bl	40a790 <log_internal_realm@plt>
  419a64:	b	419a70 <config_parse@plt+0xe8c0>
  419a68:	ldr	w0, [sp, #60]
  419a6c:	cmp	w0, #0x0
  419a70:	ldr	x0, [sp, #40]
  419a74:	bl	409cd0 <sd_bus_message_get_bus@plt>
  419a78:	bl	40a680 <sd_bus_get_event@plt>
  419a7c:	mov	w1, #0x0                   	// #0
  419a80:	bl	40ade0 <sd_event_exit@plt>
  419a84:	mov	w0, #0x0                   	// #0
  419a88:	ldp	x29, x30, [sp], #80
  419a8c:	ret
  419a90:	stp	x29, x30, [sp, #-128]!
  419a94:	mov	x29, sp
  419a98:	stp	x19, x20, [sp, #16]
  419a9c:	adrp	x0, 46f000 <config_parse@plt+0x63e50>
  419aa0:	add	x0, x0, #0xe38
  419aa4:	ldr	x1, [x0]
  419aa8:	str	x1, [sp, #120]
  419aac:	mov	x1, #0x0                   	// #0
  419ab0:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  419ab4:	add	x0, x0, #0x240
  419ab8:	ldr	x0, [x0]
  419abc:	cmp	x0, #0x0
  419ac0:	b.eq	419b54 <config_parse@plt+0xe9a4>  // b.none
  419ac4:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  419ac8:	add	x0, x0, #0x238
  419acc:	ldr	x0, [x0]
  419ad0:	cmp	x0, #0x0
  419ad4:	b.ne	419b54 <config_parse@plt+0xe9a4>  // b.any
  419ad8:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  419adc:	add	x0, x0, #0x288
  419ae0:	ldr	x0, [x0]
  419ae4:	cmp	x0, #0x0
  419ae8:	b.eq	419b54 <config_parse@plt+0xe9a4>  // b.none
  419aec:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  419af0:	add	x0, x0, #0x288
  419af4:	ldr	x0, [x0]
  419af8:	mov	x2, #0xffffffffffffffff    	// #-1
  419afc:	mov	x1, x0
  419b00:	adrp	x0, 44e000 <config_parse@plt+0x42e50>
  419b04:	add	x0, x0, #0xbb8
  419b08:	bl	40a4f0 <path_join_internal@plt>
  419b0c:	mov	x1, x0
  419b10:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  419b14:	add	x0, x0, #0x238
  419b18:	str	x1, [x0]
  419b1c:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  419b20:	add	x0, x0, #0x238
  419b24:	ldr	x0, [x0]
  419b28:	cmp	x0, #0x0
  419b2c:	b.ne	419b54 <config_parse@plt+0xe9a4>  // b.any
  419b30:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  419b34:	add	x1, x0, #0xbab
  419b38:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  419b3c:	add	x3, x0, #0x500
  419b40:	mov	w2, #0xa6d                 	// #2669
  419b44:	mov	w0, #0x0                   	// #0
  419b48:	bl	40b0b0 <log_oom_internal@plt>
  419b4c:	mov	w19, w0
  419b50:	b	41a214 <config_parse@plt+0xf064>
  419b54:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  419b58:	add	x0, x0, #0x328
  419b5c:	ldr	x0, [x0]
  419b60:	cmp	x0, #0x0
  419b64:	b.ne	419f88 <config_parse@plt+0xedd8>  // b.any
  419b68:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  419b6c:	add	x0, x0, #0x238
  419b70:	ldr	x0, [x0]
  419b74:	cmp	x0, #0x0
  419b78:	b.ne	419f88 <config_parse@plt+0xedd8>  // b.any
  419b7c:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  419b80:	add	x0, x0, #0x288
  419b84:	ldr	x0, [x0]
  419b88:	cmp	x0, #0x0
  419b8c:	b.eq	419e28 <config_parse@plt+0xec78>  // b.none
  419b90:	str	xzr, [sp, #104]
  419b94:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  419b98:	add	x0, x0, #0x288
  419b9c:	ldr	x0, [x0]
  419ba0:	add	x1, sp, #0x68
  419ba4:	mov	x2, x1
  419ba8:	mov	x1, x0
  419bac:	mov	w0, #0x0                   	// #0
  419bb0:	bl	409650 <image_find@plt>
  419bb4:	str	w0, [sp, #40]
  419bb8:	ldr	w0, [sp, #40]
  419bbc:	cmn	w0, #0x2
  419bc0:	b.ne	419c64 <config_parse@plt+0xeab4>  // b.any
  419bc4:	mov	w0, #0x3                   	// #3
  419bc8:	str	w0, [sp, #68]
  419bcc:	ldr	w0, [sp, #40]
  419bd0:	str	w0, [sp, #72]
  419bd4:	str	wzr, [sp, #76]
  419bd8:	ldr	w0, [sp, #76]
  419bdc:	bl	40b180 <log_get_max_level_realm@plt>
  419be0:	mov	w1, w0
  419be4:	ldr	w0, [sp, #68]
  419be8:	and	w0, w0, #0x7
  419bec:	cmp	w1, w0
  419bf0:	b.lt	419c48 <config_parse@plt+0xea98>  // b.tstop
  419bf4:	ldr	w0, [sp, #76]
  419bf8:	lsl	w1, w0, #10
  419bfc:	ldr	w0, [sp, #68]
  419c00:	orr	w7, w1, w0
  419c04:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  419c08:	add	x1, x0, #0xbab
  419c0c:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  419c10:	add	x0, x0, #0x288
  419c14:	ldr	x0, [x0]
  419c18:	mov	x6, x0
  419c1c:	adrp	x0, 44e000 <config_parse@plt+0x42e50>
  419c20:	add	x5, x0, #0xbd0
  419c24:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  419c28:	add	x4, x0, #0x500
  419c2c:	mov	w3, #0xa76                 	// #2678
  419c30:	mov	x2, x1
  419c34:	ldr	w1, [sp, #72]
  419c38:	mov	w0, w7
  419c3c:	bl	40a790 <log_internal_realm@plt>
  419c40:	mov	w19, w0
  419c44:	b	419c5c <config_parse@plt+0xeaac>
  419c48:	ldr	w0, [sp, #72]
  419c4c:	cmp	w0, #0x0
  419c50:	cneg	w0, w0, lt  // lt = tstop
  419c54:	and	w0, w0, #0xff
  419c58:	neg	w19, w0
  419c5c:	mov	w20, #0x0                   	// #0
  419c60:	b	419e14 <config_parse@plt+0xec64>
  419c64:	ldr	w0, [sp, #40]
  419c68:	cmp	w0, #0x0
  419c6c:	b.ge	419d10 <config_parse@plt+0xeb60>  // b.tcont
  419c70:	mov	w0, #0x3                   	// #3
  419c74:	str	w0, [sp, #56]
  419c78:	ldr	w0, [sp, #40]
  419c7c:	str	w0, [sp, #60]
  419c80:	str	wzr, [sp, #64]
  419c84:	ldr	w0, [sp, #64]
  419c88:	bl	40b180 <log_get_max_level_realm@plt>
  419c8c:	mov	w1, w0
  419c90:	ldr	w0, [sp, #56]
  419c94:	and	w0, w0, #0x7
  419c98:	cmp	w1, w0
  419c9c:	b.lt	419cf4 <config_parse@plt+0xeb44>  // b.tstop
  419ca0:	ldr	w0, [sp, #64]
  419ca4:	lsl	w1, w0, #10
  419ca8:	ldr	w0, [sp, #56]
  419cac:	orr	w7, w1, w0
  419cb0:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  419cb4:	add	x1, x0, #0xbab
  419cb8:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  419cbc:	add	x0, x0, #0x288
  419cc0:	ldr	x0, [x0]
  419cc4:	mov	x6, x0
  419cc8:	adrp	x0, 44e000 <config_parse@plt+0x42e50>
  419ccc:	add	x5, x0, #0xbf0
  419cd0:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  419cd4:	add	x4, x0, #0x500
  419cd8:	mov	w3, #0xa78                 	// #2680
  419cdc:	mov	x2, x1
  419ce0:	ldr	w1, [sp, #60]
  419ce4:	mov	w0, w7
  419ce8:	bl	40a790 <log_internal_realm@plt>
  419cec:	mov	w19, w0
  419cf0:	b	419d08 <config_parse@plt+0xeb58>
  419cf4:	ldr	w0, [sp, #60]
  419cf8:	cmp	w0, #0x0
  419cfc:	cneg	w0, w0, lt  // lt = tstop
  419d00:	and	w0, w0, #0xff
  419d04:	neg	w19, w0
  419d08:	mov	w20, #0x0                   	// #0
  419d0c:	b	419e14 <config_parse@plt+0xec64>
  419d10:	strb	wzr, [sp, #39]
  419d14:	ldr	x0, [sp, #104]
  419d18:	ldr	w0, [x0, #4]
  419d1c:	sub	w0, w0, #0x2
  419d20:	cmp	w0, #0x1
  419d24:	b.hi	419d30 <config_parse@plt+0xeb80>  // b.pmore
  419d28:	mov	w0, #0x1                   	// #1
  419d2c:	strb	w0, [sp, #39]
  419d30:	nop
  419d34:	ldrb	w0, [sp, #39]
  419d38:	cmp	w0, #0x0
  419d3c:	b.eq	419d60 <config_parse@plt+0xebb0>  // b.none
  419d40:	ldr	x0, [sp, #104]
  419d44:	ldr	x0, [x0, #16]
  419d48:	mov	x1, x0
  419d4c:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  419d50:	add	x0, x0, #0x328
  419d54:	bl	4099f0 <free_and_strdup@plt>
  419d58:	str	w0, [sp, #40]
  419d5c:	b	419d7c <config_parse@plt+0xebcc>
  419d60:	ldr	x0, [sp, #104]
  419d64:	ldr	x0, [x0, #16]
  419d68:	mov	x1, x0
  419d6c:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  419d70:	add	x0, x0, #0x238
  419d74:	bl	4099f0 <free_and_strdup@plt>
  419d78:	str	w0, [sp, #40]
  419d7c:	ldr	w0, [sp, #40]
  419d80:	cmp	w0, #0x0
  419d84:	b.ge	419db0 <config_parse@plt+0xec00>  // b.tcont
  419d88:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  419d8c:	add	x1, x0, #0xbab
  419d90:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  419d94:	add	x3, x0, #0x500
  419d98:	mov	w2, #0xa7f                 	// #2687
  419d9c:	mov	w0, #0x0                   	// #0
  419da0:	bl	40b0b0 <log_oom_internal@plt>
  419da4:	mov	w19, w0
  419da8:	mov	w20, #0x0                   	// #0
  419dac:	b	419e14 <config_parse@plt+0xec64>
  419db0:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  419db4:	add	x0, x0, #0x2b8
  419db8:	ldrb	w0, [x0]
  419dbc:	eor	w0, w0, #0x1
  419dc0:	and	w0, w0, #0xff
  419dc4:	cmp	w0, #0x0
  419dc8:	b.eq	419e10 <config_parse@plt+0xec60>  // b.none
  419dcc:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  419dd0:	add	x0, x0, #0x2b1
  419dd4:	ldrb	w0, [x0]
  419dd8:	cmp	w0, #0x0
  419ddc:	b.ne	419df0 <config_parse@plt+0xec40>  // b.any
  419de0:	ldr	x0, [sp, #104]
  419de4:	ldrb	w0, [x0, #24]
  419de8:	cmp	w0, #0x0
  419dec:	b.eq	419df8 <config_parse@plt+0xec48>  // b.none
  419df0:	mov	w0, #0x1                   	// #1
  419df4:	b	419dfc <config_parse@plt+0xec4c>
  419df8:	mov	w0, #0x0                   	// #0
  419dfc:	and	w0, w0, #0x1
  419e00:	and	w1, w0, #0xff
  419e04:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  419e08:	add	x0, x0, #0x2b1
  419e0c:	strb	w1, [x0]
  419e10:	mov	w20, #0x1                   	// #1
  419e14:	add	x0, sp, #0x68
  419e18:	bl	40bd7c <config_parse@plt+0xbcc>
  419e1c:	cmp	w20, #0x1
  419e20:	b.ne	41a214 <config_parse@plt+0xf064>  // b.any
  419e24:	b	419ed0 <config_parse@plt+0xed20>
  419e28:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  419e2c:	add	x0, x0, #0x238
  419e30:	bl	40a620 <safe_getcwd@plt>
  419e34:	str	w0, [sp, #40]
  419e38:	ldr	w0, [sp, #40]
  419e3c:	cmp	w0, #0x0
  419e40:	b.ge	419ed0 <config_parse@plt+0xed20>  // b.tcont
  419e44:	mov	w0, #0x3                   	// #3
  419e48:	str	w0, [sp, #44]
  419e4c:	ldr	w0, [sp, #40]
  419e50:	str	w0, [sp, #48]
  419e54:	str	wzr, [sp, #52]
  419e58:	ldr	w0, [sp, #52]
  419e5c:	bl	40b180 <log_get_max_level_realm@plt>
  419e60:	mov	w1, w0
  419e64:	ldr	w0, [sp, #44]
  419e68:	and	w0, w0, #0x7
  419e6c:	cmp	w1, w0
  419e70:	b.lt	419eb8 <config_parse@plt+0xed08>  // b.tstop
  419e74:	ldr	w0, [sp, #52]
  419e78:	lsl	w1, w0, #10
  419e7c:	ldr	w0, [sp, #44]
  419e80:	orr	w6, w1, w0
  419e84:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  419e88:	add	x1, x0, #0xbab
  419e8c:	adrp	x0, 44e000 <config_parse@plt+0x42e50>
  419e90:	add	x5, x0, #0xc20
  419e94:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  419e98:	add	x4, x0, #0x500
  419e9c:	mov	w3, #0xa86                 	// #2694
  419ea0:	mov	x2, x1
  419ea4:	ldr	w1, [sp, #48]
  419ea8:	mov	w0, w6
  419eac:	bl	40a790 <log_internal_realm@plt>
  419eb0:	mov	w19, w0
  419eb4:	b	41a214 <config_parse@plt+0xf064>
  419eb8:	ldr	w0, [sp, #48]
  419ebc:	cmp	w0, #0x0
  419ec0:	cneg	w0, w0, lt  // lt = tstop
  419ec4:	and	w0, w0, #0xff
  419ec8:	neg	w19, w0
  419ecc:	b	41a214 <config_parse@plt+0xf064>
  419ed0:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  419ed4:	add	x0, x0, #0x238
  419ed8:	ldr	x0, [x0]
  419edc:	cmp	x0, #0x0
  419ee0:	b.ne	419f88 <config_parse@plt+0xedd8>  // b.any
  419ee4:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  419ee8:	add	x0, x0, #0x328
  419eec:	ldr	x0, [x0]
  419ef0:	cmp	x0, #0x0
  419ef4:	b.ne	419f88 <config_parse@plt+0xedd8>  // b.any
  419ef8:	mov	w0, #0x3                   	// #3
  419efc:	str	w0, [sp, #80]
  419f00:	mov	w0, #0x16                  	// #22
  419f04:	movk	w0, #0x4000, lsl #16
  419f08:	str	w0, [sp, #84]
  419f0c:	str	wzr, [sp, #88]
  419f10:	ldr	w0, [sp, #88]
  419f14:	bl	40b180 <log_get_max_level_realm@plt>
  419f18:	mov	w1, w0
  419f1c:	ldr	w0, [sp, #80]
  419f20:	and	w0, w0, #0x7
  419f24:	cmp	w1, w0
  419f28:	b.lt	419f70 <config_parse@plt+0xedc0>  // b.tstop
  419f2c:	ldr	w0, [sp, #88]
  419f30:	lsl	w1, w0, #10
  419f34:	ldr	w0, [sp, #80]
  419f38:	orr	w6, w1, w0
  419f3c:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  419f40:	add	x1, x0, #0xbab
  419f44:	adrp	x0, 44e000 <config_parse@plt+0x42e50>
  419f48:	add	x5, x0, #0xc50
  419f4c:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  419f50:	add	x4, x0, #0x500
  419f54:	mov	w3, #0xa8a                 	// #2698
  419f58:	mov	x2, x1
  419f5c:	ldr	w1, [sp, #84]
  419f60:	mov	w0, w6
  419f64:	bl	40a790 <log_internal_realm@plt>
  419f68:	mov	w19, w0
  419f6c:	b	41a214 <config_parse@plt+0xf064>
  419f70:	ldr	w0, [sp, #84]
  419f74:	cmp	w0, #0x0
  419f78:	cneg	w0, w0, lt  // lt = tstop
  419f7c:	and	w0, w0, #0xff
  419f80:	neg	w19, w0
  419f84:	b	41a214 <config_parse@plt+0xf064>
  419f88:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  419f8c:	add	x0, x0, #0x288
  419f90:	ldr	x0, [x0]
  419f94:	cmp	x0, #0x0
  419f98:	b.ne	41a210 <config_parse@plt+0xf060>  // b.any
  419f9c:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  419fa0:	add	x0, x0, #0x238
  419fa4:	ldr	x0, [x0]
  419fa8:	cmp	x0, #0x0
  419fac:	b.eq	419ff0 <config_parse@plt+0xee40>  // b.none
  419fb0:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  419fb4:	add	x0, x0, #0x238
  419fb8:	ldr	x2, [x0]
  419fbc:	adrp	x0, 44c000 <config_parse@plt+0x40e50>
  419fc0:	add	x1, x0, #0x528
  419fc4:	mov	x0, x2
  419fc8:	bl	409aa0 <path_equal@plt>
  419fcc:	and	w0, w0, #0xff
  419fd0:	cmp	w0, #0x0
  419fd4:	b.eq	419ff0 <config_parse@plt+0xee40>  // b.none
  419fd8:	bl	40ae80 <gethostname_malloc@plt>
  419fdc:	mov	x1, x0
  419fe0:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  419fe4:	add	x0, x0, #0x288
  419fe8:	str	x1, [x0]
  419fec:	b	41a084 <config_parse@plt+0xeed4>
  419ff0:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  419ff4:	add	x0, x0, #0x328
  419ff8:	ldr	x0, [x0]
  419ffc:	cmp	x0, #0x0
  41a000:	b.eq	41a060 <config_parse@plt+0xeeb0>  // b.none
  41a004:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  41a008:	add	x0, x0, #0x328
  41a00c:	ldr	x0, [x0]
  41a010:	bl	40a490 <basename@plt>
  41a014:	bl	40ab10 <strdup@plt>
  41a018:	mov	x1, x0
  41a01c:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  41a020:	add	x0, x0, #0x288
  41a024:	str	x1, [x0]
  41a028:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  41a02c:	add	x0, x0, #0x288
  41a030:	ldr	x2, [x0]
  41a034:	adrp	x0, 44e000 <config_parse@plt+0x42e50>
  41a038:	add	x1, x0, #0xc80
  41a03c:	mov	x0, x2
  41a040:	bl	40a910 <endswith@plt>
  41a044:	str	x0, [sp, #112]
  41a048:	ldr	x0, [sp, #112]
  41a04c:	cmp	x0, #0x0
  41a050:	b.eq	41a084 <config_parse@plt+0xeed4>  // b.none
  41a054:	ldr	x0, [sp, #112]
  41a058:	strb	wzr, [x0]
  41a05c:	b	41a084 <config_parse@plt+0xeed4>
  41a060:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  41a064:	add	x0, x0, #0x238
  41a068:	ldr	x0, [x0]
  41a06c:	bl	40a490 <basename@plt>
  41a070:	bl	40ab10 <strdup@plt>
  41a074:	mov	x1, x0
  41a078:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  41a07c:	add	x0, x0, #0x288
  41a080:	str	x1, [x0]
  41a084:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  41a088:	add	x0, x0, #0x288
  41a08c:	ldr	x0, [x0]
  41a090:	cmp	x0, #0x0
  41a094:	b.ne	41a0bc <config_parse@plt+0xef0c>  // b.any
  41a098:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  41a09c:	add	x1, x0, #0xbab
  41a0a0:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  41a0a4:	add	x3, x0, #0x500
  41a0a8:	mov	w2, #0xa9e                 	// #2718
  41a0ac:	mov	w0, #0x0                   	// #0
  41a0b0:	bl	40b0b0 <log_oom_internal@plt>
  41a0b4:	mov	w19, w0
  41a0b8:	b	41a214 <config_parse@plt+0xf064>
  41a0bc:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  41a0c0:	add	x0, x0, #0x288
  41a0c4:	ldr	x0, [x0]
  41a0c8:	bl	4096e0 <hostname_cleanup@plt>
  41a0cc:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  41a0d0:	add	x0, x0, #0x288
  41a0d4:	ldr	x0, [x0]
  41a0d8:	mov	w1, #0x0                   	// #0
  41a0dc:	bl	409c50 <hostname_is_valid@plt>
  41a0e0:	and	w0, w0, #0xff
  41a0e4:	eor	w0, w0, #0x1
  41a0e8:	and	w0, w0, #0xff
  41a0ec:	cmp	w0, #0x0
  41a0f0:	b.eq	41a184 <config_parse@plt+0xefd4>  // b.none
  41a0f4:	mov	w0, #0x3                   	// #3
  41a0f8:	str	w0, [sp, #92]
  41a0fc:	mov	w0, #0x16                  	// #22
  41a100:	movk	w0, #0x4000, lsl #16
  41a104:	str	w0, [sp, #96]
  41a108:	str	wzr, [sp, #100]
  41a10c:	ldr	w0, [sp, #100]
  41a110:	bl	40b180 <log_get_max_level_realm@plt>
  41a114:	mov	w1, w0
  41a118:	ldr	w0, [sp, #92]
  41a11c:	and	w0, w0, #0x7
  41a120:	cmp	w1, w0
  41a124:	b.lt	41a16c <config_parse@plt+0xefbc>  // b.tstop
  41a128:	ldr	w0, [sp, #100]
  41a12c:	lsl	w1, w0, #10
  41a130:	ldr	w0, [sp, #92]
  41a134:	orr	w6, w1, w0
  41a138:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  41a13c:	add	x1, x0, #0xbab
  41a140:	adrp	x0, 44e000 <config_parse@plt+0x42e50>
  41a144:	add	x5, x0, #0xc88
  41a148:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  41a14c:	add	x4, x0, #0x500
  41a150:	mov	w3, #0xaa2                 	// #2722
  41a154:	mov	x2, x1
  41a158:	ldr	w1, [sp, #96]
  41a15c:	mov	w0, w6
  41a160:	bl	40a790 <log_internal_realm@plt>
  41a164:	mov	w19, w0
  41a168:	b	41a214 <config_parse@plt+0xf064>
  41a16c:	ldr	w0, [sp, #96]
  41a170:	cmp	w0, #0x0
  41a174:	cneg	w0, w0, lt  // lt = tstop
  41a178:	and	w0, w0, #0xff
  41a17c:	neg	w19, w0
  41a180:	b	41a214 <config_parse@plt+0xf064>
  41a184:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  41a188:	add	x0, x0, #0x2b8
  41a18c:	ldrb	w0, [x0]
  41a190:	cmp	w0, #0x0
  41a194:	b.eq	41a210 <config_parse@plt+0xf060>  // b.none
  41a198:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  41a19c:	add	x0, x0, #0x288
  41a1a0:	ldr	x19, [x0]
  41a1a4:	bl	40bfa0 <config_parse@plt+0xdf0>
  41a1a8:	add	x4, sp, #0x68
  41a1ac:	mov	x3, x0
  41a1b0:	mov	x2, x19
  41a1b4:	adrp	x0, 44e000 <config_parse@plt+0x42e50>
  41a1b8:	add	x1, x0, #0xcc8
  41a1bc:	mov	x0, x4
  41a1c0:	bl	40ac00 <asprintf@plt>
  41a1c4:	cmp	w0, #0x0
  41a1c8:	b.ge	41a1f0 <config_parse@plt+0xf040>  // b.tcont
  41a1cc:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  41a1d0:	add	x1, x0, #0xbab
  41a1d4:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  41a1d8:	add	x3, x0, #0x500
  41a1dc:	mov	w2, #0xaad                 	// #2733
  41a1e0:	mov	w0, #0x0                   	// #0
  41a1e4:	bl	40b0b0 <log_oom_internal@plt>
  41a1e8:	mov	w19, w0
  41a1ec:	b	41a214 <config_parse@plt+0xf064>
  41a1f0:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  41a1f4:	add	x0, x0, #0x288
  41a1f8:	ldr	x0, [x0]
  41a1fc:	bl	40ad70 <free@plt>
  41a200:	ldr	x1, [sp, #104]
  41a204:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  41a208:	add	x0, x0, #0x288
  41a20c:	str	x1, [x0]
  41a210:	mov	w19, #0x0                   	// #0
  41a214:	mov	w1, w19
  41a218:	adrp	x0, 46f000 <config_parse@plt+0x63e50>
  41a21c:	add	x0, x0, #0xe38
  41a220:	ldr	x2, [sp, #120]
  41a224:	ldr	x0, [x0]
  41a228:	eor	x0, x2, x0
  41a22c:	cmp	x0, #0x0
  41a230:	b.eq	41a238 <config_parse@plt+0xf088>  // b.none
  41a234:	bl	40a440 <__stack_chk_fail@plt>
  41a238:	mov	w0, w1
  41a23c:	ldp	x19, x20, [sp, #16]
  41a240:	ldp	x29, x30, [sp], #128
  41a244:	ret
  41a248:	stp	x29, x30, [sp, #-64]!
  41a24c:	mov	x29, sp
  41a250:	str	x0, [sp, #24]
  41a254:	str	w1, [sp, #20]
  41a258:	adrp	x0, 46f000 <config_parse@plt+0x63e50>
  41a25c:	add	x0, x0, #0xe38
  41a260:	ldr	x1, [x0]
  41a264:	str	x1, [sp, #56]
  41a268:	mov	x1, #0x0                   	// #0
  41a26c:	ldr	x0, [sp, #24]
  41a270:	cmp	x0, #0x0
  41a274:	cset	w0, eq  // eq = none
  41a278:	and	w0, w0, #0xff
  41a27c:	and	x0, x0, #0xff
  41a280:	cmp	x0, #0x0
  41a284:	b.eq	41a2b0 <config_parse@plt+0xf100>  // b.none
  41a288:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  41a28c:	add	x1, x0, #0xbab
  41a290:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  41a294:	add	x4, x0, #0x510
  41a298:	mov	w3, #0xabb                 	// #2747
  41a29c:	mov	x2, x1
  41a2a0:	adrp	x0, 44d000 <config_parse@plt+0x41e50>
  41a2a4:	add	x1, x0, #0x4c0
  41a2a8:	mov	w0, #0x0                   	// #0
  41a2ac:	bl	409d50 <log_assert_failed_realm@plt>
  41a2b0:	ldr	x0, [sp, #24]
  41a2b4:	ldr	x0, [x0]
  41a2b8:	cmp	x0, #0x0
  41a2bc:	b.ne	41a2c8 <config_parse@plt+0xf118>  // b.any
  41a2c0:	mov	w0, #0x0                   	// #0
  41a2c4:	b	41a3b0 <config_parse@plt+0xf200>
  41a2c8:	ldr	x0, [sp, #24]
  41a2cc:	ldr	x0, [x0]
  41a2d0:	add	x1, sp, #0x30
  41a2d4:	mov	x4, #0x0                   	// #0
  41a2d8:	mov	x3, x1
  41a2dc:	ldr	w2, [sp, #20]
  41a2e0:	mov	x1, #0x0                   	// #0
  41a2e4:	bl	409930 <chase_symlinks@plt>
  41a2e8:	str	w0, [sp, #32]
  41a2ec:	ldr	w0, [sp, #32]
  41a2f0:	cmp	w0, #0x0
  41a2f4:	b.ge	41a38c <config_parse@plt+0xf1dc>  // b.tcont
  41a2f8:	mov	w0, #0x3                   	// #3
  41a2fc:	str	w0, [sp, #36]
  41a300:	ldr	w0, [sp, #32]
  41a304:	str	w0, [sp, #40]
  41a308:	str	wzr, [sp, #44]
  41a30c:	ldr	w0, [sp, #44]
  41a310:	bl	40b180 <log_get_max_level_realm@plt>
  41a314:	mov	w1, w0
  41a318:	ldr	w0, [sp, #36]
  41a31c:	and	w0, w0, #0x7
  41a320:	cmp	w1, w0
  41a324:	b.lt	41a374 <config_parse@plt+0xf1c4>  // b.tstop
  41a328:	ldr	w0, [sp, #44]
  41a32c:	lsl	w1, w0, #10
  41a330:	ldr	w0, [sp, #36]
  41a334:	orr	w7, w1, w0
  41a338:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  41a33c:	add	x1, x0, #0xbab
  41a340:	ldr	x0, [sp, #24]
  41a344:	ldr	x0, [x0]
  41a348:	mov	x6, x0
  41a34c:	adrp	x0, 44e000 <config_parse@plt+0x42e50>
  41a350:	add	x5, x0, #0xcd8
  41a354:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  41a358:	add	x4, x0, #0x530
  41a35c:	mov	w3, #0xac2                 	// #2754
  41a360:	mov	x2, x1
  41a364:	ldr	w1, [sp, #40]
  41a368:	mov	w0, w7
  41a36c:	bl	40a790 <log_internal_realm@plt>
  41a370:	b	41a3b0 <config_parse@plt+0xf200>
  41a374:	ldr	w0, [sp, #40]
  41a378:	cmp	w0, #0x0
  41a37c:	cneg	w0, w0, lt  // lt = tstop
  41a380:	and	w0, w0, #0xff
  41a384:	neg	w0, w0
  41a388:	b	41a3b0 <config_parse@plt+0xf200>
  41a38c:	ldr	x0, [sp, #24]
  41a390:	ldr	x0, [x0]
  41a394:	bl	40ad70 <free@plt>
  41a398:	ldr	x1, [sp, #48]
  41a39c:	ldr	x0, [sp, #24]
  41a3a0:	str	x1, [x0]
  41a3a4:	str	xzr, [sp, #48]
  41a3a8:	mov	w0, #0x0                   	// #0
  41a3ac:	nop
  41a3b0:	mov	w1, w0
  41a3b4:	adrp	x0, 46f000 <config_parse@plt+0x63e50>
  41a3b8:	add	x0, x0, #0xe38
  41a3bc:	ldr	x2, [sp, #56]
  41a3c0:	ldr	x0, [x0]
  41a3c4:	eor	x0, x2, x0
  41a3c8:	cmp	x0, #0x0
  41a3cc:	b.eq	41a3d4 <config_parse@plt+0xf224>  // b.none
  41a3d0:	bl	40a440 <__stack_chk_fail@plt>
  41a3d4:	mov	w0, w1
  41a3d8:	ldp	x29, x30, [sp], #64
  41a3dc:	ret
  41a3e0:	stp	x29, x30, [sp, #-208]!
  41a3e4:	mov	x29, sp
  41a3e8:	str	x0, [sp, #24]
  41a3ec:	adrp	x0, 46f000 <config_parse@plt+0x63e50>
  41a3f0:	add	x0, x0, #0xe38
  41a3f4:	ldr	x1, [x0]
  41a3f8:	str	x1, [sp, #200]
  41a3fc:	mov	x1, #0x0                   	// #0
  41a400:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  41a404:	add	x0, x0, #0x358
  41a408:	ldr	w0, [x0]
  41a40c:	cmp	w0, #0x0
  41a410:	b.ne	41a428 <config_parse@plt+0xf278>  // b.any
  41a414:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  41a418:	add	x0, x0, #0x50
  41a41c:	str	wzr, [x0]
  41a420:	mov	w0, #0x0                   	// #0
  41a424:	b	41a670 <config_parse@plt+0xf4c0>
  41a428:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  41a42c:	add	x0, x0, #0x50
  41a430:	ldr	w0, [x0]
  41a434:	cmn	w0, #0x1
  41a438:	b.ne	41a5bc <config_parse@plt+0xf40c>  // b.any
  41a43c:	add	x0, sp, #0x48
  41a440:	mov	x1, x0
  41a444:	ldr	x0, [sp, #24]
  41a448:	bl	44a8a8 <config_parse@plt+0x3f6f8>
  41a44c:	str	w0, [sp, #32]
  41a450:	ldr	w0, [sp, #32]
  41a454:	cmp	w0, #0x0
  41a458:	b.ge	41a4ec <config_parse@plt+0xf33c>  // b.tcont
  41a45c:	mov	w0, #0x3                   	// #3
  41a460:	str	w0, [sp, #48]
  41a464:	bl	40a220 <__errno_location@plt>
  41a468:	ldr	w0, [x0]
  41a46c:	str	w0, [sp, #52]
  41a470:	str	wzr, [sp, #56]
  41a474:	ldr	w0, [sp, #56]
  41a478:	bl	40b180 <log_get_max_level_realm@plt>
  41a47c:	mov	w1, w0
  41a480:	ldr	w0, [sp, #48]
  41a484:	and	w0, w0, #0x7
  41a488:	cmp	w1, w0
  41a48c:	b.lt	41a4d4 <config_parse@plt+0xf324>  // b.tstop
  41a490:	ldr	w0, [sp, #56]
  41a494:	lsl	w1, w0, #10
  41a498:	ldr	w0, [sp, #48]
  41a49c:	orr	w7, w1, w0
  41a4a0:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  41a4a4:	add	x1, x0, #0xbab
  41a4a8:	ldr	x6, [sp, #24]
  41a4ac:	adrp	x0, 44e000 <config_parse@plt+0x42e50>
  41a4b0:	add	x5, x0, #0xcf8
  41a4b4:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  41a4b8:	add	x4, x0, #0x550
  41a4bc:	mov	w3, #0xad4                 	// #2772
  41a4c0:	mov	x2, x1
  41a4c4:	ldr	w1, [sp, #52]
  41a4c8:	mov	w0, w7
  41a4cc:	bl	40a790 <log_internal_realm@plt>
  41a4d0:	b	41a670 <config_parse@plt+0xf4c0>
  41a4d4:	ldr	w0, [sp, #52]
  41a4d8:	cmp	w0, #0x0
  41a4dc:	cneg	w0, w0, lt  // lt = tstop
  41a4e0:	and	w0, w0, #0xff
  41a4e4:	neg	w0, w0
  41a4e8:	b	41a670 <config_parse@plt+0xf4c0>
  41a4ec:	ldr	w0, [sp, #96]
  41a4f0:	and	w1, w0, #0xffff0000
  41a4f4:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  41a4f8:	add	x0, x0, #0x50
  41a4fc:	str	w1, [x0]
  41a500:	ldr	w0, [sp, #100]
  41a504:	and	w1, w0, #0xffff0000
  41a508:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  41a50c:	add	x0, x0, #0x50
  41a510:	ldr	w0, [x0]
  41a514:	cmp	w1, w0
  41a518:	b.eq	41a5ac <config_parse@plt+0xf3fc>  // b.none
  41a51c:	mov	w0, #0x3                   	// #3
  41a520:	str	w0, [sp, #36]
  41a524:	mov	w0, #0x16                  	// #22
  41a528:	movk	w0, #0x4000, lsl #16
  41a52c:	str	w0, [sp, #40]
  41a530:	str	wzr, [sp, #44]
  41a534:	ldr	w0, [sp, #44]
  41a538:	bl	40b180 <log_get_max_level_realm@plt>
  41a53c:	mov	w1, w0
  41a540:	ldr	w0, [sp, #36]
  41a544:	and	w0, w0, #0x7
  41a548:	cmp	w1, w0
  41a54c:	b.lt	41a594 <config_parse@plt+0xf3e4>  // b.tstop
  41a550:	ldr	w0, [sp, #44]
  41a554:	lsl	w1, w0, #10
  41a558:	ldr	w0, [sp, #36]
  41a55c:	orr	w7, w1, w0
  41a560:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  41a564:	add	x1, x0, #0xbab
  41a568:	ldr	x6, [sp, #24]
  41a56c:	adrp	x0, 44e000 <config_parse@plt+0x42e50>
  41a570:	add	x5, x0, #0xd20
  41a574:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  41a578:	add	x4, x0, #0x550
  41a57c:	mov	w3, #0xad9                 	// #2777
  41a580:	mov	x2, x1
  41a584:	ldr	w1, [sp, #40]
  41a588:	mov	w0, w7
  41a58c:	bl	40a790 <log_internal_realm@plt>
  41a590:	b	41a670 <config_parse@plt+0xf4c0>
  41a594:	ldr	w0, [sp, #40]
  41a598:	cmp	w0, #0x0
  41a59c:	cneg	w0, w0, lt  // lt = tstop
  41a5a0:	and	w0, w0, #0xff
  41a5a4:	neg	w0, w0
  41a5a8:	b	41a670 <config_parse@plt+0xf4c0>
  41a5ac:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  41a5b0:	add	x0, x0, #0x54
  41a5b4:	mov	w1, #0x10000               	// #65536
  41a5b8:	str	w1, [x0]
  41a5bc:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  41a5c0:	add	x0, x0, #0x54
  41a5c4:	ldr	w0, [x0]
  41a5c8:	mvn	w1, w0
  41a5cc:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  41a5d0:	add	x0, x0, #0x50
  41a5d4:	ldr	w0, [x0]
  41a5d8:	cmp	w1, w0
  41a5dc:	b.cs	41a66c <config_parse@plt+0xf4bc>  // b.hs, b.nlast
  41a5e0:	mov	w0, #0x3                   	// #3
  41a5e4:	str	w0, [sp, #60]
  41a5e8:	mov	w0, #0x16                  	// #22
  41a5ec:	movk	w0, #0x4000, lsl #16
  41a5f0:	str	w0, [sp, #64]
  41a5f4:	str	wzr, [sp, #68]
  41a5f8:	ldr	w0, [sp, #68]
  41a5fc:	bl	40b180 <log_get_max_level_realm@plt>
  41a600:	mov	w1, w0
  41a604:	ldr	w0, [sp, #60]
  41a608:	and	w0, w0, #0x7
  41a60c:	cmp	w1, w0
  41a610:	b.lt	41a654 <config_parse@plt+0xf4a4>  // b.tstop
  41a614:	ldr	w0, [sp, #68]
  41a618:	lsl	w1, w0, #10
  41a61c:	ldr	w0, [sp, #60]
  41a620:	orr	w6, w1, w0
  41a624:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  41a628:	add	x1, x0, #0xbab
  41a62c:	adrp	x0, 44e000 <config_parse@plt+0x42e50>
  41a630:	add	x5, x0, #0xd48
  41a634:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  41a638:	add	x4, x0, #0x550
  41a63c:	mov	w3, #0xae0                 	// #2784
  41a640:	mov	x2, x1
  41a644:	ldr	w1, [sp, #64]
  41a648:	mov	w0, w6
  41a64c:	bl	40a790 <log_internal_realm@plt>
  41a650:	b	41a670 <config_parse@plt+0xf4c0>
  41a654:	ldr	w0, [sp, #64]
  41a658:	cmp	w0, #0x0
  41a65c:	cneg	w0, w0, lt  // lt = tstop
  41a660:	and	w0, w0, #0xff
  41a664:	neg	w0, w0
  41a668:	b	41a670 <config_parse@plt+0xf4c0>
  41a66c:	mov	w0, #0x0                   	// #0
  41a670:	mov	w1, w0
  41a674:	adrp	x0, 46f000 <config_parse@plt+0x63e50>
  41a678:	add	x0, x0, #0xe38
  41a67c:	ldr	x2, [sp, #200]
  41a680:	ldr	x0, [x0]
  41a684:	eor	x0, x2, x0
  41a688:	cmp	x0, #0x0
  41a68c:	b.eq	41a694 <config_parse@plt+0xf4e4>  // b.none
  41a690:	bl	40a440 <__stack_chk_fail@plt>
  41a694:	mov	w0, w1
  41a698:	ldp	x29, x30, [sp], #208
  41a69c:	ret
  41a6a0:	sub	sp, sp, #0x10
  41a6a4:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  41a6a8:	add	x0, x0, #0x70
  41a6ac:	ldr	x0, [x0]
  41a6b0:	str	x0, [sp, #8]
  41a6b4:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  41a6b8:	add	x0, x0, #0x2b0
  41a6bc:	ldrb	w0, [x0]
  41a6c0:	cmp	w0, #0x0
  41a6c4:	b.eq	41a6d4 <config_parse@plt+0xf524>  // b.none
  41a6c8:	ldr	x0, [sp, #8]
  41a6cc:	orr	x0, x0, #0x40000000
  41a6d0:	str	x0, [sp, #8]
  41a6d4:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  41a6d8:	add	x0, x0, #0x68
  41a6dc:	ldrb	w0, [x0]
  41a6e0:	cmp	w0, #0x0
  41a6e4:	b.eq	41a6f4 <config_parse@plt+0xf544>  // b.none
  41a6e8:	ldr	x0, [sp, #8]
  41a6ec:	orr	x0, x0, #0x2000000
  41a6f0:	str	x0, [sp, #8]
  41a6f4:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  41a6f8:	add	x0, x0, #0x358
  41a6fc:	ldr	w0, [x0]
  41a700:	cmp	w0, #0x0
  41a704:	b.eq	41a714 <config_parse@plt+0xf564>  // b.none
  41a708:	ldr	x0, [sp, #8]
  41a70c:	orr	x0, x0, #0x10000000
  41a710:	str	x0, [sp, #8]
  41a714:	ldr	x0, [sp, #8]
  41a718:	add	sp, sp, #0x10
  41a71c:	ret
  41a720:	stp	x29, x30, [sp, #-80]!
  41a724:	mov	x29, sp
  41a728:	bl	41a6a0 <config_parse@plt+0xf4f0>
  41a72c:	str	x0, [sp, #72]
  41a730:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  41a734:	add	x0, x0, #0x450
  41a738:	ldr	x0, [x0]
  41a73c:	str	x0, [sp, #48]
  41a740:	ldr	x0, [sp, #48]
  41a744:	add	x0, x0, #0x8
  41a748:	str	x0, [sp, #56]
  41a74c:	b	41aa04 <config_parse@plt+0xf854>
  41a750:	strb	wzr, [sp, #19]
  41a754:	str	xzr, [sp, #64]
  41a758:	b	41a86c <config_parse@plt+0xf6bc>
  41a75c:	ldr	x0, [sp, #72]
  41a760:	mvn	x2, x0
  41a764:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  41a768:	add	x3, x0, #0x568
  41a76c:	ldr	x1, [sp, #64]
  41a770:	mov	x0, x1
  41a774:	lsl	x0, x0, #1
  41a778:	add	x0, x0, x1
  41a77c:	lsl	x0, x0, #3
  41a780:	add	x0, x3, x0
  41a784:	ldr	x0, [x0, #16]
  41a788:	and	x0, x2, x0
  41a78c:	cmp	x0, #0x0
  41a790:	b.ne	41a85c <config_parse@plt+0xf6ac>  // b.any
  41a794:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  41a798:	add	x2, x0, #0x568
  41a79c:	ldr	x1, [sp, #64]
  41a7a0:	mov	x0, x1
  41a7a4:	lsl	x0, x0, #1
  41a7a8:	add	x0, x0, x1
  41a7ac:	lsl	x0, x0, #3
  41a7b0:	add	x0, x2, x0
  41a7b4:	ldrb	w0, [x0, #8]
  41a7b8:	cmp	w0, #0x0
  41a7bc:	b.eq	41a808 <config_parse@plt+0xf658>  // b.none
  41a7c0:	ldr	x0, [sp, #48]
  41a7c4:	ldr	x3, [x0]
  41a7c8:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  41a7cc:	add	x2, x0, #0x568
  41a7d0:	ldr	x1, [sp, #64]
  41a7d4:	mov	x0, x1
  41a7d8:	lsl	x0, x0, #1
  41a7dc:	add	x0, x0, x1
  41a7e0:	lsl	x0, x0, #3
  41a7e4:	add	x0, x2, x0
  41a7e8:	ldr	x0, [x0]
  41a7ec:	mov	x1, x0
  41a7f0:	mov	x0, x3
  41a7f4:	bl	40b828 <config_parse@plt+0x678>
  41a7f8:	cmp	x0, #0x0
  41a7fc:	cset	w0, ne  // ne = any
  41a800:	strb	w0, [sp, #19]
  41a804:	b	41a84c <config_parse@plt+0xf69c>
  41a808:	ldr	x0, [sp, #48]
  41a80c:	ldr	x3, [x0]
  41a810:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  41a814:	add	x2, x0, #0x568
  41a818:	ldr	x1, [sp, #64]
  41a81c:	mov	x0, x1
  41a820:	lsl	x0, x0, #1
  41a824:	add	x0, x0, x1
  41a828:	lsl	x0, x0, #3
  41a82c:	add	x0, x2, x0
  41a830:	ldr	x0, [x0]
  41a834:	mov	x1, x0
  41a838:	mov	x0, x3
  41a83c:	bl	40aa20 <strcmp@plt>
  41a840:	cmp	w0, #0x0
  41a844:	cset	w0, eq  // eq = none
  41a848:	strb	w0, [sp, #19]
  41a84c:	ldrb	w0, [sp, #19]
  41a850:	cmp	w0, #0x0
  41a854:	b.ne	41a87c <config_parse@plt+0xf6cc>  // b.any
  41a858:	b	41a860 <config_parse@plt+0xf6b0>
  41a85c:	nop
  41a860:	ldr	x0, [sp, #64]
  41a864:	add	x0, x0, #0x1
  41a868:	str	x0, [sp, #64]
  41a86c:	ldr	x0, [sp, #64]
  41a870:	cmp	x0, #0xa
  41a874:	b.ls	41a75c <config_parse@plt+0xf5ac>  // b.plast
  41a878:	b	41a880 <config_parse@plt+0xf6d0>
  41a87c:	nop
  41a880:	ldrb	w0, [sp, #19]
  41a884:	eor	w0, w0, #0x1
  41a888:	and	w0, w0, #0xff
  41a88c:	cmp	w0, #0x0
  41a890:	b.eq	41a92c <config_parse@plt+0xf77c>  // b.none
  41a894:	mov	w0, #0x3                   	// #3
  41a898:	str	w0, [sp, #36]
  41a89c:	mov	w0, #0x1                   	// #1
  41a8a0:	movk	w0, #0x4000, lsl #16
  41a8a4:	str	w0, [sp, #40]
  41a8a8:	str	wzr, [sp, #44]
  41a8ac:	ldr	w0, [sp, #44]
  41a8b0:	bl	40b180 <log_get_max_level_realm@plt>
  41a8b4:	mov	w1, w0
  41a8b8:	ldr	w0, [sp, #36]
  41a8bc:	and	w0, w0, #0x7
  41a8c0:	cmp	w1, w0
  41a8c4:	b.lt	41a914 <config_parse@plt+0xf764>  // b.tstop
  41a8c8:	ldr	w0, [sp, #44]
  41a8cc:	lsl	w1, w0, #10
  41a8d0:	ldr	w0, [sp, #36]
  41a8d4:	orr	w7, w1, w0
  41a8d8:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  41a8dc:	add	x1, x0, #0xbab
  41a8e0:	ldr	x0, [sp, #48]
  41a8e4:	ldr	x0, [x0]
  41a8e8:	mov	x6, x0
  41a8ec:	adrp	x0, 44e000 <config_parse@plt+0x42e50>
  41a8f0:	add	x5, x0, #0xd70
  41a8f4:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  41a8f8:	add	x4, x0, #0x670
  41a8fc:	mov	w3, #0xb21                 	// #2849
  41a900:	mov	x2, x1
  41a904:	ldr	w1, [sp, #40]
  41a908:	mov	w0, w7
  41a90c:	bl	40a790 <log_internal_realm@plt>
  41a910:	b	41aa34 <config_parse@plt+0xf884>
  41a914:	ldr	w0, [sp, #40]
  41a918:	cmp	w0, #0x0
  41a91c:	cneg	w0, w0, lt  // lt = tstop
  41a920:	and	w0, w0, #0xff
  41a924:	neg	w0, w0
  41a928:	b	41aa34 <config_parse@plt+0xf884>
  41a92c:	ldr	x0, [sp, #48]
  41a930:	ldr	x2, [x0]
  41a934:	ldr	x0, [sp, #56]
  41a938:	ldr	x0, [x0]
  41a93c:	mov	x1, x0
  41a940:	mov	x0, x2
  41a944:	bl	409e20 <sysctl_write@plt>
  41a948:	str	w0, [sp, #20]
  41a94c:	ldr	w0, [sp, #20]
  41a950:	cmp	w0, #0x0
  41a954:	b.ge	41a9ec <config_parse@plt+0xf83c>  // b.tcont
  41a958:	mov	w0, #0x3                   	// #3
  41a95c:	str	w0, [sp, #24]
  41a960:	ldr	w0, [sp, #20]
  41a964:	str	w0, [sp, #28]
  41a968:	str	wzr, [sp, #32]
  41a96c:	ldr	w0, [sp, #32]
  41a970:	bl	40b180 <log_get_max_level_realm@plt>
  41a974:	mov	w1, w0
  41a978:	ldr	w0, [sp, #24]
  41a97c:	and	w0, w0, #0x7
  41a980:	cmp	w1, w0
  41a984:	b.lt	41a9d4 <config_parse@plt+0xf824>  // b.tstop
  41a988:	ldr	w0, [sp, #32]
  41a98c:	lsl	w1, w0, #10
  41a990:	ldr	w0, [sp, #24]
  41a994:	orr	w7, w1, w0
  41a998:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  41a99c:	add	x1, x0, #0xbab
  41a9a0:	ldr	x0, [sp, #48]
  41a9a4:	ldr	x0, [x0]
  41a9a8:	mov	x6, x0
  41a9ac:	adrp	x0, 44e000 <config_parse@plt+0x42e50>
  41a9b0:	add	x5, x0, #0xdc0
  41a9b4:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  41a9b8:	add	x4, x0, #0x670
  41a9bc:	mov	w3, #0xb25                 	// #2853
  41a9c0:	mov	x2, x1
  41a9c4:	ldr	w1, [sp, #28]
  41a9c8:	mov	w0, w7
  41a9cc:	bl	40a790 <log_internal_realm@plt>
  41a9d0:	b	41aa34 <config_parse@plt+0xf884>
  41a9d4:	ldr	w0, [sp, #28]
  41a9d8:	cmp	w0, #0x0
  41a9dc:	cneg	w0, w0, lt  // lt = tstop
  41a9e0:	and	w0, w0, #0xff
  41a9e4:	neg	w0, w0
  41a9e8:	b	41aa34 <config_parse@plt+0xf884>
  41a9ec:	ldr	x0, [sp, #48]
  41a9f0:	add	x0, x0, #0x10
  41a9f4:	str	x0, [sp, #48]
  41a9f8:	ldr	x0, [sp, #48]
  41a9fc:	add	x0, x0, #0x8
  41aa00:	str	x0, [sp, #56]
  41aa04:	ldr	x0, [sp, #48]
  41aa08:	cmp	x0, #0x0
  41aa0c:	b.eq	41aa30 <config_parse@plt+0xf880>  // b.none
  41aa10:	ldr	x0, [sp, #48]
  41aa14:	ldr	x0, [x0]
  41aa18:	cmp	x0, #0x0
  41aa1c:	b.eq	41aa30 <config_parse@plt+0xf880>  // b.none
  41aa20:	ldr	x0, [sp, #56]
  41aa24:	ldr	x0, [x0]
  41aa28:	cmp	x0, #0x0
  41aa2c:	b.ne	41a750 <config_parse@plt+0xf5a0>  // b.any
  41aa30:	mov	w0, #0x0                   	// #0
  41aa34:	ldp	x29, x30, [sp], #80
  41aa38:	ret
  41aa3c:	sub	sp, sp, #0x280
  41aa40:	stp	x29, x30, [sp]
  41aa44:	mov	x29, sp
  41aa48:	stp	x19, x20, [sp, #16]
  41aa4c:	str	x0, [x29, #72]
  41aa50:	str	x1, [x29, #64]
  41aa54:	strb	w2, [x29, #63]
  41aa58:	str	w3, [x29, #56]
  41aa5c:	str	w4, [x29, #52]
  41aa60:	str	w5, [x29, #48]
  41aa64:	str	x6, [x29, #40]
  41aa68:	adrp	x0, 46f000 <config_parse@plt+0x63e50>
  41aa6c:	add	x0, x0, #0xe38
  41aa70:	ldr	x1, [x0]
  41aa74:	str	x1, [x29, #632]
  41aa78:	mov	x1, #0x0                   	// #0
  41aa7c:	str	xzr, [x29, #376]
  41aa80:	mov	x0, #0x1                   	// #1
  41aa84:	str	x0, [x29, #400]
  41aa88:	adrp	x0, 44e000 <config_parse@plt+0x42e50>
  41aa8c:	add	x0, x0, #0xde0
  41aa90:	str	x0, [x29, #504]
  41aa94:	str	xzr, [x29, #512]
  41aa98:	str	xzr, [x29, #520]
  41aa9c:	str	xzr, [x29, #528]
  41aaa0:	str	xzr, [x29, #536]
  41aaa4:	str	xzr, [x29, #544]
  41aaa8:	str	xzr, [x29, #552]
  41aaac:	str	xzr, [x29, #560]
  41aab0:	str	xzr, [x29, #568]
  41aab4:	str	xzr, [x29, #576]
  41aab8:	str	xzr, [x29, #584]
  41aabc:	str	xzr, [x29, #384]
  41aac0:	ldr	x0, [x29, #72]
  41aac4:	cmp	x0, #0x0
  41aac8:	cset	w0, eq  // eq = none
  41aacc:	and	w0, w0, #0xff
  41aad0:	and	x0, x0, #0xff
  41aad4:	cmp	x0, #0x0
  41aad8:	b.eq	41ab04 <config_parse@plt+0xf954>  // b.none
  41aadc:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  41aae0:	add	x1, x0, #0xbab
  41aae4:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  41aae8:	add	x4, x0, #0x680
  41aaec:	mov	w3, #0xb53                 	// #2899
  41aaf0:	mov	x2, x1
  41aaf4:	adrp	x0, 44e000 <config_parse@plt+0x42e50>
  41aaf8:	add	x1, x0, #0xe28
  41aafc:	mov	w0, #0x0                   	// #0
  41ab00:	bl	409d50 <log_assert_failed_realm@plt>
  41ab04:	ldr	x0, [x29, #64]
  41ab08:	cmp	x0, #0x0
  41ab0c:	cset	w0, eq  // eq = none
  41ab10:	and	w0, w0, #0xff
  41ab14:	and	x0, x0, #0xff
  41ab18:	cmp	x0, #0x0
  41ab1c:	b.eq	41ab48 <config_parse@plt+0xf998>  // b.none
  41ab20:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  41ab24:	add	x1, x0, #0xbab
  41ab28:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  41ab2c:	add	x4, x0, #0x680
  41ab30:	mov	w3, #0xb54                 	// #2900
  41ab34:	mov	x2, x1
  41ab38:	adrp	x0, 44e000 <config_parse@plt+0x42e50>
  41ab3c:	add	x1, x0, #0x828
  41ab40:	mov	w0, #0x0                   	// #0
  41ab44:	bl	409d50 <log_assert_failed_realm@plt>
  41ab48:	ldr	w0, [x29, #56]
  41ab4c:	lsr	w0, w0, #31
  41ab50:	and	w0, w0, #0xff
  41ab54:	and	x0, x0, #0xff
  41ab58:	cmp	x0, #0x0
  41ab5c:	b.eq	41ab88 <config_parse@plt+0xf9d8>  // b.none
  41ab60:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  41ab64:	add	x1, x0, #0xbab
  41ab68:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  41ab6c:	add	x4, x0, #0x680
  41ab70:	mov	w3, #0xb55                 	// #2901
  41ab74:	mov	x2, x1
  41ab78:	adrp	x0, 44e000 <config_parse@plt+0x42e50>
  41ab7c:	add	x1, x0, #0x28
  41ab80:	mov	w0, #0x0                   	// #0
  41ab84:	bl	409d50 <log_assert_failed_realm@plt>
  41ab88:	mov	w0, #0x7                   	// #7
  41ab8c:	str	w0, [x29, #88]
  41ab90:	str	wzr, [x29, #92]
  41ab94:	str	wzr, [x29, #96]
  41ab98:	ldr	w0, [x29, #96]
  41ab9c:	bl	40b180 <log_get_max_level_realm@plt>
  41aba0:	mov	w1, w0
  41aba4:	ldr	w0, [x29, #88]
  41aba8:	and	w0, w0, #0x7
  41abac:	cmp	w1, w0
  41abb0:	b.lt	41abf4 <config_parse@plt+0xfa44>  // b.tstop
  41abb4:	ldr	w0, [x29, #96]
  41abb8:	lsl	w1, w0, #10
  41abbc:	ldr	w0, [x29, #88]
  41abc0:	orr	w6, w1, w0
  41abc4:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  41abc8:	add	x1, x0, #0xbab
  41abcc:	adrp	x0, 44e000 <config_parse@plt+0x42e50>
  41abd0:	add	x5, x0, #0xe30
  41abd4:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  41abd8:	add	x4, x0, #0x690
  41abdc:	mov	w3, #0xb57                 	// #2903
  41abe0:	mov	x2, x1
  41abe4:	ldr	w1, [x29, #92]
  41abe8:	mov	w0, w6
  41abec:	bl	40a790 <log_internal_realm@plt>
  41abf0:	b	41abfc <config_parse@plt+0xfa4c>
  41abf4:	ldr	w0, [x29, #92]
  41abf8:	cmp	w0, #0x0
  41abfc:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  41ac00:	add	x0, x0, #0x358
  41ac04:	ldr	w0, [x0]
  41ac08:	cmp	w0, #0x0
  41ac0c:	b.eq	41acc4 <config_parse@plt+0xfb14>  // b.none
  41ac10:	ldr	x0, [x29, #72]
  41ac14:	bl	409670 <barrier_place@plt>
  41ac18:	ldr	x0, [x29, #72]
  41ac1c:	bl	40b604 <config_parse@plt+0x454>
  41ac20:	and	w0, w0, #0xff
  41ac24:	eor	w0, w0, #0x1
  41ac28:	and	w0, w0, #0xff
  41ac2c:	cmp	w0, #0x0
  41ac30:	b.eq	41acc4 <config_parse@plt+0xfb14>  // b.none
  41ac34:	mov	w0, #0x3                   	// #3
  41ac38:	str	w0, [x29, #100]
  41ac3c:	mov	w0, #0x3                   	// #3
  41ac40:	movk	w0, #0x4000, lsl #16
  41ac44:	str	w0, [x29, #104]
  41ac48:	str	wzr, [x29, #108]
  41ac4c:	ldr	w0, [x29, #108]
  41ac50:	bl	40b180 <log_get_max_level_realm@plt>
  41ac54:	mov	w1, w0
  41ac58:	ldr	w0, [x29, #100]
  41ac5c:	and	w0, w0, #0x7
  41ac60:	cmp	w1, w0
  41ac64:	b.lt	41acac <config_parse@plt+0xfafc>  // b.tstop
  41ac68:	ldr	w0, [x29, #108]
  41ac6c:	lsl	w1, w0, #10
  41ac70:	ldr	w0, [x29, #100]
  41ac74:	orr	w6, w1, w0
  41ac78:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  41ac7c:	add	x1, x0, #0xbab
  41ac80:	adrp	x0, 44e000 <config_parse@plt+0x42e50>
  41ac84:	add	x5, x0, #0xe50
  41ac88:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  41ac8c:	add	x4, x0, #0x690
  41ac90:	mov	w3, #0xb5f                 	// #2911
  41ac94:	mov	x2, x1
  41ac98:	ldr	w1, [x29, #104]
  41ac9c:	mov	w0, w6
  41aca0:	bl	40a790 <log_internal_realm@plt>
  41aca4:	mov	w19, w0
  41aca8:	b	41c8a4 <config_parse@plt+0x116f4>
  41acac:	ldr	w0, [x29, #104]
  41acb0:	cmp	w0, #0x0
  41acb4:	cneg	w0, w0, lt  // lt = tstop
  41acb8:	and	w0, w0, #0xff
  41acbc:	neg	w19, w0
  41acc0:	b	41c8a4 <config_parse@plt+0x116f4>
  41acc4:	bl	40aee0 <reset_uid_gid@plt>
  41acc8:	str	w0, [x29, #84]
  41accc:	ldr	w0, [x29, #84]
  41acd0:	cmp	w0, #0x0
  41acd4:	b.ge	41ad64 <config_parse@plt+0xfbb4>  // b.tcont
  41acd8:	mov	w0, #0x3                   	// #3
  41acdc:	str	w0, [x29, #364]
  41ace0:	ldr	w0, [x29, #84]
  41ace4:	str	w0, [x29, #368]
  41ace8:	str	wzr, [x29, #372]
  41acec:	ldr	w0, [x29, #372]
  41acf0:	bl	40b180 <log_get_max_level_realm@plt>
  41acf4:	mov	w1, w0
  41acf8:	ldr	w0, [x29, #364]
  41acfc:	and	w0, w0, #0x7
  41ad00:	cmp	w1, w0
  41ad04:	b.lt	41ad4c <config_parse@plt+0xfb9c>  // b.tstop
  41ad08:	ldr	w0, [x29, #372]
  41ad0c:	lsl	w1, w0, #10
  41ad10:	ldr	w0, [x29, #364]
  41ad14:	orr	w6, w1, w0
  41ad18:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  41ad1c:	add	x1, x0, #0xbab
  41ad20:	adrp	x0, 44e000 <config_parse@plt+0x42e50>
  41ad24:	add	x5, x0, #0xe68
  41ad28:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  41ad2c:	add	x4, x0, #0x690
  41ad30:	mov	w3, #0xb65                 	// #2917
  41ad34:	mov	x2, x1
  41ad38:	ldr	w1, [x29, #368]
  41ad3c:	mov	w0, w6
  41ad40:	bl	40a790 <log_internal_realm@plt>
  41ad44:	mov	w19, w0
  41ad48:	b	41c8a4 <config_parse@plt+0x116f4>
  41ad4c:	ldr	w0, [x29, #368]
  41ad50:	cmp	w0, #0x0
  41ad54:	cneg	w0, w0, lt  // lt = tstop
  41ad58:	and	w0, w0, #0xff
  41ad5c:	neg	w19, w0
  41ad60:	b	41c8a4 <config_parse@plt+0x116f4>
  41ad64:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  41ad68:	add	x0, x0, #0x78
  41ad6c:	ldr	w0, [x0]
  41ad70:	orr	w1, w0, #0x4
  41ad74:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  41ad78:	add	x0, x0, #0x50
  41ad7c:	ldr	w2, [x0]
  41ad80:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  41ad84:	add	x0, x0, #0x2a0
  41ad88:	ldr	x0, [x0]
  41ad8c:	mov	x3, x0
  41ad90:	mov	x0, #0x0                   	// #0
  41ad94:	bl	42f940 <config_parse@plt+0x24790>
  41ad98:	str	w0, [x29, #84]
  41ad9c:	ldr	w0, [x29, #84]
  41ada0:	cmp	w0, #0x0
  41ada4:	b.ge	41adb0 <config_parse@plt+0xfc00>  // b.tcont
  41ada8:	ldr	w19, [x29, #84]
  41adac:	b	41c8a4 <config_parse@plt+0x116f4>
  41adb0:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  41adb4:	add	x0, x0, #0x318
  41adb8:	ldr	x0, [x0]
  41adbc:	cmp	x0, #0x0
  41adc0:	b.ne	41ae88 <config_parse@plt+0xfcd8>  // b.any
  41adc4:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  41adc8:	add	x0, x0, #0x2b0
  41adcc:	ldrb	w0, [x0]
  41add0:	cmp	w0, #0x0
  41add4:	b.eq	41ae88 <config_parse@plt+0xfcd8>  // b.none
  41add8:	mov	w0, #0x40000000            	// #1073741824
  41addc:	bl	40a120 <unshare@plt>
  41ade0:	str	w0, [x29, #84]
  41ade4:	ldr	w0, [x29, #84]
  41ade8:	cmp	w0, #0x0
  41adec:	b.ge	41ae80 <config_parse@plt+0xfcd0>  // b.tcont
  41adf0:	mov	w0, #0x3                   	// #3
  41adf4:	str	w0, [x29, #112]
  41adf8:	bl	40a220 <__errno_location@plt>
  41adfc:	ldr	w0, [x0]
  41ae00:	str	w0, [x29, #116]
  41ae04:	str	wzr, [x29, #120]
  41ae08:	ldr	w0, [x29, #120]
  41ae0c:	bl	40b180 <log_get_max_level_realm@plt>
  41ae10:	mov	w1, w0
  41ae14:	ldr	w0, [x29, #112]
  41ae18:	and	w0, w0, #0x7
  41ae1c:	cmp	w1, w0
  41ae20:	b.lt	41ae68 <config_parse@plt+0xfcb8>  // b.tstop
  41ae24:	ldr	w0, [x29, #120]
  41ae28:	lsl	w1, w0, #10
  41ae2c:	ldr	w0, [x29, #112]
  41ae30:	orr	w6, w1, w0
  41ae34:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  41ae38:	add	x1, x0, #0xbab
  41ae3c:	adrp	x0, 44e000 <config_parse@plt+0x42e50>
  41ae40:	add	x5, x0, #0xe88
  41ae44:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  41ae48:	add	x4, x0, #0x690
  41ae4c:	mov	w3, #0xb71                 	// #2929
  41ae50:	mov	x2, x1
  41ae54:	ldr	w1, [x29, #116]
  41ae58:	mov	w0, w6
  41ae5c:	bl	40a790 <log_internal_realm@plt>
  41ae60:	mov	w19, w0
  41ae64:	b	41c8a4 <config_parse@plt+0x116f4>
  41ae68:	ldr	w0, [x29, #116]
  41ae6c:	cmp	w0, #0x0
  41ae70:	cneg	w0, w0, lt  // lt = tstop
  41ae74:	and	w0, w0, #0xff
  41ae78:	neg	w19, w0
  41ae7c:	b	41c8a4 <config_parse@plt+0x116f4>
  41ae80:	ldr	x0, [x29, #72]
  41ae84:	bl	409670 <barrier_place@plt>
  41ae88:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  41ae8c:	add	x0, x0, #0x78
  41ae90:	ldr	w0, [x0]
  41ae94:	mov	w1, w0
  41ae98:	mov	x0, #0x0                   	// #0
  41ae9c:	bl	42ec3c <config_parse@plt+0x23a8c>
  41aea0:	str	w0, [x29, #84]
  41aea4:	ldr	w0, [x29, #84]
  41aea8:	cmp	w0, #0x0
  41aeac:	b.ge	41aeb8 <config_parse@plt+0xfd08>  // b.tcont
  41aeb0:	ldr	w19, [x29, #84]
  41aeb4:	b	41c8a4 <config_parse@plt+0x116f4>
  41aeb8:	ldr	x0, [x29, #72]
  41aebc:	bl	40b604 <config_parse@plt+0x454>
  41aec0:	and	w0, w0, #0xff
  41aec4:	eor	w0, w0, #0x1
  41aec8:	and	w0, w0, #0xff
  41aecc:	cmp	w0, #0x0
  41aed0:	b.eq	41af64 <config_parse@plt+0xfdb4>  // b.none
  41aed4:	mov	w0, #0x3                   	// #3
  41aed8:	str	w0, [x29, #352]
  41aedc:	mov	w0, #0x3                   	// #3
  41aee0:	movk	w0, #0x4000, lsl #16
  41aee4:	str	w0, [x29, #356]
  41aee8:	str	wzr, [x29, #360]
  41aeec:	ldr	w0, [x29, #360]
  41aef0:	bl	40b180 <log_get_max_level_realm@plt>
  41aef4:	mov	w1, w0
  41aef8:	ldr	w0, [x29, #352]
  41aefc:	and	w0, w0, #0x7
  41af00:	cmp	w1, w0
  41af04:	b.lt	41af4c <config_parse@plt+0xfd9c>  // b.tstop
  41af08:	ldr	w0, [x29, #360]
  41af0c:	lsl	w1, w0, #10
  41af10:	ldr	w0, [x29, #352]
  41af14:	orr	w6, w1, w0
  41af18:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  41af1c:	add	x1, x0, #0xbab
  41af20:	adrp	x0, 44e000 <config_parse@plt+0x42e50>
  41af24:	add	x5, x0, #0xe50
  41af28:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  41af2c:	add	x4, x0, #0x690
  41af30:	mov	w3, #0xb7e                 	// #2942
  41af34:	mov	x2, x1
  41af38:	ldr	w1, [x29, #356]
  41af3c:	mov	w0, w6
  41af40:	bl	40a790 <log_internal_realm@plt>
  41af44:	mov	w19, w0
  41af48:	b	41c8a4 <config_parse@plt+0x116f4>
  41af4c:	ldr	w0, [x29, #356]
  41af50:	cmp	w0, #0x0
  41af54:	cneg	w0, w0, lt  // lt = tstop
  41af58:	and	w0, w0, #0xff
  41af5c:	neg	w19, w0
  41af60:	b	41c8a4 <config_parse@plt+0x116f4>
  41af64:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  41af68:	add	x0, x0, #0x68
  41af6c:	ldrb	w0, [x0]
  41af70:	cmp	w0, #0x0
  41af74:	b.eq	41b0a0 <config_parse@plt+0xfef0>  // b.none
  41af78:	mov	w0, #0x2000000             	// #33554432
  41af7c:	bl	40a120 <unshare@plt>
  41af80:	str	w0, [x29, #84]
  41af84:	ldr	w0, [x29, #84]
  41af88:	cmp	w0, #0x0
  41af8c:	b.ge	41b020 <config_parse@plt+0xfe70>  // b.tcont
  41af90:	mov	w0, #0x3                   	// #3
  41af94:	str	w0, [x29, #124]
  41af98:	bl	40a220 <__errno_location@plt>
  41af9c:	ldr	w0, [x0]
  41afa0:	str	w0, [x29, #128]
  41afa4:	str	wzr, [x29, #132]
  41afa8:	ldr	w0, [x29, #132]
  41afac:	bl	40b180 <log_get_max_level_realm@plt>
  41afb0:	mov	w1, w0
  41afb4:	ldr	w0, [x29, #124]
  41afb8:	and	w0, w0, #0x7
  41afbc:	cmp	w1, w0
  41afc0:	b.lt	41b008 <config_parse@plt+0xfe58>  // b.tstop
  41afc4:	ldr	w0, [x29, #132]
  41afc8:	lsl	w1, w0, #10
  41afcc:	ldr	w0, [x29, #124]
  41afd0:	orr	w6, w1, w0
  41afd4:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  41afd8:	add	x1, x0, #0xbab
  41afdc:	adrp	x0, 44e000 <config_parse@plt+0x42e50>
  41afe0:	add	x5, x0, #0xeb0
  41afe4:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  41afe8:	add	x4, x0, #0x690
  41afec:	mov	w3, #0xb84                 	// #2948
  41aff0:	mov	x2, x1
  41aff4:	ldr	w1, [x29, #128]
  41aff8:	mov	w0, w6
  41affc:	bl	40a790 <log_internal_realm@plt>
  41b000:	mov	w19, w0
  41b004:	b	41c8a4 <config_parse@plt+0x116f4>
  41b008:	ldr	w0, [x29, #128]
  41b00c:	cmp	w0, #0x0
  41b010:	cneg	w0, w0, lt  // lt = tstop
  41b014:	and	w0, w0, #0xff
  41b018:	neg	w19, w0
  41b01c:	b	41c8a4 <config_parse@plt+0x116f4>
  41b020:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  41b024:	add	x0, x0, #0x58
  41b028:	ldr	w1, [x0]
  41b02c:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  41b030:	add	x0, x0, #0x358
  41b034:	ldr	w0, [x0]
  41b038:	cmp	w0, #0x0
  41b03c:	cset	w0, ne  // ne = any
  41b040:	and	w7, w0, #0xff
  41b044:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  41b048:	add	x0, x0, #0x50
  41b04c:	ldr	w2, [x0]
  41b050:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  41b054:	add	x0, x0, #0x54
  41b058:	ldr	w3, [x0]
  41b05c:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  41b060:	add	x0, x0, #0x2a0
  41b064:	ldr	x0, [x0]
  41b068:	mov	w6, #0x1                   	// #1
  41b06c:	mov	x5, x0
  41b070:	mov	w4, w3
  41b074:	mov	w3, w2
  41b078:	mov	w2, w7
  41b07c:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  41b080:	add	x0, x0, #0xb00
  41b084:	bl	42b244 <config_parse@plt+0x20094>
  41b088:	str	w0, [x29, #84]
  41b08c:	ldr	w0, [x29, #84]
  41b090:	cmp	w0, #0x0
  41b094:	b.ge	41b0d4 <config_parse@plt+0xff24>  // b.tcont
  41b098:	ldr	w19, [x29, #84]
  41b09c:	b	41c8a4 <config_parse@plt+0x116f4>
  41b0a0:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  41b0a4:	add	x0, x0, #0x58
  41b0a8:	ldr	w0, [x0]
  41b0ac:	mov	w1, w0
  41b0b0:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  41b0b4:	add	x0, x0, #0xb00
  41b0b8:	bl	42b3c0 <config_parse@plt+0x20210>
  41b0bc:	str	w0, [x29, #84]
  41b0c0:	ldr	w0, [x29, #84]
  41b0c4:	cmp	w0, #0x0
  41b0c8:	b.ge	41b0d4 <config_parse@plt+0xff24>  // b.tcont
  41b0cc:	ldr	w19, [x29, #84]
  41b0d0:	b	41c8a4 <config_parse@plt+0x116f4>
  41b0d4:	bl	41445c <config_parse@plt+0x92ac>
  41b0d8:	str	w0, [x29, #84]
  41b0dc:	ldr	w0, [x29, #84]
  41b0e0:	cmp	w0, #0x0
  41b0e4:	b.ge	41b0f0 <config_parse@plt+0xff40>  // b.tcont
  41b0e8:	ldr	w19, [x29, #84]
  41b0ec:	b	41c8a4 <config_parse@plt+0x116f4>
  41b0f0:	ldr	w0, [x29, #56]
  41b0f4:	bl	4164a8 <config_parse@plt+0xb2f8>
  41b0f8:	str	w0, [x29, #84]
  41b0fc:	ldr	w0, [x29, #84]
  41b100:	cmp	w0, #0x0
  41b104:	b.ge	41b110 <config_parse@plt+0xff60>  // b.tcont
  41b108:	ldr	w19, [x29, #84]
  41b10c:	b	41c8a4 <config_parse@plt+0x116f4>
  41b110:	ldr	w0, [x29, #56]
  41b114:	bl	409c90 <safe_close@plt>
  41b118:	str	w0, [x29, #56]
  41b11c:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  41b120:	add	x0, x0, #0x2c0
  41b124:	ldr	x1, [x0]
  41b128:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  41b12c:	add	x0, x0, #0x2c8
  41b130:	ldr	x2, [x0]
  41b134:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  41b138:	add	x0, x0, #0x2a0
  41b13c:	ldr	x0, [x0]
  41b140:	mov	w7, #0x1                   	// #1
  41b144:	mov	x6, x0
  41b148:	mov	w5, #0x0                   	// #0
  41b14c:	mov	w4, #0x0                   	// #0
  41b150:	mov	w3, #0x0                   	// #0
  41b154:	adrp	x0, 44c000 <config_parse@plt+0x40e50>
  41b158:	add	x0, x0, #0x528
  41b15c:	bl	431cd8 <config_parse@plt+0x26b28>
  41b160:	str	w0, [x29, #84]
  41b164:	ldr	w0, [x29, #84]
  41b168:	cmp	w0, #0x0
  41b16c:	b.ge	41b178 <config_parse@plt+0xffc8>  // b.tcont
  41b170:	ldr	w19, [x29, #84]
  41b174:	b	41c8a4 <config_parse@plt+0x116f4>
  41b178:	bl	409f80 <setsid@plt>
  41b17c:	cmp	w0, #0x0
  41b180:	b.ge	41b214 <config_parse@plt+0x10064>  // b.tcont
  41b184:	mov	w0, #0x3                   	// #3
  41b188:	str	w0, [x29, #340]
  41b18c:	bl	40a220 <__errno_location@plt>
  41b190:	ldr	w0, [x0]
  41b194:	str	w0, [x29, #344]
  41b198:	str	wzr, [x29, #348]
  41b19c:	ldr	w0, [x29, #348]
  41b1a0:	bl	40b180 <log_get_max_level_realm@plt>
  41b1a4:	mov	w1, w0
  41b1a8:	ldr	w0, [x29, #340]
  41b1ac:	and	w0, w0, #0x7
  41b1b0:	cmp	w1, w0
  41b1b4:	b.lt	41b1fc <config_parse@plt+0x1004c>  // b.tstop
  41b1b8:	ldr	w0, [x29, #348]
  41b1bc:	lsl	w1, w0, #10
  41b1c0:	ldr	w0, [x29, #340]
  41b1c4:	orr	w6, w1, w0
  41b1c8:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  41b1cc:	add	x1, x0, #0xbab
  41b1d0:	adrp	x0, 44e000 <config_parse@plt+0x42e50>
  41b1d4:	add	x5, x0, #0xed8
  41b1d8:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  41b1dc:	add	x4, x0, #0x690
  41b1e0:	mov	w3, #0xbab                 	// #2987
  41b1e4:	mov	x2, x1
  41b1e8:	ldr	w1, [x29, #344]
  41b1ec:	mov	w0, w6
  41b1f0:	bl	40a790 <log_internal_realm@plt>
  41b1f4:	mov	w19, w0
  41b1f8:	b	41c8a4 <config_parse@plt+0x116f4>
  41b1fc:	ldr	w0, [x29, #344]
  41b200:	cmp	w0, #0x0
  41b204:	cneg	w0, w0, lt  // lt = tstop
  41b208:	and	w0, w0, #0xff
  41b20c:	neg	w19, w0
  41b210:	b	41c8a4 <config_parse@plt+0x116f4>
  41b214:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  41b218:	add	x0, x0, #0x2b0
  41b21c:	ldrb	w0, [x0]
  41b220:	cmp	w0, #0x0
  41b224:	b.eq	41b22c <config_parse@plt+0x1007c>  // b.none
  41b228:	bl	427598 <config_parse@plt+0x1c3e8>
  41b22c:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  41b230:	add	x0, x0, #0x340
  41b234:	ldr	x0, [x0]
  41b238:	cmp	x0, #0x0
  41b23c:	b.eq	41b26c <config_parse@plt+0x100bc>  // b.none
  41b240:	ldr	w0, [x29, #52]
  41b244:	bl	42cd40 <config_parse@plt+0x21b90>
  41b248:	str	w0, [x29, #84]
  41b24c:	ldr	w0, [x29, #84]
  41b250:	cmp	w0, #0x0
  41b254:	b.ge	41b260 <config_parse@plt+0x100b0>  // b.tcont
  41b258:	ldr	w19, [x29, #84]
  41b25c:	b	41c8a4 <config_parse@plt+0x116f4>
  41b260:	ldr	w0, [x29, #52]
  41b264:	bl	409c90 <safe_close@plt>
  41b268:	str	w0, [x29, #52]
  41b26c:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  41b270:	add	x0, x0, #0x8c
  41b274:	ldr	w0, [x0]
  41b278:	cmp	w0, #0x3
  41b27c:	b.eq	41b504 <config_parse@plt+0x10354>  // b.none
  41b280:	mov	w0, #0xffffffff            	// #-1
  41b284:	str	w0, [x29, #80]
  41b288:	str	xzr, [x29, #392]
  41b28c:	add	x0, x29, #0x188
  41b290:	mov	x1, x0
  41b294:	mov	w0, #0x802                 	// #2050
  41b298:	bl	409bc0 <openpt_allocate@plt>
  41b29c:	str	w0, [x29, #80]
  41b2a0:	ldr	w0, [x29, #80]
  41b2a4:	cmp	w0, #0x0
  41b2a8:	b.ge	41b33c <config_parse@plt+0x1018c>  // b.tcont
  41b2ac:	mov	w0, #0x3                   	// #3
  41b2b0:	str	w0, [x29, #160]
  41b2b4:	ldr	w0, [x29, #80]
  41b2b8:	str	w0, [x29, #164]
  41b2bc:	str	wzr, [x29, #168]
  41b2c0:	ldr	w0, [x29, #168]
  41b2c4:	bl	40b180 <log_get_max_level_realm@plt>
  41b2c8:	mov	w1, w0
  41b2cc:	ldr	w0, [x29, #160]
  41b2d0:	and	w0, w0, #0x7
  41b2d4:	cmp	w1, w0
  41b2d8:	b.lt	41b320 <config_parse@plt+0x10170>  // b.tstop
  41b2dc:	ldr	w0, [x29, #168]
  41b2e0:	lsl	w1, w0, #10
  41b2e4:	ldr	w0, [x29, #160]
  41b2e8:	orr	w6, w1, w0
  41b2ec:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  41b2f0:	add	x1, x0, #0xbab
  41b2f4:	adrp	x0, 44e000 <config_parse@plt+0x42e50>
  41b2f8:	add	x5, x0, #0xef0
  41b2fc:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  41b300:	add	x4, x0, #0x690
  41b304:	mov	w3, #0xbbe                 	// #3006
  41b308:	mov	x2, x1
  41b30c:	ldr	w1, [x29, #164]
  41b310:	mov	w0, w6
  41b314:	bl	40a790 <log_internal_realm@plt>
  41b318:	mov	w19, w0
  41b31c:	b	41b334 <config_parse@plt+0x10184>
  41b320:	ldr	w0, [x29, #164]
  41b324:	cmp	w0, #0x0
  41b328:	cneg	w0, w0, lt  // lt = tstop
  41b32c:	and	w0, w0, #0xff
  41b330:	neg	w19, w0
  41b334:	mov	w20, #0x0                   	// #0
  41b338:	b	41b4d8 <config_parse@plt+0x10328>
  41b33c:	ldr	x0, [x29, #392]
  41b340:	bl	4160d4 <config_parse@plt+0xaf24>
  41b344:	str	w0, [x29, #84]
  41b348:	ldr	w0, [x29, #84]
  41b34c:	cmp	w0, #0x0
  41b350:	b.ge	41b3e4 <config_parse@plt+0x10234>  // b.tcont
  41b354:	mov	w0, #0x3                   	// #3
  41b358:	str	w0, [x29, #148]
  41b35c:	ldr	w0, [x29, #84]
  41b360:	str	w0, [x29, #152]
  41b364:	str	wzr, [x29, #156]
  41b368:	ldr	w0, [x29, #156]
  41b36c:	bl	40b180 <log_get_max_level_realm@plt>
  41b370:	mov	w1, w0
  41b374:	ldr	w0, [x29, #148]
  41b378:	and	w0, w0, #0x7
  41b37c:	cmp	w1, w0
  41b380:	b.lt	41b3c8 <config_parse@plt+0x10218>  // b.tstop
  41b384:	ldr	w0, [x29, #156]
  41b388:	lsl	w1, w0, #10
  41b38c:	ldr	w0, [x29, #148]
  41b390:	orr	w6, w1, w0
  41b394:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  41b398:	add	x1, x0, #0xbab
  41b39c:	adrp	x0, 44e000 <config_parse@plt+0x42e50>
  41b3a0:	add	x5, x0, #0xf10
  41b3a4:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  41b3a8:	add	x4, x0, #0x690
  41b3ac:	mov	w3, #0xbc2                 	// #3010
  41b3b0:	mov	x2, x1
  41b3b4:	ldr	w1, [x29, #152]
  41b3b8:	mov	w0, w6
  41b3bc:	bl	40a790 <log_internal_realm@plt>
  41b3c0:	mov	w19, w0
  41b3c4:	b	41b3dc <config_parse@plt+0x1022c>
  41b3c8:	ldr	w0, [x29, #152]
  41b3cc:	cmp	w0, #0x0
  41b3d0:	cneg	w0, w0, lt  // lt = tstop
  41b3d4:	and	w0, w0, #0xff
  41b3d8:	neg	w19, w0
  41b3dc:	mov	w20, #0x0                   	// #0
  41b3e0:	b	41b4d8 <config_parse@plt+0x10328>
  41b3e4:	ldr	w0, [x29, #80]
  41b3e8:	mov	w6, #0x0                   	// #0
  41b3ec:	mov	w5, #0x0                   	// #0
  41b3f0:	mov	x4, #0x0                   	// #0
  41b3f4:	mov	x3, #0x0                   	// #0
  41b3f8:	mov	x2, #0x0                   	// #0
  41b3fc:	mov	w1, w0
  41b400:	ldr	w0, [x29, #48]
  41b404:	bl	4097a0 <send_one_fd_iov_sa@plt>
  41b408:	str	w0, [x29, #84]
  41b40c:	ldr	w0, [x29, #84]
  41b410:	cmp	w0, #0x0
  41b414:	b.ge	41b4a8 <config_parse@plt+0x102f8>  // b.tcont
  41b418:	mov	w0, #0x3                   	// #3
  41b41c:	str	w0, [x29, #136]
  41b420:	ldr	w0, [x29, #84]
  41b424:	str	w0, [x29, #140]
  41b428:	str	wzr, [x29, #144]
  41b42c:	ldr	w0, [x29, #144]
  41b430:	bl	40b180 <log_get_max_level_realm@plt>
  41b434:	mov	w1, w0
  41b438:	ldr	w0, [x29, #136]
  41b43c:	and	w0, w0, #0x7
  41b440:	cmp	w1, w0
  41b444:	b.lt	41b48c <config_parse@plt+0x102dc>  // b.tstop
  41b448:	ldr	w0, [x29, #144]
  41b44c:	lsl	w1, w0, #10
  41b450:	ldr	w0, [x29, #136]
  41b454:	orr	w6, w1, w0
  41b458:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  41b45c:	add	x1, x0, #0xbab
  41b460:	adrp	x0, 44e000 <config_parse@plt+0x42e50>
  41b464:	add	x5, x0, #0xf38
  41b468:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  41b46c:	add	x4, x0, #0x690
  41b470:	mov	w3, #0xbc6                 	// #3014
  41b474:	mov	x2, x1
  41b478:	ldr	w1, [x29, #140]
  41b47c:	mov	w0, w6
  41b480:	bl	40a790 <log_internal_realm@plt>
  41b484:	mov	w19, w0
  41b488:	b	41b4a0 <config_parse@plt+0x102f0>
  41b48c:	ldr	w0, [x29, #140]
  41b490:	cmp	w0, #0x0
  41b494:	cneg	w0, w0, lt  // lt = tstop
  41b498:	and	w0, w0, #0xff
  41b49c:	neg	w19, w0
  41b4a0:	mov	w20, #0x0                   	// #0
  41b4a4:	b	41b4d8 <config_parse@plt+0x10328>
  41b4a8:	ldr	w0, [x29, #48]
  41b4ac:	bl	409c90 <safe_close@plt>
  41b4b0:	str	w0, [x29, #48]
  41b4b4:	bl	415ed4 <config_parse@plt+0xad24>
  41b4b8:	str	w0, [x29, #84]
  41b4bc:	ldr	w0, [x29, #84]
  41b4c0:	cmp	w0, #0x0
  41b4c4:	b.ge	41b4d4 <config_parse@plt+0x10324>  // b.tcont
  41b4c8:	ldr	w19, [x29, #84]
  41b4cc:	mov	w20, #0x0                   	// #0
  41b4d0:	b	41b4d8 <config_parse@plt+0x10328>
  41b4d4:	mov	w20, #0x1                   	// #1
  41b4d8:	add	x0, x29, #0x188
  41b4dc:	bl	40b510 <config_parse@plt+0x360>
  41b4e0:	cmp	w20, #0x1
  41b4e4:	b.eq	41b4f0 <config_parse@plt+0x10340>  // b.none
  41b4e8:	mov	w20, #0x0                   	// #0
  41b4ec:	b	41b4f4 <config_parse@plt+0x10344>
  41b4f0:	mov	w20, #0x1                   	// #1
  41b4f4:	add	x0, x29, #0x50
  41b4f8:	bl	40bb4c <config_parse@plt+0x99c>
  41b4fc:	cmp	w20, #0x1
  41b500:	b.ne	41c8a4 <config_parse@plt+0x116f4>  // b.any
  41b504:	bl	41a720 <config_parse@plt+0xf570>
  41b508:	str	w0, [x29, #84]
  41b50c:	ldr	w0, [x29, #84]
  41b510:	cmp	w0, #0x0
  41b514:	b.ge	41b520 <config_parse@plt+0x10370>  // b.tcont
  41b518:	ldr	w19, [x29, #84]
  41b51c:	b	41c8a4 <config_parse@plt+0x116f4>
  41b520:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  41b524:	add	x0, x0, #0x428
  41b528:	ldrb	w0, [x0]
  41b52c:	cmp	w0, #0x0
  41b530:	b.eq	41b5e0 <config_parse@plt+0x10430>  // b.none
  41b534:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  41b538:	add	x0, x0, #0x424
  41b53c:	ldr	w0, [x0]
  41b540:	bl	40af10 <set_oom_score_adjust@plt>
  41b544:	str	w0, [x29, #84]
  41b548:	ldr	w0, [x29, #84]
  41b54c:	cmp	w0, #0x0
  41b550:	b.ge	41b5e0 <config_parse@plt+0x10430>  // b.tcont
  41b554:	mov	w0, #0x3                   	// #3
  41b558:	str	w0, [x29, #172]
  41b55c:	ldr	w0, [x29, #84]
  41b560:	str	w0, [x29, #176]
  41b564:	str	wzr, [x29, #180]
  41b568:	ldr	w0, [x29, #180]
  41b56c:	bl	40b180 <log_get_max_level_realm@plt>
  41b570:	mov	w1, w0
  41b574:	ldr	w0, [x29, #172]
  41b578:	and	w0, w0, #0x7
  41b57c:	cmp	w1, w0
  41b580:	b.lt	41b5c8 <config_parse@plt+0x10418>  // b.tstop
  41b584:	ldr	w0, [x29, #180]
  41b588:	lsl	w1, w0, #10
  41b58c:	ldr	w0, [x29, #172]
  41b590:	orr	w6, w1, w0
  41b594:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  41b598:	add	x1, x0, #0xbab
  41b59c:	adrp	x0, 44e000 <config_parse@plt+0x42e50>
  41b5a0:	add	x5, x0, #0xf58
  41b5a4:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  41b5a8:	add	x4, x0, #0x690
  41b5ac:	mov	w3, #0xbd5                 	// #3029
  41b5b0:	mov	x2, x1
  41b5b4:	ldr	w1, [x29, #176]
  41b5b8:	mov	w0, w6
  41b5bc:	bl	40a790 <log_internal_realm@plt>
  41b5c0:	mov	w19, w0
  41b5c4:	b	41c8a4 <config_parse@plt+0x116f4>
  41b5c8:	ldr	w0, [x29, #176]
  41b5cc:	cmp	w0, #0x0
  41b5d0:	cneg	w0, w0, lt  // lt = tstop
  41b5d4:	and	w0, w0, #0xff
  41b5d8:	neg	w19, w0
  41b5dc:	b	41c8a4 <config_parse@plt+0x116f4>
  41b5e0:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  41b5e4:	add	x0, x0, #0x430
  41b5e8:	ldr	x0, [x0]
  41b5ec:	cmp	x0, #0x0
  41b5f0:	b.eq	41b6b0 <config_parse@plt+0x10500>  // b.none
  41b5f4:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  41b5f8:	add	x0, x0, #0x430
  41b5fc:	ldr	x1, [x0, #8]
  41b600:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  41b604:	add	x0, x0, #0x430
  41b608:	ldr	x0, [x0]
  41b60c:	mov	x2, x0
  41b610:	mov	w0, #0x0                   	// #0
  41b614:	bl	40a810 <sched_setaffinity@plt>
  41b618:	cmp	w0, #0x0
  41b61c:	b.ge	41b6b0 <config_parse@plt+0x10500>  // b.tcont
  41b620:	mov	w0, #0x3                   	// #3
  41b624:	str	w0, [x29, #184]
  41b628:	bl	40a220 <__errno_location@plt>
  41b62c:	ldr	w0, [x0]
  41b630:	str	w0, [x29, #188]
  41b634:	str	wzr, [x29, #192]
  41b638:	ldr	w0, [x29, #192]
  41b63c:	bl	40b180 <log_get_max_level_realm@plt>
  41b640:	mov	w1, w0
  41b644:	ldr	w0, [x29, #184]
  41b648:	and	w0, w0, #0x7
  41b64c:	cmp	w1, w0
  41b650:	b.lt	41b698 <config_parse@plt+0x104e8>  // b.tstop
  41b654:	ldr	w0, [x29, #192]
  41b658:	lsl	w1, w0, #10
  41b65c:	ldr	w0, [x29, #184]
  41b660:	orr	w6, w1, w0
  41b664:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  41b668:	add	x1, x0, #0xbab
  41b66c:	adrp	x0, 44e000 <config_parse@plt+0x42e50>
  41b670:	add	x5, x0, #0xf78
  41b674:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  41b678:	add	x4, x0, #0x690
  41b67c:	mov	w3, #0xbda                 	// #3034
  41b680:	mov	x2, x1
  41b684:	ldr	w1, [x29, #188]
  41b688:	mov	w0, w6
  41b68c:	bl	40a790 <log_internal_realm@plt>
  41b690:	mov	w19, w0
  41b694:	b	41c8a4 <config_parse@plt+0x116f4>
  41b698:	ldr	w0, [x29, #188]
  41b69c:	cmp	w0, #0x0
  41b6a0:	cneg	w0, w0, lt  // lt = tstop
  41b6a4:	and	w0, w0, #0xff
  41b6a8:	neg	w19, w0
  41b6ac:	b	41c8a4 <config_parse@plt+0x116f4>
  41b6b0:	bl	4169a8 <config_parse@plt+0xb7f8>
  41b6b4:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  41b6b8:	add	x0, x0, #0x48
  41b6bc:	ldr	x1, [x0]
  41b6c0:	mov	x0, #0xffffffff            	// #4294967295
  41b6c4:	cmp	x1, x0
  41b6c8:	b.eq	41b778 <config_parse@plt+0x105c8>  // b.none
  41b6cc:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  41b6d0:	add	x0, x0, #0x48
  41b6d4:	ldr	x0, [x0]
  41b6d8:	bl	409960 <safe_personality@plt>
  41b6dc:	str	w0, [x29, #84]
  41b6e0:	ldr	w0, [x29, #84]
  41b6e4:	cmp	w0, #0x0
  41b6e8:	b.ge	41b828 <config_parse@plt+0x10678>  // b.tcont
  41b6ec:	mov	w0, #0x3                   	// #3
  41b6f0:	str	w0, [x29, #208]
  41b6f4:	ldr	w0, [x29, #84]
  41b6f8:	str	w0, [x29, #212]
  41b6fc:	str	wzr, [x29, #216]
  41b700:	ldr	w0, [x29, #216]
  41b704:	bl	40b180 <log_get_max_level_realm@plt>
  41b708:	mov	w1, w0
  41b70c:	ldr	w0, [x29, #208]
  41b710:	and	w0, w0, #0x7
  41b714:	cmp	w1, w0
  41b718:	b.lt	41b760 <config_parse@plt+0x105b0>  // b.tstop
  41b71c:	ldr	w0, [x29, #216]
  41b720:	lsl	w1, w0, #10
  41b724:	ldr	w0, [x29, #208]
  41b728:	orr	w6, w1, w0
  41b72c:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  41b730:	add	x1, x0, #0xbab
  41b734:	adrp	x0, 44e000 <config_parse@plt+0x42e50>
  41b738:	add	x5, x0, #0xf98
  41b73c:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  41b740:	add	x4, x0, #0x690
  41b744:	mov	w3, #0xbe1                 	// #3041
  41b748:	mov	x2, x1
  41b74c:	ldr	w1, [x29, #212]
  41b750:	mov	w0, w6
  41b754:	bl	40a790 <log_internal_realm@plt>
  41b758:	mov	w19, w0
  41b75c:	b	41c8a4 <config_parse@plt+0x116f4>
  41b760:	ldr	w0, [x29, #212]
  41b764:	cmp	w0, #0x0
  41b768:	cneg	w0, w0, lt  // lt = tstop
  41b76c:	and	w0, w0, #0xff
  41b770:	neg	w19, w0
  41b774:	b	41c8a4 <config_parse@plt+0x116f4>
  41b778:	ldrb	w0, [x29, #63]
  41b77c:	cmp	w0, #0x0
  41b780:	b.eq	41b828 <config_parse@plt+0x10678>  // b.none
  41b784:	mov	x0, #0x8                   	// #8
  41b788:	bl	409960 <safe_personality@plt>
  41b78c:	str	w0, [x29, #84]
  41b790:	ldr	w0, [x29, #84]
  41b794:	cmp	w0, #0x0
  41b798:	b.ge	41b828 <config_parse@plt+0x10678>  // b.tcont
  41b79c:	mov	w0, #0x3                   	// #3
  41b7a0:	str	w0, [x29, #196]
  41b7a4:	ldr	w0, [x29, #84]
  41b7a8:	str	w0, [x29, #200]
  41b7ac:	str	wzr, [x29, #204]
  41b7b0:	ldr	w0, [x29, #204]
  41b7b4:	bl	40b180 <log_get_max_level_realm@plt>
  41b7b8:	mov	w1, w0
  41b7bc:	ldr	w0, [x29, #196]
  41b7c0:	and	w0, w0, #0x7
  41b7c4:	cmp	w1, w0
  41b7c8:	b.lt	41b810 <config_parse@plt+0x10660>  // b.tstop
  41b7cc:	ldr	w0, [x29, #204]
  41b7d0:	lsl	w1, w0, #10
  41b7d4:	ldr	w0, [x29, #196]
  41b7d8:	orr	w6, w1, w0
  41b7dc:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  41b7e0:	add	x1, x0, #0xbab
  41b7e4:	adrp	x0, 44e000 <config_parse@plt+0x42e50>
  41b7e8:	add	x5, x0, #0xf98
  41b7ec:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  41b7f0:	add	x4, x0, #0x690
  41b7f4:	mov	w3, #0xbe5                 	// #3045
  41b7f8:	mov	x2, x1
  41b7fc:	ldr	w1, [x29, #200]
  41b800:	mov	w0, w6
  41b804:	bl	40a790 <log_internal_realm@plt>
  41b808:	mov	w19, w0
  41b80c:	b	41c8a4 <config_parse@plt+0x116f4>
  41b810:	ldr	w0, [x29, #200]
  41b814:	cmp	w0, #0x0
  41b818:	cneg	w0, w0, lt  // lt = tstop
  41b81c:	and	w0, w0, #0xff
  41b820:	neg	w19, w0
  41b824:	b	41c8a4 <config_parse@plt+0x116f4>
  41b828:	add	x0, x29, #0x188
  41b82c:	mov	x1, x0
  41b830:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  41b834:	add	x0, x0, #0x3a0
  41b838:	bl	40ad00 <setrlimit_closest_all@plt>
  41b83c:	str	w0, [x29, #84]
  41b840:	ldr	w0, [x29, #84]
  41b844:	cmp	w0, #0x0
  41b848:	b.ge	41b8e4 <config_parse@plt+0x10734>  // b.tcont
  41b84c:	mov	w0, #0x3                   	// #3
  41b850:	str	w0, [x29, #328]
  41b854:	ldr	w0, [x29, #84]
  41b858:	str	w0, [x29, #332]
  41b85c:	str	wzr, [x29, #336]
  41b860:	ldr	w0, [x29, #336]
  41b864:	bl	40b180 <log_get_max_level_realm@plt>
  41b868:	mov	w1, w0
  41b86c:	ldr	w0, [x29, #328]
  41b870:	and	w0, w0, #0x7
  41b874:	cmp	w1, w0
  41b878:	b.lt	41b8cc <config_parse@plt+0x1071c>  // b.tstop
  41b87c:	ldr	w0, [x29, #336]
  41b880:	lsl	w1, w0, #10
  41b884:	ldr	w0, [x29, #328]
  41b888:	orr	w19, w1, w0
  41b88c:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  41b890:	add	x20, x0, #0xbab
  41b894:	ldr	w0, [x29, #392]
  41b898:	bl	409990 <rlimit_to_string@plt>
  41b89c:	mov	x6, x0
  41b8a0:	adrp	x0, 44e000 <config_parse@plt+0x42e50>
  41b8a4:	add	x5, x0, #0xfb8
  41b8a8:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  41b8ac:	add	x4, x0, #0x690
  41b8b0:	mov	w3, #0xbea                 	// #3050
  41b8b4:	mov	x2, x20
  41b8b8:	ldr	w1, [x29, #332]
  41b8bc:	mov	w0, w19
  41b8c0:	bl	40a790 <log_internal_realm@plt>
  41b8c4:	mov	w19, w0
  41b8c8:	b	41c8a4 <config_parse@plt+0x116f4>
  41b8cc:	ldr	w0, [x29, #332]
  41b8d0:	cmp	w0, #0x0
  41b8d4:	cneg	w0, w0, lt  // lt = tstop
  41b8d8:	and	w0, w0, #0xff
  41b8dc:	neg	w19, w0
  41b8e0:	b	41c8a4 <config_parse@plt+0x116f4>
  41b8e4:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  41b8e8:	add	x0, x0, #0x10
  41b8ec:	ldr	x3, [x0]
  41b8f0:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  41b8f4:	add	x0, x0, #0x390
  41b8f8:	ldr	x1, [x0]
  41b8fc:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  41b900:	add	x0, x0, #0x398
  41b904:	ldr	x0, [x0]
  41b908:	mov	x2, x0
  41b90c:	mov	x0, x3
  41b910:	bl	4449bc <config_parse@plt+0x3980c>
  41b914:	str	w0, [x29, #84]
  41b918:	ldr	w0, [x29, #84]
  41b91c:	cmp	w0, #0x0
  41b920:	b.ge	41b92c <config_parse@plt+0x1077c>  // b.tcont
  41b924:	ldr	w19, [x29, #84]
  41b928:	b	41c8a4 <config_parse@plt+0x116f4>
  41b92c:	mov	w1, #0x1                   	// #1
  41b930:	mov	w0, #0x8                   	// #8
  41b934:	bl	40a2d0 <prctl@plt>
  41b938:	cmp	w0, #0x0
  41b93c:	b.ge	41b9d0 <config_parse@plt+0x10820>  // b.tcont
  41b940:	mov	w0, #0x3                   	// #3
  41b944:	str	w0, [x29, #316]
  41b948:	bl	40a220 <__errno_location@plt>
  41b94c:	ldr	w0, [x0]
  41b950:	str	w0, [x29, #320]
  41b954:	str	wzr, [x29, #324]
  41b958:	ldr	w0, [x29, #324]
  41b95c:	bl	40b180 <log_get_max_level_realm@plt>
  41b960:	mov	w1, w0
  41b964:	ldr	w0, [x29, #316]
  41b968:	and	w0, w0, #0x7
  41b96c:	cmp	w1, w0
  41b970:	b.lt	41b9b8 <config_parse@plt+0x10808>  // b.tstop
  41b974:	ldr	w0, [x29, #324]
  41b978:	lsl	w1, w0, #10
  41b97c:	ldr	w0, [x29, #316]
  41b980:	orr	w6, w1, w0
  41b984:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  41b988:	add	x1, x0, #0xbab
  41b98c:	adrp	x0, 44e000 <config_parse@plt+0x42e50>
  41b990:	add	x5, x0, #0xfe8
  41b994:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  41b998:	add	x4, x0, #0x690
  41b99c:	mov	w3, #0xc08                 	// #3080
  41b9a0:	mov	x2, x1
  41b9a4:	ldr	w1, [x29, #320]
  41b9a8:	mov	w0, w6
  41b9ac:	bl	40a790 <log_internal_realm@plt>
  41b9b0:	mov	w19, w0
  41b9b4:	b	41c8a4 <config_parse@plt+0x116f4>
  41b9b8:	ldr	w0, [x29, #320]
  41b9bc:	cmp	w0, #0x0
  41b9c0:	cneg	w0, w0, lt  // lt = tstop
  41b9c4:	and	w0, w0, #0xff
  41b9c8:	neg	w19, w0
  41b9cc:	b	41c8a4 <config_parse@plt+0x116f4>
  41b9d0:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  41b9d4:	add	x0, x0, #0x0
  41b9d8:	ldr	w0, [x0]
  41b9dc:	bl	40a090 <uid_is_valid@plt>
  41b9e0:	and	w0, w0, #0xff
  41b9e4:	cmp	w0, #0x0
  41b9e8:	b.ne	41ba08 <config_parse@plt+0x10858>  // b.any
  41b9ec:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  41b9f0:	add	x0, x0, #0x4
  41b9f4:	ldr	w0, [x0]
  41b9f8:	bl	40c270 <config_parse@plt+0x10c0>
  41b9fc:	and	w0, w0, #0xff
  41ba00:	cmp	w0, #0x0
  41ba04:	b.eq	41ba4c <config_parse@plt+0x1089c>  // b.none
  41ba08:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  41ba0c:	add	x0, x0, #0x0
  41ba10:	ldr	w4, [x0]
  41ba14:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  41ba18:	add	x0, x0, #0x4
  41ba1c:	ldr	w1, [x0]
  41ba20:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  41ba24:	add	x0, x0, #0x268
  41ba28:	ldr	x2, [x0]
  41ba2c:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  41ba30:	add	x0, x0, #0x270
  41ba34:	ldr	x0, [x0]
  41ba38:	mov	x3, x0
  41ba3c:	mov	w0, w4
  41ba40:	bl	448b1c <config_parse@plt+0x3d96c>
  41ba44:	str	w0, [x29, #84]
  41ba48:	b	41ba64 <config_parse@plt+0x108b4>
  41ba4c:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  41ba50:	add	x0, x0, #0x260
  41ba54:	ldr	x0, [x0]
  41ba58:	add	x1, x29, #0x178
  41ba5c:	bl	448d98 <config_parse@plt+0x3dbe8>
  41ba60:	str	w0, [x29, #84]
  41ba64:	ldr	w0, [x29, #84]
  41ba68:	cmp	w0, #0x0
  41ba6c:	b.ge	41ba78 <config_parse@plt+0x108c8>  // b.tcont
  41ba70:	ldr	w19, [x29, #84]
  41ba74:	b	41c8a4 <config_parse@plt+0x116f4>
  41ba78:	bl	40a1f0 <getuid@plt>
  41ba7c:	bl	417cb4 <config_parse@plt+0xcb04>
  41ba80:	str	w0, [x29, #84]
  41ba84:	ldr	w0, [x29, #84]
  41ba88:	cmp	w0, #0x0
  41ba8c:	b.ge	41bb1c <config_parse@plt+0x1096c>  // b.tcont
  41ba90:	mov	w0, #0x3                   	// #3
  41ba94:	str	w0, [x29, #304]
  41ba98:	ldr	w0, [x29, #84]
  41ba9c:	str	w0, [x29, #308]
  41baa0:	str	wzr, [x29, #312]
  41baa4:	ldr	w0, [x29, #312]
  41baa8:	bl	40b180 <log_get_max_level_realm@plt>
  41baac:	mov	w1, w0
  41bab0:	ldr	w0, [x29, #304]
  41bab4:	and	w0, w0, #0x7
  41bab8:	cmp	w1, w0
  41babc:	b.lt	41bb04 <config_parse@plt+0x10954>  // b.tstop
  41bac0:	ldr	w0, [x29, #312]
  41bac4:	lsl	w1, w0, #10
  41bac8:	ldr	w0, [x29, #304]
  41bacc:	orr	w6, w1, w0
  41bad0:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  41bad4:	add	x1, x0, #0xbab
  41bad8:	adrp	x0, 44f000 <config_parse@plt+0x43e50>
  41badc:	add	x5, x0, #0x10
  41bae0:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  41bae4:	add	x4, x0, #0x690
  41bae8:	mov	w3, #0xc13                 	// #3091
  41baec:	mov	x2, x1
  41baf0:	ldr	w1, [x29, #308]
  41baf4:	mov	w0, w6
  41baf8:	bl	40a790 <log_internal_realm@plt>
  41bafc:	mov	w19, w0
  41bb00:	b	41c8a4 <config_parse@plt+0x116f4>
  41bb04:	ldr	w0, [x29, #308]
  41bb08:	cmp	w0, #0x0
  41bb0c:	cneg	w0, w0, lt  // lt = tstop
  41bb10:	and	w0, w0, #0xff
  41bb14:	neg	w19, w0
  41bb18:	b	41c8a4 <config_parse@plt+0x116f4>
  41bb1c:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  41bb20:	add	x0, x0, #0x420
  41bb24:	ldrb	w0, [x0]
  41bb28:	cmp	w0, #0x0
  41bb2c:	b.eq	41bbe0 <config_parse@plt+0x10a30>  // b.none
  41bb30:	mov	w4, #0x0                   	// #0
  41bb34:	mov	w3, #0x0                   	// #0
  41bb38:	mov	w2, #0x0                   	// #0
  41bb3c:	mov	w1, #0x1                   	// #1
  41bb40:	mov	w0, #0x26                  	// #38
  41bb44:	bl	40a2d0 <prctl@plt>
  41bb48:	cmp	w0, #0x0
  41bb4c:	b.ge	41bbe0 <config_parse@plt+0x10a30>  // b.tcont
  41bb50:	mov	w0, #0x3                   	// #3
  41bb54:	str	w0, [x29, #220]
  41bb58:	bl	40a220 <__errno_location@plt>
  41bb5c:	ldr	w0, [x0]
  41bb60:	str	w0, [x29, #224]
  41bb64:	str	wzr, [x29, #228]
  41bb68:	ldr	w0, [x29, #228]
  41bb6c:	bl	40b180 <log_get_max_level_realm@plt>
  41bb70:	mov	w1, w0
  41bb74:	ldr	w0, [x29, #220]
  41bb78:	and	w0, w0, #0x7
  41bb7c:	cmp	w1, w0
  41bb80:	b.lt	41bbc8 <config_parse@plt+0x10a18>  // b.tstop
  41bb84:	ldr	w0, [x29, #228]
  41bb88:	lsl	w1, w0, #10
  41bb8c:	ldr	w0, [x29, #220]
  41bb90:	orr	w6, w1, w0
  41bb94:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  41bb98:	add	x1, x0, #0xbab
  41bb9c:	adrp	x0, 44f000 <config_parse@plt+0x43e50>
  41bba0:	add	x5, x0, #0x38
  41bba4:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  41bba8:	add	x4, x0, #0x690
  41bbac:	mov	w3, #0xc17                 	// #3095
  41bbb0:	mov	x2, x1
  41bbb4:	ldr	w1, [x29, #224]
  41bbb8:	mov	w0, w6
  41bbbc:	bl	40a790 <log_internal_realm@plt>
  41bbc0:	mov	w19, w0
  41bbc4:	b	41c8a4 <config_parse@plt+0x116f4>
  41bbc8:	ldr	w0, [x29, #224]
  41bbcc:	cmp	w0, #0x0
  41bbd0:	cneg	w0, w0, lt  // lt = tstop
  41bbd4:	and	w0, w0, #0xff
  41bbd8:	neg	w19, w0
  41bbdc:	b	41c8a4 <config_parse@plt+0x116f4>
  41bbe0:	adrp	x0, 44f000 <config_parse@plt+0x43e50>
  41bbe4:	add	x0, x0, #0x60
  41bbe8:	str	x0, [x29, #488]
  41bbec:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  41bbf0:	add	x0, x0, #0x60
  41bbf4:	ldr	x0, [x0]
  41bbf8:	str	x0, [x29, #496]
  41bbfc:	str	xzr, [x29, #424]
  41bc00:	str	xzr, [x29, #432]
  41bc04:	b	41bc38 <config_parse@plt+0x10a88>
  41bc08:	ldr	x0, [x29, #432]
  41bc0c:	lsl	x0, x0, #3
  41bc10:	add	x1, x29, #0x1e8
  41bc14:	ldr	x0, [x1, x0]
  41bc18:	bl	40b010 <strlen@plt>
  41bc1c:	mov	x1, x0
  41bc20:	ldr	x0, [x29, #424]
  41bc24:	add	x0, x0, x1
  41bc28:	str	x0, [x29, #424]
  41bc2c:	ldr	x0, [x29, #432]
  41bc30:	add	x0, x0, #0x1
  41bc34:	str	x0, [x29, #432]
  41bc38:	ldr	x0, [x29, #432]
  41bc3c:	cmp	x0, #0x1
  41bc40:	b.hi	41bc5c <config_parse@plt+0x10aac>  // b.pmore
  41bc44:	ldr	x0, [x29, #432]
  41bc48:	lsl	x0, x0, #3
  41bc4c:	add	x1, x29, #0x1e8
  41bc50:	ldr	x0, [x1, x0]
  41bc54:	cmp	x0, #0x0
  41bc58:	b.ne	41bc08 <config_parse@plt+0x10a58>  // b.any
  41bc5c:	ldr	x0, [x29, #424]
  41bc60:	add	x0, x0, #0x1
  41bc64:	str	x0, [x29, #440]
  41bc68:	ldr	x1, [x29, #440]
  41bc6c:	mov	x0, #0x1                   	// #1
  41bc70:	bl	40b534 <config_parse@plt+0x384>
  41bc74:	and	w0, w0, #0xff
  41bc78:	and	x0, x0, #0xff
  41bc7c:	cmp	x0, #0x0
  41bc80:	b.eq	41bcac <config_parse@plt+0x10afc>  // b.none
  41bc84:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  41bc88:	add	x1, x0, #0xbab
  41bc8c:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  41bc90:	add	x4, x0, #0x680
  41bc94:	mov	w3, #0xc1a                 	// #3098
  41bc98:	mov	x2, x1
  41bc9c:	adrp	x0, 44d000 <config_parse@plt+0x41e50>
  41bca0:	add	x1, x0, #0x4c8
  41bca4:	mov	w0, #0x0                   	// #0
  41bca8:	bl	409d50 <log_assert_failed_realm@plt>
  41bcac:	ldr	x0, [x29, #440]
  41bcb0:	cmp	x0, #0x400, lsl #12
  41bcb4:	cset	w0, hi  // hi = pmore
  41bcb8:	and	w0, w0, #0xff
  41bcbc:	and	x0, x0, #0xff
  41bcc0:	cmp	x0, #0x0
  41bcc4:	b.eq	41bcf0 <config_parse@plt+0x10b40>  // b.none
  41bcc8:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  41bccc:	add	x1, x0, #0xbab
  41bcd0:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  41bcd4:	add	x4, x0, #0x680
  41bcd8:	mov	w3, #0xc1a                 	// #3098
  41bcdc:	mov	x2, x1
  41bce0:	adrp	x0, 44d000 <config_parse@plt+0x41e50>
  41bce4:	add	x1, x0, #0x4f8
  41bce8:	mov	w0, #0x0                   	// #0
  41bcec:	bl	409d50 <log_assert_failed_realm@plt>
  41bcf0:	ldr	x0, [x29, #440]
  41bcf4:	add	x0, x0, #0xf
  41bcf8:	lsr	x0, x0, #4
  41bcfc:	lsl	x0, x0, #4
  41bd00:	sub	sp, sp, x0
  41bd04:	mov	x0, sp
  41bd08:	add	x0, x0, #0xf
  41bd0c:	lsr	x0, x0, #4
  41bd10:	lsl	x0, x0, #4
  41bd14:	str	x0, [x29, #448]
  41bd18:	ldr	x0, [x29, #448]
  41bd1c:	str	x0, [x29, #416]
  41bd20:	str	xzr, [x29, #432]
  41bd24:	b	41bd54 <config_parse@plt+0x10ba4>
  41bd28:	ldr	x0, [x29, #432]
  41bd2c:	lsl	x0, x0, #3
  41bd30:	add	x1, x29, #0x1e8
  41bd34:	ldr	x0, [x1, x0]
  41bd38:	mov	x1, x0
  41bd3c:	ldr	x0, [x29, #416]
  41bd40:	bl	409770 <stpcpy@plt>
  41bd44:	str	x0, [x29, #416]
  41bd48:	ldr	x0, [x29, #432]
  41bd4c:	add	x0, x0, #0x1
  41bd50:	str	x0, [x29, #432]
  41bd54:	ldr	x0, [x29, #432]
  41bd58:	cmp	x0, #0x1
  41bd5c:	b.hi	41bd78 <config_parse@plt+0x10bc8>  // b.pmore
  41bd60:	ldr	x0, [x29, #432]
  41bd64:	lsl	x0, x0, #3
  41bd68:	add	x1, x29, #0x1e8
  41bd6c:	ldr	x0, [x1, x0]
  41bd70:	cmp	x0, #0x0
  41bd74:	b.ne	41bd28 <config_parse@plt+0x10b78>  // b.any
  41bd78:	ldr	x0, [x29, #416]
  41bd7c:	strb	wzr, [x0]
  41bd80:	ldr	x2, [x29, #448]
  41bd84:	ldr	x0, [x29, #400]
  41bd88:	add	x1, x0, #0x1
  41bd8c:	str	x1, [x29, #400]
  41bd90:	lsl	x0, x0, #3
  41bd94:	add	x1, x29, #0x1f8
  41bd98:	str	x2, [x1, x0]
  41bd9c:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  41bda0:	add	x0, x0, #0x228
  41bda4:	ldr	x2, [x0]
  41bda8:	adrp	x0, 44f000 <config_parse@plt+0x43e50>
  41bdac:	add	x1, x0, #0x70
  41bdb0:	mov	x0, x2
  41bdb4:	bl	409850 <strv_find_prefix@plt>
  41bdb8:	mov	x2, x0
  41bdbc:	ldr	x0, [x29, #400]
  41bdc0:	lsl	x0, x0, #3
  41bdc4:	add	x1, x29, #0x1f8
  41bdc8:	str	x2, [x1, x0]
  41bdcc:	ldr	x0, [x29, #400]
  41bdd0:	lsl	x0, x0, #3
  41bdd4:	add	x1, x29, #0x1f8
  41bdd8:	ldr	x0, [x1, x0]
  41bddc:	cmp	x0, #0x0
  41bde0:	b.eq	41bdf0 <config_parse@plt+0x10c40>  // b.none
  41bde4:	ldr	x0, [x29, #400]
  41bde8:	add	x0, x0, #0x1
  41bdec:	str	x0, [x29, #400]
  41bdf0:	ldr	x0, [x29, #376]
  41bdf4:	cmp	x0, #0x0
  41bdf8:	b.ne	41be34 <config_parse@plt+0x10c84>  // b.any
  41bdfc:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  41be00:	add	x0, x0, #0x0
  41be04:	ldr	w0, [x0]
  41be08:	bl	40a090 <uid_is_valid@plt>
  41be0c:	and	w0, w0, #0xff
  41be10:	eor	w0, w0, #0x1
  41be14:	and	w0, w0, #0xff
  41be18:	cmp	w0, #0x0
  41be1c:	b.ne	41be34 <config_parse@plt+0x10c84>  // b.any
  41be20:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  41be24:	add	x0, x0, #0x0
  41be28:	ldr	w0, [x0]
  41be2c:	cmp	w0, #0x0
  41be30:	b.ne	41bea0 <config_parse@plt+0x10cf0>  // b.any
  41be34:	ldr	x0, [x29, #400]
  41be38:	add	x1, x0, #0x1
  41be3c:	str	x1, [x29, #400]
  41be40:	lsl	x0, x0, #3
  41be44:	add	x1, x29, #0x1f8
  41be48:	add	x3, x1, x0
  41be4c:	ldr	x0, [x29, #376]
  41be50:	cmp	x0, #0x0
  41be54:	b.ne	41be60 <config_parse@plt+0x10cb0>  // b.any
  41be58:	adrp	x0, 44f000 <config_parse@plt+0x43e50>
  41be5c:	add	x0, x0, #0x78
  41be60:	mov	x2, x0
  41be64:	adrp	x0, 44f000 <config_parse@plt+0x43e50>
  41be68:	add	x1, x0, #0x80
  41be6c:	mov	x0, x3
  41be70:	bl	40ac00 <asprintf@plt>
  41be74:	cmp	w0, #0x0
  41be78:	b.ge	41bea0 <config_parse@plt+0x10cf0>  // b.tcont
  41be7c:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  41be80:	add	x1, x0, #0xbab
  41be84:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  41be88:	add	x3, x0, #0x690
  41be8c:	mov	w2, #0xc22                 	// #3106
  41be90:	mov	w0, #0x0                   	// #0
  41be94:	bl	40b0b0 <log_oom_internal@plt>
  41be98:	mov	w19, w0
  41be9c:	b	41c8a4 <config_parse@plt+0x116f4>
  41bea0:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  41bea4:	add	x0, x0, #0x260
  41bea8:	ldr	x0, [x0]
  41beac:	cmp	x0, #0x0
  41beb0:	b.ne	41beec <config_parse@plt+0x10d3c>  // b.any
  41beb4:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  41beb8:	add	x0, x0, #0x0
  41bebc:	ldr	w0, [x0]
  41bec0:	bl	40a090 <uid_is_valid@plt>
  41bec4:	and	w0, w0, #0xff
  41bec8:	eor	w0, w0, #0x1
  41becc:	and	w0, w0, #0xff
  41bed0:	cmp	w0, #0x0
  41bed4:	b.ne	41beec <config_parse@plt+0x10d3c>  // b.any
  41bed8:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  41bedc:	add	x0, x0, #0x0
  41bee0:	ldr	w0, [x0]
  41bee4:	cmp	w0, #0x0
  41bee8:	b.ne	41bfc0 <config_parse@plt+0x10e10>  // b.any
  41beec:	ldr	x0, [x29, #400]
  41bef0:	add	x1, x0, #0x1
  41bef4:	str	x1, [x29, #400]
  41bef8:	lsl	x0, x0, #3
  41befc:	add	x1, x29, #0x1f8
  41bf00:	add	x3, x1, x0
  41bf04:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  41bf08:	add	x0, x0, #0x260
  41bf0c:	ldr	x0, [x0]
  41bf10:	cmp	x0, #0x0
  41bf14:	b.ne	41bf20 <config_parse@plt+0x10d70>  // b.any
  41bf18:	adrp	x0, 44f000 <config_parse@plt+0x43e50>
  41bf1c:	add	x0, x0, #0x88
  41bf20:	mov	x2, x0
  41bf24:	adrp	x0, 44f000 <config_parse@plt+0x43e50>
  41bf28:	add	x1, x0, #0x90
  41bf2c:	mov	x0, x3
  41bf30:	bl	40ac00 <asprintf@plt>
  41bf34:	cmp	w0, #0x0
  41bf38:	b.lt	41bf9c <config_parse@plt+0x10dec>  // b.tstop
  41bf3c:	ldr	x0, [x29, #400]
  41bf40:	add	x1, x0, #0x1
  41bf44:	str	x1, [x29, #400]
  41bf48:	lsl	x0, x0, #3
  41bf4c:	add	x1, x29, #0x1f8
  41bf50:	add	x3, x1, x0
  41bf54:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  41bf58:	add	x0, x0, #0x260
  41bf5c:	ldr	x0, [x0]
  41bf60:	cmp	x0, #0x0
  41bf64:	b.eq	41bf78 <config_parse@plt+0x10dc8>  // b.none
  41bf68:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  41bf6c:	add	x0, x0, #0x260
  41bf70:	ldr	x0, [x0]
  41bf74:	b	41bf80 <config_parse@plt+0x10dd0>
  41bf78:	adrp	x0, 44f000 <config_parse@plt+0x43e50>
  41bf7c:	add	x0, x0, #0x88
  41bf80:	mov	x2, x0
  41bf84:	adrp	x0, 44f000 <config_parse@plt+0x43e50>
  41bf88:	add	x1, x0, #0x98
  41bf8c:	mov	x0, x3
  41bf90:	bl	40ac00 <asprintf@plt>
  41bf94:	cmp	w0, #0x0
  41bf98:	b.ge	41bfc0 <config_parse@plt+0x10e10>  // b.tcont
  41bf9c:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  41bfa0:	add	x1, x0, #0xbab
  41bfa4:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  41bfa8:	add	x3, x0, #0x690
  41bfac:	mov	w2, #0xc27                 	// #3111
  41bfb0:	mov	w0, #0x0                   	// #0
  41bfb4:	bl	40b0b0 <log_oom_internal@plt>
  41bfb8:	mov	w19, w0
  41bfbc:	b	41c8a4 <config_parse@plt+0x116f4>
  41bfc0:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  41bfc4:	add	x0, x0, #0x278
  41bfc8:	ldp	x0, x1, [x0]
  41bfcc:	bl	40b424 <config_parse@plt+0x274>
  41bfd0:	cmp	w0, #0x0
  41bfd4:	cset	w0, ne  // ne = any
  41bfd8:	and	w0, w0, #0xff
  41bfdc:	and	x0, x0, #0xff
  41bfe0:	cmp	x0, #0x0
  41bfe4:	b.eq	41c010 <config_parse@plt+0x10e60>  // b.none
  41bfe8:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  41bfec:	add	x1, x0, #0xbab
  41bff0:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  41bff4:	add	x4, x0, #0x680
  41bff8:	mov	w3, #0xc29                 	// #3113
  41bffc:	mov	x2, x1
  41c000:	adrp	x0, 44f000 <config_parse@plt+0x43e50>
  41c004:	add	x1, x0, #0xa8
  41c008:	mov	w0, #0x0                   	// #0
  41c00c:	bl	409d50 <log_assert_failed_realm@plt>
  41c010:	ldr	x0, [x29, #400]
  41c014:	add	x1, x0, #0x1
  41c018:	str	x1, [x29, #400]
  41c01c:	lsl	x0, x0, #3
  41c020:	add	x1, x29, #0x1f8
  41c024:	add	x19, x1, x0
  41c028:	add	x1, x29, #0x250
  41c02c:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  41c030:	add	x0, x0, #0x278
  41c034:	mov	x2, x1
  41c038:	ldp	x0, x1, [x0]
  41c03c:	bl	4094f0 <id128_to_uuid_string@plt>
  41c040:	mov	x2, x0
  41c044:	adrp	x0, 44f000 <config_parse@plt+0x43e50>
  41c048:	add	x1, x0, #0xc8
  41c04c:	mov	x0, x19
  41c050:	bl	40ac00 <asprintf@plt>
  41c054:	cmp	w0, #0x0
  41c058:	b.ge	41c080 <config_parse@plt+0x10ed0>  // b.tcont
  41c05c:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  41c060:	add	x1, x0, #0xbab
  41c064:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  41c068:	add	x3, x0, #0x690
  41c06c:	mov	w2, #0xc2c                 	// #3116
  41c070:	mov	w0, #0x0                   	// #0
  41c074:	bl	40b0b0 <log_oom_internal@plt>
  41c078:	mov	w19, w0
  41c07c:	b	41c8a4 <config_parse@plt+0x116f4>
  41c080:	ldr	x0, [x29, #40]
  41c084:	bl	40a250 <fdset_size@plt>
  41c088:	cmp	w0, #0x0
  41c08c:	b.eq	41c1c8 <config_parse@plt+0x11018>  // b.none
  41c090:	mov	w1, #0x0                   	// #0
  41c094:	ldr	x0, [x29, #40]
  41c098:	bl	409ee0 <fdset_cloexec@plt>
  41c09c:	str	w0, [x29, #84]
  41c0a0:	ldr	w0, [x29, #84]
  41c0a4:	cmp	w0, #0x0
  41c0a8:	b.ge	41c138 <config_parse@plt+0x10f88>  // b.tcont
  41c0ac:	mov	w0, #0x3                   	// #3
  41c0b0:	str	w0, [x29, #232]
  41c0b4:	ldr	w0, [x29, #84]
  41c0b8:	str	w0, [x29, #236]
  41c0bc:	str	wzr, [x29, #240]
  41c0c0:	ldr	w0, [x29, #240]
  41c0c4:	bl	40b180 <log_get_max_level_realm@plt>
  41c0c8:	mov	w1, w0
  41c0cc:	ldr	w0, [x29, #232]
  41c0d0:	and	w0, w0, #0x7
  41c0d4:	cmp	w1, w0
  41c0d8:	b.lt	41c120 <config_parse@plt+0x10f70>  // b.tstop
  41c0dc:	ldr	w0, [x29, #240]
  41c0e0:	lsl	w1, w0, #10
  41c0e4:	ldr	w0, [x29, #232]
  41c0e8:	orr	w6, w1, w0
  41c0ec:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  41c0f0:	add	x1, x0, #0xbab
  41c0f4:	adrp	x0, 44f000 <config_parse@plt+0x43e50>
  41c0f8:	add	x5, x0, #0xe0
  41c0fc:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  41c100:	add	x4, x0, #0x690
  41c104:	mov	w3, #0xc31                 	// #3121
  41c108:	mov	x2, x1
  41c10c:	ldr	w1, [x29, #236]
  41c110:	mov	w0, w6
  41c114:	bl	40a790 <log_internal_realm@plt>
  41c118:	mov	w19, w0
  41c11c:	b	41c8a4 <config_parse@plt+0x116f4>
  41c120:	ldr	w0, [x29, #236]
  41c124:	cmp	w0, #0x0
  41c128:	cneg	w0, w0, lt  // lt = tstop
  41c12c:	and	w0, w0, #0xff
  41c130:	neg	w19, w0
  41c134:	b	41c8a4 <config_parse@plt+0x116f4>
  41c138:	ldr	x0, [x29, #400]
  41c13c:	add	x1, x0, #0x1
  41c140:	str	x1, [x29, #400]
  41c144:	lsl	x0, x0, #3
  41c148:	add	x1, x29, #0x1f8
  41c14c:	add	x19, x1, x0
  41c150:	ldr	x0, [x29, #40]
  41c154:	bl	40a250 <fdset_size@plt>
  41c158:	mov	w2, w0
  41c15c:	adrp	x0, 44f000 <config_parse@plt+0x43e50>
  41c160:	add	x1, x0, #0x110
  41c164:	mov	x0, x19
  41c168:	bl	40ac00 <asprintf@plt>
  41c16c:	cmp	w0, #0x0
  41c170:	b.lt	41c1a4 <config_parse@plt+0x10ff4>  // b.tstop
  41c174:	ldr	x0, [x29, #400]
  41c178:	add	x1, x0, #0x1
  41c17c:	str	x1, [x29, #400]
  41c180:	lsl	x0, x0, #3
  41c184:	add	x1, x29, #0x1f8
  41c188:	add	x2, x1, x0
  41c18c:	adrp	x0, 44f000 <config_parse@plt+0x43e50>
  41c190:	add	x1, x0, #0x120
  41c194:	mov	x0, x2
  41c198:	bl	40ac00 <asprintf@plt>
  41c19c:	cmp	w0, #0x0
  41c1a0:	b.ge	41c1c8 <config_parse@plt+0x11018>  // b.tcont
  41c1a4:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  41c1a8:	add	x1, x0, #0xbab
  41c1ac:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  41c1b0:	add	x3, x0, #0x690
  41c1b4:	mov	w2, #0xc35                 	// #3125
  41c1b8:	mov	w0, #0x0                   	// #0
  41c1bc:	bl	40b0b0 <log_oom_internal@plt>
  41c1c0:	mov	w19, w0
  41c1c4:	b	41c8a4 <config_parse@plt+0x116f4>
  41c1c8:	ldr	x0, [x29, #400]
  41c1cc:	add	x1, x0, #0x1
  41c1d0:	str	x1, [x29, #400]
  41c1d4:	lsl	x0, x0, #3
  41c1d8:	add	x1, x29, #0x1f8
  41c1dc:	add	x3, x1, x0
  41c1e0:	adrp	x0, 44f000 <config_parse@plt+0x43e50>
  41c1e4:	add	x2, x0, #0x130
  41c1e8:	adrp	x0, 44f000 <config_parse@plt+0x43e50>
  41c1ec:	add	x1, x0, #0x150
  41c1f0:	mov	x0, x3
  41c1f4:	bl	40ac00 <asprintf@plt>
  41c1f8:	cmp	w0, #0x0
  41c1fc:	b.ge	41c224 <config_parse@plt+0x11074>  // b.tcont
  41c200:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  41c204:	add	x1, x0, #0xbab
  41c208:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  41c20c:	add	x3, x0, #0x690
  41c210:	mov	w2, #0xc38                 	// #3128
  41c214:	mov	w0, #0x0                   	// #0
  41c218:	bl	40b0b0 <log_oom_internal@plt>
  41c21c:	mov	w19, w0
  41c220:	b	41c8a4 <config_parse@plt+0x116f4>
  41c224:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  41c228:	add	x0, x0, #0x2d0
  41c22c:	ldr	x1, [x0]
  41c230:	add	x0, x29, #0x1f8
  41c234:	mov	x2, x1
  41c238:	mov	x1, x0
  41c23c:	mov	x0, #0x2                   	// #2
  41c240:	bl	409f90 <strv_env_merge@plt>
  41c244:	str	x0, [x29, #384]
  41c248:	ldr	x0, [x29, #384]
  41c24c:	cmp	x0, #0x0
  41c250:	b.ne	41c278 <config_parse@plt+0x110c8>  // b.any
  41c254:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  41c258:	add	x1, x0, #0xbab
  41c25c:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  41c260:	add	x3, x0, #0x690
  41c264:	mov	w2, #0xc3c                 	// #3132
  41c268:	mov	w0, #0x0                   	// #0
  41c26c:	bl	40b0b0 <log_oom_internal@plt>
  41c270:	mov	w19, w0
  41c274:	b	41c8a4 <config_parse@plt+0x116f4>
  41c278:	ldr	x0, [x29, #72]
  41c27c:	bl	40b604 <config_parse@plt+0x454>
  41c280:	and	w0, w0, #0xff
  41c284:	eor	w0, w0, #0x1
  41c288:	and	w0, w0, #0xff
  41c28c:	cmp	w0, #0x0
  41c290:	b.eq	41c324 <config_parse@plt+0x11174>  // b.none
  41c294:	mov	w0, #0x3                   	// #3
  41c298:	str	w0, [x29, #292]
  41c29c:	mov	w0, #0x3                   	// #3
  41c2a0:	movk	w0, #0x4000, lsl #16
  41c2a4:	str	w0, [x29, #296]
  41c2a8:	str	wzr, [x29, #300]
  41c2ac:	ldr	w0, [x29, #300]
  41c2b0:	bl	40b180 <log_get_max_level_realm@plt>
  41c2b4:	mov	w1, w0
  41c2b8:	ldr	w0, [x29, #292]
  41c2bc:	and	w0, w0, #0x7
  41c2c0:	cmp	w1, w0
  41c2c4:	b.lt	41c30c <config_parse@plt+0x1115c>  // b.tstop
  41c2c8:	ldr	w0, [x29, #300]
  41c2cc:	lsl	w1, w0, #10
  41c2d0:	ldr	w0, [x29, #292]
  41c2d4:	orr	w6, w1, w0
  41c2d8:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  41c2dc:	add	x1, x0, #0xbab
  41c2e0:	adrp	x0, 44e000 <config_parse@plt+0x42e50>
  41c2e4:	add	x5, x0, #0xe50
  41c2e8:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  41c2ec:	add	x4, x0, #0x690
  41c2f0:	mov	w3, #0xc42                 	// #3138
  41c2f4:	mov	x2, x1
  41c2f8:	ldr	w1, [x29, #296]
  41c2fc:	mov	w0, w6
  41c300:	bl	40a790 <log_internal_realm@plt>
  41c304:	mov	w19, w0
  41c308:	b	41c8a4 <config_parse@plt+0x116f4>
  41c30c:	ldr	w0, [x29, #296]
  41c310:	cmp	w0, #0x0
  41c314:	cneg	w0, w0, lt  // lt = tstop
  41c318:	and	w0, w0, #0xff
  41c31c:	neg	w19, w0
  41c320:	b	41c8a4 <config_parse@plt+0x116f4>
  41c324:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  41c328:	add	x0, x0, #0x248
  41c32c:	ldr	x0, [x0]
  41c330:	cmp	x0, #0x0
  41c334:	b.eq	41c3f0 <config_parse@plt+0x11240>  // b.none
  41c338:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  41c33c:	add	x0, x0, #0x248
  41c340:	ldr	x0, [x0]
  41c344:	bl	40a630 <chdir@plt>
  41c348:	cmp	w0, #0x0
  41c34c:	b.ge	41c3f0 <config_parse@plt+0x11240>  // b.tcont
  41c350:	mov	w0, #0x3                   	// #3
  41c354:	str	w0, [x29, #244]
  41c358:	bl	40a220 <__errno_location@plt>
  41c35c:	ldr	w0, [x0]
  41c360:	str	w0, [x29, #248]
  41c364:	str	wzr, [x29, #252]
  41c368:	ldr	w0, [x29, #252]
  41c36c:	bl	40b180 <log_get_max_level_realm@plt>
  41c370:	mov	w1, w0
  41c374:	ldr	w0, [x29, #244]
  41c378:	and	w0, w0, #0x7
  41c37c:	cmp	w1, w0
  41c380:	b.lt	41c3d8 <config_parse@plt+0x11228>  // b.tstop
  41c384:	ldr	w0, [x29, #252]
  41c388:	lsl	w1, w0, #10
  41c38c:	ldr	w0, [x29, #244]
  41c390:	orr	w7, w1, w0
  41c394:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  41c398:	add	x1, x0, #0xbab
  41c39c:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  41c3a0:	add	x0, x0, #0x248
  41c3a4:	ldr	x0, [x0]
  41c3a8:	mov	x6, x0
  41c3ac:	adrp	x0, 44f000 <config_parse@plt+0x43e50>
  41c3b0:	add	x5, x0, #0x168
  41c3b4:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  41c3b8:	add	x4, x0, #0x690
  41c3bc:	mov	w3, #0xc47                 	// #3143
  41c3c0:	mov	x2, x1
  41c3c4:	ldr	w1, [x29, #248]
  41c3c8:	mov	w0, w7
  41c3cc:	bl	40a790 <log_internal_realm@plt>
  41c3d0:	mov	w19, w0
  41c3d4:	b	41c8a4 <config_parse@plt+0x116f4>
  41c3d8:	ldr	w0, [x29, #248]
  41c3dc:	cmp	w0, #0x0
  41c3e0:	cneg	w0, w0, lt  // lt = tstop
  41c3e4:	and	w0, w0, #0xff
  41c3e8:	neg	w19, w0
  41c3ec:	b	41c8a4 <config_parse@plt+0x116f4>
  41c3f0:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  41c3f4:	add	x0, x0, #0x2b4
  41c3f8:	ldr	w0, [x0]
  41c3fc:	cmp	w0, #0x1
  41c400:	b.ne	41c42c <config_parse@plt+0x1127c>  // b.any
  41c404:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  41c408:	add	x0, x0, #0x278
  41c40c:	ldp	x0, x1, [x0]
  41c410:	bl	449e34 <config_parse@plt+0x3ec84>
  41c414:	str	w0, [x29, #84]
  41c418:	ldr	w0, [x29, #84]
  41c41c:	cmp	w0, #0x0
  41c420:	b.ge	41c42c <config_parse@plt+0x1127c>  // b.tcont
  41c424:	ldr	w19, [x29, #84]
  41c428:	b	41c8a4 <config_parse@plt+0x116f4>
  41c42c:	mov	w0, #0x7                   	// #7
  41c430:	str	w0, [x29, #256]
  41c434:	str	wzr, [x29, #260]
  41c438:	str	wzr, [x29, #264]
  41c43c:	ldr	w0, [x29, #264]
  41c440:	bl	40b180 <log_get_max_level_realm@plt>
  41c444:	mov	w1, w0
  41c448:	ldr	w0, [x29, #256]
  41c44c:	and	w0, w0, #0x7
  41c450:	cmp	w1, w0
  41c454:	b.lt	41c498 <config_parse@plt+0x112e8>  // b.tstop
  41c458:	ldr	w0, [x29, #264]
  41c45c:	lsl	w1, w0, #10
  41c460:	ldr	w0, [x29, #256]
  41c464:	orr	w6, w1, w0
  41c468:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  41c46c:	add	x1, x0, #0xbab
  41c470:	adrp	x0, 44f000 <config_parse@plt+0x43e50>
  41c474:	add	x5, x0, #0x1a0
  41c478:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  41c47c:	add	x4, x0, #0x690
  41c480:	mov	w3, #0xc4f                 	// #3151
  41c484:	mov	x2, x1
  41c488:	ldr	w1, [x29, #260]
  41c48c:	mov	w0, w6
  41c490:	bl	40a790 <log_internal_realm@plt>
  41c494:	b	41c4a0 <config_parse@plt+0x112f0>
  41c498:	ldr	w0, [x29, #260]
  41c49c:	cmp	w0, #0x0
  41c4a0:	bl	4097d0 <log_close@plt>
  41c4a4:	mov	w0, #0x1                   	// #1
  41c4a8:	bl	40af80 <log_set_open_when_needed@plt>
  41c4ac:	ldr	x0, [x29, #40]
  41c4b0:	bl	40abd0 <fdset_close_others@plt>
  41c4b4:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  41c4b8:	add	x0, x0, #0x2b4
  41c4bc:	ldr	w0, [x0]
  41c4c0:	cmp	w0, #0x2
  41c4c4:	b.ne	41c668 <config_parse@plt+0x114b8>  // b.any
  41c4c8:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  41c4cc:	add	x0, x0, #0x370
  41c4d0:	ldr	x0, [x0]
  41c4d4:	bl	40a610 <strv_length@plt>
  41c4d8:	str	x0, [x29, #464]
  41c4dc:	ldr	x0, [x29, #464]
  41c4e0:	add	x0, x0, #0x2
  41c4e4:	str	x0, [x29, #472]
  41c4e8:	ldr	x1, [x29, #472]
  41c4ec:	mov	x0, #0x8                   	// #8
  41c4f0:	bl	40b534 <config_parse@plt+0x384>
  41c4f4:	and	w0, w0, #0xff
  41c4f8:	and	x0, x0, #0xff
  41c4fc:	cmp	x0, #0x0
  41c500:	b.eq	41c52c <config_parse@plt+0x1137c>  // b.none
  41c504:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  41c508:	add	x1, x0, #0xbab
  41c50c:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  41c510:	add	x4, x0, #0x680
  41c514:	mov	w3, #0xc60                 	// #3168
  41c518:	mov	x2, x1
  41c51c:	adrp	x0, 44f000 <config_parse@plt+0x43e50>
  41c520:	add	x1, x0, #0x1d0
  41c524:	mov	w0, #0x0                   	// #0
  41c528:	bl	409d50 <log_assert_failed_realm@plt>
  41c52c:	ldr	x0, [x29, #472]
  41c530:	lsl	x0, x0, #3
  41c534:	cmp	x0, #0x400, lsl #12
  41c538:	cset	w0, hi  // hi = pmore
  41c53c:	and	w0, w0, #0xff
  41c540:	and	x0, x0, #0xff
  41c544:	cmp	x0, #0x0
  41c548:	b.eq	41c574 <config_parse@plt+0x113c4>  // b.none
  41c54c:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  41c550:	add	x1, x0, #0xbab
  41c554:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  41c558:	add	x4, x0, #0x680
  41c55c:	mov	w3, #0xc60                 	// #3168
  41c560:	mov	x2, x1
  41c564:	adrp	x0, 44f000 <config_parse@plt+0x43e50>
  41c568:	add	x1, x0, #0x200
  41c56c:	mov	w0, #0x0                   	// #0
  41c570:	bl	409d50 <log_assert_failed_realm@plt>
  41c574:	ldr	x0, [x29, #472]
  41c578:	lsl	x0, x0, #3
  41c57c:	add	x0, x0, #0xf
  41c580:	lsr	x0, x0, #4
  41c584:	lsl	x0, x0, #4
  41c588:	sub	sp, sp, x0
  41c58c:	mov	x0, sp
  41c590:	add	x0, x0, #0xf
  41c594:	lsr	x0, x0, #4
  41c598:	lsl	x0, x0, #4
  41c59c:	str	x0, [x29, #480]
  41c5a0:	ldr	x0, [x29, #480]
  41c5a4:	add	x3, x0, #0x8
  41c5a8:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  41c5ac:	add	x0, x0, #0x370
  41c5b0:	ldr	x1, [x0]
  41c5b4:	ldr	x0, [x29, #464]
  41c5b8:	lsl	x0, x0, #3
  41c5bc:	mov	x2, x0
  41c5c0:	mov	x0, x3
  41c5c4:	bl	40c10c <config_parse@plt+0xf5c>
  41c5c8:	ldr	x0, [x29, #464]
  41c5cc:	add	x0, x0, #0x1
  41c5d0:	lsl	x0, x0, #3
  41c5d4:	ldr	x1, [x29, #480]
  41c5d8:	add	x0, x1, x0
  41c5dc:	str	xzr, [x0]
  41c5e0:	ldr	x0, [x29, #480]
  41c5e4:	adrp	x1, 44f000 <config_parse@plt+0x43e50>
  41c5e8:	add	x1, x1, #0x220
  41c5ec:	str	x1, [x0]
  41c5f0:	ldr	x0, [x29, #480]
  41c5f4:	ldr	x0, [x0]
  41c5f8:	ldr	x1, [x29, #384]
  41c5fc:	mov	x2, x1
  41c600:	ldr	x1, [x29, #480]
  41c604:	bl	409730 <execve@plt>
  41c608:	ldr	x0, [x29, #480]
  41c60c:	adrp	x1, 44f000 <config_parse@plt+0x43e50>
  41c610:	add	x1, x1, #0x240
  41c614:	str	x1, [x0]
  41c618:	ldr	x0, [x29, #480]
  41c61c:	ldr	x0, [x0]
  41c620:	ldr	x1, [x29, #384]
  41c624:	mov	x2, x1
  41c628:	ldr	x1, [x29, #480]
  41c62c:	bl	409730 <execve@plt>
  41c630:	ldr	x0, [x29, #480]
  41c634:	adrp	x1, 44f000 <config_parse@plt+0x43e50>
  41c638:	add	x1, x1, #0x258
  41c63c:	str	x1, [x0]
  41c640:	ldr	x0, [x29, #480]
  41c644:	ldr	x0, [x0]
  41c648:	ldr	x1, [x29, #384]
  41c64c:	mov	x2, x1
  41c650:	ldr	x1, [x29, #480]
  41c654:	bl	409730 <execve@plt>
  41c658:	adrp	x0, 44f000 <config_parse@plt+0x43e50>
  41c65c:	add	x0, x0, #0x268
  41c660:	str	x0, [x29, #408]
  41c664:	b	41c810 <config_parse@plt+0x11660>
  41c668:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  41c66c:	add	x0, x0, #0x370
  41c670:	ldr	x0, [x0]
  41c674:	bl	40bd14 <config_parse@plt+0xb64>
  41c678:	and	w0, w0, #0xff
  41c67c:	eor	w0, w0, #0x1
  41c680:	and	w0, w0, #0xff
  41c684:	cmp	w0, #0x0
  41c688:	b.eq	41c798 <config_parse@plt+0x115e8>  // b.none
  41c68c:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  41c690:	add	x0, x0, #0x370
  41c694:	ldr	x0, [x0]
  41c698:	ldr	x0, [x0]
  41c69c:	str	x0, [x29, #408]
  41c6a0:	ldr	x2, [x29, #384]
  41c6a4:	adrp	x0, 44f000 <config_parse@plt+0x43e50>
  41c6a8:	add	x1, x0, #0x2a8
  41c6ac:	mov	x0, x2
  41c6b0:	bl	40a5a0 <strv_env_get@plt>
  41c6b4:	str	x0, [x29, #456]
  41c6b8:	ldr	x0, [x29, #456]
  41c6bc:	cmp	x0, #0x0
  41c6c0:	b.eq	41c764 <config_parse@plt+0x115b4>  // b.none
  41c6c4:	ldr	x0, [x29, #456]
  41c6c8:	bl	409590 <putenv@plt>
  41c6cc:	cmp	w0, #0x0
  41c6d0:	b.eq	41c764 <config_parse@plt+0x115b4>  // b.none
  41c6d4:	mov	w0, #0x3                   	// #3
  41c6d8:	str	w0, [x29, #268]
  41c6dc:	bl	40a220 <__errno_location@plt>
  41c6e0:	ldr	w0, [x0]
  41c6e4:	str	w0, [x29, #272]
  41c6e8:	str	wzr, [x29, #276]
  41c6ec:	ldr	w0, [x29, #276]
  41c6f0:	bl	40b180 <log_get_max_level_realm@plt>
  41c6f4:	mov	w1, w0
  41c6f8:	ldr	w0, [x29, #268]
  41c6fc:	and	w0, w0, #0x7
  41c700:	cmp	w1, w0
  41c704:	b.lt	41c74c <config_parse@plt+0x1159c>  // b.tstop
  41c708:	ldr	w0, [x29, #276]
  41c70c:	lsl	w1, w0, #10
  41c710:	ldr	w0, [x29, #268]
  41c714:	orr	w6, w1, w0
  41c718:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  41c71c:	add	x1, x0, #0xbab
  41c720:	adrp	x0, 44f000 <config_parse@plt+0x43e50>
  41c724:	add	x5, x0, #0x2b0
  41c728:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  41c72c:	add	x4, x0, #0x690
  41c730:	mov	w3, #0xc78                 	// #3192
  41c734:	mov	x2, x1
  41c738:	ldr	w1, [x29, #272]
  41c73c:	mov	w0, w6
  41c740:	bl	40a790 <log_internal_realm@plt>
  41c744:	mov	w19, w0
  41c748:	b	41c8a4 <config_parse@plt+0x116f4>
  41c74c:	ldr	w0, [x29, #272]
  41c750:	cmp	w0, #0x0
  41c754:	cneg	w0, w0, lt  // lt = tstop
  41c758:	and	w0, w0, #0xff
  41c75c:	neg	w19, w0
  41c760:	b	41c8a4 <config_parse@plt+0x116f4>
  41c764:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  41c768:	add	x0, x0, #0x370
  41c76c:	ldr	x0, [x0]
  41c770:	ldr	x3, [x0]
  41c774:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  41c778:	add	x0, x0, #0x370
  41c77c:	ldr	x0, [x0]
  41c780:	ldr	x1, [x29, #384]
  41c784:	mov	x2, x1
  41c788:	mov	x1, x0
  41c78c:	mov	x0, x3
  41c790:	bl	40adf0 <execvpe@plt>
  41c794:	b	41c810 <config_parse@plt+0x11660>
  41c798:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  41c79c:	add	x0, x0, #0x248
  41c7a0:	ldr	x0, [x0]
  41c7a4:	cmp	x0, #0x0
  41c7a8:	b.ne	41c7c4 <config_parse@plt+0x11614>  // b.any
  41c7ac:	ldr	x0, [x29, #376]
  41c7b0:	cmp	x0, #0x0
  41c7b4:	b.ne	41c7c0 <config_parse@plt+0x11610>  // b.any
  41c7b8:	adrp	x0, 44f000 <config_parse@plt+0x43e50>
  41c7bc:	add	x0, x0, #0x78
  41c7c0:	bl	40a630 <chdir@plt>
  41c7c4:	ldr	x0, [x29, #384]
  41c7c8:	mov	x3, x0
  41c7cc:	mov	x2, #0x0                   	// #0
  41c7d0:	adrp	x0, 44f000 <config_parse@plt+0x43e50>
  41c7d4:	add	x1, x0, #0x2d0
  41c7d8:	adrp	x0, 44f000 <config_parse@plt+0x43e50>
  41c7dc:	add	x0, x0, #0x2d8
  41c7e0:	bl	40a160 <execle@plt>
  41c7e4:	ldr	x0, [x29, #384]
  41c7e8:	mov	x3, x0
  41c7ec:	mov	x2, #0x0                   	// #0
  41c7f0:	adrp	x0, 44f000 <config_parse@plt+0x43e50>
  41c7f4:	add	x1, x0, #0x2e8
  41c7f8:	adrp	x0, 44f000 <config_parse@plt+0x43e50>
  41c7fc:	add	x0, x0, #0x2f0
  41c800:	bl	40a160 <execle@plt>
  41c804:	adrp	x0, 44f000 <config_parse@plt+0x43e50>
  41c808:	add	x0, x0, #0x2f8
  41c80c:	str	x0, [x29, #408]
  41c810:	mov	w0, #0x3                   	// #3
  41c814:	str	w0, [x29, #280]
  41c818:	bl	40a220 <__errno_location@plt>
  41c81c:	ldr	w0, [x0]
  41c820:	str	w0, [x29, #284]
  41c824:	str	wzr, [x29, #288]
  41c828:	ldr	w0, [x29, #288]
  41c82c:	bl	40b180 <log_get_max_level_realm@plt>
  41c830:	mov	w1, w0
  41c834:	ldr	w0, [x29, #280]
  41c838:	and	w0, w0, #0x7
  41c83c:	cmp	w1, w0
  41c840:	b.lt	41c88c <config_parse@plt+0x116dc>  // b.tstop
  41c844:	ldr	w0, [x29, #288]
  41c848:	lsl	w1, w0, #10
  41c84c:	ldr	w0, [x29, #280]
  41c850:	orr	w7, w1, w0
  41c854:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  41c858:	add	x1, x0, #0xbab
  41c85c:	ldr	x6, [x29, #408]
  41c860:	adrp	x0, 44f000 <config_parse@plt+0x43e50>
  41c864:	add	x5, x0, #0x310
  41c868:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  41c86c:	add	x4, x0, #0x690
  41c870:	mov	w3, #0xc87                 	// #3207
  41c874:	mov	x2, x1
  41c878:	ldr	w1, [x29, #284]
  41c87c:	mov	w0, w7
  41c880:	bl	40a790 <log_internal_realm@plt>
  41c884:	mov	w19, w0
  41c888:	b	41c8a0 <config_parse@plt+0x116f0>
  41c88c:	ldr	w0, [x29, #284]
  41c890:	cmp	w0, #0x0
  41c894:	cneg	w0, w0, lt  // lt = tstop
  41c898:	and	w0, w0, #0xff
  41c89c:	neg	w19, w0
  41c8a0:	nop
  41c8a4:	add	x0, x29, #0x180
  41c8a8:	bl	40bce0 <config_parse@plt+0xb30>
  41c8ac:	add	x0, x29, #0x178
  41c8b0:	bl	40b510 <config_parse@plt+0x360>
  41c8b4:	mov	w1, w19
  41c8b8:	adrp	x0, 46f000 <config_parse@plt+0x63e50>
  41c8bc:	add	x0, x0, #0xe38
  41c8c0:	ldr	x2, [x29, #632]
  41c8c4:	ldr	x0, [x0]
  41c8c8:	eor	x0, x2, x0
  41c8cc:	cmp	x0, #0x0
  41c8d0:	b.eq	41c8d8 <config_parse@plt+0x11728>  // b.none
  41c8d4:	bl	40a440 <__stack_chk_fail@plt>
  41c8d8:	mov	w0, w1
  41c8dc:	mov	sp, x29
  41c8e0:	ldp	x19, x20, [sp, #16]
  41c8e4:	ldp	x29, x30, [sp]
  41c8e8:	add	sp, sp, #0x280
  41c8ec:	ret
  41c8f0:	stp	x29, x30, [sp, #-240]!
  41c8f4:	mov	x29, sp
  41c8f8:	stp	x19, x20, [sp, #16]
  41c8fc:	adrp	x0, 46f000 <config_parse@plt+0x63e50>
  41c900:	add	x0, x0, #0xe38
  41c904:	ldr	x1, [x0]
  41c908:	str	x1, [sp, #232]
  41c90c:	mov	x1, #0x0                   	// #0
  41c910:	mov	w0, #0xffffffff            	// #-1
  41c914:	str	w0, [sp, #36]
  41c918:	stp	xzr, xzr, [sp, #104]
  41c91c:	stp	xzr, xzr, [sp, #120]
  41c920:	stp	xzr, xzr, [sp, #136]
  41c924:	stp	xzr, xzr, [sp, #152]
  41c928:	stp	xzr, xzr, [sp, #168]
  41c92c:	stp	xzr, xzr, [sp, #184]
  41c930:	stp	xzr, xzr, [sp, #200]
  41c934:	stp	xzr, xzr, [sp, #216]
  41c938:	mov	w0, #0x1                   	// #1
  41c93c:	strh	w0, [sp, #104]
  41c940:	adrp	x0, 44f000 <config_parse@plt+0x43e50>
  41c944:	add	x1, x0, #0x3f0
  41c948:	add	x0, sp, #0x6a
  41c94c:	ldp	x2, x3, [x1]
  41c950:	stp	x2, x3, [x0]
  41c954:	ldr	x2, [x1, #16]
  41c958:	str	x2, [x0, #16]
  41c95c:	ldur	w1, [x1, #23]
  41c960:	stur	w1, [x0, #23]
  41c964:	add	x0, sp, #0x5
  41c968:	stp	xzr, xzr, [x0, #128]
  41c96c:	add	x0, sp, #0x5
  41c970:	stp	xzr, xzr, [x0, #144]
  41c974:	add	x0, sp, #0x5
  41c978:	stp	xzr, xzr, [x0, #160]
  41c97c:	add	x0, sp, #0x5
  41c980:	stp	xzr, xzr, [x0, #176]
  41c984:	add	x0, sp, #0x5
  41c988:	stp	xzr, xzr, [x0, #192]
  41c98c:	strb	wzr, [sp, #213]
  41c990:	mov	w2, #0x0                   	// #0
  41c994:	mov	w1, #0x802                 	// #2050
  41c998:	movk	w1, #0x8, lsl #16
  41c99c:	mov	w0, #0x1                   	// #1
  41c9a0:	bl	409a40 <socket@plt>
  41c9a4:	str	w0, [sp, #36]
  41c9a8:	ldr	w0, [sp, #36]
  41c9ac:	cmp	w0, #0x0
  41c9b0:	b.ge	41ca44 <config_parse@plt+0x11894>  // b.tcont
  41c9b4:	mov	w0, #0x3                   	// #3
  41c9b8:	str	w0, [sp, #84]
  41c9bc:	bl	40a220 <__errno_location@plt>
  41c9c0:	ldr	w0, [x0]
  41c9c4:	str	w0, [sp, #88]
  41c9c8:	str	wzr, [sp, #92]
  41c9cc:	ldr	w0, [sp, #92]
  41c9d0:	bl	40b180 <log_get_max_level_realm@plt>
  41c9d4:	mov	w1, w0
  41c9d8:	ldr	w0, [sp, #84]
  41c9dc:	and	w0, w0, #0x7
  41c9e0:	cmp	w1, w0
  41c9e4:	b.lt	41ca2c <config_parse@plt+0x1187c>  // b.tstop
  41c9e8:	ldr	w0, [sp, #92]
  41c9ec:	lsl	w1, w0, #10
  41c9f0:	ldr	w0, [sp, #84]
  41c9f4:	orr	w6, w1, w0
  41c9f8:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  41c9fc:	add	x1, x0, #0xbab
  41ca00:	adrp	x0, 44f000 <config_parse@plt+0x43e50>
  41ca04:	add	x5, x0, #0x328
  41ca08:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  41ca0c:	add	x4, x0, #0x6b0
  41ca10:	mov	w3, #0xc94                 	// #3220
  41ca14:	mov	x2, x1
  41ca18:	ldr	w1, [sp, #88]
  41ca1c:	mov	w0, w6
  41ca20:	bl	40a790 <log_internal_realm@plt>
  41ca24:	mov	w19, w0
  41ca28:	b	41cd20 <config_parse@plt+0x11b70>
  41ca2c:	ldr	w0, [sp, #88]
  41ca30:	cmp	w0, #0x0
  41ca34:	cneg	w0, w0, lt  // lt = tstop
  41ca38:	and	w0, w0, #0xff
  41ca3c:	neg	w19, w0
  41ca40:	b	41cd20 <config_parse@plt+0x11b70>
  41ca44:	mov	w1, #0x1ed                 	// #493
  41ca48:	adrp	x0, 44f000 <config_parse@plt+0x43e50>
  41ca4c:	add	x0, x0, #0x130
  41ca50:	bl	40b040 <mkdir_parents@plt>
  41ca54:	add	x0, sp, #0x68
  41ca58:	bl	40a110 <sockaddr_un_unlink@plt>
  41ca5c:	ldr	w19, [sp, #36]
  41ca60:	add	x0, sp, #0x68
  41ca64:	mov	x20, x0
  41ca68:	add	x0, sp, #0x68
  41ca6c:	str	x0, [sp, #96]
  41ca70:	ldr	x0, [sp, #96]
  41ca74:	ldrh	w0, [x0]
  41ca78:	cmp	w0, #0x1
  41ca7c:	cset	w0, ne  // ne = any
  41ca80:	and	w0, w0, #0xff
  41ca84:	and	x0, x0, #0xff
  41ca88:	cmp	x0, #0x0
  41ca8c:	b.eq	41cab8 <config_parse@plt+0x11908>  // b.none
  41ca90:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  41ca94:	add	x1, x0, #0xbab
  41ca98:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  41ca9c:	add	x4, x0, #0x6c8
  41caa0:	mov	w3, #0xc99                 	// #3225
  41caa4:	mov	x2, x1
  41caa8:	adrp	x0, 44f000 <config_parse@plt+0x43e50>
  41caac:	add	x1, x0, #0x358
  41cab0:	mov	w0, #0x0                   	// #0
  41cab4:	bl	409d50 <log_assert_failed_realm@plt>
  41cab8:	ldr	x0, [sp, #96]
  41cabc:	ldrb	w0, [x0, #2]
  41cac0:	cmp	w0, #0x0
  41cac4:	b.ne	41cae4 <config_parse@plt+0x11934>  // b.any
  41cac8:	ldr	x0, [sp, #96]
  41cacc:	add	x0, x0, #0x2
  41cad0:	add	x0, x0, #0x1
  41cad4:	mov	x1, #0x6b                  	// #107
  41cad8:	bl	4099e0 <strnlen@plt>
  41cadc:	add	x0, x0, #0x3
  41cae0:	b	41caf8 <config_parse@plt+0x11948>
  41cae4:	ldr	x0, [sp, #96]
  41cae8:	add	x0, x0, #0x2
  41caec:	mov	x1, #0x6c                  	// #108
  41caf0:	bl	4099e0 <strnlen@plt>
  41caf4:	add	x0, x0, #0x3
  41caf8:	mov	w2, w0
  41cafc:	mov	x1, x20
  41cb00:	mov	w0, w19
  41cb04:	bl	40a7b0 <bind@plt>
  41cb08:	str	w0, [sp, #40]
  41cb0c:	ldr	w0, [sp, #40]
  41cb10:	cmp	w0, #0x0
  41cb14:	b.ge	41cba8 <config_parse@plt+0x119f8>  // b.tcont
  41cb18:	mov	w0, #0x3                   	// #3
  41cb1c:	str	w0, [sp, #72]
  41cb20:	bl	40a220 <__errno_location@plt>
  41cb24:	ldr	w0, [x0]
  41cb28:	str	w0, [sp, #76]
  41cb2c:	str	wzr, [sp, #80]
  41cb30:	ldr	w0, [sp, #80]
  41cb34:	bl	40b180 <log_get_max_level_realm@plt>
  41cb38:	mov	w1, w0
  41cb3c:	ldr	w0, [sp, #72]
  41cb40:	and	w0, w0, #0x7
  41cb44:	cmp	w1, w0
  41cb48:	b.lt	41cb90 <config_parse@plt+0x119e0>  // b.tstop
  41cb4c:	ldr	w0, [sp, #80]
  41cb50:	lsl	w1, w0, #10
  41cb54:	ldr	w0, [sp, #72]
  41cb58:	orr	w6, w1, w0
  41cb5c:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  41cb60:	add	x1, x0, #0xbab
  41cb64:	adrp	x0, 44f000 <config_parse@plt+0x43e50>
  41cb68:	add	x5, x0, #0x378
  41cb6c:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  41cb70:	add	x4, x0, #0x6b0
  41cb74:	mov	w3, #0xc9b                 	// #3227
  41cb78:	mov	x2, x1
  41cb7c:	ldr	w1, [sp, #76]
  41cb80:	mov	w0, w6
  41cb84:	bl	40a790 <log_internal_realm@plt>
  41cb88:	mov	w19, w0
  41cb8c:	b	41cd20 <config_parse@plt+0x11b70>
  41cb90:	ldr	w0, [sp, #76]
  41cb94:	cmp	w0, #0x0
  41cb98:	cneg	w0, w0, lt  // lt = tstop
  41cb9c:	and	w0, w0, #0xff
  41cba0:	neg	w19, w0
  41cba4:	b	41cd20 <config_parse@plt+0x11b70>
  41cba8:	mov	w2, #0x0                   	// #0
  41cbac:	mov	w1, #0x0                   	// #0
  41cbb0:	adrp	x0, 44f000 <config_parse@plt+0x43e50>
  41cbb4:	add	x0, x0, #0x130
  41cbb8:	bl	4122ec <config_parse@plt+0x713c>
  41cbbc:	str	w0, [sp, #40]
  41cbc0:	ldr	w0, [sp, #40]
  41cbc4:	cmp	w0, #0x0
  41cbc8:	b.ge	41cc58 <config_parse@plt+0x11aa8>  // b.tcont
  41cbcc:	mov	w0, #0x3                   	// #3
  41cbd0:	str	w0, [sp, #60]
  41cbd4:	ldr	w0, [sp, #40]
  41cbd8:	str	w0, [sp, #64]
  41cbdc:	str	wzr, [sp, #68]
  41cbe0:	ldr	w0, [sp, #68]
  41cbe4:	bl	40b180 <log_get_max_level_realm@plt>
  41cbe8:	mov	w1, w0
  41cbec:	ldr	w0, [sp, #60]
  41cbf0:	and	w0, w0, #0x7
  41cbf4:	cmp	w1, w0
  41cbf8:	b.lt	41cc40 <config_parse@plt+0x11a90>  // b.tstop
  41cbfc:	ldr	w0, [sp, #68]
  41cc00:	lsl	w1, w0, #10
  41cc04:	ldr	w0, [sp, #60]
  41cc08:	orr	w6, w1, w0
  41cc0c:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  41cc10:	add	x1, x0, #0xbab
  41cc14:	adrp	x0, 44f000 <config_parse@plt+0x43e50>
  41cc18:	add	x5, x0, #0x3a8
  41cc1c:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  41cc20:	add	x4, x0, #0x6b0
  41cc24:	mov	w3, #0xc9f                 	// #3231
  41cc28:	mov	x2, x1
  41cc2c:	ldr	w1, [sp, #64]
  41cc30:	mov	w0, w6
  41cc34:	bl	40a790 <log_internal_realm@plt>
  41cc38:	mov	w19, w0
  41cc3c:	b	41cd20 <config_parse@plt+0x11b70>
  41cc40:	ldr	w0, [sp, #64]
  41cc44:	cmp	w0, #0x0
  41cc48:	cneg	w0, w0, lt  // lt = tstop
  41cc4c:	and	w0, w0, #0xff
  41cc50:	neg	w19, w0
  41cc54:	b	41cd20 <config_parse@plt+0x11b70>
  41cc58:	ldr	w0, [sp, #36]
  41cc5c:	mov	w3, #0x1                   	// #1
  41cc60:	mov	w2, #0x10                  	// #16
  41cc64:	mov	w1, #0x1                   	// #1
  41cc68:	bl	40be6c <config_parse@plt+0xcbc>
  41cc6c:	str	w0, [sp, #40]
  41cc70:	ldr	w0, [sp, #40]
  41cc74:	cmp	w0, #0x0
  41cc78:	b.ge	41cd08 <config_parse@plt+0x11b58>  // b.tcont
  41cc7c:	mov	w0, #0x3                   	// #3
  41cc80:	str	w0, [sp, #48]
  41cc84:	ldr	w0, [sp, #40]
  41cc88:	str	w0, [sp, #52]
  41cc8c:	str	wzr, [sp, #56]
  41cc90:	ldr	w0, [sp, #56]
  41cc94:	bl	40b180 <log_get_max_level_realm@plt>
  41cc98:	mov	w1, w0
  41cc9c:	ldr	w0, [sp, #48]
  41cca0:	and	w0, w0, #0x7
  41cca4:	cmp	w1, w0
  41cca8:	b.lt	41ccf0 <config_parse@plt+0x11b40>  // b.tstop
  41ccac:	ldr	w0, [sp, #56]
  41ccb0:	lsl	w1, w0, #10
  41ccb4:	ldr	w0, [sp, #48]
  41ccb8:	orr	w6, w1, w0
  41ccbc:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  41ccc0:	add	x1, x0, #0xbab
  41ccc4:	adrp	x0, 44f000 <config_parse@plt+0x43e50>
  41ccc8:	add	x5, x0, #0x3d8
  41cccc:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  41ccd0:	add	x4, x0, #0x6b0
  41ccd4:	mov	w3, #0xca3                 	// #3235
  41ccd8:	mov	x2, x1
  41ccdc:	ldr	w1, [sp, #52]
  41cce0:	mov	w0, w6
  41cce4:	bl	40a790 <log_internal_realm@plt>
  41cce8:	mov	w19, w0
  41ccec:	b	41cd20 <config_parse@plt+0x11b70>
  41ccf0:	ldr	w0, [sp, #52]
  41ccf4:	cmp	w0, #0x0
  41ccf8:	cneg	w0, w0, lt  // lt = tstop
  41ccfc:	and	w0, w0, #0xff
  41cd00:	neg	w19, w0
  41cd04:	b	41cd20 <config_parse@plt+0x11b70>
  41cd08:	ldr	w0, [sp, #36]
  41cd0c:	str	w0, [sp, #44]
  41cd10:	mov	w0, #0xffffffff            	// #-1
  41cd14:	str	w0, [sp, #36]
  41cd18:	ldr	w19, [sp, #44]
  41cd1c:	nop
  41cd20:	add	x0, sp, #0x24
  41cd24:	bl	40bb4c <config_parse@plt+0x99c>
  41cd28:	mov	w1, w19
  41cd2c:	adrp	x0, 46f000 <config_parse@plt+0x63e50>
  41cd30:	add	x0, x0, #0xe38
  41cd34:	ldr	x2, [sp, #232]
  41cd38:	ldr	x0, [x0]
  41cd3c:	eor	x0, x2, x0
  41cd40:	cmp	x0, #0x0
  41cd44:	b.eq	41cd4c <config_parse@plt+0x11b9c>  // b.none
  41cd48:	bl	40a440 <__stack_chk_fail@plt>
  41cd4c:	mov	w0, w1
  41cd50:	ldp	x19, x20, [sp, #16]
  41cd54:	ldp	x29, x30, [sp], #240
  41cd58:	ret
  41cd5c:	stp	x29, x30, [sp, #-352]!
  41cd60:	mov	x29, sp
  41cd64:	str	x19, [sp, #16]
  41cd68:	str	x0, [sp, #88]
  41cd6c:	str	x1, [sp, #80]
  41cd70:	str	x2, [sp, #72]
  41cd74:	strb	w3, [sp, #71]
  41cd78:	str	w4, [sp, #64]
  41cd7c:	str	w5, [sp, #60]
  41cd80:	str	w6, [sp, #56]
  41cd84:	str	w7, [sp, #52]
  41cd88:	ldr	x0, [sp, #384]
  41cd8c:	str	x0, [sp, #40]
  41cd90:	adrp	x0, 46f000 <config_parse@plt+0x63e50>
  41cd94:	add	x0, x0, #0xe38
  41cd98:	ldr	x1, [x0]
  41cd9c:	str	x1, [sp, #344]
  41cda0:	mov	x1, #0x0                   	// #0
  41cda4:	mov	w0, #0xffffffff            	// #-1
  41cda8:	str	w0, [sp, #108]
  41cdac:	ldr	x0, [sp, #88]
  41cdb0:	cmp	x0, #0x0
  41cdb4:	cset	w0, eq  // eq = none
  41cdb8:	and	w0, w0, #0xff
  41cdbc:	and	x0, x0, #0xff
  41cdc0:	cmp	x0, #0x0
  41cdc4:	b.eq	41cdf0 <config_parse@plt+0x11c40>  // b.none
  41cdc8:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  41cdcc:	add	x1, x0, #0xbab
  41cdd0:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  41cdd4:	add	x4, x0, #0x6e0
  41cdd8:	mov	w3, #0xcc2                 	// #3266
  41cddc:	mov	x2, x1
  41cde0:	adrp	x0, 44e000 <config_parse@plt+0x42e50>
  41cde4:	add	x1, x0, #0xe28
  41cde8:	mov	w0, #0x0                   	// #0
  41cdec:	bl	409d50 <log_assert_failed_realm@plt>
  41cdf0:	ldr	x0, [sp, #80]
  41cdf4:	cmp	x0, #0x0
  41cdf8:	cset	w0, eq  // eq = none
  41cdfc:	and	w0, w0, #0xff
  41ce00:	and	x0, x0, #0xff
  41ce04:	cmp	x0, #0x0
  41ce08:	b.eq	41ce34 <config_parse@plt+0x11c84>  // b.none
  41ce0c:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  41ce10:	add	x1, x0, #0xbab
  41ce14:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  41ce18:	add	x4, x0, #0x6e0
  41ce1c:	mov	w3, #0xcc3                 	// #3267
  41ce20:	mov	x2, x1
  41ce24:	adrp	x0, 44e000 <config_parse@plt+0x42e50>
  41ce28:	add	x1, x0, #0x828
  41ce2c:	mov	w0, #0x0                   	// #0
  41ce30:	bl	409d50 <log_assert_failed_realm@plt>
  41ce34:	ldr	w0, [sp, #64]
  41ce38:	lsr	w0, w0, #31
  41ce3c:	and	w0, w0, #0xff
  41ce40:	and	x0, x0, #0xff
  41ce44:	cmp	x0, #0x0
  41ce48:	b.eq	41ce74 <config_parse@plt+0x11cc4>  // b.none
  41ce4c:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  41ce50:	add	x1, x0, #0xbab
  41ce54:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  41ce58:	add	x4, x0, #0x6e0
  41ce5c:	mov	w3, #0xcc4                 	// #3268
  41ce60:	mov	x2, x1
  41ce64:	adrp	x0, 44f000 <config_parse@plt+0x43e50>
  41ce68:	add	x1, x0, #0x460
  41ce6c:	mov	w0, #0x0                   	// #0
  41ce70:	bl	409d50 <log_assert_failed_realm@plt>
  41ce74:	ldr	w0, [sp, #60]
  41ce78:	lsr	w0, w0, #31
  41ce7c:	and	w0, w0, #0xff
  41ce80:	and	x0, x0, #0xff
  41ce84:	cmp	x0, #0x0
  41ce88:	b.eq	41ceb4 <config_parse@plt+0x11d04>  // b.none
  41ce8c:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  41ce90:	add	x1, x0, #0xbab
  41ce94:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  41ce98:	add	x4, x0, #0x6e0
  41ce9c:	mov	w3, #0xcc5                 	// #3269
  41cea0:	mov	x2, x1
  41cea4:	adrp	x0, 44f000 <config_parse@plt+0x43e50>
  41cea8:	add	x1, x0, #0x470
  41ceac:	mov	w0, #0x0                   	// #0
  41ceb0:	bl	409d50 <log_assert_failed_realm@plt>
  41ceb4:	ldr	w0, [sp, #56]
  41ceb8:	lsr	w0, w0, #31
  41cebc:	and	w0, w0, #0xff
  41cec0:	and	x0, x0, #0xff
  41cec4:	cmp	x0, #0x0
  41cec8:	b.eq	41cef4 <config_parse@plt+0x11d44>  // b.none
  41cecc:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  41ced0:	add	x1, x0, #0xbab
  41ced4:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  41ced8:	add	x4, x0, #0x6e0
  41cedc:	mov	w3, #0xcc6                 	// #3270
  41cee0:	mov	x2, x1
  41cee4:	adrp	x0, 44f000 <config_parse@plt+0x43e50>
  41cee8:	add	x1, x0, #0x488
  41ceec:	mov	w0, #0x0                   	// #0
  41cef0:	bl	409d50 <log_assert_failed_realm@plt>
  41cef4:	ldr	w0, [sp, #368]
  41cef8:	lsr	w0, w0, #31
  41cefc:	and	w0, w0, #0xff
  41cf00:	and	x0, x0, #0xff
  41cf04:	cmp	x0, #0x0
  41cf08:	b.eq	41cf34 <config_parse@plt+0x11d84>  // b.none
  41cf0c:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  41cf10:	add	x1, x0, #0xbab
  41cf14:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  41cf18:	add	x4, x0, #0x6e0
  41cf1c:	mov	w3, #0xcc7                 	// #3271
  41cf20:	mov	x2, x1
  41cf24:	adrp	x0, 44f000 <config_parse@plt+0x43e50>
  41cf28:	add	x1, x0, #0x4a0
  41cf2c:	mov	w0, #0x0                   	// #0
  41cf30:	bl	409d50 <log_assert_failed_realm@plt>
  41cf34:	ldr	w0, [sp, #52]
  41cf38:	lsr	w0, w0, #31
  41cf3c:	and	w0, w0, #0xff
  41cf40:	and	x0, x0, #0xff
  41cf44:	cmp	x0, #0x0
  41cf48:	b.eq	41cf74 <config_parse@plt+0x11dc4>  // b.none
  41cf4c:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  41cf50:	add	x1, x0, #0xbab
  41cf54:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  41cf58:	add	x4, x0, #0x6e0
  41cf5c:	mov	w3, #0xcc8                 	// #3272
  41cf60:	mov	x2, x1
  41cf64:	adrp	x0, 44e000 <config_parse@plt+0x42e50>
  41cf68:	add	x1, x0, #0x28
  41cf6c:	mov	w0, #0x0                   	// #0
  41cf70:	bl	409d50 <log_assert_failed_realm@plt>
  41cf74:	mov	w0, #0x7                   	// #7
  41cf78:	str	w0, [sp, #116]
  41cf7c:	str	wzr, [sp, #120]
  41cf80:	str	wzr, [sp, #124]
  41cf84:	ldr	w0, [sp, #124]
  41cf88:	bl	40b180 <log_get_max_level_realm@plt>
  41cf8c:	mov	w1, w0
  41cf90:	ldr	w0, [sp, #116]
  41cf94:	and	w0, w0, #0x7
  41cf98:	cmp	w1, w0
  41cf9c:	b.lt	41cfe0 <config_parse@plt+0x11e30>  // b.tstop
  41cfa0:	ldr	w0, [sp, #124]
  41cfa4:	lsl	w1, w0, #10
  41cfa8:	ldr	w0, [sp, #116]
  41cfac:	orr	w6, w1, w0
  41cfb0:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  41cfb4:	add	x1, x0, #0xbab
  41cfb8:	adrp	x0, 44f000 <config_parse@plt+0x43e50>
  41cfbc:	add	x5, x0, #0x4b8
  41cfc0:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  41cfc4:	add	x4, x0, #0x6f0
  41cfc8:	mov	w3, #0xcca                 	// #3274
  41cfcc:	mov	x2, x1
  41cfd0:	ldr	w1, [sp, #120]
  41cfd4:	mov	w0, w6
  41cfd8:	bl	40a790 <log_internal_realm@plt>
  41cfdc:	b	41cfe8 <config_parse@plt+0x11e38>
  41cfe0:	ldr	w0, [sp, #120]
  41cfe4:	cmp	w0, #0x0
  41cfe8:	mov	w1, #0x9                   	// #9
  41cfec:	mov	w0, #0x1                   	// #1
  41cff0:	bl	40a2d0 <prctl@plt>
  41cff4:	cmp	w0, #0x0
  41cff8:	b.ge	41d08c <config_parse@plt+0x11edc>  // b.tcont
  41cffc:	mov	w0, #0x3                   	// #3
  41d000:	str	w0, [sp, #324]
  41d004:	bl	40a220 <__errno_location@plt>
  41d008:	ldr	w0, [x0]
  41d00c:	str	w0, [sp, #328]
  41d010:	str	wzr, [sp, #332]
  41d014:	ldr	w0, [sp, #332]
  41d018:	bl	40b180 <log_get_max_level_realm@plt>
  41d01c:	mov	w1, w0
  41d020:	ldr	w0, [sp, #324]
  41d024:	and	w0, w0, #0x7
  41d028:	cmp	w1, w0
  41d02c:	b.lt	41d074 <config_parse@plt+0x11ec4>  // b.tstop
  41d030:	ldr	w0, [sp, #332]
  41d034:	lsl	w1, w0, #10
  41d038:	ldr	w0, [sp, #324]
  41d03c:	orr	w6, w1, w0
  41d040:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  41d044:	add	x1, x0, #0xbab
  41d048:	adrp	x0, 44f000 <config_parse@plt+0x43e50>
  41d04c:	add	x5, x0, #0x4d8
  41d050:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  41d054:	add	x4, x0, #0x6f0
  41d058:	mov	w3, #0xccd                 	// #3277
  41d05c:	mov	x2, x1
  41d060:	ldr	w1, [sp, #328]
  41d064:	mov	w0, w6
  41d068:	bl	40a790 <log_internal_realm@plt>
  41d06c:	mov	w19, w0
  41d070:	b	41e364 <config_parse@plt+0x131b4>
  41d074:	ldr	w0, [sp, #328]
  41d078:	cmp	w0, #0x0
  41d07c:	cneg	w0, w0, lt  // lt = tstop
  41d080:	and	w0, w0, #0xff
  41d084:	neg	w19, w0
  41d088:	b	41e364 <config_parse@plt+0x131b4>
  41d08c:	bl	418000 <config_parse@plt+0xce50>
  41d090:	str	w0, [sp, #128]
  41d094:	ldr	w0, [sp, #128]
  41d098:	cmp	w0, #0x0
  41d09c:	b.ge	41d0a8 <config_parse@plt+0x11ef8>  // b.tcont
  41d0a0:	ldr	w19, [sp, #128]
  41d0a4:	b	41e364 <config_parse@plt+0x131b4>
  41d0a8:	mov	x5, #0x0                   	// #0
  41d0ac:	mov	x4, #0x4000                	// #16384
  41d0b0:	movk	x4, #0x8, lsl #16
  41d0b4:	mov	x3, #0x0                   	// #0
  41d0b8:	adrp	x0, 44c000 <config_parse@plt+0x40e50>
  41d0bc:	add	x2, x0, #0x528
  41d0c0:	mov	x1, #0x0                   	// #0
  41d0c4:	mov	w0, #0x3                   	// #3
  41d0c8:	bl	4096c0 <mount_verbose@plt>
  41d0cc:	str	w0, [sp, #128]
  41d0d0:	ldr	w0, [sp, #128]
  41d0d4:	cmp	w0, #0x0
  41d0d8:	b.ge	41d0e4 <config_parse@plt+0x11f34>  // b.tcont
  41d0dc:	ldr	w19, [sp, #128]
  41d0e0:	b	41e364 <config_parse@plt+0x131b4>
  41d0e4:	ldr	x0, [sp, #72]
  41d0e8:	cmp	x0, #0x0
  41d0ec:	b.eq	41d168 <config_parse@plt+0x11fb8>  // b.none
  41d0f0:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  41d0f4:	add	x0, x0, #0x50
  41d0f8:	ldr	w2, [x0]
  41d0fc:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  41d100:	add	x0, x0, #0x2b1
  41d104:	ldrb	w0, [x0]
  41d108:	cmp	w0, #0x0
  41d10c:	b.eq	41d118 <config_parse@plt+0x11f68>  // b.none
  41d110:	mov	w0, #0x43                  	// #67
  41d114:	b	41d11c <config_parse@plt+0x11f6c>
  41d118:	mov	w0, #0x42                  	// #66
  41d11c:	adrp	x1, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  41d120:	add	x1, x1, #0x2b4
  41d124:	ldr	w1, [x1]
  41d128:	cmp	w1, #0x2
  41d12c:	b.ne	41d138 <config_parse@plt+0x11f88>  // b.any
  41d130:	mov	w1, #0x100                 	// #256
  41d134:	b	41d13c <config_parse@plt+0x11f8c>
  41d138:	mov	w1, #0x0                   	// #0
  41d13c:	orr	w0, w0, w1
  41d140:	mov	w3, w0
  41d144:	ldr	x1, [sp, #80]
  41d148:	ldr	x0, [sp, #72]
  41d14c:	bl	40aa60 <dissected_image_mount@plt>
  41d150:	str	w0, [sp, #128]
  41d154:	ldr	w0, [sp, #128]
  41d158:	cmp	w0, #0x0
  41d15c:	b.ge	41d168 <config_parse@plt+0x11fb8>  // b.tcont
  41d160:	ldr	w19, [sp, #128]
  41d164:	b	41e364 <config_parse@plt+0x131b4>
  41d168:	ldr	x0, [sp, #80]
  41d16c:	bl	41a3e0 <config_parse@plt+0xf230>
  41d170:	str	w0, [sp, #128]
  41d174:	ldr	w0, [sp, #128]
  41d178:	cmp	w0, #0x0
  41d17c:	b.ge	41d188 <config_parse@plt+0x11fd8>  // b.tcont
  41d180:	ldr	w19, [sp, #128]
  41d184:	b	41e364 <config_parse@plt+0x131b4>
  41d188:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  41d18c:	add	x0, x0, #0x358
  41d190:	ldr	w0, [x0]
  41d194:	cmp	w0, #0x0
  41d198:	b.eq	41d508 <config_parse@plt+0x12358>  // b.none
  41d19c:	mov	w3, #0x4000                	// #16384
  41d1a0:	mov	x2, #0x4                   	// #4
  41d1a4:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  41d1a8:	add	x1, x0, #0x50
  41d1ac:	ldr	w0, [sp, #360]
  41d1b0:	bl	40a7a0 <send@plt>
  41d1b4:	str	x0, [sp, #336]
  41d1b8:	ldr	x0, [sp, #336]
  41d1bc:	cmp	x0, #0x0
  41d1c0:	b.ge	41d254 <config_parse@plt+0x120a4>  // b.tcont
  41d1c4:	mov	w0, #0x3                   	// #3
  41d1c8:	str	w0, [sp, #180]
  41d1cc:	bl	40a220 <__errno_location@plt>
  41d1d0:	ldr	w0, [x0]
  41d1d4:	str	w0, [sp, #184]
  41d1d8:	str	wzr, [sp, #188]
  41d1dc:	ldr	w0, [sp, #188]
  41d1e0:	bl	40b180 <log_get_max_level_realm@plt>
  41d1e4:	mov	w1, w0
  41d1e8:	ldr	w0, [sp, #180]
  41d1ec:	and	w0, w0, #0x7
  41d1f0:	cmp	w1, w0
  41d1f4:	b.lt	41d23c <config_parse@plt+0x1208c>  // b.tstop
  41d1f8:	ldr	w0, [sp, #188]
  41d1fc:	lsl	w1, w0, #10
  41d200:	ldr	w0, [sp, #180]
  41d204:	orr	w6, w1, w0
  41d208:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  41d20c:	add	x1, x0, #0xbab
  41d210:	adrp	x0, 44f000 <config_parse@plt+0x43e50>
  41d214:	add	x5, x0, #0x4f8
  41d218:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  41d21c:	add	x4, x0, #0x6f0
  41d220:	mov	w3, #0xcf0                 	// #3312
  41d224:	mov	x2, x1
  41d228:	ldr	w1, [sp, #184]
  41d22c:	mov	w0, w6
  41d230:	bl	40a790 <log_internal_realm@plt>
  41d234:	mov	w19, w0
  41d238:	b	41e364 <config_parse@plt+0x131b4>
  41d23c:	ldr	w0, [sp, #184]
  41d240:	cmp	w0, #0x0
  41d244:	cneg	w0, w0, lt  // lt = tstop
  41d248:	and	w0, w0, #0xff
  41d24c:	neg	w19, w0
  41d250:	b	41e364 <config_parse@plt+0x131b4>
  41d254:	ldr	x0, [sp, #336]
  41d258:	cmp	x0, #0x4
  41d25c:	b.eq	41d2f0 <config_parse@plt+0x12140>  // b.none
  41d260:	mov	w0, #0x3                   	// #3
  41d264:	str	w0, [sp, #168]
  41d268:	mov	w0, #0x5                   	// #5
  41d26c:	movk	w0, #0x4000, lsl #16
  41d270:	str	w0, [sp, #172]
  41d274:	str	wzr, [sp, #176]
  41d278:	ldr	w0, [sp, #176]
  41d27c:	bl	40b180 <log_get_max_level_realm@plt>
  41d280:	mov	w1, w0
  41d284:	ldr	w0, [sp, #168]
  41d288:	and	w0, w0, #0x7
  41d28c:	cmp	w1, w0
  41d290:	b.lt	41d2d8 <config_parse@plt+0x12128>  // b.tstop
  41d294:	ldr	w0, [sp, #176]
  41d298:	lsl	w1, w0, #10
  41d29c:	ldr	w0, [sp, #168]
  41d2a0:	orr	w6, w1, w0
  41d2a4:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  41d2a8:	add	x1, x0, #0xbab
  41d2ac:	adrp	x0, 44f000 <config_parse@plt+0x43e50>
  41d2b0:	add	x5, x0, #0x518
  41d2b4:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  41d2b8:	add	x4, x0, #0x6f0
  41d2bc:	mov	w3, #0xcf2                 	// #3314
  41d2c0:	mov	x2, x1
  41d2c4:	ldr	w1, [sp, #172]
  41d2c8:	mov	w0, w6
  41d2cc:	bl	40a790 <log_internal_realm@plt>
  41d2d0:	mov	w19, w0
  41d2d4:	b	41e364 <config_parse@plt+0x131b4>
  41d2d8:	ldr	w0, [sp, #172]
  41d2dc:	cmp	w0, #0x0
  41d2e0:	cneg	w0, w0, lt  // lt = tstop
  41d2e4:	and	w0, w0, #0xff
  41d2e8:	neg	w19, w0
  41d2ec:	b	41e364 <config_parse@plt+0x131b4>
  41d2f0:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  41d2f4:	add	x0, x0, #0x358
  41d2f8:	ldr	w0, [x0]
  41d2fc:	cmp	w0, #0x2
  41d300:	b.ne	41d458 <config_parse@plt+0x122a8>  // b.any
  41d304:	mov	w3, #0x0                   	// #0
  41d308:	mov	x2, #0x4                   	// #4
  41d30c:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  41d310:	add	x1, x0, #0x50
  41d314:	ldr	w0, [sp, #360]
  41d318:	bl	40a2b0 <recv@plt>
  41d31c:	str	x0, [sp, #336]
  41d320:	ldr	x0, [sp, #336]
  41d324:	cmp	x0, #0x0
  41d328:	b.ge	41d3bc <config_parse@plt+0x1220c>  // b.tcont
  41d32c:	mov	w0, #0x3                   	// #3
  41d330:	str	w0, [sp, #144]
  41d334:	bl	40a220 <__errno_location@plt>
  41d338:	ldr	w0, [x0]
  41d33c:	str	w0, [sp, #148]
  41d340:	str	wzr, [sp, #152]
  41d344:	ldr	w0, [sp, #152]
  41d348:	bl	40b180 <log_get_max_level_realm@plt>
  41d34c:	mov	w1, w0
  41d350:	ldr	w0, [sp, #144]
  41d354:	and	w0, w0, #0x7
  41d358:	cmp	w1, w0
  41d35c:	b.lt	41d3a4 <config_parse@plt+0x121f4>  // b.tstop
  41d360:	ldr	w0, [sp, #152]
  41d364:	lsl	w1, w0, #10
  41d368:	ldr	w0, [sp, #144]
  41d36c:	orr	w6, w1, w0
  41d370:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  41d374:	add	x1, x0, #0xbab
  41d378:	adrp	x0, 44f000 <config_parse@plt+0x43e50>
  41d37c:	add	x5, x0, #0x540
  41d380:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  41d384:	add	x4, x0, #0x6f0
  41d388:	mov	w3, #0xcfc                 	// #3324
  41d38c:	mov	x2, x1
  41d390:	ldr	w1, [sp, #148]
  41d394:	mov	w0, w6
  41d398:	bl	40a790 <log_internal_realm@plt>
  41d39c:	mov	w19, w0
  41d3a0:	b	41e364 <config_parse@plt+0x131b4>
  41d3a4:	ldr	w0, [sp, #148]
  41d3a8:	cmp	w0, #0x0
  41d3ac:	cneg	w0, w0, lt  // lt = tstop
  41d3b0:	and	w0, w0, #0xff
  41d3b4:	neg	w19, w0
  41d3b8:	b	41e364 <config_parse@plt+0x131b4>
  41d3bc:	ldr	x0, [sp, #336]
  41d3c0:	cmp	x0, #0x4
  41d3c4:	b.eq	41d458 <config_parse@plt+0x122a8>  // b.none
  41d3c8:	mov	w0, #0x3                   	// #3
  41d3cc:	str	w0, [sp, #132]
  41d3d0:	mov	w0, #0x5                   	// #5
  41d3d4:	movk	w0, #0x4000, lsl #16
  41d3d8:	str	w0, [sp, #136]
  41d3dc:	str	wzr, [sp, #140]
  41d3e0:	ldr	w0, [sp, #140]
  41d3e4:	bl	40b180 <log_get_max_level_realm@plt>
  41d3e8:	mov	w1, w0
  41d3ec:	ldr	w0, [sp, #132]
  41d3f0:	and	w0, w0, #0x7
  41d3f4:	cmp	w1, w0
  41d3f8:	b.lt	41d440 <config_parse@plt+0x12290>  // b.tstop
  41d3fc:	ldr	w0, [sp, #140]
  41d400:	lsl	w1, w0, #10
  41d404:	ldr	w0, [sp, #132]
  41d408:	orr	w6, w1, w0
  41d40c:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  41d410:	add	x1, x0, #0xbab
  41d414:	adrp	x0, 44f000 <config_parse@plt+0x43e50>
  41d418:	add	x5, x0, #0x560
  41d41c:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  41d420:	add	x4, x0, #0x6f0
  41d424:	mov	w3, #0xcfe                 	// #3326
  41d428:	mov	x2, x1
  41d42c:	ldr	w1, [sp, #136]
  41d430:	mov	w0, w6
  41d434:	bl	40a790 <log_internal_realm@plt>
  41d438:	mov	w19, w0
  41d43c:	b	41e364 <config_parse@plt+0x131b4>
  41d440:	ldr	w0, [sp, #136]
  41d444:	cmp	w0, #0x0
  41d448:	cneg	w0, w0, lt  // lt = tstop
  41d44c:	and	w0, w0, #0xff
  41d450:	neg	w19, w0
  41d454:	b	41e364 <config_parse@plt+0x131b4>
  41d458:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  41d45c:	add	x0, x0, #0x2d8
  41d460:	ldrb	w0, [x0]
  41d464:	cmp	w0, #0x0
  41d468:	b.eq	41d474 <config_parse@plt+0x122c4>  // b.none
  41d46c:	mov	w0, #0x7                   	// #7
  41d470:	b	41d478 <config_parse@plt+0x122c8>
  41d474:	mov	w0, #0x6                   	// #6
  41d478:	str	w0, [sp, #156]
  41d47c:	str	wzr, [sp, #160]
  41d480:	str	wzr, [sp, #164]
  41d484:	ldr	w0, [sp, #164]
  41d488:	bl	40b180 <log_get_max_level_realm@plt>
  41d48c:	mov	w1, w0
  41d490:	ldr	w0, [sp, #156]
  41d494:	and	w0, w0, #0x7
  41d498:	cmp	w1, w0
  41d49c:	b.lt	41d500 <config_parse@plt+0x12350>  // b.tstop
  41d4a0:	ldr	w0, [sp, #164]
  41d4a4:	lsl	w1, w0, #10
  41d4a8:	ldr	w0, [sp, #156]
  41d4ac:	orr	w8, w1, w0
  41d4b0:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  41d4b4:	add	x1, x0, #0xbab
  41d4b8:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  41d4bc:	add	x0, x0, #0x50
  41d4c0:	ldr	w2, [x0]
  41d4c4:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  41d4c8:	add	x0, x0, #0x54
  41d4cc:	ldr	w0, [x0]
  41d4d0:	mov	w7, w0
  41d4d4:	mov	w6, w2
  41d4d8:	adrp	x0, 44f000 <config_parse@plt+0x43e50>
  41d4dc:	add	x5, x0, #0x588
  41d4e0:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  41d4e4:	add	x4, x0, #0x6f0
  41d4e8:	mov	w3, #0xd02                 	// #3330
  41d4ec:	mov	x2, x1
  41d4f0:	ldr	w1, [sp, #160]
  41d4f4:	mov	w0, w8
  41d4f8:	bl	40a790 <log_internal_realm@plt>
  41d4fc:	b	41d508 <config_parse@plt+0x12358>
  41d500:	ldr	w0, [sp, #160]
  41d504:	cmp	w0, #0x0
  41d508:	adrp	x0, 44c000 <config_parse@plt+0x40e50>
  41d50c:	add	x1, x0, #0x528
  41d510:	ldr	x0, [sp, #80]
  41d514:	bl	409aa0 <path_equal@plt>
  41d518:	and	w0, w0, #0xff
  41d51c:	cmp	w0, #0x0
  41d520:	b.eq	41d580 <config_parse@plt+0x123d0>  // b.none
  41d524:	mov	w1, #0x1ed                 	// #493
  41d528:	adrp	x0, 44f000 <config_parse@plt+0x43e50>
  41d52c:	add	x0, x0, #0x5b8
  41d530:	bl	40af00 <mkdir_p@plt>
  41d534:	mov	x5, #0x0                   	// #0
  41d538:	mov	x4, #0x5000                	// #20480
  41d53c:	mov	x3, #0x0                   	// #0
  41d540:	adrp	x0, 44f000 <config_parse@plt+0x43e50>
  41d544:	add	x2, x0, #0x5b8
  41d548:	adrp	x0, 44c000 <config_parse@plt+0x40e50>
  41d54c:	add	x1, x0, #0x528
  41d550:	mov	w0, #0x3                   	// #3
  41d554:	bl	4096c0 <mount_verbose@plt>
  41d558:	str	w0, [sp, #128]
  41d55c:	ldr	w0, [sp, #128]
  41d560:	cmp	w0, #0x0
  41d564:	b.ge	41d570 <config_parse@plt+0x123c0>  // b.tcont
  41d568:	ldr	w19, [sp, #128]
  41d56c:	b	41e364 <config_parse@plt+0x131b4>
  41d570:	adrp	x0, 44f000 <config_parse@plt+0x43e50>
  41d574:	add	x0, x0, #0x5b8
  41d578:	str	x0, [sp, #80]
  41d57c:	b	41d5c0 <config_parse@plt+0x12410>
  41d580:	ldr	x0, [sp, #72]
  41d584:	cmp	x0, #0x0
  41d588:	b.ne	41d5c0 <config_parse@plt+0x12410>  // b.any
  41d58c:	mov	x5, #0x0                   	// #0
  41d590:	mov	x4, #0x5000                	// #20480
  41d594:	mov	x3, #0x0                   	// #0
  41d598:	ldr	x2, [sp, #80]
  41d59c:	ldr	x1, [sp, #80]
  41d5a0:	mov	w0, #0x3                   	// #3
  41d5a4:	bl	4096c0 <mount_verbose@plt>
  41d5a8:	str	w0, [sp, #128]
  41d5ac:	ldr	w0, [sp, #128]
  41d5b0:	cmp	w0, #0x0
  41d5b4:	b.ge	41d5c0 <config_parse@plt+0x12410>  // b.tcont
  41d5b8:	ldr	w19, [sp, #128]
  41d5bc:	b	41e364 <config_parse@plt+0x131b4>
  41d5c0:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  41d5c4:	add	x0, x0, #0x250
  41d5c8:	ldr	x1, [x0]
  41d5cc:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  41d5d0:	add	x0, x0, #0x258
  41d5d4:	ldr	x0, [x0]
  41d5d8:	mov	x2, x0
  41d5dc:	ldr	x0, [sp, #80]
  41d5e0:	bl	4339a0 <config_parse@plt+0x287f0>
  41d5e4:	str	w0, [sp, #128]
  41d5e8:	ldr	w0, [sp, #128]
  41d5ec:	cmp	w0, #0x0
  41d5f0:	b.ge	41d5fc <config_parse@plt+0x1244c>  // b.tcont
  41d5f4:	ldr	w19, [sp, #128]
  41d5f8:	b	41e364 <config_parse@plt+0x131b4>
  41d5fc:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  41d600:	add	x0, x0, #0x338
  41d604:	ldr	w1, [x0]
  41d608:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  41d60c:	add	x0, x0, #0x358
  41d610:	ldr	w0, [x0]
  41d614:	cmp	w0, #0x0
  41d618:	cset	w0, ne  // ne = any
  41d61c:	and	w6, w0, #0xff
  41d620:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  41d624:	add	x0, x0, #0x50
  41d628:	ldr	w2, [x0]
  41d62c:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  41d630:	add	x0, x0, #0x54
  41d634:	ldr	w3, [x0]
  41d638:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  41d63c:	add	x0, x0, #0x2a0
  41d640:	ldr	x0, [x0]
  41d644:	mov	x5, x0
  41d648:	mov	w4, w3
  41d64c:	mov	w3, w2
  41d650:	mov	w2, w6
  41d654:	ldr	x0, [sp, #80]
  41d658:	bl	4336d0 <config_parse@plt+0x28520>
  41d65c:	str	w0, [sp, #128]
  41d660:	ldr	w0, [sp, #128]
  41d664:	cmp	w0, #0x0
  41d668:	b.ge	41d674 <config_parse@plt+0x124c4>  // b.tcont
  41d66c:	ldr	w19, [sp, #128]
  41d670:	b	41e364 <config_parse@plt+0x131b4>
  41d674:	ldr	x0, [sp, #72]
  41d678:	cmp	x0, #0x0
  41d67c:	b.eq	41d6d8 <config_parse@plt+0x12528>  // b.none
  41d680:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  41d684:	add	x0, x0, #0x50
  41d688:	ldr	w1, [x0]
  41d68c:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  41d690:	add	x0, x0, #0x2b1
  41d694:	ldrb	w0, [x0]
  41d698:	cmp	w0, #0x0
  41d69c:	b.eq	41d6a8 <config_parse@plt+0x124f8>  // b.none
  41d6a0:	mov	w0, #0x83                  	// #131
  41d6a4:	b	41d6ac <config_parse@plt+0x124fc>
  41d6a8:	mov	w0, #0x82                  	// #130
  41d6ac:	mov	w3, w0
  41d6b0:	mov	w2, w1
  41d6b4:	ldr	x1, [sp, #80]
  41d6b8:	ldr	x0, [sp, #72]
  41d6bc:	bl	40aa60 <dissected_image_mount@plt>
  41d6c0:	str	w0, [sp, #128]
  41d6c4:	ldr	w0, [sp, #128]
  41d6c8:	cmp	w0, #0x0
  41d6cc:	b.ge	41d6d8 <config_parse@plt+0x12528>  // b.tcont
  41d6d0:	ldr	w19, [sp, #128]
  41d6d4:	b	41e364 <config_parse@plt+0x131b4>
  41d6d8:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  41d6dc:	add	x0, x0, #0x58
  41d6e0:	ldr	w0, [x0]
  41d6e4:	cmn	w0, #0x1
  41d6e8:	b.ne	41d86c <config_parse@plt+0x126bc>  // b.any
  41d6ec:	ldr	x0, [sp, #80]
  41d6f0:	bl	40cd04 <config_parse@plt+0x1b54>
  41d6f4:	str	w0, [sp, #128]
  41d6f8:	ldr	w0, [sp, #128]
  41d6fc:	cmp	w0, #0x0
  41d700:	b.ge	41d70c <config_parse@plt+0x1255c>  // b.tcont
  41d704:	ldr	w19, [sp, #128]
  41d708:	b	41e364 <config_parse@plt+0x131b4>
  41d70c:	mov	w3, #0x4000                	// #16384
  41d710:	mov	x2, #0x4                   	// #4
  41d714:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  41d718:	add	x1, x0, #0x58
  41d71c:	ldr	w0, [sp, #376]
  41d720:	bl	40a7a0 <send@plt>
  41d724:	str	x0, [sp, #336]
  41d728:	ldr	x0, [sp, #336]
  41d72c:	cmp	x0, #0x0
  41d730:	b.ge	41d7c4 <config_parse@plt+0x12614>  // b.tcont
  41d734:	mov	w0, #0x3                   	// #3
  41d738:	str	w0, [sp, #204]
  41d73c:	bl	40a220 <__errno_location@plt>
  41d740:	ldr	w0, [x0]
  41d744:	str	w0, [sp, #208]
  41d748:	str	wzr, [sp, #212]
  41d74c:	ldr	w0, [sp, #212]
  41d750:	bl	40b180 <log_get_max_level_realm@plt>
  41d754:	mov	w1, w0
  41d758:	ldr	w0, [sp, #204]
  41d75c:	and	w0, w0, #0x7
  41d760:	cmp	w1, w0
  41d764:	b.lt	41d7ac <config_parse@plt+0x125fc>  // b.tstop
  41d768:	ldr	w0, [sp, #212]
  41d76c:	lsl	w1, w0, #10
  41d770:	ldr	w0, [sp, #204]
  41d774:	orr	w6, w1, w0
  41d778:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  41d77c:	add	x1, x0, #0xbab
  41d780:	adrp	x0, 44f000 <config_parse@plt+0x43e50>
  41d784:	add	x5, x0, #0x5d8
  41d788:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  41d78c:	add	x4, x0, #0x6f0
  41d790:	mov	w3, #0xd3f                 	// #3391
  41d794:	mov	x2, x1
  41d798:	ldr	w1, [sp, #208]
  41d79c:	mov	w0, w6
  41d7a0:	bl	40a790 <log_internal_realm@plt>
  41d7a4:	mov	w19, w0
  41d7a8:	b	41e364 <config_parse@plt+0x131b4>
  41d7ac:	ldr	w0, [sp, #208]
  41d7b0:	cmp	w0, #0x0
  41d7b4:	cneg	w0, w0, lt  // lt = tstop
  41d7b8:	and	w0, w0, #0xff
  41d7bc:	neg	w19, w0
  41d7c0:	b	41e364 <config_parse@plt+0x131b4>
  41d7c4:	ldr	x0, [sp, #336]
  41d7c8:	cmp	x0, #0x4
  41d7cc:	b.eq	41d860 <config_parse@plt+0x126b0>  // b.none
  41d7d0:	mov	w0, #0x3                   	// #3
  41d7d4:	str	w0, [sp, #192]
  41d7d8:	mov	w0, #0x5                   	// #5
  41d7dc:	movk	w0, #0x4000, lsl #16
  41d7e0:	str	w0, [sp, #196]
  41d7e4:	str	wzr, [sp, #200]
  41d7e8:	ldr	w0, [sp, #200]
  41d7ec:	bl	40b180 <log_get_max_level_realm@plt>
  41d7f0:	mov	w1, w0
  41d7f4:	ldr	w0, [sp, #192]
  41d7f8:	and	w0, w0, #0x7
  41d7fc:	cmp	w1, w0
  41d800:	b.lt	41d848 <config_parse@plt+0x12698>  // b.tstop
  41d804:	ldr	w0, [sp, #200]
  41d808:	lsl	w1, w0, #10
  41d80c:	ldr	w0, [sp, #192]
  41d810:	orr	w6, w1, w0
  41d814:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  41d818:	add	x1, x0, #0xbab
  41d81c:	adrp	x0, 44f000 <config_parse@plt+0x43e50>
  41d820:	add	x5, x0, #0x5f8
  41d824:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  41d828:	add	x4, x0, #0x6f0
  41d82c:	mov	w3, #0xd41                 	// #3393
  41d830:	mov	x2, x1
  41d834:	ldr	w1, [sp, #196]
  41d838:	mov	w0, w6
  41d83c:	bl	40a790 <log_internal_realm@plt>
  41d840:	mov	w19, w0
  41d844:	b	41e364 <config_parse@plt+0x131b4>
  41d848:	ldr	w0, [sp, #196]
  41d84c:	cmp	w0, #0x0
  41d850:	cneg	w0, w0, lt  // lt = tstop
  41d854:	and	w0, w0, #0xff
  41d858:	neg	w19, w0
  41d85c:	b	41e364 <config_parse@plt+0x131b4>
  41d860:	ldr	w0, [sp, #376]
  41d864:	bl	409c90 <safe_close@plt>
  41d868:	str	w0, [sp, #376]
  41d86c:	mov	x5, #0x0                   	// #0
  41d870:	mov	x4, #0x4000                	// #16384
  41d874:	movk	x4, #0x10, lsl #16
  41d878:	mov	x3, #0x0                   	// #0
  41d87c:	ldr	x2, [sp, #80]
  41d880:	mov	x1, #0x0                   	// #0
  41d884:	mov	w0, #0x3                   	// #3
  41d888:	bl	4096c0 <mount_verbose@plt>
  41d88c:	str	w0, [sp, #128]
  41d890:	ldr	w0, [sp, #128]
  41d894:	cmp	w0, #0x0
  41d898:	b.ge	41d8a4 <config_parse@plt+0x126f4>  // b.tcont
  41d89c:	ldr	w19, [sp, #128]
  41d8a0:	b	41e364 <config_parse@plt+0x131b4>
  41d8a4:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  41d8a8:	add	x0, x0, #0x50
  41d8ac:	ldr	w1, [x0]
  41d8b0:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  41d8b4:	add	x0, x0, #0x54
  41d8b8:	ldr	w0, [x0]
  41d8bc:	mov	w2, w0
  41d8c0:	ldr	x0, [sp, #80]
  41d8c4:	bl	418d1c <config_parse@plt+0xdb6c>
  41d8c8:	str	w0, [sp, #128]
  41d8cc:	ldr	w0, [sp, #128]
  41d8d0:	cmp	w0, #0x0
  41d8d4:	b.ge	41d8e0 <config_parse@plt+0x12730>  // b.tcont
  41d8d8:	ldr	w19, [sp, #128]
  41d8dc:	b	41e364 <config_parse@plt+0x131b4>
  41d8e0:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  41d8e4:	add	x0, x0, #0x50
  41d8e8:	ldr	w1, [x0]
  41d8ec:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  41d8f0:	add	x0, x0, #0x50
  41d8f4:	ldr	w0, [x0]
  41d8f8:	mov	w2, w0
  41d8fc:	ldr	x0, [sp, #80]
  41d900:	bl	409a20 <base_filesystem_create@plt>
  41d904:	str	w0, [sp, #128]
  41d908:	ldr	w0, [sp, #128]
  41d90c:	cmp	w0, #0x0
  41d910:	b.ge	41d91c <config_parse@plt+0x1276c>  // b.tcont
  41d914:	ldr	w19, [sp, #128]
  41d918:	b	41e364 <config_parse@plt+0x131b4>
  41d91c:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  41d920:	add	x0, x0, #0x2b1
  41d924:	ldrb	w0, [x0]
  41d928:	cmp	w0, #0x0
  41d92c:	b.eq	41d9f4 <config_parse@plt+0x12844>  // b.none
  41d930:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  41d934:	add	x0, x0, #0x338
  41d938:	ldr	w0, [x0]
  41d93c:	cmp	w0, #0x0
  41d940:	b.ne	41d9f4 <config_parse@plt+0x12844>  // b.any
  41d944:	mov	x3, #0x0                   	// #0
  41d948:	mov	x2, #0x1                   	// #1
  41d94c:	mov	x1, #0x1                   	// #1
  41d950:	ldr	x0, [sp, #80]
  41d954:	bl	40ae40 <bind_remount_recursive@plt>
  41d958:	str	w0, [sp, #128]
  41d95c:	ldr	w0, [sp, #128]
  41d960:	cmp	w0, #0x0
  41d964:	b.ge	41d9f4 <config_parse@plt+0x12844>  // b.tcont
  41d968:	mov	w0, #0x3                   	// #3
  41d96c:	str	w0, [sp, #216]
  41d970:	ldr	w0, [sp, #128]
  41d974:	str	w0, [sp, #220]
  41d978:	str	wzr, [sp, #224]
  41d97c:	ldr	w0, [sp, #224]
  41d980:	bl	40b180 <log_get_max_level_realm@plt>
  41d984:	mov	w1, w0
  41d988:	ldr	w0, [sp, #216]
  41d98c:	and	w0, w0, #0x7
  41d990:	cmp	w1, w0
  41d994:	b.lt	41d9dc <config_parse@plt+0x1282c>  // b.tstop
  41d998:	ldr	w0, [sp, #224]
  41d99c:	lsl	w1, w0, #10
  41d9a0:	ldr	w0, [sp, #216]
  41d9a4:	orr	w6, w1, w0
  41d9a8:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  41d9ac:	add	x1, x0, #0xbab
  41d9b0:	adrp	x0, 44f000 <config_parse@plt+0x43e50>
  41d9b4:	add	x5, x0, #0x620
  41d9b8:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  41d9bc:	add	x4, x0, #0x6f0
  41d9c0:	mov	w3, #0xd5c                 	// #3420
  41d9c4:	mov	x2, x1
  41d9c8:	ldr	w1, [sp, #220]
  41d9cc:	mov	w0, w6
  41d9d0:	bl	40a790 <log_internal_realm@plt>
  41d9d4:	mov	w19, w0
  41d9d8:	b	41e364 <config_parse@plt+0x131b4>
  41d9dc:	ldr	w0, [sp, #220]
  41d9e0:	cmp	w0, #0x0
  41d9e4:	cneg	w0, w0, lt  // lt = tstop
  41d9e8:	and	w0, w0, #0xff
  41d9ec:	neg	w19, w0
  41d9f0:	b	41e364 <config_parse@plt+0x131b4>
  41d9f4:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  41d9f8:	add	x0, x0, #0x78
  41d9fc:	ldr	w1, [x0]
  41da00:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  41da04:	add	x0, x0, #0x50
  41da08:	ldr	w2, [x0]
  41da0c:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  41da10:	add	x0, x0, #0x2a0
  41da14:	ldr	x0, [x0]
  41da18:	mov	x3, x0
  41da1c:	ldr	x0, [sp, #80]
  41da20:	bl	42f940 <config_parse@plt+0x24790>
  41da24:	str	w0, [sp, #128]
  41da28:	ldr	w0, [sp, #128]
  41da2c:	cmp	w0, #0x0
  41da30:	b.ge	41da3c <config_parse@plt+0x1288c>  // b.tcont
  41da34:	ldr	w19, [sp, #128]
  41da38:	b	41e364 <config_parse@plt+0x131b4>
  41da3c:	ldr	x0, [sp, #80]
  41da40:	bl	414754 <config_parse@plt+0x95a4>
  41da44:	str	w0, [sp, #128]
  41da48:	ldr	w0, [sp, #128]
  41da4c:	cmp	w0, #0x0
  41da50:	b.ge	41da5c <config_parse@plt+0x128ac>  // b.tcont
  41da54:	ldr	w19, [sp, #128]
  41da58:	b	41e364 <config_parse@plt+0x131b4>
  41da5c:	ldr	x0, [sp, #80]
  41da60:	bl	41522c <config_parse@plt+0xa07c>
  41da64:	str	w0, [sp, #128]
  41da68:	ldr	w0, [sp, #128]
  41da6c:	cmp	w0, #0x0
  41da70:	b.ge	41da7c <config_parse@plt+0x128cc>  // b.tcont
  41da74:	ldr	w19, [sp, #128]
  41da78:	b	41e364 <config_parse@plt+0x131b4>
  41da7c:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  41da80:	add	x0, x0, #0x50
  41da84:	ldr	w1, [x0]
  41da88:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  41da8c:	add	x0, x0, #0x50
  41da90:	ldr	w0, [x0]
  41da94:	mov	w2, w0
  41da98:	ldr	x0, [sp, #80]
  41da9c:	bl	40b100 <dev_setup@plt>
  41daa0:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  41daa4:	add	x0, x0, #0x50
  41daa8:	ldr	w1, [x0]
  41daac:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  41dab0:	add	x0, x0, #0x50
  41dab4:	ldr	w0, [x0]
  41dab8:	mov	w2, w0
  41dabc:	ldr	x0, [sp, #80]
  41dac0:	bl	40a4a0 <make_inaccessible_nodes@plt>
  41dac4:	ldr	x0, [sp, #80]
  41dac8:	bl	415530 <config_parse@plt+0xa380>
  41dacc:	str	w0, [sp, #128]
  41dad0:	ldr	w0, [sp, #128]
  41dad4:	cmp	w0, #0x0
  41dad8:	b.ge	41dae4 <config_parse@plt+0x12934>  // b.tcont
  41dadc:	ldr	w19, [sp, #128]
  41dae0:	b	41e364 <config_parse@plt+0x131b4>
  41dae4:	ldr	x0, [sp, #80]
  41dae8:	bl	418214 <config_parse@plt+0xd064>
  41daec:	str	w0, [sp, #128]
  41daf0:	ldr	w0, [sp, #128]
  41daf4:	cmp	w0, #0x0
  41daf8:	b.ge	41db04 <config_parse@plt+0x12954>  // b.tcont
  41dafc:	ldr	w19, [sp, #128]
  41db00:	b	41e364 <config_parse@plt+0x131b4>
  41db04:	bl	41629c <config_parse@plt+0xb0ec>
  41db08:	str	w0, [sp, #128]
  41db0c:	ldr	w0, [sp, #128]
  41db10:	cmp	w0, #0x0
  41db14:	b.ge	41db20 <config_parse@plt+0x12970>  // b.tcont
  41db18:	ldr	w19, [sp, #128]
  41db1c:	b	41e364 <config_parse@plt+0x131b4>
  41db20:	ldr	x0, [sp, #80]
  41db24:	bl	4127f4 <config_parse@plt+0x7644>
  41db28:	str	w0, [sp, #128]
  41db2c:	ldr	w0, [sp, #128]
  41db30:	cmp	w0, #0x0
  41db34:	b.ge	41db40 <config_parse@plt+0x12990>  // b.tcont
  41db38:	ldr	w19, [sp, #128]
  41db3c:	b	41e364 <config_parse@plt+0x131b4>
  41db40:	ldr	x0, [sp, #80]
  41db44:	bl	413c24 <config_parse@plt+0x8a74>
  41db48:	str	w0, [sp, #128]
  41db4c:	ldr	w0, [sp, #128]
  41db50:	cmp	w0, #0x0
  41db54:	b.ge	41db60 <config_parse@plt+0x129b0>  // b.tcont
  41db58:	ldr	w19, [sp, #128]
  41db5c:	b	41e364 <config_parse@plt+0x131b4>
  41db60:	ldr	x0, [sp, #80]
  41db64:	bl	4188a8 <config_parse@plt+0xd6f8>
  41db68:	str	w0, [sp, #128]
  41db6c:	ldr	w0, [sp, #128]
  41db70:	cmp	w0, #0x0
  41db74:	b.ge	41db80 <config_parse@plt+0x129d0>  // b.tcont
  41db78:	ldr	w19, [sp, #128]
  41db7c:	b	41e364 <config_parse@plt+0x131b4>
  41db80:	ldr	x0, [sp, #80]
  41db84:	bl	416a98 <config_parse@plt+0xb8e8>
  41db88:	str	w0, [sp, #128]
  41db8c:	ldr	w0, [sp, #128]
  41db90:	cmp	w0, #0x0
  41db94:	b.ge	41dba0 <config_parse@plt+0x129f0>  // b.tcont
  41db98:	ldr	w19, [sp, #128]
  41db9c:	b	41e364 <config_parse@plt+0x131b4>
  41dba0:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  41dba4:	add	x0, x0, #0x2c0
  41dba8:	ldr	x1, [x0]
  41dbac:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  41dbb0:	add	x0, x0, #0x2c8
  41dbb4:	ldr	x2, [x0]
  41dbb8:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  41dbbc:	add	x0, x0, #0x358
  41dbc0:	ldr	w0, [x0]
  41dbc4:	cmp	w0, #0x0
  41dbc8:	cset	w0, ne  // ne = any
  41dbcc:	and	w8, w0, #0xff
  41dbd0:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  41dbd4:	add	x0, x0, #0x50
  41dbd8:	ldr	w3, [x0]
  41dbdc:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  41dbe0:	add	x0, x0, #0x54
  41dbe4:	ldr	w4, [x0]
  41dbe8:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  41dbec:	add	x0, x0, #0x2a0
  41dbf0:	ldr	x0, [x0]
  41dbf4:	mov	w7, #0x0                   	// #0
  41dbf8:	mov	x6, x0
  41dbfc:	mov	w5, w4
  41dc00:	mov	w4, w3
  41dc04:	mov	w3, w8
  41dc08:	ldr	x0, [sp, #80]
  41dc0c:	bl	431cd8 <config_parse@plt+0x26b28>
  41dc10:	str	w0, [sp, #128]
  41dc14:	ldr	w0, [sp, #128]
  41dc18:	cmp	w0, #0x0
  41dc1c:	b.ge	41dc28 <config_parse@plt+0x12a78>  // b.tcont
  41dc20:	ldr	w19, [sp, #128]
  41dc24:	b	41e364 <config_parse@plt+0x131b4>
  41dc28:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  41dc2c:	add	x0, x0, #0x68
  41dc30:	ldrb	w0, [x0]
  41dc34:	eor	w0, w0, #0x1
  41dc38:	and	w0, w0, #0xff
  41dc3c:	cmp	w0, #0x0
  41dc40:	b.eq	41dcc0 <config_parse@plt+0x12b10>  // b.none
  41dc44:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  41dc48:	add	x0, x0, #0x58
  41dc4c:	ldr	w1, [x0]
  41dc50:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  41dc54:	add	x0, x0, #0x358
  41dc58:	ldr	w0, [x0]
  41dc5c:	cmp	w0, #0x0
  41dc60:	cset	w0, ne  // ne = any
  41dc64:	and	w7, w0, #0xff
  41dc68:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  41dc6c:	add	x0, x0, #0x50
  41dc70:	ldr	w2, [x0]
  41dc74:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  41dc78:	add	x0, x0, #0x54
  41dc7c:	ldr	w3, [x0]
  41dc80:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  41dc84:	add	x0, x0, #0x2a0
  41dc88:	ldr	x0, [x0]
  41dc8c:	mov	w6, #0x0                   	// #0
  41dc90:	mov	x5, x0
  41dc94:	mov	w4, w3
  41dc98:	mov	w3, w2
  41dc9c:	mov	w2, w7
  41dca0:	ldr	x0, [sp, #80]
  41dca4:	bl	42b244 <config_parse@plt+0x20094>
  41dca8:	str	w0, [sp, #128]
  41dcac:	ldr	w0, [sp, #128]
  41dcb0:	cmp	w0, #0x0
  41dcb4:	b.ge	41dcc0 <config_parse@plt+0x12b10>  // b.tcont
  41dcb8:	ldr	w19, [sp, #128]
  41dcbc:	b	41e364 <config_parse@plt+0x131b4>
  41dcc0:	ldr	x0, [sp, #80]
  41dcc4:	bl	409da0 <mount_move_root@plt>
  41dcc8:	str	w0, [sp, #128]
  41dccc:	ldr	w0, [sp, #128]
  41dcd0:	cmp	w0, #0x0
  41dcd4:	b.ge	41dd64 <config_parse@plt+0x12bb4>  // b.tcont
  41dcd8:	mov	w0, #0x3                   	// #3
  41dcdc:	str	w0, [sp, #312]
  41dce0:	ldr	w0, [sp, #128]
  41dce4:	str	w0, [sp, #316]
  41dce8:	str	wzr, [sp, #320]
  41dcec:	ldr	w0, [sp, #320]
  41dcf0:	bl	40b180 <log_get_max_level_realm@plt>
  41dcf4:	mov	w1, w0
  41dcf8:	ldr	w0, [sp, #312]
  41dcfc:	and	w0, w0, #0x7
  41dd00:	cmp	w1, w0
  41dd04:	b.lt	41dd4c <config_parse@plt+0x12b9c>  // b.tstop
  41dd08:	ldr	w0, [sp, #320]
  41dd0c:	lsl	w1, w0, #10
  41dd10:	ldr	w0, [sp, #312]
  41dd14:	orr	w6, w1, w0
  41dd18:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  41dd1c:	add	x1, x0, #0xbab
  41dd20:	adrp	x0, 44f000 <config_parse@plt+0x43e50>
  41dd24:	add	x5, x0, #0x648
  41dd28:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  41dd2c:	add	x4, x0, #0x6f0
  41dd30:	mov	w3, #0xda8                 	// #3496
  41dd34:	mov	x2, x1
  41dd38:	ldr	w1, [sp, #316]
  41dd3c:	mov	w0, w6
  41dd40:	bl	40a790 <log_internal_realm@plt>
  41dd44:	mov	w19, w0
  41dd48:	b	41e364 <config_parse@plt+0x131b4>
  41dd4c:	ldr	w0, [sp, #316]
  41dd50:	cmp	w0, #0x0
  41dd54:	cneg	w0, w0, lt  // lt = tstop
  41dd58:	and	w0, w0, #0xff
  41dd5c:	neg	w19, w0
  41dd60:	b	41e364 <config_parse@plt+0x131b4>
  41dd64:	bl	41c8f0 <config_parse@plt+0x11740>
  41dd68:	str	w0, [sp, #108]
  41dd6c:	ldr	w0, [sp, #108]
  41dd70:	cmp	w0, #0x0
  41dd74:	b.ge	41dd80 <config_parse@plt+0x12bd0>  // b.tcont
  41dd78:	ldr	w19, [sp, #108]
  41dd7c:	b	41e364 <config_parse@plt+0x131b4>
  41dd80:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  41dd84:	add	x0, x0, #0x358
  41dd88:	ldr	w0, [x0]
  41dd8c:	cmp	w0, #0x0
  41dd90:	b.eq	41dd9c <config_parse@plt+0x12bec>  // b.none
  41dd94:	mov	x0, #0x10000000            	// #268435456
  41dd98:	b	41dda0 <config_parse@plt+0x12bf0>
  41dd9c:	mov	x0, #0x0                   	// #0
  41dda0:	adrp	x1, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  41dda4:	add	x1, x1, #0x70
  41dda8:	ldr	x1, [x1]
  41ddac:	orr	x1, x0, x1
  41ddb0:	mov	x0, #0x11                  	// #17
  41ddb4:	movk	x0, #0x2, lsl #16
  41ddb8:	orr	x0, x1, x0
  41ddbc:	bl	40bffc <config_parse@plt+0xe4c>
  41ddc0:	str	w0, [sp, #112]
  41ddc4:	ldr	w0, [sp, #112]
  41ddc8:	cmp	w0, #0x0
  41ddcc:	b.ge	41de60 <config_parse@plt+0x12cb0>  // b.tcont
  41ddd0:	mov	w0, #0x3                   	// #3
  41ddd4:	str	w0, [sp, #300]
  41ddd8:	bl	40a220 <__errno_location@plt>
  41dddc:	ldr	w0, [x0]
  41dde0:	str	w0, [sp, #304]
  41dde4:	str	wzr, [sp, #308]
  41dde8:	ldr	w0, [sp, #308]
  41ddec:	bl	40b180 <log_get_max_level_realm@plt>
  41ddf0:	mov	w1, w0
  41ddf4:	ldr	w0, [sp, #300]
  41ddf8:	and	w0, w0, #0x7
  41ddfc:	cmp	w1, w0
  41de00:	b.lt	41de48 <config_parse@plt+0x12c98>  // b.tstop
  41de04:	ldr	w0, [sp, #308]
  41de08:	lsl	w1, w0, #10
  41de0c:	ldr	w0, [sp, #300]
  41de10:	orr	w6, w1, w0
  41de14:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  41de18:	add	x1, x0, #0xbab
  41de1c:	adrp	x0, 44f000 <config_parse@plt+0x43e50>
  41de20:	add	x5, x0, #0x670
  41de24:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  41de28:	add	x4, x0, #0x6f0
  41de2c:	mov	w3, #0xdb2                 	// #3506
  41de30:	mov	x2, x1
  41de34:	ldr	w1, [sp, #304]
  41de38:	mov	w0, w6
  41de3c:	bl	40a790 <log_internal_realm@plt>
  41de40:	mov	w19, w0
  41de44:	b	41e364 <config_parse@plt+0x131b4>
  41de48:	ldr	w0, [sp, #304]
  41de4c:	cmp	w0, #0x0
  41de50:	cneg	w0, w0, lt  // lt = tstop
  41de54:	and	w0, w0, #0xff
  41de58:	neg	w19, w0
  41de5c:	b	41e364 <config_parse@plt+0x131b4>
  41de60:	ldr	w0, [sp, #112]
  41de64:	cmp	w0, #0x0
  41de68:	b.ne	41dfa4 <config_parse@plt+0x12df4>  // b.any
  41de6c:	ldr	w0, [sp, #64]
  41de70:	bl	409c90 <safe_close@plt>
  41de74:	str	w0, [sp, #64]
  41de78:	ldr	w0, [sp, #60]
  41de7c:	bl	409c90 <safe_close@plt>
  41de80:	str	w0, [sp, #60]
  41de84:	ldr	w0, [sp, #56]
  41de88:	bl	409c90 <safe_close@plt>
  41de8c:	str	w0, [sp, #56]
  41de90:	ldr	w0, [sp, #360]
  41de94:	bl	409c90 <safe_close@plt>
  41de98:	str	w0, [sp, #360]
  41de9c:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  41dea0:	add	x0, x0, #0x318
  41dea4:	ldr	x0, [x0]
  41dea8:	cmp	x0, #0x0
  41deac:	b.eq	41df64 <config_parse@plt+0x12db4>  // b.none
  41deb0:	mov	w4, #0xffffffff            	// #-1
  41deb4:	mov	w3, #0xffffffff            	// #-1
  41deb8:	ldr	w2, [sp, #392]
  41debc:	mov	w1, #0xffffffff            	// #-1
  41dec0:	mov	w0, #0xffffffff            	// #-1
  41dec4:	bl	40aeb0 <namespace_enter@plt>
  41dec8:	str	w0, [sp, #128]
  41decc:	ldr	w0, [sp, #128]
  41ded0:	cmp	w0, #0x0
  41ded4:	b.ge	41df64 <config_parse@plt+0x12db4>  // b.tcont
  41ded8:	mov	w0, #0x3                   	// #3
  41dedc:	str	w0, [sp, #288]
  41dee0:	ldr	w0, [sp, #128]
  41dee4:	str	w0, [sp, #292]
  41dee8:	str	wzr, [sp, #296]
  41deec:	ldr	w0, [sp, #296]
  41def0:	bl	40b180 <log_get_max_level_realm@plt>
  41def4:	mov	w1, w0
  41def8:	ldr	w0, [sp, #288]
  41defc:	and	w0, w0, #0x7
  41df00:	cmp	w1, w0
  41df04:	b.lt	41df4c <config_parse@plt+0x12d9c>  // b.tstop
  41df08:	ldr	w0, [sp, #296]
  41df0c:	lsl	w1, w0, #10
  41df10:	ldr	w0, [sp, #288]
  41df14:	orr	w6, w1, w0
  41df18:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  41df1c:	add	x1, x0, #0xbab
  41df20:	adrp	x0, 44f000 <config_parse@plt+0x43e50>
  41df24:	add	x5, x0, #0x690
  41df28:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  41df2c:	add	x4, x0, #0x6f0
  41df30:	mov	w3, #0xdc0                 	// #3520
  41df34:	mov	x2, x1
  41df38:	ldr	w1, [sp, #292]
  41df3c:	mov	w0, w6
  41df40:	bl	40a790 <log_internal_realm@plt>
  41df44:	mov	w19, w0
  41df48:	b	41e364 <config_parse@plt+0x131b4>
  41df4c:	ldr	w0, [sp, #292]
  41df50:	cmp	w0, #0x0
  41df54:	cneg	w0, w0, lt  // lt = tstop
  41df58:	and	w0, w0, #0xff
  41df5c:	neg	w19, w0
  41df60:	b	41e364 <config_parse@plt+0x131b4>
  41df64:	ldr	x6, [sp, #40]
  41df68:	ldr	w5, [sp, #368]
  41df6c:	ldr	w4, [sp, #352]
  41df70:	ldr	w3, [sp, #52]
  41df74:	ldrb	w2, [sp, #71]
  41df78:	ldr	x1, [sp, #80]
  41df7c:	ldr	x0, [sp, #88]
  41df80:	bl	41aa3c <config_parse@plt+0xf88c>
  41df84:	str	w0, [sp, #128]
  41df88:	ldr	w0, [sp, #128]
  41df8c:	cmp	w0, #0x0
  41df90:	b.ge	41df9c <config_parse@plt+0x12dec>  // b.tcont
  41df94:	mov	w0, #0x1                   	// #1
  41df98:	bl	409e40 <_exit@plt>
  41df9c:	mov	w0, #0x0                   	// #0
  41dfa0:	bl	409e40 <_exit@plt>
  41dfa4:	add	x0, sp, #0x70
  41dfa8:	mov	w3, #0x4000                	// #16384
  41dfac:	mov	x2, #0x4                   	// #4
  41dfb0:	mov	x1, x0
  41dfb4:	ldr	w0, [sp, #64]
  41dfb8:	bl	40a7a0 <send@plt>
  41dfbc:	str	x0, [sp, #336]
  41dfc0:	ldr	x0, [sp, #336]
  41dfc4:	cmp	x0, #0x0
  41dfc8:	b.ge	41e05c <config_parse@plt+0x12eac>  // b.tcont
  41dfcc:	mov	w0, #0x3                   	// #3
  41dfd0:	str	w0, [sp, #276]
  41dfd4:	bl	40a220 <__errno_location@plt>
  41dfd8:	ldr	w0, [x0]
  41dfdc:	str	w0, [sp, #280]
  41dfe0:	str	wzr, [sp, #284]
  41dfe4:	ldr	w0, [sp, #284]
  41dfe8:	bl	40b180 <log_get_max_level_realm@plt>
  41dfec:	mov	w1, w0
  41dff0:	ldr	w0, [sp, #276]
  41dff4:	and	w0, w0, #0x7
  41dff8:	cmp	w1, w0
  41dffc:	b.lt	41e044 <config_parse@plt+0x12e94>  // b.tstop
  41e000:	ldr	w0, [sp, #284]
  41e004:	lsl	w1, w0, #10
  41e008:	ldr	w0, [sp, #276]
  41e00c:	orr	w6, w1, w0
  41e010:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  41e014:	add	x1, x0, #0xbab
  41e018:	adrp	x0, 44f000 <config_parse@plt+0x43e50>
  41e01c:	add	x5, x0, #0x6b8
  41e020:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  41e024:	add	x4, x0, #0x6f0
  41e028:	mov	w3, #0xdcc                 	// #3532
  41e02c:	mov	x2, x1
  41e030:	ldr	w1, [sp, #280]
  41e034:	mov	w0, w6
  41e038:	bl	40a790 <log_internal_realm@plt>
  41e03c:	mov	w19, w0
  41e040:	b	41e364 <config_parse@plt+0x131b4>
  41e044:	ldr	w0, [sp, #280]
  41e048:	cmp	w0, #0x0
  41e04c:	cneg	w0, w0, lt  // lt = tstop
  41e050:	and	w0, w0, #0xff
  41e054:	neg	w19, w0
  41e058:	b	41e364 <config_parse@plt+0x131b4>
  41e05c:	ldr	x0, [sp, #336]
  41e060:	cmp	x0, #0x4
  41e064:	b.eq	41e0f8 <config_parse@plt+0x12f48>  // b.none
  41e068:	mov	w0, #0x3                   	// #3
  41e06c:	str	w0, [sp, #264]
  41e070:	mov	w0, #0x5                   	// #5
  41e074:	movk	w0, #0x4000, lsl #16
  41e078:	str	w0, [sp, #268]
  41e07c:	str	wzr, [sp, #272]
  41e080:	ldr	w0, [sp, #272]
  41e084:	bl	40b180 <log_get_max_level_realm@plt>
  41e088:	mov	w1, w0
  41e08c:	ldr	w0, [sp, #264]
  41e090:	and	w0, w0, #0x7
  41e094:	cmp	w1, w0
  41e098:	b.lt	41e0e0 <config_parse@plt+0x12f30>  // b.tstop
  41e09c:	ldr	w0, [sp, #272]
  41e0a0:	lsl	w1, w0, #10
  41e0a4:	ldr	w0, [sp, #264]
  41e0a8:	orr	w6, w1, w0
  41e0ac:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  41e0b0:	add	x1, x0, #0xbab
  41e0b4:	adrp	x0, 44f000 <config_parse@plt+0x43e50>
  41e0b8:	add	x5, x0, #0x6d0
  41e0bc:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  41e0c0:	add	x4, x0, #0x6f0
  41e0c4:	mov	w3, #0xdce                 	// #3534
  41e0c8:	mov	x2, x1
  41e0cc:	ldr	w1, [sp, #268]
  41e0d0:	mov	w0, w6
  41e0d4:	bl	40a790 <log_internal_realm@plt>
  41e0d8:	mov	w19, w0
  41e0dc:	b	41e364 <config_parse@plt+0x131b4>
  41e0e0:	ldr	w0, [sp, #268]
  41e0e4:	cmp	w0, #0x0
  41e0e8:	cneg	w0, w0, lt  // lt = tstop
  41e0ec:	and	w0, w0, #0xff
  41e0f0:	neg	w19, w0
  41e0f4:	b	41e364 <config_parse@plt+0x131b4>
  41e0f8:	mov	w3, #0x4000                	// #16384
  41e0fc:	mov	x2, #0x10                  	// #16
  41e100:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  41e104:	add	x1, x0, #0x278
  41e108:	ldr	w0, [sp, #60]
  41e10c:	bl	40a7a0 <send@plt>
  41e110:	str	x0, [sp, #336]
  41e114:	ldr	x0, [sp, #336]
  41e118:	cmp	x0, #0x0
  41e11c:	b.ge	41e1b0 <config_parse@plt+0x13000>  // b.tcont
  41e120:	mov	w0, #0x3                   	// #3
  41e124:	str	w0, [sp, #252]
  41e128:	bl	40a220 <__errno_location@plt>
  41e12c:	ldr	w0, [x0]
  41e130:	str	w0, [sp, #256]
  41e134:	str	wzr, [sp, #260]
  41e138:	ldr	w0, [sp, #260]
  41e13c:	bl	40b180 <log_get_max_level_realm@plt>
  41e140:	mov	w1, w0
  41e144:	ldr	w0, [sp, #252]
  41e148:	and	w0, w0, #0x7
  41e14c:	cmp	w1, w0
  41e150:	b.lt	41e198 <config_parse@plt+0x12fe8>  // b.tstop
  41e154:	ldr	w0, [sp, #260]
  41e158:	lsl	w1, w0, #10
  41e15c:	ldr	w0, [sp, #252]
  41e160:	orr	w6, w1, w0
  41e164:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  41e168:	add	x1, x0, #0xbab
  41e16c:	adrp	x0, 44f000 <config_parse@plt+0x43e50>
  41e170:	add	x5, x0, #0x6f0
  41e174:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  41e178:	add	x4, x0, #0x6f0
  41e17c:	mov	w3, #0xdd3                 	// #3539
  41e180:	mov	x2, x1
  41e184:	ldr	w1, [sp, #256]
  41e188:	mov	w0, w6
  41e18c:	bl	40a790 <log_internal_realm@plt>
  41e190:	mov	w19, w0
  41e194:	b	41e364 <config_parse@plt+0x131b4>
  41e198:	ldr	w0, [sp, #256]
  41e19c:	cmp	w0, #0x0
  41e1a0:	cneg	w0, w0, lt  // lt = tstop
  41e1a4:	and	w0, w0, #0xff
  41e1a8:	neg	w19, w0
  41e1ac:	b	41e364 <config_parse@plt+0x131b4>
  41e1b0:	ldr	x0, [sp, #336]
  41e1b4:	cmp	x0, #0x10
  41e1b8:	b.eq	41e24c <config_parse@plt+0x1309c>  // b.none
  41e1bc:	mov	w0, #0x3                   	// #3
  41e1c0:	str	w0, [sp, #240]
  41e1c4:	mov	w0, #0x5                   	// #5
  41e1c8:	movk	w0, #0x4000, lsl #16
  41e1cc:	str	w0, [sp, #244]
  41e1d0:	str	wzr, [sp, #248]
  41e1d4:	ldr	w0, [sp, #248]
  41e1d8:	bl	40b180 <log_get_max_level_realm@plt>
  41e1dc:	mov	w1, w0
  41e1e0:	ldr	w0, [sp, #240]
  41e1e4:	and	w0, w0, #0x7
  41e1e8:	cmp	w1, w0
  41e1ec:	b.lt	41e234 <config_parse@plt+0x13084>  // b.tstop
  41e1f0:	ldr	w0, [sp, #248]
  41e1f4:	lsl	w1, w0, #10
  41e1f8:	ldr	w0, [sp, #240]
  41e1fc:	orr	w6, w1, w0
  41e200:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  41e204:	add	x1, x0, #0xbab
  41e208:	adrp	x0, 44f000 <config_parse@plt+0x43e50>
  41e20c:	add	x5, x0, #0x710
  41e210:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  41e214:	add	x4, x0, #0x6f0
  41e218:	mov	w3, #0xdd5                 	// #3541
  41e21c:	mov	x2, x1
  41e220:	ldr	w1, [sp, #244]
  41e224:	mov	w0, w6
  41e228:	bl	40a790 <log_internal_realm@plt>
  41e22c:	mov	w19, w0
  41e230:	b	41e364 <config_parse@plt+0x131b4>
  41e234:	ldr	w0, [sp, #244]
  41e238:	cmp	w0, #0x0
  41e23c:	cneg	w0, w0, lt  // lt = tstop
  41e240:	and	w0, w0, #0xff
  41e244:	neg	w19, w0
  41e248:	b	41e364 <config_parse@plt+0x131b4>
  41e24c:	ldr	w0, [sp, #108]
  41e250:	mov	w6, #0x0                   	// #0
  41e254:	mov	w5, #0x0                   	// #0
  41e258:	mov	x4, #0x0                   	// #0
  41e25c:	mov	x3, #0x0                   	// #0
  41e260:	mov	x2, #0x0                   	// #0
  41e264:	mov	w1, w0
  41e268:	ldr	w0, [sp, #56]
  41e26c:	bl	4097a0 <send_one_fd_iov_sa@plt>
  41e270:	str	x0, [sp, #336]
  41e274:	ldr	x0, [sp, #336]
  41e278:	cmp	x0, #0x0
  41e27c:	b.ge	41e30c <config_parse@plt+0x1315c>  // b.tcont
  41e280:	mov	w0, #0x3                   	// #3
  41e284:	str	w0, [sp, #228]
  41e288:	ldr	x0, [sp, #336]
  41e28c:	str	w0, [sp, #232]
  41e290:	str	wzr, [sp, #236]
  41e294:	ldr	w0, [sp, #236]
  41e298:	bl	40b180 <log_get_max_level_realm@plt>
  41e29c:	mov	w1, w0
  41e2a0:	ldr	w0, [sp, #228]
  41e2a4:	and	w0, w0, #0x7
  41e2a8:	cmp	w1, w0
  41e2ac:	b.lt	41e2f4 <config_parse@plt+0x13144>  // b.tstop
  41e2b0:	ldr	w0, [sp, #236]
  41e2b4:	lsl	w1, w0, #10
  41e2b8:	ldr	w0, [sp, #228]
  41e2bc:	orr	w6, w1, w0
  41e2c0:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  41e2c4:	add	x1, x0, #0xbab
  41e2c8:	adrp	x0, 44f000 <config_parse@plt+0x43e50>
  41e2cc:	add	x5, x0, #0x738
  41e2d0:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  41e2d4:	add	x4, x0, #0x6f0
  41e2d8:	mov	w3, #0xdda                 	// #3546
  41e2dc:	mov	x2, x1
  41e2e0:	ldr	w1, [sp, #232]
  41e2e4:	mov	w0, w6
  41e2e8:	bl	40a790 <log_internal_realm@plt>
  41e2ec:	mov	w19, w0
  41e2f0:	b	41e364 <config_parse@plt+0x131b4>
  41e2f4:	ldr	w0, [sp, #232]
  41e2f8:	cmp	w0, #0x0
  41e2fc:	cneg	w0, w0, lt  // lt = tstop
  41e300:	and	w0, w0, #0xff
  41e304:	neg	w19, w0
  41e308:	b	41e364 <config_parse@plt+0x131b4>
  41e30c:	ldr	w0, [sp, #64]
  41e310:	bl	409c90 <safe_close@plt>
  41e314:	str	w0, [sp, #64]
  41e318:	ldr	w0, [sp, #60]
  41e31c:	bl	409c90 <safe_close@plt>
  41e320:	str	w0, [sp, #60]
  41e324:	ldr	w0, [sp, #56]
  41e328:	bl	409c90 <safe_close@plt>
  41e32c:	str	w0, [sp, #56]
  41e330:	ldr	w0, [sp, #368]
  41e334:	bl	409c90 <safe_close@plt>
  41e338:	str	w0, [sp, #368]
  41e33c:	ldr	w0, [sp, #52]
  41e340:	bl	409c90 <safe_close@plt>
  41e344:	str	w0, [sp, #52]
  41e348:	ldr	w0, [sp, #352]
  41e34c:	bl	409c90 <safe_close@plt>
  41e350:	str	w0, [sp, #352]
  41e354:	ldr	w0, [sp, #392]
  41e358:	bl	409c90 <safe_close@plt>
  41e35c:	str	w0, [sp, #392]
  41e360:	mov	w19, #0x0                   	// #0
  41e364:	add	x0, sp, #0x6c
  41e368:	bl	40bb4c <config_parse@plt+0x99c>
  41e36c:	mov	w1, w19
  41e370:	adrp	x0, 46f000 <config_parse@plt+0x63e50>
  41e374:	add	x0, x0, #0xe38
  41e378:	ldr	x2, [sp, #344]
  41e37c:	ldr	x0, [x0]
  41e380:	eor	x0, x2, x0
  41e384:	cmp	x0, #0x0
  41e388:	b.eq	41e390 <config_parse@plt+0x131e0>  // b.none
  41e38c:	bl	40a440 <__stack_chk_fail@plt>
  41e390:	mov	w0, w1
  41e394:	ldr	x19, [sp, #16]
  41e398:	ldp	x29, x30, [sp], #352
  41e39c:	ret
  41e3a0:	stp	x29, x30, [sp, #-128]!
  41e3a4:	mov	x29, sp
  41e3a8:	stp	x19, x20, [sp, #16]
  41e3ac:	str	x0, [sp, #40]
  41e3b0:	str	x1, [sp, #32]
  41e3b4:	adrp	x0, 46f000 <config_parse@plt+0x63e50>
  41e3b8:	add	x0, x0, #0xe38
  41e3bc:	ldr	x1, [x0]
  41e3c0:	str	x1, [sp, #120]
  41e3c4:	mov	x1, #0x0                   	// #0
  41e3c8:	strb	wzr, [sp, #51]
  41e3cc:	mov	w0, #0x64                  	// #100
  41e3d0:	str	w0, [sp, #56]
  41e3d4:	ldr	x0, [sp, #40]
  41e3d8:	cmp	x0, #0x0
  41e3dc:	cset	w0, eq  // eq = none
  41e3e0:	and	w0, w0, #0xff
  41e3e4:	and	x0, x0, #0xff
  41e3e8:	cmp	x0, #0x0
  41e3ec:	b.eq	41e418 <config_parse@plt+0x13268>  // b.none
  41e3f0:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  41e3f4:	add	x1, x0, #0xbab
  41e3f8:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  41e3fc:	add	x4, x0, #0x710
  41e400:	mov	w3, #0xded                 	// #3565
  41e404:	mov	x2, x1
  41e408:	adrp	x0, 44f000 <config_parse@plt+0x43e50>
  41e40c:	add	x1, x0, #0x758
  41e410:	mov	w0, #0x0                   	// #0
  41e414:	bl	409d50 <log_assert_failed_realm@plt>
  41e418:	ldr	x0, [sp, #32]
  41e41c:	cmp	x0, #0x0
  41e420:	cset	w0, eq  // eq = none
  41e424:	and	w0, w0, #0xff
  41e428:	and	x0, x0, #0xff
  41e42c:	cmp	x0, #0x0
  41e430:	b.eq	41e45c <config_parse@plt+0x132ac>  // b.none
  41e434:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  41e438:	add	x1, x0, #0xbab
  41e43c:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  41e440:	add	x4, x0, #0x710
  41e444:	mov	w3, #0xdee                 	// #3566
  41e448:	mov	x2, x1
  41e44c:	adrp	x0, 44f000 <config_parse@plt+0x43e50>
  41e450:	add	x1, x0, #0x760
  41e454:	mov	w0, #0x0                   	// #0
  41e458:	bl	409d50 <log_assert_failed_realm@plt>
  41e45c:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  41e460:	add	x0, x0, #0x358
  41e464:	ldr	w0, [x0]
  41e468:	cmp	w0, #0x2
  41e46c:	cset	w0, ne  // ne = any
  41e470:	and	w0, w0, #0xff
  41e474:	and	x0, x0, #0xff
  41e478:	cmp	x0, #0x0
  41e47c:	b.eq	41e4a8 <config_parse@plt+0x132f8>  // b.none
  41e480:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  41e484:	add	x1, x0, #0xbab
  41e488:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  41e48c:	add	x4, x0, #0x710
  41e490:	mov	w3, #0xdef                 	// #3567
  41e494:	mov	x2, x1
  41e498:	adrp	x0, 44f000 <config_parse@plt+0x43e50>
  41e49c:	add	x1, x0, #0x770
  41e4a0:	mov	w0, #0x0                   	// #0
  41e4a4:	bl	409d50 <log_assert_failed_realm@plt>
  41e4a8:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  41e4ac:	add	x0, x0, #0x54
  41e4b0:	ldr	w0, [x0]
  41e4b4:	cmp	w0, #0x10, lsl #12
  41e4b8:	cset	w0, ne  // ne = any
  41e4bc:	and	w0, w0, #0xff
  41e4c0:	and	x0, x0, #0xff
  41e4c4:	cmp	x0, #0x0
  41e4c8:	b.eq	41e4f4 <config_parse@plt+0x13344>  // b.none
  41e4cc:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  41e4d0:	add	x1, x0, #0xbab
  41e4d4:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  41e4d8:	add	x4, x0, #0x710
  41e4dc:	mov	w3, #0xdf0                 	// #3568
  41e4e0:	mov	x2, x1
  41e4e4:	adrp	x0, 44f000 <config_parse@plt+0x43e50>
  41e4e8:	add	x1, x0, #0x798
  41e4ec:	mov	w0, #0x0                   	// #0
  41e4f0:	bl	409d50 <log_assert_failed_realm@plt>
  41e4f4:	ldr	x0, [sp, #40]
  41e4f8:	ldr	w0, [x0]
  41e4fc:	str	w0, [sp, #52]
  41e500:	mov	w1, #0x1ed                 	// #493
  41e504:	adrp	x0, 44f000 <config_parse@plt+0x43e50>
  41e508:	add	x0, x0, #0x7b8
  41e50c:	bl	40ac40 <mkdir@plt>
  41e510:	stp	xzr, xzr, [sp, #64]
  41e514:	mov	w0, #0xffffffff            	// #-1
  41e518:	str	w0, [sp, #72]
  41e51c:	ldr	w0, [sp, #56]
  41e520:	sub	w0, w0, #0x1
  41e524:	str	w0, [sp, #56]
  41e528:	ldr	w0, [sp, #56]
  41e52c:	cmp	w0, #0x0
  41e530:	b.ne	41e540 <config_parse@plt+0x13390>  // b.any
  41e534:	mov	w20, #0xfffffff0            	// #-16
  41e538:	mov	w19, #0x0                   	// #0
  41e53c:	b	41e770 <config_parse@plt+0x135c0>
  41e540:	ldr	w1, [sp, #52]
  41e544:	mov	w0, #0x7ffff               	// #524287
  41e548:	cmp	w1, w0
  41e54c:	b.ls	41e68c <config_parse@plt+0x134dc>  // b.plast
  41e550:	ldr	w1, [sp, #52]
  41e554:	mov	w0, #0x6fff0000            	// #1878982656
  41e558:	cmp	w1, w0
  41e55c:	b.hi	41e68c <config_parse@plt+0x134dc>  // b.pmore
  41e560:	ldr	w0, [sp, #52]
  41e564:	and	w0, w0, #0xffff
  41e568:	cmp	w0, #0x0
  41e56c:	b.ne	41e694 <config_parse@plt+0x134e4>  // b.any
  41e570:	ldr	w0, [sp, #52]
  41e574:	add	x4, sp, #0x50
  41e578:	mov	w3, w0
  41e57c:	adrp	x0, 44f000 <config_parse@plt+0x43e50>
  41e580:	add	x2, x0, #0x7d0
  41e584:	mov	x1, #0x25                  	// #37
  41e588:	mov	x0, x4
  41e58c:	bl	409a80 <snprintf@plt>
  41e590:	cmp	w0, #0x24
  41e594:	cset	w0, hi  // hi = pmore
  41e598:	and	w0, w0, #0xff
  41e59c:	and	x0, x0, #0xff
  41e5a0:	cmp	x0, #0x0
  41e5a4:	b.eq	41e5d0 <config_parse@plt+0x13420>  // b.none
  41e5a8:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  41e5ac:	add	x1, x0, #0xbab
  41e5b0:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  41e5b4:	add	x4, x0, #0x710
  41e5b8:	mov	w3, #0xe02                 	// #3586
  41e5bc:	mov	x2, x1
  41e5c0:	adrp	x0, 44f000 <config_parse@plt+0x43e50>
  41e5c4:	add	x1, x0, #0x7f0
  41e5c8:	mov	w0, #0x0                   	// #0
  41e5cc:	bl	409d50 <log_assert_failed_realm@plt>
  41e5d0:	add	x1, sp, #0x40
  41e5d4:	add	x0, sp, #0x50
  41e5d8:	mov	x2, x1
  41e5dc:	mov	w1, #0x6                   	// #6
  41e5e0:	bl	40a8b0 <make_lock_file@plt>
  41e5e4:	str	w0, [sp, #60]
  41e5e8:	ldr	w0, [sp, #60]
  41e5ec:	cmn	w0, #0x10
  41e5f0:	b.eq	41e69c <config_parse@plt+0x134ec>  // b.none
  41e5f4:	ldr	w0, [sp, #60]
  41e5f8:	cmp	w0, #0x0
  41e5fc:	b.ge	41e60c <config_parse@plt+0x1345c>  // b.tcont
  41e600:	ldr	w20, [sp, #60]
  41e604:	mov	w19, #0x0                   	// #0
  41e608:	b	41e770 <config_parse@plt+0x135c0>
  41e60c:	ldr	w0, [sp, #52]
  41e610:	bl	409a50 <getpwuid@plt>
  41e614:	cmp	x0, #0x0
  41e618:	b.ne	41e6a4 <config_parse@plt+0x134f4>  // b.any
  41e61c:	ldr	w1, [sp, #52]
  41e620:	mov	w0, #0xfffe                	// #65534
  41e624:	add	w0, w1, w0
  41e628:	bl	409a50 <getpwuid@plt>
  41e62c:	cmp	x0, #0x0
  41e630:	b.ne	41e6ac <config_parse@plt+0x134fc>  // b.any
  41e634:	ldr	w0, [sp, #52]
  41e638:	bl	40ac90 <getgrgid@plt>
  41e63c:	cmp	x0, #0x0
  41e640:	b.ne	41e6b4 <config_parse@plt+0x13504>  // b.any
  41e644:	ldr	w1, [sp, #52]
  41e648:	mov	w0, #0xfffe                	// #65534
  41e64c:	add	w0, w1, w0
  41e650:	bl	40ac90 <getgrgid@plt>
  41e654:	cmp	x0, #0x0
  41e658:	b.ne	41e6bc <config_parse@plt+0x1350c>  // b.any
  41e65c:	ldr	x2, [sp, #32]
  41e660:	ldp	x0, x1, [sp, #64]
  41e664:	stp	x0, x1, [x2]
  41e668:	stp	xzr, xzr, [sp, #64]
  41e66c:	mov	w0, #0xffffffff            	// #-1
  41e670:	str	w0, [sp, #72]
  41e674:	ldr	w1, [sp, #52]
  41e678:	ldr	x0, [sp, #40]
  41e67c:	str	w1, [x0]
  41e680:	mov	w20, #0x0                   	// #0
  41e684:	mov	w19, #0x0                   	// #0
  41e688:	b	41e770 <config_parse@plt+0x135c0>
  41e68c:	nop
  41e690:	b	41e6c0 <config_parse@plt+0x13510>
  41e694:	nop
  41e698:	b	41e6c0 <config_parse@plt+0x13510>
  41e69c:	nop
  41e6a0:	b	41e6c0 <config_parse@plt+0x13510>
  41e6a4:	nop
  41e6a8:	b	41e6c0 <config_parse@plt+0x13510>
  41e6ac:	nop
  41e6b0:	b	41e6c0 <config_parse@plt+0x13510>
  41e6b4:	nop
  41e6b8:	b	41e6c0 <config_parse@plt+0x13510>
  41e6bc:	nop
  41e6c0:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  41e6c4:	add	x0, x0, #0x288
  41e6c8:	ldr	x0, [x0]
  41e6cc:	cmp	x0, #0x0
  41e6d0:	b.eq	41e728 <config_parse@plt+0x13578>  // b.none
  41e6d4:	ldrb	w0, [sp, #51]
  41e6d8:	eor	w0, w0, #0x1
  41e6dc:	and	w0, w0, #0xff
  41e6e0:	cmp	w0, #0x0
  41e6e4:	b.eq	41e728 <config_parse@plt+0x13578>  // b.none
  41e6e8:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  41e6ec:	add	x0, x0, #0x288
  41e6f0:	ldr	x19, [x0]
  41e6f4:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  41e6f8:	add	x0, x0, #0x288
  41e6fc:	ldr	x0, [x0]
  41e700:	bl	40b010 <strlen@plt>
  41e704:	mov	x1, x0
  41e708:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  41e70c:	add	x2, x0, #0x720
  41e710:	mov	x0, x19
  41e714:	bl	409b70 <siphash24@plt>
  41e718:	str	w0, [sp, #52]
  41e71c:	mov	w0, #0x1                   	// #1
  41e720:	strb	w0, [sp, #51]
  41e724:	b	41e734 <config_parse@plt+0x13584>
  41e728:	add	x0, sp, #0x34
  41e72c:	mov	x1, #0x4                   	// #4
  41e730:	bl	4094d0 <random_bytes@plt>
  41e734:	ldr	w1, [sp, #52]
  41e738:	mov	w0, #0xe6d3                	// #59091
  41e73c:	movk	w0, #0x9254, lsl #16
  41e740:	umull	x0, w1, w0
  41e744:	lsr	x0, x0, #32
  41e748:	lsr	w0, w0, #30
  41e74c:	mov	w2, #0x6ff70000            	// #1878458368
  41e750:	mul	w0, w0, w2
  41e754:	sub	w0, w1, w0
  41e758:	add	w0, w0, #0x80, lsl #12
  41e75c:	str	w0, [sp, #52]
  41e760:	ldr	w0, [sp, #52]
  41e764:	and	w0, w0, #0xffff0000
  41e768:	str	w0, [sp, #52]
  41e76c:	mov	w19, #0x1                   	// #1
  41e770:	add	x0, sp, #0x40
  41e774:	bl	409f60 <release_lock_file@plt>
  41e778:	cmp	w19, #0x1
  41e77c:	b.ne	41e784 <config_parse@plt+0x135d4>  // b.any
  41e780:	b	41e510 <config_parse@plt+0x13360>
  41e784:	mov	w1, w20
  41e788:	adrp	x0, 46f000 <config_parse@plt+0x63e50>
  41e78c:	add	x0, x0, #0xe38
  41e790:	ldr	x2, [sp, #120]
  41e794:	ldr	x0, [x0]
  41e798:	eor	x0, x2, x0
  41e79c:	cmp	x0, #0x0
  41e7a0:	b.eq	41e7a8 <config_parse@plt+0x135f8>  // b.none
  41e7a4:	bl	40a440 <__stack_chk_fail@plt>
  41e7a8:	mov	w0, w1
  41e7ac:	ldp	x19, x20, [sp, #16]
  41e7b0:	ldp	x29, x30, [sp], #128
  41e7b4:	ret
  41e7b8:	stp	x29, x30, [sp, #-144]!
  41e7bc:	mov	x29, sp
  41e7c0:	str	w0, [sp, #28]
  41e7c4:	adrp	x0, 46f000 <config_parse@plt+0x63e50>
  41e7c8:	add	x0, x0, #0xe38
  41e7cc:	ldr	x1, [x0]
  41e7d0:	str	x1, [sp, #136]
  41e7d4:	mov	x1, #0x0                   	// #0
  41e7d8:	ldr	w0, [sp, #28]
  41e7dc:	cmp	w0, #0x1
  41e7e0:	cset	w0, le
  41e7e4:	and	w0, w0, #0xff
  41e7e8:	and	x0, x0, #0xff
  41e7ec:	cmp	x0, #0x0
  41e7f0:	b.eq	41e81c <config_parse@plt+0x1366c>  // b.none
  41e7f4:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  41e7f8:	add	x1, x0, #0xbab
  41e7fc:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  41e800:	add	x4, x0, #0x730
  41e804:	mov	w3, #0xe30                 	// #3632
  41e808:	mov	x2, x1
  41e80c:	adrp	x0, 44f000 <config_parse@plt+0x43e50>
  41e810:	add	x1, x0, #0x820
  41e814:	mov	w0, #0x0                   	// #0
  41e818:	bl	409d50 <log_assert_failed_realm@plt>
  41e81c:	add	x4, sp, #0x40
  41e820:	ldr	w3, [sp, #28]
  41e824:	adrp	x0, 44f000 <config_parse@plt+0x43e50>
  41e828:	add	x2, x0, #0x828
  41e82c:	mov	x1, #0x1b                  	// #27
  41e830:	mov	x0, x4
  41e834:	bl	409a80 <snprintf@plt>
  41e838:	cmp	w0, #0x1a
  41e83c:	cset	w0, hi  // hi = pmore
  41e840:	and	w0, w0, #0xff
  41e844:	and	x0, x0, #0xff
  41e848:	cmp	x0, #0x0
  41e84c:	b.eq	41e878 <config_parse@plt+0x136c8>  // b.none
  41e850:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  41e854:	add	x1, x0, #0xbab
  41e858:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  41e85c:	add	x4, x0, #0x730
  41e860:	mov	w3, #0xe32                 	// #3634
  41e864:	mov	x2, x1
  41e868:	adrp	x0, 44f000 <config_parse@plt+0x43e50>
  41e86c:	add	x1, x0, #0x840
  41e870:	mov	w0, #0x0                   	// #0
  41e874:	bl	409d50 <log_assert_failed_realm@plt>
  41e878:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  41e87c:	add	x0, x0, #0x50
  41e880:	ldr	w1, [x0]
  41e884:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  41e888:	add	x0, x0, #0x54
  41e88c:	ldr	w0, [x0]
  41e890:	add	x6, sp, #0x60
  41e894:	mov	w5, w0
  41e898:	mov	w4, w1
  41e89c:	mov	w3, #0x0                   	// #0
  41e8a0:	adrp	x0, 44f000 <config_parse@plt+0x43e50>
  41e8a4:	add	x2, x0, #0x868
  41e8a8:	mov	x1, #0x28                  	// #40
  41e8ac:	mov	x0, x6
  41e8b0:	bl	409a80 <snprintf@plt>
  41e8b4:	cmp	w0, #0x27
  41e8b8:	cset	w0, hi  // hi = pmore
  41e8bc:	and	w0, w0, #0xff
  41e8c0:	and	x0, x0, #0xff
  41e8c4:	cmp	x0, #0x0
  41e8c8:	b.eq	41e8f4 <config_parse@plt+0x13744>  // b.none
  41e8cc:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  41e8d0:	add	x1, x0, #0xbab
  41e8d4:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  41e8d8:	add	x4, x0, #0x730
  41e8dc:	mov	w3, #0xe33                 	// #3635
  41e8e0:	mov	x2, x1
  41e8e4:	adrp	x0, 44f000 <config_parse@plt+0x43e50>
  41e8e8:	add	x1, x0, #0x878
  41e8ec:	mov	w0, #0x0                   	// #0
  41e8f0:	bl	409d50 <log_assert_failed_realm@plt>
  41e8f4:	add	x1, sp, #0x60
  41e8f8:	add	x0, sp, #0x40
  41e8fc:	mov	w2, #0x20                  	// #32
  41e900:	bl	40bbe8 <config_parse@plt+0xa38>
  41e904:	str	w0, [sp, #36]
  41e908:	ldr	w0, [sp, #36]
  41e90c:	cmp	w0, #0x0
  41e910:	b.ge	41e99c <config_parse@plt+0x137ec>  // b.tcont
  41e914:	mov	w0, #0x3                   	// #3
  41e918:	str	w0, [sp, #52]
  41e91c:	ldr	w0, [sp, #36]
  41e920:	str	w0, [sp, #56]
  41e924:	str	wzr, [sp, #60]
  41e928:	ldr	w0, [sp, #60]
  41e92c:	bl	40b180 <log_get_max_level_realm@plt>
  41e930:	mov	w1, w0
  41e934:	ldr	w0, [sp, #52]
  41e938:	and	w0, w0, #0x7
  41e93c:	cmp	w1, w0
  41e940:	b.lt	41e984 <config_parse@plt+0x137d4>  // b.tstop
  41e944:	ldr	w0, [sp, #60]
  41e948:	lsl	w1, w0, #10
  41e94c:	ldr	w0, [sp, #52]
  41e950:	orr	w6, w1, w0
  41e954:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  41e958:	add	x1, x0, #0xbab
  41e95c:	adrp	x0, 44f000 <config_parse@plt+0x43e50>
  41e960:	add	x5, x0, #0x8a0
  41e964:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  41e968:	add	x4, x0, #0x740
  41e96c:	mov	w3, #0xe36                 	// #3638
  41e970:	mov	x2, x1
  41e974:	ldr	w1, [sp, #56]
  41e978:	mov	w0, w6
  41e97c:	bl	40a790 <log_internal_realm@plt>
  41e980:	b	41eaa4 <config_parse@plt+0x138f4>
  41e984:	ldr	w0, [sp, #56]
  41e988:	cmp	w0, #0x0
  41e98c:	cneg	w0, w0, lt  // lt = tstop
  41e990:	and	w0, w0, #0xff
  41e994:	neg	w0, w0
  41e998:	b	41eaa4 <config_parse@plt+0x138f4>
  41e99c:	add	x4, sp, #0x40
  41e9a0:	ldr	w3, [sp, #28]
  41e9a4:	adrp	x0, 44f000 <config_parse@plt+0x43e50>
  41e9a8:	add	x2, x0, #0x8c0
  41e9ac:	mov	x1, #0x1b                  	// #27
  41e9b0:	mov	x0, x4
  41e9b4:	bl	409a80 <snprintf@plt>
  41e9b8:	cmp	w0, #0x1a
  41e9bc:	cset	w0, hi  // hi = pmore
  41e9c0:	and	w0, w0, #0xff
  41e9c4:	and	x0, x0, #0xff
  41e9c8:	cmp	x0, #0x0
  41e9cc:	b.eq	41e9f8 <config_parse@plt+0x13848>  // b.none
  41e9d0:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  41e9d4:	add	x1, x0, #0xbab
  41e9d8:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  41e9dc:	add	x4, x0, #0x730
  41e9e0:	mov	w3, #0xe39                 	// #3641
  41e9e4:	mov	x2, x1
  41e9e8:	adrp	x0, 44f000 <config_parse@plt+0x43e50>
  41e9ec:	add	x1, x0, #0x840
  41e9f0:	mov	w0, #0x0                   	// #0
  41e9f4:	bl	409d50 <log_assert_failed_realm@plt>
  41e9f8:	add	x1, sp, #0x60
  41e9fc:	add	x0, sp, #0x40
  41ea00:	mov	w2, #0x20                  	// #32
  41ea04:	bl	40bbe8 <config_parse@plt+0xa38>
  41ea08:	str	w0, [sp, #36]
  41ea0c:	ldr	w0, [sp, #36]
  41ea10:	cmp	w0, #0x0
  41ea14:	b.ge	41eaa0 <config_parse@plt+0x138f0>  // b.tcont
  41ea18:	mov	w0, #0x3                   	// #3
  41ea1c:	str	w0, [sp, #40]
  41ea20:	ldr	w0, [sp, #36]
  41ea24:	str	w0, [sp, #44]
  41ea28:	str	wzr, [sp, #48]
  41ea2c:	ldr	w0, [sp, #48]
  41ea30:	bl	40b180 <log_get_max_level_realm@plt>
  41ea34:	mov	w1, w0
  41ea38:	ldr	w0, [sp, #40]
  41ea3c:	and	w0, w0, #0x7
  41ea40:	cmp	w1, w0
  41ea44:	b.lt	41ea88 <config_parse@plt+0x138d8>  // b.tstop
  41ea48:	ldr	w0, [sp, #48]
  41ea4c:	lsl	w1, w0, #10
  41ea50:	ldr	w0, [sp, #40]
  41ea54:	orr	w6, w1, w0
  41ea58:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  41ea5c:	add	x1, x0, #0xbab
  41ea60:	adrp	x0, 44f000 <config_parse@plt+0x43e50>
  41ea64:	add	x5, x0, #0x8d8
  41ea68:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  41ea6c:	add	x4, x0, #0x740
  41ea70:	mov	w3, #0xe3c                 	// #3644
  41ea74:	mov	x2, x1
  41ea78:	ldr	w1, [sp, #44]
  41ea7c:	mov	w0, w6
  41ea80:	bl	40a790 <log_internal_realm@plt>
  41ea84:	b	41eaa4 <config_parse@plt+0x138f4>
  41ea88:	ldr	w0, [sp, #44]
  41ea8c:	cmp	w0, #0x0
  41ea90:	cneg	w0, w0, lt  // lt = tstop
  41ea94:	and	w0, w0, #0xff
  41ea98:	neg	w0, w0
  41ea9c:	b	41eaa4 <config_parse@plt+0x138f4>
  41eaa0:	mov	w0, #0x0                   	// #0
  41eaa4:	mov	w1, w0
  41eaa8:	adrp	x0, 46f000 <config_parse@plt+0x63e50>
  41eaac:	add	x0, x0, #0xe38
  41eab0:	ldr	x2, [sp, #136]
  41eab4:	ldr	x0, [x0]
  41eab8:	eor	x0, x2, x0
  41eabc:	cmp	x0, #0x0
  41eac0:	b.eq	41eac8 <config_parse@plt+0x13918>  // b.none
  41eac4:	bl	40a440 <__stack_chk_fail@plt>
  41eac8:	mov	w0, w1
  41eacc:	ldp	x29, x30, [sp], #144
  41ead0:	ret
  41ead4:	mov	x12, #0x1d30                	// #7472
  41ead8:	sub	sp, sp, x12
  41eadc:	stp	x29, x30, [sp]
  41eae0:	mov	x29, sp
  41eae4:	str	x19, [sp, #16]
  41eae8:	str	x0, [sp, #56]
  41eaec:	str	w1, [sp, #52]
  41eaf0:	str	w2, [sp, #48]
  41eaf4:	str	x3, [sp, #40]
  41eaf8:	adrp	x0, 46f000 <config_parse@plt+0x63e50>
  41eafc:	add	x0, x0, #0xe38
  41eb00:	ldr	x1, [x0]
  41eb04:	str	x1, [sp, #7464]
  41eb08:	mov	x1, #0x0                   	// #0
  41eb0c:	str	xzr, [sp, #152]
  41eb10:	add	x0, sp, #0xd20
  41eb14:	str	x0, [sp, #168]
  41eb18:	mov	x0, #0x1000                	// #4096
  41eb1c:	str	x0, [sp, #176]
  41eb20:	add	x0, sp, #0xf0
  41eb24:	mov	x1, #0xc30                 	// #3120
  41eb28:	mov	x2, x1
  41eb2c:	mov	w1, #0x0                   	// #0
  41eb30:	bl	40b130 <memset@plt>
  41eb34:	stp	xzr, xzr, [sp, #184]
  41eb38:	stp	xzr, xzr, [sp, #200]
  41eb3c:	stp	xzr, xzr, [sp, #216]
  41eb40:	str	xzr, [sp, #232]
  41eb44:	add	x0, sp, #0xa8
  41eb48:	str	x0, [sp, #200]
  41eb4c:	mov	x0, #0x1                   	// #1
  41eb50:	str	x0, [sp, #208]
  41eb54:	add	x0, sp, #0xf0
  41eb58:	str	x0, [sp, #216]
  41eb5c:	mov	x0, #0xc30                 	// #3120
  41eb60:	str	x0, [sp, #224]
  41eb64:	str	xzr, [sp, #144]
  41eb68:	str	xzr, [sp, #128]
  41eb6c:	ldr	x0, [sp, #40]
  41eb70:	cmp	x0, #0x0
  41eb74:	cset	w0, eq  // eq = none
  41eb78:	and	w0, w0, #0xff
  41eb7c:	and	x0, x0, #0xff
  41eb80:	cmp	x0, #0x0
  41eb84:	b.eq	41ebb0 <config_parse@plt+0x13a00>  // b.none
  41eb88:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  41eb8c:	add	x1, x0, #0xbab
  41eb90:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  41eb94:	add	x4, x0, #0x750
  41eb98:	mov	w3, #0xe59                 	// #3673
  41eb9c:	mov	x2, x1
  41eba0:	adrp	x0, 44f000 <config_parse@plt+0x43e50>
  41eba4:	add	x1, x0, #0x8f8
  41eba8:	mov	w0, #0x0                   	// #0
  41ebac:	bl	409d50 <log_assert_failed_realm@plt>
  41ebb0:	ldr	x0, [sp, #40]
  41ebb4:	bl	40bf44 <config_parse@plt+0xd94>
  41ebb8:	str	w0, [sp, #76]
  41ebbc:	ldr	w0, [sp, #48]
  41ebc0:	cmp	w0, #0x1
  41ebc4:	b.eq	41ec44 <config_parse@plt+0x13a94>  // b.none
  41ebc8:	mov	w0, #0x4                   	// #4
  41ebcc:	str	w0, [sp, #116]
  41ebd0:	str	wzr, [sp, #120]
  41ebd4:	str	wzr, [sp, #124]
  41ebd8:	ldr	w0, [sp, #124]
  41ebdc:	bl	40b180 <log_get_max_level_realm@plt>
  41ebe0:	mov	w1, w0
  41ebe4:	ldr	w0, [sp, #116]
  41ebe8:	and	w0, w0, #0x7
  41ebec:	cmp	w1, w0
  41ebf0:	b.lt	41ec34 <config_parse@plt+0x13a84>  // b.tstop
  41ebf4:	ldr	w0, [sp, #124]
  41ebf8:	lsl	w1, w0, #10
  41ebfc:	ldr	w0, [sp, #116]
  41ec00:	orr	w6, w1, w0
  41ec04:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  41ec08:	add	x1, x0, #0xbab
  41ec0c:	adrp	x0, 44f000 <config_parse@plt+0x43e50>
  41ec10:	add	x5, x0, #0x908
  41ec14:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  41ec18:	add	x4, x0, #0x770
  41ec1c:	mov	w3, #0xe5e                 	// #3678
  41ec20:	mov	x2, x1
  41ec24:	ldr	w1, [sp, #120]
  41ec28:	mov	w0, w6
  41ec2c:	bl	40a790 <log_internal_realm@plt>
  41ec30:	b	41ec3c <config_parse@plt+0x13a8c>
  41ec34:	ldr	w0, [sp, #120]
  41ec38:	cmp	w0, #0x0
  41ec3c:	mov	w19, #0x0                   	// #0
  41ec40:	b	41ef98 <config_parse@plt+0x13de8>
  41ec44:	add	x0, sp, #0xb8
  41ec48:	mov	w2, #0x40                  	// #64
  41ec4c:	movk	w2, #0x4000, lsl #16
  41ec50:	mov	x1, x0
  41ec54:	ldr	w0, [sp, #52]
  41ec58:	bl	40aa90 <recvmsg@plt>
  41ec5c:	str	x0, [sp, #160]
  41ec60:	ldr	x0, [sp, #160]
  41ec64:	cmp	x0, #0x0
  41ec68:	b.ge	41ed38 <config_parse@plt+0x13b88>  // b.tcont
  41ec6c:	strb	wzr, [sp, #75]
  41ec70:	bl	40a220 <__errno_location@plt>
  41ec74:	ldr	w0, [x0]
  41ec78:	cmp	w0, #0x4
  41ec7c:	b.eq	41ec88 <config_parse@plt+0x13ad8>  // b.none
  41ec80:	cmp	w0, #0xb
  41ec84:	b.ne	41ec90 <config_parse@plt+0x13ae0>  // b.any
  41ec88:	mov	w0, #0x1                   	// #1
  41ec8c:	strb	w0, [sp, #75]
  41ec90:	nop
  41ec94:	ldrb	w0, [sp, #75]
  41ec98:	cmp	w0, #0x0
  41ec9c:	b.eq	41eca8 <config_parse@plt+0x13af8>  // b.none
  41eca0:	mov	w19, #0x0                   	// #0
  41eca4:	b	41ef98 <config_parse@plt+0x13de8>
  41eca8:	mov	w0, #0x4                   	// #4
  41ecac:	str	w0, [sp, #104]
  41ecb0:	bl	40a220 <__errno_location@plt>
  41ecb4:	ldr	w0, [x0]
  41ecb8:	str	w0, [sp, #108]
  41ecbc:	str	wzr, [sp, #112]
  41ecc0:	ldr	w0, [sp, #112]
  41ecc4:	bl	40b180 <log_get_max_level_realm@plt>
  41ecc8:	mov	w1, w0
  41eccc:	ldr	w0, [sp, #104]
  41ecd0:	and	w0, w0, #0x7
  41ecd4:	cmp	w1, w0
  41ecd8:	b.lt	41ed20 <config_parse@plt+0x13b70>  // b.tstop
  41ecdc:	ldr	w0, [sp, #112]
  41ece0:	lsl	w1, w0, #10
  41ece4:	ldr	w0, [sp, #104]
  41ece8:	orr	w6, w1, w0
  41ecec:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  41ecf0:	add	x1, x0, #0xbab
  41ecf4:	adrp	x0, 44f000 <config_parse@plt+0x43e50>
  41ecf8:	add	x5, x0, #0x938
  41ecfc:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  41ed00:	add	x4, x0, #0x770
  41ed04:	mov	w3, #0xe67                 	// #3687
  41ed08:	mov	x2, x1
  41ed0c:	ldr	w1, [sp, #108]
  41ed10:	mov	w0, w6
  41ed14:	bl	40a790 <log_internal_realm@plt>
  41ed18:	mov	w19, w0
  41ed1c:	b	41ef98 <config_parse@plt+0x13de8>
  41ed20:	ldr	w0, [sp, #108]
  41ed24:	cmp	w0, #0x0
  41ed28:	cneg	w0, w0, lt  // lt = tstop
  41ed2c:	and	w0, w0, #0xff
  41ed30:	neg	w19, w0
  41ed34:	b	41ef98 <config_parse@plt+0x13de8>
  41ed38:	add	x0, sp, #0xb8
  41ed3c:	bl	40a660 <cmsg_close_all@plt>
  41ed40:	ldr	x0, [sp, #224]
  41ed44:	cmp	x0, #0xf
  41ed48:	b.ls	41ed54 <config_parse@plt+0x13ba4>  // b.plast
  41ed4c:	ldr	x0, [sp, #216]
  41ed50:	b	41ed58 <config_parse@plt+0x13ba8>
  41ed54:	mov	x0, #0x0                   	// #0
  41ed58:	str	x0, [sp, #136]
  41ed5c:	b	41edac <config_parse@plt+0x13bfc>
  41ed60:	ldr	x0, [sp, #136]
  41ed64:	ldr	w0, [x0, #8]
  41ed68:	cmp	w0, #0x1
  41ed6c:	b.ne	41ed9c <config_parse@plt+0x13bec>  // b.any
  41ed70:	ldr	x0, [sp, #136]
  41ed74:	ldr	w0, [x0, #12]
  41ed78:	cmp	w0, #0x2
  41ed7c:	b.ne	41ed9c <config_parse@plt+0x13bec>  // b.any
  41ed80:	ldr	x0, [sp, #136]
  41ed84:	ldr	x0, [x0]
  41ed88:	cmp	x0, #0x1c
  41ed8c:	b.ne	41ed9c <config_parse@plt+0x13bec>  // b.any
  41ed90:	ldr	x0, [sp, #136]
  41ed94:	add	x0, x0, #0x10
  41ed98:	str	x0, [sp, #144]
  41ed9c:	add	x0, sp, #0xb8
  41eda0:	ldr	x1, [sp, #136]
  41eda4:	bl	409b40 <__cmsg_nxthdr@plt>
  41eda8:	str	x0, [sp, #136]
  41edac:	ldr	x0, [sp, #136]
  41edb0:	cmp	x0, #0x0
  41edb4:	b.ne	41ed60 <config_parse@plt+0x13bb0>  // b.any
  41edb8:	ldr	x0, [sp, #144]
  41edbc:	cmp	x0, #0x0
  41edc0:	b.eq	41edd8 <config_parse@plt+0x13c28>  // b.none
  41edc4:	ldr	x0, [sp, #144]
  41edc8:	ldr	w0, [x0]
  41edcc:	ldr	w1, [sp, #76]
  41edd0:	cmp	w1, w0
  41edd4:	b.eq	41ee54 <config_parse@plt+0x13ca4>  // b.none
  41edd8:	mov	w0, #0x7                   	// #7
  41eddc:	str	w0, [sp, #92]
  41ede0:	str	wzr, [sp, #96]
  41ede4:	str	wzr, [sp, #100]
  41ede8:	ldr	w0, [sp, #100]
  41edec:	bl	40b180 <log_get_max_level_realm@plt>
  41edf0:	mov	w1, w0
  41edf4:	ldr	w0, [sp, #92]
  41edf8:	and	w0, w0, #0x7
  41edfc:	cmp	w1, w0
  41ee00:	b.lt	41ee44 <config_parse@plt+0x13c94>  // b.tstop
  41ee04:	ldr	w0, [sp, #100]
  41ee08:	lsl	w1, w0, #10
  41ee0c:	ldr	w0, [sp, #92]
  41ee10:	orr	w6, w1, w0
  41ee14:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  41ee18:	add	x1, x0, #0xbab
  41ee1c:	adrp	x0, 44f000 <config_parse@plt+0x43e50>
  41ee20:	add	x5, x0, #0x960
  41ee24:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  41ee28:	add	x4, x0, #0x770
  41ee2c:	mov	w3, #0xe75                 	// #3701
  41ee30:	mov	x2, x1
  41ee34:	ldr	w1, [sp, #96]
  41ee38:	mov	w0, w6
  41ee3c:	bl	40a790 <log_internal_realm@plt>
  41ee40:	b	41ee4c <config_parse@plt+0x13c9c>
  41ee44:	ldr	w0, [sp, #96]
  41ee48:	cmp	w0, #0x0
  41ee4c:	mov	w19, #0x0                   	// #0
  41ee50:	b	41ef98 <config_parse@plt+0x13de8>
  41ee54:	ldr	x0, [sp, #160]
  41ee58:	cmp	x0, #0x1, lsl #12
  41ee5c:	b.ls	41eedc <config_parse@plt+0x13d2c>  // b.plast
  41ee60:	mov	w0, #0x4                   	// #4
  41ee64:	str	w0, [sp, #80]
  41ee68:	str	wzr, [sp, #84]
  41ee6c:	str	wzr, [sp, #88]
  41ee70:	ldr	w0, [sp, #88]
  41ee74:	bl	40b180 <log_get_max_level_realm@plt>
  41ee78:	mov	w1, w0
  41ee7c:	ldr	w0, [sp, #80]
  41ee80:	and	w0, w0, #0x7
  41ee84:	cmp	w1, w0
  41ee88:	b.lt	41eecc <config_parse@plt+0x13d1c>  // b.tstop
  41ee8c:	ldr	w0, [sp, #88]
  41ee90:	lsl	w1, w0, #10
  41ee94:	ldr	w0, [sp, #80]
  41ee98:	orr	w6, w1, w0
  41ee9c:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  41eea0:	add	x1, x0, #0xbab
  41eea4:	adrp	x0, 44f000 <config_parse@plt+0x43e50>
  41eea8:	add	x5, x0, #0x9a0
  41eeac:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  41eeb0:	add	x4, x0, #0x770
  41eeb4:	mov	w3, #0xe7a                 	// #3706
  41eeb8:	mov	x2, x1
  41eebc:	ldr	w1, [sp, #84]
  41eec0:	mov	w0, w6
  41eec4:	bl	40a790 <log_internal_realm@plt>
  41eec8:	b	41eed4 <config_parse@plt+0x13d24>
  41eecc:	ldr	w0, [sp, #84]
  41eed0:	cmp	w0, #0x0
  41eed4:	mov	w19, #0x0                   	// #0
  41eed8:	b	41ef98 <config_parse@plt+0x13de8>
  41eedc:	ldr	x0, [sp, #160]
  41eee0:	add	x1, sp, #0xd20
  41eee4:	strb	wzr, [x1, x0]
  41eee8:	add	x2, sp, #0xd20
  41eeec:	adrp	x0, 44f000 <config_parse@plt+0x43e50>
  41eef0:	add	x1, x0, #0x9e0
  41eef4:	mov	x0, x2
  41eef8:	bl	40bd54 <config_parse@plt+0xba4>
  41eefc:	str	x0, [sp, #128]
  41ef00:	ldr	x0, [sp, #128]
  41ef04:	cmp	x0, #0x0
  41ef08:	b.ne	41ef30 <config_parse@plt+0x13d80>  // b.any
  41ef0c:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  41ef10:	add	x1, x0, #0xbab
  41ef14:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  41ef18:	add	x3, x0, #0x770
  41ef1c:	mov	w2, #0xe81                 	// #3713
  41ef20:	mov	w0, #0x0                   	// #0
  41ef24:	bl	40b0b0 <log_oom_internal@plt>
  41ef28:	mov	w19, w0
  41ef2c:	b	41ef98 <config_parse@plt+0x13de8>
  41ef30:	ldr	x2, [sp, #128]
  41ef34:	adrp	x0, 44f000 <config_parse@plt+0x43e50>
  41ef38:	add	x1, x0, #0x9e8
  41ef3c:	mov	x0, x2
  41ef40:	bl	40a6b0 <strv_find@plt>
  41ef44:	cmp	x0, #0x0
  41ef48:	b.eq	41ef5c <config_parse@plt+0x13dac>  // b.none
  41ef4c:	adrp	x0, 44f000 <config_parse@plt+0x43e50>
  41ef50:	add	x1, x0, #0x9f0
  41ef54:	mov	w0, #0x0                   	// #0
  41ef58:	bl	40a280 <sd_notifyf@plt>
  41ef5c:	ldr	x2, [sp, #128]
  41ef60:	adrp	x0, 44f000 <config_parse@plt+0x43e50>
  41ef64:	add	x1, x0, #0xa00
  41ef68:	mov	x0, x2
  41ef6c:	bl	4098b0 <strv_find_startswith@plt>
  41ef70:	str	x0, [sp, #152]
  41ef74:	ldr	x0, [sp, #152]
  41ef78:	cmp	x0, #0x0
  41ef7c:	b.eq	41ef94 <config_parse@plt+0x13de4>  // b.none
  41ef80:	ldr	x2, [sp, #152]
  41ef84:	adrp	x0, 44f000 <config_parse@plt+0x43e50>
  41ef88:	add	x1, x0, #0xa08
  41ef8c:	mov	w0, #0x0                   	// #0
  41ef90:	bl	40a280 <sd_notifyf@plt>
  41ef94:	mov	w19, #0x0                   	// #0
  41ef98:	add	x0, sp, #0x80
  41ef9c:	bl	40bce0 <config_parse@plt+0xb30>
  41efa0:	mov	w1, w19
  41efa4:	adrp	x0, 46f000 <config_parse@plt+0x63e50>
  41efa8:	add	x0, x0, #0xe38
  41efac:	ldr	x2, [sp, #7464]
  41efb0:	ldr	x0, [x0]
  41efb4:	eor	x0, x2, x0
  41efb8:	cmp	x0, #0x0
  41efbc:	b.eq	41efc4 <config_parse@plt+0x13e14>  // b.none
  41efc0:	bl	40a440 <__stack_chk_fail@plt>
  41efc4:	mov	w0, w1
  41efc8:	ldr	x19, [sp, #16]
  41efcc:	ldp	x29, x30, [sp]
  41efd0:	mov	x12, #0x1d30                	// #7472
  41efd4:	add	sp, sp, x12
  41efd8:	ret
  41efdc:	stp	x29, x30, [sp, #-64]!
  41efe0:	mov	x29, sp
  41efe4:	str	x0, [sp, #40]
  41efe8:	str	w1, [sp, #36]
  41efec:	str	x2, [sp, #24]
  41eff0:	str	x3, [sp, #16]
  41eff4:	ldr	x5, [sp, #24]
  41eff8:	adrp	x0, 41e000 <config_parse@plt+0x12e50>
  41effc:	add	x4, x0, #0xad4
  41f000:	mov	w3, #0x1                   	// #1
  41f004:	ldr	w2, [sp, #36]
  41f008:	ldr	x1, [sp, #16]
  41f00c:	ldr	x0, [sp, #40]
  41f010:	bl	40a920 <sd_event_add_io@plt>
  41f014:	str	w0, [sp, #48]
  41f018:	ldr	w0, [sp, #48]
  41f01c:	cmp	w0, #0x0
  41f020:	b.ge	41f0ac <config_parse@plt+0x13efc>  // b.tcont
  41f024:	mov	w0, #0x3                   	// #3
  41f028:	str	w0, [sp, #52]
  41f02c:	ldr	w0, [sp, #48]
  41f030:	str	w0, [sp, #56]
  41f034:	str	wzr, [sp, #60]
  41f038:	ldr	w0, [sp, #60]
  41f03c:	bl	40b180 <log_get_max_level_realm@plt>
  41f040:	mov	w1, w0
  41f044:	ldr	w0, [sp, #52]
  41f048:	and	w0, w0, #0x7
  41f04c:	cmp	w1, w0
  41f050:	b.lt	41f094 <config_parse@plt+0x13ee4>  // b.tstop
  41f054:	ldr	w0, [sp, #60]
  41f058:	lsl	w1, w0, #10
  41f05c:	ldr	w0, [sp, #52]
  41f060:	orr	w6, w1, w0
  41f064:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  41f068:	add	x1, x0, #0xbab
  41f06c:	adrp	x0, 44f000 <config_parse@plt+0x43e50>
  41f070:	add	x5, x0, #0xa28
  41f074:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  41f078:	add	x4, x0, #0x790
  41f07c:	mov	w3, #0xe92                 	// #3730
  41f080:	mov	x2, x1
  41f084:	ldr	w1, [sp, #56]
  41f088:	mov	w0, w6
  41f08c:	bl	40a790 <log_internal_realm@plt>
  41f090:	b	41f0c8 <config_parse@plt+0x13f18>
  41f094:	ldr	w0, [sp, #56]
  41f098:	cmp	w0, #0x0
  41f09c:	cneg	w0, w0, lt  // lt = tstop
  41f0a0:	and	w0, w0, #0xff
  41f0a4:	neg	w0, w0
  41f0a8:	b	41f0c8 <config_parse@plt+0x13f18>
  41f0ac:	ldr	x0, [sp, #16]
  41f0b0:	ldr	x2, [x0]
  41f0b4:	adrp	x0, 44f000 <config_parse@plt+0x43e50>
  41f0b8:	add	x1, x0, #0xa58
  41f0bc:	mov	x0, x2
  41f0c0:	bl	40b110 <sd_event_source_set_description@plt>
  41f0c4:	mov	w0, #0x0                   	// #0
  41f0c8:	ldp	x29, x30, [sp], #64
  41f0cc:	ret
  41f0d0:	stp	x29, x30, [sp, #-320]!
  41f0d4:	mov	x29, sp
  41f0d8:	stp	x19, x20, [sp, #16]
  41f0dc:	str	x0, [sp, #40]
  41f0e0:	str	x1, [sp, #32]
  41f0e4:	ldr	x0, [sp, #40]
  41f0e8:	cmp	x0, #0x0
  41f0ec:	cset	w0, eq  // eq = none
  41f0f0:	and	w0, w0, #0xff
  41f0f4:	and	x0, x0, #0xff
  41f0f8:	cmp	x0, #0x0
  41f0fc:	b.eq	41f128 <config_parse@plt+0x13f78>  // b.none
  41f100:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  41f104:	add	x1, x0, #0xbab
  41f108:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  41f10c:	add	x4, x0, #0x7a8
  41f110:	mov	w3, #0xe9c                 	// #3740
  41f114:	mov	x2, x1
  41f118:	adrp	x0, 44f000 <config_parse@plt+0x43e50>
  41f11c:	add	x1, x0, #0xa68
  41f120:	mov	w0, #0x0                   	// #0
  41f124:	bl	409d50 <log_assert_failed_realm@plt>
  41f128:	ldr	x0, [sp, #32]
  41f12c:	cmp	x0, #0x0
  41f130:	cset	w0, eq  // eq = none
  41f134:	and	w0, w0, #0xff
  41f138:	and	x0, x0, #0xff
  41f13c:	cmp	x0, #0x0
  41f140:	b.eq	41f16c <config_parse@plt+0x13fbc>  // b.none
  41f144:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  41f148:	add	x1, x0, #0xbab
  41f14c:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  41f150:	add	x4, x0, #0x7a8
  41f154:	mov	w3, #0xe9d                 	// #3741
  41f158:	mov	x2, x1
  41f15c:	adrp	x0, 44d000 <config_parse@plt+0x41e50>
  41f160:	add	x1, x0, #0x818
  41f164:	mov	w0, #0x0                   	// #0
  41f168:	bl	409d50 <log_assert_failed_realm@plt>
  41f16c:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  41f170:	add	x0, x0, #0x368
  41f174:	ldr	x0, [x0]
  41f178:	and	x0, x0, #0x1
  41f17c:	cmp	x0, #0x0
  41f180:	b.ne	41f1d4 <config_parse@plt+0x14024>  // b.any
  41f184:	ldr	x0, [sp, #40]
  41f188:	ldr	w0, [x0]
  41f18c:	cmp	w0, #0x0
  41f190:	b.lt	41f1d4 <config_parse@plt+0x14024>  // b.tstop
  41f194:	ldr	x0, [sp, #40]
  41f198:	ldr	w1, [x0]
  41f19c:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  41f1a0:	add	x0, x0, #0x2b4
  41f1a4:	str	w1, [x0]
  41f1a8:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  41f1ac:	add	x0, x0, #0x370
  41f1b0:	ldr	x0, [x0]
  41f1b4:	bl	40a290 <strv_free@plt>
  41f1b8:	ldr	x0, [sp, #40]
  41f1bc:	ldr	x1, [x0, #8]
  41f1c0:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  41f1c4:	add	x0, x0, #0x370
  41f1c8:	str	x1, [x0]
  41f1cc:	ldr	x0, [sp, #40]
  41f1d0:	str	xzr, [x0, #8]
  41f1d4:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  41f1d8:	add	x0, x0, #0x368
  41f1dc:	ldr	x0, [x0]
  41f1e0:	and	x0, x0, #0x1000000
  41f1e4:	cmp	x0, #0x0
  41f1e8:	b.ne	41f200 <config_parse@plt+0x14050>  // b.any
  41f1ec:	ldr	x0, [sp, #40]
  41f1f0:	ldrb	w1, [x0, #4]
  41f1f4:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  41f1f8:	add	x0, x0, #0x2b8
  41f1fc:	strb	w1, [x0]
  41f200:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  41f204:	add	x0, x0, #0x368
  41f208:	ldr	x0, [x0]
  41f20c:	and	x0, x0, #0x4000000
  41f210:	cmp	x0, #0x0
  41f214:	b.ne	41f2e4 <config_parse@plt+0x14134>  // b.any
  41f218:	ldr	x0, [sp, #40]
  41f21c:	ldr	x0, [x0, #424]
  41f220:	cmp	x0, #0x0
  41f224:	b.eq	41f2e4 <config_parse@plt+0x14134>  // b.none
  41f228:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  41f22c:	add	x0, x0, #0x5c
  41f230:	ldr	w0, [x0]
  41f234:	cmp	w0, #0x0
  41f238:	b.ne	41f2b8 <config_parse@plt+0x14108>  // b.any
  41f23c:	mov	w0, #0x4                   	// #4
  41f240:	str	w0, [sp, #60]
  41f244:	str	wzr, [sp, #64]
  41f248:	str	wzr, [sp, #68]
  41f24c:	ldr	w0, [sp, #68]
  41f250:	bl	40b180 <log_get_max_level_realm@plt>
  41f254:	mov	w1, w0
  41f258:	ldr	w0, [sp, #60]
  41f25c:	and	w0, w0, #0x7
  41f260:	cmp	w1, w0
  41f264:	b.lt	41f2ac <config_parse@plt+0x140fc>  // b.tstop
  41f268:	ldr	w0, [sp, #68]
  41f26c:	lsl	w1, w0, #10
  41f270:	ldr	w0, [sp, #60]
  41f274:	orr	w7, w1, w0
  41f278:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  41f27c:	add	x1, x0, #0xbab
  41f280:	ldr	x6, [sp, #32]
  41f284:	adrp	x0, 44f000 <config_parse@plt+0x43e50>
  41f288:	add	x5, x0, #0xa78
  41f28c:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  41f290:	add	x4, x0, #0x7b8
  41f294:	mov	w3, #0xeaf                 	// #3759
  41f298:	mov	x2, x1
  41f29c:	ldr	w1, [sp, #64]
  41f2a0:	mov	w0, w7
  41f2a4:	bl	40a790 <log_internal_realm@plt>
  41f2a8:	b	41f2e4 <config_parse@plt+0x14134>
  41f2ac:	ldr	w0, [sp, #64]
  41f2b0:	cmp	w0, #0x0
  41f2b4:	b	41f2e4 <config_parse@plt+0x14134>
  41f2b8:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  41f2bc:	add	x0, x0, #0x238
  41f2c0:	ldr	x0, [x0]
  41f2c4:	bl	40ad70 <free@plt>
  41f2c8:	ldr	x0, [sp, #40]
  41f2cc:	ldr	x1, [x0, #424]
  41f2d0:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  41f2d4:	add	x0, x0, #0x238
  41f2d8:	str	x1, [x0]
  41f2dc:	ldr	x0, [sp, #40]
  41f2e0:	str	xzr, [x0, #424]
  41f2e4:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  41f2e8:	add	x0, x0, #0x368
  41f2ec:	ldr	x0, [x0]
  41f2f0:	and	x0, x0, #0x8000
  41f2f4:	cmp	x0, #0x0
  41f2f8:	b.ne	41f364 <config_parse@plt+0x141b4>  // b.any
  41f2fc:	ldr	x0, [sp, #40]
  41f300:	ldr	x0, [x0, #88]
  41f304:	cmp	x0, #0x0
  41f308:	b.eq	41f364 <config_parse@plt+0x141b4>  // b.none
  41f30c:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  41f310:	add	x0, x0, #0x250
  41f314:	ldr	x0, [x0]
  41f318:	bl	40ad70 <free@plt>
  41f31c:	ldr	x0, [sp, #40]
  41f320:	ldr	x1, [x0, #88]
  41f324:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  41f328:	add	x0, x0, #0x250
  41f32c:	str	x1, [x0]
  41f330:	ldr	x0, [sp, #40]
  41f334:	str	xzr, [x0, #88]
  41f338:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  41f33c:	add	x0, x0, #0x258
  41f340:	ldr	x0, [x0]
  41f344:	bl	40ad70 <free@plt>
  41f348:	ldr	x0, [sp, #40]
  41f34c:	ldr	x1, [x0, #96]
  41f350:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  41f354:	add	x0, x0, #0x258
  41f358:	str	x1, [x0]
  41f35c:	ldr	x0, [sp, #40]
  41f360:	str	xzr, [x0, #96]
  41f364:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  41f368:	add	x0, x0, #0x368
  41f36c:	ldr	x0, [x0]
  41f370:	and	x0, x0, #0x1000
  41f374:	cmp	x0, #0x0
  41f378:	b.ne	41f3b8 <config_parse@plt+0x14208>  // b.any
  41f37c:	ldr	x0, [sp, #40]
  41f380:	ldr	x0, [x0, #80]
  41f384:	cmp	x0, #0x0
  41f388:	b.eq	41f3b8 <config_parse@plt+0x14208>  // b.none
  41f38c:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  41f390:	add	x0, x0, #0x248
  41f394:	ldr	x0, [x0]
  41f398:	bl	40ad70 <free@plt>
  41f39c:	ldr	x0, [sp, #40]
  41f3a0:	ldr	x1, [x0, #80]
  41f3a4:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  41f3a8:	add	x0, x0, #0x248
  41f3ac:	str	x1, [x0]
  41f3b0:	ldr	x0, [sp, #40]
  41f3b4:	str	xzr, [x0, #80]
  41f3b8:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  41f3bc:	add	x0, x0, #0x368
  41f3c0:	ldr	x0, [x0]
  41f3c4:	and	x0, x0, #0x2
  41f3c8:	cmp	x0, #0x0
  41f3cc:	b.ne	41f40c <config_parse@plt+0x1425c>  // b.any
  41f3d0:	ldr	x0, [sp, #40]
  41f3d4:	ldr	x0, [x0, #16]
  41f3d8:	cmp	x0, #0x0
  41f3dc:	b.eq	41f40c <config_parse@plt+0x1425c>  // b.none
  41f3e0:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  41f3e4:	add	x0, x0, #0x2d0
  41f3e8:	ldr	x0, [x0]
  41f3ec:	bl	40a290 <strv_free@plt>
  41f3f0:	ldr	x0, [sp, #40]
  41f3f4:	ldr	x1, [x0, #16]
  41f3f8:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  41f3fc:	add	x0, x0, #0x2d0
  41f400:	str	x1, [x0]
  41f404:	ldr	x0, [sp, #40]
  41f408:	str	xzr, [x0, #16]
  41f40c:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  41f410:	add	x0, x0, #0x368
  41f414:	ldr	x0, [x0]
  41f418:	and	x0, x0, #0x4
  41f41c:	cmp	x0, #0x0
  41f420:	b.ne	41f508 <config_parse@plt+0x14358>  // b.any
  41f424:	ldr	x0, [sp, #40]
  41f428:	ldr	x0, [x0, #24]
  41f42c:	cmp	x0, #0x0
  41f430:	b.eq	41f460 <config_parse@plt+0x142b0>  // b.none
  41f434:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  41f438:	add	x0, x0, #0x260
  41f43c:	ldr	x0, [x0]
  41f440:	bl	40ad70 <free@plt>
  41f444:	ldr	x0, [sp, #40]
  41f448:	ldr	x1, [x0, #24]
  41f44c:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  41f450:	add	x0, x0, #0x260
  41f454:	str	x1, [x0]
  41f458:	ldr	x0, [sp, #40]
  41f45c:	str	xzr, [x0, #24]
  41f460:	ldr	x0, [sp, #40]
  41f464:	ldr	w0, [x0, #536]
  41f468:	bl	40a090 <uid_is_valid@plt>
  41f46c:	and	w0, w0, #0xff
  41f470:	cmp	w0, #0x0
  41f474:	b.eq	41f48c <config_parse@plt+0x142dc>  // b.none
  41f478:	ldr	x0, [sp, #40]
  41f47c:	ldr	w1, [x0, #536]
  41f480:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  41f484:	add	x0, x0, #0x0
  41f488:	str	w1, [x0]
  41f48c:	ldr	x0, [sp, #40]
  41f490:	ldr	w0, [x0, #540]
  41f494:	bl	40c270 <config_parse@plt+0x10c0>
  41f498:	and	w0, w0, #0xff
  41f49c:	cmp	w0, #0x0
  41f4a0:	b.eq	41f4b8 <config_parse@plt+0x14308>  // b.none
  41f4a4:	ldr	x0, [sp, #40]
  41f4a8:	ldr	w1, [x0, #540]
  41f4ac:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  41f4b0:	add	x0, x0, #0x4
  41f4b4:	str	w1, [x0]
  41f4b8:	ldr	x0, [sp, #40]
  41f4bc:	ldr	x0, [x0, #552]
  41f4c0:	cmp	x0, #0x0
  41f4c4:	b.eq	41f508 <config_parse@plt+0x14358>  // b.none
  41f4c8:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  41f4cc:	add	x0, x0, #0x268
  41f4d0:	ldr	x0, [x0]
  41f4d4:	bl	40ad70 <free@plt>
  41f4d8:	ldr	x0, [sp, #40]
  41f4dc:	ldr	x1, [x0, #544]
  41f4e0:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  41f4e4:	add	x0, x0, #0x268
  41f4e8:	str	x1, [x0]
  41f4ec:	ldr	x0, [sp, #40]
  41f4f0:	str	xzr, [x0, #544]
  41f4f4:	ldr	x0, [sp, #40]
  41f4f8:	ldr	x1, [x0, #552]
  41f4fc:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  41f500:	add	x0, x0, #0x270
  41f504:	str	x1, [x0]
  41f508:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  41f50c:	add	x0, x0, #0x368
  41f510:	ldr	x0, [x0]
  41f514:	and	x0, x0, #0x8
  41f518:	cmp	x0, #0x0
  41f51c:	b.ne	41f76c <config_parse@plt+0x145bc>  // b.any
  41f520:	str	xzr, [sp, #272]
  41f524:	ldr	x0, [sp, #40]
  41f528:	ldr	x0, [x0, #32]
  41f52c:	str	x0, [sp, #264]
  41f530:	ldr	x0, [sp, #40]
  41f534:	ldr	x0, [x0, #40]
  41f538:	str	x0, [sp, #280]
  41f53c:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  41f540:	add	x0, x0, #0x368
  41f544:	ldr	x0, [x0]
  41f548:	and	x0, x0, #0x80
  41f54c:	cmp	x0, #0x0
  41f550:	b.ne	41f584 <config_parse@plt+0x143d4>  // b.any
  41f554:	ldr	x0, [sp, #40]
  41f558:	bl	4453a4 <config_parse@plt+0x3a1f4>
  41f55c:	and	w0, w0, #0xff
  41f560:	cmp	w0, #0x0
  41f564:	b.eq	41f578 <config_parse@plt+0x143c8>  // b.none
  41f568:	ldr	x0, [sp, #264]
  41f56c:	orr	x0, x0, #0x1000
  41f570:	str	x0, [sp, #264]
  41f574:	b	41f584 <config_parse@plt+0x143d4>
  41f578:	ldr	x0, [sp, #272]
  41f57c:	orr	x0, x0, #0x1000
  41f580:	str	x0, [sp, #272]
  41f584:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  41f588:	add	x0, x0, #0x5c
  41f58c:	ldr	w0, [x0]
  41f590:	cmp	w0, #0x0
  41f594:	b.ne	41f630 <config_parse@plt+0x14480>  // b.any
  41f598:	ldr	x0, [sp, #264]
  41f59c:	cmp	x0, #0x0
  41f5a0:	b.eq	41f630 <config_parse@plt+0x14480>  // b.none
  41f5a4:	ldr	x0, [sp, #40]
  41f5a8:	ldr	x0, [x0, #32]
  41f5ac:	cmp	x0, #0x0
  41f5b0:	b.eq	41f674 <config_parse@plt+0x144c4>  // b.none
  41f5b4:	mov	w0, #0x4                   	// #4
  41f5b8:	str	w0, [sp, #72]
  41f5bc:	str	wzr, [sp, #76]
  41f5c0:	str	wzr, [sp, #80]
  41f5c4:	ldr	w0, [sp, #80]
  41f5c8:	bl	40b180 <log_get_max_level_realm@plt>
  41f5cc:	mov	w1, w0
  41f5d0:	ldr	w0, [sp, #72]
  41f5d4:	and	w0, w0, #0x7
  41f5d8:	cmp	w1, w0
  41f5dc:	b.lt	41f624 <config_parse@plt+0x14474>  // b.tstop
  41f5e0:	ldr	w0, [sp, #80]
  41f5e4:	lsl	w1, w0, #10
  41f5e8:	ldr	w0, [sp, #72]
  41f5ec:	orr	w7, w1, w0
  41f5f0:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  41f5f4:	add	x1, x0, #0xbab
  41f5f8:	ldr	x6, [sp, #32]
  41f5fc:	adrp	x0, 44f000 <config_parse@plt+0x43e50>
  41f600:	add	x5, x0, #0xab8
  41f604:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  41f608:	add	x4, x0, #0x7b8
  41f60c:	mov	w3, #0xee4                 	// #3812
  41f610:	mov	x2, x1
  41f614:	ldr	w1, [sp, #76]
  41f618:	mov	w0, w7
  41f61c:	bl	40a790 <log_internal_realm@plt>
  41f620:	b	41f674 <config_parse@plt+0x144c4>
  41f624:	ldr	w0, [sp, #76]
  41f628:	cmp	w0, #0x0
  41f62c:	b	41f674 <config_parse@plt+0x144c4>
  41f630:	ldr	x0, [sp, #272]
  41f634:	mvn	x1, x0
  41f638:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  41f63c:	add	x0, x0, #0x10
  41f640:	ldr	x0, [x0]
  41f644:	and	x1, x1, x0
  41f648:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  41f64c:	add	x0, x0, #0x10
  41f650:	str	x1, [x0]
  41f654:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  41f658:	add	x0, x0, #0x10
  41f65c:	ldr	x1, [x0]
  41f660:	ldr	x0, [sp, #264]
  41f664:	orr	x1, x1, x0
  41f668:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  41f66c:	add	x0, x0, #0x10
  41f670:	str	x1, [x0]
  41f674:	ldr	x0, [sp, #280]
  41f678:	mvn	x1, x0
  41f67c:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  41f680:	add	x0, x0, #0x10
  41f684:	ldr	x0, [x0]
  41f688:	and	x1, x1, x0
  41f68c:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  41f690:	add	x0, x0, #0x10
  41f694:	str	x1, [x0]
  41f698:	ldr	x0, [sp, #40]
  41f69c:	add	x0, x0, #0x1f0
  41f6a0:	bl	40b940 <config_parse@plt+0x790>
  41f6a4:	and	w0, w0, #0xff
  41f6a8:	cmp	w0, #0x0
  41f6ac:	b.eq	41f76c <config_parse@plt+0x145bc>  // b.none
  41f6b0:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  41f6b4:	add	x0, x0, #0x5c
  41f6b8:	ldr	w0, [x0]
  41f6bc:	cmp	w0, #0x0
  41f6c0:	b.ne	41f740 <config_parse@plt+0x14590>  // b.any
  41f6c4:	mov	w0, #0x4                   	// #4
  41f6c8:	str	w0, [sp, #84]
  41f6cc:	str	wzr, [sp, #88]
  41f6d0:	str	wzr, [sp, #92]
  41f6d4:	ldr	w0, [sp, #92]
  41f6d8:	bl	40b180 <log_get_max_level_realm@plt>
  41f6dc:	mov	w1, w0
  41f6e0:	ldr	w0, [sp, #84]
  41f6e4:	and	w0, w0, #0x7
  41f6e8:	cmp	w1, w0
  41f6ec:	b.lt	41f734 <config_parse@plt+0x14584>  // b.tstop
  41f6f0:	ldr	w0, [sp, #92]
  41f6f4:	lsl	w1, w0, #10
  41f6f8:	ldr	w0, [sp, #84]
  41f6fc:	orr	w7, w1, w0
  41f700:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  41f704:	add	x1, x0, #0xbab
  41f708:	ldr	x6, [sp, #32]
  41f70c:	adrp	x0, 44f000 <config_parse@plt+0x43e50>
  41f710:	add	x5, x0, #0xaf0
  41f714:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  41f718:	add	x4, x0, #0x7b8
  41f71c:	mov	w3, #0xeef                 	// #3823
  41f720:	mov	x2, x1
  41f724:	ldr	w1, [sp, #88]
  41f728:	mov	w0, w7
  41f72c:	bl	40a790 <log_internal_realm@plt>
  41f730:	b	41f76c <config_parse@plt+0x145bc>
  41f734:	ldr	w0, [sp, #88]
  41f738:	cmp	w0, #0x0
  41f73c:	b	41f76c <config_parse@plt+0x145bc>
  41f740:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  41f744:	add	x2, x0, #0x18
  41f748:	ldr	x0, [sp, #40]
  41f74c:	add	x1, x0, #0x1f0
  41f750:	mov	x0, x2
  41f754:	ldp	x2, x3, [x1]
  41f758:	stp	x2, x3, [x0]
  41f75c:	ldp	x2, x3, [x1, #16]
  41f760:	stp	x2, x3, [x0, #16]
  41f764:	ldr	x1, [x1, #32]
  41f768:	str	x1, [x0, #32]
  41f76c:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  41f770:	add	x0, x0, #0x368
  41f774:	ldr	x0, [x0]
  41f778:	and	x0, x0, #0x10
  41f77c:	cmp	x0, #0x0
  41f780:	b.ne	41f7a8 <config_parse@plt+0x145f8>  // b.any
  41f784:	ldr	x0, [sp, #40]
  41f788:	ldr	w0, [x0, #48]
  41f78c:	cmp	w0, #0x0
  41f790:	b.le	41f7a8 <config_parse@plt+0x145f8>
  41f794:	ldr	x0, [sp, #40]
  41f798:	ldr	w1, [x0, #48]
  41f79c:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  41f7a0:	add	x0, x0, #0x360
  41f7a4:	str	w1, [x0]
  41f7a8:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  41f7ac:	add	x0, x0, #0x368
  41f7b0:	ldr	x0, [x0]
  41f7b4:	and	x0, x0, #0x20
  41f7b8:	cmp	x0, #0x0
  41f7bc:	b.ne	41f7e8 <config_parse@plt+0x14638>  // b.any
  41f7c0:	ldr	x0, [sp, #40]
  41f7c4:	ldr	x1, [x0, #56]
  41f7c8:	mov	x0, #0xffffffff            	// #4294967295
  41f7cc:	cmp	x1, x0
  41f7d0:	b.eq	41f7e8 <config_parse@plt+0x14638>  // b.none
  41f7d4:	ldr	x0, [sp, #40]
  41f7d8:	ldr	x1, [x0, #56]
  41f7dc:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  41f7e0:	add	x0, x0, #0x48
  41f7e4:	str	x1, [x0]
  41f7e8:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  41f7ec:	add	x0, x0, #0x368
  41f7f0:	ldr	x0, [x0]
  41f7f4:	and	x0, x0, #0x40
  41f7f8:	cmp	x0, #0x0
  41f7fc:	b.ne	41f8b8 <config_parse@plt+0x14708>  // b.any
  41f800:	ldr	x0, [sp, #40]
  41f804:	ldp	x0, x1, [x0, #64]
  41f808:	bl	40b424 <config_parse@plt+0x274>
  41f80c:	cmp	w0, #0x0
  41f810:	b.ne	41f8b8 <config_parse@plt+0x14708>  // b.any
  41f814:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  41f818:	add	x0, x0, #0x5c
  41f81c:	ldr	w0, [x0]
  41f820:	cmp	w0, #0x0
  41f824:	b.ne	41f8a4 <config_parse@plt+0x146f4>  // b.any
  41f828:	mov	w0, #0x4                   	// #4
  41f82c:	str	w0, [sp, #96]
  41f830:	str	wzr, [sp, #100]
  41f834:	str	wzr, [sp, #104]
  41f838:	ldr	w0, [sp, #104]
  41f83c:	bl	40b180 <log_get_max_level_realm@plt>
  41f840:	mov	w1, w0
  41f844:	ldr	w0, [sp, #96]
  41f848:	and	w0, w0, #0x7
  41f84c:	cmp	w1, w0
  41f850:	b.lt	41f898 <config_parse@plt+0x146e8>  // b.tstop
  41f854:	ldr	w0, [sp, #104]
  41f858:	lsl	w1, w0, #10
  41f85c:	ldr	w0, [sp, #96]
  41f860:	orr	w7, w1, w0
  41f864:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  41f868:	add	x1, x0, #0xbab
  41f86c:	ldr	x6, [sp, #32]
  41f870:	adrp	x0, 44f000 <config_parse@plt+0x43e50>
  41f874:	add	x5, x0, #0xb28
  41f878:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  41f87c:	add	x4, x0, #0x7b8
  41f880:	mov	w3, #0xf01                 	// #3841
  41f884:	mov	x2, x1
  41f888:	ldr	w1, [sp, #100]
  41f88c:	mov	w0, w7
  41f890:	bl	40a790 <log_internal_realm@plt>
  41f894:	b	41f8b8 <config_parse@plt+0x14708>
  41f898:	ldr	w0, [sp, #100]
  41f89c:	cmp	w0, #0x0
  41f8a0:	b	41f8b8 <config_parse@plt+0x14708>
  41f8a4:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  41f8a8:	add	x2, x0, #0x278
  41f8ac:	ldr	x0, [sp, #40]
  41f8b0:	ldp	x0, x1, [x0, #64]
  41f8b4:	stp	x0, x1, [x2]
  41f8b8:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  41f8bc:	add	x0, x0, #0x368
  41f8c0:	ldr	x0, [x0]
  41f8c4:	and	x0, x0, #0x200
  41f8c8:	cmp	x0, #0x0
  41f8cc:	b.ne	41f900 <config_parse@plt+0x14750>  // b.any
  41f8d0:	ldr	x0, [sp, #40]
  41f8d4:	ldr	w0, [x0, #320]
  41f8d8:	cmp	w0, #0x0
  41f8dc:	b.lt	41f900 <config_parse@plt+0x14750>  // b.tstop
  41f8e0:	ldr	x0, [sp, #40]
  41f8e4:	ldr	w0, [x0, #320]
  41f8e8:	cmp	w0, #0x0
  41f8ec:	cset	w0, ne  // ne = any
  41f8f0:	and	w1, w0, #0xff
  41f8f4:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  41f8f8:	add	x0, x0, #0x2b1
  41f8fc:	strb	w1, [x0]
  41f900:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  41f904:	add	x0, x0, #0x368
  41f908:	ldr	x0, [x0]
  41f90c:	and	x0, x0, #0x400
  41f910:	cmp	x0, #0x0
  41f914:	b.ne	41f93c <config_parse@plt+0x1478c>  // b.any
  41f918:	ldr	x0, [sp, #40]
  41f91c:	ldr	w0, [x0, #324]
  41f920:	cmn	w0, #0x1
  41f924:	b.eq	41f93c <config_parse@plt+0x1478c>  // b.none
  41f928:	ldr	x0, [sp, #40]
  41f92c:	ldr	w1, [x0, #324]
  41f930:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  41f934:	add	x0, x0, #0x338
  41f938:	str	w1, [x0]
  41f93c:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  41f940:	add	x0, x0, #0x368
  41f944:	ldr	x0, [x0]
  41f948:	and	x0, x0, #0x800
  41f94c:	cmp	x0, #0x0
  41f950:	b.ne	41fa58 <config_parse@plt+0x148a8>  // b.any
  41f954:	ldr	x0, [sp, #40]
  41f958:	ldr	x0, [x0, #336]
  41f95c:	cmp	x0, #0x0
  41f960:	b.eq	41fa58 <config_parse@plt+0x148a8>  // b.none
  41f964:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  41f968:	add	x0, x0, #0x5c
  41f96c:	ldr	w0, [x0]
  41f970:	cmp	w0, #0x0
  41f974:	b.ne	41f9f4 <config_parse@plt+0x14844>  // b.any
  41f978:	mov	w0, #0x4                   	// #4
  41f97c:	str	w0, [sp, #108]
  41f980:	str	wzr, [sp, #112]
  41f984:	str	wzr, [sp, #116]
  41f988:	ldr	w0, [sp, #116]
  41f98c:	bl	40b180 <log_get_max_level_realm@plt>
  41f990:	mov	w1, w0
  41f994:	ldr	w0, [sp, #108]
  41f998:	and	w0, w0, #0x7
  41f99c:	cmp	w1, w0
  41f9a0:	b.lt	41f9e8 <config_parse@plt+0x14838>  // b.tstop
  41f9a4:	ldr	w0, [sp, #116]
  41f9a8:	lsl	w1, w0, #10
  41f9ac:	ldr	w0, [sp, #108]
  41f9b0:	orr	w7, w1, w0
  41f9b4:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  41f9b8:	add	x1, x0, #0xbab
  41f9bc:	ldr	x6, [sp, #32]
  41f9c0:	adrp	x0, 44f000 <config_parse@plt+0x43e50>
  41f9c4:	add	x5, x0, #0xb60
  41f9c8:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  41f9cc:	add	x4, x0, #0x7b8
  41f9d0:	mov	w3, #0xf12                 	// #3858
  41f9d4:	mov	x2, x1
  41f9d8:	ldr	w1, [sp, #112]
  41f9dc:	mov	w0, w7
  41f9e0:	bl	40a790 <log_internal_realm@plt>
  41f9e4:	b	41fa58 <config_parse@plt+0x148a8>
  41f9e8:	ldr	w0, [sp, #112]
  41f9ec:	cmp	w0, #0x0
  41f9f0:	b	41fa58 <config_parse@plt+0x148a8>
  41f9f4:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  41f9f8:	add	x0, x0, #0x2c0
  41f9fc:	ldr	x2, [x0]
  41fa00:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  41fa04:	add	x0, x0, #0x2c8
  41fa08:	ldr	x0, [x0]
  41fa0c:	mov	x1, x0
  41fa10:	mov	x0, x2
  41fa14:	bl	42d854 <config_parse@plt+0x226a4>
  41fa18:	ldr	x0, [sp, #40]
  41fa1c:	ldr	x0, [x0, #328]
  41fa20:	str	x0, [sp, #288]
  41fa24:	ldr	x0, [sp, #40]
  41fa28:	str	xzr, [x0, #328]
  41fa2c:	ldr	x1, [sp, #288]
  41fa30:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  41fa34:	add	x0, x0, #0x2c0
  41fa38:	str	x1, [x0]
  41fa3c:	ldr	x0, [sp, #40]
  41fa40:	ldr	x1, [x0, #336]
  41fa44:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  41fa48:	add	x0, x0, #0x2c8
  41fa4c:	str	x1, [x0]
  41fa50:	ldr	x0, [sp, #40]
  41fa54:	str	xzr, [x0, #336]
  41fa58:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  41fa5c:	add	x0, x0, #0x368
  41fa60:	ldr	x0, [x0]
  41fa64:	and	x0, x0, #0x80
  41fa68:	cmp	x0, #0x0
  41fa6c:	b.ne	41fcf4 <config_parse@plt+0x14b44>  // b.any
  41fa70:	ldr	x0, [sp, #40]
  41fa74:	ldr	w0, [x0, #348]
  41fa78:	cmp	w0, #0x0
  41fa7c:	b.ge	41fb00 <config_parse@plt+0x14950>  // b.tcont
  41fa80:	ldr	x0, [sp, #40]
  41fa84:	ldr	w0, [x0, #352]
  41fa88:	cmp	w0, #0x0
  41fa8c:	b.ge	41fb00 <config_parse@plt+0x14950>  // b.tcont
  41fa90:	ldr	x0, [sp, #40]
  41fa94:	ldr	x0, [x0, #360]
  41fa98:	cmp	x0, #0x0
  41fa9c:	b.ne	41fb00 <config_parse@plt+0x14950>  // b.any
  41faa0:	ldr	x0, [sp, #40]
  41faa4:	ldr	x0, [x0, #368]
  41faa8:	cmp	x0, #0x0
  41faac:	b.ne	41fb00 <config_parse@plt+0x14950>  // b.any
  41fab0:	ldr	x0, [sp, #40]
  41fab4:	ldr	x0, [x0, #376]
  41fab8:	cmp	x0, #0x0
  41fabc:	b.ne	41fb00 <config_parse@plt+0x14950>  // b.any
  41fac0:	ldr	x0, [sp, #40]
  41fac4:	ldr	x0, [x0, #384]
  41fac8:	cmp	x0, #0x0
  41facc:	b.ne	41fb00 <config_parse@plt+0x14950>  // b.any
  41fad0:	ldr	x0, [sp, #40]
  41fad4:	ldr	x0, [x0, #392]
  41fad8:	cmp	x0, #0x0
  41fadc:	b.ne	41fb00 <config_parse@plt+0x14950>  // b.any
  41fae0:	ldr	x0, [sp, #40]
  41fae4:	ldr	x0, [x0, #400]
  41fae8:	cmp	x0, #0x0
  41faec:	b.ne	41fb00 <config_parse@plt+0x14950>  // b.any
  41faf0:	ldr	x0, [sp, #40]
  41faf4:	ldr	x0, [x0, #600]
  41faf8:	cmp	x0, #0x0
  41fafc:	b.eq	41fcf4 <config_parse@plt+0x14b44>  // b.none
  41fb00:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  41fb04:	add	x0, x0, #0x5c
  41fb08:	ldr	w0, [x0]
  41fb0c:	cmp	w0, #0x0
  41fb10:	b.ne	41fb90 <config_parse@plt+0x149e0>  // b.any
  41fb14:	mov	w0, #0x4                   	// #4
  41fb18:	str	w0, [sp, #120]
  41fb1c:	str	wzr, [sp, #124]
  41fb20:	str	wzr, [sp, #128]
  41fb24:	ldr	w0, [sp, #128]
  41fb28:	bl	40b180 <log_get_max_level_realm@plt>
  41fb2c:	mov	w1, w0
  41fb30:	ldr	w0, [sp, #120]
  41fb34:	and	w0, w0, #0x7
  41fb38:	cmp	w1, w0
  41fb3c:	b.lt	41fb84 <config_parse@plt+0x149d4>  // b.tstop
  41fb40:	ldr	w0, [sp, #128]
  41fb44:	lsl	w1, w0, #10
  41fb48:	ldr	w0, [sp, #120]
  41fb4c:	orr	w7, w1, w0
  41fb50:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  41fb54:	add	x1, x0, #0xbab
  41fb58:	ldr	x6, [sp, #32]
  41fb5c:	adrp	x0, 44f000 <config_parse@plt+0x43e50>
  41fb60:	add	x5, x0, #0xbc0
  41fb64:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  41fb68:	add	x4, x0, #0x7b8
  41fb6c:	mov	w3, #0xf27                 	// #3879
  41fb70:	mov	x2, x1
  41fb74:	ldr	w1, [sp, #124]
  41fb78:	mov	w0, w7
  41fb7c:	bl	40a790 <log_internal_realm@plt>
  41fb80:	b	41fcf4 <config_parse@plt+0x14b44>
  41fb84:	ldr	w0, [sp, #124]
  41fb88:	cmp	w0, #0x0
  41fb8c:	b	41fcf4 <config_parse@plt+0x14b44>
  41fb90:	ldr	x0, [sp, #40]
  41fb94:	bl	445490 <config_parse@plt+0x3a2e0>
  41fb98:	and	w1, w0, #0xff
  41fb9c:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  41fba0:	add	x0, x0, #0x2f8
  41fba4:	strb	w1, [x0]
  41fba8:	ldr	x0, [sp, #40]
  41fbac:	bl	4453a4 <config_parse@plt+0x3a1f4>
  41fbb0:	and	w1, w0, #0xff
  41fbb4:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  41fbb8:	add	x0, x0, #0x2b0
  41fbbc:	strb	w1, [x0]
  41fbc0:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  41fbc4:	add	x0, x0, #0x2e0
  41fbc8:	ldr	x0, [x0]
  41fbcc:	bl	40a290 <strv_free@plt>
  41fbd0:	ldr	x0, [sp, #40]
  41fbd4:	ldr	x1, [x0, #376]
  41fbd8:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  41fbdc:	add	x0, x0, #0x2e0
  41fbe0:	str	x1, [x0]
  41fbe4:	ldr	x0, [sp, #40]
  41fbe8:	str	xzr, [x0, #376]
  41fbec:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  41fbf0:	add	x0, x0, #0x2e8
  41fbf4:	ldr	x0, [x0]
  41fbf8:	bl	40a290 <strv_free@plt>
  41fbfc:	ldr	x0, [sp, #40]
  41fc00:	ldr	x1, [x0, #384]
  41fc04:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  41fc08:	add	x0, x0, #0x2e8
  41fc0c:	str	x1, [x0]
  41fc10:	ldr	x0, [sp, #40]
  41fc14:	str	xzr, [x0, #384]
  41fc18:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  41fc1c:	add	x0, x0, #0x2f0
  41fc20:	ldr	x0, [x0]
  41fc24:	bl	40a290 <strv_free@plt>
  41fc28:	ldr	x0, [sp, #40]
  41fc2c:	ldr	x1, [x0, #392]
  41fc30:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  41fc34:	add	x0, x0, #0x2f0
  41fc38:	str	x1, [x0]
  41fc3c:	ldr	x0, [sp, #40]
  41fc40:	str	xzr, [x0, #392]
  41fc44:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  41fc48:	add	x0, x0, #0x300
  41fc4c:	ldr	x0, [x0]
  41fc50:	bl	40a290 <strv_free@plt>
  41fc54:	ldr	x0, [sp, #40]
  41fc58:	ldr	x1, [x0, #400]
  41fc5c:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  41fc60:	add	x0, x0, #0x300
  41fc64:	str	x1, [x0]
  41fc68:	ldr	x0, [sp, #40]
  41fc6c:	str	xzr, [x0, #400]
  41fc70:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  41fc74:	add	x0, x0, #0x308
  41fc78:	ldr	x0, [x0]
  41fc7c:	bl	40ad70 <free@plt>
  41fc80:	ldr	x0, [sp, #40]
  41fc84:	ldr	x1, [x0, #360]
  41fc88:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  41fc8c:	add	x0, x0, #0x308
  41fc90:	str	x1, [x0]
  41fc94:	ldr	x0, [sp, #40]
  41fc98:	str	xzr, [x0, #360]
  41fc9c:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  41fca0:	add	x0, x0, #0x310
  41fca4:	ldr	x0, [x0]
  41fca8:	bl	40ad70 <free@plt>
  41fcac:	ldr	x0, [sp, #40]
  41fcb0:	ldr	x1, [x0, #368]
  41fcb4:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  41fcb8:	add	x0, x0, #0x310
  41fcbc:	str	x1, [x0]
  41fcc0:	ldr	x0, [sp, #40]
  41fcc4:	str	xzr, [x0, #368]
  41fcc8:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  41fccc:	add	x0, x0, #0x318
  41fcd0:	ldr	x0, [x0]
  41fcd4:	bl	40ad70 <free@plt>
  41fcd8:	ldr	x0, [sp, #40]
  41fcdc:	ldr	x1, [x0, #600]
  41fce0:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  41fce4:	add	x0, x0, #0x318
  41fce8:	str	x1, [x0]
  41fcec:	ldr	x0, [sp, #40]
  41fcf0:	str	xzr, [x0, #600]
  41fcf4:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  41fcf8:	add	x0, x0, #0x368
  41fcfc:	ldr	x0, [x0]
  41fd00:	and	x0, x0, #0x100
  41fd04:	cmp	x0, #0x0
  41fd08:	b.ne	41fde0 <config_parse@plt+0x14c30>  // b.any
  41fd0c:	ldr	x0, [sp, #40]
  41fd10:	ldr	x0, [x0, #408]
  41fd14:	cmp	x0, #0x0
  41fd18:	b.eq	41fde0 <config_parse@plt+0x14c30>  // b.none
  41fd1c:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  41fd20:	add	x0, x0, #0x5c
  41fd24:	ldr	w0, [x0]
  41fd28:	cmp	w0, #0x0
  41fd2c:	b.ne	41fdac <config_parse@plt+0x14bfc>  // b.any
  41fd30:	mov	w0, #0x4                   	// #4
  41fd34:	str	w0, [sp, #132]
  41fd38:	str	wzr, [sp, #136]
  41fd3c:	str	wzr, [sp, #140]
  41fd40:	ldr	w0, [sp, #140]
  41fd44:	bl	40b180 <log_get_max_level_realm@plt>
  41fd48:	mov	w1, w0
  41fd4c:	ldr	w0, [sp, #132]
  41fd50:	and	w0, w0, #0x7
  41fd54:	cmp	w1, w0
  41fd58:	b.lt	41fda0 <config_parse@plt+0x14bf0>  // b.tstop
  41fd5c:	ldr	w0, [sp, #140]
  41fd60:	lsl	w1, w0, #10
  41fd64:	ldr	w0, [sp, #132]
  41fd68:	orr	w7, w1, w0
  41fd6c:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  41fd70:	add	x1, x0, #0xbab
  41fd74:	ldr	x6, [sp, #32]
  41fd78:	adrp	x0, 44f000 <config_parse@plt+0x43e50>
  41fd7c:	add	x5, x0, #0xbf8
  41fd80:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  41fd84:	add	x4, x0, #0x7b8
  41fd88:	mov	w3, #0xf3c                 	// #3900
  41fd8c:	mov	x2, x1
  41fd90:	ldr	w1, [sp, #136]
  41fd94:	mov	w0, w7
  41fd98:	bl	40a790 <log_internal_realm@plt>
  41fd9c:	b	41fde0 <config_parse@plt+0x14c30>
  41fda0:	ldr	w0, [sp, #136]
  41fda4:	cmp	w0, #0x0
  41fda8:	b	41fde0 <config_parse@plt+0x14c30>
  41fdac:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  41fdb0:	add	x0, x0, #0x340
  41fdb4:	ldr	x0, [x0]
  41fdb8:	bl	42c58c <config_parse@plt+0x213dc>
  41fdbc:	ldr	x0, [sp, #40]
  41fdc0:	ldr	x0, [x0, #408]
  41fdc4:	str	x0, [sp, #296]
  41fdc8:	ldr	x0, [sp, #40]
  41fdcc:	str	xzr, [x0, #408]
  41fdd0:	ldr	x1, [sp, #296]
  41fdd4:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  41fdd8:	add	x0, x0, #0x340
  41fddc:	str	x1, [x0]
  41fde0:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  41fde4:	add	x0, x0, #0x368
  41fde8:	ldr	x0, [x0]
  41fdec:	and	x0, x0, #0x2000
  41fdf0:	cmp	x0, #0x0
  41fdf4:	b.ne	41fef4 <config_parse@plt+0x14d44>  // b.any
  41fdf8:	ldr	x0, [sp, #40]
  41fdfc:	ldr	w0, [x0, #104]
  41fe00:	cmn	w0, #0x1
  41fe04:	b.eq	41fef4 <config_parse@plt+0x14d44>  // b.none
  41fe08:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  41fe0c:	add	x0, x0, #0x5c
  41fe10:	ldr	w0, [x0]
  41fe14:	cmp	w0, #0x0
  41fe18:	b.ne	41fe98 <config_parse@plt+0x14ce8>  // b.any
  41fe1c:	mov	w0, #0x4                   	// #4
  41fe20:	str	w0, [sp, #144]
  41fe24:	str	wzr, [sp, #148]
  41fe28:	str	wzr, [sp, #152]
  41fe2c:	ldr	w0, [sp, #152]
  41fe30:	bl	40b180 <log_get_max_level_realm@plt>
  41fe34:	mov	w1, w0
  41fe38:	ldr	w0, [sp, #144]
  41fe3c:	and	w0, w0, #0x7
  41fe40:	cmp	w1, w0
  41fe44:	b.lt	41fe8c <config_parse@plt+0x14cdc>  // b.tstop
  41fe48:	ldr	w0, [sp, #152]
  41fe4c:	lsl	w1, w0, #10
  41fe50:	ldr	w0, [sp, #144]
  41fe54:	orr	w7, w1, w0
  41fe58:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  41fe5c:	add	x1, x0, #0xbab
  41fe60:	ldr	x6, [sp, #32]
  41fe64:	adrp	x0, 44f000 <config_parse@plt+0x43e50>
  41fe68:	add	x5, x0, #0xc28
  41fe6c:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  41fe70:	add	x4, x0, #0x7b8
  41fe74:	mov	w3, #0xf47                 	// #3911
  41fe78:	mov	x2, x1
  41fe7c:	ldr	w1, [sp, #148]
  41fe80:	mov	w0, w7
  41fe84:	bl	40a790 <log_internal_realm@plt>
  41fe88:	b	41fef4 <config_parse@plt+0x14d44>
  41fe8c:	ldr	w0, [sp, #148]
  41fe90:	cmp	w0, #0x0
  41fe94:	b	41fef4 <config_parse@plt+0x14d44>
  41fe98:	ldr	x0, [sp, #40]
  41fe9c:	ldr	w1, [x0, #104]
  41fea0:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  41fea4:	add	x0, x0, #0x358
  41fea8:	str	w1, [x0]
  41feac:	ldr	x0, [sp, #40]
  41feb0:	ldr	w1, [x0, #108]
  41feb4:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  41feb8:	add	x0, x0, #0x50
  41febc:	str	w1, [x0]
  41fec0:	ldr	x0, [sp, #40]
  41fec4:	ldr	w1, [x0, #112]
  41fec8:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  41fecc:	add	x0, x0, #0x54
  41fed0:	str	w1, [x0]
  41fed4:	ldr	x0, [sp, #40]
  41fed8:	ldr	w0, [x0, #344]
  41fedc:	cmp	w0, #0x0
  41fee0:	cset	w0, ne  // ne = any
  41fee4:	and	w1, w0, #0xff
  41fee8:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  41feec:	add	x0, x0, #0x35c
  41fef0:	strb	w1, [x0]
  41fef4:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  41fef8:	add	x0, x0, #0x368
  41fefc:	ldr	x0, [x0]
  41ff00:	and	x0, x0, #0x4000
  41ff04:	cmp	x0, #0x0
  41ff08:	b.ne	41ff20 <config_parse@plt+0x14d70>  // b.any
  41ff0c:	ldr	x0, [sp, #40]
  41ff10:	ldrb	w1, [x0, #116]
  41ff14:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  41ff18:	add	x0, x0, #0x378
  41ff1c:	strb	w1, [x0]
  41ff20:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  41ff24:	add	x0, x0, #0x368
  41ff28:	ldr	x0, [x0]
  41ff2c:	and	x0, x0, #0x10000
  41ff30:	cmp	x0, #0x0
  41ff34:	b.ne	420040 <config_parse@plt+0x14e90>  // b.any
  41ff38:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  41ff3c:	add	x0, x0, #0x5c
  41ff40:	ldr	w0, [x0]
  41ff44:	cmp	w0, #0x0
  41ff48:	b.ne	41ffe8 <config_parse@plt+0x14e38>  // b.any
  41ff4c:	ldr	x0, [sp, #40]
  41ff50:	ldr	x0, [x0, #120]
  41ff54:	bl	40bd14 <config_parse@plt+0xb64>
  41ff58:	and	w0, w0, #0xff
  41ff5c:	eor	w0, w0, #0x1
  41ff60:	and	w0, w0, #0xff
  41ff64:	cmp	w0, #0x0
  41ff68:	b.eq	41ffe8 <config_parse@plt+0x14e38>  // b.none
  41ff6c:	mov	w0, #0x4                   	// #4
  41ff70:	str	w0, [sp, #156]
  41ff74:	str	wzr, [sp, #160]
  41ff78:	str	wzr, [sp, #164]
  41ff7c:	ldr	w0, [sp, #164]
  41ff80:	bl	40b180 <log_get_max_level_realm@plt>
  41ff84:	mov	w1, w0
  41ff88:	ldr	w0, [sp, #156]
  41ff8c:	and	w0, w0, #0x7
  41ff90:	cmp	w1, w0
  41ff94:	b.lt	41ffdc <config_parse@plt+0x14e2c>  // b.tstop
  41ff98:	ldr	w0, [sp, #164]
  41ff9c:	lsl	w1, w0, #10
  41ffa0:	ldr	w0, [sp, #156]
  41ffa4:	orr	w7, w1, w0
  41ffa8:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  41ffac:	add	x1, x0, #0xbab
  41ffb0:	ldr	x6, [sp, #32]
  41ffb4:	adrp	x0, 44f000 <config_parse@plt+0x43e50>
  41ffb8:	add	x5, x0, #0xc78
  41ffbc:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  41ffc0:	add	x4, x0, #0x7b8
  41ffc4:	mov	w3, #0xf56                 	// #3926
  41ffc8:	mov	x2, x1
  41ffcc:	ldr	w1, [sp, #160]
  41ffd0:	mov	w0, w7
  41ffd4:	bl	40a790 <log_internal_realm@plt>
  41ffd8:	b	420040 <config_parse@plt+0x14e90>
  41ffdc:	ldr	w0, [sp, #160]
  41ffe0:	cmp	w0, #0x0
  41ffe4:	b	420040 <config_parse@plt+0x14e90>
  41ffe8:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  41ffec:	add	x0, x0, #0x390
  41fff0:	ldr	x0, [x0]
  41fff4:	bl	40a290 <strv_free@plt>
  41fff8:	ldr	x0, [sp, #40]
  41fffc:	ldr	x1, [x0, #120]
  420000:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  420004:	add	x0, x0, #0x390
  420008:	str	x1, [x0]
  42000c:	ldr	x0, [sp, #40]
  420010:	str	xzr, [x0, #120]
  420014:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  420018:	add	x0, x0, #0x398
  42001c:	ldr	x0, [x0]
  420020:	bl	40a290 <strv_free@plt>
  420024:	ldr	x0, [sp, #40]
  420028:	ldr	x1, [x0, #128]
  42002c:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  420030:	add	x0, x0, #0x398
  420034:	str	x1, [x0]
  420038:	ldr	x0, [sp, #40]
  42003c:	str	xzr, [x0, #128]
  420040:	str	wzr, [sp, #56]
  420044:	b	420198 <config_parse@plt+0x14fe8>
  420048:	ldr	w0, [sp, #56]
  42004c:	mov	x1, #0x40000000            	// #1073741824
  420050:	lsl	x1, x1, x0
  420054:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  420058:	add	x0, x0, #0x368
  42005c:	ldr	x0, [x0]
  420060:	and	x0, x1, x0
  420064:	cmp	x0, #0x0
  420068:	b.ne	420180 <config_parse@plt+0x14fd0>  // b.any
  42006c:	ldr	x1, [sp, #40]
  420070:	ldrsw	x0, [sp, #56]
  420074:	add	x0, x0, #0x10
  420078:	lsl	x0, x0, #3
  42007c:	add	x0, x1, x0
  420080:	ldr	x0, [x0, #8]
  420084:	cmp	x0, #0x0
  420088:	b.eq	420188 <config_parse@plt+0x14fd8>  // b.none
  42008c:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  420090:	add	x0, x0, #0x5c
  420094:	ldr	w0, [x0]
  420098:	cmp	w0, #0x0
  42009c:	b.ne	420128 <config_parse@plt+0x14f78>  // b.any
  4200a0:	mov	w0, #0x4                   	// #4
  4200a4:	str	w0, [sp, #252]
  4200a8:	str	wzr, [sp, #256]
  4200ac:	str	wzr, [sp, #260]
  4200b0:	ldr	w0, [sp, #260]
  4200b4:	bl	40b180 <log_get_max_level_realm@plt>
  4200b8:	mov	w1, w0
  4200bc:	ldr	w0, [sp, #252]
  4200c0:	and	w0, w0, #0x7
  4200c4:	cmp	w1, w0
  4200c8:	b.lt	42011c <config_parse@plt+0x14f6c>  // b.tstop
  4200cc:	ldr	w0, [sp, #260]
  4200d0:	lsl	w1, w0, #10
  4200d4:	ldr	w0, [sp, #252]
  4200d8:	orr	w19, w1, w0
  4200dc:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  4200e0:	add	x20, x0, #0xbab
  4200e4:	ldr	w0, [sp, #56]
  4200e8:	bl	409990 <rlimit_to_string@plt>
  4200ec:	ldr	x7, [sp, #32]
  4200f0:	mov	x6, x0
  4200f4:	adrp	x0, 44f000 <config_parse@plt+0x43e50>
  4200f8:	add	x5, x0, #0xcb8
  4200fc:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  420100:	add	x4, x0, #0x7b8
  420104:	mov	w3, #0xf6e                 	// #3950
  420108:	mov	x2, x20
  42010c:	ldr	w1, [sp, #256]
  420110:	mov	w0, w19
  420114:	bl	40a790 <log_internal_realm@plt>
  420118:	b	42018c <config_parse@plt+0x14fdc>
  42011c:	ldr	w0, [sp, #256]
  420120:	cmp	w0, #0x0
  420124:	b	42018c <config_parse@plt+0x14fdc>
  420128:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  42012c:	add	x0, x0, #0x3a0
  420130:	ldrsw	x1, [sp, #56]
  420134:	ldr	x0, [x0, x1, lsl #3]
  420138:	bl	40ad70 <free@plt>
  42013c:	ldr	x1, [sp, #40]
  420140:	ldrsw	x0, [sp, #56]
  420144:	add	x0, x0, #0x10
  420148:	lsl	x0, x0, #3
  42014c:	add	x0, x1, x0
  420150:	ldr	x2, [x0, #8]
  420154:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  420158:	add	x0, x0, #0x3a0
  42015c:	ldrsw	x1, [sp, #56]
  420160:	str	x2, [x0, x1, lsl #3]
  420164:	ldr	x1, [sp, #40]
  420168:	ldrsw	x0, [sp, #56]
  42016c:	add	x0, x0, #0x10
  420170:	lsl	x0, x0, #3
  420174:	add	x0, x1, x0
  420178:	str	xzr, [x0, #8]
  42017c:	b	42018c <config_parse@plt+0x14fdc>
  420180:	nop
  420184:	b	42018c <config_parse@plt+0x14fdc>
  420188:	nop
  42018c:	ldr	w0, [sp, #56]
  420190:	add	w0, w0, #0x1
  420194:	str	w0, [sp, #56]
  420198:	ldr	w0, [sp, #56]
  42019c:	cmp	w0, #0xf
  4201a0:	b.le	420048 <config_parse@plt+0x14e98>
  4201a4:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  4201a8:	add	x0, x0, #0x368
  4201ac:	ldr	x0, [x0]
  4201b0:	and	x0, x0, #0x20000
  4201b4:	cmp	x0, #0x0
  4201b8:	b.ne	4201f8 <config_parse@plt+0x15048>  // b.any
  4201bc:	ldr	x0, [sp, #40]
  4201c0:	ldr	x0, [x0, #264]
  4201c4:	cmp	x0, #0x0
  4201c8:	b.eq	4201f8 <config_parse@plt+0x15048>  // b.none
  4201cc:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  4201d0:	add	x0, x0, #0x290
  4201d4:	ldr	x0, [x0]
  4201d8:	bl	40ad70 <free@plt>
  4201dc:	ldr	x0, [sp, #40]
  4201e0:	ldr	x1, [x0, #264]
  4201e4:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  4201e8:	add	x0, x0, #0x290
  4201ec:	str	x1, [x0]
  4201f0:	ldr	x0, [sp, #40]
  4201f4:	str	xzr, [x0, #264]
  4201f8:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  4201fc:	add	x0, x0, #0x368
  420200:	ldr	x0, [x0]
  420204:	and	x0, x0, #0x40000
  420208:	cmp	x0, #0x0
  42020c:	b.ne	420240 <config_parse@plt+0x15090>  // b.any
  420210:	ldr	x0, [sp, #40]
  420214:	ldr	w0, [x0, #272]
  420218:	cmp	w0, #0x0
  42021c:	b.lt	420240 <config_parse@plt+0x15090>  // b.tstop
  420220:	ldr	x0, [sp, #40]
  420224:	ldr	w0, [x0, #272]
  420228:	cmp	w0, #0x0
  42022c:	cset	w0, ne  // ne = any
  420230:	and	w1, w0, #0xff
  420234:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  420238:	add	x0, x0, #0x420
  42023c:	strb	w1, [x0]
  420240:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  420244:	add	x0, x0, #0x368
  420248:	ldr	x0, [x0]
  42024c:	and	x0, x0, #0x80000
  420250:	cmp	x0, #0x0
  420254:	b.ne	42031c <config_parse@plt+0x1516c>  // b.any
  420258:	ldr	x0, [sp, #40]
  42025c:	ldrb	w0, [x0, #280]
  420260:	cmp	w0, #0x0
  420264:	b.eq	42031c <config_parse@plt+0x1516c>  // b.none
  420268:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  42026c:	add	x0, x0, #0x5c
  420270:	ldr	w0, [x0]
  420274:	cmp	w0, #0x0
  420278:	b.ne	4202f8 <config_parse@plt+0x15148>  // b.any
  42027c:	mov	w0, #0x4                   	// #4
  420280:	str	w0, [sp, #168]
  420284:	str	wzr, [sp, #172]
  420288:	str	wzr, [sp, #176]
  42028c:	ldr	w0, [sp, #176]
  420290:	bl	40b180 <log_get_max_level_realm@plt>
  420294:	mov	w1, w0
  420298:	ldr	w0, [sp, #168]
  42029c:	and	w0, w0, #0x7
  4202a0:	cmp	w1, w0
  4202a4:	b.lt	4202ec <config_parse@plt+0x1513c>  // b.tstop
  4202a8:	ldr	w0, [sp, #176]
  4202ac:	lsl	w1, w0, #10
  4202b0:	ldr	w0, [sp, #168]
  4202b4:	orr	w7, w1, w0
  4202b8:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  4202bc:	add	x1, x0, #0xbab
  4202c0:	ldr	x6, [sp, #32]
  4202c4:	adrp	x0, 44f000 <config_parse@plt+0x43e50>
  4202c8:	add	x5, x0, #0xcf0
  4202cc:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  4202d0:	add	x4, x0, #0x7b8
  4202d4:	mov	w3, #0xf81                 	// #3969
  4202d8:	mov	x2, x1
  4202dc:	ldr	w1, [sp, #172]
  4202e0:	mov	w0, w7
  4202e4:	bl	40a790 <log_internal_realm@plt>
  4202e8:	b	42031c <config_parse@plt+0x1516c>
  4202ec:	ldr	w0, [sp, #172]
  4202f0:	cmp	w0, #0x0
  4202f4:	b	42031c <config_parse@plt+0x1516c>
  4202f8:	ldr	x0, [sp, #40]
  4202fc:	ldr	w1, [x0, #276]
  420300:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  420304:	add	x0, x0, #0x424
  420308:	str	w1, [x0]
  42030c:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  420310:	add	x0, x0, #0x428
  420314:	mov	w1, #0x1                   	// #1
  420318:	strb	w1, [x0]
  42031c:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  420320:	add	x0, x0, #0x368
  420324:	ldr	x0, [x0]
  420328:	and	x0, x0, #0x100000
  42032c:	cmp	x0, #0x0
  420330:	b.ne	4203fc <config_parse@plt+0x1524c>  // b.any
  420334:	ldr	x0, [sp, #40]
  420338:	ldr	x0, [x0, #288]
  42033c:	cmp	x0, #0x0
  420340:	b.eq	4203fc <config_parse@plt+0x1524c>  // b.none
  420344:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  420348:	add	x0, x0, #0x5c
  42034c:	ldr	w0, [x0]
  420350:	cmp	w0, #0x0
  420354:	b.ne	4203d4 <config_parse@plt+0x15224>  // b.any
  420358:	mov	w0, #0x4                   	// #4
  42035c:	str	w0, [sp, #180]
  420360:	str	wzr, [sp, #184]
  420364:	str	wzr, [sp, #188]
  420368:	ldr	w0, [sp, #188]
  42036c:	bl	40b180 <log_get_max_level_realm@plt>
  420370:	mov	w1, w0
  420374:	ldr	w0, [sp, #180]
  420378:	and	w0, w0, #0x7
  42037c:	cmp	w1, w0
  420380:	b.lt	4203c8 <config_parse@plt+0x15218>  // b.tstop
  420384:	ldr	w0, [sp, #188]
  420388:	lsl	w1, w0, #10
  42038c:	ldr	w0, [sp, #180]
  420390:	orr	w7, w1, w0
  420394:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  420398:	add	x1, x0, #0xbab
  42039c:	ldr	x6, [sp, #32]
  4203a0:	adrp	x0, 44f000 <config_parse@plt+0x43e50>
  4203a4:	add	x5, x0, #0xd30
  4203a8:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  4203ac:	add	x4, x0, #0x7b8
  4203b0:	mov	w3, #0xf8c                 	// #3980
  4203b4:	mov	x2, x1
  4203b8:	ldr	w1, [sp, #184]
  4203bc:	mov	w0, w7
  4203c0:	bl	40a790 <log_internal_realm@plt>
  4203c4:	b	4203fc <config_parse@plt+0x1524c>
  4203c8:	ldr	w0, [sp, #184]
  4203cc:	cmp	w0, #0x0
  4203d0:	b	4203fc <config_parse@plt+0x1524c>
  4203d4:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  4203d8:	add	x0, x0, #0x430
  4203dc:	bl	40ba0c <config_parse@plt+0x85c>
  4203e0:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  4203e4:	add	x2, x0, #0x430
  4203e8:	ldr	x0, [sp, #40]
  4203ec:	ldp	x0, x1, [x0, #288]
  4203f0:	stp	x0, x1, [x2]
  4203f4:	ldr	x0, [sp, #40]
  4203f8:	stp	xzr, xzr, [x0, #288]
  4203fc:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  420400:	add	x0, x0, #0x368
  420404:	ldr	x0, [x0]
  420408:	and	x0, x0, #0x200000
  42040c:	cmp	x0, #0x0
  420410:	b.ne	420438 <config_parse@plt+0x15288>  // b.any
  420414:	ldr	x0, [sp, #40]
  420418:	ldr	w0, [x0, #304]
  42041c:	cmn	w0, #0x1
  420420:	b.eq	420438 <config_parse@plt+0x15288>  // b.none
  420424:	ldr	x0, [sp, #40]
  420428:	ldr	w1, [x0, #304]
  42042c:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  420430:	add	x0, x0, #0x7c
  420434:	str	w1, [x0]
  420438:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  42043c:	add	x0, x0, #0x368
  420440:	ldr	x0, [x0]
  420444:	and	x0, x0, #0x400000
  420448:	cmp	x0, #0x0
  42044c:	b.ne	420518 <config_parse@plt+0x15368>  // b.any
  420450:	ldr	x0, [sp, #40]
  420454:	ldr	w0, [x0, #308]
  420458:	cmn	w0, #0x1
  42045c:	b.eq	420518 <config_parse@plt+0x15368>  // b.none
  420460:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  420464:	add	x0, x0, #0x5c
  420468:	ldr	w0, [x0]
  42046c:	cmp	w0, #0x0
  420470:	b.ne	4204f0 <config_parse@plt+0x15340>  // b.any
  420474:	mov	w0, #0x4                   	// #4
  420478:	str	w0, [sp, #192]
  42047c:	str	wzr, [sp, #196]
  420480:	str	wzr, [sp, #200]
  420484:	ldr	w0, [sp, #200]
  420488:	bl	40b180 <log_get_max_level_realm@plt>
  42048c:	mov	w1, w0
  420490:	ldr	w0, [sp, #192]
  420494:	and	w0, w0, #0x7
  420498:	cmp	w1, w0
  42049c:	b.lt	4204e4 <config_parse@plt+0x15334>  // b.tstop
  4204a0:	ldr	w0, [sp, #200]
  4204a4:	lsl	w1, w0, #10
  4204a8:	ldr	w0, [sp, #192]
  4204ac:	orr	w7, w1, w0
  4204b0:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  4204b4:	add	x1, x0, #0xbab
  4204b8:	ldr	x6, [sp, #32]
  4204bc:	adrp	x0, 44f000 <config_parse@plt+0x43e50>
  4204c0:	add	x5, x0, #0xd70
  4204c4:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  4204c8:	add	x4, x0, #0x7b8
  4204cc:	mov	w3, #0xf9c                 	// #3996
  4204d0:	mov	x2, x1
  4204d4:	ldr	w1, [sp, #196]
  4204d8:	mov	w0, w7
  4204dc:	bl	40a790 <log_internal_realm@plt>
  4204e0:	b	420518 <config_parse@plt+0x15368>
  4204e4:	ldr	w0, [sp, #196]
  4204e8:	cmp	w0, #0x0
  4204ec:	b	420518 <config_parse@plt+0x15368>
  4204f0:	ldr	x0, [sp, #40]
  4204f4:	ldr	w1, [x0, #308]
  4204f8:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  4204fc:	add	x0, x0, #0x8
  420500:	str	w1, [x0]
  420504:	ldr	x0, [sp, #40]
  420508:	ldrb	w1, [x0, #312]
  42050c:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  420510:	add	x0, x0, #0x2b9
  420514:	strb	w1, [x0]
  420518:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  42051c:	add	x0, x0, #0x368
  420520:	ldr	x0, [x0]
  420524:	and	x0, x0, #0x800000
  420528:	cmp	x0, #0x0
  42052c:	b.ne	420554 <config_parse@plt+0x153a4>  // b.any
  420530:	ldr	x0, [sp, #40]
  420534:	ldr	w0, [x0, #316]
  420538:	cmn	w0, #0x1
  42053c:	b.eq	420554 <config_parse@plt+0x153a4>  // b.none
  420540:	ldr	x0, [sp, #40]
  420544:	ldr	w1, [x0, #316]
  420548:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  42054c:	add	x0, x0, #0x80
  420550:	str	w1, [x0]
  420554:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  420558:	add	x0, x0, #0x368
  42055c:	ldr	x0, [x0]
  420560:	and	x0, x0, #0x2000000
  420564:	cmp	x0, #0x0
  420568:	b.ne	420638 <config_parse@plt+0x15488>  // b.any
  42056c:	ldr	x0, [sp, #40]
  420570:	ldr	x0, [x0, #480]
  420574:	cmp	x0, #0x0
  420578:	b.eq	420638 <config_parse@plt+0x15488>  // b.none
  42057c:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  420580:	add	x0, x0, #0x5c
  420584:	ldr	w0, [x0]
  420588:	cmp	w0, #0x0
  42058c:	b.ne	42060c <config_parse@plt+0x1545c>  // b.any
  420590:	mov	w0, #0x4                   	// #4
  420594:	str	w0, [sp, #204]
  420598:	str	wzr, [sp, #208]
  42059c:	str	wzr, [sp, #212]
  4205a0:	ldr	w0, [sp, #212]
  4205a4:	bl	40b180 <log_get_max_level_realm@plt>
  4205a8:	mov	w1, w0
  4205ac:	ldr	w0, [sp, #204]
  4205b0:	and	w0, w0, #0x7
  4205b4:	cmp	w1, w0
  4205b8:	b.lt	420600 <config_parse@plt+0x15450>  // b.tstop
  4205bc:	ldr	w0, [sp, #212]
  4205c0:	lsl	w1, w0, #10
  4205c4:	ldr	w0, [sp, #204]
  4205c8:	orr	w7, w1, w0
  4205cc:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  4205d0:	add	x1, x0, #0xbab
  4205d4:	ldr	x6, [sp, #32]
  4205d8:	adrp	x0, 44f000 <config_parse@plt+0x43e50>
  4205dc:	add	x5, x0, #0xdb0
  4205e0:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  4205e4:	add	x4, x0, #0x7b8
  4205e8:	mov	w3, #0xfab                 	// #4011
  4205ec:	mov	x2, x1
  4205f0:	ldr	w1, [sp, #208]
  4205f4:	mov	w0, w7
  4205f8:	bl	40a790 <log_internal_realm@plt>
  4205fc:	b	420638 <config_parse@plt+0x15488>
  420600:	ldr	w0, [sp, #208]
  420604:	cmp	w0, #0x0
  420608:	b	420638 <config_parse@plt+0x15488>
  42060c:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  420610:	add	x0, x0, #0x2a8
  420614:	ldr	x0, [x0]
  420618:	bl	40ad70 <free@plt>
  42061c:	ldr	x0, [sp, #40]
  420620:	ldr	x1, [x0, #480]
  420624:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  420628:	add	x0, x0, #0x2a8
  42062c:	str	x1, [x0]
  420630:	ldr	x0, [sp, #40]
  420634:	str	xzr, [x0, #480]
  420638:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  42063c:	add	x0, x0, #0x368
  420640:	ldr	x0, [x0]
  420644:	and	x0, x0, #0x8000000
  420648:	cmp	x0, #0x0
  42064c:	b.ne	420710 <config_parse@plt+0x15560>  // b.any
  420650:	ldr	x0, [sp, #40]
  420654:	ldr	w0, [x0, #608]
  420658:	cmp	w0, #0x0
  42065c:	b.lt	420710 <config_parse@plt+0x15560>  // b.tstop
  420660:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  420664:	add	x0, x0, #0x5c
  420668:	ldr	w0, [x0]
  42066c:	cmp	w0, #0x0
  420670:	b.ne	4206f0 <config_parse@plt+0x15540>  // b.any
  420674:	mov	w0, #0x4                   	// #4
  420678:	str	w0, [sp, #216]
  42067c:	str	wzr, [sp, #220]
  420680:	str	wzr, [sp, #224]
  420684:	ldr	w0, [sp, #224]
  420688:	bl	40b180 <log_get_max_level_realm@plt>
  42068c:	mov	w1, w0
  420690:	ldr	w0, [sp, #216]
  420694:	and	w0, w0, #0x7
  420698:	cmp	w1, w0
  42069c:	b.lt	4206e4 <config_parse@plt+0x15534>  // b.tstop
  4206a0:	ldr	w0, [sp, #224]
  4206a4:	lsl	w1, w0, #10
  4206a8:	ldr	w0, [sp, #216]
  4206ac:	orr	w7, w1, w0
  4206b0:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  4206b4:	add	x1, x0, #0xbab
  4206b8:	ldr	x6, [sp, #32]
  4206bc:	adrp	x0, 44f000 <config_parse@plt+0x43e50>
  4206c0:	add	x5, x0, #0xde8
  4206c4:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  4206c8:	add	x4, x0, #0x7b8
  4206cc:	mov	w3, #0xfb4                 	// #4020
  4206d0:	mov	x2, x1
  4206d4:	ldr	w1, [sp, #220]
  4206d8:	mov	w0, w7
  4206dc:	bl	40a790 <log_internal_realm@plt>
  4206e0:	b	420710 <config_parse@plt+0x15560>
  4206e4:	ldr	w0, [sp, #220]
  4206e8:	cmp	w0, #0x0
  4206ec:	b	420710 <config_parse@plt+0x15560>
  4206f0:	ldr	x0, [sp, #40]
  4206f4:	ldr	w0, [x0, #608]
  4206f8:	cmp	w0, #0x0
  4206fc:	cset	w0, ne  // ne = any
  420700:	and	w1, w0, #0xff
  420704:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  420708:	add	x0, x0, #0x68
  42070c:	strb	w1, [x0]
  420710:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  420714:	add	x0, x0, #0x368
  420718:	ldr	x0, [x0]
  42071c:	and	x0, x0, #0x10000000
  420720:	cmp	x0, #0x0
  420724:	b.ne	4207dc <config_parse@plt+0x1562c>  // b.any
  420728:	ldr	x0, [sp, #40]
  42072c:	ldr	x0, [x0, #592]
  420730:	cmn	x0, #0x1
  420734:	b.eq	4207dc <config_parse@plt+0x1562c>  // b.none
  420738:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  42073c:	add	x0, x0, #0x5c
  420740:	ldr	w0, [x0]
  420744:	cmp	w0, #0x0
  420748:	b.ne	4207c8 <config_parse@plt+0x15618>  // b.any
  42074c:	mov	w0, #0x4                   	// #4
  420750:	str	w0, [sp, #228]
  420754:	str	wzr, [sp, #232]
  420758:	str	wzr, [sp, #236]
  42075c:	ldr	w0, [sp, #236]
  420760:	bl	40b180 <log_get_max_level_realm@plt>
  420764:	mov	w1, w0
  420768:	ldr	w0, [sp, #228]
  42076c:	and	w0, w0, #0x7
  420770:	cmp	w1, w0
  420774:	b.lt	4207bc <config_parse@plt+0x1560c>  // b.tstop
  420778:	ldr	w0, [sp, #236]
  42077c:	lsl	w1, w0, #10
  420780:	ldr	w0, [sp, #228]
  420784:	orr	w7, w1, w0
  420788:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  42078c:	add	x1, x0, #0xbab
  420790:	ldr	x6, [sp, #32]
  420794:	adrp	x0, 44f000 <config_parse@plt+0x43e50>
  420798:	add	x5, x0, #0xe28
  42079c:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  4207a0:	add	x4, x0, #0x7b8
  4207a4:	mov	w3, #0xfbd                 	// #4029
  4207a8:	mov	x2, x1
  4207ac:	ldr	w1, [sp, #232]
  4207b0:	mov	w0, w7
  4207b4:	bl	40a790 <log_internal_realm@plt>
  4207b8:	b	4207dc <config_parse@plt+0x1562c>
  4207bc:	ldr	w0, [sp, #232]
  4207c0:	cmp	w0, #0x0
  4207c4:	b	4207dc <config_parse@plt+0x1562c>
  4207c8:	ldr	x0, [sp, #40]
  4207cc:	ldr	x1, [x0, #592]
  4207d0:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  4207d4:	add	x0, x0, #0x70
  4207d8:	str	x1, [x0]
  4207dc:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  4207e0:	add	x0, x0, #0x368
  4207e4:	ldr	x0, [x0]
  4207e8:	and	x0, x0, #0x20000000
  4207ec:	cmp	x0, #0x0
  4207f0:	b.ne	4208a8 <config_parse@plt+0x156f8>  // b.any
  4207f4:	ldr	x0, [sp, #40]
  4207f8:	ldr	w0, [x0, #568]
  4207fc:	cmp	w0, #0x0
  420800:	b.lt	4208a8 <config_parse@plt+0x156f8>  // b.tstop
  420804:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  420808:	add	x0, x0, #0x5c
  42080c:	ldr	w0, [x0]
  420810:	cmp	w0, #0x0
  420814:	b.ne	420894 <config_parse@plt+0x156e4>  // b.any
  420818:	mov	w0, #0x4                   	// #4
  42081c:	str	w0, [sp, #240]
  420820:	str	wzr, [sp, #244]
  420824:	str	wzr, [sp, #248]
  420828:	ldr	w0, [sp, #248]
  42082c:	bl	40b180 <log_get_max_level_realm@plt>
  420830:	mov	w1, w0
  420834:	ldr	w0, [sp, #240]
  420838:	and	w0, w0, #0x7
  42083c:	cmp	w1, w0
  420840:	b.lt	420888 <config_parse@plt+0x156d8>  // b.tstop
  420844:	ldr	w0, [sp, #248]
  420848:	lsl	w1, w0, #10
  42084c:	ldr	w0, [sp, #240]
  420850:	orr	w7, w1, w0
  420854:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  420858:	add	x1, x0, #0xbab
  42085c:	ldr	x6, [sp, #32]
  420860:	adrp	x0, 44f000 <config_parse@plt+0x43e50>
  420864:	add	x5, x0, #0xe60
  420868:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  42086c:	add	x4, x0, #0x7b8
  420870:	mov	w3, #0xfc6                 	// #4038
  420874:	mov	x2, x1
  420878:	ldr	w1, [sp, #244]
  42087c:	mov	w0, w7
  420880:	bl	40a790 <log_internal_realm@plt>
  420884:	b	4208a8 <config_parse@plt+0x156f8>
  420888:	ldr	w0, [sp, #244]
  42088c:	cmp	w0, #0x0
  420890:	b	4208a8 <config_parse@plt+0x156f8>
  420894:	ldr	x0, [sp, #40]
  420898:	ldr	w1, [x0, #568]
  42089c:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  4208a0:	add	x0, x0, #0x8c
  4208a4:	str	w1, [x0]
  4208a8:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  4208ac:	add	x0, x0, #0x350
  4208b0:	ldr	x0, [x0]
  4208b4:	bl	409840 <sd_bus_message_unref@plt>
  4208b8:	ldr	x0, [sp, #40]
  4208bc:	ldr	x0, [x0, #488]
  4208c0:	str	x0, [sp, #304]
  4208c4:	ldr	x0, [sp, #40]
  4208c8:	str	xzr, [x0, #488]
  4208cc:	ldr	x1, [sp, #304]
  4208d0:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  4208d4:	add	x0, x0, #0x350
  4208d8:	str	x1, [x0]
  4208dc:	ldr	x0, [sp, #40]
  4208e0:	ldr	w1, [x0, #560]
  4208e4:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  4208e8:	add	x0, x0, #0x84
  4208ec:	str	w1, [x0]
  4208f0:	ldr	x0, [sp, #40]
  4208f4:	ldr	w1, [x0, #564]
  4208f8:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  4208fc:	add	x0, x0, #0x88
  420900:	str	w1, [x0]
  420904:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  420908:	add	x0, x0, #0x440
  42090c:	ldr	x2, [x0]
  420910:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  420914:	add	x0, x0, #0x448
  420918:	ldr	x0, [x0]
  42091c:	mov	x1, x0
  420920:	mov	x0, x2
  420924:	bl	44515c <config_parse@plt+0x39fac>
  420928:	ldr	x0, [sp, #40]
  42092c:	ldr	x0, [x0, #576]
  420930:	str	x0, [sp, #312]
  420934:	ldr	x0, [sp, #40]
  420938:	str	xzr, [x0, #576]
  42093c:	ldr	x1, [sp, #312]
  420940:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  420944:	add	x0, x0, #0x440
  420948:	str	x1, [x0]
  42094c:	ldr	x0, [sp, #40]
  420950:	ldr	x1, [x0, #584]
  420954:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  420958:	add	x0, x0, #0x448
  42095c:	str	x1, [x0]
  420960:	mov	w0, #0x0                   	// #0
  420964:	ldp	x19, x20, [sp, #16]
  420968:	ldp	x29, x30, [sp], #320
  42096c:	ret
  420970:	stp	x29, x30, [sp, #-208]!
  420974:	mov	x29, sp
  420978:	stp	x19, x20, [sp, #16]
  42097c:	adrp	x0, 46f000 <config_parse@plt+0x63e50>
  420980:	add	x0, x0, #0xe38
  420984:	ldr	x1, [x0]
  420988:	str	x1, [x29, #200]
  42098c:	mov	x1, #0x0                   	// #0
  420990:	str	xzr, [x29, #72]
  420994:	str	xzr, [x29, #80]
  420998:	str	xzr, [x29, #88]
  42099c:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  4209a0:	add	x0, x0, #0x330
  4209a4:	ldr	x0, [x0]
  4209a8:	cmp	x0, #0x0
  4209ac:	b.eq	4209b8 <config_parse@plt+0x15808>  // b.none
  4209b0:	mov	w19, #0x0                   	// #0
  4209b4:	b	42101c <config_parse@plt+0x15e6c>
  4209b8:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  4209bc:	add	x0, x0, #0x368
  4209c0:	ldr	x0, [x0]
  4209c4:	and	x1, x0, #0x3fffffffffff
  4209c8:	mov	x0, #0x3fffffffffff        	// #70368744177663
  4209cc:	cmp	x1, x0
  4209d0:	b.ne	4209dc <config_parse@plt+0x1582c>  // b.any
  4209d4:	mov	w19, #0x0                   	// #0
  4209d8:	b	42101c <config_parse@plt+0x15e6c>
  4209dc:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  4209e0:	add	x0, x0, #0x288
  4209e4:	ldr	x0, [x0]
  4209e8:	str	x0, [x29, #176]
  4209ec:	adrp	x0, 44f000 <config_parse@plt+0x43e50>
  4209f0:	add	x0, x0, #0xea0
  4209f4:	str	x0, [x29, #184]
  4209f8:	str	xzr, [x29, #120]
  4209fc:	str	xzr, [x29, #128]
  420a00:	b	420a34 <config_parse@plt+0x15884>
  420a04:	ldr	x0, [x29, #128]
  420a08:	lsl	x0, x0, #3
  420a0c:	add	x1, x29, #0xb0
  420a10:	ldr	x0, [x1, x0]
  420a14:	bl	40b010 <strlen@plt>
  420a18:	mov	x1, x0
  420a1c:	ldr	x0, [x29, #120]
  420a20:	add	x0, x0, x1
  420a24:	str	x0, [x29, #120]
  420a28:	ldr	x0, [x29, #128]
  420a2c:	add	x0, x0, #0x1
  420a30:	str	x0, [x29, #128]
  420a34:	ldr	x0, [x29, #128]
  420a38:	cmp	x0, #0x1
  420a3c:	b.hi	420a58 <config_parse@plt+0x158a8>  // b.pmore
  420a40:	ldr	x0, [x29, #128]
  420a44:	lsl	x0, x0, #3
  420a48:	add	x1, x29, #0xb0
  420a4c:	ldr	x0, [x1, x0]
  420a50:	cmp	x0, #0x0
  420a54:	b.ne	420a04 <config_parse@plt+0x15854>  // b.any
  420a58:	ldr	x0, [x29, #120]
  420a5c:	add	x0, x0, #0x1
  420a60:	str	x0, [x29, #144]
  420a64:	ldr	x1, [x29, #144]
  420a68:	mov	x0, #0x1                   	// #1
  420a6c:	bl	40b534 <config_parse@plt+0x384>
  420a70:	and	w0, w0, #0xff
  420a74:	and	x0, x0, #0xff
  420a78:	cmp	x0, #0x0
  420a7c:	b.eq	420aa8 <config_parse@plt+0x158f8>  // b.none
  420a80:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  420a84:	add	x1, x0, #0xbab
  420a88:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  420a8c:	add	x4, x0, #0x7c8
  420a90:	mov	w3, #0xfea                 	// #4074
  420a94:	mov	x2, x1
  420a98:	adrp	x0, 44d000 <config_parse@plt+0x41e50>
  420a9c:	add	x1, x0, #0x4c8
  420aa0:	mov	w0, #0x0                   	// #0
  420aa4:	bl	409d50 <log_assert_failed_realm@plt>
  420aa8:	ldr	x0, [x29, #144]
  420aac:	cmp	x0, #0x400, lsl #12
  420ab0:	cset	w0, hi  // hi = pmore
  420ab4:	and	w0, w0, #0xff
  420ab8:	and	x0, x0, #0xff
  420abc:	cmp	x0, #0x0
  420ac0:	b.eq	420aec <config_parse@plt+0x1593c>  // b.none
  420ac4:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  420ac8:	add	x1, x0, #0xbab
  420acc:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  420ad0:	add	x4, x0, #0x7c8
  420ad4:	mov	w3, #0xfea                 	// #4074
  420ad8:	mov	x2, x1
  420adc:	adrp	x0, 44d000 <config_parse@plt+0x41e50>
  420ae0:	add	x1, x0, #0x4f8
  420ae4:	mov	w0, #0x0                   	// #0
  420ae8:	bl	409d50 <log_assert_failed_realm@plt>
  420aec:	ldr	x0, [x29, #144]
  420af0:	add	x0, x0, #0xf
  420af4:	lsr	x0, x0, #4
  420af8:	lsl	x0, x0, #4
  420afc:	sub	sp, sp, x0
  420b00:	mov	x0, sp
  420b04:	add	x0, x0, #0xf
  420b08:	lsr	x0, x0, #4
  420b0c:	lsl	x0, x0, #4
  420b10:	str	x0, [x29, #152]
  420b14:	ldr	x0, [x29, #152]
  420b18:	str	x0, [x29, #112]
  420b1c:	str	xzr, [x29, #128]
  420b20:	b	420b50 <config_parse@plt+0x159a0>
  420b24:	ldr	x0, [x29, #128]
  420b28:	lsl	x0, x0, #3
  420b2c:	add	x1, x29, #0xb0
  420b30:	ldr	x0, [x1, x0]
  420b34:	mov	x1, x0
  420b38:	ldr	x0, [x29, #112]
  420b3c:	bl	409770 <stpcpy@plt>
  420b40:	str	x0, [x29, #112]
  420b44:	ldr	x0, [x29, #128]
  420b48:	add	x0, x0, #0x1
  420b4c:	str	x0, [x29, #128]
  420b50:	ldr	x0, [x29, #128]
  420b54:	cmp	x0, #0x1
  420b58:	b.hi	420b74 <config_parse@plt+0x159c4>  // b.pmore
  420b5c:	ldr	x0, [x29, #128]
  420b60:	lsl	x0, x0, #3
  420b64:	add	x1, x29, #0xb0
  420b68:	ldr	x0, [x1, x0]
  420b6c:	cmp	x0, #0x0
  420b70:	b.ne	420b24 <config_parse@plt+0x15974>  // b.any
  420b74:	ldr	x0, [x29, #112]
  420b78:	strb	wzr, [x0]
  420b7c:	ldr	x0, [x29, #152]
  420b80:	str	x0, [x29, #160]
  420b84:	adrp	x0, 44f000 <config_parse@plt+0x43e50>
  420b88:	add	x0, x0, #0xea8
  420b8c:	str	x0, [x29, #104]
  420b90:	ldr	x0, [x29, #104]
  420b94:	str	x0, [x29, #176]
  420b98:	adrp	x0, 44e000 <config_parse@plt+0x42e50>
  420b9c:	add	x0, x0, #0x6d8
  420ba0:	str	x0, [x29, #184]
  420ba4:	str	xzr, [x29, #192]
  420ba8:	add	x0, x29, #0xb0
  420bac:	str	x0, [x29, #136]
  420bb0:	b	420d44 <config_parse@plt+0x15b94>
  420bb4:	str	xzr, [x29, #96]
  420bb8:	mov	x2, #0xffffffffffffffff    	// #-1
  420bbc:	ldr	x1, [x29, #160]
  420bc0:	ldr	x0, [x29, #104]
  420bc4:	bl	40a4f0 <path_join_internal@plt>
  420bc8:	str	x0, [x29, #96]
  420bcc:	ldr	x0, [x29, #96]
  420bd0:	cmp	x0, #0x0
  420bd4:	b.ne	420c00 <config_parse@plt+0x15a50>  // b.any
  420bd8:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  420bdc:	add	x1, x0, #0xbab
  420be0:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  420be4:	add	x3, x0, #0x7d8
  420be8:	mov	w2, #0xff2                 	// #4082
  420bec:	mov	w0, #0x0                   	// #0
  420bf0:	bl	40b0b0 <log_oom_internal@plt>
  420bf4:	mov	w19, w0
  420bf8:	mov	w20, #0x0                   	// #0
  420bfc:	b	420d14 <config_parse@plt+0x15b64>
  420c00:	ldr	x2, [x29, #96]
  420c04:	adrp	x0, 44f000 <config_parse@plt+0x43e50>
  420c08:	add	x1, x0, #0xec0
  420c0c:	mov	x0, x2
  420c10:	bl	40b050 <fopen64@plt>
  420c14:	str	x0, [x29, #80]
  420c18:	ldr	x0, [x29, #80]
  420c1c:	cmp	x0, #0x0
  420c20:	b.eq	420c64 <config_parse@plt+0x15ab4>  // b.none
  420c24:	ldr	x0, [x29, #96]
  420c28:	str	x0, [x29, #168]
  420c2c:	str	xzr, [x29, #96]
  420c30:	ldr	x0, [x29, #168]
  420c34:	str	x0, [x29, #88]
  420c38:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  420c3c:	add	x0, x0, #0x5c
  420c40:	ldr	w0, [x0]
  420c44:	cmp	w0, #0x0
  420c48:	b.ge	420c5c <config_parse@plt+0x15aac>  // b.tcont
  420c4c:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  420c50:	add	x0, x0, #0x5c
  420c54:	mov	w1, #0x1                   	// #1
  420c58:	str	w1, [x0]
  420c5c:	mov	w20, #0x1                   	// #1
  420c60:	b	420d14 <config_parse@plt+0x15b64>
  420c64:	bl	40a220 <__errno_location@plt>
  420c68:	ldr	w0, [x0]
  420c6c:	cmp	w0, #0x2
  420c70:	b.eq	420d10 <config_parse@plt+0x15b60>  // b.none
  420c74:	mov	w0, #0x3                   	// #3
  420c78:	str	w0, [x29, #32]
  420c7c:	bl	40a220 <__errno_location@plt>
  420c80:	ldr	w0, [x0]
  420c84:	str	w0, [x29, #36]
  420c88:	str	wzr, [x29, #40]
  420c8c:	ldr	w0, [x29, #40]
  420c90:	bl	40b180 <log_get_max_level_realm@plt>
  420c94:	mov	w1, w0
  420c98:	ldr	w0, [x29, #32]
  420c9c:	and	w0, w0, #0x7
  420ca0:	cmp	w1, w0
  420ca4:	b.lt	420cf4 <config_parse@plt+0x15b44>  // b.tstop
  420ca8:	ldr	w0, [x29, #40]
  420cac:	lsl	w1, w0, #10
  420cb0:	ldr	w0, [x29, #32]
  420cb4:	orr	w7, w1, w0
  420cb8:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  420cbc:	add	x1, x0, #0xbab
  420cc0:	ldr	x0, [x29, #96]
  420cc4:	mov	x6, x0
  420cc8:	adrp	x0, 44f000 <config_parse@plt+0x43e50>
  420ccc:	add	x5, x0, #0xec8
  420cd0:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  420cd4:	add	x4, x0, #0x7d8
  420cd8:	mov	w3, #0x1000                	// #4096
  420cdc:	mov	x2, x1
  420ce0:	ldr	w1, [x29, #36]
  420ce4:	mov	w0, w7
  420ce8:	bl	40a790 <log_internal_realm@plt>
  420cec:	mov	w19, w0
  420cf0:	b	420d08 <config_parse@plt+0x15b58>
  420cf4:	ldr	w0, [x29, #36]
  420cf8:	cmp	w0, #0x0
  420cfc:	cneg	w0, w0, lt  // lt = tstop
  420d00:	and	w0, w0, #0xff
  420d04:	neg	w19, w0
  420d08:	mov	w20, #0x0                   	// #0
  420d0c:	b	420d14 <config_parse@plt+0x15b64>
  420d10:	mov	w20, #0x2                   	// #2
  420d14:	add	x0, x29, #0x60
  420d18:	bl	40b510 <config_parse@plt+0x360>
  420d1c:	cmp	w20, #0x0
  420d20:	b.eq	42101c <config_parse@plt+0x15e6c>  // b.none
  420d24:	cmp	w20, #0x2
  420d28:	b.ne	420d50 <config_parse@plt+0x15ba0>  // b.any
  420d2c:	ldr	x0, [x29, #136]
  420d30:	add	x0, x0, #0x8
  420d34:	str	x0, [x29, #136]
  420d38:	ldr	x0, [x29, #136]
  420d3c:	ldr	x0, [x0]
  420d40:	str	x0, [x29, #104]
  420d44:	ldr	x0, [x29, #104]
  420d48:	cmp	x0, #0x0
  420d4c:	b.ne	420bb4 <config_parse@plt+0x15a04>  // b.any
  420d50:	ldr	x0, [x29, #80]
  420d54:	cmp	x0, #0x0
  420d58:	b.ne	420f3c <config_parse@plt+0x15d8c>  // b.any
  420d5c:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  420d60:	add	x0, x0, #0x328
  420d64:	ldr	x0, [x0]
  420d68:	cmp	x0, #0x0
  420d6c:	b.eq	420db8 <config_parse@plt+0x15c08>  // b.none
  420d70:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  420d74:	add	x0, x0, #0x328
  420d78:	ldr	x0, [x0]
  420d7c:	ldr	x1, [x29, #160]
  420d80:	bl	40a870 <file_in_same_dir@plt>
  420d84:	str	x0, [x29, #88]
  420d88:	ldr	x0, [x29, #88]
  420d8c:	cmp	x0, #0x0
  420d90:	b.ne	420e44 <config_parse@plt+0x15c94>  // b.any
  420d94:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  420d98:	add	x1, x0, #0xbab
  420d9c:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  420da0:	add	x3, x0, #0x7d8
  420da4:	mov	w2, #0x100a                	// #4106
  420da8:	mov	w0, #0x0                   	// #0
  420dac:	bl	40b0b0 <log_oom_internal@plt>
  420db0:	mov	w19, w0
  420db4:	b	42101c <config_parse@plt+0x15e6c>
  420db8:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  420dbc:	add	x0, x0, #0x238
  420dc0:	ldr	x0, [x0]
  420dc4:	cmp	x0, #0x0
  420dc8:	b.eq	420e44 <config_parse@plt+0x15c94>  // b.none
  420dcc:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  420dd0:	add	x0, x0, #0x238
  420dd4:	ldr	x2, [x0]
  420dd8:	adrp	x0, 44c000 <config_parse@plt+0x40e50>
  420ddc:	add	x1, x0, #0x528
  420de0:	mov	x0, x2
  420de4:	bl	409aa0 <path_equal@plt>
  420de8:	and	w0, w0, #0xff
  420dec:	eor	w0, w0, #0x1
  420df0:	and	w0, w0, #0xff
  420df4:	cmp	w0, #0x0
  420df8:	b.eq	420e44 <config_parse@plt+0x15c94>  // b.none
  420dfc:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  420e00:	add	x0, x0, #0x238
  420e04:	ldr	x0, [x0]
  420e08:	ldr	x1, [x29, #160]
  420e0c:	bl	40a870 <file_in_same_dir@plt>
  420e10:	str	x0, [x29, #88]
  420e14:	ldr	x0, [x29, #88]
  420e18:	cmp	x0, #0x0
  420e1c:	b.ne	420e44 <config_parse@plt+0x15c94>  // b.any
  420e20:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  420e24:	add	x1, x0, #0xbab
  420e28:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  420e2c:	add	x3, x0, #0x7d8
  420e30:	mov	w2, #0x100e                	// #4110
  420e34:	mov	w0, #0x0                   	// #0
  420e38:	bl	40b0b0 <log_oom_internal@plt>
  420e3c:	mov	w19, w0
  420e40:	b	42101c <config_parse@plt+0x15e6c>
  420e44:	ldr	x0, [x29, #88]
  420e48:	cmp	x0, #0x0
  420e4c:	b.eq	420f3c <config_parse@plt+0x15d8c>  // b.none
  420e50:	ldr	x2, [x29, #88]
  420e54:	adrp	x0, 44f000 <config_parse@plt+0x43e50>
  420e58:	add	x1, x0, #0xec0
  420e5c:	mov	x0, x2
  420e60:	bl	40b050 <fopen64@plt>
  420e64:	str	x0, [x29, #80]
  420e68:	ldr	x0, [x29, #80]
  420e6c:	cmp	x0, #0x0
  420e70:	b.ne	420f1c <config_parse@plt+0x15d6c>  // b.any
  420e74:	bl	40a220 <__errno_location@plt>
  420e78:	ldr	w0, [x0]
  420e7c:	cmp	w0, #0x2
  420e80:	b.eq	420f1c <config_parse@plt+0x15d6c>  // b.none
  420e84:	mov	w0, #0x3                   	// #3
  420e88:	str	w0, [x29, #44]
  420e8c:	bl	40a220 <__errno_location@plt>
  420e90:	ldr	w0, [x0]
  420e94:	str	w0, [x29, #48]
  420e98:	str	wzr, [x29, #52]
  420e9c:	ldr	w0, [x29, #52]
  420ea0:	bl	40b180 <log_get_max_level_realm@plt>
  420ea4:	mov	w1, w0
  420ea8:	ldr	w0, [x29, #44]
  420eac:	and	w0, w0, #0x7
  420eb0:	cmp	w1, w0
  420eb4:	b.lt	420f04 <config_parse@plt+0x15d54>  // b.tstop
  420eb8:	ldr	w0, [x29, #52]
  420ebc:	lsl	w1, w0, #10
  420ec0:	ldr	w0, [x29, #44]
  420ec4:	orr	w7, w1, w0
  420ec8:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  420ecc:	add	x1, x0, #0xbab
  420ed0:	ldr	x0, [x29, #88]
  420ed4:	mov	x6, x0
  420ed8:	adrp	x0, 44f000 <config_parse@plt+0x43e50>
  420edc:	add	x5, x0, #0xec8
  420ee0:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  420ee4:	add	x4, x0, #0x7d8
  420ee8:	mov	w3, #0x1014                	// #4116
  420eec:	mov	x2, x1
  420ef0:	ldr	w1, [x29, #48]
  420ef4:	mov	w0, w7
  420ef8:	bl	40a790 <log_internal_realm@plt>
  420efc:	mov	w19, w0
  420f00:	b	42101c <config_parse@plt+0x15e6c>
  420f04:	ldr	w0, [x29, #48]
  420f08:	cmp	w0, #0x0
  420f0c:	cneg	w0, w0, lt  // lt = tstop
  420f10:	and	w0, w0, #0xff
  420f14:	neg	w19, w0
  420f18:	b	42101c <config_parse@plt+0x15e6c>
  420f1c:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  420f20:	add	x0, x0, #0x5c
  420f24:	ldr	w0, [x0]
  420f28:	cmp	w0, #0x0
  420f2c:	b.ge	420f3c <config_parse@plt+0x15d8c>  // b.tcont
  420f30:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  420f34:	add	x0, x0, #0x5c
  420f38:	str	wzr, [x0]
  420f3c:	ldr	x0, [x29, #80]
  420f40:	cmp	x0, #0x0
  420f44:	b.ne	420f50 <config_parse@plt+0x15da0>  // b.any
  420f48:	mov	w19, #0x0                   	// #0
  420f4c:	b	42101c <config_parse@plt+0x15e6c>
  420f50:	mov	w0, #0x7                   	// #7
  420f54:	str	w0, [x29, #56]
  420f58:	str	wzr, [x29, #60]
  420f5c:	str	wzr, [x29, #64]
  420f60:	ldr	w0, [x29, #64]
  420f64:	bl	40b180 <log_get_max_level_realm@plt>
  420f68:	mov	w1, w0
  420f6c:	ldr	w0, [x29, #56]
  420f70:	and	w0, w0, #0x7
  420f74:	cmp	w1, w0
  420f78:	b.lt	420fdc <config_parse@plt+0x15e2c>  // b.tstop
  420f7c:	ldr	w0, [x29, #64]
  420f80:	lsl	w1, w0, #10
  420f84:	ldr	w0, [x29, #56]
  420f88:	orr	w19, w1, w0
  420f8c:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  420f90:	add	x20, x0, #0xbab
  420f94:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  420f98:	add	x0, x0, #0x5c
  420f9c:	ldr	w0, [x0]
  420fa0:	cmp	w0, #0x0
  420fa4:	cset	w0, ne  // ne = any
  420fa8:	and	w0, w0, #0xff
  420fac:	bl	40b7b8 <config_parse@plt+0x608>
  420fb0:	mov	x6, x0
  420fb4:	adrp	x0, 44f000 <config_parse@plt+0x43e50>
  420fb8:	add	x5, x0, #0xee0
  420fbc:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  420fc0:	add	x4, x0, #0x7d8
  420fc4:	mov	w3, #0x101f                	// #4127
  420fc8:	mov	x2, x20
  420fcc:	ldr	w1, [x29, #60]
  420fd0:	mov	w0, w19
  420fd4:	bl	40a790 <log_internal_realm@plt>
  420fd8:	b	420fe4 <config_parse@plt+0x15e34>
  420fdc:	ldr	w0, [x29, #60]
  420fe0:	cmp	w0, #0x0
  420fe4:	ldr	x0, [x29, #80]
  420fe8:	ldr	x1, [x29, #88]
  420fec:	add	x2, x29, #0x48
  420ff0:	bl	444e84 <config_parse@plt+0x39cd4>
  420ff4:	str	w0, [x29, #68]
  420ff8:	ldr	w0, [x29, #68]
  420ffc:	cmp	w0, #0x0
  421000:	b.ge	42100c <config_parse@plt+0x15e5c>  // b.tcont
  421004:	ldr	w19, [x29, #68]
  421008:	b	42101c <config_parse@plt+0x15e6c>
  42100c:	ldr	x0, [x29, #72]
  421010:	ldr	x1, [x29, #88]
  421014:	bl	41f0d0 <config_parse@plt+0x13f20>
  421018:	mov	w19, w0
  42101c:	add	x0, x29, #0x58
  421020:	bl	40b510 <config_parse@plt+0x360>
  421024:	add	x0, x29, #0x50
  421028:	bl	40bb90 <config_parse@plt+0x9e0>
  42102c:	add	x0, x29, #0x48
  421030:	bl	40bec4 <config_parse@plt+0xd14>
  421034:	mov	w1, w19
  421038:	adrp	x0, 46f000 <config_parse@plt+0x63e50>
  42103c:	add	x0, x0, #0xe38
  421040:	ldr	x2, [x29, #200]
  421044:	ldr	x0, [x0]
  421048:	eor	x0, x2, x0
  42104c:	cmp	x0, #0x0
  421050:	b.eq	421058 <config_parse@plt+0x15ea8>  // b.none
  421054:	bl	40a440 <__stack_chk_fail@plt>
  421058:	mov	w0, w1
  42105c:	mov	sp, x29
  421060:	ldp	x19, x20, [sp, #16]
  421064:	ldp	x29, x30, [sp], #208
  421068:	ret
  42106c:	stp	x29, x30, [sp, #-64]!
  421070:	mov	x29, sp
  421074:	str	x19, [sp, #16]
  421078:	adrp	x0, 46f000 <config_parse@plt+0x63e50>
  42107c:	add	x0, x0, #0xe38
  421080:	ldr	x1, [x0]
  421084:	str	x1, [sp, #56]
  421088:	mov	x1, #0x0                   	// #0
  42108c:	str	xzr, [sp, #48]
  421090:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  421094:	add	x0, x0, #0x330
  421098:	ldr	x0, [x0]
  42109c:	cmp	x0, #0x0
  4210a0:	b.ne	4210ac <config_parse@plt+0x15efc>  // b.any
  4210a4:	mov	w19, #0x0                   	// #0
  4210a8:	b	421128 <config_parse@plt+0x15f78>
  4210ac:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  4210b0:	add	x0, x0, #0x5c
  4210b4:	ldr	w0, [x0]
  4210b8:	cmp	w0, #0x0
  4210bc:	b.ge	4210d0 <config_parse@plt+0x15f20>  // b.tcont
  4210c0:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  4210c4:	add	x0, x0, #0x5c
  4210c8:	mov	w1, #0x1                   	// #1
  4210cc:	str	w1, [x0]
  4210d0:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  4210d4:	add	x0, x0, #0x330
  4210d8:	ldr	x0, [x0]
  4210dc:	add	x1, sp, #0x30
  4210e0:	mov	x2, x1
  4210e4:	mov	x1, x0
  4210e8:	mov	x0, #0x0                   	// #0
  4210ec:	bl	4405dc <config_parse@plt+0x3542c>
  4210f0:	str	w0, [sp, #44]
  4210f4:	ldr	w0, [sp, #44]
  4210f8:	cmp	w0, #0x0
  4210fc:	b.ge	421108 <config_parse@plt+0x15f58>  // b.tcont
  421100:	ldr	w19, [sp, #44]
  421104:	b	421128 <config_parse@plt+0x15f78>
  421108:	ldr	x2, [sp, #48]
  42110c:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  421110:	add	x0, x0, #0x330
  421114:	ldr	x0, [x0]
  421118:	mov	x1, x0
  42111c:	mov	x0, x2
  421120:	bl	41f0d0 <config_parse@plt+0x13f20>
  421124:	mov	w19, w0
  421128:	add	x0, sp, #0x30
  42112c:	bl	40bec4 <config_parse@plt+0xd14>
  421130:	mov	w1, w19
  421134:	adrp	x0, 46f000 <config_parse@plt+0x63e50>
  421138:	add	x0, x0, #0xe38
  42113c:	ldr	x2, [sp, #56]
  421140:	ldr	x0, [x0]
  421144:	eor	x0, x2, x0
  421148:	cmp	x0, #0x0
  42114c:	b.eq	421154 <config_parse@plt+0x15fa4>  // b.none
  421150:	bl	40a440 <__stack_chk_fail@plt>
  421154:	mov	w0, w1
  421158:	ldr	x19, [sp, #16]
  42115c:	ldp	x29, x30, [sp], #64
  421160:	ret
  421164:	sub	sp, sp, #0x410
  421168:	stp	x29, x30, [sp, #64]
  42116c:	add	x29, sp, #0x40
  421170:	stp	x19, x20, [sp, #80]
  421174:	str	x21, [sp, #96]
  421178:	str	x0, [sp, #184]
  42117c:	strb	w1, [sp, #183]
  421180:	str	x2, [sp, #168]
  421184:	str	x3, [sp, #160]
  421188:	str	x4, [sp, #152]
  42118c:	str	x5, [sp, #144]
  421190:	str	x6, [sp, #136]
  421194:	str	x7, [sp, #128]
  421198:	ldr	x0, [sp, #1040]
  42119c:	str	x0, [sp, #120]
  4211a0:	adrp	x0, 46f000 <config_parse@plt+0x63e50>
  4211a4:	add	x0, x0, #0xe38
  4211a8:	ldr	x1, [x0]
  4211ac:	str	x1, [sp, #1032]
  4211b0:	mov	x1, #0x0                   	// #0
  4211b4:	add	x0, sp, #0x400
  4211b8:	stp	xzr, xzr, [x0, #-224]
  4211bc:	mov	w0, #0xffffffff            	// #-1
  4211c0:	str	w0, [sp, #808]
  4211c4:	mov	w0, #0xffffffff            	// #-1
  4211c8:	str	w0, [sp, #200]
  4211cc:	mov	w0, #0xffffffff            	// #-1
  4211d0:	str	w0, [sp, #816]
  4211d4:	mov	w0, #0xffffffff            	// #-1
  4211d8:	str	w0, [sp, #820]
  4211dc:	mov	w0, #0xffffffff            	// #-1
  4211e0:	str	w0, [sp, #824]
  4211e4:	mov	w0, #0xffffffff            	// #-1
  4211e8:	str	w0, [sp, #828]
  4211ec:	mov	w0, #0xffffffff            	// #-1
  4211f0:	str	w0, [sp, #832]
  4211f4:	mov	w0, #0xffffffff            	// #-1
  4211f8:	str	w0, [sp, #836]
  4211fc:	mov	w0, #0xffffffff            	// #-1
  421200:	str	w0, [sp, #840]
  421204:	mov	w0, #0xffffffff            	// #-1
  421208:	str	w0, [sp, #844]
  42120c:	mov	w0, #0xffffffff            	// #-1
  421210:	str	w0, [sp, #848]
  421214:	mov	w0, #0xffffffff            	// #-1
  421218:	str	w0, [sp, #852]
  42121c:	mov	w0, #0xffffffff            	// #-1
  421220:	str	w0, [sp, #856]
  421224:	mov	w0, #0xffffffff            	// #-1
  421228:	str	w0, [sp, #860]
  42122c:	mov	w0, #0xffffffff            	// #-1
  421230:	str	w0, [sp, #864]
  421234:	mov	w0, #0xffffffff            	// #-1
  421238:	str	w0, [sp, #868]
  42123c:	mov	w0, #0xffffffff            	// #-1
  421240:	str	w0, [sp, #872]
  421244:	mov	w0, #0xffffffff            	// #-1
  421248:	str	w0, [sp, #876]
  42124c:	mov	w0, #0xffffffff            	// #-1
  421250:	str	w0, [sp, #204]
  421254:	adrp	x0, 450000 <config_parse@plt+0x44e50>
  421258:	add	x0, x0, #0x7a0
  42125c:	add	x2, sp, #0x370
  421260:	mov	x3, x0
  421264:	ldp	x0, x1, [x3]
  421268:	stp	x0, x1, [x2]
  42126c:	ldr	x0, [x3, #16]
  421270:	str	x0, [x2, #16]
  421274:	str	xzr, [sp, #752]
  421278:	str	xzr, [sp, #760]
  42127c:	str	xzr, [sp, #768]
  421280:	str	xzr, [sp, #776]
  421284:	str	xzr, [sp, #784]
  421288:	str	wzr, [sp, #208]
  42128c:	str	wzr, [sp, #220]
  421290:	mov	w0, #0xffffffff            	// #-1
  421294:	str	w0, [sp, #212]
  421298:	add	x0, sp, #0x388
  42129c:	bl	40a700 <sigemptyset@plt>
  4212a0:	cmp	w0, #0x0
  4212a4:	cset	w0, ne  // ne = any
  4212a8:	and	w0, w0, #0xff
  4212ac:	and	x0, x0, #0xff
  4212b0:	cmp	x0, #0x0
  4212b4:	b.eq	4212e0 <config_parse@plt+0x16130>  // b.none
  4212b8:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  4212bc:	add	x1, x0, #0xbab
  4212c0:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  4212c4:	add	x4, x0, #0x7e8
  4212c8:	mov	w3, #0x1060                	// #4192
  4212cc:	mov	x2, x1
  4212d0:	adrp	x0, 44f000 <config_parse@plt+0x43e50>
  4212d4:	add	x1, x0, #0xf00
  4212d8:	mov	w0, #0x0                   	// #0
  4212dc:	bl	409d50 <log_assert_failed_realm@plt>
  4212e0:	add	x0, sp, #0x388
  4212e4:	mov	w1, #0x11                  	// #17
  4212e8:	bl	409e10 <sigaddset@plt>
  4212ec:	cmp	w0, #0x0
  4212f0:	cset	w0, ne  // ne = any
  4212f4:	and	w0, w0, #0xff
  4212f8:	and	x0, x0, #0xff
  4212fc:	cmp	x0, #0x0
  421300:	b.eq	42132c <config_parse@plt+0x1617c>  // b.none
  421304:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  421308:	add	x1, x0, #0xbab
  42130c:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  421310:	add	x4, x0, #0x7e8
  421314:	mov	w3, #0x1061                	// #4193
  421318:	mov	x2, x1
  42131c:	adrp	x0, 44f000 <config_parse@plt+0x43e50>
  421320:	add	x1, x0, #0xf20
  421324:	mov	w0, #0x0                   	// #0
  421328:	bl	409d50 <log_assert_failed_realm@plt>
  42132c:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  421330:	add	x0, x0, #0x358
  421334:	ldr	w0, [x0]
  421338:	cmp	w0, #0x2
  42133c:	b.ne	4213f0 <config_parse@plt+0x16240>  // b.any
  421340:	mov	x0, #0x0                   	// #0
  421344:	bl	40aca0 <take_etc_passwd_lock@plt>
  421348:	str	w0, [sp, #200]
  42134c:	ldr	w0, [sp, #200]
  421350:	cmp	w0, #0x0
  421354:	b.ge	4213f0 <config_parse@plt+0x16240>  // b.tcont
  421358:	ldr	w0, [sp, #200]
  42135c:	cmn	w0, #0x1e
  421360:	b.eq	4213f0 <config_parse@plt+0x16240>  // b.none
  421364:	mov	w0, #0x3                   	// #3
  421368:	str	w0, [sp, #232]
  42136c:	ldr	w0, [sp, #200]
  421370:	str	w0, [sp, #236]
  421374:	str	wzr, [sp, #240]
  421378:	ldr	w0, [sp, #240]
  42137c:	bl	40b180 <log_get_max_level_realm@plt>
  421380:	mov	w1, w0
  421384:	ldr	w0, [sp, #232]
  421388:	and	w0, w0, #0x7
  42138c:	cmp	w1, w0
  421390:	b.lt	4213d8 <config_parse@plt+0x16228>  // b.tstop
  421394:	ldr	w0, [sp, #240]
  421398:	lsl	w1, w0, #10
  42139c:	ldr	w0, [sp, #232]
  4213a0:	orr	w6, w1, w0
  4213a4:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  4213a8:	add	x1, x0, #0xbab
  4213ac:	adrp	x0, 44f000 <config_parse@plt+0x43e50>
  4213b0:	add	x5, x0, #0xf48
  4213b4:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  4213b8:	add	x4, x0, #0x7f8
  4213bc:	mov	w3, #0x106d                	// #4205
  4213c0:	mov	x2, x1
  4213c4:	ldr	w1, [sp, #236]
  4213c8:	mov	w0, w6
  4213cc:	bl	40a790 <log_internal_realm@plt>
  4213d0:	mov	w19, w0
  4213d4:	b	423de0 <config_parse@plt+0x18c30>
  4213d8:	ldr	w0, [sp, #236]
  4213dc:	cmp	w0, #0x0
  4213e0:	cneg	w0, w0, lt  // lt = tstop
  4213e4:	and	w0, w0, #0xff
  4213e8:	neg	w19, w0
  4213ec:	b	423de0 <config_parse@plt+0x18c30>
  4213f0:	add	x0, sp, #0x370
  4213f4:	bl	40af30 <barrier_create@plt>
  4213f8:	str	w0, [sp, #224]
  4213fc:	ldr	w0, [sp, #224]
  421400:	cmp	w0, #0x0
  421404:	b.ge	421494 <config_parse@plt+0x162e4>  // b.tcont
  421408:	mov	w0, #0x3                   	// #3
  42140c:	str	w0, [sp, #740]
  421410:	ldr	w0, [sp, #224]
  421414:	str	w0, [sp, #744]
  421418:	str	wzr, [sp, #748]
  42141c:	ldr	w0, [sp, #748]
  421420:	bl	40b180 <log_get_max_level_realm@plt>
  421424:	mov	w1, w0
  421428:	ldr	w0, [sp, #740]
  42142c:	and	w0, w0, #0x7
  421430:	cmp	w1, w0
  421434:	b.lt	42147c <config_parse@plt+0x162cc>  // b.tstop
  421438:	ldr	w0, [sp, #748]
  42143c:	lsl	w1, w0, #10
  421440:	ldr	w0, [sp, #740]
  421444:	orr	w6, w1, w0
  421448:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  42144c:	add	x1, x0, #0xbab
  421450:	adrp	x0, 44f000 <config_parse@plt+0x43e50>
  421454:	add	x5, x0, #0xf70
  421458:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  42145c:	add	x4, x0, #0x7f8
  421460:	mov	w3, #0x1072                	// #4210
  421464:	mov	x2, x1
  421468:	ldr	w1, [sp, #744]
  42146c:	mov	w0, w6
  421470:	bl	40a790 <log_internal_realm@plt>
  421474:	mov	w19, w0
  421478:	b	423de0 <config_parse@plt+0x18c30>
  42147c:	ldr	w0, [sp, #744]
  421480:	cmp	w0, #0x0
  421484:	cneg	w0, w0, lt  // lt = tstop
  421488:	and	w0, w0, #0xff
  42148c:	neg	w19, w0
  421490:	b	423de0 <config_parse@plt+0x18c30>
  421494:	add	x0, sp, #0x330
  421498:	mov	x3, x0
  42149c:	mov	w2, #0x0                   	// #0
  4214a0:	mov	w1, #0x5                   	// #5
  4214a4:	movk	w1, #0x8, lsl #16
  4214a8:	mov	w0, #0x1                   	// #1
  4214ac:	bl	40a500 <socketpair@plt>
  4214b0:	cmp	w0, #0x0
  4214b4:	b.ge	421548 <config_parse@plt+0x16398>  // b.tcont
  4214b8:	mov	w0, #0x3                   	// #3
  4214bc:	str	w0, [sp, #728]
  4214c0:	bl	40a220 <__errno_location@plt>
  4214c4:	ldr	w0, [x0]
  4214c8:	str	w0, [sp, #732]
  4214cc:	str	wzr, [sp, #736]
  4214d0:	ldr	w0, [sp, #736]
  4214d4:	bl	40b180 <log_get_max_level_realm@plt>
  4214d8:	mov	w1, w0
  4214dc:	ldr	w0, [sp, #728]
  4214e0:	and	w0, w0, #0x7
  4214e4:	cmp	w1, w0
  4214e8:	b.lt	421530 <config_parse@plt+0x16380>  // b.tstop
  4214ec:	ldr	w0, [sp, #736]
  4214f0:	lsl	w1, w0, #10
  4214f4:	ldr	w0, [sp, #728]
  4214f8:	orr	w6, w1, w0
  4214fc:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  421500:	add	x1, x0, #0xbab
  421504:	adrp	x0, 44f000 <config_parse@plt+0x43e50>
  421508:	add	x5, x0, #0xf98
  42150c:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  421510:	add	x4, x0, #0x7f8
  421514:	mov	w3, #0x1075                	// #4213
  421518:	mov	x2, x1
  42151c:	ldr	w1, [sp, #732]
  421520:	mov	w0, w6
  421524:	bl	40a790 <log_internal_realm@plt>
  421528:	mov	w19, w0
  42152c:	b	423de0 <config_parse@plt+0x18c30>
  421530:	ldr	w0, [sp, #732]
  421534:	cmp	w0, #0x0
  421538:	cneg	w0, w0, lt  // lt = tstop
  42153c:	and	w0, w0, #0xff
  421540:	neg	w19, w0
  421544:	b	423de0 <config_parse@plt+0x18c30>
  421548:	add	x0, sp, #0x338
  42154c:	mov	x3, x0
  421550:	mov	w2, #0x0                   	// #0
  421554:	mov	w1, #0x5                   	// #5
  421558:	movk	w1, #0x8, lsl #16
  42155c:	mov	w0, #0x1                   	// #1
  421560:	bl	40a500 <socketpair@plt>
  421564:	cmp	w0, #0x0
  421568:	b.ge	4215fc <config_parse@plt+0x1644c>  // b.tcont
  42156c:	mov	w0, #0x3                   	// #3
  421570:	str	w0, [sp, #716]
  421574:	bl	40a220 <__errno_location@plt>
  421578:	ldr	w0, [x0]
  42157c:	str	w0, [sp, #720]
  421580:	str	wzr, [sp, #724]
  421584:	ldr	w0, [sp, #724]
  421588:	bl	40b180 <log_get_max_level_realm@plt>
  42158c:	mov	w1, w0
  421590:	ldr	w0, [sp, #716]
  421594:	and	w0, w0, #0x7
  421598:	cmp	w1, w0
  42159c:	b.lt	4215e4 <config_parse@plt+0x16434>  // b.tstop
  4215a0:	ldr	w0, [sp, #724]
  4215a4:	lsl	w1, w0, #10
  4215a8:	ldr	w0, [sp, #716]
  4215ac:	orr	w6, w1, w0
  4215b0:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  4215b4:	add	x1, x0, #0xbab
  4215b8:	adrp	x0, 44f000 <config_parse@plt+0x43e50>
  4215bc:	add	x5, x0, #0xfc0
  4215c0:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  4215c4:	add	x4, x0, #0x7f8
  4215c8:	mov	w3, #0x1078                	// #4216
  4215cc:	mov	x2, x1
  4215d0:	ldr	w1, [sp, #720]
  4215d4:	mov	w0, w6
  4215d8:	bl	40a790 <log_internal_realm@plt>
  4215dc:	mov	w19, w0
  4215e0:	b	423de0 <config_parse@plt+0x18c30>
  4215e4:	ldr	w0, [sp, #720]
  4215e8:	cmp	w0, #0x0
  4215ec:	cneg	w0, w0, lt  // lt = tstop
  4215f0:	and	w0, w0, #0xff
  4215f4:	neg	w19, w0
  4215f8:	b	423de0 <config_parse@plt+0x18c30>
  4215fc:	add	x0, sp, #0x340
  421600:	mov	x3, x0
  421604:	mov	w2, #0x0                   	// #0
  421608:	mov	w1, #0x5                   	// #5
  42160c:	movk	w1, #0x8, lsl #16
  421610:	mov	w0, #0x1                   	// #1
  421614:	bl	40a500 <socketpair@plt>
  421618:	cmp	w0, #0x0
  42161c:	b.ge	4216b0 <config_parse@plt+0x16500>  // b.tcont
  421620:	mov	w0, #0x3                   	// #3
  421624:	str	w0, [sp, #704]
  421628:	bl	40a220 <__errno_location@plt>
  42162c:	ldr	w0, [x0]
  421630:	str	w0, [sp, #708]
  421634:	str	wzr, [sp, #712]
  421638:	ldr	w0, [sp, #712]
  42163c:	bl	40b180 <log_get_max_level_realm@plt>
  421640:	mov	w1, w0
  421644:	ldr	w0, [sp, #704]
  421648:	and	w0, w0, #0x7
  42164c:	cmp	w1, w0
  421650:	b.lt	421698 <config_parse@plt+0x164e8>  // b.tstop
  421654:	ldr	w0, [sp, #712]
  421658:	lsl	w1, w0, #10
  42165c:	ldr	w0, [sp, #704]
  421660:	orr	w6, w1, w0
  421664:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  421668:	add	x1, x0, #0xbab
  42166c:	adrp	x0, 44f000 <config_parse@plt+0x43e50>
  421670:	add	x5, x0, #0xfe8
  421674:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  421678:	add	x4, x0, #0x7f8
  42167c:	mov	w3, #0x107b                	// #4219
  421680:	mov	x2, x1
  421684:	ldr	w1, [sp, #708]
  421688:	mov	w0, w6
  42168c:	bl	40a790 <log_internal_realm@plt>
  421690:	mov	w19, w0
  421694:	b	423de0 <config_parse@plt+0x18c30>
  421698:	ldr	w0, [sp, #708]
  42169c:	cmp	w0, #0x0
  4216a0:	cneg	w0, w0, lt  // lt = tstop
  4216a4:	and	w0, w0, #0xff
  4216a8:	neg	w19, w0
  4216ac:	b	423de0 <config_parse@plt+0x18c30>
  4216b0:	add	x0, sp, #0x348
  4216b4:	mov	x3, x0
  4216b8:	mov	w2, #0x0                   	// #0
  4216bc:	mov	w1, #0x5                   	// #5
  4216c0:	movk	w1, #0x8, lsl #16
  4216c4:	mov	w0, #0x1                   	// #1
  4216c8:	bl	40a500 <socketpair@plt>
  4216cc:	cmp	w0, #0x0
  4216d0:	b.ge	421764 <config_parse@plt+0x165b4>  // b.tcont
  4216d4:	mov	w0, #0x3                   	// #3
  4216d8:	str	w0, [sp, #692]
  4216dc:	bl	40a220 <__errno_location@plt>
  4216e0:	ldr	w0, [x0]
  4216e4:	str	w0, [sp, #696]
  4216e8:	str	wzr, [sp, #700]
  4216ec:	ldr	w0, [sp, #700]
  4216f0:	bl	40b180 <log_get_max_level_realm@plt>
  4216f4:	mov	w1, w0
  4216f8:	ldr	w0, [sp, #692]
  4216fc:	and	w0, w0, #0x7
  421700:	cmp	w1, w0
  421704:	b.lt	42174c <config_parse@plt+0x1659c>  // b.tstop
  421708:	ldr	w0, [sp, #700]
  42170c:	lsl	w1, w0, #10
  421710:	ldr	w0, [sp, #692]
  421714:	orr	w6, w1, w0
  421718:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  42171c:	add	x1, x0, #0xbab
  421720:	adrp	x0, 450000 <config_parse@plt+0x44e50>
  421724:	add	x5, x0, #0x10
  421728:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  42172c:	add	x4, x0, #0x7f8
  421730:	mov	w3, #0x107e                	// #4222
  421734:	mov	x2, x1
  421738:	ldr	w1, [sp, #696]
  42173c:	mov	w0, w6
  421740:	bl	40a790 <log_internal_realm@plt>
  421744:	mov	w19, w0
  421748:	b	423de0 <config_parse@plt+0x18c30>
  42174c:	ldr	w0, [sp, #696]
  421750:	cmp	w0, #0x0
  421754:	cneg	w0, w0, lt  // lt = tstop
  421758:	and	w0, w0, #0xff
  42175c:	neg	w19, w0
  421760:	b	423de0 <config_parse@plt+0x18c30>
  421764:	add	x0, sp, #0x350
  421768:	mov	x3, x0
  42176c:	mov	w2, #0x0                   	// #0
  421770:	mov	w1, #0x5                   	// #5
  421774:	movk	w1, #0x8, lsl #16
  421778:	mov	w0, #0x1                   	// #1
  42177c:	bl	40a500 <socketpair@plt>
  421780:	cmp	w0, #0x0
  421784:	b.ge	421818 <config_parse@plt+0x16668>  // b.tcont
  421788:	mov	w0, #0x3                   	// #3
  42178c:	str	w0, [sp, #680]
  421790:	bl	40a220 <__errno_location@plt>
  421794:	ldr	w0, [x0]
  421798:	str	w0, [sp, #684]
  42179c:	str	wzr, [sp, #688]
  4217a0:	ldr	w0, [sp, #688]
  4217a4:	bl	40b180 <log_get_max_level_realm@plt>
  4217a8:	mov	w1, w0
  4217ac:	ldr	w0, [sp, #680]
  4217b0:	and	w0, w0, #0x7
  4217b4:	cmp	w1, w0
  4217b8:	b.lt	421800 <config_parse@plt+0x16650>  // b.tstop
  4217bc:	ldr	w0, [sp, #688]
  4217c0:	lsl	w1, w0, #10
  4217c4:	ldr	w0, [sp, #680]
  4217c8:	orr	w6, w1, w0
  4217cc:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  4217d0:	add	x1, x0, #0xbab
  4217d4:	adrp	x0, 450000 <config_parse@plt+0x44e50>
  4217d8:	add	x5, x0, #0x38
  4217dc:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  4217e0:	add	x4, x0, #0x7f8
  4217e4:	mov	w3, #0x1081                	// #4225
  4217e8:	mov	x2, x1
  4217ec:	ldr	w1, [sp, #684]
  4217f0:	mov	w0, w6
  4217f4:	bl	40a790 <log_internal_realm@plt>
  4217f8:	mov	w19, w0
  4217fc:	b	423de0 <config_parse@plt+0x18c30>
  421800:	ldr	w0, [sp, #684]
  421804:	cmp	w0, #0x0
  421808:	cneg	w0, w0, lt  // lt = tstop
  42180c:	and	w0, w0, #0xff
  421810:	neg	w19, w0
  421814:	b	423de0 <config_parse@plt+0x18c30>
  421818:	add	x0, sp, #0x360
  42181c:	mov	x3, x0
  421820:	mov	w2, #0x0                   	// #0
  421824:	mov	w1, #0x5                   	// #5
  421828:	movk	w1, #0x8, lsl #16
  42182c:	mov	w0, #0x1                   	// #1
  421830:	bl	40a500 <socketpair@plt>
  421834:	cmp	w0, #0x0
  421838:	b.ge	4218cc <config_parse@plt+0x1671c>  // b.tcont
  42183c:	mov	w0, #0x3                   	// #3
  421840:	str	w0, [sp, #668]
  421844:	bl	40a220 <__errno_location@plt>
  421848:	ldr	w0, [x0]
  42184c:	str	w0, [sp, #672]
  421850:	str	wzr, [sp, #676]
  421854:	ldr	w0, [sp, #676]
  421858:	bl	40b180 <log_get_max_level_realm@plt>
  42185c:	mov	w1, w0
  421860:	ldr	w0, [sp, #668]
  421864:	and	w0, w0, #0x7
  421868:	cmp	w1, w0
  42186c:	b.lt	4218b4 <config_parse@plt+0x16704>  // b.tstop
  421870:	ldr	w0, [sp, #676]
  421874:	lsl	w1, w0, #10
  421878:	ldr	w0, [sp, #668]
  42187c:	orr	w6, w1, w0
  421880:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  421884:	add	x1, x0, #0xbab
  421888:	adrp	x0, 450000 <config_parse@plt+0x44e50>
  42188c:	add	x5, x0, #0x60
  421890:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  421894:	add	x4, x0, #0x7f8
  421898:	mov	w3, #0x1084                	// #4228
  42189c:	mov	x2, x1
  4218a0:	ldr	w1, [sp, #672]
  4218a4:	mov	w0, w6
  4218a8:	bl	40a790 <log_internal_realm@plt>
  4218ac:	mov	w19, w0
  4218b0:	b	423de0 <config_parse@plt+0x18c30>
  4218b4:	ldr	w0, [sp, #672]
  4218b8:	cmp	w0, #0x0
  4218bc:	cneg	w0, w0, lt  // lt = tstop
  4218c0:	and	w0, w0, #0xff
  4218c4:	neg	w19, w0
  4218c8:	b	423de0 <config_parse@plt+0x18c30>
  4218cc:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  4218d0:	add	x0, x0, #0x358
  4218d4:	ldr	w0, [x0]
  4218d8:	cmp	w0, #0x0
  4218dc:	b.eq	421994 <config_parse@plt+0x167e4>  // b.none
  4218e0:	add	x0, sp, #0x358
  4218e4:	mov	x3, x0
  4218e8:	mov	w2, #0x0                   	// #0
  4218ec:	mov	w1, #0x5                   	// #5
  4218f0:	movk	w1, #0x8, lsl #16
  4218f4:	mov	w0, #0x1                   	// #1
  4218f8:	bl	40a500 <socketpair@plt>
  4218fc:	cmp	w0, #0x0
  421900:	b.ge	421994 <config_parse@plt+0x167e4>  // b.tcont
  421904:	mov	w0, #0x3                   	// #3
  421908:	str	w0, [sp, #244]
  42190c:	bl	40a220 <__errno_location@plt>
  421910:	ldr	w0, [x0]
  421914:	str	w0, [sp, #248]
  421918:	str	wzr, [sp, #252]
  42191c:	ldr	w0, [sp, #252]
  421920:	bl	40b180 <log_get_max_level_realm@plt>
  421924:	mov	w1, w0
  421928:	ldr	w0, [sp, #244]
  42192c:	and	w0, w0, #0x7
  421930:	cmp	w1, w0
  421934:	b.lt	42197c <config_parse@plt+0x167cc>  // b.tstop
  421938:	ldr	w0, [sp, #252]
  42193c:	lsl	w1, w0, #10
  421940:	ldr	w0, [sp, #244]
  421944:	orr	w6, w1, w0
  421948:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  42194c:	add	x1, x0, #0xbab
  421950:	adrp	x0, 450000 <config_parse@plt+0x44e50>
  421954:	add	x5, x0, #0x90
  421958:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  42195c:	add	x4, x0, #0x7f8
  421960:	mov	w3, #0x1088                	// #4232
  421964:	mov	x2, x1
  421968:	ldr	w1, [sp, #248]
  42196c:	mov	w0, w6
  421970:	bl	40a790 <log_internal_realm@plt>
  421974:	mov	w19, w0
  421978:	b	423de0 <config_parse@plt+0x18c30>
  42197c:	ldr	w0, [sp, #248]
  421980:	cmp	w0, #0x0
  421984:	cneg	w0, w0, lt  // lt = tstop
  421988:	and	w0, w0, #0xff
  42198c:	neg	w19, w0
  421990:	b	423de0 <config_parse@plt+0x18c30>
  421994:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  421998:	add	x0, x0, #0x58
  42199c:	ldr	w0, [x0]
  4219a0:	cmn	w0, #0x1
  4219a4:	b.ne	421a5c <config_parse@plt+0x168ac>  // b.any
  4219a8:	add	x0, sp, #0x368
  4219ac:	mov	x3, x0
  4219b0:	mov	w2, #0x0                   	// #0
  4219b4:	mov	w1, #0x5                   	// #5
  4219b8:	movk	w1, #0x8, lsl #16
  4219bc:	mov	w0, #0x1                   	// #1
  4219c0:	bl	40a500 <socketpair@plt>
  4219c4:	cmp	w0, #0x0
  4219c8:	b.ge	421a5c <config_parse@plt+0x168ac>  // b.tcont
  4219cc:	mov	w0, #0x3                   	// #3
  4219d0:	str	w0, [sp, #256]
  4219d4:	bl	40a220 <__errno_location@plt>
  4219d8:	ldr	w0, [x0]
  4219dc:	str	w0, [sp, #260]
  4219e0:	str	wzr, [sp, #264]
  4219e4:	ldr	w0, [sp, #264]
  4219e8:	bl	40b180 <log_get_max_level_realm@plt>
  4219ec:	mov	w1, w0
  4219f0:	ldr	w0, [sp, #256]
  4219f4:	and	w0, w0, #0x7
  4219f8:	cmp	w1, w0
  4219fc:	b.lt	421a44 <config_parse@plt+0x16894>  // b.tstop
  421a00:	ldr	w0, [sp, #264]
  421a04:	lsl	w1, w0, #10
  421a08:	ldr	w0, [sp, #256]
  421a0c:	orr	w6, w1, w0
  421a10:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  421a14:	add	x1, x0, #0xbab
  421a18:	adrp	x0, 450000 <config_parse@plt+0x44e50>
  421a1c:	add	x5, x0, #0xc0
  421a20:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  421a24:	add	x4, x0, #0x7f8
  421a28:	mov	w3, #0x108c                	// #4236
  421a2c:	mov	x2, x1
  421a30:	ldr	w1, [sp, #260]
  421a34:	mov	w0, w6
  421a38:	bl	40a790 <log_internal_realm@plt>
  421a3c:	mov	w19, w0
  421a40:	b	423de0 <config_parse@plt+0x18c30>
  421a44:	ldr	w0, [sp, #260]
  421a48:	cmp	w0, #0x0
  421a4c:	cneg	w0, w0, lt  // lt = tstop
  421a50:	and	w0, w0, #0xff
  421a54:	neg	w19, w0
  421a58:	b	423de0 <config_parse@plt+0x18c30>
  421a5c:	add	x0, sp, #0x388
  421a60:	mov	x2, #0x0                   	// #0
  421a64:	mov	x1, x0
  421a68:	mov	w0, #0x1                   	// #1
  421a6c:	bl	40a2f0 <sigprocmask@plt>
  421a70:	str	w0, [sp, #224]
  421a74:	ldr	w0, [sp, #224]
  421a78:	cmp	w0, #0x0
  421a7c:	b.ge	421b10 <config_parse@plt+0x16960>  // b.tcont
  421a80:	mov	w0, #0x3                   	// #3
  421a84:	str	w0, [sp, #656]
  421a88:	bl	40a220 <__errno_location@plt>
  421a8c:	ldr	w0, [x0]
  421a90:	str	w0, [sp, #660]
  421a94:	str	wzr, [sp, #664]
  421a98:	ldr	w0, [sp, #664]
  421a9c:	bl	40b180 <log_get_max_level_realm@plt>
  421aa0:	mov	w1, w0
  421aa4:	ldr	w0, [sp, #656]
  421aa8:	and	w0, w0, #0x7
  421aac:	cmp	w1, w0
  421ab0:	b.lt	421af8 <config_parse@plt+0x16948>  // b.tstop
  421ab4:	ldr	w0, [sp, #664]
  421ab8:	lsl	w1, w0, #10
  421abc:	ldr	w0, [sp, #656]
  421ac0:	orr	w6, w1, w0
  421ac4:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  421ac8:	add	x1, x0, #0xbab
  421acc:	adrp	x0, 450000 <config_parse@plt+0x44e50>
  421ad0:	add	x5, x0, #0xf0
  421ad4:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  421ad8:	add	x4, x0, #0x7f8
  421adc:	mov	w3, #0x1092                	// #4242
  421ae0:	mov	x2, x1
  421ae4:	ldr	w1, [sp, #660]
  421ae8:	mov	w0, w6
  421aec:	bl	40a790 <log_internal_realm@plt>
  421af0:	mov	w19, w0
  421af4:	b	423de0 <config_parse@plt+0x18c30>
  421af8:	ldr	w0, [sp, #660]
  421afc:	cmp	w0, #0x0
  421b00:	cneg	w0, w0, lt  // lt = tstop
  421b04:	and	w0, w0, #0xff
  421b08:	neg	w19, w0
  421b0c:	b	423de0 <config_parse@plt+0x18c30>
  421b10:	mov	x2, #0x0                   	// #0
  421b14:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  421b18:	add	x1, x0, #0x808
  421b1c:	mov	w0, #0x11                  	// #17
  421b20:	bl	409b30 <sigaction@plt>
  421b24:	str	w0, [sp, #224]
  421b28:	ldr	w0, [sp, #224]
  421b2c:	cmp	w0, #0x0
  421b30:	b.ge	421bc4 <config_parse@plt+0x16a14>  // b.tcont
  421b34:	mov	w0, #0x3                   	// #3
  421b38:	str	w0, [sp, #644]
  421b3c:	bl	40a220 <__errno_location@plt>
  421b40:	ldr	w0, [x0]
  421b44:	str	w0, [sp, #648]
  421b48:	str	wzr, [sp, #652]
  421b4c:	ldr	w0, [sp, #652]
  421b50:	bl	40b180 <log_get_max_level_realm@plt>
  421b54:	mov	w1, w0
  421b58:	ldr	w0, [sp, #644]
  421b5c:	and	w0, w0, #0x7
  421b60:	cmp	w1, w0
  421b64:	b.lt	421bac <config_parse@plt+0x169fc>  // b.tstop
  421b68:	ldr	w0, [sp, #652]
  421b6c:	lsl	w1, w0, #10
  421b70:	ldr	w0, [sp, #644]
  421b74:	orr	w6, w1, w0
  421b78:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  421b7c:	add	x1, x0, #0xbab
  421b80:	adrp	x0, 450000 <config_parse@plt+0x44e50>
  421b84:	add	x5, x0, #0x118
  421b88:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  421b8c:	add	x4, x0, #0x7f8
  421b90:	mov	w3, #0x1096                	// #4246
  421b94:	mov	x2, x1
  421b98:	ldr	w1, [sp, #648]
  421b9c:	mov	w0, w6
  421ba0:	bl	40a790 <log_internal_realm@plt>
  421ba4:	mov	w19, w0
  421ba8:	b	423de0 <config_parse@plt+0x18c30>
  421bac:	ldr	w0, [sp, #648]
  421bb0:	cmp	w0, #0x0
  421bb4:	cneg	w0, w0, lt  // lt = tstop
  421bb8:	and	w0, w0, #0xff
  421bbc:	neg	w19, w0
  421bc0:	b	423de0 <config_parse@plt+0x18c30>
  421bc4:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  421bc8:	add	x0, x0, #0x318
  421bcc:	ldr	x0, [x0]
  421bd0:	cmp	x0, #0x0
  421bd4:	b.eq	421e98 <config_parse@plt+0x16ce8>  // b.none
  421bd8:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  421bdc:	add	x0, x0, #0x318
  421be0:	ldr	x0, [x0]
  421be4:	mov	w1, #0x100                 	// #256
  421be8:	movk	w1, #0x8, lsl #16
  421bec:	bl	40afe0 <open64@plt>
  421bf0:	str	w0, [sp, #212]
  421bf4:	ldr	w0, [sp, #212]
  421bf8:	cmp	w0, #0x0
  421bfc:	b.ge	421ca0 <config_parse@plt+0x16af0>  // b.tcont
  421c00:	mov	w0, #0x3                   	// #3
  421c04:	str	w0, [sp, #304]
  421c08:	bl	40a220 <__errno_location@plt>
  421c0c:	ldr	w0, [x0]
  421c10:	str	w0, [sp, #308]
  421c14:	str	wzr, [sp, #312]
  421c18:	ldr	w0, [sp, #312]
  421c1c:	bl	40b180 <log_get_max_level_realm@plt>
  421c20:	mov	w1, w0
  421c24:	ldr	w0, [sp, #304]
  421c28:	and	w0, w0, #0x7
  421c2c:	cmp	w1, w0
  421c30:	b.lt	421c88 <config_parse@plt+0x16ad8>  // b.tstop
  421c34:	ldr	w0, [sp, #312]
  421c38:	lsl	w1, w0, #10
  421c3c:	ldr	w0, [sp, #304]
  421c40:	orr	w7, w1, w0
  421c44:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  421c48:	add	x1, x0, #0xbab
  421c4c:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  421c50:	add	x0, x0, #0x318
  421c54:	ldr	x0, [x0]
  421c58:	mov	x6, x0
  421c5c:	adrp	x0, 450000 <config_parse@plt+0x44e50>
  421c60:	add	x5, x0, #0x140
  421c64:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  421c68:	add	x4, x0, #0x7f8
  421c6c:	mov	w3, #0x109b                	// #4251
  421c70:	mov	x2, x1
  421c74:	ldr	w1, [sp, #308]
  421c78:	mov	w0, w7
  421c7c:	bl	40a790 <log_internal_realm@plt>
  421c80:	mov	w19, w0
  421c84:	b	423de0 <config_parse@plt+0x18c30>
  421c88:	ldr	w0, [sp, #308]
  421c8c:	cmp	w0, #0x0
  421c90:	cneg	w0, w0, lt  // lt = tstop
  421c94:	and	w0, w0, #0xff
  421c98:	neg	w19, w0
  421c9c:	b	423de0 <config_parse@plt+0x18c30>
  421ca0:	ldr	w0, [sp, #212]
  421ca4:	bl	40a260 <fd_is_network_ns@plt>
  421ca8:	str	w0, [sp, #224]
  421cac:	ldr	w0, [sp, #224]
  421cb0:	cmn	w0, #0x75
  421cb4:	b.ne	421d44 <config_parse@plt+0x16b94>  // b.any
  421cb8:	mov	w0, #0x7                   	// #7
  421cbc:	str	w0, [sp, #292]
  421cc0:	ldr	w0, [sp, #224]
  421cc4:	str	w0, [sp, #296]
  421cc8:	str	wzr, [sp, #300]
  421ccc:	ldr	w0, [sp, #300]
  421cd0:	bl	40b180 <log_get_max_level_realm@plt>
  421cd4:	mov	w1, w0
  421cd8:	ldr	w0, [sp, #292]
  421cdc:	and	w0, w0, #0x7
  421ce0:	cmp	w1, w0
  421ce4:	b.lt	421d38 <config_parse@plt+0x16b88>  // b.tstop
  421ce8:	ldr	w0, [sp, #300]
  421cec:	lsl	w1, w0, #10
  421cf0:	ldr	w0, [sp, #292]
  421cf4:	orr	w7, w1, w0
  421cf8:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  421cfc:	add	x1, x0, #0xbab
  421d00:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  421d04:	add	x0, x0, #0x318
  421d08:	ldr	x0, [x0]
  421d0c:	mov	x6, x0
  421d10:	adrp	x0, 450000 <config_parse@plt+0x44e50>
  421d14:	add	x5, x0, #0x158
  421d18:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  421d1c:	add	x4, x0, #0x7f8
  421d20:	mov	w3, #0x109f                	// #4255
  421d24:	mov	x2, x1
  421d28:	ldr	w1, [sp, #296]
  421d2c:	mov	w0, w7
  421d30:	bl	40a790 <log_internal_realm@plt>
  421d34:	b	421e98 <config_parse@plt+0x16ce8>
  421d38:	ldr	w0, [sp, #296]
  421d3c:	cmp	w0, #0x0
  421d40:	b	421e98 <config_parse@plt+0x16ce8>
  421d44:	ldr	w0, [sp, #224]
  421d48:	cmp	w0, #0x0
  421d4c:	b.ge	421dec <config_parse@plt+0x16c3c>  // b.tcont
  421d50:	mov	w0, #0x3                   	// #3
  421d54:	str	w0, [sp, #280]
  421d58:	ldr	w0, [sp, #224]
  421d5c:	str	w0, [sp, #284]
  421d60:	str	wzr, [sp, #288]
  421d64:	ldr	w0, [sp, #288]
  421d68:	bl	40b180 <log_get_max_level_realm@plt>
  421d6c:	mov	w1, w0
  421d70:	ldr	w0, [sp, #280]
  421d74:	and	w0, w0, #0x7
  421d78:	cmp	w1, w0
  421d7c:	b.lt	421dd4 <config_parse@plt+0x16c24>  // b.tstop
  421d80:	ldr	w0, [sp, #288]
  421d84:	lsl	w1, w0, #10
  421d88:	ldr	w0, [sp, #280]
  421d8c:	orr	w7, w1, w0
  421d90:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  421d94:	add	x1, x0, #0xbab
  421d98:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  421d9c:	add	x0, x0, #0x318
  421da0:	ldr	x0, [x0]
  421da4:	mov	x6, x0
  421da8:	adrp	x0, 450000 <config_parse@plt+0x44e50>
  421dac:	add	x5, x0, #0x1c8
  421db0:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  421db4:	add	x4, x0, #0x7f8
  421db8:	mov	w3, #0x10a1                	// #4257
  421dbc:	mov	x2, x1
  421dc0:	ldr	w1, [sp, #284]
  421dc4:	mov	w0, w7
  421dc8:	bl	40a790 <log_internal_realm@plt>
  421dcc:	mov	w19, w0
  421dd0:	b	423de0 <config_parse@plt+0x18c30>
  421dd4:	ldr	w0, [sp, #284]
  421dd8:	cmp	w0, #0x0
  421ddc:	cneg	w0, w0, lt  // lt = tstop
  421de0:	and	w0, w0, #0xff
  421de4:	neg	w19, w0
  421de8:	b	423de0 <config_parse@plt+0x18c30>
  421dec:	ldr	w0, [sp, #224]
  421df0:	cmp	w0, #0x0
  421df4:	b.ne	421e98 <config_parse@plt+0x16ce8>  // b.any
  421df8:	mov	w0, #0x3                   	// #3
  421dfc:	str	w0, [sp, #268]
  421e00:	mov	w0, #0x16                  	// #22
  421e04:	movk	w0, #0x4000, lsl #16
  421e08:	str	w0, [sp, #272]
  421e0c:	str	wzr, [sp, #276]
  421e10:	ldr	w0, [sp, #276]
  421e14:	bl	40b180 <log_get_max_level_realm@plt>
  421e18:	mov	w1, w0
  421e1c:	ldr	w0, [sp, #268]
  421e20:	and	w0, w0, #0x7
  421e24:	cmp	w1, w0
  421e28:	b.lt	421e80 <config_parse@plt+0x16cd0>  // b.tstop
  421e2c:	ldr	w0, [sp, #276]
  421e30:	lsl	w1, w0, #10
  421e34:	ldr	w0, [sp, #268]
  421e38:	orr	w7, w1, w0
  421e3c:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  421e40:	add	x1, x0, #0xbab
  421e44:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  421e48:	add	x0, x0, #0x318
  421e4c:	ldr	x0, [x0]
  421e50:	mov	x6, x0
  421e54:	adrp	x0, 450000 <config_parse@plt+0x44e50>
  421e58:	add	x5, x0, #0x1e8
  421e5c:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  421e60:	add	x4, x0, #0x7f8
  421e64:	mov	w3, #0x10a3                	// #4259
  421e68:	mov	x2, x1
  421e6c:	ldr	w1, [sp, #272]
  421e70:	mov	w0, w7
  421e74:	bl	40a790 <log_internal_realm@plt>
  421e78:	mov	w19, w0
  421e7c:	b	423de0 <config_parse@plt+0x18c30>
  421e80:	ldr	w0, [sp, #272]
  421e84:	cmp	w0, #0x0
  421e88:	cneg	w0, w0, lt  // lt = tstop
  421e8c:	and	w0, w0, #0xff
  421e90:	neg	w19, w0
  421e94:	b	423de0 <config_parse@plt+0x18c30>
  421e98:	mov	x0, #0x11                  	// #17
  421e9c:	movk	x0, #0x2, lsl #16
  421ea0:	bl	40bffc <config_parse@plt+0xe4c>
  421ea4:	mov	w1, w0
  421ea8:	ldr	x0, [sp, #128]
  421eac:	str	w1, [x0]
  421eb0:	ldr	x0, [sp, #128]
  421eb4:	ldr	w0, [x0]
  421eb8:	cmp	w0, #0x0
  421ebc:	b.ge	421f78 <config_parse@plt+0x16dc8>  // b.tcont
  421ec0:	mov	w0, #0x3                   	// #3
  421ec4:	str	w0, [sp, #632]
  421ec8:	bl	40a220 <__errno_location@plt>
  421ecc:	ldr	w0, [x0]
  421ed0:	str	w0, [sp, #636]
  421ed4:	str	wzr, [sp, #640]
  421ed8:	ldr	w0, [sp, #640]
  421edc:	bl	40b180 <log_get_max_level_realm@plt>
  421ee0:	mov	w1, w0
  421ee4:	ldr	w0, [sp, #632]
  421ee8:	and	w0, w0, #0x7
  421eec:	cmp	w1, w0
  421ef0:	b.lt	421f60 <config_parse@plt+0x16db0>  // b.tstop
  421ef4:	ldr	w0, [sp, #640]
  421ef8:	lsl	w1, w0, #10
  421efc:	ldr	w0, [sp, #632]
  421f00:	orr	w19, w1, w0
  421f04:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  421f08:	add	x20, x0, #0xbab
  421f0c:	bl	40a220 <__errno_location@plt>
  421f10:	ldr	w0, [x0]
  421f14:	cmp	w0, #0x16
  421f18:	b.ne	421f28 <config_parse@plt+0x16d78>  // b.any
  421f1c:	adrp	x0, 450000 <config_parse@plt+0x44e50>
  421f20:	add	x0, x0, #0x220
  421f24:	b	421f30 <config_parse@plt+0x16d80>
  421f28:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  421f2c:	add	x0, x0, #0xb00
  421f30:	mov	x6, x0
  421f34:	adrp	x0, 450000 <config_parse@plt+0x44e50>
  421f38:	add	x5, x0, #0x290
  421f3c:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  421f40:	add	x4, x0, #0x7f8
  421f44:	mov	w3, #0x10a9                	// #4265
  421f48:	mov	x2, x20
  421f4c:	ldr	w1, [sp, #636]
  421f50:	mov	w0, w19
  421f54:	bl	40a790 <log_internal_realm@plt>
  421f58:	mov	w19, w0
  421f5c:	b	423de0 <config_parse@plt+0x18c30>
  421f60:	ldr	w0, [sp, #636]
  421f64:	cmp	w0, #0x0
  421f68:	cneg	w0, w0, lt  // lt = tstop
  421f6c:	and	w0, w0, #0xff
  421f70:	neg	w19, w0
  421f74:	b	423de0 <config_parse@plt+0x18c30>
  421f78:	ldr	x0, [sp, #128]
  421f7c:	ldr	w0, [x0]
  421f80:	cmp	w0, #0x0
  421f84:	b.ne	422084 <config_parse@plt+0x16ed4>  // b.any
  421f88:	add	x0, sp, #0x370
  421f8c:	mov	w1, #0x1                   	// #1
  421f90:	bl	40ad40 <barrier_set_role@plt>
  421f94:	ldr	w0, [sp, #816]
  421f98:	bl	409c90 <safe_close@plt>
  421f9c:	str	w0, [sp, #816]
  421fa0:	ldr	w0, [sp, #824]
  421fa4:	bl	409c90 <safe_close@plt>
  421fa8:	str	w0, [sp, #824]
  421fac:	ldr	w0, [sp, #832]
  421fb0:	bl	409c90 <safe_close@plt>
  421fb4:	str	w0, [sp, #832]
  421fb8:	ldr	w0, [sp, #840]
  421fbc:	bl	409c90 <safe_close@plt>
  421fc0:	str	w0, [sp, #840]
  421fc4:	ldr	w0, [sp, #848]
  421fc8:	bl	409c90 <safe_close@plt>
  421fcc:	str	w0, [sp, #848]
  421fd0:	ldr	w0, [sp, #864]
  421fd4:	bl	409c90 <safe_close@plt>
  421fd8:	str	w0, [sp, #864]
  421fdc:	ldr	w0, [sp, #856]
  421fe0:	bl	409c90 <safe_close@plt>
  421fe4:	str	w0, [sp, #856]
  421fe8:	ldr	w0, [sp, #872]
  421fec:	bl	409c90 <safe_close@plt>
  421ff0:	str	w0, [sp, #872]
  421ff4:	bl	40a0b0 <reset_all_signal_handlers@plt>
  421ff8:	bl	40abf0 <reset_signal_mask@plt>
  421ffc:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  422000:	add	x0, x0, #0x238
  422004:	ldr	x9, [x0]
  422008:	ldr	w10, [sp, #836]
  42200c:	ldr	w5, [sp, #844]
  422010:	ldr	w6, [sp, #852]
  422014:	ldr	w7, [sp, #820]
  422018:	ldr	w0, [sp, #828]
  42201c:	ldr	w1, [sp, #860]
  422020:	ldr	w2, [sp, #868]
  422024:	ldr	w3, [sp, #876]
  422028:	ldr	w4, [sp, #212]
  42202c:	add	x8, sp, #0x370
  422030:	str	w4, [sp, #40]
  422034:	ldr	x4, [sp, #168]
  422038:	str	x4, [sp, #32]
  42203c:	str	w3, [sp, #24]
  422040:	str	w2, [sp, #16]
  422044:	str	w1, [sp, #8]
  422048:	str	w0, [sp]
  42204c:	mov	w4, w10
  422050:	ldrb	w3, [sp, #183]
  422054:	ldr	x2, [sp, #184]
  422058:	mov	x1, x9
  42205c:	mov	x0, x8
  422060:	bl	41cd5c <config_parse@plt+0x11bac>
  422064:	str	w0, [sp, #224]
  422068:	ldr	w0, [sp, #224]
  42206c:	cmp	w0, #0x0
  422070:	b.ge	42207c <config_parse@plt+0x16ecc>  // b.tcont
  422074:	mov	w0, #0x1                   	// #1
  422078:	bl	409e40 <_exit@plt>
  42207c:	mov	w0, #0x0                   	// #0
  422080:	bl	409e40 <_exit@plt>
  422084:	add	x0, sp, #0x370
  422088:	mov	w1, #0x0                   	// #0
  42208c:	bl	40ad40 <barrier_set_role@plt>
  422090:	ldr	x0, [sp, #168]
  422094:	bl	40aa80 <fdset_close@plt>
  422098:	ldr	w0, [sp, #820]
  42209c:	bl	409c90 <safe_close@plt>
  4220a0:	str	w0, [sp, #820]
  4220a4:	ldr	w0, [sp, #828]
  4220a8:	bl	409c90 <safe_close@plt>
  4220ac:	str	w0, [sp, #828]
  4220b0:	ldr	w0, [sp, #836]
  4220b4:	bl	409c90 <safe_close@plt>
  4220b8:	str	w0, [sp, #836]
  4220bc:	ldr	w0, [sp, #844]
  4220c0:	bl	409c90 <safe_close@plt>
  4220c4:	str	w0, [sp, #844]
  4220c8:	ldr	w0, [sp, #852]
  4220cc:	bl	409c90 <safe_close@plt>
  4220d0:	str	w0, [sp, #852]
  4220d4:	ldr	w0, [sp, #868]
  4220d8:	bl	409c90 <safe_close@plt>
  4220dc:	str	w0, [sp, #868]
  4220e0:	ldr	w0, [sp, #860]
  4220e4:	bl	409c90 <safe_close@plt>
  4220e8:	str	w0, [sp, #860]
  4220ec:	ldr	w0, [sp, #876]
  4220f0:	bl	409c90 <safe_close@plt>
  4220f4:	str	w0, [sp, #876]
  4220f8:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  4220fc:	add	x0, x0, #0x358
  422100:	ldr	w0, [x0]
  422104:	cmp	w0, #0x0
  422108:	b.eq	422480 <config_parse@plt+0x172d0>  // b.none
  42210c:	ldr	w4, [sp, #856]
  422110:	mov	w3, #0x0                   	// #0
  422114:	mov	x2, #0x4                   	// #4
  422118:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  42211c:	add	x1, x0, #0x50
  422120:	mov	w0, w4
  422124:	bl	40a2b0 <recv@plt>
  422128:	str	x0, [sp, #792]
  42212c:	ldr	x0, [sp, #792]
  422130:	cmp	x0, #0x0
  422134:	b.ge	4221c8 <config_parse@plt+0x17018>  // b.tcont
  422138:	mov	w0, #0x3                   	// #3
  42213c:	str	w0, [sp, #364]
  422140:	bl	40a220 <__errno_location@plt>
  422144:	ldr	w0, [x0]
  422148:	str	w0, [sp, #368]
  42214c:	str	wzr, [sp, #372]
  422150:	ldr	w0, [sp, #372]
  422154:	bl	40b180 <log_get_max_level_realm@plt>
  422158:	mov	w1, w0
  42215c:	ldr	w0, [sp, #364]
  422160:	and	w0, w0, #0x7
  422164:	cmp	w1, w0
  422168:	b.lt	4221b0 <config_parse@plt+0x17000>  // b.tstop
  42216c:	ldr	w0, [sp, #372]
  422170:	lsl	w1, w0, #10
  422174:	ldr	w0, [sp, #364]
  422178:	orr	w6, w1, w0
  42217c:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  422180:	add	x1, x0, #0xbab
  422184:	adrp	x0, 450000 <config_parse@plt+0x44e50>
  422188:	add	x5, x0, #0x2a8
  42218c:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  422190:	add	x4, x0, #0x7f8
  422194:	mov	w3, #0x10e2                	// #4322
  422198:	mov	x2, x1
  42219c:	ldr	w1, [sp, #368]
  4221a0:	mov	w0, w6
  4221a4:	bl	40a790 <log_internal_realm@plt>
  4221a8:	mov	w19, w0
  4221ac:	b	423de0 <config_parse@plt+0x18c30>
  4221b0:	ldr	w0, [sp, #368]
  4221b4:	cmp	w0, #0x0
  4221b8:	cneg	w0, w0, lt  // lt = tstop
  4221bc:	and	w0, w0, #0xff
  4221c0:	neg	w19, w0
  4221c4:	b	423de0 <config_parse@plt+0x18c30>
  4221c8:	ldr	x0, [sp, #792]
  4221cc:	cmp	x0, #0x4
  4221d0:	b.eq	422264 <config_parse@plt+0x170b4>  // b.none
  4221d4:	mov	w0, #0x3                   	// #3
  4221d8:	str	w0, [sp, #352]
  4221dc:	mov	w0, #0x5                   	// #5
  4221e0:	movk	w0, #0x4000, lsl #16
  4221e4:	str	w0, [sp, #356]
  4221e8:	str	wzr, [sp, #360]
  4221ec:	ldr	w0, [sp, #360]
  4221f0:	bl	40b180 <log_get_max_level_realm@plt>
  4221f4:	mov	w1, w0
  4221f8:	ldr	w0, [sp, #352]
  4221fc:	and	w0, w0, #0x7
  422200:	cmp	w1, w0
  422204:	b.lt	42224c <config_parse@plt+0x1709c>  // b.tstop
  422208:	ldr	w0, [sp, #360]
  42220c:	lsl	w1, w0, #10
  422210:	ldr	w0, [sp, #352]
  422214:	orr	w6, w1, w0
  422218:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  42221c:	add	x1, x0, #0xbab
  422220:	adrp	x0, 450000 <config_parse@plt+0x44e50>
  422224:	add	x5, x0, #0x2c8
  422228:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  42222c:	add	x4, x0, #0x7f8
  422230:	mov	w3, #0x10e4                	// #4324
  422234:	mov	x2, x1
  422238:	ldr	w1, [sp, #356]
  42223c:	mov	w0, w6
  422240:	bl	40a790 <log_internal_realm@plt>
  422244:	mov	w19, w0
  422248:	b	423de0 <config_parse@plt+0x18c30>
  42224c:	ldr	w0, [sp, #356]
  422250:	cmp	w0, #0x0
  422254:	cneg	w0, w0, lt  // lt = tstop
  422258:	and	w0, w0, #0xff
  42225c:	neg	w19, w0
  422260:	b	423de0 <config_parse@plt+0x18c30>
  422264:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  422268:	add	x0, x0, #0x358
  42226c:	ldr	w0, [x0]
  422270:	cmp	w0, #0x2
  422274:	b.ne	422480 <config_parse@plt+0x172d0>  // b.any
  422278:	add	x0, sp, #0x320
  42227c:	mov	x1, x0
  422280:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  422284:	add	x0, x0, #0x50
  422288:	bl	41e3a0 <config_parse@plt+0x131f0>
  42228c:	str	w0, [sp, #224]
  422290:	ldr	w0, [sp, #224]
  422294:	cmp	w0, #0x0
  422298:	b.ge	422328 <config_parse@plt+0x17178>  // b.tcont
  42229c:	mov	w0, #0x3                   	// #3
  4222a0:	str	w0, [sp, #340]
  4222a4:	ldr	w0, [sp, #224]
  4222a8:	str	w0, [sp, #344]
  4222ac:	str	wzr, [sp, #348]
  4222b0:	ldr	w0, [sp, #348]
  4222b4:	bl	40b180 <log_get_max_level_realm@plt>
  4222b8:	mov	w1, w0
  4222bc:	ldr	w0, [sp, #340]
  4222c0:	and	w0, w0, #0x7
  4222c4:	cmp	w1, w0
  4222c8:	b.lt	422310 <config_parse@plt+0x17160>  // b.tstop
  4222cc:	ldr	w0, [sp, #348]
  4222d0:	lsl	w1, w0, #10
  4222d4:	ldr	w0, [sp, #340]
  4222d8:	orr	w6, w1, w0
  4222dc:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  4222e0:	add	x1, x0, #0xbab
  4222e4:	adrp	x0, 450000 <config_parse@plt+0x44e50>
  4222e8:	add	x5, x0, #0x2f0
  4222ec:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  4222f0:	add	x4, x0, #0x7f8
  4222f4:	mov	w3, #0x10ed                	// #4333
  4222f8:	mov	x2, x1
  4222fc:	ldr	w1, [sp, #344]
  422300:	mov	w0, w6
  422304:	bl	40a790 <log_internal_realm@plt>
  422308:	mov	w19, w0
  42230c:	b	423de0 <config_parse@plt+0x18c30>
  422310:	ldr	w0, [sp, #344]
  422314:	cmp	w0, #0x0
  422318:	cneg	w0, w0, lt  // lt = tstop
  42231c:	and	w0, w0, #0xff
  422320:	neg	w19, w0
  422324:	b	423de0 <config_parse@plt+0x18c30>
  422328:	ldr	w4, [sp, #856]
  42232c:	mov	w3, #0x4000                	// #16384
  422330:	mov	x2, #0x4                   	// #4
  422334:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  422338:	add	x1, x0, #0x50
  42233c:	mov	w0, w4
  422340:	bl	40a7a0 <send@plt>
  422344:	str	x0, [sp, #792]
  422348:	ldr	x0, [sp, #792]
  42234c:	cmp	x0, #0x0
  422350:	b.ge	4223e4 <config_parse@plt+0x17234>  // b.tcont
  422354:	mov	w0, #0x3                   	// #3
  422358:	str	w0, [sp, #328]
  42235c:	bl	40a220 <__errno_location@plt>
  422360:	ldr	w0, [x0]
  422364:	str	w0, [sp, #332]
  422368:	str	wzr, [sp, #336]
  42236c:	ldr	w0, [sp, #336]
  422370:	bl	40b180 <log_get_max_level_realm@plt>
  422374:	mov	w1, w0
  422378:	ldr	w0, [sp, #328]
  42237c:	and	w0, w0, #0x7
  422380:	cmp	w1, w0
  422384:	b.lt	4223cc <config_parse@plt+0x1721c>  // b.tstop
  422388:	ldr	w0, [sp, #336]
  42238c:	lsl	w1, w0, #10
  422390:	ldr	w0, [sp, #328]
  422394:	orr	w6, w1, w0
  422398:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  42239c:	add	x1, x0, #0xbab
  4223a0:	adrp	x0, 44f000 <config_parse@plt+0x43e50>
  4223a4:	add	x5, x0, #0x4f8
  4223a8:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  4223ac:	add	x4, x0, #0x7f8
  4223b0:	mov	w3, #0x10f1                	// #4337
  4223b4:	mov	x2, x1
  4223b8:	ldr	w1, [sp, #332]
  4223bc:	mov	w0, w6
  4223c0:	bl	40a790 <log_internal_realm@plt>
  4223c4:	mov	w19, w0
  4223c8:	b	423de0 <config_parse@plt+0x18c30>
  4223cc:	ldr	w0, [sp, #332]
  4223d0:	cmp	w0, #0x0
  4223d4:	cneg	w0, w0, lt  // lt = tstop
  4223d8:	and	w0, w0, #0xff
  4223dc:	neg	w19, w0
  4223e0:	b	423de0 <config_parse@plt+0x18c30>
  4223e4:	ldr	x0, [sp, #792]
  4223e8:	cmp	x0, #0x4
  4223ec:	b.eq	422480 <config_parse@plt+0x172d0>  // b.none
  4223f0:	mov	w0, #0x3                   	// #3
  4223f4:	str	w0, [sp, #316]
  4223f8:	mov	w0, #0x5                   	// #5
  4223fc:	movk	w0, #0x4000, lsl #16
  422400:	str	w0, [sp, #320]
  422404:	str	wzr, [sp, #324]
  422408:	ldr	w0, [sp, #324]
  42240c:	bl	40b180 <log_get_max_level_realm@plt>
  422410:	mov	w1, w0
  422414:	ldr	w0, [sp, #316]
  422418:	and	w0, w0, #0x7
  42241c:	cmp	w1, w0
  422420:	b.lt	422468 <config_parse@plt+0x172b8>  // b.tstop
  422424:	ldr	w0, [sp, #324]
  422428:	lsl	w1, w0, #10
  42242c:	ldr	w0, [sp, #316]
  422430:	orr	w6, w1, w0
  422434:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  422438:	add	x1, x0, #0xbab
  42243c:	adrp	x0, 450000 <config_parse@plt+0x44e50>
  422440:	add	x5, x0, #0x320
  422444:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  422448:	add	x4, x0, #0x7f8
  42244c:	mov	w3, #0x10f3                	// #4339
  422450:	mov	x2, x1
  422454:	ldr	w1, [sp, #320]
  422458:	mov	w0, w6
  42245c:	bl	40a790 <log_internal_realm@plt>
  422460:	mov	w19, w0
  422464:	b	423de0 <config_parse@plt+0x18c30>
  422468:	ldr	w0, [sp, #320]
  42246c:	cmp	w0, #0x0
  422470:	cneg	w0, w0, lt  // lt = tstop
  422474:	and	w0, w0, #0xff
  422478:	neg	w19, w0
  42247c:	b	423de0 <config_parse@plt+0x18c30>
  422480:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  422484:	add	x0, x0, #0x58
  422488:	ldr	w0, [x0]
  42248c:	cmn	w0, #0x1
  422490:	b.ne	422614 <config_parse@plt+0x17464>  // b.any
  422494:	ldr	w4, [sp, #872]
  422498:	mov	w3, #0x0                   	// #0
  42249c:	mov	x2, #0x4                   	// #4
  4224a0:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  4224a4:	add	x1, x0, #0x58
  4224a8:	mov	w0, w4
  4224ac:	bl	40a2b0 <recv@plt>
  4224b0:	str	x0, [sp, #792]
  4224b4:	ldr	x0, [sp, #792]
  4224b8:	cmp	x0, #0x0
  4224bc:	b.ge	422550 <config_parse@plt+0x173a0>  // b.tcont
  4224c0:	mov	w0, #0x3                   	// #3
  4224c4:	str	w0, [sp, #388]
  4224c8:	bl	40a220 <__errno_location@plt>
  4224cc:	ldr	w0, [x0]
  4224d0:	str	w0, [sp, #392]
  4224d4:	str	wzr, [sp, #396]
  4224d8:	ldr	w0, [sp, #396]
  4224dc:	bl	40b180 <log_get_max_level_realm@plt>
  4224e0:	mov	w1, w0
  4224e4:	ldr	w0, [sp, #388]
  4224e8:	and	w0, w0, #0x7
  4224ec:	cmp	w1, w0
  4224f0:	b.lt	422538 <config_parse@plt+0x17388>  // b.tstop
  4224f4:	ldr	w0, [sp, #396]
  4224f8:	lsl	w1, w0, #10
  4224fc:	ldr	w0, [sp, #388]
  422500:	orr	w6, w1, w0
  422504:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  422508:	add	x1, x0, #0xbab
  42250c:	adrp	x0, 450000 <config_parse@plt+0x44e50>
  422510:	add	x5, x0, #0x348
  422514:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  422518:	add	x4, x0, #0x7f8
  42251c:	mov	w3, #0x10fb                	// #4347
  422520:	mov	x2, x1
  422524:	ldr	w1, [sp, #392]
  422528:	mov	w0, w6
  42252c:	bl	40a790 <log_internal_realm@plt>
  422530:	mov	w19, w0
  422534:	b	423de0 <config_parse@plt+0x18c30>
  422538:	ldr	w0, [sp, #392]
  42253c:	cmp	w0, #0x0
  422540:	cneg	w0, w0, lt  // lt = tstop
  422544:	and	w0, w0, #0xff
  422548:	neg	w19, w0
  42254c:	b	423de0 <config_parse@plt+0x18c30>
  422550:	ldr	x0, [sp, #792]
  422554:	cmp	x0, #0x4
  422558:	b.eq	422614 <config_parse@plt+0x17464>  // b.none
  42255c:	mov	w0, #0x3                   	// #3
  422560:	str	w0, [sp, #376]
  422564:	mov	w0, #0x5                   	// #5
  422568:	movk	w0, #0x4000, lsl #16
  42256c:	str	w0, [sp, #380]
  422570:	str	wzr, [sp, #384]
  422574:	ldr	w0, [sp, #384]
  422578:	bl	40b180 <log_get_max_level_realm@plt>
  42257c:	mov	w1, w0
  422580:	ldr	w0, [sp, #376]
  422584:	and	w0, w0, #0x7
  422588:	cmp	w1, w0
  42258c:	b.lt	4225fc <config_parse@plt+0x1744c>  // b.tstop
  422590:	ldr	w0, [sp, #384]
  422594:	lsl	w1, w0, #10
  422598:	ldr	w0, [sp, #376]
  42259c:	orr	w8, w1, w0
  4225a0:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  4225a4:	add	x1, x0, #0xbab
  4225a8:	ldr	x0, [sp, #792]
  4225ac:	cmp	x0, #0x0
  4225b0:	b.ne	4225c0 <config_parse@plt+0x17410>  // b.any
  4225b4:	adrp	x0, 450000 <config_parse@plt+0x44e50>
  4225b8:	add	x0, x0, #0x368
  4225bc:	b	4225c8 <config_parse@plt+0x17418>
  4225c0:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  4225c4:	add	x0, x0, #0xb00
  4225c8:	mov	x7, x0
  4225cc:	ldr	x6, [sp, #792]
  4225d0:	adrp	x0, 450000 <config_parse@plt+0x44e50>
  4225d4:	add	x5, x0, #0x388
  4225d8:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  4225dc:	add	x4, x0, #0x7f8
  4225e0:	mov	w3, #0x10fd                	// #4349
  4225e4:	mov	x2, x1
  4225e8:	ldr	w1, [sp, #380]
  4225ec:	mov	w0, w8
  4225f0:	bl	40a790 <log_internal_realm@plt>
  4225f4:	mov	w19, w0
  4225f8:	b	423de0 <config_parse@plt+0x18c30>
  4225fc:	ldr	w0, [sp, #380]
  422600:	cmp	w0, #0x0
  422604:	cneg	w0, w0, lt  // lt = tstop
  422608:	and	w0, w0, #0xff
  42260c:	neg	w19, w0
  422610:	b	423de0 <config_parse@plt+0x18c30>
  422614:	ldr	x0, [sp, #128]
  422618:	ldr	w0, [x0]
  42261c:	mov	w2, #0x1                   	// #1
  422620:	mov	w1, w0
  422624:	adrp	x0, 450000 <config_parse@plt+0x44e50>
  422628:	add	x0, x0, #0x3c0
  42262c:	bl	40a2c0 <wait_for_terminate_and_check@plt>
  422630:	str	w0, [sp, #224]
  422634:	ldr	w0, [sp, #224]
  422638:	cmp	w0, #0x0
  42263c:	b.ge	422648 <config_parse@plt+0x17498>  // b.tcont
  422640:	ldr	w19, [sp, #224]
  422644:	b	423de0 <config_parse@plt+0x18c30>
  422648:	ldr	w0, [sp, #224]
  42264c:	cmp	w0, #0x0
  422650:	b.eq	42265c <config_parse@plt+0x174ac>  // b.none
  422654:	mov	w19, #0xfffffffb            	// #-5
  422658:	b	423de0 <config_parse@plt+0x18c30>
  42265c:	ldr	w0, [sp, #832]
  422660:	mov	w3, #0x0                   	// #0
  422664:	mov	x2, #0x4                   	// #4
  422668:	ldr	x1, [sp, #128]
  42266c:	bl	40a2b0 <recv@plt>
  422670:	str	x0, [sp, #792]
  422674:	ldr	x0, [sp, #792]
  422678:	cmp	x0, #0x0
  42267c:	b.ge	422710 <config_parse@plt+0x17560>  // b.tcont
  422680:	mov	w0, #0x3                   	// #3
  422684:	str	w0, [sp, #620]
  422688:	bl	40a220 <__errno_location@plt>
  42268c:	ldr	w0, [x0]
  422690:	str	w0, [sp, #624]
  422694:	str	wzr, [sp, #628]
  422698:	ldr	w0, [sp, #628]
  42269c:	bl	40b180 <log_get_max_level_realm@plt>
  4226a0:	mov	w1, w0
  4226a4:	ldr	w0, [sp, #620]
  4226a8:	and	w0, w0, #0x7
  4226ac:	cmp	w1, w0
  4226b0:	b.lt	4226f8 <config_parse@plt+0x17548>  // b.tstop
  4226b4:	ldr	w0, [sp, #628]
  4226b8:	lsl	w1, w0, #10
  4226bc:	ldr	w0, [sp, #620]
  4226c0:	orr	w6, w1, w0
  4226c4:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  4226c8:	add	x1, x0, #0xbab
  4226cc:	adrp	x0, 450000 <config_parse@plt+0x44e50>
  4226d0:	add	x5, x0, #0x3d0
  4226d4:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  4226d8:	add	x4, x0, #0x7f8
  4226dc:	mov	w3, #0x110b                	// #4363
  4226e0:	mov	x2, x1
  4226e4:	ldr	w1, [sp, #624]
  4226e8:	mov	w0, w6
  4226ec:	bl	40a790 <log_internal_realm@plt>
  4226f0:	mov	w19, w0
  4226f4:	b	423de0 <config_parse@plt+0x18c30>
  4226f8:	ldr	w0, [sp, #624]
  4226fc:	cmp	w0, #0x0
  422700:	cneg	w0, w0, lt  // lt = tstop
  422704:	and	w0, w0, #0xff
  422708:	neg	w19, w0
  42270c:	b	423de0 <config_parse@plt+0x18c30>
  422710:	ldr	x0, [sp, #792]
  422714:	cmp	x0, #0x4
  422718:	b.eq	4227ac <config_parse@plt+0x175fc>  // b.none
  42271c:	mov	w0, #0x3                   	// #3
  422720:	str	w0, [sp, #608]
  422724:	mov	w0, #0x5                   	// #5
  422728:	movk	w0, #0x4000, lsl #16
  42272c:	str	w0, [sp, #612]
  422730:	str	wzr, [sp, #616]
  422734:	ldr	w0, [sp, #616]
  422738:	bl	40b180 <log_get_max_level_realm@plt>
  42273c:	mov	w1, w0
  422740:	ldr	w0, [sp, #608]
  422744:	and	w0, w0, #0x7
  422748:	cmp	w1, w0
  42274c:	b.lt	422794 <config_parse@plt+0x175e4>  // b.tstop
  422750:	ldr	w0, [sp, #616]
  422754:	lsl	w1, w0, #10
  422758:	ldr	w0, [sp, #608]
  42275c:	orr	w6, w1, w0
  422760:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  422764:	add	x1, x0, #0xbab
  422768:	adrp	x0, 450000 <config_parse@plt+0x44e50>
  42276c:	add	x5, x0, #0x3f8
  422770:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  422774:	add	x4, x0, #0x7f8
  422778:	mov	w3, #0x110d                	// #4365
  42277c:	mov	x2, x1
  422780:	ldr	w1, [sp, #612]
  422784:	mov	w0, w6
  422788:	bl	40a790 <log_internal_realm@plt>
  42278c:	mov	w19, w0
  422790:	b	423de0 <config_parse@plt+0x18c30>
  422794:	ldr	w0, [sp, #612]
  422798:	cmp	w0, #0x0
  42279c:	cneg	w0, w0, lt  // lt = tstop
  4227a0:	and	w0, w0, #0xff
  4227a4:	neg	w19, w0
  4227a8:	b	423de0 <config_parse@plt+0x18c30>
  4227ac:	ldr	w4, [sp, #840]
  4227b0:	mov	w3, #0x0                   	// #0
  4227b4:	mov	x2, #0x10                  	// #16
  4227b8:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  4227bc:	add	x1, x0, #0x278
  4227c0:	mov	w0, w4
  4227c4:	bl	40a2b0 <recv@plt>
  4227c8:	str	x0, [sp, #792]
  4227cc:	ldr	x0, [sp, #792]
  4227d0:	cmp	x0, #0x0
  4227d4:	b.ge	422868 <config_parse@plt+0x176b8>  // b.tcont
  4227d8:	mov	w0, #0x3                   	// #3
  4227dc:	str	w0, [sp, #596]
  4227e0:	bl	40a220 <__errno_location@plt>
  4227e4:	ldr	w0, [x0]
  4227e8:	str	w0, [sp, #600]
  4227ec:	str	wzr, [sp, #604]
  4227f0:	ldr	w0, [sp, #604]
  4227f4:	bl	40b180 <log_get_max_level_realm@plt>
  4227f8:	mov	w1, w0
  4227fc:	ldr	w0, [sp, #596]
  422800:	and	w0, w0, #0x7
  422804:	cmp	w1, w0
  422808:	b.lt	422850 <config_parse@plt+0x176a0>  // b.tstop
  42280c:	ldr	w0, [sp, #604]
  422810:	lsl	w1, w0, #10
  422814:	ldr	w0, [sp, #596]
  422818:	orr	w6, w1, w0
  42281c:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  422820:	add	x1, x0, #0xbab
  422824:	adrp	x0, 450000 <config_parse@plt+0x44e50>
  422828:	add	x5, x0, #0x428
  42282c:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  422830:	add	x4, x0, #0x7f8
  422834:	mov	w3, #0x1112                	// #4370
  422838:	mov	x2, x1
  42283c:	ldr	w1, [sp, #600]
  422840:	mov	w0, w6
  422844:	bl	40a790 <log_internal_realm@plt>
  422848:	mov	w19, w0
  42284c:	b	423de0 <config_parse@plt+0x18c30>
  422850:	ldr	w0, [sp, #600]
  422854:	cmp	w0, #0x0
  422858:	cneg	w0, w0, lt  // lt = tstop
  42285c:	and	w0, w0, #0xff
  422860:	neg	w19, w0
  422864:	b	423de0 <config_parse@plt+0x18c30>
  422868:	ldr	x0, [sp, #792]
  42286c:	cmp	x0, #0x10
  422870:	b.eq	422904 <config_parse@plt+0x17754>  // b.none
  422874:	mov	w0, #0x3                   	// #3
  422878:	str	w0, [sp, #584]
  42287c:	mov	w0, #0x5                   	// #5
  422880:	movk	w0, #0x4000, lsl #16
  422884:	str	w0, [sp, #588]
  422888:	str	wzr, [sp, #592]
  42288c:	ldr	w0, [sp, #592]
  422890:	bl	40b180 <log_get_max_level_realm@plt>
  422894:	mov	w1, w0
  422898:	ldr	w0, [sp, #584]
  42289c:	and	w0, w0, #0x7
  4228a0:	cmp	w1, w0
  4228a4:	b.lt	4228ec <config_parse@plt+0x1773c>  // b.tstop
  4228a8:	ldr	w0, [sp, #592]
  4228ac:	lsl	w1, w0, #10
  4228b0:	ldr	w0, [sp, #584]
  4228b4:	orr	w6, w1, w0
  4228b8:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  4228bc:	add	x1, x0, #0xbab
  4228c0:	adrp	x0, 450000 <config_parse@plt+0x44e50>
  4228c4:	add	x5, x0, #0x450
  4228c8:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  4228cc:	add	x4, x0, #0x7f8
  4228d0:	mov	w3, #0x1114                	// #4372
  4228d4:	mov	x2, x1
  4228d8:	ldr	w1, [sp, #588]
  4228dc:	mov	w0, w6
  4228e0:	bl	40a790 <log_internal_realm@plt>
  4228e4:	mov	w19, w0
  4228e8:	b	423de0 <config_parse@plt+0x18c30>
  4228ec:	ldr	w0, [sp, #588]
  4228f0:	cmp	w0, #0x0
  4228f4:	cneg	w0, w0, lt  // lt = tstop
  4228f8:	and	w0, w0, #0xff
  4228fc:	neg	w19, w0
  422900:	b	423de0 <config_parse@plt+0x18c30>
  422904:	ldr	w0, [sp, #848]
  422908:	mov	w1, #0x0                   	// #0
  42290c:	bl	40af90 <receive_one_fd@plt>
  422910:	str	w0, [sp, #204]
  422914:	ldr	w0, [sp, #204]
  422918:	cmp	w0, #0x0
  42291c:	b.ge	4229ac <config_parse@plt+0x177fc>  // b.tcont
  422920:	mov	w0, #0x3                   	// #3
  422924:	str	w0, [sp, #572]
  422928:	ldr	w0, [sp, #204]
  42292c:	str	w0, [sp, #576]
  422930:	str	wzr, [sp, #580]
  422934:	ldr	w0, [sp, #580]
  422938:	bl	40b180 <log_get_max_level_realm@plt>
  42293c:	mov	w1, w0
  422940:	ldr	w0, [sp, #572]
  422944:	and	w0, w0, #0x7
  422948:	cmp	w1, w0
  42294c:	b.lt	422994 <config_parse@plt+0x177e4>  // b.tstop
  422950:	ldr	w0, [sp, #580]
  422954:	lsl	w1, w0, #10
  422958:	ldr	w0, [sp, #572]
  42295c:	orr	w6, w1, w0
  422960:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  422964:	add	x1, x0, #0xbab
  422968:	adrp	x0, 450000 <config_parse@plt+0x44e50>
  42296c:	add	x5, x0, #0x480
  422970:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  422974:	add	x4, x0, #0x7f8
  422978:	mov	w3, #0x1119                	// #4377
  42297c:	mov	x2, x1
  422980:	ldr	w1, [sp, #576]
  422984:	mov	w0, w6
  422988:	bl	40a790 <log_internal_realm@plt>
  42298c:	mov	w19, w0
  422990:	b	423de0 <config_parse@plt+0x18c30>
  422994:	ldr	w0, [sp, #576]
  422998:	cmp	w0, #0x0
  42299c:	cneg	w0, w0, lt  // lt = tstop
  4229a0:	and	w0, w0, #0xff
  4229a4:	neg	w19, w0
  4229a8:	b	423de0 <config_parse@plt+0x18c30>
  4229ac:	mov	w0, #0x7                   	// #7
  4229b0:	str	w0, [sp, #400]
  4229b4:	str	wzr, [sp, #404]
  4229b8:	str	wzr, [sp, #408]
  4229bc:	ldr	w0, [sp, #408]
  4229c0:	bl	40b180 <log_get_max_level_realm@plt>
  4229c4:	mov	w1, w0
  4229c8:	ldr	w0, [sp, #400]
  4229cc:	and	w0, w0, #0x7
  4229d0:	cmp	w1, w0
  4229d4:	b.lt	422a24 <config_parse@plt+0x17874>  // b.tstop
  4229d8:	ldr	w0, [sp, #408]
  4229dc:	lsl	w1, w0, #10
  4229e0:	ldr	w0, [sp, #400]
  4229e4:	orr	w7, w1, w0
  4229e8:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  4229ec:	add	x1, x0, #0xbab
  4229f0:	ldr	x0, [sp, #128]
  4229f4:	ldr	w0, [x0]
  4229f8:	mov	w6, w0
  4229fc:	adrp	x0, 450000 <config_parse@plt+0x44e50>
  422a00:	add	x5, x0, #0x4c0
  422a04:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  422a08:	add	x4, x0, #0x7f8
  422a0c:	mov	w3, #0x111c                	// #4380
  422a10:	mov	x2, x1
  422a14:	ldr	w1, [sp, #404]
  422a18:	mov	w0, w7
  422a1c:	bl	40a790 <log_internal_realm@plt>
  422a20:	b	422a2c <config_parse@plt+0x1787c>
  422a24:	ldr	w0, [sp, #404]
  422a28:	cmp	w0, #0x0
  422a2c:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  422a30:	add	x0, x0, #0x358
  422a34:	ldr	w0, [x0]
  422a38:	cmp	w0, #0x0
  422a3c:	b.eq	422b18 <config_parse@plt+0x17968>  // b.none
  422a40:	add	x0, sp, #0x370
  422a44:	bl	40b604 <config_parse@plt+0x454>
  422a48:	and	w0, w0, #0xff
  422a4c:	eor	w0, w0, #0x1
  422a50:	and	w0, w0, #0xff
  422a54:	cmp	w0, #0x0
  422a58:	b.eq	422aec <config_parse@plt+0x1793c>  // b.none
  422a5c:	mov	w0, #0x3                   	// #3
  422a60:	str	w0, [sp, #412]
  422a64:	mov	w0, #0x3                   	// #3
  422a68:	movk	w0, #0x4000, lsl #16
  422a6c:	str	w0, [sp, #416]
  422a70:	str	wzr, [sp, #420]
  422a74:	ldr	w0, [sp, #420]
  422a78:	bl	40b180 <log_get_max_level_realm@plt>
  422a7c:	mov	w1, w0
  422a80:	ldr	w0, [sp, #412]
  422a84:	and	w0, w0, #0x7
  422a88:	cmp	w1, w0
  422a8c:	b.lt	422ad4 <config_parse@plt+0x17924>  // b.tstop
  422a90:	ldr	w0, [sp, #420]
  422a94:	lsl	w1, w0, #10
  422a98:	ldr	w0, [sp, #412]
  422a9c:	orr	w6, w1, w0
  422aa0:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  422aa4:	add	x1, x0, #0xbab
  422aa8:	adrp	x0, 450000 <config_parse@plt+0x44e50>
  422aac:	add	x5, x0, #0x4e0
  422ab0:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  422ab4:	add	x4, x0, #0x7f8
  422ab8:	mov	w3, #0x1120                	// #4384
  422abc:	mov	x2, x1
  422ac0:	ldr	w1, [sp, #416]
  422ac4:	mov	w0, w6
  422ac8:	bl	40a790 <log_internal_realm@plt>
  422acc:	mov	w19, w0
  422ad0:	b	423de0 <config_parse@plt+0x18c30>
  422ad4:	ldr	w0, [sp, #416]
  422ad8:	cmp	w0, #0x0
  422adc:	cneg	w0, w0, lt  // lt = tstop
  422ae0:	and	w0, w0, #0xff
  422ae4:	neg	w19, w0
  422ae8:	b	423de0 <config_parse@plt+0x18c30>
  422aec:	ldr	x0, [sp, #128]
  422af0:	ldr	w0, [x0]
  422af4:	bl	41e7b8 <config_parse@plt+0x13608>
  422af8:	str	w0, [sp, #224]
  422afc:	ldr	w0, [sp, #224]
  422b00:	cmp	w0, #0x0
  422b04:	b.ge	422b10 <config_parse@plt+0x17960>  // b.tcont
  422b08:	ldr	w19, [sp, #224]
  422b0c:	b	423de0 <config_parse@plt+0x18c30>
  422b10:	add	x0, sp, #0x370
  422b14:	bl	409670 <barrier_place@plt>
  422b18:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  422b1c:	add	x0, x0, #0x2b0
  422b20:	ldrb	w0, [x0]
  422b24:	cmp	w0, #0x0
  422b28:	b.eq	422e58 <config_parse@plt+0x17ca8>  // b.none
  422b2c:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  422b30:	add	x0, x0, #0x318
  422b34:	ldr	x0, [x0]
  422b38:	cmp	x0, #0x0
  422b3c:	b.ne	422bec <config_parse@plt+0x17a3c>  // b.any
  422b40:	add	x0, sp, #0x370
  422b44:	bl	40b604 <config_parse@plt+0x454>
  422b48:	and	w0, w0, #0xff
  422b4c:	eor	w0, w0, #0x1
  422b50:	and	w0, w0, #0xff
  422b54:	cmp	w0, #0x0
  422b58:	b.eq	422bec <config_parse@plt+0x17a3c>  // b.none
  422b5c:	mov	w0, #0x3                   	// #3
  422b60:	str	w0, [sp, #424]
  422b64:	mov	w0, #0x3                   	// #3
  422b68:	movk	w0, #0x4000, lsl #16
  422b6c:	str	w0, [sp, #428]
  422b70:	str	wzr, [sp, #432]
  422b74:	ldr	w0, [sp, #432]
  422b78:	bl	40b180 <log_get_max_level_realm@plt>
  422b7c:	mov	w1, w0
  422b80:	ldr	w0, [sp, #424]
  422b84:	and	w0, w0, #0x7
  422b88:	cmp	w1, w0
  422b8c:	b.lt	422bd4 <config_parse@plt+0x17a24>  // b.tstop
  422b90:	ldr	w0, [sp, #432]
  422b94:	lsl	w1, w0, #10
  422b98:	ldr	w0, [sp, #424]
  422b9c:	orr	w6, w1, w0
  422ba0:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  422ba4:	add	x1, x0, #0xbab
  422ba8:	adrp	x0, 450000 <config_parse@plt+0x44e50>
  422bac:	add	x5, x0, #0x4f8
  422bb0:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  422bb4:	add	x4, x0, #0x7f8
  422bb8:	mov	w3, #0x112d                	// #4397
  422bbc:	mov	x2, x1
  422bc0:	ldr	w1, [sp, #428]
  422bc4:	mov	w0, w6
  422bc8:	bl	40a790 <log_internal_realm@plt>
  422bcc:	mov	w19, w0
  422bd0:	b	423de0 <config_parse@plt+0x18c30>
  422bd4:	ldr	w0, [sp, #428]
  422bd8:	cmp	w0, #0x0
  422bdc:	cneg	w0, w0, lt  // lt = tstop
  422be0:	and	w0, w0, #0xff
  422be4:	neg	w19, w0
  422be8:	b	423de0 <config_parse@plt+0x18c30>
  422bec:	ldr	x0, [sp, #128]
  422bf0:	ldr	w2, [x0]
  422bf4:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  422bf8:	add	x0, x0, #0x2e0
  422bfc:	ldr	x0, [x0]
  422c00:	mov	x1, x0
  422c04:	mov	w0, w2
  422c08:	bl	4365fc <config_parse@plt+0x2b44c>
  422c0c:	str	w0, [sp, #224]
  422c10:	ldr	w0, [sp, #224]
  422c14:	cmp	w0, #0x0
  422c18:	b.ge	422c24 <config_parse@plt+0x17a74>  // b.tcont
  422c1c:	ldr	w19, [sp, #224]
  422c20:	b	423de0 <config_parse@plt+0x18c30>
  422c24:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  422c28:	add	x0, x0, #0x2f8
  422c2c:	ldrb	w0, [x0]
  422c30:	cmp	w0, #0x0
  422c34:	b.eq	422d80 <config_parse@plt+0x17bd0>  // b.none
  422c38:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  422c3c:	add	x0, x0, #0x288
  422c40:	ldr	x4, [x0]
  422c44:	ldr	x0, [sp, #128]
  422c48:	ldr	w1, [x0]
  422c4c:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  422c50:	add	x0, x0, #0x308
  422c54:	ldr	x0, [x0]
  422c58:	cmp	x0, #0x0
  422c5c:	b.ne	422c74 <config_parse@plt+0x17ac4>  // b.any
  422c60:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  422c64:	add	x0, x0, #0x310
  422c68:	ldr	x0, [x0]
  422c6c:	cmp	x0, #0x0
  422c70:	b.eq	422c7c <config_parse@plt+0x17acc>  // b.none
  422c74:	mov	w0, #0x1                   	// #1
  422c78:	b	422c80 <config_parse@plt+0x17ad0>
  422c7c:	mov	w0, #0x0                   	// #0
  422c80:	and	w0, w0, #0x1
  422c84:	and	w0, w0, #0xff
  422c88:	mov	w3, w0
  422c8c:	ldr	x2, [sp, #160]
  422c90:	mov	x0, x4
  422c94:	bl	434e30 <config_parse@plt+0x29c80>
  422c98:	str	w0, [sp, #224]
  422c9c:	ldr	w0, [sp, #224]
  422ca0:	cmp	w0, #0x0
  422ca4:	b.ge	422cb0 <config_parse@plt+0x17b00>  // b.tcont
  422ca8:	ldr	w19, [sp, #224]
  422cac:	b	423de0 <config_parse@plt+0x18c30>
  422cb0:	ldr	w0, [sp, #224]
  422cb4:	cmp	w0, #0x0
  422cb8:	b.le	422cc4 <config_parse@plt+0x17b14>
  422cbc:	ldr	w0, [sp, #224]
  422cc0:	str	w0, [sp, #220]
  422cc4:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  422cc8:	add	x0, x0, #0x308
  422ccc:	ldr	x0, [x0]
  422cd0:	cmp	x0, #0x0
  422cd4:	b.eq	422d24 <config_parse@plt+0x17b74>  // b.none
  422cd8:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  422cdc:	add	x0, x0, #0x308
  422ce0:	ldr	x0, [x0]
  422ce4:	mov	w2, #0x0                   	// #0
  422ce8:	mov	x1, x0
  422cec:	ldr	x0, [sp, #160]
  422cf0:	bl	435a60 <config_parse@plt+0x2a8b0>
  422cf4:	str	w0, [sp, #224]
  422cf8:	ldr	w0, [sp, #224]
  422cfc:	cmp	w0, #0x0
  422d00:	b.ge	422d0c <config_parse@plt+0x17b5c>  // b.tcont
  422d04:	ldr	w19, [sp, #224]
  422d08:	b	423de0 <config_parse@plt+0x18c30>
  422d0c:	ldr	w0, [sp, #224]
  422d10:	cmp	w0, #0x0
  422d14:	b.le	422d80 <config_parse@plt+0x17bd0>
  422d18:	ldr	w0, [sp, #224]
  422d1c:	str	w0, [sp, #220]
  422d20:	b	422d80 <config_parse@plt+0x17bd0>
  422d24:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  422d28:	add	x0, x0, #0x310
  422d2c:	ldr	x0, [x0]
  422d30:	cmp	x0, #0x0
  422d34:	b.eq	422d80 <config_parse@plt+0x17bd0>  // b.none
  422d38:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  422d3c:	add	x0, x0, #0x310
  422d40:	ldr	x0, [x0]
  422d44:	mov	w2, #0x1                   	// #1
  422d48:	mov	x1, x0
  422d4c:	ldr	x0, [sp, #160]
  422d50:	bl	435a60 <config_parse@plt+0x2a8b0>
  422d54:	str	w0, [sp, #224]
  422d58:	ldr	w0, [sp, #224]
  422d5c:	cmp	w0, #0x0
  422d60:	b.ge	422d6c <config_parse@plt+0x17bbc>  // b.tcont
  422d64:	ldr	w19, [sp, #224]
  422d68:	b	423de0 <config_parse@plt+0x18c30>
  422d6c:	ldr	w0, [sp, #224]
  422d70:	cmp	w0, #0x0
  422d74:	b.le	422d80 <config_parse@plt+0x17bd0>
  422d78:	ldr	w0, [sp, #224]
  422d7c:	str	w0, [sp, #220]
  422d80:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  422d84:	add	x0, x0, #0x288
  422d88:	ldr	x3, [x0]
  422d8c:	ldr	x0, [sp, #128]
  422d90:	ldr	w1, [x0]
  422d94:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  422d98:	add	x0, x0, #0x300
  422d9c:	ldr	x0, [x0]
  422da0:	mov	x2, x0
  422da4:	mov	x0, x3
  422da8:	bl	4352b4 <config_parse@plt+0x2a104>
  422dac:	str	w0, [sp, #224]
  422db0:	ldr	w0, [sp, #224]
  422db4:	cmp	w0, #0x0
  422db8:	b.ge	422dc4 <config_parse@plt+0x17c14>  // b.tcont
  422dbc:	ldr	w19, [sp, #224]
  422dc0:	b	423de0 <config_parse@plt+0x18c30>
  422dc4:	ldr	x0, [sp, #152]
  422dc8:	mov	w1, #0x1                   	// #1
  422dcc:	strb	w1, [x0]
  422dd0:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  422dd4:	add	x0, x0, #0x288
  422dd8:	ldr	x3, [x0]
  422ddc:	ldr	x0, [sp, #128]
  422de0:	ldr	w1, [x0]
  422de4:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  422de8:	add	x0, x0, #0x2e8
  422dec:	ldr	x0, [x0]
  422df0:	mov	x2, x0
  422df4:	mov	x0, x3
  422df8:	bl	4369c4 <config_parse@plt+0x2b814>
  422dfc:	str	w0, [sp, #224]
  422e00:	ldr	w0, [sp, #224]
  422e04:	cmp	w0, #0x0
  422e08:	b.ge	422e14 <config_parse@plt+0x17c64>  // b.tcont
  422e0c:	ldr	w19, [sp, #224]
  422e10:	b	423de0 <config_parse@plt+0x18c30>
  422e14:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  422e18:	add	x0, x0, #0x288
  422e1c:	ldr	x3, [x0]
  422e20:	ldr	x0, [sp, #128]
  422e24:	ldr	w1, [x0]
  422e28:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  422e2c:	add	x0, x0, #0x2f0
  422e30:	ldr	x0, [x0]
  422e34:	mov	x2, x0
  422e38:	mov	x0, x3
  422e3c:	bl	437454 <config_parse@plt+0x2c2a4>
  422e40:	str	w0, [sp, #224]
  422e44:	ldr	w0, [sp, #224]
  422e48:	cmp	w0, #0x0
  422e4c:	b.ge	422e58 <config_parse@plt+0x17ca8>  // b.tcont
  422e50:	ldr	w19, [sp, #224]
  422e54:	b	423de0 <config_parse@plt+0x18c30>
  422e58:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  422e5c:	add	x0, x0, #0x40
  422e60:	ldrb	w0, [x0]
  422e64:	cmp	w0, #0x0
  422e68:	b.ne	422e88 <config_parse@plt+0x17cd8>  // b.any
  422e6c:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  422e70:	add	x0, x0, #0x2d9
  422e74:	ldrb	w0, [x0]
  422e78:	eor	w0, w0, #0x1
  422e7c:	and	w0, w0, #0xff
  422e80:	cmp	w0, #0x0
  422e84:	b.eq	422fd4 <config_parse@plt+0x17e24>  // b.none
  422e88:	add	x0, sp, #0x310
  422e8c:	bl	40a7c0 <sd_bus_default_system@plt>
  422e90:	str	w0, [sp, #224]
  422e94:	ldr	w0, [sp, #224]
  422e98:	cmp	w0, #0x0
  422e9c:	b.ge	422f2c <config_parse@plt+0x17d7c>  // b.tcont
  422ea0:	mov	w0, #0x3                   	// #3
  422ea4:	str	w0, [sp, #448]
  422ea8:	ldr	w0, [sp, #224]
  422eac:	str	w0, [sp, #452]
  422eb0:	str	wzr, [sp, #456]
  422eb4:	ldr	w0, [sp, #456]
  422eb8:	bl	40b180 <log_get_max_level_realm@plt>
  422ebc:	mov	w1, w0
  422ec0:	ldr	w0, [sp, #448]
  422ec4:	and	w0, w0, #0x7
  422ec8:	cmp	w1, w0
  422ecc:	b.lt	422f14 <config_parse@plt+0x17d64>  // b.tstop
  422ed0:	ldr	w0, [sp, #456]
  422ed4:	lsl	w1, w0, #10
  422ed8:	ldr	w0, [sp, #448]
  422edc:	orr	w6, w1, w0
  422ee0:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  422ee4:	add	x1, x0, #0xbab
  422ee8:	adrp	x0, 44d000 <config_parse@plt+0x41e50>
  422eec:	add	x5, x0, #0x858
  422ef0:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  422ef4:	add	x4, x0, #0x7f8
  422ef8:	mov	w3, #0x1163                	// #4451
  422efc:	mov	x2, x1
  422f00:	ldr	w1, [sp, #452]
  422f04:	mov	w0, w6
  422f08:	bl	40a790 <log_internal_realm@plt>
  422f0c:	mov	w19, w0
  422f10:	b	423de0 <config_parse@plt+0x18c30>
  422f14:	ldr	w0, [sp, #452]
  422f18:	cmp	w0, #0x0
  422f1c:	cneg	w0, w0, lt  // lt = tstop
  422f20:	and	w0, w0, #0xff
  422f24:	neg	w19, w0
  422f28:	b	423de0 <config_parse@plt+0x18c30>
  422f2c:	ldr	x0, [sp, #784]
  422f30:	mov	w1, #0x0                   	// #0
  422f34:	bl	40b120 <sd_bus_set_close_on_exit@plt>
  422f38:	str	w0, [sp, #224]
  422f3c:	ldr	w0, [sp, #224]
  422f40:	cmp	w0, #0x0
  422f44:	b.ge	422fd4 <config_parse@plt+0x17e24>  // b.tcont
  422f48:	mov	w0, #0x3                   	// #3
  422f4c:	str	w0, [sp, #436]
  422f50:	ldr	w0, [sp, #224]
  422f54:	str	w0, [sp, #440]
  422f58:	str	wzr, [sp, #444]
  422f5c:	ldr	w0, [sp, #444]
  422f60:	bl	40b180 <log_get_max_level_realm@plt>
  422f64:	mov	w1, w0
  422f68:	ldr	w0, [sp, #436]
  422f6c:	and	w0, w0, #0x7
  422f70:	cmp	w1, w0
  422f74:	b.lt	422fbc <config_parse@plt+0x17e0c>  // b.tstop
  422f78:	ldr	w0, [sp, #444]
  422f7c:	lsl	w1, w0, #10
  422f80:	ldr	w0, [sp, #436]
  422f84:	orr	w6, w1, w0
  422f88:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  422f8c:	add	x1, x0, #0xbab
  422f90:	adrp	x0, 450000 <config_parse@plt+0x44e50>
  422f94:	add	x5, x0, #0x510
  422f98:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  422f9c:	add	x4, x0, #0x7f8
  422fa0:	mov	w3, #0x1167                	// #4455
  422fa4:	mov	x2, x1
  422fa8:	ldr	w1, [sp, #440]
  422fac:	mov	w0, w6
  422fb0:	bl	40a790 <log_internal_realm@plt>
  422fb4:	mov	w19, w0
  422fb8:	b	423de0 <config_parse@plt+0x18c30>
  422fbc:	ldr	w0, [sp, #440]
  422fc0:	cmp	w0, #0x0
  422fc4:	cneg	w0, w0, lt  // lt = tstop
  422fc8:	and	w0, w0, #0xff
  422fcc:	neg	w19, w0
  422fd0:	b	423de0 <config_parse@plt+0x18c30>
  422fd4:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  422fd8:	add	x0, x0, #0x2d9
  422fdc:	ldrb	w0, [x0]
  422fe0:	eor	w0, w0, #0x1
  422fe4:	and	w0, w0, #0xff
  422fe8:	cmp	w0, #0x0
  422fec:	b.eq	4230d4 <config_parse@plt+0x17f24>  // b.none
  422ff0:	ldr	x20, [sp, #784]
  422ff4:	ldr	x0, [sp, #128]
  422ff8:	ldr	w0, [x0]
  422ffc:	bl	40bf58 <config_parse@plt+0xda8>
  423000:	str	x0, [sp]
  423004:	mov	x7, #0x0                   	// #0
  423008:	adrp	x0, 419000 <config_parse@plt+0xde50>
  42300c:	add	x6, x0, #0x8f4
  423010:	adrp	x0, 450000 <config_parse@plt+0x44e50>
  423014:	add	x5, x0, #0x540
  423018:	adrp	x0, 450000 <config_parse@plt+0x44e50>
  42301c:	add	x4, x0, #0x550
  423020:	mov	x3, #0x0                   	// #0
  423024:	adrp	x0, 450000 <config_parse@plt+0x44e50>
  423028:	add	x2, x0, #0x570
  42302c:	mov	x1, #0x0                   	// #0
  423030:	mov	x0, x20
  423034:	bl	40a070 <sd_bus_match_signal_async@plt>
  423038:	str	w0, [sp, #224]
  42303c:	ldr	w0, [sp, #224]
  423040:	cmp	w0, #0x0
  423044:	b.ge	4230d4 <config_parse@plt+0x17f24>  // b.tcont
  423048:	mov	w0, #0x3                   	// #3
  42304c:	str	w0, [sp, #460]
  423050:	ldr	w0, [sp, #224]
  423054:	str	w0, [sp, #464]
  423058:	str	wzr, [sp, #468]
  42305c:	ldr	w0, [sp, #468]
  423060:	bl	40b180 <log_get_max_level_realm@plt>
  423064:	mov	w1, w0
  423068:	ldr	w0, [sp, #460]
  42306c:	and	w0, w0, #0x7
  423070:	cmp	w1, w0
  423074:	b.lt	4230bc <config_parse@plt+0x17f0c>  // b.tstop
  423078:	ldr	w0, [sp, #468]
  42307c:	lsl	w1, w0, #10
  423080:	ldr	w0, [sp, #460]
  423084:	orr	w6, w1, w0
  423088:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  42308c:	add	x1, x0, #0xbab
  423090:	adrp	x0, 450000 <config_parse@plt+0x44e50>
  423094:	add	x5, x0, #0x590
  423098:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  42309c:	add	x4, x0, #0x7f8
  4230a0:	mov	w3, #0x1178                	// #4472
  4230a4:	mov	x2, x1
  4230a8:	ldr	w1, [sp, #464]
  4230ac:	mov	w0, w6
  4230b0:	bl	40a790 <log_internal_realm@plt>
  4230b4:	mov	w19, w0
  4230b8:	b	423de0 <config_parse@plt+0x18c30>
  4230bc:	ldr	w0, [sp, #464]
  4230c0:	cmp	w0, #0x0
  4230c4:	cneg	w0, w0, lt  // lt = tstop
  4230c8:	and	w0, w0, #0xff
  4230cc:	neg	w19, w0
  4230d0:	b	423de0 <config_parse@plt+0x18c30>
  4230d4:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  4230d8:	add	x0, x0, #0x40
  4230dc:	ldrb	w0, [x0]
  4230e0:	cmp	w0, #0x0
  4230e4:	b.eq	4231d0 <config_parse@plt+0x18020>  // b.none
  4230e8:	ldr	x8, [sp, #784]
  4230ec:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  4230f0:	add	x0, x0, #0x288
  4230f4:	ldr	x9, [x0]
  4230f8:	ldr	x0, [sp, #128]
  4230fc:	ldr	w10, [x0]
  423100:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  423104:	add	x0, x0, #0x238
  423108:	ldr	x11, [x0]
  42310c:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  423110:	add	x0, x0, #0x2a8
  423114:	ldr	x6, [x0]
  423118:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  42311c:	add	x0, x0, #0x2c0
  423120:	ldr	x1, [x0]
  423124:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  423128:	add	x0, x0, #0x2c8
  42312c:	ldr	x0, [x0]
  423130:	mov	w7, w0
  423134:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  423138:	add	x0, x0, #0x360
  42313c:	ldr	w2, [x0]
  423140:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  423144:	add	x0, x0, #0x348
  423148:	ldr	x3, [x0]
  42314c:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  423150:	add	x0, x0, #0x350
  423154:	ldr	x4, [x0]
  423158:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  42315c:	add	x0, x0, #0x2d9
  423160:	ldrb	w12, [x0]
  423164:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  423168:	add	x0, x0, #0x60
  42316c:	ldr	x5, [x0]
  423170:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  423174:	add	x0, x0, #0x278
  423178:	str	x5, [sp, #48]
  42317c:	mov	w5, w12
  423180:	strb	w5, [sp, #40]
  423184:	str	x4, [sp, #32]
  423188:	str	x3, [sp, #24]
  42318c:	str	w2, [sp, #16]
  423190:	str	w7, [sp, #8]
  423194:	str	x1, [sp]
  423198:	mov	x7, x6
  42319c:	ldr	w6, [sp, #220]
  4231a0:	ldp	x4, x5, [x0]
  4231a4:	mov	x3, x11
  4231a8:	mov	w2, w10
  4231ac:	mov	x1, x9
  4231b0:	mov	x0, x8
  4231b4:	bl	442e3c <config_parse@plt+0x37c8c>
  4231b8:	str	w0, [sp, #224]
  4231bc:	ldr	w0, [sp, #224]
  4231c0:	cmp	w0, #0x0
  4231c4:	b.ge	42331c <config_parse@plt+0x1816c>  // b.tcont
  4231c8:	ldr	w19, [sp, #224]
  4231cc:	b	423de0 <config_parse@plt+0x18c30>
  4231d0:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  4231d4:	add	x0, x0, #0x2d9
  4231d8:	ldrb	w0, [x0]
  4231dc:	eor	w0, w0, #0x1
  4231e0:	and	w0, w0, #0xff
  4231e4:	cmp	w0, #0x0
  4231e8:	b.eq	423280 <config_parse@plt+0x180d0>  // b.none
  4231ec:	ldr	x8, [sp, #784]
  4231f0:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  4231f4:	add	x0, x0, #0x288
  4231f8:	ldr	x1, [x0]
  4231fc:	ldr	x0, [sp, #128]
  423200:	ldr	w2, [x0]
  423204:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  423208:	add	x0, x0, #0x2a8
  42320c:	ldr	x3, [x0]
  423210:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  423214:	add	x0, x0, #0x2c0
  423218:	ldr	x4, [x0]
  42321c:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  423220:	add	x0, x0, #0x2c8
  423224:	ldr	x0, [x0]
  423228:	mov	w9, w0
  42322c:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  423230:	add	x0, x0, #0x360
  423234:	ldr	w5, [x0]
  423238:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  42323c:	add	x0, x0, #0x348
  423240:	ldr	x6, [x0]
  423244:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  423248:	add	x0, x0, #0x350
  42324c:	ldr	x0, [x0]
  423250:	str	x0, [sp]
  423254:	mov	x7, x6
  423258:	mov	w6, w5
  42325c:	mov	w5, w9
  423260:	mov	x0, x8
  423264:	bl	443984 <config_parse@plt+0x387d4>
  423268:	str	w0, [sp, #224]
  42326c:	ldr	w0, [sp, #224]
  423270:	cmp	w0, #0x0
  423274:	b.ge	42331c <config_parse@plt+0x1816c>  // b.tcont
  423278:	ldr	w19, [sp, #224]
  42327c:	b	423de0 <config_parse@plt+0x18c30>
  423280:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  423284:	add	x0, x0, #0x2a8
  423288:	ldr	x0, [x0]
  42328c:	cmp	x0, #0x0
  423290:	b.ne	4232a8 <config_parse@plt+0x180f8>  // b.any
  423294:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  423298:	add	x0, x0, #0x348
  42329c:	ldr	x0, [x0]
  4232a0:	cmp	x0, #0x0
  4232a4:	b.eq	42331c <config_parse@plt+0x1816c>  // b.none
  4232a8:	mov	w0, #0x5                   	// #5
  4232ac:	str	w0, [sp, #472]
  4232b0:	str	wzr, [sp, #476]
  4232b4:	str	wzr, [sp, #480]
  4232b8:	ldr	w0, [sp, #480]
  4232bc:	bl	40b180 <log_get_max_level_realm@plt>
  4232c0:	mov	w1, w0
  4232c4:	ldr	w0, [sp, #472]
  4232c8:	and	w0, w0, #0x7
  4232cc:	cmp	w1, w0
  4232d0:	b.lt	423314 <config_parse@plt+0x18164>  // b.tstop
  4232d4:	ldr	w0, [sp, #480]
  4232d8:	lsl	w1, w0, #10
  4232dc:	ldr	w0, [sp, #472]
  4232e0:	orr	w6, w1, w0
  4232e4:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  4232e8:	add	x1, x0, #0xbab
  4232ec:	adrp	x0, 450000 <config_parse@plt+0x44e50>
  4232f0:	add	x5, x0, #0x5b8
  4232f4:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  4232f8:	add	x4, x0, #0x7f8
  4232fc:	mov	w3, #0x119b                	// #4507
  423300:	mov	x2, x1
  423304:	ldr	w1, [sp, #476]
  423308:	mov	w0, w6
  42330c:	bl	40a790 <log_internal_realm@plt>
  423310:	b	42331c <config_parse@plt+0x1816c>
  423314:	ldr	w0, [sp, #476]
  423318:	cmp	w0, #0x0
  42331c:	ldr	x0, [sp, #128]
  423320:	ldr	w3, [x0]
  423324:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  423328:	add	x0, x0, #0x2d9
  42332c:	ldrb	w1, [x0]
  423330:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  423334:	add	x0, x0, #0x58
  423338:	ldr	w0, [x0]
  42333c:	mov	w2, w0
  423340:	mov	w0, w3
  423344:	bl	428d74 <config_parse@plt+0x1dbc4>
  423348:	str	w0, [sp, #224]
  42334c:	ldr	w0, [sp, #224]
  423350:	cmp	w0, #0x0
  423354:	b.ge	423360 <config_parse@plt+0x181b0>  // b.tcont
  423358:	ldr	w19, [sp, #224]
  42335c:	b	423de0 <config_parse@plt+0x18c30>
  423360:	ldr	x0, [sp, #128]
  423364:	ldr	w3, [x0]
  423368:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  42336c:	add	x0, x0, #0x58
  423370:	ldr	w1, [x0]
  423374:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  423378:	add	x0, x0, #0x50
  42337c:	ldr	w0, [x0]
  423380:	mov	w2, w0
  423384:	mov	w0, w3
  423388:	bl	4283b4 <config_parse@plt+0x1d204>
  42338c:	str	w0, [sp, #224]
  423390:	ldr	w0, [sp, #224]
  423394:	cmp	w0, #0x0
  423398:	b.ge	4233a4 <config_parse@plt+0x181f4>  // b.tcont
  42339c:	ldr	w19, [sp, #224]
  4233a0:	b	423de0 <config_parse@plt+0x18c30>
  4233a4:	ldr	x0, [sp, #128]
  4233a8:	ldr	w3, [x0]
  4233ac:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  4233b0:	add	x0, x0, #0x58
  4233b4:	ldr	w1, [x0]
  4233b8:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  4233bc:	add	x0, x0, #0x50
  4233c0:	ldr	w0, [x0]
  4233c4:	mov	w2, w0
  4233c8:	mov	w0, w3
  4233cc:	bl	427f64 <config_parse@plt+0x1cdb4>
  4233d0:	str	w0, [sp, #224]
  4233d4:	ldr	w0, [sp, #224]
  4233d8:	cmp	w0, #0x0
  4233dc:	b.ge	4233e8 <config_parse@plt+0x18238>  // b.tcont
  4233e0:	ldr	w19, [sp, #224]
  4233e4:	b	423de0 <config_parse@plt+0x18c30>
  4233e8:	add	x0, sp, #0x370
  4233ec:	bl	409670 <barrier_place@plt>
  4233f0:	add	x0, sp, #0x388
  4233f4:	mov	x2, #0x0                   	// #0
  4233f8:	mov	x1, x0
  4233fc:	mov	w0, #0x0                   	// #0
  423400:	bl	40a2f0 <sigprocmask@plt>
  423404:	lsr	w0, w0, #31
  423408:	and	w0, w0, #0xff
  42340c:	and	x0, x0, #0xff
  423410:	cmp	x0, #0x0
  423414:	b.eq	423440 <config_parse@plt+0x18290>  // b.none
  423418:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  42341c:	add	x1, x0, #0xbab
  423420:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  423424:	add	x4, x0, #0x7e8
  423428:	mov	w3, #0x11b1                	// #4529
  42342c:	mov	x2, x1
  423430:	adrp	x0, 450000 <config_parse@plt+0x44e50>
  423434:	add	x1, x0, #0x620
  423438:	mov	w0, #0x0                   	// #0
  42343c:	bl	409d50 <log_assert_failed_realm@plt>
  423440:	mov	w1, #0xffffffff            	// #-1
  423444:	mov	w0, #0x11                  	// #17
  423448:	bl	4096f0 <default_signals@plt>
  42344c:	str	w0, [sp, #224]
  423450:	ldr	w0, [sp, #224]
  423454:	cmp	w0, #0x0
  423458:	b.ge	4234e8 <config_parse@plt+0x18338>  // b.tcont
  42345c:	mov	w0, #0x3                   	// #3
  423460:	str	w0, [sp, #560]
  423464:	ldr	w0, [sp, #224]
  423468:	str	w0, [sp, #564]
  42346c:	str	wzr, [sp, #568]
  423470:	ldr	w0, [sp, #568]
  423474:	bl	40b180 <log_get_max_level_realm@plt>
  423478:	mov	w1, w0
  42347c:	ldr	w0, [sp, #560]
  423480:	and	w0, w0, #0x7
  423484:	cmp	w1, w0
  423488:	b.lt	4234d0 <config_parse@plt+0x18320>  // b.tstop
  42348c:	ldr	w0, [sp, #568]
  423490:	lsl	w1, w0, #10
  423494:	ldr	w0, [sp, #560]
  423498:	orr	w6, w1, w0
  42349c:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  4234a0:	add	x1, x0, #0xbab
  4234a4:	adrp	x0, 450000 <config_parse@plt+0x44e50>
  4234a8:	add	x5, x0, #0x650
  4234ac:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  4234b0:	add	x4, x0, #0x7f8
  4234b4:	mov	w3, #0x11b6                	// #4534
  4234b8:	mov	x2, x1
  4234bc:	ldr	w1, [sp, #564]
  4234c0:	mov	w0, w6
  4234c4:	bl	40a790 <log_internal_realm@plt>
  4234c8:	mov	w19, w0
  4234cc:	b	423de0 <config_parse@plt+0x18c30>
  4234d0:	ldr	w0, [sp, #564]
  4234d4:	cmp	w0, #0x0
  4234d8:	cneg	w0, w0, lt  // lt = tstop
  4234dc:	and	w0, w0, #0xff
  4234e0:	neg	w19, w0
  4234e4:	b	423de0 <config_parse@plt+0x18c30>
  4234e8:	add	x0, sp, #0x2f8
  4234ec:	bl	40a230 <sd_event_new@plt>
  4234f0:	str	w0, [sp, #224]
  4234f4:	ldr	w0, [sp, #224]
  4234f8:	cmp	w0, #0x0
  4234fc:	b.ge	42358c <config_parse@plt+0x183dc>  // b.tcont
  423500:	mov	w0, #0x3                   	// #3
  423504:	str	w0, [sp, #548]
  423508:	ldr	w0, [sp, #224]
  42350c:	str	w0, [sp, #552]
  423510:	str	wzr, [sp, #556]
  423514:	ldr	w0, [sp, #556]
  423518:	bl	40b180 <log_get_max_level_realm@plt>
  42351c:	mov	w1, w0
  423520:	ldr	w0, [sp, #548]
  423524:	and	w0, w0, #0x7
  423528:	cmp	w1, w0
  42352c:	b.lt	423574 <config_parse@plt+0x183c4>  // b.tstop
  423530:	ldr	w0, [sp, #556]
  423534:	lsl	w1, w0, #10
  423538:	ldr	w0, [sp, #548]
  42353c:	orr	w6, w1, w0
  423540:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  423544:	add	x1, x0, #0xbab
  423548:	adrp	x0, 450000 <config_parse@plt+0x44e50>
  42354c:	add	x5, x0, #0x670
  423550:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  423554:	add	x4, x0, #0x7f8
  423558:	mov	w3, #0x11ba                	// #4538
  42355c:	mov	x2, x1
  423560:	ldr	w1, [sp, #552]
  423564:	mov	w0, w6
  423568:	bl	40a790 <log_internal_realm@plt>
  42356c:	mov	w19, w0
  423570:	b	423de0 <config_parse@plt+0x18c30>
  423574:	ldr	w0, [sp, #552]
  423578:	cmp	w0, #0x0
  42357c:	cneg	w0, w0, lt  // lt = tstop
  423580:	and	w0, w0, #0xff
  423584:	neg	w19, w0
  423588:	b	423de0 <config_parse@plt+0x18c30>
  42358c:	ldr	x0, [sp, #760]
  423590:	mov	w1, #0x1                   	// #1
  423594:	bl	4097c0 <sd_event_set_watchdog@plt>
  423598:	ldr	x0, [sp, #784]
  42359c:	cmp	x0, #0x0
  4235a0:	b.eq	423650 <config_parse@plt+0x184a0>  // b.none
  4235a4:	ldr	x0, [sp, #784]
  4235a8:	ldr	x1, [sp, #760]
  4235ac:	mov	w2, #0x0                   	// #0
  4235b0:	bl	409f20 <sd_bus_attach_event@plt>
  4235b4:	str	w0, [sp, #224]
  4235b8:	ldr	w0, [sp, #224]
  4235bc:	cmp	w0, #0x0
  4235c0:	b.ge	423650 <config_parse@plt+0x184a0>  // b.tcont
  4235c4:	mov	w0, #0x3                   	// #3
  4235c8:	str	w0, [sp, #484]
  4235cc:	ldr	w0, [sp, #224]
  4235d0:	str	w0, [sp, #488]
  4235d4:	str	wzr, [sp, #492]
  4235d8:	ldr	w0, [sp, #492]
  4235dc:	bl	40b180 <log_get_max_level_realm@plt>
  4235e0:	mov	w1, w0
  4235e4:	ldr	w0, [sp, #484]
  4235e8:	and	w0, w0, #0x7
  4235ec:	cmp	w1, w0
  4235f0:	b.lt	423638 <config_parse@plt+0x18488>  // b.tstop
  4235f4:	ldr	w0, [sp, #492]
  4235f8:	lsl	w1, w0, #10
  4235fc:	ldr	w0, [sp, #484]
  423600:	orr	w6, w1, w0
  423604:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  423608:	add	x1, x0, #0xbab
  42360c:	adrp	x0, 450000 <config_parse@plt+0x44e50>
  423610:	add	x5, x0, #0x698
  423614:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  423618:	add	x4, x0, #0x7f8
  42361c:	mov	w3, #0x11c1                	// #4545
  423620:	mov	x2, x1
  423624:	ldr	w1, [sp, #488]
  423628:	mov	w0, w6
  42362c:	bl	40a790 <log_internal_realm@plt>
  423630:	mov	w19, w0
  423634:	b	423de0 <config_parse@plt+0x18c30>
  423638:	ldr	w0, [sp, #488]
  42363c:	cmp	w0, #0x0
  423640:	cneg	w0, w0, lt  // lt = tstop
  423644:	and	w0, w0, #0xff
  423648:	neg	w19, w0
  42364c:	b	423de0 <config_parse@plt+0x18c30>
  423650:	ldr	x20, [sp, #760]
  423654:	ldr	w21, [sp, #204]
  423658:	ldr	x0, [sp, #128]
  42365c:	ldr	w0, [x0]
  423660:	bl	40bf58 <config_parse@plt+0xda8>
  423664:	mov	x1, x0
  423668:	add	x0, sp, #0x2f0
  42366c:	mov	x3, x0
  423670:	mov	x2, x1
  423674:	mov	w1, w21
  423678:	mov	x0, x20
  42367c:	bl	41efdc <config_parse@plt+0x13e2c>
  423680:	str	w0, [sp, #224]
  423684:	ldr	w0, [sp, #224]
  423688:	cmp	w0, #0x0
  42368c:	b.ge	423698 <config_parse@plt+0x184e8>  // b.tcont
  423690:	ldr	w19, [sp, #224]
  423694:	b	423de0 <config_parse@plt+0x18c30>
  423698:	add	x0, sp, #0x370
  42369c:	bl	40b604 <config_parse@plt+0x454>
  4236a0:	and	w0, w0, #0xff
  4236a4:	eor	w0, w0, #0x1
  4236a8:	and	w0, w0, #0xff
  4236ac:	cmp	w0, #0x0
  4236b0:	b.eq	423744 <config_parse@plt+0x18594>  // b.none
  4236b4:	mov	w0, #0x3                   	// #3
  4236b8:	str	w0, [sp, #536]
  4236bc:	mov	w0, #0x3                   	// #3
  4236c0:	movk	w0, #0x4000, lsl #16
  4236c4:	str	w0, [sp, #540]
  4236c8:	str	wzr, [sp, #544]
  4236cc:	ldr	w0, [sp, #544]
  4236d0:	bl	40b180 <log_get_max_level_realm@plt>
  4236d4:	mov	w1, w0
  4236d8:	ldr	w0, [sp, #536]
  4236dc:	and	w0, w0, #0x7
  4236e0:	cmp	w1, w0
  4236e4:	b.lt	42372c <config_parse@plt+0x1857c>  // b.tstop
  4236e8:	ldr	w0, [sp, #544]
  4236ec:	lsl	w1, w0, #10
  4236f0:	ldr	w0, [sp, #536]
  4236f4:	orr	w6, w1, w0
  4236f8:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  4236fc:	add	x1, x0, #0xbab
  423700:	adrp	x0, 450000 <config_parse@plt+0x44e50>
  423704:	add	x5, x0, #0x4e0
  423708:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  42370c:	add	x4, x0, #0x7f8
  423710:	mov	w3, #0x11ca                	// #4554
  423714:	mov	x2, x1
  423718:	ldr	w1, [sp, #540]
  42371c:	mov	w0, w6
  423720:	bl	40a790 <log_internal_realm@plt>
  423724:	mov	w19, w0
  423728:	b	423de0 <config_parse@plt+0x18c30>
  42372c:	ldr	w0, [sp, #540]
  423730:	cmp	w0, #0x0
  423734:	cneg	w0, w0, lt  // lt = tstop
  423738:	and	w0, w0, #0xff
  42373c:	neg	w19, w0
  423740:	b	423de0 <config_parse@plt+0x18c30>
  423744:	ldr	w0, [sp, #200]
  423748:	bl	409c90 <safe_close@plt>
  42374c:	str	w0, [sp, #200]
  423750:	ldr	x0, [sp, #128]
  423754:	ldr	w0, [x0]
  423758:	mov	w2, w0
  42375c:	adrp	x0, 450000 <config_parse@plt+0x44e50>
  423760:	add	x1, x0, #0x6c0
  423764:	mov	w0, #0x0                   	// #0
  423768:	bl	40a280 <sd_notifyf@plt>
  42376c:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  423770:	add	x0, x0, #0x378
  423774:	ldrb	w0, [x0]
  423778:	eor	w0, w0, #0x1
  42377c:	and	w0, w0, #0xff
  423780:	cmp	w0, #0x0
  423784:	b.eq	423798 <config_parse@plt+0x185e8>  // b.none
  423788:	adrp	x0, 44f000 <config_parse@plt+0x43e50>
  42378c:	add	x1, x0, #0x9f0
  423790:	mov	w0, #0x0                   	// #0
  423794:	bl	40a6d0 <sd_notify@plt>
  423798:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  42379c:	add	x0, x0, #0x360
  4237a0:	ldr	w0, [x0]
  4237a4:	cmp	w0, #0x0
  4237a8:	b.le	423808 <config_parse@plt+0x18658>
  4237ac:	ldr	x20, [sp, #760]
  4237b0:	ldr	x0, [sp, #128]
  4237b4:	ldr	w0, [x0]
  4237b8:	bl	40bf58 <config_parse@plt+0xda8>
  4237bc:	mov	x4, x0
  4237c0:	adrp	x0, 419000 <config_parse@plt+0xde50>
  4237c4:	add	x3, x0, #0x5f0
  4237c8:	mov	w2, #0x2                   	// #2
  4237cc:	mov	x1, #0x0                   	// #0
  4237d0:	mov	x0, x20
  4237d4:	bl	40afa0 <sd_event_add_signal@plt>
  4237d8:	ldr	x20, [sp, #760]
  4237dc:	ldr	x0, [sp, #128]
  4237e0:	ldr	w0, [x0]
  4237e4:	bl	40bf58 <config_parse@plt+0xda8>
  4237e8:	mov	x4, x0
  4237ec:	adrp	x0, 419000 <config_parse@plt+0xde50>
  4237f0:	add	x3, x0, #0x5f0
  4237f4:	mov	w2, #0xf                   	// #15
  4237f8:	mov	x1, #0x0                   	// #0
  4237fc:	mov	x0, x20
  423800:	bl	40afa0 <sd_event_add_signal@plt>
  423804:	b	423838 <config_parse@plt+0x18688>
  423808:	ldr	x0, [sp, #760]
  42380c:	mov	x4, #0x0                   	// #0
  423810:	mov	x3, #0x0                   	// #0
  423814:	mov	w2, #0x2                   	// #2
  423818:	mov	x1, #0x0                   	// #0
  42381c:	bl	40afa0 <sd_event_add_signal@plt>
  423820:	ldr	x0, [sp, #760]
  423824:	mov	x4, #0x0                   	// #0
  423828:	mov	x3, #0x0                   	// #0
  42382c:	mov	w2, #0xf                   	// #15
  423830:	mov	x1, #0x0                   	// #0
  423834:	bl	40afa0 <sd_event_add_signal@plt>
  423838:	ldr	x20, [sp, #760]
  42383c:	ldr	x0, [sp, #128]
  423840:	ldr	w0, [x0]
  423844:	bl	40bf58 <config_parse@plt+0xda8>
  423848:	mov	x4, x0
  42384c:	adrp	x0, 419000 <config_parse@plt+0xde50>
  423850:	add	x3, x0, #0x6e0
  423854:	mov	w2, #0x11                  	// #17
  423858:	mov	x1, #0x0                   	// #0
  42385c:	mov	x0, x20
  423860:	bl	40afa0 <sd_event_add_signal@plt>
  423864:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  423868:	add	x0, x0, #0x340
  42386c:	ldr	x0, [x0]
  423870:	cmp	x0, #0x0
  423874:	b.eq	4238d4 <config_parse@plt+0x18724>  // b.none
  423878:	ldr	x5, [sp, #760]
  42387c:	ldr	w1, [sp, #824]
  423880:	add	x0, sp, #0x308
  423884:	mov	x4, x0
  423888:	ldr	x3, [sp, #144]
  42388c:	adrp	x0, 416000 <config_parse@plt+0xae50>
  423890:	add	x2, x0, #0x898
  423894:	mov	x0, x5
  423898:	bl	42cf60 <config_parse@plt+0x21db0>
  42389c:	str	w0, [sp, #224]
  4238a0:	ldr	w0, [sp, #224]
  4238a4:	cmp	w0, #0x0
  4238a8:	b.ge	4238b4 <config_parse@plt+0x18704>  // b.tcont
  4238ac:	ldr	w19, [sp, #224]
  4238b0:	b	423de0 <config_parse@plt+0x18c30>
  4238b4:	ldr	x3, [sp, #776]
  4238b8:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  4238bc:	add	x0, x0, #0x340
  4238c0:	ldr	x0, [x0]
  4238c4:	ldr	x2, [sp, #144]
  4238c8:	mov	x1, x0
  4238cc:	mov	x0, x3
  4238d0:	bl	42c934 <config_parse@plt+0x21784>
  4238d4:	ldr	w0, [sp, #824]
  4238d8:	bl	409c90 <safe_close@plt>
  4238dc:	str	w0, [sp, #824]
  4238e0:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  4238e4:	add	x0, x0, #0x8c
  4238e8:	ldr	w0, [x0]
  4238ec:	cmp	w0, #0x3
  4238f0:	b.eq	423b6c <config_parse@plt+0x189bc>  // b.none
  4238f4:	mov	w0, #0xffffffff            	// #-1
  4238f8:	str	w0, [sp, #216]
  4238fc:	str	wzr, [sp, #228]
  423900:	ldr	w0, [sp, #864]
  423904:	mov	w1, #0x0                   	// #0
  423908:	bl	40af90 <receive_one_fd@plt>
  42390c:	str	w0, [sp, #216]
  423910:	ldr	w0, [sp, #216]
  423914:	cmp	w0, #0x0
  423918:	b.ge	4239ac <config_parse@plt+0x187fc>  // b.tcont
  42391c:	mov	w0, #0x3                   	// #3
  423920:	str	w0, [sp, #512]
  423924:	ldr	w0, [sp, #216]
  423928:	str	w0, [sp, #516]
  42392c:	str	wzr, [sp, #520]
  423930:	ldr	w0, [sp, #520]
  423934:	bl	40b180 <log_get_max_level_realm@plt>
  423938:	mov	w1, w0
  42393c:	ldr	w0, [sp, #512]
  423940:	and	w0, w0, #0x7
  423944:	cmp	w1, w0
  423948:	b.lt	423990 <config_parse@plt+0x187e0>  // b.tstop
  42394c:	ldr	w0, [sp, #520]
  423950:	lsl	w1, w0, #10
  423954:	ldr	w0, [sp, #512]
  423958:	orr	w6, w1, w0
  42395c:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  423960:	add	x1, x0, #0xbab
  423964:	adrp	x0, 450000 <config_parse@plt+0x44e50>
  423968:	add	x5, x0, #0x6f8
  42396c:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  423970:	add	x4, x0, #0x7f8
  423974:	mov	w3, #0x11f4                	// #4596
  423978:	mov	x2, x1
  42397c:	ldr	w1, [sp, #516]
  423980:	mov	w0, w6
  423984:	bl	40a790 <log_internal_realm@plt>
  423988:	mov	w19, w0
  42398c:	b	4239a4 <config_parse@plt+0x187f4>
  423990:	ldr	w0, [sp, #516]
  423994:	cmp	w0, #0x0
  423998:	cneg	w0, w0, lt  // lt = tstop
  42399c:	and	w0, w0, #0xff
  4239a0:	neg	w19, w0
  4239a4:	mov	w20, #0x0                   	// #0
  4239a8:	b	423b5c <config_parse@plt+0x189ac>
  4239ac:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  4239b0:	add	x0, x0, #0x8c
  4239b4:	ldr	w0, [x0]
  4239b8:	cmp	w0, #0x0
  4239bc:	b.eq	4239d4 <config_parse@plt+0x18824>  // b.none
  4239c0:	cmp	w0, #0x1
  4239c4:	b.ne	423aec <config_parse@plt+0x1893c>  // b.any
  4239c8:	ldr	w0, [sp, #228]
  4239cc:	orr	w0, w0, #0x1
  4239d0:	str	w0, [sp, #228]
  4239d4:	ldr	w0, [sp, #228]
  4239d8:	orr	w0, w0, #0x2
  4239dc:	str	w0, [sp, #228]
  4239e0:	ldr	x0, [sp, #760]
  4239e4:	ldr	w1, [sp, #216]
  4239e8:	add	x2, sp, #0x300
  4239ec:	mov	x3, x2
  4239f0:	ldr	w2, [sp, #228]
  4239f4:	bl	409c60 <pty_forward_new@plt>
  4239f8:	str	w0, [sp, #224]
  4239fc:	ldr	w0, [sp, #224]
  423a00:	cmp	w0, #0x0
  423a04:	b.ge	423a98 <config_parse@plt+0x188e8>  // b.tcont
  423a08:	mov	w0, #0x3                   	// #3
  423a0c:	str	w0, [sp, #496]
  423a10:	ldr	w0, [sp, #224]
  423a14:	str	w0, [sp, #500]
  423a18:	str	wzr, [sp, #504]
  423a1c:	ldr	w0, [sp, #504]
  423a20:	bl	40b180 <log_get_max_level_realm@plt>
  423a24:	mov	w1, w0
  423a28:	ldr	w0, [sp, #496]
  423a2c:	and	w0, w0, #0x7
  423a30:	cmp	w1, w0
  423a34:	b.lt	423a7c <config_parse@plt+0x188cc>  // b.tstop
  423a38:	ldr	w0, [sp, #504]
  423a3c:	lsl	w1, w0, #10
  423a40:	ldr	w0, [sp, #496]
  423a44:	orr	w6, w1, w0
  423a48:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  423a4c:	add	x1, x0, #0xbab
  423a50:	adrp	x0, 450000 <config_parse@plt+0x44e50>
  423a54:	add	x5, x0, #0x730
  423a58:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  423a5c:	add	x4, x0, #0x7f8
  423a60:	mov	w3, #0x1202                	// #4610
  423a64:	mov	x2, x1
  423a68:	ldr	w1, [sp, #500]
  423a6c:	mov	w0, w6
  423a70:	bl	40a790 <log_internal_realm@plt>
  423a74:	mov	w19, w0
  423a78:	b	423a90 <config_parse@plt+0x188e0>
  423a7c:	ldr	w0, [sp, #500]
  423a80:	cmp	w0, #0x0
  423a84:	cneg	w0, w0, lt  // lt = tstop
  423a88:	and	w0, w0, #0xff
  423a8c:	neg	w19, w0
  423a90:	mov	w20, #0x0                   	// #0
  423a94:	b	423b5c <config_parse@plt+0x189ac>
  423a98:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  423a9c:	add	x0, x0, #0x84
  423aa0:	ldr	w0, [x0]
  423aa4:	cmn	w0, #0x1
  423aa8:	b.ne	423ac0 <config_parse@plt+0x18910>  // b.any
  423aac:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  423ab0:	add	x0, x0, #0x88
  423ab4:	ldr	w0, [x0]
  423ab8:	cmn	w0, #0x1
  423abc:	b.eq	423b38 <config_parse@plt+0x18988>  // b.none
  423ac0:	ldr	x3, [sp, #768]
  423ac4:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  423ac8:	add	x0, x0, #0x84
  423acc:	ldr	w1, [x0]
  423ad0:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  423ad4:	add	x0, x0, #0x88
  423ad8:	ldr	w0, [x0]
  423adc:	mov	w2, w0
  423ae0:	mov	x0, x3
  423ae4:	bl	40a060 <pty_forward_set_width_height@plt>
  423ae8:	b	423b38 <config_parse@plt+0x18988>
  423aec:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  423af0:	add	x0, x0, #0x8c
  423af4:	ldr	w0, [x0]
  423af8:	cmp	w0, #0x2
  423afc:	cset	w0, ne  // ne = any
  423b00:	and	w0, w0, #0xff
  423b04:	and	x0, x0, #0xff
  423b08:	cmp	x0, #0x0
  423b0c:	b.eq	423b3c <config_parse@plt+0x1898c>  // b.none
  423b10:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  423b14:	add	x1, x0, #0xbab
  423b18:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  423b1c:	add	x4, x0, #0x7e8
  423b20:	mov	w3, #0x120b                	// #4619
  423b24:	mov	x2, x1
  423b28:	adrp	x0, 450000 <config_parse@plt+0x44e50>
  423b2c:	add	x1, x0, #0x758
  423b30:	mov	w0, #0x0                   	// #0
  423b34:	bl	409d50 <log_assert_failed_realm@plt>
  423b38:	nop
  423b3c:	ldr	w0, [sp, #216]
  423b40:	str	w0, [sp, #508]
  423b44:	mov	w0, #0xffffffff            	// #-1
  423b48:	str	w0, [sp, #216]
  423b4c:	ldr	w1, [sp, #508]
  423b50:	ldr	x0, [sp, #136]
  423b54:	str	w1, [x0]
  423b58:	mov	w20, #0x1                   	// #1
  423b5c:	add	x0, sp, #0xd8
  423b60:	bl	40bb4c <config_parse@plt+0x99c>
  423b64:	cmp	w20, #0x1
  423b68:	b.ne	423de0 <config_parse@plt+0x18c30>  // b.any
  423b6c:	ldr	x0, [sp, #760]
  423b70:	bl	40ab00 <sd_event_loop@plt>
  423b74:	str	w0, [sp, #224]
  423b78:	ldr	w0, [sp, #224]
  423b7c:	cmp	w0, #0x0
  423b80:	b.ge	423c10 <config_parse@plt+0x18a60>  // b.tcont
  423b84:	mov	w0, #0x3                   	// #3
  423b88:	str	w0, [sp, #524]
  423b8c:	ldr	w0, [sp, #224]
  423b90:	str	w0, [sp, #528]
  423b94:	str	wzr, [sp, #532]
  423b98:	ldr	w0, [sp, #532]
  423b9c:	bl	40b180 <log_get_max_level_realm@plt>
  423ba0:	mov	w1, w0
  423ba4:	ldr	w0, [sp, #524]
  423ba8:	and	w0, w0, #0x7
  423bac:	cmp	w1, w0
  423bb0:	b.lt	423bf8 <config_parse@plt+0x18a48>  // b.tstop
  423bb4:	ldr	w0, [sp, #532]
  423bb8:	lsl	w1, w0, #10
  423bbc:	ldr	w0, [sp, #524]
  423bc0:	orr	w6, w1, w0
  423bc4:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  423bc8:	add	x1, x0, #0xbab
  423bcc:	adrp	x0, 450000 <config_parse@plt+0x44e50>
  423bd0:	add	x5, x0, #0x780
  423bd4:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  423bd8:	add	x4, x0, #0x7f8
  423bdc:	mov	w3, #0x1213                	// #4627
  423be0:	mov	x2, x1
  423be4:	ldr	w1, [sp, #528]
  423be8:	mov	w0, w6
  423bec:	bl	40a790 <log_internal_realm@plt>
  423bf0:	mov	w19, w0
  423bf4:	b	423de0 <config_parse@plt+0x18c30>
  423bf8:	ldr	w0, [sp, #528]
  423bfc:	cmp	w0, #0x0
  423c00:	cneg	w0, w0, lt  // lt = tstop
  423c04:	and	w0, w0, #0xff
  423c08:	neg	w19, w0
  423c0c:	b	423de0 <config_parse@plt+0x18c30>
  423c10:	ldr	x0, [sp, #768]
  423c14:	cmp	x0, #0x0
  423c18:	b.eq	423c78 <config_parse@plt+0x18ac8>  // b.none
  423c1c:	strb	wzr, [sp, #216]
  423c20:	ldr	x0, [sp, #768]
  423c24:	add	x1, sp, #0xd8
  423c28:	bl	409c00 <pty_forward_get_last_char@plt>
  423c2c:	ldr	x0, [sp, #768]
  423c30:	bl	40a4d0 <pty_forward_free@plt>
  423c34:	str	x0, [sp, #768]
  423c38:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  423c3c:	add	x0, x0, #0x2d8
  423c40:	ldrb	w0, [x0]
  423c44:	eor	w0, w0, #0x1
  423c48:	and	w0, w0, #0xff
  423c4c:	cmp	w0, #0x0
  423c50:	b.eq	423c78 <config_parse@plt+0x18ac8>  // b.none
  423c54:	ldrb	w0, [sp, #216]
  423c58:	cmp	w0, #0xa
  423c5c:	b.eq	423c78 <config_parse@plt+0x18ac8>  // b.none
  423c60:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  423c64:	add	x0, x0, #0x210
  423c68:	ldr	x0, [x0]
  423c6c:	mov	x1, x0
  423c70:	mov	w0, #0xa                   	// #10
  423c74:	bl	40a320 <putc@plt>
  423c78:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  423c7c:	add	x0, x0, #0x40
  423c80:	ldrb	w0, [x0]
  423c84:	eor	w0, w0, #0x1
  423c88:	and	w0, w0, #0xff
  423c8c:	cmp	w0, #0x0
  423c90:	b.eq	423cd8 <config_parse@plt+0x18b28>  // b.none
  423c94:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  423c98:	add	x0, x0, #0x2d9
  423c9c:	ldrb	w0, [x0]
  423ca0:	eor	w0, w0, #0x1
  423ca4:	and	w0, w0, #0xff
  423ca8:	cmp	w0, #0x0
  423cac:	b.eq	423cd8 <config_parse@plt+0x18b28>  // b.none
  423cb0:	ldr	x0, [sp, #784]
  423cb4:	cmp	x0, #0x0
  423cb8:	b.eq	423cd8 <config_parse@plt+0x18b28>  // b.none
  423cbc:	ldr	x2, [sp, #784]
  423cc0:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  423cc4:	add	x0, x0, #0x288
  423cc8:	ldr	x0, [x0]
  423ccc:	mov	x1, x0
  423cd0:	mov	x0, x2
  423cd4:	bl	44459c <config_parse@plt+0x393ec>
  423cd8:	ldr	x0, [sp, #128]
  423cdc:	ldr	w0, [x0]
  423ce0:	mov	w1, #0x9                   	// #9
  423ce4:	bl	409520 <kill@plt>
  423ce8:	ldr	x0, [sp, #128]
  423cec:	ldr	w0, [x0]
  423cf0:	add	x1, sp, #0xd0
  423cf4:	bl	419094 <config_parse@plt+0xdee4>
  423cf8:	str	w0, [sp, #224]
  423cfc:	ldr	x0, [sp, #128]
  423d00:	str	wzr, [x0]
  423d04:	ldr	x0, [sp, #784]
  423d08:	cmp	x0, #0x0
  423d0c:	b.eq	423d2c <config_parse@plt+0x18b7c>  // b.none
  423d10:	ldr	x2, [sp, #784]
  423d14:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  423d18:	add	x0, x0, #0x288
  423d1c:	ldr	x0, [x0]
  423d20:	mov	x1, x0
  423d24:	mov	x0, x2
  423d28:	bl	4437ec <config_parse@plt+0x3863c>
  423d2c:	ldr	w0, [sp, #224]
  423d30:	cmp	w0, #0x0
  423d34:	b.ge	423d40 <config_parse@plt+0x18b90>  // b.tcont
  423d38:	ldr	w19, [sp, #224]
  423d3c:	b	423de0 <config_parse@plt+0x18c30>
  423d40:	ldr	w0, [sp, #224]
  423d44:	cmp	w0, #0x0
  423d48:	b.gt	423d58 <config_parse@plt+0x18ba8>
  423d4c:	ldr	w0, [sp, #208]
  423d50:	cmp	w0, #0x0
  423d54:	b.ne	423d80 <config_parse@plt+0x18bd0>  // b.any
  423d58:	ldr	w0, [sp, #224]
  423d5c:	cmp	w0, #0x85
  423d60:	b.ne	423d6c <config_parse@plt+0x18bbc>  // b.any
  423d64:	mov	w0, #0x1                   	// #1
  423d68:	str	w0, [sp, #224]
  423d6c:	ldr	x0, [sp, #120]
  423d70:	ldr	w1, [sp, #224]
  423d74:	str	w1, [x0]
  423d78:	mov	w19, #0x0                   	// #0
  423d7c:	b	423de0 <config_parse@plt+0x18c30>
  423d80:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  423d84:	add	x0, x0, #0x2d9
  423d88:	ldrb	w0, [x0]
  423d8c:	cmp	w0, #0x0
  423d90:	b.eq	423da8 <config_parse@plt+0x18bf8>  // b.none
  423d94:	ldr	x0, [sp, #120]
  423d98:	mov	w1, #0x85                  	// #133
  423d9c:	str	w1, [x0]
  423da0:	mov	w19, #0x0                   	// #0
  423da4:	b	423de0 <config_parse@plt+0x18c30>
  423da8:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  423dac:	add	x0, x0, #0x340
  423db0:	ldr	x0, [x0]
  423db4:	ldr	x1, [sp, #144]
  423db8:	bl	42c6dc <config_parse@plt+0x2152c>
  423dbc:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  423dc0:	add	x0, x0, #0x300
  423dc4:	ldr	x0, [x0]
  423dc8:	mov	x1, x0
  423dcc:	ldr	x0, [sp, #160]
  423dd0:	bl	437f10 <config_parse@plt+0x2cd60>
  423dd4:	ldr	x0, [sp, #152]
  423dd8:	strb	wzr, [x0]
  423ddc:	mov	w19, #0x1                   	// #1
  423de0:	add	x0, sp, #0xd4
  423de4:	bl	40bb4c <config_parse@plt+0x99c>
  423de8:	add	x0, sp, #0x310
  423dec:	bl	40b458 <config_parse@plt+0x2a8>
  423df0:	add	x0, sp, #0x308
  423df4:	bl	40be38 <config_parse@plt+0xc88>
  423df8:	add	x0, sp, #0x300
  423dfc:	bl	40bf6c <config_parse@plt+0xdbc>
  423e00:	add	x0, sp, #0x2f8
  423e04:	bl	40b388 <config_parse@plt+0x1d8>
  423e08:	add	x0, sp, #0x2f0
  423e0c:	bl	40b3bc <config_parse@plt+0x20c>
  423e10:	add	x0, sp, #0x370
  423e14:	bl	40afc0 <barrier_destroy@plt>
  423e18:	add	x0, sp, #0xcc
  423e1c:	bl	40bb4c <config_parse@plt+0x99c>
  423e20:	add	x0, sp, #0x368
  423e24:	bl	40bb70 <config_parse@plt+0x9c0>
  423e28:	add	x0, sp, #0x360
  423e2c:	bl	40bb70 <config_parse@plt+0x9c0>
  423e30:	add	x0, sp, #0x358
  423e34:	bl	40bb70 <config_parse@plt+0x9c0>
  423e38:	add	x0, sp, #0x350
  423e3c:	bl	40bb70 <config_parse@plt+0x9c0>
  423e40:	add	x0, sp, #0x348
  423e44:	bl	40bb70 <config_parse@plt+0x9c0>
  423e48:	add	x0, sp, #0x340
  423e4c:	bl	40bb70 <config_parse@plt+0x9c0>
  423e50:	add	x0, sp, #0x338
  423e54:	bl	40bb70 <config_parse@plt+0x9c0>
  423e58:	add	x0, sp, #0x330
  423e5c:	bl	40bb70 <config_parse@plt+0x9c0>
  423e60:	add	x0, sp, #0xc8
  423e64:	bl	40bb4c <config_parse@plt+0x99c>
  423e68:	add	x0, sp, #0x320
  423e6c:	bl	409f60 <release_lock_file@plt>
  423e70:	mov	w1, w19
  423e74:	adrp	x0, 46f000 <config_parse@plt+0x63e50>
  423e78:	add	x0, x0, #0xe38
  423e7c:	ldr	x2, [sp, #1032]
  423e80:	ldr	x0, [x0]
  423e84:	eor	x0, x2, x0
  423e88:	cmp	x0, #0x0
  423e8c:	b.eq	423e94 <config_parse@plt+0x18ce4>  // b.none
  423e90:	bl	40a440 <__stack_chk_fail@plt>
  423e94:	mov	w0, w1
  423e98:	ldp	x19, x20, [sp, #80]
  423e9c:	ldr	x21, [sp, #96]
  423ea0:	ldp	x29, x30, [sp, #64]
  423ea4:	add	sp, sp, #0x410
  423ea8:	ret
  423eac:	stp	x29, x30, [sp, #-96]!
  423eb0:	mov	x29, sp
  423eb4:	stp	x19, x20, [sp, #16]
  423eb8:	adrp	x0, 46f000 <config_parse@plt+0x63e50>
  423ebc:	add	x0, x0, #0xe38
  423ec0:	ldr	x1, [x0]
  423ec4:	str	x1, [sp, #88]
  423ec8:	mov	x1, #0x0                   	// #0
  423ecc:	str	wzr, [sp, #36]
  423ed0:	b	424144 <config_parse@plt+0x18f94>
  423ed4:	ldr	w0, [sp, #36]
  423ed8:	mov	x1, #0x40000000            	// #1073741824
  423edc:	lsl	x1, x1, x0
  423ee0:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  423ee4:	add	x0, x0, #0x368
  423ee8:	ldr	x0, [x0]
  423eec:	and	x0, x1, x0
  423ef0:	cmp	x0, #0x0
  423ef4:	b.ne	424068 <config_parse@plt+0x18eb8>  // b.any
  423ef8:	strb	wzr, [sp, #35]
  423efc:	ldr	w0, [sp, #36]
  423f00:	cmp	w0, #0x6
  423f04:	b.eq	423f14 <config_parse@plt+0x18d64>  // b.none
  423f08:	ldr	w0, [sp, #36]
  423f0c:	cmp	w0, #0xb
  423f10:	b.ne	423f1c <config_parse@plt+0x18d6c>  // b.any
  423f14:	mov	w0, #0x1                   	// #1
  423f18:	strb	w0, [sp, #35]
  423f1c:	nop
  423f20:	ldrb	w0, [sp, #35]
  423f24:	cmp	w0, #0x0
  423f28:	b.eq	423ff4 <config_parse@plt+0x18e44>  // b.none
  423f2c:	ldr	w0, [sp, #36]
  423f30:	add	x1, sp, #0x48
  423f34:	mov	x3, x1
  423f38:	mov	x2, #0x0                   	// #0
  423f3c:	mov	w1, w0
  423f40:	mov	w0, #0x1                   	// #1
  423f44:	bl	409800 <prlimit64@plt>
  423f48:	cmp	w0, #0x0
  423f4c:	b.ge	423fe8 <config_parse@plt+0x18e38>  // b.tcont
  423f50:	mov	w0, #0x3                   	// #3
  423f54:	str	w0, [sp, #40]
  423f58:	bl	40a220 <__errno_location@plt>
  423f5c:	ldr	w0, [x0]
  423f60:	str	w0, [sp, #44]
  423f64:	str	wzr, [sp, #48]
  423f68:	ldr	w0, [sp, #48]
  423f6c:	bl	40b180 <log_get_max_level_realm@plt>
  423f70:	mov	w1, w0
  423f74:	ldr	w0, [sp, #40]
  423f78:	and	w0, w0, #0x7
  423f7c:	cmp	w1, w0
  423f80:	b.lt	423fd0 <config_parse@plt+0x18e20>  // b.tstop
  423f84:	ldr	w0, [sp, #48]
  423f88:	lsl	w1, w0, #10
  423f8c:	ldr	w0, [sp, #40]
  423f90:	orr	w19, w1, w0
  423f94:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  423f98:	add	x20, x0, #0xbab
  423f9c:	ldr	w0, [sp, #36]
  423fa0:	bl	409990 <rlimit_to_string@plt>
  423fa4:	mov	x6, x0
  423fa8:	adrp	x0, 450000 <config_parse@plt+0x44e50>
  423fac:	add	x5, x0, #0x7b8
  423fb0:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  423fb4:	add	x4, x0, #0x8a0
  423fb8:	mov	w3, #0x1279                	// #4729
  423fbc:	mov	x2, x20
  423fc0:	ldr	w1, [sp, #44]
  423fc4:	mov	w0, w19
  423fc8:	bl	40a790 <log_internal_realm@plt>
  423fcc:	b	424154 <config_parse@plt+0x18fa4>
  423fd0:	ldr	w0, [sp, #44]
  423fd4:	cmp	w0, #0x0
  423fd8:	cneg	w0, w0, lt  // lt = tstop
  423fdc:	and	w0, w0, #0xff
  423fe0:	neg	w0, w0
  423fe4:	b	424154 <config_parse@plt+0x18fa4>
  423fe8:	add	x0, sp, #0x48
  423fec:	str	x0, [sp, #64]
  423ff0:	b	42400c <config_parse@plt+0x18e5c>
  423ff4:	ldrsw	x0, [sp, #36]
  423ff8:	lsl	x1, x0, #4
  423ffc:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  424000:	add	x0, x0, #0x8b8
  424004:	add	x0, x1, x0
  424008:	str	x0, [sp, #64]
  42400c:	mov	x2, #0x1                   	// #1
  424010:	mov	x1, #0x10                  	// #16
  424014:	ldr	x0, [sp, #64]
  424018:	bl	40b5b0 <config_parse@plt+0x400>
  42401c:	mov	x2, x0
  424020:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  424024:	add	x0, x0, #0x3a0
  424028:	ldrsw	x1, [sp, #36]
  42402c:	str	x2, [x0, x1, lsl #3]
  424030:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  424034:	add	x0, x0, #0x3a0
  424038:	ldrsw	x1, [sp, #36]
  42403c:	ldr	x0, [x0, x1, lsl #3]
  424040:	cmp	x0, #0x0
  424044:	b.ne	424068 <config_parse@plt+0x18eb8>  // b.any
  424048:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  42404c:	add	x1, x0, #0xbab
  424050:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  424054:	add	x3, x0, #0x8a0
  424058:	mov	w2, #0x1281                	// #4737
  42405c:	mov	w0, #0x0                   	// #0
  424060:	bl	40b0b0 <log_oom_internal@plt>
  424064:	b	424154 <config_parse@plt+0x18fa4>
  424068:	mov	w0, #0x0                   	// #0
  42406c:	bl	40b180 <log_get_max_level_realm@plt>
  424070:	cmp	w0, #0x6
  424074:	cset	w0, gt
  424078:	and	w0, w0, #0xff
  42407c:	and	x0, x0, #0xff
  424080:	cmp	x0, #0x0
  424084:	b.eq	424138 <config_parse@plt+0x18f88>  // b.none
  424088:	str	xzr, [sp, #72]
  42408c:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  424090:	add	x0, x0, #0x3a0
  424094:	ldrsw	x1, [sp, #36]
  424098:	ldr	x0, [x0, x1, lsl #3]
  42409c:	add	x1, sp, #0x48
  4240a0:	bl	409ea0 <rlimit_format@plt>
  4240a4:	mov	w0, #0x7                   	// #7
  4240a8:	str	w0, [sp, #52]
  4240ac:	str	wzr, [sp, #56]
  4240b0:	str	wzr, [sp, #60]
  4240b4:	ldr	w0, [sp, #60]
  4240b8:	bl	40b180 <log_get_max_level_realm@plt>
  4240bc:	mov	w1, w0
  4240c0:	ldr	w0, [sp, #52]
  4240c4:	and	w0, w0, #0x7
  4240c8:	cmp	w1, w0
  4240cc:	b.lt	424128 <config_parse@plt+0x18f78>  // b.tstop
  4240d0:	ldr	w0, [sp, #60]
  4240d4:	lsl	w1, w0, #10
  4240d8:	ldr	w0, [sp, #52]
  4240dc:	orr	w19, w1, w0
  4240e0:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  4240e4:	add	x20, x0, #0xbab
  4240e8:	ldr	w0, [sp, #36]
  4240ec:	bl	409990 <rlimit_to_string@plt>
  4240f0:	mov	x1, x0
  4240f4:	ldr	x0, [sp, #72]
  4240f8:	mov	x7, x0
  4240fc:	mov	x6, x1
  424100:	adrp	x0, 450000 <config_parse@plt+0x44e50>
  424104:	add	x5, x0, #0x7f0
  424108:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  42410c:	add	x4, x0, #0x8a0
  424110:	mov	w3, #0x1288                	// #4744
  424114:	mov	x2, x20
  424118:	ldr	w1, [sp, #56]
  42411c:	mov	w0, w19
  424120:	bl	40a790 <log_internal_realm@plt>
  424124:	b	424130 <config_parse@plt+0x18f80>
  424128:	ldr	w0, [sp, #56]
  42412c:	cmp	w0, #0x0
  424130:	add	x0, sp, #0x48
  424134:	bl	40b510 <config_parse@plt+0x360>
  424138:	ldr	w0, [sp, #36]
  42413c:	add	w0, w0, #0x1
  424140:	str	w0, [sp, #36]
  424144:	ldr	w0, [sp, #36]
  424148:	cmp	w0, #0xf
  42414c:	b.le	423ed4 <config_parse@plt+0x18d24>
  424150:	mov	w0, #0x0                   	// #0
  424154:	mov	w1, w0
  424158:	adrp	x0, 46f000 <config_parse@plt+0x63e50>
  42415c:	add	x0, x0, #0xe38
  424160:	ldr	x2, [sp, #88]
  424164:	ldr	x0, [x0]
  424168:	eor	x0, x2, x0
  42416c:	cmp	x0, #0x0
  424170:	b.eq	424178 <config_parse@plt+0x18fc8>  // b.none
  424174:	bl	40a440 <__stack_chk_fail@plt>
  424178:	mov	w0, w1
  42417c:	ldp	x19, x20, [sp, #16]
  424180:	ldp	x29, x30, [sp], #96
  424184:	ret
  424188:	sub	sp, sp, #0x4e0
  42418c:	stp	x29, x30, [sp, #16]
  424190:	add	x29, sp, #0x10
  424194:	str	x19, [sp, #32]
  424198:	str	w0, [x29, #44]
  42419c:	str	x1, [x29, #32]
  4241a0:	adrp	x0, 46f000 <config_parse@plt+0x63e50>
  4241a4:	add	x0, x0, #0xe38
  4241a8:	ldr	x1, [x0]
  4241ac:	str	x1, [x29, #1224]
  4241b0:	mov	x1, #0x0                   	// #0
  4241b4:	strb	wzr, [x29, #63]
  4241b8:	strb	wzr, [x29, #59]
  4241bc:	strb	wzr, [x29, #60]
  4241c0:	strb	wzr, [x29, #58]
  4241c4:	strb	wzr, [x29, #61]
  4241c8:	mov	w0, #0xffffffff            	// #-1
  4241cc:	str	w0, [x29, #64]
  4241d0:	str	xzr, [x29, #472]
  4241d4:	str	wzr, [x29, #68]
  4241d8:	add	x0, x29, #0x400
  4241dc:	stp	xzr, xzr, [x0, #160]
  4241e0:	add	x0, x29, #0x400
  4241e4:	stp	xzr, xzr, [x0, #-256]
  4241e8:	add	x0, x29, #0x200
  4241ec:	stp	xzr, xzr, [x0, #224]
  4241f0:	mov	w0, #0xffffffff            	// #-1
  4241f4:	str	w0, [x29, #744]
  4241f8:	add	x0, x29, #0x200
  4241fc:	stp	xzr, xzr, [x0, #240]
  424200:	mov	w0, #0xffffffff            	// #-1
  424204:	str	w0, [x29, #760]
  424208:	adrp	x0, 451000 <config_parse@plt+0x45e50>
  42420c:	add	x0, x0, #0xd8
  424210:	add	x2, x29, #0x4b0
  424214:	mov	x3, x0
  424218:	ldp	x0, x1, [x3]
  42421c:	stp	x0, x1, [x2]
  424220:	ldr	x0, [x3, #16]
  424224:	str	x0, [x2, #16]
  424228:	str	xzr, [x29, #480]
  42422c:	str	xzr, [x29, #488]
  424230:	str	xzr, [x29, #496]
  424234:	str	wzr, [x29, #72]
  424238:	mov	w0, #0x0                   	// #0
  42423c:	bl	4099a0 <log_parse_environment_realm@plt>
  424240:	bl	40b090 <log_open@plt>
  424244:	ldr	x1, [x29, #32]
  424248:	ldr	w0, [x29, #44]
  42424c:	bl	40d8c4 <config_parse@plt+0x2714>
  424250:	str	w0, [x29, #76]
  424254:	ldr	w0, [x29, #76]
  424258:	cmp	w0, #0x0
  42425c:	b.le	426568 <config_parse@plt+0x1b3b8>
  424260:	bl	40b0c0 <must_be_root@plt>
  424264:	str	w0, [x29, #76]
  424268:	ldr	w0, [x29, #76]
  42426c:	cmp	w0, #0x0
  424270:	b.lt	426570 <config_parse@plt+0x1b3c0>  // b.tstop
  424274:	bl	423eac <config_parse@plt+0x18cfc>
  424278:	str	w0, [x29, #76]
  42427c:	ldr	w0, [x29, #76]
  424280:	cmp	w0, #0x0
  424284:	b.lt	426578 <config_parse@plt+0x1b3c8>  // b.tstop
  424288:	bl	42106c <config_parse@plt+0x15ebc>
  42428c:	str	w0, [x29, #76]
  424290:	ldr	w0, [x29, #76]
  424294:	cmp	w0, #0x0
  424298:	b.lt	426580 <config_parse@plt+0x1b3d0>  // b.tstop
  42429c:	bl	419a90 <config_parse@plt+0xe8e0>
  4242a0:	str	w0, [x29, #76]
  4242a4:	ldr	w0, [x29, #76]
  4242a8:	cmp	w0, #0x0
  4242ac:	b.lt	426588 <config_parse@plt+0x1b3d8>  // b.tstop
  4242b0:	bl	420970 <config_parse@plt+0x157c0>
  4242b4:	str	w0, [x29, #76]
  4242b8:	ldr	w0, [x29, #76]
  4242bc:	cmp	w0, #0x0
  4242c0:	b.lt	426590 <config_parse@plt+0x1b3e0>  // b.tstop
  4242c4:	bl	40b9b4 <config_parse@plt+0x804>
  4242c8:	str	w0, [x29, #76]
  4242cc:	ldr	w0, [x29, #76]
  4242d0:	cmp	w0, #0x0
  4242d4:	b.ge	424354 <config_parse@plt+0x191a4>  // b.tcont
  4242d8:	mov	w0, #0x3                   	// #3
  4242dc:	str	w0, [x29, #420]
  4242e0:	ldr	w0, [x29, #76]
  4242e4:	str	w0, [x29, #424]
  4242e8:	str	wzr, [x29, #428]
  4242ec:	ldr	w0, [x29, #428]
  4242f0:	bl	40b180 <log_get_max_level_realm@plt>
  4242f4:	mov	w1, w0
  4242f8:	ldr	w0, [x29, #420]
  4242fc:	and	w0, w0, #0x7
  424300:	cmp	w1, w0
  424304:	b.lt	424348 <config_parse@plt+0x19198>  // b.tstop
  424308:	ldr	w0, [x29, #428]
  42430c:	lsl	w1, w0, #10
  424310:	ldr	w0, [x29, #420]
  424314:	orr	w6, w1, w0
  424318:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  42431c:	add	x1, x0, #0xbab
  424320:	adrp	x0, 450000 <config_parse@plt+0x44e50>
  424324:	add	x5, x0, #0x810
  424328:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  42432c:	add	x4, x0, #0x9b8
  424330:	mov	w3, #0x12bb                	// #4795
  424334:	mov	x2, x1
  424338:	ldr	w1, [x29, #424]
  42433c:	mov	w0, w6
  424340:	bl	40a790 <log_internal_realm@plt>
  424344:	b	4265d4 <config_parse@plt+0x1b424>
  424348:	ldr	w0, [x29, #424]
  42434c:	cmp	w0, #0x0
  424350:	b	4265d4 <config_parse@plt+0x1b424>
  424354:	bl	411464 <config_parse@plt+0x62b4>
  424358:	str	w0, [x29, #76]
  42435c:	ldr	w0, [x29, #76]
  424360:	cmp	w0, #0x0
  424364:	b.lt	426598 <config_parse@plt+0x1b3e8>  // b.tstop
  424368:	bl	40cbc8 <config_parse@plt+0x1a18>
  42436c:	mov	w1, #0xffffffff            	// #-1
  424370:	mov	w0, #0xd                   	// #13
  424374:	bl	40ae70 <ignore_signals@plt>
  424378:	mov	w0, #0x0                   	// #0
  42437c:	bl	409eb0 <sd_listen_fds@plt>
  424380:	str	w0, [x29, #80]
  424384:	ldr	w0, [x29, #80]
  424388:	cmp	w0, #0x0
  42438c:	b.le	424428 <config_parse@plt+0x19278>
  424390:	add	x0, x29, #0x1d8
  424394:	mov	w1, #0x0                   	// #0
  424398:	bl	40ac70 <fdset_new_listen_fds@plt>
  42439c:	str	w0, [x29, #76]
  4243a0:	ldr	w0, [x29, #76]
  4243a4:	cmp	w0, #0x0
  4243a8:	b.ge	424428 <config_parse@plt+0x19278>  // b.tcont
  4243ac:	mov	w0, #0x3                   	// #3
  4243b0:	str	w0, [x29, #84]
  4243b4:	ldr	w0, [x29, #76]
  4243b8:	str	w0, [x29, #88]
  4243bc:	str	wzr, [x29, #92]
  4243c0:	ldr	w0, [x29, #92]
  4243c4:	bl	40b180 <log_get_max_level_realm@plt>
  4243c8:	mov	w1, w0
  4243cc:	ldr	w0, [x29, #84]
  4243d0:	and	w0, w0, #0x7
  4243d4:	cmp	w1, w0
  4243d8:	b.lt	42441c <config_parse@plt+0x1926c>  // b.tstop
  4243dc:	ldr	w0, [x29, #92]
  4243e0:	lsl	w1, w0, #10
  4243e4:	ldr	w0, [x29, #84]
  4243e8:	orr	w6, w1, w0
  4243ec:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  4243f0:	add	x1, x0, #0xbab
  4243f4:	adrp	x0, 450000 <config_parse@plt+0x44e50>
  4243f8:	add	x5, x0, #0x858
  4243fc:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  424400:	add	x4, x0, #0x9b8
  424404:	mov	w3, #0x12cf                	// #4815
  424408:	mov	x2, x1
  42440c:	ldr	w1, [x29, #88]
  424410:	mov	w0, w6
  424414:	bl	40a790 <log_internal_realm@plt>
  424418:	b	4265d4 <config_parse@plt+0x1b424>
  42441c:	ldr	w0, [x29, #88]
  424420:	cmp	w0, #0x0
  424424:	b	4265d4 <config_parse@plt+0x1b424>
  424428:	mov	w0, #0x12                  	// #18
  42442c:	bl	409f10 <umask@plt>
  424430:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  424434:	add	x0, x0, #0x238
  424438:	ldr	x0, [x0]
  42443c:	cmp	x0, #0x0
  424440:	b.eq	42577c <config_parse@plt+0x1a5cc>  // b.none
  424444:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  424448:	add	x0, x0, #0x328
  42444c:	ldr	x0, [x0]
  424450:	cmp	x0, #0x0
  424454:	cset	w0, ne  // ne = any
  424458:	and	w0, w0, #0xff
  42445c:	and	x0, x0, #0xff
  424460:	cmp	x0, #0x0
  424464:	b.eq	424490 <config_parse@plt+0x192e0>  // b.none
  424468:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  42446c:	add	x1, x0, #0xbab
  424470:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  424474:	add	x4, x0, #0x9c0
  424478:	mov	w3, #0x12da                	// #4826
  42447c:	mov	x2, x1
  424480:	adrp	x0, 450000 <config_parse@plt+0x44e50>
  424484:	add	x1, x0, #0x880
  424488:	mov	w0, #0x0                   	// #0
  42448c:	bl	409d50 <log_assert_failed_realm@plt>
  424490:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  424494:	add	x0, x0, #0x238
  424498:	ldr	x2, [x0]
  42449c:	adrp	x0, 44c000 <config_parse@plt+0x40e50>
  4244a0:	add	x1, x0, #0x528
  4244a4:	mov	x0, x2
  4244a8:	bl	409aa0 <path_equal@plt>
  4244ac:	and	w0, w0, #0xff
  4244b0:	cmp	w0, #0x0
  4244b4:	b.eq	424590 <config_parse@plt+0x193e0>  // b.none
  4244b8:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  4244bc:	add	x0, x0, #0x2b8
  4244c0:	ldrb	w0, [x0]
  4244c4:	eor	w0, w0, #0x1
  4244c8:	and	w0, w0, #0xff
  4244cc:	cmp	w0, #0x0
  4244d0:	b.eq	424590 <config_parse@plt+0x193e0>  // b.none
  4244d4:	strb	wzr, [x29, #62]
  4244d8:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  4244dc:	add	x0, x0, #0x338
  4244e0:	ldr	w0, [x0]
  4244e4:	sub	w0, w0, #0x1
  4244e8:	cmp	w0, #0x1
  4244ec:	b.hi	4244f8 <config_parse@plt+0x19348>  // b.pmore
  4244f0:	mov	w0, #0x1                   	// #1
  4244f4:	strb	w0, [x29, #62]
  4244f8:	nop
  4244fc:	ldrb	w0, [x29, #62]
  424500:	eor	w0, w0, #0x1
  424504:	and	w0, w0, #0xff
  424508:	cmp	w0, #0x0
  42450c:	b.eq	424590 <config_parse@plt+0x193e0>  // b.none
  424510:	mov	w0, #0x3                   	// #3
  424514:	str	w0, [x29, #228]
  424518:	str	wzr, [x29, #232]
  42451c:	str	wzr, [x29, #236]
  424520:	ldr	w0, [x29, #236]
  424524:	bl	40b180 <log_get_max_level_realm@plt>
  424528:	mov	w1, w0
  42452c:	ldr	w0, [x29, #228]
  424530:	and	w0, w0, #0x7
  424534:	cmp	w1, w0
  424538:	b.lt	42457c <config_parse@plt+0x193cc>  // b.tstop
  42453c:	ldr	w0, [x29, #236]
  424540:	lsl	w1, w0, #10
  424544:	ldr	w0, [x29, #228]
  424548:	orr	w6, w1, w0
  42454c:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  424550:	add	x1, x0, #0xbab
  424554:	adrp	x0, 450000 <config_parse@plt+0x44e50>
  424558:	add	x5, x0, #0x890
  42455c:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  424560:	add	x4, x0, #0x9b8
  424564:	mov	w3, #0x12e1                	// #4833
  424568:	mov	x2, x1
  42456c:	ldr	w1, [x29, #232]
  424570:	mov	w0, w6
  424574:	bl	40a790 <log_internal_realm@plt>
  424578:	b	424584 <config_parse@plt+0x193d4>
  42457c:	ldr	w0, [x29, #232]
  424580:	cmp	w0, #0x0
  424584:	mov	w0, #0xffffffea            	// #-22
  424588:	str	w0, [x29, #76]
  42458c:	b	4265d4 <config_parse@plt+0x1b424>
  424590:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  424594:	add	x0, x0, #0x2b8
  424598:	ldrb	w0, [x0]
  42459c:	cmp	w0, #0x0
  4245a0:	b.eq	424ad0 <config_parse@plt+0x19920>  // b.none
  4245a4:	str	xzr, [x29, #504]
  4245a8:	mov	w1, #0x0                   	// #0
  4245ac:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  4245b0:	add	x0, x0, #0x238
  4245b4:	bl	41a248 <config_parse@plt+0xf098>
  4245b8:	str	w0, [x29, #76]
  4245bc:	ldr	w0, [x29, #76]
  4245c0:	cmp	w0, #0x0
  4245c4:	b.ge	4245d0 <config_parse@plt+0x19420>  // b.tcont
  4245c8:	mov	w19, #0x0                   	// #0
  4245cc:	b	424abc <config_parse@plt+0x1990c>
  4245d0:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  4245d4:	add	x0, x0, #0x238
  4245d8:	ldr	x0, [x0]
  4245dc:	mov	w2, #0x0                   	// #0
  4245e0:	mov	x1, #0x0                   	// #0
  4245e4:	bl	40aa30 <path_is_mount_point@plt>
  4245e8:	str	w0, [x29, #76]
  4245ec:	ldr	w0, [x29, #76]
  4245f0:	cmp	w0, #0x0
  4245f4:	b.ge	424688 <config_parse@plt+0x194d8>  // b.tcont
  4245f8:	mov	w0, #0x3                   	// #3
  4245fc:	str	w0, [x29, #360]
  424600:	ldr	w0, [x29, #76]
  424604:	str	w0, [x29, #364]
  424608:	str	wzr, [x29, #368]
  42460c:	ldr	w0, [x29, #368]
  424610:	bl	40b180 <log_get_max_level_realm@plt>
  424614:	mov	w1, w0
  424618:	ldr	w0, [x29, #360]
  42461c:	and	w0, w0, #0x7
  424620:	cmp	w1, w0
  424624:	b.lt	424678 <config_parse@plt+0x194c8>  // b.tstop
  424628:	ldr	w0, [x29, #368]
  42462c:	lsl	w1, w0, #10
  424630:	ldr	w0, [x29, #360]
  424634:	orr	w7, w1, w0
  424638:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  42463c:	add	x1, x0, #0xbab
  424640:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  424644:	add	x0, x0, #0x238
  424648:	ldr	x0, [x0]
  42464c:	mov	x6, x0
  424650:	adrp	x0, 450000 <config_parse@plt+0x44e50>
  424654:	add	x5, x0, #0x908
  424658:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  42465c:	add	x4, x0, #0x9b8
  424660:	mov	w3, #0x12f2                	// #4850
  424664:	mov	x2, x1
  424668:	ldr	w1, [x29, #364]
  42466c:	mov	w0, w7
  424670:	bl	40a790 <log_internal_realm@plt>
  424674:	b	424680 <config_parse@plt+0x194d0>
  424678:	ldr	w0, [x29, #364]
  42467c:	cmp	w0, #0x0
  424680:	mov	w19, #0x0                   	// #0
  424684:	b	424abc <config_parse@plt+0x1990c>
  424688:	ldr	w0, [x29, #76]
  42468c:	cmp	w0, #0x0
  424690:	b.le	4246c0 <config_parse@plt+0x19510>
  424694:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  424698:	add	x0, x0, #0x238
  42469c:	ldr	x3, [x0]
  4246a0:	add	x0, x29, #0x1f8
  4246a4:	mov	x2, x0
  4246a8:	adrp	x0, 450000 <config_parse@plt+0x44e50>
  4246ac:	add	x1, x0, #0x948
  4246b0:	mov	x0, x3
  4246b4:	bl	409e70 <tempfn_random_child@plt>
  4246b8:	str	w0, [x29, #76]
  4246bc:	b	4246e8 <config_parse@plt+0x19538>
  4246c0:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  4246c4:	add	x0, x0, #0x238
  4246c8:	ldr	x3, [x0]
  4246cc:	add	x0, x29, #0x1f8
  4246d0:	mov	x2, x0
  4246d4:	adrp	x0, 450000 <config_parse@plt+0x44e50>
  4246d8:	add	x1, x0, #0x948
  4246dc:	mov	x0, x3
  4246e0:	bl	40ac60 <tempfn_random@plt>
  4246e4:	str	w0, [x29, #76]
  4246e8:	ldr	w0, [x29, #76]
  4246ec:	cmp	w0, #0x0
  4246f0:	b.ge	424774 <config_parse@plt+0x195c4>  // b.tcont
  4246f4:	mov	w0, #0x3                   	// #3
  4246f8:	str	w0, [x29, #348]
  4246fc:	ldr	w0, [x29, #76]
  424700:	str	w0, [x29, #352]
  424704:	str	wzr, [x29, #356]
  424708:	ldr	w0, [x29, #356]
  42470c:	bl	40b180 <log_get_max_level_realm@plt>
  424710:	mov	w1, w0
  424714:	ldr	w0, [x29, #348]
  424718:	and	w0, w0, #0x7
  42471c:	cmp	w1, w0
  424720:	b.lt	424764 <config_parse@plt+0x195b4>  // b.tstop
  424724:	ldr	w0, [x29, #356]
  424728:	lsl	w1, w0, #10
  42472c:	ldr	w0, [x29, #348]
  424730:	orr	w6, w1, w0
  424734:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  424738:	add	x1, x0, #0xbab
  42473c:	adrp	x0, 450000 <config_parse@plt+0x44e50>
  424740:	add	x5, x0, #0x958
  424744:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  424748:	add	x4, x0, #0x9b8
  42474c:	mov	w3, #0x12fa                	// #4858
  424750:	mov	x2, x1
  424754:	ldr	w1, [x29, #352]
  424758:	mov	w0, w6
  42475c:	bl	40a790 <log_internal_realm@plt>
  424760:	b	42476c <config_parse@plt+0x195bc>
  424764:	ldr	w0, [x29, #352]
  424768:	cmp	w0, #0x0
  42476c:	mov	w19, #0x0                   	// #0
  424770:	b	424abc <config_parse@plt+0x1990c>
  424774:	ldr	x0, [x29, #504]
  424778:	add	x2, x29, #0x2f0
  42477c:	add	x1, x29, #0x2e0
  424780:	mov	x3, x2
  424784:	mov	x2, x1
  424788:	mov	w1, #0x6                   	// #6
  42478c:	bl	40ae00 <image_path_lock@plt>
  424790:	str	w0, [x29, #76]
  424794:	ldr	w0, [x29, #76]
  424798:	cmp	w0, #0x0
  42479c:	b.ge	424828 <config_parse@plt+0x19678>  // b.tcont
  4247a0:	mov	w0, #0x3                   	// #3
  4247a4:	str	w0, [x29, #336]
  4247a8:	ldr	w0, [x29, #76]
  4247ac:	str	w0, [x29, #340]
  4247b0:	str	wzr, [x29, #344]
  4247b4:	ldr	w0, [x29, #344]
  4247b8:	bl	40b180 <log_get_max_level_realm@plt>
  4247bc:	mov	w1, w0
  4247c0:	ldr	w0, [x29, #336]
  4247c4:	and	w0, w0, #0x7
  4247c8:	cmp	w1, w0
  4247cc:	b.lt	424818 <config_parse@plt+0x19668>  // b.tstop
  4247d0:	ldr	w0, [x29, #344]
  4247d4:	lsl	w1, w0, #10
  4247d8:	ldr	w0, [x29, #336]
  4247dc:	orr	w7, w1, w0
  4247e0:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  4247e4:	add	x1, x0, #0xbab
  4247e8:	ldr	x0, [x29, #504]
  4247ec:	mov	x6, x0
  4247f0:	adrp	x0, 450000 <config_parse@plt+0x44e50>
  4247f4:	add	x5, x0, #0x990
  4247f8:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  4247fc:	add	x4, x0, #0x9b8
  424800:	mov	w3, #0x1302                	// #4866
  424804:	mov	x2, x1
  424808:	ldr	w1, [x29, #340]
  42480c:	mov	w0, w7
  424810:	bl	40a790 <log_internal_realm@plt>
  424814:	b	424820 <config_parse@plt+0x19670>
  424818:	ldr	w0, [x29, #340]
  42481c:	cmp	w0, #0x0
  424820:	mov	w19, #0x0                   	// #0
  424824:	b	424abc <config_parse@plt+0x1990c>
  424828:	add	x0, x29, #0x420
  42482c:	mov	w3, #0xffffffff            	// #-1
  424830:	mov	w2, #0x2                   	// #2
  424834:	mov	x1, x0
  424838:	mov	w0, #0x0                   	// #0
  42483c:	bl	409ff0 <sigprocmask_many@plt>
  424840:	lsr	w0, w0, #31
  424844:	and	w0, w0, #0xff
  424848:	and	x0, x0, #0xff
  42484c:	cmp	x0, #0x0
  424850:	b.eq	42487c <config_parse@plt+0x196cc>  // b.none
  424854:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  424858:	add	x1, x0, #0xbab
  42485c:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  424860:	add	x4, x0, #0x9c0
  424864:	mov	w3, #0x1307                	// #4871
  424868:	mov	x2, x1
  42486c:	adrp	x0, 450000 <config_parse@plt+0x44e50>
  424870:	add	x1, x0, #0x9a8
  424874:	mov	w0, #0x0                   	// #0
  424878:	bl	409d50 <log_assert_failed_realm@plt>
  42487c:	add	x0, x29, #0x320
  424880:	add	x1, x29, #0x420
  424884:	ldp	x2, x3, [x1]
  424888:	stp	x2, x3, [x0]
  42488c:	ldp	x2, x3, [x1, #16]
  424890:	stp	x2, x3, [x0, #16]
  424894:	ldp	x2, x3, [x1, #32]
  424898:	stp	x2, x3, [x0, #32]
  42489c:	ldp	x2, x3, [x1, #48]
  4248a0:	stp	x2, x3, [x0, #48]
  4248a4:	ldp	x2, x3, [x1, #64]
  4248a8:	stp	x2, x3, [x0, #64]
  4248ac:	ldp	x2, x3, [x1, #80]
  4248b0:	stp	x2, x3, [x0, #80]
  4248b4:	ldp	x2, x3, [x1, #96]
  4248b8:	stp	x2, x3, [x0, #96]
  4248bc:	ldp	x2, x3, [x1, #112]
  4248c0:	stp	x2, x3, [x0, #112]
  4248c4:	add	x0, x29, #0x420
  4248c8:	add	x1, x29, #0x320
  4248cc:	ldp	x2, x3, [x1]
  4248d0:	stp	x2, x3, [x0]
  4248d4:	ldp	x2, x3, [x1, #16]
  4248d8:	stp	x2, x3, [x0, #16]
  4248dc:	ldp	x2, x3, [x1, #32]
  4248e0:	stp	x2, x3, [x0, #32]
  4248e4:	ldp	x2, x3, [x1, #48]
  4248e8:	stp	x2, x3, [x0, #48]
  4248ec:	ldp	x2, x3, [x1, #64]
  4248f0:	stp	x2, x3, [x0, #64]
  4248f4:	ldp	x2, x3, [x1, #80]
  4248f8:	stp	x2, x3, [x0, #80]
  4248fc:	ldp	x2, x3, [x1, #96]
  424900:	stp	x2, x3, [x0, #96]
  424904:	ldp	x2, x3, [x1, #112]
  424908:	stp	x2, x3, [x0, #112]
  42490c:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  424910:	add	x0, x0, #0x238
  424914:	ldr	x3, [x0]
  424918:	ldr	x1, [x29, #504]
  42491c:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  424920:	add	x0, x0, #0x2b1
  424924:	ldrb	w0, [x0]
  424928:	cmp	w0, #0x0
  42492c:	b.eq	424938 <config_parse@plt+0x19788>  // b.none
  424930:	mov	w0, #0x5f                  	// #95
  424934:	b	42493c <config_parse@plt+0x1978c>
  424938:	mov	w0, #0x5d                  	// #93
  42493c:	mov	w2, w0
  424940:	mov	x0, x3
  424944:	bl	40b718 <config_parse@plt+0x568>
  424948:	str	w0, [x29, #76]
  42494c:	add	x0, x29, #0x420
  424950:	bl	40c088 <config_parse@plt+0xed8>
  424954:	ldr	w0, [x29, #76]
  424958:	cmn	w0, #0x4
  42495c:	b.ne	4249e8 <config_parse@plt+0x19838>  // b.any
  424960:	mov	w0, #0x3                   	// #3
  424964:	str	w0, [x29, #324]
  424968:	ldr	w0, [x29, #76]
  42496c:	str	w0, [x29, #328]
  424970:	str	wzr, [x29, #332]
  424974:	ldr	w0, [x29, #332]
  424978:	bl	40b180 <log_get_max_level_realm@plt>
  42497c:	mov	w1, w0
  424980:	ldr	w0, [x29, #324]
  424984:	and	w0, w0, #0x7
  424988:	cmp	w1, w0
  42498c:	b.lt	4249d8 <config_parse@plt+0x19828>  // b.tstop
  424990:	ldr	w0, [x29, #332]
  424994:	lsl	w1, w0, #10
  424998:	ldr	w0, [x29, #324]
  42499c:	orr	w7, w1, w0
  4249a0:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  4249a4:	add	x1, x0, #0xbab
  4249a8:	ldr	x0, [x29, #504]
  4249ac:	mov	x6, x0
  4249b0:	adrp	x0, 450000 <config_parse@plt+0x44e50>
  4249b4:	add	x5, x0, #0x9d8
  4249b8:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  4249bc:	add	x4, x0, #0x9b8
  4249c0:	mov	w3, #0x1311                	// #4881
  4249c4:	mov	x2, x1
  4249c8:	ldr	w1, [x29, #328]
  4249cc:	mov	w0, w7
  4249d0:	bl	40a790 <log_internal_realm@plt>
  4249d4:	b	4249e0 <config_parse@plt+0x19830>
  4249d8:	ldr	w0, [x29, #328]
  4249dc:	cmp	w0, #0x0
  4249e0:	mov	w19, #0x0                   	// #0
  4249e4:	b	424abc <config_parse@plt+0x1990c>
  4249e8:	ldr	w0, [x29, #76]
  4249ec:	cmp	w0, #0x0
  4249f0:	b.ge	424a8c <config_parse@plt+0x198dc>  // b.tcont
  4249f4:	mov	w0, #0x3                   	// #3
  4249f8:	str	w0, [x29, #312]
  4249fc:	ldr	w0, [x29, #76]
  424a00:	str	w0, [x29, #316]
  424a04:	str	wzr, [x29, #320]
  424a08:	ldr	w0, [x29, #320]
  424a0c:	bl	40b180 <log_get_max_level_realm@plt>
  424a10:	mov	w1, w0
  424a14:	ldr	w0, [x29, #312]
  424a18:	and	w0, w0, #0x7
  424a1c:	cmp	w1, w0
  424a20:	b.lt	424a7c <config_parse@plt+0x198cc>  // b.tstop
  424a24:	ldr	w0, [x29, #320]
  424a28:	lsl	w1, w0, #10
  424a2c:	ldr	w0, [x29, #312]
  424a30:	orr	w8, w1, w0
  424a34:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  424a38:	add	x1, x0, #0xbab
  424a3c:	ldr	x2, [x29, #504]
  424a40:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  424a44:	add	x0, x0, #0x238
  424a48:	ldr	x0, [x0]
  424a4c:	mov	x7, x0
  424a50:	mov	x6, x2
  424a54:	adrp	x0, 450000 <config_parse@plt+0x44e50>
  424a58:	add	x5, x0, #0xa20
  424a5c:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  424a60:	add	x4, x0, #0x9b8
  424a64:	mov	w3, #0x1315                	// #4885
  424a68:	mov	x2, x1
  424a6c:	ldr	w1, [x29, #316]
  424a70:	mov	w0, w8
  424a74:	bl	40a790 <log_internal_realm@plt>
  424a78:	b	424a84 <config_parse@plt+0x198d4>
  424a7c:	ldr	w0, [x29, #316]
  424a80:	cmp	w0, #0x0
  424a84:	mov	w19, #0x0                   	// #0
  424a88:	b	424abc <config_parse@plt+0x1990c>
  424a8c:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  424a90:	add	x0, x0, #0x238
  424a94:	ldr	x0, [x0]
  424a98:	bl	40ad70 <free@plt>
  424a9c:	ldr	x1, [x29, #504]
  424aa0:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  424aa4:	add	x0, x0, #0x238
  424aa8:	str	x1, [x0]
  424aac:	str	xzr, [x29, #504]
  424ab0:	mov	w0, #0x1                   	// #1
  424ab4:	strb	w0, [x29, #59]
  424ab8:	mov	w19, #0x1                   	// #1
  424abc:	add	x0, x29, #0x1f8
  424ac0:	bl	40b510 <config_parse@plt+0x360>
  424ac4:	cmp	w19, #0x1
  424ac8:	b.ne	4265d4 <config_parse@plt+0x1b424>  // b.any
  424acc:	b	4250a4 <config_parse@plt+0x19ef4>
  424ad0:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  424ad4:	add	x0, x0, #0x240
  424ad8:	ldr	x0, [x0]
  424adc:	cmp	x0, #0x0
  424ae0:	b.eq	424aec <config_parse@plt+0x1993c>  // b.none
  424ae4:	mov	w0, #0x2                   	// #2
  424ae8:	b	424af0 <config_parse@plt+0x19940>
  424aec:	mov	w0, #0x0                   	// #0
  424af0:	mov	w1, w0
  424af4:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  424af8:	add	x0, x0, #0x238
  424afc:	bl	41a248 <config_parse@plt+0xf098>
  424b00:	str	w0, [x29, #76]
  424b04:	ldr	w0, [x29, #76]
  424b08:	cmp	w0, #0x0
  424b0c:	b.lt	4265a0 <config_parse@plt+0x1b3f0>  // b.tstop
  424b10:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  424b14:	add	x0, x0, #0x238
  424b18:	ldr	x4, [x0]
  424b1c:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  424b20:	add	x0, x0, #0x2b1
  424b24:	ldrb	w0, [x0]
  424b28:	cmp	w0, #0x0
  424b2c:	b.eq	424b38 <config_parse@plt+0x19988>  // b.none
  424b30:	mov	w0, #0x5                   	// #5
  424b34:	b	424b3c <config_parse@plt+0x1998c>
  424b38:	mov	w0, #0x6                   	// #6
  424b3c:	add	x2, x29, #0x2f0
  424b40:	add	x1, x29, #0x2e0
  424b44:	mov	x3, x2
  424b48:	mov	x2, x1
  424b4c:	mov	w1, w0
  424b50:	mov	x0, x4
  424b54:	bl	40ae00 <image_path_lock@plt>
  424b58:	str	w0, [x29, #76]
  424b5c:	ldr	w0, [x29, #76]
  424b60:	cmn	w0, #0x10
  424b64:	b.ne	424bf4 <config_parse@plt+0x19a44>  // b.any
  424b68:	mov	w0, #0x3                   	// #3
  424b6c:	str	w0, [x29, #300]
  424b70:	ldr	w0, [x29, #76]
  424b74:	str	w0, [x29, #304]
  424b78:	str	wzr, [x29, #308]
  424b7c:	ldr	w0, [x29, #308]
  424b80:	bl	40b180 <log_get_max_level_realm@plt>
  424b84:	mov	w1, w0
  424b88:	ldr	w0, [x29, #300]
  424b8c:	and	w0, w0, #0x7
  424b90:	cmp	w1, w0
  424b94:	b.lt	424be8 <config_parse@plt+0x19a38>  // b.tstop
  424b98:	ldr	w0, [x29, #308]
  424b9c:	lsl	w1, w0, #10
  424ba0:	ldr	w0, [x29, #300]
  424ba4:	orr	w7, w1, w0
  424ba8:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  424bac:	add	x1, x0, #0xbab
  424bb0:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  424bb4:	add	x0, x0, #0x238
  424bb8:	ldr	x0, [x0]
  424bbc:	mov	x6, x0
  424bc0:	adrp	x0, 450000 <config_parse@plt+0x44e50>
  424bc4:	add	x5, x0, #0xa50
  424bc8:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  424bcc:	add	x4, x0, #0x9b8
  424bd0:	mov	w3, #0x1322                	// #4898
  424bd4:	mov	x2, x1
  424bd8:	ldr	w1, [x29, #304]
  424bdc:	mov	w0, w7
  424be0:	bl	40a790 <log_internal_realm@plt>
  424be4:	b	4265d4 <config_parse@plt+0x1b424>
  424be8:	ldr	w0, [x29, #304]
  424bec:	cmp	w0, #0x0
  424bf0:	b	4265d4 <config_parse@plt+0x1b424>
  424bf4:	ldr	w0, [x29, #76]
  424bf8:	cmp	w0, #0x0
  424bfc:	b.ge	424c8c <config_parse@plt+0x19adc>  // b.tcont
  424c00:	mov	w0, #0x3                   	// #3
  424c04:	str	w0, [x29, #288]
  424c08:	ldr	w0, [x29, #76]
  424c0c:	str	w0, [x29, #292]
  424c10:	str	wzr, [x29, #296]
  424c14:	ldr	w0, [x29, #296]
  424c18:	bl	40b180 <log_get_max_level_realm@plt>
  424c1c:	mov	w1, w0
  424c20:	ldr	w0, [x29, #288]
  424c24:	and	w0, w0, #0x7
  424c28:	cmp	w1, w0
  424c2c:	b.lt	424c80 <config_parse@plt+0x19ad0>  // b.tstop
  424c30:	ldr	w0, [x29, #296]
  424c34:	lsl	w1, w0, #10
  424c38:	ldr	w0, [x29, #288]
  424c3c:	orr	w7, w1, w0
  424c40:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  424c44:	add	x1, x0, #0xbab
  424c48:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  424c4c:	add	x0, x0, #0x238
  424c50:	ldr	x0, [x0]
  424c54:	mov	x6, x0
  424c58:	adrp	x0, 450000 <config_parse@plt+0x44e50>
  424c5c:	add	x5, x0, #0x990
  424c60:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  424c64:	add	x4, x0, #0x9b8
  424c68:	mov	w3, #0x1326                	// #4902
  424c6c:	mov	x2, x1
  424c70:	ldr	w1, [x29, #292]
  424c74:	mov	w0, w7
  424c78:	bl	40a790 <log_internal_realm@plt>
  424c7c:	b	4265d4 <config_parse@plt+0x1b424>
  424c80:	ldr	w0, [x29, #292]
  424c84:	cmp	w0, #0x0
  424c88:	b	4265d4 <config_parse@plt+0x1b424>
  424c8c:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  424c90:	add	x0, x0, #0x240
  424c94:	ldr	x0, [x0]
  424c98:	cmp	x0, #0x0
  424c9c:	b.eq	4250a4 <config_parse@plt+0x19ef4>  // b.none
  424ca0:	mov	w1, #0x0                   	// #0
  424ca4:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  424ca8:	add	x0, x0, #0x240
  424cac:	bl	41a248 <config_parse@plt+0xf098>
  424cb0:	str	w0, [x29, #76]
  424cb4:	ldr	w0, [x29, #76]
  424cb8:	cmp	w0, #0x0
  424cbc:	b.lt	4265a8 <config_parse@plt+0x1b3f8>  // b.tstop
  424cc0:	add	x0, x29, #0x420
  424cc4:	mov	w3, #0xffffffff            	// #-1
  424cc8:	mov	w2, #0x2                   	// #2
  424ccc:	mov	x1, x0
  424cd0:	mov	w0, #0x0                   	// #0
  424cd4:	bl	409ff0 <sigprocmask_many@plt>
  424cd8:	lsr	w0, w0, #31
  424cdc:	and	w0, w0, #0xff
  424ce0:	and	x0, x0, #0xff
  424ce4:	cmp	x0, #0x0
  424ce8:	b.eq	424d14 <config_parse@plt+0x19b64>  // b.none
  424cec:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  424cf0:	add	x1, x0, #0xbab
  424cf4:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  424cf8:	add	x4, x0, #0x9c0
  424cfc:	mov	w3, #0x1330                	// #4912
  424d00:	mov	x2, x1
  424d04:	adrp	x0, 450000 <config_parse@plt+0x44e50>
  424d08:	add	x1, x0, #0x9a8
  424d0c:	mov	w0, #0x0                   	// #0
  424d10:	bl	409d50 <log_assert_failed_realm@plt>
  424d14:	add	x0, x29, #0x3a0
  424d18:	add	x1, x29, #0x420
  424d1c:	ldp	x2, x3, [x1]
  424d20:	stp	x2, x3, [x0]
  424d24:	ldp	x2, x3, [x1, #16]
  424d28:	stp	x2, x3, [x0, #16]
  424d2c:	ldp	x2, x3, [x1, #32]
  424d30:	stp	x2, x3, [x0, #32]
  424d34:	ldp	x2, x3, [x1, #48]
  424d38:	stp	x2, x3, [x0, #48]
  424d3c:	ldp	x2, x3, [x1, #64]
  424d40:	stp	x2, x3, [x0, #64]
  424d44:	ldp	x2, x3, [x1, #80]
  424d48:	stp	x2, x3, [x0, #80]
  424d4c:	ldp	x2, x3, [x1, #96]
  424d50:	stp	x2, x3, [x0, #96]
  424d54:	ldp	x2, x3, [x1, #112]
  424d58:	stp	x2, x3, [x0, #112]
  424d5c:	add	x0, x29, #0x420
  424d60:	add	x1, x29, #0x3a0
  424d64:	ldp	x2, x3, [x1]
  424d68:	stp	x2, x3, [x0]
  424d6c:	ldp	x2, x3, [x1, #16]
  424d70:	stp	x2, x3, [x0, #16]
  424d74:	ldp	x2, x3, [x1, #32]
  424d78:	stp	x2, x3, [x0, #32]
  424d7c:	ldp	x2, x3, [x1, #48]
  424d80:	stp	x2, x3, [x0, #48]
  424d84:	ldp	x2, x3, [x1, #64]
  424d88:	stp	x2, x3, [x0, #64]
  424d8c:	ldp	x2, x3, [x1, #80]
  424d90:	stp	x2, x3, [x0, #80]
  424d94:	ldp	x2, x3, [x1, #96]
  424d98:	stp	x2, x3, [x0, #96]
  424d9c:	ldp	x2, x3, [x1, #112]
  424da0:	stp	x2, x3, [x0, #112]
  424da4:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  424da8:	add	x0, x0, #0x240
  424dac:	ldr	x3, [x0]
  424db0:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  424db4:	add	x0, x0, #0x238
  424db8:	ldr	x1, [x0]
  424dbc:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  424dc0:	add	x0, x0, #0x2b1
  424dc4:	ldrb	w0, [x0]
  424dc8:	cmp	w0, #0x0
  424dcc:	b.eq	424dd8 <config_parse@plt+0x19c28>  // b.none
  424dd0:	mov	w0, #0x7f                  	// #127
  424dd4:	b	424ddc <config_parse@plt+0x19c2c>
  424dd8:	mov	w0, #0x7d                  	// #125
  424ddc:	mov	w2, w0
  424de0:	mov	x0, x3
  424de4:	bl	40b718 <config_parse@plt+0x568>
  424de8:	str	w0, [x29, #76]
  424dec:	add	x0, x29, #0x420
  424df0:	bl	40c088 <config_parse@plt+0xed8>
  424df4:	ldr	w0, [x29, #76]
  424df8:	cmn	w0, #0x11
  424dfc:	b.ne	424eb4 <config_parse@plt+0x19d04>  // b.any
  424e00:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  424e04:	add	x0, x0, #0x2d8
  424e08:	ldrb	w0, [x0]
  424e0c:	cmp	w0, #0x0
  424e10:	b.eq	424e1c <config_parse@plt+0x19c6c>  // b.none
  424e14:	mov	w0, #0x7                   	// #7
  424e18:	b	424e20 <config_parse@plt+0x19c70>
  424e1c:	mov	w0, #0x6                   	// #6
  424e20:	str	w0, [x29, #276]
  424e24:	str	wzr, [x29, #280]
  424e28:	str	wzr, [x29, #284]
  424e2c:	ldr	w0, [x29, #284]
  424e30:	bl	40b180 <log_get_max_level_realm@plt>
  424e34:	mov	w1, w0
  424e38:	ldr	w0, [x29, #276]
  424e3c:	and	w0, w0, #0x7
  424e40:	cmp	w1, w0
  424e44:	b.lt	424ea8 <config_parse@plt+0x19cf8>  // b.tstop
  424e48:	ldr	w0, [x29, #284]
  424e4c:	lsl	w1, w0, #10
  424e50:	ldr	w0, [x29, #276]
  424e54:	orr	w8, w1, w0
  424e58:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  424e5c:	add	x1, x0, #0xbab
  424e60:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  424e64:	add	x0, x0, #0x238
  424e68:	ldr	x2, [x0]
  424e6c:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  424e70:	add	x0, x0, #0x240
  424e74:	ldr	x0, [x0]
  424e78:	mov	x7, x0
  424e7c:	mov	x6, x2
  424e80:	adrp	x0, 450000 <config_parse@plt+0x44e50>
  424e84:	add	x5, x0, #0xa78
  424e88:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  424e8c:	add	x4, x0, #0x9b8
  424e90:	mov	w3, #0x133b                	// #4923
  424e94:	mov	x2, x1
  424e98:	ldr	w1, [x29, #280]
  424e9c:	mov	w0, w8
  424ea0:	bl	40a790 <log_internal_realm@plt>
  424ea4:	b	4250a4 <config_parse@plt+0x19ef4>
  424ea8:	ldr	w0, [x29, #280]
  424eac:	cmp	w0, #0x0
  424eb0:	b	4250a4 <config_parse@plt+0x19ef4>
  424eb4:	ldr	w0, [x29, #76]
  424eb8:	cmn	w0, #0x4
  424ebc:	b.ne	424f4c <config_parse@plt+0x19d9c>  // b.any
  424ec0:	mov	w0, #0x3                   	// #3
  424ec4:	str	w0, [x29, #264]
  424ec8:	ldr	w0, [x29, #76]
  424ecc:	str	w0, [x29, #268]
  424ed0:	str	wzr, [x29, #272]
  424ed4:	ldr	w0, [x29, #272]
  424ed8:	bl	40b180 <log_get_max_level_realm@plt>
  424edc:	mov	w1, w0
  424ee0:	ldr	w0, [x29, #264]
  424ee4:	and	w0, w0, #0x7
  424ee8:	cmp	w1, w0
  424eec:	b.lt	424f40 <config_parse@plt+0x19d90>  // b.tstop
  424ef0:	ldr	w0, [x29, #272]
  424ef4:	lsl	w1, w0, #10
  424ef8:	ldr	w0, [x29, #264]
  424efc:	orr	w7, w1, w0
  424f00:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  424f04:	add	x1, x0, #0xbab
  424f08:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  424f0c:	add	x0, x0, #0x238
  424f10:	ldr	x0, [x0]
  424f14:	mov	x6, x0
  424f18:	adrp	x0, 450000 <config_parse@plt+0x44e50>
  424f1c:	add	x5, x0, #0x9d8
  424f20:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  424f24:	add	x4, x0, #0x9b8
  424f28:	mov	w3, #0x133e                	// #4926
  424f2c:	mov	x2, x1
  424f30:	ldr	w1, [x29, #268]
  424f34:	mov	w0, w7
  424f38:	bl	40a790 <log_internal_realm@plt>
  424f3c:	b	4265d4 <config_parse@plt+0x1b424>
  424f40:	ldr	w0, [x29, #268]
  424f44:	cmp	w0, #0x0
  424f48:	b	4265d4 <config_parse@plt+0x1b424>
  424f4c:	ldr	w0, [x29, #76]
  424f50:	cmp	w0, #0x0
  424f54:	b.ge	424ff4 <config_parse@plt+0x19e44>  // b.tcont
  424f58:	mov	w0, #0x3                   	// #3
  424f5c:	str	w0, [x29, #252]
  424f60:	ldr	w0, [x29, #76]
  424f64:	str	w0, [x29, #256]
  424f68:	str	wzr, [x29, #260]
  424f6c:	ldr	w0, [x29, #260]
  424f70:	bl	40b180 <log_get_max_level_realm@plt>
  424f74:	mov	w1, w0
  424f78:	ldr	w0, [x29, #252]
  424f7c:	and	w0, w0, #0x7
  424f80:	cmp	w1, w0
  424f84:	b.lt	424fe8 <config_parse@plt+0x19e38>  // b.tstop
  424f88:	ldr	w0, [x29, #260]
  424f8c:	lsl	w1, w0, #10
  424f90:	ldr	w0, [x29, #252]
  424f94:	orr	w8, w1, w0
  424f98:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  424f9c:	add	x1, x0, #0xbab
  424fa0:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  424fa4:	add	x0, x0, #0x238
  424fa8:	ldr	x2, [x0]
  424fac:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  424fb0:	add	x0, x0, #0x240
  424fb4:	ldr	x0, [x0]
  424fb8:	mov	x7, x0
  424fbc:	mov	x6, x2
  424fc0:	adrp	x0, 450000 <config_parse@plt+0x44e50>
  424fc4:	add	x5, x0, #0xab8
  424fc8:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  424fcc:	add	x4, x0, #0x9b8
  424fd0:	mov	w3, #0x1341                	// #4929
  424fd4:	mov	x2, x1
  424fd8:	ldr	w1, [x29, #256]
  424fdc:	mov	w0, w8
  424fe0:	bl	40a790 <log_internal_realm@plt>
  424fe4:	b	4265d4 <config_parse@plt+0x1b424>
  424fe8:	ldr	w0, [x29, #256]
  424fec:	cmp	w0, #0x0
  424ff0:	b	4265d4 <config_parse@plt+0x1b424>
  424ff4:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  424ff8:	add	x0, x0, #0x2d8
  424ffc:	ldrb	w0, [x0]
  425000:	cmp	w0, #0x0
  425004:	b.eq	425010 <config_parse@plt+0x19e60>  // b.none
  425008:	mov	w0, #0x7                   	// #7
  42500c:	b	425014 <config_parse@plt+0x19e64>
  425010:	mov	w0, #0x6                   	// #6
  425014:	str	w0, [x29, #240]
  425018:	str	wzr, [x29, #244]
  42501c:	str	wzr, [x29, #248]
  425020:	ldr	w0, [x29, #248]
  425024:	bl	40b180 <log_get_max_level_realm@plt>
  425028:	mov	w1, w0
  42502c:	ldr	w0, [x29, #240]
  425030:	and	w0, w0, #0x7
  425034:	cmp	w1, w0
  425038:	b.lt	42509c <config_parse@plt+0x19eec>  // b.tstop
  42503c:	ldr	w0, [x29, #248]
  425040:	lsl	w1, w0, #10
  425044:	ldr	w0, [x29, #240]
  425048:	orr	w8, w1, w0
  42504c:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  425050:	add	x1, x0, #0xbab
  425054:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  425058:	add	x0, x0, #0x238
  42505c:	ldr	x2, [x0]
  425060:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  425064:	add	x0, x0, #0x240
  425068:	ldr	x0, [x0]
  42506c:	mov	x7, x0
  425070:	mov	x6, x2
  425074:	adrp	x0, 450000 <config_parse@plt+0x44e50>
  425078:	add	x5, x0, #0xae0
  42507c:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  425080:	add	x4, x0, #0x9b8
  425084:	mov	w3, #0x1344                	// #4932
  425088:	mov	x2, x1
  42508c:	ldr	w1, [x29, #244]
  425090:	mov	w0, w8
  425094:	bl	40a790 <log_internal_realm@plt>
  425098:	b	4250a4 <config_parse@plt+0x19ef4>
  42509c:	ldr	w0, [x29, #244]
  4250a0:	cmp	w0, #0x0
  4250a4:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  4250a8:	add	x0, x0, #0x2b4
  4250ac:	ldr	w0, [x0]
  4250b0:	cmp	w0, #0x2
  4250b4:	b.ne	425344 <config_parse@plt+0x1a194>  // b.any
  4250b8:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  4250bc:	add	x0, x0, #0x250
  4250c0:	ldr	x0, [x0]
  4250c4:	cmp	x0, #0x0
  4250c8:	b.eq	4252a0 <config_parse@plt+0x1a0f0>  // b.none
  4250cc:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  4250d0:	add	x0, x0, #0x250
  4250d4:	ldr	x0, [x0]
  4250d8:	str	x0, [x29, #520]
  4250dc:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  4250e0:	add	x0, x0, #0x238
  4250e4:	ldr	x0, [x0]
  4250e8:	str	x0, [x29, #680]
  4250ec:	b	4250fc <config_parse@plt+0x19f4c>
  4250f0:	ldr	x0, [x29, #520]
  4250f4:	add	x0, x0, #0x1
  4250f8:	str	x0, [x29, #520]
  4250fc:	ldr	x0, [x29, #520]
  425100:	ldrb	w0, [x0]
  425104:	cmp	w0, #0x2f
  425108:	b.ne	425120 <config_parse@plt+0x19f70>  // b.any
  42510c:	ldr	x0, [x29, #520]
  425110:	add	x0, x0, #0x1
  425114:	ldrb	w0, [x0]
  425118:	cmp	w0, #0x2f
  42511c:	b.eq	4250f0 <config_parse@plt+0x19f40>  // b.none
  425120:	ldr	x0, [x29, #680]
  425124:	bl	40b7e8 <config_parse@plt+0x638>
  425128:	and	w0, w0, #0xff
  42512c:	cmp	w0, #0x0
  425130:	b.eq	425140 <config_parse@plt+0x19f90>  // b.none
  425134:	ldr	x0, [x29, #520]
  425138:	str	x0, [x29, #528]
  42513c:	b	425294 <config_parse@plt+0x1a0e4>
  425140:	ldr	x0, [x29, #680]
  425144:	bl	40b010 <strlen@plt>
  425148:	mov	x19, x0
  42514c:	ldr	x0, [x29, #520]
  425150:	bl	40b010 <strlen@plt>
  425154:	add	x0, x19, x0
  425158:	add	x0, x0, #0x2
  42515c:	str	x0, [x29, #688]
  425160:	ldr	x0, [x29, #688]
  425164:	str	x0, [x29, #696]
  425168:	ldr	x1, [x29, #696]
  42516c:	mov	x0, #0x1                   	// #1
  425170:	bl	40b534 <config_parse@plt+0x384>
  425174:	and	w0, w0, #0xff
  425178:	and	x0, x0, #0xff
  42517c:	cmp	x0, #0x0
  425180:	b.eq	4251ac <config_parse@plt+0x19ffc>  // b.none
  425184:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  425188:	add	x1, x0, #0xbab
  42518c:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  425190:	add	x4, x0, #0x9c0
  425194:	mov	w3, #0x134d                	// #4941
  425198:	mov	x2, x1
  42519c:	adrp	x0, 44d000 <config_parse@plt+0x41e50>
  4251a0:	add	x1, x0, #0x4c8
  4251a4:	mov	w0, #0x0                   	// #0
  4251a8:	bl	409d50 <log_assert_failed_realm@plt>
  4251ac:	ldr	x0, [x29, #696]
  4251b0:	cmp	x0, #0x400, lsl #12
  4251b4:	cset	w0, hi  // hi = pmore
  4251b8:	and	w0, w0, #0xff
  4251bc:	and	x0, x0, #0xff
  4251c0:	cmp	x0, #0x0
  4251c4:	b.eq	4251f0 <config_parse@plt+0x1a040>  // b.none
  4251c8:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  4251cc:	add	x1, x0, #0xbab
  4251d0:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  4251d4:	add	x4, x0, #0x9c0
  4251d8:	mov	w3, #0x134d                	// #4941
  4251dc:	mov	x2, x1
  4251e0:	adrp	x0, 44d000 <config_parse@plt+0x41e50>
  4251e4:	add	x1, x0, #0x4f8
  4251e8:	mov	w0, #0x0                   	// #0
  4251ec:	bl	409d50 <log_assert_failed_realm@plt>
  4251f0:	ldr	x0, [x29, #696]
  4251f4:	add	x0, x0, #0xf
  4251f8:	lsr	x0, x0, #4
  4251fc:	lsl	x0, x0, #4
  425200:	sub	sp, sp, x0
  425204:	add	x0, sp, #0x10
  425208:	add	x0, x0, #0xf
  42520c:	lsr	x0, x0, #4
  425210:	lsl	x0, x0, #4
  425214:	str	x0, [x29, #704]
  425218:	ldr	x1, [x29, #680]
  42521c:	ldr	x0, [x29, #704]
  425220:	bl	409770 <stpcpy@plt>
  425224:	str	x0, [x29, #536]
  425228:	b	425238 <config_parse@plt+0x1a088>
  42522c:	ldr	x0, [x29, #536]
  425230:	sub	x0, x0, #0x1
  425234:	str	x0, [x29, #536]
  425238:	ldr	x1, [x29, #536]
  42523c:	ldr	x0, [x29, #704]
  425240:	cmp	x1, x0
  425244:	b.ls	42525c <config_parse@plt+0x1a0ac>  // b.plast
  425248:	ldr	x0, [x29, #536]
  42524c:	sub	x0, x0, #0x1
  425250:	ldrb	w0, [x0]
  425254:	cmp	w0, #0x2f
  425258:	b.eq	42522c <config_parse@plt+0x1a07c>  // b.none
  42525c:	ldr	x0, [x29, #520]
  425260:	ldrb	w0, [x0]
  425264:	cmp	w0, #0x2f
  425268:	b.eq	425280 <config_parse@plt+0x1a0d0>  // b.none
  42526c:	ldr	x0, [x29, #536]
  425270:	add	x1, x0, #0x1
  425274:	str	x1, [x29, #536]
  425278:	mov	w1, #0x2f                  	// #47
  42527c:	strb	w1, [x0]
  425280:	ldr	x1, [x29, #520]
  425284:	ldr	x0, [x29, #536]
  425288:	bl	40af60 <strcpy@plt>
  42528c:	ldr	x0, [x29, #704]
  425290:	str	x0, [x29, #528]
  425294:	ldr	x0, [x29, #528]
  425298:	str	x0, [x29, #512]
  42529c:	b	4252b0 <config_parse@plt+0x1a100>
  4252a0:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  4252a4:	add	x0, x0, #0x238
  4252a8:	ldr	x0, [x0]
  4252ac:	str	x0, [x29, #512]
  4252b0:	ldr	x0, [x29, #512]
  4252b4:	bl	40a800 <path_is_os_tree@plt>
  4252b8:	cmp	w0, #0x0
  4252bc:	b.gt	42628c <config_parse@plt+0x1b0dc>
  4252c0:	mov	w0, #0x3                   	// #3
  4252c4:	str	w0, [x29, #384]
  4252c8:	str	wzr, [x29, #388]
  4252cc:	str	wzr, [x29, #392]
  4252d0:	ldr	w0, [x29, #392]
  4252d4:	bl	40b180 <log_get_max_level_realm@plt>
  4252d8:	mov	w1, w0
  4252dc:	ldr	w0, [x29, #384]
  4252e0:	and	w0, w0, #0x7
  4252e4:	cmp	w1, w0
  4252e8:	b.lt	425330 <config_parse@plt+0x1a180>  // b.tstop
  4252ec:	ldr	w0, [x29, #392]
  4252f0:	lsl	w1, w0, #10
  4252f4:	ldr	w0, [x29, #384]
  4252f8:	orr	w7, w1, w0
  4252fc:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  425300:	add	x1, x0, #0xbab
  425304:	ldr	x6, [x29, #512]
  425308:	adrp	x0, 450000 <config_parse@plt+0x44e50>
  42530c:	add	x5, x0, #0xb00
  425310:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  425314:	add	x4, x0, #0x9b8
  425318:	mov	w3, #0x1352                	// #4946
  42531c:	mov	x2, x1
  425320:	ldr	w1, [x29, #388]
  425324:	mov	w0, w7
  425328:	bl	40a790 <log_internal_realm@plt>
  42532c:	b	425338 <config_parse@plt+0x1a188>
  425330:	ldr	w0, [x29, #388]
  425334:	cmp	w0, #0x0
  425338:	mov	w0, #0xffffffea            	// #-22
  42533c:	str	w0, [x29, #76]
  425340:	b	4265d4 <config_parse@plt+0x1b424>
  425344:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  425348:	add	x0, x0, #0x250
  42534c:	ldr	x0, [x0]
  425350:	cmp	x0, #0x0
  425354:	b.eq	42552c <config_parse@plt+0x1a37c>  // b.none
  425358:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  42535c:	add	x0, x0, #0x250
  425360:	ldr	x0, [x0]
  425364:	str	x0, [x29, #552]
  425368:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  42536c:	add	x0, x0, #0x238
  425370:	ldr	x0, [x0]
  425374:	str	x0, [x29, #624]
  425378:	b	425388 <config_parse@plt+0x1a1d8>
  42537c:	ldr	x0, [x29, #552]
  425380:	add	x0, x0, #0x1
  425384:	str	x0, [x29, #552]
  425388:	ldr	x0, [x29, #552]
  42538c:	ldrb	w0, [x0]
  425390:	cmp	w0, #0x2f
  425394:	b.ne	4253ac <config_parse@plt+0x1a1fc>  // b.any
  425398:	ldr	x0, [x29, #552]
  42539c:	add	x0, x0, #0x1
  4253a0:	ldrb	w0, [x0]
  4253a4:	cmp	w0, #0x2f
  4253a8:	b.eq	42537c <config_parse@plt+0x1a1cc>  // b.none
  4253ac:	ldr	x0, [x29, #624]
  4253b0:	bl	40b7e8 <config_parse@plt+0x638>
  4253b4:	and	w0, w0, #0xff
  4253b8:	cmp	w0, #0x0
  4253bc:	b.eq	4253cc <config_parse@plt+0x1a21c>  // b.none
  4253c0:	ldr	x0, [x29, #552]
  4253c4:	str	x0, [x29, #560]
  4253c8:	b	425520 <config_parse@plt+0x1a370>
  4253cc:	ldr	x0, [x29, #624]
  4253d0:	bl	40b010 <strlen@plt>
  4253d4:	mov	x19, x0
  4253d8:	ldr	x0, [x29, #552]
  4253dc:	bl	40b010 <strlen@plt>
  4253e0:	add	x0, x19, x0
  4253e4:	add	x0, x0, #0x2
  4253e8:	str	x0, [x29, #632]
  4253ec:	ldr	x0, [x29, #632]
  4253f0:	str	x0, [x29, #640]
  4253f4:	ldr	x1, [x29, #640]
  4253f8:	mov	x0, #0x1                   	// #1
  4253fc:	bl	40b534 <config_parse@plt+0x384>
  425400:	and	w0, w0, #0xff
  425404:	and	x0, x0, #0xff
  425408:	cmp	x0, #0x0
  42540c:	b.eq	425438 <config_parse@plt+0x1a288>  // b.none
  425410:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  425414:	add	x1, x0, #0xbab
  425418:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  42541c:	add	x4, x0, #0x9c0
  425420:	mov	w3, #0x135a                	// #4954
  425424:	mov	x2, x1
  425428:	adrp	x0, 44d000 <config_parse@plt+0x41e50>
  42542c:	add	x1, x0, #0x4c8
  425430:	mov	w0, #0x0                   	// #0
  425434:	bl	409d50 <log_assert_failed_realm@plt>
  425438:	ldr	x0, [x29, #640]
  42543c:	cmp	x0, #0x400, lsl #12
  425440:	cset	w0, hi  // hi = pmore
  425444:	and	w0, w0, #0xff
  425448:	and	x0, x0, #0xff
  42544c:	cmp	x0, #0x0
  425450:	b.eq	42547c <config_parse@plt+0x1a2cc>  // b.none
  425454:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  425458:	add	x1, x0, #0xbab
  42545c:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  425460:	add	x4, x0, #0x9c0
  425464:	mov	w3, #0x135a                	// #4954
  425468:	mov	x2, x1
  42546c:	adrp	x0, 44d000 <config_parse@plt+0x41e50>
  425470:	add	x1, x0, #0x4f8
  425474:	mov	w0, #0x0                   	// #0
  425478:	bl	409d50 <log_assert_failed_realm@plt>
  42547c:	ldr	x0, [x29, #640]
  425480:	add	x0, x0, #0xf
  425484:	lsr	x0, x0, #4
  425488:	lsl	x0, x0, #4
  42548c:	sub	sp, sp, x0
  425490:	add	x0, sp, #0x10
  425494:	add	x0, x0, #0xf
  425498:	lsr	x0, x0, #4
  42549c:	lsl	x0, x0, #4
  4254a0:	str	x0, [x29, #648]
  4254a4:	ldr	x1, [x29, #624]
  4254a8:	ldr	x0, [x29, #648]
  4254ac:	bl	409770 <stpcpy@plt>
  4254b0:	str	x0, [x29, #568]
  4254b4:	b	4254c4 <config_parse@plt+0x1a314>
  4254b8:	ldr	x0, [x29, #568]
  4254bc:	sub	x0, x0, #0x1
  4254c0:	str	x0, [x29, #568]
  4254c4:	ldr	x1, [x29, #568]
  4254c8:	ldr	x0, [x29, #648]
  4254cc:	cmp	x1, x0
  4254d0:	b.ls	4254e8 <config_parse@plt+0x1a338>  // b.plast
  4254d4:	ldr	x0, [x29, #568]
  4254d8:	sub	x0, x0, #0x1
  4254dc:	ldrb	w0, [x0]
  4254e0:	cmp	w0, #0x2f
  4254e4:	b.eq	4254b8 <config_parse@plt+0x1a308>  // b.none
  4254e8:	ldr	x0, [x29, #552]
  4254ec:	ldrb	w0, [x0]
  4254f0:	cmp	w0, #0x2f
  4254f4:	b.eq	42550c <config_parse@plt+0x1a35c>  // b.none
  4254f8:	ldr	x0, [x29, #568]
  4254fc:	add	x1, x0, #0x1
  425500:	str	x1, [x29, #568]
  425504:	mov	w1, #0x2f                  	// #47
  425508:	strb	w1, [x0]
  42550c:	ldr	x1, [x29, #552]
  425510:	ldr	x0, [x29, #568]
  425514:	bl	40af60 <strcpy@plt>
  425518:	ldr	x0, [x29, #648]
  42551c:	str	x0, [x29, #560]
  425520:	ldr	x0, [x29, #560]
  425524:	str	x0, [x29, #544]
  425528:	b	42553c <config_parse@plt+0x1a38c>
  42552c:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  425530:	add	x0, x0, #0x238
  425534:	ldr	x0, [x0]
  425538:	str	x0, [x29, #544]
  42553c:	ldr	x0, [x29, #544]
  425540:	str	x0, [x29, #1056]
  425544:	adrp	x0, 450000 <config_parse@plt+0x44e50>
  425548:	add	x0, x0, #0xb60
  42554c:	str	x0, [x29, #1064]
  425550:	str	xzr, [x29, #584]
  425554:	str	xzr, [x29, #592]
  425558:	b	42558c <config_parse@plt+0x1a3dc>
  42555c:	ldr	x0, [x29, #592]
  425560:	lsl	x0, x0, #3
  425564:	add	x1, x29, #0x420
  425568:	ldr	x0, [x1, x0]
  42556c:	bl	40b010 <strlen@plt>
  425570:	mov	x1, x0
  425574:	ldr	x0, [x29, #584]
  425578:	add	x0, x0, x1
  42557c:	str	x0, [x29, #584]
  425580:	ldr	x0, [x29, #592]
  425584:	add	x0, x0, #0x1
  425588:	str	x0, [x29, #592]
  42558c:	ldr	x0, [x29, #592]
  425590:	cmp	x0, #0x1
  425594:	b.hi	4255b0 <config_parse@plt+0x1a400>  // b.pmore
  425598:	ldr	x0, [x29, #592]
  42559c:	lsl	x0, x0, #3
  4255a0:	add	x1, x29, #0x420
  4255a4:	ldr	x0, [x1, x0]
  4255a8:	cmp	x0, #0x0
  4255ac:	b.ne	42555c <config_parse@plt+0x1a3ac>  // b.any
  4255b0:	ldr	x0, [x29, #584]
  4255b4:	add	x0, x0, #0x1
  4255b8:	str	x0, [x29, #656]
  4255bc:	ldr	x1, [x29, #656]
  4255c0:	mov	x0, #0x1                   	// #1
  4255c4:	bl	40b534 <config_parse@plt+0x384>
  4255c8:	and	w0, w0, #0xff
  4255cc:	and	x0, x0, #0xff
  4255d0:	cmp	x0, #0x0
  4255d4:	b.eq	425600 <config_parse@plt+0x1a450>  // b.none
  4255d8:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  4255dc:	add	x1, x0, #0xbab
  4255e0:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  4255e4:	add	x4, x0, #0x9c0
  4255e8:	mov	w3, #0x135e                	// #4958
  4255ec:	mov	x2, x1
  4255f0:	adrp	x0, 44d000 <config_parse@plt+0x41e50>
  4255f4:	add	x1, x0, #0x4c8
  4255f8:	mov	w0, #0x0                   	// #0
  4255fc:	bl	409d50 <log_assert_failed_realm@plt>
  425600:	ldr	x0, [x29, #656]
  425604:	cmp	x0, #0x400, lsl #12
  425608:	cset	w0, hi  // hi = pmore
  42560c:	and	w0, w0, #0xff
  425610:	and	x0, x0, #0xff
  425614:	cmp	x0, #0x0
  425618:	b.eq	425644 <config_parse@plt+0x1a494>  // b.none
  42561c:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  425620:	add	x1, x0, #0xbab
  425624:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  425628:	add	x4, x0, #0x9c0
  42562c:	mov	w3, #0x135e                	// #4958
  425630:	mov	x2, x1
  425634:	adrp	x0, 44d000 <config_parse@plt+0x41e50>
  425638:	add	x1, x0, #0x4f8
  42563c:	mov	w0, #0x0                   	// #0
  425640:	bl	409d50 <log_assert_failed_realm@plt>
  425644:	ldr	x0, [x29, #656]
  425648:	add	x0, x0, #0xf
  42564c:	lsr	x0, x0, #4
  425650:	lsl	x0, x0, #4
  425654:	sub	sp, sp, x0
  425658:	add	x0, sp, #0x10
  42565c:	add	x0, x0, #0xf
  425660:	lsr	x0, x0, #4
  425664:	lsl	x0, x0, #4
  425668:	str	x0, [x29, #664]
  42566c:	ldr	x0, [x29, #664]
  425670:	str	x0, [x29, #576]
  425674:	str	xzr, [x29, #592]
  425678:	b	4256a8 <config_parse@plt+0x1a4f8>
  42567c:	ldr	x0, [x29, #592]
  425680:	lsl	x0, x0, #3
  425684:	add	x1, x29, #0x420
  425688:	ldr	x0, [x1, x0]
  42568c:	mov	x1, x0
  425690:	ldr	x0, [x29, #576]
  425694:	bl	409770 <stpcpy@plt>
  425698:	str	x0, [x29, #576]
  42569c:	ldr	x0, [x29, #592]
  4256a0:	add	x0, x0, #0x1
  4256a4:	str	x0, [x29, #592]
  4256a8:	ldr	x0, [x29, #592]
  4256ac:	cmp	x0, #0x1
  4256b0:	b.hi	4256cc <config_parse@plt+0x1a51c>  // b.pmore
  4256b4:	ldr	x0, [x29, #592]
  4256b8:	lsl	x0, x0, #3
  4256bc:	add	x1, x29, #0x420
  4256c0:	ldr	x0, [x1, x0]
  4256c4:	cmp	x0, #0x0
  4256c8:	b.ne	42567c <config_parse@plt+0x1a4cc>  // b.any
  4256cc:	ldr	x0, [x29, #576]
  4256d0:	strb	wzr, [x0]
  4256d4:	ldr	x0, [x29, #664]
  4256d8:	str	x0, [x29, #672]
  4256dc:	mov	w3, #0x100                 	// #256
  4256e0:	mov	w2, #0x0                   	// #0
  4256e4:	ldr	x1, [x29, #672]
  4256e8:	mov	w0, #0xffffff9c            	// #-100
  4256ec:	bl	409d90 <faccessat@plt>
  4256f0:	cmp	w0, #0x0
  4256f4:	b.ge	42628c <config_parse@plt+0x1b0dc>  // b.tcont
  4256f8:	mov	w0, #0x3                   	// #3
  4256fc:	str	w0, [x29, #372]
  425700:	str	wzr, [x29, #376]
  425704:	str	wzr, [x29, #380]
  425708:	ldr	w0, [x29, #380]
  42570c:	bl	40b180 <log_get_max_level_realm@plt>
  425710:	mov	w1, w0
  425714:	ldr	w0, [x29, #372]
  425718:	and	w0, w0, #0x7
  42571c:	cmp	w1, w0
  425720:	b.lt	425768 <config_parse@plt+0x1a5b8>  // b.tstop
  425724:	ldr	w0, [x29, #380]
  425728:	lsl	w1, w0, #10
  42572c:	ldr	w0, [x29, #372]
  425730:	orr	w7, w1, w0
  425734:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  425738:	add	x1, x0, #0xbab
  42573c:	ldr	x6, [x29, #544]
  425740:	adrp	x0, 450000 <config_parse@plt+0x44e50>
  425744:	add	x5, x0, #0xb68
  425748:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  42574c:	add	x4, x0, #0x9b8
  425750:	mov	w3, #0x1361                	// #4961
  425754:	mov	x2, x1
  425758:	ldr	w1, [x29, #376]
  42575c:	mov	w0, w7
  425760:	bl	40a790 <log_internal_realm@plt>
  425764:	b	425770 <config_parse@plt+0x1a5c0>
  425768:	ldr	w0, [x29, #376]
  42576c:	cmp	w0, #0x0
  425770:	mov	w0, #0xffffffea            	// #-22
  425774:	str	w0, [x29, #76]
  425778:	b	4265d4 <config_parse@plt+0x1b424>
  42577c:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  425780:	add	x0, x0, #0x328
  425784:	ldr	x0, [x0]
  425788:	cmp	x0, #0x0
  42578c:	cset	w0, eq  // eq = none
  425790:	and	w0, w0, #0xff
  425794:	and	x0, x0, #0xff
  425798:	cmp	x0, #0x0
  42579c:	b.eq	4257c8 <config_parse@plt+0x1a618>  // b.none
  4257a0:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  4257a4:	add	x1, x0, #0xbab
  4257a8:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  4257ac:	add	x4, x0, #0x9c0
  4257b0:	mov	w3, #0x1368                	// #4968
  4257b4:	mov	x2, x1
  4257b8:	adrp	x0, 450000 <config_parse@plt+0x44e50>
  4257bc:	add	x1, x0, #0xba8
  4257c0:	mov	w0, #0x0                   	// #0
  4257c4:	bl	409d50 <log_assert_failed_realm@plt>
  4257c8:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  4257cc:	add	x0, x0, #0x240
  4257d0:	ldr	x0, [x0]
  4257d4:	cmp	x0, #0x0
  4257d8:	cset	w0, ne  // ne = any
  4257dc:	and	w0, w0, #0xff
  4257e0:	and	x0, x0, #0xff
  4257e4:	cmp	x0, #0x0
  4257e8:	b.eq	425814 <config_parse@plt+0x1a664>  // b.none
  4257ec:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  4257f0:	add	x1, x0, #0xbab
  4257f4:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  4257f8:	add	x4, x0, #0x9c0
  4257fc:	mov	w3, #0x1369                	// #4969
  425800:	mov	x2, x1
  425804:	adrp	x0, 450000 <config_parse@plt+0x44e50>
  425808:	add	x1, x0, #0xbb8
  42580c:	mov	w0, #0x0                   	// #0
  425810:	bl	409d50 <log_assert_failed_realm@plt>
  425814:	mov	w1, #0x0                   	// #0
  425818:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  42581c:	add	x0, x0, #0x328
  425820:	bl	41a248 <config_parse@plt+0xf098>
  425824:	str	w0, [x29, #76]
  425828:	ldr	w0, [x29, #76]
  42582c:	cmp	w0, #0x0
  425830:	b.lt	4265b0 <config_parse@plt+0x1b400>  // b.tstop
  425834:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  425838:	add	x0, x0, #0x2b8
  42583c:	ldrb	w0, [x0]
  425840:	cmp	w0, #0x0
  425844:	b.eq	425c6c <config_parse@plt+0x1aabc>  // b.none
  425848:	str	xzr, [x29, #504]
  42584c:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  425850:	add	x0, x0, #0x328
  425854:	ldr	x3, [x0]
  425858:	add	x0, x29, #0x1f8
  42585c:	mov	x2, x0
  425860:	adrp	x0, 450000 <config_parse@plt+0x44e50>
  425864:	add	x1, x0, #0x948
  425868:	mov	x0, x3
  42586c:	bl	40ac60 <tempfn_random@plt>
  425870:	str	w0, [x29, #76]
  425874:	ldr	w0, [x29, #76]
  425878:	cmp	w0, #0x0
  42587c:	b.ge	425900 <config_parse@plt+0x1a750>  // b.tcont
  425880:	mov	w0, #0x3                   	// #3
  425884:	str	w0, [x29, #168]
  425888:	ldr	w0, [x29, #76]
  42588c:	str	w0, [x29, #172]
  425890:	str	wzr, [x29, #176]
  425894:	ldr	w0, [x29, #176]
  425898:	bl	40b180 <log_get_max_level_realm@plt>
  42589c:	mov	w1, w0
  4258a0:	ldr	w0, [x29, #168]
  4258a4:	and	w0, w0, #0x7
  4258a8:	cmp	w1, w0
  4258ac:	b.lt	4258f0 <config_parse@plt+0x1a740>  // b.tstop
  4258b0:	ldr	w0, [x29, #176]
  4258b4:	lsl	w1, w0, #10
  4258b8:	ldr	w0, [x29, #168]
  4258bc:	orr	w6, w1, w0
  4258c0:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  4258c4:	add	x1, x0, #0xbab
  4258c8:	adrp	x0, 450000 <config_parse@plt+0x44e50>
  4258cc:	add	x5, x0, #0xbc8
  4258d0:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  4258d4:	add	x4, x0, #0x9b8
  4258d8:	mov	w3, #0x1374                	// #4980
  4258dc:	mov	x2, x1
  4258e0:	ldr	w1, [x29, #172]
  4258e4:	mov	w0, w6
  4258e8:	bl	40a790 <log_internal_realm@plt>
  4258ec:	b	4258f8 <config_parse@plt+0x1a748>
  4258f0:	ldr	w0, [x29, #172]
  4258f4:	cmp	w0, #0x0
  4258f8:	mov	w19, #0x0                   	// #0
  4258fc:	b	425c58 <config_parse@plt+0x1aaa8>
  425900:	ldr	x0, [x29, #504]
  425904:	add	x2, x29, #0x2f0
  425908:	add	x1, x29, #0x2e0
  42590c:	mov	x3, x2
  425910:	mov	x2, x1
  425914:	mov	w1, #0x6                   	// #6
  425918:	bl	40ae00 <image_path_lock@plt>
  42591c:	str	w0, [x29, #76]
  425920:	ldr	w0, [x29, #76]
  425924:	cmp	w0, #0x0
  425928:	b.ge	4259bc <config_parse@plt+0x1a80c>  // b.tcont
  42592c:	mov	w0, #0x3                   	// #3
  425930:	str	w0, [x29, #156]
  425934:	ldr	w0, [x29, #76]
  425938:	str	w0, [x29, #160]
  42593c:	str	wzr, [x29, #164]
  425940:	ldr	w0, [x29, #164]
  425944:	bl	40b180 <log_get_max_level_realm@plt>
  425948:	mov	w1, w0
  42594c:	ldr	w0, [x29, #156]
  425950:	and	w0, w0, #0x7
  425954:	cmp	w1, w0
  425958:	b.lt	42599c <config_parse@plt+0x1a7ec>  // b.tstop
  42595c:	ldr	w0, [x29, #164]
  425960:	lsl	w1, w0, #10
  425964:	ldr	w0, [x29, #156]
  425968:	orr	w6, w1, w0
  42596c:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  425970:	add	x1, x0, #0xbab
  425974:	adrp	x0, 450000 <config_parse@plt+0x44e50>
  425978:	add	x5, x0, #0xbf8
  42597c:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  425980:	add	x4, x0, #0x9b8
  425984:	mov	w3, #0x137b                	// #4987
  425988:	mov	x2, x1
  42598c:	ldr	w1, [x29, #160]
  425990:	mov	w0, w6
  425994:	bl	40a790 <log_internal_realm@plt>
  425998:	b	4259b0 <config_parse@plt+0x1a800>
  42599c:	ldr	w0, [x29, #160]
  4259a0:	cmp	w0, #0x0
  4259a4:	cneg	w0, w0, lt  // lt = tstop
  4259a8:	and	w0, w0, #0xff
  4259ac:	neg	w0, w0
  4259b0:	str	w0, [x29, #76]
  4259b4:	mov	w19, #0x0                   	// #0
  4259b8:	b	425c58 <config_parse@plt+0x1aaa8>
  4259bc:	add	x0, x29, #0x3a0
  4259c0:	mov	w3, #0xffffffff            	// #-1
  4259c4:	mov	w2, #0x2                   	// #2
  4259c8:	mov	x1, x0
  4259cc:	mov	w0, #0x0                   	// #0
  4259d0:	bl	409ff0 <sigprocmask_many@plt>
  4259d4:	lsr	w0, w0, #31
  4259d8:	and	w0, w0, #0xff
  4259dc:	and	x0, x0, #0xff
  4259e0:	cmp	x0, #0x0
  4259e4:	b.eq	425a10 <config_parse@plt+0x1a860>  // b.none
  4259e8:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  4259ec:	add	x1, x0, #0xbab
  4259f0:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  4259f4:	add	x4, x0, #0x9c0
  4259f8:	mov	w3, #0x1380                	// #4992
  4259fc:	mov	x2, x1
  425a00:	adrp	x0, 450000 <config_parse@plt+0x44e50>
  425a04:	add	x1, x0, #0x9a8
  425a08:	mov	w0, #0x0                   	// #0
  425a0c:	bl	409d50 <log_assert_failed_realm@plt>
  425a10:	add	x0, x29, #0x420
  425a14:	add	x1, x29, #0x3a0
  425a18:	ldp	x2, x3, [x1]
  425a1c:	stp	x2, x3, [x0]
  425a20:	ldp	x2, x3, [x1, #16]
  425a24:	stp	x2, x3, [x0, #16]
  425a28:	ldp	x2, x3, [x1, #32]
  425a2c:	stp	x2, x3, [x0, #32]
  425a30:	ldp	x2, x3, [x1, #48]
  425a34:	stp	x2, x3, [x0, #48]
  425a38:	ldp	x2, x3, [x1, #64]
  425a3c:	stp	x2, x3, [x0, #64]
  425a40:	ldp	x2, x3, [x1, #80]
  425a44:	stp	x2, x3, [x0, #80]
  425a48:	ldp	x2, x3, [x1, #96]
  425a4c:	stp	x2, x3, [x0, #96]
  425a50:	ldp	x2, x3, [x1, #112]
  425a54:	stp	x2, x3, [x0, #112]
  425a58:	add	x0, x29, #0x3a0
  425a5c:	add	x1, x29, #0x420
  425a60:	ldp	x2, x3, [x1]
  425a64:	stp	x2, x3, [x0]
  425a68:	ldp	x2, x3, [x1, #16]
  425a6c:	stp	x2, x3, [x0, #16]
  425a70:	ldp	x2, x3, [x1, #32]
  425a74:	stp	x2, x3, [x0, #32]
  425a78:	ldp	x2, x3, [x1, #48]
  425a7c:	stp	x2, x3, [x0, #48]
  425a80:	ldp	x2, x3, [x1, #64]
  425a84:	stp	x2, x3, [x0, #64]
  425a88:	ldp	x2, x3, [x1, #80]
  425a8c:	stp	x2, x3, [x0, #80]
  425a90:	ldp	x2, x3, [x1, #96]
  425a94:	stp	x2, x3, [x0, #96]
  425a98:	ldp	x2, x3, [x1, #112]
  425a9c:	stp	x2, x3, [x0, #112]
  425aa0:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  425aa4:	add	x0, x0, #0x328
  425aa8:	ldr	x7, [x0]
  425aac:	ldr	x1, [x29, #504]
  425ab0:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  425ab4:	add	x0, x0, #0x2b1
  425ab8:	ldrb	w0, [x0]
  425abc:	cmp	w0, #0x0
  425ac0:	b.eq	425acc <config_parse@plt+0x1a91c>  // b.none
  425ac4:	mov	w0, #0x100                 	// #256
  425ac8:	b	425ad0 <config_parse@plt+0x1a920>
  425acc:	mov	w0, #0x180                 	// #384
  425ad0:	mov	w6, #0x61                  	// #97
  425ad4:	mov	w5, #0x800000              	// #8388608
  425ad8:	mov	w4, #0x800000              	// #8388608
  425adc:	mov	w3, w0
  425ae0:	mov	w2, #0x80                  	// #128
  425ae4:	mov	x0, x7
  425ae8:	bl	40b62c <config_parse@plt+0x47c>
  425aec:	str	w0, [x29, #76]
  425af0:	add	x0, x29, #0x3a0
  425af4:	bl	40c088 <config_parse@plt+0xed8>
  425af8:	ldr	w0, [x29, #76]
  425afc:	cmn	w0, #0x4
  425b00:	b.ne	425b8c <config_parse@plt+0x1a9dc>  // b.any
  425b04:	mov	w0, #0x3                   	// #3
  425b08:	str	w0, [x29, #144]
  425b0c:	ldr	w0, [x29, #76]
  425b10:	str	w0, [x29, #148]
  425b14:	str	wzr, [x29, #152]
  425b18:	ldr	w0, [x29, #152]
  425b1c:	bl	40b180 <log_get_max_level_realm@plt>
  425b20:	mov	w1, w0
  425b24:	ldr	w0, [x29, #144]
  425b28:	and	w0, w0, #0x7
  425b2c:	cmp	w1, w0
  425b30:	b.lt	425b7c <config_parse@plt+0x1a9cc>  // b.tstop
  425b34:	ldr	w0, [x29, #152]
  425b38:	lsl	w1, w0, #10
  425b3c:	ldr	w0, [x29, #144]
  425b40:	orr	w7, w1, w0
  425b44:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  425b48:	add	x1, x0, #0xbab
  425b4c:	ldr	x0, [x29, #504]
  425b50:	mov	x6, x0
  425b54:	adrp	x0, 450000 <config_parse@plt+0x44e50>
  425b58:	add	x5, x0, #0xc18
  425b5c:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  425b60:	add	x4, x0, #0x9b8
  425b64:	mov	w3, #0x1384                	// #4996
  425b68:	mov	x2, x1
  425b6c:	ldr	w1, [x29, #148]
  425b70:	mov	w0, w7
  425b74:	bl	40a790 <log_internal_realm@plt>
  425b78:	b	425b84 <config_parse@plt+0x1a9d4>
  425b7c:	ldr	w0, [x29, #148]
  425b80:	cmp	w0, #0x0
  425b84:	mov	w19, #0x0                   	// #0
  425b88:	b	425c58 <config_parse@plt+0x1aaa8>
  425b8c:	ldr	w0, [x29, #76]
  425b90:	cmp	w0, #0x0
  425b94:	b.ge	425c28 <config_parse@plt+0x1aa78>  // b.tcont
  425b98:	mov	w0, #0x3                   	// #3
  425b9c:	str	w0, [x29, #132]
  425ba0:	ldr	w0, [x29, #76]
  425ba4:	str	w0, [x29, #136]
  425ba8:	str	wzr, [x29, #140]
  425bac:	ldr	w0, [x29, #140]
  425bb0:	bl	40b180 <log_get_max_level_realm@plt>
  425bb4:	mov	w1, w0
  425bb8:	ldr	w0, [x29, #132]
  425bbc:	and	w0, w0, #0x7
  425bc0:	cmp	w1, w0
  425bc4:	b.lt	425c08 <config_parse@plt+0x1aa58>  // b.tstop
  425bc8:	ldr	w0, [x29, #140]
  425bcc:	lsl	w1, w0, #10
  425bd0:	ldr	w0, [x29, #132]
  425bd4:	orr	w6, w1, w0
  425bd8:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  425bdc:	add	x1, x0, #0xbab
  425be0:	adrp	x0, 450000 <config_parse@plt+0x44e50>
  425be4:	add	x5, x0, #0xc58
  425be8:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  425bec:	add	x4, x0, #0x9b8
  425bf0:	mov	w3, #0x1388                	// #5000
  425bf4:	mov	x2, x1
  425bf8:	ldr	w1, [x29, #136]
  425bfc:	mov	w0, w6
  425c00:	bl	40a790 <log_internal_realm@plt>
  425c04:	b	425c1c <config_parse@plt+0x1aa6c>
  425c08:	ldr	w0, [x29, #136]
  425c0c:	cmp	w0, #0x0
  425c10:	cneg	w0, w0, lt  // lt = tstop
  425c14:	and	w0, w0, #0xff
  425c18:	neg	w0, w0
  425c1c:	str	w0, [x29, #76]
  425c20:	mov	w19, #0x0                   	// #0
  425c24:	b	425c58 <config_parse@plt+0x1aaa8>
  425c28:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  425c2c:	add	x0, x0, #0x328
  425c30:	ldr	x0, [x0]
  425c34:	bl	40ad70 <free@plt>
  425c38:	ldr	x1, [x29, #504]
  425c3c:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  425c40:	add	x0, x0, #0x328
  425c44:	str	x1, [x0]
  425c48:	str	xzr, [x29, #504]
  425c4c:	mov	w0, #0x1                   	// #1
  425c50:	strb	w0, [x29, #60]
  425c54:	mov	w19, #0x1                   	// #1
  425c58:	add	x0, x29, #0x1f8
  425c5c:	bl	40b510 <config_parse@plt+0x360>
  425c60:	cmp	w19, #0x1
  425c64:	b.ne	4265d4 <config_parse@plt+0x1b424>  // b.any
  425c68:	b	425ecc <config_parse@plt+0x1ad1c>
  425c6c:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  425c70:	add	x0, x0, #0x328
  425c74:	ldr	x4, [x0]
  425c78:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  425c7c:	add	x0, x0, #0x2b1
  425c80:	ldrb	w0, [x0]
  425c84:	cmp	w0, #0x0
  425c88:	b.eq	425c94 <config_parse@plt+0x1aae4>  // b.none
  425c8c:	mov	w0, #0x5                   	// #5
  425c90:	b	425c98 <config_parse@plt+0x1aae8>
  425c94:	mov	w0, #0x6                   	// #6
  425c98:	add	x2, x29, #0x2f0
  425c9c:	add	x1, x29, #0x2e0
  425ca0:	mov	x3, x2
  425ca4:	mov	x2, x1
  425ca8:	mov	w1, w0
  425cac:	mov	x0, x4
  425cb0:	bl	40ae00 <image_path_lock@plt>
  425cb4:	str	w0, [x29, #76]
  425cb8:	ldr	w0, [x29, #76]
  425cbc:	cmn	w0, #0x10
  425cc0:	b.ne	425d60 <config_parse@plt+0x1abb0>  // b.any
  425cc4:	mov	w0, #0x3                   	// #3
  425cc8:	str	w0, [x29, #120]
  425ccc:	ldr	w0, [x29, #76]
  425cd0:	str	w0, [x29, #124]
  425cd4:	str	wzr, [x29, #128]
  425cd8:	ldr	w0, [x29, #128]
  425cdc:	bl	40b180 <log_get_max_level_realm@plt>
  425ce0:	mov	w1, w0
  425ce4:	ldr	w0, [x29, #120]
  425ce8:	and	w0, w0, #0x7
  425cec:	cmp	w1, w0
  425cf0:	b.lt	425d44 <config_parse@plt+0x1ab94>  // b.tstop
  425cf4:	ldr	w0, [x29, #128]
  425cf8:	lsl	w1, w0, #10
  425cfc:	ldr	w0, [x29, #120]
  425d00:	orr	w7, w1, w0
  425d04:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  425d08:	add	x1, x0, #0xbab
  425d0c:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  425d10:	add	x0, x0, #0x328
  425d14:	ldr	x0, [x0]
  425d18:	mov	x6, x0
  425d1c:	adrp	x0, 450000 <config_parse@plt+0x44e50>
  425d20:	add	x5, x0, #0xc78
  425d24:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  425d28:	add	x4, x0, #0x9b8
  425d2c:	mov	w3, #0x1391                	// #5009
  425d30:	mov	x2, x1
  425d34:	ldr	w1, [x29, #124]
  425d38:	mov	w0, w7
  425d3c:	bl	40a790 <log_internal_realm@plt>
  425d40:	b	425d58 <config_parse@plt+0x1aba8>
  425d44:	ldr	w0, [x29, #124]
  425d48:	cmp	w0, #0x0
  425d4c:	cneg	w0, w0, lt  // lt = tstop
  425d50:	and	w0, w0, #0xff
  425d54:	neg	w0, w0
  425d58:	str	w0, [x29, #76]
  425d5c:	b	4265d4 <config_parse@plt+0x1b424>
  425d60:	ldr	w0, [x29, #76]
  425d64:	cmp	w0, #0x0
  425d68:	b.ge	425df8 <config_parse@plt+0x1ac48>  // b.tcont
  425d6c:	mov	w0, #0x3                   	// #3
  425d70:	str	w0, [x29, #108]
  425d74:	ldr	w0, [x29, #76]
  425d78:	str	w0, [x29, #112]
  425d7c:	str	wzr, [x29, #116]
  425d80:	ldr	w0, [x29, #116]
  425d84:	bl	40b180 <log_get_max_level_realm@plt>
  425d88:	mov	w1, w0
  425d8c:	ldr	w0, [x29, #108]
  425d90:	and	w0, w0, #0x7
  425d94:	cmp	w1, w0
  425d98:	b.lt	425ddc <config_parse@plt+0x1ac2c>  // b.tstop
  425d9c:	ldr	w0, [x29, #116]
  425da0:	lsl	w1, w0, #10
  425da4:	ldr	w0, [x29, #108]
  425da8:	orr	w6, w1, w0
  425dac:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  425db0:	add	x1, x0, #0xbab
  425db4:	adrp	x0, 450000 <config_parse@plt+0x44e50>
  425db8:	add	x5, x0, #0xbf8
  425dbc:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  425dc0:	add	x4, x0, #0x9b8
  425dc4:	mov	w3, #0x1395                	// #5013
  425dc8:	mov	x2, x1
  425dcc:	ldr	w1, [x29, #112]
  425dd0:	mov	w0, w6
  425dd4:	bl	40a790 <log_internal_realm@plt>
  425dd8:	b	425df0 <config_parse@plt+0x1ac40>
  425ddc:	ldr	w0, [x29, #112]
  425de0:	cmp	w0, #0x0
  425de4:	cneg	w0, w0, lt  // lt = tstop
  425de8:	and	w0, w0, #0xff
  425dec:	neg	w0, w0
  425df0:	str	w0, [x29, #76]
  425df4:	b	4265d4 <config_parse@plt+0x1b424>
  425df8:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  425dfc:	add	x0, x0, #0x380
  425e00:	ldr	x0, [x0]
  425e04:	cmp	x0, #0x0
  425e08:	b.ne	425ecc <config_parse@plt+0x1ad1c>  // b.any
  425e0c:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  425e10:	add	x0, x0, #0x328
  425e14:	ldr	x3, [x0]
  425e18:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  425e1c:	add	x2, x0, #0x388
  425e20:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  425e24:	add	x1, x0, #0x380
  425e28:	mov	x0, x3
  425e2c:	bl	4095f0 <root_hash_load@plt>
  425e30:	str	w0, [x29, #76]
  425e34:	ldr	w0, [x29, #76]
  425e38:	cmp	w0, #0x0
  425e3c:	b.ge	425ecc <config_parse@plt+0x1ad1c>  // b.tcont
  425e40:	mov	w0, #0x3                   	// #3
  425e44:	str	w0, [x29, #96]
  425e48:	ldr	w0, [x29, #76]
  425e4c:	str	w0, [x29, #100]
  425e50:	str	wzr, [x29, #104]
  425e54:	ldr	w0, [x29, #104]
  425e58:	bl	40b180 <log_get_max_level_realm@plt>
  425e5c:	mov	w1, w0
  425e60:	ldr	w0, [x29, #96]
  425e64:	and	w0, w0, #0x7
  425e68:	cmp	w1, w0
  425e6c:	b.lt	425ec0 <config_parse@plt+0x1ad10>  // b.tstop
  425e70:	ldr	w0, [x29, #104]
  425e74:	lsl	w1, w0, #10
  425e78:	ldr	w0, [x29, #96]
  425e7c:	orr	w7, w1, w0
  425e80:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  425e84:	add	x1, x0, #0xbab
  425e88:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  425e8c:	add	x0, x0, #0x328
  425e90:	ldr	x0, [x0]
  425e94:	mov	x6, x0
  425e98:	adrp	x0, 450000 <config_parse@plt+0x44e50>
  425e9c:	add	x5, x0, #0xca0
  425ea0:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  425ea4:	add	x4, x0, #0x9b8
  425ea8:	mov	w3, #0x139c                	// #5020
  425eac:	mov	x2, x1
  425eb0:	ldr	w1, [x29, #100]
  425eb4:	mov	w0, w7
  425eb8:	bl	40a790 <log_internal_realm@plt>
  425ebc:	b	4265d4 <config_parse@plt+0x1b424>
  425ec0:	ldr	w0, [x29, #100]
  425ec4:	cmp	w0, #0x0
  425ec8:	b	4265d4 <config_parse@plt+0x1b424>
  425ecc:	add	x0, x29, #0x4b0
  425ed0:	bl	40acc0 <mkdtemp@plt>
  425ed4:	cmp	x0, #0x0
  425ed8:	b.ne	425f6c <config_parse@plt+0x1adbc>  // b.any
  425edc:	mov	w0, #0x3                   	// #3
  425ee0:	str	w0, [x29, #216]
  425ee4:	bl	40a220 <__errno_location@plt>
  425ee8:	ldr	w0, [x0]
  425eec:	str	w0, [x29, #220]
  425ef0:	str	wzr, [x29, #224]
  425ef4:	ldr	w0, [x29, #224]
  425ef8:	bl	40b180 <log_get_max_level_realm@plt>
  425efc:	mov	w1, w0
  425f00:	ldr	w0, [x29, #216]
  425f04:	and	w0, w0, #0x7
  425f08:	cmp	w1, w0
  425f0c:	b.lt	425f50 <config_parse@plt+0x1ada0>  // b.tstop
  425f10:	ldr	w0, [x29, #224]
  425f14:	lsl	w1, w0, #10
  425f18:	ldr	w0, [x29, #216]
  425f1c:	orr	w6, w1, w0
  425f20:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  425f24:	add	x1, x0, #0xbab
  425f28:	adrp	x0, 450000 <config_parse@plt+0x44e50>
  425f2c:	add	x5, x0, #0xcd0
  425f30:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  425f34:	add	x4, x0, #0x9b8
  425f38:	mov	w3, #0x13a3                	// #5027
  425f3c:	mov	x2, x1
  425f40:	ldr	w1, [x29, #220]
  425f44:	mov	w0, w6
  425f48:	bl	40a790 <log_internal_realm@plt>
  425f4c:	b	425f64 <config_parse@plt+0x1adb4>
  425f50:	ldr	w0, [x29, #220]
  425f54:	cmp	w0, #0x0
  425f58:	cneg	w0, w0, lt  // lt = tstop
  425f5c:	and	w0, w0, #0xff
  425f60:	neg	w0, w0
  425f64:	str	w0, [x29, #76]
  425f68:	b	4265d4 <config_parse@plt+0x1b424>
  425f6c:	mov	w0, #0x1                   	// #1
  425f70:	strb	w0, [x29, #61]
  425f74:	add	x0, x29, #0x4b0
  425f78:	bl	40ab10 <strdup@plt>
  425f7c:	mov	x1, x0
  425f80:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  425f84:	add	x0, x0, #0x238
  425f88:	str	x1, [x0]
  425f8c:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  425f90:	add	x0, x0, #0x238
  425f94:	ldr	x0, [x0]
  425f98:	cmp	x0, #0x0
  425f9c:	b.ne	425fc4 <config_parse@plt+0x1ae14>  // b.any
  425fa0:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  425fa4:	add	x1, x0, #0xbab
  425fa8:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  425fac:	add	x3, x0, #0x9b8
  425fb0:	mov	w2, #0x13ab                	// #5035
  425fb4:	mov	w0, #0x0                   	// #0
  425fb8:	bl	40b0b0 <log_oom_internal@plt>
  425fbc:	str	w0, [x29, #76]
  425fc0:	b	4265d4 <config_parse@plt+0x1b424>
  425fc4:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  425fc8:	add	x0, x0, #0x328
  425fcc:	ldr	x3, [x0]
  425fd0:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  425fd4:	add	x0, x0, #0x2b1
  425fd8:	ldrb	w0, [x0]
  425fdc:	cmp	w0, #0x0
  425fe0:	b.eq	425fec <config_parse@plt+0x1ae3c>  // b.none
  425fe4:	mov	w0, #0x0                   	// #0
  425fe8:	b	425ff0 <config_parse@plt+0x1ae40>
  425fec:	mov	w0, #0x2                   	// #2
  425ff0:	add	x1, x29, #0x1e0
  425ff4:	mov	x2, x1
  425ff8:	mov	w1, w0
  425ffc:	mov	x0, x3
  426000:	bl	409d30 <loop_device_make_by_path@plt>
  426004:	str	w0, [x29, #76]
  426008:	ldr	w0, [x29, #76]
  42600c:	cmp	w0, #0x0
  426010:	b.ge	426090 <config_parse@plt+0x1aee0>  // b.tcont
  426014:	mov	w0, #0x3                   	// #3
  426018:	str	w0, [x29, #204]
  42601c:	ldr	w0, [x29, #76]
  426020:	str	w0, [x29, #208]
  426024:	str	wzr, [x29, #212]
  426028:	ldr	w0, [x29, #212]
  42602c:	bl	40b180 <log_get_max_level_realm@plt>
  426030:	mov	w1, w0
  426034:	ldr	w0, [x29, #204]
  426038:	and	w0, w0, #0x7
  42603c:	cmp	w1, w0
  426040:	b.lt	426084 <config_parse@plt+0x1aed4>  // b.tstop
  426044:	ldr	w0, [x29, #212]
  426048:	lsl	w1, w0, #10
  42604c:	ldr	w0, [x29, #204]
  426050:	orr	w6, w1, w0
  426054:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  426058:	add	x1, x0, #0xbab
  42605c:	adrp	x0, 450000 <config_parse@plt+0x44e50>
  426060:	add	x5, x0, #0xd00
  426064:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  426068:	add	x4, x0, #0x9b8
  42606c:	mov	w3, #0x13b1                	// #5041
  426070:	mov	x2, x1
  426074:	ldr	w1, [x29, #208]
  426078:	mov	w0, w6
  42607c:	bl	40a790 <log_internal_realm@plt>
  426080:	b	4265d4 <config_parse@plt+0x1b424>
  426084:	ldr	w0, [x29, #208]
  426088:	cmp	w0, #0x0
  42608c:	b	4265d4 <config_parse@plt+0x1b424>
  426090:	ldr	x0, [x29, #480]
  426094:	ldr	w6, [x0]
  426098:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  42609c:	add	x0, x0, #0x328
  4260a0:	ldr	x1, [x0]
  4260a4:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  4260a8:	add	x0, x0, #0x380
  4260ac:	ldr	x2, [x0]
  4260b0:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  4260b4:	add	x0, x0, #0x388
  4260b8:	ldr	x0, [x0]
  4260bc:	add	x3, x29, #0x1f0
  4260c0:	mov	x5, x3
  4260c4:	mov	w4, #0x20                  	// #32
  4260c8:	mov	x3, x0
  4260cc:	mov	w0, w6
  4260d0:	bl	40b140 <dissect_image_and_warn@plt>
  4260d4:	str	w0, [x29, #76]
  4260d8:	ldr	w0, [x29, #76]
  4260dc:	cmn	w0, #0x41
  4260e0:	b.ne	42615c <config_parse@plt+0x1afac>  // b.any
  4260e4:	mov	w0, #0x5                   	// #5
  4260e8:	str	w0, [x29, #192]
  4260ec:	str	wzr, [x29, #196]
  4260f0:	str	wzr, [x29, #200]
  4260f4:	ldr	w0, [x29, #200]
  4260f8:	bl	40b180 <log_get_max_level_realm@plt>
  4260fc:	mov	w1, w0
  426100:	ldr	w0, [x29, #192]
  426104:	and	w0, w0, #0x7
  426108:	cmp	w1, w0
  42610c:	b.lt	426150 <config_parse@plt+0x1afa0>  // b.tstop
  426110:	ldr	w0, [x29, #200]
  426114:	lsl	w1, w0, #10
  426118:	ldr	w0, [x29, #192]
  42611c:	orr	w6, w1, w0
  426120:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  426124:	add	x1, x0, #0xbab
  426128:	adrp	x0, 450000 <config_parse@plt+0x44e50>
  42612c:	add	x5, x0, #0xd30
  426130:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  426134:	add	x4, x0, #0x9b8
  426138:	mov	w3, #0x13bd                	// #5053
  42613c:	mov	x2, x1
  426140:	ldr	w1, [x29, #196]
  426144:	mov	w0, w6
  426148:	bl	40a790 <log_internal_realm@plt>
  42614c:	b	4265d4 <config_parse@plt+0x1b424>
  426150:	ldr	w0, [x29, #196]
  426154:	cmp	w0, #0x0
  426158:	b	4265d4 <config_parse@plt+0x1b424>
  42615c:	ldr	w0, [x29, #76]
  426160:	cmp	w0, #0x0
  426164:	b.lt	4265b8 <config_parse@plt+0x1b408>  // b.tstop
  426168:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  42616c:	add	x0, x0, #0x380
  426170:	ldr	x0, [x0]
  426174:	cmp	x0, #0x0
  426178:	b.ne	426218 <config_parse@plt+0x1b068>  // b.any
  42617c:	ldr	x0, [x29, #496]
  426180:	ldrb	w0, [x0]
  426184:	and	w0, w0, #0x4
  426188:	and	w0, w0, #0xff
  42618c:	cmp	w0, #0x0
  426190:	b.eq	426218 <config_parse@plt+0x1b068>  // b.none
  426194:	mov	w0, #0x5                   	// #5
  426198:	str	w0, [x29, #180]
  42619c:	str	wzr, [x29, #184]
  4261a0:	str	wzr, [x29, #188]
  4261a4:	ldr	w0, [x29, #188]
  4261a8:	bl	40b180 <log_get_max_level_realm@plt>
  4261ac:	mov	w1, w0
  4261b0:	ldr	w0, [x29, #180]
  4261b4:	and	w0, w0, #0x7
  4261b8:	cmp	w1, w0
  4261bc:	b.lt	426210 <config_parse@plt+0x1b060>  // b.tstop
  4261c0:	ldr	w0, [x29, #188]
  4261c4:	lsl	w1, w0, #10
  4261c8:	ldr	w0, [x29, #180]
  4261cc:	orr	w7, w1, w0
  4261d0:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  4261d4:	add	x1, x0, #0xbab
  4261d8:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  4261dc:	add	x0, x0, #0x328
  4261e0:	ldr	x0, [x0]
  4261e4:	mov	x6, x0
  4261e8:	adrp	x0, 450000 <config_parse@plt+0x44e50>
  4261ec:	add	x5, x0, #0xec8
  4261f0:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  4261f4:	add	x4, x0, #0x9b8
  4261f8:	mov	w3, #0x13c9                	// #5065
  4261fc:	mov	x2, x1
  426200:	ldr	w1, [x29, #184]
  426204:	mov	w0, w7
  426208:	bl	40a790 <log_internal_realm@plt>
  42620c:	b	426218 <config_parse@plt+0x1b068>
  426210:	ldr	w0, [x29, #184]
  426214:	cmp	w0, #0x0
  426218:	ldr	x6, [x29, #496]
  42621c:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  426220:	add	x0, x0, #0x380
  426224:	ldr	x1, [x0]
  426228:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  42622c:	add	x0, x0, #0x388
  426230:	ldr	x0, [x0]
  426234:	add	x2, x29, #0x1e8
  426238:	mov	x5, x2
  42623c:	mov	w4, #0x0                   	// #0
  426240:	mov	x3, x0
  426244:	mov	x2, x1
  426248:	mov	x1, #0x0                   	// #0
  42624c:	mov	x0, x6
  426250:	bl	409e30 <dissected_image_decrypt_interactively@plt>
  426254:	str	w0, [x29, #76]
  426258:	ldr	w0, [x29, #76]
  42625c:	cmp	w0, #0x0
  426260:	b.lt	4265c0 <config_parse@plt+0x1b410>  // b.tstop
  426264:	ldrb	w0, [x29, #60]
  426268:	cmp	w0, #0x0
  42626c:	b.eq	42628c <config_parse@plt+0x1b0dc>  // b.none
  426270:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  426274:	add	x0, x0, #0x328
  426278:	ldr	x0, [x0]
  42627c:	bl	409620 <unlink@plt>
  426280:	cmp	w0, #0x0
  426284:	b.lt	42628c <config_parse@plt+0x1b0dc>  // b.tstop
  426288:	strb	wzr, [x29, #60]
  42628c:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  426290:	add	x0, x0, #0x238
  426294:	ldr	x3, [x0]
  426298:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  42629c:	add	x0, x0, #0x2c0
  4262a0:	ldr	x1, [x0]
  4262a4:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  4262a8:	add	x0, x0, #0x2c8
  4262ac:	ldr	x0, [x0]
  4262b0:	mov	x2, x0
  4262b4:	mov	x0, x3
  4262b8:	bl	42dac8 <config_parse@plt+0x22918>
  4262bc:	str	w0, [x29, #76]
  4262c0:	ldr	w0, [x29, #76]
  4262c4:	cmp	w0, #0x0
  4262c8:	b.lt	4265c8 <config_parse@plt+0x1b418>  // b.tstop
  4262cc:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  4262d0:	add	x0, x0, #0x8c
  4262d4:	ldr	w0, [x0]
  4262d8:	cmp	w0, #0x0
  4262dc:	b.ge	426318 <config_parse@plt+0x1b168>  // b.tcont
  4262e0:	mov	w0, #0x0                   	// #0
  4262e4:	bl	40a890 <isatty@plt>
  4262e8:	cmp	w0, #0x0
  4262ec:	b.le	426300 <config_parse@plt+0x1b150>
  4262f0:	mov	w0, #0x1                   	// #1
  4262f4:	bl	40a890 <isatty@plt>
  4262f8:	cmp	w0, #0x0
  4262fc:	b.gt	426308 <config_parse@plt+0x1b158>
  426300:	mov	w0, #0x1                   	// #1
  426304:	b	42630c <config_parse@plt+0x1b15c>
  426308:	mov	w0, #0x0                   	// #0
  42630c:	adrp	x1, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  426310:	add	x1, x1, #0x8c
  426314:	str	w0, [x1]
  426318:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  42631c:	add	x0, x0, #0x8c
  426320:	ldr	w0, [x0]
  426324:	cmp	w0, #0x3
  426328:	b.ne	42633c <config_parse@plt+0x1b18c>  // b.any
  42632c:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  426330:	add	x0, x0, #0x2d8
  426334:	mov	w1, #0x1                   	// #1
  426338:	strb	w1, [x0]
  42633c:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  426340:	add	x0, x0, #0x2d8
  426344:	ldrb	w0, [x0]
  426348:	eor	w0, w0, #0x1
  42634c:	and	w0, w0, #0xff
  426350:	cmp	w0, #0x0
  426354:	b.eq	426400 <config_parse@plt+0x1b250>  // b.none
  426358:	mov	w0, #0x6                   	// #6
  42635c:	str	w0, [x29, #396]
  426360:	str	wzr, [x29, #400]
  426364:	str	wzr, [x29, #404]
  426368:	ldr	w0, [x29, #404]
  42636c:	bl	40b180 <log_get_max_level_realm@plt>
  426370:	mov	w1, w0
  426374:	ldr	w0, [x29, #396]
  426378:	and	w0, w0, #0x7
  42637c:	cmp	w1, w0
  426380:	b.lt	4263f8 <config_parse@plt+0x1b248>  // b.tstop
  426384:	ldr	w0, [x29, #404]
  426388:	lsl	w1, w0, #10
  42638c:	ldr	w0, [x29, #396]
  426390:	orr	w8, w1, w0
  426394:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  426398:	add	x1, x0, #0xbab
  42639c:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  4263a0:	add	x0, x0, #0x288
  4263a4:	ldr	x2, [x0]
  4263a8:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  4263ac:	add	x0, x0, #0x328
  4263b0:	ldr	x0, [x0]
  4263b4:	cmp	x0, #0x0
  4263b8:	b.ne	4263c8 <config_parse@plt+0x1b218>  // b.any
  4263bc:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  4263c0:	add	x0, x0, #0x238
  4263c4:	ldr	x0, [x0]
  4263c8:	mov	x7, x0
  4263cc:	mov	x6, x2
  4263d0:	adrp	x0, 450000 <config_parse@plt+0x44e50>
  4263d4:	add	x5, x0, #0xf38
  4263d8:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  4263dc:	add	x4, x0, #0x9b8
  4263e0:	mov	w3, #0x13e1                	// #5089
  4263e4:	mov	x2, x1
  4263e8:	ldr	w1, [x29, #400]
  4263ec:	mov	w0, w8
  4263f0:	bl	40a790 <log_internal_realm@plt>
  4263f4:	b	426400 <config_parse@plt+0x1b250>
  4263f8:	ldr	w0, [x29, #400]
  4263fc:	cmp	w0, #0x0
  426400:	mov	w6, #0xffffffff            	// #-1
  426404:	mov	w5, #0x2                   	// #2
  426408:	mov	w4, #0xf                   	// #15
  42640c:	mov	w3, #0x1c                  	// #28
  426410:	mov	w2, #0x11                  	// #17
  426414:	mov	x1, #0x0                   	// #0
  426418:	mov	w0, #0x0                   	// #0
  42641c:	bl	409ff0 <sigprocmask_many@plt>
  426420:	lsr	w0, w0, #31
  426424:	and	w0, w0, #0xff
  426428:	and	x0, x0, #0xff
  42642c:	cmp	x0, #0x0
  426430:	b.eq	42645c <config_parse@plt+0x1b2ac>  // b.none
  426434:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  426438:	add	x1, x0, #0xbab
  42643c:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  426440:	add	x4, x0, #0x9c0
  426444:	mov	w3, #0x13e4                	// #5092
  426448:	mov	x2, x1
  42644c:	adrp	x0, 450000 <config_parse@plt+0x44e50>
  426450:	add	x1, x0, #0xf88
  426454:	mov	w0, #0x0                   	// #0
  426458:	bl	409d50 <log_assert_failed_realm@plt>
  42645c:	mov	w4, #0x0                   	// #0
  426460:	mov	w3, #0x0                   	// #0
  426464:	mov	w2, #0x0                   	// #0
  426468:	mov	w1, #0x1                   	// #1
  42646c:	mov	w0, #0x24                  	// #36
  426470:	bl	40a2d0 <prctl@plt>
  426474:	cmp	w0, #0x0
  426478:	b.ge	42650c <config_parse@plt+0x1b35c>  // b.tcont
  42647c:	mov	w0, #0x3                   	// #3
  426480:	str	w0, [x29, #408]
  426484:	bl	40a220 <__errno_location@plt>
  426488:	ldr	w0, [x0]
  42648c:	str	w0, [x29, #412]
  426490:	str	wzr, [x29, #416]
  426494:	ldr	w0, [x29, #416]
  426498:	bl	40b180 <log_get_max_level_realm@plt>
  42649c:	mov	w1, w0
  4264a0:	ldr	w0, [x29, #408]
  4264a4:	and	w0, w0, #0x7
  4264a8:	cmp	w1, w0
  4264ac:	b.lt	4264f0 <config_parse@plt+0x1b340>  // b.tstop
  4264b0:	ldr	w0, [x29, #416]
  4264b4:	lsl	w1, w0, #10
  4264b8:	ldr	w0, [x29, #408]
  4264bc:	orr	w6, w1, w0
  4264c0:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  4264c4:	add	x1, x0, #0xbab
  4264c8:	adrp	x0, 450000 <config_parse@plt+0x44e50>
  4264cc:	add	x5, x0, #0xfd8
  4264d0:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  4264d4:	add	x4, x0, #0x9b8
  4264d8:	mov	w3, #0x13e7                	// #5095
  4264dc:	mov	x2, x1
  4264e0:	ldr	w1, [x29, #412]
  4264e4:	mov	w0, w6
  4264e8:	bl	40a790 <log_internal_realm@plt>
  4264ec:	b	426504 <config_parse@plt+0x1b354>
  4264f0:	ldr	w0, [x29, #412]
  4264f4:	cmp	w0, #0x0
  4264f8:	cneg	w0, w0, lt  // lt = tstop
  4264fc:	and	w0, w0, #0xff
  426500:	neg	w0, w0
  426504:	str	w0, [x29, #76]
  426508:	b	4265d4 <config_parse@plt+0x1b424>
  42650c:	ldr	x8, [x29, #496]
  426510:	ldr	x1, [x29, #472]
  426514:	add	x6, x29, #0x48
  426518:	add	x5, x29, #0x40
  42651c:	add	x4, x29, #0x300
  426520:	add	x3, x29, #0x3a
  426524:	add	x2, x29, #0x4a0
  426528:	add	x0, x29, #0x44
  42652c:	str	x0, [sp]
  426530:	mov	x7, x6
  426534:	mov	x6, x5
  426538:	mov	x5, x4
  42653c:	mov	x4, x3
  426540:	mov	x3, x2
  426544:	mov	x2, x1
  426548:	ldrb	w1, [x29, #63]
  42654c:	mov	x0, x8
  426550:	bl	421164 <config_parse@plt+0x15fb4>
  426554:	str	w0, [x29, #76]
  426558:	ldr	w0, [x29, #76]
  42655c:	cmp	w0, #0x0
  426560:	b.le	4265d0 <config_parse@plt+0x1b420>
  426564:	b	42650c <config_parse@plt+0x1b35c>
  426568:	nop
  42656c:	b	4265d4 <config_parse@plt+0x1b424>
  426570:	nop
  426574:	b	4265d4 <config_parse@plt+0x1b424>
  426578:	nop
  42657c:	b	4265d4 <config_parse@plt+0x1b424>
  426580:	nop
  426584:	b	4265d4 <config_parse@plt+0x1b424>
  426588:	nop
  42658c:	b	4265d4 <config_parse@plt+0x1b424>
  426590:	nop
  426594:	b	4265d4 <config_parse@plt+0x1b424>
  426598:	nop
  42659c:	b	4265d4 <config_parse@plt+0x1b424>
  4265a0:	nop
  4265a4:	b	4265d4 <config_parse@plt+0x1b424>
  4265a8:	nop
  4265ac:	b	4265d4 <config_parse@plt+0x1b424>
  4265b0:	nop
  4265b4:	b	4265d4 <config_parse@plt+0x1b424>
  4265b8:	nop
  4265bc:	b	4265d4 <config_parse@plt+0x1b424>
  4265c0:	nop
  4265c4:	b	4265d4 <config_parse@plt+0x1b424>
  4265c8:	nop
  4265cc:	b	4265d4 <config_parse@plt+0x1b424>
  4265d0:	nop
  4265d4:	ldr	w0, [x29, #76]
  4265d8:	cmp	w0, #0x0
  4265dc:	b.ne	4265f8 <config_parse@plt+0x1b448>  // b.any
  4265e0:	ldr	w0, [x29, #68]
  4265e4:	cmp	w0, #0x85
  4265e8:	b.ne	4265f8 <config_parse@plt+0x1b448>  // b.any
  4265ec:	adrp	x0, 450000 <config_parse@plt+0x44e50>
  4265f0:	add	x0, x0, #0xff8
  4265f4:	b	426600 <config_parse@plt+0x1b450>
  4265f8:	adrp	x0, 451000 <config_parse@plt+0x45e50>
  4265fc:	add	x0, x0, #0x18
  426600:	mov	x1, x0
  426604:	mov	w0, #0x0                   	// #0
  426608:	bl	40a6d0 <sd_notify@plt>
  42660c:	ldr	w0, [x29, #72]
  426610:	cmp	w0, #0x0
  426614:	b.le	426624 <config_parse@plt+0x1b474>
  426618:	ldr	w0, [x29, #72]
  42661c:	mov	w1, #0x9                   	// #9
  426620:	bl	409520 <kill@plt>
  426624:	ldr	w0, [x29, #64]
  426628:	cmp	w0, #0x0
  42662c:	b.lt	426650 <config_parse@plt+0x1b4a0>  // b.tstop
  426630:	ldr	w0, [x29, #64]
  426634:	mov	w3, #0x0                   	// #0
  426638:	mov	x2, #0xffffffffffffffff    	// #-1
  42663c:	mov	w1, #0x1                   	// #1
  426640:	bl	40b6d4 <config_parse@plt+0x524>
  426644:	ldr	w0, [x29, #64]
  426648:	bl	409c90 <safe_close@plt>
  42664c:	str	w0, [x29, #64]
  426650:	ldr	w0, [x29, #72]
  426654:	cmp	w0, #0x0
  426658:	b.le	426668 <config_parse@plt+0x1b4b8>
  42665c:	ldr	w0, [x29, #72]
  426660:	mov	x1, #0x0                   	// #0
  426664:	bl	40a6a0 <wait_for_terminate@plt>
  426668:	bl	40a5c0 <pager_close@plt>
  42666c:	ldrb	w0, [x29, #59]
  426670:	cmp	w0, #0x0
  426674:	b.eq	426738 <config_parse@plt+0x1b588>  // b.none
  426678:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  42667c:	add	x0, x0, #0x238
  426680:	ldr	x0, [x0]
  426684:	cmp	x0, #0x0
  426688:	b.eq	426738 <config_parse@plt+0x1b588>  // b.none
  42668c:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  426690:	add	x0, x0, #0x238
  426694:	ldr	x0, [x0]
  426698:	mov	w1, #0xe                   	// #14
  42669c:	bl	40acd0 <rm_rf@plt>
  4266a0:	str	w0, [x29, #432]
  4266a4:	ldr	w0, [x29, #432]
  4266a8:	cmp	w0, #0x0
  4266ac:	b.ge	426738 <config_parse@plt+0x1b588>  // b.tcont
  4266b0:	mov	w0, #0x4                   	// #4
  4266b4:	str	w0, [x29, #436]
  4266b8:	ldr	w0, [x29, #432]
  4266bc:	str	w0, [x29, #440]
  4266c0:	str	wzr, [x29, #444]
  4266c4:	ldr	w0, [x29, #444]
  4266c8:	bl	40b180 <log_get_max_level_realm@plt>
  4266cc:	mov	w1, w0
  4266d0:	ldr	w0, [x29, #436]
  4266d4:	and	w0, w0, #0x7
  4266d8:	cmp	w1, w0
  4266dc:	b.lt	426730 <config_parse@plt+0x1b580>  // b.tstop
  4266e0:	ldr	w0, [x29, #444]
  4266e4:	lsl	w1, w0, #10
  4266e8:	ldr	w0, [x29, #436]
  4266ec:	orr	w7, w1, w0
  4266f0:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  4266f4:	add	x1, x0, #0xbab
  4266f8:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  4266fc:	add	x0, x0, #0x238
  426700:	ldr	x0, [x0]
  426704:	mov	x6, x0
  426708:	adrp	x0, 451000 <config_parse@plt+0x45e50>
  42670c:	add	x5, x0, #0x40
  426710:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  426714:	add	x4, x0, #0x9b8
  426718:	mov	w3, #0x140e                	// #5134
  42671c:	mov	x2, x1
  426720:	ldr	w1, [x29, #440]
  426724:	mov	w0, w7
  426728:	bl	40a790 <log_internal_realm@plt>
  42672c:	b	426738 <config_parse@plt+0x1b588>
  426730:	ldr	w0, [x29, #440]
  426734:	cmp	w0, #0x0
  426738:	ldrb	w0, [x29, #60]
  42673c:	cmp	w0, #0x0
  426740:	b.eq	4267fc <config_parse@plt+0x1b64c>  // b.none
  426744:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  426748:	add	x0, x0, #0x328
  42674c:	ldr	x0, [x0]
  426750:	cmp	x0, #0x0
  426754:	b.eq	4267fc <config_parse@plt+0x1b64c>  // b.none
  426758:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  42675c:	add	x0, x0, #0x328
  426760:	ldr	x0, [x0]
  426764:	bl	409620 <unlink@plt>
  426768:	cmp	w0, #0x0
  42676c:	b.ge	4267fc <config_parse@plt+0x1b64c>  // b.tcont
  426770:	mov	w0, #0x4                   	// #4
  426774:	str	w0, [x29, #448]
  426778:	bl	40a220 <__errno_location@plt>
  42677c:	ldr	w0, [x0]
  426780:	str	w0, [x29, #452]
  426784:	str	wzr, [x29, #456]
  426788:	ldr	w0, [x29, #456]
  42678c:	bl	40b180 <log_get_max_level_realm@plt>
  426790:	mov	w1, w0
  426794:	ldr	w0, [x29, #448]
  426798:	and	w0, w0, #0x7
  42679c:	cmp	w1, w0
  4267a0:	b.lt	4267f4 <config_parse@plt+0x1b644>  // b.tstop
  4267a4:	ldr	w0, [x29, #456]
  4267a8:	lsl	w1, w0, #10
  4267ac:	ldr	w0, [x29, #448]
  4267b0:	orr	w7, w1, w0
  4267b4:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  4267b8:	add	x1, x0, #0xbab
  4267bc:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  4267c0:	add	x0, x0, #0x328
  4267c4:	ldr	x0, [x0]
  4267c8:	mov	x6, x0
  4267cc:	adrp	x0, 451000 <config_parse@plt+0x45e50>
  4267d0:	add	x5, x0, #0x68
  4267d4:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  4267d8:	add	x4, x0, #0x9b8
  4267dc:	mov	w3, #0x1413                	// #5139
  4267e0:	mov	x2, x1
  4267e4:	ldr	w1, [x29, #452]
  4267e8:	mov	w0, w7
  4267ec:	bl	40a790 <log_internal_realm@plt>
  4267f0:	b	4267fc <config_parse@plt+0x1b64c>
  4267f4:	ldr	w0, [x29, #452]
  4267f8:	cmp	w0, #0x0
  4267fc:	ldrb	w0, [x29, #61]
  426800:	cmp	w0, #0x0
  426804:	b.eq	42689c <config_parse@plt+0x1b6ec>  // b.none
  426808:	add	x0, x29, #0x4b0
  42680c:	bl	40a0f0 <rmdir@plt>
  426810:	cmp	w0, #0x0
  426814:	b.ge	42689c <config_parse@plt+0x1b6ec>  // b.tcont
  426818:	mov	w0, #0x7                   	// #7
  42681c:	str	w0, [x29, #460]
  426820:	bl	40a220 <__errno_location@plt>
  426824:	ldr	w0, [x0]
  426828:	str	w0, [x29, #464]
  42682c:	str	wzr, [x29, #468]
  426830:	ldr	w0, [x29, #468]
  426834:	bl	40b180 <log_get_max_level_realm@plt>
  426838:	mov	w1, w0
  42683c:	ldr	w0, [x29, #460]
  426840:	and	w0, w0, #0x7
  426844:	cmp	w1, w0
  426848:	b.lt	426894 <config_parse@plt+0x1b6e4>  // b.tstop
  42684c:	ldr	w0, [x29, #468]
  426850:	lsl	w1, w0, #10
  426854:	ldr	w0, [x29, #460]
  426858:	orr	w7, w1, w0
  42685c:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  426860:	add	x1, x0, #0xbab
  426864:	add	x0, x29, #0x4b0
  426868:	mov	x6, x0
  42686c:	adrp	x0, 451000 <config_parse@plt+0x45e50>
  426870:	add	x5, x0, #0x98
  426874:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  426878:	add	x4, x0, #0x9b8
  42687c:	mov	w3, #0x1418                	// #5144
  426880:	mov	x2, x1
  426884:	ldr	w1, [x29, #464]
  426888:	mov	w0, w7
  42688c:	bl	40a790 <log_internal_realm@plt>
  426890:	b	42689c <config_parse@plt+0x1b6ec>
  426894:	ldr	w0, [x29, #464]
  426898:	cmp	w0, #0x0
  42689c:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  4268a0:	add	x0, x0, #0x288
  4268a4:	ldr	x0, [x0]
  4268a8:	cmp	x0, #0x0
  4268ac:	b.eq	426a64 <config_parse@plt+0x1b8b4>  // b.none
  4268b0:	adrp	x0, 44e000 <config_parse@plt+0x42e50>
  4268b4:	add	x0, x0, #0x680
  4268b8:	str	x0, [x29, #784]
  4268bc:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  4268c0:	add	x0, x0, #0x288
  4268c4:	ldr	x0, [x0]
  4268c8:	str	x0, [x29, #792]
  4268cc:	str	xzr, [x29, #608]
  4268d0:	str	xzr, [x29, #616]
  4268d4:	b	426908 <config_parse@plt+0x1b758>
  4268d8:	ldr	x0, [x29, #616]
  4268dc:	lsl	x0, x0, #3
  4268e0:	add	x1, x29, #0x310
  4268e4:	ldr	x0, [x1, x0]
  4268e8:	bl	40b010 <strlen@plt>
  4268ec:	mov	x1, x0
  4268f0:	ldr	x0, [x29, #608]
  4268f4:	add	x0, x0, x1
  4268f8:	str	x0, [x29, #608]
  4268fc:	ldr	x0, [x29, #616]
  426900:	add	x0, x0, #0x1
  426904:	str	x0, [x29, #616]
  426908:	ldr	x0, [x29, #616]
  42690c:	cmp	x0, #0x1
  426910:	b.hi	42692c <config_parse@plt+0x1b77c>  // b.pmore
  426914:	ldr	x0, [x29, #616]
  426918:	lsl	x0, x0, #3
  42691c:	add	x1, x29, #0x310
  426920:	ldr	x0, [x1, x0]
  426924:	cmp	x0, #0x0
  426928:	b.ne	4268d8 <config_parse@plt+0x1b728>  // b.any
  42692c:	ldr	x0, [x29, #608]
  426930:	add	x0, x0, #0x1
  426934:	str	x0, [x29, #712]
  426938:	ldr	x1, [x29, #712]
  42693c:	mov	x0, #0x1                   	// #1
  426940:	bl	40b534 <config_parse@plt+0x384>
  426944:	and	w0, w0, #0xff
  426948:	and	x0, x0, #0xff
  42694c:	cmp	x0, #0x0
  426950:	b.eq	42697c <config_parse@plt+0x1b7cc>  // b.none
  426954:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  426958:	add	x1, x0, #0xbab
  42695c:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  426960:	add	x4, x0, #0x9c0
  426964:	mov	w3, #0x141e                	// #5150
  426968:	mov	x2, x1
  42696c:	adrp	x0, 44d000 <config_parse@plt+0x41e50>
  426970:	add	x1, x0, #0x4c8
  426974:	mov	w0, #0x0                   	// #0
  426978:	bl	409d50 <log_assert_failed_realm@plt>
  42697c:	ldr	x0, [x29, #712]
  426980:	cmp	x0, #0x400, lsl #12
  426984:	cset	w0, hi  // hi = pmore
  426988:	and	w0, w0, #0xff
  42698c:	and	x0, x0, #0xff
  426990:	cmp	x0, #0x0
  426994:	b.eq	4269c0 <config_parse@plt+0x1b810>  // b.none
  426998:	adrp	x0, 44a000 <config_parse@plt+0x3ee50>
  42699c:	add	x1, x0, #0xbab
  4269a0:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  4269a4:	add	x4, x0, #0x9c0
  4269a8:	mov	w3, #0x141e                	// #5150
  4269ac:	mov	x2, x1
  4269b0:	adrp	x0, 44d000 <config_parse@plt+0x41e50>
  4269b4:	add	x1, x0, #0x4f8
  4269b8:	mov	w0, #0x0                   	// #0
  4269bc:	bl	409d50 <log_assert_failed_realm@plt>
  4269c0:	ldr	x0, [x29, #712]
  4269c4:	add	x0, x0, #0xf
  4269c8:	lsr	x0, x0, #4
  4269cc:	lsl	x0, x0, #4
  4269d0:	sub	sp, sp, x0
  4269d4:	add	x0, sp, #0x10
  4269d8:	add	x0, x0, #0xf
  4269dc:	lsr	x0, x0, #4
  4269e0:	lsl	x0, x0, #4
  4269e4:	str	x0, [x29, #720]
  4269e8:	ldr	x0, [x29, #720]
  4269ec:	str	x0, [x29, #600]
  4269f0:	str	xzr, [x29, #616]
  4269f4:	b	426a24 <config_parse@plt+0x1b874>
  4269f8:	ldr	x0, [x29, #616]
  4269fc:	lsl	x0, x0, #3
  426a00:	add	x1, x29, #0x310
  426a04:	ldr	x0, [x1, x0]
  426a08:	mov	x1, x0
  426a0c:	ldr	x0, [x29, #600]
  426a10:	bl	409770 <stpcpy@plt>
  426a14:	str	x0, [x29, #600]
  426a18:	ldr	x0, [x29, #616]
  426a1c:	add	x0, x0, #0x1
  426a20:	str	x0, [x29, #616]
  426a24:	ldr	x0, [x29, #616]
  426a28:	cmp	x0, #0x1
  426a2c:	b.hi	426a48 <config_parse@plt+0x1b898>  // b.pmore
  426a30:	ldr	x0, [x29, #616]
  426a34:	lsl	x0, x0, #3
  426a38:	add	x1, x29, #0x310
  426a3c:	ldr	x0, [x1, x0]
  426a40:	cmp	x0, #0x0
  426a44:	b.ne	4269f8 <config_parse@plt+0x1b848>  // b.any
  426a48:	ldr	x0, [x29, #600]
  426a4c:	strb	wzr, [x0]
  426a50:	ldr	x0, [x29, #720]
  426a54:	str	x0, [x29, #728]
  426a58:	mov	w1, #0x2                   	// #2
  426a5c:	ldr	x0, [x29, #728]
  426a60:	bl	40acd0 <rm_rf@plt>
  426a64:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  426a68:	add	x0, x0, #0x340
  426a6c:	ldr	x0, [x0]
  426a70:	add	x1, x29, #0x300
  426a74:	bl	42c6dc <config_parse@plt+0x2152c>
  426a78:	ldrb	w0, [x29, #58]
  426a7c:	cmp	w0, #0x0
  426a80:	b.eq	426a98 <config_parse@plt+0x1b8e8>  // b.none
  426a84:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  426a88:	add	x0, x0, #0x300
  426a8c:	ldr	x1, [x0]
  426a90:	add	x0, x29, #0x4a0
  426a94:	bl	437f10 <config_parse@plt+0x2cd60>
  426a98:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  426a9c:	add	x0, x0, #0x310
  426aa0:	ldr	x0, [x0]
  426aa4:	bl	435e6c <config_parse@plt+0x2acbc>
  426aa8:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  426aac:	add	x0, x0, #0x2c0
  426ab0:	ldr	x2, [x0]
  426ab4:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  426ab8:	add	x0, x0, #0x2c8
  426abc:	ldr	x0, [x0]
  426ac0:	mov	x1, x0
  426ac4:	mov	x0, x2
  426ac8:	bl	42d854 <config_parse@plt+0x226a4>
  426acc:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  426ad0:	add	x0, x0, #0x340
  426ad4:	ldr	x0, [x0]
  426ad8:	bl	42c58c <config_parse@plt+0x213dc>
  426adc:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  426ae0:	add	x0, x0, #0x3a0
  426ae4:	bl	40a270 <rlimit_free_all@plt>
  426ae8:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  426aec:	add	x0, x0, #0x440
  426af0:	ldr	x2, [x0]
  426af4:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  426af8:	add	x0, x0, #0x448
  426afc:	ldr	x0, [x0]
  426b00:	mov	x1, x0
  426b04:	mov	x0, x2
  426b08:	bl	44515c <config_parse@plt+0x39fac>
  426b0c:	ldr	w0, [x29, #76]
  426b10:	cmp	w0, #0x0
  426b14:	b.ge	426b20 <config_parse@plt+0x1b970>  // b.tcont
  426b18:	ldr	w19, [x29, #76]
  426b1c:	b	426b24 <config_parse@plt+0x1b974>
  426b20:	ldr	w19, [x29, #68]
  426b24:	add	x0, x29, #0x1f0
  426b28:	bl	40bae4 <config_parse@plt+0x934>
  426b2c:	add	x0, x29, #0x1e8
  426b30:	bl	40bb18 <config_parse@plt+0x968>
  426b34:	add	x0, x29, #0x1e0
  426b38:	bl	40bcac <config_parse@plt+0xafc>
  426b3c:	add	x0, x29, #0x2f0
  426b40:	bl	409f60 <release_lock_file@plt>
  426b44:	add	x0, x29, #0x2e0
  426b48:	bl	409f60 <release_lock_file@plt>
  426b4c:	add	x0, x29, #0x1d8
  426b50:	bl	40bbb4 <config_parse@plt+0xa04>
  426b54:	add	x0, x29, #0x40
  426b58:	bl	40bb4c <config_parse@plt+0x99c>
  426b5c:	mov	w1, w19
  426b60:	adrp	x0, 46f000 <config_parse@plt+0x63e50>
  426b64:	add	x0, x0, #0xe38
  426b68:	ldr	x2, [x29, #1224]
  426b6c:	ldr	x0, [x0]
  426b70:	eor	x0, x2, x0
  426b74:	cmp	x0, #0x0
  426b78:	b.eq	426b80 <config_parse@plt+0x1b9d0>  // b.none
  426b7c:	bl	40a440 <__stack_chk_fail@plt>
  426b80:	mov	w0, w1
  426b84:	sub	sp, x29, #0x10
  426b88:	ldr	x19, [sp, #32]
  426b8c:	ldp	x29, x30, [sp, #16]
  426b90:	add	sp, sp, #0x4e0
  426b94:	ret
  426b98:	stp	x29, x30, [sp, #-48]!
  426b9c:	mov	x29, sp
  426ba0:	str	w0, [sp, #28]
  426ba4:	str	x1, [sp, #16]
  426ba8:	ldr	x1, [sp, #16]
  426bac:	ldr	w0, [sp, #28]
  426bb0:	bl	40b750 <config_parse@plt+0x5a0>
  426bb4:	ldr	x1, [sp, #16]
  426bb8:	ldr	w0, [sp, #28]
  426bbc:	bl	424188 <config_parse@plt+0x18fd8>
  426bc0:	str	w0, [sp, #44]
  426bc4:	bl	40a580 <ask_password_agent_close@plt>
  426bc8:	bl	409970 <polkit_agent_close@plt>
  426bcc:	bl	40a5c0 <pager_close@plt>
  426bd0:	bl	40aed0 <mac_selinux_finish@plt>
  426bd4:	bl	40bdb0 <config_parse@plt+0xc00>
  426bd8:	ldr	w0, [sp, #44]
  426bdc:	cmp	w0, #0x0
  426be0:	b.lt	426bec <config_parse@plt+0x1ba3c>  // b.tstop
  426be4:	ldr	w0, [sp, #44]
  426be8:	b	426bf0 <config_parse@plt+0x1ba40>
  426bec:	mov	w0, #0x1                   	// #1
  426bf0:	ldp	x29, x30, [sp], #48
  426bf4:	ret
  426bf8:	sub	sp, sp, #0x10
  426bfc:	str	w0, [sp, #12]
  426c00:	ldr	w0, [sp, #12]
  426c04:	rev	w0, w0
  426c08:	add	sp, sp, #0x10
  426c0c:	ret
  426c10:	stp	x29, x30, [sp, #-32]!
  426c14:	mov	x29, sp
  426c18:	str	x0, [sp, #24]
  426c1c:	ldr	x0, [sp, #24]
  426c20:	ldr	x0, [x0]
  426c24:	cmp	x0, #0x0
  426c28:	b.eq	426c38 <config_parse@plt+0x1ba88>  // b.none
  426c2c:	ldr	x0, [sp, #24]
  426c30:	ldr	x0, [x0]
  426c34:	bl	40a140 <sd_netlink_unref@plt>
  426c38:	nop
  426c3c:	ldp	x29, x30, [sp], #32
  426c40:	ret
  426c44:	stp	x29, x30, [sp, #-32]!
  426c48:	mov	x29, sp
  426c4c:	str	x0, [sp, #24]
  426c50:	ldr	x0, [sp, #24]
  426c54:	ldr	x0, [x0]
  426c58:	cmp	x0, #0x0
  426c5c:	b.eq	426c6c <config_parse@plt+0x1babc>  // b.none
  426c60:	ldr	x0, [sp, #24]
  426c64:	ldr	x0, [x0]
  426c68:	bl	40aa00 <sd_netlink_message_unref@plt>
  426c6c:	nop
  426c70:	ldp	x29, x30, [sp], #32
  426c74:	ret
  426c78:	stp	x29, x30, [sp, #-32]!
  426c7c:	mov	x29, sp
  426c80:	str	w0, [sp, #28]
  426c84:	ldr	w0, [sp, #28]
  426c88:	bl	426bf8 <config_parse@plt+0x1ba48>
  426c8c:	ldp	x29, x30, [sp], #32
  426c90:	ret
  426c94:	stp	x29, x30, [sp, #-96]!
  426c98:	mov	x29, sp
  426c9c:	str	x0, [sp, #40]
  426ca0:	str	x1, [sp, #32]
  426ca4:	str	x2, [sp, #24]
  426ca8:	ldr	x0, [sp, #24]
  426cac:	str	x0, [sp, #88]
  426cb0:	ldr	x0, [sp, #88]
  426cb4:	cmp	x0, #0x0
  426cb8:	cset	w0, eq  // eq = none
  426cbc:	and	w0, w0, #0xff
  426cc0:	and	x0, x0, #0xff
  426cc4:	cmp	x0, #0x0
  426cc8:	b.eq	426cf4 <config_parse@plt+0x1bb44>  // b.none
  426ccc:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  426cd0:	add	x1, x0, #0x9e3
  426cd4:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  426cd8:	add	x4, x0, #0xcf8
  426cdc:	mov	w3, #0x1a                  	// #26
  426ce0:	mov	x2, x1
  426ce4:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  426ce8:	add	x1, x0, #0xa00
  426cec:	mov	w0, #0x0                   	// #0
  426cf0:	bl	409d50 <log_assert_failed_realm@plt>
  426cf4:	ldr	x0, [sp, #88]
  426cf8:	ldr	w0, [x0]
  426cfc:	cmp	w0, #0x0
  426d00:	cset	w0, eq  // eq = none
  426d04:	and	w0, w0, #0xff
  426d08:	and	x0, x0, #0xff
  426d0c:	cmp	x0, #0x0
  426d10:	b.eq	426d3c <config_parse@plt+0x1bb8c>  // b.none
  426d14:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  426d18:	add	x1, x0, #0x9e3
  426d1c:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  426d20:	add	x4, x0, #0xcf8
  426d24:	mov	w3, #0x1b                  	// #27
  426d28:	mov	x2, x1
  426d2c:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  426d30:	add	x1, x0, #0xa08
  426d34:	mov	w0, #0x0                   	// #0
  426d38:	bl	409d50 <log_assert_failed_realm@plt>
  426d3c:	ldr	x0, [sp, #88]
  426d40:	ldr	w0, [x0]
  426d44:	sub	w1, w0, #0x1
  426d48:	ldr	x0, [sp, #88]
  426d4c:	str	w1, [x0]
  426d50:	bl	40a220 <__errno_location@plt>
  426d54:	str	wzr, [x0]
  426d58:	ldr	x0, [sp, #32]
  426d5c:	bl	40a190 <sd_netlink_message_get_errno@plt>
  426d60:	str	w0, [sp, #60]
  426d64:	ldr	w0, [sp, #60]
  426d68:	cmp	w0, #0x0
  426d6c:	b.ge	426df8 <config_parse@plt+0x1bc48>  // b.tcont
  426d70:	mov	w0, #0x7                   	// #7
  426d74:	str	w0, [sp, #76]
  426d78:	ldr	w0, [sp, #60]
  426d7c:	str	w0, [sp, #80]
  426d80:	str	wzr, [sp, #84]
  426d84:	ldr	w0, [sp, #84]
  426d88:	bl	40b180 <log_get_max_level_realm@plt>
  426d8c:	mov	w1, w0
  426d90:	ldr	w0, [sp, #76]
  426d94:	and	w0, w0, #0x7
  426d98:	cmp	w1, w0
  426d9c:	b.lt	426dec <config_parse@plt+0x1bc3c>  // b.tstop
  426da0:	ldr	w0, [sp, #84]
  426da4:	lsl	w1, w0, #10
  426da8:	ldr	w0, [sp, #76]
  426dac:	orr	w7, w1, w0
  426db0:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  426db4:	add	x1, x0, #0x9e3
  426db8:	ldr	x0, [sp, #88]
  426dbc:	ldr	x0, [x0, #8]
  426dc0:	mov	x6, x0
  426dc4:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  426dc8:	add	x5, x0, #0xa20
  426dcc:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  426dd0:	add	x4, x0, #0xd08
  426dd4:	mov	w3, #0x22                  	// #34
  426dd8:	mov	x2, x1
  426ddc:	ldr	w1, [sp, #80]
  426de0:	mov	w0, w7
  426de4:	bl	40a790 <log_internal_realm@plt>
  426de8:	b	426e78 <config_parse@plt+0x1bcc8>
  426dec:	ldr	w0, [sp, #80]
  426df0:	cmp	w0, #0x0
  426df4:	b	426e78 <config_parse@plt+0x1bcc8>
  426df8:	mov	w0, #0x7                   	// #7
  426dfc:	str	w0, [sp, #64]
  426e00:	str	wzr, [sp, #68]
  426e04:	str	wzr, [sp, #72]
  426e08:	ldr	w0, [sp, #72]
  426e0c:	bl	40b180 <log_get_max_level_realm@plt>
  426e10:	mov	w1, w0
  426e14:	ldr	w0, [sp, #64]
  426e18:	and	w0, w0, #0x7
  426e1c:	cmp	w1, w0
  426e20:	b.lt	426e70 <config_parse@plt+0x1bcc0>  // b.tstop
  426e24:	ldr	w0, [sp, #72]
  426e28:	lsl	w1, w0, #10
  426e2c:	ldr	w0, [sp, #64]
  426e30:	orr	w7, w1, w0
  426e34:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  426e38:	add	x1, x0, #0x9e3
  426e3c:	ldr	x0, [sp, #88]
  426e40:	ldr	x0, [x0, #16]
  426e44:	mov	x6, x0
  426e48:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  426e4c:	add	x5, x0, #0xa28
  426e50:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  426e54:	add	x4, x0, #0xd08
  426e58:	mov	w3, #0x24                  	// #36
  426e5c:	mov	x2, x1
  426e60:	ldr	w1, [sp, #68]
  426e64:	mov	w0, w7
  426e68:	bl	40a790 <log_internal_realm@plt>
  426e6c:	b	426e78 <config_parse@plt+0x1bcc8>
  426e70:	ldr	w0, [sp, #68]
  426e74:	cmp	w0, #0x0
  426e78:	ldr	x0, [sp, #88]
  426e7c:	ldr	w1, [sp, #60]
  426e80:	str	w1, [x0, #4]
  426e84:	mov	w0, #0x0                   	// #0
  426e88:	ldp	x29, x30, [sp], #96
  426e8c:	ret
  426e90:	stp	x29, x30, [sp, #-80]!
  426e94:	mov	x29, sp
  426e98:	str	x19, [sp, #16]
  426e9c:	str	x0, [sp, #40]
  426ea0:	str	x1, [sp, #32]
  426ea4:	adrp	x0, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  426ea8:	ldr	x0, [x0, #4048]
  426eac:	ldr	x1, [x0]
  426eb0:	str	x1, [sp, #72]
  426eb4:	mov	x1, #0x0                   	// #0
  426eb8:	str	xzr, [sp, #64]
  426ebc:	ldr	x0, [sp, #40]
  426ec0:	cmp	x0, #0x0
  426ec4:	cset	w0, eq  // eq = none
  426ec8:	and	w0, w0, #0xff
  426ecc:	and	x0, x0, #0xff
  426ed0:	cmp	x0, #0x0
  426ed4:	b.eq	426f00 <config_parse@plt+0x1bd50>  // b.none
  426ed8:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  426edc:	add	x1, x0, #0x9e3
  426ee0:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  426ee4:	add	x4, x0, #0xd18
  426ee8:	mov	w3, #0x2e                  	// #46
  426eec:	mov	x2, x1
  426ef0:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  426ef4:	add	x1, x0, #0xa30
  426ef8:	mov	w0, #0x0                   	// #0
  426efc:	bl	409d50 <log_assert_failed_realm@plt>
  426f00:	ldr	x0, [sp, #32]
  426f04:	cmp	x0, #0x0
  426f08:	cset	w0, eq  // eq = none
  426f0c:	and	w0, w0, #0xff
  426f10:	and	x0, x0, #0xff
  426f14:	cmp	x0, #0x0
  426f18:	b.eq	426f44 <config_parse@plt+0x1bd94>  // b.none
  426f1c:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  426f20:	add	x1, x0, #0x9e3
  426f24:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  426f28:	add	x4, x0, #0xd18
  426f2c:	mov	w3, #0x2f                  	// #47
  426f30:	mov	x2, x1
  426f34:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  426f38:	add	x1, x0, #0xa00
  426f3c:	mov	w0, #0x0                   	// #0
  426f40:	bl	409d50 <log_assert_failed_realm@plt>
  426f44:	add	x0, sp, #0x40
  426f48:	mov	w3, #0x1                   	// #1
  426f4c:	mov	w2, #0x13                  	// #19
  426f50:	mov	x1, x0
  426f54:	ldr	x0, [sp, #40]
  426f58:	bl	409780 <sd_rtnl_message_new_link@plt>
  426f5c:	str	w0, [sp, #60]
  426f60:	ldr	w0, [sp, #60]
  426f64:	cmp	w0, #0x0
  426f68:	b.ge	426f74 <config_parse@plt+0x1bdc4>  // b.tcont
  426f6c:	ldr	w19, [sp, #60]
  426f70:	b	427000 <config_parse@plt+0x1be50>
  426f74:	ldr	x0, [sp, #64]
  426f78:	mov	w2, #0x1                   	// #1
  426f7c:	mov	w1, #0x1                   	// #1
  426f80:	bl	409bd0 <sd_rtnl_message_link_set_flags@plt>
  426f84:	str	w0, [sp, #60]
  426f88:	ldr	w0, [sp, #60]
  426f8c:	cmp	w0, #0x0
  426f90:	b.ge	426f9c <config_parse@plt+0x1bdec>  // b.tcont
  426f94:	ldr	w19, [sp, #60]
  426f98:	b	427000 <config_parse@plt+0x1be50>
  426f9c:	ldr	x1, [sp, #64]
  426fa0:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  426fa4:	add	x7, x0, #0xa38
  426fa8:	mov	x6, #0x4b40                	// #19264
  426fac:	movk	x6, #0x4c, lsl #16
  426fb0:	ldr	x5, [sp, #32]
  426fb4:	mov	x4, #0x0                   	// #0
  426fb8:	adrp	x0, 426000 <config_parse@plt+0x1ae50>
  426fbc:	add	x3, x0, #0xc94
  426fc0:	mov	x2, x1
  426fc4:	mov	x1, #0x0                   	// #0
  426fc8:	ldr	x0, [sp, #40]
  426fcc:	bl	40ac10 <sd_netlink_call_async@plt>
  426fd0:	str	w0, [sp, #60]
  426fd4:	ldr	w0, [sp, #60]
  426fd8:	cmp	w0, #0x0
  426fdc:	b.ge	426fe8 <config_parse@plt+0x1be38>  // b.tcont
  426fe0:	ldr	w19, [sp, #60]
  426fe4:	b	427000 <config_parse@plt+0x1be50>
  426fe8:	ldr	x0, [sp, #32]
  426fec:	ldr	w0, [x0]
  426ff0:	add	w1, w0, #0x1
  426ff4:	ldr	x0, [sp, #32]
  426ff8:	str	w1, [x0]
  426ffc:	mov	w19, #0x0                   	// #0
  427000:	add	x0, sp, #0x40
  427004:	bl	426c44 <config_parse@plt+0x1ba94>
  427008:	mov	w1, w19
  42700c:	adrp	x0, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  427010:	ldr	x0, [x0, #4048]
  427014:	ldr	x2, [sp, #72]
  427018:	ldr	x0, [x0]
  42701c:	eor	x0, x2, x0
  427020:	cmp	x0, #0x0
  427024:	b.eq	42702c <config_parse@plt+0x1be7c>  // b.none
  427028:	bl	40a440 <__stack_chk_fail@plt>
  42702c:	mov	w0, w1
  427030:	ldr	x19, [sp, #16]
  427034:	ldp	x29, x30, [sp], #80
  427038:	ret
  42703c:	stp	x29, x30, [sp, #-80]!
  427040:	mov	x29, sp
  427044:	str	x19, [sp, #16]
  427048:	str	x0, [sp, #40]
  42704c:	str	x1, [sp, #32]
  427050:	adrp	x0, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  427054:	ldr	x0, [x0, #4048]
  427058:	ldr	x1, [x0]
  42705c:	str	x1, [sp, #72]
  427060:	mov	x1, #0x0                   	// #0
  427064:	str	xzr, [sp, #64]
  427068:	ldr	x0, [sp, #40]
  42706c:	cmp	x0, #0x0
  427070:	cset	w0, eq  // eq = none
  427074:	and	w0, w0, #0xff
  427078:	and	x0, x0, #0xff
  42707c:	cmp	x0, #0x0
  427080:	b.eq	4270ac <config_parse@plt+0x1befc>  // b.none
  427084:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  427088:	add	x1, x0, #0x9e3
  42708c:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  427090:	add	x4, x0, #0xd28
  427094:	mov	w3, #0x45                  	// #69
  427098:	mov	x2, x1
  42709c:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  4270a0:	add	x1, x0, #0xa30
  4270a4:	mov	w0, #0x0                   	// #0
  4270a8:	bl	409d50 <log_assert_failed_realm@plt>
  4270ac:	ldr	x0, [sp, #32]
  4270b0:	cmp	x0, #0x0
  4270b4:	cset	w0, eq  // eq = none
  4270b8:	and	w0, w0, #0xff
  4270bc:	and	x0, x0, #0xff
  4270c0:	cmp	x0, #0x0
  4270c4:	b.eq	4270f0 <config_parse@plt+0x1bf40>  // b.none
  4270c8:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  4270cc:	add	x1, x0, #0x9e3
  4270d0:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  4270d4:	add	x4, x0, #0xd28
  4270d8:	mov	w3, #0x46                  	// #70
  4270dc:	mov	x2, x1
  4270e0:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  4270e4:	add	x1, x0, #0xa00
  4270e8:	mov	w0, #0x0                   	// #0
  4270ec:	bl	409d50 <log_assert_failed_realm@plt>
  4270f0:	add	x0, sp, #0x40
  4270f4:	mov	w4, #0x2                   	// #2
  4270f8:	mov	w3, #0x1                   	// #1
  4270fc:	mov	w2, #0x14                  	// #20
  427100:	mov	x1, x0
  427104:	ldr	x0, [sp, #40]
  427108:	bl	409600 <sd_rtnl_message_new_addr@plt>
  42710c:	str	w0, [sp, #60]
  427110:	ldr	w0, [sp, #60]
  427114:	cmp	w0, #0x0
  427118:	b.ge	427124 <config_parse@plt+0x1bf74>  // b.tcont
  42711c:	ldr	w19, [sp, #60]
  427120:	b	427230 <config_parse@plt+0x1c080>
  427124:	ldr	x0, [sp, #64]
  427128:	mov	w1, #0x8                   	// #8
  42712c:	bl	409ec0 <sd_rtnl_message_addr_set_prefixlen@plt>
  427130:	str	w0, [sp, #60]
  427134:	ldr	w0, [sp, #60]
  427138:	cmp	w0, #0x0
  42713c:	b.ge	427148 <config_parse@plt+0x1bf98>  // b.tcont
  427140:	ldr	w19, [sp, #60]
  427144:	b	427230 <config_parse@plt+0x1c080>
  427148:	ldr	x0, [sp, #64]
  42714c:	mov	w1, #0xffffff80            	// #-128
  427150:	bl	409f70 <sd_rtnl_message_addr_set_flags@plt>
  427154:	str	w0, [sp, #60]
  427158:	ldr	w0, [sp, #60]
  42715c:	cmp	w0, #0x0
  427160:	b.ge	42716c <config_parse@plt+0x1bfbc>  // b.tcont
  427164:	ldr	w19, [sp, #60]
  427168:	b	427230 <config_parse@plt+0x1c080>
  42716c:	ldr	x0, [sp, #64]
  427170:	mov	w1, #0xfffffffe            	// #-2
  427174:	bl	409910 <sd_rtnl_message_addr_set_scope@plt>
  427178:	str	w0, [sp, #60]
  42717c:	ldr	w0, [sp, #60]
  427180:	cmp	w0, #0x0
  427184:	b.ge	427190 <config_parse@plt+0x1bfe0>  // b.tcont
  427188:	ldr	w19, [sp, #60]
  42718c:	b	427230 <config_parse@plt+0x1c080>
  427190:	ldr	x19, [sp, #64]
  427194:	mov	w0, #0x1                   	// #1
  427198:	movk	w0, #0x7f00, lsl #16
  42719c:	bl	426c78 <config_parse@plt+0x1bac8>
  4271a0:	str	w0, [sp, #56]
  4271a4:	add	x0, sp, #0x38
  4271a8:	mov	x2, x0
  4271ac:	mov	w1, #0x2                   	// #2
  4271b0:	mov	x0, x19
  4271b4:	bl	40a900 <sd_netlink_message_append_in_addr@plt>
  4271b8:	str	w0, [sp, #60]
  4271bc:	ldr	w0, [sp, #60]
  4271c0:	cmp	w0, #0x0
  4271c4:	b.ge	4271d0 <config_parse@plt+0x1c020>  // b.tcont
  4271c8:	ldr	w19, [sp, #60]
  4271cc:	b	427230 <config_parse@plt+0x1c080>
  4271d0:	ldr	x1, [sp, #64]
  4271d4:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  4271d8:	add	x7, x0, #0xa50
  4271dc:	mov	x6, #0xffffffffffffffff    	// #-1
  4271e0:	ldr	x5, [sp, #32]
  4271e4:	mov	x4, #0x0                   	// #0
  4271e8:	adrp	x0, 426000 <config_parse@plt+0x1ae50>
  4271ec:	add	x3, x0, #0xc94
  4271f0:	mov	x2, x1
  4271f4:	mov	x1, #0x0                   	// #0
  4271f8:	ldr	x0, [sp, #40]
  4271fc:	bl	40ac10 <sd_netlink_call_async@plt>
  427200:	str	w0, [sp, #60]
  427204:	ldr	w0, [sp, #60]
  427208:	cmp	w0, #0x0
  42720c:	b.ge	427218 <config_parse@plt+0x1c068>  // b.tcont
  427210:	ldr	w19, [sp, #60]
  427214:	b	427230 <config_parse@plt+0x1c080>
  427218:	ldr	x0, [sp, #32]
  42721c:	ldr	w0, [x0]
  427220:	add	w1, w0, #0x1
  427224:	ldr	x0, [sp, #32]
  427228:	str	w1, [x0]
  42722c:	mov	w19, #0x0                   	// #0
  427230:	add	x0, sp, #0x40
  427234:	bl	426c44 <config_parse@plt+0x1ba94>
  427238:	mov	w1, w19
  42723c:	adrp	x0, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  427240:	ldr	x0, [x0, #4048]
  427244:	ldr	x2, [sp, #72]
  427248:	ldr	x0, [x0]
  42724c:	eor	x0, x2, x0
  427250:	cmp	x0, #0x0
  427254:	b.eq	42725c <config_parse@plt+0x1c0ac>  // b.none
  427258:	bl	40a440 <__stack_chk_fail@plt>
  42725c:	mov	w0, w1
  427260:	ldr	x19, [sp, #16]
  427264:	ldp	x29, x30, [sp], #80
  427268:	ret
  42726c:	stp	x29, x30, [sp, #-80]!
  427270:	mov	x29, sp
  427274:	str	x19, [sp, #16]
  427278:	str	x0, [sp, #40]
  42727c:	str	x1, [sp, #32]
  427280:	adrp	x0, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  427284:	ldr	x0, [x0, #4048]
  427288:	ldr	x1, [x0]
  42728c:	str	x1, [sp, #72]
  427290:	mov	x1, #0x0                   	// #0
  427294:	str	xzr, [sp, #64]
  427298:	ldr	x0, [sp, #40]
  42729c:	cmp	x0, #0x0
  4272a0:	cset	w0, eq  // eq = none
  4272a4:	and	w0, w0, #0xff
  4272a8:	and	x0, x0, #0xff
  4272ac:	cmp	x0, #0x0
  4272b0:	b.eq	4272dc <config_parse@plt+0x1c12c>  // b.none
  4272b4:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  4272b8:	add	x1, x0, #0x9e3
  4272bc:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  4272c0:	add	x4, x0, #0xd40
  4272c4:	mov	w3, #0x68                  	// #104
  4272c8:	mov	x2, x1
  4272cc:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  4272d0:	add	x1, x0, #0xa30
  4272d4:	mov	w0, #0x0                   	// #0
  4272d8:	bl	409d50 <log_assert_failed_realm@plt>
  4272dc:	ldr	x0, [sp, #32]
  4272e0:	cmp	x0, #0x0
  4272e4:	cset	w0, eq  // eq = none
  4272e8:	and	w0, w0, #0xff
  4272ec:	and	x0, x0, #0xff
  4272f0:	cmp	x0, #0x0
  4272f4:	b.eq	427320 <config_parse@plt+0x1c170>  // b.none
  4272f8:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  4272fc:	add	x1, x0, #0x9e3
  427300:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  427304:	add	x4, x0, #0xd40
  427308:	mov	w3, #0x69                  	// #105
  42730c:	mov	x2, x1
  427310:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  427314:	add	x1, x0, #0xa00
  427318:	mov	w0, #0x0                   	// #0
  42731c:	bl	409d50 <log_assert_failed_realm@plt>
  427320:	add	x0, sp, #0x40
  427324:	mov	w4, #0xa                   	// #10
  427328:	mov	w3, #0x1                   	// #1
  42732c:	mov	w2, #0x14                  	// #20
  427330:	mov	x1, x0
  427334:	ldr	x0, [sp, #40]
  427338:	bl	409600 <sd_rtnl_message_new_addr@plt>
  42733c:	str	w0, [sp, #60]
  427340:	ldr	w0, [sp, #60]
  427344:	cmp	w0, #0x0
  427348:	b.ge	427354 <config_parse@plt+0x1c1a4>  // b.tcont
  42734c:	ldr	w19, [sp, #60]
  427350:	b	427450 <config_parse@plt+0x1c2a0>
  427354:	ldr	x0, [sp, #64]
  427358:	mov	w1, #0xffffff80            	// #-128
  42735c:	bl	409ec0 <sd_rtnl_message_addr_set_prefixlen@plt>
  427360:	str	w0, [sp, #60]
  427364:	ldr	w0, [sp, #60]
  427368:	cmp	w0, #0x0
  42736c:	b.ge	427378 <config_parse@plt+0x1c1c8>  // b.tcont
  427370:	ldr	w19, [sp, #60]
  427374:	b	427450 <config_parse@plt+0x1c2a0>
  427378:	ldr	x0, [sp, #64]
  42737c:	mov	w1, #0xffffff80            	// #-128
  427380:	bl	409f70 <sd_rtnl_message_addr_set_flags@plt>
  427384:	str	w0, [sp, #60]
  427388:	ldr	w0, [sp, #60]
  42738c:	cmp	w0, #0x0
  427390:	b.ge	42739c <config_parse@plt+0x1c1ec>  // b.tcont
  427394:	ldr	w19, [sp, #60]
  427398:	b	427450 <config_parse@plt+0x1c2a0>
  42739c:	ldr	x0, [sp, #64]
  4273a0:	mov	w1, #0xfffffffe            	// #-2
  4273a4:	bl	409910 <sd_rtnl_message_addr_set_scope@plt>
  4273a8:	str	w0, [sp, #60]
  4273ac:	ldr	w0, [sp, #60]
  4273b0:	cmp	w0, #0x0
  4273b4:	b.ge	4273c0 <config_parse@plt+0x1c210>  // b.tcont
  4273b8:	ldr	w19, [sp, #60]
  4273bc:	b	427450 <config_parse@plt+0x1c2a0>
  4273c0:	ldr	x3, [sp, #64]
  4273c4:	adrp	x0, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  4273c8:	ldr	x2, [x0, #4072]
  4273cc:	mov	w1, #0x2                   	// #2
  4273d0:	mov	x0, x3
  4273d4:	bl	40a330 <sd_netlink_message_append_in6_addr@plt>
  4273d8:	str	w0, [sp, #60]
  4273dc:	ldr	w0, [sp, #60]
  4273e0:	cmp	w0, #0x0
  4273e4:	b.ge	4273f0 <config_parse@plt+0x1c240>  // b.tcont
  4273e8:	ldr	w19, [sp, #60]
  4273ec:	b	427450 <config_parse@plt+0x1c2a0>
  4273f0:	ldr	x1, [sp, #64]
  4273f4:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  4273f8:	add	x7, x0, #0xa68
  4273fc:	mov	x6, #0xffffffffffffffff    	// #-1
  427400:	ldr	x5, [sp, #32]
  427404:	mov	x4, #0x0                   	// #0
  427408:	adrp	x0, 426000 <config_parse@plt+0x1ae50>
  42740c:	add	x3, x0, #0xc94
  427410:	mov	x2, x1
  427414:	mov	x1, #0x0                   	// #0
  427418:	ldr	x0, [sp, #40]
  42741c:	bl	40ac10 <sd_netlink_call_async@plt>
  427420:	str	w0, [sp, #60]
  427424:	ldr	w0, [sp, #60]
  427428:	cmp	w0, #0x0
  42742c:	b.ge	427438 <config_parse@plt+0x1c288>  // b.tcont
  427430:	ldr	w19, [sp, #60]
  427434:	b	427450 <config_parse@plt+0x1c2a0>
  427438:	ldr	x0, [sp, #32]
  42743c:	ldr	w0, [x0]
  427440:	add	w1, w0, #0x1
  427444:	ldr	x0, [sp, #32]
  427448:	str	w1, [x0]
  42744c:	mov	w19, #0x0                   	// #0
  427450:	add	x0, sp, #0x40
  427454:	bl	426c44 <config_parse@plt+0x1ba94>
  427458:	mov	w1, w19
  42745c:	adrp	x0, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  427460:	ldr	x0, [x0, #4048]
  427464:	ldr	x2, [sp, #72]
  427468:	ldr	x0, [x0]
  42746c:	eor	x0, x2, x0
  427470:	cmp	x0, #0x0
  427474:	b.eq	42747c <config_parse@plt+0x1c2cc>  // b.none
  427478:	bl	40a440 <__stack_chk_fail@plt>
  42747c:	mov	w0, w1
  427480:	ldr	x19, [sp, #16]
  427484:	ldp	x29, x30, [sp], #80
  427488:	ret
  42748c:	stp	x29, x30, [sp, #-80]!
  427490:	mov	x29, sp
  427494:	str	x19, [sp, #16]
  427498:	str	x0, [sp, #40]
  42749c:	adrp	x0, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  4274a0:	ldr	x0, [x0, #4048]
  4274a4:	ldr	x1, [x0]
  4274a8:	str	x1, [sp, #72]
  4274ac:	mov	x1, #0x0                   	// #0
  4274b0:	str	xzr, [sp, #56]
  4274b4:	str	xzr, [sp, #64]
  4274b8:	add	x0, sp, #0x38
  4274bc:	mov	w3, #0x1                   	// #1
  4274c0:	mov	w2, #0x12                  	// #18
  4274c4:	mov	x1, x0
  4274c8:	ldr	x0, [sp, #40]
  4274cc:	bl	409780 <sd_rtnl_message_new_link@plt>
  4274d0:	str	w0, [sp, #52]
  4274d4:	ldr	w0, [sp, #52]
  4274d8:	cmp	w0, #0x0
  4274dc:	b.ge	4274e8 <config_parse@plt+0x1c338>  // b.tcont
  4274e0:	mov	w19, #0x0                   	// #0
  4274e4:	b	427554 <config_parse@plt+0x1c3a4>
  4274e8:	ldr	x0, [sp, #56]
  4274ec:	add	x1, sp, #0x40
  4274f0:	mov	x3, x1
  4274f4:	mov	x2, #0xffffffffffffffff    	// #-1
  4274f8:	mov	x1, x0
  4274fc:	ldr	x0, [sp, #40]
  427500:	bl	40a080 <sd_netlink_call@plt>
  427504:	str	w0, [sp, #52]
  427508:	ldr	w0, [sp, #52]
  42750c:	cmp	w0, #0x0
  427510:	b.ge	42751c <config_parse@plt+0x1c36c>  // b.tcont
  427514:	mov	w19, #0x0                   	// #0
  427518:	b	427554 <config_parse@plt+0x1c3a4>
  42751c:	ldr	x0, [sp, #64]
  427520:	add	x1, sp, #0x30
  427524:	bl	40af70 <sd_rtnl_message_link_get_flags@plt>
  427528:	str	w0, [sp, #52]
  42752c:	ldr	w0, [sp, #52]
  427530:	cmp	w0, #0x0
  427534:	b.ge	427540 <config_parse@plt+0x1c390>  // b.tcont
  427538:	mov	w19, #0x0                   	// #0
  42753c:	b	427554 <config_parse@plt+0x1c3a4>
  427540:	ldr	w0, [sp, #48]
  427544:	and	w0, w0, #0x1
  427548:	cmp	w0, #0x0
  42754c:	cset	w0, ne  // ne = any
  427550:	and	w19, w0, #0xff
  427554:	add	x0, sp, #0x40
  427558:	bl	426c44 <config_parse@plt+0x1ba94>
  42755c:	add	x0, sp, #0x38
  427560:	bl	426c44 <config_parse@plt+0x1ba94>
  427564:	mov	w1, w19
  427568:	adrp	x0, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  42756c:	ldr	x0, [x0, #4048]
  427570:	ldr	x2, [sp, #72]
  427574:	ldr	x0, [x0]
  427578:	eor	x0, x2, x0
  42757c:	cmp	x0, #0x0
  427580:	b.eq	427588 <config_parse@plt+0x1c3d8>  // b.none
  427584:	bl	40a440 <__stack_chk_fail@plt>
  427588:	mov	w0, w1
  42758c:	ldr	x19, [sp, #16]
  427590:	ldp	x29, x30, [sp], #80
  427594:	ret
  427598:	stp	x29, x30, [sp, #-208]!
  42759c:	mov	x29, sp
  4275a0:	str	x19, [sp, #16]
  4275a4:	adrp	x0, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  4275a8:	ldr	x0, [x0, #4048]
  4275ac:	ldr	x1, [x0]
  4275b0:	str	x1, [sp, #200]
  4275b4:	mov	x1, #0x0                   	// #0
  4275b8:	str	xzr, [sp, #120]
  4275bc:	stp	xzr, xzr, [sp, #128]
  4275c0:	str	xzr, [sp, #144]
  4275c4:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  4275c8:	add	x0, x0, #0xa80
  4275cc:	str	x0, [sp, #136]
  4275d0:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  4275d4:	add	x0, x0, #0xab8
  4275d8:	str	x0, [sp, #144]
  4275dc:	stp	xzr, xzr, [sp, #152]
  4275e0:	str	xzr, [sp, #168]
  4275e4:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  4275e8:	add	x0, x0, #0xaf8
  4275ec:	str	x0, [sp, #160]
  4275f0:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  4275f4:	add	x0, x0, #0xb28
  4275f8:	str	x0, [sp, #168]
  4275fc:	stp	xzr, xzr, [sp, #176]
  427600:	str	xzr, [sp, #192]
  427604:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  427608:	add	x0, x0, #0xb60
  42760c:	str	x0, [sp, #184]
  427610:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  427614:	add	x0, x0, #0xb88
  427618:	str	x0, [sp, #192]
  42761c:	add	x0, sp, #0x78
  427620:	bl	40a760 <sd_netlink_open@plt>
  427624:	str	w0, [sp, #32]
  427628:	ldr	w0, [sp, #32]
  42762c:	cmp	w0, #0x0
  427630:	b.ge	4276c0 <config_parse@plt+0x1c510>  // b.tcont
  427634:	mov	w0, #0x3                   	// #3
  427638:	str	w0, [sp, #108]
  42763c:	ldr	w0, [sp, #32]
  427640:	str	w0, [sp, #112]
  427644:	str	wzr, [sp, #116]
  427648:	ldr	w0, [sp, #116]
  42764c:	bl	40b180 <log_get_max_level_realm@plt>
  427650:	mov	w1, w0
  427654:	ldr	w0, [sp, #108]
  427658:	and	w0, w0, #0x7
  42765c:	cmp	w1, w0
  427660:	b.lt	4276a8 <config_parse@plt+0x1c4f8>  // b.tstop
  427664:	ldr	w0, [sp, #116]
  427668:	lsl	w1, w0, #10
  42766c:	ldr	w0, [sp, #108]
  427670:	orr	w6, w1, w0
  427674:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  427678:	add	x1, x0, #0x9e3
  42767c:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  427680:	add	x5, x0, #0xbb8
  427684:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  427688:	add	x4, x0, #0xd58
  42768c:	mov	w3, #0xab                  	// #171
  427690:	mov	x2, x1
  427694:	ldr	w1, [sp, #112]
  427698:	mov	w0, w6
  42769c:	bl	40a790 <log_internal_realm@plt>
  4276a0:	mov	w19, w0
  4276a4:	b	427aec <config_parse@plt+0x1c93c>
  4276a8:	ldr	w0, [sp, #112]
  4276ac:	cmp	w0, #0x0
  4276b0:	cneg	w0, w0, lt  // lt = tstop
  4276b4:	and	w0, w0, #0xff
  4276b8:	neg	w19, w0
  4276bc:	b	427aec <config_parse@plt+0x1c93c>
  4276c0:	ldr	x0, [sp, #120]
  4276c4:	add	x1, sp, #0x80
  4276c8:	bl	42703c <config_parse@plt+0x1be8c>
  4276cc:	str	w0, [sp, #32]
  4276d0:	ldr	w0, [sp, #32]
  4276d4:	cmp	w0, #0x0
  4276d8:	b.ge	427768 <config_parse@plt+0x1c5b8>  // b.tcont
  4276dc:	mov	w0, #0x3                   	// #3
  4276e0:	str	w0, [sp, #96]
  4276e4:	ldr	w0, [sp, #32]
  4276e8:	str	w0, [sp, #100]
  4276ec:	str	wzr, [sp, #104]
  4276f0:	ldr	w0, [sp, #104]
  4276f4:	bl	40b180 <log_get_max_level_realm@plt>
  4276f8:	mov	w1, w0
  4276fc:	ldr	w0, [sp, #96]
  427700:	and	w0, w0, #0x7
  427704:	cmp	w1, w0
  427708:	b.lt	427750 <config_parse@plt+0x1c5a0>  // b.tstop
  42770c:	ldr	w0, [sp, #104]
  427710:	lsl	w1, w0, #10
  427714:	ldr	w0, [sp, #96]
  427718:	orr	w6, w1, w0
  42771c:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  427720:	add	x1, x0, #0x9e3
  427724:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  427728:	add	x5, x0, #0xbd8
  42772c:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  427730:	add	x4, x0, #0xd58
  427734:	mov	w3, #0xb5                  	// #181
  427738:	mov	x2, x1
  42773c:	ldr	w1, [sp, #100]
  427740:	mov	w0, w6
  427744:	bl	40a790 <log_internal_realm@plt>
  427748:	mov	w19, w0
  42774c:	b	427aec <config_parse@plt+0x1c93c>
  427750:	ldr	w0, [sp, #100]
  427754:	cmp	w0, #0x0
  427758:	cneg	w0, w0, lt  // lt = tstop
  42775c:	and	w0, w0, #0xff
  427760:	neg	w19, w0
  427764:	b	427aec <config_parse@plt+0x1c93c>
  427768:	ldr	x0, [sp, #120]
  42776c:	add	x1, sp, #0x98
  427770:	bl	42726c <config_parse@plt+0x1c0bc>
  427774:	str	w0, [sp, #32]
  427778:	ldr	w0, [sp, #32]
  42777c:	cmp	w0, #0x0
  427780:	b.ge	427810 <config_parse@plt+0x1c660>  // b.tcont
  427784:	mov	w0, #0x3                   	// #3
  427788:	str	w0, [sp, #84]
  42778c:	ldr	w0, [sp, #32]
  427790:	str	w0, [sp, #88]
  427794:	str	wzr, [sp, #92]
  427798:	ldr	w0, [sp, #92]
  42779c:	bl	40b180 <log_get_max_level_realm@plt>
  4277a0:	mov	w1, w0
  4277a4:	ldr	w0, [sp, #84]
  4277a8:	and	w0, w0, #0x7
  4277ac:	cmp	w1, w0
  4277b0:	b.lt	4277f8 <config_parse@plt+0x1c648>  // b.tstop
  4277b4:	ldr	w0, [sp, #92]
  4277b8:	lsl	w1, w0, #10
  4277bc:	ldr	w0, [sp, #84]
  4277c0:	orr	w6, w1, w0
  4277c4:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  4277c8:	add	x1, x0, #0x9e3
  4277cc:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  4277d0:	add	x5, x0, #0xc10
  4277d4:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  4277d8:	add	x4, x0, #0xd58
  4277dc:	mov	w3, #0xb9                  	// #185
  4277e0:	mov	x2, x1
  4277e4:	ldr	w1, [sp, #88]
  4277e8:	mov	w0, w6
  4277ec:	bl	40a790 <log_internal_realm@plt>
  4277f0:	mov	w19, w0
  4277f4:	b	427aec <config_parse@plt+0x1c93c>
  4277f8:	ldr	w0, [sp, #88]
  4277fc:	cmp	w0, #0x0
  427800:	cneg	w0, w0, lt  // lt = tstop
  427804:	and	w0, w0, #0xff
  427808:	neg	w19, w0
  42780c:	b	427aec <config_parse@plt+0x1c93c>
  427810:	ldr	x0, [sp, #120]
  427814:	add	x1, sp, #0xb0
  427818:	bl	426e90 <config_parse@plt+0x1bce0>
  42781c:	str	w0, [sp, #32]
  427820:	ldr	w0, [sp, #32]
  427824:	cmp	w0, #0x0
  427828:	b.ge	427a0c <config_parse@plt+0x1c85c>  // b.tcont
  42782c:	mov	w0, #0x3                   	// #3
  427830:	str	w0, [sp, #72]
  427834:	ldr	w0, [sp, #32]
  427838:	str	w0, [sp, #76]
  42783c:	str	wzr, [sp, #80]
  427840:	ldr	w0, [sp, #80]
  427844:	bl	40b180 <log_get_max_level_realm@plt>
  427848:	mov	w1, w0
  42784c:	ldr	w0, [sp, #72]
  427850:	and	w0, w0, #0x7
  427854:	cmp	w1, w0
  427858:	b.lt	4278a0 <config_parse@plt+0x1c6f0>  // b.tstop
  42785c:	ldr	w0, [sp, #80]
  427860:	lsl	w1, w0, #10
  427864:	ldr	w0, [sp, #72]
  427868:	orr	w6, w1, w0
  42786c:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  427870:	add	x1, x0, #0x9e3
  427874:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  427878:	add	x5, x0, #0xc48
  42787c:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  427880:	add	x4, x0, #0xd58
  427884:	mov	w3, #0xbd                  	// #189
  427888:	mov	x2, x1
  42788c:	ldr	w1, [sp, #76]
  427890:	mov	w0, w6
  427894:	bl	40a790 <log_internal_realm@plt>
  427898:	mov	w19, w0
  42789c:	b	427aec <config_parse@plt+0x1c93c>
  4278a0:	ldr	w0, [sp, #76]
  4278a4:	cmp	w0, #0x0
  4278a8:	cneg	w0, w0, lt  // lt = tstop
  4278ac:	and	w0, w0, #0xff
  4278b0:	neg	w19, w0
  4278b4:	b	427aec <config_parse@plt+0x1c93c>
  4278b8:	ldr	x0, [sp, #120]
  4278bc:	mov	x1, #0x4b40                	// #19264
  4278c0:	movk	x1, #0x4c, lsl #16
  4278c4:	bl	40a690 <sd_netlink_wait@plt>
  4278c8:	str	w0, [sp, #32]
  4278cc:	ldr	w0, [sp, #32]
  4278d0:	cmp	w0, #0x0
  4278d4:	b.ge	427964 <config_parse@plt+0x1c7b4>  // b.tcont
  4278d8:	mov	w0, #0x3                   	// #3
  4278dc:	str	w0, [sp, #60]
  4278e0:	ldr	w0, [sp, #32]
  4278e4:	str	w0, [sp, #64]
  4278e8:	str	wzr, [sp, #68]
  4278ec:	ldr	w0, [sp, #68]
  4278f0:	bl	40b180 <log_get_max_level_realm@plt>
  4278f4:	mov	w1, w0
  4278f8:	ldr	w0, [sp, #60]
  4278fc:	and	w0, w0, #0x7
  427900:	cmp	w1, w0
  427904:	b.lt	42794c <config_parse@plt+0x1c79c>  // b.tstop
  427908:	ldr	w0, [sp, #68]
  42790c:	lsl	w1, w0, #10
  427910:	ldr	w0, [sp, #60]
  427914:	orr	w6, w1, w0
  427918:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  42791c:	add	x1, x0, #0x9e3
  427920:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  427924:	add	x5, x0, #0xc80
  427928:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  42792c:	add	x4, x0, #0xd58
  427930:	mov	w3, #0xc2                  	// #194
  427934:	mov	x2, x1
  427938:	ldr	w1, [sp, #64]
  42793c:	mov	w0, w6
  427940:	bl	40a790 <log_internal_realm@plt>
  427944:	mov	w19, w0
  427948:	b	427aec <config_parse@plt+0x1c93c>
  42794c:	ldr	w0, [sp, #64]
  427950:	cmp	w0, #0x0
  427954:	cneg	w0, w0, lt  // lt = tstop
  427958:	and	w0, w0, #0xff
  42795c:	neg	w19, w0
  427960:	b	427aec <config_parse@plt+0x1c93c>
  427964:	ldr	x0, [sp, #120]
  427968:	mov	x1, #0x0                   	// #0
  42796c:	bl	40a9e0 <sd_netlink_process@plt>
  427970:	str	w0, [sp, #32]
  427974:	ldr	w0, [sp, #32]
  427978:	cmp	w0, #0x0
  42797c:	b.ge	427a0c <config_parse@plt+0x1c85c>  // b.tcont
  427980:	mov	w0, #0x4                   	// #4
  427984:	str	w0, [sp, #48]
  427988:	ldr	w0, [sp, #32]
  42798c:	str	w0, [sp, #52]
  427990:	str	wzr, [sp, #56]
  427994:	ldr	w0, [sp, #56]
  427998:	bl	40b180 <log_get_max_level_realm@plt>
  42799c:	mov	w1, w0
  4279a0:	ldr	w0, [sp, #48]
  4279a4:	and	w0, w0, #0x7
  4279a8:	cmp	w1, w0
  4279ac:	b.lt	4279f4 <config_parse@plt+0x1c844>  // b.tstop
  4279b0:	ldr	w0, [sp, #56]
  4279b4:	lsl	w1, w0, #10
  4279b8:	ldr	w0, [sp, #48]
  4279bc:	orr	w6, w1, w0
  4279c0:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  4279c4:	add	x1, x0, #0x9e3
  4279c8:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  4279cc:	add	x5, x0, #0xca8
  4279d0:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  4279d4:	add	x4, x0, #0xd58
  4279d8:	mov	w3, #0xc6                  	// #198
  4279dc:	mov	x2, x1
  4279e0:	ldr	w1, [sp, #52]
  4279e4:	mov	w0, w6
  4279e8:	bl	40a790 <log_internal_realm@plt>
  4279ec:	mov	w19, w0
  4279f0:	b	427aec <config_parse@plt+0x1c93c>
  4279f4:	ldr	w0, [sp, #52]
  4279f8:	cmp	w0, #0x0
  4279fc:	cneg	w0, w0, lt  // lt = tstop
  427a00:	and	w0, w0, #0xff
  427a04:	neg	w19, w0
  427a08:	b	427aec <config_parse@plt+0x1c93c>
  427a0c:	ldr	w1, [sp, #128]
  427a10:	ldr	w0, [sp, #152]
  427a14:	add	w1, w1, w0
  427a18:	ldr	w0, [sp, #176]
  427a1c:	add	w0, w1, w0
  427a20:	cmp	w0, #0x0
  427a24:	b.ne	4278b8 <config_parse@plt+0x1c708>  // b.any
  427a28:	ldr	w0, [sp, #180]
  427a2c:	cmp	w0, #0x0
  427a30:	b.eq	427ae8 <config_parse@plt+0x1c938>  // b.none
  427a34:	ldr	w0, [sp, #180]
  427a38:	cmn	w0, #0x1
  427a3c:	b.ne	427a5c <config_parse@plt+0x1c8ac>  // b.any
  427a40:	ldr	x0, [sp, #120]
  427a44:	bl	42748c <config_parse@plt+0x1c2dc>
  427a48:	and	w0, w0, #0xff
  427a4c:	cmp	w0, #0x0
  427a50:	b.eq	427a5c <config_parse@plt+0x1c8ac>  // b.none
  427a54:	mov	w19, #0x0                   	// #0
  427a58:	b	427aec <config_parse@plt+0x1c93c>
  427a5c:	mov	w0, #0x4                   	// #4
  427a60:	str	w0, [sp, #36]
  427a64:	ldr	w0, [sp, #180]
  427a68:	str	w0, [sp, #40]
  427a6c:	str	wzr, [sp, #44]
  427a70:	ldr	w0, [sp, #44]
  427a74:	bl	40b180 <log_get_max_level_realm@plt>
  427a78:	mov	w1, w0
  427a7c:	ldr	w0, [sp, #36]
  427a80:	and	w0, w0, #0x7
  427a84:	cmp	w1, w0
  427a88:	b.lt	427ad0 <config_parse@plt+0x1c920>  // b.tstop
  427a8c:	ldr	w0, [sp, #44]
  427a90:	lsl	w1, w0, #10
  427a94:	ldr	w0, [sp, #36]
  427a98:	orr	w6, w1, w0
  427a9c:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  427aa0:	add	x1, x0, #0x9e3
  427aa4:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  427aa8:	add	x5, x0, #0xcd0
  427aac:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  427ab0:	add	x4, x0, #0xd58
  427ab4:	mov	w3, #0xd1                  	// #209
  427ab8:	mov	x2, x1
  427abc:	ldr	w1, [sp, #40]
  427ac0:	mov	w0, w6
  427ac4:	bl	40a790 <log_internal_realm@plt>
  427ac8:	mov	w19, w0
  427acc:	b	427aec <config_parse@plt+0x1c93c>
  427ad0:	ldr	w0, [sp, #40]
  427ad4:	cmp	w0, #0x0
  427ad8:	cneg	w0, w0, lt  // lt = tstop
  427adc:	and	w0, w0, #0xff
  427ae0:	neg	w19, w0
  427ae4:	b	427aec <config_parse@plt+0x1c93c>
  427ae8:	mov	w19, #0x0                   	// #0
  427aec:	add	x0, sp, #0x78
  427af0:	bl	426c10 <config_parse@plt+0x1ba60>
  427af4:	mov	w1, w19
  427af8:	adrp	x0, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  427afc:	ldr	x0, [x0, #4048]
  427b00:	ldr	x2, [sp, #200]
  427b04:	ldr	x0, [x0]
  427b08:	eor	x0, x2, x0
  427b0c:	cmp	x0, #0x0
  427b10:	b.eq	427b18 <config_parse@plt+0x1c968>  // b.none
  427b14:	bl	40a440 <__stack_chk_fail@plt>
  427b18:	mov	w0, w1
  427b1c:	ldr	x19, [sp, #16]
  427b20:	ldp	x29, x30, [sp], #208
  427b24:	ret
  427b28:	stp	x29, x30, [sp, #-32]!
  427b2c:	mov	x29, sp
  427b30:	str	x0, [sp, #24]
  427b34:	ldr	x0, [sp, #24]
  427b38:	ldr	x0, [x0]
  427b3c:	bl	40ad70 <free@plt>
  427b40:	nop
  427b44:	ldp	x29, x30, [sp], #32
  427b48:	ret
  427b4c:	sub	sp, sp, #0x10
  427b50:	str	x0, [sp, #8]
  427b54:	str	x1, [sp]
  427b58:	ldr	x0, [sp]
  427b5c:	cmp	x0, #0x0
  427b60:	cset	w0, ne  // ne = any
  427b64:	and	w0, w0, #0xff
  427b68:	and	x0, x0, #0xff
  427b6c:	cmp	x0, #0x0
  427b70:	b.eq	427bb4 <config_parse@plt+0x1ca04>  // b.none
  427b74:	mov	x2, #0x0                   	// #0
  427b78:	ldr	x1, [sp, #8]
  427b7c:	ldr	x0, [sp]
  427b80:	umulh	x0, x1, x0
  427b84:	cmp	x0, #0x0
  427b88:	b.eq	427b90 <config_parse@plt+0x1c9e0>  // b.none
  427b8c:	mov	x2, #0x1                   	// #1
  427b90:	mov	x0, x2
  427b94:	cmp	x0, #0x0
  427b98:	cset	w0, ne  // ne = any
  427b9c:	and	w0, w0, #0xff
  427ba0:	and	x0, x0, #0xff
  427ba4:	cmp	x0, #0x0
  427ba8:	b.eq	427bb4 <config_parse@plt+0x1ca04>  // b.none
  427bac:	mov	w0, #0x1                   	// #1
  427bb0:	b	427bb8 <config_parse@plt+0x1ca08>
  427bb4:	mov	w0, #0x0                   	// #0
  427bb8:	and	w0, w0, #0x1
  427bbc:	and	w0, w0, #0xff
  427bc0:	add	sp, sp, #0x10
  427bc4:	ret
  427bc8:	stp	x29, x30, [sp, #-32]!
  427bcc:	mov	x29, sp
  427bd0:	str	x0, [sp, #24]
  427bd4:	mov	x2, #0x0                   	// #0
  427bd8:	adrp	x0, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  427bdc:	ldr	x1, [x0, #4088]
  427be0:	ldr	x0, [sp, #24]
  427be4:	bl	409640 <internal_hashmap_free@plt>
  427be8:	ldp	x29, x30, [sp], #32
  427bec:	ret
  427bf0:	stp	x29, x30, [sp, #-32]!
  427bf4:	mov	x29, sp
  427bf8:	str	x0, [sp, #24]
  427bfc:	mov	x2, #0x0                   	// #0
  427c00:	mov	w1, #0x1                   	// #1
  427c04:	ldr	x0, [sp, #24]
  427c08:	bl	40ab50 <internal_hashmap_first_key_and_value@plt>
  427c0c:	ldp	x29, x30, [sp], #32
  427c10:	ret
  427c14:	stp	x29, x30, [sp, #-32]!
  427c18:	mov	x29, sp
  427c1c:	str	x0, [sp, #24]
  427c20:	ldr	x0, [sp, #24]
  427c24:	ldr	x0, [x0]
  427c28:	cmp	x0, #0x0
  427c2c:	b.eq	427c3c <config_parse@plt+0x1ca8c>  // b.none
  427c30:	ldr	x0, [sp, #24]
  427c34:	ldr	x0, [x0]
  427c38:	bl	427bc8 <config_parse@plt+0x1ca18>
  427c3c:	nop
  427c40:	ldp	x29, x30, [sp], #32
  427c44:	ret
  427c48:	stp	x29, x30, [sp, #-32]!
  427c4c:	mov	x29, sp
  427c50:	str	x0, [sp, #24]
  427c54:	ldr	x0, [sp, #24]
  427c58:	ldr	w0, [x0]
  427c5c:	bl	409c90 <safe_close@plt>
  427c60:	nop
  427c64:	ldp	x29, x30, [sp], #32
  427c68:	ret
  427c6c:	stp	x29, x30, [sp, #-32]!
  427c70:	mov	x29, sp
  427c74:	str	x0, [sp, #24]
  427c78:	ldr	x0, [sp, #24]
  427c7c:	ldr	x0, [x0]
  427c80:	bl	409510 <safe_fclose@plt>
  427c84:	nop
  427c88:	ldp	x29, x30, [sp], #32
  427c8c:	ret
  427c90:	stp	x29, x30, [sp, #-48]!
  427c94:	mov	x29, sp
  427c98:	str	x0, [sp, #40]
  427c9c:	str	x1, [sp, #32]
  427ca0:	str	w2, [sp, #28]
  427ca4:	mov	x3, #0x0                   	// #0
  427ca8:	ldr	w2, [sp, #28]
  427cac:	ldr	x1, [sp, #32]
  427cb0:	ldr	x0, [sp, #40]
  427cb4:	bl	409950 <write_string_file_ts@plt>
  427cb8:	ldp	x29, x30, [sp], #48
  427cbc:	ret
  427cc0:	stp	x29, x30, [sp, #-48]!
  427cc4:	mov	x29, sp
  427cc8:	str	x0, [sp, #40]
  427ccc:	str	x1, [sp, #32]
  427cd0:	str	x2, [sp, #24]
  427cd4:	ldr	x3, [sp, #24]
  427cd8:	mov	w2, #0x0                   	// #0
  427cdc:	ldr	x1, [sp, #32]
  427ce0:	ldr	x0, [sp, #40]
  427ce4:	bl	409550 <read_line_full@plt>
  427ce8:	ldp	x29, x30, [sp], #48
  427cec:	ret
  427cf0:	sub	sp, sp, #0x10
  427cf4:	str	x0, [sp, #8]
  427cf8:	ldr	x0, [sp, #8]
  427cfc:	cmp	x0, #0x0
  427d00:	b.ne	427d0c <config_parse@plt+0x1cb5c>  // b.any
  427d04:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  427d08:	add	x0, x0, #0xd68
  427d0c:	add	sp, sp, #0x10
  427d10:	ret
  427d14:	sub	sp, sp, #0x10
  427d18:	str	x0, [sp, #8]
  427d1c:	ldr	x0, [sp, #8]
  427d20:	cmp	x0, #0x0
  427d24:	b.eq	427d38 <config_parse@plt+0x1cb88>  // b.none
  427d28:	ldr	x0, [sp, #8]
  427d2c:	ldrb	w0, [x0]
  427d30:	cmp	w0, #0x0
  427d34:	b.ne	427d40 <config_parse@plt+0x1cb90>  // b.any
  427d38:	mov	w0, #0x1                   	// #1
  427d3c:	b	427d44 <config_parse@plt+0x1cb94>
  427d40:	mov	w0, #0x0                   	// #0
  427d44:	and	w0, w0, #0x1
  427d48:	and	w0, w0, #0xff
  427d4c:	add	sp, sp, #0x10
  427d50:	ret
  427d54:	stp	x29, x30, [sp, #-176]!
  427d58:	mov	x29, sp
  427d5c:	str	x19, [sp, #16]
  427d60:	str	x0, [sp, #40]
  427d64:	str	w1, [sp, #36]
  427d68:	adrp	x0, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  427d6c:	ldr	x0, [x0, #4048]
  427d70:	ldr	x1, [x0]
  427d74:	str	x1, [sp, #168]
  427d78:	mov	x1, #0x0                   	// #0
  427d7c:	mov	w0, #0xffffffff            	// #-1
  427d80:	str	w0, [sp, #48]
  427d84:	mov	w1, #0x4000                	// #16384
  427d88:	movk	w1, #0x8, lsl #16
  427d8c:	ldr	x0, [sp, #40]
  427d90:	bl	40afe0 <open64@plt>
  427d94:	str	w0, [sp, #48]
  427d98:	ldr	w0, [sp, #48]
  427d9c:	cmp	w0, #0x0
  427da0:	b.ge	427db4 <config_parse@plt+0x1cc04>  // b.tcont
  427da4:	bl	40a220 <__errno_location@plt>
  427da8:	ldr	w0, [x0]
  427dac:	neg	w19, w0
  427db0:	b	427f28 <config_parse@plt+0x1cd78>
  427db4:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  427db8:	add	x0, x0, #0xd90
  427dbc:	str	x0, [sp, #64]
  427dc0:	ldr	x0, [sp, #64]
  427dc4:	str	x0, [sp, #80]
  427dc8:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  427dcc:	add	x0, x0, #0xd98
  427dd0:	str	x0, [sp, #88]
  427dd4:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  427dd8:	add	x0, x0, #0xdb0
  427ddc:	str	x0, [sp, #96]
  427de0:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  427de4:	add	x0, x0, #0xdc8
  427de8:	str	x0, [sp, #104]
  427dec:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  427df0:	add	x0, x0, #0xdd8
  427df4:	str	x0, [sp, #112]
  427df8:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  427dfc:	add	x0, x0, #0xde8
  427e00:	str	x0, [sp, #120]
  427e04:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  427e08:	add	x0, x0, #0xdf8
  427e0c:	str	x0, [sp, #128]
  427e10:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  427e14:	add	x0, x0, #0xe10
  427e18:	str	x0, [sp, #136]
  427e1c:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  427e20:	add	x0, x0, #0xe20
  427e24:	str	x0, [sp, #144]
  427e28:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  427e2c:	add	x0, x0, #0xe38
  427e30:	str	x0, [sp, #152]
  427e34:	str	xzr, [sp, #160]
  427e38:	add	x0, sp, #0x50
  427e3c:	str	x0, [sp, #72]
  427e40:	b	427f18 <config_parse@plt+0x1cd68>
  427e44:	ldr	w0, [sp, #48]
  427e48:	mov	w4, #0x0                   	// #0
  427e4c:	ldr	w3, [sp, #36]
  427e50:	ldr	w2, [sp, #36]
  427e54:	ldr	x1, [sp, #64]
  427e58:	bl	40a950 <fchownat@plt>
  427e5c:	cmp	w0, #0x0
  427e60:	b.ge	427f00 <config_parse@plt+0x1cd50>  // b.tcont
  427e64:	bl	40a220 <__errno_location@plt>
  427e68:	ldr	w0, [x0]
  427e6c:	cmp	w0, #0x2
  427e70:	b.ne	427e7c <config_parse@plt+0x1cccc>  // b.any
  427e74:	mov	w0, #0x7                   	// #7
  427e78:	b	427e80 <config_parse@plt+0x1ccd0>
  427e7c:	mov	w0, #0x4                   	// #4
  427e80:	str	w0, [sp, #52]
  427e84:	bl	40a220 <__errno_location@plt>
  427e88:	ldr	w0, [x0]
  427e8c:	str	w0, [sp, #56]
  427e90:	str	wzr, [sp, #60]
  427e94:	ldr	w0, [sp, #60]
  427e98:	bl	40b180 <log_get_max_level_realm@plt>
  427e9c:	mov	w1, w0
  427ea0:	ldr	w0, [sp, #52]
  427ea4:	and	w0, w0, #0x7
  427ea8:	cmp	w1, w0
  427eac:	b.lt	427ef8 <config_parse@plt+0x1cd48>  // b.tstop
  427eb0:	ldr	w0, [sp, #60]
  427eb4:	lsl	w1, w0, #10
  427eb8:	ldr	w0, [sp, #52]
  427ebc:	orr	w8, w1, w0
  427ec0:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  427ec4:	add	x1, x0, #0xe43
  427ec8:	ldr	x7, [sp, #64]
  427ecc:	ldr	x6, [sp, #40]
  427ed0:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  427ed4:	add	x5, x0, #0xe60
  427ed8:	adrp	x0, 453000 <config_parse@plt+0x47e50>
  427edc:	add	x4, x0, #0x488
  427ee0:	mov	w3, #0x2b                  	// #43
  427ee4:	mov	x2, x1
  427ee8:	ldr	w1, [sp, #56]
  427eec:	mov	w0, w8
  427ef0:	bl	40a790 <log_internal_realm@plt>
  427ef4:	b	427f00 <config_parse@plt+0x1cd50>
  427ef8:	ldr	w0, [sp, #56]
  427efc:	cmp	w0, #0x0
  427f00:	ldr	x0, [sp, #72]
  427f04:	add	x0, x0, #0x8
  427f08:	str	x0, [sp, #72]
  427f0c:	ldr	x0, [sp, #72]
  427f10:	ldr	x0, [x0]
  427f14:	str	x0, [sp, #64]
  427f18:	ldr	x0, [sp, #64]
  427f1c:	cmp	x0, #0x0
  427f20:	b.ne	427e44 <config_parse@plt+0x1cc94>  // b.any
  427f24:	mov	w19, #0x0                   	// #0
  427f28:	add	x0, sp, #0x30
  427f2c:	bl	427c48 <config_parse@plt+0x1ca98>
  427f30:	mov	w1, w19
  427f34:	adrp	x0, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  427f38:	ldr	x0, [x0, #4048]
  427f3c:	ldr	x2, [sp, #168]
  427f40:	ldr	x0, [x0]
  427f44:	eor	x0, x2, x0
  427f48:	cmp	x0, #0x0
  427f4c:	b.eq	427f54 <config_parse@plt+0x1cda4>  // b.none
  427f50:	bl	40a440 <__stack_chk_fail@plt>
  427f54:	mov	w0, w1
  427f58:	ldr	x19, [sp, #16]
  427f5c:	ldp	x29, x30, [sp], #176
  427f60:	ret
  427f64:	stp	x29, x30, [sp, #-144]!
  427f68:	mov	x29, sp
  427f6c:	stp	x19, x20, [sp, #16]
  427f70:	str	w0, [sp, #44]
  427f74:	str	w1, [sp, #40]
  427f78:	str	w2, [sp, #36]
  427f7c:	adrp	x0, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  427f80:	ldr	x0, [x0, #4048]
  427f84:	ldr	x1, [x0]
  427f88:	str	x1, [sp, #136]
  427f8c:	mov	x1, #0x0                   	// #0
  427f90:	str	xzr, [sp, #112]
  427f94:	str	xzr, [sp, #120]
  427f98:	add	x0, sp, #0x70
  427f9c:	mov	x2, x0
  427fa0:	ldr	w1, [sp, #44]
  427fa4:	mov	x0, #0x0                   	// #0
  427fa8:	bl	409710 <cg_pid_get_path@plt>
  427fac:	str	w0, [sp, #48]
  427fb0:	ldr	w0, [sp, #48]
  427fb4:	cmp	w0, #0x0
  427fb8:	b.ge	428048 <config_parse@plt+0x1ce98>  // b.tcont
  427fbc:	mov	w0, #0x3                   	// #3
  427fc0:	str	w0, [sp, #100]
  427fc4:	ldr	w0, [sp, #48]
  427fc8:	str	w0, [sp, #104]
  427fcc:	str	wzr, [sp, #108]
  427fd0:	ldr	w0, [sp, #108]
  427fd4:	bl	40b180 <log_get_max_level_realm@plt>
  427fd8:	mov	w1, w0
  427fdc:	ldr	w0, [sp, #100]
  427fe0:	and	w0, w0, #0x7
  427fe4:	cmp	w1, w0
  427fe8:	b.lt	428030 <config_parse@plt+0x1ce80>  // b.tstop
  427fec:	ldr	w0, [sp, #108]
  427ff0:	lsl	w1, w0, #10
  427ff4:	ldr	w0, [sp, #100]
  427ff8:	orr	w6, w1, w0
  427ffc:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  428000:	add	x1, x0, #0xe43
  428004:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  428008:	add	x5, x0, #0xe88
  42800c:	adrp	x0, 453000 <config_parse@plt+0x47e50>
  428010:	add	x4, x0, #0x4a0
  428014:	mov	w3, #0x37                  	// #55
  428018:	mov	x2, x1
  42801c:	ldr	w1, [sp, #104]
  428020:	mov	w0, w6
  428024:	bl	40a790 <log_internal_realm@plt>
  428028:	mov	w19, w0
  42802c:	b	428370 <config_parse@plt+0x1d1c0>
  428030:	ldr	w0, [sp, #104]
  428034:	cmp	w0, #0x0
  428038:	cneg	w0, w0, lt  // lt = tstop
  42803c:	and	w0, w0, #0xff
  428040:	neg	w19, w0
  428044:	b	428370 <config_parse@plt+0x1d1c0>
  428048:	ldr	x0, [sp, #112]
  42804c:	add	x1, sp, #0x78
  428050:	mov	x3, x1
  428054:	mov	x2, #0x0                   	// #0
  428058:	mov	x1, x0
  42805c:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  428060:	add	x0, x0, #0xeb0
  428064:	bl	40a940 <cg_get_path@plt>
  428068:	str	w0, [sp, #48]
  42806c:	ldr	w0, [sp, #48]
  428070:	cmp	w0, #0x0
  428074:	b.ge	428104 <config_parse@plt+0x1cf54>  // b.tcont
  428078:	mov	w0, #0x3                   	// #3
  42807c:	str	w0, [sp, #88]
  428080:	ldr	w0, [sp, #48]
  428084:	str	w0, [sp, #92]
  428088:	str	wzr, [sp, #96]
  42808c:	ldr	w0, [sp, #96]
  428090:	bl	40b180 <log_get_max_level_realm@plt>
  428094:	mov	w1, w0
  428098:	ldr	w0, [sp, #88]
  42809c:	and	w0, w0, #0x7
  4280a0:	cmp	w1, w0
  4280a4:	b.lt	4280ec <config_parse@plt+0x1cf3c>  // b.tstop
  4280a8:	ldr	w0, [sp, #96]
  4280ac:	lsl	w1, w0, #10
  4280b0:	ldr	w0, [sp, #88]
  4280b4:	orr	w6, w1, w0
  4280b8:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  4280bc:	add	x1, x0, #0xe43
  4280c0:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  4280c4:	add	x5, x0, #0xec0
  4280c8:	adrp	x0, 453000 <config_parse@plt+0x47e50>
  4280cc:	add	x4, x0, #0x4a0
  4280d0:	mov	w3, #0x3b                  	// #59
  4280d4:	mov	x2, x1
  4280d8:	ldr	w1, [sp, #92]
  4280dc:	mov	w0, w6
  4280e0:	bl	40a790 <log_internal_realm@plt>
  4280e4:	mov	w19, w0
  4280e8:	b	428370 <config_parse@plt+0x1d1c0>
  4280ec:	ldr	w0, [sp, #92]
  4280f0:	cmp	w0, #0x0
  4280f4:	cneg	w0, w0, lt  // lt = tstop
  4280f8:	and	w0, w0, #0xff
  4280fc:	neg	w19, w0
  428100:	b	428370 <config_parse@plt+0x1d1c0>
  428104:	ldr	x0, [sp, #120]
  428108:	ldr	w1, [sp, #36]
  42810c:	bl	427d54 <config_parse@plt+0x1cba4>
  428110:	str	w0, [sp, #48]
  428114:	ldr	w0, [sp, #48]
  428118:	cmp	w0, #0x0
  42811c:	b.ge	4281b4 <config_parse@plt+0x1d004>  // b.tcont
  428120:	mov	w0, #0x3                   	// #3
  428124:	str	w0, [sp, #76]
  428128:	ldr	w0, [sp, #48]
  42812c:	str	w0, [sp, #80]
  428130:	str	wzr, [sp, #84]
  428134:	ldr	w0, [sp, #84]
  428138:	bl	40b180 <log_get_max_level_realm@plt>
  42813c:	mov	w1, w0
  428140:	ldr	w0, [sp, #76]
  428144:	and	w0, w0, #0x7
  428148:	cmp	w1, w0
  42814c:	b.lt	42819c <config_parse@plt+0x1cfec>  // b.tstop
  428150:	ldr	w0, [sp, #84]
  428154:	lsl	w1, w0, #10
  428158:	ldr	w0, [sp, #76]
  42815c:	orr	w7, w1, w0
  428160:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  428164:	add	x1, x0, #0xe43
  428168:	ldr	x0, [sp, #120]
  42816c:	mov	x6, x0
  428170:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  428174:	add	x5, x0, #0xef8
  428178:	adrp	x0, 453000 <config_parse@plt+0x47e50>
  42817c:	add	x4, x0, #0x4a0
  428180:	mov	w3, #0x3f                  	// #63
  428184:	mov	x2, x1
  428188:	ldr	w1, [sp, #80]
  42818c:	mov	w0, w7
  428190:	bl	40a790 <log_internal_realm@plt>
  428194:	mov	w19, w0
  428198:	b	428370 <config_parse@plt+0x1d1c0>
  42819c:	ldr	w0, [sp, #80]
  4281a0:	cmp	w0, #0x0
  4281a4:	cneg	w0, w0, lt  // lt = tstop
  4281a8:	and	w0, w0, #0xff
  4281ac:	neg	w19, w0
  4281b0:	b	428370 <config_parse@plt+0x1d1c0>
  4281b4:	ldr	w0, [sp, #40]
  4281b8:	cmp	w0, #0x1
  4281bc:	b.eq	4281e0 <config_parse@plt+0x1d030>  // b.none
  4281c0:	ldr	w0, [sp, #40]
  4281c4:	cmp	w0, #0x0
  4281c8:	b.ne	42836c <config_parse@plt+0x1d1bc>  // b.any
  4281cc:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  4281d0:	add	x0, x0, #0xeb0
  4281d4:	bl	40b030 <cg_unified_controller@plt>
  4281d8:	cmp	w0, #0x0
  4281dc:	b.le	42836c <config_parse@plt+0x1d1bc>
  4281e0:	str	xzr, [sp, #128]
  4281e4:	ldr	x0, [sp, #112]
  4281e8:	add	x1, sp, #0x80
  4281ec:	mov	x3, x1
  4281f0:	mov	x2, #0x0                   	// #0
  4281f4:	mov	x1, x0
  4281f8:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  4281fc:	add	x0, x0, #0xd70
  428200:	bl	40a940 <cg_get_path@plt>
  428204:	str	w0, [sp, #48]
  428208:	ldr	w0, [sp, #48]
  42820c:	cmp	w0, #0x0
  428210:	b.ge	4282a4 <config_parse@plt+0x1d0f4>  // b.tcont
  428214:	mov	w0, #0x3                   	// #3
  428218:	str	w0, [sp, #64]
  42821c:	ldr	w0, [sp, #48]
  428220:	str	w0, [sp, #68]
  428224:	str	wzr, [sp, #72]
  428228:	ldr	w0, [sp, #72]
  42822c:	bl	40b180 <log_get_max_level_realm@plt>
  428230:	mov	w1, w0
  428234:	ldr	w0, [sp, #64]
  428238:	and	w0, w0, #0x7
  42823c:	cmp	w1, w0
  428240:	b.lt	428288 <config_parse@plt+0x1d0d8>  // b.tstop
  428244:	ldr	w0, [sp, #72]
  428248:	lsl	w1, w0, #10
  42824c:	ldr	w0, [sp, #64]
  428250:	orr	w6, w1, w0
  428254:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  428258:	add	x1, x0, #0xe43
  42825c:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  428260:	add	x5, x0, #0xec0
  428264:	adrp	x0, 453000 <config_parse@plt+0x47e50>
  428268:	add	x4, x0, #0x4a0
  42826c:	mov	w3, #0x47                  	// #71
  428270:	mov	x2, x1
  428274:	ldr	w1, [sp, #68]
  428278:	mov	w0, w6
  42827c:	bl	40a790 <log_internal_realm@plt>
  428280:	mov	w19, w0
  428284:	b	42829c <config_parse@plt+0x1d0ec>
  428288:	ldr	w0, [sp, #68]
  42828c:	cmp	w0, #0x0
  428290:	cneg	w0, w0, lt  // lt = tstop
  428294:	and	w0, w0, #0xff
  428298:	neg	w19, w0
  42829c:	mov	w20, #0x0                   	// #0
  4282a0:	b	42835c <config_parse@plt+0x1d1ac>
  4282a4:	ldr	x0, [sp, #128]
  4282a8:	ldr	w1, [sp, #36]
  4282ac:	bl	427d54 <config_parse@plt+0x1cba4>
  4282b0:	str	w0, [sp, #48]
  4282b4:	ldr	w0, [sp, #48]
  4282b8:	cmp	w0, #0x0
  4282bc:	b.ge	428358 <config_parse@plt+0x1d1a8>  // b.tcont
  4282c0:	mov	w0, #0x3                   	// #3
  4282c4:	str	w0, [sp, #52]
  4282c8:	ldr	w0, [sp, #48]
  4282cc:	str	w0, [sp, #56]
  4282d0:	str	wzr, [sp, #60]
  4282d4:	ldr	w0, [sp, #60]
  4282d8:	bl	40b180 <log_get_max_level_realm@plt>
  4282dc:	mov	w1, w0
  4282e0:	ldr	w0, [sp, #52]
  4282e4:	and	w0, w0, #0x7
  4282e8:	cmp	w1, w0
  4282ec:	b.lt	42833c <config_parse@plt+0x1d18c>  // b.tstop
  4282f0:	ldr	w0, [sp, #60]
  4282f4:	lsl	w1, w0, #10
  4282f8:	ldr	w0, [sp, #52]
  4282fc:	orr	w7, w1, w0
  428300:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  428304:	add	x1, x0, #0xe43
  428308:	ldr	x0, [sp, #128]
  42830c:	mov	x6, x0
  428310:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  428314:	add	x5, x0, #0xef8
  428318:	adrp	x0, 453000 <config_parse@plt+0x47e50>
  42831c:	add	x4, x0, #0x4a0
  428320:	mov	w3, #0x4b                  	// #75
  428324:	mov	x2, x1
  428328:	ldr	w1, [sp, #56]
  42832c:	mov	w0, w7
  428330:	bl	40a790 <log_internal_realm@plt>
  428334:	mov	w19, w0
  428338:	b	428350 <config_parse@plt+0x1d1a0>
  42833c:	ldr	w0, [sp, #56]
  428340:	cmp	w0, #0x0
  428344:	cneg	w0, w0, lt  // lt = tstop
  428348:	and	w0, w0, #0xff
  42834c:	neg	w19, w0
  428350:	mov	w20, #0x0                   	// #0
  428354:	b	42835c <config_parse@plt+0x1d1ac>
  428358:	mov	w20, #0x1                   	// #1
  42835c:	add	x0, sp, #0x80
  428360:	bl	427b28 <config_parse@plt+0x1c978>
  428364:	cmp	w20, #0x1
  428368:	b.ne	428370 <config_parse@plt+0x1d1c0>  // b.any
  42836c:	mov	w19, #0x0                   	// #0
  428370:	add	x0, sp, #0x78
  428374:	bl	427b28 <config_parse@plt+0x1c978>
  428378:	add	x0, sp, #0x70
  42837c:	bl	427b28 <config_parse@plt+0x1c978>
  428380:	mov	w1, w19
  428384:	adrp	x0, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  428388:	ldr	x0, [x0, #4048]
  42838c:	ldr	x2, [sp, #136]
  428390:	ldr	x0, [x0]
  428394:	eor	x0, x2, x0
  428398:	cmp	x0, #0x0
  42839c:	b.eq	4283a4 <config_parse@plt+0x1d1f4>  // b.none
  4283a0:	bl	40a440 <__stack_chk_fail@plt>
  4283a4:	mov	w0, w1
  4283a8:	ldp	x19, x20, [sp, #16]
  4283ac:	ldp	x29, x30, [sp], #144
  4283b0:	ret
  4283b4:	stp	x29, x30, [sp, #-336]!
  4283b8:	mov	x29, sp
  4283bc:	str	x19, [sp, #16]
  4283c0:	str	w0, [x29, #44]
  4283c4:	str	w1, [x29, #40]
  4283c8:	str	w2, [x29, #36]
  4283cc:	adrp	x0, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  4283d0:	ldr	x0, [x0, #4048]
  4283d4:	ldr	x1, [x0]
  4283d8:	str	x1, [x29, #328]
  4283dc:	mov	x1, #0x0                   	// #0
  4283e0:	str	xzr, [x29, #128]
  4283e4:	adrp	x0, 453000 <config_parse@plt+0x47e50>
  4283e8:	add	x0, x0, #0x80
  4283ec:	add	x2, x29, #0x130
  4283f0:	mov	x3, x0
  4283f4:	ldp	x0, x1, [x3]
  4283f8:	stp	x0, x1, [x2]
  4283fc:	add	x1, x3, #0xf
  428400:	add	x0, x2, #0xf
  428404:	ldr	w1, [x1]
  428408:	str	w1, [x0]
  42840c:	strb	wzr, [x29, #59]
  428410:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  428414:	add	x0, x0, #0xeb0
  428418:	bl	40b030 <cg_unified_controller@plt>
  42841c:	str	w0, [x29, #64]
  428420:	ldr	w0, [x29, #64]
  428424:	cmp	w0, #0x0
  428428:	b.ge	4284b8 <config_parse@plt+0x1d308>  // b.tcont
  42842c:	mov	w0, #0x3                   	// #3
  428430:	str	w0, [x29, #116]
  428434:	ldr	w0, [x29, #64]
  428438:	str	w0, [x29, #120]
  42843c:	str	wzr, [x29, #124]
  428440:	ldr	w0, [x29, #124]
  428444:	bl	40b180 <log_get_max_level_realm@plt>
  428448:	mov	w1, w0
  42844c:	ldr	w0, [x29, #116]
  428450:	and	w0, w0, #0x7
  428454:	cmp	w1, w0
  428458:	b.lt	4284a0 <config_parse@plt+0x1d2f0>  // b.tstop
  42845c:	ldr	w0, [x29, #124]
  428460:	lsl	w1, w0, #10
  428464:	ldr	w0, [x29, #116]
  428468:	orr	w6, w1, w0
  42846c:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  428470:	add	x1, x0, #0xe43
  428474:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  428478:	add	x5, x0, #0xf18
  42847c:	adrp	x0, 453000 <config_parse@plt+0x47e50>
  428480:	add	x4, x0, #0x4b0
  428484:	mov	w3, #0x5a                  	// #90
  428488:	mov	x2, x1
  42848c:	ldr	w1, [x29, #120]
  428490:	mov	w0, w6
  428494:	bl	40a790 <log_internal_realm@plt>
  428498:	mov	w19, w0
  42849c:	b	428d34 <config_parse@plt+0x1db84>
  4284a0:	ldr	w0, [x29, #120]
  4284a4:	cmp	w0, #0x0
  4284a8:	cneg	w0, w0, lt  // lt = tstop
  4284ac:	and	w0, w0, #0xff
  4284b0:	neg	w19, w0
  4284b4:	b	428d34 <config_parse@plt+0x1db84>
  4284b8:	ldr	w0, [x29, #64]
  4284bc:	cmp	w0, #0x0
  4284c0:	cset	w0, le
  4284c4:	and	w1, w0, #0xff
  4284c8:	ldr	w0, [x29, #40]
  4284cc:	cmp	w0, #0x0
  4284d0:	cset	w0, gt
  4284d4:	and	w0, w0, #0xff
  4284d8:	eor	w0, w1, w0
  4284dc:	and	w0, w0, #0xff
  4284e0:	cmp	w0, #0x0
  4284e4:	b.eq	4284f0 <config_parse@plt+0x1d340>  // b.none
  4284e8:	mov	w19, #0x0                   	// #0
  4284ec:	b	428d34 <config_parse@plt+0x1db84>
  4284f0:	add	x0, x29, #0x80
  4284f4:	mov	x2, x0
  4284f8:	ldr	w1, [x29, #44]
  4284fc:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  428500:	add	x0, x0, #0xeb0
  428504:	bl	409710 <cg_pid_get_path@plt>
  428508:	str	w0, [x29, #60]
  42850c:	ldr	w0, [x29, #60]
  428510:	cmp	w0, #0x0
  428514:	b.ge	4285a8 <config_parse@plt+0x1d3f8>  // b.tcont
  428518:	mov	w0, #0x3                   	// #3
  42851c:	str	w0, [x29, #104]
  428520:	ldr	w0, [x29, #60]
  428524:	str	w0, [x29, #108]
  428528:	str	wzr, [x29, #112]
  42852c:	ldr	w0, [x29, #112]
  428530:	bl	40b180 <log_get_max_level_realm@plt>
  428534:	mov	w1, w0
  428538:	ldr	w0, [x29, #104]
  42853c:	and	w0, w0, #0x7
  428540:	cmp	w1, w0
  428544:	b.lt	428590 <config_parse@plt+0x1d3e0>  // b.tstop
  428548:	ldr	w0, [x29, #112]
  42854c:	lsl	w1, w0, #10
  428550:	ldr	w0, [x29, #104]
  428554:	orr	w7, w1, w0
  428558:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  42855c:	add	x1, x0, #0xe43
  428560:	ldr	w6, [x29, #44]
  428564:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  428568:	add	x5, x0, #0xf60
  42856c:	adrp	x0, 453000 <config_parse@plt+0x47e50>
  428570:	add	x4, x0, #0x4b0
  428574:	mov	w3, #0x65                  	// #101
  428578:	mov	x2, x1
  42857c:	ldr	w1, [x29, #108]
  428580:	mov	w0, w7
  428584:	bl	40a790 <log_internal_realm@plt>
  428588:	mov	w19, w0
  42858c:	b	428d34 <config_parse@plt+0x1db84>
  428590:	ldr	w0, [x29, #108]
  428594:	cmp	w0, #0x0
  428598:	cneg	w0, w0, lt  // lt = tstop
  42859c:	and	w0, w0, #0xff
  4285a0:	neg	w19, w0
  4285a4:	b	428d34 <config_parse@plt+0x1db84>
  4285a8:	add	x0, x29, #0x130
  4285ac:	bl	40acc0 <mkdtemp@plt>
  4285b0:	cmp	x0, #0x0
  4285b4:	b.ne	428648 <config_parse@plt+0x1d498>  // b.any
  4285b8:	mov	w0, #0x3                   	// #3
  4285bc:	str	w0, [x29, #92]
  4285c0:	bl	40a220 <__errno_location@plt>
  4285c4:	ldr	w0, [x0]
  4285c8:	str	w0, [x29, #96]
  4285cc:	str	wzr, [x29, #100]
  4285d0:	ldr	w0, [x29, #100]
  4285d4:	bl	40b180 <log_get_max_level_realm@plt>
  4285d8:	mov	w1, w0
  4285dc:	ldr	w0, [x29, #92]
  4285e0:	and	w0, w0, #0x7
  4285e4:	cmp	w1, w0
  4285e8:	b.lt	428630 <config_parse@plt+0x1d480>  // b.tstop
  4285ec:	ldr	w0, [x29, #100]
  4285f0:	lsl	w1, w0, #10
  4285f4:	ldr	w0, [x29, #92]
  4285f8:	orr	w6, w1, w0
  4285fc:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  428600:	add	x1, x0, #0xe43
  428604:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  428608:	add	x5, x0, #0xf88
  42860c:	adrp	x0, 453000 <config_parse@plt+0x47e50>
  428610:	add	x4, x0, #0x4b0
  428614:	mov	w3, #0x69                  	// #105
  428618:	mov	x2, x1
  42861c:	ldr	w1, [x29, #96]
  428620:	mov	w0, w6
  428624:	bl	40a790 <log_internal_realm@plt>
  428628:	mov	w19, w0
  42862c:	b	428d34 <config_parse@plt+0x1db84>
  428630:	ldr	w0, [x29, #96]
  428634:	cmp	w0, #0x0
  428638:	cneg	w0, w0, lt  // lt = tstop
  42863c:	and	w0, w0, #0xff
  428640:	neg	w19, w0
  428644:	b	428d34 <config_parse@plt+0x1db84>
  428648:	ldr	w0, [x29, #64]
  42864c:	cmp	w0, #0x0
  428650:	b.le	428688 <config_parse@plt+0x1d4d8>
  428654:	add	x1, x29, #0x130
  428658:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  42865c:	add	x5, x0, #0xfd0
  428660:	mov	x4, #0xe                   	// #14
  428664:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  428668:	add	x3, x0, #0xfe8
  42866c:	mov	x2, x1
  428670:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  428674:	add	x1, x0, #0xfe8
  428678:	mov	w0, #0x3                   	// #3
  42867c:	bl	4096c0 <mount_verbose@plt>
  428680:	str	w0, [x29, #60]
  428684:	b	4286b4 <config_parse@plt+0x1d504>
  428688:	add	x1, x29, #0x130
  42868c:	mov	x5, #0x0                   	// #0
  428690:	mov	x4, #0xe                   	// #14
  428694:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  428698:	add	x3, x0, #0xff0
  42869c:	mov	x2, x1
  4286a0:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  4286a4:	add	x1, x0, #0xfe8
  4286a8:	mov	w0, #0x3                   	// #3
  4286ac:	bl	4096c0 <mount_verbose@plt>
  4286b0:	str	w0, [x29, #60]
  4286b4:	ldr	w0, [x29, #60]
  4286b8:	cmp	w0, #0x0
  4286bc:	b.lt	428d08 <config_parse@plt+0x1db58>  // b.tstop
  4286c0:	mov	w0, #0x1                   	// #1
  4286c4:	strb	w0, [x29, #59]
  4286c8:	add	x0, x29, #0x130
  4286cc:	str	x0, [x29, #264]
  4286d0:	ldr	x0, [x29, #128]
  4286d4:	str	x0, [x29, #272]
  4286d8:	str	xzr, [x29, #144]
  4286dc:	str	xzr, [x29, #152]
  4286e0:	b	428714 <config_parse@plt+0x1d564>
  4286e4:	ldr	x0, [x29, #152]
  4286e8:	lsl	x0, x0, #3
  4286ec:	add	x1, x29, #0x108
  4286f0:	ldr	x0, [x1, x0]
  4286f4:	bl	40b010 <strlen@plt>
  4286f8:	mov	x1, x0
  4286fc:	ldr	x0, [x29, #144]
  428700:	add	x0, x0, x1
  428704:	str	x0, [x29, #144]
  428708:	ldr	x0, [x29, #152]
  42870c:	add	x0, x0, #0x1
  428710:	str	x0, [x29, #152]
  428714:	ldr	x0, [x29, #152]
  428718:	cmp	x0, #0x1
  42871c:	b.hi	428738 <config_parse@plt+0x1d588>  // b.pmore
  428720:	ldr	x0, [x29, #152]
  428724:	lsl	x0, x0, #3
  428728:	add	x1, x29, #0x108
  42872c:	ldr	x0, [x1, x0]
  428730:	cmp	x0, #0x0
  428734:	b.ne	4286e4 <config_parse@plt+0x1d534>  // b.any
  428738:	ldr	x0, [x29, #144]
  42873c:	add	x0, x0, #0x1
  428740:	str	x0, [x29, #208]
  428744:	ldr	x1, [x29, #208]
  428748:	mov	x0, #0x1                   	// #1
  42874c:	bl	427b4c <config_parse@plt+0x1c99c>
  428750:	and	w0, w0, #0xff
  428754:	and	x0, x0, #0xff
  428758:	cmp	x0, #0x0
  42875c:	b.eq	428788 <config_parse@plt+0x1d5d8>  // b.none
  428760:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  428764:	add	x1, x0, #0xe43
  428768:	adrp	x0, 453000 <config_parse@plt+0x47e50>
  42876c:	add	x4, x0, #0x4c0
  428770:	mov	w3, #0x79                  	// #121
  428774:	mov	x2, x1
  428778:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  42877c:	add	x1, x0, #0xff8
  428780:	mov	w0, #0x0                   	// #0
  428784:	bl	409d50 <log_assert_failed_realm@plt>
  428788:	ldr	x0, [x29, #208]
  42878c:	cmp	x0, #0x400, lsl #12
  428790:	cset	w0, hi  // hi = pmore
  428794:	and	w0, w0, #0xff
  428798:	and	x0, x0, #0xff
  42879c:	cmp	x0, #0x0
  4287a0:	b.eq	4287cc <config_parse@plt+0x1d61c>  // b.none
  4287a4:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  4287a8:	add	x1, x0, #0xe43
  4287ac:	adrp	x0, 453000 <config_parse@plt+0x47e50>
  4287b0:	add	x4, x0, #0x4c0
  4287b4:	mov	w3, #0x79                  	// #121
  4287b8:	mov	x2, x1
  4287bc:	adrp	x0, 453000 <config_parse@plt+0x47e50>
  4287c0:	add	x1, x0, #0x28
  4287c4:	mov	w0, #0x0                   	// #0
  4287c8:	bl	409d50 <log_assert_failed_realm@plt>
  4287cc:	ldr	x0, [x29, #208]
  4287d0:	add	x0, x0, #0xf
  4287d4:	lsr	x0, x0, #4
  4287d8:	lsl	x0, x0, #4
  4287dc:	sub	sp, sp, x0
  4287e0:	mov	x0, sp
  4287e4:	add	x0, x0, #0xf
  4287e8:	lsr	x0, x0, #4
  4287ec:	lsl	x0, x0, #4
  4287f0:	str	x0, [x29, #216]
  4287f4:	ldr	x0, [x29, #216]
  4287f8:	str	x0, [x29, #136]
  4287fc:	str	xzr, [x29, #152]
  428800:	b	428830 <config_parse@plt+0x1d680>
  428804:	ldr	x0, [x29, #152]
  428808:	lsl	x0, x0, #3
  42880c:	add	x1, x29, #0x108
  428810:	ldr	x0, [x1, x0]
  428814:	mov	x1, x0
  428818:	ldr	x0, [x29, #136]
  42881c:	bl	409770 <stpcpy@plt>
  428820:	str	x0, [x29, #136]
  428824:	ldr	x0, [x29, #152]
  428828:	add	x0, x0, #0x1
  42882c:	str	x0, [x29, #152]
  428830:	ldr	x0, [x29, #152]
  428834:	cmp	x0, #0x1
  428838:	b.hi	428854 <config_parse@plt+0x1d6a4>  // b.pmore
  42883c:	ldr	x0, [x29, #152]
  428840:	lsl	x0, x0, #3
  428844:	add	x1, x29, #0x108
  428848:	ldr	x0, [x1, x0]
  42884c:	cmp	x0, #0x0
  428850:	b.ne	428804 <config_parse@plt+0x1d654>  // b.any
  428854:	ldr	x0, [x29, #136]
  428858:	strb	wzr, [x0]
  42885c:	ldr	x0, [x29, #216]
  428860:	str	x0, [x29, #224]
  428864:	mov	w1, #0x3                   	// #3
  428868:	ldr	x0, [x29, #224]
  42886c:	bl	40acd0 <rm_rf@plt>
  428870:	add	x0, x29, #0x130
  428874:	str	x0, [x29, #264]
  428878:	ldr	x0, [x29, #128]
  42887c:	str	x0, [x29, #272]
  428880:	adrp	x0, 453000 <config_parse@plt+0x47e50>
  428884:	add	x0, x0, #0x48
  428888:	str	x0, [x29, #280]
  42888c:	str	xzr, [x29, #168]
  428890:	str	xzr, [x29, #176]
  428894:	b	4288c8 <config_parse@plt+0x1d718>
  428898:	ldr	x0, [x29, #176]
  42889c:	lsl	x0, x0, #3
  4288a0:	add	x1, x29, #0x108
  4288a4:	ldr	x0, [x1, x0]
  4288a8:	bl	40b010 <strlen@plt>
  4288ac:	mov	x1, x0
  4288b0:	ldr	x0, [x29, #168]
  4288b4:	add	x0, x0, x1
  4288b8:	str	x0, [x29, #168]
  4288bc:	ldr	x0, [x29, #176]
  4288c0:	add	x0, x0, #0x1
  4288c4:	str	x0, [x29, #176]
  4288c8:	ldr	x0, [x29, #176]
  4288cc:	cmp	x0, #0x2
  4288d0:	b.hi	4288ec <config_parse@plt+0x1d73c>  // b.pmore
  4288d4:	ldr	x0, [x29, #176]
  4288d8:	lsl	x0, x0, #3
  4288dc:	add	x1, x29, #0x108
  4288e0:	ldr	x0, [x1, x0]
  4288e4:	cmp	x0, #0x0
  4288e8:	b.ne	428898 <config_parse@plt+0x1d6e8>  // b.any
  4288ec:	ldr	x0, [x29, #168]
  4288f0:	add	x0, x0, #0x1
  4288f4:	str	x0, [x29, #232]
  4288f8:	ldr	x1, [x29, #232]
  4288fc:	mov	x0, #0x1                   	// #1
  428900:	bl	427b4c <config_parse@plt+0x1c99c>
  428904:	and	w0, w0, #0xff
  428908:	and	x0, x0, #0xff
  42890c:	cmp	x0, #0x0
  428910:	b.eq	42893c <config_parse@plt+0x1d78c>  // b.none
  428914:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  428918:	add	x1, x0, #0xe43
  42891c:	adrp	x0, 453000 <config_parse@plt+0x47e50>
  428920:	add	x4, x0, #0x4c0
  428924:	mov	w3, #0x7c                  	// #124
  428928:	mov	x2, x1
  42892c:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  428930:	add	x1, x0, #0xff8
  428934:	mov	w0, #0x0                   	// #0
  428938:	bl	409d50 <log_assert_failed_realm@plt>
  42893c:	ldr	x0, [x29, #232]
  428940:	cmp	x0, #0x400, lsl #12
  428944:	cset	w0, hi  // hi = pmore
  428948:	and	w0, w0, #0xff
  42894c:	and	x0, x0, #0xff
  428950:	cmp	x0, #0x0
  428954:	b.eq	428980 <config_parse@plt+0x1d7d0>  // b.none
  428958:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  42895c:	add	x1, x0, #0xe43
  428960:	adrp	x0, 453000 <config_parse@plt+0x47e50>
  428964:	add	x4, x0, #0x4c0
  428968:	mov	w3, #0x7c                  	// #124
  42896c:	mov	x2, x1
  428970:	adrp	x0, 453000 <config_parse@plt+0x47e50>
  428974:	add	x1, x0, #0x28
  428978:	mov	w0, #0x0                   	// #0
  42897c:	bl	409d50 <log_assert_failed_realm@plt>
  428980:	ldr	x0, [x29, #232]
  428984:	add	x0, x0, #0xf
  428988:	lsr	x0, x0, #4
  42898c:	lsl	x0, x0, #4
  428990:	sub	sp, sp, x0
  428994:	mov	x0, sp
  428998:	add	x0, x0, #0xf
  42899c:	lsr	x0, x0, #4
  4289a0:	lsl	x0, x0, #4
  4289a4:	str	x0, [x29, #240]
  4289a8:	ldr	x0, [x29, #240]
  4289ac:	str	x0, [x29, #160]
  4289b0:	str	xzr, [x29, #176]
  4289b4:	b	4289e4 <config_parse@plt+0x1d834>
  4289b8:	ldr	x0, [x29, #176]
  4289bc:	lsl	x0, x0, #3
  4289c0:	add	x1, x29, #0x108
  4289c4:	ldr	x0, [x1, x0]
  4289c8:	mov	x1, x0
  4289cc:	ldr	x0, [x29, #160]
  4289d0:	bl	409770 <stpcpy@plt>
  4289d4:	str	x0, [x29, #160]
  4289d8:	ldr	x0, [x29, #176]
  4289dc:	add	x0, x0, #0x1
  4289e0:	str	x0, [x29, #176]
  4289e4:	ldr	x0, [x29, #176]
  4289e8:	cmp	x0, #0x2
  4289ec:	b.hi	428a08 <config_parse@plt+0x1d858>  // b.pmore
  4289f0:	ldr	x0, [x29, #176]
  4289f4:	lsl	x0, x0, #3
  4289f8:	add	x1, x29, #0x108
  4289fc:	ldr	x0, [x1, x0]
  428a00:	cmp	x0, #0x0
  428a04:	b.ne	4289b8 <config_parse@plt+0x1d808>  // b.any
  428a08:	ldr	x0, [x29, #160]
  428a0c:	strb	wzr, [x0]
  428a10:	ldr	x0, [x29, #240]
  428a14:	str	x0, [x29, #224]
  428a18:	add	x3, x29, #0x120
  428a1c:	ldr	w2, [x29, #44]
  428a20:	adrp	x0, 453000 <config_parse@plt+0x47e50>
  428a24:	add	x1, x0, #0x58
  428a28:	mov	x0, x3
  428a2c:	bl	40ae30 <sprintf@plt>
  428a30:	add	x0, x29, #0x120
  428a34:	mov	w2, #0xa0                  	// #160
  428a38:	mov	x1, x0
  428a3c:	ldr	x0, [x29, #224]
  428a40:	bl	427c90 <config_parse@plt+0x1cae0>
  428a44:	str	w0, [x29, #60]
  428a48:	ldr	w0, [x29, #60]
  428a4c:	cmp	w0, #0x0
  428a50:	b.ge	428ad0 <config_parse@plt+0x1d920>  // b.tcont
  428a54:	mov	w0, #0x3                   	// #3
  428a58:	str	w0, [x29, #80]
  428a5c:	ldr	w0, [x29, #60]
  428a60:	str	w0, [x29, #84]
  428a64:	str	wzr, [x29, #88]
  428a68:	ldr	w0, [x29, #88]
  428a6c:	bl	40b180 <log_get_max_level_realm@plt>
  428a70:	mov	w1, w0
  428a74:	ldr	w0, [x29, #80]
  428a78:	and	w0, w0, #0x7
  428a7c:	cmp	w1, w0
  428a80:	b.lt	428ac4 <config_parse@plt+0x1d914>  // b.tstop
  428a84:	ldr	w0, [x29, #88]
  428a88:	lsl	w1, w0, #10
  428a8c:	ldr	w0, [x29, #80]
  428a90:	orr	w6, w1, w0
  428a94:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  428a98:	add	x1, x0, #0xe43
  428a9c:	adrp	x0, 453000 <config_parse@plt+0x47e50>
  428aa0:	add	x5, x0, #0x60
  428aa4:	adrp	x0, 453000 <config_parse@plt+0x47e50>
  428aa8:	add	x4, x0, #0x4b0
  428aac:	mov	w3, #0x81                  	// #129
  428ab0:	mov	x2, x1
  428ab4:	ldr	w1, [x29, #84]
  428ab8:	mov	w0, w6
  428abc:	bl	40a790 <log_internal_realm@plt>
  428ac0:	b	428d14 <config_parse@plt+0x1db64>
  428ac4:	ldr	w0, [x29, #84]
  428ac8:	cmp	w0, #0x0
  428acc:	b	428d14 <config_parse@plt+0x1db64>
  428ad0:	add	x0, x29, #0x130
  428ad4:	str	x0, [x29, #264]
  428ad8:	ldr	x0, [x29, #128]
  428adc:	str	x0, [x29, #272]
  428ae0:	str	xzr, [x29, #192]
  428ae4:	str	xzr, [x29, #200]
  428ae8:	b	428b1c <config_parse@plt+0x1d96c>
  428aec:	ldr	x0, [x29, #200]
  428af0:	lsl	x0, x0, #3
  428af4:	add	x1, x29, #0x108
  428af8:	ldr	x0, [x1, x0]
  428afc:	bl	40b010 <strlen@plt>
  428b00:	mov	x1, x0
  428b04:	ldr	x0, [x29, #192]
  428b08:	add	x0, x0, x1
  428b0c:	str	x0, [x29, #192]
  428b10:	ldr	x0, [x29, #200]
  428b14:	add	x0, x0, #0x1
  428b18:	str	x0, [x29, #200]
  428b1c:	ldr	x0, [x29, #200]
  428b20:	cmp	x0, #0x1
  428b24:	b.hi	428b40 <config_parse@plt+0x1d990>  // b.pmore
  428b28:	ldr	x0, [x29, #200]
  428b2c:	lsl	x0, x0, #3
  428b30:	add	x1, x29, #0x108
  428b34:	ldr	x0, [x1, x0]
  428b38:	cmp	x0, #0x0
  428b3c:	b.ne	428aec <config_parse@plt+0x1d93c>  // b.any
  428b40:	ldr	x0, [x29, #192]
  428b44:	add	x0, x0, #0x1
  428b48:	str	x0, [x29, #248]
  428b4c:	ldr	x1, [x29, #248]
  428b50:	mov	x0, #0x1                   	// #1
  428b54:	bl	427b4c <config_parse@plt+0x1c99c>
  428b58:	and	w0, w0, #0xff
  428b5c:	and	x0, x0, #0xff
  428b60:	cmp	x0, #0x0
  428b64:	b.eq	428b90 <config_parse@plt+0x1d9e0>  // b.none
  428b68:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  428b6c:	add	x1, x0, #0xe43
  428b70:	adrp	x0, 453000 <config_parse@plt+0x47e50>
  428b74:	add	x4, x0, #0x4c0
  428b78:	mov	w3, #0x85                  	// #133
  428b7c:	mov	x2, x1
  428b80:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  428b84:	add	x1, x0, #0xff8
  428b88:	mov	w0, #0x0                   	// #0
  428b8c:	bl	409d50 <log_assert_failed_realm@plt>
  428b90:	ldr	x0, [x29, #248]
  428b94:	cmp	x0, #0x400, lsl #12
  428b98:	cset	w0, hi  // hi = pmore
  428b9c:	and	w0, w0, #0xff
  428ba0:	and	x0, x0, #0xff
  428ba4:	cmp	x0, #0x0
  428ba8:	b.eq	428bd4 <config_parse@plt+0x1da24>  // b.none
  428bac:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  428bb0:	add	x1, x0, #0xe43
  428bb4:	adrp	x0, 453000 <config_parse@plt+0x47e50>
  428bb8:	add	x4, x0, #0x4c0
  428bbc:	mov	w3, #0x85                  	// #133
  428bc0:	mov	x2, x1
  428bc4:	adrp	x0, 453000 <config_parse@plt+0x47e50>
  428bc8:	add	x1, x0, #0x28
  428bcc:	mov	w0, #0x0                   	// #0
  428bd0:	bl	409d50 <log_assert_failed_realm@plt>
  428bd4:	ldr	x0, [x29, #248]
  428bd8:	add	x0, x0, #0xf
  428bdc:	lsr	x0, x0, #4
  428be0:	lsl	x0, x0, #4
  428be4:	sub	sp, sp, x0
  428be8:	mov	x0, sp
  428bec:	add	x0, x0, #0xf
  428bf0:	lsr	x0, x0, #4
  428bf4:	lsl	x0, x0, #4
  428bf8:	str	x0, [x29, #256]
  428bfc:	ldr	x0, [x29, #256]
  428c00:	str	x0, [x29, #184]
  428c04:	str	xzr, [x29, #200]
  428c08:	b	428c38 <config_parse@plt+0x1da88>
  428c0c:	ldr	x0, [x29, #200]
  428c10:	lsl	x0, x0, #3
  428c14:	add	x1, x29, #0x108
  428c18:	ldr	x0, [x1, x0]
  428c1c:	mov	x1, x0
  428c20:	ldr	x0, [x29, #184]
  428c24:	bl	409770 <stpcpy@plt>
  428c28:	str	x0, [x29, #184]
  428c2c:	ldr	x0, [x29, #200]
  428c30:	add	x0, x0, #0x1
  428c34:	str	x0, [x29, #200]
  428c38:	ldr	x0, [x29, #200]
  428c3c:	cmp	x0, #0x1
  428c40:	b.hi	428c5c <config_parse@plt+0x1daac>  // b.pmore
  428c44:	ldr	x0, [x29, #200]
  428c48:	lsl	x0, x0, #3
  428c4c:	add	x1, x29, #0x108
  428c50:	ldr	x0, [x1, x0]
  428c54:	cmp	x0, #0x0
  428c58:	b.ne	428c0c <config_parse@plt+0x1da5c>  // b.any
  428c5c:	ldr	x0, [x29, #184]
  428c60:	strb	wzr, [x0]
  428c64:	ldr	x0, [x29, #256]
  428c68:	str	x0, [x29, #224]
  428c6c:	ldr	w1, [x29, #36]
  428c70:	ldr	x0, [x29, #224]
  428c74:	bl	427d54 <config_parse@plt+0x1cba4>
  428c78:	str	w0, [x29, #60]
  428c7c:	ldr	w0, [x29, #60]
  428c80:	cmp	w0, #0x0
  428c84:	b.ge	428d10 <config_parse@plt+0x1db60>  // b.tcont
  428c88:	mov	w0, #0x3                   	// #3
  428c8c:	str	w0, [x29, #68]
  428c90:	ldr	w0, [x29, #60]
  428c94:	str	w0, [x29, #72]
  428c98:	str	wzr, [x29, #76]
  428c9c:	ldr	w0, [x29, #76]
  428ca0:	bl	40b180 <log_get_max_level_realm@plt>
  428ca4:	mov	w1, w0
  428ca8:	ldr	w0, [x29, #68]
  428cac:	and	w0, w0, #0x7
  428cb0:	cmp	w1, w0
  428cb4:	b.lt	428cfc <config_parse@plt+0x1db4c>  // b.tstop
  428cb8:	ldr	w0, [x29, #76]
  428cbc:	lsl	w1, w0, #10
  428cc0:	ldr	w0, [x29, #68]
  428cc4:	orr	w7, w1, w0
  428cc8:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  428ccc:	add	x1, x0, #0xe43
  428cd0:	ldr	x6, [x29, #224]
  428cd4:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  428cd8:	add	x5, x0, #0xef8
  428cdc:	adrp	x0, 453000 <config_parse@plt+0x47e50>
  428ce0:	add	x4, x0, #0x4b0
  428ce4:	mov	w3, #0x88                  	// #136
  428ce8:	mov	x2, x1
  428cec:	ldr	w1, [x29, #72]
  428cf0:	mov	w0, w7
  428cf4:	bl	40a790 <log_internal_realm@plt>
  428cf8:	b	428d14 <config_parse@plt+0x1db64>
  428cfc:	ldr	w0, [x29, #72]
  428d00:	cmp	w0, #0x0
  428d04:	b	428d14 <config_parse@plt+0x1db64>
  428d08:	nop
  428d0c:	b	428d14 <config_parse@plt+0x1db64>
  428d10:	nop
  428d14:	ldrb	w0, [x29, #59]
  428d18:	cmp	w0, #0x0
  428d1c:	b.eq	428d28 <config_parse@plt+0x1db78>  // b.none
  428d20:	add	x0, x29, #0x130
  428d24:	bl	409a00 <umount_verbose@plt>
  428d28:	add	x0, x29, #0x130
  428d2c:	bl	40a0f0 <rmdir@plt>
  428d30:	ldr	w19, [x29, #60]
  428d34:	add	x0, x29, #0x80
  428d38:	bl	427b28 <config_parse@plt+0x1c978>
  428d3c:	mov	w1, w19
  428d40:	adrp	x0, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  428d44:	ldr	x0, [x0, #4048]
  428d48:	ldr	x2, [x29, #328]
  428d4c:	ldr	x0, [x0]
  428d50:	eor	x0, x2, x0
  428d54:	cmp	x0, #0x0
  428d58:	b.eq	428d60 <config_parse@plt+0x1dbb0>  // b.none
  428d5c:	bl	40a440 <__stack_chk_fail@plt>
  428d60:	mov	w0, w1
  428d64:	mov	sp, x29
  428d68:	ldr	x19, [sp, #16]
  428d6c:	ldp	x29, x30, [sp], #336
  428d70:	ret
  428d74:	stp	x29, x30, [sp, #-240]!
  428d78:	mov	x29, sp
  428d7c:	str	x19, [sp, #16]
  428d80:	str	w0, [x29, #44]
  428d84:	strb	w1, [x29, #43]
  428d88:	str	w2, [x29, #36]
  428d8c:	adrp	x0, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  428d90:	ldr	x0, [x0, #4048]
  428d94:	ldr	x1, [x0]
  428d98:	str	x1, [x29, #232]
  428d9c:	mov	x1, #0x0                   	// #0
  428da0:	str	xzr, [x29, #112]
  428da4:	ldr	w0, [x29, #44]
  428da8:	cmp	w0, #0x1
  428dac:	cset	w0, le
  428db0:	and	w0, w0, #0xff
  428db4:	and	x0, x0, #0xff
  428db8:	cmp	x0, #0x0
  428dbc:	b.eq	428de8 <config_parse@plt+0x1dc38>  // b.none
  428dc0:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  428dc4:	add	x1, x0, #0xe43
  428dc8:	adrp	x0, 453000 <config_parse@plt+0x47e50>
  428dcc:	add	x4, x0, #0x4d0
  428dd0:	mov	w3, #0x97                  	// #151
  428dd4:	mov	x2, x1
  428dd8:	adrp	x0, 453000 <config_parse@plt+0x47e50>
  428ddc:	add	x1, x0, #0x98
  428de0:	mov	w0, #0x0                   	// #0
  428de4:	bl	409d50 <log_assert_failed_realm@plt>
  428de8:	add	x0, x29, #0x38
  428dec:	bl	40aae0 <cg_mask_supported@plt>
  428df0:	str	w0, [x29, #60]
  428df4:	ldr	w0, [x29, #60]
  428df8:	cmp	w0, #0x0
  428dfc:	b.ge	428e8c <config_parse@plt+0x1dcdc>  // b.tcont
  428e00:	mov	w0, #0x3                   	// #3
  428e04:	str	w0, [x29, #100]
  428e08:	ldr	w0, [x29, #60]
  428e0c:	str	w0, [x29, #104]
  428e10:	str	wzr, [x29, #108]
  428e14:	ldr	w0, [x29, #108]
  428e18:	bl	40b180 <log_get_max_level_realm@plt>
  428e1c:	mov	w1, w0
  428e20:	ldr	w0, [x29, #100]
  428e24:	and	w0, w0, #0x7
  428e28:	cmp	w1, w0
  428e2c:	b.lt	428e74 <config_parse@plt+0x1dcc4>  // b.tstop
  428e30:	ldr	w0, [x29, #108]
  428e34:	lsl	w1, w0, #10
  428e38:	ldr	w0, [x29, #100]
  428e3c:	orr	w6, w1, w0
  428e40:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  428e44:	add	x1, x0, #0xe43
  428e48:	adrp	x0, 453000 <config_parse@plt+0x47e50>
  428e4c:	add	x5, x0, #0xa0
  428e50:	adrp	x0, 453000 <config_parse@plt+0x47e50>
  428e54:	add	x4, x0, #0x4e8
  428e58:	mov	w3, #0xaa                  	// #170
  428e5c:	mov	x2, x1
  428e60:	ldr	w1, [x29, #104]
  428e64:	mov	w0, w6
  428e68:	bl	40a790 <log_internal_realm@plt>
  428e6c:	mov	w19, w0
  428e70:	b	429438 <config_parse@plt+0x1e288>
  428e74:	ldr	w0, [x29, #104]
  428e78:	cmp	w0, #0x0
  428e7c:	cneg	w0, w0, lt  // lt = tstop
  428e80:	and	w0, w0, #0xff
  428e84:	neg	w19, w0
  428e88:	b	429438 <config_parse@plt+0x1e288>
  428e8c:	ldrb	w0, [x29, #43]
  428e90:	cmp	w0, #0x0
  428e94:	b.eq	428eb8 <config_parse@plt+0x1dd08>  // b.none
  428e98:	add	x0, x29, #0x70
  428e9c:	mov	x2, x0
  428ea0:	mov	w1, #0x0                   	// #0
  428ea4:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  428ea8:	add	x0, x0, #0xeb0
  428eac:	bl	409710 <cg_pid_get_path@plt>
  428eb0:	str	w0, [x29, #60]
  428eb4:	b	428ed4 <config_parse@plt+0x1dd24>
  428eb8:	add	x0, x29, #0x70
  428ebc:	mov	x2, x0
  428ec0:	ldr	w1, [x29, #44]
  428ec4:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  428ec8:	add	x0, x0, #0xeb0
  428ecc:	bl	409710 <cg_pid_get_path@plt>
  428ed0:	str	w0, [x29, #60]
  428ed4:	ldr	w0, [x29, #60]
  428ed8:	cmp	w0, #0x0
  428edc:	b.ge	428f6c <config_parse@plt+0x1ddbc>  // b.tcont
  428ee0:	mov	w0, #0x3                   	// #3
  428ee4:	str	w0, [x29, #88]
  428ee8:	ldr	w0, [x29, #60]
  428eec:	str	w0, [x29, #92]
  428ef0:	str	wzr, [x29, #96]
  428ef4:	ldr	w0, [x29, #96]
  428ef8:	bl	40b180 <log_get_max_level_realm@plt>
  428efc:	mov	w1, w0
  428f00:	ldr	w0, [x29, #88]
  428f04:	and	w0, w0, #0x7
  428f08:	cmp	w1, w0
  428f0c:	b.lt	428f54 <config_parse@plt+0x1dda4>  // b.tstop
  428f10:	ldr	w0, [x29, #96]
  428f14:	lsl	w1, w0, #10
  428f18:	ldr	w0, [x29, #88]
  428f1c:	orr	w6, w1, w0
  428f20:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  428f24:	add	x1, x0, #0xe43
  428f28:	adrp	x0, 453000 <config_parse@plt+0x47e50>
  428f2c:	add	x5, x0, #0xd0
  428f30:	adrp	x0, 453000 <config_parse@plt+0x47e50>
  428f34:	add	x4, x0, #0x4e8
  428f38:	mov	w3, #0xb1                  	// #177
  428f3c:	mov	x2, x1
  428f40:	ldr	w1, [x29, #92]
  428f44:	mov	w0, w6
  428f48:	bl	40a790 <log_internal_realm@plt>
  428f4c:	mov	w19, w0
  428f50:	b	429438 <config_parse@plt+0x1e288>
  428f54:	ldr	w0, [x29, #92]
  428f58:	cmp	w0, #0x0
  428f5c:	cneg	w0, w0, lt  // lt = tstop
  428f60:	and	w0, w0, #0xff
  428f64:	neg	w19, w0
  428f68:	b	429438 <config_parse@plt+0x1e288>
  428f6c:	ldr	x0, [x29, #112]
  428f70:	str	x0, [x29, #216]
  428f74:	adrp	x0, 453000 <config_parse@plt+0x47e50>
  428f78:	add	x0, x0, #0xf8
  428f7c:	str	x0, [x29, #224]
  428f80:	str	xzr, [x29, #128]
  428f84:	str	xzr, [x29, #136]
  428f88:	b	428fbc <config_parse@plt+0x1de0c>
  428f8c:	ldr	x0, [x29, #136]
  428f90:	lsl	x0, x0, #3
  428f94:	add	x1, x29, #0xd8
  428f98:	ldr	x0, [x1, x0]
  428f9c:	bl	40b010 <strlen@plt>
  428fa0:	mov	x1, x0
  428fa4:	ldr	x0, [x29, #128]
  428fa8:	add	x0, x0, x1
  428fac:	str	x0, [x29, #128]
  428fb0:	ldr	x0, [x29, #136]
  428fb4:	add	x0, x0, #0x1
  428fb8:	str	x0, [x29, #136]
  428fbc:	ldr	x0, [x29, #136]
  428fc0:	cmp	x0, #0x1
  428fc4:	b.hi	428fe0 <config_parse@plt+0x1de30>  // b.pmore
  428fc8:	ldr	x0, [x29, #136]
  428fcc:	lsl	x0, x0, #3
  428fd0:	add	x1, x29, #0xd8
  428fd4:	ldr	x0, [x1, x0]
  428fd8:	cmp	x0, #0x0
  428fdc:	b.ne	428f8c <config_parse@plt+0x1dddc>  // b.any
  428fe0:	ldr	x0, [x29, #128]
  428fe4:	add	x0, x0, #0x1
  428fe8:	str	x0, [x29, #168]
  428fec:	ldr	x1, [x29, #168]
  428ff0:	mov	x0, #0x1                   	// #1
  428ff4:	bl	427b4c <config_parse@plt+0x1c99c>
  428ff8:	and	w0, w0, #0xff
  428ffc:	and	x0, x0, #0xff
  429000:	cmp	x0, #0x0
  429004:	b.eq	429030 <config_parse@plt+0x1de80>  // b.none
  429008:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  42900c:	add	x1, x0, #0xe43
  429010:	adrp	x0, 453000 <config_parse@plt+0x47e50>
  429014:	add	x4, x0, #0x4d0
  429018:	mov	w3, #0xb3                  	// #179
  42901c:	mov	x2, x1
  429020:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  429024:	add	x1, x0, #0xff8
  429028:	mov	w0, #0x0                   	// #0
  42902c:	bl	409d50 <log_assert_failed_realm@plt>
  429030:	ldr	x0, [x29, #168]
  429034:	cmp	x0, #0x400, lsl #12
  429038:	cset	w0, hi  // hi = pmore
  42903c:	and	w0, w0, #0xff
  429040:	and	x0, x0, #0xff
  429044:	cmp	x0, #0x0
  429048:	b.eq	429074 <config_parse@plt+0x1dec4>  // b.none
  42904c:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  429050:	add	x1, x0, #0xe43
  429054:	adrp	x0, 453000 <config_parse@plt+0x47e50>
  429058:	add	x4, x0, #0x4d0
  42905c:	mov	w3, #0xb3                  	// #179
  429060:	mov	x2, x1
  429064:	adrp	x0, 453000 <config_parse@plt+0x47e50>
  429068:	add	x1, x0, #0x28
  42906c:	mov	w0, #0x0                   	// #0
  429070:	bl	409d50 <log_assert_failed_realm@plt>
  429074:	ldr	x0, [x29, #168]
  429078:	add	x0, x0, #0xf
  42907c:	lsr	x0, x0, #4
  429080:	lsl	x0, x0, #4
  429084:	sub	sp, sp, x0
  429088:	mov	x0, sp
  42908c:	add	x0, x0, #0xf
  429090:	lsr	x0, x0, #4
  429094:	lsl	x0, x0, #4
  429098:	str	x0, [x29, #176]
  42909c:	ldr	x0, [x29, #176]
  4290a0:	str	x0, [x29, #120]
  4290a4:	str	xzr, [x29, #136]
  4290a8:	b	4290d8 <config_parse@plt+0x1df28>
  4290ac:	ldr	x0, [x29, #136]
  4290b0:	lsl	x0, x0, #3
  4290b4:	add	x1, x29, #0xd8
  4290b8:	ldr	x0, [x1, x0]
  4290bc:	mov	x1, x0
  4290c0:	ldr	x0, [x29, #120]
  4290c4:	bl	409770 <stpcpy@plt>
  4290c8:	str	x0, [x29, #120]
  4290cc:	ldr	x0, [x29, #136]
  4290d0:	add	x0, x0, #0x1
  4290d4:	str	x0, [x29, #136]
  4290d8:	ldr	x0, [x29, #136]
  4290dc:	cmp	x0, #0x1
  4290e0:	b.hi	4290fc <config_parse@plt+0x1df4c>  // b.pmore
  4290e4:	ldr	x0, [x29, #136]
  4290e8:	lsl	x0, x0, #3
  4290ec:	add	x1, x29, #0xd8
  4290f0:	ldr	x0, [x1, x0]
  4290f4:	cmp	x0, #0x0
  4290f8:	b.ne	4290ac <config_parse@plt+0x1defc>  // b.any
  4290fc:	ldr	x0, [x29, #120]
  429100:	strb	wzr, [x0]
  429104:	ldr	x0, [x29, #176]
  429108:	str	x0, [x29, #184]
  42910c:	ldr	w2, [x29, #44]
  429110:	ldr	x1, [x29, #184]
  429114:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  429118:	add	x0, x0, #0xeb0
  42911c:	bl	40a5e0 <cg_create_and_attach@plt>
  429120:	str	w0, [x29, #60]
  429124:	ldr	w0, [x29, #60]
  429128:	cmp	w0, #0x0
  42912c:	b.ge	4291c0 <config_parse@plt+0x1e010>  // b.tcont
  429130:	mov	w0, #0x3                   	// #3
  429134:	str	w0, [x29, #76]
  429138:	ldr	w0, [x29, #60]
  42913c:	str	w0, [x29, #80]
  429140:	str	wzr, [x29, #84]
  429144:	ldr	w0, [x29, #84]
  429148:	bl	40b180 <log_get_max_level_realm@plt>
  42914c:	mov	w1, w0
  429150:	ldr	w0, [x29, #76]
  429154:	and	w0, w0, #0x7
  429158:	cmp	w1, w0
  42915c:	b.lt	4291a8 <config_parse@plt+0x1dff8>  // b.tstop
  429160:	ldr	w0, [x29, #84]
  429164:	lsl	w1, w0, #10
  429168:	ldr	w0, [x29, #76]
  42916c:	orr	w7, w1, w0
  429170:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  429174:	add	x1, x0, #0xe43
  429178:	ldr	x6, [x29, #184]
  42917c:	adrp	x0, 453000 <config_parse@plt+0x47e50>
  429180:	add	x5, x0, #0x108
  429184:	adrp	x0, 453000 <config_parse@plt+0x47e50>
  429188:	add	x4, x0, #0x4e8
  42918c:	mov	w3, #0xb6                  	// #182
  429190:	mov	x2, x1
  429194:	ldr	w1, [x29, #80]
  429198:	mov	w0, w7
  42919c:	bl	40a790 <log_internal_realm@plt>
  4291a0:	mov	w19, w0
  4291a4:	b	429438 <config_parse@plt+0x1e288>
  4291a8:	ldr	w0, [x29, #80]
  4291ac:	cmp	w0, #0x0
  4291b0:	cneg	w0, w0, lt  // lt = tstop
  4291b4:	and	w0, w0, #0xff
  4291b8:	neg	w19, w0
  4291bc:	b	429438 <config_parse@plt+0x1e288>
  4291c0:	ldrb	w0, [x29, #43]
  4291c4:	cmp	w0, #0x0
  4291c8:	b.eq	429420 <config_parse@plt+0x1e270>  // b.none
  4291cc:	ldr	x0, [x29, #112]
  4291d0:	str	x0, [x29, #216]
  4291d4:	adrp	x0, 453000 <config_parse@plt+0x47e50>
  4291d8:	add	x0, x0, #0x130
  4291dc:	str	x0, [x29, #224]
  4291e0:	str	xzr, [x29, #152]
  4291e4:	str	xzr, [x29, #160]
  4291e8:	b	42921c <config_parse@plt+0x1e06c>
  4291ec:	ldr	x0, [x29, #160]
  4291f0:	lsl	x0, x0, #3
  4291f4:	add	x1, x29, #0xd8
  4291f8:	ldr	x0, [x1, x0]
  4291fc:	bl	40b010 <strlen@plt>
  429200:	mov	x1, x0
  429204:	ldr	x0, [x29, #152]
  429208:	add	x0, x0, x1
  42920c:	str	x0, [x29, #152]
  429210:	ldr	x0, [x29, #160]
  429214:	add	x0, x0, #0x1
  429218:	str	x0, [x29, #160]
  42921c:	ldr	x0, [x29, #160]
  429220:	cmp	x0, #0x1
  429224:	b.hi	429240 <config_parse@plt+0x1e090>  // b.pmore
  429228:	ldr	x0, [x29, #160]
  42922c:	lsl	x0, x0, #3
  429230:	add	x1, x29, #0xd8
  429234:	ldr	x0, [x1, x0]
  429238:	cmp	x0, #0x0
  42923c:	b.ne	4291ec <config_parse@plt+0x1e03c>  // b.any
  429240:	ldr	x0, [x29, #152]
  429244:	add	x0, x0, #0x1
  429248:	str	x0, [x29, #192]
  42924c:	ldr	x1, [x29, #192]
  429250:	mov	x0, #0x1                   	// #1
  429254:	bl	427b4c <config_parse@plt+0x1c99c>
  429258:	and	w0, w0, #0xff
  42925c:	and	x0, x0, #0xff
  429260:	cmp	x0, #0x0
  429264:	b.eq	429290 <config_parse@plt+0x1e0e0>  // b.none
  429268:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  42926c:	add	x1, x0, #0xe43
  429270:	adrp	x0, 453000 <config_parse@plt+0x47e50>
  429274:	add	x4, x0, #0x4d0
  429278:	mov	w3, #0xbb                  	// #187
  42927c:	mov	x2, x1
  429280:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  429284:	add	x1, x0, #0xff8
  429288:	mov	w0, #0x0                   	// #0
  42928c:	bl	409d50 <log_assert_failed_realm@plt>
  429290:	ldr	x0, [x29, #192]
  429294:	cmp	x0, #0x400, lsl #12
  429298:	cset	w0, hi  // hi = pmore
  42929c:	and	w0, w0, #0xff
  4292a0:	and	x0, x0, #0xff
  4292a4:	cmp	x0, #0x0
  4292a8:	b.eq	4292d4 <config_parse@plt+0x1e124>  // b.none
  4292ac:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  4292b0:	add	x1, x0, #0xe43
  4292b4:	adrp	x0, 453000 <config_parse@plt+0x47e50>
  4292b8:	add	x4, x0, #0x4d0
  4292bc:	mov	w3, #0xbb                  	// #187
  4292c0:	mov	x2, x1
  4292c4:	adrp	x0, 453000 <config_parse@plt+0x47e50>
  4292c8:	add	x1, x0, #0x28
  4292cc:	mov	w0, #0x0                   	// #0
  4292d0:	bl	409d50 <log_assert_failed_realm@plt>
  4292d4:	ldr	x0, [x29, #192]
  4292d8:	add	x0, x0, #0xf
  4292dc:	lsr	x0, x0, #4
  4292e0:	lsl	x0, x0, #4
  4292e4:	sub	sp, sp, x0
  4292e8:	mov	x0, sp
  4292ec:	add	x0, x0, #0xf
  4292f0:	lsr	x0, x0, #4
  4292f4:	lsl	x0, x0, #4
  4292f8:	str	x0, [x29, #200]
  4292fc:	ldr	x0, [x29, #200]
  429300:	str	x0, [x29, #144]
  429304:	str	xzr, [x29, #160]
  429308:	b	429338 <config_parse@plt+0x1e188>
  42930c:	ldr	x0, [x29, #160]
  429310:	lsl	x0, x0, #3
  429314:	add	x1, x29, #0xd8
  429318:	ldr	x0, [x1, x0]
  42931c:	mov	x1, x0
  429320:	ldr	x0, [x29, #144]
  429324:	bl	409770 <stpcpy@plt>
  429328:	str	x0, [x29, #144]
  42932c:	ldr	x0, [x29, #160]
  429330:	add	x0, x0, #0x1
  429334:	str	x0, [x29, #160]
  429338:	ldr	x0, [x29, #160]
  42933c:	cmp	x0, #0x1
  429340:	b.hi	42935c <config_parse@plt+0x1e1ac>  // b.pmore
  429344:	ldr	x0, [x29, #160]
  429348:	lsl	x0, x0, #3
  42934c:	add	x1, x29, #0xd8
  429350:	ldr	x0, [x1, x0]
  429354:	cmp	x0, #0x0
  429358:	b.ne	42930c <config_parse@plt+0x1e15c>  // b.any
  42935c:	ldr	x0, [x29, #144]
  429360:	strb	wzr, [x0]
  429364:	ldr	x0, [x29, #200]
  429368:	str	x0, [x29, #208]
  42936c:	mov	w2, #0x0                   	// #0
  429370:	ldr	x1, [x29, #208]
  429374:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  429378:	add	x0, x0, #0xeb0
  42937c:	bl	40a5e0 <cg_create_and_attach@plt>
  429380:	str	w0, [x29, #60]
  429384:	ldr	w0, [x29, #60]
  429388:	cmp	w0, #0x0
  42938c:	b.ge	429420 <config_parse@plt+0x1e270>  // b.tcont
  429390:	mov	w0, #0x3                   	// #3
  429394:	str	w0, [x29, #64]
  429398:	ldr	w0, [x29, #60]
  42939c:	str	w0, [x29, #68]
  4293a0:	str	wzr, [x29, #72]
  4293a4:	ldr	w0, [x29, #72]
  4293a8:	bl	40b180 <log_get_max_level_realm@plt>
  4293ac:	mov	w1, w0
  4293b0:	ldr	w0, [x29, #64]
  4293b4:	and	w0, w0, #0x7
  4293b8:	cmp	w1, w0
  4293bc:	b.lt	429408 <config_parse@plt+0x1e258>  // b.tstop
  4293c0:	ldr	w0, [x29, #72]
  4293c4:	lsl	w1, w0, #10
  4293c8:	ldr	w0, [x29, #64]
  4293cc:	orr	w7, w1, w0
  4293d0:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  4293d4:	add	x1, x0, #0xe43
  4293d8:	ldr	x6, [x29, #208]
  4293dc:	adrp	x0, 453000 <config_parse@plt+0x47e50>
  4293e0:	add	x5, x0, #0x108
  4293e4:	adrp	x0, 453000 <config_parse@plt+0x47e50>
  4293e8:	add	x4, x0, #0x4e8
  4293ec:	mov	w3, #0xbe                  	// #190
  4293f0:	mov	x2, x1
  4293f4:	ldr	w1, [x29, #68]
  4293f8:	mov	w0, w7
  4293fc:	bl	40a790 <log_internal_realm@plt>
  429400:	mov	w19, w0
  429404:	b	429438 <config_parse@plt+0x1e288>
  429408:	ldr	w0, [x29, #68]
  42940c:	cmp	w0, #0x0
  429410:	cneg	w0, w0, lt  // lt = tstop
  429414:	and	w0, w0, #0xff
  429418:	neg	w19, w0
  42941c:	b	429438 <config_parse@plt+0x1e288>
  429420:	ldr	w0, [x29, #56]
  429424:	ldr	w1, [x29, #56]
  429428:	ldr	x2, [x29, #112]
  42942c:	mov	x3, #0x0                   	// #0
  429430:	bl	409530 <cg_enable_everywhere@plt>
  429434:	mov	w19, #0x0                   	// #0
  429438:	add	x0, x29, #0x70
  42943c:	bl	427b28 <config_parse@plt+0x1c978>
  429440:	mov	w1, w19
  429444:	adrp	x0, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  429448:	ldr	x0, [x0, #4048]
  42944c:	ldr	x2, [x29, #232]
  429450:	ldr	x0, [x0]
  429454:	eor	x0, x2, x0
  429458:	cmp	x0, #0x0
  42945c:	b.eq	429464 <config_parse@plt+0x1e2b4>  // b.none
  429460:	bl	40a440 <__stack_chk_fail@plt>
  429464:	mov	w0, w1
  429468:	mov	sp, x29
  42946c:	ldr	x19, [sp, #16]
  429470:	ldp	x29, x30, [sp], #240
  429474:	ret
  429478:	stp	x29, x30, [sp, #-144]!
  42947c:	mov	x29, sp
  429480:	stp	x19, x20, [sp, #16]
  429484:	str	x0, [sp, #40]
  429488:	adrp	x0, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  42948c:	ldr	x0, [x0, #4048]
  429490:	ldr	x1, [x0]
  429494:	str	x1, [sp, #136]
  429498:	mov	x1, #0x0                   	// #0
  42949c:	str	xzr, [sp, #56]
  4294a0:	str	xzr, [sp, #64]
  4294a4:	ldr	x0, [sp, #40]
  4294a8:	cmp	x0, #0x0
  4294ac:	cset	w0, eq  // eq = none
  4294b0:	and	w0, w0, #0xff
  4294b4:	and	x0, x0, #0xff
  4294b8:	cmp	x0, #0x0
  4294bc:	b.eq	4294e8 <config_parse@plt+0x1e338>  // b.none
  4294c0:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  4294c4:	add	x1, x0, #0xe43
  4294c8:	adrp	x0, 453000 <config_parse@plt+0x47e50>
  4294cc:	add	x4, x0, #0x500
  4294d0:	mov	w3, #0xce                  	// #206
  4294d4:	mov	x2, x1
  4294d8:	adrp	x0, 453000 <config_parse@plt+0x47e50>
  4294dc:	add	x1, x0, #0x140
  4294e0:	mov	w0, #0x0                   	// #0
  4294e4:	bl	409d50 <log_assert_failed_realm@plt>
  4294e8:	adrp	x0, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  4294ec:	ldr	x0, [x0, #4064]
  4294f0:	bl	40a310 <internal_set_new@plt>
  4294f4:	str	x0, [sp, #56]
  4294f8:	ldr	x0, [sp, #56]
  4294fc:	cmp	x0, #0x0
  429500:	b.ne	42950c <config_parse@plt+0x1e35c>  // b.any
  429504:	mov	w20, #0xfffffff4            	// #-12
  429508:	b	4296a8 <config_parse@plt+0x1e4f8>
  42950c:	adrp	x0, 453000 <config_parse@plt+0x47e50>
  429510:	add	x1, x0, #0x148
  429514:	adrp	x0, 453000 <config_parse@plt+0x47e50>
  429518:	add	x0, x0, #0x150
  42951c:	bl	40b050 <fopen64@plt>
  429520:	str	x0, [sp, #64]
  429524:	ldr	x0, [sp, #64]
  429528:	cmp	x0, #0x0
  42952c:	b.ne	429558 <config_parse@plt+0x1e3a8>  // b.any
  429530:	bl	40a220 <__errno_location@plt>
  429534:	ldr	w0, [x0]
  429538:	cmp	w0, #0x2
  42953c:	b.eq	429550 <config_parse@plt+0x1e3a0>  // b.none
  429540:	bl	40a220 <__errno_location@plt>
  429544:	ldr	w0, [x0]
  429548:	neg	w20, w0
  42954c:	b	4296a8 <config_parse@plt+0x1e4f8>
  429550:	mov	w20, #0xfffffffd            	// #-3
  429554:	b	4296a8 <config_parse@plt+0x1e4f8>
  429558:	str	xzr, [sp, #72]
  42955c:	ldr	x0, [sp, #64]
  429560:	add	x1, sp, #0x48
  429564:	mov	x2, x1
  429568:	mov	x1, #0x100000              	// #1048576
  42956c:	bl	427cc0 <config_parse@plt+0x1cb10>
  429570:	str	w0, [sp, #52]
  429574:	ldr	w0, [sp, #52]
  429578:	cmp	w0, #0x0
  42957c:	b.ge	42958c <config_parse@plt+0x1e3dc>  // b.tcont
  429580:	ldr	w20, [sp, #52]
  429584:	mov	w19, #0x0                   	// #0
  429588:	b	42965c <config_parse@plt+0x1e4ac>
  42958c:	ldr	w0, [sp, #52]
  429590:	cmp	w0, #0x0
  429594:	b.ne	4295a0 <config_parse@plt+0x1e3f0>  // b.any
  429598:	mov	w19, #0x1                   	// #1
  42959c:	b	42965c <config_parse@plt+0x1e4ac>
  4295a0:	ldr	x0, [sp, #72]
  4295a4:	mov	w1, #0x3a                  	// #58
  4295a8:	bl	40abe0 <strchr@plt>
  4295ac:	str	x0, [sp, #80]
  4295b0:	ldr	x0, [sp, #80]
  4295b4:	cmp	x0, #0x0
  4295b8:	b.ne	4295c4 <config_parse@plt+0x1e414>  // b.any
  4295bc:	mov	w19, #0x2                   	// #2
  4295c0:	b	42965c <config_parse@plt+0x1e4ac>
  4295c4:	ldr	x0, [sp, #80]
  4295c8:	add	x0, x0, #0x1
  4295cc:	str	x0, [sp, #80]
  4295d0:	mov	w1, #0x3a                  	// #58
  4295d4:	ldr	x0, [sp, #80]
  4295d8:	bl	40abe0 <strchr@plt>
  4295dc:	str	x0, [sp, #88]
  4295e0:	ldr	x0, [sp, #88]
  4295e4:	cmp	x0, #0x0
  4295e8:	b.ne	4295f4 <config_parse@plt+0x1e444>  // b.any
  4295ec:	mov	w19, #0x2                   	// #2
  4295f0:	b	42965c <config_parse@plt+0x1e4ac>
  4295f4:	ldr	x0, [sp, #88]
  4295f8:	strb	wzr, [x0]
  4295fc:	add	x0, sp, #0x98
  429600:	sub	x0, x0, #0x30
  429604:	adrp	x1, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  429608:	add	x1, x1, #0x90
  42960c:	ld1	{v0.16b, v1.16b}, [x1]
  429610:	st1	{v0.16b, v1.16b}, [x0]
  429614:	add	x0, sp, #0x68
  429618:	ldr	x1, [sp, #80]
  42961c:	bl	40a6b0 <strv_find@plt>
  429620:	cmp	x0, #0x0
  429624:	b.eq	429630 <config_parse@plt+0x1e480>  // b.none
  429628:	mov	w19, #0x2                   	// #2
  42962c:	b	42965c <config_parse@plt+0x1e4ac>
  429630:	ldr	x0, [sp, #56]
  429634:	ldr	x1, [sp, #80]
  429638:	bl	40a5d0 <set_put_strdup@plt>
  42963c:	str	w0, [sp, #52]
  429640:	ldr	w0, [sp, #52]
  429644:	cmp	w0, #0x0
  429648:	b.ge	429658 <config_parse@plt+0x1e4a8>  // b.tcont
  42964c:	ldr	w20, [sp, #52]
  429650:	mov	w19, #0x0                   	// #0
  429654:	b	42965c <config_parse@plt+0x1e4ac>
  429658:	mov	w19, #0x3                   	// #3
  42965c:	add	x0, sp, #0x48
  429660:	bl	427b28 <config_parse@plt+0x1c978>
  429664:	cmp	w19, #0x3
  429668:	b.eq	4296a4 <config_parse@plt+0x1e4f4>  // b.none
  42966c:	cmp	w19, #0x3
  429670:	b.gt	429558 <config_parse@plt+0x1e3a8>
  429674:	cmp	w19, #0x0
  429678:	b.eq	4296a8 <config_parse@plt+0x1e4f8>  // b.none
  42967c:	cmp	w19, #0x1
  429680:	b.ne	4296a4 <config_parse@plt+0x1e4f4>  // b.any
  429684:	ldr	x0, [sp, #56]
  429688:	str	x0, [sp, #96]
  42968c:	str	xzr, [sp, #56]
  429690:	ldr	x1, [sp, #96]
  429694:	ldr	x0, [sp, #40]
  429698:	str	x1, [x0]
  42969c:	mov	w20, #0x0                   	// #0
  4296a0:	b	4296a8 <config_parse@plt+0x1e4f8>
  4296a4:	b	429558 <config_parse@plt+0x1e3a8>
  4296a8:	add	x0, sp, #0x40
  4296ac:	bl	427c6c <config_parse@plt+0x1cabc>
  4296b0:	add	x0, sp, #0x38
  4296b4:	bl	427c14 <config_parse@plt+0x1ca64>
  4296b8:	mov	w1, w20
  4296bc:	adrp	x0, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  4296c0:	ldr	x0, [x0, #4048]
  4296c4:	ldr	x2, [sp, #136]
  4296c8:	ldr	x0, [x0]
  4296cc:	eor	x0, x2, x0
  4296d0:	cmp	x0, #0x0
  4296d4:	b.eq	4296dc <config_parse@plt+0x1e52c>  // b.none
  4296d8:	bl	40a440 <__stack_chk_fail@plt>
  4296dc:	mov	w0, w1
  4296e0:	ldp	x19, x20, [sp, #16]
  4296e4:	ldp	x29, x30, [sp], #144
  4296e8:	ret
  4296ec:	stp	x29, x30, [sp, #-160]!
  4296f0:	mov	x29, sp
  4296f4:	str	x0, [x29, #40]
  4296f8:	str	x1, [x29, #32]
  4296fc:	str	x2, [x29, #24]
  429700:	strb	w3, [x29, #23]
  429704:	adrp	x0, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  429708:	ldr	x0, [x0, #4048]
  42970c:	ldr	x1, [x0]
  429710:	str	x1, [x29, #152]
  429714:	mov	x1, #0x0                   	// #0
  429718:	ldr	x0, [x29, #40]
  42971c:	bl	427cf0 <config_parse@plt+0x1cb40>
  429720:	str	x0, [x29, #128]
  429724:	adrp	x0, 453000 <config_parse@plt+0x47e50>
  429728:	add	x0, x0, #0x168
  42972c:	str	x0, [x29, #136]
  429730:	ldr	x0, [x29, #24]
  429734:	str	x0, [x29, #144]
  429738:	str	xzr, [x29, #88]
  42973c:	str	xzr, [x29, #96]
  429740:	b	429774 <config_parse@plt+0x1e5c4>
  429744:	ldr	x0, [x29, #96]
  429748:	lsl	x0, x0, #3
  42974c:	add	x1, x29, #0x80
  429750:	ldr	x0, [x1, x0]
  429754:	bl	40b010 <strlen@plt>
  429758:	mov	x1, x0
  42975c:	ldr	x0, [x29, #88]
  429760:	add	x0, x0, x1
  429764:	str	x0, [x29, #88]
  429768:	ldr	x0, [x29, #96]
  42976c:	add	x0, x0, #0x1
  429770:	str	x0, [x29, #96]
  429774:	ldr	x0, [x29, #96]
  429778:	cmp	x0, #0x2
  42977c:	b.hi	429798 <config_parse@plt+0x1e5e8>  // b.pmore
  429780:	ldr	x0, [x29, #96]
  429784:	lsl	x0, x0, #3
  429788:	add	x1, x29, #0x80
  42978c:	ldr	x0, [x1, x0]
  429790:	cmp	x0, #0x0
  429794:	b.ne	429744 <config_parse@plt+0x1e594>  // b.any
  429798:	ldr	x0, [x29, #88]
  42979c:	add	x0, x0, #0x1
  4297a0:	str	x0, [x29, #104]
  4297a4:	ldr	x1, [x29, #104]
  4297a8:	mov	x0, #0x1                   	// #1
  4297ac:	bl	427b4c <config_parse@plt+0x1c99c>
  4297b0:	and	w0, w0, #0xff
  4297b4:	and	x0, x0, #0xff
  4297b8:	cmp	x0, #0x0
  4297bc:	b.eq	4297e8 <config_parse@plt+0x1e638>  // b.none
  4297c0:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  4297c4:	add	x1, x0, #0xe43
  4297c8:	adrp	x0, 453000 <config_parse@plt+0x47e50>
  4297cc:	add	x4, x0, #0x518
  4297d0:	mov	w3, #0x103                 	// #259
  4297d4:	mov	x2, x1
  4297d8:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  4297dc:	add	x1, x0, #0xff8
  4297e0:	mov	w0, #0x0                   	// #0
  4297e4:	bl	409d50 <log_assert_failed_realm@plt>
  4297e8:	ldr	x0, [x29, #104]
  4297ec:	cmp	x0, #0x400, lsl #12
  4297f0:	cset	w0, hi  // hi = pmore
  4297f4:	and	w0, w0, #0xff
  4297f8:	and	x0, x0, #0xff
  4297fc:	cmp	x0, #0x0
  429800:	b.eq	42982c <config_parse@plt+0x1e67c>  // b.none
  429804:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  429808:	add	x1, x0, #0xe43
  42980c:	adrp	x0, 453000 <config_parse@plt+0x47e50>
  429810:	add	x4, x0, #0x518
  429814:	mov	w3, #0x103                 	// #259
  429818:	mov	x2, x1
  42981c:	adrp	x0, 453000 <config_parse@plt+0x47e50>
  429820:	add	x1, x0, #0x28
  429824:	mov	w0, #0x0                   	// #0
  429828:	bl	409d50 <log_assert_failed_realm@plt>
  42982c:	ldr	x0, [x29, #104]
  429830:	add	x0, x0, #0xf
  429834:	lsr	x0, x0, #4
  429838:	lsl	x0, x0, #4
  42983c:	sub	sp, sp, x0
  429840:	mov	x0, sp
  429844:	add	x0, x0, #0xf
  429848:	lsr	x0, x0, #4
  42984c:	lsl	x0, x0, #4
  429850:	str	x0, [x29, #112]
  429854:	ldr	x0, [x29, #112]
  429858:	str	x0, [x29, #80]
  42985c:	str	xzr, [x29, #96]
  429860:	b	429890 <config_parse@plt+0x1e6e0>
  429864:	ldr	x0, [x29, #96]
  429868:	lsl	x0, x0, #3
  42986c:	add	x1, x29, #0x80
  429870:	ldr	x0, [x1, x0]
  429874:	mov	x1, x0
  429878:	ldr	x0, [x29, #80]
  42987c:	bl	409770 <stpcpy@plt>
  429880:	str	x0, [x29, #80]
  429884:	ldr	x0, [x29, #96]
  429888:	add	x0, x0, #0x1
  42988c:	str	x0, [x29, #96]
  429890:	ldr	x0, [x29, #96]
  429894:	cmp	x0, #0x2
  429898:	b.hi	4298b4 <config_parse@plt+0x1e704>  // b.pmore
  42989c:	ldr	x0, [x29, #96]
  4298a0:	lsl	x0, x0, #3
  4298a4:	add	x1, x29, #0x80
  4298a8:	ldr	x0, [x1, x0]
  4298ac:	cmp	x0, #0x0
  4298b0:	b.ne	429864 <config_parse@plt+0x1e6b4>  // b.any
  4298b4:	ldr	x0, [x29, #80]
  4298b8:	strb	wzr, [x0]
  4298bc:	ldr	x0, [x29, #112]
  4298c0:	str	x0, [x29, #120]
  4298c4:	mov	w2, #0x0                   	// #0
  4298c8:	ldr	x1, [x29, #40]
  4298cc:	ldr	x0, [x29, #120]
  4298d0:	bl	40aa30 <path_is_mount_point@plt>
  4298d4:	str	w0, [x29, #48]
  4298d8:	ldr	w0, [x29, #48]
  4298dc:	cmp	w0, #0x0
  4298e0:	b.ge	42997c <config_parse@plt+0x1e7cc>  // b.tcont
  4298e4:	ldr	w0, [x29, #48]
  4298e8:	cmn	w0, #0x2
  4298ec:	b.eq	42997c <config_parse@plt+0x1e7cc>  // b.none
  4298f0:	mov	w0, #0x3                   	// #3
  4298f4:	str	w0, [x29, #52]
  4298f8:	ldr	w0, [x29, #48]
  4298fc:	str	w0, [x29, #56]
  429900:	str	wzr, [x29, #60]
  429904:	ldr	w0, [x29, #60]
  429908:	bl	40b180 <log_get_max_level_realm@plt>
  42990c:	mov	w1, w0
  429910:	ldr	w0, [x29, #52]
  429914:	and	w0, w0, #0x7
  429918:	cmp	w1, w0
  42991c:	b.lt	429964 <config_parse@plt+0x1e7b4>  // b.tstop
  429920:	ldr	w0, [x29, #60]
  429924:	lsl	w1, w0, #10
  429928:	ldr	w0, [x29, #52]
  42992c:	orr	w7, w1, w0
  429930:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  429934:	add	x1, x0, #0xe43
  429938:	ldr	x6, [x29, #120]
  42993c:	adrp	x0, 453000 <config_parse@plt+0x47e50>
  429940:	add	x5, x0, #0x178
  429944:	adrp	x0, 453000 <config_parse@plt+0x47e50>
  429948:	add	x4, x0, #0x538
  42994c:	mov	w3, #0x107                 	// #263
  429950:	mov	x2, x1
  429954:	ldr	w1, [x29, #56]
  429958:	mov	w0, w7
  42995c:	bl	40a790 <log_internal_realm@plt>
  429960:	b	429a8c <config_parse@plt+0x1e8dc>
  429964:	ldr	w0, [x29, #56]
  429968:	cmp	w0, #0x0
  42996c:	cneg	w0, w0, lt  // lt = tstop
  429970:	and	w0, w0, #0xff
  429974:	neg	w0, w0
  429978:	b	429a8c <config_parse@plt+0x1e8dc>
  42997c:	ldr	w0, [x29, #48]
  429980:	cmp	w0, #0x0
  429984:	b.le	429990 <config_parse@plt+0x1e7e0>
  429988:	mov	w0, #0x0                   	// #0
  42998c:	b	429a8c <config_parse@plt+0x1e8dc>
  429990:	mov	w1, #0x1ed                 	// #493
  429994:	ldr	x0, [x29, #120]
  429998:	bl	40af00 <mkdir_p@plt>
  42999c:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  4299a0:	add	x1, x0, #0xd80
  4299a4:	ldr	x0, [x29, #32]
  4299a8:	bl	40aa20 <strcmp@plt>
  4299ac:	cmp	w0, #0x0
  4299b0:	b.ne	4299c8 <config_parse@plt+0x1e818>  // b.any
  4299b4:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  4299b8:	add	x0, x0, #0xff0
  4299bc:	str	x0, [x29, #64]
  4299c0:	str	xzr, [x29, #72]
  4299c4:	b	429a10 <config_parse@plt+0x1e860>
  4299c8:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  4299cc:	add	x1, x0, #0xd70
  4299d0:	ldr	x0, [x29, #32]
  4299d4:	bl	40aa20 <strcmp@plt>
  4299d8:	cmp	w0, #0x0
  4299dc:	b.ne	4299fc <config_parse@plt+0x1e84c>  // b.any
  4299e0:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  4299e4:	add	x0, x0, #0xfe8
  4299e8:	str	x0, [x29, #64]
  4299ec:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  4299f0:	add	x0, x0, #0xfd0
  4299f4:	str	x0, [x29, #72]
  4299f8:	b	429a10 <config_parse@plt+0x1e860>
  4299fc:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  429a00:	add	x0, x0, #0xfe8
  429a04:	str	x0, [x29, #64]
  429a08:	ldr	x0, [x29, #32]
  429a0c:	str	x0, [x29, #72]
  429a10:	ldr	x5, [x29, #72]
  429a14:	mov	x4, #0xe                   	// #14
  429a18:	ldr	x3, [x29, #64]
  429a1c:	ldr	x2, [x29, #120]
  429a20:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  429a24:	add	x1, x0, #0xfe8
  429a28:	mov	w0, #0x3                   	// #3
  429a2c:	bl	4096c0 <mount_verbose@plt>
  429a30:	str	w0, [x29, #48]
  429a34:	ldr	w0, [x29, #48]
  429a38:	cmp	w0, #0x0
  429a3c:	b.ge	429a48 <config_parse@plt+0x1e898>  // b.tcont
  429a40:	ldr	w0, [x29, #48]
  429a44:	b	429a8c <config_parse@plt+0x1e8dc>
  429a48:	ldrb	w0, [x29, #23]
  429a4c:	cmp	w0, #0x0
  429a50:	b.eq	429a88 <config_parse@plt+0x1e8d8>  // b.none
  429a54:	mov	x5, #0x0                   	// #0
  429a58:	mov	x4, #0x102f                	// #4143
  429a5c:	mov	x3, #0x0                   	// #0
  429a60:	ldr	x2, [x29, #120]
  429a64:	mov	x1, #0x0                   	// #0
  429a68:	mov	w0, #0x3                   	// #3
  429a6c:	bl	4096c0 <mount_verbose@plt>
  429a70:	str	w0, [x29, #48]
  429a74:	ldr	w0, [x29, #48]
  429a78:	cmp	w0, #0x0
  429a7c:	b.ge	429a88 <config_parse@plt+0x1e8d8>  // b.tcont
  429a80:	ldr	w0, [x29, #48]
  429a84:	b	429a8c <config_parse@plt+0x1e8dc>
  429a88:	mov	w0, #0x1                   	// #1
  429a8c:	mov	w1, w0
  429a90:	adrp	x0, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  429a94:	ldr	x0, [x0, #4048]
  429a98:	ldr	x2, [x29, #152]
  429a9c:	ldr	x0, [x0]
  429aa0:	eor	x0, x2, x0
  429aa4:	cmp	x0, #0x0
  429aa8:	b.eq	429ab0 <config_parse@plt+0x1e900>  // b.none
  429aac:	bl	40a440 <__stack_chk_fail@plt>
  429ab0:	mov	w0, w1
  429ab4:	mov	sp, x29
  429ab8:	ldp	x29, x30, [sp], #160
  429abc:	ret
  429ac0:	stp	x29, x30, [sp, #-192]!
  429ac4:	mov	x29, sp
  429ac8:	stp	x19, x20, [sp, #16]
  429acc:	str	x0, [sp, #56]
  429ad0:	str	w1, [sp, #52]
  429ad4:	strb	w2, [sp, #51]
  429ad8:	str	w3, [sp, #44]
  429adc:	str	w4, [sp, #40]
  429ae0:	str	x5, [sp, #32]
  429ae4:	adrp	x0, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  429ae8:	ldr	x0, [x0, #4048]
  429aec:	ldr	x1, [x0]
  429af0:	str	x1, [sp, #184]
  429af4:	mov	x1, #0x0                   	// #0
  429af8:	str	xzr, [sp, #136]
  429afc:	adrp	x0, 453000 <config_parse@plt+0x47e50>
  429b00:	add	x0, x0, #0x1b0
  429b04:	str	x0, [sp, #176]
  429b08:	mov	w1, #0x1ed                 	// #493
  429b0c:	ldr	x0, [sp, #176]
  429b10:	bl	40af00 <mkdir_p@plt>
  429b14:	mov	w2, #0x400                 	// #1024
  429b18:	ldr	x1, [sp, #56]
  429b1c:	ldr	x0, [sp, #176]
  429b20:	bl	40aa30 <path_is_mount_point@plt>
  429b24:	str	w0, [sp, #72]
  429b28:	ldr	w0, [sp, #72]
  429b2c:	cmp	w0, #0x0
  429b30:	b.ge	429bc0 <config_parse@plt+0x1ea10>  // b.tcont
  429b34:	mov	w0, #0x3                   	// #3
  429b38:	str	w0, [sp, #124]
  429b3c:	ldr	w0, [sp, #72]
  429b40:	str	w0, [sp, #128]
  429b44:	str	wzr, [sp, #132]
  429b48:	ldr	w0, [sp, #132]
  429b4c:	bl	40b180 <log_get_max_level_realm@plt>
  429b50:	mov	w1, w0
  429b54:	ldr	w0, [sp, #124]
  429b58:	and	w0, w0, #0x7
  429b5c:	cmp	w1, w0
  429b60:	b.lt	429ba8 <config_parse@plt+0x1e9f8>  // b.tstop
  429b64:	ldr	w0, [sp, #132]
  429b68:	lsl	w1, w0, #10
  429b6c:	ldr	w0, [sp, #124]
  429b70:	orr	w6, w1, w0
  429b74:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  429b78:	add	x1, x0, #0xe43
  429b7c:	adrp	x0, 453000 <config_parse@plt+0x47e50>
  429b80:	add	x5, x0, #0x1c0
  429b84:	adrp	x0, 453000 <config_parse@plt+0x47e50>
  429b88:	add	x4, x0, #0x558
  429b8c:	mov	w3, #0x13b                 	// #315
  429b90:	mov	x2, x1
  429b94:	ldr	w1, [sp, #128]
  429b98:	mov	w0, w6
  429b9c:	bl	40a790 <log_internal_realm@plt>
  429ba0:	mov	w19, w0
  429ba4:	b	42a198 <config_parse@plt+0x1efe8>
  429ba8:	ldr	w0, [sp, #128]
  429bac:	cmp	w0, #0x0
  429bb0:	cneg	w0, w0, lt  // lt = tstop
  429bb4:	and	w0, w0, #0xff
  429bb8:	neg	w19, w0
  429bbc:	b	42a198 <config_parse@plt+0x1efe8>
  429bc0:	ldr	w0, [sp, #72]
  429bc4:	cmp	w0, #0x0
  429bc8:	b.ne	429c80 <config_parse@plt+0x1ead0>  // b.any
  429bcc:	str	xzr, [sp, #168]
  429bd0:	add	x0, sp, #0xa8
  429bd4:	mov	x3, x0
  429bd8:	ldr	x2, [sp, #32]
  429bdc:	mov	w1, #0x0                   	// #0
  429be0:	adrp	x0, 453000 <config_parse@plt+0x47e50>
  429be4:	add	x0, x0, #0x200
  429be8:	bl	42eb14 <config_parse@plt+0x23964>
  429bec:	str	w0, [sp, #72]
  429bf0:	ldr	w0, [sp, #72]
  429bf4:	cmp	w0, #0x0
  429bf8:	b.ge	429c24 <config_parse@plt+0x1ea74>  // b.tcont
  429bfc:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  429c00:	add	x1, x0, #0xe43
  429c04:	adrp	x0, 453000 <config_parse@plt+0x47e50>
  429c08:	add	x3, x0, #0x558
  429c0c:	mov	w2, #0x148                 	// #328
  429c10:	mov	w0, #0x0                   	// #0
  429c14:	bl	40b0b0 <log_oom_internal@plt>
  429c18:	mov	w19, w0
  429c1c:	mov	w20, #0x0                   	// #0
  429c20:	b	429c70 <config_parse@plt+0x1eac0>
  429c24:	ldr	x0, [sp, #168]
  429c28:	mov	x5, x0
  429c2c:	mov	x4, #0xe                   	// #14
  429c30:	movk	x4, #0x100, lsl #16
  429c34:	adrp	x0, 453000 <config_parse@plt+0x47e50>
  429c38:	add	x3, x0, #0x210
  429c3c:	ldr	x2, [sp, #176]
  429c40:	adrp	x0, 453000 <config_parse@plt+0x47e50>
  429c44:	add	x1, x0, #0x210
  429c48:	mov	w0, #0x3                   	// #3
  429c4c:	bl	4096c0 <mount_verbose@plt>
  429c50:	str	w0, [sp, #72]
  429c54:	ldr	w0, [sp, #72]
  429c58:	cmp	w0, #0x0
  429c5c:	b.ge	429c6c <config_parse@plt+0x1eabc>  // b.tcont
  429c60:	ldr	w19, [sp, #72]
  429c64:	mov	w20, #0x0                   	// #0
  429c68:	b	429c70 <config_parse@plt+0x1eac0>
  429c6c:	mov	w20, #0x1                   	// #1
  429c70:	add	x0, sp, #0xa8
  429c74:	bl	427b28 <config_parse@plt+0x1c978>
  429c78:	cmp	w20, #0x1
  429c7c:	b.ne	42a198 <config_parse@plt+0x1efe8>  // b.any
  429c80:	bl	409a70 <cg_all_unified@plt>
  429c84:	str	w0, [sp, #72]
  429c88:	ldr	w0, [sp, #72]
  429c8c:	cmp	w0, #0x0
  429c90:	b.ge	429c9c <config_parse@plt+0x1eaec>  // b.tcont
  429c94:	ldr	w19, [sp, #72]
  429c98:	b	42a198 <config_parse@plt+0x1efe8>
  429c9c:	ldr	w0, [sp, #72]
  429ca0:	cmp	w0, #0x0
  429ca4:	b.gt	42a0d4 <config_parse@plt+0x1ef24>
  429ca8:	add	x0, sp, #0x88
  429cac:	bl	429478 <config_parse@plt+0x1e2c8>
  429cb0:	str	w0, [sp, #72]
  429cb4:	ldr	w0, [sp, #72]
  429cb8:	cmp	w0, #0x0
  429cbc:	b.ge	429d4c <config_parse@plt+0x1eb9c>  // b.tcont
  429cc0:	mov	w0, #0x3                   	// #3
  429cc4:	str	w0, [sp, #112]
  429cc8:	ldr	w0, [sp, #72]
  429ccc:	str	w0, [sp, #116]
  429cd0:	str	wzr, [sp, #120]
  429cd4:	ldr	w0, [sp, #120]
  429cd8:	bl	40b180 <log_get_max_level_realm@plt>
  429cdc:	mov	w1, w0
  429ce0:	ldr	w0, [sp, #112]
  429ce4:	and	w0, w0, #0x7
  429ce8:	cmp	w1, w0
  429cec:	b.lt	429d34 <config_parse@plt+0x1eb84>  // b.tstop
  429cf0:	ldr	w0, [sp, #120]
  429cf4:	lsl	w1, w0, #10
  429cf8:	ldr	w0, [sp, #112]
  429cfc:	orr	w6, w1, w0
  429d00:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  429d04:	add	x1, x0, #0xe43
  429d08:	adrp	x0, 453000 <config_parse@plt+0x47e50>
  429d0c:	add	x5, x0, #0x218
  429d10:	adrp	x0, 453000 <config_parse@plt+0x47e50>
  429d14:	add	x4, x0, #0x558
  429d18:	mov	w3, #0x158                 	// #344
  429d1c:	mov	x2, x1
  429d20:	ldr	w1, [sp, #116]
  429d24:	mov	w0, w6
  429d28:	bl	40a790 <log_internal_realm@plt>
  429d2c:	mov	w19, w0
  429d30:	b	42a198 <config_parse@plt+0x1efe8>
  429d34:	ldr	w0, [sp, #116]
  429d38:	cmp	w0, #0x0
  429d3c:	cneg	w0, w0, lt  // lt = tstop
  429d40:	and	w0, w0, #0xff
  429d44:	neg	w19, w0
  429d48:	b	42a198 <config_parse@plt+0x1efe8>
  429d4c:	str	xzr, [sp, #152]
  429d50:	ldr	x0, [sp, #136]
  429d54:	bl	427bf0 <config_parse@plt+0x1ca40>
  429d58:	str	x0, [sp, #152]
  429d5c:	ldr	x0, [sp, #152]
  429d60:	cmp	x0, #0x0
  429d64:	b.ne	429d70 <config_parse@plt+0x1ebc0>  // b.any
  429d68:	mov	w20, #0x0                   	// #0
  429d6c:	b	42a0b8 <config_parse@plt+0x1ef08>
  429d70:	ldr	x1, [sp, #152]
  429d74:	ldr	x2, [sp, #152]
  429d78:	ldrb	w0, [sp, #51]
  429d7c:	cmp	w0, #0x0
  429d80:	cset	w0, ne  // ne = any
  429d84:	and	w0, w0, #0xff
  429d88:	eor	w0, w0, #0x1
  429d8c:	and	w0, w0, #0xff
  429d90:	and	w0, w0, #0x1
  429d94:	and	w0, w0, #0xff
  429d98:	mov	w3, w0
  429d9c:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  429da0:	add	x0, x0, #0xd68
  429da4:	bl	4296ec <config_parse@plt+0x1e53c>
  429da8:	str	w0, [sp, #72]
  429dac:	ldr	w0, [sp, #72]
  429db0:	cmp	w0, #0x0
  429db4:	b.ge	429dc4 <config_parse@plt+0x1ec14>  // b.tcont
  429db8:	ldr	w19, [sp, #72]
  429dbc:	mov	w20, #0x1                   	// #1
  429dc0:	b	42a0b8 <config_parse@plt+0x1ef08>
  429dc4:	ldr	x0, [sp, #152]
  429dc8:	str	x0, [sp, #144]
  429dcc:	str	xzr, [sp, #160]
  429dd0:	str	xzr, [sp, #168]
  429dd4:	add	x1, sp, #0xa8
  429dd8:	add	x4, sp, #0x90
  429ddc:	mov	w3, #0x0                   	// #0
  429de0:	adrp	x0, 453000 <config_parse@plt+0x47e50>
  429de4:	add	x2, x0, #0x248
  429de8:	mov	x0, x4
  429dec:	bl	40aac0 <extract_first_word@plt>
  429df0:	str	w0, [sp, #72]
  429df4:	ldr	w0, [sp, #72]
  429df8:	cmp	w0, #0x0
  429dfc:	b.ge	429e90 <config_parse@plt+0x1ece0>  // b.tcont
  429e00:	mov	w0, #0x3                   	// #3
  429e04:	str	w0, [sp, #100]
  429e08:	ldr	w0, [sp, #72]
  429e0c:	str	w0, [sp, #104]
  429e10:	str	wzr, [sp, #108]
  429e14:	ldr	w0, [sp, #108]
  429e18:	bl	40b180 <log_get_max_level_realm@plt>
  429e1c:	mov	w1, w0
  429e20:	ldr	w0, [sp, #100]
  429e24:	and	w0, w0, #0x7
  429e28:	cmp	w1, w0
  429e2c:	b.lt	429e74 <config_parse@plt+0x1ecc4>  // b.tstop
  429e30:	ldr	w0, [sp, #108]
  429e34:	lsl	w1, w0, #10
  429e38:	ldr	w0, [sp, #100]
  429e3c:	orr	w6, w1, w0
  429e40:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  429e44:	add	x1, x0, #0xe43
  429e48:	adrp	x0, 453000 <config_parse@plt+0x47e50>
  429e4c:	add	x5, x0, #0x250
  429e50:	adrp	x0, 453000 <config_parse@plt+0x47e50>
  429e54:	add	x4, x0, #0x558
  429e58:	mov	w3, #0x16f                 	// #367
  429e5c:	mov	x2, x1
  429e60:	ldr	w1, [sp, #104]
  429e64:	mov	w0, w6
  429e68:	bl	40a790 <log_internal_realm@plt>
  429e6c:	mov	w19, w0
  429e70:	b	429e88 <config_parse@plt+0x1ecd8>
  429e74:	ldr	w0, [sp, #104]
  429e78:	cmp	w0, #0x0
  429e7c:	cneg	w0, w0, lt  // lt = tstop
  429e80:	and	w0, w0, #0xff
  429e84:	neg	w19, w0
  429e88:	mov	w20, #0x0                   	// #0
  429e8c:	b	42a060 <config_parse@plt+0x1eeb0>
  429e90:	ldr	w0, [sp, #72]
  429e94:	cmp	w0, #0x0
  429e98:	b.ne	429ea4 <config_parse@plt+0x1ecf4>  // b.any
  429e9c:	mov	w20, #0x1                   	// #1
  429ea0:	b	42a060 <config_parse@plt+0x1eeb0>
  429ea4:	ldr	x0, [sp, #152]
  429ea8:	ldr	x1, [sp, #168]
  429eac:	bl	40aa20 <strcmp@plt>
  429eb0:	cmp	w0, #0x0
  429eb4:	b.ne	429ec0 <config_parse@plt+0x1ed10>  // b.any
  429eb8:	mov	w20, #0x1                   	// #1
  429ebc:	b	42a060 <config_parse@plt+0x1eeb0>
  429ec0:	ldr	x0, [sp, #168]
  429ec4:	mov	x2, #0xffffffffffffffff    	// #-1
  429ec8:	mov	x1, x0
  429ecc:	adrp	x0, 453000 <config_parse@plt+0x47e50>
  429ed0:	add	x0, x0, #0x168
  429ed4:	bl	40a4f0 <path_join_internal@plt>
  429ed8:	str	x0, [sp, #160]
  429edc:	ldr	x0, [sp, #160]
  429ee0:	cmp	x0, #0x0
  429ee4:	b.ne	429f10 <config_parse@plt+0x1ed60>  // b.any
  429ee8:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  429eec:	add	x1, x0, #0xe43
  429ef0:	adrp	x0, 453000 <config_parse@plt+0x47e50>
  429ef4:	add	x3, x0, #0x558
  429ef8:	mov	w2, #0x178                 	// #376
  429efc:	mov	w0, #0x0                   	// #0
  429f00:	bl	40b0b0 <log_oom_internal@plt>
  429f04:	mov	w19, w0
  429f08:	mov	w20, #0x0                   	// #0
  429f0c:	b	42a060 <config_parse@plt+0x1eeb0>
  429f10:	ldr	x0, [sp, #152]
  429f14:	ldr	x1, [sp, #160]
  429f18:	mov	w2, #0x0                   	// #0
  429f1c:	bl	40ae60 <symlink_idempotent@plt>
  429f20:	str	w0, [sp, #72]
  429f24:	ldr	w0, [sp, #72]
  429f28:	cmn	w0, #0x16
  429f2c:	b.ne	429fc0 <config_parse@plt+0x1ee10>  // b.any
  429f30:	mov	w0, #0x3                   	// #3
  429f34:	str	w0, [sp, #88]
  429f38:	ldr	w0, [sp, #72]
  429f3c:	str	w0, [sp, #92]
  429f40:	str	wzr, [sp, #96]
  429f44:	ldr	w0, [sp, #96]
  429f48:	bl	40b180 <log_get_max_level_realm@plt>
  429f4c:	mov	w1, w0
  429f50:	ldr	w0, [sp, #88]
  429f54:	and	w0, w0, #0x7
  429f58:	cmp	w1, w0
  429f5c:	b.lt	429fa4 <config_parse@plt+0x1edf4>  // b.tstop
  429f60:	ldr	w0, [sp, #96]
  429f64:	lsl	w1, w0, #10
  429f68:	ldr	w0, [sp, #88]
  429f6c:	orr	w6, w1, w0
  429f70:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  429f74:	add	x1, x0, #0xe43
  429f78:	adrp	x0, 453000 <config_parse@plt+0x47e50>
  429f7c:	add	x5, x0, #0x288
  429f80:	adrp	x0, 453000 <config_parse@plt+0x47e50>
  429f84:	add	x4, x0, #0x558
  429f88:	mov	w3, #0x17c                 	// #380
  429f8c:	mov	x2, x1
  429f90:	ldr	w1, [sp, #92]
  429f94:	mov	w0, w6
  429f98:	bl	40a790 <log_internal_realm@plt>
  429f9c:	mov	w19, w0
  429fa0:	b	429fb8 <config_parse@plt+0x1ee08>
  429fa4:	ldr	w0, [sp, #92]
  429fa8:	cmp	w0, #0x0
  429fac:	cneg	w0, w0, lt  // lt = tstop
  429fb0:	and	w0, w0, #0xff
  429fb4:	neg	w19, w0
  429fb8:	mov	w20, #0x0                   	// #0
  429fbc:	b	42a060 <config_parse@plt+0x1eeb0>
  429fc0:	ldr	w0, [sp, #72]
  429fc4:	cmp	w0, #0x0
  429fc8:	b.ge	42a05c <config_parse@plt+0x1eeac>  // b.tcont
  429fcc:	mov	w0, #0x3                   	// #3
  429fd0:	str	w0, [sp, #76]
  429fd4:	ldr	w0, [sp, #72]
  429fd8:	str	w0, [sp, #80]
  429fdc:	str	wzr, [sp, #84]
  429fe0:	ldr	w0, [sp, #84]
  429fe4:	bl	40b180 <log_get_max_level_realm@plt>
  429fe8:	mov	w1, w0
  429fec:	ldr	w0, [sp, #76]
  429ff0:	and	w0, w0, #0x7
  429ff4:	cmp	w1, w0
  429ff8:	b.lt	42a040 <config_parse@plt+0x1ee90>  // b.tstop
  429ffc:	ldr	w0, [sp, #84]
  42a000:	lsl	w1, w0, #10
  42a004:	ldr	w0, [sp, #76]
  42a008:	orr	w6, w1, w0
  42a00c:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  42a010:	add	x1, x0, #0xe43
  42a014:	adrp	x0, 453000 <config_parse@plt+0x47e50>
  42a018:	add	x5, x0, #0x2c0
  42a01c:	adrp	x0, 453000 <config_parse@plt+0x47e50>
  42a020:	add	x4, x0, #0x558
  42a024:	mov	w3, #0x17e                 	// #382
  42a028:	mov	x2, x1
  42a02c:	ldr	w1, [sp, #80]
  42a030:	mov	w0, w6
  42a034:	bl	40a790 <log_internal_realm@plt>
  42a038:	mov	w19, w0
  42a03c:	b	42a054 <config_parse@plt+0x1eea4>
  42a040:	ldr	w0, [sp, #80]
  42a044:	cmp	w0, #0x0
  42a048:	cneg	w0, w0, lt  // lt = tstop
  42a04c:	and	w0, w0, #0xff
  42a050:	neg	w19, w0
  42a054:	mov	w20, #0x0                   	// #0
  42a058:	b	42a060 <config_parse@plt+0x1eeb0>
  42a05c:	mov	w20, #0x2                   	// #2
  42a060:	add	x0, sp, #0xa8
  42a064:	bl	427b28 <config_parse@plt+0x1c978>
  42a068:	cmp	w20, #0x0
  42a06c:	b.eq	42a07c <config_parse@plt+0x1eecc>  // b.none
  42a070:	cmp	w20, #0x2
  42a074:	b.ne	42a084 <config_parse@plt+0x1eed4>  // b.any
  42a078:	b	42a08c <config_parse@plt+0x1eedc>
  42a07c:	mov	w20, #0x0                   	// #0
  42a080:	b	42a090 <config_parse@plt+0x1eee0>
  42a084:	mov	w20, #0x1                   	// #1
  42a088:	b	42a090 <config_parse@plt+0x1eee0>
  42a08c:	mov	w20, #0x2                   	// #2
  42a090:	add	x0, sp, #0xa0
  42a094:	bl	427b28 <config_parse@plt+0x1c978>
  42a098:	cmp	w20, #0x0
  42a09c:	b.eq	42a0ac <config_parse@plt+0x1eefc>  // b.none
  42a0a0:	cmp	w20, #0x2
  42a0a4:	b.ne	42a0b4 <config_parse@plt+0x1ef04>  // b.any
  42a0a8:	b	429dcc <config_parse@plt+0x1ec1c>
  42a0ac:	mov	w20, #0x1                   	// #1
  42a0b0:	b	42a0b8 <config_parse@plt+0x1ef08>
  42a0b4:	mov	w20, #0x2                   	// #2
  42a0b8:	add	x0, sp, #0x98
  42a0bc:	bl	427b28 <config_parse@plt+0x1c978>
  42a0c0:	cmp	w20, #0x0
  42a0c4:	b.eq	42a0d8 <config_parse@plt+0x1ef28>  // b.none
  42a0c8:	cmp	w20, #0x2
  42a0cc:	b.ne	42a198 <config_parse@plt+0x1efe8>  // b.any
  42a0d0:	b	429d4c <config_parse@plt+0x1eb9c>
  42a0d4:	nop
  42a0d8:	ldr	w0, [sp, #52]
  42a0dc:	cmp	w0, #0x0
  42a0e0:	b.le	42a11c <config_parse@plt+0x1ef6c>
  42a0e4:	mov	w3, #0x0                   	// #0
  42a0e8:	adrp	x0, 453000 <config_parse@plt+0x47e50>
  42a0ec:	add	x2, x0, #0x2f8
  42a0f0:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  42a0f4:	add	x1, x0, #0xd80
  42a0f8:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  42a0fc:	add	x0, x0, #0xd68
  42a100:	bl	4296ec <config_parse@plt+0x1e53c>
  42a104:	str	w0, [sp, #72]
  42a108:	ldr	w0, [sp, #72]
  42a10c:	cmp	w0, #0x0
  42a110:	b.ge	42a11c <config_parse@plt+0x1ef6c>  // b.tcont
  42a114:	ldr	w19, [sp, #72]
  42a118:	b	42a198 <config_parse@plt+0x1efe8>
  42a11c:	mov	w3, #0x0                   	// #0
  42a120:	adrp	x0, 453000 <config_parse@plt+0x47e50>
  42a124:	add	x2, x0, #0x300
  42a128:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  42a12c:	add	x1, x0, #0xd70
  42a130:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  42a134:	add	x0, x0, #0xd68
  42a138:	bl	4296ec <config_parse@plt+0x1e53c>
  42a13c:	str	w0, [sp, #72]
  42a140:	ldr	w0, [sp, #72]
  42a144:	cmp	w0, #0x0
  42a148:	b.ge	42a154 <config_parse@plt+0x1efa4>  // b.tcont
  42a14c:	ldr	w19, [sp, #72]
  42a150:	b	42a198 <config_parse@plt+0x1efe8>
  42a154:	ldrb	w0, [sp, #51]
  42a158:	eor	w0, w0, #0x1
  42a15c:	and	w0, w0, #0xff
  42a160:	cmp	w0, #0x0
  42a164:	b.eq	42a194 <config_parse@plt+0x1efe4>  // b.none
  42a168:	adrp	x0, 453000 <config_parse@plt+0x47e50>
  42a16c:	add	x5, x0, #0x200
  42a170:	mov	x4, #0x2f                  	// #47
  42a174:	movk	x4, #0x100, lsl #16
  42a178:	mov	x3, #0x0                   	// #0
  42a17c:	ldr	x2, [sp, #176]
  42a180:	mov	x1, #0x0                   	// #0
  42a184:	mov	w0, #0x3                   	// #3
  42a188:	bl	4096c0 <mount_verbose@plt>
  42a18c:	mov	w19, w0
  42a190:	b	42a198 <config_parse@plt+0x1efe8>
  42a194:	mov	w19, #0x0                   	// #0
  42a198:	add	x0, sp, #0x88
  42a19c:	bl	427c14 <config_parse@plt+0x1ca64>
  42a1a0:	mov	w1, w19
  42a1a4:	adrp	x0, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  42a1a8:	ldr	x0, [x0, #4048]
  42a1ac:	ldr	x2, [sp, #184]
  42a1b0:	ldr	x0, [x0]
  42a1b4:	eor	x0, x2, x0
  42a1b8:	cmp	x0, #0x0
  42a1bc:	b.eq	42a1c4 <config_parse@plt+0x1f014>  // b.none
  42a1c0:	bl	40a440 <__stack_chk_fail@plt>
  42a1c4:	mov	w0, w1
  42a1c8:	ldp	x19, x20, [sp, #16]
  42a1cc:	ldp	x29, x30, [sp], #192
  42a1d0:	ret
  42a1d4:	stp	x29, x30, [sp, #-256]!
  42a1d8:	mov	x29, sp
  42a1dc:	stp	x19, x20, [sp, #16]
  42a1e0:	str	x0, [x29, #56]
  42a1e4:	str	w1, [x29, #52]
  42a1e8:	strb	w2, [x29, #51]
  42a1ec:	str	w3, [x29, #44]
  42a1f0:	str	w4, [x29, #40]
  42a1f4:	str	x5, [x29, #32]
  42a1f8:	adrp	x0, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  42a1fc:	ldr	x0, [x0, #4048]
  42a200:	ldr	x1, [x0]
  42a204:	str	x1, [x29, #248]
  42a208:	mov	x1, #0x0                   	// #0
  42a20c:	str	xzr, [x29, #144]
  42a210:	adrp	x0, 453000 <config_parse@plt+0x47e50>
  42a214:	add	x0, x0, #0x1b0
  42a218:	str	x0, [x29, #184]
  42a21c:	ldr	x0, [x29, #56]
  42a220:	str	x0, [x29, #208]
  42a224:	b	42a234 <config_parse@plt+0x1f084>
  42a228:	ldr	x0, [x29, #184]
  42a22c:	add	x0, x0, #0x1
  42a230:	str	x0, [x29, #184]
  42a234:	ldr	x0, [x29, #184]
  42a238:	ldrb	w0, [x0]
  42a23c:	cmp	w0, #0x2f
  42a240:	b.ne	42a258 <config_parse@plt+0x1f0a8>  // b.any
  42a244:	ldr	x0, [x29, #184]
  42a248:	add	x0, x0, #0x1
  42a24c:	ldrb	w0, [x0]
  42a250:	cmp	w0, #0x2f
  42a254:	b.eq	42a228 <config_parse@plt+0x1f078>  // b.none
  42a258:	ldr	x0, [x29, #208]
  42a25c:	bl	427d14 <config_parse@plt+0x1cb64>
  42a260:	and	w0, w0, #0xff
  42a264:	cmp	w0, #0x0
  42a268:	b.eq	42a278 <config_parse@plt+0x1f0c8>  // b.none
  42a26c:	ldr	x0, [x29, #184]
  42a270:	str	x0, [x29, #192]
  42a274:	b	42a3cc <config_parse@plt+0x1f21c>
  42a278:	ldr	x0, [x29, #208]
  42a27c:	bl	40b010 <strlen@plt>
  42a280:	mov	x20, x0
  42a284:	ldr	x0, [x29, #184]
  42a288:	bl	40b010 <strlen@plt>
  42a28c:	add	x0, x20, x0
  42a290:	add	x0, x0, #0x2
  42a294:	str	x0, [x29, #216]
  42a298:	ldr	x0, [x29, #216]
  42a29c:	str	x0, [x29, #224]
  42a2a0:	ldr	x1, [x29, #224]
  42a2a4:	mov	x0, #0x1                   	// #1
  42a2a8:	bl	427b4c <config_parse@plt+0x1c99c>
  42a2ac:	and	w0, w0, #0xff
  42a2b0:	and	x0, x0, #0xff
  42a2b4:	cmp	x0, #0x0
  42a2b8:	b.eq	42a2e4 <config_parse@plt+0x1f134>  // b.none
  42a2bc:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  42a2c0:	add	x1, x0, #0xe43
  42a2c4:	adrp	x0, 453000 <config_parse@plt+0x47e50>
  42a2c8:	add	x4, x0, #0x578
  42a2cc:	mov	w3, #0x1a1                 	// #417
  42a2d0:	mov	x2, x1
  42a2d4:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  42a2d8:	add	x1, x0, #0xff8
  42a2dc:	mov	w0, #0x0                   	// #0
  42a2e0:	bl	409d50 <log_assert_failed_realm@plt>
  42a2e4:	ldr	x0, [x29, #224]
  42a2e8:	cmp	x0, #0x400, lsl #12
  42a2ec:	cset	w0, hi  // hi = pmore
  42a2f0:	and	w0, w0, #0xff
  42a2f4:	and	x0, x0, #0xff
  42a2f8:	cmp	x0, #0x0
  42a2fc:	b.eq	42a328 <config_parse@plt+0x1f178>  // b.none
  42a300:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  42a304:	add	x1, x0, #0xe43
  42a308:	adrp	x0, 453000 <config_parse@plt+0x47e50>
  42a30c:	add	x4, x0, #0x578
  42a310:	mov	w3, #0x1a1                 	// #417
  42a314:	mov	x2, x1
  42a318:	adrp	x0, 453000 <config_parse@plt+0x47e50>
  42a31c:	add	x1, x0, #0x28
  42a320:	mov	w0, #0x0                   	// #0
  42a324:	bl	409d50 <log_assert_failed_realm@plt>
  42a328:	ldr	x0, [x29, #224]
  42a32c:	add	x0, x0, #0xf
  42a330:	lsr	x0, x0, #4
  42a334:	lsl	x0, x0, #4
  42a338:	sub	sp, sp, x0
  42a33c:	mov	x0, sp
  42a340:	add	x0, x0, #0xf
  42a344:	lsr	x0, x0, #4
  42a348:	lsl	x0, x0, #4
  42a34c:	str	x0, [x29, #232]
  42a350:	ldr	x1, [x29, #208]
  42a354:	ldr	x0, [x29, #232]
  42a358:	bl	409770 <stpcpy@plt>
  42a35c:	str	x0, [x29, #200]
  42a360:	b	42a370 <config_parse@plt+0x1f1c0>
  42a364:	ldr	x0, [x29, #200]
  42a368:	sub	x0, x0, #0x1
  42a36c:	str	x0, [x29, #200]
  42a370:	ldr	x1, [x29, #200]
  42a374:	ldr	x0, [x29, #232]
  42a378:	cmp	x1, x0
  42a37c:	b.ls	42a394 <config_parse@plt+0x1f1e4>  // b.plast
  42a380:	ldr	x0, [x29, #200]
  42a384:	sub	x0, x0, #0x1
  42a388:	ldrb	w0, [x0]
  42a38c:	cmp	w0, #0x2f
  42a390:	b.eq	42a364 <config_parse@plt+0x1f1b4>  // b.none
  42a394:	ldr	x0, [x29, #184]
  42a398:	ldrb	w0, [x0]
  42a39c:	cmp	w0, #0x2f
  42a3a0:	b.eq	42a3b8 <config_parse@plt+0x1f208>  // b.none
  42a3a4:	ldr	x0, [x29, #200]
  42a3a8:	add	x1, x0, #0x1
  42a3ac:	str	x1, [x29, #200]
  42a3b0:	mov	w1, #0x2f                  	// #47
  42a3b4:	strb	w1, [x0]
  42a3b8:	ldr	x1, [x29, #184]
  42a3bc:	ldr	x0, [x29, #200]
  42a3c0:	bl	40af60 <strcpy@plt>
  42a3c4:	ldr	x0, [x29, #232]
  42a3c8:	str	x0, [x29, #192]
  42a3cc:	ldr	x0, [x29, #192]
  42a3d0:	str	x0, [x29, #240]
  42a3d4:	mov	w1, #0x1ed                 	// #493
  42a3d8:	ldr	x0, [x29, #240]
  42a3dc:	bl	40af00 <mkdir_p@plt>
  42a3e0:	mov	w2, #0x400                 	// #1024
  42a3e4:	ldr	x1, [x29, #56]
  42a3e8:	ldr	x0, [x29, #240]
  42a3ec:	bl	40aa30 <path_is_mount_point@plt>
  42a3f0:	str	w0, [x29, #68]
  42a3f4:	ldr	w0, [x29, #68]
  42a3f8:	cmp	w0, #0x0
  42a3fc:	b.ge	42a48c <config_parse@plt+0x1f2dc>  // b.tcont
  42a400:	mov	w0, #0x3                   	// #3
  42a404:	str	w0, [x29, #132]
  42a408:	ldr	w0, [x29, #68]
  42a40c:	str	w0, [x29, #136]
  42a410:	str	wzr, [x29, #140]
  42a414:	ldr	w0, [x29, #140]
  42a418:	bl	40b180 <log_get_max_level_realm@plt>
  42a41c:	mov	w1, w0
  42a420:	ldr	w0, [x29, #132]
  42a424:	and	w0, w0, #0x7
  42a428:	cmp	w1, w0
  42a42c:	b.lt	42a474 <config_parse@plt+0x1f2c4>  // b.tstop
  42a430:	ldr	w0, [x29, #140]
  42a434:	lsl	w1, w0, #10
  42a438:	ldr	w0, [x29, #132]
  42a43c:	orr	w6, w1, w0
  42a440:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  42a444:	add	x1, x0, #0xe43
  42a448:	adrp	x0, 453000 <config_parse@plt+0x47e50>
  42a44c:	add	x5, x0, #0x1c0
  42a450:	adrp	x0, 453000 <config_parse@plt+0x47e50>
  42a454:	add	x4, x0, #0x598
  42a458:	mov	w3, #0x1a8                 	// #424
  42a45c:	mov	x2, x1
  42a460:	ldr	w1, [x29, #136]
  42a464:	mov	w0, w6
  42a468:	bl	40a790 <log_internal_realm@plt>
  42a46c:	mov	w19, w0
  42a470:	b	42aba8 <config_parse@plt+0x1f9f8>
  42a474:	ldr	w0, [x29, #136]
  42a478:	cmp	w0, #0x0
  42a47c:	cneg	w0, w0, lt  // lt = tstop
  42a480:	and	w0, w0, #0xff
  42a484:	neg	w19, w0
  42a488:	b	42aba8 <config_parse@plt+0x1f9f8>
  42a48c:	ldr	w0, [x29, #68]
  42a490:	cmp	w0, #0x0
  42a494:	b.ne	42a564 <config_parse@plt+0x1f3b4>  // b.any
  42a498:	str	xzr, [x29, #176]
  42a49c:	ldr	w0, [x29, #44]
  42a4a0:	cmp	w0, #0x0
  42a4a4:	b.eq	42a4b0 <config_parse@plt+0x1f300>  // b.none
  42a4a8:	ldr	w0, [x29, #44]
  42a4ac:	b	42a4b4 <config_parse@plt+0x1f304>
  42a4b0:	mov	w0, #0xffffffff            	// #-1
  42a4b4:	add	x1, x29, #0xb0
  42a4b8:	mov	x3, x1
  42a4bc:	ldr	x2, [x29, #32]
  42a4c0:	mov	w1, w0
  42a4c4:	adrp	x0, 453000 <config_parse@plt+0x47e50>
  42a4c8:	add	x0, x0, #0x200
  42a4cc:	bl	42eb14 <config_parse@plt+0x23964>
  42a4d0:	str	w0, [x29, #68]
  42a4d4:	ldr	w0, [x29, #68]
  42a4d8:	cmp	w0, #0x0
  42a4dc:	b.ge	42a508 <config_parse@plt+0x1f358>  // b.tcont
  42a4e0:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  42a4e4:	add	x1, x0, #0xe43
  42a4e8:	adrp	x0, 453000 <config_parse@plt+0x47e50>
  42a4ec:	add	x3, x0, #0x598
  42a4f0:	mov	w2, #0x1ae                 	// #430
  42a4f4:	mov	w0, #0x0                   	// #0
  42a4f8:	bl	40b0b0 <log_oom_internal@plt>
  42a4fc:	mov	w19, w0
  42a500:	mov	w20, #0x0                   	// #0
  42a504:	b	42a554 <config_parse@plt+0x1f3a4>
  42a508:	ldr	x0, [x29, #176]
  42a50c:	mov	x5, x0
  42a510:	mov	x4, #0xe                   	// #14
  42a514:	movk	x4, #0x100, lsl #16
  42a518:	adrp	x0, 453000 <config_parse@plt+0x47e50>
  42a51c:	add	x3, x0, #0x210
  42a520:	ldr	x2, [x29, #240]
  42a524:	adrp	x0, 453000 <config_parse@plt+0x47e50>
  42a528:	add	x1, x0, #0x210
  42a52c:	mov	w0, #0x3                   	// #3
  42a530:	bl	4096c0 <mount_verbose@plt>
  42a534:	str	w0, [x29, #68]
  42a538:	ldr	w0, [x29, #68]
  42a53c:	cmp	w0, #0x0
  42a540:	b.ge	42a550 <config_parse@plt+0x1f3a0>  // b.tcont
  42a544:	ldr	w19, [x29, #68]
  42a548:	mov	w20, #0x0                   	// #0
  42a54c:	b	42a554 <config_parse@plt+0x1f3a4>
  42a550:	mov	w20, #0x1                   	// #1
  42a554:	add	x0, x29, #0xb0
  42a558:	bl	427b28 <config_parse@plt+0x1c978>
  42a55c:	cmp	w20, #0x1
  42a560:	b.ne	42aba8 <config_parse@plt+0x1f9f8>  // b.any
  42a564:	bl	409a70 <cg_all_unified@plt>
  42a568:	str	w0, [x29, #68]
  42a56c:	ldr	w0, [x29, #68]
  42a570:	cmp	w0, #0x0
  42a574:	b.ge	42a580 <config_parse@plt+0x1f3d0>  // b.tcont
  42a578:	ldr	w19, [x29, #68]
  42a57c:	b	42aba8 <config_parse@plt+0x1f9f8>
  42a580:	ldr	w0, [x29, #68]
  42a584:	cmp	w0, #0x0
  42a588:	b.gt	42ab08 <config_parse@plt+0x1f958>
  42a58c:	add	x0, x29, #0x90
  42a590:	bl	40a470 <cg_kernel_controllers@plt>
  42a594:	str	w0, [x29, #68]
  42a598:	ldr	w0, [x29, #68]
  42a59c:	cmp	w0, #0x0
  42a5a0:	b.ge	42a630 <config_parse@plt+0x1f480>  // b.tcont
  42a5a4:	mov	w0, #0x3                   	// #3
  42a5a8:	str	w0, [x29, #120]
  42a5ac:	ldr	w0, [x29, #68]
  42a5b0:	str	w0, [x29, #124]
  42a5b4:	str	wzr, [x29, #128]
  42a5b8:	ldr	w0, [x29, #128]
  42a5bc:	bl	40b180 <log_get_max_level_realm@plt>
  42a5c0:	mov	w1, w0
  42a5c4:	ldr	w0, [x29, #120]
  42a5c8:	and	w0, w0, #0x7
  42a5cc:	cmp	w1, w0
  42a5d0:	b.lt	42a618 <config_parse@plt+0x1f468>  // b.tstop
  42a5d4:	ldr	w0, [x29, #128]
  42a5d8:	lsl	w1, w0, #10
  42a5dc:	ldr	w0, [x29, #120]
  42a5e0:	orr	w6, w1, w0
  42a5e4:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  42a5e8:	add	x1, x0, #0xe43
  42a5ec:	adrp	x0, 453000 <config_parse@plt+0x47e50>
  42a5f0:	add	x5, x0, #0x218
  42a5f4:	adrp	x0, 453000 <config_parse@plt+0x47e50>
  42a5f8:	add	x4, x0, #0x598
  42a5fc:	mov	w3, #0x1be                 	// #446
  42a600:	mov	x2, x1
  42a604:	ldr	w1, [x29, #124]
  42a608:	mov	w0, w6
  42a60c:	bl	40a790 <log_internal_realm@plt>
  42a610:	mov	w19, w0
  42a614:	b	42aba8 <config_parse@plt+0x1f9f8>
  42a618:	ldr	w0, [x29, #124]
  42a61c:	cmp	w0, #0x0
  42a620:	cneg	w0, w0, lt  // lt = tstop
  42a624:	and	w0, w0, #0xff
  42a628:	neg	w19, w0
  42a62c:	b	42aba8 <config_parse@plt+0x1f9f8>
  42a630:	str	xzr, [x29, #152]
  42a634:	str	xzr, [x29, #160]
  42a638:	str	xzr, [x29, #168]
  42a63c:	ldr	x0, [x29, #144]
  42a640:	bl	427bf0 <config_parse@plt+0x1ca40>
  42a644:	str	x0, [x29, #152]
  42a648:	ldr	x0, [x29, #152]
  42a64c:	cmp	x0, #0x0
  42a650:	b.ne	42a65c <config_parse@plt+0x1f4ac>  // b.any
  42a654:	mov	w20, #0x0                   	// #0
  42a658:	b	42aa4c <config_parse@plt+0x1f89c>
  42a65c:	ldr	x0, [x29, #152]
  42a660:	mov	x2, #0xffffffffffffffff    	// #-1
  42a664:	mov	x1, x0
  42a668:	adrp	x0, 453000 <config_parse@plt+0x47e50>
  42a66c:	add	x0, x0, #0x168
  42a670:	bl	40a4f0 <path_join_internal@plt>
  42a674:	str	x0, [x29, #160]
  42a678:	ldr	x0, [x29, #160]
  42a67c:	cmp	x0, #0x0
  42a680:	b.ne	42a6ac <config_parse@plt+0x1f4fc>  // b.any
  42a684:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  42a688:	add	x1, x0, #0xe43
  42a68c:	adrp	x0, 453000 <config_parse@plt+0x47e50>
  42a690:	add	x3, x0, #0x598
  42a694:	mov	w2, #0x1c9                 	// #457
  42a698:	mov	w0, #0x0                   	// #0
  42a69c:	bl	40b0b0 <log_oom_internal@plt>
  42a6a0:	mov	w19, w0
  42a6a4:	mov	w20, #0x1                   	// #1
  42a6a8:	b	42aa4c <config_parse@plt+0x1f89c>
  42a6ac:	ldr	x0, [x29, #160]
  42a6b0:	add	x1, x29, #0xa8
  42a6b4:	bl	40ae90 <readlink_malloc@plt>
  42a6b8:	str	w0, [x29, #68]
  42a6bc:	ldr	w0, [x29, #68]
  42a6c0:	cmn	w0, #0x16
  42a6c4:	b.ne	42a700 <config_parse@plt+0x1f550>  // b.any
  42a6c8:	ldr	x0, [x29, #152]
  42a6cc:	ldr	x1, [x29, #152]
  42a6d0:	mov	w3, #0x1                   	// #1
  42a6d4:	mov	x2, x1
  42a6d8:	mov	x1, x0
  42a6dc:	ldr	x0, [x29, #56]
  42a6e0:	bl	4296ec <config_parse@plt+0x1e53c>
  42a6e4:	str	w0, [x29, #68]
  42a6e8:	ldr	w0, [x29, #68]
  42a6ec:	cmp	w0, #0x0
  42a6f0:	b.ge	42aa48 <config_parse@plt+0x1f898>  // b.tcont
  42a6f4:	ldr	w19, [x29, #68]
  42a6f8:	mov	w20, #0x1                   	// #1
  42a6fc:	b	42aa4c <config_parse@plt+0x1f89c>
  42a700:	ldr	w0, [x29, #68]
  42a704:	cmp	w0, #0x0
  42a708:	b.ge	42a7a4 <config_parse@plt+0x1f5f4>  // b.tcont
  42a70c:	mov	w0, #0x3                   	// #3
  42a710:	str	w0, [x29, #108]
  42a714:	ldr	w0, [x29, #68]
  42a718:	str	w0, [x29, #112]
  42a71c:	str	wzr, [x29, #116]
  42a720:	ldr	w0, [x29, #116]
  42a724:	bl	40b180 <log_get_max_level_realm@plt>
  42a728:	mov	w1, w0
  42a72c:	ldr	w0, [x29, #108]
  42a730:	and	w0, w0, #0x7
  42a734:	cmp	w1, w0
  42a738:	b.lt	42a788 <config_parse@plt+0x1f5d8>  // b.tstop
  42a73c:	ldr	w0, [x29, #116]
  42a740:	lsl	w1, w0, #10
  42a744:	ldr	w0, [x29, #108]
  42a748:	orr	w7, w1, w0
  42a74c:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  42a750:	add	x1, x0, #0xe43
  42a754:	ldr	x0, [x29, #160]
  42a758:	mov	x6, x0
  42a75c:	adrp	x0, 453000 <config_parse@plt+0x47e50>
  42a760:	add	x5, x0, #0x308
  42a764:	adrp	x0, 453000 <config_parse@plt+0x47e50>
  42a768:	add	x4, x0, #0x598
  42a76c:	mov	w3, #0x1d4                 	// #468
  42a770:	mov	x2, x1
  42a774:	ldr	w1, [x29, #112]
  42a778:	mov	w0, w7
  42a77c:	bl	40a790 <log_internal_realm@plt>
  42a780:	mov	w19, w0
  42a784:	b	42a79c <config_parse@plt+0x1f5ec>
  42a788:	ldr	w0, [x29, #112]
  42a78c:	cmp	w0, #0x0
  42a790:	cneg	w0, w0, lt  // lt = tstop
  42a794:	and	w0, w0, #0xff
  42a798:	neg	w19, w0
  42a79c:	mov	w20, #0x1                   	// #1
  42a7a0:	b	42aa4c <config_parse@plt+0x1f89c>
  42a7a4:	str	xzr, [x29, #176]
  42a7a8:	ldr	x0, [x29, #160]
  42a7ac:	mov	x2, #0xffffffffffffffff    	// #-1
  42a7b0:	mov	x1, x0
  42a7b4:	ldr	x0, [x29, #56]
  42a7b8:	bl	40a4f0 <path_join_internal@plt>
  42a7bc:	str	x0, [x29, #176]
  42a7c0:	ldr	x0, [x29, #176]
  42a7c4:	cmp	x0, #0x0
  42a7c8:	b.ne	42a7f4 <config_parse@plt+0x1f644>  // b.any
  42a7cc:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  42a7d0:	add	x1, x0, #0xe43
  42a7d4:	adrp	x0, 453000 <config_parse@plt+0x47e50>
  42a7d8:	add	x3, x0, #0x598
  42a7dc:	mov	w2, #0x1da                 	// #474
  42a7e0:	mov	w0, #0x0                   	// #0
  42a7e4:	bl	40b0b0 <log_oom_internal@plt>
  42a7e8:	mov	w19, w0
  42a7ec:	mov	w20, #0x0                   	// #0
  42a7f0:	b	42aa1c <config_parse@plt+0x1f86c>
  42a7f4:	ldr	x0, [x29, #168]
  42a7f8:	bl	4095d0 <filename_is_valid@plt>
  42a7fc:	and	w0, w0, #0xff
  42a800:	eor	w0, w0, #0x1
  42a804:	and	w0, w0, #0xff
  42a808:	cmp	w0, #0x0
  42a80c:	b.eq	42a894 <config_parse@plt+0x1f6e4>  // b.none
  42a810:	mov	w0, #0x4                   	// #4
  42a814:	str	w0, [x29, #96]
  42a818:	str	wzr, [x29, #100]
  42a81c:	str	wzr, [x29, #104]
  42a820:	ldr	w0, [x29, #104]
  42a824:	bl	40b180 <log_get_max_level_realm@plt>
  42a828:	mov	w1, w0
  42a82c:	ldr	w0, [x29, #96]
  42a830:	and	w0, w0, #0x7
  42a834:	cmp	w1, w0
  42a838:	b.lt	42a884 <config_parse@plt+0x1f6d4>  // b.tstop
  42a83c:	ldr	w0, [x29, #104]
  42a840:	lsl	w1, w0, #10
  42a844:	ldr	w0, [x29, #96]
  42a848:	orr	w7, w1, w0
  42a84c:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  42a850:	add	x1, x0, #0xe43
  42a854:	ldr	x0, [x29, #168]
  42a858:	mov	x6, x0
  42a85c:	adrp	x0, 453000 <config_parse@plt+0x47e50>
  42a860:	add	x5, x0, #0x328
  42a864:	adrp	x0, 453000 <config_parse@plt+0x47e50>
  42a868:	add	x4, x0, #0x598
  42a86c:	mov	w3, #0x1df                 	// #479
  42a870:	mov	x2, x1
  42a874:	ldr	w1, [x29, #100]
  42a878:	mov	w0, w7
  42a87c:	bl	40a790 <log_internal_realm@plt>
  42a880:	b	42a88c <config_parse@plt+0x1f6dc>
  42a884:	ldr	w0, [x29, #100]
  42a888:	cmp	w0, #0x0
  42a88c:	mov	w20, #0x1                   	// #1
  42a890:	b	42aa1c <config_parse@plt+0x1f86c>
  42a894:	ldr	x0, [x29, #168]
  42a898:	ldr	x1, [x29, #168]
  42a89c:	mov	w3, #0x1                   	// #1
  42a8a0:	mov	x2, x1
  42a8a4:	mov	x1, x0
  42a8a8:	ldr	x0, [x29, #56]
  42a8ac:	bl	4296ec <config_parse@plt+0x1e53c>
  42a8b0:	str	w0, [x29, #68]
  42a8b4:	ldr	w0, [x29, #68]
  42a8b8:	cmp	w0, #0x0
  42a8bc:	b.ge	42a8cc <config_parse@plt+0x1f71c>  // b.tcont
  42a8c0:	ldr	w19, [x29, #68]
  42a8c4:	mov	w20, #0x0                   	// #0
  42a8c8:	b	42aa1c <config_parse@plt+0x1f86c>
  42a8cc:	ldr	x0, [x29, #168]
  42a8d0:	ldr	x1, [x29, #176]
  42a8d4:	mov	w2, #0x0                   	// #0
  42a8d8:	bl	40ae60 <symlink_idempotent@plt>
  42a8dc:	str	w0, [x29, #68]
  42a8e0:	ldr	w0, [x29, #68]
  42a8e4:	cmn	w0, #0x16
  42a8e8:	b.ne	42a97c <config_parse@plt+0x1f7cc>  // b.any
  42a8ec:	mov	w0, #0x3                   	// #3
  42a8f0:	str	w0, [x29, #84]
  42a8f4:	ldr	w0, [x29, #68]
  42a8f8:	str	w0, [x29, #88]
  42a8fc:	str	wzr, [x29, #92]
  42a900:	ldr	w0, [x29, #92]
  42a904:	bl	40b180 <log_get_max_level_realm@plt>
  42a908:	mov	w1, w0
  42a90c:	ldr	w0, [x29, #84]
  42a910:	and	w0, w0, #0x7
  42a914:	cmp	w1, w0
  42a918:	b.lt	42a960 <config_parse@plt+0x1f7b0>  // b.tstop
  42a91c:	ldr	w0, [x29, #92]
  42a920:	lsl	w1, w0, #10
  42a924:	ldr	w0, [x29, #84]
  42a928:	orr	w6, w1, w0
  42a92c:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  42a930:	add	x1, x0, #0xe43
  42a934:	adrp	x0, 453000 <config_parse@plt+0x47e50>
  42a938:	add	x5, x0, #0x288
  42a93c:	adrp	x0, 453000 <config_parse@plt+0x47e50>
  42a940:	add	x4, x0, #0x598
  42a944:	mov	w3, #0x1e9                 	// #489
  42a948:	mov	x2, x1
  42a94c:	ldr	w1, [x29, #88]
  42a950:	mov	w0, w6
  42a954:	bl	40a790 <log_internal_realm@plt>
  42a958:	mov	w19, w0
  42a95c:	b	42a974 <config_parse@plt+0x1f7c4>
  42a960:	ldr	w0, [x29, #88]
  42a964:	cmp	w0, #0x0
  42a968:	cneg	w0, w0, lt  // lt = tstop
  42a96c:	and	w0, w0, #0xff
  42a970:	neg	w19, w0
  42a974:	mov	w20, #0x0                   	// #0
  42a978:	b	42aa1c <config_parse@plt+0x1f86c>
  42a97c:	ldr	w0, [x29, #68]
  42a980:	cmp	w0, #0x0
  42a984:	b.ge	42aa18 <config_parse@plt+0x1f868>  // b.tcont
  42a988:	mov	w0, #0x3                   	// #3
  42a98c:	str	w0, [x29, #72]
  42a990:	ldr	w0, [x29, #68]
  42a994:	str	w0, [x29, #76]
  42a998:	str	wzr, [x29, #80]
  42a99c:	ldr	w0, [x29, #80]
  42a9a0:	bl	40b180 <log_get_max_level_realm@plt>
  42a9a4:	mov	w1, w0
  42a9a8:	ldr	w0, [x29, #72]
  42a9ac:	and	w0, w0, #0x7
  42a9b0:	cmp	w1, w0
  42a9b4:	b.lt	42a9fc <config_parse@plt+0x1f84c>  // b.tstop
  42a9b8:	ldr	w0, [x29, #80]
  42a9bc:	lsl	w1, w0, #10
  42a9c0:	ldr	w0, [x29, #72]
  42a9c4:	orr	w6, w1, w0
  42a9c8:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  42a9cc:	add	x1, x0, #0xe43
  42a9d0:	adrp	x0, 453000 <config_parse@plt+0x47e50>
  42a9d4:	add	x5, x0, #0x2c0
  42a9d8:	adrp	x0, 453000 <config_parse@plt+0x47e50>
  42a9dc:	add	x4, x0, #0x598
  42a9e0:	mov	w3, #0x1eb                 	// #491
  42a9e4:	mov	x2, x1
  42a9e8:	ldr	w1, [x29, #76]
  42a9ec:	mov	w0, w6
  42a9f0:	bl	40a790 <log_internal_realm@plt>
  42a9f4:	mov	w19, w0
  42a9f8:	b	42aa10 <config_parse@plt+0x1f860>
  42a9fc:	ldr	w0, [x29, #76]
  42aa00:	cmp	w0, #0x0
  42aa04:	cneg	w0, w0, lt  // lt = tstop
  42aa08:	and	w0, w0, #0xff
  42aa0c:	neg	w19, w0
  42aa10:	mov	w20, #0x0                   	// #0
  42aa14:	b	42aa1c <config_parse@plt+0x1f86c>
  42aa18:	mov	w20, #0x2                   	// #2
  42aa1c:	add	x0, x29, #0xb0
  42aa20:	bl	427b28 <config_parse@plt+0x1c978>
  42aa24:	cmp	w20, #0x0
  42aa28:	b.eq	42aa38 <config_parse@plt+0x1f888>  // b.none
  42aa2c:	cmp	w20, #0x2
  42aa30:	b.ne	42aa40 <config_parse@plt+0x1f890>  // b.any
  42aa34:	b	42aa48 <config_parse@plt+0x1f898>
  42aa38:	mov	w20, #0x1                   	// #1
  42aa3c:	b	42aa4c <config_parse@plt+0x1f89c>
  42aa40:	mov	w20, #0x2                   	// #2
  42aa44:	b	42aa4c <config_parse@plt+0x1f89c>
  42aa48:	mov	w20, #0x3                   	// #3
  42aa4c:	add	x0, x29, #0xa8
  42aa50:	bl	427b28 <config_parse@plt+0x1c978>
  42aa54:	cmp	w20, #0x3
  42aa58:	b.eq	42aa90 <config_parse@plt+0x1f8e0>  // b.none
  42aa5c:	cmp	w20, #0x3
  42aa60:	b.gt	42aa88 <config_parse@plt+0x1f8d8>
  42aa64:	cmp	w20, #0x0
  42aa68:	b.eq	42aa78 <config_parse@plt+0x1f8c8>  // b.none
  42aa6c:	cmp	w20, #0x1
  42aa70:	b.eq	42aa80 <config_parse@plt+0x1f8d0>  // b.none
  42aa74:	b	42aa88 <config_parse@plt+0x1f8d8>
  42aa78:	mov	w20, #0x0                   	// #0
  42aa7c:	b	42aa94 <config_parse@plt+0x1f8e4>
  42aa80:	mov	w20, #0x1                   	// #1
  42aa84:	b	42aa94 <config_parse@plt+0x1f8e4>
  42aa88:	mov	w20, #0x2                   	// #2
  42aa8c:	b	42aa94 <config_parse@plt+0x1f8e4>
  42aa90:	mov	w20, #0x3                   	// #3
  42aa94:	add	x0, x29, #0xa0
  42aa98:	bl	427b28 <config_parse@plt+0x1c978>
  42aa9c:	cmp	w20, #0x3
  42aaa0:	b.eq	42aad8 <config_parse@plt+0x1f928>  // b.none
  42aaa4:	cmp	w20, #0x3
  42aaa8:	b.gt	42aad0 <config_parse@plt+0x1f920>
  42aaac:	cmp	w20, #0x0
  42aab0:	b.eq	42aac0 <config_parse@plt+0x1f910>  // b.none
  42aab4:	cmp	w20, #0x1
  42aab8:	b.eq	42aac8 <config_parse@plt+0x1f918>  // b.none
  42aabc:	b	42aad0 <config_parse@plt+0x1f920>
  42aac0:	mov	w20, #0x0                   	// #0
  42aac4:	b	42aadc <config_parse@plt+0x1f92c>
  42aac8:	mov	w20, #0x1                   	// #1
  42aacc:	b	42aadc <config_parse@plt+0x1f92c>
  42aad0:	mov	w20, #0x2                   	// #2
  42aad4:	b	42aadc <config_parse@plt+0x1f92c>
  42aad8:	mov	w20, #0x3                   	// #3
  42aadc:	add	x0, x29, #0x98
  42aae0:	bl	427b28 <config_parse@plt+0x1c978>
  42aae4:	cmp	w20, #0x3
  42aae8:	b.eq	42ab04 <config_parse@plt+0x1f954>  // b.none
  42aaec:	cmp	w20, #0x3
  42aaf0:	b.gt	42a630 <config_parse@plt+0x1f480>
  42aaf4:	cmp	w20, #0x0
  42aaf8:	b.eq	42ab0c <config_parse@plt+0x1f95c>  // b.none
  42aafc:	cmp	w20, #0x1
  42ab00:	b.eq	42aba8 <config_parse@plt+0x1f9f8>  // b.none
  42ab04:	b	42a630 <config_parse@plt+0x1f480>
  42ab08:	nop
  42ab0c:	ldr	w0, [x29, #52]
  42ab10:	cmp	w0, #0x0
  42ab14:	b.le	42ab4c <config_parse@plt+0x1f99c>
  42ab18:	mov	w3, #0x0                   	// #0
  42ab1c:	adrp	x0, 453000 <config_parse@plt+0x47e50>
  42ab20:	add	x2, x0, #0x2f8
  42ab24:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  42ab28:	add	x1, x0, #0xd80
  42ab2c:	ldr	x0, [x29, #56]
  42ab30:	bl	4296ec <config_parse@plt+0x1e53c>
  42ab34:	str	w0, [x29, #68]
  42ab38:	ldr	w0, [x29, #68]
  42ab3c:	cmp	w0, #0x0
  42ab40:	b.ge	42ab4c <config_parse@plt+0x1f99c>  // b.tcont
  42ab44:	ldr	w19, [x29, #68]
  42ab48:	b	42aba8 <config_parse@plt+0x1f9f8>
  42ab4c:	mov	w3, #0x0                   	// #0
  42ab50:	adrp	x0, 453000 <config_parse@plt+0x47e50>
  42ab54:	add	x2, x0, #0x300
  42ab58:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  42ab5c:	add	x1, x0, #0xd70
  42ab60:	ldr	x0, [x29, #56]
  42ab64:	bl	4296ec <config_parse@plt+0x1e53c>
  42ab68:	str	w0, [x29, #68]
  42ab6c:	ldr	w0, [x29, #68]
  42ab70:	cmp	w0, #0x0
  42ab74:	b.ge	42ab80 <config_parse@plt+0x1f9d0>  // b.tcont
  42ab78:	ldr	w19, [x29, #68]
  42ab7c:	b	42aba8 <config_parse@plt+0x1f9f8>
  42ab80:	adrp	x0, 453000 <config_parse@plt+0x47e50>
  42ab84:	add	x5, x0, #0x200
  42ab88:	mov	x4, #0x2f                  	// #47
  42ab8c:	movk	x4, #0x100, lsl #16
  42ab90:	mov	x3, #0x0                   	// #0
  42ab94:	ldr	x2, [x29, #240]
  42ab98:	mov	x1, #0x0                   	// #0
  42ab9c:	mov	w0, #0x3                   	// #3
  42aba0:	bl	4096c0 <mount_verbose@plt>
  42aba4:	mov	w19, w0
  42aba8:	add	x0, x29, #0x90
  42abac:	bl	427c14 <config_parse@plt+0x1ca64>
  42abb0:	mov	w1, w19
  42abb4:	adrp	x0, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  42abb8:	ldr	x0, [x0, #4048]
  42abbc:	ldr	x2, [x29, #248]
  42abc0:	ldr	x0, [x0]
  42abc4:	eor	x0, x2, x0
  42abc8:	cmp	x0, #0x0
  42abcc:	b.eq	42abd4 <config_parse@plt+0x1fa24>  // b.none
  42abd0:	bl	40a440 <__stack_chk_fail@plt>
  42abd4:	mov	w0, w1
  42abd8:	mov	sp, x29
  42abdc:	ldp	x19, x20, [sp, #16]
  42abe0:	ldp	x29, x30, [sp], #256
  42abe4:	ret
  42abe8:	stp	x29, x30, [sp, #-224]!
  42abec:	mov	x29, sp
  42abf0:	str	x19, [sp, #16]
  42abf4:	str	x0, [x29, #40]
  42abf8:	adrp	x0, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  42abfc:	ldr	x0, [x0, #4048]
  42ac00:	ldr	x1, [x0]
  42ac04:	str	x1, [x29, #216]
  42ac08:	mov	x1, #0x0                   	// #0
  42ac0c:	ldr	x0, [x29, #40]
  42ac10:	cmp	x0, #0x0
  42ac14:	cset	w0, eq  // eq = none
  42ac18:	and	w0, w0, #0xff
  42ac1c:	and	x0, x0, #0xff
  42ac20:	cmp	x0, #0x0
  42ac24:	b.eq	42ac50 <config_parse@plt+0x1faa0>  // b.none
  42ac28:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  42ac2c:	add	x1, x0, #0xe43
  42ac30:	adrp	x0, 453000 <config_parse@plt+0x47e50>
  42ac34:	add	x4, x0, #0x5b8
  42ac38:	mov	w3, #0x202                 	// #514
  42ac3c:	mov	x2, x1
  42ac40:	adrp	x0, 453000 <config_parse@plt+0x47e50>
  42ac44:	add	x1, x0, #0x350
  42ac48:	mov	w0, #0x0                   	// #0
  42ac4c:	bl	409d50 <log_assert_failed_realm@plt>
  42ac50:	adrp	x0, 453000 <config_parse@plt+0x47e50>
  42ac54:	add	x0, x0, #0x1b0
  42ac58:	str	x0, [x29, #96]
  42ac5c:	ldr	x0, [x29, #40]
  42ac60:	str	x0, [x29, #144]
  42ac64:	b	42ac74 <config_parse@plt+0x1fac4>
  42ac68:	ldr	x0, [x29, #96]
  42ac6c:	add	x0, x0, #0x1
  42ac70:	str	x0, [x29, #96]
  42ac74:	ldr	x0, [x29, #96]
  42ac78:	ldrb	w0, [x0]
  42ac7c:	cmp	w0, #0x2f
  42ac80:	b.ne	42ac98 <config_parse@plt+0x1fae8>  // b.any
  42ac84:	ldr	x0, [x29, #96]
  42ac88:	add	x0, x0, #0x1
  42ac8c:	ldrb	w0, [x0]
  42ac90:	cmp	w0, #0x2f
  42ac94:	b.eq	42ac68 <config_parse@plt+0x1fab8>  // b.none
  42ac98:	ldr	x0, [x29, #144]
  42ac9c:	bl	427d14 <config_parse@plt+0x1cb64>
  42aca0:	and	w0, w0, #0xff
  42aca4:	cmp	w0, #0x0
  42aca8:	b.eq	42acb8 <config_parse@plt+0x1fb08>  // b.none
  42acac:	ldr	x0, [x29, #96]
  42acb0:	str	x0, [x29, #104]
  42acb4:	b	42ae0c <config_parse@plt+0x1fc5c>
  42acb8:	ldr	x0, [x29, #144]
  42acbc:	bl	40b010 <strlen@plt>
  42acc0:	mov	x19, x0
  42acc4:	ldr	x0, [x29, #96]
  42acc8:	bl	40b010 <strlen@plt>
  42accc:	add	x0, x19, x0
  42acd0:	add	x0, x0, #0x2
  42acd4:	str	x0, [x29, #152]
  42acd8:	ldr	x0, [x29, #152]
  42acdc:	str	x0, [x29, #160]
  42ace0:	ldr	x1, [x29, #160]
  42ace4:	mov	x0, #0x1                   	// #1
  42ace8:	bl	427b4c <config_parse@plt+0x1c99c>
  42acec:	and	w0, w0, #0xff
  42acf0:	and	x0, x0, #0xff
  42acf4:	cmp	x0, #0x0
  42acf8:	b.eq	42ad24 <config_parse@plt+0x1fb74>  // b.none
  42acfc:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  42ad00:	add	x1, x0, #0xe43
  42ad04:	adrp	x0, 453000 <config_parse@plt+0x47e50>
  42ad08:	add	x4, x0, #0x5b8
  42ad0c:	mov	w3, #0x204                 	// #516
  42ad10:	mov	x2, x1
  42ad14:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  42ad18:	add	x1, x0, #0xff8
  42ad1c:	mov	w0, #0x0                   	// #0
  42ad20:	bl	409d50 <log_assert_failed_realm@plt>
  42ad24:	ldr	x0, [x29, #160]
  42ad28:	cmp	x0, #0x400, lsl #12
  42ad2c:	cset	w0, hi  // hi = pmore
  42ad30:	and	w0, w0, #0xff
  42ad34:	and	x0, x0, #0xff
  42ad38:	cmp	x0, #0x0
  42ad3c:	b.eq	42ad68 <config_parse@plt+0x1fbb8>  // b.none
  42ad40:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  42ad44:	add	x1, x0, #0xe43
  42ad48:	adrp	x0, 453000 <config_parse@plt+0x47e50>
  42ad4c:	add	x4, x0, #0x5b8
  42ad50:	mov	w3, #0x204                 	// #516
  42ad54:	mov	x2, x1
  42ad58:	adrp	x0, 453000 <config_parse@plt+0x47e50>
  42ad5c:	add	x1, x0, #0x28
  42ad60:	mov	w0, #0x0                   	// #0
  42ad64:	bl	409d50 <log_assert_failed_realm@plt>
  42ad68:	ldr	x0, [x29, #160]
  42ad6c:	add	x0, x0, #0xf
  42ad70:	lsr	x0, x0, #4
  42ad74:	lsl	x0, x0, #4
  42ad78:	sub	sp, sp, x0
  42ad7c:	mov	x0, sp
  42ad80:	add	x0, x0, #0xf
  42ad84:	lsr	x0, x0, #4
  42ad88:	lsl	x0, x0, #4
  42ad8c:	str	x0, [x29, #168]
  42ad90:	ldr	x1, [x29, #144]
  42ad94:	ldr	x0, [x29, #168]
  42ad98:	bl	409770 <stpcpy@plt>
  42ad9c:	str	x0, [x29, #112]
  42ada0:	b	42adb0 <config_parse@plt+0x1fc00>
  42ada4:	ldr	x0, [x29, #112]
  42ada8:	sub	x0, x0, #0x1
  42adac:	str	x0, [x29, #112]
  42adb0:	ldr	x1, [x29, #112]
  42adb4:	ldr	x0, [x29, #168]
  42adb8:	cmp	x1, x0
  42adbc:	b.ls	42add4 <config_parse@plt+0x1fc24>  // b.plast
  42adc0:	ldr	x0, [x29, #112]
  42adc4:	sub	x0, x0, #0x1
  42adc8:	ldrb	w0, [x0]
  42adcc:	cmp	w0, #0x2f
  42add0:	b.eq	42ada4 <config_parse@plt+0x1fbf4>  // b.none
  42add4:	ldr	x0, [x29, #96]
  42add8:	ldrb	w0, [x0]
  42addc:	cmp	w0, #0x2f
  42ade0:	b.eq	42adf8 <config_parse@plt+0x1fc48>  // b.none
  42ade4:	ldr	x0, [x29, #112]
  42ade8:	add	x1, x0, #0x1
  42adec:	str	x1, [x29, #112]
  42adf0:	mov	w1, #0x2f                  	// #47
  42adf4:	strb	w1, [x0]
  42adf8:	ldr	x1, [x29, #96]
  42adfc:	ldr	x0, [x29, #112]
  42ae00:	bl	40af60 <strcpy@plt>
  42ae04:	ldr	x0, [x29, #168]
  42ae08:	str	x0, [x29, #104]
  42ae0c:	ldr	x0, [x29, #104]
  42ae10:	str	x0, [x29, #176]
  42ae14:	mov	w1, #0x1ed                 	// #493
  42ae18:	ldr	x0, [x29, #176]
  42ae1c:	bl	40af00 <mkdir_p@plt>
  42ae20:	mov	w2, #0x400                 	// #1024
  42ae24:	ldr	x1, [x29, #40]
  42ae28:	ldr	x0, [x29, #176]
  42ae2c:	bl	40aa30 <path_is_mount_point@plt>
  42ae30:	str	w0, [x29, #56]
  42ae34:	ldr	w0, [x29, #56]
  42ae38:	cmp	w0, #0x0
  42ae3c:	b.ge	42aecc <config_parse@plt+0x1fd1c>  // b.tcont
  42ae40:	mov	w0, #0x3                   	// #3
  42ae44:	str	w0, [x29, #84]
  42ae48:	ldr	w0, [x29, #56]
  42ae4c:	str	w0, [x29, #88]
  42ae50:	str	wzr, [x29, #92]
  42ae54:	ldr	w0, [x29, #92]
  42ae58:	bl	40b180 <log_get_max_level_realm@plt>
  42ae5c:	mov	w1, w0
  42ae60:	ldr	w0, [x29, #84]
  42ae64:	and	w0, w0, #0x7
  42ae68:	cmp	w1, w0
  42ae6c:	b.lt	42aeb4 <config_parse@plt+0x1fd04>  // b.tstop
  42ae70:	ldr	w0, [x29, #92]
  42ae74:	lsl	w1, w0, #10
  42ae78:	ldr	w0, [x29, #84]
  42ae7c:	orr	w7, w1, w0
  42ae80:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  42ae84:	add	x1, x0, #0xe43
  42ae88:	ldr	x6, [x29, #176]
  42ae8c:	adrp	x0, 453000 <config_parse@plt+0x47e50>
  42ae90:	add	x5, x0, #0x178
  42ae94:	adrp	x0, 453000 <config_parse@plt+0x47e50>
  42ae98:	add	x4, x0, #0x5d0
  42ae9c:	mov	w3, #0x20a                 	// #522
  42aea0:	mov	x2, x1
  42aea4:	ldr	w1, [x29, #88]
  42aea8:	mov	w0, w7
  42aeac:	bl	40a790 <log_internal_realm@plt>
  42aeb0:	b	42b20c <config_parse@plt+0x2005c>
  42aeb4:	ldr	w0, [x29, #88]
  42aeb8:	cmp	w0, #0x0
  42aebc:	cneg	w0, w0, lt  // lt = tstop
  42aec0:	and	w0, w0, #0xff
  42aec4:	neg	w0, w0
  42aec8:	b	42b20c <config_parse@plt+0x2005c>
  42aecc:	ldr	w0, [x29, #56]
  42aed0:	cmp	w0, #0x0
  42aed4:	b.le	42b1e8 <config_parse@plt+0x20038>
  42aed8:	adrp	x0, 453000 <config_parse@plt+0x47e50>
  42aedc:	add	x0, x0, #0x358
  42aee0:	str	x0, [x29, #120]
  42aee4:	ldr	x0, [x29, #40]
  42aee8:	str	x0, [x29, #184]
  42aeec:	b	42aefc <config_parse@plt+0x1fd4c>
  42aef0:	ldr	x0, [x29, #120]
  42aef4:	add	x0, x0, #0x1
  42aef8:	str	x0, [x29, #120]
  42aefc:	ldr	x0, [x29, #120]
  42af00:	ldrb	w0, [x0]
  42af04:	cmp	w0, #0x2f
  42af08:	b.ne	42af20 <config_parse@plt+0x1fd70>  // b.any
  42af0c:	ldr	x0, [x29, #120]
  42af10:	add	x0, x0, #0x1
  42af14:	ldrb	w0, [x0]
  42af18:	cmp	w0, #0x2f
  42af1c:	b.eq	42aef0 <config_parse@plt+0x1fd40>  // b.none
  42af20:	ldr	x0, [x29, #184]
  42af24:	bl	427d14 <config_parse@plt+0x1cb64>
  42af28:	and	w0, w0, #0xff
  42af2c:	cmp	w0, #0x0
  42af30:	b.eq	42af40 <config_parse@plt+0x1fd90>  // b.none
  42af34:	ldr	x0, [x29, #120]
  42af38:	str	x0, [x29, #128]
  42af3c:	b	42b094 <config_parse@plt+0x1fee4>
  42af40:	ldr	x0, [x29, #184]
  42af44:	bl	40b010 <strlen@plt>
  42af48:	mov	x19, x0
  42af4c:	ldr	x0, [x29, #120]
  42af50:	bl	40b010 <strlen@plt>
  42af54:	add	x0, x19, x0
  42af58:	add	x0, x0, #0x2
  42af5c:	str	x0, [x29, #192]
  42af60:	ldr	x0, [x29, #192]
  42af64:	str	x0, [x29, #200]
  42af68:	ldr	x1, [x29, #200]
  42af6c:	mov	x0, #0x1                   	// #1
  42af70:	bl	427b4c <config_parse@plt+0x1c99c>
  42af74:	and	w0, w0, #0xff
  42af78:	and	x0, x0, #0xff
  42af7c:	cmp	x0, #0x0
  42af80:	b.eq	42afac <config_parse@plt+0x1fdfc>  // b.none
  42af84:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  42af88:	add	x1, x0, #0xe43
  42af8c:	adrp	x0, 453000 <config_parse@plt+0x47e50>
  42af90:	add	x4, x0, #0x5b8
  42af94:	mov	w3, #0x20c                 	// #524
  42af98:	mov	x2, x1
  42af9c:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  42afa0:	add	x1, x0, #0xff8
  42afa4:	mov	w0, #0x0                   	// #0
  42afa8:	bl	409d50 <log_assert_failed_realm@plt>
  42afac:	ldr	x0, [x29, #200]
  42afb0:	cmp	x0, #0x400, lsl #12
  42afb4:	cset	w0, hi  // hi = pmore
  42afb8:	and	w0, w0, #0xff
  42afbc:	and	x0, x0, #0xff
  42afc0:	cmp	x0, #0x0
  42afc4:	b.eq	42aff0 <config_parse@plt+0x1fe40>  // b.none
  42afc8:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  42afcc:	add	x1, x0, #0xe43
  42afd0:	adrp	x0, 453000 <config_parse@plt+0x47e50>
  42afd4:	add	x4, x0, #0x5b8
  42afd8:	mov	w3, #0x20c                 	// #524
  42afdc:	mov	x2, x1
  42afe0:	adrp	x0, 453000 <config_parse@plt+0x47e50>
  42afe4:	add	x1, x0, #0x28
  42afe8:	mov	w0, #0x0                   	// #0
  42afec:	bl	409d50 <log_assert_failed_realm@plt>
  42aff0:	ldr	x0, [x29, #200]
  42aff4:	add	x0, x0, #0xf
  42aff8:	lsr	x0, x0, #4
  42affc:	lsl	x0, x0, #4
  42b000:	sub	sp, sp, x0
  42b004:	mov	x0, sp
  42b008:	add	x0, x0, #0xf
  42b00c:	lsr	x0, x0, #4
  42b010:	lsl	x0, x0, #4
  42b014:	str	x0, [x29, #208]
  42b018:	ldr	x1, [x29, #184]
  42b01c:	ldr	x0, [x29, #208]
  42b020:	bl	409770 <stpcpy@plt>
  42b024:	str	x0, [x29, #136]
  42b028:	b	42b038 <config_parse@plt+0x1fe88>
  42b02c:	ldr	x0, [x29, #136]
  42b030:	sub	x0, x0, #0x1
  42b034:	str	x0, [x29, #136]
  42b038:	ldr	x1, [x29, #136]
  42b03c:	ldr	x0, [x29, #208]
  42b040:	cmp	x1, x0
  42b044:	b.ls	42b05c <config_parse@plt+0x1feac>  // b.plast
  42b048:	ldr	x0, [x29, #136]
  42b04c:	sub	x0, x0, #0x1
  42b050:	ldrb	w0, [x0]
  42b054:	cmp	w0, #0x2f
  42b058:	b.eq	42b02c <config_parse@plt+0x1fe7c>  // b.none
  42b05c:	ldr	x0, [x29, #120]
  42b060:	ldrb	w0, [x0]
  42b064:	cmp	w0, #0x2f
  42b068:	b.eq	42b080 <config_parse@plt+0x1fed0>  // b.none
  42b06c:	ldr	x0, [x29, #136]
  42b070:	add	x1, x0, #0x1
  42b074:	str	x1, [x29, #136]
  42b078:	mov	w1, #0x2f                  	// #47
  42b07c:	strb	w1, [x0]
  42b080:	ldr	x1, [x29, #120]
  42b084:	ldr	x0, [x29, #136]
  42b088:	bl	40af60 <strcpy@plt>
  42b08c:	ldr	x0, [x29, #208]
  42b090:	str	x0, [x29, #128]
  42b094:	ldr	x0, [x29, #128]
  42b098:	str	x0, [x29, #176]
  42b09c:	mov	w1, #0x0                   	// #0
  42b0a0:	ldr	x0, [x29, #176]
  42b0a4:	bl	409fe0 <access@plt>
  42b0a8:	cmp	w0, #0x0
  42b0ac:	b.lt	42b0b8 <config_parse@plt+0x1ff08>  // b.tstop
  42b0b0:	mov	w0, #0x0                   	// #0
  42b0b4:	b	42b20c <config_parse@plt+0x2005c>
  42b0b8:	bl	40a220 <__errno_location@plt>
  42b0bc:	ldr	w0, [x0]
  42b0c0:	cmp	w0, #0x2
  42b0c4:	b.eq	42b158 <config_parse@plt+0x1ffa8>  // b.none
  42b0c8:	mov	w0, #0x3                   	// #3
  42b0cc:	str	w0, [x29, #72]
  42b0d0:	bl	40a220 <__errno_location@plt>
  42b0d4:	ldr	w0, [x0]
  42b0d8:	str	w0, [x29, #76]
  42b0dc:	str	wzr, [x29, #80]
  42b0e0:	ldr	w0, [x29, #80]
  42b0e4:	bl	40b180 <log_get_max_level_realm@plt>
  42b0e8:	mov	w1, w0
  42b0ec:	ldr	w0, [x29, #72]
  42b0f0:	and	w0, w0, #0x7
  42b0f4:	cmp	w1, w0
  42b0f8:	b.lt	42b140 <config_parse@plt+0x1ff90>  // b.tstop
  42b0fc:	ldr	w0, [x29, #80]
  42b100:	lsl	w1, w0, #10
  42b104:	ldr	w0, [x29, #72]
  42b108:	orr	w7, w1, w0
  42b10c:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  42b110:	add	x1, x0, #0xe43
  42b114:	ldr	x6, [x29, #176]
  42b118:	adrp	x0, 453000 <config_parse@plt+0x47e50>
  42b11c:	add	x5, x0, #0x378
  42b120:	adrp	x0, 453000 <config_parse@plt+0x47e50>
  42b124:	add	x4, x0, #0x5d0
  42b128:	mov	w3, #0x210                 	// #528
  42b12c:	mov	x2, x1
  42b130:	ldr	w1, [x29, #76]
  42b134:	mov	w0, w7
  42b138:	bl	40a790 <log_internal_realm@plt>
  42b13c:	b	42b20c <config_parse@plt+0x2005c>
  42b140:	ldr	w0, [x29, #76]
  42b144:	cmp	w0, #0x0
  42b148:	cneg	w0, w0, lt  // lt = tstop
  42b14c:	and	w0, w0, #0xff
  42b150:	neg	w0, w0
  42b154:	b	42b20c <config_parse@plt+0x2005c>
  42b158:	mov	w0, #0x3                   	// #3
  42b15c:	str	w0, [x29, #60]
  42b160:	mov	w0, #0x16                  	// #22
  42b164:	movk	w0, #0x4000, lsl #16
  42b168:	str	w0, [x29, #64]
  42b16c:	str	wzr, [x29, #68]
  42b170:	ldr	w0, [x29, #68]
  42b174:	bl	40b180 <log_get_max_level_realm@plt>
  42b178:	mov	w1, w0
  42b17c:	ldr	w0, [x29, #60]
  42b180:	and	w0, w0, #0x7
  42b184:	cmp	w1, w0
  42b188:	b.lt	42b1d0 <config_parse@plt+0x20020>  // b.tstop
  42b18c:	ldr	w0, [x29, #68]
  42b190:	lsl	w1, w0, #10
  42b194:	ldr	w0, [x29, #60]
  42b198:	orr	w7, w1, w0
  42b19c:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  42b1a0:	add	x1, x0, #0xe43
  42b1a4:	ldr	x6, [x29, #176]
  42b1a8:	adrp	x0, 453000 <config_parse@plt+0x47e50>
  42b1ac:	add	x5, x0, #0x3c8
  42b1b0:	adrp	x0, 453000 <config_parse@plt+0x47e50>
  42b1b4:	add	x4, x0, #0x5d0
  42b1b8:	mov	w3, #0x212                 	// #530
  42b1bc:	mov	x2, x1
  42b1c0:	ldr	w1, [x29, #64]
  42b1c4:	mov	w0, w7
  42b1c8:	bl	40a790 <log_internal_realm@plt>
  42b1cc:	b	42b20c <config_parse@plt+0x2005c>
  42b1d0:	ldr	w0, [x29, #64]
  42b1d4:	cmp	w0, #0x0
  42b1d8:	cneg	w0, w0, lt  // lt = tstop
  42b1dc:	and	w0, w0, #0xff
  42b1e0:	neg	w0, w0
  42b1e4:	b	42b20c <config_parse@plt+0x2005c>
  42b1e8:	mov	x5, #0x0                   	// #0
  42b1ec:	mov	x4, #0xe                   	// #14
  42b1f0:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  42b1f4:	add	x3, x0, #0xff0
  42b1f8:	ldr	x2, [x29, #176]
  42b1fc:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  42b200:	add	x1, x0, #0xfe8
  42b204:	mov	w0, #0x3                   	// #3
  42b208:	bl	4096c0 <mount_verbose@plt>
  42b20c:	mov	w1, w0
  42b210:	adrp	x0, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  42b214:	ldr	x0, [x0, #4048]
  42b218:	ldr	x2, [x29, #216]
  42b21c:	ldr	x0, [x0]
  42b220:	eor	x0, x2, x0
  42b224:	cmp	x0, #0x0
  42b228:	b.eq	42b230 <config_parse@plt+0x20080>  // b.none
  42b22c:	bl	40a440 <__stack_chk_fail@plt>
  42b230:	mov	w0, w1
  42b234:	mov	sp, x29
  42b238:	ldr	x19, [sp, #16]
  42b23c:	ldp	x29, x30, [sp], #224
  42b240:	ret
  42b244:	stp	x29, x30, [sp, #-48]!
  42b248:	mov	x29, sp
  42b24c:	str	x0, [sp, #40]
  42b250:	str	w1, [sp, #36]
  42b254:	strb	w2, [sp, #35]
  42b258:	str	w3, [sp, #28]
  42b25c:	str	w4, [sp, #24]
  42b260:	str	x5, [sp, #16]
  42b264:	strb	w6, [sp, #34]
  42b268:	ldr	w0, [sp, #36]
  42b26c:	cmp	w0, #0x1
  42b270:	b.le	42b280 <config_parse@plt+0x200d0>
  42b274:	ldr	x0, [sp, #40]
  42b278:	bl	42abe8 <config_parse@plt+0x1fa38>
  42b27c:	b	42b2c8 <config_parse@plt+0x20118>
  42b280:	ldrb	w0, [sp, #34]
  42b284:	cmp	w0, #0x0
  42b288:	b.eq	42b2ac <config_parse@plt+0x200fc>  // b.none
  42b28c:	ldr	x5, [sp, #16]
  42b290:	ldr	w4, [sp, #24]
  42b294:	ldr	w3, [sp, #28]
  42b298:	ldrb	w2, [sp, #35]
  42b29c:	ldr	w1, [sp, #36]
  42b2a0:	ldr	x0, [sp, #40]
  42b2a4:	bl	429ac0 <config_parse@plt+0x1e910>
  42b2a8:	b	42b2c8 <config_parse@plt+0x20118>
  42b2ac:	ldr	x5, [sp, #16]
  42b2b0:	ldr	w4, [sp, #24]
  42b2b4:	ldr	w3, [sp, #28]
  42b2b8:	ldrb	w2, [sp, #35]
  42b2bc:	ldr	w1, [sp, #36]
  42b2c0:	ldr	x0, [sp, #40]
  42b2c4:	bl	42a1d4 <config_parse@plt+0x1f024>
  42b2c8:	ldp	x29, x30, [sp], #48
  42b2cc:	ret
  42b2d0:	stp	x29, x30, [sp, #-48]!
  42b2d4:	mov	x29, sp
  42b2d8:	str	x0, [sp, #24]
  42b2dc:	str	x1, [sp, #16]
  42b2e0:	ldr	x0, [sp, #24]
  42b2e4:	cmp	x0, #0x0
  42b2e8:	cset	w0, eq  // eq = none
  42b2ec:	and	w0, w0, #0xff
  42b2f0:	and	x0, x0, #0xff
  42b2f4:	cmp	x0, #0x0
  42b2f8:	b.eq	42b324 <config_parse@plt+0x20174>  // b.none
  42b2fc:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  42b300:	add	x1, x0, #0xe43
  42b304:	adrp	x0, 453000 <config_parse@plt+0x47e50>
  42b308:	add	x4, x0, #0x5e8
  42b30c:	mov	w3, #0x22d                 	// #557
  42b310:	mov	x2, x1
  42b314:	adrp	x0, 453000 <config_parse@plt+0x47e50>
  42b318:	add	x1, x0, #0x410
  42b31c:	mov	w0, #0x0                   	// #0
  42b320:	bl	409d50 <log_assert_failed_realm@plt>
  42b324:	ldr	x0, [sp, #16]
  42b328:	cmp	x0, #0x0
  42b32c:	cset	w0, eq  // eq = none
  42b330:	and	w0, w0, #0xff
  42b334:	and	x0, x0, #0xff
  42b338:	cmp	x0, #0x0
  42b33c:	b.eq	42b368 <config_parse@plt+0x201b8>  // b.none
  42b340:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  42b344:	add	x1, x0, #0xe43
  42b348:	adrp	x0, 453000 <config_parse@plt+0x47e50>
  42b34c:	add	x4, x0, #0x5e8
  42b350:	mov	w3, #0x22e                 	// #558
  42b354:	mov	x2, x1
  42b358:	adrp	x0, 453000 <config_parse@plt+0x47e50>
  42b35c:	add	x1, x0, #0x418
  42b360:	mov	w0, #0x0                   	// #0
  42b364:	bl	409d50 <log_assert_failed_realm@plt>
  42b368:	mov	x5, #0x0                   	// #0
  42b36c:	mov	x4, #0x1000                	// #4096
  42b370:	mov	x3, #0x0                   	// #0
  42b374:	ldr	x2, [sp, #16]
  42b378:	ldr	x1, [sp, #16]
  42b37c:	mov	w0, #0x3                   	// #3
  42b380:	bl	4096c0 <mount_verbose@plt>
  42b384:	str	w0, [sp, #44]
  42b388:	ldr	w0, [sp, #44]
  42b38c:	cmp	w0, #0x0
  42b390:	b.ge	42b39c <config_parse@plt+0x201ec>  // b.tcont
  42b394:	ldr	w0, [sp, #44]
  42b398:	b	42b3b8 <config_parse@plt+0x20208>
  42b39c:	mov	x5, #0x0                   	// #0
  42b3a0:	mov	x4, #0x102f                	// #4143
  42b3a4:	mov	x3, #0x0                   	// #0
  42b3a8:	ldr	x2, [sp, #24]
  42b3ac:	mov	x1, #0x0                   	// #0
  42b3b0:	mov	w0, #0x3                   	// #3
  42b3b4:	bl	4096c0 <mount_verbose@plt>
  42b3b8:	ldp	x29, x30, [sp], #48
  42b3bc:	ret
  42b3c0:	stp	x29, x30, [sp, #-400]!
  42b3c4:	mov	x29, sp
  42b3c8:	str	x19, [sp, #16]
  42b3cc:	str	x0, [x29, #40]
  42b3d0:	str	w1, [x29, #36]
  42b3d4:	adrp	x0, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  42b3d8:	ldr	x0, [x0, #4048]
  42b3dc:	ldr	x1, [x0]
  42b3e0:	str	x1, [x29, #392]
  42b3e4:	mov	x1, #0x0                   	// #0
  42b3e8:	str	xzr, [x29, #64]
  42b3ec:	ldr	x0, [x29, #40]
  42b3f0:	cmp	x0, #0x0
  42b3f4:	cset	w0, eq  // eq = none
  42b3f8:	and	w0, w0, #0xff
  42b3fc:	and	x0, x0, #0xff
  42b400:	cmp	x0, #0x0
  42b404:	b.eq	42b430 <config_parse@plt+0x20280>  // b.none
  42b408:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  42b40c:	add	x1, x0, #0xe43
  42b410:	adrp	x0, 453000 <config_parse@plt+0x47e50>
  42b414:	add	x4, x0, #0x610
  42b418:	mov	w3, #0x242                 	// #578
  42b41c:	mov	x2, x1
  42b420:	adrp	x0, 453000 <config_parse@plt+0x47e50>
  42b424:	add	x1, x0, #0x350
  42b428:	mov	w0, #0x0                   	// #0
  42b42c:	bl	409d50 <log_assert_failed_realm@plt>
  42b430:	add	x0, x29, #0x40
  42b434:	mov	x2, x0
  42b438:	mov	w1, #0x0                   	// #0
  42b43c:	mov	x0, #0x0                   	// #0
  42b440:	bl	409710 <cg_pid_get_path@plt>
  42b444:	str	w0, [x29, #48]
  42b448:	ldr	w0, [x29, #48]
  42b44c:	cmp	w0, #0x0
  42b450:	b.ge	42b4e0 <config_parse@plt+0x20330>  // b.tcont
  42b454:	mov	w0, #0x3                   	// #3
  42b458:	str	w0, [x29, #52]
  42b45c:	ldr	w0, [x29, #48]
  42b460:	str	w0, [x29, #56]
  42b464:	str	wzr, [x29, #60]
  42b468:	ldr	w0, [x29, #60]
  42b46c:	bl	40b180 <log_get_max_level_realm@plt>
  42b470:	mov	w1, w0
  42b474:	ldr	w0, [x29, #52]
  42b478:	and	w0, w0, #0x7
  42b47c:	cmp	w1, w0
  42b480:	b.lt	42b4c8 <config_parse@plt+0x20318>  // b.tstop
  42b484:	ldr	w0, [x29, #60]
  42b488:	lsl	w1, w0, #10
  42b48c:	ldr	w0, [x29, #52]
  42b490:	orr	w6, w1, w0
  42b494:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  42b498:	add	x1, x0, #0xe43
  42b49c:	adrp	x0, 453000 <config_parse@plt+0x47e50>
  42b4a0:	add	x5, x0, #0x420
  42b4a4:	adrp	x0, 453000 <config_parse@plt+0x47e50>
  42b4a8:	add	x4, x0, #0x630
  42b4ac:	mov	w3, #0x246                 	// #582
  42b4b0:	mov	x2, x1
  42b4b4:	ldr	w1, [x29, #56]
  42b4b8:	mov	w0, w6
  42b4bc:	bl	40a790 <log_internal_realm@plt>
  42b4c0:	mov	w19, w0
  42b4c4:	b	42bf78 <config_parse@plt+0x20dc8>
  42b4c8:	ldr	w0, [x29, #56]
  42b4cc:	cmp	w0, #0x0
  42b4d0:	cneg	w0, w0, lt  // lt = tstop
  42b4d4:	and	w0, w0, #0xff
  42b4d8:	neg	w19, w0
  42b4dc:	b	42bf78 <config_parse@plt+0x20dc8>
  42b4e0:	ldr	x2, [x29, #64]
  42b4e4:	adrp	x0, 453000 <config_parse@plt+0x47e50>
  42b4e8:	add	x1, x0, #0x450
  42b4ec:	mov	x0, x2
  42b4f0:	bl	409aa0 <path_equal@plt>
  42b4f4:	and	w0, w0, #0xff
  42b4f8:	cmp	w0, #0x0
  42b4fc:	b.eq	42b508 <config_parse@plt+0x20358>  // b.none
  42b500:	mov	w19, #0x0                   	// #0
  42b504:	b	42bf78 <config_parse@plt+0x20dc8>
  42b508:	ldr	w0, [x29, #36]
  42b50c:	cmp	w0, #0x1
  42b510:	b.le	42b878 <config_parse@plt+0x206c8>
  42b514:	adrp	x0, 453000 <config_parse@plt+0x47e50>
  42b518:	add	x0, x0, #0x1b0
  42b51c:	str	x0, [x29, #88]
  42b520:	ldr	x0, [x29, #40]
  42b524:	str	x0, [x29, #328]
  42b528:	b	42b538 <config_parse@plt+0x20388>
  42b52c:	ldr	x0, [x29, #88]
  42b530:	add	x0, x0, #0x1
  42b534:	str	x0, [x29, #88]
  42b538:	ldr	x0, [x29, #88]
  42b53c:	ldrb	w0, [x0]
  42b540:	cmp	w0, #0x2f
  42b544:	b.ne	42b55c <config_parse@plt+0x203ac>  // b.any
  42b548:	ldr	x0, [x29, #88]
  42b54c:	add	x0, x0, #0x1
  42b550:	ldrb	w0, [x0]
  42b554:	cmp	w0, #0x2f
  42b558:	b.eq	42b52c <config_parse@plt+0x2037c>  // b.none
  42b55c:	ldr	x0, [x29, #328]
  42b560:	bl	427d14 <config_parse@plt+0x1cb64>
  42b564:	and	w0, w0, #0xff
  42b568:	cmp	w0, #0x0
  42b56c:	b.eq	42b57c <config_parse@plt+0x203cc>  // b.none
  42b570:	ldr	x0, [x29, #88]
  42b574:	str	x0, [x29, #96]
  42b578:	b	42b6d0 <config_parse@plt+0x20520>
  42b57c:	ldr	x0, [x29, #328]
  42b580:	bl	40b010 <strlen@plt>
  42b584:	mov	x19, x0
  42b588:	ldr	x0, [x29, #88]
  42b58c:	bl	40b010 <strlen@plt>
  42b590:	add	x0, x19, x0
  42b594:	add	x0, x0, #0x2
  42b598:	str	x0, [x29, #336]
  42b59c:	ldr	x0, [x29, #336]
  42b5a0:	str	x0, [x29, #344]
  42b5a4:	ldr	x1, [x29, #344]
  42b5a8:	mov	x0, #0x1                   	// #1
  42b5ac:	bl	427b4c <config_parse@plt+0x1c99c>
  42b5b0:	and	w0, w0, #0xff
  42b5b4:	and	x0, x0, #0xff
  42b5b8:	cmp	x0, #0x0
  42b5bc:	b.eq	42b5e8 <config_parse@plt+0x20438>  // b.none
  42b5c0:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  42b5c4:	add	x1, x0, #0xe43
  42b5c8:	adrp	x0, 453000 <config_parse@plt+0x47e50>
  42b5cc:	add	x4, x0, #0x610
  42b5d0:	mov	w3, #0x24e                 	// #590
  42b5d4:	mov	x2, x1
  42b5d8:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  42b5dc:	add	x1, x0, #0xff8
  42b5e0:	mov	w0, #0x0                   	// #0
  42b5e4:	bl	409d50 <log_assert_failed_realm@plt>
  42b5e8:	ldr	x0, [x29, #344]
  42b5ec:	cmp	x0, #0x400, lsl #12
  42b5f0:	cset	w0, hi  // hi = pmore
  42b5f4:	and	w0, w0, #0xff
  42b5f8:	and	x0, x0, #0xff
  42b5fc:	cmp	x0, #0x0
  42b600:	b.eq	42b62c <config_parse@plt+0x2047c>  // b.none
  42b604:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  42b608:	add	x1, x0, #0xe43
  42b60c:	adrp	x0, 453000 <config_parse@plt+0x47e50>
  42b610:	add	x4, x0, #0x610
  42b614:	mov	w3, #0x24e                 	// #590
  42b618:	mov	x2, x1
  42b61c:	adrp	x0, 453000 <config_parse@plt+0x47e50>
  42b620:	add	x1, x0, #0x28
  42b624:	mov	w0, #0x0                   	// #0
  42b628:	bl	409d50 <log_assert_failed_realm@plt>
  42b62c:	ldr	x0, [x29, #344]
  42b630:	add	x0, x0, #0xf
  42b634:	lsr	x0, x0, #4
  42b638:	lsl	x0, x0, #4
  42b63c:	sub	sp, sp, x0
  42b640:	mov	x0, sp
  42b644:	add	x0, x0, #0xf
  42b648:	lsr	x0, x0, #4
  42b64c:	lsl	x0, x0, #4
  42b650:	str	x0, [x29, #352]
  42b654:	ldr	x1, [x29, #328]
  42b658:	ldr	x0, [x29, #352]
  42b65c:	bl	409770 <stpcpy@plt>
  42b660:	str	x0, [x29, #104]
  42b664:	b	42b674 <config_parse@plt+0x204c4>
  42b668:	ldr	x0, [x29, #104]
  42b66c:	sub	x0, x0, #0x1
  42b670:	str	x0, [x29, #104]
  42b674:	ldr	x1, [x29, #104]
  42b678:	ldr	x0, [x29, #352]
  42b67c:	cmp	x1, x0
  42b680:	b.ls	42b698 <config_parse@plt+0x204e8>  // b.plast
  42b684:	ldr	x0, [x29, #104]
  42b688:	sub	x0, x0, #0x1
  42b68c:	ldrb	w0, [x0]
  42b690:	cmp	w0, #0x2f
  42b694:	b.eq	42b668 <config_parse@plt+0x204b8>  // b.none
  42b698:	ldr	x0, [x29, #88]
  42b69c:	ldrb	w0, [x0]
  42b6a0:	cmp	w0, #0x2f
  42b6a4:	b.eq	42b6bc <config_parse@plt+0x2050c>  // b.none
  42b6a8:	ldr	x0, [x29, #104]
  42b6ac:	add	x1, x0, #0x1
  42b6b0:	str	x1, [x29, #104]
  42b6b4:	mov	w1, #0x2f                  	// #47
  42b6b8:	strb	w1, [x0]
  42b6bc:	ldr	x1, [x29, #88]
  42b6c0:	ldr	x0, [x29, #104]
  42b6c4:	bl	40af60 <strcpy@plt>
  42b6c8:	ldr	x0, [x29, #352]
  42b6cc:	str	x0, [x29, #96]
  42b6d0:	ldr	x0, [x29, #96]
  42b6d4:	str	x0, [x29, #72]
  42b6d8:	ldr	x0, [x29, #72]
  42b6dc:	str	x0, [x29, #376]
  42b6e0:	ldr	x0, [x29, #64]
  42b6e4:	str	x0, [x29, #384]
  42b6e8:	str	xzr, [x29, #120]
  42b6ec:	str	xzr, [x29, #128]
  42b6f0:	b	42b724 <config_parse@plt+0x20574>
  42b6f4:	ldr	x0, [x29, #128]
  42b6f8:	lsl	x0, x0, #3
  42b6fc:	add	x1, x29, #0x178
  42b700:	ldr	x0, [x1, x0]
  42b704:	bl	40b010 <strlen@plt>
  42b708:	mov	x1, x0
  42b70c:	ldr	x0, [x29, #120]
  42b710:	add	x0, x0, x1
  42b714:	str	x0, [x29, #120]
  42b718:	ldr	x0, [x29, #128]
  42b71c:	add	x0, x0, #0x1
  42b720:	str	x0, [x29, #128]
  42b724:	ldr	x0, [x29, #128]
  42b728:	cmp	x0, #0x1
  42b72c:	b.hi	42b748 <config_parse@plt+0x20598>  // b.pmore
  42b730:	ldr	x0, [x29, #128]
  42b734:	lsl	x0, x0, #3
  42b738:	add	x1, x29, #0x178
  42b73c:	ldr	x0, [x1, x0]
  42b740:	cmp	x0, #0x0
  42b744:	b.ne	42b6f4 <config_parse@plt+0x20544>  // b.any
  42b748:	ldr	x0, [x29, #120]
  42b74c:	add	x0, x0, #0x1
  42b750:	str	x0, [x29, #360]
  42b754:	ldr	x1, [x29, #360]
  42b758:	mov	x0, #0x1                   	// #1
  42b75c:	bl	427b4c <config_parse@plt+0x1c99c>
  42b760:	and	w0, w0, #0xff
  42b764:	and	x0, x0, #0xff
  42b768:	cmp	x0, #0x0
  42b76c:	b.eq	42b798 <config_parse@plt+0x205e8>  // b.none
  42b770:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  42b774:	add	x1, x0, #0xe43
  42b778:	adrp	x0, 453000 <config_parse@plt+0x47e50>
  42b77c:	add	x4, x0, #0x610
  42b780:	mov	w3, #0x24f                 	// #591
  42b784:	mov	x2, x1
  42b788:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  42b78c:	add	x1, x0, #0xff8
  42b790:	mov	w0, #0x0                   	// #0
  42b794:	bl	409d50 <log_assert_failed_realm@plt>
  42b798:	ldr	x0, [x29, #360]
  42b79c:	cmp	x0, #0x400, lsl #12
  42b7a0:	cset	w0, hi  // hi = pmore
  42b7a4:	and	w0, w0, #0xff
  42b7a8:	and	x0, x0, #0xff
  42b7ac:	cmp	x0, #0x0
  42b7b0:	b.eq	42b7dc <config_parse@plt+0x2062c>  // b.none
  42b7b4:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  42b7b8:	add	x1, x0, #0xe43
  42b7bc:	adrp	x0, 453000 <config_parse@plt+0x47e50>
  42b7c0:	add	x4, x0, #0x610
  42b7c4:	mov	w3, #0x24f                 	// #591
  42b7c8:	mov	x2, x1
  42b7cc:	adrp	x0, 453000 <config_parse@plt+0x47e50>
  42b7d0:	add	x1, x0, #0x28
  42b7d4:	mov	w0, #0x0                   	// #0
  42b7d8:	bl	409d50 <log_assert_failed_realm@plt>
  42b7dc:	ldr	x0, [x29, #360]
  42b7e0:	add	x0, x0, #0xf
  42b7e4:	lsr	x0, x0, #4
  42b7e8:	lsl	x0, x0, #4
  42b7ec:	sub	sp, sp, x0
  42b7f0:	mov	x0, sp
  42b7f4:	add	x0, x0, #0xf
  42b7f8:	lsr	x0, x0, #4
  42b7fc:	lsl	x0, x0, #4
  42b800:	str	x0, [x29, #368]
  42b804:	ldr	x0, [x29, #368]
  42b808:	str	x0, [x29, #112]
  42b80c:	str	xzr, [x29, #128]
  42b810:	b	42b840 <config_parse@plt+0x20690>
  42b814:	ldr	x0, [x29, #128]
  42b818:	lsl	x0, x0, #3
  42b81c:	add	x1, x29, #0x178
  42b820:	ldr	x0, [x1, x0]
  42b824:	mov	x1, x0
  42b828:	ldr	x0, [x29, #112]
  42b82c:	bl	409770 <stpcpy@plt>
  42b830:	str	x0, [x29, #112]
  42b834:	ldr	x0, [x29, #128]
  42b838:	add	x0, x0, #0x1
  42b83c:	str	x0, [x29, #128]
  42b840:	ldr	x0, [x29, #128]
  42b844:	cmp	x0, #0x1
  42b848:	b.hi	42b864 <config_parse@plt+0x206b4>  // b.pmore
  42b84c:	ldr	x0, [x29, #128]
  42b850:	lsl	x0, x0, #3
  42b854:	add	x1, x29, #0x178
  42b858:	ldr	x0, [x1, x0]
  42b85c:	cmp	x0, #0x0
  42b860:	b.ne	42b814 <config_parse@plt+0x20664>  // b.any
  42b864:	ldr	x0, [x29, #112]
  42b868:	strb	wzr, [x0]
  42b86c:	ldr	x0, [x29, #368]
  42b870:	str	x0, [x29, #80]
  42b874:	b	42bf68 <config_parse@plt+0x20db8>
  42b878:	ldr	w0, [x29, #36]
  42b87c:	cmp	w0, #0x0
  42b880:	b.le	42bc08 <config_parse@plt+0x20a58>
  42b884:	adrp	x0, 453000 <config_parse@plt+0x47e50>
  42b888:	add	x0, x0, #0x458
  42b88c:	str	x0, [x29, #136]
  42b890:	ldr	x0, [x29, #40]
  42b894:	str	x0, [x29, #232]
  42b898:	b	42b8a8 <config_parse@plt+0x206f8>
  42b89c:	ldr	x0, [x29, #136]
  42b8a0:	add	x0, x0, #0x1
  42b8a4:	str	x0, [x29, #136]
  42b8a8:	ldr	x0, [x29, #136]
  42b8ac:	ldrb	w0, [x0]
  42b8b0:	cmp	w0, #0x2f
  42b8b4:	b.ne	42b8cc <config_parse@plt+0x2071c>  // b.any
  42b8b8:	ldr	x0, [x29, #136]
  42b8bc:	add	x0, x0, #0x1
  42b8c0:	ldrb	w0, [x0]
  42b8c4:	cmp	w0, #0x2f
  42b8c8:	b.eq	42b89c <config_parse@plt+0x206ec>  // b.none
  42b8cc:	ldr	x0, [x29, #232]
  42b8d0:	bl	427d14 <config_parse@plt+0x1cb64>
  42b8d4:	and	w0, w0, #0xff
  42b8d8:	cmp	w0, #0x0
  42b8dc:	b.eq	42b8ec <config_parse@plt+0x2073c>  // b.none
  42b8e0:	ldr	x0, [x29, #136]
  42b8e4:	str	x0, [x29, #144]
  42b8e8:	b	42ba40 <config_parse@plt+0x20890>
  42b8ec:	ldr	x0, [x29, #232]
  42b8f0:	bl	40b010 <strlen@plt>
  42b8f4:	mov	x19, x0
  42b8f8:	ldr	x0, [x29, #136]
  42b8fc:	bl	40b010 <strlen@plt>
  42b900:	add	x0, x19, x0
  42b904:	add	x0, x0, #0x2
  42b908:	str	x0, [x29, #240]
  42b90c:	ldr	x0, [x29, #240]
  42b910:	str	x0, [x29, #248]
  42b914:	ldr	x1, [x29, #248]
  42b918:	mov	x0, #0x1                   	// #1
  42b91c:	bl	427b4c <config_parse@plt+0x1c99c>
  42b920:	and	w0, w0, #0xff
  42b924:	and	x0, x0, #0xff
  42b928:	cmp	x0, #0x0
  42b92c:	b.eq	42b958 <config_parse@plt+0x207a8>  // b.none
  42b930:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  42b934:	add	x1, x0, #0xe43
  42b938:	adrp	x0, 453000 <config_parse@plt+0x47e50>
  42b93c:	add	x4, x0, #0x610
  42b940:	mov	w3, #0x254                 	// #596
  42b944:	mov	x2, x1
  42b948:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  42b94c:	add	x1, x0, #0xff8
  42b950:	mov	w0, #0x0                   	// #0
  42b954:	bl	409d50 <log_assert_failed_realm@plt>
  42b958:	ldr	x0, [x29, #248]
  42b95c:	cmp	x0, #0x400, lsl #12
  42b960:	cset	w0, hi  // hi = pmore
  42b964:	and	w0, w0, #0xff
  42b968:	and	x0, x0, #0xff
  42b96c:	cmp	x0, #0x0
  42b970:	b.eq	42b99c <config_parse@plt+0x207ec>  // b.none
  42b974:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  42b978:	add	x1, x0, #0xe43
  42b97c:	adrp	x0, 453000 <config_parse@plt+0x47e50>
  42b980:	add	x4, x0, #0x610
  42b984:	mov	w3, #0x254                 	// #596
  42b988:	mov	x2, x1
  42b98c:	adrp	x0, 453000 <config_parse@plt+0x47e50>
  42b990:	add	x1, x0, #0x28
  42b994:	mov	w0, #0x0                   	// #0
  42b998:	bl	409d50 <log_assert_failed_realm@plt>
  42b99c:	ldr	x0, [x29, #248]
  42b9a0:	add	x0, x0, #0xf
  42b9a4:	lsr	x0, x0, #4
  42b9a8:	lsl	x0, x0, #4
  42b9ac:	sub	sp, sp, x0
  42b9b0:	mov	x0, sp
  42b9b4:	add	x0, x0, #0xf
  42b9b8:	lsr	x0, x0, #4
  42b9bc:	lsl	x0, x0, #4
  42b9c0:	str	x0, [x29, #256]
  42b9c4:	ldr	x1, [x29, #232]
  42b9c8:	ldr	x0, [x29, #256]
  42b9cc:	bl	409770 <stpcpy@plt>
  42b9d0:	str	x0, [x29, #152]
  42b9d4:	b	42b9e4 <config_parse@plt+0x20834>
  42b9d8:	ldr	x0, [x29, #152]
  42b9dc:	sub	x0, x0, #0x1
  42b9e0:	str	x0, [x29, #152]
  42b9e4:	ldr	x1, [x29, #152]
  42b9e8:	ldr	x0, [x29, #256]
  42b9ec:	cmp	x1, x0
  42b9f0:	b.ls	42ba08 <config_parse@plt+0x20858>  // b.plast
  42b9f4:	ldr	x0, [x29, #152]
  42b9f8:	sub	x0, x0, #0x1
  42b9fc:	ldrb	w0, [x0]
  42ba00:	cmp	w0, #0x2f
  42ba04:	b.eq	42b9d8 <config_parse@plt+0x20828>  // b.none
  42ba08:	ldr	x0, [x29, #136]
  42ba0c:	ldrb	w0, [x0]
  42ba10:	cmp	w0, #0x2f
  42ba14:	b.eq	42ba2c <config_parse@plt+0x2087c>  // b.none
  42ba18:	ldr	x0, [x29, #152]
  42ba1c:	add	x1, x0, #0x1
  42ba20:	str	x1, [x29, #152]
  42ba24:	mov	w1, #0x2f                  	// #47
  42ba28:	strb	w1, [x0]
  42ba2c:	ldr	x1, [x29, #136]
  42ba30:	ldr	x0, [x29, #152]
  42ba34:	bl	40af60 <strcpy@plt>
  42ba38:	ldr	x0, [x29, #256]
  42ba3c:	str	x0, [x29, #144]
  42ba40:	ldr	x0, [x29, #144]
  42ba44:	str	x0, [x29, #72]
  42ba48:	ldr	x0, [x29, #72]
  42ba4c:	str	x0, [x29, #376]
  42ba50:	ldr	x0, [x29, #64]
  42ba54:	str	x0, [x29, #384]
  42ba58:	str	xzr, [x29, #168]
  42ba5c:	str	xzr, [x29, #176]
  42ba60:	b	42ba94 <config_parse@plt+0x208e4>
  42ba64:	ldr	x0, [x29, #176]
  42ba68:	lsl	x0, x0, #3
  42ba6c:	add	x1, x29, #0x178
  42ba70:	ldr	x0, [x1, x0]
  42ba74:	bl	40b010 <strlen@plt>
  42ba78:	mov	x1, x0
  42ba7c:	ldr	x0, [x29, #168]
  42ba80:	add	x0, x0, x1
  42ba84:	str	x0, [x29, #168]
  42ba88:	ldr	x0, [x29, #176]
  42ba8c:	add	x0, x0, #0x1
  42ba90:	str	x0, [x29, #176]
  42ba94:	ldr	x0, [x29, #176]
  42ba98:	cmp	x0, #0x1
  42ba9c:	b.hi	42bab8 <config_parse@plt+0x20908>  // b.pmore
  42baa0:	ldr	x0, [x29, #176]
  42baa4:	lsl	x0, x0, #3
  42baa8:	add	x1, x29, #0x178
  42baac:	ldr	x0, [x1, x0]
  42bab0:	cmp	x0, #0x0
  42bab4:	b.ne	42ba64 <config_parse@plt+0x208b4>  // b.any
  42bab8:	ldr	x0, [x29, #168]
  42babc:	add	x0, x0, #0x1
  42bac0:	str	x0, [x29, #264]
  42bac4:	ldr	x1, [x29, #264]
  42bac8:	mov	x0, #0x1                   	// #1
  42bacc:	bl	427b4c <config_parse@plt+0x1c99c>
  42bad0:	and	w0, w0, #0xff
  42bad4:	and	x0, x0, #0xff
  42bad8:	cmp	x0, #0x0
  42badc:	b.eq	42bb08 <config_parse@plt+0x20958>  // b.none
  42bae0:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  42bae4:	add	x1, x0, #0xe43
  42bae8:	adrp	x0, 453000 <config_parse@plt+0x47e50>
  42baec:	add	x4, x0, #0x610
  42baf0:	mov	w3, #0x255                 	// #597
  42baf4:	mov	x2, x1
  42baf8:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  42bafc:	add	x1, x0, #0xff8
  42bb00:	mov	w0, #0x0                   	// #0
  42bb04:	bl	409d50 <log_assert_failed_realm@plt>
  42bb08:	ldr	x0, [x29, #264]
  42bb0c:	cmp	x0, #0x400, lsl #12
  42bb10:	cset	w0, hi  // hi = pmore
  42bb14:	and	w0, w0, #0xff
  42bb18:	and	x0, x0, #0xff
  42bb1c:	cmp	x0, #0x0
  42bb20:	b.eq	42bb4c <config_parse@plt+0x2099c>  // b.none
  42bb24:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  42bb28:	add	x1, x0, #0xe43
  42bb2c:	adrp	x0, 453000 <config_parse@plt+0x47e50>
  42bb30:	add	x4, x0, #0x610
  42bb34:	mov	w3, #0x255                 	// #597
  42bb38:	mov	x2, x1
  42bb3c:	adrp	x0, 453000 <config_parse@plt+0x47e50>
  42bb40:	add	x1, x0, #0x28
  42bb44:	mov	w0, #0x0                   	// #0
  42bb48:	bl	409d50 <log_assert_failed_realm@plt>
  42bb4c:	ldr	x0, [x29, #264]
  42bb50:	add	x0, x0, #0xf
  42bb54:	lsr	x0, x0, #4
  42bb58:	lsl	x0, x0, #4
  42bb5c:	sub	sp, sp, x0
  42bb60:	mov	x0, sp
  42bb64:	add	x0, x0, #0xf
  42bb68:	lsr	x0, x0, #4
  42bb6c:	lsl	x0, x0, #4
  42bb70:	str	x0, [x29, #272]
  42bb74:	ldr	x0, [x29, #272]
  42bb78:	str	x0, [x29, #160]
  42bb7c:	str	xzr, [x29, #176]
  42bb80:	b	42bbb0 <config_parse@plt+0x20a00>
  42bb84:	ldr	x0, [x29, #176]
  42bb88:	lsl	x0, x0, #3
  42bb8c:	add	x1, x29, #0x178
  42bb90:	ldr	x0, [x1, x0]
  42bb94:	mov	x1, x0
  42bb98:	ldr	x0, [x29, #160]
  42bb9c:	bl	409770 <stpcpy@plt>
  42bba0:	str	x0, [x29, #160]
  42bba4:	ldr	x0, [x29, #176]
  42bba8:	add	x0, x0, #0x1
  42bbac:	str	x0, [x29, #176]
  42bbb0:	ldr	x0, [x29, #176]
  42bbb4:	cmp	x0, #0x1
  42bbb8:	b.hi	42bbd4 <config_parse@plt+0x20a24>  // b.pmore
  42bbbc:	ldr	x0, [x29, #176]
  42bbc0:	lsl	x0, x0, #3
  42bbc4:	add	x1, x29, #0x178
  42bbc8:	ldr	x0, [x1, x0]
  42bbcc:	cmp	x0, #0x0
  42bbd0:	b.ne	42bb84 <config_parse@plt+0x209d4>  // b.any
  42bbd4:	ldr	x0, [x29, #160]
  42bbd8:	strb	wzr, [x0]
  42bbdc:	ldr	x0, [x29, #272]
  42bbe0:	str	x0, [x29, #80]
  42bbe4:	ldr	x1, [x29, #80]
  42bbe8:	ldr	x0, [x29, #72]
  42bbec:	bl	42b2d0 <config_parse@plt+0x20120>
  42bbf0:	str	w0, [x29, #48]
  42bbf4:	ldr	w0, [x29, #48]
  42bbf8:	cmp	w0, #0x0
  42bbfc:	b.ge	42bc08 <config_parse@plt+0x20a58>  // b.tcont
  42bc00:	ldr	w19, [x29, #48]
  42bc04:	b	42bf78 <config_parse@plt+0x20dc8>
  42bc08:	adrp	x0, 453000 <config_parse@plt+0x47e50>
  42bc0c:	add	x0, x0, #0x470
  42bc10:	str	x0, [x29, #184]
  42bc14:	ldr	x0, [x29, #40]
  42bc18:	str	x0, [x29, #280]
  42bc1c:	b	42bc2c <config_parse@plt+0x20a7c>
  42bc20:	ldr	x0, [x29, #184]
  42bc24:	add	x0, x0, #0x1
  42bc28:	str	x0, [x29, #184]
  42bc2c:	ldr	x0, [x29, #184]
  42bc30:	ldrb	w0, [x0]
  42bc34:	cmp	w0, #0x2f
  42bc38:	b.ne	42bc50 <config_parse@plt+0x20aa0>  // b.any
  42bc3c:	ldr	x0, [x29, #184]
  42bc40:	add	x0, x0, #0x1
  42bc44:	ldrb	w0, [x0]
  42bc48:	cmp	w0, #0x2f
  42bc4c:	b.eq	42bc20 <config_parse@plt+0x20a70>  // b.none
  42bc50:	ldr	x0, [x29, #280]
  42bc54:	bl	427d14 <config_parse@plt+0x1cb64>
  42bc58:	and	w0, w0, #0xff
  42bc5c:	cmp	w0, #0x0
  42bc60:	b.eq	42bc70 <config_parse@plt+0x20ac0>  // b.none
  42bc64:	ldr	x0, [x29, #184]
  42bc68:	str	x0, [x29, #192]
  42bc6c:	b	42bdc4 <config_parse@plt+0x20c14>
  42bc70:	ldr	x0, [x29, #280]
  42bc74:	bl	40b010 <strlen@plt>
  42bc78:	mov	x19, x0
  42bc7c:	ldr	x0, [x29, #184]
  42bc80:	bl	40b010 <strlen@plt>
  42bc84:	add	x0, x19, x0
  42bc88:	add	x0, x0, #0x2
  42bc8c:	str	x0, [x29, #288]
  42bc90:	ldr	x0, [x29, #288]
  42bc94:	str	x0, [x29, #296]
  42bc98:	ldr	x1, [x29, #296]
  42bc9c:	mov	x0, #0x1                   	// #1
  42bca0:	bl	427b4c <config_parse@plt+0x1c99c>
  42bca4:	and	w0, w0, #0xff
  42bca8:	and	x0, x0, #0xff
  42bcac:	cmp	x0, #0x0
  42bcb0:	b.eq	42bcdc <config_parse@plt+0x20b2c>  // b.none
  42bcb4:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  42bcb8:	add	x1, x0, #0xe43
  42bcbc:	adrp	x0, 453000 <config_parse@plt+0x47e50>
  42bcc0:	add	x4, x0, #0x610
  42bcc4:	mov	w3, #0x25c                 	// #604
  42bcc8:	mov	x2, x1
  42bccc:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  42bcd0:	add	x1, x0, #0xff8
  42bcd4:	mov	w0, #0x0                   	// #0
  42bcd8:	bl	409d50 <log_assert_failed_realm@plt>
  42bcdc:	ldr	x0, [x29, #296]
  42bce0:	cmp	x0, #0x400, lsl #12
  42bce4:	cset	w0, hi  // hi = pmore
  42bce8:	and	w0, w0, #0xff
  42bcec:	and	x0, x0, #0xff
  42bcf0:	cmp	x0, #0x0
  42bcf4:	b.eq	42bd20 <config_parse@plt+0x20b70>  // b.none
  42bcf8:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  42bcfc:	add	x1, x0, #0xe43
  42bd00:	adrp	x0, 453000 <config_parse@plt+0x47e50>
  42bd04:	add	x4, x0, #0x610
  42bd08:	mov	w3, #0x25c                 	// #604
  42bd0c:	mov	x2, x1
  42bd10:	adrp	x0, 453000 <config_parse@plt+0x47e50>
  42bd14:	add	x1, x0, #0x28
  42bd18:	mov	w0, #0x0                   	// #0
  42bd1c:	bl	409d50 <log_assert_failed_realm@plt>
  42bd20:	ldr	x0, [x29, #296]
  42bd24:	add	x0, x0, #0xf
  42bd28:	lsr	x0, x0, #4
  42bd2c:	lsl	x0, x0, #4
  42bd30:	sub	sp, sp, x0
  42bd34:	mov	x0, sp
  42bd38:	add	x0, x0, #0xf
  42bd3c:	lsr	x0, x0, #4
  42bd40:	lsl	x0, x0, #4
  42bd44:	str	x0, [x29, #304]
  42bd48:	ldr	x1, [x29, #280]
  42bd4c:	ldr	x0, [x29, #304]
  42bd50:	bl	409770 <stpcpy@plt>
  42bd54:	str	x0, [x29, #200]
  42bd58:	b	42bd68 <config_parse@plt+0x20bb8>
  42bd5c:	ldr	x0, [x29, #200]
  42bd60:	sub	x0, x0, #0x1
  42bd64:	str	x0, [x29, #200]
  42bd68:	ldr	x1, [x29, #200]
  42bd6c:	ldr	x0, [x29, #304]
  42bd70:	cmp	x1, x0
  42bd74:	b.ls	42bd8c <config_parse@plt+0x20bdc>  // b.plast
  42bd78:	ldr	x0, [x29, #200]
  42bd7c:	sub	x0, x0, #0x1
  42bd80:	ldrb	w0, [x0]
  42bd84:	cmp	w0, #0x2f
  42bd88:	b.eq	42bd5c <config_parse@plt+0x20bac>  // b.none
  42bd8c:	ldr	x0, [x29, #184]
  42bd90:	ldrb	w0, [x0]
  42bd94:	cmp	w0, #0x2f
  42bd98:	b.eq	42bdb0 <config_parse@plt+0x20c00>  // b.none
  42bd9c:	ldr	x0, [x29, #200]
  42bda0:	add	x1, x0, #0x1
  42bda4:	str	x1, [x29, #200]
  42bda8:	mov	w1, #0x2f                  	// #47
  42bdac:	strb	w1, [x0]
  42bdb0:	ldr	x1, [x29, #184]
  42bdb4:	ldr	x0, [x29, #200]
  42bdb8:	bl	40af60 <strcpy@plt>
  42bdbc:	ldr	x0, [x29, #304]
  42bdc0:	str	x0, [x29, #192]
  42bdc4:	ldr	x0, [x29, #192]
  42bdc8:	str	x0, [x29, #72]
  42bdcc:	ldr	x0, [x29, #72]
  42bdd0:	str	x0, [x29, #376]
  42bdd4:	ldr	x0, [x29, #64]
  42bdd8:	str	x0, [x29, #384]
  42bddc:	str	xzr, [x29, #216]
  42bde0:	str	xzr, [x29, #224]
  42bde4:	b	42be18 <config_parse@plt+0x20c68>
  42bde8:	ldr	x0, [x29, #224]
  42bdec:	lsl	x0, x0, #3
  42bdf0:	add	x1, x29, #0x178
  42bdf4:	ldr	x0, [x1, x0]
  42bdf8:	bl	40b010 <strlen@plt>
  42bdfc:	mov	x1, x0
  42be00:	ldr	x0, [x29, #216]
  42be04:	add	x0, x0, x1
  42be08:	str	x0, [x29, #216]
  42be0c:	ldr	x0, [x29, #224]
  42be10:	add	x0, x0, #0x1
  42be14:	str	x0, [x29, #224]
  42be18:	ldr	x0, [x29, #224]
  42be1c:	cmp	x0, #0x1
  42be20:	b.hi	42be3c <config_parse@plt+0x20c8c>  // b.pmore
  42be24:	ldr	x0, [x29, #224]
  42be28:	lsl	x0, x0, #3
  42be2c:	add	x1, x29, #0x178
  42be30:	ldr	x0, [x1, x0]
  42be34:	cmp	x0, #0x0
  42be38:	b.ne	42bde8 <config_parse@plt+0x20c38>  // b.any
  42be3c:	ldr	x0, [x29, #216]
  42be40:	add	x0, x0, #0x1
  42be44:	str	x0, [x29, #312]
  42be48:	ldr	x1, [x29, #312]
  42be4c:	mov	x0, #0x1                   	// #1
  42be50:	bl	427b4c <config_parse@plt+0x1c99c>
  42be54:	and	w0, w0, #0xff
  42be58:	and	x0, x0, #0xff
  42be5c:	cmp	x0, #0x0
  42be60:	b.eq	42be8c <config_parse@plt+0x20cdc>  // b.none
  42be64:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  42be68:	add	x1, x0, #0xe43
  42be6c:	adrp	x0, 453000 <config_parse@plt+0x47e50>
  42be70:	add	x4, x0, #0x610
  42be74:	mov	w3, #0x25d                 	// #605
  42be78:	mov	x2, x1
  42be7c:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  42be80:	add	x1, x0, #0xff8
  42be84:	mov	w0, #0x0                   	// #0
  42be88:	bl	409d50 <log_assert_failed_realm@plt>
  42be8c:	ldr	x0, [x29, #312]
  42be90:	cmp	x0, #0x400, lsl #12
  42be94:	cset	w0, hi  // hi = pmore
  42be98:	and	w0, w0, #0xff
  42be9c:	and	x0, x0, #0xff
  42bea0:	cmp	x0, #0x0
  42bea4:	b.eq	42bed0 <config_parse@plt+0x20d20>  // b.none
  42bea8:	adrp	x0, 452000 <config_parse@plt+0x46e50>
  42beac:	add	x1, x0, #0xe43
  42beb0:	adrp	x0, 453000 <config_parse@plt+0x47e50>
  42beb4:	add	x4, x0, #0x610
  42beb8:	mov	w3, #0x25d                 	// #605
  42bebc:	mov	x2, x1
  42bec0:	adrp	x0, 453000 <config_parse@plt+0x47e50>
  42bec4:	add	x1, x0, #0x28
  42bec8:	mov	w0, #0x0                   	// #0
  42becc:	bl	409d50 <log_assert_failed_realm@plt>
  42bed0:	ldr	x0, [x29, #312]
  42bed4:	add	x0, x0, #0xf
  42bed8:	lsr	x0, x0, #4
  42bedc:	lsl	x0, x0, #4
  42bee0:	sub	sp, sp, x0
  42bee4:	mov	x0, sp
  42bee8:	add	x0, x0, #0xf
  42beec:	lsr	x0, x0, #4
  42bef0:	lsl	x0, x0, #4
  42bef4:	str	x0, [x29, #320]
  42bef8:	ldr	x0, [x29, #320]
  42befc:	str	x0, [x29, #208]
  42bf00:	str	xzr, [x29, #224]
  42bf04:	b	42bf34 <config_parse@plt+0x20d84>
  42bf08:	ldr	x0, [x29, #224]
  42bf0c:	lsl	x0, x0, #3
  42bf10:	add	x1, x29, #0x178
  42bf14:	ldr	x0, [x1, x0]
  42bf18:	mov	x1, x0
  42bf1c:	ldr	x0, [x29, #208]
  42bf20:	bl	409770 <stpcpy@plt>
  42bf24:	str	x0, [x29, #208]
  42bf28:	ldr	x0, [x29, #224]
  42bf2c:	add	x0, x0, #0x1
  42bf30:	str	x0, [x29, #224]
  42bf34:	ldr	x0, [x29, #224]
  42bf38:	cmp	x0, #0x1
  42bf3c:	b.hi	42bf58 <config_parse@plt+0x20da8>  // b.pmore
  42bf40:	ldr	x0, [x29, #224]
  42bf44:	lsl	x0, x0, #3
  42bf48:	add	x1, x29, #0x178
  42bf4c:	ldr	x0, [x1, x0]
  42bf50:	cmp	x0, #0x0
  42bf54:	b.ne	42bf08 <config_parse@plt+0x20d58>  // b.any
  42bf58:	ldr	x0, [x29, #208]
  42bf5c:	strb	wzr, [x0]
  42bf60:	ldr	x0, [x29, #320]
  42bf64:	str	x0, [x29, #80]
  42bf68:	ldr	x1, [x29, #80]
  42bf6c:	ldr	x0, [x29, #72]
  42bf70:	bl	42b2d0 <config_parse@plt+0x20120>
  42bf74:	mov	w19, w0
  42bf78:	add	x0, x29, #0x40
  42bf7c:	bl	427b28 <config_parse@plt+0x1c978>
  42bf80:	mov	w1, w19
  42bf84:	adrp	x0, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  42bf88:	ldr	x0, [x0, #4048]
  42bf8c:	ldr	x2, [x29, #392]
  42bf90:	ldr	x0, [x0]
  42bf94:	eor	x0, x2, x0
  42bf98:	cmp	x0, #0x0
  42bf9c:	b.eq	42bfa4 <config_parse@plt+0x20df4>  // b.none
  42bfa0:	bl	40a440 <__stack_chk_fail@plt>
  42bfa4:	mov	w0, w1
  42bfa8:	mov	sp, x29
  42bfac:	ldr	x19, [sp, #16]
  42bfb0:	ldp	x29, x30, [sp], #400
  42bfb4:	ret
  42bfb8:	stp	x29, x30, [sp, #-32]!
  42bfbc:	mov	x29, sp
  42bfc0:	str	x0, [sp, #24]
  42bfc4:	ldr	x0, [sp, #24]
  42bfc8:	ldr	x0, [x0]
  42bfcc:	cmp	x0, #0x0
  42bfd0:	b.eq	42bfe0 <config_parse@plt+0x20e30>  // b.none
  42bfd4:	ldr	x0, [sp, #24]
  42bfd8:	ldr	x0, [x0]
  42bfdc:	bl	40a140 <sd_netlink_unref@plt>
  42bfe0:	nop
  42bfe4:	ldp	x29, x30, [sp], #32
  42bfe8:	ret
  42bfec:	stp	x29, x30, [sp, #-32]!
  42bff0:	mov	x29, sp
  42bff4:	str	x0, [sp, #24]
  42bff8:	ldr	x0, [sp, #24]
  42bffc:	ldr	x0, [x0]
  42c000:	bl	40ad70 <free@plt>
  42c004:	nop
  42c008:	ldp	x29, x30, [sp], #32
  42c00c:	ret
  42c010:	sub	sp, sp, #0x10
  42c014:	str	x0, [sp, #8]
  42c018:	str	x1, [sp]
  42c01c:	ldr	x0, [sp]
  42c020:	cmp	x0, #0x0
  42c024:	cset	w0, ne  // ne = any
  42c028:	and	w0, w0, #0xff
  42c02c:	and	x0, x0, #0xff
  42c030:	cmp	x0, #0x0
  42c034:	b.eq	42c078 <config_parse@plt+0x20ec8>  // b.none
  42c038:	mov	x2, #0x0                   	// #0
  42c03c:	ldr	x1, [sp, #8]
  42c040:	ldr	x0, [sp]
  42c044:	umulh	x0, x1, x0
  42c048:	cmp	x0, #0x0
  42c04c:	b.eq	42c054 <config_parse@plt+0x20ea4>  // b.none
  42c050:	mov	x2, #0x1                   	// #1
  42c054:	mov	x0, x2
  42c058:	cmp	x0, #0x0
  42c05c:	cset	w0, ne  // ne = any
  42c060:	and	w0, w0, #0xff
  42c064:	and	x0, x0, #0xff
  42c068:	cmp	x0, #0x0
  42c06c:	b.eq	42c078 <config_parse@plt+0x20ec8>  // b.none
  42c070:	mov	w0, #0x1                   	// #1
  42c074:	b	42c07c <config_parse@plt+0x20ecc>
  42c078:	mov	w0, #0x0                   	// #0
  42c07c:	and	w0, w0, #0x1
  42c080:	and	w0, w0, #0xff
  42c084:	add	sp, sp, #0x10
  42c088:	ret
  42c08c:	stp	x29, x30, [sp, #-32]!
  42c090:	mov	x29, sp
  42c094:	str	x0, [sp, #24]
  42c098:	str	x1, [sp, #16]
  42c09c:	ldr	x1, [sp, #16]
  42c0a0:	ldr	x0, [sp, #24]
  42c0a4:	bl	42c010 <config_parse@plt+0x20e60>
  42c0a8:	and	w0, w0, #0xff
  42c0ac:	cmp	w0, #0x0
  42c0b0:	b.eq	42c0bc <config_parse@plt+0x20f0c>  // b.none
  42c0b4:	mov	x0, #0x0                   	// #0
  42c0b8:	b	42c0d8 <config_parse@plt+0x20f28>
  42c0bc:	ldr	x1, [sp, #24]
  42c0c0:	ldr	x0, [sp, #16]
  42c0c4:	mul	x0, x1, x0
  42c0c8:	cmp	x0, #0x0
  42c0cc:	b.ne	42c0d4 <config_parse@plt+0x20f24>  // b.any
  42c0d0:	mov	x0, #0x1                   	// #1
  42c0d4:	bl	40a6e0 <malloc@plt>
  42c0d8:	ldp	x29, x30, [sp], #32
  42c0dc:	ret
  42c0e0:	stp	x29, x30, [sp, #-32]!
  42c0e4:	mov	x29, sp
  42c0e8:	str	x0, [sp, #24]
  42c0ec:	ldr	x0, [sp, #24]
  42c0f0:	ldr	w0, [x0]
  42c0f4:	bl	409c90 <safe_close@plt>
  42c0f8:	nop
  42c0fc:	ldp	x29, x30, [sp], #32
  42c100:	ret
  42c104:	sub	sp, sp, #0x30
  42c108:	strb	w0, [sp, #47]
  42c10c:	str	w1, [sp, #40]
  42c110:	str	w2, [sp, #36]
  42c114:	str	x3, [sp, #24]
  42c118:	str	x4, [sp, #16]
  42c11c:	str	w5, [sp, #32]
  42c120:	str	x6, [sp, #8]
  42c124:	str	w7, [sp, #4]
  42c128:	mov	w0, #0xffffffa1            	// #-95
  42c12c:	add	sp, sp, #0x30
  42c130:	ret
  42c134:	sub	sp, sp, #0x10
  42c138:	str	x0, [sp, #8]
  42c13c:	ldr	x0, [sp, #8]
  42c140:	cmp	x0, #0x0
  42c144:	b.ne	42c150 <config_parse@plt+0x20fa0>  // b.any
  42c148:	adrp	x0, 453000 <config_parse@plt+0x47e50>
  42c14c:	add	x0, x0, #0x650
  42c150:	add	sp, sp, #0x10
  42c154:	ret
  42c158:	stp	x29, x30, [sp, #-48]!
  42c15c:	mov	x29, sp
  42c160:	str	x0, [sp, #24]
  42c164:	str	x1, [sp, #16]
  42c168:	ldr	x0, [sp, #16]
  42c16c:	bl	40b010 <strlen@plt>
  42c170:	str	x0, [sp, #40]
  42c174:	ldr	x2, [sp, #40]
  42c178:	ldr	x1, [sp, #16]
  42c17c:	ldr	x0, [sp, #24]
  42c180:	bl	409fb0 <strncmp@plt>
  42c184:	cmp	w0, #0x0
  42c188:	b.ne	42c19c <config_parse@plt+0x20fec>  // b.any
  42c18c:	ldr	x1, [sp, #24]
  42c190:	ldr	x0, [sp, #40]
  42c194:	add	x0, x1, x0
  42c198:	b	42c1a0 <config_parse@plt+0x20ff0>
  42c19c:	mov	x0, #0x0                   	// #0
  42c1a0:	ldp	x29, x30, [sp], #48
  42c1a4:	ret
  42c1a8:	stp	x29, x30, [sp, #-192]!
  42c1ac:	mov	x29, sp
  42c1b0:	stp	x19, x20, [sp, #16]
  42c1b4:	stp	x21, x22, [sp, #32]
  42c1b8:	stp	x23, x24, [sp, #48]
  42c1bc:	stp	x25, x26, [sp, #64]
  42c1c0:	str	x27, [sp, #80]
  42c1c4:	str	x0, [x29, #104]
  42c1c8:	str	x1, [x29, #96]
  42c1cc:	adrp	x0, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  42c1d0:	ldr	x0, [x0, #4048]
  42c1d4:	ldr	x1, [x0]
  42c1d8:	str	x1, [x29, #184]
  42c1dc:	mov	x1, #0x0                   	// #0
  42c1e0:	ldr	x0, [x29, #104]
  42c1e4:	cmp	x0, #0x0
  42c1e8:	cset	w0, eq  // eq = none
  42c1ec:	and	w0, w0, #0xff
  42c1f0:	and	x0, x0, #0xff
  42c1f4:	cmp	x0, #0x0
  42c1f8:	b.eq	42c224 <config_parse@plt+0x21074>  // b.none
  42c1fc:	adrp	x0, 453000 <config_parse@plt+0x47e50>
  42c200:	add	x1, x0, #0x65b
  42c204:	adrp	x0, 453000 <config_parse@plt+0x47e50>
  42c208:	add	x4, x0, #0x8a0
  42c20c:	mov	w3, #0x19                  	// #25
  42c210:	mov	x2, x1
  42c214:	adrp	x0, 453000 <config_parse@plt+0x47e50>
  42c218:	add	x1, x0, #0x680
  42c21c:	mov	w0, #0x0                   	// #0
  42c220:	bl	409d50 <log_assert_failed_realm@plt>
  42c224:	ldr	x0, [x29, #96]
  42c228:	cmp	x0, #0x0
  42c22c:	cset	w0, eq  // eq = none
  42c230:	and	w0, w0, #0xff
  42c234:	and	x0, x0, #0xff
  42c238:	cmp	x0, #0x0
  42c23c:	b.eq	42c268 <config_parse@plt+0x210b8>  // b.none
  42c240:	adrp	x0, 453000 <config_parse@plt+0x47e50>
  42c244:	add	x1, x0, #0x65b
  42c248:	adrp	x0, 453000 <config_parse@plt+0x47e50>
  42c24c:	add	x4, x0, #0x8a0
  42c250:	mov	w3, #0x1a                  	// #26
  42c254:	mov	x2, x1
  42c258:	adrp	x0, 453000 <config_parse@plt+0x47e50>
  42c25c:	add	x1, x0, #0x688
  42c260:	mov	w0, #0x0                   	// #0
  42c264:	bl	409d50 <log_assert_failed_realm@plt>
  42c268:	adrp	x0, 453000 <config_parse@plt+0x47e50>
  42c26c:	add	x1, x0, #0x690
  42c270:	ldr	x0, [x29, #96]
  42c274:	bl	42c158 <config_parse@plt+0x20fa8>
  42c278:	str	x0, [x29, #136]
  42c27c:	ldr	x0, [x29, #136]
  42c280:	cmp	x0, #0x0
  42c284:	b.eq	42c294 <config_parse@plt+0x210e4>  // b.none
  42c288:	mov	w0, #0x6                   	// #6
  42c28c:	str	w0, [x29, #124]
  42c290:	b	42c2d0 <config_parse@plt+0x21120>
  42c294:	adrp	x0, 453000 <config_parse@plt+0x47e50>
  42c298:	add	x1, x0, #0x698
  42c29c:	ldr	x0, [x29, #96]
  42c2a0:	bl	42c158 <config_parse@plt+0x20fa8>
  42c2a4:	str	x0, [x29, #136]
  42c2a8:	ldr	x0, [x29, #136]
  42c2ac:	cmp	x0, #0x0
  42c2b0:	b.eq	42c2c0 <config_parse@plt+0x21110>  // b.none
  42c2b4:	mov	w0, #0x11                  	// #17
  42c2b8:	str	w0, [x29, #124]
  42c2bc:	b	42c2d0 <config_parse@plt+0x21120>
  42c2c0:	ldr	x0, [x29, #96]
  42c2c4:	str	x0, [x29, #136]
  42c2c8:	mov	w0, #0x6                   	// #6
  42c2cc:	str	w0, [x29, #124]
  42c2d0:	mov	w1, #0x3a                  	// #58
  42c2d4:	ldr	x0, [x29, #136]
  42c2d8:	bl	40abe0 <strchr@plt>
  42c2dc:	str	x0, [x29, #144]
  42c2e0:	ldr	x0, [x29, #144]
  42c2e4:	cmp	x0, #0x0
  42c2e8:	b.eq	42c3d8 <config_parse@plt+0x21228>  // b.none
  42c2ec:	mov	x0, sp
  42c2f0:	mov	x19, x0
  42c2f4:	ldr	x1, [x29, #144]
  42c2f8:	ldr	x0, [x29, #136]
  42c2fc:	sub	x0, x1, x0
  42c300:	add	x0, x0, #0x1
  42c304:	sub	x1, x0, #0x1
  42c308:	str	x1, [x29, #152]
  42c30c:	mov	x1, x0
  42c310:	mov	x26, x1
  42c314:	mov	x27, #0x0                   	// #0
  42c318:	lsr	x1, x26, #61
  42c31c:	lsl	x23, x27, #3
  42c320:	orr	x23, x1, x23
  42c324:	lsl	x22, x26, #3
  42c328:	mov	x1, x0
  42c32c:	mov	x24, x1
  42c330:	mov	x25, #0x0                   	// #0
  42c334:	lsr	x1, x24, #61
  42c338:	lsl	x21, x25, #3
  42c33c:	orr	x21, x1, x21
  42c340:	lsl	x20, x24, #3
  42c344:	add	x0, x0, #0xf
  42c348:	lsr	x0, x0, #4
  42c34c:	lsl	x0, x0, #4
  42c350:	sub	sp, sp, x0
  42c354:	mov	x0, sp
  42c358:	add	x0, x0, #0x0
  42c35c:	str	x0, [x29, #160]
  42c360:	ldr	x3, [x29, #160]
  42c364:	ldr	x1, [x29, #144]
  42c368:	ldr	x0, [x29, #136]
  42c36c:	sub	x0, x1, x0
  42c370:	mov	x2, x0
  42c374:	ldr	x1, [x29, #136]
  42c378:	mov	x0, x3
  42c37c:	bl	409b50 <memcpy@plt>
  42c380:	ldr	x1, [x29, #144]
  42c384:	ldr	x0, [x29, #136]
  42c388:	sub	x0, x1, x0
  42c38c:	ldr	x1, [x29, #160]
  42c390:	strb	wzr, [x1, x0]
  42c394:	ldr	x0, [x29, #160]
  42c398:	add	x1, x29, #0x76
  42c39c:	bl	40b0f0 <parse_ip_port@plt>
  42c3a0:	str	w0, [x29, #120]
  42c3a4:	ldr	w0, [x29, #120]
  42c3a8:	cmp	w0, #0x0
  42c3ac:	b.ge	42c3bc <config_parse@plt+0x2120c>  // b.tcont
  42c3b0:	mov	w0, #0xffffffea            	// #-22
  42c3b4:	mov	sp, x19
  42c3b8:	b	42c544 <config_parse@plt+0x21394>
  42c3bc:	ldr	x0, [x29, #144]
  42c3c0:	add	x0, x0, #0x1
  42c3c4:	add	x1, x29, #0x74
  42c3c8:	bl	40b0f0 <parse_ip_port@plt>
  42c3cc:	str	w0, [x29, #120]
  42c3d0:	mov	sp, x19
  42c3d4:	b	42c3f4 <config_parse@plt+0x21244>
  42c3d8:	add	x0, x29, #0x74
  42c3dc:	mov	x1, x0
  42c3e0:	ldr	x0, [x29, #136]
  42c3e4:	bl	40b0f0 <parse_ip_port@plt>
  42c3e8:	str	w0, [x29, #120]
  42c3ec:	ldrh	w0, [x29, #116]
  42c3f0:	strh	w0, [x29, #118]
  42c3f4:	ldr	w0, [x29, #120]
  42c3f8:	cmp	w0, #0x0
  42c3fc:	b.ge	42c408 <config_parse@plt+0x21258>  // b.tcont
  42c400:	mov	w0, #0xffffffea            	// #-22
  42c404:	b	42c544 <config_parse@plt+0x21394>
  42c408:	ldr	x0, [x29, #104]
  42c40c:	ldr	x0, [x0]
  42c410:	str	x0, [x29, #128]
  42c414:	b	42c454 <config_parse@plt+0x212a4>
  42c418:	ldr	x0, [x29, #128]
  42c41c:	ldr	w0, [x0]
  42c420:	ldr	w1, [x29, #124]
  42c424:	cmp	w1, w0
  42c428:	b.ne	42c448 <config_parse@plt+0x21298>  // b.any
  42c42c:	ldr	x0, [x29, #128]
  42c430:	ldrh	w1, [x0, #4]
  42c434:	ldrh	w0, [x29, #118]
  42c438:	cmp	w1, w0
  42c43c:	b.ne	42c448 <config_parse@plt+0x21298>  // b.any
  42c440:	mov	w0, #0xffffffef            	// #-17
  42c444:	b	42c544 <config_parse@plt+0x21394>
  42c448:	ldr	x0, [x29, #128]
  42c44c:	ldr	x0, [x0, #8]
  42c450:	str	x0, [x29, #128]
  42c454:	ldr	x0, [x29, #128]
  42c458:	cmp	x0, #0x0
  42c45c:	b.ne	42c418 <config_parse@plt+0x21268>  // b.any
  42c460:	mov	x1, #0x1                   	// #1
  42c464:	mov	x0, #0x18                  	// #24
  42c468:	bl	42c08c <config_parse@plt+0x20edc>
  42c46c:	str	x0, [x29, #128]
  42c470:	ldr	x0, [x29, #128]
  42c474:	cmp	x0, #0x0
  42c478:	b.ne	42c484 <config_parse@plt+0x212d4>  // b.any
  42c47c:	mov	w0, #0xfffffff4            	// #-12
  42c480:	b	42c544 <config_parse@plt+0x21394>
  42c484:	ldr	x0, [x29, #128]
  42c488:	ldr	w1, [x29, #124]
  42c48c:	str	w1, [x0]
  42c490:	ldrh	w1, [x29, #118]
  42c494:	ldr	x0, [x29, #128]
  42c498:	strh	w1, [x0, #4]
  42c49c:	ldrh	w1, [x29, #116]
  42c4a0:	ldr	x0, [x29, #128]
  42c4a4:	strh	w1, [x0, #6]
  42c4a8:	ldr	x0, [x29, #104]
  42c4ac:	str	x0, [x29, #168]
  42c4b0:	ldr	x0, [x29, #128]
  42c4b4:	str	x0, [x29, #176]
  42c4b8:	ldr	x0, [x29, #176]
  42c4bc:	cmp	x0, #0x0
  42c4c0:	cset	w0, eq  // eq = none
  42c4c4:	and	w0, w0, #0xff
  42c4c8:	and	x0, x0, #0xff
  42c4cc:	cmp	x0, #0x0
  42c4d0:	b.eq	42c4fc <config_parse@plt+0x2134c>  // b.none
  42c4d4:	adrp	x0, 453000 <config_parse@plt+0x47e50>
  42c4d8:	add	x1, x0, #0x65b
  42c4dc:	adrp	x0, 453000 <config_parse@plt+0x47e50>
  42c4e0:	add	x4, x0, #0x8a0
  42c4e4:	mov	w3, #0x45                  	// #69
  42c4e8:	mov	x2, x1
  42c4ec:	adrp	x0, 453000 <config_parse@plt+0x47e50>
  42c4f0:	add	x1, x0, #0x6a0
  42c4f4:	mov	w0, #0x0                   	// #0
  42c4f8:	bl	409d50 <log_assert_failed_realm@plt>
  42c4fc:	ldr	x0, [x29, #168]
  42c500:	ldr	x1, [x0]
  42c504:	ldr	x0, [x29, #176]
  42c508:	str	x1, [x0, #8]
  42c50c:	ldr	x0, [x29, #176]
  42c510:	ldr	x0, [x0, #8]
  42c514:	cmp	x0, #0x0
  42c518:	b.eq	42c52c <config_parse@plt+0x2137c>  // b.none
  42c51c:	ldr	x0, [x29, #176]
  42c520:	ldr	x0, [x0, #8]
  42c524:	ldr	x1, [x29, #176]
  42c528:	str	x1, [x0, #16]
  42c52c:	ldr	x0, [x29, #176]
  42c530:	str	xzr, [x0, #16]
  42c534:	ldr	x0, [x29, #168]
  42c538:	ldr	x1, [x29, #176]
  42c53c:	str	x1, [x0]
  42c540:	mov	w0, #0x0                   	// #0
  42c544:	mov	w1, w0
  42c548:	adrp	x0, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  42c54c:	ldr	x0, [x0, #4048]
  42c550:	ldr	x2, [x29, #184]
  42c554:	ldr	x0, [x0]
  42c558:	eor	x0, x2, x0
  42c55c:	cmp	x0, #0x0
  42c560:	b.eq	42c568 <config_parse@plt+0x213b8>  // b.none
  42c564:	bl	40a440 <__stack_chk_fail@plt>
  42c568:	mov	w0, w1
  42c56c:	mov	sp, x29
  42c570:	ldp	x19, x20, [sp, #16]
  42c574:	ldp	x21, x22, [sp, #32]
  42c578:	ldp	x23, x24, [sp, #48]
  42c57c:	ldp	x25, x26, [sp, #64]
  42c580:	ldr	x27, [sp, #80]
  42c584:	ldp	x29, x30, [sp], #192
  42c588:	ret
  42c58c:	stp	x29, x30, [sp, #-64]!
  42c590:	mov	x29, sp
  42c594:	str	x0, [sp, #24]
  42c598:	b	42c6c0 <config_parse@plt+0x21510>
  42c59c:	ldr	x0, [sp, #24]
  42c5a0:	str	x0, [sp, #40]
  42c5a4:	add	x0, sp, #0x18
  42c5a8:	str	x0, [sp, #48]
  42c5ac:	ldr	x0, [sp, #40]
  42c5b0:	str	x0, [sp, #56]
  42c5b4:	ldr	x0, [sp, #56]
  42c5b8:	cmp	x0, #0x0
  42c5bc:	cset	w0, eq  // eq = none
  42c5c0:	and	w0, w0, #0xff
  42c5c4:	and	x0, x0, #0xff
  42c5c8:	cmp	x0, #0x0
  42c5cc:	b.eq	42c5f8 <config_parse@plt+0x21448>  // b.none
  42c5d0:	adrp	x0, 453000 <config_parse@plt+0x47e50>
  42c5d4:	add	x1, x0, #0x65b
  42c5d8:	adrp	x0, 453000 <config_parse@plt+0x47e50>
  42c5dc:	add	x4, x0, #0x8b8
  42c5e0:	mov	w3, #0x4e                  	// #78
  42c5e4:	mov	x2, x1
  42c5e8:	adrp	x0, 453000 <config_parse@plt+0x47e50>
  42c5ec:	add	x1, x0, #0x6a0
  42c5f0:	mov	w0, #0x0                   	// #0
  42c5f4:	bl	409d50 <log_assert_failed_realm@plt>
  42c5f8:	ldr	x0, [sp, #56]
  42c5fc:	ldr	x0, [x0, #8]
  42c600:	cmp	x0, #0x0
  42c604:	b.eq	42c61c <config_parse@plt+0x2146c>  // b.none
  42c608:	ldr	x0, [sp, #56]
  42c60c:	ldr	x0, [x0, #8]
  42c610:	ldr	x1, [sp, #56]
  42c614:	ldr	x1, [x1, #16]
  42c618:	str	x1, [x0, #16]
  42c61c:	ldr	x0, [sp, #56]
  42c620:	ldr	x0, [x0, #16]
  42c624:	cmp	x0, #0x0
  42c628:	b.eq	42c644 <config_parse@plt+0x21494>  // b.none
  42c62c:	ldr	x0, [sp, #56]
  42c630:	ldr	x0, [x0, #16]
  42c634:	ldr	x1, [sp, #56]
  42c638:	ldr	x1, [x1, #8]
  42c63c:	str	x1, [x0, #8]
  42c640:	b	42c6a0 <config_parse@plt+0x214f0>
  42c644:	ldr	x0, [sp, #48]
  42c648:	ldr	x0, [x0]
  42c64c:	ldr	x1, [sp, #56]
  42c650:	cmp	x1, x0
  42c654:	cset	w0, ne  // ne = any
  42c658:	and	w0, w0, #0xff
  42c65c:	and	x0, x0, #0xff
  42c660:	cmp	x0, #0x0
  42c664:	b.eq	42c690 <config_parse@plt+0x214e0>  // b.none
  42c668:	adrp	x0, 453000 <config_parse@plt+0x47e50>
  42c66c:	add	x1, x0, #0x65b
  42c670:	adrp	x0, 453000 <config_parse@plt+0x47e50>
  42c674:	add	x4, x0, #0x8b8
  42c678:	mov	w3, #0x4e                  	// #78
  42c67c:	mov	x2, x1
  42c680:	adrp	x0, 453000 <config_parse@plt+0x47e50>
  42c684:	add	x1, x0, #0x6a8
  42c688:	mov	w0, #0x0                   	// #0
  42c68c:	bl	409d50 <log_assert_failed_realm@plt>
  42c690:	ldr	x0, [sp, #56]
  42c694:	ldr	x1, [x0, #8]
  42c698:	ldr	x0, [sp, #48]
  42c69c:	str	x1, [x0]
  42c6a0:	ldr	x0, [sp, #56]
  42c6a4:	str	xzr, [x0, #16]
  42c6a8:	ldr	x0, [sp, #56]
  42c6ac:	ldr	x1, [x0, #16]
  42c6b0:	ldr	x0, [sp, #56]
  42c6b4:	str	x1, [x0, #8]
  42c6b8:	ldr	x0, [sp, #40]
  42c6bc:	bl	40ad70 <free@plt>
  42c6c0:	ldr	x0, [sp, #24]
  42c6c4:	cmp	x0, #0x0
  42c6c8:	b.ne	42c59c <config_parse@plt+0x213ec>  // b.any
  42c6cc:	nop
  42c6d0:	nop
  42c6d4:	ldp	x29, x30, [sp], #64
  42c6d8:	ret
  42c6dc:	sub	sp, sp, #0x70
  42c6e0:	stp	x29, x30, [sp, #32]
  42c6e4:	add	x29, sp, #0x20
  42c6e8:	str	x0, [sp, #56]
  42c6ec:	str	x1, [sp, #48]
  42c6f0:	adrp	x0, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  42c6f4:	ldr	x0, [x0, #4048]
  42c6f8:	ldr	x1, [x0]
  42c6fc:	str	x1, [sp, #104]
  42c700:	mov	x1, #0x0                   	// #0
  42c704:	mov	w0, #0x2                   	// #2
  42c708:	str	w0, [sp, #64]
  42c70c:	ldr	x0, [sp, #48]
  42c710:	cmp	x0, #0x0
  42c714:	cset	w0, eq  // eq = none
  42c718:	and	w0, w0, #0xff
  42c71c:	and	x0, x0, #0xff
  42c720:	cmp	x0, #0x0
  42c724:	b.eq	42c750 <config_parse@plt+0x215a0>  // b.none
  42c728:	adrp	x0, 453000 <config_parse@plt+0x47e50>
  42c72c:	add	x1, x0, #0x65b
  42c730:	adrp	x0, 453000 <config_parse@plt+0x47e50>
  42c734:	add	x4, x0, #0x8d0
  42c738:	mov	w3, #0x57                  	// #87
  42c73c:	mov	x2, x1
  42c740:	adrp	x0, 453000 <config_parse@plt+0x47e50>
  42c744:	add	x1, x0, #0x6b8
  42c748:	mov	w0, #0x0                   	// #0
  42c74c:	bl	409d50 <log_assert_failed_realm@plt>
  42c750:	ldr	x0, [sp, #56]
  42c754:	cmp	x0, #0x0
  42c758:	b.ne	42c764 <config_parse@plt+0x215b4>  // b.any
  42c75c:	mov	w0, #0x0                   	// #0
  42c760:	b	42c900 <config_parse@plt+0x21750>
  42c764:	ldr	x1, [sp, #48]
  42c768:	ldr	w0, [sp, #64]
  42c76c:	bl	40a400 <in_addr_is_null@plt>
  42c770:	cmp	w0, #0x0
  42c774:	b.eq	42c780 <config_parse@plt+0x215d0>  // b.none
  42c778:	mov	w0, #0x0                   	// #0
  42c77c:	b	42c900 <config_parse@plt+0x21750>
  42c780:	mov	w0, #0x7                   	// #7
  42c784:	str	w0, [sp, #68]
  42c788:	str	wzr, [sp, #72]
  42c78c:	str	wzr, [sp, #76]
  42c790:	ldr	w0, [sp, #76]
  42c794:	bl	40b180 <log_get_max_level_realm@plt>
  42c798:	mov	w1, w0
  42c79c:	ldr	w0, [sp, #68]
  42c7a0:	and	w0, w0, #0x7
  42c7a4:	cmp	w1, w0
  42c7a8:	b.lt	42c7ec <config_parse@plt+0x2163c>  // b.tstop
  42c7ac:	ldr	w0, [sp, #76]
  42c7b0:	lsl	w1, w0, #10
  42c7b4:	ldr	w0, [sp, #68]
  42c7b8:	orr	w6, w1, w0
  42c7bc:	adrp	x0, 453000 <config_parse@plt+0x47e50>
  42c7c0:	add	x1, x0, #0x65b
  42c7c4:	adrp	x0, 453000 <config_parse@plt+0x47e50>
  42c7c8:	add	x5, x0, #0x6c0
  42c7cc:	adrp	x0, 453000 <config_parse@plt+0x47e50>
  42c7d0:	add	x4, x0, #0x8e8
  42c7d4:	mov	w3, #0x5f                  	// #95
  42c7d8:	mov	x2, x1
  42c7dc:	ldr	w1, [sp, #72]
  42c7e0:	mov	w0, w6
  42c7e4:	bl	40a790 <log_internal_realm@plt>
  42c7e8:	b	42c7f4 <config_parse@plt+0x21644>
  42c7ec:	ldr	w0, [sp, #72]
  42c7f0:	cmp	w0, #0x0
  42c7f4:	ldr	x0, [sp, #56]
  42c7f8:	str	x0, [sp, #96]
  42c7fc:	b	42c8e8 <config_parse@plt+0x21738>
  42c800:	ldr	x0, [sp, #96]
  42c804:	ldr	w1, [x0]
  42c808:	ldr	x0, [sp, #96]
  42c80c:	ldrh	w2, [x0, #4]
  42c810:	ldr	x0, [sp, #96]
  42c814:	ldrh	w0, [x0, #6]
  42c818:	str	xzr, [sp, #24]
  42c81c:	strh	w0, [sp, #16]
  42c820:	ldr	x0, [sp, #48]
  42c824:	str	x0, [sp, #8]
  42c828:	mov	w0, w2
  42c82c:	strh	w0, [sp]
  42c830:	mov	w7, #0x0                   	// #0
  42c834:	mov	x6, #0x0                   	// #0
  42c838:	mov	w5, #0x0                   	// #0
  42c83c:	mov	x4, #0x0                   	// #0
  42c840:	mov	x3, #0x0                   	// #0
  42c844:	mov	w2, w1
  42c848:	ldr	w1, [sp, #64]
  42c84c:	mov	w0, #0x0                   	// #0
  42c850:	bl	42c104 <config_parse@plt+0x20f54>
  42c854:	str	w0, [sp, #80]
  42c858:	ldr	w0, [sp, #80]
  42c85c:	cmp	w0, #0x0
  42c860:	b.ge	42c8dc <config_parse@plt+0x2172c>  // b.tcont
  42c864:	mov	w0, #0x4                   	// #4
  42c868:	str	w0, [sp, #84]
  42c86c:	ldr	w0, [sp, #80]
  42c870:	str	w0, [sp, #88]
  42c874:	str	wzr, [sp, #92]
  42c878:	ldr	w0, [sp, #92]
  42c87c:	bl	40b180 <log_get_max_level_realm@plt>
  42c880:	mov	w1, w0
  42c884:	ldr	w0, [sp, #84]
  42c888:	and	w0, w0, #0x7
  42c88c:	cmp	w1, w0
  42c890:	b.lt	42c8d4 <config_parse@plt+0x21724>  // b.tstop
  42c894:	ldr	w0, [sp, #92]
  42c898:	lsl	w1, w0, #10
  42c89c:	ldr	w0, [sp, #84]
  42c8a0:	orr	w6, w1, w0
  42c8a4:	adrp	x0, 453000 <config_parse@plt+0x47e50>
  42c8a8:	add	x1, x0, #0x65b
  42c8ac:	adrp	x0, 453000 <config_parse@plt+0x47e50>
  42c8b0:	add	x5, x0, #0x6d8
  42c8b4:	adrp	x0, 453000 <config_parse@plt+0x47e50>
  42c8b8:	add	x4, x0, #0x8e8
  42c8bc:	mov	w3, #0x6d                  	// #109
  42c8c0:	mov	x2, x1
  42c8c4:	ldr	w1, [sp, #88]
  42c8c8:	mov	w0, w6
  42c8cc:	bl	40a790 <log_internal_realm@plt>
  42c8d0:	b	42c8dc <config_parse@plt+0x2172c>
  42c8d4:	ldr	w0, [sp, #88]
  42c8d8:	cmp	w0, #0x0
  42c8dc:	ldr	x0, [sp, #96]
  42c8e0:	ldr	x0, [x0, #8]
  42c8e4:	str	x0, [sp, #96]
  42c8e8:	ldr	x0, [sp, #96]
  42c8ec:	cmp	x0, #0x0
  42c8f0:	b.ne	42c800 <config_parse@plt+0x21650>  // b.any
  42c8f4:	ldr	x0, [sp, #48]
  42c8f8:	stp	xzr, xzr, [x0]
  42c8fc:	mov	w0, #0x0                   	// #0
  42c900:	mov	w1, w0
  42c904:	adrp	x0, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  42c908:	ldr	x0, [x0, #4048]
  42c90c:	ldr	x2, [sp, #104]
  42c910:	ldr	x0, [x0]
  42c914:	eor	x0, x2, x0
  42c918:	cmp	x0, #0x0
  42c91c:	b.eq	42c924 <config_parse@plt+0x21774>  // b.none
  42c920:	bl	40a440 <__stack_chk_fail@plt>
  42c924:	mov	w0, w1
  42c928:	ldp	x29, x30, [sp, #32]
  42c92c:	add	sp, sp, #0x70
  42c930:	ret
  42c934:	sub	sp, sp, #0xd0
  42c938:	stp	x29, x30, [sp, #32]
  42c93c:	add	x29, sp, #0x20
  42c940:	stp	x19, x20, [sp, #48]
  42c944:	str	x21, [sp, #64]
  42c948:	str	x0, [sp, #104]
  42c94c:	str	x1, [sp, #96]
  42c950:	str	x2, [sp, #88]
  42c954:	adrp	x0, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  42c958:	ldr	x0, [x0, #4048]
  42c95c:	ldr	x1, [x0]
  42c960:	str	x1, [sp, #200]
  42c964:	mov	x1, #0x0                   	// #0
  42c968:	str	xzr, [sp, #160]
  42c96c:	str	xzr, [sp, #168]
  42c970:	mov	w0, #0x2                   	// #2
  42c974:	str	w0, [sp, #116]
  42c978:	ldr	x0, [sp, #88]
  42c97c:	cmp	x0, #0x0
  42c980:	cset	w0, eq  // eq = none
  42c984:	and	w0, w0, #0xff
  42c988:	and	x0, x0, #0xff
  42c98c:	cmp	x0, #0x0
  42c990:	b.eq	42c9bc <config_parse@plt+0x2180c>  // b.none
  42c994:	adrp	x0, 453000 <config_parse@plt+0x47e50>
  42c998:	add	x1, x0, #0x65b
  42c99c:	adrp	x0, 453000 <config_parse@plt+0x47e50>
  42c9a0:	add	x4, x0, #0x900
  42c9a4:	mov	w3, #0x7c                  	// #124
  42c9a8:	mov	x2, x1
  42c9ac:	adrp	x0, 453000 <config_parse@plt+0x47e50>
  42c9b0:	add	x1, x0, #0x6b8
  42c9b4:	mov	w0, #0x0                   	// #0
  42c9b8:	bl	409d50 <log_assert_failed_realm@plt>
  42c9bc:	ldr	x0, [sp, #96]
  42c9c0:	cmp	x0, #0x0
  42c9c4:	b.ne	42c9d0 <config_parse@plt+0x21820>  // b.any
  42c9c8:	mov	w19, #0x0                   	// #0
  42c9cc:	b	42ccf4 <config_parse@plt+0x21b44>
  42c9d0:	add	x0, sp, #0xa0
  42c9d4:	mov	x3, x0
  42c9d8:	ldr	w2, [sp, #116]
  42c9dc:	mov	w1, #0x0                   	// #0
  42c9e0:	ldr	x0, [sp, #104]
  42c9e4:	bl	4096d0 <local_addresses@plt>
  42c9e8:	str	w0, [sp, #120]
  42c9ec:	ldr	w0, [sp, #120]
  42c9f0:	cmp	w0, #0x0
  42c9f4:	b.ge	42ca84 <config_parse@plt+0x218d4>  // b.tcont
  42c9f8:	mov	w0, #0x3                   	// #3
  42c9fc:	str	w0, [sp, #148]
  42ca00:	ldr	w0, [sp, #120]
  42ca04:	str	w0, [sp, #152]
  42ca08:	str	wzr, [sp, #156]
  42ca0c:	ldr	w0, [sp, #156]
  42ca10:	bl	40b180 <log_get_max_level_realm@plt>
  42ca14:	mov	w1, w0
  42ca18:	ldr	w0, [sp, #148]
  42ca1c:	and	w0, w0, #0x7
  42ca20:	cmp	w1, w0
  42ca24:	b.lt	42ca6c <config_parse@plt+0x218bc>  // b.tstop
  42ca28:	ldr	w0, [sp, #156]
  42ca2c:	lsl	w1, w0, #10
  42ca30:	ldr	w0, [sp, #148]
  42ca34:	orr	w6, w1, w0
  42ca38:	adrp	x0, 453000 <config_parse@plt+0x47e50>
  42ca3c:	add	x1, x0, #0x65b
  42ca40:	adrp	x0, 453000 <config_parse@plt+0x47e50>
  42ca44:	add	x5, x0, #0x6f8
  42ca48:	adrp	x0, 453000 <config_parse@plt+0x47e50>
  42ca4c:	add	x4, x0, #0x918
  42ca50:	mov	w3, #0x86                  	// #134
  42ca54:	mov	x2, x1
  42ca58:	ldr	w1, [sp, #152]
  42ca5c:	mov	w0, w6
  42ca60:	bl	40a790 <log_internal_realm@plt>
  42ca64:	mov	w19, w0
  42ca68:	b	42ccf4 <config_parse@plt+0x21b44>
  42ca6c:	ldr	w0, [sp, #152]
  42ca70:	cmp	w0, #0x0
  42ca74:	cneg	w0, w0, lt  // lt = tstop
  42ca78:	and	w0, w0, #0xff
  42ca7c:	neg	w19, w0
  42ca80:	b	42ccf4 <config_parse@plt+0x21b44>
  42ca84:	ldr	w0, [sp, #120]
  42ca88:	cmp	w0, #0x0
  42ca8c:	b.le	42cabc <config_parse@plt+0x2190c>
  42ca90:	ldr	x0, [sp, #160]
  42ca94:	ldr	w0, [x0]
  42ca98:	ldr	w1, [sp, #116]
  42ca9c:	cmp	w1, w0
  42caa0:	b.ne	42cabc <config_parse@plt+0x2190c>  // b.any
  42caa4:	ldr	x0, [sp, #160]
  42caa8:	ldrb	w0, [x0, #8]
  42caac:	cmp	w0, #0xfc
  42cab0:	b.hi	42cabc <config_parse@plt+0x2190c>  // b.pmore
  42cab4:	mov	w0, #0x1                   	// #1
  42cab8:	b	42cac0 <config_parse@plt+0x21910>
  42cabc:	mov	w0, #0x0                   	// #0
  42cac0:	strb	w0, [sp, #115]
  42cac4:	ldrb	w0, [sp, #115]
  42cac8:	and	w0, w0, #0x1
  42cacc:	strb	w0, [sp, #115]
  42cad0:	ldrb	w0, [sp, #115]
  42cad4:	eor	w0, w0, #0x1
  42cad8:	and	w0, w0, #0xff
  42cadc:	cmp	w0, #0x0
  42cae0:	b.eq	42caf8 <config_parse@plt+0x21948>  // b.none
  42cae4:	ldr	x1, [sp, #88]
  42cae8:	ldr	x0, [sp, #96]
  42caec:	bl	42c6dc <config_parse@plt+0x2152c>
  42caf0:	mov	w19, w0
  42caf4:	b	42ccf4 <config_parse@plt+0x21b44>
  42caf8:	ldr	x0, [sp, #160]
  42cafc:	ldp	x0, x1, [x0, #16]
  42cb00:	stp	x0, x1, [sp, #184]
  42cb04:	add	x0, sp, #0xb8
  42cb08:	mov	x2, x0
  42cb0c:	ldr	x1, [sp, #88]
  42cb10:	ldr	w0, [sp, #116]
  42cb14:	bl	40ab60 <in_addr_equal@plt>
  42cb18:	cmp	w0, #0x0
  42cb1c:	b.eq	42cb28 <config_parse@plt+0x21978>  // b.none
  42cb20:	mov	w19, #0x0                   	// #0
  42cb24:	b	42ccf4 <config_parse@plt+0x21b44>
  42cb28:	add	x1, sp, #0xa8
  42cb2c:	add	x0, sp, #0xb8
  42cb30:	mov	x2, x1
  42cb34:	mov	x1, x0
  42cb38:	ldr	w0, [sp, #116]
  42cb3c:	bl	40a930 <in_addr_to_string@plt>
  42cb40:	mov	w0, #0x7                   	// #7
  42cb44:	str	w0, [sp, #124]
  42cb48:	str	wzr, [sp, #128]
  42cb4c:	str	wzr, [sp, #132]
  42cb50:	ldr	w0, [sp, #132]
  42cb54:	bl	40b180 <log_get_max_level_realm@plt>
  42cb58:	mov	w1, w0
  42cb5c:	ldr	w0, [sp, #124]
  42cb60:	and	w0, w0, #0x7
  42cb64:	cmp	w1, w0
  42cb68:	b.lt	42cbb8 <config_parse@plt+0x21a08>  // b.tstop
  42cb6c:	ldr	w0, [sp, #132]
  42cb70:	lsl	w1, w0, #10
  42cb74:	ldr	w0, [sp, #124]
  42cb78:	orr	w19, w1, w0
  42cb7c:	adrp	x0, 453000 <config_parse@plt+0x47e50>
  42cb80:	add	x20, x0, #0x65b
  42cb84:	ldr	x0, [sp, #168]
  42cb88:	bl	42c134 <config_parse@plt+0x20f84>
  42cb8c:	mov	x6, x0
  42cb90:	adrp	x0, 453000 <config_parse@plt+0x47e50>
  42cb94:	add	x5, x0, #0x720
  42cb98:	adrp	x0, 453000 <config_parse@plt+0x47e50>
  42cb9c:	add	x4, x0, #0x918
  42cba0:	mov	w3, #0x94                  	// #148
  42cba4:	mov	x2, x20
  42cba8:	ldr	w1, [sp, #128]
  42cbac:	mov	w0, w19
  42cbb0:	bl	40a790 <log_internal_realm@plt>
  42cbb4:	b	42cbc0 <config_parse@plt+0x21a10>
  42cbb8:	ldr	w0, [sp, #128]
  42cbbc:	cmp	w0, #0x0
  42cbc0:	ldr	x0, [sp, #96]
  42cbc4:	str	x0, [sp, #176]
  42cbc8:	b	42ccd8 <config_parse@plt+0x21b28>
  42cbcc:	ldr	x0, [sp, #176]
  42cbd0:	ldr	w19, [x0]
  42cbd4:	ldr	x0, [sp, #176]
  42cbd8:	ldrh	w20, [x0, #4]
  42cbdc:	ldr	x0, [sp, #176]
  42cbe0:	ldrh	w21, [x0, #6]
  42cbe4:	ldr	x1, [sp, #88]
  42cbe8:	ldr	w0, [sp, #116]
  42cbec:	bl	40a400 <in_addr_is_null@plt>
  42cbf0:	cmp	w0, #0x0
  42cbf4:	b.ne	42cc00 <config_parse@plt+0x21a50>  // b.any
  42cbf8:	ldr	x0, [sp, #88]
  42cbfc:	b	42cc04 <config_parse@plt+0x21a54>
  42cc00:	mov	x0, #0x0                   	// #0
  42cc04:	str	x0, [sp, #24]
  42cc08:	mov	w0, w21
  42cc0c:	strh	w0, [sp, #16]
  42cc10:	add	x0, sp, #0xb8
  42cc14:	str	x0, [sp, #8]
  42cc18:	mov	w0, w20
  42cc1c:	strh	w0, [sp]
  42cc20:	mov	w7, #0x0                   	// #0
  42cc24:	mov	x6, #0x0                   	// #0
  42cc28:	mov	w5, #0x0                   	// #0
  42cc2c:	mov	x4, #0x0                   	// #0
  42cc30:	mov	x3, #0x0                   	// #0
  42cc34:	mov	w2, w19
  42cc38:	ldr	w1, [sp, #116]
  42cc3c:	mov	w0, #0x1                   	// #1
  42cc40:	bl	42c104 <config_parse@plt+0x20f54>
  42cc44:	str	w0, [sp, #120]
  42cc48:	ldr	w0, [sp, #120]
  42cc4c:	cmp	w0, #0x0
  42cc50:	b.ge	42cccc <config_parse@plt+0x21b1c>  // b.tcont
  42cc54:	mov	w0, #0x4                   	// #4
  42cc58:	str	w0, [sp, #136]
  42cc5c:	ldr	w0, [sp, #120]
  42cc60:	str	w0, [sp, #140]
  42cc64:	str	wzr, [sp, #144]
  42cc68:	ldr	w0, [sp, #144]
  42cc6c:	bl	40b180 <log_get_max_level_realm@plt>
  42cc70:	mov	w1, w0
  42cc74:	ldr	w0, [sp, #136]
  42cc78:	and	w0, w0, #0x7
  42cc7c:	cmp	w1, w0
  42cc80:	b.lt	42ccc4 <config_parse@plt+0x21b14>  // b.tstop
  42cc84:	ldr	w0, [sp, #144]
  42cc88:	lsl	w1, w0, #10
  42cc8c:	ldr	w0, [sp, #136]
  42cc90:	orr	w6, w1, w0
  42cc94:	adrp	x0, 453000 <config_parse@plt+0x47e50>
  42cc98:	add	x1, x0, #0x65b
  42cc9c:	adrp	x0, 453000 <config_parse@plt+0x47e50>
  42cca0:	add	x5, x0, #0x6d8
  42cca4:	adrp	x0, 453000 <config_parse@plt+0x47e50>
  42cca8:	add	x4, x0, #0x918
  42ccac:	mov	w3, #0xa3                  	// #163
  42ccb0:	mov	x2, x1
  42ccb4:	ldr	w1, [sp, #140]
  42ccb8:	mov	w0, w6
  42ccbc:	bl	40a790 <log_internal_realm@plt>
  42ccc0:	b	42cccc <config_parse@plt+0x21b1c>
  42ccc4:	ldr	w0, [sp, #140]
  42ccc8:	cmp	w0, #0x0
  42cccc:	ldr	x0, [sp, #176]
  42ccd0:	ldr	x0, [x0, #8]
  42ccd4:	str	x0, [sp, #176]
  42ccd8:	ldr	x0, [sp, #176]
  42ccdc:	cmp	x0, #0x0
  42cce0:	b.ne	42cbcc <config_parse@plt+0x21a1c>  // b.any
  42cce4:	ldr	x2, [sp, #88]
  42cce8:	ldp	x0, x1, [sp, #184]
  42ccec:	stp	x0, x1, [x2]
  42ccf0:	mov	w19, #0x0                   	// #0
  42ccf4:	add	x0, sp, #0xa8
  42ccf8:	bl	42bfec <config_parse@plt+0x20e3c>
  42ccfc:	add	x0, sp, #0xa0
  42cd00:	bl	42bfec <config_parse@plt+0x20e3c>
  42cd04:	mov	w1, w19
  42cd08:	adrp	x0, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  42cd0c:	ldr	x0, [x0, #4048]
  42cd10:	ldr	x2, [sp, #200]
  42cd14:	ldr	x0, [x0]
  42cd18:	eor	x0, x2, x0
  42cd1c:	cmp	x0, #0x0
  42cd20:	b.eq	42cd28 <config_parse@plt+0x21b78>  // b.none
  42cd24:	bl	40a440 <__stack_chk_fail@plt>
  42cd28:	mov	w0, w1
  42cd2c:	ldp	x19, x20, [sp, #48]
  42cd30:	ldr	x21, [sp, #64]
  42cd34:	ldp	x29, x30, [sp, #32]
  42cd38:	add	sp, sp, #0xd0
  42cd3c:	ret
  42cd40:	stp	x29, x30, [sp, #-96]!
  42cd44:	mov	x29, sp
  42cd48:	str	x19, [sp, #16]
  42cd4c:	str	w0, [sp, #44]
  42cd50:	adrp	x0, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  42cd54:	ldr	x0, [x0, #4048]
  42cd58:	ldr	x1, [x0]
  42cd5c:	str	x1, [sp, #88]
  42cd60:	mov	x1, #0x0                   	// #0
  42cd64:	mov	w0, #0xffffffff            	// #-1
  42cd68:	str	w0, [sp, #56]
  42cd6c:	ldr	w0, [sp, #44]
  42cd70:	lsr	w0, w0, #31
  42cd74:	and	w0, w0, #0xff
  42cd78:	and	x0, x0, #0xff
  42cd7c:	cmp	x0, #0x0
  42cd80:	b.eq	42cdac <config_parse@plt+0x21bfc>  // b.none
  42cd84:	adrp	x0, 453000 <config_parse@plt+0x47e50>
  42cd88:	add	x1, x0, #0x65b
  42cd8c:	adrp	x0, 453000 <config_parse@plt+0x47e50>
  42cd90:	add	x4, x0, #0x930
  42cd94:	mov	w3, #0xae                  	// #174
  42cd98:	mov	x2, x1
  42cd9c:	adrp	x0, 453000 <config_parse@plt+0x47e50>
  42cda0:	add	x1, x0, #0x738
  42cda4:	mov	w0, #0x0                   	// #0
  42cda8:	bl	409d50 <log_assert_failed_realm@plt>
  42cdac:	mov	w2, #0x0                   	// #0
  42cdb0:	mov	w1, #0x803                 	// #2051
  42cdb4:	movk	w1, #0x8, lsl #16
  42cdb8:	mov	w0, #0x10                  	// #16
  42cdbc:	bl	409a40 <socket@plt>
  42cdc0:	str	w0, [sp, #56]
  42cdc4:	ldr	w0, [sp, #56]
  42cdc8:	cmp	w0, #0x0
  42cdcc:	b.ge	42ce60 <config_parse@plt+0x21cb0>  // b.tcont
  42cdd0:	mov	w0, #0x3                   	// #3
  42cdd4:	str	w0, [sp, #76]
  42cdd8:	bl	40a220 <__errno_location@plt>
  42cddc:	ldr	w0, [x0]
  42cde0:	str	w0, [sp, #80]
  42cde4:	str	wzr, [sp, #84]
  42cde8:	ldr	w0, [sp, #84]
  42cdec:	bl	40b180 <log_get_max_level_realm@plt>
  42cdf0:	mov	w1, w0
  42cdf4:	ldr	w0, [sp, #76]
  42cdf8:	and	w0, w0, #0x7
  42cdfc:	cmp	w1, w0
  42ce00:	b.lt	42ce48 <config_parse@plt+0x21c98>  // b.tstop
  42ce04:	ldr	w0, [sp, #84]
  42ce08:	lsl	w1, w0, #10
  42ce0c:	ldr	w0, [sp, #76]
  42ce10:	orr	w6, w1, w0
  42ce14:	adrp	x0, 453000 <config_parse@plt+0x47e50>
  42ce18:	add	x1, x0, #0x65b
  42ce1c:	adrp	x0, 453000 <config_parse@plt+0x47e50>
  42ce20:	add	x5, x0, #0x748
  42ce24:	adrp	x0, 453000 <config_parse@plt+0x47e50>
  42ce28:	add	x4, x0, #0x948
  42ce2c:	mov	w3, #0xb2                  	// #178
  42ce30:	mov	x2, x1
  42ce34:	ldr	w1, [sp, #80]
  42ce38:	mov	w0, w6
  42ce3c:	bl	40a790 <log_internal_realm@plt>
  42ce40:	mov	w19, w0
  42ce44:	b	42cf24 <config_parse@plt+0x21d74>
  42ce48:	ldr	w0, [sp, #80]
  42ce4c:	cmp	w0, #0x0
  42ce50:	cneg	w0, w0, lt  // lt = tstop
  42ce54:	and	w0, w0, #0xff
  42ce58:	neg	w19, w0
  42ce5c:	b	42cf24 <config_parse@plt+0x21d74>
  42ce60:	ldr	w0, [sp, #56]
  42ce64:	mov	w6, #0x0                   	// #0
  42ce68:	mov	w5, #0x0                   	// #0
  42ce6c:	mov	x4, #0x0                   	// #0
  42ce70:	mov	x3, #0x0                   	// #0
  42ce74:	mov	x2, #0x0                   	// #0
  42ce78:	mov	w1, w0
  42ce7c:	ldr	w0, [sp, #44]
  42ce80:	bl	4097a0 <send_one_fd_iov_sa@plt>
  42ce84:	str	w0, [sp, #60]
  42ce88:	ldr	w0, [sp, #60]
  42ce8c:	cmp	w0, #0x0
  42ce90:	b.ge	42cf20 <config_parse@plt+0x21d70>  // b.tcont
  42ce94:	mov	w0, #0x3                   	// #3
  42ce98:	str	w0, [sp, #64]
  42ce9c:	ldr	w0, [sp, #60]
  42cea0:	str	w0, [sp, #68]
  42cea4:	str	wzr, [sp, #72]
  42cea8:	ldr	w0, [sp, #72]
  42ceac:	bl	40b180 <log_get_max_level_realm@plt>
  42ceb0:	mov	w1, w0
  42ceb4:	ldr	w0, [sp, #64]
  42ceb8:	and	w0, w0, #0x7
  42cebc:	cmp	w1, w0
  42cec0:	b.lt	42cf08 <config_parse@plt+0x21d58>  // b.tstop
  42cec4:	ldr	w0, [sp, #72]
  42cec8:	lsl	w1, w0, #10
  42cecc:	ldr	w0, [sp, #64]
  42ced0:	orr	w6, w1, w0
  42ced4:	adrp	x0, 453000 <config_parse@plt+0x47e50>
  42ced8:	add	x1, x0, #0x65b
  42cedc:	adrp	x0, 453000 <config_parse@plt+0x47e50>
  42cee0:	add	x5, x0, #0x778
  42cee4:	adrp	x0, 453000 <config_parse@plt+0x47e50>
  42cee8:	add	x4, x0, #0x948
  42ceec:	mov	w3, #0xb8                  	// #184
  42cef0:	mov	x2, x1
  42cef4:	ldr	w1, [sp, #68]
  42cef8:	mov	w0, w6
  42cefc:	bl	40a790 <log_internal_realm@plt>
  42cf00:	mov	w19, w0
  42cf04:	b	42cf24 <config_parse@plt+0x21d74>
  42cf08:	ldr	w0, [sp, #68]
  42cf0c:	cmp	w0, #0x0
  42cf10:	cneg	w0, w0, lt  // lt = tstop
  42cf14:	and	w0, w0, #0xff
  42cf18:	neg	w19, w0
  42cf1c:	b	42cf24 <config_parse@plt+0x21d74>
  42cf20:	mov	w19, #0x0                   	// #0
  42cf24:	add	x0, sp, #0x38
  42cf28:	bl	42c0e0 <config_parse@plt+0x20f30>
  42cf2c:	mov	w1, w19
  42cf30:	adrp	x0, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  42cf34:	ldr	x0, [x0, #4048]
  42cf38:	ldr	x2, [sp, #88]
  42cf3c:	ldr	x0, [x0]
  42cf40:	eor	x0, x2, x0
  42cf44:	cmp	x0, #0x0
  42cf48:	b.eq	42cf50 <config_parse@plt+0x21da0>  // b.none
  42cf4c:	bl	40a440 <__stack_chk_fail@plt>
  42cf50:	mov	w0, w1
  42cf54:	ldr	x19, [sp, #16]
  42cf58:	ldp	x29, x30, [sp], #96
  42cf5c:	ret
  42cf60:	stp	x29, x30, [sp, #-176]!
  42cf64:	mov	x29, sp
  42cf68:	str	x19, [sp, #16]
  42cf6c:	str	x0, [sp, #72]
  42cf70:	str	w1, [sp, #68]
  42cf74:	str	x2, [sp, #56]
  42cf78:	str	x3, [sp, #48]
  42cf7c:	str	x4, [sp, #40]
  42cf80:	adrp	x0, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  42cf84:	ldr	x0, [x0, #4048]
  42cf88:	ldr	x1, [x0]
  42cf8c:	str	x1, [sp, #168]
  42cf90:	mov	x1, #0x0                   	// #0
  42cf94:	str	xzr, [sp, #152]
  42cf98:	ldr	x0, [sp, #72]
  42cf9c:	cmp	x0, #0x0
  42cfa0:	cset	w0, eq  // eq = none
  42cfa4:	and	w0, w0, #0xff
  42cfa8:	and	x0, x0, #0xff
  42cfac:	cmp	x0, #0x0
  42cfb0:	b.eq	42cfdc <config_parse@plt+0x21e2c>  // b.none
  42cfb4:	adrp	x0, 453000 <config_parse@plt+0x47e50>
  42cfb8:	add	x1, x0, #0x65b
  42cfbc:	adrp	x0, 453000 <config_parse@plt+0x47e50>
  42cfc0:	add	x4, x0, #0x960
  42cfc4:	mov	w3, #0xc6                  	// #198
  42cfc8:	mov	x2, x1
  42cfcc:	adrp	x0, 453000 <config_parse@plt+0x47e50>
  42cfd0:	add	x1, x0, #0x798
  42cfd4:	mov	w0, #0x0                   	// #0
  42cfd8:	bl	409d50 <log_assert_failed_realm@plt>
  42cfdc:	ldr	w0, [sp, #68]
  42cfe0:	lsr	w0, w0, #31
  42cfe4:	and	w0, w0, #0xff
  42cfe8:	and	x0, x0, #0xff
  42cfec:	cmp	x0, #0x0
  42cff0:	b.eq	42d01c <config_parse@plt+0x21e6c>  // b.none
  42cff4:	adrp	x0, 453000 <config_parse@plt+0x47e50>
  42cff8:	add	x1, x0, #0x65b
  42cffc:	adrp	x0, 453000 <config_parse@plt+0x47e50>
  42d000:	add	x4, x0, #0x960
  42d004:	mov	w3, #0xc7                  	// #199
  42d008:	mov	x2, x1
  42d00c:	adrp	x0, 453000 <config_parse@plt+0x47e50>
  42d010:	add	x1, x0, #0x7a0
  42d014:	mov	w0, #0x0                   	// #0
  42d018:	bl	409d50 <log_assert_failed_realm@plt>
  42d01c:	ldr	x0, [sp, #40]
  42d020:	cmp	x0, #0x0
  42d024:	cset	w0, eq  // eq = none
  42d028:	and	w0, w0, #0xff
  42d02c:	and	x0, x0, #0xff
  42d030:	cmp	x0, #0x0
  42d034:	b.eq	42d060 <config_parse@plt+0x21eb0>  // b.none
  42d038:	adrp	x0, 453000 <config_parse@plt+0x47e50>
  42d03c:	add	x1, x0, #0x65b
  42d040:	adrp	x0, 453000 <config_parse@plt+0x47e50>
  42d044:	add	x4, x0, #0x960
  42d048:	mov	w3, #0xc8                  	// #200
  42d04c:	mov	x2, x1
  42d050:	adrp	x0, 453000 <config_parse@plt+0x47e50>
  42d054:	add	x1, x0, #0x7b0
  42d058:	mov	w0, #0x0                   	// #0
  42d05c:	bl	409d50 <log_assert_failed_realm@plt>
  42d060:	mov	w1, #0x0                   	// #0
  42d064:	ldr	w0, [sp, #68]
  42d068:	bl	40af90 <receive_one_fd@plt>
  42d06c:	str	w0, [sp, #84]
  42d070:	ldr	w0, [sp, #84]
  42d074:	cmp	w0, #0x0
  42d078:	b.ge	42d108 <config_parse@plt+0x21f58>  // b.tcont
  42d07c:	mov	w0, #0x3                   	// #3
  42d080:	str	w0, [sp, #140]
  42d084:	ldr	w0, [sp, #84]
  42d088:	str	w0, [sp, #144]
  42d08c:	str	wzr, [sp, #148]
  42d090:	ldr	w0, [sp, #148]
  42d094:	bl	40b180 <log_get_max_level_realm@plt>
  42d098:	mov	w1, w0
  42d09c:	ldr	w0, [sp, #140]
  42d0a0:	and	w0, w0, #0x7
  42d0a4:	cmp	w1, w0
  42d0a8:	b.lt	42d0f0 <config_parse@plt+0x21f40>  // b.tstop
  42d0ac:	ldr	w0, [sp, #148]
  42d0b0:	lsl	w1, w0, #10
  42d0b4:	ldr	w0, [sp, #140]
  42d0b8:	orr	w6, w1, w0
  42d0bc:	adrp	x0, 453000 <config_parse@plt+0x47e50>
  42d0c0:	add	x1, x0, #0x65b
  42d0c4:	adrp	x0, 453000 <config_parse@plt+0x47e50>
  42d0c8:	add	x5, x0, #0x7b8
  42d0cc:	adrp	x0, 453000 <config_parse@plt+0x47e50>
  42d0d0:	add	x4, x0, #0x978
  42d0d4:	mov	w3, #0xcc                  	// #204
  42d0d8:	mov	x2, x1
  42d0dc:	ldr	w1, [sp, #144]
  42d0e0:	mov	w0, w6
  42d0e4:	bl	40a790 <log_internal_realm@plt>
  42d0e8:	mov	w19, w0
  42d0ec:	b	42d408 <config_parse@plt+0x22258>
  42d0f0:	ldr	w0, [sp, #144]
  42d0f4:	cmp	w0, #0x0
  42d0f8:	cneg	w0, w0, lt  // lt = tstop
  42d0fc:	and	w0, w0, #0xff
  42d100:	neg	w19, w0
  42d104:	b	42d408 <config_parse@plt+0x22258>
  42d108:	add	x0, sp, #0x98
  42d10c:	ldr	w1, [sp, #84]
  42d110:	bl	40a460 <sd_netlink_open_fd@plt>
  42d114:	str	w0, [sp, #88]
  42d118:	ldr	w0, [sp, #88]
  42d11c:	cmp	w0, #0x0
  42d120:	b.ge	42d1b8 <config_parse@plt+0x22008>  // b.tcont
  42d124:	ldr	w0, [sp, #84]
  42d128:	bl	409c90 <safe_close@plt>
  42d12c:	mov	w0, #0x3                   	// #3
  42d130:	str	w0, [sp, #128]
  42d134:	ldr	w0, [sp, #88]
  42d138:	str	w0, [sp, #132]
  42d13c:	str	wzr, [sp, #136]
  42d140:	ldr	w0, [sp, #136]
  42d144:	bl	40b180 <log_get_max_level_realm@plt>
  42d148:	mov	w1, w0
  42d14c:	ldr	w0, [sp, #128]
  42d150:	and	w0, w0, #0x7
  42d154:	cmp	w1, w0
  42d158:	b.lt	42d1a0 <config_parse@plt+0x21ff0>  // b.tstop
  42d15c:	ldr	w0, [sp, #136]
  42d160:	lsl	w1, w0, #10
  42d164:	ldr	w0, [sp, #128]
  42d168:	orr	w6, w1, w0
  42d16c:	adrp	x0, 453000 <config_parse@plt+0x47e50>
  42d170:	add	x1, x0, #0x65b
  42d174:	adrp	x0, 453000 <config_parse@plt+0x47e50>
  42d178:	add	x5, x0, #0x7d8
  42d17c:	adrp	x0, 453000 <config_parse@plt+0x47e50>
  42d180:	add	x4, x0, #0x978
  42d184:	mov	w3, #0xd1                  	// #209
  42d188:	mov	x2, x1
  42d18c:	ldr	w1, [sp, #132]
  42d190:	mov	w0, w6
  42d194:	bl	40a790 <log_internal_realm@plt>
  42d198:	mov	w19, w0
  42d19c:	b	42d408 <config_parse@plt+0x22258>
  42d1a0:	ldr	w0, [sp, #132]
  42d1a4:	cmp	w0, #0x0
  42d1a8:	cneg	w0, w0, lt  // lt = tstop
  42d1ac:	and	w0, w0, #0xff
  42d1b0:	neg	w19, w0
  42d1b4:	b	42d408 <config_parse@plt+0x22258>
  42d1b8:	ldr	x7, [sp, #152]
  42d1bc:	adrp	x0, 453000 <config_parse@plt+0x47e50>
  42d1c0:	add	x6, x0, #0x800
  42d1c4:	ldr	x5, [sp, #48]
  42d1c8:	mov	x4, #0x0                   	// #0
  42d1cc:	ldr	x3, [sp, #56]
  42d1d0:	mov	w2, #0x14                  	// #20
  42d1d4:	mov	x1, #0x0                   	// #0
  42d1d8:	mov	x0, x7
  42d1dc:	bl	409ef0 <sd_netlink_add_match@plt>
  42d1e0:	str	w0, [sp, #88]
  42d1e4:	ldr	w0, [sp, #88]
  42d1e8:	cmp	w0, #0x0
  42d1ec:	b.ge	42d27c <config_parse@plt+0x220cc>  // b.tcont
  42d1f0:	mov	w0, #0x3                   	// #3
  42d1f4:	str	w0, [sp, #116]
  42d1f8:	ldr	w0, [sp, #88]
  42d1fc:	str	w0, [sp, #120]
  42d200:	str	wzr, [sp, #124]
  42d204:	ldr	w0, [sp, #124]
  42d208:	bl	40b180 <log_get_max_level_realm@plt>
  42d20c:	mov	w1, w0
  42d210:	ldr	w0, [sp, #116]
  42d214:	and	w0, w0, #0x7
  42d218:	cmp	w1, w0
  42d21c:	b.lt	42d264 <config_parse@plt+0x220b4>  // b.tstop
  42d220:	ldr	w0, [sp, #124]
  42d224:	lsl	w1, w0, #10
  42d228:	ldr	w0, [sp, #116]
  42d22c:	orr	w6, w1, w0
  42d230:	adrp	x0, 453000 <config_parse@plt+0x47e50>
  42d234:	add	x1, x0, #0x65b
  42d238:	adrp	x0, 453000 <config_parse@plt+0x47e50>
  42d23c:	add	x5, x0, #0x810
  42d240:	adrp	x0, 453000 <config_parse@plt+0x47e50>
  42d244:	add	x4, x0, #0x978
  42d248:	mov	w3, #0xd6                  	// #214
  42d24c:	mov	x2, x1
  42d250:	ldr	w1, [sp, #120]
  42d254:	mov	w0, w6
  42d258:	bl	40a790 <log_internal_realm@plt>
  42d25c:	mov	w19, w0
  42d260:	b	42d408 <config_parse@plt+0x22258>
  42d264:	ldr	w0, [sp, #120]
  42d268:	cmp	w0, #0x0
  42d26c:	cneg	w0, w0, lt  // lt = tstop
  42d270:	and	w0, w0, #0xff
  42d274:	neg	w19, w0
  42d278:	b	42d408 <config_parse@plt+0x22258>
  42d27c:	ldr	x7, [sp, #152]
  42d280:	adrp	x0, 453000 <config_parse@plt+0x47e50>
  42d284:	add	x6, x0, #0x840
  42d288:	ldr	x5, [sp, #48]
  42d28c:	mov	x4, #0x0                   	// #0
  42d290:	ldr	x3, [sp, #56]
  42d294:	mov	w2, #0x15                  	// #21
  42d298:	mov	x1, #0x0                   	// #0
  42d29c:	mov	x0, x7
  42d2a0:	bl	409ef0 <sd_netlink_add_match@plt>
  42d2a4:	str	w0, [sp, #88]
  42d2a8:	ldr	w0, [sp, #88]
  42d2ac:	cmp	w0, #0x0
  42d2b0:	b.ge	42d340 <config_parse@plt+0x22190>  // b.tcont
  42d2b4:	mov	w0, #0x3                   	// #3
  42d2b8:	str	w0, [sp, #104]
  42d2bc:	ldr	w0, [sp, #88]
  42d2c0:	str	w0, [sp, #108]
  42d2c4:	str	wzr, [sp, #112]
  42d2c8:	ldr	w0, [sp, #112]
  42d2cc:	bl	40b180 <log_get_max_level_realm@plt>
  42d2d0:	mov	w1, w0
  42d2d4:	ldr	w0, [sp, #104]
  42d2d8:	and	w0, w0, #0x7
  42d2dc:	cmp	w1, w0
  42d2e0:	b.lt	42d328 <config_parse@plt+0x22178>  // b.tstop
  42d2e4:	ldr	w0, [sp, #112]
  42d2e8:	lsl	w1, w0, #10
  42d2ec:	ldr	w0, [sp, #104]
  42d2f0:	orr	w6, w1, w0
  42d2f4:	adrp	x0, 453000 <config_parse@plt+0x47e50>
  42d2f8:	add	x1, x0, #0x65b
  42d2fc:	adrp	x0, 453000 <config_parse@plt+0x47e50>
  42d300:	add	x5, x0, #0x850
  42d304:	adrp	x0, 453000 <config_parse@plt+0x47e50>
  42d308:	add	x4, x0, #0x978
  42d30c:	mov	w3, #0xda                  	// #218
  42d310:	mov	x2, x1
  42d314:	ldr	w1, [sp, #108]
  42d318:	mov	w0, w6
  42d31c:	bl	40a790 <log_internal_realm@plt>
  42d320:	mov	w19, w0
  42d324:	b	42d408 <config_parse@plt+0x22258>
  42d328:	ldr	w0, [sp, #108]
  42d32c:	cmp	w0, #0x0
  42d330:	cneg	w0, w0, lt  // lt = tstop
  42d334:	and	w0, w0, #0xff
  42d338:	neg	w19, w0
  42d33c:	b	42d408 <config_parse@plt+0x22258>
  42d340:	ldr	x0, [sp, #152]
  42d344:	mov	x2, #0x0                   	// #0
  42d348:	ldr	x1, [sp, #72]
  42d34c:	bl	40a720 <sd_netlink_attach_event@plt>
  42d350:	str	w0, [sp, #88]
  42d354:	ldr	w0, [sp, #88]
  42d358:	cmp	w0, #0x0
  42d35c:	b.ge	42d3ec <config_parse@plt+0x2223c>  // b.tcont
  42d360:	mov	w0, #0x3                   	// #3
  42d364:	str	w0, [sp, #92]
  42d368:	ldr	w0, [sp, #88]
  42d36c:	str	w0, [sp, #96]
  42d370:	str	wzr, [sp, #100]
  42d374:	ldr	w0, [sp, #100]
  42d378:	bl	40b180 <log_get_max_level_realm@plt>
  42d37c:	mov	w1, w0
  42d380:	ldr	w0, [sp, #92]
  42d384:	and	w0, w0, #0x7
  42d388:	cmp	w1, w0
  42d38c:	b.lt	42d3d4 <config_parse@plt+0x22224>  // b.tstop
  42d390:	ldr	w0, [sp, #100]
  42d394:	lsl	w1, w0, #10
  42d398:	ldr	w0, [sp, #92]
  42d39c:	orr	w6, w1, w0
  42d3a0:	adrp	x0, 453000 <config_parse@plt+0x47e50>
  42d3a4:	add	x1, x0, #0x65b
  42d3a8:	adrp	x0, 453000 <config_parse@plt+0x47e50>
  42d3ac:	add	x5, x0, #0x880
  42d3b0:	adrp	x0, 453000 <config_parse@plt+0x47e50>
  42d3b4:	add	x4, x0, #0x978
  42d3b8:	mov	w3, #0xde                  	// #222
  42d3bc:	mov	x2, x1
  42d3c0:	ldr	w1, [sp, #96]
  42d3c4:	mov	w0, w6
  42d3c8:	bl	40a790 <log_internal_realm@plt>
  42d3cc:	mov	w19, w0
  42d3d0:	b	42d408 <config_parse@plt+0x22258>
  42d3d4:	ldr	w0, [sp, #96]
  42d3d8:	cmp	w0, #0x0
  42d3dc:	cneg	w0, w0, lt  // lt = tstop
  42d3e0:	and	w0, w0, #0xff
  42d3e4:	neg	w19, w0
  42d3e8:	b	42d408 <config_parse@plt+0x22258>
  42d3ec:	ldr	x0, [sp, #152]
  42d3f0:	str	x0, [sp, #160]
  42d3f4:	str	xzr, [sp, #152]
  42d3f8:	ldr	x1, [sp, #160]
  42d3fc:	ldr	x0, [sp, #40]
  42d400:	str	x1, [x0]
  42d404:	mov	w19, #0x0                   	// #0
  42d408:	add	x0, sp, #0x98
  42d40c:	bl	42bfb8 <config_parse@plt+0x20e08>
  42d410:	mov	w1, w19
  42d414:	adrp	x0, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  42d418:	ldr	x0, [x0, #4048]
  42d41c:	ldr	x2, [sp, #168]
  42d420:	ldr	x0, [x0]
  42d424:	eor	x0, x2, x0
  42d428:	cmp	x0, #0x0
  42d42c:	b.eq	42d434 <config_parse@plt+0x22284>  // b.none
  42d430:	bl	40a440 <__stack_chk_fail@plt>
  42d434:	mov	w0, w1
  42d438:	ldr	x19, [sp, #16]
  42d43c:	ldp	x29, x30, [sp], #176
  42d440:	ret
  42d444:	stp	x29, x30, [sp, #-32]!
  42d448:	mov	x29, sp
  42d44c:	str	x0, [sp, #24]
  42d450:	ldr	x0, [sp, #24]
  42d454:	bl	40ad70 <free@plt>
  42d458:	mov	x0, #0x0                   	// #0
  42d45c:	ldp	x29, x30, [sp], #32
  42d460:	ret
  42d464:	stp	x29, x30, [sp, #-32]!
  42d468:	mov	x29, sp
  42d46c:	str	x0, [sp, #24]
  42d470:	ldr	x0, [sp, #24]
  42d474:	ldr	x0, [x0]
  42d478:	bl	40ad70 <free@plt>
  42d47c:	nop
  42d480:	ldp	x29, x30, [sp], #32
  42d484:	ret
  42d488:	sub	sp, sp, #0x10
  42d48c:	str	x0, [sp, #8]
  42d490:	str	x1, [sp]
  42d494:	ldr	x0, [sp]
  42d498:	cmp	x0, #0x0
  42d49c:	cset	w0, ne  // ne = any
  42d4a0:	and	w0, w0, #0xff
  42d4a4:	and	x0, x0, #0xff
  42d4a8:	cmp	x0, #0x0
  42d4ac:	b.eq	42d4f0 <config_parse@plt+0x22340>  // b.none
  42d4b0:	mov	x2, #0x0                   	// #0
  42d4b4:	ldr	x1, [sp, #8]
  42d4b8:	ldr	x0, [sp]
  42d4bc:	umulh	x0, x1, x0
  42d4c0:	cmp	x0, #0x0
  42d4c4:	b.eq	42d4cc <config_parse@plt+0x2231c>  // b.none
  42d4c8:	mov	x2, #0x1                   	// #1
  42d4cc:	mov	x0, x2
  42d4d0:	cmp	x0, #0x0
  42d4d4:	cset	w0, ne  // ne = any
  42d4d8:	and	w0, w0, #0xff
  42d4dc:	and	x0, x0, #0xff
  42d4e0:	cmp	x0, #0x0
  42d4e4:	b.eq	42d4f0 <config_parse@plt+0x22340>  // b.none
  42d4e8:	mov	w0, #0x1                   	// #1
  42d4ec:	b	42d4f4 <config_parse@plt+0x22344>
  42d4f0:	mov	w0, #0x0                   	// #0
  42d4f4:	and	w0, w0, #0x1
  42d4f8:	and	w0, w0, #0xff
  42d4fc:	add	sp, sp, #0x10
  42d500:	ret
  42d504:	stp	x29, x30, [sp, #-32]!
  42d508:	mov	x29, sp
  42d50c:	str	x0, [sp, #24]
  42d510:	str	x1, [sp, #16]
  42d514:	ldr	x1, [sp, #16]
  42d518:	ldr	x0, [sp, #24]
  42d51c:	bl	409720 <strcmp_ptr@plt>
  42d520:	cmp	w0, #0x0
  42d524:	cset	w0, eq  // eq = none
  42d528:	and	w0, w0, #0xff
  42d52c:	ldp	x29, x30, [sp], #32
  42d530:	ret
  42d534:	sub	sp, sp, #0x10
  42d538:	str	x0, [sp, #8]
  42d53c:	ldr	x0, [sp, #8]
  42d540:	cmp	x0, #0x0
  42d544:	b.ne	42d550 <config_parse@plt+0x223a0>  // b.any
  42d548:	adrp	x0, 453000 <config_parse@plt+0x47e50>
  42d54c:	add	x0, x0, #0x990
  42d550:	add	sp, sp, #0x10
  42d554:	ret
  42d558:	sub	sp, sp, #0x10
  42d55c:	str	x0, [sp, #8]
  42d560:	ldr	x0, [sp, #8]
  42d564:	cmp	x0, #0x0
  42d568:	b.eq	42d57c <config_parse@plt+0x223cc>  // b.none
  42d56c:	ldr	x0, [sp, #8]
  42d570:	ldrb	w0, [x0]
  42d574:	cmp	w0, #0x0
  42d578:	b.ne	42d584 <config_parse@plt+0x223d4>  // b.any
  42d57c:	mov	w0, #0x1                   	// #1
  42d580:	b	42d588 <config_parse@plt+0x223d8>
  42d584:	mov	w0, #0x0                   	// #0
  42d588:	and	w0, w0, #0x1
  42d58c:	and	w0, w0, #0xff
  42d590:	add	sp, sp, #0x10
  42d594:	ret
  42d598:	stp	x29, x30, [sp, #-32]!
  42d59c:	mov	x29, sp
  42d5a0:	str	x0, [sp, #24]
  42d5a4:	ldr	x0, [sp, #24]
  42d5a8:	ldr	x0, [x0]
  42d5ac:	cmp	x0, #0x0
  42d5b0:	b.eq	42d5c0 <config_parse@plt+0x22410>  // b.none
  42d5b4:	ldr	x0, [sp, #24]
  42d5b8:	ldr	x0, [x0]
  42d5bc:	bl	40a290 <strv_free@plt>
  42d5c0:	nop
  42d5c4:	ldp	x29, x30, [sp], #32
  42d5c8:	ret
  42d5cc:	stp	x29, x30, [sp, #-32]!
  42d5d0:	mov	x29, sp
  42d5d4:	str	x0, [sp, #24]
  42d5d8:	str	x1, [sp, #16]
  42d5dc:	mov	x2, #0x0                   	// #0
  42d5e0:	ldr	x1, [sp, #16]
  42d5e4:	ldr	x0, [sp, #24]
  42d5e8:	bl	40a880 <strv_join_prefix@plt>
  42d5ec:	ldp	x29, x30, [sp], #32
  42d5f0:	ret
  42d5f4:	stp	x29, x30, [sp, #-48]!
  42d5f8:	mov	x29, sp
  42d5fc:	str	x0, [sp, #40]
  42d600:	str	x1, [sp, #32]
  42d604:	str	x2, [sp, #24]
  42d608:	str	x3, [sp, #16]
  42d60c:	ldr	x0, [sp, #32]
  42d610:	cmp	x0, #0x1
  42d614:	b.ls	42d674 <config_parse@plt+0x224c4>  // b.plast
  42d618:	ldr	x0, [sp, #40]
  42d61c:	cmp	x0, #0x0
  42d620:	cset	w0, eq  // eq = none
  42d624:	and	w0, w0, #0xff
  42d628:	and	x0, x0, #0xff
  42d62c:	cmp	x0, #0x0
  42d630:	b.eq	42d65c <config_parse@plt+0x224ac>  // b.none
  42d634:	adrp	x0, 453000 <config_parse@plt+0x47e50>
  42d638:	add	x1, x0, #0x99b
  42d63c:	adrp	x0, 454000 <config_parse@plt+0x48e50>
  42d640:	add	x4, x0, #0x3b0
  42d644:	mov	w3, #0x2e                  	// #46
  42d648:	mov	x2, x1
  42d64c:	adrp	x0, 453000 <config_parse@plt+0x47e50>
  42d650:	add	x1, x0, #0x9b8
  42d654:	mov	w0, #0x0                   	// #0
  42d658:	bl	409d50 <log_assert_failed_realm@plt>
  42d65c:	ldr	x3, [sp, #16]
  42d660:	ldr	x2, [sp, #24]
  42d664:	ldr	x1, [sp, #32]
  42d668:	ldr	x0, [sp, #40]
  42d66c:	bl	4099b0 <qsort@plt>
  42d670:	b	42d678 <config_parse@plt+0x224c8>
  42d674:	nop
  42d678:	ldp	x29, x30, [sp], #48
  42d67c:	ret
  42d680:	stp	x29, x30, [sp, #-144]!
  42d684:	mov	x29, sp
  42d688:	str	x0, [sp, #40]
  42d68c:	str	x1, [sp, #32]
  42d690:	str	w2, [sp, #28]
  42d694:	ldr	x0, [sp, #40]
  42d698:	cmp	x0, #0x0
  42d69c:	cset	w0, eq  // eq = none
  42d6a0:	and	w0, w0, #0xff
  42d6a4:	and	x0, x0, #0xff
  42d6a8:	cmp	x0, #0x0
  42d6ac:	b.eq	42d6d8 <config_parse@plt+0x22528>  // b.none
  42d6b0:	adrp	x0, 453000 <config_parse@plt+0x47e50>
  42d6b4:	add	x1, x0, #0x9c3
  42d6b8:	adrp	x0, 454000 <config_parse@plt+0x48e50>
  42d6bc:	add	x4, x0, #0x340
  42d6c0:	mov	w3, #0x1e                  	// #30
  42d6c4:	mov	x2, x1
  42d6c8:	adrp	x0, 453000 <config_parse@plt+0x47e50>
  42d6cc:	add	x1, x0, #0x9e0
  42d6d0:	mov	w0, #0x0                   	// #0
  42d6d4:	bl	409d50 <log_assert_failed_realm@plt>
  42d6d8:	ldr	x0, [sp, #32]
  42d6dc:	cmp	x0, #0x0
  42d6e0:	cset	w0, eq  // eq = none
  42d6e4:	and	w0, w0, #0xff
  42d6e8:	and	x0, x0, #0xff
  42d6ec:	cmp	x0, #0x0
  42d6f0:	b.eq	42d71c <config_parse@plt+0x2256c>  // b.none
  42d6f4:	adrp	x0, 453000 <config_parse@plt+0x47e50>
  42d6f8:	add	x1, x0, #0x9c3
  42d6fc:	adrp	x0, 454000 <config_parse@plt+0x48e50>
  42d700:	add	x4, x0, #0x340
  42d704:	mov	w3, #0x1f                  	// #31
  42d708:	mov	x2, x1
  42d70c:	adrp	x0, 453000 <config_parse@plt+0x47e50>
  42d710:	add	x1, x0, #0x9e8
  42d714:	mov	w0, #0x0                   	// #0
  42d718:	bl	409d50 <log_assert_failed_realm@plt>
  42d71c:	ldr	w0, [sp, #28]
  42d720:	lsr	w0, w0, #31
  42d724:	and	w0, w0, #0xff
  42d728:	and	x0, x0, #0xff
  42d72c:	cmp	x0, #0x0
  42d730:	b.eq	42d75c <config_parse@plt+0x225ac>  // b.none
  42d734:	adrp	x0, 453000 <config_parse@plt+0x47e50>
  42d738:	add	x1, x0, #0x9c3
  42d73c:	adrp	x0, 454000 <config_parse@plt+0x48e50>
  42d740:	add	x4, x0, #0x340
  42d744:	mov	w3, #0x20                  	// #32
  42d748:	mov	x2, x1
  42d74c:	adrp	x0, 453000 <config_parse@plt+0x47e50>
  42d750:	add	x1, x0, #0x9f0
  42d754:	mov	w0, #0x0                   	// #0
  42d758:	bl	409d50 <log_assert_failed_realm@plt>
  42d75c:	ldr	w0, [sp, #28]
  42d760:	cmp	w0, #0x4
  42d764:	cset	w0, gt
  42d768:	and	w0, w0, #0xff
  42d76c:	and	x0, x0, #0xff
  42d770:	cmp	x0, #0x0
  42d774:	b.eq	42d7a0 <config_parse@plt+0x225f0>  // b.none
  42d778:	adrp	x0, 453000 <config_parse@plt+0x47e50>
  42d77c:	add	x1, x0, #0x9c3
  42d780:	adrp	x0, 454000 <config_parse@plt+0x48e50>
  42d784:	add	x4, x0, #0x340
  42d788:	mov	w3, #0x21                  	// #33
  42d78c:	mov	x2, x1
  42d790:	adrp	x0, 453000 <config_parse@plt+0x47e50>
  42d794:	add	x1, x0, #0x9f8
  42d798:	mov	w0, #0x0                   	// #0
  42d79c:	bl	409d50 <log_assert_failed_realm@plt>
  42d7a0:	ldr	x0, [sp, #40]
  42d7a4:	ldr	x3, [x0]
  42d7a8:	ldr	x0, [sp, #32]
  42d7ac:	ldr	x0, [x0]
  42d7b0:	add	x0, x0, #0x1
  42d7b4:	mov	x2, #0x48                  	// #72
  42d7b8:	mov	x1, x0
  42d7bc:	mov	x0, x3
  42d7c0:	bl	409b10 <reallocarray@plt>
  42d7c4:	str	x0, [sp, #56]
  42d7c8:	ldr	x0, [sp, #56]
  42d7cc:	cmp	x0, #0x0
  42d7d0:	b.ne	42d7dc <config_parse@plt+0x2262c>  // b.any
  42d7d4:	mov	x0, #0x0                   	// #0
  42d7d8:	b	42d84c <config_parse@plt+0x2269c>
  42d7dc:	ldr	x0, [sp, #40]
  42d7e0:	ldr	x1, [sp, #56]
  42d7e4:	str	x1, [x0]
  42d7e8:	ldr	x0, [sp, #40]
  42d7ec:	ldr	x2, [x0]
  42d7f0:	ldr	x0, [sp, #32]
  42d7f4:	ldr	x1, [x0]
  42d7f8:	mov	x0, x1
  42d7fc:	lsl	x0, x0, #3
  42d800:	add	x0, x0, x1
  42d804:	lsl	x0, x0, #3
  42d808:	add	x0, x2, x0
  42d80c:	str	x0, [sp, #64]
  42d810:	ldr	x0, [sp, #32]
  42d814:	ldr	x0, [x0]
  42d818:	add	x1, x0, #0x1
  42d81c:	ldr	x0, [sp, #32]
  42d820:	str	x1, [x0]
  42d824:	ldr	x0, [sp, #64]
  42d828:	stp	xzr, xzr, [x0]
  42d82c:	stp	xzr, xzr, [x0, #16]
  42d830:	stp	xzr, xzr, [x0, #32]
  42d834:	stp	xzr, xzr, [x0, #48]
  42d838:	str	xzr, [x0, #64]
  42d83c:	ldr	x0, [sp, #64]
  42d840:	ldr	w1, [sp, #28]
  42d844:	str	w1, [x0]
  42d848:	ldr	x0, [sp, #64]
  42d84c:	ldp	x29, x30, [sp], #144
  42d850:	ret
  42d854:	stp	x29, x30, [sp, #-48]!
  42d858:	mov	x29, sp
  42d85c:	str	x0, [sp, #24]
  42d860:	str	x1, [sp, #16]
  42d864:	str	xzr, [sp, #32]
  42d868:	b	42d930 <config_parse@plt+0x22780>
  42d86c:	ldr	x1, [sp, #32]
  42d870:	mov	x0, x1
  42d874:	lsl	x0, x0, #3
  42d878:	add	x0, x0, x1
  42d87c:	lsl	x0, x0, #3
  42d880:	mov	x1, x0
  42d884:	ldr	x0, [sp, #24]
  42d888:	add	x0, x0, x1
  42d88c:	str	x0, [sp, #40]
  42d890:	ldr	x0, [sp, #40]
  42d894:	ldr	x0, [x0, #8]
  42d898:	bl	40ad70 <free@plt>
  42d89c:	ldr	x0, [sp, #40]
  42d8a0:	ldr	x0, [x0, #16]
  42d8a4:	bl	40ad70 <free@plt>
  42d8a8:	ldr	x0, [sp, #40]
  42d8ac:	ldr	x0, [x0, #24]
  42d8b0:	bl	40ad70 <free@plt>
  42d8b4:	ldr	x0, [sp, #40]
  42d8b8:	ldr	x0, [x0, #32]
  42d8bc:	cmp	x0, #0x0
  42d8c0:	b.eq	42d8e0 <config_parse@plt+0x22730>  // b.none
  42d8c4:	ldr	x0, [sp, #40]
  42d8c8:	ldr	x0, [x0, #32]
  42d8cc:	mov	w1, #0x6                   	// #6
  42d8d0:	bl	40acd0 <rm_rf@plt>
  42d8d4:	ldr	x0, [sp, #40]
  42d8d8:	ldr	x0, [x0, #32]
  42d8dc:	bl	40ad70 <free@plt>
  42d8e0:	ldr	x0, [sp, #40]
  42d8e4:	ldr	x0, [x0, #48]
  42d8e8:	cmp	x0, #0x0
  42d8ec:	b.eq	42d90c <config_parse@plt+0x2275c>  // b.none
  42d8f0:	ldr	x0, [sp, #40]
  42d8f4:	ldr	x0, [x0, #48]
  42d8f8:	mov	w1, #0x6                   	// #6
  42d8fc:	bl	40acd0 <rm_rf@plt>
  42d900:	ldr	x0, [sp, #40]
  42d904:	ldr	x0, [x0, #48]
  42d908:	bl	40ad70 <free@plt>
  42d90c:	ldr	x0, [sp, #40]
  42d910:	ldr	x0, [x0, #40]
  42d914:	bl	40a290 <strv_free@plt>
  42d918:	ldr	x0, [sp, #40]
  42d91c:	ldr	x0, [x0, #56]
  42d920:	bl	40ad70 <free@plt>
  42d924:	ldr	x0, [sp, #32]
  42d928:	add	x0, x0, #0x1
  42d92c:	str	x0, [sp, #32]
  42d930:	ldr	x1, [sp, #32]
  42d934:	ldr	x0, [sp, #16]
  42d938:	cmp	x1, x0
  42d93c:	b.cc	42d86c <config_parse@plt+0x226bc>  // b.lo, b.ul, b.last
  42d940:	ldr	x0, [sp, #24]
  42d944:	bl	40ad70 <free@plt>
  42d948:	nop
  42d94c:	ldp	x29, x30, [sp], #48
  42d950:	ret
  42d954:	stp	x29, x30, [sp, #-48]!
  42d958:	mov	x29, sp
  42d95c:	str	x0, [sp, #24]
  42d960:	str	x1, [sp, #16]
  42d964:	ldr	x0, [sp, #24]
  42d968:	ldr	x2, [x0, #16]
  42d96c:	ldr	x0, [sp, #16]
  42d970:	ldr	x0, [x0, #16]
  42d974:	mov	x1, x0
  42d978:	mov	x0, x2
  42d97c:	bl	40ac50 <path_compare@plt>
  42d980:	str	w0, [sp, #36]
  42d984:	ldr	w0, [sp, #36]
  42d988:	cmp	w0, #0x0
  42d98c:	b.eq	42d998 <config_parse@plt+0x227e8>  // b.none
  42d990:	ldr	w0, [sp, #36]
  42d994:	b	42d9e0 <config_parse@plt+0x22830>
  42d998:	ldr	x0, [sp, #24]
  42d99c:	ldr	w0, [x0]
  42d9a0:	str	w0, [sp, #40]
  42d9a4:	ldr	x0, [sp, #16]
  42d9a8:	ldr	w0, [x0]
  42d9ac:	str	w0, [sp, #44]
  42d9b0:	ldr	w1, [sp, #40]
  42d9b4:	ldr	w0, [sp, #44]
  42d9b8:	cmp	w1, w0
  42d9bc:	b.lt	42d9d8 <config_parse@plt+0x22828>  // b.tstop
  42d9c0:	ldr	w1, [sp, #40]
  42d9c4:	ldr	w0, [sp, #44]
  42d9c8:	cmp	w1, w0
  42d9cc:	cset	w0, gt
  42d9d0:	and	w0, w0, #0xff
  42d9d4:	b	42d9dc <config_parse@plt+0x2282c>
  42d9d8:	mov	w0, #0xffffffff            	// #-1
  42d9dc:	nop
  42d9e0:	ldp	x29, x30, [sp], #48
  42d9e4:	ret
  42d9e8:	stp	x29, x30, [sp, #-32]!
  42d9ec:	mov	x29, sp
  42d9f0:	str	x0, [sp, #24]
  42d9f4:	ldr	x0, [sp, #24]
  42d9f8:	cmp	x0, #0x0
  42d9fc:	cset	w0, eq  // eq = none
  42da00:	and	w0, w0, #0xff
  42da04:	and	x0, x0, #0xff
  42da08:	cmp	x0, #0x0
  42da0c:	b.eq	42da38 <config_parse@plt+0x22888>  // b.none
  42da10:	adrp	x0, 453000 <config_parse@plt+0x47e50>
  42da14:	add	x1, x0, #0x9c3
  42da18:	adrp	x0, 454000 <config_parse@plt+0x48e50>
  42da1c:	add	x4, x0, #0x358
  42da20:	mov	w3, #0x56                  	// #86
  42da24:	mov	x2, x1
  42da28:	adrp	x0, 453000 <config_parse@plt+0x47e50>
  42da2c:	add	x1, x0, #0xa18
  42da30:	mov	w0, #0x0                   	// #0
  42da34:	bl	409d50 <log_assert_failed_realm@plt>
  42da38:	ldr	x0, [sp, #24]
  42da3c:	ldrb	w0, [x0]
  42da40:	cmp	w0, #0x2b
  42da44:	b.ne	42da54 <config_parse@plt+0x228a4>  // b.any
  42da48:	ldr	x0, [sp, #24]
  42da4c:	add	x0, x0, #0x1
  42da50:	str	x0, [sp, #24]
  42da54:	ldr	x0, [sp, #24]
  42da58:	bl	409f40 <path_is_absolute@plt>
  42da5c:	and	w0, w0, #0xff
  42da60:	ldp	x29, x30, [sp], #32
  42da64:	ret
  42da68:	stp	x29, x30, [sp, #-32]!
  42da6c:	mov	x29, sp
  42da70:	str	x0, [sp, #24]
  42da74:	str	x1, [sp, #16]
  42da78:	ldr	x0, [sp, #16]
  42da7c:	cmp	x0, #0x0
  42da80:	b.ne	42da8c <config_parse@plt+0x228dc>  // b.any
  42da84:	mov	x0, #0x0                   	// #0
  42da88:	b	42dac0 <config_parse@plt+0x22910>
  42da8c:	ldr	x0, [sp, #16]
  42da90:	ldrb	w0, [x0]
  42da94:	cmp	w0, #0x2b
  42da98:	b.ne	42dab8 <config_parse@plt+0x22908>  // b.any
  42da9c:	ldr	x0, [sp, #16]
  42daa0:	add	x0, x0, #0x1
  42daa4:	mov	x2, #0xffffffffffffffff    	// #-1
  42daa8:	mov	x1, x0
  42daac:	ldr	x0, [sp, #24]
  42dab0:	bl	40a4f0 <path_join_internal@plt>
  42dab4:	b	42dac0 <config_parse@plt+0x22910>
  42dab8:	ldr	x0, [sp, #16]
  42dabc:	bl	40ab10 <strdup@plt>
  42dac0:	ldp	x29, x30, [sp], #32
  42dac4:	ret
  42dac8:	stp	x29, x30, [sp, #-144]!
  42dacc:	mov	x29, sp
  42dad0:	str	x0, [sp, #40]
  42dad4:	str	x1, [sp, #32]
  42dad8:	str	x2, [sp, #24]
  42dadc:	ldr	x0, [sp, #32]
  42dae0:	cmp	x0, #0x0
  42dae4:	cset	w0, eq  // eq = none
  42dae8:	and	w0, w0, #0xff
  42daec:	and	x0, x0, #0xff
  42daf0:	cmp	x0, #0x0
  42daf4:	b.eq	42db3c <config_parse@plt+0x2298c>  // b.none
  42daf8:	ldr	x0, [sp, #24]
  42dafc:	cmp	x0, #0x0
  42db00:	cset	w0, ne  // ne = any
  42db04:	and	w0, w0, #0xff
  42db08:	and	x0, x0, #0xff
  42db0c:	cmp	x0, #0x0
  42db10:	b.eq	42db3c <config_parse@plt+0x2298c>  // b.none
  42db14:	adrp	x0, 453000 <config_parse@plt+0x47e50>
  42db18:	add	x1, x0, #0x9c3
  42db1c:	adrp	x0, 454000 <config_parse@plt+0x48e50>
  42db20:	add	x4, x0, #0x370
  42db24:	mov	w3, #0x71                  	// #113
  42db28:	mov	x2, x1
  42db2c:	adrp	x0, 453000 <config_parse@plt+0x47e50>
  42db30:	add	x1, x0, #0xa20
  42db34:	mov	w0, #0x0                   	// #0
  42db38:	bl	409d50 <log_assert_failed_realm@plt>
  42db3c:	adrp	x0, 42d000 <config_parse@plt+0x21e50>
  42db40:	add	x0, x0, #0x954
  42db44:	str	x0, [sp, #104]
  42db48:	ldr	x3, [sp, #104]
  42db4c:	mov	x2, #0x48                  	// #72
  42db50:	ldr	x1, [sp, #24]
  42db54:	ldr	x0, [sp, #32]
  42db58:	bl	42d5f4 <config_parse@plt+0x22444>
  42db5c:	str	xzr, [sp, #88]
  42db60:	b	42e078 <config_parse@plt+0x22ec8>
  42db64:	ldr	x1, [sp, #88]
  42db68:	mov	x0, x1
  42db6c:	lsl	x0, x0, #3
  42db70:	add	x0, x0, x1
  42db74:	lsl	x0, x0, #3
  42db78:	mov	x1, x0
  42db7c:	ldr	x0, [sp, #32]
  42db80:	add	x0, x0, x1
  42db84:	str	x0, [sp, #112]
  42db88:	ldr	x0, [sp, #112]
  42db8c:	ldr	x2, [x0, #16]
  42db90:	adrp	x0, 453000 <config_parse@plt+0x47e50>
  42db94:	add	x1, x0, #0xa30
  42db98:	mov	x0, x2
  42db9c:	bl	40a1b0 <path_startswith@plt>
  42dba0:	cmp	x0, #0x0
  42dba4:	cset	w0, ne  // ne = any
  42dba8:	and	w1, w0, #0xff
  42dbac:	ldr	x0, [sp, #112]
  42dbb0:	strb	w1, [x0, #65]
  42dbb4:	ldr	x0, [sp, #112]
  42dbb8:	ldr	w0, [x0]
  42dbbc:	cmp	w0, #0x0
  42dbc0:	b.ne	42de40 <config_parse@plt+0x22c90>  // b.any
  42dbc4:	ldr	x0, [sp, #112]
  42dbc8:	ldr	x0, [x0, #8]
  42dbcc:	cmp	x0, #0x0
  42dbd0:	b.eq	42dc38 <config_parse@plt+0x22a88>  // b.none
  42dbd4:	ldr	x0, [sp, #112]
  42dbd8:	ldr	x0, [x0, #8]
  42dbdc:	mov	x1, x0
  42dbe0:	ldr	x0, [sp, #40]
  42dbe4:	bl	42da68 <config_parse@plt+0x228b8>
  42dbe8:	str	x0, [sp, #120]
  42dbec:	ldr	x0, [sp, #120]
  42dbf0:	cmp	x0, #0x0
  42dbf4:	b.ne	42dc18 <config_parse@plt+0x22a68>  // b.any
  42dbf8:	adrp	x0, 453000 <config_parse@plt+0x47e50>
  42dbfc:	add	x1, x0, #0x9c3
  42dc00:	adrp	x0, 454000 <config_parse@plt+0x48e50>
  42dc04:	add	x3, x0, #0x390
  42dc08:	mov	w2, #0x85                  	// #133
  42dc0c:	mov	w0, #0x0                   	// #0
  42dc10:	bl	40b0b0 <log_oom_internal@plt>
  42dc14:	b	42e08c <config_parse@plt+0x22edc>
  42dc18:	ldr	x0, [sp, #112]
  42dc1c:	ldr	x0, [x0, #8]
  42dc20:	bl	40ad70 <free@plt>
  42dc24:	ldr	x0, [sp, #112]
  42dc28:	ldr	x1, [sp, #120]
  42dc2c:	str	x1, [x0, #8]
  42dc30:	str	xzr, [sp, #120]
  42dc34:	b	42de40 <config_parse@plt+0x22c90>
  42dc38:	adrp	x0, 453000 <config_parse@plt+0x47e50>
  42dc3c:	add	x0, x0, #0xa38
  42dc40:	bl	40ab10 <strdup@plt>
  42dc44:	mov	x1, x0
  42dc48:	ldr	x0, [sp, #112]
  42dc4c:	str	x1, [x0, #48]
  42dc50:	ldr	x0, [sp, #112]
  42dc54:	ldr	x0, [x0, #48]
  42dc58:	cmp	x0, #0x0
  42dc5c:	b.ne	42dc80 <config_parse@plt+0x22ad0>  // b.any
  42dc60:	adrp	x0, 453000 <config_parse@plt+0x47e50>
  42dc64:	add	x1, x0, #0x9c3
  42dc68:	adrp	x0, 454000 <config_parse@plt+0x48e50>
  42dc6c:	add	x3, x0, #0x390
  42dc70:	mov	w2, #0x8d                  	// #141
  42dc74:	mov	w0, #0x0                   	// #0
  42dc78:	bl	40b0b0 <log_oom_internal@plt>
  42dc7c:	b	42e08c <config_parse@plt+0x22edc>
  42dc80:	ldr	x0, [sp, #112]
  42dc84:	ldr	x0, [x0, #48]
  42dc88:	bl	40acc0 <mkdtemp@plt>
  42dc8c:	cmp	x0, #0x0
  42dc90:	b.ne	42dd38 <config_parse@plt+0x22b88>  // b.any
  42dc94:	ldr	x0, [sp, #112]
  42dc98:	ldr	x0, [x0, #48]
  42dc9c:	bl	42d444 <config_parse@plt+0x22294>
  42dca0:	mov	x1, x0
  42dca4:	ldr	x0, [sp, #112]
  42dca8:	str	x1, [x0, #48]
  42dcac:	mov	w0, #0x3                   	// #3
  42dcb0:	str	w0, [sp, #60]
  42dcb4:	bl	40a220 <__errno_location@plt>
  42dcb8:	ldr	w0, [x0]
  42dcbc:	str	w0, [sp, #64]
  42dcc0:	str	wzr, [sp, #68]
  42dcc4:	ldr	w0, [sp, #68]
  42dcc8:	bl	40b180 <log_get_max_level_realm@plt>
  42dccc:	mov	w1, w0
  42dcd0:	ldr	w0, [sp, #60]
  42dcd4:	and	w0, w0, #0x7
  42dcd8:	cmp	w1, w0
  42dcdc:	b.lt	42dd20 <config_parse@plt+0x22b70>  // b.tstop
  42dce0:	ldr	w0, [sp, #68]
  42dce4:	lsl	w1, w0, #10
  42dce8:	ldr	w0, [sp, #60]
  42dcec:	orr	w6, w1, w0
  42dcf0:	adrp	x0, 453000 <config_parse@plt+0x47e50>
  42dcf4:	add	x1, x0, #0x9c3
  42dcf8:	adrp	x0, 453000 <config_parse@plt+0x47e50>
  42dcfc:	add	x5, x0, #0xa58
  42dd00:	adrp	x0, 454000 <config_parse@plt+0x48e50>
  42dd04:	add	x4, x0, #0x390
  42dd08:	mov	w3, #0x91                  	// #145
  42dd0c:	mov	x2, x1
  42dd10:	ldr	w1, [sp, #64]
  42dd14:	mov	w0, w6
  42dd18:	bl	40a790 <log_internal_realm@plt>
  42dd1c:	b	42e08c <config_parse@plt+0x22edc>
  42dd20:	ldr	w0, [sp, #64]
  42dd24:	cmp	w0, #0x0
  42dd28:	cneg	w0, w0, lt  // lt = tstop
  42dd2c:	and	w0, w0, #0xff
  42dd30:	neg	w0, w0
  42dd34:	b	42e08c <config_parse@plt+0x22edc>
  42dd38:	ldr	x0, [sp, #112]
  42dd3c:	ldr	x3, [x0, #48]
  42dd40:	mov	x2, #0xffffffffffffffff    	// #-1
  42dd44:	adrp	x0, 453000 <config_parse@plt+0x47e50>
  42dd48:	add	x1, x0, #0xa88
  42dd4c:	mov	x0, x3
  42dd50:	bl	40a4f0 <path_join_internal@plt>
  42dd54:	mov	x1, x0
  42dd58:	ldr	x0, [sp, #112]
  42dd5c:	str	x1, [x0, #8]
  42dd60:	ldr	x0, [sp, #112]
  42dd64:	ldr	x0, [x0, #8]
  42dd68:	cmp	x0, #0x0
  42dd6c:	b.ne	42dd90 <config_parse@plt+0x22be0>  // b.any
  42dd70:	adrp	x0, 453000 <config_parse@plt+0x47e50>
  42dd74:	add	x1, x0, #0x9c3
  42dd78:	adrp	x0, 454000 <config_parse@plt+0x48e50>
  42dd7c:	add	x3, x0, #0x390
  42dd80:	mov	w2, #0x96                  	// #150
  42dd84:	mov	w0, #0x0                   	// #0
  42dd88:	bl	40b0b0 <log_oom_internal@plt>
  42dd8c:	b	42e08c <config_parse@plt+0x22edc>
  42dd90:	ldr	x0, [sp, #112]
  42dd94:	ldr	x0, [x0, #8]
  42dd98:	mov	w1, #0x1ed                 	// #493
  42dd9c:	bl	40ac40 <mkdir@plt>
  42dda0:	cmp	w0, #0x0
  42dda4:	b.ge	42de40 <config_parse@plt+0x22c90>  // b.tcont
  42dda8:	mov	w0, #0x3                   	// #3
  42ddac:	str	w0, [sp, #48]
  42ddb0:	bl	40a220 <__errno_location@plt>
  42ddb4:	ldr	w0, [x0]
  42ddb8:	str	w0, [sp, #52]
  42ddbc:	str	wzr, [sp, #56]
  42ddc0:	ldr	w0, [sp, #56]
  42ddc4:	bl	40b180 <log_get_max_level_realm@plt>
  42ddc8:	mov	w1, w0
  42ddcc:	ldr	w0, [sp, #48]
  42ddd0:	and	w0, w0, #0x7
  42ddd4:	cmp	w1, w0
  42ddd8:	b.lt	42de28 <config_parse@plt+0x22c78>  // b.tstop
  42dddc:	ldr	w0, [sp, #56]
  42dde0:	lsl	w1, w0, #10
  42dde4:	ldr	w0, [sp, #48]
  42dde8:	orr	w7, w1, w0
  42ddec:	adrp	x0, 453000 <config_parse@plt+0x47e50>
  42ddf0:	add	x1, x0, #0x9c3
  42ddf4:	ldr	x0, [sp, #112]
  42ddf8:	ldr	x0, [x0, #8]
  42ddfc:	mov	x6, x0
  42de00:	adrp	x0, 453000 <config_parse@plt+0x47e50>
  42de04:	add	x5, x0, #0xa90
  42de08:	adrp	x0, 454000 <config_parse@plt+0x48e50>
  42de0c:	add	x4, x0, #0x390
  42de10:	mov	w3, #0x99                  	// #153
  42de14:	mov	x2, x1
  42de18:	ldr	w1, [sp, #52]
  42de1c:	mov	w0, w7
  42de20:	bl	40a790 <log_internal_realm@plt>
  42de24:	b	42e08c <config_parse@plt+0x22edc>
  42de28:	ldr	w0, [sp, #52]
  42de2c:	cmp	w0, #0x0
  42de30:	cneg	w0, w0, lt  // lt = tstop
  42de34:	and	w0, w0, #0xff
  42de38:	neg	w0, w0
  42de3c:	b	42e08c <config_parse@plt+0x22edc>
  42de40:	ldr	x0, [sp, #112]
  42de44:	ldr	w0, [x0]
  42de48:	cmp	w0, #0x2
  42de4c:	b.ne	42e06c <config_parse@plt+0x22ebc>  // b.any
  42de50:	ldr	x0, [sp, #112]
  42de54:	ldr	x0, [x0, #40]
  42de58:	str	x0, [sp, #96]
  42de5c:	b	42decc <config_parse@plt+0x22d1c>
  42de60:	ldr	x0, [sp, #96]
  42de64:	ldr	x0, [x0]
  42de68:	mov	x1, x0
  42de6c:	ldr	x0, [sp, #40]
  42de70:	bl	42da68 <config_parse@plt+0x228b8>
  42de74:	str	x0, [sp, #128]
  42de78:	ldr	x0, [sp, #128]
  42de7c:	cmp	x0, #0x0
  42de80:	b.ne	42dea4 <config_parse@plt+0x22cf4>  // b.any
  42de84:	adrp	x0, 453000 <config_parse@plt+0x47e50>
  42de88:	add	x1, x0, #0x9c3
  42de8c:	adrp	x0, 454000 <config_parse@plt+0x48e50>
  42de90:	add	x3, x0, #0x390
  42de94:	mov	w2, #0xa5                  	// #165
  42de98:	mov	w0, #0x0                   	// #0
  42de9c:	bl	40b0b0 <log_oom_internal@plt>
  42dea0:	b	42e08c <config_parse@plt+0x22edc>
  42dea4:	ldr	x0, [sp, #96]
  42dea8:	ldr	x0, [x0]
  42deac:	bl	40ad70 <free@plt>
  42deb0:	ldr	x0, [sp, #96]
  42deb4:	ldr	x1, [sp, #128]
  42deb8:	str	x1, [x0]
  42debc:	str	xzr, [sp, #128]
  42dec0:	ldr	x0, [sp, #96]
  42dec4:	add	x0, x0, #0x8
  42dec8:	str	x0, [sp, #96]
  42decc:	ldr	x0, [sp, #96]
  42ded0:	cmp	x0, #0x0
  42ded4:	b.eq	42dee8 <config_parse@plt+0x22d38>  // b.none
  42ded8:	ldr	x0, [sp, #96]
  42dedc:	ldr	x0, [x0]
  42dee0:	cmp	x0, #0x0
  42dee4:	b.ne	42de60 <config_parse@plt+0x22cb0>  // b.any
  42dee8:	ldr	x0, [sp, #112]
  42deec:	ldr	x0, [x0, #32]
  42def0:	cmp	x0, #0x0
  42def4:	b.eq	42df5c <config_parse@plt+0x22dac>  // b.none
  42def8:	ldr	x0, [sp, #112]
  42defc:	ldr	x0, [x0, #32]
  42df00:	mov	x1, x0
  42df04:	ldr	x0, [sp, #40]
  42df08:	bl	42da68 <config_parse@plt+0x228b8>
  42df0c:	str	x0, [sp, #136]
  42df10:	ldr	x0, [sp, #136]
  42df14:	cmp	x0, #0x0
  42df18:	b.ne	42df3c <config_parse@plt+0x22d8c>  // b.any
  42df1c:	adrp	x0, 453000 <config_parse@plt+0x47e50>
  42df20:	add	x1, x0, #0x9c3
  42df24:	adrp	x0, 454000 <config_parse@plt+0x48e50>
  42df28:	add	x3, x0, #0x390
  42df2c:	mov	w2, #0xaf                  	// #175
  42df30:	mov	w0, #0x0                   	// #0
  42df34:	bl	40b0b0 <log_oom_internal@plt>
  42df38:	b	42e08c <config_parse@plt+0x22edc>
  42df3c:	ldr	x0, [sp, #112]
  42df40:	ldr	x0, [x0, #32]
  42df44:	bl	40ad70 <free@plt>
  42df48:	ldr	x0, [sp, #112]
  42df4c:	ldr	x1, [sp, #136]
  42df50:	str	x1, [x0, #32]
  42df54:	str	xzr, [sp, #136]
  42df58:	b	42e05c <config_parse@plt+0x22eac>
  42df5c:	ldr	x0, [sp, #112]
  42df60:	ldr	x0, [x0, #8]
  42df64:	cmp	x0, #0x0
  42df68:	cset	w0, eq  // eq = none
  42df6c:	and	w0, w0, #0xff
  42df70:	and	x0, x0, #0xff
  42df74:	cmp	x0, #0x0
  42df78:	b.eq	42dfa4 <config_parse@plt+0x22df4>  // b.none
  42df7c:	adrp	x0, 453000 <config_parse@plt+0x47e50>
  42df80:	add	x1, x0, #0x9c3
  42df84:	adrp	x0, 454000 <config_parse@plt+0x48e50>
  42df88:	add	x4, x0, #0x370
  42df8c:	mov	w3, #0xb3                  	// #179
  42df90:	mov	x2, x1
  42df94:	adrp	x0, 453000 <config_parse@plt+0x47e50>
  42df98:	add	x1, x0, #0xaa8
  42df9c:	mov	w0, #0x0                   	// #0
  42dfa0:	bl	409d50 <log_assert_failed_realm@plt>
  42dfa4:	ldr	x0, [sp, #112]
  42dfa8:	ldr	x3, [x0, #8]
  42dfac:	ldr	x0, [sp, #112]
  42dfb0:	add	x0, x0, #0x20
  42dfb4:	mov	x2, x0
  42dfb8:	mov	x1, #0x0                   	// #0
  42dfbc:	mov	x0, x3
  42dfc0:	bl	40ac60 <tempfn_random@plt>
  42dfc4:	str	w0, [sp, #72]
  42dfc8:	ldr	w0, [sp, #72]
  42dfcc:	cmp	w0, #0x0
  42dfd0:	b.ge	42e05c <config_parse@plt+0x22eac>  // b.tcont
  42dfd4:	mov	w0, #0x3                   	// #3
  42dfd8:	str	w0, [sp, #76]
  42dfdc:	ldr	w0, [sp, #72]
  42dfe0:	str	w0, [sp, #80]
  42dfe4:	str	wzr, [sp, #84]
  42dfe8:	ldr	w0, [sp, #84]
  42dfec:	bl	40b180 <log_get_max_level_realm@plt>
  42dff0:	mov	w1, w0
  42dff4:	ldr	w0, [sp, #76]
  42dff8:	and	w0, w0, #0x7
  42dffc:	cmp	w1, w0
  42e000:	b.lt	42e044 <config_parse@plt+0x22e94>  // b.tstop
  42e004:	ldr	w0, [sp, #84]
  42e008:	lsl	w1, w0, #10
  42e00c:	ldr	w0, [sp, #76]
  42e010:	orr	w6, w1, w0
  42e014:	adrp	x0, 453000 <config_parse@plt+0x47e50>
  42e018:	add	x1, x0, #0x9c3
  42e01c:	adrp	x0, 453000 <config_parse@plt+0x47e50>
  42e020:	add	x5, x0, #0xab8
  42e024:	adrp	x0, 454000 <config_parse@plt+0x48e50>
  42e028:	add	x4, x0, #0x390
  42e02c:	mov	w3, #0xb7                  	// #183
  42e030:	mov	x2, x1
  42e034:	ldr	w1, [sp, #80]
  42e038:	mov	w0, w6
  42e03c:	bl	40a790 <log_internal_realm@plt>
  42e040:	b	42e08c <config_parse@plt+0x22edc>
  42e044:	ldr	w0, [sp, #80]
  42e048:	cmp	w0, #0x0
  42e04c:	cneg	w0, w0, lt  // lt = tstop
  42e050:	and	w0, w0, #0xff
  42e054:	neg	w0, w0
  42e058:	b	42e08c <config_parse@plt+0x22edc>
  42e05c:	ldr	x0, [sp, #112]
  42e060:	ldr	x0, [x0, #32]
  42e064:	mov	w1, #0x1c0                 	// #448
  42e068:	bl	40a710 <mkdir_label@plt>
  42e06c:	ldr	x0, [sp, #88]
  42e070:	add	x0, x0, #0x1
  42e074:	str	x0, [sp, #88]
  42e078:	ldr	x1, [sp, #88]
  42e07c:	ldr	x0, [sp, #24]
  42e080:	cmp	x1, x0
  42e084:	b.cc	42db64 <config_parse@plt+0x229b4>  // b.lo, b.ul, b.last
  42e088:	mov	w0, #0x0                   	// #0
  42e08c:	ldp	x29, x30, [sp], #144
  42e090:	ret
  42e094:	stp	x29, x30, [sp, #-144]!
  42e098:	mov	x29, sp
  42e09c:	str	x19, [sp, #16]
  42e0a0:	str	x0, [sp, #56]
  42e0a4:	str	x1, [sp, #48]
  42e0a8:	str	x2, [sp, #40]
  42e0ac:	strb	w3, [sp, #39]
  42e0b0:	adrp	x0, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  42e0b4:	ldr	x0, [x0, #4048]
  42e0b8:	ldr	x1, [x0]
  42e0bc:	str	x1, [sp, #136]
  42e0c0:	mov	x1, #0x0                   	// #0
  42e0c4:	str	xzr, [sp, #72]
  42e0c8:	str	xzr, [sp, #80]
  42e0cc:	str	xzr, [sp, #88]
  42e0d0:	ldr	x0, [sp, #40]
  42e0d4:	str	x0, [sp, #96]
  42e0d8:	ldr	x0, [sp, #56]
  42e0dc:	cmp	x0, #0x0
  42e0e0:	cset	w0, eq  // eq = none
  42e0e4:	and	w0, w0, #0xff
  42e0e8:	and	x0, x0, #0xff
  42e0ec:	cmp	x0, #0x0
  42e0f0:	b.eq	42e11c <config_parse@plt+0x22f6c>  // b.none
  42e0f4:	adrp	x0, 453000 <config_parse@plt+0x47e50>
  42e0f8:	add	x1, x0, #0x9c3
  42e0fc:	adrp	x0, 454000 <config_parse@plt+0x48e50>
  42e100:	add	x4, x0, #0x3c0
  42e104:	mov	w3, #0xc7                  	// #199
  42e108:	mov	x2, x1
  42e10c:	adrp	x0, 453000 <config_parse@plt+0x47e50>
  42e110:	add	x1, x0, #0x9e0
  42e114:	mov	w0, #0x0                   	// #0
  42e118:	bl	409d50 <log_assert_failed_realm@plt>
  42e11c:	ldr	x0, [sp, #48]
  42e120:	cmp	x0, #0x0
  42e124:	cset	w0, eq  // eq = none
  42e128:	and	w0, w0, #0xff
  42e12c:	and	x0, x0, #0xff
  42e130:	cmp	x0, #0x0
  42e134:	b.eq	42e160 <config_parse@plt+0x22fb0>  // b.none
  42e138:	adrp	x0, 453000 <config_parse@plt+0x47e50>
  42e13c:	add	x1, x0, #0x9c3
  42e140:	adrp	x0, 454000 <config_parse@plt+0x48e50>
  42e144:	add	x4, x0, #0x3c0
  42e148:	mov	w3, #0xc8                  	// #200
  42e14c:	mov	x2, x1
  42e150:	adrp	x0, 453000 <config_parse@plt+0x47e50>
  42e154:	add	x1, x0, #0x9e8
  42e158:	mov	w0, #0x0                   	// #0
  42e15c:	bl	409d50 <log_assert_failed_realm@plt>
  42e160:	add	x1, sp, #0x50
  42e164:	add	x0, sp, #0x48
  42e168:	add	x6, sp, #0x60
  42e16c:	mov	x5, #0x0                   	// #0
  42e170:	mov	x4, x1
  42e174:	mov	x3, x0
  42e178:	mov	w2, #0x10                  	// #16
  42e17c:	adrp	x0, 453000 <config_parse@plt+0x47e50>
  42e180:	add	x1, x0, #0xae0
  42e184:	mov	x0, x6
  42e188:	bl	409af0 <extract_many_words@plt>
  42e18c:	str	w0, [sp, #68]
  42e190:	ldr	w0, [sp, #68]
  42e194:	cmp	w0, #0x0
  42e198:	b.ge	42e1a4 <config_parse@plt+0x22ff4>  // b.tcont
  42e19c:	ldr	w19, [sp, #68]
  42e1a0:	b	42e350 <config_parse@plt+0x231a0>
  42e1a4:	ldr	w0, [sp, #68]
  42e1a8:	cmp	w0, #0x0
  42e1ac:	b.ne	42e1b8 <config_parse@plt+0x23008>  // b.any
  42e1b0:	mov	w19, #0xffffffea            	// #-22
  42e1b4:	b	42e350 <config_parse@plt+0x231a0>
  42e1b8:	ldr	w0, [sp, #68]
  42e1bc:	cmp	w0, #0x1
  42e1c0:	b.ne	42e200 <config_parse@plt+0x23050>  // b.any
  42e1c4:	ldr	x0, [sp, #72]
  42e1c8:	ldrb	w0, [x0]
  42e1cc:	cmp	w0, #0x2b
  42e1d0:	b.ne	42e1e0 <config_parse@plt+0x23030>  // b.any
  42e1d4:	ldr	x0, [sp, #72]
  42e1d8:	add	x0, x0, #0x1
  42e1dc:	b	42e1e4 <config_parse@plt+0x23034>
  42e1e0:	ldr	x0, [sp, #72]
  42e1e4:	bl	40ab10 <strdup@plt>
  42e1e8:	str	x0, [sp, #80]
  42e1ec:	ldr	x0, [sp, #80]
  42e1f0:	cmp	x0, #0x0
  42e1f4:	b.ne	42e200 <config_parse@plt+0x23050>  // b.any
  42e1f8:	mov	w19, #0xfffffff4            	// #-12
  42e1fc:	b	42e350 <config_parse@plt+0x231a0>
  42e200:	ldr	w0, [sp, #68]
  42e204:	cmp	w0, #0x2
  42e208:	b.ne	42e248 <config_parse@plt+0x23098>  // b.any
  42e20c:	ldr	x0, [sp, #96]
  42e210:	bl	42d558 <config_parse@plt+0x223a8>
  42e214:	and	w0, w0, #0xff
  42e218:	eor	w0, w0, #0x1
  42e21c:	and	w0, w0, #0xff
  42e220:	cmp	w0, #0x0
  42e224:	b.eq	42e248 <config_parse@plt+0x23098>  // b.none
  42e228:	ldr	x0, [sp, #96]
  42e22c:	bl	40ab10 <strdup@plt>
  42e230:	str	x0, [sp, #88]
  42e234:	ldr	x0, [sp, #88]
  42e238:	cmp	x0, #0x0
  42e23c:	b.ne	42e248 <config_parse@plt+0x23098>  // b.any
  42e240:	mov	w19, #0xfffffff4            	// #-12
  42e244:	b	42e350 <config_parse@plt+0x231a0>
  42e248:	ldr	x0, [sp, #72]
  42e24c:	bl	42d558 <config_parse@plt+0x223a8>
  42e250:	and	w0, w0, #0xff
  42e254:	cmp	w0, #0x0
  42e258:	b.eq	42e26c <config_parse@plt+0x230bc>  // b.none
  42e25c:	ldr	x0, [sp, #72]
  42e260:	bl	42d444 <config_parse@plt+0x22294>
  42e264:	str	x0, [sp, #72]
  42e268:	b	42e290 <config_parse@plt+0x230e0>
  42e26c:	ldr	x0, [sp, #72]
  42e270:	bl	42d9e8 <config_parse@plt+0x22838>
  42e274:	and	w0, w0, #0xff
  42e278:	eor	w0, w0, #0x1
  42e27c:	and	w0, w0, #0xff
  42e280:	cmp	w0, #0x0
  42e284:	b.eq	42e290 <config_parse@plt+0x230e0>  // b.none
  42e288:	mov	w19, #0xffffffea            	// #-22
  42e28c:	b	42e350 <config_parse@plt+0x231a0>
  42e290:	ldr	x0, [sp, #80]
  42e294:	bl	409f40 <path_is_absolute@plt>
  42e298:	and	w0, w0, #0xff
  42e29c:	eor	w0, w0, #0x1
  42e2a0:	and	w0, w0, #0xff
  42e2a4:	cmp	w0, #0x0
  42e2a8:	b.eq	42e2b4 <config_parse@plt+0x23104>  // b.none
  42e2ac:	mov	w19, #0xffffffea            	// #-22
  42e2b0:	b	42e350 <config_parse@plt+0x231a0>
  42e2b4:	ldr	x0, [sp, #80]
  42e2b8:	bl	40aaf0 <empty_or_root@plt>
  42e2bc:	and	w0, w0, #0xff
  42e2c0:	cmp	w0, #0x0
  42e2c4:	b.eq	42e2d0 <config_parse@plt+0x23120>  // b.none
  42e2c8:	mov	w19, #0xffffffea            	// #-22
  42e2cc:	b	42e350 <config_parse@plt+0x231a0>
  42e2d0:	mov	w2, #0x0                   	// #0
  42e2d4:	ldr	x1, [sp, #48]
  42e2d8:	ldr	x0, [sp, #56]
  42e2dc:	bl	42d680 <config_parse@plt+0x224d0>
  42e2e0:	str	x0, [sp, #104]
  42e2e4:	ldr	x0, [sp, #104]
  42e2e8:	cmp	x0, #0x0
  42e2ec:	b.ne	42e2f8 <config_parse@plt+0x23148>  // b.any
  42e2f0:	mov	w19, #0xfffffff4            	// #-12
  42e2f4:	b	42e350 <config_parse@plt+0x231a0>
  42e2f8:	ldr	x0, [sp, #72]
  42e2fc:	str	x0, [sp, #112]
  42e300:	str	xzr, [sp, #72]
  42e304:	ldr	x1, [sp, #112]
  42e308:	ldr	x0, [sp, #104]
  42e30c:	str	x1, [x0, #8]
  42e310:	ldr	x0, [sp, #80]
  42e314:	str	x0, [sp, #120]
  42e318:	str	xzr, [sp, #80]
  42e31c:	ldr	x1, [sp, #120]
  42e320:	ldr	x0, [sp, #104]
  42e324:	str	x1, [x0, #16]
  42e328:	ldr	x0, [sp, #104]
  42e32c:	ldrb	w1, [sp, #39]
  42e330:	strb	w1, [x0, #4]
  42e334:	ldr	x0, [sp, #88]
  42e338:	str	x0, [sp, #128]
  42e33c:	str	xzr, [sp, #88]
  42e340:	ldr	x1, [sp, #128]
  42e344:	ldr	x0, [sp, #104]
  42e348:	str	x1, [x0, #24]
  42e34c:	mov	w19, #0x0                   	// #0
  42e350:	add	x0, sp, #0x58
  42e354:	bl	42d464 <config_parse@plt+0x222b4>
  42e358:	add	x0, sp, #0x50
  42e35c:	bl	42d464 <config_parse@plt+0x222b4>
  42e360:	add	x0, sp, #0x48
  42e364:	bl	42d464 <config_parse@plt+0x222b4>
  42e368:	mov	w1, w19
  42e36c:	adrp	x0, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  42e370:	ldr	x0, [x0, #4048]
  42e374:	ldr	x2, [sp, #136]
  42e378:	ldr	x0, [x0]
  42e37c:	eor	x0, x2, x0
  42e380:	cmp	x0, #0x0
  42e384:	b.eq	42e38c <config_parse@plt+0x231dc>  // b.none
  42e388:	bl	40a440 <__stack_chk_fail@plt>
  42e38c:	mov	w0, w1
  42e390:	ldr	x19, [sp, #16]
  42e394:	ldp	x29, x30, [sp], #144
  42e398:	ret
  42e39c:	stp	x29, x30, [sp, #-128]!
  42e3a0:	mov	x29, sp
  42e3a4:	str	x19, [sp, #16]
  42e3a8:	str	x0, [sp, #56]
  42e3ac:	str	x1, [sp, #48]
  42e3b0:	str	x2, [sp, #40]
  42e3b4:	adrp	x0, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  42e3b8:	ldr	x0, [x0, #4048]
  42e3bc:	ldr	x1, [x0]
  42e3c0:	str	x1, [sp, #120]
  42e3c4:	mov	x1, #0x0                   	// #0
  42e3c8:	str	xzr, [sp, #72]
  42e3cc:	str	xzr, [sp, #80]
  42e3d0:	ldr	x0, [sp, #40]
  42e3d4:	str	x0, [sp, #88]
  42e3d8:	ldr	x0, [sp, #56]
  42e3dc:	cmp	x0, #0x0
  42e3e0:	cset	w0, eq  // eq = none
  42e3e4:	and	w0, w0, #0xff
  42e3e8:	and	x0, x0, #0xff
  42e3ec:	cmp	x0, #0x0
  42e3f0:	b.eq	42e41c <config_parse@plt+0x2326c>  // b.none
  42e3f4:	adrp	x0, 453000 <config_parse@plt+0x47e50>
  42e3f8:	add	x1, x0, #0x9c3
  42e3fc:	adrp	x0, 454000 <config_parse@plt+0x48e50>
  42e400:	add	x4, x0, #0x3d8
  42e404:	mov	w3, #0xf6                  	// #246
  42e408:	mov	x2, x1
  42e40c:	adrp	x0, 453000 <config_parse@plt+0x47e50>
  42e410:	add	x1, x0, #0x9e0
  42e414:	mov	w0, #0x0                   	// #0
  42e418:	bl	409d50 <log_assert_failed_realm@plt>
  42e41c:	ldr	x0, [sp, #48]
  42e420:	cmp	x0, #0x0
  42e424:	cset	w0, eq  // eq = none
  42e428:	and	w0, w0, #0xff
  42e42c:	and	x0, x0, #0xff
  42e430:	cmp	x0, #0x0
  42e434:	b.eq	42e460 <config_parse@plt+0x232b0>  // b.none
  42e438:	adrp	x0, 453000 <config_parse@plt+0x47e50>
  42e43c:	add	x1, x0, #0x9c3
  42e440:	adrp	x0, 454000 <config_parse@plt+0x48e50>
  42e444:	add	x4, x0, #0x3d8
  42e448:	mov	w3, #0xf7                  	// #247
  42e44c:	mov	x2, x1
  42e450:	adrp	x0, 453000 <config_parse@plt+0x47e50>
  42e454:	add	x1, x0, #0x9e8
  42e458:	mov	w0, #0x0                   	// #0
  42e45c:	bl	409d50 <log_assert_failed_realm@plt>
  42e460:	ldr	x0, [sp, #40]
  42e464:	cmp	x0, #0x0
  42e468:	cset	w0, eq  // eq = none
  42e46c:	and	w0, w0, #0xff
  42e470:	and	x0, x0, #0xff
  42e474:	cmp	x0, #0x0
  42e478:	b.eq	42e4a4 <config_parse@plt+0x232f4>  // b.none
  42e47c:	adrp	x0, 453000 <config_parse@plt+0x47e50>
  42e480:	add	x1, x0, #0x9c3
  42e484:	adrp	x0, 454000 <config_parse@plt+0x48e50>
  42e488:	add	x4, x0, #0x3d8
  42e48c:	mov	w3, #0xf8                  	// #248
  42e490:	mov	x2, x1
  42e494:	adrp	x0, 453000 <config_parse@plt+0x47e50>
  42e498:	add	x1, x0, #0xae8
  42e49c:	mov	w0, #0x0                   	// #0
  42e4a0:	bl	409d50 <log_assert_failed_realm@plt>
  42e4a4:	add	x1, sp, #0x48
  42e4a8:	add	x4, sp, #0x58
  42e4ac:	mov	w3, #0x10                  	// #16
  42e4b0:	adrp	x0, 453000 <config_parse@plt+0x47e50>
  42e4b4:	add	x2, x0, #0xae0
  42e4b8:	mov	x0, x4
  42e4bc:	bl	40aac0 <extract_first_word@plt>
  42e4c0:	str	w0, [sp, #68]
  42e4c4:	ldr	w0, [sp, #68]
  42e4c8:	cmp	w0, #0x0
  42e4cc:	b.ge	42e4d8 <config_parse@plt+0x23328>  // b.tcont
  42e4d0:	ldr	w19, [sp, #68]
  42e4d4:	b	42e5d0 <config_parse@plt+0x23420>
  42e4d8:	ldr	w0, [sp, #68]
  42e4dc:	cmp	w0, #0x0
  42e4e0:	b.ne	42e4ec <config_parse@plt+0x2333c>  // b.any
  42e4e4:	mov	w19, #0xffffffea            	// #-22
  42e4e8:	b	42e5d0 <config_parse@plt+0x23420>
  42e4ec:	ldr	x0, [sp, #88]
  42e4f0:	bl	42d558 <config_parse@plt+0x223a8>
  42e4f4:	and	w0, w0, #0xff
  42e4f8:	cmp	w0, #0x0
  42e4fc:	b.eq	42e514 <config_parse@plt+0x23364>  // b.none
  42e500:	adrp	x0, 453000 <config_parse@plt+0x47e50>
  42e504:	add	x0, x0, #0xaf0
  42e508:	bl	40ab10 <strdup@plt>
  42e50c:	str	x0, [sp, #80]
  42e510:	b	42e520 <config_parse@plt+0x23370>
  42e514:	ldr	x0, [sp, #88]
  42e518:	bl	40ab10 <strdup@plt>
  42e51c:	str	x0, [sp, #80]
  42e520:	ldr	x0, [sp, #80]
  42e524:	cmp	x0, #0x0
  42e528:	b.ne	42e534 <config_parse@plt+0x23384>  // b.any
  42e52c:	mov	w19, #0xfffffff4            	// #-12
  42e530:	b	42e5d0 <config_parse@plt+0x23420>
  42e534:	ldr	x0, [sp, #72]
  42e538:	bl	409f40 <path_is_absolute@plt>
  42e53c:	and	w0, w0, #0xff
  42e540:	eor	w0, w0, #0x1
  42e544:	and	w0, w0, #0xff
  42e548:	cmp	w0, #0x0
  42e54c:	b.eq	42e558 <config_parse@plt+0x233a8>  // b.none
  42e550:	mov	w19, #0xffffffea            	// #-22
  42e554:	b	42e5d0 <config_parse@plt+0x23420>
  42e558:	ldr	x0, [sp, #72]
  42e55c:	bl	40aaf0 <empty_or_root@plt>
  42e560:	and	w0, w0, #0xff
  42e564:	cmp	w0, #0x0
  42e568:	b.eq	42e574 <config_parse@plt+0x233c4>  // b.none
  42e56c:	mov	w19, #0xffffffea            	// #-22
  42e570:	b	42e5d0 <config_parse@plt+0x23420>
  42e574:	mov	w2, #0x1                   	// #1
  42e578:	ldr	x1, [sp, #48]
  42e57c:	ldr	x0, [sp, #56]
  42e580:	bl	42d680 <config_parse@plt+0x224d0>
  42e584:	str	x0, [sp, #96]
  42e588:	ldr	x0, [sp, #96]
  42e58c:	cmp	x0, #0x0
  42e590:	b.ne	42e59c <config_parse@plt+0x233ec>  // b.any
  42e594:	mov	w19, #0xfffffff4            	// #-12
  42e598:	b	42e5d0 <config_parse@plt+0x23420>
  42e59c:	ldr	x0, [sp, #72]
  42e5a0:	str	x0, [sp, #104]
  42e5a4:	str	xzr, [sp, #72]
  42e5a8:	ldr	x1, [sp, #104]
  42e5ac:	ldr	x0, [sp, #96]
  42e5b0:	str	x1, [x0, #16]
  42e5b4:	ldr	x0, [sp, #80]
  42e5b8:	str	x0, [sp, #112]
  42e5bc:	str	xzr, [sp, #80]
  42e5c0:	ldr	x1, [sp, #112]
  42e5c4:	ldr	x0, [sp, #96]
  42e5c8:	str	x1, [x0, #24]
  42e5cc:	mov	w19, #0x0                   	// #0
  42e5d0:	add	x0, sp, #0x50
  42e5d4:	bl	42d464 <config_parse@plt+0x222b4>
  42e5d8:	add	x0, sp, #0x48
  42e5dc:	bl	42d464 <config_parse@plt+0x222b4>
  42e5e0:	mov	w1, w19
  42e5e4:	adrp	x0, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  42e5e8:	ldr	x0, [x0, #4048]
  42e5ec:	ldr	x2, [sp, #120]
  42e5f0:	ldr	x0, [x0]
  42e5f4:	eor	x0, x2, x0
  42e5f8:	cmp	x0, #0x0
  42e5fc:	b.eq	42e604 <config_parse@plt+0x23454>  // b.none
  42e600:	bl	40a440 <__stack_chk_fail@plt>
  42e604:	mov	w0, w1
  42e608:	ldr	x19, [sp, #16]
  42e60c:	ldp	x29, x30, [sp], #128
  42e610:	ret
  42e614:	stp	x29, x30, [sp, #-160]!
  42e618:	mov	x29, sp
  42e61c:	str	x19, [sp, #16]
  42e620:	str	x0, [sp, #56]
  42e624:	str	x1, [sp, #48]
  42e628:	str	x2, [sp, #40]
  42e62c:	strb	w3, [sp, #39]
  42e630:	adrp	x0, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  42e634:	ldr	x0, [x0, #4048]
  42e638:	ldr	x1, [x0]
  42e63c:	str	x1, [sp, #152]
  42e640:	mov	x1, #0x0                   	// #0
  42e644:	str	xzr, [sp, #72]
  42e648:	str	xzr, [sp, #80]
  42e64c:	str	xzr, [sp, #88]
  42e650:	add	x4, sp, #0x58
  42e654:	mov	w3, #0x10                  	// #16
  42e658:	adrp	x0, 453000 <config_parse@plt+0x47e50>
  42e65c:	add	x2, x0, #0xae0
  42e660:	ldr	x1, [sp, #40]
  42e664:	mov	x0, x4
  42e668:	bl	409870 <strv_split_extract@plt>
  42e66c:	str	w0, [sp, #68]
  42e670:	ldr	w0, [sp, #68]
  42e674:	cmp	w0, #0x0
  42e678:	b.ge	42e684 <config_parse@plt+0x234d4>  // b.tcont
  42e67c:	ldr	w19, [sp, #68]
  42e680:	b	42e908 <config_parse@plt+0x23758>
  42e684:	ldr	w0, [sp, #68]
  42e688:	cmp	w0, #0x1
  42e68c:	b.gt	42e698 <config_parse@plt+0x234e8>
  42e690:	mov	w19, #0xffffff9d            	// #-99
  42e694:	b	42e908 <config_parse@plt+0x23758>
  42e698:	ldr	w0, [sp, #68]
  42e69c:	cmp	w0, #0x2
  42e6a0:	b.ne	42e74c <config_parse@plt+0x2359c>  // b.any
  42e6a4:	ldr	x0, [sp, #88]
  42e6a8:	ldr	x0, [x0]
  42e6ac:	bl	42d9e8 <config_parse@plt+0x22838>
  42e6b0:	and	w0, w0, #0xff
  42e6b4:	eor	w0, w0, #0x1
  42e6b8:	and	w0, w0, #0xff
  42e6bc:	cmp	w0, #0x0
  42e6c0:	b.ne	42e6e8 <config_parse@plt+0x23538>  // b.any
  42e6c4:	ldr	x0, [sp, #88]
  42e6c8:	add	x0, x0, #0x8
  42e6cc:	ldr	x0, [x0]
  42e6d0:	bl	42d9e8 <config_parse@plt+0x22838>
  42e6d4:	and	w0, w0, #0xff
  42e6d8:	eor	w0, w0, #0x1
  42e6dc:	and	w0, w0, #0xff
  42e6e0:	cmp	w0, #0x0
  42e6e4:	b.eq	42e6f0 <config_parse@plt+0x23540>  // b.none
  42e6e8:	mov	w19, #0xffffffea            	// #-22
  42e6ec:	b	42e908 <config_parse@plt+0x23758>
  42e6f0:	ldr	x0, [sp, #88]
  42e6f4:	ldr	x0, [x0, #8]
  42e6f8:	str	x0, [sp, #112]
  42e6fc:	ldr	x0, [sp, #88]
  42e700:	add	x0, x0, #0x8
  42e704:	str	xzr, [x0]
  42e708:	ldr	x0, [sp, #112]
  42e70c:	str	x0, [sp, #72]
  42e710:	ldr	x0, [sp, #72]
  42e714:	ldrb	w0, [x0]
  42e718:	cmp	w0, #0x2b
  42e71c:	b.ne	42e72c <config_parse@plt+0x2357c>  // b.any
  42e720:	ldr	x0, [sp, #72]
  42e724:	add	x0, x0, #0x1
  42e728:	b	42e730 <config_parse@plt+0x23580>
  42e72c:	ldr	x0, [sp, #72]
  42e730:	bl	40ab10 <strdup@plt>
  42e734:	str	x0, [sp, #80]
  42e738:	ldr	x0, [sp, #80]
  42e73c:	cmp	x0, #0x0
  42e740:	b.ne	42e86c <config_parse@plt+0x236bc>  // b.any
  42e744:	mov	w19, #0xfffffff4            	// #-12
  42e748:	b	42e908 <config_parse@plt+0x23758>
  42e74c:	ldr	x1, [sp, #88]
  42e750:	ldrsw	x0, [sp, #68]
  42e754:	lsl	x0, x0, #3
  42e758:	sub	x0, x0, #0x8
  42e75c:	add	x0, x1, x0
  42e760:	ldr	x0, [x0]
  42e764:	str	x0, [sp, #80]
  42e768:	ldr	x1, [sp, #88]
  42e76c:	ldrsw	x0, [sp, #68]
  42e770:	lsl	x0, x0, #3
  42e774:	sub	x0, x0, #0x10
  42e778:	add	x0, x1, x0
  42e77c:	ldr	x0, [x0]
  42e780:	str	x0, [sp, #104]
  42e784:	ldr	x1, [sp, #88]
  42e788:	ldrsw	x0, [sp, #68]
  42e78c:	lsl	x0, x0, #3
  42e790:	sub	x0, x0, #0x10
  42e794:	add	x0, x1, x0
  42e798:	str	xzr, [x0]
  42e79c:	ldr	x0, [sp, #104]
  42e7a0:	str	x0, [sp, #72]
  42e7a4:	ldr	x0, [sp, #88]
  42e7a8:	str	x0, [sp, #96]
  42e7ac:	b	42e7e4 <config_parse@plt+0x23634>
  42e7b0:	ldr	x0, [sp, #96]
  42e7b4:	ldr	x0, [x0]
  42e7b8:	bl	42d9e8 <config_parse@plt+0x22838>
  42e7bc:	and	w0, w0, #0xff
  42e7c0:	eor	w0, w0, #0x1
  42e7c4:	and	w0, w0, #0xff
  42e7c8:	cmp	w0, #0x0
  42e7cc:	b.eq	42e7d8 <config_parse@plt+0x23628>  // b.none
  42e7d0:	mov	w19, #0xffffffea            	// #-22
  42e7d4:	b	42e908 <config_parse@plt+0x23758>
  42e7d8:	ldr	x0, [sp, #96]
  42e7dc:	add	x0, x0, #0x8
  42e7e0:	str	x0, [sp, #96]
  42e7e4:	ldr	x0, [sp, #96]
  42e7e8:	cmp	x0, #0x0
  42e7ec:	b.eq	42e800 <config_parse@plt+0x23650>  // b.none
  42e7f0:	ldr	x0, [sp, #96]
  42e7f4:	ldr	x0, [x0]
  42e7f8:	cmp	x0, #0x0
  42e7fc:	b.ne	42e7b0 <config_parse@plt+0x23600>  // b.any
  42e800:	ldr	x0, [sp, #72]
  42e804:	bl	42d558 <config_parse@plt+0x223a8>
  42e808:	and	w0, w0, #0xff
  42e80c:	cmp	w0, #0x0
  42e810:	b.eq	42e824 <config_parse@plt+0x23674>  // b.none
  42e814:	ldr	x0, [sp, #72]
  42e818:	bl	42d444 <config_parse@plt+0x22294>
  42e81c:	str	x0, [sp, #72]
  42e820:	b	42e848 <config_parse@plt+0x23698>
  42e824:	ldr	x0, [sp, #72]
  42e828:	bl	42d9e8 <config_parse@plt+0x22838>
  42e82c:	and	w0, w0, #0xff
  42e830:	eor	w0, w0, #0x1
  42e834:	and	w0, w0, #0xff
  42e838:	cmp	w0, #0x0
  42e83c:	b.eq	42e848 <config_parse@plt+0x23698>  // b.none
  42e840:	mov	w19, #0xffffffea            	// #-22
  42e844:	b	42e908 <config_parse@plt+0x23758>
  42e848:	ldr	x0, [sp, #80]
  42e84c:	bl	409f40 <path_is_absolute@plt>
  42e850:	and	w0, w0, #0xff
  42e854:	eor	w0, w0, #0x1
  42e858:	and	w0, w0, #0xff
  42e85c:	cmp	w0, #0x0
  42e860:	b.eq	42e86c <config_parse@plt+0x236bc>  // b.none
  42e864:	mov	w19, #0xffffffea            	// #-22
  42e868:	b	42e908 <config_parse@plt+0x23758>
  42e86c:	ldr	x0, [sp, #80]
  42e870:	bl	40aaf0 <empty_or_root@plt>
  42e874:	and	w0, w0, #0xff
  42e878:	cmp	w0, #0x0
  42e87c:	b.eq	42e888 <config_parse@plt+0x236d8>  // b.none
  42e880:	mov	w19, #0xffffffea            	// #-22
  42e884:	b	42e908 <config_parse@plt+0x23758>
  42e888:	mov	w2, #0x2                   	// #2
  42e88c:	ldr	x1, [sp, #48]
  42e890:	ldr	x0, [sp, #56]
  42e894:	bl	42d680 <config_parse@plt+0x224d0>
  42e898:	str	x0, [sp, #120]
  42e89c:	ldr	x0, [sp, #120]
  42e8a0:	cmp	x0, #0x0
  42e8a4:	b.ne	42e8b0 <config_parse@plt+0x23700>  // b.any
  42e8a8:	mov	w19, #0xfffffff4            	// #-12
  42e8ac:	b	42e908 <config_parse@plt+0x23758>
  42e8b0:	ldr	x0, [sp, #80]
  42e8b4:	str	x0, [sp, #128]
  42e8b8:	str	xzr, [sp, #80]
  42e8bc:	ldr	x1, [sp, #128]
  42e8c0:	ldr	x0, [sp, #120]
  42e8c4:	str	x1, [x0, #16]
  42e8c8:	ldr	x0, [sp, #72]
  42e8cc:	str	x0, [sp, #136]
  42e8d0:	str	xzr, [sp, #72]
  42e8d4:	ldr	x1, [sp, #136]
  42e8d8:	ldr	x0, [sp, #120]
  42e8dc:	str	x1, [x0, #8]
  42e8e0:	ldr	x0, [sp, #88]
  42e8e4:	str	x0, [sp, #144]
  42e8e8:	str	xzr, [sp, #88]
  42e8ec:	ldr	x1, [sp, #144]
  42e8f0:	ldr	x0, [sp, #120]
  42e8f4:	str	x1, [x0, #40]
  42e8f8:	ldr	x0, [sp, #120]
  42e8fc:	ldrb	w1, [sp, #39]
  42e900:	strb	w1, [x0, #4]
  42e904:	mov	w19, #0x0                   	// #0
  42e908:	add	x0, sp, #0x58
  42e90c:	bl	42d598 <config_parse@plt+0x223e8>
  42e910:	add	x0, sp, #0x50
  42e914:	bl	42d464 <config_parse@plt+0x222b4>
  42e918:	add	x0, sp, #0x48
  42e91c:	bl	42d464 <config_parse@plt+0x222b4>
  42e920:	mov	w1, w19
  42e924:	adrp	x0, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  42e928:	ldr	x0, [x0, #4048]
  42e92c:	ldr	x2, [sp, #152]
  42e930:	ldr	x0, [x0]
  42e934:	eor	x0, x2, x0
  42e938:	cmp	x0, #0x0
  42e93c:	b.eq	42e944 <config_parse@plt+0x23794>  // b.none
  42e940:	bl	40a440 <__stack_chk_fail@plt>
  42e944:	mov	w0, w1
  42e948:	ldr	x19, [sp, #16]
  42e94c:	ldp	x29, x30, [sp], #160
  42e950:	ret
  42e954:	stp	x29, x30, [sp, #-96]!
  42e958:	mov	x29, sp
  42e95c:	str	x19, [sp, #16]
  42e960:	str	x0, [sp, #56]
  42e964:	str	x1, [sp, #48]
  42e968:	str	x2, [sp, #40]
  42e96c:	adrp	x0, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  42e970:	ldr	x0, [x0, #4048]
  42e974:	ldr	x1, [x0]
  42e978:	str	x1, [sp, #88]
  42e97c:	mov	x1, #0x0                   	// #0
  42e980:	str	xzr, [sp, #64]
  42e984:	ldr	x0, [sp, #56]
  42e988:	cmp	x0, #0x0
  42e98c:	cset	w0, eq  // eq = none
  42e990:	and	w0, w0, #0xff
  42e994:	and	x0, x0, #0xff
  42e998:	cmp	x0, #0x0
  42e99c:	b.eq	42e9c8 <config_parse@plt+0x23818>  // b.none
  42e9a0:	adrp	x0, 453000 <config_parse@plt+0x47e50>
  42e9a4:	add	x1, x0, #0x9c3
  42e9a8:	adrp	x0, 454000 <config_parse@plt+0x48e50>
  42e9ac:	add	x4, x0, #0x3f0
  42e9b0:	mov	w3, #0x159                 	// #345
  42e9b4:	mov	x2, x1
  42e9b8:	adrp	x0, 453000 <config_parse@plt+0x47e50>
  42e9bc:	add	x1, x0, #0x9e0
  42e9c0:	mov	w0, #0x0                   	// #0
  42e9c4:	bl	409d50 <log_assert_failed_realm@plt>
  42e9c8:	ldr	x0, [sp, #48]
  42e9cc:	cmp	x0, #0x0
  42e9d0:	cset	w0, eq  // eq = none
  42e9d4:	and	w0, w0, #0xff
  42e9d8:	and	x0, x0, #0xff
  42e9dc:	cmp	x0, #0x0
  42e9e0:	b.eq	42ea0c <config_parse@plt+0x2385c>  // b.none
  42e9e4:	adrp	x0, 453000 <config_parse@plt+0x47e50>
  42e9e8:	add	x1, x0, #0x9c3
  42e9ec:	adrp	x0, 454000 <config_parse@plt+0x48e50>
  42e9f0:	add	x4, x0, #0x3f0
  42e9f4:	mov	w3, #0x15a                 	// #346
  42e9f8:	mov	x2, x1
  42e9fc:	adrp	x0, 453000 <config_parse@plt+0x47e50>
  42ea00:	add	x1, x0, #0x9e8
  42ea04:	mov	w0, #0x0                   	// #0
  42ea08:	bl	409d50 <log_assert_failed_realm@plt>
  42ea0c:	ldr	x0, [sp, #40]
  42ea10:	cmp	x0, #0x0
  42ea14:	cset	w0, eq  // eq = none
  42ea18:	and	w0, w0, #0xff
  42ea1c:	and	x0, x0, #0xff
  42ea20:	cmp	x0, #0x0
  42ea24:	b.eq	42ea50 <config_parse@plt+0x238a0>  // b.none
  42ea28:	adrp	x0, 453000 <config_parse@plt+0x47e50>
  42ea2c:	add	x1, x0, #0x9c3
  42ea30:	adrp	x0, 454000 <config_parse@plt+0x48e50>
  42ea34:	add	x4, x0, #0x3f0
  42ea38:	mov	w3, #0x15b                 	// #347
  42ea3c:	mov	x2, x1
  42ea40:	adrp	x0, 453000 <config_parse@plt+0x47e50>
  42ea44:	add	x1, x0, #0xae8
  42ea48:	mov	w0, #0x0                   	// #0
  42ea4c:	bl	409d50 <log_assert_failed_realm@plt>
  42ea50:	ldr	x0, [sp, #40]
  42ea54:	bl	409f40 <path_is_absolute@plt>
  42ea58:	and	w0, w0, #0xff
  42ea5c:	eor	w0, w0, #0x1
  42ea60:	and	w0, w0, #0xff
  42ea64:	cmp	w0, #0x0
  42ea68:	b.eq	42ea74 <config_parse@plt+0x238c4>  // b.none
  42ea6c:	mov	w19, #0xffffffea            	// #-22
  42ea70:	b	42ead8 <config_parse@plt+0x23928>
  42ea74:	ldr	x0, [sp, #40]
  42ea78:	bl	40ab10 <strdup@plt>
  42ea7c:	str	x0, [sp, #64]
  42ea80:	ldr	x0, [sp, #64]
  42ea84:	cmp	x0, #0x0
  42ea88:	b.ne	42ea94 <config_parse@plt+0x238e4>  // b.any
  42ea8c:	mov	w19, #0xfffffff4            	// #-12
  42ea90:	b	42ead8 <config_parse@plt+0x23928>
  42ea94:	mov	w2, #0x3                   	// #3
  42ea98:	ldr	x1, [sp, #48]
  42ea9c:	ldr	x0, [sp, #56]
  42eaa0:	bl	42d680 <config_parse@plt+0x224d0>
  42eaa4:	str	x0, [sp, #72]
  42eaa8:	ldr	x0, [sp, #72]
  42eaac:	cmp	x0, #0x0
  42eab0:	b.ne	42eabc <config_parse@plt+0x2390c>  // b.any
  42eab4:	mov	w19, #0xfffffff4            	// #-12
  42eab8:	b	42ead8 <config_parse@plt+0x23928>
  42eabc:	ldr	x0, [sp, #64]
  42eac0:	str	x0, [sp, #80]
  42eac4:	str	xzr, [sp, #64]
  42eac8:	ldr	x1, [sp, #80]
  42eacc:	ldr	x0, [sp, #72]
  42ead0:	str	x1, [x0, #16]
  42ead4:	mov	w19, #0x0                   	// #0
  42ead8:	add	x0, sp, #0x40
  42eadc:	bl	42d464 <config_parse@plt+0x222b4>
  42eae0:	mov	w1, w19
  42eae4:	adrp	x0, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  42eae8:	ldr	x0, [x0, #4048]
  42eaec:	ldr	x2, [sp, #88]
  42eaf0:	ldr	x0, [x0]
  42eaf4:	eor	x0, x2, x0
  42eaf8:	cmp	x0, #0x0
  42eafc:	b.eq	42eb04 <config_parse@plt+0x23954>  // b.none
  42eb00:	bl	40a440 <__stack_chk_fail@plt>
  42eb04:	mov	w0, w1
  42eb08:	ldr	x19, [sp, #16]
  42eb0c:	ldp	x29, x30, [sp], #96
  42eb10:	ret
  42eb14:	stp	x29, x30, [sp, #-64]!
  42eb18:	mov	x29, sp
  42eb1c:	str	x0, [sp, #40]
  42eb20:	str	w1, [sp, #36]
  42eb24:	str	x2, [sp, #24]
  42eb28:	str	x3, [sp, #16]
  42eb2c:	adrp	x0, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  42eb30:	ldr	x0, [x0, #4048]
  42eb34:	ldr	x1, [x0]
  42eb38:	str	x1, [sp, #56]
  42eb3c:	mov	x1, #0x0                   	// #0
  42eb40:	str	xzr, [sp, #48]
  42eb44:	ldr	w0, [sp, #36]
  42eb48:	cmn	w0, #0x1
  42eb4c:	b.eq	42ebb8 <config_parse@plt+0x23a08>  // b.none
  42eb50:	ldr	x0, [sp, #40]
  42eb54:	bl	42d534 <config_parse@plt+0x22384>
  42eb58:	mov	x1, x0
  42eb5c:	ldr	x0, [sp, #40]
  42eb60:	cmp	x0, #0x0
  42eb64:	b.eq	42eb74 <config_parse@plt+0x239c4>  // b.none
  42eb68:	adrp	x0, 453000 <config_parse@plt+0x47e50>
  42eb6c:	add	x0, x0, #0xb00
  42eb70:	b	42eb7c <config_parse@plt+0x239cc>
  42eb74:	adrp	x0, 453000 <config_parse@plt+0x47e50>
  42eb78:	add	x0, x0, #0x990
  42eb7c:	add	x6, sp, #0x30
  42eb80:	ldr	w5, [sp, #36]
  42eb84:	ldr	w4, [sp, #36]
  42eb88:	mov	x3, x0
  42eb8c:	mov	x2, x1
  42eb90:	adrp	x0, 453000 <config_parse@plt+0x47e50>
  42eb94:	add	x1, x0, #0xb08
  42eb98:	mov	x0, x6
  42eb9c:	bl	40ac00 <asprintf@plt>
  42eba0:	cmp	w0, #0x0
  42eba4:	b.ge	42ebb0 <config_parse@plt+0x23a00>  // b.tcont
  42eba8:	mov	w0, #0xfffffff4            	// #-12
  42ebac:	b	42ec0c <config_parse@plt+0x23a5c>
  42ebb0:	ldr	x0, [sp, #48]
  42ebb4:	str	x0, [sp, #40]
  42ebb8:	ldr	x0, [sp, #48]
  42ebbc:	cmp	x0, #0x0
  42ebc0:	b.ne	42ebf0 <config_parse@plt+0x23a40>  // b.any
  42ebc4:	ldr	x0, [sp, #40]
  42ebc8:	cmp	x0, #0x0
  42ebcc:	b.eq	42ebf0 <config_parse@plt+0x23a40>  // b.none
  42ebd0:	ldr	x0, [sp, #40]
  42ebd4:	bl	40ab10 <strdup@plt>
  42ebd8:	str	x0, [sp, #48]
  42ebdc:	ldr	x0, [sp, #48]
  42ebe0:	cmp	x0, #0x0
  42ebe4:	b.ne	42ebf0 <config_parse@plt+0x23a40>  // b.any
  42ebe8:	mov	w0, #0xfffffff4            	// #-12
  42ebec:	b	42ec0c <config_parse@plt+0x23a5c>
  42ebf0:	ldr	x1, [sp, #48]
  42ebf4:	ldr	x0, [sp, #16]
  42ebf8:	str	x1, [x0]
  42ebfc:	ldr	x0, [sp, #48]
  42ec00:	cmp	x0, #0x0
  42ec04:	cset	w0, ne  // ne = any
  42ec08:	and	w0, w0, #0xff
  42ec0c:	mov	w1, w0
  42ec10:	adrp	x0, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  42ec14:	ldr	x0, [x0, #4048]
  42ec18:	ldr	x2, [sp, #56]
  42ec1c:	ldr	x0, [x0]
  42ec20:	eor	x0, x2, x0
  42ec24:	cmp	x0, #0x0
  42ec28:	b.eq	42ec30 <config_parse@plt+0x23a80>  // b.none
  42ec2c:	bl	40a440 <__stack_chk_fail@plt>
  42ec30:	mov	w0, w1
  42ec34:	ldp	x29, x30, [sp], #64
  42ec38:	ret
  42ec3c:	stp	x29, x30, [sp, #-368]!
  42ec40:	mov	x29, sp
  42ec44:	stp	x19, x20, [sp, #16]
  42ec48:	str	x0, [x29, #40]
  42ec4c:	str	w1, [x29, #36]
  42ec50:	adrp	x0, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  42ec54:	ldr	x0, [x0, #4048]
  42ec58:	ldr	x1, [x0]
  42ec5c:	str	x1, [x29, #360]
  42ec60:	mov	x1, #0x0                   	// #0
  42ec64:	str	xzr, [x29, #104]
  42ec68:	adrp	x0, 453000 <config_parse@plt+0x47e50>
  42ec6c:	add	x0, x0, #0xb20
  42ec70:	str	x0, [x29, #112]
  42ec74:	ldr	x0, [x29, #40]
  42ec78:	str	x0, [x29, #192]
  42ec7c:	b	42ec8c <config_parse@plt+0x23adc>
  42ec80:	ldr	x0, [x29, #112]
  42ec84:	add	x0, x0, #0x1
  42ec88:	str	x0, [x29, #112]
  42ec8c:	ldr	x0, [x29, #112]
  42ec90:	ldrb	w0, [x0]
  42ec94:	cmp	w0, #0x2f
  42ec98:	b.ne	42ecb0 <config_parse@plt+0x23b00>  // b.any
  42ec9c:	ldr	x0, [x29, #112]
  42eca0:	add	x0, x0, #0x1
  42eca4:	ldrb	w0, [x0]
  42eca8:	cmp	w0, #0x2f
  42ecac:	b.eq	42ec80 <config_parse@plt+0x23ad0>  // b.none
  42ecb0:	ldr	x0, [x29, #192]
  42ecb4:	bl	42d558 <config_parse@plt+0x223a8>
  42ecb8:	and	w0, w0, #0xff
  42ecbc:	cmp	w0, #0x0
  42ecc0:	b.eq	42ecd0 <config_parse@plt+0x23b20>  // b.none
  42ecc4:	ldr	x0, [x29, #112]
  42ecc8:	str	x0, [x29, #120]
  42eccc:	b	42ee24 <config_parse@plt+0x23c74>
  42ecd0:	ldr	x0, [x29, #192]
  42ecd4:	bl	40b010 <strlen@plt>
  42ecd8:	mov	x20, x0
  42ecdc:	ldr	x0, [x29, #112]
  42ece0:	bl	40b010 <strlen@plt>
  42ece4:	add	x0, x20, x0
  42ece8:	add	x0, x0, #0x2
  42ecec:	str	x0, [x29, #200]
  42ecf0:	ldr	x0, [x29, #200]
  42ecf4:	str	x0, [x29, #208]
  42ecf8:	ldr	x1, [x29, #208]
  42ecfc:	mov	x0, #0x1                   	// #1
  42ed00:	bl	42d488 <config_parse@plt+0x222d8>
  42ed04:	and	w0, w0, #0xff
  42ed08:	and	x0, x0, #0xff
  42ed0c:	cmp	x0, #0x0
  42ed10:	b.eq	42ed3c <config_parse@plt+0x23b8c>  // b.none
  42ed14:	adrp	x0, 453000 <config_parse@plt+0x47e50>
  42ed18:	add	x1, x0, #0x9c3
  42ed1c:	adrp	x0, 454000 <config_parse@plt+0x48e50>
  42ed20:	add	x4, x0, #0x410
  42ed24:	mov	w3, #0x19a                 	// #410
  42ed28:	mov	x2, x1
  42ed2c:	adrp	x0, 453000 <config_parse@plt+0x47e50>
  42ed30:	add	x1, x0, #0xb28
  42ed34:	mov	w0, #0x0                   	// #0
  42ed38:	bl	409d50 <log_assert_failed_realm@plt>
  42ed3c:	ldr	x0, [x29, #208]
  42ed40:	cmp	x0, #0x400, lsl #12
  42ed44:	cset	w0, hi  // hi = pmore
  42ed48:	and	w0, w0, #0xff
  42ed4c:	and	x0, x0, #0xff
  42ed50:	cmp	x0, #0x0
  42ed54:	b.eq	42ed80 <config_parse@plt+0x23bd0>  // b.none
  42ed58:	adrp	x0, 453000 <config_parse@plt+0x47e50>
  42ed5c:	add	x1, x0, #0x9c3
  42ed60:	adrp	x0, 454000 <config_parse@plt+0x48e50>
  42ed64:	add	x4, x0, #0x410
  42ed68:	mov	w3, #0x19a                 	// #410
  42ed6c:	mov	x2, x1
  42ed70:	adrp	x0, 453000 <config_parse@plt+0x47e50>
  42ed74:	add	x1, x0, #0xb58
  42ed78:	mov	w0, #0x0                   	// #0
  42ed7c:	bl	409d50 <log_assert_failed_realm@plt>
  42ed80:	ldr	x0, [x29, #208]
  42ed84:	add	x0, x0, #0xf
  42ed88:	lsr	x0, x0, #4
  42ed8c:	lsl	x0, x0, #4
  42ed90:	sub	sp, sp, x0
  42ed94:	mov	x0, sp
  42ed98:	add	x0, x0, #0xf
  42ed9c:	lsr	x0, x0, #4
  42eda0:	lsl	x0, x0, #4
  42eda4:	str	x0, [x29, #216]
  42eda8:	ldr	x1, [x29, #192]
  42edac:	ldr	x0, [x29, #216]
  42edb0:	bl	409770 <stpcpy@plt>
  42edb4:	str	x0, [x29, #128]
  42edb8:	b	42edc8 <config_parse@plt+0x23c18>
  42edbc:	ldr	x0, [x29, #128]
  42edc0:	sub	x0, x0, #0x1
  42edc4:	str	x0, [x29, #128]
  42edc8:	ldr	x1, [x29, #128]
  42edcc:	ldr	x0, [x29, #216]
  42edd0:	cmp	x1, x0
  42edd4:	b.ls	42edec <config_parse@plt+0x23c3c>  // b.plast
  42edd8:	ldr	x0, [x29, #128]
  42eddc:	sub	x0, x0, #0x1
  42ede0:	ldrb	w0, [x0]
  42ede4:	cmp	w0, #0x2f
  42ede8:	b.eq	42edbc <config_parse@plt+0x23c0c>  // b.none
  42edec:	ldr	x0, [x29, #112]
  42edf0:	ldrb	w0, [x0]
  42edf4:	cmp	w0, #0x2f
  42edf8:	b.eq	42ee10 <config_parse@plt+0x23c60>  // b.none
  42edfc:	ldr	x0, [x29, #128]
  42ee00:	add	x1, x0, #0x1
  42ee04:	str	x1, [x29, #128]
  42ee08:	mov	w1, #0x2f                  	// #47
  42ee0c:	strb	w1, [x0]
  42ee10:	ldr	x1, [x29, #112]
  42ee14:	ldr	x0, [x29, #128]
  42ee18:	bl	40af60 <strcpy@plt>
  42ee1c:	ldr	x0, [x29, #216]
  42ee20:	str	x0, [x29, #120]
  42ee24:	ldr	x0, [x29, #120]
  42ee28:	str	x0, [x29, #224]
  42ee2c:	mov	x1, #0x6572                	// #25970
  42ee30:	movk	x1, #0x6265, lsl #16
  42ee34:	ldr	x0, [x29, #224]
  42ee38:	bl	409860 <path_is_fs_type@plt>
  42ee3c:	str	w0, [x29, #52]
  42ee40:	ldr	w0, [x29, #52]
  42ee44:	cmp	w0, #0x0
  42ee48:	b.ge	42eedc <config_parse@plt+0x23d2c>  // b.tcont
  42ee4c:	mov	w0, #0x3                   	// #3
  42ee50:	str	w0, [x29, #68]
  42ee54:	ldr	w0, [x29, #52]
  42ee58:	str	w0, [x29, #72]
  42ee5c:	str	wzr, [x29, #76]
  42ee60:	ldr	w0, [x29, #76]
  42ee64:	bl	40b180 <log_get_max_level_realm@plt>
  42ee68:	mov	w1, w0
  42ee6c:	ldr	w0, [x29, #68]
  42ee70:	and	w0, w0, #0x7
  42ee74:	cmp	w1, w0
  42ee78:	b.lt	42eec4 <config_parse@plt+0x23d14>  // b.tstop
  42ee7c:	ldr	w0, [x29, #76]
  42ee80:	lsl	w1, w0, #10
  42ee84:	ldr	w0, [x29, #68]
  42ee88:	orr	w7, w1, w0
  42ee8c:	adrp	x0, 453000 <config_parse@plt+0x47e50>
  42ee90:	add	x1, x0, #0x9c3
  42ee94:	ldr	x6, [x29, #224]
  42ee98:	adrp	x0, 453000 <config_parse@plt+0x47e50>
  42ee9c:	add	x5, x0, #0xb78
  42eea0:	adrp	x0, 454000 <config_parse@plt+0x48e50>
  42eea4:	add	x4, x0, #0x420
  42eea8:	mov	w3, #0x19d                 	// #413
  42eeac:	mov	x2, x1
  42eeb0:	ldr	w1, [x29, #72]
  42eeb4:	mov	w0, w7
  42eeb8:	bl	40a790 <log_internal_realm@plt>
  42eebc:	mov	w19, w0
  42eec0:	b	42f5bc <config_parse@plt+0x2440c>
  42eec4:	ldr	w0, [x29, #72]
  42eec8:	cmp	w0, #0x0
  42eecc:	cneg	w0, w0, lt  // lt = tstop
  42eed0:	and	w0, w0, #0xff
  42eed4:	neg	w19, w0
  42eed8:	b	42f5bc <config_parse@plt+0x2440c>
  42eedc:	ldr	w0, [x29, #52]
  42eee0:	cmp	w0, #0x0
  42eee4:	b.le	42eef0 <config_parse@plt+0x23d40>
  42eee8:	mov	w19, #0x0                   	// #0
  42eeec:	b	42f5bc <config_parse@plt+0x2440c>
  42eef0:	adrp	x0, 453000 <config_parse@plt+0x47e50>
  42eef4:	add	x0, x0, #0xba8
  42eef8:	str	x0, [x29, #136]
  42eefc:	ldr	x0, [x29, #224]
  42ef00:	str	x0, [x29, #232]
  42ef04:	b	42ef14 <config_parse@plt+0x23d64>
  42ef08:	ldr	x0, [x29, #136]
  42ef0c:	add	x0, x0, #0x1
  42ef10:	str	x0, [x29, #136]
  42ef14:	ldr	x0, [x29, #136]
  42ef18:	ldrb	w0, [x0]
  42ef1c:	cmp	w0, #0x2f
  42ef20:	b.ne	42ef38 <config_parse@plt+0x23d88>  // b.any
  42ef24:	ldr	x0, [x29, #136]
  42ef28:	add	x0, x0, #0x1
  42ef2c:	ldrb	w0, [x0]
  42ef30:	cmp	w0, #0x2f
  42ef34:	b.eq	42ef08 <config_parse@plt+0x23d58>  // b.none
  42ef38:	ldr	x0, [x29, #232]
  42ef3c:	bl	42d558 <config_parse@plt+0x223a8>
  42ef40:	and	w0, w0, #0xff
  42ef44:	cmp	w0, #0x0
  42ef48:	b.eq	42ef58 <config_parse@plt+0x23da8>  // b.none
  42ef4c:	ldr	x0, [x29, #136]
  42ef50:	str	x0, [x29, #144]
  42ef54:	b	42f0ac <config_parse@plt+0x23efc>
  42ef58:	ldr	x0, [x29, #232]
  42ef5c:	bl	40b010 <strlen@plt>
  42ef60:	mov	x20, x0
  42ef64:	ldr	x0, [x29, #136]
  42ef68:	bl	40b010 <strlen@plt>
  42ef6c:	add	x0, x20, x0
  42ef70:	add	x0, x0, #0x2
  42ef74:	str	x0, [x29, #240]
  42ef78:	ldr	x0, [x29, #240]
  42ef7c:	str	x0, [x29, #248]
  42ef80:	ldr	x1, [x29, #248]
  42ef84:	mov	x0, #0x1                   	// #1
  42ef88:	bl	42d488 <config_parse@plt+0x222d8>
  42ef8c:	and	w0, w0, #0xff
  42ef90:	and	x0, x0, #0xff
  42ef94:	cmp	x0, #0x0
  42ef98:	b.eq	42efc4 <config_parse@plt+0x23e14>  // b.none
  42ef9c:	adrp	x0, 453000 <config_parse@plt+0x47e50>
  42efa0:	add	x1, x0, #0x9c3
  42efa4:	adrp	x0, 454000 <config_parse@plt+0x48e50>
  42efa8:	add	x4, x0, #0x410
  42efac:	mov	w3, #0x1a5                 	// #421
  42efb0:	mov	x2, x1
  42efb4:	adrp	x0, 453000 <config_parse@plt+0x47e50>
  42efb8:	add	x1, x0, #0xb28
  42efbc:	mov	w0, #0x0                   	// #0
  42efc0:	bl	409d50 <log_assert_failed_realm@plt>
  42efc4:	ldr	x0, [x29, #248]
  42efc8:	cmp	x0, #0x400, lsl #12
  42efcc:	cset	w0, hi  // hi = pmore
  42efd0:	and	w0, w0, #0xff
  42efd4:	and	x0, x0, #0xff
  42efd8:	cmp	x0, #0x0
  42efdc:	b.eq	42f008 <config_parse@plt+0x23e58>  // b.none
  42efe0:	adrp	x0, 453000 <config_parse@plt+0x47e50>
  42efe4:	add	x1, x0, #0x9c3
  42efe8:	adrp	x0, 454000 <config_parse@plt+0x48e50>
  42efec:	add	x4, x0, #0x410
  42eff0:	mov	w3, #0x1a5                 	// #421
  42eff4:	mov	x2, x1
  42eff8:	adrp	x0, 453000 <config_parse@plt+0x47e50>
  42effc:	add	x1, x0, #0xb58
  42f000:	mov	w0, #0x0                   	// #0
  42f004:	bl	409d50 <log_assert_failed_realm@plt>
  42f008:	ldr	x0, [x29, #248]
  42f00c:	add	x0, x0, #0xf
  42f010:	lsr	x0, x0, #4
  42f014:	lsl	x0, x0, #4
  42f018:	sub	sp, sp, x0
  42f01c:	mov	x0, sp
  42f020:	add	x0, x0, #0xf
  42f024:	lsr	x0, x0, #4
  42f028:	lsl	x0, x0, #4
  42f02c:	str	x0, [x29, #256]
  42f030:	ldr	x1, [x29, #232]
  42f034:	ldr	x0, [x29, #256]
  42f038:	bl	409770 <stpcpy@plt>
  42f03c:	str	x0, [x29, #152]
  42f040:	b	42f050 <config_parse@plt+0x23ea0>
  42f044:	ldr	x0, [x29, #152]
  42f048:	sub	x0, x0, #0x1
  42f04c:	str	x0, [x29, #152]
  42f050:	ldr	x1, [x29, #152]
  42f054:	ldr	x0, [x29, #256]
  42f058:	cmp	x1, x0
  42f05c:	b.ls	42f074 <config_parse@plt+0x23ec4>  // b.plast
  42f060:	ldr	x0, [x29, #152]
  42f064:	sub	x0, x0, #0x1
  42f068:	ldrb	w0, [x0]
  42f06c:	cmp	w0, #0x2f
  42f070:	b.eq	42f044 <config_parse@plt+0x23e94>  // b.none
  42f074:	ldr	x0, [x29, #136]
  42f078:	ldrb	w0, [x0]
  42f07c:	cmp	w0, #0x2f
  42f080:	b.eq	42f098 <config_parse@plt+0x23ee8>  // b.none
  42f084:	ldr	x0, [x29, #152]
  42f088:	add	x1, x0, #0x1
  42f08c:	str	x1, [x29, #152]
  42f090:	mov	w1, #0x2f                  	// #47
  42f094:	strb	w1, [x0]
  42f098:	ldr	x1, [x29, #136]
  42f09c:	ldr	x0, [x29, #152]
  42f0a0:	bl	40af60 <strcpy@plt>
  42f0a4:	ldr	x0, [x29, #256]
  42f0a8:	str	x0, [x29, #144]
  42f0ac:	ldr	x0, [x29, #144]
  42f0b0:	str	x0, [x29, #264]
  42f0b4:	mov	w1, #0x1ed                 	// #493
  42f0b8:	ldr	x0, [x29, #264]
  42f0bc:	bl	40ac40 <mkdir@plt>
  42f0c0:	ldr	w0, [x29, #36]
  42f0c4:	and	w0, w0, #0x8
  42f0c8:	cmp	w0, #0x0
  42f0cc:	b.eq	42f0dc <config_parse@plt+0x23f2c>  // b.none
  42f0d0:	ldr	x0, [x29, #104]
  42f0d4:	orr	x0, x0, #0x1
  42f0d8:	str	x0, [x29, #104]
  42f0dc:	ldr	x0, [x29, #104]
  42f0e0:	orr	x0, x0, #0xe
  42f0e4:	mov	x5, #0x0                   	// #0
  42f0e8:	mov	x4, x0
  42f0ec:	adrp	x0, 453000 <config_parse@plt+0x47e50>
  42f0f0:	add	x3, x0, #0xbb0
  42f0f4:	ldr	x2, [x29, #264]
  42f0f8:	adrp	x0, 453000 <config_parse@plt+0x47e50>
  42f0fc:	add	x1, x0, #0xbb0
  42f100:	mov	w0, #0x3                   	// #3
  42f104:	bl	4096c0 <mount_verbose@plt>
  42f108:	str	w0, [x29, #52]
  42f10c:	ldr	w0, [x29, #52]
  42f110:	cmp	w0, #0x0
  42f114:	b.ge	42f120 <config_parse@plt+0x23f70>  // b.tcont
  42f118:	ldr	w19, [x29, #52]
  42f11c:	b	42f5bc <config_parse@plt+0x2440c>
  42f120:	adrp	x0, 453000 <config_parse@plt+0x47e50>
  42f124:	add	x0, x0, #0xbb8
  42f128:	str	x0, [x29, #96]
  42f12c:	ldr	x0, [x29, #96]
  42f130:	str	x0, [x29, #304]
  42f134:	adrp	x0, 453000 <config_parse@plt+0x47e50>
  42f138:	add	x0, x0, #0xbc0
  42f13c:	str	x0, [x29, #312]
  42f140:	adrp	x0, 453000 <config_parse@plt+0x47e50>
  42f144:	add	x0, x0, #0xbc8
  42f148:	str	x0, [x29, #320]
  42f14c:	adrp	x0, 453000 <config_parse@plt+0x47e50>
  42f150:	add	x0, x0, #0xbd0
  42f154:	str	x0, [x29, #328]
  42f158:	adrp	x0, 453000 <config_parse@plt+0x47e50>
  42f15c:	add	x0, x0, #0xbd8
  42f160:	str	x0, [x29, #336]
  42f164:	adrp	x0, 453000 <config_parse@plt+0x47e50>
  42f168:	add	x0, x0, #0xbe0
  42f16c:	str	x0, [x29, #344]
  42f170:	str	xzr, [x29, #352]
  42f174:	add	x0, x29, #0x130
  42f178:	str	x0, [x29, #160]
  42f17c:	b	42f2f0 <config_parse@plt+0x24140>
  42f180:	str	xzr, [x29, #80]
  42f184:	str	xzr, [x29, #88]
  42f188:	mov	x2, #0xffffffffffffffff    	// #-1
  42f18c:	ldr	x1, [x29, #96]
  42f190:	ldr	x0, [x29, #264]
  42f194:	bl	40a4f0 <path_join_internal@plt>
  42f198:	str	x0, [x29, #80]
  42f19c:	ldr	x0, [x29, #80]
  42f1a0:	cmp	x0, #0x0
  42f1a4:	b.ne	42f1d0 <config_parse@plt+0x24020>  // b.any
  42f1a8:	adrp	x0, 453000 <config_parse@plt+0x47e50>
  42f1ac:	add	x1, x0, #0x9c3
  42f1b0:	adrp	x0, 454000 <config_parse@plt+0x48e50>
  42f1b4:	add	x3, x0, #0x420
  42f1b8:	mov	w2, #0x1b6                 	// #438
  42f1bc:	mov	w0, #0x0                   	// #0
  42f1c0:	bl	40b0b0 <log_oom_internal@plt>
  42f1c4:	mov	w19, w0
  42f1c8:	mov	w20, #0x0                   	// #0
  42f1cc:	b	42f2ac <config_parse@plt+0x240fc>
  42f1d0:	mov	x2, #0xffffffffffffffff    	// #-1
  42f1d4:	ldr	x1, [x29, #96]
  42f1d8:	ldr	x0, [x29, #224]
  42f1dc:	bl	40a4f0 <path_join_internal@plt>
  42f1e0:	str	x0, [x29, #88]
  42f1e4:	ldr	x0, [x29, #88]
  42f1e8:	cmp	x0, #0x0
  42f1ec:	b.ne	42f218 <config_parse@plt+0x24068>  // b.any
  42f1f0:	adrp	x0, 453000 <config_parse@plt+0x47e50>
  42f1f4:	add	x1, x0, #0x9c3
  42f1f8:	adrp	x0, 454000 <config_parse@plt+0x48e50>
  42f1fc:	add	x3, x0, #0x420
  42f200:	mov	w2, #0x1ba                 	// #442
  42f204:	mov	w0, #0x0                   	// #0
  42f208:	bl	40b0b0 <log_oom_internal@plt>
  42f20c:	mov	w19, w0
  42f210:	mov	w20, #0x0                   	// #0
  42f214:	b	42f2ac <config_parse@plt+0x240fc>
  42f218:	ldr	x0, [x29, #88]
  42f21c:	mov	w1, #0x1ed                 	// #493
  42f220:	bl	40ac40 <mkdir@plt>
  42f224:	ldr	x0, [x29, #80]
  42f228:	ldr	x1, [x29, #88]
  42f22c:	mov	x5, #0x0                   	// #0
  42f230:	mov	x4, #0x1000                	// #4096
  42f234:	mov	x3, #0x0                   	// #0
  42f238:	mov	x2, x1
  42f23c:	mov	x1, x0
  42f240:	mov	w0, #0x3                   	// #3
  42f244:	bl	4096c0 <mount_verbose@plt>
  42f248:	str	w0, [x29, #52]
  42f24c:	ldr	w0, [x29, #52]
  42f250:	cmp	w0, #0x0
  42f254:	b.ge	42f264 <config_parse@plt+0x240b4>  // b.tcont
  42f258:	ldr	w19, [x29, #52]
  42f25c:	mov	w20, #0x0                   	// #0
  42f260:	b	42f2ac <config_parse@plt+0x240fc>
  42f264:	ldr	x2, [x29, #88]
  42f268:	ldr	x1, [x29, #104]
  42f26c:	mov	x0, #0x102e                	// #4142
  42f270:	orr	x0, x1, x0
  42f274:	mov	x5, #0x0                   	// #0
  42f278:	mov	x4, x0
  42f27c:	mov	x3, #0x0                   	// #0
  42f280:	mov	x1, #0x0                   	// #0
  42f284:	mov	w0, #0x3                   	// #3
  42f288:	bl	4096c0 <mount_verbose@plt>
  42f28c:	str	w0, [x29, #52]
  42f290:	ldr	w0, [x29, #52]
  42f294:	cmp	w0, #0x0
  42f298:	b.ge	42f2a8 <config_parse@plt+0x240f8>  // b.tcont
  42f29c:	ldr	w19, [x29, #52]
  42f2a0:	mov	w20, #0x0                   	// #0
  42f2a4:	b	42f2ac <config_parse@plt+0x240fc>
  42f2a8:	mov	w20, #0x1                   	// #1
  42f2ac:	add	x0, x29, #0x58
  42f2b0:	bl	42d464 <config_parse@plt+0x222b4>
  42f2b4:	cmp	w20, #0x1
  42f2b8:	b.eq	42f2c4 <config_parse@plt+0x24114>  // b.none
  42f2bc:	mov	w20, #0x0                   	// #0
  42f2c0:	b	42f2c8 <config_parse@plt+0x24118>
  42f2c4:	mov	w20, #0x1                   	// #1
  42f2c8:	add	x0, x29, #0x50
  42f2cc:	bl	42d464 <config_parse@plt+0x222b4>
  42f2d0:	cmp	w20, #0x1
  42f2d4:	b.ne	42f5bc <config_parse@plt+0x2440c>  // b.any
  42f2d8:	ldr	x0, [x29, #160]
  42f2dc:	add	x0, x0, #0x8
  42f2e0:	str	x0, [x29, #160]
  42f2e4:	ldr	x0, [x29, #160]
  42f2e8:	ldr	x0, [x0]
  42f2ec:	str	x0, [x29, #96]
  42f2f0:	ldr	x0, [x29, #96]
  42f2f4:	cmp	x0, #0x0
  42f2f8:	b.ne	42f180 <config_parse@plt+0x23fd0>  // b.any
  42f2fc:	ldr	x0, [x29, #264]
  42f300:	bl	409a00 <umount_verbose@plt>
  42f304:	str	w0, [x29, #52]
  42f308:	ldr	w0, [x29, #52]
  42f30c:	cmp	w0, #0x0
  42f310:	b.ge	42f31c <config_parse@plt+0x2416c>  // b.tcont
  42f314:	ldr	w19, [x29, #52]
  42f318:	b	42f5bc <config_parse@plt+0x2440c>
  42f31c:	ldr	x0, [x29, #264]
  42f320:	bl	40a0f0 <rmdir@plt>
  42f324:	cmp	w0, #0x0
  42f328:	b.ge	42f3c0 <config_parse@plt+0x24210>  // b.tcont
  42f32c:	mov	w0, #0x3                   	// #3
  42f330:	str	w0, [x29, #56]
  42f334:	bl	40a220 <__errno_location@plt>
  42f338:	ldr	w0, [x0]
  42f33c:	str	w0, [x29, #60]
  42f340:	str	wzr, [x29, #64]
  42f344:	ldr	w0, [x29, #64]
  42f348:	bl	40b180 <log_get_max_level_realm@plt>
  42f34c:	mov	w1, w0
  42f350:	ldr	w0, [x29, #56]
  42f354:	and	w0, w0, #0x7
  42f358:	cmp	w1, w0
  42f35c:	b.lt	42f3a8 <config_parse@plt+0x241f8>  // b.tstop
  42f360:	ldr	w0, [x29, #64]
  42f364:	lsl	w1, w0, #10
  42f368:	ldr	w0, [x29, #56]
  42f36c:	orr	w7, w1, w0
  42f370:	adrp	x0, 453000 <config_parse@plt+0x47e50>
  42f374:	add	x1, x0, #0x9c3
  42f378:	ldr	x6, [x29, #264]
  42f37c:	adrp	x0, 453000 <config_parse@plt+0x47e50>
  42f380:	add	x5, x0, #0xbe8
  42f384:	adrp	x0, 454000 <config_parse@plt+0x48e50>
  42f388:	add	x4, x0, #0x420
  42f38c:	mov	w3, #0x1cd                 	// #461
  42f390:	mov	x2, x1
  42f394:	ldr	w1, [x29, #60]
  42f398:	mov	w0, w7
  42f39c:	bl	40a790 <log_internal_realm@plt>
  42f3a0:	mov	w19, w0
  42f3a4:	b	42f5bc <config_parse@plt+0x2440c>
  42f3a8:	ldr	w0, [x29, #60]
  42f3ac:	cmp	w0, #0x0
  42f3b0:	cneg	w0, w0, lt  // lt = tstop
  42f3b4:	and	w0, w0, #0xff
  42f3b8:	neg	w19, w0
  42f3bc:	b	42f5bc <config_parse@plt+0x2440c>
  42f3c0:	adrp	x0, 453000 <config_parse@plt+0x47e50>
  42f3c4:	add	x0, x0, #0xc00
  42f3c8:	str	x0, [x29, #168]
  42f3cc:	ldr	x0, [x29, #224]
  42f3d0:	str	x0, [x29, #272]
  42f3d4:	b	42f3e4 <config_parse@plt+0x24234>
  42f3d8:	ldr	x0, [x29, #168]
  42f3dc:	add	x0, x0, #0x1
  42f3e0:	str	x0, [x29, #168]
  42f3e4:	ldr	x0, [x29, #168]
  42f3e8:	ldrb	w0, [x0]
  42f3ec:	cmp	w0, #0x2f
  42f3f0:	b.ne	42f408 <config_parse@plt+0x24258>  // b.any
  42f3f4:	ldr	x0, [x29, #168]
  42f3f8:	add	x0, x0, #0x1
  42f3fc:	ldrb	w0, [x0]
  42f400:	cmp	w0, #0x2f
  42f404:	b.eq	42f3d8 <config_parse@plt+0x24228>  // b.none
  42f408:	ldr	x0, [x29, #272]
  42f40c:	bl	42d558 <config_parse@plt+0x223a8>
  42f410:	and	w0, w0, #0xff
  42f414:	cmp	w0, #0x0
  42f418:	b.eq	42f428 <config_parse@plt+0x24278>  // b.none
  42f41c:	ldr	x0, [x29, #168]
  42f420:	str	x0, [x29, #176]
  42f424:	b	42f57c <config_parse@plt+0x243cc>
  42f428:	ldr	x0, [x29, #272]
  42f42c:	bl	40b010 <strlen@plt>
  42f430:	mov	x19, x0
  42f434:	ldr	x0, [x29, #168]
  42f438:	bl	40b010 <strlen@plt>
  42f43c:	add	x0, x19, x0
  42f440:	add	x0, x0, #0x2
  42f444:	str	x0, [x29, #280]
  42f448:	ldr	x0, [x29, #280]
  42f44c:	str	x0, [x29, #288]
  42f450:	ldr	x1, [x29, #288]
  42f454:	mov	x0, #0x1                   	// #1
  42f458:	bl	42d488 <config_parse@plt+0x222d8>
  42f45c:	and	w0, w0, #0xff
  42f460:	and	x0, x0, #0xff
  42f464:	cmp	x0, #0x0
  42f468:	b.eq	42f494 <config_parse@plt+0x242e4>  // b.none
  42f46c:	adrp	x0, 453000 <config_parse@plt+0x47e50>
  42f470:	add	x1, x0, #0x9c3
  42f474:	adrp	x0, 454000 <config_parse@plt+0x48e50>
  42f478:	add	x4, x0, #0x410
  42f47c:	mov	w3, #0x1d2                 	// #466
  42f480:	mov	x2, x1
  42f484:	adrp	x0, 453000 <config_parse@plt+0x47e50>
  42f488:	add	x1, x0, #0xb28
  42f48c:	mov	w0, #0x0                   	// #0
  42f490:	bl	409d50 <log_assert_failed_realm@plt>
  42f494:	ldr	x0, [x29, #288]
  42f498:	cmp	x0, #0x400, lsl #12
  42f49c:	cset	w0, hi  // hi = pmore
  42f4a0:	and	w0, w0, #0xff
  42f4a4:	and	x0, x0, #0xff
  42f4a8:	cmp	x0, #0x0
  42f4ac:	b.eq	42f4d8 <config_parse@plt+0x24328>  // b.none
  42f4b0:	adrp	x0, 453000 <config_parse@plt+0x47e50>
  42f4b4:	add	x1, x0, #0x9c3
  42f4b8:	adrp	x0, 454000 <config_parse@plt+0x48e50>
  42f4bc:	add	x4, x0, #0x410
  42f4c0:	mov	w3, #0x1d2                 	// #466
  42f4c4:	mov	x2, x1
  42f4c8:	adrp	x0, 453000 <config_parse@plt+0x47e50>
  42f4cc:	add	x1, x0, #0xb58
  42f4d0:	mov	w0, #0x0                   	// #0
  42f4d4:	bl	409d50 <log_assert_failed_realm@plt>
  42f4d8:	ldr	x0, [x29, #288]
  42f4dc:	add	x0, x0, #0xf
  42f4e0:	lsr	x0, x0, #4
  42f4e4:	lsl	x0, x0, #4
  42f4e8:	sub	sp, sp, x0
  42f4ec:	mov	x0, sp
  42f4f0:	add	x0, x0, #0xf
  42f4f4:	lsr	x0, x0, #4
  42f4f8:	lsl	x0, x0, #4
  42f4fc:	str	x0, [x29, #296]
  42f500:	ldr	x1, [x29, #272]
  42f504:	ldr	x0, [x29, #296]
  42f508:	bl	409770 <stpcpy@plt>
  42f50c:	str	x0, [x29, #184]
  42f510:	b	42f520 <config_parse@plt+0x24370>
  42f514:	ldr	x0, [x29, #184]
  42f518:	sub	x0, x0, #0x1
  42f51c:	str	x0, [x29, #184]
  42f520:	ldr	x1, [x29, #184]
  42f524:	ldr	x0, [x29, #296]
  42f528:	cmp	x1, x0
  42f52c:	b.ls	42f544 <config_parse@plt+0x24394>  // b.plast
  42f530:	ldr	x0, [x29, #184]
  42f534:	sub	x0, x0, #0x1
  42f538:	ldrb	w0, [x0]
  42f53c:	cmp	w0, #0x2f
  42f540:	b.eq	42f514 <config_parse@plt+0x24364>  // b.none
  42f544:	ldr	x0, [x29, #168]
  42f548:	ldrb	w0, [x0]
  42f54c:	cmp	w0, #0x2f
  42f550:	b.eq	42f568 <config_parse@plt+0x243b8>  // b.none
  42f554:	ldr	x0, [x29, #184]
  42f558:	add	x1, x0, #0x1
  42f55c:	str	x1, [x29, #184]
  42f560:	mov	w1, #0x2f                  	// #47
  42f564:	strb	w1, [x0]
  42f568:	ldr	x1, [x29, #168]
  42f56c:	ldr	x0, [x29, #184]
  42f570:	bl	40af60 <strcpy@plt>
  42f574:	ldr	x0, [x29, #296]
  42f578:	str	x0, [x29, #176]
  42f57c:	ldr	x0, [x29, #176]
  42f580:	str	x0, [x29, #96]
  42f584:	mov	w1, #0x1ed                 	// #493
  42f588:	ldr	x0, [x29, #96]
  42f58c:	bl	40af00 <mkdir_p@plt>
  42f590:	ldr	x1, [x29, #104]
  42f594:	mov	x0, #0x102e                	// #4142
  42f598:	orr	x0, x1, x0
  42f59c:	mov	x5, #0x0                   	// #0
  42f5a0:	mov	x4, x0
  42f5a4:	mov	x3, #0x0                   	// #0
  42f5a8:	ldr	x2, [x29, #224]
  42f5ac:	mov	x1, #0x0                   	// #0
  42f5b0:	mov	w0, #0x3                   	// #3
  42f5b4:	bl	4096c0 <mount_verbose@plt>
  42f5b8:	mov	w19, w0
  42f5bc:	mov	w1, w19
  42f5c0:	adrp	x0, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  42f5c4:	ldr	x0, [x0, #4048]
  42f5c8:	ldr	x2, [x29, #360]
  42f5cc:	ldr	x0, [x0]
  42f5d0:	eor	x0, x2, x0
  42f5d4:	cmp	x0, #0x0
  42f5d8:	b.eq	42f5e0 <config_parse@plt+0x24430>  // b.none
  42f5dc:	bl	40a440 <__stack_chk_fail@plt>
  42f5e0:	mov	w0, w1
  42f5e4:	mov	sp, x29
  42f5e8:	ldp	x19, x20, [sp, #16]
  42f5ec:	ldp	x29, x30, [sp], #368
  42f5f0:	ret
  42f5f4:	stp	x29, x30, [sp, #-48]!
  42f5f8:	mov	x29, sp
  42f5fc:	str	x0, [sp, #24]
  42f600:	str	w1, [sp, #20]
  42f604:	str	w2, [sp, #16]
  42f608:	ldr	x0, [sp, #24]
  42f60c:	cmp	x0, #0x0
  42f610:	cset	w0, eq  // eq = none
  42f614:	and	w0, w0, #0xff
  42f618:	and	x0, x0, #0xff
  42f61c:	cmp	x0, #0x0
  42f620:	b.eq	42f64c <config_parse@plt+0x2449c>  // b.none
  42f624:	adrp	x0, 453000 <config_parse@plt+0x47e50>
  42f628:	add	x1, x0, #0x9c3
  42f62c:	adrp	x0, 454000 <config_parse@plt+0x48e50>
  42f630:	add	x4, x0, #0x430
  42f634:	mov	w3, #0x1dc                 	// #476
  42f638:	mov	x2, x1
  42f63c:	adrp	x0, 453000 <config_parse@plt+0x47e50>
  42f640:	add	x1, x0, #0xc10
  42f644:	mov	w0, #0x0                   	// #0
  42f648:	bl	409d50 <log_assert_failed_realm@plt>
  42f64c:	ldr	w1, [sp, #20]
  42f650:	ldr	x0, [sp, #24]
  42f654:	bl	409580 <mkdir_errno_wrapper@plt>
  42f658:	str	w0, [sp, #44]
  42f65c:	ldr	w0, [sp, #44]
  42f660:	cmp	w0, #0x0
  42f664:	b.ge	42f67c <config_parse@plt+0x244cc>  // b.tcont
  42f668:	ldr	w0, [sp, #44]
  42f66c:	cmn	w0, #0x11
  42f670:	b.eq	42f67c <config_parse@plt+0x244cc>  // b.none
  42f674:	ldr	w0, [sp, #44]
  42f678:	b	42f6bc <config_parse@plt+0x2450c>
  42f67c:	ldr	w0, [sp, #16]
  42f680:	cmn	w0, #0x1
  42f684:	b.ne	42f690 <config_parse@plt+0x244e0>  // b.any
  42f688:	mov	w0, #0x0                   	// #0
  42f68c:	b	42f6bc <config_parse@plt+0x2450c>
  42f690:	ldr	w2, [sp, #16]
  42f694:	ldr	w1, [sp, #16]
  42f698:	ldr	x0, [sp, #24]
  42f69c:	bl	409900 <lchown@plt>
  42f6a0:	cmp	w0, #0x0
  42f6a4:	b.ge	42f6b8 <config_parse@plt+0x24508>  // b.tcont
  42f6a8:	bl	40a220 <__errno_location@plt>
  42f6ac:	ldr	w0, [x0]
  42f6b0:	neg	w0, w0
  42f6b4:	b	42f6bc <config_parse@plt+0x2450c>
  42f6b8:	mov	w0, #0x0                   	// #0
  42f6bc:	ldp	x29, x30, [sp], #48
  42f6c0:	ret
  42f6c4:	stp	x29, x30, [sp, #-176]!
  42f6c8:	mov	x29, sp
  42f6cc:	stp	x19, x20, [sp, #16]
  42f6d0:	stp	x21, x22, [sp, #32]
  42f6d4:	stp	x23, x24, [sp, #48]
  42f6d8:	stp	x25, x26, [sp, #64]
  42f6dc:	str	x27, [sp, #80]
  42f6e0:	str	x0, [x29, #120]
  42f6e4:	str	x1, [x29, #112]
  42f6e8:	str	w2, [x29, #108]
  42f6ec:	str	w3, [x29, #104]
  42f6f0:	adrp	x0, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  42f6f4:	ldr	x0, [x0, #4048]
  42f6f8:	ldr	x1, [x0]
  42f6fc:	str	x1, [x29, #168]
  42f700:	mov	x1, #0x0                   	// #0
  42f704:	ldr	x0, [x29, #112]
  42f708:	cmp	x0, #0x0
  42f70c:	cset	w0, eq  // eq = none
  42f710:	and	w0, w0, #0xff
  42f714:	and	x0, x0, #0xff
  42f718:	cmp	x0, #0x0
  42f71c:	b.eq	42f748 <config_parse@plt+0x24598>  // b.none
  42f720:	adrp	x0, 453000 <config_parse@plt+0x47e50>
  42f724:	add	x1, x0, #0x9c3
  42f728:	adrp	x0, 454000 <config_parse@plt+0x48e50>
  42f72c:	add	x4, x0, #0x440
  42f730:	mov	w3, #0x1ef                 	// #495
  42f734:	mov	x2, x1
  42f738:	adrp	x0, 453000 <config_parse@plt+0x47e50>
  42f73c:	add	x1, x0, #0xc10
  42f740:	mov	w0, #0x0                   	// #0
  42f744:	bl	409d50 <log_assert_failed_realm@plt>
  42f748:	ldr	x0, [x29, #120]
  42f74c:	cmp	x0, #0x0
  42f750:	b.eq	42f770 <config_parse@plt+0x245c0>  // b.none
  42f754:	ldr	x1, [x29, #120]
  42f758:	ldr	x0, [x29, #112]
  42f75c:	bl	40a1b0 <path_startswith@plt>
  42f760:	cmp	x0, #0x0
  42f764:	b.ne	42f770 <config_parse@plt+0x245c0>  // b.any
  42f768:	mov	w0, #0xffffffec            	// #-20
  42f76c:	b	42f8f8 <config_parse@plt+0x24748>
  42f770:	adrp	x0, 453000 <config_parse@plt+0x47e50>
  42f774:	add	x1, x0, #0xc18
  42f778:	ldr	x0, [x29, #112]
  42f77c:	bl	40a0a0 <strspn@plt>
  42f780:	mov	x1, x0
  42f784:	ldr	x0, [x29, #112]
  42f788:	add	x0, x0, x1
  42f78c:	str	x0, [x29, #136]
  42f790:	mov	x0, sp
  42f794:	mov	x19, x0
  42f798:	ldr	x0, [x29, #112]
  42f79c:	bl	40b010 <strlen@plt>
  42f7a0:	add	x0, x0, #0x1
  42f7a4:	mov	x1, x0
  42f7a8:	sub	x1, x1, #0x1
  42f7ac:	str	x1, [x29, #144]
  42f7b0:	mov	x24, x0
  42f7b4:	mov	x25, #0x0                   	// #0
  42f7b8:	lsr	x1, x24, #61
  42f7bc:	lsl	x21, x25, #3
  42f7c0:	orr	x21, x1, x21
  42f7c4:	lsl	x20, x24, #3
  42f7c8:	mov	x26, x0
  42f7cc:	mov	x27, #0x0                   	// #0
  42f7d0:	lsr	x1, x26, #61
  42f7d4:	lsl	x23, x27, #3
  42f7d8:	orr	x23, x1, x23
  42f7dc:	lsl	x22, x26, #3
  42f7e0:	add	x0, x0, #0xf
  42f7e4:	lsr	x0, x0, #4
  42f7e8:	lsl	x0, x0, #4
  42f7ec:	sub	sp, sp, x0
  42f7f0:	mov	x0, sp
  42f7f4:	add	x0, x0, #0x0
  42f7f8:	str	x0, [x29, #152]
  42f7fc:	adrp	x0, 453000 <config_parse@plt+0x47e50>
  42f800:	add	x1, x0, #0xc18
  42f804:	ldr	x0, [x29, #136]
  42f808:	bl	4096b0 <strcspn@plt>
  42f80c:	mov	x1, x0
  42f810:	ldr	x0, [x29, #136]
  42f814:	add	x0, x0, x1
  42f818:	str	x0, [x29, #160]
  42f81c:	adrp	x0, 453000 <config_parse@plt+0x47e50>
  42f820:	add	x1, x0, #0xc18
  42f824:	ldr	x0, [x29, #160]
  42f828:	bl	40a0a0 <strspn@plt>
  42f82c:	mov	x1, x0
  42f830:	ldr	x0, [x29, #160]
  42f834:	add	x0, x0, x1
  42f838:	str	x0, [x29, #136]
  42f83c:	ldr	x0, [x29, #136]
  42f840:	ldrb	w0, [x0]
  42f844:	cmp	w0, #0x0
  42f848:	b.eq	42f8e0 <config_parse@plt+0x24730>  // b.none
  42f84c:	ldr	x3, [x29, #152]
  42f850:	ldr	x1, [x29, #160]
  42f854:	ldr	x0, [x29, #112]
  42f858:	sub	x0, x1, x0
  42f85c:	mov	x2, x0
  42f860:	ldr	x1, [x29, #112]
  42f864:	mov	x0, x3
  42f868:	bl	409b50 <memcpy@plt>
  42f86c:	ldr	x1, [x29, #160]
  42f870:	ldr	x0, [x29, #112]
  42f874:	sub	x0, x1, x0
  42f878:	ldr	x1, [x29, #152]
  42f87c:	strb	wzr, [x1, x0]
  42f880:	ldr	x0, [x29, #120]
  42f884:	cmp	x0, #0x0
  42f888:	b.eq	42f8ac <config_parse@plt+0x246fc>  // b.none
  42f88c:	ldr	x0, [x29, #152]
  42f890:	mov	x1, x0
  42f894:	ldr	x0, [x29, #120]
  42f898:	bl	40a1b0 <path_startswith@plt>
  42f89c:	cmp	x0, #0x0
  42f8a0:	b.eq	42f8ac <config_parse@plt+0x246fc>  // b.none
  42f8a4:	mov	sp, x19
  42f8a8:	b	42f790 <config_parse@plt+0x245e0>
  42f8ac:	ldr	x0, [x29, #152]
  42f8b0:	ldr	w2, [x29, #104]
  42f8b4:	ldr	w1, [x29, #108]
  42f8b8:	bl	42f5f4 <config_parse@plt+0x24444>
  42f8bc:	str	w0, [x29, #132]
  42f8c0:	ldr	w0, [x29, #132]
  42f8c4:	cmp	w0, #0x0
  42f8c8:	b.ge	42f8d8 <config_parse@plt+0x24728>  // b.tcont
  42f8cc:	ldr	w0, [x29, #132]
  42f8d0:	mov	sp, x19
  42f8d4:	b	42f8f8 <config_parse@plt+0x24748>
  42f8d8:	mov	sp, x19
  42f8dc:	b	42f790 <config_parse@plt+0x245e0>
  42f8e0:	nop
  42f8e4:	mov	sp, x19
  42f8e8:	ldr	w2, [x29, #104]
  42f8ec:	ldr	w1, [x29, #108]
  42f8f0:	ldr	x0, [x29, #112]
  42f8f4:	bl	42f5f4 <config_parse@plt+0x24444>
  42f8f8:	mov	w1, w0
  42f8fc:	adrp	x0, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  42f900:	ldr	x0, [x0, #4048]
  42f904:	ldr	x2, [x29, #168]
  42f908:	ldr	x0, [x0]
  42f90c:	eor	x0, x2, x0
  42f910:	cmp	x0, #0x0
  42f914:	b.eq	42f91c <config_parse@plt+0x2476c>  // b.none
  42f918:	bl	40a440 <__stack_chk_fail@plt>
  42f91c:	mov	w0, w1
  42f920:	mov	sp, x29
  42f924:	ldp	x19, x20, [sp, #16]
  42f928:	ldp	x21, x22, [sp, #32]
  42f92c:	ldp	x23, x24, [sp, #48]
  42f930:	ldp	x25, x26, [sp, #64]
  42f934:	ldr	x27, [sp, #80]
  42f938:	ldp	x29, x30, [sp], #176
  42f93c:	ret
  42f940:	stp	x29, x30, [sp, #-176]!
  42f944:	mov	x29, sp
  42f948:	stp	x19, x20, [sp, #16]
  42f94c:	str	x0, [sp, #56]
  42f950:	str	w1, [sp, #52]
  42f954:	str	w2, [sp, #48]
  42f958:	str	x3, [sp, #40]
  42f95c:	adrp	x0, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  42f960:	ldr	x0, [x0, #4048]
  42f964:	ldr	x1, [x0]
  42f968:	str	x1, [sp, #168]
  42f96c:	mov	x1, #0x0                   	// #0
  42f970:	ldr	w0, [sp, #52]
  42f974:	and	w0, w0, #0x2
  42f978:	cmp	w0, #0x0
  42f97c:	cset	w0, ne  // ne = any
  42f980:	strb	w0, [sp, #78]
  42f984:	ldr	w0, [sp, #52]
  42f988:	and	w0, w0, #0x10
  42f98c:	cmp	w0, #0x0
  42f990:	cset	w0, ne  // ne = any
  42f994:	strb	w0, [sp, #79]
  42f998:	ldr	w0, [sp, #52]
  42f99c:	and	w0, w0, #0x8
  42f9a0:	cmp	w0, #0x0
  42f9a4:	cset	w0, ne  // ne = any
  42f9a8:	strb	w0, [sp, #80]
  42f9ac:	ldr	w0, [sp, #52]
  42f9b0:	and	w0, w0, #0x4
  42f9b4:	cmp	w0, #0x0
  42f9b8:	cset	w0, ne  // ne = any
  42f9bc:	strb	w0, [sp, #81]
  42f9c0:	ldr	w0, [sp, #52]
  42f9c4:	and	w0, w0, #0x20
  42f9c8:	cmp	w0, #0x0
  42f9cc:	cset	w0, ne  // ne = any
  42f9d0:	strb	w0, [sp, #82]
  42f9d4:	str	xzr, [sp, #152]
  42f9d8:	b	4300f4 <config_parse@plt+0x24f44>
  42f9dc:	str	xzr, [sp, #136]
  42f9e0:	str	xzr, [sp, #144]
  42f9e4:	adrp	x0, 46e000 <config_parse@plt+0x62e50>
  42f9e8:	add	x2, x0, #0x7e8
  42f9ec:	ldr	x1, [sp, #152]
  42f9f0:	mov	x0, x1
  42f9f4:	lsl	x0, x0, #1
  42f9f8:	add	x0, x0, x1
  42f9fc:	lsl	x0, x0, #4
  42fa00:	add	x0, x2, x0
  42fa04:	ldr	w0, [x0, #40]
  42fa08:	and	w0, w0, #0x1
  42fa0c:	cmp	w0, #0x0
  42fa10:	cset	w0, ne  // ne = any
  42fa14:	strb	w0, [sp, #83]
  42fa18:	ldrb	w2, [sp, #81]
  42fa1c:	adrp	x0, 46e000 <config_parse@plt+0x62e50>
  42fa20:	add	x3, x0, #0x7e8
  42fa24:	ldr	x1, [sp, #152]
  42fa28:	mov	x0, x1
  42fa2c:	lsl	x0, x0, #1
  42fa30:	add	x0, x0, x1
  42fa34:	lsl	x0, x0, #4
  42fa38:	add	x0, x3, x0
  42fa3c:	ldr	w0, [x0, #40]
  42fa40:	and	w0, w0, #0x4
  42fa44:	cmp	w0, #0x0
  42fa48:	cset	w0, ne  // ne = any
  42fa4c:	and	w0, w0, #0xff
  42fa50:	cmp	w2, w0
  42fa54:	b.eq	42fa60 <config_parse@plt+0x248b0>  // b.none
  42fa58:	mov	w19, #0x0                   	// #0
  42fa5c:	b	4300a0 <config_parse@plt+0x24ef0>
  42fa60:	ldrb	w0, [sp, #79]
  42fa64:	eor	w0, w0, #0x1
  42fa68:	and	w0, w0, #0xff
  42fa6c:	cmp	w0, #0x0
  42fa70:	b.eq	42faac <config_parse@plt+0x248fc>  // b.none
  42fa74:	adrp	x0, 46e000 <config_parse@plt+0x62e50>
  42fa78:	add	x2, x0, #0x7e8
  42fa7c:	ldr	x1, [sp, #152]
  42fa80:	mov	x0, x1
  42fa84:	lsl	x0, x0, #1
  42fa88:	add	x0, x0, x1
  42fa8c:	lsl	x0, x0, #4
  42fa90:	add	x0, x2, x0
  42fa94:	ldr	w0, [x0, #40]
  42fa98:	and	w0, w0, #0x10
  42fa9c:	cmp	w0, #0x0
  42faa0:	b.eq	42faac <config_parse@plt+0x248fc>  // b.none
  42faa4:	mov	w19, #0x0                   	// #0
  42faa8:	b	4300a0 <config_parse@plt+0x24ef0>
  42faac:	ldrb	w0, [sp, #80]
  42fab0:	eor	w0, w0, #0x1
  42fab4:	and	w0, w0, #0xff
  42fab8:	cmp	w0, #0x0
  42fabc:	b.eq	42faf8 <config_parse@plt+0x24948>  // b.none
  42fac0:	adrp	x0, 46e000 <config_parse@plt+0x62e50>
  42fac4:	add	x2, x0, #0x7e8
  42fac8:	ldr	x1, [sp, #152]
  42facc:	mov	x0, x1
  42fad0:	lsl	x0, x0, #1
  42fad4:	add	x0, x0, x1
  42fad8:	lsl	x0, x0, #4
  42fadc:	add	x0, x2, x0
  42fae0:	ldr	w0, [x0, #40]
  42fae4:	and	w0, w0, #0x8
  42fae8:	cmp	w0, #0x0
  42faec:	b.eq	42faf8 <config_parse@plt+0x24948>  // b.none
  42faf0:	mov	w19, #0x0                   	// #0
  42faf4:	b	4300a0 <config_parse@plt+0x24ef0>
  42faf8:	ldrb	w0, [sp, #82]
  42fafc:	eor	w0, w0, #0x1
  42fb00:	and	w0, w0, #0xff
  42fb04:	cmp	w0, #0x0
  42fb08:	b.eq	42fb44 <config_parse@plt+0x24994>  // b.none
  42fb0c:	adrp	x0, 46e000 <config_parse@plt+0x62e50>
  42fb10:	add	x2, x0, #0x7e8
  42fb14:	ldr	x1, [sp, #152]
  42fb18:	mov	x0, x1
  42fb1c:	lsl	x0, x0, #1
  42fb20:	add	x0, x0, x1
  42fb24:	lsl	x0, x0, #4
  42fb28:	add	x0, x2, x0
  42fb2c:	ldr	w0, [x0, #40]
  42fb30:	and	w0, w0, #0x20
  42fb34:	cmp	w0, #0x0
  42fb38:	b.eq	42fb44 <config_parse@plt+0x24994>  // b.none
  42fb3c:	mov	w19, #0x0                   	// #0
  42fb40:	b	4300a0 <config_parse@plt+0x24ef0>
  42fb44:	adrp	x0, 46e000 <config_parse@plt+0x62e50>
  42fb48:	add	x2, x0, #0x7e8
  42fb4c:	ldr	x1, [sp, #152]
  42fb50:	mov	x0, x1
  42fb54:	lsl	x0, x0, #1
  42fb58:	add	x0, x0, x1
  42fb5c:	lsl	x0, x0, #4
  42fb60:	add	x0, x2, x0
  42fb64:	ldr	x0, [x0, #8]
  42fb68:	add	x1, sp, #0x88
  42fb6c:	mov	x4, #0x0                   	// #0
  42fb70:	mov	x3, x1
  42fb74:	mov	w2, #0x3                   	// #3
  42fb78:	ldr	x1, [sp, #56]
  42fb7c:	bl	409930 <chase_symlinks@plt>
  42fb80:	str	w0, [sp, #84]
  42fb84:	ldr	w0, [sp, #84]
  42fb88:	cmp	w0, #0x0
  42fb8c:	b.ge	42fc4c <config_parse@plt+0x24a9c>  // b.tcont
  42fb90:	mov	w0, #0x3                   	// #3
  42fb94:	str	w0, [sp, #124]
  42fb98:	ldr	w0, [sp, #84]
  42fb9c:	str	w0, [sp, #128]
  42fba0:	str	wzr, [sp, #132]
  42fba4:	ldr	w0, [sp, #132]
  42fba8:	bl	40b180 <log_get_max_level_realm@plt>
  42fbac:	mov	w1, w0
  42fbb0:	ldr	w0, [sp, #124]
  42fbb4:	and	w0, w0, #0x7
  42fbb8:	cmp	w1, w0
  42fbbc:	b.lt	42fc30 <config_parse@plt+0x24a80>  // b.tstop
  42fbc0:	ldr	w0, [sp, #132]
  42fbc4:	lsl	w1, w0, #10
  42fbc8:	ldr	w0, [sp, #124]
  42fbcc:	orr	w8, w1, w0
  42fbd0:	adrp	x0, 453000 <config_parse@plt+0x47e50>
  42fbd4:	add	x9, x0, #0x9c3
  42fbd8:	adrp	x0, 46e000 <config_parse@plt+0x62e50>
  42fbdc:	add	x2, x0, #0x7e8
  42fbe0:	ldr	x1, [sp, #152]
  42fbe4:	mov	x0, x1
  42fbe8:	lsl	x0, x0, #1
  42fbec:	add	x0, x0, x1
  42fbf0:	lsl	x0, x0, #4
  42fbf4:	add	x0, x2, x0
  42fbf8:	ldr	x0, [x0, #8]
  42fbfc:	mov	x7, x0
  42fc00:	ldr	x6, [sp, #56]
  42fc04:	adrp	x0, 453000 <config_parse@plt+0x47e50>
  42fc08:	add	x5, x0, #0xc20
  42fc0c:	adrp	x0, 454000 <config_parse@plt+0x48e50>
  42fc10:	add	x4, x0, #0x450
  42fc14:	mov	w3, #0x27e                 	// #638
  42fc18:	mov	x2, x9
  42fc1c:	ldr	w1, [sp, #128]
  42fc20:	mov	w0, w8
  42fc24:	bl	40a790 <log_internal_realm@plt>
  42fc28:	mov	w20, w0
  42fc2c:	b	42fc44 <config_parse@plt+0x24a94>
  42fc30:	ldr	w0, [sp, #128]
  42fc34:	cmp	w0, #0x0
  42fc38:	cneg	w0, w0, lt  // lt = tstop
  42fc3c:	and	w0, w0, #0xff
  42fc40:	neg	w20, w0
  42fc44:	mov	w19, #0x1                   	// #1
  42fc48:	b	4300a0 <config_parse@plt+0x24ef0>
  42fc4c:	adrp	x0, 46e000 <config_parse@plt+0x62e50>
  42fc50:	add	x2, x0, #0x7e8
  42fc54:	ldr	x1, [sp, #152]
  42fc58:	mov	x0, x1
  42fc5c:	lsl	x0, x0, #1
  42fc60:	add	x0, x0, x1
  42fc64:	lsl	x0, x0, #4
  42fc68:	add	x0, x2, x0
  42fc6c:	ldr	x0, [x0]
  42fc70:	cmp	x0, #0x0
  42fc74:	b.eq	42fd50 <config_parse@plt+0x24ba0>  // b.none
  42fc78:	ldr	x0, [sp, #136]
  42fc7c:	mov	w2, #0x0                   	// #0
  42fc80:	mov	x1, #0x0                   	// #0
  42fc84:	bl	40aa30 <path_is_mount_point@plt>
  42fc88:	str	w0, [sp, #84]
  42fc8c:	ldr	w0, [sp, #84]
  42fc90:	cmp	w0, #0x0
  42fc94:	b.ge	42fd3c <config_parse@plt+0x24b8c>  // b.tcont
  42fc98:	ldr	w0, [sp, #84]
  42fc9c:	cmn	w0, #0x2
  42fca0:	b.eq	42fd3c <config_parse@plt+0x24b8c>  // b.none
  42fca4:	mov	w0, #0x3                   	// #3
  42fca8:	str	w0, [sp, #88]
  42fcac:	ldr	w0, [sp, #84]
  42fcb0:	str	w0, [sp, #92]
  42fcb4:	str	wzr, [sp, #96]
  42fcb8:	ldr	w0, [sp, #96]
  42fcbc:	bl	40b180 <log_get_max_level_realm@plt>
  42fcc0:	mov	w1, w0
  42fcc4:	ldr	w0, [sp, #88]
  42fcc8:	and	w0, w0, #0x7
  42fccc:	cmp	w1, w0
  42fcd0:	b.lt	42fd20 <config_parse@plt+0x24b70>  // b.tstop
  42fcd4:	ldr	w0, [sp, #96]
  42fcd8:	lsl	w1, w0, #10
  42fcdc:	ldr	w0, [sp, #88]
  42fce0:	orr	w7, w1, w0
  42fce4:	adrp	x0, 453000 <config_parse@plt+0x47e50>
  42fce8:	add	x1, x0, #0x9c3
  42fcec:	ldr	x0, [sp, #136]
  42fcf0:	mov	x6, x0
  42fcf4:	adrp	x0, 453000 <config_parse@plt+0x47e50>
  42fcf8:	add	x5, x0, #0xc40
  42fcfc:	adrp	x0, 454000 <config_parse@plt+0x48e50>
  42fd00:	add	x4, x0, #0x450
  42fd04:	mov	w3, #0x284                 	// #644
  42fd08:	mov	x2, x1
  42fd0c:	ldr	w1, [sp, #92]
  42fd10:	mov	w0, w7
  42fd14:	bl	40a790 <log_internal_realm@plt>
  42fd18:	mov	w20, w0
  42fd1c:	b	42fd34 <config_parse@plt+0x24b84>
  42fd20:	ldr	w0, [sp, #92]
  42fd24:	cmp	w0, #0x0
  42fd28:	cneg	w0, w0, lt  // lt = tstop
  42fd2c:	and	w0, w0, #0xff
  42fd30:	neg	w20, w0
  42fd34:	mov	w19, #0x1                   	// #1
  42fd38:	b	4300a0 <config_parse@plt+0x24ef0>
  42fd3c:	ldr	w0, [sp, #84]
  42fd40:	cmp	w0, #0x0
  42fd44:	b.le	42fd50 <config_parse@plt+0x24ba0>
  42fd48:	mov	w19, #0x0                   	// #0
  42fd4c:	b	4300a0 <config_parse@plt+0x24ef0>
  42fd50:	ldr	x1, [sp, #136]
  42fd54:	ldrb	w0, [sp, #78]
  42fd58:	cmp	w0, #0x0
  42fd5c:	b.eq	42fd7c <config_parse@plt+0x24bcc>  // b.none
  42fd60:	ldrb	w0, [sp, #81]
  42fd64:	eor	w0, w0, #0x1
  42fd68:	and	w0, w0, #0xff
  42fd6c:	cmp	w0, #0x0
  42fd70:	b.eq	42fd7c <config_parse@plt+0x24bcc>  // b.none
  42fd74:	ldr	w0, [sp, #48]
  42fd78:	b	42fd80 <config_parse@plt+0x24bd0>
  42fd7c:	mov	w0, #0xffffffff            	// #-1
  42fd80:	mov	w3, w0
  42fd84:	mov	w2, #0x1ed                 	// #493
  42fd88:	ldr	x0, [sp, #56]
  42fd8c:	bl	42f6c4 <config_parse@plt+0x24514>
  42fd90:	str	w0, [sp, #84]
  42fd94:	ldr	w0, [sp, #84]
  42fd98:	cmp	w0, #0x0
  42fd9c:	b.ge	42fef0 <config_parse@plt+0x24d40>  // b.tcont
  42fda0:	ldr	w0, [sp, #84]
  42fda4:	cmn	w0, #0x11
  42fda8:	b.eq	42fef0 <config_parse@plt+0x24d40>  // b.none
  42fdac:	ldrb	w0, [sp, #83]
  42fdb0:	cmp	w0, #0x0
  42fdb4:	b.eq	42fe5c <config_parse@plt+0x24cac>  // b.none
  42fdb8:	ldr	w0, [sp, #84]
  42fdbc:	cmn	w0, #0x1e
  42fdc0:	b.eq	42fe5c <config_parse@plt+0x24cac>  // b.none
  42fdc4:	mov	w0, #0x3                   	// #3
  42fdc8:	str	w0, [sp, #100]
  42fdcc:	ldr	w0, [sp, #84]
  42fdd0:	str	w0, [sp, #104]
  42fdd4:	str	wzr, [sp, #108]
  42fdd8:	ldr	w0, [sp, #108]
  42fddc:	bl	40b180 <log_get_max_level_realm@plt>
  42fde0:	mov	w1, w0
  42fde4:	ldr	w0, [sp, #100]
  42fde8:	and	w0, w0, #0x7
  42fdec:	cmp	w1, w0
  42fdf0:	b.lt	42fe40 <config_parse@plt+0x24c90>  // b.tstop
  42fdf4:	ldr	w0, [sp, #108]
  42fdf8:	lsl	w1, w0, #10
  42fdfc:	ldr	w0, [sp, #100]
  42fe00:	orr	w7, w1, w0
  42fe04:	adrp	x0, 453000 <config_parse@plt+0x47e50>
  42fe08:	add	x1, x0, #0x9c3
  42fe0c:	ldr	x0, [sp, #136]
  42fe10:	mov	x6, x0
  42fe14:	adrp	x0, 453000 <config_parse@plt+0x47e50>
  42fe18:	add	x5, x0, #0xc78
  42fe1c:	adrp	x0, 454000 <config_parse@plt+0x48e50>
  42fe20:	add	x4, x0, #0x450
  42fe24:	mov	w3, #0x28c                 	// #652
  42fe28:	mov	x2, x1
  42fe2c:	ldr	w1, [sp, #104]
  42fe30:	mov	w0, w7
  42fe34:	bl	40a790 <log_internal_realm@plt>
  42fe38:	mov	w20, w0
  42fe3c:	b	42fe54 <config_parse@plt+0x24ca4>
  42fe40:	ldr	w0, [sp, #104]
  42fe44:	cmp	w0, #0x0
  42fe48:	cneg	w0, w0, lt  // lt = tstop
  42fe4c:	and	w0, w0, #0xff
  42fe50:	neg	w20, w0
  42fe54:	mov	w19, #0x1                   	// #1
  42fe58:	b	4300a0 <config_parse@plt+0x24ef0>
  42fe5c:	mov	w0, #0x7                   	// #7
  42fe60:	str	w0, [sp, #112]
  42fe64:	ldr	w0, [sp, #84]
  42fe68:	str	w0, [sp, #116]
  42fe6c:	str	wzr, [sp, #120]
  42fe70:	ldr	w0, [sp, #120]
  42fe74:	bl	40b180 <log_get_max_level_realm@plt>
  42fe78:	mov	w1, w0
  42fe7c:	ldr	w0, [sp, #112]
  42fe80:	and	w0, w0, #0x7
  42fe84:	cmp	w1, w0
  42fe88:	b.lt	42fed4 <config_parse@plt+0x24d24>  // b.tstop
  42fe8c:	ldr	w0, [sp, #120]
  42fe90:	lsl	w1, w0, #10
  42fe94:	ldr	w0, [sp, #112]
  42fe98:	orr	w7, w1, w0
  42fe9c:	adrp	x0, 453000 <config_parse@plt+0x47e50>
  42fea0:	add	x1, x0, #0x9c3
  42fea4:	ldr	x0, [sp, #136]
  42fea8:	mov	x6, x0
  42feac:	adrp	x0, 453000 <config_parse@plt+0x47e50>
  42feb0:	add	x5, x0, #0xc78
  42feb4:	adrp	x0, 454000 <config_parse@plt+0x48e50>
  42feb8:	add	x4, x0, #0x450
  42febc:	mov	w3, #0x28e                 	// #654
  42fec0:	mov	x2, x1
  42fec4:	ldr	w1, [sp, #116]
  42fec8:	mov	w0, w7
  42fecc:	bl	40a790 <log_internal_realm@plt>
  42fed0:	b	42fedc <config_parse@plt+0x24d2c>
  42fed4:	ldr	w0, [sp, #116]
  42fed8:	cmp	w0, #0x0
  42fedc:	ldr	w0, [sp, #84]
  42fee0:	cmn	w0, #0x1e
  42fee4:	b.eq	42fef0 <config_parse@plt+0x24d40>  // b.none
  42fee8:	mov	w19, #0x0                   	// #0
  42feec:	b	4300a0 <config_parse@plt+0x24ef0>
  42fef0:	adrp	x0, 46e000 <config_parse@plt+0x62e50>
  42fef4:	add	x2, x0, #0x7e8
  42fef8:	ldr	x1, [sp, #152]
  42fefc:	mov	x0, x1
  42ff00:	lsl	x0, x0, #1
  42ff04:	add	x0, x0, x1
  42ff08:	lsl	x0, x0, #4
  42ff0c:	add	x0, x2, x0
  42ff10:	ldr	x0, [x0, #24]
  42ff14:	str	x0, [sp, #160]
  42ff18:	adrp	x0, 46e000 <config_parse@plt+0x62e50>
  42ff1c:	add	x2, x0, #0x7e8
  42ff20:	ldr	x1, [sp, #152]
  42ff24:	mov	x0, x1
  42ff28:	lsl	x0, x0, #1
  42ff2c:	add	x0, x0, x1
  42ff30:	lsl	x0, x0, #4
  42ff34:	add	x0, x2, x0
  42ff38:	ldr	x2, [x0, #16]
  42ff3c:	adrp	x0, 453000 <config_parse@plt+0x47e50>
  42ff40:	add	x1, x0, #0xca0
  42ff44:	mov	x0, x2
  42ff48:	bl	42d504 <config_parse@plt+0x22354>
  42ff4c:	and	w0, w0, #0xff
  42ff50:	cmp	w0, #0x0
  42ff54:	b.eq	42ffd4 <config_parse@plt+0x24e24>  // b.none
  42ff58:	ldrb	w0, [sp, #81]
  42ff5c:	cmp	w0, #0x0
  42ff60:	b.eq	42ff6c <config_parse@plt+0x24dbc>  // b.none
  42ff64:	mov	w0, #0x0                   	// #0
  42ff68:	b	42ff70 <config_parse@plt+0x24dc0>
  42ff6c:	ldr	w0, [sp, #48]
  42ff70:	add	x1, sp, #0x90
  42ff74:	mov	x3, x1
  42ff78:	ldr	x2, [sp, #40]
  42ff7c:	mov	w1, w0
  42ff80:	ldr	x0, [sp, #160]
  42ff84:	bl	42eb14 <config_parse@plt+0x23964>
  42ff88:	str	w0, [sp, #84]
  42ff8c:	ldr	w0, [sp, #84]
  42ff90:	cmp	w0, #0x0
  42ff94:	b.ge	42ffc0 <config_parse@plt+0x24e10>  // b.tcont
  42ff98:	adrp	x0, 453000 <config_parse@plt+0x47e50>
  42ff9c:	add	x1, x0, #0x9c3
  42ffa0:	adrp	x0, 454000 <config_parse@plt+0x48e50>
  42ffa4:	add	x3, x0, #0x450
  42ffa8:	mov	w2, #0x29a                 	// #666
  42ffac:	mov	w0, #0x0                   	// #0
  42ffb0:	bl	40b0b0 <log_oom_internal@plt>
  42ffb4:	mov	w20, w0
  42ffb8:	mov	w19, #0x1                   	// #1
  42ffbc:	b	4300a0 <config_parse@plt+0x24ef0>
  42ffc0:	ldr	w0, [sp, #84]
  42ffc4:	cmp	w0, #0x0
  42ffc8:	b.le	42ffd4 <config_parse@plt+0x24e24>
  42ffcc:	ldr	x0, [sp, #144]
  42ffd0:	str	x0, [sp, #160]
  42ffd4:	ldrb	w0, [sp, #83]
  42ffd8:	cmp	w0, #0x0
  42ffdc:	b.eq	42ffe8 <config_parse@plt+0x24e38>  // b.none
  42ffe0:	mov	w6, #0x3                   	// #3
  42ffe4:	b	42ffec <config_parse@plt+0x24e3c>
  42ffe8:	mov	w6, #0x7                   	// #7
  42ffec:	adrp	x0, 46e000 <config_parse@plt+0x62e50>
  42fff0:	add	x2, x0, #0x7e8
  42fff4:	ldr	x1, [sp, #152]
  42fff8:	mov	x0, x1
  42fffc:	lsl	x0, x0, #1
  430000:	add	x0, x0, x1
  430004:	lsl	x0, x0, #4
  430008:	add	x0, x2, x0
  43000c:	ldr	x7, [x0]
  430010:	ldr	x8, [sp, #136]
  430014:	adrp	x0, 46e000 <config_parse@plt+0x62e50>
  430018:	add	x2, x0, #0x7e8
  43001c:	ldr	x1, [sp, #152]
  430020:	mov	x0, x1
  430024:	lsl	x0, x0, #1
  430028:	add	x0, x0, x1
  43002c:	lsl	x0, x0, #4
  430030:	add	x0, x2, x0
  430034:	ldr	x3, [x0, #16]
  430038:	adrp	x0, 46e000 <config_parse@plt+0x62e50>
  43003c:	add	x2, x0, #0x7e8
  430040:	ldr	x1, [sp, #152]
  430044:	mov	x0, x1
  430048:	lsl	x0, x0, #1
  43004c:	add	x0, x0, x1
  430050:	lsl	x0, x0, #4
  430054:	add	x0, x2, x0
  430058:	ldr	x0, [x0, #32]
  43005c:	ldr	x5, [sp, #160]
  430060:	mov	x4, x0
  430064:	mov	x2, x8
  430068:	mov	x1, x7
  43006c:	mov	w0, w6
  430070:	bl	4096c0 <mount_verbose@plt>
  430074:	str	w0, [sp, #84]
  430078:	ldr	w0, [sp, #84]
  43007c:	cmp	w0, #0x0
  430080:	b.ge	43009c <config_parse@plt+0x24eec>  // b.tcont
  430084:	ldrb	w0, [sp, #83]
  430088:	cmp	w0, #0x0
  43008c:	b.eq	43009c <config_parse@plt+0x24eec>  // b.none
  430090:	ldr	w20, [sp, #84]
  430094:	mov	w19, #0x1                   	// #1
  430098:	b	4300a0 <config_parse@plt+0x24ef0>
  43009c:	mov	w19, #0x2                   	// #2
  4300a0:	add	x0, sp, #0x90
  4300a4:	bl	42d464 <config_parse@plt+0x222b4>
  4300a8:	cmp	w19, #0x0
  4300ac:	b.eq	4300bc <config_parse@plt+0x24f0c>  // b.none
  4300b0:	cmp	w19, #0x2
  4300b4:	b.ne	4300c4 <config_parse@plt+0x24f14>  // b.any
  4300b8:	b	4300cc <config_parse@plt+0x24f1c>
  4300bc:	mov	w19, #0x0                   	// #0
  4300c0:	b	4300d0 <config_parse@plt+0x24f20>
  4300c4:	mov	w19, #0x1                   	// #1
  4300c8:	b	4300d0 <config_parse@plt+0x24f20>
  4300cc:	mov	w19, #0x2                   	// #2
  4300d0:	add	x0, sp, #0x88
  4300d4:	bl	42d464 <config_parse@plt+0x222b4>
  4300d8:	cmp	w19, #0x0
  4300dc:	b.eq	4300e8 <config_parse@plt+0x24f38>  // b.none
  4300e0:	cmp	w19, #0x2
  4300e4:	b.ne	430104 <config_parse@plt+0x24f54>  // b.any
  4300e8:	ldr	x0, [sp, #152]
  4300ec:	add	x0, x0, #0x1
  4300f0:	str	x0, [sp, #152]
  4300f4:	ldr	x0, [sp, #152]
  4300f8:	cmp	x0, #0x23
  4300fc:	b.ls	42f9dc <config_parse@plt+0x2482c>  // b.plast
  430100:	mov	w20, #0x0                   	// #0
  430104:	mov	w1, w20
  430108:	adrp	x0, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  43010c:	ldr	x0, [x0, #4048]
  430110:	ldr	x2, [sp, #168]
  430114:	ldr	x0, [x0]
  430118:	eor	x0, x2, x0
  43011c:	cmp	x0, #0x0
  430120:	b.eq	430128 <config_parse@plt+0x24f78>  // b.none
  430124:	bl	40a440 <__stack_chk_fail@plt>
  430128:	mov	w0, w1
  43012c:	ldp	x19, x20, [sp, #16]
  430130:	ldp	x29, x30, [sp], #176
  430134:	ret
  430138:	stp	x29, x30, [sp, #-144]!
  43013c:	mov	x29, sp
  430140:	stp	x19, x20, [sp, #16]
  430144:	str	x0, [sp, #56]
  430148:	str	x1, [sp, #48]
  43014c:	str	x2, [sp, #40]
  430150:	adrp	x0, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  430154:	ldr	x0, [x0, #4048]
  430158:	ldr	x1, [x0]
  43015c:	str	x1, [sp, #136]
  430160:	mov	x1, #0x0                   	// #0
  430164:	ldr	x0, [sp, #56]
  430168:	str	x0, [sp, #104]
  43016c:	ldr	x0, [sp, #48]
  430170:	ldr	x0, [x0]
  430174:	str	x0, [sp, #120]
  430178:	str	xzr, [sp, #128]
  43017c:	ldr	x0, [sp, #56]
  430180:	cmp	x0, #0x0
  430184:	cset	w0, eq  // eq = none
  430188:	and	w0, w0, #0xff
  43018c:	and	x0, x0, #0xff
  430190:	cmp	x0, #0x0
  430194:	b.eq	4301c0 <config_parse@plt+0x25010>  // b.none
  430198:	adrp	x0, 453000 <config_parse@plt+0x47e50>
  43019c:	add	x1, x0, #0x9c3
  4301a0:	adrp	x0, 454000 <config_parse@plt+0x48e50>
  4301a4:	add	x4, x0, #0x460
  4301a8:	mov	w3, #0x2b2                 	// #690
  4301ac:	mov	x2, x1
  4301b0:	adrp	x0, 453000 <config_parse@plt+0x47e50>
  4301b4:	add	x1, x0, #0xca8
  4301b8:	mov	w0, #0x0                   	// #0
  4301bc:	bl	409d50 <log_assert_failed_realm@plt>
  4301c0:	str	xzr, [sp, #112]
  4301c4:	add	x1, sp, #0x70
  4301c8:	add	x4, sp, #0x68
  4301cc:	mov	w3, #0x0                   	// #0
  4301d0:	adrp	x0, 453000 <config_parse@plt+0x47e50>
  4301d4:	add	x2, x0, #0xb00
  4301d8:	mov	x0, x4
  4301dc:	bl	40aac0 <extract_first_word@plt>
  4301e0:	str	w0, [sp, #76]
  4301e4:	ldr	w0, [sp, #76]
  4301e8:	cmp	w0, #0x0
  4301ec:	b.ge	430280 <config_parse@plt+0x250d0>  // b.tcont
  4301f0:	mov	w0, #0x3                   	// #3
  4301f4:	str	w0, [sp, #92]
  4301f8:	ldr	w0, [sp, #76]
  4301fc:	str	w0, [sp, #96]
  430200:	str	wzr, [sp, #100]
  430204:	ldr	w0, [sp, #100]
  430208:	bl	40b180 <log_get_max_level_realm@plt>
  43020c:	mov	w1, w0
  430210:	ldr	w0, [sp, #92]
  430214:	and	w0, w0, #0x7
  430218:	cmp	w1, w0
  43021c:	b.lt	430264 <config_parse@plt+0x250b4>  // b.tstop
  430220:	ldr	w0, [sp, #100]
  430224:	lsl	w1, w0, #10
  430228:	ldr	w0, [sp, #92]
  43022c:	orr	w6, w1, w0
  430230:	adrp	x0, 453000 <config_parse@plt+0x47e50>
  430234:	add	x1, x0, #0x9c3
  430238:	adrp	x0, 453000 <config_parse@plt+0x47e50>
  43023c:	add	x5, x0, #0xcb0
  430240:	adrp	x0, 454000 <config_parse@plt+0x48e50>
  430244:	add	x4, x0, #0x480
  430248:	mov	w3, #0x2b9                 	// #697
  43024c:	mov	x2, x1
  430250:	ldr	w1, [sp, #96]
  430254:	mov	w0, w6
  430258:	bl	40a790 <log_internal_realm@plt>
  43025c:	mov	w20, w0
  430260:	b	430278 <config_parse@plt+0x250c8>
  430264:	ldr	w0, [sp, #96]
  430268:	cmp	w0, #0x0
  43026c:	cneg	w0, w0, lt  // lt = tstop
  430270:	and	w0, w0, #0xff
  430274:	neg	w20, w0
  430278:	mov	w19, #0x0                   	// #0
  43027c:	b	43038c <config_parse@plt+0x251dc>
  430280:	ldr	w0, [sp, #76]
  430284:	cmp	w0, #0x0
  430288:	b.ne	430294 <config_parse@plt+0x250e4>  // b.any
  43028c:	mov	w19, #0x1                   	// #1
  430290:	b	43038c <config_parse@plt+0x251dc>
  430294:	ldr	x2, [sp, #112]
  430298:	adrp	x0, 453000 <config_parse@plt+0x47e50>
  43029c:	add	x1, x0, #0xcd8
  4302a0:	mov	x0, x2
  4302a4:	bl	40aa20 <strcmp@plt>
  4302a8:	cmp	w0, #0x0
  4302ac:	b.ne	4302c0 <config_parse@plt+0x25110>  // b.any
  4302b0:	ldr	x0, [sp, #120]
  4302b4:	orr	x0, x0, #0x4000
  4302b8:	str	x0, [sp, #120]
  4302bc:	b	430388 <config_parse@plt+0x251d8>
  4302c0:	ldr	x2, [sp, #112]
  4302c4:	adrp	x0, 453000 <config_parse@plt+0x47e50>
  4302c8:	add	x1, x0, #0xce0
  4302cc:	mov	x0, x2
  4302d0:	bl	40aa20 <strcmp@plt>
  4302d4:	cmp	w0, #0x0
  4302d8:	b.ne	4302ec <config_parse@plt+0x2513c>  // b.any
  4302dc:	ldr	x0, [sp, #120]
  4302e0:	and	x0, x0, #0xffffffffffffbfff
  4302e4:	str	x0, [sp, #120]
  4302e8:	b	430388 <config_parse@plt+0x251d8>
  4302ec:	mov	w0, #0x3                   	// #3
  4302f0:	str	w0, [sp, #80]
  4302f4:	mov	w0, #0x16                  	// #22
  4302f8:	movk	w0, #0x4000, lsl #16
  4302fc:	str	w0, [sp, #84]
  430300:	str	wzr, [sp, #88]
  430304:	ldr	w0, [sp, #88]
  430308:	bl	40b180 <log_get_max_level_realm@plt>
  43030c:	mov	w1, w0
  430310:	ldr	w0, [sp, #80]
  430314:	and	w0, w0, #0x7
  430318:	cmp	w1, w0
  43031c:	b.lt	43036c <config_parse@plt+0x251bc>  // b.tstop
  430320:	ldr	w0, [sp, #88]
  430324:	lsl	w1, w0, #10
  430328:	ldr	w0, [sp, #80]
  43032c:	orr	w7, w1, w0
  430330:	adrp	x0, 453000 <config_parse@plt+0x47e50>
  430334:	add	x1, x0, #0x9c3
  430338:	ldr	x0, [sp, #112]
  43033c:	mov	x6, x0
  430340:	adrp	x0, 453000 <config_parse@plt+0x47e50>
  430344:	add	x5, x0, #0xce8
  430348:	adrp	x0, 454000 <config_parse@plt+0x48e50>
  43034c:	add	x4, x0, #0x480
  430350:	mov	w3, #0x2c2                 	// #706
  430354:	mov	x2, x1
  430358:	ldr	w1, [sp, #84]
  43035c:	mov	w0, w7
  430360:	bl	40a790 <log_internal_realm@plt>
  430364:	mov	w20, w0
  430368:	b	430380 <config_parse@plt+0x251d0>
  43036c:	ldr	w0, [sp, #84]
  430370:	cmp	w0, #0x0
  430374:	cneg	w0, w0, lt  // lt = tstop
  430378:	and	w0, w0, #0xff
  43037c:	neg	w20, w0
  430380:	mov	w19, #0x0                   	// #0
  430384:	b	43038c <config_parse@plt+0x251dc>
  430388:	mov	w19, #0x2                   	// #2
  43038c:	add	x0, sp, #0x70
  430390:	bl	42d464 <config_parse@plt+0x222b4>
  430394:	cmp	w19, #0x0
  430398:	b.eq	4303c4 <config_parse@plt+0x25214>  // b.none
  43039c:	cmp	w19, #0x2
  4303a0:	b.ne	4303a8 <config_parse@plt+0x251f8>  // b.any
  4303a4:	b	4301c0 <config_parse@plt+0x25010>
  4303a8:	ldr	x0, [sp, #48]
  4303ac:	ldr	x1, [sp, #120]
  4303b0:	str	x1, [x0]
  4303b4:	ldr	x0, [sp, #40]
  4303b8:	ldr	x1, [sp, #128]
  4303bc:	str	x1, [x0]
  4303c0:	mov	w20, #0x0                   	// #0
  4303c4:	mov	w1, w20
  4303c8:	adrp	x0, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  4303cc:	ldr	x0, [x0, #4048]
  4303d0:	ldr	x2, [sp, #136]
  4303d4:	ldr	x0, [x0]
  4303d8:	eor	x0, x2, x0
  4303dc:	cmp	x0, #0x0
  4303e0:	b.eq	4303e8 <config_parse@plt+0x25238>  // b.none
  4303e4:	bl	40a440 <__stack_chk_fail@plt>
  4303e8:	mov	w0, w1
  4303ec:	ldp	x19, x20, [sp, #16]
  4303f0:	ldp	x29, x30, [sp], #144
  4303f4:	ret
  4303f8:	stp	x29, x30, [sp, #-448]!
  4303fc:	mov	x29, sp
  430400:	str	x19, [sp, #16]
  430404:	str	x0, [sp, #40]
  430408:	str	x1, [sp, #32]
  43040c:	adrp	x0, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  430410:	ldr	x0, [x0, #4048]
  430414:	ldr	x1, [x0]
  430418:	str	x1, [sp, #440]
  43041c:	mov	x1, #0x0                   	// #0
  430420:	str	xzr, [sp, #160]
  430424:	str	xzr, [sp, #168]
  430428:	mov	x0, #0x5000                	// #20480
  43042c:	str	x0, [sp, #176]
  430430:	ldr	x0, [sp, #40]
  430434:	cmp	x0, #0x0
  430438:	cset	w0, eq  // eq = none
  43043c:	and	w0, w0, #0xff
  430440:	and	x0, x0, #0xff
  430444:	cmp	x0, #0x0
  430448:	b.eq	430474 <config_parse@plt+0x252c4>  // b.none
  43044c:	adrp	x0, 453000 <config_parse@plt+0x47e50>
  430450:	add	x1, x0, #0x9c3
  430454:	adrp	x0, 454000 <config_parse@plt+0x48e50>
  430458:	add	x4, x0, #0x4a0
  43045c:	mov	w3, #0x2d5                 	// #725
  430460:	mov	x2, x1
  430464:	adrp	x0, 453000 <config_parse@plt+0x47e50>
  430468:	add	x1, x0, #0xd08
  43046c:	mov	w0, #0x0                   	// #0
  430470:	bl	409d50 <log_assert_failed_realm@plt>
  430474:	ldr	x0, [sp, #32]
  430478:	cmp	x0, #0x0
  43047c:	cset	w0, eq  // eq = none
  430480:	and	w0, w0, #0xff
  430484:	and	x0, x0, #0xff
  430488:	cmp	x0, #0x0
  43048c:	b.eq	4304b8 <config_parse@plt+0x25308>  // b.none
  430490:	adrp	x0, 453000 <config_parse@plt+0x47e50>
  430494:	add	x1, x0, #0x9c3
  430498:	adrp	x0, 454000 <config_parse@plt+0x48e50>
  43049c:	add	x4, x0, #0x4a0
  4304a0:	mov	w3, #0x2d6                 	// #726
  4304a4:	mov	x2, x1
  4304a8:	adrp	x0, 453000 <config_parse@plt+0x47e50>
  4304ac:	add	x1, x0, #0xd10
  4304b0:	mov	w0, #0x0                   	// #0
  4304b4:	bl	409d50 <log_assert_failed_realm@plt>
  4304b8:	ldr	x0, [sp, #32]
  4304bc:	ldr	x0, [x0, #24]
  4304c0:	cmp	x0, #0x0
  4304c4:	b.eq	4304f4 <config_parse@plt+0x25344>  // b.none
  4304c8:	ldr	x0, [sp, #32]
  4304cc:	ldr	x0, [x0, #24]
  4304d0:	add	x2, sp, #0xa0
  4304d4:	add	x1, sp, #0xb0
  4304d8:	bl	430138 <config_parse@plt+0x24f88>
  4304dc:	str	w0, [sp, #60]
  4304e0:	ldr	w0, [sp, #60]
  4304e4:	cmp	w0, #0x0
  4304e8:	b.ge	4304f4 <config_parse@plt+0x25344>  // b.tcont
  4304ec:	ldr	w19, [sp, #60]
  4304f0:	b	430b40 <config_parse@plt+0x25990>
  4304f4:	ldr	x0, [sp, #32]
  4304f8:	ldr	x0, [x0, #8]
  4304fc:	add	x1, sp, #0xb8
  430500:	bl	44a8a8 <config_parse@plt+0x3f6f8>
  430504:	cmp	w0, #0x0
  430508:	b.ge	4305a8 <config_parse@plt+0x253f8>  // b.tcont
  43050c:	mov	w0, #0x3                   	// #3
  430510:	str	w0, [sp, #148]
  430514:	bl	40a220 <__errno_location@plt>
  430518:	ldr	w0, [x0]
  43051c:	str	w0, [sp, #152]
  430520:	str	wzr, [sp, #156]
  430524:	ldr	w0, [sp, #156]
  430528:	bl	40b180 <log_get_max_level_realm@plt>
  43052c:	mov	w1, w0
  430530:	ldr	w0, [sp, #148]
  430534:	and	w0, w0, #0x7
  430538:	cmp	w1, w0
  43053c:	b.lt	430590 <config_parse@plt+0x253e0>  // b.tstop
  430540:	ldr	w0, [sp, #156]
  430544:	lsl	w1, w0, #10
  430548:	ldr	w0, [sp, #148]
  43054c:	orr	w7, w1, w0
  430550:	adrp	x0, 453000 <config_parse@plt+0x47e50>
  430554:	add	x1, x0, #0x9c3
  430558:	ldr	x0, [sp, #32]
  43055c:	ldr	x0, [x0, #8]
  430560:	mov	x6, x0
  430564:	adrp	x0, 453000 <config_parse@plt+0x47e50>
  430568:	add	x5, x0, #0xd18
  43056c:	adrp	x0, 454000 <config_parse@plt+0x48e50>
  430570:	add	x4, x0, #0x4b0
  430574:	mov	w3, #0x2df                 	// #735
  430578:	mov	x2, x1
  43057c:	ldr	w1, [sp, #152]
  430580:	mov	w0, w7
  430584:	bl	40a790 <log_internal_realm@plt>
  430588:	mov	w19, w0
  43058c:	b	430b40 <config_parse@plt+0x25990>
  430590:	ldr	w0, [sp, #152]
  430594:	cmp	w0, #0x0
  430598:	cneg	w0, w0, lt  // lt = tstop
  43059c:	and	w0, w0, #0xff
  4305a0:	neg	w19, w0
  4305a4:	b	430b40 <config_parse@plt+0x25990>
  4305a8:	ldr	x0, [sp, #32]
  4305ac:	ldr	x0, [x0, #16]
  4305b0:	add	x1, sp, #0xa8
  4305b4:	mov	x4, #0x0                   	// #0
  4305b8:	mov	x3, x1
  4305bc:	mov	w2, #0x3                   	// #3
  4305c0:	ldr	x1, [sp, #40]
  4305c4:	bl	409930 <chase_symlinks@plt>
  4305c8:	str	w0, [sp, #60]
  4305cc:	ldr	w0, [sp, #60]
  4305d0:	cmp	w0, #0x0
  4305d4:	b.ge	430674 <config_parse@plt+0x254c4>  // b.tcont
  4305d8:	mov	w0, #0x3                   	// #3
  4305dc:	str	w0, [sp, #136]
  4305e0:	ldr	w0, [sp, #60]
  4305e4:	str	w0, [sp, #140]
  4305e8:	str	wzr, [sp, #144]
  4305ec:	ldr	w0, [sp, #144]
  4305f0:	bl	40b180 <log_get_max_level_realm@plt>
  4305f4:	mov	w1, w0
  4305f8:	ldr	w0, [sp, #136]
  4305fc:	and	w0, w0, #0x7
  430600:	cmp	w1, w0
  430604:	b.lt	43065c <config_parse@plt+0x254ac>  // b.tstop
  430608:	ldr	w0, [sp, #144]
  43060c:	lsl	w1, w0, #10
  430610:	ldr	w0, [sp, #136]
  430614:	orr	w8, w1, w0
  430618:	adrp	x0, 453000 <config_parse@plt+0x47e50>
  43061c:	add	x1, x0, #0x9c3
  430620:	ldr	x0, [sp, #32]
  430624:	ldr	x0, [x0, #16]
  430628:	mov	x7, x0
  43062c:	ldr	x6, [sp, #40]
  430630:	adrp	x0, 453000 <config_parse@plt+0x47e50>
  430634:	add	x5, x0, #0xc20
  430638:	adrp	x0, 454000 <config_parse@plt+0x48e50>
  43063c:	add	x4, x0, #0x4b0
  430640:	mov	w3, #0x2e3                 	// #739
  430644:	mov	x2, x1
  430648:	ldr	w1, [sp, #140]
  43064c:	mov	w0, w8
  430650:	bl	40a790 <log_internal_realm@plt>
  430654:	mov	w19, w0
  430658:	b	430b40 <config_parse@plt+0x25990>
  43065c:	ldr	w0, [sp, #140]
  430660:	cmp	w0, #0x0
  430664:	cneg	w0, w0, lt  // lt = tstop
  430668:	and	w0, w0, #0xff
  43066c:	neg	w19, w0
  430670:	b	430b40 <config_parse@plt+0x25990>
  430674:	ldr	w0, [sp, #60]
  430678:	cmp	w0, #0x0
  43067c:	b.le	4308b4 <config_parse@plt+0x25704>
  430680:	ldr	x0, [sp, #168]
  430684:	add	x1, sp, #0x138
  430688:	bl	44a8a8 <config_parse@plt+0x3f6f8>
  43068c:	cmp	w0, #0x0
  430690:	b.ge	43072c <config_parse@plt+0x2557c>  // b.tcont
  430694:	mov	w0, #0x3                   	// #3
  430698:	str	w0, [sp, #112]
  43069c:	bl	40a220 <__errno_location@plt>
  4306a0:	ldr	w0, [x0]
  4306a4:	str	w0, [sp, #116]
  4306a8:	str	wzr, [sp, #120]
  4306ac:	ldr	w0, [sp, #120]
  4306b0:	bl	40b180 <log_get_max_level_realm@plt>
  4306b4:	mov	w1, w0
  4306b8:	ldr	w0, [sp, #112]
  4306bc:	and	w0, w0, #0x7
  4306c0:	cmp	w1, w0
  4306c4:	b.lt	430714 <config_parse@plt+0x25564>  // b.tstop
  4306c8:	ldr	w0, [sp, #120]
  4306cc:	lsl	w1, w0, #10
  4306d0:	ldr	w0, [sp, #112]
  4306d4:	orr	w7, w1, w0
  4306d8:	adrp	x0, 453000 <config_parse@plt+0x47e50>
  4306dc:	add	x1, x0, #0x9c3
  4306e0:	ldr	x0, [sp, #168]
  4306e4:	mov	x6, x0
  4306e8:	adrp	x0, 453000 <config_parse@plt+0x47e50>
  4306ec:	add	x5, x0, #0xd18
  4306f0:	adrp	x0, 454000 <config_parse@plt+0x48e50>
  4306f4:	add	x4, x0, #0x4b0
  4306f8:	mov	w3, #0x2e7                 	// #743
  4306fc:	mov	x2, x1
  430700:	ldr	w1, [sp, #116]
  430704:	mov	w0, w7
  430708:	bl	40a790 <log_internal_realm@plt>
  43070c:	mov	w19, w0
  430710:	b	430b40 <config_parse@plt+0x25990>
  430714:	ldr	w0, [sp, #116]
  430718:	cmp	w0, #0x0
  43071c:	cneg	w0, w0, lt  // lt = tstop
  430720:	and	w0, w0, #0xff
  430724:	neg	w19, w0
  430728:	b	430b40 <config_parse@plt+0x25990>
  43072c:	ldr	w0, [sp, #200]
  430730:	and	w0, w0, #0xf000
  430734:	cmp	w0, #0x4, lsl #12
  430738:	b.ne	4307f0 <config_parse@plt+0x25640>  // b.any
  43073c:	ldr	w0, [sp, #328]
  430740:	and	w0, w0, #0xf000
  430744:	cmp	w0, #0x4, lsl #12
  430748:	b.eq	4307f0 <config_parse@plt+0x25640>  // b.none
  43074c:	mov	w0, #0x3                   	// #3
  430750:	str	w0, [sp, #88]
  430754:	mov	w0, #0x16                  	// #22
  430758:	movk	w0, #0x4000, lsl #16
  43075c:	str	w0, [sp, #92]
  430760:	str	wzr, [sp, #96]
  430764:	ldr	w0, [sp, #96]
  430768:	bl	40b180 <log_get_max_level_realm@plt>
  43076c:	mov	w1, w0
  430770:	ldr	w0, [sp, #88]
  430774:	and	w0, w0, #0x7
  430778:	cmp	w1, w0
  43077c:	b.lt	4307d8 <config_parse@plt+0x25628>  // b.tstop
  430780:	ldr	w0, [sp, #96]
  430784:	lsl	w1, w0, #10
  430788:	ldr	w0, [sp, #88]
  43078c:	orr	w8, w1, w0
  430790:	adrp	x0, 453000 <config_parse@plt+0x47e50>
  430794:	add	x1, x0, #0x9c3
  430798:	ldr	x0, [sp, #32]
  43079c:	ldr	x0, [x0, #8]
  4307a0:	ldr	x2, [sp, #168]
  4307a4:	mov	x7, x2
  4307a8:	mov	x6, x0
  4307ac:	adrp	x0, 453000 <config_parse@plt+0x47e50>
  4307b0:	add	x5, x0, #0xd30
  4307b4:	adrp	x0, 454000 <config_parse@plt+0x48e50>
  4307b8:	add	x4, x0, #0x4b0
  4307bc:	mov	w3, #0x2ea                 	// #746
  4307c0:	mov	x2, x1
  4307c4:	ldr	w1, [sp, #92]
  4307c8:	mov	w0, w8
  4307cc:	bl	40a790 <log_internal_realm@plt>
  4307d0:	mov	w19, w0
  4307d4:	b	430b40 <config_parse@plt+0x25990>
  4307d8:	ldr	w0, [sp, #92]
  4307dc:	cmp	w0, #0x0
  4307e0:	cneg	w0, w0, lt  // lt = tstop
  4307e4:	and	w0, w0, #0xff
  4307e8:	neg	w19, w0
  4307ec:	b	430b40 <config_parse@plt+0x25990>
  4307f0:	ldr	w0, [sp, #200]
  4307f4:	and	w0, w0, #0xf000
  4307f8:	cmp	w0, #0x4, lsl #12
  4307fc:	b.eq	430a34 <config_parse@plt+0x25884>  // b.none
  430800:	ldr	w0, [sp, #328]
  430804:	and	w0, w0, #0xf000
  430808:	cmp	w0, #0x4, lsl #12
  43080c:	b.ne	430a34 <config_parse@plt+0x25884>  // b.any
  430810:	mov	w0, #0x3                   	// #3
  430814:	str	w0, [sp, #100]
  430818:	mov	w0, #0x16                  	// #22
  43081c:	movk	w0, #0x4000, lsl #16
  430820:	str	w0, [sp, #104]
  430824:	str	wzr, [sp, #108]
  430828:	ldr	w0, [sp, #108]
  43082c:	bl	40b180 <log_get_max_level_realm@plt>
  430830:	mov	w1, w0
  430834:	ldr	w0, [sp, #100]
  430838:	and	w0, w0, #0x7
  43083c:	cmp	w1, w0
  430840:	b.lt	43089c <config_parse@plt+0x256ec>  // b.tstop
  430844:	ldr	w0, [sp, #108]
  430848:	lsl	w1, w0, #10
  43084c:	ldr	w0, [sp, #100]
  430850:	orr	w8, w1, w0
  430854:	adrp	x0, 453000 <config_parse@plt+0x47e50>
  430858:	add	x1, x0, #0x9c3
  43085c:	ldr	x0, [sp, #32]
  430860:	ldr	x0, [x0, #8]
  430864:	ldr	x2, [sp, #168]
  430868:	mov	x7, x2
  43086c:	mov	x6, x0
  430870:	adrp	x0, 453000 <config_parse@plt+0x47e50>
  430874:	add	x5, x0, #0xd60
  430878:	adrp	x0, 454000 <config_parse@plt+0x48e50>
  43087c:	add	x4, x0, #0x4b0
  430880:	mov	w3, #0x2ef                 	// #751
  430884:	mov	x2, x1
  430888:	ldr	w1, [sp, #104]
  43088c:	mov	w0, w8
  430890:	bl	40a790 <log_internal_realm@plt>
  430894:	mov	w19, w0
  430898:	b	430b40 <config_parse@plt+0x25990>
  43089c:	ldr	w0, [sp, #104]
  4308a0:	cmp	w0, #0x0
  4308a4:	cneg	w0, w0, lt  // lt = tstop
  4308a8:	and	w0, w0, #0xff
  4308ac:	neg	w19, w0
  4308b0:	b	430b40 <config_parse@plt+0x25990>
  4308b4:	ldr	x0, [sp, #168]
  4308b8:	mov	w1, #0x1ed                 	// #493
  4308bc:	bl	4095b0 <mkdir_parents_label@plt>
  4308c0:	str	w0, [sp, #60]
  4308c4:	ldr	w0, [sp, #60]
  4308c8:	cmp	w0, #0x0
  4308cc:	b.ge	430964 <config_parse@plt+0x257b4>  // b.tcont
  4308d0:	mov	w0, #0x3                   	// #3
  4308d4:	str	w0, [sp, #76]
  4308d8:	ldr	w0, [sp, #60]
  4308dc:	str	w0, [sp, #80]
  4308e0:	str	wzr, [sp, #84]
  4308e4:	ldr	w0, [sp, #84]
  4308e8:	bl	40b180 <log_get_max_level_realm@plt>
  4308ec:	mov	w1, w0
  4308f0:	ldr	w0, [sp, #76]
  4308f4:	and	w0, w0, #0x7
  4308f8:	cmp	w1, w0
  4308fc:	b.lt	43094c <config_parse@plt+0x2579c>  // b.tstop
  430900:	ldr	w0, [sp, #84]
  430904:	lsl	w1, w0, #10
  430908:	ldr	w0, [sp, #76]
  43090c:	orr	w7, w1, w0
  430910:	adrp	x0, 453000 <config_parse@plt+0x47e50>
  430914:	add	x1, x0, #0x9c3
  430918:	ldr	x0, [sp, #168]
  43091c:	mov	x6, x0
  430920:	adrp	x0, 453000 <config_parse@plt+0x47e50>
  430924:	add	x5, x0, #0xd90
  430928:	adrp	x0, 454000 <config_parse@plt+0x48e50>
  43092c:	add	x4, x0, #0x4b0
  430930:	mov	w3, #0x2f6                 	// #758
  430934:	mov	x2, x1
  430938:	ldr	w1, [sp, #80]
  43093c:	mov	w0, w7
  430940:	bl	40a790 <log_internal_realm@plt>
  430944:	mov	w19, w0
  430948:	b	430b40 <config_parse@plt+0x25990>
  43094c:	ldr	w0, [sp, #80]
  430950:	cmp	w0, #0x0
  430954:	cneg	w0, w0, lt  // lt = tstop
  430958:	and	w0, w0, #0xff
  43095c:	neg	w19, w0
  430960:	b	430b40 <config_parse@plt+0x25990>
  430964:	ldr	w0, [sp, #200]
  430968:	and	w0, w0, #0xf000
  43096c:	cmp	w0, #0x4, lsl #12
  430970:	b.ne	430988 <config_parse@plt+0x257d8>  // b.any
  430974:	ldr	x0, [sp, #168]
  430978:	mov	w1, #0x1ed                 	// #493
  43097c:	bl	40a710 <mkdir_label@plt>
  430980:	str	w0, [sp, #60]
  430984:	b	430994 <config_parse@plt+0x257e4>
  430988:	ldr	x0, [sp, #168]
  43098c:	bl	40a1d0 <touch@plt>
  430990:	str	w0, [sp, #60]
  430994:	ldr	w0, [sp, #60]
  430998:	cmp	w0, #0x0
  43099c:	b.ge	430a34 <config_parse@plt+0x25884>  // b.tcont
  4309a0:	mov	w0, #0x3                   	// #3
  4309a4:	str	w0, [sp, #64]
  4309a8:	ldr	w0, [sp, #60]
  4309ac:	str	w0, [sp, #68]
  4309b0:	str	wzr, [sp, #72]
  4309b4:	ldr	w0, [sp, #72]
  4309b8:	bl	40b180 <log_get_max_level_realm@plt>
  4309bc:	mov	w1, w0
  4309c0:	ldr	w0, [sp, #64]
  4309c4:	and	w0, w0, #0x7
  4309c8:	cmp	w1, w0
  4309cc:	b.lt	430a1c <config_parse@plt+0x2586c>  // b.tstop
  4309d0:	ldr	w0, [sp, #72]
  4309d4:	lsl	w1, w0, #10
  4309d8:	ldr	w0, [sp, #64]
  4309dc:	orr	w7, w1, w0
  4309e0:	adrp	x0, 453000 <config_parse@plt+0x47e50>
  4309e4:	add	x1, x0, #0x9c3
  4309e8:	ldr	x0, [sp, #168]
  4309ec:	mov	x6, x0
  4309f0:	adrp	x0, 453000 <config_parse@plt+0x47e50>
  4309f4:	add	x5, x0, #0xdb8
  4309f8:	adrp	x0, 454000 <config_parse@plt+0x48e50>
  4309fc:	add	x4, x0, #0x4b0
  430a00:	mov	w3, #0x301                 	// #769
  430a04:	mov	x2, x1
  430a08:	ldr	w1, [sp, #68]
  430a0c:	mov	w0, w7
  430a10:	bl	40a790 <log_internal_realm@plt>
  430a14:	mov	w19, w0
  430a18:	b	430b40 <config_parse@plt+0x25990>
  430a1c:	ldr	w0, [sp, #68]
  430a20:	cmp	w0, #0x0
  430a24:	cneg	w0, w0, lt  // lt = tstop
  430a28:	and	w0, w0, #0xff
  430a2c:	neg	w19, w0
  430a30:	b	430b40 <config_parse@plt+0x25990>
  430a34:	ldr	x0, [sp, #32]
  430a38:	ldr	x0, [x0, #8]
  430a3c:	ldr	x1, [sp, #168]
  430a40:	ldr	x2, [sp, #176]
  430a44:	ldr	x3, [sp, #160]
  430a48:	mov	x5, x3
  430a4c:	mov	x4, x2
  430a50:	mov	x3, #0x0                   	// #0
  430a54:	mov	x2, x1
  430a58:	mov	x1, x0
  430a5c:	mov	w0, #0x3                   	// #3
  430a60:	bl	4096c0 <mount_verbose@plt>
  430a64:	str	w0, [sp, #60]
  430a68:	ldr	w0, [sp, #60]
  430a6c:	cmp	w0, #0x0
  430a70:	b.ge	430a7c <config_parse@plt+0x258cc>  // b.tcont
  430a74:	ldr	w19, [sp, #60]
  430a78:	b	430b40 <config_parse@plt+0x25990>
  430a7c:	ldr	x0, [sp, #32]
  430a80:	ldrb	w0, [x0, #4]
  430a84:	cmp	w0, #0x0
  430a88:	b.eq	430b3c <config_parse@plt+0x2598c>  // b.none
  430a8c:	ldr	x0, [sp, #168]
  430a90:	mov	x3, #0x0                   	// #0
  430a94:	mov	x2, #0x1                   	// #1
  430a98:	mov	x1, #0x1                   	// #1
  430a9c:	bl	40ae40 <bind_remount_recursive@plt>
  430aa0:	str	w0, [sp, #60]
  430aa4:	ldr	w0, [sp, #60]
  430aa8:	cmp	w0, #0x0
  430aac:	b.ge	430b3c <config_parse@plt+0x2598c>  // b.tcont
  430ab0:	mov	w0, #0x3                   	// #3
  430ab4:	str	w0, [sp, #124]
  430ab8:	ldr	w0, [sp, #60]
  430abc:	str	w0, [sp, #128]
  430ac0:	str	wzr, [sp, #132]
  430ac4:	ldr	w0, [sp, #132]
  430ac8:	bl	40b180 <log_get_max_level_realm@plt>
  430acc:	mov	w1, w0
  430ad0:	ldr	w0, [sp, #124]
  430ad4:	and	w0, w0, #0x7
  430ad8:	cmp	w1, w0
  430adc:	b.lt	430b24 <config_parse@plt+0x25974>  // b.tstop
  430ae0:	ldr	w0, [sp, #132]
  430ae4:	lsl	w1, w0, #10
  430ae8:	ldr	w0, [sp, #124]
  430aec:	orr	w6, w1, w0
  430af0:	adrp	x0, 453000 <config_parse@plt+0x47e50>
  430af4:	add	x1, x0, #0x9c3
  430af8:	adrp	x0, 453000 <config_parse@plt+0x47e50>
  430afc:	add	x5, x0, #0xde0
  430b00:	adrp	x0, 454000 <config_parse@plt+0x48e50>
  430b04:	add	x4, x0, #0x4b0
  430b08:	mov	w3, #0x30b                 	// #779
  430b0c:	mov	x2, x1
  430b10:	ldr	w1, [sp, #128]
  430b14:	mov	w0, w6
  430b18:	bl	40a790 <log_internal_realm@plt>
  430b1c:	mov	w19, w0
  430b20:	b	430b40 <config_parse@plt+0x25990>
  430b24:	ldr	w0, [sp, #128]
  430b28:	cmp	w0, #0x0
  430b2c:	cneg	w0, w0, lt  // lt = tstop
  430b30:	and	w0, w0, #0xff
  430b34:	neg	w19, w0
  430b38:	b	430b40 <config_parse@plt+0x25990>
  430b3c:	mov	w19, #0x0                   	// #0
  430b40:	add	x0, sp, #0xa8
  430b44:	bl	42d464 <config_parse@plt+0x222b4>
  430b48:	add	x0, sp, #0xa0
  430b4c:	bl	42d464 <config_parse@plt+0x222b4>
  430b50:	mov	w1, w19
  430b54:	adrp	x0, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  430b58:	ldr	x0, [x0, #4048]
  430b5c:	ldr	x2, [sp, #440]
  430b60:	ldr	x0, [x0]
  430b64:	eor	x0, x2, x0
  430b68:	cmp	x0, #0x0
  430b6c:	b.eq	430b74 <config_parse@plt+0x259c4>  // b.none
  430b70:	bl	40a440 <__stack_chk_fail@plt>
  430b74:	mov	w0, w1
  430b78:	ldr	x19, [sp, #16]
  430b7c:	ldp	x29, x30, [sp], #448
  430b80:	ret
  430b84:	stp	x29, x30, [sp, #-144]!
  430b88:	mov	x29, sp
  430b8c:	str	x19, [sp, #16]
  430b90:	str	x0, [sp, #72]
  430b94:	str	x1, [sp, #64]
  430b98:	strb	w2, [sp, #63]
  430b9c:	str	w3, [sp, #56]
  430ba0:	str	w4, [sp, #52]
  430ba4:	str	x5, [sp, #40]
  430ba8:	adrp	x0, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  430bac:	ldr	x0, [x0, #4048]
  430bb0:	ldr	x1, [x0]
  430bb4:	str	x1, [sp, #136]
  430bb8:	mov	x1, #0x0                   	// #0
  430bbc:	str	xzr, [sp, #112]
  430bc0:	str	xzr, [sp, #120]
  430bc4:	ldr	x0, [sp, #72]
  430bc8:	cmp	x0, #0x0
  430bcc:	cset	w0, eq  // eq = none
  430bd0:	and	w0, w0, #0xff
  430bd4:	and	x0, x0, #0xff
  430bd8:	cmp	x0, #0x0
  430bdc:	b.eq	430c08 <config_parse@plt+0x25a58>  // b.none
  430be0:	adrp	x0, 453000 <config_parse@plt+0x47e50>
  430be4:	add	x1, x0, #0x9c3
  430be8:	adrp	x0, 454000 <config_parse@plt+0x48e50>
  430bec:	add	x4, x0, #0x4c0
  430bf0:	mov	w3, #0x31b                 	// #795
  430bf4:	mov	x2, x1
  430bf8:	adrp	x0, 453000 <config_parse@plt+0x47e50>
  430bfc:	add	x1, x0, #0xd08
  430c00:	mov	w0, #0x0                   	// #0
  430c04:	bl	409d50 <log_assert_failed_realm@plt>
  430c08:	ldr	x0, [sp, #64]
  430c0c:	cmp	x0, #0x0
  430c10:	cset	w0, eq  // eq = none
  430c14:	and	w0, w0, #0xff
  430c18:	and	x0, x0, #0xff
  430c1c:	cmp	x0, #0x0
  430c20:	b.eq	430c4c <config_parse@plt+0x25a9c>  // b.none
  430c24:	adrp	x0, 453000 <config_parse@plt+0x47e50>
  430c28:	add	x1, x0, #0x9c3
  430c2c:	adrp	x0, 454000 <config_parse@plt+0x48e50>
  430c30:	add	x4, x0, #0x4c0
  430c34:	mov	w3, #0x31c                 	// #796
  430c38:	mov	x2, x1
  430c3c:	adrp	x0, 453000 <config_parse@plt+0x47e50>
  430c40:	add	x1, x0, #0xd10
  430c44:	mov	w0, #0x0                   	// #0
  430c48:	bl	409d50 <log_assert_failed_realm@plt>
  430c4c:	ldr	x0, [sp, #64]
  430c50:	ldr	x0, [x0, #16]
  430c54:	add	x1, sp, #0x78
  430c58:	mov	x4, #0x0                   	// #0
  430c5c:	mov	x3, x1
  430c60:	mov	w2, #0x3                   	// #3
  430c64:	ldr	x1, [sp, #72]
  430c68:	bl	409930 <chase_symlinks@plt>
  430c6c:	str	w0, [sp, #84]
  430c70:	ldr	w0, [sp, #84]
  430c74:	cmp	w0, #0x0
  430c78:	b.ge	430d18 <config_parse@plt+0x25b68>  // b.tcont
  430c7c:	mov	w0, #0x3                   	// #3
  430c80:	str	w0, [sp, #100]
  430c84:	ldr	w0, [sp, #84]
  430c88:	str	w0, [sp, #104]
  430c8c:	str	wzr, [sp, #108]
  430c90:	ldr	w0, [sp, #108]
  430c94:	bl	40b180 <log_get_max_level_realm@plt>
  430c98:	mov	w1, w0
  430c9c:	ldr	w0, [sp, #100]
  430ca0:	and	w0, w0, #0x7
  430ca4:	cmp	w1, w0
  430ca8:	b.lt	430d00 <config_parse@plt+0x25b50>  // b.tstop
  430cac:	ldr	w0, [sp, #108]
  430cb0:	lsl	w1, w0, #10
  430cb4:	ldr	w0, [sp, #100]
  430cb8:	orr	w8, w1, w0
  430cbc:	adrp	x0, 453000 <config_parse@plt+0x47e50>
  430cc0:	add	x1, x0, #0x9c3
  430cc4:	ldr	x0, [sp, #64]
  430cc8:	ldr	x0, [x0, #16]
  430ccc:	mov	x7, x0
  430cd0:	ldr	x6, [sp, #72]
  430cd4:	adrp	x0, 453000 <config_parse@plt+0x47e50>
  430cd8:	add	x5, x0, #0xc20
  430cdc:	adrp	x0, 454000 <config_parse@plt+0x48e50>
  430ce0:	add	x4, x0, #0x4d0
  430ce4:	mov	w3, #0x320                 	// #800
  430ce8:	mov	x2, x1
  430cec:	ldr	w1, [sp, #104]
  430cf0:	mov	w0, w8
  430cf4:	bl	40a790 <log_internal_realm@plt>
  430cf8:	mov	w19, w0
  430cfc:	b	430e90 <config_parse@plt+0x25ce0>
  430d00:	ldr	w0, [sp, #104]
  430d04:	cmp	w0, #0x0
  430d08:	cneg	w0, w0, lt  // lt = tstop
  430d0c:	and	w0, w0, #0xff
  430d10:	neg	w19, w0
  430d14:	b	430e90 <config_parse@plt+0x25ce0>
  430d18:	ldr	w0, [sp, #84]
  430d1c:	cmp	w0, #0x0
  430d20:	b.ne	430dd4 <config_parse@plt+0x25c24>  // b.any
  430d24:	ldr	x0, [sp, #120]
  430d28:	mov	w1, #0x1ed                 	// #493
  430d2c:	bl	40a540 <mkdir_p_label@plt>
  430d30:	str	w0, [sp, #84]
  430d34:	ldr	w0, [sp, #84]
  430d38:	cmp	w0, #0x0
  430d3c:	b.ge	430dd4 <config_parse@plt+0x25c24>  // b.tcont
  430d40:	mov	w0, #0x3                   	// #3
  430d44:	str	w0, [sp, #88]
  430d48:	ldr	w0, [sp, #84]
  430d4c:	str	w0, [sp, #92]
  430d50:	str	wzr, [sp, #96]
  430d54:	ldr	w0, [sp, #96]
  430d58:	bl	40b180 <log_get_max_level_realm@plt>
  430d5c:	mov	w1, w0
  430d60:	ldr	w0, [sp, #88]
  430d64:	and	w0, w0, #0x7
  430d68:	cmp	w1, w0
  430d6c:	b.lt	430dbc <config_parse@plt+0x25c0c>  // b.tstop
  430d70:	ldr	w0, [sp, #96]
  430d74:	lsl	w1, w0, #10
  430d78:	ldr	w0, [sp, #88]
  430d7c:	orr	w7, w1, w0
  430d80:	adrp	x0, 453000 <config_parse@plt+0x47e50>
  430d84:	add	x1, x0, #0x9c3
  430d88:	ldr	x0, [sp, #120]
  430d8c:	mov	x6, x0
  430d90:	adrp	x0, 453000 <config_parse@plt+0x47e50>
  430d94:	add	x5, x0, #0xe00
  430d98:	adrp	x0, 454000 <config_parse@plt+0x48e50>
  430d9c:	add	x4, x0, #0x4d0
  430da0:	mov	w3, #0x324                 	// #804
  430da4:	mov	x2, x1
  430da8:	ldr	w1, [sp, #92]
  430dac:	mov	w0, w7
  430db0:	bl	40a790 <log_internal_realm@plt>
  430db4:	mov	w19, w0
  430db8:	b	430e90 <config_parse@plt+0x25ce0>
  430dbc:	ldr	w0, [sp, #92]
  430dc0:	cmp	w0, #0x0
  430dc4:	cneg	w0, w0, lt  // lt = tstop
  430dc8:	and	w0, w0, #0xff
  430dcc:	neg	w19, w0
  430dd0:	b	430e90 <config_parse@plt+0x25ce0>
  430dd4:	ldr	x0, [sp, #64]
  430dd8:	ldr	x4, [x0, #24]
  430ddc:	ldr	w0, [sp, #56]
  430de0:	cmp	w0, #0x0
  430de4:	b.eq	430df0 <config_parse@plt+0x25c40>  // b.none
  430de8:	ldr	w0, [sp, #56]
  430dec:	b	430df4 <config_parse@plt+0x25c44>
  430df0:	mov	w0, #0xffffffff            	// #-1
  430df4:	add	x1, sp, #0x70
  430df8:	mov	x3, x1
  430dfc:	ldr	x2, [sp, #40]
  430e00:	mov	w1, w0
  430e04:	mov	x0, x4
  430e08:	bl	42eb14 <config_parse@plt+0x23964>
  430e0c:	str	w0, [sp, #84]
  430e10:	ldr	w0, [sp, #84]
  430e14:	cmp	w0, #0x0
  430e18:	b.ge	430e40 <config_parse@plt+0x25c90>  // b.tcont
  430e1c:	adrp	x0, 453000 <config_parse@plt+0x47e50>
  430e20:	add	x1, x0, #0x9c3
  430e24:	adrp	x0, 454000 <config_parse@plt+0x48e50>
  430e28:	add	x3, x0, #0x4d0
  430e2c:	mov	w2, #0x329                 	// #809
  430e30:	mov	w0, #0x0                   	// #0
  430e34:	bl	40b0b0 <log_oom_internal@plt>
  430e38:	mov	w19, w0
  430e3c:	b	430e90 <config_parse@plt+0x25ce0>
  430e40:	ldr	w0, [sp, #84]
  430e44:	cmp	w0, #0x0
  430e48:	b.gt	430e58 <config_parse@plt+0x25ca8>
  430e4c:	ldr	x0, [sp, #64]
  430e50:	ldr	x0, [x0, #24]
  430e54:	b	430e5c <config_parse@plt+0x25cac>
  430e58:	ldr	x0, [sp, #112]
  430e5c:	str	x0, [sp, #128]
  430e60:	ldr	x1, [sp, #120]
  430e64:	ldr	x5, [sp, #128]
  430e68:	mov	x4, #0x4                   	// #4
  430e6c:	movk	x4, #0x100, lsl #16
  430e70:	adrp	x0, 453000 <config_parse@plt+0x47e50>
  430e74:	add	x3, x0, #0xca0
  430e78:	mov	x2, x1
  430e7c:	adrp	x0, 453000 <config_parse@plt+0x47e50>
  430e80:	add	x1, x0, #0xca0
  430e84:	mov	w0, #0x3                   	// #3
  430e88:	bl	4096c0 <mount_verbose@plt>
  430e8c:	mov	w19, w0
  430e90:	add	x0, sp, #0x78
  430e94:	bl	42d464 <config_parse@plt+0x222b4>
  430e98:	add	x0, sp, #0x70
  430e9c:	bl	42d464 <config_parse@plt+0x222b4>
  430ea0:	mov	w1, w19
  430ea4:	adrp	x0, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  430ea8:	ldr	x0, [x0, #4048]
  430eac:	ldr	x2, [sp, #136]
  430eb0:	ldr	x0, [x0]
  430eb4:	eor	x0, x2, x0
  430eb8:	cmp	x0, #0x0
  430ebc:	b.eq	430ec4 <config_parse@plt+0x25d14>  // b.none
  430ec0:	bl	40a440 <__stack_chk_fail@plt>
  430ec4:	mov	w0, w1
  430ec8:	ldr	x19, [sp, #16]
  430ecc:	ldp	x29, x30, [sp], #144
  430ed0:	ret
  430ed4:	stp	x29, x30, [sp, #-64]!
  430ed8:	mov	x29, sp
  430edc:	str	x19, [sp, #16]
  430ee0:	str	x0, [sp, #40]
  430ee4:	adrp	x0, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  430ee8:	ldr	x0, [x0, #4048]
  430eec:	ldr	x1, [x0]
  430ef0:	str	x1, [sp, #56]
  430ef4:	mov	x1, #0x0                   	// #0
  430ef8:	str	xzr, [sp, #48]
  430efc:	ldr	x0, [sp, #40]
  430f00:	bl	40a2e0 <strv_copy@plt>
  430f04:	str	x0, [sp, #48]
  430f08:	ldr	x0, [sp, #48]
  430f0c:	cmp	x0, #0x0
  430f10:	b.ne	430f1c <config_parse@plt+0x25d6c>  // b.any
  430f14:	mov	x19, #0x0                   	// #0
  430f18:	b	430f60 <config_parse@plt+0x25db0>
  430f1c:	ldr	x0, [sp, #48]
  430f20:	bl	40b170 <strv_reverse@plt>
  430f24:	ldr	x2, [sp, #48]
  430f28:	adrp	x0, 453000 <config_parse@plt+0x47e50>
  430f2c:	add	x1, x0, #0xe30
  430f30:	mov	x0, x2
  430f34:	bl	40a480 <strv_shell_escape@plt>
  430f38:	cmp	x0, #0x0
  430f3c:	b.ne	430f48 <config_parse@plt+0x25d98>  // b.any
  430f40:	mov	x19, #0x0                   	// #0
  430f44:	b	430f60 <config_parse@plt+0x25db0>
  430f48:	ldr	x2, [sp, #48]
  430f4c:	adrp	x0, 453000 <config_parse@plt+0x47e50>
  430f50:	add	x1, x0, #0xae0
  430f54:	mov	x0, x2
  430f58:	bl	42d5cc <config_parse@plt+0x2241c>
  430f5c:	mov	x19, x0
  430f60:	add	x0, sp, #0x30
  430f64:	bl	42d598 <config_parse@plt+0x223e8>
  430f68:	mov	x1, x19
  430f6c:	adrp	x0, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  430f70:	ldr	x0, [x0, #4048]
  430f74:	ldr	x2, [sp, #56]
  430f78:	ldr	x0, [x0]
  430f7c:	eor	x0, x2, x0
  430f80:	cmp	x0, #0x0
  430f84:	b.eq	430f8c <config_parse@plt+0x25ddc>  // b.none
  430f88:	bl	40a440 <__stack_chk_fail@plt>
  430f8c:	mov	x0, x1
  430f90:	ldr	x19, [sp, #16]
  430f94:	ldp	x29, x30, [sp], #64
  430f98:	ret
  430f9c:	stp	x29, x30, [sp, #-256]!
  430fa0:	mov	x29, sp
  430fa4:	stp	x19, x20, [sp, #16]
  430fa8:	str	x0, [x29, #40]
  430fac:	str	x1, [x29, #32]
  430fb0:	adrp	x0, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  430fb4:	ldr	x0, [x0, #4048]
  430fb8:	ldr	x1, [x0]
  430fbc:	str	x1, [x29, #248]
  430fc0:	mov	x1, #0x0                   	// #0
  430fc4:	str	xzr, [x29, #80]
  430fc8:	str	xzr, [x29, #88]
  430fcc:	str	xzr, [x29, #96]
  430fd0:	ldr	x0, [x29, #40]
  430fd4:	cmp	x0, #0x0
  430fd8:	cset	w0, eq  // eq = none
  430fdc:	and	w0, w0, #0xff
  430fe0:	and	x0, x0, #0xff
  430fe4:	cmp	x0, #0x0
  430fe8:	b.eq	431014 <config_parse@plt+0x25e64>  // b.none
  430fec:	adrp	x0, 453000 <config_parse@plt+0x47e50>
  430ff0:	add	x1, x0, #0x9c3
  430ff4:	adrp	x0, 454000 <config_parse@plt+0x48e50>
  430ff8:	add	x4, x0, #0x4e0
  430ffc:	mov	w3, #0x343                 	// #835
  431000:	mov	x2, x1
  431004:	adrp	x0, 453000 <config_parse@plt+0x47e50>
  431008:	add	x1, x0, #0xd08
  43100c:	mov	w0, #0x0                   	// #0
  431010:	bl	409d50 <log_assert_failed_realm@plt>
  431014:	ldr	x0, [x29, #32]
  431018:	cmp	x0, #0x0
  43101c:	cset	w0, eq  // eq = none
  431020:	and	w0, w0, #0xff
  431024:	and	x0, x0, #0xff
  431028:	cmp	x0, #0x0
  43102c:	b.eq	431058 <config_parse@plt+0x25ea8>  // b.none
  431030:	adrp	x0, 453000 <config_parse@plt+0x47e50>
  431034:	add	x1, x0, #0x9c3
  431038:	adrp	x0, 454000 <config_parse@plt+0x48e50>
  43103c:	add	x4, x0, #0x4e0
  431040:	mov	w3, #0x344                 	// #836
  431044:	mov	x2, x1
  431048:	adrp	x0, 453000 <config_parse@plt+0x47e50>
  43104c:	add	x1, x0, #0xd10
  431050:	mov	w0, #0x0                   	// #0
  431054:	bl	409d50 <log_assert_failed_realm@plt>
  431058:	ldr	x0, [x29, #32]
  43105c:	ldr	x0, [x0, #16]
  431060:	add	x1, x29, #0x58
  431064:	mov	x4, #0x0                   	// #0
  431068:	mov	x3, x1
  43106c:	mov	w2, #0x3                   	// #3
  431070:	ldr	x1, [x29, #40]
  431074:	bl	409930 <chase_symlinks@plt>
  431078:	str	w0, [x29, #52]
  43107c:	ldr	w0, [x29, #52]
  431080:	cmp	w0, #0x0
  431084:	b.ge	431124 <config_parse@plt+0x25f74>  // b.tcont
  431088:	mov	w0, #0x3                   	// #3
  43108c:	str	w0, [x29, #68]
  431090:	ldr	w0, [x29, #52]
  431094:	str	w0, [x29, #72]
  431098:	str	wzr, [x29, #76]
  43109c:	ldr	w0, [x29, #76]
  4310a0:	bl	40b180 <log_get_max_level_realm@plt>
  4310a4:	mov	w1, w0
  4310a8:	ldr	w0, [x29, #68]
  4310ac:	and	w0, w0, #0x7
  4310b0:	cmp	w1, w0
  4310b4:	b.lt	43110c <config_parse@plt+0x25f5c>  // b.tstop
  4310b8:	ldr	w0, [x29, #76]
  4310bc:	lsl	w1, w0, #10
  4310c0:	ldr	w0, [x29, #68]
  4310c4:	orr	w8, w1, w0
  4310c8:	adrp	x0, 453000 <config_parse@plt+0x47e50>
  4310cc:	add	x1, x0, #0x9c3
  4310d0:	ldr	x0, [x29, #32]
  4310d4:	ldr	x0, [x0, #16]
  4310d8:	mov	x7, x0
  4310dc:	ldr	x6, [x29, #40]
  4310e0:	adrp	x0, 453000 <config_parse@plt+0x47e50>
  4310e4:	add	x5, x0, #0xc20
  4310e8:	adrp	x0, 454000 <config_parse@plt+0x48e50>
  4310ec:	add	x4, x0, #0x4f0
  4310f0:	mov	w3, #0x348                 	// #840
  4310f4:	mov	x2, x1
  4310f8:	ldr	w1, [x29, #72]
  4310fc:	mov	w0, w8
  431100:	bl	40a790 <log_internal_realm@plt>
  431104:	mov	w19, w0
  431108:	b	4316cc <config_parse@plt+0x2651c>
  43110c:	ldr	w0, [x29, #72]
  431110:	cmp	w0, #0x0
  431114:	cneg	w0, w0, lt  // lt = tstop
  431118:	and	w0, w0, #0xff
  43111c:	neg	w19, w0
  431120:	b	4316cc <config_parse@plt+0x2651c>
  431124:	ldr	w0, [x29, #52]
  431128:	cmp	w0, #0x0
  43112c:	b.ne	4311e0 <config_parse@plt+0x26030>  // b.any
  431130:	ldr	x0, [x29, #88]
  431134:	mov	w1, #0x1ed                 	// #493
  431138:	bl	40a710 <mkdir_label@plt>
  43113c:	str	w0, [x29, #52]
  431140:	ldr	w0, [x29, #52]
  431144:	cmp	w0, #0x0
  431148:	b.ge	4311e0 <config_parse@plt+0x26030>  // b.tcont
  43114c:	mov	w0, #0x3                   	// #3
  431150:	str	w0, [x29, #56]
  431154:	ldr	w0, [x29, #52]
  431158:	str	w0, [x29, #60]
  43115c:	str	wzr, [x29, #64]
  431160:	ldr	w0, [x29, #64]
  431164:	bl	40b180 <log_get_max_level_realm@plt>
  431168:	mov	w1, w0
  43116c:	ldr	w0, [x29, #56]
  431170:	and	w0, w0, #0x7
  431174:	cmp	w1, w0
  431178:	b.lt	4311c8 <config_parse@plt+0x26018>  // b.tstop
  43117c:	ldr	w0, [x29, #64]
  431180:	lsl	w1, w0, #10
  431184:	ldr	w0, [x29, #56]
  431188:	orr	w7, w1, w0
  43118c:	adrp	x0, 453000 <config_parse@plt+0x47e50>
  431190:	add	x1, x0, #0x9c3
  431194:	ldr	x0, [x29, #88]
  431198:	mov	x6, x0
  43119c:	adrp	x0, 453000 <config_parse@plt+0x47e50>
  4311a0:	add	x5, x0, #0xe38
  4311a4:	adrp	x0, 454000 <config_parse@plt+0x48e50>
  4311a8:	add	x4, x0, #0x4f0
  4311ac:	mov	w3, #0x34c                 	// #844
  4311b0:	mov	x2, x1
  4311b4:	ldr	w1, [x29, #60]
  4311b8:	mov	w0, w7
  4311bc:	bl	40a790 <log_internal_realm@plt>
  4311c0:	mov	w19, w0
  4311c4:	b	4316cc <config_parse@plt+0x2651c>
  4311c8:	ldr	w0, [x29, #60]
  4311cc:	cmp	w0, #0x0
  4311d0:	cneg	w0, w0, lt  // lt = tstop
  4311d4:	and	w0, w0, #0xff
  4311d8:	neg	w19, w0
  4311dc:	b	4316cc <config_parse@plt+0x2651c>
  4311e0:	ldr	x0, [x29, #32]
  4311e4:	ldr	x0, [x0, #8]
  4311e8:	mov	w1, #0x1ed                 	// #493
  4311ec:	bl	40a540 <mkdir_p_label@plt>
  4311f0:	ldr	x0, [x29, #32]
  4311f4:	ldr	x0, [x0, #40]
  4311f8:	bl	430ed4 <config_parse@plt+0x25d24>
  4311fc:	str	x0, [x29, #80]
  431200:	ldr	x0, [x29, #80]
  431204:	cmp	x0, #0x0
  431208:	b.ne	431230 <config_parse@plt+0x26080>  // b.any
  43120c:	adrp	x0, 453000 <config_parse@plt+0x47e50>
  431210:	add	x1, x0, #0x9c3
  431214:	adrp	x0, 454000 <config_parse@plt+0x48e50>
  431218:	add	x3, x0, #0x4f0
  43121c:	mov	w2, #0x353                 	// #851
  431220:	mov	w0, #0x0                   	// #0
  431224:	bl	40b0b0 <log_oom_internal@plt>
  431228:	mov	w19, w0
  43122c:	b	4316cc <config_parse@plt+0x2651c>
  431230:	ldr	x0, [x29, #32]
  431234:	ldr	x2, [x0, #8]
  431238:	adrp	x0, 453000 <config_parse@plt+0x47e50>
  43123c:	add	x1, x0, #0xe30
  431240:	mov	x0, x2
  431244:	bl	40a770 <shell_escape@plt>
  431248:	str	x0, [x29, #96]
  43124c:	ldr	x0, [x29, #96]
  431250:	cmp	x0, #0x0
  431254:	b.ne	43127c <config_parse@plt+0x260cc>  // b.any
  431258:	adrp	x0, 453000 <config_parse@plt+0x47e50>
  43125c:	add	x1, x0, #0x9c3
  431260:	adrp	x0, 454000 <config_parse@plt+0x48e50>
  431264:	add	x3, x0, #0x4f0
  431268:	mov	w2, #0x357                 	// #855
  43126c:	mov	w0, #0x0                   	// #0
  431270:	bl	40b0b0 <log_oom_internal@plt>
  431274:	mov	w19, w0
  431278:	b	4316cc <config_parse@plt+0x2651c>
  43127c:	ldr	x0, [x29, #32]
  431280:	ldrb	w0, [x0, #4]
  431284:	cmp	w0, #0x0
  431288:	b.eq	431464 <config_parse@plt+0x262b4>  // b.none
  43128c:	add	x0, x29, #0x108
  431290:	sub	x0, x0, #0x40
  431294:	adrp	x1, 453000 <config_parse@plt+0x47e50>
  431298:	add	x1, x1, #0xe68
  43129c:	str	x1, [x0]
  4312a0:	ldr	x1, [x29, #96]
  4312a4:	add	x0, x29, #0x108
  4312a8:	sub	x0, x0, #0x40
  4312ac:	str	x1, [x0, #8]
  4312b0:	add	x0, x29, #0x108
  4312b4:	sub	x0, x0, #0x40
  4312b8:	adrp	x1, 453000 <config_parse@plt+0x47e50>
  4312bc:	add	x1, x1, #0xae0
  4312c0:	str	x1, [x0, #16]
  4312c4:	ldr	x1, [x29, #80]
  4312c8:	add	x0, x29, #0x108
  4312cc:	sub	x0, x0, #0x40
  4312d0:	str	x1, [x0, #24]
  4312d4:	str	xzr, [x29, #128]
  4312d8:	str	xzr, [x29, #136]
  4312dc:	b	431310 <config_parse@plt+0x26160>
  4312e0:	add	x0, x29, #0x108
  4312e4:	sub	x0, x0, #0x40
  4312e8:	ldr	x1, [x29, #136]
  4312ec:	ldr	x0, [x0, x1, lsl #3]
  4312f0:	bl	40b010 <strlen@plt>
  4312f4:	mov	x1, x0
  4312f8:	ldr	x0, [x29, #128]
  4312fc:	add	x0, x0, x1
  431300:	str	x0, [x29, #128]
  431304:	ldr	x0, [x29, #136]
  431308:	add	x0, x0, #0x1
  43130c:	str	x0, [x29, #136]
  431310:	ldr	x0, [x29, #136]
  431314:	cmp	x0, #0x3
  431318:	b.hi	431334 <config_parse@plt+0x26184>  // b.pmore
  43131c:	add	x0, x29, #0x108
  431320:	sub	x0, x0, #0x40
  431324:	ldr	x1, [x29, #136]
  431328:	ldr	x0, [x0, x1, lsl #3]
  43132c:	cmp	x0, #0x0
  431330:	b.ne	4312e0 <config_parse@plt+0x26130>  // b.any
  431334:	ldr	x0, [x29, #128]
  431338:	add	x0, x0, #0x1
  43133c:	str	x0, [x29, #184]
  431340:	ldr	x1, [x29, #184]
  431344:	mov	x0, #0x1                   	// #1
  431348:	bl	42d488 <config_parse@plt+0x222d8>
  43134c:	and	w0, w0, #0xff
  431350:	and	x0, x0, #0xff
  431354:	cmp	x0, #0x0
  431358:	b.eq	431384 <config_parse@plt+0x261d4>  // b.none
  43135c:	adrp	x0, 453000 <config_parse@plt+0x47e50>
  431360:	add	x1, x0, #0x9c3
  431364:	adrp	x0, 454000 <config_parse@plt+0x48e50>
  431368:	add	x4, x0, #0x4e0
  43136c:	mov	w3, #0x35a                 	// #858
  431370:	mov	x2, x1
  431374:	adrp	x0, 453000 <config_parse@plt+0x47e50>
  431378:	add	x1, x0, #0xb28
  43137c:	mov	w0, #0x0                   	// #0
  431380:	bl	409d50 <log_assert_failed_realm@plt>
  431384:	ldr	x0, [x29, #184]
  431388:	cmp	x0, #0x400, lsl #12
  43138c:	cset	w0, hi  // hi = pmore
  431390:	and	w0, w0, #0xff
  431394:	and	x0, x0, #0xff
  431398:	cmp	x0, #0x0
  43139c:	b.eq	4313c8 <config_parse@plt+0x26218>  // b.none
  4313a0:	adrp	x0, 453000 <config_parse@plt+0x47e50>
  4313a4:	add	x1, x0, #0x9c3
  4313a8:	adrp	x0, 454000 <config_parse@plt+0x48e50>
  4313ac:	add	x4, x0, #0x4e0
  4313b0:	mov	w3, #0x35a                 	// #858
  4313b4:	mov	x2, x1
  4313b8:	adrp	x0, 453000 <config_parse@plt+0x47e50>
  4313bc:	add	x1, x0, #0xb58
  4313c0:	mov	w0, #0x0                   	// #0
  4313c4:	bl	409d50 <log_assert_failed_realm@plt>
  4313c8:	ldr	x0, [x29, #184]
  4313cc:	add	x0, x0, #0xf
  4313d0:	lsr	x0, x0, #4
  4313d4:	lsl	x0, x0, #4
  4313d8:	sub	sp, sp, x0
  4313dc:	mov	x0, sp
  4313e0:	add	x0, x0, #0xf
  4313e4:	lsr	x0, x0, #4
  4313e8:	lsl	x0, x0, #4
  4313ec:	str	x0, [x29, #192]
  4313f0:	ldr	x0, [x29, #192]
  4313f4:	str	x0, [x29, #120]
  4313f8:	str	xzr, [x29, #136]
  4313fc:	b	43142c <config_parse@plt+0x2627c>
  431400:	add	x0, x29, #0x108
  431404:	sub	x0, x0, #0x40
  431408:	ldr	x1, [x29, #136]
  43140c:	ldr	x0, [x0, x1, lsl #3]
  431410:	mov	x1, x0
  431414:	ldr	x0, [x29, #120]
  431418:	bl	409770 <stpcpy@plt>
  43141c:	str	x0, [x29, #120]
  431420:	ldr	x0, [x29, #136]
  431424:	add	x0, x0, #0x1
  431428:	str	x0, [x29, #136]
  43142c:	ldr	x0, [x29, #136]
  431430:	cmp	x0, #0x3
  431434:	b.hi	431450 <config_parse@plt+0x262a0>  // b.pmore
  431438:	add	x0, x29, #0x108
  43143c:	sub	x0, x0, #0x40
  431440:	ldr	x1, [x29, #136]
  431444:	ldr	x0, [x0, x1, lsl #3]
  431448:	cmp	x0, #0x0
  43144c:	b.ne	431400 <config_parse@plt+0x26250>  // b.any
  431450:	ldr	x0, [x29, #120]
  431454:	strb	wzr, [x0]
  431458:	ldr	x0, [x29, #192]
  43145c:	str	x0, [x29, #112]
  431460:	b	431694 <config_parse@plt+0x264e4>
  431464:	str	xzr, [x29, #104]
  431468:	ldr	x0, [x29, #32]
  43146c:	ldr	x2, [x0, #32]
  431470:	adrp	x0, 453000 <config_parse@plt+0x47e50>
  431474:	add	x1, x0, #0xe30
  431478:	mov	x0, x2
  43147c:	bl	40a770 <shell_escape@plt>
  431480:	str	x0, [x29, #104]
  431484:	ldr	x0, [x29, #104]
  431488:	cmp	x0, #0x0
  43148c:	b.ne	4314b8 <config_parse@plt+0x26308>  // b.any
  431490:	adrp	x0, 453000 <config_parse@plt+0x47e50>
  431494:	add	x1, x0, #0x9c3
  431498:	adrp	x0, 454000 <config_parse@plt+0x48e50>
  43149c:	add	x3, x0, #0x4f0
  4314a0:	mov	w2, #0x360                 	// #864
  4314a4:	mov	w0, #0x0                   	// #0
  4314a8:	bl	40b0b0 <log_oom_internal@plt>
  4314ac:	mov	w19, w0
  4314b0:	mov	w20, #0x0                   	// #0
  4314b4:	b	431684 <config_parse@plt+0x264d4>
  4314b8:	adrp	x0, 453000 <config_parse@plt+0x47e50>
  4314bc:	add	x0, x0, #0xe68
  4314c0:	str	x0, [x29, #200]
  4314c4:	ldr	x0, [x29, #80]
  4314c8:	str	x0, [x29, #208]
  4314cc:	adrp	x0, 453000 <config_parse@plt+0x47e50>
  4314d0:	add	x0, x0, #0xe78
  4314d4:	str	x0, [x29, #216]
  4314d8:	ldr	x0, [x29, #96]
  4314dc:	str	x0, [x29, #224]
  4314e0:	adrp	x0, 453000 <config_parse@plt+0x47e50>
  4314e4:	add	x0, x0, #0xe88
  4314e8:	str	x0, [x29, #232]
  4314ec:	ldr	x0, [x29, #104]
  4314f0:	str	x0, [x29, #240]
  4314f4:	str	xzr, [x29, #152]
  4314f8:	str	xzr, [x29, #160]
  4314fc:	b	431530 <config_parse@plt+0x26380>
  431500:	ldr	x0, [x29, #160]
  431504:	lsl	x0, x0, #3
  431508:	add	x1, x29, #0xc8
  43150c:	ldr	x0, [x1, x0]
  431510:	bl	40b010 <strlen@plt>
  431514:	mov	x1, x0
  431518:	ldr	x0, [x29, #152]
  43151c:	add	x0, x0, x1
  431520:	str	x0, [x29, #152]
  431524:	ldr	x0, [x29, #160]
  431528:	add	x0, x0, #0x1
  43152c:	str	x0, [x29, #160]
  431530:	ldr	x0, [x29, #160]
  431534:	cmp	x0, #0x5
  431538:	b.hi	431554 <config_parse@plt+0x263a4>  // b.pmore
  43153c:	ldr	x0, [x29, #160]
  431540:	lsl	x0, x0, #3
  431544:	add	x1, x29, #0xc8
  431548:	ldr	x0, [x1, x0]
  43154c:	cmp	x0, #0x0
  431550:	b.ne	431500 <config_parse@plt+0x26350>  // b.any
  431554:	ldr	x0, [x29, #152]
  431558:	add	x0, x0, #0x1
  43155c:	str	x0, [x29, #168]
  431560:	ldr	x1, [x29, #168]
  431564:	mov	x0, #0x1                   	// #1
  431568:	bl	42d488 <config_parse@plt+0x222d8>
  43156c:	and	w0, w0, #0xff
  431570:	and	x0, x0, #0xff
  431574:	cmp	x0, #0x0
  431578:	b.eq	4315a4 <config_parse@plt+0x263f4>  // b.none
  43157c:	adrp	x0, 453000 <config_parse@plt+0x47e50>
  431580:	add	x1, x0, #0x9c3
  431584:	adrp	x0, 454000 <config_parse@plt+0x48e50>
  431588:	add	x4, x0, #0x4e0
  43158c:	mov	w3, #0x362                 	// #866
  431590:	mov	x2, x1
  431594:	adrp	x0, 453000 <config_parse@plt+0x47e50>
  431598:	add	x1, x0, #0xb28
  43159c:	mov	w0, #0x0                   	// #0
  4315a0:	bl	409d50 <log_assert_failed_realm@plt>
  4315a4:	ldr	x0, [x29, #168]
  4315a8:	cmp	x0, #0x400, lsl #12
  4315ac:	cset	w0, hi  // hi = pmore
  4315b0:	and	w0, w0, #0xff
  4315b4:	and	x0, x0, #0xff
  4315b8:	cmp	x0, #0x0
  4315bc:	b.eq	4315e8 <config_parse@plt+0x26438>  // b.none
  4315c0:	adrp	x0, 453000 <config_parse@plt+0x47e50>
  4315c4:	add	x1, x0, #0x9c3
  4315c8:	adrp	x0, 454000 <config_parse@plt+0x48e50>
  4315cc:	add	x4, x0, #0x4e0
  4315d0:	mov	w3, #0x362                 	// #866
  4315d4:	mov	x2, x1
  4315d8:	adrp	x0, 453000 <config_parse@plt+0x47e50>
  4315dc:	add	x1, x0, #0xb58
  4315e0:	mov	w0, #0x0                   	// #0
  4315e4:	bl	409d50 <log_assert_failed_realm@plt>
  4315e8:	ldr	x0, [x29, #168]
  4315ec:	add	x0, x0, #0xf
  4315f0:	lsr	x0, x0, #4
  4315f4:	lsl	x0, x0, #4
  4315f8:	sub	sp, sp, x0
  4315fc:	mov	x0, sp
  431600:	add	x0, x0, #0xf
  431604:	lsr	x0, x0, #4
  431608:	lsl	x0, x0, #4
  43160c:	str	x0, [x29, #176]
  431610:	ldr	x0, [x29, #176]
  431614:	str	x0, [x29, #144]
  431618:	str	xzr, [x29, #160]
  43161c:	b	43164c <config_parse@plt+0x2649c>
  431620:	ldr	x0, [x29, #160]
  431624:	lsl	x0, x0, #3
  431628:	add	x1, x29, #0xc8
  43162c:	ldr	x0, [x1, x0]
  431630:	mov	x1, x0
  431634:	ldr	x0, [x29, #144]
  431638:	bl	409770 <stpcpy@plt>
  43163c:	str	x0, [x29, #144]
  431640:	ldr	x0, [x29, #160]
  431644:	add	x0, x0, #0x1
  431648:	str	x0, [x29, #160]
  43164c:	ldr	x0, [x29, #160]
  431650:	cmp	x0, #0x5
  431654:	b.hi	431670 <config_parse@plt+0x264c0>  // b.pmore
  431658:	ldr	x0, [x29, #160]
  43165c:	lsl	x0, x0, #3
  431660:	add	x1, x29, #0xc8
  431664:	ldr	x0, [x1, x0]
  431668:	cmp	x0, #0x0
  43166c:	b.ne	431620 <config_parse@plt+0x26470>  // b.any
  431670:	ldr	x0, [x29, #144]
  431674:	strb	wzr, [x0]
  431678:	ldr	x0, [x29, #176]
  43167c:	str	x0, [x29, #112]
  431680:	mov	w20, #0x1                   	// #1
  431684:	add	x0, x29, #0x68
  431688:	bl	42d464 <config_parse@plt+0x222b4>
  43168c:	cmp	w20, #0x1
  431690:	b.ne	4316cc <config_parse@plt+0x2651c>  // b.any
  431694:	ldr	x1, [x29, #88]
  431698:	ldr	x0, [x29, #32]
  43169c:	ldrb	w0, [x0, #4]
  4316a0:	and	x0, x0, #0xff
  4316a4:	ldr	x5, [x29, #112]
  4316a8:	mov	x4, x0
  4316ac:	adrp	x0, 453000 <config_parse@plt+0x47e50>
  4316b0:	add	x3, x0, #0xe98
  4316b4:	mov	x2, x1
  4316b8:	adrp	x0, 453000 <config_parse@plt+0x47e50>
  4316bc:	add	x1, x0, #0xe98
  4316c0:	mov	w0, #0x3                   	// #3
  4316c4:	bl	4096c0 <mount_verbose@plt>
  4316c8:	mov	w19, w0
  4316cc:	add	x0, x29, #0x60
  4316d0:	bl	42d464 <config_parse@plt+0x222b4>
  4316d4:	add	x0, x29, #0x58
  4316d8:	bl	42d464 <config_parse@plt+0x222b4>
  4316dc:	add	x0, x29, #0x50
  4316e0:	bl	42d464 <config_parse@plt+0x222b4>
  4316e4:	mov	w1, w19
  4316e8:	adrp	x0, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  4316ec:	ldr	x0, [x0, #4048]
  4316f0:	ldr	x2, [x29, #248]
  4316f4:	ldr	x0, [x0]
  4316f8:	eor	x0, x2, x0
  4316fc:	cmp	x0, #0x0
  431700:	b.eq	431708 <config_parse@plt+0x26558>  // b.none
  431704:	bl	40a440 <__stack_chk_fail@plt>
  431708:	mov	w0, w1
  43170c:	mov	sp, x29
  431710:	ldp	x19, x20, [sp, #16]
  431714:	ldp	x29, x30, [sp], #256
  431718:	ret
  43171c:	stp	x29, x30, [sp, #-224]!
  431720:	mov	x29, sp
  431724:	str	x19, [sp, #16]
  431728:	str	x0, [sp, #40]
  43172c:	str	x1, [sp, #32]
  431730:	adrp	x0, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  431734:	ldr	x0, [x0, #4048]
  431738:	ldr	x1, [x0]
  43173c:	str	x1, [sp, #216]
  431740:	mov	x1, #0x0                   	// #0
  431744:	str	xzr, [sp, #72]
  431748:	ldr	x0, [sp, #40]
  43174c:	cmp	x0, #0x0
  431750:	cset	w0, eq  // eq = none
  431754:	and	w0, w0, #0xff
  431758:	and	x0, x0, #0xff
  43175c:	cmp	x0, #0x0
  431760:	b.eq	43178c <config_parse@plt+0x265dc>  // b.none
  431764:	adrp	x0, 453000 <config_parse@plt+0x47e50>
  431768:	add	x1, x0, #0x9c3
  43176c:	adrp	x0, 454000 <config_parse@plt+0x48e50>
  431770:	add	x4, x0, #0x500
  431774:	mov	w3, #0x36e                 	// #878
  431778:	mov	x2, x1
  43177c:	adrp	x0, 453000 <config_parse@plt+0x47e50>
  431780:	add	x1, x0, #0xd08
  431784:	mov	w0, #0x0                   	// #0
  431788:	bl	409d50 <log_assert_failed_realm@plt>
  43178c:	ldr	x0, [sp, #32]
  431790:	cmp	x0, #0x0
  431794:	cset	w0, eq  // eq = none
  431798:	and	w0, w0, #0xff
  43179c:	and	x0, x0, #0xff
  4317a0:	cmp	x0, #0x0
  4317a4:	b.eq	4317d0 <config_parse@plt+0x26620>  // b.none
  4317a8:	adrp	x0, 453000 <config_parse@plt+0x47e50>
  4317ac:	add	x1, x0, #0x9c3
  4317b0:	adrp	x0, 454000 <config_parse@plt+0x48e50>
  4317b4:	add	x4, x0, #0x500
  4317b8:	mov	w3, #0x36f                 	// #879
  4317bc:	mov	x2, x1
  4317c0:	adrp	x0, 453000 <config_parse@plt+0x47e50>
  4317c4:	add	x1, x0, #0xd10
  4317c8:	mov	w0, #0x0                   	// #0
  4317cc:	bl	409d50 <log_assert_failed_realm@plt>
  4317d0:	ldr	x0, [sp, #32]
  4317d4:	ldr	x0, [x0, #16]
  4317d8:	add	x2, sp, #0x58
  4317dc:	add	x1, sp, #0x48
  4317e0:	mov	x5, #0x0                   	// #0
  4317e4:	mov	x4, x2
  4317e8:	mov	x3, x1
  4317ec:	mov	w2, #0x1                   	// #1
  4317f0:	ldr	x1, [sp, #40]
  4317f4:	bl	40a520 <chase_symlinks_and_stat@plt>
  4317f8:	str	w0, [sp, #56]
  4317fc:	ldr	w0, [sp, #56]
  431800:	cmp	w0, #0x0
  431804:	b.ge	4318c8 <config_parse@plt+0x26718>  // b.tcont
  431808:	ldr	x0, [sp, #32]
  43180c:	ldrb	w0, [x0, #64]
  431810:	cmp	w0, #0x0
  431814:	b.eq	431820 <config_parse@plt+0x26670>  // b.none
  431818:	mov	w0, #0x7                   	// #7
  43181c:	b	431824 <config_parse@plt+0x26674>
  431820:	mov	w0, #0x3                   	// #3
  431824:	str	w0, [sp, #60]
  431828:	ldr	w0, [sp, #56]
  43182c:	str	w0, [sp, #64]
  431830:	str	wzr, [sp, #68]
  431834:	ldr	w0, [sp, #68]
  431838:	bl	40b180 <log_get_max_level_realm@plt>
  43183c:	mov	w1, w0
  431840:	ldr	w0, [sp, #60]
  431844:	and	w0, w0, #0x7
  431848:	cmp	w1, w0
  43184c:	b.lt	4318a0 <config_parse@plt+0x266f0>  // b.tstop
  431850:	ldr	w0, [sp, #68]
  431854:	lsl	w1, w0, #10
  431858:	ldr	w0, [sp, #60]
  43185c:	orr	w8, w1, w0
  431860:	adrp	x0, 453000 <config_parse@plt+0x47e50>
  431864:	add	x1, x0, #0x9c3
  431868:	ldr	x0, [sp, #32]
  43186c:	ldr	x0, [x0, #16]
  431870:	mov	x7, x0
  431874:	ldr	x6, [sp, #40]
  431878:	adrp	x0, 453000 <config_parse@plt+0x47e50>
  43187c:	add	x5, x0, #0xc20
  431880:	adrp	x0, 454000 <config_parse@plt+0x48e50>
  431884:	add	x4, x0, #0x518
  431888:	mov	w3, #0x373                 	// #883
  43188c:	mov	x2, x1
  431890:	ldr	w1, [sp, #64]
  431894:	mov	w0, w8
  431898:	bl	40a790 <log_internal_realm@plt>
  43189c:	b	4318a8 <config_parse@plt+0x266f8>
  4318a0:	ldr	w0, [sp, #64]
  4318a4:	cmp	w0, #0x0
  4318a8:	ldr	x0, [sp, #32]
  4318ac:	ldrb	w0, [x0, #64]
  4318b0:	cmp	w0, #0x0
  4318b4:	b.eq	4318c0 <config_parse@plt+0x26710>  // b.none
  4318b8:	mov	w19, #0x0                   	// #0
  4318bc:	b	4319f4 <config_parse@plt+0x26844>
  4318c0:	ldr	w19, [sp, #56]
  4318c4:	b	4319f4 <config_parse@plt+0x26844>
  4318c8:	ldr	w0, [sp, #104]
  4318cc:	bl	409810 <mode_to_inaccessible_node@plt>
  4318d0:	str	x0, [sp, #80]
  4318d4:	ldr	x0, [sp, #80]
  4318d8:	cmp	x0, #0x0
  4318dc:	cset	w0, eq  // eq = none
  4318e0:	and	w0, w0, #0xff
  4318e4:	and	x0, x0, #0xff
  4318e8:	cmp	x0, #0x0
  4318ec:	b.eq	431918 <config_parse@plt+0x26768>  // b.none
  4318f0:	adrp	x0, 453000 <config_parse@plt+0x47e50>
  4318f4:	add	x1, x0, #0x9c3
  4318f8:	adrp	x0, 454000 <config_parse@plt+0x48e50>
  4318fc:	add	x4, x0, #0x500
  431900:	mov	w3, #0x377                 	// #887
  431904:	mov	x2, x1
  431908:	adrp	x0, 453000 <config_parse@plt+0x47e50>
  43190c:	add	x1, x0, #0xea0
  431910:	mov	w0, #0x0                   	// #0
  431914:	bl	409d50 <log_assert_failed_realm@plt>
  431918:	ldr	x0, [sp, #32]
  43191c:	ldrb	w0, [x0, #64]
  431920:	cmp	w0, #0x0
  431924:	b.eq	431930 <config_parse@plt+0x26780>  // b.none
  431928:	mov	w0, #0x7                   	// #7
  43192c:	b	431934 <config_parse@plt+0x26784>
  431930:	mov	w0, #0x3                   	// #3
  431934:	ldr	x1, [sp, #72]
  431938:	mov	x5, #0x0                   	// #0
  43193c:	mov	x4, #0x1000                	// #4096
  431940:	mov	x3, #0x0                   	// #0
  431944:	mov	x2, x1
  431948:	ldr	x1, [sp, #80]
  43194c:	bl	4096c0 <mount_verbose@plt>
  431950:	str	w0, [sp, #56]
  431954:	ldr	w0, [sp, #56]
  431958:	cmp	w0, #0x0
  43195c:	b.ge	431980 <config_parse@plt+0x267d0>  // b.tcont
  431960:	ldr	x0, [sp, #32]
  431964:	ldrb	w0, [x0, #64]
  431968:	cmp	w0, #0x0
  43196c:	b.eq	431978 <config_parse@plt+0x267c8>  // b.none
  431970:	mov	w19, #0x0                   	// #0
  431974:	b	4319f4 <config_parse@plt+0x26844>
  431978:	ldr	w19, [sp, #56]
  43197c:	b	4319f4 <config_parse@plt+0x26844>
  431980:	ldr	x0, [sp, #32]
  431984:	ldrb	w0, [x0, #64]
  431988:	cmp	w0, #0x0
  43198c:	b.eq	431998 <config_parse@plt+0x267e8>  // b.none
  431990:	mov	w0, #0x7                   	// #7
  431994:	b	43199c <config_parse@plt+0x267ec>
  431998:	mov	w0, #0x3                   	// #3
  43199c:	ldr	x1, [sp, #72]
  4319a0:	mov	x5, #0x0                   	// #0
  4319a4:	mov	x4, #0x1021                	// #4129
  4319a8:	mov	x3, #0x0                   	// #0
  4319ac:	mov	x2, x1
  4319b0:	mov	x1, #0x0                   	// #0
  4319b4:	bl	4096c0 <mount_verbose@plt>
  4319b8:	str	w0, [sp, #56]
  4319bc:	ldr	w0, [sp, #56]
  4319c0:	cmp	w0, #0x0
  4319c4:	b.ge	4319f0 <config_parse@plt+0x26840>  // b.tcont
  4319c8:	ldr	x0, [sp, #72]
  4319cc:	bl	409a00 <umount_verbose@plt>
  4319d0:	ldr	x0, [sp, #32]
  4319d4:	ldrb	w0, [x0, #64]
  4319d8:	cmp	w0, #0x0
  4319dc:	b.eq	4319e8 <config_parse@plt+0x26838>  // b.none
  4319e0:	mov	w19, #0x0                   	// #0
  4319e4:	b	4319f4 <config_parse@plt+0x26844>
  4319e8:	ldr	w19, [sp, #56]
  4319ec:	b	4319f4 <config_parse@plt+0x26844>
  4319f0:	mov	w19, #0x0                   	// #0
  4319f4:	add	x0, sp, #0x48
  4319f8:	bl	42d464 <config_parse@plt+0x222b4>
  4319fc:	mov	w1, w19
  431a00:	adrp	x0, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  431a04:	ldr	x0, [x0, #4048]
  431a08:	ldr	x2, [sp, #216]
  431a0c:	ldr	x0, [x0]
  431a10:	eor	x0, x2, x0
  431a14:	cmp	x0, #0x0
  431a18:	b.eq	431a20 <config_parse@plt+0x26870>  // b.none
  431a1c:	bl	40a440 <__stack_chk_fail@plt>
  431a20:	mov	w0, w1
  431a24:	ldr	x19, [sp, #16]
  431a28:	ldp	x29, x30, [sp], #224
  431a2c:	ret
  431a30:	stp	x29, x30, [sp, #-96]!
  431a34:	mov	x29, sp
  431a38:	str	x19, [sp, #16]
  431a3c:	str	x0, [sp, #40]
  431a40:	str	x1, [sp, #32]
  431a44:	adrp	x0, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  431a48:	ldr	x0, [x0, #4048]
  431a4c:	ldr	x1, [x0]
  431a50:	str	x1, [sp, #88]
  431a54:	mov	x1, #0x0                   	// #0
  431a58:	str	xzr, [sp, #80]
  431a5c:	ldr	x0, [sp, #40]
  431a60:	cmp	x0, #0x0
  431a64:	cset	w0, eq  // eq = none
  431a68:	and	w0, w0, #0xff
  431a6c:	and	x0, x0, #0xff
  431a70:	cmp	x0, #0x0
  431a74:	b.eq	431aa0 <config_parse@plt+0x268f0>  // b.none
  431a78:	adrp	x0, 453000 <config_parse@plt+0x47e50>
  431a7c:	add	x1, x0, #0x9c3
  431a80:	adrp	x0, 454000 <config_parse@plt+0x48e50>
  431a84:	add	x4, x0, #0x530
  431a88:	mov	w3, #0x38a                 	// #906
  431a8c:	mov	x2, x1
  431a90:	adrp	x0, 453000 <config_parse@plt+0x47e50>
  431a94:	add	x1, x0, #0xd08
  431a98:	mov	w0, #0x0                   	// #0
  431a9c:	bl	409d50 <log_assert_failed_realm@plt>
  431aa0:	ldr	x0, [sp, #32]
  431aa4:	cmp	x0, #0x0
  431aa8:	cset	w0, eq  // eq = none
  431aac:	and	w0, w0, #0xff
  431ab0:	and	x0, x0, #0xff
  431ab4:	cmp	x0, #0x0
  431ab8:	b.eq	431ae4 <config_parse@plt+0x26934>  // b.none
  431abc:	adrp	x0, 453000 <config_parse@plt+0x47e50>
  431ac0:	add	x1, x0, #0x9c3
  431ac4:	adrp	x0, 454000 <config_parse@plt+0x48e50>
  431ac8:	add	x4, x0, #0x530
  431acc:	mov	w3, #0x38b                 	// #907
  431ad0:	mov	x2, x1
  431ad4:	adrp	x0, 453000 <config_parse@plt+0x47e50>
  431ad8:	add	x1, x0, #0xd10
  431adc:	mov	w0, #0x0                   	// #0
  431ae0:	bl	409d50 <log_assert_failed_realm@plt>
  431ae4:	ldr	x0, [sp, #32]
  431ae8:	ldr	x0, [x0, #16]
  431aec:	add	x1, sp, #0x50
  431af0:	mov	x4, #0x0                   	// #0
  431af4:	mov	x3, x1
  431af8:	mov	w2, #0x3                   	// #3
  431afc:	ldr	x1, [sp, #40]
  431b00:	bl	409930 <chase_symlinks@plt>
  431b04:	str	w0, [sp, #52]
  431b08:	ldr	w0, [sp, #52]
  431b0c:	cmp	w0, #0x0
  431b10:	b.ge	431bb0 <config_parse@plt+0x26a00>  // b.tcont
  431b14:	mov	w0, #0x3                   	// #3
  431b18:	str	w0, [sp, #68]
  431b1c:	ldr	w0, [sp, #52]
  431b20:	str	w0, [sp, #72]
  431b24:	str	wzr, [sp, #76]
  431b28:	ldr	w0, [sp, #76]
  431b2c:	bl	40b180 <log_get_max_level_realm@plt>
  431b30:	mov	w1, w0
  431b34:	ldr	w0, [sp, #68]
  431b38:	and	w0, w0, #0x7
  431b3c:	cmp	w1, w0
  431b40:	b.lt	431b98 <config_parse@plt+0x269e8>  // b.tstop
  431b44:	ldr	w0, [sp, #76]
  431b48:	lsl	w1, w0, #10
  431b4c:	ldr	w0, [sp, #68]
  431b50:	orr	w8, w1, w0
  431b54:	adrp	x0, 453000 <config_parse@plt+0x47e50>
  431b58:	add	x1, x0, #0x9c3
  431b5c:	ldr	x0, [sp, #32]
  431b60:	ldr	x0, [x0, #16]
  431b64:	mov	x7, x0
  431b68:	ldr	x6, [sp, #40]
  431b6c:	adrp	x0, 453000 <config_parse@plt+0x47e50>
  431b70:	add	x5, x0, #0xc20
  431b74:	adrp	x0, 454000 <config_parse@plt+0x48e50>
  431b78:	add	x4, x0, #0x540
  431b7c:	mov	w3, #0x38f                 	// #911
  431b80:	mov	x2, x1
  431b84:	ldr	w1, [sp, #72]
  431b88:	mov	w0, w8
  431b8c:	bl	40a790 <log_internal_realm@plt>
  431b90:	mov	w19, w0
  431b94:	b	431c9c <config_parse@plt+0x26aec>
  431b98:	ldr	w0, [sp, #72]
  431b9c:	cmp	w0, #0x0
  431ba0:	cneg	w0, w0, lt  // lt = tstop
  431ba4:	and	w0, w0, #0xff
  431ba8:	neg	w19, w0
  431bac:	b	431c9c <config_parse@plt+0x26aec>
  431bb0:	ldr	w0, [sp, #52]
  431bb4:	cmp	w0, #0x0
  431bb8:	b.ne	431c6c <config_parse@plt+0x26abc>  // b.any
  431bbc:	ldr	x0, [sp, #80]
  431bc0:	mov	w1, #0x1ed                 	// #493
  431bc4:	bl	40a540 <mkdir_p_label@plt>
  431bc8:	str	w0, [sp, #52]
  431bcc:	ldr	w0, [sp, #52]
  431bd0:	cmp	w0, #0x0
  431bd4:	b.ge	431c6c <config_parse@plt+0x26abc>  // b.tcont
  431bd8:	mov	w0, #0x3                   	// #3
  431bdc:	str	w0, [sp, #56]
  431be0:	ldr	w0, [sp, #52]
  431be4:	str	w0, [sp, #60]
  431be8:	str	wzr, [sp, #64]
  431bec:	ldr	w0, [sp, #64]
  431bf0:	bl	40b180 <log_get_max_level_realm@plt>
  431bf4:	mov	w1, w0
  431bf8:	ldr	w0, [sp, #56]
  431bfc:	and	w0, w0, #0x7
  431c00:	cmp	w1, w0
  431c04:	b.lt	431c54 <config_parse@plt+0x26aa4>  // b.tstop
  431c08:	ldr	w0, [sp, #64]
  431c0c:	lsl	w1, w0, #10
  431c10:	ldr	w0, [sp, #56]
  431c14:	orr	w7, w1, w0
  431c18:	adrp	x0, 453000 <config_parse@plt+0x47e50>
  431c1c:	add	x1, x0, #0x9c3
  431c20:	ldr	x0, [sp, #80]
  431c24:	mov	x6, x0
  431c28:	adrp	x0, 453000 <config_parse@plt+0x47e50>
  431c2c:	add	x5, x0, #0xed0
  431c30:	adrp	x0, 454000 <config_parse@plt+0x48e50>
  431c34:	add	x4, x0, #0x540
  431c38:	mov	w3, #0x393                 	// #915
  431c3c:	mov	x2, x1
  431c40:	ldr	w1, [sp, #60]
  431c44:	mov	w0, w7
  431c48:	bl	40a790 <log_internal_realm@plt>
  431c4c:	mov	w19, w0
  431c50:	b	431c9c <config_parse@plt+0x26aec>
  431c54:	ldr	w0, [sp, #60]
  431c58:	cmp	w0, #0x0
  431c5c:	cneg	w0, w0, lt  // lt = tstop
  431c60:	and	w0, w0, #0xff
  431c64:	neg	w19, w0
  431c68:	b	431c9c <config_parse@plt+0x26aec>
  431c6c:	ldr	x0, [sp, #32]
  431c70:	ldr	x1, [x0, #8]
  431c74:	ldr	x2, [sp, #80]
  431c78:	ldr	x0, [sp, #32]
  431c7c:	ldr	x3, [x0, #56]
  431c80:	ldr	x0, [sp, #32]
  431c84:	ldr	x0, [x0, #24]
  431c88:	mov	x5, x0
  431c8c:	mov	x4, #0x0                   	// #0
  431c90:	mov	w0, #0x3                   	// #3
  431c94:	bl	4096c0 <mount_verbose@plt>
  431c98:	mov	w19, w0
  431c9c:	add	x0, sp, #0x50
  431ca0:	bl	42d464 <config_parse@plt+0x222b4>
  431ca4:	mov	w1, w19
  431ca8:	adrp	x0, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  431cac:	ldr	x0, [x0, #4048]
  431cb0:	ldr	x2, [sp, #88]
  431cb4:	ldr	x0, [x0]
  431cb8:	eor	x0, x2, x0
  431cbc:	cmp	x0, #0x0
  431cc0:	b.eq	431cc8 <config_parse@plt+0x26b18>  // b.none
  431cc4:	bl	40a440 <__stack_chk_fail@plt>
  431cc8:	mov	w0, w1
  431ccc:	ldr	x19, [sp, #16]
  431cd0:	ldp	x29, x30, [sp], #96
  431cd4:	ret
  431cd8:	stp	x29, x30, [sp, #-96]!
  431cdc:	mov	x29, sp
  431ce0:	str	x0, [sp, #56]
  431ce4:	str	x1, [sp, #48]
  431ce8:	str	x2, [sp, #40]
  431cec:	strb	w3, [sp, #39]
  431cf0:	str	w4, [sp, #32]
  431cf4:	str	w5, [sp, #28]
  431cf8:	str	x6, [sp, #16]
  431cfc:	strb	w7, [sp, #27]
  431d00:	ldr	x0, [sp, #56]
  431d04:	cmp	x0, #0x0
  431d08:	cset	w0, eq  // eq = none
  431d0c:	and	w0, w0, #0xff
  431d10:	and	x0, x0, #0xff
  431d14:	cmp	x0, #0x0
  431d18:	b.eq	431d44 <config_parse@plt+0x26b94>  // b.none
  431d1c:	adrp	x0, 453000 <config_parse@plt+0x47e50>
  431d20:	add	x1, x0, #0x9c3
  431d24:	adrp	x0, 454000 <config_parse@plt+0x48e50>
  431d28:	add	x4, x0, #0x550
  431d2c:	mov	w3, #0x3a3                 	// #931
  431d30:	mov	x2, x1
  431d34:	adrp	x0, 453000 <config_parse@plt+0x47e50>
  431d38:	add	x1, x0, #0xd08
  431d3c:	mov	w0, #0x0                   	// #0
  431d40:	bl	409d50 <log_assert_failed_realm@plt>
  431d44:	str	xzr, [sp, #80]
  431d48:	b	431e90 <config_parse@plt+0x26ce0>
  431d4c:	ldr	x1, [sp, #80]
  431d50:	mov	x0, x1
  431d54:	lsl	x0, x0, #3
  431d58:	add	x0, x0, x1
  431d5c:	lsl	x0, x0, #3
  431d60:	mov	x1, x0
  431d64:	ldr	x0, [sp, #48]
  431d68:	add	x0, x0, x1
  431d6c:	str	x0, [sp, #88]
  431d70:	ldr	x0, [sp, #88]
  431d74:	ldrb	w0, [x0, #65]
  431d78:	ldrb	w1, [sp, #27]
  431d7c:	cmp	w1, w0
  431d80:	b.ne	431e80 <config_parse@plt+0x26cd0>  // b.any
  431d84:	ldr	x0, [sp, #88]
  431d88:	ldr	w0, [x0]
  431d8c:	cmp	w0, #0x4
  431d90:	b.eq	431e30 <config_parse@plt+0x26c80>  // b.none
  431d94:	cmp	w0, #0x4
  431d98:	b.gt	431e44 <config_parse@plt+0x26c94>
  431d9c:	cmp	w0, #0x3
  431da0:	b.eq	431e1c <config_parse@plt+0x26c6c>  // b.none
  431da4:	cmp	w0, #0x3
  431da8:	b.gt	431e44 <config_parse@plt+0x26c94>
  431dac:	cmp	w0, #0x2
  431db0:	b.eq	431e08 <config_parse@plt+0x26c58>  // b.none
  431db4:	cmp	w0, #0x2
  431db8:	b.gt	431e44 <config_parse@plt+0x26c94>
  431dbc:	cmp	w0, #0x0
  431dc0:	b.eq	431dd0 <config_parse@plt+0x26c20>  // b.none
  431dc4:	cmp	w0, #0x1
  431dc8:	b.eq	431de4 <config_parse@plt+0x26c34>  // b.none
  431dcc:	b	431e44 <config_parse@plt+0x26c94>
  431dd0:	ldr	x1, [sp, #88]
  431dd4:	ldr	x0, [sp, #56]
  431dd8:	bl	4303f8 <config_parse@plt+0x25248>
  431ddc:	str	w0, [sp, #76]
  431de0:	b	431e6c <config_parse@plt+0x26cbc>
  431de4:	ldr	x5, [sp, #16]
  431de8:	ldr	w4, [sp, #28]
  431dec:	ldr	w3, [sp, #32]
  431df0:	ldrb	w2, [sp, #39]
  431df4:	ldr	x1, [sp, #88]
  431df8:	ldr	x0, [sp, #56]
  431dfc:	bl	430b84 <config_parse@plt+0x259d4>
  431e00:	str	w0, [sp, #76]
  431e04:	b	431e6c <config_parse@plt+0x26cbc>
  431e08:	ldr	x1, [sp, #88]
  431e0c:	ldr	x0, [sp, #56]
  431e10:	bl	430f9c <config_parse@plt+0x25dec>
  431e14:	str	w0, [sp, #76]
  431e18:	b	431e6c <config_parse@plt+0x26cbc>
  431e1c:	ldr	x1, [sp, #88]
  431e20:	ldr	x0, [sp, #56]
  431e24:	bl	43171c <config_parse@plt+0x2656c>
  431e28:	str	w0, [sp, #76]
  431e2c:	b	431e6c <config_parse@plt+0x26cbc>
  431e30:	ldr	x1, [sp, #88]
  431e34:	ldr	x0, [sp, #56]
  431e38:	bl	431a30 <config_parse@plt+0x26880>
  431e3c:	str	w0, [sp, #76]
  431e40:	b	431e6c <config_parse@plt+0x26cbc>
  431e44:	adrp	x0, 453000 <config_parse@plt+0x47e50>
  431e48:	add	x1, x0, #0x9c3
  431e4c:	adrp	x0, 454000 <config_parse@plt+0x48e50>
  431e50:	add	x4, x0, #0x550
  431e54:	mov	w3, #0x3c2                 	// #962
  431e58:	mov	x2, x1
  431e5c:	adrp	x0, 453000 <config_parse@plt+0x47e50>
  431e60:	add	x1, x0, #0xf00
  431e64:	mov	w0, #0x0                   	// #0
  431e68:	bl	409e80 <log_assert_failed_unreachable_realm@plt>
  431e6c:	ldr	w0, [sp, #76]
  431e70:	cmp	w0, #0x0
  431e74:	b.ge	431e84 <config_parse@plt+0x26cd4>  // b.tcont
  431e78:	ldr	w0, [sp, #76]
  431e7c:	b	431ea4 <config_parse@plt+0x26cf4>
  431e80:	nop
  431e84:	ldr	x0, [sp, #80]
  431e88:	add	x0, x0, #0x1
  431e8c:	str	x0, [sp, #80]
  431e90:	ldr	x1, [sp, #80]
  431e94:	ldr	x0, [sp, #40]
  431e98:	cmp	x1, x0
  431e9c:	b.cc	431d4c <config_parse@plt+0x26b9c>  // b.lo, b.ul, b.last
  431ea0:	mov	w0, #0x0                   	// #0
  431ea4:	ldp	x29, x30, [sp], #96
  431ea8:	ret
  431eac:	stp	x29, x30, [sp, #-192]!
  431eb0:	mov	x29, sp
  431eb4:	str	x19, [sp, #16]
  431eb8:	str	x0, [x29, #56]
  431ebc:	strb	w1, [x29, #55]
  431ec0:	str	w2, [x29, #48]
  431ec4:	str	w3, [x29, #44]
  431ec8:	str	x4, [x29, #32]
  431ecc:	adrp	x0, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  431ed0:	ldr	x0, [x0, #4048]
  431ed4:	ldr	x1, [x0]
  431ed8:	str	x1, [x29, #184]
  431edc:	mov	x1, #0x0                   	// #0
  431ee0:	str	xzr, [x29, #104]
  431ee4:	ldr	x0, [x29, #56]
  431ee8:	cmp	x0, #0x0
  431eec:	cset	w0, eq  // eq = none
  431ef0:	and	w0, w0, #0xff
  431ef4:	and	x0, x0, #0xff
  431ef8:	cmp	x0, #0x0
  431efc:	b.eq	431f28 <config_parse@plt+0x26d78>  // b.none
  431f00:	adrp	x0, 453000 <config_parse@plt+0x47e50>
  431f04:	add	x1, x0, #0x9c3
  431f08:	adrp	x0, 454000 <config_parse@plt+0x48e50>
  431f0c:	add	x4, x0, #0x560
  431f10:	mov	w3, #0x3d5                 	// #981
  431f14:	mov	x2, x1
  431f18:	adrp	x0, 453000 <config_parse@plt+0x47e50>
  431f1c:	add	x1, x0, #0xf20
  431f20:	mov	w0, #0x0                   	// #0
  431f24:	bl	409d50 <log_assert_failed_realm@plt>
  431f28:	mov	x3, #0x0                   	// #0
  431f2c:	mov	x2, #0x1                   	// #1
  431f30:	mov	x1, #0x1                   	// #1
  431f34:	ldr	x0, [x29, #56]
  431f38:	bl	40ae40 <bind_remount_recursive@plt>
  431f3c:	str	w0, [x29, #76]
  431f40:	ldr	w0, [x29, #76]
  431f44:	cmp	w0, #0x0
  431f48:	b.ge	431fdc <config_parse@plt+0x26e2c>  // b.tcont
  431f4c:	mov	w0, #0x3                   	// #3
  431f50:	str	w0, [x29, #92]
  431f54:	ldr	w0, [x29, #76]
  431f58:	str	w0, [x29, #96]
  431f5c:	str	wzr, [x29, #100]
  431f60:	ldr	w0, [x29, #100]
  431f64:	bl	40b180 <log_get_max_level_realm@plt>
  431f68:	mov	w1, w0
  431f6c:	ldr	w0, [x29, #92]
  431f70:	and	w0, w0, #0x7
  431f74:	cmp	w1, w0
  431f78:	b.lt	431fc4 <config_parse@plt+0x26e14>  // b.tstop
  431f7c:	ldr	w0, [x29, #100]
  431f80:	lsl	w1, w0, #10
  431f84:	ldr	w0, [x29, #92]
  431f88:	orr	w7, w1, w0
  431f8c:	adrp	x0, 453000 <config_parse@plt+0x47e50>
  431f90:	add	x1, x0, #0x9c3
  431f94:	ldr	x6, [x29, #56]
  431f98:	adrp	x0, 453000 <config_parse@plt+0x47e50>
  431f9c:	add	x5, x0, #0xf30
  431fa0:	adrp	x0, 454000 <config_parse@plt+0x48e50>
  431fa4:	add	x4, x0, #0x578
  431fa8:	mov	w3, #0x3db                 	// #987
  431fac:	mov	x2, x1
  431fb0:	ldr	w1, [x29, #96]
  431fb4:	mov	w0, w7
  431fb8:	bl	40a790 <log_internal_realm@plt>
  431fbc:	mov	w19, w0
  431fc0:	b	43230c <config_parse@plt+0x2715c>
  431fc4:	ldr	w0, [x29, #96]
  431fc8:	cmp	w0, #0x0
  431fcc:	cneg	w0, w0, lt  // lt = tstop
  431fd0:	and	w0, w0, #0xff
  431fd4:	neg	w19, w0
  431fd8:	b	43230c <config_parse@plt+0x2715c>
  431fdc:	adrp	x0, 453000 <config_parse@plt+0x47e50>
  431fe0:	add	x0, x0, #0xf58
  431fe4:	str	x0, [x29, #120]
  431fe8:	ldr	x0, [x29, #56]
  431fec:	str	x0, [x29, #144]
  431ff0:	b	432000 <config_parse@plt+0x26e50>
  431ff4:	ldr	x0, [x29, #120]
  431ff8:	add	x0, x0, #0x1
  431ffc:	str	x0, [x29, #120]
  432000:	ldr	x0, [x29, #120]
  432004:	ldrb	w0, [x0]
  432008:	cmp	w0, #0x2f
  43200c:	b.ne	432024 <config_parse@plt+0x26e74>  // b.any
  432010:	ldr	x0, [x29, #120]
  432014:	add	x0, x0, #0x1
  432018:	ldrb	w0, [x0]
  43201c:	cmp	w0, #0x2f
  432020:	b.eq	431ff4 <config_parse@plt+0x26e44>  // b.none
  432024:	ldr	x0, [x29, #144]
  432028:	bl	42d558 <config_parse@plt+0x223a8>
  43202c:	and	w0, w0, #0xff
  432030:	cmp	w0, #0x0
  432034:	b.eq	432044 <config_parse@plt+0x26e94>  // b.none
  432038:	ldr	x0, [x29, #120]
  43203c:	str	x0, [x29, #128]
  432040:	b	432198 <config_parse@plt+0x26fe8>
  432044:	ldr	x0, [x29, #144]
  432048:	bl	40b010 <strlen@plt>
  43204c:	mov	x19, x0
  432050:	ldr	x0, [x29, #120]
  432054:	bl	40b010 <strlen@plt>
  432058:	add	x0, x19, x0
  43205c:	add	x0, x0, #0x2
  432060:	str	x0, [x29, #152]
  432064:	ldr	x0, [x29, #152]
  432068:	str	x0, [x29, #160]
  43206c:	ldr	x1, [x29, #160]
  432070:	mov	x0, #0x1                   	// #1
  432074:	bl	42d488 <config_parse@plt+0x222d8>
  432078:	and	w0, w0, #0xff
  43207c:	and	x0, x0, #0xff
  432080:	cmp	x0, #0x0
  432084:	b.eq	4320b0 <config_parse@plt+0x26f00>  // b.none
  432088:	adrp	x0, 453000 <config_parse@plt+0x47e50>
  43208c:	add	x1, x0, #0x9c3
  432090:	adrp	x0, 454000 <config_parse@plt+0x48e50>
  432094:	add	x4, x0, #0x560
  432098:	mov	w3, #0x3dd                 	// #989
  43209c:	mov	x2, x1
  4320a0:	adrp	x0, 453000 <config_parse@plt+0x47e50>
  4320a4:	add	x1, x0, #0xb28
  4320a8:	mov	w0, #0x0                   	// #0
  4320ac:	bl	409d50 <log_assert_failed_realm@plt>
  4320b0:	ldr	x0, [x29, #160]
  4320b4:	cmp	x0, #0x400, lsl #12
  4320b8:	cset	w0, hi  // hi = pmore
  4320bc:	and	w0, w0, #0xff
  4320c0:	and	x0, x0, #0xff
  4320c4:	cmp	x0, #0x0
  4320c8:	b.eq	4320f4 <config_parse@plt+0x26f44>  // b.none
  4320cc:	adrp	x0, 453000 <config_parse@plt+0x47e50>
  4320d0:	add	x1, x0, #0x9c3
  4320d4:	adrp	x0, 454000 <config_parse@plt+0x48e50>
  4320d8:	add	x4, x0, #0x560
  4320dc:	mov	w3, #0x3dd                 	// #989
  4320e0:	mov	x2, x1
  4320e4:	adrp	x0, 453000 <config_parse@plt+0x47e50>
  4320e8:	add	x1, x0, #0xb58
  4320ec:	mov	w0, #0x0                   	// #0
  4320f0:	bl	409d50 <log_assert_failed_realm@plt>
  4320f4:	ldr	x0, [x29, #160]
  4320f8:	add	x0, x0, #0xf
  4320fc:	lsr	x0, x0, #4
  432100:	lsl	x0, x0, #4
  432104:	sub	sp, sp, x0
  432108:	mov	x0, sp
  43210c:	add	x0, x0, #0xf
  432110:	lsr	x0, x0, #4
  432114:	lsl	x0, x0, #4
  432118:	str	x0, [x29, #168]
  43211c:	ldr	x1, [x29, #144]
  432120:	ldr	x0, [x29, #168]
  432124:	bl	409770 <stpcpy@plt>
  432128:	str	x0, [x29, #136]
  43212c:	b	43213c <config_parse@plt+0x26f8c>
  432130:	ldr	x0, [x29, #136]
  432134:	sub	x0, x0, #0x1
  432138:	str	x0, [x29, #136]
  43213c:	ldr	x1, [x29, #136]
  432140:	ldr	x0, [x29, #168]
  432144:	cmp	x1, x0
  432148:	b.ls	432160 <config_parse@plt+0x26fb0>  // b.plast
  43214c:	ldr	x0, [x29, #136]
  432150:	sub	x0, x0, #0x1
  432154:	ldrb	w0, [x0]
  432158:	cmp	w0, #0x2f
  43215c:	b.eq	432130 <config_parse@plt+0x26f80>  // b.none
  432160:	ldr	x0, [x29, #120]
  432164:	ldrb	w0, [x0]
  432168:	cmp	w0, #0x2f
  43216c:	b.eq	432184 <config_parse@plt+0x26fd4>  // b.none
  432170:	ldr	x0, [x29, #136]
  432174:	add	x1, x0, #0x1
  432178:	str	x1, [x29, #136]
  43217c:	mov	w1, #0x2f                  	// #47
  432180:	strb	w1, [x0]
  432184:	ldr	x1, [x29, #120]
  432188:	ldr	x0, [x29, #136]
  43218c:	bl	40af60 <strcpy@plt>
  432190:	ldr	x0, [x29, #168]
  432194:	str	x0, [x29, #128]
  432198:	ldr	x0, [x29, #128]
  43219c:	str	x0, [x29, #176]
  4321a0:	mov	w1, #0x1ed                 	// #493
  4321a4:	ldr	x0, [x29, #176]
  4321a8:	bl	40ac40 <mkdir@plt>
  4321ac:	str	w0, [x29, #76]
  4321b0:	ldr	w0, [x29, #76]
  4321b4:	cmp	w0, #0x0
  4321b8:	b.ge	432260 <config_parse@plt+0x270b0>  // b.tcont
  4321bc:	bl	40a220 <__errno_location@plt>
  4321c0:	ldr	w0, [x0]
  4321c4:	cmp	w0, #0x11
  4321c8:	b.eq	432260 <config_parse@plt+0x270b0>  // b.none
  4321cc:	mov	w0, #0x3                   	// #3
  4321d0:	str	w0, [x29, #80]
  4321d4:	bl	40a220 <__errno_location@plt>
  4321d8:	ldr	w0, [x0]
  4321dc:	str	w0, [x29, #84]
  4321e0:	str	wzr, [x29, #88]
  4321e4:	ldr	w0, [x29, #88]
  4321e8:	bl	40b180 <log_get_max_level_realm@plt>
  4321ec:	mov	w1, w0
  4321f0:	ldr	w0, [x29, #80]
  4321f4:	and	w0, w0, #0x7
  4321f8:	cmp	w1, w0
  4321fc:	b.lt	432248 <config_parse@plt+0x27098>  // b.tstop
  432200:	ldr	w0, [x29, #88]
  432204:	lsl	w1, w0, #10
  432208:	ldr	w0, [x29, #80]
  43220c:	orr	w7, w1, w0
  432210:	adrp	x0, 453000 <config_parse@plt+0x47e50>
  432214:	add	x1, x0, #0x9c3
  432218:	ldr	x6, [x29, #56]
  43221c:	adrp	x0, 453000 <config_parse@plt+0x47e50>
  432220:	add	x5, x0, #0xa90
  432224:	adrp	x0, 454000 <config_parse@plt+0x48e50>
  432228:	add	x4, x0, #0x578
  43222c:	mov	w3, #0x3e0                 	// #992
  432230:	mov	x2, x1
  432234:	ldr	w1, [x29, #84]
  432238:	mov	w0, w7
  43223c:	bl	40a790 <log_internal_realm@plt>
  432240:	mov	w19, w0
  432244:	b	43230c <config_parse@plt+0x2715c>
  432248:	ldr	w0, [x29, #84]
  43224c:	cmp	w0, #0x0
  432250:	cneg	w0, w0, lt  // lt = tstop
  432254:	and	w0, w0, #0xff
  432258:	neg	w19, w0
  43225c:	b	43230c <config_parse@plt+0x2715c>
  432260:	adrp	x0, 453000 <config_parse@plt+0x47e50>
  432264:	add	x0, x0, #0xf60
  432268:	str	x0, [x29, #112]
  43226c:	ldr	w0, [x29, #48]
  432270:	cmp	w0, #0x0
  432274:	b.eq	432280 <config_parse@plt+0x270d0>  // b.none
  432278:	ldr	w0, [x29, #48]
  43227c:	b	432284 <config_parse@plt+0x270d4>
  432280:	mov	w0, #0xffffffff            	// #-1
  432284:	add	x1, x29, #0x68
  432288:	mov	x3, x1
  43228c:	ldr	x2, [x29, #32]
  432290:	mov	w1, w0
  432294:	ldr	x0, [x29, #112]
  432298:	bl	42eb14 <config_parse@plt+0x23964>
  43229c:	str	w0, [x29, #76]
  4322a0:	ldr	w0, [x29, #76]
  4322a4:	cmp	w0, #0x0
  4322a8:	b.ge	4322d0 <config_parse@plt+0x27120>  // b.tcont
  4322ac:	adrp	x0, 453000 <config_parse@plt+0x47e50>
  4322b0:	add	x1, x0, #0x9c3
  4322b4:	adrp	x0, 454000 <config_parse@plt+0x48e50>
  4322b8:	add	x3, x0, #0x578
  4322bc:	mov	w2, #0x3e5                 	// #997
  4322c0:	mov	w0, #0x0                   	// #0
  4322c4:	bl	40b0b0 <log_oom_internal@plt>
  4322c8:	mov	w19, w0
  4322cc:	b	43230c <config_parse@plt+0x2715c>
  4322d0:	ldr	w0, [x29, #76]
  4322d4:	cmp	w0, #0x0
  4322d8:	b.le	4322e4 <config_parse@plt+0x27134>
  4322dc:	ldr	x0, [x29, #104]
  4322e0:	str	x0, [x29, #112]
  4322e4:	ldr	x5, [x29, #112]
  4322e8:	mov	x4, #0x1000000             	// #16777216
  4322ec:	adrp	x0, 453000 <config_parse@plt+0x47e50>
  4322f0:	add	x3, x0, #0xca0
  4322f4:	ldr	x2, [x29, #176]
  4322f8:	adrp	x0, 453000 <config_parse@plt+0x47e50>
  4322fc:	add	x1, x0, #0xca0
  432300:	mov	w0, #0x3                   	// #3
  432304:	bl	4096c0 <mount_verbose@plt>
  432308:	mov	w19, w0
  43230c:	add	x0, x29, #0x68
  432310:	bl	42d464 <config_parse@plt+0x222b4>
  432314:	mov	w1, w19
  432318:	adrp	x0, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  43231c:	ldr	x0, [x0, #4048]
  432320:	ldr	x2, [x29, #184]
  432324:	ldr	x0, [x0]
  432328:	eor	x0, x2, x0
  43232c:	cmp	x0, #0x0
  432330:	b.eq	432338 <config_parse@plt+0x27188>  // b.none
  432334:	bl	40a440 <__stack_chk_fail@plt>
  432338:	mov	w0, w1
  43233c:	mov	sp, x29
  432340:	ldr	x19, [sp, #16]
  432344:	ldp	x29, x30, [sp], #192
  432348:	ret
  43234c:	stp	x29, x30, [sp, #-464]!
  432350:	mov	x29, sp
  432354:	str	x19, [sp, #16]
  432358:	str	x0, [x29, #56]
  43235c:	strb	w1, [x29, #55]
  432360:	str	w2, [x29, #48]
  432364:	str	w3, [x29, #44]
  432368:	str	x4, [x29, #32]
  43236c:	adrp	x0, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  432370:	ldr	x0, [x0, #4048]
  432374:	ldr	x1, [x0]
  432378:	str	x1, [x29, #456]
  43237c:	mov	x1, #0x0                   	// #0
  432380:	strb	wzr, [x29, #66]
  432384:	strb	wzr, [x29, #67]
  432388:	adrp	x0, 454000 <config_parse@plt+0x48e50>
  43238c:	add	x1, x0, #0x158
  432390:	add	x0, x29, #0x1a8
  432394:	ldp	x2, x3, [x1]
  432398:	stp	x2, x3, [x0]
  43239c:	ldr	x2, [x1, #16]
  4323a0:	str	x2, [x0, #16]
  4323a4:	ldr	w1, [x1, #24]
  4323a8:	str	w1, [x0, #24]
  4323ac:	str	xzr, [x29, #144]
  4323b0:	str	xzr, [x29, #152]
  4323b4:	ldr	x0, [x29, #56]
  4323b8:	cmp	x0, #0x0
  4323bc:	cset	w0, eq  // eq = none
  4323c0:	and	w0, w0, #0xff
  4323c4:	and	x0, x0, #0xff
  4323c8:	cmp	x0, #0x0
  4323cc:	b.eq	4323f8 <config_parse@plt+0x27248>  // b.none
  4323d0:	adrp	x0, 453000 <config_parse@plt+0x47e50>
  4323d4:	add	x1, x0, #0x9c3
  4323d8:	adrp	x0, 454000 <config_parse@plt+0x48e50>
  4323dc:	add	x4, x0, #0x590
  4323e0:	mov	w3, #0x3f8                 	// #1016
  4323e4:	mov	x2, x1
  4323e8:	adrp	x0, 453000 <config_parse@plt+0x47e50>
  4323ec:	add	x1, x0, #0xf20
  4323f0:	mov	w0, #0x0                   	// #0
  4323f4:	bl	409d50 <log_assert_failed_realm@plt>
  4323f8:	mov	x2, #0xffffffffffffffff    	// #-1
  4323fc:	adrp	x0, 453000 <config_parse@plt+0x47e50>
  432400:	add	x1, x0, #0xf70
  432404:	ldr	x0, [x29, #56]
  432408:	bl	40a4f0 <path_join_internal@plt>
  43240c:	str	x0, [x29, #152]
  432410:	ldr	x0, [x29, #152]
  432414:	cmp	x0, #0x0
  432418:	b.ne	432440 <config_parse@plt+0x27290>  // b.any
  43241c:	adrp	x0, 453000 <config_parse@plt+0x47e50>
  432420:	add	x1, x0, #0x9c3
  432424:	adrp	x0, 454000 <config_parse@plt+0x48e50>
  432428:	add	x3, x0, #0x5a8
  43242c:	mov	w2, #0x400                 	// #1024
  432430:	mov	w0, #0x0                   	// #0
  432434:	bl	40b0b0 <log_oom_internal@plt>
  432438:	mov	w19, w0
  43243c:	b	432d24 <config_parse@plt+0x27b74>
  432440:	ldr	x0, [x29, #152]
  432444:	add	x1, x29, #0x128
  432448:	bl	44a8c8 <config_parse@plt+0x3f718>
  43244c:	cmp	w0, #0x0
  432450:	b.ge	4324f4 <config_parse@plt+0x27344>  // b.tcont
  432454:	bl	40a220 <__errno_location@plt>
  432458:	ldr	w0, [x0]
  43245c:	cmp	w0, #0x2
  432460:	b.eq	432634 <config_parse@plt+0x27484>  // b.none
  432464:	mov	w0, #0x3                   	// #3
  432468:	str	w0, [x29, #96]
  43246c:	bl	40a220 <__errno_location@plt>
  432470:	ldr	w0, [x0]
  432474:	str	w0, [x29, #100]
  432478:	str	wzr, [x29, #104]
  43247c:	ldr	w0, [x29, #104]
  432480:	bl	40b180 <log_get_max_level_realm@plt>
  432484:	mov	w1, w0
  432488:	ldr	w0, [x29, #96]
  43248c:	and	w0, w0, #0x7
  432490:	cmp	w1, w0
  432494:	b.lt	4324dc <config_parse@plt+0x2732c>  // b.tstop
  432498:	ldr	w0, [x29, #104]
  43249c:	lsl	w1, w0, #10
  4324a0:	ldr	w0, [x29, #96]
  4324a4:	orr	w6, w1, w0
  4324a8:	adrp	x0, 453000 <config_parse@plt+0x47e50>
  4324ac:	add	x1, x0, #0x9c3
  4324b0:	adrp	x0, 453000 <config_parse@plt+0x47e50>
  4324b4:	add	x5, x0, #0xf78
  4324b8:	adrp	x0, 454000 <config_parse@plt+0x48e50>
  4324bc:	add	x4, x0, #0x5a8
  4324c0:	mov	w3, #0x403                 	// #1027
  4324c4:	mov	x2, x1
  4324c8:	ldr	w1, [x29, #100]
  4324cc:	mov	w0, w6
  4324d0:	bl	40a790 <log_internal_realm@plt>
  4324d4:	mov	w19, w0
  4324d8:	b	432d24 <config_parse@plt+0x27b74>
  4324dc:	ldr	w0, [x29, #100]
  4324e0:	cmp	w0, #0x0
  4324e4:	cneg	w0, w0, lt  // lt = tstop
  4324e8:	and	w0, w0, #0xff
  4324ec:	neg	w19, w0
  4324f0:	b	432d24 <config_parse@plt+0x27b74>
  4324f4:	ldr	w0, [x29, #312]
  4324f8:	and	w0, w0, #0xf000
  4324fc:	cmp	w0, #0x4, lsl #12
  432500:	b.ne	432594 <config_parse@plt+0x273e4>  // b.any
  432504:	mov	w0, #0x3                   	// #3
  432508:	str	w0, [x29, #84]
  43250c:	mov	w0, #0x15                  	// #21
  432510:	movk	w0, #0x4000, lsl #16
  432514:	str	w0, [x29, #88]
  432518:	str	wzr, [x29, #92]
  43251c:	ldr	w0, [x29, #92]
  432520:	bl	40b180 <log_get_max_level_realm@plt>
  432524:	mov	w1, w0
  432528:	ldr	w0, [x29, #84]
  43252c:	and	w0, w0, #0x7
  432530:	cmp	w1, w0
  432534:	b.lt	43257c <config_parse@plt+0x273cc>  // b.tstop
  432538:	ldr	w0, [x29, #92]
  43253c:	lsl	w1, w0, #10
  432540:	ldr	w0, [x29, #84]
  432544:	orr	w6, w1, w0
  432548:	adrp	x0, 453000 <config_parse@plt+0x47e50>
  43254c:	add	x1, x0, #0x9c3
  432550:	adrp	x0, 453000 <config_parse@plt+0x47e50>
  432554:	add	x5, x0, #0xfa8
  432558:	adrp	x0, 454000 <config_parse@plt+0x48e50>
  43255c:	add	x4, x0, #0x5a8
  432560:	mov	w3, #0x408                 	// #1032
  432564:	mov	x2, x1
  432568:	ldr	w1, [x29, #88]
  43256c:	mov	w0, w6
  432570:	bl	40a790 <log_internal_realm@plt>
  432574:	mov	w19, w0
  432578:	b	432d24 <config_parse@plt+0x27b74>
  43257c:	ldr	w0, [x29, #88]
  432580:	cmp	w0, #0x0
  432584:	cneg	w0, w0, lt  // lt = tstop
  432588:	and	w0, w0, #0xff
  43258c:	neg	w19, w0
  432590:	b	432d24 <config_parse@plt+0x27b74>
  432594:	ldr	w0, [x29, #312]
  432598:	and	w0, w0, #0xf000
  43259c:	cmp	w0, #0xa, lsl #12
  4325a0:	b.eq	432634 <config_parse@plt+0x27484>  // b.none
  4325a4:	mov	w0, #0x3                   	// #3
  4325a8:	str	w0, [x29, #72]
  4325ac:	mov	w0, #0x16                  	// #22
  4325b0:	movk	w0, #0x4000, lsl #16
  4325b4:	str	w0, [x29, #76]
  4325b8:	str	wzr, [x29, #80]
  4325bc:	ldr	w0, [x29, #80]
  4325c0:	bl	40b180 <log_get_max_level_realm@plt>
  4325c4:	mov	w1, w0
  4325c8:	ldr	w0, [x29, #72]
  4325cc:	and	w0, w0, #0x7
  4325d0:	cmp	w1, w0
  4325d4:	b.lt	43261c <config_parse@plt+0x2746c>  // b.tstop
  4325d8:	ldr	w0, [x29, #80]
  4325dc:	lsl	w1, w0, #10
  4325e0:	ldr	w0, [x29, #72]
  4325e4:	orr	w6, w1, w0
  4325e8:	adrp	x0, 453000 <config_parse@plt+0x47e50>
  4325ec:	add	x1, x0, #0x9c3
  4325f0:	adrp	x0, 454000 <config_parse@plt+0x48e50>
  4325f4:	add	x5, x0, #0x78
  4325f8:	adrp	x0, 454000 <config_parse@plt+0x48e50>
  4325fc:	add	x4, x0, #0x5a8
  432600:	mov	w3, #0x40c                 	// #1036
  432604:	mov	x2, x1
  432608:	ldr	w1, [x29, #76]
  43260c:	mov	w0, w6
  432610:	bl	40a790 <log_internal_realm@plt>
  432614:	mov	w19, w0
  432618:	b	432d24 <config_parse@plt+0x27b74>
  43261c:	ldr	w0, [x29, #76]
  432620:	cmp	w0, #0x0
  432624:	cneg	w0, w0, lt  // lt = tstop
  432628:	and	w0, w0, #0xff
  43262c:	neg	w19, w0
  432630:	b	432d24 <config_parse@plt+0x27b74>
  432634:	add	x0, x29, #0x1a8
  432638:	bl	40acc0 <mkdtemp@plt>
  43263c:	cmp	x0, #0x0
  432640:	b.ne	4326d4 <config_parse@plt+0x27524>  // b.any
  432644:	mov	w0, #0x3                   	// #3
  432648:	str	w0, [x29, #132]
  43264c:	bl	40a220 <__errno_location@plt>
  432650:	ldr	w0, [x0]
  432654:	str	w0, [x29, #136]
  432658:	str	wzr, [x29, #140]
  43265c:	ldr	w0, [x29, #140]
  432660:	bl	40b180 <log_get_max_level_realm@plt>
  432664:	mov	w1, w0
  432668:	ldr	w0, [x29, #132]
  43266c:	and	w0, w0, #0x7
  432670:	cmp	w1, w0
  432674:	b.lt	4326bc <config_parse@plt+0x2750c>  // b.tstop
  432678:	ldr	w0, [x29, #140]
  43267c:	lsl	w1, w0, #10
  432680:	ldr	w0, [x29, #132]
  432684:	orr	w6, w1, w0
  432688:	adrp	x0, 453000 <config_parse@plt+0x47e50>
  43268c:	add	x1, x0, #0x9c3
  432690:	adrp	x0, 454000 <config_parse@plt+0x48e50>
  432694:	add	x5, x0, #0x120
  432698:	adrp	x0, 454000 <config_parse@plt+0x48e50>
  43269c:	add	x4, x0, #0x5a8
  4326a0:	mov	w3, #0x410                 	// #1040
  4326a4:	mov	x2, x1
  4326a8:	ldr	w1, [x29, #136]
  4326ac:	mov	w0, w6
  4326b0:	bl	40a790 <log_internal_realm@plt>
  4326b4:	mov	w19, w0
  4326b8:	b	432d24 <config_parse@plt+0x27b74>
  4326bc:	ldr	w0, [x29, #136]
  4326c0:	cmp	w0, #0x0
  4326c4:	cneg	w0, w0, lt  // lt = tstop
  4326c8:	and	w0, w0, #0xff
  4326cc:	neg	w19, w0
  4326d0:	b	432d24 <config_parse@plt+0x27b74>
  4326d4:	adrp	x0, 453000 <config_parse@plt+0x47e50>
  4326d8:	add	x0, x0, #0xf60
  4326dc:	str	x0, [x29, #168]
  4326e0:	ldr	w0, [x29, #48]
  4326e4:	cmp	w0, #0x0
  4326e8:	b.eq	4326f4 <config_parse@plt+0x27544>  // b.none
  4326ec:	ldr	w0, [x29, #48]
  4326f0:	b	4326f8 <config_parse@plt+0x27548>
  4326f4:	mov	w0, #0xffffffff            	// #-1
  4326f8:	add	x1, x29, #0x90
  4326fc:	mov	x3, x1
  432700:	ldr	x2, [x29, #32]
  432704:	mov	w1, w0
  432708:	ldr	x0, [x29, #168]
  43270c:	bl	42eb14 <config_parse@plt+0x23964>
  432710:	str	w0, [x29, #68]
  432714:	ldr	w0, [x29, #68]
  432718:	cmp	w0, #0x0
  43271c:	b.lt	432cd4 <config_parse@plt+0x27b24>  // b.tstop
  432720:	ldr	w0, [x29, #68]
  432724:	cmp	w0, #0x0
  432728:	b.le	432734 <config_parse@plt+0x27584>
  43272c:	ldr	x0, [x29, #144]
  432730:	str	x0, [x29, #168]
  432734:	add	x1, x29, #0x1a8
  432738:	ldr	x5, [x29, #168]
  43273c:	mov	x4, #0x1000000             	// #16777216
  432740:	adrp	x0, 453000 <config_parse@plt+0x47e50>
  432744:	add	x3, x0, #0xca0
  432748:	mov	x2, x1
  43274c:	adrp	x0, 453000 <config_parse@plt+0x47e50>
  432750:	add	x1, x0, #0xca0
  432754:	mov	w0, #0x3                   	// #3
  432758:	bl	4096c0 <mount_verbose@plt>
  43275c:	str	w0, [x29, #68]
  432760:	ldr	w0, [x29, #68]
  432764:	cmp	w0, #0x0
  432768:	b.lt	432cdc <config_parse@plt+0x27b2c>  // b.tstop
  43276c:	mov	w0, #0x1                   	// #1
  432770:	strb	w0, [x29, #66]
  432774:	adrp	x0, 454000 <config_parse@plt+0x48e50>
  432778:	add	x0, x0, #0x150
  43277c:	str	x0, [x29, #176]
  432780:	ldr	x0, [x29, #56]
  432784:	str	x0, [x29, #224]
  432788:	b	432798 <config_parse@plt+0x275e8>
  43278c:	ldr	x0, [x29, #176]
  432790:	add	x0, x0, #0x1
  432794:	str	x0, [x29, #176]
  432798:	ldr	x0, [x29, #176]
  43279c:	ldrb	w0, [x0]
  4327a0:	cmp	w0, #0x2f
  4327a4:	b.ne	4327bc <config_parse@plt+0x2760c>  // b.any
  4327a8:	ldr	x0, [x29, #176]
  4327ac:	add	x0, x0, #0x1
  4327b0:	ldrb	w0, [x0]
  4327b4:	cmp	w0, #0x2f
  4327b8:	b.eq	43278c <config_parse@plt+0x275dc>  // b.none
  4327bc:	ldr	x0, [x29, #224]
  4327c0:	bl	42d558 <config_parse@plt+0x223a8>
  4327c4:	and	w0, w0, #0xff
  4327c8:	cmp	w0, #0x0
  4327cc:	b.eq	4327dc <config_parse@plt+0x2762c>  // b.none
  4327d0:	ldr	x0, [x29, #176]
  4327d4:	str	x0, [x29, #184]
  4327d8:	b	432930 <config_parse@plt+0x27780>
  4327dc:	ldr	x0, [x29, #224]
  4327e0:	bl	40b010 <strlen@plt>
  4327e4:	mov	x19, x0
  4327e8:	ldr	x0, [x29, #176]
  4327ec:	bl	40b010 <strlen@plt>
  4327f0:	add	x0, x19, x0
  4327f4:	add	x0, x0, #0x2
  4327f8:	str	x0, [x29, #232]
  4327fc:	ldr	x0, [x29, #232]
  432800:	str	x0, [x29, #240]
  432804:	ldr	x1, [x29, #240]
  432808:	mov	x0, #0x1                   	// #1
  43280c:	bl	42d488 <config_parse@plt+0x222d8>
  432810:	and	w0, w0, #0xff
  432814:	and	x0, x0, #0xff
  432818:	cmp	x0, #0x0
  43281c:	b.eq	432848 <config_parse@plt+0x27698>  // b.none
  432820:	adrp	x0, 453000 <config_parse@plt+0x47e50>
  432824:	add	x1, x0, #0x9c3
  432828:	adrp	x0, 454000 <config_parse@plt+0x48e50>
  43282c:	add	x4, x0, #0x590
  432830:	mov	w3, #0x41f                 	// #1055
  432834:	mov	x2, x1
  432838:	adrp	x0, 453000 <config_parse@plt+0x47e50>
  43283c:	add	x1, x0, #0xb28
  432840:	mov	w0, #0x0                   	// #0
  432844:	bl	409d50 <log_assert_failed_realm@plt>
  432848:	ldr	x0, [x29, #240]
  43284c:	cmp	x0, #0x400, lsl #12
  432850:	cset	w0, hi  // hi = pmore
  432854:	and	w0, w0, #0xff
  432858:	and	x0, x0, #0xff
  43285c:	cmp	x0, #0x0
  432860:	b.eq	43288c <config_parse@plt+0x276dc>  // b.none
  432864:	adrp	x0, 453000 <config_parse@plt+0x47e50>
  432868:	add	x1, x0, #0x9c3
  43286c:	adrp	x0, 454000 <config_parse@plt+0x48e50>
  432870:	add	x4, x0, #0x590
  432874:	mov	w3, #0x41f                 	// #1055
  432878:	mov	x2, x1
  43287c:	adrp	x0, 453000 <config_parse@plt+0x47e50>
  432880:	add	x1, x0, #0xb58
  432884:	mov	w0, #0x0                   	// #0
  432888:	bl	409d50 <log_assert_failed_realm@plt>
  43288c:	ldr	x0, [x29, #240]
  432890:	add	x0, x0, #0xf
  432894:	lsr	x0, x0, #4
  432898:	lsl	x0, x0, #4
  43289c:	sub	sp, sp, x0
  4328a0:	mov	x0, sp
  4328a4:	add	x0, x0, #0xf
  4328a8:	lsr	x0, x0, #4
  4328ac:	lsl	x0, x0, #4
  4328b0:	str	x0, [x29, #248]
  4328b4:	ldr	x1, [x29, #224]
  4328b8:	ldr	x0, [x29, #248]
  4328bc:	bl	409770 <stpcpy@plt>
  4328c0:	str	x0, [x29, #192]
  4328c4:	b	4328d4 <config_parse@plt+0x27724>
  4328c8:	ldr	x0, [x29, #192]
  4328cc:	sub	x0, x0, #0x1
  4328d0:	str	x0, [x29, #192]
  4328d4:	ldr	x1, [x29, #192]
  4328d8:	ldr	x0, [x29, #248]
  4328dc:	cmp	x1, x0
  4328e0:	b.ls	4328f8 <config_parse@plt+0x27748>  // b.plast
  4328e4:	ldr	x0, [x29, #192]
  4328e8:	sub	x0, x0, #0x1
  4328ec:	ldrb	w0, [x0]
  4328f0:	cmp	w0, #0x2f
  4328f4:	b.eq	4328c8 <config_parse@plt+0x27718>  // b.none
  4328f8:	ldr	x0, [x29, #176]
  4328fc:	ldrb	w0, [x0]
  432900:	cmp	w0, #0x2f
  432904:	b.eq	43291c <config_parse@plt+0x2776c>  // b.none
  432908:	ldr	x0, [x29, #192]
  43290c:	add	x1, x0, #0x1
  432910:	str	x1, [x29, #192]
  432914:	mov	w1, #0x2f                  	// #47
  432918:	strb	w1, [x0]
  43291c:	ldr	x1, [x29, #176]
  432920:	ldr	x0, [x29, #192]
  432924:	bl	40af60 <strcpy@plt>
  432928:	ldr	x0, [x29, #248]
  43292c:	str	x0, [x29, #184]
  432930:	ldr	x0, [x29, #184]
  432934:	str	x0, [x29, #256]
  432938:	adrp	x0, 454000 <config_parse@plt+0x48e50>
  43293c:	add	x0, x0, #0x150
  432940:	str	x0, [x29, #200]
  432944:	add	x0, x29, #0x1a8
  432948:	str	x0, [x29, #264]
  43294c:	b	43295c <config_parse@plt+0x277ac>
  432950:	ldr	x0, [x29, #200]
  432954:	add	x0, x0, #0x1
  432958:	str	x0, [x29, #200]
  43295c:	ldr	x0, [x29, #200]
  432960:	ldrb	w0, [x0]
  432964:	cmp	w0, #0x2f
  432968:	b.ne	432980 <config_parse@plt+0x277d0>  // b.any
  43296c:	ldr	x0, [x29, #200]
  432970:	add	x0, x0, #0x1
  432974:	ldrb	w0, [x0]
  432978:	cmp	w0, #0x2f
  43297c:	b.eq	432950 <config_parse@plt+0x277a0>  // b.none
  432980:	ldr	x0, [x29, #264]
  432984:	bl	42d558 <config_parse@plt+0x223a8>
  432988:	and	w0, w0, #0xff
  43298c:	cmp	w0, #0x0
  432990:	b.eq	4329a0 <config_parse@plt+0x277f0>  // b.none
  432994:	ldr	x0, [x29, #200]
  432998:	str	x0, [x29, #208]
  43299c:	b	432af4 <config_parse@plt+0x27944>
  4329a0:	ldr	x0, [x29, #264]
  4329a4:	bl	40b010 <strlen@plt>
  4329a8:	mov	x19, x0
  4329ac:	ldr	x0, [x29, #200]
  4329b0:	bl	40b010 <strlen@plt>
  4329b4:	add	x0, x19, x0
  4329b8:	add	x0, x0, #0x2
  4329bc:	str	x0, [x29, #272]
  4329c0:	ldr	x0, [x29, #272]
  4329c4:	str	x0, [x29, #280]
  4329c8:	ldr	x1, [x29, #280]
  4329cc:	mov	x0, #0x1                   	// #1
  4329d0:	bl	42d488 <config_parse@plt+0x222d8>
  4329d4:	and	w0, w0, #0xff
  4329d8:	and	x0, x0, #0xff
  4329dc:	cmp	x0, #0x0
  4329e0:	b.eq	432a0c <config_parse@plt+0x2785c>  // b.none
  4329e4:	adrp	x0, 453000 <config_parse@plt+0x47e50>
  4329e8:	add	x1, x0, #0x9c3
  4329ec:	adrp	x0, 454000 <config_parse@plt+0x48e50>
  4329f0:	add	x4, x0, #0x590
  4329f4:	mov	w3, #0x420                 	// #1056
  4329f8:	mov	x2, x1
  4329fc:	adrp	x0, 453000 <config_parse@plt+0x47e50>
  432a00:	add	x1, x0, #0xb28
  432a04:	mov	w0, #0x0                   	// #0
  432a08:	bl	409d50 <log_assert_failed_realm@plt>
  432a0c:	ldr	x0, [x29, #280]
  432a10:	cmp	x0, #0x400, lsl #12
  432a14:	cset	w0, hi  // hi = pmore
  432a18:	and	w0, w0, #0xff
  432a1c:	and	x0, x0, #0xff
  432a20:	cmp	x0, #0x0
  432a24:	b.eq	432a50 <config_parse@plt+0x278a0>  // b.none
  432a28:	adrp	x0, 453000 <config_parse@plt+0x47e50>
  432a2c:	add	x1, x0, #0x9c3
  432a30:	adrp	x0, 454000 <config_parse@plt+0x48e50>
  432a34:	add	x4, x0, #0x590
  432a38:	mov	w3, #0x420                 	// #1056
  432a3c:	mov	x2, x1
  432a40:	adrp	x0, 453000 <config_parse@plt+0x47e50>
  432a44:	add	x1, x0, #0xb58
  432a48:	mov	w0, #0x0                   	// #0
  432a4c:	bl	409d50 <log_assert_failed_realm@plt>
  432a50:	ldr	x0, [x29, #280]
  432a54:	add	x0, x0, #0xf
  432a58:	lsr	x0, x0, #4
  432a5c:	lsl	x0, x0, #4
  432a60:	sub	sp, sp, x0
  432a64:	mov	x0, sp
  432a68:	add	x0, x0, #0xf
  432a6c:	lsr	x0, x0, #4
  432a70:	lsl	x0, x0, #4
  432a74:	str	x0, [x29, #288]
  432a78:	ldr	x1, [x29, #264]
  432a7c:	ldr	x0, [x29, #288]
  432a80:	bl	409770 <stpcpy@plt>
  432a84:	str	x0, [x29, #216]
  432a88:	b	432a98 <config_parse@plt+0x278e8>
  432a8c:	ldr	x0, [x29, #216]
  432a90:	sub	x0, x0, #0x1
  432a94:	str	x0, [x29, #216]
  432a98:	ldr	x1, [x29, #216]
  432a9c:	ldr	x0, [x29, #288]
  432aa0:	cmp	x1, x0
  432aa4:	b.ls	432abc <config_parse@plt+0x2790c>  // b.plast
  432aa8:	ldr	x0, [x29, #216]
  432aac:	sub	x0, x0, #0x1
  432ab0:	ldrb	w0, [x0]
  432ab4:	cmp	w0, #0x2f
  432ab8:	b.eq	432a8c <config_parse@plt+0x278dc>  // b.none
  432abc:	ldr	x0, [x29, #200]
  432ac0:	ldrb	w0, [x0]
  432ac4:	cmp	w0, #0x2f
  432ac8:	b.eq	432ae0 <config_parse@plt+0x27930>  // b.none
  432acc:	ldr	x0, [x29, #216]
  432ad0:	add	x1, x0, #0x1
  432ad4:	str	x1, [x29, #216]
  432ad8:	mov	w1, #0x2f                  	// #47
  432adc:	strb	w1, [x0]
  432ae0:	ldr	x1, [x29, #200]
  432ae4:	ldr	x0, [x29, #216]
  432ae8:	bl	40af60 <strcpy@plt>
  432aec:	ldr	x0, [x29, #288]
  432af0:	str	x0, [x29, #208]
  432af4:	ldr	x0, [x29, #208]
  432af8:	str	x0, [x29, #160]
  432afc:	mov	w1, #0x1ed                 	// #493
  432b00:	ldr	x0, [x29, #160]
  432b04:	bl	40ac40 <mkdir@plt>
  432b08:	str	w0, [x29, #68]
  432b0c:	ldr	w0, [x29, #68]
  432b10:	cmp	w0, #0x0
  432b14:	b.ge	432bbc <config_parse@plt+0x27a0c>  // b.tcont
  432b18:	bl	40a220 <__errno_location@plt>
  432b1c:	ldr	w0, [x0]
  432b20:	cmp	w0, #0x11
  432b24:	b.eq	432bbc <config_parse@plt+0x27a0c>  // b.none
  432b28:	mov	w0, #0x3                   	// #3
  432b2c:	str	w0, [x29, #108]
  432b30:	bl	40a220 <__errno_location@plt>
  432b34:	ldr	w0, [x0]
  432b38:	str	w0, [x29, #112]
  432b3c:	str	wzr, [x29, #116]
  432b40:	ldr	w0, [x29, #116]
  432b44:	bl	40b180 <log_get_max_level_realm@plt>
  432b48:	mov	w1, w0
  432b4c:	ldr	w0, [x29, #108]
  432b50:	and	w0, w0, #0x7
  432b54:	cmp	w1, w0
  432b58:	b.lt	432ba0 <config_parse@plt+0x279f0>  // b.tstop
  432b5c:	ldr	w0, [x29, #116]
  432b60:	lsl	w1, w0, #10
  432b64:	ldr	w0, [x29, #108]
  432b68:	orr	w7, w1, w0
  432b6c:	adrp	x0, 453000 <config_parse@plt+0x47e50>
  432b70:	add	x1, x0, #0x9c3
  432b74:	ldr	x6, [x29, #160]
  432b78:	adrp	x0, 453000 <config_parse@plt+0x47e50>
  432b7c:	add	x5, x0, #0xa90
  432b80:	adrp	x0, 454000 <config_parse@plt+0x48e50>
  432b84:	add	x4, x0, #0x5a8
  432b88:	mov	w3, #0x424                 	// #1060
  432b8c:	mov	x2, x1
  432b90:	ldr	w1, [x29, #112]
  432b94:	mov	w0, w7
  432b98:	bl	40a790 <log_internal_realm@plt>
  432b9c:	b	432bb4 <config_parse@plt+0x27a04>
  432ba0:	ldr	w0, [x29, #112]
  432ba4:	cmp	w0, #0x0
  432ba8:	cneg	w0, w0, lt  // lt = tstop
  432bac:	and	w0, w0, #0xff
  432bb0:	neg	w0, w0
  432bb4:	str	w0, [x29, #68]
  432bb8:	b	432cf0 <config_parse@plt+0x27b40>
  432bbc:	mov	x5, #0x0                   	// #0
  432bc0:	mov	x4, #0x5000                	// #20480
  432bc4:	mov	x3, #0x0                   	// #0
  432bc8:	ldr	x2, [x29, #160]
  432bcc:	ldr	x1, [x29, #256]
  432bd0:	mov	w0, #0x3                   	// #3
  432bd4:	bl	4096c0 <mount_verbose@plt>
  432bd8:	str	w0, [x29, #68]
  432bdc:	ldr	w0, [x29, #68]
  432be0:	cmp	w0, #0x0
  432be4:	b.lt	432ce4 <config_parse@plt+0x27b34>  // b.tstop
  432be8:	mov	w0, #0x1                   	// #1
  432bec:	strb	w0, [x29, #67]
  432bf0:	mov	x3, #0x0                   	// #0
  432bf4:	mov	x2, #0x1                   	// #1
  432bf8:	mov	x1, #0x1                   	// #1
  432bfc:	ldr	x0, [x29, #160]
  432c00:	bl	40ae40 <bind_remount_recursive@plt>
  432c04:	str	w0, [x29, #68]
  432c08:	ldr	w0, [x29, #68]
  432c0c:	cmp	w0, #0x0
  432c10:	b.ge	432c94 <config_parse@plt+0x27ae4>  // b.tcont
  432c14:	mov	w0, #0x3                   	// #3
  432c18:	str	w0, [x29, #120]
  432c1c:	ldr	w0, [x29, #68]
  432c20:	str	w0, [x29, #124]
  432c24:	str	wzr, [x29, #128]
  432c28:	ldr	w0, [x29, #128]
  432c2c:	bl	40b180 <log_get_max_level_realm@plt>
  432c30:	mov	w1, w0
  432c34:	ldr	w0, [x29, #120]
  432c38:	and	w0, w0, #0x7
  432c3c:	cmp	w1, w0
  432c40:	b.lt	432c88 <config_parse@plt+0x27ad8>  // b.tstop
  432c44:	ldr	w0, [x29, #128]
  432c48:	lsl	w1, w0, #10
  432c4c:	ldr	w0, [x29, #120]
  432c50:	orr	w7, w1, w0
  432c54:	adrp	x0, 453000 <config_parse@plt+0x47e50>
  432c58:	add	x1, x0, #0x9c3
  432c5c:	ldr	x6, [x29, #160]
  432c60:	adrp	x0, 453000 <config_parse@plt+0x47e50>
  432c64:	add	x5, x0, #0xf30
  432c68:	adrp	x0, 454000 <config_parse@plt+0x48e50>
  432c6c:	add	x4, x0, #0x5a8
  432c70:	mov	w3, #0x430                 	// #1072
  432c74:	mov	x2, x1
  432c78:	ldr	w1, [x29, #124]
  432c7c:	mov	w0, w7
  432c80:	bl	40a790 <log_internal_realm@plt>
  432c84:	b	432cf0 <config_parse@plt+0x27b40>
  432c88:	ldr	w0, [x29, #124]
  432c8c:	cmp	w0, #0x0
  432c90:	b	432cf0 <config_parse@plt+0x27b40>
  432c94:	add	x0, x29, #0x1a8
  432c98:	mov	x5, #0x0                   	// #0
  432c9c:	mov	x4, #0x2000                	// #8192
  432ca0:	mov	x3, #0x0                   	// #0
  432ca4:	ldr	x2, [x29, #56]
  432ca8:	mov	x1, x0
  432cac:	mov	w0, #0x3                   	// #3
  432cb0:	bl	4096c0 <mount_verbose@plt>
  432cb4:	str	w0, [x29, #68]
  432cb8:	ldr	w0, [x29, #68]
  432cbc:	cmp	w0, #0x0
  432cc0:	b.lt	432cec <config_parse@plt+0x27b3c>  // b.tstop
  432cc4:	add	x0, x29, #0x1a8
  432cc8:	bl	40a0f0 <rmdir@plt>
  432ccc:	mov	w19, #0x0                   	// #0
  432cd0:	b	432d24 <config_parse@plt+0x27b74>
  432cd4:	nop
  432cd8:	b	432cf0 <config_parse@plt+0x27b40>
  432cdc:	nop
  432ce0:	b	432cf0 <config_parse@plt+0x27b40>
  432ce4:	nop
  432ce8:	b	432cf0 <config_parse@plt+0x27b40>
  432cec:	nop
  432cf0:	ldrb	w0, [x29, #67]
  432cf4:	cmp	w0, #0x0
  432cf8:	b.eq	432d04 <config_parse@plt+0x27b54>  // b.none
  432cfc:	ldr	x0, [x29, #160]
  432d00:	bl	409a00 <umount_verbose@plt>
  432d04:	ldrb	w0, [x29, #66]
  432d08:	cmp	w0, #0x0
  432d0c:	b.eq	432d18 <config_parse@plt+0x27b68>  // b.none
  432d10:	add	x0, x29, #0x1a8
  432d14:	bl	409a00 <umount_verbose@plt>
  432d18:	add	x0, x29, #0x1a8
  432d1c:	bl	40a0f0 <rmdir@plt>
  432d20:	ldr	w19, [x29, #68]
  432d24:	add	x0, x29, #0x98
  432d28:	bl	42d464 <config_parse@plt+0x222b4>
  432d2c:	add	x0, x29, #0x90
  432d30:	bl	42d464 <config_parse@plt+0x222b4>
  432d34:	mov	w1, w19
  432d38:	adrp	x0, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  432d3c:	ldr	x0, [x0, #4048]
  432d40:	ldr	x2, [x29, #456]
  432d44:	ldr	x0, [x0]
  432d48:	eor	x0, x2, x0
  432d4c:	cmp	x0, #0x0
  432d50:	b.eq	432d58 <config_parse@plt+0x27ba8>  // b.none
  432d54:	bl	40a440 <__stack_chk_fail@plt>
  432d58:	mov	w0, w1
  432d5c:	mov	sp, x29
  432d60:	ldr	x19, [sp, #16]
  432d64:	ldp	x29, x30, [sp], #464
  432d68:	ret
  432d6c:	stp	x29, x30, [sp, #-384]!
  432d70:	mov	x29, sp
  432d74:	str	x19, [sp, #16]
  432d78:	str	x0, [x29, #56]
  432d7c:	strb	w1, [x29, #55]
  432d80:	str	w2, [x29, #48]
  432d84:	str	w3, [x29, #44]
  432d88:	str	x4, [x29, #32]
  432d8c:	adrp	x0, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  432d90:	ldr	x0, [x0, #4048]
  432d94:	ldr	x1, [x0]
  432d98:	str	x1, [x29, #376]
  432d9c:	mov	x1, #0x0                   	// #0
  432da0:	str	xzr, [x29, #120]
  432da4:	str	xzr, [x29, #128]
  432da8:	str	xzr, [x29, #136]
  432dac:	str	xzr, [x29, #144]
  432db0:	adrp	x0, 454000 <config_parse@plt+0x48e50>
  432db4:	add	x1, x0, #0x158
  432db8:	add	x0, x29, #0x158
  432dbc:	ldp	x2, x3, [x1]
  432dc0:	stp	x2, x3, [x0]
  432dc4:	ldr	x2, [x1, #16]
  432dc8:	str	x2, [x0, #16]
  432dcc:	ldr	w1, [x1, #24]
  432dd0:	str	w1, [x0, #24]
  432dd4:	strb	wzr, [x29, #79]
  432dd8:	ldr	x0, [x29, #56]
  432ddc:	cmp	x0, #0x0
  432de0:	cset	w0, eq  // eq = none
  432de4:	and	w0, w0, #0xff
  432de8:	and	x0, x0, #0xff
  432dec:	cmp	x0, #0x0
  432df0:	b.eq	432e1c <config_parse@plt+0x27c6c>  // b.none
  432df4:	adrp	x0, 453000 <config_parse@plt+0x47e50>
  432df8:	add	x1, x0, #0x9c3
  432dfc:	adrp	x0, 454000 <config_parse@plt+0x48e50>
  432e00:	add	x4, x0, #0x5c0
  432e04:	mov	w3, #0x451                 	// #1105
  432e08:	mov	x2, x1
  432e0c:	adrp	x0, 453000 <config_parse@plt+0x47e50>
  432e10:	add	x1, x0, #0xf20
  432e14:	mov	w0, #0x0                   	// #0
  432e18:	bl	409d50 <log_assert_failed_realm@plt>
  432e1c:	add	x0, x29, #0x158
  432e20:	bl	40acc0 <mkdtemp@plt>
  432e24:	cmp	x0, #0x0
  432e28:	b.ne	432ebc <config_parse@plt+0x27d0c>  // b.any
  432e2c:	mov	w0, #0x3                   	// #3
  432e30:	str	w0, [x29, #108]
  432e34:	bl	40a220 <__errno_location@plt>
  432e38:	ldr	w0, [x0]
  432e3c:	str	w0, [x29, #112]
  432e40:	str	wzr, [x29, #116]
  432e44:	ldr	w0, [x29, #116]
  432e48:	bl	40b180 <log_get_max_level_realm@plt>
  432e4c:	mov	w1, w0
  432e50:	ldr	w0, [x29, #108]
  432e54:	and	w0, w0, #0x7
  432e58:	cmp	w1, w0
  432e5c:	b.lt	432ea4 <config_parse@plt+0x27cf4>  // b.tstop
  432e60:	ldr	w0, [x29, #116]
  432e64:	lsl	w1, w0, #10
  432e68:	ldr	w0, [x29, #108]
  432e6c:	orr	w6, w1, w0
  432e70:	adrp	x0, 453000 <config_parse@plt+0x47e50>
  432e74:	add	x1, x0, #0x9c3
  432e78:	adrp	x0, 454000 <config_parse@plt+0x48e50>
  432e7c:	add	x5, x0, #0x120
  432e80:	adrp	x0, 454000 <config_parse@plt+0x48e50>
  432e84:	add	x4, x0, #0x5d8
  432e88:	mov	w3, #0x456                 	// #1110
  432e8c:	mov	x2, x1
  432e90:	ldr	w1, [x29, #112]
  432e94:	mov	w0, w6
  432e98:	bl	40a790 <log_internal_realm@plt>
  432e9c:	mov	w19, w0
  432ea0:	b	433678 <config_parse@plt+0x284c8>
  432ea4:	ldr	w0, [x29, #112]
  432ea8:	cmp	w0, #0x0
  432eac:	cneg	w0, w0, lt  // lt = tstop
  432eb0:	and	w0, w0, #0xff
  432eb4:	neg	w19, w0
  432eb8:	b	433678 <config_parse@plt+0x284c8>
  432ebc:	adrp	x0, 453000 <config_parse@plt+0x47e50>
  432ec0:	add	x0, x0, #0xf60
  432ec4:	str	x0, [x29, #152]
  432ec8:	ldr	w0, [x29, #48]
  432ecc:	cmp	w0, #0x0
  432ed0:	b.eq	432edc <config_parse@plt+0x27d2c>  // b.none
  432ed4:	ldr	w0, [x29, #48]
  432ed8:	b	432ee0 <config_parse@plt+0x27d30>
  432edc:	mov	w0, #0xffffffff            	// #-1
  432ee0:	add	x1, x29, #0x78
  432ee4:	mov	x3, x1
  432ee8:	ldr	x2, [x29, #32]
  432eec:	mov	w1, w0
  432ef0:	ldr	x0, [x29, #152]
  432ef4:	bl	42eb14 <config_parse@plt+0x23964>
  432ef8:	str	w0, [x29, #80]
  432efc:	ldr	w0, [x29, #80]
  432f00:	cmp	w0, #0x0
  432f04:	b.lt	43364c <config_parse@plt+0x2849c>  // b.tstop
  432f08:	ldr	w0, [x29, #80]
  432f0c:	cmp	w0, #0x0
  432f10:	b.le	432f1c <config_parse@plt+0x27d6c>
  432f14:	ldr	x0, [x29, #120]
  432f18:	str	x0, [x29, #152]
  432f1c:	add	x1, x29, #0x158
  432f20:	ldr	x5, [x29, #152]
  432f24:	mov	x4, #0x1000000             	// #16777216
  432f28:	adrp	x0, 453000 <config_parse@plt+0x47e50>
  432f2c:	add	x3, x0, #0xca0
  432f30:	mov	x2, x1
  432f34:	adrp	x0, 453000 <config_parse@plt+0x47e50>
  432f38:	add	x1, x0, #0xca0
  432f3c:	mov	w0, #0x3                   	// #3
  432f40:	bl	4096c0 <mount_verbose@plt>
  432f44:	str	w0, [x29, #80]
  432f48:	ldr	w0, [x29, #80]
  432f4c:	cmp	w0, #0x0
  432f50:	b.lt	433654 <config_parse@plt+0x284a4>  // b.tstop
  432f54:	mov	w0, #0x1                   	// #1
  432f58:	strb	w0, [x29, #79]
  432f5c:	add	x0, x29, #0x158
  432f60:	str	x0, [x29, #296]
  432f64:	adrp	x0, 454000 <config_parse@plt+0x48e50>
  432f68:	add	x0, x0, #0x178
  432f6c:	str	x0, [x29, #304]
  432f70:	str	xzr, [x29, #168]
  432f74:	str	xzr, [x29, #176]
  432f78:	b	432fac <config_parse@plt+0x27dfc>
  432f7c:	ldr	x0, [x29, #176]
  432f80:	lsl	x0, x0, #3
  432f84:	add	x1, x29, #0x128
  432f88:	ldr	x0, [x1, x0]
  432f8c:	bl	40b010 <strlen@plt>
  432f90:	mov	x1, x0
  432f94:	ldr	x0, [x29, #168]
  432f98:	add	x0, x0, x1
  432f9c:	str	x0, [x29, #168]
  432fa0:	ldr	x0, [x29, #176]
  432fa4:	add	x0, x0, #0x1
  432fa8:	str	x0, [x29, #176]
  432fac:	ldr	x0, [x29, #176]
  432fb0:	cmp	x0, #0x1
  432fb4:	b.hi	432fd0 <config_parse@plt+0x27e20>  // b.pmore
  432fb8:	ldr	x0, [x29, #176]
  432fbc:	lsl	x0, x0, #3
  432fc0:	add	x1, x29, #0x128
  432fc4:	ldr	x0, [x1, x0]
  432fc8:	cmp	x0, #0x0
  432fcc:	b.ne	432f7c <config_parse@plt+0x27dcc>  // b.any
  432fd0:	ldr	x0, [x29, #168]
  432fd4:	add	x0, x0, #0x1
  432fd8:	str	x0, [x29, #232]
  432fdc:	ldr	x1, [x29, #232]
  432fe0:	mov	x0, #0x1                   	// #1
  432fe4:	bl	42d488 <config_parse@plt+0x222d8>
  432fe8:	and	w0, w0, #0xff
  432fec:	and	x0, x0, #0xff
  432ff0:	cmp	x0, #0x0
  432ff4:	b.eq	433020 <config_parse@plt+0x27e70>  // b.none
  432ff8:	adrp	x0, 453000 <config_parse@plt+0x47e50>
  432ffc:	add	x1, x0, #0x9c3
  433000:	adrp	x0, 454000 <config_parse@plt+0x48e50>
  433004:	add	x4, x0, #0x5c0
  433008:	mov	w3, #0x465                 	// #1125
  43300c:	mov	x2, x1
  433010:	adrp	x0, 453000 <config_parse@plt+0x47e50>
  433014:	add	x1, x0, #0xb28
  433018:	mov	w0, #0x0                   	// #0
  43301c:	bl	409d50 <log_assert_failed_realm@plt>
  433020:	ldr	x0, [x29, #232]
  433024:	cmp	x0, #0x400, lsl #12
  433028:	cset	w0, hi  // hi = pmore
  43302c:	and	w0, w0, #0xff
  433030:	and	x0, x0, #0xff
  433034:	cmp	x0, #0x0
  433038:	b.eq	433064 <config_parse@plt+0x27eb4>  // b.none
  43303c:	adrp	x0, 453000 <config_parse@plt+0x47e50>
  433040:	add	x1, x0, #0x9c3
  433044:	adrp	x0, 454000 <config_parse@plt+0x48e50>
  433048:	add	x4, x0, #0x5c0
  43304c:	mov	w3, #0x465                 	// #1125
  433050:	mov	x2, x1
  433054:	adrp	x0, 453000 <config_parse@plt+0x47e50>
  433058:	add	x1, x0, #0xb58
  43305c:	mov	w0, #0x0                   	// #0
  433060:	bl	409d50 <log_assert_failed_realm@plt>
  433064:	ldr	x0, [x29, #232]
  433068:	add	x0, x0, #0xf
  43306c:	lsr	x0, x0, #4
  433070:	lsl	x0, x0, #4
  433074:	sub	sp, sp, x0
  433078:	mov	x0, sp
  43307c:	add	x0, x0, #0xf
  433080:	lsr	x0, x0, #4
  433084:	lsl	x0, x0, #4
  433088:	str	x0, [x29, #240]
  43308c:	ldr	x0, [x29, #240]
  433090:	str	x0, [x29, #160]
  433094:	str	xzr, [x29, #176]
  433098:	b	4330c8 <config_parse@plt+0x27f18>
  43309c:	ldr	x0, [x29, #176]
  4330a0:	lsl	x0, x0, #3
  4330a4:	add	x1, x29, #0x128
  4330a8:	ldr	x0, [x1, x0]
  4330ac:	mov	x1, x0
  4330b0:	ldr	x0, [x29, #160]
  4330b4:	bl	409770 <stpcpy@plt>
  4330b8:	str	x0, [x29, #160]
  4330bc:	ldr	x0, [x29, #176]
  4330c0:	add	x0, x0, #0x1
  4330c4:	str	x0, [x29, #176]
  4330c8:	ldr	x0, [x29, #176]
  4330cc:	cmp	x0, #0x1
  4330d0:	b.hi	4330ec <config_parse@plt+0x27f3c>  // b.pmore
  4330d4:	ldr	x0, [x29, #176]
  4330d8:	lsl	x0, x0, #3
  4330dc:	add	x1, x29, #0x128
  4330e0:	ldr	x0, [x1, x0]
  4330e4:	cmp	x0, #0x0
  4330e8:	b.ne	43309c <config_parse@plt+0x27eec>  // b.any
  4330ec:	ldr	x0, [x29, #160]
  4330f0:	strb	wzr, [x0]
  4330f4:	ldr	x0, [x29, #240]
  4330f8:	str	x0, [x29, #248]
  4330fc:	add	x0, x29, #0x158
  433100:	str	x0, [x29, #296]
  433104:	adrp	x0, 454000 <config_parse@plt+0x48e50>
  433108:	add	x0, x0, #0x180
  43310c:	str	x0, [x29, #304]
  433110:	str	xzr, [x29, #192]
  433114:	str	xzr, [x29, #200]
  433118:	b	43314c <config_parse@plt+0x27f9c>
  43311c:	ldr	x0, [x29, #200]
  433120:	lsl	x0, x0, #3
  433124:	add	x1, x29, #0x128
  433128:	ldr	x0, [x1, x0]
  43312c:	bl	40b010 <strlen@plt>
  433130:	mov	x1, x0
  433134:	ldr	x0, [x29, #192]
  433138:	add	x0, x0, x1
  43313c:	str	x0, [x29, #192]
  433140:	ldr	x0, [x29, #200]
  433144:	add	x0, x0, #0x1
  433148:	str	x0, [x29, #200]
  43314c:	ldr	x0, [x29, #200]
  433150:	cmp	x0, #0x1
  433154:	b.hi	433170 <config_parse@plt+0x27fc0>  // b.pmore
  433158:	ldr	x0, [x29, #200]
  43315c:	lsl	x0, x0, #3
  433160:	add	x1, x29, #0x128
  433164:	ldr	x0, [x1, x0]
  433168:	cmp	x0, #0x0
  43316c:	b.ne	43311c <config_parse@plt+0x27f6c>  // b.any
  433170:	ldr	x0, [x29, #192]
  433174:	add	x0, x0, #0x1
  433178:	str	x0, [x29, #256]
  43317c:	ldr	x1, [x29, #256]
  433180:	mov	x0, #0x1                   	// #1
  433184:	bl	42d488 <config_parse@plt+0x222d8>
  433188:	and	w0, w0, #0xff
  43318c:	and	x0, x0, #0xff
  433190:	cmp	x0, #0x0
  433194:	b.eq	4331c0 <config_parse@plt+0x28010>  // b.none
  433198:	adrp	x0, 453000 <config_parse@plt+0x47e50>
  43319c:	add	x1, x0, #0x9c3
  4331a0:	adrp	x0, 454000 <config_parse@plt+0x48e50>
  4331a4:	add	x4, x0, #0x5c0
  4331a8:	mov	w3, #0x466                 	// #1126
  4331ac:	mov	x2, x1
  4331b0:	adrp	x0, 453000 <config_parse@plt+0x47e50>
  4331b4:	add	x1, x0, #0xb28
  4331b8:	mov	w0, #0x0                   	// #0
  4331bc:	bl	409d50 <log_assert_failed_realm@plt>
  4331c0:	ldr	x0, [x29, #256]
  4331c4:	cmp	x0, #0x400, lsl #12
  4331c8:	cset	w0, hi  // hi = pmore
  4331cc:	and	w0, w0, #0xff
  4331d0:	and	x0, x0, #0xff
  4331d4:	cmp	x0, #0x0
  4331d8:	b.eq	433204 <config_parse@plt+0x28054>  // b.none
  4331dc:	adrp	x0, 453000 <config_parse@plt+0x47e50>
  4331e0:	add	x1, x0, #0x9c3
  4331e4:	adrp	x0, 454000 <config_parse@plt+0x48e50>
  4331e8:	add	x4, x0, #0x5c0
  4331ec:	mov	w3, #0x466                 	// #1126
  4331f0:	mov	x2, x1
  4331f4:	adrp	x0, 453000 <config_parse@plt+0x47e50>
  4331f8:	add	x1, x0, #0xb58
  4331fc:	mov	w0, #0x0                   	// #0
  433200:	bl	409d50 <log_assert_failed_realm@plt>
  433204:	ldr	x0, [x29, #256]
  433208:	add	x0, x0, #0xf
  43320c:	lsr	x0, x0, #4
  433210:	lsl	x0, x0, #4
  433214:	sub	sp, sp, x0
  433218:	mov	x0, sp
  43321c:	add	x0, x0, #0xf
  433220:	lsr	x0, x0, #4
  433224:	lsl	x0, x0, #4
  433228:	str	x0, [x29, #264]
  43322c:	ldr	x0, [x29, #264]
  433230:	str	x0, [x29, #184]
  433234:	str	xzr, [x29, #200]
  433238:	b	433268 <config_parse@plt+0x280b8>
  43323c:	ldr	x0, [x29, #200]
  433240:	lsl	x0, x0, #3
  433244:	add	x1, x29, #0x128
  433248:	ldr	x0, [x1, x0]
  43324c:	mov	x1, x0
  433250:	ldr	x0, [x29, #184]
  433254:	bl	409770 <stpcpy@plt>
  433258:	str	x0, [x29, #184]
  43325c:	ldr	x0, [x29, #200]
  433260:	add	x0, x0, #0x1
  433264:	str	x0, [x29, #200]
  433268:	ldr	x0, [x29, #200]
  43326c:	cmp	x0, #0x1
  433270:	b.hi	43328c <config_parse@plt+0x280dc>  // b.pmore
  433274:	ldr	x0, [x29, #200]
  433278:	lsl	x0, x0, #3
  43327c:	add	x1, x29, #0x128
  433280:	ldr	x0, [x1, x0]
  433284:	cmp	x0, #0x0
  433288:	b.ne	43323c <config_parse@plt+0x2808c>  // b.any
  43328c:	ldr	x0, [x29, #184]
  433290:	strb	wzr, [x0]
  433294:	ldr	x0, [x29, #264]
  433298:	str	x0, [x29, #272]
  43329c:	mov	w1, #0x1ed                 	// #493
  4332a0:	ldr	x0, [x29, #248]
  4332a4:	bl	40ac40 <mkdir@plt>
  4332a8:	cmp	w0, #0x0
  4332ac:	b.ge	433344 <config_parse@plt+0x28194>  // b.tcont
  4332b0:	mov	w0, #0x3                   	// #3
  4332b4:	str	w0, [x29, #96]
  4332b8:	bl	40a220 <__errno_location@plt>
  4332bc:	ldr	w0, [x0]
  4332c0:	str	w0, [x29, #100]
  4332c4:	str	wzr, [x29, #104]
  4332c8:	ldr	w0, [x29, #104]
  4332cc:	bl	40b180 <log_get_max_level_realm@plt>
  4332d0:	mov	w1, w0
  4332d4:	ldr	w0, [x29, #96]
  4332d8:	and	w0, w0, #0x7
  4332dc:	cmp	w1, w0
  4332e0:	b.lt	433328 <config_parse@plt+0x28178>  // b.tstop
  4332e4:	ldr	w0, [x29, #104]
  4332e8:	lsl	w1, w0, #10
  4332ec:	ldr	w0, [x29, #96]
  4332f0:	orr	w7, w1, w0
  4332f4:	adrp	x0, 453000 <config_parse@plt+0x47e50>
  4332f8:	add	x1, x0, #0x9c3
  4332fc:	ldr	x6, [x29, #248]
  433300:	adrp	x0, 453000 <config_parse@plt+0x47e50>
  433304:	add	x5, x0, #0xa90
  433308:	adrp	x0, 454000 <config_parse@plt+0x48e50>
  43330c:	add	x4, x0, #0x5d8
  433310:	mov	w3, #0x469                 	// #1129
  433314:	mov	x2, x1
  433318:	ldr	w1, [x29, #100]
  43331c:	mov	w0, w7
  433320:	bl	40a790 <log_internal_realm@plt>
  433324:	b	43333c <config_parse@plt+0x2818c>
  433328:	ldr	w0, [x29, #100]
  43332c:	cmp	w0, #0x0
  433330:	cneg	w0, w0, lt  // lt = tstop
  433334:	and	w0, w0, #0xff
  433338:	neg	w0, w0
  43333c:	str	w0, [x29, #80]
  433340:	b	433658 <config_parse@plt+0x284a8>
  433344:	mov	w1, #0x1ed                 	// #493
  433348:	ldr	x0, [x29, #272]
  43334c:	bl	40ac40 <mkdir@plt>
  433350:	cmp	w0, #0x0
  433354:	b.ge	4333ec <config_parse@plt+0x2823c>  // b.tcont
  433358:	mov	w0, #0x3                   	// #3
  43335c:	str	w0, [x29, #84]
  433360:	bl	40a220 <__errno_location@plt>
  433364:	ldr	w0, [x0]
  433368:	str	w0, [x29, #88]
  43336c:	str	wzr, [x29, #92]
  433370:	ldr	w0, [x29, #92]
  433374:	bl	40b180 <log_get_max_level_realm@plt>
  433378:	mov	w1, w0
  43337c:	ldr	w0, [x29, #84]
  433380:	and	w0, w0, #0x7
  433384:	cmp	w1, w0
  433388:	b.lt	4333d0 <config_parse@plt+0x28220>  // b.tstop
  43338c:	ldr	w0, [x29, #92]
  433390:	lsl	w1, w0, #10
  433394:	ldr	w0, [x29, #84]
  433398:	orr	w7, w1, w0
  43339c:	adrp	x0, 453000 <config_parse@plt+0x47e50>
  4333a0:	add	x1, x0, #0x9c3
  4333a4:	ldr	x6, [x29, #272]
  4333a8:	adrp	x0, 453000 <config_parse@plt+0x47e50>
  4333ac:	add	x5, x0, #0xa90
  4333b0:	adrp	x0, 454000 <config_parse@plt+0x48e50>
  4333b4:	add	x4, x0, #0x5d8
  4333b8:	mov	w3, #0x46d                 	// #1133
  4333bc:	mov	x2, x1
  4333c0:	ldr	w1, [x29, #88]
  4333c4:	mov	w0, w7
  4333c8:	bl	40a790 <log_internal_realm@plt>
  4333cc:	b	4333e4 <config_parse@plt+0x28234>
  4333d0:	ldr	w0, [x29, #88]
  4333d4:	cmp	w0, #0x0
  4333d8:	cneg	w0, w0, lt  // lt = tstop
  4333dc:	and	w0, w0, #0xff
  4333e0:	neg	w0, w0
  4333e4:	str	w0, [x29, #80]
  4333e8:	b	433658 <config_parse@plt+0x284a8>
  4333ec:	adrp	x0, 453000 <config_parse@plt+0x47e50>
  4333f0:	add	x1, x0, #0xe30
  4333f4:	ldr	x0, [x29, #56]
  4333f8:	bl	40a770 <shell_escape@plt>
  4333fc:	str	x0, [x29, #128]
  433400:	adrp	x0, 453000 <config_parse@plt+0x47e50>
  433404:	add	x1, x0, #0xe30
  433408:	ldr	x0, [x29, #248]
  43340c:	bl	40a770 <shell_escape@plt>
  433410:	str	x0, [x29, #136]
  433414:	adrp	x0, 453000 <config_parse@plt+0x47e50>
  433418:	add	x1, x0, #0xe30
  43341c:	ldr	x0, [x29, #272]
  433420:	bl	40a770 <shell_escape@plt>
  433424:	str	x0, [x29, #144]
  433428:	ldr	x0, [x29, #128]
  43342c:	cmp	x0, #0x0
  433430:	b.eq	43344c <config_parse@plt+0x2829c>  // b.none
  433434:	ldr	x0, [x29, #136]
  433438:	cmp	x0, #0x0
  43343c:	b.eq	43344c <config_parse@plt+0x2829c>  // b.none
  433440:	ldr	x0, [x29, #144]
  433444:	cmp	x0, #0x0
  433448:	b.ne	433458 <config_parse@plt+0x282a8>  // b.any
  43344c:	mov	w0, #0xfffffff4            	// #-12
  433450:	str	w0, [x29, #80]
  433454:	b	433658 <config_parse@plt+0x284a8>
  433458:	adrp	x0, 453000 <config_parse@plt+0x47e50>
  43345c:	add	x0, x0, #0xe68
  433460:	str	x0, [x29, #296]
  433464:	ldr	x0, [x29, #128]
  433468:	str	x0, [x29, #304]
  43346c:	adrp	x0, 453000 <config_parse@plt+0x47e50>
  433470:	add	x0, x0, #0xe78
  433474:	str	x0, [x29, #312]
  433478:	ldr	x0, [x29, #136]
  43347c:	str	x0, [x29, #320]
  433480:	adrp	x0, 453000 <config_parse@plt+0x47e50>
  433484:	add	x0, x0, #0xe88
  433488:	str	x0, [x29, #328]
  43348c:	ldr	x0, [x29, #144]
  433490:	str	x0, [x29, #336]
  433494:	str	xzr, [x29, #216]
  433498:	str	xzr, [x29, #224]
  43349c:	b	4334d0 <config_parse@plt+0x28320>
  4334a0:	ldr	x0, [x29, #224]
  4334a4:	lsl	x0, x0, #3
  4334a8:	add	x1, x29, #0x128
  4334ac:	ldr	x0, [x1, x0]
  4334b0:	bl	40b010 <strlen@plt>
  4334b4:	mov	x1, x0
  4334b8:	ldr	x0, [x29, #216]
  4334bc:	add	x0, x0, x1
  4334c0:	str	x0, [x29, #216]
  4334c4:	ldr	x0, [x29, #224]
  4334c8:	add	x0, x0, #0x1
  4334cc:	str	x0, [x29, #224]
  4334d0:	ldr	x0, [x29, #224]
  4334d4:	cmp	x0, #0x5
  4334d8:	b.hi	4334f4 <config_parse@plt+0x28344>  // b.pmore
  4334dc:	ldr	x0, [x29, #224]
  4334e0:	lsl	x0, x0, #3
  4334e4:	add	x1, x29, #0x128
  4334e8:	ldr	x0, [x1, x0]
  4334ec:	cmp	x0, #0x0
  4334f0:	b.ne	4334a0 <config_parse@plt+0x282f0>  // b.any
  4334f4:	ldr	x0, [x29, #216]
  4334f8:	add	x0, x0, #0x1
  4334fc:	str	x0, [x29, #280]
  433500:	ldr	x1, [x29, #280]
  433504:	mov	x0, #0x1                   	// #1
  433508:	bl	42d488 <config_parse@plt+0x222d8>
  43350c:	and	w0, w0, #0xff
  433510:	and	x0, x0, #0xff
  433514:	cmp	x0, #0x0
  433518:	b.eq	433544 <config_parse@plt+0x28394>  // b.none
  43351c:	adrp	x0, 453000 <config_parse@plt+0x47e50>
  433520:	add	x1, x0, #0x9c3
  433524:	adrp	x0, 454000 <config_parse@plt+0x48e50>
  433528:	add	x4, x0, #0x5c0
  43352c:	mov	w3, #0x47c                 	// #1148
  433530:	mov	x2, x1
  433534:	adrp	x0, 453000 <config_parse@plt+0x47e50>
  433538:	add	x1, x0, #0xb28
  43353c:	mov	w0, #0x0                   	// #0
  433540:	bl	409d50 <log_assert_failed_realm@plt>
  433544:	ldr	x0, [x29, #280]
  433548:	cmp	x0, #0x400, lsl #12
  43354c:	cset	w0, hi  // hi = pmore
  433550:	and	w0, w0, #0xff
  433554:	and	x0, x0, #0xff
  433558:	cmp	x0, #0x0
  43355c:	b.eq	433588 <config_parse@plt+0x283d8>  // b.none
  433560:	adrp	x0, 453000 <config_parse@plt+0x47e50>
  433564:	add	x1, x0, #0x9c3
  433568:	adrp	x0, 454000 <config_parse@plt+0x48e50>
  43356c:	add	x4, x0, #0x5c0
  433570:	mov	w3, #0x47c                 	// #1148
  433574:	mov	x2, x1
  433578:	adrp	x0, 453000 <config_parse@plt+0x47e50>
  43357c:	add	x1, x0, #0xb58
  433580:	mov	w0, #0x0                   	// #0
  433584:	bl	409d50 <log_assert_failed_realm@plt>
  433588:	ldr	x0, [x29, #280]
  43358c:	add	x0, x0, #0xf
  433590:	lsr	x0, x0, #4
  433594:	lsl	x0, x0, #4
  433598:	sub	sp, sp, x0
  43359c:	mov	x0, sp
  4335a0:	add	x0, x0, #0xf
  4335a4:	lsr	x0, x0, #4
  4335a8:	lsl	x0, x0, #4
  4335ac:	str	x0, [x29, #288]
  4335b0:	ldr	x0, [x29, #288]
  4335b4:	str	x0, [x29, #208]
  4335b8:	str	xzr, [x29, #224]
  4335bc:	b	4335ec <config_parse@plt+0x2843c>
  4335c0:	ldr	x0, [x29, #224]
  4335c4:	lsl	x0, x0, #3
  4335c8:	add	x1, x29, #0x128
  4335cc:	ldr	x0, [x1, x0]
  4335d0:	mov	x1, x0
  4335d4:	ldr	x0, [x29, #208]
  4335d8:	bl	409770 <stpcpy@plt>
  4335dc:	str	x0, [x29, #208]
  4335e0:	ldr	x0, [x29, #224]
  4335e4:	add	x0, x0, #0x1
  4335e8:	str	x0, [x29, #224]
  4335ec:	ldr	x0, [x29, #224]
  4335f0:	cmp	x0, #0x5
  4335f4:	b.hi	433610 <config_parse@plt+0x28460>  // b.pmore
  4335f8:	ldr	x0, [x29, #224]
  4335fc:	lsl	x0, x0, #3
  433600:	add	x1, x29, #0x128
  433604:	ldr	x0, [x1, x0]
  433608:	cmp	x0, #0x0
  43360c:	b.ne	4335c0 <config_parse@plt+0x28410>  // b.any
  433610:	ldr	x0, [x29, #208]
  433614:	strb	wzr, [x0]
  433618:	ldr	x0, [x29, #288]
  43361c:	str	x0, [x29, #152]
  433620:	ldr	x5, [x29, #152]
  433624:	mov	x4, #0x0                   	// #0
  433628:	adrp	x0, 453000 <config_parse@plt+0x47e50>
  43362c:	add	x3, x0, #0xe98
  433630:	ldr	x2, [x29, #56]
  433634:	adrp	x0, 453000 <config_parse@plt+0x47e50>
  433638:	add	x1, x0, #0xe98
  43363c:	mov	w0, #0x3                   	// #3
  433640:	bl	4096c0 <mount_verbose@plt>
  433644:	str	w0, [x29, #80]
  433648:	b	433658 <config_parse@plt+0x284a8>
  43364c:	nop
  433650:	b	433658 <config_parse@plt+0x284a8>
  433654:	nop
  433658:	ldrb	w0, [x29, #79]
  43365c:	cmp	w0, #0x0
  433660:	b.eq	43366c <config_parse@plt+0x284bc>  // b.none
  433664:	add	x0, x29, #0x158
  433668:	bl	409a00 <umount_verbose@plt>
  43366c:	add	x0, x29, #0x158
  433670:	bl	40a0f0 <rmdir@plt>
  433674:	ldr	w19, [x29, #80]
  433678:	add	x0, x29, #0x90
  43367c:	bl	42d464 <config_parse@plt+0x222b4>
  433680:	add	x0, x29, #0x88
  433684:	bl	42d464 <config_parse@plt+0x222b4>
  433688:	add	x0, x29, #0x80
  43368c:	bl	42d464 <config_parse@plt+0x222b4>
  433690:	add	x0, x29, #0x78
  433694:	bl	42d464 <config_parse@plt+0x222b4>
  433698:	mov	w1, w19
  43369c:	adrp	x0, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  4336a0:	ldr	x0, [x0, #4048]
  4336a4:	ldr	x2, [x29, #376]
  4336a8:	ldr	x0, [x0]
  4336ac:	eor	x0, x2, x0
  4336b0:	cmp	x0, #0x0
  4336b4:	b.eq	4336bc <config_parse@plt+0x2850c>  // b.none
  4336b8:	bl	40a440 <__stack_chk_fail@plt>
  4336bc:	mov	w0, w1
  4336c0:	mov	sp, x29
  4336c4:	ldr	x19, [sp, #16]
  4336c8:	ldp	x29, x30, [sp], #384
  4336cc:	ret
  4336d0:	stp	x29, x30, [sp, #-48]!
  4336d4:	mov	x29, sp
  4336d8:	str	x0, [sp, #40]
  4336dc:	str	w1, [sp, #36]
  4336e0:	strb	w2, [sp, #35]
  4336e4:	str	w3, [sp, #28]
  4336e8:	str	w4, [sp, #24]
  4336ec:	str	x5, [sp, #16]
  4336f0:	ldr	w0, [sp, #36]
  4336f4:	cmp	w0, #0x3
  4336f8:	b.eq	43375c <config_parse@plt+0x285ac>  // b.none
  4336fc:	ldr	w0, [sp, #36]
  433700:	cmp	w0, #0x3
  433704:	b.gt	433778 <config_parse@plt+0x285c8>
  433708:	ldr	w0, [sp, #36]
  43370c:	cmp	w0, #0x1
  433710:	b.eq	433724 <config_parse@plt+0x28574>  // b.none
  433714:	ldr	w0, [sp, #36]
  433718:	cmp	w0, #0x2
  43371c:	b.eq	433740 <config_parse@plt+0x28590>  // b.none
  433720:	b	433778 <config_parse@plt+0x285c8>
  433724:	ldr	x4, [sp, #16]
  433728:	ldr	w3, [sp, #24]
  43372c:	ldr	w2, [sp, #28]
  433730:	ldrb	w1, [sp, #35]
  433734:	ldr	x0, [sp, #40]
  433738:	bl	43234c <config_parse@plt+0x2719c>
  43373c:	b	43377c <config_parse@plt+0x285cc>
  433740:	ldr	x4, [sp, #16]
  433744:	ldr	w3, [sp, #24]
  433748:	ldr	w2, [sp, #28]
  43374c:	ldrb	w1, [sp, #35]
  433750:	ldr	x0, [sp, #40]
  433754:	bl	431eac <config_parse@plt+0x26cfc>
  433758:	b	43377c <config_parse@plt+0x285cc>
  43375c:	ldr	x4, [sp, #16]
  433760:	ldr	w3, [sp, #24]
  433764:	ldr	w2, [sp, #28]
  433768:	ldrb	w1, [sp, #35]
  43376c:	ldr	x0, [sp, #40]
  433770:	bl	432d6c <config_parse@plt+0x27bbc>
  433774:	b	43377c <config_parse@plt+0x285cc>
  433778:	mov	w0, #0x0                   	// #0
  43377c:	ldp	x29, x30, [sp], #48
  433780:	ret
  433784:	stp	x29, x30, [sp, #-112]!
  433788:	mov	x29, sp
  43378c:	str	x19, [sp, #16]
  433790:	str	x0, [sp, #56]
  433794:	str	x1, [sp, #48]
  433798:	str	x2, [sp, #40]
  43379c:	adrp	x0, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  4337a0:	ldr	x0, [x0, #4048]
  4337a4:	ldr	x1, [x0]
  4337a8:	str	x1, [sp, #104]
  4337ac:	mov	x1, #0x0                   	// #0
  4337b0:	str	xzr, [sp, #80]
  4337b4:	str	xzr, [sp, #88]
  4337b8:	ldr	x0, [sp, #40]
  4337bc:	str	x0, [sp, #96]
  4337c0:	ldr	x0, [sp, #56]
  4337c4:	cmp	x0, #0x0
  4337c8:	cset	w0, eq  // eq = none
  4337cc:	and	w0, w0, #0xff
  4337d0:	and	x0, x0, #0xff
  4337d4:	cmp	x0, #0x0
  4337d8:	b.eq	433804 <config_parse@plt+0x28654>  // b.none
  4337dc:	adrp	x0, 453000 <config_parse@plt+0x47e50>
  4337e0:	add	x1, x0, #0x9c3
  4337e4:	adrp	x0, 454000 <config_parse@plt+0x48e50>
  4337e8:	add	x4, x0, #0x5f0
  4337ec:	mov	w3, #0x4a3                 	// #1187
  4337f0:	mov	x2, x1
  4337f4:	adrp	x0, 454000 <config_parse@plt+0x48e50>
  4337f8:	add	x1, x0, #0x188
  4337fc:	mov	w0, #0x0                   	// #0
  433800:	bl	409d50 <log_assert_failed_realm@plt>
  433804:	ldr	x0, [sp, #48]
  433808:	cmp	x0, #0x0
  43380c:	cset	w0, eq  // eq = none
  433810:	and	w0, w0, #0xff
  433814:	and	x0, x0, #0xff
  433818:	cmp	x0, #0x0
  43381c:	b.eq	433848 <config_parse@plt+0x28698>  // b.none
  433820:	adrp	x0, 453000 <config_parse@plt+0x47e50>
  433824:	add	x1, x0, #0x9c3
  433828:	adrp	x0, 454000 <config_parse@plt+0x48e50>
  43382c:	add	x4, x0, #0x5f0
  433830:	mov	w3, #0x4a4                 	// #1188
  433834:	mov	x2, x1
  433838:	adrp	x0, 454000 <config_parse@plt+0x48e50>
  43383c:	add	x1, x0, #0x198
  433840:	mov	w0, #0x0                   	// #0
  433844:	bl	409d50 <log_assert_failed_realm@plt>
  433848:	add	x1, sp, #0x50
  43384c:	add	x4, sp, #0x60
  433850:	mov	w3, #0x10                  	// #16
  433854:	adrp	x0, 453000 <config_parse@plt+0x47e50>
  433858:	add	x2, x0, #0xae0
  43385c:	mov	x0, x4
  433860:	bl	40aac0 <extract_first_word@plt>
  433864:	str	w0, [sp, #76]
  433868:	ldr	w0, [sp, #76]
  43386c:	cmp	w0, #0x0
  433870:	b.ge	43387c <config_parse@plt+0x286cc>  // b.tcont
  433874:	ldr	w19, [sp, #76]
  433878:	b	43395c <config_parse@plt+0x287ac>
  43387c:	ldr	w0, [sp, #76]
  433880:	cmp	w0, #0x0
  433884:	b.ne	433890 <config_parse@plt+0x286e0>  // b.any
  433888:	mov	w19, #0xffffffea            	// #-22
  43388c:	b	43395c <config_parse@plt+0x287ac>
  433890:	ldr	x0, [sp, #96]
  433894:	bl	42d558 <config_parse@plt+0x223a8>
  433898:	and	w0, w0, #0xff
  43389c:	cmp	w0, #0x0
  4338a0:	b.eq	4338ac <config_parse@plt+0x286fc>  // b.none
  4338a4:	str	xzr, [sp, #88]
  4338a8:	b	4338cc <config_parse@plt+0x2871c>
  4338ac:	ldr	x0, [sp, #96]
  4338b0:	bl	40ab10 <strdup@plt>
  4338b4:	str	x0, [sp, #88]
  4338b8:	ldr	x0, [sp, #88]
  4338bc:	cmp	x0, #0x0
  4338c0:	b.ne	4338cc <config_parse@plt+0x2871c>  // b.any
  4338c4:	mov	w19, #0xfffffff4            	// #-12
  4338c8:	b	43395c <config_parse@plt+0x287ac>
  4338cc:	ldr	x0, [sp, #80]
  4338d0:	bl	409f40 <path_is_absolute@plt>
  4338d4:	and	w0, w0, #0xff
  4338d8:	eor	w0, w0, #0x1
  4338dc:	and	w0, w0, #0xff
  4338e0:	cmp	w0, #0x0
  4338e4:	b.eq	4338f0 <config_parse@plt+0x28740>  // b.none
  4338e8:	mov	w19, #0xffffffea            	// #-22
  4338ec:	b	43395c <config_parse@plt+0x287ac>
  4338f0:	ldr	x0, [sp, #88]
  4338f4:	cmp	x0, #0x0
  4338f8:	b.eq	433920 <config_parse@plt+0x28770>  // b.none
  4338fc:	ldr	x0, [sp, #88]
  433900:	bl	409f40 <path_is_absolute@plt>
  433904:	and	w0, w0, #0xff
  433908:	eor	w0, w0, #0x1
  43390c:	and	w0, w0, #0xff
  433910:	cmp	w0, #0x0
  433914:	b.eq	433920 <config_parse@plt+0x28770>  // b.none
  433918:	mov	w19, #0xffffffea            	// #-22
  43391c:	b	43395c <config_parse@plt+0x287ac>
  433920:	ldr	x0, [sp, #56]
  433924:	ldr	x0, [x0]
  433928:	bl	40ad70 <free@plt>
  43392c:	ldr	x1, [sp, #80]
  433930:	ldr	x0, [sp, #56]
  433934:	str	x1, [x0]
  433938:	str	xzr, [sp, #80]
  43393c:	ldr	x0, [sp, #48]
  433940:	ldr	x0, [x0]
  433944:	bl	40ad70 <free@plt>
  433948:	ldr	x1, [sp, #88]
  43394c:	ldr	x0, [sp, #48]
  433950:	str	x1, [x0]
  433954:	str	xzr, [sp, #88]
  433958:	mov	w19, #0x0                   	// #0
  43395c:	add	x0, sp, #0x58
  433960:	bl	42d464 <config_parse@plt+0x222b4>
  433964:	add	x0, sp, #0x50
  433968:	bl	42d464 <config_parse@plt+0x222b4>
  43396c:	mov	w1, w19
  433970:	adrp	x0, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  433974:	ldr	x0, [x0, #4048]
  433978:	ldr	x2, [sp, #104]
  43397c:	ldr	x0, [x0]
  433980:	eor	x0, x2, x0
  433984:	cmp	x0, #0x0
  433988:	b.eq	433990 <config_parse@plt+0x287e0>  // b.none
  43398c:	bl	40a440 <__stack_chk_fail@plt>
  433990:	mov	w0, w1
  433994:	ldr	x19, [sp, #16]
  433998:	ldp	x29, x30, [sp], #112
  43399c:	ret
  4339a0:	stp	x29, x30, [sp, #-144]!
  4339a4:	mov	x29, sp
  4339a8:	str	x19, [sp, #16]
  4339ac:	str	x0, [sp, #56]
  4339b0:	str	x1, [sp, #48]
  4339b4:	str	x2, [sp, #40]
  4339b8:	adrp	x0, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  4339bc:	ldr	x0, [x0, #4048]
  4339c0:	ldr	x1, [x0]
  4339c4:	str	x1, [sp, #136]
  4339c8:	mov	x1, #0x0                   	// #0
  4339cc:	str	xzr, [sp, #88]
  4339d0:	str	xzr, [sp, #96]
  4339d4:	adrp	x0, 454000 <config_parse@plt+0x48e50>
  4339d8:	add	x1, x0, #0x1a8
  4339dc:	add	x0, sp, #0x68
  4339e0:	ldp	x2, x3, [x1]
  4339e4:	stp	x2, x3, [x0]
  4339e8:	ldr	x2, [x1, #16]
  4339ec:	str	x2, [x0, #16]
  4339f0:	ldrb	w1, [x1, #24]
  4339f4:	strb	w1, [x0, #24]
  4339f8:	strb	wzr, [sp, #71]
  4339fc:	ldr	x0, [sp, #56]
  433a00:	cmp	x0, #0x0
  433a04:	cset	w0, eq  // eq = none
  433a08:	and	w0, w0, #0xff
  433a0c:	and	x0, x0, #0xff
  433a10:	cmp	x0, #0x0
  433a14:	b.eq	433a40 <config_parse@plt+0x28890>  // b.none
  433a18:	adrp	x0, 453000 <config_parse@plt+0x47e50>
  433a1c:	add	x1, x0, #0x9c3
  433a20:	adrp	x0, 454000 <config_parse@plt+0x48e50>
  433a24:	add	x4, x0, #0x608
  433a28:	mov	w3, #0x4c6                 	// #1222
  433a2c:	mov	x2, x1
  433a30:	adrp	x0, 453000 <config_parse@plt+0x47e50>
  433a34:	add	x1, x0, #0xf20
  433a38:	mov	w0, #0x0                   	// #0
  433a3c:	bl	409d50 <log_assert_failed_realm@plt>
  433a40:	ldr	x0, [sp, #48]
  433a44:	cmp	x0, #0x0
  433a48:	b.ne	433a54 <config_parse@plt+0x288a4>  // b.any
  433a4c:	mov	w19, #0x0                   	// #0
  433a50:	b	433cb4 <config_parse@plt+0x28b04>
  433a54:	mov	x2, #0xffffffffffffffff    	// #-1
  433a58:	ldr	x1, [sp, #48]
  433a5c:	ldr	x0, [sp, #56]
  433a60:	bl	40a4f0 <path_join_internal@plt>
  433a64:	str	x0, [sp, #88]
  433a68:	ldr	x0, [sp, #88]
  433a6c:	cmp	x0, #0x0
  433a70:	b.ne	433a98 <config_parse@plt+0x288e8>  // b.any
  433a74:	adrp	x0, 453000 <config_parse@plt+0x47e50>
  433a78:	add	x1, x0, #0x9c3
  433a7c:	adrp	x0, 454000 <config_parse@plt+0x48e50>
  433a80:	add	x3, x0, #0x620
  433a84:	mov	w2, #0x4e8                 	// #1256
  433a88:	mov	w0, #0x0                   	// #0
  433a8c:	bl	40b0b0 <log_oom_internal@plt>
  433a90:	mov	w19, w0
  433a94:	b	433cb4 <config_parse@plt+0x28b04>
  433a98:	ldr	x0, [sp, #88]
  433a9c:	ldr	x1, [sp, #88]
  433aa0:	mov	x5, #0x0                   	// #0
  433aa4:	mov	x4, #0x1000                	// #4096
  433aa8:	mov	x3, #0x0                   	// #0
  433aac:	mov	x2, x1
  433ab0:	mov	x1, x0
  433ab4:	mov	w0, #0x3                   	// #3
  433ab8:	bl	4096c0 <mount_verbose@plt>
  433abc:	str	w0, [sp, #72]
  433ac0:	ldr	w0, [sp, #72]
  433ac4:	cmp	w0, #0x0
  433ac8:	b.lt	433c88 <config_parse@plt+0x28ad8>  // b.tstop
  433acc:	ldr	x0, [sp, #40]
  433ad0:	cmp	x0, #0x0
  433ad4:	b.eq	433c58 <config_parse@plt+0x28aa8>  // b.none
  433ad8:	add	x0, sp, #0x68
  433adc:	bl	40acc0 <mkdtemp@plt>
  433ae0:	cmp	x0, #0x0
  433ae4:	b.ne	433b78 <config_parse@plt+0x289c8>  // b.any
  433ae8:	mov	w0, #0x3                   	// #3
  433aec:	str	w0, [sp, #76]
  433af0:	bl	40a220 <__errno_location@plt>
  433af4:	ldr	w0, [x0]
  433af8:	str	w0, [sp, #80]
  433afc:	str	wzr, [sp, #84]
  433b00:	ldr	w0, [sp, #84]
  433b04:	bl	40b180 <log_get_max_level_realm@plt>
  433b08:	mov	w1, w0
  433b0c:	ldr	w0, [sp, #76]
  433b10:	and	w0, w0, #0x7
  433b14:	cmp	w1, w0
  433b18:	b.lt	433b5c <config_parse@plt+0x289ac>  // b.tstop
  433b1c:	ldr	w0, [sp, #84]
  433b20:	lsl	w1, w0, #10
  433b24:	ldr	w0, [sp, #76]
  433b28:	orr	w6, w1, w0
  433b2c:	adrp	x0, 453000 <config_parse@plt+0x47e50>
  433b30:	add	x1, x0, #0x9c3
  433b34:	adrp	x0, 454000 <config_parse@plt+0x48e50>
  433b38:	add	x5, x0, #0x120
  433b3c:	adrp	x0, 454000 <config_parse@plt+0x48e50>
  433b40:	add	x4, x0, #0x620
  433b44:	mov	w3, #0x4f1                 	// #1265
  433b48:	mov	x2, x1
  433b4c:	ldr	w1, [sp, #80]
  433b50:	mov	w0, w6
  433b54:	bl	40a790 <log_internal_realm@plt>
  433b58:	b	433b70 <config_parse@plt+0x289c0>
  433b5c:	ldr	w0, [sp, #80]
  433b60:	cmp	w0, #0x0
  433b64:	cneg	w0, w0, lt  // lt = tstop
  433b68:	and	w0, w0, #0xff
  433b6c:	neg	w0, w0
  433b70:	str	w0, [sp, #72]
  433b74:	b	433c9c <config_parse@plt+0x28aec>
  433b78:	mov	w0, #0x1                   	// #1
  433b7c:	strb	w0, [sp, #71]
  433b80:	add	x0, sp, #0x68
  433b84:	mov	x2, #0xffffffffffffffff    	// #-1
  433b88:	ldr	x1, [sp, #40]
  433b8c:	bl	40a4f0 <path_join_internal@plt>
  433b90:	str	x0, [sp, #96]
  433b94:	ldr	x0, [sp, #96]
  433b98:	cmp	x0, #0x0
  433b9c:	b.ne	433bc4 <config_parse@plt+0x28a14>  // b.any
  433ba0:	adrp	x0, 453000 <config_parse@plt+0x47e50>
  433ba4:	add	x1, x0, #0x9c3
  433ba8:	adrp	x0, 454000 <config_parse@plt+0x48e50>
  433bac:	add	x3, x0, #0x620
  433bb0:	mov	w2, #0x4f8                 	// #1272
  433bb4:	mov	w0, #0x0                   	// #0
  433bb8:	bl	40b0b0 <log_oom_internal@plt>
  433bbc:	str	w0, [sp, #72]
  433bc0:	b	433c9c <config_parse@plt+0x28aec>
  433bc4:	ldr	x0, [sp, #88]
  433bc8:	add	x1, sp, #0x68
  433bcc:	mov	x5, #0x0                   	// #0
  433bd0:	mov	x4, #0x2000                	// #8192
  433bd4:	mov	x3, #0x0                   	// #0
  433bd8:	mov	x2, x1
  433bdc:	mov	x1, x0
  433be0:	mov	w0, #0x3                   	// #3
  433be4:	bl	4096c0 <mount_verbose@plt>
  433be8:	str	w0, [sp, #72]
  433bec:	ldr	w0, [sp, #72]
  433bf0:	cmp	w0, #0x0
  433bf4:	b.lt	433c90 <config_parse@plt+0x28ae0>  // b.tstop
  433bf8:	ldr	x0, [sp, #96]
  433bfc:	mov	x5, #0x0                   	// #0
  433c00:	mov	x4, #0x2000                	// #8192
  433c04:	mov	x3, #0x0                   	// #0
  433c08:	mov	x2, x0
  433c0c:	ldr	x1, [sp, #56]
  433c10:	mov	w0, #0x3                   	// #3
  433c14:	bl	4096c0 <mount_verbose@plt>
  433c18:	str	w0, [sp, #72]
  433c1c:	ldr	w0, [sp, #72]
  433c20:	cmp	w0, #0x0
  433c24:	b.lt	433c98 <config_parse@plt+0x28ae8>  // b.tstop
  433c28:	add	x0, sp, #0x68
  433c2c:	mov	x5, #0x0                   	// #0
  433c30:	mov	x4, #0x2000                	// #8192
  433c34:	mov	x3, #0x0                   	// #0
  433c38:	ldr	x2, [sp, #56]
  433c3c:	mov	x1, x0
  433c40:	mov	w0, #0x3                   	// #3
  433c44:	bl	4096c0 <mount_verbose@plt>
  433c48:	str	w0, [sp, #72]
  433c4c:	ldr	w0, [sp, #72]
  433c50:	cmp	w0, #0x0
  433c54:	b	433c9c <config_parse@plt+0x28aec>
  433c58:	ldr	x0, [sp, #88]
  433c5c:	mov	x5, #0x0                   	// #0
  433c60:	mov	x4, #0x2000                	// #8192
  433c64:	mov	x3, #0x0                   	// #0
  433c68:	ldr	x2, [sp, #56]
  433c6c:	mov	x1, x0
  433c70:	mov	w0, #0x3                   	// #3
  433c74:	bl	4096c0 <mount_verbose@plt>
  433c78:	str	w0, [sp, #72]
  433c7c:	ldr	w0, [sp, #72]
  433c80:	cmp	w0, #0x0
  433c84:	b	433c9c <config_parse@plt+0x28aec>
  433c88:	nop
  433c8c:	b	433c9c <config_parse@plt+0x28aec>
  433c90:	nop
  433c94:	b	433c9c <config_parse@plt+0x28aec>
  433c98:	nop
  433c9c:	ldrb	w0, [sp, #71]
  433ca0:	cmp	w0, #0x0
  433ca4:	b.eq	433cb0 <config_parse@plt+0x28b00>  // b.none
  433ca8:	add	x0, sp, #0x68
  433cac:	bl	40a0f0 <rmdir@plt>
  433cb0:	ldr	w19, [sp, #72]
  433cb4:	add	x0, sp, #0x60
  433cb8:	bl	42d464 <config_parse@plt+0x222b4>
  433cbc:	add	x0, sp, #0x58
  433cc0:	bl	42d464 <config_parse@plt+0x222b4>
  433cc4:	mov	w1, w19
  433cc8:	adrp	x0, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  433ccc:	ldr	x0, [x0, #4048]
  433cd0:	ldr	x2, [sp, #136]
  433cd4:	ldr	x0, [x0]
  433cd8:	eor	x0, x2, x0
  433cdc:	cmp	x0, #0x0
  433ce0:	b.eq	433ce8 <config_parse@plt+0x28b38>  // b.none
  433ce4:	bl	40a440 <__stack_chk_fail@plt>
  433ce8:	mov	w0, w1
  433cec:	ldr	x19, [sp, #16]
  433cf0:	ldp	x29, x30, [sp], #144
  433cf4:	ret
  433cf8:	stp	x29, x30, [sp, #-32]!
  433cfc:	mov	x29, sp
  433d00:	str	x0, [sp, #24]
  433d04:	ldr	x0, [sp, #24]
  433d08:	ldr	x0, [x0]
  433d0c:	cmp	x0, #0x0
  433d10:	b.eq	433d20 <config_parse@plt+0x28b70>  // b.none
  433d14:	ldr	x0, [sp, #24]
  433d18:	ldr	x0, [x0]
  433d1c:	bl	40ae50 <sd_device_unref@plt>
  433d20:	nop
  433d24:	ldp	x29, x30, [sp], #32
  433d28:	ret
  433d2c:	stp	x29, x30, [sp, #-32]!
  433d30:	mov	x29, sp
  433d34:	str	x0, [sp, #24]
  433d38:	ldr	x0, [sp, #24]
  433d3c:	ldr	x0, [x0]
  433d40:	cmp	x0, #0x0
  433d44:	b.eq	433d54 <config_parse@plt+0x28ba4>  // b.none
  433d48:	ldr	x0, [sp, #24]
  433d4c:	ldr	x0, [x0]
  433d50:	bl	40a140 <sd_netlink_unref@plt>
  433d54:	nop
  433d58:	ldp	x29, x30, [sp], #32
  433d5c:	ret
  433d60:	stp	x29, x30, [sp, #-32]!
  433d64:	mov	x29, sp
  433d68:	str	x0, [sp, #24]
  433d6c:	ldr	x0, [sp, #24]
  433d70:	ldr	x0, [x0]
  433d74:	cmp	x0, #0x0
  433d78:	b.eq	433d88 <config_parse@plt+0x28bd8>  // b.none
  433d7c:	ldr	x0, [sp, #24]
  433d80:	ldr	x0, [x0]
  433d84:	bl	40aa00 <sd_netlink_message_unref@plt>
  433d88:	nop
  433d8c:	ldp	x29, x30, [sp], #32
  433d90:	ret
  433d94:	stp	x29, x30, [sp, #-32]!
  433d98:	mov	x29, sp
  433d9c:	str	x0, [sp, #24]
  433da0:	ldr	x0, [sp, #24]
  433da4:	ldr	x0, [x0]
  433da8:	bl	40ad70 <free@plt>
  433dac:	nop
  433db0:	ldp	x29, x30, [sp], #32
  433db4:	ret
  433db8:	sub	sp, sp, #0x10
  433dbc:	str	x0, [sp, #8]
  433dc0:	str	x1, [sp]
  433dc4:	ldr	x0, [sp]
  433dc8:	cmp	x0, #0x0
  433dcc:	cset	w0, ne  // ne = any
  433dd0:	and	w0, w0, #0xff
  433dd4:	and	x0, x0, #0xff
  433dd8:	cmp	x0, #0x0
  433ddc:	b.eq	433e20 <config_parse@plt+0x28c70>  // b.none
  433de0:	mov	x2, #0x0                   	// #0
  433de4:	ldr	x1, [sp, #8]
  433de8:	ldr	x0, [sp]
  433dec:	umulh	x0, x1, x0
  433df0:	cmp	x0, #0x0
  433df4:	b.eq	433dfc <config_parse@plt+0x28c4c>  // b.none
  433df8:	mov	x2, #0x1                   	// #1
  433dfc:	mov	x0, x2
  433e00:	cmp	x0, #0x0
  433e04:	cset	w0, ne  // ne = any
  433e08:	and	w0, w0, #0xff
  433e0c:	and	x0, x0, #0xff
  433e10:	cmp	x0, #0x0
  433e14:	b.eq	433e20 <config_parse@plt+0x28c70>  // b.none
  433e18:	mov	w0, #0x1                   	// #1
  433e1c:	b	433e24 <config_parse@plt+0x28c74>
  433e20:	mov	w0, #0x0                   	// #0
  433e24:	and	w0, w0, #0x1
  433e28:	and	w0, w0, #0xff
  433e2c:	add	sp, sp, #0x10
  433e30:	ret
  433e34:	sub	sp, sp, #0x10
  433e38:	str	x0, [sp, #8]
  433e3c:	ldr	x0, [sp, #8]
  433e40:	add	sp, sp, #0x10
  433e44:	ret
  433e48:	stp	x29, x30, [sp, #-32]!
  433e4c:	mov	x29, sp
  433e50:	str	x0, [sp, #24]
  433e54:	ldr	x1, [sp, #24]
  433e58:	mov	w0, #0xffffff9c            	// #-100
  433e5c:	bl	409fc0 <dir_is_empty_at@plt>
  433e60:	ldp	x29, x30, [sp], #32
  433e64:	ret
  433e68:	sub	sp, sp, #0x10
  433e6c:	str	x0, [sp, #8]
  433e70:	ldr	x0, [sp, #8]
  433e74:	cmp	x0, #0x0
  433e78:	b.eq	433e8c <config_parse@plt+0x28cdc>  // b.none
  433e7c:	ldr	x0, [sp, #8]
  433e80:	ldrb	w0, [x0]
  433e84:	cmp	w0, #0x0
  433e88:	b.ne	433e94 <config_parse@plt+0x28ce4>  // b.any
  433e8c:	mov	w0, #0x1                   	// #1
  433e90:	b	433e98 <config_parse@plt+0x28ce8>
  433e94:	mov	w0, #0x0                   	// #0
  433e98:	and	w0, w0, #0x1
  433e9c:	and	w0, w0, #0xff
  433ea0:	add	sp, sp, #0x10
  433ea4:	ret
  433ea8:	sub	sp, sp, #0x10
  433eac:	str	x0, [sp, #8]
  433eb0:	ldr	x0, [sp, #8]
  433eb4:	cmp	x0, #0x0
  433eb8:	b.eq	433ecc <config_parse@plt+0x28d1c>  // b.none
  433ebc:	ldr	x0, [sp, #8]
  433ec0:	ldr	x0, [x0]
  433ec4:	cmp	x0, #0x0
  433ec8:	b.ne	433ed4 <config_parse@plt+0x28d24>  // b.any
  433ecc:	mov	w0, #0x1                   	// #1
  433ed0:	b	433ed8 <config_parse@plt+0x28d28>
  433ed4:	mov	w0, #0x0                   	// #0
  433ed8:	and	w0, w0, #0x1
  433edc:	and	w0, w0, #0xff
  433ee0:	add	sp, sp, #0x10
  433ee4:	ret
  433ee8:	stp	x29, x30, [sp, #-112]!
  433eec:	mov	x29, sp
  433ef0:	str	x19, [sp, #16]
  433ef4:	str	x0, [sp, #40]
  433ef8:	str	x1, [sp, #32]
  433efc:	adrp	x0, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  433f00:	ldr	x0, [x0, #4048]
  433f04:	ldr	x1, [x0]
  433f08:	str	x1, [sp, #104]
  433f0c:	mov	x1, #0x0                   	// #0
  433f10:	str	xzr, [sp, #96]
  433f14:	ldr	x0, [sp, #32]
  433f18:	bl	433e68 <config_parse@plt+0x28cb8>
  433f1c:	and	w0, w0, #0xff
  433f20:	cmp	w0, #0x0
  433f24:	b.eq	433f30 <config_parse@plt+0x28d80>  // b.none
  433f28:	mov	w19, #0x0                   	// #0
  433f2c:	b	434160 <config_parse@plt+0x28fb0>
  433f30:	add	x0, sp, #0x60
  433f34:	mov	w3, #0x0                   	// #0
  433f38:	mov	w2, #0x11                  	// #17
  433f3c:	mov	x1, x0
  433f40:	ldr	x0, [sp, #40]
  433f44:	bl	409780 <sd_rtnl_message_new_link@plt>
  433f48:	str	w0, [sp, #56]
  433f4c:	ldr	w0, [sp, #56]
  433f50:	cmp	w0, #0x0
  433f54:	b.ge	433fe4 <config_parse@plt+0x28e34>  // b.tcont
  433f58:	mov	w0, #0x3                   	// #3
  433f5c:	str	w0, [sp, #84]
  433f60:	ldr	w0, [sp, #56]
  433f64:	str	w0, [sp, #88]
  433f68:	str	wzr, [sp, #92]
  433f6c:	ldr	w0, [sp, #92]
  433f70:	bl	40b180 <log_get_max_level_realm@plt>
  433f74:	mov	w1, w0
  433f78:	ldr	w0, [sp, #84]
  433f7c:	and	w0, w0, #0x7
  433f80:	cmp	w1, w0
  433f84:	b.lt	433fcc <config_parse@plt+0x28e1c>  // b.tstop
  433f88:	ldr	w0, [sp, #92]
  433f8c:	lsl	w1, w0, #10
  433f90:	ldr	w0, [sp, #84]
  433f94:	orr	w6, w1, w0
  433f98:	adrp	x0, 454000 <config_parse@plt+0x48e50>
  433f9c:	add	x1, x0, #0x63b
  433fa0:	adrp	x0, 454000 <config_parse@plt+0x48e50>
  433fa4:	add	x5, x0, #0x658
  433fa8:	adrp	x0, 454000 <config_parse@plt+0x48e50>
  433fac:	add	x4, x0, #0xd80
  433fb0:	mov	w3, #0x27                  	// #39
  433fb4:	mov	x2, x1
  433fb8:	ldr	w1, [sp, #88]
  433fbc:	mov	w0, w6
  433fc0:	bl	40a790 <log_internal_realm@plt>
  433fc4:	mov	w19, w0
  433fc8:	b	434160 <config_parse@plt+0x28fb0>
  433fcc:	ldr	w0, [sp, #88]
  433fd0:	cmp	w0, #0x0
  433fd4:	cneg	w0, w0, lt  // lt = tstop
  433fd8:	and	w0, w0, #0xff
  433fdc:	neg	w19, w0
  433fe0:	b	434160 <config_parse@plt+0x28fb0>
  433fe4:	ldr	x0, [sp, #96]
  433fe8:	ldr	x2, [sp, #32]
  433fec:	mov	w1, #0x3                   	// #3
  433ff0:	bl	40a970 <sd_netlink_message_append_string@plt>
  433ff4:	str	w0, [sp, #56]
  433ff8:	ldr	w0, [sp, #56]
  433ffc:	cmp	w0, #0x0
  434000:	b.ge	434090 <config_parse@plt+0x28ee0>  // b.tcont
  434004:	mov	w0, #0x3                   	// #3
  434008:	str	w0, [sp, #72]
  43400c:	ldr	w0, [sp, #56]
  434010:	str	w0, [sp, #76]
  434014:	str	wzr, [sp, #80]
  434018:	ldr	w0, [sp, #80]
  43401c:	bl	40b180 <log_get_max_level_realm@plt>
  434020:	mov	w1, w0
  434024:	ldr	w0, [sp, #72]
  434028:	and	w0, w0, #0x7
  43402c:	cmp	w1, w0
  434030:	b.lt	434078 <config_parse@plt+0x28ec8>  // b.tstop
  434034:	ldr	w0, [sp, #80]
  434038:	lsl	w1, w0, #10
  43403c:	ldr	w0, [sp, #72]
  434040:	orr	w6, w1, w0
  434044:	adrp	x0, 454000 <config_parse@plt+0x48e50>
  434048:	add	x1, x0, #0x63b
  43404c:	adrp	x0, 454000 <config_parse@plt+0x48e50>
  434050:	add	x5, x0, #0x680
  434054:	adrp	x0, 454000 <config_parse@plt+0x48e50>
  434058:	add	x4, x0, #0xd80
  43405c:	mov	w3, #0x2b                  	// #43
  434060:	mov	x2, x1
  434064:	ldr	w1, [sp, #76]
  434068:	mov	w0, w6
  43406c:	bl	40a790 <log_internal_realm@plt>
  434070:	mov	w19, w0
  434074:	b	434160 <config_parse@plt+0x28fb0>
  434078:	ldr	w0, [sp, #76]
  43407c:	cmp	w0, #0x0
  434080:	cneg	w0, w0, lt  // lt = tstop
  434084:	and	w0, w0, #0xff
  434088:	neg	w19, w0
  43408c:	b	434160 <config_parse@plt+0x28fb0>
  434090:	ldr	x0, [sp, #96]
  434094:	mov	x3, #0x0                   	// #0
  434098:	mov	x2, #0x0                   	// #0
  43409c:	mov	x1, x0
  4340a0:	ldr	x0, [sp, #40]
  4340a4:	bl	40a080 <sd_netlink_call@plt>
  4340a8:	str	w0, [sp, #56]
  4340ac:	ldr	w0, [sp, #56]
  4340b0:	cmn	w0, #0x13
  4340b4:	b.ne	4340c0 <config_parse@plt+0x28f10>  // b.any
  4340b8:	mov	w19, #0x0                   	// #0
  4340bc:	b	434160 <config_parse@plt+0x28fb0>
  4340c0:	ldr	w0, [sp, #56]
  4340c4:	cmp	w0, #0x0
  4340c8:	b.ge	43415c <config_parse@plt+0x28fac>  // b.tcont
  4340cc:	mov	w0, #0x3                   	// #3
  4340d0:	str	w0, [sp, #60]
  4340d4:	ldr	w0, [sp, #56]
  4340d8:	str	w0, [sp, #64]
  4340dc:	str	wzr, [sp, #68]
  4340e0:	ldr	w0, [sp, #68]
  4340e4:	bl	40b180 <log_get_max_level_realm@plt>
  4340e8:	mov	w1, w0
  4340ec:	ldr	w0, [sp, #60]
  4340f0:	and	w0, w0, #0x7
  4340f4:	cmp	w1, w0
  4340f8:	b.lt	434144 <config_parse@plt+0x28f94>  // b.tstop
  4340fc:	ldr	w0, [sp, #68]
  434100:	lsl	w1, w0, #10
  434104:	ldr	w0, [sp, #60]
  434108:	orr	w7, w1, w0
  43410c:	adrp	x0, 454000 <config_parse@plt+0x48e50>
  434110:	add	x1, x0, #0x63b
  434114:	ldr	x6, [sp, #32]
  434118:	adrp	x0, 454000 <config_parse@plt+0x48e50>
  43411c:	add	x5, x0, #0x6b0
  434120:	adrp	x0, 454000 <config_parse@plt+0x48e50>
  434124:	add	x4, x0, #0xd80
  434128:	mov	w3, #0x31                  	// #49
  43412c:	mov	x2, x1
  434130:	ldr	w1, [sp, #64]
  434134:	mov	w0, w7
  434138:	bl	40a790 <log_internal_realm@plt>
  43413c:	mov	w19, w0
  434140:	b	434160 <config_parse@plt+0x28fb0>
  434144:	ldr	w0, [sp, #64]
  434148:	cmp	w0, #0x0
  43414c:	cneg	w0, w0, lt  // lt = tstop
  434150:	and	w0, w0, #0xff
  434154:	neg	w19, w0
  434158:	b	434160 <config_parse@plt+0x28fb0>
  43415c:	mov	w19, #0x1                   	// #1
  434160:	add	x0, sp, #0x60
  434164:	bl	433d60 <config_parse@plt+0x28bb0>
  434168:	mov	w1, w19
  43416c:	adrp	x0, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  434170:	ldr	x0, [x0, #4048]
  434174:	ldr	x2, [sp, #104]
  434178:	ldr	x0, [x0]
  43417c:	eor	x0, x2, x0
  434180:	cmp	x0, #0x0
  434184:	b.eq	43418c <config_parse@plt+0x28fdc>  // b.none
  434188:	bl	40a440 <__stack_chk_fail@plt>
  43418c:	mov	w0, w1
  434190:	ldr	x19, [sp, #16]
  434194:	ldp	x29, x30, [sp], #112
  434198:	ret
  43419c:	stp	x29, x30, [sp, #-128]!
  4341a0:	mov	x29, sp
  4341a4:	str	x0, [x29, #56]
  4341a8:	str	x1, [x29, #48]
  4341ac:	stp	x2, x3, [x29, #32]
  4341b0:	str	x4, [x29, #24]
  4341b4:	adrp	x0, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  4341b8:	ldr	x0, [x0, #4048]
  4341bc:	ldr	x1, [x0]
  4341c0:	str	x1, [x29, #120]
  4341c4:	mov	x1, #0x0                   	// #0
  4341c8:	ldr	x0, [x29, #56]
  4341cc:	bl	40b010 <strlen@plt>
  4341d0:	str	x0, [x29, #88]
  4341d4:	ldr	x0, [x29, #88]
  4341d8:	add	x0, x0, #0x10
  4341dc:	str	x0, [x29, #80]
  4341e0:	ldr	x0, [x29, #24]
  4341e4:	cmp	x0, #0x0
  4341e8:	b.eq	4341f8 <config_parse@plt+0x29048>  // b.none
  4341ec:	ldr	x0, [x29, #80]
  4341f0:	add	x0, x0, #0x8
  4341f4:	str	x0, [x29, #80]
  4341f8:	ldr	x0, [x29, #80]
  4341fc:	str	x0, [x29, #96]
  434200:	ldr	x1, [x29, #96]
  434204:	mov	x0, #0x1                   	// #1
  434208:	bl	433db8 <config_parse@plt+0x28c08>
  43420c:	and	w0, w0, #0xff
  434210:	and	x0, x0, #0xff
  434214:	cmp	x0, #0x0
  434218:	b.eq	434244 <config_parse@plt+0x29094>  // b.none
  43421c:	adrp	x0, 454000 <config_parse@plt+0x48e50>
  434220:	add	x1, x0, #0x63b
  434224:	adrp	x0, 454000 <config_parse@plt+0x48e50>
  434228:	add	x4, x0, #0xd90
  43422c:	mov	w3, #0x46                  	// #70
  434230:	mov	x2, x1
  434234:	adrp	x0, 454000 <config_parse@plt+0x48e50>
  434238:	add	x1, x0, #0x6d8
  43423c:	mov	w0, #0x0                   	// #0
  434240:	bl	409d50 <log_assert_failed_realm@plt>
  434244:	ldr	x0, [x29, #96]
  434248:	cmp	x0, #0x400, lsl #12
  43424c:	cset	w0, hi  // hi = pmore
  434250:	and	w0, w0, #0xff
  434254:	and	x0, x0, #0xff
  434258:	cmp	x0, #0x0
  43425c:	b.eq	434288 <config_parse@plt+0x290d8>  // b.none
  434260:	adrp	x0, 454000 <config_parse@plt+0x48e50>
  434264:	add	x1, x0, #0x63b
  434268:	adrp	x0, 454000 <config_parse@plt+0x48e50>
  43426c:	add	x4, x0, #0xd90
  434270:	mov	w3, #0x46                  	// #70
  434274:	mov	x2, x1
  434278:	adrp	x0, 454000 <config_parse@plt+0x48e50>
  43427c:	add	x1, x0, #0x708
  434280:	mov	w0, #0x0                   	// #0
  434284:	bl	409d50 <log_assert_failed_realm@plt>
  434288:	ldr	x0, [x29, #96]
  43428c:	add	x0, x0, #0xf
  434290:	lsr	x0, x0, #4
  434294:	lsl	x0, x0, #4
  434298:	sub	sp, sp, x0
  43429c:	mov	x0, sp
  4342a0:	add	x0, x0, #0xf
  4342a4:	lsr	x0, x0, #4
  4342a8:	lsl	x0, x0, #4
  4342ac:	str	x0, [x29, #104]
  4342b0:	ldr	x0, [x29, #104]
  4342b4:	bl	40a6c0 <sd_id128_get_machine@plt>
  4342b8:	str	w0, [x29, #68]
  4342bc:	ldr	w0, [x29, #68]
  4342c0:	cmp	w0, #0x0
  4342c4:	b.ge	4342d0 <config_parse@plt+0x29120>  // b.tcont
  4342c8:	ldr	w0, [x29, #68]
  4342cc:	b	43436c <config_parse@plt+0x291bc>
  4342d0:	ldr	x0, [x29, #104]
  4342d4:	add	x0, x0, #0x10
  4342d8:	ldr	x2, [x29, #88]
  4342dc:	ldr	x1, [x29, #56]
  4342e0:	bl	4098d0 <mempcpy@plt>
  4342e4:	str	x0, [x29, #112]
  4342e8:	ldr	x0, [x29, #24]
  4342ec:	cmp	x0, #0x0
  4342f0:	b.eq	43430c <config_parse@plt+0x2915c>  // b.none
  4342f4:	ldr	x0, [x29, #24]
  4342f8:	bl	433e34 <config_parse@plt+0x28c84>
  4342fc:	str	x0, [x29, #24]
  434300:	ldr	x1, [x29, #24]
  434304:	ldr	x0, [x29, #112]
  434308:	str	x1, [x0]
  43430c:	add	x0, x29, #0x20
  434310:	mov	x2, x0
  434314:	ldr	x1, [x29, #80]
  434318:	ldr	x0, [x29, #104]
  43431c:	bl	409b70 <siphash24@plt>
  434320:	bl	433e34 <config_parse@plt+0x28c84>
  434324:	str	x0, [x29, #72]
  434328:	ldr	x0, [x29, #48]
  43432c:	add	x1, x29, #0x48
  434330:	mov	x2, #0x6                   	// #6
  434334:	bl	409b50 <memcpy@plt>
  434338:	ldr	x0, [x29, #48]
  43433c:	ldrb	w0, [x0]
  434340:	and	w0, w0, #0xfffffffe
  434344:	and	w1, w0, #0xff
  434348:	ldr	x0, [x29, #48]
  43434c:	strb	w1, [x0]
  434350:	ldr	x0, [x29, #48]
  434354:	ldrb	w0, [x0]
  434358:	orr	w0, w0, #0x2
  43435c:	and	w1, w0, #0xff
  434360:	ldr	x0, [x29, #48]
  434364:	strb	w1, [x0]
  434368:	mov	w0, #0x0                   	// #0
  43436c:	mov	w1, w0
  434370:	adrp	x0, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  434374:	ldr	x0, [x0, #4048]
  434378:	ldr	x2, [x29, #120]
  43437c:	ldr	x0, [x0]
  434380:	eor	x0, x2, x0
  434384:	cmp	x0, #0x0
  434388:	b.eq	434390 <config_parse@plt+0x291e0>  // b.none
  43438c:	bl	40a440 <__stack_chk_fail@plt>
  434390:	mov	w0, w1
  434394:	mov	sp, x29
  434398:	ldp	x29, x30, [sp], #128
  43439c:	ret
  4343a0:	stp	x29, x30, [sp, #-256]!
  4343a4:	mov	x29, sp
  4343a8:	str	x19, [sp, #16]
  4343ac:	str	x0, [sp, #72]
  4343b0:	str	w1, [sp, #68]
  4343b4:	str	x2, [sp, #56]
  4343b8:	str	x3, [sp, #48]
  4343bc:	str	x4, [sp, #40]
  4343c0:	str	x5, [sp, #32]
  4343c4:	adrp	x0, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  4343c8:	ldr	x0, [x0, #4048]
  4343cc:	ldr	x1, [x0]
  4343d0:	str	x1, [sp, #248]
  4343d4:	mov	x1, #0x0                   	// #0
  4343d8:	str	xzr, [sp, #240]
  4343dc:	ldr	x0, [sp, #72]
  4343e0:	cmp	x0, #0x0
  4343e4:	cset	w0, eq  // eq = none
  4343e8:	and	w0, w0, #0xff
  4343ec:	and	x0, x0, #0xff
  4343f0:	cmp	x0, #0x0
  4343f4:	b.eq	434420 <config_parse@plt+0x29270>  // b.none
  4343f8:	adrp	x0, 454000 <config_parse@plt+0x48e50>
  4343fc:	add	x1, x0, #0x63b
  434400:	adrp	x0, 454000 <config_parse@plt+0x48e50>
  434404:	add	x4, x0, #0xda0
  434408:	mov	w3, #0x6e                  	// #110
  43440c:	mov	x2, x1
  434410:	adrp	x0, 454000 <config_parse@plt+0x48e50>
  434414:	add	x1, x0, #0x730
  434418:	mov	w0, #0x0                   	// #0
  43441c:	bl	409d50 <log_assert_failed_realm@plt>
  434420:	ldr	x0, [sp, #56]
  434424:	cmp	x0, #0x0
  434428:	cset	w0, eq  // eq = none
  43442c:	and	w0, w0, #0xff
  434430:	and	x0, x0, #0xff
  434434:	cmp	x0, #0x0
  434438:	b.eq	434464 <config_parse@plt+0x292b4>  // b.none
  43443c:	adrp	x0, 454000 <config_parse@plt+0x48e50>
  434440:	add	x1, x0, #0x63b
  434444:	adrp	x0, 454000 <config_parse@plt+0x48e50>
  434448:	add	x4, x0, #0xda0
  43444c:	mov	w3, #0x6f                  	// #111
  434450:	mov	x2, x1
  434454:	adrp	x0, 454000 <config_parse@plt+0x48e50>
  434458:	add	x1, x0, #0x738
  43445c:	mov	w0, #0x0                   	// #0
  434460:	bl	409d50 <log_assert_failed_realm@plt>
  434464:	ldr	x0, [sp, #48]
  434468:	cmp	x0, #0x0
  43446c:	cset	w0, eq  // eq = none
  434470:	and	w0, w0, #0xff
  434474:	and	x0, x0, #0xff
  434478:	cmp	x0, #0x0
  43447c:	b.eq	4344a8 <config_parse@plt+0x292f8>  // b.none
  434480:	adrp	x0, 454000 <config_parse@plt+0x48e50>
  434484:	add	x1, x0, #0x63b
  434488:	adrp	x0, 454000 <config_parse@plt+0x48e50>
  43448c:	add	x4, x0, #0xda0
  434490:	mov	w3, #0x70                  	// #112
  434494:	mov	x2, x1
  434498:	adrp	x0, 454000 <config_parse@plt+0x48e50>
  43449c:	add	x1, x0, #0x748
  4344a0:	mov	w0, #0x0                   	// #0
  4344a4:	bl	409d50 <log_assert_failed_realm@plt>
  4344a8:	ldr	x0, [sp, #40]
  4344ac:	cmp	x0, #0x0
  4344b0:	cset	w0, eq  // eq = none
  4344b4:	and	w0, w0, #0xff
  4344b8:	and	x0, x0, #0xff
  4344bc:	cmp	x0, #0x0
  4344c0:	b.eq	4344ec <config_parse@plt+0x2933c>  // b.none
  4344c4:	adrp	x0, 454000 <config_parse@plt+0x48e50>
  4344c8:	add	x1, x0, #0x63b
  4344cc:	adrp	x0, 454000 <config_parse@plt+0x48e50>
  4344d0:	add	x4, x0, #0xda0
  4344d4:	mov	w3, #0x71                  	// #113
  4344d8:	mov	x2, x1
  4344dc:	adrp	x0, 454000 <config_parse@plt+0x48e50>
  4344e0:	add	x1, x0, #0x758
  4344e4:	mov	w0, #0x0                   	// #0
  4344e8:	bl	409d50 <log_assert_failed_realm@plt>
  4344ec:	ldr	x0, [sp, #32]
  4344f0:	cmp	x0, #0x0
  4344f4:	cset	w0, eq  // eq = none
  4344f8:	and	w0, w0, #0xff
  4344fc:	and	x0, x0, #0xff
  434500:	cmp	x0, #0x0
  434504:	b.eq	434530 <config_parse@plt+0x29380>  // b.none
  434508:	adrp	x0, 454000 <config_parse@plt+0x48e50>
  43450c:	add	x1, x0, #0x63b
  434510:	adrp	x0, 454000 <config_parse@plt+0x48e50>
  434514:	add	x4, x0, #0xda0
  434518:	mov	w3, #0x72                  	// #114
  43451c:	mov	x2, x1
  434520:	adrp	x0, 454000 <config_parse@plt+0x48e50>
  434524:	add	x1, x0, #0x770
  434528:	mov	w0, #0x0                   	// #0
  43452c:	bl	409d50 <log_assert_failed_realm@plt>
  434530:	add	x0, sp, #0xf0
  434534:	mov	w3, #0x0                   	// #0
  434538:	mov	w2, #0x10                  	// #16
  43453c:	mov	x1, x0
  434540:	ldr	x0, [sp, #72]
  434544:	bl	409780 <sd_rtnl_message_new_link@plt>
  434548:	str	w0, [sp, #80]
  43454c:	ldr	w0, [sp, #80]
  434550:	cmp	w0, #0x0
  434554:	b.ge	4345e4 <config_parse@plt+0x29434>  // b.tcont
  434558:	mov	w0, #0x3                   	// #3
  43455c:	str	w0, [sp, #228]
  434560:	ldr	w0, [sp, #80]
  434564:	str	w0, [sp, #232]
  434568:	str	wzr, [sp, #236]
  43456c:	ldr	w0, [sp, #236]
  434570:	bl	40b180 <log_get_max_level_realm@plt>
  434574:	mov	w1, w0
  434578:	ldr	w0, [sp, #228]
  43457c:	and	w0, w0, #0x7
  434580:	cmp	w1, w0
  434584:	b.lt	4345cc <config_parse@plt+0x2941c>  // b.tstop
  434588:	ldr	w0, [sp, #236]
  43458c:	lsl	w1, w0, #10
  434590:	ldr	w0, [sp, #228]
  434594:	orr	w6, w1, w0
  434598:	adrp	x0, 454000 <config_parse@plt+0x48e50>
  43459c:	add	x1, x0, #0x63b
  4345a0:	adrp	x0, 454000 <config_parse@plt+0x48e50>
  4345a4:	add	x5, x0, #0x658
  4345a8:	adrp	x0, 454000 <config_parse@plt+0x48e50>
  4345ac:	add	x4, x0, #0xdb0
  4345b0:	mov	w3, #0x76                  	// #118
  4345b4:	mov	x2, x1
  4345b8:	ldr	w1, [sp, #232]
  4345bc:	mov	w0, w6
  4345c0:	bl	40a790 <log_internal_realm@plt>
  4345c4:	mov	w19, w0
  4345c8:	b	434df4 <config_parse@plt+0x29c44>
  4345cc:	ldr	w0, [sp, #232]
  4345d0:	cmp	w0, #0x0
  4345d4:	cneg	w0, w0, lt  // lt = tstop
  4345d8:	and	w0, w0, #0xff
  4345dc:	neg	w19, w0
  4345e0:	b	434df4 <config_parse@plt+0x29c44>
  4345e4:	ldr	x0, [sp, #240]
  4345e8:	ldr	x2, [sp, #56]
  4345ec:	mov	w1, #0x3                   	// #3
  4345f0:	bl	40a970 <sd_netlink_message_append_string@plt>
  4345f4:	str	w0, [sp, #80]
  4345f8:	ldr	w0, [sp, #80]
  4345fc:	cmp	w0, #0x0
  434600:	b.ge	434690 <config_parse@plt+0x294e0>  // b.tcont
  434604:	mov	w0, #0x3                   	// #3
  434608:	str	w0, [sp, #216]
  43460c:	ldr	w0, [sp, #80]
  434610:	str	w0, [sp, #220]
  434614:	str	wzr, [sp, #224]
  434618:	ldr	w0, [sp, #224]
  43461c:	bl	40b180 <log_get_max_level_realm@plt>
  434620:	mov	w1, w0
  434624:	ldr	w0, [sp, #216]
  434628:	and	w0, w0, #0x7
  43462c:	cmp	w1, w0
  434630:	b.lt	434678 <config_parse@plt+0x294c8>  // b.tstop
  434634:	ldr	w0, [sp, #224]
  434638:	lsl	w1, w0, #10
  43463c:	ldr	w0, [sp, #216]
  434640:	orr	w6, w1, w0
  434644:	adrp	x0, 454000 <config_parse@plt+0x48e50>
  434648:	add	x1, x0, #0x63b
  43464c:	adrp	x0, 454000 <config_parse@plt+0x48e50>
  434650:	add	x5, x0, #0x680
  434654:	adrp	x0, 454000 <config_parse@plt+0x48e50>
  434658:	add	x4, x0, #0xdb0
  43465c:	mov	w3, #0x7a                  	// #122
  434660:	mov	x2, x1
  434664:	ldr	w1, [sp, #220]
  434668:	mov	w0, w6
  43466c:	bl	40a790 <log_internal_realm@plt>
  434670:	mov	w19, w0
  434674:	b	434df4 <config_parse@plt+0x29c44>
  434678:	ldr	w0, [sp, #220]
  43467c:	cmp	w0, #0x0
  434680:	cneg	w0, w0, lt  // lt = tstop
  434684:	and	w0, w0, #0xff
  434688:	neg	w19, w0
  43468c:	b	434df4 <config_parse@plt+0x29c44>
  434690:	ldr	x0, [sp, #240]
  434694:	ldr	x2, [sp, #48]
  434698:	mov	w1, #0x1                   	// #1
  43469c:	bl	40b060 <sd_netlink_message_append_ether_addr@plt>
  4346a0:	str	w0, [sp, #80]
  4346a4:	ldr	w0, [sp, #80]
  4346a8:	cmp	w0, #0x0
  4346ac:	b.ge	43473c <config_parse@plt+0x2958c>  // b.tcont
  4346b0:	mov	w0, #0x3                   	// #3
  4346b4:	str	w0, [sp, #204]
  4346b8:	ldr	w0, [sp, #80]
  4346bc:	str	w0, [sp, #208]
  4346c0:	str	wzr, [sp, #212]
  4346c4:	ldr	w0, [sp, #212]
  4346c8:	bl	40b180 <log_get_max_level_realm@plt>
  4346cc:	mov	w1, w0
  4346d0:	ldr	w0, [sp, #204]
  4346d4:	and	w0, w0, #0x7
  4346d8:	cmp	w1, w0
  4346dc:	b.lt	434724 <config_parse@plt+0x29574>  // b.tstop
  4346e0:	ldr	w0, [sp, #212]
  4346e4:	lsl	w1, w0, #10
  4346e8:	ldr	w0, [sp, #204]
  4346ec:	orr	w6, w1, w0
  4346f0:	adrp	x0, 454000 <config_parse@plt+0x48e50>
  4346f4:	add	x1, x0, #0x63b
  4346f8:	adrp	x0, 454000 <config_parse@plt+0x48e50>
  4346fc:	add	x5, x0, #0x780
  434700:	adrp	x0, 454000 <config_parse@plt+0x48e50>
  434704:	add	x4, x0, #0xdb0
  434708:	mov	w3, #0x7e                  	// #126
  43470c:	mov	x2, x1
  434710:	ldr	w1, [sp, #208]
  434714:	mov	w0, w6
  434718:	bl	40a790 <log_internal_realm@plt>
  43471c:	mov	w19, w0
  434720:	b	434df4 <config_parse@plt+0x29c44>
  434724:	ldr	w0, [sp, #208]
  434728:	cmp	w0, #0x0
  43472c:	cneg	w0, w0, lt  // lt = tstop
  434730:	and	w0, w0, #0xff
  434734:	neg	w19, w0
  434738:	b	434df4 <config_parse@plt+0x29c44>
  43473c:	ldr	x0, [sp, #240]
  434740:	mov	w1, #0x12                  	// #18
  434744:	bl	40aef0 <sd_netlink_message_open_container@plt>
  434748:	str	w0, [sp, #80]
  43474c:	ldr	w0, [sp, #80]
  434750:	cmp	w0, #0x0
  434754:	b.ge	4347e4 <config_parse@plt+0x29634>  // b.tcont
  434758:	mov	w0, #0x3                   	// #3
  43475c:	str	w0, [sp, #192]
  434760:	ldr	w0, [sp, #80]
  434764:	str	w0, [sp, #196]
  434768:	str	wzr, [sp, #200]
  43476c:	ldr	w0, [sp, #200]
  434770:	bl	40b180 <log_get_max_level_realm@plt>
  434774:	mov	w1, w0
  434778:	ldr	w0, [sp, #192]
  43477c:	and	w0, w0, #0x7
  434780:	cmp	w1, w0
  434784:	b.lt	4347cc <config_parse@plt+0x2961c>  // b.tstop
  434788:	ldr	w0, [sp, #200]
  43478c:	lsl	w1, w0, #10
  434790:	ldr	w0, [sp, #192]
  434794:	orr	w6, w1, w0
  434798:	adrp	x0, 454000 <config_parse@plt+0x48e50>
  43479c:	add	x1, x0, #0x63b
  4347a0:	adrp	x0, 454000 <config_parse@plt+0x48e50>
  4347a4:	add	x5, x0, #0x7a8
  4347a8:	adrp	x0, 454000 <config_parse@plt+0x48e50>
  4347ac:	add	x4, x0, #0xdb0
  4347b0:	mov	w3, #0x82                  	// #130
  4347b4:	mov	x2, x1
  4347b8:	ldr	w1, [sp, #196]
  4347bc:	mov	w0, w6
  4347c0:	bl	40a790 <log_internal_realm@plt>
  4347c4:	mov	w19, w0
  4347c8:	b	434df4 <config_parse@plt+0x29c44>
  4347cc:	ldr	w0, [sp, #196]
  4347d0:	cmp	w0, #0x0
  4347d4:	cneg	w0, w0, lt  // lt = tstop
  4347d8:	and	w0, w0, #0xff
  4347dc:	neg	w19, w0
  4347e0:	b	434df4 <config_parse@plt+0x29c44>
  4347e4:	ldr	x3, [sp, #240]
  4347e8:	adrp	x0, 454000 <config_parse@plt+0x48e50>
  4347ec:	add	x2, x0, #0x7d0
  4347f0:	mov	w1, #0x2                   	// #2
  4347f4:	mov	x0, x3
  4347f8:	bl	40a360 <sd_netlink_message_open_container_union@plt>
  4347fc:	str	w0, [sp, #80]
  434800:	ldr	w0, [sp, #80]
  434804:	cmp	w0, #0x0
  434808:	b.ge	434898 <config_parse@plt+0x296e8>  // b.tcont
  43480c:	mov	w0, #0x3                   	// #3
  434810:	str	w0, [sp, #180]
  434814:	ldr	w0, [sp, #80]
  434818:	str	w0, [sp, #184]
  43481c:	str	wzr, [sp, #188]
  434820:	ldr	w0, [sp, #188]
  434824:	bl	40b180 <log_get_max_level_realm@plt>
  434828:	mov	w1, w0
  43482c:	ldr	w0, [sp, #180]
  434830:	and	w0, w0, #0x7
  434834:	cmp	w1, w0
  434838:	b.lt	434880 <config_parse@plt+0x296d0>  // b.tstop
  43483c:	ldr	w0, [sp, #188]
  434840:	lsl	w1, w0, #10
  434844:	ldr	w0, [sp, #180]
  434848:	orr	w6, w1, w0
  43484c:	adrp	x0, 454000 <config_parse@plt+0x48e50>
  434850:	add	x1, x0, #0x63b
  434854:	adrp	x0, 454000 <config_parse@plt+0x48e50>
  434858:	add	x5, x0, #0x7a8
  43485c:	adrp	x0, 454000 <config_parse@plt+0x48e50>
  434860:	add	x4, x0, #0xdb0
  434864:	mov	w3, #0x86                  	// #134
  434868:	mov	x2, x1
  43486c:	ldr	w1, [sp, #184]
  434870:	mov	w0, w6
  434874:	bl	40a790 <log_internal_realm@plt>
  434878:	mov	w19, w0
  43487c:	b	434df4 <config_parse@plt+0x29c44>
  434880:	ldr	w0, [sp, #184]
  434884:	cmp	w0, #0x0
  434888:	cneg	w0, w0, lt  // lt = tstop
  43488c:	and	w0, w0, #0xff
  434890:	neg	w19, w0
  434894:	b	434df4 <config_parse@plt+0x29c44>
  434898:	ldr	x0, [sp, #240]
  43489c:	mov	w1, #0x1                   	// #1
  4348a0:	bl	40aef0 <sd_netlink_message_open_container@plt>
  4348a4:	str	w0, [sp, #80]
  4348a8:	ldr	w0, [sp, #80]
  4348ac:	cmp	w0, #0x0
  4348b0:	b.ge	434940 <config_parse@plt+0x29790>  // b.tcont
  4348b4:	mov	w0, #0x3                   	// #3
  4348b8:	str	w0, [sp, #168]
  4348bc:	ldr	w0, [sp, #80]
  4348c0:	str	w0, [sp, #172]
  4348c4:	str	wzr, [sp, #176]
  4348c8:	ldr	w0, [sp, #176]
  4348cc:	bl	40b180 <log_get_max_level_realm@plt>
  4348d0:	mov	w1, w0
  4348d4:	ldr	w0, [sp, #168]
  4348d8:	and	w0, w0, #0x7
  4348dc:	cmp	w1, w0
  4348e0:	b.lt	434928 <config_parse@plt+0x29778>  // b.tstop
  4348e4:	ldr	w0, [sp, #176]
  4348e8:	lsl	w1, w0, #10
  4348ec:	ldr	w0, [sp, #168]
  4348f0:	orr	w6, w1, w0
  4348f4:	adrp	x0, 454000 <config_parse@plt+0x48e50>
  4348f8:	add	x1, x0, #0x63b
  4348fc:	adrp	x0, 454000 <config_parse@plt+0x48e50>
  434900:	add	x5, x0, #0x7a8
  434904:	adrp	x0, 454000 <config_parse@plt+0x48e50>
  434908:	add	x4, x0, #0xdb0
  43490c:	mov	w3, #0x8a                  	// #138
  434910:	mov	x2, x1
  434914:	ldr	w1, [sp, #172]
  434918:	mov	w0, w6
  43491c:	bl	40a790 <log_internal_realm@plt>
  434920:	mov	w19, w0
  434924:	b	434df4 <config_parse@plt+0x29c44>
  434928:	ldr	w0, [sp, #172]
  43492c:	cmp	w0, #0x0
  434930:	cneg	w0, w0, lt  // lt = tstop
  434934:	and	w0, w0, #0xff
  434938:	neg	w19, w0
  43493c:	b	434df4 <config_parse@plt+0x29c44>
  434940:	ldr	x0, [sp, #240]
  434944:	ldr	x2, [sp, #40]
  434948:	mov	w1, #0x3                   	// #3
  43494c:	bl	40a970 <sd_netlink_message_append_string@plt>
  434950:	str	w0, [sp, #80]
  434954:	ldr	w0, [sp, #80]
  434958:	cmp	w0, #0x0
  43495c:	b.ge	4349ec <config_parse@plt+0x2983c>  // b.tcont
  434960:	mov	w0, #0x3                   	// #3
  434964:	str	w0, [sp, #156]
  434968:	ldr	w0, [sp, #80]
  43496c:	str	w0, [sp, #160]
  434970:	str	wzr, [sp, #164]
  434974:	ldr	w0, [sp, #164]
  434978:	bl	40b180 <log_get_max_level_realm@plt>
  43497c:	mov	w1, w0
  434980:	ldr	w0, [sp, #156]
  434984:	and	w0, w0, #0x7
  434988:	cmp	w1, w0
  43498c:	b.lt	4349d4 <config_parse@plt+0x29824>  // b.tstop
  434990:	ldr	w0, [sp, #164]
  434994:	lsl	w1, w0, #10
  434998:	ldr	w0, [sp, #156]
  43499c:	orr	w6, w1, w0
  4349a0:	adrp	x0, 454000 <config_parse@plt+0x48e50>
  4349a4:	add	x1, x0, #0x63b
  4349a8:	adrp	x0, 454000 <config_parse@plt+0x48e50>
  4349ac:	add	x5, x0, #0x680
  4349b0:	adrp	x0, 454000 <config_parse@plt+0x48e50>
  4349b4:	add	x4, x0, #0xdb0
  4349b8:	mov	w3, #0x8e                  	// #142
  4349bc:	mov	x2, x1
  4349c0:	ldr	w1, [sp, #160]
  4349c4:	mov	w0, w6
  4349c8:	bl	40a790 <log_internal_realm@plt>
  4349cc:	mov	w19, w0
  4349d0:	b	434df4 <config_parse@plt+0x29c44>
  4349d4:	ldr	w0, [sp, #160]
  4349d8:	cmp	w0, #0x0
  4349dc:	cneg	w0, w0, lt  // lt = tstop
  4349e0:	and	w0, w0, #0xff
  4349e4:	neg	w19, w0
  4349e8:	b	434df4 <config_parse@plt+0x29c44>
  4349ec:	ldr	x0, [sp, #240]
  4349f0:	ldr	x2, [sp, #32]
  4349f4:	mov	w1, #0x1                   	// #1
  4349f8:	bl	40b060 <sd_netlink_message_append_ether_addr@plt>
  4349fc:	str	w0, [sp, #80]
  434a00:	ldr	w0, [sp, #80]
  434a04:	cmp	w0, #0x0
  434a08:	b.ge	434a98 <config_parse@plt+0x298e8>  // b.tcont
  434a0c:	mov	w0, #0x3                   	// #3
  434a10:	str	w0, [sp, #144]
  434a14:	ldr	w0, [sp, #80]
  434a18:	str	w0, [sp, #148]
  434a1c:	str	wzr, [sp, #152]
  434a20:	ldr	w0, [sp, #152]
  434a24:	bl	40b180 <log_get_max_level_realm@plt>
  434a28:	mov	w1, w0
  434a2c:	ldr	w0, [sp, #144]
  434a30:	and	w0, w0, #0x7
  434a34:	cmp	w1, w0
  434a38:	b.lt	434a80 <config_parse@plt+0x298d0>  // b.tstop
  434a3c:	ldr	w0, [sp, #152]
  434a40:	lsl	w1, w0, #10
  434a44:	ldr	w0, [sp, #144]
  434a48:	orr	w6, w1, w0
  434a4c:	adrp	x0, 454000 <config_parse@plt+0x48e50>
  434a50:	add	x1, x0, #0x63b
  434a54:	adrp	x0, 454000 <config_parse@plt+0x48e50>
  434a58:	add	x5, x0, #0x780
  434a5c:	adrp	x0, 454000 <config_parse@plt+0x48e50>
  434a60:	add	x4, x0, #0xdb0
  434a64:	mov	w3, #0x92                  	// #146
  434a68:	mov	x2, x1
  434a6c:	ldr	w1, [sp, #148]
  434a70:	mov	w0, w6
  434a74:	bl	40a790 <log_internal_realm@plt>
  434a78:	mov	w19, w0
  434a7c:	b	434df4 <config_parse@plt+0x29c44>
  434a80:	ldr	w0, [sp, #148]
  434a84:	cmp	w0, #0x0
  434a88:	cneg	w0, w0, lt  // lt = tstop
  434a8c:	and	w0, w0, #0xff
  434a90:	neg	w19, w0
  434a94:	b	434df4 <config_parse@plt+0x29c44>
  434a98:	ldr	x0, [sp, #240]
  434a9c:	ldr	w1, [sp, #68]
  434aa0:	mov	w2, w1
  434aa4:	mov	w1, #0x13                  	// #19
  434aa8:	bl	40ad60 <sd_netlink_message_append_u32@plt>
  434aac:	str	w0, [sp, #80]
  434ab0:	ldr	w0, [sp, #80]
  434ab4:	cmp	w0, #0x0
  434ab8:	b.ge	434b48 <config_parse@plt+0x29998>  // b.tcont
  434abc:	mov	w0, #0x3                   	// #3
  434ac0:	str	w0, [sp, #132]
  434ac4:	ldr	w0, [sp, #80]
  434ac8:	str	w0, [sp, #136]
  434acc:	str	wzr, [sp, #140]
  434ad0:	ldr	w0, [sp, #140]
  434ad4:	bl	40b180 <log_get_max_level_realm@plt>
  434ad8:	mov	w1, w0
  434adc:	ldr	w0, [sp, #132]
  434ae0:	and	w0, w0, #0x7
  434ae4:	cmp	w1, w0
  434ae8:	b.lt	434b30 <config_parse@plt+0x29980>  // b.tstop
  434aec:	ldr	w0, [sp, #140]
  434af0:	lsl	w1, w0, #10
  434af4:	ldr	w0, [sp, #132]
  434af8:	orr	w6, w1, w0
  434afc:	adrp	x0, 454000 <config_parse@plt+0x48e50>
  434b00:	add	x1, x0, #0x63b
  434b04:	adrp	x0, 454000 <config_parse@plt+0x48e50>
  434b08:	add	x5, x0, #0x7d8
  434b0c:	adrp	x0, 454000 <config_parse@plt+0x48e50>
  434b10:	add	x4, x0, #0xdb0
  434b14:	mov	w3, #0x96                  	// #150
  434b18:	mov	x2, x1
  434b1c:	ldr	w1, [sp, #136]
  434b20:	mov	w0, w6
  434b24:	bl	40a790 <log_internal_realm@plt>
  434b28:	mov	w19, w0
  434b2c:	b	434df4 <config_parse@plt+0x29c44>
  434b30:	ldr	w0, [sp, #136]
  434b34:	cmp	w0, #0x0
  434b38:	cneg	w0, w0, lt  // lt = tstop
  434b3c:	and	w0, w0, #0xff
  434b40:	neg	w19, w0
  434b44:	b	434df4 <config_parse@plt+0x29c44>
  434b48:	ldr	x0, [sp, #240]
  434b4c:	bl	409690 <sd_netlink_message_close_container@plt>
  434b50:	str	w0, [sp, #80]
  434b54:	ldr	w0, [sp, #80]
  434b58:	cmp	w0, #0x0
  434b5c:	b.ge	434bec <config_parse@plt+0x29a3c>  // b.tcont
  434b60:	mov	w0, #0x3                   	// #3
  434b64:	str	w0, [sp, #120]
  434b68:	ldr	w0, [sp, #80]
  434b6c:	str	w0, [sp, #124]
  434b70:	str	wzr, [sp, #128]
  434b74:	ldr	w0, [sp, #128]
  434b78:	bl	40b180 <log_get_max_level_realm@plt>
  434b7c:	mov	w1, w0
  434b80:	ldr	w0, [sp, #120]
  434b84:	and	w0, w0, #0x7
  434b88:	cmp	w1, w0
  434b8c:	b.lt	434bd4 <config_parse@plt+0x29a24>  // b.tstop
  434b90:	ldr	w0, [sp, #128]
  434b94:	lsl	w1, w0, #10
  434b98:	ldr	w0, [sp, #120]
  434b9c:	orr	w6, w1, w0
  434ba0:	adrp	x0, 454000 <config_parse@plt+0x48e50>
  434ba4:	add	x1, x0, #0x63b
  434ba8:	adrp	x0, 454000 <config_parse@plt+0x48e50>
  434bac:	add	x5, x0, #0x808
  434bb0:	adrp	x0, 454000 <config_parse@plt+0x48e50>
  434bb4:	add	x4, x0, #0xdb0
  434bb8:	mov	w3, #0x9a                  	// #154
  434bbc:	mov	x2, x1
  434bc0:	ldr	w1, [sp, #124]
  434bc4:	mov	w0, w6
  434bc8:	bl	40a790 <log_internal_realm@plt>
  434bcc:	mov	w19, w0
  434bd0:	b	434df4 <config_parse@plt+0x29c44>
  434bd4:	ldr	w0, [sp, #124]
  434bd8:	cmp	w0, #0x0
  434bdc:	cneg	w0, w0, lt  // lt = tstop
  434be0:	and	w0, w0, #0xff
  434be4:	neg	w19, w0
  434be8:	b	434df4 <config_parse@plt+0x29c44>
  434bec:	ldr	x0, [sp, #240]
  434bf0:	bl	409690 <sd_netlink_message_close_container@plt>
  434bf4:	str	w0, [sp, #80]
  434bf8:	ldr	w0, [sp, #80]
  434bfc:	cmp	w0, #0x0
  434c00:	b.ge	434c90 <config_parse@plt+0x29ae0>  // b.tcont
  434c04:	mov	w0, #0x3                   	// #3
  434c08:	str	w0, [sp, #108]
  434c0c:	ldr	w0, [sp, #80]
  434c10:	str	w0, [sp, #112]
  434c14:	str	wzr, [sp, #116]
  434c18:	ldr	w0, [sp, #116]
  434c1c:	bl	40b180 <log_get_max_level_realm@plt>
  434c20:	mov	w1, w0
  434c24:	ldr	w0, [sp, #108]
  434c28:	and	w0, w0, #0x7
  434c2c:	cmp	w1, w0
  434c30:	b.lt	434c78 <config_parse@plt+0x29ac8>  // b.tstop
  434c34:	ldr	w0, [sp, #116]
  434c38:	lsl	w1, w0, #10
  434c3c:	ldr	w0, [sp, #108]
  434c40:	orr	w6, w1, w0
  434c44:	adrp	x0, 454000 <config_parse@plt+0x48e50>
  434c48:	add	x1, x0, #0x63b
  434c4c:	adrp	x0, 454000 <config_parse@plt+0x48e50>
  434c50:	add	x5, x0, #0x808
  434c54:	adrp	x0, 454000 <config_parse@plt+0x48e50>
  434c58:	add	x4, x0, #0xdb0
  434c5c:	mov	w3, #0x9e                  	// #158
  434c60:	mov	x2, x1
  434c64:	ldr	w1, [sp, #112]
  434c68:	mov	w0, w6
  434c6c:	bl	40a790 <log_internal_realm@plt>
  434c70:	mov	w19, w0
  434c74:	b	434df4 <config_parse@plt+0x29c44>
  434c78:	ldr	w0, [sp, #112]
  434c7c:	cmp	w0, #0x0
  434c80:	cneg	w0, w0, lt  // lt = tstop
  434c84:	and	w0, w0, #0xff
  434c88:	neg	w19, w0
  434c8c:	b	434df4 <config_parse@plt+0x29c44>
  434c90:	ldr	x0, [sp, #240]
  434c94:	bl	409690 <sd_netlink_message_close_container@plt>
  434c98:	str	w0, [sp, #80]
  434c9c:	ldr	w0, [sp, #80]
  434ca0:	cmp	w0, #0x0
  434ca4:	b.ge	434d34 <config_parse@plt+0x29b84>  // b.tcont
  434ca8:	mov	w0, #0x3                   	// #3
  434cac:	str	w0, [sp, #96]
  434cb0:	ldr	w0, [sp, #80]
  434cb4:	str	w0, [sp, #100]
  434cb8:	str	wzr, [sp, #104]
  434cbc:	ldr	w0, [sp, #104]
  434cc0:	bl	40b180 <log_get_max_level_realm@plt>
  434cc4:	mov	w1, w0
  434cc8:	ldr	w0, [sp, #96]
  434ccc:	and	w0, w0, #0x7
  434cd0:	cmp	w1, w0
  434cd4:	b.lt	434d1c <config_parse@plt+0x29b6c>  // b.tstop
  434cd8:	ldr	w0, [sp, #104]
  434cdc:	lsl	w1, w0, #10
  434ce0:	ldr	w0, [sp, #96]
  434ce4:	orr	w6, w1, w0
  434ce8:	adrp	x0, 454000 <config_parse@plt+0x48e50>
  434cec:	add	x1, x0, #0x63b
  434cf0:	adrp	x0, 454000 <config_parse@plt+0x48e50>
  434cf4:	add	x5, x0, #0x808
  434cf8:	adrp	x0, 454000 <config_parse@plt+0x48e50>
  434cfc:	add	x4, x0, #0xdb0
  434d00:	mov	w3, #0xa2                  	// #162
  434d04:	mov	x2, x1
  434d08:	ldr	w1, [sp, #100]
  434d0c:	mov	w0, w6
  434d10:	bl	40a790 <log_internal_realm@plt>
  434d14:	mov	w19, w0
  434d18:	b	434df4 <config_parse@plt+0x29c44>
  434d1c:	ldr	w0, [sp, #100]
  434d20:	cmp	w0, #0x0
  434d24:	cneg	w0, w0, lt  // lt = tstop
  434d28:	and	w0, w0, #0xff
  434d2c:	neg	w19, w0
  434d30:	b	434df4 <config_parse@plt+0x29c44>
  434d34:	ldr	x0, [sp, #240]
  434d38:	mov	x3, #0x0                   	// #0
  434d3c:	mov	x2, #0x0                   	// #0
  434d40:	mov	x1, x0
  434d44:	ldr	x0, [sp, #72]
  434d48:	bl	40a080 <sd_netlink_call@plt>
  434d4c:	str	w0, [sp, #80]
  434d50:	ldr	w0, [sp, #80]
  434d54:	cmp	w0, #0x0
  434d58:	b.ge	434df0 <config_parse@plt+0x29c40>  // b.tcont
  434d5c:	mov	w0, #0x3                   	// #3
  434d60:	str	w0, [sp, #84]
  434d64:	ldr	w0, [sp, #80]
  434d68:	str	w0, [sp, #88]
  434d6c:	str	wzr, [sp, #92]
  434d70:	ldr	w0, [sp, #92]
  434d74:	bl	40b180 <log_get_max_level_realm@plt>
  434d78:	mov	w1, w0
  434d7c:	ldr	w0, [sp, #84]
  434d80:	and	w0, w0, #0x7
  434d84:	cmp	w1, w0
  434d88:	b.lt	434dd8 <config_parse@plt+0x29c28>  // b.tstop
  434d8c:	ldr	w0, [sp, #92]
  434d90:	lsl	w1, w0, #10
  434d94:	ldr	w0, [sp, #84]
  434d98:	orr	w8, w1, w0
  434d9c:	adrp	x0, 454000 <config_parse@plt+0x48e50>
  434da0:	add	x1, x0, #0x63b
  434da4:	ldr	x7, [sp, #40]
  434da8:	ldr	x6, [sp, #56]
  434dac:	adrp	x0, 454000 <config_parse@plt+0x48e50>
  434db0:	add	x5, x0, #0x830
  434db4:	adrp	x0, 454000 <config_parse@plt+0x48e50>
  434db8:	add	x4, x0, #0xdb0
  434dbc:	mov	w3, #0xa6                  	// #166
  434dc0:	mov	x2, x1
  434dc4:	ldr	w1, [sp, #88]
  434dc8:	mov	w0, w8
  434dcc:	bl	40a790 <log_internal_realm@plt>
  434dd0:	mov	w19, w0
  434dd4:	b	434df4 <config_parse@plt+0x29c44>
  434dd8:	ldr	w0, [sp, #88]
  434ddc:	cmp	w0, #0x0
  434de0:	cneg	w0, w0, lt  // lt = tstop
  434de4:	and	w0, w0, #0xff
  434de8:	neg	w19, w0
  434dec:	b	434df4 <config_parse@plt+0x29c44>
  434df0:	mov	w19, #0x0                   	// #0
  434df4:	add	x0, sp, #0xf0
  434df8:	bl	433d60 <config_parse@plt+0x28bb0>
  434dfc:	mov	w1, w19
  434e00:	adrp	x0, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  434e04:	ldr	x0, [x0, #4048]
  434e08:	ldr	x2, [sp, #248]
  434e0c:	ldr	x0, [x0]
  434e10:	eor	x0, x2, x0
  434e14:	cmp	x0, #0x0
  434e18:	b.eq	434e20 <config_parse@plt+0x29c70>  // b.none
  434e1c:	bl	40a440 <__stack_chk_fail@plt>
  434e20:	mov	w0, w1
  434e24:	ldr	x19, [sp, #16]
  434e28:	ldp	x29, x30, [sp], #256
  434e2c:	ret
  434e30:	stp	x29, x30, [sp, #-160]!
  434e34:	mov	x29, sp
  434e38:	str	x19, [sp, #16]
  434e3c:	str	x0, [sp, #56]
  434e40:	str	w1, [sp, #52]
  434e44:	str	x2, [sp, #40]
  434e48:	strb	w3, [sp, #51]
  434e4c:	adrp	x0, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  434e50:	ldr	x0, [x0, #4048]
  434e54:	ldr	x1, [x0]
  434e58:	str	x1, [sp, #152]
  434e5c:	mov	x1, #0x0                   	// #0
  434e60:	str	xzr, [sp, #128]
  434e64:	ldr	x0, [sp, #56]
  434e68:	cmp	x0, #0x0
  434e6c:	cset	w0, eq  // eq = none
  434e70:	and	w0, w0, #0xff
  434e74:	and	x0, x0, #0xff
  434e78:	cmp	x0, #0x0
  434e7c:	b.eq	434ea8 <config_parse@plt+0x29cf8>  // b.none
  434e80:	adrp	x0, 454000 <config_parse@plt+0x48e50>
  434e84:	add	x1, x0, #0x63b
  434e88:	adrp	x0, 454000 <config_parse@plt+0x48e50>
  434e8c:	add	x4, x0, #0xdc0
  434e90:	mov	w3, #0xb4                  	// #180
  434e94:	mov	x2, x1
  434e98:	adrp	x0, 454000 <config_parse@plt+0x48e50>
  434e9c:	add	x1, x0, #0x860
  434ea0:	mov	w0, #0x0                   	// #0
  434ea4:	bl	409d50 <log_assert_failed_realm@plt>
  434ea8:	ldr	w0, [sp, #52]
  434eac:	cmp	w0, #0x0
  434eb0:	cset	w0, le
  434eb4:	and	w0, w0, #0xff
  434eb8:	and	x0, x0, #0xff
  434ebc:	cmp	x0, #0x0
  434ec0:	b.eq	434eec <config_parse@plt+0x29d3c>  // b.none
  434ec4:	adrp	x0, 454000 <config_parse@plt+0x48e50>
  434ec8:	add	x1, x0, #0x63b
  434ecc:	adrp	x0, 454000 <config_parse@plt+0x48e50>
  434ed0:	add	x4, x0, #0xdc0
  434ed4:	mov	w3, #0xb5                  	// #181
  434ed8:	mov	x2, x1
  434edc:	adrp	x0, 454000 <config_parse@plt+0x48e50>
  434ee0:	add	x1, x0, #0x870
  434ee4:	mov	w0, #0x0                   	// #0
  434ee8:	bl	409d50 <log_assert_failed_realm@plt>
  434eec:	ldr	x0, [sp, #40]
  434ef0:	cmp	x0, #0x0
  434ef4:	cset	w0, eq  // eq = none
  434ef8:	and	w0, w0, #0xff
  434efc:	and	x0, x0, #0xff
  434f00:	cmp	x0, #0x0
  434f04:	b.eq	434f30 <config_parse@plt+0x29d80>  // b.none
  434f08:	adrp	x0, 454000 <config_parse@plt+0x48e50>
  434f0c:	add	x1, x0, #0x63b
  434f10:	adrp	x0, 454000 <config_parse@plt+0x48e50>
  434f14:	add	x4, x0, #0xdc0
  434f18:	mov	w3, #0xb6                  	// #182
  434f1c:	mov	x2, x1
  434f20:	adrp	x0, 454000 <config_parse@plt+0x48e50>
  434f24:	add	x1, x0, #0x878
  434f28:	mov	w0, #0x0                   	// #0
  434f2c:	bl	409d50 <log_assert_failed_realm@plt>
  434f30:	ldrb	w0, [sp, #51]
  434f34:	cmp	w0, #0x0
  434f38:	b.eq	434f48 <config_parse@plt+0x29d98>  // b.none
  434f3c:	adrp	x0, 454000 <config_parse@plt+0x48e50>
  434f40:	add	x0, x0, #0x888
  434f44:	b	434f50 <config_parse@plt+0x29da0>
  434f48:	adrp	x0, 454000 <config_parse@plt+0x48e50>
  434f4c:	add	x0, x0, #0x890
  434f50:	ldr	x4, [sp, #56]
  434f54:	mov	x3, x0
  434f58:	adrp	x0, 454000 <config_parse@plt+0x48e50>
  434f5c:	add	x2, x0, #0x898
  434f60:	mov	x1, #0xf                   	// #15
  434f64:	ldr	x0, [sp, #40]
  434f68:	bl	409a80 <snprintf@plt>
  434f6c:	adrp	x0, 454000 <config_parse@plt+0x48e50>
  434f70:	add	x0, x0, #0xdd0
  434f74:	add	x1, sp, #0x90
  434f78:	mov	x4, #0x0                   	// #0
  434f7c:	ldp	x2, x3, [x0]
  434f80:	ldr	x0, [sp, #56]
  434f84:	bl	43419c <config_parse@plt+0x28fec>
  434f88:	str	w0, [sp, #76]
  434f8c:	ldr	w0, [sp, #76]
  434f90:	cmp	w0, #0x0
  434f94:	b.ge	435024 <config_parse@plt+0x29e74>  // b.tcont
  434f98:	mov	w0, #0x3                   	// #3
  434f9c:	str	w0, [sp, #116]
  434fa0:	ldr	w0, [sp, #76]
  434fa4:	str	w0, [sp, #120]
  434fa8:	str	wzr, [sp, #124]
  434fac:	ldr	w0, [sp, #124]
  434fb0:	bl	40b180 <log_get_max_level_realm@plt>
  434fb4:	mov	w1, w0
  434fb8:	ldr	w0, [sp, #116]
  434fbc:	and	w0, w0, #0x7
  434fc0:	cmp	w1, w0
  434fc4:	b.lt	43500c <config_parse@plt+0x29e5c>  // b.tstop
  434fc8:	ldr	w0, [sp, #124]
  434fcc:	lsl	w1, w0, #10
  434fd0:	ldr	w0, [sp, #116]
  434fd4:	orr	w6, w1, w0
  434fd8:	adrp	x0, 454000 <config_parse@plt+0x48e50>
  434fdc:	add	x1, x0, #0x63b
  434fe0:	adrp	x0, 454000 <config_parse@plt+0x48e50>
  434fe4:	add	x5, x0, #0x8a0
  434fe8:	adrp	x0, 454000 <config_parse@plt+0x48e50>
  434fec:	add	x4, x0, #0xde0
  434ff0:	mov	w3, #0xbf                  	// #191
  434ff4:	mov	x2, x1
  434ff8:	ldr	w1, [sp, #120]
  434ffc:	mov	w0, w6
  435000:	bl	40a790 <log_internal_realm@plt>
  435004:	mov	w19, w0
  435008:	b	435278 <config_parse@plt+0x2a0c8>
  43500c:	ldr	w0, [sp, #120]
  435010:	cmp	w0, #0x0
  435014:	cneg	w0, w0, lt  // lt = tstop
  435018:	and	w0, w0, #0xff
  43501c:	neg	w19, w0
  435020:	b	435278 <config_parse@plt+0x2a0c8>
  435024:	adrp	x0, 454000 <config_parse@plt+0x48e50>
  435028:	add	x0, x0, #0xdf0
  43502c:	add	x1, sp, #0x88
  435030:	mov	x4, #0x0                   	// #0
  435034:	ldp	x2, x3, [x0]
  435038:	ldr	x0, [sp, #56]
  43503c:	bl	43419c <config_parse@plt+0x28fec>
  435040:	str	w0, [sp, #76]
  435044:	ldr	w0, [sp, #76]
  435048:	cmp	w0, #0x0
  43504c:	b.ge	4350dc <config_parse@plt+0x29f2c>  // b.tcont
  435050:	mov	w0, #0x3                   	// #3
  435054:	str	w0, [sp, #104]
  435058:	ldr	w0, [sp, #76]
  43505c:	str	w0, [sp, #108]
  435060:	str	wzr, [sp, #112]
  435064:	ldr	w0, [sp, #112]
  435068:	bl	40b180 <log_get_max_level_realm@plt>
  43506c:	mov	w1, w0
  435070:	ldr	w0, [sp, #104]
  435074:	and	w0, w0, #0x7
  435078:	cmp	w1, w0
  43507c:	b.lt	4350c4 <config_parse@plt+0x29f14>  // b.tstop
  435080:	ldr	w0, [sp, #112]
  435084:	lsl	w1, w0, #10
  435088:	ldr	w0, [sp, #104]
  43508c:	orr	w6, w1, w0
  435090:	adrp	x0, 454000 <config_parse@plt+0x48e50>
  435094:	add	x1, x0, #0x63b
  435098:	adrp	x0, 454000 <config_parse@plt+0x48e50>
  43509c:	add	x5, x0, #0x8e8
  4350a0:	adrp	x0, 454000 <config_parse@plt+0x48e50>
  4350a4:	add	x4, x0, #0xde0
  4350a8:	mov	w3, #0xc3                  	// #195
  4350ac:	mov	x2, x1
  4350b0:	ldr	w1, [sp, #108]
  4350b4:	mov	w0, w6
  4350b8:	bl	40a790 <log_internal_realm@plt>
  4350bc:	mov	w19, w0
  4350c0:	b	435278 <config_parse@plt+0x2a0c8>
  4350c4:	ldr	w0, [sp, #108]
  4350c8:	cmp	w0, #0x0
  4350cc:	cneg	w0, w0, lt  // lt = tstop
  4350d0:	and	w0, w0, #0xff
  4350d4:	neg	w19, w0
  4350d8:	b	435278 <config_parse@plt+0x2a0c8>
  4350dc:	add	x0, sp, #0x80
  4350e0:	bl	40a760 <sd_netlink_open@plt>
  4350e4:	str	w0, [sp, #76]
  4350e8:	ldr	w0, [sp, #76]
  4350ec:	cmp	w0, #0x0
  4350f0:	b.ge	435180 <config_parse@plt+0x29fd0>  // b.tcont
  4350f4:	mov	w0, #0x3                   	// #3
  4350f8:	str	w0, [sp, #92]
  4350fc:	ldr	w0, [sp, #76]
  435100:	str	w0, [sp, #96]
  435104:	str	wzr, [sp, #100]
  435108:	ldr	w0, [sp, #100]
  43510c:	bl	40b180 <log_get_max_level_realm@plt>
  435110:	mov	w1, w0
  435114:	ldr	w0, [sp, #92]
  435118:	and	w0, w0, #0x7
  43511c:	cmp	w1, w0
  435120:	b.lt	435168 <config_parse@plt+0x29fb8>  // b.tstop
  435124:	ldr	w0, [sp, #100]
  435128:	lsl	w1, w0, #10
  43512c:	ldr	w0, [sp, #92]
  435130:	orr	w6, w1, w0
  435134:	adrp	x0, 454000 <config_parse@plt+0x48e50>
  435138:	add	x1, x0, #0x63b
  43513c:	adrp	x0, 454000 <config_parse@plt+0x48e50>
  435140:	add	x5, x0, #0x928
  435144:	adrp	x0, 454000 <config_parse@plt+0x48e50>
  435148:	add	x4, x0, #0xde0
  43514c:	mov	w3, #0xc7                  	// #199
  435150:	mov	x2, x1
  435154:	ldr	w1, [sp, #96]
  435158:	mov	w0, w6
  43515c:	bl	40a790 <log_internal_realm@plt>
  435160:	mov	w19, w0
  435164:	b	435278 <config_parse@plt+0x2a0c8>
  435168:	ldr	w0, [sp, #96]
  43516c:	cmp	w0, #0x0
  435170:	cneg	w0, w0, lt  // lt = tstop
  435174:	and	w0, w0, #0xff
  435178:	neg	w19, w0
  43517c:	b	435278 <config_parse@plt+0x2a0c8>
  435180:	ldr	x6, [sp, #128]
  435184:	add	x0, sp, #0x90
  435188:	add	x1, sp, #0x88
  43518c:	mov	x5, x0
  435190:	adrp	x0, 454000 <config_parse@plt+0x48e50>
  435194:	add	x4, x0, #0x950
  435198:	mov	x3, x1
  43519c:	ldr	x2, [sp, #40]
  4351a0:	ldr	w1, [sp, #52]
  4351a4:	mov	x0, x6
  4351a8:	bl	4343a0 <config_parse@plt+0x291f0>
  4351ac:	str	w0, [sp, #76]
  4351b0:	ldr	w0, [sp, #76]
  4351b4:	cmp	w0, #0x0
  4351b8:	b.ge	4351c4 <config_parse@plt+0x2a014>  // b.tcont
  4351bc:	ldr	w19, [sp, #76]
  4351c0:	b	435278 <config_parse@plt+0x2a0c8>
  4351c4:	add	x0, sp, #0x48
  4351c8:	mov	x1, x0
  4351cc:	ldr	x0, [sp, #40]
  4351d0:	bl	40aa40 <parse_ifindex_or_ifname@plt>
  4351d4:	str	w0, [sp, #76]
  4351d8:	ldr	w0, [sp, #76]
  4351dc:	cmp	w0, #0x0
  4351e0:	b.ge	435274 <config_parse@plt+0x2a0c4>  // b.tcont
  4351e4:	mov	w0, #0x3                   	// #3
  4351e8:	str	w0, [sp, #80]
  4351ec:	ldr	w0, [sp, #76]
  4351f0:	str	w0, [sp, #84]
  4351f4:	str	wzr, [sp, #88]
  4351f8:	ldr	w0, [sp, #88]
  4351fc:	bl	40b180 <log_get_max_level_realm@plt>
  435200:	mov	w1, w0
  435204:	ldr	w0, [sp, #80]
  435208:	and	w0, w0, #0x7
  43520c:	cmp	w1, w0
  435210:	b.lt	43525c <config_parse@plt+0x2a0ac>  // b.tstop
  435214:	ldr	w0, [sp, #88]
  435218:	lsl	w1, w0, #10
  43521c:	ldr	w0, [sp, #80]
  435220:	orr	w7, w1, w0
  435224:	adrp	x0, 454000 <config_parse@plt+0x48e50>
  435228:	add	x1, x0, #0x63b
  43522c:	ldr	x6, [sp, #40]
  435230:	adrp	x0, 454000 <config_parse@plt+0x48e50>
  435234:	add	x5, x0, #0x958
  435238:	adrp	x0, 454000 <config_parse@plt+0x48e50>
  43523c:	add	x4, x0, #0xde0
  435240:	mov	w3, #0xcf                  	// #207
  435244:	mov	x2, x1
  435248:	ldr	w1, [sp, #84]
  43524c:	mov	w0, w7
  435250:	bl	40a790 <log_internal_realm@plt>
  435254:	mov	w19, w0
  435258:	b	435278 <config_parse@plt+0x2a0c8>
  43525c:	ldr	w0, [sp, #84]
  435260:	cmp	w0, #0x0
  435264:	cneg	w0, w0, lt  // lt = tstop
  435268:	and	w0, w0, #0xff
  43526c:	neg	w19, w0
  435270:	b	435278 <config_parse@plt+0x2a0c8>
  435274:	ldr	w19, [sp, #72]
  435278:	add	x0, sp, #0x80
  43527c:	bl	433d2c <config_parse@plt+0x28b7c>
  435280:	mov	w1, w19
  435284:	adrp	x0, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  435288:	ldr	x0, [x0, #4048]
  43528c:	ldr	x2, [sp, #152]
  435290:	ldr	x0, [x0]
  435294:	eor	x0, x2, x0
  435298:	cmp	x0, #0x0
  43529c:	b.eq	4352a4 <config_parse@plt+0x2a0f4>  // b.none
  4352a0:	bl	40a440 <__stack_chk_fail@plt>
  4352a4:	mov	w0, w1
  4352a8:	ldr	x19, [sp, #16]
  4352ac:	ldp	x29, x30, [sp], #160
  4352b0:	ret
  4352b4:	stp	x29, x30, [sp, #-160]!
  4352b8:	mov	x29, sp
  4352bc:	str	x19, [sp, #16]
  4352c0:	str	x0, [sp, #56]
  4352c4:	str	w1, [sp, #52]
  4352c8:	str	x2, [sp, #40]
  4352cc:	adrp	x0, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  4352d0:	ldr	x0, [x0, #4048]
  4352d4:	ldr	x1, [x0]
  4352d8:	str	x1, [sp, #152]
  4352dc:	mov	x1, #0x0                   	// #0
  4352e0:	str	xzr, [sp, #104]
  4352e4:	str	xzr, [sp, #112]
  4352e8:	ldr	x0, [sp, #56]
  4352ec:	cmp	x0, #0x0
  4352f0:	cset	w0, eq  // eq = none
  4352f4:	and	w0, w0, #0xff
  4352f8:	and	x0, x0, #0xff
  4352fc:	cmp	x0, #0x0
  435300:	b.eq	43532c <config_parse@plt+0x2a17c>  // b.none
  435304:	adrp	x0, 454000 <config_parse@plt+0x48e50>
  435308:	add	x1, x0, #0x63b
  43530c:	adrp	x0, 454000 <config_parse@plt+0x48e50>
  435310:	add	x4, x0, #0xe00
  435314:	mov	w3, #0xde                  	// #222
  435318:	mov	x2, x1
  43531c:	adrp	x0, 454000 <config_parse@plt+0x48e50>
  435320:	add	x1, x0, #0x860
  435324:	mov	w0, #0x0                   	// #0
  435328:	bl	409d50 <log_assert_failed_realm@plt>
  43532c:	ldr	w0, [sp, #52]
  435330:	cmp	w0, #0x0
  435334:	cset	w0, le
  435338:	and	w0, w0, #0xff
  43533c:	and	x0, x0, #0xff
  435340:	cmp	x0, #0x0
  435344:	b.eq	435370 <config_parse@plt+0x2a1c0>  // b.none
  435348:	adrp	x0, 454000 <config_parse@plt+0x48e50>
  43534c:	add	x1, x0, #0x63b
  435350:	adrp	x0, 454000 <config_parse@plt+0x48e50>
  435354:	add	x4, x0, #0xe00
  435358:	mov	w3, #0xdf                  	// #223
  43535c:	mov	x2, x1
  435360:	adrp	x0, 454000 <config_parse@plt+0x48e50>
  435364:	add	x1, x0, #0x870
  435368:	mov	w0, #0x0                   	// #0
  43536c:	bl	409d50 <log_assert_failed_realm@plt>
  435370:	ldr	x0, [sp, #40]
  435374:	bl	433ea8 <config_parse@plt+0x28cf8>
  435378:	and	w0, w0, #0xff
  43537c:	cmp	w0, #0x0
  435380:	b.eq	43538c <config_parse@plt+0x2a1dc>  // b.none
  435384:	mov	w19, #0x0                   	// #0
  435388:	b	43565c <config_parse@plt+0x2a4ac>
  43538c:	add	x0, sp, #0x68
  435390:	bl	40a760 <sd_netlink_open@plt>
  435394:	str	w0, [sp, #64]
  435398:	ldr	w0, [sp, #64]
  43539c:	cmp	w0, #0x0
  4353a0:	b.ge	435430 <config_parse@plt+0x2a280>  // b.tcont
  4353a4:	mov	w0, #0x3                   	// #3
  4353a8:	str	w0, [sp, #92]
  4353ac:	ldr	w0, [sp, #64]
  4353b0:	str	w0, [sp, #96]
  4353b4:	str	wzr, [sp, #100]
  4353b8:	ldr	w0, [sp, #100]
  4353bc:	bl	40b180 <log_get_max_level_realm@plt>
  4353c0:	mov	w1, w0
  4353c4:	ldr	w0, [sp, #92]
  4353c8:	and	w0, w0, #0x7
  4353cc:	cmp	w1, w0
  4353d0:	b.lt	435418 <config_parse@plt+0x2a268>  // b.tstop
  4353d4:	ldr	w0, [sp, #100]
  4353d8:	lsl	w1, w0, #10
  4353dc:	ldr	w0, [sp, #92]
  4353e0:	orr	w6, w1, w0
  4353e4:	adrp	x0, 454000 <config_parse@plt+0x48e50>
  4353e8:	add	x1, x0, #0x63b
  4353ec:	adrp	x0, 454000 <config_parse@plt+0x48e50>
  4353f0:	add	x5, x0, #0x928
  4353f4:	adrp	x0, 454000 <config_parse@plt+0x48e50>
  4353f8:	add	x4, x0, #0xe18
  4353fc:	mov	w3, #0xe6                  	// #230
  435400:	mov	x2, x1
  435404:	ldr	w1, [sp, #96]
  435408:	mov	w0, w6
  43540c:	bl	40a790 <log_internal_realm@plt>
  435410:	mov	w19, w0
  435414:	b	43565c <config_parse@plt+0x2a4ac>
  435418:	ldr	w0, [sp, #96]
  43541c:	cmp	w0, #0x0
  435420:	cneg	w0, w0, lt  // lt = tstop
  435424:	and	w0, w0, #0xff
  435428:	neg	w19, w0
  43542c:	b	43565c <config_parse@plt+0x2a4ac>
  435430:	ldr	x0, [sp, #40]
  435434:	str	x0, [sp, #120]
  435438:	ldr	x0, [sp, #120]
  43543c:	add	x0, x0, #0x8
  435440:	str	x0, [sp, #128]
  435444:	b	43562c <config_parse@plt+0x2a47c>
  435448:	adrp	x0, 454000 <config_parse@plt+0x48e50>
  43544c:	add	x0, x0, #0xe30
  435450:	add	x1, sp, #0x90
  435454:	ldr	x4, [sp, #112]
  435458:	ldp	x2, x3, [x0]
  43545c:	ldr	x0, [sp, #56]
  435460:	bl	43419c <config_parse@plt+0x28fec>
  435464:	str	w0, [sp, #64]
  435468:	ldr	w0, [sp, #64]
  43546c:	cmp	w0, #0x0
  435470:	b.ge	435500 <config_parse@plt+0x2a350>  // b.tcont
  435474:	mov	w0, #0x3                   	// #3
  435478:	str	w0, [sp, #80]
  43547c:	ldr	w0, [sp, #64]
  435480:	str	w0, [sp, #84]
  435484:	str	wzr, [sp, #88]
  435488:	ldr	w0, [sp, #88]
  43548c:	bl	40b180 <log_get_max_level_realm@plt>
  435490:	mov	w1, w0
  435494:	ldr	w0, [sp, #80]
  435498:	and	w0, w0, #0x7
  43549c:	cmp	w1, w0
  4354a0:	b.lt	4354e8 <config_parse@plt+0x2a338>  // b.tstop
  4354a4:	ldr	w0, [sp, #88]
  4354a8:	lsl	w1, w0, #10
  4354ac:	ldr	w0, [sp, #80]
  4354b0:	orr	w6, w1, w0
  4354b4:	adrp	x0, 454000 <config_parse@plt+0x48e50>
  4354b8:	add	x1, x0, #0x63b
  4354bc:	adrp	x0, 454000 <config_parse@plt+0x48e50>
  4354c0:	add	x5, x0, #0x980
  4354c4:	adrp	x0, 454000 <config_parse@plt+0x48e50>
  4354c8:	add	x4, x0, #0xe18
  4354cc:	mov	w3, #0xed                  	// #237
  4354d0:	mov	x2, x1
  4354d4:	ldr	w1, [sp, #84]
  4354d8:	mov	w0, w6
  4354dc:	bl	40a790 <log_internal_realm@plt>
  4354e0:	mov	w19, w0
  4354e4:	b	43565c <config_parse@plt+0x2a4ac>
  4354e8:	ldr	w0, [sp, #84]
  4354ec:	cmp	w0, #0x0
  4354f0:	cneg	w0, w0, lt  // lt = tstop
  4354f4:	and	w0, w0, #0xff
  4354f8:	neg	w19, w0
  4354fc:	b	43565c <config_parse@plt+0x2a4ac>
  435500:	adrp	x0, 454000 <config_parse@plt+0x48e50>
  435504:	add	x0, x0, #0xe40
  435508:	add	x1, sp, #0x88
  43550c:	ldr	x4, [sp, #112]
  435510:	ldp	x2, x3, [x0]
  435514:	ldr	x0, [sp, #56]
  435518:	bl	43419c <config_parse@plt+0x28fec>
  43551c:	str	w0, [sp, #64]
  435520:	ldr	w0, [sp, #64]
  435524:	cmp	w0, #0x0
  435528:	b.ge	4355b8 <config_parse@plt+0x2a408>  // b.tcont
  43552c:	mov	w0, #0x3                   	// #3
  435530:	str	w0, [sp, #68]
  435534:	ldr	w0, [sp, #64]
  435538:	str	w0, [sp, #72]
  43553c:	str	wzr, [sp, #76]
  435540:	ldr	w0, [sp, #76]
  435544:	bl	40b180 <log_get_max_level_realm@plt>
  435548:	mov	w1, w0
  43554c:	ldr	w0, [sp, #68]
  435550:	and	w0, w0, #0x7
  435554:	cmp	w1, w0
  435558:	b.lt	4355a0 <config_parse@plt+0x2a3f0>  // b.tstop
  43555c:	ldr	w0, [sp, #76]
  435560:	lsl	w1, w0, #10
  435564:	ldr	w0, [sp, #68]
  435568:	orr	w6, w1, w0
  43556c:	adrp	x0, 454000 <config_parse@plt+0x48e50>
  435570:	add	x1, x0, #0x63b
  435574:	adrp	x0, 454000 <config_parse@plt+0x48e50>
  435578:	add	x5, x0, #0x980
  43557c:	adrp	x0, 454000 <config_parse@plt+0x48e50>
  435580:	add	x4, x0, #0xe18
  435584:	mov	w3, #0xf1                  	// #241
  435588:	mov	x2, x1
  43558c:	ldr	w1, [sp, #72]
  435590:	mov	w0, w6
  435594:	bl	40a790 <log_internal_realm@plt>
  435598:	mov	w19, w0
  43559c:	b	43565c <config_parse@plt+0x2a4ac>
  4355a0:	ldr	w0, [sp, #72]
  4355a4:	cmp	w0, #0x0
  4355a8:	cneg	w0, w0, lt  // lt = tstop
  4355ac:	and	w0, w0, #0xff
  4355b0:	neg	w19, w0
  4355b4:	b	43565c <config_parse@plt+0x2a4ac>
  4355b8:	ldr	x6, [sp, #104]
  4355bc:	ldr	x0, [sp, #120]
  4355c0:	ldr	x1, [x0]
  4355c4:	ldr	x0, [sp, #128]
  4355c8:	ldr	x2, [x0]
  4355cc:	add	x3, sp, #0x90
  4355d0:	add	x0, sp, #0x88
  4355d4:	mov	x5, x3
  4355d8:	mov	x4, x2
  4355dc:	mov	x3, x0
  4355e0:	mov	x2, x1
  4355e4:	ldr	w1, [sp, #52]
  4355e8:	mov	x0, x6
  4355ec:	bl	4343a0 <config_parse@plt+0x291f0>
  4355f0:	str	w0, [sp, #64]
  4355f4:	ldr	w0, [sp, #64]
  4355f8:	cmp	w0, #0x0
  4355fc:	b.ge	435608 <config_parse@plt+0x2a458>  // b.tcont
  435600:	ldr	w19, [sp, #64]
  435604:	b	43565c <config_parse@plt+0x2a4ac>
  435608:	ldr	x0, [sp, #112]
  43560c:	add	x0, x0, #0x1
  435610:	str	x0, [sp, #112]
  435614:	ldr	x0, [sp, #120]
  435618:	add	x0, x0, #0x10
  43561c:	str	x0, [sp, #120]
  435620:	ldr	x0, [sp, #120]
  435624:	add	x0, x0, #0x8
  435628:	str	x0, [sp, #128]
  43562c:	ldr	x0, [sp, #120]
  435630:	cmp	x0, #0x0
  435634:	b.eq	435658 <config_parse@plt+0x2a4a8>  // b.none
  435638:	ldr	x0, [sp, #120]
  43563c:	ldr	x0, [x0]
  435640:	cmp	x0, #0x0
  435644:	b.eq	435658 <config_parse@plt+0x2a4a8>  // b.none
  435648:	ldr	x0, [sp, #128]
  43564c:	ldr	x0, [x0]
  435650:	cmp	x0, #0x0
  435654:	b.ne	435448 <config_parse@plt+0x2a298>  // b.any
  435658:	mov	w19, #0x0                   	// #0
  43565c:	add	x0, sp, #0x68
  435660:	bl	433d2c <config_parse@plt+0x28b7c>
  435664:	mov	w1, w19
  435668:	adrp	x0, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  43566c:	ldr	x0, [x0, #4048]
  435670:	ldr	x2, [sp, #152]
  435674:	ldr	x0, [x0]
  435678:	eor	x0, x2, x0
  43567c:	cmp	x0, #0x0
  435680:	b.eq	435688 <config_parse@plt+0x2a4d8>  // b.none
  435684:	bl	40a440 <__stack_chk_fail@plt>
  435688:	mov	w0, w1
  43568c:	ldr	x19, [sp, #16]
  435690:	ldp	x29, x30, [sp], #160
  435694:	ret
  435698:	stp	x29, x30, [sp, #-96]!
  43569c:	mov	x29, sp
  4356a0:	str	x19, [sp, #16]
  4356a4:	str	x0, [sp, #56]
  4356a8:	str	x1, [sp, #48]
  4356ac:	str	x2, [sp, #40]
  4356b0:	adrp	x0, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  4356b4:	ldr	x0, [x0, #4048]
  4356b8:	ldr	x1, [x0]
  4356bc:	str	x1, [sp, #88]
  4356c0:	mov	x1, #0x0                   	// #0
  4356c4:	str	xzr, [sp, #80]
  4356c8:	ldr	x0, [sp, #56]
  4356cc:	cmp	x0, #0x0
  4356d0:	cset	w0, eq  // eq = none
  4356d4:	and	w0, w0, #0xff
  4356d8:	and	x0, x0, #0xff
  4356dc:	cmp	x0, #0x0
  4356e0:	b.eq	43570c <config_parse@plt+0x2a55c>  // b.none
  4356e4:	adrp	x0, 454000 <config_parse@plt+0x48e50>
  4356e8:	add	x1, x0, #0x63b
  4356ec:	adrp	x0, 454000 <config_parse@plt+0x48e50>
  4356f0:	add	x4, x0, #0xe50
  4356f4:	mov	w3, #0x101                 	// #257
  4356f8:	mov	x2, x1
  4356fc:	adrp	x0, 454000 <config_parse@plt+0x48e50>
  435700:	add	x1, x0, #0x730
  435704:	mov	w0, #0x0                   	// #0
  435708:	bl	409d50 <log_assert_failed_realm@plt>
  43570c:	ldr	x0, [sp, #48]
  435710:	cmp	x0, #0x0
  435714:	cset	w0, eq  // eq = none
  435718:	and	w0, w0, #0xff
  43571c:	and	x0, x0, #0xff
  435720:	cmp	x0, #0x0
  435724:	b.eq	435750 <config_parse@plt+0x2a5a0>  // b.none
  435728:	adrp	x0, 454000 <config_parse@plt+0x48e50>
  43572c:	add	x1, x0, #0x63b
  435730:	adrp	x0, 454000 <config_parse@plt+0x48e50>
  435734:	add	x4, x0, #0xe50
  435738:	mov	w3, #0x102                 	// #258
  43573c:	mov	x2, x1
  435740:	adrp	x0, 454000 <config_parse@plt+0x48e50>
  435744:	add	x1, x0, #0x9d8
  435748:	mov	w0, #0x0                   	// #0
  43574c:	bl	409d50 <log_assert_failed_realm@plt>
  435750:	ldr	x0, [sp, #40]
  435754:	cmp	x0, #0x0
  435758:	cset	w0, eq  // eq = none
  43575c:	and	w0, w0, #0xff
  435760:	and	x0, x0, #0xff
  435764:	cmp	x0, #0x0
  435768:	b.eq	435794 <config_parse@plt+0x2a5e4>  // b.none
  43576c:	adrp	x0, 454000 <config_parse@plt+0x48e50>
  435770:	add	x1, x0, #0x63b
  435774:	adrp	x0, 454000 <config_parse@plt+0x48e50>
  435778:	add	x4, x0, #0xe50
  43577c:	mov	w3, #0x103                 	// #259
  435780:	mov	x2, x1
  435784:	adrp	x0, 454000 <config_parse@plt+0x48e50>
  435788:	add	x1, x0, #0x9e8
  43578c:	mov	w0, #0x0                   	// #0
  435790:	bl	409d50 <log_assert_failed_realm@plt>
  435794:	add	x0, sp, #0x48
  435798:	mov	x1, x0
  43579c:	ldr	x0, [sp, #40]
  4357a0:	bl	40aa40 <parse_ifindex_or_ifname@plt>
  4357a4:	str	w0, [sp, #76]
  4357a8:	ldr	w0, [sp, #76]
  4357ac:	cmp	w0, #0x0
  4357b0:	b.ge	4357bc <config_parse@plt+0x2a60c>  // b.tcont
  4357b4:	ldr	w19, [sp, #76]
  4357b8:	b	43589c <config_parse@plt+0x2a6ec>
  4357bc:	add	x0, sp, #0x50
  4357c0:	mov	w3, #0x0                   	// #0
  4357c4:	mov	w2, #0x13                  	// #19
  4357c8:	mov	x1, x0
  4357cc:	ldr	x0, [sp, #56]
  4357d0:	bl	409780 <sd_rtnl_message_new_link@plt>
  4357d4:	str	w0, [sp, #76]
  4357d8:	ldr	w0, [sp, #76]
  4357dc:	cmp	w0, #0x0
  4357e0:	b.ge	4357ec <config_parse@plt+0x2a63c>  // b.tcont
  4357e4:	ldr	w19, [sp, #76]
  4357e8:	b	43589c <config_parse@plt+0x2a6ec>
  4357ec:	ldr	x0, [sp, #80]
  4357f0:	mov	w2, #0x1                   	// #1
  4357f4:	mov	w1, #0x1                   	// #1
  4357f8:	bl	409bd0 <sd_rtnl_message_link_set_flags@plt>
  4357fc:	str	w0, [sp, #76]
  435800:	ldr	w0, [sp, #76]
  435804:	cmp	w0, #0x0
  435808:	b.ge	435814 <config_parse@plt+0x2a664>  // b.tcont
  43580c:	ldr	w19, [sp, #76]
  435810:	b	43589c <config_parse@plt+0x2a6ec>
  435814:	ldr	x0, [sp, #80]
  435818:	ldr	x2, [sp, #48]
  43581c:	mov	w1, #0x3                   	// #3
  435820:	bl	40a970 <sd_netlink_message_append_string@plt>
  435824:	str	w0, [sp, #76]
  435828:	ldr	w0, [sp, #76]
  43582c:	cmp	w0, #0x0
  435830:	b.ge	43583c <config_parse@plt+0x2a68c>  // b.tcont
  435834:	ldr	w19, [sp, #76]
  435838:	b	43589c <config_parse@plt+0x2a6ec>
  43583c:	ldr	x0, [sp, #80]
  435840:	ldr	w1, [sp, #72]
  435844:	mov	w2, w1
  435848:	mov	w1, #0xa                   	// #10
  43584c:	bl	40ad60 <sd_netlink_message_append_u32@plt>
  435850:	str	w0, [sp, #76]
  435854:	ldr	w0, [sp, #76]
  435858:	cmp	w0, #0x0
  43585c:	b.ge	435868 <config_parse@plt+0x2a6b8>  // b.tcont
  435860:	ldr	w19, [sp, #76]
  435864:	b	43589c <config_parse@plt+0x2a6ec>
  435868:	ldr	x0, [sp, #80]
  43586c:	mov	x3, #0x0                   	// #0
  435870:	mov	x2, #0x0                   	// #0
  435874:	mov	x1, x0
  435878:	ldr	x0, [sp, #56]
  43587c:	bl	40a080 <sd_netlink_call@plt>
  435880:	str	w0, [sp, #76]
  435884:	ldr	w0, [sp, #76]
  435888:	cmp	w0, #0x0
  43588c:	b.ge	435898 <config_parse@plt+0x2a6e8>  // b.tcont
  435890:	ldr	w19, [sp, #76]
  435894:	b	43589c <config_parse@plt+0x2a6ec>
  435898:	ldr	w19, [sp, #72]
  43589c:	add	x0, sp, #0x50
  4358a0:	bl	433d60 <config_parse@plt+0x28bb0>
  4358a4:	mov	w1, w19
  4358a8:	adrp	x0, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  4358ac:	ldr	x0, [x0, #4048]
  4358b0:	ldr	x2, [sp, #88]
  4358b4:	ldr	x0, [x0]
  4358b8:	eor	x0, x2, x0
  4358bc:	cmp	x0, #0x0
  4358c0:	b.eq	4358c8 <config_parse@plt+0x2a718>  // b.none
  4358c4:	bl	40a440 <__stack_chk_fail@plt>
  4358c8:	mov	w0, w1
  4358cc:	ldr	x19, [sp, #16]
  4358d0:	ldp	x29, x30, [sp], #96
  4358d4:	ret
  4358d8:	stp	x29, x30, [sp, #-80]!
  4358dc:	mov	x29, sp
  4358e0:	str	x19, [sp, #16]
  4358e4:	str	x0, [sp, #40]
  4358e8:	str	x1, [sp, #32]
  4358ec:	adrp	x0, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  4358f0:	ldr	x0, [x0, #4048]
  4358f4:	ldr	x1, [x0]
  4358f8:	str	x1, [sp, #72]
  4358fc:	mov	x1, #0x0                   	// #0
  435900:	str	xzr, [sp, #64]
  435904:	add	x0, sp, #0x40
  435908:	mov	w3, #0x0                   	// #0
  43590c:	mov	w2, #0x10                  	// #16
  435910:	mov	x1, x0
  435914:	ldr	x0, [sp, #40]
  435918:	bl	409780 <sd_rtnl_message_new_link@plt>
  43591c:	str	w0, [sp, #60]
  435920:	ldr	w0, [sp, #60]
  435924:	cmp	w0, #0x0
  435928:	b.ge	435934 <config_parse@plt+0x2a784>  // b.tcont
  43592c:	ldr	w19, [sp, #60]
  435930:	b	435a24 <config_parse@plt+0x2a874>
  435934:	ldr	x0, [sp, #64]
  435938:	ldr	x2, [sp, #32]
  43593c:	mov	w1, #0x3                   	// #3
  435940:	bl	40a970 <sd_netlink_message_append_string@plt>
  435944:	str	w0, [sp, #60]
  435948:	ldr	w0, [sp, #60]
  43594c:	cmp	w0, #0x0
  435950:	b.ge	43595c <config_parse@plt+0x2a7ac>  // b.tcont
  435954:	ldr	w19, [sp, #60]
  435958:	b	435a24 <config_parse@plt+0x2a874>
  43595c:	ldr	x0, [sp, #64]
  435960:	mov	w1, #0x12                  	// #18
  435964:	bl	40aef0 <sd_netlink_message_open_container@plt>
  435968:	str	w0, [sp, #60]
  43596c:	ldr	w0, [sp, #60]
  435970:	cmp	w0, #0x0
  435974:	b.ge	435980 <config_parse@plt+0x2a7d0>  // b.tcont
  435978:	ldr	w19, [sp, #60]
  43597c:	b	435a24 <config_parse@plt+0x2a874>
  435980:	ldr	x3, [sp, #64]
  435984:	adrp	x0, 454000 <config_parse@plt+0x48e50>
  435988:	add	x2, x0, #0x9f8
  43598c:	mov	w1, #0x2                   	// #2
  435990:	mov	x0, x3
  435994:	bl	40a360 <sd_netlink_message_open_container_union@plt>
  435998:	str	w0, [sp, #60]
  43599c:	ldr	w0, [sp, #60]
  4359a0:	cmp	w0, #0x0
  4359a4:	b.ge	4359b0 <config_parse@plt+0x2a800>  // b.tcont
  4359a8:	ldr	w19, [sp, #60]
  4359ac:	b	435a24 <config_parse@plt+0x2a874>
  4359b0:	ldr	x0, [sp, #64]
  4359b4:	bl	409690 <sd_netlink_message_close_container@plt>
  4359b8:	str	w0, [sp, #60]
  4359bc:	ldr	w0, [sp, #60]
  4359c0:	cmp	w0, #0x0
  4359c4:	b.ge	4359d0 <config_parse@plt+0x2a820>  // b.tcont
  4359c8:	ldr	w19, [sp, #60]
  4359cc:	b	435a24 <config_parse@plt+0x2a874>
  4359d0:	ldr	x0, [sp, #64]
  4359d4:	bl	409690 <sd_netlink_message_close_container@plt>
  4359d8:	str	w0, [sp, #60]
  4359dc:	ldr	w0, [sp, #60]
  4359e0:	cmp	w0, #0x0
  4359e4:	b.ge	4359f0 <config_parse@plt+0x2a840>  // b.tcont
  4359e8:	ldr	w19, [sp, #60]
  4359ec:	b	435a24 <config_parse@plt+0x2a874>
  4359f0:	ldr	x0, [sp, #64]
  4359f4:	mov	x3, #0x0                   	// #0
  4359f8:	mov	x2, #0x0                   	// #0
  4359fc:	mov	x1, x0
  435a00:	ldr	x0, [sp, #40]
  435a04:	bl	40a080 <sd_netlink_call@plt>
  435a08:	str	w0, [sp, #60]
  435a0c:	ldr	w0, [sp, #60]
  435a10:	cmp	w0, #0x0
  435a14:	b.ge	435a20 <config_parse@plt+0x2a870>  // b.tcont
  435a18:	ldr	w19, [sp, #60]
  435a1c:	b	435a24 <config_parse@plt+0x2a874>
  435a20:	mov	w19, #0x0                   	// #0
  435a24:	add	x0, sp, #0x40
  435a28:	bl	433d60 <config_parse@plt+0x28bb0>
  435a2c:	mov	w1, w19
  435a30:	adrp	x0, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  435a34:	ldr	x0, [x0, #4048]
  435a38:	ldr	x2, [sp, #72]
  435a3c:	ldr	x0, [x0]
  435a40:	eor	x0, x2, x0
  435a44:	cmp	x0, #0x0
  435a48:	b.eq	435a50 <config_parse@plt+0x2a8a0>  // b.none
  435a4c:	bl	40a440 <__stack_chk_fail@plt>
  435a50:	mov	w0, w1
  435a54:	ldr	x19, [sp, #16]
  435a58:	ldp	x29, x30, [sp], #80
  435a5c:	ret
  435a60:	stp	x29, x30, [sp, #-160]!
  435a64:	mov	x29, sp
  435a68:	str	x19, [sp, #16]
  435a6c:	str	x0, [sp, #56]
  435a70:	str	x1, [sp, #48]
  435a74:	strb	w2, [sp, #47]
  435a78:	adrp	x0, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  435a7c:	ldr	x0, [x0, #4048]
  435a80:	ldr	x1, [x0]
  435a84:	str	x1, [sp, #152]
  435a88:	mov	x1, #0x0                   	// #0
  435a8c:	stp	xzr, xzr, [sp, #136]
  435a90:	mov	w0, #0xffffffff            	// #-1
  435a94:	str	w0, [sp, #144]
  435a98:	str	xzr, [sp, #128]
  435a9c:	str	wzr, [sp, #68]
  435aa0:	ldr	x0, [sp, #56]
  435aa4:	cmp	x0, #0x0
  435aa8:	cset	w0, eq  // eq = none
  435aac:	and	w0, w0, #0xff
  435ab0:	and	x0, x0, #0xff
  435ab4:	cmp	x0, #0x0
  435ab8:	b.eq	435ae4 <config_parse@plt+0x2a934>  // b.none
  435abc:	adrp	x0, 454000 <config_parse@plt+0x48e50>
  435ac0:	add	x1, x0, #0x63b
  435ac4:	adrp	x0, 454000 <config_parse@plt+0x48e50>
  435ac8:	add	x4, x0, #0xe60
  435acc:	mov	w3, #0x149                 	// #329
  435ad0:	mov	x2, x1
  435ad4:	adrp	x0, 454000 <config_parse@plt+0x48e50>
  435ad8:	add	x1, x0, #0x9d8
  435adc:	mov	w0, #0x0                   	// #0
  435ae0:	bl	409d50 <log_assert_failed_realm@plt>
  435ae4:	ldr	x0, [sp, #48]
  435ae8:	cmp	x0, #0x0
  435aec:	cset	w0, eq  // eq = none
  435af0:	and	w0, w0, #0xff
  435af4:	and	x0, x0, #0xff
  435af8:	cmp	x0, #0x0
  435afc:	b.eq	435b28 <config_parse@plt+0x2a978>  // b.none
  435b00:	adrp	x0, 454000 <config_parse@plt+0x48e50>
  435b04:	add	x1, x0, #0x63b
  435b08:	adrp	x0, 454000 <config_parse@plt+0x48e50>
  435b0c:	add	x4, x0, #0xe60
  435b10:	mov	w3, #0x14a                 	// #330
  435b14:	mov	x2, x1
  435b18:	adrp	x0, 454000 <config_parse@plt+0x48e50>
  435b1c:	add	x1, x0, #0x9e8
  435b20:	mov	w0, #0x0                   	// #0
  435b24:	bl	409d50 <log_assert_failed_realm@plt>
  435b28:	add	x0, sp, #0x80
  435b2c:	bl	40a760 <sd_netlink_open@plt>
  435b30:	str	w0, [sp, #72]
  435b34:	ldr	w0, [sp, #72]
  435b38:	cmp	w0, #0x0
  435b3c:	b.ge	435bcc <config_parse@plt+0x2aa1c>  // b.tcont
  435b40:	mov	w0, #0x3                   	// #3
  435b44:	str	w0, [sp, #116]
  435b48:	ldr	w0, [sp, #72]
  435b4c:	str	w0, [sp, #120]
  435b50:	str	wzr, [sp, #124]
  435b54:	ldr	w0, [sp, #124]
  435b58:	bl	40b180 <log_get_max_level_realm@plt>
  435b5c:	mov	w1, w0
  435b60:	ldr	w0, [sp, #116]
  435b64:	and	w0, w0, #0x7
  435b68:	cmp	w1, w0
  435b6c:	b.lt	435bb4 <config_parse@plt+0x2aa04>  // b.tstop
  435b70:	ldr	w0, [sp, #124]
  435b74:	lsl	w1, w0, #10
  435b78:	ldr	w0, [sp, #116]
  435b7c:	orr	w6, w1, w0
  435b80:	adrp	x0, 454000 <config_parse@plt+0x48e50>
  435b84:	add	x1, x0, #0x63b
  435b88:	adrp	x0, 454000 <config_parse@plt+0x48e50>
  435b8c:	add	x5, x0, #0x928
  435b90:	adrp	x0, 454000 <config_parse@plt+0x48e50>
  435b94:	add	x4, x0, #0xe70
  435b98:	mov	w3, #0x14e                 	// #334
  435b9c:	mov	x2, x1
  435ba0:	ldr	w1, [sp, #120]
  435ba4:	mov	w0, w6
  435ba8:	bl	40a790 <log_internal_realm@plt>
  435bac:	mov	w19, w0
  435bb0:	b	435e28 <config_parse@plt+0x2ac78>
  435bb4:	ldr	w0, [sp, #120]
  435bb8:	cmp	w0, #0x0
  435bbc:	cneg	w0, w0, lt  // lt = tstop
  435bc0:	and	w0, w0, #0xff
  435bc4:	neg	w19, w0
  435bc8:	b	435e28 <config_parse@plt+0x2ac78>
  435bcc:	ldrb	w0, [sp, #47]
  435bd0:	cmp	w0, #0x0
  435bd4:	b.eq	435c8c <config_parse@plt+0x2aadc>  // b.none
  435bd8:	add	x0, sp, #0x88
  435bdc:	mov	x2, x0
  435be0:	mov	w1, #0x2                   	// #2
  435be4:	adrp	x0, 454000 <config_parse@plt+0x48e50>
  435be8:	add	x0, x0, #0xa00
  435bec:	bl	40a8b0 <make_lock_file@plt>
  435bf0:	str	w0, [sp, #72]
  435bf4:	ldr	w0, [sp, #72]
  435bf8:	cmp	w0, #0x0
  435bfc:	b.ge	435c8c <config_parse@plt+0x2aadc>  // b.tcont
  435c00:	mov	w0, #0x3                   	// #3
  435c04:	str	w0, [sp, #76]
  435c08:	ldr	w0, [sp, #72]
  435c0c:	str	w0, [sp, #80]
  435c10:	str	wzr, [sp, #84]
  435c14:	ldr	w0, [sp, #84]
  435c18:	bl	40b180 <log_get_max_level_realm@plt>
  435c1c:	mov	w1, w0
  435c20:	ldr	w0, [sp, #76]
  435c24:	and	w0, w0, #0x7
  435c28:	cmp	w1, w0
  435c2c:	b.lt	435c74 <config_parse@plt+0x2aac4>  // b.tstop
  435c30:	ldr	w0, [sp, #84]
  435c34:	lsl	w1, w0, #10
  435c38:	ldr	w0, [sp, #76]
  435c3c:	orr	w6, w1, w0
  435c40:	adrp	x0, 454000 <config_parse@plt+0x48e50>
  435c44:	add	x1, x0, #0x63b
  435c48:	adrp	x0, 454000 <config_parse@plt+0x48e50>
  435c4c:	add	x5, x0, #0xa28
  435c50:	adrp	x0, 454000 <config_parse@plt+0x48e50>
  435c54:	add	x4, x0, #0xe70
  435c58:	mov	w3, #0x156                 	// #342
  435c5c:	mov	x2, x1
  435c60:	ldr	w1, [sp, #80]
  435c64:	mov	w0, w6
  435c68:	bl	40a790 <log_internal_realm@plt>
  435c6c:	mov	w19, w0
  435c70:	b	435e28 <config_parse@plt+0x2ac78>
  435c74:	ldr	w0, [sp, #80]
  435c78:	cmp	w0, #0x0
  435c7c:	cneg	w0, w0, lt  // lt = tstop
  435c80:	and	w0, w0, #0xff
  435c84:	neg	w19, w0
  435c88:	b	435e28 <config_parse@plt+0x2ac78>
  435c8c:	ldr	x0, [sp, #128]
  435c90:	ldr	x2, [sp, #48]
  435c94:	ldr	x1, [sp, #56]
  435c98:	bl	435698 <config_parse@plt+0x2a4e8>
  435c9c:	str	w0, [sp, #88]
  435ca0:	ldr	w0, [sp, #88]
  435ca4:	cmp	w0, #0x0
  435ca8:	b.lt	435cb4 <config_parse@plt+0x2ab04>  // b.tstop
  435cac:	ldr	w19, [sp, #88]
  435cb0:	b	435e28 <config_parse@plt+0x2ac78>
  435cb4:	ldr	w0, [sp, #88]
  435cb8:	cmn	w0, #0x13
  435cbc:	b.ne	435ce0 <config_parse@plt+0x2ab30>  // b.any
  435cc0:	ldrb	w0, [sp, #47]
  435cc4:	eor	w0, w0, #0x1
  435cc8:	and	w0, w0, #0xff
  435ccc:	cmp	w0, #0x0
  435cd0:	b.ne	435ce0 <config_parse@plt+0x2ab30>  // b.any
  435cd4:	ldr	w0, [sp, #68]
  435cd8:	cmp	w0, #0xa
  435cdc:	b.ls	435d74 <config_parse@plt+0x2abc4>  // b.plast
  435ce0:	mov	w0, #0x3                   	// #3
  435ce4:	str	w0, [sp, #104]
  435ce8:	ldr	w0, [sp, #88]
  435cec:	str	w0, [sp, #108]
  435cf0:	str	wzr, [sp, #112]
  435cf4:	ldr	w0, [sp, #112]
  435cf8:	bl	40b180 <log_get_max_level_realm@plt>
  435cfc:	mov	w1, w0
  435d00:	ldr	w0, [sp, #104]
  435d04:	and	w0, w0, #0x7
  435d08:	cmp	w1, w0
  435d0c:	b.lt	435d5c <config_parse@plt+0x2abac>  // b.tstop
  435d10:	ldr	w0, [sp, #112]
  435d14:	lsl	w1, w0, #10
  435d18:	ldr	w0, [sp, #104]
  435d1c:	orr	w8, w1, w0
  435d20:	adrp	x0, 454000 <config_parse@plt+0x48e50>
  435d24:	add	x1, x0, #0x63b
  435d28:	ldr	x7, [sp, #48]
  435d2c:	ldr	x6, [sp, #56]
  435d30:	adrp	x0, 454000 <config_parse@plt+0x48e50>
  435d34:	add	x5, x0, #0xa50
  435d38:	adrp	x0, 454000 <config_parse@plt+0x48e50>
  435d3c:	add	x4, x0, #0xe70
  435d40:	mov	w3, #0x15e                 	// #350
  435d44:	mov	x2, x1
  435d48:	ldr	w1, [sp, #108]
  435d4c:	mov	w0, w8
  435d50:	bl	40a790 <log_internal_realm@plt>
  435d54:	mov	w19, w0
  435d58:	b	435e28 <config_parse@plt+0x2ac78>
  435d5c:	ldr	w0, [sp, #108]
  435d60:	cmp	w0, #0x0
  435d64:	cneg	w0, w0, lt  // lt = tstop
  435d68:	and	w0, w0, #0xff
  435d6c:	neg	w19, w0
  435d70:	b	435e28 <config_parse@plt+0x2ac78>
  435d74:	ldr	w0, [sp, #68]
  435d78:	add	w0, w0, #0x1
  435d7c:	str	w0, [sp, #68]
  435d80:	ldr	x0, [sp, #128]
  435d84:	ldr	x1, [sp, #48]
  435d88:	bl	4358d8 <config_parse@plt+0x2a728>
  435d8c:	str	w0, [sp, #72]
  435d90:	ldr	w0, [sp, #72]
  435d94:	cmp	w0, #0x0
  435d98:	b.ge	435c8c <config_parse@plt+0x2aadc>  // b.tcont
  435d9c:	mov	w0, #0x3                   	// #3
  435da0:	str	w0, [sp, #92]
  435da4:	ldr	w0, [sp, #72]
  435da8:	str	w0, [sp, #96]
  435dac:	str	wzr, [sp, #100]
  435db0:	ldr	w0, [sp, #100]
  435db4:	bl	40b180 <log_get_max_level_realm@plt>
  435db8:	mov	w1, w0
  435dbc:	ldr	w0, [sp, #92]
  435dc0:	and	w0, w0, #0x7
  435dc4:	cmp	w1, w0
  435dc8:	b.lt	435e14 <config_parse@plt+0x2ac64>  // b.tstop
  435dcc:	ldr	w0, [sp, #100]
  435dd0:	lsl	w1, w0, #10
  435dd4:	ldr	w0, [sp, #92]
  435dd8:	orr	w7, w1, w0
  435ddc:	adrp	x0, 454000 <config_parse@plt+0x48e50>
  435de0:	add	x1, x0, #0x63b
  435de4:	ldr	x6, [sp, #48]
  435de8:	adrp	x0, 454000 <config_parse@plt+0x48e50>
  435dec:	add	x5, x0, #0xa80
  435df0:	adrp	x0, 454000 <config_parse@plt+0x48e50>
  435df4:	add	x4, x0, #0xe70
  435df8:	mov	w3, #0x166                 	// #358
  435dfc:	mov	x2, x1
  435e00:	ldr	w1, [sp, #96]
  435e04:	mov	w0, w7
  435e08:	bl	40a790 <log_internal_realm@plt>
  435e0c:	mov	w19, w0
  435e10:	b	435e28 <config_parse@plt+0x2ac78>
  435e14:	ldr	w0, [sp, #96]
  435e18:	cmp	w0, #0x0
  435e1c:	cneg	w0, w0, lt  // lt = tstop
  435e20:	and	w0, w0, #0xff
  435e24:	neg	w19, w0
  435e28:	add	x0, sp, #0x80
  435e2c:	bl	433d2c <config_parse@plt+0x28b7c>
  435e30:	add	x0, sp, #0x88
  435e34:	bl	409f60 <release_lock_file@plt>
  435e38:	mov	w1, w19
  435e3c:	adrp	x0, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  435e40:	ldr	x0, [x0, #4048]
  435e44:	ldr	x2, [sp, #152]
  435e48:	ldr	x0, [x0]
  435e4c:	eor	x0, x2, x0
  435e50:	cmp	x0, #0x0
  435e54:	b.eq	435e5c <config_parse@plt+0x2acac>  // b.none
  435e58:	bl	40a440 <__stack_chk_fail@plt>
  435e5c:	mov	w0, w1
  435e60:	ldr	x19, [sp, #16]
  435e64:	ldp	x29, x30, [sp], #160
  435e68:	ret
  435e6c:	stp	x29, x30, [sp, #-192]!
  435e70:	mov	x29, sp
  435e74:	str	x19, [sp, #16]
  435e78:	str	x0, [x29, #40]
  435e7c:	adrp	x0, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  435e80:	ldr	x0, [x0, #4048]
  435e84:	ldr	x1, [x0]
  435e88:	str	x1, [x29, #184]
  435e8c:	mov	x1, #0x0                   	// #0
  435e90:	stp	xzr, xzr, [x29, #144]
  435e94:	mov	w0, #0xffffffff            	// #-1
  435e98:	str	w0, [x29, #152]
  435e9c:	str	xzr, [x29, #88]
  435ea0:	ldr	x0, [x29, #40]
  435ea4:	bl	433e68 <config_parse@plt+0x28cb8>
  435ea8:	and	w0, w0, #0xff
  435eac:	cmp	w0, #0x0
  435eb0:	b.eq	435ebc <config_parse@plt+0x2ad0c>  // b.none
  435eb4:	mov	w19, #0x0                   	// #0
  435eb8:	b	4362a0 <config_parse@plt+0x2b0f0>
  435ebc:	add	x0, x29, #0x90
  435ec0:	mov	x2, x0
  435ec4:	mov	w1, #0x2                   	// #2
  435ec8:	adrp	x0, 454000 <config_parse@plt+0x48e50>
  435ecc:	add	x0, x0, #0xa00
  435ed0:	bl	40a8b0 <make_lock_file@plt>
  435ed4:	str	w0, [x29, #48]
  435ed8:	ldr	w0, [x29, #48]
  435edc:	cmp	w0, #0x0
  435ee0:	b.ge	435f70 <config_parse@plt+0x2adc0>  // b.tcont
  435ee4:	mov	w0, #0x3                   	// #3
  435ee8:	str	w0, [x29, #76]
  435eec:	ldr	w0, [x29, #48]
  435ef0:	str	w0, [x29, #80]
  435ef4:	str	wzr, [x29, #84]
  435ef8:	ldr	w0, [x29, #84]
  435efc:	bl	40b180 <log_get_max_level_realm@plt>
  435f00:	mov	w1, w0
  435f04:	ldr	w0, [x29, #76]
  435f08:	and	w0, w0, #0x7
  435f0c:	cmp	w1, w0
  435f10:	b.lt	435f58 <config_parse@plt+0x2ada8>  // b.tstop
  435f14:	ldr	w0, [x29, #84]
  435f18:	lsl	w1, w0, #10
  435f1c:	ldr	w0, [x29, #76]
  435f20:	orr	w6, w1, w0
  435f24:	adrp	x0, 454000 <config_parse@plt+0x48e50>
  435f28:	add	x1, x0, #0x63b
  435f2c:	adrp	x0, 454000 <config_parse@plt+0x48e50>
  435f30:	add	x5, x0, #0xa28
  435f34:	adrp	x0, 454000 <config_parse@plt+0x48e50>
  435f38:	add	x4, x0, #0xe80
  435f3c:	mov	w3, #0x179                 	// #377
  435f40:	mov	x2, x1
  435f44:	ldr	w1, [x29, #80]
  435f48:	mov	w0, w6
  435f4c:	bl	40a790 <log_internal_realm@plt>
  435f50:	mov	w19, w0
  435f54:	b	4362a0 <config_parse@plt+0x2b0f0>
  435f58:	ldr	w0, [x29, #80]
  435f5c:	cmp	w0, #0x0
  435f60:	cneg	w0, w0, lt  // lt = tstop
  435f64:	and	w0, w0, #0xff
  435f68:	neg	w19, w0
  435f6c:	b	4362a0 <config_parse@plt+0x2b0f0>
  435f70:	adrp	x0, 454000 <config_parse@plt+0x48e50>
  435f74:	add	x0, x0, #0xab0
  435f78:	str	x0, [x29, #160]
  435f7c:	ldr	x0, [x29, #40]
  435f80:	str	x0, [x29, #168]
  435f84:	adrp	x0, 454000 <config_parse@plt+0x48e50>
  435f88:	add	x0, x0, #0xac0
  435f8c:	str	x0, [x29, #176]
  435f90:	str	xzr, [x29, #104]
  435f94:	str	xzr, [x29, #112]
  435f98:	b	435fcc <config_parse@plt+0x2ae1c>
  435f9c:	ldr	x0, [x29, #112]
  435fa0:	lsl	x0, x0, #3
  435fa4:	add	x1, x29, #0xa0
  435fa8:	ldr	x0, [x1, x0]
  435fac:	bl	40b010 <strlen@plt>
  435fb0:	mov	x1, x0
  435fb4:	ldr	x0, [x29, #104]
  435fb8:	add	x0, x0, x1
  435fbc:	str	x0, [x29, #104]
  435fc0:	ldr	x0, [x29, #112]
  435fc4:	add	x0, x0, #0x1
  435fc8:	str	x0, [x29, #112]
  435fcc:	ldr	x0, [x29, #112]
  435fd0:	cmp	x0, #0x2
  435fd4:	b.hi	435ff0 <config_parse@plt+0x2ae40>  // b.pmore
  435fd8:	ldr	x0, [x29, #112]
  435fdc:	lsl	x0, x0, #3
  435fe0:	add	x1, x29, #0xa0
  435fe4:	ldr	x0, [x1, x0]
  435fe8:	cmp	x0, #0x0
  435fec:	b.ne	435f9c <config_parse@plt+0x2adec>  // b.any
  435ff0:	ldr	x0, [x29, #104]
  435ff4:	add	x0, x0, #0x1
  435ff8:	str	x0, [x29, #120]
  435ffc:	ldr	x1, [x29, #120]
  436000:	mov	x0, #0x1                   	// #1
  436004:	bl	433db8 <config_parse@plt+0x28c08>
  436008:	and	w0, w0, #0xff
  43600c:	and	x0, x0, #0xff
  436010:	cmp	x0, #0x0
  436014:	b.eq	436040 <config_parse@plt+0x2ae90>  // b.none
  436018:	adrp	x0, 454000 <config_parse@plt+0x48e50>
  43601c:	add	x1, x0, #0x63b
  436020:	adrp	x0, 454000 <config_parse@plt+0x48e50>
  436024:	add	x4, x0, #0xe90
  436028:	mov	w3, #0x17b                 	// #379
  43602c:	mov	x2, x1
  436030:	adrp	x0, 454000 <config_parse@plt+0x48e50>
  436034:	add	x1, x0, #0xac8
  436038:	mov	w0, #0x0                   	// #0
  43603c:	bl	409d50 <log_assert_failed_realm@plt>
  436040:	ldr	x0, [x29, #120]
  436044:	cmp	x0, #0x400, lsl #12
  436048:	cset	w0, hi  // hi = pmore
  43604c:	and	w0, w0, #0xff
  436050:	and	x0, x0, #0xff
  436054:	cmp	x0, #0x0
  436058:	b.eq	436084 <config_parse@plt+0x2aed4>  // b.none
  43605c:	adrp	x0, 454000 <config_parse@plt+0x48e50>
  436060:	add	x1, x0, #0x63b
  436064:	adrp	x0, 454000 <config_parse@plt+0x48e50>
  436068:	add	x4, x0, #0xe90
  43606c:	mov	w3, #0x17b                 	// #379
  436070:	mov	x2, x1
  436074:	adrp	x0, 454000 <config_parse@plt+0x48e50>
  436078:	add	x1, x0, #0xaf8
  43607c:	mov	w0, #0x0                   	// #0
  436080:	bl	409d50 <log_assert_failed_realm@plt>
  436084:	ldr	x0, [x29, #120]
  436088:	add	x0, x0, #0xf
  43608c:	lsr	x0, x0, #4
  436090:	lsl	x0, x0, #4
  436094:	sub	sp, sp, x0
  436098:	mov	x0, sp
  43609c:	add	x0, x0, #0xf
  4360a0:	lsr	x0, x0, #4
  4360a4:	lsl	x0, x0, #4
  4360a8:	str	x0, [x29, #128]
  4360ac:	ldr	x0, [x29, #128]
  4360b0:	str	x0, [x29, #96]
  4360b4:	str	xzr, [x29, #112]
  4360b8:	b	4360e8 <config_parse@plt+0x2af38>
  4360bc:	ldr	x0, [x29, #112]
  4360c0:	lsl	x0, x0, #3
  4360c4:	add	x1, x29, #0xa0
  4360c8:	ldr	x0, [x1, x0]
  4360cc:	mov	x1, x0
  4360d0:	ldr	x0, [x29, #96]
  4360d4:	bl	409770 <stpcpy@plt>
  4360d8:	str	x0, [x29, #96]
  4360dc:	ldr	x0, [x29, #112]
  4360e0:	add	x0, x0, #0x1
  4360e4:	str	x0, [x29, #112]
  4360e8:	ldr	x0, [x29, #112]
  4360ec:	cmp	x0, #0x2
  4360f0:	b.hi	43610c <config_parse@plt+0x2af5c>  // b.pmore
  4360f4:	ldr	x0, [x29, #112]
  4360f8:	lsl	x0, x0, #3
  4360fc:	add	x1, x29, #0xa0
  436100:	ldr	x0, [x1, x0]
  436104:	cmp	x0, #0x0
  436108:	b.ne	4360bc <config_parse@plt+0x2af0c>  // b.any
  43610c:	ldr	x0, [x29, #96]
  436110:	strb	wzr, [x0]
  436114:	ldr	x0, [x29, #128]
  436118:	str	x0, [x29, #136]
  43611c:	ldr	x0, [x29, #136]
  436120:	bl	433e48 <config_parse@plt+0x28c98>
  436124:	str	w0, [x29, #48]
  436128:	ldr	w0, [x29, #48]
  43612c:	cmn	w0, #0x2
  436130:	b.ne	43613c <config_parse@plt+0x2af8c>  // b.any
  436134:	mov	w19, #0x0                   	// #0
  436138:	b	4362a0 <config_parse@plt+0x2b0f0>
  43613c:	ldr	w0, [x29, #48]
  436140:	cmp	w0, #0x0
  436144:	b.ge	4361d8 <config_parse@plt+0x2b028>  // b.tcont
  436148:	mov	w0, #0x3                   	// #3
  43614c:	str	w0, [x29, #64]
  436150:	ldr	w0, [x29, #48]
  436154:	str	w0, [x29, #68]
  436158:	str	wzr, [x29, #72]
  43615c:	ldr	w0, [x29, #72]
  436160:	bl	40b180 <log_get_max_level_realm@plt>
  436164:	mov	w1, w0
  436168:	ldr	w0, [x29, #64]
  43616c:	and	w0, w0, #0x7
  436170:	cmp	w1, w0
  436174:	b.lt	4361c0 <config_parse@plt+0x2b010>  // b.tstop
  436178:	ldr	w0, [x29, #72]
  43617c:	lsl	w1, w0, #10
  436180:	ldr	w0, [x29, #64]
  436184:	orr	w7, w1, w0
  436188:	adrp	x0, 454000 <config_parse@plt+0x48e50>
  43618c:	add	x1, x0, #0x63b
  436190:	ldr	x6, [x29, #40]
  436194:	adrp	x0, 454000 <config_parse@plt+0x48e50>
  436198:	add	x5, x0, #0xb18
  43619c:	adrp	x0, 454000 <config_parse@plt+0x48e50>
  4361a0:	add	x4, x0, #0xe80
  4361a4:	mov	w3, #0x181                 	// #385
  4361a8:	mov	x2, x1
  4361ac:	ldr	w1, [x29, #68]
  4361b0:	mov	w0, w7
  4361b4:	bl	40a790 <log_internal_realm@plt>
  4361b8:	mov	w19, w0
  4361bc:	b	4362a0 <config_parse@plt+0x2b0f0>
  4361c0:	ldr	w0, [x29, #68]
  4361c4:	cmp	w0, #0x0
  4361c8:	cneg	w0, w0, lt  // lt = tstop
  4361cc:	and	w0, w0, #0xff
  4361d0:	neg	w19, w0
  4361d4:	b	4362a0 <config_parse@plt+0x2b0f0>
  4361d8:	ldr	w0, [x29, #48]
  4361dc:	cmp	w0, #0x0
  4361e0:	b.ne	4361ec <config_parse@plt+0x2b03c>  // b.any
  4361e4:	mov	w19, #0x0                   	// #0
  4361e8:	b	4362a0 <config_parse@plt+0x2b0f0>
  4361ec:	add	x0, x29, #0x58
  4361f0:	bl	40a760 <sd_netlink_open@plt>
  4361f4:	str	w0, [x29, #48]
  4361f8:	ldr	w0, [x29, #48]
  4361fc:	cmp	w0, #0x0
  436200:	b.ge	436290 <config_parse@plt+0x2b0e0>  // b.tcont
  436204:	mov	w0, #0x3                   	// #3
  436208:	str	w0, [x29, #52]
  43620c:	ldr	w0, [x29, #48]
  436210:	str	w0, [x29, #56]
  436214:	str	wzr, [x29, #60]
  436218:	ldr	w0, [x29, #60]
  43621c:	bl	40b180 <log_get_max_level_realm@plt>
  436220:	mov	w1, w0
  436224:	ldr	w0, [x29, #52]
  436228:	and	w0, w0, #0x7
  43622c:	cmp	w1, w0
  436230:	b.lt	436278 <config_parse@plt+0x2b0c8>  // b.tstop
  436234:	ldr	w0, [x29, #60]
  436238:	lsl	w1, w0, #10
  43623c:	ldr	w0, [x29, #52]
  436240:	orr	w6, w1, w0
  436244:	adrp	x0, 454000 <config_parse@plt+0x48e50>
  436248:	add	x1, x0, #0x63b
  43624c:	adrp	x0, 454000 <config_parse@plt+0x48e50>
  436250:	add	x5, x0, #0x928
  436254:	adrp	x0, 454000 <config_parse@plt+0x48e50>
  436258:	add	x4, x0, #0xe80
  43625c:	mov	w3, #0x187                 	// #391
  436260:	mov	x2, x1
  436264:	ldr	w1, [x29, #56]
  436268:	mov	w0, w6
  43626c:	bl	40a790 <log_internal_realm@plt>
  436270:	mov	w19, w0
  436274:	b	4362a0 <config_parse@plt+0x2b0f0>
  436278:	ldr	w0, [x29, #56]
  43627c:	cmp	w0, #0x0
  436280:	cneg	w0, w0, lt  // lt = tstop
  436284:	and	w0, w0, #0xff
  436288:	neg	w19, w0
  43628c:	b	4362a0 <config_parse@plt+0x2b0f0>
  436290:	ldr	x0, [x29, #88]
  436294:	ldr	x1, [x29, #40]
  436298:	bl	433ee8 <config_parse@plt+0x28d38>
  43629c:	mov	w19, w0
  4362a0:	add	x0, x29, #0x58
  4362a4:	bl	433d2c <config_parse@plt+0x28b7c>
  4362a8:	add	x0, x29, #0x90
  4362ac:	bl	409f60 <release_lock_file@plt>
  4362b0:	mov	w1, w19
  4362b4:	adrp	x0, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  4362b8:	ldr	x0, [x0, #4048]
  4362bc:	ldr	x2, [x29, #184]
  4362c0:	ldr	x0, [x0]
  4362c4:	eor	x0, x2, x0
  4362c8:	cmp	x0, #0x0
  4362cc:	b.eq	4362d4 <config_parse@plt+0x2b124>  // b.none
  4362d0:	bl	40a440 <__stack_chk_fail@plt>
  4362d4:	mov	w0, w1
  4362d8:	mov	sp, x29
  4362dc:	ldr	x19, [sp, #16]
  4362e0:	ldp	x29, x30, [sp], #192
  4362e4:	ret
  4362e8:	stp	x29, x30, [sp, #-144]!
  4362ec:	mov	x29, sp
  4362f0:	str	x19, [sp, #16]
  4362f4:	str	x0, [sp, #40]
  4362f8:	adrp	x0, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  4362fc:	ldr	x0, [x0, #4048]
  436300:	ldr	x1, [x0]
  436304:	str	x1, [sp, #136]
  436308:	mov	x1, #0x0                   	// #0
  43630c:	str	xzr, [sp, #112]
  436310:	add	x0, sp, #0x38
  436314:	mov	x1, x0
  436318:	ldr	x0, [sp, #40]
  43631c:	bl	40aa40 <parse_ifindex_or_ifname@plt>
  436320:	str	w0, [sp, #60]
  436324:	ldr	w0, [sp, #60]
  436328:	cmp	w0, #0x0
  43632c:	b.ge	4363c0 <config_parse@plt+0x2b210>  // b.tcont
  436330:	mov	w0, #0x3                   	// #3
  436334:	str	w0, [sp, #100]
  436338:	ldr	w0, [sp, #60]
  43633c:	str	w0, [sp, #104]
  436340:	str	wzr, [sp, #108]
  436344:	ldr	w0, [sp, #108]
  436348:	bl	40b180 <log_get_max_level_realm@plt>
  43634c:	mov	w1, w0
  436350:	ldr	w0, [sp, #100]
  436354:	and	w0, w0, #0x7
  436358:	cmp	w1, w0
  43635c:	b.lt	4363a8 <config_parse@plt+0x2b1f8>  // b.tstop
  436360:	ldr	w0, [sp, #108]
  436364:	lsl	w1, w0, #10
  436368:	ldr	w0, [sp, #100]
  43636c:	orr	w7, w1, w0
  436370:	adrp	x0, 454000 <config_parse@plt+0x48e50>
  436374:	add	x1, x0, #0x63b
  436378:	ldr	x6, [sp, #40]
  43637c:	adrp	x0, 454000 <config_parse@plt+0x48e50>
  436380:	add	x5, x0, #0x958
  436384:	adrp	x0, 454000 <config_parse@plt+0x48e50>
  436388:	add	x4, x0, #0xea0
  43638c:	mov	w3, #0x193                 	// #403
  436390:	mov	x2, x1
  436394:	ldr	w1, [sp, #104]
  436398:	mov	w0, w7
  43639c:	bl	40a790 <log_internal_realm@plt>
  4363a0:	mov	w19, w0
  4363a4:	b	4365c0 <config_parse@plt+0x2b410>
  4363a8:	ldr	w0, [sp, #104]
  4363ac:	cmp	w0, #0x0
  4363b0:	cneg	w0, w0, lt  // lt = tstop
  4363b4:	and	w0, w0, #0xff
  4363b8:	neg	w19, w0
  4363bc:	b	4365c0 <config_parse@plt+0x2b410>
  4363c0:	ldr	w0, [sp, #56]
  4363c4:	add	x3, sp, #0x78
  4363c8:	mov	w2, w0
  4363cc:	adrp	x0, 454000 <config_parse@plt+0x48e50>
  4363d0:	add	x1, x0, #0xb40
  4363d4:	mov	x0, x3
  4363d8:	bl	40ae30 <sprintf@plt>
  4363dc:	add	x1, sp, #0x78
  4363e0:	add	x0, sp, #0x70
  4363e4:	bl	40aff0 <sd_device_new_from_device_id@plt>
  4363e8:	str	w0, [sp, #60]
  4363ec:	ldr	w0, [sp, #60]
  4363f0:	cmp	w0, #0x0
  4363f4:	b.ge	436488 <config_parse@plt+0x2b2d8>  // b.tcont
  4363f8:	mov	w0, #0x3                   	// #3
  4363fc:	str	w0, [sp, #88]
  436400:	ldr	w0, [sp, #60]
  436404:	str	w0, [sp, #92]
  436408:	str	wzr, [sp, #96]
  43640c:	ldr	w0, [sp, #96]
  436410:	bl	40b180 <log_get_max_level_realm@plt>
  436414:	mov	w1, w0
  436418:	ldr	w0, [sp, #88]
  43641c:	and	w0, w0, #0x7
  436420:	cmp	w1, w0
  436424:	b.lt	436470 <config_parse@plt+0x2b2c0>  // b.tstop
  436428:	ldr	w0, [sp, #96]
  43642c:	lsl	w1, w0, #10
  436430:	ldr	w0, [sp, #88]
  436434:	orr	w7, w1, w0
  436438:	adrp	x0, 454000 <config_parse@plt+0x48e50>
  43643c:	add	x1, x0, #0x63b
  436440:	ldr	x6, [sp, #40]
  436444:	adrp	x0, 454000 <config_parse@plt+0x48e50>
  436448:	add	x5, x0, #0xb48
  43644c:	adrp	x0, 454000 <config_parse@plt+0x48e50>
  436450:	add	x4, x0, #0xea0
  436454:	mov	w3, #0x198                 	// #408
  436458:	mov	x2, x1
  43645c:	ldr	w1, [sp, #92]
  436460:	mov	w0, w7
  436464:	bl	40a790 <log_internal_realm@plt>
  436468:	mov	w19, w0
  43646c:	b	4365c0 <config_parse@plt+0x2b410>
  436470:	ldr	w0, [sp, #92]
  436474:	cmp	w0, #0x0
  436478:	cneg	w0, w0, lt  // lt = tstop
  43647c:	and	w0, w0, #0xff
  436480:	neg	w19, w0
  436484:	b	4365c0 <config_parse@plt+0x2b410>
  436488:	ldr	x0, [sp, #112]
  43648c:	bl	409740 <sd_device_get_is_initialized@plt>
  436490:	str	w0, [sp, #60]
  436494:	ldr	w0, [sp, #60]
  436498:	cmp	w0, #0x0
  43649c:	b.ge	436530 <config_parse@plt+0x2b380>  // b.tcont
  4364a0:	mov	w0, #0x3                   	// #3
  4364a4:	str	w0, [sp, #76]
  4364a8:	ldr	w0, [sp, #60]
  4364ac:	str	w0, [sp, #80]
  4364b0:	str	wzr, [sp, #84]
  4364b4:	ldr	w0, [sp, #84]
  4364b8:	bl	40b180 <log_get_max_level_realm@plt>
  4364bc:	mov	w1, w0
  4364c0:	ldr	w0, [sp, #76]
  4364c4:	and	w0, w0, #0x7
  4364c8:	cmp	w1, w0
  4364cc:	b.lt	436518 <config_parse@plt+0x2b368>  // b.tstop
  4364d0:	ldr	w0, [sp, #84]
  4364d4:	lsl	w1, w0, #10
  4364d8:	ldr	w0, [sp, #76]
  4364dc:	orr	w7, w1, w0
  4364e0:	adrp	x0, 454000 <config_parse@plt+0x48e50>
  4364e4:	add	x1, x0, #0x63b
  4364e8:	ldr	x6, [sp, #40]
  4364ec:	adrp	x0, 454000 <config_parse@plt+0x48e50>
  4364f0:	add	x5, x0, #0xb78
  4364f4:	adrp	x0, 454000 <config_parse@plt+0x48e50>
  4364f8:	add	x4, x0, #0xea0
  4364fc:	mov	w3, #0x19c                 	// #412
  436500:	mov	x2, x1
  436504:	ldr	w1, [sp, #80]
  436508:	mov	w0, w7
  43650c:	bl	40a790 <log_internal_realm@plt>
  436510:	mov	w19, w0
  436514:	b	4365c0 <config_parse@plt+0x2b410>
  436518:	ldr	w0, [sp, #80]
  43651c:	cmp	w0, #0x0
  436520:	cneg	w0, w0, lt  // lt = tstop
  436524:	and	w0, w0, #0xff
  436528:	neg	w19, w0
  43652c:	b	4365c0 <config_parse@plt+0x2b410>
  436530:	ldr	w0, [sp, #60]
  436534:	cmp	w0, #0x0
  436538:	b.ne	4365bc <config_parse@plt+0x2b40c>  // b.any
  43653c:	mov	w0, #0x3                   	// #3
  436540:	str	w0, [sp, #64]
  436544:	str	wzr, [sp, #68]
  436548:	str	wzr, [sp, #72]
  43654c:	ldr	w0, [sp, #72]
  436550:	bl	40b180 <log_get_max_level_realm@plt>
  436554:	mov	w1, w0
  436558:	ldr	w0, [sp, #64]
  43655c:	and	w0, w0, #0x7
  436560:	cmp	w1, w0
  436564:	b.lt	4365ac <config_parse@plt+0x2b3fc>  // b.tstop
  436568:	ldr	w0, [sp, #72]
  43656c:	lsl	w1, w0, #10
  436570:	ldr	w0, [sp, #64]
  436574:	orr	w7, w1, w0
  436578:	adrp	x0, 454000 <config_parse@plt+0x48e50>
  43657c:	add	x1, x0, #0x63b
  436580:	ldr	x6, [sp, #40]
  436584:	adrp	x0, 454000 <config_parse@plt+0x48e50>
  436588:	add	x5, x0, #0xbc0
  43658c:	adrp	x0, 454000 <config_parse@plt+0x48e50>
  436590:	add	x4, x0, #0xea0
  436594:	mov	w3, #0x19e                 	// #414
  436598:	mov	x2, x1
  43659c:	ldr	w1, [sp, #68]
  4365a0:	mov	w0, w7
  4365a4:	bl	40a790 <log_internal_realm@plt>
  4365a8:	b	4365b4 <config_parse@plt+0x2b404>
  4365ac:	ldr	w0, [sp, #68]
  4365b0:	cmp	w0, #0x0
  4365b4:	mov	w19, #0xfffffff0            	// #-16
  4365b8:	b	4365c0 <config_parse@plt+0x2b410>
  4365bc:	ldr	w19, [sp, #56]
  4365c0:	add	x0, sp, #0x70
  4365c4:	bl	433cf8 <config_parse@plt+0x28b48>
  4365c8:	mov	w1, w19
  4365cc:	adrp	x0, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  4365d0:	ldr	x0, [x0, #4048]
  4365d4:	ldr	x2, [sp, #136]
  4365d8:	ldr	x0, [x0]
  4365dc:	eor	x0, x2, x0
  4365e0:	cmp	x0, #0x0
  4365e4:	b.eq	4365ec <config_parse@plt+0x2b43c>  // b.none
  4365e8:	bl	40a440 <__stack_chk_fail@plt>
  4365ec:	mov	w0, w1
  4365f0:	ldr	x19, [sp, #16]
  4365f4:	ldp	x29, x30, [sp], #144
  4365f8:	ret
  4365fc:	stp	x29, x30, [sp, #-144]!
  436600:	mov	x29, sp
  436604:	stp	x19, x20, [sp, #16]
  436608:	str	w0, [sp, #44]
  43660c:	str	x1, [sp, #32]
  436610:	adrp	x0, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  436614:	ldr	x0, [x0, #4048]
  436618:	ldr	x1, [x0]
  43661c:	str	x1, [sp, #136]
  436620:	mov	x1, #0x0                   	// #0
  436624:	str	xzr, [sp, #112]
  436628:	ldr	x0, [sp, #32]
  43662c:	bl	433ea8 <config_parse@plt+0x28cf8>
  436630:	and	w0, w0, #0xff
  436634:	cmp	w0, #0x0
  436638:	b.eq	436644 <config_parse@plt+0x2b494>  // b.none
  43663c:	mov	w19, #0x0                   	// #0
  436640:	b	436988 <config_parse@plt+0x2b7d8>
  436644:	add	x0, sp, #0x70
  436648:	bl	40a760 <sd_netlink_open@plt>
  43664c:	str	w0, [sp, #56]
  436650:	ldr	w0, [sp, #56]
  436654:	cmp	w0, #0x0
  436658:	b.ge	4366e8 <config_parse@plt+0x2b538>  // b.tcont
  43665c:	mov	w0, #0x3                   	// #3
  436660:	str	w0, [sp, #100]
  436664:	ldr	w0, [sp, #56]
  436668:	str	w0, [sp, #104]
  43666c:	str	wzr, [sp, #108]
  436670:	ldr	w0, [sp, #108]
  436674:	bl	40b180 <log_get_max_level_realm@plt>
  436678:	mov	w1, w0
  43667c:	ldr	w0, [sp, #100]
  436680:	and	w0, w0, #0x7
  436684:	cmp	w1, w0
  436688:	b.lt	4366d0 <config_parse@plt+0x2b520>  // b.tstop
  43668c:	ldr	w0, [sp, #108]
  436690:	lsl	w1, w0, #10
  436694:	ldr	w0, [sp, #100]
  436698:	orr	w6, w1, w0
  43669c:	adrp	x0, 454000 <config_parse@plt+0x48e50>
  4366a0:	add	x1, x0, #0x63b
  4366a4:	adrp	x0, 454000 <config_parse@plt+0x48e50>
  4366a8:	add	x5, x0, #0x928
  4366ac:	adrp	x0, 454000 <config_parse@plt+0x48e50>
  4366b0:	add	x4, x0, #0xeb0
  4366b4:	mov	w3, #0x1af                 	// #431
  4366b8:	mov	x2, x1
  4366bc:	ldr	w1, [sp, #104]
  4366c0:	mov	w0, w6
  4366c4:	bl	40a790 <log_internal_realm@plt>
  4366c8:	mov	w19, w0
  4366cc:	b	436988 <config_parse@plt+0x2b7d8>
  4366d0:	ldr	w0, [sp, #104]
  4366d4:	cmp	w0, #0x0
  4366d8:	cneg	w0, w0, lt  // lt = tstop
  4366dc:	and	w0, w0, #0xff
  4366e0:	neg	w19, w0
  4366e4:	b	436988 <config_parse@plt+0x2b7d8>
  4366e8:	ldr	x0, [sp, #32]
  4366ec:	str	x0, [sp, #128]
  4366f0:	b	436968 <config_parse@plt+0x2b7b8>
  4366f4:	str	xzr, [sp, #120]
  4366f8:	ldr	x0, [sp, #128]
  4366fc:	ldr	x0, [x0]
  436700:	bl	4362e8 <config_parse@plt+0x2b138>
  436704:	str	w0, [sp, #60]
  436708:	ldr	w0, [sp, #60]
  43670c:	cmp	w0, #0x0
  436710:	b.ge	436720 <config_parse@plt+0x2b570>  // b.tcont
  436714:	ldr	w19, [sp, #60]
  436718:	mov	w20, #0x0                   	// #0
  43671c:	b	43694c <config_parse@plt+0x2b79c>
  436720:	ldr	x0, [sp, #112]
  436724:	add	x1, sp, #0x78
  436728:	ldr	w3, [sp, #60]
  43672c:	mov	w2, #0x13                  	// #19
  436730:	bl	409780 <sd_rtnl_message_new_link@plt>
  436734:	str	w0, [sp, #56]
  436738:	ldr	w0, [sp, #56]
  43673c:	cmp	w0, #0x0
  436740:	b.ge	4367d4 <config_parse@plt+0x2b624>  // b.tcont
  436744:	mov	w0, #0x3                   	// #3
  436748:	str	w0, [sp, #88]
  43674c:	ldr	w0, [sp, #56]
  436750:	str	w0, [sp, #92]
  436754:	str	wzr, [sp, #96]
  436758:	ldr	w0, [sp, #96]
  43675c:	bl	40b180 <log_get_max_level_realm@plt>
  436760:	mov	w1, w0
  436764:	ldr	w0, [sp, #88]
  436768:	and	w0, w0, #0x7
  43676c:	cmp	w1, w0
  436770:	b.lt	4367b8 <config_parse@plt+0x2b608>  // b.tstop
  436774:	ldr	w0, [sp, #96]
  436778:	lsl	w1, w0, #10
  43677c:	ldr	w0, [sp, #88]
  436780:	orr	w6, w1, w0
  436784:	adrp	x0, 454000 <config_parse@plt+0x48e50>
  436788:	add	x1, x0, #0x63b
  43678c:	adrp	x0, 454000 <config_parse@plt+0x48e50>
  436790:	add	x5, x0, #0x658
  436794:	adrp	x0, 454000 <config_parse@plt+0x48e50>
  436798:	add	x4, x0, #0xeb0
  43679c:	mov	w3, #0x1bb                 	// #443
  4367a0:	mov	x2, x1
  4367a4:	ldr	w1, [sp, #92]
  4367a8:	mov	w0, w6
  4367ac:	bl	40a790 <log_internal_realm@plt>
  4367b0:	mov	w19, w0
  4367b4:	b	4367cc <config_parse@plt+0x2b61c>
  4367b8:	ldr	w0, [sp, #92]
  4367bc:	cmp	w0, #0x0
  4367c0:	cneg	w0, w0, lt  // lt = tstop
  4367c4:	and	w0, w0, #0xff
  4367c8:	neg	w19, w0
  4367cc:	mov	w20, #0x0                   	// #0
  4367d0:	b	43694c <config_parse@plt+0x2b79c>
  4367d4:	ldr	x0, [sp, #120]
  4367d8:	ldr	w1, [sp, #44]
  4367dc:	mov	w2, w1
  4367e0:	mov	w1, #0x13                  	// #19
  4367e4:	bl	40ad60 <sd_netlink_message_append_u32@plt>
  4367e8:	str	w0, [sp, #56]
  4367ec:	ldr	w0, [sp, #56]
  4367f0:	cmp	w0, #0x0
  4367f4:	b.ge	436888 <config_parse@plt+0x2b6d8>  // b.tcont
  4367f8:	mov	w0, #0x3                   	// #3
  4367fc:	str	w0, [sp, #76]
  436800:	ldr	w0, [sp, #56]
  436804:	str	w0, [sp, #80]
  436808:	str	wzr, [sp, #84]
  43680c:	ldr	w0, [sp, #84]
  436810:	bl	40b180 <log_get_max_level_realm@plt>
  436814:	mov	w1, w0
  436818:	ldr	w0, [sp, #76]
  43681c:	and	w0, w0, #0x7
  436820:	cmp	w1, w0
  436824:	b.lt	43686c <config_parse@plt+0x2b6bc>  // b.tstop
  436828:	ldr	w0, [sp, #84]
  43682c:	lsl	w1, w0, #10
  436830:	ldr	w0, [sp, #76]
  436834:	orr	w6, w1, w0
  436838:	adrp	x0, 454000 <config_parse@plt+0x48e50>
  43683c:	add	x1, x0, #0x63b
  436840:	adrp	x0, 454000 <config_parse@plt+0x48e50>
  436844:	add	x5, x0, #0xbf0
  436848:	adrp	x0, 454000 <config_parse@plt+0x48e50>
  43684c:	add	x4, x0, #0xeb0
  436850:	mov	w3, #0x1bf                 	// #447
  436854:	mov	x2, x1
  436858:	ldr	w1, [sp, #80]
  43685c:	mov	w0, w6
  436860:	bl	40a790 <log_internal_realm@plt>
  436864:	mov	w19, w0
  436868:	b	436880 <config_parse@plt+0x2b6d0>
  43686c:	ldr	w0, [sp, #80]
  436870:	cmp	w0, #0x0
  436874:	cneg	w0, w0, lt  // lt = tstop
  436878:	and	w0, w0, #0xff
  43687c:	neg	w19, w0
  436880:	mov	w20, #0x0                   	// #0
  436884:	b	43694c <config_parse@plt+0x2b79c>
  436888:	ldr	x0, [sp, #112]
  43688c:	ldr	x1, [sp, #120]
  436890:	mov	x3, #0x0                   	// #0
  436894:	mov	x2, #0x0                   	// #0
  436898:	bl	40a080 <sd_netlink_call@plt>
  43689c:	str	w0, [sp, #56]
  4368a0:	ldr	w0, [sp, #56]
  4368a4:	cmp	w0, #0x0
  4368a8:	b.ge	436948 <config_parse@plt+0x2b798>  // b.tcont
  4368ac:	mov	w0, #0x3                   	// #3
  4368b0:	str	w0, [sp, #64]
  4368b4:	ldr	w0, [sp, #56]
  4368b8:	str	w0, [sp, #68]
  4368bc:	str	wzr, [sp, #72]
  4368c0:	ldr	w0, [sp, #72]
  4368c4:	bl	40b180 <log_get_max_level_realm@plt>
  4368c8:	mov	w1, w0
  4368cc:	ldr	w0, [sp, #64]
  4368d0:	and	w0, w0, #0x7
  4368d4:	cmp	w1, w0
  4368d8:	b.lt	43692c <config_parse@plt+0x2b77c>  // b.tstop
  4368dc:	ldr	w0, [sp, #72]
  4368e0:	lsl	w1, w0, #10
  4368e4:	ldr	w0, [sp, #64]
  4368e8:	orr	w7, w1, w0
  4368ec:	adrp	x0, 454000 <config_parse@plt+0x48e50>
  4368f0:	add	x1, x0, #0x63b
  4368f4:	ldr	x0, [sp, #128]
  4368f8:	ldr	x0, [x0]
  4368fc:	mov	x6, x0
  436900:	adrp	x0, 454000 <config_parse@plt+0x48e50>
  436904:	add	x5, x0, #0xc28
  436908:	adrp	x0, 454000 <config_parse@plt+0x48e50>
  43690c:	add	x4, x0, #0xeb0
  436910:	mov	w3, #0x1c3                 	// #451
  436914:	mov	x2, x1
  436918:	ldr	w1, [sp, #68]
  43691c:	mov	w0, w7
  436920:	bl	40a790 <log_internal_realm@plt>
  436924:	mov	w19, w0
  436928:	b	436940 <config_parse@plt+0x2b790>
  43692c:	ldr	w0, [sp, #68]
  436930:	cmp	w0, #0x0
  436934:	cneg	w0, w0, lt  // lt = tstop
  436938:	and	w0, w0, #0xff
  43693c:	neg	w19, w0
  436940:	mov	w20, #0x0                   	// #0
  436944:	b	43694c <config_parse@plt+0x2b79c>
  436948:	mov	w20, #0x1                   	// #1
  43694c:	add	x0, sp, #0x78
  436950:	bl	433d60 <config_parse@plt+0x28bb0>
  436954:	cmp	w20, #0x1
  436958:	b.ne	436988 <config_parse@plt+0x2b7d8>  // b.any
  43695c:	ldr	x0, [sp, #128]
  436960:	add	x0, x0, #0x8
  436964:	str	x0, [sp, #128]
  436968:	ldr	x0, [sp, #128]
  43696c:	cmp	x0, #0x0
  436970:	b.eq	436984 <config_parse@plt+0x2b7d4>  // b.none
  436974:	ldr	x0, [sp, #128]
  436978:	ldr	x0, [x0]
  43697c:	cmp	x0, #0x0
  436980:	b.ne	4366f4 <config_parse@plt+0x2b544>  // b.any
  436984:	mov	w19, #0x0                   	// #0
  436988:	add	x0, sp, #0x70
  43698c:	bl	433d2c <config_parse@plt+0x28b7c>
  436990:	mov	w1, w19
  436994:	adrp	x0, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  436998:	ldr	x0, [x0, #4048]
  43699c:	ldr	x2, [sp, #136]
  4369a0:	ldr	x0, [x0]
  4369a4:	eor	x0, x2, x0
  4369a8:	cmp	x0, #0x0
  4369ac:	b.eq	4369b4 <config_parse@plt+0x2b804>  // b.none
  4369b0:	bl	40a440 <__stack_chk_fail@plt>
  4369b4:	mov	w0, w1
  4369b8:	ldp	x19, x20, [sp, #16]
  4369bc:	ldp	x29, x30, [sp], #144
  4369c0:	ret
  4369c4:	stp	x29, x30, [sp, #-288]!
  4369c8:	mov	x29, sp
  4369cc:	stp	x19, x20, [sp, #16]
  4369d0:	str	x0, [sp, #56]
  4369d4:	str	w1, [sp, #52]
  4369d8:	str	x2, [sp, #40]
  4369dc:	adrp	x0, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  4369e0:	ldr	x0, [x0, #4048]
  4369e4:	ldr	x1, [x0]
  4369e8:	str	x1, [sp, #280]
  4369ec:	mov	x1, #0x0                   	// #0
  4369f0:	str	xzr, [sp, #240]
  4369f4:	str	wzr, [sp, #72]
  4369f8:	ldr	x0, [sp, #40]
  4369fc:	bl	433ea8 <config_parse@plt+0x28cf8>
  436a00:	and	w0, w0, #0xff
  436a04:	cmp	w0, #0x0
  436a08:	b.eq	436a14 <config_parse@plt+0x2b864>  // b.none
  436a0c:	mov	w19, #0x0                   	// #0
  436a10:	b	437418 <config_parse@plt+0x2c268>
  436a14:	add	x0, sp, #0xf0
  436a18:	bl	40a760 <sd_netlink_open@plt>
  436a1c:	str	w0, [sp, #76]
  436a20:	ldr	w0, [sp, #76]
  436a24:	cmp	w0, #0x0
  436a28:	b.ge	436ab8 <config_parse@plt+0x2b908>  // b.tcont
  436a2c:	mov	w0, #0x3                   	// #3
  436a30:	str	w0, [sp, #228]
  436a34:	ldr	w0, [sp, #76]
  436a38:	str	w0, [sp, #232]
  436a3c:	str	wzr, [sp, #236]
  436a40:	ldr	w0, [sp, #236]
  436a44:	bl	40b180 <log_get_max_level_realm@plt>
  436a48:	mov	w1, w0
  436a4c:	ldr	w0, [sp, #228]
  436a50:	and	w0, w0, #0x7
  436a54:	cmp	w1, w0
  436a58:	b.lt	436aa0 <config_parse@plt+0x2b8f0>  // b.tstop
  436a5c:	ldr	w0, [sp, #236]
  436a60:	lsl	w1, w0, #10
  436a64:	ldr	w0, [sp, #228]
  436a68:	orr	w6, w1, w0
  436a6c:	adrp	x0, 454000 <config_parse@plt+0x48e50>
  436a70:	add	x1, x0, #0x63b
  436a74:	adrp	x0, 454000 <config_parse@plt+0x48e50>
  436a78:	add	x5, x0, #0x928
  436a7c:	adrp	x0, 454000 <config_parse@plt+0x48e50>
  436a80:	add	x4, x0, #0xec8
  436a84:	mov	w3, #0x1d4                 	// #468
  436a88:	mov	x2, x1
  436a8c:	ldr	w1, [sp, #232]
  436a90:	mov	w0, w6
  436a94:	bl	40a790 <log_internal_realm@plt>
  436a98:	mov	w19, w0
  436a9c:	b	437418 <config_parse@plt+0x2c268>
  436aa0:	ldr	w0, [sp, #232]
  436aa4:	cmp	w0, #0x0
  436aa8:	cneg	w0, w0, lt  // lt = tstop
  436aac:	and	w0, w0, #0xff
  436ab0:	neg	w19, w0
  436ab4:	b	437418 <config_parse@plt+0x2c268>
  436ab8:	ldr	x0, [sp, #40]
  436abc:	str	x0, [sp, #264]
  436ac0:	b	4373f8 <config_parse@plt+0x2c248>
  436ac4:	str	xzr, [sp, #248]
  436ac8:	str	xzr, [sp, #256]
  436acc:	ldr	x0, [sp, #264]
  436ad0:	ldr	x0, [x0]
  436ad4:	bl	4362e8 <config_parse@plt+0x2b138>
  436ad8:	str	w0, [sp, #80]
  436adc:	ldr	w0, [sp, #80]
  436ae0:	cmp	w0, #0x0
  436ae4:	b.ge	436af4 <config_parse@plt+0x2b944>  // b.tcont
  436ae8:	ldr	w19, [sp, #80]
  436aec:	mov	w20, #0x0                   	// #0
  436af0:	b	4373c0 <config_parse@plt+0x2c210>
  436af4:	ldr	w0, [sp, #72]
  436af8:	add	w1, w0, #0x1
  436afc:	str	w1, [sp, #72]
  436b00:	mov	w2, w0
  436b04:	adrp	x0, 454000 <config_parse@plt+0x48e50>
  436b08:	add	x0, x0, #0xed8
  436b0c:	add	x1, sp, #0x110
  436b10:	mov	x4, x2
  436b14:	ldp	x2, x3, [x0]
  436b18:	ldr	x0, [sp, #56]
  436b1c:	bl	43419c <config_parse@plt+0x28fec>
  436b20:	str	w0, [sp, #76]
  436b24:	ldr	w0, [sp, #76]
  436b28:	cmp	w0, #0x0
  436b2c:	b.ge	436bc0 <config_parse@plt+0x2ba10>  // b.tcont
  436b30:	mov	w0, #0x3                   	// #3
  436b34:	str	w0, [sp, #216]
  436b38:	ldr	w0, [sp, #76]
  436b3c:	str	w0, [sp, #220]
  436b40:	str	wzr, [sp, #224]
  436b44:	ldr	w0, [sp, #224]
  436b48:	bl	40b180 <log_get_max_level_realm@plt>
  436b4c:	mov	w1, w0
  436b50:	ldr	w0, [sp, #216]
  436b54:	and	w0, w0, #0x7
  436b58:	cmp	w1, w0
  436b5c:	b.lt	436ba4 <config_parse@plt+0x2b9f4>  // b.tstop
  436b60:	ldr	w0, [sp, #224]
  436b64:	lsl	w1, w0, #10
  436b68:	ldr	w0, [sp, #216]
  436b6c:	orr	w6, w1, w0
  436b70:	adrp	x0, 454000 <config_parse@plt+0x48e50>
  436b74:	add	x1, x0, #0x63b
  436b78:	adrp	x0, 454000 <config_parse@plt+0x48e50>
  436b7c:	add	x5, x0, #0xc58
  436b80:	adrp	x0, 454000 <config_parse@plt+0x48e50>
  436b84:	add	x4, x0, #0xec8
  436b88:	mov	w3, #0x1e2                 	// #482
  436b8c:	mov	x2, x1
  436b90:	ldr	w1, [sp, #220]
  436b94:	mov	w0, w6
  436b98:	bl	40a790 <log_internal_realm@plt>
  436b9c:	mov	w19, w0
  436ba0:	b	436bb8 <config_parse@plt+0x2ba08>
  436ba4:	ldr	w0, [sp, #220]
  436ba8:	cmp	w0, #0x0
  436bac:	cneg	w0, w0, lt  // lt = tstop
  436bb0:	and	w0, w0, #0xff
  436bb4:	neg	w19, w0
  436bb8:	mov	w20, #0x0                   	// #0
  436bbc:	b	4373c0 <config_parse@plt+0x2c210>
  436bc0:	ldr	x0, [sp, #240]
  436bc4:	add	x1, sp, #0xf8
  436bc8:	mov	w3, #0x0                   	// #0
  436bcc:	mov	w2, #0x10                  	// #16
  436bd0:	bl	409780 <sd_rtnl_message_new_link@plt>
  436bd4:	str	w0, [sp, #76]
  436bd8:	ldr	w0, [sp, #76]
  436bdc:	cmp	w0, #0x0
  436be0:	b.ge	436c74 <config_parse@plt+0x2bac4>  // b.tcont
  436be4:	mov	w0, #0x3                   	// #3
  436be8:	str	w0, [sp, #204]
  436bec:	ldr	w0, [sp, #76]
  436bf0:	str	w0, [sp, #208]
  436bf4:	str	wzr, [sp, #212]
  436bf8:	ldr	w0, [sp, #212]
  436bfc:	bl	40b180 <log_get_max_level_realm@plt>
  436c00:	mov	w1, w0
  436c04:	ldr	w0, [sp, #204]
  436c08:	and	w0, w0, #0x7
  436c0c:	cmp	w1, w0
  436c10:	b.lt	436c58 <config_parse@plt+0x2baa8>  // b.tstop
  436c14:	ldr	w0, [sp, #212]
  436c18:	lsl	w1, w0, #10
  436c1c:	ldr	w0, [sp, #204]
  436c20:	orr	w6, w1, w0
  436c24:	adrp	x0, 454000 <config_parse@plt+0x48e50>
  436c28:	add	x1, x0, #0x63b
  436c2c:	adrp	x0, 454000 <config_parse@plt+0x48e50>
  436c30:	add	x5, x0, #0x658
  436c34:	adrp	x0, 454000 <config_parse@plt+0x48e50>
  436c38:	add	x4, x0, #0xec8
  436c3c:	mov	w3, #0x1e6                 	// #486
  436c40:	mov	x2, x1
  436c44:	ldr	w1, [sp, #208]
  436c48:	mov	w0, w6
  436c4c:	bl	40a790 <log_internal_realm@plt>
  436c50:	mov	w19, w0
  436c54:	b	436c6c <config_parse@plt+0x2babc>
  436c58:	ldr	w0, [sp, #208]
  436c5c:	cmp	w0, #0x0
  436c60:	cneg	w0, w0, lt  // lt = tstop
  436c64:	and	w0, w0, #0xff
  436c68:	neg	w19, w0
  436c6c:	mov	w20, #0x0                   	// #0
  436c70:	b	4373c0 <config_parse@plt+0x2c210>
  436c74:	ldr	x0, [sp, #248]
  436c78:	ldr	w1, [sp, #80]
  436c7c:	mov	w2, w1
  436c80:	mov	w1, #0x5                   	// #5
  436c84:	bl	40ad60 <sd_netlink_message_append_u32@plt>
  436c88:	str	w0, [sp, #76]
  436c8c:	ldr	w0, [sp, #76]
  436c90:	cmp	w0, #0x0
  436c94:	b.ge	436d28 <config_parse@plt+0x2bb78>  // b.tcont
  436c98:	mov	w0, #0x3                   	// #3
  436c9c:	str	w0, [sp, #192]
  436ca0:	ldr	w0, [sp, #76]
  436ca4:	str	w0, [sp, #196]
  436ca8:	str	wzr, [sp, #200]
  436cac:	ldr	w0, [sp, #200]
  436cb0:	bl	40b180 <log_get_max_level_realm@plt>
  436cb4:	mov	w1, w0
  436cb8:	ldr	w0, [sp, #192]
  436cbc:	and	w0, w0, #0x7
  436cc0:	cmp	w1, w0
  436cc4:	b.lt	436d0c <config_parse@plt+0x2bb5c>  // b.tstop
  436cc8:	ldr	w0, [sp, #200]
  436ccc:	lsl	w1, w0, #10
  436cd0:	ldr	w0, [sp, #192]
  436cd4:	orr	w6, w1, w0
  436cd8:	adrp	x0, 454000 <config_parse@plt+0x48e50>
  436cdc:	add	x1, x0, #0x63b
  436ce0:	adrp	x0, 454000 <config_parse@plt+0x48e50>
  436ce4:	add	x5, x0, #0xc88
  436ce8:	adrp	x0, 454000 <config_parse@plt+0x48e50>
  436cec:	add	x4, x0, #0xec8
  436cf0:	mov	w3, #0x1ea                 	// #490
  436cf4:	mov	x2, x1
  436cf8:	ldr	w1, [sp, #196]
  436cfc:	mov	w0, w6
  436d00:	bl	40a790 <log_internal_realm@plt>
  436d04:	mov	w19, w0
  436d08:	b	436d20 <config_parse@plt+0x2bb70>
  436d0c:	ldr	w0, [sp, #196]
  436d10:	cmp	w0, #0x0
  436d14:	cneg	w0, w0, lt  // lt = tstop
  436d18:	and	w0, w0, #0xff
  436d1c:	neg	w19, w0
  436d20:	mov	w20, #0x0                   	// #0
  436d24:	b	4373c0 <config_parse@plt+0x2c210>
  436d28:	ldr	x0, [sp, #264]
  436d2c:	ldr	x0, [x0]
  436d30:	mov	x2, #0x0                   	// #0
  436d34:	mov	x1, x0
  436d38:	adrp	x0, 454000 <config_parse@plt+0x48e50>
  436d3c:	add	x0, x0, #0xcb8
  436d40:	bl	409c70 <strjoin_real@plt>
  436d44:	str	x0, [sp, #256]
  436d48:	ldr	x0, [sp, #256]
  436d4c:	cmp	x0, #0x0
  436d50:	b.ne	436d7c <config_parse@plt+0x2bbcc>  // b.any
  436d54:	adrp	x0, 454000 <config_parse@plt+0x48e50>
  436d58:	add	x1, x0, #0x63b
  436d5c:	adrp	x0, 454000 <config_parse@plt+0x48e50>
  436d60:	add	x3, x0, #0xec8
  436d64:	mov	w2, #0x1ee                 	// #494
  436d68:	mov	w0, #0x0                   	// #0
  436d6c:	bl	40b0b0 <log_oom_internal@plt>
  436d70:	mov	w19, w0
  436d74:	mov	w20, #0x0                   	// #0
  436d78:	b	4373c0 <config_parse@plt+0x2c210>
  436d7c:	ldr	x0, [sp, #256]
  436d80:	mov	x1, #0xf                   	// #15
  436d84:	bl	40a9b0 <strshorten@plt>
  436d88:	ldr	x0, [sp, #248]
  436d8c:	ldr	x1, [sp, #256]
  436d90:	mov	x2, x1
  436d94:	mov	w1, #0x3                   	// #3
  436d98:	bl	40a970 <sd_netlink_message_append_string@plt>
  436d9c:	str	w0, [sp, #76]
  436da0:	ldr	w0, [sp, #76]
  436da4:	cmp	w0, #0x0
  436da8:	b.ge	436e3c <config_parse@plt+0x2bc8c>  // b.tcont
  436dac:	mov	w0, #0x3                   	// #3
  436db0:	str	w0, [sp, #180]
  436db4:	ldr	w0, [sp, #76]
  436db8:	str	w0, [sp, #184]
  436dbc:	str	wzr, [sp, #188]
  436dc0:	ldr	w0, [sp, #188]
  436dc4:	bl	40b180 <log_get_max_level_realm@plt>
  436dc8:	mov	w1, w0
  436dcc:	ldr	w0, [sp, #180]
  436dd0:	and	w0, w0, #0x7
  436dd4:	cmp	w1, w0
  436dd8:	b.lt	436e20 <config_parse@plt+0x2bc70>  // b.tstop
  436ddc:	ldr	w0, [sp, #188]
  436de0:	lsl	w1, w0, #10
  436de4:	ldr	w0, [sp, #180]
  436de8:	orr	w6, w1, w0
  436dec:	adrp	x0, 454000 <config_parse@plt+0x48e50>
  436df0:	add	x1, x0, #0x63b
  436df4:	adrp	x0, 454000 <config_parse@plt+0x48e50>
  436df8:	add	x5, x0, #0x680
  436dfc:	adrp	x0, 454000 <config_parse@plt+0x48e50>
  436e00:	add	x4, x0, #0xec8
  436e04:	mov	w3, #0x1f4                 	// #500
  436e08:	mov	x2, x1
  436e0c:	ldr	w1, [sp, #184]
  436e10:	mov	w0, w6
  436e14:	bl	40a790 <log_internal_realm@plt>
  436e18:	mov	w19, w0
  436e1c:	b	436e34 <config_parse@plt+0x2bc84>
  436e20:	ldr	w0, [sp, #184]
  436e24:	cmp	w0, #0x0
  436e28:	cneg	w0, w0, lt  // lt = tstop
  436e2c:	and	w0, w0, #0xff
  436e30:	neg	w19, w0
  436e34:	mov	w20, #0x0                   	// #0
  436e38:	b	4373c0 <config_parse@plt+0x2c210>
  436e3c:	ldr	x0, [sp, #248]
  436e40:	add	x1, sp, #0x110
  436e44:	mov	x2, x1
  436e48:	mov	w1, #0x1                   	// #1
  436e4c:	bl	40b060 <sd_netlink_message_append_ether_addr@plt>
  436e50:	str	w0, [sp, #76]
  436e54:	ldr	w0, [sp, #76]
  436e58:	cmp	w0, #0x0
  436e5c:	b.ge	436ef0 <config_parse@plt+0x2bd40>  // b.tcont
  436e60:	mov	w0, #0x3                   	// #3
  436e64:	str	w0, [sp, #168]
  436e68:	ldr	w0, [sp, #76]
  436e6c:	str	w0, [sp, #172]
  436e70:	str	wzr, [sp, #176]
  436e74:	ldr	w0, [sp, #176]
  436e78:	bl	40b180 <log_get_max_level_realm@plt>
  436e7c:	mov	w1, w0
  436e80:	ldr	w0, [sp, #168]
  436e84:	and	w0, w0, #0x7
  436e88:	cmp	w1, w0
  436e8c:	b.lt	436ed4 <config_parse@plt+0x2bd24>  // b.tstop
  436e90:	ldr	w0, [sp, #176]
  436e94:	lsl	w1, w0, #10
  436e98:	ldr	w0, [sp, #168]
  436e9c:	orr	w6, w1, w0
  436ea0:	adrp	x0, 454000 <config_parse@plt+0x48e50>
  436ea4:	add	x1, x0, #0x63b
  436ea8:	adrp	x0, 454000 <config_parse@plt+0x48e50>
  436eac:	add	x5, x0, #0x780
  436eb0:	adrp	x0, 454000 <config_parse@plt+0x48e50>
  436eb4:	add	x4, x0, #0xec8
  436eb8:	mov	w3, #0x1f8                 	// #504
  436ebc:	mov	x2, x1
  436ec0:	ldr	w1, [sp, #172]
  436ec4:	mov	w0, w6
  436ec8:	bl	40a790 <log_internal_realm@plt>
  436ecc:	mov	w19, w0
  436ed0:	b	436ee8 <config_parse@plt+0x2bd38>
  436ed4:	ldr	w0, [sp, #172]
  436ed8:	cmp	w0, #0x0
  436edc:	cneg	w0, w0, lt  // lt = tstop
  436ee0:	and	w0, w0, #0xff
  436ee4:	neg	w19, w0
  436ee8:	mov	w20, #0x0                   	// #0
  436eec:	b	4373c0 <config_parse@plt+0x2c210>
  436ef0:	ldr	x0, [sp, #248]
  436ef4:	ldr	w1, [sp, #52]
  436ef8:	mov	w2, w1
  436efc:	mov	w1, #0x13                  	// #19
  436f00:	bl	40ad60 <sd_netlink_message_append_u32@plt>
  436f04:	str	w0, [sp, #76]
  436f08:	ldr	w0, [sp, #76]
  436f0c:	cmp	w0, #0x0
  436f10:	b.ge	436fa4 <config_parse@plt+0x2bdf4>  // b.tcont
  436f14:	mov	w0, #0x3                   	// #3
  436f18:	str	w0, [sp, #156]
  436f1c:	ldr	w0, [sp, #76]
  436f20:	str	w0, [sp, #160]
  436f24:	str	wzr, [sp, #164]
  436f28:	ldr	w0, [sp, #164]
  436f2c:	bl	40b180 <log_get_max_level_realm@plt>
  436f30:	mov	w1, w0
  436f34:	ldr	w0, [sp, #156]
  436f38:	and	w0, w0, #0x7
  436f3c:	cmp	w1, w0
  436f40:	b.lt	436f88 <config_parse@plt+0x2bdd8>  // b.tstop
  436f44:	ldr	w0, [sp, #164]
  436f48:	lsl	w1, w0, #10
  436f4c:	ldr	w0, [sp, #156]
  436f50:	orr	w6, w1, w0
  436f54:	adrp	x0, 454000 <config_parse@plt+0x48e50>
  436f58:	add	x1, x0, #0x63b
  436f5c:	adrp	x0, 454000 <config_parse@plt+0x48e50>
  436f60:	add	x5, x0, #0x7d8
  436f64:	adrp	x0, 454000 <config_parse@plt+0x48e50>
  436f68:	add	x4, x0, #0xec8
  436f6c:	mov	w3, #0x1fc                 	// #508
  436f70:	mov	x2, x1
  436f74:	ldr	w1, [sp, #160]
  436f78:	mov	w0, w6
  436f7c:	bl	40a790 <log_internal_realm@plt>
  436f80:	mov	w19, w0
  436f84:	b	436f9c <config_parse@plt+0x2bdec>
  436f88:	ldr	w0, [sp, #160]
  436f8c:	cmp	w0, #0x0
  436f90:	cneg	w0, w0, lt  // lt = tstop
  436f94:	and	w0, w0, #0xff
  436f98:	neg	w19, w0
  436f9c:	mov	w20, #0x0                   	// #0
  436fa0:	b	4373c0 <config_parse@plt+0x2c210>
  436fa4:	ldr	x0, [sp, #248]
  436fa8:	mov	w1, #0x12                  	// #18
  436fac:	bl	40aef0 <sd_netlink_message_open_container@plt>
  436fb0:	str	w0, [sp, #76]
  436fb4:	ldr	w0, [sp, #76]
  436fb8:	cmp	w0, #0x0
  436fbc:	b.ge	437050 <config_parse@plt+0x2bea0>  // b.tcont
  436fc0:	mov	w0, #0x3                   	// #3
  436fc4:	str	w0, [sp, #144]
  436fc8:	ldr	w0, [sp, #76]
  436fcc:	str	w0, [sp, #148]
  436fd0:	str	wzr, [sp, #152]
  436fd4:	ldr	w0, [sp, #152]
  436fd8:	bl	40b180 <log_get_max_level_realm@plt>
  436fdc:	mov	w1, w0
  436fe0:	ldr	w0, [sp, #144]
  436fe4:	and	w0, w0, #0x7
  436fe8:	cmp	w1, w0
  436fec:	b.lt	437034 <config_parse@plt+0x2be84>  // b.tstop
  436ff0:	ldr	w0, [sp, #152]
  436ff4:	lsl	w1, w0, #10
  436ff8:	ldr	w0, [sp, #144]
  436ffc:	orr	w6, w1, w0
  437000:	adrp	x0, 454000 <config_parse@plt+0x48e50>
  437004:	add	x1, x0, #0x63b
  437008:	adrp	x0, 454000 <config_parse@plt+0x48e50>
  43700c:	add	x5, x0, #0x7a8
  437010:	adrp	x0, 454000 <config_parse@plt+0x48e50>
  437014:	add	x4, x0, #0xec8
  437018:	mov	w3, #0x200                 	// #512
  43701c:	mov	x2, x1
  437020:	ldr	w1, [sp, #148]
  437024:	mov	w0, w6
  437028:	bl	40a790 <log_internal_realm@plt>
  43702c:	mov	w19, w0
  437030:	b	437048 <config_parse@plt+0x2be98>
  437034:	ldr	w0, [sp, #148]
  437038:	cmp	w0, #0x0
  43703c:	cneg	w0, w0, lt  // lt = tstop
  437040:	and	w0, w0, #0xff
  437044:	neg	w19, w0
  437048:	mov	w20, #0x0                   	// #0
  43704c:	b	4373c0 <config_parse@plt+0x2c210>
  437050:	ldr	x3, [sp, #248]
  437054:	adrp	x0, 454000 <config_parse@plt+0x48e50>
  437058:	add	x2, x0, #0xcc0
  43705c:	mov	w1, #0x2                   	// #2
  437060:	mov	x0, x3
  437064:	bl	40a360 <sd_netlink_message_open_container_union@plt>
  437068:	str	w0, [sp, #76]
  43706c:	ldr	w0, [sp, #76]
  437070:	cmp	w0, #0x0
  437074:	b.ge	437108 <config_parse@plt+0x2bf58>  // b.tcont
  437078:	mov	w0, #0x3                   	// #3
  43707c:	str	w0, [sp, #132]
  437080:	ldr	w0, [sp, #76]
  437084:	str	w0, [sp, #136]
  437088:	str	wzr, [sp, #140]
  43708c:	ldr	w0, [sp, #140]
  437090:	bl	40b180 <log_get_max_level_realm@plt>
  437094:	mov	w1, w0
  437098:	ldr	w0, [sp, #132]
  43709c:	and	w0, w0, #0x7
  4370a0:	cmp	w1, w0
  4370a4:	b.lt	4370ec <config_parse@plt+0x2bf3c>  // b.tstop
  4370a8:	ldr	w0, [sp, #140]
  4370ac:	lsl	w1, w0, #10
  4370b0:	ldr	w0, [sp, #132]
  4370b4:	orr	w6, w1, w0
  4370b8:	adrp	x0, 454000 <config_parse@plt+0x48e50>
  4370bc:	add	x1, x0, #0x63b
  4370c0:	adrp	x0, 454000 <config_parse@plt+0x48e50>
  4370c4:	add	x5, x0, #0x7a8
  4370c8:	adrp	x0, 454000 <config_parse@plt+0x48e50>
  4370cc:	add	x4, x0, #0xec8
  4370d0:	mov	w3, #0x204                 	// #516
  4370d4:	mov	x2, x1
  4370d8:	ldr	w1, [sp, #136]
  4370dc:	mov	w0, w6
  4370e0:	bl	40a790 <log_internal_realm@plt>
  4370e4:	mov	w19, w0
  4370e8:	b	437100 <config_parse@plt+0x2bf50>
  4370ec:	ldr	w0, [sp, #136]
  4370f0:	cmp	w0, #0x0
  4370f4:	cneg	w0, w0, lt  // lt = tstop
  4370f8:	and	w0, w0, #0xff
  4370fc:	neg	w19, w0
  437100:	mov	w20, #0x0                   	// #0
  437104:	b	4373c0 <config_parse@plt+0x2c210>
  437108:	ldr	x0, [sp, #248]
  43710c:	mov	w2, #0x4                   	// #4
  437110:	mov	w1, #0x1                   	// #1
  437114:	bl	40ad60 <sd_netlink_message_append_u32@plt>
  437118:	str	w0, [sp, #76]
  43711c:	ldr	w0, [sp, #76]
  437120:	cmp	w0, #0x0
  437124:	b.ge	4371b8 <config_parse@plt+0x2c008>  // b.tcont
  437128:	mov	w0, #0x3                   	// #3
  43712c:	str	w0, [sp, #120]
  437130:	ldr	w0, [sp, #76]
  437134:	str	w0, [sp, #124]
  437138:	str	wzr, [sp, #128]
  43713c:	ldr	w0, [sp, #128]
  437140:	bl	40b180 <log_get_max_level_realm@plt>
  437144:	mov	w1, w0
  437148:	ldr	w0, [sp, #120]
  43714c:	and	w0, w0, #0x7
  437150:	cmp	w1, w0
  437154:	b.lt	43719c <config_parse@plt+0x2bfec>  // b.tstop
  437158:	ldr	w0, [sp, #128]
  43715c:	lsl	w1, w0, #10
  437160:	ldr	w0, [sp, #120]
  437164:	orr	w6, w1, w0
  437168:	adrp	x0, 454000 <config_parse@plt+0x48e50>
  43716c:	add	x1, x0, #0x63b
  437170:	adrp	x0, 454000 <config_parse@plt+0x48e50>
  437174:	add	x5, x0, #0xcc8
  437178:	adrp	x0, 454000 <config_parse@plt+0x48e50>
  43717c:	add	x4, x0, #0xec8
  437180:	mov	w3, #0x208                 	// #520
  437184:	mov	x2, x1
  437188:	ldr	w1, [sp, #124]
  43718c:	mov	w0, w6
  437190:	bl	40a790 <log_internal_realm@plt>
  437194:	mov	w19, w0
  437198:	b	4371b0 <config_parse@plt+0x2c000>
  43719c:	ldr	w0, [sp, #124]
  4371a0:	cmp	w0, #0x0
  4371a4:	cneg	w0, w0, lt  // lt = tstop
  4371a8:	and	w0, w0, #0xff
  4371ac:	neg	w19, w0
  4371b0:	mov	w20, #0x0                   	// #0
  4371b4:	b	4373c0 <config_parse@plt+0x2c210>
  4371b8:	ldr	x0, [sp, #248]
  4371bc:	bl	409690 <sd_netlink_message_close_container@plt>
  4371c0:	str	w0, [sp, #76]
  4371c4:	ldr	w0, [sp, #76]
  4371c8:	cmp	w0, #0x0
  4371cc:	b.ge	437260 <config_parse@plt+0x2c0b0>  // b.tcont
  4371d0:	mov	w0, #0x3                   	// #3
  4371d4:	str	w0, [sp, #108]
  4371d8:	ldr	w0, [sp, #76]
  4371dc:	str	w0, [sp, #112]
  4371e0:	str	wzr, [sp, #116]
  4371e4:	ldr	w0, [sp, #116]
  4371e8:	bl	40b180 <log_get_max_level_realm@plt>
  4371ec:	mov	w1, w0
  4371f0:	ldr	w0, [sp, #108]
  4371f4:	and	w0, w0, #0x7
  4371f8:	cmp	w1, w0
  4371fc:	b.lt	437244 <config_parse@plt+0x2c094>  // b.tstop
  437200:	ldr	w0, [sp, #116]
  437204:	lsl	w1, w0, #10
  437208:	ldr	w0, [sp, #108]
  43720c:	orr	w6, w1, w0
  437210:	adrp	x0, 454000 <config_parse@plt+0x48e50>
  437214:	add	x1, x0, #0x63b
  437218:	adrp	x0, 454000 <config_parse@plt+0x48e50>
  43721c:	add	x5, x0, #0x808
  437220:	adrp	x0, 454000 <config_parse@plt+0x48e50>
  437224:	add	x4, x0, #0xec8
  437228:	mov	w3, #0x20c                 	// #524
  43722c:	mov	x2, x1
  437230:	ldr	w1, [sp, #112]
  437234:	mov	w0, w6
  437238:	bl	40a790 <log_internal_realm@plt>
  43723c:	mov	w19, w0
  437240:	b	437258 <config_parse@plt+0x2c0a8>
  437244:	ldr	w0, [sp, #112]
  437248:	cmp	w0, #0x0
  43724c:	cneg	w0, w0, lt  // lt = tstop
  437250:	and	w0, w0, #0xff
  437254:	neg	w19, w0
  437258:	mov	w20, #0x0                   	// #0
  43725c:	b	4373c0 <config_parse@plt+0x2c210>
  437260:	ldr	x0, [sp, #248]
  437264:	bl	409690 <sd_netlink_message_close_container@plt>
  437268:	str	w0, [sp, #76]
  43726c:	ldr	w0, [sp, #76]
  437270:	cmp	w0, #0x0
  437274:	b.ge	437308 <config_parse@plt+0x2c158>  // b.tcont
  437278:	mov	w0, #0x3                   	// #3
  43727c:	str	w0, [sp, #96]
  437280:	ldr	w0, [sp, #76]
  437284:	str	w0, [sp, #100]
  437288:	str	wzr, [sp, #104]
  43728c:	ldr	w0, [sp, #104]
  437290:	bl	40b180 <log_get_max_level_realm@plt>
  437294:	mov	w1, w0
  437298:	ldr	w0, [sp, #96]
  43729c:	and	w0, w0, #0x7
  4372a0:	cmp	w1, w0
  4372a4:	b.lt	4372ec <config_parse@plt+0x2c13c>  // b.tstop
  4372a8:	ldr	w0, [sp, #104]
  4372ac:	lsl	w1, w0, #10
  4372b0:	ldr	w0, [sp, #96]
  4372b4:	orr	w6, w1, w0
  4372b8:	adrp	x0, 454000 <config_parse@plt+0x48e50>
  4372bc:	add	x1, x0, #0x63b
  4372c0:	adrp	x0, 454000 <config_parse@plt+0x48e50>
  4372c4:	add	x5, x0, #0x808
  4372c8:	adrp	x0, 454000 <config_parse@plt+0x48e50>
  4372cc:	add	x4, x0, #0xec8
  4372d0:	mov	w3, #0x210                 	// #528
  4372d4:	mov	x2, x1
  4372d8:	ldr	w1, [sp, #100]
  4372dc:	mov	w0, w6
  4372e0:	bl	40a790 <log_internal_realm@plt>
  4372e4:	mov	w19, w0
  4372e8:	b	437300 <config_parse@plt+0x2c150>
  4372ec:	ldr	w0, [sp, #100]
  4372f0:	cmp	w0, #0x0
  4372f4:	cneg	w0, w0, lt  // lt = tstop
  4372f8:	and	w0, w0, #0xff
  4372fc:	neg	w19, w0
  437300:	mov	w20, #0x0                   	// #0
  437304:	b	4373c0 <config_parse@plt+0x2c210>
  437308:	ldr	x0, [sp, #240]
  43730c:	ldr	x1, [sp, #248]
  437310:	mov	x3, #0x0                   	// #0
  437314:	mov	x2, #0x0                   	// #0
  437318:	bl	40a080 <sd_netlink_call@plt>
  43731c:	str	w0, [sp, #76]
  437320:	ldr	w0, [sp, #76]
  437324:	cmp	w0, #0x0
  437328:	b.ge	4373bc <config_parse@plt+0x2c20c>  // b.tcont
  43732c:	mov	w0, #0x3                   	// #3
  437330:	str	w0, [sp, #84]
  437334:	ldr	w0, [sp, #76]
  437338:	str	w0, [sp, #88]
  43733c:	str	wzr, [sp, #92]
  437340:	ldr	w0, [sp, #92]
  437344:	bl	40b180 <log_get_max_level_realm@plt>
  437348:	mov	w1, w0
  43734c:	ldr	w0, [sp, #84]
  437350:	and	w0, w0, #0x7
  437354:	cmp	w1, w0
  437358:	b.lt	4373a0 <config_parse@plt+0x2c1f0>  // b.tstop
  43735c:	ldr	w0, [sp, #92]
  437360:	lsl	w1, w0, #10
  437364:	ldr	w0, [sp, #84]
  437368:	orr	w6, w1, w0
  43736c:	adrp	x0, 454000 <config_parse@plt+0x48e50>
  437370:	add	x1, x0, #0x63b
  437374:	adrp	x0, 454000 <config_parse@plt+0x48e50>
  437378:	add	x5, x0, #0xcf0
  43737c:	adrp	x0, 454000 <config_parse@plt+0x48e50>
  437380:	add	x4, x0, #0xec8
  437384:	mov	w3, #0x214                 	// #532
  437388:	mov	x2, x1
  43738c:	ldr	w1, [sp, #88]
  437390:	mov	w0, w6
  437394:	bl	40a790 <log_internal_realm@plt>
  437398:	mov	w19, w0
  43739c:	b	4373b4 <config_parse@plt+0x2c204>
  4373a0:	ldr	w0, [sp, #88]
  4373a4:	cmp	w0, #0x0
  4373a8:	cneg	w0, w0, lt  // lt = tstop
  4373ac:	and	w0, w0, #0xff
  4373b0:	neg	w19, w0
  4373b4:	mov	w20, #0x0                   	// #0
  4373b8:	b	4373c0 <config_parse@plt+0x2c210>
  4373bc:	mov	w20, #0x1                   	// #1
  4373c0:	add	x0, sp, #0x100
  4373c4:	bl	433d94 <config_parse@plt+0x28be4>
  4373c8:	cmp	w20, #0x1
  4373cc:	b.eq	4373d8 <config_parse@plt+0x2c228>  // b.none
  4373d0:	mov	w20, #0x0                   	// #0
  4373d4:	b	4373dc <config_parse@plt+0x2c22c>
  4373d8:	mov	w20, #0x1                   	// #1
  4373dc:	add	x0, sp, #0xf8
  4373e0:	bl	433d60 <config_parse@plt+0x28bb0>
  4373e4:	cmp	w20, #0x1
  4373e8:	b.ne	437418 <config_parse@plt+0x2c268>  // b.any
  4373ec:	ldr	x0, [sp, #264]
  4373f0:	add	x0, x0, #0x8
  4373f4:	str	x0, [sp, #264]
  4373f8:	ldr	x0, [sp, #264]
  4373fc:	cmp	x0, #0x0
  437400:	b.eq	437414 <config_parse@plt+0x2c264>  // b.none
  437404:	ldr	x0, [sp, #264]
  437408:	ldr	x0, [x0]
  43740c:	cmp	x0, #0x0
  437410:	b.ne	436ac4 <config_parse@plt+0x2b914>  // b.any
  437414:	mov	w19, #0x0                   	// #0
  437418:	add	x0, sp, #0xf0
  43741c:	bl	433d2c <config_parse@plt+0x28b7c>
  437420:	mov	w1, w19
  437424:	adrp	x0, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  437428:	ldr	x0, [x0, #4048]
  43742c:	ldr	x2, [sp, #280]
  437430:	ldr	x0, [x0]
  437434:	eor	x0, x2, x0
  437438:	cmp	x0, #0x0
  43743c:	b.eq	437444 <config_parse@plt+0x2c294>  // b.none
  437440:	bl	40a440 <__stack_chk_fail@plt>
  437444:	mov	w0, w1
  437448:	ldp	x19, x20, [sp, #16]
  43744c:	ldp	x29, x30, [sp], #288
  437450:	ret
  437454:	stp	x29, x30, [sp, #-256]!
  437458:	mov	x29, sp
  43745c:	stp	x19, x20, [sp, #16]
  437460:	str	x0, [sp, #56]
  437464:	str	w1, [sp, #52]
  437468:	str	x2, [sp, #40]
  43746c:	adrp	x0, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  437470:	ldr	x0, [x0, #4048]
  437474:	ldr	x1, [x0]
  437478:	str	x1, [sp, #248]
  43747c:	mov	x1, #0x0                   	// #0
  437480:	str	xzr, [sp, #216]
  437484:	ldr	x0, [sp, #40]
  437488:	bl	433ea8 <config_parse@plt+0x28cf8>
  43748c:	and	w0, w0, #0xff
  437490:	cmp	w0, #0x0
  437494:	b.eq	4374a0 <config_parse@plt+0x2c2f0>  // b.none
  437498:	mov	w19, #0x0                   	// #0
  43749c:	b	437d24 <config_parse@plt+0x2cb74>
  4374a0:	add	x0, sp, #0xd8
  4374a4:	bl	40a760 <sd_netlink_open@plt>
  4374a8:	str	w0, [sp, #76]
  4374ac:	ldr	w0, [sp, #76]
  4374b0:	cmp	w0, #0x0
  4374b4:	b.ge	437544 <config_parse@plt+0x2c394>  // b.tcont
  4374b8:	mov	w0, #0x3                   	// #3
  4374bc:	str	w0, [sp, #204]
  4374c0:	ldr	w0, [sp, #76]
  4374c4:	str	w0, [sp, #208]
  4374c8:	str	wzr, [sp, #212]
  4374cc:	ldr	w0, [sp, #212]
  4374d0:	bl	40b180 <log_get_max_level_realm@plt>
  4374d4:	mov	w1, w0
  4374d8:	ldr	w0, [sp, #204]
  4374dc:	and	w0, w0, #0x7
  4374e0:	cmp	w1, w0
  4374e4:	b.lt	43752c <config_parse@plt+0x2c37c>  // b.tstop
  4374e8:	ldr	w0, [sp, #212]
  4374ec:	lsl	w1, w0, #10
  4374f0:	ldr	w0, [sp, #204]
  4374f4:	orr	w6, w1, w0
  4374f8:	adrp	x0, 454000 <config_parse@plt+0x48e50>
  4374fc:	add	x1, x0, #0x63b
  437500:	adrp	x0, 454000 <config_parse@plt+0x48e50>
  437504:	add	x5, x0, #0x928
  437508:	adrp	x0, 454000 <config_parse@plt+0x48e50>
  43750c:	add	x4, x0, #0xee8
  437510:	mov	w3, #0x224                 	// #548
  437514:	mov	x2, x1
  437518:	ldr	w1, [sp, #208]
  43751c:	mov	w0, w6
  437520:	bl	40a790 <log_internal_realm@plt>
  437524:	mov	w19, w0
  437528:	b	437d24 <config_parse@plt+0x2cb74>
  43752c:	ldr	w0, [sp, #208]
  437530:	cmp	w0, #0x0
  437534:	cneg	w0, w0, lt  // lt = tstop
  437538:	and	w0, w0, #0xff
  43753c:	neg	w19, w0
  437540:	b	437d24 <config_parse@plt+0x2cb74>
  437544:	ldr	x0, [sp, #40]
  437548:	str	x0, [sp, #240]
  43754c:	b	437d04 <config_parse@plt+0x2cb54>
  437550:	str	xzr, [sp, #224]
  437554:	str	xzr, [sp, #232]
  437558:	ldr	x0, [sp, #240]
  43755c:	ldr	x0, [x0]
  437560:	bl	4362e8 <config_parse@plt+0x2b138>
  437564:	str	w0, [sp, #80]
  437568:	ldr	w0, [sp, #80]
  43756c:	cmp	w0, #0x0
  437570:	b.ge	437580 <config_parse@plt+0x2c3d0>  // b.tcont
  437574:	ldr	w19, [sp, #80]
  437578:	mov	w20, #0x0                   	// #0
  43757c:	b	437ccc <config_parse@plt+0x2cb1c>
  437580:	ldr	x0, [sp, #216]
  437584:	add	x1, sp, #0xe0
  437588:	mov	w3, #0x0                   	// #0
  43758c:	mov	w2, #0x10                  	// #16
  437590:	bl	409780 <sd_rtnl_message_new_link@plt>
  437594:	str	w0, [sp, #76]
  437598:	ldr	w0, [sp, #76]
  43759c:	cmp	w0, #0x0
  4375a0:	b.ge	437634 <config_parse@plt+0x2c484>  // b.tcont
  4375a4:	mov	w0, #0x3                   	// #3
  4375a8:	str	w0, [sp, #192]
  4375ac:	ldr	w0, [sp, #76]
  4375b0:	str	w0, [sp, #196]
  4375b4:	str	wzr, [sp, #200]
  4375b8:	ldr	w0, [sp, #200]
  4375bc:	bl	40b180 <log_get_max_level_realm@plt>
  4375c0:	mov	w1, w0
  4375c4:	ldr	w0, [sp, #192]
  4375c8:	and	w0, w0, #0x7
  4375cc:	cmp	w1, w0
  4375d0:	b.lt	437618 <config_parse@plt+0x2c468>  // b.tstop
  4375d4:	ldr	w0, [sp, #200]
  4375d8:	lsl	w1, w0, #10
  4375dc:	ldr	w0, [sp, #192]
  4375e0:	orr	w6, w1, w0
  4375e4:	adrp	x0, 454000 <config_parse@plt+0x48e50>
  4375e8:	add	x1, x0, #0x63b
  4375ec:	adrp	x0, 454000 <config_parse@plt+0x48e50>
  4375f0:	add	x5, x0, #0x658
  4375f4:	adrp	x0, 454000 <config_parse@plt+0x48e50>
  4375f8:	add	x4, x0, #0xee8
  4375fc:	mov	w3, #0x231                 	// #561
  437600:	mov	x2, x1
  437604:	ldr	w1, [sp, #196]
  437608:	mov	w0, w6
  43760c:	bl	40a790 <log_internal_realm@plt>
  437610:	mov	w19, w0
  437614:	b	43762c <config_parse@plt+0x2c47c>
  437618:	ldr	w0, [sp, #196]
  43761c:	cmp	w0, #0x0
  437620:	cneg	w0, w0, lt  // lt = tstop
  437624:	and	w0, w0, #0xff
  437628:	neg	w19, w0
  43762c:	mov	w20, #0x0                   	// #0
  437630:	b	437ccc <config_parse@plt+0x2cb1c>
  437634:	ldr	x0, [sp, #224]
  437638:	ldr	w1, [sp, #80]
  43763c:	mov	w2, w1
  437640:	mov	w1, #0x5                   	// #5
  437644:	bl	40ad60 <sd_netlink_message_append_u32@plt>
  437648:	str	w0, [sp, #76]
  43764c:	ldr	w0, [sp, #76]
  437650:	cmp	w0, #0x0
  437654:	b.ge	4376e8 <config_parse@plt+0x2c538>  // b.tcont
  437658:	mov	w0, #0x3                   	// #3
  43765c:	str	w0, [sp, #180]
  437660:	ldr	w0, [sp, #76]
  437664:	str	w0, [sp, #184]
  437668:	str	wzr, [sp, #188]
  43766c:	ldr	w0, [sp, #188]
  437670:	bl	40b180 <log_get_max_level_realm@plt>
  437674:	mov	w1, w0
  437678:	ldr	w0, [sp, #180]
  43767c:	and	w0, w0, #0x7
  437680:	cmp	w1, w0
  437684:	b.lt	4376cc <config_parse@plt+0x2c51c>  // b.tstop
  437688:	ldr	w0, [sp, #188]
  43768c:	lsl	w1, w0, #10
  437690:	ldr	w0, [sp, #180]
  437694:	orr	w6, w1, w0
  437698:	adrp	x0, 454000 <config_parse@plt+0x48e50>
  43769c:	add	x1, x0, #0x63b
  4376a0:	adrp	x0, 454000 <config_parse@plt+0x48e50>
  4376a4:	add	x5, x0, #0xc88
  4376a8:	adrp	x0, 454000 <config_parse@plt+0x48e50>
  4376ac:	add	x4, x0, #0xee8
  4376b0:	mov	w3, #0x235                 	// #565
  4376b4:	mov	x2, x1
  4376b8:	ldr	w1, [sp, #184]
  4376bc:	mov	w0, w6
  4376c0:	bl	40a790 <log_internal_realm@plt>
  4376c4:	mov	w19, w0
  4376c8:	b	4376e0 <config_parse@plt+0x2c530>
  4376cc:	ldr	w0, [sp, #184]
  4376d0:	cmp	w0, #0x0
  4376d4:	cneg	w0, w0, lt  // lt = tstop
  4376d8:	and	w0, w0, #0xff
  4376dc:	neg	w19, w0
  4376e0:	mov	w20, #0x0                   	// #0
  4376e4:	b	437ccc <config_parse@plt+0x2cb1c>
  4376e8:	ldr	x0, [sp, #240]
  4376ec:	ldr	x0, [x0]
  4376f0:	mov	x2, #0x0                   	// #0
  4376f4:	mov	x1, x0
  4376f8:	adrp	x0, 454000 <config_parse@plt+0x48e50>
  4376fc:	add	x0, x0, #0xd20
  437700:	bl	409c70 <strjoin_real@plt>
  437704:	str	x0, [sp, #232]
  437708:	ldr	x0, [sp, #232]
  43770c:	cmp	x0, #0x0
  437710:	b.ne	43773c <config_parse@plt+0x2c58c>  // b.any
  437714:	adrp	x0, 454000 <config_parse@plt+0x48e50>
  437718:	add	x1, x0, #0x63b
  43771c:	adrp	x0, 454000 <config_parse@plt+0x48e50>
  437720:	add	x3, x0, #0xee8
  437724:	mov	w2, #0x239                 	// #569
  437728:	mov	w0, #0x0                   	// #0
  43772c:	bl	40b0b0 <log_oom_internal@plt>
  437730:	mov	w19, w0
  437734:	mov	w20, #0x0                   	// #0
  437738:	b	437ccc <config_parse@plt+0x2cb1c>
  43773c:	ldr	x0, [sp, #232]
  437740:	mov	x1, #0xf                   	// #15
  437744:	bl	40a9b0 <strshorten@plt>
  437748:	ldr	x0, [sp, #224]
  43774c:	ldr	x1, [sp, #232]
  437750:	mov	x2, x1
  437754:	mov	w1, #0x3                   	// #3
  437758:	bl	40a970 <sd_netlink_message_append_string@plt>
  43775c:	str	w0, [sp, #76]
  437760:	ldr	w0, [sp, #76]
  437764:	cmp	w0, #0x0
  437768:	b.ge	4377fc <config_parse@plt+0x2c64c>  // b.tcont
  43776c:	mov	w0, #0x3                   	// #3
  437770:	str	w0, [sp, #168]
  437774:	ldr	w0, [sp, #76]
  437778:	str	w0, [sp, #172]
  43777c:	str	wzr, [sp, #176]
  437780:	ldr	w0, [sp, #176]
  437784:	bl	40b180 <log_get_max_level_realm@plt>
  437788:	mov	w1, w0
  43778c:	ldr	w0, [sp, #168]
  437790:	and	w0, w0, #0x7
  437794:	cmp	w1, w0
  437798:	b.lt	4377e0 <config_parse@plt+0x2c630>  // b.tstop
  43779c:	ldr	w0, [sp, #176]
  4377a0:	lsl	w1, w0, #10
  4377a4:	ldr	w0, [sp, #168]
  4377a8:	orr	w6, w1, w0
  4377ac:	adrp	x0, 454000 <config_parse@plt+0x48e50>
  4377b0:	add	x1, x0, #0x63b
  4377b4:	adrp	x0, 454000 <config_parse@plt+0x48e50>
  4377b8:	add	x5, x0, #0x680
  4377bc:	adrp	x0, 454000 <config_parse@plt+0x48e50>
  4377c0:	add	x4, x0, #0xee8
  4377c4:	mov	w3, #0x23f                 	// #575
  4377c8:	mov	x2, x1
  4377cc:	ldr	w1, [sp, #172]
  4377d0:	mov	w0, w6
  4377d4:	bl	40a790 <log_internal_realm@plt>
  4377d8:	mov	w19, w0
  4377dc:	b	4377f4 <config_parse@plt+0x2c644>
  4377e0:	ldr	w0, [sp, #172]
  4377e4:	cmp	w0, #0x0
  4377e8:	cneg	w0, w0, lt  // lt = tstop
  4377ec:	and	w0, w0, #0xff
  4377f0:	neg	w19, w0
  4377f4:	mov	w20, #0x0                   	// #0
  4377f8:	b	437ccc <config_parse@plt+0x2cb1c>
  4377fc:	ldr	x0, [sp, #224]
  437800:	ldr	w1, [sp, #52]
  437804:	mov	w2, w1
  437808:	mov	w1, #0x13                  	// #19
  43780c:	bl	40ad60 <sd_netlink_message_append_u32@plt>
  437810:	str	w0, [sp, #76]
  437814:	ldr	w0, [sp, #76]
  437818:	cmp	w0, #0x0
  43781c:	b.ge	4378b0 <config_parse@plt+0x2c700>  // b.tcont
  437820:	mov	w0, #0x3                   	// #3
  437824:	str	w0, [sp, #156]
  437828:	ldr	w0, [sp, #76]
  43782c:	str	w0, [sp, #160]
  437830:	str	wzr, [sp, #164]
  437834:	ldr	w0, [sp, #164]
  437838:	bl	40b180 <log_get_max_level_realm@plt>
  43783c:	mov	w1, w0
  437840:	ldr	w0, [sp, #156]
  437844:	and	w0, w0, #0x7
  437848:	cmp	w1, w0
  43784c:	b.lt	437894 <config_parse@plt+0x2c6e4>  // b.tstop
  437850:	ldr	w0, [sp, #164]
  437854:	lsl	w1, w0, #10
  437858:	ldr	w0, [sp, #156]
  43785c:	orr	w6, w1, w0
  437860:	adrp	x0, 454000 <config_parse@plt+0x48e50>
  437864:	add	x1, x0, #0x63b
  437868:	adrp	x0, 454000 <config_parse@plt+0x48e50>
  43786c:	add	x5, x0, #0x7d8
  437870:	adrp	x0, 454000 <config_parse@plt+0x48e50>
  437874:	add	x4, x0, #0xee8
  437878:	mov	w3, #0x243                 	// #579
  43787c:	mov	x2, x1
  437880:	ldr	w1, [sp, #160]
  437884:	mov	w0, w6
  437888:	bl	40a790 <log_internal_realm@plt>
  43788c:	mov	w19, w0
  437890:	b	4378a8 <config_parse@plt+0x2c6f8>
  437894:	ldr	w0, [sp, #160]
  437898:	cmp	w0, #0x0
  43789c:	cneg	w0, w0, lt  // lt = tstop
  4378a0:	and	w0, w0, #0xff
  4378a4:	neg	w19, w0
  4378a8:	mov	w20, #0x0                   	// #0
  4378ac:	b	437ccc <config_parse@plt+0x2cb1c>
  4378b0:	ldr	x0, [sp, #224]
  4378b4:	mov	w1, #0x12                  	// #18
  4378b8:	bl	40aef0 <sd_netlink_message_open_container@plt>
  4378bc:	str	w0, [sp, #76]
  4378c0:	ldr	w0, [sp, #76]
  4378c4:	cmp	w0, #0x0
  4378c8:	b.ge	43795c <config_parse@plt+0x2c7ac>  // b.tcont
  4378cc:	mov	w0, #0x3                   	// #3
  4378d0:	str	w0, [sp, #144]
  4378d4:	ldr	w0, [sp, #76]
  4378d8:	str	w0, [sp, #148]
  4378dc:	str	wzr, [sp, #152]
  4378e0:	ldr	w0, [sp, #152]
  4378e4:	bl	40b180 <log_get_max_level_realm@plt>
  4378e8:	mov	w1, w0
  4378ec:	ldr	w0, [sp, #144]
  4378f0:	and	w0, w0, #0x7
  4378f4:	cmp	w1, w0
  4378f8:	b.lt	437940 <config_parse@plt+0x2c790>  // b.tstop
  4378fc:	ldr	w0, [sp, #152]
  437900:	lsl	w1, w0, #10
  437904:	ldr	w0, [sp, #144]
  437908:	orr	w6, w1, w0
  43790c:	adrp	x0, 454000 <config_parse@plt+0x48e50>
  437910:	add	x1, x0, #0x63b
  437914:	adrp	x0, 454000 <config_parse@plt+0x48e50>
  437918:	add	x5, x0, #0x7a8
  43791c:	adrp	x0, 454000 <config_parse@plt+0x48e50>
  437920:	add	x4, x0, #0xee8
  437924:	mov	w3, #0x247                 	// #583
  437928:	mov	x2, x1
  43792c:	ldr	w1, [sp, #148]
  437930:	mov	w0, w6
  437934:	bl	40a790 <log_internal_realm@plt>
  437938:	mov	w19, w0
  43793c:	b	437954 <config_parse@plt+0x2c7a4>
  437940:	ldr	w0, [sp, #148]
  437944:	cmp	w0, #0x0
  437948:	cneg	w0, w0, lt  // lt = tstop
  43794c:	and	w0, w0, #0xff
  437950:	neg	w19, w0
  437954:	mov	w20, #0x0                   	// #0
  437958:	b	437ccc <config_parse@plt+0x2cb1c>
  43795c:	ldr	x3, [sp, #224]
  437960:	adrp	x0, 454000 <config_parse@plt+0x48e50>
  437964:	add	x2, x0, #0xd28
  437968:	mov	w1, #0x2                   	// #2
  43796c:	mov	x0, x3
  437970:	bl	40a360 <sd_netlink_message_open_container_union@plt>
  437974:	str	w0, [sp, #76]
  437978:	ldr	w0, [sp, #76]
  43797c:	cmp	w0, #0x0
  437980:	b.ge	437a14 <config_parse@plt+0x2c864>  // b.tcont
  437984:	mov	w0, #0x3                   	// #3
  437988:	str	w0, [sp, #132]
  43798c:	ldr	w0, [sp, #76]
  437990:	str	w0, [sp, #136]
  437994:	str	wzr, [sp, #140]
  437998:	ldr	w0, [sp, #140]
  43799c:	bl	40b180 <log_get_max_level_realm@plt>
  4379a0:	mov	w1, w0
  4379a4:	ldr	w0, [sp, #132]
  4379a8:	and	w0, w0, #0x7
  4379ac:	cmp	w1, w0
  4379b0:	b.lt	4379f8 <config_parse@plt+0x2c848>  // b.tstop
  4379b4:	ldr	w0, [sp, #140]
  4379b8:	lsl	w1, w0, #10
  4379bc:	ldr	w0, [sp, #132]
  4379c0:	orr	w6, w1, w0
  4379c4:	adrp	x0, 454000 <config_parse@plt+0x48e50>
  4379c8:	add	x1, x0, #0x63b
  4379cc:	adrp	x0, 454000 <config_parse@plt+0x48e50>
  4379d0:	add	x5, x0, #0x7a8
  4379d4:	adrp	x0, 454000 <config_parse@plt+0x48e50>
  4379d8:	add	x4, x0, #0xee8
  4379dc:	mov	w3, #0x24b                 	// #587
  4379e0:	mov	x2, x1
  4379e4:	ldr	w1, [sp, #136]
  4379e8:	mov	w0, w6
  4379ec:	bl	40a790 <log_internal_realm@plt>
  4379f0:	mov	w19, w0
  4379f4:	b	437a0c <config_parse@plt+0x2c85c>
  4379f8:	ldr	w0, [sp, #136]
  4379fc:	cmp	w0, #0x0
  437a00:	cneg	w0, w0, lt  // lt = tstop
  437a04:	and	w0, w0, #0xff
  437a08:	neg	w19, w0
  437a0c:	mov	w20, #0x0                   	// #0
  437a10:	b	437ccc <config_parse@plt+0x2cb1c>
  437a14:	ldr	x0, [sp, #224]
  437a18:	mov	w2, #0x0                   	// #0
  437a1c:	mov	w1, #0x1                   	// #1
  437a20:	bl	40ac20 <sd_netlink_message_append_u16@plt>
  437a24:	str	w0, [sp, #76]
  437a28:	ldr	w0, [sp, #76]
  437a2c:	cmp	w0, #0x0
  437a30:	b.ge	437ac4 <config_parse@plt+0x2c914>  // b.tcont
  437a34:	mov	w0, #0x3                   	// #3
  437a38:	str	w0, [sp, #120]
  437a3c:	ldr	w0, [sp, #76]
  437a40:	str	w0, [sp, #124]
  437a44:	str	wzr, [sp, #128]
  437a48:	ldr	w0, [sp, #128]
  437a4c:	bl	40b180 <log_get_max_level_realm@plt>
  437a50:	mov	w1, w0
  437a54:	ldr	w0, [sp, #120]
  437a58:	and	w0, w0, #0x7
  437a5c:	cmp	w1, w0
  437a60:	b.lt	437aa8 <config_parse@plt+0x2c8f8>  // b.tstop
  437a64:	ldr	w0, [sp, #128]
  437a68:	lsl	w1, w0, #10
  437a6c:	ldr	w0, [sp, #120]
  437a70:	orr	w6, w1, w0
  437a74:	adrp	x0, 454000 <config_parse@plt+0x48e50>
  437a78:	add	x1, x0, #0x63b
  437a7c:	adrp	x0, 454000 <config_parse@plt+0x48e50>
  437a80:	add	x5, x0, #0xd30
  437a84:	adrp	x0, 454000 <config_parse@plt+0x48e50>
  437a88:	add	x4, x0, #0xee8
  437a8c:	mov	w3, #0x24f                 	// #591
  437a90:	mov	x2, x1
  437a94:	ldr	w1, [sp, #124]
  437a98:	mov	w0, w6
  437a9c:	bl	40a790 <log_internal_realm@plt>
  437aa0:	mov	w19, w0
  437aa4:	b	437abc <config_parse@plt+0x2c90c>
  437aa8:	ldr	w0, [sp, #124]
  437aac:	cmp	w0, #0x0
  437ab0:	cneg	w0, w0, lt  // lt = tstop
  437ab4:	and	w0, w0, #0xff
  437ab8:	neg	w19, w0
  437abc:	mov	w20, #0x0                   	// #0
  437ac0:	b	437ccc <config_parse@plt+0x2cb1c>
  437ac4:	ldr	x0, [sp, #224]
  437ac8:	bl	409690 <sd_netlink_message_close_container@plt>
  437acc:	str	w0, [sp, #76]
  437ad0:	ldr	w0, [sp, #76]
  437ad4:	cmp	w0, #0x0
  437ad8:	b.ge	437b6c <config_parse@plt+0x2c9bc>  // b.tcont
  437adc:	mov	w0, #0x3                   	// #3
  437ae0:	str	w0, [sp, #108]
  437ae4:	ldr	w0, [sp, #76]
  437ae8:	str	w0, [sp, #112]
  437aec:	str	wzr, [sp, #116]
  437af0:	ldr	w0, [sp, #116]
  437af4:	bl	40b180 <log_get_max_level_realm@plt>
  437af8:	mov	w1, w0
  437afc:	ldr	w0, [sp, #108]
  437b00:	and	w0, w0, #0x7
  437b04:	cmp	w1, w0
  437b08:	b.lt	437b50 <config_parse@plt+0x2c9a0>  // b.tstop
  437b0c:	ldr	w0, [sp, #116]
  437b10:	lsl	w1, w0, #10
  437b14:	ldr	w0, [sp, #108]
  437b18:	orr	w6, w1, w0
  437b1c:	adrp	x0, 454000 <config_parse@plt+0x48e50>
  437b20:	add	x1, x0, #0x63b
  437b24:	adrp	x0, 454000 <config_parse@plt+0x48e50>
  437b28:	add	x5, x0, #0x808
  437b2c:	adrp	x0, 454000 <config_parse@plt+0x48e50>
  437b30:	add	x4, x0, #0xee8
  437b34:	mov	w3, #0x253                 	// #595
  437b38:	mov	x2, x1
  437b3c:	ldr	w1, [sp, #112]
  437b40:	mov	w0, w6
  437b44:	bl	40a790 <log_internal_realm@plt>
  437b48:	mov	w19, w0
  437b4c:	b	437b64 <config_parse@plt+0x2c9b4>
  437b50:	ldr	w0, [sp, #112]
  437b54:	cmp	w0, #0x0
  437b58:	cneg	w0, w0, lt  // lt = tstop
  437b5c:	and	w0, w0, #0xff
  437b60:	neg	w19, w0
  437b64:	mov	w20, #0x0                   	// #0
  437b68:	b	437ccc <config_parse@plt+0x2cb1c>
  437b6c:	ldr	x0, [sp, #224]
  437b70:	bl	409690 <sd_netlink_message_close_container@plt>
  437b74:	str	w0, [sp, #76]
  437b78:	ldr	w0, [sp, #76]
  437b7c:	cmp	w0, #0x0
  437b80:	b.ge	437c14 <config_parse@plt+0x2ca64>  // b.tcont
  437b84:	mov	w0, #0x3                   	// #3
  437b88:	str	w0, [sp, #96]
  437b8c:	ldr	w0, [sp, #76]
  437b90:	str	w0, [sp, #100]
  437b94:	str	wzr, [sp, #104]
  437b98:	ldr	w0, [sp, #104]
  437b9c:	bl	40b180 <log_get_max_level_realm@plt>
  437ba0:	mov	w1, w0
  437ba4:	ldr	w0, [sp, #96]
  437ba8:	and	w0, w0, #0x7
  437bac:	cmp	w1, w0
  437bb0:	b.lt	437bf8 <config_parse@plt+0x2ca48>  // b.tstop
  437bb4:	ldr	w0, [sp, #104]
  437bb8:	lsl	w1, w0, #10
  437bbc:	ldr	w0, [sp, #96]
  437bc0:	orr	w6, w1, w0
  437bc4:	adrp	x0, 454000 <config_parse@plt+0x48e50>
  437bc8:	add	x1, x0, #0x63b
  437bcc:	adrp	x0, 454000 <config_parse@plt+0x48e50>
  437bd0:	add	x5, x0, #0x808
  437bd4:	adrp	x0, 454000 <config_parse@plt+0x48e50>
  437bd8:	add	x4, x0, #0xee8
  437bdc:	mov	w3, #0x257                 	// #599
  437be0:	mov	x2, x1
  437be4:	ldr	w1, [sp, #100]
  437be8:	mov	w0, w6
  437bec:	bl	40a790 <log_internal_realm@plt>
  437bf0:	mov	w19, w0
  437bf4:	b	437c0c <config_parse@plt+0x2ca5c>
  437bf8:	ldr	w0, [sp, #100]
  437bfc:	cmp	w0, #0x0
  437c00:	cneg	w0, w0, lt  // lt = tstop
  437c04:	and	w0, w0, #0xff
  437c08:	neg	w19, w0
  437c0c:	mov	w20, #0x0                   	// #0
  437c10:	b	437ccc <config_parse@plt+0x2cb1c>
  437c14:	ldr	x0, [sp, #216]
  437c18:	ldr	x1, [sp, #224]
  437c1c:	mov	x3, #0x0                   	// #0
  437c20:	mov	x2, #0x0                   	// #0
  437c24:	bl	40a080 <sd_netlink_call@plt>
  437c28:	str	w0, [sp, #76]
  437c2c:	ldr	w0, [sp, #76]
  437c30:	cmp	w0, #0x0
  437c34:	b.ge	437cc8 <config_parse@plt+0x2cb18>  // b.tcont
  437c38:	mov	w0, #0x3                   	// #3
  437c3c:	str	w0, [sp, #84]
  437c40:	ldr	w0, [sp, #76]
  437c44:	str	w0, [sp, #88]
  437c48:	str	wzr, [sp, #92]
  437c4c:	ldr	w0, [sp, #92]
  437c50:	bl	40b180 <log_get_max_level_realm@plt>
  437c54:	mov	w1, w0
  437c58:	ldr	w0, [sp, #84]
  437c5c:	and	w0, w0, #0x7
  437c60:	cmp	w1, w0
  437c64:	b.lt	437cac <config_parse@plt+0x2cafc>  // b.tstop
  437c68:	ldr	w0, [sp, #92]
  437c6c:	lsl	w1, w0, #10
  437c70:	ldr	w0, [sp, #84]
  437c74:	orr	w6, w1, w0
  437c78:	adrp	x0, 454000 <config_parse@plt+0x48e50>
  437c7c:	add	x1, x0, #0x63b
  437c80:	adrp	x0, 454000 <config_parse@plt+0x48e50>
  437c84:	add	x5, x0, #0xd50
  437c88:	adrp	x0, 454000 <config_parse@plt+0x48e50>
  437c8c:	add	x4, x0, #0xee8
  437c90:	mov	w3, #0x25b                 	// #603
  437c94:	mov	x2, x1
  437c98:	ldr	w1, [sp, #88]
  437c9c:	mov	w0, w6
  437ca0:	bl	40a790 <log_internal_realm@plt>
  437ca4:	mov	w19, w0
  437ca8:	b	437cc0 <config_parse@plt+0x2cb10>
  437cac:	ldr	w0, [sp, #88]
  437cb0:	cmp	w0, #0x0
  437cb4:	cneg	w0, w0, lt  // lt = tstop
  437cb8:	and	w0, w0, #0xff
  437cbc:	neg	w19, w0
  437cc0:	mov	w20, #0x0                   	// #0
  437cc4:	b	437ccc <config_parse@plt+0x2cb1c>
  437cc8:	mov	w20, #0x1                   	// #1
  437ccc:	add	x0, sp, #0xe8
  437cd0:	bl	433d94 <config_parse@plt+0x28be4>
  437cd4:	cmp	w20, #0x1
  437cd8:	b.eq	437ce4 <config_parse@plt+0x2cb34>  // b.none
  437cdc:	mov	w20, #0x0                   	// #0
  437ce0:	b	437ce8 <config_parse@plt+0x2cb38>
  437ce4:	mov	w20, #0x1                   	// #1
  437ce8:	add	x0, sp, #0xe0
  437cec:	bl	433d60 <config_parse@plt+0x28bb0>
  437cf0:	cmp	w20, #0x1
  437cf4:	b.ne	437d24 <config_parse@plt+0x2cb74>  // b.any
  437cf8:	ldr	x0, [sp, #240]
  437cfc:	add	x0, x0, #0x8
  437d00:	str	x0, [sp, #240]
  437d04:	ldr	x0, [sp, #240]
  437d08:	cmp	x0, #0x0
  437d0c:	b.eq	437d20 <config_parse@plt+0x2cb70>  // b.none
  437d10:	ldr	x0, [sp, #240]
  437d14:	ldr	x0, [x0]
  437d18:	cmp	x0, #0x0
  437d1c:	b.ne	437550 <config_parse@plt+0x2c3a0>  // b.any
  437d20:	mov	w19, #0x0                   	// #0
  437d24:	add	x0, sp, #0xd8
  437d28:	bl	433d2c <config_parse@plt+0x28b7c>
  437d2c:	mov	w1, w19
  437d30:	adrp	x0, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  437d34:	ldr	x0, [x0, #4048]
  437d38:	ldr	x2, [sp, #248]
  437d3c:	ldr	x0, [x0]
  437d40:	eor	x0, x2, x0
  437d44:	cmp	x0, #0x0
  437d48:	b.eq	437d50 <config_parse@plt+0x2cba0>  // b.none
  437d4c:	bl	40a440 <__stack_chk_fail@plt>
  437d50:	mov	w0, w1
  437d54:	ldp	x19, x20, [sp, #16]
  437d58:	ldp	x29, x30, [sp], #256
  437d5c:	ret
  437d60:	stp	x29, x30, [sp, #-80]!
  437d64:	mov	x29, sp
  437d68:	str	x19, [sp, #16]
  437d6c:	str	x0, [sp, #40]
  437d70:	str	x1, [sp, #32]
  437d74:	adrp	x0, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  437d78:	ldr	x0, [x0, #4048]
  437d7c:	ldr	x1, [x0]
  437d80:	str	x1, [sp, #72]
  437d84:	mov	x1, #0x0                   	// #0
  437d88:	str	xzr, [sp, #56]
  437d8c:	str	xzr, [sp, #64]
  437d90:	add	x1, sp, #0x38
  437d94:	add	x4, sp, #0x20
  437d98:	mov	w3, #0x10                  	// #16
  437d9c:	adrp	x0, 454000 <config_parse@plt+0x48e50>
  437da0:	add	x2, x0, #0xd78
  437da4:	mov	x0, x4
  437da8:	bl	40aac0 <extract_first_word@plt>
  437dac:	str	w0, [sp, #52]
  437db0:	ldr	w0, [sp, #52]
  437db4:	cmp	w0, #0x0
  437db8:	b.ge	437dc4 <config_parse@plt+0x2cc14>  // b.tcont
  437dbc:	ldr	w19, [sp, #52]
  437dc0:	b	437ecc <config_parse@plt+0x2cd1c>
  437dc4:	ldr	w0, [sp, #52]
  437dc8:	cmp	w0, #0x0
  437dcc:	b.eq	437dec <config_parse@plt+0x2cc3c>  // b.none
  437dd0:	ldr	x0, [sp, #56]
  437dd4:	bl	409cb0 <ifname_valid@plt>
  437dd8:	and	w0, w0, #0xff
  437ddc:	eor	w0, w0, #0x1
  437de0:	and	w0, w0, #0xff
  437de4:	cmp	w0, #0x0
  437de8:	b.eq	437df4 <config_parse@plt+0x2cc44>  // b.none
  437dec:	mov	w19, #0xffffffea            	// #-22
  437df0:	b	437ecc <config_parse@plt+0x2cd1c>
  437df4:	add	x1, sp, #0x40
  437df8:	add	x4, sp, #0x20
  437dfc:	mov	w3, #0x10                  	// #16
  437e00:	adrp	x0, 454000 <config_parse@plt+0x48e50>
  437e04:	add	x2, x0, #0xd78
  437e08:	mov	x0, x4
  437e0c:	bl	40aac0 <extract_first_word@plt>
  437e10:	str	w0, [sp, #52]
  437e14:	ldr	w0, [sp, #52]
  437e18:	cmp	w0, #0x0
  437e1c:	b.ge	437e28 <config_parse@plt+0x2cc78>  // b.tcont
  437e20:	ldr	w19, [sp, #52]
  437e24:	b	437ecc <config_parse@plt+0x2cd1c>
  437e28:	ldr	w0, [sp, #52]
  437e2c:	cmp	w0, #0x0
  437e30:	b.eq	437e50 <config_parse@plt+0x2cca0>  // b.none
  437e34:	ldr	x0, [sp, #64]
  437e38:	bl	409cb0 <ifname_valid@plt>
  437e3c:	and	w0, w0, #0xff
  437e40:	eor	w0, w0, #0x1
  437e44:	and	w0, w0, #0xff
  437e48:	cmp	w0, #0x0
  437e4c:	b.eq	437e78 <config_parse@plt+0x2ccc8>  // b.none
  437e50:	ldr	x0, [sp, #64]
  437e54:	bl	40ad70 <free@plt>
  437e58:	ldr	x0, [sp, #56]
  437e5c:	bl	40ab10 <strdup@plt>
  437e60:	str	x0, [sp, #64]
  437e64:	ldr	x0, [sp, #64]
  437e68:	cmp	x0, #0x0
  437e6c:	b.ne	437e78 <config_parse@plt+0x2ccc8>  // b.any
  437e70:	mov	w19, #0xfffffff4            	// #-12
  437e74:	b	437ecc <config_parse@plt+0x2cd1c>
  437e78:	ldr	x0, [sp, #32]
  437e7c:	cmp	x0, #0x0
  437e80:	b.eq	437e8c <config_parse@plt+0x2ccdc>  // b.none
  437e84:	mov	w19, #0xffffffea            	// #-22
  437e88:	b	437ecc <config_parse@plt+0x2cd1c>
  437e8c:	ldr	x0, [sp, #56]
  437e90:	ldr	x1, [sp, #64]
  437e94:	mov	x2, x1
  437e98:	mov	x1, x0
  437e9c:	ldr	x0, [sp, #40]
  437ea0:	bl	40a6f0 <strv_push_pair@plt>
  437ea4:	str	w0, [sp, #52]
  437ea8:	ldr	w0, [sp, #52]
  437eac:	cmp	w0, #0x0
  437eb0:	b.ge	437ebc <config_parse@plt+0x2cd0c>  // b.tcont
  437eb4:	mov	w19, #0xfffffff4            	// #-12
  437eb8:	b	437ecc <config_parse@plt+0x2cd1c>
  437ebc:	str	xzr, [sp, #64]
  437ec0:	ldr	x0, [sp, #64]
  437ec4:	str	x0, [sp, #56]
  437ec8:	mov	w19, #0x0                   	// #0
  437ecc:	add	x0, sp, #0x40
  437ed0:	bl	433d94 <config_parse@plt+0x28be4>
  437ed4:	add	x0, sp, #0x38
  437ed8:	bl	433d94 <config_parse@plt+0x28be4>
  437edc:	mov	w1, w19
  437ee0:	adrp	x0, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  437ee4:	ldr	x0, [x0, #4048]
  437ee8:	ldr	x2, [sp, #72]
  437eec:	ldr	x0, [x0]
  437ef0:	eor	x0, x2, x0
  437ef4:	cmp	x0, #0x0
  437ef8:	b.eq	437f00 <config_parse@plt+0x2cd50>  // b.none
  437efc:	bl	40a440 <__stack_chk_fail@plt>
  437f00:	mov	w0, w1
  437f04:	ldr	x19, [sp, #16]
  437f08:	ldp	x29, x30, [sp], #80
  437f0c:	ret
  437f10:	stp	x29, x30, [sp, #-96]!
  437f14:	mov	x29, sp
  437f18:	str	x19, [sp, #16]
  437f1c:	str	x0, [sp, #40]
  437f20:	str	x1, [sp, #32]
  437f24:	adrp	x0, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  437f28:	ldr	x0, [x0, #4048]
  437f2c:	ldr	x1, [x0]
  437f30:	str	x1, [sp, #88]
  437f34:	mov	x1, #0x0                   	// #0
  437f38:	str	xzr, [sp, #64]
  437f3c:	ldr	x0, [sp, #40]
  437f40:	bl	433e68 <config_parse@plt+0x28cb8>
  437f44:	and	w0, w0, #0xff
  437f48:	cmp	w0, #0x0
  437f4c:	b.eq	437f6c <config_parse@plt+0x2cdbc>  // b.none
  437f50:	ldr	x0, [sp, #32]
  437f54:	bl	433ea8 <config_parse@plt+0x28cf8>
  437f58:	and	w0, w0, #0xff
  437f5c:	cmp	w0, #0x0
  437f60:	b.eq	437f6c <config_parse@plt+0x2cdbc>  // b.none
  437f64:	mov	w19, #0x0                   	// #0
  437f68:	b	438094 <config_parse@plt+0x2cee4>
  437f6c:	add	x0, sp, #0x40
  437f70:	bl	40a760 <sd_netlink_open@plt>
  437f74:	str	w0, [sp, #48]
  437f78:	ldr	w0, [sp, #48]
  437f7c:	cmp	w0, #0x0
  437f80:	b.ge	438010 <config_parse@plt+0x2ce60>  // b.tcont
  437f84:	mov	w0, #0x3                   	// #3
  437f88:	str	w0, [sp, #52]
  437f8c:	ldr	w0, [sp, #48]
  437f90:	str	w0, [sp, #56]
  437f94:	str	wzr, [sp, #60]
  437f98:	ldr	w0, [sp, #60]
  437f9c:	bl	40b180 <log_get_max_level_realm@plt>
  437fa0:	mov	w1, w0
  437fa4:	ldr	w0, [sp, #52]
  437fa8:	and	w0, w0, #0x7
  437fac:	cmp	w1, w0
  437fb0:	b.lt	437ff8 <config_parse@plt+0x2ce48>  // b.tstop
  437fb4:	ldr	w0, [sp, #60]
  437fb8:	lsl	w1, w0, #10
  437fbc:	ldr	w0, [sp, #52]
  437fc0:	orr	w6, w1, w0
  437fc4:	adrp	x0, 454000 <config_parse@plt+0x48e50>
  437fc8:	add	x1, x0, #0x63b
  437fcc:	adrp	x0, 454000 <config_parse@plt+0x48e50>
  437fd0:	add	x5, x0, #0x928
  437fd4:	adrp	x0, 454000 <config_parse@plt+0x48e50>
  437fd8:	add	x4, x0, #0xef8
  437fdc:	mov	w3, #0x28d                 	// #653
  437fe0:	mov	x2, x1
  437fe4:	ldr	w1, [sp, #56]
  437fe8:	mov	w0, w6
  437fec:	bl	40a790 <log_internal_realm@plt>
  437ff0:	mov	w19, w0
  437ff4:	b	438094 <config_parse@plt+0x2cee4>
  437ff8:	ldr	w0, [sp, #56]
  437ffc:	cmp	w0, #0x0
  438000:	cneg	w0, w0, lt  // lt = tstop
  438004:	and	w0, w0, #0xff
  438008:	neg	w19, w0
  43800c:	b	438094 <config_parse@plt+0x2cee4>
  438010:	ldr	x0, [sp, #64]
  438014:	ldr	x1, [sp, #40]
  438018:	bl	433ee8 <config_parse@plt+0x28d38>
  43801c:	ldr	x0, [sp, #32]
  438020:	str	x0, [sp, #72]
  438024:	ldr	x0, [sp, #72]
  438028:	add	x0, x0, #0x8
  43802c:	str	x0, [sp, #80]
  438030:	b	438064 <config_parse@plt+0x2ceb4>
  438034:	ldr	x2, [sp, #64]
  438038:	ldr	x0, [sp, #72]
  43803c:	ldr	x0, [x0]
  438040:	mov	x1, x0
  438044:	mov	x0, x2
  438048:	bl	433ee8 <config_parse@plt+0x28d38>
  43804c:	ldr	x0, [sp, #72]
  438050:	add	x0, x0, #0x10
  438054:	str	x0, [sp, #72]
  438058:	ldr	x0, [sp, #72]
  43805c:	add	x0, x0, #0x8
  438060:	str	x0, [sp, #80]
  438064:	ldr	x0, [sp, #72]
  438068:	cmp	x0, #0x0
  43806c:	b.eq	438090 <config_parse@plt+0x2cee0>  // b.none
  438070:	ldr	x0, [sp, #72]
  438074:	ldr	x0, [x0]
  438078:	cmp	x0, #0x0
  43807c:	b.eq	438090 <config_parse@plt+0x2cee0>  // b.none
  438080:	ldr	x0, [sp, #80]
  438084:	ldr	x0, [x0]
  438088:	cmp	x0, #0x0
  43808c:	b.ne	438034 <config_parse@plt+0x2ce84>  // b.any
  438090:	mov	w19, #0x0                   	// #0
  438094:	add	x0, sp, #0x40
  438098:	bl	433d2c <config_parse@plt+0x28b7c>
  43809c:	mov	w1, w19
  4380a0:	adrp	x0, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  4380a4:	ldr	x0, [x0, #4048]
  4380a8:	ldr	x2, [sp, #88]
  4380ac:	ldr	x0, [x0]
  4380b0:	eor	x0, x2, x0
  4380b4:	cmp	x0, #0x0
  4380b8:	b.eq	4380c0 <config_parse@plt+0x2cf10>  // b.none
  4380bc:	bl	40a440 <__stack_chk_fail@plt>
  4380c0:	mov	w0, w1
  4380c4:	ldr	x19, [sp, #16]
  4380c8:	ldp	x29, x30, [sp], #96
  4380cc:	ret
  4380d0:	stp	x29, x30, [sp, #-32]!
  4380d4:	mov	x29, sp
  4380d8:	str	x0, [sp, #24]
  4380dc:	ldr	x0, [sp, #24]
  4380e0:	bl	40ad70 <free@plt>
  4380e4:	mov	x0, #0x0                   	// #0
  4380e8:	ldp	x29, x30, [sp], #32
  4380ec:	ret
  4380f0:	stp	x29, x30, [sp, #-32]!
  4380f4:	mov	x29, sp
  4380f8:	str	x0, [sp, #24]
  4380fc:	ldr	x0, [sp, #24]
  438100:	ldr	x0, [x0]
  438104:	bl	40ad70 <free@plt>
  438108:	nop
  43810c:	ldp	x29, x30, [sp], #32
  438110:	ret
  438114:	sub	sp, sp, #0x10
  438118:	str	x0, [sp, #8]
  43811c:	str	x1, [sp]
  438120:	ldr	x0, [sp]
  438124:	cmp	x0, #0x0
  438128:	cset	w0, ne  // ne = any
  43812c:	and	w0, w0, #0xff
  438130:	and	x0, x0, #0xff
  438134:	cmp	x0, #0x0
  438138:	b.eq	43817c <config_parse@plt+0x2cfcc>  // b.none
  43813c:	mov	x2, #0x0                   	// #0
  438140:	ldr	x1, [sp, #8]
  438144:	ldr	x0, [sp]
  438148:	umulh	x0, x1, x0
  43814c:	cmp	x0, #0x0
  438150:	b.eq	438158 <config_parse@plt+0x2cfa8>  // b.none
  438154:	mov	x2, #0x1                   	// #1
  438158:	mov	x0, x2
  43815c:	cmp	x0, #0x0
  438160:	cset	w0, ne  // ne = any
  438164:	and	w0, w0, #0xff
  438168:	and	x0, x0, #0xff
  43816c:	cmp	x0, #0x0
  438170:	b.eq	43817c <config_parse@plt+0x2cfcc>  // b.none
  438174:	mov	w0, #0x1                   	// #1
  438178:	b	438180 <config_parse@plt+0x2cfd0>
  43817c:	mov	w0, #0x0                   	// #0
  438180:	and	w0, w0, #0x1
  438184:	and	w0, w0, #0xff
  438188:	add	sp, sp, #0x10
  43818c:	ret
  438190:	stp	x29, x30, [sp, #-32]!
  438194:	mov	x29, sp
  438198:	str	x0, [sp, #24]
  43819c:	str	x1, [sp, #16]
  4381a0:	ldr	x1, [sp, #16]
  4381a4:	ldr	x0, [sp, #24]
  4381a8:	bl	438114 <config_parse@plt+0x2cf64>
  4381ac:	and	w0, w0, #0xff
  4381b0:	cmp	w0, #0x0
  4381b4:	b.eq	4381c0 <config_parse@plt+0x2d010>  // b.none
  4381b8:	mov	x0, #0x0                   	// #0
  4381bc:	b	4381dc <config_parse@plt+0x2d02c>
  4381c0:	ldr	x1, [sp, #24]
  4381c4:	ldr	x0, [sp, #16]
  4381c8:	mul	x0, x1, x0
  4381cc:	cmp	x0, #0x0
  4381d0:	b.ne	4381d8 <config_parse@plt+0x2d028>  // b.any
  4381d4:	mov	x0, #0x1                   	// #1
  4381d8:	bl	40a6e0 <malloc@plt>
  4381dc:	ldp	x29, x30, [sp], #32
  4381e0:	ret
  4381e4:	stp	x29, x30, [sp, #-32]!
  4381e8:	mov	x29, sp
  4381ec:	str	x0, [sp, #24]
  4381f0:	str	x1, [sp, #16]
  4381f4:	ldr	x1, [sp, #16]
  4381f8:	ldr	x0, [sp, #24]
  4381fc:	bl	409720 <strcmp_ptr@plt>
  438200:	cmp	w0, #0x0
  438204:	cset	w0, eq  // eq = none
  438208:	and	w0, w0, #0xff
  43820c:	ldp	x29, x30, [sp], #32
  438210:	ret
  438214:	sub	sp, sp, #0x10
  438218:	str	x0, [sp, #8]
  43821c:	ldr	x0, [sp, #8]
  438220:	cmp	x0, #0x0
  438224:	b.ne	438230 <config_parse@plt+0x2d080>  // b.any
  438228:	adrp	x0, 455000 <config_parse@plt+0x49e50>
  43822c:	add	x0, x0, #0x118
  438230:	add	sp, sp, #0x10
  438234:	ret
  438238:	sub	sp, sp, #0x10
  43823c:	str	x0, [sp, #8]
  438240:	ldr	x0, [sp, #8]
  438244:	cmp	x0, #0x0
  438248:	b.eq	43825c <config_parse@plt+0x2d0ac>  // b.none
  43824c:	ldr	x0, [sp, #8]
  438250:	ldrb	w0, [x0]
  438254:	cmp	w0, #0x0
  438258:	b.ne	438264 <config_parse@plt+0x2d0b4>  // b.any
  43825c:	mov	w0, #0x1                   	// #1
  438260:	b	438268 <config_parse@plt+0x2d0b8>
  438264:	mov	w0, #0x0                   	// #0
  438268:	and	w0, w0, #0x1
  43826c:	and	w0, w0, #0xff
  438270:	add	sp, sp, #0x10
  438274:	ret
  438278:	stp	x29, x30, [sp, #-48]!
  43827c:	mov	x29, sp
  438280:	str	x0, [sp, #24]
  438284:	str	x1, [sp, #16]
  438288:	ldr	x0, [sp, #16]
  43828c:	bl	40b010 <strlen@plt>
  438290:	str	x0, [sp, #40]
  438294:	ldr	x2, [sp, #40]
  438298:	ldr	x1, [sp, #16]
  43829c:	ldr	x0, [sp, #24]
  4382a0:	bl	409fb0 <strncmp@plt>
  4382a4:	cmp	w0, #0x0
  4382a8:	b.ne	4382bc <config_parse@plt+0x2d10c>  // b.any
  4382ac:	ldr	x1, [sp, #24]
  4382b0:	ldr	x0, [sp, #40]
  4382b4:	add	x0, x1, x0
  4382b8:	b	4382c0 <config_parse@plt+0x2d110>
  4382bc:	mov	x0, #0x0                   	// #0
  4382c0:	ldp	x29, x30, [sp], #48
  4382c4:	ret
  4382c8:	stp	x29, x30, [sp, #-32]!
  4382cc:	mov	x29, sp
  4382d0:	str	x0, [sp, #24]
  4382d4:	str	x1, [sp, #16]
  4382d8:	ldr	x1, [sp, #16]
  4382dc:	ldr	x0, [sp, #24]
  4382e0:	bl	4099f0 <free_and_strdup@plt>
  4382e4:	cmp	w0, #0x0
  4382e8:	b.ge	43830c <config_parse@plt+0x2d15c>  // b.tcont
  4382ec:	adrp	x0, 455000 <config_parse@plt+0x49e50>
  4382f0:	add	x1, x0, #0x123
  4382f4:	adrp	x0, 456000 <config_parse@plt+0x4ae50>
  4382f8:	add	x3, x0, #0x9c0
  4382fc:	mov	w2, #0xd1                  	// #209
  438300:	mov	w0, #0x0                   	// #0
  438304:	bl	40b0b0 <log_oom_internal@plt>
  438308:	b	438310 <config_parse@plt+0x2d160>
  43830c:	mov	w0, #0x0                   	// #0
  438310:	ldp	x29, x30, [sp], #32
  438314:	ret
  438318:	stp	x29, x30, [sp, #-32]!
  43831c:	mov	x29, sp
  438320:	str	x0, [sp, #24]
  438324:	ldr	x0, [sp, #24]
  438328:	ldr	x0, [x0, #8]
  43832c:	cmp	x0, #0x0
  438330:	cset	w0, ne  // ne = any
  438334:	and	w1, w0, #0xff
  438338:	ldr	x0, [sp, #24]
  43833c:	ldr	x0, [x0]
  438340:	cmp	x0, #0x0
  438344:	cset	w0, ne  // ne = any
  438348:	and	w0, w0, #0xff
  43834c:	eor	w0, w1, w0
  438350:	and	w0, w0, #0xff
  438354:	and	x0, x0, #0xff
  438358:	cmp	x0, #0x0
  43835c:	b.eq	438388 <config_parse@plt+0x2d1d8>  // b.none
  438360:	adrp	x0, 455000 <config_parse@plt+0x49e50>
  438364:	add	x1, x0, #0x143
  438368:	adrp	x0, 456000 <config_parse@plt+0x4ae50>
  43836c:	add	x4, x0, #0xea8
  438370:	mov	w3, #0x10                  	// #16
  438374:	mov	x2, x1
  438378:	adrp	x0, 455000 <config_parse@plt+0x49e50>
  43837c:	add	x1, x0, #0x160
  438380:	mov	w0, #0x0                   	// #0
  438384:	bl	409d50 <log_assert_failed_realm@plt>
  438388:	ldr	x0, [sp, #24]
  43838c:	ldr	x0, [x0]
  438390:	cmp	x0, #0x0
  438394:	b.eq	4383a4 <config_parse@plt+0x2d1f4>  // b.none
  438398:	ldr	x0, [sp, #24]
  43839c:	ldr	x0, [x0]
  4383a0:	bl	409fd0 <__sched_cpufree@plt>
  4383a4:	ldr	x0, [sp, #24]
  4383a8:	stp	xzr, xzr, [x0]
  4383ac:	nop
  4383b0:	ldp	x29, x30, [sp], #32
  4383b4:	ret
  4383b8:	stp	x29, x30, [sp, #-32]!
  4383bc:	mov	x29, sp
  4383c0:	str	x0, [sp, #24]
  4383c4:	str	x1, [sp, #16]
  4383c8:	mov	x6, #0x0                   	// #0
  4383cc:	mov	w5, #0x0                   	// #0
  4383d0:	mov	x4, #0x0                   	// #0
  4383d4:	mov	x3, #0x0                   	// #0
  4383d8:	mov	w2, #0x0                   	// #0
  4383dc:	ldr	x1, [sp, #16]
  4383e0:	ldr	x0, [sp, #24]
  4383e4:	bl	40adb0 <parse_cpu_set_full@plt>
  4383e8:	ldp	x29, x30, [sp], #32
  4383ec:	ret
  4383f0:	stp	x29, x30, [sp, #-32]!
  4383f4:	mov	x29, sp
  4383f8:	str	x0, [sp, #24]
  4383fc:	ldr	x0, [sp, #24]
  438400:	ldr	x0, [x0]
  438404:	cmp	x0, #0x0
  438408:	b.eq	438418 <config_parse@plt+0x2d268>  // b.none
  43840c:	ldr	x0, [sp, #24]
  438410:	ldr	x0, [x0]
  438414:	bl	40af20 <json_variant_unref@plt>
  438418:	nop
  43841c:	ldp	x29, x30, [sp], #32
  438420:	ret
  438424:	stp	x29, x30, [sp, #-32]!
  438428:	mov	x29, sp
  43842c:	str	x0, [sp, #24]
  438430:	mov	w1, #0x0                   	// #0
  438434:	ldr	x0, [sp, #24]
  438438:	bl	40ad50 <json_variant_has_type@plt>
  43843c:	and	w0, w0, #0xff
  438440:	ldp	x29, x30, [sp], #32
  438444:	ret
  438448:	stp	x29, x30, [sp, #-32]!
  43844c:	mov	x29, sp
  438450:	str	x0, [sp, #24]
  438454:	mov	w1, #0x2                   	// #2
  438458:	ldr	x0, [sp, #24]
  43845c:	bl	40ad50 <json_variant_has_type@plt>
  438460:	and	w0, w0, #0xff
  438464:	ldp	x29, x30, [sp], #32
  438468:	ret
  43846c:	stp	x29, x30, [sp, #-32]!
  438470:	mov	x29, sp
  438474:	str	x0, [sp, #24]
  438478:	mov	w1, #0x6                   	// #6
  43847c:	ldr	x0, [sp, #24]
  438480:	bl	40ad50 <json_variant_has_type@plt>
  438484:	and	w0, w0, #0xff
  438488:	ldp	x29, x30, [sp], #32
  43848c:	ret
  438490:	stp	x29, x30, [sp, #-32]!
  438494:	mov	x29, sp
  438498:	str	x0, [sp, #24]
  43849c:	mov	w1, #0x7                   	// #7
  4384a0:	ldr	x0, [sp, #24]
  4384a4:	bl	40ad50 <json_variant_has_type@plt>
  4384a8:	and	w0, w0, #0xff
  4384ac:	ldp	x29, x30, [sp], #32
  4384b0:	ret
  4384b4:	sub	sp, sp, #0x10
  4384b8:	str	w0, [sp, #12]
  4384bc:	ldr	w0, [sp, #12]
  4384c0:	and	w0, w0, #0x4
  4384c4:	cmp	w0, #0x0
  4384c8:	b.eq	4384dc <config_parse@plt+0x2d32c>  // b.none
  4384cc:	ldr	w0, [sp, #12]
  4384d0:	and	w0, w0, #0x8
  4384d4:	cmp	w0, #0x0
  4384d8:	b.eq	4384e4 <config_parse@plt+0x2d334>  // b.none
  4384dc:	mov	w0, #0x7                   	// #7
  4384e0:	b	438504 <config_parse@plt+0x2d354>
  4384e4:	ldr	w1, [sp, #12]
  4384e8:	mov	w0, #0x11                  	// #17
  4384ec:	and	w0, w1, w0
  4384f0:	cmp	w0, #0x0
  4384f4:	b.eq	438500 <config_parse@plt+0x2d350>  // b.none
  4384f8:	mov	w0, #0x4                   	// #4
  4384fc:	b	438504 <config_parse@plt+0x2d354>
  438500:	mov	w0, #0x3                   	// #3
  438504:	add	sp, sp, #0x10
  438508:	ret
  43850c:	stp	x29, x30, [sp, #-32]!
  438510:	mov	x29, sp
  438514:	str	x0, [sp, #24]
  438518:	ldr	x0, [sp, #24]
  43851c:	ldr	x0, [x0]
  438520:	cmp	x0, #0x0
  438524:	b.eq	438534 <config_parse@plt+0x2d384>  // b.none
  438528:	ldr	x0, [sp, #24]
  43852c:	ldr	x0, [x0]
  438530:	bl	4451bc <config_parse@plt+0x3a00c>
  438534:	nop
  438538:	ldp	x29, x30, [sp], #32
  43853c:	ret
  438540:	stp	x29, x30, [sp, #-32]!
  438544:	mov	x29, sp
  438548:	str	x0, [sp, #24]
  43854c:	ldr	x0, [sp, #24]
  438550:	ldr	x0, [x0]
  438554:	cmp	x0, #0x0
  438558:	b.eq	438568 <config_parse@plt+0x2d3b8>  // b.none
  43855c:	ldr	x0, [sp, #24]
  438560:	ldr	x0, [x0]
  438564:	bl	40a290 <strv_free@plt>
  438568:	nop
  43856c:	ldp	x29, x30, [sp], #32
  438570:	ret
  438574:	sub	sp, sp, #0x10
  438578:	str	x0, [sp, #8]
  43857c:	ldr	x0, [sp, #8]
  438580:	cmp	x0, #0x0
  438584:	b.eq	438598 <config_parse@plt+0x2d3e8>  // b.none
  438588:	ldr	x0, [sp, #8]
  43858c:	ldr	x0, [x0]
  438590:	cmp	x0, #0x0
  438594:	b.ne	4385a0 <config_parse@plt+0x2d3f0>  // b.any
  438598:	mov	w0, #0x1                   	// #1
  43859c:	b	4385a4 <config_parse@plt+0x2d3f4>
  4385a0:	mov	w0, #0x0                   	// #0
  4385a4:	and	w0, w0, #0x1
  4385a8:	and	w0, w0, #0xff
  4385ac:	add	sp, sp, #0x10
  4385b0:	ret
  4385b4:	stp	x29, x30, [sp, #-32]!
  4385b8:	mov	x29, sp
  4385bc:	str	x0, [sp, #24]
  4385c0:	str	x1, [sp, #16]
  4385c4:	mov	x2, #0x0                   	// #0
  4385c8:	ldr	x1, [sp, #16]
  4385cc:	ldr	x0, [sp, #24]
  4385d0:	bl	40a880 <strv_join_prefix@plt>
  4385d4:	ldp	x29, x30, [sp], #32
  4385d8:	ret
  4385dc:	sub	sp, sp, #0x60
  4385e0:	stp	x29, x30, [sp, #16]
  4385e4:	add	x29, sp, #0x10
  4385e8:	str	x19, [sp, #32]
  4385ec:	str	x0, [sp, #72]
  4385f0:	str	x1, [sp, #64]
  4385f4:	str	w2, [sp, #60]
  4385f8:	str	x3, [sp, #48]
  4385fc:	ldr	w0, [sp, #60]
  438600:	bl	4384b4 <config_parse@plt+0x2d304>
  438604:	str	w0, [sp, #88]
  438608:	mov	w0, #0x16                  	// #22
  43860c:	movk	w0, #0x4000, lsl #16
  438610:	str	w0, [sp, #92]
  438614:	mov	w0, #0x0                   	// #0
  438618:	bl	40b180 <log_get_max_level_realm@plt>
  43861c:	mov	w1, w0
  438620:	ldr	w0, [sp, #88]
  438624:	and	w0, w0, #0x7
  438628:	cmp	w1, w0
  43862c:	b.lt	438678 <config_parse@plt+0x2d4c8>  // b.tstop
  438630:	adrp	x0, 455000 <config_parse@plt+0x49e50>
  438634:	add	x19, x0, #0x183
  438638:	ldr	x0, [sp, #64]
  43863c:	bl	40a0c0 <json_variant_type@plt>
  438640:	bl	40a4e0 <json_variant_type_to_string@plt>
  438644:	str	x0, [sp]
  438648:	ldr	x7, [sp, #72]
  43864c:	adrp	x0, 455000 <config_parse@plt+0x49e50>
  438650:	add	x6, x0, #0x1a0
  438654:	adrp	x0, 456000 <config_parse@plt+0x4ae50>
  438658:	add	x5, x0, #0x940
  43865c:	mov	w4, #0x52                  	// #82
  438660:	mov	x3, x19
  438664:	ldr	w2, [sp, #92]
  438668:	ldr	w1, [sp, #88]
  43866c:	ldr	x0, [sp, #64]
  438670:	bl	40a9d0 <json_log_internal@plt>
  438674:	b	43868c <config_parse@plt+0x2d4dc>
  438678:	ldr	w0, [sp, #92]
  43867c:	cmp	w0, #0x0
  438680:	cneg	w0, w0, lt  // lt = tstop
  438684:	and	w0, w0, #0xff
  438688:	neg	w0, w0
  43868c:	ldr	x19, [sp, #32]
  438690:	ldp	x29, x30, [sp, #16]
  438694:	add	sp, sp, #0x60
  438698:	ret
  43869c:	sub	sp, sp, #0x60
  4386a0:	stp	x29, x30, [sp, #16]
  4386a4:	add	x29, sp, #0x10
  4386a8:	str	x19, [sp, #32]
  4386ac:	str	x0, [sp, #72]
  4386b0:	str	x1, [sp, #64]
  4386b4:	str	w2, [sp, #60]
  4386b8:	str	x3, [sp, #48]
  4386bc:	ldr	w0, [sp, #60]
  4386c0:	bl	4384b4 <config_parse@plt+0x2d304>
  4386c4:	str	w0, [sp, #88]
  4386c8:	mov	w0, #0x5f                  	// #95
  4386cc:	movk	w0, #0x4000, lsl #16
  4386d0:	str	w0, [sp, #92]
  4386d4:	mov	w0, #0x0                   	// #0
  4386d8:	bl	40b180 <log_get_max_level_realm@plt>
  4386dc:	mov	w1, w0
  4386e0:	ldr	w0, [sp, #88]
  4386e4:	and	w0, w0, #0x7
  4386e8:	cmp	w1, w0
  4386ec:	b.lt	438738 <config_parse@plt+0x2d588>  // b.tstop
  4386f0:	adrp	x0, 455000 <config_parse@plt+0x49e50>
  4386f4:	add	x19, x0, #0x183
  4386f8:	ldr	x0, [sp, #64]
  4386fc:	bl	40a0c0 <json_variant_type@plt>
  438700:	bl	40a4e0 <json_variant_type_to_string@plt>
  438704:	str	x0, [sp]
  438708:	ldr	x7, [sp, #72]
  43870c:	adrp	x0, 455000 <config_parse@plt+0x49e50>
  438710:	add	x6, x0, #0x1d0
  438714:	adrp	x0, 456000 <config_parse@plt+0x4ae50>
  438718:	add	x5, x0, #0x950
  43871c:	mov	w4, #0x57                  	// #87
  438720:	mov	x3, x19
  438724:	ldr	w2, [sp, #92]
  438728:	ldr	w1, [sp, #88]
  43872c:	ldr	x0, [sp, #64]
  438730:	bl	40a9d0 <json_log_internal@plt>
  438734:	b	43874c <config_parse@plt+0x2d59c>
  438738:	ldr	w0, [sp, #92]
  43873c:	cmp	w0, #0x0
  438740:	cneg	w0, w0, lt  // lt = tstop
  438744:	and	w0, w0, #0xff
  438748:	neg	w0, w0
  43874c:	ldr	x19, [sp, #32]
  438750:	ldp	x29, x30, [sp, #16]
  438754:	add	sp, sp, #0x60
  438758:	ret
  43875c:	stp	x29, x30, [sp, #-64]!
  438760:	mov	x29, sp
  438764:	str	x0, [sp, #40]
  438768:	str	x1, [sp, #32]
  43876c:	str	w2, [sp, #28]
  438770:	str	x3, [sp, #16]
  438774:	ldr	x0, [sp, #16]
  438778:	str	x0, [sp, #56]
  43877c:	ldr	x0, [sp, #32]
  438780:	bl	40ac80 <json_variant_boolean@plt>
  438784:	and	w0, w0, #0xff
  438788:	cmp	w0, #0x0
  43878c:	b.eq	438798 <config_parse@plt+0x2d5e8>  // b.none
  438790:	mov	w0, #0xffffffff            	// #-1
  438794:	b	43879c <config_parse@plt+0x2d5ec>
  438798:	mov	w0, #0x3                   	// #3
  43879c:	ldr	x1, [sp, #56]
  4387a0:	str	w0, [x1, #568]
  4387a4:	mov	w0, #0x0                   	// #0
  4387a8:	ldp	x29, x30, [sp], #64
  4387ac:	ret
  4387b0:	stp	x29, x30, [sp, #-96]!
  4387b4:	mov	x29, sp
  4387b8:	str	x19, [sp, #16]
  4387bc:	str	x0, [sp, #56]
  4387c0:	str	x1, [sp, #48]
  4387c4:	str	w2, [sp, #44]
  4387c8:	str	x3, [sp, #32]
  4387cc:	ldr	x0, [sp, #32]
  4387d0:	str	x0, [sp, #80]
  4387d4:	ldr	x0, [sp, #80]
  4387d8:	cmp	x0, #0x0
  4387dc:	cset	w0, eq  // eq = none
  4387e0:	and	w0, w0, #0xff
  4387e4:	and	x0, x0, #0xff
  4387e8:	cmp	x0, #0x0
  4387ec:	b.eq	438818 <config_parse@plt+0x2d668>  // b.none
  4387f0:	adrp	x0, 455000 <config_parse@plt+0x49e50>
  4387f4:	add	x1, x0, #0x183
  4387f8:	adrp	x0, 456000 <config_parse@plt+0x4ae50>
  4387fc:	add	x4, x0, #0x960
  438800:	mov	w3, #0x68                  	// #104
  438804:	mov	x2, x1
  438808:	adrp	x0, 455000 <config_parse@plt+0x49e50>
  43880c:	add	x1, x0, #0x70
  438810:	mov	w0, #0x0                   	// #0
  438814:	bl	409d50 <log_assert_failed_realm@plt>
  438818:	ldr	x0, [sp, #48]
  43881c:	bl	409a60 <json_variant_unsigned@plt>
  438820:	str	x0, [sp, #88]
  438824:	ldr	x0, [sp, #88]
  438828:	cmp	x0, #0x0
  43882c:	b.ne	4388bc <config_parse@plt+0x2d70c>  // b.any
  438830:	ldr	w0, [sp, #44]
  438834:	bl	4384b4 <config_parse@plt+0x2d304>
  438838:	str	w0, [sp, #72]
  43883c:	mov	w0, #0x22                  	// #34
  438840:	movk	w0, #0x4000, lsl #16
  438844:	str	w0, [sp, #76]
  438848:	mov	w0, #0x0                   	// #0
  43884c:	bl	40b180 <log_get_max_level_realm@plt>
  438850:	mov	w1, w0
  438854:	ldr	w0, [sp, #72]
  438858:	and	w0, w0, #0x7
  43885c:	cmp	w1, w0
  438860:	b.lt	4388a4 <config_parse@plt+0x2d6f4>  // b.tstop
  438864:	adrp	x0, 455000 <config_parse@plt+0x49e50>
  438868:	add	x19, x0, #0x183
  43886c:	ldr	x0, [sp, #56]
  438870:	bl	438214 <config_parse@plt+0x2d064>
  438874:	mov	x7, x0
  438878:	adrp	x0, 455000 <config_parse@plt+0x49e50>
  43887c:	add	x6, x0, #0x200
  438880:	adrp	x0, 456000 <config_parse@plt+0x4ae50>
  438884:	add	x5, x0, #0x978
  438888:	mov	w4, #0x6c                  	// #108
  43888c:	mov	x3, x19
  438890:	ldr	w2, [sp, #76]
  438894:	ldr	w1, [sp, #72]
  438898:	ldr	x0, [sp, #48]
  43889c:	bl	40a9d0 <json_log_internal@plt>
  4388a0:	b	43896c <config_parse@plt+0x2d7bc>
  4388a4:	ldr	w0, [sp, #76]
  4388a8:	cmp	w0, #0x0
  4388ac:	cneg	w0, w0, lt  // lt = tstop
  4388b0:	and	w0, w0, #0xff
  4388b4:	neg	w0, w0
  4388b8:	b	43896c <config_parse@plt+0x2d7bc>
  4388bc:	ldr	x1, [sp, #88]
  4388c0:	mov	x0, #0xffff                	// #65535
  4388c4:	cmp	x1, x0
  4388c8:	b.ls	438958 <config_parse@plt+0x2d7a8>  // b.plast
  4388cc:	ldr	w0, [sp, #44]
  4388d0:	bl	4384b4 <config_parse@plt+0x2d304>
  4388d4:	str	w0, [sp, #64]
  4388d8:	mov	w0, #0x22                  	// #34
  4388dc:	movk	w0, #0x4000, lsl #16
  4388e0:	str	w0, [sp, #68]
  4388e4:	mov	w0, #0x0                   	// #0
  4388e8:	bl	40b180 <log_get_max_level_realm@plt>
  4388ec:	mov	w1, w0
  4388f0:	ldr	w0, [sp, #64]
  4388f4:	and	w0, w0, #0x7
  4388f8:	cmp	w1, w0
  4388fc:	b.lt	438940 <config_parse@plt+0x2d790>  // b.tstop
  438900:	adrp	x0, 455000 <config_parse@plt+0x49e50>
  438904:	add	x19, x0, #0x183
  438908:	ldr	x0, [sp, #56]
  43890c:	bl	438214 <config_parse@plt+0x2d064>
  438910:	mov	x7, x0
  438914:	adrp	x0, 455000 <config_parse@plt+0x49e50>
  438918:	add	x6, x0, #0x228
  43891c:	adrp	x0, 456000 <config_parse@plt+0x4ae50>
  438920:	add	x5, x0, #0x978
  438924:	mov	w4, #0x6f                  	// #111
  438928:	mov	x3, x19
  43892c:	ldr	w2, [sp, #68]
  438930:	ldr	w1, [sp, #64]
  438934:	ldr	x0, [sp, #48]
  438938:	bl	40a9d0 <json_log_internal@plt>
  43893c:	b	43896c <config_parse@plt+0x2d7bc>
  438940:	ldr	w0, [sp, #68]
  438944:	cmp	w0, #0x0
  438948:	cneg	w0, w0, lt  // lt = tstop
  43894c:	and	w0, w0, #0xff
  438950:	neg	w0, w0
  438954:	b	43896c <config_parse@plt+0x2d7bc>
  438958:	ldr	x0, [sp, #88]
  43895c:	mov	w1, w0
  438960:	ldr	x0, [sp, #80]
  438964:	str	w1, [x0]
  438968:	mov	w0, #0x0                   	// #0
  43896c:	ldr	x19, [sp, #16]
  438970:	ldp	x29, x30, [sp], #96
  438974:	ret
  438978:	stp	x29, x30, [sp, #-48]!
  43897c:	mov	x29, sp
  438980:	str	x0, [sp, #40]
  438984:	str	x1, [sp, #32]
  438988:	str	w2, [sp, #28]
  43898c:	str	x3, [sp, #16]
  438990:	ldr	x4, [sp, #16]
  438994:	ldr	w3, [sp, #28]
  438998:	adrp	x0, 438000 <config_parse@plt+0x2ce50>
  43899c:	add	x2, x0, #0x5dc
  4389a0:	adrp	x0, 46e000 <config_parse@plt+0x62e50>
  4389a4:	add	x1, x0, #0xea8
  4389a8:	ldr	x0, [sp, #32]
  4389ac:	bl	40ac30 <json_dispatch@plt>
  4389b0:	ldp	x29, x30, [sp], #48
  4389b4:	ret
  4389b8:	sub	sp, sp, #0x70
  4389bc:	stp	x29, x30, [sp, #16]
  4389c0:	add	x29, sp, #0x10
  4389c4:	str	x19, [sp, #32]
  4389c8:	str	x0, [sp, #72]
  4389cc:	str	x1, [sp, #64]
  4389d0:	str	w2, [sp, #60]
  4389d4:	str	x3, [sp, #48]
  4389d8:	ldr	x0, [sp, #48]
  4389dc:	str	x0, [sp, #96]
  4389e0:	ldr	x0, [sp, #96]
  4389e4:	cmp	x0, #0x0
  4389e8:	cset	w0, eq  // eq = none
  4389ec:	and	w0, w0, #0xff
  4389f0:	and	x0, x0, #0xff
  4389f4:	cmp	x0, #0x0
  4389f8:	b.eq	438a24 <config_parse@plt+0x2d874>  // b.none
  4389fc:	adrp	x0, 455000 <config_parse@plt+0x49e50>
  438a00:	add	x1, x0, #0x183
  438a04:	adrp	x0, 456000 <config_parse@plt+0x4ae50>
  438a08:	add	x4, x0, #0x990
  438a0c:	mov	w3, #0x85                  	// #133
  438a10:	mov	x2, x1
  438a14:	adrp	x0, 455000 <config_parse@plt+0x49e50>
  438a18:	add	x1, x0, #0x250
  438a1c:	mov	w0, #0x0                   	// #0
  438a20:	bl	409d50 <log_assert_failed_realm@plt>
  438a24:	ldr	x0, [sp, #64]
  438a28:	bl	409820 <json_variant_string@plt>
  438a2c:	str	x0, [sp, #104]
  438a30:	ldr	x0, [sp, #104]
  438a34:	bl	409f40 <path_is_absolute@plt>
  438a38:	and	w0, w0, #0xff
  438a3c:	eor	w0, w0, #0x1
  438a40:	and	w0, w0, #0xff
  438a44:	cmp	w0, #0x0
  438a48:	b.eq	438ae4 <config_parse@plt+0x2d934>  // b.none
  438a4c:	ldr	w0, [sp, #60]
  438a50:	bl	4384b4 <config_parse@plt+0x2d304>
  438a54:	str	w0, [sp, #88]
  438a58:	mov	w0, #0x16                  	// #22
  438a5c:	movk	w0, #0x4000, lsl #16
  438a60:	str	w0, [sp, #92]
  438a64:	mov	w0, #0x0                   	// #0
  438a68:	bl	40b180 <log_get_max_level_realm@plt>
  438a6c:	mov	w1, w0
  438a70:	ldr	w0, [sp, #88]
  438a74:	and	w0, w0, #0x7
  438a78:	cmp	w1, w0
  438a7c:	b.lt	438acc <config_parse@plt+0x2d91c>  // b.tstop
  438a80:	adrp	x0, 455000 <config_parse@plt+0x49e50>
  438a84:	add	x19, x0, #0x183
  438a88:	ldr	x0, [sp, #72]
  438a8c:	bl	438214 <config_parse@plt+0x2d064>
  438a90:	mov	x1, x0
  438a94:	ldr	x0, [sp, #104]
  438a98:	str	x0, [sp]
  438a9c:	mov	x7, x1
  438aa0:	adrp	x0, 455000 <config_parse@plt+0x49e50>
  438aa4:	add	x6, x0, #0x258
  438aa8:	adrp	x0, 456000 <config_parse@plt+0x4ae50>
  438aac:	add	x5, x0, #0x9a8
  438ab0:	mov	w4, #0x8a                  	// #138
  438ab4:	mov	x3, x19
  438ab8:	ldr	w2, [sp, #92]
  438abc:	ldr	w1, [sp, #88]
  438ac0:	ldr	x0, [sp, #64]
  438ac4:	bl	40a9d0 <json_log_internal@plt>
  438ac8:	b	438af0 <config_parse@plt+0x2d940>
  438acc:	ldr	w0, [sp, #92]
  438ad0:	cmp	w0, #0x0
  438ad4:	cneg	w0, w0, lt  // lt = tstop
  438ad8:	and	w0, w0, #0xff
  438adc:	neg	w0, w0
  438ae0:	b	438af0 <config_parse@plt+0x2d940>
  438ae4:	ldr	x1, [sp, #104]
  438ae8:	ldr	x0, [sp, #96]
  438aec:	bl	4382c8 <config_parse@plt+0x2d118>
  438af0:	ldr	x19, [sp, #32]
  438af4:	ldp	x29, x30, [sp, #16]
  438af8:	add	sp, sp, #0x70
  438afc:	ret
  438b00:	stp	x29, x30, [sp, #-128]!
  438b04:	mov	x29, sp
  438b08:	str	x19, [sp, #16]
  438b0c:	str	x0, [sp, #56]
  438b10:	str	x1, [sp, #48]
  438b14:	str	w2, [sp, #44]
  438b18:	str	x3, [sp, #32]
  438b1c:	ldr	x0, [sp, #32]
  438b20:	str	x0, [sp, #88]
  438b24:	ldr	x0, [sp, #88]
  438b28:	cmp	x0, #0x0
  438b2c:	cset	w0, eq  // eq = none
  438b30:	and	w0, w0, #0xff
  438b34:	and	x0, x0, #0xff
  438b38:	cmp	x0, #0x0
  438b3c:	b.eq	438b68 <config_parse@plt+0x2d9b8>  // b.none
  438b40:	adrp	x0, 455000 <config_parse@plt+0x49e50>
  438b44:	add	x1, x0, #0x183
  438b48:	adrp	x0, 456000 <config_parse@plt+0x4ae50>
  438b4c:	add	x4, x0, #0x9d8
  438b50:	mov	w3, #0x95                  	// #149
  438b54:	mov	x2, x1
  438b58:	adrp	x0, 455000 <config_parse@plt+0x49e50>
  438b5c:	add	x1, x0, #0x288
  438b60:	mov	w0, #0x0                   	// #0
  438b64:	bl	409d50 <log_assert_failed_realm@plt>
  438b68:	ldr	x0, [sp, #48]
  438b6c:	str	x0, [sp, #112]
  438b70:	str	xzr, [sp, #120]
  438b74:	b	438d4c <config_parse@plt+0x2db9c>
  438b78:	ldr	x0, [sp, #96]
  438b7c:	bl	438424 <config_parse@plt+0x2d274>
  438b80:	and	w0, w0, #0xff
  438b84:	eor	w0, w0, #0x1
  438b88:	and	w0, w0, #0xff
  438b8c:	cmp	w0, #0x0
  438b90:	b.eq	438c14 <config_parse@plt+0x2da64>  // b.none
  438b94:	ldr	w0, [sp, #44]
  438b98:	bl	4384b4 <config_parse@plt+0x2d304>
  438b9c:	str	w0, [sp, #80]
  438ba0:	mov	w0, #0x16                  	// #22
  438ba4:	movk	w0, #0x4000, lsl #16
  438ba8:	str	w0, [sp, #84]
  438bac:	mov	w0, #0x0                   	// #0
  438bb0:	bl	40b180 <log_get_max_level_realm@plt>
  438bb4:	mov	w1, w0
  438bb8:	ldr	w0, [sp, #80]
  438bbc:	and	w0, w0, #0x7
  438bc0:	cmp	w1, w0
  438bc4:	b.lt	438bfc <config_parse@plt+0x2da4c>  // b.tstop
  438bc8:	adrp	x0, 455000 <config_parse@plt+0x49e50>
  438bcc:	add	x1, x0, #0x183
  438bd0:	adrp	x0, 455000 <config_parse@plt+0x49e50>
  438bd4:	add	x6, x0, #0x290
  438bd8:	adrp	x0, 456000 <config_parse@plt+0x4ae50>
  438bdc:	add	x5, x0, #0x9e0
  438be0:	mov	w4, #0x9b                  	// #155
  438be4:	mov	x3, x1
  438be8:	ldr	w2, [sp, #84]
  438bec:	ldr	w1, [sp, #80]
  438bf0:	ldr	x0, [sp, #96]
  438bf4:	bl	40a9d0 <json_log_internal@plt>
  438bf8:	b	438d94 <config_parse@plt+0x2dbe4>
  438bfc:	ldr	w0, [sp, #84]
  438c00:	cmp	w0, #0x0
  438c04:	cneg	w0, w0, lt  // lt = tstop
  438c08:	and	w0, w0, #0xff
  438c0c:	neg	w0, w0
  438c10:	b	438d94 <config_parse@plt+0x2dbe4>
  438c14:	ldr	x0, [sp, #96]
  438c18:	bl	409820 <json_variant_string@plt>
  438c1c:	str	x0, [sp, #104]
  438c20:	ldr	x0, [sp, #104]
  438c24:	cmp	x0, #0x0
  438c28:	cset	w0, eq  // eq = none
  438c2c:	and	w0, w0, #0xff
  438c30:	and	x0, x0, #0xff
  438c34:	cmp	x0, #0x0
  438c38:	b.eq	438c64 <config_parse@plt+0x2dab4>  // b.none
  438c3c:	adrp	x0, 455000 <config_parse@plt+0x49e50>
  438c40:	add	x1, x0, #0x183
  438c44:	adrp	x0, 456000 <config_parse@plt+0x4ae50>
  438c48:	add	x4, x0, #0x9d8
  438c4c:	mov	w3, #0x9e                  	// #158
  438c50:	mov	x2, x1
  438c54:	adrp	x0, 455000 <config_parse@plt+0x49e50>
  438c58:	add	x1, x0, #0x2b8
  438c5c:	mov	w0, #0x0                   	// #0
  438c60:	bl	409d50 <log_assert_failed_realm@plt>
  438c64:	ldr	x0, [sp, #104]
  438c68:	bl	40a100 <env_assignment_is_valid@plt>
  438c6c:	and	w0, w0, #0xff
  438c70:	eor	w0, w0, #0x1
  438c74:	and	w0, w0, #0xff
  438c78:	cmp	w0, #0x0
  438c7c:	b.eq	438d04 <config_parse@plt+0x2db54>  // b.none
  438c80:	ldr	w0, [sp, #44]
  438c84:	bl	4384b4 <config_parse@plt+0x2d304>
  438c88:	str	w0, [sp, #72]
  438c8c:	mov	w0, #0x16                  	// #22
  438c90:	movk	w0, #0x4000, lsl #16
  438c94:	str	w0, [sp, #76]
  438c98:	mov	w0, #0x0                   	// #0
  438c9c:	bl	40b180 <log_get_max_level_realm@plt>
  438ca0:	mov	w1, w0
  438ca4:	ldr	w0, [sp, #72]
  438ca8:	and	w0, w0, #0x7
  438cac:	cmp	w1, w0
  438cb0:	b.lt	438cec <config_parse@plt+0x2db3c>  // b.tstop
  438cb4:	adrp	x0, 455000 <config_parse@plt+0x49e50>
  438cb8:	add	x1, x0, #0x183
  438cbc:	ldr	x7, [sp, #104]
  438cc0:	adrp	x0, 455000 <config_parse@plt+0x49e50>
  438cc4:	add	x6, x0, #0x2d8
  438cc8:	adrp	x0, 456000 <config_parse@plt+0x4ae50>
  438ccc:	add	x5, x0, #0x9e0
  438cd0:	mov	w4, #0xa1                  	// #161
  438cd4:	mov	x3, x1
  438cd8:	ldr	w2, [sp, #76]
  438cdc:	ldr	w1, [sp, #72]
  438ce0:	ldr	x0, [sp, #96]
  438ce4:	bl	40a9d0 <json_log_internal@plt>
  438ce8:	b	438d94 <config_parse@plt+0x2dbe4>
  438cec:	ldr	w0, [sp, #76]
  438cf0:	cmp	w0, #0x0
  438cf4:	cneg	w0, w0, lt  // lt = tstop
  438cf8:	and	w0, w0, #0xff
  438cfc:	neg	w0, w0
  438d00:	b	438d94 <config_parse@plt+0x2dbe4>
  438d04:	ldr	x1, [sp, #104]
  438d08:	ldr	x0, [sp, #88]
  438d0c:	bl	40a340 <strv_extend@plt>
  438d10:	str	w0, [sp, #68]
  438d14:	ldr	w0, [sp, #68]
  438d18:	cmp	w0, #0x0
  438d1c:	b.ge	438d40 <config_parse@plt+0x2db90>  // b.tcont
  438d20:	adrp	x0, 455000 <config_parse@plt+0x49e50>
  438d24:	add	x1, x0, #0x183
  438d28:	adrp	x0, 456000 <config_parse@plt+0x4ae50>
  438d2c:	add	x3, x0, #0x9e0
  438d30:	mov	w2, #0xa6                  	// #166
  438d34:	mov	w0, #0x0                   	// #0
  438d38:	bl	40b0b0 <log_oom_internal@plt>
  438d3c:	b	438d94 <config_parse@plt+0x2dbe4>
  438d40:	ldr	x0, [sp, #120]
  438d44:	add	x0, x0, #0x1
  438d48:	str	x0, [sp, #120]
  438d4c:	ldr	x0, [sp, #112]
  438d50:	bl	43846c <config_parse@plt+0x2d2bc>
  438d54:	and	w0, w0, #0xff
  438d58:	cmp	w0, #0x0
  438d5c:	b.eq	438d90 <config_parse@plt+0x2dbe0>  // b.none
  438d60:	ldr	x19, [sp, #120]
  438d64:	ldr	x0, [sp, #112]
  438d68:	bl	40aa50 <json_variant_elements@plt>
  438d6c:	cmp	x19, x0
  438d70:	b.cs	438d90 <config_parse@plt+0x2dbe0>  // b.hs, b.nlast
  438d74:	ldr	x0, [sp, #112]
  438d78:	ldr	x1, [sp, #120]
  438d7c:	bl	4098a0 <json_variant_by_index@plt>
  438d80:	str	x0, [sp, #96]
  438d84:	mov	w0, #0x1                   	// #1
  438d88:	cmp	w0, #0x0
  438d8c:	b.ne	438b78 <config_parse@plt+0x2d9c8>  // b.any
  438d90:	mov	w0, #0x0                   	// #0
  438d94:	ldr	x19, [sp, #16]
  438d98:	ldp	x29, x30, [sp], #128
  438d9c:	ret
  438da0:	stp	x29, x30, [sp, #-160]!
  438da4:	mov	x29, sp
  438da8:	str	x19, [sp, #16]
  438dac:	str	x0, [sp, #56]
  438db0:	str	x1, [sp, #48]
  438db4:	str	w2, [sp, #44]
  438db8:	str	x3, [sp, #32]
  438dbc:	adrp	x0, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  438dc0:	ldr	x0, [x0, #4048]
  438dc4:	ldr	x1, [x0]
  438dc8:	str	x1, [sp, #152]
  438dcc:	mov	x1, #0x0                   	// #0
  438dd0:	str	xzr, [sp, #104]
  438dd4:	ldr	x0, [sp, #32]
  438dd8:	str	x0, [sp, #112]
  438ddc:	ldr	x0, [sp, #112]
  438de0:	cmp	x0, #0x0
  438de4:	cset	w0, eq  // eq = none
  438de8:	and	w0, w0, #0xff
  438dec:	and	x0, x0, #0xff
  438df0:	cmp	x0, #0x0
  438df4:	b.eq	438e20 <config_parse@plt+0x2dc70>  // b.none
  438df8:	adrp	x0, 455000 <config_parse@plt+0x49e50>
  438dfc:	add	x1, x0, #0x183
  438e00:	adrp	x0, 456000 <config_parse@plt+0x4ae50>
  438e04:	add	x4, x0, #0x9e8
  438e08:	mov	w3, #0xb2                  	// #178
  438e0c:	mov	x2, x1
  438e10:	adrp	x0, 455000 <config_parse@plt+0x49e50>
  438e14:	add	x1, x0, #0x300
  438e18:	mov	w0, #0x0                   	// #0
  438e1c:	bl	409d50 <log_assert_failed_realm@plt>
  438e20:	ldr	x0, [sp, #48]
  438e24:	str	x0, [sp, #136]
  438e28:	str	xzr, [sp, #144]
  438e2c:	b	438f6c <config_parse@plt+0x2ddbc>
  438e30:	ldr	x0, [sp, #120]
  438e34:	bl	438424 <config_parse@plt+0x2d274>
  438e38:	and	w0, w0, #0xff
  438e3c:	eor	w0, w0, #0x1
  438e40:	and	w0, w0, #0xff
  438e44:	cmp	w0, #0x0
  438e48:	b.eq	438ed0 <config_parse@plt+0x2dd20>  // b.none
  438e4c:	ldr	w0, [sp, #44]
  438e50:	bl	4384b4 <config_parse@plt+0x2d304>
  438e54:	str	w0, [sp, #80]
  438e58:	mov	w0, #0x16                  	// #22
  438e5c:	movk	w0, #0x4000, lsl #16
  438e60:	str	w0, [sp, #84]
  438e64:	mov	w0, #0x0                   	// #0
  438e68:	bl	40b180 <log_get_max_level_realm@plt>
  438e6c:	mov	w1, w0
  438e70:	ldr	w0, [sp, #80]
  438e74:	and	w0, w0, #0x7
  438e78:	cmp	w1, w0
  438e7c:	b.lt	438eb8 <config_parse@plt+0x2dd08>  // b.tstop
  438e80:	adrp	x0, 455000 <config_parse@plt+0x49e50>
  438e84:	add	x1, x0, #0x183
  438e88:	adrp	x0, 455000 <config_parse@plt+0x49e50>
  438e8c:	add	x6, x0, #0x308
  438e90:	adrp	x0, 456000 <config_parse@plt+0x4ae50>
  438e94:	add	x5, x0, #0x9f8
  438e98:	mov	w4, #0xb8                  	// #184
  438e9c:	mov	x3, x1
  438ea0:	ldr	w2, [sp, #84]
  438ea4:	ldr	w1, [sp, #80]
  438ea8:	ldr	x0, [sp, #48]
  438eac:	bl	40a9d0 <json_log_internal@plt>
  438eb0:	mov	w19, w0
  438eb4:	b	439108 <config_parse@plt+0x2df58>
  438eb8:	ldr	w0, [sp, #84]
  438ebc:	cmp	w0, #0x0
  438ec0:	cneg	w0, w0, lt  // lt = tstop
  438ec4:	and	w0, w0, #0xff
  438ec8:	neg	w19, w0
  438ecc:	b	439108 <config_parse@plt+0x2df58>
  438ed0:	ldr	x0, [sp, #120]
  438ed4:	bl	409820 <json_variant_string@plt>
  438ed8:	str	x0, [sp, #128]
  438edc:	ldr	x0, [sp, #128]
  438ee0:	cmp	x0, #0x0
  438ee4:	cset	w0, eq  // eq = none
  438ee8:	and	w0, w0, #0xff
  438eec:	and	x0, x0, #0xff
  438ef0:	cmp	x0, #0x0
  438ef4:	b.eq	438f20 <config_parse@plt+0x2dd70>  // b.none
  438ef8:	adrp	x0, 455000 <config_parse@plt+0x49e50>
  438efc:	add	x1, x0, #0x183
  438f00:	adrp	x0, 456000 <config_parse@plt+0x4ae50>
  438f04:	add	x4, x0, #0x9e8
  438f08:	mov	w3, #0xbb                  	// #187
  438f0c:	mov	x2, x1
  438f10:	adrp	x0, 455000 <config_parse@plt+0x49e50>
  438f14:	add	x1, x0, #0x2b8
  438f18:	mov	w0, #0x0                   	// #0
  438f1c:	bl	409d50 <log_assert_failed_realm@plt>
  438f20:	add	x0, sp, #0x68
  438f24:	ldr	x1, [sp, #128]
  438f28:	bl	40a340 <strv_extend@plt>
  438f2c:	str	w0, [sp, #76]
  438f30:	ldr	w0, [sp, #76]
  438f34:	cmp	w0, #0x0
  438f38:	b.ge	438f60 <config_parse@plt+0x2ddb0>  // b.tcont
  438f3c:	adrp	x0, 455000 <config_parse@plt+0x49e50>
  438f40:	add	x1, x0, #0x183
  438f44:	adrp	x0, 456000 <config_parse@plt+0x4ae50>
  438f48:	add	x3, x0, #0x9f8
  438f4c:	mov	w2, #0xbf                  	// #191
  438f50:	mov	w0, #0x0                   	// #0
  438f54:	bl	40b0b0 <log_oom_internal@plt>
  438f58:	mov	w19, w0
  438f5c:	b	439108 <config_parse@plt+0x2df58>
  438f60:	ldr	x0, [sp, #144]
  438f64:	add	x0, x0, #0x1
  438f68:	str	x0, [sp, #144]
  438f6c:	ldr	x0, [sp, #136]
  438f70:	bl	43846c <config_parse@plt+0x2d2bc>
  438f74:	and	w0, w0, #0xff
  438f78:	cmp	w0, #0x0
  438f7c:	b.eq	438fb0 <config_parse@plt+0x2de00>  // b.none
  438f80:	ldr	x19, [sp, #144]
  438f84:	ldr	x0, [sp, #136]
  438f88:	bl	40aa50 <json_variant_elements@plt>
  438f8c:	cmp	x19, x0
  438f90:	b.cs	438fb0 <config_parse@plt+0x2de00>  // b.hs, b.nlast
  438f94:	ldr	x0, [sp, #136]
  438f98:	ldr	x1, [sp, #144]
  438f9c:	bl	4098a0 <json_variant_by_index@plt>
  438fa0:	str	x0, [sp, #120]
  438fa4:	mov	w0, #0x1                   	// #1
  438fa8:	cmp	w0, #0x0
  438fac:	b.ne	438e30 <config_parse@plt+0x2dc80>  // b.any
  438fb0:	ldr	x0, [sp, #104]
  438fb4:	bl	438574 <config_parse@plt+0x2d3c4>
  438fb8:	and	w0, w0, #0xff
  438fbc:	cmp	w0, #0x0
  438fc0:	b.eq	439048 <config_parse@plt+0x2de98>  // b.none
  438fc4:	ldr	w0, [sp, #44]
  438fc8:	bl	4384b4 <config_parse@plt+0x2d304>
  438fcc:	str	w0, [sp, #96]
  438fd0:	mov	w0, #0x16                  	// #22
  438fd4:	movk	w0, #0x4000, lsl #16
  438fd8:	str	w0, [sp, #100]
  438fdc:	mov	w0, #0x0                   	// #0
  438fe0:	bl	40b180 <log_get_max_level_realm@plt>
  438fe4:	mov	w1, w0
  438fe8:	ldr	w0, [sp, #96]
  438fec:	and	w0, w0, #0x7
  438ff0:	cmp	w1, w0
  438ff4:	b.lt	439030 <config_parse@plt+0x2de80>  // b.tstop
  438ff8:	adrp	x0, 455000 <config_parse@plt+0x49e50>
  438ffc:	add	x1, x0, #0x183
  439000:	adrp	x0, 455000 <config_parse@plt+0x49e50>
  439004:	add	x6, x0, #0x328
  439008:	adrp	x0, 456000 <config_parse@plt+0x4ae50>
  43900c:	add	x5, x0, #0x9f8
  439010:	mov	w4, #0xc3                  	// #195
  439014:	mov	x3, x1
  439018:	ldr	w2, [sp, #100]
  43901c:	ldr	w1, [sp, #96]
  439020:	ldr	x0, [sp, #48]
  439024:	bl	40a9d0 <json_log_internal@plt>
  439028:	mov	w19, w0
  43902c:	b	439108 <config_parse@plt+0x2df58>
  439030:	ldr	w0, [sp, #100]
  439034:	cmp	w0, #0x0
  439038:	cneg	w0, w0, lt  // lt = tstop
  43903c:	and	w0, w0, #0xff
  439040:	neg	w19, w0
  439044:	b	439108 <config_parse@plt+0x2df58>
  439048:	ldr	x0, [sp, #104]
  43904c:	ldr	x0, [x0]
  439050:	bl	438238 <config_parse@plt+0x2d088>
  439054:	and	w0, w0, #0xff
  439058:	cmp	w0, #0x0
  43905c:	b.eq	4390e4 <config_parse@plt+0x2df34>  // b.none
  439060:	ldr	w0, [sp, #44]
  439064:	bl	4384b4 <config_parse@plt+0x2d304>
  439068:	str	w0, [sp, #88]
  43906c:	mov	w0, #0x16                  	// #22
  439070:	movk	w0, #0x4000, lsl #16
  439074:	str	w0, [sp, #92]
  439078:	mov	w0, #0x0                   	// #0
  43907c:	bl	40b180 <log_get_max_level_realm@plt>
  439080:	mov	w1, w0
  439084:	ldr	w0, [sp, #88]
  439088:	and	w0, w0, #0x7
  43908c:	cmp	w1, w0
  439090:	b.lt	4390cc <config_parse@plt+0x2df1c>  // b.tstop
  439094:	adrp	x0, 455000 <config_parse@plt+0x49e50>
  439098:	add	x1, x0, #0x183
  43909c:	adrp	x0, 455000 <config_parse@plt+0x49e50>
  4390a0:	add	x6, x0, #0x348
  4390a4:	adrp	x0, 456000 <config_parse@plt+0x4ae50>
  4390a8:	add	x5, x0, #0x9f8
  4390ac:	mov	w4, #0xc7                  	// #199
  4390b0:	mov	x3, x1
  4390b4:	ldr	w2, [sp, #92]
  4390b8:	ldr	w1, [sp, #88]
  4390bc:	ldr	x0, [sp, #48]
  4390c0:	bl	40a9d0 <json_log_internal@plt>
  4390c4:	mov	w19, w0
  4390c8:	b	439108 <config_parse@plt+0x2df58>
  4390cc:	ldr	w0, [sp, #92]
  4390d0:	cmp	w0, #0x0
  4390d4:	cneg	w0, w0, lt  // lt = tstop
  4390d8:	and	w0, w0, #0xff
  4390dc:	neg	w19, w0
  4390e0:	b	439108 <config_parse@plt+0x2df58>
  4390e4:	ldr	x0, [sp, #112]
  4390e8:	ldr	x0, [x0]
  4390ec:	bl	40a290 <strv_free@plt>
  4390f0:	ldr	x1, [sp, #104]
  4390f4:	ldr	x0, [sp, #112]
  4390f8:	str	x1, [x0]
  4390fc:	str	xzr, [sp, #104]
  439100:	mov	w19, #0x0                   	// #0
  439104:	nop
  439108:	add	x0, sp, #0x68
  43910c:	bl	438540 <config_parse@plt+0x2d390>
  439110:	mov	w1, w19
  439114:	adrp	x0, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  439118:	ldr	x0, [x0, #4048]
  43911c:	ldr	x2, [sp, #152]
  439120:	ldr	x0, [x0]
  439124:	eor	x0, x2, x0
  439128:	cmp	x0, #0x0
  43912c:	b.eq	439134 <config_parse@plt+0x2df84>  // b.none
  439130:	bl	40a440 <__stack_chk_fail@plt>
  439134:	mov	w0, w1
  439138:	ldr	x19, [sp, #16]
  43913c:	ldp	x29, x30, [sp], #160
  439140:	ret
  439144:	stp	x29, x30, [sp, #-112]!
  439148:	mov	x29, sp
  43914c:	str	x19, [sp, #16]
  439150:	str	x0, [sp, #56]
  439154:	str	x1, [sp, #48]
  439158:	str	w2, [sp, #44]
  43915c:	str	x3, [sp, #32]
  439160:	ldr	x0, [sp, #32]
  439164:	str	x0, [sp, #96]
  439168:	ldr	x0, [sp, #96]
  43916c:	cmp	x0, #0x0
  439170:	cset	w0, eq  // eq = none
  439174:	and	w0, w0, #0xff
  439178:	and	x0, x0, #0xff
  43917c:	cmp	x0, #0x0
  439180:	b.eq	4391ac <config_parse@plt+0x2dffc>  // b.none
  439184:	adrp	x0, 455000 <config_parse@plt+0x49e50>
  439188:	add	x1, x0, #0x183
  43918c:	adrp	x0, 456000 <config_parse@plt+0x4ae50>
  439190:	add	x4, x0, #0xa08
  439194:	mov	w3, #0xd1                  	// #209
  439198:	mov	x2, x1
  43919c:	adrp	x0, 455000 <config_parse@plt+0x49e50>
  4391a0:	add	x1, x0, #0x370
  4391a4:	mov	w0, #0x0                   	// #0
  4391a8:	bl	409d50 <log_assert_failed_realm@plt>
  4391ac:	ldr	x0, [sp, #48]
  4391b0:	bl	409820 <json_variant_string@plt>
  4391b4:	mov	x2, x0
  4391b8:	adrp	x0, 455000 <config_parse@plt+0x49e50>
  4391bc:	add	x1, x0, #0x378
  4391c0:	mov	x0, x2
  4391c4:	bl	438278 <config_parse@plt+0x2d0c8>
  4391c8:	str	x0, [sp, #104]
  4391cc:	ldr	x0, [sp, #104]
  4391d0:	cmp	x0, #0x0
  4391d4:	b.ne	439264 <config_parse@plt+0x2e0b4>  // b.any
  4391d8:	ldr	w0, [sp, #44]
  4391dc:	bl	4384b4 <config_parse@plt+0x2d304>
  4391e0:	str	w0, [sp, #88]
  4391e4:	mov	w0, #0x16                  	// #22
  4391e8:	movk	w0, #0x4000, lsl #16
  4391ec:	str	w0, [sp, #92]
  4391f0:	mov	w0, #0x0                   	// #0
  4391f4:	bl	40b180 <log_get_max_level_realm@plt>
  4391f8:	mov	w1, w0
  4391fc:	ldr	w0, [sp, #88]
  439200:	and	w0, w0, #0x7
  439204:	cmp	w1, w0
  439208:	b.lt	43924c <config_parse@plt+0x2e09c>  // b.tstop
  43920c:	adrp	x0, 455000 <config_parse@plt+0x49e50>
  439210:	add	x19, x0, #0x183
  439214:	ldr	x0, [sp, #48]
  439218:	bl	409820 <json_variant_string@plt>
  43921c:	mov	x7, x0
  439220:	adrp	x0, 455000 <config_parse@plt+0x49e50>
  439224:	add	x6, x0, #0x380
  439228:	adrp	x0, 456000 <config_parse@plt+0x4ae50>
  43922c:	add	x5, x0, #0xa18
  439230:	mov	w4, #0xd5                  	// #213
  439234:	mov	x3, x19
  439238:	ldr	w2, [sp, #92]
  43923c:	ldr	w1, [sp, #88]
  439240:	ldr	x0, [sp, #48]
  439244:	bl	40a9d0 <json_log_internal@plt>
  439248:	b	439318 <config_parse@plt+0x2e168>
  43924c:	ldr	w0, [sp, #92]
  439250:	cmp	w0, #0x0
  439254:	cneg	w0, w0, lt  // lt = tstop
  439258:	and	w0, w0, #0xff
  43925c:	neg	w0, w0
  439260:	b	439318 <config_parse@plt+0x2e168>
  439264:	ldr	x0, [sp, #104]
  439268:	bl	40a240 <rlimit_from_string@plt>
  43926c:	str	w0, [sp, #76]
  439270:	ldr	w0, [sp, #76]
  439274:	cmp	w0, #0x0
  439278:	b.ge	439308 <config_parse@plt+0x2e158>  // b.tcont
  43927c:	ldr	w0, [sp, #44]
  439280:	bl	4384b4 <config_parse@plt+0x2d304>
  439284:	str	w0, [sp, #80]
  439288:	mov	w0, #0x16                  	// #22
  43928c:	movk	w0, #0x4000, lsl #16
  439290:	str	w0, [sp, #84]
  439294:	mov	w0, #0x0                   	// #0
  439298:	bl	40b180 <log_get_max_level_realm@plt>
  43929c:	mov	w1, w0
  4392a0:	ldr	w0, [sp, #80]
  4392a4:	and	w0, w0, #0x7
  4392a8:	cmp	w1, w0
  4392ac:	b.lt	4392f0 <config_parse@plt+0x2e140>  // b.tstop
  4392b0:	adrp	x0, 455000 <config_parse@plt+0x49e50>
  4392b4:	add	x19, x0, #0x183
  4392b8:	ldr	x0, [sp, #48]
  4392bc:	bl	409820 <json_variant_string@plt>
  4392c0:	mov	x7, x0
  4392c4:	adrp	x0, 455000 <config_parse@plt+0x49e50>
  4392c8:	add	x6, x0, #0x3c0
  4392cc:	adrp	x0, 456000 <config_parse@plt+0x4ae50>
  4392d0:	add	x5, x0, #0xa18
  4392d4:	mov	w4, #0xdb                  	// #219
  4392d8:	mov	x3, x19
  4392dc:	ldr	w2, [sp, #84]
  4392e0:	ldr	w1, [sp, #80]
  4392e4:	ldr	x0, [sp, #48]
  4392e8:	bl	40a9d0 <json_log_internal@plt>
  4392ec:	b	439318 <config_parse@plt+0x2e168>
  4392f0:	ldr	w0, [sp, #84]
  4392f4:	cmp	w0, #0x0
  4392f8:	cneg	w0, w0, lt  // lt = tstop
  4392fc:	and	w0, w0, #0xff
  439300:	neg	w0, w0
  439304:	b	439318 <config_parse@plt+0x2e168>
  439308:	ldr	x0, [sp, #96]
  43930c:	ldr	w1, [sp, #76]
  439310:	str	w1, [x0]
  439314:	mov	w0, #0x0                   	// #0
  439318:	ldr	x19, [sp, #16]
  43931c:	ldp	x29, x30, [sp], #112
  439320:	ret
  439324:	stp	x29, x30, [sp, #-80]!
  439328:	mov	x29, sp
  43932c:	str	x0, [sp, #40]
  439330:	str	x1, [sp, #32]
  439334:	str	w2, [sp, #28]
  439338:	str	x3, [sp, #16]
  43933c:	ldr	x0, [sp, #16]
  439340:	str	x0, [sp, #72]
  439344:	ldr	x0, [sp, #72]
  439348:	cmp	x0, #0x0
  43934c:	cset	w0, eq  // eq = none
  439350:	and	w0, w0, #0xff
  439354:	and	x0, x0, #0xff
  439358:	cmp	x0, #0x0
  43935c:	b.eq	439388 <config_parse@plt+0x2e1d8>  // b.none
  439360:	adrp	x0, 455000 <config_parse@plt+0x49e50>
  439364:	add	x1, x0, #0x183
  439368:	adrp	x0, 456000 <config_parse@plt+0x4ae50>
  43936c:	add	x4, x0, #0xa28
  439370:	mov	w3, #0xe5                  	// #229
  439374:	mov	x2, x1
  439378:	adrp	x0, 455000 <config_parse@plt+0x49e50>
  43937c:	add	x1, x0, #0x300
  439380:	mov	w0, #0x0                   	// #0
  439384:	bl	409d50 <log_assert_failed_realm@plt>
  439388:	ldr	x0, [sp, #32]
  43938c:	bl	40ace0 <json_variant_is_negative@plt>
  439390:	and	w0, w0, #0xff
  439394:	cmp	w0, #0x0
  439398:	b.eq	4393a8 <config_parse@plt+0x2e1f8>  // b.none
  43939c:	mov	x0, #0xffffffffffffffff    	// #-1
  4393a0:	str	x0, [sp, #64]
  4393a4:	b	4394e8 <config_parse@plt+0x2e338>
  4393a8:	ldr	x0, [sp, #32]
  4393ac:	bl	438448 <config_parse@plt+0x2d298>
  4393b0:	and	w0, w0, #0xff
  4393b4:	eor	w0, w0, #0x1
  4393b8:	and	w0, w0, #0xff
  4393bc:	cmp	w0, #0x0
  4393c0:	b.eq	439444 <config_parse@plt+0x2e294>  // b.none
  4393c4:	ldr	w0, [sp, #28]
  4393c8:	bl	4384b4 <config_parse@plt+0x2d304>
  4393cc:	str	w0, [sp, #56]
  4393d0:	mov	w0, #0x22                  	// #34
  4393d4:	movk	w0, #0x4000, lsl #16
  4393d8:	str	w0, [sp, #60]
  4393dc:	mov	w0, #0x0                   	// #0
  4393e0:	bl	40b180 <log_get_max_level_realm@plt>
  4393e4:	mov	w1, w0
  4393e8:	ldr	w0, [sp, #56]
  4393ec:	and	w0, w0, #0x7
  4393f0:	cmp	w1, w0
  4393f4:	b.lt	43942c <config_parse@plt+0x2e27c>  // b.tstop
  4393f8:	adrp	x0, 455000 <config_parse@plt+0x49e50>
  4393fc:	add	x1, x0, #0x183
  439400:	adrp	x0, 455000 <config_parse@plt+0x49e50>
  439404:	add	x6, x0, #0x3d8
  439408:	adrp	x0, 456000 <config_parse@plt+0x4ae50>
  43940c:	add	x5, x0, #0xa40
  439410:	mov	w4, #0xeb                  	// #235
  439414:	mov	x3, x1
  439418:	ldr	w2, [sp, #60]
  43941c:	ldr	w1, [sp, #56]
  439420:	ldr	x0, [sp, #32]
  439424:	bl	40a9d0 <json_log_internal@plt>
  439428:	b	4394f8 <config_parse@plt+0x2e348>
  43942c:	ldr	w0, [sp, #60]
  439430:	cmp	w0, #0x0
  439434:	cneg	w0, w0, lt  // lt = tstop
  439438:	and	w0, w0, #0xff
  43943c:	neg	w0, w0
  439440:	b	4394f8 <config_parse@plt+0x2e348>
  439444:	ldr	x0, [sp, #32]
  439448:	bl	409a60 <json_variant_unsigned@plt>
  43944c:	str	x0, [sp, #64]
  439450:	ldr	x0, [sp, #32]
  439454:	bl	409a60 <json_variant_unsigned@plt>
  439458:	mov	x1, x0
  43945c:	ldr	x0, [sp, #64]
  439460:	cmp	x0, x1
  439464:	b.eq	4394e8 <config_parse@plt+0x2e338>  // b.none
  439468:	ldr	w0, [sp, #28]
  43946c:	bl	4384b4 <config_parse@plt+0x2d304>
  439470:	str	w0, [sp, #48]
  439474:	mov	w0, #0x16                  	// #22
  439478:	movk	w0, #0x4000, lsl #16
  43947c:	str	w0, [sp, #52]
  439480:	mov	w0, #0x0                   	// #0
  439484:	bl	40b180 <log_get_max_level_realm@plt>
  439488:	mov	w1, w0
  43948c:	ldr	w0, [sp, #48]
  439490:	and	w0, w0, #0x7
  439494:	cmp	w1, w0
  439498:	b.lt	4394d0 <config_parse@plt+0x2e320>  // b.tstop
  43949c:	adrp	x0, 455000 <config_parse@plt+0x49e50>
  4394a0:	add	x1, x0, #0x183
  4394a4:	adrp	x0, 455000 <config_parse@plt+0x49e50>
  4394a8:	add	x6, x0, #0x400
  4394ac:	adrp	x0, 456000 <config_parse@plt+0x4ae50>
  4394b0:	add	x5, x0, #0xa40
  4394b4:	mov	w4, #0xf1                  	// #241
  4394b8:	mov	x3, x1
  4394bc:	ldr	w2, [sp, #52]
  4394c0:	ldr	w1, [sp, #48]
  4394c4:	ldr	x0, [sp, #32]
  4394c8:	bl	40a9d0 <json_log_internal@plt>
  4394cc:	b	4394f8 <config_parse@plt+0x2e348>
  4394d0:	ldr	w0, [sp, #52]
  4394d4:	cmp	w0, #0x0
  4394d8:	cneg	w0, w0, lt  // lt = tstop
  4394dc:	and	w0, w0, #0xff
  4394e0:	neg	w0, w0
  4394e4:	b	4394f8 <config_parse@plt+0x2e348>
  4394e8:	ldr	x0, [sp, #72]
  4394ec:	ldr	x1, [sp, #64]
  4394f0:	str	x1, [x0]
  4394f4:	mov	w0, #0x0                   	// #0
  4394f8:	ldp	x29, x30, [sp], #80
  4394fc:	ret
  439500:	stp	x29, x30, [sp, #-144]!
  439504:	mov	x29, sp
  439508:	str	x19, [sp, #16]
  43950c:	str	x0, [sp, #56]
  439510:	str	x1, [sp, #48]
  439514:	str	w2, [sp, #44]
  439518:	str	x3, [sp, #32]
  43951c:	adrp	x0, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  439520:	ldr	x0, [x0, #4048]
  439524:	ldr	x1, [x0]
  439528:	str	x1, [sp, #136]
  43952c:	mov	x1, #0x0                   	// #0
  439530:	ldr	x0, [sp, #32]
  439534:	str	x0, [sp, #80]
  439538:	ldr	x0, [sp, #80]
  43953c:	cmp	x0, #0x0
  439540:	cset	w0, eq  // eq = none
  439544:	and	w0, w0, #0xff
  439548:	and	x0, x0, #0xff
  43954c:	cmp	x0, #0x0
  439550:	b.eq	43957c <config_parse@plt+0x2e3cc>  // b.none
  439554:	adrp	x0, 455000 <config_parse@plt+0x49e50>
  439558:	add	x1, x0, #0x183
  43955c:	adrp	x0, 456000 <config_parse@plt+0x4ae50>
  439560:	add	x4, x0, #0xa58
  439564:	mov	w3, #0xff                  	// #255
  439568:	mov	x2, x1
  43956c:	adrp	x0, 455000 <config_parse@plt+0x49e50>
  439570:	add	x1, x0, #0x428
  439574:	mov	w0, #0x0                   	// #0
  439578:	bl	409d50 <log_assert_failed_realm@plt>
  43957c:	ldr	x0, [sp, #48]
  439580:	str	x0, [sp, #96]
  439584:	str	xzr, [sp, #104]
  439588:	b	4397b8 <config_parse@plt+0x2e608>
  43958c:	adrp	x0, 455000 <config_parse@plt+0x49e50>
  439590:	add	x0, x0, #0x490
  439594:	add	x2, sp, #0x70
  439598:	mov	x3, x0
  43959c:	ldp	x0, x1, [x3]
  4395a0:	stp	x0, x1, [x2]
  4395a4:	ldr	x0, [x3, #16]
  4395a8:	str	x0, [x2, #16]
  4395ac:	add	x0, sp, #0x70
  4395b0:	mov	x4, x0
  4395b4:	ldr	w3, [sp, #44]
  4395b8:	adrp	x0, 438000 <config_parse@plt+0x2ce50>
  4395bc:	add	x2, x0, #0x5dc
  4395c0:	adrp	x0, 46e000 <config_parse@plt+0x62e50>
  4395c4:	add	x1, x0, #0xf20
  4395c8:	ldr	x0, [sp, #88]
  4395cc:	bl	40ac30 <json_dispatch@plt>
  4395d0:	str	w0, [sp, #68]
  4395d4:	ldr	w0, [sp, #68]
  4395d8:	cmp	w0, #0x0
  4395dc:	b.ge	4395e8 <config_parse@plt+0x2e438>  // b.tcont
  4395e0:	ldr	w0, [sp, #68]
  4395e4:	b	439800 <config_parse@plt+0x2e650>
  4395e8:	ldr	w0, [sp, #112]
  4395ec:	lsr	w0, w0, #31
  4395f0:	and	w0, w0, #0xff
  4395f4:	and	x0, x0, #0xff
  4395f8:	cmp	x0, #0x0
  4395fc:	b.eq	439628 <config_parse@plt+0x2e478>  // b.none
  439600:	adrp	x0, 455000 <config_parse@plt+0x49e50>
  439604:	add	x1, x0, #0x183
  439608:	adrp	x0, 456000 <config_parse@plt+0x4ae50>
  43960c:	add	x4, x0, #0xa58
  439610:	mov	w3, #0x118                 	// #280
  439614:	mov	x2, x1
  439618:	adrp	x0, 455000 <config_parse@plt+0x49e50>
  43961c:	add	x1, x0, #0x430
  439620:	mov	w0, #0x0                   	// #0
  439624:	bl	409d50 <log_assert_failed_realm@plt>
  439628:	ldr	w0, [sp, #112]
  43962c:	cmp	w0, #0xf
  439630:	cset	w0, gt
  439634:	and	w0, w0, #0xff
  439638:	and	x0, x0, #0xff
  43963c:	cmp	x0, #0x0
  439640:	b.eq	43966c <config_parse@plt+0x2e4bc>  // b.none
  439644:	adrp	x0, 455000 <config_parse@plt+0x49e50>
  439648:	add	x1, x0, #0x183
  43964c:	adrp	x0, 456000 <config_parse@plt+0x4ae50>
  439650:	add	x4, x0, #0xa58
  439654:	mov	w3, #0x119                 	// #281
  439658:	mov	x2, x1
  43965c:	adrp	x0, 455000 <config_parse@plt+0x49e50>
  439660:	add	x1, x0, #0x440
  439664:	mov	w0, #0x0                   	// #0
  439668:	bl	409d50 <log_assert_failed_realm@plt>
  43966c:	ldr	w0, [sp, #112]
  439670:	ldr	x1, [sp, #80]
  439674:	sxtw	x0, w0
  439678:	add	x0, x0, #0x10
  43967c:	lsl	x0, x0, #3
  439680:	add	x0, x1, x0
  439684:	ldr	x0, [x0, #8]
  439688:	cmp	x0, #0x0
  43968c:	b.eq	439710 <config_parse@plt+0x2e560>  // b.none
  439690:	ldr	w0, [sp, #44]
  439694:	bl	4384b4 <config_parse@plt+0x2d304>
  439698:	str	w0, [sp, #72]
  43969c:	mov	w0, #0x16                  	// #22
  4396a0:	movk	w0, #0x4000, lsl #16
  4396a4:	str	w0, [sp, #76]
  4396a8:	mov	w0, #0x0                   	// #0
  4396ac:	bl	40b180 <log_get_max_level_realm@plt>
  4396b0:	mov	w1, w0
  4396b4:	ldr	w0, [sp, #72]
  4396b8:	and	w0, w0, #0x7
  4396bc:	cmp	w1, w0
  4396c0:	b.lt	4396f8 <config_parse@plt+0x2e548>  // b.tstop
  4396c4:	adrp	x0, 455000 <config_parse@plt+0x49e50>
  4396c8:	add	x1, x0, #0x183
  4396cc:	adrp	x0, 455000 <config_parse@plt+0x49e50>
  4396d0:	add	x6, x0, #0x458
  4396d4:	adrp	x0, 456000 <config_parse@plt+0x4ae50>
  4396d8:	add	x5, x0, #0xa68
  4396dc:	mov	w4, #0x11c                 	// #284
  4396e0:	mov	x3, x1
  4396e4:	ldr	w2, [sp, #76]
  4396e8:	ldr	w1, [sp, #72]
  4396ec:	ldr	x0, [sp, #48]
  4396f0:	bl	40a9d0 <json_log_internal@plt>
  4396f4:	b	439800 <config_parse@plt+0x2e650>
  4396f8:	ldr	w0, [sp, #76]
  4396fc:	cmp	w0, #0x0
  439700:	cneg	w0, w0, lt  // lt = tstop
  439704:	and	w0, w0, #0xff
  439708:	neg	w0, w0
  43970c:	b	439800 <config_parse@plt+0x2e650>
  439710:	ldr	w19, [sp, #112]
  439714:	mov	x1, #0x1                   	// #1
  439718:	mov	x0, #0x10                  	// #16
  43971c:	bl	438190 <config_parse@plt+0x2cfe0>
  439720:	mov	x2, x0
  439724:	ldr	x1, [sp, #80]
  439728:	sxtw	x0, w19
  43972c:	add	x0, x0, #0x10
  439730:	lsl	x0, x0, #3
  439734:	add	x0, x1, x0
  439738:	str	x2, [x0, #8]
  43973c:	ldr	w0, [sp, #112]
  439740:	ldr	x1, [sp, #80]
  439744:	sxtw	x0, w0
  439748:	add	x0, x0, #0x10
  43974c:	lsl	x0, x0, #3
  439750:	add	x0, x1, x0
  439754:	ldr	x0, [x0, #8]
  439758:	cmp	x0, #0x0
  43975c:	b.ne	439780 <config_parse@plt+0x2e5d0>  // b.any
  439760:	adrp	x0, 455000 <config_parse@plt+0x49e50>
  439764:	add	x1, x0, #0x183
  439768:	adrp	x0, 456000 <config_parse@plt+0x4ae50>
  43976c:	add	x3, x0, #0xa68
  439770:	mov	w2, #0x121                 	// #289
  439774:	mov	w0, #0x0                   	// #0
  439778:	bl	40b0b0 <log_oom_internal@plt>
  43977c:	b	439800 <config_parse@plt+0x2e650>
  439780:	ldr	w0, [sp, #112]
  439784:	ldr	x1, [sp, #80]
  439788:	sxtw	x0, w0
  43978c:	add	x0, x0, #0x10
  439790:	lsl	x0, x0, #3
  439794:	add	x0, x1, x0
  439798:	ldr	x0, [x0, #8]
  43979c:	ldr	x2, [sp, #120]
  4397a0:	ldr	x1, [sp, #128]
  4397a4:	str	x2, [x0]
  4397a8:	str	x1, [x0, #8]
  4397ac:	ldr	x0, [sp, #104]
  4397b0:	add	x0, x0, #0x1
  4397b4:	str	x0, [sp, #104]
  4397b8:	ldr	x0, [sp, #96]
  4397bc:	bl	43846c <config_parse@plt+0x2d2bc>
  4397c0:	and	w0, w0, #0xff
  4397c4:	cmp	w0, #0x0
  4397c8:	b.eq	4397fc <config_parse@plt+0x2e64c>  // b.none
  4397cc:	ldr	x19, [sp, #104]
  4397d0:	ldr	x0, [sp, #96]
  4397d4:	bl	40aa50 <json_variant_elements@plt>
  4397d8:	cmp	x19, x0
  4397dc:	b.cs	4397fc <config_parse@plt+0x2e64c>  // b.hs, b.nlast
  4397e0:	ldr	x0, [sp, #96]
  4397e4:	ldr	x1, [sp, #104]
  4397e8:	bl	4098a0 <json_variant_by_index@plt>
  4397ec:	str	x0, [sp, #88]
  4397f0:	mov	w0, #0x1                   	// #1
  4397f4:	cmp	w0, #0x0
  4397f8:	b.ne	43958c <config_parse@plt+0x2e3dc>  // b.any
  4397fc:	mov	w0, #0x0                   	// #0
  439800:	mov	w1, w0
  439804:	adrp	x0, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  439808:	ldr	x0, [x0, #4048]
  43980c:	ldr	x2, [sp, #136]
  439810:	ldr	x0, [x0]
  439814:	eor	x0, x2, x0
  439818:	cmp	x0, #0x0
  43981c:	b.eq	439824 <config_parse@plt+0x2e674>  // b.none
  439820:	bl	40a440 <__stack_chk_fail@plt>
  439824:	mov	w0, w1
  439828:	ldr	x19, [sp, #16]
  43982c:	ldp	x29, x30, [sp], #144
  439830:	ret
  439834:	stp	x29, x30, [sp, #-144]!
  439838:	mov	x29, sp
  43983c:	str	x19, [sp, #16]
  439840:	str	x0, [sp, #56]
  439844:	str	x1, [sp, #48]
  439848:	str	w2, [sp, #44]
  43984c:	str	x3, [sp, #32]
  439850:	ldr	x0, [sp, #32]
  439854:	str	x0, [sp, #104]
  439858:	str	xzr, [sp, #96]
  43985c:	ldr	x0, [sp, #48]
  439860:	str	x0, [sp, #128]
  439864:	str	xzr, [sp, #136]
  439868:	b	439a18 <config_parse@plt+0x2e868>
  43986c:	ldr	x0, [sp, #112]
  439870:	bl	438424 <config_parse@plt+0x2d274>
  439874:	and	w0, w0, #0xff
  439878:	eor	w0, w0, #0x1
  43987c:	and	w0, w0, #0xff
  439880:	cmp	w0, #0x0
  439884:	b.eq	439908 <config_parse@plt+0x2e758>  // b.none
  439888:	ldr	w0, [sp, #44]
  43988c:	bl	4384b4 <config_parse@plt+0x2d304>
  439890:	str	w0, [sp, #88]
  439894:	mov	w0, #0x16                  	// #22
  439898:	movk	w0, #0x4000, lsl #16
  43989c:	str	w0, [sp, #92]
  4398a0:	mov	w0, #0x0                   	// #0
  4398a4:	bl	40b180 <log_get_max_level_realm@plt>
  4398a8:	mov	w1, w0
  4398ac:	ldr	w0, [sp, #88]
  4398b0:	and	w0, w0, #0x7
  4398b4:	cmp	w1, w0
  4398b8:	b.lt	4398f0 <config_parse@plt+0x2e740>  // b.tstop
  4398bc:	adrp	x0, 455000 <config_parse@plt+0x49e50>
  4398c0:	add	x1, x0, #0x183
  4398c4:	adrp	x0, 455000 <config_parse@plt+0x49e50>
  4398c8:	add	x6, x0, #0x4a8
  4398cc:	adrp	x0, 456000 <config_parse@plt+0x4ae50>
  4398d0:	add	x5, x0, #0xa78
  4398d4:	mov	w4, #0x135                 	// #309
  4398d8:	mov	x3, x1
  4398dc:	ldr	w2, [sp, #92]
  4398e0:	ldr	w1, [sp, #88]
  4398e4:	ldr	x0, [sp, #48]
  4398e8:	bl	40a9d0 <json_log_internal@plt>
  4398ec:	b	439a98 <config_parse@plt+0x2e8e8>
  4398f0:	ldr	w0, [sp, #92]
  4398f4:	cmp	w0, #0x0
  4398f8:	cneg	w0, w0, lt  // lt = tstop
  4398fc:	and	w0, w0, #0xff
  439900:	neg	w0, w0
  439904:	b	439a98 <config_parse@plt+0x2e8e8>
  439908:	ldr	x0, [sp, #112]
  43990c:	bl	409820 <json_variant_string@plt>
  439910:	str	x0, [sp, #120]
  439914:	ldr	x0, [sp, #120]
  439918:	cmp	x0, #0x0
  43991c:	cset	w0, eq  // eq = none
  439920:	and	w0, w0, #0xff
  439924:	and	x0, x0, #0xff
  439928:	cmp	x0, #0x0
  43992c:	b.eq	439958 <config_parse@plt+0x2e7a8>  // b.none
  439930:	adrp	x0, 455000 <config_parse@plt+0x49e50>
  439934:	add	x1, x0, #0x183
  439938:	adrp	x0, 456000 <config_parse@plt+0x4ae50>
  43993c:	add	x4, x0, #0xa90
  439940:	mov	w3, #0x138                 	// #312
  439944:	mov	x2, x1
  439948:	adrp	x0, 455000 <config_parse@plt+0x49e50>
  43994c:	add	x1, x0, #0x2b8
  439950:	mov	w0, #0x0                   	// #0
  439954:	bl	409d50 <log_assert_failed_realm@plt>
  439958:	ldr	x0, [sp, #120]
  43995c:	bl	40a350 <capability_from_name@plt>
  439960:	str	w0, [sp, #76]
  439964:	ldr	w0, [sp, #76]
  439968:	cmp	w0, #0x0
  43996c:	b.ge	4399f4 <config_parse@plt+0x2e844>  // b.tcont
  439970:	ldr	w0, [sp, #44]
  439974:	bl	4384b4 <config_parse@plt+0x2d304>
  439978:	str	w0, [sp, #80]
  43997c:	mov	w0, #0x16                  	// #22
  439980:	movk	w0, #0x4000, lsl #16
  439984:	str	w0, [sp, #84]
  439988:	mov	w0, #0x0                   	// #0
  43998c:	bl	40b180 <log_get_max_level_realm@plt>
  439990:	mov	w1, w0
  439994:	ldr	w0, [sp, #80]
  439998:	and	w0, w0, #0x7
  43999c:	cmp	w1, w0
  4399a0:	b.lt	4399dc <config_parse@plt+0x2e82c>  // b.tstop
  4399a4:	adrp	x0, 455000 <config_parse@plt+0x49e50>
  4399a8:	add	x1, x0, #0x183
  4399ac:	ldr	x7, [sp, #120]
  4399b0:	adrp	x0, 455000 <config_parse@plt+0x49e50>
  4399b4:	add	x6, x0, #0x4d8
  4399b8:	adrp	x0, 456000 <config_parse@plt+0x4ae50>
  4399bc:	add	x5, x0, #0xa78
  4399c0:	mov	w4, #0x13c                 	// #316
  4399c4:	mov	x3, x1
  4399c8:	ldr	w2, [sp, #84]
  4399cc:	ldr	w1, [sp, #80]
  4399d0:	ldr	x0, [sp, #48]
  4399d4:	bl	40a9d0 <json_log_internal@plt>
  4399d8:	b	439a98 <config_parse@plt+0x2e8e8>
  4399dc:	ldr	w0, [sp, #84]
  4399e0:	cmp	w0, #0x0
  4399e4:	cneg	w0, w0, lt  // lt = tstop
  4399e8:	and	w0, w0, #0xff
  4399ec:	neg	w0, w0
  4399f0:	b	439a98 <config_parse@plt+0x2e8e8>
  4399f4:	ldr	w0, [sp, #76]
  4399f8:	mov	x1, #0x1                   	// #1
  4399fc:	lsl	x0, x1, x0
  439a00:	ldr	x1, [sp, #96]
  439a04:	orr	x0, x1, x0
  439a08:	str	x0, [sp, #96]
  439a0c:	ldr	x0, [sp, #136]
  439a10:	add	x0, x0, #0x1
  439a14:	str	x0, [sp, #136]
  439a18:	ldr	x0, [sp, #128]
  439a1c:	bl	43846c <config_parse@plt+0x2d2bc>
  439a20:	and	w0, w0, #0xff
  439a24:	cmp	w0, #0x0
  439a28:	b.eq	439a5c <config_parse@plt+0x2e8ac>  // b.none
  439a2c:	ldr	x19, [sp, #136]
  439a30:	ldr	x0, [sp, #128]
  439a34:	bl	40aa50 <json_variant_elements@plt>
  439a38:	cmp	x19, x0
  439a3c:	b.cs	439a5c <config_parse@plt+0x2e8ac>  // b.hs, b.nlast
  439a40:	ldr	x0, [sp, #128]
  439a44:	ldr	x1, [sp, #136]
  439a48:	bl	4098a0 <json_variant_by_index@plt>
  439a4c:	str	x0, [sp, #112]
  439a50:	mov	w0, #0x1                   	// #1
  439a54:	cmp	w0, #0x0
  439a58:	b.ne	43986c <config_parse@plt+0x2e6bc>  // b.any
  439a5c:	ldr	x0, [sp, #104]
  439a60:	ldr	x0, [x0]
  439a64:	cmn	x0, #0x1
  439a68:	b.ne	439a7c <config_parse@plt+0x2e8cc>  // b.any
  439a6c:	ldr	x0, [sp, #104]
  439a70:	ldr	x1, [sp, #96]
  439a74:	str	x1, [x0]
  439a78:	b	439a94 <config_parse@plt+0x2e8e4>
  439a7c:	ldr	x0, [sp, #104]
  439a80:	ldr	x1, [x0]
  439a84:	ldr	x0, [sp, #96]
  439a88:	orr	x1, x1, x0
  439a8c:	ldr	x0, [sp, #104]
  439a90:	str	x1, [x0]
  439a94:	mov	w0, #0x0                   	// #0
  439a98:	ldr	x19, [sp, #16]
  439a9c:	ldp	x29, x30, [sp], #144
  439aa0:	ret
  439aa4:	stp	x29, x30, [sp, #-64]!
  439aa8:	mov	x29, sp
  439aac:	str	x0, [sp, #40]
  439ab0:	str	x1, [sp, #32]
  439ab4:	str	w2, [sp, #28]
  439ab8:	str	x3, [sp, #16]
  439abc:	ldr	x0, [sp, #16]
  439ac0:	str	x0, [sp, #56]
  439ac4:	ldr	x0, [sp, #56]
  439ac8:	cmp	x0, #0x0
  439acc:	cset	w0, eq  // eq = none
  439ad0:	and	w0, w0, #0xff
  439ad4:	and	x0, x0, #0xff
  439ad8:	cmp	x0, #0x0
  439adc:	b.eq	439b08 <config_parse@plt+0x2e958>  // b.none
  439ae0:	adrp	x0, 455000 <config_parse@plt+0x49e50>
  439ae4:	add	x1, x0, #0x183
  439ae8:	adrp	x0, 456000 <config_parse@plt+0x4ae50>
  439aec:	add	x4, x0, #0xaa8
  439af0:	mov	w3, #0x158                 	// #344
  439af4:	mov	x2, x1
  439af8:	adrp	x0, 455000 <config_parse@plt+0x49e50>
  439afc:	add	x1, x0, #0x428
  439b00:	mov	w0, #0x0                   	// #0
  439b04:	bl	409d50 <log_assert_failed_realm@plt>
  439b08:	ldr	x0, [sp, #56]
  439b0c:	add	x0, x0, #0x1f0
  439b10:	mov	x4, x0
  439b14:	ldr	w3, [sp, #28]
  439b18:	adrp	x0, 438000 <config_parse@plt+0x2ce50>
  439b1c:	add	x2, x0, #0x5dc
  439b20:	adrp	x0, 46e000 <config_parse@plt+0x62e50>
  439b24:	add	x1, x0, #0xfc0
  439b28:	ldr	x0, [sp, #32]
  439b2c:	bl	40ac30 <json_dispatch@plt>
  439b30:	str	w0, [sp, #52]
  439b34:	ldr	w0, [sp, #52]
  439b38:	cmp	w0, #0x0
  439b3c:	b.ge	439b48 <config_parse@plt+0x2e998>  // b.tcont
  439b40:	ldr	w0, [sp, #52]
  439b44:	b	439b80 <config_parse@plt+0x2e9d0>
  439b48:	ldr	x0, [sp, #56]
  439b4c:	ldr	x0, [x0, #504]
  439b50:	cmn	x0, #0x1
  439b54:	b.eq	439b7c <config_parse@plt+0x2e9cc>  // b.none
  439b58:	ldr	x0, [sp, #56]
  439b5c:	ldr	x1, [x0, #504]
  439b60:	ldr	x0, [sp, #56]
  439b64:	str	x1, [x0, #32]
  439b68:	ldr	x0, [sp, #56]
  439b6c:	ldr	x0, [x0, #504]
  439b70:	mvn	x1, x0
  439b74:	ldr	x0, [sp, #56]
  439b78:	str	x1, [x0, #40]
  439b7c:	mov	w0, #0x0                   	// #0
  439b80:	ldp	x29, x30, [sp], #64
  439b84:	ret
  439b88:	stp	x29, x30, [sp, #-80]!
  439b8c:	mov	x29, sp
  439b90:	str	x0, [sp, #40]
  439b94:	str	x1, [sp, #32]
  439b98:	str	w2, [sp, #28]
  439b9c:	str	x3, [sp, #16]
  439ba0:	ldr	x0, [sp, #16]
  439ba4:	str	x0, [sp, #64]
  439ba8:	ldr	x0, [sp, #64]
  439bac:	cmp	x0, #0x0
  439bb0:	cset	w0, eq  // eq = none
  439bb4:	and	w0, w0, #0xff
  439bb8:	and	x0, x0, #0xff
  439bbc:	cmp	x0, #0x0
  439bc0:	b.eq	439bec <config_parse@plt+0x2ea3c>  // b.none
  439bc4:	adrp	x0, 455000 <config_parse@plt+0x49e50>
  439bc8:	add	x1, x0, #0x183
  439bcc:	adrp	x0, 456000 <config_parse@plt+0x4ae50>
  439bd0:	add	x4, x0, #0xac0
  439bd4:	mov	w3, #0x16a                 	// #362
  439bd8:	mov	x2, x1
  439bdc:	adrp	x0, 455000 <config_parse@plt+0x49e50>
  439be0:	add	x1, x0, #0x428
  439be4:	mov	w0, #0x0                   	// #0
  439be8:	bl	409d50 <log_assert_failed_realm@plt>
  439bec:	ldr	x0, [sp, #32]
  439bf0:	bl	409d40 <json_variant_integer@plt>
  439bf4:	str	x0, [sp, #72]
  439bf8:	ldr	x0, [sp, #72]
  439bfc:	cmn	x0, #0x3e8
  439c00:	b.lt	439c10 <config_parse@plt+0x2ea60>  // b.tstop
  439c04:	ldr	x0, [sp, #72]
  439c08:	cmp	x0, #0x3e8
  439c0c:	b.le	439c94 <config_parse@plt+0x2eae4>
  439c10:	ldr	w0, [sp, #28]
  439c14:	bl	4384b4 <config_parse@plt+0x2d304>
  439c18:	str	w0, [sp, #56]
  439c1c:	mov	w0, #0x16                  	// #22
  439c20:	movk	w0, #0x4000, lsl #16
  439c24:	str	w0, [sp, #60]
  439c28:	mov	w0, #0x0                   	// #0
  439c2c:	bl	40b180 <log_get_max_level_realm@plt>
  439c30:	mov	w1, w0
  439c34:	ldr	w0, [sp, #56]
  439c38:	and	w0, w0, #0x7
  439c3c:	cmp	w1, w0
  439c40:	b.lt	439c7c <config_parse@plt+0x2eacc>  // b.tstop
  439c44:	adrp	x0, 455000 <config_parse@plt+0x49e50>
  439c48:	add	x1, x0, #0x183
  439c4c:	ldr	x7, [sp, #72]
  439c50:	adrp	x0, 455000 <config_parse@plt+0x49e50>
  439c54:	add	x6, x0, #0x4f0
  439c58:	adrp	x0, 456000 <config_parse@plt+0x4ae50>
  439c5c:	add	x5, x0, #0xad8
  439c60:	mov	w4, #0x16e                 	// #366
  439c64:	mov	x3, x1
  439c68:	ldr	w2, [sp, #60]
  439c6c:	ldr	w1, [sp, #56]
  439c70:	ldr	x0, [sp, #32]
  439c74:	bl	40a9d0 <json_log_internal@plt>
  439c78:	b	439cb4 <config_parse@plt+0x2eb04>
  439c7c:	ldr	w0, [sp, #60]
  439c80:	cmp	w0, #0x0
  439c84:	cneg	w0, w0, lt  // lt = tstop
  439c88:	and	w0, w0, #0xff
  439c8c:	neg	w0, w0
  439c90:	b	439cb4 <config_parse@plt+0x2eb04>
  439c94:	ldr	x0, [sp, #72]
  439c98:	mov	w1, w0
  439c9c:	ldr	x0, [sp, #64]
  439ca0:	str	w1, [x0, #276]
  439ca4:	ldr	x0, [sp, #64]
  439ca8:	mov	w1, #0x1                   	// #1
  439cac:	strb	w1, [x0, #280]
  439cb0:	mov	w0, #0x0                   	// #0
  439cb4:	ldp	x29, x30, [sp], #80
  439cb8:	ret
  439cbc:	stp	x29, x30, [sp, #-96]!
  439cc0:	mov	x29, sp
  439cc4:	str	x0, [sp, #40]
  439cc8:	str	x1, [sp, #32]
  439ccc:	str	w2, [sp, #28]
  439cd0:	str	x3, [sp, #16]
  439cd4:	ldr	x0, [sp, #16]
  439cd8:	str	x0, [sp, #80]
  439cdc:	ldr	x0, [sp, #80]
  439ce0:	cmp	x0, #0x0
  439ce4:	cset	w0, eq  // eq = none
  439ce8:	and	w0, w0, #0xff
  439cec:	and	x0, x0, #0xff
  439cf0:	cmp	x0, #0x0
  439cf4:	b.eq	439d20 <config_parse@plt+0x2eb70>  // b.none
  439cf8:	adrp	x0, 455000 <config_parse@plt+0x49e50>
  439cfc:	add	x1, x0, #0x183
  439d00:	adrp	x0, 456000 <config_parse@plt+0x4ae50>
  439d04:	add	x4, x0, #0xaf0
  439d08:	mov	w3, #0x17b                 	// #379
  439d0c:	mov	x2, x1
  439d10:	adrp	x0, 455000 <config_parse@plt+0x49e50>
  439d14:	add	x1, x0, #0x518
  439d18:	mov	w0, #0x0                   	// #0
  439d1c:	bl	409d50 <log_assert_failed_realm@plt>
  439d20:	ldr	x0, [sp, #32]
  439d24:	bl	409a60 <json_variant_unsigned@plt>
  439d28:	str	x0, [sp, #88]
  439d2c:	ldr	x0, [sp, #88]
  439d30:	str	w0, [sp, #60]
  439d34:	ldr	w0, [sp, #60]
  439d38:	ldr	x1, [sp, #88]
  439d3c:	cmp	x1, x0
  439d40:	b.eq	439dc8 <config_parse@plt+0x2ec18>  // b.none
  439d44:	ldr	w0, [sp, #28]
  439d48:	bl	4384b4 <config_parse@plt+0x2d304>
  439d4c:	str	w0, [sp, #72]
  439d50:	mov	w0, #0x16                  	// #22
  439d54:	movk	w0, #0x4000, lsl #16
  439d58:	str	w0, [sp, #76]
  439d5c:	mov	w0, #0x0                   	// #0
  439d60:	bl	40b180 <log_get_max_level_realm@plt>
  439d64:	mov	w1, w0
  439d68:	ldr	w0, [sp, #72]
  439d6c:	and	w0, w0, #0x7
  439d70:	cmp	w1, w0
  439d74:	b.lt	439db0 <config_parse@plt+0x2ec00>  // b.tstop
  439d78:	adrp	x0, 455000 <config_parse@plt+0x49e50>
  439d7c:	add	x1, x0, #0x183
  439d80:	ldr	x7, [sp, #88]
  439d84:	adrp	x0, 455000 <config_parse@plt+0x49e50>
  439d88:	add	x6, x0, #0x520
  439d8c:	adrp	x0, 456000 <config_parse@plt+0x4ae50>
  439d90:	add	x5, x0, #0xb00
  439d94:	mov	w4, #0x181                 	// #385
  439d98:	mov	x3, x1
  439d9c:	ldr	w2, [sp, #76]
  439da0:	ldr	w1, [sp, #72]
  439da4:	ldr	x0, [sp, #32]
  439da8:	bl	40a9d0 <json_log_internal@plt>
  439dac:	b	439e78 <config_parse@plt+0x2ecc8>
  439db0:	ldr	w0, [sp, #76]
  439db4:	cmp	w0, #0x0
  439db8:	cneg	w0, w0, lt  // lt = tstop
  439dbc:	and	w0, w0, #0xff
  439dc0:	neg	w0, w0
  439dc4:	b	439e78 <config_parse@plt+0x2ecc8>
  439dc8:	ldr	w0, [sp, #60]
  439dcc:	bl	40a090 <uid_is_valid@plt>
  439dd0:	and	w0, w0, #0xff
  439dd4:	eor	w0, w0, #0x1
  439dd8:	and	w0, w0, #0xff
  439ddc:	cmp	w0, #0x0
  439de0:	b.eq	439e68 <config_parse@plt+0x2ecb8>  // b.none
  439de4:	ldr	w0, [sp, #28]
  439de8:	bl	4384b4 <config_parse@plt+0x2d304>
  439dec:	str	w0, [sp, #64]
  439df0:	mov	w0, #0x16                  	// #22
  439df4:	movk	w0, #0x4000, lsl #16
  439df8:	str	w0, [sp, #68]
  439dfc:	mov	w0, #0x0                   	// #0
  439e00:	bl	40b180 <log_get_max_level_realm@plt>
  439e04:	mov	w1, w0
  439e08:	ldr	w0, [sp, #64]
  439e0c:	and	w0, w0, #0x7
  439e10:	cmp	w1, w0
  439e14:	b.lt	439e50 <config_parse@plt+0x2eca0>  // b.tstop
  439e18:	adrp	x0, 455000 <config_parse@plt+0x49e50>
  439e1c:	add	x1, x0, #0x183
  439e20:	ldr	w7, [sp, #60]
  439e24:	adrp	x0, 455000 <config_parse@plt+0x49e50>
  439e28:	add	x6, x0, #0x540
  439e2c:	adrp	x0, 456000 <config_parse@plt+0x4ae50>
  439e30:	add	x5, x0, #0xb00
  439e34:	mov	w4, #0x185                 	// #389
  439e38:	mov	x3, x1
  439e3c:	ldr	w2, [sp, #68]
  439e40:	ldr	w1, [sp, #64]
  439e44:	ldr	x0, [sp, #32]
  439e48:	bl	40a9d0 <json_log_internal@plt>
  439e4c:	b	439e78 <config_parse@plt+0x2ecc8>
  439e50:	ldr	w0, [sp, #68]
  439e54:	cmp	w0, #0x0
  439e58:	cneg	w0, w0, lt  // lt = tstop
  439e5c:	and	w0, w0, #0xff
  439e60:	neg	w0, w0
  439e64:	b	439e78 <config_parse@plt+0x2ecc8>
  439e68:	ldr	x0, [sp, #80]
  439e6c:	ldr	w1, [sp, #60]
  439e70:	str	w1, [x0]
  439e74:	mov	w0, #0x0                   	// #0
  439e78:	ldp	x29, x30, [sp], #96
  439e7c:	ret
  439e80:	stp	x29, x30, [sp, #-128]!
  439e84:	mov	x29, sp
  439e88:	str	x19, [sp, #16]
  439e8c:	str	x0, [sp, #56]
  439e90:	str	x1, [sp, #48]
  439e94:	str	w2, [sp, #44]
  439e98:	str	x3, [sp, #32]
  439e9c:	adrp	x0, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  439ea0:	ldr	x0, [x0, #4048]
  439ea4:	ldr	x1, [x0]
  439ea8:	str	x1, [sp, #120]
  439eac:	mov	x1, #0x0                   	// #0
  439eb0:	ldr	x0, [sp, #32]
  439eb4:	str	x0, [sp, #80]
  439eb8:	ldr	x0, [sp, #80]
  439ebc:	cmp	x0, #0x0
  439ec0:	cset	w0, eq  // eq = none
  439ec4:	and	w0, w0, #0xff
  439ec8:	and	x0, x0, #0xff
  439ecc:	cmp	x0, #0x0
  439ed0:	b.eq	439efc <config_parse@plt+0x2ed4c>  // b.none
  439ed4:	adrp	x0, 455000 <config_parse@plt+0x49e50>
  439ed8:	add	x1, x0, #0x183
  439edc:	adrp	x0, 456000 <config_parse@plt+0x4ae50>
  439ee0:	add	x4, x0, #0xb10
  439ee4:	mov	w3, #0x191                 	// #401
  439ee8:	mov	x2, x1
  439eec:	adrp	x0, 455000 <config_parse@plt+0x49e50>
  439ef0:	add	x1, x0, #0x428
  439ef4:	mov	w0, #0x0                   	// #0
  439ef8:	bl	409d50 <log_assert_failed_realm@plt>
  439efc:	ldr	x0, [sp, #48]
  439f00:	str	x0, [sp, #104]
  439f04:	str	xzr, [sp, #112]
  439f08:	b	43a070 <config_parse@plt+0x2eec0>
  439f0c:	ldr	x0, [sp, #88]
  439f10:	bl	438448 <config_parse@plt+0x2d298>
  439f14:	and	w0, w0, #0xff
  439f18:	eor	w0, w0, #0x1
  439f1c:	and	w0, w0, #0xff
  439f20:	cmp	w0, #0x0
  439f24:	b.eq	439fa8 <config_parse@plt+0x2edf8>  // b.none
  439f28:	ldr	w0, [sp, #44]
  439f2c:	bl	4384b4 <config_parse@plt+0x2d304>
  439f30:	str	w0, [sp, #72]
  439f34:	mov	w0, #0x16                  	// #22
  439f38:	movk	w0, #0x4000, lsl #16
  439f3c:	str	w0, [sp, #76]
  439f40:	mov	w0, #0x0                   	// #0
  439f44:	bl	40b180 <log_get_max_level_realm@plt>
  439f48:	mov	w1, w0
  439f4c:	ldr	w0, [sp, #72]
  439f50:	and	w0, w0, #0x7
  439f54:	cmp	w1, w0
  439f58:	b.lt	439f90 <config_parse@plt+0x2ede0>  // b.tstop
  439f5c:	adrp	x0, 455000 <config_parse@plt+0x49e50>
  439f60:	add	x1, x0, #0x183
  439f64:	adrp	x0, 455000 <config_parse@plt+0x49e50>
  439f68:	add	x6, x0, #0x560
  439f6c:	adrp	x0, 456000 <config_parse@plt+0x4ae50>
  439f70:	add	x5, x0, #0xb28
  439f74:	mov	w4, #0x197                 	// #407
  439f78:	mov	x3, x1
  439f7c:	ldr	w2, [sp, #76]
  439f80:	ldr	w1, [sp, #72]
  439f84:	ldr	x0, [sp, #48]
  439f88:	bl	40a9d0 <json_log_internal@plt>
  439f8c:	b	43a0b8 <config_parse@plt+0x2ef08>
  439f90:	ldr	w0, [sp, #76]
  439f94:	cmp	w0, #0x0
  439f98:	cneg	w0, w0, lt  // lt = tstop
  439f9c:	and	w0, w0, #0xff
  439fa0:	neg	w0, w0
  439fa4:	b	43a0b8 <config_parse@plt+0x2ef08>
  439fa8:	add	x0, sp, #0x40
  439fac:	mov	x3, x0
  439fb0:	ldr	w2, [sp, #44]
  439fb4:	ldr	x1, [sp, #88]
  439fb8:	ldr	x0, [sp, #56]
  439fbc:	bl	439cbc <config_parse@plt+0x2eb0c>
  439fc0:	str	w0, [sp, #68]
  439fc4:	ldr	w0, [sp, #68]
  439fc8:	cmp	w0, #0x0
  439fcc:	b.ge	439fd8 <config_parse@plt+0x2ee28>  // b.tcont
  439fd0:	ldr	w0, [sp, #68]
  439fd4:	b	43a0b8 <config_parse@plt+0x2ef08>
  439fd8:	ldr	x0, [sp, #80]
  439fdc:	ldr	x3, [x0, #544]
  439fe0:	ldr	x0, [sp, #80]
  439fe4:	ldr	x0, [x0, #552]
  439fe8:	add	x0, x0, #0x1
  439fec:	mov	x2, #0x4                   	// #4
  439ff0:	mov	x1, x0
  439ff4:	mov	x0, x3
  439ff8:	bl	409b10 <reallocarray@plt>
  439ffc:	str	x0, [sp, #96]
  43a000:	ldr	x0, [sp, #96]
  43a004:	cmp	x0, #0x0
  43a008:	b.ne	43a02c <config_parse@plt+0x2ee7c>  // b.any
  43a00c:	adrp	x0, 455000 <config_parse@plt+0x49e50>
  43a010:	add	x1, x0, #0x183
  43a014:	adrp	x0, 456000 <config_parse@plt+0x4ae50>
  43a018:	add	x3, x0, #0xb28
  43a01c:	mov	w2, #0x1a0                 	// #416
  43a020:	mov	w0, #0x0                   	// #0
  43a024:	bl	40b0b0 <log_oom_internal@plt>
  43a028:	b	43a0b8 <config_parse@plt+0x2ef08>
  43a02c:	ldr	x0, [sp, #80]
  43a030:	ldr	x1, [sp, #96]
  43a034:	str	x1, [x0, #544]
  43a038:	ldr	x0, [sp, #80]
  43a03c:	ldr	x1, [x0, #544]
  43a040:	ldr	x0, [sp, #80]
  43a044:	ldr	x0, [x0, #552]
  43a048:	add	x3, x0, #0x1
  43a04c:	ldr	x2, [sp, #80]
  43a050:	str	x3, [x2, #552]
  43a054:	lsl	x0, x0, #2
  43a058:	add	x0, x1, x0
  43a05c:	ldr	w1, [sp, #64]
  43a060:	str	w1, [x0]
  43a064:	ldr	x0, [sp, #112]
  43a068:	add	x0, x0, #0x1
  43a06c:	str	x0, [sp, #112]
  43a070:	ldr	x0, [sp, #104]
  43a074:	bl	43846c <config_parse@plt+0x2d2bc>
  43a078:	and	w0, w0, #0xff
  43a07c:	cmp	w0, #0x0
  43a080:	b.eq	43a0b4 <config_parse@plt+0x2ef04>  // b.none
  43a084:	ldr	x19, [sp, #112]
  43a088:	ldr	x0, [sp, #104]
  43a08c:	bl	40aa50 <json_variant_elements@plt>
  43a090:	cmp	x19, x0
  43a094:	b.cs	43a0b4 <config_parse@plt+0x2ef04>  // b.hs, b.nlast
  43a098:	ldr	x0, [sp, #104]
  43a09c:	ldr	x1, [sp, #112]
  43a0a0:	bl	4098a0 <json_variant_by_index@plt>
  43a0a4:	str	x0, [sp, #88]
  43a0a8:	mov	w0, #0x1                   	// #1
  43a0ac:	cmp	w0, #0x0
  43a0b0:	b.ne	439f0c <config_parse@plt+0x2ed5c>  // b.any
  43a0b4:	mov	w0, #0x0                   	// #0
  43a0b8:	mov	w1, w0
  43a0bc:	adrp	x0, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  43a0c0:	ldr	x0, [x0, #4048]
  43a0c4:	ldr	x2, [sp, #120]
  43a0c8:	ldr	x0, [x0]
  43a0cc:	eor	x0, x2, x0
  43a0d0:	cmp	x0, #0x0
  43a0d4:	b.eq	43a0dc <config_parse@plt+0x2ef2c>  // b.none
  43a0d8:	bl	40a440 <__stack_chk_fail@plt>
  43a0dc:	mov	w0, w1
  43a0e0:	ldr	x19, [sp, #16]
  43a0e4:	ldp	x29, x30, [sp], #128
  43a0e8:	ret
  43a0ec:	stp	x29, x30, [sp, #-48]!
  43a0f0:	mov	x29, sp
  43a0f4:	str	x0, [sp, #40]
  43a0f8:	str	x1, [sp, #32]
  43a0fc:	str	w2, [sp, #28]
  43a100:	str	x3, [sp, #16]
  43a104:	ldr	x4, [sp, #16]
  43a108:	ldr	w3, [sp, #28]
  43a10c:	adrp	x0, 438000 <config_parse@plt+0x2ce50>
  43a110:	add	x2, x0, #0x5dc
  43a114:	adrp	x0, 46f000 <config_parse@plt+0x63e50>
  43a118:	add	x1, x0, #0xb0
  43a11c:	ldr	x0, [sp, #32]
  43a120:	bl	40ac30 <json_dispatch@plt>
  43a124:	ldp	x29, x30, [sp], #48
  43a128:	ret
  43a12c:	stp	x29, x30, [sp, #-48]!
  43a130:	mov	x29, sp
  43a134:	str	x0, [sp, #40]
  43a138:	str	x1, [sp, #32]
  43a13c:	str	w2, [sp, #28]
  43a140:	str	x3, [sp, #16]
  43a144:	ldr	x4, [sp, #16]
  43a148:	ldr	w3, [sp, #28]
  43a14c:	adrp	x0, 438000 <config_parse@plt+0x2ce50>
  43a150:	add	x2, x0, #0x5dc
  43a154:	adrp	x0, 46f000 <config_parse@plt+0x63e50>
  43a158:	add	x1, x0, #0xe40
  43a15c:	ldr	x0, [sp, #32]
  43a160:	bl	40ac30 <json_dispatch@plt>
  43a164:	ldp	x29, x30, [sp], #48
  43a168:	ret
  43a16c:	stp	x29, x30, [sp, #-48]!
  43a170:	mov	x29, sp
  43a174:	str	x0, [sp, #40]
  43a178:	str	x1, [sp, #32]
  43a17c:	str	w2, [sp, #28]
  43a180:	str	x3, [sp, #16]
  43a184:	ldr	x4, [sp, #16]
  43a188:	ldr	w3, [sp, #28]
  43a18c:	adrp	x0, 438000 <config_parse@plt+0x2ce50>
  43a190:	add	x2, x0, #0x5dc
  43a194:	adrp	x0, 470000 <__stack_chk_guard@@GLIBC_2.17+0x1c8>
  43a198:	add	x1, x0, #0x48
  43a19c:	ldr	x0, [sp, #32]
  43a1a0:	bl	40ac30 <json_dispatch@plt>
  43a1a4:	ldp	x29, x30, [sp], #48
  43a1a8:	ret
  43a1ac:	stp	x29, x30, [sp, #-80]!
  43a1b0:	mov	x29, sp
  43a1b4:	str	x0, [sp, #40]
  43a1b8:	str	x1, [sp, #32]
  43a1bc:	str	w2, [sp, #28]
  43a1c0:	str	x3, [sp, #16]
  43a1c4:	ldr	x0, [sp, #16]
  43a1c8:	str	x0, [sp, #64]
  43a1cc:	ldr	x0, [sp, #64]
  43a1d0:	cmp	x0, #0x0
  43a1d4:	cset	w0, eq  // eq = none
  43a1d8:	and	w0, w0, #0xff
  43a1dc:	and	x0, x0, #0xff
  43a1e0:	cmp	x0, #0x0
  43a1e4:	b.eq	43a210 <config_parse@plt+0x2f060>  // b.none
  43a1e8:	adrp	x0, 455000 <config_parse@plt+0x49e50>
  43a1ec:	add	x1, x0, #0x183
  43a1f0:	adrp	x0, 456000 <config_parse@plt+0x4ae50>
  43a1f4:	add	x4, x0, #0xb40
  43a1f8:	mov	w3, #0x1d8                 	// #472
  43a1fc:	mov	x2, x1
  43a200:	adrp	x0, 455000 <config_parse@plt+0x49e50>
  43a204:	add	x1, x0, #0x428
  43a208:	mov	w0, #0x0                   	// #0
  43a20c:	bl	409d50 <log_assert_failed_realm@plt>
  43a210:	ldr	x0, [sp, #32]
  43a214:	bl	409820 <json_variant_string@plt>
  43a218:	str	x0, [sp, #72]
  43a21c:	ldr	x0, [sp, #72]
  43a220:	cmp	x0, #0x0
  43a224:	cset	w0, eq  // eq = none
  43a228:	and	w0, w0, #0xff
  43a22c:	and	x0, x0, #0xff
  43a230:	cmp	x0, #0x0
  43a234:	b.eq	43a260 <config_parse@plt+0x2f0b0>  // b.none
  43a238:	adrp	x0, 455000 <config_parse@plt+0x49e50>
  43a23c:	add	x1, x0, #0x183
  43a240:	adrp	x0, 456000 <config_parse@plt+0x4ae50>
  43a244:	add	x4, x0, #0xb40
  43a248:	mov	w3, #0x1da                 	// #474
  43a24c:	mov	x2, x1
  43a250:	adrp	x0, 455000 <config_parse@plt+0x49e50>
  43a254:	add	x1, x0, #0x588
  43a258:	mov	w0, #0x0                   	// #0
  43a25c:	bl	409d50 <log_assert_failed_realm@plt>
  43a260:	mov	w1, #0x0                   	// #0
  43a264:	ldr	x0, [sp, #72]
  43a268:	bl	409c50 <hostname_is_valid@plt>
  43a26c:	and	w0, w0, #0xff
  43a270:	eor	w0, w0, #0x1
  43a274:	and	w0, w0, #0xff
  43a278:	cmp	w0, #0x0
  43a27c:	b.eq	43a304 <config_parse@plt+0x2f154>  // b.none
  43a280:	ldr	w0, [sp, #28]
  43a284:	bl	4384b4 <config_parse@plt+0x2d304>
  43a288:	str	w0, [sp, #56]
  43a28c:	mov	w0, #0x16                  	// #22
  43a290:	movk	w0, #0x4000, lsl #16
  43a294:	str	w0, [sp, #60]
  43a298:	mov	w0, #0x0                   	// #0
  43a29c:	bl	40b180 <log_get_max_level_realm@plt>
  43a2a0:	mov	w1, w0
  43a2a4:	ldr	w0, [sp, #56]
  43a2a8:	and	w0, w0, #0x7
  43a2ac:	cmp	w1, w0
  43a2b0:	b.lt	43a2ec <config_parse@plt+0x2f13c>  // b.tstop
  43a2b4:	adrp	x0, 455000 <config_parse@plt+0x49e50>
  43a2b8:	add	x1, x0, #0x183
  43a2bc:	ldr	x7, [sp, #72]
  43a2c0:	adrp	x0, 455000 <config_parse@plt+0x49e50>
  43a2c4:	add	x6, x0, #0x5a8
  43a2c8:	adrp	x0, 456000 <config_parse@plt+0x4ae50>
  43a2cc:	add	x5, x0, #0xb50
  43a2d0:	mov	w4, #0x1dd                 	// #477
  43a2d4:	mov	x3, x1
  43a2d8:	ldr	w2, [sp, #60]
  43a2dc:	ldr	w1, [sp, #56]
  43a2e0:	ldr	x0, [sp, #32]
  43a2e4:	bl	40a9d0 <json_log_internal@plt>
  43a2e8:	b	43a314 <config_parse@plt+0x2f164>
  43a2ec:	ldr	w0, [sp, #60]
  43a2f0:	cmp	w0, #0x0
  43a2f4:	cneg	w0, w0, lt  // lt = tstop
  43a2f8:	and	w0, w0, #0xff
  43a2fc:	neg	w0, w0
  43a300:	b	43a314 <config_parse@plt+0x2f164>
  43a304:	ldr	x0, [sp, #64]
  43a308:	add	x0, x0, #0x108
  43a30c:	ldr	x1, [sp, #72]
  43a310:	bl	4382c8 <config_parse@plt+0x2d118>
  43a314:	ldp	x29, x30, [sp], #80
  43a318:	ret
  43a31c:	stp	x29, x30, [sp, #-256]!
  43a320:	mov	x29, sp
  43a324:	str	x0, [sp, #24]
  43a328:	adrp	x0, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  43a32c:	ldr	x0, [x0, #4048]
  43a330:	ldr	x1, [x0]
  43a334:	str	x1, [sp, #248]
  43a338:	mov	x1, #0x0                   	// #0
  43a33c:	strb	wzr, [sp, #39]
  43a340:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  43a344:	add	x1, x0, #0xb0
  43a348:	add	x0, sp, #0x30
  43a34c:	mov	x3, x1
  43a350:	mov	x1, #0xc8                  	// #200
  43a354:	mov	x2, x1
  43a358:	mov	x1, x3
  43a35c:	bl	409b50 <memcpy@plt>
  43a360:	add	x0, sp, #0x30
  43a364:	str	x0, [sp, #40]
  43a368:	b	43a3a4 <config_parse@plt+0x2f1f4>
  43a36c:	ldr	x0, [sp, #40]
  43a370:	ldr	x0, [x0]
  43a374:	mov	x1, x0
  43a378:	ldr	x0, [sp, #24]
  43a37c:	bl	409aa0 <path_equal@plt>
  43a380:	and	w0, w0, #0xff
  43a384:	cmp	w0, #0x0
  43a388:	b.eq	43a398 <config_parse@plt+0x2f1e8>  // b.none
  43a38c:	mov	w0, #0x1                   	// #1
  43a390:	strb	w0, [sp, #39]
  43a394:	b	43a3c0 <config_parse@plt+0x2f210>
  43a398:	ldr	x0, [sp, #40]
  43a39c:	add	x0, x0, #0x8
  43a3a0:	str	x0, [sp, #40]
  43a3a4:	ldr	x0, [sp, #40]
  43a3a8:	cmp	x0, #0x0
  43a3ac:	b.eq	43a3c0 <config_parse@plt+0x2f210>  // b.none
  43a3b0:	ldr	x0, [sp, #40]
  43a3b4:	ldr	x0, [x0]
  43a3b8:	cmp	x0, #0x0
  43a3bc:	b.ne	43a36c <config_parse@plt+0x2f1bc>  // b.any
  43a3c0:	ldrb	w0, [sp, #39]
  43a3c4:	cmp	w0, #0x0
  43a3c8:	b.eq	43a3d4 <config_parse@plt+0x2f224>  // b.none
  43a3cc:	mov	w0, #0x1                   	// #1
  43a3d0:	b	43a3f8 <config_parse@plt+0x2f248>
  43a3d4:	adrp	x0, 455000 <config_parse@plt+0x49e50>
  43a3d8:	add	x1, x0, #0x5d8
  43a3dc:	ldr	x0, [sp, #24]
  43a3e0:	bl	40a1b0 <path_startswith@plt>
  43a3e4:	cmp	x0, #0x0
  43a3e8:	b.eq	43a3f4 <config_parse@plt+0x2f244>  // b.none
  43a3ec:	mov	w0, #0x1                   	// #1
  43a3f0:	b	43a3f8 <config_parse@plt+0x2f248>
  43a3f4:	mov	w0, #0x0                   	// #0
  43a3f8:	mov	w1, w0
  43a3fc:	adrp	x0, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  43a400:	ldr	x0, [x0, #4048]
  43a404:	ldr	x2, [sp, #248]
  43a408:	ldr	x0, [x0]
  43a40c:	eor	x0, x2, x0
  43a410:	cmp	x0, #0x0
  43a414:	b.eq	43a41c <config_parse@plt+0x2f26c>  // b.none
  43a418:	bl	40a440 <__stack_chk_fail@plt>
  43a41c:	mov	w0, w1
  43a420:	ldp	x29, x30, [sp], #256
  43a424:	ret
  43a428:	stp	x29, x30, [sp, #-32]!
  43a42c:	mov	x29, sp
  43a430:	str	x0, [sp, #24]
  43a434:	ldr	x0, [sp, #24]
  43a438:	ldr	x0, [x0]
  43a43c:	bl	40ad70 <free@plt>
  43a440:	ldr	x0, [sp, #24]
  43a444:	ldr	x0, [x0, #8]
  43a448:	bl	40ad70 <free@plt>
  43a44c:	ldr	x0, [sp, #24]
  43a450:	ldr	x0, [x0, #24]
  43a454:	bl	40a290 <strv_free@plt>
  43a458:	ldr	x0, [sp, #24]
  43a45c:	ldr	x0, [x0, #16]
  43a460:	bl	40ad70 <free@plt>
  43a464:	nop
  43a468:	ldp	x29, x30, [sp], #32
  43a46c:	ret
  43a470:	stp	x29, x30, [sp, #-208]!
  43a474:	mov	x29, sp
  43a478:	stp	x19, x20, [sp, #16]
  43a47c:	str	x0, [sp, #56]
  43a480:	str	x1, [sp, #48]
  43a484:	str	w2, [sp, #44]
  43a488:	str	x3, [sp, #32]
  43a48c:	adrp	x0, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  43a490:	ldr	x0, [x0, #4048]
  43a494:	ldr	x1, [x0]
  43a498:	str	x1, [sp, #200]
  43a49c:	mov	x1, #0x0                   	// #0
  43a4a0:	ldr	x0, [sp, #32]
  43a4a4:	str	x0, [sp, #96]
  43a4a8:	ldr	x0, [sp, #96]
  43a4ac:	cmp	x0, #0x0
  43a4b0:	cset	w0, eq  // eq = none
  43a4b4:	and	w0, w0, #0xff
  43a4b8:	and	x0, x0, #0xff
  43a4bc:	cmp	x0, #0x0
  43a4c0:	b.eq	43a4ec <config_parse@plt+0x2f33c>  // b.none
  43a4c4:	adrp	x0, 455000 <config_parse@plt+0x49e50>
  43a4c8:	add	x1, x0, #0x183
  43a4cc:	adrp	x0, 456000 <config_parse@plt+0x4ae50>
  43a4d0:	add	x4, x0, #0xb60
  43a4d4:	mov	w3, #0x21c                 	// #540
  43a4d8:	mov	x2, x1
  43a4dc:	adrp	x0, 455000 <config_parse@plt+0x49e50>
  43a4e0:	add	x1, x0, #0x428
  43a4e4:	mov	w0, #0x0                   	// #0
  43a4e8:	bl	409d50 <log_assert_failed_realm@plt>
  43a4ec:	ldr	x0, [sp, #48]
  43a4f0:	str	x0, [sp, #152]
  43a4f4:	str	xzr, [sp, #160]
  43a4f8:	b	43a858 <config_parse@plt+0x2f6a8>
  43a4fc:	str	xzr, [sp, #80]
  43a500:	stp	xzr, xzr, [sp, #168]
  43a504:	stp	xzr, xzr, [sp, #184]
  43a508:	add	x0, sp, #0xa8
  43a50c:	mov	x4, x0
  43a510:	ldr	w3, [sp, #44]
  43a514:	adrp	x0, 438000 <config_parse@plt+0x2ce50>
  43a518:	add	x2, x0, #0x5dc
  43a51c:	adrp	x0, 470000 <__stack_chk_guard@@GLIBC_2.17+0x1c8>
  43a520:	add	x1, x0, #0xc0
  43a524:	ldr	x0, [sp, #104]
  43a528:	bl	40ac30 <json_dispatch@plt>
  43a52c:	str	w0, [sp, #68]
  43a530:	ldr	w0, [sp, #68]
  43a534:	cmp	w0, #0x0
  43a538:	b.ge	43a548 <config_parse@plt+0x2f398>  // b.tcont
  43a53c:	ldr	w19, [sp, #68]
  43a540:	mov	w20, #0x0                   	// #0
  43a544:	b	43a808 <config_parse@plt+0x2f658>
  43a548:	ldr	x0, [sp, #168]
  43a54c:	bl	409f40 <path_is_absolute@plt>
  43a550:	and	w0, w0, #0xff
  43a554:	eor	w0, w0, #0x1
  43a558:	and	w0, w0, #0xff
  43a55c:	cmp	w0, #0x0
  43a560:	b.eq	43a5f4 <config_parse@plt+0x2f444>  // b.none
  43a564:	ldr	w0, [sp, #44]
  43a568:	bl	4384b4 <config_parse@plt+0x2d304>
  43a56c:	str	w0, [sp, #72]
  43a570:	mov	w0, #0x16                  	// #22
  43a574:	movk	w0, #0x4000, lsl #16
  43a578:	str	w0, [sp, #76]
  43a57c:	mov	w0, #0x0                   	// #0
  43a580:	bl	40b180 <log_get_max_level_realm@plt>
  43a584:	mov	w1, w0
  43a588:	ldr	w0, [sp, #72]
  43a58c:	and	w0, w0, #0x7
  43a590:	cmp	w1, w0
  43a594:	b.lt	43a5d8 <config_parse@plt+0x2f428>  // b.tstop
  43a598:	adrp	x0, 455000 <config_parse@plt+0x49e50>
  43a59c:	add	x1, x0, #0x183
  43a5a0:	ldr	x0, [sp, #168]
  43a5a4:	mov	x7, x0
  43a5a8:	adrp	x0, 455000 <config_parse@plt+0x49e50>
  43a5ac:	add	x6, x0, #0x5e8
  43a5b0:	adrp	x0, 456000 <config_parse@plt+0x4ae50>
  43a5b4:	add	x5, x0, #0xb70
  43a5b8:	mov	w4, #0x230                 	// #560
  43a5bc:	mov	x3, x1
  43a5c0:	ldr	w2, [sp, #76]
  43a5c4:	ldr	w1, [sp, #72]
  43a5c8:	ldr	x0, [sp, #104]
  43a5cc:	bl	40a9d0 <json_log_internal@plt>
  43a5d0:	mov	w19, w0
  43a5d4:	b	43a5ec <config_parse@plt+0x2f43c>
  43a5d8:	ldr	w0, [sp, #76]
  43a5dc:	cmp	w0, #0x0
  43a5e0:	cneg	w0, w0, lt  // lt = tstop
  43a5e4:	and	w0, w0, #0xff
  43a5e8:	neg	w19, w0
  43a5ec:	mov	w20, #0x0                   	// #0
  43a5f0:	b	43a808 <config_parse@plt+0x2f658>
  43a5f4:	ldr	x0, [sp, #168]
  43a5f8:	bl	43a31c <config_parse@plt+0x2f16c>
  43a5fc:	and	w0, w0, #0xff
  43a600:	cmp	w0, #0x0
  43a604:	b.eq	43a610 <config_parse@plt+0x2f460>  // b.none
  43a608:	mov	w20, #0x1                   	// #1
  43a60c:	b	43a808 <config_parse@plt+0x2f658>
  43a610:	ldr	x0, [sp, #192]
  43a614:	cmp	x0, #0x0
  43a618:	b.eq	43a668 <config_parse@plt+0x2f4b8>  // b.none
  43a61c:	ldr	x2, [sp, #192]
  43a620:	adrp	x0, 455000 <config_parse@plt+0x49e50>
  43a624:	add	x1, x0, #0x618
  43a628:	mov	x0, x2
  43a62c:	bl	4385b4 <config_parse@plt+0x2d404>
  43a630:	str	x0, [sp, #80]
  43a634:	ldr	x0, [sp, #80]
  43a638:	cmp	x0, #0x0
  43a63c:	b.ne	43a668 <config_parse@plt+0x2f4b8>  // b.any
  43a640:	adrp	x0, 455000 <config_parse@plt+0x49e50>
  43a644:	add	x1, x0, #0x183
  43a648:	adrp	x0, 456000 <config_parse@plt+0x4ae50>
  43a64c:	add	x3, x0, #0xb70
  43a650:	mov	w2, #0x239                 	// #569
  43a654:	mov	w0, #0x0                   	// #0
  43a658:	bl	40b0b0 <log_oom_internal@plt>
  43a65c:	mov	w19, w0
  43a660:	mov	w20, #0x0                   	// #0
  43a664:	b	43a808 <config_parse@plt+0x2f658>
  43a668:	ldr	x0, [sp, #184]
  43a66c:	cmp	x0, #0x0
  43a670:	b.eq	43a690 <config_parse@plt+0x2f4e0>  // b.none
  43a674:	ldr	x2, [sp, #184]
  43a678:	adrp	x0, 455000 <config_parse@plt+0x49e50>
  43a67c:	add	x1, x0, #0x620
  43a680:	mov	x0, x2
  43a684:	bl	40aa20 <strcmp@plt>
  43a688:	cmp	w0, #0x0
  43a68c:	b.ne	43a74c <config_parse@plt+0x2f59c>  // b.any
  43a690:	ldr	x0, [sp, #176]
  43a694:	cmp	x0, #0x0
  43a698:	b.eq	43a718 <config_parse@plt+0x2f568>  // b.none
  43a69c:	ldr	x0, [sp, #176]
  43a6a0:	bl	409f40 <path_is_absolute@plt>
  43a6a4:	and	w0, w0, #0xff
  43a6a8:	eor	w0, w0, #0x1
  43a6ac:	and	w0, w0, #0xff
  43a6b0:	cmp	w0, #0x0
  43a6b4:	b.eq	43a718 <config_parse@plt+0x2f568>  // b.none
  43a6b8:	ldr	x0, [sp, #96]
  43a6bc:	ldr	x0, [x0, #416]
  43a6c0:	ldr	x1, [sp, #176]
  43a6c4:	mov	x2, #0xffffffffffffffff    	// #-1
  43a6c8:	bl	40a4f0 <path_join_internal@plt>
  43a6cc:	str	x0, [sp, #112]
  43a6d0:	ldr	x0, [sp, #112]
  43a6d4:	cmp	x0, #0x0
  43a6d8:	b.ne	43a704 <config_parse@plt+0x2f554>  // b.any
  43a6dc:	adrp	x0, 455000 <config_parse@plt+0x49e50>
  43a6e0:	add	x1, x0, #0x183
  43a6e4:	adrp	x0, 456000 <config_parse@plt+0x4ae50>
  43a6e8:	add	x3, x0, #0xb70
  43a6ec:	mov	w2, #0x242                 	// #578
  43a6f0:	mov	w0, #0x0                   	// #0
  43a6f4:	bl	40b0b0 <log_oom_internal@plt>
  43a6f8:	mov	w19, w0
  43a6fc:	mov	w20, #0x0                   	// #0
  43a700:	b	43a808 <config_parse@plt+0x2f658>
  43a704:	ldr	x0, [sp, #176]
  43a708:	bl	40ad70 <free@plt>
  43a70c:	ldr	x0, [sp, #112]
  43a710:	str	x0, [sp, #176]
  43a714:	str	xzr, [sp, #112]
  43a718:	ldr	x0, [sp, #184]
  43a71c:	bl	4380d0 <config_parse@plt+0x2cf20>
  43a720:	str	x0, [sp, #184]
  43a724:	ldr	x0, [sp, #96]
  43a728:	add	x3, x0, #0x148
  43a72c:	ldr	x0, [sp, #96]
  43a730:	add	x0, x0, #0x150
  43a734:	mov	w2, #0x0                   	// #0
  43a738:	mov	x1, x0
  43a73c:	mov	x0, x3
  43a740:	bl	42d680 <config_parse@plt+0x224d0>
  43a744:	str	x0, [sp, #88]
  43a748:	b	43a770 <config_parse@plt+0x2f5c0>
  43a74c:	ldr	x0, [sp, #96]
  43a750:	add	x3, x0, #0x148
  43a754:	ldr	x0, [sp, #96]
  43a758:	add	x0, x0, #0x150
  43a75c:	mov	w2, #0x4                   	// #4
  43a760:	mov	x1, x0
  43a764:	mov	x0, x3
  43a768:	bl	42d680 <config_parse@plt+0x224d0>
  43a76c:	str	x0, [sp, #88]
  43a770:	ldr	x0, [sp, #88]
  43a774:	cmp	x0, #0x0
  43a778:	b.ne	43a7a4 <config_parse@plt+0x2f5f4>  // b.any
  43a77c:	adrp	x0, 455000 <config_parse@plt+0x49e50>
  43a780:	add	x1, x0, #0x183
  43a784:	adrp	x0, 456000 <config_parse@plt+0x4ae50>
  43a788:	add	x3, x0, #0xb70
  43a78c:	mov	w2, #0x24d                 	// #589
  43a790:	mov	w0, #0x0                   	// #0
  43a794:	bl	40b0b0 <log_oom_internal@plt>
  43a798:	mov	w19, w0
  43a79c:	mov	w20, #0x0                   	// #0
  43a7a0:	b	43a808 <config_parse@plt+0x2f658>
  43a7a4:	ldr	x0, [sp, #168]
  43a7a8:	str	x0, [sp, #120]
  43a7ac:	str	xzr, [sp, #168]
  43a7b0:	ldr	x1, [sp, #120]
  43a7b4:	ldr	x0, [sp, #88]
  43a7b8:	str	x1, [x0, #16]
  43a7bc:	ldr	x0, [sp, #176]
  43a7c0:	str	x0, [sp, #128]
  43a7c4:	str	xzr, [sp, #176]
  43a7c8:	ldr	x1, [sp, #128]
  43a7cc:	ldr	x0, [sp, #88]
  43a7d0:	str	x1, [x0, #8]
  43a7d4:	ldr	x0, [sp, #80]
  43a7d8:	str	x0, [sp, #136]
  43a7dc:	str	xzr, [sp, #80]
  43a7e0:	ldr	x1, [sp, #136]
  43a7e4:	ldr	x0, [sp, #88]
  43a7e8:	str	x1, [x0, #24]
  43a7ec:	ldr	x0, [sp, #184]
  43a7f0:	str	x0, [sp, #144]
  43a7f4:	str	xzr, [sp, #184]
  43a7f8:	ldr	x1, [sp, #144]
  43a7fc:	ldr	x0, [sp, #88]
  43a800:	str	x1, [x0, #56]
  43a804:	mov	w20, #0x2                   	// #2
  43a808:	add	x0, sp, #0xa8
  43a80c:	bl	43a428 <config_parse@plt+0x2f278>
  43a810:	cmp	w20, #0x0
  43a814:	b.eq	43a824 <config_parse@plt+0x2f674>  // b.none
  43a818:	cmp	w20, #0x2
  43a81c:	b.ne	43a82c <config_parse@plt+0x2f67c>  // b.any
  43a820:	b	43a834 <config_parse@plt+0x2f684>
  43a824:	mov	w20, #0x0                   	// #0
  43a828:	b	43a838 <config_parse@plt+0x2f688>
  43a82c:	mov	w20, #0x1                   	// #1
  43a830:	b	43a838 <config_parse@plt+0x2f688>
  43a834:	mov	w20, #0x2                   	// #2
  43a838:	add	x0, sp, #0x50
  43a83c:	bl	4380f0 <config_parse@plt+0x2cf40>
  43a840:	cmp	w20, #0x0
  43a844:	b.eq	43a8a0 <config_parse@plt+0x2f6f0>  // b.none
  43a848:	cmp	w20, #0x2
  43a84c:	ldr	x0, [sp, #160]
  43a850:	add	x0, x0, #0x1
  43a854:	str	x0, [sp, #160]
  43a858:	ldr	x0, [sp, #152]
  43a85c:	bl	43846c <config_parse@plt+0x2d2bc>
  43a860:	and	w0, w0, #0xff
  43a864:	cmp	w0, #0x0
  43a868:	b.eq	43a89c <config_parse@plt+0x2f6ec>  // b.none
  43a86c:	ldr	x20, [sp, #160]
  43a870:	ldr	x0, [sp, #152]
  43a874:	bl	40aa50 <json_variant_elements@plt>
  43a878:	cmp	x20, x0
  43a87c:	b.cs	43a89c <config_parse@plt+0x2f6ec>  // b.hs, b.nlast
  43a880:	ldr	x0, [sp, #152]
  43a884:	ldr	x1, [sp, #160]
  43a888:	bl	4098a0 <json_variant_by_index@plt>
  43a88c:	str	x0, [sp, #104]
  43a890:	mov	w0, #0x1                   	// #1
  43a894:	cmp	w0, #0x0
  43a898:	b.ne	43a4fc <config_parse@plt+0x2f34c>  // b.any
  43a89c:	mov	w19, #0x0                   	// #0
  43a8a0:	mov	w1, w19
  43a8a4:	adrp	x0, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  43a8a8:	ldr	x0, [x0, #4048]
  43a8ac:	ldr	x2, [sp, #200]
  43a8b0:	ldr	x0, [x0]
  43a8b4:	eor	x0, x2, x0
  43a8b8:	cmp	x0, #0x0
  43a8bc:	b.eq	43a8c4 <config_parse@plt+0x2f714>  // b.none
  43a8c0:	bl	40a440 <__stack_chk_fail@plt>
  43a8c4:	mov	w0, w1
  43a8c8:	ldp	x19, x20, [sp, #16]
  43a8cc:	ldp	x29, x30, [sp], #208
  43a8d0:	ret
  43a8d4:	stp	x29, x30, [sp, #-80]!
  43a8d8:	mov	x29, sp
  43a8dc:	str	x0, [sp, #40]
  43a8e0:	str	x1, [sp, #32]
  43a8e4:	str	w2, [sp, #28]
  43a8e8:	str	x3, [sp, #16]
  43a8ec:	ldr	x0, [sp, #16]
  43a8f0:	str	x0, [sp, #64]
  43a8f4:	ldr	x0, [sp, #64]
  43a8f8:	cmp	x0, #0x0
  43a8fc:	cset	w0, eq  // eq = none
  43a900:	and	w0, w0, #0xff
  43a904:	and	x0, x0, #0xff
  43a908:	cmp	x0, #0x0
  43a90c:	b.eq	43a938 <config_parse@plt+0x2f788>  // b.none
  43a910:	adrp	x0, 455000 <config_parse@plt+0x49e50>
  43a914:	add	x1, x0, #0x183
  43a918:	adrp	x0, 456000 <config_parse@plt+0x4ae50>
  43a91c:	add	x4, x0, #0xb80
  43a920:	mov	w3, #0x25c                 	// #604
  43a924:	mov	x2, x1
  43a928:	adrp	x0, 455000 <config_parse@plt+0x49e50>
  43a92c:	add	x1, x0, #0x628
  43a930:	mov	w0, #0x0                   	// #0
  43a934:	bl	409d50 <log_assert_failed_realm@plt>
  43a938:	ldr	x0, [sp, #32]
  43a93c:	bl	409820 <json_variant_string@plt>
  43a940:	str	x0, [sp, #72]
  43a944:	ldr	x0, [sp, #72]
  43a948:	cmp	x0, #0x0
  43a94c:	cset	w0, eq  // eq = none
  43a950:	and	w0, w0, #0xff
  43a954:	and	x0, x0, #0xff
  43a958:	cmp	x0, #0x0
  43a95c:	b.eq	43a988 <config_parse@plt+0x2f7d8>  // b.none
  43a960:	adrp	x0, 455000 <config_parse@plt+0x49e50>
  43a964:	add	x1, x0, #0x183
  43a968:	adrp	x0, 456000 <config_parse@plt+0x4ae50>
  43a96c:	add	x4, x0, #0xb80
  43a970:	mov	w3, #0x25d                 	// #605
  43a974:	mov	x2, x1
  43a978:	adrp	x0, 455000 <config_parse@plt+0x49e50>
  43a97c:	add	x1, x0, #0x588
  43a980:	mov	w0, #0x0                   	// #0
  43a984:	bl	409d50 <log_assert_failed_realm@plt>
  43a988:	adrp	x0, 455000 <config_parse@plt+0x49e50>
  43a98c:	add	x1, x0, #0x630
  43a990:	ldr	x0, [sp, #72]
  43a994:	bl	40aa20 <strcmp@plt>
  43a998:	cmp	w0, #0x0
  43a99c:	b.ne	43a9b0 <config_parse@plt+0x2f800>  // b.any
  43a9a0:	ldr	x0, [sp, #64]
  43a9a4:	mov	x1, #0x20000000            	// #536870912
  43a9a8:	str	x1, [x0]
  43a9ac:	b	43ab24 <config_parse@plt+0x2f974>
  43a9b0:	adrp	x0, 455000 <config_parse@plt+0x49e50>
  43a9b4:	add	x1, x0, #0x638
  43a9b8:	ldr	x0, [sp, #72]
  43a9bc:	bl	40aa20 <strcmp@plt>
  43a9c0:	cmp	w0, #0x0
  43a9c4:	b.ne	43a9d8 <config_parse@plt+0x2f828>  // b.any
  43a9c8:	ldr	x0, [sp, #64]
  43a9cc:	mov	x1, #0x40000000            	// #1073741824
  43a9d0:	str	x1, [x0]
  43a9d4:	b	43ab24 <config_parse@plt+0x2f974>
  43a9d8:	adrp	x0, 455000 <config_parse@plt+0x49e50>
  43a9dc:	add	x1, x0, #0x640
  43a9e0:	ldr	x0, [sp, #72]
  43a9e4:	bl	40aa20 <strcmp@plt>
  43a9e8:	cmp	w0, #0x0
  43a9ec:	b.ne	43aa00 <config_parse@plt+0x2f850>  // b.any
  43a9f0:	ldr	x0, [sp, #64]
  43a9f4:	mov	x1, #0x20000               	// #131072
  43a9f8:	str	x1, [x0]
  43a9fc:	b	43ab24 <config_parse@plt+0x2f974>
  43aa00:	adrp	x0, 455000 <config_parse@plt+0x49e50>
  43aa04:	add	x1, x0, #0x648
  43aa08:	ldr	x0, [sp, #72]
  43aa0c:	bl	40aa20 <strcmp@plt>
  43aa10:	cmp	w0, #0x0
  43aa14:	b.ne	43aa28 <config_parse@plt+0x2f878>  // b.any
  43aa18:	ldr	x0, [sp, #64]
  43aa1c:	mov	x1, #0x8000000             	// #134217728
  43aa20:	str	x1, [x0]
  43aa24:	b	43ab24 <config_parse@plt+0x2f974>
  43aa28:	adrp	x0, 455000 <config_parse@plt+0x49e50>
  43aa2c:	add	x1, x0, #0x650
  43aa30:	ldr	x0, [sp, #72]
  43aa34:	bl	40aa20 <strcmp@plt>
  43aa38:	cmp	w0, #0x0
  43aa3c:	b.ne	43aa50 <config_parse@plt+0x2f8a0>  // b.any
  43aa40:	ldr	x0, [sp, #64]
  43aa44:	mov	x1, #0x4000000             	// #67108864
  43aa48:	str	x1, [x0]
  43aa4c:	b	43ab24 <config_parse@plt+0x2f974>
  43aa50:	adrp	x0, 455000 <config_parse@plt+0x49e50>
  43aa54:	add	x1, x0, #0x658
  43aa58:	ldr	x0, [sp, #72]
  43aa5c:	bl	40aa20 <strcmp@plt>
  43aa60:	cmp	w0, #0x0
  43aa64:	b.ne	43aa78 <config_parse@plt+0x2f8c8>  // b.any
  43aa68:	ldr	x0, [sp, #64]
  43aa6c:	mov	x1, #0x10000000            	// #268435456
  43aa70:	str	x1, [x0]
  43aa74:	b	43ab24 <config_parse@plt+0x2f974>
  43aa78:	adrp	x0, 455000 <config_parse@plt+0x49e50>
  43aa7c:	add	x1, x0, #0x660
  43aa80:	ldr	x0, [sp, #72]
  43aa84:	bl	40aa20 <strcmp@plt>
  43aa88:	cmp	w0, #0x0
  43aa8c:	b.ne	43aaa0 <config_parse@plt+0x2f8f0>  // b.any
  43aa90:	ldr	x0, [sp, #64]
  43aa94:	mov	x1, #0x2000000             	// #33554432
  43aa98:	str	x1, [x0]
  43aa9c:	b	43ab24 <config_parse@plt+0x2f974>
  43aaa0:	ldr	w0, [sp, #28]
  43aaa4:	bl	4384b4 <config_parse@plt+0x2d304>
  43aaa8:	str	w0, [sp, #56]
  43aaac:	mov	w0, #0x16                  	// #22
  43aab0:	movk	w0, #0x4000, lsl #16
  43aab4:	str	w0, [sp, #60]
  43aab8:	mov	w0, #0x0                   	// #0
  43aabc:	bl	40b180 <log_get_max_level_realm@plt>
  43aac0:	mov	w1, w0
  43aac4:	ldr	w0, [sp, #56]
  43aac8:	and	w0, w0, #0x7
  43aacc:	cmp	w1, w0
  43aad0:	b.lt	43ab0c <config_parse@plt+0x2f95c>  // b.tstop
  43aad4:	adrp	x0, 455000 <config_parse@plt+0x49e50>
  43aad8:	add	x1, x0, #0x183
  43aadc:	ldr	x7, [sp, #72]
  43aae0:	adrp	x0, 455000 <config_parse@plt+0x49e50>
  43aae4:	add	x6, x0, #0x668
  43aae8:	adrp	x0, 456000 <config_parse@plt+0x4ae50>
  43aaec:	add	x5, x0, #0xb98
  43aaf0:	mov	w4, #0x270                 	// #624
  43aaf4:	mov	x3, x1
  43aaf8:	ldr	w2, [sp, #60]
  43aafc:	ldr	w1, [sp, #56]
  43ab00:	ldr	x0, [sp, #32]
  43ab04:	bl	40a9d0 <json_log_internal@plt>
  43ab08:	b	43ab28 <config_parse@plt+0x2f978>
  43ab0c:	ldr	w0, [sp, #60]
  43ab10:	cmp	w0, #0x0
  43ab14:	cneg	w0, w0, lt  // lt = tstop
  43ab18:	and	w0, w0, #0xff
  43ab1c:	neg	w0, w0
  43ab20:	b	43ab28 <config_parse@plt+0x2f978>
  43ab24:	mov	w0, #0x0                   	// #0
  43ab28:	ldp	x29, x30, [sp], #80
  43ab2c:	ret
  43ab30:	stp	x29, x30, [sp, #-176]!
  43ab34:	mov	x29, sp
  43ab38:	str	x19, [sp, #16]
  43ab3c:	str	x0, [sp, #56]
  43ab40:	str	x1, [sp, #48]
  43ab44:	str	w2, [sp, #44]
  43ab48:	str	x3, [sp, #32]
  43ab4c:	adrp	x0, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  43ab50:	ldr	x0, [x0, #4048]
  43ab54:	ldr	x1, [x0]
  43ab58:	str	x1, [sp, #168]
  43ab5c:	mov	x1, #0x0                   	// #0
  43ab60:	ldr	x0, [sp, #32]
  43ab64:	str	x0, [sp, #120]
  43ab68:	str	xzr, [sp, #112]
  43ab6c:	ldr	x0, [sp, #120]
  43ab70:	cmp	x0, #0x0
  43ab74:	cset	w0, eq  // eq = none
  43ab78:	and	w0, w0, #0xff
  43ab7c:	and	x0, x0, #0xff
  43ab80:	cmp	x0, #0x0
  43ab84:	b.eq	43abb0 <config_parse@plt+0x2fa00>  // b.none
  43ab88:	adrp	x0, 455000 <config_parse@plt+0x49e50>
  43ab8c:	add	x1, x0, #0x183
  43ab90:	adrp	x0, 456000 <config_parse@plt+0x4ae50>
  43ab94:	add	x4, x0, #0xbb0
  43ab98:	mov	w3, #0x27c                 	// #636
  43ab9c:	mov	x2, x1
  43aba0:	adrp	x0, 455000 <config_parse@plt+0x49e50>
  43aba4:	add	x1, x0, #0x428
  43aba8:	mov	w0, #0x0                   	// #0
  43abac:	bl	409d50 <log_assert_failed_realm@plt>
  43abb0:	ldr	x0, [sp, #48]
  43abb4:	str	x0, [sp, #136]
  43abb8:	str	xzr, [sp, #144]
  43abbc:	b	43ae10 <config_parse@plt+0x2fc60>
  43abc0:	stp	xzr, xzr, [sp, #152]
  43abc4:	add	x0, sp, #0x98
  43abc8:	mov	x4, x0
  43abcc:	ldr	w3, [sp, #44]
  43abd0:	adrp	x0, 438000 <config_parse@plt+0x2ce50>
  43abd4:	add	x2, x0, #0x5dc
  43abd8:	adrp	x0, 46f000 <config_parse@plt+0x63e50>
  43abdc:	add	x1, x0, #0x150
  43abe0:	ldr	x0, [sp, #128]
  43abe4:	bl	40ac30 <json_dispatch@plt>
  43abe8:	str	w0, [sp, #76]
  43abec:	ldr	w0, [sp, #76]
  43abf0:	cmp	w0, #0x0
  43abf4:	b.ge	43ac08 <config_parse@plt+0x2fa58>  // b.tcont
  43abf8:	ldr	x0, [sp, #160]
  43abfc:	bl	40ad70 <free@plt>
  43ac00:	ldr	w0, [sp, #76]
  43ac04:	b	43af50 <config_parse@plt+0x2fda0>
  43ac08:	ldr	x0, [sp, #160]
  43ac0c:	cmp	x0, #0x0
  43ac10:	b.eq	43ad5c <config_parse@plt+0x2fbac>  // b.none
  43ac14:	ldr	x1, [sp, #152]
  43ac18:	mov	x0, #0x40000000            	// #1073741824
  43ac1c:	cmp	x1, x0
  43ac20:	b.eq	43acac <config_parse@plt+0x2fafc>  // b.none
  43ac24:	ldr	x0, [sp, #160]
  43ac28:	bl	40ad70 <free@plt>
  43ac2c:	ldr	w0, [sp, #44]
  43ac30:	bl	4384b4 <config_parse@plt+0x2d304>
  43ac34:	str	w0, [sp, #88]
  43ac38:	mov	w0, #0x5f                  	// #95
  43ac3c:	movk	w0, #0x4000, lsl #16
  43ac40:	str	w0, [sp, #92]
  43ac44:	mov	w0, #0x0                   	// #0
  43ac48:	bl	40b180 <log_get_max_level_realm@plt>
  43ac4c:	mov	w1, w0
  43ac50:	ldr	w0, [sp, #88]
  43ac54:	and	w0, w0, #0x7
  43ac58:	cmp	w1, w0
  43ac5c:	b.lt	43ac94 <config_parse@plt+0x2fae4>  // b.tstop
  43ac60:	adrp	x0, 455000 <config_parse@plt+0x49e50>
  43ac64:	add	x1, x0, #0x183
  43ac68:	adrp	x0, 455000 <config_parse@plt+0x49e50>
  43ac6c:	add	x6, x0, #0x690
  43ac70:	adrp	x0, 456000 <config_parse@plt+0x4ae50>
  43ac74:	add	x5, x0, #0xbc0
  43ac78:	mov	w4, #0x294                 	// #660
  43ac7c:	mov	x3, x1
  43ac80:	ldr	w2, [sp, #92]
  43ac84:	ldr	w1, [sp, #88]
  43ac88:	ldr	x0, [sp, #128]
  43ac8c:	bl	40a9d0 <json_log_internal@plt>
  43ac90:	b	43af50 <config_parse@plt+0x2fda0>
  43ac94:	ldr	w0, [sp, #92]
  43ac98:	cmp	w0, #0x0
  43ac9c:	cneg	w0, w0, lt  // lt = tstop
  43aca0:	and	w0, w0, #0xff
  43aca4:	neg	w0, w0
  43aca8:	b	43af50 <config_parse@plt+0x2fda0>
  43acac:	ldr	x0, [sp, #120]
  43acb0:	ldr	x0, [x0, #600]
  43acb4:	cmp	x0, #0x0
  43acb8:	b.eq	43ad44 <config_parse@plt+0x2fb94>  // b.none
  43acbc:	ldr	x0, [sp, #160]
  43acc0:	bl	40ad70 <free@plt>
  43acc4:	ldr	w0, [sp, #44]
  43acc8:	bl	4384b4 <config_parse@plt+0x2d304>
  43accc:	str	w0, [sp, #80]
  43acd0:	mov	w0, #0x16                  	// #22
  43acd4:	movk	w0, #0x4000, lsl #16
  43acd8:	str	w0, [sp, #84]
  43acdc:	mov	w0, #0x0                   	// #0
  43ace0:	bl	40b180 <log_get_max_level_realm@plt>
  43ace4:	mov	w1, w0
  43ace8:	ldr	w0, [sp, #80]
  43acec:	and	w0, w0, #0x7
  43acf0:	cmp	w1, w0
  43acf4:	b.lt	43ad2c <config_parse@plt+0x2fb7c>  // b.tstop
  43acf8:	adrp	x0, 455000 <config_parse@plt+0x49e50>
  43acfc:	add	x1, x0, #0x183
  43ad00:	adrp	x0, 455000 <config_parse@plt+0x49e50>
  43ad04:	add	x6, x0, #0x6d8
  43ad08:	adrp	x0, 456000 <config_parse@plt+0x4ae50>
  43ad0c:	add	x5, x0, #0xbc0
  43ad10:	mov	w4, #0x29a                 	// #666
  43ad14:	mov	x3, x1
  43ad18:	ldr	w2, [sp, #84]
  43ad1c:	ldr	w1, [sp, #80]
  43ad20:	ldr	x0, [sp, #128]
  43ad24:	bl	40a9d0 <json_log_internal@plt>
  43ad28:	b	43af50 <config_parse@plt+0x2fda0>
  43ad2c:	ldr	w0, [sp, #84]
  43ad30:	cmp	w0, #0x0
  43ad34:	cneg	w0, w0, lt  // lt = tstop
  43ad38:	and	w0, w0, #0xff
  43ad3c:	neg	w0, w0
  43ad40:	b	43af50 <config_parse@plt+0x2fda0>
  43ad44:	ldr	x0, [sp, #120]
  43ad48:	ldr	x0, [x0, #600]
  43ad4c:	bl	40ad70 <free@plt>
  43ad50:	ldr	x1, [sp, #160]
  43ad54:	ldr	x0, [sp, #120]
  43ad58:	str	x1, [x0, #600]
  43ad5c:	ldr	x0, [sp, #112]
  43ad60:	mvn	x1, x0
  43ad64:	ldr	x0, [sp, #152]
  43ad68:	and	x0, x1, x0
  43ad6c:	cmp	x0, #0x0
  43ad70:	b.ne	43adf4 <config_parse@plt+0x2fc44>  // b.any
  43ad74:	ldr	w0, [sp, #44]
  43ad78:	bl	4384b4 <config_parse@plt+0x2d304>
  43ad7c:	str	w0, [sp, #96]
  43ad80:	mov	w0, #0x16                  	// #22
  43ad84:	movk	w0, #0x4000, lsl #16
  43ad88:	str	w0, [sp, #100]
  43ad8c:	mov	w0, #0x0                   	// #0
  43ad90:	bl	40b180 <log_get_max_level_realm@plt>
  43ad94:	mov	w1, w0
  43ad98:	ldr	w0, [sp, #96]
  43ad9c:	and	w0, w0, #0x7
  43ada0:	cmp	w1, w0
  43ada4:	b.lt	43addc <config_parse@plt+0x2fc2c>  // b.tstop
  43ada8:	adrp	x0, 455000 <config_parse@plt+0x49e50>
  43adac:	add	x1, x0, #0x183
  43adb0:	adrp	x0, 455000 <config_parse@plt+0x49e50>
  43adb4:	add	x6, x0, #0x718
  43adb8:	adrp	x0, 456000 <config_parse@plt+0x4ae50>
  43adbc:	add	x5, x0, #0xbc0
  43adc0:	mov	w4, #0x2a3                 	// #675
  43adc4:	mov	x3, x1
  43adc8:	ldr	w2, [sp, #100]
  43adcc:	ldr	w1, [sp, #96]
  43add0:	ldr	x0, [sp, #128]
  43add4:	bl	40a9d0 <json_log_internal@plt>
  43add8:	b	43af50 <config_parse@plt+0x2fda0>
  43addc:	ldr	w0, [sp, #100]
  43ade0:	cmp	w0, #0x0
  43ade4:	cneg	w0, w0, lt  // lt = tstop
  43ade8:	and	w0, w0, #0xff
  43adec:	neg	w0, w0
  43adf0:	b	43af50 <config_parse@plt+0x2fda0>
  43adf4:	ldr	x0, [sp, #152]
  43adf8:	ldr	x1, [sp, #112]
  43adfc:	orr	x0, x1, x0
  43ae00:	str	x0, [sp, #112]
  43ae04:	ldr	x0, [sp, #144]
  43ae08:	add	x0, x0, #0x1
  43ae0c:	str	x0, [sp, #144]
  43ae10:	ldr	x0, [sp, #136]
  43ae14:	bl	43846c <config_parse@plt+0x2d2bc>
  43ae18:	and	w0, w0, #0xff
  43ae1c:	cmp	w0, #0x0
  43ae20:	b.eq	43ae54 <config_parse@plt+0x2fca4>  // b.none
  43ae24:	ldr	x19, [sp, #144]
  43ae28:	ldr	x0, [sp, #136]
  43ae2c:	bl	40aa50 <json_variant_elements@plt>
  43ae30:	cmp	x19, x0
  43ae34:	b.cs	43ae54 <config_parse@plt+0x2fca4>  // b.hs, b.nlast
  43ae38:	ldr	x0, [sp, #136]
  43ae3c:	ldr	x1, [sp, #144]
  43ae40:	bl	4098a0 <json_variant_by_index@plt>
  43ae44:	str	x0, [sp, #128]
  43ae48:	mov	w0, #0x1                   	// #1
  43ae4c:	cmp	w0, #0x0
  43ae50:	b.ne	43abc0 <config_parse@plt+0x2fa10>  // b.any
  43ae54:	ldr	x0, [sp, #112]
  43ae58:	and	x0, x0, #0x20000
  43ae5c:	cmp	x0, #0x0
  43ae60:	b.ne	43aee4 <config_parse@plt+0x2fd34>  // b.any
  43ae64:	ldr	w0, [sp, #44]
  43ae68:	bl	4384b4 <config_parse@plt+0x2d304>
  43ae6c:	str	w0, [sp, #104]
  43ae70:	mov	w0, #0x5f                  	// #95
  43ae74:	movk	w0, #0x4000, lsl #16
  43ae78:	str	w0, [sp, #108]
  43ae7c:	mov	w0, #0x0                   	// #0
  43ae80:	bl	40b180 <log_get_max_level_realm@plt>
  43ae84:	mov	w1, w0
  43ae88:	ldr	w0, [sp, #104]
  43ae8c:	and	w0, w0, #0x7
  43ae90:	cmp	w1, w0
  43ae94:	b.lt	43aecc <config_parse@plt+0x2fd1c>  // b.tstop
  43ae98:	adrp	x0, 455000 <config_parse@plt+0x49e50>
  43ae9c:	add	x1, x0, #0x183
  43aea0:	adrp	x0, 455000 <config_parse@plt+0x49e50>
  43aea4:	add	x6, x0, #0x748
  43aea8:	adrp	x0, 456000 <config_parse@plt+0x4ae50>
  43aeac:	add	x5, x0, #0xbc0
  43aeb0:	mov	w4, #0x2ab                 	// #683
  43aeb4:	mov	x3, x1
  43aeb8:	ldr	w2, [sp, #108]
  43aebc:	ldr	w1, [sp, #104]
  43aec0:	ldr	x0, [sp, #48]
  43aec4:	bl	40a9d0 <json_log_internal@plt>
  43aec8:	b	43af50 <config_parse@plt+0x2fda0>
  43aecc:	ldr	w0, [sp, #108]
  43aed0:	cmp	w0, #0x0
  43aed4:	cneg	w0, w0, lt  // lt = tstop
  43aed8:	and	w0, w0, #0xff
  43aedc:	neg	w0, w0
  43aee0:	b	43af50 <config_parse@plt+0x2fda0>
  43aee4:	ldr	x0, [sp, #112]
  43aee8:	and	x0, x0, #0x40000000
  43aeec:	cmp	x0, #0x0
  43aef0:	cset	w0, ne  // ne = any
  43aef4:	and	w0, w0, #0xff
  43aef8:	mov	w1, w0
  43aefc:	ldr	x0, [sp, #120]
  43af00:	str	w1, [x0, #348]
  43af04:	ldr	x0, [sp, #112]
  43af08:	lsr	x0, x0, #28
  43af0c:	and	w1, w0, #0x1
  43af10:	ldr	x0, [sp, #120]
  43af14:	str	w1, [x0, #104]
  43af18:	ldr	x0, [sp, #112]
  43af1c:	and	x0, x0, #0x2000000
  43af20:	cmp	x0, #0x0
  43af24:	cset	w0, ne  // ne = any
  43af28:	and	w0, w0, #0xff
  43af2c:	mov	w1, w0
  43af30:	ldr	x0, [sp, #120]
  43af34:	str	w1, [x0, #608]
  43af38:	ldr	x1, [sp, #112]
  43af3c:	mov	x0, #0x2c000000            	// #738197504
  43af40:	and	x1, x1, x0
  43af44:	ldr	x0, [sp, #120]
  43af48:	str	x1, [x0, #592]
  43af4c:	mov	w0, #0x0                   	// #0
  43af50:	mov	w1, w0
  43af54:	adrp	x0, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  43af58:	ldr	x0, [x0, #4048]
  43af5c:	ldr	x2, [sp, #168]
  43af60:	ldr	x0, [x0]
  43af64:	eor	x0, x2, x0
  43af68:	cmp	x0, #0x0
  43af6c:	b.eq	43af74 <config_parse@plt+0x2fdc4>  // b.none
  43af70:	bl	40a440 <__stack_chk_fail@plt>
  43af74:	mov	w0, w1
  43af78:	ldr	x19, [sp, #16]
  43af7c:	ldp	x29, x30, [sp], #176
  43af80:	ret
  43af84:	stp	x29, x30, [sp, #-96]!
  43af88:	mov	x29, sp
  43af8c:	str	x0, [sp, #40]
  43af90:	str	x1, [sp, #32]
  43af94:	str	w2, [sp, #28]
  43af98:	str	x3, [sp, #16]
  43af9c:	ldr	x0, [sp, #16]
  43afa0:	str	x0, [sp, #80]
  43afa4:	ldr	x0, [sp, #80]
  43afa8:	cmp	x0, #0x0
  43afac:	cset	w0, eq  // eq = none
  43afb0:	and	w0, w0, #0xff
  43afb4:	and	x0, x0, #0xff
  43afb8:	cmp	x0, #0x0
  43afbc:	b.eq	43afe8 <config_parse@plt+0x2fe38>  // b.none
  43afc0:	adrp	x0, 455000 <config_parse@plt+0x49e50>
  43afc4:	add	x1, x0, #0x183
  43afc8:	adrp	x0, 456000 <config_parse@plt+0x4ae50>
  43afcc:	add	x4, x0, #0xbd0
  43afd0:	mov	w3, #0x2bb                 	// #699
  43afd4:	mov	x2, x1
  43afd8:	adrp	x0, 455000 <config_parse@plt+0x49e50>
  43afdc:	add	x1, x0, #0x518
  43afe0:	mov	w0, #0x0                   	// #0
  43afe4:	bl	409d50 <log_assert_failed_realm@plt>
  43afe8:	ldr	x0, [sp, #32]
  43afec:	bl	409a60 <json_variant_unsigned@plt>
  43aff0:	str	x0, [sp, #88]
  43aff4:	ldr	x0, [sp, #88]
  43aff8:	str	w0, [sp, #60]
  43affc:	ldr	w0, [sp, #60]
  43b000:	ldr	x1, [sp, #88]
  43b004:	cmp	x1, x0
  43b008:	b.eq	43b090 <config_parse@plt+0x2fee0>  // b.none
  43b00c:	ldr	w0, [sp, #28]
  43b010:	bl	4384b4 <config_parse@plt+0x2d304>
  43b014:	str	w0, [sp, #72]
  43b018:	mov	w0, #0x22                  	// #34
  43b01c:	movk	w0, #0x4000, lsl #16
  43b020:	str	w0, [sp, #76]
  43b024:	mov	w0, #0x0                   	// #0
  43b028:	bl	40b180 <log_get_max_level_realm@plt>
  43b02c:	mov	w1, w0
  43b030:	ldr	w0, [sp, #72]
  43b034:	and	w0, w0, #0x7
  43b038:	cmp	w1, w0
  43b03c:	b.lt	43b078 <config_parse@plt+0x2fec8>  // b.tstop
  43b040:	adrp	x0, 455000 <config_parse@plt+0x49e50>
  43b044:	add	x1, x0, #0x183
  43b048:	ldr	x7, [sp, #88]
  43b04c:	adrp	x0, 455000 <config_parse@plt+0x49e50>
  43b050:	add	x6, x0, #0x520
  43b054:	adrp	x0, 456000 <config_parse@plt+0x4ae50>
  43b058:	add	x5, x0, #0xbe8
  43b05c:	mov	w4, #0x2c5                 	// #709
  43b060:	mov	x3, x1
  43b064:	ldr	w2, [sp, #76]
  43b068:	ldr	w1, [sp, #72]
  43b06c:	ldr	x0, [sp, #32]
  43b070:	bl	40a9d0 <json_log_internal@plt>
  43b074:	b	43b12c <config_parse@plt+0x2ff7c>
  43b078:	ldr	w0, [sp, #76]
  43b07c:	cmp	w0, #0x0
  43b080:	cneg	w0, w0, lt  // lt = tstop
  43b084:	and	w0, w0, #0xff
  43b088:	neg	w0, w0
  43b08c:	b	43b12c <config_parse@plt+0x2ff7c>
  43b090:	ldr	w0, [sp, #60]
  43b094:	cmp	w0, #0x0
  43b098:	b.ne	43b11c <config_parse@plt+0x2ff6c>  // b.any
  43b09c:	ldr	w0, [sp, #28]
  43b0a0:	bl	4384b4 <config_parse@plt+0x2d304>
  43b0a4:	str	w0, [sp, #64]
  43b0a8:	mov	w0, #0x22                  	// #34
  43b0ac:	movk	w0, #0x4000, lsl #16
  43b0b0:	str	w0, [sp, #68]
  43b0b4:	mov	w0, #0x0                   	// #0
  43b0b8:	bl	40b180 <log_get_max_level_realm@plt>
  43b0bc:	mov	w1, w0
  43b0c0:	ldr	w0, [sp, #64]
  43b0c4:	and	w0, w0, #0x7
  43b0c8:	cmp	w1, w0
  43b0cc:	b.lt	43b104 <config_parse@plt+0x2ff54>  // b.tstop
  43b0d0:	adrp	x0, 455000 <config_parse@plt+0x49e50>
  43b0d4:	add	x1, x0, #0x183
  43b0d8:	adrp	x0, 455000 <config_parse@plt+0x49e50>
  43b0dc:	add	x6, x0, #0x788
  43b0e0:	adrp	x0, 456000 <config_parse@plt+0x4ae50>
  43b0e4:	add	x5, x0, #0xbe8
  43b0e8:	mov	w4, #0x2c8                 	// #712
  43b0ec:	mov	x3, x1
  43b0f0:	ldr	w2, [sp, #68]
  43b0f4:	ldr	w1, [sp, #64]
  43b0f8:	ldr	x0, [sp, #32]
  43b0fc:	bl	40a9d0 <json_log_internal@plt>
  43b100:	b	43b12c <config_parse@plt+0x2ff7c>
  43b104:	ldr	w0, [sp, #68]
  43b108:	cmp	w0, #0x0
  43b10c:	cneg	w0, w0, lt  // lt = tstop
  43b110:	and	w0, w0, #0xff
  43b114:	neg	w0, w0
  43b118:	b	43b12c <config_parse@plt+0x2ff7c>
  43b11c:	ldr	x0, [sp, #80]
  43b120:	ldr	w1, [sp, #60]
  43b124:	str	w1, [x0]
  43b128:	mov	w0, #0x0                   	// #0
  43b12c:	ldp	x29, x30, [sp], #96
  43b130:	ret
  43b134:	stp	x29, x30, [sp, #-144]!
  43b138:	mov	x29, sp
  43b13c:	str	x0, [sp, #40]
  43b140:	str	x1, [sp, #32]
  43b144:	str	w2, [sp, #28]
  43b148:	str	x3, [sp, #16]
  43b14c:	adrp	x0, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  43b150:	ldr	x0, [x0, #4048]
  43b154:	ldr	x1, [x0]
  43b158:	str	x1, [sp, #136]
  43b15c:	mov	x1, #0x0                   	// #0
  43b160:	adrp	x0, 455000 <config_parse@plt+0x49e50>
  43b164:	add	x1, x0, #0x920
  43b168:	add	x0, sp, #0x78
  43b16c:	ldr	x2, [x1]
  43b170:	str	x2, [x0]
  43b174:	ldr	w1, [x1, #8]
  43b178:	str	w1, [x0, #8]
  43b17c:	ldr	x0, [sp, #16]
  43b180:	str	x0, [sp, #104]
  43b184:	ldr	x0, [sp, #104]
  43b188:	cmp	x0, #0x0
  43b18c:	cset	w0, eq  // eq = none
  43b190:	and	w0, w0, #0xff
  43b194:	and	x0, x0, #0xff
  43b198:	cmp	x0, #0x0
  43b19c:	b.eq	43b1c8 <config_parse@plt+0x30018>  // b.none
  43b1a0:	adrp	x0, 455000 <config_parse@plt+0x49e50>
  43b1a4:	add	x1, x0, #0x183
  43b1a8:	adrp	x0, 456000 <config_parse@plt+0x4ae50>
  43b1ac:	add	x4, x0, #0xc00
  43b1b0:	mov	w3, #0x2e5                 	// #741
  43b1b4:	mov	x2, x1
  43b1b8:	adrp	x0, 455000 <config_parse@plt+0x49e50>
  43b1bc:	add	x1, x0, #0x428
  43b1c0:	mov	w0, #0x0                   	// #0
  43b1c4:	bl	409d50 <log_assert_failed_realm@plt>
  43b1c8:	ldr	x0, [sp, #32]
  43b1cc:	bl	40aa50 <json_variant_elements@plt>
  43b1d0:	cmp	x0, #0x0
  43b1d4:	b.ne	43b1e0 <config_parse@plt+0x30030>  // b.any
  43b1d8:	mov	w0, #0x0                   	// #0
  43b1dc:	b	43b58c <config_parse@plt+0x303dc>
  43b1e0:	ldr	x0, [sp, #32]
  43b1e4:	bl	40aa50 <json_variant_elements@plt>
  43b1e8:	cmp	x0, #0x1
  43b1ec:	b.ls	43b270 <config_parse@plt+0x300c0>  // b.plast
  43b1f0:	ldr	w0, [sp, #28]
  43b1f4:	bl	4384b4 <config_parse@plt+0x2d304>
  43b1f8:	str	w0, [sp, #96]
  43b1fc:	mov	w0, #0x5f                  	// #95
  43b200:	movk	w0, #0x4000, lsl #16
  43b204:	str	w0, [sp, #100]
  43b208:	mov	w0, #0x0                   	// #0
  43b20c:	bl	40b180 <log_get_max_level_realm@plt>
  43b210:	mov	w1, w0
  43b214:	ldr	w0, [sp, #96]
  43b218:	and	w0, w0, #0x7
  43b21c:	cmp	w1, w0
  43b220:	b.lt	43b258 <config_parse@plt+0x300a8>  // b.tstop
  43b224:	adrp	x0, 455000 <config_parse@plt+0x49e50>
  43b228:	add	x1, x0, #0x183
  43b22c:	adrp	x0, 455000 <config_parse@plt+0x49e50>
  43b230:	add	x6, x0, #0x7a8
  43b234:	adrp	x0, 456000 <config_parse@plt+0x4ae50>
  43b238:	add	x5, x0, #0xc18
  43b23c:	mov	w4, #0x2eb                 	// #747
  43b240:	mov	x3, x1
  43b244:	ldr	w2, [sp, #100]
  43b248:	ldr	w1, [sp, #96]
  43b24c:	ldr	x0, [sp, #32]
  43b250:	bl	40a9d0 <json_log_internal@plt>
  43b254:	b	43b58c <config_parse@plt+0x303dc>
  43b258:	ldr	w0, [sp, #100]
  43b25c:	cmp	w0, #0x0
  43b260:	cneg	w0, w0, lt  // lt = tstop
  43b264:	and	w0, w0, #0xff
  43b268:	neg	w0, w0
  43b26c:	b	43b58c <config_parse@plt+0x303dc>
  43b270:	mov	x1, #0x0                   	// #0
  43b274:	ldr	x0, [sp, #32]
  43b278:	bl	4098a0 <json_variant_by_index@plt>
  43b27c:	str	x0, [sp, #112]
  43b280:	ldr	x0, [sp, #112]
  43b284:	cmp	x0, #0x0
  43b288:	cset	w0, eq  // eq = none
  43b28c:	and	w0, w0, #0xff
  43b290:	and	x0, x0, #0xff
  43b294:	cmp	x0, #0x0
  43b298:	b.eq	43b2c4 <config_parse@plt+0x30114>  // b.none
  43b29c:	adrp	x0, 455000 <config_parse@plt+0x49e50>
  43b2a0:	add	x1, x0, #0x183
  43b2a4:	adrp	x0, 456000 <config_parse@plt+0x4ae50>
  43b2a8:	add	x4, x0, #0xc00
  43b2ac:	mov	w3, #0x2ee                 	// #750
  43b2b0:	mov	x2, x1
  43b2b4:	adrp	x0, 455000 <config_parse@plt+0x49e50>
  43b2b8:	add	x1, x0, #0x7e8
  43b2bc:	mov	w0, #0x0                   	// #0
  43b2c0:	bl	409d50 <log_assert_failed_realm@plt>
  43b2c4:	add	x0, sp, #0x78
  43b2c8:	mov	x4, x0
  43b2cc:	ldr	w3, [sp, #28]
  43b2d0:	adrp	x0, 438000 <config_parse@plt+0x2ce50>
  43b2d4:	add	x2, x0, #0x5dc
  43b2d8:	adrp	x0, 46f000 <config_parse@plt+0x63e50>
  43b2dc:	add	x1, x0, #0x1c8
  43b2e0:	ldr	x0, [sp, #112]
  43b2e4:	bl	40ac30 <json_dispatch@plt>
  43b2e8:	str	w0, [sp, #60]
  43b2ec:	ldr	w0, [sp, #60]
  43b2f0:	cmp	w0, #0x0
  43b2f4:	b.ge	43b300 <config_parse@plt+0x30150>  // b.tcont
  43b2f8:	ldr	w0, [sp, #60]
  43b2fc:	b	43b58c <config_parse@plt+0x303dc>
  43b300:	ldr	w1, [sp, #120]
  43b304:	ldr	w0, [sp, #128]
  43b308:	add	w1, w1, w0
  43b30c:	ldr	w0, [sp, #120]
  43b310:	cmp	w1, w0
  43b314:	b.cc	43b330 <config_parse@plt+0x30180>  // b.lo, b.ul, b.last
  43b318:	ldr	w1, [sp, #124]
  43b31c:	ldr	w0, [sp, #128]
  43b320:	add	w1, w1, w0
  43b324:	ldr	w0, [sp, #124]
  43b328:	cmp	w1, w0
  43b32c:	b.cs	43b3b0 <config_parse@plt+0x30200>  // b.hs, b.nlast
  43b330:	ldr	w0, [sp, #28]
  43b334:	bl	4384b4 <config_parse@plt+0x2d304>
  43b338:	str	w0, [sp, #88]
  43b33c:	mov	w0, #0x16                  	// #22
  43b340:	movk	w0, #0x4000, lsl #16
  43b344:	str	w0, [sp, #92]
  43b348:	mov	w0, #0x0                   	// #0
  43b34c:	bl	40b180 <log_get_max_level_realm@plt>
  43b350:	mov	w1, w0
  43b354:	ldr	w0, [sp, #88]
  43b358:	and	w0, w0, #0x7
  43b35c:	cmp	w1, w0
  43b360:	b.lt	43b398 <config_parse@plt+0x301e8>  // b.tstop
  43b364:	adrp	x0, 455000 <config_parse@plt+0x49e50>
  43b368:	add	x1, x0, #0x183
  43b36c:	adrp	x0, 455000 <config_parse@plt+0x49e50>
  43b370:	add	x6, x0, #0x808
  43b374:	adrp	x0, 456000 <config_parse@plt+0x4ae50>
  43b378:	add	x5, x0, #0xc18
  43b37c:	mov	w4, #0x2f6                 	// #758
  43b380:	mov	x3, x1
  43b384:	ldr	w2, [sp, #92]
  43b388:	ldr	w1, [sp, #88]
  43b38c:	ldr	x0, [sp, #32]
  43b390:	bl	40a9d0 <json_log_internal@plt>
  43b394:	b	43b58c <config_parse@plt+0x303dc>
  43b398:	ldr	w0, [sp, #92]
  43b39c:	cmp	w0, #0x0
  43b3a0:	cneg	w0, w0, lt  // lt = tstop
  43b3a4:	and	w0, w0, #0xff
  43b3a8:	neg	w0, w0
  43b3ac:	b	43b58c <config_parse@plt+0x303dc>
  43b3b0:	ldr	w0, [sp, #124]
  43b3b4:	cmp	w0, #0x0
  43b3b8:	b.eq	43b43c <config_parse@plt+0x3028c>  // b.none
  43b3bc:	ldr	w0, [sp, #28]
  43b3c0:	bl	4384b4 <config_parse@plt+0x2d304>
  43b3c4:	str	w0, [sp, #80]
  43b3c8:	mov	w0, #0x5f                  	// #95
  43b3cc:	movk	w0, #0x4000, lsl #16
  43b3d0:	str	w0, [sp, #84]
  43b3d4:	mov	w0, #0x0                   	// #0
  43b3d8:	bl	40b180 <log_get_max_level_realm@plt>
  43b3dc:	mov	w1, w0
  43b3e0:	ldr	w0, [sp, #80]
  43b3e4:	and	w0, w0, #0x7
  43b3e8:	cmp	w1, w0
  43b3ec:	b.lt	43b424 <config_parse@plt+0x30274>  // b.tstop
  43b3f0:	adrp	x0, 455000 <config_parse@plt+0x49e50>
  43b3f4:	add	x1, x0, #0x183
  43b3f8:	adrp	x0, 455000 <config_parse@plt+0x49e50>
  43b3fc:	add	x6, x0, #0x848
  43b400:	adrp	x0, 456000 <config_parse@plt+0x4ae50>
  43b404:	add	x5, x0, #0xc18
  43b408:	mov	w4, #0x2fa                 	// #762
  43b40c:	mov	x3, x1
  43b410:	ldr	w2, [sp, #84]
  43b414:	ldr	w1, [sp, #80]
  43b418:	ldr	x0, [sp, #32]
  43b41c:	bl	40a9d0 <json_log_internal@plt>
  43b420:	b	43b58c <config_parse@plt+0x303dc>
  43b424:	ldr	w0, [sp, #84]
  43b428:	cmp	w0, #0x0
  43b42c:	cneg	w0, w0, lt  // lt = tstop
  43b430:	and	w0, w0, #0xff
  43b434:	neg	w0, w0
  43b438:	b	43b58c <config_parse@plt+0x303dc>
  43b43c:	ldr	w1, [sp, #128]
  43b440:	mov	w0, #0xffff                	// #65535
  43b444:	cmp	w1, w0
  43b448:	b.hi	43b4b8 <config_parse@plt+0x30308>  // b.pmore
  43b44c:	ldr	w0, [sp, #28]
  43b450:	orr	w0, w0, #0x10
  43b454:	bl	4384b4 <config_parse@plt+0x2d304>
  43b458:	str	w0, [sp, #64]
  43b45c:	str	wzr, [sp, #68]
  43b460:	mov	w0, #0x0                   	// #0
  43b464:	bl	40b180 <log_get_max_level_realm@plt>
  43b468:	mov	w1, w0
  43b46c:	ldr	w0, [sp, #64]
  43b470:	and	w0, w0, #0x7
  43b474:	cmp	w1, w0
  43b478:	b.lt	43b4b0 <config_parse@plt+0x30300>  // b.tstop
  43b47c:	adrp	x0, 455000 <config_parse@plt+0x49e50>
  43b480:	add	x1, x0, #0x183
  43b484:	adrp	x0, 455000 <config_parse@plt+0x49e50>
  43b488:	add	x6, x0, #0x890
  43b48c:	adrp	x0, 456000 <config_parse@plt+0x4ae50>
  43b490:	add	x5, x0, #0xc18
  43b494:	mov	w4, #0x2fe                 	// #766
  43b498:	mov	x3, x1
  43b49c:	ldr	w2, [sp, #68]
  43b4a0:	ldr	w1, [sp, #64]
  43b4a4:	ldr	x0, [sp, #32]
  43b4a8:	bl	40a9d0 <json_log_internal@plt>
  43b4ac:	b	43b4b8 <config_parse@plt+0x30308>
  43b4b0:	ldr	w0, [sp, #68]
  43b4b4:	cmp	w0, #0x0
  43b4b8:	ldr	x0, [sp, #104]
  43b4bc:	ldr	w0, [x0, #112]
  43b4c0:	cmn	w0, #0x1
  43b4c4:	b.eq	43b570 <config_parse@plt+0x303c0>  // b.none
  43b4c8:	ldr	x0, [sp, #104]
  43b4cc:	ldr	w1, [x0, #108]
  43b4d0:	ldr	w0, [sp, #120]
  43b4d4:	cmp	w1, w0
  43b4d8:	b.ne	43b4f0 <config_parse@plt+0x30340>  // b.any
  43b4dc:	ldr	x0, [sp, #104]
  43b4e0:	ldr	w1, [x0, #112]
  43b4e4:	ldr	w0, [sp, #128]
  43b4e8:	cmp	w1, w0
  43b4ec:	b.eq	43b570 <config_parse@plt+0x303c0>  // b.none
  43b4f0:	ldr	w0, [sp, #28]
  43b4f4:	bl	4384b4 <config_parse@plt+0x2d304>
  43b4f8:	str	w0, [sp, #72]
  43b4fc:	mov	w0, #0x5f                  	// #95
  43b500:	movk	w0, #0x4000, lsl #16
  43b504:	str	w0, [sp, #76]
  43b508:	mov	w0, #0x0                   	// #0
  43b50c:	bl	40b180 <log_get_max_level_realm@plt>
  43b510:	mov	w1, w0
  43b514:	ldr	w0, [sp, #72]
  43b518:	and	w0, w0, #0x7
  43b51c:	cmp	w1, w0
  43b520:	b.lt	43b558 <config_parse@plt+0x303a8>  // b.tstop
  43b524:	adrp	x0, 455000 <config_parse@plt+0x49e50>
  43b528:	add	x1, x0, #0x183
  43b52c:	adrp	x0, 455000 <config_parse@plt+0x49e50>
  43b530:	add	x6, x0, #0x8e8
  43b534:	adrp	x0, 456000 <config_parse@plt+0x4ae50>
  43b538:	add	x5, x0, #0xc18
  43b53c:	mov	w4, #0x303                 	// #771
  43b540:	mov	x3, x1
  43b544:	ldr	w2, [sp, #76]
  43b548:	ldr	w1, [sp, #72]
  43b54c:	ldr	x0, [sp, #32]
  43b550:	bl	40a9d0 <json_log_internal@plt>
  43b554:	b	43b58c <config_parse@plt+0x303dc>
  43b558:	ldr	w0, [sp, #76]
  43b55c:	cmp	w0, #0x0
  43b560:	cneg	w0, w0, lt  // lt = tstop
  43b564:	and	w0, w0, #0xff
  43b568:	neg	w0, w0
  43b56c:	b	43b58c <config_parse@plt+0x303dc>
  43b570:	ldr	w1, [sp, #120]
  43b574:	ldr	x0, [sp, #104]
  43b578:	str	w1, [x0, #108]
  43b57c:	ldr	w1, [sp, #128]
  43b580:	ldr	x0, [sp, #104]
  43b584:	str	w1, [x0, #112]
  43b588:	mov	w0, #0x0                   	// #0
  43b58c:	mov	w1, w0
  43b590:	adrp	x0, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  43b594:	ldr	x0, [x0, #4048]
  43b598:	ldr	x2, [sp, #136]
  43b59c:	ldr	x0, [x0]
  43b5a0:	eor	x0, x2, x0
  43b5a4:	cmp	x0, #0x0
  43b5a8:	b.eq	43b5b0 <config_parse@plt+0x30400>  // b.none
  43b5ac:	bl	40a440 <__stack_chk_fail@plt>
  43b5b0:	mov	w0, w1
  43b5b4:	ldp	x29, x30, [sp], #144
  43b5b8:	ret
  43b5bc:	stp	x29, x30, [sp, #-112]!
  43b5c0:	mov	x29, sp
  43b5c4:	str	x0, [sp, #40]
  43b5c8:	str	x1, [sp, #32]
  43b5cc:	str	w2, [sp, #28]
  43b5d0:	str	x3, [sp, #16]
  43b5d4:	adrp	x0, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  43b5d8:	ldr	x0, [x0, #4048]
  43b5dc:	ldr	x1, [x0]
  43b5e0:	str	x1, [sp, #104]
  43b5e4:	mov	x1, #0x0                   	// #0
  43b5e8:	ldr	x0, [sp, #16]
  43b5ec:	str	x0, [sp, #64]
  43b5f0:	ldr	x0, [sp, #64]
  43b5f4:	cmp	x0, #0x0
  43b5f8:	cset	w0, eq  // eq = none
  43b5fc:	and	w0, w0, #0xff
  43b600:	and	x0, x0, #0xff
  43b604:	cmp	x0, #0x0
  43b608:	b.eq	43b634 <config_parse@plt+0x30484>  // b.none
  43b60c:	adrp	x0, 455000 <config_parse@plt+0x49e50>
  43b610:	add	x1, x0, #0x183
  43b614:	adrp	x0, 456000 <config_parse@plt+0x4ae50>
  43b618:	add	x4, x0, #0xc30
  43b61c:	mov	w3, #0x310                 	// #784
  43b620:	mov	x2, x1
  43b624:	adrp	x0, 455000 <config_parse@plt+0x49e50>
  43b628:	add	x1, x0, #0x930
  43b62c:	mov	w0, #0x0                   	// #0
  43b630:	bl	409d50 <log_assert_failed_realm@plt>
  43b634:	ldr	x0, [sp, #32]
  43b638:	bl	409820 <json_variant_string@plt>
  43b63c:	str	x0, [sp, #72]
  43b640:	ldr	x0, [sp, #72]
  43b644:	cmp	x0, #0x0
  43b648:	cset	w0, eq  // eq = none
  43b64c:	and	w0, w0, #0xff
  43b650:	and	x0, x0, #0xff
  43b654:	cmp	x0, #0x0
  43b658:	b.eq	43b684 <config_parse@plt+0x304d4>  // b.none
  43b65c:	adrp	x0, 455000 <config_parse@plt+0x49e50>
  43b660:	add	x1, x0, #0x183
  43b664:	adrp	x0, 456000 <config_parse@plt+0x4ae50>
  43b668:	add	x4, x0, #0xc30
  43b66c:	mov	w3, #0x311                 	// #785
  43b670:	mov	x2, x1
  43b674:	adrp	x0, 455000 <config_parse@plt+0x49e50>
  43b678:	add	x1, x0, #0x938
  43b67c:	mov	w0, #0x0                   	// #0
  43b680:	bl	409d50 <log_assert_failed_realm@plt>
  43b684:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  43b688:	add	x0, x0, #0x178
  43b68c:	add	x2, sp, #0x50
  43b690:	mov	x3, x0
  43b694:	ldp	x0, x1, [x3]
  43b698:	stp	x0, x1, [x2]
  43b69c:	ldr	x0, [x3, #16]
  43b6a0:	str	x0, [x2, #16]
  43b6a4:	add	x0, sp, #0x50
  43b6a8:	ldr	x1, [sp, #72]
  43b6ac:	bl	40a6b0 <strv_find@plt>
  43b6b0:	cmp	x0, #0x0
  43b6b4:	b.eq	43b6d4 <config_parse@plt+0x30524>  // b.none
  43b6b8:	ldr	x0, [sp, #64]
  43b6bc:	ldr	w0, [x0]
  43b6c0:	and	w0, w0, #0xffff0fff
  43b6c4:	orr	w1, w0, #0x2000
  43b6c8:	ldr	x0, [sp, #64]
  43b6cc:	str	w1, [x0]
  43b6d0:	b	43b7c0 <config_parse@plt+0x30610>
  43b6d4:	adrp	x0, 455000 <config_parse@plt+0x49e50>
  43b6d8:	add	x1, x0, #0x958
  43b6dc:	ldr	x0, [sp, #72]
  43b6e0:	bl	40aa20 <strcmp@plt>
  43b6e4:	cmp	w0, #0x0
  43b6e8:	b.ne	43b708 <config_parse@plt+0x30558>  // b.any
  43b6ec:	ldr	x0, [sp, #64]
  43b6f0:	ldr	w0, [x0]
  43b6f4:	and	w0, w0, #0xffff0fff
  43b6f8:	orr	w1, w0, #0x6000
  43b6fc:	ldr	x0, [sp, #64]
  43b700:	str	w1, [x0]
  43b704:	b	43b7c0 <config_parse@plt+0x30610>
  43b708:	adrp	x0, 455000 <config_parse@plt+0x49e50>
  43b70c:	add	x1, x0, #0x250
  43b710:	ldr	x0, [sp, #72]
  43b714:	bl	40aa20 <strcmp@plt>
  43b718:	cmp	w0, #0x0
  43b71c:	b.ne	43b73c <config_parse@plt+0x3058c>  // b.any
  43b720:	ldr	x0, [sp, #64]
  43b724:	ldr	w0, [x0]
  43b728:	and	w0, w0, #0xffff0fff
  43b72c:	orr	w1, w0, #0x1000
  43b730:	ldr	x0, [sp, #64]
  43b734:	str	w1, [x0]
  43b738:	b	43b7c0 <config_parse@plt+0x30610>
  43b73c:	ldr	w0, [sp, #28]
  43b740:	bl	4384b4 <config_parse@plt+0x2d304>
  43b744:	str	w0, [sp, #56]
  43b748:	mov	w0, #0x16                  	// #22
  43b74c:	movk	w0, #0x4000, lsl #16
  43b750:	str	w0, [sp, #60]
  43b754:	mov	w0, #0x0                   	// #0
  43b758:	bl	40b180 <log_get_max_level_realm@plt>
  43b75c:	mov	w1, w0
  43b760:	ldr	w0, [sp, #56]
  43b764:	and	w0, w0, #0x7
  43b768:	cmp	w1, w0
  43b76c:	b.lt	43b7a8 <config_parse@plt+0x305f8>  // b.tstop
  43b770:	adrp	x0, 455000 <config_parse@plt+0x49e50>
  43b774:	add	x1, x0, #0x183
  43b778:	ldr	x7, [sp, #72]
  43b77c:	adrp	x0, 455000 <config_parse@plt+0x49e50>
  43b780:	add	x6, x0, #0x960
  43b784:	adrp	x0, 456000 <config_parse@plt+0x4ae50>
  43b788:	add	x5, x0, #0xc40
  43b78c:	mov	w4, #0x31a                 	// #794
  43b790:	mov	x3, x1
  43b794:	ldr	w2, [sp, #60]
  43b798:	ldr	w1, [sp, #56]
  43b79c:	ldr	x0, [sp, #32]
  43b7a0:	bl	40a9d0 <json_log_internal@plt>
  43b7a4:	b	43b7c4 <config_parse@plt+0x30614>
  43b7a8:	ldr	w0, [sp, #60]
  43b7ac:	cmp	w0, #0x0
  43b7b0:	cneg	w0, w0, lt  // lt = tstop
  43b7b4:	and	w0, w0, #0xff
  43b7b8:	neg	w0, w0
  43b7bc:	b	43b7c4 <config_parse@plt+0x30614>
  43b7c0:	mov	w0, #0x0                   	// #0
  43b7c4:	mov	w1, w0
  43b7c8:	adrp	x0, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  43b7cc:	ldr	x0, [x0, #4048]
  43b7d0:	ldr	x2, [sp, #104]
  43b7d4:	ldr	x0, [x0]
  43b7d8:	eor	x0, x2, x0
  43b7dc:	cmp	x0, #0x0
  43b7e0:	b.eq	43b7e8 <config_parse@plt+0x30638>  // b.none
  43b7e4:	bl	40a440 <__stack_chk_fail@plt>
  43b7e8:	mov	w0, w1
  43b7ec:	ldp	x29, x30, [sp], #112
  43b7f0:	ret
  43b7f4:	stp	x29, x30, [sp, #-96]!
  43b7f8:	mov	x29, sp
  43b7fc:	str	x0, [sp, #40]
  43b800:	str	x1, [sp, #32]
  43b804:	str	w2, [sp, #28]
  43b808:	str	x3, [sp, #16]
  43b80c:	ldr	x0, [sp, #16]
  43b810:	str	x0, [sp, #64]
  43b814:	ldr	x0, [sp, #64]
  43b818:	cmp	x0, #0x0
  43b81c:	cset	w0, eq  // eq = none
  43b820:	and	w0, w0, #0xff
  43b824:	and	x0, x0, #0xff
  43b828:	cmp	x0, #0x0
  43b82c:	b.eq	43b858 <config_parse@plt+0x306a8>  // b.none
  43b830:	adrp	x0, 455000 <config_parse@plt+0x49e50>
  43b834:	add	x1, x0, #0x183
  43b838:	adrp	x0, 456000 <config_parse@plt+0x4ae50>
  43b83c:	add	x4, x0, #0xc50
  43b840:	mov	w3, #0x324                 	// #804
  43b844:	mov	x2, x1
  43b848:	adrp	x0, 455000 <config_parse@plt+0x49e50>
  43b84c:	add	x1, x0, #0x70
  43b850:	mov	w0, #0x0                   	// #0
  43b854:	bl	409d50 <log_assert_failed_realm@plt>
  43b858:	ldr	x0, [sp, #32]
  43b85c:	bl	409a60 <json_variant_unsigned@plt>
  43b860:	str	x0, [sp, #72]
  43b864:	ldr	x0, [sp, #72]
  43b868:	str	x0, [sp, #80]
  43b86c:	str	xzr, [sp, #88]
  43b870:	ldr	x1, [sp, #80]
  43b874:	ldr	x0, [sp, #88]
  43b878:	cmp	x1, x0
  43b87c:	b.cc	43b894 <config_parse@plt+0x306e4>  // b.lo, b.ul, b.last
  43b880:	ldr	x0, [sp, #80]
  43b884:	cmp	x0, #0xfff
  43b888:	b.hi	43b894 <config_parse@plt+0x306e4>  // b.pmore
  43b88c:	mov	w0, #0x1                   	// #1
  43b890:	b	43b898 <config_parse@plt+0x306e8>
  43b894:	mov	w0, #0x0                   	// #0
  43b898:	cmp	w0, #0x0
  43b89c:	b.ne	43b924 <config_parse@plt+0x30774>  // b.any
  43b8a0:	ldr	w0, [sp, #28]
  43b8a4:	bl	4384b4 <config_parse@plt+0x2d304>
  43b8a8:	str	w0, [sp, #56]
  43b8ac:	mov	w0, #0x22                  	// #34
  43b8b0:	movk	w0, #0x4000, lsl #16
  43b8b4:	str	w0, [sp, #60]
  43b8b8:	mov	w0, #0x0                   	// #0
  43b8bc:	bl	40b180 <log_get_max_level_realm@plt>
  43b8c0:	mov	w1, w0
  43b8c4:	ldr	w0, [sp, #56]
  43b8c8:	and	w0, w0, #0x7
  43b8cc:	cmp	w1, w0
  43b8d0:	b.lt	43b90c <config_parse@plt+0x3075c>  // b.tstop
  43b8d4:	adrp	x0, 455000 <config_parse@plt+0x49e50>
  43b8d8:	add	x1, x0, #0x183
  43b8dc:	ldr	x7, [sp, #72]
  43b8e0:	adrp	x0, 455000 <config_parse@plt+0x49e50>
  43b8e4:	add	x6, x0, #0x978
  43b8e8:	adrp	x0, 456000 <config_parse@plt+0x4ae50>
  43b8ec:	add	x5, x0, #0xc68
  43b8f0:	mov	w4, #0x328                 	// #808
  43b8f4:	mov	x3, x1
  43b8f8:	ldr	w2, [sp, #60]
  43b8fc:	ldr	w1, [sp, #56]
  43b900:	ldr	x0, [sp, #32]
  43b904:	bl	40a9d0 <json_log_internal@plt>
  43b908:	b	43b938 <config_parse@plt+0x30788>
  43b90c:	ldr	w0, [sp, #60]
  43b910:	cmp	w0, #0x0
  43b914:	cneg	w0, w0, lt  // lt = tstop
  43b918:	and	w0, w0, #0xff
  43b91c:	neg	w0, w0
  43b920:	b	43b938 <config_parse@plt+0x30788>
  43b924:	ldr	x0, [sp, #72]
  43b928:	mov	w1, w0
  43b92c:	ldr	x0, [sp, #64]
  43b930:	str	w1, [x0]
  43b934:	mov	w0, #0x0                   	// #0
  43b938:	ldp	x29, x30, [sp], #96
  43b93c:	ret
  43b940:	stp	x29, x30, [sp, #-96]!
  43b944:	mov	x29, sp
  43b948:	str	x0, [sp, #40]
  43b94c:	str	x1, [sp, #32]
  43b950:	str	w2, [sp, #28]
  43b954:	str	x3, [sp, #16]
  43b958:	ldr	x0, [sp, #16]
  43b95c:	str	x0, [sp, #64]
  43b960:	ldr	x0, [sp, #64]
  43b964:	cmp	x0, #0x0
  43b968:	cset	w0, eq  // eq = none
  43b96c:	and	w0, w0, #0xff
  43b970:	and	x0, x0, #0xff
  43b974:	cmp	x0, #0x0
  43b978:	b.eq	43b9a4 <config_parse@plt+0x307f4>  // b.none
  43b97c:	adrp	x0, 455000 <config_parse@plt+0x49e50>
  43b980:	add	x1, x0, #0x183
  43b984:	adrp	x0, 456000 <config_parse@plt+0x4ae50>
  43b988:	add	x4, x0, #0xc80
  43b98c:	mov	w3, #0x333                 	// #819
  43b990:	mov	x2, x1
  43b994:	adrp	x0, 455000 <config_parse@plt+0x49e50>
  43b998:	add	x1, x0, #0x70
  43b99c:	mov	w0, #0x0                   	// #0
  43b9a0:	bl	409d50 <log_assert_failed_realm@plt>
  43b9a4:	ldr	x0, [sp, #32]
  43b9a8:	bl	409a60 <json_variant_unsigned@plt>
  43b9ac:	str	x0, [sp, #72]
  43b9b0:	ldr	x0, [sp, #72]
  43b9b4:	str	x0, [sp, #80]
  43b9b8:	str	xzr, [sp, #88]
  43b9bc:	ldr	x1, [sp, #80]
  43b9c0:	ldr	x0, [sp, #88]
  43b9c4:	cmp	x1, x0
  43b9c8:	b.cc	43b9e4 <config_parse@plt+0x30834>  // b.lo, b.ul, b.last
  43b9cc:	ldr	x1, [sp, #80]
  43b9d0:	mov	x0, #0xfffff               	// #1048575
  43b9d4:	cmp	x1, x0
  43b9d8:	b.hi	43b9e4 <config_parse@plt+0x30834>  // b.pmore
  43b9dc:	mov	w0, #0x1                   	// #1
  43b9e0:	b	43b9e8 <config_parse@plt+0x30838>
  43b9e4:	mov	w0, #0x0                   	// #0
  43b9e8:	cmp	w0, #0x0
  43b9ec:	b.ne	43ba74 <config_parse@plt+0x308c4>  // b.any
  43b9f0:	ldr	w0, [sp, #28]
  43b9f4:	bl	4384b4 <config_parse@plt+0x2d304>
  43b9f8:	str	w0, [sp, #56]
  43b9fc:	mov	w0, #0x22                  	// #34
  43ba00:	movk	w0, #0x4000, lsl #16
  43ba04:	str	w0, [sp, #60]
  43ba08:	mov	w0, #0x0                   	// #0
  43ba0c:	bl	40b180 <log_get_max_level_realm@plt>
  43ba10:	mov	w1, w0
  43ba14:	ldr	w0, [sp, #56]
  43ba18:	and	w0, w0, #0x7
  43ba1c:	cmp	w1, w0
  43ba20:	b.lt	43ba5c <config_parse@plt+0x308ac>  // b.tstop
  43ba24:	adrp	x0, 455000 <config_parse@plt+0x49e50>
  43ba28:	add	x1, x0, #0x183
  43ba2c:	ldr	x7, [sp, #72]
  43ba30:	adrp	x0, 455000 <config_parse@plt+0x49e50>
  43ba34:	add	x6, x0, #0x998
  43ba38:	adrp	x0, 456000 <config_parse@plt+0x4ae50>
  43ba3c:	add	x5, x0, #0xc98
  43ba40:	mov	w4, #0x337                 	// #823
  43ba44:	mov	x3, x1
  43ba48:	ldr	w2, [sp, #60]
  43ba4c:	ldr	w1, [sp, #56]
  43ba50:	ldr	x0, [sp, #32]
  43ba54:	bl	40a9d0 <json_log_internal@plt>
  43ba58:	b	43ba88 <config_parse@plt+0x308d8>
  43ba5c:	ldr	w0, [sp, #60]
  43ba60:	cmp	w0, #0x0
  43ba64:	cneg	w0, w0, lt  // lt = tstop
  43ba68:	and	w0, w0, #0xff
  43ba6c:	neg	w0, w0
  43ba70:	b	43ba88 <config_parse@plt+0x308d8>
  43ba74:	ldr	x0, [sp, #72]
  43ba78:	mov	w1, w0
  43ba7c:	ldr	x0, [sp, #64]
  43ba80:	str	w1, [x0]
  43ba84:	mov	w0, #0x0                   	// #0
  43ba88:	ldp	x29, x30, [sp], #96
  43ba8c:	ret
  43ba90:	stp	x29, x30, [sp, #-80]!
  43ba94:	mov	x29, sp
  43ba98:	str	x0, [sp, #40]
  43ba9c:	str	x1, [sp, #32]
  43baa0:	str	w2, [sp, #28]
  43baa4:	str	x3, [sp, #16]
  43baa8:	ldr	x0, [sp, #16]
  43baac:	str	x0, [sp, #64]
  43bab0:	ldr	x0, [sp, #64]
  43bab4:	cmp	x0, #0x0
  43bab8:	cset	w0, eq  // eq = none
  43babc:	and	w0, w0, #0xff
  43bac0:	and	x0, x0, #0xff
  43bac4:	cmp	x0, #0x0
  43bac8:	b.eq	43baf4 <config_parse@plt+0x30944>  // b.none
  43bacc:	adrp	x0, 455000 <config_parse@plt+0x49e50>
  43bad0:	add	x1, x0, #0x183
  43bad4:	adrp	x0, 456000 <config_parse@plt+0x4ae50>
  43bad8:	add	x4, x0, #0xcb0
  43badc:	mov	w3, #0x342                 	// #834
  43bae0:	mov	x2, x1
  43bae4:	adrp	x0, 455000 <config_parse@plt+0x49e50>
  43bae8:	add	x1, x0, #0x930
  43baec:	mov	w0, #0x0                   	// #0
  43baf0:	bl	409d50 <log_assert_failed_realm@plt>
  43baf4:	ldr	x0, [sp, #32]
  43baf8:	bl	409a60 <json_variant_unsigned@plt>
  43bafc:	str	x0, [sp, #72]
  43bb00:	ldr	x0, [sp, #72]
  43bb04:	str	w0, [sp, #52]
  43bb08:	ldr	w0, [sp, #52]
  43bb0c:	and	w0, w0, #0xfffff000
  43bb10:	cmp	w0, #0x0
  43bb14:	b.ne	43bb28 <config_parse@plt+0x30978>  // b.any
  43bb18:	ldr	w0, [sp, #52]
  43bb1c:	ldr	x1, [sp, #72]
  43bb20:	cmp	x1, x0
  43bb24:	b.eq	43bba8 <config_parse@plt+0x309f8>  // b.none
  43bb28:	ldr	w0, [sp, #28]
  43bb2c:	bl	4384b4 <config_parse@plt+0x2d304>
  43bb30:	str	w0, [sp, #56]
  43bb34:	mov	w0, #0x22                  	// #34
  43bb38:	movk	w0, #0x4000, lsl #16
  43bb3c:	str	w0, [sp, #60]
  43bb40:	mov	w0, #0x0                   	// #0
  43bb44:	bl	40b180 <log_get_max_level_realm@plt>
  43bb48:	mov	w1, w0
  43bb4c:	ldr	w0, [sp, #56]
  43bb50:	and	w0, w0, #0x7
  43bb54:	cmp	w1, w0
  43bb58:	b.lt	43bb90 <config_parse@plt+0x309e0>  // b.tstop
  43bb5c:	adrp	x0, 455000 <config_parse@plt+0x49e50>
  43bb60:	add	x1, x0, #0x183
  43bb64:	adrp	x0, 455000 <config_parse@plt+0x49e50>
  43bb68:	add	x6, x0, #0x9b8
  43bb6c:	adrp	x0, 456000 <config_parse@plt+0x4ae50>
  43bb70:	add	x5, x0, #0xcc8
  43bb74:	mov	w4, #0x348                 	// #840
  43bb78:	mov	x3, x1
  43bb7c:	ldr	w2, [sp, #60]
  43bb80:	ldr	w1, [sp, #56]
  43bb84:	ldr	x0, [sp, #32]
  43bb88:	bl	40a9d0 <json_log_internal@plt>
  43bb8c:	b	43bbb8 <config_parse@plt+0x30a08>
  43bb90:	ldr	w0, [sp, #60]
  43bb94:	cmp	w0, #0x0
  43bb98:	cneg	w0, w0, lt  // lt = tstop
  43bb9c:	and	w0, w0, #0xff
  43bba0:	neg	w0, w0
  43bba4:	b	43bbb8 <config_parse@plt+0x30a08>
  43bba8:	ldr	x0, [sp, #64]
  43bbac:	ldr	w1, [sp, #52]
  43bbb0:	str	w1, [x0]
  43bbb4:	mov	w0, #0x0                   	// #0
  43bbb8:	ldp	x29, x30, [sp], #80
  43bbbc:	ret
  43bbc0:	sub	sp, sp, #0x120
  43bbc4:	stp	x29, x30, [sp, #16]
  43bbc8:	add	x29, sp, #0x10
  43bbcc:	str	x19, [sp, #32]
  43bbd0:	str	x0, [sp, #72]
  43bbd4:	str	x1, [sp, #64]
  43bbd8:	str	w2, [sp, #60]
  43bbdc:	str	x3, [sp, #48]
  43bbe0:	adrp	x0, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  43bbe4:	ldr	x0, [x0, #4048]
  43bbe8:	ldr	x1, [x0]
  43bbec:	str	x1, [sp, #280]
  43bbf0:	mov	x1, #0x0                   	// #0
  43bbf4:	ldr	x0, [sp, #48]
  43bbf8:	str	x0, [sp, #128]
  43bbfc:	ldr	x0, [sp, #128]
  43bc00:	cmp	x0, #0x0
  43bc04:	cset	w0, eq  // eq = none
  43bc08:	and	w0, w0, #0xff
  43bc0c:	and	x0, x0, #0xff
  43bc10:	cmp	x0, #0x0
  43bc14:	b.eq	43bc40 <config_parse@plt+0x30a90>  // b.none
  43bc18:	adrp	x0, 455000 <config_parse@plt+0x49e50>
  43bc1c:	add	x1, x0, #0x183
  43bc20:	adrp	x0, 456000 <config_parse@plt+0x4ae50>
  43bc24:	add	x4, x0, #0xce0
  43bc28:	mov	w3, #0x354                 	// #852
  43bc2c:	mov	x2, x1
  43bc30:	adrp	x0, 455000 <config_parse@plt+0x49e50>
  43bc34:	add	x1, x0, #0x428
  43bc38:	mov	w0, #0x0                   	// #0
  43bc3c:	bl	409d50 <log_assert_failed_realm@plt>
  43bc40:	ldr	x0, [sp, #64]
  43bc44:	str	x0, [sp, #160]
  43bc48:	str	xzr, [sp, #168]
  43bc4c:	b	43c074 <config_parse@plt+0x30ec4>
  43bc50:	ldr	x0, [sp, #128]
  43bc54:	ldr	x3, [x0, #576]
  43bc58:	ldr	x0, [sp, #128]
  43bc5c:	ldr	x0, [x0, #584]
  43bc60:	add	x0, x0, #0x1
  43bc64:	mov	x2, #0x20                  	// #32
  43bc68:	mov	x1, x0
  43bc6c:	mov	x0, x3
  43bc70:	bl	409b10 <reallocarray@plt>
  43bc74:	str	x0, [sp, #144]
  43bc78:	ldr	x0, [sp, #144]
  43bc7c:	cmp	x0, #0x0
  43bc80:	b.ne	43bca4 <config_parse@plt+0x30af4>  // b.any
  43bc84:	adrp	x0, 455000 <config_parse@plt+0x49e50>
  43bc88:	add	x1, x0, #0x183
  43bc8c:	adrp	x0, 456000 <config_parse@plt+0x4ae50>
  43bc90:	add	x3, x0, #0xcf0
  43bc94:	mov	w2, #0x367                 	// #871
  43bc98:	mov	w0, #0x0                   	// #0
  43bc9c:	bl	40b0b0 <log_oom_internal@plt>
  43bca0:	b	43c0bc <config_parse@plt+0x30f0c>
  43bca4:	ldr	x0, [sp, #128]
  43bca8:	ldr	x1, [sp, #144]
  43bcac:	str	x1, [x0, #576]
  43bcb0:	ldr	x0, [sp, #128]
  43bcb4:	ldr	x0, [x0, #584]
  43bcb8:	lsl	x0, x0, #5
  43bcbc:	ldr	x1, [sp, #144]
  43bcc0:	add	x0, x1, x0
  43bcc4:	str	x0, [sp, #152]
  43bcc8:	ldr	x0, [sp, #152]
  43bccc:	stp	xzr, xzr, [x0]
  43bcd0:	stp	xzr, xzr, [x0, #16]
  43bcd4:	ldr	x0, [sp, #152]
  43bcd8:	mov	w1, #0xffffffff            	// #-1
  43bcdc:	str	w1, [x0, #8]
  43bce0:	ldr	x0, [sp, #152]
  43bce4:	mov	w1, #0xffffffff            	// #-1
  43bce8:	str	w1, [x0, #12]
  43bcec:	ldr	x0, [sp, #152]
  43bcf0:	mov	w1, #0x1a4                 	// #420
  43bcf4:	str	w1, [x0, #16]
  43bcf8:	ldr	x0, [sp, #152]
  43bcfc:	mov	w1, #0xffffffff            	// #-1
  43bd00:	str	w1, [x0, #20]
  43bd04:	ldr	x0, [sp, #152]
  43bd08:	mov	w1, #0xffffffff            	// #-1
  43bd0c:	str	w1, [x0, #24]
  43bd10:	ldr	x4, [sp, #152]
  43bd14:	ldr	w3, [sp, #60]
  43bd18:	adrp	x0, 438000 <config_parse@plt+0x2ce50>
  43bd1c:	add	x2, x0, #0x5dc
  43bd20:	adrp	x0, 46f000 <config_parse@plt+0x63e50>
  43bd24:	add	x1, x0, #0x268
  43bd28:	ldr	x0, [sp, #136]
  43bd2c:	bl	40ac30 <json_dispatch@plt>
  43bd30:	str	w0, [sp, #84]
  43bd34:	ldr	w0, [sp, #84]
  43bd38:	cmp	w0, #0x0
  43bd3c:	b.lt	43c050 <config_parse@plt+0x30ea0>  // b.tstop
  43bd40:	ldr	x0, [sp, #152]
  43bd44:	ldr	w0, [x0, #16]
  43bd48:	and	w0, w0, #0xf000
  43bd4c:	cmp	w0, #0x2, lsl #12
  43bd50:	b.eq	43bd68 <config_parse@plt+0x30bb8>  // b.none
  43bd54:	ldr	x0, [sp, #152]
  43bd58:	ldr	w0, [x0, #16]
  43bd5c:	and	w0, w0, #0xf000
  43bd60:	cmp	w0, #0x6, lsl #12
  43bd64:	b.ne	43c038 <config_parse@plt+0x30e88>  // b.any
  43bd68:	str	xzr, [sp, #112]
  43bd6c:	ldr	x0, [sp, #152]
  43bd70:	ldr	w0, [x0, #8]
  43bd74:	cmn	w0, #0x1
  43bd78:	b.eq	43bd8c <config_parse@plt+0x30bdc>  // b.none
  43bd7c:	ldr	x0, [sp, #152]
  43bd80:	ldr	w0, [x0, #12]
  43bd84:	cmn	w0, #0x1
  43bd88:	b.ne	43be14 <config_parse@plt+0x30c64>  // b.any
  43bd8c:	ldr	w0, [sp, #60]
  43bd90:	bl	4384b4 <config_parse@plt+0x2d304>
  43bd94:	str	w0, [sp, #104]
  43bd98:	mov	w0, #0x16                  	// #22
  43bd9c:	movk	w0, #0x4000, lsl #16
  43bda0:	str	w0, [sp, #108]
  43bda4:	mov	w0, #0x0                   	// #0
  43bda8:	bl	40b180 <log_get_max_level_realm@plt>
  43bdac:	mov	w1, w0
  43bdb0:	ldr	w0, [sp, #104]
  43bdb4:	and	w0, w0, #0x7
  43bdb8:	cmp	w1, w0
  43bdbc:	b.lt	43bdf4 <config_parse@plt+0x30c44>  // b.tstop
  43bdc0:	adrp	x0, 455000 <config_parse@plt+0x49e50>
  43bdc4:	add	x1, x0, #0x183
  43bdc8:	adrp	x0, 455000 <config_parse@plt+0x49e50>
  43bdcc:	add	x6, x0, #0x9e0
  43bdd0:	adrp	x0, 456000 <config_parse@plt+0x4ae50>
  43bdd4:	add	x5, x0, #0xcf0
  43bdd8:	mov	w4, #0x37c                 	// #892
  43bddc:	mov	x3, x1
  43bde0:	ldr	w2, [sp, #108]
  43bde4:	ldr	w1, [sp, #104]
  43bde8:	ldr	x0, [sp, #136]
  43bdec:	bl	40a9d0 <json_log_internal@plt>
  43bdf0:	b	43be08 <config_parse@plt+0x30c58>
  43bdf4:	ldr	w0, [sp, #108]
  43bdf8:	cmp	w0, #0x0
  43bdfc:	cneg	w0, w0, lt  // lt = tstop
  43be00:	and	w0, w0, #0xff
  43be04:	neg	w0, w0
  43be08:	str	w0, [sp, #84]
  43be0c:	mov	w19, #0x0                   	// #0
  43be10:	b	43c020 <config_parse@plt+0x30e70>
  43be14:	ldr	x0, [sp, #152]
  43be18:	ldr	w19, [x0, #16]
  43be1c:	ldr	x0, [sp, #152]
  43be20:	ldr	w2, [x0, #8]
  43be24:	ldr	x0, [sp, #152]
  43be28:	ldr	w0, [x0, #12]
  43be2c:	mov	w1, w0
  43be30:	mov	w0, w2
  43be34:	bl	40a430 <gnu_dev_makedev@plt>
  43be38:	mov	x1, x0
  43be3c:	add	x0, sp, #0x70
  43be40:	mov	x2, x0
  43be44:	mov	w0, w19
  43be48:	bl	40ab80 <device_path_make_canonical@plt>
  43be4c:	str	w0, [sp, #84]
  43be50:	ldr	w0, [sp, #84]
  43be54:	cmp	w0, #0x0
  43be58:	b.ge	43bee4 <config_parse@plt+0x30d34>  // b.tcont
  43be5c:	ldr	w0, [sp, #60]
  43be60:	orr	w0, w0, #0x8
  43be64:	bl	4384b4 <config_parse@plt+0x2d304>
  43be68:	str	w0, [sp, #96]
  43be6c:	str	wzr, [sp, #100]
  43be70:	mov	w0, #0x0                   	// #0
  43be74:	bl	40b180 <log_get_max_level_realm@plt>
  43be78:	mov	w1, w0
  43be7c:	ldr	w0, [sp, #96]
  43be80:	and	w0, w0, #0x7
  43be84:	cmp	w1, w0
  43be88:	b.lt	43bed8 <config_parse@plt+0x30d28>  // b.tstop
  43be8c:	adrp	x0, 455000 <config_parse@plt+0x49e50>
  43be90:	add	x1, x0, #0x183
  43be94:	ldr	x0, [sp, #152]
  43be98:	ldr	w2, [x0, #8]
  43be9c:	ldr	x0, [sp, #152]
  43bea0:	ldr	w0, [x0, #12]
  43bea4:	str	w0, [sp]
  43bea8:	mov	w7, w2
  43beac:	adrp	x0, 455000 <config_parse@plt+0x49e50>
  43beb0:	add	x6, x0, #0xa18
  43beb4:	adrp	x0, 456000 <config_parse@plt+0x4ae50>
  43beb8:	add	x5, x0, #0xcf0
  43bebc:	mov	w4, #0x384                 	// #900
  43bec0:	mov	x3, x1
  43bec4:	ldr	w2, [sp, #100]
  43bec8:	ldr	w1, [sp, #96]
  43becc:	ldr	x0, [sp, #136]
  43bed0:	bl	40a9d0 <json_log_internal@plt>
  43bed4:	b	43c01c <config_parse@plt+0x30e6c>
  43bed8:	ldr	w0, [sp, #100]
  43bedc:	cmp	w0, #0x0
  43bee0:	b	43c01c <config_parse@plt+0x30e6c>
  43bee4:	strb	wzr, [sp, #83]
  43bee8:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  43beec:	add	x1, x0, #0x190
  43bef0:	add	x0, sp, #0xc0
  43bef4:	ldp	x2, x3, [x1]
  43bef8:	stp	x2, x3, [x0]
  43befc:	ldp	x2, x3, [x1, #16]
  43bf00:	stp	x2, x3, [x0, #16]
  43bf04:	ldp	x2, x3, [x1, #32]
  43bf08:	stp	x2, x3, [x0, #32]
  43bf0c:	ldp	x2, x3, [x1, #48]
  43bf10:	stp	x2, x3, [x0, #48]
  43bf14:	ldp	x2, x3, [x1, #64]
  43bf18:	stp	x2, x3, [x0, #64]
  43bf1c:	ldr	x1, [x1, #80]
  43bf20:	str	x1, [x0, #80]
  43bf24:	add	x0, sp, #0xc0
  43bf28:	str	x0, [sp, #120]
  43bf2c:	b	43bf6c <config_parse@plt+0x30dbc>
  43bf30:	ldr	x2, [sp, #112]
  43bf34:	ldr	x0, [sp, #120]
  43bf38:	ldr	x0, [x0]
  43bf3c:	mov	x1, x0
  43bf40:	mov	x0, x2
  43bf44:	bl	409aa0 <path_equal@plt>
  43bf48:	and	w0, w0, #0xff
  43bf4c:	cmp	w0, #0x0
  43bf50:	b.eq	43bf60 <config_parse@plt+0x30db0>  // b.none
  43bf54:	mov	w0, #0x1                   	// #1
  43bf58:	strb	w0, [sp, #83]
  43bf5c:	b	43bf88 <config_parse@plt+0x30dd8>
  43bf60:	ldr	x0, [sp, #120]
  43bf64:	add	x0, x0, #0x8
  43bf68:	str	x0, [sp, #120]
  43bf6c:	ldr	x0, [sp, #120]
  43bf70:	cmp	x0, #0x0
  43bf74:	b.eq	43bf88 <config_parse@plt+0x30dd8>  // b.none
  43bf78:	ldr	x0, [sp, #120]
  43bf7c:	ldr	x0, [x0]
  43bf80:	cmp	x0, #0x0
  43bf84:	b.ne	43bf30 <config_parse@plt+0x30d80>  // b.any
  43bf88:	ldrb	w0, [sp, #83]
  43bf8c:	cmp	w0, #0x0
  43bf90:	b.eq	43c01c <config_parse@plt+0x30e6c>  // b.none
  43bf94:	ldr	w0, [sp, #60]
  43bf98:	orr	w0, w0, #0x8
  43bf9c:	bl	4384b4 <config_parse@plt+0x2d304>
  43bfa0:	str	w0, [sp, #88]
  43bfa4:	str	wzr, [sp, #92]
  43bfa8:	mov	w0, #0x0                   	// #0
  43bfac:	bl	40b180 <log_get_max_level_realm@plt>
  43bfb0:	mov	w1, w0
  43bfb4:	ldr	w0, [sp, #88]
  43bfb8:	and	w0, w0, #0x7
  43bfbc:	cmp	w1, w0
  43bfc0:	b.lt	43c000 <config_parse@plt+0x30e50>  // b.tstop
  43bfc4:	adrp	x0, 455000 <config_parse@plt+0x49e50>
  43bfc8:	add	x1, x0, #0x183
  43bfcc:	ldr	x0, [sp, #112]
  43bfd0:	mov	x7, x0
  43bfd4:	adrp	x0, 455000 <config_parse@plt+0x49e50>
  43bfd8:	add	x6, x0, #0xa50
  43bfdc:	adrp	x0, 456000 <config_parse@plt+0x4ae50>
  43bfe0:	add	x5, x0, #0xcf0
  43bfe4:	mov	w4, #0x392                 	// #914
  43bfe8:	mov	x3, x1
  43bfec:	ldr	w2, [sp, #92]
  43bff0:	ldr	w1, [sp, #88]
  43bff4:	ldr	x0, [sp, #136]
  43bff8:	bl	40a9d0 <json_log_internal@plt>
  43bffc:	b	43c008 <config_parse@plt+0x30e58>
  43c000:	ldr	w0, [sp, #92]
  43c004:	cmp	w0, #0x0
  43c008:	ldr	x0, [sp, #152]
  43c00c:	ldr	x0, [x0]
  43c010:	bl	40ad70 <free@plt>
  43c014:	mov	w19, #0x1                   	// #1
  43c018:	b	43c020 <config_parse@plt+0x30e70>
  43c01c:	mov	w19, #0x2                   	// #2
  43c020:	add	x0, sp, #0x70
  43c024:	bl	4380f0 <config_parse@plt+0x2cf40>
  43c028:	cmp	w19, #0x0
  43c02c:	b.eq	43c054 <config_parse@plt+0x30ea4>  // b.none
  43c030:	cmp	w19, #0x2
  43c034:	b.ne	43c068 <config_parse@plt+0x30eb8>  // b.any
  43c038:	ldr	x0, [sp, #128]
  43c03c:	ldr	x0, [x0, #584]
  43c040:	add	x1, x0, #0x1
  43c044:	ldr	x0, [sp, #128]
  43c048:	str	x1, [x0, #584]
  43c04c:	b	43c068 <config_parse@plt+0x30eb8>
  43c050:	nop
  43c054:	ldr	x0, [sp, #152]
  43c058:	ldr	x0, [x0]
  43c05c:	bl	40ad70 <free@plt>
  43c060:	ldr	w0, [sp, #84]
  43c064:	b	43c0bc <config_parse@plt+0x30f0c>
  43c068:	ldr	x0, [sp, #168]
  43c06c:	add	x0, x0, #0x1
  43c070:	str	x0, [sp, #168]
  43c074:	ldr	x0, [sp, #160]
  43c078:	bl	43846c <config_parse@plt+0x2d2bc>
  43c07c:	and	w0, w0, #0xff
  43c080:	cmp	w0, #0x0
  43c084:	b.eq	43c0b8 <config_parse@plt+0x30f08>  // b.none
  43c088:	ldr	x19, [sp, #168]
  43c08c:	ldr	x0, [sp, #160]
  43c090:	bl	40aa50 <json_variant_elements@plt>
  43c094:	cmp	x19, x0
  43c098:	b.cs	43c0b8 <config_parse@plt+0x30f08>  // b.hs, b.nlast
  43c09c:	ldr	x0, [sp, #160]
  43c0a0:	ldr	x1, [sp, #168]
  43c0a4:	bl	4098a0 <json_variant_by_index@plt>
  43c0a8:	str	x0, [sp, #136]
  43c0ac:	mov	w0, #0x1                   	// #1
  43c0b0:	cmp	w0, #0x0
  43c0b4:	b.ne	43bc50 <config_parse@plt+0x30aa0>  // b.any
  43c0b8:	mov	w0, #0x0                   	// #0
  43c0bc:	mov	w1, w0
  43c0c0:	adrp	x0, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  43c0c4:	ldr	x0, [x0, #4048]
  43c0c8:	ldr	x2, [sp, #280]
  43c0cc:	ldr	x0, [x0]
  43c0d0:	eor	x0, x2, x0
  43c0d4:	cmp	x0, #0x0
  43c0d8:	b.eq	43c0e0 <config_parse@plt+0x30f30>  // b.none
  43c0dc:	bl	40a440 <__stack_chk_fail@plt>
  43c0e0:	mov	w0, w1
  43c0e4:	ldr	x19, [sp, #32]
  43c0e8:	ldp	x29, x30, [sp, #16]
  43c0ec:	add	sp, sp, #0x120
  43c0f0:	ret
  43c0f4:	stp	x29, x30, [sp, #-144]!
  43c0f8:	mov	x29, sp
  43c0fc:	str	x19, [sp, #16]
  43c100:	str	x0, [sp, #56]
  43c104:	str	x1, [sp, #48]
  43c108:	str	w2, [sp, #44]
  43c10c:	str	x3, [sp, #32]
  43c110:	adrp	x0, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  43c114:	ldr	x0, [x0, #4048]
  43c118:	ldr	x1, [x0]
  43c11c:	str	x1, [sp, #136]
  43c120:	mov	x1, #0x0                   	// #0
  43c124:	str	xzr, [sp, #104]
  43c128:	str	xzr, [sp, #112]
  43c12c:	ldr	x0, [sp, #32]
  43c130:	str	x0, [sp, #120]
  43c134:	ldr	x0, [sp, #120]
  43c138:	cmp	x0, #0x0
  43c13c:	cset	w0, eq  // eq = none
  43c140:	and	w0, w0, #0xff
  43c144:	and	x0, x0, #0xff
  43c148:	cmp	x0, #0x0
  43c14c:	b.eq	43c178 <config_parse@plt+0x30fc8>  // b.none
  43c150:	adrp	x0, 455000 <config_parse@plt+0x49e50>
  43c154:	add	x1, x0, #0x183
  43c158:	adrp	x0, 456000 <config_parse@plt+0x4ae50>
  43c15c:	add	x4, x0, #0xd00
  43c160:	mov	w3, #0x3aa                 	// #938
  43c164:	mov	x2, x1
  43c168:	adrp	x0, 455000 <config_parse@plt+0x49e50>
  43c16c:	add	x1, x0, #0x428
  43c170:	mov	w0, #0x0                   	// #0
  43c174:	bl	409d50 <log_assert_failed_realm@plt>
  43c178:	ldr	x0, [sp, #48]
  43c17c:	bl	409820 <json_variant_string@plt>
  43c180:	str	x0, [sp, #128]
  43c184:	ldr	x0, [sp, #128]
  43c188:	cmp	x0, #0x0
  43c18c:	cset	w0, eq  // eq = none
  43c190:	and	w0, w0, #0xff
  43c194:	and	x0, x0, #0xff
  43c198:	cmp	x0, #0x0
  43c19c:	b.eq	43c1c8 <config_parse@plt+0x31018>  // b.none
  43c1a0:	adrp	x0, 455000 <config_parse@plt+0x49e50>
  43c1a4:	add	x1, x0, #0x183
  43c1a8:	adrp	x0, 456000 <config_parse@plt+0x4ae50>
  43c1ac:	add	x4, x0, #0xd00
  43c1b0:	mov	w3, #0x3ac                 	// #940
  43c1b4:	mov	x2, x1
  43c1b8:	adrp	x0, 455000 <config_parse@plt+0x49e50>
  43c1bc:	add	x1, x0, #0xaa0
  43c1c0:	mov	w0, #0x0                   	// #0
  43c1c4:	bl	409d50 <log_assert_failed_realm@plt>
  43c1c8:	add	x0, sp, #0x68
  43c1cc:	mov	x1, x0
  43c1d0:	ldr	x0, [sp, #128]
  43c1d4:	bl	409db0 <cg_path_get_slice@plt>
  43c1d8:	str	w0, [sp, #76]
  43c1dc:	ldr	w0, [sp, #76]
  43c1e0:	cmp	w0, #0x0
  43c1e4:	b.ge	43c26c <config_parse@plt+0x310bc>  // b.tcont
  43c1e8:	ldr	w0, [sp, #44]
  43c1ec:	bl	4384b4 <config_parse@plt+0x2d304>
  43c1f0:	str	w0, [sp, #96]
  43c1f4:	ldr	w0, [sp, #76]
  43c1f8:	str	w0, [sp, #100]
  43c1fc:	mov	w0, #0x0                   	// #0
  43c200:	bl	40b180 <log_get_max_level_realm@plt>
  43c204:	mov	w1, w0
  43c208:	ldr	w0, [sp, #96]
  43c20c:	and	w0, w0, #0x7
  43c210:	cmp	w1, w0
  43c214:	b.lt	43c254 <config_parse@plt+0x310a4>  // b.tstop
  43c218:	adrp	x0, 455000 <config_parse@plt+0x49e50>
  43c21c:	add	x1, x0, #0x183
  43c220:	ldr	x7, [sp, #128]
  43c224:	adrp	x0, 455000 <config_parse@plt+0x49e50>
  43c228:	add	x6, x0, #0xac0
  43c22c:	adrp	x0, 456000 <config_parse@plt+0x4ae50>
  43c230:	add	x5, x0, #0xd18
  43c234:	mov	w4, #0x3b0                 	// #944
  43c238:	mov	x3, x1
  43c23c:	ldr	w2, [sp, #100]
  43c240:	ldr	w1, [sp, #96]
  43c244:	ldr	x0, [sp, #48]
  43c248:	bl	40a9d0 <json_log_internal@plt>
  43c24c:	mov	w19, w0
  43c250:	b	43c3d8 <config_parse@plt+0x31228>
  43c254:	ldr	w0, [sp, #100]
  43c258:	cmp	w0, #0x0
  43c25c:	cneg	w0, w0, lt  // lt = tstop
  43c260:	and	w0, w0, #0xff
  43c264:	neg	w19, w0
  43c268:	b	43c3d8 <config_parse@plt+0x31228>
  43c26c:	ldr	x0, [sp, #104]
  43c270:	add	x1, sp, #0x70
  43c274:	bl	409d80 <cg_slice_to_path@plt>
  43c278:	str	w0, [sp, #76]
  43c27c:	ldr	w0, [sp, #76]
  43c280:	cmp	w0, #0x0
  43c284:	b.ge	43c310 <config_parse@plt+0x31160>  // b.tcont
  43c288:	ldr	w0, [sp, #44]
  43c28c:	bl	4384b4 <config_parse@plt+0x2d304>
  43c290:	str	w0, [sp, #88]
  43c294:	ldr	w0, [sp, #76]
  43c298:	str	w0, [sp, #92]
  43c29c:	mov	w0, #0x0                   	// #0
  43c2a0:	bl	40b180 <log_get_max_level_realm@plt>
  43c2a4:	mov	w1, w0
  43c2a8:	ldr	w0, [sp, #88]
  43c2ac:	and	w0, w0, #0x7
  43c2b0:	cmp	w1, w0
  43c2b4:	b.lt	43c2f8 <config_parse@plt+0x31148>  // b.tstop
  43c2b8:	adrp	x0, 455000 <config_parse@plt+0x49e50>
  43c2bc:	add	x1, x0, #0x183
  43c2c0:	ldr	x0, [sp, #104]
  43c2c4:	mov	x7, x0
  43c2c8:	adrp	x0, 455000 <config_parse@plt+0x49e50>
  43c2cc:	add	x6, x0, #0xaf8
  43c2d0:	adrp	x0, 456000 <config_parse@plt+0x4ae50>
  43c2d4:	add	x5, x0, #0xd18
  43c2d8:	mov	w4, #0x3b4                 	// #948
  43c2dc:	mov	x3, x1
  43c2e0:	ldr	w2, [sp, #92]
  43c2e4:	ldr	w1, [sp, #88]
  43c2e8:	ldr	x0, [sp, #48]
  43c2ec:	bl	40a9d0 <json_log_internal@plt>
  43c2f0:	mov	w19, w0
  43c2f4:	b	43c3d8 <config_parse@plt+0x31228>
  43c2f8:	ldr	w0, [sp, #92]
  43c2fc:	cmp	w0, #0x0
  43c300:	cneg	w0, w0, lt  // lt = tstop
  43c304:	and	w0, w0, #0xff
  43c308:	neg	w19, w0
  43c30c:	b	43c3d8 <config_parse@plt+0x31228>
  43c310:	ldr	x0, [sp, #112]
  43c314:	ldr	x1, [sp, #128]
  43c318:	bl	409aa0 <path_equal@plt>
  43c31c:	and	w0, w0, #0xff
  43c320:	eor	w0, w0, #0x1
  43c324:	and	w0, w0, #0xff
  43c328:	cmp	w0, #0x0
  43c32c:	b.eq	43c3b8 <config_parse@plt+0x31208>  // b.none
  43c330:	ldr	w0, [sp, #44]
  43c334:	bl	4384b4 <config_parse@plt+0x2d304>
  43c338:	str	w0, [sp, #80]
  43c33c:	mov	w0, #0x16                  	// #22
  43c340:	movk	w0, #0x4000, lsl #16
  43c344:	str	w0, [sp, #84]
  43c348:	mov	w0, #0x0                   	// #0
  43c34c:	bl	40b180 <log_get_max_level_realm@plt>
  43c350:	mov	w1, w0
  43c354:	ldr	w0, [sp, #80]
  43c358:	and	w0, w0, #0x7
  43c35c:	cmp	w1, w0
  43c360:	b.lt	43c3a0 <config_parse@plt+0x311f0>  // b.tstop
  43c364:	adrp	x0, 455000 <config_parse@plt+0x49e50>
  43c368:	add	x1, x0, #0x183
  43c36c:	ldr	x7, [sp, #128]
  43c370:	adrp	x0, 455000 <config_parse@plt+0x49e50>
  43c374:	add	x6, x0, #0xb30
  43c378:	adrp	x0, 456000 <config_parse@plt+0x4ae50>
  43c37c:	add	x5, x0, #0xd18
  43c380:	mov	w4, #0x3b7                 	// #951
  43c384:	mov	x3, x1
  43c388:	ldr	w2, [sp, #84]
  43c38c:	ldr	w1, [sp, #80]
  43c390:	ldr	x0, [sp, #48]
  43c394:	bl	40a9d0 <json_log_internal@plt>
  43c398:	mov	w19, w0
  43c39c:	b	43c3d8 <config_parse@plt+0x31228>
  43c3a0:	ldr	w0, [sp, #84]
  43c3a4:	cmp	w0, #0x0
  43c3a8:	cneg	w0, w0, lt  // lt = tstop
  43c3ac:	and	w0, w0, #0xff
  43c3b0:	neg	w19, w0
  43c3b4:	b	43c3d8 <config_parse@plt+0x31228>
  43c3b8:	ldr	x0, [sp, #120]
  43c3bc:	ldr	x0, [x0, #480]
  43c3c0:	bl	40ad70 <free@plt>
  43c3c4:	ldr	x1, [sp, #104]
  43c3c8:	ldr	x0, [sp, #120]
  43c3cc:	str	x1, [x0, #480]
  43c3d0:	str	xzr, [sp, #104]
  43c3d4:	mov	w19, #0x0                   	// #0
  43c3d8:	add	x0, sp, #0x70
  43c3dc:	bl	4380f0 <config_parse@plt+0x2cf40>
  43c3e0:	add	x0, sp, #0x68
  43c3e4:	bl	4380f0 <config_parse@plt+0x2cf40>
  43c3e8:	mov	w1, w19
  43c3ec:	adrp	x0, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  43c3f0:	ldr	x0, [x0, #4048]
  43c3f4:	ldr	x2, [sp, #136]
  43c3f8:	ldr	x0, [x0]
  43c3fc:	eor	x0, x2, x0
  43c400:	cmp	x0, #0x0
  43c404:	b.eq	43c40c <config_parse@plt+0x3125c>  // b.none
  43c408:	bl	40a440 <__stack_chk_fail@plt>
  43c40c:	mov	w0, w1
  43c410:	ldr	x19, [sp, #16]
  43c414:	ldp	x29, x30, [sp], #144
  43c418:	ret
  43c41c:	stp	x29, x30, [sp, #-80]!
  43c420:	mov	x29, sp
  43c424:	str	x0, [sp, #40]
  43c428:	str	x1, [sp, #32]
  43c42c:	str	w2, [sp, #28]
  43c430:	str	x3, [sp, #16]
  43c434:	ldr	x0, [sp, #16]
  43c438:	str	x0, [sp, #64]
  43c43c:	ldr	x0, [sp, #32]
  43c440:	bl	409820 <json_variant_string@plt>
  43c444:	str	x0, [sp, #72]
  43c448:	ldr	x0, [sp, #72]
  43c44c:	cmp	x0, #0x0
  43c450:	cset	w0, eq  // eq = none
  43c454:	and	w0, w0, #0xff
  43c458:	and	x0, x0, #0xff
  43c45c:	cmp	x0, #0x0
  43c460:	b.eq	43c48c <config_parse@plt+0x312dc>  // b.none
  43c464:	adrp	x0, 455000 <config_parse@plt+0x49e50>
  43c468:	add	x1, x0, #0x183
  43c46c:	adrp	x0, 456000 <config_parse@plt+0x4ae50>
  43c470:	add	x4, x0, #0xd30
  43c474:	mov	w3, #0x3c2                 	// #962
  43c478:	mov	x2, x1
  43c47c:	adrp	x0, 455000 <config_parse@plt+0x49e50>
  43c480:	add	x1, x0, #0x588
  43c484:	mov	w0, #0x0                   	// #0
  43c488:	bl	409d50 <log_assert_failed_realm@plt>
  43c48c:	adrp	x0, 455000 <config_parse@plt+0x49e50>
  43c490:	add	x1, x0, #0x68
  43c494:	ldr	x0, [sp, #72]
  43c498:	bl	40aa20 <strcmp@plt>
  43c49c:	cmp	w0, #0x0
  43c4a0:	b.ne	43c4b4 <config_parse@plt+0x31304>  // b.any
  43c4a4:	ldr	x0, [sp, #64]
  43c4a8:	mov	w1, #0x2000                	// #8192
  43c4ac:	str	w1, [x0]
  43c4b0:	b	43c560 <config_parse@plt+0x313b0>
  43c4b4:	adrp	x0, 455000 <config_parse@plt+0x49e50>
  43c4b8:	add	x1, x0, #0x958
  43c4bc:	ldr	x0, [sp, #72]
  43c4c0:	bl	40aa20 <strcmp@plt>
  43c4c4:	cmp	w0, #0x0
  43c4c8:	b.ne	43c4dc <config_parse@plt+0x3132c>  // b.any
  43c4cc:	ldr	x0, [sp, #64]
  43c4d0:	mov	w1, #0x6000                	// #24576
  43c4d4:	str	w1, [x0]
  43c4d8:	b	43c560 <config_parse@plt+0x313b0>
  43c4dc:	ldr	w0, [sp, #28]
  43c4e0:	bl	4384b4 <config_parse@plt+0x2d304>
  43c4e4:	str	w0, [sp, #56]
  43c4e8:	mov	w0, #0x16                  	// #22
  43c4ec:	movk	w0, #0x4000, lsl #16
  43c4f0:	str	w0, [sp, #60]
  43c4f4:	mov	w0, #0x0                   	// #0
  43c4f8:	bl	40b180 <log_get_max_level_realm@plt>
  43c4fc:	mov	w1, w0
  43c500:	ldr	w0, [sp, #56]
  43c504:	and	w0, w0, #0x7
  43c508:	cmp	w1, w0
  43c50c:	b.lt	43c548 <config_parse@plt+0x31398>  // b.tstop
  43c510:	adrp	x0, 455000 <config_parse@plt+0x49e50>
  43c514:	add	x1, x0, #0x183
  43c518:	ldr	x7, [sp, #72]
  43c51c:	adrp	x0, 455000 <config_parse@plt+0x49e50>
  43c520:	add	x6, x0, #0xb70
  43c524:	adrp	x0, 456000 <config_parse@plt+0x4ae50>
  43c528:	add	x5, x0, #0xd48
  43c52c:	mov	w4, #0x3c9                 	// #969
  43c530:	mov	x3, x1
  43c534:	ldr	w2, [sp, #60]
  43c538:	ldr	w1, [sp, #56]
  43c53c:	ldr	x0, [sp, #32]
  43c540:	bl	40a9d0 <json_log_internal@plt>
  43c544:	b	43c564 <config_parse@plt+0x313b4>
  43c548:	ldr	w0, [sp, #60]
  43c54c:	cmp	w0, #0x0
  43c550:	cneg	w0, w0, lt  // lt = tstop
  43c554:	and	w0, w0, #0xff
  43c558:	neg	w0, w0
  43c55c:	b	43c564 <config_parse@plt+0x313b4>
  43c560:	mov	w0, #0x0                   	// #0
  43c564:	ldp	x29, x30, [sp], #80
  43c568:	ret
  43c56c:	stp	x29, x30, [sp, #-96]!
  43c570:	mov	x29, sp
  43c574:	str	x0, [sp, #40]
  43c578:	str	x1, [sp, #32]
  43c57c:	str	w2, [sp, #28]
  43c580:	str	x3, [sp, #16]
  43c584:	ldr	x0, [sp, #16]
  43c588:	str	x0, [sp, #80]
  43c58c:	strb	wzr, [sp, #61]
  43c590:	strb	wzr, [sp, #62]
  43c594:	strb	wzr, [sp, #63]
  43c598:	ldr	x0, [sp, #32]
  43c59c:	bl	409820 <json_variant_string@plt>
  43c5a0:	str	x0, [sp, #88]
  43c5a4:	ldr	x0, [sp, #88]
  43c5a8:	cmp	x0, #0x0
  43c5ac:	cset	w0, eq  // eq = none
  43c5b0:	and	w0, w0, #0xff
  43c5b4:	and	x0, x0, #0xff
  43c5b8:	cmp	x0, #0x0
  43c5bc:	b.eq	43c5e8 <config_parse@plt+0x31438>  // b.none
  43c5c0:	adrp	x0, 455000 <config_parse@plt+0x49e50>
  43c5c4:	add	x1, x0, #0x183
  43c5c8:	adrp	x0, 456000 <config_parse@plt+0x4ae50>
  43c5cc:	add	x4, x0, #0xd60
  43c5d0:	mov	w3, #0x3df                 	// #991
  43c5d4:	mov	x2, x1
  43c5d8:	adrp	x0, 455000 <config_parse@plt+0x49e50>
  43c5dc:	add	x1, x0, #0xb98
  43c5e0:	mov	w0, #0x0                   	// #0
  43c5e4:	bl	409d50 <log_assert_failed_realm@plt>
  43c5e8:	str	xzr, [sp, #72]
  43c5ec:	b	43c6fc <config_parse@plt+0x3154c>
  43c5f0:	ldr	x1, [sp, #88]
  43c5f4:	ldr	x0, [sp, #72]
  43c5f8:	add	x0, x1, x0
  43c5fc:	ldrb	w0, [x0]
  43c600:	cmp	w0, #0x72
  43c604:	b.ne	43c614 <config_parse@plt+0x31464>  // b.any
  43c608:	mov	w0, #0x1                   	// #1
  43c60c:	strb	w0, [sp, #61]
  43c610:	b	43c6f0 <config_parse@plt+0x31540>
  43c614:	ldr	x1, [sp, #88]
  43c618:	ldr	x0, [sp, #72]
  43c61c:	add	x0, x1, x0
  43c620:	ldrb	w0, [x0]
  43c624:	cmp	w0, #0x77
  43c628:	b.ne	43c638 <config_parse@plt+0x31488>  // b.any
  43c62c:	mov	w0, #0x1                   	// #1
  43c630:	strb	w0, [sp, #62]
  43c634:	b	43c6f0 <config_parse@plt+0x31540>
  43c638:	ldr	x1, [sp, #88]
  43c63c:	ldr	x0, [sp, #72]
  43c640:	add	x0, x1, x0
  43c644:	ldrb	w0, [x0]
  43c648:	cmp	w0, #0x6d
  43c64c:	b.ne	43c65c <config_parse@plt+0x314ac>  // b.any
  43c650:	mov	w0, #0x1                   	// #1
  43c654:	strb	w0, [sp, #63]
  43c658:	b	43c6f0 <config_parse@plt+0x31540>
  43c65c:	ldr	w0, [sp, #28]
  43c660:	bl	4384b4 <config_parse@plt+0x2d304>
  43c664:	str	w0, [sp, #64]
  43c668:	mov	w0, #0x16                  	// #22
  43c66c:	movk	w0, #0x4000, lsl #16
  43c670:	str	w0, [sp, #68]
  43c674:	mov	w0, #0x0                   	// #0
  43c678:	bl	40b180 <log_get_max_level_realm@plt>
  43c67c:	mov	w1, w0
  43c680:	ldr	w0, [sp, #64]
  43c684:	and	w0, w0, #0x7
  43c688:	cmp	w1, w0
  43c68c:	b.lt	43c6d8 <config_parse@plt+0x31528>  // b.tstop
  43c690:	adrp	x0, 455000 <config_parse@plt+0x49e50>
  43c694:	add	x2, x0, #0x183
  43c698:	ldr	x1, [sp, #88]
  43c69c:	ldr	x0, [sp, #72]
  43c6a0:	add	x0, x1, x0
  43c6a4:	ldrb	w0, [x0]
  43c6a8:	mov	w7, w0
  43c6ac:	adrp	x0, 455000 <config_parse@plt+0x49e50>
  43c6b0:	add	x6, x0, #0xbb8
  43c6b4:	adrp	x0, 456000 <config_parse@plt+0x4ae50>
  43c6b8:	add	x5, x0, #0xd80
  43c6bc:	mov	w4, #0x3e9                 	// #1001
  43c6c0:	mov	x3, x2
  43c6c4:	ldr	w2, [sp, #68]
  43c6c8:	ldr	w1, [sp, #64]
  43c6cc:	ldr	x0, [sp, #32]
  43c6d0:	bl	40a9d0 <json_log_internal@plt>
  43c6d4:	b	43c73c <config_parse@plt+0x3158c>
  43c6d8:	ldr	w0, [sp, #68]
  43c6dc:	cmp	w0, #0x0
  43c6e0:	cneg	w0, w0, lt  // lt = tstop
  43c6e4:	and	w0, w0, #0xff
  43c6e8:	neg	w0, w0
  43c6ec:	b	43c73c <config_parse@plt+0x3158c>
  43c6f0:	ldr	x0, [sp, #72]
  43c6f4:	add	x0, x0, #0x1
  43c6f8:	str	x0, [sp, #72]
  43c6fc:	ldr	x1, [sp, #88]
  43c700:	ldr	x0, [sp, #72]
  43c704:	add	x0, x1, x0
  43c708:	ldrb	w0, [x0]
  43c70c:	cmp	w0, #0x0
  43c710:	b.ne	43c5f0 <config_parse@plt+0x31440>  // b.any
  43c714:	ldr	x0, [sp, #80]
  43c718:	ldrb	w1, [sp, #61]
  43c71c:	strb	w1, [x0, #1]
  43c720:	ldr	x0, [sp, #80]
  43c724:	ldrb	w1, [sp, #62]
  43c728:	strb	w1, [x0, #2]
  43c72c:	ldr	x0, [sp, #80]
  43c730:	ldrb	w1, [sp, #63]
  43c734:	strb	w1, [x0, #3]
  43c738:	mov	w0, #0x0                   	// #0
  43c73c:	ldp	x29, x30, [sp], #96
  43c740:	ret
  43c744:	stp	x29, x30, [sp, #-320]!
  43c748:	mov	x29, sp
  43c74c:	stp	x19, x20, [sp, #16]
  43c750:	str	x0, [sp, #56]
  43c754:	str	x1, [sp, #48]
  43c758:	str	w2, [sp, #44]
  43c75c:	str	x3, [sp, #32]
  43c760:	adrp	x0, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  43c764:	ldr	x0, [x0, #4048]
  43c768:	ldr	x1, [x0]
  43c76c:	str	x1, [sp, #312]
  43c770:	mov	x1, #0x0                   	// #0
  43c774:	str	xzr, [sp, #208]
  43c778:	ldr	x0, [sp, #32]
  43c77c:	str	x0, [sp, #248]
  43c780:	str	xzr, [sp, #216]
  43c784:	strb	wzr, [sp, #67]
  43c788:	ldr	x0, [sp, #248]
  43c78c:	cmp	x0, #0x0
  43c790:	cset	w0, eq  // eq = none
  43c794:	and	w0, w0, #0xff
  43c798:	and	x0, x0, #0xff
  43c79c:	cmp	x0, #0x0
  43c7a0:	b.eq	43c7cc <config_parse@plt+0x3161c>  // b.none
  43c7a4:	adrp	x0, 455000 <config_parse@plt+0x49e50>
  43c7a8:	add	x1, x0, #0x183
  43c7ac:	adrp	x0, 456000 <config_parse@plt+0x4ae50>
  43c7b0:	add	x4, x0, #0xda0
  43c7b4:	mov	w3, #0x3fc                 	// #1020
  43c7b8:	mov	x2, x1
  43c7bc:	adrp	x0, 455000 <config_parse@plt+0x49e50>
  43c7c0:	add	x1, x0, #0x428
  43c7c4:	mov	w0, #0x0                   	// #0
  43c7c8:	bl	409d50 <log_assert_failed_realm@plt>
  43c7cc:	ldr	x0, [sp, #48]
  43c7d0:	str	x0, [sp, #272]
  43c7d4:	str	xzr, [sp, #280]
  43c7d8:	b	43cc40 <config_parse@plt+0x31a90>
  43c7dc:	stp	xzr, xzr, [sp, #288]
  43c7e0:	mov	w0, #0xffffffff            	// #-1
  43c7e4:	str	w0, [sp, #296]
  43c7e8:	mov	w0, #0xffffffff            	// #-1
  43c7ec:	str	w0, [sp, #300]
  43c7f0:	add	x0, sp, #0x120
  43c7f4:	mov	x4, x0
  43c7f8:	ldr	w3, [sp, #44]
  43c7fc:	adrp	x0, 438000 <config_parse@plt+0x2ce50>
  43c800:	add	x2, x0, #0x5dc
  43c804:	adrp	x0, 470000 <__stack_chk_guard@@GLIBC_2.17+0x1c8>
  43c808:	add	x1, x0, #0x188
  43c80c:	ldr	x0, [sp, #256]
  43c810:	bl	40ac30 <json_dispatch@plt>
  43c814:	str	w0, [sp, #68]
  43c818:	ldr	w0, [sp, #68]
  43c81c:	cmp	w0, #0x0
  43c820:	b.ge	43c82c <config_parse@plt+0x3167c>  // b.tcont
  43c824:	ldr	w19, [sp, #68]
  43c828:	b	43d5e4 <config_parse@plt+0x32434>
  43c82c:	ldrb	w0, [sp, #288]
  43c830:	eor	w0, w0, #0x1
  43c834:	and	w0, w0, #0xff
  43c838:	cmp	w0, #0x0
  43c83c:	b.eq	43c910 <config_parse@plt+0x31760>  // b.none
  43c840:	ldrb	w0, [sp, #289]
  43c844:	eor	w0, w0, #0x1
  43c848:	and	w0, w0, #0xff
  43c84c:	cmp	w0, #0x0
  43c850:	b.ne	43c8a0 <config_parse@plt+0x316f0>  // b.any
  43c854:	ldrb	w0, [sp, #290]
  43c858:	eor	w0, w0, #0x1
  43c85c:	and	w0, w0, #0xff
  43c860:	cmp	w0, #0x0
  43c864:	b.ne	43c8a0 <config_parse@plt+0x316f0>  // b.any
  43c868:	ldrb	w0, [sp, #291]
  43c86c:	eor	w0, w0, #0x1
  43c870:	and	w0, w0, #0xff
  43c874:	cmp	w0, #0x0
  43c878:	b.ne	43c8a0 <config_parse@plt+0x316f0>  // b.any
  43c87c:	ldr	w0, [sp, #292]
  43c880:	cmp	w0, #0x0
  43c884:	b.ne	43c8a0 <config_parse@plt+0x316f0>  // b.any
  43c888:	ldr	w0, [sp, #296]
  43c88c:	cmn	w0, #0x1
  43c890:	b.ne	43c8a0 <config_parse@plt+0x316f0>  // b.any
  43c894:	ldr	w0, [sp, #300]
  43c898:	cmn	w0, #0x1
  43c89c:	b.eq	43cc30 <config_parse@plt+0x31a80>  // b.none
  43c8a0:	ldr	w0, [sp, #44]
  43c8a4:	orr	w0, w0, #0x10
  43c8a8:	bl	4384b4 <config_parse@plt+0x2d304>
  43c8ac:	str	w0, [sp, #104]
  43c8b0:	str	wzr, [sp, #108]
  43c8b4:	mov	w0, #0x0                   	// #0
  43c8b8:	bl	40b180 <log_get_max_level_realm@plt>
  43c8bc:	mov	w1, w0
  43c8c0:	ldr	w0, [sp, #104]
  43c8c4:	and	w0, w0, #0x7
  43c8c8:	cmp	w1, w0
  43c8cc:	b.lt	43c904 <config_parse@plt+0x31754>  // b.tstop
  43c8d0:	adrp	x0, 455000 <config_parse@plt+0x49e50>
  43c8d4:	add	x1, x0, #0x183
  43c8d8:	adrp	x0, 455000 <config_parse@plt+0x49e50>
  43c8dc:	add	x6, x0, #0xbe0
  43c8e0:	adrp	x0, 456000 <config_parse@plt+0x4ae50>
  43c8e4:	add	x5, x0, #0xdb8
  43c8e8:	mov	w4, #0x41b                 	// #1051
  43c8ec:	mov	x3, x1
  43c8f0:	ldr	w2, [sp, #108]
  43c8f4:	ldr	w1, [sp, #104]
  43c8f8:	ldr	x0, [sp, #48]
  43c8fc:	bl	40a9d0 <json_log_internal@plt>
  43c900:	b	43cc30 <config_parse@plt+0x31a80>
  43c904:	ldr	w0, [sp, #108]
  43c908:	cmp	w0, #0x0
  43c90c:	b	43cc30 <config_parse@plt+0x31a80>
  43c910:	ldrb	w0, [sp, #289]
  43c914:	eor	w0, w0, #0x1
  43c918:	and	w0, w0, #0xff
  43c91c:	cmp	w0, #0x0
  43c920:	b.eq	43c9bc <config_parse@plt+0x3180c>  // b.none
  43c924:	ldrb	w0, [sp, #290]
  43c928:	eor	w0, w0, #0x1
  43c92c:	and	w0, w0, #0xff
  43c930:	cmp	w0, #0x0
  43c934:	b.eq	43c9bc <config_parse@plt+0x3180c>  // b.none
  43c938:	ldrb	w0, [sp, #291]
  43c93c:	eor	w0, w0, #0x1
  43c940:	and	w0, w0, #0xff
  43c944:	cmp	w0, #0x0
  43c948:	b.eq	43c9bc <config_parse@plt+0x3180c>  // b.none
  43c94c:	ldr	w0, [sp, #44]
  43c950:	orr	w0, w0, #0x4
  43c954:	bl	4384b4 <config_parse@plt+0x2d304>
  43c958:	str	w0, [sp, #72]
  43c95c:	str	wzr, [sp, #76]
  43c960:	mov	w0, #0x0                   	// #0
  43c964:	bl	40b180 <log_get_max_level_realm@plt>
  43c968:	mov	w1, w0
  43c96c:	ldr	w0, [sp, #72]
  43c970:	and	w0, w0, #0x7
  43c974:	cmp	w1, w0
  43c978:	b.lt	43c9b0 <config_parse@plt+0x31800>  // b.tstop
  43c97c:	adrp	x0, 455000 <config_parse@plt+0x49e50>
  43c980:	add	x1, x0, #0x183
  43c984:	adrp	x0, 455000 <config_parse@plt+0x49e50>
  43c988:	add	x6, x0, #0xc38
  43c98c:	adrp	x0, 456000 <config_parse@plt+0x4ae50>
  43c990:	add	x5, x0, #0xdb8
  43c994:	mov	w4, #0x422                 	// #1058
  43c998:	mov	x3, x1
  43c99c:	ldr	w2, [sp, #76]
  43c9a0:	ldr	w1, [sp, #72]
  43c9a4:	ldr	x0, [sp, #48]
  43c9a8:	bl	40a9d0 <json_log_internal@plt>
  43c9ac:	b	43cc34 <config_parse@plt+0x31a84>
  43c9b0:	ldr	w0, [sp, #76]
  43c9b4:	cmp	w0, #0x0
  43c9b8:	b	43cc34 <config_parse@plt+0x31a84>
  43c9bc:	ldr	w0, [sp, #300]
  43c9c0:	cmn	w0, #0x1
  43c9c4:	b.eq	43ca58 <config_parse@plt+0x318a8>  // b.none
  43c9c8:	ldr	w0, [sp, #296]
  43c9cc:	cmn	w0, #0x1
  43c9d0:	b.ne	43ca58 <config_parse@plt+0x318a8>  // b.any
  43c9d4:	ldr	w0, [sp, #44]
  43c9d8:	bl	4384b4 <config_parse@plt+0x2d304>
  43c9dc:	str	w0, [sp, #80]
  43c9e0:	mov	w0, #0x5f                  	// #95
  43c9e4:	movk	w0, #0x4000, lsl #16
  43c9e8:	str	w0, [sp, #84]
  43c9ec:	mov	w0, #0x0                   	// #0
  43c9f0:	bl	40b180 <log_get_max_level_realm@plt>
  43c9f4:	mov	w1, w0
  43c9f8:	ldr	w0, [sp, #80]
  43c9fc:	and	w0, w0, #0x7
  43ca00:	cmp	w1, w0
  43ca04:	b.lt	43ca40 <config_parse@plt+0x31890>  // b.tstop
  43ca08:	adrp	x0, 455000 <config_parse@plt+0x49e50>
  43ca0c:	add	x1, x0, #0x183
  43ca10:	adrp	x0, 455000 <config_parse@plt+0x49e50>
  43ca14:	add	x6, x0, #0xc78
  43ca18:	adrp	x0, 456000 <config_parse@plt+0x4ae50>
  43ca1c:	add	x5, x0, #0xdb8
  43ca20:	mov	w4, #0x427                 	// #1063
  43ca24:	mov	x3, x1
  43ca28:	ldr	w2, [sp, #84]
  43ca2c:	ldr	w1, [sp, #80]
  43ca30:	ldr	x0, [sp, #48]
  43ca34:	bl	40a9d0 <json_log_internal@plt>
  43ca38:	mov	w19, w0
  43ca3c:	b	43d5e4 <config_parse@plt+0x32434>
  43ca40:	ldr	w0, [sp, #84]
  43ca44:	cmp	w0, #0x0
  43ca48:	cneg	w0, w0, lt  // lt = tstop
  43ca4c:	and	w0, w0, #0xff
  43ca50:	neg	w19, w0
  43ca54:	b	43d5e4 <config_parse@plt+0x32434>
  43ca58:	ldr	w0, [sp, #296]
  43ca5c:	cmn	w0, #0x1
  43ca60:	b.eq	43caf4 <config_parse@plt+0x31944>  // b.none
  43ca64:	ldr	w0, [sp, #292]
  43ca68:	cmp	w0, #0x0
  43ca6c:	b.ne	43caf4 <config_parse@plt+0x31944>  // b.any
  43ca70:	ldr	w0, [sp, #44]
  43ca74:	bl	4384b4 <config_parse@plt+0x2d304>
  43ca78:	str	w0, [sp, #88]
  43ca7c:	mov	w0, #0x5f                  	// #95
  43ca80:	movk	w0, #0x4000, lsl #16
  43ca84:	str	w0, [sp, #92]
  43ca88:	mov	w0, #0x0                   	// #0
  43ca8c:	bl	40b180 <log_get_max_level_realm@plt>
  43ca90:	mov	w1, w0
  43ca94:	ldr	w0, [sp, #88]
  43ca98:	and	w0, w0, #0x7
  43ca9c:	cmp	w1, w0
  43caa0:	b.lt	43cadc <config_parse@plt+0x3192c>  // b.tstop
  43caa4:	adrp	x0, 455000 <config_parse@plt+0x49e50>
  43caa8:	add	x1, x0, #0x183
  43caac:	adrp	x0, 455000 <config_parse@plt+0x49e50>
  43cab0:	add	x6, x0, #0xcc8
  43cab4:	adrp	x0, 456000 <config_parse@plt+0x4ae50>
  43cab8:	add	x5, x0, #0xdb8
  43cabc:	mov	w4, #0x42b                 	// #1067
  43cac0:	mov	x3, x1
  43cac4:	ldr	w2, [sp, #92]
  43cac8:	ldr	w1, [sp, #88]
  43cacc:	ldr	x0, [sp, #48]
  43cad0:	bl	40a9d0 <json_log_internal@plt>
  43cad4:	mov	w19, w0
  43cad8:	b	43d5e4 <config_parse@plt+0x32434>
  43cadc:	ldr	w0, [sp, #92]
  43cae0:	cmp	w0, #0x0
  43cae4:	cneg	w0, w0, lt  // lt = tstop
  43cae8:	and	w0, w0, #0xff
  43caec:	neg	w19, w0
  43caf0:	b	43d5e4 <config_parse@plt+0x32434>
  43caf4:	ldr	w0, [sp, #292]
  43caf8:	cmp	w0, #0x0
  43cafc:	b.ne	43cbb4 <config_parse@plt+0x31a04>  // b.any
  43cb00:	ldrb	w0, [sp, #289]
  43cb04:	cmp	w0, #0x0
  43cb08:	b.eq	43cb30 <config_parse@plt+0x31980>  // b.none
  43cb0c:	ldrb	w0, [sp, #290]
  43cb10:	cmp	w0, #0x0
  43cb14:	b.eq	43cb30 <config_parse@plt+0x31980>  // b.none
  43cb18:	ldrb	w0, [sp, #291]
  43cb1c:	cmp	w0, #0x0
  43cb20:	b.eq	43cb30 <config_parse@plt+0x31980>  // b.none
  43cb24:	mov	w0, #0x1                   	// #1
  43cb28:	strb	w0, [sp, #67]
  43cb2c:	b	43cbb4 <config_parse@plt+0x31a04>
  43cb30:	ldr	w0, [sp, #44]
  43cb34:	bl	4384b4 <config_parse@plt+0x2d304>
  43cb38:	str	w0, [sp, #96]
  43cb3c:	mov	w0, #0x5f                  	// #95
  43cb40:	movk	w0, #0x4000, lsl #16
  43cb44:	str	w0, [sp, #100]
  43cb48:	mov	w0, #0x0                   	// #0
  43cb4c:	bl	40b180 <log_get_max_level_realm@plt>
  43cb50:	mov	w1, w0
  43cb54:	ldr	w0, [sp, #96]
  43cb58:	and	w0, w0, #0x7
  43cb5c:	cmp	w1, w0
  43cb60:	b.lt	43cb9c <config_parse@plt+0x319ec>  // b.tstop
  43cb64:	adrp	x0, 455000 <config_parse@plt+0x49e50>
  43cb68:	add	x1, x0, #0x183
  43cb6c:	adrp	x0, 455000 <config_parse@plt+0x49e50>
  43cb70:	add	x6, x0, #0xd20
  43cb74:	adrp	x0, 456000 <config_parse@plt+0x4ae50>
  43cb78:	add	x5, x0, #0xdb8
  43cb7c:	mov	w4, #0x432                 	// #1074
  43cb80:	mov	x3, x1
  43cb84:	ldr	w2, [sp, #100]
  43cb88:	ldr	w1, [sp, #96]
  43cb8c:	ldr	x0, [sp, #48]
  43cb90:	bl	40a9d0 <json_log_internal@plt>
  43cb94:	mov	w19, w0
  43cb98:	b	43d5e4 <config_parse@plt+0x32434>
  43cb9c:	ldr	w0, [sp, #100]
  43cba0:	cmp	w0, #0x0
  43cba4:	cneg	w0, w0, lt  // lt = tstop
  43cba8:	and	w0, w0, #0xff
  43cbac:	neg	w19, w0
  43cbb0:	b	43d5e4 <config_parse@plt+0x32434>
  43cbb4:	ldr	x3, [sp, #208]
  43cbb8:	ldr	x0, [sp, #216]
  43cbbc:	add	x0, x0, #0x1
  43cbc0:	mov	x2, #0x10                  	// #16
  43cbc4:	mov	x1, x0
  43cbc8:	mov	x0, x3
  43cbcc:	bl	409b10 <reallocarray@plt>
  43cbd0:	str	x0, [sp, #264]
  43cbd4:	ldr	x0, [sp, #264]
  43cbd8:	cmp	x0, #0x0
  43cbdc:	b.ne	43cc04 <config_parse@plt+0x31a54>  // b.any
  43cbe0:	adrp	x0, 455000 <config_parse@plt+0x49e50>
  43cbe4:	add	x1, x0, #0x183
  43cbe8:	adrp	x0, 456000 <config_parse@plt+0x4ae50>
  43cbec:	add	x3, x0, #0xdb8
  43cbf0:	mov	w2, #0x438                 	// #1080
  43cbf4:	mov	w0, #0x0                   	// #0
  43cbf8:	bl	40b0b0 <log_oom_internal@plt>
  43cbfc:	mov	w19, w0
  43cc00:	b	43d5e4 <config_parse@plt+0x32434>
  43cc04:	ldr	x0, [sp, #264]
  43cc08:	str	x0, [sp, #208]
  43cc0c:	ldr	x1, [sp, #208]
  43cc10:	ldr	x0, [sp, #216]
  43cc14:	add	x2, x0, #0x1
  43cc18:	str	x2, [sp, #216]
  43cc1c:	lsl	x0, x0, #4
  43cc20:	add	x2, x1, x0
  43cc24:	ldp	x0, x1, [sp, #288]
  43cc28:	stp	x0, x1, [x2]
  43cc2c:	b	43cc34 <config_parse@plt+0x31a84>
  43cc30:	nop
  43cc34:	ldr	x0, [sp, #280]
  43cc38:	add	x0, x0, #0x1
  43cc3c:	str	x0, [sp, #280]
  43cc40:	ldr	x0, [sp, #272]
  43cc44:	bl	43846c <config_parse@plt+0x2d2bc>
  43cc48:	and	w0, w0, #0xff
  43cc4c:	cmp	w0, #0x0
  43cc50:	b.eq	43cc84 <config_parse@plt+0x31ad4>  // b.none
  43cc54:	ldr	x20, [sp, #280]
  43cc58:	ldr	x0, [sp, #272]
  43cc5c:	bl	40aa50 <json_variant_elements@plt>
  43cc60:	cmp	x20, x0
  43cc64:	b.cs	43cc84 <config_parse@plt+0x31ad4>  // b.hs, b.nlast
  43cc68:	ldr	x0, [sp, #272]
  43cc6c:	ldr	x1, [sp, #280]
  43cc70:	bl	4098a0 <json_variant_by_index@plt>
  43cc74:	str	x0, [sp, #256]
  43cc78:	mov	w0, #0x1                   	// #1
  43cc7c:	cmp	w0, #0x0
  43cc80:	b.ne	43c7dc <config_parse@plt+0x3162c>  // b.any
  43cc84:	ldrb	w0, [sp, #67]
  43cc88:	cmp	w0, #0x0
  43cc8c:	b.eq	43cc98 <config_parse@plt+0x31ae8>  // b.none
  43cc90:	mov	w19, #0x0                   	// #0
  43cc94:	b	43d5e4 <config_parse@plt+0x32434>
  43cc98:	ldr	x0, [sp, #248]
  43cc9c:	bl	44552c <config_parse@plt+0x3a37c>
  43cca0:	str	w0, [sp, #68]
  43cca4:	ldr	w0, [sp, #68]
  43cca8:	cmp	w0, #0x0
  43ccac:	b.ge	43ccb8 <config_parse@plt+0x31b08>  // b.tcont
  43ccb0:	ldr	w19, [sp, #68]
  43ccb4:	b	43d5e4 <config_parse@plt+0x32434>
  43ccb8:	ldr	x0, [sp, #248]
  43ccbc:	ldr	x3, [x0, #488]
  43ccc0:	adrp	x0, 455000 <config_parse@plt+0x49e50>
  43ccc4:	add	x2, x0, #0xd60
  43ccc8:	mov	w1, #0x72                  	// #114
  43cccc:	mov	x0, x3
  43ccd0:	bl	409ad0 <sd_bus_message_open_container@plt>
  43ccd4:	str	w0, [sp, #68]
  43ccd8:	ldr	w0, [sp, #68]
  43ccdc:	cmp	w0, #0x0
  43cce0:	b.ge	43cd70 <config_parse@plt+0x31bc0>  // b.tcont
  43cce4:	mov	w0, #0x3                   	// #3
  43cce8:	str	w0, [sp, #196]
  43ccec:	ldr	w0, [sp, #68]
  43ccf0:	str	w0, [sp, #200]
  43ccf4:	str	wzr, [sp, #204]
  43ccf8:	ldr	w0, [sp, #204]
  43ccfc:	bl	40b180 <log_get_max_level_realm@plt>
  43cd00:	mov	w1, w0
  43cd04:	ldr	w0, [sp, #196]
  43cd08:	and	w0, w0, #0x7
  43cd0c:	cmp	w1, w0
  43cd10:	b.lt	43cd58 <config_parse@plt+0x31ba8>  // b.tstop
  43cd14:	ldr	w0, [sp, #204]
  43cd18:	lsl	w1, w0, #10
  43cd1c:	ldr	w0, [sp, #196]
  43cd20:	orr	w6, w1, w0
  43cd24:	adrp	x0, 455000 <config_parse@plt+0x49e50>
  43cd28:	add	x1, x0, #0x183
  43cd2c:	adrp	x0, 455000 <config_parse@plt+0x49e50>
  43cd30:	add	x5, x0, #0xd68
  43cd34:	adrp	x0, 456000 <config_parse@plt+0x4ae50>
  43cd38:	add	x4, x0, #0xdb8
  43cd3c:	mov	w3, #0x447                 	// #1095
  43cd40:	mov	x2, x1
  43cd44:	ldr	w1, [sp, #200]
  43cd48:	mov	w0, w6
  43cd4c:	bl	40a790 <log_internal_realm@plt>
  43cd50:	mov	w19, w0
  43cd54:	b	43d5e4 <config_parse@plt+0x32434>
  43cd58:	ldr	w0, [sp, #200]
  43cd5c:	cmp	w0, #0x0
  43cd60:	cneg	w0, w0, lt  // lt = tstop
  43cd64:	and	w0, w0, #0xff
  43cd68:	neg	w19, w0
  43cd6c:	b	43d5e4 <config_parse@plt+0x32434>
  43cd70:	ldr	x0, [sp, #248]
  43cd74:	ldr	x3, [x0, #488]
  43cd78:	adrp	x0, 455000 <config_parse@plt+0x49e50>
  43cd7c:	add	x2, x0, #0xd90
  43cd80:	adrp	x0, 455000 <config_parse@plt+0x49e50>
  43cd84:	add	x1, x0, #0x428
  43cd88:	mov	x0, x3
  43cd8c:	bl	409c40 <sd_bus_message_append@plt>
  43cd90:	str	w0, [sp, #68]
  43cd94:	ldr	w0, [sp, #68]
  43cd98:	cmp	w0, #0x0
  43cd9c:	b.ge	43ce2c <config_parse@plt+0x31c7c>  // b.tcont
  43cda0:	mov	w0, #0x3                   	// #3
  43cda4:	str	w0, [sp, #184]
  43cda8:	ldr	w0, [sp, #68]
  43cdac:	str	w0, [sp, #188]
  43cdb0:	str	wzr, [sp, #192]
  43cdb4:	ldr	w0, [sp, #192]
  43cdb8:	bl	40b180 <log_get_max_level_realm@plt>
  43cdbc:	mov	w1, w0
  43cdc0:	ldr	w0, [sp, #184]
  43cdc4:	and	w0, w0, #0x7
  43cdc8:	cmp	w1, w0
  43cdcc:	b.lt	43ce14 <config_parse@plt+0x31c64>  // b.tstop
  43cdd0:	ldr	w0, [sp, #192]
  43cdd4:	lsl	w1, w0, #10
  43cdd8:	ldr	w0, [sp, #184]
  43cddc:	orr	w6, w1, w0
  43cde0:	adrp	x0, 455000 <config_parse@plt+0x49e50>
  43cde4:	add	x1, x0, #0x183
  43cde8:	adrp	x0, 455000 <config_parse@plt+0x49e50>
  43cdec:	add	x5, x0, #0xd68
  43cdf0:	adrp	x0, 456000 <config_parse@plt+0x4ae50>
  43cdf4:	add	x4, x0, #0xdb8
  43cdf8:	mov	w3, #0x44b                 	// #1099
  43cdfc:	mov	x2, x1
  43ce00:	ldr	w1, [sp, #188]
  43ce04:	mov	w0, w6
  43ce08:	bl	40a790 <log_internal_realm@plt>
  43ce0c:	mov	w19, w0
  43ce10:	b	43d5e4 <config_parse@plt+0x32434>
  43ce14:	ldr	w0, [sp, #188]
  43ce18:	cmp	w0, #0x0
  43ce1c:	cneg	w0, w0, lt  // lt = tstop
  43ce20:	and	w0, w0, #0xff
  43ce24:	neg	w19, w0
  43ce28:	b	43d5e4 <config_parse@plt+0x32434>
  43ce2c:	ldr	x0, [sp, #248]
  43ce30:	ldr	x3, [x0, #488]
  43ce34:	adrp	x0, 455000 <config_parse@plt+0x49e50>
  43ce38:	add	x2, x0, #0xda0
  43ce3c:	mov	w1, #0x76                  	// #118
  43ce40:	mov	x0, x3
  43ce44:	bl	409ad0 <sd_bus_message_open_container@plt>
  43ce48:	str	w0, [sp, #68]
  43ce4c:	ldr	w0, [sp, #68]
  43ce50:	cmp	w0, #0x0
  43ce54:	b.ge	43cee4 <config_parse@plt+0x31d34>  // b.tcont
  43ce58:	mov	w0, #0x3                   	// #3
  43ce5c:	str	w0, [sp, #172]
  43ce60:	ldr	w0, [sp, #68]
  43ce64:	str	w0, [sp, #176]
  43ce68:	str	wzr, [sp, #180]
  43ce6c:	ldr	w0, [sp, #180]
  43ce70:	bl	40b180 <log_get_max_level_realm@plt>
  43ce74:	mov	w1, w0
  43ce78:	ldr	w0, [sp, #172]
  43ce7c:	and	w0, w0, #0x7
  43ce80:	cmp	w1, w0
  43ce84:	b.lt	43cecc <config_parse@plt+0x31d1c>  // b.tstop
  43ce88:	ldr	w0, [sp, #180]
  43ce8c:	lsl	w1, w0, #10
  43ce90:	ldr	w0, [sp, #172]
  43ce94:	orr	w6, w1, w0
  43ce98:	adrp	x0, 455000 <config_parse@plt+0x49e50>
  43ce9c:	add	x1, x0, #0x183
  43cea0:	adrp	x0, 455000 <config_parse@plt+0x49e50>
  43cea4:	add	x5, x0, #0xd68
  43cea8:	adrp	x0, 456000 <config_parse@plt+0x4ae50>
  43ceac:	add	x4, x0, #0xdb8
  43ceb0:	mov	w3, #0x44f                 	// #1103
  43ceb4:	mov	x2, x1
  43ceb8:	ldr	w1, [sp, #176]
  43cebc:	mov	w0, w6
  43cec0:	bl	40a790 <log_internal_realm@plt>
  43cec4:	mov	w19, w0
  43cec8:	b	43d5e4 <config_parse@plt+0x32434>
  43cecc:	ldr	w0, [sp, #176]
  43ced0:	cmp	w0, #0x0
  43ced4:	cneg	w0, w0, lt  // lt = tstop
  43ced8:	and	w0, w0, #0xff
  43cedc:	neg	w19, w0
  43cee0:	b	43d5e4 <config_parse@plt+0x32434>
  43cee4:	ldr	x0, [sp, #248]
  43cee8:	ldr	x3, [x0, #488]
  43ceec:	adrp	x0, 455000 <config_parse@plt+0x49e50>
  43cef0:	add	x2, x0, #0xda8
  43cef4:	mov	w1, #0x61                  	// #97
  43cef8:	mov	x0, x3
  43cefc:	bl	409ad0 <sd_bus_message_open_container@plt>
  43cf00:	str	w0, [sp, #68]
  43cf04:	ldr	w0, [sp, #68]
  43cf08:	cmp	w0, #0x0
  43cf0c:	b.ge	43cf9c <config_parse@plt+0x31dec>  // b.tcont
  43cf10:	mov	w0, #0x3                   	// #3
  43cf14:	str	w0, [sp, #160]
  43cf18:	ldr	w0, [sp, #68]
  43cf1c:	str	w0, [sp, #164]
  43cf20:	str	wzr, [sp, #168]
  43cf24:	ldr	w0, [sp, #168]
  43cf28:	bl	40b180 <log_get_max_level_realm@plt>
  43cf2c:	mov	w1, w0
  43cf30:	ldr	w0, [sp, #160]
  43cf34:	and	w0, w0, #0x7
  43cf38:	cmp	w1, w0
  43cf3c:	b.lt	43cf84 <config_parse@plt+0x31dd4>  // b.tstop
  43cf40:	ldr	w0, [sp, #168]
  43cf44:	lsl	w1, w0, #10
  43cf48:	ldr	w0, [sp, #160]
  43cf4c:	orr	w6, w1, w0
  43cf50:	adrp	x0, 455000 <config_parse@plt+0x49e50>
  43cf54:	add	x1, x0, #0x183
  43cf58:	adrp	x0, 455000 <config_parse@plt+0x49e50>
  43cf5c:	add	x5, x0, #0xd68
  43cf60:	adrp	x0, 456000 <config_parse@plt+0x4ae50>
  43cf64:	add	x4, x0, #0xdb8
  43cf68:	mov	w3, #0x453                 	// #1107
  43cf6c:	mov	x2, x1
  43cf70:	ldr	w1, [sp, #164]
  43cf74:	mov	w0, w6
  43cf78:	bl	40a790 <log_internal_realm@plt>
  43cf7c:	mov	w19, w0
  43cf80:	b	43d5e4 <config_parse@plt+0x32434>
  43cf84:	ldr	w0, [sp, #164]
  43cf88:	cmp	w0, #0x0
  43cf8c:	cneg	w0, w0, lt  // lt = tstop
  43cf90:	and	w0, w0, #0xff
  43cf94:	neg	w19, w0
  43cf98:	b	43d5e4 <config_parse@plt+0x32434>
  43cf9c:	str	xzr, [sp, #224]
  43cfa0:	b	43d3d8 <config_parse@plt+0x32228>
  43cfa4:	str	xzr, [sp, #288]
  43cfa8:	str	xzr, [sp, #232]
  43cfac:	ldr	x1, [sp, #208]
  43cfb0:	ldr	x0, [sp, #224]
  43cfb4:	lsl	x0, x0, #4
  43cfb8:	add	x0, x1, x0
  43cfbc:	ldr	w0, [x0, #12]
  43cfc0:	cmn	w0, #0x1
  43cfc4:	b.ne	43d11c <config_parse@plt+0x31f6c>  // b.any
  43cfc8:	ldr	x1, [sp, #208]
  43cfcc:	ldr	x0, [sp, #224]
  43cfd0:	lsl	x0, x0, #4
  43cfd4:	add	x0, x1, x0
  43cfd8:	ldr	w0, [x0, #4]
  43cfdc:	cmp	w0, #0x6, lsl #12
  43cfe0:	b.ne	43cff4 <config_parse@plt+0x31e44>  // b.any
  43cfe4:	adrp	x0, 455000 <config_parse@plt+0x49e50>
  43cfe8:	add	x0, x0, #0xdb0
  43cfec:	str	x0, [sp, #240]
  43cff0:	b	43d054 <config_parse@plt+0x31ea4>
  43cff4:	ldr	x1, [sp, #208]
  43cff8:	ldr	x0, [sp, #224]
  43cffc:	lsl	x0, x0, #4
  43d000:	add	x0, x1, x0
  43d004:	ldr	w0, [x0, #4]
  43d008:	cmp	w0, #0x2, lsl #12
  43d00c:	cset	w0, ne  // ne = any
  43d010:	and	w0, w0, #0xff
  43d014:	and	x0, x0, #0xff
  43d018:	cmp	x0, #0x0
  43d01c:	b.eq	43d048 <config_parse@plt+0x31e98>  // b.none
  43d020:	adrp	x0, 455000 <config_parse@plt+0x49e50>
  43d024:	add	x1, x0, #0x183
  43d028:	adrp	x0, 456000 <config_parse@plt+0x4ae50>
  43d02c:	add	x4, x0, #0xda0
  43d030:	mov	w3, #0x460                 	// #1120
  43d034:	mov	x2, x1
  43d038:	adrp	x0, 455000 <config_parse@plt+0x49e50>
  43d03c:	add	x1, x0, #0xdb8
  43d040:	mov	w0, #0x0                   	// #0
  43d044:	bl	409d50 <log_assert_failed_realm@plt>
  43d048:	adrp	x0, 455000 <config_parse@plt+0x49e50>
  43d04c:	add	x0, x0, #0xdd0
  43d050:	str	x0, [sp, #240]
  43d054:	ldr	x1, [sp, #208]
  43d058:	ldr	x0, [sp, #224]
  43d05c:	lsl	x0, x0, #4
  43d060:	add	x0, x1, x0
  43d064:	ldr	w0, [x0, #8]
  43d068:	cmn	w0, #0x1
  43d06c:	b.ne	43d0bc <config_parse@plt+0x31f0c>  // b.any
  43d070:	mov	x2, #0x0                   	// #0
  43d074:	adrp	x0, 455000 <config_parse@plt+0x49e50>
  43d078:	add	x1, x0, #0xdd8
  43d07c:	ldr	x0, [sp, #240]
  43d080:	bl	409c70 <strjoin_real@plt>
  43d084:	str	x0, [sp, #288]
  43d088:	ldr	x0, [sp, #288]
  43d08c:	cmp	x0, #0x0
  43d090:	b.ne	43d204 <config_parse@plt+0x32054>  // b.any
  43d094:	adrp	x0, 455000 <config_parse@plt+0x49e50>
  43d098:	add	x1, x0, #0x183
  43d09c:	adrp	x0, 456000 <config_parse@plt+0x4ae50>
  43d0a0:	add	x3, x0, #0xdb8
  43d0a4:	mov	w2, #0x467                 	// #1127
  43d0a8:	mov	w0, #0x0                   	// #0
  43d0ac:	bl	40b0b0 <log_oom_internal@plt>
  43d0b0:	mov	w19, w0
  43d0b4:	mov	w20, #0x0                   	// #0
  43d0b8:	b	43d3bc <config_parse@plt+0x3220c>
  43d0bc:	ldr	x1, [sp, #208]
  43d0c0:	ldr	x0, [sp, #224]
  43d0c4:	lsl	x0, x0, #4
  43d0c8:	add	x0, x1, x0
  43d0cc:	ldr	w0, [x0, #8]
  43d0d0:	add	x4, sp, #0x120
  43d0d4:	mov	w3, w0
  43d0d8:	ldr	x2, [sp, #240]
  43d0dc:	adrp	x0, 455000 <config_parse@plt+0x49e50>
  43d0e0:	add	x1, x0, #0xde0
  43d0e4:	mov	x0, x4
  43d0e8:	bl	40ac00 <asprintf@plt>
  43d0ec:	cmp	w0, #0x0
  43d0f0:	b.ge	43d204 <config_parse@plt+0x32054>  // b.tcont
  43d0f4:	adrp	x0, 455000 <config_parse@plt+0x49e50>
  43d0f8:	add	x1, x0, #0x183
  43d0fc:	adrp	x0, 456000 <config_parse@plt+0x4ae50>
  43d100:	add	x3, x0, #0xdb8
  43d104:	mov	w2, #0x46a                 	// #1130
  43d108:	mov	w0, #0x0                   	// #0
  43d10c:	bl	40b0b0 <log_oom_internal@plt>
  43d110:	mov	w19, w0
  43d114:	mov	w20, #0x0                   	// #0
  43d118:	b	43d3bc <config_parse@plt+0x3220c>
  43d11c:	ldr	x1, [sp, #208]
  43d120:	ldr	x0, [sp, #224]
  43d124:	lsl	x0, x0, #4
  43d128:	add	x0, x1, x0
  43d12c:	ldr	w0, [x0, #8]
  43d130:	cmn	w0, #0x1
  43d134:	cset	w0, eq  // eq = none
  43d138:	and	w0, w0, #0xff
  43d13c:	and	x0, x0, #0xff
  43d140:	cmp	x0, #0x0
  43d144:	b.eq	43d170 <config_parse@plt+0x31fc0>  // b.none
  43d148:	adrp	x0, 455000 <config_parse@plt+0x49e50>
  43d14c:	add	x1, x0, #0x183
  43d150:	adrp	x0, 456000 <config_parse@plt+0x4ae50>
  43d154:	add	x4, x0, #0xda0
  43d158:	mov	w3, #0x46e                 	// #1134
  43d15c:	mov	x2, x1
  43d160:	adrp	x0, 455000 <config_parse@plt+0x49e50>
  43d164:	add	x1, x0, #0xde8
  43d168:	mov	w0, #0x0                   	// #0
  43d16c:	bl	409d50 <log_assert_failed_realm@plt>
  43d170:	ldr	x1, [sp, #208]
  43d174:	ldr	x0, [sp, #224]
  43d178:	lsl	x0, x0, #4
  43d17c:	add	x0, x1, x0
  43d180:	ldr	w20, [x0, #4]
  43d184:	ldr	x1, [sp, #208]
  43d188:	ldr	x0, [sp, #224]
  43d18c:	lsl	x0, x0, #4
  43d190:	add	x0, x1, x0
  43d194:	ldr	w2, [x0, #8]
  43d198:	ldr	x1, [sp, #208]
  43d19c:	ldr	x0, [sp, #224]
  43d1a0:	lsl	x0, x0, #4
  43d1a4:	add	x0, x1, x0
  43d1a8:	ldr	w0, [x0, #12]
  43d1ac:	mov	w1, w0
  43d1b0:	mov	w0, w2
  43d1b4:	bl	40a430 <gnu_dev_makedev@plt>
  43d1b8:	mov	x1, x0
  43d1bc:	add	x0, sp, #0x120
  43d1c0:	mov	x2, x0
  43d1c4:	mov	w0, w20
  43d1c8:	bl	409ab0 <device_path_make_major_minor@plt>
  43d1cc:	str	w0, [sp, #68]
  43d1d0:	ldr	w0, [sp, #68]
  43d1d4:	cmp	w0, #0x0
  43d1d8:	b.ge	43d204 <config_parse@plt+0x32054>  // b.tcont
  43d1dc:	adrp	x0, 455000 <config_parse@plt+0x49e50>
  43d1e0:	add	x1, x0, #0x183
  43d1e4:	adrp	x0, 456000 <config_parse@plt+0x4ae50>
  43d1e8:	add	x3, x0, #0xdb8
  43d1ec:	mov	w2, #0x472                 	// #1138
  43d1f0:	mov	w0, #0x0                   	// #0
  43d1f4:	bl	40b0b0 <log_oom_internal@plt>
  43d1f8:	mov	w19, w0
  43d1fc:	mov	w20, #0x0                   	// #0
  43d200:	b	43d3bc <config_parse@plt+0x3220c>
  43d204:	ldr	x1, [sp, #208]
  43d208:	ldr	x0, [sp, #224]
  43d20c:	lsl	x0, x0, #4
  43d210:	add	x0, x1, x0
  43d214:	ldrb	w0, [x0, #1]
  43d218:	cmp	w0, #0x0
  43d21c:	b.eq	43d238 <config_parse@plt+0x32088>  // b.none
  43d220:	ldr	x0, [sp, #232]
  43d224:	add	x1, x0, #0x1
  43d228:	str	x1, [sp, #232]
  43d22c:	add	x1, sp, #0x130
  43d230:	mov	w2, #0x72                  	// #114
  43d234:	strb	w2, [x1, x0]
  43d238:	ldr	x1, [sp, #208]
  43d23c:	ldr	x0, [sp, #224]
  43d240:	lsl	x0, x0, #4
  43d244:	add	x0, x1, x0
  43d248:	ldrb	w0, [x0, #2]
  43d24c:	cmp	w0, #0x0
  43d250:	b.eq	43d26c <config_parse@plt+0x320bc>  // b.none
  43d254:	ldr	x0, [sp, #232]
  43d258:	add	x1, x0, #0x1
  43d25c:	str	x1, [sp, #232]
  43d260:	add	x1, sp, #0x130
  43d264:	mov	w2, #0x77                  	// #119
  43d268:	strb	w2, [x1, x0]
  43d26c:	ldr	x1, [sp, #208]
  43d270:	ldr	x0, [sp, #224]
  43d274:	lsl	x0, x0, #4
  43d278:	add	x0, x1, x0
  43d27c:	ldrb	w0, [x0, #3]
  43d280:	cmp	w0, #0x0
  43d284:	b.eq	43d2a0 <config_parse@plt+0x320f0>  // b.none
  43d288:	ldr	x0, [sp, #232]
  43d28c:	add	x1, x0, #0x1
  43d290:	str	x1, [sp, #232]
  43d294:	add	x1, sp, #0x130
  43d298:	mov	w2, #0x6d                  	// #109
  43d29c:	strb	w2, [x1, x0]
  43d2a0:	ldr	x0, [sp, #232]
  43d2a4:	add	x1, sp, #0x130
  43d2a8:	strb	wzr, [x1, x0]
  43d2ac:	ldr	x0, [sp, #232]
  43d2b0:	cmp	x0, #0x0
  43d2b4:	cset	w0, eq  // eq = none
  43d2b8:	and	w0, w0, #0xff
  43d2bc:	and	x0, x0, #0xff
  43d2c0:	cmp	x0, #0x0
  43d2c4:	b.eq	43d2f0 <config_parse@plt+0x32140>  // b.none
  43d2c8:	adrp	x0, 455000 <config_parse@plt+0x49e50>
  43d2cc:	add	x1, x0, #0x183
  43d2d0:	adrp	x0, 456000 <config_parse@plt+0x4ae50>
  43d2d4:	add	x4, x0, #0xda0
  43d2d8:	mov	w3, #0x47d                 	// #1149
  43d2dc:	mov	x2, x1
  43d2e0:	adrp	x0, 455000 <config_parse@plt+0x49e50>
  43d2e4:	add	x1, x0, #0xe08
  43d2e8:	mov	w0, #0x0                   	// #0
  43d2ec:	bl	409d50 <log_assert_failed_realm@plt>
  43d2f0:	ldr	x0, [sp, #248]
  43d2f4:	ldr	x4, [x0, #488]
  43d2f8:	ldr	x0, [sp, #288]
  43d2fc:	add	x1, sp, #0x130
  43d300:	mov	x3, x1
  43d304:	mov	x2, x0
  43d308:	adrp	x0, 455000 <config_parse@plt+0x49e50>
  43d30c:	add	x1, x0, #0xda8
  43d310:	mov	x0, x4
  43d314:	bl	409c40 <sd_bus_message_append@plt>
  43d318:	str	w0, [sp, #68]
  43d31c:	ldr	w0, [sp, #68]
  43d320:	cmp	w0, #0x0
  43d324:	b.ge	43d3b8 <config_parse@plt+0x32208>  // b.tcont
  43d328:	mov	w0, #0x3                   	// #3
  43d32c:	str	w0, [sp, #148]
  43d330:	ldr	w0, [sp, #68]
  43d334:	str	w0, [sp, #152]
  43d338:	str	wzr, [sp, #156]
  43d33c:	ldr	w0, [sp, #156]
  43d340:	bl	40b180 <log_get_max_level_realm@plt>
  43d344:	mov	w1, w0
  43d348:	ldr	w0, [sp, #148]
  43d34c:	and	w0, w0, #0x7
  43d350:	cmp	w1, w0
  43d354:	b.lt	43d39c <config_parse@plt+0x321ec>  // b.tstop
  43d358:	ldr	w0, [sp, #156]
  43d35c:	lsl	w1, w0, #10
  43d360:	ldr	w0, [sp, #148]
  43d364:	orr	w6, w1, w0
  43d368:	adrp	x0, 455000 <config_parse@plt+0x49e50>
  43d36c:	add	x1, x0, #0x183
  43d370:	adrp	x0, 455000 <config_parse@plt+0x49e50>
  43d374:	add	x5, x0, #0xd68
  43d378:	adrp	x0, 456000 <config_parse@plt+0x4ae50>
  43d37c:	add	x4, x0, #0xdb8
  43d380:	mov	w3, #0x481                 	// #1153
  43d384:	mov	x2, x1
  43d388:	ldr	w1, [sp, #152]
  43d38c:	mov	w0, w6
  43d390:	bl	40a790 <log_internal_realm@plt>
  43d394:	mov	w19, w0
  43d398:	b	43d3b0 <config_parse@plt+0x32200>
  43d39c:	ldr	w0, [sp, #152]
  43d3a0:	cmp	w0, #0x0
  43d3a4:	cneg	w0, w0, lt  // lt = tstop
  43d3a8:	and	w0, w0, #0xff
  43d3ac:	neg	w19, w0
  43d3b0:	mov	w20, #0x0                   	// #0
  43d3b4:	b	43d3bc <config_parse@plt+0x3220c>
  43d3b8:	mov	w20, #0x1                   	// #1
  43d3bc:	add	x0, sp, #0x120
  43d3c0:	bl	4380f0 <config_parse@plt+0x2cf40>
  43d3c4:	cmp	w20, #0x1
  43d3c8:	b.ne	43d5e4 <config_parse@plt+0x32434>  // b.any
  43d3cc:	ldr	x0, [sp, #224]
  43d3d0:	add	x0, x0, #0x1
  43d3d4:	str	x0, [sp, #224]
  43d3d8:	ldr	x1, [sp, #224]
  43d3dc:	ldr	x0, [sp, #216]
  43d3e0:	cmp	x1, x0
  43d3e4:	b.cc	43cfa4 <config_parse@plt+0x31df4>  // b.lo, b.ul, b.last
  43d3e8:	ldr	x0, [sp, #248]
  43d3ec:	ldr	x0, [x0, #488]
  43d3f0:	bl	40b1a0 <sd_bus_message_close_container@plt>
  43d3f4:	str	w0, [sp, #68]
  43d3f8:	ldr	w0, [sp, #68]
  43d3fc:	cmp	w0, #0x0
  43d400:	b.ge	43d490 <config_parse@plt+0x322e0>  // b.tcont
  43d404:	mov	w0, #0x3                   	// #3
  43d408:	str	w0, [sp, #136]
  43d40c:	ldr	w0, [sp, #68]
  43d410:	str	w0, [sp, #140]
  43d414:	str	wzr, [sp, #144]
  43d418:	ldr	w0, [sp, #144]
  43d41c:	bl	40b180 <log_get_max_level_realm@plt>
  43d420:	mov	w1, w0
  43d424:	ldr	w0, [sp, #136]
  43d428:	and	w0, w0, #0x7
  43d42c:	cmp	w1, w0
  43d430:	b.lt	43d478 <config_parse@plt+0x322c8>  // b.tstop
  43d434:	ldr	w0, [sp, #144]
  43d438:	lsl	w1, w0, #10
  43d43c:	ldr	w0, [sp, #136]
  43d440:	orr	w6, w1, w0
  43d444:	adrp	x0, 455000 <config_parse@plt+0x49e50>
  43d448:	add	x1, x0, #0x183
  43d44c:	adrp	x0, 455000 <config_parse@plt+0x49e50>
  43d450:	add	x5, x0, #0xd68
  43d454:	adrp	x0, 456000 <config_parse@plt+0x4ae50>
  43d458:	add	x4, x0, #0xdb8
  43d45c:	mov	w3, #0x486                 	// #1158
  43d460:	mov	x2, x1
  43d464:	ldr	w1, [sp, #140]
  43d468:	mov	w0, w6
  43d46c:	bl	40a790 <log_internal_realm@plt>
  43d470:	mov	w19, w0
  43d474:	b	43d5e4 <config_parse@plt+0x32434>
  43d478:	ldr	w0, [sp, #140]
  43d47c:	cmp	w0, #0x0
  43d480:	cneg	w0, w0, lt  // lt = tstop
  43d484:	and	w0, w0, #0xff
  43d488:	neg	w19, w0
  43d48c:	b	43d5e4 <config_parse@plt+0x32434>
  43d490:	ldr	x0, [sp, #248]
  43d494:	ldr	x0, [x0, #488]
  43d498:	bl	40b1a0 <sd_bus_message_close_container@plt>
  43d49c:	str	w0, [sp, #68]
  43d4a0:	ldr	w0, [sp, #68]
  43d4a4:	cmp	w0, #0x0
  43d4a8:	b.ge	43d538 <config_parse@plt+0x32388>  // b.tcont
  43d4ac:	mov	w0, #0x3                   	// #3
  43d4b0:	str	w0, [sp, #124]
  43d4b4:	ldr	w0, [sp, #68]
  43d4b8:	str	w0, [sp, #128]
  43d4bc:	str	wzr, [sp, #132]
  43d4c0:	ldr	w0, [sp, #132]
  43d4c4:	bl	40b180 <log_get_max_level_realm@plt>
  43d4c8:	mov	w1, w0
  43d4cc:	ldr	w0, [sp, #124]
  43d4d0:	and	w0, w0, #0x7
  43d4d4:	cmp	w1, w0
  43d4d8:	b.lt	43d520 <config_parse@plt+0x32370>  // b.tstop
  43d4dc:	ldr	w0, [sp, #132]
  43d4e0:	lsl	w1, w0, #10
  43d4e4:	ldr	w0, [sp, #124]
  43d4e8:	orr	w6, w1, w0
  43d4ec:	adrp	x0, 455000 <config_parse@plt+0x49e50>
  43d4f0:	add	x1, x0, #0x183
  43d4f4:	adrp	x0, 455000 <config_parse@plt+0x49e50>
  43d4f8:	add	x5, x0, #0xd68
  43d4fc:	adrp	x0, 456000 <config_parse@plt+0x4ae50>
  43d500:	add	x4, x0, #0xdb8
  43d504:	mov	w3, #0x48a                 	// #1162
  43d508:	mov	x2, x1
  43d50c:	ldr	w1, [sp, #128]
  43d510:	mov	w0, w6
  43d514:	bl	40a790 <log_internal_realm@plt>
  43d518:	mov	w19, w0
  43d51c:	b	43d5e4 <config_parse@plt+0x32434>
  43d520:	ldr	w0, [sp, #128]
  43d524:	cmp	w0, #0x0
  43d528:	cneg	w0, w0, lt  // lt = tstop
  43d52c:	and	w0, w0, #0xff
  43d530:	neg	w19, w0
  43d534:	b	43d5e4 <config_parse@plt+0x32434>
  43d538:	ldr	x0, [sp, #248]
  43d53c:	ldr	x0, [x0, #488]
  43d540:	bl	40b1a0 <sd_bus_message_close_container@plt>
  43d544:	str	w0, [sp, #68]
  43d548:	ldr	w0, [sp, #68]
  43d54c:	cmp	w0, #0x0
  43d550:	b.ge	43d5e0 <config_parse@plt+0x32430>  // b.tcont
  43d554:	mov	w0, #0x3                   	// #3
  43d558:	str	w0, [sp, #112]
  43d55c:	ldr	w0, [sp, #68]
  43d560:	str	w0, [sp, #116]
  43d564:	str	wzr, [sp, #120]
  43d568:	ldr	w0, [sp, #120]
  43d56c:	bl	40b180 <log_get_max_level_realm@plt>
  43d570:	mov	w1, w0
  43d574:	ldr	w0, [sp, #112]
  43d578:	and	w0, w0, #0x7
  43d57c:	cmp	w1, w0
  43d580:	b.lt	43d5c8 <config_parse@plt+0x32418>  // b.tstop
  43d584:	ldr	w0, [sp, #120]
  43d588:	lsl	w1, w0, #10
  43d58c:	ldr	w0, [sp, #112]
  43d590:	orr	w6, w1, w0
  43d594:	adrp	x0, 455000 <config_parse@plt+0x49e50>
  43d598:	add	x1, x0, #0x183
  43d59c:	adrp	x0, 455000 <config_parse@plt+0x49e50>
  43d5a0:	add	x5, x0, #0xd68
  43d5a4:	adrp	x0, 456000 <config_parse@plt+0x4ae50>
  43d5a8:	add	x4, x0, #0xdb8
  43d5ac:	mov	w3, #0x48e                 	// #1166
  43d5b0:	mov	x2, x1
  43d5b4:	ldr	w1, [sp, #116]
  43d5b8:	mov	w0, w6
  43d5bc:	bl	40a790 <log_internal_realm@plt>
  43d5c0:	mov	w19, w0
  43d5c4:	b	43d5e4 <config_parse@plt+0x32434>
  43d5c8:	ldr	w0, [sp, #116]
  43d5cc:	cmp	w0, #0x0
  43d5d0:	cneg	w0, w0, lt  // lt = tstop
  43d5d4:	and	w0, w0, #0xff
  43d5d8:	neg	w19, w0
  43d5dc:	b	43d5e4 <config_parse@plt+0x32434>
  43d5e0:	mov	w19, #0x0                   	// #0
  43d5e4:	add	x0, sp, #0xd0
  43d5e8:	bl	4380f0 <config_parse@plt+0x2cf40>
  43d5ec:	mov	w1, w19
  43d5f0:	adrp	x0, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  43d5f4:	ldr	x0, [x0, #4048]
  43d5f8:	ldr	x2, [sp, #312]
  43d5fc:	ldr	x0, [x0]
  43d600:	eor	x0, x2, x0
  43d604:	cmp	x0, #0x0
  43d608:	b.eq	43d610 <config_parse@plt+0x32460>  // b.none
  43d60c:	bl	40a440 <__stack_chk_fail@plt>
  43d610:	mov	w0, w1
  43d614:	ldp	x19, x20, [sp, #16]
  43d618:	ldp	x29, x30, [sp], #320
  43d61c:	ret
  43d620:	stp	x29, x30, [sp, #-80]!
  43d624:	mov	x29, sp
  43d628:	str	x0, [sp, #40]
  43d62c:	str	x1, [sp, #32]
  43d630:	str	w2, [sp, #28]
  43d634:	str	x3, [sp, #16]
  43d638:	ldr	x0, [sp, #16]
  43d63c:	str	x0, [sp, #64]
  43d640:	ldr	x0, [sp, #64]
  43d644:	cmp	x0, #0x0
  43d648:	cset	w0, eq  // eq = none
  43d64c:	and	w0, w0, #0xff
  43d650:	and	x0, x0, #0xff
  43d654:	cmp	x0, #0x0
  43d658:	b.eq	43d684 <config_parse@plt+0x324d4>  // b.none
  43d65c:	adrp	x0, 455000 <config_parse@plt+0x49e50>
  43d660:	add	x1, x0, #0x183
  43d664:	adrp	x0, 456000 <config_parse@plt+0x4ae50>
  43d668:	add	x4, x0, #0xdd0
  43d66c:	mov	w3, #0x497                 	// #1175
  43d670:	mov	x2, x1
  43d674:	adrp	x0, 455000 <config_parse@plt+0x49e50>
  43d678:	add	x1, x0, #0xe10
  43d67c:	mov	w0, #0x0                   	// #0
  43d680:	bl	409d50 <log_assert_failed_realm@plt>
  43d684:	ldr	x0, [sp, #32]
  43d688:	bl	40ace0 <json_variant_is_negative@plt>
  43d68c:	and	w0, w0, #0xff
  43d690:	cmp	w0, #0x0
  43d694:	b.eq	43d6ac <config_parse@plt+0x324fc>  // b.none
  43d698:	ldr	x0, [sp, #64]
  43d69c:	mov	x1, #0xffffffffffffffff    	// #-1
  43d6a0:	str	x1, [x0]
  43d6a4:	mov	w0, #0x0                   	// #0
  43d6a8:	b	43d7f4 <config_parse@plt+0x32644>
  43d6ac:	ldr	x0, [sp, #32]
  43d6b0:	bl	438448 <config_parse@plt+0x2d298>
  43d6b4:	and	w0, w0, #0xff
  43d6b8:	eor	w0, w0, #0x1
  43d6bc:	and	w0, w0, #0xff
  43d6c0:	cmp	w0, #0x0
  43d6c4:	b.eq	43d748 <config_parse@plt+0x32598>  // b.none
  43d6c8:	ldr	w0, [sp, #28]
  43d6cc:	bl	4384b4 <config_parse@plt+0x2d304>
  43d6d0:	str	w0, [sp, #56]
  43d6d4:	mov	w0, #0x16                  	// #22
  43d6d8:	movk	w0, #0x4000, lsl #16
  43d6dc:	str	w0, [sp, #60]
  43d6e0:	mov	w0, #0x0                   	// #0
  43d6e4:	bl	40b180 <log_get_max_level_realm@plt>
  43d6e8:	mov	w1, w0
  43d6ec:	ldr	w0, [sp, #56]
  43d6f0:	and	w0, w0, #0x7
  43d6f4:	cmp	w1, w0
  43d6f8:	b.lt	43d730 <config_parse@plt+0x32580>  // b.tstop
  43d6fc:	adrp	x0, 455000 <config_parse@plt+0x49e50>
  43d700:	add	x1, x0, #0x183
  43d704:	adrp	x0, 455000 <config_parse@plt+0x49e50>
  43d708:	add	x6, x0, #0xe18
  43d70c:	adrp	x0, 456000 <config_parse@plt+0x4ae50>
  43d710:	add	x5, x0, #0xde8
  43d714:	mov	w4, #0x49f                 	// #1183
  43d718:	mov	x3, x1
  43d71c:	ldr	w2, [sp, #60]
  43d720:	ldr	w1, [sp, #56]
  43d724:	ldr	x0, [sp, #32]
  43d728:	bl	40a9d0 <json_log_internal@plt>
  43d72c:	b	43d7f4 <config_parse@plt+0x32644>
  43d730:	ldr	w0, [sp, #60]
  43d734:	cmp	w0, #0x0
  43d738:	cneg	w0, w0, lt  // lt = tstop
  43d73c:	and	w0, w0, #0xff
  43d740:	neg	w0, w0
  43d744:	b	43d7f4 <config_parse@plt+0x32644>
  43d748:	ldr	x0, [sp, #32]
  43d74c:	bl	409a60 <json_variant_unsigned@plt>
  43d750:	str	x0, [sp, #72]
  43d754:	ldr	x0, [sp, #72]
  43d758:	cmn	x0, #0x1
  43d75c:	b.ne	43d7e4 <config_parse@plt+0x32634>  // b.any
  43d760:	ldr	w0, [sp, #28]
  43d764:	bl	4384b4 <config_parse@plt+0x2d304>
  43d768:	str	w0, [sp, #48]
  43d76c:	mov	w0, #0x22                  	// #34
  43d770:	movk	w0, #0x4000, lsl #16
  43d774:	str	w0, [sp, #52]
  43d778:	mov	w0, #0x0                   	// #0
  43d77c:	bl	40b180 <log_get_max_level_realm@plt>
  43d780:	mov	w1, w0
  43d784:	ldr	w0, [sp, #48]
  43d788:	and	w0, w0, #0x7
  43d78c:	cmp	w1, w0
  43d790:	b.lt	43d7cc <config_parse@plt+0x3261c>  // b.tstop
  43d794:	adrp	x0, 455000 <config_parse@plt+0x49e50>
  43d798:	add	x1, x0, #0x183
  43d79c:	ldr	x7, [sp, #72]
  43d7a0:	adrp	x0, 455000 <config_parse@plt+0x49e50>
  43d7a4:	add	x6, x0, #0xe40
  43d7a8:	adrp	x0, 456000 <config_parse@plt+0x4ae50>
  43d7ac:	add	x5, x0, #0xde8
  43d7b0:	mov	w4, #0x4a4                 	// #1188
  43d7b4:	mov	x3, x1
  43d7b8:	ldr	w2, [sp, #52]
  43d7bc:	ldr	w1, [sp, #48]
  43d7c0:	ldr	x0, [sp, #32]
  43d7c4:	bl	40a9d0 <json_log_internal@plt>
  43d7c8:	b	43d7f4 <config_parse@plt+0x32644>
  43d7cc:	ldr	w0, [sp, #52]
  43d7d0:	cmp	w0, #0x0
  43d7d4:	cneg	w0, w0, lt  // lt = tstop
  43d7d8:	and	w0, w0, #0xff
  43d7dc:	neg	w0, w0
  43d7e0:	b	43d7f4 <config_parse@plt+0x32644>
  43d7e4:	ldr	x0, [sp, #64]
  43d7e8:	ldr	x1, [sp, #72]
  43d7ec:	str	x1, [x0]
  43d7f0:	mov	w0, #0x0                   	// #0
  43d7f4:	ldp	x29, x30, [sp], #80
  43d7f8:	ret
  43d7fc:	stp	x29, x30, [sp, #-144]!
  43d800:	mov	x29, sp
  43d804:	str	x0, [sp, #40]
  43d808:	str	x1, [sp, #32]
  43d80c:	str	w2, [sp, #28]
  43d810:	str	x3, [sp, #16]
  43d814:	adrp	x0, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  43d818:	ldr	x0, [x0, #4048]
  43d81c:	ldr	x1, [x0]
  43d820:	str	x1, [sp, #136]
  43d824:	mov	x1, #0x0                   	// #0
  43d828:	adrp	x0, 455000 <config_parse@plt+0x49e50>
  43d82c:	add	x0, x0, #0xf10
  43d830:	add	x2, sp, #0x70
  43d834:	mov	x3, x0
  43d838:	ldp	x0, x1, [x3]
  43d83c:	stp	x0, x1, [x2]
  43d840:	ldr	x0, [x3, #16]
  43d844:	str	x0, [x2, #16]
  43d848:	ldr	x0, [sp, #16]
  43d84c:	str	x0, [sp, #104]
  43d850:	add	x0, sp, #0x70
  43d854:	mov	x4, x0
  43d858:	ldr	w3, [sp, #28]
  43d85c:	adrp	x0, 438000 <config_parse@plt+0x2ce50>
  43d860:	add	x2, x0, #0x5dc
  43d864:	adrp	x0, 46f000 <config_parse@plt+0x63e50>
  43d868:	add	x1, x0, #0x3a8
  43d86c:	ldr	x0, [sp, #32]
  43d870:	bl	40ac30 <json_dispatch@plt>
  43d874:	str	w0, [sp, #48]
  43d878:	ldr	w0, [sp, #48]
  43d87c:	cmp	w0, #0x0
  43d880:	b.ge	43d88c <config_parse@plt+0x326dc>  // b.tcont
  43d884:	ldr	w0, [sp, #48]
  43d888:	b	43dc70 <config_parse@plt+0x32ac0>
  43d88c:	ldr	x0, [sp, #128]
  43d890:	cmn	x0, #0x1
  43d894:	b.eq	43da84 <config_parse@plt+0x328d4>  // b.none
  43d898:	ldr	x0, [sp, #112]
  43d89c:	cmn	x0, #0x1
  43d8a0:	b.ne	43d914 <config_parse@plt+0x32764>  // b.any
  43d8a4:	ldr	w0, [sp, #28]
  43d8a8:	orr	w0, w0, #0x4
  43d8ac:	bl	4384b4 <config_parse@plt+0x2d304>
  43d8b0:	str	w0, [sp, #72]
  43d8b4:	str	wzr, [sp, #76]
  43d8b8:	mov	w0, #0x0                   	// #0
  43d8bc:	bl	40b180 <log_get_max_level_realm@plt>
  43d8c0:	mov	w1, w0
  43d8c4:	ldr	w0, [sp, #72]
  43d8c8:	and	w0, w0, #0x7
  43d8cc:	cmp	w1, w0
  43d8d0:	b.lt	43d908 <config_parse@plt+0x32758>  // b.tstop
  43d8d4:	adrp	x0, 455000 <config_parse@plt+0x49e50>
  43d8d8:	add	x1, x0, #0x183
  43d8dc:	adrp	x0, 455000 <config_parse@plt+0x49e50>
  43d8e0:	add	x6, x0, #0xe60
  43d8e4:	adrp	x0, 456000 <config_parse@plt+0x4ae50>
  43d8e8:	add	x5, x0, #0xe00
  43d8ec:	mov	w4, #0x4cb                 	// #1227
  43d8f0:	mov	x3, x1
  43d8f4:	ldr	w2, [sp, #76]
  43d8f8:	ldr	w1, [sp, #72]
  43d8fc:	ldr	x0, [sp, #32]
  43d900:	bl	40a9d0 <json_log_internal@plt>
  43d904:	b	43da84 <config_parse@plt+0x328d4>
  43d908:	ldr	w0, [sp, #76]
  43d90c:	cmp	w0, #0x0
  43d910:	b	43da84 <config_parse@plt+0x328d4>
  43d914:	ldr	x1, [sp, #128]
  43d918:	ldr	x0, [sp, #112]
  43d91c:	cmp	x1, x0
  43d920:	b.cs	43d994 <config_parse@plt+0x327e4>  // b.hs, b.nlast
  43d924:	ldr	w0, [sp, #28]
  43d928:	orr	w0, w0, #0x4
  43d92c:	bl	4384b4 <config_parse@plt+0x2d304>
  43d930:	str	w0, [sp, #64]
  43d934:	str	wzr, [sp, #68]
  43d938:	mov	w0, #0x0                   	// #0
  43d93c:	bl	40b180 <log_get_max_level_realm@plt>
  43d940:	mov	w1, w0
  43d944:	ldr	w0, [sp, #64]
  43d948:	and	w0, w0, #0x7
  43d94c:	cmp	w1, w0
  43d950:	b.lt	43d988 <config_parse@plt+0x327d8>  // b.tstop
  43d954:	adrp	x0, 455000 <config_parse@plt+0x49e50>
  43d958:	add	x1, x0, #0x183
  43d95c:	adrp	x0, 455000 <config_parse@plt+0x49e50>
  43d960:	add	x6, x0, #0xea0
  43d964:	adrp	x0, 456000 <config_parse@plt+0x4ae50>
  43d968:	add	x5, x0, #0xe00
  43d96c:	mov	w4, #0x4cd                 	// #1229
  43d970:	mov	x3, x1
  43d974:	ldr	w2, [sp, #68]
  43d978:	ldr	w1, [sp, #64]
  43d97c:	ldr	x0, [sp, #32]
  43d980:	bl	40a9d0 <json_log_internal@plt>
  43d984:	b	43da84 <config_parse@plt+0x328d4>
  43d988:	ldr	w0, [sp, #68]
  43d98c:	cmp	w0, #0x0
  43d990:	b	43da84 <config_parse@plt+0x328d4>
  43d994:	ldr	x0, [sp, #104]
  43d998:	bl	44552c <config_parse@plt+0x3a37c>
  43d99c:	str	w0, [sp, #48]
  43d9a0:	ldr	w0, [sp, #48]
  43d9a4:	cmp	w0, #0x0
  43d9a8:	b.ge	43d9b4 <config_parse@plt+0x32804>  // b.tcont
  43d9ac:	ldr	w0, [sp, #48]
  43d9b0:	b	43dc70 <config_parse@plt+0x32ac0>
  43d9b4:	ldr	x0, [sp, #104]
  43d9b8:	ldr	x5, [x0, #488]
  43d9bc:	ldr	x1, [sp, #128]
  43d9c0:	ldr	x0, [sp, #112]
  43d9c4:	sub	x0, x1, x0
  43d9c8:	mov	x4, x0
  43d9cc:	adrp	x0, 455000 <config_parse@plt+0x49e50>
  43d9d0:	add	x3, x0, #0xed0
  43d9d4:	adrp	x0, 455000 <config_parse@plt+0x49e50>
  43d9d8:	add	x2, x0, #0xed8
  43d9dc:	adrp	x0, 455000 <config_parse@plt+0x49e50>
  43d9e0:	add	x1, x0, #0xee8
  43d9e4:	mov	x0, x5
  43d9e8:	bl	409c40 <sd_bus_message_append@plt>
  43d9ec:	str	w0, [sp, #48]
  43d9f0:	ldr	w0, [sp, #48]
  43d9f4:	cmp	w0, #0x0
  43d9f8:	b.ge	43da84 <config_parse@plt+0x328d4>  // b.tcont
  43d9fc:	mov	w0, #0x3                   	// #3
  43da00:	str	w0, [sp, #52]
  43da04:	ldr	w0, [sp, #48]
  43da08:	str	w0, [sp, #56]
  43da0c:	str	wzr, [sp, #60]
  43da10:	ldr	w0, [sp, #60]
  43da14:	bl	40b180 <log_get_max_level_realm@plt>
  43da18:	mov	w1, w0
  43da1c:	ldr	w0, [sp, #52]
  43da20:	and	w0, w0, #0x7
  43da24:	cmp	w1, w0
  43da28:	b.lt	43da6c <config_parse@plt+0x328bc>  // b.tstop
  43da2c:	ldr	w0, [sp, #60]
  43da30:	lsl	w1, w0, #10
  43da34:	ldr	w0, [sp, #52]
  43da38:	orr	w6, w1, w0
  43da3c:	adrp	x0, 455000 <config_parse@plt+0x49e50>
  43da40:	add	x1, x0, #0x183
  43da44:	adrp	x0, 455000 <config_parse@plt+0x49e50>
  43da48:	add	x5, x0, #0xd68
  43da4c:	adrp	x0, 456000 <config_parse@plt+0x4ae50>
  43da50:	add	x4, x0, #0xe00
  43da54:	mov	w3, #0x4d5                 	// #1237
  43da58:	mov	x2, x1
  43da5c:	ldr	w1, [sp, #56]
  43da60:	mov	w0, w6
  43da64:	bl	40a790 <log_internal_realm@plt>
  43da68:	b	43dc70 <config_parse@plt+0x32ac0>
  43da6c:	ldr	w0, [sp, #56]
  43da70:	cmp	w0, #0x0
  43da74:	cneg	w0, w0, lt  // lt = tstop
  43da78:	and	w0, w0, #0xff
  43da7c:	neg	w0, w0
  43da80:	b	43dc70 <config_parse@plt+0x32ac0>
  43da84:	ldr	x0, [sp, #112]
  43da88:	cmn	x0, #0x1
  43da8c:	b.eq	43db78 <config_parse@plt+0x329c8>  // b.none
  43da90:	ldr	x0, [sp, #104]
  43da94:	bl	44552c <config_parse@plt+0x3a37c>
  43da98:	str	w0, [sp, #48]
  43da9c:	ldr	w0, [sp, #48]
  43daa0:	cmp	w0, #0x0
  43daa4:	b.ge	43dab0 <config_parse@plt+0x32900>  // b.tcont
  43daa8:	ldr	w0, [sp, #48]
  43daac:	b	43dc70 <config_parse@plt+0x32ac0>
  43dab0:	ldr	x0, [sp, #104]
  43dab4:	ldr	x5, [x0, #488]
  43dab8:	ldr	x0, [sp, #112]
  43dabc:	mov	x4, x0
  43dac0:	adrp	x0, 455000 <config_parse@plt+0x49e50>
  43dac4:	add	x3, x0, #0xed0
  43dac8:	adrp	x0, 455000 <config_parse@plt+0x49e50>
  43dacc:	add	x2, x0, #0xef0
  43dad0:	adrp	x0, 455000 <config_parse@plt+0x49e50>
  43dad4:	add	x1, x0, #0xee8
  43dad8:	mov	x0, x5
  43dadc:	bl	409c40 <sd_bus_message_append@plt>
  43dae0:	str	w0, [sp, #48]
  43dae4:	ldr	w0, [sp, #48]
  43dae8:	cmp	w0, #0x0
  43daec:	b.ge	43db78 <config_parse@plt+0x329c8>  // b.tcont
  43daf0:	mov	w0, #0x3                   	// #3
  43daf4:	str	w0, [sp, #80]
  43daf8:	ldr	w0, [sp, #48]
  43dafc:	str	w0, [sp, #84]
  43db00:	str	wzr, [sp, #88]
  43db04:	ldr	w0, [sp, #88]
  43db08:	bl	40b180 <log_get_max_level_realm@plt>
  43db0c:	mov	w1, w0
  43db10:	ldr	w0, [sp, #80]
  43db14:	and	w0, w0, #0x7
  43db18:	cmp	w1, w0
  43db1c:	b.lt	43db60 <config_parse@plt+0x329b0>  // b.tstop
  43db20:	ldr	w0, [sp, #88]
  43db24:	lsl	w1, w0, #10
  43db28:	ldr	w0, [sp, #80]
  43db2c:	orr	w6, w1, w0
  43db30:	adrp	x0, 455000 <config_parse@plt+0x49e50>
  43db34:	add	x1, x0, #0x183
  43db38:	adrp	x0, 455000 <config_parse@plt+0x49e50>
  43db3c:	add	x5, x0, #0xd68
  43db40:	adrp	x0, 456000 <config_parse@plt+0x4ae50>
  43db44:	add	x4, x0, #0xe00
  43db48:	mov	w3, #0x4e0                 	// #1248
  43db4c:	mov	x2, x1
  43db50:	ldr	w1, [sp, #84]
  43db54:	mov	w0, w6
  43db58:	bl	40a790 <log_internal_realm@plt>
  43db5c:	b	43dc70 <config_parse@plt+0x32ac0>
  43db60:	ldr	w0, [sp, #84]
  43db64:	cmp	w0, #0x0
  43db68:	cneg	w0, w0, lt  // lt = tstop
  43db6c:	and	w0, w0, #0xff
  43db70:	neg	w0, w0
  43db74:	b	43dc70 <config_parse@plt+0x32ac0>
  43db78:	ldr	x0, [sp, #120]
  43db7c:	cmn	x0, #0x1
  43db80:	b.eq	43dc6c <config_parse@plt+0x32abc>  // b.none
  43db84:	ldr	x0, [sp, #104]
  43db88:	bl	44552c <config_parse@plt+0x3a37c>
  43db8c:	str	w0, [sp, #48]
  43db90:	ldr	w0, [sp, #48]
  43db94:	cmp	w0, #0x0
  43db98:	b.ge	43dba4 <config_parse@plt+0x329f4>  // b.tcont
  43db9c:	ldr	w0, [sp, #48]
  43dba0:	b	43dc70 <config_parse@plt+0x32ac0>
  43dba4:	ldr	x0, [sp, #104]
  43dba8:	ldr	x5, [x0, #488]
  43dbac:	ldr	x0, [sp, #120]
  43dbb0:	mov	x4, x0
  43dbb4:	adrp	x0, 455000 <config_parse@plt+0x49e50>
  43dbb8:	add	x3, x0, #0xed0
  43dbbc:	adrp	x0, 455000 <config_parse@plt+0x49e50>
  43dbc0:	add	x2, x0, #0xf00
  43dbc4:	adrp	x0, 455000 <config_parse@plt+0x49e50>
  43dbc8:	add	x1, x0, #0xee8
  43dbcc:	mov	x0, x5
  43dbd0:	bl	409c40 <sd_bus_message_append@plt>
  43dbd4:	str	w0, [sp, #48]
  43dbd8:	ldr	w0, [sp, #48]
  43dbdc:	cmp	w0, #0x0
  43dbe0:	b.ge	43dc6c <config_parse@plt+0x32abc>  // b.tcont
  43dbe4:	mov	w0, #0x3                   	// #3
  43dbe8:	str	w0, [sp, #92]
  43dbec:	ldr	w0, [sp, #48]
  43dbf0:	str	w0, [sp, #96]
  43dbf4:	str	wzr, [sp, #100]
  43dbf8:	ldr	w0, [sp, #100]
  43dbfc:	bl	40b180 <log_get_max_level_realm@plt>
  43dc00:	mov	w1, w0
  43dc04:	ldr	w0, [sp, #92]
  43dc08:	and	w0, w0, #0x7
  43dc0c:	cmp	w1, w0
  43dc10:	b.lt	43dc54 <config_parse@plt+0x32aa4>  // b.tstop
  43dc14:	ldr	w0, [sp, #100]
  43dc18:	lsl	w1, w0, #10
  43dc1c:	ldr	w0, [sp, #92]
  43dc20:	orr	w6, w1, w0
  43dc24:	adrp	x0, 455000 <config_parse@plt+0x49e50>
  43dc28:	add	x1, x0, #0x183
  43dc2c:	adrp	x0, 455000 <config_parse@plt+0x49e50>
  43dc30:	add	x5, x0, #0xd68
  43dc34:	adrp	x0, 456000 <config_parse@plt+0x4ae50>
  43dc38:	add	x4, x0, #0xe00
  43dc3c:	mov	w3, #0x4ea                 	// #1258
  43dc40:	mov	x2, x1
  43dc44:	ldr	w1, [sp, #96]
  43dc48:	mov	w0, w6
  43dc4c:	bl	40a790 <log_internal_realm@plt>
  43dc50:	b	43dc70 <config_parse@plt+0x32ac0>
  43dc54:	ldr	w0, [sp, #96]
  43dc58:	cmp	w0, #0x0
  43dc5c:	cneg	w0, w0, lt  // lt = tstop
  43dc60:	and	w0, w0, #0xff
  43dc64:	neg	w0, w0
  43dc68:	b	43dc70 <config_parse@plt+0x32ac0>
  43dc6c:	mov	w0, #0x0                   	// #0
  43dc70:	mov	w1, w0
  43dc74:	adrp	x0, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  43dc78:	ldr	x0, [x0, #4048]
  43dc7c:	ldr	x2, [sp, #136]
  43dc80:	ldr	x0, [x0]
  43dc84:	eor	x0, x2, x0
  43dc88:	cmp	x0, #0x0
  43dc8c:	b.eq	43dc94 <config_parse@plt+0x32ae4>  // b.none
  43dc90:	bl	40a440 <__stack_chk_fail@plt>
  43dc94:	mov	w0, w1
  43dc98:	ldp	x29, x30, [sp], #144
  43dc9c:	ret
  43dca0:	stp	x29, x30, [sp, #-80]!
  43dca4:	mov	x29, sp
  43dca8:	str	x0, [sp, #40]
  43dcac:	str	x1, [sp, #32]
  43dcb0:	str	w2, [sp, #28]
  43dcb4:	str	x3, [sp, #16]
  43dcb8:	ldr	x0, [sp, #16]
  43dcbc:	str	x0, [sp, #64]
  43dcc0:	ldr	x0, [sp, #64]
  43dcc4:	cmp	x0, #0x0
  43dcc8:	cset	w0, eq  // eq = none
  43dccc:	and	w0, w0, #0xff
  43dcd0:	and	x0, x0, #0xff
  43dcd4:	cmp	x0, #0x0
  43dcd8:	b.eq	43dd04 <config_parse@plt+0x32b54>  // b.none
  43dcdc:	adrp	x0, 455000 <config_parse@plt+0x49e50>
  43dce0:	add	x1, x0, #0x183
  43dce4:	adrp	x0, 456000 <config_parse@plt+0x4ae50>
  43dce8:	add	x4, x0, #0xe18
  43dcec:	mov	w3, #0x4fb                 	// #1275
  43dcf0:	mov	x2, x1
  43dcf4:	adrp	x0, 455000 <config_parse@plt+0x49e50>
  43dcf8:	add	x1, x0, #0x70
  43dcfc:	mov	w0, #0x0                   	// #0
  43dd00:	bl	409d50 <log_assert_failed_realm@plt>
  43dd04:	ldr	x0, [sp, #32]
  43dd08:	bl	409a60 <json_variant_unsigned@plt>
  43dd0c:	str	x0, [sp, #72]
  43dd10:	ldr	x0, [sp, #72]
  43dd14:	cmp	x0, #0x1
  43dd18:	b.ls	43dd28 <config_parse@plt+0x32b78>  // b.plast
  43dd1c:	ldr	x0, [sp, #72]
  43dd20:	cmp	x0, #0x40, lsl #12
  43dd24:	b.ls	43dda8 <config_parse@plt+0x32bf8>  // b.plast
  43dd28:	ldr	w0, [sp, #28]
  43dd2c:	bl	4384b4 <config_parse@plt+0x2d304>
  43dd30:	str	w0, [sp, #56]
  43dd34:	mov	w0, #0x22                  	// #34
  43dd38:	movk	w0, #0x4000, lsl #16
  43dd3c:	str	w0, [sp, #60]
  43dd40:	mov	w0, #0x0                   	// #0
  43dd44:	bl	40b180 <log_get_max_level_realm@plt>
  43dd48:	mov	w1, w0
  43dd4c:	ldr	w0, [sp, #56]
  43dd50:	and	w0, w0, #0x7
  43dd54:	cmp	w1, w0
  43dd58:	b.lt	43dd90 <config_parse@plt+0x32be0>  // b.tstop
  43dd5c:	adrp	x0, 455000 <config_parse@plt+0x49e50>
  43dd60:	add	x1, x0, #0x183
  43dd64:	adrp	x0, 455000 <config_parse@plt+0x49e50>
  43dd68:	add	x6, x0, #0xf28
  43dd6c:	adrp	x0, 456000 <config_parse@plt+0x4ae50>
  43dd70:	add	x5, x0, #0xe30
  43dd74:	mov	w4, #0x4ff                 	// #1279
  43dd78:	mov	x3, x1
  43dd7c:	ldr	w2, [sp, #60]
  43dd80:	ldr	w1, [sp, #56]
  43dd84:	ldr	x0, [sp, #32]
  43dd88:	bl	40a9d0 <json_log_internal@plt>
  43dd8c:	b	43ddb8 <config_parse@plt+0x32c08>
  43dd90:	ldr	w0, [sp, #60]
  43dd94:	cmp	w0, #0x0
  43dd98:	cneg	w0, w0, lt  // lt = tstop
  43dd9c:	and	w0, w0, #0xff
  43dda0:	neg	w0, w0
  43dda4:	b	43ddb8 <config_parse@plt+0x32c08>
  43dda8:	ldr	x0, [sp, #64]
  43ddac:	ldr	x1, [sp, #72]
  43ddb0:	str	x1, [x0]
  43ddb4:	mov	w0, #0x0                   	// #0
  43ddb8:	ldp	x29, x30, [sp], #80
  43ddbc:	ret
  43ddc0:	stp	x29, x30, [sp, #-80]!
  43ddc4:	mov	x29, sp
  43ddc8:	str	x0, [sp, #40]
  43ddcc:	str	x1, [sp, #32]
  43ddd0:	str	w2, [sp, #28]
  43ddd4:	str	x3, [sp, #16]
  43ddd8:	ldr	x0, [sp, #16]
  43dddc:	str	x0, [sp, #64]
  43dde0:	ldr	x0, [sp, #64]
  43dde4:	cmp	x0, #0x0
  43dde8:	cset	w0, eq  // eq = none
  43ddec:	and	w0, w0, #0xff
  43ddf0:	and	x0, x0, #0xff
  43ddf4:	cmp	x0, #0x0
  43ddf8:	b.eq	43de24 <config_parse@plt+0x32c74>  // b.none
  43ddfc:	adrp	x0, 455000 <config_parse@plt+0x49e50>
  43de00:	add	x1, x0, #0x183
  43de04:	adrp	x0, 456000 <config_parse@plt+0x4ae50>
  43de08:	add	x4, x0, #0xe48
  43de0c:	mov	w3, #0x50a                 	// #1290
  43de10:	mov	x2, x1
  43de14:	adrp	x0, 455000 <config_parse@plt+0x49e50>
  43de18:	add	x1, x0, #0x70
  43de1c:	mov	w0, #0x0                   	// #0
  43de20:	bl	409d50 <log_assert_failed_realm@plt>
  43de24:	ldr	x0, [sp, #32]
  43de28:	bl	409a60 <json_variant_unsigned@plt>
  43de2c:	str	x0, [sp, #72]
  43de30:	ldr	x0, [sp, #72]
  43de34:	cmp	x0, #0x0
  43de38:	b.eq	43de48 <config_parse@plt+0x32c98>  // b.none
  43de3c:	ldr	x0, [sp, #72]
  43de40:	cmn	x0, #0x1
  43de44:	b.ne	43dec8 <config_parse@plt+0x32d18>  // b.any
  43de48:	ldr	w0, [sp, #28]
  43de4c:	bl	4384b4 <config_parse@plt+0x2d304>
  43de50:	str	w0, [sp, #56]
  43de54:	mov	w0, #0x22                  	// #34
  43de58:	movk	w0, #0x4000, lsl #16
  43de5c:	str	w0, [sp, #60]
  43de60:	mov	w0, #0x0                   	// #0
  43de64:	bl	40b180 <log_get_max_level_realm@plt>
  43de68:	mov	w1, w0
  43de6c:	ldr	w0, [sp, #56]
  43de70:	and	w0, w0, #0x7
  43de74:	cmp	w1, w0
  43de78:	b.lt	43deb0 <config_parse@plt+0x32d00>  // b.tstop
  43de7c:	adrp	x0, 455000 <config_parse@plt+0x49e50>
  43de80:	add	x1, x0, #0x183
  43de84:	adrp	x0, 455000 <config_parse@plt+0x49e50>
  43de88:	add	x6, x0, #0xf48
  43de8c:	adrp	x0, 456000 <config_parse@plt+0x4ae50>
  43de90:	add	x5, x0, #0xe60
  43de94:	mov	w4, #0x50e                 	// #1294
  43de98:	mov	x3, x1
  43de9c:	ldr	w2, [sp, #60]
  43dea0:	ldr	w1, [sp, #56]
  43dea4:	ldr	x0, [sp, #32]
  43dea8:	bl	40a9d0 <json_log_internal@plt>
  43deac:	b	43ded8 <config_parse@plt+0x32d28>
  43deb0:	ldr	w0, [sp, #60]
  43deb4:	cmp	w0, #0x0
  43deb8:	cneg	w0, w0, lt  // lt = tstop
  43debc:	and	w0, w0, #0xff
  43dec0:	neg	w0, w0
  43dec4:	b	43ded8 <config_parse@plt+0x32d28>
  43dec8:	ldr	x0, [sp, #64]
  43decc:	ldr	x1, [sp, #72]
  43ded0:	str	x1, [x0]
  43ded4:	mov	w0, #0x0                   	// #0
  43ded8:	ldp	x29, x30, [sp], #80
  43dedc:	ret
  43dee0:	stp	x29, x30, [sp, #-112]!
  43dee4:	mov	x29, sp
  43dee8:	str	x0, [sp, #40]
  43deec:	str	x1, [sp, #32]
  43def0:	str	w2, [sp, #28]
  43def4:	str	x3, [sp, #16]
  43def8:	adrp	x0, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  43defc:	ldr	x0, [x0, #4048]
  43df00:	ldr	x1, [x0]
  43df04:	str	x1, [sp, #104]
  43df08:	mov	x1, #0x0                   	// #0
  43df0c:	ldr	x0, [sp, #16]
  43df10:	str	x0, [sp, #72]
  43df14:	ldr	x0, [sp, #72]
  43df18:	cmp	x0, #0x0
  43df1c:	cset	w0, eq  // eq = none
  43df20:	and	w0, w0, #0xff
  43df24:	and	x0, x0, #0xff
  43df28:	cmp	x0, #0x0
  43df2c:	b.eq	43df58 <config_parse@plt+0x32da8>  // b.none
  43df30:	adrp	x0, 455000 <config_parse@plt+0x49e50>
  43df34:	add	x1, x0, #0x183
  43df38:	adrp	x0, 456000 <config_parse@plt+0x4ae50>
  43df3c:	add	x4, x0, #0xe78
  43df40:	mov	w3, #0x51b                 	// #1307
  43df44:	mov	x2, x1
  43df48:	adrp	x0, 455000 <config_parse@plt+0x49e50>
  43df4c:	add	x1, x0, #0xf70
  43df50:	mov	w0, #0x0                   	// #0
  43df54:	bl	409d50 <log_assert_failed_realm@plt>
  43df58:	ldr	x0, [sp, #32]
  43df5c:	bl	409820 <json_variant_string@plt>
  43df60:	str	x0, [sp, #80]
  43df64:	ldr	x0, [sp, #80]
  43df68:	cmp	x0, #0x0
  43df6c:	cset	w0, eq  // eq = none
  43df70:	and	w0, w0, #0xff
  43df74:	and	x0, x0, #0xff
  43df78:	cmp	x0, #0x0
  43df7c:	b.eq	43dfa8 <config_parse@plt+0x32df8>  // b.none
  43df80:	adrp	x0, 455000 <config_parse@plt+0x49e50>
  43df84:	add	x1, x0, #0x183
  43df88:	adrp	x0, 456000 <config_parse@plt+0x4ae50>
  43df8c:	add	x4, x0, #0xe78
  43df90:	mov	w3, #0x51d                 	// #1309
  43df94:	mov	x2, x1
  43df98:	adrp	x0, 455000 <config_parse@plt+0x49e50>
  43df9c:	add	x1, x0, #0x588
  43dfa0:	mov	w0, #0x0                   	// #0
  43dfa4:	bl	409d50 <log_assert_failed_realm@plt>
  43dfa8:	add	x0, sp, #0x58
  43dfac:	mov	x1, x0
  43dfb0:	ldr	x0, [sp, #80]
  43dfb4:	bl	4383b8 <config_parse@plt+0x2d208>
  43dfb8:	str	w0, [sp, #60]
  43dfbc:	ldr	w0, [sp, #60]
  43dfc0:	cmp	w0, #0x0
  43dfc4:	b.ge	43e048 <config_parse@plt+0x32e98>  // b.tcont
  43dfc8:	ldr	w0, [sp, #28]
  43dfcc:	bl	4384b4 <config_parse@plt+0x2d304>
  43dfd0:	str	w0, [sp, #64]
  43dfd4:	ldr	w0, [sp, #60]
  43dfd8:	str	w0, [sp, #68]
  43dfdc:	mov	w0, #0x0                   	// #0
  43dfe0:	bl	40b180 <log_get_max_level_realm@plt>
  43dfe4:	mov	w1, w0
  43dfe8:	ldr	w0, [sp, #64]
  43dfec:	and	w0, w0, #0x7
  43dff0:	cmp	w1, w0
  43dff4:	b.lt	43e030 <config_parse@plt+0x32e80>  // b.tstop
  43dff8:	adrp	x0, 455000 <config_parse@plt+0x49e50>
  43dffc:	add	x1, x0, #0x183
  43e000:	ldr	x7, [sp, #80]
  43e004:	adrp	x0, 455000 <config_parse@plt+0x49e50>
  43e008:	add	x6, x0, #0xf78
  43e00c:	adrp	x0, 456000 <config_parse@plt+0x4ae50>
  43e010:	add	x5, x0, #0xe90
  43e014:	mov	w4, #0x521                 	// #1313
  43e018:	mov	x3, x1
  43e01c:	ldr	w2, [sp, #68]
  43e020:	ldr	w1, [sp, #64]
  43e024:	ldr	x0, [sp, #32]
  43e028:	bl	40a9d0 <json_log_internal@plt>
  43e02c:	b	43e064 <config_parse@plt+0x32eb4>
  43e030:	ldr	w0, [sp, #68]
  43e034:	cmp	w0, #0x0
  43e038:	cneg	w0, w0, lt  // lt = tstop
  43e03c:	and	w0, w0, #0xff
  43e040:	neg	w0, w0
  43e044:	b	43e064 <config_parse@plt+0x32eb4>
  43e048:	ldr	x0, [sp, #72]
  43e04c:	add	x0, x0, #0x18
  43e050:	bl	438318 <config_parse@plt+0x2d168>
  43e054:	ldr	x2, [sp, #72]
  43e058:	ldp	x0, x1, [sp, #88]
  43e05c:	stp	x0, x1, [x2, #24]
  43e060:	mov	w0, #0x0                   	// #0
  43e064:	mov	w1, w0
  43e068:	adrp	x0, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  43e06c:	ldr	x0, [x0, #4048]
  43e070:	ldr	x2, [sp, #104]
  43e074:	ldr	x0, [x0]
  43e078:	eor	x0, x2, x0
  43e07c:	cmp	x0, #0x0
  43e080:	b.eq	43e088 <config_parse@plt+0x32ed8>  // b.none
  43e084:	bl	40a440 <__stack_chk_fail@plt>
  43e088:	mov	w0, w1
  43e08c:	ldp	x29, x30, [sp], #112
  43e090:	ret
  43e094:	stp	x29, x30, [sp, #-144]!
  43e098:	mov	x29, sp
  43e09c:	str	x0, [sp, #40]
  43e0a0:	str	x1, [sp, #32]
  43e0a4:	str	w2, [sp, #28]
  43e0a8:	str	x3, [sp, #16]
  43e0ac:	adrp	x0, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  43e0b0:	ldr	x0, [x0, #4048]
  43e0b4:	ldr	x1, [x0]
  43e0b8:	str	x1, [sp, #136]
  43e0bc:	mov	x1, #0x0                   	// #0
  43e0c0:	stp	xzr, xzr, [sp, #96]
  43e0c4:	stp	xzr, xzr, [sp, #112]
  43e0c8:	str	xzr, [sp, #128]
  43e0cc:	mov	x0, #0xffffffffffffffff    	// #-1
  43e0d0:	str	x0, [sp, #96]
  43e0d4:	mov	x0, #0xffffffffffffffff    	// #-1
  43e0d8:	str	x0, [sp, #104]
  43e0dc:	mov	x0, #0xffffffffffffffff    	// #-1
  43e0e0:	str	x0, [sp, #112]
  43e0e4:	ldr	x0, [sp, #16]
  43e0e8:	str	x0, [sp, #88]
  43e0ec:	add	x0, sp, #0x60
  43e0f0:	mov	x4, x0
  43e0f4:	ldr	w3, [sp, #28]
  43e0f8:	adrp	x0, 438000 <config_parse@plt+0x2ce50>
  43e0fc:	add	x2, x0, #0x5dc
  43e100:	adrp	x0, 46f000 <config_parse@plt+0x63e50>
  43e104:	add	x1, x0, #0x4e8
  43e108:	ldr	x0, [sp, #32]
  43e10c:	bl	40ac30 <json_dispatch@plt>
  43e110:	str	w0, [sp, #52]
  43e114:	ldr	w0, [sp, #52]
  43e118:	cmp	w0, #0x0
  43e11c:	b.ge	43e134 <config_parse@plt+0x32f84>  // b.tcont
  43e120:	add	x0, sp, #0x60
  43e124:	add	x0, x0, #0x18
  43e128:	bl	438318 <config_parse@plt+0x2d168>
  43e12c:	ldr	w0, [sp, #52]
  43e130:	b	43e408 <config_parse@plt+0x33258>
  43e134:	ldr	x0, [sp, #88]
  43e138:	add	x0, x0, #0x120
  43e13c:	bl	438318 <config_parse@plt+0x2d168>
  43e140:	ldr	x2, [sp, #88]
  43e144:	ldp	x0, x1, [sp, #120]
  43e148:	stp	x0, x1, [x2, #288]
  43e14c:	ldr	x0, [sp, #96]
  43e150:	cmn	x0, #0x1
  43e154:	b.eq	43e240 <config_parse@plt+0x33090>  // b.none
  43e158:	ldr	x0, [sp, #88]
  43e15c:	bl	44552c <config_parse@plt+0x3a37c>
  43e160:	str	w0, [sp, #52]
  43e164:	ldr	w0, [sp, #52]
  43e168:	cmp	w0, #0x0
  43e16c:	b.ge	43e178 <config_parse@plt+0x32fc8>  // b.tcont
  43e170:	ldr	w0, [sp, #52]
  43e174:	b	43e408 <config_parse@plt+0x33258>
  43e178:	ldr	x0, [sp, #88]
  43e17c:	ldr	x5, [x0, #488]
  43e180:	ldr	x0, [sp, #96]
  43e184:	mov	x4, x0
  43e188:	adrp	x0, 455000 <config_parse@plt+0x49e50>
  43e18c:	add	x3, x0, #0xed0
  43e190:	adrp	x0, 455000 <config_parse@plt+0x49e50>
  43e194:	add	x2, x0, #0xfa8
  43e198:	adrp	x0, 455000 <config_parse@plt+0x49e50>
  43e19c:	add	x1, x0, #0xee8
  43e1a0:	mov	x0, x5
  43e1a4:	bl	409c40 <sd_bus_message_append@plt>
  43e1a8:	str	w0, [sp, #52]
  43e1ac:	ldr	w0, [sp, #52]
  43e1b0:	cmp	w0, #0x0
  43e1b4:	b.ge	43e240 <config_parse@plt+0x33090>  // b.tcont
  43e1b8:	mov	w0, #0x3                   	// #3
  43e1bc:	str	w0, [sp, #56]
  43e1c0:	ldr	w0, [sp, #52]
  43e1c4:	str	w0, [sp, #60]
  43e1c8:	str	wzr, [sp, #64]
  43e1cc:	ldr	w0, [sp, #64]
  43e1d0:	bl	40b180 <log_get_max_level_realm@plt>
  43e1d4:	mov	w1, w0
  43e1d8:	ldr	w0, [sp, #56]
  43e1dc:	and	w0, w0, #0x7
  43e1e0:	cmp	w1, w0
  43e1e4:	b.lt	43e228 <config_parse@plt+0x33078>  // b.tstop
  43e1e8:	ldr	w0, [sp, #64]
  43e1ec:	lsl	w1, w0, #10
  43e1f0:	ldr	w0, [sp, #56]
  43e1f4:	orr	w6, w1, w0
  43e1f8:	adrp	x0, 455000 <config_parse@plt+0x49e50>
  43e1fc:	add	x1, x0, #0x183
  43e200:	adrp	x0, 455000 <config_parse@plt+0x49e50>
  43e204:	add	x5, x0, #0xd68
  43e208:	adrp	x0, 456000 <config_parse@plt+0x4ae50>
  43e20c:	add	x4, x0, #0xeb8
  43e210:	mov	w3, #0x54f                 	// #1359
  43e214:	mov	x2, x1
  43e218:	ldr	w1, [sp, #60]
  43e21c:	mov	w0, w6
  43e220:	bl	40a790 <log_internal_realm@plt>
  43e224:	b	43e408 <config_parse@plt+0x33258>
  43e228:	ldr	w0, [sp, #60]
  43e22c:	cmp	w0, #0x0
  43e230:	cneg	w0, w0, lt  // lt = tstop
  43e234:	and	w0, w0, #0xff
  43e238:	neg	w0, w0
  43e23c:	b	43e408 <config_parse@plt+0x33258>
  43e240:	ldr	x0, [sp, #104]
  43e244:	cmn	x0, #0x1
  43e248:	b.eq	43e354 <config_parse@plt+0x331a4>  // b.none
  43e24c:	ldr	x0, [sp, #112]
  43e250:	cmn	x0, #0x1
  43e254:	b.eq	43e354 <config_parse@plt+0x331a4>  // b.none
  43e258:	ldr	x0, [sp, #88]
  43e25c:	bl	44552c <config_parse@plt+0x3a37c>
  43e260:	str	w0, [sp, #52]
  43e264:	ldr	w0, [sp, #52]
  43e268:	cmp	w0, #0x0
  43e26c:	b.ge	43e278 <config_parse@plt+0x330c8>  // b.tcont
  43e270:	ldr	w0, [sp, #52]
  43e274:	b	43e408 <config_parse@plt+0x33258>
  43e278:	ldr	x0, [sp, #88]
  43e27c:	ldr	x5, [x0, #488]
  43e280:	ldr	x1, [sp, #104]
  43e284:	mov	x0, #0x4240                	// #16960
  43e288:	movk	x0, #0xf, lsl #16
  43e28c:	mul	x1, x1, x0
  43e290:	ldr	x0, [sp, #112]
  43e294:	udiv	x0, x1, x0
  43e298:	mov	x4, x0
  43e29c:	adrp	x0, 455000 <config_parse@plt+0x49e50>
  43e2a0:	add	x3, x0, #0xed0
  43e2a4:	adrp	x0, 455000 <config_parse@plt+0x49e50>
  43e2a8:	add	x2, x0, #0xfb8
  43e2ac:	adrp	x0, 455000 <config_parse@plt+0x49e50>
  43e2b0:	add	x1, x0, #0xee8
  43e2b4:	mov	x0, x5
  43e2b8:	bl	409c40 <sd_bus_message_append@plt>
  43e2bc:	str	w0, [sp, #52]
  43e2c0:	ldr	w0, [sp, #52]
  43e2c4:	cmp	w0, #0x0
  43e2c8:	b.ge	43e404 <config_parse@plt+0x33254>  // b.tcont
  43e2cc:	mov	w0, #0x3                   	// #3
  43e2d0:	str	w0, [sp, #68]
  43e2d4:	ldr	w0, [sp, #52]
  43e2d8:	str	w0, [sp, #72]
  43e2dc:	str	wzr, [sp, #76]
  43e2e0:	ldr	w0, [sp, #76]
  43e2e4:	bl	40b180 <log_get_max_level_realm@plt>
  43e2e8:	mov	w1, w0
  43e2ec:	ldr	w0, [sp, #68]
  43e2f0:	and	w0, w0, #0x7
  43e2f4:	cmp	w1, w0
  43e2f8:	b.lt	43e33c <config_parse@plt+0x3318c>  // b.tstop
  43e2fc:	ldr	w0, [sp, #76]
  43e300:	lsl	w1, w0, #10
  43e304:	ldr	w0, [sp, #68]
  43e308:	orr	w6, w1, w0
  43e30c:	adrp	x0, 455000 <config_parse@plt+0x49e50>
  43e310:	add	x1, x0, #0x183
  43e314:	adrp	x0, 455000 <config_parse@plt+0x49e50>
  43e318:	add	x5, x0, #0xd68
  43e31c:	adrp	x0, 456000 <config_parse@plt+0x4ae50>
  43e320:	add	x4, x0, #0xeb8
  43e324:	mov	w3, #0x559                 	// #1369
  43e328:	mov	x2, x1
  43e32c:	ldr	w1, [sp, #72]
  43e330:	mov	w0, w6
  43e334:	bl	40a790 <log_internal_realm@plt>
  43e338:	b	43e408 <config_parse@plt+0x33258>
  43e33c:	ldr	w0, [sp, #72]
  43e340:	cmp	w0, #0x0
  43e344:	cneg	w0, w0, lt  // lt = tstop
  43e348:	and	w0, w0, #0xff
  43e34c:	neg	w0, w0
  43e350:	b	43e408 <config_parse@plt+0x33258>
  43e354:	ldr	x0, [sp, #104]
  43e358:	cmn	x0, #0x1
  43e35c:	cset	w0, ne  // ne = any
  43e360:	and	w1, w0, #0xff
  43e364:	ldr	x0, [sp, #112]
  43e368:	cmn	x0, #0x1
  43e36c:	cset	w0, ne  // ne = any
  43e370:	and	w0, w0, #0xff
  43e374:	eor	w0, w1, w0
  43e378:	and	w0, w0, #0xff
  43e37c:	cmp	w0, #0x0
  43e380:	b.eq	43e404 <config_parse@plt+0x33254>  // b.none
  43e384:	ldr	w0, [sp, #28]
  43e388:	bl	4384b4 <config_parse@plt+0x2d304>
  43e38c:	str	w0, [sp, #80]
  43e390:	mov	w0, #0x16                  	// #22
  43e394:	movk	w0, #0x4000, lsl #16
  43e398:	str	w0, [sp, #84]
  43e39c:	mov	w0, #0x0                   	// #0
  43e3a0:	bl	40b180 <log_get_max_level_realm@plt>
  43e3a4:	mov	w1, w0
  43e3a8:	ldr	w0, [sp, #80]
  43e3ac:	and	w0, w0, #0x7
  43e3b0:	cmp	w1, w0
  43e3b4:	b.lt	43e3ec <config_parse@plt+0x3323c>  // b.tstop
  43e3b8:	adrp	x0, 455000 <config_parse@plt+0x49e50>
  43e3bc:	add	x1, x0, #0x183
  43e3c0:	adrp	x0, 455000 <config_parse@plt+0x49e50>
  43e3c4:	add	x6, x0, #0xfd0
  43e3c8:	adrp	x0, 456000 <config_parse@plt+0x4ae50>
  43e3cc:	add	x5, x0, #0xeb8
  43e3d0:	mov	w4, #0x55c                 	// #1372
  43e3d4:	mov	x3, x1
  43e3d8:	ldr	w2, [sp, #84]
  43e3dc:	ldr	w1, [sp, #80]
  43e3e0:	ldr	x0, [sp, #32]
  43e3e4:	bl	40a9d0 <json_log_internal@plt>
  43e3e8:	b	43e408 <config_parse@plt+0x33258>
  43e3ec:	ldr	w0, [sp, #84]
  43e3f0:	cmp	w0, #0x0
  43e3f4:	cneg	w0, w0, lt  // lt = tstop
  43e3f8:	and	w0, w0, #0xff
  43e3fc:	neg	w0, w0
  43e400:	b	43e408 <config_parse@plt+0x33258>
  43e404:	mov	w0, #0x0                   	// #0
  43e408:	mov	w1, w0
  43e40c:	adrp	x0, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  43e410:	ldr	x0, [x0, #4048]
  43e414:	ldr	x2, [sp, #136]
  43e418:	ldr	x0, [x0]
  43e41c:	eor	x0, x2, x0
  43e420:	cmp	x0, #0x0
  43e424:	b.eq	43e42c <config_parse@plt+0x3327c>  // b.none
  43e428:	bl	40a440 <__stack_chk_fail@plt>
  43e42c:	mov	w0, w1
  43e430:	ldp	x29, x30, [sp], #144
  43e434:	ret
  43e438:	stp	x29, x30, [sp, #-96]!
  43e43c:	mov	x29, sp
  43e440:	str	x0, [sp, #40]
  43e444:	str	x1, [sp, #32]
  43e448:	str	w2, [sp, #28]
  43e44c:	str	x3, [sp, #16]
  43e450:	ldr	x0, [sp, #16]
  43e454:	str	x0, [sp, #80]
  43e458:	ldr	x0, [sp, #80]
  43e45c:	cmp	x0, #0x0
  43e460:	cset	w0, eq  // eq = none
  43e464:	and	w0, w0, #0xff
  43e468:	and	x0, x0, #0xff
  43e46c:	cmp	x0, #0x0
  43e470:	b.eq	43e49c <config_parse@plt+0x332ec>  // b.none
  43e474:	adrp	x0, 455000 <config_parse@plt+0x49e50>
  43e478:	add	x1, x0, #0x183
  43e47c:	adrp	x0, 456000 <config_parse@plt+0x4ae50>
  43e480:	add	x4, x0, #0xec8
  43e484:	mov	w3, #0x567                 	// #1383
  43e488:	mov	x2, x1
  43e48c:	adrp	x0, 455000 <config_parse@plt+0x49e50>
  43e490:	add	x1, x0, #0x428
  43e494:	mov	w0, #0x0                   	// #0
  43e498:	bl	409d50 <log_assert_failed_realm@plt>
  43e49c:	ldr	x0, [sp, #32]
  43e4a0:	bl	409a60 <json_variant_unsigned@plt>
  43e4a4:	str	x0, [sp, #88]
  43e4a8:	ldr	x0, [sp, #88]
  43e4ac:	cmp	x0, #0x9
  43e4b0:	b.ls	43e4c0 <config_parse@plt+0x33310>  // b.plast
  43e4b4:	ldr	x0, [sp, #88]
  43e4b8:	cmp	x0, #0x3e8
  43e4bc:	b.ls	43e540 <config_parse@plt+0x33390>  // b.plast
  43e4c0:	ldr	w0, [sp, #28]
  43e4c4:	bl	4384b4 <config_parse@plt+0x2d304>
  43e4c8:	str	w0, [sp, #72]
  43e4cc:	mov	w0, #0x22                  	// #34
  43e4d0:	movk	w0, #0x4000, lsl #16
  43e4d4:	str	w0, [sp, #76]
  43e4d8:	mov	w0, #0x0                   	// #0
  43e4dc:	bl	40b180 <log_get_max_level_realm@plt>
  43e4e0:	mov	w1, w0
  43e4e4:	ldr	w0, [sp, #72]
  43e4e8:	and	w0, w0, #0x7
  43e4ec:	cmp	w1, w0
  43e4f0:	b.lt	43e528 <config_parse@plt+0x33378>  // b.tstop
  43e4f4:	adrp	x0, 455000 <config_parse@plt+0x49e50>
  43e4f8:	add	x1, x0, #0x183
  43e4fc:	adrp	x0, 455000 <config_parse@plt+0x49e50>
  43e500:	add	x6, x0, #0xff8
  43e504:	adrp	x0, 456000 <config_parse@plt+0x4ae50>
  43e508:	add	x5, x0, #0xee8
  43e50c:	mov	w4, #0x56b                 	// #1387
  43e510:	mov	x3, x1
  43e514:	ldr	w2, [sp, #76]
  43e518:	ldr	w1, [sp, #72]
  43e51c:	ldr	x0, [sp, #32]
  43e520:	bl	40a9d0 <json_log_internal@plt>
  43e524:	b	43e628 <config_parse@plt+0x33478>
  43e528:	ldr	w0, [sp, #76]
  43e52c:	cmp	w0, #0x0
  43e530:	cneg	w0, w0, lt  // lt = tstop
  43e534:	and	w0, w0, #0xff
  43e538:	neg	w0, w0
  43e53c:	b	43e628 <config_parse@plt+0x33478>
  43e540:	ldr	x0, [sp, #80]
  43e544:	bl	44552c <config_parse@plt+0x3a37c>
  43e548:	str	w0, [sp, #56]
  43e54c:	ldr	w0, [sp, #56]
  43e550:	cmp	w0, #0x0
  43e554:	b.ge	43e560 <config_parse@plt+0x333b0>  // b.tcont
  43e558:	ldr	w0, [sp, #56]
  43e55c:	b	43e628 <config_parse@plt+0x33478>
  43e560:	ldr	x0, [sp, #80]
  43e564:	ldr	x5, [x0, #488]
  43e568:	ldr	x4, [sp, #88]
  43e56c:	adrp	x0, 455000 <config_parse@plt+0x49e50>
  43e570:	add	x3, x0, #0xed0
  43e574:	adrp	x0, 456000 <config_parse@plt+0x4ae50>
  43e578:	add	x2, x0, #0x18
  43e57c:	adrp	x0, 455000 <config_parse@plt+0x49e50>
  43e580:	add	x1, x0, #0xee8
  43e584:	mov	x0, x5
  43e588:	bl	409c40 <sd_bus_message_append@plt>
  43e58c:	str	w0, [sp, #56]
  43e590:	ldr	w0, [sp, #56]
  43e594:	cmp	w0, #0x0
  43e598:	b.ge	43e624 <config_parse@plt+0x33474>  // b.tcont
  43e59c:	mov	w0, #0x3                   	// #3
  43e5a0:	str	w0, [sp, #60]
  43e5a4:	ldr	w0, [sp, #56]
  43e5a8:	str	w0, [sp, #64]
  43e5ac:	str	wzr, [sp, #68]
  43e5b0:	ldr	w0, [sp, #68]
  43e5b4:	bl	40b180 <log_get_max_level_realm@plt>
  43e5b8:	mov	w1, w0
  43e5bc:	ldr	w0, [sp, #60]
  43e5c0:	and	w0, w0, #0x7
  43e5c4:	cmp	w1, w0
  43e5c8:	b.lt	43e60c <config_parse@plt+0x3345c>  // b.tstop
  43e5cc:	ldr	w0, [sp, #68]
  43e5d0:	lsl	w1, w0, #10
  43e5d4:	ldr	w0, [sp, #60]
  43e5d8:	orr	w6, w1, w0
  43e5dc:	adrp	x0, 455000 <config_parse@plt+0x49e50>
  43e5e0:	add	x1, x0, #0x183
  43e5e4:	adrp	x0, 455000 <config_parse@plt+0x49e50>
  43e5e8:	add	x5, x0, #0xd68
  43e5ec:	adrp	x0, 456000 <config_parse@plt+0x4ae50>
  43e5f0:	add	x4, x0, #0xee8
  43e5f4:	mov	w3, #0x574                 	// #1396
  43e5f8:	mov	x2, x1
  43e5fc:	ldr	w1, [sp, #64]
  43e600:	mov	w0, w6
  43e604:	bl	40a790 <log_internal_realm@plt>
  43e608:	b	43e628 <config_parse@plt+0x33478>
  43e60c:	ldr	w0, [sp, #64]
  43e610:	cmp	w0, #0x0
  43e614:	cneg	w0, w0, lt  // lt = tstop
  43e618:	and	w0, w0, #0xff
  43e61c:	neg	w0, w0
  43e620:	b	43e628 <config_parse@plt+0x33478>
  43e624:	mov	w0, #0x0                   	// #0
  43e628:	ldp	x29, x30, [sp], #96
  43e62c:	ret
  43e630:	stp	x29, x30, [sp, #-160]!
  43e634:	mov	x29, sp
  43e638:	stp	x19, x20, [sp, #16]
  43e63c:	str	x0, [sp, #56]
  43e640:	str	x1, [sp, #48]
  43e644:	str	w2, [sp, #44]
  43e648:	str	x3, [sp, #32]
  43e64c:	adrp	x0, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  43e650:	ldr	x0, [x0, #4048]
  43e654:	ldr	x1, [x0]
  43e658:	str	x1, [sp, #152]
  43e65c:	mov	x1, #0x0                   	// #0
  43e660:	ldr	x0, [sp, #32]
  43e664:	str	x0, [sp, #104]
  43e668:	ldr	x0, [sp, #104]
  43e66c:	cmp	x0, #0x0
  43e670:	cset	w0, eq  // eq = none
  43e674:	and	w0, w0, #0xff
  43e678:	and	x0, x0, #0xff
  43e67c:	cmp	x0, #0x0
  43e680:	b.eq	43e6ac <config_parse@plt+0x334fc>  // b.none
  43e684:	adrp	x0, 455000 <config_parse@plt+0x49e50>
  43e688:	add	x1, x0, #0x183
  43e68c:	adrp	x0, 456000 <config_parse@plt+0x4ae50>
  43e690:	add	x4, x0, #0xf08
  43e694:	mov	w3, #0x57e                 	// #1406
  43e698:	mov	x2, x1
  43e69c:	adrp	x0, 455000 <config_parse@plt+0x49e50>
  43e6a0:	add	x1, x0, #0x428
  43e6a4:	mov	w0, #0x0                   	// #0
  43e6a8:	bl	409d50 <log_assert_failed_realm@plt>
  43e6ac:	ldr	x0, [sp, #48]
  43e6b0:	str	x0, [sp, #120]
  43e6b4:	str	xzr, [sp, #128]
  43e6b8:	b	43e9a4 <config_parse@plt+0x337f4>
  43e6bc:	mov	w0, #0xffffffff            	// #-1
  43e6c0:	str	w0, [sp, #136]
  43e6c4:	mov	w0, #0xffffffff            	// #-1
  43e6c8:	str	w0, [sp, #140]
  43e6cc:	mov	x0, #0xffffffffffffffff    	// #-1
  43e6d0:	str	x0, [sp, #144]
  43e6d4:	str	xzr, [sp, #96]
  43e6d8:	add	x0, sp, #0x88
  43e6dc:	mov	x4, x0
  43e6e0:	ldr	w3, [sp, #44]
  43e6e4:	adrp	x0, 438000 <config_parse@plt+0x2ce50>
  43e6e8:	add	x2, x0, #0x5dc
  43e6ec:	adrp	x0, 470000 <__stack_chk_guard@@GLIBC_2.17+0x1c8>
  43e6f0:	add	x1, x0, #0x278
  43e6f4:	ldr	x0, [sp, #112]
  43e6f8:	bl	40ac30 <json_dispatch@plt>
  43e6fc:	str	w0, [sp, #64]
  43e700:	ldr	w0, [sp, #64]
  43e704:	cmp	w0, #0x0
  43e708:	b.ge	43e718 <config_parse@plt+0x33568>  // b.tcont
  43e70c:	ldr	w19, [sp, #64]
  43e710:	mov	w20, #0x0                   	// #0
  43e714:	b	43e984 <config_parse@plt+0x337d4>
  43e718:	ldr	x0, [sp, #144]
  43e71c:	cmn	x0, #0x1
  43e720:	b.ne	43e72c <config_parse@plt+0x3357c>  // b.any
  43e724:	mov	w20, #0x1                   	// #1
  43e728:	b	43e984 <config_parse@plt+0x337d4>
  43e72c:	ldr	x0, [sp, #144]
  43e730:	cmp	x0, #0x9
  43e734:	b.ls	43e744 <config_parse@plt+0x33594>  // b.plast
  43e738:	ldr	x0, [sp, #144]
  43e73c:	cmp	x0, #0x3e8
  43e740:	b.ls	43e7cc <config_parse@plt+0x3361c>  // b.plast
  43e744:	ldr	w0, [sp, #44]
  43e748:	bl	4384b4 <config_parse@plt+0x2d304>
  43e74c:	str	w0, [sp, #88]
  43e750:	mov	w0, #0x22                  	// #34
  43e754:	movk	w0, #0x4000, lsl #16
  43e758:	str	w0, [sp, #92]
  43e75c:	mov	w0, #0x0                   	// #0
  43e760:	bl	40b180 <log_get_max_level_realm@plt>
  43e764:	mov	w1, w0
  43e768:	ldr	w0, [sp, #88]
  43e76c:	and	w0, w0, #0x7
  43e770:	cmp	w1, w0
  43e774:	b.lt	43e7b0 <config_parse@plt+0x33600>  // b.tstop
  43e778:	adrp	x0, 455000 <config_parse@plt+0x49e50>
  43e77c:	add	x1, x0, #0x183
  43e780:	adrp	x0, 456000 <config_parse@plt+0x4ae50>
  43e784:	add	x6, x0, #0x28
  43e788:	adrp	x0, 456000 <config_parse@plt+0x4ae50>
  43e78c:	add	x5, x0, #0xf30
  43e790:	mov	w4, #0x59d                 	// #1437
  43e794:	mov	x3, x1
  43e798:	ldr	w2, [sp, #92]
  43e79c:	ldr	w1, [sp, #88]
  43e7a0:	ldr	x0, [sp, #48]
  43e7a4:	bl	40a9d0 <json_log_internal@plt>
  43e7a8:	mov	w19, w0
  43e7ac:	b	43e7c4 <config_parse@plt+0x33614>
  43e7b0:	ldr	w0, [sp, #92]
  43e7b4:	cmp	w0, #0x0
  43e7b8:	cneg	w0, w0, lt  // lt = tstop
  43e7bc:	and	w0, w0, #0xff
  43e7c0:	neg	w19, w0
  43e7c4:	mov	w20, #0x0                   	// #0
  43e7c8:	b	43e984 <config_parse@plt+0x337d4>
  43e7cc:	ldr	w0, [sp, #136]
  43e7d0:	ldr	w1, [sp, #140]
  43e7d4:	bl	40a430 <gnu_dev_makedev@plt>
  43e7d8:	mov	x1, x0
  43e7dc:	add	x0, sp, #0x60
  43e7e0:	mov	x2, x0
  43e7e4:	mov	w0, #0x6000                	// #24576
  43e7e8:	bl	409ab0 <device_path_make_major_minor@plt>
  43e7ec:	str	w0, [sp, #64]
  43e7f0:	ldr	w0, [sp, #64]
  43e7f4:	cmp	w0, #0x0
  43e7f8:	b.ge	43e880 <config_parse@plt+0x336d0>  // b.tcont
  43e7fc:	ldr	w0, [sp, #44]
  43e800:	bl	4384b4 <config_parse@plt+0x2d304>
  43e804:	str	w0, [sp, #80]
  43e808:	ldr	w0, [sp, #64]
  43e80c:	str	w0, [sp, #84]
  43e810:	mov	w0, #0x0                   	// #0
  43e814:	bl	40b180 <log_get_max_level_realm@plt>
  43e818:	mov	w1, w0
  43e81c:	ldr	w0, [sp, #80]
  43e820:	and	w0, w0, #0x7
  43e824:	cmp	w1, w0
  43e828:	b.lt	43e864 <config_parse@plt+0x336b4>  // b.tstop
  43e82c:	adrp	x0, 455000 <config_parse@plt+0x49e50>
  43e830:	add	x1, x0, #0x183
  43e834:	adrp	x0, 456000 <config_parse@plt+0x4ae50>
  43e838:	add	x6, x0, #0x50
  43e83c:	adrp	x0, 456000 <config_parse@plt+0x4ae50>
  43e840:	add	x5, x0, #0xf30
  43e844:	mov	w4, #0x5a2                 	// #1442
  43e848:	mov	x3, x1
  43e84c:	ldr	w2, [sp, #84]
  43e850:	ldr	w1, [sp, #80]
  43e854:	ldr	x0, [sp, #48]
  43e858:	bl	40a9d0 <json_log_internal@plt>
  43e85c:	mov	w19, w0
  43e860:	b	43e878 <config_parse@plt+0x336c8>
  43e864:	ldr	w0, [sp, #84]
  43e868:	cmp	w0, #0x0
  43e86c:	cneg	w0, w0, lt  // lt = tstop
  43e870:	and	w0, w0, #0xff
  43e874:	neg	w19, w0
  43e878:	mov	w20, #0x0                   	// #0
  43e87c:	b	43e984 <config_parse@plt+0x337d4>
  43e880:	ldr	x0, [sp, #104]
  43e884:	bl	44552c <config_parse@plt+0x3a37c>
  43e888:	str	w0, [sp, #64]
  43e88c:	ldr	w0, [sp, #64]
  43e890:	cmp	w0, #0x0
  43e894:	b.ge	43e8a4 <config_parse@plt+0x336f4>  // b.tcont
  43e898:	ldr	w19, [sp, #64]
  43e89c:	mov	w20, #0x0                   	// #0
  43e8a0:	b	43e984 <config_parse@plt+0x337d4>
  43e8a4:	ldr	x0, [sp, #104]
  43e8a8:	ldr	x7, [x0, #488]
  43e8ac:	ldr	x0, [sp, #96]
  43e8b0:	ldr	x1, [sp, #144]
  43e8b4:	mov	x6, x1
  43e8b8:	mov	x5, x0
  43e8bc:	mov	w4, #0x1                   	// #1
  43e8c0:	adrp	x0, 456000 <config_parse@plt+0x4ae50>
  43e8c4:	add	x3, x0, #0x70
  43e8c8:	adrp	x0, 456000 <config_parse@plt+0x4ae50>
  43e8cc:	add	x2, x0, #0x78
  43e8d0:	adrp	x0, 455000 <config_parse@plt+0x49e50>
  43e8d4:	add	x1, x0, #0xee8
  43e8d8:	mov	x0, x7
  43e8dc:	bl	409c40 <sd_bus_message_append@plt>
  43e8e0:	str	w0, [sp, #64]
  43e8e4:	ldr	w0, [sp, #64]
  43e8e8:	cmp	w0, #0x0
  43e8ec:	b.ge	43e980 <config_parse@plt+0x337d0>  // b.tcont
  43e8f0:	mov	w0, #0x3                   	// #3
  43e8f4:	str	w0, [sp, #68]
  43e8f8:	ldr	w0, [sp, #64]
  43e8fc:	str	w0, [sp, #72]
  43e900:	str	wzr, [sp, #76]
  43e904:	ldr	w0, [sp, #76]
  43e908:	bl	40b180 <log_get_max_level_realm@plt>
  43e90c:	mov	w1, w0
  43e910:	ldr	w0, [sp, #68]
  43e914:	and	w0, w0, #0x7
  43e918:	cmp	w1, w0
  43e91c:	b.lt	43e964 <config_parse@plt+0x337b4>  // b.tstop
  43e920:	ldr	w0, [sp, #76]
  43e924:	lsl	w1, w0, #10
  43e928:	ldr	w0, [sp, #68]
  43e92c:	orr	w6, w1, w0
  43e930:	adrp	x0, 455000 <config_parse@plt+0x49e50>
  43e934:	add	x1, x0, #0x183
  43e938:	adrp	x0, 455000 <config_parse@plt+0x49e50>
  43e93c:	add	x5, x0, #0xd68
  43e940:	adrp	x0, 456000 <config_parse@plt+0x4ae50>
  43e944:	add	x4, x0, #0xf30
  43e948:	mov	w3, #0x5aa                 	// #1450
  43e94c:	mov	x2, x1
  43e950:	ldr	w1, [sp, #72]
  43e954:	mov	w0, w6
  43e958:	bl	40a790 <log_internal_realm@plt>
  43e95c:	mov	w19, w0
  43e960:	b	43e978 <config_parse@plt+0x337c8>
  43e964:	ldr	w0, [sp, #72]
  43e968:	cmp	w0, #0x0
  43e96c:	cneg	w0, w0, lt  // lt = tstop
  43e970:	and	w0, w0, #0xff
  43e974:	neg	w19, w0
  43e978:	mov	w20, #0x0                   	// #0
  43e97c:	b	43e984 <config_parse@plt+0x337d4>
  43e980:	mov	w20, #0x2                   	// #2
  43e984:	add	x0, sp, #0x60
  43e988:	bl	4380f0 <config_parse@plt+0x2cf40>
  43e98c:	cmp	w20, #0x0
  43e990:	b.eq	43e9ec <config_parse@plt+0x3383c>  // b.none
  43e994:	cmp	w20, #0x2
  43e998:	ldr	x0, [sp, #128]
  43e99c:	add	x0, x0, #0x1
  43e9a0:	str	x0, [sp, #128]
  43e9a4:	ldr	x0, [sp, #120]
  43e9a8:	bl	43846c <config_parse@plt+0x2d2bc>
  43e9ac:	and	w0, w0, #0xff
  43e9b0:	cmp	w0, #0x0
  43e9b4:	b.eq	43e9e8 <config_parse@plt+0x33838>  // b.none
  43e9b8:	ldr	x20, [sp, #128]
  43e9bc:	ldr	x0, [sp, #120]
  43e9c0:	bl	40aa50 <json_variant_elements@plt>
  43e9c4:	cmp	x20, x0
  43e9c8:	b.cs	43e9e8 <config_parse@plt+0x33838>  // b.hs, b.nlast
  43e9cc:	ldr	x0, [sp, #120]
  43e9d0:	ldr	x1, [sp, #128]
  43e9d4:	bl	4098a0 <json_variant_by_index@plt>
  43e9d8:	str	x0, [sp, #112]
  43e9dc:	mov	w0, #0x1                   	// #1
  43e9e0:	cmp	w0, #0x0
  43e9e4:	b.ne	43e6bc <config_parse@plt+0x3350c>  // b.any
  43e9e8:	mov	w19, #0x0                   	// #0
  43e9ec:	mov	w1, w19
  43e9f0:	adrp	x0, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  43e9f4:	ldr	x0, [x0, #4048]
  43e9f8:	ldr	x2, [sp, #152]
  43e9fc:	ldr	x0, [x0]
  43ea00:	eor	x0, x2, x0
  43ea04:	cmp	x0, #0x0
  43ea08:	b.eq	43ea10 <config_parse@plt+0x33860>  // b.none
  43ea0c:	bl	40a440 <__stack_chk_fail@plt>
  43ea10:	mov	w0, w1
  43ea14:	ldp	x19, x20, [sp, #16]
  43ea18:	ldp	x29, x30, [sp], #160
  43ea1c:	ret
  43ea20:	stp	x29, x30, [sp, #-176]!
  43ea24:	mov	x29, sp
  43ea28:	stp	x19, x20, [sp, #16]
  43ea2c:	str	x0, [sp, #56]
  43ea30:	str	x1, [sp, #48]
  43ea34:	str	w2, [sp, #44]
  43ea38:	str	x3, [sp, #32]
  43ea3c:	adrp	x0, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  43ea40:	ldr	x0, [x0, #4048]
  43ea44:	ldr	x1, [x0]
  43ea48:	str	x1, [sp, #168]
  43ea4c:	mov	x1, #0x0                   	// #0
  43ea50:	ldr	x0, [sp, #32]
  43ea54:	str	x0, [sp, #112]
  43ea58:	ldr	x0, [sp, #112]
  43ea5c:	cmp	x0, #0x0
  43ea60:	cset	w0, eq  // eq = none
  43ea64:	and	w0, w0, #0xff
  43ea68:	and	x0, x0, #0xff
  43ea6c:	cmp	x0, #0x0
  43ea70:	b.eq	43ea9c <config_parse@plt+0x338ec>  // b.none
  43ea74:	adrp	x0, 455000 <config_parse@plt+0x49e50>
  43ea78:	add	x1, x0, #0x183
  43ea7c:	adrp	x0, 456000 <config_parse@plt+0x4ae50>
  43ea80:	add	x4, x0, #0xf58
  43ea84:	mov	w3, #0x5b6                 	// #1462
  43ea88:	mov	x2, x1
  43ea8c:	adrp	x0, 455000 <config_parse@plt+0x49e50>
  43ea90:	add	x1, x0, #0x428
  43ea94:	mov	w0, #0x0                   	// #0
  43ea98:	bl	409d50 <log_assert_failed_realm@plt>
  43ea9c:	adrp	x0, 456000 <config_parse@plt+0x4ae50>
  43eaa0:	add	x1, x0, #0x90
  43eaa4:	ldr	x0, [sp, #56]
  43eaa8:	bl	40aa20 <strcmp@plt>
  43eaac:	cmp	w0, #0x0
  43eab0:	b.eq	43eb08 <config_parse@plt+0x33958>  // b.none
  43eab4:	adrp	x0, 456000 <config_parse@plt+0x4ae50>
  43eab8:	add	x1, x0, #0xa8
  43eabc:	ldr	x0, [sp, #56]
  43eac0:	bl	40aa20 <strcmp@plt>
  43eac4:	cmp	w0, #0x0
  43eac8:	b.eq	43eafc <config_parse@plt+0x3394c>  // b.none
  43eacc:	adrp	x0, 456000 <config_parse@plt+0x4ae50>
  43ead0:	add	x1, x0, #0xc0
  43ead4:	ldr	x0, [sp, #56]
  43ead8:	bl	40aa20 <strcmp@plt>
  43eadc:	cmp	w0, #0x0
  43eae0:	b.ne	43eaf0 <config_parse@plt+0x33940>  // b.any
  43eae4:	adrp	x0, 456000 <config_parse@plt+0x4ae50>
  43eae8:	add	x0, x0, #0xd8
  43eaec:	b	43eb10 <config_parse@plt+0x33960>
  43eaf0:	adrp	x0, 456000 <config_parse@plt+0x4ae50>
  43eaf4:	add	x0, x0, #0xe8
  43eaf8:	b	43eb10 <config_parse@plt+0x33960>
  43eafc:	adrp	x0, 456000 <config_parse@plt+0x4ae50>
  43eb00:	add	x0, x0, #0xf8
  43eb04:	b	43eb10 <config_parse@plt+0x33960>
  43eb08:	adrp	x0, 456000 <config_parse@plt+0x4ae50>
  43eb0c:	add	x0, x0, #0x110
  43eb10:	str	x0, [sp, #120]
  43eb14:	ldr	x0, [sp, #48]
  43eb18:	str	x0, [sp, #136]
  43eb1c:	str	xzr, [sp, #144]
  43eb20:	b	43ede0 <config_parse@plt+0x33c30>
  43eb24:	stp	xzr, xzr, [sp, #152]
  43eb28:	mov	w0, #0xffffffff            	// #-1
  43eb2c:	str	w0, [sp, #152]
  43eb30:	mov	w0, #0xffffffff            	// #-1
  43eb34:	str	w0, [sp, #156]
  43eb38:	str	xzr, [sp, #104]
  43eb3c:	add	x0, sp, #0x98
  43eb40:	mov	x4, x0
  43eb44:	ldr	w3, [sp, #44]
  43eb48:	adrp	x0, 438000 <config_parse@plt+0x2ce50>
  43eb4c:	add	x2, x0, #0x5dc
  43eb50:	adrp	x0, 470000 <__stack_chk_guard@@GLIBC_2.17+0x1c8>
  43eb54:	add	x1, x0, #0x340
  43eb58:	ldr	x0, [sp, #128]
  43eb5c:	bl	40ac30 <json_dispatch@plt>
  43eb60:	str	w0, [sp, #72]
  43eb64:	ldr	w0, [sp, #72]
  43eb68:	cmp	w0, #0x0
  43eb6c:	b.ge	43eb7c <config_parse@plt+0x339cc>  // b.tcont
  43eb70:	ldr	w19, [sp, #72]
  43eb74:	mov	w20, #0x0                   	// #0
  43eb78:	b	43edc4 <config_parse@plt+0x33c14>
  43eb7c:	ldr	x0, [sp, #160]
  43eb80:	cmn	x0, #0x1
  43eb84:	b.ne	43ec10 <config_parse@plt+0x33a60>  // b.any
  43eb88:	ldr	w0, [sp, #44]
  43eb8c:	bl	4384b4 <config_parse@plt+0x2d304>
  43eb90:	str	w0, [sp, #96]
  43eb94:	mov	w0, #0x22                  	// #34
  43eb98:	movk	w0, #0x4000, lsl #16
  43eb9c:	str	w0, [sp, #100]
  43eba0:	mov	w0, #0x0                   	// #0
  43eba4:	bl	40b180 <log_get_max_level_realm@plt>
  43eba8:	mov	w1, w0
  43ebac:	ldr	w0, [sp, #96]
  43ebb0:	and	w0, w0, #0x7
  43ebb4:	cmp	w1, w0
  43ebb8:	b.lt	43ebf4 <config_parse@plt+0x33a44>  // b.tstop
  43ebbc:	adrp	x0, 455000 <config_parse@plt+0x49e50>
  43ebc0:	add	x1, x0, #0x183
  43ebc4:	adrp	x0, 456000 <config_parse@plt+0x4ae50>
  43ebc8:	add	x6, x0, #0x128
  43ebcc:	adrp	x0, 456000 <config_parse@plt+0x4ae50>
  43ebd0:	add	x5, x0, #0xf78
  43ebd4:	mov	w4, #0x5d5                 	// #1493
  43ebd8:	mov	x3, x1
  43ebdc:	ldr	w2, [sp, #100]
  43ebe0:	ldr	w1, [sp, #96]
  43ebe4:	ldr	x0, [sp, #48]
  43ebe8:	bl	40a9d0 <json_log_internal@plt>
  43ebec:	mov	w19, w0
  43ebf0:	b	43ec08 <config_parse@plt+0x33a58>
  43ebf4:	ldr	w0, [sp, #100]
  43ebf8:	cmp	w0, #0x0
  43ebfc:	cneg	w0, w0, lt  // lt = tstop
  43ec00:	and	w0, w0, #0xff
  43ec04:	neg	w19, w0
  43ec08:	mov	w20, #0x0                   	// #0
  43ec0c:	b	43edc4 <config_parse@plt+0x33c14>
  43ec10:	ldr	w0, [sp, #152]
  43ec14:	ldr	w1, [sp, #156]
  43ec18:	bl	40a430 <gnu_dev_makedev@plt>
  43ec1c:	mov	x1, x0
  43ec20:	add	x0, sp, #0x68
  43ec24:	mov	x2, x0
  43ec28:	mov	w0, #0x6000                	// #24576
  43ec2c:	bl	409ab0 <device_path_make_major_minor@plt>
  43ec30:	str	w0, [sp, #72]
  43ec34:	ldr	w0, [sp, #72]
  43ec38:	cmp	w0, #0x0
  43ec3c:	b.ge	43ecc4 <config_parse@plt+0x33b14>  // b.tcont
  43ec40:	ldr	w0, [sp, #44]
  43ec44:	bl	4384b4 <config_parse@plt+0x2d304>
  43ec48:	str	w0, [sp, #88]
  43ec4c:	ldr	w0, [sp, #72]
  43ec50:	str	w0, [sp, #92]
  43ec54:	mov	w0, #0x0                   	// #0
  43ec58:	bl	40b180 <log_get_max_level_realm@plt>
  43ec5c:	mov	w1, w0
  43ec60:	ldr	w0, [sp, #88]
  43ec64:	and	w0, w0, #0x7
  43ec68:	cmp	w1, w0
  43ec6c:	b.lt	43eca8 <config_parse@plt+0x33af8>  // b.tstop
  43ec70:	adrp	x0, 455000 <config_parse@plt+0x49e50>
  43ec74:	add	x1, x0, #0x183
  43ec78:	adrp	x0, 456000 <config_parse@plt+0x4ae50>
  43ec7c:	add	x6, x0, #0x50
  43ec80:	adrp	x0, 456000 <config_parse@plt+0x4ae50>
  43ec84:	add	x5, x0, #0xf78
  43ec88:	mov	w4, #0x5da                 	// #1498
  43ec8c:	mov	x3, x1
  43ec90:	ldr	w2, [sp, #92]
  43ec94:	ldr	w1, [sp, #88]
  43ec98:	ldr	x0, [sp, #48]
  43ec9c:	bl	40a9d0 <json_log_internal@plt>
  43eca0:	mov	w19, w0
  43eca4:	b	43ecbc <config_parse@plt+0x33b0c>
  43eca8:	ldr	w0, [sp, #92]
  43ecac:	cmp	w0, #0x0
  43ecb0:	cneg	w0, w0, lt  // lt = tstop
  43ecb4:	and	w0, w0, #0xff
  43ecb8:	neg	w19, w0
  43ecbc:	mov	w20, #0x0                   	// #0
  43ecc0:	b	43edc4 <config_parse@plt+0x33c14>
  43ecc4:	ldr	x0, [sp, #112]
  43ecc8:	bl	44552c <config_parse@plt+0x3a37c>
  43eccc:	str	w0, [sp, #72]
  43ecd0:	ldr	w0, [sp, #72]
  43ecd4:	cmp	w0, #0x0
  43ecd8:	b.ge	43ece8 <config_parse@plt+0x33b38>  // b.tcont
  43ecdc:	ldr	w19, [sp, #72]
  43ece0:	mov	w20, #0x0                   	// #0
  43ece4:	b	43edc4 <config_parse@plt+0x33c14>
  43ece8:	ldr	x0, [sp, #112]
  43ecec:	ldr	x7, [x0, #488]
  43ecf0:	ldr	x0, [sp, #104]
  43ecf4:	ldr	x1, [sp, #160]
  43ecf8:	mov	x6, x1
  43ecfc:	mov	x5, x0
  43ed00:	mov	w4, #0x1                   	// #1
  43ed04:	adrp	x0, 456000 <config_parse@plt+0x4ae50>
  43ed08:	add	x3, x0, #0x70
  43ed0c:	ldr	x2, [sp, #120]
  43ed10:	adrp	x0, 455000 <config_parse@plt+0x49e50>
  43ed14:	add	x1, x0, #0xee8
  43ed18:	mov	x0, x7
  43ed1c:	bl	409c40 <sd_bus_message_append@plt>
  43ed20:	str	w0, [sp, #72]
  43ed24:	ldr	w0, [sp, #72]
  43ed28:	cmp	w0, #0x0
  43ed2c:	b.ge	43edc0 <config_parse@plt+0x33c10>  // b.tcont
  43ed30:	mov	w0, #0x3                   	// #3
  43ed34:	str	w0, [sp, #76]
  43ed38:	ldr	w0, [sp, #72]
  43ed3c:	str	w0, [sp, #80]
  43ed40:	str	wzr, [sp, #84]
  43ed44:	ldr	w0, [sp, #84]
  43ed48:	bl	40b180 <log_get_max_level_realm@plt>
  43ed4c:	mov	w1, w0
  43ed50:	ldr	w0, [sp, #76]
  43ed54:	and	w0, w0, #0x7
  43ed58:	cmp	w1, w0
  43ed5c:	b.lt	43eda4 <config_parse@plt+0x33bf4>  // b.tstop
  43ed60:	ldr	w0, [sp, #84]
  43ed64:	lsl	w1, w0, #10
  43ed68:	ldr	w0, [sp, #76]
  43ed6c:	orr	w6, w1, w0
  43ed70:	adrp	x0, 455000 <config_parse@plt+0x49e50>
  43ed74:	add	x1, x0, #0x183
  43ed78:	adrp	x0, 455000 <config_parse@plt+0x49e50>
  43ed7c:	add	x5, x0, #0xd68
  43ed80:	adrp	x0, 456000 <config_parse@plt+0x4ae50>
  43ed84:	add	x4, x0, #0xf78
  43ed88:	mov	w3, #0x5e2                 	// #1506
  43ed8c:	mov	x2, x1
  43ed90:	ldr	w1, [sp, #80]
  43ed94:	mov	w0, w6
  43ed98:	bl	40a790 <log_internal_realm@plt>
  43ed9c:	mov	w19, w0
  43eda0:	b	43edb8 <config_parse@plt+0x33c08>
  43eda4:	ldr	w0, [sp, #80]
  43eda8:	cmp	w0, #0x0
  43edac:	cneg	w0, w0, lt  // lt = tstop
  43edb0:	and	w0, w0, #0xff
  43edb4:	neg	w19, w0
  43edb8:	mov	w20, #0x0                   	// #0
  43edbc:	b	43edc4 <config_parse@plt+0x33c14>
  43edc0:	mov	w20, #0x1                   	// #1
  43edc4:	add	x0, sp, #0x68
  43edc8:	bl	4380f0 <config_parse@plt+0x2cf40>
  43edcc:	cmp	w20, #0x1
  43edd0:	b.ne	43ee28 <config_parse@plt+0x33c78>  // b.any
  43edd4:	ldr	x0, [sp, #144]
  43edd8:	add	x0, x0, #0x1
  43eddc:	str	x0, [sp, #144]
  43ede0:	ldr	x0, [sp, #136]
  43ede4:	bl	43846c <config_parse@plt+0x2d2bc>
  43ede8:	and	w0, w0, #0xff
  43edec:	cmp	w0, #0x0
  43edf0:	b.eq	43ee24 <config_parse@plt+0x33c74>  // b.none
  43edf4:	ldr	x20, [sp, #144]
  43edf8:	ldr	x0, [sp, #136]
  43edfc:	bl	40aa50 <json_variant_elements@plt>
  43ee00:	cmp	x20, x0
  43ee04:	b.cs	43ee24 <config_parse@plt+0x33c74>  // b.hs, b.nlast
  43ee08:	ldr	x0, [sp, #136]
  43ee0c:	ldr	x1, [sp, #144]
  43ee10:	bl	4098a0 <json_variant_by_index@plt>
  43ee14:	str	x0, [sp, #128]
  43ee18:	mov	w0, #0x1                   	// #1
  43ee1c:	cmp	w0, #0x0
  43ee20:	b.ne	43eb24 <config_parse@plt+0x33974>  // b.any
  43ee24:	mov	w19, #0x0                   	// #0
  43ee28:	mov	w1, w19
  43ee2c:	adrp	x0, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  43ee30:	ldr	x0, [x0, #4048]
  43ee34:	ldr	x2, [sp, #168]
  43ee38:	ldr	x0, [x0]
  43ee3c:	eor	x0, x2, x0
  43ee40:	cmp	x0, #0x0
  43ee44:	b.eq	43ee4c <config_parse@plt+0x33c9c>  // b.none
  43ee48:	bl	40a440 <__stack_chk_fail@plt>
  43ee4c:	mov	w0, w1
  43ee50:	ldp	x19, x20, [sp, #16]
  43ee54:	ldp	x29, x30, [sp], #176
  43ee58:	ret
  43ee5c:	stp	x29, x30, [sp, #-48]!
  43ee60:	mov	x29, sp
  43ee64:	str	x0, [sp, #40]
  43ee68:	str	x1, [sp, #32]
  43ee6c:	str	w2, [sp, #28]
  43ee70:	str	x3, [sp, #16]
  43ee74:	ldr	x4, [sp, #16]
  43ee78:	ldr	w3, [sp, #28]
  43ee7c:	adrp	x0, 438000 <config_parse@plt+0x2ce50>
  43ee80:	add	x2, x0, #0x5dc
  43ee84:	adrp	x0, 46f000 <config_parse@plt+0x63e50>
  43ee88:	add	x1, x0, #0x628
  43ee8c:	ldr	x0, [sp, #32]
  43ee90:	bl	40ac30 <json_dispatch@plt>
  43ee94:	ldp	x29, x30, [sp], #48
  43ee98:	ret
  43ee9c:	stp	x29, x30, [sp, #-128]!
  43eea0:	mov	x29, sp
  43eea4:	str	x19, [sp, #16]
  43eea8:	str	x0, [sp, #56]
  43eeac:	str	x1, [sp, #48]
  43eeb0:	str	w2, [sp, #44]
  43eeb4:	str	x3, [sp, #32]
  43eeb8:	adrp	x0, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  43eebc:	ldr	x0, [x0, #4048]
  43eec0:	ldr	x1, [x0]
  43eec4:	str	x1, [sp, #120]
  43eec8:	mov	x1, #0x0                   	// #0
  43eecc:	str	xzr, [sp, #96]
  43eed0:	ldr	x0, [sp, #32]
  43eed4:	str	x0, [sp, #112]
  43eed8:	ldr	x0, [sp, #112]
  43eedc:	cmp	x0, #0x0
  43eee0:	cset	w0, eq  // eq = none
  43eee4:	and	w0, w0, #0xff
  43eee8:	and	x0, x0, #0xff
  43eeec:	cmp	x0, #0x0
  43eef0:	b.eq	43ef1c <config_parse@plt+0x33d6c>  // b.none
  43eef4:	adrp	x0, 455000 <config_parse@plt+0x49e50>
  43eef8:	add	x1, x0, #0x183
  43eefc:	adrp	x0, 456000 <config_parse@plt+0x4ae50>
  43ef00:	add	x4, x0, #0xf98
  43ef04:	mov	w3, #0x604                 	// #1540
  43ef08:	mov	x2, x1
  43ef0c:	adrp	x0, 455000 <config_parse@plt+0x49e50>
  43ef10:	add	x1, x0, #0x428
  43ef14:	mov	w0, #0x0                   	// #0
  43ef18:	bl	409d50 <log_assert_failed_realm@plt>
  43ef1c:	add	x0, sp, #0x60
  43ef20:	mov	x4, x0
  43ef24:	ldr	w3, [sp, #44]
  43ef28:	adrp	x0, 438000 <config_parse@plt+0x2ce50>
  43ef2c:	add	x2, x0, #0x5dc
  43ef30:	adrp	x0, 470000 <__stack_chk_guard@@GLIBC_2.17+0x1c8>
  43ef34:	add	x1, x0, #0x3e0
  43ef38:	ldr	x0, [sp, #48]
  43ef3c:	bl	40ac30 <json_dispatch@plt>
  43ef40:	str	w0, [sp, #64]
  43ef44:	ldr	w0, [sp, #64]
  43ef48:	cmp	w0, #0x0
  43ef4c:	b.ge	43ef58 <config_parse@plt+0x33da8>  // b.tcont
  43ef50:	ldr	w19, [sp, #64]
  43ef54:	b	43f1b0 <config_parse@plt+0x34000>
  43ef58:	ldr	x0, [sp, #96]
  43ef5c:	bl	40ace0 <json_variant_is_negative@plt>
  43ef60:	and	w0, w0, #0xff
  43ef64:	cmp	w0, #0x0
  43ef68:	b.eq	43ef78 <config_parse@plt+0x33dc8>  // b.none
  43ef6c:	mov	x0, #0xffffffffffffffff    	// #-1
  43ef70:	str	x0, [sp, #104]
  43ef74:	b	43f0c4 <config_parse@plt+0x33f14>
  43ef78:	ldr	x0, [sp, #96]
  43ef7c:	bl	438448 <config_parse@plt+0x2d298>
  43ef80:	and	w0, w0, #0xff
  43ef84:	eor	w0, w0, #0x1
  43ef88:	and	w0, w0, #0xff
  43ef8c:	cmp	w0, #0x0
  43ef90:	b.eq	43f01c <config_parse@plt+0x33e6c>  // b.none
  43ef94:	ldr	w0, [sp, #44]
  43ef98:	bl	4384b4 <config_parse@plt+0x2d304>
  43ef9c:	str	w0, [sp, #76]
  43efa0:	mov	w0, #0x16                  	// #22
  43efa4:	movk	w0, #0x4000, lsl #16
  43efa8:	str	w0, [sp, #80]
  43efac:	mov	w0, #0x0                   	// #0
  43efb0:	bl	40b180 <log_get_max_level_realm@plt>
  43efb4:	mov	w1, w0
  43efb8:	ldr	w0, [sp, #76]
  43efbc:	and	w0, w0, #0x7
  43efc0:	cmp	w1, w0
  43efc4:	b.lt	43f004 <config_parse@plt+0x33e54>  // b.tstop
  43efc8:	ldr	x7, [sp, #96]
  43efcc:	adrp	x0, 455000 <config_parse@plt+0x49e50>
  43efd0:	add	x1, x0, #0x183
  43efd4:	adrp	x0, 456000 <config_parse@plt+0x4ae50>
  43efd8:	add	x6, x0, #0x150
  43efdc:	adrp	x0, 456000 <config_parse@plt+0x4ae50>
  43efe0:	add	x5, x0, #0xfa8
  43efe4:	mov	w4, #0x60e                 	// #1550
  43efe8:	mov	x3, x1
  43efec:	ldr	w2, [sp, #80]
  43eff0:	ldr	w1, [sp, #76]
  43eff4:	mov	x0, x7
  43eff8:	bl	40a9d0 <json_log_internal@plt>
  43effc:	mov	w19, w0
  43f000:	b	43f1b0 <config_parse@plt+0x34000>
  43f004:	ldr	w0, [sp, #80]
  43f008:	cmp	w0, #0x0
  43f00c:	cneg	w0, w0, lt  // lt = tstop
  43f010:	and	w0, w0, #0xff
  43f014:	neg	w19, w0
  43f018:	b	43f1b0 <config_parse@plt+0x34000>
  43f01c:	ldr	x0, [sp, #96]
  43f020:	bl	409a60 <json_variant_unsigned@plt>
  43f024:	str	x0, [sp, #104]
  43f028:	ldr	x0, [sp, #96]
  43f02c:	bl	409a60 <json_variant_unsigned@plt>
  43f030:	mov	x1, x0
  43f034:	ldr	x0, [sp, #104]
  43f038:	cmp	x0, x1
  43f03c:	b.eq	43f0c4 <config_parse@plt+0x33f14>  // b.none
  43f040:	ldr	w0, [sp, #44]
  43f044:	bl	4384b4 <config_parse@plt+0x2d304>
  43f048:	str	w0, [sp, #68]
  43f04c:	mov	w0, #0x16                  	// #22
  43f050:	movk	w0, #0x4000, lsl #16
  43f054:	str	w0, [sp, #72]
  43f058:	mov	w0, #0x0                   	// #0
  43f05c:	bl	40b180 <log_get_max_level_realm@plt>
  43f060:	mov	w1, w0
  43f064:	ldr	w0, [sp, #68]
  43f068:	and	w0, w0, #0x7
  43f06c:	cmp	w1, w0
  43f070:	b.lt	43f0ac <config_parse@plt+0x33efc>  // b.tstop
  43f074:	adrp	x0, 455000 <config_parse@plt+0x49e50>
  43f078:	add	x1, x0, #0x183
  43f07c:	adrp	x0, 456000 <config_parse@plt+0x4ae50>
  43f080:	add	x6, x0, #0x180
  43f084:	adrp	x0, 456000 <config_parse@plt+0x4ae50>
  43f088:	add	x5, x0, #0xfa8
  43f08c:	mov	w4, #0x614                 	// #1556
  43f090:	mov	x3, x1
  43f094:	ldr	w2, [sp, #72]
  43f098:	ldr	w1, [sp, #68]
  43f09c:	ldr	x0, [sp, #48]
  43f0a0:	bl	40a9d0 <json_log_internal@plt>
  43f0a4:	mov	w19, w0
  43f0a8:	b	43f1b0 <config_parse@plt+0x34000>
  43f0ac:	ldr	w0, [sp, #72]
  43f0b0:	cmp	w0, #0x0
  43f0b4:	cneg	w0, w0, lt  // lt = tstop
  43f0b8:	and	w0, w0, #0xff
  43f0bc:	neg	w19, w0
  43f0c0:	b	43f1b0 <config_parse@plt+0x34000>
  43f0c4:	ldr	x0, [sp, #112]
  43f0c8:	bl	44552c <config_parse@plt+0x3a37c>
  43f0cc:	str	w0, [sp, #64]
  43f0d0:	ldr	w0, [sp, #64]
  43f0d4:	cmp	w0, #0x0
  43f0d8:	b.ge	43f0e4 <config_parse@plt+0x33f34>  // b.tcont
  43f0dc:	ldr	w19, [sp, #64]
  43f0e0:	b	43f1b0 <config_parse@plt+0x34000>
  43f0e4:	ldr	x0, [sp, #112]
  43f0e8:	ldr	x5, [x0, #488]
  43f0ec:	ldr	x4, [sp, #104]
  43f0f0:	adrp	x0, 455000 <config_parse@plt+0x49e50>
  43f0f4:	add	x3, x0, #0xed0
  43f0f8:	adrp	x0, 456000 <config_parse@plt+0x4ae50>
  43f0fc:	add	x2, x0, #0x1a8
  43f100:	adrp	x0, 455000 <config_parse@plt+0x49e50>
  43f104:	add	x1, x0, #0xee8
  43f108:	mov	x0, x5
  43f10c:	bl	409c40 <sd_bus_message_append@plt>
  43f110:	str	w0, [sp, #64]
  43f114:	ldr	w0, [sp, #64]
  43f118:	cmp	w0, #0x0
  43f11c:	b.ge	43f1ac <config_parse@plt+0x33ffc>  // b.tcont
  43f120:	mov	w0, #0x3                   	// #3
  43f124:	str	w0, [sp, #84]
  43f128:	ldr	w0, [sp, #64]
  43f12c:	str	w0, [sp, #88]
  43f130:	str	wzr, [sp, #92]
  43f134:	ldr	w0, [sp, #92]
  43f138:	bl	40b180 <log_get_max_level_realm@plt>
  43f13c:	mov	w1, w0
  43f140:	ldr	w0, [sp, #84]
  43f144:	and	w0, w0, #0x7
  43f148:	cmp	w1, w0
  43f14c:	b.lt	43f194 <config_parse@plt+0x33fe4>  // b.tstop
  43f150:	ldr	w0, [sp, #92]
  43f154:	lsl	w1, w0, #10
  43f158:	ldr	w0, [sp, #84]
  43f15c:	orr	w6, w1, w0
  43f160:	adrp	x0, 455000 <config_parse@plt+0x49e50>
  43f164:	add	x1, x0, #0x183
  43f168:	adrp	x0, 455000 <config_parse@plt+0x49e50>
  43f16c:	add	x5, x0, #0xd68
  43f170:	adrp	x0, 456000 <config_parse@plt+0x4ae50>
  43f174:	add	x4, x0, #0xfa8
  43f178:	mov	w3, #0x61e                 	// #1566
  43f17c:	mov	x2, x1
  43f180:	ldr	w1, [sp, #88]
  43f184:	mov	w0, w6
  43f188:	bl	40a790 <log_internal_realm@plt>
  43f18c:	mov	w19, w0
  43f190:	b	43f1b0 <config_parse@plt+0x34000>
  43f194:	ldr	w0, [sp, #88]
  43f198:	cmp	w0, #0x0
  43f19c:	cneg	w0, w0, lt  // lt = tstop
  43f1a0:	and	w0, w0, #0xff
  43f1a4:	neg	w19, w0
  43f1a8:	b	43f1b0 <config_parse@plt+0x34000>
  43f1ac:	mov	w19, #0x0                   	// #0
  43f1b0:	add	x0, sp, #0x60
  43f1b4:	bl	4383f0 <config_parse@plt+0x2d240>
  43f1b8:	mov	w1, w19
  43f1bc:	adrp	x0, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  43f1c0:	ldr	x0, [x0, #4048]
  43f1c4:	ldr	x2, [sp, #120]
  43f1c8:	ldr	x0, [x0]
  43f1cc:	eor	x0, x2, x0
  43f1d0:	cmp	x0, #0x0
  43f1d4:	b.eq	43f1dc <config_parse@plt+0x3402c>  // b.none
  43f1d8:	bl	40a440 <__stack_chk_fail@plt>
  43f1dc:	mov	w0, w1
  43f1e0:	ldr	x19, [sp, #16]
  43f1e4:	ldp	x29, x30, [sp], #128
  43f1e8:	ret
  43f1ec:	stp	x29, x30, [sp, #-48]!
  43f1f0:	mov	x29, sp
  43f1f4:	str	x0, [sp, #40]
  43f1f8:	str	x1, [sp, #32]
  43f1fc:	str	w2, [sp, #28]
  43f200:	str	x3, [sp, #16]
  43f204:	ldr	x4, [sp, #16]
  43f208:	ldr	w3, [sp, #28]
  43f20c:	adrp	x0, 438000 <config_parse@plt+0x2ce50>
  43f210:	add	x2, x0, #0x5dc
  43f214:	adrp	x0, 46f000 <config_parse@plt+0x63e50>
  43f218:	add	x1, x0, #0x768
  43f21c:	ldr	x0, [sp, #32]
  43f220:	bl	40ac30 <json_dispatch@plt>
  43f224:	ldp	x29, x30, [sp], #48
  43f228:	ret
  43f22c:	stp	x29, x30, [sp, #-48]!
  43f230:	mov	x29, sp
  43f234:	str	x0, [sp, #24]
  43f238:	mov	w0, #0x1                   	// #1
  43f23c:	strb	w0, [sp, #47]
  43f240:	ldr	x0, [sp, #24]
  43f244:	bl	438238 <config_parse@plt+0x2d088>
  43f248:	and	w0, w0, #0xff
  43f24c:	cmp	w0, #0x0
  43f250:	b.eq	43f2dc <config_parse@plt+0x3412c>  // b.none
  43f254:	mov	w0, #0x0                   	// #0
  43f258:	b	43f304 <config_parse@plt+0x34154>
  43f25c:	ldr	x0, [sp, #24]
  43f260:	ldrb	w0, [x0]
  43f264:	cmp	w0, #0x20
  43f268:	b.ls	43f27c <config_parse@plt+0x340cc>  // b.plast
  43f26c:	ldr	x0, [sp, #24]
  43f270:	ldrb	w0, [x0]
  43f274:	cmp	w0, #0x7e
  43f278:	b.ls	43f284 <config_parse@plt+0x340d4>  // b.plast
  43f27c:	mov	w0, #0x0                   	// #0
  43f280:	b	43f304 <config_parse@plt+0x34154>
  43f284:	ldr	x0, [sp, #24]
  43f288:	ldrb	w0, [x0]
  43f28c:	cmp	w0, #0x2f
  43f290:	b.ne	43f29c <config_parse@plt+0x340ec>  // b.any
  43f294:	mov	w0, #0x0                   	// #0
  43f298:	b	43f304 <config_parse@plt+0x34154>
  43f29c:	ldr	x0, [sp, #24]
  43f2a0:	ldrb	w0, [x0]
  43f2a4:	cmp	w0, #0x2e
  43f2a8:	b.ne	43f2cc <config_parse@plt+0x3411c>  // b.any
  43f2ac:	ldrb	w0, [sp, #47]
  43f2b0:	cmp	w0, #0x0
  43f2b4:	b.eq	43f2c0 <config_parse@plt+0x34110>  // b.none
  43f2b8:	mov	w0, #0x0                   	// #0
  43f2bc:	b	43f304 <config_parse@plt+0x34154>
  43f2c0:	mov	w0, #0x1                   	// #1
  43f2c4:	strb	w0, [sp, #47]
  43f2c8:	b	43f2d0 <config_parse@plt+0x34120>
  43f2cc:	strb	wzr, [sp, #47]
  43f2d0:	ldr	x0, [sp, #24]
  43f2d4:	add	x0, x0, #0x1
  43f2d8:	str	x0, [sp, #24]
  43f2dc:	ldr	x0, [sp, #24]
  43f2e0:	ldrb	w0, [x0]
  43f2e4:	cmp	w0, #0x0
  43f2e8:	b.ne	43f25c <config_parse@plt+0x340ac>  // b.any
  43f2ec:	ldrb	w0, [sp, #47]
  43f2f0:	cmp	w0, #0x0
  43f2f4:	b.eq	43f300 <config_parse@plt+0x34150>  // b.none
  43f2f8:	mov	w0, #0x0                   	// #0
  43f2fc:	b	43f304 <config_parse@plt+0x34154>
  43f300:	mov	w0, #0x1                   	// #1
  43f304:	ldp	x29, x30, [sp], #48
  43f308:	ret
  43f30c:	stp	x29, x30, [sp, #-176]!
  43f310:	mov	x29, sp
  43f314:	str	x19, [sp, #16]
  43f318:	str	x0, [sp, #56]
  43f31c:	str	x1, [sp, #48]
  43f320:	str	w2, [sp, #44]
  43f324:	str	x3, [sp, #32]
  43f328:	adrp	x0, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  43f32c:	ldr	x0, [x0, #4048]
  43f330:	ldr	x1, [x0]
  43f334:	str	x1, [sp, #168]
  43f338:	mov	x1, #0x0                   	// #0
  43f33c:	ldr	x0, [sp, #32]
  43f340:	str	x0, [sp, #96]
  43f344:	ldr	x0, [sp, #96]
  43f348:	cmp	x0, #0x0
  43f34c:	cset	w0, eq  // eq = none
  43f350:	and	w0, w0, #0xff
  43f354:	and	x0, x0, #0xff
  43f358:	cmp	x0, #0x0
  43f35c:	b.eq	43f388 <config_parse@plt+0x341d8>  // b.none
  43f360:	adrp	x0, 455000 <config_parse@plt+0x49e50>
  43f364:	add	x1, x0, #0x183
  43f368:	adrp	x0, 456000 <config_parse@plt+0x4ae50>
  43f36c:	add	x4, x0, #0xfb8
  43f370:	mov	w3, #0x659                 	// #1625
  43f374:	mov	x2, x1
  43f378:	adrp	x0, 455000 <config_parse@plt+0x49e50>
  43f37c:	add	x1, x0, #0x428
  43f380:	mov	w0, #0x0                   	// #0
  43f384:	bl	409d50 <log_assert_failed_realm@plt>
  43f388:	ldr	x0, [sp, #48]
  43f38c:	str	x0, [sp, #128]
  43f390:	str	xzr, [sp, #136]
  43f394:	b	43f588 <config_parse@plt+0x343d8>
  43f398:	ldr	x0, [sp, #112]
  43f39c:	bl	438424 <config_parse@plt+0x2d274>
  43f3a0:	and	w0, w0, #0xff
  43f3a4:	eor	w0, w0, #0x1
  43f3a8:	and	w0, w0, #0xff
  43f3ac:	cmp	w0, #0x0
  43f3b0:	b.eq	43f434 <config_parse@plt+0x34284>  // b.none
  43f3b4:	ldr	w0, [sp, #44]
  43f3b8:	bl	4384b4 <config_parse@plt+0x2d304>
  43f3bc:	str	w0, [sp, #88]
  43f3c0:	mov	w0, #0x16                  	// #22
  43f3c4:	movk	w0, #0x4000, lsl #16
  43f3c8:	str	w0, [sp, #92]
  43f3cc:	mov	w0, #0x0                   	// #0
  43f3d0:	bl	40b180 <log_get_max_level_realm@plt>
  43f3d4:	mov	w1, w0
  43f3d8:	ldr	w0, [sp, #88]
  43f3dc:	and	w0, w0, #0x7
  43f3e0:	cmp	w1, w0
  43f3e4:	b.lt	43f41c <config_parse@plt+0x3426c>  // b.tstop
  43f3e8:	adrp	x0, 455000 <config_parse@plt+0x49e50>
  43f3ec:	add	x1, x0, #0x183
  43f3f0:	adrp	x0, 456000 <config_parse@plt+0x4ae50>
  43f3f4:	add	x6, x0, #0x1b8
  43f3f8:	adrp	x0, 456000 <config_parse@plt+0x4ae50>
  43f3fc:	add	x5, x0, #0xfc8
  43f400:	mov	w4, #0x65f                 	// #1631
  43f404:	mov	x3, x1
  43f408:	ldr	w2, [sp, #92]
  43f40c:	ldr	w1, [sp, #88]
  43f410:	ldr	x0, [sp, #48]
  43f414:	bl	40a9d0 <json_log_internal@plt>
  43f418:	b	43f5f0 <config_parse@plt+0x34440>
  43f41c:	ldr	w0, [sp, #92]
  43f420:	cmp	w0, #0x0
  43f424:	cneg	w0, w0, lt  // lt = tstop
  43f428:	and	w0, w0, #0xff
  43f42c:	neg	w0, w0
  43f430:	b	43f5f0 <config_parse@plt+0x34440>
  43f434:	ldr	x0, [sp, #112]
  43f438:	bl	409820 <json_variant_string@plt>
  43f43c:	str	x0, [sp, #120]
  43f440:	ldr	x0, [sp, #120]
  43f444:	cmp	x0, #0x0
  43f448:	cset	w0, eq  // eq = none
  43f44c:	and	w0, w0, #0xff
  43f450:	and	x0, x0, #0xff
  43f454:	cmp	x0, #0x0
  43f458:	b.eq	43f484 <config_parse@plt+0x342d4>  // b.none
  43f45c:	adrp	x0, 455000 <config_parse@plt+0x49e50>
  43f460:	add	x1, x0, #0x183
  43f464:	adrp	x0, 456000 <config_parse@plt+0x4ae50>
  43f468:	add	x4, x0, #0xfb8
  43f46c:	mov	w3, #0x662                 	// #1634
  43f470:	mov	x2, x1
  43f474:	adrp	x0, 456000 <config_parse@plt+0x4ae50>
  43f478:	add	x1, x0, #0x1e8
  43f47c:	mov	w0, #0x0                   	// #0
  43f480:	bl	409d50 <log_assert_failed_realm@plt>
  43f484:	ldr	x0, [sp, #104]
  43f488:	bl	43f22c <config_parse@plt+0x3407c>
  43f48c:	and	w0, w0, #0xff
  43f490:	cmp	w0, #0x0
  43f494:	b.eq	43f51c <config_parse@plt+0x3436c>  // b.none
  43f498:	ldr	w0, [sp, #44]
  43f49c:	bl	4384b4 <config_parse@plt+0x2d304>
  43f4a0:	str	w0, [sp, #80]
  43f4a4:	mov	w0, #0x16                  	// #22
  43f4a8:	movk	w0, #0x4000, lsl #16
  43f4ac:	str	w0, [sp, #84]
  43f4b0:	mov	w0, #0x0                   	// #0
  43f4b4:	bl	40b180 <log_get_max_level_realm@plt>
  43f4b8:	mov	w1, w0
  43f4bc:	ldr	w0, [sp, #80]
  43f4c0:	and	w0, w0, #0x7
  43f4c4:	cmp	w1, w0
  43f4c8:	b.lt	43f504 <config_parse@plt+0x34354>  // b.tstop
  43f4cc:	adrp	x0, 455000 <config_parse@plt+0x49e50>
  43f4d0:	add	x1, x0, #0x183
  43f4d4:	ldr	x7, [sp, #104]
  43f4d8:	adrp	x0, 456000 <config_parse@plt+0x4ae50>
  43f4dc:	add	x6, x0, #0x208
  43f4e0:	adrp	x0, 456000 <config_parse@plt+0x4ae50>
  43f4e4:	add	x5, x0, #0xfc8
  43f4e8:	mov	w4, #0x665                 	// #1637
  43f4ec:	mov	x3, x1
  43f4f0:	ldr	w2, [sp, #84]
  43f4f4:	ldr	w1, [sp, #80]
  43f4f8:	ldr	x0, [sp, #48]
  43f4fc:	bl	40a9d0 <json_log_internal@plt>
  43f500:	b	43f5f0 <config_parse@plt+0x34440>
  43f504:	ldr	w0, [sp, #84]
  43f508:	cmp	w0, #0x0
  43f50c:	cneg	w0, w0, lt  // lt = tstop
  43f510:	and	w0, w0, #0xff
  43f514:	neg	w0, w0
  43f518:	b	43f5f0 <config_parse@plt+0x34440>
  43f51c:	ldr	x0, [sp, #96]
  43f520:	add	x3, x0, #0x268
  43f524:	ldr	x0, [sp, #104]
  43f528:	str	x0, [sp, #144]
  43f52c:	ldr	x0, [sp, #120]
  43f530:	str	x0, [sp, #152]
  43f534:	str	xzr, [sp, #160]
  43f538:	add	x0, sp, #0x90
  43f53c:	mov	w2, #0x0                   	// #0
  43f540:	mov	x1, x0
  43f544:	mov	x0, x3
  43f548:	bl	409830 <strv_extend_strv@plt>
  43f54c:	str	w0, [sp, #76]
  43f550:	ldr	w0, [sp, #76]
  43f554:	cmp	w0, #0x0
  43f558:	b.ge	43f57c <config_parse@plt+0x343cc>  // b.tcont
  43f55c:	adrp	x0, 455000 <config_parse@plt+0x49e50>
  43f560:	add	x1, x0, #0x183
  43f564:	adrp	x0, 456000 <config_parse@plt+0x4ae50>
  43f568:	add	x3, x0, #0xfc8
  43f56c:	mov	w2, #0x66a                 	// #1642
  43f570:	mov	w0, #0x0                   	// #0
  43f574:	bl	40b0b0 <log_oom_internal@plt>
  43f578:	b	43f5f0 <config_parse@plt+0x34440>
  43f57c:	ldr	x0, [sp, #136]
  43f580:	add	x0, x0, #0x2
  43f584:	str	x0, [sp, #136]
  43f588:	ldr	x0, [sp, #128]
  43f58c:	bl	438490 <config_parse@plt+0x2d2e0>
  43f590:	and	w0, w0, #0xff
  43f594:	cmp	w0, #0x0
  43f598:	b.eq	43f5ec <config_parse@plt+0x3443c>  // b.none
  43f59c:	ldr	x19, [sp, #136]
  43f5a0:	ldr	x0, [sp, #128]
  43f5a4:	bl	40aa50 <json_variant_elements@plt>
  43f5a8:	cmp	x19, x0
  43f5ac:	b.cs	43f5ec <config_parse@plt+0x3443c>  // b.hs, b.nlast
  43f5b0:	ldr	x0, [sp, #128]
  43f5b4:	ldr	x1, [sp, #136]
  43f5b8:	bl	4098a0 <json_variant_by_index@plt>
  43f5bc:	bl	409820 <json_variant_string@plt>
  43f5c0:	str	x0, [sp, #104]
  43f5c4:	ldr	x2, [sp, #128]
  43f5c8:	ldr	x0, [sp, #136]
  43f5cc:	add	x0, x0, #0x1
  43f5d0:	mov	x1, x0
  43f5d4:	mov	x0, x2
  43f5d8:	bl	4098a0 <json_variant_by_index@plt>
  43f5dc:	str	x0, [sp, #112]
  43f5e0:	mov	w0, #0x1                   	// #1
  43f5e4:	cmp	w0, #0x0
  43f5e8:	b.ne	43f398 <config_parse@plt+0x341e8>  // b.any
  43f5ec:	mov	w0, #0x0                   	// #0
  43f5f0:	mov	w1, w0
  43f5f4:	adrp	x0, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  43f5f8:	ldr	x0, [x0, #4048]
  43f5fc:	ldr	x2, [sp, #168]
  43f600:	ldr	x0, [x0]
  43f604:	eor	x0, x2, x0
  43f608:	cmp	x0, #0x0
  43f60c:	b.eq	43f614 <config_parse@plt+0x34464>  // b.none
  43f610:	bl	40a440 <__stack_chk_fail@plt>
  43f614:	mov	w0, w1
  43f618:	ldr	x19, [sp, #16]
  43f61c:	ldp	x29, x30, [sp], #176
  43f620:	ret
  43f624:	stp	x29, x30, [sp, #-64]!
  43f628:	mov	x29, sp
  43f62c:	str	x0, [sp, #40]
  43f630:	str	x1, [sp, #32]
  43f634:	str	w2, [sp, #28]
  43f638:	str	x3, [sp, #16]
  43f63c:	ldr	w0, [sp, #28]
  43f640:	bl	4384b4 <config_parse@plt+0x2d304>
  43f644:	str	w0, [sp, #56]
  43f648:	mov	w0, #0x5f                  	// #95
  43f64c:	movk	w0, #0x4000, lsl #16
  43f650:	str	w0, [sp, #60]
  43f654:	mov	w0, #0x0                   	// #0
  43f658:	bl	40b180 <log_get_max_level_realm@plt>
  43f65c:	mov	w1, w0
  43f660:	ldr	w0, [sp, #56]
  43f664:	and	w0, w0, #0x7
  43f668:	cmp	w1, w0
  43f66c:	b.lt	43f6a4 <config_parse@plt+0x344f4>  // b.tstop
  43f670:	adrp	x0, 455000 <config_parse@plt+0x49e50>
  43f674:	add	x1, x0, #0x183
  43f678:	adrp	x0, 456000 <config_parse@plt+0x4ae50>
  43f67c:	add	x6, x0, #0x230
  43f680:	adrp	x0, 456000 <config_parse@plt+0x4ae50>
  43f684:	add	x5, x0, #0xfd8
  43f688:	mov	w4, #0x7ae                 	// #1966
  43f68c:	mov	x3, x1
  43f690:	ldr	w2, [sp, #60]
  43f694:	ldr	w1, [sp, #56]
  43f698:	ldr	x0, [sp, #32]
  43f69c:	bl	40a9d0 <json_log_internal@plt>
  43f6a0:	b	43f6b8 <config_parse@plt+0x34508>
  43f6a4:	ldr	w0, [sp, #60]
  43f6a8:	cmp	w0, #0x0
  43f6ac:	cneg	w0, w0, lt  // lt = tstop
  43f6b0:	and	w0, w0, #0xff
  43f6b4:	neg	w0, w0
  43f6b8:	ldp	x29, x30, [sp], #64
  43f6bc:	ret
  43f6c0:	stp	x29, x30, [sp, #-64]!
  43f6c4:	mov	x29, sp
  43f6c8:	str	x0, [sp, #40]
  43f6cc:	str	x1, [sp, #32]
  43f6d0:	str	w2, [sp, #28]
  43f6d4:	str	x3, [sp, #16]
  43f6d8:	ldr	x0, [sp, #32]
  43f6dc:	bl	409820 <json_variant_string@plt>
  43f6e0:	str	x0, [sp, #56]
  43f6e4:	adrp	x0, 456000 <config_parse@plt+0x4ae50>
  43f6e8:	add	x1, x0, #0x270
  43f6ec:	ldr	x0, [sp, #56]
  43f6f0:	bl	40aa20 <strcmp@plt>
  43f6f4:	cmp	w0, #0x0
  43f6f8:	b.ne	43f704 <config_parse@plt+0x34554>  // b.any
  43f6fc:	mov	w0, #0x0                   	// #0
  43f700:	b	43f778 <config_parse@plt+0x345c8>
  43f704:	ldr	w0, [sp, #28]
  43f708:	orr	w0, w0, #0x8
  43f70c:	bl	4384b4 <config_parse@plt+0x2d304>
  43f710:	str	w0, [sp, #48]
  43f714:	str	wzr, [sp, #52]
  43f718:	mov	w0, #0x0                   	// #0
  43f71c:	bl	40b180 <log_get_max_level_realm@plt>
  43f720:	mov	w1, w0
  43f724:	ldr	w0, [sp, #48]
  43f728:	and	w0, w0, #0x7
  43f72c:	cmp	w1, w0
  43f730:	b.lt	43f76c <config_parse@plt+0x345bc>  // b.tstop
  43f734:	adrp	x0, 455000 <config_parse@plt+0x49e50>
  43f738:	add	x1, x0, #0x183
  43f73c:	ldr	x7, [sp, #56]
  43f740:	adrp	x0, 456000 <config_parse@plt+0x4ae50>
  43f744:	add	x6, x0, #0x278
  43f748:	adrp	x0, 456000 <config_parse@plt+0x4ae50>
  43f74c:	add	x5, x0, #0xfe8
  43f750:	mov	w4, #0x7ba                 	// #1978
  43f754:	mov	x3, x1
  43f758:	ldr	w2, [sp, #52]
  43f75c:	ldr	w1, [sp, #48]
  43f760:	ldr	x0, [sp, #32]
  43f764:	bl	40a9d0 <json_log_internal@plt>
  43f768:	b	43f774 <config_parse@plt+0x345c4>
  43f76c:	ldr	w0, [sp, #52]
  43f770:	cmp	w0, #0x0
  43f774:	mov	w0, #0x0                   	// #0
  43f778:	ldp	x29, x30, [sp], #64
  43f77c:	ret
  43f780:	stp	x29, x30, [sp, #-160]!
  43f784:	mov	x29, sp
  43f788:	stp	x19, x20, [sp, #16]
  43f78c:	str	x0, [sp, #56]
  43f790:	str	x1, [sp, #48]
  43f794:	str	w2, [sp, #44]
  43f798:	str	x3, [sp, #32]
  43f79c:	adrp	x0, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  43f7a0:	ldr	x0, [x0, #4048]
  43f7a4:	ldr	x1, [x0]
  43f7a8:	str	x1, [sp, #152]
  43f7ac:	mov	x1, #0x0                   	// #0
  43f7b0:	ldr	x0, [sp, #32]
  43f7b4:	str	x0, [sp, #96]
  43f7b8:	ldr	x0, [sp, #96]
  43f7bc:	cmp	x0, #0x0
  43f7c0:	cset	w0, eq  // eq = none
  43f7c4:	and	w0, w0, #0xff
  43f7c8:	and	x0, x0, #0xff
  43f7cc:	cmp	x0, #0x0
  43f7d0:	b.eq	43f7fc <config_parse@plt+0x3464c>  // b.none
  43f7d4:	adrp	x0, 455000 <config_parse@plt+0x49e50>
  43f7d8:	add	x1, x0, #0x183
  43f7dc:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  43f7e0:	add	x4, x0, #0x0
  43f7e4:	mov	w3, #0x7c2                 	// #1986
  43f7e8:	mov	x2, x1
  43f7ec:	adrp	x0, 455000 <config_parse@plt+0x49e50>
  43f7f0:	add	x1, x0, #0x428
  43f7f4:	mov	w0, #0x0                   	// #0
  43f7f8:	bl	409d50 <log_assert_failed_realm@plt>
  43f7fc:	ldr	x0, [sp, #48]
  43f800:	str	x0, [sp, #136]
  43f804:	str	xzr, [sp, #144]
  43f808:	b	43faa8 <config_parse@plt+0x348f8>
  43f80c:	str	xzr, [sp, #88]
  43f810:	ldr	x0, [sp, #104]
  43f814:	bl	438424 <config_parse@plt+0x2d274>
  43f818:	and	w0, w0, #0xff
  43f81c:	eor	w0, w0, #0x1
  43f820:	and	w0, w0, #0xff
  43f824:	cmp	w0, #0x0
  43f828:	b.eq	43f8b4 <config_parse@plt+0x34704>  // b.none
  43f82c:	ldr	w0, [sp, #44]
  43f830:	bl	4384b4 <config_parse@plt+0x2d304>
  43f834:	str	w0, [sp, #80]
  43f838:	mov	w0, #0x16                  	// #22
  43f83c:	movk	w0, #0x4000, lsl #16
  43f840:	str	w0, [sp, #84]
  43f844:	mov	w0, #0x0                   	// #0
  43f848:	bl	40b180 <log_get_max_level_realm@plt>
  43f84c:	mov	w1, w0
  43f850:	ldr	w0, [sp, #80]
  43f854:	and	w0, w0, #0x7
  43f858:	cmp	w1, w0
  43f85c:	b.lt	43f898 <config_parse@plt+0x346e8>  // b.tstop
  43f860:	adrp	x0, 455000 <config_parse@plt+0x49e50>
  43f864:	add	x1, x0, #0x183
  43f868:	adrp	x0, 456000 <config_parse@plt+0x4ae50>
  43f86c:	add	x6, x0, #0x2a8
  43f870:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  43f874:	add	x5, x0, #0x18
  43f878:	mov	w4, #0x7ca                 	// #1994
  43f87c:	mov	x3, x1
  43f880:	ldr	w2, [sp, #84]
  43f884:	ldr	w1, [sp, #80]
  43f888:	ldr	x0, [sp, #48]
  43f88c:	bl	40a9d0 <json_log_internal@plt>
  43f890:	mov	w19, w0
  43f894:	b	43f8ac <config_parse@plt+0x346fc>
  43f898:	ldr	w0, [sp, #84]
  43f89c:	cmp	w0, #0x0
  43f8a0:	cneg	w0, w0, lt  // lt = tstop
  43f8a4:	and	w0, w0, #0xff
  43f8a8:	neg	w19, w0
  43f8ac:	mov	w20, #0x0                   	// #0
  43f8b0:	b	43fa88 <config_parse@plt+0x348d8>
  43f8b4:	ldr	x0, [sp, #104]
  43f8b8:	bl	409820 <json_variant_string@plt>
  43f8bc:	str	x0, [sp, #112]
  43f8c0:	ldr	x0, [sp, #112]
  43f8c4:	cmp	x0, #0x0
  43f8c8:	cset	w0, eq  // eq = none
  43f8cc:	and	w0, w0, #0xff
  43f8d0:	and	x0, x0, #0xff
  43f8d4:	cmp	x0, #0x0
  43f8d8:	b.eq	43f904 <config_parse@plt+0x34754>  // b.none
  43f8dc:	adrp	x0, 455000 <config_parse@plt+0x49e50>
  43f8e0:	add	x1, x0, #0x183
  43f8e4:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  43f8e8:	add	x4, x0, #0x0
  43f8ec:	mov	w3, #0x7cd                 	// #1997
  43f8f0:	mov	x2, x1
  43f8f4:	adrp	x0, 456000 <config_parse@plt+0x4ae50>
  43f8f8:	add	x1, x0, #0x2c8
  43f8fc:	mov	w0, #0x0                   	// #0
  43f900:	bl	409d50 <log_assert_failed_realm@plt>
  43f904:	ldr	x0, [sp, #112]
  43f908:	bl	409f40 <path_is_absolute@plt>
  43f90c:	and	w0, w0, #0xff
  43f910:	eor	w0, w0, #0x1
  43f914:	and	w0, w0, #0xff
  43f918:	cmp	w0, #0x0
  43f91c:	b.eq	43f9ac <config_parse@plt+0x347fc>  // b.none
  43f920:	ldr	w0, [sp, #44]
  43f924:	bl	4384b4 <config_parse@plt+0x2d304>
  43f928:	str	w0, [sp, #72]
  43f92c:	mov	w0, #0x16                  	// #22
  43f930:	movk	w0, #0x4000, lsl #16
  43f934:	str	w0, [sp, #76]
  43f938:	mov	w0, #0x0                   	// #0
  43f93c:	bl	40b180 <log_get_max_level_realm@plt>
  43f940:	mov	w1, w0
  43f944:	ldr	w0, [sp, #72]
  43f948:	and	w0, w0, #0x7
  43f94c:	cmp	w1, w0
  43f950:	b.lt	43f990 <config_parse@plt+0x347e0>  // b.tstop
  43f954:	adrp	x0, 455000 <config_parse@plt+0x49e50>
  43f958:	add	x1, x0, #0x183
  43f95c:	ldr	x7, [sp, #112]
  43f960:	adrp	x0, 456000 <config_parse@plt+0x4ae50>
  43f964:	add	x6, x0, #0x2e8
  43f968:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  43f96c:	add	x5, x0, #0x18
  43f970:	mov	w4, #0x7d0                 	// #2000
  43f974:	mov	x3, x1
  43f978:	ldr	w2, [sp, #76]
  43f97c:	ldr	w1, [sp, #72]
  43f980:	ldr	x0, [sp, #48]
  43f984:	bl	40a9d0 <json_log_internal@plt>
  43f988:	mov	w19, w0
  43f98c:	b	43f9a4 <config_parse@plt+0x347f4>
  43f990:	ldr	w0, [sp, #76]
  43f994:	cmp	w0, #0x0
  43f998:	cneg	w0, w0, lt  // lt = tstop
  43f99c:	and	w0, w0, #0xff
  43f9a0:	neg	w19, w0
  43f9a4:	mov	w20, #0x0                   	// #0
  43f9a8:	b	43fa88 <config_parse@plt+0x348d8>
  43f9ac:	ldr	x0, [sp, #112]
  43f9b0:	bl	43a31c <config_parse@plt+0x2f16c>
  43f9b4:	and	w0, w0, #0xff
  43f9b8:	cmp	w0, #0x0
  43f9bc:	b.eq	43f9c8 <config_parse@plt+0x34818>  // b.none
  43f9c0:	mov	w20, #0x1                   	// #1
  43f9c4:	b	43fa88 <config_parse@plt+0x348d8>
  43f9c8:	ldr	x0, [sp, #112]
  43f9cc:	bl	40ab10 <strdup@plt>
  43f9d0:	str	x0, [sp, #88]
  43f9d4:	ldr	x0, [sp, #88]
  43f9d8:	cmp	x0, #0x0
  43f9dc:	b.ne	43fa08 <config_parse@plt+0x34858>  // b.any
  43f9e0:	adrp	x0, 455000 <config_parse@plt+0x49e50>
  43f9e4:	add	x1, x0, #0x183
  43f9e8:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  43f9ec:	add	x3, x0, #0x18
  43f9f0:	mov	w2, #0x7d8                 	// #2008
  43f9f4:	mov	w0, #0x0                   	// #0
  43f9f8:	bl	40b0b0 <log_oom_internal@plt>
  43f9fc:	mov	w19, w0
  43fa00:	mov	w20, #0x0                   	// #0
  43fa04:	b	43fa88 <config_parse@plt+0x348d8>
  43fa08:	ldr	x0, [sp, #96]
  43fa0c:	add	x3, x0, #0x148
  43fa10:	ldr	x0, [sp, #96]
  43fa14:	add	x0, x0, #0x150
  43fa18:	mov	w2, #0x3                   	// #3
  43fa1c:	mov	x1, x0
  43fa20:	mov	x0, x3
  43fa24:	bl	42d680 <config_parse@plt+0x224d0>
  43fa28:	str	x0, [sp, #120]
  43fa2c:	ldr	x0, [sp, #120]
  43fa30:	cmp	x0, #0x0
  43fa34:	b.ne	43fa60 <config_parse@plt+0x348b0>  // b.any
  43fa38:	adrp	x0, 455000 <config_parse@plt+0x49e50>
  43fa3c:	add	x1, x0, #0x183
  43fa40:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  43fa44:	add	x3, x0, #0x18
  43fa48:	mov	w2, #0x7dc                 	// #2012
  43fa4c:	mov	w0, #0x0                   	// #0
  43fa50:	bl	40b0b0 <log_oom_internal@plt>
  43fa54:	mov	w19, w0
  43fa58:	mov	w20, #0x0                   	// #0
  43fa5c:	b	43fa88 <config_parse@plt+0x348d8>
  43fa60:	ldr	x0, [sp, #88]
  43fa64:	str	x0, [sp, #128]
  43fa68:	str	xzr, [sp, #88]
  43fa6c:	ldr	x1, [sp, #128]
  43fa70:	ldr	x0, [sp, #120]
  43fa74:	str	x1, [x0, #16]
  43fa78:	ldr	x0, [sp, #120]
  43fa7c:	mov	w1, #0x1                   	// #1
  43fa80:	strb	w1, [x0, #64]
  43fa84:	mov	w20, #0x2                   	// #2
  43fa88:	add	x0, sp, #0x58
  43fa8c:	bl	4380f0 <config_parse@plt+0x2cf40>
  43fa90:	cmp	w20, #0x0
  43fa94:	b.eq	43faf0 <config_parse@plt+0x34940>  // b.none
  43fa98:	cmp	w20, #0x2
  43fa9c:	ldr	x0, [sp, #144]
  43faa0:	add	x0, x0, #0x1
  43faa4:	str	x0, [sp, #144]
  43faa8:	ldr	x0, [sp, #136]
  43faac:	bl	43846c <config_parse@plt+0x2d2bc>
  43fab0:	and	w0, w0, #0xff
  43fab4:	cmp	w0, #0x0
  43fab8:	b.eq	43faec <config_parse@plt+0x3493c>  // b.none
  43fabc:	ldr	x20, [sp, #144]
  43fac0:	ldr	x0, [sp, #136]
  43fac4:	bl	40aa50 <json_variant_elements@plt>
  43fac8:	cmp	x20, x0
  43facc:	b.cs	43faec <config_parse@plt+0x3493c>  // b.hs, b.nlast
  43fad0:	ldr	x0, [sp, #136]
  43fad4:	ldr	x1, [sp, #144]
  43fad8:	bl	4098a0 <json_variant_by_index@plt>
  43fadc:	str	x0, [sp, #104]
  43fae0:	mov	w0, #0x1                   	// #1
  43fae4:	cmp	w0, #0x0
  43fae8:	b.ne	43f80c <config_parse@plt+0x3465c>  // b.any
  43faec:	mov	w19, #0x0                   	// #0
  43faf0:	mov	w1, w19
  43faf4:	adrp	x0, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  43faf8:	ldr	x0, [x0, #4048]
  43fafc:	ldr	x2, [sp, #152]
  43fb00:	ldr	x0, [x0]
  43fb04:	eor	x0, x2, x0
  43fb08:	cmp	x0, #0x0
  43fb0c:	b.eq	43fb14 <config_parse@plt+0x34964>  // b.none
  43fb10:	bl	40a440 <__stack_chk_fail@plt>
  43fb14:	mov	w0, w1
  43fb18:	ldp	x19, x20, [sp, #16]
  43fb1c:	ldp	x29, x30, [sp], #160
  43fb20:	ret
  43fb24:	stp	x29, x30, [sp, #-176]!
  43fb28:	mov	x29, sp
  43fb2c:	stp	x19, x20, [sp, #16]
  43fb30:	str	x0, [sp, #56]
  43fb34:	str	x1, [sp, #48]
  43fb38:	str	w2, [sp, #44]
  43fb3c:	str	x3, [sp, #32]
  43fb40:	adrp	x0, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  43fb44:	ldr	x0, [x0, #4048]
  43fb48:	ldr	x1, [x0]
  43fb4c:	str	x1, [sp, #168]
  43fb50:	mov	x1, #0x0                   	// #0
  43fb54:	ldr	x0, [sp, #32]
  43fb58:	str	x0, [sp, #104]
  43fb5c:	ldr	x0, [sp, #104]
  43fb60:	cmp	x0, #0x0
  43fb64:	cset	w0, eq  // eq = none
  43fb68:	and	w0, w0, #0xff
  43fb6c:	and	x0, x0, #0xff
  43fb70:	cmp	x0, #0x0
  43fb74:	b.eq	43fba0 <config_parse@plt+0x349f0>  // b.none
  43fb78:	adrp	x0, 455000 <config_parse@plt+0x49e50>
  43fb7c:	add	x1, x0, #0x183
  43fb80:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  43fb84:	add	x4, x0, #0x30
  43fb88:	mov	w3, #0x7ec                 	// #2028
  43fb8c:	mov	x2, x1
  43fb90:	adrp	x0, 455000 <config_parse@plt+0x49e50>
  43fb94:	add	x1, x0, #0x428
  43fb98:	mov	w0, #0x0                   	// #0
  43fb9c:	bl	409d50 <log_assert_failed_realm@plt>
  43fba0:	ldr	x0, [sp, #48]
  43fba4:	str	x0, [sp, #152]
  43fba8:	str	xzr, [sp, #160]
  43fbac:	b	43fee4 <config_parse@plt+0x34d34>
  43fbb0:	str	xzr, [sp, #88]
  43fbb4:	str	xzr, [sp, #96]
  43fbb8:	ldr	x0, [sp, #112]
  43fbbc:	bl	438424 <config_parse@plt+0x2d274>
  43fbc0:	and	w0, w0, #0xff
  43fbc4:	eor	w0, w0, #0x1
  43fbc8:	and	w0, w0, #0xff
  43fbcc:	cmp	w0, #0x0
  43fbd0:	b.eq	43fc5c <config_parse@plt+0x34aac>  // b.none
  43fbd4:	ldr	w0, [sp, #44]
  43fbd8:	bl	4384b4 <config_parse@plt+0x2d304>
  43fbdc:	str	w0, [sp, #80]
  43fbe0:	mov	w0, #0x16                  	// #22
  43fbe4:	movk	w0, #0x4000, lsl #16
  43fbe8:	str	w0, [sp, #84]
  43fbec:	mov	w0, #0x0                   	// #0
  43fbf0:	bl	40b180 <log_get_max_level_realm@plt>
  43fbf4:	mov	w1, w0
  43fbf8:	ldr	w0, [sp, #80]
  43fbfc:	and	w0, w0, #0x7
  43fc00:	cmp	w1, w0
  43fc04:	b.lt	43fc40 <config_parse@plt+0x34a90>  // b.tstop
  43fc08:	adrp	x0, 455000 <config_parse@plt+0x49e50>
  43fc0c:	add	x1, x0, #0x183
  43fc10:	adrp	x0, 456000 <config_parse@plt+0x4ae50>
  43fc14:	add	x6, x0, #0x2a8
  43fc18:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  43fc1c:	add	x5, x0, #0x48
  43fc20:	mov	w4, #0x7f4                 	// #2036
  43fc24:	mov	x3, x1
  43fc28:	ldr	w2, [sp, #84]
  43fc2c:	ldr	w1, [sp, #80]
  43fc30:	ldr	x0, [sp, #48]
  43fc34:	bl	40a9d0 <json_log_internal@plt>
  43fc38:	mov	w19, w0
  43fc3c:	b	43fc54 <config_parse@plt+0x34aa4>
  43fc40:	ldr	w0, [sp, #84]
  43fc44:	cmp	w0, #0x0
  43fc48:	cneg	w0, w0, lt  // lt = tstop
  43fc4c:	and	w0, w0, #0xff
  43fc50:	neg	w19, w0
  43fc54:	mov	w20, #0x0                   	// #0
  43fc58:	b	43fe94 <config_parse@plt+0x34ce4>
  43fc5c:	ldr	x0, [sp, #112]
  43fc60:	bl	409820 <json_variant_string@plt>
  43fc64:	str	x0, [sp, #120]
  43fc68:	ldr	x0, [sp, #120]
  43fc6c:	cmp	x0, #0x0
  43fc70:	cset	w0, eq  // eq = none
  43fc74:	and	w0, w0, #0xff
  43fc78:	and	x0, x0, #0xff
  43fc7c:	cmp	x0, #0x0
  43fc80:	b.eq	43fcac <config_parse@plt+0x34afc>  // b.none
  43fc84:	adrp	x0, 455000 <config_parse@plt+0x49e50>
  43fc88:	add	x1, x0, #0x183
  43fc8c:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  43fc90:	add	x4, x0, #0x30
  43fc94:	mov	w3, #0x7f7                 	// #2039
  43fc98:	mov	x2, x1
  43fc9c:	adrp	x0, 456000 <config_parse@plt+0x4ae50>
  43fca0:	add	x1, x0, #0x2c8
  43fca4:	mov	w0, #0x0                   	// #0
  43fca8:	bl	409d50 <log_assert_failed_realm@plt>
  43fcac:	ldr	x0, [sp, #120]
  43fcb0:	bl	409f40 <path_is_absolute@plt>
  43fcb4:	and	w0, w0, #0xff
  43fcb8:	eor	w0, w0, #0x1
  43fcbc:	and	w0, w0, #0xff
  43fcc0:	cmp	w0, #0x0
  43fcc4:	b.eq	43fd54 <config_parse@plt+0x34ba4>  // b.none
  43fcc8:	ldr	w0, [sp, #44]
  43fccc:	bl	4384b4 <config_parse@plt+0x2d304>
  43fcd0:	str	w0, [sp, #72]
  43fcd4:	mov	w0, #0x16                  	// #22
  43fcd8:	movk	w0, #0x4000, lsl #16
  43fcdc:	str	w0, [sp, #76]
  43fce0:	mov	w0, #0x0                   	// #0
  43fce4:	bl	40b180 <log_get_max_level_realm@plt>
  43fce8:	mov	w1, w0
  43fcec:	ldr	w0, [sp, #72]
  43fcf0:	and	w0, w0, #0x7
  43fcf4:	cmp	w1, w0
  43fcf8:	b.lt	43fd38 <config_parse@plt+0x34b88>  // b.tstop
  43fcfc:	adrp	x0, 455000 <config_parse@plt+0x49e50>
  43fd00:	add	x1, x0, #0x183
  43fd04:	ldr	x7, [sp, #120]
  43fd08:	adrp	x0, 456000 <config_parse@plt+0x4ae50>
  43fd0c:	add	x6, x0, #0x2e8
  43fd10:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  43fd14:	add	x5, x0, #0x48
  43fd18:	mov	w4, #0x7fa                 	// #2042
  43fd1c:	mov	x3, x1
  43fd20:	ldr	w2, [sp, #76]
  43fd24:	ldr	w1, [sp, #72]
  43fd28:	ldr	x0, [sp, #48]
  43fd2c:	bl	40a9d0 <json_log_internal@plt>
  43fd30:	mov	w19, w0
  43fd34:	b	43fd4c <config_parse@plt+0x34b9c>
  43fd38:	ldr	w0, [sp, #76]
  43fd3c:	cmp	w0, #0x0
  43fd40:	cneg	w0, w0, lt  // lt = tstop
  43fd44:	and	w0, w0, #0xff
  43fd48:	neg	w19, w0
  43fd4c:	mov	w20, #0x0                   	// #0
  43fd50:	b	43fe94 <config_parse@plt+0x34ce4>
  43fd54:	ldr	x0, [sp, #120]
  43fd58:	bl	43a31c <config_parse@plt+0x2f16c>
  43fd5c:	and	w0, w0, #0xff
  43fd60:	cmp	w0, #0x0
  43fd64:	b.eq	43fd70 <config_parse@plt+0x34bc0>  // b.none
  43fd68:	mov	w20, #0x1                   	// #1
  43fd6c:	b	43fe94 <config_parse@plt+0x34ce4>
  43fd70:	mov	x2, #0x0                   	// #0
  43fd74:	ldr	x1, [sp, #120]
  43fd78:	adrp	x0, 456000 <config_parse@plt+0x4ae50>
  43fd7c:	add	x0, x0, #0x310
  43fd80:	bl	409c70 <strjoin_real@plt>
  43fd84:	str	x0, [sp, #88]
  43fd88:	ldr	x0, [sp, #88]
  43fd8c:	cmp	x0, #0x0
  43fd90:	b.ne	43fdbc <config_parse@plt+0x34c0c>  // b.any
  43fd94:	adrp	x0, 455000 <config_parse@plt+0x49e50>
  43fd98:	add	x1, x0, #0x183
  43fd9c:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  43fda0:	add	x3, x0, #0x48
  43fda4:	mov	w2, #0x802                 	// #2050
  43fda8:	mov	w0, #0x0                   	// #0
  43fdac:	bl	40b0b0 <log_oom_internal@plt>
  43fdb0:	mov	w19, w0
  43fdb4:	mov	w20, #0x0                   	// #0
  43fdb8:	b	43fe94 <config_parse@plt+0x34ce4>
  43fdbc:	ldr	x0, [sp, #120]
  43fdc0:	bl	40ab10 <strdup@plt>
  43fdc4:	str	x0, [sp, #96]
  43fdc8:	ldr	x0, [sp, #96]
  43fdcc:	cmp	x0, #0x0
  43fdd0:	b.ne	43fdfc <config_parse@plt+0x34c4c>  // b.any
  43fdd4:	adrp	x0, 455000 <config_parse@plt+0x49e50>
  43fdd8:	add	x1, x0, #0x183
  43fddc:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  43fde0:	add	x3, x0, #0x48
  43fde4:	mov	w2, #0x806                 	// #2054
  43fde8:	mov	w0, #0x0                   	// #0
  43fdec:	bl	40b0b0 <log_oom_internal@plt>
  43fdf0:	mov	w19, w0
  43fdf4:	mov	w20, #0x0                   	// #0
  43fdf8:	b	43fe94 <config_parse@plt+0x34ce4>
  43fdfc:	ldr	x0, [sp, #104]
  43fe00:	add	x3, x0, #0x148
  43fe04:	ldr	x0, [sp, #104]
  43fe08:	add	x0, x0, #0x150
  43fe0c:	mov	w2, #0x0                   	// #0
  43fe10:	mov	x1, x0
  43fe14:	mov	x0, x3
  43fe18:	bl	42d680 <config_parse@plt+0x224d0>
  43fe1c:	str	x0, [sp, #128]
  43fe20:	ldr	x0, [sp, #128]
  43fe24:	cmp	x0, #0x0
  43fe28:	b.ne	43fe54 <config_parse@plt+0x34ca4>  // b.any
  43fe2c:	adrp	x0, 455000 <config_parse@plt+0x49e50>
  43fe30:	add	x1, x0, #0x183
  43fe34:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  43fe38:	add	x3, x0, #0x48
  43fe3c:	mov	w2, #0x80a                 	// #2058
  43fe40:	mov	w0, #0x0                   	// #0
  43fe44:	bl	40b0b0 <log_oom_internal@plt>
  43fe48:	mov	w19, w0
  43fe4c:	mov	w20, #0x0                   	// #0
  43fe50:	b	43fe94 <config_parse@plt+0x34ce4>
  43fe54:	ldr	x0, [sp, #88]
  43fe58:	str	x0, [sp, #136]
  43fe5c:	str	xzr, [sp, #88]
  43fe60:	ldr	x1, [sp, #136]
  43fe64:	ldr	x0, [sp, #128]
  43fe68:	str	x1, [x0, #8]
  43fe6c:	ldr	x0, [sp, #96]
  43fe70:	str	x0, [sp, #144]
  43fe74:	str	xzr, [sp, #96]
  43fe78:	ldr	x1, [sp, #144]
  43fe7c:	ldr	x0, [sp, #128]
  43fe80:	str	x1, [x0, #16]
  43fe84:	ldr	x0, [sp, #128]
  43fe88:	mov	w1, #0x1                   	// #1
  43fe8c:	strb	w1, [x0, #4]
  43fe90:	mov	w20, #0x2                   	// #2
  43fe94:	add	x0, sp, #0x60
  43fe98:	bl	4380f0 <config_parse@plt+0x2cf40>
  43fe9c:	cmp	w20, #0x0
  43fea0:	b.eq	43feb0 <config_parse@plt+0x34d00>  // b.none
  43fea4:	cmp	w20, #0x2
  43fea8:	b.ne	43feb8 <config_parse@plt+0x34d08>  // b.any
  43feac:	b	43fec0 <config_parse@plt+0x34d10>
  43feb0:	mov	w20, #0x0                   	// #0
  43feb4:	b	43fec4 <config_parse@plt+0x34d14>
  43feb8:	mov	w20, #0x1                   	// #1
  43febc:	b	43fec4 <config_parse@plt+0x34d14>
  43fec0:	mov	w20, #0x2                   	// #2
  43fec4:	add	x0, sp, #0x58
  43fec8:	bl	4380f0 <config_parse@plt+0x2cf40>
  43fecc:	cmp	w20, #0x0
  43fed0:	b.eq	43ff2c <config_parse@plt+0x34d7c>  // b.none
  43fed4:	cmp	w20, #0x2
  43fed8:	ldr	x0, [sp, #160]
  43fedc:	add	x0, x0, #0x1
  43fee0:	str	x0, [sp, #160]
  43fee4:	ldr	x0, [sp, #152]
  43fee8:	bl	43846c <config_parse@plt+0x2d2bc>
  43feec:	and	w0, w0, #0xff
  43fef0:	cmp	w0, #0x0
  43fef4:	b.eq	43ff28 <config_parse@plt+0x34d78>  // b.none
  43fef8:	ldr	x20, [sp, #160]
  43fefc:	ldr	x0, [sp, #152]
  43ff00:	bl	40aa50 <json_variant_elements@plt>
  43ff04:	cmp	x20, x0
  43ff08:	b.cs	43ff28 <config_parse@plt+0x34d78>  // b.hs, b.nlast
  43ff0c:	ldr	x0, [sp, #152]
  43ff10:	ldr	x1, [sp, #160]
  43ff14:	bl	4098a0 <json_variant_by_index@plt>
  43ff18:	str	x0, [sp, #112]
  43ff1c:	mov	w0, #0x1                   	// #1
  43ff20:	cmp	w0, #0x0
  43ff24:	b.ne	43fbb0 <config_parse@plt+0x34a00>  // b.any
  43ff28:	mov	w19, #0x0                   	// #0
  43ff2c:	mov	w1, w19
  43ff30:	adrp	x0, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  43ff34:	ldr	x0, [x0, #4048]
  43ff38:	ldr	x2, [sp, #168]
  43ff3c:	ldr	x0, [x0]
  43ff40:	eor	x0, x2, x0
  43ff44:	cmp	x0, #0x0
  43ff48:	b.eq	43ff50 <config_parse@plt+0x34da0>  // b.none
  43ff4c:	bl	40a440 <__stack_chk_fail@plt>
  43ff50:	mov	w0, w1
  43ff54:	ldp	x19, x20, [sp, #16]
  43ff58:	ldp	x29, x30, [sp], #176
  43ff5c:	ret
  43ff60:	stp	x29, x30, [sp, #-48]!
  43ff64:	mov	x29, sp
  43ff68:	str	x0, [sp, #40]
  43ff6c:	str	x1, [sp, #32]
  43ff70:	str	w2, [sp, #28]
  43ff74:	str	x3, [sp, #16]
  43ff78:	ldr	x4, [sp, #16]
  43ff7c:	ldr	w3, [sp, #28]
  43ff80:	adrp	x0, 438000 <config_parse@plt+0x2ce50>
  43ff84:	add	x2, x0, #0x5dc
  43ff88:	adrp	x0, 46f000 <config_parse@plt+0x63e50>
  43ff8c:	add	x1, x0, #0x8d0
  43ff90:	ldr	x0, [sp, #32]
  43ff94:	bl	40ac30 <json_dispatch@plt>
  43ff98:	ldp	x29, x30, [sp], #48
  43ff9c:	ret
  43ffa0:	stp	x29, x30, [sp, #-80]!
  43ffa4:	mov	x29, sp
  43ffa8:	str	x0, [sp, #40]
  43ffac:	str	x1, [sp, #32]
  43ffb0:	str	w2, [sp, #28]
  43ffb4:	str	x3, [sp, #16]
  43ffb8:	ldr	x0, [sp, #16]
  43ffbc:	str	x0, [sp, #64]
  43ffc0:	ldr	x0, [sp, #32]
  43ffc4:	bl	409a60 <json_variant_unsigned@plt>
  43ffc8:	str	x0, [sp, #72]
  43ffcc:	ldr	x0, [sp, #72]
  43ffd0:	cmp	x0, #0x0
  43ffd4:	b.eq	43fff0 <config_parse@plt+0x34e40>  // b.none
  43ffd8:	ldr	x1, [sp, #72]
  43ffdc:	mov	x0, #0xb5ed                	// #46573
  43ffe0:	movk	x0, #0xf7a0, lsl #16
  43ffe4:	movk	x0, #0x10c6, lsl #32
  43ffe8:	cmp	x1, x0
  43ffec:	b.ls	440070 <config_parse@plt+0x34ec0>  // b.plast
  43fff0:	ldr	w0, [sp, #28]
  43fff4:	bl	4384b4 <config_parse@plt+0x2d304>
  43fff8:	str	w0, [sp, #56]
  43fffc:	mov	w0, #0x22                  	// #34
  440000:	movk	w0, #0x4000, lsl #16
  440004:	str	w0, [sp, #60]
  440008:	mov	w0, #0x0                   	// #0
  44000c:	bl	40b180 <log_get_max_level_realm@plt>
  440010:	mov	w1, w0
  440014:	ldr	w0, [sp, #56]
  440018:	and	w0, w0, #0x7
  44001c:	cmp	w1, w0
  440020:	b.lt	440058 <config_parse@plt+0x34ea8>  // b.tstop
  440024:	adrp	x0, 455000 <config_parse@plt+0x49e50>
  440028:	add	x1, x0, #0x183
  44002c:	adrp	x0, 456000 <config_parse@plt+0x4ae50>
  440030:	add	x6, x0, #0x318
  440034:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  440038:	add	x5, x0, #0x60
  44003c:	mov	w4, #0x830                 	// #2096
  440040:	mov	x3, x1
  440044:	ldr	w2, [sp, #60]
  440048:	ldr	w1, [sp, #56]
  44004c:	ldr	x0, [sp, #32]
  440050:	bl	40a9d0 <json_log_internal@plt>
  440054:	b	44008c <config_parse@plt+0x34edc>
  440058:	ldr	w0, [sp, #60]
  44005c:	cmp	w0, #0x0
  440060:	cneg	w0, w0, lt  // lt = tstop
  440064:	and	w0, w0, #0xff
  440068:	neg	w0, w0
  44006c:	b	44008c <config_parse@plt+0x34edc>
  440070:	ldr	x1, [sp, #72]
  440074:	mov	x0, #0x4240                	// #16960
  440078:	movk	x0, #0xf, lsl #16
  44007c:	mul	x1, x1, x0
  440080:	ldr	x0, [sp, #64]
  440084:	str	x1, [x0]
  440088:	mov	w0, #0x0                   	// #0
  44008c:	ldp	x29, x30, [sp], #80
  440090:	ret
  440094:	stp	x29, x30, [sp, #-160]!
  440098:	mov	x29, sp
  44009c:	str	x19, [sp, #16]
  4400a0:	str	x0, [sp, #56]
  4400a4:	str	x1, [sp, #48]
  4400a8:	str	w2, [sp, #44]
  4400ac:	str	x3, [sp, #32]
  4400b0:	ldr	x0, [sp, #32]
  4400b4:	str	x0, [sp, #96]
  4400b8:	ldr	x0, [sp, #96]
  4400bc:	cmp	x0, #0x0
  4400c0:	cset	w0, eq  // eq = none
  4400c4:	and	w0, w0, #0xff
  4400c8:	and	x0, x0, #0xff
  4400cc:	cmp	x0, #0x0
  4400d0:	b.eq	4400fc <config_parse@plt+0x34f4c>  // b.none
  4400d4:	adrp	x0, 455000 <config_parse@plt+0x49e50>
  4400d8:	add	x1, x0, #0x183
  4400dc:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  4400e0:	add	x4, x0, #0x78
  4400e4:	mov	w3, #0x83c                 	// #2108
  4400e8:	mov	x2, x1
  4400ec:	adrp	x0, 455000 <config_parse@plt+0x49e50>
  4400f0:	add	x1, x0, #0x428
  4400f4:	mov	w0, #0x0                   	// #0
  4400f8:	bl	409d50 <log_assert_failed_realm@plt>
  4400fc:	ldr	x0, [sp, #48]
  440100:	str	x0, [sp, #128]
  440104:	str	xzr, [sp, #136]
  440108:	b	4402e8 <config_parse@plt+0x35138>
  44010c:	adrp	x0, 456000 <config_parse@plt+0x4ae50>
  440110:	add	x1, x0, #0x340
  440114:	ldr	x0, [sp, #56]
  440118:	bl	40aa20 <strcmp@plt>
  44011c:	cmp	w0, #0x0
  440120:	b.ne	440140 <config_parse@plt+0x34f90>  // b.any
  440124:	ldr	x0, [sp, #96]
  440128:	add	x0, x0, #0x1b0
  44012c:	str	x0, [sp, #80]
  440130:	ldr	x0, [sp, #96]
  440134:	add	x0, x0, #0x1c8
  440138:	str	x0, [sp, #88]
  44013c:	b	4401dc <config_parse@plt+0x3502c>
  440140:	adrp	x0, 456000 <config_parse@plt+0x4ae50>
  440144:	add	x1, x0, #0x350
  440148:	ldr	x0, [sp, #56]
  44014c:	bl	40aa20 <strcmp@plt>
  440150:	cmp	w0, #0x0
  440154:	b.ne	440174 <config_parse@plt+0x34fc4>  // b.any
  440158:	ldr	x0, [sp, #96]
  44015c:	add	x0, x0, #0x1b8
  440160:	str	x0, [sp, #80]
  440164:	ldr	x0, [sp, #96]
  440168:	add	x0, x0, #0x1d0
  44016c:	str	x0, [sp, #88]
  440170:	b	4401dc <config_parse@plt+0x3502c>
  440174:	adrp	x0, 456000 <config_parse@plt+0x4ae50>
  440178:	add	x1, x0, #0x360
  44017c:	ldr	x0, [sp, #56]
  440180:	bl	40aa20 <strcmp@plt>
  440184:	cmp	w0, #0x0
  440188:	cset	w0, ne  // ne = any
  44018c:	and	w0, w0, #0xff
  440190:	and	x0, x0, #0xff
  440194:	cmp	x0, #0x0
  440198:	b.eq	4401c4 <config_parse@plt+0x35014>  // b.none
  44019c:	adrp	x0, 455000 <config_parse@plt+0x49e50>
  4401a0:	add	x1, x0, #0x183
  4401a4:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  4401a8:	add	x4, x0, #0x78
  4401ac:	mov	w3, #0x852                 	// #2130
  4401b0:	mov	x2, x1
  4401b4:	adrp	x0, 456000 <config_parse@plt+0x4ae50>
  4401b8:	add	x1, x0, #0x370
  4401bc:	mov	w0, #0x0                   	// #0
  4401c0:	bl	409d50 <log_assert_failed_realm@plt>
  4401c4:	ldr	x0, [sp, #96]
  4401c8:	add	x0, x0, #0x1c0
  4401cc:	str	x0, [sp, #80]
  4401d0:	ldr	x0, [sp, #96]
  4401d4:	add	x0, x0, #0x1d8
  4401d8:	str	x0, [sp, #88]
  4401dc:	ldr	x0, [sp, #80]
  4401e0:	ldr	x3, [x0]
  4401e4:	ldr	x0, [sp, #88]
  4401e8:	ldr	x0, [x0]
  4401ec:	add	x0, x0, #0x1
  4401f0:	mov	x2, #0x20                  	// #32
  4401f4:	mov	x1, x0
  4401f8:	mov	x0, x3
  4401fc:	bl	409b10 <reallocarray@plt>
  440200:	str	x0, [sp, #112]
  440204:	ldr	x0, [sp, #112]
  440208:	cmp	x0, #0x0
  44020c:	b.ne	440230 <config_parse@plt+0x35080>  // b.any
  440210:	adrp	x0, 455000 <config_parse@plt+0x49e50>
  440214:	add	x1, x0, #0x183
  440218:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  44021c:	add	x3, x0, #0x88
  440220:	mov	w2, #0x859                 	// #2137
  440224:	mov	w0, #0x0                   	// #0
  440228:	bl	40b0b0 <log_oom_internal@plt>
  44022c:	b	440330 <config_parse@plt+0x35180>
  440230:	ldr	x0, [sp, #80]
  440234:	ldr	x1, [sp, #112]
  440238:	str	x1, [x0]
  44023c:	ldr	x0, [sp, #88]
  440240:	ldr	x0, [x0]
  440244:	lsl	x0, x0, #5
  440248:	ldr	x1, [sp, #112]
  44024c:	add	x0, x1, x0
  440250:	str	x0, [sp, #120]
  440254:	ldr	x0, [sp, #120]
  440258:	stp	xzr, xzr, [x0]
  44025c:	stp	xzr, xzr, [x0, #16]
  440260:	ldr	x0, [sp, #120]
  440264:	mov	x1, #0xffffffffffffffff    	// #-1
  440268:	str	x1, [x0, #24]
  44026c:	ldr	x4, [sp, #32]
  440270:	ldr	w3, [sp, #44]
  440274:	adrp	x0, 438000 <config_parse@plt+0x2ce50>
  440278:	add	x2, x0, #0x5dc
  44027c:	adrp	x0, 46f000 <config_parse@plt+0x63e50>
  440280:	add	x1, x0, #0xb00
  440284:	ldr	x0, [sp, #104]
  440288:	bl	40ac30 <json_dispatch@plt>
  44028c:	str	w0, [sp, #76]
  440290:	ldr	w0, [sp, #76]
  440294:	cmp	w0, #0x0
  440298:	b.ge	4402c8 <config_parse@plt+0x35118>  // b.tcont
  44029c:	ldr	x0, [sp, #120]
  4402a0:	ldr	x0, [x0]
  4402a4:	bl	40ad70 <free@plt>
  4402a8:	ldr	x0, [sp, #120]
  4402ac:	ldr	x0, [x0, #8]
  4402b0:	bl	40a290 <strv_free@plt>
  4402b4:	ldr	x0, [sp, #120]
  4402b8:	ldr	x0, [x0, #16]
  4402bc:	bl	40a290 <strv_free@plt>
  4402c0:	ldr	w0, [sp, #76]
  4402c4:	b	440330 <config_parse@plt+0x35180>
  4402c8:	ldr	x0, [sp, #88]
  4402cc:	ldr	x0, [x0]
  4402d0:	add	x1, x0, #0x1
  4402d4:	ldr	x0, [sp, #88]
  4402d8:	str	x1, [x0]
  4402dc:	ldr	x0, [sp, #136]
  4402e0:	add	x0, x0, #0x1
  4402e4:	str	x0, [sp, #136]
  4402e8:	ldr	x0, [sp, #128]
  4402ec:	bl	43846c <config_parse@plt+0x2d2bc>
  4402f0:	and	w0, w0, #0xff
  4402f4:	cmp	w0, #0x0
  4402f8:	b.eq	44032c <config_parse@plt+0x3517c>  // b.none
  4402fc:	ldr	x19, [sp, #136]
  440300:	ldr	x0, [sp, #128]
  440304:	bl	40aa50 <json_variant_elements@plt>
  440308:	cmp	x19, x0
  44030c:	b.cs	44032c <config_parse@plt+0x3517c>  // b.hs, b.nlast
  440310:	ldr	x0, [sp, #128]
  440314:	ldr	x1, [sp, #136]
  440318:	bl	4098a0 <json_variant_by_index@plt>
  44031c:	str	x0, [sp, #104]
  440320:	mov	w0, #0x1                   	// #1
  440324:	cmp	w0, #0x0
  440328:	b.ne	44010c <config_parse@plt+0x34f5c>  // b.any
  44032c:	mov	w0, #0x0                   	// #0
  440330:	ldr	x19, [sp, #16]
  440334:	ldp	x29, x30, [sp], #160
  440338:	ret
  44033c:	stp	x29, x30, [sp, #-48]!
  440340:	mov	x29, sp
  440344:	str	x0, [sp, #40]
  440348:	str	x1, [sp, #32]
  44034c:	str	w2, [sp, #28]
  440350:	str	x3, [sp, #16]
  440354:	ldr	x4, [sp, #16]
  440358:	ldr	w3, [sp, #28]
  44035c:	adrp	x0, 438000 <config_parse@plt+0x2ce50>
  440360:	add	x2, x0, #0x5dc
  440364:	adrp	x0, 46f000 <config_parse@plt+0x63e50>
  440368:	add	x1, x0, #0xbc8
  44036c:	ldr	x0, [sp, #32]
  440370:	bl	40ac30 <json_dispatch@plt>
  440374:	ldp	x29, x30, [sp], #48
  440378:	ret
  44037c:	sub	sp, sp, #0x90
  440380:	stp	x29, x30, [sp, #16]
  440384:	add	x29, sp, #0x10
  440388:	str	x19, [sp, #32]
  44038c:	str	x0, [sp, #72]
  440390:	str	x1, [sp, #64]
  440394:	str	w2, [sp, #60]
  440398:	str	x3, [sp, #48]
  44039c:	ldr	x0, [sp, #64]
  4403a0:	str	x0, [sp, #128]
  4403a4:	str	xzr, [sp, #136]
  4403a8:	b	440564 <config_parse@plt+0x353b4>
  4403ac:	ldr	x0, [sp, #112]
  4403b0:	bl	438238 <config_parse@plt+0x2d088>
  4403b4:	and	w0, w0, #0xff
  4403b8:	cmp	w0, #0x0
  4403bc:	b.eq	440440 <config_parse@plt+0x35290>  // b.none
  4403c0:	ldr	w0, [sp, #60]
  4403c4:	bl	4384b4 <config_parse@plt+0x2d304>
  4403c8:	str	w0, [sp, #104]
  4403cc:	mov	w0, #0x16                  	// #22
  4403d0:	movk	w0, #0x4000, lsl #16
  4403d4:	str	w0, [sp, #108]
  4403d8:	mov	w0, #0x0                   	// #0
  4403dc:	bl	40b180 <log_get_max_level_realm@plt>
  4403e0:	mov	w1, w0
  4403e4:	ldr	w0, [sp, #104]
  4403e8:	and	w0, w0, #0x7
  4403ec:	cmp	w1, w0
  4403f0:	b.lt	440428 <config_parse@plt+0x35278>  // b.tstop
  4403f4:	adrp	x0, 455000 <config_parse@plt+0x49e50>
  4403f8:	add	x1, x0, #0x183
  4403fc:	adrp	x0, 456000 <config_parse@plt+0x4ae50>
  440400:	add	x6, x0, #0x388
  440404:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  440408:	add	x5, x0, #0x98
  44040c:	mov	w4, #0x883                 	// #2179
  440410:	mov	x3, x1
  440414:	ldr	w2, [sp, #108]
  440418:	ldr	w1, [sp, #104]
  44041c:	ldr	x0, [sp, #64]
  440420:	bl	40a9d0 <json_log_internal@plt>
  440424:	b	4405cc <config_parse@plt+0x3541c>
  440428:	ldr	w0, [sp, #108]
  44042c:	cmp	w0, #0x0
  440430:	cneg	w0, w0, lt  // lt = tstop
  440434:	and	w0, w0, #0xff
  440438:	neg	w0, w0
  44043c:	b	4405cc <config_parse@plt+0x3541c>
  440440:	ldr	x0, [sp, #120]
  440444:	bl	438424 <config_parse@plt+0x2d274>
  440448:	and	w0, w0, #0xff
  44044c:	eor	w0, w0, #0x1
  440450:	and	w0, w0, #0xff
  440454:	cmp	w0, #0x0
  440458:	b.eq	4404dc <config_parse@plt+0x3532c>  // b.none
  44045c:	ldr	w0, [sp, #60]
  440460:	bl	4384b4 <config_parse@plt+0x2d304>
  440464:	str	w0, [sp, #96]
  440468:	mov	w0, #0x16                  	// #22
  44046c:	movk	w0, #0x4000, lsl #16
  440470:	str	w0, [sp, #100]
  440474:	mov	w0, #0x0                   	// #0
  440478:	bl	40b180 <log_get_max_level_realm@plt>
  44047c:	mov	w1, w0
  440480:	ldr	w0, [sp, #96]
  440484:	and	w0, w0, #0x7
  440488:	cmp	w1, w0
  44048c:	b.lt	4404c4 <config_parse@plt+0x35314>  // b.tstop
  440490:	adrp	x0, 455000 <config_parse@plt+0x49e50>
  440494:	add	x1, x0, #0x183
  440498:	adrp	x0, 456000 <config_parse@plt+0x4ae50>
  44049c:	add	x6, x0, #0x3b0
  4404a0:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  4404a4:	add	x5, x0, #0x98
  4404a8:	mov	w4, #0x887                 	// #2183
  4404ac:	mov	x3, x1
  4404b0:	ldr	w2, [sp, #100]
  4404b4:	ldr	w1, [sp, #96]
  4404b8:	ldr	x0, [sp, #120]
  4404bc:	bl	40a9d0 <json_log_internal@plt>
  4404c0:	b	4405cc <config_parse@plt+0x3541c>
  4404c4:	ldr	w0, [sp, #100]
  4404c8:	cmp	w0, #0x0
  4404cc:	cneg	w0, w0, lt  // lt = tstop
  4404d0:	and	w0, w0, #0xff
  4404d4:	neg	w0, w0
  4404d8:	b	4405cc <config_parse@plt+0x3541c>
  4404dc:	ldr	w0, [sp, #60]
  4404e0:	orr	w0, w0, #0x8
  4404e4:	bl	4384b4 <config_parse@plt+0x2d304>
  4404e8:	str	w0, [sp, #88]
  4404ec:	str	wzr, [sp, #92]
  4404f0:	mov	w0, #0x0                   	// #0
  4404f4:	bl	40b180 <log_get_max_level_realm@plt>
  4404f8:	mov	w1, w0
  4404fc:	ldr	w0, [sp, #88]
  440500:	and	w0, w0, #0x7
  440504:	cmp	w1, w0
  440508:	b.lt	440550 <config_parse@plt+0x353a0>  // b.tstop
  44050c:	adrp	x0, 455000 <config_parse@plt+0x49e50>
  440510:	add	x19, x0, #0x183
  440514:	ldr	x0, [sp, #120]
  440518:	bl	409820 <json_variant_string@plt>
  44051c:	str	x0, [sp]
  440520:	ldr	x7, [sp, #112]
  440524:	adrp	x0, 456000 <config_parse@plt+0x4ae50>
  440528:	add	x6, x0, #0x3e0
  44052c:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  440530:	add	x5, x0, #0x98
  440534:	mov	w4, #0x88a                 	// #2186
  440538:	mov	x3, x19
  44053c:	ldr	w2, [sp, #92]
  440540:	ldr	w1, [sp, #88]
  440544:	ldr	x0, [sp, #120]
  440548:	bl	40a9d0 <json_log_internal@plt>
  44054c:	b	440558 <config_parse@plt+0x353a8>
  440550:	ldr	w0, [sp, #92]
  440554:	cmp	w0, #0x0
  440558:	ldr	x0, [sp, #136]
  44055c:	add	x0, x0, #0x2
  440560:	str	x0, [sp, #136]
  440564:	ldr	x0, [sp, #128]
  440568:	bl	438490 <config_parse@plt+0x2d2e0>
  44056c:	and	w0, w0, #0xff
  440570:	cmp	w0, #0x0
  440574:	b.eq	4405c8 <config_parse@plt+0x35418>  // b.none
  440578:	ldr	x19, [sp, #136]
  44057c:	ldr	x0, [sp, #128]
  440580:	bl	40aa50 <json_variant_elements@plt>
  440584:	cmp	x19, x0
  440588:	b.cs	4405c8 <config_parse@plt+0x35418>  // b.hs, b.nlast
  44058c:	ldr	x0, [sp, #128]
  440590:	ldr	x1, [sp, #136]
  440594:	bl	4098a0 <json_variant_by_index@plt>
  440598:	bl	409820 <json_variant_string@plt>
  44059c:	str	x0, [sp, #112]
  4405a0:	ldr	x2, [sp, #128]
  4405a4:	ldr	x0, [sp, #136]
  4405a8:	add	x0, x0, #0x1
  4405ac:	mov	x1, x0
  4405b0:	mov	x0, x2
  4405b4:	bl	4098a0 <json_variant_by_index@plt>
  4405b8:	str	x0, [sp, #120]
  4405bc:	mov	w0, #0x1                   	// #1
  4405c0:	cmp	w0, #0x0
  4405c4:	b.ne	4403ac <config_parse@plt+0x351fc>  // b.any
  4405c8:	mov	w0, #0x0                   	// #0
  4405cc:	ldr	x19, [sp, #32]
  4405d0:	ldp	x29, x30, [sp, #16]
  4405d4:	add	sp, sp, #0x90
  4405d8:	ret
  4405dc:	stp	x29, x30, [sp, #-240]!
  4405e0:	mov	x29, sp
  4405e4:	stp	x19, x20, [sp, #16]
  4405e8:	sub	sp, sp, #0x10
  4405ec:	str	x0, [x29, #56]
  4405f0:	str	x1, [x29, #48]
  4405f4:	str	x2, [x29, #40]
  4405f8:	adrp	x0, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  4405fc:	ldr	x0, [x0, #4048]
  440600:	ldr	x1, [x0]
  440604:	str	x1, [x29, #232]
  440608:	mov	x1, #0x0                   	// #0
  44060c:	str	xzr, [x29, #136]
  440610:	str	xzr, [x29, #144]
  440614:	str	wzr, [x29, #64]
  440618:	str	wzr, [x29, #68]
  44061c:	ldr	x0, [x29, #48]
  440620:	cmp	x0, #0x0
  440624:	cset	w0, eq  // eq = none
  440628:	and	w0, w0, #0xff
  44062c:	and	x0, x0, #0xff
  440630:	cmp	x0, #0x0
  440634:	b.eq	440660 <config_parse@plt+0x354b0>  // b.none
  440638:	adrp	x0, 455000 <config_parse@plt+0x49e50>
  44063c:	add	x1, x0, #0x183
  440640:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  440644:	add	x4, x0, #0xa8
  440648:	mov	w3, #0x8a5                 	// #2213
  44064c:	mov	x2, x1
  440650:	adrp	x0, 456000 <config_parse@plt+0x4ae50>
  440654:	add	x1, x0, #0x410
  440658:	mov	w0, #0x0                   	// #0
  44065c:	bl	409d50 <log_assert_failed_realm@plt>
  440660:	ldr	x0, [x29, #48]
  440664:	str	x0, [x29, #216]
  440668:	adrp	x0, 456000 <config_parse@plt+0x4ae50>
  44066c:	add	x0, x0, #0x418
  440670:	str	x0, [x29, #224]
  440674:	str	xzr, [x29, #160]
  440678:	str	xzr, [x29, #168]
  44067c:	b	4406b0 <config_parse@plt+0x35500>
  440680:	ldr	x0, [x29, #168]
  440684:	lsl	x0, x0, #3
  440688:	add	x1, x29, #0xd8
  44068c:	ldr	x0, [x1, x0]
  440690:	bl	40b010 <strlen@plt>
  440694:	mov	x1, x0
  440698:	ldr	x0, [x29, #160]
  44069c:	add	x0, x0, x1
  4406a0:	str	x0, [x29, #160]
  4406a4:	ldr	x0, [x29, #168]
  4406a8:	add	x0, x0, #0x1
  4406ac:	str	x0, [x29, #168]
  4406b0:	ldr	x0, [x29, #168]
  4406b4:	cmp	x0, #0x1
  4406b8:	b.hi	4406d4 <config_parse@plt+0x35524>  // b.pmore
  4406bc:	ldr	x0, [x29, #168]
  4406c0:	lsl	x0, x0, #3
  4406c4:	add	x1, x29, #0xd8
  4406c8:	ldr	x0, [x1, x0]
  4406cc:	cmp	x0, #0x0
  4406d0:	b.ne	440680 <config_parse@plt+0x354d0>  // b.any
  4406d4:	ldr	x0, [x29, #160]
  4406d8:	add	x0, x0, #0x1
  4406dc:	str	x0, [x29, #176]
  4406e0:	ldr	x1, [x29, #176]
  4406e4:	mov	x0, #0x1                   	// #1
  4406e8:	bl	438114 <config_parse@plt+0x2cf64>
  4406ec:	and	w0, w0, #0xff
  4406f0:	and	x0, x0, #0xff
  4406f4:	cmp	x0, #0x0
  4406f8:	b.eq	440724 <config_parse@plt+0x35574>  // b.none
  4406fc:	adrp	x0, 455000 <config_parse@plt+0x49e50>
  440700:	add	x1, x0, #0x183
  440704:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  440708:	add	x4, x0, #0xa8
  44070c:	mov	w3, #0x8a7                 	// #2215
  440710:	mov	x2, x1
  440714:	adrp	x0, 456000 <config_parse@plt+0x4ae50>
  440718:	add	x1, x0, #0x428
  44071c:	mov	w0, #0x0                   	// #0
  440720:	bl	409d50 <log_assert_failed_realm@plt>
  440724:	ldr	x0, [x29, #176]
  440728:	cmp	x0, #0x400, lsl #12
  44072c:	cset	w0, hi  // hi = pmore
  440730:	and	w0, w0, #0xff
  440734:	and	x0, x0, #0xff
  440738:	cmp	x0, #0x0
  44073c:	b.eq	440768 <config_parse@plt+0x355b8>  // b.none
  440740:	adrp	x0, 455000 <config_parse@plt+0x49e50>
  440744:	add	x1, x0, #0x183
  440748:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  44074c:	add	x4, x0, #0xa8
  440750:	mov	w3, #0x8a7                 	// #2215
  440754:	mov	x2, x1
  440758:	adrp	x0, 456000 <config_parse@plt+0x4ae50>
  44075c:	add	x1, x0, #0x458
  440760:	mov	w0, #0x0                   	// #0
  440764:	bl	409d50 <log_assert_failed_realm@plt>
  440768:	ldr	x0, [x29, #176]
  44076c:	add	x0, x0, #0xf
  440770:	lsr	x0, x0, #4
  440774:	lsl	x0, x0, #4
  440778:	sub	sp, sp, x0
  44077c:	add	x0, sp, #0x10
  440780:	add	x0, x0, #0xf
  440784:	lsr	x0, x0, #4
  440788:	lsl	x0, x0, #4
  44078c:	str	x0, [x29, #184]
  440790:	ldr	x0, [x29, #184]
  440794:	str	x0, [x29, #152]
  440798:	str	xzr, [x29, #168]
  44079c:	b	4407cc <config_parse@plt+0x3561c>
  4407a0:	ldr	x0, [x29, #168]
  4407a4:	lsl	x0, x0, #3
  4407a8:	add	x1, x29, #0xd8
  4407ac:	ldr	x0, [x1, x0]
  4407b0:	mov	x1, x0
  4407b4:	ldr	x0, [x29, #152]
  4407b8:	bl	409770 <stpcpy@plt>
  4407bc:	str	x0, [x29, #152]
  4407c0:	ldr	x0, [x29, #168]
  4407c4:	add	x0, x0, #0x1
  4407c8:	str	x0, [x29, #168]
  4407cc:	ldr	x0, [x29, #168]
  4407d0:	cmp	x0, #0x1
  4407d4:	b.hi	4407f0 <config_parse@plt+0x35640>  // b.pmore
  4407d8:	ldr	x0, [x29, #168]
  4407dc:	lsl	x0, x0, #3
  4407e0:	add	x1, x29, #0xd8
  4407e4:	ldr	x0, [x1, x0]
  4407e8:	cmp	x0, #0x0
  4407ec:	b.ne	4407a0 <config_parse@plt+0x355f0>  // b.any
  4407f0:	ldr	x0, [x29, #152]
  4407f4:	strb	wzr, [x0]
  4407f8:	ldr	x0, [x29, #184]
  4407fc:	str	x0, [x29, #192]
  440800:	add	x2, x29, #0x44
  440804:	add	x1, x29, #0x40
  440808:	add	x0, x29, #0x88
  44080c:	mov	x4, x2
  440810:	mov	x3, x1
  440814:	mov	x2, x0
  440818:	ldr	x1, [x29, #192]
  44081c:	ldr	x0, [x29, #56]
  440820:	bl	409ae0 <json_parse_file@plt>
  440824:	str	w0, [x29, #72]
  440828:	ldr	w0, [x29, #72]
  44082c:	cmp	w0, #0x0
  440830:	b.ge	44097c <config_parse@plt+0x357cc>  // b.tcont
  440834:	ldr	w0, [x29, #64]
  440838:	cmp	w0, #0x0
  44083c:	b.eq	4408ec <config_parse@plt+0x3573c>  // b.none
  440840:	ldr	w0, [x29, #68]
  440844:	cmp	w0, #0x0
  440848:	b.eq	4408ec <config_parse@plt+0x3573c>  // b.none
  44084c:	mov	w0, #0x3                   	// #3
  440850:	str	w0, [x29, #112]
  440854:	ldr	w0, [x29, #72]
  440858:	str	w0, [x29, #116]
  44085c:	str	wzr, [x29, #120]
  440860:	ldr	w0, [x29, #120]
  440864:	bl	40b180 <log_get_max_level_realm@plt>
  440868:	mov	w1, w0
  44086c:	ldr	w0, [x29, #112]
  440870:	and	w0, w0, #0x7
  440874:	cmp	w1, w0
  440878:	b.lt	4408d4 <config_parse@plt+0x35724>  // b.tstop
  44087c:	ldr	w0, [x29, #120]
  440880:	lsl	w1, w0, #10
  440884:	ldr	w0, [x29, #112]
  440888:	orr	w8, w1, w0
  44088c:	adrp	x0, 455000 <config_parse@plt+0x49e50>
  440890:	add	x1, x0, #0x183
  440894:	ldr	w2, [x29, #64]
  440898:	ldr	w0, [x29, #68]
  44089c:	str	w0, [sp]
  4408a0:	mov	w7, w2
  4408a4:	ldr	x6, [x29, #192]
  4408a8:	adrp	x0, 456000 <config_parse@plt+0x4ae50>
  4408ac:	add	x5, x0, #0x478
  4408b0:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  4408b4:	add	x4, x0, #0xb8
  4408b8:	mov	w3, #0x8ac                 	// #2220
  4408bc:	mov	x2, x1
  4408c0:	ldr	w1, [x29, #116]
  4408c4:	mov	w0, w8
  4408c8:	bl	40a790 <log_internal_realm@plt>
  4408cc:	mov	w19, w0
  4408d0:	b	440c94 <config_parse@plt+0x35ae4>
  4408d4:	ldr	w0, [x29, #116]
  4408d8:	cmp	w0, #0x0
  4408dc:	cneg	w0, w0, lt  // lt = tstop
  4408e0:	and	w0, w0, #0xff
  4408e4:	neg	w19, w0
  4408e8:	b	440c94 <config_parse@plt+0x35ae4>
  4408ec:	mov	w0, #0x3                   	// #3
  4408f0:	str	w0, [x29, #124]
  4408f4:	ldr	w0, [x29, #72]
  4408f8:	str	w0, [x29, #128]
  4408fc:	str	wzr, [x29, #132]
  440900:	ldr	w0, [x29, #132]
  440904:	bl	40b180 <log_get_max_level_realm@plt>
  440908:	mov	w1, w0
  44090c:	ldr	w0, [x29, #124]
  440910:	and	w0, w0, #0x7
  440914:	cmp	w1, w0
  440918:	b.lt	440964 <config_parse@plt+0x357b4>  // b.tstop
  44091c:	ldr	w0, [x29, #132]
  440920:	lsl	w1, w0, #10
  440924:	ldr	w0, [x29, #124]
  440928:	orr	w7, w1, w0
  44092c:	adrp	x0, 455000 <config_parse@plt+0x49e50>
  440930:	add	x1, x0, #0x183
  440934:	ldr	x6, [x29, #192]
  440938:	adrp	x0, 456000 <config_parse@plt+0x4ae50>
  44093c:	add	x5, x0, #0x4a0
  440940:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  440944:	add	x4, x0, #0xb8
  440948:	mov	w3, #0x8ae                 	// #2222
  44094c:	mov	x2, x1
  440950:	ldr	w1, [x29, #128]
  440954:	mov	w0, w7
  440958:	bl	40a790 <log_internal_realm@plt>
  44095c:	mov	w19, w0
  440960:	b	440c94 <config_parse@plt+0x35ae4>
  440964:	ldr	w0, [x29, #128]
  440968:	cmp	w0, #0x0
  44096c:	cneg	w0, w0, lt  // lt = tstop
  440970:	and	w0, w0, #0xff
  440974:	neg	w19, w0
  440978:	b	440c94 <config_parse@plt+0x35ae4>
  44097c:	ldr	x2, [x29, #136]
  440980:	adrp	x0, 456000 <config_parse@plt+0x4ae50>
  440984:	add	x1, x0, #0x4c0
  440988:	mov	x0, x2
  44098c:	bl	40af40 <json_variant_by_key@plt>
  440990:	str	x0, [x29, #200]
  440994:	ldr	x0, [x29, #200]
  440998:	cmp	x0, #0x0
  44099c:	b.ne	440a20 <config_parse@plt+0x35870>  // b.any
  4409a0:	mov	w0, #0x3                   	// #3
  4409a4:	str	w0, [x29, #100]
  4409a8:	str	wzr, [x29, #104]
  4409ac:	str	wzr, [x29, #108]
  4409b0:	ldr	w0, [x29, #108]
  4409b4:	bl	40b180 <log_get_max_level_realm@plt>
  4409b8:	mov	w1, w0
  4409bc:	ldr	w0, [x29, #100]
  4409c0:	and	w0, w0, #0x7
  4409c4:	cmp	w1, w0
  4409c8:	b.lt	440a10 <config_parse@plt+0x35860>  // b.tstop
  4409cc:	ldr	w0, [x29, #108]
  4409d0:	lsl	w1, w0, #10
  4409d4:	ldr	w0, [x29, #100]
  4409d8:	orr	w7, w1, w0
  4409dc:	adrp	x0, 455000 <config_parse@plt+0x49e50>
  4409e0:	add	x1, x0, #0x183
  4409e4:	ldr	x6, [x29, #192]
  4409e8:	adrp	x0, 456000 <config_parse@plt+0x4ae50>
  4409ec:	add	x5, x0, #0x4d0
  4409f0:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  4409f4:	add	x4, x0, #0xb8
  4409f8:	mov	w3, #0x8b3                 	// #2227
  4409fc:	mov	x2, x1
  440a00:	ldr	w1, [x29, #104]
  440a04:	mov	w0, w7
  440a08:	bl	40a790 <log_internal_realm@plt>
  440a0c:	b	440a18 <config_parse@plt+0x35868>
  440a10:	ldr	w0, [x29, #104]
  440a14:	cmp	w0, #0x0
  440a18:	mov	w19, #0xffffffea            	// #-22
  440a1c:	b	440c94 <config_parse@plt+0x35ae4>
  440a20:	ldr	x0, [x29, #200]
  440a24:	bl	409820 <json_variant_string@plt>
  440a28:	mov	x2, x0
  440a2c:	adrp	x0, 456000 <config_parse@plt+0x4ae50>
  440a30:	add	x1, x0, #0x518
  440a34:	mov	x0, x2
  440a38:	bl	4381e4 <config_parse@plt+0x2d034>
  440a3c:	and	w0, w0, #0xff
  440a40:	eor	w0, w0, #0x1
  440a44:	and	w0, w0, #0xff
  440a48:	cmp	w0, #0x0
  440a4c:	b.eq	440adc <config_parse@plt+0x3592c>  // b.none
  440a50:	mov	w0, #0x3                   	// #3
  440a54:	str	w0, [x29, #88]
  440a58:	str	wzr, [x29, #92]
  440a5c:	str	wzr, [x29, #96]
  440a60:	ldr	w0, [x29, #96]
  440a64:	bl	40b180 <log_get_max_level_realm@plt>
  440a68:	mov	w1, w0
  440a6c:	ldr	w0, [x29, #88]
  440a70:	and	w0, w0, #0x7
  440a74:	cmp	w1, w0
  440a78:	b.lt	440acc <config_parse@plt+0x3591c>  // b.tstop
  440a7c:	ldr	w0, [x29, #96]
  440a80:	lsl	w1, w0, #10
  440a84:	ldr	w0, [x29, #88]
  440a88:	orr	w19, w1, w0
  440a8c:	adrp	x0, 455000 <config_parse@plt+0x49e50>
  440a90:	add	x20, x0, #0x183
  440a94:	ldr	x0, [x29, #200]
  440a98:	bl	409820 <json_variant_string@plt>
  440a9c:	bl	438214 <config_parse@plt+0x2d064>
  440aa0:	mov	x6, x0
  440aa4:	adrp	x0, 456000 <config_parse@plt+0x4ae50>
  440aa8:	add	x5, x0, #0x520
  440aac:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  440ab0:	add	x4, x0, #0xb8
  440ab4:	mov	w3, #0x8b7                 	// #2231
  440ab8:	mov	x2, x20
  440abc:	ldr	w1, [x29, #92]
  440ac0:	mov	w0, w19
  440ac4:	bl	40a790 <log_internal_realm@plt>
  440ac8:	b	440ad4 <config_parse@plt+0x35924>
  440acc:	ldr	w0, [x29, #92]
  440ad0:	cmp	w0, #0x0
  440ad4:	mov	w19, #0xffffffea            	// #-22
  440ad8:	b	440c94 <config_parse@plt+0x35ae4>
  440adc:	bl	444cb4 <config_parse@plt+0x39b04>
  440ae0:	str	x0, [x29, #144]
  440ae4:	ldr	x0, [x29, #144]
  440ae8:	cmp	x0, #0x0
  440aec:	b.ne	440b14 <config_parse@plt+0x35964>  // b.any
  440af0:	adrp	x0, 455000 <config_parse@plt+0x49e50>
  440af4:	add	x1, x0, #0x183
  440af8:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  440afc:	add	x3, x0, #0xb8
  440b00:	mov	w2, #0x8c3                 	// #2243
  440b04:	mov	w0, #0x0                   	// #0
  440b08:	bl	40b0b0 <log_oom_internal@plt>
  440b0c:	mov	w19, w0
  440b10:	b	440c94 <config_parse@plt+0x35ae4>
  440b14:	ldr	x0, [x29, #144]
  440b18:	str	wzr, [x0]
  440b1c:	ldr	x0, [x29, #144]
  440b20:	str	wzr, [x0, #304]
  440b24:	ldr	x0, [x29, #144]
  440b28:	str	wzr, [x0, #308]
  440b2c:	ldr	x0, [x29, #144]
  440b30:	str	wzr, [x0, #316]
  440b34:	ldr	x19, [x29, #144]
  440b38:	ldr	x0, [x29, #48]
  440b3c:	bl	40ab10 <strdup@plt>
  440b40:	str	x0, [x19, #416]
  440b44:	ldr	x0, [x29, #144]
  440b48:	ldr	x0, [x0, #416]
  440b4c:	cmp	x0, #0x0
  440b50:	b.ne	440b78 <config_parse@plt+0x359c8>  // b.any
  440b54:	adrp	x0, 455000 <config_parse@plt+0x49e50>
  440b58:	add	x1, x0, #0x183
  440b5c:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  440b60:	add	x3, x0, #0xb8
  440b64:	mov	w2, #0x8cc                 	// #2252
  440b68:	mov	w0, #0x0                   	// #0
  440b6c:	bl	40b0b0 <log_oom_internal@plt>
  440b70:	mov	w19, w0
  440b74:	b	440c94 <config_parse@plt+0x35ae4>
  440b78:	ldr	x5, [x29, #136]
  440b7c:	ldr	x0, [x29, #144]
  440b80:	mov	x4, x0
  440b84:	mov	w3, #0x0                   	// #0
  440b88:	adrp	x0, 438000 <config_parse@plt+0x2ce50>
  440b8c:	add	x2, x0, #0x5dc
  440b90:	adrp	x0, 46f000 <config_parse@plt+0x63e50>
  440b94:	add	x1, x0, #0xc68
  440b98:	mov	x0, x5
  440b9c:	bl	40ac30 <json_dispatch@plt>
  440ba0:	str	w0, [x29, #72]
  440ba4:	ldr	w0, [x29, #72]
  440ba8:	cmp	w0, #0x0
  440bac:	b.ge	440bb8 <config_parse@plt+0x35a08>  // b.tcont
  440bb0:	ldr	w19, [x29, #72]
  440bb4:	b	440c94 <config_parse@plt+0x35ae4>
  440bb8:	ldr	x0, [x29, #144]
  440bbc:	ldr	x0, [x0, #488]
  440bc0:	cmp	x0, #0x0
  440bc4:	b.eq	440c78 <config_parse@plt+0x35ac8>  // b.none
  440bc8:	ldr	x0, [x29, #144]
  440bcc:	ldr	x0, [x0, #488]
  440bd0:	mov	x2, #0x0                   	// #0
  440bd4:	mov	x1, #0x0                   	// #0
  440bd8:	bl	409d70 <sd_bus_message_seal@plt>
  440bdc:	str	w0, [x29, #72]
  440be0:	ldr	w0, [x29, #72]
  440be4:	cmp	w0, #0x0
  440be8:	b.ge	440c78 <config_parse@plt+0x35ac8>  // b.tcont
  440bec:	mov	w0, #0x3                   	// #3
  440bf0:	str	w0, [x29, #76]
  440bf4:	ldr	w0, [x29, #72]
  440bf8:	str	w0, [x29, #80]
  440bfc:	str	wzr, [x29, #84]
  440c00:	ldr	w0, [x29, #84]
  440c04:	bl	40b180 <log_get_max_level_realm@plt>
  440c08:	mov	w1, w0
  440c0c:	ldr	w0, [x29, #76]
  440c10:	and	w0, w0, #0x7
  440c14:	cmp	w1, w0
  440c18:	b.lt	440c60 <config_parse@plt+0x35ab0>  // b.tstop
  440c1c:	ldr	w0, [x29, #84]
  440c20:	lsl	w1, w0, #10
  440c24:	ldr	w0, [x29, #76]
  440c28:	orr	w6, w1, w0
  440c2c:	adrp	x0, 455000 <config_parse@plt+0x49e50>
  440c30:	add	x1, x0, #0x183
  440c34:	adrp	x0, 456000 <config_parse@plt+0x4ae50>
  440c38:	add	x5, x0, #0x548
  440c3c:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  440c40:	add	x4, x0, #0xb8
  440c44:	mov	w3, #0x8d5                 	// #2261
  440c48:	mov	x2, x1
  440c4c:	ldr	w1, [x29, #80]
  440c50:	mov	w0, w6
  440c54:	bl	40a790 <log_internal_realm@plt>
  440c58:	mov	w19, w0
  440c5c:	b	440c94 <config_parse@plt+0x35ae4>
  440c60:	ldr	w0, [x29, #80]
  440c64:	cmp	w0, #0x0
  440c68:	cneg	w0, w0, lt  // lt = tstop
  440c6c:	and	w0, w0, #0xff
  440c70:	neg	w19, w0
  440c74:	b	440c94 <config_parse@plt+0x35ae4>
  440c78:	ldr	x0, [x29, #144]
  440c7c:	str	x0, [x29, #208]
  440c80:	str	xzr, [x29, #144]
  440c84:	ldr	x1, [x29, #208]
  440c88:	ldr	x0, [x29, #40]
  440c8c:	str	x1, [x0]
  440c90:	mov	w19, #0x0                   	// #0
  440c94:	add	x0, x29, #0x90
  440c98:	bl	43850c <config_parse@plt+0x2d35c>
  440c9c:	add	x0, x29, #0x88
  440ca0:	bl	4383f0 <config_parse@plt+0x2d240>
  440ca4:	mov	w1, w19
  440ca8:	adrp	x0, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  440cac:	ldr	x0, [x0, #4048]
  440cb0:	ldr	x2, [x29, #232]
  440cb4:	ldr	x0, [x0]
  440cb8:	eor	x0, x2, x0
  440cbc:	cmp	x0, #0x0
  440cc0:	b.eq	440cc8 <config_parse@plt+0x35b18>  // b.none
  440cc4:	bl	40a440 <__stack_chk_fail@plt>
  440cc8:	mov	w0, w1
  440ccc:	mov	sp, x29
  440cd0:	ldp	x19, x20, [sp, #16]
  440cd4:	ldp	x29, x30, [sp], #240
  440cd8:	ret
  440cdc:	stp	x29, x30, [sp, #-32]!
  440ce0:	mov	x29, sp
  440ce4:	str	x0, [sp, #24]
  440ce8:	ldr	x0, [sp, #24]
  440cec:	ldr	x0, [x0]
  440cf0:	cmp	x0, #0x0
  440cf4:	b.eq	440d04 <config_parse@plt+0x35b54>  // b.none
  440cf8:	ldr	x0, [sp, #24]
  440cfc:	ldr	x0, [x0]
  440d00:	bl	40ae20 <acl_free@plt>
  440d04:	nop
  440d08:	ldp	x29, x30, [sp], #32
  440d0c:	ret
  440d10:	stp	x29, x30, [sp, #-32]!
  440d14:	mov	x29, sp
  440d18:	str	x0, [sp, #24]
  440d1c:	ldr	x0, [sp, #24]
  440d20:	ldr	x0, [x0]
  440d24:	bl	40ad70 <free@plt>
  440d28:	nop
  440d2c:	ldp	x29, x30, [sp], #32
  440d30:	ret
  440d34:	sub	sp, sp, #0x10
  440d38:	str	x0, [sp, #8]
  440d3c:	ldr	x0, [sp, #8]
  440d40:	cmp	x0, #0x0
  440d44:	b.ne	440d50 <config_parse@plt+0x35ba0>  // b.any
  440d48:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  440d4c:	add	x0, x0, #0xc8
  440d50:	add	sp, sp, #0x10
  440d54:	ret
  440d58:	stp	x29, x30, [sp, #-32]!
  440d5c:	mov	x29, sp
  440d60:	str	x0, [sp, #24]
  440d64:	ldr	x0, [sp, #24]
  440d68:	ldr	w0, [x0]
  440d6c:	bl	409c90 <safe_close@plt>
  440d70:	nop
  440d74:	ldp	x29, x30, [sp], #32
  440d78:	ret
  440d7c:	stp	x29, x30, [sp, #-32]!
  440d80:	mov	x29, sp
  440d84:	str	x0, [sp, #24]
  440d88:	ldr	x0, [sp, #24]
  440d8c:	ldr	x0, [x0]
  440d90:	cmp	x0, #0x0
  440d94:	b.eq	440da4 <config_parse@plt+0x35bf4>  // b.none
  440d98:	ldr	x0, [sp, #24]
  440d9c:	ldr	x0, [x0]
  440da0:	bl	409fa0 <closedir@plt>
  440da4:	nop
  440da8:	ldp	x29, x30, [sp], #32
  440dac:	ret
  440db0:	stp	x29, x30, [sp, #-32]!
  440db4:	mov	x29, sp
  440db8:	str	w0, [sp, #28]
  440dbc:	ldr	w0, [sp, #28]
  440dc0:	bl	40a090 <uid_is_valid@plt>
  440dc4:	and	w0, w0, #0xff
  440dc8:	ldp	x29, x30, [sp], #32
  440dcc:	ret
  440dd0:	stp	x29, x30, [sp, #-128]!
  440dd4:	mov	x29, sp
  440dd8:	stp	x19, x20, [sp, #16]
  440ddc:	str	w0, [sp, #60]
  440de0:	str	x1, [sp, #48]
  440de4:	str	w2, [sp, #56]
  440de8:	str	x3, [sp, #40]
  440dec:	adrp	x0, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  440df0:	ldr	x0, [x0, #4048]
  440df4:	ldr	x1, [x0]
  440df8:	str	x1, [sp, #120]
  440dfc:	mov	x1, #0x0                   	// #0
  440e00:	ldr	w0, [sp, #60]
  440e04:	lsr	w0, w0, #31
  440e08:	and	w0, w0, #0xff
  440e0c:	and	x0, x0, #0xff
  440e10:	cmp	x0, #0x0
  440e14:	b.eq	440e40 <config_parse@plt+0x35c90>  // b.none
  440e18:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  440e1c:	add	x1, x0, #0xd3
  440e20:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  440e24:	add	x4, x0, #0x198
  440e28:	mov	w3, #0x1b                  	// #27
  440e2c:	mov	x2, x1
  440e30:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  440e34:	add	x1, x0, #0xf8
  440e38:	mov	w0, #0x0                   	// #0
  440e3c:	bl	409d50 <log_assert_failed_realm@plt>
  440e40:	ldr	x0, [sp, #40]
  440e44:	cmp	x0, #0x0
  440e48:	cset	w0, eq  // eq = none
  440e4c:	and	w0, w0, #0xff
  440e50:	and	x0, x0, #0xff
  440e54:	cmp	x0, #0x0
  440e58:	b.eq	440e84 <config_parse@plt+0x35cd4>  // b.none
  440e5c:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  440e60:	add	x1, x0, #0xd3
  440e64:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  440e68:	add	x4, x0, #0x198
  440e6c:	mov	w3, #0x1c                  	// #28
  440e70:	mov	x2, x1
  440e74:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  440e78:	add	x1, x0, #0x100
  440e7c:	mov	w0, #0x0                   	// #0
  440e80:	bl	409d50 <log_assert_failed_realm@plt>
  440e84:	ldr	x0, [sp, #48]
  440e88:	cmp	x0, #0x0
  440e8c:	b.eq	440f58 <config_parse@plt+0x35da8>  // b.none
  440e90:	mov	w0, #0xffffffff            	// #-1
  440e94:	str	w0, [sp, #76]
  440e98:	mov	w2, #0x8000                	// #32768
  440e9c:	movk	w2, #0x28, lsl #16
  440ea0:	ldr	x1, [sp, #48]
  440ea4:	ldr	w0, [sp, #60]
  440ea8:	bl	409630 <openat64@plt>
  440eac:	str	w0, [sp, #76]
  440eb0:	ldr	w0, [sp, #76]
  440eb4:	cmp	w0, #0x0
  440eb8:	b.ge	440ed0 <config_parse@plt+0x35d20>  // b.tcont
  440ebc:	bl	40a220 <__errno_location@plt>
  440ec0:	ldr	w0, [x0]
  440ec4:	neg	w19, w0
  440ec8:	mov	w20, #0x0                   	// #0
  440ecc:	b	440f44 <config_parse@plt+0x35d94>
  440ed0:	ldr	w0, [sp, #76]
  440ed4:	add	x4, sp, #0x58
  440ed8:	mov	w3, w0
  440edc:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  440ee0:	add	x2, x0, #0x108
  440ee4:	mov	x1, #0x1b                  	// #27
  440ee8:	mov	x0, x4
  440eec:	bl	409a80 <snprintf@plt>
  440ef0:	cmp	w0, #0x1a
  440ef4:	cset	w0, hi  // hi = pmore
  440ef8:	and	w0, w0, #0xff
  440efc:	and	x0, x0, #0xff
  440f00:	cmp	x0, #0x0
  440f04:	b.eq	440f30 <config_parse@plt+0x35d80>  // b.none
  440f08:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  440f0c:	add	x1, x0, #0xd3
  440f10:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  440f14:	add	x4, x0, #0x198
  440f18:	mov	w3, #0x25                  	// #37
  440f1c:	mov	x2, x1
  440f20:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  440f24:	add	x1, x0, #0x120
  440f28:	mov	w0, #0x0                   	// #0
  440f2c:	bl	409d50 <log_assert_failed_realm@plt>
  440f30:	add	x0, sp, #0x58
  440f34:	ldr	w1, [sp, #56]
  440f38:	bl	40a370 <acl_get_file@plt>
  440f3c:	str	x0, [sp, #80]
  440f40:	mov	w20, #0x1                   	// #1
  440f44:	add	x0, sp, #0x4c
  440f48:	bl	440d58 <config_parse@plt+0x35ba8>
  440f4c:	cmp	w20, #0x1
  440f50:	b.ne	44100c <config_parse@plt+0x35e5c>  // b.any
  440f54:	b	440fe0 <config_parse@plt+0x35e30>
  440f58:	ldr	w0, [sp, #56]
  440f5c:	cmp	w0, #0x8, lsl #12
  440f60:	b.ne	440f74 <config_parse@plt+0x35dc4>  // b.any
  440f64:	ldr	w0, [sp, #60]
  440f68:	bl	4096a0 <acl_get_fd@plt>
  440f6c:	str	x0, [sp, #80]
  440f70:	b	440fe0 <config_parse@plt+0x35e30>
  440f74:	add	x4, sp, #0x58
  440f78:	ldr	w3, [sp, #60]
  440f7c:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  440f80:	add	x2, x0, #0x108
  440f84:	mov	x1, #0x1b                  	// #27
  440f88:	mov	x0, x4
  440f8c:	bl	409a80 <snprintf@plt>
  440f90:	cmp	w0, #0x1a
  440f94:	cset	w0, hi  // hi = pmore
  440f98:	and	w0, w0, #0xff
  440f9c:	and	x0, x0, #0xff
  440fa0:	cmp	x0, #0x0
  440fa4:	b.eq	440fd0 <config_parse@plt+0x35e20>  // b.none
  440fa8:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  440fac:	add	x1, x0, #0xd3
  440fb0:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  440fb4:	add	x4, x0, #0x198
  440fb8:	mov	w3, #0x2a                  	// #42
  440fbc:	mov	x2, x1
  440fc0:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  440fc4:	add	x1, x0, #0x120
  440fc8:	mov	w0, #0x0                   	// #0
  440fcc:	bl	409d50 <log_assert_failed_realm@plt>
  440fd0:	add	x0, sp, #0x58
  440fd4:	ldr	w1, [sp, #56]
  440fd8:	bl	40a370 <acl_get_file@plt>
  440fdc:	str	x0, [sp, #80]
  440fe0:	ldr	x0, [sp, #80]
  440fe4:	cmp	x0, #0x0
  440fe8:	b.ne	440ffc <config_parse@plt+0x35e4c>  // b.any
  440fec:	bl	40a220 <__errno_location@plt>
  440ff0:	ldr	w0, [x0]
  440ff4:	neg	w19, w0
  440ff8:	b	44100c <config_parse@plt+0x35e5c>
  440ffc:	ldr	x0, [sp, #40]
  441000:	ldr	x1, [sp, #80]
  441004:	str	x1, [x0]
  441008:	mov	w19, #0x0                   	// #0
  44100c:	mov	w1, w19
  441010:	adrp	x0, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  441014:	ldr	x0, [x0, #4048]
  441018:	ldr	x2, [sp, #120]
  44101c:	ldr	x0, [x0]
  441020:	eor	x0, x2, x0
  441024:	cmp	x0, #0x0
  441028:	b.eq	441030 <config_parse@plt+0x35e80>  // b.none
  44102c:	bl	40a440 <__stack_chk_fail@plt>
  441030:	mov	w0, w1
  441034:	ldp	x19, x20, [sp, #16]
  441038:	ldp	x29, x30, [sp], #128
  44103c:	ret
  441040:	stp	x29, x30, [sp, #-112]!
  441044:	mov	x29, sp
  441048:	stp	x19, x20, [sp, #16]
  44104c:	str	w0, [sp, #60]
  441050:	str	x1, [sp, #48]
  441054:	str	w2, [sp, #56]
  441058:	str	x3, [sp, #40]
  44105c:	adrp	x0, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  441060:	ldr	x0, [x0, #4048]
  441064:	ldr	x1, [x0]
  441068:	str	x1, [sp, #104]
  44106c:	mov	x1, #0x0                   	// #0
  441070:	ldr	w0, [sp, #60]
  441074:	lsr	w0, w0, #31
  441078:	and	w0, w0, #0xff
  44107c:	and	x0, x0, #0xff
  441080:	cmp	x0, #0x0
  441084:	b.eq	4410b0 <config_parse@plt+0x35f00>  // b.none
  441088:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  44108c:	add	x1, x0, #0xd3
  441090:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  441094:	add	x4, x0, #0x1a0
  441098:	mov	w3, #0x38                  	// #56
  44109c:	mov	x2, x1
  4410a0:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  4410a4:	add	x1, x0, #0xf8
  4410a8:	mov	w0, #0x0                   	// #0
  4410ac:	bl	409d50 <log_assert_failed_realm@plt>
  4410b0:	ldr	x0, [sp, #40]
  4410b4:	cmp	x0, #0x0
  4410b8:	cset	w0, eq  // eq = none
  4410bc:	and	w0, w0, #0xff
  4410c0:	and	x0, x0, #0xff
  4410c4:	cmp	x0, #0x0
  4410c8:	b.eq	4410f4 <config_parse@plt+0x35f44>  // b.none
  4410cc:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  4410d0:	add	x1, x0, #0xd3
  4410d4:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  4410d8:	add	x4, x0, #0x1a0
  4410dc:	mov	w3, #0x39                  	// #57
  4410e0:	mov	x2, x1
  4410e4:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  4410e8:	add	x1, x0, #0x150
  4410ec:	mov	w0, #0x0                   	// #0
  4410f0:	bl	409d50 <log_assert_failed_realm@plt>
  4410f4:	ldr	x0, [sp, #48]
  4410f8:	cmp	x0, #0x0
  4410fc:	b.eq	4411cc <config_parse@plt+0x3601c>  // b.none
  441100:	mov	w0, #0xffffffff            	// #-1
  441104:	str	w0, [sp, #64]
  441108:	mov	w2, #0x8000                	// #32768
  44110c:	movk	w2, #0x28, lsl #16
  441110:	ldr	x1, [sp, #48]
  441114:	ldr	w0, [sp, #60]
  441118:	bl	409630 <openat64@plt>
  44111c:	str	w0, [sp, #64]
  441120:	ldr	w0, [sp, #64]
  441124:	cmp	w0, #0x0
  441128:	b.ge	441140 <config_parse@plt+0x35f90>  // b.tcont
  44112c:	bl	40a220 <__errno_location@plt>
  441130:	ldr	w0, [x0]
  441134:	neg	w19, w0
  441138:	mov	w20, #0x0                   	// #0
  44113c:	b	4411b8 <config_parse@plt+0x36008>
  441140:	ldr	w0, [sp, #64]
  441144:	add	x4, sp, #0x48
  441148:	mov	w3, w0
  44114c:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  441150:	add	x2, x0, #0x108
  441154:	mov	x1, #0x1b                  	// #27
  441158:	mov	x0, x4
  44115c:	bl	409a80 <snprintf@plt>
  441160:	cmp	w0, #0x1a
  441164:	cset	w0, hi  // hi = pmore
  441168:	and	w0, w0, #0xff
  44116c:	and	x0, x0, #0xff
  441170:	cmp	x0, #0x0
  441174:	b.eq	4411a0 <config_parse@plt+0x35ff0>  // b.none
  441178:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  44117c:	add	x1, x0, #0xd3
  441180:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  441184:	add	x4, x0, #0x1a0
  441188:	mov	w3, #0x42                  	// #66
  44118c:	mov	x2, x1
  441190:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  441194:	add	x1, x0, #0x120
  441198:	mov	w0, #0x0                   	// #0
  44119c:	bl	409d50 <log_assert_failed_realm@plt>
  4411a0:	add	x0, sp, #0x48
  4411a4:	ldr	x2, [sp, #40]
  4411a8:	ldr	w1, [sp, #56]
  4411ac:	bl	40a780 <acl_set_file@plt>
  4411b0:	str	w0, [sp, #68]
  4411b4:	mov	w20, #0x1                   	// #1
  4411b8:	add	x0, sp, #0x40
  4411bc:	bl	440d58 <config_parse@plt+0x35ba8>
  4411c0:	cmp	w20, #0x1
  4411c4:	b.ne	44127c <config_parse@plt+0x360cc>  // b.any
  4411c8:	b	44125c <config_parse@plt+0x360ac>
  4411cc:	ldr	w0, [sp, #56]
  4411d0:	cmp	w0, #0x8, lsl #12
  4411d4:	b.ne	4411ec <config_parse@plt+0x3603c>  // b.any
  4411d8:	ldr	x1, [sp, #40]
  4411dc:	ldr	w0, [sp, #60]
  4411e0:	bl	40b160 <acl_set_fd@plt>
  4411e4:	str	w0, [sp, #68]
  4411e8:	b	44125c <config_parse@plt+0x360ac>
  4411ec:	add	x4, sp, #0x48
  4411f0:	ldr	w3, [sp, #60]
  4411f4:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  4411f8:	add	x2, x0, #0x108
  4411fc:	mov	x1, #0x1b                  	// #27
  441200:	mov	x0, x4
  441204:	bl	409a80 <snprintf@plt>
  441208:	cmp	w0, #0x1a
  44120c:	cset	w0, hi  // hi = pmore
  441210:	and	w0, w0, #0xff
  441214:	and	x0, x0, #0xff
  441218:	cmp	x0, #0x0
  44121c:	b.eq	441248 <config_parse@plt+0x36098>  // b.none
  441220:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  441224:	add	x1, x0, #0xd3
  441228:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  44122c:	add	x4, x0, #0x1a0
  441230:	mov	w3, #0x47                  	// #71
  441234:	mov	x2, x1
  441238:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  44123c:	add	x1, x0, #0x120
  441240:	mov	w0, #0x0                   	// #0
  441244:	bl	409d50 <log_assert_failed_realm@plt>
  441248:	add	x0, sp, #0x48
  44124c:	ldr	x2, [sp, #40]
  441250:	ldr	w1, [sp, #56]
  441254:	bl	40a780 <acl_set_file@plt>
  441258:	str	w0, [sp, #68]
  44125c:	ldr	w0, [sp, #68]
  441260:	cmp	w0, #0x0
  441264:	b.ge	441278 <config_parse@plt+0x360c8>  // b.tcont
  441268:	bl	40a220 <__errno_location@plt>
  44126c:	ldr	w0, [x0]
  441270:	neg	w19, w0
  441274:	b	44127c <config_parse@plt+0x360cc>
  441278:	mov	w19, #0x0                   	// #0
  44127c:	mov	w1, w19
  441280:	adrp	x0, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  441284:	ldr	x0, [x0, #4048]
  441288:	ldr	x2, [sp, #104]
  44128c:	ldr	x0, [x0]
  441290:	eor	x0, x2, x0
  441294:	cmp	x0, #0x0
  441298:	b.eq	4412a0 <config_parse@plt+0x360f0>  // b.none
  44129c:	bl	40a440 <__stack_chk_fail@plt>
  4412a0:	mov	w0, w1
  4412a4:	ldp	x19, x20, [sp, #16]
  4412a8:	ldp	x29, x30, [sp], #112
  4412ac:	ret
  4412b0:	stp	x29, x30, [sp, #-144]!
  4412b4:	mov	x29, sp
  4412b8:	str	x19, [sp, #16]
  4412bc:	str	x0, [sp, #56]
  4412c0:	str	w1, [sp, #52]
  4412c4:	str	x2, [sp, #40]
  4412c8:	adrp	x0, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  4412cc:	ldr	x0, [x0, #4048]
  4412d0:	ldr	x1, [x0]
  4412d4:	str	x1, [sp, #136]
  4412d8:	mov	x1, #0x0                   	// #0
  4412dc:	str	xzr, [sp, #96]
  4412e0:	ldr	x0, [sp, #56]
  4412e4:	cmp	x0, #0x0
  4412e8:	cset	w0, eq  // eq = none
  4412ec:	and	w0, w0, #0xff
  4412f0:	and	x0, x0, #0xff
  4412f4:	cmp	x0, #0x0
  4412f8:	b.eq	441324 <config_parse@plt+0x36174>  // b.none
  4412fc:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  441300:	add	x1, x0, #0xd3
  441304:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  441308:	add	x4, x0, #0x1a8
  44130c:	mov	w3, #0x55                  	// #85
  441310:	mov	x2, x1
  441314:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  441318:	add	x1, x0, #0x150
  44131c:	mov	w0, #0x0                   	// #0
  441320:	bl	409d50 <log_assert_failed_realm@plt>
  441324:	ldr	x0, [sp, #40]
  441328:	cmp	x0, #0x0
  44132c:	cset	w0, eq  // eq = none
  441330:	and	w0, w0, #0xff
  441334:	and	x0, x0, #0xff
  441338:	cmp	x0, #0x0
  44133c:	b.eq	441368 <config_parse@plt+0x361b8>  // b.none
  441340:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  441344:	add	x1, x0, #0xd3
  441348:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  44134c:	add	x4, x0, #0x1a8
  441350:	mov	w3, #0x56                  	// #86
  441354:	mov	x2, x1
  441358:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  44135c:	add	x1, x0, #0x100
  441360:	mov	w0, #0x0                   	// #0
  441364:	bl	409d50 <log_assert_failed_realm@plt>
  441368:	add	x0, sp, #0x68
  44136c:	mov	x2, x0
  441370:	mov	w1, #0x0                   	// #0
  441374:	ldr	x0, [sp, #56]
  441378:	bl	40abc0 <acl_get_entry@plt>
  44137c:	str	w0, [sp, #88]
  441380:	ldr	w0, [sp, #88]
  441384:	cmp	w0, #0x0
  441388:	b.ge	4415c4 <config_parse@plt+0x36414>  // b.tcont
  44138c:	bl	40a220 <__errno_location@plt>
  441390:	ldr	w0, [x0]
  441394:	neg	w19, w0
  441398:	b	441600 <config_parse@plt+0x36450>
  44139c:	strb	wzr, [sp, #78]
  4413a0:	ldr	x0, [sp, #104]
  4413a4:	add	x1, sp, #0x54
  4413a8:	bl	40aa10 <acl_get_tag_type@plt>
  4413ac:	cmp	w0, #0x0
  4413b0:	b.ge	4413c4 <config_parse@plt+0x36214>  // b.tcont
  4413b4:	bl	40a220 <__errno_location@plt>
  4413b8:	ldr	w0, [x0]
  4413bc:	neg	w19, w0
  4413c0:	b	441600 <config_parse@plt+0x36450>
  4413c4:	strb	wzr, [sp, #79]
  4413c8:	ldr	w0, [sp, #84]
  4413cc:	cmp	w0, #0x2
  4413d0:	b.eq	4413dc <config_parse@plt+0x3622c>  // b.none
  4413d4:	cmp	w0, #0x8
  4413d8:	b.ne	4413e4 <config_parse@plt+0x36234>  // b.any
  4413dc:	mov	w0, #0x1                   	// #1
  4413e0:	strb	w0, [sp, #79]
  4413e4:	nop
  4413e8:	ldrb	w0, [sp, #79]
  4413ec:	cmp	w0, #0x0
  4413f0:	b.eq	44150c <config_parse@plt+0x3635c>  // b.none
  4413f4:	ldr	x0, [sp, #104]
  4413f8:	bl	409700 <acl_get_qualifier@plt>
  4413fc:	str	x0, [sp, #128]
  441400:	ldr	x0, [sp, #128]
  441404:	cmp	x0, #0x0
  441408:	b.ne	44141c <config_parse@plt+0x3626c>  // b.any
  44140c:	bl	40a220 <__errno_location@plt>
  441410:	ldr	w0, [x0]
  441414:	neg	w19, w0
  441418:	b	441600 <config_parse@plt+0x36450>
  44141c:	ldr	x0, [sp, #128]
  441420:	ldr	w0, [x0]
  441424:	and	w1, w0, #0xffff
  441428:	ldr	w0, [sp, #52]
  44142c:	orr	w0, w1, w0
  441430:	str	w0, [sp, #80]
  441434:	ldr	w0, [sp, #80]
  441438:	bl	40a090 <uid_is_valid@plt>
  44143c:	and	w0, w0, #0xff
  441440:	eor	w0, w0, #0x1
  441444:	and	w0, w0, #0xff
  441448:	cmp	w0, #0x0
  44144c:	b.eq	441458 <config_parse@plt+0x362a8>  // b.none
  441450:	mov	w19, #0xffffffea            	// #-22
  441454:	b	441600 <config_parse@plt+0x36450>
  441458:	ldr	x0, [sp, #128]
  44145c:	ldr	w1, [x0]
  441460:	ldr	w0, [sp, #80]
  441464:	cmp	w1, w0
  441468:	cset	w0, ne  // ne = any
  44146c:	strb	w0, [sp, #78]
  441470:	ldrb	w0, [sp, #78]
  441474:	cmp	w0, #0x0
  441478:	b.eq	44150c <config_parse@plt+0x3635c>  // b.none
  44147c:	ldr	x0, [sp, #96]
  441480:	cmp	x0, #0x0
  441484:	b.ne	44150c <config_parse@plt+0x3635c>  // b.any
  441488:	ldr	x0, [sp, #56]
  44148c:	bl	40a410 <acl_entries@plt>
  441490:	str	w0, [sp, #92]
  441494:	ldr	w0, [sp, #92]
  441498:	cmp	w0, #0x0
  44149c:	b.ge	4414b0 <config_parse@plt+0x36300>  // b.tcont
  4414a0:	bl	40a220 <__errno_location@plt>
  4414a4:	ldr	w0, [x0]
  4414a8:	neg	w19, w0
  4414ac:	b	441600 <config_parse@plt+0x36450>
  4414b0:	ldr	w0, [sp, #92]
  4414b4:	bl	40a030 <acl_init@plt>
  4414b8:	str	x0, [sp, #96]
  4414bc:	ldr	x0, [sp, #96]
  4414c0:	cmp	x0, #0x0
  4414c4:	b.ne	4414d8 <config_parse@plt+0x36328>  // b.any
  4414c8:	bl	40a220 <__errno_location@plt>
  4414cc:	ldr	w0, [x0]
  4414d0:	neg	w19, w0
  4414d4:	b	441600 <config_parse@plt+0x36450>
  4414d8:	add	x0, sp, #0x68
  4414dc:	mov	x2, x0
  4414e0:	mov	w1, #0x0                   	// #0
  4414e4:	ldr	x0, [sp, #56]
  4414e8:	bl	40abc0 <acl_get_entry@plt>
  4414ec:	str	w0, [sp, #88]
  4414f0:	ldr	w0, [sp, #88]
  4414f4:	cmp	w0, #0x0
  4414f8:	b.ge	4415c4 <config_parse@plt+0x36414>  // b.tcont
  4414fc:	bl	40a220 <__errno_location@plt>
  441500:	ldr	w0, [x0]
  441504:	neg	w19, w0
  441508:	b	441600 <config_parse@plt+0x36450>
  44150c:	ldr	x0, [sp, #96]
  441510:	cmp	x0, #0x0
  441514:	b.eq	441590 <config_parse@plt+0x363e0>  // b.none
  441518:	add	x1, sp, #0x70
  44151c:	add	x0, sp, #0x60
  441520:	bl	40b190 <acl_create_entry@plt>
  441524:	cmp	w0, #0x0
  441528:	b.ge	44153c <config_parse@plt+0x3638c>  // b.tcont
  44152c:	bl	40a220 <__errno_location@plt>
  441530:	ldr	w0, [x0]
  441534:	neg	w19, w0
  441538:	b	441600 <config_parse@plt+0x36450>
  44153c:	ldr	x0, [sp, #112]
  441540:	ldr	x1, [sp, #104]
  441544:	bl	40a990 <acl_copy_entry@plt>
  441548:	cmp	w0, #0x0
  44154c:	b.ge	441560 <config_parse@plt+0x363b0>  // b.tcont
  441550:	bl	40a220 <__errno_location@plt>
  441554:	ldr	w0, [x0]
  441558:	neg	w19, w0
  44155c:	b	44158c <config_parse@plt+0x363dc>
  441560:	ldrb	w0, [sp, #78]
  441564:	cmp	w0, #0x0
  441568:	b.eq	441590 <config_parse@plt+0x363e0>  // b.none
  44156c:	ldr	x0, [sp, #112]
  441570:	add	x1, sp, #0x50
  441574:	bl	409e90 <acl_set_qualifier@plt>
  441578:	cmp	w0, #0x0
  44157c:	b.ge	441590 <config_parse@plt+0x363e0>  // b.tcont
  441580:	bl	40a220 <__errno_location@plt>
  441584:	ldr	w0, [x0]
  441588:	neg	w19, w0
  44158c:	b	441600 <config_parse@plt+0x36450>
  441590:	add	x0, sp, #0x68
  441594:	mov	x2, x0
  441598:	mov	w1, #0x1                   	// #1
  44159c:	ldr	x0, [sp, #56]
  4415a0:	bl	40abc0 <acl_get_entry@plt>
  4415a4:	str	w0, [sp, #88]
  4415a8:	ldr	w0, [sp, #88]
  4415ac:	cmp	w0, #0x0
  4415b0:	b.ge	4415c4 <config_parse@plt+0x36414>  // b.tcont
  4415b4:	bl	40a220 <__errno_location@plt>
  4415b8:	ldr	w0, [x0]
  4415bc:	neg	w19, w0
  4415c0:	b	441600 <config_parse@plt+0x36450>
  4415c4:	ldr	w0, [sp, #88]
  4415c8:	cmp	w0, #0x0
  4415cc:	b.gt	44139c <config_parse@plt+0x361ec>
  4415d0:	ldr	x0, [sp, #96]
  4415d4:	str	x0, [sp, #120]
  4415d8:	str	xzr, [sp, #96]
  4415dc:	ldr	x1, [sp, #120]
  4415e0:	ldr	x0, [sp, #40]
  4415e4:	str	x1, [x0]
  4415e8:	ldr	x0, [sp, #40]
  4415ec:	ldr	x0, [x0]
  4415f0:	cmp	x0, #0x0
  4415f4:	cset	w0, ne  // ne = any
  4415f8:	and	w0, w0, #0xff
  4415fc:	mov	w19, w0
  441600:	add	x0, sp, #0x60
  441604:	bl	440cdc <config_parse@plt+0x35b2c>
  441608:	mov	w1, w19
  44160c:	adrp	x0, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  441610:	ldr	x0, [x0, #4048]
  441614:	ldr	x2, [sp, #136]
  441618:	ldr	x0, [x0]
  44161c:	eor	x0, x2, x0
  441620:	cmp	x0, #0x0
  441624:	b.eq	44162c <config_parse@plt+0x3647c>  // b.none
  441628:	bl	40a440 <__stack_chk_fail@plt>
  44162c:	mov	w0, w1
  441630:	ldr	x19, [sp, #16]
  441634:	ldp	x29, x30, [sp], #144
  441638:	ret
  44163c:	stp	x29, x30, [sp, #-96]!
  441640:	mov	x29, sp
  441644:	str	x19, [sp, #16]
  441648:	str	w0, [sp, #60]
  44164c:	str	x1, [sp, #48]
  441650:	str	x2, [sp, #40]
  441654:	str	w3, [sp, #56]
  441658:	adrp	x0, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  44165c:	ldr	x0, [x0, #4048]
  441660:	ldr	x1, [x0]
  441664:	str	x1, [sp, #88]
  441668:	mov	x1, #0x0                   	// #0
  44166c:	str	xzr, [sp, #72]
  441670:	str	xzr, [sp, #80]
  441674:	strb	wzr, [sp, #67]
  441678:	ldr	w0, [sp, #60]
  44167c:	lsr	w0, w0, #31
  441680:	and	w0, w0, #0xff
  441684:	and	x0, x0, #0xff
  441688:	cmp	x0, #0x0
  44168c:	b.eq	4416b8 <config_parse@plt+0x36508>  // b.none
  441690:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  441694:	add	x1, x0, #0xd3
  441698:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  44169c:	add	x4, x0, #0x1b8
  4416a0:	mov	w3, #0xa5                  	// #165
  4416a4:	mov	x2, x1
  4416a8:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  4416ac:	add	x1, x0, #0xf8
  4416b0:	mov	w0, #0x0                   	// #0
  4416b4:	bl	409d50 <log_assert_failed_realm@plt>
  4416b8:	ldr	x0, [sp, #40]
  4416bc:	cmp	x0, #0x0
  4416c0:	cset	w0, eq  // eq = none
  4416c4:	and	w0, w0, #0xff
  4416c8:	and	x0, x0, #0xff
  4416cc:	cmp	x0, #0x0
  4416d0:	b.eq	4416fc <config_parse@plt+0x3654c>  // b.none
  4416d4:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  4416d8:	add	x1, x0, #0xd3
  4416dc:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  4416e0:	add	x4, x0, #0x1b8
  4416e4:	mov	w3, #0xa6                  	// #166
  4416e8:	mov	x2, x1
  4416ec:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  4416f0:	add	x1, x0, #0x158
  4416f4:	mov	w0, #0x0                   	// #0
  4416f8:	bl	409d50 <log_assert_failed_realm@plt>
  4416fc:	ldr	x0, [sp, #40]
  441700:	ldr	w0, [x0, #16]
  441704:	and	w0, w0, #0xf000
  441708:	cmp	w0, #0xa, lsl #12
  44170c:	b.ne	441718 <config_parse@plt+0x36568>  // b.any
  441710:	mov	w19, #0x0                   	// #0
  441714:	b	4418a0 <config_parse@plt+0x366f0>
  441718:	add	x0, sp, #0x48
  44171c:	mov	x3, x0
  441720:	mov	w2, #0x8000                	// #32768
  441724:	ldr	x1, [sp, #48]
  441728:	ldr	w0, [sp, #60]
  44172c:	bl	440dd0 <config_parse@plt+0x35c20>
  441730:	str	w0, [sp, #68]
  441734:	ldr	w0, [sp, #68]
  441738:	cmn	w0, #0x5f
  44173c:	b.ne	441748 <config_parse@plt+0x36598>  // b.any
  441740:	mov	w19, #0x0                   	// #0
  441744:	b	4418a0 <config_parse@plt+0x366f0>
  441748:	ldr	w0, [sp, #68]
  44174c:	cmp	w0, #0x0
  441750:	b.ge	44175c <config_parse@plt+0x365ac>  // b.tcont
  441754:	ldr	w19, [sp, #68]
  441758:	b	4418a0 <config_parse@plt+0x366f0>
  44175c:	ldr	x0, [sp, #72]
  441760:	add	x1, sp, #0x50
  441764:	mov	x2, x1
  441768:	ldr	w1, [sp, #56]
  44176c:	bl	4412b0 <config_parse@plt+0x36100>
  441770:	str	w0, [sp, #68]
  441774:	ldr	w0, [sp, #68]
  441778:	cmp	w0, #0x0
  44177c:	b.ge	441788 <config_parse@plt+0x365d8>  // b.tcont
  441780:	ldr	w19, [sp, #68]
  441784:	b	4418a0 <config_parse@plt+0x366f0>
  441788:	ldr	w0, [sp, #68]
  44178c:	cmp	w0, #0x0
  441790:	b.le	4417cc <config_parse@plt+0x3661c>
  441794:	ldr	x0, [sp, #80]
  441798:	mov	x3, x0
  44179c:	mov	w2, #0x8000                	// #32768
  4417a0:	ldr	x1, [sp, #48]
  4417a4:	ldr	w0, [sp, #60]
  4417a8:	bl	441040 <config_parse@plt+0x35e90>
  4417ac:	str	w0, [sp, #68]
  4417b0:	ldr	w0, [sp, #68]
  4417b4:	cmp	w0, #0x0
  4417b8:	b.ge	4417c4 <config_parse@plt+0x36614>  // b.tcont
  4417bc:	ldr	w19, [sp, #68]
  4417c0:	b	4418a0 <config_parse@plt+0x366f0>
  4417c4:	mov	w0, #0x1                   	// #1
  4417c8:	strb	w0, [sp, #67]
  4417cc:	ldr	x0, [sp, #40]
  4417d0:	ldr	w0, [x0, #16]
  4417d4:	and	w0, w0, #0xf000
  4417d8:	cmp	w0, #0x4, lsl #12
  4417dc:	b.ne	44189c <config_parse@plt+0x366ec>  // b.any
  4417e0:	ldr	x0, [sp, #72]
  4417e4:	bl	40ae20 <acl_free@plt>
  4417e8:	ldr	x0, [sp, #80]
  4417ec:	bl	40ae20 <acl_free@plt>
  4417f0:	str	xzr, [sp, #80]
  4417f4:	ldr	x0, [sp, #80]
  4417f8:	str	x0, [sp, #72]
  4417fc:	add	x0, sp, #0x48
  441800:	mov	x3, x0
  441804:	mov	w2, #0x4000                	// #16384
  441808:	ldr	x1, [sp, #48]
  44180c:	ldr	w0, [sp, #60]
  441810:	bl	440dd0 <config_parse@plt+0x35c20>
  441814:	str	w0, [sp, #68]
  441818:	ldr	w0, [sp, #68]
  44181c:	cmp	w0, #0x0
  441820:	b.ge	44182c <config_parse@plt+0x3667c>  // b.tcont
  441824:	ldr	w19, [sp, #68]
  441828:	b	4418a0 <config_parse@plt+0x366f0>
  44182c:	ldr	x0, [sp, #72]
  441830:	add	x1, sp, #0x50
  441834:	mov	x2, x1
  441838:	ldr	w1, [sp, #56]
  44183c:	bl	4412b0 <config_parse@plt+0x36100>
  441840:	str	w0, [sp, #68]
  441844:	ldr	w0, [sp, #68]
  441848:	cmp	w0, #0x0
  44184c:	b.ge	441858 <config_parse@plt+0x366a8>  // b.tcont
  441850:	ldr	w19, [sp, #68]
  441854:	b	4418a0 <config_parse@plt+0x366f0>
  441858:	ldr	w0, [sp, #68]
  44185c:	cmp	w0, #0x0
  441860:	b.le	44189c <config_parse@plt+0x366ec>
  441864:	ldr	x0, [sp, #80]
  441868:	mov	x3, x0
  44186c:	mov	w2, #0x4000                	// #16384
  441870:	ldr	x1, [sp, #48]
  441874:	ldr	w0, [sp, #60]
  441878:	bl	441040 <config_parse@plt+0x35e90>
  44187c:	str	w0, [sp, #68]
  441880:	ldr	w0, [sp, #68]
  441884:	cmp	w0, #0x0
  441888:	b.ge	441894 <config_parse@plt+0x366e4>  // b.tcont
  44188c:	ldr	w19, [sp, #68]
  441890:	b	4418a0 <config_parse@plt+0x366f0>
  441894:	mov	w0, #0x1                   	// #1
  441898:	strb	w0, [sp, #67]
  44189c:	ldrb	w19, [sp, #67]
  4418a0:	add	x0, sp, #0x50
  4418a4:	bl	440cdc <config_parse@plt+0x35b2c>
  4418a8:	add	x0, sp, #0x48
  4418ac:	bl	440cdc <config_parse@plt+0x35b2c>
  4418b0:	mov	w1, w19
  4418b4:	adrp	x0, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  4418b8:	ldr	x0, [x0, #4048]
  4418bc:	ldr	x2, [sp, #88]
  4418c0:	ldr	x0, [x0]
  4418c4:	eor	x0, x2, x0
  4418c8:	cmp	x0, #0x0
  4418cc:	b.eq	4418d4 <config_parse@plt+0x36724>  // b.none
  4418d0:	bl	40a440 <__stack_chk_fail@plt>
  4418d4:	mov	w0, w1
  4418d8:	ldr	x19, [sp, #16]
  4418dc:	ldp	x29, x30, [sp], #96
  4418e0:	ret
  4418e4:	stp	x29, x30, [sp, #-64]!
  4418e8:	mov	x29, sp
  4418ec:	str	w0, [sp, #44]
  4418f0:	str	x1, [sp, #32]
  4418f4:	str	x2, [sp, #24]
  4418f8:	str	w3, [sp, #40]
  4418fc:	strb	wzr, [sp, #51]
  441900:	ldr	w0, [sp, #44]
  441904:	lsr	w0, w0, #31
  441908:	and	w0, w0, #0xff
  44190c:	and	x0, x0, #0xff
  441910:	cmp	x0, #0x0
  441914:	b.eq	441940 <config_parse@plt+0x36790>  // b.none
  441918:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  44191c:	add	x1, x0, #0xd3
  441920:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  441924:	add	x4, x0, #0x1c8
  441928:	mov	w3, #0xe4                  	// #228
  44192c:	mov	x2, x1
  441930:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  441934:	add	x1, x0, #0xf8
  441938:	mov	w0, #0x0                   	// #0
  44193c:	bl	409d50 <log_assert_failed_realm@plt>
  441940:	ldr	x0, [sp, #24]
  441944:	cmp	x0, #0x0
  441948:	cset	w0, eq  // eq = none
  44194c:	and	w0, w0, #0xff
  441950:	and	x0, x0, #0xff
  441954:	cmp	x0, #0x0
  441958:	b.eq	441984 <config_parse@plt+0x367d4>  // b.none
  44195c:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  441960:	add	x1, x0, #0xd3
  441964:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  441968:	add	x4, x0, #0x1c8
  44196c:	mov	w3, #0xe5                  	// #229
  441970:	mov	x2, x1
  441974:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  441978:	add	x1, x0, #0x158
  44197c:	mov	w0, #0x0                   	// #0
  441980:	bl	409d50 <log_assert_failed_realm@plt>
  441984:	ldr	x0, [sp, #24]
  441988:	ldr	w0, [x0, #24]
  44198c:	and	w0, w0, #0xffff
  441990:	ldr	w1, [sp, #40]
  441994:	orr	w0, w1, w0
  441998:	str	w0, [sp, #56]
  44199c:	ldr	x0, [sp, #24]
  4419a0:	ldr	w0, [x0, #28]
  4419a4:	and	w0, w0, #0xffff
  4419a8:	ldr	w1, [sp, #40]
  4419ac:	orr	w0, w1, w0
  4419b0:	str	w0, [sp, #60]
  4419b4:	ldr	w0, [sp, #56]
  4419b8:	bl	40a090 <uid_is_valid@plt>
  4419bc:	and	w0, w0, #0xff
  4419c0:	eor	w0, w0, #0x1
  4419c4:	and	w0, w0, #0xff
  4419c8:	cmp	w0, #0x0
  4419cc:	b.ne	4419ec <config_parse@plt+0x3683c>  // b.any
  4419d0:	ldr	w0, [sp, #60]
  4419d4:	bl	440db0 <config_parse@plt+0x35c00>
  4419d8:	and	w0, w0, #0xff
  4419dc:	eor	w0, w0, #0x1
  4419e0:	and	w0, w0, #0xff
  4419e4:	cmp	w0, #0x0
  4419e8:	b.eq	4419f4 <config_parse@plt+0x36844>  // b.none
  4419ec:	mov	w0, #0xffffffea            	// #-22
  4419f0:	b	441b50 <config_parse@plt+0x369a0>
  4419f4:	ldr	x0, [sp, #24]
  4419f8:	ldr	w0, [x0, #24]
  4419fc:	ldr	w1, [sp, #56]
  441a00:	cmp	w1, w0
  441a04:	b.ne	441a1c <config_parse@plt+0x3686c>  // b.any
  441a08:	ldr	x0, [sp, #24]
  441a0c:	ldr	w0, [x0, #28]
  441a10:	ldr	w1, [sp, #60]
  441a14:	cmp	w1, w0
  441a18:	b.eq	441b00 <config_parse@plt+0x36950>  // b.none
  441a1c:	ldr	x0, [sp, #32]
  441a20:	cmp	x0, #0x0
  441a24:	b.eq	441a48 <config_parse@plt+0x36898>  // b.none
  441a28:	mov	w4, #0x100                 	// #256
  441a2c:	ldr	w3, [sp, #60]
  441a30:	ldr	w2, [sp, #56]
  441a34:	ldr	x1, [sp, #32]
  441a38:	ldr	w0, [sp, #44]
  441a3c:	bl	40a950 <fchownat@plt>
  441a40:	str	w0, [sp, #52]
  441a44:	b	441a5c <config_parse@plt+0x368ac>
  441a48:	ldr	w2, [sp, #60]
  441a4c:	ldr	w1, [sp, #56]
  441a50:	ldr	w0, [sp, #44]
  441a54:	bl	40ad30 <fchown@plt>
  441a58:	str	w0, [sp, #52]
  441a5c:	ldr	w0, [sp, #52]
  441a60:	cmp	w0, #0x0
  441a64:	b.ge	441a78 <config_parse@plt+0x368c8>  // b.tcont
  441a68:	bl	40a220 <__errno_location@plt>
  441a6c:	ldr	w0, [x0]
  441a70:	neg	w0, w0
  441a74:	b	441b50 <config_parse@plt+0x369a0>
  441a78:	ldr	x0, [sp, #32]
  441a7c:	cmp	x0, #0x0
  441a80:	b.eq	441ac4 <config_parse@plt+0x36914>  // b.none
  441a84:	ldr	x0, [sp, #24]
  441a88:	ldr	w0, [x0, #16]
  441a8c:	and	w0, w0, #0xf000
  441a90:	cmp	w0, #0xa, lsl #12
  441a94:	b.eq	441abc <config_parse@plt+0x3690c>  // b.none
  441a98:	ldr	x0, [sp, #24]
  441a9c:	ldr	w0, [x0, #16]
  441aa0:	mov	w3, #0x0                   	// #0
  441aa4:	mov	w2, w0
  441aa8:	ldr	x1, [sp, #32]
  441aac:	ldr	w0, [sp, #44]
  441ab0:	bl	409680 <fchmodat@plt>
  441ab4:	str	w0, [sp, #52]
  441ab8:	b	441adc <config_parse@plt+0x3692c>
  441abc:	str	wzr, [sp, #52]
  441ac0:	b	441adc <config_parse@plt+0x3692c>
  441ac4:	ldr	x0, [sp, #24]
  441ac8:	ldr	w0, [x0, #16]
  441acc:	mov	w1, w0
  441ad0:	ldr	w0, [sp, #44]
  441ad4:	bl	409750 <fchmod@plt>
  441ad8:	str	w0, [sp, #52]
  441adc:	ldr	w0, [sp, #52]
  441ae0:	cmp	w0, #0x0
  441ae4:	b.ge	441af8 <config_parse@plt+0x36948>  // b.tcont
  441ae8:	bl	40a220 <__errno_location@plt>
  441aec:	ldr	w0, [x0]
  441af0:	neg	w0, w0
  441af4:	b	441b50 <config_parse@plt+0x369a0>
  441af8:	mov	w0, #0x1                   	// #1
  441afc:	strb	w0, [sp, #51]
  441b00:	ldr	w3, [sp, #40]
  441b04:	ldr	x2, [sp, #24]
  441b08:	ldr	x1, [sp, #32]
  441b0c:	ldr	w0, [sp, #44]
  441b10:	bl	44163c <config_parse@plt+0x3648c>
  441b14:	str	w0, [sp, #52]
  441b18:	ldr	w0, [sp, #52]
  441b1c:	cmp	w0, #0x0
  441b20:	b.ge	441b2c <config_parse@plt+0x3697c>  // b.tcont
  441b24:	ldr	w0, [sp, #52]
  441b28:	b	441b50 <config_parse@plt+0x369a0>
  441b2c:	ldr	w0, [sp, #52]
  441b30:	cmp	w0, #0x0
  441b34:	b.gt	441b44 <config_parse@plt+0x36994>
  441b38:	ldrb	w0, [sp, #51]
  441b3c:	cmp	w0, #0x0
  441b40:	b.eq	441b4c <config_parse@plt+0x3699c>  // b.none
  441b44:	mov	w0, #0x1                   	// #1
  441b48:	b	441b50 <config_parse@plt+0x369a0>
  441b4c:	mov	w0, #0x0                   	// #0
  441b50:	ldp	x29, x30, [sp], #64
  441b54:	ret
  441b58:	stp	x29, x30, [sp, #-32]!
  441b5c:	mov	x29, sp
  441b60:	str	x0, [sp, #24]
  441b64:	ldr	x0, [sp, #24]
  441b68:	cmp	x0, #0x0
  441b6c:	cset	w0, eq  // eq = none
  441b70:	and	w0, w0, #0xff
  441b74:	and	x0, x0, #0xff
  441b78:	cmp	x0, #0x0
  441b7c:	b.eq	441ba8 <config_parse@plt+0x369f8>  // b.none
  441b80:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  441b84:	add	x1, x0, #0xd3
  441b88:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  441b8c:	add	x4, x0, #0x1d8
  441b90:	mov	w3, #0x112                 	// #274
  441b94:	mov	x2, x1
  441b98:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  441b9c:	add	x1, x0, #0x160
  441ba0:	mov	w0, #0x0                   	// #0
  441ba4:	bl	409d50 <log_assert_failed_realm@plt>
  441ba8:	ldr	x0, [sp, #24]
  441bac:	ldr	x1, [x0]
  441bb0:	mov	x0, #0x4e4d                	// #20045
  441bb4:	movk	x0, #0x4249, lsl #16
  441bb8:	cmp	x1, x0
  441bbc:	b.eq	441d20 <config_parse@plt+0x36b70>  // b.none
  441bc0:	ldr	x0, [sp, #24]
  441bc4:	ldr	x1, [x0]
  441bc8:	mov	x0, #0xe0eb                	// #57579
  441bcc:	movk	x0, #0x27, lsl #16
  441bd0:	cmp	x1, x0
  441bd4:	b.eq	441d20 <config_parse@plt+0x36b70>  // b.none
  441bd8:	ldr	x0, [sp, #24]
  441bdc:	ldr	x1, [x0]
  441be0:	mov	x0, #0x7270                	// #29296
  441be4:	movk	x0, #0x6367, lsl #16
  441be8:	cmp	x1, x0
  441bec:	b.eq	441d20 <config_parse@plt+0x36b70>  // b.none
  441bf0:	ldr	x0, [sp, #24]
  441bf4:	ldr	x1, [x0]
  441bf8:	mov	x0, #0x6720                	// #26400
  441bfc:	movk	x0, #0x6462, lsl #16
  441c00:	cmp	x1, x0
  441c04:	b.eq	441d20 <config_parse@plt+0x36b70>  // b.none
  441c08:	ldr	x0, [sp, #24]
  441c0c:	ldr	x1, [x0]
  441c10:	mov	x0, #0x1cd1                	// #7377
  441c14:	cmp	x1, x0
  441c18:	b.eq	441d20 <config_parse@plt+0x36b70>  // b.none
  441c1c:	ldr	x0, [sp, #24]
  441c20:	ldr	x1, [x0]
  441c24:	mov	x0, #0x81e4                	// #33252
  441c28:	movk	x0, #0xde5e, lsl #16
  441c2c:	cmp	x1, x0
  441c30:	b.eq	441d20 <config_parse@plt+0x36b70>  // b.none
  441c34:	ldr	x0, [sp, #24]
  441c38:	ldr	x1, [x0]
  441c3c:	mov	x0, #0x58f6                	// #22774
  441c40:	movk	x0, #0x9584, lsl #16
  441c44:	cmp	x1, x0
  441c48:	b.eq	441d20 <config_parse@plt+0x36b70>  // b.none
  441c4c:	ldr	x0, [sp, #24]
  441c50:	ldr	x1, [x0]
  441c54:	mov	x0, #0x202                 	// #514
  441c58:	movk	x0, #0x1980, lsl #16
  441c5c:	cmp	x1, x0
  441c60:	b.eq	441d20 <config_parse@plt+0x36b70>  // b.none
  441c64:	ldr	x0, [sp, #24]
  441c68:	ldr	x1, [x0]
  441c6c:	mov	x0, #0x9fa0                	// #40864
  441c70:	cmp	x1, x0
  441c74:	b.eq	441d20 <config_parse@plt+0x36b70>  // b.none
  441c78:	ldr	x0, [sp, #24]
  441c7c:	ldr	x1, [x0]
  441c80:	mov	x0, #0x676c                	// #26476
  441c84:	movk	x0, #0x6165, lsl #16
  441c88:	cmp	x1, x0
  441c8c:	b.eq	441d20 <config_parse@plt+0x36b70>  // b.none
  441c90:	ldr	x0, [sp, #24]
  441c94:	ldr	x1, [x0]
  441c98:	mov	x0, #0xff8c                	// #65420
  441c9c:	movk	x0, #0xf97c, lsl #16
  441ca0:	cmp	x1, x0
  441ca4:	b.eq	441d20 <config_parse@plt+0x36b70>  // b.none
  441ca8:	ldr	x0, [sp, #24]
  441cac:	ldr	x1, [x0]
  441cb0:	mov	x0, #0x5d53                	// #23891
  441cb4:	movk	x0, #0x4341, lsl #16
  441cb8:	cmp	x1, x0
  441cbc:	b.eq	441d20 <config_parse@plt+0x36b70>  // b.none
  441cc0:	ldr	x0, [sp, #24]
  441cc4:	ldr	x1, [x0]
  441cc8:	mov	x0, #0x6673                	// #26227
  441ccc:	movk	x0, #0x7363, lsl #16
  441cd0:	cmp	x1, x0
  441cd4:	b.eq	441d20 <config_parse@plt+0x36b70>  // b.none
  441cd8:	ldr	x0, [sp, #24]
  441cdc:	ldr	x1, [x0]
  441ce0:	mov	x0, #0x4a11                	// #18961
  441ce4:	movk	x0, #0xcafe, lsl #16
  441ce8:	cmp	x1, x0
  441cec:	b.eq	441d20 <config_parse@plt+0x36b70>  // b.none
  441cf0:	ldr	x0, [sp, #24]
  441cf4:	ldr	x1, [x0]
  441cf8:	mov	x0, #0x6163                	// #24931
  441cfc:	movk	x0, #0x7472, lsl #16
  441d00:	cmp	x1, x0
  441d04:	b.eq	441d20 <config_parse@plt+0x36b70>  // b.none
  441d08:	ldr	x0, [sp, #24]
  441d0c:	ldr	x1, [x0]
  441d10:	mov	x0, #0x6572                	// #25970
  441d14:	movk	x0, #0x6265, lsl #16
  441d18:	cmp	x1, x0
  441d1c:	b.ne	441d28 <config_parse@plt+0x36b78>  // b.any
  441d20:	mov	w0, #0x1                   	// #1
  441d24:	b	441d2c <config_parse@plt+0x36b7c>
  441d28:	mov	w0, #0x0                   	// #0
  441d2c:	ldp	x29, x30, [sp], #32
  441d30:	ret
  441d34:	stp	x29, x30, [sp, #-384]!
  441d38:	mov	x29, sp
  441d3c:	stp	x19, x20, [sp, #16]
  441d40:	str	w0, [sp, #60]
  441d44:	strb	w1, [sp, #59]
  441d48:	str	x2, [sp, #48]
  441d4c:	str	w3, [sp, #44]
  441d50:	strb	w4, [sp, #58]
  441d54:	adrp	x0, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  441d58:	ldr	x0, [x0, #4048]
  441d5c:	ldr	x1, [x0]
  441d60:	str	x1, [sp, #376]
  441d64:	mov	x1, #0x0                   	// #0
  441d68:	str	xzr, [sp, #104]
  441d6c:	strb	wzr, [sp, #79]
  441d70:	ldr	w0, [sp, #60]
  441d74:	lsr	w0, w0, #31
  441d78:	and	w0, w0, #0xff
  441d7c:	and	x0, x0, #0xff
  441d80:	cmp	x0, #0x0
  441d84:	b.eq	441db0 <config_parse@plt+0x36c00>  // b.none
  441d88:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  441d8c:	add	x1, x0, #0xd3
  441d90:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  441d94:	add	x4, x0, #0x1f8
  441d98:	mov	w3, #0x12c                 	// #300
  441d9c:	mov	x2, x1
  441da0:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  441da4:	add	x1, x0, #0xf8
  441da8:	mov	w0, #0x0                   	// #0
  441dac:	bl	409d50 <log_assert_failed_realm@plt>
  441db0:	add	x0, sp, #0x80
  441db4:	mov	x1, x0
  441db8:	ldr	w0, [sp, #60]
  441dbc:	bl	409bf0 <fstatfs64@plt>
  441dc0:	cmp	w0, #0x0
  441dc4:	b.ge	441dd8 <config_parse@plt+0x36c28>  // b.tcont
  441dc8:	bl	40a220 <__errno_location@plt>
  441dcc:	ldr	w0, [x0]
  441dd0:	neg	w19, w0
  441dd4:	b	4421d8 <config_parse@plt+0x37028>
  441dd8:	add	x0, sp, #0x80
  441ddc:	bl	441b58 <config_parse@plt+0x369a8>
  441de0:	str	w0, [sp, #80]
  441de4:	ldr	w0, [sp, #80]
  441de8:	cmp	w0, #0x0
  441dec:	b.lt	4421a4 <config_parse@plt+0x36ff4>  // b.tstop
  441df0:	ldr	w0, [sp, #80]
  441df4:	cmp	w0, #0x0
  441df8:	b.le	441e04 <config_parse@plt+0x36c54>
  441dfc:	str	wzr, [sp, #80]
  441e00:	b	4421c0 <config_parse@plt+0x37010>
  441e04:	ldr	x0, [sp, #208]
  441e08:	and	x0, x0, #0x1
  441e0c:	cmp	x0, #0x0
  441e10:	b.ne	4420dc <config_parse@plt+0x36f2c>  // b.any
  441e14:	mov	w1, #0x2                   	// #2
  441e18:	ldr	w0, [sp, #60]
  441e1c:	bl	40a5f0 <access_fd@plt>
  441e20:	cmn	w0, #0x1e
  441e24:	b.eq	4420dc <config_parse@plt+0x36f2c>  // b.none
  441e28:	ldr	x0, [sp, #48]
  441e2c:	ldr	w0, [x0, #16]
  441e30:	and	w0, w0, #0xf000
  441e34:	cmp	w0, #0x4, lsl #12
  441e38:	b.ne	442080 <config_parse@plt+0x36ed0>  // b.any
  441e3c:	ldrb	w0, [sp, #59]
  441e40:	eor	w0, w0, #0x1
  441e44:	and	w0, w0, #0xff
  441e48:	cmp	w0, #0x0
  441e4c:	b.eq	441e94 <config_parse@plt+0x36ce4>  // b.none
  441e50:	mov	w2, #0x3                   	// #3
  441e54:	mov	w1, #0x406                 	// #1030
  441e58:	ldr	w0, [sp, #60]
  441e5c:	bl	40a510 <fcntl64@plt>
  441e60:	str	w0, [sp, #84]
  441e64:	ldr	w0, [sp, #84]
  441e68:	cmp	w0, #0x0
  441e6c:	b.ge	441e84 <config_parse@plt+0x36cd4>  // b.tcont
  441e70:	bl	40a220 <__errno_location@plt>
  441e74:	ldr	w0, [x0]
  441e78:	neg	w0, w0
  441e7c:	str	w0, [sp, #80]
  441e80:	b	4421c0 <config_parse@plt+0x37010>
  441e84:	ldr	w0, [sp, #84]
  441e88:	str	w0, [sp, #60]
  441e8c:	mov	w0, #0x1                   	// #1
  441e90:	strb	w0, [sp, #59]
  441e94:	ldr	w0, [sp, #60]
  441e98:	bl	409b80 <fdopendir@plt>
  441e9c:	str	x0, [sp, #104]
  441ea0:	ldr	x0, [sp, #104]
  441ea4:	cmp	x0, #0x0
  441ea8:	b.ne	441ec0 <config_parse@plt+0x36d10>  // b.any
  441eac:	bl	40a220 <__errno_location@plt>
  441eb0:	ldr	w0, [x0]
  441eb4:	neg	w0, w0
  441eb8:	str	w0, [sp, #80]
  441ebc:	b	4421c0 <config_parse@plt+0x37010>
  441ec0:	mov	w0, #0xffffffff            	// #-1
  441ec4:	str	w0, [sp, #60]
  441ec8:	bl	40a220 <__errno_location@plt>
  441ecc:	str	wzr, [x0]
  441ed0:	ldr	x0, [sp, #104]
  441ed4:	bl	409dd0 <readdir64@plt>
  441ed8:	str	x0, [sp, #120]
  441edc:	ldr	x0, [sp, #120]
  441ee0:	cmp	x0, #0x0
  441ee4:	b.ne	441f0c <config_parse@plt+0x36d5c>  // b.any
  441ee8:	bl	40a220 <__errno_location@plt>
  441eec:	ldr	w0, [x0]
  441ef0:	cmp	w0, #0x0
  441ef4:	b.le	44207c <config_parse@plt+0x36ecc>
  441ef8:	bl	40a220 <__errno_location@plt>
  441efc:	ldr	w0, [x0]
  441f00:	neg	w0, w0
  441f04:	str	w0, [sp, #80]
  441f08:	b	4421c0 <config_parse@plt+0x37010>
  441f0c:	ldr	x0, [sp, #120]
  441f10:	add	x0, x0, #0x13
  441f14:	bl	409540 <dot_or_dot_dot@plt>
  441f18:	and	w0, w0, #0xff
  441f1c:	cmp	w0, #0x0
  441f20:	b.ne	442060 <config_parse@plt+0x36eb0>  // b.any
  441f24:	ldr	x0, [sp, #104]
  441f28:	bl	409d00 <dirfd@plt>
  441f2c:	mov	w4, w0
  441f30:	ldr	x0, [sp, #120]
  441f34:	add	x0, x0, #0x13
  441f38:	add	x1, sp, #0xf8
  441f3c:	mov	w3, #0x100                 	// #256
  441f40:	mov	x2, x1
  441f44:	mov	x1, x0
  441f48:	mov	w0, w4
  441f4c:	bl	44a8d8 <config_parse@plt+0x3f728>
  441f50:	cmp	w0, #0x0
  441f54:	b.ge	441f6c <config_parse@plt+0x36dbc>  // b.tcont
  441f58:	bl	40a220 <__errno_location@plt>
  441f5c:	ldr	w0, [x0]
  441f60:	neg	w0, w0
  441f64:	str	w0, [sp, #80]
  441f68:	b	4421c0 <config_parse@plt+0x37010>
  441f6c:	ldr	w0, [sp, #264]
  441f70:	and	w0, w0, #0xf000
  441f74:	cmp	w0, #0x4, lsl #12
  441f78:	b.ne	44200c <config_parse@plt+0x36e5c>  // b.any
  441f7c:	ldr	x0, [sp, #104]
  441f80:	bl	409d00 <dirfd@plt>
  441f84:	mov	w3, w0
  441f88:	ldr	x0, [sp, #120]
  441f8c:	add	x0, x0, #0x13
  441f90:	mov	w2, #0xc800                	// #51200
  441f94:	movk	w2, #0xc, lsl #16
  441f98:	mov	x1, x0
  441f9c:	mov	w0, w3
  441fa0:	bl	409630 <openat64@plt>
  441fa4:	str	w0, [sp, #88]
  441fa8:	ldr	w0, [sp, #88]
  441fac:	cmp	w0, #0x0
  441fb0:	b.ge	441fc8 <config_parse@plt+0x36e18>  // b.tcont
  441fb4:	bl	40a220 <__errno_location@plt>
  441fb8:	ldr	w0, [x0]
  441fbc:	neg	w0, w0
  441fc0:	str	w0, [sp, #80]
  441fc4:	b	4421c0 <config_parse@plt+0x37010>
  441fc8:	add	x0, sp, #0xf8
  441fcc:	mov	w4, #0x0                   	// #0
  441fd0:	ldr	w3, [sp, #44]
  441fd4:	mov	x2, x0
  441fd8:	mov	w1, #0x1                   	// #1
  441fdc:	ldr	w0, [sp, #88]
  441fe0:	bl	441d34 <config_parse@plt+0x36b84>
  441fe4:	str	w0, [sp, #80]
  441fe8:	ldr	w0, [sp, #80]
  441fec:	cmp	w0, #0x0
  441ff0:	b.lt	4421ac <config_parse@plt+0x36ffc>  // b.tstop
  441ff4:	ldr	w0, [sp, #80]
  441ff8:	cmp	w0, #0x0
  441ffc:	b.le	442064 <config_parse@plt+0x36eb4>
  442000:	mov	w0, #0x1                   	// #1
  442004:	strb	w0, [sp, #79]
  442008:	b	442064 <config_parse@plt+0x36eb4>
  44200c:	ldr	x0, [sp, #104]
  442010:	bl	409d00 <dirfd@plt>
  442014:	mov	w4, w0
  442018:	ldr	x0, [sp, #120]
  44201c:	add	x0, x0, #0x13
  442020:	add	x1, sp, #0xf8
  442024:	ldr	w3, [sp, #44]
  442028:	mov	x2, x1
  44202c:	mov	x1, x0
  442030:	mov	w0, w4
  442034:	bl	4418e4 <config_parse@plt+0x36734>
  442038:	str	w0, [sp, #80]
  44203c:	ldr	w0, [sp, #80]
  442040:	cmp	w0, #0x0
  442044:	b.lt	4421b4 <config_parse@plt+0x37004>  // b.tstop
  442048:	ldr	w0, [sp, #80]
  44204c:	cmp	w0, #0x0
  442050:	b.le	442064 <config_parse@plt+0x36eb4>
  442054:	mov	w0, #0x1                   	// #1
  442058:	strb	w0, [sp, #79]
  44205c:	b	442064 <config_parse@plt+0x36eb4>
  442060:	nop
  442064:	bl	40a220 <__errno_location@plt>
  442068:	str	wzr, [x0]
  44206c:	ldr	x0, [sp, #104]
  442070:	bl	409dd0 <readdir64@plt>
  442074:	str	x0, [sp, #120]
  442078:	b	441edc <config_parse@plt+0x36d2c>
  44207c:	nop
  442080:	ldr	x0, [sp, #104]
  442084:	cmp	x0, #0x0
  442088:	b.eq	442098 <config_parse@plt+0x36ee8>  // b.none
  44208c:	ldr	x0, [sp, #104]
  442090:	bl	409d00 <dirfd@plt>
  442094:	b	44209c <config_parse@plt+0x36eec>
  442098:	ldr	w0, [sp, #60]
  44209c:	ldr	w3, [sp, #44]
  4420a0:	ldr	x2, [sp, #48]
  4420a4:	mov	x1, #0x0                   	// #0
  4420a8:	bl	4418e4 <config_parse@plt+0x36734>
  4420ac:	str	w0, [sp, #80]
  4420b0:	ldr	w0, [sp, #80]
  4420b4:	cmn	w0, #0x1e
  4420b8:	b.eq	4420e4 <config_parse@plt+0x36f34>  // b.none
  4420bc:	ldr	w0, [sp, #80]
  4420c0:	cmp	w0, #0x0
  4420c4:	b.le	4420d0 <config_parse@plt+0x36f20>
  4420c8:	mov	w0, #0x1                   	// #1
  4420cc:	strb	w0, [sp, #79]
  4420d0:	ldrb	w0, [sp, #79]
  4420d4:	str	w0, [sp, #80]
  4420d8:	b	4421c0 <config_parse@plt+0x37010>
  4420dc:	nop
  4420e0:	b	4420e8 <config_parse@plt+0x36f38>
  4420e4:	nop
  4420e8:	ldrb	w0, [sp, #58]
  4420ec:	eor	w0, w0, #0x1
  4420f0:	and	w0, w0, #0xff
  4420f4:	cmp	w0, #0x0
  4420f8:	b.eq	4421bc <config_parse@plt+0x3700c>  // b.none
  4420fc:	str	xzr, [sp, #112]
  442100:	add	x0, sp, #0x70
  442104:	mov	x1, x0
  442108:	ldr	w0, [sp, #60]
  44210c:	bl	40a850 <fd_get_path@plt>
  442110:	mov	w0, #0x7                   	// #7
  442114:	str	w0, [sp, #92]
  442118:	str	wzr, [sp, #96]
  44211c:	str	wzr, [sp, #100]
  442120:	ldr	w0, [sp, #100]
  442124:	bl	40b180 <log_get_max_level_realm@plt>
  442128:	mov	w1, w0
  44212c:	ldr	w0, [sp, #92]
  442130:	and	w0, w0, #0x7
  442134:	cmp	w1, w0
  442138:	b.lt	442188 <config_parse@plt+0x36fd8>  // b.tstop
  44213c:	ldr	w0, [sp, #100]
  442140:	lsl	w1, w0, #10
  442144:	ldr	w0, [sp, #92]
  442148:	orr	w19, w1, w0
  44214c:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  442150:	add	x20, x0, #0xd3
  442154:	ldr	x0, [sp, #112]
  442158:	bl	440d34 <config_parse@plt+0x35b84>
  44215c:	mov	x6, x0
  442160:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  442164:	add	x5, x0, #0x168
  442168:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  44216c:	add	x4, x0, #0x208
  442170:	mov	w3, #0x190                 	// #400
  442174:	mov	x2, x20
  442178:	ldr	w1, [sp, #96]
  44217c:	mov	w0, w19
  442180:	bl	40a790 <log_internal_realm@plt>
  442184:	b	442190 <config_parse@plt+0x36fe0>
  442188:	ldr	w0, [sp, #96]
  44218c:	cmp	w0, #0x0
  442190:	ldrb	w0, [sp, #79]
  442194:	str	w0, [sp, #80]
  442198:	add	x0, sp, #0x70
  44219c:	bl	440d10 <config_parse@plt+0x35b60>
  4421a0:	b	4421c0 <config_parse@plt+0x37010>
  4421a4:	nop
  4421a8:	b	4421c0 <config_parse@plt+0x37010>
  4421ac:	nop
  4421b0:	b	4421c0 <config_parse@plt+0x37010>
  4421b4:	nop
  4421b8:	b	4421c0 <config_parse@plt+0x37010>
  4421bc:	nop
  4421c0:	ldrb	w0, [sp, #59]
  4421c4:	cmp	w0, #0x0
  4421c8:	b.eq	4421d4 <config_parse@plt+0x37024>  // b.none
  4421cc:	ldr	w0, [sp, #60]
  4421d0:	bl	409c90 <safe_close@plt>
  4421d4:	ldr	w19, [sp, #80]
  4421d8:	add	x0, sp, #0x68
  4421dc:	bl	440d7c <config_parse@plt+0x35bcc>
  4421e0:	mov	w1, w19
  4421e4:	adrp	x0, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  4421e8:	ldr	x0, [x0, #4048]
  4421ec:	ldr	x2, [sp, #376]
  4421f0:	ldr	x0, [x0]
  4421f4:	eor	x0, x2, x0
  4421f8:	cmp	x0, #0x0
  4421fc:	b.eq	442204 <config_parse@plt+0x37054>  // b.none
  442200:	bl	40a440 <__stack_chk_fail@plt>
  442204:	mov	w0, w1
  442208:	ldp	x19, x20, [sp, #16]
  44220c:	ldp	x29, x30, [sp], #384
  442210:	ret
  442214:	stp	x29, x30, [sp, #-176]!
  442218:	mov	x29, sp
  44221c:	str	w0, [sp, #28]
  442220:	strb	w1, [sp, #27]
  442224:	str	w2, [sp, #20]
  442228:	str	w3, [sp, #16]
  44222c:	adrp	x0, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  442230:	ldr	x0, [x0, #4048]
  442234:	ldr	x1, [x0]
  442238:	str	x1, [sp, #168]
  44223c:	mov	x1, #0x0                   	// #0
  442240:	ldr	w0, [sp, #28]
  442244:	lsr	w0, w0, #31
  442248:	and	w0, w0, #0xff
  44224c:	and	x0, x0, #0xff
  442250:	cmp	x0, #0x0
  442254:	b.eq	442280 <config_parse@plt+0x370d0>  // b.none
  442258:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  44225c:	add	x1, x0, #0xd3
  442260:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  442264:	add	x4, x0, #0x218
  442268:	mov	w3, #0x19f                 	// #415
  44226c:	mov	x2, x1
  442270:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  442274:	add	x1, x0, #0xf8
  442278:	mov	w0, #0x0                   	// #0
  44227c:	bl	409d50 <log_assert_failed_realm@plt>
  442280:	ldr	w0, [sp, #20]
  442284:	and	w0, w0, #0xffff
  442288:	cmp	w0, #0x0
  44228c:	b.eq	44229c <config_parse@plt+0x370ec>  // b.none
  442290:	mov	w0, #0xffffffa1            	// #-95
  442294:	str	w0, [sp, #36]
  442298:	b	4423ac <config_parse@plt+0x371fc>
  44229c:	ldr	w0, [sp, #20]
  4422a0:	cmn	w0, #0x20, lsl #12
  4422a4:	b.ne	4422b4 <config_parse@plt+0x37104>  // b.any
  4422a8:	mov	w0, #0xffffffea            	// #-22
  4422ac:	str	w0, [sp, #36]
  4422b0:	b	4423ac <config_parse@plt+0x371fc>
  4422b4:	ldr	w0, [sp, #16]
  4422b8:	cmp	w0, #0x10, lsl #12
  4422bc:	b.eq	4422cc <config_parse@plt+0x3711c>  // b.none
  4422c0:	mov	w0, #0xffffffa1            	// #-95
  4422c4:	str	w0, [sp, #36]
  4422c8:	b	4423ac <config_parse@plt+0x371fc>
  4422cc:	add	x0, sp, #0x28
  4422d0:	mov	x1, x0
  4422d4:	ldr	w0, [sp, #28]
  4422d8:	bl	44a8b8 <config_parse@plt+0x3f708>
  4422dc:	cmp	w0, #0x0
  4422e0:	b.ge	4422f8 <config_parse@plt+0x37148>  // b.tcont
  4422e4:	bl	40a220 <__errno_location@plt>
  4422e8:	ldr	w0, [x0]
  4422ec:	neg	w0, w0
  4422f0:	str	w0, [sp, #36]
  4422f4:	b	4423ac <config_parse@plt+0x371fc>
  4422f8:	ldr	w0, [sp, #64]
  4422fc:	lsr	w1, w0, #16
  442300:	ldr	w0, [sp, #68]
  442304:	lsr	w0, w0, #16
  442308:	cmp	w1, w0
  44230c:	b.eq	44231c <config_parse@plt+0x3716c>  // b.none
  442310:	mov	w0, #0xffffffcc            	// #-52
  442314:	str	w0, [sp, #36]
  442318:	b	4423ac <config_parse@plt+0x371fc>
  44231c:	ldr	w1, [sp, #64]
  442320:	ldr	w0, [sp, #20]
  442324:	eor	w0, w1, w0
  442328:	lsr	w0, w0, #16
  44232c:	cmp	w0, #0x0
  442330:	b.ne	44233c <config_parse@plt+0x3718c>  // b.any
  442334:	mov	w0, #0x0                   	// #0
  442338:	b	4423c4 <config_parse@plt+0x37214>
  44233c:	ldr	w0, [sp, #64]
  442340:	and	w0, w0, #0xffff0000
  442344:	cmn	w0, #0x20, lsl #12
  442348:	b.eq	44238c <config_parse@plt+0x371dc>  // b.none
  44234c:	ldr	w0, [sp, #64]
  442350:	and	w0, w0, #0xffff
  442354:	orr	w1, w0, #0xfffe0000
  442358:	ldr	w0, [sp, #68]
  44235c:	and	w0, w0, #0xffff
  442360:	orr	w0, w0, #0xfffe0000
  442364:	mov	w2, w0
  442368:	ldr	w0, [sp, #28]
  44236c:	bl	40ad30 <fchown@plt>
  442370:	cmp	w0, #0x0
  442374:	b.ge	44238c <config_parse@plt+0x371dc>  // b.tcont
  442378:	bl	40a220 <__errno_location@plt>
  44237c:	ldr	w0, [x0]
  442380:	neg	w0, w0
  442384:	str	w0, [sp, #36]
  442388:	b	4423ac <config_parse@plt+0x371fc>
  44238c:	add	x0, sp, #0x28
  442390:	mov	w4, #0x1                   	// #1
  442394:	ldr	w3, [sp, #20]
  442398:	mov	x2, x0
  44239c:	ldrb	w1, [sp, #27]
  4423a0:	ldr	w0, [sp, #28]
  4423a4:	bl	441d34 <config_parse@plt+0x36b84>
  4423a8:	b	4423c4 <config_parse@plt+0x37214>
  4423ac:	ldrb	w0, [sp, #27]
  4423b0:	cmp	w0, #0x0
  4423b4:	b.eq	4423c0 <config_parse@plt+0x37210>  // b.none
  4423b8:	ldr	w0, [sp, #28]
  4423bc:	bl	409c90 <safe_close@plt>
  4423c0:	ldr	w0, [sp, #36]
  4423c4:	mov	w1, w0
  4423c8:	adrp	x0, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  4423cc:	ldr	x0, [x0, #4048]
  4423d0:	ldr	x2, [sp, #168]
  4423d4:	ldr	x0, [x0]
  4423d8:	eor	x0, x2, x0
  4423dc:	cmp	x0, #0x0
  4423e0:	b.eq	4423e8 <config_parse@plt+0x37238>  // b.none
  4423e4:	bl	40a440 <__stack_chk_fail@plt>
  4423e8:	mov	w0, w1
  4423ec:	ldp	x29, x30, [sp], #176
  4423f0:	ret
  4423f4:	stp	x29, x30, [sp, #-48]!
  4423f8:	mov	x29, sp
  4423fc:	str	x0, [sp, #24]
  442400:	str	w1, [sp, #20]
  442404:	str	w2, [sp, #16]
  442408:	mov	w1, #0xc800                	// #51200
  44240c:	movk	w1, #0xc, lsl #16
  442410:	ldr	x0, [sp, #24]
  442414:	bl	40afe0 <open64@plt>
  442418:	str	w0, [sp, #44]
  44241c:	ldr	w0, [sp, #44]
  442420:	cmp	w0, #0x0
  442424:	b.ge	442438 <config_parse@plt+0x37288>  // b.tcont
  442428:	bl	40a220 <__errno_location@plt>
  44242c:	ldr	w0, [x0]
  442430:	neg	w0, w0
  442434:	b	44244c <config_parse@plt+0x3729c>
  442438:	ldr	w3, [sp, #16]
  44243c:	ldr	w2, [sp, #20]
  442440:	mov	w1, #0x1                   	// #1
  442444:	ldr	w0, [sp, #44]
  442448:	bl	442214 <config_parse@plt+0x37064>
  44244c:	ldp	x29, x30, [sp], #48
  442450:	ret
  442454:	stp	x29, x30, [sp, #-32]!
  442458:	mov	x29, sp
  44245c:	str	x0, [sp, #24]
  442460:	ldr	x0, [sp, #24]
  442464:	ldr	x0, [x0]
  442468:	cmp	x0, #0x0
  44246c:	b.eq	44247c <config_parse@plt+0x372cc>  // b.none
  442470:	ldr	x0, [sp, #24]
  442474:	ldr	x0, [x0]
  442478:	bl	409840 <sd_bus_message_unref@plt>
  44247c:	nop
  442480:	ldp	x29, x30, [sp], #32
  442484:	ret
  442488:	stp	x29, x30, [sp, #-32]!
  44248c:	mov	x29, sp
  442490:	str	x0, [sp, #24]
  442494:	ldr	x0, [sp, #24]
  442498:	ldr	x0, [x0]
  44249c:	bl	40ad70 <free@plt>
  4424a0:	nop
  4424a4:	ldp	x29, x30, [sp], #32
  4424a8:	ret
  4424ac:	sub	sp, sp, #0x10
  4424b0:	str	x0, [sp, #8]
  4424b4:	str	x1, [sp]
  4424b8:	ldr	x0, [sp]
  4424bc:	cmp	x0, #0x0
  4424c0:	cset	w0, ne  // ne = any
  4424c4:	and	w0, w0, #0xff
  4424c8:	and	x0, x0, #0xff
  4424cc:	cmp	x0, #0x0
  4424d0:	b.eq	442514 <config_parse@plt+0x37364>  // b.none
  4424d4:	mov	x2, #0x0                   	// #0
  4424d8:	ldr	x1, [sp, #8]
  4424dc:	ldr	x0, [sp]
  4424e0:	umulh	x0, x1, x0
  4424e4:	cmp	x0, #0x0
  4424e8:	b.eq	4424f0 <config_parse@plt+0x37340>  // b.none
  4424ec:	mov	x2, #0x1                   	// #1
  4424f0:	mov	x0, x2
  4424f4:	cmp	x0, #0x0
  4424f8:	cset	w0, ne  // ne = any
  4424fc:	and	w0, w0, #0xff
  442500:	and	x0, x0, #0xff
  442504:	cmp	x0, #0x0
  442508:	b.eq	442514 <config_parse@plt+0x37364>  // b.none
  44250c:	mov	w0, #0x1                   	// #1
  442510:	b	442518 <config_parse@plt+0x37368>
  442514:	mov	w0, #0x0                   	// #0
  442518:	and	w0, w0, #0x1
  44251c:	and	w0, w0, #0xff
  442520:	add	sp, sp, #0x10
  442524:	ret
  442528:	sub	sp, sp, #0x10
  44252c:	str	x0, [sp, #8]
  442530:	ldr	x0, [sp, #8]
  442534:	cmp	x0, #0x0
  442538:	b.ne	442544 <config_parse@plt+0x37394>  // b.any
  44253c:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  442540:	add	x0, x0, #0x230
  442544:	add	sp, sp, #0x10
  442548:	ret
  44254c:	sub	sp, sp, #0x10
  442550:	str	x0, [sp, #8]
  442554:	ldr	x0, [sp, #8]
  442558:	cmp	x0, #0x0
  44255c:	b.eq	442570 <config_parse@plt+0x373c0>  // b.none
  442560:	ldr	x0, [sp, #8]
  442564:	ldrb	w0, [x0]
  442568:	cmp	w0, #0x0
  44256c:	b.ne	442578 <config_parse@plt+0x373c8>  // b.any
  442570:	mov	w0, #0x1                   	// #1
  442574:	b	44257c <config_parse@plt+0x373cc>
  442578:	mov	w0, #0x0                   	// #0
  44257c:	and	w0, w0, #0x1
  442580:	and	w0, w0, #0xff
  442584:	add	sp, sp, #0x10
  442588:	ret
  44258c:	stp	x29, x30, [sp, #-32]!
  442590:	mov	x29, sp
  442594:	str	x0, [sp, #24]
  442598:	ldr	x0, [sp, #24]
  44259c:	ldr	x0, [x0]
  4425a0:	cmp	x0, #0x0
  4425a4:	b.eq	4425b4 <config_parse@plt+0x37404>  // b.none
  4425a8:	ldr	x0, [sp, #24]
  4425ac:	ldr	x0, [x0]
  4425b0:	bl	4097b0 <bus_wait_for_jobs_free@plt>
  4425b4:	nop
  4425b8:	ldp	x29, x30, [sp], #32
  4425bc:	ret
  4425c0:	sub	sp, sp, #0xb0
  4425c4:	stp	x29, x30, [sp, #16]
  4425c8:	add	x29, sp, #0x10
  4425cc:	str	x0, [sp, #56]
  4425d0:	str	x1, [sp, #48]
  4425d4:	str	w2, [sp, #44]
  4425d8:	str	w3, [sp, #40]
  4425dc:	ldr	x0, [sp, #56]
  4425e0:	cmp	x0, #0x0
  4425e4:	cset	w0, eq  // eq = none
  4425e8:	and	w0, w0, #0xff
  4425ec:	and	x0, x0, #0xff
  4425f0:	cmp	x0, #0x0
  4425f4:	b.eq	442620 <config_parse@plt+0x37470>  // b.none
  4425f8:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  4425fc:	add	x1, x0, #0x23b
  442600:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  442604:	add	x4, x0, #0x820
  442608:	mov	w3, #0x18                  	// #24
  44260c:	mov	x2, x1
  442610:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  442614:	add	x1, x0, #0x258
  442618:	mov	w0, #0x0                   	// #0
  44261c:	bl	409d50 <log_assert_failed_realm@plt>
  442620:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  442624:	add	x4, x0, #0x260
  442628:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  44262c:	add	x3, x0, #0x268
  442630:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  442634:	add	x2, x0, #0x270
  442638:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  44263c:	add	x1, x0, #0x280
  442640:	ldr	x0, [sp, #56]
  442644:	bl	409c40 <sd_bus_message_append@plt>
  442648:	str	w0, [sp, #80]
  44264c:	ldr	w0, [sp, #80]
  442650:	cmp	w0, #0x0
  442654:	b.ge	4426e0 <config_parse@plt+0x37530>  // b.tcont
  442658:	mov	w0, #0x3                   	// #3
  44265c:	str	w0, [sp, #156]
  442660:	ldr	w0, [sp, #80]
  442664:	str	w0, [sp, #160]
  442668:	str	wzr, [sp, #164]
  44266c:	ldr	w0, [sp, #164]
  442670:	bl	40b180 <log_get_max_level_realm@plt>
  442674:	mov	w1, w0
  442678:	ldr	w0, [sp, #156]
  44267c:	and	w0, w0, #0x7
  442680:	cmp	w1, w0
  442684:	b.lt	4426c8 <config_parse@plt+0x37518>  // b.tstop
  442688:	ldr	w0, [sp, #164]
  44268c:	lsl	w1, w0, #10
  442690:	ldr	w0, [sp, #156]
  442694:	orr	w6, w1, w0
  442698:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  44269c:	add	x1, x0, #0x23b
  4426a0:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  4426a4:	add	x5, x0, #0x288
  4426a8:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  4426ac:	add	x4, x0, #0x840
  4426b0:	mov	w3, #0x1c                  	// #28
  4426b4:	mov	x2, x1
  4426b8:	ldr	w1, [sp, #160]
  4426bc:	mov	w0, w6
  4426c0:	bl	40a790 <log_internal_realm@plt>
  4426c4:	b	442be8 <config_parse@plt+0x37a38>
  4426c8:	ldr	w0, [sp, #160]
  4426cc:	cmp	w0, #0x0
  4426d0:	cneg	w0, w0, lt  // lt = tstop
  4426d4:	and	w0, w0, #0xff
  4426d8:	neg	w0, w0
  4426dc:	b	442be8 <config_parse@plt+0x37a38>
  4426e0:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  4426e4:	add	x0, x0, #0x2f0
  4426e8:	str	x0, [sp]
  4426ec:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  4426f0:	add	x7, x0, #0x2b0
  4426f4:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  4426f8:	add	x6, x0, #0x2c0
  4426fc:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  442700:	add	x5, x0, #0x2c8
  442704:	mov	w4, #0x2                   	// #2
  442708:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  44270c:	add	x3, x0, #0x2d8
  442710:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  442714:	add	x2, x0, #0x2e0
  442718:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  44271c:	add	x1, x0, #0x280
  442720:	ldr	x0, [sp, #56]
  442724:	bl	409c40 <sd_bus_message_append@plt>
  442728:	str	w0, [sp, #80]
  44272c:	ldr	w0, [sp, #80]
  442730:	cmp	w0, #0x0
  442734:	b.ge	4427c0 <config_parse@plt+0x37610>  // b.tcont
  442738:	mov	w0, #0x3                   	// #3
  44273c:	str	w0, [sp, #144]
  442740:	ldr	w0, [sp, #80]
  442744:	str	w0, [sp, #148]
  442748:	str	wzr, [sp, #152]
  44274c:	ldr	w0, [sp, #152]
  442750:	bl	40b180 <log_get_max_level_realm@plt>
  442754:	mov	w1, w0
  442758:	ldr	w0, [sp, #144]
  44275c:	and	w0, w0, #0x7
  442760:	cmp	w1, w0
  442764:	b.lt	4427a8 <config_parse@plt+0x375f8>  // b.tstop
  442768:	ldr	w0, [sp, #152]
  44276c:	lsl	w1, w0, #10
  442770:	ldr	w0, [sp, #144]
  442774:	orr	w6, w1, w0
  442778:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  44277c:	add	x1, x0, #0x23b
  442780:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  442784:	add	x5, x0, #0x288
  442788:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  44278c:	add	x4, x0, #0x840
  442790:	mov	w3, #0x2f                  	// #47
  442794:	mov	x2, x1
  442798:	ldr	w1, [sp, #148]
  44279c:	mov	w0, w6
  4427a0:	bl	40a790 <log_internal_realm@plt>
  4427a4:	b	442be8 <config_parse@plt+0x37a38>
  4427a8:	ldr	w0, [sp, #148]
  4427ac:	cmp	w0, #0x0
  4427b0:	cneg	w0, w0, lt  // lt = tstop
  4427b4:	and	w0, w0, #0xff
  4427b8:	neg	w0, w0
  4427bc:	b	442be8 <config_parse@plt+0x37a38>
  4427c0:	str	wzr, [sp, #76]
  4427c4:	b	442a4c <config_parse@plt+0x3789c>
  4427c8:	ldr	w1, [sp, #76]
  4427cc:	mov	x0, x1
  4427d0:	lsl	x0, x0, #3
  4427d4:	add	x0, x0, x1
  4427d8:	lsl	x0, x0, #3
  4427dc:	mov	x1, x0
  4427e0:	ldr	x0, [sp, #48]
  4427e4:	add	x0, x0, x1
  4427e8:	str	x0, [sp, #168]
  4427ec:	ldr	x0, [sp, #168]
  4427f0:	ldr	w0, [x0]
  4427f4:	cmp	w0, #0x0
  4427f8:	b.ne	442a3c <config_parse@plt+0x3788c>  // b.any
  4427fc:	ldr	x0, [sp, #168]
  442800:	ldr	x0, [x0, #8]
  442804:	bl	409760 <is_device_node@plt>
  442808:	str	w0, [sp, #80]
  44280c:	ldr	w0, [sp, #80]
  442810:	cmn	w0, #0x2
  442814:	b.ne	4428a0 <config_parse@plt+0x376f0>  // b.any
  442818:	mov	w0, #0x7                   	// #7
  44281c:	str	w0, [sp, #132]
  442820:	ldr	w0, [sp, #80]
  442824:	str	w0, [sp, #136]
  442828:	str	wzr, [sp, #140]
  44282c:	ldr	w0, [sp, #140]
  442830:	bl	40b180 <log_get_max_level_realm@plt>
  442834:	mov	w1, w0
  442838:	ldr	w0, [sp, #132]
  44283c:	and	w0, w0, #0x7
  442840:	cmp	w1, w0
  442844:	b.lt	442894 <config_parse@plt+0x376e4>  // b.tstop
  442848:	ldr	w0, [sp, #140]
  44284c:	lsl	w1, w0, #10
  442850:	ldr	w0, [sp, #132]
  442854:	orr	w7, w1, w0
  442858:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  44285c:	add	x1, x0, #0x23b
  442860:	ldr	x0, [sp, #168]
  442864:	ldr	x0, [x0, #8]
  442868:	mov	x6, x0
  44286c:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  442870:	add	x5, x0, #0x2f8
  442874:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  442878:	add	x4, x0, #0x840
  44287c:	mov	w3, #0x3a                  	// #58
  442880:	mov	x2, x1
  442884:	ldr	w1, [sp, #136]
  442888:	mov	w0, w7
  44288c:	bl	40a790 <log_internal_realm@plt>
  442890:	b	442a40 <config_parse@plt+0x37890>
  442894:	ldr	w0, [sp, #136]
  442898:	cmp	w0, #0x0
  44289c:	b	442a40 <config_parse@plt+0x37890>
  4428a0:	ldr	w0, [sp, #80]
  4428a4:	cmp	w0, #0x0
  4428a8:	b.ge	442940 <config_parse@plt+0x37790>  // b.tcont
  4428ac:	mov	w0, #0x3                   	// #3
  4428b0:	str	w0, [sp, #120]
  4428b4:	ldr	w0, [sp, #80]
  4428b8:	str	w0, [sp, #124]
  4428bc:	str	wzr, [sp, #128]
  4428c0:	ldr	w0, [sp, #128]
  4428c4:	bl	40b180 <log_get_max_level_realm@plt>
  4428c8:	mov	w1, w0
  4428cc:	ldr	w0, [sp, #120]
  4428d0:	and	w0, w0, #0x7
  4428d4:	cmp	w1, w0
  4428d8:	b.lt	442928 <config_parse@plt+0x37778>  // b.tstop
  4428dc:	ldr	w0, [sp, #128]
  4428e0:	lsl	w1, w0, #10
  4428e4:	ldr	w0, [sp, #120]
  4428e8:	orr	w7, w1, w0
  4428ec:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  4428f0:	add	x1, x0, #0x23b
  4428f4:	ldr	x0, [sp, #168]
  4428f8:	ldr	x0, [x0, #8]
  4428fc:	mov	x6, x0
  442900:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  442904:	add	x5, x0, #0x328
  442908:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  44290c:	add	x4, x0, #0x840
  442910:	mov	w3, #0x3e                  	// #62
  442914:	mov	x2, x1
  442918:	ldr	w1, [sp, #124]
  44291c:	mov	w0, w7
  442920:	bl	40a790 <log_internal_realm@plt>
  442924:	b	442be8 <config_parse@plt+0x37a38>
  442928:	ldr	w0, [sp, #124]
  44292c:	cmp	w0, #0x0
  442930:	cneg	w0, w0, lt  // lt = tstop
  442934:	and	w0, w0, #0xff
  442938:	neg	w0, w0
  44293c:	b	442be8 <config_parse@plt+0x37a38>
  442940:	ldr	w0, [sp, #80]
  442944:	cmp	w0, #0x0
  442948:	b.eq	442a40 <config_parse@plt+0x37890>  // b.none
  44294c:	ldr	x0, [sp, #168]
  442950:	ldr	x1, [x0, #8]
  442954:	ldr	x0, [sp, #168]
  442958:	ldrb	w0, [x0, #4]
  44295c:	cmp	w0, #0x0
  442960:	b.eq	442970 <config_parse@plt+0x377c0>  // b.none
  442964:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  442968:	add	x0, x0, #0x340
  44296c:	b	442978 <config_parse@plt+0x377c8>
  442970:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  442974:	add	x0, x0, #0x2f0
  442978:	mov	x6, x0
  44297c:	mov	x5, x1
  442980:	mov	w4, #0x1                   	// #1
  442984:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  442988:	add	x3, x0, #0x2d8
  44298c:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  442990:	add	x2, x0, #0x2e0
  442994:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  442998:	add	x1, x0, #0x280
  44299c:	ldr	x0, [sp, #56]
  4429a0:	bl	409c40 <sd_bus_message_append@plt>
  4429a4:	str	w0, [sp, #80]
  4429a8:	ldr	w0, [sp, #80]
  4429ac:	cmp	w0, #0x0
  4429b0:	b.ge	442a40 <config_parse@plt+0x37890>  // b.tcont
  4429b4:	mov	w0, #0x3                   	// #3
  4429b8:	str	w0, [sp, #108]
  4429bc:	ldr	w0, [sp, #80]
  4429c0:	str	w0, [sp, #112]
  4429c4:	str	wzr, [sp, #116]
  4429c8:	ldr	w0, [sp, #116]
  4429cc:	bl	40b180 <log_get_max_level_realm@plt>
  4429d0:	mov	w1, w0
  4429d4:	ldr	w0, [sp, #108]
  4429d8:	and	w0, w0, #0x7
  4429dc:	cmp	w1, w0
  4429e0:	b.lt	442a24 <config_parse@plt+0x37874>  // b.tstop
  4429e4:	ldr	w0, [sp, #116]
  4429e8:	lsl	w1, w0, #10
  4429ec:	ldr	w0, [sp, #108]
  4429f0:	orr	w6, w1, w0
  4429f4:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  4429f8:	add	x1, x0, #0x23b
  4429fc:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  442a00:	add	x5, x0, #0x348
  442a04:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  442a08:	add	x4, x0, #0x840
  442a0c:	mov	w3, #0x44                  	// #68
  442a10:	mov	x2, x1
  442a14:	ldr	w1, [sp, #112]
  442a18:	mov	w0, w6
  442a1c:	bl	40a790 <log_internal_realm@plt>
  442a20:	b	442be8 <config_parse@plt+0x37a38>
  442a24:	ldr	w0, [sp, #112]
  442a28:	cmp	w0, #0x0
  442a2c:	cneg	w0, w0, lt  // lt = tstop
  442a30:	and	w0, w0, #0xff
  442a34:	neg	w0, w0
  442a38:	b	442be8 <config_parse@plt+0x37a38>
  442a3c:	nop
  442a40:	ldr	w0, [sp, #76]
  442a44:	add	w0, w0, #0x1
  442a48:	str	w0, [sp, #76]
  442a4c:	ldr	w1, [sp, #76]
  442a50:	ldr	w0, [sp, #44]
  442a54:	cmp	w1, w0
  442a58:	b.cc	4427c8 <config_parse@plt+0x37618>  // b.lo, b.ul, b.last
  442a5c:	ldr	w0, [sp, #40]
  442a60:	cmp	w0, #0x0
  442a64:	b.eq	442be4 <config_parse@plt+0x37a34>  // b.none
  442a68:	ldr	w4, [sp, #40]
  442a6c:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  442a70:	add	x3, x0, #0x370
  442a74:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  442a78:	add	x2, x0, #0x378
  442a7c:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  442a80:	add	x1, x0, #0x280
  442a84:	ldr	x0, [sp, #56]
  442a88:	bl	409c40 <sd_bus_message_append@plt>
  442a8c:	str	w0, [sp, #80]
  442a90:	ldr	w0, [sp, #80]
  442a94:	cmp	w0, #0x0
  442a98:	b.ge	442b24 <config_parse@plt+0x37974>  // b.tcont
  442a9c:	mov	w0, #0x3                   	// #3
  442aa0:	str	w0, [sp, #96]
  442aa4:	ldr	w0, [sp, #80]
  442aa8:	str	w0, [sp, #100]
  442aac:	str	wzr, [sp, #104]
  442ab0:	ldr	w0, [sp, #104]
  442ab4:	bl	40b180 <log_get_max_level_realm@plt>
  442ab8:	mov	w1, w0
  442abc:	ldr	w0, [sp, #96]
  442ac0:	and	w0, w0, #0x7
  442ac4:	cmp	w1, w0
  442ac8:	b.lt	442b0c <config_parse@plt+0x3795c>  // b.tstop
  442acc:	ldr	w0, [sp, #104]
  442ad0:	lsl	w1, w0, #10
  442ad4:	ldr	w0, [sp, #96]
  442ad8:	orr	w6, w1, w0
  442adc:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  442ae0:	add	x1, x0, #0x23b
  442ae4:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  442ae8:	add	x5, x0, #0x288
  442aec:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  442af0:	add	x4, x0, #0x840
  442af4:	mov	w3, #0x4b                  	// #75
  442af8:	mov	x2, x1
  442afc:	ldr	w1, [sp, #100]
  442b00:	mov	w0, w6
  442b04:	bl	40a790 <log_internal_realm@plt>
  442b08:	b	442be8 <config_parse@plt+0x37a38>
  442b0c:	ldr	w0, [sp, #100]
  442b10:	cmp	w0, #0x0
  442b14:	cneg	w0, w0, lt  // lt = tstop
  442b18:	and	w0, w0, #0xff
  442b1c:	neg	w0, w0
  442b20:	b	442be8 <config_parse@plt+0x37a38>
  442b24:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  442b28:	add	x4, x0, #0x388
  442b2c:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  442b30:	add	x3, x0, #0x268
  442b34:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  442b38:	add	x2, x0, #0x390
  442b3c:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  442b40:	add	x1, x0, #0x280
  442b44:	ldr	x0, [sp, #56]
  442b48:	bl	409c40 <sd_bus_message_append@plt>
  442b4c:	str	w0, [sp, #80]
  442b50:	ldr	w0, [sp, #80]
  442b54:	cmp	w0, #0x0
  442b58:	b.ge	442be4 <config_parse@plt+0x37a34>  // b.tcont
  442b5c:	mov	w0, #0x3                   	// #3
  442b60:	str	w0, [sp, #84]
  442b64:	ldr	w0, [sp, #80]
  442b68:	str	w0, [sp, #88]
  442b6c:	str	wzr, [sp, #92]
  442b70:	ldr	w0, [sp, #92]
  442b74:	bl	40b180 <log_get_max_level_realm@plt>
  442b78:	mov	w1, w0
  442b7c:	ldr	w0, [sp, #84]
  442b80:	and	w0, w0, #0x7
  442b84:	cmp	w1, w0
  442b88:	b.lt	442bcc <config_parse@plt+0x37a1c>  // b.tstop
  442b8c:	ldr	w0, [sp, #92]
  442b90:	lsl	w1, w0, #10
  442b94:	ldr	w0, [sp, #84]
  442b98:	orr	w6, w1, w0
  442b9c:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  442ba0:	add	x1, x0, #0x23b
  442ba4:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  442ba8:	add	x5, x0, #0x288
  442bac:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  442bb0:	add	x4, x0, #0x840
  442bb4:	mov	w3, #0x4f                  	// #79
  442bb8:	mov	x2, x1
  442bbc:	ldr	w1, [sp, #88]
  442bc0:	mov	w0, w6
  442bc4:	bl	40a790 <log_internal_realm@plt>
  442bc8:	b	442be8 <config_parse@plt+0x37a38>
  442bcc:	ldr	w0, [sp, #88]
  442bd0:	cmp	w0, #0x0
  442bd4:	cneg	w0, w0, lt  // lt = tstop
  442bd8:	and	w0, w0, #0xff
  442bdc:	neg	w0, w0
  442be0:	b	442be8 <config_parse@plt+0x37a38>
  442be4:	mov	w0, #0x0                   	// #0
  442be8:	ldp	x29, x30, [sp, #16]
  442bec:	add	sp, sp, #0xb0
  442bf0:	ret
  442bf4:	stp	x29, x30, [sp, #-80]!
  442bf8:	mov	x29, sp
  442bfc:	str	x0, [sp, #24]
  442c00:	str	x1, [sp, #16]
  442c04:	adrp	x0, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  442c08:	ldr	x0, [x0, #4048]
  442c0c:	ldr	x1, [x0]
  442c10:	str	x1, [sp, #72]
  442c14:	mov	x1, #0x0                   	// #0
  442c18:	ldr	x0, [sp, #24]
  442c1c:	cmp	x0, #0x0
  442c20:	cset	w0, eq  // eq = none
  442c24:	and	w0, w0, #0xff
  442c28:	and	x0, x0, #0xff
  442c2c:	cmp	x0, #0x0
  442c30:	b.eq	442c5c <config_parse@plt+0x37aac>  // b.none
  442c34:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  442c38:	add	x1, x0, #0x23b
  442c3c:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  442c40:	add	x4, x0, #0x860
  442c44:	mov	w3, #0x59                  	// #89
  442c48:	mov	x2, x1
  442c4c:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  442c50:	add	x1, x0, #0x3a0
  442c54:	mov	w0, #0x0                   	// #0
  442c58:	bl	409d50 <log_assert_failed_realm@plt>
  442c5c:	ldr	x0, [sp, #16]
  442c60:	cmp	x0, #0x0
  442c64:	cset	w0, eq  // eq = none
  442c68:	and	w0, w0, #0xff
  442c6c:	and	x0, x0, #0xff
  442c70:	cmp	x0, #0x0
  442c74:	b.eq	442ca0 <config_parse@plt+0x37af0>  // b.none
  442c78:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  442c7c:	add	x1, x0, #0x23b
  442c80:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  442c84:	add	x4, x0, #0x860
  442c88:	mov	w3, #0x5a                  	// #90
  442c8c:	mov	x2, x1
  442c90:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  442c94:	add	x1, x0, #0x258
  442c98:	mov	w0, #0x0                   	// #0
  442c9c:	bl	409d50 <log_assert_failed_realm@plt>
  442ca0:	add	x0, sp, #0x40
  442ca4:	mov	x1, x0
  442ca8:	ldr	x0, [sp, #24]
  442cac:	bl	40a300 <sd_bus_get_unique_name@plt>
  442cb0:	str	w0, [sp, #36]
  442cb4:	ldr	w0, [sp, #36]
  442cb8:	cmp	w0, #0x0
  442cbc:	b.ge	442d48 <config_parse@plt+0x37b98>  // b.tcont
  442cc0:	mov	w0, #0x3                   	// #3
  442cc4:	str	w0, [sp, #52]
  442cc8:	ldr	w0, [sp, #36]
  442ccc:	str	w0, [sp, #56]
  442cd0:	str	wzr, [sp, #60]
  442cd4:	ldr	w0, [sp, #60]
  442cd8:	bl	40b180 <log_get_max_level_realm@plt>
  442cdc:	mov	w1, w0
  442ce0:	ldr	w0, [sp, #52]
  442ce4:	and	w0, w0, #0x7
  442ce8:	cmp	w1, w0
  442cec:	b.lt	442d30 <config_parse@plt+0x37b80>  // b.tstop
  442cf0:	ldr	w0, [sp, #60]
  442cf4:	lsl	w1, w0, #10
  442cf8:	ldr	w0, [sp, #52]
  442cfc:	orr	w6, w1, w0
  442d00:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  442d04:	add	x1, x0, #0x23b
  442d08:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  442d0c:	add	x5, x0, #0x3a8
  442d10:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  442d14:	add	x4, x0, #0x880
  442d18:	mov	w3, #0x5e                  	// #94
  442d1c:	mov	x2, x1
  442d20:	ldr	w1, [sp, #56]
  442d24:	mov	w0, w6
  442d28:	bl	40a790 <log_internal_realm@plt>
  442d2c:	b	442e0c <config_parse@plt+0x37c5c>
  442d30:	ldr	w0, [sp, #56]
  442d34:	cmp	w0, #0x0
  442d38:	cneg	w0, w0, lt  // lt = tstop
  442d3c:	and	w0, w0, #0xff
  442d40:	neg	w0, w0
  442d44:	b	442e0c <config_parse@plt+0x37c5c>
  442d48:	ldr	x0, [sp, #64]
  442d4c:	mov	x4, x0
  442d50:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  442d54:	add	x3, x0, #0x268
  442d58:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  442d5c:	add	x2, x0, #0x3c8
  442d60:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  442d64:	add	x1, x0, #0x280
  442d68:	ldr	x0, [sp, #16]
  442d6c:	bl	409c40 <sd_bus_message_append@plt>
  442d70:	str	w0, [sp, #36]
  442d74:	ldr	w0, [sp, #36]
  442d78:	cmp	w0, #0x0
  442d7c:	b.ge	442e08 <config_parse@plt+0x37c58>  // b.tcont
  442d80:	mov	w0, #0x3                   	// #3
  442d84:	str	w0, [sp, #40]
  442d88:	ldr	w0, [sp, #36]
  442d8c:	str	w0, [sp, #44]
  442d90:	str	wzr, [sp, #48]
  442d94:	ldr	w0, [sp, #48]
  442d98:	bl	40b180 <log_get_max_level_realm@plt>
  442d9c:	mov	w1, w0
  442da0:	ldr	w0, [sp, #40]
  442da4:	and	w0, w0, #0x7
  442da8:	cmp	w1, w0
  442dac:	b.lt	442df0 <config_parse@plt+0x37c40>  // b.tstop
  442db0:	ldr	w0, [sp, #48]
  442db4:	lsl	w1, w0, #10
  442db8:	ldr	w0, [sp, #40]
  442dbc:	orr	w6, w1, w0
  442dc0:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  442dc4:	add	x1, x0, #0x23b
  442dc8:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  442dcc:	add	x5, x0, #0x288
  442dd0:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  442dd4:	add	x4, x0, #0x880
  442dd8:	mov	w3, #0x62                  	// #98
  442ddc:	mov	x2, x1
  442de0:	ldr	w1, [sp, #44]
  442de4:	mov	w0, w6
  442de8:	bl	40a790 <log_internal_realm@plt>
  442dec:	b	442e0c <config_parse@plt+0x37c5c>
  442df0:	ldr	w0, [sp, #44]
  442df4:	cmp	w0, #0x0
  442df8:	cneg	w0, w0, lt  // lt = tstop
  442dfc:	and	w0, w0, #0xff
  442e00:	neg	w0, w0
  442e04:	b	442e0c <config_parse@plt+0x37c5c>
  442e08:	mov	w0, #0x0                   	// #0
  442e0c:	mov	w1, w0
  442e10:	adrp	x0, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  442e14:	ldr	x0, [x0, #4048]
  442e18:	ldr	x2, [sp, #72]
  442e1c:	ldr	x0, [x0]
  442e20:	eor	x0, x2, x0
  442e24:	cmp	x0, #0x0
  442e28:	b.eq	442e30 <config_parse@plt+0x37c80>  // b.none
  442e2c:	bl	40a440 <__stack_chk_fail@plt>
  442e30:	mov	w0, w1
  442e34:	ldp	x29, x30, [sp], #80
  442e38:	ret
  442e3c:	sub	sp, sp, #0x220
  442e40:	stp	x29, x30, [sp, #192]
  442e44:	add	x29, sp, #0xc0
  442e48:	stp	x19, x20, [sp, #208]
  442e4c:	stp	x21, x22, [sp, #224]
  442e50:	stp	x23, x24, [sp, #240]
  442e54:	stp	x25, x26, [sp, #256]
  442e58:	stp	x27, x28, [sp, #272]
  442e5c:	str	x0, [sp, #408]
  442e60:	str	x1, [sp, #400]
  442e64:	str	w2, [sp, #396]
  442e68:	str	x3, [sp, #384]
  442e6c:	stp	x4, x5, [sp, #368]
  442e70:	str	w6, [sp, #392]
  442e74:	str	x7, [sp, #360]
  442e78:	ldr	x0, [sp, #544]
  442e7c:	str	x0, [sp, #352]
  442e80:	ldr	x0, [sp, #568]
  442e84:	str	x0, [sp, #344]
  442e88:	ldr	x0, [sp, #576]
  442e8c:	str	x0, [sp, #336]
  442e90:	ldr	x0, [sp, #592]
  442e94:	str	x0, [sp, #328]
  442e98:	adrp	x0, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  442e9c:	ldr	x0, [x0, #4048]
  442ea0:	ldr	x1, [x0]
  442ea4:	str	x1, [sp, #536]
  442ea8:	mov	x1, #0x0                   	// #0
  442eac:	str	xzr, [sp, #512]
  442eb0:	str	xzr, [sp, #520]
  442eb4:	str	wzr, [sp, #528]
  442eb8:	ldr	x0, [sp, #408]
  442ebc:	cmp	x0, #0x0
  442ec0:	cset	w0, eq  // eq = none
  442ec4:	and	w0, w0, #0xff
  442ec8:	and	x0, x0, #0xff
  442ecc:	cmp	x0, #0x0
  442ed0:	b.eq	442efc <config_parse@plt+0x37d4c>  // b.none
  442ed4:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  442ed8:	add	x1, x0, #0x23b
  442edc:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  442ee0:	add	x4, x0, #0x8a0
  442ee4:	mov	w3, #0x7a                  	// #122
  442ee8:	mov	x2, x1
  442eec:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  442ef0:	add	x1, x0, #0x3a0
  442ef4:	mov	w0, #0x0                   	// #0
  442ef8:	bl	409d50 <log_assert_failed_realm@plt>
  442efc:	ldrb	w0, [sp, #584]
  442f00:	cmp	w0, #0x0
  442f04:	b.eq	443084 <config_parse@plt+0x37ed4>  // b.none
  442f08:	ldrb	w0, [sp, #368]
  442f0c:	mov	w20, w0
  442f10:	ldrb	w0, [sp, #369]
  442f14:	mov	w21, w0
  442f18:	ldrb	w0, [sp, #370]
  442f1c:	mov	w22, w0
  442f20:	ldrb	w0, [sp, #371]
  442f24:	mov	w23, w0
  442f28:	ldrb	w0, [sp, #372]
  442f2c:	mov	w24, w0
  442f30:	ldrb	w0, [sp, #373]
  442f34:	mov	w25, w0
  442f38:	ldrb	w0, [sp, #374]
  442f3c:	mov	w26, w0
  442f40:	ldrb	w0, [sp, #375]
  442f44:	mov	w27, w0
  442f48:	ldrb	w0, [sp, #376]
  442f4c:	mov	w28, w0
  442f50:	ldrb	w0, [sp, #377]
  442f54:	str	w0, [sp, #292]
  442f58:	ldrb	w0, [sp, #378]
  442f5c:	str	w0, [sp, #296]
  442f60:	ldrb	w0, [sp, #379]
  442f64:	str	w0, [sp, #300]
  442f68:	ldrb	w0, [sp, #380]
  442f6c:	str	w0, [sp, #304]
  442f70:	ldrb	w0, [sp, #381]
  442f74:	str	w0, [sp, #308]
  442f78:	ldrb	w0, [sp, #382]
  442f7c:	str	w0, [sp, #312]
  442f80:	ldrb	w0, [sp, #383]
  442f84:	str	w0, [sp, #316]
  442f88:	ldr	w19, [sp, #396]
  442f8c:	ldr	x0, [sp, #384]
  442f90:	bl	442528 <config_parse@plt+0x37378>
  442f94:	mov	x2, x0
  442f98:	ldr	w0, [sp, #392]
  442f9c:	cmp	w0, #0x0
  442fa0:	cset	w0, gt
  442fa4:	and	w0, w0, #0xff
  442fa8:	mov	w3, w0
  442fac:	add	x1, sp, #0x200
  442fb0:	ldr	w0, [sp, #392]
  442fb4:	str	w0, [sp, #184]
  442fb8:	str	w3, [sp, #176]
  442fbc:	str	x2, [sp, #168]
  442fc0:	str	w19, [sp, #160]
  442fc4:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  442fc8:	add	x0, x0, #0x470
  442fcc:	str	x0, [sp, #152]
  442fd0:	ldr	x0, [sp, #328]
  442fd4:	str	x0, [sp, #144]
  442fd8:	ldr	w2, [sp, #316]
  442fdc:	str	w2, [sp, #136]
  442fe0:	ldr	w2, [sp, #312]
  442fe4:	str	w2, [sp, #128]
  442fe8:	ldr	w2, [sp, #308]
  442fec:	str	w2, [sp, #120]
  442ff0:	ldr	w2, [sp, #304]
  442ff4:	str	w2, [sp, #112]
  442ff8:	ldr	w2, [sp, #300]
  442ffc:	str	w2, [sp, #104]
  443000:	ldr	w2, [sp, #296]
  443004:	str	w2, [sp, #96]
  443008:	ldr	w0, [sp, #292]
  44300c:	str	w0, [sp, #88]
  443010:	str	w28, [sp, #80]
  443014:	str	w27, [sp, #72]
  443018:	str	w26, [sp, #64]
  44301c:	str	w25, [sp, #56]
  443020:	str	w24, [sp, #48]
  443024:	str	w23, [sp, #40]
  443028:	str	w22, [sp, #32]
  44302c:	str	w21, [sp, #24]
  443030:	str	w20, [sp, #16]
  443034:	mov	w0, #0x10                  	// #16
  443038:	str	w0, [sp, #8]
  44303c:	ldr	x0, [sp, #400]
  443040:	str	x0, [sp]
  443044:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  443048:	add	x7, x0, #0x3d8
  44304c:	mov	x6, #0x0                   	// #0
  443050:	mov	x5, x1
  443054:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  443058:	add	x4, x0, #0x3e8
  44305c:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  443060:	add	x3, x0, #0x408
  443064:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  443068:	add	x2, x0, #0x430
  44306c:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  443070:	add	x1, x0, #0x450
  443074:	ldr	x0, [sp, #408]
  443078:	bl	40afd0 <sd_bus_call_method@plt>
  44307c:	str	w0, [sp, #416]
  443080:	b	4436f0 <config_parse@plt+0x38540>
  443084:	str	xzr, [sp, #504]
  443088:	add	x1, sp, #0x1f8
  44308c:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  443090:	add	x5, x0, #0x480
  443094:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  443098:	add	x4, x0, #0x408
  44309c:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  4430a0:	add	x3, x0, #0x430
  4430a4:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  4430a8:	add	x2, x0, #0x450
  4430ac:	ldr	x0, [sp, #408]
  4430b0:	bl	4095c0 <sd_bus_message_new_method_call@plt>
  4430b4:	str	w0, [sp, #416]
  4430b8:	ldr	w0, [sp, #416]
  4430bc:	cmp	w0, #0x0
  4430c0:	b.ge	443154 <config_parse@plt+0x37fa4>  // b.tcont
  4430c4:	mov	w0, #0x3                   	// #3
  4430c8:	str	w0, [sp, #480]
  4430cc:	ldr	w0, [sp, #416]
  4430d0:	str	w0, [sp, #484]
  4430d4:	str	wzr, [sp, #488]
  4430d8:	ldr	w0, [sp, #488]
  4430dc:	bl	40b180 <log_get_max_level_realm@plt>
  4430e0:	mov	w1, w0
  4430e4:	ldr	w0, [sp, #480]
  4430e8:	and	w0, w0, #0x7
  4430ec:	cmp	w1, w0
  4430f0:	b.lt	443138 <config_parse@plt+0x37f88>  // b.tstop
  4430f4:	ldr	w0, [sp, #488]
  4430f8:	lsl	w1, w0, #10
  4430fc:	ldr	w0, [sp, #480]
  443100:	orr	w6, w1, w0
  443104:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  443108:	add	x1, x0, #0x23b
  44310c:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  443110:	add	x5, x0, #0x288
  443114:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  443118:	add	x4, x0, #0x8b8
  44311c:	mov	w3, #0x98                  	// #152
  443120:	mov	x2, x1
  443124:	ldr	w1, [sp, #484]
  443128:	mov	w0, w6
  44312c:	bl	40a790 <log_internal_realm@plt>
  443130:	mov	w19, w0
  443134:	b	44314c <config_parse@plt+0x37f9c>
  443138:	ldr	w0, [sp, #484]
  44313c:	cmp	w0, #0x0
  443140:	cneg	w0, w0, lt  // lt = tstop
  443144:	and	w0, w0, #0xff
  443148:	neg	w19, w0
  44314c:	mov	w20, #0x0                   	// #0
  443150:	b	4436e0 <config_parse@plt+0x38530>
  443154:	ldr	x21, [sp, #504]
  443158:	ldrb	w0, [sp, #368]
  44315c:	str	w0, [sp, #292]
  443160:	ldrb	w0, [sp, #369]
  443164:	str	w0, [sp, #296]
  443168:	ldrb	w0, [sp, #370]
  44316c:	str	w0, [sp, #300]
  443170:	ldrb	w0, [sp, #371]
  443174:	str	w0, [sp, #304]
  443178:	ldrb	w0, [sp, #372]
  44317c:	mov	w22, w0
  443180:	ldrb	w0, [sp, #373]
  443184:	mov	w23, w0
  443188:	ldrb	w0, [sp, #374]
  44318c:	mov	w24, w0
  443190:	ldrb	w0, [sp, #375]
  443194:	mov	w25, w0
  443198:	ldrb	w0, [sp, #376]
  44319c:	mov	w26, w0
  4431a0:	ldrb	w0, [sp, #377]
  4431a4:	mov	w27, w0
  4431a8:	ldrb	w0, [sp, #378]
  4431ac:	mov	w28, w0
  4431b0:	ldrb	w0, [sp, #379]
  4431b4:	str	w0, [sp, #308]
  4431b8:	ldrb	w0, [sp, #380]
  4431bc:	str	w0, [sp, #312]
  4431c0:	ldrb	w0, [sp, #381]
  4431c4:	str	w0, [sp, #316]
  4431c8:	ldrb	w0, [sp, #382]
  4431cc:	str	w0, [sp, #320]
  4431d0:	ldrb	w0, [sp, #383]
  4431d4:	str	w0, [sp, #324]
  4431d8:	ldr	w20, [sp, #396]
  4431dc:	ldr	x0, [sp, #384]
  4431e0:	bl	442528 <config_parse@plt+0x37378>
  4431e4:	mov	x1, x0
  4431e8:	ldr	w0, [sp, #392]
  4431ec:	cmp	w0, #0x0
  4431f0:	cset	w0, gt
  4431f4:	and	w0, w0, #0xff
  4431f8:	mov	w2, w0
  4431fc:	ldr	w0, [sp, #392]
  443200:	str	w0, [sp, #136]
  443204:	str	w2, [sp, #128]
  443208:	str	x1, [sp, #120]
  44320c:	str	w20, [sp, #112]
  443210:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  443214:	add	x0, x0, #0x470
  443218:	str	x0, [sp, #104]
  44321c:	ldr	x0, [sp, #328]
  443220:	str	x0, [sp, #96]
  443224:	ldr	w1, [sp, #324]
  443228:	str	w1, [sp, #88]
  44322c:	ldr	w1, [sp, #320]
  443230:	str	w1, [sp, #80]
  443234:	ldr	w1, [sp, #316]
  443238:	str	w1, [sp, #72]
  44323c:	ldr	w1, [sp, #312]
  443240:	str	w1, [sp, #64]
  443244:	ldr	w1, [sp, #308]
  443248:	str	w1, [sp, #56]
  44324c:	str	w28, [sp, #48]
  443250:	str	w27, [sp, #40]
  443254:	str	w26, [sp, #32]
  443258:	str	w25, [sp, #24]
  44325c:	str	w24, [sp, #16]
  443260:	str	w23, [sp, #8]
  443264:	str	w22, [sp]
  443268:	ldr	w7, [sp, #304]
  44326c:	ldr	w6, [sp, #300]
  443270:	ldr	w5, [sp, #296]
  443274:	ldr	w4, [sp, #292]
  443278:	mov	w3, #0x10                  	// #16
  44327c:	ldr	x2, [sp, #400]
  443280:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  443284:	add	x1, x0, #0x3d8
  443288:	mov	x0, x21
  44328c:	bl	409c40 <sd_bus_message_append@plt>
  443290:	str	w0, [sp, #416]
  443294:	ldr	w0, [sp, #416]
  443298:	cmp	w0, #0x0
  44329c:	b.ge	443330 <config_parse@plt+0x38180>  // b.tcont
  4432a0:	mov	w0, #0x3                   	// #3
  4432a4:	str	w0, [sp, #468]
  4432a8:	ldr	w0, [sp, #416]
  4432ac:	str	w0, [sp, #472]
  4432b0:	str	wzr, [sp, #476]
  4432b4:	ldr	w0, [sp, #476]
  4432b8:	bl	40b180 <log_get_max_level_realm@plt>
  4432bc:	mov	w1, w0
  4432c0:	ldr	w0, [sp, #468]
  4432c4:	and	w0, w0, #0x7
  4432c8:	cmp	w1, w0
  4432cc:	b.lt	443314 <config_parse@plt+0x38164>  // b.tstop
  4432d0:	ldr	w0, [sp, #476]
  4432d4:	lsl	w1, w0, #10
  4432d8:	ldr	w0, [sp, #468]
  4432dc:	orr	w6, w1, w0
  4432e0:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  4432e4:	add	x1, x0, #0x23b
  4432e8:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  4432ec:	add	x5, x0, #0x288
  4432f0:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  4432f4:	add	x4, x0, #0x8b8
  4432f8:	mov	w3, #0xa5                  	// #165
  4432fc:	mov	x2, x1
  443300:	ldr	w1, [sp, #472]
  443304:	mov	w0, w6
  443308:	bl	40a790 <log_internal_realm@plt>
  44330c:	mov	w19, w0
  443310:	b	443328 <config_parse@plt+0x38178>
  443314:	ldr	w0, [sp, #472]
  443318:	cmp	w0, #0x0
  44331c:	cneg	w0, w0, lt  // lt = tstop
  443320:	and	w0, w0, #0xff
  443324:	neg	w19, w0
  443328:	mov	w20, #0x0                   	// #0
  44332c:	b	4436e0 <config_parse@plt+0x38530>
  443330:	ldr	x3, [sp, #504]
  443334:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  443338:	add	x2, x0, #0x280
  44333c:	mov	w1, #0x61                  	// #97
  443340:	mov	x0, x3
  443344:	bl	409ad0 <sd_bus_message_open_container@plt>
  443348:	str	w0, [sp, #416]
  44334c:	ldr	w0, [sp, #416]
  443350:	cmp	w0, #0x0
  443354:	b.ge	4433e8 <config_parse@plt+0x38238>  // b.tcont
  443358:	mov	w0, #0x3                   	// #3
  44335c:	str	w0, [sp, #456]
  443360:	ldr	w0, [sp, #416]
  443364:	str	w0, [sp, #460]
  443368:	str	wzr, [sp, #464]
  44336c:	ldr	w0, [sp, #464]
  443370:	bl	40b180 <log_get_max_level_realm@plt>
  443374:	mov	w1, w0
  443378:	ldr	w0, [sp, #456]
  44337c:	and	w0, w0, #0x7
  443380:	cmp	w1, w0
  443384:	b.lt	4433cc <config_parse@plt+0x3821c>  // b.tstop
  443388:	ldr	w0, [sp, #464]
  44338c:	lsl	w1, w0, #10
  443390:	ldr	w0, [sp, #456]
  443394:	orr	w6, w1, w0
  443398:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  44339c:	add	x1, x0, #0x23b
  4433a0:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  4433a4:	add	x5, x0, #0x288
  4433a8:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  4433ac:	add	x4, x0, #0x8b8
  4433b0:	mov	w3, #0xa9                  	// #169
  4433b4:	mov	x2, x1
  4433b8:	ldr	w1, [sp, #460]
  4433bc:	mov	w0, w6
  4433c0:	bl	40a790 <log_internal_realm@plt>
  4433c4:	mov	w19, w0
  4433c8:	b	4433e0 <config_parse@plt+0x38230>
  4433cc:	ldr	w0, [sp, #460]
  4433d0:	cmp	w0, #0x0
  4433d4:	cneg	w0, w0, lt  // lt = tstop
  4433d8:	and	w0, w0, #0xff
  4433dc:	neg	w19, w0
  4433e0:	mov	w20, #0x0                   	// #0
  4433e4:	b	4436e0 <config_parse@plt+0x38530>
  4433e8:	ldr	x0, [sp, #360]
  4433ec:	bl	44254c <config_parse@plt+0x3739c>
  4433f0:	and	w0, w0, #0xff
  4433f4:	eor	w0, w0, #0x1
  4433f8:	and	w0, w0, #0xff
  4433fc:	cmp	w0, #0x0
  443400:	b.eq	4434cc <config_parse@plt+0x3831c>  // b.none
  443404:	ldr	x5, [sp, #504]
  443408:	ldr	x4, [sp, #360]
  44340c:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  443410:	add	x3, x0, #0x268
  443414:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  443418:	add	x2, x0, #0x4a0
  44341c:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  443420:	add	x1, x0, #0x280
  443424:	mov	x0, x5
  443428:	bl	409c40 <sd_bus_message_append@plt>
  44342c:	str	w0, [sp, #416]
  443430:	ldr	w0, [sp, #416]
  443434:	cmp	w0, #0x0
  443438:	b.ge	4434cc <config_parse@plt+0x3831c>  // b.tcont
  44343c:	mov	w0, #0x3                   	// #3
  443440:	str	w0, [sp, #420]
  443444:	ldr	w0, [sp, #416]
  443448:	str	w0, [sp, #424]
  44344c:	str	wzr, [sp, #428]
  443450:	ldr	w0, [sp, #428]
  443454:	bl	40b180 <log_get_max_level_realm@plt>
  443458:	mov	w1, w0
  44345c:	ldr	w0, [sp, #420]
  443460:	and	w0, w0, #0x7
  443464:	cmp	w1, w0
  443468:	b.lt	4434b0 <config_parse@plt+0x38300>  // b.tstop
  44346c:	ldr	w0, [sp, #428]
  443470:	lsl	w1, w0, #10
  443474:	ldr	w0, [sp, #420]
  443478:	orr	w6, w1, w0
  44347c:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  443480:	add	x1, x0, #0x23b
  443484:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  443488:	add	x5, x0, #0x288
  44348c:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  443490:	add	x4, x0, #0x8b8
  443494:	mov	w3, #0xae                  	// #174
  443498:	mov	x2, x1
  44349c:	ldr	w1, [sp, #424]
  4434a0:	mov	w0, w6
  4434a4:	bl	40a790 <log_internal_realm@plt>
  4434a8:	mov	w19, w0
  4434ac:	b	4434c4 <config_parse@plt+0x38314>
  4434b0:	ldr	w0, [sp, #424]
  4434b4:	cmp	w0, #0x0
  4434b8:	cneg	w0, w0, lt  // lt = tstop
  4434bc:	and	w0, w0, #0xff
  4434c0:	neg	w19, w0
  4434c4:	mov	w20, #0x0                   	// #0
  4434c8:	b	4436e0 <config_parse@plt+0x38530>
  4434cc:	ldr	x0, [sp, #504]
  4434d0:	mov	x1, x0
  4434d4:	ldr	x0, [sp, #408]
  4434d8:	bl	442bf4 <config_parse@plt+0x37a44>
  4434dc:	str	w0, [sp, #416]
  4434e0:	ldr	w0, [sp, #416]
  4434e4:	cmp	w0, #0x0
  4434e8:	b.ge	4434f8 <config_parse@plt+0x38348>  // b.tcont
  4434ec:	ldr	w19, [sp, #416]
  4434f0:	mov	w20, #0x0                   	// #0
  4434f4:	b	4436e0 <config_parse@plt+0x38530>
  4434f8:	ldr	x0, [sp, #504]
  4434fc:	ldr	w3, [sp, #560]
  443500:	ldr	w2, [sp, #552]
  443504:	ldr	x1, [sp, #352]
  443508:	bl	4425c0 <config_parse@plt+0x37410>
  44350c:	str	w0, [sp, #416]
  443510:	ldr	w0, [sp, #416]
  443514:	cmp	w0, #0x0
  443518:	b.ge	443528 <config_parse@plt+0x38378>  // b.tcont
  44351c:	ldr	w19, [sp, #416]
  443520:	mov	w20, #0x0                   	// #0
  443524:	b	4436e0 <config_parse@plt+0x38530>
  443528:	ldr	x0, [sp, #336]
  44352c:	cmp	x0, #0x0
  443530:	b.eq	4435e4 <config_parse@plt+0x38434>  // b.none
  443534:	ldr	x0, [sp, #504]
  443538:	mov	w2, #0x1                   	// #1
  44353c:	ldr	x1, [sp, #336]
  443540:	bl	40a560 <sd_bus_message_copy@plt>
  443544:	str	w0, [sp, #416]
  443548:	ldr	w0, [sp, #416]
  44354c:	cmp	w0, #0x0
  443550:	b.ge	4435e4 <config_parse@plt+0x38434>  // b.tcont
  443554:	mov	w0, #0x3                   	// #3
  443558:	str	w0, [sp, #432]
  44355c:	ldr	w0, [sp, #416]
  443560:	str	w0, [sp, #436]
  443564:	str	wzr, [sp, #440]
  443568:	ldr	w0, [sp, #440]
  44356c:	bl	40b180 <log_get_max_level_realm@plt>
  443570:	mov	w1, w0
  443574:	ldr	w0, [sp, #432]
  443578:	and	w0, w0, #0x7
  44357c:	cmp	w1, w0
  443580:	b.lt	4435c8 <config_parse@plt+0x38418>  // b.tstop
  443584:	ldr	w0, [sp, #440]
  443588:	lsl	w1, w0, #10
  44358c:	ldr	w0, [sp, #432]
  443590:	orr	w6, w1, w0
  443594:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  443598:	add	x1, x0, #0x23b
  44359c:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  4435a0:	add	x5, x0, #0x288
  4435a4:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  4435a8:	add	x4, x0, #0x8b8
  4435ac:	mov	w3, #0xc0                  	// #192
  4435b0:	mov	x2, x1
  4435b4:	ldr	w1, [sp, #436]
  4435b8:	mov	w0, w6
  4435bc:	bl	40a790 <log_internal_realm@plt>
  4435c0:	mov	w19, w0
  4435c4:	b	4435dc <config_parse@plt+0x3842c>
  4435c8:	ldr	w0, [sp, #436]
  4435cc:	cmp	w0, #0x0
  4435d0:	cneg	w0, w0, lt  // lt = tstop
  4435d4:	and	w0, w0, #0xff
  4435d8:	neg	w19, w0
  4435dc:	mov	w20, #0x0                   	// #0
  4435e0:	b	4436e0 <config_parse@plt+0x38530>
  4435e4:	ldr	x0, [sp, #504]
  4435e8:	ldr	x2, [sp, #344]
  4435ec:	mov	w1, #0x0                   	// #0
  4435f0:	bl	409f30 <bus_append_unit_property_assignment_many@plt>
  4435f4:	str	w0, [sp, #416]
  4435f8:	ldr	w0, [sp, #416]
  4435fc:	cmp	w0, #0x0
  443600:	b.ge	443610 <config_parse@plt+0x38460>  // b.tcont
  443604:	ldr	w19, [sp, #416]
  443608:	mov	w20, #0x0                   	// #0
  44360c:	b	4436e0 <config_parse@plt+0x38530>
  443610:	ldr	x0, [sp, #504]
  443614:	bl	40b1a0 <sd_bus_message_close_container@plt>
  443618:	str	w0, [sp, #416]
  44361c:	ldr	w0, [sp, #416]
  443620:	cmp	w0, #0x0
  443624:	b.ge	4436b8 <config_parse@plt+0x38508>  // b.tcont
  443628:	mov	w0, #0x3                   	// #3
  44362c:	str	w0, [sp, #444]
  443630:	ldr	w0, [sp, #416]
  443634:	str	w0, [sp, #448]
  443638:	str	wzr, [sp, #452]
  44363c:	ldr	w0, [sp, #452]
  443640:	bl	40b180 <log_get_max_level_realm@plt>
  443644:	mov	w1, w0
  443648:	ldr	w0, [sp, #444]
  44364c:	and	w0, w0, #0x7
  443650:	cmp	w1, w0
  443654:	b.lt	44369c <config_parse@plt+0x384ec>  // b.tstop
  443658:	ldr	w0, [sp, #452]
  44365c:	lsl	w1, w0, #10
  443660:	ldr	w0, [sp, #444]
  443664:	orr	w6, w1, w0
  443668:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  44366c:	add	x1, x0, #0x23b
  443670:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  443674:	add	x5, x0, #0x288
  443678:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  44367c:	add	x4, x0, #0x8b8
  443680:	mov	w3, #0xc9                  	// #201
  443684:	mov	x2, x1
  443688:	ldr	w1, [sp, #448]
  44368c:	mov	w0, w6
  443690:	bl	40a790 <log_internal_realm@plt>
  443694:	mov	w19, w0
  443698:	b	4436b0 <config_parse@plt+0x38500>
  44369c:	ldr	w0, [sp, #448]
  4436a0:	cmp	w0, #0x0
  4436a4:	cneg	w0, w0, lt  // lt = tstop
  4436a8:	and	w0, w0, #0xff
  4436ac:	neg	w19, w0
  4436b0:	mov	w20, #0x0                   	// #0
  4436b4:	b	4436e0 <config_parse@plt+0x38530>
  4436b8:	ldr	x0, [sp, #504]
  4436bc:	add	x1, sp, #0x200
  4436c0:	mov	x4, #0x0                   	// #0
  4436c4:	mov	x3, x1
  4436c8:	mov	x2, #0x0                   	// #0
  4436cc:	mov	x1, x0
  4436d0:	ldr	x0, [sp, #408]
  4436d4:	bl	40a670 <sd_bus_call@plt>
  4436d8:	str	w0, [sp, #416]
  4436dc:	mov	w20, #0x1                   	// #1
  4436e0:	add	x0, sp, #0x1f8
  4436e4:	bl	442454 <config_parse@plt+0x372a4>
  4436e8:	cmp	w20, #0x1
  4436ec:	b.ne	44379c <config_parse@plt+0x385ec>  // b.any
  4436f0:	ldr	w0, [sp, #416]
  4436f4:	cmp	w0, #0x0
  4436f8:	b.ge	443798 <config_parse@plt+0x385e8>  // b.tcont
  4436fc:	mov	w0, #0x3                   	// #3
  443700:	str	w0, [sp, #492]
  443704:	ldr	w0, [sp, #416]
  443708:	str	w0, [sp, #496]
  44370c:	str	wzr, [sp, #500]
  443710:	ldr	w0, [sp, #500]
  443714:	bl	40b180 <log_get_max_level_realm@plt>
  443718:	mov	w1, w0
  44371c:	ldr	w0, [sp, #492]
  443720:	and	w0, w0, #0x7
  443724:	cmp	w1, w0
  443728:	b.lt	443780 <config_parse@plt+0x385d0>  // b.tstop
  44372c:	ldr	w0, [sp, #500]
  443730:	lsl	w1, w0, #10
  443734:	ldr	w0, [sp, #492]
  443738:	orr	w19, w1, w0
  44373c:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  443740:	add	x20, x0, #0x23b
  443744:	add	x0, sp, #0x200
  443748:	ldr	w1, [sp, #416]
  44374c:	bl	409570 <bus_error_message@plt>
  443750:	mov	x6, x0
  443754:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  443758:	add	x5, x0, #0x4a8
  44375c:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  443760:	add	x4, x0, #0x8b8
  443764:	mov	w3, #0xcf                  	// #207
  443768:	mov	x2, x20
  44376c:	ldr	w1, [sp, #496]
  443770:	mov	w0, w19
  443774:	bl	40a790 <log_internal_realm@plt>
  443778:	mov	w19, w0
  44377c:	b	44379c <config_parse@plt+0x385ec>
  443780:	ldr	w0, [sp, #496]
  443784:	cmp	w0, #0x0
  443788:	cneg	w0, w0, lt  // lt = tstop
  44378c:	and	w0, w0, #0xff
  443790:	neg	w19, w0
  443794:	b	44379c <config_parse@plt+0x385ec>
  443798:	mov	w19, #0x0                   	// #0
  44379c:	add	x0, sp, #0x200
  4437a0:	bl	40a650 <sd_bus_error_free@plt>
  4437a4:	mov	w1, w19
  4437a8:	adrp	x0, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  4437ac:	ldr	x0, [x0, #4048]
  4437b0:	ldr	x2, [sp, #536]
  4437b4:	ldr	x0, [x0]
  4437b8:	eor	x0, x2, x0
  4437bc:	cmp	x0, #0x0
  4437c0:	b.eq	4437c8 <config_parse@plt+0x38618>  // b.none
  4437c4:	bl	40a440 <__stack_chk_fail@plt>
  4437c8:	mov	w0, w1
  4437cc:	ldp	x19, x20, [sp, #208]
  4437d0:	ldp	x21, x22, [sp, #224]
  4437d4:	ldp	x23, x24, [sp, #240]
  4437d8:	ldp	x25, x26, [sp, #256]
  4437dc:	ldp	x27, x28, [sp, #272]
  4437e0:	ldp	x29, x30, [sp, #192]
  4437e4:	add	sp, sp, #0x220
  4437e8:	ret
  4437ec:	sub	sp, sp, #0x70
  4437f0:	stp	x29, x30, [sp, #16]
  4437f4:	add	x29, sp, #0x10
  4437f8:	stp	x19, x20, [sp, #32]
  4437fc:	str	x0, [sp, #56]
  443800:	str	x1, [sp, #48]
  443804:	adrp	x0, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  443808:	ldr	x0, [x0, #4048]
  44380c:	ldr	x1, [x0]
  443810:	str	x1, [sp, #104]
  443814:	mov	x1, #0x0                   	// #0
  443818:	str	xzr, [sp, #80]
  44381c:	str	xzr, [sp, #88]
  443820:	str	wzr, [sp, #96]
  443824:	ldr	x0, [sp, #56]
  443828:	cmp	x0, #0x0
  44382c:	cset	w0, eq  // eq = none
  443830:	and	w0, w0, #0xff
  443834:	and	x0, x0, #0xff
  443838:	cmp	x0, #0x0
  44383c:	b.eq	443868 <config_parse@plt+0x386b8>  // b.none
  443840:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  443844:	add	x1, x0, #0x23b
  443848:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  44384c:	add	x4, x0, #0x8d0
  443850:	mov	w3, #0xdb                  	// #219
  443854:	mov	x2, x1
  443858:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  44385c:	add	x1, x0, #0x3a0
  443860:	mov	w0, #0x0                   	// #0
  443864:	bl	409d50 <log_assert_failed_realm@plt>
  443868:	add	x1, sp, #0x50
  44386c:	ldr	x0, [sp, #48]
  443870:	str	x0, [sp]
  443874:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  443878:	add	x7, x0, #0x268
  44387c:	mov	x6, #0x0                   	// #0
  443880:	mov	x5, x1
  443884:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  443888:	add	x4, x0, #0x4c8
  44388c:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  443890:	add	x3, x0, #0x408
  443894:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  443898:	add	x2, x0, #0x430
  44389c:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  4438a0:	add	x1, x0, #0x450
  4438a4:	ldr	x0, [sp, #56]
  4438a8:	bl	40afd0 <sd_bus_call_method@plt>
  4438ac:	str	w0, [sp, #64]
  4438b0:	ldr	w0, [sp, #64]
  4438b4:	cmp	w0, #0x0
  4438b8:	b.ge	443940 <config_parse@plt+0x38790>  // b.tcont
  4438bc:	mov	w0, #0x7                   	// #7
  4438c0:	str	w0, [sp, #68]
  4438c4:	str	wzr, [sp, #72]
  4438c8:	str	wzr, [sp, #76]
  4438cc:	ldr	w0, [sp, #76]
  4438d0:	bl	40b180 <log_get_max_level_realm@plt>
  4438d4:	mov	w1, w0
  4438d8:	ldr	w0, [sp, #68]
  4438dc:	and	w0, w0, #0x7
  4438e0:	cmp	w1, w0
  4438e4:	b.lt	443938 <config_parse@plt+0x38788>  // b.tstop
  4438e8:	ldr	w0, [sp, #76]
  4438ec:	lsl	w1, w0, #10
  4438f0:	ldr	w0, [sp, #68]
  4438f4:	orr	w19, w1, w0
  4438f8:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  4438fc:	add	x20, x0, #0x23b
  443900:	add	x0, sp, #0x50
  443904:	ldr	w1, [sp, #64]
  443908:	bl	409570 <bus_error_message@plt>
  44390c:	mov	x6, x0
  443910:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  443914:	add	x5, x0, #0x4e0
  443918:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  44391c:	add	x4, x0, #0x8e8
  443920:	mov	w3, #0xe8                  	// #232
  443924:	mov	x2, x20
  443928:	ldr	w1, [sp, #72]
  44392c:	mov	w0, w19
  443930:	bl	40a790 <log_internal_realm@plt>
  443934:	b	443940 <config_parse@plt+0x38790>
  443938:	ldr	w0, [sp, #72]
  44393c:	cmp	w0, #0x0
  443940:	mov	w19, #0x0                   	// #0
  443944:	add	x0, sp, #0x50
  443948:	bl	40a650 <sd_bus_error_free@plt>
  44394c:	mov	w1, w19
  443950:	adrp	x0, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  443954:	ldr	x0, [x0, #4048]
  443958:	ldr	x2, [sp, #104]
  44395c:	ldr	x0, [x0]
  443960:	eor	x0, x2, x0
  443964:	cmp	x0, #0x0
  443968:	b.eq	443970 <config_parse@plt+0x387c0>  // b.none
  44396c:	bl	40a440 <__stack_chk_fail@plt>
  443970:	mov	w0, w1
  443974:	ldp	x19, x20, [sp, #32]
  443978:	ldp	x29, x30, [sp, #16]
  44397c:	add	sp, sp, #0x70
  443980:	ret
  443984:	stp	x29, x30, [sp, #-368]!
  443988:	mov	x29, sp
  44398c:	stp	x19, x20, [sp, #16]
  443990:	sub	sp, sp, #0x70
  443994:	str	x0, [x29, #88]
  443998:	str	x1, [x29, #80]
  44399c:	str	w2, [x29, #76]
  4439a0:	str	x3, [x29, #64]
  4439a4:	str	x4, [x29, #56]
  4439a8:	str	w5, [x29, #72]
  4439ac:	str	w6, [x29, #52]
  4439b0:	str	x7, [x29, #40]
  4439b4:	ldr	x0, [x29, #368]
  4439b8:	str	x0, [x29, #32]
  4439bc:	adrp	x0, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  4439c0:	ldr	x0, [x0, #4048]
  4439c4:	ldr	x1, [x0]
  4439c8:	str	x1, [x29, #360]
  4439cc:	mov	x1, #0x0                   	// #0
  4439d0:	str	xzr, [x29, #232]
  4439d4:	str	xzr, [x29, #240]
  4439d8:	str	xzr, [x29, #320]
  4439dc:	str	xzr, [x29, #328]
  4439e0:	str	wzr, [x29, #336]
  4439e4:	str	xzr, [x29, #248]
  4439e8:	str	xzr, [x29, #256]
  4439ec:	ldr	x0, [x29, #88]
  4439f0:	cmp	x0, #0x0
  4439f4:	cset	w0, eq  // eq = none
  4439f8:	and	w0, w0, #0xff
  4439fc:	and	x0, x0, #0xff
  443a00:	cmp	x0, #0x0
  443a04:	b.eq	443a30 <config_parse@plt+0x38880>  // b.none
  443a08:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  443a0c:	add	x1, x0, #0x23b
  443a10:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  443a14:	add	x4, x0, #0x900
  443a18:	mov	w3, #0xff                  	// #255
  443a1c:	mov	x2, x1
  443a20:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  443a24:	add	x1, x0, #0x3a0
  443a28:	mov	w0, #0x0                   	// #0
  443a2c:	bl	409d50 <log_assert_failed_realm@plt>
  443a30:	add	x0, x29, #0xf8
  443a34:	mov	x1, x0
  443a38:	ldr	x0, [x29, #88]
  443a3c:	bl	40a380 <bus_wait_for_jobs_new@plt>
  443a40:	str	w0, [x29, #96]
  443a44:	ldr	w0, [x29, #96]
  443a48:	cmp	w0, #0x0
  443a4c:	b.ge	443adc <config_parse@plt+0x3892c>  // b.tcont
  443a50:	mov	w0, #0x3                   	// #3
  443a54:	str	w0, [x29, #220]
  443a58:	ldr	w0, [x29, #96]
  443a5c:	str	w0, [x29, #224]
  443a60:	str	wzr, [x29, #228]
  443a64:	ldr	w0, [x29, #228]
  443a68:	bl	40b180 <log_get_max_level_realm@plt>
  443a6c:	mov	w1, w0
  443a70:	ldr	w0, [x29, #220]
  443a74:	and	w0, w0, #0x7
  443a78:	cmp	w1, w0
  443a7c:	b.lt	443ac4 <config_parse@plt+0x38914>  // b.tstop
  443a80:	ldr	w0, [x29, #228]
  443a84:	lsl	w1, w0, #10
  443a88:	ldr	w0, [x29, #220]
  443a8c:	orr	w6, w1, w0
  443a90:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  443a94:	add	x1, x0, #0x23b
  443a98:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  443a9c:	add	x5, x0, #0x508
  443aa0:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  443aa4:	add	x4, x0, #0x910
  443aa8:	mov	w3, #0x103                 	// #259
  443aac:	mov	x2, x1
  443ab0:	ldr	w1, [x29, #224]
  443ab4:	mov	w0, w6
  443ab8:	bl	40a790 <log_internal_realm@plt>
  443abc:	mov	w19, w0
  443ac0:	b	44453c <config_parse@plt+0x3938c>
  443ac4:	ldr	w0, [x29, #224]
  443ac8:	cmp	w0, #0x0
  443acc:	cneg	w0, w0, lt  // lt = tstop
  443ad0:	and	w0, w0, #0xff
  443ad4:	neg	w19, w0
  443ad8:	b	44453c <config_parse@plt+0x3938c>
  443adc:	add	x0, x29, #0x100
  443ae0:	mov	x4, x0
  443ae4:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  443ae8:	add	x3, x0, #0x520
  443aec:	mov	w2, #0x0                   	// #0
  443af0:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  443af4:	add	x1, x0, #0x528
  443af8:	ldr	x0, [x29, #80]
  443afc:	bl	40a8d0 <unit_name_mangle_with_suffix@plt>
  443b00:	str	w0, [x29, #96]
  443b04:	ldr	w0, [x29, #96]
  443b08:	cmp	w0, #0x0
  443b0c:	b.ge	443b9c <config_parse@plt+0x389ec>  // b.tcont
  443b10:	mov	w0, #0x3                   	// #3
  443b14:	str	w0, [x29, #208]
  443b18:	ldr	w0, [x29, #96]
  443b1c:	str	w0, [x29, #212]
  443b20:	str	wzr, [x29, #216]
  443b24:	ldr	w0, [x29, #216]
  443b28:	bl	40b180 <log_get_max_level_realm@plt>
  443b2c:	mov	w1, w0
  443b30:	ldr	w0, [x29, #208]
  443b34:	and	w0, w0, #0x7
  443b38:	cmp	w1, w0
  443b3c:	b.lt	443b84 <config_parse@plt+0x389d4>  // b.tstop
  443b40:	ldr	w0, [x29, #216]
  443b44:	lsl	w1, w0, #10
  443b48:	ldr	w0, [x29, #208]
  443b4c:	orr	w6, w1, w0
  443b50:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  443b54:	add	x1, x0, #0x23b
  443b58:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  443b5c:	add	x5, x0, #0x538
  443b60:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  443b64:	add	x4, x0, #0x910
  443b68:	mov	w3, #0x107                 	// #263
  443b6c:	mov	x2, x1
  443b70:	ldr	w1, [x29, #212]
  443b74:	mov	w0, w6
  443b78:	bl	40a790 <log_internal_realm@plt>
  443b7c:	mov	w19, w0
  443b80:	b	44453c <config_parse@plt+0x3938c>
  443b84:	ldr	w0, [x29, #212]
  443b88:	cmp	w0, #0x0
  443b8c:	cneg	w0, w0, lt  // lt = tstop
  443b90:	and	w0, w0, #0xff
  443b94:	neg	w19, w0
  443b98:	b	44453c <config_parse@plt+0x3938c>
  443b9c:	add	x1, x29, #0xe8
  443ba0:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  443ba4:	add	x5, x0, #0x558
  443ba8:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  443bac:	add	x4, x0, #0x570
  443bb0:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  443bb4:	add	x3, x0, #0x598
  443bb8:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  443bbc:	add	x2, x0, #0x5b8
  443bc0:	ldr	x0, [x29, #88]
  443bc4:	bl	4095c0 <sd_bus_message_new_method_call@plt>
  443bc8:	str	w0, [x29, #96]
  443bcc:	ldr	w0, [x29, #96]
  443bd0:	cmp	w0, #0x0
  443bd4:	b.ge	443c64 <config_parse@plt+0x38ab4>  // b.tcont
  443bd8:	mov	w0, #0x3                   	// #3
  443bdc:	str	w0, [x29, #196]
  443be0:	ldr	w0, [x29, #96]
  443be4:	str	w0, [x29, #200]
  443be8:	str	wzr, [x29, #204]
  443bec:	ldr	w0, [x29, #204]
  443bf0:	bl	40b180 <log_get_max_level_realm@plt>
  443bf4:	mov	w1, w0
  443bf8:	ldr	w0, [x29, #196]
  443bfc:	and	w0, w0, #0x7
  443c00:	cmp	w1, w0
  443c04:	b.lt	443c4c <config_parse@plt+0x38a9c>  // b.tstop
  443c08:	ldr	w0, [x29, #204]
  443c0c:	lsl	w1, w0, #10
  443c10:	ldr	w0, [x29, #196]
  443c14:	orr	w6, w1, w0
  443c18:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  443c1c:	add	x1, x0, #0x23b
  443c20:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  443c24:	add	x5, x0, #0x288
  443c28:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  443c2c:	add	x4, x0, #0x910
  443c30:	mov	w3, #0x111                 	// #273
  443c34:	mov	x2, x1
  443c38:	ldr	w1, [x29, #200]
  443c3c:	mov	w0, w6
  443c40:	bl	40a790 <log_internal_realm@plt>
  443c44:	mov	w19, w0
  443c48:	b	44453c <config_parse@plt+0x3938c>
  443c4c:	ldr	w0, [x29, #200]
  443c50:	cmp	w0, #0x0
  443c54:	cneg	w0, w0, lt  // lt = tstop
  443c58:	and	w0, w0, #0xff
  443c5c:	neg	w19, w0
  443c60:	b	44453c <config_parse@plt+0x3938c>
  443c64:	ldr	x4, [x29, #232]
  443c68:	ldr	x1, [x29, #256]
  443c6c:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  443c70:	add	x3, x0, #0x5d8
  443c74:	mov	x2, x1
  443c78:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  443c7c:	add	x1, x0, #0x5e0
  443c80:	mov	x0, x4
  443c84:	bl	409c40 <sd_bus_message_append@plt>
  443c88:	str	w0, [x29, #96]
  443c8c:	ldr	w0, [x29, #96]
  443c90:	cmp	w0, #0x0
  443c94:	b.ge	443d24 <config_parse@plt+0x38b74>  // b.tcont
  443c98:	mov	w0, #0x3                   	// #3
  443c9c:	str	w0, [x29, #184]
  443ca0:	ldr	w0, [x29, #96]
  443ca4:	str	w0, [x29, #188]
  443ca8:	str	wzr, [x29, #192]
  443cac:	ldr	w0, [x29, #192]
  443cb0:	bl	40b180 <log_get_max_level_realm@plt>
  443cb4:	mov	w1, w0
  443cb8:	ldr	w0, [x29, #184]
  443cbc:	and	w0, w0, #0x7
  443cc0:	cmp	w1, w0
  443cc4:	b.lt	443d0c <config_parse@plt+0x38b5c>  // b.tstop
  443cc8:	ldr	w0, [x29, #192]
  443ccc:	lsl	w1, w0, #10
  443cd0:	ldr	w0, [x29, #184]
  443cd4:	orr	w6, w1, w0
  443cd8:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  443cdc:	add	x1, x0, #0x23b
  443ce0:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  443ce4:	add	x5, x0, #0x288
  443ce8:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  443cec:	add	x4, x0, #0x910
  443cf0:	mov	w3, #0x115                 	// #277
  443cf4:	mov	x2, x1
  443cf8:	ldr	w1, [x29, #188]
  443cfc:	mov	w0, w6
  443d00:	bl	40a790 <log_internal_realm@plt>
  443d04:	mov	w19, w0
  443d08:	b	44453c <config_parse@plt+0x3938c>
  443d0c:	ldr	w0, [x29, #188]
  443d10:	cmp	w0, #0x0
  443d14:	cneg	w0, w0, lt  // lt = tstop
  443d18:	and	w0, w0, #0xff
  443d1c:	neg	w19, w0
  443d20:	b	44453c <config_parse@plt+0x3938c>
  443d24:	ldr	x3, [x29, #232]
  443d28:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  443d2c:	add	x2, x0, #0x280
  443d30:	mov	w1, #0x61                  	// #97
  443d34:	mov	x0, x3
  443d38:	bl	409ad0 <sd_bus_message_open_container@plt>
  443d3c:	str	w0, [x29, #96]
  443d40:	ldr	w0, [x29, #96]
  443d44:	cmp	w0, #0x0
  443d48:	b.ge	443dd8 <config_parse@plt+0x38c28>  // b.tcont
  443d4c:	mov	w0, #0x3                   	// #3
  443d50:	str	w0, [x29, #172]
  443d54:	ldr	w0, [x29, #96]
  443d58:	str	w0, [x29, #176]
  443d5c:	str	wzr, [x29, #180]
  443d60:	ldr	w0, [x29, #180]
  443d64:	bl	40b180 <log_get_max_level_realm@plt>
  443d68:	mov	w1, w0
  443d6c:	ldr	w0, [x29, #172]
  443d70:	and	w0, w0, #0x7
  443d74:	cmp	w1, w0
  443d78:	b.lt	443dc0 <config_parse@plt+0x38c10>  // b.tstop
  443d7c:	ldr	w0, [x29, #180]
  443d80:	lsl	w1, w0, #10
  443d84:	ldr	w0, [x29, #172]
  443d88:	orr	w6, w1, w0
  443d8c:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  443d90:	add	x1, x0, #0x23b
  443d94:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  443d98:	add	x5, x0, #0x288
  443d9c:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  443da0:	add	x4, x0, #0x910
  443da4:	mov	w3, #0x11a                 	// #282
  443da8:	mov	x2, x1
  443dac:	ldr	w1, [x29, #176]
  443db0:	mov	w0, w6
  443db4:	bl	40a790 <log_internal_realm@plt>
  443db8:	mov	w19, w0
  443dbc:	b	44453c <config_parse@plt+0x3938c>
  443dc0:	ldr	w0, [x29, #176]
  443dc4:	cmp	w0, #0x0
  443dc8:	cneg	w0, w0, lt  // lt = tstop
  443dcc:	and	w0, w0, #0xff
  443dd0:	neg	w19, w0
  443dd4:	b	44453c <config_parse@plt+0x3938c>
  443dd8:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  443ddc:	add	x0, x0, #0x5e8
  443de0:	str	x0, [x29, #344]
  443de4:	ldr	x0, [x29, #80]
  443de8:	str	x0, [x29, #352]
  443dec:	str	xzr, [x29, #280]
  443df0:	str	xzr, [x29, #288]
  443df4:	b	443e28 <config_parse@plt+0x38c78>
  443df8:	ldr	x0, [x29, #288]
  443dfc:	lsl	x0, x0, #3
  443e00:	add	x1, x29, #0x158
  443e04:	ldr	x0, [x1, x0]
  443e08:	bl	40b010 <strlen@plt>
  443e0c:	mov	x1, x0
  443e10:	ldr	x0, [x29, #280]
  443e14:	add	x0, x0, x1
  443e18:	str	x0, [x29, #280]
  443e1c:	ldr	x0, [x29, #288]
  443e20:	add	x0, x0, #0x1
  443e24:	str	x0, [x29, #288]
  443e28:	ldr	x0, [x29, #288]
  443e2c:	cmp	x0, #0x1
  443e30:	b.hi	443e4c <config_parse@plt+0x38c9c>  // b.pmore
  443e34:	ldr	x0, [x29, #288]
  443e38:	lsl	x0, x0, #3
  443e3c:	add	x1, x29, #0x158
  443e40:	ldr	x0, [x1, x0]
  443e44:	cmp	x0, #0x0
  443e48:	b.ne	443df8 <config_parse@plt+0x38c48>  // b.any
  443e4c:	ldr	x0, [x29, #280]
  443e50:	add	x0, x0, #0x1
  443e54:	str	x0, [x29, #296]
  443e58:	ldr	x1, [x29, #296]
  443e5c:	mov	x0, #0x1                   	// #1
  443e60:	bl	4424ac <config_parse@plt+0x372fc>
  443e64:	and	w0, w0, #0xff
  443e68:	and	x0, x0, #0xff
  443e6c:	cmp	x0, #0x0
  443e70:	b.eq	443e9c <config_parse@plt+0x38cec>  // b.none
  443e74:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  443e78:	add	x1, x0, #0x23b
  443e7c:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  443e80:	add	x4, x0, #0x900
  443e84:	mov	w3, #0x11c                 	// #284
  443e88:	mov	x2, x1
  443e8c:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  443e90:	add	x1, x0, #0x5f8
  443e94:	mov	w0, #0x0                   	// #0
  443e98:	bl	409d50 <log_assert_failed_realm@plt>
  443e9c:	ldr	x0, [x29, #296]
  443ea0:	cmp	x0, #0x400, lsl #12
  443ea4:	cset	w0, hi  // hi = pmore
  443ea8:	and	w0, w0, #0xff
  443eac:	and	x0, x0, #0xff
  443eb0:	cmp	x0, #0x0
  443eb4:	b.eq	443ee0 <config_parse@plt+0x38d30>  // b.none
  443eb8:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  443ebc:	add	x1, x0, #0x23b
  443ec0:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  443ec4:	add	x4, x0, #0x900
  443ec8:	mov	w3, #0x11c                 	// #284
  443ecc:	mov	x2, x1
  443ed0:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  443ed4:	add	x1, x0, #0x628
  443ed8:	mov	w0, #0x0                   	// #0
  443edc:	bl	409d50 <log_assert_failed_realm@plt>
  443ee0:	ldr	x0, [x29, #296]
  443ee4:	add	x0, x0, #0xf
  443ee8:	lsr	x0, x0, #4
  443eec:	lsl	x0, x0, #4
  443ef0:	sub	sp, sp, x0
  443ef4:	add	x0, sp, #0x70
  443ef8:	add	x0, x0, #0xf
  443efc:	lsr	x0, x0, #4
  443f00:	lsl	x0, x0, #4
  443f04:	str	x0, [x29, #304]
  443f08:	ldr	x0, [x29, #304]
  443f0c:	str	x0, [x29, #272]
  443f10:	str	xzr, [x29, #288]
  443f14:	b	443f44 <config_parse@plt+0x38d94>
  443f18:	ldr	x0, [x29, #288]
  443f1c:	lsl	x0, x0, #3
  443f20:	add	x1, x29, #0x158
  443f24:	ldr	x0, [x1, x0]
  443f28:	mov	x1, x0
  443f2c:	ldr	x0, [x29, #272]
  443f30:	bl	409770 <stpcpy@plt>
  443f34:	str	x0, [x29, #272]
  443f38:	ldr	x0, [x29, #288]
  443f3c:	add	x0, x0, #0x1
  443f40:	str	x0, [x29, #288]
  443f44:	ldr	x0, [x29, #288]
  443f48:	cmp	x0, #0x1
  443f4c:	b.hi	443f68 <config_parse@plt+0x38db8>  // b.pmore
  443f50:	ldr	x0, [x29, #288]
  443f54:	lsl	x0, x0, #3
  443f58:	add	x1, x29, #0x158
  443f5c:	ldr	x0, [x1, x0]
  443f60:	cmp	x0, #0x0
  443f64:	b.ne	443f18 <config_parse@plt+0x38d68>  // b.any
  443f68:	ldr	x0, [x29, #272]
  443f6c:	strb	wzr, [x0]
  443f70:	ldr	x0, [x29, #304]
  443f74:	str	x0, [x29, #312]
  443f78:	ldr	x19, [x29, #232]
  443f7c:	ldr	x0, [x29, #64]
  443f80:	bl	44254c <config_parse@plt+0x3739c>
  443f84:	and	w0, w0, #0xff
  443f88:	cmp	w0, #0x0
  443f8c:	b.ne	443f98 <config_parse@plt+0x38de8>  // b.any
  443f90:	ldr	x0, [x29, #64]
  443f94:	b	443fa0 <config_parse@plt+0x38df0>
  443f98:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  443f9c:	add	x0, x0, #0x648
  443fa0:	str	x0, [sp, #96]
  443fa4:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  443fa8:	add	x0, x0, #0x268
  443fac:	str	x0, [sp, #88]
  443fb0:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  443fb4:	add	x0, x0, #0x4a0
  443fb8:	str	x0, [sp, #80]
  443fbc:	mov	w0, #0x1                   	// #1
  443fc0:	str	w0, [sp, #72]
  443fc4:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  443fc8:	add	x0, x0, #0x698
  443fcc:	str	x0, [sp, #64]
  443fd0:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  443fd4:	add	x0, x0, #0x6a0
  443fd8:	str	x0, [sp, #56]
  443fdc:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  443fe0:	add	x0, x0, #0x6a8
  443fe4:	str	x0, [sp, #48]
  443fe8:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  443fec:	add	x0, x0, #0x268
  443ff0:	str	x0, [sp, #40]
  443ff4:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  443ff8:	add	x0, x0, #0x6c0
  443ffc:	str	x0, [sp, #32]
  444000:	mov	w0, #0x1                   	// #1
  444004:	str	w0, [sp, #24]
  444008:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  44400c:	add	x0, x0, #0x698
  444010:	str	x0, [sp, #16]
  444014:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  444018:	add	x0, x0, #0x6d0
  44401c:	str	x0, [sp, #8]
  444020:	ldr	x0, [x29, #312]
  444024:	str	x0, [sp]
  444028:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  44402c:	add	x7, x0, #0x268
  444030:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  444034:	add	x6, x0, #0x658
  444038:	ldr	w5, [x29, #76]
  44403c:	mov	w4, #0x1                   	// #1
  444040:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  444044:	add	x3, x0, #0x668
  444048:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  44404c:	add	x2, x0, #0x670
  444050:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  444054:	add	x1, x0, #0x678
  444058:	mov	x0, x19
  44405c:	bl	409c40 <sd_bus_message_append@plt>
  444060:	str	w0, [x29, #96]
  444064:	ldr	w0, [x29, #96]
  444068:	cmp	w0, #0x0
  44406c:	b.ge	4440fc <config_parse@plt+0x38f4c>  // b.tcont
  444070:	mov	w0, #0x3                   	// #3
  444074:	str	w0, [x29, #160]
  444078:	ldr	w0, [x29, #96]
  44407c:	str	w0, [x29, #164]
  444080:	str	wzr, [x29, #168]
  444084:	ldr	w0, [x29, #168]
  444088:	bl	40b180 <log_get_max_level_realm@plt>
  44408c:	mov	w1, w0
  444090:	ldr	w0, [x29, #160]
  444094:	and	w0, w0, #0x7
  444098:	cmp	w1, w0
  44409c:	b.lt	4440e4 <config_parse@plt+0x38f34>  // b.tstop
  4440a0:	ldr	w0, [x29, #168]
  4440a4:	lsl	w1, w0, #10
  4440a8:	ldr	w0, [x29, #160]
  4440ac:	orr	w6, w1, w0
  4440b0:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  4440b4:	add	x1, x0, #0x23b
  4440b8:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  4440bc:	add	x5, x0, #0x288
  4440c0:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  4440c4:	add	x4, x0, #0x910
  4440c8:	mov	w3, #0x126                 	// #294
  4440cc:	mov	x2, x1
  4440d0:	ldr	w1, [x29, #164]
  4440d4:	mov	w0, w6
  4440d8:	bl	40a790 <log_internal_realm@plt>
  4440dc:	mov	w19, w0
  4440e0:	b	44453c <config_parse@plt+0x3938c>
  4440e4:	ldr	w0, [x29, #164]
  4440e8:	cmp	w0, #0x0
  4440ec:	cneg	w0, w0, lt  // lt = tstop
  4440f0:	and	w0, w0, #0xff
  4440f4:	neg	w19, w0
  4440f8:	b	44453c <config_parse@plt+0x3938c>
  4440fc:	ldr	x0, [x29, #232]
  444100:	mov	x1, x0
  444104:	ldr	x0, [x29, #88]
  444108:	bl	442bf4 <config_parse@plt+0x37a44>
  44410c:	str	w0, [x29, #96]
  444110:	ldr	w0, [x29, #96]
  444114:	cmp	w0, #0x0
  444118:	b.ge	444124 <config_parse@plt+0x38f74>  // b.tcont
  44411c:	ldr	w19, [x29, #96]
  444120:	b	44453c <config_parse@plt+0x3938c>
  444124:	ldr	x0, [x29, #32]
  444128:	cmp	x0, #0x0
  44412c:	b.eq	4441dc <config_parse@plt+0x3902c>  // b.none
  444130:	ldr	x0, [x29, #232]
  444134:	mov	w2, #0x1                   	// #1
  444138:	ldr	x1, [x29, #32]
  44413c:	bl	40a560 <sd_bus_message_copy@plt>
  444140:	str	w0, [x29, #96]
  444144:	ldr	w0, [x29, #96]
  444148:	cmp	w0, #0x0
  44414c:	b.ge	4441dc <config_parse@plt+0x3902c>  // b.tcont
  444150:	mov	w0, #0x3                   	// #3
  444154:	str	w0, [x29, #100]
  444158:	ldr	w0, [x29, #96]
  44415c:	str	w0, [x29, #104]
  444160:	str	wzr, [x29, #108]
  444164:	ldr	w0, [x29, #108]
  444168:	bl	40b180 <log_get_max_level_realm@plt>
  44416c:	mov	w1, w0
  444170:	ldr	w0, [x29, #100]
  444174:	and	w0, w0, #0x7
  444178:	cmp	w1, w0
  44417c:	b.lt	4441c4 <config_parse@plt+0x39014>  // b.tstop
  444180:	ldr	w0, [x29, #108]
  444184:	lsl	w1, w0, #10
  444188:	ldr	w0, [x29, #100]
  44418c:	orr	w6, w1, w0
  444190:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  444194:	add	x1, x0, #0x23b
  444198:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  44419c:	add	x5, x0, #0x288
  4441a0:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  4441a4:	add	x4, x0, #0x910
  4441a8:	mov	w3, #0x12f                 	// #303
  4441ac:	mov	x2, x1
  4441b0:	ldr	w1, [x29, #104]
  4441b4:	mov	w0, w6
  4441b8:	bl	40a790 <log_internal_realm@plt>
  4441bc:	mov	w19, w0
  4441c0:	b	44453c <config_parse@plt+0x3938c>
  4441c4:	ldr	w0, [x29, #104]
  4441c8:	cmp	w0, #0x0
  4441cc:	cneg	w0, w0, lt  // lt = tstop
  4441d0:	and	w0, w0, #0xff
  4441d4:	neg	w19, w0
  4441d8:	b	44453c <config_parse@plt+0x3938c>
  4441dc:	ldr	x0, [x29, #232]
  4441e0:	ldr	w3, [x29, #52]
  4441e4:	ldr	w2, [x29, #72]
  4441e8:	ldr	x1, [x29, #56]
  4441ec:	bl	4425c0 <config_parse@plt+0x37410>
  4441f0:	str	w0, [x29, #96]
  4441f4:	ldr	w0, [x29, #96]
  4441f8:	cmp	w0, #0x0
  4441fc:	b.ge	444208 <config_parse@plt+0x39058>  // b.tcont
  444200:	ldr	w19, [x29, #96]
  444204:	b	44453c <config_parse@plt+0x3938c>
  444208:	ldr	x0, [x29, #232]
  44420c:	ldr	x2, [x29, #40]
  444210:	mov	w1, #0xa                   	// #10
  444214:	bl	409f30 <bus_append_unit_property_assignment_many@plt>
  444218:	str	w0, [x29, #96]
  44421c:	ldr	w0, [x29, #96]
  444220:	cmp	w0, #0x0
  444224:	b.ge	444230 <config_parse@plt+0x39080>  // b.tcont
  444228:	ldr	w19, [x29, #96]
  44422c:	b	44453c <config_parse@plt+0x3938c>
  444230:	ldr	x0, [x29, #232]
  444234:	bl	40b1a0 <sd_bus_message_close_container@plt>
  444238:	str	w0, [x29, #96]
  44423c:	ldr	w0, [x29, #96]
  444240:	cmp	w0, #0x0
  444244:	b.ge	4442d4 <config_parse@plt+0x39124>  // b.tcont
  444248:	mov	w0, #0x3                   	// #3
  44424c:	str	w0, [x29, #148]
  444250:	ldr	w0, [x29, #96]
  444254:	str	w0, [x29, #152]
  444258:	str	wzr, [x29, #156]
  44425c:	ldr	w0, [x29, #156]
  444260:	bl	40b180 <log_get_max_level_realm@plt>
  444264:	mov	w1, w0
  444268:	ldr	w0, [x29, #148]
  44426c:	and	w0, w0, #0x7
  444270:	cmp	w1, w0
  444274:	b.lt	4442bc <config_parse@plt+0x3910c>  // b.tstop
  444278:	ldr	w0, [x29, #156]
  44427c:	lsl	w1, w0, #10
  444280:	ldr	w0, [x29, #148]
  444284:	orr	w6, w1, w0
  444288:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  44428c:	add	x1, x0, #0x23b
  444290:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  444294:	add	x5, x0, #0x288
  444298:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  44429c:	add	x4, x0, #0x910
  4442a0:	mov	w3, #0x140                 	// #320
  4442a4:	mov	x2, x1
  4442a8:	ldr	w1, [x29, #152]
  4442ac:	mov	w0, w6
  4442b0:	bl	40a790 <log_internal_realm@plt>
  4442b4:	mov	w19, w0
  4442b8:	b	44453c <config_parse@plt+0x3938c>
  4442bc:	ldr	w0, [x29, #152]
  4442c0:	cmp	w0, #0x0
  4442c4:	cneg	w0, w0, lt  // lt = tstop
  4442c8:	and	w0, w0, #0xff
  4442cc:	neg	w19, w0
  4442d0:	b	44453c <config_parse@plt+0x3938c>
  4442d4:	ldr	x3, [x29, #232]
  4442d8:	mov	w2, #0x0                   	// #0
  4442dc:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  4442e0:	add	x1, x0, #0x6e0
  4442e4:	mov	x0, x3
  4442e8:	bl	409c40 <sd_bus_message_append@plt>
  4442ec:	str	w0, [x29, #96]
  4442f0:	ldr	w0, [x29, #96]
  4442f4:	cmp	w0, #0x0
  4442f8:	b.ge	444388 <config_parse@plt+0x391d8>  // b.tcont
  4442fc:	mov	w0, #0x3                   	// #3
  444300:	str	w0, [x29, #136]
  444304:	ldr	w0, [x29, #96]
  444308:	str	w0, [x29, #140]
  44430c:	str	wzr, [x29, #144]
  444310:	ldr	w0, [x29, #144]
  444314:	bl	40b180 <log_get_max_level_realm@plt>
  444318:	mov	w1, w0
  44431c:	ldr	w0, [x29, #136]
  444320:	and	w0, w0, #0x7
  444324:	cmp	w1, w0
  444328:	b.lt	444370 <config_parse@plt+0x391c0>  // b.tstop
  44432c:	ldr	w0, [x29, #144]
  444330:	lsl	w1, w0, #10
  444334:	ldr	w0, [x29, #136]
  444338:	orr	w6, w1, w0
  44433c:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  444340:	add	x1, x0, #0x23b
  444344:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  444348:	add	x5, x0, #0x288
  44434c:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  444350:	add	x4, x0, #0x910
  444354:	mov	w3, #0x148                 	// #328
  444358:	mov	x2, x1
  44435c:	ldr	w1, [x29, #140]
  444360:	mov	w0, w6
  444364:	bl	40a790 <log_internal_realm@plt>
  444368:	mov	w19, w0
  44436c:	b	44453c <config_parse@plt+0x3938c>
  444370:	ldr	w0, [x29, #140]
  444374:	cmp	w0, #0x0
  444378:	cneg	w0, w0, lt  // lt = tstop
  44437c:	and	w0, w0, #0xff
  444380:	neg	w19, w0
  444384:	b	44453c <config_parse@plt+0x3938c>
  444388:	ldr	x0, [x29, #232]
  44438c:	add	x2, x29, #0xf0
  444390:	add	x1, x29, #0x140
  444394:	mov	x4, x2
  444398:	mov	x3, x1
  44439c:	mov	x2, #0x0                   	// #0
  4443a0:	mov	x1, x0
  4443a4:	ldr	x0, [x29, #88]
  4443a8:	bl	40a670 <sd_bus_call@plt>
  4443ac:	str	w0, [x29, #96]
  4443b0:	ldr	w0, [x29, #96]
  4443b4:	cmp	w0, #0x0
  4443b8:	b.ge	444458 <config_parse@plt+0x392a8>  // b.tcont
  4443bc:	mov	w0, #0x3                   	// #3
  4443c0:	str	w0, [x29, #124]
  4443c4:	ldr	w0, [x29, #96]
  4443c8:	str	w0, [x29, #128]
  4443cc:	str	wzr, [x29, #132]
  4443d0:	ldr	w0, [x29, #132]
  4443d4:	bl	40b180 <log_get_max_level_realm@plt>
  4443d8:	mov	w1, w0
  4443dc:	ldr	w0, [x29, #124]
  4443e0:	and	w0, w0, #0x7
  4443e4:	cmp	w1, w0
  4443e8:	b.lt	444440 <config_parse@plt+0x39290>  // b.tstop
  4443ec:	ldr	w0, [x29, #132]
  4443f0:	lsl	w1, w0, #10
  4443f4:	ldr	w0, [x29, #124]
  4443f8:	orr	w19, w1, w0
  4443fc:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  444400:	add	x20, x0, #0x23b
  444404:	add	x0, x29, #0x140
  444408:	ldr	w1, [x29, #96]
  44440c:	bl	409570 <bus_error_message@plt>
  444410:	mov	x6, x0
  444414:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  444418:	add	x5, x0, #0x6f0
  44441c:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  444420:	add	x4, x0, #0x910
  444424:	mov	w3, #0x14c                 	// #332
  444428:	mov	x2, x20
  44442c:	ldr	w1, [x29, #128]
  444430:	mov	w0, w19
  444434:	bl	40a790 <log_internal_realm@plt>
  444438:	mov	w19, w0
  44443c:	b	44453c <config_parse@plt+0x3938c>
  444440:	ldr	w0, [x29, #128]
  444444:	cmp	w0, #0x0
  444448:	cneg	w0, w0, lt  // lt = tstop
  44444c:	and	w0, w0, #0xff
  444450:	neg	w19, w0
  444454:	b	44453c <config_parse@plt+0x3938c>
  444458:	ldr	x3, [x29, #240]
  44445c:	add	x0, x29, #0x108
  444460:	mov	x2, x0
  444464:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  444468:	add	x1, x0, #0x710
  44446c:	mov	x0, x3
  444470:	bl	409d60 <sd_bus_message_read@plt>
  444474:	str	w0, [x29, #96]
  444478:	ldr	w0, [x29, #96]
  44447c:	cmp	w0, #0x0
  444480:	b.ge	444510 <config_parse@plt+0x39360>  // b.tcont
  444484:	mov	w0, #0x3                   	// #3
  444488:	str	w0, [x29, #112]
  44448c:	ldr	w0, [x29, #96]
  444490:	str	w0, [x29, #116]
  444494:	str	wzr, [x29, #120]
  444498:	ldr	w0, [x29, #120]
  44449c:	bl	40b180 <log_get_max_level_realm@plt>
  4444a0:	mov	w1, w0
  4444a4:	ldr	w0, [x29, #112]
  4444a8:	and	w0, w0, #0x7
  4444ac:	cmp	w1, w0
  4444b0:	b.lt	4444f8 <config_parse@plt+0x39348>  // b.tstop
  4444b4:	ldr	w0, [x29, #120]
  4444b8:	lsl	w1, w0, #10
  4444bc:	ldr	w0, [x29, #112]
  4444c0:	orr	w6, w1, w0
  4444c4:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  4444c8:	add	x1, x0, #0x23b
  4444cc:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  4444d0:	add	x5, x0, #0x718
  4444d4:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  4444d8:	add	x4, x0, #0x910
  4444dc:	mov	w3, #0x150                 	// #336
  4444e0:	mov	x2, x1
  4444e4:	ldr	w1, [x29, #116]
  4444e8:	mov	w0, w6
  4444ec:	bl	40a790 <log_internal_realm@plt>
  4444f0:	mov	w19, w0
  4444f4:	b	44453c <config_parse@plt+0x3938c>
  4444f8:	ldr	w0, [x29, #116]
  4444fc:	cmp	w0, #0x0
  444500:	cneg	w0, w0, lt  // lt = tstop
  444504:	and	w0, w0, #0xff
  444508:	neg	w19, w0
  44450c:	b	44453c <config_parse@plt+0x3938c>
  444510:	ldr	x0, [x29, #248]
  444514:	ldr	x1, [x29, #264]
  444518:	mov	w2, #0x0                   	// #0
  44451c:	bl	40acf0 <bus_wait_for_jobs_one@plt>
  444520:	str	w0, [x29, #96]
  444524:	ldr	w0, [x29, #96]
  444528:	cmp	w0, #0x0
  44452c:	b.ge	444538 <config_parse@plt+0x39388>  // b.tcont
  444530:	ldr	w19, [x29, #96]
  444534:	b	44453c <config_parse@plt+0x3938c>
  444538:	mov	w19, #0x0                   	// #0
  44453c:	add	x0, x29, #0x100
  444540:	bl	442488 <config_parse@plt+0x372d8>
  444544:	add	x0, x29, #0xf8
  444548:	bl	44258c <config_parse@plt+0x373dc>
  44454c:	add	x0, x29, #0x140
  444550:	bl	40a650 <sd_bus_error_free@plt>
  444554:	add	x0, x29, #0xf0
  444558:	bl	442454 <config_parse@plt+0x372a4>
  44455c:	add	x0, x29, #0xe8
  444560:	bl	442454 <config_parse@plt+0x372a4>
  444564:	mov	w1, w19
  444568:	adrp	x0, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  44456c:	ldr	x0, [x0, #4048]
  444570:	ldr	x2, [x29, #360]
  444574:	ldr	x0, [x0]
  444578:	eor	x0, x2, x0
  44457c:	cmp	x0, #0x0
  444580:	b.eq	444588 <config_parse@plt+0x393d8>  // b.none
  444584:	bl	40a440 <__stack_chk_fail@plt>
  444588:	mov	w0, w1
  44458c:	mov	sp, x29
  444590:	ldp	x19, x20, [sp, #16]
  444594:	ldp	x29, x30, [sp], #368
  444598:	ret
  44459c:	sub	sp, sp, #0xc0
  4445a0:	stp	x29, x30, [sp, #32]
  4445a4:	add	x29, sp, #0x20
  4445a8:	stp	x19, x20, [sp, #48]
  4445ac:	str	x21, [sp, #64]
  4445b0:	str	x0, [sp, #88]
  4445b4:	str	x1, [sp, #80]
  4445b8:	adrp	x0, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  4445bc:	ldr	x0, [x0, #4048]
  4445c0:	ldr	x1, [x0]
  4445c4:	str	x1, [sp, #184]
  4445c8:	mov	x1, #0x0                   	// #0
  4445cc:	str	xzr, [sp, #160]
  4445d0:	str	xzr, [sp, #168]
  4445d4:	str	wzr, [sp, #176]
  4445d8:	str	xzr, [sp, #152]
  4445dc:	add	x0, sp, #0x98
  4445e0:	mov	x4, x0
  4445e4:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  4445e8:	add	x3, x0, #0x520
  4445ec:	mov	w2, #0x0                   	// #0
  4445f0:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  4445f4:	add	x1, x0, #0x738
  4445f8:	ldr	x0, [sp, #80]
  4445fc:	bl	40a8d0 <unit_name_mangle_with_suffix@plt>
  444600:	str	w0, [sp, #100]
  444604:	ldr	w0, [sp, #100]
  444608:	cmp	w0, #0x0
  44460c:	b.ge	44469c <config_parse@plt+0x394ec>  // b.tcont
  444610:	mov	w0, #0x3                   	// #3
  444614:	str	w0, [sp, #140]
  444618:	ldr	w0, [sp, #100]
  44461c:	str	w0, [sp, #144]
  444620:	str	wzr, [sp, #148]
  444624:	ldr	w0, [sp, #148]
  444628:	bl	40b180 <log_get_max_level_realm@plt>
  44462c:	mov	w1, w0
  444630:	ldr	w0, [sp, #140]
  444634:	and	w0, w0, #0x7
  444638:	cmp	w1, w0
  44463c:	b.lt	444684 <config_parse@plt+0x394d4>  // b.tstop
  444640:	ldr	w0, [sp, #148]
  444644:	lsl	w1, w0, #10
  444648:	ldr	w0, [sp, #140]
  44464c:	orr	w6, w1, w0
  444650:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  444654:	add	x1, x0, #0x23b
  444658:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  44465c:	add	x5, x0, #0x538
  444660:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  444664:	add	x4, x0, #0x920
  444668:	mov	w3, #0x163                 	// #355
  44466c:	mov	x2, x1
  444670:	ldr	w1, [sp, #144]
  444674:	mov	w0, w6
  444678:	bl	40a790 <log_internal_realm@plt>
  44467c:	mov	w19, w0
  444680:	b	444970 <config_parse@plt+0x397c0>
  444684:	ldr	w0, [sp, #144]
  444688:	cmp	w0, #0x0
  44468c:	cneg	w0, w0, lt  // lt = tstop
  444690:	and	w0, w0, #0xff
  444694:	neg	w19, w0
  444698:	b	444970 <config_parse@plt+0x397c0>
  44469c:	ldr	x0, [sp, #152]
  4446a0:	add	x1, sp, #0xa0
  4446a4:	str	x0, [sp]
  4446a8:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  4446ac:	add	x7, x0, #0x268
  4446b0:	mov	x6, #0x0                   	// #0
  4446b4:	mov	x5, x1
  4446b8:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  4446bc:	add	x4, x0, #0x748
  4446c0:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  4446c4:	add	x3, x0, #0x570
  4446c8:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  4446cc:	add	x2, x0, #0x598
  4446d0:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  4446d4:	add	x1, x0, #0x5b8
  4446d8:	ldr	x0, [sp, #88]
  4446dc:	bl	40afd0 <sd_bus_call_method@plt>
  4446e0:	str	w0, [sp, #100]
  4446e4:	ldr	w0, [sp, #100]
  4446e8:	cmp	w0, #0x0
  4446ec:	b.ge	444788 <config_parse@plt+0x395d8>  // b.tcont
  4446f0:	mov	w0, #0x7                   	// #7
  4446f4:	str	w0, [sp, #104]
  4446f8:	ldr	w0, [sp, #100]
  4446fc:	str	w0, [sp, #108]
  444700:	str	wzr, [sp, #112]
  444704:	ldr	w0, [sp, #112]
  444708:	bl	40b180 <log_get_max_level_realm@plt>
  44470c:	mov	w1, w0
  444710:	ldr	w0, [sp, #104]
  444714:	and	w0, w0, #0x7
  444718:	cmp	w1, w0
  44471c:	b.lt	444778 <config_parse@plt+0x395c8>  // b.tstop
  444720:	ldr	w0, [sp, #112]
  444724:	lsl	w1, w0, #10
  444728:	ldr	w0, [sp, #104]
  44472c:	orr	w19, w1, w0
  444730:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  444734:	add	x20, x0, #0x23b
  444738:	ldr	x21, [sp, #152]
  44473c:	add	x0, sp, #0xa0
  444740:	ldr	w1, [sp, #100]
  444744:	bl	409570 <bus_error_message@plt>
  444748:	mov	x7, x0
  44474c:	mov	x6, x21
  444750:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  444754:	add	x5, x0, #0x758
  444758:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  44475c:	add	x4, x0, #0x920
  444760:	mov	w3, #0x170                 	// #368
  444764:	mov	x2, x20
  444768:	ldr	w1, [sp, #108]
  44476c:	mov	w0, w19
  444770:	bl	40a790 <log_internal_realm@plt>
  444774:	b	444780 <config_parse@plt+0x395d0>
  444778:	ldr	w0, [sp, #108]
  44477c:	cmp	w0, #0x0
  444780:	add	x0, sp, #0xa0
  444784:	bl	40a650 <sd_bus_error_free@plt>
  444788:	ldr	x0, [sp, #152]
  44478c:	add	x2, sp, #0xa0
  444790:	mov	w1, #0x9                   	// #9
  444794:	str	w1, [sp, #16]
  444798:	adrp	x1, 457000 <config_parse@plt+0x4be50>
  44479c:	add	x1, x1, #0x7a0
  4447a0:	str	x1, [sp, #8]
  4447a4:	str	x0, [sp]
  4447a8:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  4447ac:	add	x7, x0, #0x788
  4447b0:	mov	x6, #0x0                   	// #0
  4447b4:	mov	x5, x2
  4447b8:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  4447bc:	add	x4, x0, #0x790
  4447c0:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  4447c4:	add	x3, x0, #0x570
  4447c8:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  4447cc:	add	x2, x0, #0x598
  4447d0:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  4447d4:	add	x1, x0, #0x5b8
  4447d8:	ldr	x0, [sp, #88]
  4447dc:	bl	40afd0 <sd_bus_call_method@plt>
  4447e0:	str	w0, [sp, #100]
  4447e4:	ldr	w0, [sp, #100]
  4447e8:	cmp	w0, #0x0
  4447ec:	b.ge	444888 <config_parse@plt+0x396d8>  // b.tcont
  4447f0:	mov	w0, #0x7                   	// #7
  4447f4:	str	w0, [sp, #116]
  4447f8:	ldr	w0, [sp, #100]
  4447fc:	str	w0, [sp, #120]
  444800:	str	wzr, [sp, #124]
  444804:	ldr	w0, [sp, #124]
  444808:	bl	40b180 <log_get_max_level_realm@plt>
  44480c:	mov	w1, w0
  444810:	ldr	w0, [sp, #116]
  444814:	and	w0, w0, #0x7
  444818:	cmp	w1, w0
  44481c:	b.lt	444878 <config_parse@plt+0x396c8>  // b.tstop
  444820:	ldr	w0, [sp, #124]
  444824:	lsl	w1, w0, #10
  444828:	ldr	w0, [sp, #116]
  44482c:	orr	w19, w1, w0
  444830:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  444834:	add	x20, x0, #0x23b
  444838:	ldr	x21, [sp, #152]
  44483c:	add	x0, sp, #0xa0
  444840:	ldr	w1, [sp, #100]
  444844:	bl	409570 <bus_error_message@plt>
  444848:	mov	x7, x0
  44484c:	mov	x6, x21
  444850:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  444854:	add	x5, x0, #0x7a8
  444858:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  44485c:	add	x4, x0, #0x920
  444860:	mov	w3, #0x181                 	// #385
  444864:	mov	x2, x20
  444868:	ldr	w1, [sp, #120]
  44486c:	mov	w0, w19
  444870:	bl	40a790 <log_internal_realm@plt>
  444874:	b	444880 <config_parse@plt+0x396d0>
  444878:	ldr	w0, [sp, #120]
  44487c:	cmp	w0, #0x0
  444880:	add	x0, sp, #0xa0
  444884:	bl	40a650 <sd_bus_error_free@plt>
  444888:	ldr	x0, [sp, #152]
  44488c:	add	x1, sp, #0xa0
  444890:	str	x0, [sp]
  444894:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  444898:	add	x7, x0, #0x268
  44489c:	mov	x6, #0x0                   	// #0
  4448a0:	mov	x5, x1
  4448a4:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  4448a8:	add	x4, x0, #0x7d8
  4448ac:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  4448b0:	add	x3, x0, #0x570
  4448b4:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  4448b8:	add	x2, x0, #0x598
  4448bc:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  4448c0:	add	x1, x0, #0x5b8
  4448c4:	ldr	x0, [sp, #88]
  4448c8:	bl	40afd0 <sd_bus_call_method@plt>
  4448cc:	str	w0, [sp, #100]
  4448d0:	ldr	w0, [sp, #100]
  4448d4:	cmp	w0, #0x0
  4448d8:	b.ge	44496c <config_parse@plt+0x397bc>  // b.tcont
  4448dc:	mov	w0, #0x7                   	// #7
  4448e0:	str	w0, [sp, #128]
  4448e4:	ldr	w0, [sp, #100]
  4448e8:	str	w0, [sp, #132]
  4448ec:	str	wzr, [sp, #136]
  4448f0:	ldr	w0, [sp, #136]
  4448f4:	bl	40b180 <log_get_max_level_realm@plt>
  4448f8:	mov	w1, w0
  4448fc:	ldr	w0, [sp, #128]
  444900:	and	w0, w0, #0x7
  444904:	cmp	w1, w0
  444908:	b.lt	444964 <config_parse@plt+0x397b4>  // b.tstop
  44490c:	ldr	w0, [sp, #136]
  444910:	lsl	w1, w0, #10
  444914:	ldr	w0, [sp, #128]
  444918:	orr	w19, w1, w0
  44491c:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  444920:	add	x20, x0, #0x23b
  444924:	ldr	x21, [sp, #152]
  444928:	add	x0, sp, #0xa0
  44492c:	ldr	w1, [sp, #100]
  444930:	bl	409570 <bus_error_message@plt>
  444934:	mov	x7, x0
  444938:	mov	x6, x21
  44493c:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  444940:	add	x5, x0, #0x7e8
  444944:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  444948:	add	x4, x0, #0x920
  44494c:	mov	w3, #0x190                 	// #400
  444950:	mov	x2, x20
  444954:	ldr	w1, [sp, #132]
  444958:	mov	w0, w19
  44495c:	bl	40a790 <log_internal_realm@plt>
  444960:	b	44496c <config_parse@plt+0x397bc>
  444964:	ldr	w0, [sp, #132]
  444968:	cmp	w0, #0x0
  44496c:	mov	w19, #0x0                   	// #0
  444970:	add	x0, sp, #0x98
  444974:	bl	442488 <config_parse@plt+0x372d8>
  444978:	add	x0, sp, #0xa0
  44497c:	bl	40a650 <sd_bus_error_free@plt>
  444980:	mov	w1, w19
  444984:	adrp	x0, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  444988:	ldr	x0, [x0, #4048]
  44498c:	ldr	x2, [sp, #184]
  444990:	ldr	x0, [x0]
  444994:	eor	x0, x2, x0
  444998:	cmp	x0, #0x0
  44499c:	b.eq	4449a4 <config_parse@plt+0x397f4>  // b.none
  4449a0:	bl	40a440 <__stack_chk_fail@plt>
  4449a4:	mov	w0, w1
  4449a8:	ldp	x19, x20, [sp, #48]
  4449ac:	ldr	x21, [sp, #64]
  4449b0:	ldp	x29, x30, [sp, #32]
  4449b4:	add	sp, sp, #0xc0
  4449b8:	ret
  4449bc:	sub	sp, sp, #0x20
  4449c0:	str	x0, [sp, #24]
  4449c4:	str	x1, [sp, #16]
  4449c8:	str	x2, [sp, #8]
  4449cc:	mov	w0, #0x0                   	// #0
  4449d0:	add	sp, sp, #0x20
  4449d4:	ret
  4449d8:	stp	x29, x30, [sp, #-32]!
  4449dc:	mov	x29, sp
  4449e0:	str	x0, [sp, #24]
  4449e4:	ldr	x0, [sp, #24]
  4449e8:	bl	40ad70 <free@plt>
  4449ec:	mov	x0, #0x0                   	// #0
  4449f0:	ldp	x29, x30, [sp], #32
  4449f4:	ret
  4449f8:	stp	x29, x30, [sp, #-32]!
  4449fc:	mov	x29, sp
  444a00:	str	x0, [sp, #24]
  444a04:	ldr	x0, [sp, #24]
  444a08:	ldr	x0, [x0]
  444a0c:	bl	40ad70 <free@plt>
  444a10:	nop
  444a14:	ldp	x29, x30, [sp], #32
  444a18:	ret
  444a1c:	sub	sp, sp, #0x10
  444a20:	str	x0, [sp, #8]
  444a24:	str	x1, [sp]
  444a28:	ldr	x0, [sp]
  444a2c:	cmp	x0, #0x0
  444a30:	cset	w0, ne  // ne = any
  444a34:	and	w0, w0, #0xff
  444a38:	and	x0, x0, #0xff
  444a3c:	cmp	x0, #0x0
  444a40:	b.eq	444a84 <config_parse@plt+0x398d4>  // b.none
  444a44:	mov	x2, #0x0                   	// #0
  444a48:	ldr	x1, [sp, #8]
  444a4c:	ldr	x0, [sp]
  444a50:	umulh	x0, x1, x0
  444a54:	cmp	x0, #0x0
  444a58:	b.eq	444a60 <config_parse@plt+0x398b0>  // b.none
  444a5c:	mov	x2, #0x1                   	// #1
  444a60:	mov	x0, x2
  444a64:	cmp	x0, #0x0
  444a68:	cset	w0, ne  // ne = any
  444a6c:	and	w0, w0, #0xff
  444a70:	and	x0, x0, #0xff
  444a74:	cmp	x0, #0x0
  444a78:	b.eq	444a84 <config_parse@plt+0x398d4>  // b.none
  444a7c:	mov	w0, #0x1                   	// #1
  444a80:	b	444a88 <config_parse@plt+0x398d8>
  444a84:	mov	w0, #0x0                   	// #0
  444a88:	and	w0, w0, #0x1
  444a8c:	and	w0, w0, #0xff
  444a90:	add	sp, sp, #0x10
  444a94:	ret
  444a98:	stp	x29, x30, [sp, #-32]!
  444a9c:	mov	x29, sp
  444aa0:	str	x0, [sp, #24]
  444aa4:	str	x1, [sp, #16]
  444aa8:	ldr	x1, [sp, #16]
  444aac:	ldr	x0, [sp, #24]
  444ab0:	bl	444a1c <config_parse@plt+0x3986c>
  444ab4:	and	w0, w0, #0xff
  444ab8:	cmp	w0, #0x0
  444abc:	b.eq	444ac8 <config_parse@plt+0x39918>  // b.none
  444ac0:	mov	x0, #0x0                   	// #0
  444ac4:	b	444ae4 <config_parse@plt+0x39934>
  444ac8:	ldr	x1, [sp, #24]
  444acc:	ldr	x0, [sp, #16]
  444ad0:	mul	x0, x1, x0
  444ad4:	cmp	x0, #0x0
  444ad8:	b.ne	444ae0 <config_parse@plt+0x39930>  // b.any
  444adc:	mov	x0, #0x1                   	// #1
  444ae0:	bl	40a6e0 <malloc@plt>
  444ae4:	ldp	x29, x30, [sp], #32
  444ae8:	ret
  444aec:	stp	x29, x30, [sp, #-32]!
  444af0:	mov	x29, sp
  444af4:	str	x0, [sp, #24]
  444af8:	ldr	x0, [sp, #24]
  444afc:	ldr	x0, [x0, #8]
  444b00:	cmp	x0, #0x0
  444b04:	cset	w0, ne  // ne = any
  444b08:	and	w1, w0, #0xff
  444b0c:	ldr	x0, [sp, #24]
  444b10:	ldr	x0, [x0]
  444b14:	cmp	x0, #0x0
  444b18:	cset	w0, ne  // ne = any
  444b1c:	and	w0, w0, #0xff
  444b20:	eor	w0, w1, w0
  444b24:	and	w0, w0, #0xff
  444b28:	and	x0, x0, #0xff
  444b2c:	cmp	x0, #0x0
  444b30:	b.eq	444b5c <config_parse@plt+0x399ac>  // b.none
  444b34:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  444b38:	add	x1, x0, #0x933
  444b3c:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  444b40:	add	x4, x0, #0xff8
  444b44:	mov	w3, #0x10                  	// #16
  444b48:	mov	x2, x1
  444b4c:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  444b50:	add	x1, x0, #0x950
  444b54:	mov	w0, #0x0                   	// #0
  444b58:	bl	409d50 <log_assert_failed_realm@plt>
  444b5c:	ldr	x0, [sp, #24]
  444b60:	ldr	x0, [x0]
  444b64:	cmp	x0, #0x0
  444b68:	b.eq	444b78 <config_parse@plt+0x399c8>  // b.none
  444b6c:	ldr	x0, [sp, #24]
  444b70:	ldr	x0, [x0]
  444b74:	bl	409fd0 <__sched_cpufree@plt>
  444b78:	ldr	x0, [sp, #24]
  444b7c:	stp	xzr, xzr, [x0]
  444b80:	nop
  444b84:	ldp	x29, x30, [sp], #32
  444b88:	ret
  444b8c:	stp	x29, x30, [sp, #-32]!
  444b90:	mov	x29, sp
  444b94:	str	x0, [sp, #24]
  444b98:	ldr	x0, [sp, #24]
  444b9c:	ldr	x0, [x0]
  444ba0:	cmp	x0, #0x0
  444ba4:	b.eq	444bb4 <config_parse@plt+0x39a04>  // b.none
  444ba8:	ldr	x0, [sp, #24]
  444bac:	ldr	x0, [x0]
  444bb0:	bl	40a2a0 <sd_bus_unref@plt>
  444bb4:	nop
  444bb8:	ldp	x29, x30, [sp], #32
  444bbc:	ret
  444bc0:	stp	x29, x30, [sp, #-32]!
  444bc4:	mov	x29, sp
  444bc8:	str	x0, [sp, #24]
  444bcc:	ldr	x0, [sp, #24]
  444bd0:	ldr	x0, [x0]
  444bd4:	cmp	x0, #0x0
  444bd8:	b.eq	444be8 <config_parse@plt+0x39a38>  // b.none
  444bdc:	ldr	x0, [sp, #24]
  444be0:	ldr	x0, [x0]
  444be4:	bl	4451bc <config_parse@plt+0x3a00c>
  444be8:	nop
  444bec:	ldp	x29, x30, [sp], #32
  444bf0:	ret
  444bf4:	stp	x29, x30, [sp, #-32]!
  444bf8:	mov	x29, sp
  444bfc:	str	x0, [sp, #24]
  444c00:	str	x1, [sp, #16]
  444c04:	ldr	x2, [sp, #16]
  444c08:	mov	w1, #0x0                   	// #0
  444c0c:	ldr	x0, [sp, #24]
  444c10:	bl	40a730 <safe_atou_full@plt>
  444c14:	ldp	x29, x30, [sp], #32
  444c18:	ret
  444c1c:	stp	x29, x30, [sp, #-32]!
  444c20:	mov	x29, sp
  444c24:	str	x0, [sp, #24]
  444c28:	str	x1, [sp, #16]
  444c2c:	ldr	x1, [sp, #16]
  444c30:	ldr	x0, [sp, #24]
  444c34:	bl	444bf4 <config_parse@plt+0x39a44>
  444c38:	ldp	x29, x30, [sp], #32
  444c3c:	ret
  444c40:	sub	sp, sp, #0x10
  444c44:	str	x0, [sp, #8]
  444c48:	ldr	x0, [sp, #8]
  444c4c:	cmp	x0, #0x0
  444c50:	b.eq	444c64 <config_parse@plt+0x39ab4>  // b.none
  444c54:	ldr	x0, [sp, #8]
  444c58:	ldrb	w0, [x0]
  444c5c:	cmp	w0, #0x0
  444c60:	b.ne	444c6c <config_parse@plt+0x39abc>  // b.any
  444c64:	mov	w0, #0x1                   	// #1
  444c68:	b	444c70 <config_parse@plt+0x39ac0>
  444c6c:	mov	w0, #0x0                   	// #0
  444c70:	and	w0, w0, #0x1
  444c74:	and	w0, w0, #0xff
  444c78:	add	sp, sp, #0x10
  444c7c:	ret
  444c80:	stp	x29, x30, [sp, #-32]!
  444c84:	mov	x29, sp
  444c88:	str	x0, [sp, #24]
  444c8c:	ldr	x0, [sp, #24]
  444c90:	bl	444c40 <config_parse@plt+0x39a90>
  444c94:	and	w0, w0, #0xff
  444c98:	cmp	w0, #0x0
  444c9c:	b.ne	444ca8 <config_parse@plt+0x39af8>  // b.any
  444ca0:	ldr	x0, [sp, #24]
  444ca4:	b	444cac <config_parse@plt+0x39afc>
  444ca8:	mov	x0, #0x0                   	// #0
  444cac:	ldp	x29, x30, [sp], #32
  444cb0:	ret
  444cb4:	sub	sp, sp, #0x290
  444cb8:	stp	x29, x30, [sp]
  444cbc:	mov	x29, sp
  444cc0:	adrp	x0, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  444cc4:	ldr	x0, [x0, #4048]
  444cc8:	ldr	x1, [x0]
  444ccc:	str	x1, [sp, #648]
  444cd0:	mov	x1, #0x0                   	// #0
  444cd4:	mov	x1, #0x1                   	// #1
  444cd8:	mov	x0, #0x270                 	// #624
  444cdc:	bl	444a98 <config_parse@plt+0x398e8>
  444ce0:	str	x0, [sp, #16]
  444ce4:	ldr	x0, [sp, #16]
  444ce8:	cmp	x0, #0x0
  444cec:	b.ne	444cf8 <config_parse@plt+0x39b48>  // b.any
  444cf0:	mov	x0, #0x0                   	// #0
  444cf4:	b	444e50 <config_parse@plt+0x39ca0>
  444cf8:	ldr	x0, [sp, #16]
  444cfc:	mov	x3, x0
  444d00:	mov	x0, #0x270                 	// #624
  444d04:	mov	x2, x0
  444d08:	mov	w1, #0x0                   	// #0
  444d0c:	mov	x0, x3
  444d10:	bl	40b130 <memset@plt>
  444d14:	ldr	x0, [sp, #16]
  444d18:	mov	w1, #0xffffffff            	// #-1
  444d1c:	str	w1, [x0]
  444d20:	ldr	x0, [sp, #16]
  444d24:	mov	x1, #0xffffffff            	// #4294967295
  444d28:	str	x1, [x0, #56]
  444d2c:	ldr	x0, [sp, #16]
  444d30:	mov	w1, #0xffffffff            	// #-1
  444d34:	str	w1, [x0, #104]
  444d38:	ldr	x0, [sp, #16]
  444d3c:	mov	w1, #0xffffffff            	// #-1
  444d40:	str	w1, [x0, #108]
  444d44:	ldr	x0, [sp, #16]
  444d48:	mov	w1, #0xffffffff            	// #-1
  444d4c:	str	w1, [x0, #112]
  444d50:	ldr	x0, [sp, #16]
  444d54:	mov	w1, #0xffffffff            	// #-1
  444d58:	str	w1, [x0, #272]
  444d5c:	ldr	x0, [sp, #16]
  444d60:	mov	w1, #0xffffffff            	// #-1
  444d64:	str	w1, [x0, #304]
  444d68:	ldr	x0, [sp, #16]
  444d6c:	mov	w1, #0xffffffff            	// #-1
  444d70:	str	w1, [x0, #308]
  444d74:	ldr	x0, [sp, #16]
  444d78:	mov	w1, #0xffffffff            	// #-1
  444d7c:	str	w1, [x0, #316]
  444d80:	ldr	x0, [sp, #16]
  444d84:	mov	w1, #0xffffffff            	// #-1
  444d88:	str	w1, [x0, #320]
  444d8c:	ldr	x0, [sp, #16]
  444d90:	mov	w1, #0xffffffff            	// #-1
  444d94:	str	w1, [x0, #324]
  444d98:	ldr	x0, [sp, #16]
  444d9c:	mov	w1, #0xffffffff            	// #-1
  444da0:	str	w1, [x0, #344]
  444da4:	ldr	x0, [sp, #16]
  444da8:	mov	w1, #0xffffffff            	// #-1
  444dac:	str	w1, [x0, #348]
  444db0:	ldr	x0, [sp, #16]
  444db4:	mov	w1, #0xffffffff            	// #-1
  444db8:	str	w1, [x0, #352]
  444dbc:	ldr	x0, [sp, #16]
  444dc0:	mov	x1, #0xffffffffffffffff    	// #-1
  444dc4:	str	x1, [x0, #496]
  444dc8:	ldr	x0, [sp, #16]
  444dcc:	mov	x1, #0xffffffffffffffff    	// #-1
  444dd0:	str	x1, [x0, #504]
  444dd4:	ldr	x0, [sp, #16]
  444dd8:	mov	x1, #0xffffffffffffffff    	// #-1
  444ddc:	str	x1, [x0, #512]
  444de0:	ldr	x0, [sp, #16]
  444de4:	mov	x1, #0xffffffffffffffff    	// #-1
  444de8:	str	x1, [x0, #520]
  444dec:	ldr	x0, [sp, #16]
  444df0:	mov	x1, #0xffffffffffffffff    	// #-1
  444df4:	str	x1, [x0, #528]
  444df8:	ldr	x0, [sp, #16]
  444dfc:	mov	w1, #0xffffffff            	// #-1
  444e00:	str	w1, [x0, #536]
  444e04:	ldr	x0, [sp, #16]
  444e08:	mov	w1, #0xffffffff            	// #-1
  444e0c:	str	w1, [x0, #540]
  444e10:	ldr	x0, [sp, #16]
  444e14:	mov	w1, #0xffffffff            	// #-1
  444e18:	str	w1, [x0, #560]
  444e1c:	ldr	x0, [sp, #16]
  444e20:	mov	w1, #0xffffffff            	// #-1
  444e24:	str	w1, [x0, #564]
  444e28:	ldr	x0, [sp, #16]
  444e2c:	mov	w1, #0xffffffff            	// #-1
  444e30:	str	w1, [x0, #568]
  444e34:	ldr	x0, [sp, #16]
  444e38:	mov	x1, #0xffffffffffffffff    	// #-1
  444e3c:	str	x1, [x0, #592]
  444e40:	ldr	x0, [sp, #16]
  444e44:	mov	w1, #0xffffffff            	// #-1
  444e48:	str	w1, [x0, #608]
  444e4c:	ldr	x0, [sp, #16]
  444e50:	mov	x1, x0
  444e54:	adrp	x0, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  444e58:	ldr	x0, [x0, #4048]
  444e5c:	ldr	x2, [sp, #648]
  444e60:	ldr	x0, [x0]
  444e64:	eor	x0, x2, x0
  444e68:	cmp	x0, #0x0
  444e6c:	b.eq	444e74 <config_parse@plt+0x39cc4>  // b.none
  444e70:	bl	40a440 <__stack_chk_fail@plt>
  444e74:	mov	x0, x1
  444e78:	ldp	x29, x30, [sp]
  444e7c:	add	sp, sp, #0x290
  444e80:	ret
  444e84:	stp	x29, x30, [sp, #-96]!
  444e88:	mov	x29, sp
  444e8c:	str	x19, [sp, #16]
  444e90:	str	x0, [sp, #56]
  444e94:	str	x1, [sp, #48]
  444e98:	str	x2, [sp, #40]
  444e9c:	adrp	x0, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  444ea0:	ldr	x0, [x0, #4048]
  444ea4:	ldr	x1, [x0]
  444ea8:	str	x1, [sp, #88]
  444eac:	mov	x1, #0x0                   	// #0
  444eb0:	str	xzr, [sp, #72]
  444eb4:	ldr	x0, [sp, #48]
  444eb8:	cmp	x0, #0x0
  444ebc:	cset	w0, eq  // eq = none
  444ec0:	and	w0, w0, #0xff
  444ec4:	and	x0, x0, #0xff
  444ec8:	cmp	x0, #0x0
  444ecc:	b.eq	444ef8 <config_parse@plt+0x39d48>  // b.none
  444ed0:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  444ed4:	add	x1, x0, #0x973
  444ed8:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  444edc:	add	x4, x0, #0xfd8
  444ee0:	mov	w3, #0x44                  	// #68
  444ee4:	mov	x2, x1
  444ee8:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  444eec:	add	x1, x0, #0x990
  444ef0:	mov	w0, #0x0                   	// #0
  444ef4:	bl	409d50 <log_assert_failed_realm@plt>
  444ef8:	ldr	x0, [sp, #40]
  444efc:	cmp	x0, #0x0
  444f00:	cset	w0, eq  // eq = none
  444f04:	and	w0, w0, #0xff
  444f08:	and	x0, x0, #0xff
  444f0c:	cmp	x0, #0x0
  444f10:	b.eq	444f3c <config_parse@plt+0x39d8c>  // b.none
  444f14:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  444f18:	add	x1, x0, #0x973
  444f1c:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  444f20:	add	x4, x0, #0xfd8
  444f24:	mov	w3, #0x45                  	// #69
  444f28:	mov	x2, x1
  444f2c:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  444f30:	add	x1, x0, #0x998
  444f34:	mov	w0, #0x0                   	// #0
  444f38:	bl	409d50 <log_assert_failed_realm@plt>
  444f3c:	bl	444cb4 <config_parse@plt+0x39b04>
  444f40:	str	x0, [sp, #72]
  444f44:	ldr	x0, [sp, #72]
  444f48:	cmp	x0, #0x0
  444f4c:	b.ne	444f58 <config_parse@plt+0x39da8>  // b.any
  444f50:	mov	w19, #0xfffffff4            	// #-12
  444f54:	b	445030 <config_parse@plt+0x39e80>
  444f58:	ldr	x0, [sp, #72]
  444f5c:	mov	x7, x0
  444f60:	mov	w6, #0x4                   	// #4
  444f64:	adrp	x0, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  444f68:	ldr	x5, [x0, #4080]
  444f6c:	adrp	x0, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  444f70:	ldr	x4, [x0, #4056]
  444f74:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  444f78:	add	x3, x0, #0x9a0
  444f7c:	ldr	x2, [sp, #56]
  444f80:	ldr	x1, [sp, #48]
  444f84:	mov	x0, #0x0                   	// #0
  444f88:	bl	40b1b0 <config_parse@plt>
  444f8c:	str	w0, [sp, #68]
  444f90:	ldr	w0, [sp, #68]
  444f94:	cmp	w0, #0x0
  444f98:	b.ge	444fa4 <config_parse@plt+0x39df4>  // b.tcont
  444f9c:	ldr	w19, [sp, #68]
  444fa0:	b	445030 <config_parse@plt+0x39e80>
  444fa4:	ldr	x0, [sp, #72]
  444fa8:	ldr	w0, [x0, #104]
  444fac:	cmp	w0, #0x2
  444fb0:	b.ne	444fc4 <config_parse@plt+0x39e14>  // b.any
  444fb4:	ldr	x0, [sp, #72]
  444fb8:	mov	w1, #0x1                   	// #1
  444fbc:	str	w1, [x0, #344]
  444fc0:	b	444fec <config_parse@plt+0x39e3c>
  444fc4:	ldr	x0, [sp, #72]
  444fc8:	ldr	w0, [x0, #104]
  444fcc:	cmn	w0, #0x1
  444fd0:	b.eq	444fec <config_parse@plt+0x39e3c>  // b.none
  444fd4:	ldr	x0, [sp, #72]
  444fd8:	ldr	w0, [x0, #344]
  444fdc:	cmp	w0, #0x0
  444fe0:	b.ge	444fec <config_parse@plt+0x39e3c>  // b.tcont
  444fe4:	ldr	x0, [sp, #72]
  444fe8:	str	wzr, [x0, #344]
  444fec:	ldr	x0, [sp, #72]
  444ff0:	ldr	w0, [x0, #344]
  444ff4:	cmp	w0, #0x0
  444ff8:	b.lt	445014 <config_parse@plt+0x39e64>  // b.tstop
  444ffc:	ldr	x0, [sp, #72]
  445000:	ldr	w0, [x0, #104]
  445004:	cmn	w0, #0x1
  445008:	b.ne	445014 <config_parse@plt+0x39e64>  // b.any
  44500c:	ldr	x0, [sp, #72]
  445010:	str	wzr, [x0, #104]
  445014:	ldr	x0, [sp, #72]
  445018:	str	x0, [sp, #80]
  44501c:	str	xzr, [sp, #72]
  445020:	ldr	x1, [sp, #80]
  445024:	ldr	x0, [sp, #40]
  445028:	str	x1, [x0]
  44502c:	mov	w19, #0x0                   	// #0
  445030:	add	x0, sp, #0x48
  445034:	bl	444bc0 <config_parse@plt+0x39a10>
  445038:	mov	w1, w19
  44503c:	adrp	x0, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  445040:	ldr	x0, [x0, #4048]
  445044:	ldr	x2, [sp, #88]
  445048:	ldr	x0, [x0]
  44504c:	eor	x0, x2, x0
  445050:	cmp	x0, #0x0
  445054:	b.eq	44505c <config_parse@plt+0x39eac>  // b.none
  445058:	bl	40a440 <__stack_chk_fail@plt>
  44505c:	mov	w0, w1
  445060:	ldr	x19, [sp, #16]
  445064:	ldp	x29, x30, [sp], #96
  445068:	ret
  44506c:	stp	x29, x30, [sp, #-48]!
  445070:	mov	x29, sp
  445074:	str	x0, [sp, #24]
  445078:	str	x1, [sp, #16]
  44507c:	ldr	x0, [sp, #24]
  445080:	cmp	x0, #0x0
  445084:	cset	w0, eq  // eq = none
  445088:	and	w0, w0, #0xff
  44508c:	and	x0, x0, #0xff
  445090:	cmp	x0, #0x0
  445094:	b.eq	4450dc <config_parse@plt+0x39f2c>  // b.none
  445098:	ldr	x0, [sp, #16]
  44509c:	cmp	x0, #0x0
  4450a0:	cset	w0, ne  // ne = any
  4450a4:	and	w0, w0, #0xff
  4450a8:	and	x0, x0, #0xff
  4450ac:	cmp	x0, #0x0
  4450b0:	b.eq	4450dc <config_parse@plt+0x39f2c>  // b.none
  4450b4:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  4450b8:	add	x1, x0, #0x973
  4450bc:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  4450c0:	add	x4, x0, #0xfe8
  4450c4:	mov	w3, #0x66                  	// #102
  4450c8:	mov	x2, x1
  4450cc:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  4450d0:	add	x1, x0, #0x9b8
  4450d4:	mov	w0, #0x0                   	// #0
  4450d8:	bl	409d50 <log_assert_failed_realm@plt>
  4450dc:	str	xzr, [sp, #40]
  4450e0:	b	445138 <config_parse@plt+0x39f88>
  4450e4:	ldr	x0, [sp, #40]
  4450e8:	lsl	x0, x0, #5
  4450ec:	ldr	x1, [sp, #24]
  4450f0:	add	x0, x1, x0
  4450f4:	ldr	x0, [x0]
  4450f8:	bl	40ad70 <free@plt>
  4450fc:	ldr	x0, [sp, #40]
  445100:	lsl	x0, x0, #5
  445104:	ldr	x1, [sp, #24]
  445108:	add	x0, x1, x0
  44510c:	ldr	x0, [x0, #8]
  445110:	bl	40a290 <strv_free@plt>
  445114:	ldr	x0, [sp, #40]
  445118:	lsl	x0, x0, #5
  44511c:	ldr	x1, [sp, #24]
  445120:	add	x0, x1, x0
  445124:	ldr	x0, [x0, #16]
  445128:	bl	40a290 <strv_free@plt>
  44512c:	ldr	x0, [sp, #40]
  445130:	add	x0, x0, #0x1
  445134:	str	x0, [sp, #40]
  445138:	ldr	x1, [sp, #40]
  44513c:	ldr	x0, [sp, #16]
  445140:	cmp	x1, x0
  445144:	b.cc	4450e4 <config_parse@plt+0x39f34>  // b.lo, b.ul, b.last
  445148:	ldr	x0, [sp, #24]
  44514c:	bl	40ad70 <free@plt>
  445150:	nop
  445154:	ldp	x29, x30, [sp], #48
  445158:	ret
  44515c:	stp	x29, x30, [sp, #-48]!
  445160:	mov	x29, sp
  445164:	str	x0, [sp, #24]
  445168:	str	x1, [sp, #16]
  44516c:	str	xzr, [sp, #40]
  445170:	b	445198 <config_parse@plt+0x39fe8>
  445174:	ldr	x0, [sp, #40]
  445178:	lsl	x0, x0, #5
  44517c:	ldr	x1, [sp, #24]
  445180:	add	x0, x1, x0
  445184:	ldr	x0, [x0]
  445188:	bl	40ad70 <free@plt>
  44518c:	ldr	x0, [sp, #40]
  445190:	add	x0, x0, #0x1
  445194:	str	x0, [sp, #40]
  445198:	ldr	x1, [sp, #40]
  44519c:	ldr	x0, [sp, #16]
  4451a0:	cmp	x1, x0
  4451a4:	b.cc	445174 <config_parse@plt+0x39fc4>  // b.lo, b.ul, b.last
  4451a8:	ldr	x0, [sp, #24]
  4451ac:	bl	40ad70 <free@plt>
  4451b0:	nop
  4451b4:	ldp	x29, x30, [sp], #48
  4451b8:	ret
  4451bc:	stp	x29, x30, [sp, #-32]!
  4451c0:	mov	x29, sp
  4451c4:	str	x0, [sp, #24]
  4451c8:	ldr	x0, [sp, #24]
  4451cc:	cmp	x0, #0x0
  4451d0:	b.ne	4451dc <config_parse@plt+0x3a02c>  // b.any
  4451d4:	mov	x0, #0x0                   	// #0
  4451d8:	b	44539c <config_parse@plt+0x3a1ec>
  4451dc:	ldr	x0, [sp, #24]
  4451e0:	ldr	x0, [x0, #8]
  4451e4:	bl	40a290 <strv_free@plt>
  4451e8:	ldr	x0, [sp, #24]
  4451ec:	ldr	x0, [x0, #16]
  4451f0:	bl	40a290 <strv_free@plt>
  4451f4:	ldr	x0, [sp, #24]
  4451f8:	ldr	x0, [x0, #24]
  4451fc:	bl	40ad70 <free@plt>
  445200:	ldr	x0, [sp, #24]
  445204:	ldr	x0, [x0, #88]
  445208:	bl	40ad70 <free@plt>
  44520c:	ldr	x0, [sp, #24]
  445210:	ldr	x0, [x0, #96]
  445214:	bl	40ad70 <free@plt>
  445218:	ldr	x0, [sp, #24]
  44521c:	ldr	x0, [x0, #80]
  445220:	bl	40ad70 <free@plt>
  445224:	ldr	x0, [sp, #24]
  445228:	ldr	x0, [x0, #120]
  44522c:	bl	40a290 <strv_free@plt>
  445230:	ldr	x0, [sp, #24]
  445234:	ldr	x0, [x0, #128]
  445238:	bl	40a290 <strv_free@plt>
  44523c:	ldr	x0, [sp, #24]
  445240:	add	x0, x0, #0x88
  445244:	bl	40a270 <rlimit_free_all@plt>
  445248:	ldr	x0, [sp, #24]
  44524c:	ldr	x0, [x0, #264]
  445250:	bl	40ad70 <free@plt>
  445254:	ldr	x0, [sp, #24]
  445258:	add	x0, x0, #0x120
  44525c:	bl	444aec <config_parse@plt+0x3993c>
  445260:	ldr	x0, [sp, #24]
  445264:	ldr	x0, [x0, #376]
  445268:	bl	40a290 <strv_free@plt>
  44526c:	ldr	x0, [sp, #24]
  445270:	ldr	x0, [x0, #384]
  445274:	bl	40a290 <strv_free@plt>
  445278:	ldr	x0, [sp, #24]
  44527c:	ldr	x0, [x0, #392]
  445280:	bl	40a290 <strv_free@plt>
  445284:	ldr	x0, [sp, #24]
  445288:	ldr	x0, [x0, #400]
  44528c:	bl	40a290 <strv_free@plt>
  445290:	ldr	x0, [sp, #24]
  445294:	ldr	x0, [x0, #360]
  445298:	bl	40ad70 <free@plt>
  44529c:	ldr	x0, [sp, #24]
  4452a0:	ldr	x0, [x0, #368]
  4452a4:	bl	40ad70 <free@plt>
  4452a8:	ldr	x0, [sp, #24]
  4452ac:	ldr	x0, [x0, #408]
  4452b0:	bl	42c58c <config_parse@plt+0x213dc>
  4452b4:	ldr	x0, [sp, #24]
  4452b8:	ldr	x2, [x0, #328]
  4452bc:	ldr	x0, [sp, #24]
  4452c0:	ldr	x0, [x0, #336]
  4452c4:	mov	x1, x0
  4452c8:	mov	x0, x2
  4452cc:	bl	42d854 <config_parse@plt+0x226a4>
  4452d0:	ldr	x0, [sp, #24]
  4452d4:	ldr	x0, [x0, #416]
  4452d8:	bl	40ad70 <free@plt>
  4452dc:	ldr	x0, [sp, #24]
  4452e0:	ldr	x0, [x0, #424]
  4452e4:	bl	40ad70 <free@plt>
  4452e8:	ldr	x0, [sp, #24]
  4452ec:	ldr	x2, [x0, #432]
  4452f0:	ldr	x0, [sp, #24]
  4452f4:	ldr	x0, [x0, #456]
  4452f8:	mov	x1, x0
  4452fc:	mov	x0, x2
  445300:	bl	44506c <config_parse@plt+0x39ebc>
  445304:	ldr	x0, [sp, #24]
  445308:	ldr	x2, [x0, #440]
  44530c:	ldr	x0, [sp, #24]
  445310:	ldr	x0, [x0, #464]
  445314:	mov	x1, x0
  445318:	mov	x0, x2
  44531c:	bl	44506c <config_parse@plt+0x39ebc>
  445320:	ldr	x0, [sp, #24]
  445324:	ldr	x2, [x0, #448]
  445328:	ldr	x0, [sp, #24]
  44532c:	ldr	x0, [x0, #472]
  445330:	mov	x1, x0
  445334:	mov	x0, x2
  445338:	bl	44506c <config_parse@plt+0x39ebc>
  44533c:	ldr	x0, [sp, #24]
  445340:	ldr	x0, [x0, #480]
  445344:	bl	40ad70 <free@plt>
  445348:	ldr	x0, [sp, #24]
  44534c:	ldr	x0, [x0, #488]
  445350:	bl	409840 <sd_bus_message_unref@plt>
  445354:	ldr	x0, [sp, #24]
  445358:	ldr	x0, [x0, #544]
  44535c:	bl	40ad70 <free@plt>
  445360:	ldr	x0, [sp, #24]
  445364:	ldr	x2, [x0, #576]
  445368:	ldr	x0, [sp, #24]
  44536c:	ldr	x0, [x0, #584]
  445370:	mov	x1, x0
  445374:	mov	x0, x2
  445378:	bl	44515c <config_parse@plt+0x39fac>
  44537c:	ldr	x0, [sp, #24]
  445380:	ldr	x0, [x0, #600]
  445384:	bl	40ad70 <free@plt>
  445388:	ldr	x0, [sp, #24]
  44538c:	ldr	x0, [x0, #616]
  445390:	bl	40a290 <strv_free@plt>
  445394:	ldr	x0, [sp, #24]
  445398:	bl	4449d8 <config_parse@plt+0x39828>
  44539c:	ldp	x29, x30, [sp], #32
  4453a0:	ret
  4453a4:	stp	x29, x30, [sp, #-32]!
  4453a8:	mov	x29, sp
  4453ac:	str	x0, [sp, #24]
  4453b0:	ldr	x0, [sp, #24]
  4453b4:	cmp	x0, #0x0
  4453b8:	cset	w0, eq  // eq = none
  4453bc:	and	w0, w0, #0xff
  4453c0:	and	x0, x0, #0xff
  4453c4:	cmp	x0, #0x0
  4453c8:	b.eq	4453f4 <config_parse@plt+0x3a244>  // b.none
  4453cc:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  4453d0:	add	x1, x0, #0x973
  4453d4:	adrp	x0, 458000 <config_parse@plt+0x4ce50>
  4453d8:	add	x4, x0, #0x8
  4453dc:	mov	w3, #0xac                  	// #172
  4453e0:	mov	x2, x1
  4453e4:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  4453e8:	add	x1, x0, #0x9c8
  4453ec:	mov	w0, #0x0                   	// #0
  4453f0:	bl	409d50 <log_assert_failed_realm@plt>
  4453f4:	ldr	x0, [sp, #24]
  4453f8:	ldr	w0, [x0, #348]
  4453fc:	cmp	w0, #0x0
  445400:	b.gt	445474 <config_parse@plt+0x3a2c4>
  445404:	ldr	x0, [sp, #24]
  445408:	ldr	w0, [x0, #352]
  44540c:	cmp	w0, #0x0
  445410:	b.gt	445474 <config_parse@plt+0x3a2c4>
  445414:	ldr	x0, [sp, #24]
  445418:	ldr	x0, [x0, #360]
  44541c:	cmp	x0, #0x0
  445420:	b.ne	445474 <config_parse@plt+0x3a2c4>  // b.any
  445424:	ldr	x0, [sp, #24]
  445428:	ldr	x0, [x0, #368]
  44542c:	cmp	x0, #0x0
  445430:	b.ne	445474 <config_parse@plt+0x3a2c4>  // b.any
  445434:	ldr	x0, [sp, #24]
  445438:	ldr	x0, [x0, #376]
  44543c:	cmp	x0, #0x0
  445440:	b.ne	445474 <config_parse@plt+0x3a2c4>  // b.any
  445444:	ldr	x0, [sp, #24]
  445448:	ldr	x0, [x0, #384]
  44544c:	cmp	x0, #0x0
  445450:	b.ne	445474 <config_parse@plt+0x3a2c4>  // b.any
  445454:	ldr	x0, [sp, #24]
  445458:	ldr	x0, [x0, #392]
  44545c:	cmp	x0, #0x0
  445460:	b.ne	445474 <config_parse@plt+0x3a2c4>  // b.any
  445464:	ldr	x0, [sp, #24]
  445468:	ldr	x0, [x0, #400]
  44546c:	cmp	x0, #0x0
  445470:	b.eq	44547c <config_parse@plt+0x3a2cc>  // b.none
  445474:	mov	w0, #0x1                   	// #1
  445478:	b	445480 <config_parse@plt+0x3a2d0>
  44547c:	mov	w0, #0x0                   	// #0
  445480:	and	w0, w0, #0x1
  445484:	and	w0, w0, #0xff
  445488:	ldp	x29, x30, [sp], #32
  44548c:	ret
  445490:	stp	x29, x30, [sp, #-32]!
  445494:	mov	x29, sp
  445498:	str	x0, [sp, #24]
  44549c:	ldr	x0, [sp, #24]
  4454a0:	cmp	x0, #0x0
  4454a4:	cset	w0, eq  // eq = none
  4454a8:	and	w0, w0, #0xff
  4454ac:	and	x0, x0, #0xff
  4454b0:	cmp	x0, #0x0
  4454b4:	b.eq	4454e0 <config_parse@plt+0x3a330>  // b.none
  4454b8:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  4454bc:	add	x1, x0, #0x973
  4454c0:	adrp	x0, 458000 <config_parse@plt+0x4ce50>
  4454c4:	add	x4, x0, #0x28
  4454c8:	mov	w3, #0xba                  	// #186
  4454cc:	mov	x2, x1
  4454d0:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  4454d4:	add	x1, x0, #0x9c8
  4454d8:	mov	w0, #0x0                   	// #0
  4454dc:	bl	409d50 <log_assert_failed_realm@plt>
  4454e0:	ldr	x0, [sp, #24]
  4454e4:	ldr	w0, [x0, #352]
  4454e8:	cmp	w0, #0x0
  4454ec:	b.gt	445510 <config_parse@plt+0x3a360>
  4454f0:	ldr	x0, [sp, #24]
  4454f4:	ldr	x0, [x0, #360]
  4454f8:	cmp	x0, #0x0
  4454fc:	b.ne	445510 <config_parse@plt+0x3a360>  // b.any
  445500:	ldr	x0, [sp, #24]
  445504:	ldr	x0, [x0, #368]
  445508:	cmp	x0, #0x0
  44550c:	b.eq	445518 <config_parse@plt+0x3a368>  // b.none
  445510:	mov	w0, #0x1                   	// #1
  445514:	b	44551c <config_parse@plt+0x3a36c>
  445518:	mov	w0, #0x0                   	// #0
  44551c:	and	w0, w0, #0x1
  445520:	and	w0, w0, #0xff
  445524:	ldp	x29, x30, [sp], #32
  445528:	ret
  44552c:	stp	x29, x30, [sp, #-80]!
  445530:	mov	x29, sp
  445534:	str	x19, [sp, #16]
  445538:	str	x0, [sp, #40]
  44553c:	adrp	x0, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  445540:	ldr	x0, [x0, #4048]
  445544:	ldr	x1, [x0]
  445548:	str	x1, [sp, #72]
  44554c:	mov	x1, #0x0                   	// #0
  445550:	str	xzr, [sp, #64]
  445554:	ldr	x0, [sp, #40]
  445558:	cmp	x0, #0x0
  44555c:	cset	w0, eq  // eq = none
  445560:	and	w0, w0, #0xff
  445564:	and	x0, x0, #0xff
  445568:	cmp	x0, #0x0
  44556c:	b.eq	445598 <config_parse@plt+0x3a3e8>  // b.none
  445570:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  445574:	add	x1, x0, #0x973
  445578:	adrp	x0, 458000 <config_parse@plt+0x4ce50>
  44557c:	add	x4, x0, #0x40
  445580:	mov	w3, #0xc6                  	// #198
  445584:	mov	x2, x1
  445588:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  44558c:	add	x1, x0, #0x9c8
  445590:	mov	w0, #0x0                   	// #0
  445594:	bl	409d50 <log_assert_failed_realm@plt>
  445598:	ldr	x0, [sp, #40]
  44559c:	ldr	x0, [x0, #488]
  4455a0:	cmp	x0, #0x0
  4455a4:	b.eq	4455b0 <config_parse@plt+0x3a400>  // b.none
  4455a8:	mov	w19, #0x0                   	// #0
  4455ac:	b	445608 <config_parse@plt+0x3a458>
  4455b0:	add	x0, sp, #0x40
  4455b4:	bl	40a7c0 <sd_bus_default_system@plt>
  4455b8:	str	w0, [sp, #60]
  4455bc:	ldr	w0, [sp, #60]
  4455c0:	cmp	w0, #0x0
  4455c4:	b.ge	4455d0 <config_parse@plt+0x3a420>  // b.tcont
  4455c8:	ldr	w19, [sp, #60]
  4455cc:	b	445608 <config_parse@plt+0x3a458>
  4455d0:	ldr	x3, [sp, #64]
  4455d4:	ldr	x0, [sp, #40]
  4455d8:	add	x0, x0, #0x1e8
  4455dc:	mov	w2, #0x1                   	// #1
  4455e0:	mov	x1, x0
  4455e4:	mov	x0, x3
  4455e8:	bl	40ad80 <sd_bus_message_new@plt>
  4455ec:	str	w0, [sp, #60]
  4455f0:	ldr	w0, [sp, #60]
  4455f4:	cmp	w0, #0x0
  4455f8:	b.ge	445604 <config_parse@plt+0x3a454>  // b.tcont
  4455fc:	ldr	w19, [sp, #60]
  445600:	b	445608 <config_parse@plt+0x3a458>
  445604:	mov	w19, #0x0                   	// #0
  445608:	add	x0, sp, #0x40
  44560c:	bl	444b8c <config_parse@plt+0x399dc>
  445610:	mov	w1, w19
  445614:	adrp	x0, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  445618:	ldr	x0, [x0, #4048]
  44561c:	ldr	x2, [sp, #72]
  445620:	ldr	x0, [x0]
  445624:	eor	x0, x2, x0
  445628:	cmp	x0, #0x0
  44562c:	b.eq	445634 <config_parse@plt+0x3a484>  // b.none
  445630:	bl	40a440 <__stack_chk_fail@plt>
  445634:	mov	w0, w1
  445638:	ldr	x19, [sp, #16]
  44563c:	ldp	x29, x30, [sp], #80
  445640:	ret
  445644:	sub	sp, sp, #0x80
  445648:	stp	x29, x30, [sp, #16]
  44564c:	add	x29, sp, #0x10
  445650:	str	x0, [sp, #88]
  445654:	str	x1, [sp, #80]
  445658:	str	w2, [sp, #76]
  44565c:	str	x3, [sp, #64]
  445660:	str	w4, [sp, #72]
  445664:	str	x5, [sp, #56]
  445668:	str	w6, [sp, #52]
  44566c:	str	x7, [sp, #40]
  445670:	ldr	x0, [sp, #128]
  445674:	str	x0, [sp, #120]
  445678:	ldr	x0, [sp, #80]
  44567c:	cmp	x0, #0x0
  445680:	cset	w0, eq  // eq = none
  445684:	and	w0, w0, #0xff
  445688:	and	x0, x0, #0xff
  44568c:	cmp	x0, #0x0
  445690:	b.eq	4456bc <config_parse@plt+0x3a50c>  // b.none
  445694:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  445698:	add	x1, x0, #0x973
  44569c:	adrp	x0, 458000 <config_parse@plt+0x4ce50>
  4456a0:	add	x4, x0, #0x60
  4456a4:	mov	w3, #0xd6                  	// #214
  4456a8:	mov	x2, x1
  4456ac:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  4456b0:	add	x1, x0, #0x9d0
  4456b4:	mov	w0, #0x0                   	// #0
  4456b8:	bl	409d50 <log_assert_failed_realm@plt>
  4456bc:	ldr	x0, [sp, #56]
  4456c0:	cmp	x0, #0x0
  4456c4:	cset	w0, eq  // eq = none
  4456c8:	and	w0, w0, #0xff
  4456cc:	and	x0, x0, #0xff
  4456d0:	cmp	x0, #0x0
  4456d4:	b.eq	445700 <config_parse@plt+0x3a550>  // b.none
  4456d8:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  4456dc:	add	x1, x0, #0x973
  4456e0:	adrp	x0, 458000 <config_parse@plt+0x4ce50>
  4456e4:	add	x4, x0, #0x60
  4456e8:	mov	w3, #0xd6                  	// #214
  4456ec:	mov	x2, x1
  4456f0:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  4456f4:	add	x1, x0, #0x9e0
  4456f8:	mov	w0, #0x0                   	// #0
  4456fc:	bl	409d50 <log_assert_failed_realm@plt>
  445700:	ldr	x0, [sp, #40]
  445704:	cmp	x0, #0x0
  445708:	cset	w0, eq  // eq = none
  44570c:	and	w0, w0, #0xff
  445710:	and	x0, x0, #0xff
  445714:	cmp	x0, #0x0
  445718:	b.eq	445744 <config_parse@plt+0x3a594>  // b.none
  44571c:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  445720:	add	x1, x0, #0x973
  445724:	adrp	x0, 458000 <config_parse@plt+0x4ce50>
  445728:	add	x4, x0, #0x60
  44572c:	mov	w3, #0xd6                  	// #214
  445730:	mov	x2, x1
  445734:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  445738:	add	x1, x0, #0x9e8
  44573c:	mov	w0, #0x0                   	// #0
  445740:	bl	409d50 <log_assert_failed_realm@plt>
  445744:	ldr	x0, [sp, #128]
  445748:	cmp	x0, #0x0
  44574c:	cset	w0, eq  // eq = none
  445750:	and	w0, w0, #0xff
  445754:	and	x0, x0, #0xff
  445758:	cmp	x0, #0x0
  44575c:	b.eq	445788 <config_parse@plt+0x3a5d8>  // b.none
  445760:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  445764:	add	x1, x0, #0x973
  445768:	adrp	x0, 458000 <config_parse@plt+0x4ce50>
  44576c:	add	x4, x0, #0x60
  445770:	mov	w3, #0xd6                  	// #214
  445774:	mov	x2, x1
  445778:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  44577c:	add	x1, x0, #0x9f0
  445780:	mov	w0, #0x0                   	// #0
  445784:	bl	409d50 <log_assert_failed_realm@plt>
  445788:	ldr	x0, [sp, #40]
  44578c:	bl	409c30 <volatile_mode_from_string@plt>
  445790:	str	w0, [sp, #108]
  445794:	ldr	w0, [sp, #108]
  445798:	cmp	w0, #0x0
  44579c:	b.ge	445820 <config_parse@plt+0x3a670>  // b.tcont
  4457a0:	mov	w0, #0x3                   	// #3
  4457a4:	str	w0, [sp, #112]
  4457a8:	str	wzr, [sp, #116]
  4457ac:	mov	w0, #0x0                   	// #0
  4457b0:	bl	40b180 <log_get_max_level_realm@plt>
  4457b4:	mov	w1, w0
  4457b8:	ldr	w0, [sp, #112]
  4457bc:	and	w0, w0, #0x7
  4457c0:	cmp	w1, w0
  4457c4:	b.lt	445810 <config_parse@plt+0x3a660>  // b.tstop
  4457c8:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  4457cc:	add	x1, x0, #0x973
  4457d0:	ldr	x0, [sp, #40]
  4457d4:	str	x0, [sp, #8]
  4457d8:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  4457dc:	add	x0, x0, #0x9f8
  4457e0:	str	x0, [sp]
  4457e4:	adrp	x0, 458000 <config_parse@plt+0x4ce50>
  4457e8:	add	x7, x0, #0x80
  4457ec:	mov	w6, #0xd6                  	// #214
  4457f0:	mov	x5, x1
  4457f4:	ldr	w4, [sp, #116]
  4457f8:	ldr	w3, [sp, #76]
  4457fc:	ldr	x2, [sp, #80]
  445800:	ldr	w1, [sp, #112]
  445804:	ldr	x0, [sp, #88]
  445808:	bl	40a960 <log_syntax_internal@plt>
  44580c:	b	445818 <config_parse@plt+0x3a668>
  445810:	ldr	w0, [sp, #116]
  445814:	cmp	w0, #0x0
  445818:	mov	w0, #0x0                   	// #0
  44581c:	b	445830 <config_parse@plt+0x3a680>
  445820:	ldr	x0, [sp, #120]
  445824:	ldr	w1, [sp, #108]
  445828:	str	w1, [x0]
  44582c:	mov	w0, #0x0                   	// #0
  445830:	ldp	x29, x30, [sp, #16]
  445834:	add	sp, sp, #0x80
  445838:	ret
  44583c:	sub	sp, sp, #0x80
  445840:	stp	x29, x30, [sp, #16]
  445844:	add	x29, sp, #0x10
  445848:	str	x0, [sp, #88]
  44584c:	str	x1, [sp, #80]
  445850:	str	w2, [sp, #76]
  445854:	str	x3, [sp, #64]
  445858:	str	w4, [sp, #72]
  44585c:	str	x5, [sp, #56]
  445860:	str	w6, [sp, #52]
  445864:	str	x7, [sp, #40]
  445868:	ldr	x0, [sp, #128]
  44586c:	str	x0, [sp, #120]
  445870:	ldr	x0, [sp, #80]
  445874:	cmp	x0, #0x0
  445878:	cset	w0, eq  // eq = none
  44587c:	and	w0, w0, #0xff
  445880:	and	x0, x0, #0xff
  445884:	cmp	x0, #0x0
  445888:	b.eq	4458b4 <config_parse@plt+0x3a704>  // b.none
  44588c:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  445890:	add	x1, x0, #0x973
  445894:	adrp	x0, 458000 <config_parse@plt+0x4ce50>
  445898:	add	x4, x0, #0xa0
  44589c:	mov	w3, #0xe7                  	// #231
  4458a0:	mov	x2, x1
  4458a4:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  4458a8:	add	x1, x0, #0x9d0
  4458ac:	mov	w0, #0x0                   	// #0
  4458b0:	bl	409d50 <log_assert_failed_realm@plt>
  4458b4:	ldr	x0, [sp, #56]
  4458b8:	cmp	x0, #0x0
  4458bc:	cset	w0, eq  // eq = none
  4458c0:	and	w0, w0, #0xff
  4458c4:	and	x0, x0, #0xff
  4458c8:	cmp	x0, #0x0
  4458cc:	b.eq	4458f8 <config_parse@plt+0x3a748>  // b.none
  4458d0:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  4458d4:	add	x1, x0, #0x973
  4458d8:	adrp	x0, 458000 <config_parse@plt+0x4ce50>
  4458dc:	add	x4, x0, #0xa0
  4458e0:	mov	w3, #0xe8                  	// #232
  4458e4:	mov	x2, x1
  4458e8:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  4458ec:	add	x1, x0, #0x9e0
  4458f0:	mov	w0, #0x0                   	// #0
  4458f4:	bl	409d50 <log_assert_failed_realm@plt>
  4458f8:	ldr	x0, [sp, #40]
  4458fc:	cmp	x0, #0x0
  445900:	cset	w0, eq  // eq = none
  445904:	and	w0, w0, #0xff
  445908:	and	x0, x0, #0xff
  44590c:	cmp	x0, #0x0
  445910:	b.eq	44593c <config_parse@plt+0x3a78c>  // b.none
  445914:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  445918:	add	x1, x0, #0x973
  44591c:	adrp	x0, 458000 <config_parse@plt+0x4ce50>
  445920:	add	x4, x0, #0xa0
  445924:	mov	w3, #0xe9                  	// #233
  445928:	mov	x2, x1
  44592c:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  445930:	add	x1, x0, #0x9e8
  445934:	mov	w0, #0x0                   	// #0
  445938:	bl	409d50 <log_assert_failed_realm@plt>
  44593c:	ldr	x0, [sp, #120]
  445940:	add	x0, x0, #0x198
  445944:	ldr	x1, [sp, #40]
  445948:	bl	42c1a8 <config_parse@plt+0x20ff8>
  44594c:	str	w0, [sp, #100]
  445950:	ldr	w0, [sp, #100]
  445954:	cmn	w0, #0x11
  445958:	b.ne	4459e0 <config_parse@plt+0x3a830>  // b.any
  44595c:	mov	w0, #0x3                   	// #3
  445960:	str	w0, [sp, #112]
  445964:	ldr	w0, [sp, #100]
  445968:	str	w0, [sp, #116]
  44596c:	mov	w0, #0x0                   	// #0
  445970:	bl	40b180 <log_get_max_level_realm@plt>
  445974:	mov	w1, w0
  445978:	ldr	w0, [sp, #112]
  44597c:	and	w0, w0, #0x7
  445980:	cmp	w1, w0
  445984:	b.lt	4459d0 <config_parse@plt+0x3a820>  // b.tstop
  445988:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  44598c:	add	x1, x0, #0x973
  445990:	ldr	x0, [sp, #40]
  445994:	str	x0, [sp, #8]
  445998:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  44599c:	add	x0, x0, #0xa28
  4459a0:	str	x0, [sp]
  4459a4:	adrp	x0, 458000 <config_parse@plt+0x4ce50>
  4459a8:	add	x7, x0, #0xc0
  4459ac:	mov	w6, #0xed                  	// #237
  4459b0:	mov	x5, x1
  4459b4:	ldr	w4, [sp, #116]
  4459b8:	ldr	w3, [sp, #76]
  4459bc:	ldr	x2, [sp, #80]
  4459c0:	ldr	w1, [sp, #112]
  4459c4:	ldr	x0, [sp, #88]
  4459c8:	bl	40a960 <log_syntax_internal@plt>
  4459cc:	b	4459d8 <config_parse@plt+0x3a828>
  4459d0:	ldr	w0, [sp, #116]
  4459d4:	cmp	w0, #0x0
  4459d8:	mov	w0, #0x0                   	// #0
  4459dc:	b	445a74 <config_parse@plt+0x3a8c4>
  4459e0:	ldr	w0, [sp, #100]
  4459e4:	cmp	w0, #0x0
  4459e8:	b.ge	445a70 <config_parse@plt+0x3a8c0>  // b.tcont
  4459ec:	mov	w0, #0x3                   	// #3
  4459f0:	str	w0, [sp, #104]
  4459f4:	ldr	w0, [sp, #100]
  4459f8:	str	w0, [sp, #108]
  4459fc:	mov	w0, #0x0                   	// #0
  445a00:	bl	40b180 <log_get_max_level_realm@plt>
  445a04:	mov	w1, w0
  445a08:	ldr	w0, [sp, #104]
  445a0c:	and	w0, w0, #0x7
  445a10:	cmp	w1, w0
  445a14:	b.lt	445a60 <config_parse@plt+0x3a8b0>  // b.tstop
  445a18:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  445a1c:	add	x1, x0, #0x973
  445a20:	ldr	x0, [sp, #40]
  445a24:	str	x0, [sp, #8]
  445a28:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  445a2c:	add	x0, x0, #0xa58
  445a30:	str	x0, [sp]
  445a34:	adrp	x0, 458000 <config_parse@plt+0x4ce50>
  445a38:	add	x7, x0, #0xc0
  445a3c:	mov	w6, #0xf1                  	// #241
  445a40:	mov	x5, x1
  445a44:	ldr	w4, [sp, #108]
  445a48:	ldr	w3, [sp, #76]
  445a4c:	ldr	x2, [sp, #80]
  445a50:	ldr	w1, [sp, #104]
  445a54:	ldr	x0, [sp, #88]
  445a58:	bl	40a960 <log_syntax_internal@plt>
  445a5c:	b	445a68 <config_parse@plt+0x3a8b8>
  445a60:	ldr	w0, [sp, #108]
  445a64:	cmp	w0, #0x0
  445a68:	mov	w0, #0x0                   	// #0
  445a6c:	b	445a74 <config_parse@plt+0x3a8c4>
  445a70:	mov	w0, #0x0                   	// #0
  445a74:	ldp	x29, x30, [sp, #16]
  445a78:	add	sp, sp, #0x80
  445a7c:	ret
  445a80:	sub	sp, sp, #0xc0
  445a84:	stp	x29, x30, [sp, #16]
  445a88:	add	x29, sp, #0x10
  445a8c:	stp	x19, x20, [sp, #32]
  445a90:	str	x0, [sp, #120]
  445a94:	str	x1, [sp, #112]
  445a98:	str	w2, [sp, #108]
  445a9c:	str	x3, [sp, #96]
  445aa0:	str	w4, [sp, #104]
  445aa4:	str	x5, [sp, #88]
  445aa8:	str	w6, [sp, #84]
  445aac:	str	x7, [sp, #72]
  445ab0:	ldr	x0, [sp, #192]
  445ab4:	str	x0, [sp, #64]
  445ab8:	ldr	x0, [sp, #200]
  445abc:	str	x0, [sp, #56]
  445ac0:	adrp	x0, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  445ac4:	ldr	x0, [x0, #4048]
  445ac8:	ldr	x1, [x0]
  445acc:	str	x1, [sp, #184]
  445ad0:	mov	x1, #0x0                   	// #0
  445ad4:	str	xzr, [sp, #168]
  445ad8:	ldr	x0, [sp, #64]
  445adc:	str	x0, [sp, #176]
  445ae0:	ldr	x0, [sp, #112]
  445ae4:	cmp	x0, #0x0
  445ae8:	cset	w0, eq  // eq = none
  445aec:	and	w0, w0, #0xff
  445af0:	and	x0, x0, #0xff
  445af4:	cmp	x0, #0x0
  445af8:	b.eq	445b24 <config_parse@plt+0x3a974>  // b.none
  445afc:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  445b00:	add	x1, x0, #0x973
  445b04:	adrp	x0, 458000 <config_parse@plt+0x4ce50>
  445b08:	add	x4, x0, #0xe0
  445b0c:	mov	w3, #0x107                 	// #263
  445b10:	mov	x2, x1
  445b14:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  445b18:	add	x1, x0, #0x9d0
  445b1c:	mov	w0, #0x0                   	// #0
  445b20:	bl	409d50 <log_assert_failed_realm@plt>
  445b24:	ldr	x0, [sp, #88]
  445b28:	cmp	x0, #0x0
  445b2c:	cset	w0, eq  // eq = none
  445b30:	and	w0, w0, #0xff
  445b34:	and	x0, x0, #0xff
  445b38:	cmp	x0, #0x0
  445b3c:	b.eq	445b68 <config_parse@plt+0x3a9b8>  // b.none
  445b40:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  445b44:	add	x1, x0, #0x973
  445b48:	adrp	x0, 458000 <config_parse@plt+0x4ce50>
  445b4c:	add	x4, x0, #0xe0
  445b50:	mov	w3, #0x108                 	// #264
  445b54:	mov	x2, x1
  445b58:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  445b5c:	add	x1, x0, #0x9e0
  445b60:	mov	w0, #0x0                   	// #0
  445b64:	bl	409d50 <log_assert_failed_realm@plt>
  445b68:	ldr	x0, [sp, #72]
  445b6c:	cmp	x0, #0x0
  445b70:	cset	w0, eq  // eq = none
  445b74:	and	w0, w0, #0xff
  445b78:	and	x0, x0, #0xff
  445b7c:	cmp	x0, #0x0
  445b80:	b.eq	445bac <config_parse@plt+0x3a9fc>  // b.none
  445b84:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  445b88:	add	x1, x0, #0x973
  445b8c:	adrp	x0, 458000 <config_parse@plt+0x4ce50>
  445b90:	add	x4, x0, #0xe0
  445b94:	mov	w3, #0x109                 	// #265
  445b98:	mov	x2, x1
  445b9c:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  445ba0:	add	x1, x0, #0x9e8
  445ba4:	mov	w0, #0x0                   	// #0
  445ba8:	bl	409d50 <log_assert_failed_realm@plt>
  445bac:	str	xzr, [sp, #160]
  445bb0:	add	x1, sp, #0xa0
  445bb4:	add	x0, sp, #0x48
  445bb8:	mov	w3, #0x0                   	// #0
  445bbc:	mov	x2, #0x0                   	// #0
  445bc0:	bl	40aac0 <extract_first_word@plt>
  445bc4:	str	w0, [sp, #140]
  445bc8:	ldr	w0, [sp, #140]
  445bcc:	cmp	w0, #0x0
  445bd0:	b.ge	445c5c <config_parse@plt+0x3aaac>  // b.tcont
  445bd4:	mov	w0, #0x3                   	// #3
  445bd8:	str	w0, [sp, #152]
  445bdc:	ldr	w0, [sp, #140]
  445be0:	str	w0, [sp, #156]
  445be4:	mov	w0, #0x0                   	// #0
  445be8:	bl	40b180 <log_get_max_level_realm@plt>
  445bec:	mov	w1, w0
  445bf0:	ldr	w0, [sp, #152]
  445bf4:	and	w0, w0, #0x7
  445bf8:	cmp	w1, w0
  445bfc:	b.lt	445c48 <config_parse@plt+0x3aa98>  // b.tstop
  445c00:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  445c04:	add	x1, x0, #0x973
  445c08:	ldr	x0, [sp, #72]
  445c0c:	str	x0, [sp, #8]
  445c10:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  445c14:	add	x0, x0, #0xa80
  445c18:	str	x0, [sp]
  445c1c:	adrp	x0, 458000 <config_parse@plt+0x4ce50>
  445c20:	add	x7, x0, #0xf8
  445c24:	mov	w6, #0x110                 	// #272
  445c28:	mov	x5, x1
  445c2c:	ldr	w4, [sp, #156]
  445c30:	ldr	w3, [sp, #108]
  445c34:	ldr	x2, [sp, #112]
  445c38:	ldr	w1, [sp, #152]
  445c3c:	ldr	x0, [sp, #120]
  445c40:	bl	40a960 <log_syntax_internal@plt>
  445c44:	b	445c50 <config_parse@plt+0x3aaa0>
  445c48:	ldr	w0, [sp, #156]
  445c4c:	cmp	w0, #0x0
  445c50:	mov	w20, #0x0                   	// #0
  445c54:	mov	w19, #0x0                   	// #0
  445c58:	b	445d50 <config_parse@plt+0x3aba0>
  445c5c:	ldr	w0, [sp, #140]
  445c60:	cmp	w0, #0x0
  445c64:	b.ne	445c70 <config_parse@plt+0x3aac0>  // b.any
  445c68:	mov	w19, #0x1                   	// #1
  445c6c:	b	445d50 <config_parse@plt+0x3aba0>
  445c70:	ldr	x2, [sp, #160]
  445c74:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  445c78:	add	x1, x0, #0xab8
  445c7c:	mov	x0, x2
  445c80:	bl	40aa20 <strcmp@plt>
  445c84:	cmp	w0, #0x0
  445c88:	b.ne	445c98 <config_parse@plt+0x3aae8>  // b.any
  445c8c:	mov	x0, #0xffffffffffffffff    	// #-1
  445c90:	str	x0, [sp, #168]
  445c94:	b	445d4c <config_parse@plt+0x3ab9c>
  445c98:	ldr	x0, [sp, #160]
  445c9c:	bl	40a350 <capability_from_name@plt>
  445ca0:	str	w0, [sp, #140]
  445ca4:	ldr	w0, [sp, #140]
  445ca8:	cmp	w0, #0x0
  445cac:	b.ge	445d34 <config_parse@plt+0x3ab84>  // b.tcont
  445cb0:	mov	w0, #0x3                   	// #3
  445cb4:	str	w0, [sp, #144]
  445cb8:	ldr	w0, [sp, #140]
  445cbc:	str	w0, [sp, #148]
  445cc0:	mov	w0, #0x0                   	// #0
  445cc4:	bl	40b180 <log_get_max_level_realm@plt>
  445cc8:	mov	w1, w0
  445ccc:	ldr	w0, [sp, #144]
  445cd0:	and	w0, w0, #0x7
  445cd4:	cmp	w1, w0
  445cd8:	b.lt	445d24 <config_parse@plt+0x3ab74>  // b.tstop
  445cdc:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  445ce0:	add	x1, x0, #0x973
  445ce4:	ldr	x0, [sp, #160]
  445ce8:	str	x0, [sp, #8]
  445cec:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  445cf0:	add	x0, x0, #0xac0
  445cf4:	str	x0, [sp]
  445cf8:	adrp	x0, 458000 <config_parse@plt+0x4ce50>
  445cfc:	add	x7, x0, #0xf8
  445d00:	mov	w6, #0x11b                 	// #283
  445d04:	mov	x5, x1
  445d08:	ldr	w4, [sp, #148]
  445d0c:	ldr	w3, [sp, #108]
  445d10:	ldr	x2, [sp, #112]
  445d14:	ldr	w1, [sp, #144]
  445d18:	ldr	x0, [sp, #120]
  445d1c:	bl	40a960 <log_syntax_internal@plt>
  445d20:	b	445d2c <config_parse@plt+0x3ab7c>
  445d24:	ldr	w0, [sp, #148]
  445d28:	cmp	w0, #0x0
  445d2c:	mov	w19, #0x2                   	// #2
  445d30:	b	445d50 <config_parse@plt+0x3aba0>
  445d34:	ldr	w0, [sp, #140]
  445d38:	mov	x1, #0x1                   	// #1
  445d3c:	lsl	x0, x1, x0
  445d40:	ldr	x1, [sp, #168]
  445d44:	orr	x0, x1, x0
  445d48:	str	x0, [sp, #168]
  445d4c:	mov	w19, #0x3                   	// #3
  445d50:	add	x0, sp, #0xa0
  445d54:	bl	4449f8 <config_parse@plt+0x39848>
  445d58:	cmp	w19, #0x3
  445d5c:	b.eq	445d88 <config_parse@plt+0x3abd8>  // b.none
  445d60:	cmp	w19, #0x3
  445d64:	b.gt	445bac <config_parse@plt+0x3a9fc>
  445d68:	cmp	w19, #0x0
  445d6c:	b.eq	445db0 <config_parse@plt+0x3ac00>  // b.none
  445d70:	cmp	w19, #0x1
  445d74:	b.ne	445d88 <config_parse@plt+0x3abd8>  // b.any
  445d78:	ldr	x0, [sp, #168]
  445d7c:	cmp	x0, #0x0
  445d80:	b.eq	445d8c <config_parse@plt+0x3abdc>  // b.none
  445d84:	b	445d94 <config_parse@plt+0x3abe4>
  445d88:	b	445bac <config_parse@plt+0x3a9fc>
  445d8c:	mov	w20, #0x0                   	// #0
  445d90:	b	445db0 <config_parse@plt+0x3ac00>
  445d94:	ldr	x0, [sp, #176]
  445d98:	ldr	x1, [x0]
  445d9c:	ldr	x0, [sp, #168]
  445da0:	orr	x1, x1, x0
  445da4:	ldr	x0, [sp, #176]
  445da8:	str	x1, [x0]
  445dac:	mov	w20, #0x0                   	// #0
  445db0:	mov	w1, w20
  445db4:	adrp	x0, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  445db8:	ldr	x0, [x0, #4048]
  445dbc:	ldr	x2, [sp, #184]
  445dc0:	ldr	x0, [x0]
  445dc4:	eor	x0, x2, x0
  445dc8:	cmp	x0, #0x0
  445dcc:	b.eq	445dd4 <config_parse@plt+0x3ac24>  // b.none
  445dd0:	bl	40a440 <__stack_chk_fail@plt>
  445dd4:	mov	w0, w1
  445dd8:	ldp	x19, x20, [sp, #32]
  445ddc:	ldp	x29, x30, [sp, #16]
  445de0:	add	sp, sp, #0xc0
  445de4:	ret
  445de8:	sub	sp, sp, #0xa0
  445dec:	stp	x29, x30, [sp, #16]
  445df0:	add	x29, sp, #0x10
  445df4:	str	x0, [sp, #104]
  445df8:	str	x1, [sp, #96]
  445dfc:	str	w2, [sp, #92]
  445e00:	str	x3, [sp, #80]
  445e04:	str	w4, [sp, #88]
  445e08:	str	x5, [sp, #72]
  445e0c:	str	w6, [sp, #68]
  445e10:	str	x7, [sp, #56]
  445e14:	ldr	x0, [sp, #160]
  445e18:	str	x0, [sp, #48]
  445e1c:	ldr	x0, [sp, #168]
  445e20:	str	x0, [sp, #40]
  445e24:	adrp	x0, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  445e28:	ldr	x0, [x0, #4048]
  445e2c:	ldr	x1, [x0]
  445e30:	str	x1, [sp, #152]
  445e34:	mov	x1, #0x0                   	// #0
  445e38:	ldr	x0, [sp, #48]
  445e3c:	str	x0, [sp, #128]
  445e40:	ldr	x0, [sp, #96]
  445e44:	cmp	x0, #0x0
  445e48:	cset	w0, eq  // eq = none
  445e4c:	and	w0, w0, #0xff
  445e50:	and	x0, x0, #0xff
  445e54:	cmp	x0, #0x0
  445e58:	b.eq	445e84 <config_parse@plt+0x3acd4>  // b.none
  445e5c:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  445e60:	add	x1, x0, #0x973
  445e64:	adrp	x0, 458000 <config_parse@plt+0x4ce50>
  445e68:	add	x4, x0, #0x110
  445e6c:	mov	w3, #0x139                 	// #313
  445e70:	mov	x2, x1
  445e74:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  445e78:	add	x1, x0, #0x9d0
  445e7c:	mov	w0, #0x0                   	// #0
  445e80:	bl	409d50 <log_assert_failed_realm@plt>
  445e84:	ldr	x0, [sp, #72]
  445e88:	cmp	x0, #0x0
  445e8c:	cset	w0, eq  // eq = none
  445e90:	and	w0, w0, #0xff
  445e94:	and	x0, x0, #0xff
  445e98:	cmp	x0, #0x0
  445e9c:	b.eq	445ec8 <config_parse@plt+0x3ad18>  // b.none
  445ea0:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  445ea4:	add	x1, x0, #0x973
  445ea8:	adrp	x0, 458000 <config_parse@plt+0x4ce50>
  445eac:	add	x4, x0, #0x110
  445eb0:	mov	w3, #0x13a                 	// #314
  445eb4:	mov	x2, x1
  445eb8:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  445ebc:	add	x1, x0, #0x9e0
  445ec0:	mov	w0, #0x0                   	// #0
  445ec4:	bl	409d50 <log_assert_failed_realm@plt>
  445ec8:	ldr	x0, [sp, #56]
  445ecc:	cmp	x0, #0x0
  445ed0:	cset	w0, eq  // eq = none
  445ed4:	and	w0, w0, #0xff
  445ed8:	and	x0, x0, #0xff
  445edc:	cmp	x0, #0x0
  445ee0:	b.eq	445f0c <config_parse@plt+0x3ad5c>  // b.none
  445ee4:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  445ee8:	add	x1, x0, #0x973
  445eec:	adrp	x0, 458000 <config_parse@plt+0x4ce50>
  445ef0:	add	x4, x0, #0x110
  445ef4:	mov	w3, #0x13b                 	// #315
  445ef8:	mov	x2, x1
  445efc:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  445f00:	add	x1, x0, #0x9e8
  445f04:	mov	w0, #0x0                   	// #0
  445f08:	bl	409d50 <log_assert_failed_realm@plt>
  445f0c:	add	x0, sp, #0x88
  445f10:	mov	x1, x0
  445f14:	ldr	x0, [sp, #56]
  445f18:	bl	409890 <sd_id128_from_string@plt>
  445f1c:	str	w0, [sp, #116]
  445f20:	ldr	w0, [sp, #116]
  445f24:	cmp	w0, #0x0
  445f28:	b.ge	445fb0 <config_parse@plt+0x3ae00>  // b.tcont
  445f2c:	mov	w0, #0x3                   	// #3
  445f30:	str	w0, [sp, #120]
  445f34:	ldr	w0, [sp, #116]
  445f38:	str	w0, [sp, #124]
  445f3c:	mov	w0, #0x0                   	// #0
  445f40:	bl	40b180 <log_get_max_level_realm@plt>
  445f44:	mov	w1, w0
  445f48:	ldr	w0, [sp, #120]
  445f4c:	and	w0, w0, #0x7
  445f50:	cmp	w1, w0
  445f54:	b.lt	445fa0 <config_parse@plt+0x3adf0>  // b.tstop
  445f58:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  445f5c:	add	x1, x0, #0x973
  445f60:	ldr	x0, [sp, #56]
  445f64:	str	x0, [sp, #8]
  445f68:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  445f6c:	add	x0, x0, #0xaf0
  445f70:	str	x0, [sp]
  445f74:	adrp	x0, 458000 <config_parse@plt+0x4ce50>
  445f78:	add	x7, x0, #0x128
  445f7c:	mov	w6, #0x13f                 	// #319
  445f80:	mov	x5, x1
  445f84:	ldr	w4, [sp, #124]
  445f88:	ldr	w3, [sp, #92]
  445f8c:	ldr	x2, [sp, #96]
  445f90:	ldr	w1, [sp, #120]
  445f94:	ldr	x0, [sp, #104]
  445f98:	bl	40a960 <log_syntax_internal@plt>
  445f9c:	b	445fa8 <config_parse@plt+0x3adf8>
  445fa0:	ldr	w0, [sp, #124]
  445fa4:	cmp	w0, #0x0
  445fa8:	mov	w0, #0x0                   	// #0
  445fac:	b	445fc0 <config_parse@plt+0x3ae10>
  445fb0:	ldr	x2, [sp, #128]
  445fb4:	ldp	x0, x1, [sp, #136]
  445fb8:	stp	x0, x1, [x2]
  445fbc:	mov	w0, #0x0                   	// #0
  445fc0:	mov	w1, w0
  445fc4:	adrp	x0, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  445fc8:	ldr	x0, [x0, #4048]
  445fcc:	ldr	x2, [sp, #152]
  445fd0:	ldr	x0, [x0]
  445fd4:	eor	x0, x2, x0
  445fd8:	cmp	x0, #0x0
  445fdc:	b.eq	445fe4 <config_parse@plt+0x3ae34>  // b.none
  445fe0:	bl	40a440 <__stack_chk_fail@plt>
  445fe4:	mov	w0, w1
  445fe8:	ldp	x29, x30, [sp, #16]
  445fec:	add	sp, sp, #0xa0
  445ff0:	ret
  445ff4:	sub	sp, sp, #0x80
  445ff8:	stp	x29, x30, [sp, #16]
  445ffc:	add	x29, sp, #0x10
  446000:	str	x0, [sp, #88]
  446004:	str	x1, [sp, #80]
  446008:	str	w2, [sp, #76]
  44600c:	str	x3, [sp, #64]
  446010:	str	w4, [sp, #72]
  446014:	str	x5, [sp, #56]
  446018:	str	w6, [sp, #52]
  44601c:	str	x7, [sp, #40]
  446020:	ldr	x0, [sp, #128]
  446024:	str	x0, [sp, #120]
  446028:	ldr	x0, [sp, #80]
  44602c:	cmp	x0, #0x0
  446030:	cset	w0, eq  // eq = none
  446034:	and	w0, w0, #0xff
  446038:	and	x0, x0, #0xff
  44603c:	cmp	x0, #0x0
  446040:	b.eq	44606c <config_parse@plt+0x3aebc>  // b.none
  446044:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  446048:	add	x1, x0, #0x973
  44604c:	adrp	x0, 458000 <config_parse@plt+0x4ce50>
  446050:	add	x4, x0, #0x140
  446054:	mov	w3, #0x156                 	// #342
  446058:	mov	x2, x1
  44605c:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  446060:	add	x1, x0, #0x9d0
  446064:	mov	w0, #0x0                   	// #0
  446068:	bl	409d50 <log_assert_failed_realm@plt>
  44606c:	ldr	x0, [sp, #56]
  446070:	cmp	x0, #0x0
  446074:	cset	w0, eq  // eq = none
  446078:	and	w0, w0, #0xff
  44607c:	and	x0, x0, #0xff
  446080:	cmp	x0, #0x0
  446084:	b.eq	4460b0 <config_parse@plt+0x3af00>  // b.none
  446088:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  44608c:	add	x1, x0, #0x973
  446090:	adrp	x0, 458000 <config_parse@plt+0x4ce50>
  446094:	add	x4, x0, #0x140
  446098:	mov	w3, #0x157                 	// #343
  44609c:	mov	x2, x1
  4460a0:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  4460a4:	add	x1, x0, #0x9e0
  4460a8:	mov	w0, #0x0                   	// #0
  4460ac:	bl	409d50 <log_assert_failed_realm@plt>
  4460b0:	ldr	x0, [sp, #40]
  4460b4:	cmp	x0, #0x0
  4460b8:	cset	w0, eq  // eq = none
  4460bc:	and	w0, w0, #0xff
  4460c0:	and	x0, x0, #0xff
  4460c4:	cmp	x0, #0x0
  4460c8:	b.eq	4460f4 <config_parse@plt+0x3af44>  // b.none
  4460cc:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  4460d0:	add	x1, x0, #0x973
  4460d4:	adrp	x0, 458000 <config_parse@plt+0x4ce50>
  4460d8:	add	x4, x0, #0x140
  4460dc:	mov	w3, #0x158                 	// #344
  4460e0:	mov	x2, x1
  4460e4:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  4460e8:	add	x1, x0, #0x9e8
  4460ec:	mov	w0, #0x0                   	// #0
  4460f0:	bl	409d50 <log_assert_failed_realm@plt>
  4460f4:	ldr	x0, [sp, #120]
  4460f8:	add	x3, x0, #0x58
  4460fc:	ldr	x0, [sp, #120]
  446100:	add	x0, x0, #0x60
  446104:	ldr	x2, [sp, #40]
  446108:	mov	x1, x0
  44610c:	mov	x0, x3
  446110:	bl	433784 <config_parse@plt+0x285d4>
  446114:	str	w0, [sp, #108]
  446118:	ldr	w0, [sp, #108]
  44611c:	cmp	w0, #0x0
  446120:	b.ge	4461a8 <config_parse@plt+0x3aff8>  // b.tcont
  446124:	mov	w0, #0x3                   	// #3
  446128:	str	w0, [sp, #112]
  44612c:	ldr	w0, [sp, #108]
  446130:	str	w0, [sp, #116]
  446134:	mov	w0, #0x0                   	// #0
  446138:	bl	40b180 <log_get_max_level_realm@plt>
  44613c:	mov	w1, w0
  446140:	ldr	w0, [sp, #112]
  446144:	and	w0, w0, #0x7
  446148:	cmp	w1, w0
  44614c:	b.lt	446198 <config_parse@plt+0x3afe8>  // b.tstop
  446150:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  446154:	add	x1, x0, #0x973
  446158:	ldr	x0, [sp, #40]
  44615c:	str	x0, [sp, #8]
  446160:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  446164:	add	x0, x0, #0xb20
  446168:	str	x0, [sp]
  44616c:	adrp	x0, 458000 <config_parse@plt+0x4ce50>
  446170:	add	x7, x0, #0x158
  446174:	mov	w6, #0x15c                 	// #348
  446178:	mov	x5, x1
  44617c:	ldr	w4, [sp, #116]
  446180:	ldr	w3, [sp, #76]
  446184:	ldr	x2, [sp, #80]
  446188:	ldr	w1, [sp, #112]
  44618c:	ldr	x0, [sp, #88]
  446190:	bl	40a960 <log_syntax_internal@plt>
  446194:	b	4461a0 <config_parse@plt+0x3aff0>
  446198:	ldr	w0, [sp, #116]
  44619c:	cmp	w0, #0x0
  4461a0:	mov	w0, #0x0                   	// #0
  4461a4:	b	4461ac <config_parse@plt+0x3affc>
  4461a8:	mov	w0, #0x0                   	// #0
  4461ac:	ldp	x29, x30, [sp, #16]
  4461b0:	add	sp, sp, #0x80
  4461b4:	ret
  4461b8:	sub	sp, sp, #0x80
  4461bc:	stp	x29, x30, [sp, #16]
  4461c0:	add	x29, sp, #0x10
  4461c4:	str	x0, [sp, #88]
  4461c8:	str	x1, [sp, #80]
  4461cc:	str	w2, [sp, #76]
  4461d0:	str	x3, [sp, #64]
  4461d4:	str	w4, [sp, #72]
  4461d8:	str	x5, [sp, #56]
  4461dc:	str	w6, [sp, #52]
  4461e0:	str	x7, [sp, #40]
  4461e4:	ldr	x0, [sp, #128]
  4461e8:	str	x0, [sp, #120]
  4461ec:	ldr	x0, [sp, #80]
  4461f0:	cmp	x0, #0x0
  4461f4:	cset	w0, eq  // eq = none
  4461f8:	and	w0, w0, #0xff
  4461fc:	and	x0, x0, #0xff
  446200:	cmp	x0, #0x0
  446204:	b.eq	446230 <config_parse@plt+0x3b080>  // b.none
  446208:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  44620c:	add	x1, x0, #0x973
  446210:	adrp	x0, 458000 <config_parse@plt+0x4ce50>
  446214:	add	x4, x0, #0x170
  446218:	mov	w3, #0x172                 	// #370
  44621c:	mov	x2, x1
  446220:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  446224:	add	x1, x0, #0x9d0
  446228:	mov	w0, #0x0                   	// #0
  44622c:	bl	409d50 <log_assert_failed_realm@plt>
  446230:	ldr	x0, [sp, #56]
  446234:	cmp	x0, #0x0
  446238:	cset	w0, eq  // eq = none
  44623c:	and	w0, w0, #0xff
  446240:	and	x0, x0, #0xff
  446244:	cmp	x0, #0x0
  446248:	b.eq	446274 <config_parse@plt+0x3b0c4>  // b.none
  44624c:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  446250:	add	x1, x0, #0x973
  446254:	adrp	x0, 458000 <config_parse@plt+0x4ce50>
  446258:	add	x4, x0, #0x170
  44625c:	mov	w3, #0x173                 	// #371
  446260:	mov	x2, x1
  446264:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  446268:	add	x1, x0, #0x9e0
  44626c:	mov	w0, #0x0                   	// #0
  446270:	bl	409d50 <log_assert_failed_realm@plt>
  446274:	ldr	x0, [sp, #40]
  446278:	cmp	x0, #0x0
  44627c:	cset	w0, eq  // eq = none
  446280:	and	w0, w0, #0xff
  446284:	and	x0, x0, #0xff
  446288:	cmp	x0, #0x0
  44628c:	b.eq	4462b8 <config_parse@plt+0x3b108>  // b.none
  446290:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  446294:	add	x1, x0, #0x973
  446298:	adrp	x0, 458000 <config_parse@plt+0x4ce50>
  44629c:	add	x4, x0, #0x170
  4462a0:	mov	w3, #0x174                 	// #372
  4462a4:	mov	x2, x1
  4462a8:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  4462ac:	add	x1, x0, #0x9e8
  4462b0:	mov	w0, #0x0                   	// #0
  4462b4:	bl	409d50 <log_assert_failed_realm@plt>
  4462b8:	ldr	x0, [sp, #120]
  4462bc:	add	x4, x0, #0x148
  4462c0:	ldr	x0, [sp, #120]
  4462c4:	add	x1, x0, #0x150
  4462c8:	ldr	w0, [sp, #52]
  4462cc:	cmp	w0, #0x0
  4462d0:	cset	w0, ne  // ne = any
  4462d4:	and	w0, w0, #0xff
  4462d8:	mov	w3, w0
  4462dc:	ldr	x2, [sp, #40]
  4462e0:	mov	x0, x4
  4462e4:	bl	42e094 <config_parse@plt+0x22ee4>
  4462e8:	str	w0, [sp, #108]
  4462ec:	ldr	w0, [sp, #108]
  4462f0:	cmp	w0, #0x0
  4462f4:	b.ge	44637c <config_parse@plt+0x3b1cc>  // b.tcont
  4462f8:	mov	w0, #0x3                   	// #3
  4462fc:	str	w0, [sp, #112]
  446300:	ldr	w0, [sp, #108]
  446304:	str	w0, [sp, #116]
  446308:	mov	w0, #0x0                   	// #0
  44630c:	bl	40b180 <log_get_max_level_realm@plt>
  446310:	mov	w1, w0
  446314:	ldr	w0, [sp, #112]
  446318:	and	w0, w0, #0x7
  44631c:	cmp	w1, w0
  446320:	b.lt	44636c <config_parse@plt+0x3b1bc>  // b.tstop
  446324:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  446328:	add	x1, x0, #0x973
  44632c:	ldr	x0, [sp, #40]
  446330:	str	x0, [sp, #8]
  446334:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  446338:	add	x0, x0, #0xb50
  44633c:	str	x0, [sp]
  446340:	adrp	x0, 458000 <config_parse@plt+0x4ce50>
  446344:	add	x7, x0, #0x188
  446348:	mov	w6, #0x178                 	// #376
  44634c:	mov	x5, x1
  446350:	ldr	w4, [sp, #116]
  446354:	ldr	w3, [sp, #76]
  446358:	ldr	x2, [sp, #80]
  44635c:	ldr	w1, [sp, #112]
  446360:	ldr	x0, [sp, #88]
  446364:	bl	40a960 <log_syntax_internal@plt>
  446368:	b	446374 <config_parse@plt+0x3b1c4>
  44636c:	ldr	w0, [sp, #116]
  446370:	cmp	w0, #0x0
  446374:	mov	w0, #0x0                   	// #0
  446378:	b	446380 <config_parse@plt+0x3b1d0>
  44637c:	mov	w0, #0x0                   	// #0
  446380:	ldp	x29, x30, [sp, #16]
  446384:	add	sp, sp, #0x80
  446388:	ret
  44638c:	sub	sp, sp, #0x80
  446390:	stp	x29, x30, [sp, #16]
  446394:	add	x29, sp, #0x10
  446398:	str	x0, [sp, #88]
  44639c:	str	x1, [sp, #80]
  4463a0:	str	w2, [sp, #76]
  4463a4:	str	x3, [sp, #64]
  4463a8:	str	w4, [sp, #72]
  4463ac:	str	x5, [sp, #56]
  4463b0:	str	w6, [sp, #52]
  4463b4:	str	x7, [sp, #40]
  4463b8:	ldr	x0, [sp, #128]
  4463bc:	str	x0, [sp, #120]
  4463c0:	ldr	x0, [sp, #80]
  4463c4:	cmp	x0, #0x0
  4463c8:	cset	w0, eq  // eq = none
  4463cc:	and	w0, w0, #0xff
  4463d0:	and	x0, x0, #0xff
  4463d4:	cmp	x0, #0x0
  4463d8:	b.eq	446404 <config_parse@plt+0x3b254>  // b.none
  4463dc:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  4463e0:	add	x1, x0, #0x973
  4463e4:	adrp	x0, 458000 <config_parse@plt+0x4ce50>
  4463e8:	add	x4, x0, #0x1a0
  4463ec:	mov	w3, #0x18e                 	// #398
  4463f0:	mov	x2, x1
  4463f4:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  4463f8:	add	x1, x0, #0x9d0
  4463fc:	mov	w0, #0x0                   	// #0
  446400:	bl	409d50 <log_assert_failed_realm@plt>
  446404:	ldr	x0, [sp, #56]
  446408:	cmp	x0, #0x0
  44640c:	cset	w0, eq  // eq = none
  446410:	and	w0, w0, #0xff
  446414:	and	x0, x0, #0xff
  446418:	cmp	x0, #0x0
  44641c:	b.eq	446448 <config_parse@plt+0x3b298>  // b.none
  446420:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  446424:	add	x1, x0, #0x973
  446428:	adrp	x0, 458000 <config_parse@plt+0x4ce50>
  44642c:	add	x4, x0, #0x1a0
  446430:	mov	w3, #0x18f                 	// #399
  446434:	mov	x2, x1
  446438:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  44643c:	add	x1, x0, #0x9e0
  446440:	mov	w0, #0x0                   	// #0
  446444:	bl	409d50 <log_assert_failed_realm@plt>
  446448:	ldr	x0, [sp, #40]
  44644c:	cmp	x0, #0x0
  446450:	cset	w0, eq  // eq = none
  446454:	and	w0, w0, #0xff
  446458:	and	x0, x0, #0xff
  44645c:	cmp	x0, #0x0
  446460:	b.eq	44648c <config_parse@plt+0x3b2dc>  // b.none
  446464:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  446468:	add	x1, x0, #0x973
  44646c:	adrp	x0, 458000 <config_parse@plt+0x4ce50>
  446470:	add	x4, x0, #0x1a0
  446474:	mov	w3, #0x190                 	// #400
  446478:	mov	x2, x1
  44647c:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  446480:	add	x1, x0, #0x9e8
  446484:	mov	w0, #0x0                   	// #0
  446488:	bl	409d50 <log_assert_failed_realm@plt>
  44648c:	ldr	x0, [sp, #120]
  446490:	add	x3, x0, #0x148
  446494:	ldr	x0, [sp, #120]
  446498:	add	x0, x0, #0x150
  44649c:	ldr	x2, [sp, #40]
  4464a0:	mov	x1, x0
  4464a4:	mov	x0, x3
  4464a8:	bl	42e39c <config_parse@plt+0x231ec>
  4464ac:	str	w0, [sp, #108]
  4464b0:	ldr	w0, [sp, #108]
  4464b4:	cmp	w0, #0x0
  4464b8:	b.ge	446540 <config_parse@plt+0x3b390>  // b.tcont
  4464bc:	mov	w0, #0x3                   	// #3
  4464c0:	str	w0, [sp, #112]
  4464c4:	ldr	w0, [sp, #108]
  4464c8:	str	w0, [sp, #116]
  4464cc:	mov	w0, #0x0                   	// #0
  4464d0:	bl	40b180 <log_get_max_level_realm@plt>
  4464d4:	mov	w1, w0
  4464d8:	ldr	w0, [sp, #112]
  4464dc:	and	w0, w0, #0x7
  4464e0:	cmp	w1, w0
  4464e4:	b.lt	446530 <config_parse@plt+0x3b380>  // b.tstop
  4464e8:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  4464ec:	add	x1, x0, #0x973
  4464f0:	ldr	x0, [sp, #40]
  4464f4:	str	x0, [sp, #8]
  4464f8:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  4464fc:	add	x0, x0, #0xb78
  446500:	str	x0, [sp]
  446504:	adrp	x0, 458000 <config_parse@plt+0x4ce50>
  446508:	add	x7, x0, #0x1b8
  44650c:	mov	w6, #0x194                 	// #404
  446510:	mov	x5, x1
  446514:	ldr	w4, [sp, #116]
  446518:	ldr	w3, [sp, #76]
  44651c:	ldr	x2, [sp, #80]
  446520:	ldr	w1, [sp, #112]
  446524:	ldr	x0, [sp, #88]
  446528:	bl	40a960 <log_syntax_internal@plt>
  44652c:	b	446538 <config_parse@plt+0x3b388>
  446530:	ldr	w0, [sp, #116]
  446534:	cmp	w0, #0x0
  446538:	mov	w0, #0x0                   	// #0
  44653c:	b	446544 <config_parse@plt+0x3b394>
  446540:	mov	w0, #0x0                   	// #0
  446544:	ldp	x29, x30, [sp, #16]
  446548:	add	sp, sp, #0x80
  44654c:	ret
  446550:	sub	sp, sp, #0x80
  446554:	stp	x29, x30, [sp, #16]
  446558:	add	x29, sp, #0x10
  44655c:	str	x0, [sp, #88]
  446560:	str	x1, [sp, #80]
  446564:	str	w2, [sp, #76]
  446568:	str	x3, [sp, #64]
  44656c:	str	w4, [sp, #72]
  446570:	str	x5, [sp, #56]
  446574:	str	w6, [sp, #52]
  446578:	str	x7, [sp, #40]
  44657c:	ldr	x0, [sp, #128]
  446580:	str	x0, [sp, #120]
  446584:	ldr	x0, [sp, #80]
  446588:	cmp	x0, #0x0
  44658c:	cset	w0, eq  // eq = none
  446590:	and	w0, w0, #0xff
  446594:	and	x0, x0, #0xff
  446598:	cmp	x0, #0x0
  44659c:	b.eq	4465c8 <config_parse@plt+0x3b418>  // b.none
  4465a0:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  4465a4:	add	x1, x0, #0x973
  4465a8:	adrp	x0, 458000 <config_parse@plt+0x4ce50>
  4465ac:	add	x4, x0, #0x1d0
  4465b0:	mov	w3, #0x1aa                 	// #426
  4465b4:	mov	x2, x1
  4465b8:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  4465bc:	add	x1, x0, #0x9d0
  4465c0:	mov	w0, #0x0                   	// #0
  4465c4:	bl	409d50 <log_assert_failed_realm@plt>
  4465c8:	ldr	x0, [sp, #56]
  4465cc:	cmp	x0, #0x0
  4465d0:	cset	w0, eq  // eq = none
  4465d4:	and	w0, w0, #0xff
  4465d8:	and	x0, x0, #0xff
  4465dc:	cmp	x0, #0x0
  4465e0:	b.eq	44660c <config_parse@plt+0x3b45c>  // b.none
  4465e4:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  4465e8:	add	x1, x0, #0x973
  4465ec:	adrp	x0, 458000 <config_parse@plt+0x4ce50>
  4465f0:	add	x4, x0, #0x1d0
  4465f4:	mov	w3, #0x1ab                 	// #427
  4465f8:	mov	x2, x1
  4465fc:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  446600:	add	x1, x0, #0x9e0
  446604:	mov	w0, #0x0                   	// #0
  446608:	bl	409d50 <log_assert_failed_realm@plt>
  44660c:	ldr	x0, [sp, #40]
  446610:	cmp	x0, #0x0
  446614:	cset	w0, eq  // eq = none
  446618:	and	w0, w0, #0xff
  44661c:	and	x0, x0, #0xff
  446620:	cmp	x0, #0x0
  446624:	b.eq	446650 <config_parse@plt+0x3b4a0>  // b.none
  446628:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  44662c:	add	x1, x0, #0x973
  446630:	adrp	x0, 458000 <config_parse@plt+0x4ce50>
  446634:	add	x4, x0, #0x1d0
  446638:	mov	w3, #0x1ac                 	// #428
  44663c:	mov	x2, x1
  446640:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  446644:	add	x1, x0, #0x9e8
  446648:	mov	w0, #0x0                   	// #0
  44664c:	bl	409d50 <log_assert_failed_realm@plt>
  446650:	ldr	x0, [sp, #120]
  446654:	add	x3, x0, #0x148
  446658:	ldr	x0, [sp, #120]
  44665c:	add	x0, x0, #0x150
  446660:	ldr	x2, [sp, #40]
  446664:	mov	x1, x0
  446668:	mov	x0, x3
  44666c:	bl	42e954 <config_parse@plt+0x237a4>
  446670:	str	w0, [sp, #108]
  446674:	ldr	w0, [sp, #108]
  446678:	cmp	w0, #0x0
  44667c:	b.ge	446704 <config_parse@plt+0x3b554>  // b.tcont
  446680:	mov	w0, #0x3                   	// #3
  446684:	str	w0, [sp, #112]
  446688:	ldr	w0, [sp, #108]
  44668c:	str	w0, [sp, #116]
  446690:	mov	w0, #0x0                   	// #0
  446694:	bl	40b180 <log_get_max_level_realm@plt>
  446698:	mov	w1, w0
  44669c:	ldr	w0, [sp, #112]
  4466a0:	and	w0, w0, #0x7
  4466a4:	cmp	w1, w0
  4466a8:	b.lt	4466f4 <config_parse@plt+0x3b544>  // b.tstop
  4466ac:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  4466b0:	add	x1, x0, #0x973
  4466b4:	ldr	x0, [sp, #40]
  4466b8:	str	x0, [sp, #8]
  4466bc:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  4466c0:	add	x0, x0, #0xbb0
  4466c4:	str	x0, [sp]
  4466c8:	adrp	x0, 458000 <config_parse@plt+0x4ce50>
  4466cc:	add	x7, x0, #0x1f0
  4466d0:	mov	w6, #0x1b0                 	// #432
  4466d4:	mov	x5, x1
  4466d8:	ldr	w4, [sp, #116]
  4466dc:	ldr	w3, [sp, #76]
  4466e0:	ldr	x2, [sp, #80]
  4466e4:	ldr	w1, [sp, #112]
  4466e8:	ldr	x0, [sp, #88]
  4466ec:	bl	40a960 <log_syntax_internal@plt>
  4466f0:	b	4466fc <config_parse@plt+0x3b54c>
  4466f4:	ldr	w0, [sp, #116]
  4466f8:	cmp	w0, #0x0
  4466fc:	mov	w0, #0x0                   	// #0
  446700:	b	446708 <config_parse@plt+0x3b558>
  446704:	mov	w0, #0x0                   	// #0
  446708:	ldp	x29, x30, [sp, #16]
  44670c:	add	sp, sp, #0x80
  446710:	ret
  446714:	sub	sp, sp, #0x80
  446718:	stp	x29, x30, [sp, #16]
  44671c:	add	x29, sp, #0x10
  446720:	str	x0, [sp, #88]
  446724:	str	x1, [sp, #80]
  446728:	str	w2, [sp, #76]
  44672c:	str	x3, [sp, #64]
  446730:	str	w4, [sp, #72]
  446734:	str	x5, [sp, #56]
  446738:	str	w6, [sp, #52]
  44673c:	str	x7, [sp, #40]
  446740:	ldr	x0, [sp, #128]
  446744:	str	x0, [sp, #120]
  446748:	ldr	x0, [sp, #80]
  44674c:	cmp	x0, #0x0
  446750:	cset	w0, eq  // eq = none
  446754:	and	w0, w0, #0xff
  446758:	and	x0, x0, #0xff
  44675c:	cmp	x0, #0x0
  446760:	b.eq	44678c <config_parse@plt+0x3b5dc>  // b.none
  446764:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  446768:	add	x1, x0, #0x973
  44676c:	adrp	x0, 458000 <config_parse@plt+0x4ce50>
  446770:	add	x4, x0, #0x210
  446774:	mov	w3, #0x1c6                 	// #454
  446778:	mov	x2, x1
  44677c:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  446780:	add	x1, x0, #0x9d0
  446784:	mov	w0, #0x0                   	// #0
  446788:	bl	409d50 <log_assert_failed_realm@plt>
  44678c:	ldr	x0, [sp, #56]
  446790:	cmp	x0, #0x0
  446794:	cset	w0, eq  // eq = none
  446798:	and	w0, w0, #0xff
  44679c:	and	x0, x0, #0xff
  4467a0:	cmp	x0, #0x0
  4467a4:	b.eq	4467d0 <config_parse@plt+0x3b620>  // b.none
  4467a8:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  4467ac:	add	x1, x0, #0x973
  4467b0:	adrp	x0, 458000 <config_parse@plt+0x4ce50>
  4467b4:	add	x4, x0, #0x210
  4467b8:	mov	w3, #0x1c7                 	// #455
  4467bc:	mov	x2, x1
  4467c0:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  4467c4:	add	x1, x0, #0x9e0
  4467c8:	mov	w0, #0x0                   	// #0
  4467cc:	bl	409d50 <log_assert_failed_realm@plt>
  4467d0:	ldr	x0, [sp, #40]
  4467d4:	cmp	x0, #0x0
  4467d8:	cset	w0, eq  // eq = none
  4467dc:	and	w0, w0, #0xff
  4467e0:	and	x0, x0, #0xff
  4467e4:	cmp	x0, #0x0
  4467e8:	b.eq	446814 <config_parse@plt+0x3b664>  // b.none
  4467ec:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  4467f0:	add	x1, x0, #0x973
  4467f4:	adrp	x0, 458000 <config_parse@plt+0x4ce50>
  4467f8:	add	x4, x0, #0x210
  4467fc:	mov	w3, #0x1c8                 	// #456
  446800:	mov	x2, x1
  446804:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  446808:	add	x1, x0, #0x9e8
  44680c:	mov	w0, #0x0                   	// #0
  446810:	bl	409d50 <log_assert_failed_realm@plt>
  446814:	ldr	x0, [sp, #120]
  446818:	add	x4, x0, #0x148
  44681c:	ldr	x0, [sp, #120]
  446820:	add	x1, x0, #0x150
  446824:	ldr	w0, [sp, #52]
  446828:	cmp	w0, #0x0
  44682c:	cset	w0, ne  // ne = any
  446830:	and	w0, w0, #0xff
  446834:	mov	w3, w0
  446838:	ldr	x2, [sp, #40]
  44683c:	mov	x0, x4
  446840:	bl	42e614 <config_parse@plt+0x23464>
  446844:	str	w0, [sp, #108]
  446848:	ldr	w0, [sp, #108]
  44684c:	cmp	w0, #0x0
  446850:	b.ge	4468d0 <config_parse@plt+0x3b720>  // b.tcont
  446854:	mov	w0, #0x3                   	// #3
  446858:	str	w0, [sp, #112]
  44685c:	ldr	w0, [sp, #108]
  446860:	str	w0, [sp, #116]
  446864:	mov	w0, #0x0                   	// #0
  446868:	bl	40b180 <log_get_max_level_realm@plt>
  44686c:	mov	w1, w0
  446870:	ldr	w0, [sp, #112]
  446874:	and	w0, w0, #0x7
  446878:	cmp	w1, w0
  44687c:	b.lt	4468c8 <config_parse@plt+0x3b718>  // b.tstop
  446880:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  446884:	add	x1, x0, #0x973
  446888:	ldr	x0, [sp, #40]
  44688c:	str	x0, [sp, #8]
  446890:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  446894:	add	x0, x0, #0xbe8
  446898:	str	x0, [sp]
  44689c:	adrp	x0, 458000 <config_parse@plt+0x4ce50>
  4468a0:	add	x7, x0, #0x228
  4468a4:	mov	w6, #0x1cc                 	// #460
  4468a8:	mov	x5, x1
  4468ac:	ldr	w4, [sp, #116]
  4468b0:	ldr	w3, [sp, #76]
  4468b4:	ldr	x2, [sp, #80]
  4468b8:	ldr	w1, [sp, #112]
  4468bc:	ldr	x0, [sp, #88]
  4468c0:	bl	40a960 <log_syntax_internal@plt>
  4468c4:	b	4468d0 <config_parse@plt+0x3b720>
  4468c8:	ldr	w0, [sp, #116]
  4468cc:	cmp	w0, #0x0
  4468d0:	mov	w0, #0x0                   	// #0
  4468d4:	ldp	x29, x30, [sp, #16]
  4468d8:	add	sp, sp, #0x80
  4468dc:	ret
  4468e0:	sub	sp, sp, #0x80
  4468e4:	stp	x29, x30, [sp, #16]
  4468e8:	add	x29, sp, #0x10
  4468ec:	str	x0, [sp, #88]
  4468f0:	str	x1, [sp, #80]
  4468f4:	str	w2, [sp, #76]
  4468f8:	str	x3, [sp, #64]
  4468fc:	str	w4, [sp, #72]
  446900:	str	x5, [sp, #56]
  446904:	str	w6, [sp, #52]
  446908:	str	x7, [sp, #40]
  44690c:	ldr	x0, [sp, #128]
  446910:	str	x0, [sp, #120]
  446914:	ldr	x0, [sp, #80]
  446918:	cmp	x0, #0x0
  44691c:	cset	w0, eq  // eq = none
  446920:	and	w0, w0, #0xff
  446924:	and	x0, x0, #0xff
  446928:	cmp	x0, #0x0
  44692c:	b.eq	446958 <config_parse@plt+0x3b7a8>  // b.none
  446930:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  446934:	add	x1, x0, #0x973
  446938:	adrp	x0, 458000 <config_parse@plt+0x4ce50>
  44693c:	add	x4, x0, #0x240
  446940:	mov	w3, #0x1e0                 	// #480
  446944:	mov	x2, x1
  446948:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  44694c:	add	x1, x0, #0x9d0
  446950:	mov	w0, #0x0                   	// #0
  446954:	bl	409d50 <log_assert_failed_realm@plt>
  446958:	ldr	x0, [sp, #56]
  44695c:	cmp	x0, #0x0
  446960:	cset	w0, eq  // eq = none
  446964:	and	w0, w0, #0xff
  446968:	and	x0, x0, #0xff
  44696c:	cmp	x0, #0x0
  446970:	b.eq	44699c <config_parse@plt+0x3b7ec>  // b.none
  446974:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  446978:	add	x1, x0, #0x973
  44697c:	adrp	x0, 458000 <config_parse@plt+0x4ce50>
  446980:	add	x4, x0, #0x240
  446984:	mov	w3, #0x1e1                 	// #481
  446988:	mov	x2, x1
  44698c:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  446990:	add	x1, x0, #0x9e0
  446994:	mov	w0, #0x0                   	// #0
  446998:	bl	409d50 <log_assert_failed_realm@plt>
  44699c:	ldr	x0, [sp, #40]
  4469a0:	cmp	x0, #0x0
  4469a4:	cset	w0, eq  // eq = none
  4469a8:	and	w0, w0, #0xff
  4469ac:	and	x0, x0, #0xff
  4469b0:	cmp	x0, #0x0
  4469b4:	b.eq	4469e0 <config_parse@plt+0x3b830>  // b.none
  4469b8:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  4469bc:	add	x1, x0, #0x973
  4469c0:	adrp	x0, 458000 <config_parse@plt+0x4ce50>
  4469c4:	add	x4, x0, #0x240
  4469c8:	mov	w3, #0x1e2                 	// #482
  4469cc:	mov	x2, x1
  4469d0:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  4469d4:	add	x1, x0, #0x9e8
  4469d8:	mov	w0, #0x0                   	// #0
  4469dc:	bl	409d50 <log_assert_failed_realm@plt>
  4469e0:	ldr	x0, [sp, #120]
  4469e4:	add	x0, x0, #0x190
  4469e8:	ldr	x1, [sp, #40]
  4469ec:	bl	437d60 <config_parse@plt+0x2cbb0>
  4469f0:	str	w0, [sp, #108]
  4469f4:	ldr	w0, [sp, #108]
  4469f8:	cmp	w0, #0x0
  4469fc:	b.ge	446a84 <config_parse@plt+0x3b8d4>  // b.tcont
  446a00:	mov	w0, #0x3                   	// #3
  446a04:	str	w0, [sp, #112]
  446a08:	ldr	w0, [sp, #108]
  446a0c:	str	w0, [sp, #116]
  446a10:	mov	w0, #0x0                   	// #0
  446a14:	bl	40b180 <log_get_max_level_realm@plt>
  446a18:	mov	w1, w0
  446a1c:	ldr	w0, [sp, #112]
  446a20:	and	w0, w0, #0x7
  446a24:	cmp	w1, w0
  446a28:	b.lt	446a74 <config_parse@plt+0x3b8c4>  // b.tstop
  446a2c:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  446a30:	add	x1, x0, #0x973
  446a34:	ldr	x0, [sp, #40]
  446a38:	str	x0, [sp, #8]
  446a3c:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  446a40:	add	x0, x0, #0xc28
  446a44:	str	x0, [sp]
  446a48:	adrp	x0, 458000 <config_parse@plt+0x4ce50>
  446a4c:	add	x7, x0, #0x258
  446a50:	mov	w6, #0x1e6                 	// #486
  446a54:	mov	x5, x1
  446a58:	ldr	w4, [sp, #116]
  446a5c:	ldr	w3, [sp, #76]
  446a60:	ldr	x2, [sp, #80]
  446a64:	ldr	w1, [sp, #112]
  446a68:	ldr	x0, [sp, #88]
  446a6c:	bl	40a960 <log_syntax_internal@plt>
  446a70:	b	446a7c <config_parse@plt+0x3b8cc>
  446a74:	ldr	w0, [sp, #116]
  446a78:	cmp	w0, #0x0
  446a7c:	mov	w0, #0x0                   	// #0
  446a80:	b	446a88 <config_parse@plt+0x3b8d8>
  446a84:	mov	w0, #0x0                   	// #0
  446a88:	ldp	x29, x30, [sp, #16]
  446a8c:	add	sp, sp, #0x80
  446a90:	ret
  446a94:	sub	sp, sp, #0xa0
  446a98:	stp	x29, x30, [sp, #16]
  446a9c:	add	x29, sp, #0x10
  446aa0:	str	x19, [sp, #32]
  446aa4:	str	x0, [sp, #120]
  446aa8:	str	x1, [sp, #112]
  446aac:	str	w2, [sp, #108]
  446ab0:	str	x3, [sp, #96]
  446ab4:	str	w4, [sp, #104]
  446ab8:	str	x5, [sp, #88]
  446abc:	str	w6, [sp, #84]
  446ac0:	str	x7, [sp, #72]
  446ac4:	ldr	x0, [sp, #160]
  446ac8:	str	x0, [sp, #64]
  446acc:	ldr	x0, [sp, #168]
  446ad0:	str	x0, [sp, #56]
  446ad4:	adrp	x0, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  446ad8:	ldr	x0, [x0, #4048]
  446adc:	ldr	x1, [x0]
  446ae0:	str	x1, [sp, #152]
  446ae4:	mov	x1, #0x0                   	// #0
  446ae8:	ldr	x0, [sp, #64]
  446aec:	str	x0, [sp, #144]
  446af0:	str	xzr, [sp, #136]
  446af4:	ldr	x0, [sp, #112]
  446af8:	cmp	x0, #0x0
  446afc:	cset	w0, eq  // eq = none
  446b00:	and	w0, w0, #0xff
  446b04:	and	x0, x0, #0xff
  446b08:	cmp	x0, #0x0
  446b0c:	b.eq	446b38 <config_parse@plt+0x3b988>  // b.none
  446b10:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  446b14:	add	x1, x0, #0x973
  446b18:	adrp	x0, 458000 <config_parse@plt+0x4ce50>
  446b1c:	add	x4, x0, #0x270
  446b20:	mov	w3, #0x1fc                 	// #508
  446b24:	mov	x2, x1
  446b28:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  446b2c:	add	x1, x0, #0x9d0
  446b30:	mov	w0, #0x0                   	// #0
  446b34:	bl	409d50 <log_assert_failed_realm@plt>
  446b38:	ldr	x0, [sp, #88]
  446b3c:	cmp	x0, #0x0
  446b40:	cset	w0, eq  // eq = none
  446b44:	and	w0, w0, #0xff
  446b48:	and	x0, x0, #0xff
  446b4c:	cmp	x0, #0x0
  446b50:	b.eq	446b7c <config_parse@plt+0x3b9cc>  // b.none
  446b54:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  446b58:	add	x1, x0, #0x973
  446b5c:	adrp	x0, 458000 <config_parse@plt+0x4ce50>
  446b60:	add	x4, x0, #0x270
  446b64:	mov	w3, #0x1fd                 	// #509
  446b68:	mov	x2, x1
  446b6c:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  446b70:	add	x1, x0, #0x9e0
  446b74:	mov	w0, #0x0                   	// #0
  446b78:	bl	409d50 <log_assert_failed_realm@plt>
  446b7c:	ldr	x0, [sp, #72]
  446b80:	cmp	x0, #0x0
  446b84:	cset	w0, eq  // eq = none
  446b88:	and	w0, w0, #0xff
  446b8c:	and	x0, x0, #0xff
  446b90:	cmp	x0, #0x0
  446b94:	b.eq	446bc0 <config_parse@plt+0x3ba10>  // b.none
  446b98:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  446b9c:	add	x1, x0, #0x973
  446ba0:	adrp	x0, 458000 <config_parse@plt+0x4ce50>
  446ba4:	add	x4, x0, #0x270
  446ba8:	mov	w3, #0x1fe                 	// #510
  446bac:	mov	x2, x1
  446bb0:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  446bb4:	add	x1, x0, #0x9e8
  446bb8:	mov	w0, #0x0                   	// #0
  446bbc:	bl	409d50 <log_assert_failed_realm@plt>
  446bc0:	mov	x2, #0x0                   	// #0
  446bc4:	ldr	x1, [sp, #72]
  446bc8:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  446bcc:	add	x0, x0, #0xc68
  446bd0:	bl	409c70 <strjoin_real@plt>
  446bd4:	str	x0, [sp, #136]
  446bd8:	ldr	x0, [sp, #136]
  446bdc:	bl	409cb0 <ifname_valid@plt>
  446be0:	and	w0, w0, #0xff
  446be4:	eor	w0, w0, #0x1
  446be8:	and	w0, w0, #0xff
  446bec:	cmp	w0, #0x0
  446bf0:	b.eq	446c74 <config_parse@plt+0x3bac4>  // b.none
  446bf4:	mov	w0, #0x3                   	// #3
  446bf8:	str	w0, [sp, #128]
  446bfc:	str	wzr, [sp, #132]
  446c00:	mov	w0, #0x0                   	// #0
  446c04:	bl	40b180 <log_get_max_level_realm@plt>
  446c08:	mov	w1, w0
  446c0c:	ldr	w0, [sp, #128]
  446c10:	and	w0, w0, #0x7
  446c14:	cmp	w1, w0
  446c18:	b.lt	446c64 <config_parse@plt+0x3bab4>  // b.tstop
  446c1c:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  446c20:	add	x1, x0, #0x973
  446c24:	ldr	x0, [sp, #72]
  446c28:	str	x0, [sp, #8]
  446c2c:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  446c30:	add	x0, x0, #0xc70
  446c34:	str	x0, [sp]
  446c38:	adrp	x0, 458000 <config_parse@plt+0x4ce50>
  446c3c:	add	x7, x0, #0x290
  446c40:	mov	w6, #0x202                 	// #514
  446c44:	mov	x5, x1
  446c48:	ldr	w4, [sp, #132]
  446c4c:	ldr	w3, [sp, #108]
  446c50:	ldr	x2, [sp, #112]
  446c54:	ldr	w1, [sp, #128]
  446c58:	ldr	x0, [sp, #120]
  446c5c:	bl	40a960 <log_syntax_internal@plt>
  446c60:	b	446c6c <config_parse@plt+0x3babc>
  446c64:	ldr	w0, [sp, #132]
  446c68:	cmp	w0, #0x0
  446c6c:	mov	w19, #0x0                   	// #0
  446c70:	b	446c94 <config_parse@plt+0x3bae4>
  446c74:	ldr	x0, [sp, #144]
  446c78:	ldr	x0, [x0, #368]
  446c7c:	bl	40ad70 <free@plt>
  446c80:	ldr	x1, [sp, #136]
  446c84:	ldr	x0, [sp, #144]
  446c88:	str	x1, [x0, #368]
  446c8c:	str	xzr, [sp, #136]
  446c90:	mov	w19, #0x0                   	// #0
  446c94:	add	x0, sp, #0x88
  446c98:	bl	4449f8 <config_parse@plt+0x39848>
  446c9c:	mov	w1, w19
  446ca0:	adrp	x0, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  446ca4:	ldr	x0, [x0, #4048]
  446ca8:	ldr	x2, [sp, #152]
  446cac:	ldr	x0, [x0]
  446cb0:	eor	x0, x2, x0
  446cb4:	cmp	x0, #0x0
  446cb8:	b.eq	446cc0 <config_parse@plt+0x3bb10>  // b.none
  446cbc:	bl	40a440 <__stack_chk_fail@plt>
  446cc0:	mov	w0, w1
  446cc4:	ldr	x19, [sp, #32]
  446cc8:	ldp	x29, x30, [sp, #16]
  446ccc:	add	sp, sp, #0xa0
  446cd0:	ret
  446cd4:	sub	sp, sp, #0x80
  446cd8:	stp	x29, x30, [sp, #16]
  446cdc:	add	x29, sp, #0x10
  446ce0:	str	x0, [sp, #88]
  446ce4:	str	x1, [sp, #80]
  446ce8:	str	w2, [sp, #76]
  446cec:	str	x3, [sp, #64]
  446cf0:	str	w4, [sp, #72]
  446cf4:	str	x5, [sp, #56]
  446cf8:	str	w6, [sp, #52]
  446cfc:	str	x7, [sp, #40]
  446d00:	ldr	x0, [sp, #128]
  446d04:	str	x0, [sp, #120]
  446d08:	ldr	x0, [sp, #80]
  446d0c:	cmp	x0, #0x0
  446d10:	cset	w0, eq  // eq = none
  446d14:	and	w0, w0, #0xff
  446d18:	and	x0, x0, #0xff
  446d1c:	cmp	x0, #0x0
  446d20:	b.eq	446d4c <config_parse@plt+0x3bb9c>  // b.none
  446d24:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  446d28:	add	x1, x0, #0x973
  446d2c:	adrp	x0, 458000 <config_parse@plt+0x4ce50>
  446d30:	add	x4, x0, #0x2b0
  446d34:	mov	w3, #0x21a                 	// #538
  446d38:	mov	x2, x1
  446d3c:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  446d40:	add	x1, x0, #0x9d0
  446d44:	mov	w0, #0x0                   	// #0
  446d48:	bl	409d50 <log_assert_failed_realm@plt>
  446d4c:	ldr	x0, [sp, #56]
  446d50:	cmp	x0, #0x0
  446d54:	cset	w0, eq  // eq = none
  446d58:	and	w0, w0, #0xff
  446d5c:	and	x0, x0, #0xff
  446d60:	cmp	x0, #0x0
  446d64:	b.eq	446d90 <config_parse@plt+0x3bbe0>  // b.none
  446d68:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  446d6c:	add	x1, x0, #0x973
  446d70:	adrp	x0, 458000 <config_parse@plt+0x4ce50>
  446d74:	add	x4, x0, #0x2b0
  446d78:	mov	w3, #0x21b                 	// #539
  446d7c:	mov	x2, x1
  446d80:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  446d84:	add	x1, x0, #0x9e0
  446d88:	mov	w0, #0x0                   	// #0
  446d8c:	bl	409d50 <log_assert_failed_realm@plt>
  446d90:	ldr	x0, [sp, #40]
  446d94:	cmp	x0, #0x0
  446d98:	cset	w0, eq  // eq = none
  446d9c:	and	w0, w0, #0xff
  446da0:	and	x0, x0, #0xff
  446da4:	cmp	x0, #0x0
  446da8:	b.eq	446dd4 <config_parse@plt+0x3bc24>  // b.none
  446dac:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  446db0:	add	x1, x0, #0x973
  446db4:	adrp	x0, 458000 <config_parse@plt+0x4ce50>
  446db8:	add	x4, x0, #0x2b0
  446dbc:	mov	w3, #0x21c                 	// #540
  446dc0:	mov	x2, x1
  446dc4:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  446dc8:	add	x1, x0, #0x9e8
  446dcc:	mov	w0, #0x0                   	// #0
  446dd0:	bl	409d50 <log_assert_failed_realm@plt>
  446dd4:	ldr	x0, [sp, #40]
  446dd8:	bl	409880 <parse_boolean@plt>
  446ddc:	str	w0, [sp, #100]
  446de0:	ldr	w0, [sp, #100]
  446de4:	cmp	w0, #0x0
  446de8:	b.ge	446e70 <config_parse@plt+0x3bcc0>  // b.tcont
  446dec:	mov	w0, #0x3                   	// #3
  446df0:	str	w0, [sp, #112]
  446df4:	ldr	w0, [sp, #100]
  446df8:	str	w0, [sp, #116]
  446dfc:	mov	w0, #0x0                   	// #0
  446e00:	bl	40b180 <log_get_max_level_realm@plt>
  446e04:	mov	w1, w0
  446e08:	ldr	w0, [sp, #112]
  446e0c:	and	w0, w0, #0x7
  446e10:	cmp	w1, w0
  446e14:	b.lt	446e60 <config_parse@plt+0x3bcb0>  // b.tstop
  446e18:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  446e1c:	add	x1, x0, #0x973
  446e20:	ldr	x0, [sp, #40]
  446e24:	str	x0, [sp, #8]
  446e28:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  446e2c:	add	x0, x0, #0xc98
  446e30:	str	x0, [sp]
  446e34:	adrp	x0, 458000 <config_parse@plt+0x4ce50>
  446e38:	add	x7, x0, #0x2c8
  446e3c:	mov	w6, #0x220                 	// #544
  446e40:	mov	x5, x1
  446e44:	ldr	w4, [sp, #116]
  446e48:	ldr	w3, [sp, #76]
  446e4c:	ldr	x2, [sp, #80]
  446e50:	ldr	w1, [sp, #112]
  446e54:	ldr	x0, [sp, #88]
  446e58:	bl	40a960 <log_syntax_internal@plt>
  446e5c:	b	446e68 <config_parse@plt+0x3bcb8>
  446e60:	ldr	w0, [sp, #116]
  446e64:	cmp	w0, #0x0
  446e68:	mov	w0, #0x0                   	// #0
  446e6c:	b	446f50 <config_parse@plt+0x3bda0>
  446e70:	ldr	w0, [sp, #100]
  446e74:	cmp	w0, #0x0
  446e78:	b.le	446e9c <config_parse@plt+0x3bcec>
  446e7c:	ldr	x0, [sp, #120]
  446e80:	ldr	w0, [x0]
  446e84:	cmp	w0, #0x1
  446e88:	b.eq	446ecc <config_parse@plt+0x3bd1c>  // b.none
  446e8c:	ldr	x0, [sp, #120]
  446e90:	mov	w1, #0x2                   	// #2
  446e94:	str	w1, [x0]
  446e98:	b	446ec4 <config_parse@plt+0x3bd14>
  446e9c:	ldr	x0, [sp, #120]
  446ea0:	ldr	w0, [x0]
  446ea4:	cmp	w0, #0x2
  446ea8:	b.eq	446ed4 <config_parse@plt+0x3bd24>  // b.none
  446eac:	ldr	x0, [sp, #120]
  446eb0:	ldr	w0, [x0]
  446eb4:	cmp	w0, #0x0
  446eb8:	b.ge	446ec4 <config_parse@plt+0x3bd14>  // b.tcont
  446ebc:	ldr	x0, [sp, #120]
  446ec0:	str	wzr, [x0]
  446ec4:	mov	w0, #0x0                   	// #0
  446ec8:	b	446f50 <config_parse@plt+0x3bda0>
  446ecc:	nop
  446ed0:	b	446ed8 <config_parse@plt+0x3bd28>
  446ed4:	nop
  446ed8:	mov	w0, #0x3                   	// #3
  446edc:	str	w0, [sp, #104]
  446ee0:	ldr	w0, [sp, #100]
  446ee4:	str	w0, [sp, #108]
  446ee8:	mov	w0, #0x0                   	// #0
  446eec:	bl	40b180 <log_get_max_level_realm@plt>
  446ef0:	mov	w1, w0
  446ef4:	ldr	w0, [sp, #104]
  446ef8:	and	w0, w0, #0x7
  446efc:	cmp	w1, w0
  446f00:	b.lt	446f44 <config_parse@plt+0x3bd94>  // b.tstop
  446f04:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  446f08:	add	x1, x0, #0x973
  446f0c:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  446f10:	add	x0, x0, #0xcd0
  446f14:	str	x0, [sp]
  446f18:	adrp	x0, 458000 <config_parse@plt+0x4ce50>
  446f1c:	add	x7, x0, #0x2c8
  446f20:	mov	w6, #0x234                 	// #564
  446f24:	mov	x5, x1
  446f28:	ldr	w4, [sp, #108]
  446f2c:	ldr	w3, [sp, #76]
  446f30:	ldr	x2, [sp, #80]
  446f34:	ldr	w1, [sp, #104]
  446f38:	ldr	x0, [sp, #88]
  446f3c:	bl	40a960 <log_syntax_internal@plt>
  446f40:	b	446f4c <config_parse@plt+0x3bd9c>
  446f44:	ldr	w0, [sp, #108]
  446f48:	cmp	w0, #0x0
  446f4c:	mov	w0, #0x0                   	// #0
  446f50:	ldp	x29, x30, [sp, #16]
  446f54:	add	sp, sp, #0x80
  446f58:	ret
  446f5c:	sub	sp, sp, #0x80
  446f60:	stp	x29, x30, [sp, #16]
  446f64:	add	x29, sp, #0x10
  446f68:	str	x0, [sp, #88]
  446f6c:	str	x1, [sp, #80]
  446f70:	str	w2, [sp, #76]
  446f74:	str	x3, [sp, #64]
  446f78:	str	w4, [sp, #72]
  446f7c:	str	x5, [sp, #56]
  446f80:	str	w6, [sp, #52]
  446f84:	str	x7, [sp, #40]
  446f88:	ldr	x0, [sp, #128]
  446f8c:	str	x0, [sp, #120]
  446f90:	ldr	x0, [sp, #80]
  446f94:	cmp	x0, #0x0
  446f98:	cset	w0, eq  // eq = none
  446f9c:	and	w0, w0, #0xff
  446fa0:	and	x0, x0, #0xff
  446fa4:	cmp	x0, #0x0
  446fa8:	b.eq	446fd4 <config_parse@plt+0x3be24>  // b.none
  446fac:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  446fb0:	add	x1, x0, #0x973
  446fb4:	adrp	x0, 458000 <config_parse@plt+0x4ce50>
  446fb8:	add	x4, x0, #0x2e0
  446fbc:	mov	w3, #0x247                 	// #583
  446fc0:	mov	x2, x1
  446fc4:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  446fc8:	add	x1, x0, #0x9d0
  446fcc:	mov	w0, #0x0                   	// #0
  446fd0:	bl	409d50 <log_assert_failed_realm@plt>
  446fd4:	ldr	x0, [sp, #56]
  446fd8:	cmp	x0, #0x0
  446fdc:	cset	w0, eq  // eq = none
  446fe0:	and	w0, w0, #0xff
  446fe4:	and	x0, x0, #0xff
  446fe8:	cmp	x0, #0x0
  446fec:	b.eq	447018 <config_parse@plt+0x3be68>  // b.none
  446ff0:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  446ff4:	add	x1, x0, #0x973
  446ff8:	adrp	x0, 458000 <config_parse@plt+0x4ce50>
  446ffc:	add	x4, x0, #0x2e0
  447000:	mov	w3, #0x248                 	// #584
  447004:	mov	x2, x1
  447008:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  44700c:	add	x1, x0, #0x9e0
  447010:	mov	w0, #0x0                   	// #0
  447014:	bl	409d50 <log_assert_failed_realm@plt>
  447018:	ldr	x0, [sp, #40]
  44701c:	cmp	x0, #0x0
  447020:	cset	w0, eq  // eq = none
  447024:	and	w0, w0, #0xff
  447028:	and	x0, x0, #0xff
  44702c:	cmp	x0, #0x0
  447030:	b.eq	44705c <config_parse@plt+0x3beac>  // b.none
  447034:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  447038:	add	x1, x0, #0x973
  44703c:	adrp	x0, 458000 <config_parse@plt+0x4ce50>
  447040:	add	x4, x0, #0x2e0
  447044:	mov	w3, #0x249                 	// #585
  447048:	mov	x2, x1
  44704c:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  447050:	add	x1, x0, #0x9e8
  447054:	mov	w0, #0x0                   	// #0
  447058:	bl	409d50 <log_assert_failed_realm@plt>
  44705c:	ldr	x0, [sp, #40]
  447060:	bl	409880 <parse_boolean@plt>
  447064:	str	w0, [sp, #100]
  447068:	ldr	w0, [sp, #100]
  44706c:	cmp	w0, #0x0
  447070:	b.ge	4470f8 <config_parse@plt+0x3bf48>  // b.tcont
  447074:	mov	w0, #0x3                   	// #3
  447078:	str	w0, [sp, #112]
  44707c:	ldr	w0, [sp, #100]
  447080:	str	w0, [sp, #116]
  447084:	mov	w0, #0x0                   	// #0
  447088:	bl	40b180 <log_get_max_level_realm@plt>
  44708c:	mov	w1, w0
  447090:	ldr	w0, [sp, #112]
  447094:	and	w0, w0, #0x7
  447098:	cmp	w1, w0
  44709c:	b.lt	4470e8 <config_parse@plt+0x3bf38>  // b.tstop
  4470a0:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  4470a4:	add	x1, x0, #0x973
  4470a8:	ldr	x0, [sp, #40]
  4470ac:	str	x0, [sp, #8]
  4470b0:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  4470b4:	add	x0, x0, #0xd10
  4470b8:	str	x0, [sp]
  4470bc:	adrp	x0, 458000 <config_parse@plt+0x4ce50>
  4470c0:	add	x7, x0, #0x2f8
  4470c4:	mov	w6, #0x24d                 	// #589
  4470c8:	mov	x5, x1
  4470cc:	ldr	w4, [sp, #116]
  4470d0:	ldr	w3, [sp, #76]
  4470d4:	ldr	x2, [sp, #80]
  4470d8:	ldr	w1, [sp, #112]
  4470dc:	ldr	x0, [sp, #88]
  4470e0:	bl	40a960 <log_syntax_internal@plt>
  4470e4:	b	4470f0 <config_parse@plt+0x3bf40>
  4470e8:	ldr	w0, [sp, #116]
  4470ec:	cmp	w0, #0x0
  4470f0:	mov	w0, #0x0                   	// #0
  4470f4:	b	4471d8 <config_parse@plt+0x3c028>
  4470f8:	ldr	w0, [sp, #100]
  4470fc:	cmp	w0, #0x0
  447100:	b.le	447124 <config_parse@plt+0x3bf74>
  447104:	ldr	x0, [sp, #120]
  447108:	ldr	w0, [x0]
  44710c:	cmp	w0, #0x2
  447110:	b.eq	447154 <config_parse@plt+0x3bfa4>  // b.none
  447114:	ldr	x0, [sp, #120]
  447118:	mov	w1, #0x1                   	// #1
  44711c:	str	w1, [x0]
  447120:	b	44714c <config_parse@plt+0x3bf9c>
  447124:	ldr	x0, [sp, #120]
  447128:	ldr	w0, [x0]
  44712c:	cmp	w0, #0x1
  447130:	b.eq	44715c <config_parse@plt+0x3bfac>  // b.none
  447134:	ldr	x0, [sp, #120]
  447138:	ldr	w0, [x0]
  44713c:	cmp	w0, #0x0
  447140:	b.ge	44714c <config_parse@plt+0x3bf9c>  // b.tcont
  447144:	ldr	x0, [sp, #120]
  447148:	str	wzr, [x0]
  44714c:	mov	w0, #0x0                   	// #0
  447150:	b	4471d8 <config_parse@plt+0x3c028>
  447154:	nop
  447158:	b	447160 <config_parse@plt+0x3bfb0>
  44715c:	nop
  447160:	mov	w0, #0x3                   	// #3
  447164:	str	w0, [sp, #104]
  447168:	ldr	w0, [sp, #100]
  44716c:	str	w0, [sp, #108]
  447170:	mov	w0, #0x0                   	// #0
  447174:	bl	40b180 <log_get_max_level_realm@plt>
  447178:	mov	w1, w0
  44717c:	ldr	w0, [sp, #104]
  447180:	and	w0, w0, #0x7
  447184:	cmp	w1, w0
  447188:	b.lt	4471cc <config_parse@plt+0x3c01c>  // b.tstop
  44718c:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  447190:	add	x1, x0, #0x973
  447194:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  447198:	add	x0, x0, #0xcd0
  44719c:	str	x0, [sp]
  4471a0:	adrp	x0, 458000 <config_parse@plt+0x4ce50>
  4471a4:	add	x7, x0, #0x2f8
  4471a8:	mov	w6, #0x261                 	// #609
  4471ac:	mov	x5, x1
  4471b0:	ldr	w4, [sp, #108]
  4471b4:	ldr	w3, [sp, #76]
  4471b8:	ldr	x2, [sp, #80]
  4471bc:	ldr	w1, [sp, #104]
  4471c0:	ldr	x0, [sp, #88]
  4471c4:	bl	40a960 <log_syntax_internal@plt>
  4471c8:	b	4471d4 <config_parse@plt+0x3c024>
  4471cc:	ldr	w0, [sp, #108]
  4471d0:	cmp	w0, #0x0
  4471d4:	mov	w0, #0x0                   	// #0
  4471d8:	ldp	x29, x30, [sp, #16]
  4471dc:	add	sp, sp, #0x80
  4471e0:	ret
  4471e4:	stp	x29, x30, [sp, #-192]!
  4471e8:	mov	x29, sp
  4471ec:	sub	sp, sp, #0x10
  4471f0:	str	x0, [x29, #88]
  4471f4:	str	x1, [x29, #80]
  4471f8:	str	w2, [x29, #76]
  4471fc:	str	x3, [x29, #64]
  447200:	str	w4, [x29, #72]
  447204:	str	x5, [x29, #56]
  447208:	str	w6, [x29, #52]
  44720c:	str	x7, [x29, #40]
  447210:	ldr	x0, [x29, #192]
  447214:	str	x0, [x29, #32]
  447218:	ldr	x0, [x29, #200]
  44721c:	str	x0, [x29, #24]
  447220:	adrp	x0, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  447224:	ldr	x0, [x0, #4048]
  447228:	ldr	x1, [x0]
  44722c:	str	x1, [x29, #184]
  447230:	mov	x1, #0x0                   	// #0
  447234:	ldr	x0, [x29, #32]
  447238:	str	x0, [x29, #152]
  44723c:	ldr	x0, [x29, #80]
  447240:	cmp	x0, #0x0
  447244:	cset	w0, eq  // eq = none
  447248:	and	w0, w0, #0xff
  44724c:	and	x0, x0, #0xff
  447250:	cmp	x0, #0x0
  447254:	b.eq	447280 <config_parse@plt+0x3c0d0>  // b.none
  447258:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  44725c:	add	x1, x0, #0x973
  447260:	adrp	x0, 458000 <config_parse@plt+0x4ce50>
  447264:	add	x4, x0, #0x310
  447268:	mov	w3, #0x274                 	// #628
  44726c:	mov	x2, x1
  447270:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  447274:	add	x1, x0, #0x9d0
  447278:	mov	w0, #0x0                   	// #0
  44727c:	bl	409d50 <log_assert_failed_realm@plt>
  447280:	ldr	x0, [x29, #56]
  447284:	cmp	x0, #0x0
  447288:	cset	w0, eq  // eq = none
  44728c:	and	w0, w0, #0xff
  447290:	and	x0, x0, #0xff
  447294:	cmp	x0, #0x0
  447298:	b.eq	4472c4 <config_parse@plt+0x3c114>  // b.none
  44729c:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  4472a0:	add	x1, x0, #0x973
  4472a4:	adrp	x0, 458000 <config_parse@plt+0x4ce50>
  4472a8:	add	x4, x0, #0x310
  4472ac:	mov	w3, #0x275                 	// #629
  4472b0:	mov	x2, x1
  4472b4:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  4472b8:	add	x1, x0, #0x9e0
  4472bc:	mov	w0, #0x0                   	// #0
  4472c0:	bl	409d50 <log_assert_failed_realm@plt>
  4472c4:	ldr	x0, [x29, #40]
  4472c8:	cmp	x0, #0x0
  4472cc:	cset	w0, eq  // eq = none
  4472d0:	and	w0, w0, #0xff
  4472d4:	and	x0, x0, #0xff
  4472d8:	cmp	x0, #0x0
  4472dc:	b.eq	447308 <config_parse@plt+0x3c158>  // b.none
  4472e0:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  4472e4:	add	x1, x0, #0x973
  4472e8:	adrp	x0, 458000 <config_parse@plt+0x4ce50>
  4472ec:	add	x4, x0, #0x310
  4472f0:	mov	w3, #0x276                 	// #630
  4472f4:	mov	x2, x1
  4472f8:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  4472fc:	add	x1, x0, #0x9e8
  447300:	mov	w0, #0x0                   	// #0
  447304:	bl	409d50 <log_assert_failed_realm@plt>
  447308:	ldr	x0, [x29, #40]
  44730c:	bl	409880 <parse_boolean@plt>
  447310:	str	w0, [x29, #116]
  447314:	ldr	w0, [x29, #116]
  447318:	cmp	w0, #0x0
  44731c:	b.ne	447344 <config_parse@plt+0x3c194>  // b.any
  447320:	ldr	x0, [x29, #152]
  447324:	str	wzr, [x0, #104]
  447328:	ldr	x0, [x29, #152]
  44732c:	mov	w1, #0xffffffff            	// #-1
  447330:	str	w1, [x0, #108]
  447334:	ldr	x0, [x29, #152]
  447338:	mov	w1, #0x10000               	// #65536
  44733c:	str	w1, [x0, #112]
  447340:	b	4475dc <config_parse@plt+0x3c42c>
  447344:	ldr	w0, [x29, #116]
  447348:	cmp	w0, #0x0
  44734c:	b.le	447378 <config_parse@plt+0x3c1c8>
  447350:	ldr	x0, [x29, #152]
  447354:	mov	w1, #0x1                   	// #1
  447358:	str	w1, [x0, #104]
  44735c:	ldr	x0, [x29, #152]
  447360:	mov	w1, #0xffffffff            	// #-1
  447364:	str	w1, [x0, #108]
  447368:	ldr	x0, [x29, #152]
  44736c:	mov	w1, #0x10000               	// #65536
  447370:	str	w1, [x0, #112]
  447374:	b	4475dc <config_parse@plt+0x3c42c>
  447378:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  44737c:	add	x1, x0, #0xd48
  447380:	ldr	x0, [x29, #40]
  447384:	bl	40aa20 <strcmp@plt>
  447388:	cmp	w0, #0x0
  44738c:	b.ne	4473b8 <config_parse@plt+0x3c208>  // b.any
  447390:	ldr	x0, [x29, #152]
  447394:	mov	w1, #0x2                   	// #2
  447398:	str	w1, [x0, #104]
  44739c:	ldr	x0, [x29, #152]
  4473a0:	mov	w1, #0xffffffff            	// #-1
  4473a4:	str	w1, [x0, #108]
  4473a8:	ldr	x0, [x29, #152]
  4473ac:	mov	w1, #0x10000               	// #65536
  4473b0:	str	w1, [x0, #112]
  4473b4:	b	4475dc <config_parse@plt+0x3c42c>
  4473b8:	mov	w1, #0x3a                  	// #58
  4473bc:	ldr	x0, [x29, #40]
  4473c0:	bl	40abe0 <strchr@plt>
  4473c4:	str	x0, [x29, #136]
  4473c8:	ldr	x0, [x29, #136]
  4473cc:	cmp	x0, #0x0
  4473d0:	b.eq	447504 <config_parse@plt+0x3c354>  // b.none
  4473d4:	ldr	x0, [x29, #40]
  4473d8:	str	x0, [x29, #160]
  4473dc:	ldr	x1, [x29, #136]
  4473e0:	ldr	x0, [x29, #40]
  4473e4:	sub	x0, x1, x0
  4473e8:	mov	x1, x0
  4473ec:	ldr	x0, [x29, #160]
  4473f0:	bl	4099e0 <strnlen@plt>
  4473f4:	str	x0, [x29, #168]
  4473f8:	ldr	x0, [x29, #168]
  4473fc:	add	x0, x0, #0x1
  447400:	add	x0, x0, #0xf
  447404:	lsr	x0, x0, #4
  447408:	lsl	x0, x0, #4
  44740c:	sub	sp, sp, x0
  447410:	add	x0, sp, #0x10
  447414:	add	x0, x0, #0xf
  447418:	lsr	x0, x0, #4
  44741c:	lsl	x0, x0, #4
  447420:	str	x0, [x29, #176]
  447424:	ldr	x1, [x29, #176]
  447428:	ldr	x0, [x29, #168]
  44742c:	add	x0, x1, x0
  447430:	strb	wzr, [x0]
  447434:	ldr	x2, [x29, #168]
  447438:	ldr	x1, [x29, #160]
  44743c:	ldr	x0, [x29, #176]
  447440:	bl	409b50 <memcpy@plt>
  447444:	str	x0, [x29, #144]
  447448:	ldr	x0, [x29, #136]
  44744c:	add	x0, x0, #0x1
  447450:	str	x0, [x29, #136]
  447454:	add	x0, x29, #0x70
  447458:	mov	x1, x0
  44745c:	ldr	x0, [x29, #136]
  447460:	bl	444c1c <config_parse@plt+0x39a6c>
  447464:	str	w0, [x29, #116]
  447468:	ldr	w0, [x29, #116]
  44746c:	cmp	w0, #0x0
  447470:	b.lt	447480 <config_parse@plt+0x3c2d0>  // b.tstop
  447474:	ldr	w0, [x29, #112]
  447478:	cmp	w0, #0x0
  44747c:	b.ne	447514 <config_parse@plt+0x3c364>  // b.any
  447480:	mov	w0, #0x3                   	// #3
  447484:	str	w0, [x29, #120]
  447488:	ldr	w0, [x29, #116]
  44748c:	str	w0, [x29, #124]
  447490:	mov	w0, #0x0                   	// #0
  447494:	bl	40b180 <log_get_max_level_realm@plt>
  447498:	mov	w1, w0
  44749c:	ldr	w0, [x29, #120]
  4474a0:	and	w0, w0, #0x7
  4474a4:	cmp	w1, w0
  4474a8:	b.lt	4474f4 <config_parse@plt+0x3c344>  // b.tstop
  4474ac:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  4474b0:	add	x1, x0, #0x973
  4474b4:	ldr	x0, [x29, #136]
  4474b8:	str	x0, [sp, #8]
  4474bc:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  4474c0:	add	x0, x0, #0xd50
  4474c4:	str	x0, [sp]
  4474c8:	adrp	x0, 458000 <config_parse@plt+0x4ce50>
  4474cc:	add	x7, x0, #0x330
  4474d0:	mov	w6, #0x295                 	// #661
  4474d4:	mov	x5, x1
  4474d8:	ldr	w4, [x29, #124]
  4474dc:	ldr	w3, [x29, #76]
  4474e0:	ldr	x2, [x29, #80]
  4474e4:	ldr	w1, [x29, #120]
  4474e8:	ldr	x0, [x29, #88]
  4474ec:	bl	40a960 <log_syntax_internal@plt>
  4474f0:	b	4474fc <config_parse@plt+0x3c34c>
  4474f4:	ldr	w0, [x29, #124]
  4474f8:	cmp	w0, #0x0
  4474fc:	mov	w0, #0x0                   	// #0
  447500:	b	4475e0 <config_parse@plt+0x3c430>
  447504:	ldr	x0, [x29, #40]
  447508:	str	x0, [x29, #144]
  44750c:	mov	w0, #0x10000               	// #65536
  447510:	str	w0, [x29, #112]
  447514:	add	x0, x29, #0x6c
  447518:	mov	x1, x0
  44751c:	ldr	x0, [x29, #144]
  447520:	bl	40a9a0 <parse_uid@plt>
  447524:	str	w0, [x29, #116]
  447528:	ldr	w0, [x29, #116]
  44752c:	cmp	w0, #0x0
  447530:	b.ge	4475b8 <config_parse@plt+0x3c408>  // b.tcont
  447534:	mov	w0, #0x3                   	// #3
  447538:	str	w0, [x29, #128]
  44753c:	ldr	w0, [x29, #116]
  447540:	str	w0, [x29, #132]
  447544:	mov	w0, #0x0                   	// #0
  447548:	bl	40b180 <log_get_max_level_realm@plt>
  44754c:	mov	w1, w0
  447550:	ldr	w0, [x29, #128]
  447554:	and	w0, w0, #0x7
  447558:	cmp	w1, w0
  44755c:	b.lt	4475a8 <config_parse@plt+0x3c3f8>  // b.tstop
  447560:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  447564:	add	x1, x0, #0x973
  447568:	ldr	x0, [x29, #136]
  44756c:	str	x0, [sp, #8]
  447570:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  447574:	add	x0, x0, #0xd78
  447578:	str	x0, [sp]
  44757c:	adrp	x0, 458000 <config_parse@plt+0x4ce50>
  447580:	add	x7, x0, #0x330
  447584:	mov	w6, #0x29f                 	// #671
  447588:	mov	x5, x1
  44758c:	ldr	w4, [x29, #132]
  447590:	ldr	w3, [x29, #76]
  447594:	ldr	x2, [x29, #80]
  447598:	ldr	w1, [x29, #128]
  44759c:	ldr	x0, [x29, #88]
  4475a0:	bl	40a960 <log_syntax_internal@plt>
  4475a4:	b	4475b0 <config_parse@plt+0x3c400>
  4475a8:	ldr	w0, [x29, #132]
  4475ac:	cmp	w0, #0x0
  4475b0:	mov	w0, #0x0                   	// #0
  4475b4:	b	4475e0 <config_parse@plt+0x3c430>
  4475b8:	ldr	x0, [x29, #152]
  4475bc:	mov	w1, #0x1                   	// #1
  4475c0:	str	w1, [x0, #104]
  4475c4:	ldr	w1, [x29, #108]
  4475c8:	ldr	x0, [x29, #152]
  4475cc:	str	w1, [x0, #108]
  4475d0:	ldr	w1, [x29, #112]
  4475d4:	ldr	x0, [x29, #152]
  4475d8:	str	w1, [x0, #112]
  4475dc:	mov	w0, #0x0                   	// #0
  4475e0:	mov	w1, w0
  4475e4:	adrp	x0, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  4475e8:	ldr	x0, [x0, #4048]
  4475ec:	ldr	x2, [x29, #184]
  4475f0:	ldr	x0, [x0]
  4475f4:	eor	x0, x2, x0
  4475f8:	cmp	x0, #0x0
  4475fc:	b.eq	447604 <config_parse@plt+0x3c454>  // b.none
  447600:	bl	40a440 <__stack_chk_fail@plt>
  447604:	mov	w0, w1
  447608:	mov	sp, x29
  44760c:	ldp	x29, x30, [sp], #192
  447610:	ret
  447614:	sub	sp, sp, #0xb0
  447618:	stp	x29, x30, [sp, #16]
  44761c:	add	x29, sp, #0x10
  447620:	stp	x19, x20, [sp, #32]
  447624:	str	x0, [sp, #120]
  447628:	str	x1, [sp, #112]
  44762c:	str	w2, [sp, #108]
  447630:	str	x3, [sp, #96]
  447634:	str	w4, [sp, #104]
  447638:	str	x5, [sp, #88]
  44763c:	str	w6, [sp, #84]
  447640:	str	x7, [sp, #72]
  447644:	ldr	x0, [sp, #176]
  447648:	str	x0, [sp, #64]
  44764c:	ldr	x0, [sp, #184]
  447650:	str	x0, [sp, #56]
  447654:	adrp	x0, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  447658:	ldr	x0, [x0, #4048]
  44765c:	ldr	x1, [x0]
  447660:	str	x1, [sp, #168]
  447664:	mov	x1, #0x0                   	// #0
  447668:	ldr	x0, [sp, #64]
  44766c:	str	x0, [sp, #160]
  447670:	ldr	x0, [sp, #112]
  447674:	cmp	x0, #0x0
  447678:	cset	w0, eq  // eq = none
  44767c:	and	w0, w0, #0xff
  447680:	and	x0, x0, #0xff
  447684:	cmp	x0, #0x0
  447688:	b.eq	4476b4 <config_parse@plt+0x3c504>  // b.none
  44768c:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  447690:	add	x1, x0, #0x973
  447694:	adrp	x0, 458000 <config_parse@plt+0x4ce50>
  447698:	add	x4, x0, #0x350
  44769c:	mov	w3, #0x2bc                 	// #700
  4476a0:	mov	x2, x1
  4476a4:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  4476a8:	add	x1, x0, #0x9d0
  4476ac:	mov	w0, #0x0                   	// #0
  4476b0:	bl	409d50 <log_assert_failed_realm@plt>
  4476b4:	ldr	x0, [sp, #88]
  4476b8:	cmp	x0, #0x0
  4476bc:	cset	w0, eq  // eq = none
  4476c0:	and	w0, w0, #0xff
  4476c4:	and	x0, x0, #0xff
  4476c8:	cmp	x0, #0x0
  4476cc:	b.eq	4476f8 <config_parse@plt+0x3c548>  // b.none
  4476d0:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  4476d4:	add	x1, x0, #0x973
  4476d8:	adrp	x0, 458000 <config_parse@plt+0x4ce50>
  4476dc:	add	x4, x0, #0x350
  4476e0:	mov	w3, #0x2bd                 	// #701
  4476e4:	mov	x2, x1
  4476e8:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  4476ec:	add	x1, x0, #0x9e0
  4476f0:	mov	w0, #0x0                   	// #0
  4476f4:	bl	409d50 <log_assert_failed_realm@plt>
  4476f8:	ldr	x0, [sp, #72]
  4476fc:	cmp	x0, #0x0
  447700:	cset	w0, eq  // eq = none
  447704:	and	w0, w0, #0xff
  447708:	and	x0, x0, #0xff
  44770c:	cmp	x0, #0x0
  447710:	b.eq	44773c <config_parse@plt+0x3c58c>  // b.none
  447714:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  447718:	add	x1, x0, #0x973
  44771c:	adrp	x0, 458000 <config_parse@plt+0x4ce50>
  447720:	add	x4, x0, #0x350
  447724:	mov	w3, #0x2be                 	// #702
  447728:	mov	x2, x1
  44772c:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  447730:	add	x1, x0, #0x9e8
  447734:	mov	w0, #0x0                   	// #0
  447738:	bl	409d50 <log_assert_failed_realm@plt>
  44773c:	ldr	x0, [sp, #72]
  447740:	ldrb	w0, [x0]
  447744:	cmp	w0, #0x7e
  447748:	cset	w0, eq  // eq = none
  44774c:	strb	w0, [sp, #131]
  447750:	ldrb	w0, [sp, #131]
  447754:	cmp	w0, #0x0
  447758:	b.eq	447768 <config_parse@plt+0x3c5b8>  // b.none
  44775c:	ldr	x0, [sp, #72]
  447760:	add	x0, x0, #0x1
  447764:	b	44776c <config_parse@plt+0x3c5bc>
  447768:	ldr	x0, [sp, #72]
  44776c:	str	x0, [sp, #144]
  447770:	str	xzr, [sp, #152]
  447774:	add	x1, sp, #0x98
  447778:	add	x0, sp, #0x90
  44777c:	mov	w3, #0x0                   	// #0
  447780:	mov	x2, #0x0                   	// #0
  447784:	bl	40aac0 <extract_first_word@plt>
  447788:	str	w0, [sp, #132]
  44778c:	ldr	w0, [sp, #132]
  447790:	cmp	w0, #0x0
  447794:	b.ne	4477a0 <config_parse@plt+0x3c5f0>  // b.any
  447798:	mov	w19, #0x0                   	// #0
  44779c:	b	4478d8 <config_parse@plt+0x3c728>
  4477a0:	ldr	w0, [sp, #132]
  4477a4:	cmn	w0, #0xc
  4477a8:	b.ne	4477d4 <config_parse@plt+0x3c624>  // b.any
  4477ac:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  4477b0:	add	x1, x0, #0x973
  4477b4:	adrp	x0, 458000 <config_parse@plt+0x4ce50>
  4477b8:	add	x3, x0, #0x370
  4477bc:	mov	w2, #0x2ca                 	// #714
  4477c0:	mov	w0, #0x0                   	// #0
  4477c4:	bl	40b0b0 <log_oom_internal@plt>
  4477c8:	mov	w20, w0
  4477cc:	mov	w19, #0x1                   	// #1
  4477d0:	b	4478d8 <config_parse@plt+0x3c728>
  4477d4:	ldr	w0, [sp, #132]
  4477d8:	cmp	w0, #0x0
  4477dc:	b.ge	447868 <config_parse@plt+0x3c6b8>  // b.tcont
  4477e0:	mov	w0, #0x3                   	// #3
  4477e4:	str	w0, [sp, #136]
  4477e8:	ldr	w0, [sp, #132]
  4477ec:	str	w0, [sp, #140]
  4477f0:	mov	w0, #0x0                   	// #0
  4477f4:	bl	40b180 <log_get_max_level_realm@plt>
  4477f8:	mov	w1, w0
  4477fc:	ldr	w0, [sp, #136]
  447800:	and	w0, w0, #0x7
  447804:	cmp	w1, w0
  447808:	b.lt	447854 <config_parse@plt+0x3c6a4>  // b.tstop
  44780c:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  447810:	add	x1, x0, #0x973
  447814:	ldr	x0, [sp, #72]
  447818:	str	x0, [sp, #8]
  44781c:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  447820:	add	x0, x0, #0xda0
  447824:	str	x0, [sp]
  447828:	adrp	x0, 458000 <config_parse@plt+0x4ce50>
  44782c:	add	x7, x0, #0x370
  447830:	mov	w6, #0x2cc                 	// #716
  447834:	mov	x5, x1
  447838:	ldr	w4, [sp, #140]
  44783c:	ldr	w3, [sp, #108]
  447840:	ldr	x2, [sp, #112]
  447844:	ldr	w1, [sp, #136]
  447848:	ldr	x0, [sp, #120]
  44784c:	bl	40a960 <log_syntax_internal@plt>
  447850:	b	44785c <config_parse@plt+0x3c6ac>
  447854:	ldr	w0, [sp, #140]
  447858:	cmp	w0, #0x0
  44785c:	mov	w20, #0x0                   	// #0
  447860:	mov	w19, #0x1                   	// #1
  447864:	b	4478d8 <config_parse@plt+0x3c728>
  447868:	ldrb	w0, [sp, #131]
  44786c:	cmp	w0, #0x0
  447870:	b.eq	44788c <config_parse@plt+0x3c6dc>  // b.none
  447874:	ldr	x0, [sp, #160]
  447878:	add	x0, x0, #0x80
  44787c:	ldr	x1, [sp, #152]
  447880:	bl	40a340 <strv_extend@plt>
  447884:	str	w0, [sp, #132]
  447888:	b	4478a0 <config_parse@plt+0x3c6f0>
  44788c:	ldr	x0, [sp, #160]
  447890:	add	x0, x0, #0x78
  447894:	ldr	x1, [sp, #152]
  447898:	bl	40a340 <strv_extend@plt>
  44789c:	str	w0, [sp, #132]
  4478a0:	ldr	w0, [sp, #132]
  4478a4:	cmp	w0, #0x0
  4478a8:	b.ge	4478d4 <config_parse@plt+0x3c724>  // b.tcont
  4478ac:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  4478b0:	add	x1, x0, #0x973
  4478b4:	adrp	x0, 458000 <config_parse@plt+0x4ce50>
  4478b8:	add	x3, x0, #0x370
  4478bc:	mov	w2, #0x2d5                 	// #725
  4478c0:	mov	w0, #0x0                   	// #0
  4478c4:	bl	40b0b0 <log_oom_internal@plt>
  4478c8:	mov	w20, w0
  4478cc:	mov	w19, #0x1                   	// #1
  4478d0:	b	4478d8 <config_parse@plt+0x3c728>
  4478d4:	mov	w19, #0x2                   	// #2
  4478d8:	add	x0, sp, #0x98
  4478dc:	bl	4449f8 <config_parse@plt+0x39848>
  4478e0:	cmp	w19, #0x0
  4478e4:	b.eq	4478f4 <config_parse@plt+0x3c744>  // b.none
  4478e8:	cmp	w19, #0x2
  4478ec:	b.ne	4478f8 <config_parse@plt+0x3c748>  // b.any
  4478f0:	b	447770 <config_parse@plt+0x3c5c0>
  4478f4:	mov	w20, #0x0                   	// #0
  4478f8:	mov	w1, w20
  4478fc:	adrp	x0, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  447900:	ldr	x0, [x0, #4048]
  447904:	ldr	x2, [sp, #168]
  447908:	ldr	x0, [x0]
  44790c:	eor	x0, x2, x0
  447910:	cmp	x0, #0x0
  447914:	b.eq	44791c <config_parse@plt+0x3c76c>  // b.none
  447918:	bl	40a440 <__stack_chk_fail@plt>
  44791c:	mov	w0, w1
  447920:	ldp	x19, x20, [sp, #32]
  447924:	ldp	x29, x30, [sp, #16]
  447928:	add	sp, sp, #0xb0
  44792c:	ret
  447930:	sub	sp, sp, #0x70
  447934:	stp	x29, x30, [sp, #16]
  447938:	add	x29, sp, #0x10
  44793c:	str	x0, [sp, #88]
  447940:	str	x1, [sp, #80]
  447944:	str	w2, [sp, #76]
  447948:	str	x3, [sp, #64]
  44794c:	str	w4, [sp, #72]
  447950:	str	x5, [sp, #56]
  447954:	str	w6, [sp, #52]
  447958:	str	x7, [sp, #40]
  44795c:	ldr	x0, [sp, #112]
  447960:	str	x0, [sp, #104]
  447964:	ldr	x0, [sp, #40]
  447968:	cmp	x0, #0x0
  44796c:	cset	w0, eq  // eq = none
  447970:	and	w0, w0, #0xff
  447974:	and	x0, x0, #0xff
  447978:	cmp	x0, #0x0
  44797c:	b.eq	4479a8 <config_parse@plt+0x3c7f8>  // b.none
  447980:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  447984:	add	x1, x0, #0x973
  447988:	adrp	x0, 458000 <config_parse@plt+0x4ce50>
  44798c:	add	x4, x0, #0x390
  447990:	mov	w3, #0x2e9                 	// #745
  447994:	mov	x2, x1
  447998:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  44799c:	add	x1, x0, #0x9e8
  4479a0:	mov	w0, #0x0                   	// #0
  4479a4:	bl	409d50 <log_assert_failed_realm@plt>
  4479a8:	ldr	x0, [sp, #104]
  4479ac:	cmp	x0, #0x0
  4479b0:	cset	w0, eq  // eq = none
  4479b4:	and	w0, w0, #0xff
  4479b8:	and	x0, x0, #0xff
  4479bc:	cmp	x0, #0x0
  4479c0:	b.eq	4479ec <config_parse@plt+0x3c83c>  // b.none
  4479c4:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  4479c8:	add	x1, x0, #0x973
  4479cc:	adrp	x0, 458000 <config_parse@plt+0x4ce50>
  4479d0:	add	x4, x0, #0x390
  4479d4:	mov	w3, #0x2ea                 	// #746
  4479d8:	mov	x2, x1
  4479dc:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  4479e0:	add	x1, x0, #0x9c8
  4479e4:	mov	w0, #0x0                   	// #0
  4479e8:	bl	409d50 <log_assert_failed_realm@plt>
  4479ec:	mov	w1, #0x0                   	// #0
  4479f0:	ldr	x0, [sp, #40]
  4479f4:	bl	409c50 <hostname_is_valid@plt>
  4479f8:	and	w0, w0, #0xff
  4479fc:	eor	w0, w0, #0x1
  447a00:	and	w0, w0, #0xff
  447a04:	cmp	w0, #0x0
  447a08:	b.eq	447a8c <config_parse@plt+0x3c8dc>  // b.none
  447a0c:	mov	w0, #0x3                   	// #3
  447a10:	str	w0, [sp, #96]
  447a14:	str	wzr, [sp, #100]
  447a18:	mov	w0, #0x0                   	// #0
  447a1c:	bl	40b180 <log_get_max_level_realm@plt>
  447a20:	mov	w1, w0
  447a24:	ldr	w0, [sp, #96]
  447a28:	and	w0, w0, #0x7
  447a2c:	cmp	w1, w0
  447a30:	b.lt	447a7c <config_parse@plt+0x3c8cc>  // b.tstop
  447a34:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  447a38:	add	x1, x0, #0x973
  447a3c:	ldr	x0, [sp, #40]
  447a40:	str	x0, [sp, #8]
  447a44:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  447a48:	add	x0, x0, #0xde0
  447a4c:	str	x0, [sp]
  447a50:	adrp	x0, 458000 <config_parse@plt+0x4ce50>
  447a54:	add	x7, x0, #0x3a8
  447a58:	mov	w6, #0x2ed                 	// #749
  447a5c:	mov	x5, x1
  447a60:	ldr	w4, [sp, #100]
  447a64:	ldr	w3, [sp, #76]
  447a68:	ldr	x2, [sp, #80]
  447a6c:	ldr	w1, [sp, #96]
  447a70:	ldr	x0, [sp, #88]
  447a74:	bl	40a960 <log_syntax_internal@plt>
  447a78:	b	447a84 <config_parse@plt+0x3c8d4>
  447a7c:	ldr	w0, [sp, #100]
  447a80:	cmp	w0, #0x0
  447a84:	mov	w0, #0x0                   	// #0
  447a88:	b	447acc <config_parse@plt+0x3c91c>
  447a8c:	ldr	x0, [sp, #40]
  447a90:	bl	444c80 <config_parse@plt+0x39ad0>
  447a94:	mov	x1, x0
  447a98:	ldr	x0, [sp, #104]
  447a9c:	bl	4099f0 <free_and_strdup@plt>
  447aa0:	cmp	w0, #0x0
  447aa4:	b.ge	447ac8 <config_parse@plt+0x3c918>  // b.tcont
  447aa8:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  447aac:	add	x1, x0, #0x973
  447ab0:	adrp	x0, 458000 <config_parse@plt+0x4ce50>
  447ab4:	add	x3, x0, #0x3a8
  447ab8:	mov	w2, #0x2f2                 	// #754
  447abc:	mov	w0, #0x0                   	// #0
  447ac0:	bl	40b0b0 <log_oom_internal@plt>
  447ac4:	b	447acc <config_parse@plt+0x3c91c>
  447ac8:	mov	w0, #0x0                   	// #0
  447acc:	ldp	x29, x30, [sp, #16]
  447ad0:	add	sp, sp, #0x70
  447ad4:	ret
  447ad8:	sub	sp, sp, #0xa0
  447adc:	stp	x29, x30, [sp, #16]
  447ae0:	add	x29, sp, #0x10
  447ae4:	str	x0, [sp, #104]
  447ae8:	str	x1, [sp, #96]
  447aec:	str	w2, [sp, #92]
  447af0:	str	x3, [sp, #80]
  447af4:	str	w4, [sp, #88]
  447af8:	str	x5, [sp, #72]
  447afc:	str	w6, [sp, #68]
  447b00:	str	x7, [sp, #56]
  447b04:	ldr	x0, [sp, #160]
  447b08:	str	x0, [sp, #48]
  447b0c:	ldr	x0, [sp, #168]
  447b10:	str	x0, [sp, #40]
  447b14:	adrp	x0, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  447b18:	ldr	x0, [x0, #4048]
  447b1c:	ldr	x1, [x0]
  447b20:	str	x1, [sp, #152]
  447b24:	mov	x1, #0x0                   	// #0
  447b28:	ldr	x0, [sp, #48]
  447b2c:	str	x0, [sp, #144]
  447b30:	ldr	x0, [sp, #56]
  447b34:	cmp	x0, #0x0
  447b38:	cset	w0, eq  // eq = none
  447b3c:	and	w0, w0, #0xff
  447b40:	and	x0, x0, #0xff
  447b44:	cmp	x0, #0x0
  447b48:	b.eq	447b74 <config_parse@plt+0x3c9c4>  // b.none
  447b4c:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  447b50:	add	x1, x0, #0x973
  447b54:	adrp	x0, 458000 <config_parse@plt+0x4ce50>
  447b58:	add	x4, x0, #0x3c0
  447b5c:	mov	w3, #0x306                 	// #774
  447b60:	mov	x2, x1
  447b64:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  447b68:	add	x1, x0, #0x9e8
  447b6c:	mov	w0, #0x0                   	// #0
  447b70:	bl	409d50 <log_assert_failed_realm@plt>
  447b74:	ldr	x0, [sp, #144]
  447b78:	cmp	x0, #0x0
  447b7c:	cset	w0, eq  // eq = none
  447b80:	and	w0, w0, #0xff
  447b84:	and	x0, x0, #0xff
  447b88:	cmp	x0, #0x0
  447b8c:	b.eq	447bb8 <config_parse@plt+0x3ca08>  // b.none
  447b90:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  447b94:	add	x1, x0, #0x973
  447b98:	adrp	x0, 458000 <config_parse@plt+0x4ce50>
  447b9c:	add	x4, x0, #0x3c0
  447ba0:	mov	w3, #0x307                 	// #775
  447ba4:	mov	x2, x1
  447ba8:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  447bac:	add	x1, x0, #0xe00
  447bb0:	mov	w0, #0x0                   	// #0
  447bb4:	bl	409d50 <log_assert_failed_realm@plt>
  447bb8:	ldr	x0, [sp, #56]
  447bbc:	bl	444c40 <config_parse@plt+0x39a90>
  447bc0:	and	w0, w0, #0xff
  447bc4:	cmp	w0, #0x0
  447bc8:	b.eq	447bdc <config_parse@plt+0x3ca2c>  // b.none
  447bcc:	ldr	x0, [sp, #144]
  447bd0:	strb	wzr, [x0, #280]
  447bd4:	mov	w0, #0x0                   	// #0
  447bd8:	b	447d2c <config_parse@plt+0x3cb7c>
  447bdc:	add	x0, sp, #0x78
  447be0:	mov	x1, x0
  447be4:	ldr	x0, [sp, #56]
  447be8:	bl	40a040 <parse_oom_score_adjust@plt>
  447bec:	str	w0, [sp, #124]
  447bf0:	ldr	w0, [sp, #124]
  447bf4:	cmn	w0, #0x22
  447bf8:	b.ne	447c80 <config_parse@plt+0x3cad0>  // b.any
  447bfc:	mov	w0, #0x3                   	// #3
  447c00:	str	w0, [sp, #136]
  447c04:	ldr	w0, [sp, #124]
  447c08:	str	w0, [sp, #140]
  447c0c:	mov	w0, #0x0                   	// #0
  447c10:	bl	40b180 <log_get_max_level_realm@plt>
  447c14:	mov	w1, w0
  447c18:	ldr	w0, [sp, #136]
  447c1c:	and	w0, w0, #0x7
  447c20:	cmp	w1, w0
  447c24:	b.lt	447c70 <config_parse@plt+0x3cac0>  // b.tstop
  447c28:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  447c2c:	add	x1, x0, #0x973
  447c30:	ldr	x0, [sp, #56]
  447c34:	str	x0, [sp, #8]
  447c38:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  447c3c:	add	x0, x0, #0xe10
  447c40:	str	x0, [sp]
  447c44:	adrp	x0, 458000 <config_parse@plt+0x4ce50>
  447c48:	add	x7, x0, #0x3e0
  447c4c:	mov	w6, #0x310                 	// #784
  447c50:	mov	x5, x1
  447c54:	ldr	w4, [sp, #140]
  447c58:	ldr	w3, [sp, #92]
  447c5c:	ldr	x2, [sp, #96]
  447c60:	ldr	w1, [sp, #136]
  447c64:	ldr	x0, [sp, #104]
  447c68:	bl	40a960 <log_syntax_internal@plt>
  447c6c:	b	447c78 <config_parse@plt+0x3cac8>
  447c70:	ldr	w0, [sp, #140]
  447c74:	cmp	w0, #0x0
  447c78:	mov	w0, #0x0                   	// #0
  447c7c:	b	447d2c <config_parse@plt+0x3cb7c>
  447c80:	ldr	w0, [sp, #124]
  447c84:	cmp	w0, #0x0
  447c88:	b.ge	447d10 <config_parse@plt+0x3cb60>  // b.tcont
  447c8c:	mov	w0, #0x3                   	// #3
  447c90:	str	w0, [sp, #128]
  447c94:	ldr	w0, [sp, #124]
  447c98:	str	w0, [sp, #132]
  447c9c:	mov	w0, #0x0                   	// #0
  447ca0:	bl	40b180 <log_get_max_level_realm@plt>
  447ca4:	mov	w1, w0
  447ca8:	ldr	w0, [sp, #128]
  447cac:	and	w0, w0, #0x7
  447cb0:	cmp	w1, w0
  447cb4:	b.lt	447d00 <config_parse@plt+0x3cb50>  // b.tstop
  447cb8:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  447cbc:	add	x1, x0, #0x973
  447cc0:	ldr	x0, [sp, #56]
  447cc4:	str	x0, [sp, #8]
  447cc8:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  447ccc:	add	x0, x0, #0xe48
  447cd0:	str	x0, [sp]
  447cd4:	adrp	x0, 458000 <config_parse@plt+0x4ce50>
  447cd8:	add	x7, x0, #0x3e0
  447cdc:	mov	w6, #0x314                 	// #788
  447ce0:	mov	x5, x1
  447ce4:	ldr	w4, [sp, #132]
  447ce8:	ldr	w3, [sp, #92]
  447cec:	ldr	x2, [sp, #96]
  447cf0:	ldr	w1, [sp, #128]
  447cf4:	ldr	x0, [sp, #104]
  447cf8:	bl	40a960 <log_syntax_internal@plt>
  447cfc:	b	447d08 <config_parse@plt+0x3cb58>
  447d00:	ldr	w0, [sp, #132]
  447d04:	cmp	w0, #0x0
  447d08:	mov	w0, #0x0                   	// #0
  447d0c:	b	447d2c <config_parse@plt+0x3cb7c>
  447d10:	ldr	w1, [sp, #120]
  447d14:	ldr	x0, [sp, #144]
  447d18:	str	w1, [x0, #276]
  447d1c:	ldr	x0, [sp, #144]
  447d20:	mov	w1, #0x1                   	// #1
  447d24:	strb	w1, [x0, #280]
  447d28:	mov	w0, #0x0                   	// #0
  447d2c:	mov	w1, w0
  447d30:	adrp	x0, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  447d34:	ldr	x0, [x0, #4048]
  447d38:	ldr	x2, [sp, #152]
  447d3c:	ldr	x0, [x0]
  447d40:	eor	x0, x2, x0
  447d44:	cmp	x0, #0x0
  447d48:	b.eq	447d50 <config_parse@plt+0x3cba0>  // b.none
  447d4c:	bl	40a440 <__stack_chk_fail@plt>
  447d50:	mov	w0, w1
  447d54:	ldp	x29, x30, [sp, #16]
  447d58:	add	sp, sp, #0xa0
  447d5c:	ret
  447d60:	stp	x29, x30, [sp, #-96]!
  447d64:	mov	x29, sp
  447d68:	str	x0, [sp, #72]
  447d6c:	str	x1, [sp, #64]
  447d70:	str	w2, [sp, #60]
  447d74:	str	x3, [sp, #48]
  447d78:	str	w4, [sp, #56]
  447d7c:	str	x5, [sp, #40]
  447d80:	str	w6, [sp, #36]
  447d84:	str	x7, [sp, #24]
  447d88:	ldr	x0, [sp, #96]
  447d8c:	str	x0, [sp, #88]
  447d90:	ldr	x0, [sp, #24]
  447d94:	cmp	x0, #0x0
  447d98:	cset	w0, eq  // eq = none
  447d9c:	and	w0, w0, #0xff
  447da0:	and	x0, x0, #0xff
  447da4:	cmp	x0, #0x0
  447da8:	b.eq	447dd4 <config_parse@plt+0x3cc24>  // b.none
  447dac:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  447db0:	add	x1, x0, #0x973
  447db4:	adrp	x0, 458000 <config_parse@plt+0x4ce50>
  447db8:	add	x4, x0, #0x400
  447dbc:	mov	w3, #0x32c                 	// #812
  447dc0:	mov	x2, x1
  447dc4:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  447dc8:	add	x1, x0, #0x9e8
  447dcc:	mov	w0, #0x0                   	// #0
  447dd0:	bl	409d50 <log_assert_failed_realm@plt>
  447dd4:	ldr	x0, [sp, #88]
  447dd8:	cmp	x0, #0x0
  447ddc:	cset	w0, eq  // eq = none
  447de0:	and	w0, w0, #0xff
  447de4:	and	x0, x0, #0xff
  447de8:	cmp	x0, #0x0
  447dec:	b.eq	447e18 <config_parse@plt+0x3cc68>  // b.none
  447df0:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  447df4:	add	x1, x0, #0x973
  447df8:	adrp	x0, 458000 <config_parse@plt+0x4ce50>
  447dfc:	add	x4, x0, #0x400
  447e00:	mov	w3, #0x32d                 	// #813
  447e04:	mov	x2, x1
  447e08:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  447e0c:	add	x1, x0, #0xe00
  447e10:	mov	w0, #0x0                   	// #0
  447e14:	bl	409d50 <log_assert_failed_realm@plt>
  447e18:	ldr	x0, [sp, #88]
  447e1c:	add	x0, x0, #0x120
  447e20:	ldr	x6, [sp, #40]
  447e24:	ldr	w5, [sp, #60]
  447e28:	ldr	x4, [sp, #64]
  447e2c:	ldr	x3, [sp, #72]
  447e30:	mov	w2, #0x1                   	// #1
  447e34:	mov	x1, x0
  447e38:	ldr	x0, [sp, #24]
  447e3c:	bl	40ab20 <parse_cpu_set_extend@plt>
  447e40:	ldp	x29, x30, [sp], #96
  447e44:	ret
  447e48:	sub	sp, sp, #0x80
  447e4c:	stp	x29, x30, [sp, #16]
  447e50:	add	x29, sp, #0x10
  447e54:	str	x0, [sp, #88]
  447e58:	str	x1, [sp, #80]
  447e5c:	str	w2, [sp, #76]
  447e60:	str	x3, [sp, #64]
  447e64:	str	w4, [sp, #72]
  447e68:	str	x5, [sp, #56]
  447e6c:	str	w6, [sp, #52]
  447e70:	str	x7, [sp, #40]
  447e74:	ldr	x0, [sp, #128]
  447e78:	str	x0, [sp, #120]
  447e7c:	ldr	x0, [sp, #80]
  447e80:	cmp	x0, #0x0
  447e84:	cset	w0, eq  // eq = none
  447e88:	and	w0, w0, #0xff
  447e8c:	and	x0, x0, #0xff
  447e90:	cmp	x0, #0x0
  447e94:	b.eq	447ec0 <config_parse@plt+0x3cd10>  // b.none
  447e98:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  447e9c:	add	x1, x0, #0x973
  447ea0:	adrp	x0, 458000 <config_parse@plt+0x4ce50>
  447ea4:	add	x4, x0, #0x420
  447ea8:	mov	w3, #0x332                 	// #818
  447eac:	mov	x2, x1
  447eb0:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  447eb4:	add	x1, x0, #0x9d0
  447eb8:	mov	w0, #0x0                   	// #0
  447ebc:	bl	409d50 <log_assert_failed_realm@plt>
  447ec0:	ldr	x0, [sp, #56]
  447ec4:	cmp	x0, #0x0
  447ec8:	cset	w0, eq  // eq = none
  447ecc:	and	w0, w0, #0xff
  447ed0:	and	x0, x0, #0xff
  447ed4:	cmp	x0, #0x0
  447ed8:	b.eq	447f04 <config_parse@plt+0x3cd54>  // b.none
  447edc:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  447ee0:	add	x1, x0, #0x973
  447ee4:	adrp	x0, 458000 <config_parse@plt+0x4ce50>
  447ee8:	add	x4, x0, #0x420
  447eec:	mov	w3, #0x332                 	// #818
  447ef0:	mov	x2, x1
  447ef4:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  447ef8:	add	x1, x0, #0x9e0
  447efc:	mov	w0, #0x0                   	// #0
  447f00:	bl	409d50 <log_assert_failed_realm@plt>
  447f04:	ldr	x0, [sp, #40]
  447f08:	cmp	x0, #0x0
  447f0c:	cset	w0, eq  // eq = none
  447f10:	and	w0, w0, #0xff
  447f14:	and	x0, x0, #0xff
  447f18:	cmp	x0, #0x0
  447f1c:	b.eq	447f48 <config_parse@plt+0x3cd98>  // b.none
  447f20:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  447f24:	add	x1, x0, #0x973
  447f28:	adrp	x0, 458000 <config_parse@plt+0x4ce50>
  447f2c:	add	x4, x0, #0x420
  447f30:	mov	w3, #0x332                 	// #818
  447f34:	mov	x2, x1
  447f38:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  447f3c:	add	x1, x0, #0x9e8
  447f40:	mov	w0, #0x0                   	// #0
  447f44:	bl	409d50 <log_assert_failed_realm@plt>
  447f48:	ldr	x0, [sp, #128]
  447f4c:	cmp	x0, #0x0
  447f50:	cset	w0, eq  // eq = none
  447f54:	and	w0, w0, #0xff
  447f58:	and	x0, x0, #0xff
  447f5c:	cmp	x0, #0x0
  447f60:	b.eq	447f8c <config_parse@plt+0x3cddc>  // b.none
  447f64:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  447f68:	add	x1, x0, #0x973
  447f6c:	adrp	x0, 458000 <config_parse@plt+0x4ce50>
  447f70:	add	x4, x0, #0x420
  447f74:	mov	w3, #0x332                 	// #818
  447f78:	mov	x2, x1
  447f7c:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  447f80:	add	x1, x0, #0x9f0
  447f84:	mov	w0, #0x0                   	// #0
  447f88:	bl	409d50 <log_assert_failed_realm@plt>
  447f8c:	ldr	x0, [sp, #40]
  447f90:	bl	448080 <config_parse@plt+0x3ced0>
  447f94:	str	w0, [sp, #108]
  447f98:	ldr	w0, [sp, #108]
  447f9c:	cmp	w0, #0x0
  447fa0:	b.ge	448024 <config_parse@plt+0x3ce74>  // b.tcont
  447fa4:	mov	w0, #0x3                   	// #3
  447fa8:	str	w0, [sp, #112]
  447fac:	str	wzr, [sp, #116]
  447fb0:	mov	w0, #0x0                   	// #0
  447fb4:	bl	40b180 <log_get_max_level_realm@plt>
  447fb8:	mov	w1, w0
  447fbc:	ldr	w0, [sp, #112]
  447fc0:	and	w0, w0, #0x7
  447fc4:	cmp	w1, w0
  447fc8:	b.lt	448014 <config_parse@plt+0x3ce64>  // b.tstop
  447fcc:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  447fd0:	add	x1, x0, #0x973
  447fd4:	ldr	x0, [sp, #40]
  447fd8:	str	x0, [sp, #8]
  447fdc:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  447fe0:	add	x0, x0, #0xe88
  447fe4:	str	x0, [sp]
  447fe8:	adrp	x0, 458000 <config_parse@plt+0x4ce50>
  447fec:	add	x7, x0, #0x440
  447ff0:	mov	w6, #0x332                 	// #818
  447ff4:	mov	x5, x1
  447ff8:	ldr	w4, [sp, #116]
  447ffc:	ldr	w3, [sp, #76]
  448000:	ldr	x2, [sp, #80]
  448004:	ldr	w1, [sp, #112]
  448008:	ldr	x0, [sp, #88]
  44800c:	bl	40a960 <log_syntax_internal@plt>
  448010:	b	44801c <config_parse@plt+0x3ce6c>
  448014:	ldr	w0, [sp, #116]
  448018:	cmp	w0, #0x0
  44801c:	mov	w0, #0x0                   	// #0
  448020:	b	448034 <config_parse@plt+0x3ce84>
  448024:	ldr	x0, [sp, #120]
  448028:	ldr	w1, [sp, #108]
  44802c:	str	w1, [x0]
  448030:	mov	w0, #0x0                   	// #0
  448034:	ldp	x29, x30, [sp, #16]
  448038:	add	sp, sp, #0x80
  44803c:	ret
  448040:	sub	sp, sp, #0x10
  448044:	str	w0, [sp, #12]
  448048:	ldr	w0, [sp, #12]
  44804c:	cmp	w0, #0x0
  448050:	b.lt	448060 <config_parse@plt+0x3ceb0>  // b.tstop
  448054:	ldr	w0, [sp, #12]
  448058:	cmp	w0, #0x6
  44805c:	b.le	448068 <config_parse@plt+0x3ceb8>
  448060:	mov	x0, #0x0                   	// #0
  448064:	b	448078 <config_parse@plt+0x3cec8>
  448068:	adrp	x0, 46f000 <config_parse@plt+0x63e50>
  44806c:	add	x0, x0, #0xdd0
  448070:	ldrsw	x1, [sp, #12]
  448074:	ldr	x0, [x0, x1, lsl #3]
  448078:	add	sp, sp, #0x10
  44807c:	ret
  448080:	stp	x29, x30, [sp, #-48]!
  448084:	mov	x29, sp
  448088:	str	x0, [sp, #24]
  44808c:	ldr	x0, [sp, #24]
  448090:	cmp	x0, #0x0
  448094:	b.ne	4480a0 <config_parse@plt+0x3cef0>  // b.any
  448098:	mov	w0, #0xffffffff            	// #-1
  44809c:	b	4480e8 <config_parse@plt+0x3cf38>
  4480a0:	ldr	x0, [sp, #24]
  4480a4:	bl	409880 <parse_boolean@plt>
  4480a8:	str	w0, [sp, #44]
  4480ac:	ldr	w0, [sp, #44]
  4480b0:	cmp	w0, #0x0
  4480b4:	b.ne	4480c0 <config_parse@plt+0x3cf10>  // b.any
  4480b8:	mov	w0, #0x0                   	// #0
  4480bc:	b	4480e8 <config_parse@plt+0x3cf38>
  4480c0:	ldr	w0, [sp, #44]
  4480c4:	cmp	w0, #0x0
  4480c8:	b.le	4480d4 <config_parse@plt+0x3cf24>
  4480cc:	mov	w0, #0x6                   	// #6
  4480d0:	b	4480e8 <config_parse@plt+0x3cf38>
  4480d4:	ldr	x2, [sp, #24]
  4480d8:	mov	x1, #0x7                   	// #7
  4480dc:	adrp	x0, 46f000 <config_parse@plt+0x63e50>
  4480e0:	add	x0, x0, #0xdd0
  4480e4:	bl	40a9c0 <string_table_lookup@plt>
  4480e8:	ldp	x29, x30, [sp], #48
  4480ec:	ret
  4480f0:	stp	x29, x30, [sp, #-48]!
  4480f4:	mov	x29, sp
  4480f8:	str	x0, [sp, #40]
  4480fc:	str	x1, [sp, #32]
  448100:	str	x2, [sp, #24]
  448104:	ldr	x0, [sp, #40]
  448108:	cmp	x0, #0x0
  44810c:	cset	w0, eq  // eq = none
  448110:	and	w0, w0, #0xff
  448114:	and	x0, x0, #0xff
  448118:	cmp	x0, #0x0
  44811c:	b.eq	448148 <config_parse@plt+0x3cf98>  // b.none
  448120:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  448124:	add	x1, x0, #0x973
  448128:	adrp	x0, 458000 <config_parse@plt+0x4ce50>
  44812c:	add	x4, x0, #0x460
  448130:	mov	w3, #0x341                 	// #833
  448134:	mov	x2, x1
  448138:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  44813c:	add	x1, x0, #0x9c8
  448140:	mov	w0, #0x0                   	// #0
  448144:	bl	409d50 <log_assert_failed_realm@plt>
  448148:	ldr	x0, [sp, #32]
  44814c:	cmp	x0, #0x0
  448150:	cset	w0, eq  // eq = none
  448154:	and	w0, w0, #0xff
  448158:	and	x0, x0, #0xff
  44815c:	cmp	x0, #0x0
  448160:	b.eq	44818c <config_parse@plt+0x3cfdc>  // b.none
  448164:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  448168:	add	x1, x0, #0x973
  44816c:	adrp	x0, 458000 <config_parse@plt+0x4ce50>
  448170:	add	x4, x0, #0x460
  448174:	mov	w3, #0x342                 	// #834
  448178:	mov	x2, x1
  44817c:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  448180:	add	x1, x0, #0xf10
  448184:	mov	w0, #0x0                   	// #0
  448188:	bl	409d50 <log_assert_failed_realm@plt>
  44818c:	ldr	x0, [sp, #24]
  448190:	cmp	x0, #0x0
  448194:	cset	w0, eq  // eq = none
  448198:	and	w0, w0, #0xff
  44819c:	and	x0, x0, #0xff
  4481a0:	cmp	x0, #0x0
  4481a4:	b.eq	4481d0 <config_parse@plt+0x3d020>  // b.none
  4481a8:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  4481ac:	add	x1, x0, #0x973
  4481b0:	adrp	x0, 458000 <config_parse@plt+0x4ce50>
  4481b4:	add	x4, x0, #0x460
  4481b8:	mov	w3, #0x343                 	// #835
  4481bc:	mov	x2, x1
  4481c0:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  4481c4:	add	x1, x0, #0xf20
  4481c8:	mov	w0, #0x0                   	// #0
  4481cc:	bl	409d50 <log_assert_failed_realm@plt>
  4481d0:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  4481d4:	add	x1, x0, #0xf08
  4481d8:	ldr	x0, [sp, #40]
  4481dc:	bl	40aa20 <strcmp@plt>
  4481e0:	cmp	w0, #0x0
  4481e4:	b.ne	448200 <config_parse@plt+0x3d050>  // b.any
  4481e8:	ldr	x0, [sp, #32]
  4481ec:	mov	w1, #0x1                   	// #1
  4481f0:	str	w1, [x0]
  4481f4:	ldr	x0, [sp, #24]
  4481f8:	strb	wzr, [x0]
  4481fc:	b	4482fc <config_parse@plt+0x3d14c>
  448200:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  448204:	add	x1, x0, #0xf28
  448208:	ldr	x0, [sp, #40]
  44820c:	bl	40aa20 <strcmp@plt>
  448210:	cmp	w0, #0x0
  448214:	b.ne	44822c <config_parse@plt+0x3d07c>  // b.any
  448218:	ldr	x0, [sp, #32]
  44821c:	str	wzr, [x0]
  448220:	ldr	x0, [sp, #24]
  448224:	strb	wzr, [x0]
  448228:	b	4482fc <config_parse@plt+0x3d14c>
  44822c:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  448230:	add	x1, x0, #0xf30
  448234:	ldr	x0, [sp, #40]
  448238:	bl	40aa20 <strcmp@plt>
  44823c:	cmp	w0, #0x0
  448240:	b.ne	44825c <config_parse@plt+0x3d0ac>  // b.any
  448244:	ldr	x0, [sp, #32]
  448248:	mov	w1, #0x3                   	// #3
  44824c:	str	w1, [x0]
  448250:	ldr	x0, [sp, #24]
  448254:	strb	wzr, [x0]
  448258:	b	4482fc <config_parse@plt+0x3d14c>
  44825c:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  448260:	add	x1, x0, #0xf38
  448264:	ldr	x0, [sp, #40]
  448268:	bl	40aa20 <strcmp@plt>
  44826c:	cmp	w0, #0x0
  448270:	b.ne	44828c <config_parse@plt+0x3d0dc>  // b.any
  448274:	ldr	x0, [sp, #32]
  448278:	mov	w1, #0x2                   	// #2
  44827c:	str	w1, [x0]
  448280:	ldr	x0, [sp, #24]
  448284:	strb	wzr, [x0]
  448288:	b	4482fc <config_parse@plt+0x3d14c>
  44828c:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  448290:	add	x1, x0, #0xf40
  448294:	ldr	x0, [sp, #40]
  448298:	bl	40aa20 <strcmp@plt>
  44829c:	cmp	w0, #0x0
  4482a0:	b.ne	4482c0 <config_parse@plt+0x3d110>  // b.any
  4482a4:	ldr	x0, [sp, #32]
  4482a8:	mov	w1, #0x3                   	// #3
  4482ac:	str	w1, [x0]
  4482b0:	ldr	x0, [sp, #24]
  4482b4:	mov	w1, #0x1                   	// #1
  4482b8:	strb	w1, [x0]
  4482bc:	b	4482fc <config_parse@plt+0x3d14c>
  4482c0:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  4482c4:	add	x1, x0, #0xf50
  4482c8:	ldr	x0, [sp, #40]
  4482cc:	bl	40aa20 <strcmp@plt>
  4482d0:	cmp	w0, #0x0
  4482d4:	b.ne	4482f4 <config_parse@plt+0x3d144>  // b.any
  4482d8:	ldr	x0, [sp, #32]
  4482dc:	mov	w1, #0x2                   	// #2
  4482e0:	str	w1, [x0]
  4482e4:	ldr	x0, [sp, #24]
  4482e8:	mov	w1, #0x1                   	// #1
  4482ec:	strb	w1, [x0]
  4482f0:	b	4482fc <config_parse@plt+0x3d14c>
  4482f4:	mov	w0, #0xffffffea            	// #-22
  4482f8:	b	448300 <config_parse@plt+0x3d150>
  4482fc:	mov	w0, #0x0                   	// #0
  448300:	ldp	x29, x30, [sp], #48
  448304:	ret
  448308:	sub	sp, sp, #0x80
  44830c:	stp	x29, x30, [sp, #16]
  448310:	add	x29, sp, #0x10
  448314:	str	x0, [sp, #88]
  448318:	str	x1, [sp, #80]
  44831c:	str	w2, [sp, #76]
  448320:	str	x3, [sp, #64]
  448324:	str	w4, [sp, #72]
  448328:	str	x5, [sp, #56]
  44832c:	str	w6, [sp, #52]
  448330:	str	x7, [sp, #40]
  448334:	ldr	x0, [sp, #128]
  448338:	str	x0, [sp, #120]
  44833c:	ldr	x0, [sp, #40]
  448340:	cmp	x0, #0x0
  448344:	cset	w0, eq  // eq = none
  448348:	and	w0, w0, #0xff
  44834c:	and	x0, x0, #0xff
  448350:	cmp	x0, #0x0
  448354:	b.eq	448380 <config_parse@plt+0x3d1d0>  // b.none
  448358:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  44835c:	add	x1, x0, #0x973
  448360:	adrp	x0, 458000 <config_parse@plt+0x4ce50>
  448364:	add	x4, x0, #0x478
  448368:	mov	w3, #0x36c                 	// #876
  44836c:	mov	x2, x1
  448370:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  448374:	add	x1, x0, #0x9e8
  448378:	mov	w0, #0x0                   	// #0
  44837c:	bl	409d50 <log_assert_failed_realm@plt>
  448380:	ldr	x0, [sp, #120]
  448384:	cmp	x0, #0x0
  448388:	cset	w0, eq  // eq = none
  44838c:	and	w0, w0, #0xff
  448390:	and	x0, x0, #0xff
  448394:	cmp	x0, #0x0
  448398:	b.eq	4483c4 <config_parse@plt+0x3d214>  // b.none
  44839c:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  4483a0:	add	x1, x0, #0x973
  4483a4:	adrp	x0, 458000 <config_parse@plt+0x4ce50>
  4483a8:	add	x4, x0, #0x478
  4483ac:	mov	w3, #0x36d                 	// #877
  4483b0:	mov	x2, x1
  4483b4:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  4483b8:	add	x1, x0, #0xe00
  4483bc:	mov	w0, #0x0                   	// #0
  4483c0:	bl	409d50 <log_assert_failed_realm@plt>
  4483c4:	ldr	x0, [sp, #120]
  4483c8:	add	x1, x0, #0x134
  4483cc:	ldr	x0, [sp, #120]
  4483d0:	add	x0, x0, #0x138
  4483d4:	mov	x2, x0
  4483d8:	ldr	x0, [sp, #40]
  4483dc:	bl	4480f0 <config_parse@plt+0x3cf40>
  4483e0:	str	w0, [sp, #108]
  4483e4:	ldr	w0, [sp, #108]
  4483e8:	cmp	w0, #0x0
  4483ec:	b.ge	448474 <config_parse@plt+0x3d2c4>  // b.tcont
  4483f0:	mov	w0, #0x3                   	// #3
  4483f4:	str	w0, [sp, #112]
  4483f8:	ldr	w0, [sp, #108]
  4483fc:	str	w0, [sp, #116]
  448400:	mov	w0, #0x0                   	// #0
  448404:	bl	40b180 <log_get_max_level_realm@plt>
  448408:	mov	w1, w0
  44840c:	ldr	w0, [sp, #112]
  448410:	and	w0, w0, #0x7
  448414:	cmp	w1, w0
  448418:	b.lt	448464 <config_parse@plt+0x3d2b4>  // b.tstop
  44841c:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  448420:	add	x1, x0, #0x973
  448424:	ldr	x0, [sp, #40]
  448428:	str	x0, [sp, #8]
  44842c:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  448430:	add	x0, x0, #0xf60
  448434:	str	x0, [sp]
  448438:	adrp	x0, 458000 <config_parse@plt+0x4ce50>
  44843c:	add	x7, x0, #0x498
  448440:	mov	w6, #0x371                 	// #881
  448444:	mov	x5, x1
  448448:	ldr	w4, [sp, #116]
  44844c:	ldr	w3, [sp, #76]
  448450:	ldr	x2, [sp, #80]
  448454:	ldr	w1, [sp, #112]
  448458:	ldr	x0, [sp, #88]
  44845c:	bl	40a960 <log_syntax_internal@plt>
  448460:	b	44846c <config_parse@plt+0x3d2bc>
  448464:	ldr	w0, [sp, #116]
  448468:	cmp	w0, #0x0
  44846c:	mov	w0, #0x0                   	// #0
  448470:	b	448478 <config_parse@plt+0x3d2c8>
  448474:	mov	w0, #0x0                   	// #0
  448478:	ldp	x29, x30, [sp, #16]
  44847c:	add	sp, sp, #0x80
  448480:	ret
  448484:	sub	sp, sp, #0x80
  448488:	stp	x29, x30, [sp, #16]
  44848c:	add	x29, sp, #0x10
  448490:	str	x0, [sp, #88]
  448494:	str	x1, [sp, #80]
  448498:	str	w2, [sp, #76]
  44849c:	str	x3, [sp, #64]
  4484a0:	str	w4, [sp, #72]
  4484a4:	str	x5, [sp, #56]
  4484a8:	str	w6, [sp, #52]
  4484ac:	str	x7, [sp, #40]
  4484b0:	ldr	x0, [sp, #128]
  4484b4:	str	x0, [sp, #120]
  4484b8:	ldr	x0, [sp, #80]
  4484bc:	cmp	x0, #0x0
  4484c0:	cset	w0, eq  // eq = none
  4484c4:	and	w0, w0, #0xff
  4484c8:	and	x0, x0, #0xff
  4484cc:	cmp	x0, #0x0
  4484d0:	b.eq	4484fc <config_parse@plt+0x3d34c>  // b.none
  4484d4:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  4484d8:	add	x1, x0, #0x973
  4484dc:	adrp	x0, 458000 <config_parse@plt+0x4ce50>
  4484e0:	add	x4, x0, #0x4b8
  4484e4:	mov	w3, #0x378                 	// #888
  4484e8:	mov	x2, x1
  4484ec:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  4484f0:	add	x1, x0, #0x9d0
  4484f4:	mov	w0, #0x0                   	// #0
  4484f8:	bl	409d50 <log_assert_failed_realm@plt>
  4484fc:	ldr	x0, [sp, #56]
  448500:	cmp	x0, #0x0
  448504:	cset	w0, eq  // eq = none
  448508:	and	w0, w0, #0xff
  44850c:	and	x0, x0, #0xff
  448510:	cmp	x0, #0x0
  448514:	b.eq	448540 <config_parse@plt+0x3d390>  // b.none
  448518:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  44851c:	add	x1, x0, #0x973
  448520:	adrp	x0, 458000 <config_parse@plt+0x4ce50>
  448524:	add	x4, x0, #0x4b8
  448528:	mov	w3, #0x378                 	// #888
  44852c:	mov	x2, x1
  448530:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  448534:	add	x1, x0, #0x9e0
  448538:	mov	w0, #0x0                   	// #0
  44853c:	bl	409d50 <log_assert_failed_realm@plt>
  448540:	ldr	x0, [sp, #40]
  448544:	cmp	x0, #0x0
  448548:	cset	w0, eq  // eq = none
  44854c:	and	w0, w0, #0xff
  448550:	and	x0, x0, #0xff
  448554:	cmp	x0, #0x0
  448558:	b.eq	448584 <config_parse@plt+0x3d3d4>  // b.none
  44855c:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  448560:	add	x1, x0, #0x973
  448564:	adrp	x0, 458000 <config_parse@plt+0x4ce50>
  448568:	add	x4, x0, #0x4b8
  44856c:	mov	w3, #0x378                 	// #888
  448570:	mov	x2, x1
  448574:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  448578:	add	x1, x0, #0x9e8
  44857c:	mov	w0, #0x0                   	// #0
  448580:	bl	409d50 <log_assert_failed_realm@plt>
  448584:	ldr	x0, [sp, #128]
  448588:	cmp	x0, #0x0
  44858c:	cset	w0, eq  // eq = none
  448590:	and	w0, w0, #0xff
  448594:	and	x0, x0, #0xff
  448598:	cmp	x0, #0x0
  44859c:	b.eq	4485c8 <config_parse@plt+0x3d418>  // b.none
  4485a0:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  4485a4:	add	x1, x0, #0x973
  4485a8:	adrp	x0, 458000 <config_parse@plt+0x4ce50>
  4485ac:	add	x4, x0, #0x4b8
  4485b0:	mov	w3, #0x378                 	// #888
  4485b4:	mov	x2, x1
  4485b8:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  4485bc:	add	x1, x0, #0x9f0
  4485c0:	mov	w0, #0x0                   	// #0
  4485c4:	bl	409d50 <log_assert_failed_realm@plt>
  4485c8:	ldr	x0, [sp, #40]
  4485cc:	bl	4486bc <config_parse@plt+0x3d50c>
  4485d0:	str	w0, [sp, #108]
  4485d4:	ldr	w0, [sp, #108]
  4485d8:	cmp	w0, #0x0
  4485dc:	b.ge	448660 <config_parse@plt+0x3d4b0>  // b.tcont
  4485e0:	mov	w0, #0x3                   	// #3
  4485e4:	str	w0, [sp, #112]
  4485e8:	str	wzr, [sp, #116]
  4485ec:	mov	w0, #0x0                   	// #0
  4485f0:	bl	40b180 <log_get_max_level_realm@plt>
  4485f4:	mov	w1, w0
  4485f8:	ldr	w0, [sp, #112]
  4485fc:	and	w0, w0, #0x7
  448600:	cmp	w1, w0
  448604:	b.lt	448650 <config_parse@plt+0x3d4a0>  // b.tstop
  448608:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  44860c:	add	x1, x0, #0x973
  448610:	ldr	x0, [sp, #40]
  448614:	str	x0, [sp, #8]
  448618:	adrp	x0, 457000 <config_parse@plt+0x4be50>
  44861c:	add	x0, x0, #0xf90
  448620:	str	x0, [sp]
  448624:	adrp	x0, 458000 <config_parse@plt+0x4ce50>
  448628:	add	x7, x0, #0x4d0
  44862c:	mov	w6, #0x378                 	// #888
  448630:	mov	x5, x1
  448634:	ldr	w4, [sp, #116]
  448638:	ldr	w3, [sp, #76]
  44863c:	ldr	x2, [sp, #80]
  448640:	ldr	w1, [sp, #112]
  448644:	ldr	x0, [sp, #88]
  448648:	bl	40a960 <log_syntax_internal@plt>
  44864c:	b	448658 <config_parse@plt+0x3d4a8>
  448650:	ldr	w0, [sp, #116]
  448654:	cmp	w0, #0x0
  448658:	mov	w0, #0x0                   	// #0
  44865c:	b	448670 <config_parse@plt+0x3d4c0>
  448660:	ldr	x0, [sp, #120]
  448664:	ldr	w1, [sp, #108]
  448668:	str	w1, [x0]
  44866c:	mov	w0, #0x0                   	// #0
  448670:	ldp	x29, x30, [sp, #16]
  448674:	add	sp, sp, #0x80
  448678:	ret
  44867c:	sub	sp, sp, #0x10
  448680:	str	w0, [sp, #12]
  448684:	ldr	w0, [sp, #12]
  448688:	cmp	w0, #0x0
  44868c:	b.lt	44869c <config_parse@plt+0x3d4ec>  // b.tstop
  448690:	ldr	w0, [sp, #12]
  448694:	cmp	w0, #0x5
  448698:	b.le	4486a4 <config_parse@plt+0x3d4f4>
  44869c:	mov	x0, #0x0                   	// #0
  4486a0:	b	4486b4 <config_parse@plt+0x3d504>
  4486a4:	adrp	x0, 46f000 <config_parse@plt+0x63e50>
  4486a8:	add	x0, x0, #0xe08
  4486ac:	ldrsw	x1, [sp, #12]
  4486b0:	ldr	x0, [x0, x1, lsl #3]
  4486b4:	add	sp, sp, #0x10
  4486b8:	ret
  4486bc:	stp	x29, x30, [sp, #-48]!
  4486c0:	mov	x29, sp
  4486c4:	str	x0, [sp, #24]
  4486c8:	ldr	x0, [sp, #24]
  4486cc:	cmp	x0, #0x0
  4486d0:	b.ne	4486dc <config_parse@plt+0x3d52c>  // b.any
  4486d4:	mov	w0, #0xffffffff            	// #-1
  4486d8:	b	448724 <config_parse@plt+0x3d574>
  4486dc:	ldr	x0, [sp, #24]
  4486e0:	bl	409880 <parse_boolean@plt>
  4486e4:	str	w0, [sp, #44]
  4486e8:	ldr	w0, [sp, #44]
  4486ec:	cmp	w0, #0x0
  4486f0:	b.ne	4486fc <config_parse@plt+0x3d54c>  // b.any
  4486f4:	mov	w0, #0x0                   	// #0
  4486f8:	b	448724 <config_parse@plt+0x3d574>
  4486fc:	ldr	w0, [sp, #44]
  448700:	cmp	w0, #0x0
  448704:	b.le	448710 <config_parse@plt+0x3d560>
  448708:	mov	w0, #0x5                   	// #5
  44870c:	b	448724 <config_parse@plt+0x3d574>
  448710:	ldr	x2, [sp, #24]
  448714:	mov	x1, #0x6                   	// #6
  448718:	adrp	x0, 46f000 <config_parse@plt+0x63e50>
  44871c:	add	x0, x0, #0xe08
  448720:	bl	40a9c0 <string_table_lookup@plt>
  448724:	ldp	x29, x30, [sp], #48
  448728:	ret
  44872c:	stp	x29, x30, [sp, #-32]!
  448730:	mov	x29, sp
  448734:	str	x0, [sp, #24]
  448738:	ldr	x0, [sp, #24]
  44873c:	bl	40ad70 <free@plt>
  448740:	mov	x0, #0x0                   	// #0
  448744:	ldp	x29, x30, [sp], #32
  448748:	ret
  44874c:	stp	x29, x30, [sp, #-32]!
  448750:	mov	x29, sp
  448754:	str	x0, [sp, #24]
  448758:	ldr	x0, [sp, #24]
  44875c:	ldr	x0, [x0]
  448760:	bl	40ad70 <free@plt>
  448764:	nop
  448768:	ldp	x29, x30, [sp], #32
  44876c:	ret
  448770:	stp	x29, x30, [sp, #-32]!
  448774:	mov	x29, sp
  448778:	str	x0, [sp, #24]
  44877c:	ldr	x0, [sp, #24]
  448780:	ldr	w0, [x0]
  448784:	bl	409c90 <safe_close@plt>
  448788:	nop
  44878c:	ldp	x29, x30, [sp], #32
  448790:	ret
  448794:	stp	x29, x30, [sp, #-32]!
  448798:	mov	x29, sp
  44879c:	str	x0, [sp, #24]
  4487a0:	ldr	x0, [sp, #24]
  4487a4:	ldr	x0, [x0]
  4487a8:	bl	409510 <safe_fclose@plt>
  4487ac:	nop
  4487b0:	ldp	x29, x30, [sp], #32
  4487b4:	ret
  4487b8:	stp	x29, x30, [sp, #-48]!
  4487bc:	mov	x29, sp
  4487c0:	str	x0, [sp, #40]
  4487c4:	str	x1, [sp, #32]
  4487c8:	str	x2, [sp, #24]
  4487cc:	ldr	x3, [sp, #24]
  4487d0:	mov	w2, #0x0                   	// #0
  4487d4:	ldr	x1, [sp, #32]
  4487d8:	ldr	x0, [sp, #40]
  4487dc:	bl	409550 <read_line_full@plt>
  4487e0:	ldp	x29, x30, [sp], #48
  4487e4:	ret
  4487e8:	stp	x29, x30, [sp, #-48]!
  4487ec:	mov	x29, sp
  4487f0:	str	x0, [sp, #40]
  4487f4:	str	w1, [sp, #36]
  4487f8:	str	x2, [sp, #24]
  4487fc:	ldr	x4, [sp, #24]
  448800:	ldr	w3, [sp, #36]
  448804:	mov	x2, #0x0                   	// #0
  448808:	mov	x1, #0x0                   	// #0
  44880c:	ldr	x0, [sp, #40]
  448810:	bl	40abb0 <safe_fork_full@plt>
  448814:	ldp	x29, x30, [sp], #48
  448818:	ret
  44881c:	stp	x29, x30, [sp, #-32]!
  448820:	mov	x29, sp
  448824:	str	w0, [sp, #28]
  448828:	ldr	w0, [sp, #28]
  44882c:	bl	40a090 <uid_is_valid@plt>
  448830:	and	w0, w0, #0xff
  448834:	ldp	x29, x30, [sp], #32
  448838:	ret
  44883c:	stp	x29, x30, [sp, #-32]!
  448840:	mov	x29, sp
  448844:	str	x0, [sp, #24]
  448848:	str	x1, [sp, #16]
  44884c:	ldr	x1, [sp, #16]
  448850:	ldr	x0, [sp, #24]
  448854:	bl	40a9a0 <parse_uid@plt>
  448858:	ldp	x29, x30, [sp], #32
  44885c:	ret
  448860:	stp	x29, x30, [sp, #-96]!
  448864:	mov	x29, sp
  448868:	str	x0, [sp, #40]
  44886c:	str	x1, [sp, #32]
  448870:	str	x2, [sp, #24]
  448874:	adrp	x0, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  448878:	ldr	x0, [x0, #4048]
  44887c:	ldr	x1, [x0]
  448880:	str	x1, [sp, #88]
  448884:	mov	x1, #0x0                   	// #0
  448888:	ldr	x0, [sp, #40]
  44888c:	cmp	x0, #0x0
  448890:	cset	w0, eq  // eq = none
  448894:	and	w0, w0, #0xff
  448898:	and	x0, x0, #0xff
  44889c:	cmp	x0, #0x0
  4488a0:	b.eq	4488cc <config_parse@plt+0x3d71c>  // b.none
  4488a4:	adrp	x0, 458000 <config_parse@plt+0x4ce50>
  4488a8:	add	x1, x0, #0x4fb
  4488ac:	adrp	x0, 458000 <config_parse@plt+0x4ce50>
  4488b0:	add	x4, x0, #0x888
  4488b4:	mov	w3, #0x1a                  	// #26
  4488b8:	mov	x2, x1
  4488bc:	adrp	x0, 458000 <config_parse@plt+0x4ce50>
  4488c0:	add	x1, x0, #0x518
  4488c4:	mov	w0, #0x0                   	// #0
  4488c8:	bl	409d50 <log_assert_failed_realm@plt>
  4488cc:	ldr	x0, [sp, #32]
  4488d0:	cmp	x0, #0x0
  4488d4:	cset	w0, eq  // eq = none
  4488d8:	and	w0, w0, #0xff
  4488dc:	and	x0, x0, #0xff
  4488e0:	cmp	x0, #0x0
  4488e4:	b.eq	448910 <config_parse@plt+0x3d760>  // b.none
  4488e8:	adrp	x0, 458000 <config_parse@plt+0x4ce50>
  4488ec:	add	x1, x0, #0x4fb
  4488f0:	adrp	x0, 458000 <config_parse@plt+0x4ce50>
  4488f4:	add	x4, x0, #0x888
  4488f8:	mov	w3, #0x1b                  	// #27
  4488fc:	mov	x2, x1
  448900:	adrp	x0, 458000 <config_parse@plt+0x4ce50>
  448904:	add	x1, x0, #0x528
  448908:	mov	w0, #0x0                   	// #0
  44890c:	bl	409d50 <log_assert_failed_realm@plt>
  448910:	ldr	x0, [sp, #24]
  448914:	cmp	x0, #0x0
  448918:	cset	w0, eq  // eq = none
  44891c:	and	w0, w0, #0xff
  448920:	and	x0, x0, #0xff
  448924:	cmp	x0, #0x0
  448928:	b.eq	448954 <config_parse@plt+0x3d7a4>  // b.none
  44892c:	adrp	x0, 458000 <config_parse@plt+0x4ce50>
  448930:	add	x1, x0, #0x4fb
  448934:	adrp	x0, 458000 <config_parse@plt+0x4ce50>
  448938:	add	x4, x0, #0x888
  44893c:	mov	w3, #0x1c                  	// #28
  448940:	mov	x2, x1
  448944:	adrp	x0, 458000 <config_parse@plt+0x4ce50>
  448948:	add	x1, x0, #0x530
  44894c:	mov	w0, #0x0                   	// #0
  448950:	bl	409d50 <log_assert_failed_realm@plt>
  448954:	add	x0, sp, #0x50
  448958:	mov	w1, #0x80000               	// #524288
  44895c:	bl	40a7f0 <pipe2@plt>
  448960:	cmp	w0, #0x0
  448964:	b.ge	4489f4 <config_parse@plt+0x3d844>  // b.tcont
  448968:	mov	w0, #0x3                   	// #3
  44896c:	str	w0, [sp, #60]
  448970:	bl	40a220 <__errno_location@plt>
  448974:	ldr	w0, [x0]
  448978:	str	w0, [sp, #64]
  44897c:	str	wzr, [sp, #68]
  448980:	ldr	w0, [sp, #68]
  448984:	bl	40b180 <log_get_max_level_realm@plt>
  448988:	mov	w1, w0
  44898c:	ldr	w0, [sp, #60]
  448990:	and	w0, w0, #0x7
  448994:	cmp	w1, w0
  448998:	b.lt	4489dc <config_parse@plt+0x3d82c>  // b.tstop
  44899c:	ldr	w0, [sp, #68]
  4489a0:	lsl	w1, w0, #10
  4489a4:	ldr	w0, [sp, #60]
  4489a8:	orr	w6, w1, w0
  4489ac:	adrp	x0, 458000 <config_parse@plt+0x4ce50>
  4489b0:	add	x1, x0, #0x4fb
  4489b4:	adrp	x0, 458000 <config_parse@plt+0x4ce50>
  4489b8:	add	x5, x0, #0x538
  4489bc:	adrp	x0, 458000 <config_parse@plt+0x4ce50>
  4489c0:	add	x4, x0, #0x898
  4489c4:	mov	w3, #0x1f                  	// #31
  4489c8:	mov	x2, x1
  4489cc:	ldr	w1, [sp, #64]
  4489d0:	mov	w0, w6
  4489d4:	bl	40a790 <log_internal_realm@plt>
  4489d8:	b	448aec <config_parse@plt+0x3d93c>
  4489dc:	ldr	w0, [sp, #64]
  4489e0:	cmp	w0, #0x0
  4489e4:	cneg	w0, w0, lt  // lt = tstop
  4489e8:	and	w0, w0, #0xff
  4489ec:	neg	w0, w0
  4489f0:	b	448aec <config_parse@plt+0x3d93c>
  4489f4:	add	x0, sp, #0x34
  4489f8:	mov	x2, x0
  4489fc:	mov	w1, #0x25                  	// #37
  448a00:	adrp	x0, 458000 <config_parse@plt+0x4ce50>
  448a04:	add	x0, x0, #0x558
  448a08:	bl	4487e8 <config_parse@plt+0x3d638>
  448a0c:	str	w0, [sp, #56]
  448a10:	ldr	w0, [sp, #56]
  448a14:	cmp	w0, #0x0
  448a18:	b.ge	448a2c <config_parse@plt+0x3d87c>  // b.tcont
  448a1c:	add	x0, sp, #0x50
  448a20:	bl	409cc0 <safe_close_pair@plt>
  448a24:	ldr	w0, [sp, #56]
  448a28:	b	448aec <config_parse@plt+0x3d93c>
  448a2c:	ldr	w0, [sp, #56]
  448a30:	cmp	w0, #0x0
  448a34:	b.ne	448ad0 <config_parse@plt+0x3d920>  // b.any
  448a38:	str	xzr, [sp, #72]
  448a3c:	ldr	w0, [sp, #80]
  448a40:	bl	409c90 <safe_close@plt>
  448a44:	ldr	w0, [sp, #84]
  448a48:	mov	w2, #0xffffffff            	// #-1
  448a4c:	mov	w1, w0
  448a50:	mov	w0, #0xffffffff            	// #-1
  448a54:	bl	409560 <rearrange_stdio@plt>
  448a58:	cmp	w0, #0x0
  448a5c:	b.ge	448a68 <config_parse@plt+0x3d8b8>  // b.tcont
  448a60:	mov	w0, #0x1                   	// #1
  448a64:	bl	409e40 <_exit@plt>
  448a68:	mov	x1, #0x0                   	// #0
  448a6c:	mov	x0, #0x0                   	// #0
  448a70:	bl	40ae10 <close_all_fds@plt>
  448a74:	bl	40a750 <rlimit_nofile_safe@plt>
  448a78:	add	x0, sp, #0x48
  448a7c:	mov	x5, x0
  448a80:	mov	x4, #0x0                   	// #0
  448a84:	ldr	x3, [sp, #32]
  448a88:	ldr	x2, [sp, #40]
  448a8c:	adrp	x0, 458000 <config_parse@plt+0x4ce50>
  448a90:	add	x1, x0, #0x568
  448a94:	adrp	x0, 458000 <config_parse@plt+0x4ce50>
  448a98:	add	x0, x0, #0x570
  448a9c:	bl	40a160 <execle@plt>
  448aa0:	add	x0, sp, #0x48
  448aa4:	mov	x5, x0
  448aa8:	mov	x4, #0x0                   	// #0
  448aac:	ldr	x3, [sp, #32]
  448ab0:	ldr	x2, [sp, #40]
  448ab4:	adrp	x0, 458000 <config_parse@plt+0x4ce50>
  448ab8:	add	x1, x0, #0x568
  448abc:	adrp	x0, 458000 <config_parse@plt+0x4ce50>
  448ac0:	add	x0, x0, #0x580
  448ac4:	bl	40a160 <execle@plt>
  448ac8:	mov	w0, #0x1                   	// #1
  448acc:	bl	409e40 <_exit@plt>
  448ad0:	ldr	w0, [sp, #84]
  448ad4:	bl	409c90 <safe_close@plt>
  448ad8:	str	w0, [sp, #84]
  448adc:	ldr	w1, [sp, #52]
  448ae0:	ldr	x0, [sp, #24]
  448ae4:	str	w1, [x0]
  448ae8:	ldr	w0, [sp, #80]
  448aec:	mov	w1, w0
  448af0:	adrp	x0, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  448af4:	ldr	x0, [x0, #4048]
  448af8:	ldr	x2, [sp, #88]
  448afc:	ldr	x0, [x0]
  448b00:	eor	x0, x2, x0
  448b04:	cmp	x0, #0x0
  448b08:	b.eq	448b10 <config_parse@plt+0x3d960>  // b.none
  448b0c:	bl	40a440 <__stack_chk_fail@plt>
  448b10:	mov	w0, w1
  448b14:	ldp	x29, x30, [sp], #96
  448b18:	ret
  448b1c:	stp	x29, x30, [sp, #-96]!
  448b20:	mov	x29, sp
  448b24:	str	w0, [sp, #44]
  448b28:	str	w1, [sp, #40]
  448b2c:	str	x2, [sp, #32]
  448b30:	str	x3, [sp, #24]
  448b34:	ldr	w0, [sp, #44]
  448b38:	bl	40a090 <uid_is_valid@plt>
  448b3c:	and	w0, w0, #0xff
  448b40:	eor	w0, w0, #0x1
  448b44:	and	w0, w0, #0xff
  448b48:	cmp	w0, #0x0
  448b4c:	b.eq	448b54 <config_parse@plt+0x3d9a4>  // b.none
  448b50:	str	wzr, [sp, #44]
  448b54:	ldr	w0, [sp, #40]
  448b58:	bl	44881c <config_parse@plt+0x3d66c>
  448b5c:	and	w0, w0, #0xff
  448b60:	eor	w0, w0, #0x1
  448b64:	and	w0, w0, #0xff
  448b68:	cmp	w0, #0x0
  448b6c:	b.eq	448b74 <config_parse@plt+0x3d9c4>  // b.none
  448b70:	str	wzr, [sp, #40]
  448b74:	ldr	w2, [sp, #40]
  448b78:	ldr	w1, [sp, #44]
  448b7c:	mov	w0, #0x0                   	// #0
  448b80:	bl	40ad30 <fchown@plt>
  448b84:	ldr	w2, [sp, #40]
  448b88:	ldr	w1, [sp, #44]
  448b8c:	mov	w0, #0x1                   	// #1
  448b90:	bl	40ad30 <fchown@plt>
  448b94:	ldr	w2, [sp, #40]
  448b98:	ldr	w1, [sp, #44]
  448b9c:	mov	w0, #0x2                   	// #2
  448ba0:	bl	40ad30 <fchown@plt>
  448ba4:	ldr	x1, [sp, #32]
  448ba8:	ldr	x0, [sp, #24]
  448bac:	bl	40a570 <setgroups@plt>
  448bb0:	cmp	w0, #0x0
  448bb4:	b.ge	448c44 <config_parse@plt+0x3da94>  // b.tcont
  448bb8:	mov	w0, #0x3                   	// #3
  448bbc:	str	w0, [sp, #84]
  448bc0:	bl	40a220 <__errno_location@plt>
  448bc4:	ldr	w0, [x0]
  448bc8:	str	w0, [sp, #88]
  448bcc:	str	wzr, [sp, #92]
  448bd0:	ldr	w0, [sp, #92]
  448bd4:	bl	40b180 <log_get_max_level_realm@plt>
  448bd8:	mov	w1, w0
  448bdc:	ldr	w0, [sp, #84]
  448be0:	and	w0, w0, #0x7
  448be4:	cmp	w1, w0
  448be8:	b.lt	448c2c <config_parse@plt+0x3da7c>  // b.tstop
  448bec:	ldr	w0, [sp, #92]
  448bf0:	lsl	w1, w0, #10
  448bf4:	ldr	w0, [sp, #84]
  448bf8:	orr	w6, w1, w0
  448bfc:	adrp	x0, 458000 <config_parse@plt+0x4ce50>
  448c00:	add	x1, x0, #0x4fb
  448c04:	adrp	x0, 458000 <config_parse@plt+0x4ce50>
  448c08:	add	x5, x0, #0x590
  448c0c:	adrp	x0, 458000 <config_parse@plt+0x4ce50>
  448c10:	add	x4, x0, #0x8a8
  448c14:	mov	w3, #0x4e                  	// #78
  448c18:	mov	x2, x1
  448c1c:	ldr	w1, [sp, #88]
  448c20:	mov	w0, w6
  448c24:	bl	40a790 <log_internal_realm@plt>
  448c28:	b	448d90 <config_parse@plt+0x3dbe0>
  448c2c:	ldr	w0, [sp, #88]
  448c30:	cmp	w0, #0x0
  448c34:	cneg	w0, w0, lt  // lt = tstop
  448c38:	and	w0, w0, #0xff
  448c3c:	neg	w0, w0
  448c40:	b	448d90 <config_parse@plt+0x3dbe0>
  448c44:	ldr	w2, [sp, #40]
  448c48:	ldr	w1, [sp, #40]
  448c4c:	ldr	w0, [sp, #40]
  448c50:	bl	40a150 <setresgid@plt>
  448c54:	cmp	w0, #0x0
  448c58:	b.ge	448ce8 <config_parse@plt+0x3db38>  // b.tcont
  448c5c:	mov	w0, #0x3                   	// #3
  448c60:	str	w0, [sp, #72]
  448c64:	bl	40a220 <__errno_location@plt>
  448c68:	ldr	w0, [x0]
  448c6c:	str	w0, [sp, #76]
  448c70:	str	wzr, [sp, #80]
  448c74:	ldr	w0, [sp, #80]
  448c78:	bl	40b180 <log_get_max_level_realm@plt>
  448c7c:	mov	w1, w0
  448c80:	ldr	w0, [sp, #72]
  448c84:	and	w0, w0, #0x7
  448c88:	cmp	w1, w0
  448c8c:	b.lt	448cd0 <config_parse@plt+0x3db20>  // b.tstop
  448c90:	ldr	w0, [sp, #80]
  448c94:	lsl	w1, w0, #10
  448c98:	ldr	w0, [sp, #72]
  448c9c:	orr	w6, w1, w0
  448ca0:	adrp	x0, 458000 <config_parse@plt+0x4ce50>
  448ca4:	add	x1, x0, #0x4fb
  448ca8:	adrp	x0, 458000 <config_parse@plt+0x4ce50>
  448cac:	add	x5, x0, #0x5b8
  448cb0:	adrp	x0, 458000 <config_parse@plt+0x4ce50>
  448cb4:	add	x4, x0, #0x8a8
  448cb8:	mov	w3, #0x51                  	// #81
  448cbc:	mov	x2, x1
  448cc0:	ldr	w1, [sp, #76]
  448cc4:	mov	w0, w6
  448cc8:	bl	40a790 <log_internal_realm@plt>
  448ccc:	b	448d90 <config_parse@plt+0x3dbe0>
  448cd0:	ldr	w0, [sp, #76]
  448cd4:	cmp	w0, #0x0
  448cd8:	cneg	w0, w0, lt  // lt = tstop
  448cdc:	and	w0, w0, #0xff
  448ce0:	neg	w0, w0
  448ce4:	b	448d90 <config_parse@plt+0x3dbe0>
  448ce8:	ldr	w2, [sp, #44]
  448cec:	ldr	w1, [sp, #44]
  448cf0:	ldr	w0, [sp, #44]
  448cf4:	bl	409940 <setresuid@plt>
  448cf8:	cmp	w0, #0x0
  448cfc:	b.ge	448d8c <config_parse@plt+0x3dbdc>  // b.tcont
  448d00:	mov	w0, #0x3                   	// #3
  448d04:	str	w0, [sp, #60]
  448d08:	bl	40a220 <__errno_location@plt>
  448d0c:	ldr	w0, [x0]
  448d10:	str	w0, [sp, #64]
  448d14:	str	wzr, [sp, #68]
  448d18:	ldr	w0, [sp, #68]
  448d1c:	bl	40b180 <log_get_max_level_realm@plt>
  448d20:	mov	w1, w0
  448d24:	ldr	w0, [sp, #60]
  448d28:	and	w0, w0, #0x7
  448d2c:	cmp	w1, w0
  448d30:	b.lt	448d74 <config_parse@plt+0x3dbc4>  // b.tstop
  448d34:	ldr	w0, [sp, #68]
  448d38:	lsl	w1, w0, #10
  448d3c:	ldr	w0, [sp, #60]
  448d40:	orr	w6, w1, w0
  448d44:	adrp	x0, 458000 <config_parse@plt+0x4ce50>
  448d48:	add	x1, x0, #0x4fb
  448d4c:	adrp	x0, 458000 <config_parse@plt+0x4ce50>
  448d50:	add	x5, x0, #0x5d0
  448d54:	adrp	x0, 458000 <config_parse@plt+0x4ce50>
  448d58:	add	x4, x0, #0x8a8
  448d5c:	mov	w3, #0x54                  	// #84
  448d60:	mov	x2, x1
  448d64:	ldr	w1, [sp, #64]
  448d68:	mov	w0, w6
  448d6c:	bl	40a790 <log_internal_realm@plt>
  448d70:	b	448d90 <config_parse@plt+0x3dbe0>
  448d74:	ldr	w0, [sp, #64]
  448d78:	cmp	w0, #0x0
  448d7c:	cneg	w0, w0, lt  // lt = tstop
  448d80:	and	w0, w0, #0xff
  448d84:	neg	w0, w0
  448d88:	b	448d90 <config_parse@plt+0x3dbe0>
  448d8c:	mov	w0, #0x0                   	// #0
  448d90:	ldp	x29, x30, [sp], #96
  448d94:	ret
  448d98:	stp	x29, x30, [sp, #-496]!
  448d9c:	mov	x29, sp
  448da0:	stp	x19, x20, [sp, #16]
  448da4:	stp	x21, x22, [sp, #32]
  448da8:	stp	x23, x24, [sp, #48]
  448dac:	stp	x25, x26, [sp, #64]
  448db0:	stp	x27, x28, [sp, #80]
  448db4:	str	x0, [x29, #104]
  448db8:	str	x1, [x29, #96]
  448dbc:	adrp	x0, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  448dc0:	ldr	x0, [x0, #4048]
  448dc4:	ldr	x1, [x0]
  448dc8:	str	x1, [x29, #488]
  448dcc:	mov	x1, #0x0                   	// #0
  448dd0:	str	xzr, [x29, #352]
  448dd4:	str	xzr, [x29, #360]
  448dd8:	str	xzr, [x29, #368]
  448ddc:	str	xzr, [x29, #376]
  448de0:	mov	w0, #0xffffffff            	// #-1
  448de4:	str	w0, [x29, #128]
  448de8:	str	wzr, [x29, #144]
  448dec:	str	xzr, [x29, #384]
  448df0:	ldr	x0, [x29, #96]
  448df4:	cmp	x0, #0x0
  448df8:	cset	w0, eq  // eq = none
  448dfc:	and	w0, w0, #0xff
  448e00:	and	x0, x0, #0xff
  448e04:	cmp	x0, #0x0
  448e08:	b.eq	448e34 <config_parse@plt+0x3dc84>  // b.none
  448e0c:	adrp	x0, 458000 <config_parse@plt+0x4ce50>
  448e10:	add	x1, x0, #0x4fb
  448e14:	adrp	x0, 458000 <config_parse@plt+0x4ce50>
  448e18:	add	x4, x0, #0x8c0
  448e1c:	mov	w3, #0x67                  	// #103
  448e20:	mov	x2, x1
  448e24:	adrp	x0, 458000 <config_parse@plt+0x4ce50>
  448e28:	add	x1, x0, #0x5e8
  448e2c:	mov	w0, #0x0                   	// #0
  448e30:	bl	409d50 <log_assert_failed_realm@plt>
  448e34:	ldr	x0, [x29, #104]
  448e38:	cmp	x0, #0x0
  448e3c:	b.eq	448e74 <config_parse@plt+0x3dcc4>  // b.none
  448e40:	adrp	x0, 472000 <__stack_chk_guard@@GLIBC_2.17+0x21c8>
  448e44:	add	x0, x0, #0x1e8
  448e48:	add	x2, x29, #0x1d0
  448e4c:	mov	x3, x0
  448e50:	ldp	x0, x1, [x3]
  448e54:	stp	x0, x1, [x2]
  448e58:	ldr	x0, [x3, #16]
  448e5c:	str	x0, [x2, #16]
  448e60:	add	x0, x29, #0x1d0
  448e64:	ldr	x1, [x29, #104]
  448e68:	bl	40a6b0 <strv_find@plt>
  448e6c:	cmp	x0, #0x0
  448e70:	b.eq	448f24 <config_parse@plt+0x3dd74>  // b.none
  448e74:	bl	40aee0 <reset_uid_gid@plt>
  448e78:	str	w0, [x29, #148]
  448e7c:	ldr	w0, [x29, #148]
  448e80:	cmp	w0, #0x0
  448e84:	b.ge	448f14 <config_parse@plt+0x3dd64>  // b.tcont
  448e88:	mov	w0, #0x3                   	// #3
  448e8c:	str	w0, [x29, #332]
  448e90:	ldr	w0, [x29, #148]
  448e94:	str	w0, [x29, #336]
  448e98:	str	wzr, [x29, #340]
  448e9c:	ldr	w0, [x29, #340]
  448ea0:	bl	40b180 <log_get_max_level_realm@plt>
  448ea4:	mov	w1, w0
  448ea8:	ldr	w0, [x29, #332]
  448eac:	and	w0, w0, #0x7
  448eb0:	cmp	w1, w0
  448eb4:	b.lt	448efc <config_parse@plt+0x3dd4c>  // b.tstop
  448eb8:	ldr	w0, [x29, #340]
  448ebc:	lsl	w1, w0, #10
  448ec0:	ldr	w0, [x29, #332]
  448ec4:	orr	w6, w1, w0
  448ec8:	adrp	x0, 458000 <config_parse@plt+0x4ce50>
  448ecc:	add	x1, x0, #0x4fb
  448ed0:	adrp	x0, 458000 <config_parse@plt+0x4ce50>
  448ed4:	add	x5, x0, #0x5f0
  448ed8:	adrp	x0, 458000 <config_parse@plt+0x4ce50>
  448edc:	add	x4, x0, #0x8d0
  448ee0:	mov	w3, #0x6e                  	// #110
  448ee4:	mov	x2, x1
  448ee8:	ldr	w1, [x29, #336]
  448eec:	mov	w0, w6
  448ef0:	bl	40a790 <log_internal_realm@plt>
  448ef4:	mov	w19, w0
  448ef8:	b	449d30 <config_parse@plt+0x3eb80>
  448efc:	ldr	w0, [x29, #336]
  448f00:	cmp	w0, #0x0
  448f04:	cneg	w0, w0, lt  // lt = tstop
  448f08:	and	w0, w0, #0xff
  448f0c:	neg	w19, w0
  448f10:	b	449d30 <config_parse@plt+0x3eb80>
  448f14:	ldr	x0, [x29, #96]
  448f18:	str	xzr, [x0]
  448f1c:	mov	w19, #0x0                   	// #0
  448f20:	b	449d30 <config_parse@plt+0x3eb80>
  448f24:	add	x0, x29, #0x8c
  448f28:	mov	x2, x0
  448f2c:	ldr	x1, [x29, #104]
  448f30:	adrp	x0, 458000 <config_parse@plt+0x4ce50>
  448f34:	add	x0, x0, #0x610
  448f38:	bl	448860 <config_parse@plt+0x3d6b0>
  448f3c:	str	w0, [x29, #128]
  448f40:	ldr	w0, [x29, #128]
  448f44:	cmp	w0, #0x0
  448f48:	b.ge	448f54 <config_parse@plt+0x3dda4>  // b.tcont
  448f4c:	ldr	w19, [x29, #128]
  448f50:	b	449d30 <config_parse@plt+0x3eb80>
  448f54:	ldr	w2, [x29, #128]
  448f58:	adrp	x0, 458000 <config_parse@plt+0x4ce50>
  448f5c:	add	x1, x0, #0x618
  448f60:	mov	w0, w2
  448f64:	bl	4097e0 <fdopen@plt>
  448f68:	str	x0, [x29, #376]
  448f6c:	ldr	x0, [x29, #376]
  448f70:	cmp	x0, #0x0
  448f74:	b.ne	448f9c <config_parse@plt+0x3ddec>  // b.any
  448f78:	adrp	x0, 458000 <config_parse@plt+0x4ce50>
  448f7c:	add	x1, x0, #0x4fb
  448f80:	adrp	x0, 458000 <config_parse@plt+0x4ce50>
  448f84:	add	x3, x0, #0x8d0
  448f88:	mov	w2, #0x7b                  	// #123
  448f8c:	mov	w0, #0x0                   	// #0
  448f90:	bl	40b0b0 <log_oom_internal@plt>
  448f94:	mov	w19, w0
  448f98:	b	449d30 <config_parse@plt+0x3eb80>
  448f9c:	mov	w0, #0xffffffff            	// #-1
  448fa0:	str	w0, [x29, #128]
  448fa4:	ldr	x0, [x29, #376]
  448fa8:	add	x1, x29, #0x170
  448fac:	mov	x2, x1
  448fb0:	mov	x1, #0x100000              	// #1048576
  448fb4:	bl	4487b8 <config_parse@plt+0x3d608>
  448fb8:	str	w0, [x29, #148]
  448fbc:	ldr	w0, [x29, #148]
  448fc0:	cmp	w0, #0x0
  448fc4:	b.ne	44905c <config_parse@plt+0x3deac>  // b.any
  448fc8:	mov	w0, #0x3                   	// #3
  448fcc:	str	w0, [x29, #320]
  448fd0:	mov	w0, #0x3                   	// #3
  448fd4:	movk	w0, #0x4000, lsl #16
  448fd8:	str	w0, [x29, #324]
  448fdc:	str	wzr, [x29, #328]
  448fe0:	ldr	w0, [x29, #328]
  448fe4:	bl	40b180 <log_get_max_level_realm@plt>
  448fe8:	mov	w1, w0
  448fec:	ldr	w0, [x29, #320]
  448ff0:	and	w0, w0, #0x7
  448ff4:	cmp	w1, w0
  448ff8:	b.lt	449044 <config_parse@plt+0x3de94>  // b.tstop
  448ffc:	ldr	w0, [x29, #328]
  449000:	lsl	w1, w0, #10
  449004:	ldr	w0, [x29, #320]
  449008:	orr	w7, w1, w0
  44900c:	adrp	x0, 458000 <config_parse@plt+0x4ce50>
  449010:	add	x1, x0, #0x4fb
  449014:	ldr	x6, [x29, #104]
  449018:	adrp	x0, 458000 <config_parse@plt+0x4ce50>
  44901c:	add	x5, x0, #0x620
  449020:	adrp	x0, 458000 <config_parse@plt+0x4ce50>
  449024:	add	x4, x0, #0x8d0
  449028:	mov	w3, #0x80                  	// #128
  44902c:	mov	x2, x1
  449030:	ldr	w1, [x29, #324]
  449034:	mov	w0, w7
  449038:	bl	40a790 <log_internal_realm@plt>
  44903c:	mov	w19, w0
  449040:	b	449d30 <config_parse@plt+0x3eb80>
  449044:	ldr	w0, [x29, #324]
  449048:	cmp	w0, #0x0
  44904c:	cneg	w0, w0, lt  // lt = tstop
  449050:	and	w0, w0, #0xff
  449054:	neg	w19, w0
  449058:	b	449d30 <config_parse@plt+0x3eb80>
  44905c:	ldr	w0, [x29, #148]
  449060:	cmp	w0, #0x0
  449064:	b.ge	4490f4 <config_parse@plt+0x3df44>  // b.tcont
  449068:	mov	w0, #0x3                   	// #3
  44906c:	str	w0, [x29, #308]
  449070:	ldr	w0, [x29, #148]
  449074:	str	w0, [x29, #312]
  449078:	str	wzr, [x29, #316]
  44907c:	ldr	w0, [x29, #316]
  449080:	bl	40b180 <log_get_max_level_realm@plt>
  449084:	mov	w1, w0
  449088:	ldr	w0, [x29, #308]
  44908c:	and	w0, w0, #0x7
  449090:	cmp	w1, w0
  449094:	b.lt	4490dc <config_parse@plt+0x3df2c>  // b.tstop
  449098:	ldr	w0, [x29, #316]
  44909c:	lsl	w1, w0, #10
  4490a0:	ldr	w0, [x29, #308]
  4490a4:	orr	w6, w1, w0
  4490a8:	adrp	x0, 458000 <config_parse@plt+0x4ce50>
  4490ac:	add	x1, x0, #0x4fb
  4490b0:	adrp	x0, 458000 <config_parse@plt+0x4ce50>
  4490b4:	add	x5, x0, #0x640
  4490b8:	adrp	x0, 458000 <config_parse@plt+0x4ce50>
  4490bc:	add	x4, x0, #0x8d0
  4490c0:	mov	w3, #0x83                  	// #131
  4490c4:	mov	x2, x1
  4490c8:	ldr	w1, [x29, #312]
  4490cc:	mov	w0, w6
  4490d0:	bl	40a790 <log_internal_realm@plt>
  4490d4:	mov	w19, w0
  4490d8:	b	449d30 <config_parse@plt+0x3eb80>
  4490dc:	ldr	w0, [x29, #312]
  4490e0:	cmp	w0, #0x0
  4490e4:	cneg	w0, w0, lt  // lt = tstop
  4490e8:	and	w0, w0, #0xff
  4490ec:	neg	w19, w0
  4490f0:	b	449d30 <config_parse@plt+0x3eb80>
  4490f4:	ldr	w0, [x29, #140]
  4490f8:	mov	w2, #0x3                   	// #3
  4490fc:	mov	w1, w0
  449100:	adrp	x0, 458000 <config_parse@plt+0x4ce50>
  449104:	add	x0, x0, #0x660
  449108:	bl	40a2c0 <wait_for_terminate_and_check@plt>
  44910c:	ldr	x0, [x29, #368]
  449110:	mov	w1, #0x3a                  	// #58
  449114:	bl	40abe0 <strchr@plt>
  449118:	str	x0, [x29, #408]
  44911c:	ldr	x0, [x29, #408]
  449120:	cmp	x0, #0x0
  449124:	b.ne	4491b8 <config_parse@plt+0x3e008>  // b.any
  449128:	mov	w0, #0x3                   	// #3
  44912c:	str	w0, [x29, #296]
  449130:	mov	w0, #0x5                   	// #5
  449134:	movk	w0, #0x4000, lsl #16
  449138:	str	w0, [x29, #300]
  44913c:	str	wzr, [x29, #304]
  449140:	ldr	w0, [x29, #304]
  449144:	bl	40b180 <log_get_max_level_realm@plt>
  449148:	mov	w1, w0
  44914c:	ldr	w0, [x29, #296]
  449150:	and	w0, w0, #0x7
  449154:	cmp	w1, w0
  449158:	b.lt	4491a0 <config_parse@plt+0x3dff0>  // b.tstop
  44915c:	ldr	w0, [x29, #304]
  449160:	lsl	w1, w0, #10
  449164:	ldr	w0, [x29, #296]
  449168:	orr	w6, w1, w0
  44916c:	adrp	x0, 458000 <config_parse@plt+0x4ce50>
  449170:	add	x1, x0, #0x4fb
  449174:	adrp	x0, 458000 <config_parse@plt+0x4ce50>
  449178:	add	x5, x0, #0x670
  44917c:	adrp	x0, 458000 <config_parse@plt+0x4ce50>
  449180:	add	x4, x0, #0x8d0
  449184:	mov	w3, #0x89                  	// #137
  449188:	mov	x2, x1
  44918c:	ldr	w1, [x29, #300]
  449190:	mov	w0, w6
  449194:	bl	40a790 <log_internal_realm@plt>
  449198:	mov	w19, w0
  44919c:	b	449d30 <config_parse@plt+0x3eb80>
  4491a0:	ldr	w0, [x29, #300]
  4491a4:	cmp	w0, #0x0
  4491a8:	cneg	w0, w0, lt  // lt = tstop
  4491ac:	and	w0, w0, #0xff
  4491b0:	neg	w19, w0
  4491b4:	b	449d30 <config_parse@plt+0x3eb80>
  4491b8:	ldr	x0, [x29, #408]
  4491bc:	add	x0, x0, #0x1
  4491c0:	mov	w1, #0x3a                  	// #58
  4491c4:	bl	40abe0 <strchr@plt>
  4491c8:	str	x0, [x29, #416]
  4491cc:	ldr	x0, [x29, #416]
  4491d0:	cmp	x0, #0x0
  4491d4:	b.ne	449268 <config_parse@plt+0x3e0b8>  // b.any
  4491d8:	mov	w0, #0x3                   	// #3
  4491dc:	str	w0, [x29, #284]
  4491e0:	mov	w0, #0x5                   	// #5
  4491e4:	movk	w0, #0x4000, lsl #16
  4491e8:	str	w0, [x29, #288]
  4491ec:	str	wzr, [x29, #292]
  4491f0:	ldr	w0, [x29, #292]
  4491f4:	bl	40b180 <log_get_max_level_realm@plt>
  4491f8:	mov	w1, w0
  4491fc:	ldr	w0, [x29, #284]
  449200:	and	w0, w0, #0x7
  449204:	cmp	w1, w0
  449208:	b.lt	449250 <config_parse@plt+0x3e0a0>  // b.tstop
  44920c:	ldr	w0, [x29, #292]
  449210:	lsl	w1, w0, #10
  449214:	ldr	w0, [x29, #284]
  449218:	orr	w6, w1, w0
  44921c:	adrp	x0, 458000 <config_parse@plt+0x4ce50>
  449220:	add	x1, x0, #0x4fb
  449224:	adrp	x0, 458000 <config_parse@plt+0x4ce50>
  449228:	add	x5, x0, #0x6a0
  44922c:	adrp	x0, 458000 <config_parse@plt+0x4ce50>
  449230:	add	x4, x0, #0x8d0
  449234:	mov	w3, #0x8e                  	// #142
  449238:	mov	x2, x1
  44923c:	ldr	w1, [x29, #288]
  449240:	mov	w0, w6
  449244:	bl	40a790 <log_internal_realm@plt>
  449248:	mov	w19, w0
  44924c:	b	449d30 <config_parse@plt+0x3eb80>
  449250:	ldr	w0, [x29, #288]
  449254:	cmp	w0, #0x0
  449258:	cneg	w0, w0, lt  // lt = tstop
  44925c:	and	w0, w0, #0xff
  449260:	neg	w19, w0
  449264:	b	449d30 <config_parse@plt+0x3eb80>
  449268:	ldr	x0, [x29, #416]
  44926c:	add	x0, x0, #0x1
  449270:	str	x0, [x29, #416]
  449274:	mov	w1, #0x3a                  	// #58
  449278:	ldr	x0, [x29, #416]
  44927c:	bl	40abe0 <strchr@plt>
  449280:	str	x0, [x29, #424]
  449284:	ldr	x0, [x29, #424]
  449288:	cmp	x0, #0x0
  44928c:	b.ne	449320 <config_parse@plt+0x3e170>  // b.any
  449290:	mov	w0, #0x3                   	// #3
  449294:	str	w0, [x29, #272]
  449298:	mov	w0, #0x5                   	// #5
  44929c:	movk	w0, #0x4000, lsl #16
  4492a0:	str	w0, [x29, #276]
  4492a4:	str	wzr, [x29, #280]
  4492a8:	ldr	w0, [x29, #280]
  4492ac:	bl	40b180 <log_get_max_level_realm@plt>
  4492b0:	mov	w1, w0
  4492b4:	ldr	w0, [x29, #272]
  4492b8:	and	w0, w0, #0x7
  4492bc:	cmp	w1, w0
  4492c0:	b.lt	449308 <config_parse@plt+0x3e158>  // b.tstop
  4492c4:	ldr	w0, [x29, #280]
  4492c8:	lsl	w1, w0, #10
  4492cc:	ldr	w0, [x29, #272]
  4492d0:	orr	w6, w1, w0
  4492d4:	adrp	x0, 458000 <config_parse@plt+0x4ce50>
  4492d8:	add	x1, x0, #0x4fb
  4492dc:	adrp	x0, 458000 <config_parse@plt+0x4ce50>
  4492e0:	add	x5, x0, #0x6d0
  4492e4:	adrp	x0, 458000 <config_parse@plt+0x4ce50>
  4492e8:	add	x4, x0, #0x8d0
  4492ec:	mov	w3, #0x94                  	// #148
  4492f0:	mov	x2, x1
  4492f4:	ldr	w1, [x29, #276]
  4492f8:	mov	w0, w6
  4492fc:	bl	40a790 <log_internal_realm@plt>
  449300:	mov	w19, w0
  449304:	b	449d30 <config_parse@plt+0x3eb80>
  449308:	ldr	w0, [x29, #276]
  44930c:	cmp	w0, #0x0
  449310:	cneg	w0, w0, lt  // lt = tstop
  449314:	and	w0, w0, #0xff
  449318:	neg	w19, w0
  44931c:	b	449d30 <config_parse@plt+0x3eb80>
  449320:	ldr	x0, [x29, #424]
  449324:	strb	wzr, [x0]
  449328:	ldr	x0, [x29, #424]
  44932c:	add	x0, x0, #0x1
  449330:	str	x0, [x29, #424]
  449334:	mov	w1, #0x3a                  	// #58
  449338:	ldr	x0, [x29, #424]
  44933c:	bl	40abe0 <strchr@plt>
  449340:	str	x0, [x29, #408]
  449344:	ldr	x0, [x29, #408]
  449348:	cmp	x0, #0x0
  44934c:	b.ne	4493e0 <config_parse@plt+0x3e230>  // b.any
  449350:	mov	w0, #0x3                   	// #3
  449354:	str	w0, [x29, #260]
  449358:	mov	w0, #0x5                   	// #5
  44935c:	movk	w0, #0x4000, lsl #16
  449360:	str	w0, [x29, #264]
  449364:	str	wzr, [x29, #268]
  449368:	ldr	w0, [x29, #268]
  44936c:	bl	40b180 <log_get_max_level_realm@plt>
  449370:	mov	w1, w0
  449374:	ldr	w0, [x29, #260]
  449378:	and	w0, w0, #0x7
  44937c:	cmp	w1, w0
  449380:	b.lt	4493c8 <config_parse@plt+0x3e218>  // b.tstop
  449384:	ldr	w0, [x29, #268]
  449388:	lsl	w1, w0, #10
  44938c:	ldr	w0, [x29, #260]
  449390:	orr	w6, w1, w0
  449394:	adrp	x0, 458000 <config_parse@plt+0x4ce50>
  449398:	add	x1, x0, #0x4fb
  44939c:	adrp	x0, 458000 <config_parse@plt+0x4ce50>
  4493a0:	add	x5, x0, #0x700
  4493a4:	adrp	x0, 458000 <config_parse@plt+0x4ce50>
  4493a8:	add	x4, x0, #0x8d0
  4493ac:	mov	w3, #0x9b                  	// #155
  4493b0:	mov	x2, x1
  4493b4:	ldr	w1, [x29, #264]
  4493b8:	mov	w0, w6
  4493bc:	bl	40a790 <log_internal_realm@plt>
  4493c0:	mov	w19, w0
  4493c4:	b	449d30 <config_parse@plt+0x3eb80>
  4493c8:	ldr	w0, [x29, #264]
  4493cc:	cmp	w0, #0x0
  4493d0:	cneg	w0, w0, lt  // lt = tstop
  4493d4:	and	w0, w0, #0xff
  4493d8:	neg	w19, w0
  4493dc:	b	449d30 <config_parse@plt+0x3eb80>
  4493e0:	ldr	x0, [x29, #408]
  4493e4:	strb	wzr, [x0]
  4493e8:	ldr	x0, [x29, #408]
  4493ec:	add	x0, x0, #0x1
  4493f0:	mov	w1, #0x3a                  	// #58
  4493f4:	bl	40abe0 <strchr@plt>
  4493f8:	str	x0, [x29, #432]
  4493fc:	ldr	x0, [x29, #432]
  449400:	cmp	x0, #0x0
  449404:	b.ne	449498 <config_parse@plt+0x3e2e8>  // b.any
  449408:	mov	w0, #0x3                   	// #3
  44940c:	str	w0, [x29, #248]
  449410:	mov	w0, #0x5                   	// #5
  449414:	movk	w0, #0x4000, lsl #16
  449418:	str	w0, [x29, #252]
  44941c:	str	wzr, [x29, #256]
  449420:	ldr	w0, [x29, #256]
  449424:	bl	40b180 <log_get_max_level_realm@plt>
  449428:	mov	w1, w0
  44942c:	ldr	w0, [x29, #248]
  449430:	and	w0, w0, #0x7
  449434:	cmp	w1, w0
  449438:	b.lt	449480 <config_parse@plt+0x3e2d0>  // b.tstop
  44943c:	ldr	w0, [x29, #256]
  449440:	lsl	w1, w0, #10
  449444:	ldr	w0, [x29, #248]
  449448:	orr	w6, w1, w0
  44944c:	adrp	x0, 458000 <config_parse@plt+0x4ce50>
  449450:	add	x1, x0, #0x4fb
  449454:	adrp	x0, 458000 <config_parse@plt+0x4ce50>
  449458:	add	x5, x0, #0x730
  44945c:	adrp	x0, 458000 <config_parse@plt+0x4ce50>
  449460:	add	x4, x0, #0x8d0
  449464:	mov	w3, #0xa1                  	// #161
  449468:	mov	x2, x1
  44946c:	ldr	w1, [x29, #252]
  449470:	mov	w0, w6
  449474:	bl	40a790 <log_internal_realm@plt>
  449478:	mov	w19, w0
  44947c:	b	449d30 <config_parse@plt+0x3eb80>
  449480:	ldr	w0, [x29, #252]
  449484:	cmp	w0, #0x0
  449488:	cneg	w0, w0, lt  // lt = tstop
  44948c:	and	w0, w0, #0xff
  449490:	neg	w19, w0
  449494:	b	449d30 <config_parse@plt+0x3eb80>
  449498:	ldr	x0, [x29, #432]
  44949c:	add	x0, x0, #0x1
  4494a0:	str	x0, [x29, #432]
  4494a4:	mov	w1, #0x3a                  	// #58
  4494a8:	ldr	x0, [x29, #432]
  4494ac:	bl	40abe0 <strchr@plt>
  4494b0:	str	x0, [x29, #408]
  4494b4:	ldr	x0, [x29, #408]
  4494b8:	cmp	x0, #0x0
  4494bc:	b.ne	449550 <config_parse@plt+0x3e3a0>  // b.any
  4494c0:	mov	w0, #0x3                   	// #3
  4494c4:	str	w0, [x29, #236]
  4494c8:	mov	w0, #0x5                   	// #5
  4494cc:	movk	w0, #0x4000, lsl #16
  4494d0:	str	w0, [x29, #240]
  4494d4:	str	wzr, [x29, #244]
  4494d8:	ldr	w0, [x29, #244]
  4494dc:	bl	40b180 <log_get_max_level_realm@plt>
  4494e0:	mov	w1, w0
  4494e4:	ldr	w0, [x29, #236]
  4494e8:	and	w0, w0, #0x7
  4494ec:	cmp	w1, w0
  4494f0:	b.lt	449538 <config_parse@plt+0x3e388>  // b.tstop
  4494f4:	ldr	w0, [x29, #244]
  4494f8:	lsl	w1, w0, #10
  4494fc:	ldr	w0, [x29, #236]
  449500:	orr	w6, w1, w0
  449504:	adrp	x0, 458000 <config_parse@plt+0x4ce50>
  449508:	add	x1, x0, #0x4fb
  44950c:	adrp	x0, 458000 <config_parse@plt+0x4ce50>
  449510:	add	x5, x0, #0x760
  449514:	adrp	x0, 458000 <config_parse@plt+0x4ce50>
  449518:	add	x4, x0, #0x8d0
  44951c:	mov	w3, #0xa7                  	// #167
  449520:	mov	x2, x1
  449524:	ldr	w1, [x29, #240]
  449528:	mov	w0, w6
  44952c:	bl	40a790 <log_internal_realm@plt>
  449530:	mov	w19, w0
  449534:	b	449d30 <config_parse@plt+0x3eb80>
  449538:	ldr	w0, [x29, #240]
  44953c:	cmp	w0, #0x0
  449540:	cneg	w0, w0, lt  // lt = tstop
  449544:	and	w0, w0, #0xff
  449548:	neg	w19, w0
  44954c:	b	449d30 <config_parse@plt+0x3eb80>
  449550:	ldr	x0, [x29, #408]
  449554:	strb	wzr, [x0]
  449558:	add	x0, x29, #0x84
  44955c:	mov	x1, x0
  449560:	ldr	x0, [x29, #416]
  449564:	bl	40a9a0 <parse_uid@plt>
  449568:	str	w0, [x29, #148]
  44956c:	ldr	w0, [x29, #148]
  449570:	cmp	w0, #0x0
  449574:	b.ge	449608 <config_parse@plt+0x3e458>  // b.tcont
  449578:	mov	w0, #0x3                   	// #3
  44957c:	str	w0, [x29, #224]
  449580:	mov	w0, #0x5                   	// #5
  449584:	movk	w0, #0x4000, lsl #16
  449588:	str	w0, [x29, #228]
  44958c:	str	wzr, [x29, #232]
  449590:	ldr	w0, [x29, #232]
  449594:	bl	40b180 <log_get_max_level_realm@plt>
  449598:	mov	w1, w0
  44959c:	ldr	w0, [x29, #224]
  4495a0:	and	w0, w0, #0x7
  4495a4:	cmp	w1, w0
  4495a8:	b.lt	4495f0 <config_parse@plt+0x3e440>  // b.tstop
  4495ac:	ldr	w0, [x29, #232]
  4495b0:	lsl	w1, w0, #10
  4495b4:	ldr	w0, [x29, #224]
  4495b8:	orr	w6, w1, w0
  4495bc:	adrp	x0, 458000 <config_parse@plt+0x4ce50>
  4495c0:	add	x1, x0, #0x4fb
  4495c4:	adrp	x0, 458000 <config_parse@plt+0x4ce50>
  4495c8:	add	x5, x0, #0x798
  4495cc:	adrp	x0, 458000 <config_parse@plt+0x4ce50>
  4495d0:	add	x4, x0, #0x8d0
  4495d4:	mov	w3, #0xae                  	// #174
  4495d8:	mov	x2, x1
  4495dc:	ldr	w1, [x29, #228]
  4495e0:	mov	w0, w6
  4495e4:	bl	40a790 <log_internal_realm@plt>
  4495e8:	mov	w19, w0
  4495ec:	b	449d30 <config_parse@plt+0x3eb80>
  4495f0:	ldr	w0, [x29, #228]
  4495f4:	cmp	w0, #0x0
  4495f8:	cneg	w0, w0, lt  // lt = tstop
  4495fc:	and	w0, w0, #0xff
  449600:	neg	w19, w0
  449604:	b	449d30 <config_parse@plt+0x3eb80>
  449608:	add	x0, x29, #0x88
  44960c:	mov	x1, x0
  449610:	ldr	x0, [x29, #424]
  449614:	bl	44883c <config_parse@plt+0x3d68c>
  449618:	str	w0, [x29, #148]
  44961c:	ldr	w0, [x29, #148]
  449620:	cmp	w0, #0x0
  449624:	b.ge	4496b8 <config_parse@plt+0x3e508>  // b.tcont
  449628:	mov	w0, #0x3                   	// #3
  44962c:	str	w0, [x29, #212]
  449630:	mov	w0, #0x5                   	// #5
  449634:	movk	w0, #0x4000, lsl #16
  449638:	str	w0, [x29, #216]
  44963c:	str	wzr, [x29, #220]
  449640:	ldr	w0, [x29, #220]
  449644:	bl	40b180 <log_get_max_level_realm@plt>
  449648:	mov	w1, w0
  44964c:	ldr	w0, [x29, #212]
  449650:	and	w0, w0, #0x7
  449654:	cmp	w1, w0
  449658:	b.lt	4496a0 <config_parse@plt+0x3e4f0>  // b.tstop
  44965c:	ldr	w0, [x29, #220]
  449660:	lsl	w1, w0, #10
  449664:	ldr	w0, [x29, #212]
  449668:	orr	w6, w1, w0
  44966c:	adrp	x0, 458000 <config_parse@plt+0x4ce50>
  449670:	add	x1, x0, #0x4fb
  449674:	adrp	x0, 458000 <config_parse@plt+0x4ce50>
  449678:	add	x5, x0, #0x7b8
  44967c:	adrp	x0, 458000 <config_parse@plt+0x4ce50>
  449680:	add	x4, x0, #0x8d0
  449684:	mov	w3, #0xb3                  	// #179
  449688:	mov	x2, x1
  44968c:	ldr	w1, [x29, #216]
  449690:	mov	w0, w6
  449694:	bl	40a790 <log_internal_realm@plt>
  449698:	mov	w19, w0
  44969c:	b	449d30 <config_parse@plt+0x3eb80>
  4496a0:	ldr	w0, [x29, #216]
  4496a4:	cmp	w0, #0x0
  4496a8:	cneg	w0, w0, lt  // lt = tstop
  4496ac:	and	w0, w0, #0xff
  4496b0:	neg	w19, w0
  4496b4:	b	449d30 <config_parse@plt+0x3eb80>
  4496b8:	ldr	x0, [x29, #432]
  4496bc:	bl	40ab10 <strdup@plt>
  4496c0:	str	x0, [x29, #360]
  4496c4:	ldr	x0, [x29, #360]
  4496c8:	cmp	x0, #0x0
  4496cc:	b.ne	4496f4 <config_parse@plt+0x3e544>  // b.any
  4496d0:	adrp	x0, 458000 <config_parse@plt+0x4ce50>
  4496d4:	add	x1, x0, #0x4fb
  4496d8:	adrp	x0, 458000 <config_parse@plt+0x4ce50>
  4496dc:	add	x3, x0, #0x8d0
  4496e0:	mov	w2, #0xb8                  	// #184
  4496e4:	mov	w0, #0x0                   	// #0
  4496e8:	bl	40b0b0 <log_oom_internal@plt>
  4496ec:	mov	w19, w0
  4496f0:	b	449d30 <config_parse@plt+0x3eb80>
  4496f4:	ldr	x0, [x29, #376]
  4496f8:	bl	409510 <safe_fclose@plt>
  4496fc:	str	x0, [x29, #376]
  449700:	ldr	x0, [x29, #368]
  449704:	bl	44872c <config_parse@plt+0x3d57c>
  449708:	str	x0, [x29, #368]
  44970c:	add	x0, x29, #0x8c
  449710:	mov	x2, x0
  449714:	ldr	x1, [x29, #104]
  449718:	adrp	x0, 458000 <config_parse@plt+0x4ce50>
  44971c:	add	x0, x0, #0x7d8
  449720:	bl	448860 <config_parse@plt+0x3d6b0>
  449724:	str	w0, [x29, #128]
  449728:	ldr	w0, [x29, #128]
  44972c:	cmp	w0, #0x0
  449730:	b.ge	44973c <config_parse@plt+0x3e58c>  // b.tcont
  449734:	ldr	w19, [x29, #128]
  449738:	b	449d30 <config_parse@plt+0x3eb80>
  44973c:	ldr	w2, [x29, #128]
  449740:	adrp	x0, 458000 <config_parse@plt+0x4ce50>
  449744:	add	x1, x0, #0x618
  449748:	mov	w0, w2
  44974c:	bl	4097e0 <fdopen@plt>
  449750:	str	x0, [x29, #376]
  449754:	ldr	x0, [x29, #376]
  449758:	cmp	x0, #0x0
  44975c:	b.ne	449784 <config_parse@plt+0x3e5d4>  // b.any
  449760:	adrp	x0, 458000 <config_parse@plt+0x4ce50>
  449764:	add	x1, x0, #0x4fb
  449768:	adrp	x0, 458000 <config_parse@plt+0x4ce50>
  44976c:	add	x3, x0, #0x8d0
  449770:	mov	w2, #0xc4                  	// #196
  449774:	mov	w0, #0x0                   	// #0
  449778:	bl	40b0b0 <log_oom_internal@plt>
  44977c:	mov	w19, w0
  449780:	b	449d30 <config_parse@plt+0x3eb80>
  449784:	mov	w0, #0xffffffff            	// #-1
  449788:	str	w0, [x29, #128]
  44978c:	ldr	x0, [x29, #376]
  449790:	add	x1, x29, #0x170
  449794:	mov	x2, x1
  449798:	mov	x1, #0x100000              	// #1048576
  44979c:	bl	4487b8 <config_parse@plt+0x3d608>
  4497a0:	str	w0, [x29, #148]
  4497a4:	ldr	w0, [x29, #148]
  4497a8:	cmp	w0, #0x0
  4497ac:	b.ne	449844 <config_parse@plt+0x3e694>  // b.any
  4497b0:	mov	w0, #0x3                   	// #3
  4497b4:	str	w0, [x29, #200]
  4497b8:	mov	w0, #0x3                   	// #3
  4497bc:	movk	w0, #0x4000, lsl #16
  4497c0:	str	w0, [x29, #204]
  4497c4:	str	wzr, [x29, #208]
  4497c8:	ldr	w0, [x29, #208]
  4497cc:	bl	40b180 <log_get_max_level_realm@plt>
  4497d0:	mov	w1, w0
  4497d4:	ldr	w0, [x29, #200]
  4497d8:	and	w0, w0, #0x7
  4497dc:	cmp	w1, w0
  4497e0:	b.lt	44982c <config_parse@plt+0x3e67c>  // b.tstop
  4497e4:	ldr	w0, [x29, #208]
  4497e8:	lsl	w1, w0, #10
  4497ec:	ldr	w0, [x29, #200]
  4497f0:	orr	w7, w1, w0
  4497f4:	adrp	x0, 458000 <config_parse@plt+0x4ce50>
  4497f8:	add	x1, x0, #0x4fb
  4497fc:	ldr	x6, [x29, #104]
  449800:	adrp	x0, 458000 <config_parse@plt+0x4ce50>
  449804:	add	x5, x0, #0x620
  449808:	adrp	x0, 458000 <config_parse@plt+0x4ce50>
  44980c:	add	x4, x0, #0x8d0
  449810:	mov	w3, #0xc9                  	// #201
  449814:	mov	x2, x1
  449818:	ldr	w1, [x29, #204]
  44981c:	mov	w0, w7
  449820:	bl	40a790 <log_internal_realm@plt>
  449824:	mov	w19, w0
  449828:	b	449d30 <config_parse@plt+0x3eb80>
  44982c:	ldr	w0, [x29, #204]
  449830:	cmp	w0, #0x0
  449834:	cneg	w0, w0, lt  // lt = tstop
  449838:	and	w0, w0, #0xff
  44983c:	neg	w19, w0
  449840:	b	449d30 <config_parse@plt+0x3eb80>
  449844:	ldr	w0, [x29, #148]
  449848:	cmp	w0, #0x0
  44984c:	b.ge	4498dc <config_parse@plt+0x3e72c>  // b.tcont
  449850:	mov	w0, #0x3                   	// #3
  449854:	str	w0, [x29, #188]
  449858:	ldr	w0, [x29, #148]
  44985c:	str	w0, [x29, #192]
  449860:	str	wzr, [x29, #196]
  449864:	ldr	w0, [x29, #196]
  449868:	bl	40b180 <log_get_max_level_realm@plt>
  44986c:	mov	w1, w0
  449870:	ldr	w0, [x29, #188]
  449874:	and	w0, w0, #0x7
  449878:	cmp	w1, w0
  44987c:	b.lt	4498c4 <config_parse@plt+0x3e714>  // b.tstop
  449880:	ldr	w0, [x29, #196]
  449884:	lsl	w1, w0, #10
  449888:	ldr	w0, [x29, #188]
  44988c:	orr	w6, w1, w0
  449890:	adrp	x0, 458000 <config_parse@plt+0x4ce50>
  449894:	add	x1, x0, #0x4fb
  449898:	adrp	x0, 458000 <config_parse@plt+0x4ce50>
  44989c:	add	x5, x0, #0x640
  4498a0:	adrp	x0, 458000 <config_parse@plt+0x4ce50>
  4498a4:	add	x4, x0, #0x8d0
  4498a8:	mov	w3, #0xcc                  	// #204
  4498ac:	mov	x2, x1
  4498b0:	ldr	w1, [x29, #192]
  4498b4:	mov	w0, w6
  4498b8:	bl	40a790 <log_internal_realm@plt>
  4498bc:	mov	w19, w0
  4498c0:	b	449d30 <config_parse@plt+0x3eb80>
  4498c4:	ldr	w0, [x29, #192]
  4498c8:	cmp	w0, #0x0
  4498cc:	cneg	w0, w0, lt  // lt = tstop
  4498d0:	and	w0, w0, #0xff
  4498d4:	neg	w19, w0
  4498d8:	b	449d30 <config_parse@plt+0x3eb80>
  4498dc:	ldr	w0, [x29, #140]
  4498e0:	mov	w2, #0x3                   	// #3
  4498e4:	mov	w1, w0
  4498e8:	adrp	x0, 458000 <config_parse@plt+0x4ce50>
  4498ec:	add	x0, x0, #0x7e8
  4498f0:	bl	40a2c0 <wait_for_terminate_and_check@plt>
  4498f4:	ldr	x0, [x29, #368]
  4498f8:	str	x0, [x29, #408]
  4498fc:	adrp	x0, 458000 <config_parse@plt+0x4ce50>
  449900:	add	x1, x0, #0x800
  449904:	ldr	x0, [x29, #408]
  449908:	bl	4096b0 <strcspn@plt>
  44990c:	mov	x1, x0
  449910:	ldr	x0, [x29, #408]
  449914:	add	x0, x0, x1
  449918:	str	x0, [x29, #408]
  44991c:	adrp	x0, 458000 <config_parse@plt+0x4ce50>
  449920:	add	x1, x0, #0x800
  449924:	ldr	x0, [x29, #408]
  449928:	bl	40a0a0 <strspn@plt>
  44992c:	mov	x1, x0
  449930:	ldr	x0, [x29, #408]
  449934:	add	x0, x0, x1
  449938:	str	x0, [x29, #408]
  44993c:	ldr	x0, [x29, #408]
  449940:	str	x0, [x29, #344]
  449944:	add	x1, x29, #0x188
  449948:	add	x4, x29, #0x158
  44994c:	mov	w3, #0x0                   	// #0
  449950:	adrp	x0, 458000 <config_parse@plt+0x4ce50>
  449954:	add	x2, x0, #0x800
  449958:	mov	x0, x4
  44995c:	bl	40a840 <split@plt>
  449960:	str	x0, [x29, #400]
  449964:	b	449b30 <config_parse@plt+0x3e980>
  449968:	mov	x0, sp
  44996c:	mov	x28, x0
  449970:	ldr	x0, [x29, #392]
  449974:	add	x0, x0, #0x1
  449978:	mov	x1, x0
  44997c:	sub	x1, x1, #0x1
  449980:	str	x1, [x29, #448]
  449984:	mov	x24, x0
  449988:	mov	x25, #0x0                   	// #0
  44998c:	lsr	x1, x24, #61
  449990:	lsl	x21, x25, #3
  449994:	orr	x21, x1, x21
  449998:	lsl	x20, x24, #3
  44999c:	mov	x26, x0
  4499a0:	mov	x27, #0x0                   	// #0
  4499a4:	lsr	x1, x26, #61
  4499a8:	lsl	x23, x27, #3
  4499ac:	orr	x23, x1, x23
  4499b0:	lsl	x22, x26, #3
  4499b4:	add	x0, x0, #0xf
  4499b8:	lsr	x0, x0, #4
  4499bc:	lsl	x0, x0, #4
  4499c0:	sub	sp, sp, x0
  4499c4:	mov	x0, sp
  4499c8:	add	x0, x0, #0x0
  4499cc:	str	x0, [x29, #456]
  4499d0:	ldr	x0, [x29, #456]
  4499d4:	ldr	x1, [x29, #392]
  4499d8:	mov	x2, x1
  4499dc:	ldr	x1, [x29, #400]
  4499e0:	bl	409b50 <memcpy@plt>
  4499e4:	ldr	x0, [x29, #392]
  4499e8:	ldr	x1, [x29, #456]
  4499ec:	strb	wzr, [x1, x0]
  4499f0:	ldr	w0, [x29, #144]
  4499f4:	add	w0, w0, #0x1
  4499f8:	mov	w2, w0
  4499fc:	add	x1, x29, #0x180
  449a00:	add	x0, x29, #0x160
  449a04:	mov	x3, #0x4                   	// #4
  449a08:	bl	40a010 <greedy_realloc@plt>
  449a0c:	cmp	x0, #0x0
  449a10:	b.ne	449a38 <config_parse@plt+0x3e888>  // b.any
  449a14:	adrp	x0, 458000 <config_parse@plt+0x4ce50>
  449a18:	add	x1, x0, #0x4fb
  449a1c:	adrp	x0, 458000 <config_parse@plt+0x4ce50>
  449a20:	add	x3, x0, #0x8d0
  449a24:	mov	w2, #0xdc                  	// #220
  449a28:	mov	w0, #0x0                   	// #0
  449a2c:	bl	40b0b0 <log_oom_internal@plt>
  449a30:	mov	w19, w0
  449a34:	b	449b08 <config_parse@plt+0x3e958>
  449a38:	ldr	x3, [x29, #456]
  449a3c:	ldr	x1, [x29, #352]
  449a40:	ldr	w0, [x29, #144]
  449a44:	add	w2, w0, #0x1
  449a48:	str	w2, [x29, #144]
  449a4c:	mov	w0, w0
  449a50:	lsl	x0, x0, #2
  449a54:	add	x0, x1, x0
  449a58:	mov	x1, x0
  449a5c:	mov	x0, x3
  449a60:	bl	44883c <config_parse@plt+0x3d68c>
  449a64:	str	w0, [x29, #148]
  449a68:	ldr	w0, [x29, #148]
  449a6c:	cmp	w0, #0x0
  449a70:	b.ge	449b00 <config_parse@plt+0x3e950>  // b.tcont
  449a74:	mov	w0, #0x3                   	// #3
  449a78:	str	w0, [x29, #176]
  449a7c:	ldr	w0, [x29, #148]
  449a80:	str	w0, [x29, #180]
  449a84:	str	wzr, [x29, #184]
  449a88:	ldr	w0, [x29, #184]
  449a8c:	bl	40b180 <log_get_max_level_realm@plt>
  449a90:	mov	w1, w0
  449a94:	ldr	w0, [x29, #176]
  449a98:	and	w0, w0, #0x7
  449a9c:	cmp	w1, w0
  449aa0:	b.lt	449ae8 <config_parse@plt+0x3e938>  // b.tstop
  449aa4:	ldr	w0, [x29, #184]
  449aa8:	lsl	w1, w0, #10
  449aac:	ldr	w0, [x29, #176]
  449ab0:	orr	w6, w1, w0
  449ab4:	adrp	x0, 458000 <config_parse@plt+0x4ce50>
  449ab8:	add	x1, x0, #0x4fb
  449abc:	adrp	x0, 458000 <config_parse@plt+0x4ce50>
  449ac0:	add	x5, x0, #0x808
  449ac4:	adrp	x0, 458000 <config_parse@plt+0x4ce50>
  449ac8:	add	x4, x0, #0x8d0
  449acc:	mov	w3, #0xe0                  	// #224
  449ad0:	mov	x2, x1
  449ad4:	ldr	w1, [x29, #180]
  449ad8:	mov	w0, w6
  449adc:	bl	40a790 <log_internal_realm@plt>
  449ae0:	mov	w19, w0
  449ae4:	b	449b08 <config_parse@plt+0x3e958>
  449ae8:	ldr	w0, [x29, #180]
  449aec:	cmp	w0, #0x0
  449af0:	cneg	w0, w0, lt  // lt = tstop
  449af4:	and	w0, w0, #0xff
  449af8:	neg	w19, w0
  449afc:	b	449b08 <config_parse@plt+0x3e958>
  449b00:	mov	sp, x28
  449b04:	b	449b10 <config_parse@plt+0x3e960>
  449b08:	mov	sp, x28
  449b0c:	b	449d30 <config_parse@plt+0x3eb80>
  449b10:	add	x1, x29, #0x188
  449b14:	add	x4, x29, #0x158
  449b18:	mov	w3, #0x0                   	// #0
  449b1c:	adrp	x0, 458000 <config_parse@plt+0x4ce50>
  449b20:	add	x2, x0, #0x800
  449b24:	mov	x0, x4
  449b28:	bl	40a840 <split@plt>
  449b2c:	str	x0, [x29, #400]
  449b30:	ldr	x0, [x29, #400]
  449b34:	cmp	x0, #0x0
  449b38:	b.ne	449968 <config_parse@plt+0x3e7b8>  // b.any
  449b3c:	ldr	x0, [x29, #360]
  449b40:	mov	w1, #0x1fd                 	// #509
  449b44:	bl	40b040 <mkdir_parents@plt>
  449b48:	str	w0, [x29, #148]
  449b4c:	ldr	w0, [x29, #148]
  449b50:	cmp	w0, #0x0
  449b54:	b.ge	449be4 <config_parse@plt+0x3ea34>  // b.tcont
  449b58:	mov	w0, #0x3                   	// #3
  449b5c:	str	w0, [x29, #164]
  449b60:	ldr	w0, [x29, #148]
  449b64:	str	w0, [x29, #168]
  449b68:	str	wzr, [x29, #172]
  449b6c:	ldr	w0, [x29, #172]
  449b70:	bl	40b180 <log_get_max_level_realm@plt>
  449b74:	mov	w1, w0
  449b78:	ldr	w0, [x29, #164]
  449b7c:	and	w0, w0, #0x7
  449b80:	cmp	w1, w0
  449b84:	b.lt	449bcc <config_parse@plt+0x3ea1c>  // b.tstop
  449b88:	ldr	w0, [x29, #172]
  449b8c:	lsl	w1, w0, #10
  449b90:	ldr	w0, [x29, #164]
  449b94:	orr	w6, w1, w0
  449b98:	adrp	x0, 458000 <config_parse@plt+0x4ce50>
  449b9c:	add	x1, x0, #0x4fb
  449ba0:	adrp	x0, 458000 <config_parse@plt+0x4ce50>
  449ba4:	add	x5, x0, #0x838
  449ba8:	adrp	x0, 458000 <config_parse@plt+0x4ce50>
  449bac:	add	x4, x0, #0x8d0
  449bb0:	mov	w3, #0xe5                  	// #229
  449bb4:	mov	x2, x1
  449bb8:	ldr	w1, [x29, #168]
  449bbc:	mov	w0, w6
  449bc0:	bl	40a790 <log_internal_realm@plt>
  449bc4:	mov	w19, w0
  449bc8:	b	449d30 <config_parse@plt+0x3eb80>
  449bcc:	ldr	w0, [x29, #168]
  449bd0:	cmp	w0, #0x0
  449bd4:	cneg	w0, w0, lt  // lt = tstop
  449bd8:	and	w0, w0, #0xff
  449bdc:	neg	w19, w0
  449be0:	b	449d30 <config_parse@plt+0x3eb80>
  449be4:	ldr	x0, [x29, #360]
  449be8:	ldr	w1, [x29, #132]
  449bec:	ldr	w2, [x29, #136]
  449bf0:	mov	w4, #0x0                   	// #0
  449bf4:	mov	w3, w2
  449bf8:	mov	w2, w1
  449bfc:	mov	w1, #0x1ed                 	// #493
  449c00:	bl	409f50 <mkdir_safe@plt>
  449c04:	str	w0, [x29, #148]
  449c08:	ldr	w0, [x29, #148]
  449c0c:	cmp	w0, #0x0
  449c10:	b.ge	449cdc <config_parse@plt+0x3eb2c>  // b.tcont
  449c14:	strb	wzr, [x29, #127]
  449c18:	ldr	w0, [x29, #148]
  449c1c:	cmn	w0, #0x14
  449c20:	b.eq	449c30 <config_parse@plt+0x3ea80>  // b.none
  449c24:	ldr	w0, [x29, #148]
  449c28:	cmn	w0, #0x11
  449c2c:	b.ne	449c38 <config_parse@plt+0x3ea88>  // b.any
  449c30:	mov	w0, #0x1                   	// #1
  449c34:	strb	w0, [x29, #127]
  449c38:	nop
  449c3c:	ldrb	w0, [x29, #127]
  449c40:	eor	w0, w0, #0x1
  449c44:	and	w0, w0, #0xff
  449c48:	cmp	w0, #0x0
  449c4c:	b.eq	449cdc <config_parse@plt+0x3eb2c>  // b.none
  449c50:	mov	w0, #0x3                   	// #3
  449c54:	str	w0, [x29, #152]
  449c58:	ldr	w0, [x29, #148]
  449c5c:	str	w0, [x29, #156]
  449c60:	str	wzr, [x29, #160]
  449c64:	ldr	w0, [x29, #160]
  449c68:	bl	40b180 <log_get_max_level_realm@plt>
  449c6c:	mov	w1, w0
  449c70:	ldr	w0, [x29, #152]
  449c74:	and	w0, w0, #0x7
  449c78:	cmp	w1, w0
  449c7c:	b.lt	449cc4 <config_parse@plt+0x3eb14>  // b.tstop
  449c80:	ldr	w0, [x29, #160]
  449c84:	lsl	w1, w0, #10
  449c88:	ldr	w0, [x29, #152]
  449c8c:	orr	w6, w1, w0
  449c90:	adrp	x0, 458000 <config_parse@plt+0x4ce50>
  449c94:	add	x1, x0, #0x4fb
  449c98:	adrp	x0, 458000 <config_parse@plt+0x4ce50>
  449c9c:	add	x5, x0, #0x860
  449ca0:	adrp	x0, 458000 <config_parse@plt+0x4ce50>
  449ca4:	add	x4, x0, #0x8d0
  449ca8:	mov	w3, #0xe9                  	// #233
  449cac:	mov	x2, x1
  449cb0:	ldr	w1, [x29, #156]
  449cb4:	mov	w0, w6
  449cb8:	bl	40a790 <log_internal_realm@plt>
  449cbc:	mov	w19, w0
  449cc0:	b	449d30 <config_parse@plt+0x3eb80>
  449cc4:	ldr	w0, [x29, #156]
  449cc8:	cmp	w0, #0x0
  449ccc:	cneg	w0, w0, lt  // lt = tstop
  449cd0:	and	w0, w0, #0xff
  449cd4:	neg	w19, w0
  449cd8:	b	449d30 <config_parse@plt+0x3eb80>
  449cdc:	ldr	w0, [x29, #132]
  449ce0:	ldr	w1, [x29, #136]
  449ce4:	ldr	x2, [x29, #352]
  449ce8:	ldr	w3, [x29, #144]
  449cec:	bl	448b1c <config_parse@plt+0x3d96c>
  449cf0:	str	w0, [x29, #148]
  449cf4:	ldr	w0, [x29, #148]
  449cf8:	cmp	w0, #0x0
  449cfc:	b.ge	449d08 <config_parse@plt+0x3eb58>  // b.tcont
  449d00:	ldr	w19, [x29, #148]
  449d04:	b	449d30 <config_parse@plt+0x3eb80>
  449d08:	ldr	x0, [x29, #96]
  449d0c:	cmp	x0, #0x0
  449d10:	b.eq	449d2c <config_parse@plt+0x3eb7c>  // b.none
  449d14:	ldr	x0, [x29, #360]
  449d18:	str	x0, [x29, #440]
  449d1c:	str	xzr, [x29, #360]
  449d20:	ldr	x1, [x29, #440]
  449d24:	ldr	x0, [x29, #96]
  449d28:	str	x1, [x0]
  449d2c:	mov	w19, #0x0                   	// #0
  449d30:	add	x0, x29, #0x80
  449d34:	bl	448770 <config_parse@plt+0x3d5c0>
  449d38:	add	x0, x29, #0x178
  449d3c:	bl	448794 <config_parse@plt+0x3d5e4>
  449d40:	add	x0, x29, #0x170
  449d44:	bl	44874c <config_parse@plt+0x3d59c>
  449d48:	add	x0, x29, #0x168
  449d4c:	bl	44874c <config_parse@plt+0x3d59c>
  449d50:	add	x0, x29, #0x160
  449d54:	bl	44874c <config_parse@plt+0x3d59c>
  449d58:	mov	w1, w19
  449d5c:	adrp	x0, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  449d60:	ldr	x0, [x0, #4048]
  449d64:	ldr	x2, [x29, #488]
  449d68:	ldr	x0, [x0]
  449d6c:	eor	x0, x2, x0
  449d70:	cmp	x0, #0x0
  449d74:	b.eq	449d7c <config_parse@plt+0x3ebcc>  // b.none
  449d78:	bl	40a440 <__stack_chk_fail@plt>
  449d7c:	mov	w0, w1
  449d80:	mov	sp, x29
  449d84:	ldp	x19, x20, [sp, #16]
  449d88:	ldp	x21, x22, [sp, #32]
  449d8c:	ldp	x23, x24, [sp, #48]
  449d90:	ldp	x25, x26, [sp, #64]
  449d94:	ldp	x27, x28, [sp, #80]
  449d98:	ldp	x29, x30, [sp], #496
  449d9c:	ret
  449da0:	stp	x29, x30, [sp, #-48]!
  449da4:	mov	x29, sp
  449da8:	str	x0, [sp, #24]
  449dac:	str	x1, [sp, #16]
  449db0:	ldr	x0, [sp, #24]
  449db4:	str	x0, [sp, #32]
  449db8:	ldr	x1, [sp, #32]
  449dbc:	ldr	x0, [sp, #16]
  449dc0:	add	x0, x1, x0
  449dc4:	str	x0, [sp, #40]
  449dc8:	mov	w4, #0x0                   	// #0
  449dcc:	mov	w3, #0x0                   	// #0
  449dd0:	ldr	x2, [sp, #32]
  449dd4:	mov	w1, #0xa                   	// #10
  449dd8:	mov	w0, #0x23                  	// #35
  449ddc:	bl	40a2d0 <prctl@plt>
  449de0:	cmp	w0, #0x0
  449de4:	b.ge	449df8 <config_parse@plt+0x3ec48>  // b.tcont
  449de8:	bl	40a220 <__errno_location@plt>
  449dec:	ldr	w0, [x0]
  449df0:	neg	w0, w0
  449df4:	b	449e2c <config_parse@plt+0x3ec7c>
  449df8:	mov	w4, #0x0                   	// #0
  449dfc:	mov	w3, #0x0                   	// #0
  449e00:	ldr	x2, [sp, #40]
  449e04:	mov	w1, #0xb                   	// #11
  449e08:	mov	w0, #0x23                  	// #35
  449e0c:	bl	40a2d0 <prctl@plt>
  449e10:	cmp	w0, #0x0
  449e14:	b.ge	449e28 <config_parse@plt+0x3ec78>  // b.tcont
  449e18:	bl	40a220 <__errno_location@plt>
  449e1c:	ldr	w0, [x0]
  449e20:	neg	w0, w0
  449e24:	b	449e2c <config_parse@plt+0x3ec7c>
  449e28:	mov	w0, #0x0                   	// #0
  449e2c:	ldp	x29, x30, [sp], #48
  449e30:	ret
  449e34:	sub	sp, sp, #0x340
  449e38:	stp	x29, x30, [sp, #32]
  449e3c:	add	x29, sp, #0x20
  449e40:	stp	x19, x20, [sp, #48]
  449e44:	stp	x21, x22, [sp, #64]
  449e48:	stp	x23, x24, [sp, #80]
  449e4c:	str	x25, [sp, #96]
  449e50:	stp	x0, x1, [sp, #112]
  449e54:	adrp	x0, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  449e58:	ldr	x0, [x0, #4048]
  449e5c:	ldr	x1, [x0]
  449e60:	str	x1, [sp, #824]
  449e64:	mov	x1, #0x0                   	// #0
  449e68:	str	wzr, [sp, #128]
  449e6c:	mov	x0, #0xffffffffffffffff    	// #-1
  449e70:	str	x0, [sp, #200]
  449e74:	adrp	x0, 458000 <config_parse@plt+0x4ce50>
  449e78:	add	x1, x0, #0xb20
  449e7c:	add	x0, sp, #0x2e8
  449e80:	ldp	x2, x3, [x1]
  449e84:	stp	x2, x3, [x0]
  449e88:	ldp	x2, x3, [x1, #16]
  449e8c:	stp	x2, x3, [x0, #16]
  449e90:	ldp	x2, x3, [x1, #32]
  449e94:	stp	x2, x3, [x0, #32]
  449e98:	ldp	x2, x3, [x1, #48]
  449e9c:	stp	x2, x3, [x0, #48]
  449ea0:	ldr	x2, [x1, #64]
  449ea4:	str	x2, [x0, #64]
  449ea8:	ldrb	w1, [x1, #72]
  449eac:	strb	w1, [x0, #72]
  449eb0:	add	x0, sp, #0xe8
  449eb4:	bl	4097f0 <sigfillset@plt>
  449eb8:	lsr	w0, w0, #31
  449ebc:	and	w0, w0, #0xff
  449ec0:	and	x0, x0, #0xff
  449ec4:	cmp	x0, #0x0
  449ec8:	b.eq	449ef4 <config_parse@plt+0x3ed44>  // b.none
  449ecc:	adrp	x0, 458000 <config_parse@plt+0x4ce50>
  449ed0:	add	x1, x0, #0x8e3
  449ed4:	adrp	x0, 458000 <config_parse@plt+0x4ce50>
  449ed8:	add	x4, x0, #0xb70
  449edc:	mov	w3, #0x35                  	// #53
  449ee0:	mov	x2, x1
  449ee4:	adrp	x0, 458000 <config_parse@plt+0x4ce50>
  449ee8:	add	x1, x0, #0x908
  449eec:	mov	w0, #0x0                   	// #0
  449ef0:	bl	409d50 <log_assert_failed_realm@plt>
  449ef4:	add	x1, sp, #0x168
  449ef8:	add	x0, sp, #0xe8
  449efc:	mov	x2, x1
  449f00:	mov	x1, x0
  449f04:	mov	w0, #0x0                   	// #0
  449f08:	bl	40a2f0 <sigprocmask@plt>
  449f0c:	lsr	w0, w0, #31
  449f10:	and	w0, w0, #0xff
  449f14:	and	x0, x0, #0xff
  449f18:	cmp	x0, #0x0
  449f1c:	b.eq	449f48 <config_parse@plt+0x3ed98>  // b.none
  449f20:	adrp	x0, 458000 <config_parse@plt+0x4ce50>
  449f24:	add	x1, x0, #0x8e3
  449f28:	adrp	x0, 458000 <config_parse@plt+0x4ce50>
  449f2c:	add	x4, x0, #0xb70
  449f30:	mov	w3, #0x36                  	// #54
  449f34:	mov	x2, x1
  449f38:	adrp	x0, 458000 <config_parse@plt+0x4ce50>
  449f3c:	add	x1, x0, #0x928
  449f40:	mov	w0, #0x0                   	// #0
  449f44:	bl	409d50 <log_assert_failed_realm@plt>
  449f48:	mov	x1, #0x5422                	// #21538
  449f4c:	mov	w0, #0x0                   	// #0
  449f50:	bl	40a8a0 <ioctl@plt>
  449f54:	str	w0, [sp, #132]
  449f58:	ldr	w0, [sp, #132]
  449f5c:	cmp	w0, #0x0
  449f60:	b.ge	44a000 <config_parse@plt+0x3ee50>  // b.tcont
  449f64:	bl	40a220 <__errno_location@plt>
  449f68:	ldr	w0, [x0]
  449f6c:	cmp	w0, #0x19
  449f70:	b.eq	44a000 <config_parse@plt+0x3ee50>  // b.none
  449f74:	mov	w0, #0x3                   	// #3
  449f78:	str	w0, [sp, #136]
  449f7c:	bl	40a220 <__errno_location@plt>
  449f80:	ldr	w0, [x0]
  449f84:	str	w0, [sp, #140]
  449f88:	str	wzr, [sp, #144]
  449f8c:	ldr	w0, [sp, #144]
  449f90:	bl	40b180 <log_get_max_level_realm@plt>
  449f94:	mov	w1, w0
  449f98:	ldr	w0, [sp, #136]
  449f9c:	and	w0, w0, #0x7
  449fa0:	cmp	w1, w0
  449fa4:	b.lt	449fe8 <config_parse@plt+0x3ee38>  // b.tstop
  449fa8:	ldr	w0, [sp, #144]
  449fac:	lsl	w1, w0, #10
  449fb0:	ldr	w0, [sp, #136]
  449fb4:	orr	w6, w1, w0
  449fb8:	adrp	x0, 458000 <config_parse@plt+0x4ce50>
  449fbc:	add	x1, x0, #0x8e3
  449fc0:	adrp	x0, 458000 <config_parse@plt+0x4ce50>
  449fc4:	add	x5, x0, #0x960
  449fc8:	adrp	x0, 458000 <config_parse@plt+0x4ce50>
  449fcc:	add	x4, x0, #0xb80
  449fd0:	mov	w3, #0x3c                  	// #60
  449fd4:	mov	x2, x1
  449fd8:	ldr	w1, [sp, #140]
  449fdc:	mov	w0, w6
  449fe0:	bl	40a790 <log_internal_realm@plt>
  449fe4:	b	44a6c4 <config_parse@plt+0x3f514>
  449fe8:	ldr	w0, [sp, #140]
  449fec:	cmp	w0, #0x0
  449ff0:	cneg	w0, w0, lt  // lt = tstop
  449ff4:	and	w0, w0, #0xff
  449ff8:	neg	w0, w0
  449ffc:	b	44a6c4 <config_parse@plt+0x3f514>
  44a000:	bl	40a3d0 <fork@plt>
  44a004:	str	w0, [sp, #148]
  44a008:	ldr	w0, [sp, #148]
  44a00c:	cmp	w0, #0x0
  44a010:	b.ge	44a0a0 <config_parse@plt+0x3eef0>  // b.tcont
  44a014:	mov	w0, #0x3                   	// #3
  44a018:	str	w0, [sp, #188]
  44a01c:	bl	40a220 <__errno_location@plt>
  44a020:	ldr	w0, [x0]
  44a024:	str	w0, [sp, #192]
  44a028:	str	wzr, [sp, #196]
  44a02c:	ldr	w0, [sp, #196]
  44a030:	bl	40b180 <log_get_max_level_realm@plt>
  44a034:	mov	w1, w0
  44a038:	ldr	w0, [sp, #188]
  44a03c:	and	w0, w0, #0x7
  44a040:	cmp	w1, w0
  44a044:	b.lt	44a088 <config_parse@plt+0x3eed8>  // b.tstop
  44a048:	ldr	w0, [sp, #196]
  44a04c:	lsl	w1, w0, #10
  44a050:	ldr	w0, [sp, #188]
  44a054:	orr	w6, w1, w0
  44a058:	adrp	x0, 458000 <config_parse@plt+0x4ce50>
  44a05c:	add	x1, x0, #0x8e3
  44a060:	adrp	x0, 458000 <config_parse@plt+0x4ce50>
  44a064:	add	x5, x0, #0x990
  44a068:	adrp	x0, 458000 <config_parse@plt+0x4ce50>
  44a06c:	add	x4, x0, #0xb80
  44a070:	mov	w3, #0x40                  	// #64
  44a074:	mov	x2, x1
  44a078:	ldr	w1, [sp, #192]
  44a07c:	mov	w0, w6
  44a080:	bl	40a790 <log_internal_realm@plt>
  44a084:	b	44a6c4 <config_parse@plt+0x3f514>
  44a088:	ldr	w0, [sp, #192]
  44a08c:	cmp	w0, #0x0
  44a090:	cneg	w0, w0, lt  // lt = tstop
  44a094:	and	w0, w0, #0xff
  44a098:	neg	w0, w0
  44a09c:	b	44a6c4 <config_parse@plt+0x3f514>
  44a0a0:	ldr	w0, [sp, #148]
  44a0a4:	cmp	w0, #0x0
  44a0a8:	b.ne	44a108 <config_parse@plt+0x3ef58>  // b.any
  44a0ac:	add	x0, sp, #0x168
  44a0b0:	mov	x2, #0x0                   	// #0
  44a0b4:	mov	x1, x0
  44a0b8:	mov	w0, #0x2                   	// #2
  44a0bc:	bl	40a2f0 <sigprocmask@plt>
  44a0c0:	lsr	w0, w0, #31
  44a0c4:	and	w0, w0, #0xff
  44a0c8:	and	x0, x0, #0xff
  44a0cc:	cmp	x0, #0x0
  44a0d0:	b.eq	44a0fc <config_parse@plt+0x3ef4c>  // b.none
  44a0d4:	adrp	x0, 458000 <config_parse@plt+0x4ce50>
  44a0d8:	add	x1, x0, #0x8e3
  44a0dc:	adrp	x0, 458000 <config_parse@plt+0x4ce50>
  44a0e0:	add	x4, x0, #0xb70
  44a0e4:	mov	w3, #0x44                  	// #68
  44a0e8:	mov	x2, x1
  44a0ec:	adrp	x0, 458000 <config_parse@plt+0x4ce50>
  44a0f0:	add	x1, x0, #0x9b0
  44a0f4:	mov	w0, #0x0                   	// #0
  44a0f8:	bl	409d50 <log_assert_failed_realm@plt>
  44a0fc:	bl	409f80 <setsid@plt>
  44a100:	mov	w0, #0x0                   	// #0
  44a104:	b	44a6c4 <config_parse@plt+0x3f514>
  44a108:	bl	40a0b0 <reset_all_signal_handlers@plt>
  44a10c:	bl	4097d0 <log_close@plt>
  44a110:	mov	x1, #0x0                   	// #0
  44a114:	mov	x0, #0x0                   	// #0
  44a118:	bl	40ae10 <close_all_fds@plt>
  44a11c:	bl	40b090 <log_open@plt>
  44a120:	add	x0, sp, #0x2e8
  44a124:	add	x0, x0, #0x28
  44a128:	mov	x2, x0
  44a12c:	ldp	x0, x1, [sp, #112]
  44a130:	bl	40acb0 <sd_id128_to_string@plt>
  44a134:	add	x0, sp, #0x2e8
  44a138:	mov	x1, #0x49                  	// #73
  44a13c:	bl	449da0 <config_parse@plt+0x3ebf0>
  44a140:	adrp	x0, 458000 <config_parse@plt+0x4ce50>
  44a144:	add	x0, x0, #0x9e0
  44a148:	bl	409b20 <rename_process@plt>
  44a14c:	add	x0, sp, #0x1e8
  44a150:	bl	40a700 <sigemptyset@plt>
  44a154:	lsr	w0, w0, #31
  44a158:	and	w0, w0, #0xff
  44a15c:	and	x0, x0, #0xff
  44a160:	cmp	x0, #0x0
  44a164:	b.eq	44a190 <config_parse@plt+0x3efe0>  // b.none
  44a168:	adrp	x0, 458000 <config_parse@plt+0x4ce50>
  44a16c:	add	x1, x0, #0x8e3
  44a170:	adrp	x0, 458000 <config_parse@plt+0x4ce50>
  44a174:	add	x4, x0, #0xb70
  44a178:	mov	w3, #0x57                  	// #87
  44a17c:	mov	x2, x1
  44a180:	adrp	x0, 458000 <config_parse@plt+0x4ce50>
  44a184:	add	x1, x0, #0x9f0
  44a188:	mov	w0, #0x0                   	// #0
  44a18c:	bl	409d50 <log_assert_failed_realm@plt>
  44a190:	bl	409ca0 <__libc_current_sigrtmin@plt>
  44a194:	add	w21, w0, #0x3
  44a198:	bl	409ca0 <__libc_current_sigrtmin@plt>
  44a19c:	add	w22, w0, #0x4
  44a1a0:	bl	409ca0 <__libc_current_sigrtmin@plt>
  44a1a4:	add	w23, w0, #0x5
  44a1a8:	bl	409ca0 <__libc_current_sigrtmin@plt>
  44a1ac:	add	w24, w0, #0x6
  44a1b0:	bl	409ca0 <__libc_current_sigrtmin@plt>
  44a1b4:	add	w25, w0, #0xd
  44a1b8:	bl	409ca0 <__libc_current_sigrtmin@plt>
  44a1bc:	add	w19, w0, #0xe
  44a1c0:	bl	409ca0 <__libc_current_sigrtmin@plt>
  44a1c4:	add	w20, w0, #0xf
  44a1c8:	bl	409ca0 <__libc_current_sigrtmin@plt>
  44a1cc:	add	w0, w0, #0x10
  44a1d0:	add	x8, sp, #0x1e8
  44a1d4:	mov	w1, #0xffffffff            	// #-1
  44a1d8:	str	w1, [sp, #24]
  44a1dc:	str	w0, [sp, #16]
  44a1e0:	str	w20, [sp, #8]
  44a1e4:	str	w19, [sp]
  44a1e8:	mov	w7, w25
  44a1ec:	mov	w6, w24
  44a1f0:	mov	w5, w23
  44a1f4:	mov	w4, w22
  44a1f8:	mov	w3, w21
  44a1fc:	mov	w2, #0x2                   	// #2
  44a200:	mov	w1, #0x11                  	// #17
  44a204:	mov	x0, x8
  44a208:	bl	40b070 <sigset_add_many@plt>
  44a20c:	lsr	w0, w0, #31
  44a210:	and	w0, w0, #0xff
  44a214:	and	x0, x0, #0xff
  44a218:	cmp	x0, #0x0
  44a21c:	b.eq	44a248 <config_parse@plt+0x3f098>  // b.none
  44a220:	adrp	x0, 458000 <config_parse@plt+0x4ce50>
  44a224:	add	x1, x0, #0x8e3
  44a228:	adrp	x0, 458000 <config_parse@plt+0x4ce50>
  44a22c:	add	x4, x0, #0xb70
  44a230:	mov	w3, #0x58                  	// #88
  44a234:	mov	x2, x1
  44a238:	adrp	x0, 458000 <config_parse@plt+0x4ce50>
  44a23c:	add	x1, x0, #0xa10
  44a240:	mov	w0, #0x0                   	// #0
  44a244:	bl	409d50 <log_assert_failed_realm@plt>
  44a248:	str	wzr, [sp, #632]
  44a24c:	add	x0, sp, #0x268
  44a250:	mov	w3, #0x5                   	// #5
  44a254:	mov	x2, x0
  44a258:	mov	w1, #0x0                   	// #0
  44a25c:	mov	w0, #0x0                   	// #0
  44a260:	bl	40a4b0 <waitid@plt>
  44a264:	str	w0, [sp, #132]
  44a268:	ldr	w0, [sp, #132]
  44a26c:	cmp	w0, #0x0
  44a270:	b.ge	44a304 <config_parse@plt+0x3f154>  // b.tcont
  44a274:	mov	w0, #0x3                   	// #3
  44a278:	str	w0, [sp, #176]
  44a27c:	bl	40a220 <__errno_location@plt>
  44a280:	ldr	w0, [x0]
  44a284:	str	w0, [sp, #180]
  44a288:	str	wzr, [sp, #184]
  44a28c:	ldr	w0, [sp, #184]
  44a290:	bl	40b180 <log_get_max_level_realm@plt>
  44a294:	mov	w1, w0
  44a298:	ldr	w0, [sp, #176]
  44a29c:	and	w0, w0, #0x7
  44a2a0:	cmp	w1, w0
  44a2a4:	b.lt	44a2e8 <config_parse@plt+0x3f138>  // b.tstop
  44a2a8:	ldr	w0, [sp, #184]
  44a2ac:	lsl	w1, w0, #10
  44a2b0:	ldr	w0, [sp, #176]
  44a2b4:	orr	w6, w1, w0
  44a2b8:	adrp	x0, 458000 <config_parse@plt+0x4ce50>
  44a2bc:	add	x1, x0, #0x8e3
  44a2c0:	adrp	x0, 458000 <config_parse@plt+0x4ce50>
  44a2c4:	add	x5, x0, #0xab0
  44a2c8:	adrp	x0, 458000 <config_parse@plt+0x4ce50>
  44a2cc:	add	x4, x0, #0xb80
  44a2d0:	mov	w3, #0x6f                  	// #111
  44a2d4:	mov	x2, x1
  44a2d8:	ldr	w1, [sp, #180]
  44a2dc:	mov	w0, w6
  44a2e0:	bl	40a790 <log_internal_realm@plt>
  44a2e4:	b	44a2fc <config_parse@plt+0x3f14c>
  44a2e8:	ldr	w0, [sp, #180]
  44a2ec:	cmp	w0, #0x0
  44a2f0:	cneg	w0, w0, lt  // lt = tstop
  44a2f4:	and	w0, w0, #0xff
  44a2f8:	neg	w0, w0
  44a2fc:	str	w0, [sp, #132]
  44a300:	b	44a6a8 <config_parse@plt+0x3f4f8>
  44a304:	mov	w0, #0x1                   	// #1
  44a308:	bl	40a8f0 <now@plt>
  44a30c:	str	x0, [sp, #208]
  44a310:	ldr	w0, [sp, #632]
  44a314:	ldr	w1, [sp, #148]
  44a318:	cmp	w1, w0
  44a31c:	b.eq	44a330 <config_parse@plt+0x3f180>  // b.none
  44a320:	ldr	x1, [sp, #208]
  44a324:	ldr	x0, [sp, #200]
  44a328:	cmp	x1, x0
  44a32c:	b.cc	44a424 <config_parse@plt+0x3f274>  // b.lo, b.ul, b.last
  44a330:	ldr	w0, [sp, #128]
  44a334:	cmp	w0, #0x1
  44a338:	b.ne	44a3d8 <config_parse@plt+0x3f228>  // b.any
  44a33c:	mov	w0, #0x4567                	// #17767
  44a340:	movk	w0, #0x123, lsl #16
  44a344:	bl	40ad20 <reboot@plt>
  44a348:	mov	w0, #0x3                   	// #3
  44a34c:	str	w0, [sp, #164]
  44a350:	bl	40a220 <__errno_location@plt>
  44a354:	ldr	w0, [x0]
  44a358:	str	w0, [sp, #168]
  44a35c:	str	wzr, [sp, #172]
  44a360:	ldr	w0, [sp, #172]
  44a364:	bl	40b180 <log_get_max_level_realm@plt>
  44a368:	mov	w1, w0
  44a36c:	ldr	w0, [sp, #164]
  44a370:	and	w0, w0, #0x7
  44a374:	cmp	w1, w0
  44a378:	b.lt	44a3bc <config_parse@plt+0x3f20c>  // b.tstop
  44a37c:	ldr	w0, [sp, #172]
  44a380:	lsl	w1, w0, #10
  44a384:	ldr	w0, [sp, #164]
  44a388:	orr	w6, w1, w0
  44a38c:	adrp	x0, 458000 <config_parse@plt+0x4ce50>
  44a390:	add	x1, x0, #0x8e3
  44a394:	adrp	x0, 458000 <config_parse@plt+0x4ce50>
  44a398:	add	x5, x0, #0xad0
  44a39c:	adrp	x0, 458000 <config_parse@plt+0x4ce50>
  44a3a0:	add	x4, x0, #0xb80
  44a3a4:	mov	w3, #0x7b                  	// #123
  44a3a8:	mov	x2, x1
  44a3ac:	ldr	w1, [sp, #168]
  44a3b0:	mov	w0, w6
  44a3b4:	bl	40a790 <log_internal_realm@plt>
  44a3b8:	b	44a3d0 <config_parse@plt+0x3f220>
  44a3bc:	ldr	w0, [sp, #168]
  44a3c0:	cmp	w0, #0x0
  44a3c4:	cneg	w0, w0, lt  // lt = tstop
  44a3c8:	and	w0, w0, #0xff
  44a3cc:	neg	w0, w0
  44a3d0:	str	w0, [sp, #132]
  44a3d4:	b	44a6a8 <config_parse@plt+0x3f4f8>
  44a3d8:	ldr	w0, [sp, #128]
  44a3dc:	cmp	w0, #0x2
  44a3e0:	b.ne	44a3f0 <config_parse@plt+0x3f240>  // b.any
  44a3e4:	mov	w0, #0xfedc                	// #65244
  44a3e8:	movk	w0, #0x4321, lsl #16
  44a3ec:	bl	40ad20 <reboot@plt>
  44a3f0:	ldr	w0, [sp, #632]
  44a3f4:	ldr	w1, [sp, #148]
  44a3f8:	cmp	w1, w0
  44a3fc:	b.ne	44a418 <config_parse@plt+0x3f268>  // b.any
  44a400:	ldr	w0, [sp, #624]
  44a404:	cmp	w0, #0x1
  44a408:	b.ne	44a418 <config_parse@plt+0x3f268>  // b.any
  44a40c:	ldr	w0, [sp, #640]
  44a410:	str	w0, [sp, #132]
  44a414:	b	44a6a8 <config_parse@plt+0x3f4f8>
  44a418:	mov	w0, #0xff                  	// #255
  44a41c:	str	w0, [sp, #132]
  44a420:	b	44a6a8 <config_parse@plt+0x3f4f8>
  44a424:	ldr	w0, [sp, #632]
  44a428:	cmp	w0, #0x0
  44a42c:	b.ne	44a680 <config_parse@plt+0x3f4d0>  // b.any
  44a430:	ldr	x0, [sp, #200]
  44a434:	cmn	x0, #0x1
  44a438:	b.ne	44a450 <config_parse@plt+0x3f2a0>  // b.any
  44a43c:	add	x1, sp, #0x268
  44a440:	add	x0, sp, #0x1e8
  44a444:	bl	409ac0 <sigwaitinfo@plt>
  44a448:	str	w0, [sp, #132]
  44a44c:	b	44a478 <config_parse@plt+0x3f2c8>
  44a450:	ldr	x1, [sp, #200]
  44a454:	ldr	x0, [sp, #208]
  44a458:	sub	x1, x1, x0
  44a45c:	add	x0, sp, #0xd8
  44a460:	bl	409ba0 <timespec_store@plt>
  44a464:	mov	x2, x0
  44a468:	add	x1, sp, #0x268
  44a46c:	add	x0, sp, #0x1e8
  44a470:	bl	409be0 <sigtimedwait@plt>
  44a474:	str	w0, [sp, #132]
  44a478:	ldr	w0, [sp, #132]
  44a47c:	cmp	w0, #0x0
  44a480:	b.ge	44a534 <config_parse@plt+0x3f384>  // b.tcont
  44a484:	bl	40a220 <__errno_location@plt>
  44a488:	ldr	w0, [x0]
  44a48c:	cmp	w0, #0x4
  44a490:	b.eq	44a688 <config_parse@plt+0x3f4d8>  // b.none
  44a494:	bl	40a220 <__errno_location@plt>
  44a498:	ldr	w0, [x0]
  44a49c:	cmp	w0, #0xb
  44a4a0:	b.eq	44a690 <config_parse@plt+0x3f4e0>  // b.none
  44a4a4:	mov	w0, #0x3                   	// #3
  44a4a8:	str	w0, [sp, #152]
  44a4ac:	bl	40a220 <__errno_location@plt>
  44a4b0:	ldr	w0, [x0]
  44a4b4:	str	w0, [sp, #156]
  44a4b8:	str	wzr, [sp, #160]
  44a4bc:	ldr	w0, [sp, #160]
  44a4c0:	bl	40b180 <log_get_max_level_realm@plt>
  44a4c4:	mov	w1, w0
  44a4c8:	ldr	w0, [sp, #152]
  44a4cc:	and	w0, w0, #0x7
  44a4d0:	cmp	w1, w0
  44a4d4:	b.lt	44a518 <config_parse@plt+0x3f368>  // b.tstop
  44a4d8:	ldr	w0, [sp, #160]
  44a4dc:	lsl	w1, w0, #10
  44a4e0:	ldr	w0, [sp, #152]
  44a4e4:	orr	w6, w1, w0
  44a4e8:	adrp	x0, 458000 <config_parse@plt+0x4ce50>
  44a4ec:	add	x1, x0, #0x8e3
  44a4f0:	adrp	x0, 458000 <config_parse@plt+0x4ce50>
  44a4f4:	add	x5, x0, #0xae8
  44a4f8:	adrp	x0, 458000 <config_parse@plt+0x4ce50>
  44a4fc:	add	x4, x0, #0xb80
  44a500:	mov	w3, #0x98                  	// #152
  44a504:	mov	x2, x1
  44a508:	ldr	w1, [sp, #156]
  44a50c:	mov	w0, w6
  44a510:	bl	40a790 <log_internal_realm@plt>
  44a514:	b	44a52c <config_parse@plt+0x3f37c>
  44a518:	ldr	w0, [sp, #156]
  44a51c:	cmp	w0, #0x0
  44a520:	cneg	w0, w0, lt  // lt = tstop
  44a524:	and	w0, w0, #0xff
  44a528:	neg	w0, w0
  44a52c:	str	w0, [sp, #132]
  44a530:	b	44a6a8 <config_parse@plt+0x3f4f8>
  44a534:	ldr	w0, [sp, #616]
  44a538:	cmp	w0, #0x11
  44a53c:	b.eq	44a698 <config_parse@plt+0x3f4e8>  // b.none
  44a540:	ldr	w0, [sp, #128]
  44a544:	cmp	w0, #0x0
  44a548:	b.ne	44a6a0 <config_parse@plt+0x3f4f0>  // b.any
  44a54c:	ldr	w19, [sp, #616]
  44a550:	bl	409ca0 <__libc_current_sigrtmin@plt>
  44a554:	add	w0, w0, #0x3
  44a558:	cmp	w19, w0
  44a55c:	b.eq	44a59c <config_parse@plt+0x3f3ec>  // b.none
  44a560:	ldr	w19, [sp, #616]
  44a564:	bl	409ca0 <__libc_current_sigrtmin@plt>
  44a568:	add	w0, w0, #0x4
  44a56c:	cmp	w19, w0
  44a570:	b.eq	44a59c <config_parse@plt+0x3f3ec>  // b.none
  44a574:	ldr	w19, [sp, #616]
  44a578:	bl	409ca0 <__libc_current_sigrtmin@plt>
  44a57c:	add	w0, w0, #0xd
  44a580:	cmp	w19, w0
  44a584:	b.eq	44a59c <config_parse@plt+0x3f3ec>  // b.none
  44a588:	ldr	w19, [sp, #616]
  44a58c:	bl	409ca0 <__libc_current_sigrtmin@plt>
  44a590:	add	w0, w0, #0xe
  44a594:	cmp	w19, w0
  44a598:	b.ne	44a5a8 <config_parse@plt+0x3f3f8>  // b.any
  44a59c:	mov	w0, #0x2                   	// #2
  44a5a0:	str	w0, [sp, #128]
  44a5a4:	b	44a638 <config_parse@plt+0x3f488>
  44a5a8:	ldr	w0, [sp, #616]
  44a5ac:	cmp	w0, #0x2
  44a5b0:	b.eq	44a604 <config_parse@plt+0x3f454>  // b.none
  44a5b4:	ldr	w19, [sp, #616]
  44a5b8:	bl	409ca0 <__libc_current_sigrtmin@plt>
  44a5bc:	add	w0, w0, #0x5
  44a5c0:	cmp	w19, w0
  44a5c4:	b.eq	44a604 <config_parse@plt+0x3f454>  // b.none
  44a5c8:	ldr	w19, [sp, #616]
  44a5cc:	bl	409ca0 <__libc_current_sigrtmin@plt>
  44a5d0:	add	w0, w0, #0x6
  44a5d4:	cmp	w19, w0
  44a5d8:	b.eq	44a604 <config_parse@plt+0x3f454>  // b.none
  44a5dc:	ldr	w19, [sp, #616]
  44a5e0:	bl	409ca0 <__libc_current_sigrtmin@plt>
  44a5e4:	add	w0, w0, #0xf
  44a5e8:	cmp	w19, w0
  44a5ec:	b.eq	44a604 <config_parse@plt+0x3f454>  // b.none
  44a5f0:	ldr	w19, [sp, #616]
  44a5f4:	bl	409ca0 <__libc_current_sigrtmin@plt>
  44a5f8:	add	w0, w0, #0x10
  44a5fc:	cmp	w19, w0
  44a600:	b.ne	44a610 <config_parse@plt+0x3f460>  // b.any
  44a604:	mov	w0, #0x1                   	// #1
  44a608:	str	w0, [sp, #128]
  44a60c:	b	44a638 <config_parse@plt+0x3f488>
  44a610:	adrp	x0, 458000 <config_parse@plt+0x4ce50>
  44a614:	add	x1, x0, #0x8e3
  44a618:	adrp	x0, 458000 <config_parse@plt+0x4ce50>
  44a61c:	add	x4, x0, #0xb70
  44a620:	mov	w3, #0xb4                  	// #180
  44a624:	mov	x2, x1
  44a628:	adrp	x0, 458000 <config_parse@plt+0x4ce50>
  44a62c:	add	x1, x0, #0xb08
  44a630:	mov	w0, #0x0                   	// #0
  44a634:	bl	409e80 <log_assert_failed_unreachable_realm@plt>
  44a638:	mov	w1, #0xf                   	// #15
  44a63c:	ldr	w0, [sp, #148]
  44a640:	bl	409980 <kill_and_sigcont@plt>
  44a644:	str	w0, [sp, #132]
  44a648:	ldr	w0, [sp, #132]
  44a64c:	cmn	w0, #0x3
  44a650:	b.eq	44a660 <config_parse@plt+0x3f4b0>  // b.none
  44a654:	mov	w1, #0x1                   	// #1
  44a658:	ldr	w0, [sp, #148]
  44a65c:	bl	409520 <kill@plt>
  44a660:	mov	w0, #0x1                   	// #1
  44a664:	bl	40a8f0 <now@plt>
  44a668:	mov	x1, x0
  44a66c:	mov	x0, #0x4a80                	// #19072
  44a670:	movk	x0, #0x55d, lsl #16
  44a674:	add	x0, x1, x0
  44a678:	str	x0, [sp, #200]
  44a67c:	b	44a248 <config_parse@plt+0x3f098>
  44a680:	nop
  44a684:	b	44a248 <config_parse@plt+0x3f098>
  44a688:	nop
  44a68c:	b	44a248 <config_parse@plt+0x3f098>
  44a690:	nop
  44a694:	b	44a248 <config_parse@plt+0x3f098>
  44a698:	nop
  44a69c:	b	44a248 <config_parse@plt+0x3f098>
  44a6a0:	nop
  44a6a4:	b	44a248 <config_parse@plt+0x3f098>
  44a6a8:	ldr	w0, [sp, #132]
  44a6ac:	cmp	w0, #0x0
  44a6b0:	b.lt	44a6bc <config_parse@plt+0x3f50c>  // b.tstop
  44a6b4:	ldr	w0, [sp, #132]
  44a6b8:	b	44a6c0 <config_parse@plt+0x3f510>
  44a6bc:	mov	w0, #0x1                   	// #1
  44a6c0:	bl	409e40 <_exit@plt>
  44a6c4:	mov	w1, w0
  44a6c8:	adrp	x0, 471000 <__stack_chk_guard@@GLIBC_2.17+0x11c8>
  44a6cc:	ldr	x0, [x0, #4048]
  44a6d0:	ldr	x2, [sp, #824]
  44a6d4:	ldr	x0, [x0]
  44a6d8:	eor	x0, x2, x0
  44a6dc:	cmp	x0, #0x0
  44a6e0:	b.eq	44a6e8 <config_parse@plt+0x3f538>  // b.none
  44a6e4:	bl	40a440 <__stack_chk_fail@plt>
  44a6e8:	mov	w0, w1
  44a6ec:	ldp	x19, x20, [sp, #48]
  44a6f0:	ldp	x21, x22, [sp, #64]
  44a6f4:	ldp	x23, x24, [sp, #80]
  44a6f8:	ldr	x25, [sp, #96]
  44a6fc:	ldp	x29, x30, [sp, #32]
  44a700:	add	sp, sp, #0x340
  44a704:	ret
  44a708:	str	x19, [sp, #-16]!
  44a70c:	mov	w19, w1
  44a710:	sub	w2, w19, #0x9
  44a714:	cmp	w2, #0x2
  44a718:	b.ls	44a73c <config_parse@plt+0x3f58c>  // b.plast
  44a71c:	add	x2, x0, #0xb
  44a720:	ldrb	w2, [x2]
  44a724:	mov	w4, w2
  44a728:	adrp	x2, 458000 <config_parse@plt+0x4ce50>
  44a72c:	add	x3, x2, #0xff8
  44a730:	sxtw	x2, w4
  44a734:	ldrb	w2, [x3, x2]
  44a738:	add	w19, w19, w2
  44a73c:	nop
  44a740:	sub	x1, x1, #0x1
  44a744:	add	x0, x0, x1
  44a748:	ldrb	w0, [x0]
  44a74c:	mov	w2, w0
  44a750:	adrp	x0, 458000 <config_parse@plt+0x4ce50>
  44a754:	add	x1, x0, #0xff8
  44a758:	sxtw	x0, w2
  44a75c:	ldrb	w0, [x1, x0]
  44a760:	add	w0, w19, w0
  44a764:	ldr	x19, [sp], #16
  44a768:	ret
  44a76c:	stp	x29, x30, [sp, #-48]!
  44a770:	mov	x29, sp
  44a774:	stp	x19, x20, [sp, #16]
  44a778:	str	x21, [sp, #32]
  44a77c:	mov	x20, x0
  44a780:	mov	x0, x1
  44a784:	cmp	x0, #0x1c
  44a788:	b.hi	44a808 <config_parse@plt+0x3f658>  // b.pmore
  44a78c:	cmp	x0, #0x8
  44a790:	b.ls	44a808 <config_parse@plt+0x3f658>  // b.plast
  44a794:	mov	x1, x0
  44a798:	mov	x0, x20
  44a79c:	bl	44a708 <config_parse@plt+0x3f558>
  44a7a0:	mov	w21, w0
  44a7a4:	cmp	w21, #0x55
  44a7a8:	b.hi	44a808 <config_parse@plt+0x3f658>  // b.pmore
  44a7ac:	adrp	x0, 470000 <__stack_chk_guard@@GLIBC_2.17+0x1c8>
  44a7b0:	add	x1, x0, #0x430
  44a7b4:	mov	w0, w21
  44a7b8:	lsl	x0, x0, #5
  44a7bc:	add	x0, x1, x0
  44a7c0:	ldr	x19, [x0]
  44a7c4:	cmp	x19, #0x0
  44a7c8:	b.eq	44a808 <config_parse@plt+0x3f658>  // b.none
  44a7cc:	ldrb	w1, [x20]
  44a7d0:	ldrb	w0, [x19]
  44a7d4:	cmp	w1, w0
  44a7d8:	b.ne	44a808 <config_parse@plt+0x3f658>  // b.any
  44a7dc:	add	x0, x20, #0x1
  44a7e0:	add	x1, x19, #0x1
  44a7e4:	bl	40aa20 <strcmp@plt>
  44a7e8:	cmp	w0, #0x0
  44a7ec:	b.ne	44a808 <config_parse@plt+0x3f658>  // b.any
  44a7f0:	mov	w0, w21
  44a7f4:	lsl	x1, x0, #5
  44a7f8:	adrp	x0, 470000 <__stack_chk_guard@@GLIBC_2.17+0x1c8>
  44a7fc:	add	x0, x0, #0x430
  44a800:	add	x0, x1, x0
  44a804:	b	44a80c <config_parse@plt+0x3f65c>
  44a808:	mov	x0, #0x0                   	// #0
  44a80c:	ldp	x19, x20, [sp, #16]
  44a810:	ldr	x21, [sp, #32]
  44a814:	ldp	x29, x30, [sp], #48
  44a818:	ret
  44a81c:	nop
  44a820:	stp	x29, x30, [sp, #-64]!
  44a824:	mov	x29, sp
  44a828:	stp	x19, x20, [sp, #16]
  44a82c:	adrp	x20, 46e000 <config_parse@plt+0x62e50>
  44a830:	add	x20, x20, #0x7e0
  44a834:	stp	x21, x22, [sp, #32]
  44a838:	adrp	x21, 46e000 <config_parse@plt+0x62e50>
  44a83c:	add	x21, x21, #0x7d8
  44a840:	sub	x20, x20, x21
  44a844:	mov	w22, w0
  44a848:	stp	x23, x24, [sp, #48]
  44a84c:	mov	x23, x1
  44a850:	mov	x24, x2
  44a854:	bl	409490 <random_bytes@plt-0x40>
  44a858:	cmp	xzr, x20, asr #3
  44a85c:	b.eq	44a888 <config_parse@plt+0x3f6d8>  // b.none
  44a860:	asr	x20, x20, #3
  44a864:	mov	x19, #0x0                   	// #0
  44a868:	ldr	x3, [x21, x19, lsl #3]
  44a86c:	mov	x2, x24
  44a870:	add	x19, x19, #0x1
  44a874:	mov	x1, x23
  44a878:	mov	w0, w22
  44a87c:	blr	x3
  44a880:	cmp	x20, x19
  44a884:	b.ne	44a868 <config_parse@plt+0x3f6b8>  // b.any
  44a888:	ldp	x19, x20, [sp, #16]
  44a88c:	ldp	x21, x22, [sp, #32]
  44a890:	ldp	x23, x24, [sp, #48]
  44a894:	ldp	x29, x30, [sp], #64
  44a898:	ret
  44a89c:	nop
  44a8a0:	ret
  44a8a4:	nop
  44a8a8:	mov	x2, x1
  44a8ac:	mov	x1, x0
  44a8b0:	mov	w0, #0x0                   	// #0
  44a8b4:	b	40a530 <__xstat64@plt>
  44a8b8:	mov	x2, x1
  44a8bc:	mov	w1, w0
  44a8c0:	mov	w0, #0x0                   	// #0
  44a8c4:	b	40a180 <__fxstat64@plt>
  44a8c8:	mov	x2, x1
  44a8cc:	mov	x1, x0
  44a8d0:	mov	w0, #0x0                   	// #0
  44a8d4:	b	40a3a0 <__lxstat64@plt>
  44a8d8:	mov	x4, x1
  44a8dc:	mov	x5, x2
  44a8e0:	mov	w1, w0
  44a8e4:	mov	x2, x4
  44a8e8:	mov	w0, #0x0                   	// #0
  44a8ec:	mov	w4, w3
  44a8f0:	mov	x3, x5
  44a8f4:	b	40a1a0 <__fxstatat64@plt>
  44a8f8:	stp	x29, x30, [sp, #-32]!
  44a8fc:	mov	w4, w1
  44a900:	mov	x1, x0
  44a904:	mov	x29, sp
  44a908:	add	x3, sp, #0x18
  44a90c:	mov	w0, #0x0                   	// #0
  44a910:	str	x2, [sp, #24]
  44a914:	mov	w2, w4
  44a918:	bl	40b0d0 <__xmknod@plt>
  44a91c:	ldp	x29, x30, [sp], #32
  44a920:	ret

Disassembly of section .fini:

000000000044a924 <.fini>:
  44a924:	stp	x29, x30, [sp, #-16]!
  44a928:	mov	x29, sp
  44a92c:	ldp	x29, x30, [sp], #16
  44a930:	ret
