library IEEE;
use IEEE.std_logic_1164.all;

entity registro is
	generic(
		numBits : integer := 16
	);
	port(
		clk : in  std_logic;
		rst : in  std_logic;
		ld  : in  std_logic;
		D   : in  std_logic_vector (numBits-1 downto 0);
		Q   : out std_logic_vector (numBits-1 downto 0)
	);
end registro;

architecture circuito of registro is
begin

	process (clk)
	begin
		if rising_edge(clk) then
			if ( rst = '1' ) then
				Q <= "0000"; --"00000000";
			elsif ( ld = '1' ) then
				Q <= D;
			end if;
		end if;
	end process;

end circuito;
