Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Thu Nov  9 12:41:57 2023
| Host         : Ganesh running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file processor_timing_summary_routed.rpt -pb processor_timing_summary_routed.pb -rpx processor_timing_summary_routed.rpx -warn_on_violation
| Design       : processor
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                Violations  
---------  ----------------  ---------------------------------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell                                1000        
SYNTH-5    Warning           Mapped onto distributed RAM because of timing constraints  576         
TIMING-18  Warning           Missing input or output delay                              2           
RTGT-1     Advisory          RAM retargeting possibility                                8           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (5967)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (25186)
5. checking no_input_delay (1)
6. checking no_output_delay (8)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (5967)
---------------------------
 There are 10 register/latch pins with no clock driven by root clock pin: reset (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: PC1_reg[0]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: PC1_reg[10]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: PC1_reg[11]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: PC1_reg[12]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: PC1_reg[13]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: PC1_reg[14]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: PC1_reg[15]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: PC1_reg[16]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: PC1_reg[17]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: PC1_reg[18]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: PC1_reg[19]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: PC1_reg[1]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: PC1_reg[20]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: PC1_reg[21]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: PC1_reg[22]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: PC1_reg[23]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: PC1_reg[24]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: PC1_reg[25]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: PC1_reg[26]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: PC1_reg[27]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: PC1_reg[28]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: PC1_reg[29]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: PC1_reg[2]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: PC1_reg[30]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: PC1_reg[31]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: PC1_reg[3]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: PC1_reg[4]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: PC1_reg[5]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: PC1_reg[6]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: PC1_reg[7]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: PC1_reg[8]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: PC1_reg[9]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: buf_reg_2/Q_reg[10]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: buf_reg_2/Q_reg[11]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: buf_reg_2/Q_reg[12]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: buf_reg_2/Q_reg[13]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: buf_reg_2/Q_reg[14]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: buf_reg_2/Q_reg[15]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: buf_reg_2/Q_reg[16]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: buf_reg_2/Q_reg[17]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: buf_reg_2/Q_reg[18]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: buf_reg_2/Q_reg[19]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: buf_reg_2/Q_reg[20]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: buf_reg_2/Q_reg[21]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: buf_reg_2/Q_reg[22]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: buf_reg_2/Q_reg[23]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: buf_reg_2/Q_reg[24]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: buf_reg_2/Q_reg[25]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: buf_reg_2/Q_reg[26]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: buf_reg_2/Q_reg[27]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: buf_reg_2/Q_reg[28]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: buf_reg_2/Q_reg[29]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: buf_reg_2/Q_reg[30]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: buf_reg_2/Q_reg[31]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: buf_reg_2/Q_reg[7]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: buf_reg_2/Q_reg[8]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: buf_reg_2/Q_reg[9]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: buf_reg_3/genblk1[0].reg1/d/Q_reg/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: buf_reg_3/genblk1[10].reg1/d/Q_reg/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: buf_reg_3/genblk1[11].reg1/d/Q_reg/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: buf_reg_3/genblk1[12].reg1/d/Q_reg/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: buf_reg_3/genblk1[13].reg1/d/Q_reg/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: buf_reg_3/genblk1[14].reg1/d/Q_reg/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: buf_reg_3/genblk1[15].reg1/d/Q_reg/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: buf_reg_3/genblk1[16].reg1/d/Q_reg/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: buf_reg_3/genblk1[17].reg1/d/Q_reg/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: buf_reg_3/genblk1[18].reg1/d/Q_reg/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: buf_reg_3/genblk1[19].reg1/d/Q_reg/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: buf_reg_3/genblk1[1].reg1/d/Q_reg/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: buf_reg_3/genblk1[20].reg1/d/Q_reg/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: buf_reg_3/genblk1[21].reg1/d/Q_reg/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: buf_reg_3/genblk1[22].reg1/d/Q_reg/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: buf_reg_3/genblk1[23].reg1/d/Q_reg/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: buf_reg_3/genblk1[24].reg1/d/Q_reg/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: buf_reg_3/genblk1[25].reg1/d/Q_reg/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: buf_reg_3/genblk1[26].reg1/d/Q_reg/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: buf_reg_3/genblk1[27].reg1/d/Q_reg/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: buf_reg_3/genblk1[28].reg1/d/Q_reg/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: buf_reg_3/genblk1[29].reg1/d/Q_reg/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: buf_reg_3/genblk1[2].reg1/d/Q_reg/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: buf_reg_3/genblk1[30].reg1/d/Q_reg/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: buf_reg_3/genblk1[31].reg1/d/Q_reg/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: buf_reg_3/genblk1[3].reg1/d/Q_reg/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: buf_reg_3/genblk1[4].reg1/d/Q_reg/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: buf_reg_3/genblk1[5].reg1/d/Q_reg/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: buf_reg_3/genblk1[6].reg1/d/Q_reg/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: buf_reg_3/genblk1[7].reg1/d/Q_reg/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: buf_reg_3/genblk1[8].reg1/d/Q_reg/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: buf_reg_3/genblk1[9].reg1/d/Q_reg/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: buf_reg_4/genblk1[0].reg1/d/Q_reg/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: buf_reg_4/genblk1[10].reg1/d/Q_reg/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: buf_reg_4/genblk1[11].reg1/d/Q_reg/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: buf_reg_4/genblk1[12].reg1/d/Q_reg/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: buf_reg_4/genblk1[13].reg1/d/Q_reg/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: buf_reg_4/genblk1[14].reg1/d/Q_reg/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: buf_reg_4/genblk1[15].reg1/d/Q_reg/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: buf_reg_4/genblk1[16].reg1/d/Q_reg/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: buf_reg_4/genblk1[17].reg1/d/Q_reg/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: buf_reg_4/genblk1[18].reg1/d/Q_reg/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: buf_reg_4/genblk1[19].reg1/d/Q_reg/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: buf_reg_4/genblk1[1].reg1/d/Q_reg/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: buf_reg_4/genblk1[20].reg1/d/Q_reg/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: buf_reg_4/genblk1[21].reg1/d/Q_reg/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: buf_reg_4/genblk1[22].reg1/d/Q_reg/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: buf_reg_4/genblk1[23].reg1/d/Q_reg/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: buf_reg_4/genblk1[24].reg1/d/Q_reg/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: buf_reg_4/genblk1[25].reg1/d/Q_reg/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: buf_reg_4/genblk1[26].reg1/d/Q_reg/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: buf_reg_4/genblk1[27].reg1/d/Q_reg/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: buf_reg_4/genblk1[28].reg1/d/Q_reg/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: buf_reg_4/genblk1[29].reg1/d/Q_reg/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: buf_reg_4/genblk1[2].reg1/d/Q_reg/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: buf_reg_4/genblk1[30].reg1/d/Q_reg/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: buf_reg_4/genblk1[31].reg1/d/Q_reg/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: buf_reg_4/genblk1[3].reg1/d/Q_reg/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: buf_reg_4/genblk1[4].reg1/d/Q_reg/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: buf_reg_4/genblk1[5].reg1/d/Q_reg/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: buf_reg_4/genblk1[6].reg1/d/Q_reg/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: buf_reg_4/genblk1[7].reg1/d/Q_reg/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: buf_reg_4/genblk1[8].reg1/d/Q_reg/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: buf_reg_4/genblk1[9].reg1/d/Q_reg/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: buf_reg_5/genblk1[0].reg1/d/Q_reg/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: buf_reg_5/genblk1[10].reg1/d/Q_reg/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: buf_reg_5/genblk1[11].reg1/d/Q_reg/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: buf_reg_5/genblk1[12].reg1/d/Q_reg/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: buf_reg_5/genblk1[13].reg1/d/Q_reg/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: buf_reg_5/genblk1[14].reg1/d/Q_reg/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: buf_reg_5/genblk1[15].reg1/d/Q_reg/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: buf_reg_5/genblk1[16].reg1/d/Q_reg/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: buf_reg_5/genblk1[17].reg1/d/Q_reg/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: buf_reg_5/genblk1[18].reg1/d/Q_reg/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: buf_reg_5/genblk1[19].reg1/d/Q_reg/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: buf_reg_5/genblk1[1].reg1/d/Q_reg/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: buf_reg_5/genblk1[20].reg1/d/Q_reg/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: buf_reg_5/genblk1[21].reg1/d/Q_reg/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: buf_reg_5/genblk1[22].reg1/d/Q_reg/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: buf_reg_5/genblk1[23].reg1/d/Q_reg/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: buf_reg_5/genblk1[24].reg1/d/Q_reg/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: buf_reg_5/genblk1[25].reg1/d/Q_reg/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: buf_reg_5/genblk1[26].reg1/d/Q_reg/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: buf_reg_5/genblk1[27].reg1/d/Q_reg/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: buf_reg_5/genblk1[28].reg1/d/Q_reg/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: buf_reg_5/genblk1[29].reg1/d/Q_reg/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: buf_reg_5/genblk1[2].reg1/d/Q_reg/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: buf_reg_5/genblk1[30].reg1/d/Q_reg/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: buf_reg_5/genblk1[31].reg1/d/Q_reg/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: buf_reg_5/genblk1[3].reg1/d/Q_reg/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: buf_reg_5/genblk1[4].reg1/d/Q_reg/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: buf_reg_5/genblk1[5].reg1/d/Q_reg/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: buf_reg_5/genblk1[6].reg1/d/Q_reg/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: buf_reg_5/genblk1[7].reg1/d/Q_reg/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: buf_reg_5/genblk1[8].reg1/d/Q_reg/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: buf_reg_5/genblk1[9].reg1/d/Q_reg/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: buf_reg_6/genblk1[0].reg1/d/Q_reg/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: buf_reg_6/genblk1[10].reg1/d/Q_reg/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: buf_reg_6/genblk1[11].reg1/d/Q_reg/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: buf_reg_6/genblk1[12].reg1/d/Q_reg/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: buf_reg_6/genblk1[13].reg1/d/Q_reg/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: buf_reg_6/genblk1[14].reg1/d/Q_reg/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: buf_reg_6/genblk1[15].reg1/d/Q_reg/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: buf_reg_6/genblk1[16].reg1/d/Q_reg/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: buf_reg_6/genblk1[17].reg1/d/Q_reg/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: buf_reg_6/genblk1[18].reg1/d/Q_reg/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: buf_reg_6/genblk1[19].reg1/d/Q_reg/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: buf_reg_6/genblk1[1].reg1/d/Q_reg/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: buf_reg_6/genblk1[20].reg1/d/Q_reg/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: buf_reg_6/genblk1[21].reg1/d/Q_reg/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: buf_reg_6/genblk1[22].reg1/d/Q_reg/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: buf_reg_6/genblk1[23].reg1/d/Q_reg/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: buf_reg_6/genblk1[24].reg1/d/Q_reg/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: buf_reg_6/genblk1[25].reg1/d/Q_reg/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: buf_reg_6/genblk1[26].reg1/d/Q_reg/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: buf_reg_6/genblk1[27].reg1/d/Q_reg/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: buf_reg_6/genblk1[28].reg1/d/Q_reg/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: buf_reg_6/genblk1[29].reg1/d/Q_reg/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: buf_reg_6/genblk1[2].reg1/d/Q_reg/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: buf_reg_6/genblk1[30].reg1/d/Q_reg/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: buf_reg_6/genblk1[31].reg1/d/Q_reg/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: buf_reg_6/genblk1[3].reg1/d/Q_reg/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: buf_reg_6/genblk1[4].reg1/d/Q_reg/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: buf_reg_6/genblk1[5].reg1/d/Q_reg/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: buf_reg_6/genblk1[6].reg1/d/Q_reg/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: buf_reg_6/genblk1[7].reg1/d/Q_reg/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: buf_reg_6/genblk1[8].reg1/d/Q_reg/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: buf_reg_6/genblk1[9].reg1/d/Q_reg/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: buf_reg_7/genblk1[10].reg1/d/Q_reg/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: buf_reg_7/genblk1[11].reg1/d/Q_reg/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: buf_reg_7/genblk1[12].reg1/d/Q_reg/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: buf_reg_7/genblk1[13].reg1/d/Q_reg/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: buf_reg_7/genblk1[14].reg1/d/Q_reg/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: buf_reg_7/genblk1[15].reg1/d/Q_reg/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: buf_reg_7/genblk1[16].reg1/d/Q_reg/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: buf_reg_7/genblk1[17].reg1/d/Q_reg/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: buf_reg_7/genblk1[18].reg1/d/Q_reg/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: buf_reg_7/genblk1[19].reg1/d/Q_reg/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: buf_reg_7/genblk1[20].reg1/d/Q_reg/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: buf_reg_7/genblk1[21].reg1/d/Q_reg/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: buf_reg_7/genblk1[22].reg1/d/Q_reg/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: buf_reg_7/genblk1[23].reg1/d/Q_reg/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: buf_reg_7/genblk1[24].reg1/d/Q_reg/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: buf_reg_7/genblk1[25].reg1/d/Q_reg/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: buf_reg_7/genblk1[26].reg1/d/Q_reg/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: buf_reg_7/genblk1[27].reg1/d/Q_reg/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: buf_reg_7/genblk1[28].reg1/d/Q_reg/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: buf_reg_7/genblk1[29].reg1/d/Q_reg/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: buf_reg_7/genblk1[30].reg1/d/Q_reg/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: buf_reg_7/genblk1[31].reg1/d/Q_reg/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: buf_reg_7/genblk1[7].reg1/d/Q_reg/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: buf_reg_7/genblk1[8].reg1/d/Q_reg/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: buf_reg_7/genblk1[9].reg1/d/Q_reg/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: control_unit/mainDecoder/state_reg[0]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: control_unit/mainDecoder/state_reg[1]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: control_unit/mainDecoder/state_reg[2]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: control_unit/mainDecoder/state_reg[3]/Q (HIGH)

 There are 3817 register/latch pins with no clock driven by root clock pin: count_reg[22]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (25186)
----------------------------------------------------
 There are 25186 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (8)
-------------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    996.694        0.000                      0                   23        0.324        0.000                      0                   23      499.500        0.000                       0                    24  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock    Waveform(ns)         Period(ns)      Frequency(MHz)
-----    ------------         ----------      --------------
clk_pin  {0.000 500.000}      1000.000        1.000           


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_pin           996.694        0.000                      0                   23        0.324        0.000                      0                   23      499.500        0.000                       0                    24  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_pin                     


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_pin
  To Clock:  clk_pin

Setup :            0  Failing Endpoints,  Worst Slack      996.694ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.324ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack      499.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             996.694ns  (required time - arrival time)
  Source:                 count_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            count_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk_pin rise@1000.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        3.332ns  (logic 0.929ns (27.878%)  route 2.403ns (72.122%))
  Logic Levels:           2  (BUFG=1 CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.891ns = ( 1004.891 - 1000.000 ) 
    Source Clock Delay      (SCD):    5.341ns
    Clock Pessimism Removal (CPR):    0.450ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.672     5.341    sysclk_IBUF_BUFG
    SLICE_X22Y46         FDRE                                         r  count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y46         FDRE (Prop_fdre_C_Q)         0.456     5.797 r  count_reg[22]/Q
                         net (fo=1, routed)           0.579     6.376    clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     6.477 r  clk_BUFG_inst/O
                         net (fo=3722, routed)        1.824     8.301    clk_BUFG
    SLICE_X22Y46         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.372     8.673 r  count_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     8.673    count_reg[20]_i_1_n_5
    SLICE_X22Y46         FDRE                                         r  count_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge) 1000.000  1000.000 r  
    K17                                               0.000  1000.000 r  sysclk (IN)
                         net (fo=0)                   0.000  1000.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421  1001.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.880  1003.301    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1003.392 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.498  1004.891    sysclk_IBUF_BUFG
    SLICE_X22Y46         FDRE                                         r  count_reg[22]/C
                         clock pessimism              0.450  1005.341    
                         clock uncertainty           -0.035  1005.305    
    SLICE_X22Y46         FDRE (Setup_fdre_C_D)        0.062  1005.367    count_reg[22]
  -------------------------------------------------------------------
                         required time                       1005.367    
                         arrival time                          -8.673    
  -------------------------------------------------------------------
                         slack                                996.694    

Slack (MET) :             997.041ns  (required time - arrival time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            count_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk_pin rise@1000.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        2.961ns  (logic 1.920ns (64.840%)  route 1.041ns (35.160%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.891ns = ( 1004.891 - 1000.000 ) 
    Source Clock Delay      (SCD):    5.340ns
    Clock Pessimism Removal (CPR):    0.425ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.671     5.340    sysclk_IBUF_BUFG
    SLICE_X22Y41         FDRE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y41         FDRE (Prop_fdre_C_Q)         0.456     5.796 r  count_reg[1]/Q
                         net (fo=1, routed)           1.041     6.837    count_reg_n_0_[1]
    SLICE_X22Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.511 r  count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.511    count_reg[0]_i_1_n_0
    SLICE_X22Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.625 r  count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.625    count_reg[4]_i_1_n_0
    SLICE_X22Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.739 r  count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.739    count_reg[8]_i_1_n_0
    SLICE_X22Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.853 r  count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.853    count_reg[12]_i_1_n_0
    SLICE_X22Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.967 r  count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.967    count_reg[16]_i_1_n_0
    SLICE_X22Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.301 r  count_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.301    count_reg[20]_i_1_n_6
    SLICE_X22Y46         FDRE                                         r  count_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge) 1000.000  1000.000 r  
    K17                                               0.000  1000.000 r  sysclk (IN)
                         net (fo=0)                   0.000  1000.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421  1001.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.880  1003.301    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1003.392 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.498  1004.891    sysclk_IBUF_BUFG
    SLICE_X22Y46         FDRE                                         r  count_reg[21]/C
                         clock pessimism              0.425  1005.316    
                         clock uncertainty           -0.035  1005.280    
    SLICE_X22Y46         FDRE (Setup_fdre_C_D)        0.062  1005.342    count_reg[21]
  -------------------------------------------------------------------
                         required time                       1005.342    
                         arrival time                          -8.301    
  -------------------------------------------------------------------
                         slack                                997.041    

Slack (MET) :             997.152ns  (required time - arrival time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            count_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk_pin rise@1000.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        2.850ns  (logic 1.809ns (63.471%)  route 1.041ns (36.529%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.891ns = ( 1004.891 - 1000.000 ) 
    Source Clock Delay      (SCD):    5.340ns
    Clock Pessimism Removal (CPR):    0.425ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.671     5.340    sysclk_IBUF_BUFG
    SLICE_X22Y41         FDRE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y41         FDRE (Prop_fdre_C_Q)         0.456     5.796 r  count_reg[1]/Q
                         net (fo=1, routed)           1.041     6.837    count_reg_n_0_[1]
    SLICE_X22Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.511 r  count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.511    count_reg[0]_i_1_n_0
    SLICE_X22Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.625 r  count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.625    count_reg[4]_i_1_n_0
    SLICE_X22Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.739 r  count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.739    count_reg[8]_i_1_n_0
    SLICE_X22Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.853 r  count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.853    count_reg[12]_i_1_n_0
    SLICE_X22Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.967 r  count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.967    count_reg[16]_i_1_n_0
    SLICE_X22Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     8.190 r  count_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     8.190    count_reg[20]_i_1_n_7
    SLICE_X22Y46         FDRE                                         r  count_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge) 1000.000  1000.000 r  
    K17                                               0.000  1000.000 r  sysclk (IN)
                         net (fo=0)                   0.000  1000.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421  1001.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.880  1003.301    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1003.392 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.498  1004.891    sysclk_IBUF_BUFG
    SLICE_X22Y46         FDRE                                         r  count_reg[20]/C
                         clock pessimism              0.425  1005.316    
                         clock uncertainty           -0.035  1005.280    
    SLICE_X22Y46         FDRE (Setup_fdre_C_D)        0.062  1005.342    count_reg[20]
  -------------------------------------------------------------------
                         required time                       1005.342    
                         arrival time                          -8.190    
  -------------------------------------------------------------------
                         slack                                997.152    

Slack (MET) :             997.155ns  (required time - arrival time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            count_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk_pin rise@1000.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        2.847ns  (logic 1.806ns (63.432%)  route 1.041ns (36.568%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.891ns = ( 1004.891 - 1000.000 ) 
    Source Clock Delay      (SCD):    5.340ns
    Clock Pessimism Removal (CPR):    0.425ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.671     5.340    sysclk_IBUF_BUFG
    SLICE_X22Y41         FDRE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y41         FDRE (Prop_fdre_C_Q)         0.456     5.796 r  count_reg[1]/Q
                         net (fo=1, routed)           1.041     6.837    count_reg_n_0_[1]
    SLICE_X22Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.511 r  count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.511    count_reg[0]_i_1_n_0
    SLICE_X22Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.625 r  count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.625    count_reg[4]_i_1_n_0
    SLICE_X22Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.739 r  count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.739    count_reg[8]_i_1_n_0
    SLICE_X22Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.853 r  count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.853    count_reg[12]_i_1_n_0
    SLICE_X22Y45         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.187 r  count_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.187    count_reg[16]_i_1_n_6
    SLICE_X22Y45         FDRE                                         r  count_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge) 1000.000  1000.000 r  
    K17                                               0.000  1000.000 r  sysclk (IN)
                         net (fo=0)                   0.000  1000.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421  1001.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.880  1003.301    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1003.392 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.498  1004.891    sysclk_IBUF_BUFG
    SLICE_X22Y45         FDRE                                         r  count_reg[17]/C
                         clock pessimism              0.425  1005.316    
                         clock uncertainty           -0.035  1005.280    
    SLICE_X22Y45         FDRE (Setup_fdre_C_D)        0.062  1005.342    count_reg[17]
  -------------------------------------------------------------------
                         required time                       1005.342    
                         arrival time                          -8.187    
  -------------------------------------------------------------------
                         slack                                997.155    

Slack (MET) :             997.176ns  (required time - arrival time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            count_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk_pin rise@1000.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        2.826ns  (logic 1.785ns (63.161%)  route 1.041ns (36.839%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.891ns = ( 1004.891 - 1000.000 ) 
    Source Clock Delay      (SCD):    5.340ns
    Clock Pessimism Removal (CPR):    0.425ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.671     5.340    sysclk_IBUF_BUFG
    SLICE_X22Y41         FDRE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y41         FDRE (Prop_fdre_C_Q)         0.456     5.796 r  count_reg[1]/Q
                         net (fo=1, routed)           1.041     6.837    count_reg_n_0_[1]
    SLICE_X22Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.511 r  count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.511    count_reg[0]_i_1_n_0
    SLICE_X22Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.625 r  count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.625    count_reg[4]_i_1_n_0
    SLICE_X22Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.739 r  count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.739    count_reg[8]_i_1_n_0
    SLICE_X22Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.853 r  count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.853    count_reg[12]_i_1_n_0
    SLICE_X22Y45         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.166 r  count_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.166    count_reg[16]_i_1_n_4
    SLICE_X22Y45         FDRE                                         r  count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge) 1000.000  1000.000 r  
    K17                                               0.000  1000.000 r  sysclk (IN)
                         net (fo=0)                   0.000  1000.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421  1001.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.880  1003.301    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1003.392 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.498  1004.891    sysclk_IBUF_BUFG
    SLICE_X22Y45         FDRE                                         r  count_reg[19]/C
                         clock pessimism              0.425  1005.316    
                         clock uncertainty           -0.035  1005.280    
    SLICE_X22Y45         FDRE (Setup_fdre_C_D)        0.062  1005.342    count_reg[19]
  -------------------------------------------------------------------
                         required time                       1005.342    
                         arrival time                          -8.166    
  -------------------------------------------------------------------
                         slack                                997.176    

Slack (MET) :             997.250ns  (required time - arrival time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            count_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk_pin rise@1000.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        2.752ns  (logic 1.711ns (62.170%)  route 1.041ns (37.830%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.891ns = ( 1004.891 - 1000.000 ) 
    Source Clock Delay      (SCD):    5.340ns
    Clock Pessimism Removal (CPR):    0.425ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.671     5.340    sysclk_IBUF_BUFG
    SLICE_X22Y41         FDRE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y41         FDRE (Prop_fdre_C_Q)         0.456     5.796 r  count_reg[1]/Q
                         net (fo=1, routed)           1.041     6.837    count_reg_n_0_[1]
    SLICE_X22Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.511 r  count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.511    count_reg[0]_i_1_n_0
    SLICE_X22Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.625 r  count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.625    count_reg[4]_i_1_n_0
    SLICE_X22Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.739 r  count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.739    count_reg[8]_i_1_n_0
    SLICE_X22Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.853 r  count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.853    count_reg[12]_i_1_n_0
    SLICE_X22Y45         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.092 r  count_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     8.092    count_reg[16]_i_1_n_5
    SLICE_X22Y45         FDRE                                         r  count_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge) 1000.000  1000.000 r  
    K17                                               0.000  1000.000 r  sysclk (IN)
                         net (fo=0)                   0.000  1000.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421  1001.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.880  1003.301    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1003.392 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.498  1004.891    sysclk_IBUF_BUFG
    SLICE_X22Y45         FDRE                                         r  count_reg[18]/C
                         clock pessimism              0.425  1005.316    
                         clock uncertainty           -0.035  1005.280    
    SLICE_X22Y45         FDRE (Setup_fdre_C_D)        0.062  1005.342    count_reg[18]
  -------------------------------------------------------------------
                         required time                       1005.342    
                         arrival time                          -8.092    
  -------------------------------------------------------------------
                         slack                                997.250    

Slack (MET) :             997.267ns  (required time - arrival time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            count_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk_pin rise@1000.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        2.736ns  (logic 1.695ns (61.949%)  route 1.041ns (38.051%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.891ns = ( 1004.891 - 1000.000 ) 
    Source Clock Delay      (SCD):    5.340ns
    Clock Pessimism Removal (CPR):    0.425ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.671     5.340    sysclk_IBUF_BUFG
    SLICE_X22Y41         FDRE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y41         FDRE (Prop_fdre_C_Q)         0.456     5.796 r  count_reg[1]/Q
                         net (fo=1, routed)           1.041     6.837    count_reg_n_0_[1]
    SLICE_X22Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.511 r  count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.511    count_reg[0]_i_1_n_0
    SLICE_X22Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.625 r  count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.625    count_reg[4]_i_1_n_0
    SLICE_X22Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.739 r  count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.739    count_reg[8]_i_1_n_0
    SLICE_X22Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.853 r  count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.853    count_reg[12]_i_1_n_0
    SLICE_X22Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     8.076 r  count_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     8.076    count_reg[16]_i_1_n_7
    SLICE_X22Y45         FDRE                                         r  count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge) 1000.000  1000.000 r  
    K17                                               0.000  1000.000 r  sysclk (IN)
                         net (fo=0)                   0.000  1000.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421  1001.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.880  1003.301    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1003.392 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.498  1004.891    sysclk_IBUF_BUFG
    SLICE_X22Y45         FDRE                                         r  count_reg[16]/C
                         clock pessimism              0.425  1005.316    
                         clock uncertainty           -0.035  1005.280    
    SLICE_X22Y45         FDRE (Setup_fdre_C_D)        0.062  1005.342    count_reg[16]
  -------------------------------------------------------------------
                         required time                       1005.342    
                         arrival time                          -8.076    
  -------------------------------------------------------------------
                         slack                                997.267    

Slack (MET) :             997.269ns  (required time - arrival time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            count_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk_pin rise@1000.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        2.733ns  (logic 1.692ns (61.907%)  route 1.041ns (38.093%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.891ns = ( 1004.891 - 1000.000 ) 
    Source Clock Delay      (SCD):    5.340ns
    Clock Pessimism Removal (CPR):    0.425ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.671     5.340    sysclk_IBUF_BUFG
    SLICE_X22Y41         FDRE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y41         FDRE (Prop_fdre_C_Q)         0.456     5.796 r  count_reg[1]/Q
                         net (fo=1, routed)           1.041     6.837    count_reg_n_0_[1]
    SLICE_X22Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.511 r  count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.511    count_reg[0]_i_1_n_0
    SLICE_X22Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.625 r  count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.625    count_reg[4]_i_1_n_0
    SLICE_X22Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.739 r  count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.739    count_reg[8]_i_1_n_0
    SLICE_X22Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.073 r  count_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.073    count_reg[12]_i_1_n_6
    SLICE_X22Y44         FDRE                                         r  count_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge) 1000.000  1000.000 r  
    K17                                               0.000  1000.000 r  sysclk (IN)
                         net (fo=0)                   0.000  1000.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421  1001.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.880  1003.301    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1003.392 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.498  1004.891    sysclk_IBUF_BUFG
    SLICE_X22Y44         FDRE                                         r  count_reg[13]/C
                         clock pessimism              0.425  1005.316    
                         clock uncertainty           -0.035  1005.280    
    SLICE_X22Y44         FDRE (Setup_fdre_C_D)        0.062  1005.342    count_reg[13]
  -------------------------------------------------------------------
                         required time                       1005.342    
                         arrival time                          -8.073    
  -------------------------------------------------------------------
                         slack                                997.269    

Slack (MET) :             997.291ns  (required time - arrival time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk_pin rise@1000.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        2.712ns  (logic 1.671ns (61.612%)  route 1.041ns (38.388%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.891ns = ( 1004.891 - 1000.000 ) 
    Source Clock Delay      (SCD):    5.340ns
    Clock Pessimism Removal (CPR):    0.425ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.671     5.340    sysclk_IBUF_BUFG
    SLICE_X22Y41         FDRE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y41         FDRE (Prop_fdre_C_Q)         0.456     5.796 r  count_reg[1]/Q
                         net (fo=1, routed)           1.041     6.837    count_reg_n_0_[1]
    SLICE_X22Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.511 r  count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.511    count_reg[0]_i_1_n_0
    SLICE_X22Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.625 r  count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.625    count_reg[4]_i_1_n_0
    SLICE_X22Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.739 r  count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.739    count_reg[8]_i_1_n_0
    SLICE_X22Y44         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.052 r  count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.052    count_reg[12]_i_1_n_4
    SLICE_X22Y44         FDRE                                         r  count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge) 1000.000  1000.000 r  
    K17                                               0.000  1000.000 r  sysclk (IN)
                         net (fo=0)                   0.000  1000.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421  1001.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.880  1003.301    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1003.392 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.498  1004.891    sysclk_IBUF_BUFG
    SLICE_X22Y44         FDRE                                         r  count_reg[15]/C
                         clock pessimism              0.425  1005.316    
                         clock uncertainty           -0.035  1005.280    
    SLICE_X22Y44         FDRE (Setup_fdre_C_D)        0.062  1005.342    count_reg[15]
  -------------------------------------------------------------------
                         required time                       1005.342    
                         arrival time                          -8.052    
  -------------------------------------------------------------------
                         slack                                997.291    

Slack (MET) :             997.365ns  (required time - arrival time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            count_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk_pin rise@1000.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        2.638ns  (logic 1.597ns (60.535%)  route 1.041ns (39.465%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.891ns = ( 1004.891 - 1000.000 ) 
    Source Clock Delay      (SCD):    5.340ns
    Clock Pessimism Removal (CPR):    0.425ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.671     5.340    sysclk_IBUF_BUFG
    SLICE_X22Y41         FDRE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y41         FDRE (Prop_fdre_C_Q)         0.456     5.796 r  count_reg[1]/Q
                         net (fo=1, routed)           1.041     6.837    count_reg_n_0_[1]
    SLICE_X22Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.511 r  count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.511    count_reg[0]_i_1_n_0
    SLICE_X22Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.625 r  count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.625    count_reg[4]_i_1_n_0
    SLICE_X22Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.739 r  count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.739    count_reg[8]_i_1_n_0
    SLICE_X22Y44         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.978 r  count_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.978    count_reg[12]_i_1_n_5
    SLICE_X22Y44         FDRE                                         r  count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge) 1000.000  1000.000 r  
    K17                                               0.000  1000.000 r  sysclk (IN)
                         net (fo=0)                   0.000  1000.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421  1001.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.880  1003.301    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1003.392 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.498  1004.891    sysclk_IBUF_BUFG
    SLICE_X22Y44         FDRE                                         r  count_reg[14]/C
                         clock pessimism              0.425  1005.316    
                         clock uncertainty           -0.035  1005.280    
    SLICE_X22Y44         FDRE (Setup_fdre_C_D)        0.062  1005.342    count_reg[14]
  -------------------------------------------------------------------
                         required time                       1005.342    
                         arrival time                          -7.978    
  -------------------------------------------------------------------
                         slack                                997.365    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.324ns  (arrival time - required time)
  Source:                 count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.256ns (59.730%)  route 0.173ns (40.270%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.561     1.473    sysclk_IBUF_BUFG
    SLICE_X22Y41         FDRE                                         r  count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y41         FDRE (Prop_fdre_C_Q)         0.141     1.614 f  count_reg[0]/Q
                         net (fo=1, routed)           0.173     1.787    count_reg_n_0_[0]
    SLICE_X22Y41         LUT1 (Prop_lut1_I0_O)        0.045     1.832 r  count[0]_i_2/O
                         net (fo=1, routed)           0.000     1.832    count[0]_i_2_n_0
    SLICE_X22Y41         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.902 r  count_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.902    count_reg[0]_i_1_n_7
    SLICE_X22Y41         FDRE                                         r  count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.829     1.988    sysclk_IBUF_BUFG
    SLICE_X22Y41         FDRE                                         r  count_reg[0]/C
                         clock pessimism             -0.515     1.473    
    SLICE_X22Y41         FDRE (Hold_fdre_C_D)         0.105     1.578    count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.902    
  -------------------------------------------------------------------
                         slack                                  0.324    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.249ns (57.658%)  route 0.183ns (42.342%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.562     1.474    sysclk_IBUF_BUFG
    SLICE_X22Y43         FDRE                                         r  count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y43         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  count_reg[11]/Q
                         net (fo=1, routed)           0.183     1.798    count_reg_n_0_[11]
    SLICE_X22Y43         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.906 r  count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.906    count_reg[8]_i_1_n_4
    SLICE_X22Y43         FDRE                                         r  count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.830     1.989    sysclk_IBUF_BUFG
    SLICE_X22Y43         FDRE                                         r  count_reg[11]/C
                         clock pessimism             -0.515     1.474    
    SLICE_X22Y43         FDRE (Hold_fdre_C_D)         0.105     1.579    count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.906    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.249ns (57.658%)  route 0.183ns (42.342%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.561     1.473    sysclk_IBUF_BUFG
    SLICE_X22Y41         FDRE                                         r  count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y41         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  count_reg[3]/Q
                         net (fo=1, routed)           0.183     1.797    count_reg_n_0_[3]
    SLICE_X22Y41         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.905 r  count_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.905    count_reg[0]_i_1_n_4
    SLICE_X22Y41         FDRE                                         r  count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.829     1.988    sysclk_IBUF_BUFG
    SLICE_X22Y41         FDRE                                         r  count_reg[3]/C
                         clock pessimism             -0.515     1.473    
    SLICE_X22Y41         FDRE (Hold_fdre_C_D)         0.105     1.578    count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.905    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            count_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.256ns (59.199%)  route 0.176ns (40.801%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.562     1.474    sysclk_IBUF_BUFG
    SLICE_X22Y45         FDRE                                         r  count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y45         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  count_reg[16]/Q
                         net (fo=1, routed)           0.176     1.792    count_reg_n_0_[16]
    SLICE_X22Y45         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.907 r  count_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.907    count_reg[16]_i_1_n_7
    SLICE_X22Y45         FDRE                                         r  count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.830     1.989    sysclk_IBUF_BUFG
    SLICE_X22Y45         FDRE                                         r  count_reg[16]/C
                         clock pessimism             -0.515     1.474    
    SLICE_X22Y45         FDRE (Hold_fdre_C_D)         0.105     1.579    count_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.907    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.360ns  (arrival time - required time)
  Source:                 count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.465ns  (logic 0.292ns (62.850%)  route 0.173ns (37.150%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.561     1.473    sysclk_IBUF_BUFG
    SLICE_X22Y41         FDRE                                         r  count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y41         FDRE (Prop_fdre_C_Q)         0.141     1.614 f  count_reg[0]/Q
                         net (fo=1, routed)           0.173     1.787    count_reg_n_0_[0]
    SLICE_X22Y41         LUT1 (Prop_lut1_I0_O)        0.045     1.832 r  count[0]_i_2/O
                         net (fo=1, routed)           0.000     1.832    count[0]_i_2_n_0
    SLICE_X22Y41         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.106     1.938 r  count_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.938    count_reg[0]_i_1_n_6
    SLICE_X22Y41         FDRE                                         r  count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.829     1.988    sysclk_IBUF_BUFG
    SLICE_X22Y41         FDRE                                         r  count_reg[1]/C
                         clock pessimism             -0.515     1.473    
    SLICE_X22Y41         FDRE (Hold_fdre_C_D)         0.105     1.578    count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.938    
  -------------------------------------------------------------------
                         slack                                  0.360    

Slack (MET) :             0.363ns  (arrival time - required time)
  Source:                 count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            count_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.468ns  (logic 0.292ns (62.334%)  route 0.176ns (37.666%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.562     1.474    sysclk_IBUF_BUFG
    SLICE_X22Y45         FDRE                                         r  count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y45         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  count_reg[16]/Q
                         net (fo=1, routed)           0.176     1.792    count_reg_n_0_[16]
    SLICE_X22Y45         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.151     1.943 r  count_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.943    count_reg[16]_i_1_n_6
    SLICE_X22Y45         FDRE                                         r  count_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.830     1.989    sysclk_IBUF_BUFG
    SLICE_X22Y45         FDRE                                         r  count_reg[17]/C
                         clock pessimism             -0.515     1.474    
    SLICE_X22Y45         FDRE (Hold_fdre_C_D)         0.105     1.579    count_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.943    
  -------------------------------------------------------------------
                         slack                                  0.363    

Slack (MET) :             0.372ns  (arrival time - required time)
  Source:                 count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.249ns (52.216%)  route 0.228ns (47.784%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.562     1.474    sysclk_IBUF_BUFG
    SLICE_X22Y44         FDRE                                         r  count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y44         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  count_reg[15]/Q
                         net (fo=1, routed)           0.228     1.843    count_reg_n_0_[15]
    SLICE_X22Y44         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.951 r  count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.951    count_reg[12]_i_1_n_4
    SLICE_X22Y44         FDRE                                         r  count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.830     1.989    sysclk_IBUF_BUFG
    SLICE_X22Y44         FDRE                                         r  count_reg[15]/C
                         clock pessimism             -0.515     1.474    
    SLICE_X22Y44         FDRE (Hold_fdre_C_D)         0.105     1.579    count_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.951    
  -------------------------------------------------------------------
                         slack                                  0.372    

Slack (MET) :             0.372ns  (arrival time - required time)
  Source:                 count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            count_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.249ns (52.216%)  route 0.228ns (47.784%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.562     1.474    sysclk_IBUF_BUFG
    SLICE_X22Y45         FDRE                                         r  count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y45         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  count_reg[19]/Q
                         net (fo=1, routed)           0.228     1.843    count_reg_n_0_[19]
    SLICE_X22Y45         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.951 r  count_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.951    count_reg[16]_i_1_n_4
    SLICE_X22Y45         FDRE                                         r  count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.830     1.989    sysclk_IBUF_BUFG
    SLICE_X22Y45         FDRE                                         r  count_reg[19]/C
                         clock pessimism             -0.515     1.474    
    SLICE_X22Y45         FDRE (Hold_fdre_C_D)         0.105     1.579    count_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.951    
  -------------------------------------------------------------------
                         slack                                  0.372    

Slack (MET) :             0.372ns  (arrival time - required time)
  Source:                 count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.249ns (52.216%)  route 0.228ns (47.784%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.561     1.473    sysclk_IBUF_BUFG
    SLICE_X22Y42         FDRE                                         r  count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y42         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  count_reg[7]/Q
                         net (fo=1, routed)           0.228     1.842    count_reg_n_0_[7]
    SLICE_X22Y42         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.950 r  count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.950    count_reg[4]_i_1_n_4
    SLICE_X22Y42         FDRE                                         r  count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.829     1.988    sysclk_IBUF_BUFG
    SLICE_X22Y42         FDRE                                         r  count_reg[7]/C
                         clock pessimism             -0.515     1.473    
    SLICE_X22Y42         FDRE (Hold_fdre_C_D)         0.105     1.578    count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.950    
  -------------------------------------------------------------------
                         slack                                  0.372    

Slack (MET) :             0.373ns  (arrival time - required time)
  Source:                 count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            count_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.478ns  (logic 0.256ns (53.516%)  route 0.222ns (46.484%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.562     1.474    sysclk_IBUF_BUFG
    SLICE_X22Y44         FDRE                                         r  count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y44         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  count_reg[12]/Q
                         net (fo=1, routed)           0.222     1.838    count_reg_n_0_[12]
    SLICE_X22Y44         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.953 r  count_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.953    count_reg[12]_i_1_n_7
    SLICE_X22Y44         FDRE                                         r  count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.830     1.989    sysclk_IBUF_BUFG
    SLICE_X22Y44         FDRE                                         r  count_reg[12]/C
                         clock pessimism             -0.515     1.474    
    SLICE_X22Y44         FDRE (Hold_fdre_C_D)         0.105     1.579    count_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.953    
  -------------------------------------------------------------------
                         slack                                  0.373    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pin
Waveform(ns):       { 0.000 500.000 }
Period(ns):         1000.000
Sources:            { sysclk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         1000.000    997.845    BUFGCTRL_X0Y16  sysclk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         1000.000    999.000    SLICE_X22Y41    count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         1000.000    999.000    SLICE_X22Y43    count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         1000.000    999.000    SLICE_X22Y43    count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         1000.000    999.000    SLICE_X22Y44    count_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         1000.000    999.000    SLICE_X22Y44    count_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         1000.000    999.000    SLICE_X22Y44    count_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         1000.000    999.000    SLICE_X22Y44    count_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         1000.000    999.000    SLICE_X22Y45    count_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         1000.000    999.000    SLICE_X22Y45    count_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         500.000     499.500    SLICE_X22Y41    count_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         500.000     499.500    SLICE_X22Y41    count_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         500.000     499.500    SLICE_X22Y43    count_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         500.000     499.500    SLICE_X22Y43    count_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         500.000     499.500    SLICE_X22Y43    count_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         500.000     499.500    SLICE_X22Y43    count_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         500.000     499.500    SLICE_X22Y44    count_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         500.000     499.500    SLICE_X22Y44    count_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         500.000     499.500    SLICE_X22Y44    count_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         500.000     499.500    SLICE_X22Y44    count_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         500.000     499.500    SLICE_X22Y41    count_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         500.000     499.500    SLICE_X22Y41    count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         500.000     499.500    SLICE_X22Y43    count_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         500.000     499.500    SLICE_X22Y43    count_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         500.000     499.500    SLICE_X22Y43    count_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         500.000     499.500    SLICE_X22Y43    count_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         500.000     499.500    SLICE_X22Y44    count_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         500.000     499.500    SLICE_X22Y44    count_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         500.000     499.500    SLICE_X22Y44    count_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         500.000     499.500    SLICE_X22Y44    count_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay         25196 Endpoints
Min Delay         25196 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 buf_reg_3/genblk1[20].reg1/d/Q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            mem/disMem/memory_reg_512_639_24_24/DP.HIGH/WE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.322ns  (logic 3.594ns (9.895%)  route 32.728ns (90.105%))
  Logic Levels:           22  (FDRE=1 LUT3=1 LUT4=2 LUT5=2 LUT6=16)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y10         FDRE                         0.000     0.000 r  buf_reg_3/genblk1[20].reg1/d/Q_reg/C
    SLICE_X28Y10         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  buf_reg_3/genblk1[20].reg1/d/Q_reg/Q
                         net (fo=260, routed)         9.049     9.567    control_unit/out[20]
    SLICE_X23Y17         LUT6 (Prop_lut6_I5_O)        0.124     9.691 f  control_unit/Q_i_9__3/O
                         net (fo=1, routed)           0.149     9.840    control_unit/mainDecoder/Q_i_2__25_1
    SLICE_X23Y17         LUT6 (Prop_lut6_I4_O)        0.124     9.964 r  control_unit/mainDecoder/Q_i_5__9/O
                         net (fo=1, routed)           0.958    10.923    control_unit/mainDecoder/Q_i_5__9_n_0
    SLICE_X22Y15         LUT6 (Prop_lut6_I1_O)        0.124    11.047 r  control_unit/mainDecoder/Q_i_2__25/O
                         net (fo=4, routed)           0.943    11.990    control_unit/mainDecoder/Q_i_2__25_n_0
    SLICE_X22Y10         LUT6 (Prop_lut6_I5_O)        0.124    12.114 r  control_unit/mainDecoder/Q_i_6__3/O
                         net (fo=1, routed)           0.717    12.831    control_unit/mainDecoder/Q_i_6__3_n_0
    SLICE_X22Y13         LUT6 (Prop_lut6_I1_O)        0.124    12.955 f  control_unit/mainDecoder/Q_i_2__20/O
                         net (fo=3, routed)           0.817    13.772    control_unit/mainDecoder/Q_i_2__20_n_0
    SLICE_X23Y15         LUT6 (Prop_lut6_I5_O)        0.124    13.896 r  control_unit/mainDecoder/Q_i_6__2/O
                         net (fo=1, routed)           0.833    14.729    control_unit/mainDecoder/Q_i_6__2_n_0
    SLICE_X21Y12         LUT6 (Prop_lut6_I1_O)        0.124    14.853 f  control_unit/mainDecoder/Q_i_2__15/O
                         net (fo=3, routed)           0.579    15.432    control_unit/mainDecoder/Q_i_2__15_n_0
    SLICE_X19Y10         LUT6 (Prop_lut6_I5_O)        0.124    15.556 r  control_unit/mainDecoder/Q_i_8__1/O
                         net (fo=1, routed)           0.826    16.382    control_unit/mainDecoder/Q_i_8__1_n_0
    SLICE_X18Y11         LUT6 (Prop_lut6_I1_O)        0.124    16.506 f  control_unit/mainDecoder/Q_i_5__6/O
                         net (fo=2, routed)           0.573    17.079    control_unit/mainDecoder/Q_i_5__6_n_0
    SLICE_X17Y11         LUT6 (Prop_lut6_I5_O)        0.124    17.203 r  control_unit/mainDecoder/Q_i_8__0/O
                         net (fo=1, routed)           0.302    17.506    control_unit/mainDecoder/Q_i_8__0_n_0
    SLICE_X15Y11         LUT6 (Prop_lut6_I1_O)        0.124    17.630 f  control_unit/mainDecoder/Q_i_5__3/O
                         net (fo=2, routed)           0.890    18.520    control_unit/mainDecoder/Q_i_5__3_n_0
    SLICE_X14Y11         LUT6 (Prop_lut6_I5_O)        0.124    18.644 r  control_unit/mainDecoder/Q_i_6__0/O
                         net (fo=1, routed)           0.979    19.623    control_unit/mainDecoder/Q_i_6__0_n_0
    SLICE_X13Y12         LUT6 (Prop_lut6_I1_O)        0.124    19.747 f  control_unit/mainDecoder/Q_i_2__0/O
                         net (fo=4, routed)           0.875    20.622    control_unit/mainDecoder/Q_i_2__0_n_0
    SLICE_X14Y13         LUT5 (Prop_lut5_I2_O)        0.124    20.746 r  control_unit/mainDecoder/Q_i_2/O
                         net (fo=4, routed)           0.327    21.073    control_unit/mainDecoder/Q_i_2_n_0
    SLICE_X14Y14         LUT6 (Prop_lut6_I1_O)        0.124    21.197 f  control_unit/mainDecoder/Q_i_1__30/O
                         net (fo=4, routed)           0.196    21.393    control_unit/mainDecoder/state_reg[0]_1
    SLICE_X14Y14         LUT5 (Prop_lut5_I4_O)        0.124    21.517 f  control_unit/mainDecoder/register_file_i_4/O
                         net (fo=34, routed)          2.669    24.186    control_unit/mainDecoder/D[29]
    SLICE_X13Y11         LUT3 (Prop_lut3_I2_O)        0.152    24.338 f  control_unit/mainDecoder/mem_i_5/O
                         net (fo=3, routed)           1.239    25.577    mem/address[29]
    SLICE_X17Y12         LUT6 (Prop_lut6_I3_O)        0.332    25.909 f  mem/RD[31]_INST_0_i_2/O
                         net (fo=34, routed)          3.000    28.909    mem/RD[31]_INST_0_i_2_n_0
    SLICE_X22Y20         LUT4 (Prop_lut4_I0_O)        0.124    29.033 r  mem/disMem_i_1/O
                         net (fo=4, routed)           1.027    30.061    mem/disMem/isWrite
    SLICE_X22Y22         LUT4 (Prop_lut4_I3_O)        0.152    30.213 r  mem/disMem/memory_reg_0_127_24_24_i_3/O
                         net (fo=20, routed)          2.053    32.265    mem/disMem/p_0_in0_out[24]
    SLICE_X25Y46         LUT6 (Prop_lut6_I1_O)        0.332    32.597 r  mem/disMem/memory_reg_512_639_24_24_i_1/O
                         net (fo=32, routed)          3.724    36.322    mem/disMem/memory_reg_512_639_24_24/WE
    SLICE_X24Y88         RAMD64E                                      r  mem/disMem/memory_reg_512_639_24_24/DP.HIGH/WE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 buf_reg_3/genblk1[20].reg1/d/Q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            mem/disMem/memory_reg_512_639_24_24/DP.LOW/WE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.322ns  (logic 3.594ns (9.895%)  route 32.728ns (90.105%))
  Logic Levels:           22  (FDRE=1 LUT3=1 LUT4=2 LUT5=2 LUT6=16)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y10         FDRE                         0.000     0.000 r  buf_reg_3/genblk1[20].reg1/d/Q_reg/C
    SLICE_X28Y10         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  buf_reg_3/genblk1[20].reg1/d/Q_reg/Q
                         net (fo=260, routed)         9.049     9.567    control_unit/out[20]
    SLICE_X23Y17         LUT6 (Prop_lut6_I5_O)        0.124     9.691 f  control_unit/Q_i_9__3/O
                         net (fo=1, routed)           0.149     9.840    control_unit/mainDecoder/Q_i_2__25_1
    SLICE_X23Y17         LUT6 (Prop_lut6_I4_O)        0.124     9.964 r  control_unit/mainDecoder/Q_i_5__9/O
                         net (fo=1, routed)           0.958    10.923    control_unit/mainDecoder/Q_i_5__9_n_0
    SLICE_X22Y15         LUT6 (Prop_lut6_I1_O)        0.124    11.047 r  control_unit/mainDecoder/Q_i_2__25/O
                         net (fo=4, routed)           0.943    11.990    control_unit/mainDecoder/Q_i_2__25_n_0
    SLICE_X22Y10         LUT6 (Prop_lut6_I5_O)        0.124    12.114 r  control_unit/mainDecoder/Q_i_6__3/O
                         net (fo=1, routed)           0.717    12.831    control_unit/mainDecoder/Q_i_6__3_n_0
    SLICE_X22Y13         LUT6 (Prop_lut6_I1_O)        0.124    12.955 f  control_unit/mainDecoder/Q_i_2__20/O
                         net (fo=3, routed)           0.817    13.772    control_unit/mainDecoder/Q_i_2__20_n_0
    SLICE_X23Y15         LUT6 (Prop_lut6_I5_O)        0.124    13.896 r  control_unit/mainDecoder/Q_i_6__2/O
                         net (fo=1, routed)           0.833    14.729    control_unit/mainDecoder/Q_i_6__2_n_0
    SLICE_X21Y12         LUT6 (Prop_lut6_I1_O)        0.124    14.853 f  control_unit/mainDecoder/Q_i_2__15/O
                         net (fo=3, routed)           0.579    15.432    control_unit/mainDecoder/Q_i_2__15_n_0
    SLICE_X19Y10         LUT6 (Prop_lut6_I5_O)        0.124    15.556 r  control_unit/mainDecoder/Q_i_8__1/O
                         net (fo=1, routed)           0.826    16.382    control_unit/mainDecoder/Q_i_8__1_n_0
    SLICE_X18Y11         LUT6 (Prop_lut6_I1_O)        0.124    16.506 f  control_unit/mainDecoder/Q_i_5__6/O
                         net (fo=2, routed)           0.573    17.079    control_unit/mainDecoder/Q_i_5__6_n_0
    SLICE_X17Y11         LUT6 (Prop_lut6_I5_O)        0.124    17.203 r  control_unit/mainDecoder/Q_i_8__0/O
                         net (fo=1, routed)           0.302    17.506    control_unit/mainDecoder/Q_i_8__0_n_0
    SLICE_X15Y11         LUT6 (Prop_lut6_I1_O)        0.124    17.630 f  control_unit/mainDecoder/Q_i_5__3/O
                         net (fo=2, routed)           0.890    18.520    control_unit/mainDecoder/Q_i_5__3_n_0
    SLICE_X14Y11         LUT6 (Prop_lut6_I5_O)        0.124    18.644 r  control_unit/mainDecoder/Q_i_6__0/O
                         net (fo=1, routed)           0.979    19.623    control_unit/mainDecoder/Q_i_6__0_n_0
    SLICE_X13Y12         LUT6 (Prop_lut6_I1_O)        0.124    19.747 f  control_unit/mainDecoder/Q_i_2__0/O
                         net (fo=4, routed)           0.875    20.622    control_unit/mainDecoder/Q_i_2__0_n_0
    SLICE_X14Y13         LUT5 (Prop_lut5_I2_O)        0.124    20.746 r  control_unit/mainDecoder/Q_i_2/O
                         net (fo=4, routed)           0.327    21.073    control_unit/mainDecoder/Q_i_2_n_0
    SLICE_X14Y14         LUT6 (Prop_lut6_I1_O)        0.124    21.197 f  control_unit/mainDecoder/Q_i_1__30/O
                         net (fo=4, routed)           0.196    21.393    control_unit/mainDecoder/state_reg[0]_1
    SLICE_X14Y14         LUT5 (Prop_lut5_I4_O)        0.124    21.517 f  control_unit/mainDecoder/register_file_i_4/O
                         net (fo=34, routed)          2.669    24.186    control_unit/mainDecoder/D[29]
    SLICE_X13Y11         LUT3 (Prop_lut3_I2_O)        0.152    24.338 f  control_unit/mainDecoder/mem_i_5/O
                         net (fo=3, routed)           1.239    25.577    mem/address[29]
    SLICE_X17Y12         LUT6 (Prop_lut6_I3_O)        0.332    25.909 f  mem/RD[31]_INST_0_i_2/O
                         net (fo=34, routed)          3.000    28.909    mem/RD[31]_INST_0_i_2_n_0
    SLICE_X22Y20         LUT4 (Prop_lut4_I0_O)        0.124    29.033 r  mem/disMem_i_1/O
                         net (fo=4, routed)           1.027    30.061    mem/disMem/isWrite
    SLICE_X22Y22         LUT4 (Prop_lut4_I3_O)        0.152    30.213 r  mem/disMem/memory_reg_0_127_24_24_i_3/O
                         net (fo=20, routed)          2.053    32.265    mem/disMem/p_0_in0_out[24]
    SLICE_X25Y46         LUT6 (Prop_lut6_I1_O)        0.332    32.597 r  mem/disMem/memory_reg_512_639_24_24_i_1/O
                         net (fo=32, routed)          3.724    36.322    mem/disMem/memory_reg_512_639_24_24/WE
    SLICE_X24Y88         RAMD64E                                      r  mem/disMem/memory_reg_512_639_24_24/DP.LOW/WE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 buf_reg_3/genblk1[20].reg1/d/Q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            mem/disMem/memory_reg_512_639_24_24/SP.HIGH/WE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.322ns  (logic 3.594ns (9.895%)  route 32.728ns (90.105%))
  Logic Levels:           22  (FDRE=1 LUT3=1 LUT4=2 LUT5=2 LUT6=16)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y10         FDRE                         0.000     0.000 r  buf_reg_3/genblk1[20].reg1/d/Q_reg/C
    SLICE_X28Y10         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  buf_reg_3/genblk1[20].reg1/d/Q_reg/Q
                         net (fo=260, routed)         9.049     9.567    control_unit/out[20]
    SLICE_X23Y17         LUT6 (Prop_lut6_I5_O)        0.124     9.691 f  control_unit/Q_i_9__3/O
                         net (fo=1, routed)           0.149     9.840    control_unit/mainDecoder/Q_i_2__25_1
    SLICE_X23Y17         LUT6 (Prop_lut6_I4_O)        0.124     9.964 r  control_unit/mainDecoder/Q_i_5__9/O
                         net (fo=1, routed)           0.958    10.923    control_unit/mainDecoder/Q_i_5__9_n_0
    SLICE_X22Y15         LUT6 (Prop_lut6_I1_O)        0.124    11.047 r  control_unit/mainDecoder/Q_i_2__25/O
                         net (fo=4, routed)           0.943    11.990    control_unit/mainDecoder/Q_i_2__25_n_0
    SLICE_X22Y10         LUT6 (Prop_lut6_I5_O)        0.124    12.114 r  control_unit/mainDecoder/Q_i_6__3/O
                         net (fo=1, routed)           0.717    12.831    control_unit/mainDecoder/Q_i_6__3_n_0
    SLICE_X22Y13         LUT6 (Prop_lut6_I1_O)        0.124    12.955 f  control_unit/mainDecoder/Q_i_2__20/O
                         net (fo=3, routed)           0.817    13.772    control_unit/mainDecoder/Q_i_2__20_n_0
    SLICE_X23Y15         LUT6 (Prop_lut6_I5_O)        0.124    13.896 r  control_unit/mainDecoder/Q_i_6__2/O
                         net (fo=1, routed)           0.833    14.729    control_unit/mainDecoder/Q_i_6__2_n_0
    SLICE_X21Y12         LUT6 (Prop_lut6_I1_O)        0.124    14.853 f  control_unit/mainDecoder/Q_i_2__15/O
                         net (fo=3, routed)           0.579    15.432    control_unit/mainDecoder/Q_i_2__15_n_0
    SLICE_X19Y10         LUT6 (Prop_lut6_I5_O)        0.124    15.556 r  control_unit/mainDecoder/Q_i_8__1/O
                         net (fo=1, routed)           0.826    16.382    control_unit/mainDecoder/Q_i_8__1_n_0
    SLICE_X18Y11         LUT6 (Prop_lut6_I1_O)        0.124    16.506 f  control_unit/mainDecoder/Q_i_5__6/O
                         net (fo=2, routed)           0.573    17.079    control_unit/mainDecoder/Q_i_5__6_n_0
    SLICE_X17Y11         LUT6 (Prop_lut6_I5_O)        0.124    17.203 r  control_unit/mainDecoder/Q_i_8__0/O
                         net (fo=1, routed)           0.302    17.506    control_unit/mainDecoder/Q_i_8__0_n_0
    SLICE_X15Y11         LUT6 (Prop_lut6_I1_O)        0.124    17.630 f  control_unit/mainDecoder/Q_i_5__3/O
                         net (fo=2, routed)           0.890    18.520    control_unit/mainDecoder/Q_i_5__3_n_0
    SLICE_X14Y11         LUT6 (Prop_lut6_I5_O)        0.124    18.644 r  control_unit/mainDecoder/Q_i_6__0/O
                         net (fo=1, routed)           0.979    19.623    control_unit/mainDecoder/Q_i_6__0_n_0
    SLICE_X13Y12         LUT6 (Prop_lut6_I1_O)        0.124    19.747 f  control_unit/mainDecoder/Q_i_2__0/O
                         net (fo=4, routed)           0.875    20.622    control_unit/mainDecoder/Q_i_2__0_n_0
    SLICE_X14Y13         LUT5 (Prop_lut5_I2_O)        0.124    20.746 r  control_unit/mainDecoder/Q_i_2/O
                         net (fo=4, routed)           0.327    21.073    control_unit/mainDecoder/Q_i_2_n_0
    SLICE_X14Y14         LUT6 (Prop_lut6_I1_O)        0.124    21.197 f  control_unit/mainDecoder/Q_i_1__30/O
                         net (fo=4, routed)           0.196    21.393    control_unit/mainDecoder/state_reg[0]_1
    SLICE_X14Y14         LUT5 (Prop_lut5_I4_O)        0.124    21.517 f  control_unit/mainDecoder/register_file_i_4/O
                         net (fo=34, routed)          2.669    24.186    control_unit/mainDecoder/D[29]
    SLICE_X13Y11         LUT3 (Prop_lut3_I2_O)        0.152    24.338 f  control_unit/mainDecoder/mem_i_5/O
                         net (fo=3, routed)           1.239    25.577    mem/address[29]
    SLICE_X17Y12         LUT6 (Prop_lut6_I3_O)        0.332    25.909 f  mem/RD[31]_INST_0_i_2/O
                         net (fo=34, routed)          3.000    28.909    mem/RD[31]_INST_0_i_2_n_0
    SLICE_X22Y20         LUT4 (Prop_lut4_I0_O)        0.124    29.033 r  mem/disMem_i_1/O
                         net (fo=4, routed)           1.027    30.061    mem/disMem/isWrite
    SLICE_X22Y22         LUT4 (Prop_lut4_I3_O)        0.152    30.213 r  mem/disMem/memory_reg_0_127_24_24_i_3/O
                         net (fo=20, routed)          2.053    32.265    mem/disMem/p_0_in0_out[24]
    SLICE_X25Y46         LUT6 (Prop_lut6_I1_O)        0.332    32.597 r  mem/disMem/memory_reg_512_639_24_24_i_1/O
                         net (fo=32, routed)          3.724    36.322    mem/disMem/memory_reg_512_639_24_24/WE
    SLICE_X24Y88         RAMD64E                                      r  mem/disMem/memory_reg_512_639_24_24/SP.HIGH/WE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 buf_reg_3/genblk1[20].reg1/d/Q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            mem/disMem/memory_reg_512_639_24_24/SP.LOW/WE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.322ns  (logic 3.594ns (9.895%)  route 32.728ns (90.105%))
  Logic Levels:           22  (FDRE=1 LUT3=1 LUT4=2 LUT5=2 LUT6=16)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y10         FDRE                         0.000     0.000 r  buf_reg_3/genblk1[20].reg1/d/Q_reg/C
    SLICE_X28Y10         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  buf_reg_3/genblk1[20].reg1/d/Q_reg/Q
                         net (fo=260, routed)         9.049     9.567    control_unit/out[20]
    SLICE_X23Y17         LUT6 (Prop_lut6_I5_O)        0.124     9.691 f  control_unit/Q_i_9__3/O
                         net (fo=1, routed)           0.149     9.840    control_unit/mainDecoder/Q_i_2__25_1
    SLICE_X23Y17         LUT6 (Prop_lut6_I4_O)        0.124     9.964 r  control_unit/mainDecoder/Q_i_5__9/O
                         net (fo=1, routed)           0.958    10.923    control_unit/mainDecoder/Q_i_5__9_n_0
    SLICE_X22Y15         LUT6 (Prop_lut6_I1_O)        0.124    11.047 r  control_unit/mainDecoder/Q_i_2__25/O
                         net (fo=4, routed)           0.943    11.990    control_unit/mainDecoder/Q_i_2__25_n_0
    SLICE_X22Y10         LUT6 (Prop_lut6_I5_O)        0.124    12.114 r  control_unit/mainDecoder/Q_i_6__3/O
                         net (fo=1, routed)           0.717    12.831    control_unit/mainDecoder/Q_i_6__3_n_0
    SLICE_X22Y13         LUT6 (Prop_lut6_I1_O)        0.124    12.955 f  control_unit/mainDecoder/Q_i_2__20/O
                         net (fo=3, routed)           0.817    13.772    control_unit/mainDecoder/Q_i_2__20_n_0
    SLICE_X23Y15         LUT6 (Prop_lut6_I5_O)        0.124    13.896 r  control_unit/mainDecoder/Q_i_6__2/O
                         net (fo=1, routed)           0.833    14.729    control_unit/mainDecoder/Q_i_6__2_n_0
    SLICE_X21Y12         LUT6 (Prop_lut6_I1_O)        0.124    14.853 f  control_unit/mainDecoder/Q_i_2__15/O
                         net (fo=3, routed)           0.579    15.432    control_unit/mainDecoder/Q_i_2__15_n_0
    SLICE_X19Y10         LUT6 (Prop_lut6_I5_O)        0.124    15.556 r  control_unit/mainDecoder/Q_i_8__1/O
                         net (fo=1, routed)           0.826    16.382    control_unit/mainDecoder/Q_i_8__1_n_0
    SLICE_X18Y11         LUT6 (Prop_lut6_I1_O)        0.124    16.506 f  control_unit/mainDecoder/Q_i_5__6/O
                         net (fo=2, routed)           0.573    17.079    control_unit/mainDecoder/Q_i_5__6_n_0
    SLICE_X17Y11         LUT6 (Prop_lut6_I5_O)        0.124    17.203 r  control_unit/mainDecoder/Q_i_8__0/O
                         net (fo=1, routed)           0.302    17.506    control_unit/mainDecoder/Q_i_8__0_n_0
    SLICE_X15Y11         LUT6 (Prop_lut6_I1_O)        0.124    17.630 f  control_unit/mainDecoder/Q_i_5__3/O
                         net (fo=2, routed)           0.890    18.520    control_unit/mainDecoder/Q_i_5__3_n_0
    SLICE_X14Y11         LUT6 (Prop_lut6_I5_O)        0.124    18.644 r  control_unit/mainDecoder/Q_i_6__0/O
                         net (fo=1, routed)           0.979    19.623    control_unit/mainDecoder/Q_i_6__0_n_0
    SLICE_X13Y12         LUT6 (Prop_lut6_I1_O)        0.124    19.747 f  control_unit/mainDecoder/Q_i_2__0/O
                         net (fo=4, routed)           0.875    20.622    control_unit/mainDecoder/Q_i_2__0_n_0
    SLICE_X14Y13         LUT5 (Prop_lut5_I2_O)        0.124    20.746 r  control_unit/mainDecoder/Q_i_2/O
                         net (fo=4, routed)           0.327    21.073    control_unit/mainDecoder/Q_i_2_n_0
    SLICE_X14Y14         LUT6 (Prop_lut6_I1_O)        0.124    21.197 f  control_unit/mainDecoder/Q_i_1__30/O
                         net (fo=4, routed)           0.196    21.393    control_unit/mainDecoder/state_reg[0]_1
    SLICE_X14Y14         LUT5 (Prop_lut5_I4_O)        0.124    21.517 f  control_unit/mainDecoder/register_file_i_4/O
                         net (fo=34, routed)          2.669    24.186    control_unit/mainDecoder/D[29]
    SLICE_X13Y11         LUT3 (Prop_lut3_I2_O)        0.152    24.338 f  control_unit/mainDecoder/mem_i_5/O
                         net (fo=3, routed)           1.239    25.577    mem/address[29]
    SLICE_X17Y12         LUT6 (Prop_lut6_I3_O)        0.332    25.909 f  mem/RD[31]_INST_0_i_2/O
                         net (fo=34, routed)          3.000    28.909    mem/RD[31]_INST_0_i_2_n_0
    SLICE_X22Y20         LUT4 (Prop_lut4_I0_O)        0.124    29.033 r  mem/disMem_i_1/O
                         net (fo=4, routed)           1.027    30.061    mem/disMem/isWrite
    SLICE_X22Y22         LUT4 (Prop_lut4_I3_O)        0.152    30.213 r  mem/disMem/memory_reg_0_127_24_24_i_3/O
                         net (fo=20, routed)          2.053    32.265    mem/disMem/p_0_in0_out[24]
    SLICE_X25Y46         LUT6 (Prop_lut6_I1_O)        0.332    32.597 r  mem/disMem/memory_reg_512_639_24_24_i_1/O
                         net (fo=32, routed)          3.724    36.322    mem/disMem/memory_reg_512_639_24_24/WE
    SLICE_X24Y88         RAMD64E                                      r  mem/disMem/memory_reg_512_639_24_24/SP.LOW/WE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 buf_reg_3/genblk1[20].reg1/d/Q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            mem/disMem/memory_reg_1792_1919_24_24/DP.HIGH/WE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.933ns  (logic 3.594ns (10.002%)  route 32.339ns (89.998%))
  Logic Levels:           22  (FDRE=1 LUT3=1 LUT4=2 LUT5=2 LUT6=16)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y10         FDRE                         0.000     0.000 r  buf_reg_3/genblk1[20].reg1/d/Q_reg/C
    SLICE_X28Y10         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  buf_reg_3/genblk1[20].reg1/d/Q_reg/Q
                         net (fo=260, routed)         9.049     9.567    control_unit/out[20]
    SLICE_X23Y17         LUT6 (Prop_lut6_I5_O)        0.124     9.691 f  control_unit/Q_i_9__3/O
                         net (fo=1, routed)           0.149     9.840    control_unit/mainDecoder/Q_i_2__25_1
    SLICE_X23Y17         LUT6 (Prop_lut6_I4_O)        0.124     9.964 r  control_unit/mainDecoder/Q_i_5__9/O
                         net (fo=1, routed)           0.958    10.923    control_unit/mainDecoder/Q_i_5__9_n_0
    SLICE_X22Y15         LUT6 (Prop_lut6_I1_O)        0.124    11.047 r  control_unit/mainDecoder/Q_i_2__25/O
                         net (fo=4, routed)           0.943    11.990    control_unit/mainDecoder/Q_i_2__25_n_0
    SLICE_X22Y10         LUT6 (Prop_lut6_I5_O)        0.124    12.114 r  control_unit/mainDecoder/Q_i_6__3/O
                         net (fo=1, routed)           0.717    12.831    control_unit/mainDecoder/Q_i_6__3_n_0
    SLICE_X22Y13         LUT6 (Prop_lut6_I1_O)        0.124    12.955 f  control_unit/mainDecoder/Q_i_2__20/O
                         net (fo=3, routed)           0.817    13.772    control_unit/mainDecoder/Q_i_2__20_n_0
    SLICE_X23Y15         LUT6 (Prop_lut6_I5_O)        0.124    13.896 r  control_unit/mainDecoder/Q_i_6__2/O
                         net (fo=1, routed)           0.833    14.729    control_unit/mainDecoder/Q_i_6__2_n_0
    SLICE_X21Y12         LUT6 (Prop_lut6_I1_O)        0.124    14.853 f  control_unit/mainDecoder/Q_i_2__15/O
                         net (fo=3, routed)           0.579    15.432    control_unit/mainDecoder/Q_i_2__15_n_0
    SLICE_X19Y10         LUT6 (Prop_lut6_I5_O)        0.124    15.556 r  control_unit/mainDecoder/Q_i_8__1/O
                         net (fo=1, routed)           0.826    16.382    control_unit/mainDecoder/Q_i_8__1_n_0
    SLICE_X18Y11         LUT6 (Prop_lut6_I1_O)        0.124    16.506 f  control_unit/mainDecoder/Q_i_5__6/O
                         net (fo=2, routed)           0.573    17.079    control_unit/mainDecoder/Q_i_5__6_n_0
    SLICE_X17Y11         LUT6 (Prop_lut6_I5_O)        0.124    17.203 r  control_unit/mainDecoder/Q_i_8__0/O
                         net (fo=1, routed)           0.302    17.506    control_unit/mainDecoder/Q_i_8__0_n_0
    SLICE_X15Y11         LUT6 (Prop_lut6_I1_O)        0.124    17.630 f  control_unit/mainDecoder/Q_i_5__3/O
                         net (fo=2, routed)           0.890    18.520    control_unit/mainDecoder/Q_i_5__3_n_0
    SLICE_X14Y11         LUT6 (Prop_lut6_I5_O)        0.124    18.644 r  control_unit/mainDecoder/Q_i_6__0/O
                         net (fo=1, routed)           0.979    19.623    control_unit/mainDecoder/Q_i_6__0_n_0
    SLICE_X13Y12         LUT6 (Prop_lut6_I1_O)        0.124    19.747 f  control_unit/mainDecoder/Q_i_2__0/O
                         net (fo=4, routed)           0.875    20.622    control_unit/mainDecoder/Q_i_2__0_n_0
    SLICE_X14Y13         LUT5 (Prop_lut5_I2_O)        0.124    20.746 r  control_unit/mainDecoder/Q_i_2/O
                         net (fo=4, routed)           0.327    21.073    control_unit/mainDecoder/Q_i_2_n_0
    SLICE_X14Y14         LUT6 (Prop_lut6_I1_O)        0.124    21.197 f  control_unit/mainDecoder/Q_i_1__30/O
                         net (fo=4, routed)           0.196    21.393    control_unit/mainDecoder/state_reg[0]_1
    SLICE_X14Y14         LUT5 (Prop_lut5_I4_O)        0.124    21.517 f  control_unit/mainDecoder/register_file_i_4/O
                         net (fo=34, routed)          2.669    24.186    control_unit/mainDecoder/D[29]
    SLICE_X13Y11         LUT3 (Prop_lut3_I2_O)        0.152    24.338 f  control_unit/mainDecoder/mem_i_5/O
                         net (fo=3, routed)           1.239    25.577    mem/address[29]
    SLICE_X17Y12         LUT6 (Prop_lut6_I3_O)        0.332    25.909 f  mem/RD[31]_INST_0_i_2/O
                         net (fo=34, routed)          3.000    28.909    mem/RD[31]_INST_0_i_2_n_0
    SLICE_X22Y20         LUT4 (Prop_lut4_I0_O)        0.124    29.033 r  mem/disMem_i_1/O
                         net (fo=4, routed)           1.027    30.061    mem/disMem/isWrite
    SLICE_X22Y22         LUT4 (Prop_lut4_I3_O)        0.152    30.213 r  mem/disMem/memory_reg_0_127_24_24_i_3/O
                         net (fo=20, routed)          1.859    32.071    mem/disMem/p_0_in0_out[24]
    SLICE_X25Y44         LUT6 (Prop_lut6_I4_O)        0.332    32.403 r  mem/disMem/memory_reg_1792_1919_24_24_i_1/O
                         net (fo=32, routed)          3.530    35.933    mem/disMem/memory_reg_1792_1919_24_24/WE
    SLICE_X24Y87         RAMD64E                                      r  mem/disMem/memory_reg_1792_1919_24_24/DP.HIGH/WE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 buf_reg_3/genblk1[20].reg1/d/Q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            mem/disMem/memory_reg_1792_1919_24_24/DP.LOW/WE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.933ns  (logic 3.594ns (10.002%)  route 32.339ns (89.998%))
  Logic Levels:           22  (FDRE=1 LUT3=1 LUT4=2 LUT5=2 LUT6=16)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y10         FDRE                         0.000     0.000 r  buf_reg_3/genblk1[20].reg1/d/Q_reg/C
    SLICE_X28Y10         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  buf_reg_3/genblk1[20].reg1/d/Q_reg/Q
                         net (fo=260, routed)         9.049     9.567    control_unit/out[20]
    SLICE_X23Y17         LUT6 (Prop_lut6_I5_O)        0.124     9.691 f  control_unit/Q_i_9__3/O
                         net (fo=1, routed)           0.149     9.840    control_unit/mainDecoder/Q_i_2__25_1
    SLICE_X23Y17         LUT6 (Prop_lut6_I4_O)        0.124     9.964 r  control_unit/mainDecoder/Q_i_5__9/O
                         net (fo=1, routed)           0.958    10.923    control_unit/mainDecoder/Q_i_5__9_n_0
    SLICE_X22Y15         LUT6 (Prop_lut6_I1_O)        0.124    11.047 r  control_unit/mainDecoder/Q_i_2__25/O
                         net (fo=4, routed)           0.943    11.990    control_unit/mainDecoder/Q_i_2__25_n_0
    SLICE_X22Y10         LUT6 (Prop_lut6_I5_O)        0.124    12.114 r  control_unit/mainDecoder/Q_i_6__3/O
                         net (fo=1, routed)           0.717    12.831    control_unit/mainDecoder/Q_i_6__3_n_0
    SLICE_X22Y13         LUT6 (Prop_lut6_I1_O)        0.124    12.955 f  control_unit/mainDecoder/Q_i_2__20/O
                         net (fo=3, routed)           0.817    13.772    control_unit/mainDecoder/Q_i_2__20_n_0
    SLICE_X23Y15         LUT6 (Prop_lut6_I5_O)        0.124    13.896 r  control_unit/mainDecoder/Q_i_6__2/O
                         net (fo=1, routed)           0.833    14.729    control_unit/mainDecoder/Q_i_6__2_n_0
    SLICE_X21Y12         LUT6 (Prop_lut6_I1_O)        0.124    14.853 f  control_unit/mainDecoder/Q_i_2__15/O
                         net (fo=3, routed)           0.579    15.432    control_unit/mainDecoder/Q_i_2__15_n_0
    SLICE_X19Y10         LUT6 (Prop_lut6_I5_O)        0.124    15.556 r  control_unit/mainDecoder/Q_i_8__1/O
                         net (fo=1, routed)           0.826    16.382    control_unit/mainDecoder/Q_i_8__1_n_0
    SLICE_X18Y11         LUT6 (Prop_lut6_I1_O)        0.124    16.506 f  control_unit/mainDecoder/Q_i_5__6/O
                         net (fo=2, routed)           0.573    17.079    control_unit/mainDecoder/Q_i_5__6_n_0
    SLICE_X17Y11         LUT6 (Prop_lut6_I5_O)        0.124    17.203 r  control_unit/mainDecoder/Q_i_8__0/O
                         net (fo=1, routed)           0.302    17.506    control_unit/mainDecoder/Q_i_8__0_n_0
    SLICE_X15Y11         LUT6 (Prop_lut6_I1_O)        0.124    17.630 f  control_unit/mainDecoder/Q_i_5__3/O
                         net (fo=2, routed)           0.890    18.520    control_unit/mainDecoder/Q_i_5__3_n_0
    SLICE_X14Y11         LUT6 (Prop_lut6_I5_O)        0.124    18.644 r  control_unit/mainDecoder/Q_i_6__0/O
                         net (fo=1, routed)           0.979    19.623    control_unit/mainDecoder/Q_i_6__0_n_0
    SLICE_X13Y12         LUT6 (Prop_lut6_I1_O)        0.124    19.747 f  control_unit/mainDecoder/Q_i_2__0/O
                         net (fo=4, routed)           0.875    20.622    control_unit/mainDecoder/Q_i_2__0_n_0
    SLICE_X14Y13         LUT5 (Prop_lut5_I2_O)        0.124    20.746 r  control_unit/mainDecoder/Q_i_2/O
                         net (fo=4, routed)           0.327    21.073    control_unit/mainDecoder/Q_i_2_n_0
    SLICE_X14Y14         LUT6 (Prop_lut6_I1_O)        0.124    21.197 f  control_unit/mainDecoder/Q_i_1__30/O
                         net (fo=4, routed)           0.196    21.393    control_unit/mainDecoder/state_reg[0]_1
    SLICE_X14Y14         LUT5 (Prop_lut5_I4_O)        0.124    21.517 f  control_unit/mainDecoder/register_file_i_4/O
                         net (fo=34, routed)          2.669    24.186    control_unit/mainDecoder/D[29]
    SLICE_X13Y11         LUT3 (Prop_lut3_I2_O)        0.152    24.338 f  control_unit/mainDecoder/mem_i_5/O
                         net (fo=3, routed)           1.239    25.577    mem/address[29]
    SLICE_X17Y12         LUT6 (Prop_lut6_I3_O)        0.332    25.909 f  mem/RD[31]_INST_0_i_2/O
                         net (fo=34, routed)          3.000    28.909    mem/RD[31]_INST_0_i_2_n_0
    SLICE_X22Y20         LUT4 (Prop_lut4_I0_O)        0.124    29.033 r  mem/disMem_i_1/O
                         net (fo=4, routed)           1.027    30.061    mem/disMem/isWrite
    SLICE_X22Y22         LUT4 (Prop_lut4_I3_O)        0.152    30.213 r  mem/disMem/memory_reg_0_127_24_24_i_3/O
                         net (fo=20, routed)          1.859    32.071    mem/disMem/p_0_in0_out[24]
    SLICE_X25Y44         LUT6 (Prop_lut6_I4_O)        0.332    32.403 r  mem/disMem/memory_reg_1792_1919_24_24_i_1/O
                         net (fo=32, routed)          3.530    35.933    mem/disMem/memory_reg_1792_1919_24_24/WE
    SLICE_X24Y87         RAMD64E                                      r  mem/disMem/memory_reg_1792_1919_24_24/DP.LOW/WE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 buf_reg_3/genblk1[20].reg1/d/Q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            mem/disMem/memory_reg_1792_1919_24_24/SP.HIGH/WE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.933ns  (logic 3.594ns (10.002%)  route 32.339ns (89.998%))
  Logic Levels:           22  (FDRE=1 LUT3=1 LUT4=2 LUT5=2 LUT6=16)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y10         FDRE                         0.000     0.000 r  buf_reg_3/genblk1[20].reg1/d/Q_reg/C
    SLICE_X28Y10         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  buf_reg_3/genblk1[20].reg1/d/Q_reg/Q
                         net (fo=260, routed)         9.049     9.567    control_unit/out[20]
    SLICE_X23Y17         LUT6 (Prop_lut6_I5_O)        0.124     9.691 f  control_unit/Q_i_9__3/O
                         net (fo=1, routed)           0.149     9.840    control_unit/mainDecoder/Q_i_2__25_1
    SLICE_X23Y17         LUT6 (Prop_lut6_I4_O)        0.124     9.964 r  control_unit/mainDecoder/Q_i_5__9/O
                         net (fo=1, routed)           0.958    10.923    control_unit/mainDecoder/Q_i_5__9_n_0
    SLICE_X22Y15         LUT6 (Prop_lut6_I1_O)        0.124    11.047 r  control_unit/mainDecoder/Q_i_2__25/O
                         net (fo=4, routed)           0.943    11.990    control_unit/mainDecoder/Q_i_2__25_n_0
    SLICE_X22Y10         LUT6 (Prop_lut6_I5_O)        0.124    12.114 r  control_unit/mainDecoder/Q_i_6__3/O
                         net (fo=1, routed)           0.717    12.831    control_unit/mainDecoder/Q_i_6__3_n_0
    SLICE_X22Y13         LUT6 (Prop_lut6_I1_O)        0.124    12.955 f  control_unit/mainDecoder/Q_i_2__20/O
                         net (fo=3, routed)           0.817    13.772    control_unit/mainDecoder/Q_i_2__20_n_0
    SLICE_X23Y15         LUT6 (Prop_lut6_I5_O)        0.124    13.896 r  control_unit/mainDecoder/Q_i_6__2/O
                         net (fo=1, routed)           0.833    14.729    control_unit/mainDecoder/Q_i_6__2_n_0
    SLICE_X21Y12         LUT6 (Prop_lut6_I1_O)        0.124    14.853 f  control_unit/mainDecoder/Q_i_2__15/O
                         net (fo=3, routed)           0.579    15.432    control_unit/mainDecoder/Q_i_2__15_n_0
    SLICE_X19Y10         LUT6 (Prop_lut6_I5_O)        0.124    15.556 r  control_unit/mainDecoder/Q_i_8__1/O
                         net (fo=1, routed)           0.826    16.382    control_unit/mainDecoder/Q_i_8__1_n_0
    SLICE_X18Y11         LUT6 (Prop_lut6_I1_O)        0.124    16.506 f  control_unit/mainDecoder/Q_i_5__6/O
                         net (fo=2, routed)           0.573    17.079    control_unit/mainDecoder/Q_i_5__6_n_0
    SLICE_X17Y11         LUT6 (Prop_lut6_I5_O)        0.124    17.203 r  control_unit/mainDecoder/Q_i_8__0/O
                         net (fo=1, routed)           0.302    17.506    control_unit/mainDecoder/Q_i_8__0_n_0
    SLICE_X15Y11         LUT6 (Prop_lut6_I1_O)        0.124    17.630 f  control_unit/mainDecoder/Q_i_5__3/O
                         net (fo=2, routed)           0.890    18.520    control_unit/mainDecoder/Q_i_5__3_n_0
    SLICE_X14Y11         LUT6 (Prop_lut6_I5_O)        0.124    18.644 r  control_unit/mainDecoder/Q_i_6__0/O
                         net (fo=1, routed)           0.979    19.623    control_unit/mainDecoder/Q_i_6__0_n_0
    SLICE_X13Y12         LUT6 (Prop_lut6_I1_O)        0.124    19.747 f  control_unit/mainDecoder/Q_i_2__0/O
                         net (fo=4, routed)           0.875    20.622    control_unit/mainDecoder/Q_i_2__0_n_0
    SLICE_X14Y13         LUT5 (Prop_lut5_I2_O)        0.124    20.746 r  control_unit/mainDecoder/Q_i_2/O
                         net (fo=4, routed)           0.327    21.073    control_unit/mainDecoder/Q_i_2_n_0
    SLICE_X14Y14         LUT6 (Prop_lut6_I1_O)        0.124    21.197 f  control_unit/mainDecoder/Q_i_1__30/O
                         net (fo=4, routed)           0.196    21.393    control_unit/mainDecoder/state_reg[0]_1
    SLICE_X14Y14         LUT5 (Prop_lut5_I4_O)        0.124    21.517 f  control_unit/mainDecoder/register_file_i_4/O
                         net (fo=34, routed)          2.669    24.186    control_unit/mainDecoder/D[29]
    SLICE_X13Y11         LUT3 (Prop_lut3_I2_O)        0.152    24.338 f  control_unit/mainDecoder/mem_i_5/O
                         net (fo=3, routed)           1.239    25.577    mem/address[29]
    SLICE_X17Y12         LUT6 (Prop_lut6_I3_O)        0.332    25.909 f  mem/RD[31]_INST_0_i_2/O
                         net (fo=34, routed)          3.000    28.909    mem/RD[31]_INST_0_i_2_n_0
    SLICE_X22Y20         LUT4 (Prop_lut4_I0_O)        0.124    29.033 r  mem/disMem_i_1/O
                         net (fo=4, routed)           1.027    30.061    mem/disMem/isWrite
    SLICE_X22Y22         LUT4 (Prop_lut4_I3_O)        0.152    30.213 r  mem/disMem/memory_reg_0_127_24_24_i_3/O
                         net (fo=20, routed)          1.859    32.071    mem/disMem/p_0_in0_out[24]
    SLICE_X25Y44         LUT6 (Prop_lut6_I4_O)        0.332    32.403 r  mem/disMem/memory_reg_1792_1919_24_24_i_1/O
                         net (fo=32, routed)          3.530    35.933    mem/disMem/memory_reg_1792_1919_24_24/WE
    SLICE_X24Y87         RAMD64E                                      r  mem/disMem/memory_reg_1792_1919_24_24/SP.HIGH/WE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 buf_reg_3/genblk1[20].reg1/d/Q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            mem/disMem/memory_reg_1792_1919_24_24/SP.LOW/WE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.933ns  (logic 3.594ns (10.002%)  route 32.339ns (89.998%))
  Logic Levels:           22  (FDRE=1 LUT3=1 LUT4=2 LUT5=2 LUT6=16)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y10         FDRE                         0.000     0.000 r  buf_reg_3/genblk1[20].reg1/d/Q_reg/C
    SLICE_X28Y10         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  buf_reg_3/genblk1[20].reg1/d/Q_reg/Q
                         net (fo=260, routed)         9.049     9.567    control_unit/out[20]
    SLICE_X23Y17         LUT6 (Prop_lut6_I5_O)        0.124     9.691 f  control_unit/Q_i_9__3/O
                         net (fo=1, routed)           0.149     9.840    control_unit/mainDecoder/Q_i_2__25_1
    SLICE_X23Y17         LUT6 (Prop_lut6_I4_O)        0.124     9.964 r  control_unit/mainDecoder/Q_i_5__9/O
                         net (fo=1, routed)           0.958    10.923    control_unit/mainDecoder/Q_i_5__9_n_0
    SLICE_X22Y15         LUT6 (Prop_lut6_I1_O)        0.124    11.047 r  control_unit/mainDecoder/Q_i_2__25/O
                         net (fo=4, routed)           0.943    11.990    control_unit/mainDecoder/Q_i_2__25_n_0
    SLICE_X22Y10         LUT6 (Prop_lut6_I5_O)        0.124    12.114 r  control_unit/mainDecoder/Q_i_6__3/O
                         net (fo=1, routed)           0.717    12.831    control_unit/mainDecoder/Q_i_6__3_n_0
    SLICE_X22Y13         LUT6 (Prop_lut6_I1_O)        0.124    12.955 f  control_unit/mainDecoder/Q_i_2__20/O
                         net (fo=3, routed)           0.817    13.772    control_unit/mainDecoder/Q_i_2__20_n_0
    SLICE_X23Y15         LUT6 (Prop_lut6_I5_O)        0.124    13.896 r  control_unit/mainDecoder/Q_i_6__2/O
                         net (fo=1, routed)           0.833    14.729    control_unit/mainDecoder/Q_i_6__2_n_0
    SLICE_X21Y12         LUT6 (Prop_lut6_I1_O)        0.124    14.853 f  control_unit/mainDecoder/Q_i_2__15/O
                         net (fo=3, routed)           0.579    15.432    control_unit/mainDecoder/Q_i_2__15_n_0
    SLICE_X19Y10         LUT6 (Prop_lut6_I5_O)        0.124    15.556 r  control_unit/mainDecoder/Q_i_8__1/O
                         net (fo=1, routed)           0.826    16.382    control_unit/mainDecoder/Q_i_8__1_n_0
    SLICE_X18Y11         LUT6 (Prop_lut6_I1_O)        0.124    16.506 f  control_unit/mainDecoder/Q_i_5__6/O
                         net (fo=2, routed)           0.573    17.079    control_unit/mainDecoder/Q_i_5__6_n_0
    SLICE_X17Y11         LUT6 (Prop_lut6_I5_O)        0.124    17.203 r  control_unit/mainDecoder/Q_i_8__0/O
                         net (fo=1, routed)           0.302    17.506    control_unit/mainDecoder/Q_i_8__0_n_0
    SLICE_X15Y11         LUT6 (Prop_lut6_I1_O)        0.124    17.630 f  control_unit/mainDecoder/Q_i_5__3/O
                         net (fo=2, routed)           0.890    18.520    control_unit/mainDecoder/Q_i_5__3_n_0
    SLICE_X14Y11         LUT6 (Prop_lut6_I5_O)        0.124    18.644 r  control_unit/mainDecoder/Q_i_6__0/O
                         net (fo=1, routed)           0.979    19.623    control_unit/mainDecoder/Q_i_6__0_n_0
    SLICE_X13Y12         LUT6 (Prop_lut6_I1_O)        0.124    19.747 f  control_unit/mainDecoder/Q_i_2__0/O
                         net (fo=4, routed)           0.875    20.622    control_unit/mainDecoder/Q_i_2__0_n_0
    SLICE_X14Y13         LUT5 (Prop_lut5_I2_O)        0.124    20.746 r  control_unit/mainDecoder/Q_i_2/O
                         net (fo=4, routed)           0.327    21.073    control_unit/mainDecoder/Q_i_2_n_0
    SLICE_X14Y14         LUT6 (Prop_lut6_I1_O)        0.124    21.197 f  control_unit/mainDecoder/Q_i_1__30/O
                         net (fo=4, routed)           0.196    21.393    control_unit/mainDecoder/state_reg[0]_1
    SLICE_X14Y14         LUT5 (Prop_lut5_I4_O)        0.124    21.517 f  control_unit/mainDecoder/register_file_i_4/O
                         net (fo=34, routed)          2.669    24.186    control_unit/mainDecoder/D[29]
    SLICE_X13Y11         LUT3 (Prop_lut3_I2_O)        0.152    24.338 f  control_unit/mainDecoder/mem_i_5/O
                         net (fo=3, routed)           1.239    25.577    mem/address[29]
    SLICE_X17Y12         LUT6 (Prop_lut6_I3_O)        0.332    25.909 f  mem/RD[31]_INST_0_i_2/O
                         net (fo=34, routed)          3.000    28.909    mem/RD[31]_INST_0_i_2_n_0
    SLICE_X22Y20         LUT4 (Prop_lut4_I0_O)        0.124    29.033 r  mem/disMem_i_1/O
                         net (fo=4, routed)           1.027    30.061    mem/disMem/isWrite
    SLICE_X22Y22         LUT4 (Prop_lut4_I3_O)        0.152    30.213 r  mem/disMem/memory_reg_0_127_24_24_i_3/O
                         net (fo=20, routed)          1.859    32.071    mem/disMem/p_0_in0_out[24]
    SLICE_X25Y44         LUT6 (Prop_lut6_I4_O)        0.332    32.403 r  mem/disMem/memory_reg_1792_1919_24_24_i_1/O
                         net (fo=32, routed)          3.530    35.933    mem/disMem/memory_reg_1792_1919_24_24/WE
    SLICE_X24Y87         RAMD64E                                      r  mem/disMem/memory_reg_1792_1919_24_24/SP.LOW/WE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 buf_reg_3/genblk1[20].reg1/d/Q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            mem/disMem/memory_reg_1536_1663_15_15/DP.HIGH/WE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.932ns  (logic 3.588ns (9.985%)  route 32.344ns (90.015%))
  Logic Levels:           22  (FDRE=1 LUT3=1 LUT4=2 LUT5=2 LUT6=16)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y10         FDRE                         0.000     0.000 r  buf_reg_3/genblk1[20].reg1/d/Q_reg/C
    SLICE_X28Y10         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  buf_reg_3/genblk1[20].reg1/d/Q_reg/Q
                         net (fo=260, routed)         9.049     9.567    control_unit/out[20]
    SLICE_X23Y17         LUT6 (Prop_lut6_I5_O)        0.124     9.691 f  control_unit/Q_i_9__3/O
                         net (fo=1, routed)           0.149     9.840    control_unit/mainDecoder/Q_i_2__25_1
    SLICE_X23Y17         LUT6 (Prop_lut6_I4_O)        0.124     9.964 r  control_unit/mainDecoder/Q_i_5__9/O
                         net (fo=1, routed)           0.958    10.923    control_unit/mainDecoder/Q_i_5__9_n_0
    SLICE_X22Y15         LUT6 (Prop_lut6_I1_O)        0.124    11.047 r  control_unit/mainDecoder/Q_i_2__25/O
                         net (fo=4, routed)           0.943    11.990    control_unit/mainDecoder/Q_i_2__25_n_0
    SLICE_X22Y10         LUT6 (Prop_lut6_I5_O)        0.124    12.114 r  control_unit/mainDecoder/Q_i_6__3/O
                         net (fo=1, routed)           0.717    12.831    control_unit/mainDecoder/Q_i_6__3_n_0
    SLICE_X22Y13         LUT6 (Prop_lut6_I1_O)        0.124    12.955 f  control_unit/mainDecoder/Q_i_2__20/O
                         net (fo=3, routed)           0.817    13.772    control_unit/mainDecoder/Q_i_2__20_n_0
    SLICE_X23Y15         LUT6 (Prop_lut6_I5_O)        0.124    13.896 r  control_unit/mainDecoder/Q_i_6__2/O
                         net (fo=1, routed)           0.833    14.729    control_unit/mainDecoder/Q_i_6__2_n_0
    SLICE_X21Y12         LUT6 (Prop_lut6_I1_O)        0.124    14.853 f  control_unit/mainDecoder/Q_i_2__15/O
                         net (fo=3, routed)           0.579    15.432    control_unit/mainDecoder/Q_i_2__15_n_0
    SLICE_X19Y10         LUT6 (Prop_lut6_I5_O)        0.124    15.556 r  control_unit/mainDecoder/Q_i_8__1/O
                         net (fo=1, routed)           0.826    16.382    control_unit/mainDecoder/Q_i_8__1_n_0
    SLICE_X18Y11         LUT6 (Prop_lut6_I1_O)        0.124    16.506 f  control_unit/mainDecoder/Q_i_5__6/O
                         net (fo=2, routed)           0.573    17.079    control_unit/mainDecoder/Q_i_5__6_n_0
    SLICE_X17Y11         LUT6 (Prop_lut6_I5_O)        0.124    17.203 r  control_unit/mainDecoder/Q_i_8__0/O
                         net (fo=1, routed)           0.302    17.506    control_unit/mainDecoder/Q_i_8__0_n_0
    SLICE_X15Y11         LUT6 (Prop_lut6_I1_O)        0.124    17.630 f  control_unit/mainDecoder/Q_i_5__3/O
                         net (fo=2, routed)           0.890    18.520    control_unit/mainDecoder/Q_i_5__3_n_0
    SLICE_X14Y11         LUT6 (Prop_lut6_I5_O)        0.124    18.644 r  control_unit/mainDecoder/Q_i_6__0/O
                         net (fo=1, routed)           0.979    19.623    control_unit/mainDecoder/Q_i_6__0_n_0
    SLICE_X13Y12         LUT6 (Prop_lut6_I1_O)        0.124    19.747 f  control_unit/mainDecoder/Q_i_2__0/O
                         net (fo=4, routed)           0.875    20.622    control_unit/mainDecoder/Q_i_2__0_n_0
    SLICE_X14Y13         LUT5 (Prop_lut5_I2_O)        0.124    20.746 r  control_unit/mainDecoder/Q_i_2/O
                         net (fo=4, routed)           0.327    21.073    control_unit/mainDecoder/Q_i_2_n_0
    SLICE_X14Y14         LUT6 (Prop_lut6_I1_O)        0.124    21.197 f  control_unit/mainDecoder/Q_i_1__30/O
                         net (fo=4, routed)           0.196    21.393    control_unit/mainDecoder/state_reg[0]_1
    SLICE_X14Y14         LUT5 (Prop_lut5_I4_O)        0.124    21.517 f  control_unit/mainDecoder/register_file_i_4/O
                         net (fo=34, routed)          2.669    24.186    control_unit/mainDecoder/D[29]
    SLICE_X13Y11         LUT3 (Prop_lut3_I2_O)        0.152    24.338 f  control_unit/mainDecoder/mem_i_5/O
                         net (fo=3, routed)           1.239    25.577    mem/address[29]
    SLICE_X17Y12         LUT6 (Prop_lut6_I3_O)        0.332    25.909 f  mem/RD[31]_INST_0_i_2/O
                         net (fo=34, routed)          3.000    28.909    mem/RD[31]_INST_0_i_2_n_0
    SLICE_X22Y20         LUT4 (Prop_lut4_I0_O)        0.124    29.033 r  mem/disMem_i_1/O
                         net (fo=4, routed)           1.025    30.058    mem/disMem/isWrite
    SLICE_X22Y22         LUT4 (Prop_lut4_I3_O)        0.152    30.210 r  mem/disMem/memory_reg_0_127_8_8_i_3/O
                         net (fo=20, routed)          2.907    33.116    mem/disMem/p_0_in0_out[8]
    SLICE_X11Y43         LUT6 (Prop_lut6_I5_O)        0.326    33.442 r  mem/disMem/memory_reg_1536_1663_8_8_i_1/O
                         net (fo=32, routed)          2.490    35.932    mem/disMem/memory_reg_1536_1663_15_15/WE
    SLICE_X0Y38          RAMD64E                                      r  mem/disMem/memory_reg_1536_1663_15_15/DP.HIGH/WE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 buf_reg_3/genblk1[20].reg1/d/Q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            mem/disMem/memory_reg_1536_1663_15_15/DP.LOW/WE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.932ns  (logic 3.588ns (9.985%)  route 32.344ns (90.015%))
  Logic Levels:           22  (FDRE=1 LUT3=1 LUT4=2 LUT5=2 LUT6=16)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y10         FDRE                         0.000     0.000 r  buf_reg_3/genblk1[20].reg1/d/Q_reg/C
    SLICE_X28Y10         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  buf_reg_3/genblk1[20].reg1/d/Q_reg/Q
                         net (fo=260, routed)         9.049     9.567    control_unit/out[20]
    SLICE_X23Y17         LUT6 (Prop_lut6_I5_O)        0.124     9.691 f  control_unit/Q_i_9__3/O
                         net (fo=1, routed)           0.149     9.840    control_unit/mainDecoder/Q_i_2__25_1
    SLICE_X23Y17         LUT6 (Prop_lut6_I4_O)        0.124     9.964 r  control_unit/mainDecoder/Q_i_5__9/O
                         net (fo=1, routed)           0.958    10.923    control_unit/mainDecoder/Q_i_5__9_n_0
    SLICE_X22Y15         LUT6 (Prop_lut6_I1_O)        0.124    11.047 r  control_unit/mainDecoder/Q_i_2__25/O
                         net (fo=4, routed)           0.943    11.990    control_unit/mainDecoder/Q_i_2__25_n_0
    SLICE_X22Y10         LUT6 (Prop_lut6_I5_O)        0.124    12.114 r  control_unit/mainDecoder/Q_i_6__3/O
                         net (fo=1, routed)           0.717    12.831    control_unit/mainDecoder/Q_i_6__3_n_0
    SLICE_X22Y13         LUT6 (Prop_lut6_I1_O)        0.124    12.955 f  control_unit/mainDecoder/Q_i_2__20/O
                         net (fo=3, routed)           0.817    13.772    control_unit/mainDecoder/Q_i_2__20_n_0
    SLICE_X23Y15         LUT6 (Prop_lut6_I5_O)        0.124    13.896 r  control_unit/mainDecoder/Q_i_6__2/O
                         net (fo=1, routed)           0.833    14.729    control_unit/mainDecoder/Q_i_6__2_n_0
    SLICE_X21Y12         LUT6 (Prop_lut6_I1_O)        0.124    14.853 f  control_unit/mainDecoder/Q_i_2__15/O
                         net (fo=3, routed)           0.579    15.432    control_unit/mainDecoder/Q_i_2__15_n_0
    SLICE_X19Y10         LUT6 (Prop_lut6_I5_O)        0.124    15.556 r  control_unit/mainDecoder/Q_i_8__1/O
                         net (fo=1, routed)           0.826    16.382    control_unit/mainDecoder/Q_i_8__1_n_0
    SLICE_X18Y11         LUT6 (Prop_lut6_I1_O)        0.124    16.506 f  control_unit/mainDecoder/Q_i_5__6/O
                         net (fo=2, routed)           0.573    17.079    control_unit/mainDecoder/Q_i_5__6_n_0
    SLICE_X17Y11         LUT6 (Prop_lut6_I5_O)        0.124    17.203 r  control_unit/mainDecoder/Q_i_8__0/O
                         net (fo=1, routed)           0.302    17.506    control_unit/mainDecoder/Q_i_8__0_n_0
    SLICE_X15Y11         LUT6 (Prop_lut6_I1_O)        0.124    17.630 f  control_unit/mainDecoder/Q_i_5__3/O
                         net (fo=2, routed)           0.890    18.520    control_unit/mainDecoder/Q_i_5__3_n_0
    SLICE_X14Y11         LUT6 (Prop_lut6_I5_O)        0.124    18.644 r  control_unit/mainDecoder/Q_i_6__0/O
                         net (fo=1, routed)           0.979    19.623    control_unit/mainDecoder/Q_i_6__0_n_0
    SLICE_X13Y12         LUT6 (Prop_lut6_I1_O)        0.124    19.747 f  control_unit/mainDecoder/Q_i_2__0/O
                         net (fo=4, routed)           0.875    20.622    control_unit/mainDecoder/Q_i_2__0_n_0
    SLICE_X14Y13         LUT5 (Prop_lut5_I2_O)        0.124    20.746 r  control_unit/mainDecoder/Q_i_2/O
                         net (fo=4, routed)           0.327    21.073    control_unit/mainDecoder/Q_i_2_n_0
    SLICE_X14Y14         LUT6 (Prop_lut6_I1_O)        0.124    21.197 f  control_unit/mainDecoder/Q_i_1__30/O
                         net (fo=4, routed)           0.196    21.393    control_unit/mainDecoder/state_reg[0]_1
    SLICE_X14Y14         LUT5 (Prop_lut5_I4_O)        0.124    21.517 f  control_unit/mainDecoder/register_file_i_4/O
                         net (fo=34, routed)          2.669    24.186    control_unit/mainDecoder/D[29]
    SLICE_X13Y11         LUT3 (Prop_lut3_I2_O)        0.152    24.338 f  control_unit/mainDecoder/mem_i_5/O
                         net (fo=3, routed)           1.239    25.577    mem/address[29]
    SLICE_X17Y12         LUT6 (Prop_lut6_I3_O)        0.332    25.909 f  mem/RD[31]_INST_0_i_2/O
                         net (fo=34, routed)          3.000    28.909    mem/RD[31]_INST_0_i_2_n_0
    SLICE_X22Y20         LUT4 (Prop_lut4_I0_O)        0.124    29.033 r  mem/disMem_i_1/O
                         net (fo=4, routed)           1.025    30.058    mem/disMem/isWrite
    SLICE_X22Y22         LUT4 (Prop_lut4_I3_O)        0.152    30.210 r  mem/disMem/memory_reg_0_127_8_8_i_3/O
                         net (fo=20, routed)          2.907    33.116    mem/disMem/p_0_in0_out[8]
    SLICE_X11Y43         LUT6 (Prop_lut6_I5_O)        0.326    33.442 r  mem/disMem/memory_reg_1536_1663_8_8_i_1/O
                         net (fo=32, routed)          2.490    35.932    mem/disMem/memory_reg_1536_1663_15_15/WE
    SLICE_X0Y38          RAMD64E                                      r  mem/disMem/memory_reg_1536_1663_15_15/DP.LOW/WE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dispDriver/encode_R/genblk1.balance_acc_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dispDriver/encode_R/genblk1.balance_acc_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.220ns  (logic 0.141ns (64.051%)  route 0.079ns (35.949%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y49         FDRE                         0.000     0.000 r  dispDriver/encode_R/genblk1.balance_acc_reg[2]/C
    SLICE_X41Y49         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  dispDriver/encode_R/genblk1.balance_acc_reg[2]/Q
                         net (fo=8, routed)           0.079     0.220    dispDriver/encode_R/genblk1.balance_acc[2]
    SLICE_X41Y49         FDRE                                         r  dispDriver/encode_R/genblk1.balance_acc_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PC1_reg[17]/C
                            (rising edge-triggered cell FDRE)
  Destination:            buf_reg_4/genblk1[17].reg1/d/Q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.262ns  (logic 0.141ns (53.787%)  route 0.121ns (46.213%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y9          FDRE                         0.000     0.000 r  PC1_reg[17]/C
    SLICE_X19Y9          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  PC1_reg[17]/Q
                         net (fo=3, routed)           0.121     0.262    buf_reg_4/genblk1[17].reg1/d/Q[0]
    SLICE_X17Y9          FDRE                                         r  buf_reg_4/genblk1[17].reg1/d/Q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PC1_reg[8]/C
                            (rising edge-triggered cell FDSE)
  Destination:            buf_reg_4/genblk1[8].reg1/d/Q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.268ns  (logic 0.141ns (52.576%)  route 0.127ns (47.424%))
  Logic Levels:           1  (FDSE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y11         FDSE                         0.000     0.000 r  PC1_reg[8]/C
    SLICE_X25Y11         FDSE (Prop_fdse_C_Q)         0.141     0.141 r  PC1_reg[8]/Q
                         net (fo=3, routed)           0.127     0.268    buf_reg_4/genblk1[8].reg1/d/Q[0]
    SLICE_X22Y11         FDRE                                         r  buf_reg_4/genblk1[8].reg1/d/Q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PC1_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            buf_reg_4/genblk1[4].reg1/d/Q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.272ns  (logic 0.141ns (51.844%)  route 0.131ns (48.156%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y13         FDRE                         0.000     0.000 r  PC1_reg[4]/C
    SLICE_X23Y13         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  PC1_reg[4]/Q
                         net (fo=4, routed)           0.131     0.272    buf_reg_4/genblk1[4].reg1/d/Q[0]
    SLICE_X23Y14         FDRE                                         r  buf_reg_4/genblk1[4].reg1/d/Q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dispDriver/encode_R/genblk1.balance_acc_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dispDriver/encode_R/genblk1.balance_acc_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.277ns  (logic 0.128ns (46.219%)  route 0.149ns (53.781%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y49         FDRE                         0.000     0.000 r  dispDriver/encode_R/genblk1.balance_acc_reg[1]/C
    SLICE_X41Y49         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  dispDriver/encode_R/genblk1.balance_acc_reg[1]/Q
                         net (fo=8, routed)           0.149     0.277    dispDriver/encode_R/genblk1.balance_acc[1]
    SLICE_X41Y49         FDRE                                         r  dispDriver/encode_R/genblk1.balance_acc_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PC1_reg[20]/C
                            (rising edge-triggered cell FDRE)
  Destination:            buf_reg_4/genblk1[20].reg1/d/Q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.280ns  (logic 0.141ns (50.273%)  route 0.139ns (49.727%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y10         FDRE                         0.000     0.000 r  PC1_reg[20]/C
    SLICE_X17Y10         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  PC1_reg[20]/Q
                         net (fo=3, routed)           0.139     0.280    buf_reg_4/genblk1[20].reg1/d/Q[0]
    SLICE_X17Y9          FDRE                                         r  buf_reg_4/genblk1[20].reg1/d/Q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dispDriver/CounterX_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dispDriver/hSync_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.281ns  (logic 0.186ns (66.159%)  route 0.095ns (33.841%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y35         FDRE                         0.000     0.000 r  dispDriver/CounterX_reg[8]/C
    SLICE_X40Y35         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  dispDriver/CounterX_reg[8]/Q
                         net (fo=7, routed)           0.095     0.236    dispDriver/CounterX[8]
    SLICE_X41Y35         LUT6 (Prop_lut6_I0_O)        0.045     0.281 r  dispDriver/hSync_i_1/O
                         net (fo=1, routed)           0.000     0.281    dispDriver/hSync0
    SLICE_X41Y35         FDRE                                         r  dispDriver/hSync_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dispDriver/CounterX_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dispDriver/DrawArea_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.283ns  (logic 0.186ns (65.686%)  route 0.097ns (34.314%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y35         FDRE                         0.000     0.000 r  dispDriver/CounterX_reg[9]/C
    SLICE_X40Y35         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  dispDriver/CounterX_reg[9]/Q
                         net (fo=5, routed)           0.097     0.238    dispDriver/CounterX[9]
    SLICE_X41Y35         LUT5 (Prop_lut5_I1_O)        0.045     0.283 r  dispDriver/DrawArea_i_1/O
                         net (fo=1, routed)           0.000     0.283    dispDriver/DrawArea0
    SLICE_X41Y35         FDRE                                         r  dispDriver/DrawArea_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PC1_reg[23]/C
                            (rising edge-triggered cell FDRE)
  Destination:            buf_reg_4/genblk1[23].reg1/d/Q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.294ns  (logic 0.164ns (55.794%)  route 0.130ns (44.206%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y9          FDRE                         0.000     0.000 r  PC1_reg[23]/C
    SLICE_X12Y9          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  PC1_reg[23]/Q
                         net (fo=3, routed)           0.130     0.294    buf_reg_4/genblk1[23].reg1/d/Q[0]
    SLICE_X13Y10         FDRE                                         r  buf_reg_4/genblk1[23].reg1/d/Q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PC1_reg[18]/C
                            (rising edge-triggered cell FDRE)
  Destination:            buf_reg_4/genblk1[18].reg1/d/Q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.294ns  (logic 0.164ns (55.755%)  route 0.130ns (44.245%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y9          FDRE                         0.000     0.000 r  PC1_reg[18]/C
    SLICE_X12Y9          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  PC1_reg[18]/Q
                         net (fo=3, routed)           0.130     0.294    buf_reg_4/genblk1[18].reg1/d/Q[0]
    SLICE_X13Y10         FDRE                                         r  buf_reg_4/genblk1[18].reg1/d/Q_reg/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_pin
  To Clock:  

Max Delay             3 Endpoints
Min Delay             3 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 count_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            TMDSn_clock
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.003ns  (logic -1.039ns (-17.307%)  route 7.042ns (117.307%))
  Logic Levels:           4  (BUFG=2 MMCME2_ADV=1 OBUFDS=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.672     5.341    sysclk_IBUF_BUFG
    SLICE_X22Y46         FDRE                                         r  count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y46         FDRE (Prop_fdre_C_Q)         0.456     5.797 r  count_reg[22]/Q
                         net (fo=1, routed)           0.579     6.376    clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     6.477 r  clk_BUFG_inst/O
                         net (fo=3722, routed)        1.677     8.154    dispDriver/clk_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538     4.616 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760     6.376    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     6.477 r  dispDriver/BUFG_pixclk/O
                         net (fo=63, routed)          3.026     9.503    dispDriver/pixclk
    H16                  OBUFDS (Prop_obufds_I_OB)    1.841    11.344 r  dispDriver/genblk1.OBUFDS_clock/OB
                         net (fo=0)                   0.000    11.344    TMDSn_clock
    H17                                                               r  TMDSn_clock (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            TMDSp_clock
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.002ns  (logic -1.040ns (-17.327%)  route 7.042ns (117.327%))
  Logic Levels:           4  (BUFG=2 MMCME2_ADV=1 OBUFDS=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.672     5.341    sysclk_IBUF_BUFG
    SLICE_X22Y46         FDRE                                         r  count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y46         FDRE (Prop_fdre_C_Q)         0.456     5.797 r  count_reg[22]/Q
                         net (fo=1, routed)           0.579     6.376    clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     6.477 r  clk_BUFG_inst/O
                         net (fo=3722, routed)        1.677     8.154    dispDriver/clk_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538     4.616 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760     6.376    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     6.477 r  dispDriver/BUFG_pixclk/O
                         net (fo=63, routed)          3.026     9.503    dispDriver/pixclk
    H16                  OBUFDS (Prop_obufds_I_O)     1.840    11.343 r  dispDriver/genblk1.OBUFDS_clock/O
                         net (fo=0)                   0.000    11.343    TMDSp_clock
    H16                                                               r  TMDSp_clock (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            dispDriver/MMCME2_BASE_INST/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.813ns  (logic -2.880ns (-102.369%)  route 5.693ns (202.369%))
  Logic Levels:           3  (BUFG=2 MMCME2_ADV=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.672     5.341    sysclk_IBUF_BUFG
    SLICE_X22Y46         FDRE                                         r  count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y46         FDRE (Prop_fdre_C_Q)         0.456     5.797 r  count_reg[22]/Q
                         net (fo=1, routed)           0.579     6.376    clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     6.477 r  clk_BUFG_inst/O
                         net (fo=3722, routed)        1.677     8.154    dispDriver/clk_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.538     4.616 r  dispDriver/MMCME2_BASE_INST/CLKFBOUT
                         net (fo=1, routed)           1.760     6.376    dispDriver/clkfb_in
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     6.477 r  dispDriver/BUFG_CLKFB/O
                         net (fo=1, routed)           1.677     8.154    dispDriver/clkfb_out
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   r  dispDriver/MMCME2_BASE_INST/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 count_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            dispDriver/MMCME2_BASE_INST/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.930ns  (logic -0.860ns (-92.532%)  route 1.790ns (192.532%))
  Logic Levels:           3  (BUFG=2 MMCME2_ADV=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.562     1.474    sysclk_IBUF_BUFG
    SLICE_X22Y46         FDRE                                         r  count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y46         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  count_reg[22]/Q
                         net (fo=1, routed)           0.217     1.833    clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.859 r  clk_BUFG_inst/O
                         net (fo=3722, routed)        0.546     2.404    dispDriver/clk_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.053     1.351 r  dispDriver/MMCME2_BASE_INST/CLKFBOUT
                         net (fo=1, routed)           0.482     1.833    dispDriver/clkfb_in
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.859 r  dispDriver/BUFG_CLKFB/O
                         net (fo=1, routed)           0.546     2.404    dispDriver/clkfb_out
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   r  dispDriver/MMCME2_BASE_INST/CLKFBIN
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            TMDSp_clock
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.905ns  (logic -0.071ns (-3.749%)  route 1.976ns (103.749%))
  Logic Levels:           4  (BUFG=2 MMCME2_ADV=1 OBUFDS=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.562     1.474    sysclk_IBUF_BUFG
    SLICE_X22Y46         FDRE                                         r  count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y46         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  count_reg[22]/Q
                         net (fo=1, routed)           0.217     1.833    clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.859 r  clk_BUFG_inst/O
                         net (fo=3722, routed)        0.546     2.404    dispDriver/clk_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053     1.351 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482     1.833    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.859 r  dispDriver/BUFG_pixclk/O
                         net (fo=63, routed)          0.731     2.590    dispDriver/pixclk
    H16                  OBUFDS (Prop_obufds_I_O)     0.789     3.379 r  dispDriver/genblk1.OBUFDS_clock/O
                         net (fo=0)                   0.000     3.379    TMDSp_clock
    H16                                                               r  TMDSp_clock (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            TMDSn_clock
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.906ns  (logic -0.070ns (-3.695%)  route 1.976ns (103.695%))
  Logic Levels:           4  (BUFG=2 MMCME2_ADV=1 OBUFDS=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.562     1.474    sysclk_IBUF_BUFG
    SLICE_X22Y46         FDRE                                         r  count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y46         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  count_reg[22]/Q
                         net (fo=1, routed)           0.217     1.833    clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.859 r  clk_BUFG_inst/O
                         net (fo=3722, routed)        0.546     2.404    dispDriver/clk_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053     1.351 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482     1.833    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.859 r  dispDriver/BUFG_pixclk/O
                         net (fo=63, routed)          0.731     2.590    dispDriver/pixclk
    H16                  OBUFDS (Prop_obufds_I_OB)    0.790     3.380 r  dispDriver/genblk1.OBUFDS_clock/OB
                         net (fo=0)                   0.000     3.380    TMDSn_clock
    H17                                                               r  TMDSn_clock (OUT)
  -------------------------------------------------------------------    -------------------





