Running: C:\Xilinx\14.4\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o C:/Users/jgoh070/Desktop/CE3001_lab4/pipelined_regfile_5stage_test_isim_beh.exe -prj C:/Users/jgoh070/Desktop/CE3001_lab4/pipelined_regfile_5stage_test_beh.prj work.pipelined_regfile_5stage_test work.glbl 
ISim P.49d (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Analyzing Verilog file "C:/Users/jgoh070/Desktop/CE3001_lab4/regfile.v" into library work
Analyzing Verilog file "C:/Users/jgoh070/Desktop/CE3001_lab4/PC.v" into library work
Analyzing Verilog file "C:/Users/jgoh070/Desktop/CE3001_lab4/MEM_WBstage.v" into library work
Analyzing Verilog file "C:/Users/jgoh070/Desktop/CE3001_lab4/imemory.v" into library work
Analyzing Verilog file "C:/Users/jgoh070/Desktop/CE3001_lab4/IF_IDstage.v" into library work
Analyzing Verilog file "C:/Users/jgoh070/Desktop/CE3001_lab4/ID_EXEstage.v" into library work
Analyzing Verilog file "C:/Users/jgoh070/Desktop/CE3001_lab4/EXE_MEMstage.v" into library work
Analyzing Verilog file "C:/Users/jgoh070/Desktop/CE3001_lab4/dmemory.v" into library work
Analyzing Verilog file "C:/Users/jgoh070/Desktop/CE3001_lab4/control.v" into library work
Analyzing Verilog file "C:/Users/jgoh070/Desktop/CE3001_lab4/alu.v" into library work
Analyzing Verilog file "C:/Users/jgoh070/Desktop/CE3001_lab4/pipelined_regfile_5stage.v" into library work
Analyzing Verilog file "C:/Users/jgoh070/Desktop/CE3001_lab4/pipelined_regfile_5stage_test.v" into library work
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module PC1
Compiling module IF_ID_stage
Compiling module imemory
Compiling module control
Compiling module regfile
Compiling module ID_EXE_stage
Compiling module alu
Compiling module EXE_MEM_stage
Compiling module dmemory
Compiling module MEM_WB_stage
Compiling module pipelined_regfile_5stage
Compiling module pipelined_regfile_5stage_test
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 13 Verilog Units
Built simulation executable C:/Users/jgoh070/Desktop/CE3001_lab4/pipelined_regfile_5stage_test_isim_beh.exe
Fuse Memory Usage: 29036 KB
Fuse CPU Usage: 765 ms
