sat
b0 
#0
0 0 ref.trap#0
1 0 uut.trap#0
2 0 ref.mem_valid#0
3 1 uut.mem_valid#0
4 0 ref.mem_instr#0
5 0 uut.mem_instr#0
6 00000000000000000000000000000000 ref.mem_addr#0
7 00000000000000000000000000000000 uut.mem_addr#0
8 0000 ref.mem_wstrb#0
9 0000 uut.mem_wstrb#0
10 00000000000000000000000000000000 ref.mem_wdata#0
11 00000000000000000000000000000000 uut.mem_wdata#0
13 00000000000000000000000000000000 ref.reg_op1#0
14 10000000000000000000000000000000 ref.reg_op2#0
15 0 ref.instr_sub#0
16 00000000000000000000000000000000 state16#0
17 0 ref.instr_sra#0
18 1 ref.instr_srai#0
19 0 ref.instr_srl#0
20 0 ref.instr_srli#0
21 0 ref.instr_sll#0
22 0 ref.instr_slli#0
23 0 ref.instr_andi#0
24 0 ref.instr_and#0
25 0 ref.instr_ori#0
26 0 ref.instr_or#0
27 0 ref.instr_xori#0
28 0 ref.instr_xor#0
29 0 state29#0
30 0 ref.is_sltiu_bltu_sltu#0
31 0 ref.is_slti_blt_slt#0
32 0 ref.instr_bgeu#0
33 0 ref.instr_bge#0
34 0 ref.instr_bne#0
35 0 ref.instr_beq#0
36 0 ref.is_compare#0
37 0 ref.is_lui_auipc_jal_jalr_addi_add_sub#0
38 00000000000000000000000000000000 ref.alu_out_q#0
39 0 ref.prefetched_high_word#0
40 0 ref.clear_prefetched_high_word_q#0
41 0 ref.latched_branch#0
42 00 ref.irq_state#0
43 0 ref.compressed_instr#0
44 0000000000000000000000000000000000000000000000000000000000000000 ref.count_cycle#0
45 0000000000000000000000000000000000000000000000000000000000000000 ref.count_instr#0
46 00000000 ref.cpu_state#0
79 01101 ref.decoded_rs1#0
80 00000 ref.decoded_rs2#0
81 00000000000000000000000000000000 state81#0
82 00000000000000000000000000000000 ref.irq_pending#0
83 00000000000000000000000000000000 ref.irq_mask#0
84 00000000000000000000000000000010 ref.reg_next_pc#0
85 0 ref.latched_compr#0
86 00000000000000000000000000000000 ref.reg_out#0
87 0 ref.latched_stalu#0
88 1 ref.latched_store#0
89 00000000000000000000000000000000 ref.reg_pc#0
90 00000000000000000001000000000001 ref.decoded_imm#0
91 00000000000000000000000000000000 ref.decoded_imm_j#0
92 00001 ref.decoded_rd#0
93 1 ref.decoder_pseudo_trigger#0
94 1 ref.decoder_trigger#0
95 0 ref.do_waitirq#0
96 0 ref.instr_add#0
97 0 ref.instr_addi#0
98 0 ref.instr_auipc#0
99 0 ref.instr_blt#0
100 0 ref.instr_bltu#0
101 1 ref.instr_jal#0
102 0 ref.instr_jalr#0
103 0 ref.instr_lb#0
104 0 ref.instr_lbu#0
105 0 ref.instr_lh#0
106 0 ref.instr_lhu#0
107 0 ref.instr_lui#0
108 0 ref.instr_lw#0
109 0 ref.instr_maskirq#0
110 0 ref.instr_rdcycle#0
111 0 ref.instr_rdcycleh#0
112 0 ref.instr_rdinstr#0
113 0 ref.instr_rdinstrh#0
114 0 ref.instr_retirq#0
115 0 ref.instr_sb#0
116 0 ref.instr_sh#0
117 0 ref.instr_slt#0
118 0 ref.instr_slti#0
119 0 ref.instr_sltiu#0
120 0 ref.instr_sltu#0
121 0 ref.instr_sw#0
122 0 ref.instr_timer#0
123 1 ref.instr_waitirq#0
124 0 ref.irq_active#0
125 0 ref.irq_delay#0
126 0 ref.is_alu_reg_imm#0
127 1 ref.is_alu_reg_reg#0
128 0 ref.is_beq_bne_blt_bge_bltu_bgeu#0
129 0 ref.is_jalr_addi_slti_sltiu_xori_ori_andi#0
130 0 ref.is_lb_lh_lw_lbu_lhu#0
131 0 ref.is_lbu_lhu_lw#0
132 0 ref.is_lui_auipc_jal#0
133 0 ref.is_sb_sh_sw#0
134 0 ref.is_slli_srli_srai#0
135 0 ref.last_mem_valid#0
136 0 ref.latched_is_lb#0
137 0 ref.latched_is_lh#0
138 0 ref.latched_is_lu#0
139 00000 ref.latched_rd#0
140 1010010010000000 ref.mem_16bit_buffer#0
141 1 ref.mem_do_prefetch#0
142 0 ref.mem_do_rdata#0
143 0 ref.mem_do_rinst#0
144 0 ref.mem_do_wdata#0
145 0 ref.mem_la_secondword#0
146 00 ref.mem_state#0
147 01000000111100111001011001000011 ref.mem_rdata_q#0
148 0 ref.mem_la_firstword_reg#0
149 00000000000000000000000000000000 state149#0
150 11 ref.mem_wordsize#0
151 0000 state151#0
152 00000000000000000000000000000000 state152#0
153 00000000 state153#0
154 0000000000000000 state154#0
155 00000 ref.reg_sh#0
156 00000000000000000000000000000000 ref.timer#0
157 00000000000000000000000000000000 uut.reg_op1#0
158 00001011111110101101000100101001 uut.reg_op2#0
159 0 uut.instr_sub#0
160 00000000000000000000000000000000 state160#0
161 0 uut.instr_sra#0
162 0 uut.instr_srai#0
163 0 uut.instr_srl#0
164 0 uut.instr_srli#0
165 0 uut.instr_sll#0
166 0 uut.instr_slli#0
167 0 uut.instr_andi#0
168 0 uut.instr_and#0
169 0 uut.instr_ori#0
170 0 uut.instr_or#0
171 0 uut.instr_xori#0
172 0 uut.instr_xor#0
173 0 state173#0
174 0 uut.is_sltiu_bltu_sltu#0
175 0 uut.is_slti_blt_slt#0
176 0 uut.instr_bgeu#0
177 0 uut.instr_bge#0
178 0 uut.instr_bne#0
179 0 uut.instr_beq#0
180 0 uut.is_compare#0
181 0 uut.is_lui_auipc_jal_jalr_addi_add_sub#0
182 00000000000000000000000000000000 uut.alu_out_q#0
183 0 uut.prefetched_high_word#0
184 0 uut.clear_prefetched_high_word_q#0
185 0 uut.latched_branch#0
186 00 uut.irq_state#0
187 1 uut.compressed_instr#0
188 0000000000000000000000000000000000000000000000000000000000000000 uut.count_cycle#0
189 0000000000000000000000000000000000000000000000000000000000000000 uut.count_instr#0
190 00000000 uut.cpu_state#0
223 01001 uut.decoded_rs1#0
224 00000 uut.decoded_rs2#0
225 00000000000000000000000000000000 state225#0
226 00000000000000000000000000000000 uut.irq_pending#0
227 00000000000000000000000000000000 uut.irq_mask#0
228 00000000000000000000000000000010 uut.reg_next_pc#0
229 0 uut.latched_compr#0
230 00000000000000000000000000000000 uut.reg_out#0
231 0 uut.latched_stalu#0
232 1 uut.latched_store#0
233 00000000000000000000000000000000 uut.reg_pc#0
234 11011111111111111111100000101001 uut.decoded_imm#0
235 00000000000000000100000000000010 uut.decoded_imm_j#0
236 01100 uut.decoded_rd#0
237 1 uut.decoder_pseudo_trigger#0
238 1 uut.decoder_trigger#0
239 0 uut.do_waitirq#0
240 0 uut.instr_add#0
241 0 uut.instr_addi#0
242 0 uut.instr_auipc#0
243 0 uut.instr_blt#0
244 0 uut.instr_bltu#0
245 0 uut.instr_jal#0
246 0 uut.instr_jalr#0
247 0 uut.instr_lb#0
248 0 uut.instr_lbu#0
249 0 uut.instr_lh#0
250 0 uut.instr_lhu#0
251 0 uut.instr_lui#0
252 0 uut.instr_lw#0
253 0 uut.instr_maskirq#0
254 0 uut.instr_rdcycle#0
255 0 uut.instr_rdcycleh#0
256 0 uut.instr_rdinstr#0
257 0 uut.instr_rdinstrh#0
258 0 uut.instr_retirq#0
259 0 uut.instr_sb#0
260 0 uut.instr_sh#0
261 0 uut.instr_slt#0
262 0 uut.instr_slti#0
263 0 uut.instr_sltiu#0
264 0 uut.instr_sltu#0
265 0 uut.instr_sw#0
266 0 uut.instr_timer#0
267 1 uut.instr_waitirq#0
268 0 uut.irq_active#0
269 0 uut.irq_delay#0
270 1 uut.is_alu_reg_imm#0
271 0 uut.is_alu_reg_reg#0
272 0 uut.is_beq_bne_blt_bge_bltu_bgeu#0
273 1 uut.is_jalr_addi_slti_sltiu_xori_ori_andi#0
274 0 uut.is_lb_lh_lw_lbu_lhu#0
275 0 uut.is_lbu_lhu_lw#0
276 0 uut.is_lui_auipc_jal#0
277 0 uut.is_sb_sh_sw#0
278 0 uut.is_slli_srli_srai#0
279 0 uut.last_mem_valid#0
280 0 uut.latched_is_lb#0
281 0 uut.latched_is_lh#0
282 0 uut.latched_is_lu#0
283 00000 uut.latched_rd#0
284 0010110010000001 uut.mem_16bit_buffer#0
285 1 uut.mem_do_prefetch#0
286 0 uut.mem_do_rdata#0
287 0 uut.mem_do_rinst#0
288 0 uut.mem_do_wdata#0
289 0 uut.mem_la_secondword#0
290 00 uut.mem_state#0
291 01100000001011110101100110001001 uut.mem_rdata_q#0
292 0 uut.mem_la_firstword_reg#0
293 00000000000000000000000000000000 state293#0
294 11 uut.mem_wordsize#0
295 0000 state295#0
296 00000000000000000000000000000000 state296#0
297 00000000 state297#0
298 0000000000000000 state298#0
299 00000 uut.reg_sh#0
300 00000000000000000000000000000000 uut.timer#0
301 00000000000000000000000000000000 state301#0
302 00000000000000000000000000000000 state302#0
303 0 state303#0
304 0 state304#0
305 000000000000000000000000000000 state305#0
306 00000000000000000000000000000000 state306#0
307 00000000000000000000000000000000 state307#0
308 00000000000000000000000000000000 state308#0
309 00000000000000000000000000000000 state309#0
310 1 state310#0
311 0 state311#0
312 0 state312#0
313 0 state313#0
314 00000 state314#0
315 00000000000000000000000000000000 state315#0
316 00000000000000000000000000000000 state316#0
317 0 state317#0
318 0 state318#0
319 000000000000000000000000000000 state319#0
320 00000000000000000000000000000000 state320#0
321 00000000000000000000000000000000 state321#0
322 00000000000000000000000000000000 state322#0
323 00000000000000000000000000000000 state323#0
324 1 state324#0
325 0 state325#0
326 0 state326#0
327 0 state327#0
328 00000 state328#0
@0
0 0 clk@0
1 00000000000000000000000000000000 irq@0
2 01011010010100110010111100001001 mem_rdata@0
3 1 mem_ready@0
4 0 resetn@0
@1
0 0 clk@1
1 00000000000000000000000000000000 irq@1
2 00000000000000000000000000000000 mem_rdata@1
3 0 mem_ready@1
4 1 resetn@1
@2
0 0 clk@2
1 00000000000000000000000000000000 irq@2
2 00000000000000000000000000000000 mem_rdata@2
3 0 mem_ready@2
4 1 resetn@2
@3
0 0 clk@3
1 00000000000000000000000000000000 irq@3
2 00000110001000000010001010001011 mem_rdata@3
3 1 mem_ready@3
4 1 resetn@3
@4
0 0 clk@4
1 00000000000000000000000000000000 irq@4
2 00001000100001001000001011100111 mem_rdata@4
3 1 mem_ready@4
4 1 resetn@4
@5
0 0 clk@5
1 00000000000000000000000000000000 irq@5
2 01001000000000111000011010000010 mem_rdata@5
3 1 mem_ready@5
4 1 resetn@5
@6
0 0 clk@6
1 00000000000000000000000000000000 irq@6
2 00001001011000001011010000001011 mem_rdata@6
3 1 mem_ready@6
4 1 resetn@6
@7
0 0 clk@7
1 00000000000000000000100000000000 irq@7
2 10101000011001010000100110001001 mem_rdata@7
3 1 mem_ready@7
4 1 resetn@7
@8
0 0 clk@8
1 00000000000000000000000000000000 irq@8
2 00000100000000111000100100000010 mem_rdata@8
3 0 mem_ready@8
4 1 resetn@8
@9
0 0 clk@9
1 00000000000000000000000000000000 irq@9
2 10001000000011111010111000001011 mem_rdata@9
3 1 mem_ready@9
4 1 resetn@9
@10
0 0 clk@10
1 00000000000000000000000000000100 irq@10
2 10111000000000011010100000000001 mem_rdata@10
3 1 mem_ready@10
4 1 resetn@10
@11
0 0 clk@11
1 00000000000000000000000000000000 irq@11
2 00001000001000001010010000001011 mem_rdata@11
3 1 mem_ready@11
4 1 resetn@11
@12
0 0 clk@12
1 00000000000000000000000000000000 irq@12
2 01110000010000110010000100000010 mem_rdata@12
3 1 mem_ready@12
4 1 resetn@12
@13
0 0 clk@13
1 00000000000000000000000000000000 irq@13
2 00000000000000110000000000000011 mem_rdata@13
3 1 mem_ready@13
4 1 resetn@13
@14
0 0 clk@14
1 00000000000000000000000000000000 irq@14
2 00000000000000000000000000000000 mem_rdata@14
3 0 mem_ready@14
4 1 resetn@14
.
