# compile vhdl design source files
vhdl xil_defaultlib  "../../../phase_shift_40MHz_clk_gen_axi.srcs/sources_1/new/clk_0_gen.vhd"
vhdl xil_defaultlib  "../../../phase_shift_40MHz_clk_gen_axi.srcs/sources_1/new/clk_gen.vhd"
vhdl xil_defaultlib  "../../../phase_shift_40MHz_clk_gen_axi.srcs/sim_1/new/clk_gen_tb.vhd"

# Do not sort compile order
nosort
