// Seed: 3967055602
module module_0 (
    input tri0 id_0,
    input tri1 id_1
);
  wire id_3 = 1;
  assign module_1.type_1 = 0;
  assign id_3 = 1'd0 - id_1;
  wire id_5;
  wire id_6;
  wire id_7;
endmodule
module module_1 (
    input wand id_0,
    output tri0 id_1,
    input tri1 id_2,
    output tri id_3,
    input uwire id_4,
    output wand id_5,
    input uwire id_6,
    output tri1 id_7,
    input wor id_8
    , id_29,
    input wor id_9,
    input supply1 id_10,
    input wire id_11,
    input tri0 id_12,
    output tri id_13,
    input wand id_14,
    input wand id_15,
    output uwire id_16,
    input wand id_17,
    input tri1 id_18,
    output tri0 id_19,
    output supply1 id_20,
    input tri id_21,
    input uwire id_22,
    input tri0 id_23,
    input supply0 id_24,
    input wand id_25,
    input wire id_26,
    output supply0 id_27
    , id_30
);
  module_0 modCall_1 (
      id_6,
      id_15
  );
  assign id_3 = 1'd0 ? id_30 : 1 + 1'b0 ? id_26 : 1'b0;
endmodule
