Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Mon Apr 29 14:15:18 2024
| Host         : LAPTOP-9MCJAFV3 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file place_report_timing_summary_0.rpt -pb place_report_timing_summary_0.pb -rpx place_report_timing_summary_0.rpx
| Design       : bist
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 19 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.384        0.000                      0                  757        0.150        0.000                      0                  757        4.500        0.000                       0                   369  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 3.384        0.000                      0                  757        0.150        0.000                      0                  757        4.500        0.000                       0                   369  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        3.384ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.150ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.384ns  (required time - arrival time)
  Source:                 func_inst/cuberoot_inst/s_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            func_inst/cuberoot_inst/b_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.251ns  (logic 1.583ns (25.324%)  route 4.668ns (74.676%))
  Logic Levels:           6  (LUT2=2 LUT4=2 LUT5=2)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, estimated)        2.025     3.507    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.603 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=368, estimated)      1.713     5.316    func_inst/cuberoot_inst/clk_i_IBUF_BUFG
    SLICE_X4Y68          FDRE                                         r  func_inst/cuberoot_inst/s_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y68          FDRE (Prop_fdre_C_Q)         0.419     5.735 f  func_inst/cuberoot_inst/s_reg[8]/Q
                         net (fo=4, estimated)        0.634     6.369    func_inst/cuberoot_inst/s[8]
    SLICE_X4Y68          LUT4 (Prop_lut4_I2_O)        0.299     6.668 f  func_inst/cuberoot_inst/b[31]_i_12/O
                         net (fo=1, estimated)        0.443     7.111    func_inst/cuberoot_inst/b[31]_i_12_n_0
    SLICE_X4Y67          LUT5 (Prop_lut5_I4_O)        0.124     7.235 f  func_inst/cuberoot_inst/b[31]_i_6/O
                         net (fo=18, estimated)       0.607     7.842    func_inst/cuberoot_inst/b[31]_i_6_n_0
    SLICE_X6Y67          LUT2 (Prop_lut2_I1_O)        0.124     7.966 f  func_inst/cuberoot_inst/b[30]_i_5/O
                         net (fo=19, estimated)       0.854     8.820    func_inst/cuberoot_inst/mul1_inst/b_reg[4]_0
    SLICE_X8Y63          LUT5 (Prop_lut5_I3_O)        0.124     8.944 f  func_inst/cuberoot_inst/mul1_inst/b[28]_i_5/O
                         net (fo=3, estimated)        1.035     9.979    func_inst/cuberoot_inst/mul1_inst/b[28]_i_5_n_0
    SLICE_X6Y63          LUT4 (Prop_lut4_I3_O)        0.152    10.131 f  func_inst/cuberoot_inst/mul1_inst/b[26]_i_2/O
                         net (fo=5, estimated)        0.317    10.448    func_inst/cuberoot_inst/mul1_inst/b[26]_i_2_n_0
    SLICE_X6Y63          LUT2 (Prop_lut2_I1_O)        0.341    10.789 r  func_inst/cuberoot_inst/mul1_inst/b[2]_i_1__0/O
                         net (fo=1, estimated)        0.778    11.567    func_inst/cuberoot_inst/mul1_inst_n_51
    SLICE_X5Y62          FDRE                                         r  func_inst/cuberoot_inst/b_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, estimated)        1.924    13.335    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.426 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=368, estimated)      1.599    15.025    func_inst/cuberoot_inst/clk_i_IBUF_BUFG
    SLICE_X5Y62          FDRE                                         r  func_inst/cuberoot_inst/b_reg[2]/C
                         clock pessimism              0.273    15.298    
                         clock uncertainty           -0.035    15.262    
    SLICE_X5Y62          FDRE (Setup_fdre_C_D)       -0.312    14.950    func_inst/cuberoot_inst/b_reg[2]
  -------------------------------------------------------------------
                         required time                         14.950    
                         arrival time                         -11.567    
  -------------------------------------------------------------------
                         slack                                  3.384    

Slack (MET) :             3.551ns  (required time - arrival time)
  Source:                 func_inst/cuberoot_inst/s_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            func_inst/cuberoot_inst/b_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.288ns  (logic 1.590ns (25.286%)  route 4.698ns (74.714%))
  Logic Levels:           6  (LUT2=1 LUT4=2 LUT5=3)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, estimated)        2.025     3.507    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.603 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=368, estimated)      1.713     5.316    func_inst/cuberoot_inst/clk_i_IBUF_BUFG
    SLICE_X4Y68          FDRE                                         r  func_inst/cuberoot_inst/s_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y68          FDRE (Prop_fdre_C_Q)         0.419     5.735 f  func_inst/cuberoot_inst/s_reg[8]/Q
                         net (fo=4, estimated)        0.634     6.369    func_inst/cuberoot_inst/s[8]
    SLICE_X4Y68          LUT4 (Prop_lut4_I2_O)        0.299     6.668 f  func_inst/cuberoot_inst/b[31]_i_12/O
                         net (fo=1, estimated)        0.443     7.111    func_inst/cuberoot_inst/b[31]_i_12_n_0
    SLICE_X4Y67          LUT5 (Prop_lut5_I4_O)        0.124     7.235 f  func_inst/cuberoot_inst/b[31]_i_6/O
                         net (fo=18, estimated)       0.607     7.842    func_inst/cuberoot_inst/b[31]_i_6_n_0
    SLICE_X6Y67          LUT2 (Prop_lut2_I1_O)        0.124     7.966 f  func_inst/cuberoot_inst/b[30]_i_5/O
                         net (fo=19, estimated)       0.854     8.820    func_inst/cuberoot_inst/mul1_inst/b_reg[4]_0
    SLICE_X8Y63          LUT5 (Prop_lut5_I3_O)        0.124     8.944 f  func_inst/cuberoot_inst/mul1_inst/b[28]_i_5/O
                         net (fo=3, estimated)        1.035     9.979    func_inst/cuberoot_inst/mul1_inst/b[28]_i_5_n_0
    SLICE_X6Y63          LUT4 (Prop_lut4_I3_O)        0.152    10.131 f  func_inst/cuberoot_inst/mul1_inst/b[26]_i_2/O
                         net (fo=5, estimated)        0.317    10.448    func_inst/cuberoot_inst/mul1_inst/b[26]_i_2_n_0
    SLICE_X6Y63          LUT5 (Prop_lut5_I3_O)        0.348    10.796 r  func_inst/cuberoot_inst/mul1_inst/b[30]_i_4/O
                         net (fo=4, estimated)        0.808    11.604    func_inst/cuberoot_inst/mul1_inst_n_47
    SLICE_X5Y62          FDRE                                         r  func_inst/cuberoot_inst/b_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, estimated)        1.924    13.335    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.426 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=368, estimated)      1.599    15.025    func_inst/cuberoot_inst/clk_i_IBUF_BUFG
    SLICE_X5Y62          FDRE                                         r  func_inst/cuberoot_inst/b_reg[6]/C
                         clock pessimism              0.273    15.298    
                         clock uncertainty           -0.035    15.262    
    SLICE_X5Y62          FDRE (Setup_fdre_C_D)       -0.108    15.154    func_inst/cuberoot_inst/b_reg[6]
  -------------------------------------------------------------------
                         required time                         15.154    
                         arrival time                         -11.604    
  -------------------------------------------------------------------
                         slack                                  3.551    

Slack (MET) :             3.687ns  (required time - arrival time)
  Source:                 func_inst/cuberoot_inst/s_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            func_inst/cuberoot_inst/b_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.041ns  (logic 1.364ns (22.579%)  route 4.677ns (77.421%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, estimated)        2.025     3.507    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.603 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=368, estimated)      1.713     5.316    func_inst/cuberoot_inst/clk_i_IBUF_BUFG
    SLICE_X4Y68          FDRE                                         r  func_inst/cuberoot_inst/s_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y68          FDRE (Prop_fdre_C_Q)         0.419     5.735 f  func_inst/cuberoot_inst/s_reg[8]/Q
                         net (fo=4, estimated)        0.634     6.369    func_inst/cuberoot_inst/s[8]
    SLICE_X4Y68          LUT4 (Prop_lut4_I2_O)        0.299     6.668 f  func_inst/cuberoot_inst/b[31]_i_12/O
                         net (fo=1, estimated)        0.443     7.111    func_inst/cuberoot_inst/b[31]_i_12_n_0
    SLICE_X4Y67          LUT5 (Prop_lut5_I4_O)        0.124     7.235 f  func_inst/cuberoot_inst/b[31]_i_6/O
                         net (fo=18, estimated)       0.607     7.842    func_inst/cuberoot_inst/b[31]_i_6_n_0
    SLICE_X6Y67          LUT2 (Prop_lut2_I1_O)        0.124     7.966 f  func_inst/cuberoot_inst/b[30]_i_5/O
                         net (fo=19, estimated)       0.744     8.710    func_inst/cuberoot_inst/mul1_inst/b_reg[4]_0
    SLICE_X8Y65          LUT5 (Prop_lut5_I3_O)        0.124     8.834 f  func_inst/cuberoot_inst/mul1_inst/b[31]_i_9/O
                         net (fo=4, estimated)        1.052     9.886    func_inst/cuberoot_inst/mul1_inst/b[31]_i_9_n_0
    SLICE_X7Y64          LUT6 (Prop_lut6_I0_O)        0.124    10.010 f  func_inst/cuberoot_inst/mul1_inst/b[25]_i_5/O
                         net (fo=3, estimated)        0.812    10.822    func_inst/cuberoot_inst/mul1_inst/b[25]_i_5_n_0
    SLICE_X7Y63          LUT5 (Prop_lut5_I2_O)        0.150    10.972 r  func_inst/cuberoot_inst/mul1_inst/b[9]_i_1/O
                         net (fo=1, estimated)        0.385    11.357    func_inst/cuberoot_inst/mul1_inst_n_22
    SLICE_X6Y63          FDRE                                         r  func_inst/cuberoot_inst/b_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, estimated)        1.924    13.335    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.426 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=368, estimated)      1.598    15.024    func_inst/cuberoot_inst/clk_i_IBUF_BUFG
    SLICE_X6Y63          FDRE                                         r  func_inst/cuberoot_inst/b_reg[9]/C
                         clock pessimism              0.273    15.297    
                         clock uncertainty           -0.035    15.261    
    SLICE_X6Y63          FDRE (Setup_fdre_C_D)       -0.218    15.043    func_inst/cuberoot_inst/b_reg[9]
  -------------------------------------------------------------------
                         required time                         15.043    
                         arrival time                         -11.357    
  -------------------------------------------------------------------
                         slack                                  3.687    

Slack (MET) :             3.759ns  (required time - arrival time)
  Source:                 func_inst/cuberoot_inst/s_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            func_inst/cuberoot_inst/b_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.267ns  (logic 1.714ns (27.350%)  route 4.553ns (72.650%))
  Logic Levels:           7  (LUT2=1 LUT4=3 LUT5=3)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, estimated)        2.025     3.507    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.603 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=368, estimated)      1.713     5.316    func_inst/cuberoot_inst/clk_i_IBUF_BUFG
    SLICE_X4Y68          FDRE                                         r  func_inst/cuberoot_inst/s_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y68          FDRE (Prop_fdre_C_Q)         0.419     5.735 f  func_inst/cuberoot_inst/s_reg[8]/Q
                         net (fo=4, estimated)        0.634     6.369    func_inst/cuberoot_inst/s[8]
    SLICE_X4Y68          LUT4 (Prop_lut4_I2_O)        0.299     6.668 f  func_inst/cuberoot_inst/b[31]_i_12/O
                         net (fo=1, estimated)        0.443     7.111    func_inst/cuberoot_inst/b[31]_i_12_n_0
    SLICE_X4Y67          LUT5 (Prop_lut5_I4_O)        0.124     7.235 f  func_inst/cuberoot_inst/b[31]_i_6/O
                         net (fo=18, estimated)       0.607     7.842    func_inst/cuberoot_inst/b[31]_i_6_n_0
    SLICE_X6Y67          LUT2 (Prop_lut2_I1_O)        0.124     7.966 f  func_inst/cuberoot_inst/b[30]_i_5/O
                         net (fo=19, estimated)       0.854     8.820    func_inst/cuberoot_inst/mul1_inst/b_reg[4]_0
    SLICE_X8Y63          LUT5 (Prop_lut5_I3_O)        0.124     8.944 f  func_inst/cuberoot_inst/mul1_inst/b[28]_i_5/O
                         net (fo=3, estimated)        1.035     9.979    func_inst/cuberoot_inst/mul1_inst/b[28]_i_5_n_0
    SLICE_X6Y63          LUT4 (Prop_lut4_I3_O)        0.152    10.131 f  func_inst/cuberoot_inst/mul1_inst/b[26]_i_2/O
                         net (fo=5, estimated)        0.317    10.448    func_inst/cuberoot_inst/mul1_inst/b[26]_i_2_n_0
    SLICE_X6Y63          LUT5 (Prop_lut5_I3_O)        0.348    10.796 r  func_inst/cuberoot_inst/mul1_inst/b[30]_i_4/O
                         net (fo=4, estimated)        0.663    11.459    func_inst/cuberoot_inst/mul1_inst/s_reg[1]_0
    SLICE_X6Y62          LUT4 (Prop_lut4_I1_O)        0.124    11.583 r  func_inst/cuberoot_inst/mul1_inst/b[14]_i_1/O
                         net (fo=1, routed)           0.000    11.583    func_inst/cuberoot_inst/mul1_inst_n_17
    SLICE_X6Y62          FDRE                                         r  func_inst/cuberoot_inst/b_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, estimated)        1.924    13.335    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.426 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=368, estimated)      1.599    15.025    func_inst/cuberoot_inst/clk_i_IBUF_BUFG
    SLICE_X6Y62          FDRE                                         r  func_inst/cuberoot_inst/b_reg[14]/C
                         clock pessimism              0.273    15.298    
                         clock uncertainty           -0.035    15.262    
    SLICE_X6Y62          FDRE (Setup_fdre_C_D)        0.079    15.341    func_inst/cuberoot_inst/b_reg[14]
  -------------------------------------------------------------------
                         required time                         15.341    
                         arrival time                         -11.583    
  -------------------------------------------------------------------
                         slack                                  3.759    

Slack (MET) :             4.055ns  (required time - arrival time)
  Source:                 func_inst/cuberoot_inst/s_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            func_inst/cuberoot_inst/b_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.921ns  (logic 1.590ns (26.854%)  route 4.331ns (73.146%))
  Logic Levels:           6  (LUT2=1 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, estimated)        2.025     3.507    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.603 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=368, estimated)      1.713     5.316    func_inst/cuberoot_inst/clk_i_IBUF_BUFG
    SLICE_X4Y68          FDRE                                         r  func_inst/cuberoot_inst/s_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y68          FDRE (Prop_fdre_C_Q)         0.419     5.735 f  func_inst/cuberoot_inst/s_reg[8]/Q
                         net (fo=4, estimated)        0.634     6.369    func_inst/cuberoot_inst/s[8]
    SLICE_X4Y68          LUT4 (Prop_lut4_I2_O)        0.299     6.668 f  func_inst/cuberoot_inst/b[31]_i_12/O
                         net (fo=1, estimated)        0.443     7.111    func_inst/cuberoot_inst/b[31]_i_12_n_0
    SLICE_X4Y67          LUT5 (Prop_lut5_I4_O)        0.124     7.235 f  func_inst/cuberoot_inst/b[31]_i_6/O
                         net (fo=18, estimated)       0.607     7.842    func_inst/cuberoot_inst/b[31]_i_6_n_0
    SLICE_X6Y67          LUT2 (Prop_lut2_I1_O)        0.124     7.966 f  func_inst/cuberoot_inst/b[30]_i_5/O
                         net (fo=19, estimated)       0.854     8.820    func_inst/cuberoot_inst/mul1_inst/b_reg[4]_0
    SLICE_X8Y63          LUT5 (Prop_lut5_I3_O)        0.124     8.944 f  func_inst/cuberoot_inst/mul1_inst/b[28]_i_5/O
                         net (fo=3, estimated)        1.035     9.979    func_inst/cuberoot_inst/mul1_inst/b[28]_i_5_n_0
    SLICE_X6Y63          LUT4 (Prop_lut4_I3_O)        0.152    10.131 f  func_inst/cuberoot_inst/mul1_inst/b[26]_i_2/O
                         net (fo=5, estimated)        0.758    10.889    func_inst/cuberoot_inst/mul1_inst/b[26]_i_2_n_0
    SLICE_X4Y65          LUT6 (Prop_lut6_I1_O)        0.348    11.237 r  func_inst/cuberoot_inst/mul1_inst/b[18]_i_1/O
                         net (fo=1, routed)           0.000    11.237    func_inst/cuberoot_inst/mul1_inst_n_13
    SLICE_X4Y65          FDRE                                         r  func_inst/cuberoot_inst/b_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, estimated)        1.924    13.335    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.426 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=368, estimated)      1.597    15.023    func_inst/cuberoot_inst/clk_i_IBUF_BUFG
    SLICE_X4Y65          FDRE                                         r  func_inst/cuberoot_inst/b_reg[18]/C
                         clock pessimism              0.273    15.296    
                         clock uncertainty           -0.035    15.260    
    SLICE_X4Y65          FDRE (Setup_fdre_C_D)        0.031    15.291    func_inst/cuberoot_inst/b_reg[18]
  -------------------------------------------------------------------
                         required time                         15.291    
                         arrival time                         -11.237    
  -------------------------------------------------------------------
                         slack                                  4.055    

Slack (MET) :             4.056ns  (required time - arrival time)
  Source:                 func_inst/cuberoot_inst/s_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            func_inst/cuberoot_inst/b_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.921ns  (logic 1.590ns (26.854%)  route 4.331ns (73.146%))
  Logic Levels:           6  (LUT2=1 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, estimated)        2.025     3.507    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.603 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=368, estimated)      1.713     5.316    func_inst/cuberoot_inst/clk_i_IBUF_BUFG
    SLICE_X4Y68          FDRE                                         r  func_inst/cuberoot_inst/s_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y68          FDRE (Prop_fdre_C_Q)         0.419     5.735 f  func_inst/cuberoot_inst/s_reg[8]/Q
                         net (fo=4, estimated)        0.634     6.369    func_inst/cuberoot_inst/s[8]
    SLICE_X4Y68          LUT4 (Prop_lut4_I2_O)        0.299     6.668 f  func_inst/cuberoot_inst/b[31]_i_12/O
                         net (fo=1, estimated)        0.443     7.111    func_inst/cuberoot_inst/b[31]_i_12_n_0
    SLICE_X4Y67          LUT5 (Prop_lut5_I4_O)        0.124     7.235 f  func_inst/cuberoot_inst/b[31]_i_6/O
                         net (fo=18, estimated)       0.607     7.842    func_inst/cuberoot_inst/b[31]_i_6_n_0
    SLICE_X6Y67          LUT2 (Prop_lut2_I1_O)        0.124     7.966 f  func_inst/cuberoot_inst/b[30]_i_5/O
                         net (fo=19, estimated)       0.854     8.820    func_inst/cuberoot_inst/mul1_inst/b_reg[4]_0
    SLICE_X8Y63          LUT5 (Prop_lut5_I3_O)        0.124     8.944 f  func_inst/cuberoot_inst/mul1_inst/b[28]_i_5/O
                         net (fo=3, estimated)        1.035     9.979    func_inst/cuberoot_inst/mul1_inst/b[28]_i_5_n_0
    SLICE_X6Y63          LUT4 (Prop_lut4_I3_O)        0.152    10.131 f  func_inst/cuberoot_inst/mul1_inst/b[26]_i_2/O
                         net (fo=5, estimated)        0.758    10.889    func_inst/cuberoot_inst/mul1_inst/b[26]_i_2_n_0
    SLICE_X4Y65          LUT6 (Prop_lut6_I1_O)        0.348    11.237 r  func_inst/cuberoot_inst/mul1_inst/b[26]_i_1/O
                         net (fo=1, routed)           0.000    11.237    func_inst/cuberoot_inst/mul1_inst_n_5
    SLICE_X4Y65          FDRE                                         r  func_inst/cuberoot_inst/b_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, estimated)        1.924    13.335    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.426 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=368, estimated)      1.597    15.023    func_inst/cuberoot_inst/clk_i_IBUF_BUFG
    SLICE_X4Y65          FDRE                                         r  func_inst/cuberoot_inst/b_reg[26]/C
                         clock pessimism              0.273    15.296    
                         clock uncertainty           -0.035    15.260    
    SLICE_X4Y65          FDRE (Setup_fdre_C_D)        0.032    15.292    func_inst/cuberoot_inst/b_reg[26]
  -------------------------------------------------------------------
                         required time                         15.292    
                         arrival time                         -11.237    
  -------------------------------------------------------------------
                         slack                                  4.056    

Slack (MET) :             4.068ns  (required time - arrival time)
  Source:                 func_inst/cuberoot_inst/s_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            func_inst/cuberoot_inst/y_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.578ns  (logic 1.731ns (31.033%)  route 3.847ns (68.967%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.948ns = ( 14.948 - 10.000 ) 
    Source Clock Delay      (SCD):    5.318ns
    Clock Pessimism Removal (CPR):    0.256ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, estimated)        2.025     3.507    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.603 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=368, estimated)      1.715     5.318    func_inst/cuberoot_inst/clk_i_IBUF_BUFG
    SLICE_X6Y67          FDRE                                         r  func_inst/cuberoot_inst/s_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y67          FDRE (Prop_fdre_C_Q)         0.478     5.796 f  func_inst/cuberoot_inst/s_reg[5]/Q
                         net (fo=4, estimated)        0.833     6.629    func_inst/cuberoot_inst/s[5]
    SLICE_X6Y67          LUT4 (Prop_lut4_I2_O)        0.323     6.952 r  func_inst/cuberoot_inst/FSM_onehot_state[2]_i_5/O
                         net (fo=1, estimated)        0.296     7.248    func_inst/cuberoot_inst/FSM_onehot_state[2]_i_5_n_0
    SLICE_X4Y67          LUT5 (Prop_lut5_I4_O)        0.328     7.576 r  func_inst/cuberoot_inst/FSM_onehot_state[2]_i_4/O
                         net (fo=1, estimated)        0.300     7.876    func_inst/cuberoot_inst/FSM_onehot_state[2]_i_4_n_0
    SLICE_X4Y66          LUT6 (Prop_lut6_I5_O)        0.124     8.000 r  func_inst/cuberoot_inst/FSM_onehot_state[2]_i_2/O
                         net (fo=3, estimated)        1.275     9.275    func_inst/cuberoot_inst/FSM_onehot_state[2]_i_2_n_0
    SLICE_X8Y60          LUT2 (Prop_lut2_I1_O)        0.150     9.425 r  func_inst/cuberoot_inst/FSM_onehot_state[2]_i_1/O
                         net (fo=2, estimated)        0.631    10.056    func_inst/cuberoot_inst/FSM_onehot_state[2]_i_1_n_0
    SLICE_X8Y60          LUT6 (Prop_lut6_I3_O)        0.328    10.384 r  func_inst/cuberoot_inst/y[7]_i_1/O
                         net (fo=8, estimated)        0.512    10.896    func_inst/cuberoot_inst/y[7]_i_1_n_0
    SLICE_X9Y59          FDRE                                         r  func_inst/cuberoot_inst/y_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, estimated)        1.924    13.335    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.426 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=368, estimated)      1.522    14.948    func_inst/cuberoot_inst/clk_i_IBUF_BUFG
    SLICE_X9Y59          FDRE                                         r  func_inst/cuberoot_inst/y_reg[1]/C
                         clock pessimism              0.256    15.204    
                         clock uncertainty           -0.035    15.168    
    SLICE_X9Y59          FDRE (Setup_fdre_C_CE)      -0.205    14.963    func_inst/cuberoot_inst/y_reg[1]
  -------------------------------------------------------------------
                         required time                         14.963    
                         arrival time                         -10.896    
  -------------------------------------------------------------------
                         slack                                  4.068    

Slack (MET) :             4.068ns  (required time - arrival time)
  Source:                 func_inst/cuberoot_inst/s_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            func_inst/cuberoot_inst/y_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.578ns  (logic 1.731ns (31.033%)  route 3.847ns (68.967%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.948ns = ( 14.948 - 10.000 ) 
    Source Clock Delay      (SCD):    5.318ns
    Clock Pessimism Removal (CPR):    0.256ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, estimated)        2.025     3.507    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.603 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=368, estimated)      1.715     5.318    func_inst/cuberoot_inst/clk_i_IBUF_BUFG
    SLICE_X6Y67          FDRE                                         r  func_inst/cuberoot_inst/s_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y67          FDRE (Prop_fdre_C_Q)         0.478     5.796 f  func_inst/cuberoot_inst/s_reg[5]/Q
                         net (fo=4, estimated)        0.833     6.629    func_inst/cuberoot_inst/s[5]
    SLICE_X6Y67          LUT4 (Prop_lut4_I2_O)        0.323     6.952 r  func_inst/cuberoot_inst/FSM_onehot_state[2]_i_5/O
                         net (fo=1, estimated)        0.296     7.248    func_inst/cuberoot_inst/FSM_onehot_state[2]_i_5_n_0
    SLICE_X4Y67          LUT5 (Prop_lut5_I4_O)        0.328     7.576 r  func_inst/cuberoot_inst/FSM_onehot_state[2]_i_4/O
                         net (fo=1, estimated)        0.300     7.876    func_inst/cuberoot_inst/FSM_onehot_state[2]_i_4_n_0
    SLICE_X4Y66          LUT6 (Prop_lut6_I5_O)        0.124     8.000 r  func_inst/cuberoot_inst/FSM_onehot_state[2]_i_2/O
                         net (fo=3, estimated)        1.275     9.275    func_inst/cuberoot_inst/FSM_onehot_state[2]_i_2_n_0
    SLICE_X8Y60          LUT2 (Prop_lut2_I1_O)        0.150     9.425 r  func_inst/cuberoot_inst/FSM_onehot_state[2]_i_1/O
                         net (fo=2, estimated)        0.631    10.056    func_inst/cuberoot_inst/FSM_onehot_state[2]_i_1_n_0
    SLICE_X8Y60          LUT6 (Prop_lut6_I3_O)        0.328    10.384 r  func_inst/cuberoot_inst/y[7]_i_1/O
                         net (fo=8, estimated)        0.512    10.896    func_inst/cuberoot_inst/y[7]_i_1_n_0
    SLICE_X9Y59          FDRE                                         r  func_inst/cuberoot_inst/y_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, estimated)        1.924    13.335    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.426 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=368, estimated)      1.522    14.948    func_inst/cuberoot_inst/clk_i_IBUF_BUFG
    SLICE_X9Y59          FDRE                                         r  func_inst/cuberoot_inst/y_reg[3]/C
                         clock pessimism              0.256    15.204    
                         clock uncertainty           -0.035    15.168    
    SLICE_X9Y59          FDRE (Setup_fdre_C_CE)      -0.205    14.963    func_inst/cuberoot_inst/y_reg[3]
  -------------------------------------------------------------------
                         required time                         14.963    
                         arrival time                         -10.896    
  -------------------------------------------------------------------
                         slack                                  4.068    

Slack (MET) :             4.068ns  (required time - arrival time)
  Source:                 func_inst/cuberoot_inst/s_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            func_inst/cuberoot_inst/y_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.578ns  (logic 1.731ns (31.033%)  route 3.847ns (68.967%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.948ns = ( 14.948 - 10.000 ) 
    Source Clock Delay      (SCD):    5.318ns
    Clock Pessimism Removal (CPR):    0.256ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, estimated)        2.025     3.507    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.603 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=368, estimated)      1.715     5.318    func_inst/cuberoot_inst/clk_i_IBUF_BUFG
    SLICE_X6Y67          FDRE                                         r  func_inst/cuberoot_inst/s_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y67          FDRE (Prop_fdre_C_Q)         0.478     5.796 f  func_inst/cuberoot_inst/s_reg[5]/Q
                         net (fo=4, estimated)        0.833     6.629    func_inst/cuberoot_inst/s[5]
    SLICE_X6Y67          LUT4 (Prop_lut4_I2_O)        0.323     6.952 r  func_inst/cuberoot_inst/FSM_onehot_state[2]_i_5/O
                         net (fo=1, estimated)        0.296     7.248    func_inst/cuberoot_inst/FSM_onehot_state[2]_i_5_n_0
    SLICE_X4Y67          LUT5 (Prop_lut5_I4_O)        0.328     7.576 r  func_inst/cuberoot_inst/FSM_onehot_state[2]_i_4/O
                         net (fo=1, estimated)        0.300     7.876    func_inst/cuberoot_inst/FSM_onehot_state[2]_i_4_n_0
    SLICE_X4Y66          LUT6 (Prop_lut6_I5_O)        0.124     8.000 r  func_inst/cuberoot_inst/FSM_onehot_state[2]_i_2/O
                         net (fo=3, estimated)        1.275     9.275    func_inst/cuberoot_inst/FSM_onehot_state[2]_i_2_n_0
    SLICE_X8Y60          LUT2 (Prop_lut2_I1_O)        0.150     9.425 r  func_inst/cuberoot_inst/FSM_onehot_state[2]_i_1/O
                         net (fo=2, estimated)        0.631    10.056    func_inst/cuberoot_inst/FSM_onehot_state[2]_i_1_n_0
    SLICE_X8Y60          LUT6 (Prop_lut6_I3_O)        0.328    10.384 r  func_inst/cuberoot_inst/y[7]_i_1/O
                         net (fo=8, estimated)        0.512    10.896    func_inst/cuberoot_inst/y[7]_i_1_n_0
    SLICE_X9Y59          FDRE                                         r  func_inst/cuberoot_inst/y_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, estimated)        1.924    13.335    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.426 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=368, estimated)      1.522    14.948    func_inst/cuberoot_inst/clk_i_IBUF_BUFG
    SLICE_X9Y59          FDRE                                         r  func_inst/cuberoot_inst/y_reg[4]/C
                         clock pessimism              0.256    15.204    
                         clock uncertainty           -0.035    15.168    
    SLICE_X9Y59          FDRE (Setup_fdre_C_CE)      -0.205    14.963    func_inst/cuberoot_inst/y_reg[4]
  -------------------------------------------------------------------
                         required time                         14.963    
                         arrival time                         -10.896    
  -------------------------------------------------------------------
                         slack                                  4.068    

Slack (MET) :             4.088ns  (required time - arrival time)
  Source:                 func_inst/cuberoot_inst/s_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            func_inst/cuberoot_inst/b_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.935ns  (logic 1.714ns (28.880%)  route 4.221ns (71.120%))
  Logic Levels:           7  (LUT2=1 LUT4=2 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, estimated)        2.025     3.507    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.603 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=368, estimated)      1.713     5.316    func_inst/cuberoot_inst/clk_i_IBUF_BUFG
    SLICE_X4Y68          FDRE                                         r  func_inst/cuberoot_inst/s_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y68          FDRE (Prop_fdre_C_Q)         0.419     5.735 f  func_inst/cuberoot_inst/s_reg[8]/Q
                         net (fo=4, estimated)        0.634     6.369    func_inst/cuberoot_inst/s[8]
    SLICE_X4Y68          LUT4 (Prop_lut4_I2_O)        0.299     6.668 f  func_inst/cuberoot_inst/b[31]_i_12/O
                         net (fo=1, estimated)        0.443     7.111    func_inst/cuberoot_inst/b[31]_i_12_n_0
    SLICE_X4Y67          LUT5 (Prop_lut5_I4_O)        0.124     7.235 f  func_inst/cuberoot_inst/b[31]_i_6/O
                         net (fo=18, estimated)       0.607     7.842    func_inst/cuberoot_inst/b[31]_i_6_n_0
    SLICE_X6Y67          LUT2 (Prop_lut2_I1_O)        0.124     7.966 f  func_inst/cuberoot_inst/b[30]_i_5/O
                         net (fo=19, estimated)       0.854     8.820    func_inst/cuberoot_inst/mul1_inst/b_reg[4]_0
    SLICE_X8Y63          LUT5 (Prop_lut5_I3_O)        0.124     8.944 f  func_inst/cuberoot_inst/mul1_inst/b[28]_i_5/O
                         net (fo=3, estimated)        1.035     9.979    func_inst/cuberoot_inst/mul1_inst/b[28]_i_5_n_0
    SLICE_X6Y63          LUT4 (Prop_lut4_I3_O)        0.152    10.131 f  func_inst/cuberoot_inst/mul1_inst/b[26]_i_2/O
                         net (fo=5, estimated)        0.317    10.448    func_inst/cuberoot_inst/mul1_inst/b[26]_i_2_n_0
    SLICE_X6Y63          LUT5 (Prop_lut5_I3_O)        0.348    10.796 r  func_inst/cuberoot_inst/mul1_inst/b[30]_i_4/O
                         net (fo=4, estimated)        0.331    11.127    func_inst/cuberoot_inst/mul1_inst/s_reg[1]_0
    SLICE_X6Y64          LUT6 (Prop_lut6_I3_O)        0.124    11.251 r  func_inst/cuberoot_inst/mul1_inst/b[30]_i_1/O
                         net (fo=1, routed)           0.000    11.251    func_inst/cuberoot_inst/mul1_inst_n_1
    SLICE_X6Y64          FDRE                                         r  func_inst/cuberoot_inst/b_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, estimated)        1.924    13.335    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.426 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=368, estimated)      1.598    15.024    func_inst/cuberoot_inst/clk_i_IBUF_BUFG
    SLICE_X6Y64          FDRE                                         r  func_inst/cuberoot_inst/b_reg[30]/C
                         clock pessimism              0.273    15.297    
                         clock uncertainty           -0.035    15.261    
    SLICE_X6Y64          FDRE (Setup_fdre_C_D)        0.077    15.338    func_inst/cuberoot_inst/b_reg[30]
  -------------------------------------------------------------------
                         required time                         15.338    
                         arrival time                         -11.251    
  -------------------------------------------------------------------
                         slack                                  4.088    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 lfsr2_inst/num_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lfsr2_inst/result_o_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.213ns  (logic 0.141ns (66.172%)  route 0.072ns (33.828%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.240ns
    Source Clock Delay      (SCD):    1.731ns
    Clock Pessimism Removal (CPR):    0.493ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, estimated)        0.854     1.103    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.129 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=368, estimated)      0.602     1.731    lfsr2_inst/CLK
    SLICE_X0Y59          FDRE                                         r  lfsr2_inst/num_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y59          FDRE (Prop_fdre_C_Q)         0.141     1.872 r  lfsr2_inst/num_reg[2]/Q
                         net (fo=3, estimated)        0.072     1.944    lfsr2_inst/num_reg_n_0_[2]
    SLICE_X1Y59          FDRE                                         r  lfsr2_inst/result_o_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, estimated)        0.899     1.336    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.365 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=368, estimated)      0.875     2.240    lfsr2_inst/CLK
    SLICE_X1Y59          FDRE                                         r  lfsr2_inst/result_o_reg[2]/C
                         clock pessimism             -0.493     1.747    
    SLICE_X1Y59          FDRE (Hold_fdre_C_D)         0.047     1.794    lfsr2_inst/result_o_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.794    
                         arrival time                           1.944    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 lfsr2_inst/num_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lfsr2_inst/result_o_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.213ns  (logic 0.141ns (66.303%)  route 0.072ns (33.696%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.240ns
    Source Clock Delay      (SCD):    1.731ns
    Clock Pessimism Removal (CPR):    0.493ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, estimated)        0.854     1.103    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.129 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=368, estimated)      0.602     1.731    lfsr2_inst/CLK
    SLICE_X0Y59          FDRE                                         r  lfsr2_inst/num_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y59          FDRE (Prop_fdre_C_Q)         0.141     1.872 r  lfsr2_inst/num_reg[0]/Q
                         net (fo=2, estimated)        0.072     1.944    lfsr2_inst/num_reg_n_0_[0]
    SLICE_X1Y59          FDRE                                         r  lfsr2_inst/result_o_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, estimated)        0.899     1.336    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.365 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=368, estimated)      0.875     2.240    lfsr2_inst/CLK
    SLICE_X1Y59          FDRE                                         r  lfsr2_inst/result_o_reg[0]/C
                         clock pessimism             -0.493     1.747    
    SLICE_X1Y59          FDRE (Hold_fdre_C_D)         0.046     1.793    lfsr2_inst/result_o_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.793    
                         arrival time                           1.944    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 b_func_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            func_inst/x_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.230ns  (logic 0.164ns (71.249%)  route 0.066ns (28.751%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.240ns
    Source Clock Delay      (SCD):    1.731ns
    Clock Pessimism Removal (CPR):    0.493ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, estimated)        0.854     1.103    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.129 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=368, estimated)      0.602     1.731    clk_i_IBUF_BUFG
    SLICE_X2Y58          FDRE                                         r  b_func_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y58          FDRE (Prop_fdre_C_Q)         0.164     1.895 r  b_func_i_reg[0]/Q
                         net (fo=1, estimated)        0.066     1.961    func_inst/x_r_reg[7]_0[0]
    SLICE_X3Y58          FDRE                                         r  func_inst/x_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, estimated)        0.899     1.336    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.365 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=368, estimated)      0.875     2.240    func_inst/clk_i_IBUF_BUFG
    SLICE_X3Y58          FDRE                                         r  func_inst/x_r_reg[0]/C
                         clock pessimism             -0.493     1.747    
    SLICE_X3Y58          FDRE (Hold_fdre_C_D)         0.046     1.793    func_inst/x_r_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.793    
                         arrival time                           1.961    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 crc8_inst/register_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            crc8_inst/register_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.164ns (65.713%)  route 0.086ns (34.287%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.237ns
    Source Clock Delay      (SCD):    1.729ns
    Clock Pessimism Removal (CPR):    0.493ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, estimated)        0.854     1.103    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.129 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=368, estimated)      0.600     1.729    crc8_inst/clk_i_IBUF_BUFG
    SLICE_X2Y62          FDRE                                         r  crc8_inst/register_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y62          FDRE (Prop_fdre_C_Q)         0.164     1.893 r  crc8_inst/register_reg[0]/Q
                         net (fo=2, estimated)        0.086     1.979    crc8_inst/register_reg[3]_0[0]
    SLICE_X2Y62          FDRE                                         r  crc8_inst/register_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, estimated)        0.899     1.336    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.365 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=368, estimated)      0.872     2.237    crc8_inst/clk_i_IBUF_BUFG
    SLICE_X2Y62          FDRE                                         r  crc8_inst/register_reg[1]/C
                         clock pessimism             -0.493     1.744    
    SLICE_X2Y62          FDRE (Hold_fdre_C_D)         0.060     1.804    crc8_inst/register_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.804    
                         arrival time                           1.979    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 func_inst/y_bo_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            crc8_input_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.141ns (49.011%)  route 0.147ns (50.989%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.239ns
    Source Clock Delay      (SCD):    1.729ns
    Clock Pessimism Removal (CPR):    0.470ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, estimated)        0.854     1.103    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.129 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=368, estimated)      0.600     1.729    func_inst/clk_i_IBUF_BUFG
    SLICE_X4Y61          FDRE                                         r  func_inst/y_bo_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y61          FDRE (Prop_fdre_C_Q)         0.141     1.870 r  func_inst/y_bo_reg[2]/Q
                         net (fo=2, estimated)        0.147     2.017    func_inst_n_6
    SLICE_X2Y61          FDRE                                         r  crc8_input_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, estimated)        0.899     1.336    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.365 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=368, estimated)      0.874     2.239    clk_i_IBUF_BUFG
    SLICE_X2Y61          FDRE                                         r  crc8_input_reg[2]/C
                         clock pessimism             -0.470     1.769    
    SLICE_X2Y61          FDRE (Hold_fdre_C_D)         0.063     1.832    crc8_input_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.832    
                         arrival time                           2.017    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 func_inst/y_bo_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            crc8_input_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.141ns (48.868%)  route 0.148ns (51.132%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.239ns
    Source Clock Delay      (SCD):    1.729ns
    Clock Pessimism Removal (CPR):    0.470ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, estimated)        0.854     1.103    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.129 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=368, estimated)      0.600     1.729    func_inst/clk_i_IBUF_BUFG
    SLICE_X4Y61          FDRE                                         r  func_inst/y_bo_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y61          FDRE (Prop_fdre_C_Q)         0.141     1.870 r  func_inst/y_bo_reg[0]/Q
                         net (fo=2, estimated)        0.148     2.018    func_inst_n_8
    SLICE_X2Y61          FDRE                                         r  crc8_input_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, estimated)        0.899     1.336    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.365 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=368, estimated)      0.874     2.239    clk_i_IBUF_BUFG
    SLICE_X2Y61          FDRE                                         r  crc8_input_reg[0]/C
                         clock pessimism             -0.470     1.769    
    SLICE_X2Y61          FDRE (Hold_fdre_C_D)         0.059     1.828    crc8_input_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.828    
                         arrival time                           2.018    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 func_inst/cuberoot_inst/mult1_b_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            func_inst/cuberoot_inst/mul1_inst/b_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.164ns (53.808%)  route 0.141ns (46.192%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.208ns
    Source Clock Delay      (SCD):    1.701ns
    Clock Pessimism Removal (CPR):    0.470ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, estimated)        0.854     1.103    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.129 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=368, estimated)      0.572     1.701    func_inst/cuberoot_inst/clk_i_IBUF_BUFG
    SLICE_X8Y61          FDRE                                         r  func_inst/cuberoot_inst/mult1_b_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y61          FDRE (Prop_fdre_C_Q)         0.164     1.865 r  func_inst/cuberoot_inst/mult1_b_reg[6]/Q
                         net (fo=1, estimated)        0.141     2.006    func_inst/cuberoot_inst/mul1_inst/b_reg[7]_0[6]
    SLICE_X11Y61         FDRE                                         r  func_inst/cuberoot_inst/mul1_inst/b_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, estimated)        0.899     1.336    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.365 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=368, estimated)      0.843     2.208    func_inst/cuberoot_inst/mul1_inst/clk_i_IBUF_BUFG
    SLICE_X11Y61         FDRE                                         r  func_inst/cuberoot_inst/mul1_inst/b_reg[6]/C
                         clock pessimism             -0.470     1.738    
    SLICE_X11Y61         FDRE (Hold_fdre_C_D)         0.076     1.814    func_inst/cuberoot_inst/mul1_inst/b_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.814    
                         arrival time                           2.006    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 lfsr1_inst/num_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lfsr1_inst/result_o_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.141ns (49.373%)  route 0.145ns (50.627%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.237ns
    Source Clock Delay      (SCD):    1.730ns
    Clock Pessimism Removal (CPR):    0.491ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, estimated)        0.854     1.103    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.129 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=368, estimated)      0.601     1.730    lfsr1_inst/CLK
    SLICE_X5Y57          FDRE                                         r  lfsr1_inst/num_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y57          FDRE (Prop_fdre_C_Q)         0.141     1.871 r  lfsr1_inst/num_reg[6]/Q
                         net (fo=2, estimated)        0.145     2.016    lfsr1_inst/num[6]
    SLICE_X5Y58          FDRE                                         r  lfsr1_inst/result_o_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, estimated)        0.899     1.336    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.365 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=368, estimated)      0.872     2.237    lfsr1_inst/CLK
    SLICE_X5Y58          FDRE                                         r  lfsr1_inst/result_o_reg[6]/C
                         clock pessimism             -0.491     1.746    
    SLICE_X5Y58          FDRE (Hold_fdre_C_D)         0.076     1.822    lfsr1_inst/result_o_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.822    
                         arrival time                           2.016    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 crc8_inst/register_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            crc8_inst/register_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.141ns (49.446%)  route 0.144ns (50.554%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.236ns
    Source Clock Delay      (SCD):    1.728ns
    Clock Pessimism Removal (CPR):    0.493ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, estimated)        0.854     1.103    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.129 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=368, estimated)      0.599     1.728    crc8_inst/clk_i_IBUF_BUFG
    SLICE_X1Y64          FDRE                                         r  crc8_inst/register_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y64          FDRE (Prop_fdre_C_Q)         0.141     1.869 r  crc8_inst/register_reg[6]/Q
                         net (fo=2, estimated)        0.144     2.013    crc8_inst/p_0_in[6]
    SLICE_X1Y64          FDRE                                         r  crc8_inst/register_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, estimated)        0.899     1.336    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.365 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=368, estimated)      0.871     2.236    crc8_inst/clk_i_IBUF_BUFG
    SLICE_X1Y64          FDRE                                         r  crc8_inst/register_reg[7]/C
                         clock pessimism             -0.493     1.743    
    SLICE_X1Y64          FDRE (Hold_fdre_C_D)         0.072     1.815    crc8_inst/register_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.815    
                         arrival time                           2.013    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 lfsr2_inst/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lfsr2_inst/num_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.186ns (55.278%)  route 0.150ns (44.722%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.240ns
    Source Clock Delay      (SCD):    1.730ns
    Clock Pessimism Removal (CPR):    0.493ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, estimated)        0.854     1.103    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.129 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=368, estimated)      0.601     1.730    lfsr2_inst/CLK
    SLICE_X1Y60          FDRE                                         r  lfsr2_inst/FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y60          FDRE (Prop_fdre_C_Q)         0.141     1.871 r  lfsr2_inst/FSM_onehot_state_reg[1]/Q
                         net (fo=11, estimated)       0.150     2.022    lfsr2_inst/FSM_onehot_state_reg_n_0_[1]
    SLICE_X2Y59          LUT4 (Prop_lut4_I3_O)        0.045     2.067 r  lfsr2_inst/num[6]_i_1__0/O
                         net (fo=1, routed)           0.000     2.067    lfsr2_inst/num[6]_i_1__0_n_0
    SLICE_X2Y59          FDRE                                         r  lfsr2_inst/num_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, estimated)        0.899     1.336    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.365 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=368, estimated)      0.875     2.240    lfsr2_inst/CLK
    SLICE_X2Y59          FDRE                                         r  lfsr2_inst/num_reg[6]/C
                         clock pessimism             -0.493     1.747    
    SLICE_X2Y59          FDRE (Hold_fdre_C_D)         0.121     1.868    lfsr2_inst/num_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.868    
                         arrival time                           2.067    
  -------------------------------------------------------------------
                         slack                                  0.198    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_i }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_i_IBUF_BUFG_inst/I
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X0Y63     FSM_onehot_state_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y63     FSM_onehot_state_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y63     FSM_onehot_state_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y63     FSM_onehot_state_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y63     FSM_onehot_state_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y64     FSM_onehot_state_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y63     FSM_onehot_state_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y59     a_func_i_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y59     a_func_i_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y59     a_func_i_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y59     a_func_i_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y59     a_func_i_reg[2]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X4Y60     func_inst/FSM_onehot_state_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y60     func_inst/FSM_onehot_state_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y60     func_inst/FSM_onehot_state_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y60     func_inst/FSM_onehot_state_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y60     func_inst/FSM_onehot_state_reg[4]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X6Y60     func_inst/cuberoot_inst/FSM_onehot_state_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y60     func_inst/cuberoot_inst/FSM_onehot_state_reg[1]/C
High Pulse Width  Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X0Y63     FSM_onehot_state_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y63     FSM_onehot_state_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y63     FSM_onehot_state_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y63     FSM_onehot_state_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y63     FSM_onehot_state_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y64     FSM_onehot_state_reg[5]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y63     FSM_onehot_state_reg[6]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y59     a_func_i_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y59     a_func_i_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y59     a_func_i_reg[2]/C



