// Seed: 3082945824
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  output wire id_5;
  input wire id_4;
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  assign id_5 = id_2 == 1;
endmodule
module module_1 (
    output wor id_0,
    input tri0 id_1,
    input supply1 id_2
);
  wire id_4;
  id_5(
      .id_0(id_2), .id_1(id_1), .id_2(id_0), .id_3(id_4)
  ); module_0(
      id_4, id_4, id_4, id_4, id_4, id_4
  );
endmodule
