# This file is automatically generated.
# It contains project source information necessary for synthesis and implementation.

# Block Designs: bd/design_1/design_1.bd
set_property KEEP_HIERARCHY SOFT [get_cells -hier -filter {REF_NAME==design_1 || ORIG_REF_NAME==design_1} -quiet] -quiet

# IP: bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xci
set_property KEEP_HIERARCHY SOFT [get_cells -hier -filter {REF_NAME==design_1_processing_system7_0_0 || ORIG_REF_NAME==design_1_processing_system7_0_0} -quiet] -quiet

# IP: bd/design_1/ip/design_1_comblock_0_0/design_1_comblock_0_0.xci
set_property KEEP_HIERARCHY SOFT [get_cells -hier -filter {REF_NAME==design_1_comblock_0_0 || ORIG_REF_NAME==design_1_comblock_0_0} -quiet] -quiet

# IP: bd/design_1/ip/design_1_ps7_0_axi_periph_0/design_1_ps7_0_axi_periph_0.xci
set_property KEEP_HIERARCHY SOFT [get_cells -hier -filter {REF_NAME==design_1_ps7_0_axi_periph_0 || ORIG_REF_NAME==design_1_ps7_0_axi_periph_0} -quiet] -quiet

# IP: bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.xci
set_property KEEP_HIERARCHY SOFT [get_cells -hier -filter {REF_NAME==design_1_rst_ps7_0_100M_0 || ORIG_REF_NAME==design_1_rst_ps7_0_100M_0} -quiet] -quiet

# IP: bd/design_1/ip/design_1_sol_counter_0_0/design_1_sol_counter_0_0.xci
set_property KEEP_HIERARCHY SOFT [get_cells -hier -filter {REF_NAME==design_1_sol_counter_0_0 || ORIG_REF_NAME==design_1_sol_counter_0_0} -quiet] -quiet

# IP: bd/design_1/ip/design_1_fsm_block_0_1/design_1_fsm_block_0_1.xci
set_property KEEP_HIERARCHY SOFT [get_cells -hier -filter {REF_NAME==design_1_fsm_block_0_1 || ORIG_REF_NAME==design_1_fsm_block_0_1} -quiet] -quiet

# IP: bd/design_1/ip/design_1_fsm_block_0_2/design_1_fsm_block_0_2.xci
set_property KEEP_HIERARCHY SOFT [get_cells -hier -filter {REF_NAME==design_1_fsm_block_0_2 || ORIG_REF_NAME==design_1_fsm_block_0_2} -quiet] -quiet

# IP: bd/design_1/ip/design_1_fsm_block_0_3/design_1_fsm_block_0_3.xci
set_property KEEP_HIERARCHY SOFT [get_cells -hier -filter {REF_NAME==design_1_fsm_block_0_3 || ORIG_REF_NAME==design_1_fsm_block_0_3} -quiet] -quiet

# IP: bd/design_1/ip/design_1_fsm_block_0_4/design_1_fsm_block_0_4.xci
set_property KEEP_HIERARCHY SOFT [get_cells -hier -filter {REF_NAME==design_1_fsm_block_0_4 || ORIG_REF_NAME==design_1_fsm_block_0_4} -quiet] -quiet

# IP: bd/design_1/ip/design_1_fsm_block_0_5/design_1_fsm_block_0_5.xci
set_property KEEP_HIERARCHY SOFT [get_cells -hier -filter {REF_NAME==design_1_fsm_block_0_5 || ORIG_REF_NAME==design_1_fsm_block_0_5} -quiet] -quiet

# IP: bd/design_1/ip/design_1_fsm_block_0_6/design_1_fsm_block_0_6.xci
set_property KEEP_HIERARCHY SOFT [get_cells -hier -filter {REF_NAME==design_1_fsm_block_0_6 || ORIG_REF_NAME==design_1_fsm_block_0_6} -quiet] -quiet

# IP: bd/design_1/ip/design_1_fsm_block_0_7/design_1_fsm_block_0_7.xci
set_property KEEP_HIERARCHY SOFT [get_cells -hier -filter {REF_NAME==design_1_fsm_block_0_7 || ORIG_REF_NAME==design_1_fsm_block_0_7} -quiet] -quiet

# IP: bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.xci
set_property KEEP_HIERARCHY SOFT [get_cells -hier -filter {REF_NAME==design_1_auto_pc_0 || ORIG_REF_NAME==design_1_auto_pc_0} -quiet] -quiet

# XDC: /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_3/pynq_nqueens_3.gen/sources_1/bd/design_1/design_1_ooc.xdc
