
ECU_Formula.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00013dfc  080002a0  080002a0  000012a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000900  080140a0  080140a0  000150a0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  080149a0  080149a0  000159a0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  080149a8  080149a8  000159a8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .fini_array   00000004  080149ac  080149ac  000159ac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  6 .data         00000224  24000000  080149b0  00016000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          00000834  24000224  08014bd4  00016224  2**2
                  ALLOC
  8 ._user_heap_stack 00000600  24000a58  08014bd4  00016a58  2**0
                  ALLOC
  9 .ARM.attributes 0000002e  00000000  00000000  00016224  2**0
                  CONTENTS, READONLY
 10 .debug_info   0002567a  00000000  00000000  00016252  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_abbrev 000042aa  00000000  00000000  0003b8cc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_aranges 00001e58  00000000  00000000  0003fb78  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_rnglists 00001819  00000000  00000000  000419d0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_macro  0003c3e2  00000000  00000000  000431e9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_line   0002788a  00000000  00000000  0007f5cb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_str    0017f232  00000000  00000000  000a6e55  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .comment      00000043  00000000  00000000  00226087  2**0
                  CONTENTS, READONLY
 18 .debug_frame  0000978c  00000000  00000000  002260cc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line_str 00000044  00000000  00000000  0022f858  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002a0 <__do_global_dtors_aux>:
 80002a0:	b510      	push	{r4, lr}
 80002a2:	4c05      	ldr	r4, [pc, #20]	@ (80002b8 <__do_global_dtors_aux+0x18>)
 80002a4:	7823      	ldrb	r3, [r4, #0]
 80002a6:	b933      	cbnz	r3, 80002b6 <__do_global_dtors_aux+0x16>
 80002a8:	4b04      	ldr	r3, [pc, #16]	@ (80002bc <__do_global_dtors_aux+0x1c>)
 80002aa:	b113      	cbz	r3, 80002b2 <__do_global_dtors_aux+0x12>
 80002ac:	4804      	ldr	r0, [pc, #16]	@ (80002c0 <__do_global_dtors_aux+0x20>)
 80002ae:	f3af 8000 	nop.w
 80002b2:	2301      	movs	r3, #1
 80002b4:	7023      	strb	r3, [r4, #0]
 80002b6:	bd10      	pop	{r4, pc}
 80002b8:	24000224 	.word	0x24000224
 80002bc:	00000000 	.word	0x00000000
 80002c0:	08014084 	.word	0x08014084

080002c4 <frame_dummy>:
 80002c4:	b508      	push	{r3, lr}
 80002c6:	4b03      	ldr	r3, [pc, #12]	@ (80002d4 <frame_dummy+0x10>)
 80002c8:	b11b      	cbz	r3, 80002d2 <frame_dummy+0xe>
 80002ca:	4903      	ldr	r1, [pc, #12]	@ (80002d8 <frame_dummy+0x14>)
 80002cc:	4803      	ldr	r0, [pc, #12]	@ (80002dc <frame_dummy+0x18>)
 80002ce:	f3af 8000 	nop.w
 80002d2:	bd08      	pop	{r3, pc}
 80002d4:	00000000 	.word	0x00000000
 80002d8:	24000228 	.word	0x24000228
 80002dc:	08014084 	.word	0x08014084

080002e0 <memchr>:
 80002e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80002e4:	2a10      	cmp	r2, #16
 80002e6:	db2b      	blt.n	8000340 <memchr+0x60>
 80002e8:	f010 0f07 	tst.w	r0, #7
 80002ec:	d008      	beq.n	8000300 <memchr+0x20>
 80002ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002f2:	3a01      	subs	r2, #1
 80002f4:	428b      	cmp	r3, r1
 80002f6:	d02d      	beq.n	8000354 <memchr+0x74>
 80002f8:	f010 0f07 	tst.w	r0, #7
 80002fc:	b342      	cbz	r2, 8000350 <memchr+0x70>
 80002fe:	d1f6      	bne.n	80002ee <memchr+0xe>
 8000300:	b4f0      	push	{r4, r5, r6, r7}
 8000302:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000306:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800030a:	f022 0407 	bic.w	r4, r2, #7
 800030e:	f07f 0700 	mvns.w	r7, #0
 8000312:	2300      	movs	r3, #0
 8000314:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000318:	3c08      	subs	r4, #8
 800031a:	ea85 0501 	eor.w	r5, r5, r1
 800031e:	ea86 0601 	eor.w	r6, r6, r1
 8000322:	fa85 f547 	uadd8	r5, r5, r7
 8000326:	faa3 f587 	sel	r5, r3, r7
 800032a:	fa86 f647 	uadd8	r6, r6, r7
 800032e:	faa5 f687 	sel	r6, r5, r7
 8000332:	b98e      	cbnz	r6, 8000358 <memchr+0x78>
 8000334:	d1ee      	bne.n	8000314 <memchr+0x34>
 8000336:	bcf0      	pop	{r4, r5, r6, r7}
 8000338:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800033c:	f002 0207 	and.w	r2, r2, #7
 8000340:	b132      	cbz	r2, 8000350 <memchr+0x70>
 8000342:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000346:	3a01      	subs	r2, #1
 8000348:	ea83 0301 	eor.w	r3, r3, r1
 800034c:	b113      	cbz	r3, 8000354 <memchr+0x74>
 800034e:	d1f8      	bne.n	8000342 <memchr+0x62>
 8000350:	2000      	movs	r0, #0
 8000352:	4770      	bx	lr
 8000354:	3801      	subs	r0, #1
 8000356:	4770      	bx	lr
 8000358:	2d00      	cmp	r5, #0
 800035a:	bf06      	itte	eq
 800035c:	4635      	moveq	r5, r6
 800035e:	3803      	subeq	r0, #3
 8000360:	3807      	subne	r0, #7
 8000362:	f015 0f01 	tst.w	r5, #1
 8000366:	d107      	bne.n	8000378 <memchr+0x98>
 8000368:	3001      	adds	r0, #1
 800036a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800036e:	bf02      	ittt	eq
 8000370:	3001      	addeq	r0, #1
 8000372:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000376:	3001      	addeq	r0, #1
 8000378:	bcf0      	pop	{r4, r5, r6, r7}
 800037a:	3801      	subs	r0, #1
 800037c:	4770      	bx	lr
 800037e:	bf00      	nop

08000380 <strlen>:
 8000380:	4603      	mov	r3, r0
 8000382:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000386:	2a00      	cmp	r2, #0
 8000388:	d1fb      	bne.n	8000382 <strlen+0x2>
 800038a:	1a18      	subs	r0, r3, r0
 800038c:	3801      	subs	r0, #1
 800038e:	4770      	bx	lr

08000390 <__aeabi_uldivmod>:
 8000390:	b953      	cbnz	r3, 80003a8 <__aeabi_uldivmod+0x18>
 8000392:	b94a      	cbnz	r2, 80003a8 <__aeabi_uldivmod+0x18>
 8000394:	2900      	cmp	r1, #0
 8000396:	bf08      	it	eq
 8000398:	2800      	cmpeq	r0, #0
 800039a:	bf1c      	itt	ne
 800039c:	f04f 31ff 	movne.w	r1, #4294967295
 80003a0:	f04f 30ff 	movne.w	r0, #4294967295
 80003a4:	f000 b988 	b.w	80006b8 <__aeabi_idiv0>
 80003a8:	f1ad 0c08 	sub.w	ip, sp, #8
 80003ac:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80003b0:	f000 f806 	bl	80003c0 <__udivmoddi4>
 80003b4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80003b8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80003bc:	b004      	add	sp, #16
 80003be:	4770      	bx	lr

080003c0 <__udivmoddi4>:
 80003c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80003c4:	9d08      	ldr	r5, [sp, #32]
 80003c6:	468e      	mov	lr, r1
 80003c8:	4604      	mov	r4, r0
 80003ca:	4688      	mov	r8, r1
 80003cc:	2b00      	cmp	r3, #0
 80003ce:	d14a      	bne.n	8000466 <__udivmoddi4+0xa6>
 80003d0:	428a      	cmp	r2, r1
 80003d2:	4617      	mov	r7, r2
 80003d4:	d962      	bls.n	800049c <__udivmoddi4+0xdc>
 80003d6:	fab2 f682 	clz	r6, r2
 80003da:	b14e      	cbz	r6, 80003f0 <__udivmoddi4+0x30>
 80003dc:	f1c6 0320 	rsb	r3, r6, #32
 80003e0:	fa01 f806 	lsl.w	r8, r1, r6
 80003e4:	fa20 f303 	lsr.w	r3, r0, r3
 80003e8:	40b7      	lsls	r7, r6
 80003ea:	ea43 0808 	orr.w	r8, r3, r8
 80003ee:	40b4      	lsls	r4, r6
 80003f0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003f4:	fa1f fc87 	uxth.w	ip, r7
 80003f8:	fbb8 f1fe 	udiv	r1, r8, lr
 80003fc:	0c23      	lsrs	r3, r4, #16
 80003fe:	fb0e 8811 	mls	r8, lr, r1, r8
 8000402:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000406:	fb01 f20c 	mul.w	r2, r1, ip
 800040a:	429a      	cmp	r2, r3
 800040c:	d909      	bls.n	8000422 <__udivmoddi4+0x62>
 800040e:	18fb      	adds	r3, r7, r3
 8000410:	f101 30ff 	add.w	r0, r1, #4294967295
 8000414:	f080 80ea 	bcs.w	80005ec <__udivmoddi4+0x22c>
 8000418:	429a      	cmp	r2, r3
 800041a:	f240 80e7 	bls.w	80005ec <__udivmoddi4+0x22c>
 800041e:	3902      	subs	r1, #2
 8000420:	443b      	add	r3, r7
 8000422:	1a9a      	subs	r2, r3, r2
 8000424:	b2a3      	uxth	r3, r4
 8000426:	fbb2 f0fe 	udiv	r0, r2, lr
 800042a:	fb0e 2210 	mls	r2, lr, r0, r2
 800042e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000432:	fb00 fc0c 	mul.w	ip, r0, ip
 8000436:	459c      	cmp	ip, r3
 8000438:	d909      	bls.n	800044e <__udivmoddi4+0x8e>
 800043a:	18fb      	adds	r3, r7, r3
 800043c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000440:	f080 80d6 	bcs.w	80005f0 <__udivmoddi4+0x230>
 8000444:	459c      	cmp	ip, r3
 8000446:	f240 80d3 	bls.w	80005f0 <__udivmoddi4+0x230>
 800044a:	443b      	add	r3, r7
 800044c:	3802      	subs	r0, #2
 800044e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000452:	eba3 030c 	sub.w	r3, r3, ip
 8000456:	2100      	movs	r1, #0
 8000458:	b11d      	cbz	r5, 8000462 <__udivmoddi4+0xa2>
 800045a:	40f3      	lsrs	r3, r6
 800045c:	2200      	movs	r2, #0
 800045e:	e9c5 3200 	strd	r3, r2, [r5]
 8000462:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000466:	428b      	cmp	r3, r1
 8000468:	d905      	bls.n	8000476 <__udivmoddi4+0xb6>
 800046a:	b10d      	cbz	r5, 8000470 <__udivmoddi4+0xb0>
 800046c:	e9c5 0100 	strd	r0, r1, [r5]
 8000470:	2100      	movs	r1, #0
 8000472:	4608      	mov	r0, r1
 8000474:	e7f5      	b.n	8000462 <__udivmoddi4+0xa2>
 8000476:	fab3 f183 	clz	r1, r3
 800047a:	2900      	cmp	r1, #0
 800047c:	d146      	bne.n	800050c <__udivmoddi4+0x14c>
 800047e:	4573      	cmp	r3, lr
 8000480:	d302      	bcc.n	8000488 <__udivmoddi4+0xc8>
 8000482:	4282      	cmp	r2, r0
 8000484:	f200 8105 	bhi.w	8000692 <__udivmoddi4+0x2d2>
 8000488:	1a84      	subs	r4, r0, r2
 800048a:	eb6e 0203 	sbc.w	r2, lr, r3
 800048e:	2001      	movs	r0, #1
 8000490:	4690      	mov	r8, r2
 8000492:	2d00      	cmp	r5, #0
 8000494:	d0e5      	beq.n	8000462 <__udivmoddi4+0xa2>
 8000496:	e9c5 4800 	strd	r4, r8, [r5]
 800049a:	e7e2      	b.n	8000462 <__udivmoddi4+0xa2>
 800049c:	2a00      	cmp	r2, #0
 800049e:	f000 8090 	beq.w	80005c2 <__udivmoddi4+0x202>
 80004a2:	fab2 f682 	clz	r6, r2
 80004a6:	2e00      	cmp	r6, #0
 80004a8:	f040 80a4 	bne.w	80005f4 <__udivmoddi4+0x234>
 80004ac:	1a8a      	subs	r2, r1, r2
 80004ae:	0c03      	lsrs	r3, r0, #16
 80004b0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80004b4:	b280      	uxth	r0, r0
 80004b6:	b2bc      	uxth	r4, r7
 80004b8:	2101      	movs	r1, #1
 80004ba:	fbb2 fcfe 	udiv	ip, r2, lr
 80004be:	fb0e 221c 	mls	r2, lr, ip, r2
 80004c2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80004c6:	fb04 f20c 	mul.w	r2, r4, ip
 80004ca:	429a      	cmp	r2, r3
 80004cc:	d907      	bls.n	80004de <__udivmoddi4+0x11e>
 80004ce:	18fb      	adds	r3, r7, r3
 80004d0:	f10c 38ff 	add.w	r8, ip, #4294967295
 80004d4:	d202      	bcs.n	80004dc <__udivmoddi4+0x11c>
 80004d6:	429a      	cmp	r2, r3
 80004d8:	f200 80e0 	bhi.w	800069c <__udivmoddi4+0x2dc>
 80004dc:	46c4      	mov	ip, r8
 80004de:	1a9b      	subs	r3, r3, r2
 80004e0:	fbb3 f2fe 	udiv	r2, r3, lr
 80004e4:	fb0e 3312 	mls	r3, lr, r2, r3
 80004e8:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80004ec:	fb02 f404 	mul.w	r4, r2, r4
 80004f0:	429c      	cmp	r4, r3
 80004f2:	d907      	bls.n	8000504 <__udivmoddi4+0x144>
 80004f4:	18fb      	adds	r3, r7, r3
 80004f6:	f102 30ff 	add.w	r0, r2, #4294967295
 80004fa:	d202      	bcs.n	8000502 <__udivmoddi4+0x142>
 80004fc:	429c      	cmp	r4, r3
 80004fe:	f200 80ca 	bhi.w	8000696 <__udivmoddi4+0x2d6>
 8000502:	4602      	mov	r2, r0
 8000504:	1b1b      	subs	r3, r3, r4
 8000506:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800050a:	e7a5      	b.n	8000458 <__udivmoddi4+0x98>
 800050c:	f1c1 0620 	rsb	r6, r1, #32
 8000510:	408b      	lsls	r3, r1
 8000512:	fa22 f706 	lsr.w	r7, r2, r6
 8000516:	431f      	orrs	r7, r3
 8000518:	fa0e f401 	lsl.w	r4, lr, r1
 800051c:	fa20 f306 	lsr.w	r3, r0, r6
 8000520:	fa2e fe06 	lsr.w	lr, lr, r6
 8000524:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000528:	4323      	orrs	r3, r4
 800052a:	fa00 f801 	lsl.w	r8, r0, r1
 800052e:	fa1f fc87 	uxth.w	ip, r7
 8000532:	fbbe f0f9 	udiv	r0, lr, r9
 8000536:	0c1c      	lsrs	r4, r3, #16
 8000538:	fb09 ee10 	mls	lr, r9, r0, lr
 800053c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000540:	fb00 fe0c 	mul.w	lr, r0, ip
 8000544:	45a6      	cmp	lr, r4
 8000546:	fa02 f201 	lsl.w	r2, r2, r1
 800054a:	d909      	bls.n	8000560 <__udivmoddi4+0x1a0>
 800054c:	193c      	adds	r4, r7, r4
 800054e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000552:	f080 809c 	bcs.w	800068e <__udivmoddi4+0x2ce>
 8000556:	45a6      	cmp	lr, r4
 8000558:	f240 8099 	bls.w	800068e <__udivmoddi4+0x2ce>
 800055c:	3802      	subs	r0, #2
 800055e:	443c      	add	r4, r7
 8000560:	eba4 040e 	sub.w	r4, r4, lr
 8000564:	fa1f fe83 	uxth.w	lr, r3
 8000568:	fbb4 f3f9 	udiv	r3, r4, r9
 800056c:	fb09 4413 	mls	r4, r9, r3, r4
 8000570:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000574:	fb03 fc0c 	mul.w	ip, r3, ip
 8000578:	45a4      	cmp	ip, r4
 800057a:	d908      	bls.n	800058e <__udivmoddi4+0x1ce>
 800057c:	193c      	adds	r4, r7, r4
 800057e:	f103 3eff 	add.w	lr, r3, #4294967295
 8000582:	f080 8082 	bcs.w	800068a <__udivmoddi4+0x2ca>
 8000586:	45a4      	cmp	ip, r4
 8000588:	d97f      	bls.n	800068a <__udivmoddi4+0x2ca>
 800058a:	3b02      	subs	r3, #2
 800058c:	443c      	add	r4, r7
 800058e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000592:	eba4 040c 	sub.w	r4, r4, ip
 8000596:	fba0 ec02 	umull	lr, ip, r0, r2
 800059a:	4564      	cmp	r4, ip
 800059c:	4673      	mov	r3, lr
 800059e:	46e1      	mov	r9, ip
 80005a0:	d362      	bcc.n	8000668 <__udivmoddi4+0x2a8>
 80005a2:	d05f      	beq.n	8000664 <__udivmoddi4+0x2a4>
 80005a4:	b15d      	cbz	r5, 80005be <__udivmoddi4+0x1fe>
 80005a6:	ebb8 0203 	subs.w	r2, r8, r3
 80005aa:	eb64 0409 	sbc.w	r4, r4, r9
 80005ae:	fa04 f606 	lsl.w	r6, r4, r6
 80005b2:	fa22 f301 	lsr.w	r3, r2, r1
 80005b6:	431e      	orrs	r6, r3
 80005b8:	40cc      	lsrs	r4, r1
 80005ba:	e9c5 6400 	strd	r6, r4, [r5]
 80005be:	2100      	movs	r1, #0
 80005c0:	e74f      	b.n	8000462 <__udivmoddi4+0xa2>
 80005c2:	fbb1 fcf2 	udiv	ip, r1, r2
 80005c6:	0c01      	lsrs	r1, r0, #16
 80005c8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80005cc:	b280      	uxth	r0, r0
 80005ce:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80005d2:	463b      	mov	r3, r7
 80005d4:	4638      	mov	r0, r7
 80005d6:	463c      	mov	r4, r7
 80005d8:	46b8      	mov	r8, r7
 80005da:	46be      	mov	lr, r7
 80005dc:	2620      	movs	r6, #32
 80005de:	fbb1 f1f7 	udiv	r1, r1, r7
 80005e2:	eba2 0208 	sub.w	r2, r2, r8
 80005e6:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80005ea:	e766      	b.n	80004ba <__udivmoddi4+0xfa>
 80005ec:	4601      	mov	r1, r0
 80005ee:	e718      	b.n	8000422 <__udivmoddi4+0x62>
 80005f0:	4610      	mov	r0, r2
 80005f2:	e72c      	b.n	800044e <__udivmoddi4+0x8e>
 80005f4:	f1c6 0220 	rsb	r2, r6, #32
 80005f8:	fa2e f302 	lsr.w	r3, lr, r2
 80005fc:	40b7      	lsls	r7, r6
 80005fe:	40b1      	lsls	r1, r6
 8000600:	fa20 f202 	lsr.w	r2, r0, r2
 8000604:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000608:	430a      	orrs	r2, r1
 800060a:	fbb3 f8fe 	udiv	r8, r3, lr
 800060e:	b2bc      	uxth	r4, r7
 8000610:	fb0e 3318 	mls	r3, lr, r8, r3
 8000614:	0c11      	lsrs	r1, r2, #16
 8000616:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800061a:	fb08 f904 	mul.w	r9, r8, r4
 800061e:	40b0      	lsls	r0, r6
 8000620:	4589      	cmp	r9, r1
 8000622:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000626:	b280      	uxth	r0, r0
 8000628:	d93e      	bls.n	80006a8 <__udivmoddi4+0x2e8>
 800062a:	1879      	adds	r1, r7, r1
 800062c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000630:	d201      	bcs.n	8000636 <__udivmoddi4+0x276>
 8000632:	4589      	cmp	r9, r1
 8000634:	d81f      	bhi.n	8000676 <__udivmoddi4+0x2b6>
 8000636:	eba1 0109 	sub.w	r1, r1, r9
 800063a:	fbb1 f9fe 	udiv	r9, r1, lr
 800063e:	fb09 f804 	mul.w	r8, r9, r4
 8000642:	fb0e 1119 	mls	r1, lr, r9, r1
 8000646:	b292      	uxth	r2, r2
 8000648:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800064c:	4542      	cmp	r2, r8
 800064e:	d229      	bcs.n	80006a4 <__udivmoddi4+0x2e4>
 8000650:	18ba      	adds	r2, r7, r2
 8000652:	f109 31ff 	add.w	r1, r9, #4294967295
 8000656:	d2c4      	bcs.n	80005e2 <__udivmoddi4+0x222>
 8000658:	4542      	cmp	r2, r8
 800065a:	d2c2      	bcs.n	80005e2 <__udivmoddi4+0x222>
 800065c:	f1a9 0102 	sub.w	r1, r9, #2
 8000660:	443a      	add	r2, r7
 8000662:	e7be      	b.n	80005e2 <__udivmoddi4+0x222>
 8000664:	45f0      	cmp	r8, lr
 8000666:	d29d      	bcs.n	80005a4 <__udivmoddi4+0x1e4>
 8000668:	ebbe 0302 	subs.w	r3, lr, r2
 800066c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000670:	3801      	subs	r0, #1
 8000672:	46e1      	mov	r9, ip
 8000674:	e796      	b.n	80005a4 <__udivmoddi4+0x1e4>
 8000676:	eba7 0909 	sub.w	r9, r7, r9
 800067a:	4449      	add	r1, r9
 800067c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000680:	fbb1 f9fe 	udiv	r9, r1, lr
 8000684:	fb09 f804 	mul.w	r8, r9, r4
 8000688:	e7db      	b.n	8000642 <__udivmoddi4+0x282>
 800068a:	4673      	mov	r3, lr
 800068c:	e77f      	b.n	800058e <__udivmoddi4+0x1ce>
 800068e:	4650      	mov	r0, sl
 8000690:	e766      	b.n	8000560 <__udivmoddi4+0x1a0>
 8000692:	4608      	mov	r0, r1
 8000694:	e6fd      	b.n	8000492 <__udivmoddi4+0xd2>
 8000696:	443b      	add	r3, r7
 8000698:	3a02      	subs	r2, #2
 800069a:	e733      	b.n	8000504 <__udivmoddi4+0x144>
 800069c:	f1ac 0c02 	sub.w	ip, ip, #2
 80006a0:	443b      	add	r3, r7
 80006a2:	e71c      	b.n	80004de <__udivmoddi4+0x11e>
 80006a4:	4649      	mov	r1, r9
 80006a6:	e79c      	b.n	80005e2 <__udivmoddi4+0x222>
 80006a8:	eba1 0109 	sub.w	r1, r1, r9
 80006ac:	46c4      	mov	ip, r8
 80006ae:	fbb1 f9fe 	udiv	r9, r1, lr
 80006b2:	fb09 f804 	mul.w	r8, r9, r4
 80006b6:	e7c4      	b.n	8000642 <__udivmoddi4+0x282>

080006b8 <__aeabi_idiv0>:
 80006b8:	4770      	bx	lr
 80006ba:	bf00      	nop

080006bc <AD7998_RawToVoltage>:
 * @brief Converte valor bruto (0-4095) para tensão
 * @param raw_value Valor bruto do ADC
 * @param vref Tensão de referência
 * @return Tensão em volts
 */
static inline float AD7998_RawToVoltage(uint16_t raw_value, float vref) {
 80006bc:	b480      	push	{r7}
 80006be:	b083      	sub	sp, #12
 80006c0:	af00      	add	r7, sp, #0
 80006c2:	4603      	mov	r3, r0
 80006c4:	ed87 0a00 	vstr	s0, [r7]
 80006c8:	80fb      	strh	r3, [r7, #6]
    return (raw_value * vref) / AD7998_MAX_VALUE;
 80006ca:	88fb      	ldrh	r3, [r7, #6]
 80006cc:	ee07 3a90 	vmov	s15, r3
 80006d0:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80006d4:	edd7 7a00 	vldr	s15, [r7]
 80006d8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80006dc:	ed9f 7a06 	vldr	s14, [pc, #24]	@ 80006f8 <AD7998_RawToVoltage+0x3c>
 80006e0:	eec7 6a87 	vdiv.f32	s13, s15, s14
 80006e4:	eef0 7a66 	vmov.f32	s15, s13
}
 80006e8:	eeb0 0a67 	vmov.f32	s0, s15
 80006ec:	370c      	adds	r7, #12
 80006ee:	46bd      	mov	sp, r7
 80006f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006f4:	4770      	bx	lr
 80006f6:	bf00      	nop
 80006f8:	457ff000 	.word	0x457ff000

080006fc <AD7998_ReadChannel>:

/**
 * @brief Lê um canal específico do ADC (Mode 2 - Command Mode)
 */
static HAL_StatusTypeDef AD7998_ReadChannel(AD7998_Device_t *dev, uint8_t channel,
                                            uint16_t *raw_value, float *voltage) {
 80006fc:	b590      	push	{r4, r7, lr}
 80006fe:	b089      	sub	sp, #36	@ 0x24
 8000700:	af02      	add	r7, sp, #8
 8000702:	60f8      	str	r0, [r7, #12]
 8000704:	607a      	str	r2, [r7, #4]
 8000706:	603b      	str	r3, [r7, #0]
 8000708:	460b      	mov	r3, r1
 800070a:	72fb      	strb	r3, [r7, #11]
    HAL_StatusTypeDef status;
    uint8_t cmd_byte;
    uint8_t rx_data[2];

    if (channel > 7) return HAL_ERROR;
 800070c:	7afb      	ldrb	r3, [r7, #11]
 800070e:	2b07      	cmp	r3, #7
 8000710:	d901      	bls.n	8000716 <AD7998_ReadChannel+0x1a>
 8000712:	2301      	movs	r3, #1
 8000714:	e075      	b.n	8000802 <AD7998_ReadChannel+0x106>

    // Modo 2: Command bits para selecionar canal único
    // Bits C4-C1 = 1000 (CH1), 1001 (CH2), ..., 1111 (CH8)
    cmd_byte = 0x80 | ((channel + 1) << 4);  // 1000 + canal
 8000716:	7afb      	ldrb	r3, [r7, #11]
 8000718:	3301      	adds	r3, #1
 800071a:	b25b      	sxtb	r3, r3
 800071c:	011b      	lsls	r3, r3, #4
 800071e:	b25b      	sxtb	r3, r3
 8000720:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8000724:	b25b      	sxtb	r3, r3
 8000726:	b2db      	uxtb	r3, r3
 8000728:	74fb      	strb	r3, [r7, #19]

    status = HAL_I2C_Master_Transmit(dev->hi2c, dev->i2c_address << 1,
 800072a:	68fb      	ldr	r3, [r7, #12]
 800072c:	6858      	ldr	r0, [r3, #4]
 800072e:	68fb      	ldr	r3, [r7, #12]
 8000730:	781b      	ldrb	r3, [r3, #0]
 8000732:	005b      	lsls	r3, r3, #1
 8000734:	b299      	uxth	r1, r3
 8000736:	f107 0213 	add.w	r2, r7, #19
 800073a:	2364      	movs	r3, #100	@ 0x64
 800073c:	9300      	str	r3, [sp, #0]
 800073e:	2301      	movs	r3, #1
 8000740:	f007 f82c 	bl	800779c <HAL_I2C_Master_Transmit>
 8000744:	4603      	mov	r3, r0
 8000746:	75fb      	strb	r3, [r7, #23]
                                     &cmd_byte, 1, I2C_TIMEOUT_MS);
    if (status != HAL_OK) return status;
 8000748:	7dfb      	ldrb	r3, [r7, #23]
 800074a:	2b00      	cmp	r3, #0
 800074c:	d001      	beq.n	8000752 <AD7998_ReadChannel+0x56>
 800074e:	7dfb      	ldrb	r3, [r7, #23]
 8000750:	e057      	b.n	8000802 <AD7998_ReadChannel+0x106>

    HAL_Delay(1);
 8000752:	2001      	movs	r0, #1
 8000754:	f004 f974 	bl	8004a40 <HAL_Delay>

    status = HAL_I2C_Master_Receive(dev->hi2c, dev->i2c_address << 1,
 8000758:	68fb      	ldr	r3, [r7, #12]
 800075a:	6858      	ldr	r0, [r3, #4]
 800075c:	68fb      	ldr	r3, [r7, #12]
 800075e:	781b      	ldrb	r3, [r3, #0]
 8000760:	005b      	lsls	r3, r3, #1
 8000762:	b299      	uxth	r1, r3
 8000764:	f107 0210 	add.w	r2, r7, #16
 8000768:	2364      	movs	r3, #100	@ 0x64
 800076a:	9300      	str	r3, [sp, #0]
 800076c:	2302      	movs	r3, #2
 800076e:	f007 f92d 	bl	80079cc <HAL_I2C_Master_Receive>
 8000772:	4603      	mov	r3, r0
 8000774:	75fb      	strb	r3, [r7, #23]
                                    rx_data, 2, I2C_TIMEOUT_MS);
    if (status != HAL_OK) return status;
 8000776:	7dfb      	ldrb	r3, [r7, #23]
 8000778:	2b00      	cmp	r3, #0
 800077a:	d001      	beq.n	8000780 <AD7998_ReadChannel+0x84>
 800077c:	7dfb      	ldrb	r3, [r7, #23]
 800077e:	e040      	b.n	8000802 <AD7998_ReadChannel+0x106>
    uint16_t raw = ((rx_data[0] & 0x0F) << 8) | rx_data[1];
 8000780:	7c3b      	ldrb	r3, [r7, #16]
 8000782:	b21b      	sxth	r3, r3
 8000784:	021b      	lsls	r3, r3, #8
 8000786:	b21b      	sxth	r3, r3
 8000788:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 800078c:	b21a      	sxth	r2, r3
 800078e:	7c7b      	ldrb	r3, [r7, #17]
 8000790:	b21b      	sxth	r3, r3
 8000792:	4313      	orrs	r3, r2
 8000794:	b21b      	sxth	r3, r3
 8000796:	82bb      	strh	r3, [r7, #20]

    if (raw_value) *raw_value = raw;
 8000798:	687b      	ldr	r3, [r7, #4]
 800079a:	2b00      	cmp	r3, #0
 800079c:	d002      	beq.n	80007a4 <AD7998_ReadChannel+0xa8>
 800079e:	687b      	ldr	r3, [r7, #4]
 80007a0:	8aba      	ldrh	r2, [r7, #20]
 80007a2:	801a      	strh	r2, [r3, #0]
    if (voltage) *voltage = AD7998_RawToVoltage(raw, dev->vref);
 80007a4:	683b      	ldr	r3, [r7, #0]
 80007a6:	2b00      	cmp	r3, #0
 80007a8:	d00d      	beq.n	80007c6 <AD7998_ReadChannel+0xca>
 80007aa:	68fb      	ldr	r3, [r7, #12]
 80007ac:	edd3 7a0e 	vldr	s15, [r3, #56]	@ 0x38
 80007b0:	8abb      	ldrh	r3, [r7, #20]
 80007b2:	eeb0 0a67 	vmov.f32	s0, s15
 80007b6:	4618      	mov	r0, r3
 80007b8:	f7ff ff80 	bl	80006bc <AD7998_RawToVoltage>
 80007bc:	eef0 7a40 	vmov.f32	s15, s0
 80007c0:	683b      	ldr	r3, [r7, #0]
 80007c2:	edc3 7a00 	vstr	s15, [r3]

    dev->raw_values[channel] = raw;
 80007c6:	7afa      	ldrb	r2, [r7, #11]
 80007c8:	68fb      	ldr	r3, [r7, #12]
 80007ca:	3204      	adds	r2, #4
 80007cc:	8ab9      	ldrh	r1, [r7, #20]
 80007ce:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
    dev->voltages[channel] = AD7998_RawToVoltage(raw, dev->vref);
 80007d2:	68fb      	ldr	r3, [r7, #12]
 80007d4:	edd3 7a0e 	vldr	s15, [r3, #56]	@ 0x38
 80007d8:	7afc      	ldrb	r4, [r7, #11]
 80007da:	8abb      	ldrh	r3, [r7, #20]
 80007dc:	eeb0 0a67 	vmov.f32	s0, s15
 80007e0:	4618      	mov	r0, r3
 80007e2:	f7ff ff6b 	bl	80006bc <AD7998_RawToVoltage>
 80007e6:	eef0 7a40 	vmov.f32	s15, s0
 80007ea:	68fa      	ldr	r2, [r7, #12]
 80007ec:	1da3      	adds	r3, r4, #6
 80007ee:	009b      	lsls	r3, r3, #2
 80007f0:	4413      	add	r3, r2
 80007f2:	edc3 7a00 	vstr	s15, [r3]
    dev->last_read_time = HAL_GetTick();
 80007f6:	f004 f917 	bl	8004a28 <HAL_GetTick>
 80007fa:	4602      	mov	r2, r0
 80007fc:	68fb      	ldr	r3, [r7, #12]
 80007fe:	641a      	str	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8000800:	2300      	movs	r3, #0
}
 8000802:	4618      	mov	r0, r3
 8000804:	371c      	adds	r7, #28
 8000806:	46bd      	mov	sp, r7
 8000808:	bd90      	pop	{r4, r7, pc}

0800080a <AD7998_ConfigureAllChannels>:

/**
 * @brief Configura o ADC para conversão sequencial de todos os canais
 */
static HAL_StatusTypeDef AD7998_ConfigureAllChannels(AD7998_Device_t *dev) {
 800080a:	b580      	push	{r7, lr}
 800080c:	b086      	sub	sp, #24
 800080e:	af02      	add	r7, sp, #8
 8000810:	6078      	str	r0, [r7, #4]
    HAL_StatusTypeDef status;
    uint8_t config_data[3];

    // Configuration Register (0x02)
    config_data[0] = AD7998_REG_CONFIGURATION;
 8000812:	2302      	movs	r3, #2
 8000814:	733b      	strb	r3, [r7, #12]

    // MSB: CH8-CH1 todos habilitados = 0xFF
    config_data[1] = 0xFF;
 8000816:	23ff      	movs	r3, #255	@ 0xff
 8000818:	737b      	strb	r3, [r7, #13]

    // LSB: [FLTR=1][ALERT_EN=0][BUSY/ALERT=0][POLARITY=0] = 0x08
    config_data[2] = 0x08;
 800081a:	2308      	movs	r3, #8
 800081c:	73bb      	strb	r3, [r7, #14]

    status = HAL_I2C_Master_Transmit(dev->hi2c, dev->i2c_address << 1,
 800081e:	687b      	ldr	r3, [r7, #4]
 8000820:	6858      	ldr	r0, [r3, #4]
 8000822:	687b      	ldr	r3, [r7, #4]
 8000824:	781b      	ldrb	r3, [r3, #0]
 8000826:	005b      	lsls	r3, r3, #1
 8000828:	b299      	uxth	r1, r3
 800082a:	f107 020c 	add.w	r2, r7, #12
 800082e:	2364      	movs	r3, #100	@ 0x64
 8000830:	9300      	str	r3, [sp, #0]
 8000832:	2303      	movs	r3, #3
 8000834:	f006 ffb2 	bl	800779c <HAL_I2C_Master_Transmit>
 8000838:	4603      	mov	r3, r0
 800083a:	73fb      	strb	r3, [r7, #15]
                                     config_data, 3, I2C_TIMEOUT_MS);
    return status;
 800083c:	7bfb      	ldrb	r3, [r7, #15]
}
 800083e:	4618      	mov	r0, r3
 8000840:	3710      	adds	r7, #16
 8000842:	46bd      	mov	sp, r7
 8000844:	bd80      	pop	{r7, pc}
	...

08000848 <AD7998_Init>:

// ============================================================================
// FUNÇÕES PÚBLICAS
// ============================================================================

HAL_StatusTypeDef AD7998_Init(I2C_HandleTypeDef *hi2c2, float vref) {
 8000848:	b580      	push	{r7, lr}
 800084a:	b084      	sub	sp, #16
 800084c:	af00      	add	r7, sp, #0
 800084e:	6078      	str	r0, [r7, #4]
 8000850:	ed87 0a00 	vstr	s0, [r7]
    HAL_StatusTypeDef status;

    // Configurar ADC (0x23)
    adc_u16.i2c_address = AD7998_U16_ADDR;
 8000854:	4b39      	ldr	r3, [pc, #228]	@ (800093c <AD7998_Init+0xf4>)
 8000856:	2223      	movs	r2, #35	@ 0x23
 8000858:	701a      	strb	r2, [r3, #0]
    adc_u16.hi2c = hi2c2;
 800085a:	4a38      	ldr	r2, [pc, #224]	@ (800093c <AD7998_Init+0xf4>)
 800085c:	687b      	ldr	r3, [r7, #4]
 800085e:	6053      	str	r3, [r2, #4]
    adc_u16.vref = vref;
 8000860:	4a36      	ldr	r2, [pc, #216]	@ (800093c <AD7998_Init+0xf4>)
 8000862:	683b      	ldr	r3, [r7, #0]
 8000864:	6393      	str	r3, [r2, #56]	@ 0x38
    memset(adc_u16.raw_values, 0, sizeof(adc_u16.raw_values));
 8000866:	2210      	movs	r2, #16
 8000868:	2100      	movs	r1, #0
 800086a:	4835      	ldr	r0, [pc, #212]	@ (8000940 <AD7998_Init+0xf8>)
 800086c:	f011 f87e 	bl	801196c <memset>
    memset(adc_u16.voltages, 0, sizeof(adc_u16.voltages));
 8000870:	2220      	movs	r2, #32
 8000872:	2100      	movs	r1, #0
 8000874:	4833      	ldr	r0, [pc, #204]	@ (8000944 <AD7998_Init+0xfc>)
 8000876:	f011 f879 	bl	801196c <memset>

    // Testar comunicação U16
    status = HAL_I2C_IsDeviceReady(hi2c2, AD7998_U16_ADDR << 1, 3, I2C_TIMEOUT_MS);
 800087a:	2364      	movs	r3, #100	@ 0x64
 800087c:	2203      	movs	r2, #3
 800087e:	2146      	movs	r1, #70	@ 0x46
 8000880:	6878      	ldr	r0, [r7, #4]
 8000882:	f007 f999 	bl	8007bb8 <HAL_I2C_IsDeviceReady>
 8000886:	4603      	mov	r3, r0
 8000888:	73fb      	strb	r3, [r7, #15]
    if (status != HAL_OK) {
 800088a:	7bfb      	ldrb	r3, [r7, #15]
 800088c:	2b00      	cmp	r3, #0
 800088e:	d004      	beq.n	800089a <AD7998_Init+0x52>
        printf("ERROR: AD7998 U16 (0x23) not responding!\r\n");
 8000890:	482d      	ldr	r0, [pc, #180]	@ (8000948 <AD7998_Init+0x100>)
 8000892:	f010 ff05 	bl	80116a0 <puts>
        return HAL_ERROR;
 8000896:	2301      	movs	r3, #1
 8000898:	e04b      	b.n	8000932 <AD7998_Init+0xea>
    }

    // Configurar U16
    status = AD7998_ConfigureAllChannels(&adc_u16);
 800089a:	4828      	ldr	r0, [pc, #160]	@ (800093c <AD7998_Init+0xf4>)
 800089c:	f7ff ffb5 	bl	800080a <AD7998_ConfigureAllChannels>
 80008a0:	4603      	mov	r3, r0
 80008a2:	73fb      	strb	r3, [r7, #15]
    if (status != HAL_OK) {
 80008a4:	7bfb      	ldrb	r3, [r7, #15]
 80008a6:	2b00      	cmp	r3, #0
 80008a8:	d004      	beq.n	80008b4 <AD7998_Init+0x6c>
        printf("ERROR: Failed to configure AD7998 U16\r\n");
 80008aa:	4828      	ldr	r0, [pc, #160]	@ (800094c <AD7998_Init+0x104>)
 80008ac:	f010 fef8 	bl	80116a0 <puts>
        return HAL_ERROR;
 80008b0:	2301      	movs	r3, #1
 80008b2:	e03e      	b.n	8000932 <AD7998_Init+0xea>
    }

    adc_u16.is_initialized = true;
 80008b4:	4b21      	ldr	r3, [pc, #132]	@ (800093c <AD7998_Init+0xf4>)
 80008b6:	2201      	movs	r2, #1
 80008b8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    printf("AD7998 U16 (0x23) initialized successfully\r\n");
 80008bc:	4824      	ldr	r0, [pc, #144]	@ (8000950 <AD7998_Init+0x108>)
 80008be:	f010 feef 	bl	80116a0 <puts>

    // Configurar ADC U17 (0x24)
    adc_u17.i2c_address = AD7998_U17_ADDR;
 80008c2:	4b24      	ldr	r3, [pc, #144]	@ (8000954 <AD7998_Init+0x10c>)
 80008c4:	2224      	movs	r2, #36	@ 0x24
 80008c6:	701a      	strb	r2, [r3, #0]
    adc_u17.hi2c = hi2c2;
 80008c8:	4a22      	ldr	r2, [pc, #136]	@ (8000954 <AD7998_Init+0x10c>)
 80008ca:	687b      	ldr	r3, [r7, #4]
 80008cc:	6053      	str	r3, [r2, #4]
    adc_u17.vref = vref;
 80008ce:	4a21      	ldr	r2, [pc, #132]	@ (8000954 <AD7998_Init+0x10c>)
 80008d0:	683b      	ldr	r3, [r7, #0]
 80008d2:	6393      	str	r3, [r2, #56]	@ 0x38
    memset(adc_u17.raw_values, 0, sizeof(adc_u17.raw_values));
 80008d4:	2210      	movs	r2, #16
 80008d6:	2100      	movs	r1, #0
 80008d8:	481f      	ldr	r0, [pc, #124]	@ (8000958 <AD7998_Init+0x110>)
 80008da:	f011 f847 	bl	801196c <memset>
    memset(adc_u17.voltages, 0, sizeof(adc_u17.voltages));
 80008de:	2220      	movs	r2, #32
 80008e0:	2100      	movs	r1, #0
 80008e2:	481e      	ldr	r0, [pc, #120]	@ (800095c <AD7998_Init+0x114>)
 80008e4:	f011 f842 	bl	801196c <memset>

    // Testar comunicação U17
    status = HAL_I2C_IsDeviceReady(hi2c2, AD7998_U17_ADDR << 1, 3, I2C_TIMEOUT_MS);
 80008e8:	2364      	movs	r3, #100	@ 0x64
 80008ea:	2203      	movs	r2, #3
 80008ec:	2148      	movs	r1, #72	@ 0x48
 80008ee:	6878      	ldr	r0, [r7, #4]
 80008f0:	f007 f962 	bl	8007bb8 <HAL_I2C_IsDeviceReady>
 80008f4:	4603      	mov	r3, r0
 80008f6:	73fb      	strb	r3, [r7, #15]
    if (status != HAL_OK) {
 80008f8:	7bfb      	ldrb	r3, [r7, #15]
 80008fa:	2b00      	cmp	r3, #0
 80008fc:	d004      	beq.n	8000908 <AD7998_Init+0xc0>
        printf("ERROR: AD7998 U17 (0x24) not responding!\r\n");
 80008fe:	4818      	ldr	r0, [pc, #96]	@ (8000960 <AD7998_Init+0x118>)
 8000900:	f010 fece 	bl	80116a0 <puts>
        return HAL_ERROR;
 8000904:	2301      	movs	r3, #1
 8000906:	e014      	b.n	8000932 <AD7998_Init+0xea>
    }

    // Configurar U17
    status = AD7998_ConfigureAllChannels(&adc_u17);
 8000908:	4812      	ldr	r0, [pc, #72]	@ (8000954 <AD7998_Init+0x10c>)
 800090a:	f7ff ff7e 	bl	800080a <AD7998_ConfigureAllChannels>
 800090e:	4603      	mov	r3, r0
 8000910:	73fb      	strb	r3, [r7, #15]
    if (status != HAL_OK) {
 8000912:	7bfb      	ldrb	r3, [r7, #15]
 8000914:	2b00      	cmp	r3, #0
 8000916:	d004      	beq.n	8000922 <AD7998_Init+0xda>
        printf("ERROR: Failed to configure AD7998 U17\r\n");
 8000918:	4812      	ldr	r0, [pc, #72]	@ (8000964 <AD7998_Init+0x11c>)
 800091a:	f010 fec1 	bl	80116a0 <puts>
        return HAL_ERROR;
 800091e:	2301      	movs	r3, #1
 8000920:	e007      	b.n	8000932 <AD7998_Init+0xea>
    }

    adc_u17.is_initialized = true;
 8000922:	4b0c      	ldr	r3, [pc, #48]	@ (8000954 <AD7998_Init+0x10c>)
 8000924:	2201      	movs	r2, #1
 8000926:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    printf("AD7998 U17 (0x24) initialized successfully\r\n");
 800092a:	480f      	ldr	r0, [pc, #60]	@ (8000968 <AD7998_Init+0x120>)
 800092c:	f010 feb8 	bl	80116a0 <puts>

    return HAL_OK;
 8000930:	2300      	movs	r3, #0
}
 8000932:	4618      	mov	r0, r3
 8000934:	3710      	adds	r7, #16
 8000936:	46bd      	mov	sp, r7
 8000938:	bd80      	pop	{r7, pc}
 800093a:	bf00      	nop
 800093c:	24000240 	.word	0x24000240
 8000940:	24000248 	.word	0x24000248
 8000944:	24000258 	.word	0x24000258
 8000948:	080140a0 	.word	0x080140a0
 800094c:	080140cc 	.word	0x080140cc
 8000950:	080140f4 	.word	0x080140f4
 8000954:	24000284 	.word	0x24000284
 8000958:	2400028c 	.word	0x2400028c
 800095c:	2400029c 	.word	0x2400029c
 8000960:	08014120 	.word	0x08014120
 8000964:	0801414c 	.word	0x0801414c
 8000968:	08014174 	.word	0x08014174

0800096c <AD7998_U16_ReadAllChannels>:
    if (sensor >= SENSOR_U17_COUNT) return HAL_ERROR;

    return AD7998_ReadChannel(&adc_u17, sensor, raw_value, voltage);
}

HAL_StatusTypeDef AD7998_U16_ReadAllChannels(void) {
 800096c:	b580      	push	{r7, lr}
 800096e:	b082      	sub	sp, #8
 8000970:	af00      	add	r7, sp, #0
    HAL_StatusTypeDef status;

    if (!adc_u16.is_initialized) return HAL_ERROR;
 8000972:	4b14      	ldr	r3, [pc, #80]	@ (80009c4 <AD7998_U16_ReadAllChannels+0x58>)
 8000974:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8000978:	f083 0301 	eor.w	r3, r3, #1
 800097c:	b2db      	uxtb	r3, r3
 800097e:	2b00      	cmp	r3, #0
 8000980:	d001      	beq.n	8000986 <AD7998_U16_ReadAllChannels+0x1a>
 8000982:	2301      	movs	r3, #1
 8000984:	e019      	b.n	80009ba <AD7998_U16_ReadAllChannels+0x4e>

    for (uint8_t ch = 0; ch < 8; ch++) {
 8000986:	2300      	movs	r3, #0
 8000988:	71fb      	strb	r3, [r7, #7]
 800098a:	e012      	b.n	80009b2 <AD7998_U16_ReadAllChannels+0x46>
        status = AD7998_ReadChannel(&adc_u16, ch, NULL, NULL);
 800098c:	79f9      	ldrb	r1, [r7, #7]
 800098e:	2300      	movs	r3, #0
 8000990:	2200      	movs	r2, #0
 8000992:	480c      	ldr	r0, [pc, #48]	@ (80009c4 <AD7998_U16_ReadAllChannels+0x58>)
 8000994:	f7ff feb2 	bl	80006fc <AD7998_ReadChannel>
 8000998:	4603      	mov	r3, r0
 800099a:	71bb      	strb	r3, [r7, #6]
        if (status != HAL_OK) return status;
 800099c:	79bb      	ldrb	r3, [r7, #6]
 800099e:	2b00      	cmp	r3, #0
 80009a0:	d001      	beq.n	80009a6 <AD7998_U16_ReadAllChannels+0x3a>
 80009a2:	79bb      	ldrb	r3, [r7, #6]
 80009a4:	e009      	b.n	80009ba <AD7998_U16_ReadAllChannels+0x4e>
        HAL_Delay(1); // Pequeno delay entre leituras
 80009a6:	2001      	movs	r0, #1
 80009a8:	f004 f84a 	bl	8004a40 <HAL_Delay>
    for (uint8_t ch = 0; ch < 8; ch++) {
 80009ac:	79fb      	ldrb	r3, [r7, #7]
 80009ae:	3301      	adds	r3, #1
 80009b0:	71fb      	strb	r3, [r7, #7]
 80009b2:	79fb      	ldrb	r3, [r7, #7]
 80009b4:	2b07      	cmp	r3, #7
 80009b6:	d9e9      	bls.n	800098c <AD7998_U16_ReadAllChannels+0x20>
    }

    return HAL_OK;
 80009b8:	2300      	movs	r3, #0
}
 80009ba:	4618      	mov	r0, r3
 80009bc:	3708      	adds	r7, #8
 80009be:	46bd      	mov	sp, r7
 80009c0:	bd80      	pop	{r7, pc}
 80009c2:	bf00      	nop
 80009c4:	24000240 	.word	0x24000240

080009c8 <AD7998_U17_ReadAllChannels>:

HAL_StatusTypeDef AD7998_U17_ReadAllChannels(void) {
 80009c8:	b580      	push	{r7, lr}
 80009ca:	b082      	sub	sp, #8
 80009cc:	af00      	add	r7, sp, #0
    HAL_StatusTypeDef status;

    if (!adc_u17.is_initialized) return HAL_ERROR;
 80009ce:	4b14      	ldr	r3, [pc, #80]	@ (8000a20 <AD7998_U17_ReadAllChannels+0x58>)
 80009d0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80009d4:	f083 0301 	eor.w	r3, r3, #1
 80009d8:	b2db      	uxtb	r3, r3
 80009da:	2b00      	cmp	r3, #0
 80009dc:	d001      	beq.n	80009e2 <AD7998_U17_ReadAllChannels+0x1a>
 80009de:	2301      	movs	r3, #1
 80009e0:	e019      	b.n	8000a16 <AD7998_U17_ReadAllChannels+0x4e>

    for (uint8_t ch = 0; ch < 8; ch++) {
 80009e2:	2300      	movs	r3, #0
 80009e4:	71fb      	strb	r3, [r7, #7]
 80009e6:	e012      	b.n	8000a0e <AD7998_U17_ReadAllChannels+0x46>
        status = AD7998_ReadChannel(&adc_u17, ch, NULL, NULL);
 80009e8:	79f9      	ldrb	r1, [r7, #7]
 80009ea:	2300      	movs	r3, #0
 80009ec:	2200      	movs	r2, #0
 80009ee:	480c      	ldr	r0, [pc, #48]	@ (8000a20 <AD7998_U17_ReadAllChannels+0x58>)
 80009f0:	f7ff fe84 	bl	80006fc <AD7998_ReadChannel>
 80009f4:	4603      	mov	r3, r0
 80009f6:	71bb      	strb	r3, [r7, #6]
        if (status != HAL_OK) return status;
 80009f8:	79bb      	ldrb	r3, [r7, #6]
 80009fa:	2b00      	cmp	r3, #0
 80009fc:	d001      	beq.n	8000a02 <AD7998_U17_ReadAllChannels+0x3a>
 80009fe:	79bb      	ldrb	r3, [r7, #6]
 8000a00:	e009      	b.n	8000a16 <AD7998_U17_ReadAllChannels+0x4e>
        HAL_Delay(1);
 8000a02:	2001      	movs	r0, #1
 8000a04:	f004 f81c 	bl	8004a40 <HAL_Delay>
    for (uint8_t ch = 0; ch < 8; ch++) {
 8000a08:	79fb      	ldrb	r3, [r7, #7]
 8000a0a:	3301      	adds	r3, #1
 8000a0c:	71fb      	strb	r3, [r7, #7]
 8000a0e:	79fb      	ldrb	r3, [r7, #7]
 8000a10:	2b07      	cmp	r3, #7
 8000a12:	d9e9      	bls.n	80009e8 <AD7998_U17_ReadAllChannels+0x20>
    }

    return HAL_OK;
 8000a14:	2300      	movs	r3, #0
}
 8000a16:	4618      	mov	r0, r3
 8000a18:	3708      	adds	r7, #8
 8000a1a:	46bd      	mov	sp, r7
 8000a1c:	bd80      	pop	{r7, pc}
 8000a1e:	bf00      	nop
 8000a20:	24000284 	.word	0x24000284

08000a24 <AD7998_U16_GetSensorName>:

const char* AD7998_U16_GetSensorName(SensorU16_t sensor) {
 8000a24:	b480      	push	{r7}
 8000a26:	b083      	sub	sp, #12
 8000a28:	af00      	add	r7, sp, #0
 8000a2a:	4603      	mov	r3, r0
 8000a2c:	71fb      	strb	r3, [r7, #7]
    static const char* names[] = {
        "SENSOR_OUT_7", "SENSOR_OUT_1", "SENSOR_OUT_8", "SENSOR_OUT_2",
        "SENSOR_OUT_9", "SENSOR_OUT_3", "SENSOR_OPT_2_OUT", "SENSOR_OPT_3_OUT"
    };
    return (sensor < SENSOR_U16_COUNT) ? names[sensor] : "INVALID";
 8000a2e:	79fb      	ldrb	r3, [r7, #7]
 8000a30:	2b07      	cmp	r3, #7
 8000a32:	d804      	bhi.n	8000a3e <AD7998_U16_GetSensorName+0x1a>
 8000a34:	79fb      	ldrb	r3, [r7, #7]
 8000a36:	4a05      	ldr	r2, [pc, #20]	@ (8000a4c <AD7998_U16_GetSensorName+0x28>)
 8000a38:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000a3c:	e000      	b.n	8000a40 <AD7998_U16_GetSensorName+0x1c>
 8000a3e:	4b04      	ldr	r3, [pc, #16]	@ (8000a50 <AD7998_U16_GetSensorName+0x2c>)
}
 8000a40:	4618      	mov	r0, r3
 8000a42:	370c      	adds	r7, #12
 8000a44:	46bd      	mov	sp, r7
 8000a46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a4a:	4770      	bx	lr
 8000a4c:	24000000 	.word	0x24000000
 8000a50:	080141a0 	.word	0x080141a0

08000a54 <AD7998_U17_GetSensorName>:

const char* AD7998_U17_GetSensorName(SensorU17_t sensor) {
 8000a54:	b480      	push	{r7}
 8000a56:	b083      	sub	sp, #12
 8000a58:	af00      	add	r7, sp, #0
 8000a5a:	4603      	mov	r3, r0
 8000a5c:	71fb      	strb	r3, [r7, #7]
    static const char* names[] = {
        "SENSOR_OUT_10", "SENSOR_OUT_4", "SENSOR_OUT_11", "SENSOR_OUT_5",
        "SENSOR_OUT_12", "SENSOR_OUT_6", "SENSOR_OPT_0_OUT", "SENSOR_OPT_1_OUT"
    };
    return (sensor < SENSOR_U17_COUNT) ? names[sensor] : "INVALID";
 8000a5e:	79fb      	ldrb	r3, [r7, #7]
 8000a60:	2b07      	cmp	r3, #7
 8000a62:	d804      	bhi.n	8000a6e <AD7998_U17_GetSensorName+0x1a>
 8000a64:	79fb      	ldrb	r3, [r7, #7]
 8000a66:	4a05      	ldr	r2, [pc, #20]	@ (8000a7c <AD7998_U17_GetSensorName+0x28>)
 8000a68:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000a6c:	e000      	b.n	8000a70 <AD7998_U17_GetSensorName+0x1c>
 8000a6e:	4b04      	ldr	r3, [pc, #16]	@ (8000a80 <AD7998_U17_GetSensorName+0x2c>)
}
 8000a70:	4618      	mov	r0, r3
 8000a72:	370c      	adds	r7, #12
 8000a74:	46bd      	mov	sp, r7
 8000a76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a7a:	4770      	bx	lr
 8000a7c:	24000020 	.word	0x24000020
 8000a80:	080141a0 	.word	0x080141a0

08000a84 <BATTERY_ReadRaw>:
#include "Battery_manager.h"

extern ADC_HandleTypeDef hadc1;
Battery_t battery;

uint16_t BATTERY_ReadRaw(void) {
 8000a84:	b580      	push	{r7, lr}
 8000a86:	b088      	sub	sp, #32
 8000a88:	af00      	add	r7, sp, #0
	ADC_ChannelConfTypeDef sConfig = { 0 };
 8000a8a:	463b      	mov	r3, r7
 8000a8c:	2200      	movs	r2, #0
 8000a8e:	601a      	str	r2, [r3, #0]
 8000a90:	605a      	str	r2, [r3, #4]
 8000a92:	609a      	str	r2, [r3, #8]
 8000a94:	60da      	str	r2, [r3, #12]
 8000a96:	611a      	str	r2, [r3, #16]
 8000a98:	615a      	str	r2, [r3, #20]
 8000a9a:	619a      	str	r2, [r3, #24]
	uint16_t adc_value = 0;
 8000a9c:	2300      	movs	r3, #0
 8000a9e:	83fb      	strh	r3, [r7, #30]

	sConfig.Channel = ADC_CHANNEL_10;
 8000aa0:	4b10      	ldr	r3, [pc, #64]	@ (8000ae4 <BATTERY_ReadRaw+0x60>)
 8000aa2:	603b      	str	r3, [r7, #0]
	sConfig.Rank = ADC_REGULAR_RANK_1;
 8000aa4:	2306      	movs	r3, #6
 8000aa6:	607b      	str	r3, [r7, #4]
	sConfig.SamplingTime = ADC_SAMPLETIME_16CYCLES_5;
 8000aa8:	2303      	movs	r3, #3
 8000aaa:	60bb      	str	r3, [r7, #8]

	if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK) {
 8000aac:	463b      	mov	r3, r7
 8000aae:	4619      	mov	r1, r3
 8000ab0:	480d      	ldr	r0, [pc, #52]	@ (8000ae8 <BATTERY_ReadRaw+0x64>)
 8000ab2:	f004 fdfd 	bl	80056b0 <HAL_ADC_ConfigChannel>

	}

	HAL_ADC_Start(&hadc1);
 8000ab6:	480c      	ldr	r0, [pc, #48]	@ (8000ae8 <BATTERY_ReadRaw+0x64>)
 8000ab8:	f004 fbfa 	bl	80052b0 <HAL_ADC_Start>

	if (HAL_ADC_PollForConversion(&hadc1, 100) == HAL_OK) {
 8000abc:	2164      	movs	r1, #100	@ 0x64
 8000abe:	480a      	ldr	r0, [pc, #40]	@ (8000ae8 <BATTERY_ReadRaw+0x64>)
 8000ac0:	f004 fcf4 	bl	80054ac <HAL_ADC_PollForConversion>
 8000ac4:	4603      	mov	r3, r0
 8000ac6:	2b00      	cmp	r3, #0
 8000ac8:	d104      	bne.n	8000ad4 <BATTERY_ReadRaw+0x50>
		adc_value = HAL_ADC_GetValue(&hadc1);
 8000aca:	4807      	ldr	r0, [pc, #28]	@ (8000ae8 <BATTERY_ReadRaw+0x64>)
 8000acc:	f004 fde2 	bl	8005694 <HAL_ADC_GetValue>
 8000ad0:	4603      	mov	r3, r0
 8000ad2:	83fb      	strh	r3, [r7, #30]
	}

	HAL_ADC_Stop(&hadc1);
 8000ad4:	4804      	ldr	r0, [pc, #16]	@ (8000ae8 <BATTERY_ReadRaw+0x64>)
 8000ad6:	f004 fcb5 	bl	8005444 <HAL_ADC_Stop>

	return adc_value;
 8000ada:	8bfb      	ldrh	r3, [r7, #30]
}
 8000adc:	4618      	mov	r0, r3
 8000ade:	3720      	adds	r7, #32
 8000ae0:	46bd      	mov	sp, r7
 8000ae2:	bd80      	pop	{r7, pc}
 8000ae4:	2a000400 	.word	0x2a000400
 8000ae8:	240005d8 	.word	0x240005d8

08000aec <BATTERY_ReadVoltageFiltered>:
	float battery_voltage = voltage_adc * VOLTAGE_DIVIDER_FACTOR;

	return battery_voltage;
}

void BATTERY_ReadVoltageFiltered(void) {
 8000aec:	b580      	push	{r7, lr}
 8000aee:	b086      	sub	sp, #24
 8000af0:	af00      	add	r7, sp, #0
	uint32_t sum = 0;
 8000af2:	2300      	movs	r3, #0
 8000af4:	617b      	str	r3, [r7, #20]

	for (int i = 0; i < BATTERY_SAMPLES; i++) {
 8000af6:	2300      	movs	r3, #0
 8000af8:	613b      	str	r3, [r7, #16]
 8000afa:	e00c      	b.n	8000b16 <BATTERY_ReadVoltageFiltered+0x2a>
		sum += BATTERY_ReadRaw();
 8000afc:	f7ff ffc2 	bl	8000a84 <BATTERY_ReadRaw>
 8000b00:	4603      	mov	r3, r0
 8000b02:	461a      	mov	r2, r3
 8000b04:	697b      	ldr	r3, [r7, #20]
 8000b06:	4413      	add	r3, r2
 8000b08:	617b      	str	r3, [r7, #20]
		HAL_Delay(1);
 8000b0a:	2001      	movs	r0, #1
 8000b0c:	f003 ff98 	bl	8004a40 <HAL_Delay>
	for (int i = 0; i < BATTERY_SAMPLES; i++) {
 8000b10:	693b      	ldr	r3, [r7, #16]
 8000b12:	3301      	adds	r3, #1
 8000b14:	613b      	str	r3, [r7, #16]
 8000b16:	693b      	ldr	r3, [r7, #16]
 8000b18:	2b0f      	cmp	r3, #15
 8000b1a:	ddef      	ble.n	8000afc <BATTERY_ReadVoltageFiltered+0x10>
	}

	uint16_t adc_avg = sum / BATTERY_SAMPLES;
 8000b1c:	697b      	ldr	r3, [r7, #20]
 8000b1e:	091b      	lsrs	r3, r3, #4
 8000b20:	81fb      	strh	r3, [r7, #14]

	float voltage_adc = (adc_avg * VREF) / ADC_MAX;
 8000b22:	89fb      	ldrh	r3, [r7, #14]
 8000b24:	ee07 3a90 	vmov	s15, r3
 8000b28:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000b2c:	ed9f 7a0c 	vldr	s14, [pc, #48]	@ 8000b60 <BATTERY_ReadVoltageFiltered+0x74>
 8000b30:	ee27 7a87 	vmul.f32	s14, s15, s14
 8000b34:	eddf 6a0b 	vldr	s13, [pc, #44]	@ 8000b64 <BATTERY_ReadVoltageFiltered+0x78>
 8000b38:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000b3c:	edc7 7a02 	vstr	s15, [r7, #8]
	float battery_voltage = voltage_adc * VOLTAGE_DIVIDER_FACTOR;
 8000b40:	edd7 7a02 	vldr	s15, [r7, #8]
 8000b44:	ed9f 7a08 	vldr	s14, [pc, #32]	@ 8000b68 <BATTERY_ReadVoltageFiltered+0x7c>
 8000b48:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000b4c:	edc7 7a01 	vstr	s15, [r7, #4]

	battery.voltage = battery_voltage;
 8000b50:	4a06      	ldr	r2, [pc, #24]	@ (8000b6c <BATTERY_ReadVoltageFiltered+0x80>)
 8000b52:	687b      	ldr	r3, [r7, #4]
 8000b54:	6013      	str	r3, [r2, #0]
}
 8000b56:	bf00      	nop
 8000b58:	3718      	adds	r7, #24
 8000b5a:	46bd      	mov	sp, r7
 8000b5c:	bd80      	pop	{r7, pc}
 8000b5e:	bf00      	nop
 8000b60:	40533333 	.word	0x40533333
 8000b64:	477fff00 	.word	0x477fff00
 8000b68:	40b66666 	.word	0x40b66666
 8000b6c:	240002c8 	.word	0x240002c8

08000b70 <VR_Init>:
VR_Sensor_t cmp_sensor;  // Sensor de comando (CMP)

/**
 * @brief Inicializa os sensores VR (CKP e CMP)
 */
HAL_StatusTypeDef VR_Init(uint32_t ckp_pulses_per_rev, uint32_t cmp_pulses_per_rev, uint32_t timeout_ms) {
 8000b70:	b580      	push	{r7, lr}
 8000b72:	b084      	sub	sp, #16
 8000b74:	af00      	add	r7, sp, #0
 8000b76:	60f8      	str	r0, [r7, #12]
 8000b78:	60b9      	str	r1, [r7, #8]
 8000b7a:	607a      	str	r2, [r7, #4]
    // Inicializa sensor CKP (Crankshaft)
    memset(&ckp_sensor, 0, sizeof(VR_Sensor_t));
 8000b7c:	223c      	movs	r2, #60	@ 0x3c
 8000b7e:	2100      	movs	r1, #0
 8000b80:	4815      	ldr	r0, [pc, #84]	@ (8000bd8 <VR_Init+0x68>)
 8000b82:	f010 fef3 	bl	801196c <memset>
    ckp_sensor.gpio_port = CKP_GPIO_Port;
 8000b86:	4b14      	ldr	r3, [pc, #80]	@ (8000bd8 <VR_Init+0x68>)
 8000b88:	4a14      	ldr	r2, [pc, #80]	@ (8000bdc <VR_Init+0x6c>)
 8000b8a:	601a      	str	r2, [r3, #0]
    ckp_sensor.gpio_pin = CKP_Pin;
 8000b8c:	4b12      	ldr	r3, [pc, #72]	@ (8000bd8 <VR_Init+0x68>)
 8000b8e:	2201      	movs	r2, #1
 8000b90:	809a      	strh	r2, [r3, #4]
    ckp_sensor.type = SENSOR_CKP;
 8000b92:	4b11      	ldr	r3, [pc, #68]	@ (8000bd8 <VR_Init+0x68>)
 8000b94:	2200      	movs	r2, #0
 8000b96:	719a      	strb	r2, [r3, #6]
    ckp_sensor.pulse_count_per_rev = ckp_pulses_per_rev;
 8000b98:	4a0f      	ldr	r2, [pc, #60]	@ (8000bd8 <VR_Init+0x68>)
 8000b9a:	68fb      	ldr	r3, [r7, #12]
 8000b9c:	60d3      	str	r3, [r2, #12]
    ckp_sensor.timeout_ms = timeout_ms;
 8000b9e:	4a0e      	ldr	r2, [pc, #56]	@ (8000bd8 <VR_Init+0x68>)
 8000ba0:	687b      	ldr	r3, [r7, #4]
 8000ba2:	6353      	str	r3, [r2, #52]	@ 0x34

    // Inicializa sensor CMP (Camshaft)
    memset(&cmp_sensor, 0, sizeof(VR_Sensor_t));
 8000ba4:	223c      	movs	r2, #60	@ 0x3c
 8000ba6:	2100      	movs	r1, #0
 8000ba8:	480d      	ldr	r0, [pc, #52]	@ (8000be0 <VR_Init+0x70>)
 8000baa:	f010 fedf 	bl	801196c <memset>
    cmp_sensor.gpio_port = CMP_GPIO_Port;
 8000bae:	4b0c      	ldr	r3, [pc, #48]	@ (8000be0 <VR_Init+0x70>)
 8000bb0:	4a0a      	ldr	r2, [pc, #40]	@ (8000bdc <VR_Init+0x6c>)
 8000bb2:	601a      	str	r2, [r3, #0]
    cmp_sensor.gpio_pin = CMP_Pin;
 8000bb4:	4b0a      	ldr	r3, [pc, #40]	@ (8000be0 <VR_Init+0x70>)
 8000bb6:	2202      	movs	r2, #2
 8000bb8:	809a      	strh	r2, [r3, #4]
    cmp_sensor.type = SENSOR_CMP;
 8000bba:	4b09      	ldr	r3, [pc, #36]	@ (8000be0 <VR_Init+0x70>)
 8000bbc:	2201      	movs	r2, #1
 8000bbe:	719a      	strb	r2, [r3, #6]
    cmp_sensor.pulse_count_per_rev = cmp_pulses_per_rev;
 8000bc0:	4a07      	ldr	r2, [pc, #28]	@ (8000be0 <VR_Init+0x70>)
 8000bc2:	68bb      	ldr	r3, [r7, #8]
 8000bc4:	60d3      	str	r3, [r2, #12]
    cmp_sensor.timeout_ms = timeout_ms;
 8000bc6:	4a06      	ldr	r2, [pc, #24]	@ (8000be0 <VR_Init+0x70>)
 8000bc8:	687b      	ldr	r3, [r7, #4]
 8000bca:	6353      	str	r3, [r2, #52]	@ 0x34

    return HAL_OK;
 8000bcc:	2300      	movs	r3, #0
}
 8000bce:	4618      	mov	r0, r3
 8000bd0:	3710      	adds	r7, #16
 8000bd2:	46bd      	mov	sp, r7
 8000bd4:	bd80      	pop	{r7, pc}
 8000bd6:	bf00      	nop
 8000bd8:	240002cc 	.word	0x240002cc
 8000bdc:	58020000 	.word	0x58020000
 8000be0:	24000308 	.word	0x24000308

08000be4 <VR_CalculateDeltaT>:

/**
 * @brief Calcula delta T
 */
static uint32_t VR_CalculateDeltaT(uint32_t current, uint32_t previous) {
 8000be4:	b480      	push	{r7}
 8000be6:	b083      	sub	sp, #12
 8000be8:	af00      	add	r7, sp, #0
 8000bea:	6078      	str	r0, [r7, #4]
 8000bec:	6039      	str	r1, [r7, #0]
    if (current >= previous) {
 8000bee:	687a      	ldr	r2, [r7, #4]
 8000bf0:	683b      	ldr	r3, [r7, #0]
 8000bf2:	429a      	cmp	r2, r3
 8000bf4:	d303      	bcc.n	8000bfe <VR_CalculateDeltaT+0x1a>
        return current - previous;
 8000bf6:	687a      	ldr	r2, [r7, #4]
 8000bf8:	683b      	ldr	r3, [r7, #0]
 8000bfa:	1ad3      	subs	r3, r2, r3
 8000bfc:	e002      	b.n	8000c04 <VR_CalculateDeltaT+0x20>
    } else {
        // Overflow do timer
        return (0xFFFFFFFF - previous) + current + 1;
 8000bfe:	687a      	ldr	r2, [r7, #4]
 8000c00:	683b      	ldr	r3, [r7, #0]
 8000c02:	1ad3      	subs	r3, r2, r3
    }
}
 8000c04:	4618      	mov	r0, r3
 8000c06:	370c      	adds	r7, #12
 8000c08:	46bd      	mov	sp, r7
 8000c0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c0e:	4770      	bx	lr

08000c10 <VR_InputCaptureCallback>:

void VR_InputCaptureCallback(VR_Sensor_Type_t type){
 8000c10:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000c12:	b0a3      	sub	sp, #140	@ 0x8c
 8000c14:	af0c      	add	r7, sp, #48	@ 0x30
 8000c16:	4603      	mov	r3, r0
 8000c18:	71fb      	strb	r3, [r7, #7]
	uint32_t current_time = 0;
 8000c1a:	2300      	movs	r3, #0
 8000c1c:	657b      	str	r3, [r7, #84]	@ 0x54
	VR_Sensor_t temp;

	uint8_t is_largest_tooth = 0;
 8000c1e:	2300      	movs	r3, #0
 8000c20:	f887 3053 	strb.w	r3, [r7, #83]	@ 0x53

	if(type == SENSOR_CKP){
 8000c24:	79fb      	ldrb	r3, [r7, #7]
 8000c26:	2b00      	cmp	r3, #0
 8000c28:	d116      	bne.n	8000c58 <VR_InputCaptureCallback+0x48>
		current_time = HAL_TIM_ReadCapturedValue(&htim5, CKP_CHANNEL);
 8000c2a:	2100      	movs	r1, #0
 8000c2c:	4879      	ldr	r0, [pc, #484]	@ (8000e14 <VR_InputCaptureCallback+0x204>)
 8000c2e:	f00c f97f 	bl	800cf30 <HAL_TIM_ReadCapturedValue>
 8000c32:	6578      	str	r0, [r7, #84]	@ 0x54
		ckp_sensor.current_edge_time = current_time;
 8000c34:	4a78      	ldr	r2, [pc, #480]	@ (8000e18 <VR_InputCaptureCallback+0x208>)
 8000c36:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8000c38:	61d3      	str	r3, [r2, #28]
		temp = ckp_sensor;
 8000c3a:	4b77      	ldr	r3, [pc, #476]	@ (8000e18 <VR_InputCaptureCallback+0x208>)
 8000c3c:	f107 0408 	add.w	r4, r7, #8
 8000c40:	461d      	mov	r5, r3
 8000c42:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000c44:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000c46:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000c48:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000c4a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000c4c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000c4e:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000c52:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8000c56:	e015      	b.n	8000c84 <VR_InputCaptureCallback+0x74>
	}else{
		current_time = HAL_TIM_ReadCapturedValue(&htim5, CMP_CHANNEL);
 8000c58:	2104      	movs	r1, #4
 8000c5a:	486e      	ldr	r0, [pc, #440]	@ (8000e14 <VR_InputCaptureCallback+0x204>)
 8000c5c:	f00c f968 	bl	800cf30 <HAL_TIM_ReadCapturedValue>
 8000c60:	6578      	str	r0, [r7, #84]	@ 0x54
		cmp_sensor.current_edge_time = current_time;
 8000c62:	4a6e      	ldr	r2, [pc, #440]	@ (8000e1c <VR_InputCaptureCallback+0x20c>)
 8000c64:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8000c66:	61d3      	str	r3, [r2, #28]
		temp = cmp_sensor;
 8000c68:	4b6c      	ldr	r3, [pc, #432]	@ (8000e1c <VR_InputCaptureCallback+0x20c>)
 8000c6a:	f107 0408 	add.w	r4, r7, #8
 8000c6e:	461d      	mov	r5, r3
 8000c70:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000c72:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000c74:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000c76:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000c78:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000c7a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000c7c:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000c80:	e884 0007 	stmia.w	r4, {r0, r1, r2}
	}

	uint32_t delta = VR_CalculateDeltaT(current_time, temp.last_edge_time);
 8000c84:	6a3b      	ldr	r3, [r7, #32]
 8000c86:	4619      	mov	r1, r3
 8000c88:	6d78      	ldr	r0, [r7, #84]	@ 0x54
 8000c8a:	f7ff ffab 	bl	8000be4 <VR_CalculateDeltaT>
 8000c8e:	64f8      	str	r0, [r7, #76]	@ 0x4c

    if (delta < 60) {  // < 1/15000s = > 15kHz 14000/60 * tooths Hz
 8000c90:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8000c92:	2b3b      	cmp	r3, #59	@ 0x3b
 8000c94:	f240 80b9 	bls.w	8000e0a <VR_InputCaptureCallback+0x1fa>
        return;
    }

    uint32_t rpm = 1.0f/(float)delta * 1000000.0f;
 8000c98:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8000c9a:	ee07 3a90 	vmov	s15, r3
 8000c9e:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8000ca2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8000ca6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8000caa:	ed9f 7a5d 	vldr	s14, [pc, #372]	@ 8000e20 <VR_InputCaptureCallback+0x210>
 8000cae:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000cb2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8000cb6:	ee17 3a90 	vmov	r3, s15
 8000cba:	64bb      	str	r3, [r7, #72]	@ 0x48
    rpm *= 60.0f/(float)temp.pulse_count_per_rev;
 8000cbc:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8000cbe:	ee07 3a90 	vmov	s15, r3
 8000cc2:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8000cc6:	697b      	ldr	r3, [r7, #20]
 8000cc8:	ee07 3a90 	vmov	s15, r3
 8000ccc:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8000cd0:	ed9f 6a54 	vldr	s12, [pc, #336]	@ 8000e24 <VR_InputCaptureCallback+0x214>
 8000cd4:	eec6 7a26 	vdiv.f32	s15, s12, s13
 8000cd8:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000cdc:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8000ce0:	ee17 3a90 	vmov	r3, s15
 8000ce4:	64bb      	str	r3, [r7, #72]	@ 0x48

    float ratio = (float)delta/(float)temp.period;
 8000ce6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8000ce8:	ee07 3a90 	vmov	s15, r3
 8000cec:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8000cf0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000cf2:	ee07 3a90 	vmov	s15, r3
 8000cf6:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8000cfa:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8000cfe:	edc7 7a11 	vstr	s15, [r7, #68]	@ 0x44

    if(ratio >= 2.5f){
 8000d02:	edd7 7a11 	vldr	s15, [r7, #68]	@ 0x44
 8000d06:	eeb0 7a04 	vmov.f32	s14, #4	@ 0x40200000  2.5
 8000d0a:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000d0e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000d12:	db14      	blt.n	8000d3e <VR_InputCaptureCallback+0x12e>

    	if(temp.isSync){
 8000d14:	f897 3040 	ldrb.w	r3, [r7, #64]	@ 0x40
 8000d18:	2b00      	cmp	r3, #0
 8000d1a:	d008      	beq.n	8000d2e <VR_InputCaptureCallback+0x11e>
        	temp.pulse_count_per_rev = temp.pulse_count;
 8000d1c:	693b      	ldr	r3, [r7, #16]
 8000d1e:	617b      	str	r3, [r7, #20]
        	temp.revolution_count += 1;
 8000d20:	69bb      	ldr	r3, [r7, #24]
 8000d22:	3301      	adds	r3, #1
 8000d24:	61bb      	str	r3, [r7, #24]

        	is_largest_tooth = 1;
 8000d26:	2301      	movs	r3, #1
 8000d28:	f887 3053 	strb.w	r3, [r7, #83]	@ 0x53
 8000d2c:	e002      	b.n	8000d34 <VR_InputCaptureCallback+0x124>
    	}else
    		temp.isSync = true;
 8000d2e:	2301      	movs	r3, #1
 8000d30:	f887 3040 	strb.w	r3, [r7, #64]	@ 0x40

    	if(temp.is_first_rev = 0){
 8000d34:	2300      	movs	r3, #0
 8000d36:	773b      	strb	r3, [r7, #28]
    		temp.pulse_count = 0;
    		temp.is_first_rev = 1;
    	}else temp.is_first_rev = 0;
 8000d38:	2300      	movs	r3, #0
 8000d3a:	773b      	strb	r3, [r7, #28]
 8000d3c:	e00e      	b.n	8000d5c <VR_InputCaptureCallback+0x14c>

    }else
    	temp.frequency_hz = 1.0f/(float)delta * 1000000.0f;
 8000d3e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8000d40:	ee07 3a90 	vmov	s15, r3
 8000d44:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8000d48:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8000d4c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8000d50:	ed9f 7a33 	vldr	s14, [pc, #204]	@ 8000e20 <VR_InputCaptureCallback+0x210>
 8000d54:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000d58:	edc7 7a0d 	vstr	s15, [r7, #52]	@ 0x34

    temp.last_edge_time = current_time;
 8000d5c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8000d5e:	623b      	str	r3, [r7, #32]
	temp.period = delta;//us
 8000d60:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8000d62:	62fb      	str	r3, [r7, #44]	@ 0x2c

	if(type == SENSOR_CKP){
 8000d64:	79fb      	ldrb	r3, [r7, #7]
 8000d66:	2b00      	cmp	r3, #0
 8000d68:	d127      	bne.n	8000dba <VR_InputCaptureCallback+0x1aa>
		ckp_sensor = temp;
 8000d6a:	4b2b      	ldr	r3, [pc, #172]	@ (8000e18 <VR_InputCaptureCallback+0x208>)
 8000d6c:	461d      	mov	r5, r3
 8000d6e:	f107 0408 	add.w	r4, r7, #8
 8000d72:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000d74:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8000d76:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000d78:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8000d7a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000d7c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8000d7e:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 8000d82:	e885 0007 	stmia.w	r5, {r0, r1, r2}
		ckp_sensor.pulse_count+=1;
 8000d86:	4b24      	ldr	r3, [pc, #144]	@ (8000e18 <VR_InputCaptureCallback+0x208>)
 8000d88:	689b      	ldr	r3, [r3, #8]
 8000d8a:	3301      	adds	r3, #1
 8000d8c:	4a22      	ldr	r2, [pc, #136]	@ (8000e18 <VR_InputCaptureCallback+0x208>)
 8000d8e:	6093      	str	r3, [r2, #8]

		if(is_largest_tooth)
 8000d90:	f897 3053 	ldrb.w	r3, [r7, #83]	@ 0x53
 8000d94:	2b00      	cmp	r3, #0
 8000d96:	d039      	beq.n	8000e0c <VR_InputCaptureCallback+0x1fc>
			ENGINE_CKP_Callback(ckp_sensor);
 8000d98:	4e1f      	ldr	r6, [pc, #124]	@ (8000e18 <VR_InputCaptureCallback+0x208>)
 8000d9a:	466d      	mov	r5, sp
 8000d9c:	f106 0410 	add.w	r4, r6, #16
 8000da0:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000da2:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8000da4:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000da6:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8000da8:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 8000dac:	e885 0007 	stmia.w	r5, {r0, r1, r2}
 8000db0:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
 8000db4:	f001 fc2c 	bl	8002610 <ENGINE_CKP_Callback>
 8000db8:	e028      	b.n	8000e0c <VR_InputCaptureCallback+0x1fc>

	}else{
		cmp_sensor = temp;
 8000dba:	4b18      	ldr	r3, [pc, #96]	@ (8000e1c <VR_InputCaptureCallback+0x20c>)
 8000dbc:	461d      	mov	r5, r3
 8000dbe:	f107 0408 	add.w	r4, r7, #8
 8000dc2:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000dc4:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8000dc6:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000dc8:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8000dca:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000dcc:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8000dce:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 8000dd2:	e885 0007 	stmia.w	r5, {r0, r1, r2}
		cmp_sensor.pulse_count+=1;
 8000dd6:	4b11      	ldr	r3, [pc, #68]	@ (8000e1c <VR_InputCaptureCallback+0x20c>)
 8000dd8:	689b      	ldr	r3, [r3, #8]
 8000dda:	3301      	adds	r3, #1
 8000ddc:	4a0f      	ldr	r2, [pc, #60]	@ (8000e1c <VR_InputCaptureCallback+0x20c>)
 8000dde:	6093      	str	r3, [r2, #8]

		if(is_largest_tooth)
 8000de0:	f897 3053 	ldrb.w	r3, [r7, #83]	@ 0x53
 8000de4:	2b00      	cmp	r3, #0
 8000de6:	d011      	beq.n	8000e0c <VR_InputCaptureCallback+0x1fc>
			ENGINE_CMP_Callback(cmp_sensor);
 8000de8:	4e0c      	ldr	r6, [pc, #48]	@ (8000e1c <VR_InputCaptureCallback+0x20c>)
 8000dea:	466d      	mov	r5, sp
 8000dec:	f106 0410 	add.w	r4, r6, #16
 8000df0:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000df2:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8000df4:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000df6:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8000df8:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 8000dfc:	e885 0007 	stmia.w	r5, {r0, r1, r2}
 8000e00:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
 8000e04:	f001 fc5a 	bl	80026bc <ENGINE_CMP_Callback>
 8000e08:	e000      	b.n	8000e0c <VR_InputCaptureCallback+0x1fc>
        return;
 8000e0a:	bf00      	nop
	}
}
 8000e0c:	375c      	adds	r7, #92	@ 0x5c
 8000e0e:	46bd      	mov	sp, r7
 8000e10:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000e12:	bf00      	nop
 8000e14:	2400077c 	.word	0x2400077c
 8000e18:	240002cc 	.word	0x240002cc
 8000e1c:	24000308 	.word	0x24000308
 8000e20:	49742400 	.word	0x49742400
 8000e24:	42700000 	.word	0x42700000

08000e28 <cJSON_strdup>:
#define static_strlen(string_literal) (sizeof(string_literal) - sizeof(""))

static internal_hooks global_hooks = { internal_malloc, internal_free, internal_realloc };

static unsigned char* cJSON_strdup(const unsigned char* string, const internal_hooks * const hooks)
{
 8000e28:	b580      	push	{r7, lr}
 8000e2a:	b084      	sub	sp, #16
 8000e2c:	af00      	add	r7, sp, #0
 8000e2e:	6078      	str	r0, [r7, #4]
 8000e30:	6039      	str	r1, [r7, #0]
    size_t length = 0;
 8000e32:	2300      	movs	r3, #0
 8000e34:	60fb      	str	r3, [r7, #12]
    unsigned char *copy = NULL;
 8000e36:	2300      	movs	r3, #0
 8000e38:	60bb      	str	r3, [r7, #8]

    if (string == NULL)
 8000e3a:	687b      	ldr	r3, [r7, #4]
 8000e3c:	2b00      	cmp	r3, #0
 8000e3e:	d101      	bne.n	8000e44 <cJSON_strdup+0x1c>
    {
        return NULL;
 8000e40:	2300      	movs	r3, #0
 8000e42:	e015      	b.n	8000e70 <cJSON_strdup+0x48>
    }

    length = strlen((const char*)string) + sizeof("");
 8000e44:	6878      	ldr	r0, [r7, #4]
 8000e46:	f7ff fa9b 	bl	8000380 <strlen>
 8000e4a:	4603      	mov	r3, r0
 8000e4c:	3301      	adds	r3, #1
 8000e4e:	60fb      	str	r3, [r7, #12]
    copy = (unsigned char*)hooks->allocate(length);
 8000e50:	683b      	ldr	r3, [r7, #0]
 8000e52:	681b      	ldr	r3, [r3, #0]
 8000e54:	68f8      	ldr	r0, [r7, #12]
 8000e56:	4798      	blx	r3
 8000e58:	60b8      	str	r0, [r7, #8]
    if (copy == NULL)
 8000e5a:	68bb      	ldr	r3, [r7, #8]
 8000e5c:	2b00      	cmp	r3, #0
 8000e5e:	d101      	bne.n	8000e64 <cJSON_strdup+0x3c>
    {
        return NULL;
 8000e60:	2300      	movs	r3, #0
 8000e62:	e005      	b.n	8000e70 <cJSON_strdup+0x48>
    }
    memcpy(copy, string, length);
 8000e64:	68fa      	ldr	r2, [r7, #12]
 8000e66:	6879      	ldr	r1, [r7, #4]
 8000e68:	68b8      	ldr	r0, [r7, #8]
 8000e6a:	f010 fe3a 	bl	8011ae2 <memcpy>

    return copy;
 8000e6e:	68bb      	ldr	r3, [r7, #8]
}
 8000e70:	4618      	mov	r0, r3
 8000e72:	3710      	adds	r7, #16
 8000e74:	46bd      	mov	sp, r7
 8000e76:	bd80      	pop	{r7, pc}

08000e78 <cJSON_New_Item>:
    }
}

/* Internal constructor. */
static cJSON *cJSON_New_Item(const internal_hooks * const hooks)
{
 8000e78:	b580      	push	{r7, lr}
 8000e7a:	b084      	sub	sp, #16
 8000e7c:	af00      	add	r7, sp, #0
 8000e7e:	6078      	str	r0, [r7, #4]
    cJSON* node = (cJSON*)hooks->allocate(sizeof(cJSON));
 8000e80:	687b      	ldr	r3, [r7, #4]
 8000e82:	681b      	ldr	r3, [r3, #0]
 8000e84:	2028      	movs	r0, #40	@ 0x28
 8000e86:	4798      	blx	r3
 8000e88:	60f8      	str	r0, [r7, #12]
    if (node)
 8000e8a:	68fb      	ldr	r3, [r7, #12]
 8000e8c:	2b00      	cmp	r3, #0
 8000e8e:	d004      	beq.n	8000e9a <cJSON_New_Item+0x22>
    {
        memset(node, '\0', sizeof(cJSON));
 8000e90:	2228      	movs	r2, #40	@ 0x28
 8000e92:	2100      	movs	r1, #0
 8000e94:	68f8      	ldr	r0, [r7, #12]
 8000e96:	f010 fd69 	bl	801196c <memset>
    }

    return node;
 8000e9a:	68fb      	ldr	r3, [r7, #12]
}
 8000e9c:	4618      	mov	r0, r3
 8000e9e:	3710      	adds	r7, #16
 8000ea0:	46bd      	mov	sp, r7
 8000ea2:	bd80      	pop	{r7, pc}

08000ea4 <cJSON_Delete>:

/* Delete a cJSON structure. */
CJSON_PUBLIC(void) cJSON_Delete(cJSON *item)
{
 8000ea4:	b580      	push	{r7, lr}
 8000ea6:	b084      	sub	sp, #16
 8000ea8:	af00      	add	r7, sp, #0
 8000eaa:	6078      	str	r0, [r7, #4]
    cJSON *next = NULL;
 8000eac:	2300      	movs	r3, #0
 8000eae:	60fb      	str	r3, [r7, #12]
    while (item != NULL)
 8000eb0:	e03d      	b.n	8000f2e <cJSON_Delete+0x8a>
    {
        next = item->next;
 8000eb2:	687b      	ldr	r3, [r7, #4]
 8000eb4:	681b      	ldr	r3, [r3, #0]
 8000eb6:	60fb      	str	r3, [r7, #12]
        if (!(item->type & cJSON_IsReference) && (item->child != NULL))
 8000eb8:	687b      	ldr	r3, [r7, #4]
 8000eba:	68db      	ldr	r3, [r3, #12]
 8000ebc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8000ec0:	2b00      	cmp	r3, #0
 8000ec2:	d108      	bne.n	8000ed6 <cJSON_Delete+0x32>
 8000ec4:	687b      	ldr	r3, [r7, #4]
 8000ec6:	689b      	ldr	r3, [r3, #8]
 8000ec8:	2b00      	cmp	r3, #0
 8000eca:	d004      	beq.n	8000ed6 <cJSON_Delete+0x32>
        {
            cJSON_Delete(item->child);
 8000ecc:	687b      	ldr	r3, [r7, #4]
 8000ece:	689b      	ldr	r3, [r3, #8]
 8000ed0:	4618      	mov	r0, r3
 8000ed2:	f7ff ffe7 	bl	8000ea4 <cJSON_Delete>
        }
        if (!(item->type & cJSON_IsReference) && (item->valuestring != NULL))
 8000ed6:	687b      	ldr	r3, [r7, #4]
 8000ed8:	68db      	ldr	r3, [r3, #12]
 8000eda:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8000ede:	2b00      	cmp	r3, #0
 8000ee0:	d10c      	bne.n	8000efc <cJSON_Delete+0x58>
 8000ee2:	687b      	ldr	r3, [r7, #4]
 8000ee4:	691b      	ldr	r3, [r3, #16]
 8000ee6:	2b00      	cmp	r3, #0
 8000ee8:	d008      	beq.n	8000efc <cJSON_Delete+0x58>
        {
            global_hooks.deallocate(item->valuestring);
 8000eea:	4b15      	ldr	r3, [pc, #84]	@ (8000f40 <cJSON_Delete+0x9c>)
 8000eec:	685b      	ldr	r3, [r3, #4]
 8000eee:	687a      	ldr	r2, [r7, #4]
 8000ef0:	6912      	ldr	r2, [r2, #16]
 8000ef2:	4610      	mov	r0, r2
 8000ef4:	4798      	blx	r3
            item->valuestring = NULL;
 8000ef6:	687b      	ldr	r3, [r7, #4]
 8000ef8:	2200      	movs	r2, #0
 8000efa:	611a      	str	r2, [r3, #16]
        }
        if (!(item->type & cJSON_StringIsConst) && (item->string != NULL))
 8000efc:	687b      	ldr	r3, [r7, #4]
 8000efe:	68db      	ldr	r3, [r3, #12]
 8000f00:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8000f04:	2b00      	cmp	r3, #0
 8000f06:	d10c      	bne.n	8000f22 <cJSON_Delete+0x7e>
 8000f08:	687b      	ldr	r3, [r7, #4]
 8000f0a:	6a1b      	ldr	r3, [r3, #32]
 8000f0c:	2b00      	cmp	r3, #0
 8000f0e:	d008      	beq.n	8000f22 <cJSON_Delete+0x7e>
        {
            global_hooks.deallocate(item->string);
 8000f10:	4b0b      	ldr	r3, [pc, #44]	@ (8000f40 <cJSON_Delete+0x9c>)
 8000f12:	685b      	ldr	r3, [r3, #4]
 8000f14:	687a      	ldr	r2, [r7, #4]
 8000f16:	6a12      	ldr	r2, [r2, #32]
 8000f18:	4610      	mov	r0, r2
 8000f1a:	4798      	blx	r3
            item->string = NULL;
 8000f1c:	687b      	ldr	r3, [r7, #4]
 8000f1e:	2200      	movs	r2, #0
 8000f20:	621a      	str	r2, [r3, #32]
        }
        global_hooks.deallocate(item);
 8000f22:	4b07      	ldr	r3, [pc, #28]	@ (8000f40 <cJSON_Delete+0x9c>)
 8000f24:	685b      	ldr	r3, [r3, #4]
 8000f26:	6878      	ldr	r0, [r7, #4]
 8000f28:	4798      	blx	r3
        item = next;
 8000f2a:	68fb      	ldr	r3, [r7, #12]
 8000f2c:	607b      	str	r3, [r7, #4]
    while (item != NULL)
 8000f2e:	687b      	ldr	r3, [r7, #4]
 8000f30:	2b00      	cmp	r3, #0
 8000f32:	d1be      	bne.n	8000eb2 <cJSON_Delete+0xe>
    }
}
 8000f34:	bf00      	nop
 8000f36:	bf00      	nop
 8000f38:	3710      	adds	r7, #16
 8000f3a:	46bd      	mov	sp, r7
 8000f3c:	bd80      	pop	{r7, pc}
 8000f3e:	bf00      	nop
 8000f40:	24000040 	.word	0x24000040

08000f44 <get_decimal_point>:

/* get the decimal point character of the current locale */
static unsigned char get_decimal_point(void)
{
 8000f44:	b480      	push	{r7}
 8000f46:	af00      	add	r7, sp, #0
#ifdef ENABLE_LOCALES
    struct lconv *lconv = localeconv();
    return (unsigned char) lconv->decimal_point[0];
#else
    return '.';
 8000f48:	232e      	movs	r3, #46	@ 0x2e
#endif
}
 8000f4a:	4618      	mov	r0, r3
 8000f4c:	46bd      	mov	sp, r7
 8000f4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f52:	4770      	bx	lr

08000f54 <ensure>:
    internal_hooks hooks;
} printbuffer;

/* realloc printbuffer if necessary to have at least "needed" bytes more */
static unsigned char* ensure(printbuffer * const p, size_t needed)
{
 8000f54:	b580      	push	{r7, lr}
 8000f56:	b084      	sub	sp, #16
 8000f58:	af00      	add	r7, sp, #0
 8000f5a:	6078      	str	r0, [r7, #4]
 8000f5c:	6039      	str	r1, [r7, #0]
    unsigned char *newbuffer = NULL;
 8000f5e:	2300      	movs	r3, #0
 8000f60:	60fb      	str	r3, [r7, #12]
    size_t newsize = 0;
 8000f62:	2300      	movs	r3, #0
 8000f64:	60bb      	str	r3, [r7, #8]

    if ((p == NULL) || (p->buffer == NULL))
 8000f66:	687b      	ldr	r3, [r7, #4]
 8000f68:	2b00      	cmp	r3, #0
 8000f6a:	d003      	beq.n	8000f74 <ensure+0x20>
 8000f6c:	687b      	ldr	r3, [r7, #4]
 8000f6e:	681b      	ldr	r3, [r3, #0]
 8000f70:	2b00      	cmp	r3, #0
 8000f72:	d101      	bne.n	8000f78 <ensure+0x24>
    {
        return NULL;
 8000f74:	2300      	movs	r3, #0
 8000f76:	e083      	b.n	8001080 <ensure+0x12c>
    }

    if ((p->length > 0) && (p->offset >= p->length))
 8000f78:	687b      	ldr	r3, [r7, #4]
 8000f7a:	685b      	ldr	r3, [r3, #4]
 8000f7c:	2b00      	cmp	r3, #0
 8000f7e:	d007      	beq.n	8000f90 <ensure+0x3c>
 8000f80:	687b      	ldr	r3, [r7, #4]
 8000f82:	689a      	ldr	r2, [r3, #8]
 8000f84:	687b      	ldr	r3, [r7, #4]
 8000f86:	685b      	ldr	r3, [r3, #4]
 8000f88:	429a      	cmp	r2, r3
 8000f8a:	d301      	bcc.n	8000f90 <ensure+0x3c>
    {
        /* make sure that offset is valid */
        return NULL;
 8000f8c:	2300      	movs	r3, #0
 8000f8e:	e077      	b.n	8001080 <ensure+0x12c>
    }

    if (needed > INT_MAX)
 8000f90:	683b      	ldr	r3, [r7, #0]
 8000f92:	2b00      	cmp	r3, #0
 8000f94:	da01      	bge.n	8000f9a <ensure+0x46>
    {
        /* sizes bigger than INT_MAX are currently not supported */
        return NULL;
 8000f96:	2300      	movs	r3, #0
 8000f98:	e072      	b.n	8001080 <ensure+0x12c>
    }

    needed += p->offset + 1;
 8000f9a:	687b      	ldr	r3, [r7, #4]
 8000f9c:	689a      	ldr	r2, [r3, #8]
 8000f9e:	683b      	ldr	r3, [r7, #0]
 8000fa0:	4413      	add	r3, r2
 8000fa2:	3301      	adds	r3, #1
 8000fa4:	603b      	str	r3, [r7, #0]
    if (needed <= p->length)
 8000fa6:	687b      	ldr	r3, [r7, #4]
 8000fa8:	685b      	ldr	r3, [r3, #4]
 8000faa:	683a      	ldr	r2, [r7, #0]
 8000fac:	429a      	cmp	r2, r3
 8000fae:	d805      	bhi.n	8000fbc <ensure+0x68>
    {
        return p->buffer + p->offset;
 8000fb0:	687b      	ldr	r3, [r7, #4]
 8000fb2:	681a      	ldr	r2, [r3, #0]
 8000fb4:	687b      	ldr	r3, [r7, #4]
 8000fb6:	689b      	ldr	r3, [r3, #8]
 8000fb8:	4413      	add	r3, r2
 8000fba:	e061      	b.n	8001080 <ensure+0x12c>
    }

    if (p->noalloc) {
 8000fbc:	687b      	ldr	r3, [r7, #4]
 8000fbe:	691b      	ldr	r3, [r3, #16]
 8000fc0:	2b00      	cmp	r3, #0
 8000fc2:	d001      	beq.n	8000fc8 <ensure+0x74>
        return NULL;
 8000fc4:	2300      	movs	r3, #0
 8000fc6:	e05b      	b.n	8001080 <ensure+0x12c>
    }

    /* calculate new buffer size */
    if (needed > (INT_MAX / 2))
 8000fc8:	683b      	ldr	r3, [r7, #0]
 8000fca:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8000fce:	d308      	bcc.n	8000fe2 <ensure+0x8e>
    {
        /* overflow of int, use INT_MAX if possible */
        if (needed <= INT_MAX)
 8000fd0:	683b      	ldr	r3, [r7, #0]
 8000fd2:	2b00      	cmp	r3, #0
 8000fd4:	db03      	blt.n	8000fde <ensure+0x8a>
        {
            newsize = INT_MAX;
 8000fd6:	f06f 4300 	mvn.w	r3, #2147483648	@ 0x80000000
 8000fda:	60bb      	str	r3, [r7, #8]
 8000fdc:	e004      	b.n	8000fe8 <ensure+0x94>
        }
        else
        {
            return NULL;
 8000fde:	2300      	movs	r3, #0
 8000fe0:	e04e      	b.n	8001080 <ensure+0x12c>
        }
    }
    else
    {
        newsize = needed * 2;
 8000fe2:	683b      	ldr	r3, [r7, #0]
 8000fe4:	005b      	lsls	r3, r3, #1
 8000fe6:	60bb      	str	r3, [r7, #8]
    }

    if (p->hooks.reallocate != NULL)
 8000fe8:	687b      	ldr	r3, [r7, #4]
 8000fea:	6a1b      	ldr	r3, [r3, #32]
 8000fec:	2b00      	cmp	r3, #0
 8000fee:	d018      	beq.n	8001022 <ensure+0xce>
    {
        /* reallocate with realloc if available */
        newbuffer = (unsigned char*)p->hooks.reallocate(p->buffer, newsize);
 8000ff0:	687b      	ldr	r3, [r7, #4]
 8000ff2:	6a1b      	ldr	r3, [r3, #32]
 8000ff4:	687a      	ldr	r2, [r7, #4]
 8000ff6:	6812      	ldr	r2, [r2, #0]
 8000ff8:	68b9      	ldr	r1, [r7, #8]
 8000ffa:	4610      	mov	r0, r2
 8000ffc:	4798      	blx	r3
 8000ffe:	60f8      	str	r0, [r7, #12]
        if (newbuffer == NULL)
 8001000:	68fb      	ldr	r3, [r7, #12]
 8001002:	2b00      	cmp	r3, #0
 8001004:	d132      	bne.n	800106c <ensure+0x118>
        {
            p->hooks.deallocate(p->buffer);
 8001006:	687b      	ldr	r3, [r7, #4]
 8001008:	69db      	ldr	r3, [r3, #28]
 800100a:	687a      	ldr	r2, [r7, #4]
 800100c:	6812      	ldr	r2, [r2, #0]
 800100e:	4610      	mov	r0, r2
 8001010:	4798      	blx	r3
            p->length = 0;
 8001012:	687b      	ldr	r3, [r7, #4]
 8001014:	2200      	movs	r2, #0
 8001016:	605a      	str	r2, [r3, #4]
            p->buffer = NULL;
 8001018:	687b      	ldr	r3, [r7, #4]
 800101a:	2200      	movs	r2, #0
 800101c:	601a      	str	r2, [r3, #0]

            return NULL;
 800101e:	2300      	movs	r3, #0
 8001020:	e02e      	b.n	8001080 <ensure+0x12c>
        }
    }
    else
    {
        /* otherwise reallocate manually */
        newbuffer = (unsigned char*)p->hooks.allocate(newsize);
 8001022:	687b      	ldr	r3, [r7, #4]
 8001024:	699b      	ldr	r3, [r3, #24]
 8001026:	68b8      	ldr	r0, [r7, #8]
 8001028:	4798      	blx	r3
 800102a:	60f8      	str	r0, [r7, #12]
        if (!newbuffer)
 800102c:	68fb      	ldr	r3, [r7, #12]
 800102e:	2b00      	cmp	r3, #0
 8001030:	d10d      	bne.n	800104e <ensure+0xfa>
        {
            p->hooks.deallocate(p->buffer);
 8001032:	687b      	ldr	r3, [r7, #4]
 8001034:	69db      	ldr	r3, [r3, #28]
 8001036:	687a      	ldr	r2, [r7, #4]
 8001038:	6812      	ldr	r2, [r2, #0]
 800103a:	4610      	mov	r0, r2
 800103c:	4798      	blx	r3
            p->length = 0;
 800103e:	687b      	ldr	r3, [r7, #4]
 8001040:	2200      	movs	r2, #0
 8001042:	605a      	str	r2, [r3, #4]
            p->buffer = NULL;
 8001044:	687b      	ldr	r3, [r7, #4]
 8001046:	2200      	movs	r2, #0
 8001048:	601a      	str	r2, [r3, #0]

            return NULL;
 800104a:	2300      	movs	r3, #0
 800104c:	e018      	b.n	8001080 <ensure+0x12c>
        }

        memcpy(newbuffer, p->buffer, p->offset + 1);
 800104e:	687b      	ldr	r3, [r7, #4]
 8001050:	6819      	ldr	r1, [r3, #0]
 8001052:	687b      	ldr	r3, [r7, #4]
 8001054:	689b      	ldr	r3, [r3, #8]
 8001056:	3301      	adds	r3, #1
 8001058:	461a      	mov	r2, r3
 800105a:	68f8      	ldr	r0, [r7, #12]
 800105c:	f010 fd41 	bl	8011ae2 <memcpy>
        p->hooks.deallocate(p->buffer);
 8001060:	687b      	ldr	r3, [r7, #4]
 8001062:	69db      	ldr	r3, [r3, #28]
 8001064:	687a      	ldr	r2, [r7, #4]
 8001066:	6812      	ldr	r2, [r2, #0]
 8001068:	4610      	mov	r0, r2
 800106a:	4798      	blx	r3
    }
    p->length = newsize;
 800106c:	687b      	ldr	r3, [r7, #4]
 800106e:	68ba      	ldr	r2, [r7, #8]
 8001070:	605a      	str	r2, [r3, #4]
    p->buffer = newbuffer;
 8001072:	687b      	ldr	r3, [r7, #4]
 8001074:	68fa      	ldr	r2, [r7, #12]
 8001076:	601a      	str	r2, [r3, #0]

    return newbuffer + p->offset;
 8001078:	687b      	ldr	r3, [r7, #4]
 800107a:	689b      	ldr	r3, [r3, #8]
 800107c:	68fa      	ldr	r2, [r7, #12]
 800107e:	4413      	add	r3, r2
}
 8001080:	4618      	mov	r0, r3
 8001082:	3710      	adds	r7, #16
 8001084:	46bd      	mov	sp, r7
 8001086:	bd80      	pop	{r7, pc}

08001088 <update_offset>:

/* calculate the new length of the string in a printbuffer and update the offset */
static void update_offset(printbuffer * const buffer)
{
 8001088:	b590      	push	{r4, r7, lr}
 800108a:	b085      	sub	sp, #20
 800108c:	af00      	add	r7, sp, #0
 800108e:	6078      	str	r0, [r7, #4]
    const unsigned char *buffer_pointer = NULL;
 8001090:	2300      	movs	r3, #0
 8001092:	60fb      	str	r3, [r7, #12]
    if ((buffer == NULL) || (buffer->buffer == NULL))
 8001094:	687b      	ldr	r3, [r7, #4]
 8001096:	2b00      	cmp	r3, #0
 8001098:	d013      	beq.n	80010c2 <update_offset+0x3a>
 800109a:	687b      	ldr	r3, [r7, #4]
 800109c:	681b      	ldr	r3, [r3, #0]
 800109e:	2b00      	cmp	r3, #0
 80010a0:	d00f      	beq.n	80010c2 <update_offset+0x3a>
    {
        return;
    }
    buffer_pointer = buffer->buffer + buffer->offset;
 80010a2:	687b      	ldr	r3, [r7, #4]
 80010a4:	681a      	ldr	r2, [r3, #0]
 80010a6:	687b      	ldr	r3, [r7, #4]
 80010a8:	689b      	ldr	r3, [r3, #8]
 80010aa:	4413      	add	r3, r2
 80010ac:	60fb      	str	r3, [r7, #12]

    buffer->offset += strlen((const char*)buffer_pointer);
 80010ae:	687b      	ldr	r3, [r7, #4]
 80010b0:	689c      	ldr	r4, [r3, #8]
 80010b2:	68f8      	ldr	r0, [r7, #12]
 80010b4:	f7ff f964 	bl	8000380 <strlen>
 80010b8:	4603      	mov	r3, r0
 80010ba:	18e2      	adds	r2, r4, r3
 80010bc:	687b      	ldr	r3, [r7, #4]
 80010be:	609a      	str	r2, [r3, #8]
 80010c0:	e000      	b.n	80010c4 <update_offset+0x3c>
        return;
 80010c2:	bf00      	nop
}
 80010c4:	3714      	adds	r7, #20
 80010c6:	46bd      	mov	sp, r7
 80010c8:	bd90      	pop	{r4, r7, pc}
 80010ca:	0000      	movs	r0, r0
 80010cc:	0000      	movs	r0, r0
	...

080010d0 <compare_double>:

/* securely comparison of floating-point variables */
static cJSON_bool compare_double(double a, double b)
{
 80010d0:	b480      	push	{r7}
 80010d2:	b087      	sub	sp, #28
 80010d4:	af00      	add	r7, sp, #0
 80010d6:	ed87 0b02 	vstr	d0, [r7, #8]
 80010da:	ed87 1b00 	vstr	d1, [r7]
    double maxVal = fabs(a) > fabs(b) ? fabs(a) : fabs(b);
 80010de:	ed97 7b02 	vldr	d7, [r7, #8]
 80010e2:	eeb0 6bc7 	vabs.f64	d6, d7
 80010e6:	ed97 7b00 	vldr	d7, [r7]
 80010ea:	eeb0 7bc7 	vabs.f64	d7, d7
 80010ee:	eeb4 6bc7 	vcmpe.f64	d6, d7
 80010f2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80010f6:	dd04      	ble.n	8001102 <compare_double+0x32>
 80010f8:	ed97 7b02 	vldr	d7, [r7, #8]
 80010fc:	eeb0 7bc7 	vabs.f64	d7, d7
 8001100:	e003      	b.n	800110a <compare_double+0x3a>
 8001102:	ed97 7b00 	vldr	d7, [r7]
 8001106:	eeb0 7bc7 	vabs.f64	d7, d7
 800110a:	ed87 7b04 	vstr	d7, [r7, #16]
    return (fabs(a - b) <= maxVal * DBL_EPSILON);
 800110e:	ed97 6b02 	vldr	d6, [r7, #8]
 8001112:	ed97 7b00 	vldr	d7, [r7]
 8001116:	ee36 7b47 	vsub.f64	d7, d6, d7
 800111a:	eeb0 6bc7 	vabs.f64	d6, d7
 800111e:	ed97 7b04 	vldr	d7, [r7, #16]
 8001122:	ed9f 5b09 	vldr	d5, [pc, #36]	@ 8001148 <compare_double+0x78>
 8001126:	ee27 7b05 	vmul.f64	d7, d7, d5
 800112a:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800112e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001132:	bf94      	ite	ls
 8001134:	2301      	movls	r3, #1
 8001136:	2300      	movhi	r3, #0
 8001138:	b2db      	uxtb	r3, r3
}
 800113a:	4618      	mov	r0, r3
 800113c:	371c      	adds	r7, #28
 800113e:	46bd      	mov	sp, r7
 8001140:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001144:	4770      	bx	lr
 8001146:	bf00      	nop
 8001148:	00000000 	.word	0x00000000
 800114c:	3cb00000 	.word	0x3cb00000

08001150 <print_number>:

/* Render the number nicely from the given item into a string. */
static cJSON_bool print_number(const cJSON * const item, printbuffer * const output_buffer)
{
 8001150:	b580      	push	{r7, lr}
 8001152:	b092      	sub	sp, #72	@ 0x48
 8001154:	af00      	add	r7, sp, #0
 8001156:	6078      	str	r0, [r7, #4]
 8001158:	6039      	str	r1, [r7, #0]
    unsigned char *output_pointer = NULL;
 800115a:	2300      	movs	r3, #0
 800115c:	63fb      	str	r3, [r7, #60]	@ 0x3c
    double d = item->valuedouble;
 800115e:	687b      	ldr	r3, [r7, #4]
 8001160:	e9d3 2306 	ldrd	r2, r3, [r3, #24]
 8001164:	e9c7 230c 	strd	r2, r3, [r7, #48]	@ 0x30
    int length = 0;
 8001168:	2300      	movs	r3, #0
 800116a:	647b      	str	r3, [r7, #68]	@ 0x44
    size_t i = 0;
 800116c:	2300      	movs	r3, #0
 800116e:	643b      	str	r3, [r7, #64]	@ 0x40
    unsigned char number_buffer[26] = {0}; /* temporary buffer to print the number into */
 8001170:	f107 0314 	add.w	r3, r7, #20
 8001174:	2200      	movs	r2, #0
 8001176:	601a      	str	r2, [r3, #0]
 8001178:	605a      	str	r2, [r3, #4]
 800117a:	609a      	str	r2, [r3, #8]
 800117c:	60da      	str	r2, [r3, #12]
 800117e:	611a      	str	r2, [r3, #16]
 8001180:	615a      	str	r2, [r3, #20]
 8001182:	831a      	strh	r2, [r3, #24]
    unsigned char decimal_point = get_decimal_point();
 8001184:	f7ff fede 	bl	8000f44 <get_decimal_point>
 8001188:	4603      	mov	r3, r0
 800118a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    double test = 0.0;
 800118e:	f04f 0200 	mov.w	r2, #0
 8001192:	f04f 0300 	mov.w	r3, #0
 8001196:	e9c7 2302 	strd	r2, r3, [r7, #8]

    if (output_buffer == NULL)
 800119a:	683b      	ldr	r3, [r7, #0]
 800119c:	2b00      	cmp	r3, #0
 800119e:	d101      	bne.n	80011a4 <print_number+0x54>
    {
        return false;
 80011a0:	2300      	movs	r3, #0
 80011a2:	e0a2      	b.n	80012ea <print_number+0x19a>
    }

    /* This checks for NaN and Infinity */
    if (isnan(d) || isinf(d))
 80011a4:	ed97 6b0c 	vldr	d6, [r7, #48]	@ 0x30
 80011a8:	ed97 7b0c 	vldr	d7, [r7, #48]	@ 0x30
 80011ac:	eeb4 6b47 	vcmp.f64	d6, d7
 80011b0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80011b4:	d612      	bvs.n	80011dc <print_number+0x8c>
 80011b6:	ed97 7b0c 	vldr	d7, [r7, #48]	@ 0x30
 80011ba:	eeb0 7bc7 	vabs.f64	d7, d7
 80011be:	ed9f 6b4e 	vldr	d6, [pc, #312]	@ 80012f8 <print_number+0x1a8>
 80011c2:	eeb4 7b46 	vcmp.f64	d7, d6
 80011c6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80011ca:	bfd4      	ite	le
 80011cc:	2301      	movle	r3, #1
 80011ce:	2300      	movgt	r3, #0
 80011d0:	b2db      	uxtb	r3, r3
 80011d2:	f083 0301 	eor.w	r3, r3, #1
 80011d6:	b2db      	uxtb	r3, r3
 80011d8:	2b00      	cmp	r3, #0
 80011da:	d007      	beq.n	80011ec <print_number+0x9c>
    {
        length = sprintf((char*)number_buffer, "null");
 80011dc:	f107 0314 	add.w	r3, r7, #20
 80011e0:	4947      	ldr	r1, [pc, #284]	@ (8001300 <print_number+0x1b0>)
 80011e2:	4618      	mov	r0, r3
 80011e4:	f010 fa9a 	bl	801171c <siprintf>
 80011e8:	6478      	str	r0, [r7, #68]	@ 0x44
 80011ea:	e03c      	b.n	8001266 <print_number+0x116>
    }
	else if(d == (double)item->valueint)
 80011ec:	687b      	ldr	r3, [r7, #4]
 80011ee:	695b      	ldr	r3, [r3, #20]
 80011f0:	ee07 3a90 	vmov	s15, r3
 80011f4:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 80011f8:	ed97 6b0c 	vldr	d6, [r7, #48]	@ 0x30
 80011fc:	eeb4 6b47 	vcmp.f64	d6, d7
 8001200:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001204:	d109      	bne.n	800121a <print_number+0xca>
	{
		length = sprintf((char*)number_buffer, "%d", item->valueint);
 8001206:	687b      	ldr	r3, [r7, #4]
 8001208:	695a      	ldr	r2, [r3, #20]
 800120a:	f107 0314 	add.w	r3, r7, #20
 800120e:	493d      	ldr	r1, [pc, #244]	@ (8001304 <print_number+0x1b4>)
 8001210:	4618      	mov	r0, r3
 8001212:	f010 fa83 	bl	801171c <siprintf>
 8001216:	6478      	str	r0, [r7, #68]	@ 0x44
 8001218:	e025      	b.n	8001266 <print_number+0x116>
	}
    else
    {
        /* Try 15 decimal places of precision to avoid nonsignificant nonzero digits */
        length = sprintf((char*)number_buffer, "%1.15g", d);
 800121a:	f107 0014 	add.w	r0, r7, #20
 800121e:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	@ 0x30
 8001222:	4939      	ldr	r1, [pc, #228]	@ (8001308 <print_number+0x1b8>)
 8001224:	f010 fa7a 	bl	801171c <siprintf>
 8001228:	6478      	str	r0, [r7, #68]	@ 0x44

        /* Check whether the original double can be recovered */
        if ((sscanf((char*)number_buffer, "%lg", &test) != 1) || !compare_double((double)test, d))
 800122a:	f107 0208 	add.w	r2, r7, #8
 800122e:	f107 0314 	add.w	r3, r7, #20
 8001232:	4936      	ldr	r1, [pc, #216]	@ (800130c <print_number+0x1bc>)
 8001234:	4618      	mov	r0, r3
 8001236:	f010 fa93 	bl	8011760 <siscanf>
 800123a:	4603      	mov	r3, r0
 800123c:	2b01      	cmp	r3, #1
 800123e:	d10a      	bne.n	8001256 <print_number+0x106>
 8001240:	ed97 7b02 	vldr	d7, [r7, #8]
 8001244:	ed97 1b0c 	vldr	d1, [r7, #48]	@ 0x30
 8001248:	eeb0 0b47 	vmov.f64	d0, d7
 800124c:	f7ff ff40 	bl	80010d0 <compare_double>
 8001250:	4603      	mov	r3, r0
 8001252:	2b00      	cmp	r3, #0
 8001254:	d107      	bne.n	8001266 <print_number+0x116>
        {
            /* If not, print with 17 decimal places of precision */
            length = sprintf((char*)number_buffer, "%1.17g", d);
 8001256:	f107 0014 	add.w	r0, r7, #20
 800125a:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	@ 0x30
 800125e:	492c      	ldr	r1, [pc, #176]	@ (8001310 <print_number+0x1c0>)
 8001260:	f010 fa5c 	bl	801171c <siprintf>
 8001264:	6478      	str	r0, [r7, #68]	@ 0x44
        }
    }

    /* sprintf failed or buffer overrun occurred */
    if ((length < 0) || (length > (int)(sizeof(number_buffer) - 1)))
 8001266:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001268:	2b00      	cmp	r3, #0
 800126a:	db02      	blt.n	8001272 <print_number+0x122>
 800126c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800126e:	2b19      	cmp	r3, #25
 8001270:	dd01      	ble.n	8001276 <print_number+0x126>
    {
        return false;
 8001272:	2300      	movs	r3, #0
 8001274:	e039      	b.n	80012ea <print_number+0x19a>
    }

    /* reserve appropriate space in the output */
    output_pointer = ensure(output_buffer, (size_t)length + sizeof(""));
 8001276:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001278:	3301      	adds	r3, #1
 800127a:	4619      	mov	r1, r3
 800127c:	6838      	ldr	r0, [r7, #0]
 800127e:	f7ff fe69 	bl	8000f54 <ensure>
 8001282:	63f8      	str	r0, [r7, #60]	@ 0x3c
    if (output_pointer == NULL)
 8001284:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001286:	2b00      	cmp	r3, #0
 8001288:	d101      	bne.n	800128e <print_number+0x13e>
    {
        return false;
 800128a:	2300      	movs	r3, #0
 800128c:	e02d      	b.n	80012ea <print_number+0x19a>
    }

    /* copy the printed number to the output and replace locale
     * dependent decimal point with '.' */
    for (i = 0; i < ((size_t)length); i++)
 800128e:	2300      	movs	r3, #0
 8001290:	643b      	str	r3, [r7, #64]	@ 0x40
 8001292:	e01a      	b.n	80012ca <print_number+0x17a>
    {
        if (number_buffer[i] == decimal_point)
 8001294:	f107 0214 	add.w	r2, r7, #20
 8001298:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800129a:	4413      	add	r3, r2
 800129c:	781b      	ldrb	r3, [r3, #0]
 800129e:	f897 202f 	ldrb.w	r2, [r7, #47]	@ 0x2f
 80012a2:	429a      	cmp	r2, r3
 80012a4:	d105      	bne.n	80012b2 <print_number+0x162>
        {
            output_pointer[i] = '.';
 80012a6:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80012a8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80012aa:	4413      	add	r3, r2
 80012ac:	222e      	movs	r2, #46	@ 0x2e
 80012ae:	701a      	strb	r2, [r3, #0]
            continue;
 80012b0:	e008      	b.n	80012c4 <print_number+0x174>
        }

        output_pointer[i] = number_buffer[i];
 80012b2:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80012b4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80012b6:	4413      	add	r3, r2
 80012b8:	f107 0114 	add.w	r1, r7, #20
 80012bc:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80012be:	440a      	add	r2, r1
 80012c0:	7812      	ldrb	r2, [r2, #0]
 80012c2:	701a      	strb	r2, [r3, #0]
    for (i = 0; i < ((size_t)length); i++)
 80012c4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80012c6:	3301      	adds	r3, #1
 80012c8:	643b      	str	r3, [r7, #64]	@ 0x40
 80012ca:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80012cc:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80012ce:	429a      	cmp	r2, r3
 80012d0:	d3e0      	bcc.n	8001294 <print_number+0x144>
    }
    output_pointer[i] = '\0';
 80012d2:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80012d4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80012d6:	4413      	add	r3, r2
 80012d8:	2200      	movs	r2, #0
 80012da:	701a      	strb	r2, [r3, #0]

    output_buffer->offset += (size_t)length;
 80012dc:	683b      	ldr	r3, [r7, #0]
 80012de:	689a      	ldr	r2, [r3, #8]
 80012e0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80012e2:	441a      	add	r2, r3
 80012e4:	683b      	ldr	r3, [r7, #0]
 80012e6:	609a      	str	r2, [r3, #8]

    return true;
 80012e8:	2301      	movs	r3, #1
}
 80012ea:	4618      	mov	r0, r3
 80012ec:	3748      	adds	r7, #72	@ 0x48
 80012ee:	46bd      	mov	sp, r7
 80012f0:	bd80      	pop	{r7, pc}
 80012f2:	bf00      	nop
 80012f4:	f3af 8000 	nop.w
 80012f8:	ffffffff 	.word	0xffffffff
 80012fc:	7fefffff 	.word	0x7fefffff
 8001300:	080142c4 	.word	0x080142c4
 8001304:	080142cc 	.word	0x080142cc
 8001308:	080142d0 	.word	0x080142d0
 800130c:	080142d8 	.word	0x080142d8
 8001310:	080142dc 	.word	0x080142dc

08001314 <print_string_ptr>:
    return false;
}

/* Render the cstring provided to an escaped version that can be printed. */
static cJSON_bool print_string_ptr(const unsigned char * const input, printbuffer * const output_buffer)
{
 8001314:	b580      	push	{r7, lr}
 8001316:	b088      	sub	sp, #32
 8001318:	af00      	add	r7, sp, #0
 800131a:	6078      	str	r0, [r7, #4]
 800131c:	6039      	str	r1, [r7, #0]
    const unsigned char *input_pointer = NULL;
 800131e:	2300      	movs	r3, #0
 8001320:	61fb      	str	r3, [r7, #28]
    unsigned char *output = NULL;
 8001322:	2300      	movs	r3, #0
 8001324:	613b      	str	r3, [r7, #16]
    unsigned char *output_pointer = NULL;
 8001326:	2300      	movs	r3, #0
 8001328:	61bb      	str	r3, [r7, #24]
    size_t output_length = 0;
 800132a:	2300      	movs	r3, #0
 800132c:	60fb      	str	r3, [r7, #12]
    /* numbers of additional characters needed for escaping */
    size_t escape_characters = 0;
 800132e:	2300      	movs	r3, #0
 8001330:	617b      	str	r3, [r7, #20]

    if (output_buffer == NULL)
 8001332:	683b      	ldr	r3, [r7, #0]
 8001334:	2b00      	cmp	r3, #0
 8001336:	d101      	bne.n	800133c <print_string_ptr+0x28>
    {
        return false;
 8001338:	2300      	movs	r3, #0
 800133a:	e110      	b.n	800155e <print_string_ptr+0x24a>
    }

    /* empty string */
    if (input == NULL)
 800133c:	687b      	ldr	r3, [r7, #4]
 800133e:	2b00      	cmp	r3, #0
 8001340:	d111      	bne.n	8001366 <print_string_ptr+0x52>
    {
        output = ensure(output_buffer, sizeof("\"\""));
 8001342:	2103      	movs	r1, #3
 8001344:	6838      	ldr	r0, [r7, #0]
 8001346:	f7ff fe05 	bl	8000f54 <ensure>
 800134a:	6138      	str	r0, [r7, #16]
        if (output == NULL)
 800134c:	693b      	ldr	r3, [r7, #16]
 800134e:	2b00      	cmp	r3, #0
 8001350:	d101      	bne.n	8001356 <print_string_ptr+0x42>
        {
            return false;
 8001352:	2300      	movs	r3, #0
 8001354:	e103      	b.n	800155e <print_string_ptr+0x24a>
        }
        strcpy((char*)output, "\"\"");
 8001356:	693b      	ldr	r3, [r7, #16]
 8001358:	4a83      	ldr	r2, [pc, #524]	@ (8001568 <print_string_ptr+0x254>)
 800135a:	8811      	ldrh	r1, [r2, #0]
 800135c:	7892      	ldrb	r2, [r2, #2]
 800135e:	8019      	strh	r1, [r3, #0]
 8001360:	709a      	strb	r2, [r3, #2]

        return true;
 8001362:	2301      	movs	r3, #1
 8001364:	e0fb      	b.n	800155e <print_string_ptr+0x24a>
    }

    /* set "flag" to 1 if something needs to be escaped */
    for (input_pointer = input; *input_pointer; input_pointer++)
 8001366:	687b      	ldr	r3, [r7, #4]
 8001368:	61fb      	str	r3, [r7, #28]
 800136a:	e024      	b.n	80013b6 <print_string_ptr+0xa2>
    {
        switch (*input_pointer)
 800136c:	69fb      	ldr	r3, [r7, #28]
 800136e:	781b      	ldrb	r3, [r3, #0]
 8001370:	2b22      	cmp	r3, #34	@ 0x22
 8001372:	dc0f      	bgt.n	8001394 <print_string_ptr+0x80>
 8001374:	2b08      	cmp	r3, #8
 8001376:	db13      	blt.n	80013a0 <print_string_ptr+0x8c>
 8001378:	3b08      	subs	r3, #8
 800137a:	4a7c      	ldr	r2, [pc, #496]	@ (800156c <print_string_ptr+0x258>)
 800137c:	fa22 f303 	lsr.w	r3, r2, r3
 8001380:	f003 0301 	and.w	r3, r3, #1
 8001384:	2b00      	cmp	r3, #0
 8001386:	bf14      	ite	ne
 8001388:	2301      	movne	r3, #1
 800138a:	2300      	moveq	r3, #0
 800138c:	b2db      	uxtb	r3, r3
 800138e:	2b00      	cmp	r3, #0
 8001390:	d102      	bne.n	8001398 <print_string_ptr+0x84>
 8001392:	e005      	b.n	80013a0 <print_string_ptr+0x8c>
 8001394:	2b5c      	cmp	r3, #92	@ 0x5c
 8001396:	d103      	bne.n	80013a0 <print_string_ptr+0x8c>
            case '\f':
            case '\n':
            case '\r':
            case '\t':
                /* one character escape sequence */
                escape_characters++;
 8001398:	697b      	ldr	r3, [r7, #20]
 800139a:	3301      	adds	r3, #1
 800139c:	617b      	str	r3, [r7, #20]
                break;
 800139e:	e007      	b.n	80013b0 <print_string_ptr+0x9c>
            default:
                if (*input_pointer < 32)
 80013a0:	69fb      	ldr	r3, [r7, #28]
 80013a2:	781b      	ldrb	r3, [r3, #0]
 80013a4:	2b1f      	cmp	r3, #31
 80013a6:	d802      	bhi.n	80013ae <print_string_ptr+0x9a>
                {
                    /* UTF-16 escape sequence uXXXX */
                    escape_characters += 5;
 80013a8:	697b      	ldr	r3, [r7, #20]
 80013aa:	3305      	adds	r3, #5
 80013ac:	617b      	str	r3, [r7, #20]
                }
                break;
 80013ae:	bf00      	nop
    for (input_pointer = input; *input_pointer; input_pointer++)
 80013b0:	69fb      	ldr	r3, [r7, #28]
 80013b2:	3301      	adds	r3, #1
 80013b4:	61fb      	str	r3, [r7, #28]
 80013b6:	69fb      	ldr	r3, [r7, #28]
 80013b8:	781b      	ldrb	r3, [r3, #0]
 80013ba:	2b00      	cmp	r3, #0
 80013bc:	d1d6      	bne.n	800136c <print_string_ptr+0x58>
        }
    }
    output_length = (size_t)(input_pointer - input) + escape_characters;
 80013be:	69fa      	ldr	r2, [r7, #28]
 80013c0:	687b      	ldr	r3, [r7, #4]
 80013c2:	1ad3      	subs	r3, r2, r3
 80013c4:	461a      	mov	r2, r3
 80013c6:	697b      	ldr	r3, [r7, #20]
 80013c8:	4413      	add	r3, r2
 80013ca:	60fb      	str	r3, [r7, #12]

    output = ensure(output_buffer, output_length + sizeof("\"\""));
 80013cc:	68fb      	ldr	r3, [r7, #12]
 80013ce:	3303      	adds	r3, #3
 80013d0:	4619      	mov	r1, r3
 80013d2:	6838      	ldr	r0, [r7, #0]
 80013d4:	f7ff fdbe 	bl	8000f54 <ensure>
 80013d8:	6138      	str	r0, [r7, #16]
    if (output == NULL)
 80013da:	693b      	ldr	r3, [r7, #16]
 80013dc:	2b00      	cmp	r3, #0
 80013de:	d101      	bne.n	80013e4 <print_string_ptr+0xd0>
    {
        return false;
 80013e0:	2300      	movs	r3, #0
 80013e2:	e0bc      	b.n	800155e <print_string_ptr+0x24a>
    }

    /* no characters have to be escaped */
    if (escape_characters == 0)
 80013e4:	697b      	ldr	r3, [r7, #20]
 80013e6:	2b00      	cmp	r3, #0
 80013e8:	d117      	bne.n	800141a <print_string_ptr+0x106>
    {
        output[0] = '\"';
 80013ea:	693b      	ldr	r3, [r7, #16]
 80013ec:	2222      	movs	r2, #34	@ 0x22
 80013ee:	701a      	strb	r2, [r3, #0]
        memcpy(output + 1, input, output_length);
 80013f0:	693b      	ldr	r3, [r7, #16]
 80013f2:	3301      	adds	r3, #1
 80013f4:	68fa      	ldr	r2, [r7, #12]
 80013f6:	6879      	ldr	r1, [r7, #4]
 80013f8:	4618      	mov	r0, r3
 80013fa:	f010 fb72 	bl	8011ae2 <memcpy>
        output[output_length + 1] = '\"';
 80013fe:	68fb      	ldr	r3, [r7, #12]
 8001400:	3301      	adds	r3, #1
 8001402:	693a      	ldr	r2, [r7, #16]
 8001404:	4413      	add	r3, r2
 8001406:	2222      	movs	r2, #34	@ 0x22
 8001408:	701a      	strb	r2, [r3, #0]
        output[output_length + 2] = '\0';
 800140a:	68fb      	ldr	r3, [r7, #12]
 800140c:	3302      	adds	r3, #2
 800140e:	693a      	ldr	r2, [r7, #16]
 8001410:	4413      	add	r3, r2
 8001412:	2200      	movs	r2, #0
 8001414:	701a      	strb	r2, [r3, #0]

        return true;
 8001416:	2301      	movs	r3, #1
 8001418:	e0a1      	b.n	800155e <print_string_ptr+0x24a>
    }

    output[0] = '\"';
 800141a:	693b      	ldr	r3, [r7, #16]
 800141c:	2222      	movs	r2, #34	@ 0x22
 800141e:	701a      	strb	r2, [r3, #0]
    output_pointer = output + 1;
 8001420:	693b      	ldr	r3, [r7, #16]
 8001422:	3301      	adds	r3, #1
 8001424:	61bb      	str	r3, [r7, #24]
    /* copy the string */
    for (input_pointer = input; *input_pointer != '\0'; (void)input_pointer++, output_pointer++)
 8001426:	687b      	ldr	r3, [r7, #4]
 8001428:	61fb      	str	r3, [r7, #28]
 800142a:	e086      	b.n	800153a <print_string_ptr+0x226>
    {
        if ((*input_pointer > 31) && (*input_pointer != '\"') && (*input_pointer != '\\'))
 800142c:	69fb      	ldr	r3, [r7, #28]
 800142e:	781b      	ldrb	r3, [r3, #0]
 8001430:	2b1f      	cmp	r3, #31
 8001432:	d90c      	bls.n	800144e <print_string_ptr+0x13a>
 8001434:	69fb      	ldr	r3, [r7, #28]
 8001436:	781b      	ldrb	r3, [r3, #0]
 8001438:	2b22      	cmp	r3, #34	@ 0x22
 800143a:	d008      	beq.n	800144e <print_string_ptr+0x13a>
 800143c:	69fb      	ldr	r3, [r7, #28]
 800143e:	781b      	ldrb	r3, [r3, #0]
 8001440:	2b5c      	cmp	r3, #92	@ 0x5c
 8001442:	d004      	beq.n	800144e <print_string_ptr+0x13a>
        {
            /* normal character, copy */
            *output_pointer = *input_pointer;
 8001444:	69fb      	ldr	r3, [r7, #28]
 8001446:	781a      	ldrb	r2, [r3, #0]
 8001448:	69bb      	ldr	r3, [r7, #24]
 800144a:	701a      	strb	r2, [r3, #0]
 800144c:	e06f      	b.n	800152e <print_string_ptr+0x21a>
        }
        else
        {
            /* character needs to be escaped */
            *output_pointer++ = '\\';
 800144e:	69bb      	ldr	r3, [r7, #24]
 8001450:	1c5a      	adds	r2, r3, #1
 8001452:	61ba      	str	r2, [r7, #24]
 8001454:	225c      	movs	r2, #92	@ 0x5c
 8001456:	701a      	strb	r2, [r3, #0]
            switch (*input_pointer)
 8001458:	69fb      	ldr	r3, [r7, #28]
 800145a:	781b      	ldrb	r3, [r3, #0]
 800145c:	2b22      	cmp	r3, #34	@ 0x22
 800145e:	dc3d      	bgt.n	80014dc <print_string_ptr+0x1c8>
 8001460:	2b08      	cmp	r3, #8
 8001462:	db59      	blt.n	8001518 <print_string_ptr+0x204>
 8001464:	3b08      	subs	r3, #8
 8001466:	2b1a      	cmp	r3, #26
 8001468:	d856      	bhi.n	8001518 <print_string_ptr+0x204>
 800146a:	a201      	add	r2, pc, #4	@ (adr r2, 8001470 <print_string_ptr+0x15c>)
 800146c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001470:	080014f1 	.word	0x080014f1
 8001474:	08001511 	.word	0x08001511
 8001478:	08001501 	.word	0x08001501
 800147c:	08001519 	.word	0x08001519
 8001480:	080014f9 	.word	0x080014f9
 8001484:	08001509 	.word	0x08001509
 8001488:	08001519 	.word	0x08001519
 800148c:	08001519 	.word	0x08001519
 8001490:	08001519 	.word	0x08001519
 8001494:	08001519 	.word	0x08001519
 8001498:	08001519 	.word	0x08001519
 800149c:	08001519 	.word	0x08001519
 80014a0:	08001519 	.word	0x08001519
 80014a4:	08001519 	.word	0x08001519
 80014a8:	08001519 	.word	0x08001519
 80014ac:	08001519 	.word	0x08001519
 80014b0:	08001519 	.word	0x08001519
 80014b4:	08001519 	.word	0x08001519
 80014b8:	08001519 	.word	0x08001519
 80014bc:	08001519 	.word	0x08001519
 80014c0:	08001519 	.word	0x08001519
 80014c4:	08001519 	.word	0x08001519
 80014c8:	08001519 	.word	0x08001519
 80014cc:	08001519 	.word	0x08001519
 80014d0:	08001519 	.word	0x08001519
 80014d4:	08001519 	.word	0x08001519
 80014d8:	080014e9 	.word	0x080014e9
 80014dc:	2b5c      	cmp	r3, #92	@ 0x5c
 80014de:	d11b      	bne.n	8001518 <print_string_ptr+0x204>
            {
                case '\\':
                    *output_pointer = '\\';
 80014e0:	69bb      	ldr	r3, [r7, #24]
 80014e2:	225c      	movs	r2, #92	@ 0x5c
 80014e4:	701a      	strb	r2, [r3, #0]
                    break;
 80014e6:	e022      	b.n	800152e <print_string_ptr+0x21a>
                case '\"':
                    *output_pointer = '\"';
 80014e8:	69bb      	ldr	r3, [r7, #24]
 80014ea:	2222      	movs	r2, #34	@ 0x22
 80014ec:	701a      	strb	r2, [r3, #0]
                    break;
 80014ee:	e01e      	b.n	800152e <print_string_ptr+0x21a>
                case '\b':
                    *output_pointer = 'b';
 80014f0:	69bb      	ldr	r3, [r7, #24]
 80014f2:	2262      	movs	r2, #98	@ 0x62
 80014f4:	701a      	strb	r2, [r3, #0]
                    break;
 80014f6:	e01a      	b.n	800152e <print_string_ptr+0x21a>
                case '\f':
                    *output_pointer = 'f';
 80014f8:	69bb      	ldr	r3, [r7, #24]
 80014fa:	2266      	movs	r2, #102	@ 0x66
 80014fc:	701a      	strb	r2, [r3, #0]
                    break;
 80014fe:	e016      	b.n	800152e <print_string_ptr+0x21a>
                case '\n':
                    *output_pointer = 'n';
 8001500:	69bb      	ldr	r3, [r7, #24]
 8001502:	226e      	movs	r2, #110	@ 0x6e
 8001504:	701a      	strb	r2, [r3, #0]
                    break;
 8001506:	e012      	b.n	800152e <print_string_ptr+0x21a>
                case '\r':
                    *output_pointer = 'r';
 8001508:	69bb      	ldr	r3, [r7, #24]
 800150a:	2272      	movs	r2, #114	@ 0x72
 800150c:	701a      	strb	r2, [r3, #0]
                    break;
 800150e:	e00e      	b.n	800152e <print_string_ptr+0x21a>
                case '\t':
                    *output_pointer = 't';
 8001510:	69bb      	ldr	r3, [r7, #24]
 8001512:	2274      	movs	r2, #116	@ 0x74
 8001514:	701a      	strb	r2, [r3, #0]
                    break;
 8001516:	e00a      	b.n	800152e <print_string_ptr+0x21a>
                default:
                    /* escape and print as unicode codepoint */
                    sprintf((char*)output_pointer, "u%04x", *input_pointer);
 8001518:	69fb      	ldr	r3, [r7, #28]
 800151a:	781b      	ldrb	r3, [r3, #0]
 800151c:	461a      	mov	r2, r3
 800151e:	4914      	ldr	r1, [pc, #80]	@ (8001570 <print_string_ptr+0x25c>)
 8001520:	69b8      	ldr	r0, [r7, #24]
 8001522:	f010 f8fb 	bl	801171c <siprintf>
                    output_pointer += 4;
 8001526:	69bb      	ldr	r3, [r7, #24]
 8001528:	3304      	adds	r3, #4
 800152a:	61bb      	str	r3, [r7, #24]
                    break;
 800152c:	bf00      	nop
    for (input_pointer = input; *input_pointer != '\0'; (void)input_pointer++, output_pointer++)
 800152e:	69fb      	ldr	r3, [r7, #28]
 8001530:	3301      	adds	r3, #1
 8001532:	61fb      	str	r3, [r7, #28]
 8001534:	69bb      	ldr	r3, [r7, #24]
 8001536:	3301      	adds	r3, #1
 8001538:	61bb      	str	r3, [r7, #24]
 800153a:	69fb      	ldr	r3, [r7, #28]
 800153c:	781b      	ldrb	r3, [r3, #0]
 800153e:	2b00      	cmp	r3, #0
 8001540:	f47f af74 	bne.w	800142c <print_string_ptr+0x118>
            }
        }
    }
    output[output_length + 1] = '\"';
 8001544:	68fb      	ldr	r3, [r7, #12]
 8001546:	3301      	adds	r3, #1
 8001548:	693a      	ldr	r2, [r7, #16]
 800154a:	4413      	add	r3, r2
 800154c:	2222      	movs	r2, #34	@ 0x22
 800154e:	701a      	strb	r2, [r3, #0]
    output[output_length + 2] = '\0';
 8001550:	68fb      	ldr	r3, [r7, #12]
 8001552:	3302      	adds	r3, #2
 8001554:	693a      	ldr	r2, [r7, #16]
 8001556:	4413      	add	r3, r2
 8001558:	2200      	movs	r2, #0
 800155a:	701a      	strb	r2, [r3, #0]

    return true;
 800155c:	2301      	movs	r3, #1
}
 800155e:	4618      	mov	r0, r3
 8001560:	3720      	adds	r7, #32
 8001562:	46bd      	mov	sp, r7
 8001564:	bd80      	pop	{r7, pc}
 8001566:	bf00      	nop
 8001568:	080142e4 	.word	0x080142e4
 800156c:	04000037 	.word	0x04000037
 8001570:	080142e8 	.word	0x080142e8

08001574 <print_string>:

/* Invoke print_string_ptr (which is useful) on an item. */
static cJSON_bool print_string(const cJSON * const item, printbuffer * const p)
{
 8001574:	b580      	push	{r7, lr}
 8001576:	b082      	sub	sp, #8
 8001578:	af00      	add	r7, sp, #0
 800157a:	6078      	str	r0, [r7, #4]
 800157c:	6039      	str	r1, [r7, #0]
    return print_string_ptr((unsigned char*)item->valuestring, p);
 800157e:	687b      	ldr	r3, [r7, #4]
 8001580:	691b      	ldr	r3, [r3, #16]
 8001582:	6839      	ldr	r1, [r7, #0]
 8001584:	4618      	mov	r0, r3
 8001586:	f7ff fec5 	bl	8001314 <print_string_ptr>
 800158a:	4603      	mov	r3, r0
}
 800158c:	4618      	mov	r0, r3
 800158e:	3708      	adds	r7, #8
 8001590:	46bd      	mov	sp, r7
 8001592:	bd80      	pop	{r7, pc}

08001594 <print>:
}

#define cjson_min(a, b) (((a) < (b)) ? (a) : (b))

static unsigned char *print(const cJSON * const item, cJSON_bool format, const internal_hooks * const hooks)
{
 8001594:	b580      	push	{r7, lr}
 8001596:	b08e      	sub	sp, #56	@ 0x38
 8001598:	af00      	add	r7, sp, #0
 800159a:	60f8      	str	r0, [r7, #12]
 800159c:	60b9      	str	r1, [r7, #8]
 800159e:	607a      	str	r2, [r7, #4]
    static const size_t default_buffer_size = 256;
    printbuffer buffer[1];
    unsigned char *printed = NULL;
 80015a0:	2300      	movs	r3, #0
 80015a2:	637b      	str	r3, [r7, #52]	@ 0x34

    memset(buffer, 0, sizeof(buffer));
 80015a4:	f107 0310 	add.w	r3, r7, #16
 80015a8:	2224      	movs	r2, #36	@ 0x24
 80015aa:	2100      	movs	r1, #0
 80015ac:	4618      	mov	r0, r3
 80015ae:	f010 f9dd 	bl	801196c <memset>

    /* create buffer */
    buffer->buffer = (unsigned char*) hooks->allocate(default_buffer_size);
 80015b2:	687b      	ldr	r3, [r7, #4]
 80015b4:	681b      	ldr	r3, [r3, #0]
 80015b6:	4a3b      	ldr	r2, [pc, #236]	@ (80016a4 <print+0x110>)
 80015b8:	6812      	ldr	r2, [r2, #0]
 80015ba:	4610      	mov	r0, r2
 80015bc:	4798      	blx	r3
 80015be:	4603      	mov	r3, r0
 80015c0:	613b      	str	r3, [r7, #16]
    buffer->length = default_buffer_size;
 80015c2:	4b38      	ldr	r3, [pc, #224]	@ (80016a4 <print+0x110>)
 80015c4:	681b      	ldr	r3, [r3, #0]
 80015c6:	617b      	str	r3, [r7, #20]
    buffer->format = format;
 80015c8:	68bb      	ldr	r3, [r7, #8]
 80015ca:	627b      	str	r3, [r7, #36]	@ 0x24
    buffer->hooks = *hooks;
 80015cc:	687a      	ldr	r2, [r7, #4]
 80015ce:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80015d2:	ca07      	ldmia	r2, {r0, r1, r2}
 80015d4:	e883 0007 	stmia.w	r3, {r0, r1, r2}
    if (buffer->buffer == NULL)
 80015d8:	693b      	ldr	r3, [r7, #16]
 80015da:	2b00      	cmp	r3, #0
 80015dc:	d042      	beq.n	8001664 <print+0xd0>
    {
        goto fail;
    }

    /* print the value */
    if (!print_value(item, buffer))
 80015de:	f107 0310 	add.w	r3, r7, #16
 80015e2:	4619      	mov	r1, r3
 80015e4:	68f8      	ldr	r0, [r7, #12]
 80015e6:	f000 f86f 	bl	80016c8 <print_value>
 80015ea:	4603      	mov	r3, r0
 80015ec:	2b00      	cmp	r3, #0
 80015ee:	d03b      	beq.n	8001668 <print+0xd4>
    {
        goto fail;
    }
    update_offset(buffer);
 80015f0:	f107 0310 	add.w	r3, r7, #16
 80015f4:	4618      	mov	r0, r3
 80015f6:	f7ff fd47 	bl	8001088 <update_offset>

    /* check if reallocate is available */
    if (hooks->reallocate != NULL)
 80015fa:	687b      	ldr	r3, [r7, #4]
 80015fc:	689b      	ldr	r3, [r3, #8]
 80015fe:	2b00      	cmp	r3, #0
 8001600:	d00d      	beq.n	800161e <print+0x8a>
    {
        printed = (unsigned char*) hooks->reallocate(buffer->buffer, buffer->offset + 1);
 8001602:	687b      	ldr	r3, [r7, #4]
 8001604:	689b      	ldr	r3, [r3, #8]
 8001606:	6938      	ldr	r0, [r7, #16]
 8001608:	69ba      	ldr	r2, [r7, #24]
 800160a:	3201      	adds	r2, #1
 800160c:	4611      	mov	r1, r2
 800160e:	4798      	blx	r3
 8001610:	6378      	str	r0, [r7, #52]	@ 0x34
        if (printed == NULL) {
 8001612:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001614:	2b00      	cmp	r3, #0
 8001616:	d029      	beq.n	800166c <print+0xd8>
            goto fail;
        }
        buffer->buffer = NULL;
 8001618:	2300      	movs	r3, #0
 800161a:	613b      	str	r3, [r7, #16]
 800161c:	e020      	b.n	8001660 <print+0xcc>
    }
    else /* otherwise copy the JSON over to a new buffer */
    {
        printed = (unsigned char*) hooks->allocate(buffer->offset + 1);
 800161e:	687b      	ldr	r3, [r7, #4]
 8001620:	681b      	ldr	r3, [r3, #0]
 8001622:	69ba      	ldr	r2, [r7, #24]
 8001624:	3201      	adds	r2, #1
 8001626:	4610      	mov	r0, r2
 8001628:	4798      	blx	r3
 800162a:	6378      	str	r0, [r7, #52]	@ 0x34
        if (printed == NULL)
 800162c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800162e:	2b00      	cmp	r3, #0
 8001630:	d01e      	beq.n	8001670 <print+0xdc>
        {
            goto fail;
        }
        memcpy(printed, buffer->buffer, cjson_min(buffer->length, buffer->offset + 1));
 8001632:	6939      	ldr	r1, [r7, #16]
 8001634:	69bb      	ldr	r3, [r7, #24]
 8001636:	1c5a      	adds	r2, r3, #1
 8001638:	697b      	ldr	r3, [r7, #20]
 800163a:	4293      	cmp	r3, r2
 800163c:	bf28      	it	cs
 800163e:	4613      	movcs	r3, r2
 8001640:	461a      	mov	r2, r3
 8001642:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 8001644:	f010 fa4d 	bl	8011ae2 <memcpy>
        printed[buffer->offset] = '\0'; /* just to be sure */
 8001648:	69bb      	ldr	r3, [r7, #24]
 800164a:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800164c:	4413      	add	r3, r2
 800164e:	2200      	movs	r2, #0
 8001650:	701a      	strb	r2, [r3, #0]

        /* free the buffer */
        hooks->deallocate(buffer->buffer);
 8001652:	687b      	ldr	r3, [r7, #4]
 8001654:	685b      	ldr	r3, [r3, #4]
 8001656:	693a      	ldr	r2, [r7, #16]
 8001658:	4610      	mov	r0, r2
 800165a:	4798      	blx	r3
        buffer->buffer = NULL;
 800165c:	2300      	movs	r3, #0
 800165e:	613b      	str	r3, [r7, #16]
    }

    return printed;
 8001660:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001662:	e01a      	b.n	800169a <print+0x106>
        goto fail;
 8001664:	bf00      	nop
 8001666:	e004      	b.n	8001672 <print+0xde>
        goto fail;
 8001668:	bf00      	nop
 800166a:	e002      	b.n	8001672 <print+0xde>
            goto fail;
 800166c:	bf00      	nop
 800166e:	e000      	b.n	8001672 <print+0xde>
            goto fail;
 8001670:	bf00      	nop

fail:
    if (buffer->buffer != NULL)
 8001672:	693b      	ldr	r3, [r7, #16]
 8001674:	2b00      	cmp	r3, #0
 8001676:	d006      	beq.n	8001686 <print+0xf2>
    {
        hooks->deallocate(buffer->buffer);
 8001678:	687b      	ldr	r3, [r7, #4]
 800167a:	685b      	ldr	r3, [r3, #4]
 800167c:	693a      	ldr	r2, [r7, #16]
 800167e:	4610      	mov	r0, r2
 8001680:	4798      	blx	r3
        buffer->buffer = NULL;
 8001682:	2300      	movs	r3, #0
 8001684:	613b      	str	r3, [r7, #16]
    }

    if (printed != NULL)
 8001686:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001688:	2b00      	cmp	r3, #0
 800168a:	d005      	beq.n	8001698 <print+0x104>
    {
        hooks->deallocate(printed);
 800168c:	687b      	ldr	r3, [r7, #4]
 800168e:	685b      	ldr	r3, [r3, #4]
 8001690:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 8001692:	4798      	blx	r3
        printed = NULL;
 8001694:	2300      	movs	r3, #0
 8001696:	637b      	str	r3, [r7, #52]	@ 0x34
    }

    return NULL;
 8001698:	2300      	movs	r3, #0
}
 800169a:	4618      	mov	r0, r3
 800169c:	3738      	adds	r7, #56	@ 0x38
 800169e:	46bd      	mov	sp, r7
 80016a0:	bd80      	pop	{r7, pc}
 80016a2:	bf00      	nop
 80016a4:	080145dc 	.word	0x080145dc

080016a8 <cJSON_PrintUnformatted>:
{
    return (char*)print(item, true, &global_hooks);
}

CJSON_PUBLIC(char *) cJSON_PrintUnformatted(const cJSON *item)
{
 80016a8:	b580      	push	{r7, lr}
 80016aa:	b082      	sub	sp, #8
 80016ac:	af00      	add	r7, sp, #0
 80016ae:	6078      	str	r0, [r7, #4]
    return (char*)print(item, false, &global_hooks);
 80016b0:	4a04      	ldr	r2, [pc, #16]	@ (80016c4 <cJSON_PrintUnformatted+0x1c>)
 80016b2:	2100      	movs	r1, #0
 80016b4:	6878      	ldr	r0, [r7, #4]
 80016b6:	f7ff ff6d 	bl	8001594 <print>
 80016ba:	4603      	mov	r3, r0
}
 80016bc:	4618      	mov	r0, r3
 80016be:	3708      	adds	r7, #8
 80016c0:	46bd      	mov	sp, r7
 80016c2:	bd80      	pop	{r7, pc}
 80016c4:	24000040 	.word	0x24000040

080016c8 <print_value>:
    return false;
}

/* Render a value to text. */
static cJSON_bool print_value(const cJSON * const item, printbuffer * const output_buffer)
{
 80016c8:	b580      	push	{r7, lr}
 80016ca:	b084      	sub	sp, #16
 80016cc:	af00      	add	r7, sp, #0
 80016ce:	6078      	str	r0, [r7, #4]
 80016d0:	6039      	str	r1, [r7, #0]
    unsigned char *output = NULL;
 80016d2:	2300      	movs	r3, #0
 80016d4:	60fb      	str	r3, [r7, #12]

    if ((item == NULL) || (output_buffer == NULL))
 80016d6:	687b      	ldr	r3, [r7, #4]
 80016d8:	2b00      	cmp	r3, #0
 80016da:	d002      	beq.n	80016e2 <print_value+0x1a>
 80016dc:	683b      	ldr	r3, [r7, #0]
 80016de:	2b00      	cmp	r3, #0
 80016e0:	d101      	bne.n	80016e6 <print_value+0x1e>
    {
        return false;
 80016e2:	2300      	movs	r3, #0
 80016e4:	e0c9      	b.n	800187a <print_value+0x1b2>
    }

    switch ((item->type) & 0xFF)
 80016e6:	687b      	ldr	r3, [r7, #4]
 80016e8:	68db      	ldr	r3, [r3, #12]
 80016ea:	b2db      	uxtb	r3, r3
 80016ec:	2b80      	cmp	r3, #128	@ 0x80
 80016ee:	f000 808e 	beq.w	800180e <print_value+0x146>
 80016f2:	2b80      	cmp	r3, #128	@ 0x80
 80016f4:	f300 80c0 	bgt.w	8001878 <print_value+0x1b0>
 80016f8:	2b20      	cmp	r3, #32
 80016fa:	dc49      	bgt.n	8001790 <print_value+0xc8>
 80016fc:	2b00      	cmp	r3, #0
 80016fe:	f340 80bb 	ble.w	8001878 <print_value+0x1b0>
 8001702:	3b01      	subs	r3, #1
 8001704:	2b1f      	cmp	r3, #31
 8001706:	f200 80b7 	bhi.w	8001878 <print_value+0x1b0>
 800170a:	a201      	add	r2, pc, #4	@ (adr r2, 8001710 <print_value+0x48>)
 800170c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001710:	080017bb 	.word	0x080017bb
 8001714:	080017df 	.word	0x080017df
 8001718:	08001879 	.word	0x08001879
 800171c:	08001797 	.word	0x08001797
 8001720:	08001879 	.word	0x08001879
 8001724:	08001879 	.word	0x08001879
 8001728:	08001879 	.word	0x08001879
 800172c:	08001803 	.word	0x08001803
 8001730:	08001879 	.word	0x08001879
 8001734:	08001879 	.word	0x08001879
 8001738:	08001879 	.word	0x08001879
 800173c:	08001879 	.word	0x08001879
 8001740:	08001879 	.word	0x08001879
 8001744:	08001879 	.word	0x08001879
 8001748:	08001879 	.word	0x08001879
 800174c:	08001855 	.word	0x08001855
 8001750:	08001879 	.word	0x08001879
 8001754:	08001879 	.word	0x08001879
 8001758:	08001879 	.word	0x08001879
 800175c:	08001879 	.word	0x08001879
 8001760:	08001879 	.word	0x08001879
 8001764:	08001879 	.word	0x08001879
 8001768:	08001879 	.word	0x08001879
 800176c:	08001879 	.word	0x08001879
 8001770:	08001879 	.word	0x08001879
 8001774:	08001879 	.word	0x08001879
 8001778:	08001879 	.word	0x08001879
 800177c:	08001879 	.word	0x08001879
 8001780:	08001879 	.word	0x08001879
 8001784:	08001879 	.word	0x08001879
 8001788:	08001879 	.word	0x08001879
 800178c:	08001861 	.word	0x08001861
 8001790:	2b40      	cmp	r3, #64	@ 0x40
 8001792:	d06b      	beq.n	800186c <print_value+0x1a4>
 8001794:	e070      	b.n	8001878 <print_value+0x1b0>
    {
        case cJSON_NULL:
            output = ensure(output_buffer, 5);
 8001796:	2105      	movs	r1, #5
 8001798:	6838      	ldr	r0, [r7, #0]
 800179a:	f7ff fbdb 	bl	8000f54 <ensure>
 800179e:	60f8      	str	r0, [r7, #12]
            if (output == NULL)
 80017a0:	68fb      	ldr	r3, [r7, #12]
 80017a2:	2b00      	cmp	r3, #0
 80017a4:	d101      	bne.n	80017aa <print_value+0xe2>
            {
                return false;
 80017a6:	2300      	movs	r3, #0
 80017a8:	e067      	b.n	800187a <print_value+0x1b2>
            }
            strcpy((char*)output, "null");
 80017aa:	68fb      	ldr	r3, [r7, #12]
 80017ac:	4a35      	ldr	r2, [pc, #212]	@ (8001884 <print_value+0x1bc>)
 80017ae:	6810      	ldr	r0, [r2, #0]
 80017b0:	6018      	str	r0, [r3, #0]
 80017b2:	7912      	ldrb	r2, [r2, #4]
 80017b4:	711a      	strb	r2, [r3, #4]
            return true;
 80017b6:	2301      	movs	r3, #1
 80017b8:	e05f      	b.n	800187a <print_value+0x1b2>

        case cJSON_False:
            output = ensure(output_buffer, 6);
 80017ba:	2106      	movs	r1, #6
 80017bc:	6838      	ldr	r0, [r7, #0]
 80017be:	f7ff fbc9 	bl	8000f54 <ensure>
 80017c2:	60f8      	str	r0, [r7, #12]
            if (output == NULL)
 80017c4:	68fb      	ldr	r3, [r7, #12]
 80017c6:	2b00      	cmp	r3, #0
 80017c8:	d101      	bne.n	80017ce <print_value+0x106>
            {
                return false;
 80017ca:	2300      	movs	r3, #0
 80017cc:	e055      	b.n	800187a <print_value+0x1b2>
            }
            strcpy((char*)output, "false");
 80017ce:	68fb      	ldr	r3, [r7, #12]
 80017d0:	4a2d      	ldr	r2, [pc, #180]	@ (8001888 <print_value+0x1c0>)
 80017d2:	6810      	ldr	r0, [r2, #0]
 80017d4:	6018      	str	r0, [r3, #0]
 80017d6:	8892      	ldrh	r2, [r2, #4]
 80017d8:	809a      	strh	r2, [r3, #4]
            return true;
 80017da:	2301      	movs	r3, #1
 80017dc:	e04d      	b.n	800187a <print_value+0x1b2>

        case cJSON_True:
            output = ensure(output_buffer, 5);
 80017de:	2105      	movs	r1, #5
 80017e0:	6838      	ldr	r0, [r7, #0]
 80017e2:	f7ff fbb7 	bl	8000f54 <ensure>
 80017e6:	60f8      	str	r0, [r7, #12]
            if (output == NULL)
 80017e8:	68fb      	ldr	r3, [r7, #12]
 80017ea:	2b00      	cmp	r3, #0
 80017ec:	d101      	bne.n	80017f2 <print_value+0x12a>
            {
                return false;
 80017ee:	2300      	movs	r3, #0
 80017f0:	e043      	b.n	800187a <print_value+0x1b2>
            }
            strcpy((char*)output, "true");
 80017f2:	68fb      	ldr	r3, [r7, #12]
 80017f4:	4a25      	ldr	r2, [pc, #148]	@ (800188c <print_value+0x1c4>)
 80017f6:	6810      	ldr	r0, [r2, #0]
 80017f8:	6018      	str	r0, [r3, #0]
 80017fa:	7912      	ldrb	r2, [r2, #4]
 80017fc:	711a      	strb	r2, [r3, #4]
            return true;
 80017fe:	2301      	movs	r3, #1
 8001800:	e03b      	b.n	800187a <print_value+0x1b2>

        case cJSON_Number:
            return print_number(item, output_buffer);
 8001802:	6839      	ldr	r1, [r7, #0]
 8001804:	6878      	ldr	r0, [r7, #4]
 8001806:	f7ff fca3 	bl	8001150 <print_number>
 800180a:	4603      	mov	r3, r0
 800180c:	e035      	b.n	800187a <print_value+0x1b2>

        case cJSON_Raw:
        {
            size_t raw_length = 0;
 800180e:	2300      	movs	r3, #0
 8001810:	60bb      	str	r3, [r7, #8]
            if (item->valuestring == NULL)
 8001812:	687b      	ldr	r3, [r7, #4]
 8001814:	691b      	ldr	r3, [r3, #16]
 8001816:	2b00      	cmp	r3, #0
 8001818:	d101      	bne.n	800181e <print_value+0x156>
            {
                return false;
 800181a:	2300      	movs	r3, #0
 800181c:	e02d      	b.n	800187a <print_value+0x1b2>
            }

            raw_length = strlen(item->valuestring) + sizeof("");
 800181e:	687b      	ldr	r3, [r7, #4]
 8001820:	691b      	ldr	r3, [r3, #16]
 8001822:	4618      	mov	r0, r3
 8001824:	f7fe fdac 	bl	8000380 <strlen>
 8001828:	4603      	mov	r3, r0
 800182a:	3301      	adds	r3, #1
 800182c:	60bb      	str	r3, [r7, #8]
            output = ensure(output_buffer, raw_length);
 800182e:	68b9      	ldr	r1, [r7, #8]
 8001830:	6838      	ldr	r0, [r7, #0]
 8001832:	f7ff fb8f 	bl	8000f54 <ensure>
 8001836:	60f8      	str	r0, [r7, #12]
            if (output == NULL)
 8001838:	68fb      	ldr	r3, [r7, #12]
 800183a:	2b00      	cmp	r3, #0
 800183c:	d101      	bne.n	8001842 <print_value+0x17a>
            {
                return false;
 800183e:	2300      	movs	r3, #0
 8001840:	e01b      	b.n	800187a <print_value+0x1b2>
            }
            memcpy(output, item->valuestring, raw_length);
 8001842:	687b      	ldr	r3, [r7, #4]
 8001844:	691b      	ldr	r3, [r3, #16]
 8001846:	68ba      	ldr	r2, [r7, #8]
 8001848:	4619      	mov	r1, r3
 800184a:	68f8      	ldr	r0, [r7, #12]
 800184c:	f010 f949 	bl	8011ae2 <memcpy>
            return true;
 8001850:	2301      	movs	r3, #1
 8001852:	e012      	b.n	800187a <print_value+0x1b2>
        }

        case cJSON_String:
            return print_string(item, output_buffer);
 8001854:	6839      	ldr	r1, [r7, #0]
 8001856:	6878      	ldr	r0, [r7, #4]
 8001858:	f7ff fe8c 	bl	8001574 <print_string>
 800185c:	4603      	mov	r3, r0
 800185e:	e00c      	b.n	800187a <print_value+0x1b2>

        case cJSON_Array:
            return print_array(item, output_buffer);
 8001860:	6839      	ldr	r1, [r7, #0]
 8001862:	6878      	ldr	r0, [r7, #4]
 8001864:	f000 f814 	bl	8001890 <print_array>
 8001868:	4603      	mov	r3, r0
 800186a:	e006      	b.n	800187a <print_value+0x1b2>

        case cJSON_Object:
            return print_object(item, output_buffer);
 800186c:	6839      	ldr	r1, [r7, #0]
 800186e:	6878      	ldr	r0, [r7, #4]
 8001870:	f000 f894 	bl	800199c <print_object>
 8001874:	4603      	mov	r3, r0
 8001876:	e000      	b.n	800187a <print_value+0x1b2>

        default:
            return false;
 8001878:	2300      	movs	r3, #0
    }
}
 800187a:	4618      	mov	r0, r3
 800187c:	3710      	adds	r7, #16
 800187e:	46bd      	mov	sp, r7
 8001880:	bd80      	pop	{r7, pc}
 8001882:	bf00      	nop
 8001884:	080142c4 	.word	0x080142c4
 8001888:	080142f4 	.word	0x080142f4
 800188c:	080142fc 	.word	0x080142fc

08001890 <print_array>:
    return false;
}

/* Render an array to text */
static cJSON_bool print_array(const cJSON * const item, printbuffer * const output_buffer)
{
 8001890:	b580      	push	{r7, lr}
 8001892:	b086      	sub	sp, #24
 8001894:	af00      	add	r7, sp, #0
 8001896:	6078      	str	r0, [r7, #4]
 8001898:	6039      	str	r1, [r7, #0]
    unsigned char *output_pointer = NULL;
 800189a:	2300      	movs	r3, #0
 800189c:	617b      	str	r3, [r7, #20]
    size_t length = 0;
 800189e:	2300      	movs	r3, #0
 80018a0:	60fb      	str	r3, [r7, #12]
    cJSON *current_element = item->child;
 80018a2:	687b      	ldr	r3, [r7, #4]
 80018a4:	689b      	ldr	r3, [r3, #8]
 80018a6:	613b      	str	r3, [r7, #16]

    if (output_buffer == NULL)
 80018a8:	683b      	ldr	r3, [r7, #0]
 80018aa:	2b00      	cmp	r3, #0
 80018ac:	d101      	bne.n	80018b2 <print_array+0x22>
    {
        return false;
 80018ae:	2300      	movs	r3, #0
 80018b0:	e070      	b.n	8001994 <print_array+0x104>
    }

    /* Compose the output array. */
    /* opening square bracket */
    output_pointer = ensure(output_buffer, 1);
 80018b2:	2101      	movs	r1, #1
 80018b4:	6838      	ldr	r0, [r7, #0]
 80018b6:	f7ff fb4d 	bl	8000f54 <ensure>
 80018ba:	6178      	str	r0, [r7, #20]
    if (output_pointer == NULL)
 80018bc:	697b      	ldr	r3, [r7, #20]
 80018be:	2b00      	cmp	r3, #0
 80018c0:	d101      	bne.n	80018c6 <print_array+0x36>
    {
        return false;
 80018c2:	2300      	movs	r3, #0
 80018c4:	e066      	b.n	8001994 <print_array+0x104>
    }

    *output_pointer = '[';
 80018c6:	697b      	ldr	r3, [r7, #20]
 80018c8:	225b      	movs	r2, #91	@ 0x5b
 80018ca:	701a      	strb	r2, [r3, #0]
    output_buffer->offset++;
 80018cc:	683b      	ldr	r3, [r7, #0]
 80018ce:	689b      	ldr	r3, [r3, #8]
 80018d0:	1c5a      	adds	r2, r3, #1
 80018d2:	683b      	ldr	r3, [r7, #0]
 80018d4:	609a      	str	r2, [r3, #8]
    output_buffer->depth++;
 80018d6:	683b      	ldr	r3, [r7, #0]
 80018d8:	68db      	ldr	r3, [r3, #12]
 80018da:	1c5a      	adds	r2, r3, #1
 80018dc:	683b      	ldr	r3, [r7, #0]
 80018de:	60da      	str	r2, [r3, #12]

    while (current_element != NULL)
 80018e0:	e03d      	b.n	800195e <print_array+0xce>
    {
        if (!print_value(current_element, output_buffer))
 80018e2:	6839      	ldr	r1, [r7, #0]
 80018e4:	6938      	ldr	r0, [r7, #16]
 80018e6:	f7ff feef 	bl	80016c8 <print_value>
 80018ea:	4603      	mov	r3, r0
 80018ec:	2b00      	cmp	r3, #0
 80018ee:	d101      	bne.n	80018f4 <print_array+0x64>
        {
            return false;
 80018f0:	2300      	movs	r3, #0
 80018f2:	e04f      	b.n	8001994 <print_array+0x104>
        }
        update_offset(output_buffer);
 80018f4:	6838      	ldr	r0, [r7, #0]
 80018f6:	f7ff fbc7 	bl	8001088 <update_offset>
        if (current_element->next)
 80018fa:	693b      	ldr	r3, [r7, #16]
 80018fc:	681b      	ldr	r3, [r3, #0]
 80018fe:	2b00      	cmp	r3, #0
 8001900:	d02a      	beq.n	8001958 <print_array+0xc8>
        {
            length = (size_t) (output_buffer->format ? 2 : 1);
 8001902:	683b      	ldr	r3, [r7, #0]
 8001904:	695b      	ldr	r3, [r3, #20]
 8001906:	2b00      	cmp	r3, #0
 8001908:	d001      	beq.n	800190e <print_array+0x7e>
 800190a:	2302      	movs	r3, #2
 800190c:	e000      	b.n	8001910 <print_array+0x80>
 800190e:	2301      	movs	r3, #1
 8001910:	60fb      	str	r3, [r7, #12]
            output_pointer = ensure(output_buffer, length + 1);
 8001912:	68fb      	ldr	r3, [r7, #12]
 8001914:	3301      	adds	r3, #1
 8001916:	4619      	mov	r1, r3
 8001918:	6838      	ldr	r0, [r7, #0]
 800191a:	f7ff fb1b 	bl	8000f54 <ensure>
 800191e:	6178      	str	r0, [r7, #20]
            if (output_pointer == NULL)
 8001920:	697b      	ldr	r3, [r7, #20]
 8001922:	2b00      	cmp	r3, #0
 8001924:	d101      	bne.n	800192a <print_array+0x9a>
            {
                return false;
 8001926:	2300      	movs	r3, #0
 8001928:	e034      	b.n	8001994 <print_array+0x104>
            }
            *output_pointer++ = ',';
 800192a:	697b      	ldr	r3, [r7, #20]
 800192c:	1c5a      	adds	r2, r3, #1
 800192e:	617a      	str	r2, [r7, #20]
 8001930:	222c      	movs	r2, #44	@ 0x2c
 8001932:	701a      	strb	r2, [r3, #0]
            if(output_buffer->format)
 8001934:	683b      	ldr	r3, [r7, #0]
 8001936:	695b      	ldr	r3, [r3, #20]
 8001938:	2b00      	cmp	r3, #0
 800193a:	d004      	beq.n	8001946 <print_array+0xb6>
            {
                *output_pointer++ = ' ';
 800193c:	697b      	ldr	r3, [r7, #20]
 800193e:	1c5a      	adds	r2, r3, #1
 8001940:	617a      	str	r2, [r7, #20]
 8001942:	2220      	movs	r2, #32
 8001944:	701a      	strb	r2, [r3, #0]
            }
            *output_pointer = '\0';
 8001946:	697b      	ldr	r3, [r7, #20]
 8001948:	2200      	movs	r2, #0
 800194a:	701a      	strb	r2, [r3, #0]
            output_buffer->offset += length;
 800194c:	683b      	ldr	r3, [r7, #0]
 800194e:	689a      	ldr	r2, [r3, #8]
 8001950:	68fb      	ldr	r3, [r7, #12]
 8001952:	441a      	add	r2, r3
 8001954:	683b      	ldr	r3, [r7, #0]
 8001956:	609a      	str	r2, [r3, #8]
        }
        current_element = current_element->next;
 8001958:	693b      	ldr	r3, [r7, #16]
 800195a:	681b      	ldr	r3, [r3, #0]
 800195c:	613b      	str	r3, [r7, #16]
    while (current_element != NULL)
 800195e:	693b      	ldr	r3, [r7, #16]
 8001960:	2b00      	cmp	r3, #0
 8001962:	d1be      	bne.n	80018e2 <print_array+0x52>
    }

    output_pointer = ensure(output_buffer, 2);
 8001964:	2102      	movs	r1, #2
 8001966:	6838      	ldr	r0, [r7, #0]
 8001968:	f7ff faf4 	bl	8000f54 <ensure>
 800196c:	6178      	str	r0, [r7, #20]
    if (output_pointer == NULL)
 800196e:	697b      	ldr	r3, [r7, #20]
 8001970:	2b00      	cmp	r3, #0
 8001972:	d101      	bne.n	8001978 <print_array+0xe8>
    {
        return false;
 8001974:	2300      	movs	r3, #0
 8001976:	e00d      	b.n	8001994 <print_array+0x104>
    }
    *output_pointer++ = ']';
 8001978:	697b      	ldr	r3, [r7, #20]
 800197a:	1c5a      	adds	r2, r3, #1
 800197c:	617a      	str	r2, [r7, #20]
 800197e:	225d      	movs	r2, #93	@ 0x5d
 8001980:	701a      	strb	r2, [r3, #0]
    *output_pointer = '\0';
 8001982:	697b      	ldr	r3, [r7, #20]
 8001984:	2200      	movs	r2, #0
 8001986:	701a      	strb	r2, [r3, #0]
    output_buffer->depth--;
 8001988:	683b      	ldr	r3, [r7, #0]
 800198a:	68db      	ldr	r3, [r3, #12]
 800198c:	1e5a      	subs	r2, r3, #1
 800198e:	683b      	ldr	r3, [r7, #0]
 8001990:	60da      	str	r2, [r3, #12]

    return true;
 8001992:	2301      	movs	r3, #1
}
 8001994:	4618      	mov	r0, r3
 8001996:	3718      	adds	r7, #24
 8001998:	46bd      	mov	sp, r7
 800199a:	bd80      	pop	{r7, pc}

0800199c <print_object>:
    return false;
}

/* Render an object to text. */
static cJSON_bool print_object(const cJSON * const item, printbuffer * const output_buffer)
{
 800199c:	b580      	push	{r7, lr}
 800199e:	b088      	sub	sp, #32
 80019a0:	af00      	add	r7, sp, #0
 80019a2:	6078      	str	r0, [r7, #4]
 80019a4:	6039      	str	r1, [r7, #0]
    unsigned char *output_pointer = NULL;
 80019a6:	2300      	movs	r3, #0
 80019a8:	61fb      	str	r3, [r7, #28]
    size_t length = 0;
 80019aa:	2300      	movs	r3, #0
 80019ac:	60fb      	str	r3, [r7, #12]
    cJSON *current_item = item->child;
 80019ae:	687b      	ldr	r3, [r7, #4]
 80019b0:	689b      	ldr	r3, [r3, #8]
 80019b2:	61bb      	str	r3, [r7, #24]

    if (output_buffer == NULL)
 80019b4:	683b      	ldr	r3, [r7, #0]
 80019b6:	2b00      	cmp	r3, #0
 80019b8:	d101      	bne.n	80019be <print_object+0x22>
    {
        return false;
 80019ba:	2300      	movs	r3, #0
 80019bc:	e108      	b.n	8001bd0 <print_object+0x234>
    }

    /* Compose the output: */
    length = (size_t) (output_buffer->format ? 2 : 1); /* fmt: {\n */
 80019be:	683b      	ldr	r3, [r7, #0]
 80019c0:	695b      	ldr	r3, [r3, #20]
 80019c2:	2b00      	cmp	r3, #0
 80019c4:	d001      	beq.n	80019ca <print_object+0x2e>
 80019c6:	2302      	movs	r3, #2
 80019c8:	e000      	b.n	80019cc <print_object+0x30>
 80019ca:	2301      	movs	r3, #1
 80019cc:	60fb      	str	r3, [r7, #12]
    output_pointer = ensure(output_buffer, length + 1);
 80019ce:	68fb      	ldr	r3, [r7, #12]
 80019d0:	3301      	adds	r3, #1
 80019d2:	4619      	mov	r1, r3
 80019d4:	6838      	ldr	r0, [r7, #0]
 80019d6:	f7ff fabd 	bl	8000f54 <ensure>
 80019da:	61f8      	str	r0, [r7, #28]
    if (output_pointer == NULL)
 80019dc:	69fb      	ldr	r3, [r7, #28]
 80019de:	2b00      	cmp	r3, #0
 80019e0:	d101      	bne.n	80019e6 <print_object+0x4a>
    {
        return false;
 80019e2:	2300      	movs	r3, #0
 80019e4:	e0f4      	b.n	8001bd0 <print_object+0x234>
    }

    *output_pointer++ = '{';
 80019e6:	69fb      	ldr	r3, [r7, #28]
 80019e8:	1c5a      	adds	r2, r3, #1
 80019ea:	61fa      	str	r2, [r7, #28]
 80019ec:	227b      	movs	r2, #123	@ 0x7b
 80019ee:	701a      	strb	r2, [r3, #0]
    output_buffer->depth++;
 80019f0:	683b      	ldr	r3, [r7, #0]
 80019f2:	68db      	ldr	r3, [r3, #12]
 80019f4:	1c5a      	adds	r2, r3, #1
 80019f6:	683b      	ldr	r3, [r7, #0]
 80019f8:	60da      	str	r2, [r3, #12]
    if (output_buffer->format)
 80019fa:	683b      	ldr	r3, [r7, #0]
 80019fc:	695b      	ldr	r3, [r3, #20]
 80019fe:	2b00      	cmp	r3, #0
 8001a00:	d004      	beq.n	8001a0c <print_object+0x70>
    {
        *output_pointer++ = '\n';
 8001a02:	69fb      	ldr	r3, [r7, #28]
 8001a04:	1c5a      	adds	r2, r3, #1
 8001a06:	61fa      	str	r2, [r7, #28]
 8001a08:	220a      	movs	r2, #10
 8001a0a:	701a      	strb	r2, [r3, #0]
    }
    output_buffer->offset += length;
 8001a0c:	683b      	ldr	r3, [r7, #0]
 8001a0e:	689a      	ldr	r2, [r3, #8]
 8001a10:	68fb      	ldr	r3, [r7, #12]
 8001a12:	441a      	add	r2, r3
 8001a14:	683b      	ldr	r3, [r7, #0]
 8001a16:	609a      	str	r2, [r3, #8]

    while (current_item)
 8001a18:	e0a0      	b.n	8001b5c <print_object+0x1c0>
    {
        if (output_buffer->format)
 8001a1a:	683b      	ldr	r3, [r7, #0]
 8001a1c:	695b      	ldr	r3, [r3, #20]
 8001a1e:	2b00      	cmp	r3, #0
 8001a20:	d022      	beq.n	8001a68 <print_object+0xcc>
        {
            size_t i;
            output_pointer = ensure(output_buffer, output_buffer->depth);
 8001a22:	683b      	ldr	r3, [r7, #0]
 8001a24:	68db      	ldr	r3, [r3, #12]
 8001a26:	4619      	mov	r1, r3
 8001a28:	6838      	ldr	r0, [r7, #0]
 8001a2a:	f7ff fa93 	bl	8000f54 <ensure>
 8001a2e:	61f8      	str	r0, [r7, #28]
            if (output_pointer == NULL)
 8001a30:	69fb      	ldr	r3, [r7, #28]
 8001a32:	2b00      	cmp	r3, #0
 8001a34:	d101      	bne.n	8001a3a <print_object+0x9e>
            {
                return false;
 8001a36:	2300      	movs	r3, #0
 8001a38:	e0ca      	b.n	8001bd0 <print_object+0x234>
            }
            for (i = 0; i < output_buffer->depth; i++)
 8001a3a:	2300      	movs	r3, #0
 8001a3c:	617b      	str	r3, [r7, #20]
 8001a3e:	e007      	b.n	8001a50 <print_object+0xb4>
            {
                *output_pointer++ = '\t';
 8001a40:	69fb      	ldr	r3, [r7, #28]
 8001a42:	1c5a      	adds	r2, r3, #1
 8001a44:	61fa      	str	r2, [r7, #28]
 8001a46:	2209      	movs	r2, #9
 8001a48:	701a      	strb	r2, [r3, #0]
            for (i = 0; i < output_buffer->depth; i++)
 8001a4a:	697b      	ldr	r3, [r7, #20]
 8001a4c:	3301      	adds	r3, #1
 8001a4e:	617b      	str	r3, [r7, #20]
 8001a50:	683b      	ldr	r3, [r7, #0]
 8001a52:	68db      	ldr	r3, [r3, #12]
 8001a54:	697a      	ldr	r2, [r7, #20]
 8001a56:	429a      	cmp	r2, r3
 8001a58:	d3f2      	bcc.n	8001a40 <print_object+0xa4>
            }
            output_buffer->offset += output_buffer->depth;
 8001a5a:	683b      	ldr	r3, [r7, #0]
 8001a5c:	689a      	ldr	r2, [r3, #8]
 8001a5e:	683b      	ldr	r3, [r7, #0]
 8001a60:	68db      	ldr	r3, [r3, #12]
 8001a62:	441a      	add	r2, r3
 8001a64:	683b      	ldr	r3, [r7, #0]
 8001a66:	609a      	str	r2, [r3, #8]
        }

        /* print key */
        if (!print_string_ptr((unsigned char*)current_item->string, output_buffer))
 8001a68:	69bb      	ldr	r3, [r7, #24]
 8001a6a:	6a1b      	ldr	r3, [r3, #32]
 8001a6c:	6839      	ldr	r1, [r7, #0]
 8001a6e:	4618      	mov	r0, r3
 8001a70:	f7ff fc50 	bl	8001314 <print_string_ptr>
 8001a74:	4603      	mov	r3, r0
 8001a76:	2b00      	cmp	r3, #0
 8001a78:	d101      	bne.n	8001a7e <print_object+0xe2>
        {
            return false;
 8001a7a:	2300      	movs	r3, #0
 8001a7c:	e0a8      	b.n	8001bd0 <print_object+0x234>
        }
        update_offset(output_buffer);
 8001a7e:	6838      	ldr	r0, [r7, #0]
 8001a80:	f7ff fb02 	bl	8001088 <update_offset>

        length = (size_t) (output_buffer->format ? 2 : 1);
 8001a84:	683b      	ldr	r3, [r7, #0]
 8001a86:	695b      	ldr	r3, [r3, #20]
 8001a88:	2b00      	cmp	r3, #0
 8001a8a:	d001      	beq.n	8001a90 <print_object+0xf4>
 8001a8c:	2302      	movs	r3, #2
 8001a8e:	e000      	b.n	8001a92 <print_object+0xf6>
 8001a90:	2301      	movs	r3, #1
 8001a92:	60fb      	str	r3, [r7, #12]
        output_pointer = ensure(output_buffer, length);
 8001a94:	68f9      	ldr	r1, [r7, #12]
 8001a96:	6838      	ldr	r0, [r7, #0]
 8001a98:	f7ff fa5c 	bl	8000f54 <ensure>
 8001a9c:	61f8      	str	r0, [r7, #28]
        if (output_pointer == NULL)
 8001a9e:	69fb      	ldr	r3, [r7, #28]
 8001aa0:	2b00      	cmp	r3, #0
 8001aa2:	d101      	bne.n	8001aa8 <print_object+0x10c>
        {
            return false;
 8001aa4:	2300      	movs	r3, #0
 8001aa6:	e093      	b.n	8001bd0 <print_object+0x234>
        }
        *output_pointer++ = ':';
 8001aa8:	69fb      	ldr	r3, [r7, #28]
 8001aaa:	1c5a      	adds	r2, r3, #1
 8001aac:	61fa      	str	r2, [r7, #28]
 8001aae:	223a      	movs	r2, #58	@ 0x3a
 8001ab0:	701a      	strb	r2, [r3, #0]
        if (output_buffer->format)
 8001ab2:	683b      	ldr	r3, [r7, #0]
 8001ab4:	695b      	ldr	r3, [r3, #20]
 8001ab6:	2b00      	cmp	r3, #0
 8001ab8:	d004      	beq.n	8001ac4 <print_object+0x128>
        {
            *output_pointer++ = '\t';
 8001aba:	69fb      	ldr	r3, [r7, #28]
 8001abc:	1c5a      	adds	r2, r3, #1
 8001abe:	61fa      	str	r2, [r7, #28]
 8001ac0:	2209      	movs	r2, #9
 8001ac2:	701a      	strb	r2, [r3, #0]
        }
        output_buffer->offset += length;
 8001ac4:	683b      	ldr	r3, [r7, #0]
 8001ac6:	689a      	ldr	r2, [r3, #8]
 8001ac8:	68fb      	ldr	r3, [r7, #12]
 8001aca:	441a      	add	r2, r3
 8001acc:	683b      	ldr	r3, [r7, #0]
 8001ace:	609a      	str	r2, [r3, #8]

        /* print value */
        if (!print_value(current_item, output_buffer))
 8001ad0:	6839      	ldr	r1, [r7, #0]
 8001ad2:	69b8      	ldr	r0, [r7, #24]
 8001ad4:	f7ff fdf8 	bl	80016c8 <print_value>
 8001ad8:	4603      	mov	r3, r0
 8001ada:	2b00      	cmp	r3, #0
 8001adc:	d101      	bne.n	8001ae2 <print_object+0x146>
        {
            return false;
 8001ade:	2300      	movs	r3, #0
 8001ae0:	e076      	b.n	8001bd0 <print_object+0x234>
        }
        update_offset(output_buffer);
 8001ae2:	6838      	ldr	r0, [r7, #0]
 8001ae4:	f7ff fad0 	bl	8001088 <update_offset>

        /* print comma if not last */
        length = ((size_t)(output_buffer->format ? 1 : 0) + (size_t)(current_item->next ? 1 : 0));
 8001ae8:	683b      	ldr	r3, [r7, #0]
 8001aea:	695b      	ldr	r3, [r3, #20]
 8001aec:	2b00      	cmp	r3, #0
 8001aee:	d001      	beq.n	8001af4 <print_object+0x158>
 8001af0:	2201      	movs	r2, #1
 8001af2:	e000      	b.n	8001af6 <print_object+0x15a>
 8001af4:	2200      	movs	r2, #0
 8001af6:	69bb      	ldr	r3, [r7, #24]
 8001af8:	681b      	ldr	r3, [r3, #0]
 8001afa:	2b00      	cmp	r3, #0
 8001afc:	d001      	beq.n	8001b02 <print_object+0x166>
 8001afe:	2301      	movs	r3, #1
 8001b00:	e000      	b.n	8001b04 <print_object+0x168>
 8001b02:	2300      	movs	r3, #0
 8001b04:	4413      	add	r3, r2
 8001b06:	60fb      	str	r3, [r7, #12]
        output_pointer = ensure(output_buffer, length + 1);
 8001b08:	68fb      	ldr	r3, [r7, #12]
 8001b0a:	3301      	adds	r3, #1
 8001b0c:	4619      	mov	r1, r3
 8001b0e:	6838      	ldr	r0, [r7, #0]
 8001b10:	f7ff fa20 	bl	8000f54 <ensure>
 8001b14:	61f8      	str	r0, [r7, #28]
        if (output_pointer == NULL)
 8001b16:	69fb      	ldr	r3, [r7, #28]
 8001b18:	2b00      	cmp	r3, #0
 8001b1a:	d101      	bne.n	8001b20 <print_object+0x184>
        {
            return false;
 8001b1c:	2300      	movs	r3, #0
 8001b1e:	e057      	b.n	8001bd0 <print_object+0x234>
        }
        if (current_item->next)
 8001b20:	69bb      	ldr	r3, [r7, #24]
 8001b22:	681b      	ldr	r3, [r3, #0]
 8001b24:	2b00      	cmp	r3, #0
 8001b26:	d004      	beq.n	8001b32 <print_object+0x196>
        {
            *output_pointer++ = ',';
 8001b28:	69fb      	ldr	r3, [r7, #28]
 8001b2a:	1c5a      	adds	r2, r3, #1
 8001b2c:	61fa      	str	r2, [r7, #28]
 8001b2e:	222c      	movs	r2, #44	@ 0x2c
 8001b30:	701a      	strb	r2, [r3, #0]
        }

        if (output_buffer->format)
 8001b32:	683b      	ldr	r3, [r7, #0]
 8001b34:	695b      	ldr	r3, [r3, #20]
 8001b36:	2b00      	cmp	r3, #0
 8001b38:	d004      	beq.n	8001b44 <print_object+0x1a8>
        {
            *output_pointer++ = '\n';
 8001b3a:	69fb      	ldr	r3, [r7, #28]
 8001b3c:	1c5a      	adds	r2, r3, #1
 8001b3e:	61fa      	str	r2, [r7, #28]
 8001b40:	220a      	movs	r2, #10
 8001b42:	701a      	strb	r2, [r3, #0]
        }
        *output_pointer = '\0';
 8001b44:	69fb      	ldr	r3, [r7, #28]
 8001b46:	2200      	movs	r2, #0
 8001b48:	701a      	strb	r2, [r3, #0]
        output_buffer->offset += length;
 8001b4a:	683b      	ldr	r3, [r7, #0]
 8001b4c:	689a      	ldr	r2, [r3, #8]
 8001b4e:	68fb      	ldr	r3, [r7, #12]
 8001b50:	441a      	add	r2, r3
 8001b52:	683b      	ldr	r3, [r7, #0]
 8001b54:	609a      	str	r2, [r3, #8]

        current_item = current_item->next;
 8001b56:	69bb      	ldr	r3, [r7, #24]
 8001b58:	681b      	ldr	r3, [r3, #0]
 8001b5a:	61bb      	str	r3, [r7, #24]
    while (current_item)
 8001b5c:	69bb      	ldr	r3, [r7, #24]
 8001b5e:	2b00      	cmp	r3, #0
 8001b60:	f47f af5b 	bne.w	8001a1a <print_object+0x7e>
    }

    output_pointer = ensure(output_buffer, output_buffer->format ? (output_buffer->depth + 1) : 2);
 8001b64:	683b      	ldr	r3, [r7, #0]
 8001b66:	695b      	ldr	r3, [r3, #20]
 8001b68:	2b00      	cmp	r3, #0
 8001b6a:	d003      	beq.n	8001b74 <print_object+0x1d8>
 8001b6c:	683b      	ldr	r3, [r7, #0]
 8001b6e:	68db      	ldr	r3, [r3, #12]
 8001b70:	3301      	adds	r3, #1
 8001b72:	e000      	b.n	8001b76 <print_object+0x1da>
 8001b74:	2302      	movs	r3, #2
 8001b76:	4619      	mov	r1, r3
 8001b78:	6838      	ldr	r0, [r7, #0]
 8001b7a:	f7ff f9eb 	bl	8000f54 <ensure>
 8001b7e:	61f8      	str	r0, [r7, #28]
    if (output_pointer == NULL)
 8001b80:	69fb      	ldr	r3, [r7, #28]
 8001b82:	2b00      	cmp	r3, #0
 8001b84:	d101      	bne.n	8001b8a <print_object+0x1ee>
    {
        return false;
 8001b86:	2300      	movs	r3, #0
 8001b88:	e022      	b.n	8001bd0 <print_object+0x234>
    }
    if (output_buffer->format)
 8001b8a:	683b      	ldr	r3, [r7, #0]
 8001b8c:	695b      	ldr	r3, [r3, #20]
 8001b8e:	2b00      	cmp	r3, #0
 8001b90:	d010      	beq.n	8001bb4 <print_object+0x218>
    {
        size_t i;
        for (i = 0; i < (output_buffer->depth - 1); i++)
 8001b92:	2300      	movs	r3, #0
 8001b94:	613b      	str	r3, [r7, #16]
 8001b96:	e007      	b.n	8001ba8 <print_object+0x20c>
        {
            *output_pointer++ = '\t';
 8001b98:	69fb      	ldr	r3, [r7, #28]
 8001b9a:	1c5a      	adds	r2, r3, #1
 8001b9c:	61fa      	str	r2, [r7, #28]
 8001b9e:	2209      	movs	r2, #9
 8001ba0:	701a      	strb	r2, [r3, #0]
        for (i = 0; i < (output_buffer->depth - 1); i++)
 8001ba2:	693b      	ldr	r3, [r7, #16]
 8001ba4:	3301      	adds	r3, #1
 8001ba6:	613b      	str	r3, [r7, #16]
 8001ba8:	683b      	ldr	r3, [r7, #0]
 8001baa:	68db      	ldr	r3, [r3, #12]
 8001bac:	3b01      	subs	r3, #1
 8001bae:	693a      	ldr	r2, [r7, #16]
 8001bb0:	429a      	cmp	r2, r3
 8001bb2:	d3f1      	bcc.n	8001b98 <print_object+0x1fc>
        }
    }
    *output_pointer++ = '}';
 8001bb4:	69fb      	ldr	r3, [r7, #28]
 8001bb6:	1c5a      	adds	r2, r3, #1
 8001bb8:	61fa      	str	r2, [r7, #28]
 8001bba:	227d      	movs	r2, #125	@ 0x7d
 8001bbc:	701a      	strb	r2, [r3, #0]
    *output_pointer = '\0';
 8001bbe:	69fb      	ldr	r3, [r7, #28]
 8001bc0:	2200      	movs	r2, #0
 8001bc2:	701a      	strb	r2, [r3, #0]
    output_buffer->depth--;
 8001bc4:	683b      	ldr	r3, [r7, #0]
 8001bc6:	68db      	ldr	r3, [r3, #12]
 8001bc8:	1e5a      	subs	r2, r3, #1
 8001bca:	683b      	ldr	r3, [r7, #0]
 8001bcc:	60da      	str	r2, [r3, #12]

    return true;
 8001bce:	2301      	movs	r3, #1
}
 8001bd0:	4618      	mov	r0, r3
 8001bd2:	3720      	adds	r7, #32
 8001bd4:	46bd      	mov	sp, r7
 8001bd6:	bd80      	pop	{r7, pc}

08001bd8 <suffix_object>:
    return cJSON_GetObjectItem(object, string) ? 1 : 0;
}

/* Utility for array list handling. */
static void suffix_object(cJSON *prev, cJSON *item)
{
 8001bd8:	b480      	push	{r7}
 8001bda:	b083      	sub	sp, #12
 8001bdc:	af00      	add	r7, sp, #0
 8001bde:	6078      	str	r0, [r7, #4]
 8001be0:	6039      	str	r1, [r7, #0]
    prev->next = item;
 8001be2:	687b      	ldr	r3, [r7, #4]
 8001be4:	683a      	ldr	r2, [r7, #0]
 8001be6:	601a      	str	r2, [r3, #0]
    item->prev = prev;
 8001be8:	683b      	ldr	r3, [r7, #0]
 8001bea:	687a      	ldr	r2, [r7, #4]
 8001bec:	605a      	str	r2, [r3, #4]
}
 8001bee:	bf00      	nop
 8001bf0:	370c      	adds	r7, #12
 8001bf2:	46bd      	mov	sp, r7
 8001bf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bf8:	4770      	bx	lr

08001bfa <add_item_to_array>:
    reference->next = reference->prev = NULL;
    return reference;
}

static cJSON_bool add_item_to_array(cJSON *array, cJSON *item)
{
 8001bfa:	b580      	push	{r7, lr}
 8001bfc:	b084      	sub	sp, #16
 8001bfe:	af00      	add	r7, sp, #0
 8001c00:	6078      	str	r0, [r7, #4]
 8001c02:	6039      	str	r1, [r7, #0]
    cJSON *child = NULL;
 8001c04:	2300      	movs	r3, #0
 8001c06:	60fb      	str	r3, [r7, #12]

    if ((item == NULL) || (array == NULL) || (array == item))
 8001c08:	683b      	ldr	r3, [r7, #0]
 8001c0a:	2b00      	cmp	r3, #0
 8001c0c:	d006      	beq.n	8001c1c <add_item_to_array+0x22>
 8001c0e:	687b      	ldr	r3, [r7, #4]
 8001c10:	2b00      	cmp	r3, #0
 8001c12:	d003      	beq.n	8001c1c <add_item_to_array+0x22>
 8001c14:	687a      	ldr	r2, [r7, #4]
 8001c16:	683b      	ldr	r3, [r7, #0]
 8001c18:	429a      	cmp	r2, r3
 8001c1a:	d101      	bne.n	8001c20 <add_item_to_array+0x26>
    {
        return false;
 8001c1c:	2300      	movs	r3, #0
 8001c1e:	e01e      	b.n	8001c5e <add_item_to_array+0x64>
    }

    child = array->child;
 8001c20:	687b      	ldr	r3, [r7, #4]
 8001c22:	689b      	ldr	r3, [r3, #8]
 8001c24:	60fb      	str	r3, [r7, #12]
    /*
     * To find the last item in array quickly, we use prev in array
     */
    if (child == NULL)
 8001c26:	68fb      	ldr	r3, [r7, #12]
 8001c28:	2b00      	cmp	r3, #0
 8001c2a:	d109      	bne.n	8001c40 <add_item_to_array+0x46>
    {
        /* list is empty, start new one */
        array->child = item;
 8001c2c:	687b      	ldr	r3, [r7, #4]
 8001c2e:	683a      	ldr	r2, [r7, #0]
 8001c30:	609a      	str	r2, [r3, #8]
        item->prev = item;
 8001c32:	683b      	ldr	r3, [r7, #0]
 8001c34:	683a      	ldr	r2, [r7, #0]
 8001c36:	605a      	str	r2, [r3, #4]
        item->next = NULL;
 8001c38:	683b      	ldr	r3, [r7, #0]
 8001c3a:	2200      	movs	r2, #0
 8001c3c:	601a      	str	r2, [r3, #0]
 8001c3e:	e00d      	b.n	8001c5c <add_item_to_array+0x62>
    }
    else
    {
        /* append to the end */
        if (child->prev)
 8001c40:	68fb      	ldr	r3, [r7, #12]
 8001c42:	685b      	ldr	r3, [r3, #4]
 8001c44:	2b00      	cmp	r3, #0
 8001c46:	d009      	beq.n	8001c5c <add_item_to_array+0x62>
        {
            suffix_object(child->prev, item);
 8001c48:	68fb      	ldr	r3, [r7, #12]
 8001c4a:	685b      	ldr	r3, [r3, #4]
 8001c4c:	6839      	ldr	r1, [r7, #0]
 8001c4e:	4618      	mov	r0, r3
 8001c50:	f7ff ffc2 	bl	8001bd8 <suffix_object>
            array->child->prev = item;
 8001c54:	687b      	ldr	r3, [r7, #4]
 8001c56:	689b      	ldr	r3, [r3, #8]
 8001c58:	683a      	ldr	r2, [r7, #0]
 8001c5a:	605a      	str	r2, [r3, #4]
        }
    }

    return true;
 8001c5c:	2301      	movs	r3, #1
}
 8001c5e:	4618      	mov	r0, r3
 8001c60:	3710      	adds	r7, #16
 8001c62:	46bd      	mov	sp, r7
 8001c64:	bd80      	pop	{r7, pc}

08001c66 <cJSON_AddItemToArray>:

/* Add item to array/object. */
CJSON_PUBLIC(cJSON_bool) cJSON_AddItemToArray(cJSON *array, cJSON *item)
{
 8001c66:	b580      	push	{r7, lr}
 8001c68:	b082      	sub	sp, #8
 8001c6a:	af00      	add	r7, sp, #0
 8001c6c:	6078      	str	r0, [r7, #4]
 8001c6e:	6039      	str	r1, [r7, #0]
    return add_item_to_array(array, item);
 8001c70:	6839      	ldr	r1, [r7, #0]
 8001c72:	6878      	ldr	r0, [r7, #4]
 8001c74:	f7ff ffc1 	bl	8001bfa <add_item_to_array>
 8001c78:	4603      	mov	r3, r0
}
 8001c7a:	4618      	mov	r0, r3
 8001c7c:	3708      	adds	r7, #8
 8001c7e:	46bd      	mov	sp, r7
 8001c80:	bd80      	pop	{r7, pc}

08001c82 <cast_away_const>:
#ifdef __GNUC__
#pragma GCC diagnostic ignored "-Wcast-qual"
#endif
/* helper function to cast away const */
static void* cast_away_const(const void* string)
{
 8001c82:	b480      	push	{r7}
 8001c84:	b083      	sub	sp, #12
 8001c86:	af00      	add	r7, sp, #0
 8001c88:	6078      	str	r0, [r7, #4]
    return (void*)string;
 8001c8a:	687b      	ldr	r3, [r7, #4]
}
 8001c8c:	4618      	mov	r0, r3
 8001c8e:	370c      	adds	r7, #12
 8001c90:	46bd      	mov	sp, r7
 8001c92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c96:	4770      	bx	lr

08001c98 <add_item_to_object>:
    #pragma GCC diagnostic pop
#endif


static cJSON_bool add_item_to_object(cJSON * const object, const char * const string, cJSON * const item, const internal_hooks * const hooks, const cJSON_bool constant_key)
{
 8001c98:	b580      	push	{r7, lr}
 8001c9a:	b086      	sub	sp, #24
 8001c9c:	af00      	add	r7, sp, #0
 8001c9e:	60f8      	str	r0, [r7, #12]
 8001ca0:	60b9      	str	r1, [r7, #8]
 8001ca2:	607a      	str	r2, [r7, #4]
 8001ca4:	603b      	str	r3, [r7, #0]
    char *new_key = NULL;
 8001ca6:	2300      	movs	r3, #0
 8001ca8:	617b      	str	r3, [r7, #20]
    int new_type = cJSON_Invalid;
 8001caa:	2300      	movs	r3, #0
 8001cac:	613b      	str	r3, [r7, #16]

    if ((object == NULL) || (string == NULL) || (item == NULL) || (object == item))
 8001cae:	68fb      	ldr	r3, [r7, #12]
 8001cb0:	2b00      	cmp	r3, #0
 8001cb2:	d009      	beq.n	8001cc8 <add_item_to_object+0x30>
 8001cb4:	68bb      	ldr	r3, [r7, #8]
 8001cb6:	2b00      	cmp	r3, #0
 8001cb8:	d006      	beq.n	8001cc8 <add_item_to_object+0x30>
 8001cba:	687b      	ldr	r3, [r7, #4]
 8001cbc:	2b00      	cmp	r3, #0
 8001cbe:	d003      	beq.n	8001cc8 <add_item_to_object+0x30>
 8001cc0:	68fa      	ldr	r2, [r7, #12]
 8001cc2:	687b      	ldr	r3, [r7, #4]
 8001cc4:	429a      	cmp	r2, r3
 8001cc6:	d101      	bne.n	8001ccc <add_item_to_object+0x34>
    {
        return false;
 8001cc8:	2300      	movs	r3, #0
 8001cca:	e036      	b.n	8001d3a <add_item_to_object+0xa2>
    }

    if (constant_key)
 8001ccc:	6a3b      	ldr	r3, [r7, #32]
 8001cce:	2b00      	cmp	r3, #0
 8001cd0:	d009      	beq.n	8001ce6 <add_item_to_object+0x4e>
    {
        new_key = (char*)cast_away_const(string);
 8001cd2:	68b8      	ldr	r0, [r7, #8]
 8001cd4:	f7ff ffd5 	bl	8001c82 <cast_away_const>
 8001cd8:	6178      	str	r0, [r7, #20]
        new_type = item->type | cJSON_StringIsConst;
 8001cda:	687b      	ldr	r3, [r7, #4]
 8001cdc:	68db      	ldr	r3, [r3, #12]
 8001cde:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001ce2:	613b      	str	r3, [r7, #16]
 8001ce4:	e00e      	b.n	8001d04 <add_item_to_object+0x6c>
    }
    else
    {
        new_key = (char*)cJSON_strdup((const unsigned char*)string, hooks);
 8001ce6:	6839      	ldr	r1, [r7, #0]
 8001ce8:	68b8      	ldr	r0, [r7, #8]
 8001cea:	f7ff f89d 	bl	8000e28 <cJSON_strdup>
 8001cee:	6178      	str	r0, [r7, #20]
        if (new_key == NULL)
 8001cf0:	697b      	ldr	r3, [r7, #20]
 8001cf2:	2b00      	cmp	r3, #0
 8001cf4:	d101      	bne.n	8001cfa <add_item_to_object+0x62>
        {
            return false;
 8001cf6:	2300      	movs	r3, #0
 8001cf8:	e01f      	b.n	8001d3a <add_item_to_object+0xa2>
        }

        new_type = item->type & ~cJSON_StringIsConst;
 8001cfa:	687b      	ldr	r3, [r7, #4]
 8001cfc:	68db      	ldr	r3, [r3, #12]
 8001cfe:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8001d02:	613b      	str	r3, [r7, #16]
    }

    if (!(item->type & cJSON_StringIsConst) && (item->string != NULL))
 8001d04:	687b      	ldr	r3, [r7, #4]
 8001d06:	68db      	ldr	r3, [r3, #12]
 8001d08:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8001d0c:	2b00      	cmp	r3, #0
 8001d0e:	d109      	bne.n	8001d24 <add_item_to_object+0x8c>
 8001d10:	687b      	ldr	r3, [r7, #4]
 8001d12:	6a1b      	ldr	r3, [r3, #32]
 8001d14:	2b00      	cmp	r3, #0
 8001d16:	d005      	beq.n	8001d24 <add_item_to_object+0x8c>
    {
        hooks->deallocate(item->string);
 8001d18:	683b      	ldr	r3, [r7, #0]
 8001d1a:	685b      	ldr	r3, [r3, #4]
 8001d1c:	687a      	ldr	r2, [r7, #4]
 8001d1e:	6a12      	ldr	r2, [r2, #32]
 8001d20:	4610      	mov	r0, r2
 8001d22:	4798      	blx	r3
    }

    item->string = new_key;
 8001d24:	687b      	ldr	r3, [r7, #4]
 8001d26:	697a      	ldr	r2, [r7, #20]
 8001d28:	621a      	str	r2, [r3, #32]
    item->type = new_type;
 8001d2a:	687b      	ldr	r3, [r7, #4]
 8001d2c:	693a      	ldr	r2, [r7, #16]
 8001d2e:	60da      	str	r2, [r3, #12]

    return add_item_to_array(object, item);
 8001d30:	6879      	ldr	r1, [r7, #4]
 8001d32:	68f8      	ldr	r0, [r7, #12]
 8001d34:	f7ff ff61 	bl	8001bfa <add_item_to_array>
 8001d38:	4603      	mov	r3, r0
}
 8001d3a:	4618      	mov	r0, r3
 8001d3c:	3718      	adds	r7, #24
 8001d3e:	46bd      	mov	sp, r7
 8001d40:	bd80      	pop	{r7, pc}
	...

08001d44 <cJSON_AddItemToObject>:

CJSON_PUBLIC(cJSON_bool) cJSON_AddItemToObject(cJSON *object, const char *string, cJSON *item)
{
 8001d44:	b580      	push	{r7, lr}
 8001d46:	b086      	sub	sp, #24
 8001d48:	af02      	add	r7, sp, #8
 8001d4a:	60f8      	str	r0, [r7, #12]
 8001d4c:	60b9      	str	r1, [r7, #8]
 8001d4e:	607a      	str	r2, [r7, #4]
    return add_item_to_object(object, string, item, &global_hooks, false);
 8001d50:	2300      	movs	r3, #0
 8001d52:	9300      	str	r3, [sp, #0]
 8001d54:	4b05      	ldr	r3, [pc, #20]	@ (8001d6c <cJSON_AddItemToObject+0x28>)
 8001d56:	687a      	ldr	r2, [r7, #4]
 8001d58:	68b9      	ldr	r1, [r7, #8]
 8001d5a:	68f8      	ldr	r0, [r7, #12]
 8001d5c:	f7ff ff9c 	bl	8001c98 <add_item_to_object>
 8001d60:	4603      	mov	r3, r0
}
 8001d62:	4618      	mov	r0, r3
 8001d64:	3710      	adds	r7, #16
 8001d66:	46bd      	mov	sp, r7
 8001d68:	bd80      	pop	{r7, pc}
 8001d6a:	bf00      	nop
 8001d6c:	24000040 	.word	0x24000040

08001d70 <cJSON_AddNumberToObject>:
    cJSON_Delete(bool_item);
    return NULL;
}

CJSON_PUBLIC(cJSON*) cJSON_AddNumberToObject(cJSON * const object, const char * const name, const double number)
{
 8001d70:	b580      	push	{r7, lr}
 8001d72:	b088      	sub	sp, #32
 8001d74:	af02      	add	r7, sp, #8
 8001d76:	60f8      	str	r0, [r7, #12]
 8001d78:	60b9      	str	r1, [r7, #8]
 8001d7a:	ed87 0b00 	vstr	d0, [r7]
    cJSON *number_item = cJSON_CreateNumber(number);
 8001d7e:	ed97 0b00 	vldr	d0, [r7]
 8001d82:	f000 f85d 	bl	8001e40 <cJSON_CreateNumber>
 8001d86:	6178      	str	r0, [r7, #20]
    if (add_item_to_object(object, name, number_item, &global_hooks, false))
 8001d88:	2300      	movs	r3, #0
 8001d8a:	9300      	str	r3, [sp, #0]
 8001d8c:	4b09      	ldr	r3, [pc, #36]	@ (8001db4 <cJSON_AddNumberToObject+0x44>)
 8001d8e:	697a      	ldr	r2, [r7, #20]
 8001d90:	68b9      	ldr	r1, [r7, #8]
 8001d92:	68f8      	ldr	r0, [r7, #12]
 8001d94:	f7ff ff80 	bl	8001c98 <add_item_to_object>
 8001d98:	4603      	mov	r3, r0
 8001d9a:	2b00      	cmp	r3, #0
 8001d9c:	d001      	beq.n	8001da2 <cJSON_AddNumberToObject+0x32>
    {
        return number_item;
 8001d9e:	697b      	ldr	r3, [r7, #20]
 8001da0:	e003      	b.n	8001daa <cJSON_AddNumberToObject+0x3a>
    }

    cJSON_Delete(number_item);
 8001da2:	6978      	ldr	r0, [r7, #20]
 8001da4:	f7ff f87e 	bl	8000ea4 <cJSON_Delete>
    return NULL;
 8001da8:	2300      	movs	r3, #0
}
 8001daa:	4618      	mov	r0, r3
 8001dac:	3718      	adds	r7, #24
 8001dae:	46bd      	mov	sp, r7
 8001db0:	bd80      	pop	{r7, pc}
 8001db2:	bf00      	nop
 8001db4:	24000040 	.word	0x24000040

08001db8 <cJSON_AddStringToObject>:

CJSON_PUBLIC(cJSON*) cJSON_AddStringToObject(cJSON * const object, const char * const name, const char * const string)
{
 8001db8:	b580      	push	{r7, lr}
 8001dba:	b088      	sub	sp, #32
 8001dbc:	af02      	add	r7, sp, #8
 8001dbe:	60f8      	str	r0, [r7, #12]
 8001dc0:	60b9      	str	r1, [r7, #8]
 8001dc2:	607a      	str	r2, [r7, #4]
    cJSON *string_item = cJSON_CreateString(string);
 8001dc4:	6878      	ldr	r0, [r7, #4]
 8001dc6:	f000 f885 	bl	8001ed4 <cJSON_CreateString>
 8001dca:	6178      	str	r0, [r7, #20]
    if (add_item_to_object(object, name, string_item, &global_hooks, false))
 8001dcc:	2300      	movs	r3, #0
 8001dce:	9300      	str	r3, [sp, #0]
 8001dd0:	4b09      	ldr	r3, [pc, #36]	@ (8001df8 <cJSON_AddStringToObject+0x40>)
 8001dd2:	697a      	ldr	r2, [r7, #20]
 8001dd4:	68b9      	ldr	r1, [r7, #8]
 8001dd6:	68f8      	ldr	r0, [r7, #12]
 8001dd8:	f7ff ff5e 	bl	8001c98 <add_item_to_object>
 8001ddc:	4603      	mov	r3, r0
 8001dde:	2b00      	cmp	r3, #0
 8001de0:	d001      	beq.n	8001de6 <cJSON_AddStringToObject+0x2e>
    {
        return string_item;
 8001de2:	697b      	ldr	r3, [r7, #20]
 8001de4:	e003      	b.n	8001dee <cJSON_AddStringToObject+0x36>
    }

    cJSON_Delete(string_item);
 8001de6:	6978      	ldr	r0, [r7, #20]
 8001de8:	f7ff f85c 	bl	8000ea4 <cJSON_Delete>
    return NULL;
 8001dec:	2300      	movs	r3, #0
}
 8001dee:	4618      	mov	r0, r3
 8001df0:	3718      	adds	r7, #24
 8001df2:	46bd      	mov	sp, r7
 8001df4:	bd80      	pop	{r7, pc}
 8001df6:	bf00      	nop
 8001df8:	24000040 	.word	0x24000040

08001dfc <cJSON_AddRawToObject>:

CJSON_PUBLIC(cJSON*) cJSON_AddRawToObject(cJSON * const object, const char * const name, const char * const raw)
{
 8001dfc:	b580      	push	{r7, lr}
 8001dfe:	b088      	sub	sp, #32
 8001e00:	af02      	add	r7, sp, #8
 8001e02:	60f8      	str	r0, [r7, #12]
 8001e04:	60b9      	str	r1, [r7, #8]
 8001e06:	607a      	str	r2, [r7, #4]
    cJSON *raw_item = cJSON_CreateRaw(raw);
 8001e08:	6878      	ldr	r0, [r7, #4]
 8001e0a:	f000 f889 	bl	8001f20 <cJSON_CreateRaw>
 8001e0e:	6178      	str	r0, [r7, #20]
    if (add_item_to_object(object, name, raw_item, &global_hooks, false))
 8001e10:	2300      	movs	r3, #0
 8001e12:	9300      	str	r3, [sp, #0]
 8001e14:	4b09      	ldr	r3, [pc, #36]	@ (8001e3c <cJSON_AddRawToObject+0x40>)
 8001e16:	697a      	ldr	r2, [r7, #20]
 8001e18:	68b9      	ldr	r1, [r7, #8]
 8001e1a:	68f8      	ldr	r0, [r7, #12]
 8001e1c:	f7ff ff3c 	bl	8001c98 <add_item_to_object>
 8001e20:	4603      	mov	r3, r0
 8001e22:	2b00      	cmp	r3, #0
 8001e24:	d001      	beq.n	8001e2a <cJSON_AddRawToObject+0x2e>
    {
        return raw_item;
 8001e26:	697b      	ldr	r3, [r7, #20]
 8001e28:	e003      	b.n	8001e32 <cJSON_AddRawToObject+0x36>
    }

    cJSON_Delete(raw_item);
 8001e2a:	6978      	ldr	r0, [r7, #20]
 8001e2c:	f7ff f83a 	bl	8000ea4 <cJSON_Delete>
    return NULL;
 8001e30:	2300      	movs	r3, #0
}
 8001e32:	4618      	mov	r0, r3
 8001e34:	3718      	adds	r7, #24
 8001e36:	46bd      	mov	sp, r7
 8001e38:	bd80      	pop	{r7, pc}
 8001e3a:	bf00      	nop
 8001e3c:	24000040 	.word	0x24000040

08001e40 <cJSON_CreateNumber>:

    return item;
}

CJSON_PUBLIC(cJSON *) cJSON_CreateNumber(double num)
{
 8001e40:	b580      	push	{r7, lr}
 8001e42:	b084      	sub	sp, #16
 8001e44:	af00      	add	r7, sp, #0
 8001e46:	ed87 0b00 	vstr	d0, [r7]
    cJSON *item = cJSON_New_Item(&global_hooks);
 8001e4a:	4821      	ldr	r0, [pc, #132]	@ (8001ed0 <cJSON_CreateNumber+0x90>)
 8001e4c:	f7ff f814 	bl	8000e78 <cJSON_New_Item>
 8001e50:	60f8      	str	r0, [r7, #12]
    if(item)
 8001e52:	68fb      	ldr	r3, [r7, #12]
 8001e54:	2b00      	cmp	r3, #0
 8001e56:	d02b      	beq.n	8001eb0 <cJSON_CreateNumber+0x70>
    {
        item->type = cJSON_Number;
 8001e58:	68fb      	ldr	r3, [r7, #12]
 8001e5a:	2208      	movs	r2, #8
 8001e5c:	60da      	str	r2, [r3, #12]
        item->valuedouble = num;
 8001e5e:	68f9      	ldr	r1, [r7, #12]
 8001e60:	e9d7 2300 	ldrd	r2, r3, [r7]
 8001e64:	e9c1 2306 	strd	r2, r3, [r1, #24]

        /* use saturation in case of overflow */
        if (num >= INT_MAX)
 8001e68:	ed97 7b00 	vldr	d7, [r7]
 8001e6c:	ed9f 6b14 	vldr	d6, [pc, #80]	@ 8001ec0 <cJSON_CreateNumber+0x80>
 8001e70:	eeb4 7bc6 	vcmpe.f64	d7, d6
 8001e74:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001e78:	db04      	blt.n	8001e84 <cJSON_CreateNumber+0x44>
        {
            item->valueint = INT_MAX;
 8001e7a:	68fb      	ldr	r3, [r7, #12]
 8001e7c:	f06f 4200 	mvn.w	r2, #2147483648	@ 0x80000000
 8001e80:	615a      	str	r2, [r3, #20]
 8001e82:	e015      	b.n	8001eb0 <cJSON_CreateNumber+0x70>
        }
        else if (num <= (double)INT_MIN)
 8001e84:	ed97 7b00 	vldr	d7, [r7]
 8001e88:	ed9f 6b0f 	vldr	d6, [pc, #60]	@ 8001ec8 <cJSON_CreateNumber+0x88>
 8001e8c:	eeb4 7bc6 	vcmpe.f64	d7, d6
 8001e90:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001e94:	d804      	bhi.n	8001ea0 <cJSON_CreateNumber+0x60>
        {
            item->valueint = INT_MIN;
 8001e96:	68fb      	ldr	r3, [r7, #12]
 8001e98:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 8001e9c:	615a      	str	r2, [r3, #20]
 8001e9e:	e007      	b.n	8001eb0 <cJSON_CreateNumber+0x70>
        }
        else
        {
            item->valueint = (int)num;
 8001ea0:	ed97 7b00 	vldr	d7, [r7]
 8001ea4:	eefd 7bc7 	vcvt.s32.f64	s15, d7
 8001ea8:	ee17 2a90 	vmov	r2, s15
 8001eac:	68fb      	ldr	r3, [r7, #12]
 8001eae:	615a      	str	r2, [r3, #20]
        }
    }

    return item;
 8001eb0:	68fb      	ldr	r3, [r7, #12]
}
 8001eb2:	4618      	mov	r0, r3
 8001eb4:	3710      	adds	r7, #16
 8001eb6:	46bd      	mov	sp, r7
 8001eb8:	bd80      	pop	{r7, pc}
 8001eba:	bf00      	nop
 8001ebc:	f3af 8000 	nop.w
 8001ec0:	ffc00000 	.word	0xffc00000
 8001ec4:	41dfffff 	.word	0x41dfffff
 8001ec8:	00000000 	.word	0x00000000
 8001ecc:	c1e00000 	.word	0xc1e00000
 8001ed0:	24000040 	.word	0x24000040

08001ed4 <cJSON_CreateString>:

CJSON_PUBLIC(cJSON *) cJSON_CreateString(const char *string)
{
 8001ed4:	b580      	push	{r7, lr}
 8001ed6:	b084      	sub	sp, #16
 8001ed8:	af00      	add	r7, sp, #0
 8001eda:	6078      	str	r0, [r7, #4]
    cJSON *item = cJSON_New_Item(&global_hooks);
 8001edc:	480f      	ldr	r0, [pc, #60]	@ (8001f1c <cJSON_CreateString+0x48>)
 8001ede:	f7fe ffcb 	bl	8000e78 <cJSON_New_Item>
 8001ee2:	60f8      	str	r0, [r7, #12]
    if(item)
 8001ee4:	68fb      	ldr	r3, [r7, #12]
 8001ee6:	2b00      	cmp	r3, #0
 8001ee8:	d012      	beq.n	8001f10 <cJSON_CreateString+0x3c>
    {
        item->type = cJSON_String;
 8001eea:	68fb      	ldr	r3, [r7, #12]
 8001eec:	2210      	movs	r2, #16
 8001eee:	60da      	str	r2, [r3, #12]
        item->valuestring = (char*)cJSON_strdup((const unsigned char*)string, &global_hooks);
 8001ef0:	490a      	ldr	r1, [pc, #40]	@ (8001f1c <cJSON_CreateString+0x48>)
 8001ef2:	6878      	ldr	r0, [r7, #4]
 8001ef4:	f7fe ff98 	bl	8000e28 <cJSON_strdup>
 8001ef8:	4602      	mov	r2, r0
 8001efa:	68fb      	ldr	r3, [r7, #12]
 8001efc:	611a      	str	r2, [r3, #16]
        if(!item->valuestring)
 8001efe:	68fb      	ldr	r3, [r7, #12]
 8001f00:	691b      	ldr	r3, [r3, #16]
 8001f02:	2b00      	cmp	r3, #0
 8001f04:	d104      	bne.n	8001f10 <cJSON_CreateString+0x3c>
        {
            cJSON_Delete(item);
 8001f06:	68f8      	ldr	r0, [r7, #12]
 8001f08:	f7fe ffcc 	bl	8000ea4 <cJSON_Delete>
            return NULL;
 8001f0c:	2300      	movs	r3, #0
 8001f0e:	e000      	b.n	8001f12 <cJSON_CreateString+0x3e>
        }
    }

    return item;
 8001f10:	68fb      	ldr	r3, [r7, #12]
}
 8001f12:	4618      	mov	r0, r3
 8001f14:	3710      	adds	r7, #16
 8001f16:	46bd      	mov	sp, r7
 8001f18:	bd80      	pop	{r7, pc}
 8001f1a:	bf00      	nop
 8001f1c:	24000040 	.word	0x24000040

08001f20 <cJSON_CreateRaw>:

    return item;
}

CJSON_PUBLIC(cJSON *) cJSON_CreateRaw(const char *raw)
{
 8001f20:	b580      	push	{r7, lr}
 8001f22:	b084      	sub	sp, #16
 8001f24:	af00      	add	r7, sp, #0
 8001f26:	6078      	str	r0, [r7, #4]
    cJSON *item = cJSON_New_Item(&global_hooks);
 8001f28:	480f      	ldr	r0, [pc, #60]	@ (8001f68 <cJSON_CreateRaw+0x48>)
 8001f2a:	f7fe ffa5 	bl	8000e78 <cJSON_New_Item>
 8001f2e:	60f8      	str	r0, [r7, #12]
    if(item)
 8001f30:	68fb      	ldr	r3, [r7, #12]
 8001f32:	2b00      	cmp	r3, #0
 8001f34:	d012      	beq.n	8001f5c <cJSON_CreateRaw+0x3c>
    {
        item->type = cJSON_Raw;
 8001f36:	68fb      	ldr	r3, [r7, #12]
 8001f38:	2280      	movs	r2, #128	@ 0x80
 8001f3a:	60da      	str	r2, [r3, #12]
        item->valuestring = (char*)cJSON_strdup((const unsigned char*)raw, &global_hooks);
 8001f3c:	490a      	ldr	r1, [pc, #40]	@ (8001f68 <cJSON_CreateRaw+0x48>)
 8001f3e:	6878      	ldr	r0, [r7, #4]
 8001f40:	f7fe ff72 	bl	8000e28 <cJSON_strdup>
 8001f44:	4602      	mov	r2, r0
 8001f46:	68fb      	ldr	r3, [r7, #12]
 8001f48:	611a      	str	r2, [r3, #16]
        if(!item->valuestring)
 8001f4a:	68fb      	ldr	r3, [r7, #12]
 8001f4c:	691b      	ldr	r3, [r3, #16]
 8001f4e:	2b00      	cmp	r3, #0
 8001f50:	d104      	bne.n	8001f5c <cJSON_CreateRaw+0x3c>
        {
            cJSON_Delete(item);
 8001f52:	68f8      	ldr	r0, [r7, #12]
 8001f54:	f7fe ffa6 	bl	8000ea4 <cJSON_Delete>
            return NULL;
 8001f58:	2300      	movs	r3, #0
 8001f5a:	e000      	b.n	8001f5e <cJSON_CreateRaw+0x3e>
        }
    }

    return item;
 8001f5c:	68fb      	ldr	r3, [r7, #12]
}
 8001f5e:	4618      	mov	r0, r3
 8001f60:	3710      	adds	r7, #16
 8001f62:	46bd      	mov	sp, r7
 8001f64:	bd80      	pop	{r7, pc}
 8001f66:	bf00      	nop
 8001f68:	24000040 	.word	0x24000040

08001f6c <cJSON_CreateArray>:

CJSON_PUBLIC(cJSON *) cJSON_CreateArray(void)
{
 8001f6c:	b580      	push	{r7, lr}
 8001f6e:	b082      	sub	sp, #8
 8001f70:	af00      	add	r7, sp, #0
    cJSON *item = cJSON_New_Item(&global_hooks);
 8001f72:	4807      	ldr	r0, [pc, #28]	@ (8001f90 <cJSON_CreateArray+0x24>)
 8001f74:	f7fe ff80 	bl	8000e78 <cJSON_New_Item>
 8001f78:	6078      	str	r0, [r7, #4]
    if(item)
 8001f7a:	687b      	ldr	r3, [r7, #4]
 8001f7c:	2b00      	cmp	r3, #0
 8001f7e:	d002      	beq.n	8001f86 <cJSON_CreateArray+0x1a>
    {
        item->type=cJSON_Array;
 8001f80:	687b      	ldr	r3, [r7, #4]
 8001f82:	2220      	movs	r2, #32
 8001f84:	60da      	str	r2, [r3, #12]
    }

    return item;
 8001f86:	687b      	ldr	r3, [r7, #4]
}
 8001f88:	4618      	mov	r0, r3
 8001f8a:	3708      	adds	r7, #8
 8001f8c:	46bd      	mov	sp, r7
 8001f8e:	bd80      	pop	{r7, pc}
 8001f90:	24000040 	.word	0x24000040

08001f94 <cJSON_CreateObject>:

CJSON_PUBLIC(cJSON *) cJSON_CreateObject(void)
{
 8001f94:	b580      	push	{r7, lr}
 8001f96:	b082      	sub	sp, #8
 8001f98:	af00      	add	r7, sp, #0
    cJSON *item = cJSON_New_Item(&global_hooks);
 8001f9a:	4807      	ldr	r0, [pc, #28]	@ (8001fb8 <cJSON_CreateObject+0x24>)
 8001f9c:	f7fe ff6c 	bl	8000e78 <cJSON_New_Item>
 8001fa0:	6078      	str	r0, [r7, #4]
    if (item)
 8001fa2:	687b      	ldr	r3, [r7, #4]
 8001fa4:	2b00      	cmp	r3, #0
 8001fa6:	d002      	beq.n	8001fae <cJSON_CreateObject+0x1a>
    {
        item->type = cJSON_Object;
 8001fa8:	687b      	ldr	r3, [r7, #4]
 8001faa:	2240      	movs	r2, #64	@ 0x40
 8001fac:	60da      	str	r2, [r3, #12]
    }

    return item;
 8001fae:	687b      	ldr	r3, [r7, #4]
}
 8001fb0:	4618      	mov	r0, r3
 8001fb2:	3708      	adds	r7, #8
 8001fb4:	46bd      	mov	sp, r7
 8001fb6:	bd80      	pop	{r7, pc}
 8001fb8:	24000040 	.word	0x24000040

08001fbc <cJSON_free>:
{
    return global_hooks.allocate(size);
}

CJSON_PUBLIC(void) cJSON_free(void *object)
{
 8001fbc:	b580      	push	{r7, lr}
 8001fbe:	b082      	sub	sp, #8
 8001fc0:	af00      	add	r7, sp, #0
 8001fc2:	6078      	str	r0, [r7, #4]
    global_hooks.deallocate(object);
 8001fc4:	4b04      	ldr	r3, [pc, #16]	@ (8001fd8 <cJSON_free+0x1c>)
 8001fc6:	685b      	ldr	r3, [r3, #4]
 8001fc8:	6878      	ldr	r0, [r7, #4]
 8001fca:	4798      	blx	r3
    object = NULL;
 8001fcc:	2300      	movs	r3, #0
 8001fce:	607b      	str	r3, [r7, #4]
}
 8001fd0:	bf00      	nop
 8001fd2:	3708      	adds	r7, #8
 8001fd4:	46bd      	mov	sp, r7
 8001fd6:	bd80      	pop	{r7, pc}
 8001fd8:	24000040 	.word	0x24000040

08001fdc <PROTOCOL_RX_Callback>:

volatile uint8_t is_connected = 0;

Command_Context_t current_command = { 0 };

void PROTOCOL_RX_Callback(void) {
 8001fdc:	b580      	push	{r7, lr}
 8001fde:	af00      	add	r7, sp, #0
	PROTOCOL_RX_Buffer[PROTOCOL_Stream_Index++] = PROTOCOL_RX_Stream_Data;
 8001fe0:	4b0d      	ldr	r3, [pc, #52]	@ (8002018 <PROTOCOL_RX_Callback+0x3c>)
 8001fe2:	681b      	ldr	r3, [r3, #0]
 8001fe4:	1c5a      	adds	r2, r3, #1
 8001fe6:	490c      	ldr	r1, [pc, #48]	@ (8002018 <PROTOCOL_RX_Callback+0x3c>)
 8001fe8:	600a      	str	r2, [r1, #0]
 8001fea:	4a0c      	ldr	r2, [pc, #48]	@ (800201c <PROTOCOL_RX_Callback+0x40>)
 8001fec:	7811      	ldrb	r1, [r2, #0]
 8001fee:	4a0c      	ldr	r2, [pc, #48]	@ (8002020 <PROTOCOL_RX_Callback+0x44>)
 8001ff0:	54d1      	strb	r1, [r2, r3]

	last_rx_tick = HAL_GetTick();
 8001ff2:	f002 fd19 	bl	8004a28 <HAL_GetTick>
 8001ff6:	4603      	mov	r3, r0
 8001ff8:	b29a      	uxth	r2, r3
 8001ffa:	4b0a      	ldr	r3, [pc, #40]	@ (8002024 <PROTOCOL_RX_Callback+0x48>)
 8001ffc:	801a      	strh	r2, [r3, #0]
	printf("s\r\n");
 8001ffe:	480a      	ldr	r0, [pc, #40]	@ (8002028 <PROTOCOL_RX_Callback+0x4c>)
 8002000:	f00f fb4e 	bl	80116a0 <puts>
	HAL_UART_Receive_IT(huart_instance, &PROTOCOL_RX_Stream_Data, 1);
 8002004:	4b09      	ldr	r3, [pc, #36]	@ (800202c <PROTOCOL_RX_Callback+0x50>)
 8002006:	681b      	ldr	r3, [r3, #0]
 8002008:	2201      	movs	r2, #1
 800200a:	4904      	ldr	r1, [pc, #16]	@ (800201c <PROTOCOL_RX_Callback+0x40>)
 800200c:	4618      	mov	r0, r3
 800200e:	f00b fff1 	bl	800dff4 <HAL_UART_Receive_IT>
}
 8002012:	bf00      	nop
 8002014:	bd80      	pop	{r7, pc}
 8002016:	bf00      	nop
 8002018:	2400053c 	.word	0x2400053c
 800201c:	24000538 	.word	0x24000538
 8002020:	24000344 	.word	0x24000344
 8002024:	24000540 	.word	0x24000540
 8002028:	08014304 	.word	0x08014304
 800202c:	24000544 	.word	0x24000544

08002030 <PROTOCOL_TX_Callback>:

void PROTOCOL_TX_Callback(void) {
 8002030:	b480      	push	{r7}
 8002032:	af00      	add	r7, sp, #0
	protocol_status = WAITING;
 8002034:	4b03      	ldr	r3, [pc, #12]	@ (8002044 <PROTOCOL_TX_Callback+0x14>)
 8002036:	2201      	movs	r2, #1
 8002038:	701a      	strb	r2, [r3, #0]
}
 800203a:	bf00      	nop
 800203c:	46bd      	mov	sp, r7
 800203e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002042:	4770      	bx	lr
 8002044:	24000542 	.word	0x24000542

08002048 <SERIAL_ResetBuffers>:

void SERIAL_ResetBuffers(void) {
 8002048:	b580      	push	{r7, lr}
 800204a:	af00      	add	r7, sp, #0
	PROTOCOL_RX_Stream_Data = 0;
 800204c:	4b19      	ldr	r3, [pc, #100]	@ (80020b4 <SERIAL_ResetBuffers+0x6c>)
 800204e:	2200      	movs	r2, #0
 8002050:	701a      	strb	r2, [r3, #0]
	PROTOCOL_Stream_Index = 0;
 8002052:	4b19      	ldr	r3, [pc, #100]	@ (80020b8 <SERIAL_ResetBuffers+0x70>)
 8002054:	2200      	movs	r2, #0
 8002056:	601a      	str	r2, [r3, #0]

	//protocol_status = FREE;

    if (current_command.cmd != NULL) {
 8002058:	4b18      	ldr	r3, [pc, #96]	@ (80020bc <SERIAL_ResetBuffers+0x74>)
 800205a:	681b      	ldr	r3, [r3, #0]
 800205c:	2b00      	cmp	r3, #0
 800205e:	d007      	beq.n	8002070 <SERIAL_ResetBuffers+0x28>
        free(current_command.cmd);
 8002060:	4b16      	ldr	r3, [pc, #88]	@ (80020bc <SERIAL_ResetBuffers+0x74>)
 8002062:	681b      	ldr	r3, [r3, #0]
 8002064:	4618      	mov	r0, r3
 8002066:	f00e fcd1 	bl	8010a0c <free>
        current_command.cmd = NULL;
 800206a:	4b14      	ldr	r3, [pc, #80]	@ (80020bc <SERIAL_ResetBuffers+0x74>)
 800206c:	2200      	movs	r2, #0
 800206e:	601a      	str	r2, [r3, #0]
    }

    if (current_command.expected_answer != NULL) {
 8002070:	4b12      	ldr	r3, [pc, #72]	@ (80020bc <SERIAL_ResetBuffers+0x74>)
 8002072:	685b      	ldr	r3, [r3, #4]
 8002074:	2b00      	cmp	r3, #0
 8002076:	d007      	beq.n	8002088 <SERIAL_ResetBuffers+0x40>
        free(current_command.expected_answer);
 8002078:	4b10      	ldr	r3, [pc, #64]	@ (80020bc <SERIAL_ResetBuffers+0x74>)
 800207a:	685b      	ldr	r3, [r3, #4]
 800207c:	4618      	mov	r0, r3
 800207e:	f00e fcc5 	bl	8010a0c <free>
        current_command.expected_answer = NULL;
 8002082:	4b0e      	ldr	r3, [pc, #56]	@ (80020bc <SERIAL_ResetBuffers+0x74>)
 8002084:	2200      	movs	r2, #0
 8002086:	605a      	str	r2, [r3, #4]
    }

    current_command.active = 0;
 8002088:	4b0c      	ldr	r3, [pc, #48]	@ (80020bc <SERIAL_ResetBuffers+0x74>)
 800208a:	2200      	movs	r2, #0
 800208c:	765a      	strb	r2, [r3, #25]

    if (huart_instance != NULL) {
 800208e:	4b0c      	ldr	r3, [pc, #48]	@ (80020c0 <SERIAL_ResetBuffers+0x78>)
 8002090:	681b      	ldr	r3, [r3, #0]
 8002092:	2b00      	cmp	r3, #0
 8002094:	d006      	beq.n	80020a4 <SERIAL_ResetBuffers+0x5c>
        HAL_UART_Receive_IT(huart_instance, &PROTOCOL_RX_Stream_Data, 1);
 8002096:	4b0a      	ldr	r3, [pc, #40]	@ (80020c0 <SERIAL_ResetBuffers+0x78>)
 8002098:	681b      	ldr	r3, [r3, #0]
 800209a:	2201      	movs	r2, #1
 800209c:	4905      	ldr	r1, [pc, #20]	@ (80020b4 <SERIAL_ResetBuffers+0x6c>)
 800209e:	4618      	mov	r0, r3
 80020a0:	f00b ffa8 	bl	800dff4 <HAL_UART_Receive_IT>
    }

	memset(PROTOCOL_RX_Buffer, 0, sizeof(PROTOCOL_RX_Buffer));
 80020a4:	f44f 72fa 	mov.w	r2, #500	@ 0x1f4
 80020a8:	2100      	movs	r1, #0
 80020aa:	4806      	ldr	r0, [pc, #24]	@ (80020c4 <SERIAL_ResetBuffers+0x7c>)
 80020ac:	f00f fc5e 	bl	801196c <memset>
}
 80020b0:	bf00      	nop
 80020b2:	bd80      	pop	{r7, pc}
 80020b4:	24000538 	.word	0x24000538
 80020b8:	2400053c 	.word	0x2400053c
 80020bc:	2400054c 	.word	0x2400054c
 80020c0:	24000544 	.word	0x24000544
 80020c4:	24000344 	.word	0x24000344

080020c8 <SERIAL_SendCommand>:

void SERIAL_SendCommand(char command[], char answer[], uint32_t timeout, CommandCallback_t callback) {
 80020c8:	b5b0      	push	{r4, r5, r7, lr}
 80020ca:	b088      	sub	sp, #32
 80020cc:	af00      	add	r7, sp, #0
 80020ce:	60f8      	str	r0, [r7, #12]
 80020d0:	60b9      	str	r1, [r7, #8]
 80020d2:	607a      	str	r2, [r7, #4]
 80020d4:	603b      	str	r3, [r7, #0]
	if (huart_instance == NULL) {
 80020d6:	4b4b      	ldr	r3, [pc, #300]	@ (8002204 <SERIAL_SendCommand+0x13c>)
 80020d8:	681b      	ldr	r3, [r3, #0]
 80020da:	2b00      	cmp	r3, #0
 80020dc:	f000 808d 	beq.w	80021fa <SERIAL_SendCommand+0x132>

	if (protocol_status == WAITING) {
		// return;
	}

	SERIAL_ResetBuffers();
 80020e0:	f7ff ffb2 	bl	8002048 <SERIAL_ResetBuffers>

	size_t cmd_len = strlen(command) + 2;
 80020e4:	68f8      	ldr	r0, [r7, #12]
 80020e6:	f7fe f94b 	bl	8000380 <strlen>
 80020ea:	4603      	mov	r3, r0
 80020ec:	3302      	adds	r3, #2
 80020ee:	61fb      	str	r3, [r7, #28]
	current_command.cmd = (char*) malloc(cmd_len * sizeof(char));
 80020f0:	69f8      	ldr	r0, [r7, #28]
 80020f2:	f00e fc83 	bl	80109fc <malloc>
 80020f6:	4603      	mov	r3, r0
 80020f8:	461a      	mov	r2, r3
 80020fa:	4b43      	ldr	r3, [pc, #268]	@ (8002208 <SERIAL_SendCommand+0x140>)
 80020fc:	601a      	str	r2, [r3, #0]
    if (current_command.cmd != NULL) {
 80020fe:	4b42      	ldr	r3, [pc, #264]	@ (8002208 <SERIAL_SendCommand+0x140>)
 8002100:	681b      	ldr	r3, [r3, #0]
 8002102:	2b00      	cmp	r3, #0
 8002104:	d006      	beq.n	8002114 <SERIAL_SendCommand+0x4c>
	    snprintf(current_command.cmd, cmd_len, "%s\r", command);
 8002106:	4b40      	ldr	r3, [pc, #256]	@ (8002208 <SERIAL_SendCommand+0x140>)
 8002108:	6818      	ldr	r0, [r3, #0]
 800210a:	68fb      	ldr	r3, [r7, #12]
 800210c:	4a3f      	ldr	r2, [pc, #252]	@ (800220c <SERIAL_SendCommand+0x144>)
 800210e:	69f9      	ldr	r1, [r7, #28]
 8002110:	f00f face 	bl	80116b0 <sniprintf>
    }

    if (answer != NULL) {
 8002114:	68bb      	ldr	r3, [r7, #8]
 8002116:	2b00      	cmp	r3, #0
 8002118:	d017      	beq.n	800214a <SERIAL_SendCommand+0x82>
        size_t ans_len = strlen(answer) + 1;
 800211a:	68b8      	ldr	r0, [r7, #8]
 800211c:	f7fe f930 	bl	8000380 <strlen>
 8002120:	4603      	mov	r3, r0
 8002122:	3301      	adds	r3, #1
 8002124:	61bb      	str	r3, [r7, #24]
        current_command.expected_answer = (char*) malloc(ans_len * sizeof(char));
 8002126:	69b8      	ldr	r0, [r7, #24]
 8002128:	f00e fc68 	bl	80109fc <malloc>
 800212c:	4603      	mov	r3, r0
 800212e:	461a      	mov	r2, r3
 8002130:	4b35      	ldr	r3, [pc, #212]	@ (8002208 <SERIAL_SendCommand+0x140>)
 8002132:	605a      	str	r2, [r3, #4]
        if (current_command.expected_answer != NULL) {
 8002134:	4b34      	ldr	r3, [pc, #208]	@ (8002208 <SERIAL_SendCommand+0x140>)
 8002136:	685b      	ldr	r3, [r3, #4]
 8002138:	2b00      	cmp	r3, #0
 800213a:	d009      	beq.n	8002150 <SERIAL_SendCommand+0x88>
            strcpy(current_command.expected_answer, answer);
 800213c:	4b32      	ldr	r3, [pc, #200]	@ (8002208 <SERIAL_SendCommand+0x140>)
 800213e:	685b      	ldr	r3, [r3, #4]
 8002140:	68b9      	ldr	r1, [r7, #8]
 8002142:	4618      	mov	r0, r3
 8002144:	f00f fcc5 	bl	8011ad2 <strcpy>
 8002148:	e002      	b.n	8002150 <SERIAL_SendCommand+0x88>
        }
    } else {
        current_command.expected_answer = NULL;
 800214a:	4b2f      	ldr	r3, [pc, #188]	@ (8002208 <SERIAL_SendCommand+0x140>)
 800214c:	2200      	movs	r2, #0
 800214e:	605a      	str	r2, [r3, #4]
    }

	current_command.timeout = timeout;
 8002150:	4a2d      	ldr	r2, [pc, #180]	@ (8002208 <SERIAL_SendCommand+0x140>)
 8002152:	687b      	ldr	r3, [r7, #4]
 8002154:	6093      	str	r3, [r2, #8]
	current_command.start_tick = HAL_GetTick();
 8002156:	f002 fc67 	bl	8004a28 <HAL_GetTick>
 800215a:	4603      	mov	r3, r0
 800215c:	4a2a      	ldr	r2, [pc, #168]	@ (8002208 <SERIAL_SendCommand+0x140>)
 800215e:	60d3      	str	r3, [r2, #12]
	current_command.send_attempt_tick = HAL_GetTick();
 8002160:	f002 fc62 	bl	8004a28 <HAL_GetTick>
 8002164:	4603      	mov	r3, r0
 8002166:	4a28      	ldr	r2, [pc, #160]	@ (8002208 <SERIAL_SendCommand+0x140>)
 8002168:	6113      	str	r3, [r2, #16]
	current_command.callback = callback;
 800216a:	4a27      	ldr	r2, [pc, #156]	@ (8002208 <SERIAL_SendCommand+0x140>)
 800216c:	683b      	ldr	r3, [r7, #0]
 800216e:	6153      	str	r3, [r2, #20]
	current_command.result = CMD_RESULT_PENDING;
 8002170:	4b25      	ldr	r3, [pc, #148]	@ (8002208 <SERIAL_SendCommand+0x140>)
 8002172:	2200      	movs	r2, #0
 8002174:	761a      	strb	r2, [r3, #24]
	current_command.active = 1;
 8002176:	4b24      	ldr	r3, [pc, #144]	@ (8002208 <SERIAL_SendCommand+0x140>)
 8002178:	2201      	movs	r2, #1
 800217a:	765a      	strb	r2, [r3, #25]

	HAL_UART_Receive_IT(huart_instance, &PROTOCOL_RX_Stream_Data, 1);
 800217c:	4b21      	ldr	r3, [pc, #132]	@ (8002204 <SERIAL_SendCommand+0x13c>)
 800217e:	681b      	ldr	r3, [r3, #0]
 8002180:	2201      	movs	r2, #1
 8002182:	4923      	ldr	r1, [pc, #140]	@ (8002210 <SERIAL_SendCommand+0x148>)
 8002184:	4618      	mov	r0, r3
 8002186:	f00b ff35 	bl	800dff4 <HAL_UART_Receive_IT>

    if (current_command.cmd != NULL) {
 800218a:	4b1f      	ldr	r3, [pc, #124]	@ (8002208 <SERIAL_SendCommand+0x140>)
 800218c:	681b      	ldr	r3, [r3, #0]
 800218e:	2b00      	cmp	r3, #0
 8002190:	d034      	beq.n	80021fc <SERIAL_SendCommand+0x134>
	    HAL_StatusTypeDef status = HAL_UART_Transmit_IT(huart_instance,
 8002192:	4b1c      	ldr	r3, [pc, #112]	@ (8002204 <SERIAL_SendCommand+0x13c>)
 8002194:	681c      	ldr	r4, [r3, #0]
			    (uint8_t*) current_command.cmd, strlen(current_command.cmd));
 8002196:	4b1c      	ldr	r3, [pc, #112]	@ (8002208 <SERIAL_SendCommand+0x140>)
 8002198:	681d      	ldr	r5, [r3, #0]
 800219a:	4b1b      	ldr	r3, [pc, #108]	@ (8002208 <SERIAL_SendCommand+0x140>)
 800219c:	681b      	ldr	r3, [r3, #0]
 800219e:	4618      	mov	r0, r3
 80021a0:	f7fe f8ee 	bl	8000380 <strlen>
 80021a4:	4603      	mov	r3, r0
	    HAL_StatusTypeDef status = HAL_UART_Transmit_IT(huart_instance,
 80021a6:	b29b      	uxth	r3, r3
 80021a8:	461a      	mov	r2, r3
 80021aa:	4629      	mov	r1, r5
 80021ac:	4620      	mov	r0, r4
 80021ae:	f00b fe8d 	bl	800decc <HAL_UART_Transmit_IT>
 80021b2:	4603      	mov	r3, r0
 80021b4:	75fb      	strb	r3, [r7, #23]

        if (status == HAL_OK) {
 80021b6:	7dfb      	ldrb	r3, [r7, #23]
 80021b8:	2b00      	cmp	r3, #0
 80021ba:	d103      	bne.n	80021c4 <SERIAL_SendCommand+0xfc>
            protocol_status = WAITING;
 80021bc:	4b15      	ldr	r3, [pc, #84]	@ (8002214 <SERIAL_SendCommand+0x14c>)
 80021be:	2201      	movs	r2, #1
 80021c0:	701a      	strb	r2, [r3, #0]
 80021c2:	e01b      	b.n	80021fc <SERIAL_SendCommand+0x134>
        } else {
            protocol_status = FREE;
 80021c4:	4b13      	ldr	r3, [pc, #76]	@ (8002214 <SERIAL_SendCommand+0x14c>)
 80021c6:	2200      	movs	r2, #0
 80021c8:	701a      	strb	r2, [r3, #0]
            free(current_command.cmd);
 80021ca:	4b0f      	ldr	r3, [pc, #60]	@ (8002208 <SERIAL_SendCommand+0x140>)
 80021cc:	681b      	ldr	r3, [r3, #0]
 80021ce:	4618      	mov	r0, r3
 80021d0:	f00e fc1c 	bl	8010a0c <free>
            if(current_command.expected_answer) free(current_command.expected_answer);
 80021d4:	4b0c      	ldr	r3, [pc, #48]	@ (8002208 <SERIAL_SendCommand+0x140>)
 80021d6:	685b      	ldr	r3, [r3, #4]
 80021d8:	2b00      	cmp	r3, #0
 80021da:	d004      	beq.n	80021e6 <SERIAL_SendCommand+0x11e>
 80021dc:	4b0a      	ldr	r3, [pc, #40]	@ (8002208 <SERIAL_SendCommand+0x140>)
 80021de:	685b      	ldr	r3, [r3, #4]
 80021e0:	4618      	mov	r0, r3
 80021e2:	f00e fc13 	bl	8010a0c <free>

            if (current_command.callback) {
 80021e6:	4b08      	ldr	r3, [pc, #32]	@ (8002208 <SERIAL_SendCommand+0x140>)
 80021e8:	695b      	ldr	r3, [r3, #20]
 80021ea:	2b00      	cmp	r3, #0
 80021ec:	d006      	beq.n	80021fc <SERIAL_SendCommand+0x134>
                current_command.callback(CMD_RESULT_ERROR, NULL);
 80021ee:	4b06      	ldr	r3, [pc, #24]	@ (8002208 <SERIAL_SendCommand+0x140>)
 80021f0:	695b      	ldr	r3, [r3, #20]
 80021f2:	2100      	movs	r1, #0
 80021f4:	2003      	movs	r0, #3
 80021f6:	4798      	blx	r3
 80021f8:	e000      	b.n	80021fc <SERIAL_SendCommand+0x134>
		return;
 80021fa:	bf00      	nop
            }
        }
    }
}
 80021fc:	3720      	adds	r7, #32
 80021fe:	46bd      	mov	sp, r7
 8002200:	bdb0      	pop	{r4, r5, r7, pc}
 8002202:	bf00      	nop
 8002204:	24000544 	.word	0x24000544
 8002208:	2400054c 	.word	0x2400054c
 800220c:	08014308 	.word	0x08014308
 8002210:	24000538 	.word	0x24000538
 8002214:	24000542 	.word	0x24000542

08002218 <SERIAL_CheckRXCommand>:

void SERIAL_CheckRXCommand(void) {
 8002218:	b5b0      	push	{r4, r5, r7, lr}
 800221a:	b082      	sub	sp, #8
 800221c:	af00      	add	r7, sp, #0
	static char *last_response_received;
	static Command_State_t command_state = CMD_STATUS_WAITING;
	static uint32_t last_attempt_tick = 0;

	if (command_state == CMD_STATUS_WAITING) {
 800221e:	4b65      	ldr	r3, [pc, #404]	@ (80023b4 <SERIAL_CheckRXCommand+0x19c>)
 8002220:	781b      	ldrb	r3, [r3, #0]
 8002222:	2b00      	cmp	r3, #0
 8002224:	d16d      	bne.n	8002302 <SERIAL_CheckRXCommand+0xea>
		if (strstr((char*) PROTOCOL_RX_Buffer, "\r")) {
 8002226:	210d      	movs	r1, #13
 8002228:	4863      	ldr	r0, [pc, #396]	@ (80023b8 <SERIAL_CheckRXCommand+0x1a0>)
 800222a:	f00f fba7 	bl	801197c <strchr>
 800222e:	4603      	mov	r3, r0
 8002230:	2b00      	cmp	r3, #0
 8002232:	d011      	beq.n	8002258 <SERIAL_CheckRXCommand+0x40>
			last_response_received = (char*) PROTOCOL_RX_Buffer;
 8002234:	4b61      	ldr	r3, [pc, #388]	@ (80023bc <SERIAL_CheckRXCommand+0x1a4>)
 8002236:	4a60      	ldr	r2, [pc, #384]	@ (80023b8 <SERIAL_CheckRXCommand+0x1a0>)
 8002238:	601a      	str	r2, [r3, #0]
			printf(last_response_received);
 800223a:	4b60      	ldr	r3, [pc, #384]	@ (80023bc <SERIAL_CheckRXCommand+0x1a4>)
 800223c:	681b      	ldr	r3, [r3, #0]
 800223e:	4618      	mov	r0, r3
 8002240:	f00f f9c6 	bl	80115d0 <iprintf>
			printf("\r\n");
 8002244:	485e      	ldr	r0, [pc, #376]	@ (80023c0 <SERIAL_CheckRXCommand+0x1a8>)
 8002246:	f00f fa2b 	bl	80116a0 <puts>
			last_attempt_tick = 0;
 800224a:	4b5e      	ldr	r3, [pc, #376]	@ (80023c4 <SERIAL_CheckRXCommand+0x1ac>)
 800224c:	2200      	movs	r2, #0
 800224e:	601a      	str	r2, [r3, #0]
			command_state = CMD_STATUS_PROCESSING;
 8002250:	4b58      	ldr	r3, [pc, #352]	@ (80023b4 <SERIAL_CheckRXCommand+0x19c>)
 8002252:	2201      	movs	r2, #1
 8002254:	701a      	strb	r2, [r3, #0]
        }

		command_state = CMD_STATUS_WAITING;
	}

}
 8002256:	e0a9      	b.n	80023ac <SERIAL_CheckRXCommand+0x194>
			if (protocol_status == WAITING
 8002258:	4b5b      	ldr	r3, [pc, #364]	@ (80023c8 <SERIAL_CheckRXCommand+0x1b0>)
 800225a:	781b      	ldrb	r3, [r3, #0]
 800225c:	2b01      	cmp	r3, #1
 800225e:	d134      	bne.n	80022ca <SERIAL_CheckRXCommand+0xb2>
					&& (HAL_GetTick() - current_command.send_attempt_tick)
 8002260:	f002 fbe2 	bl	8004a28 <HAL_GetTick>
 8002264:	4602      	mov	r2, r0
 8002266:	4b59      	ldr	r3, [pc, #356]	@ (80023cc <SERIAL_CheckRXCommand+0x1b4>)
 8002268:	691b      	ldr	r3, [r3, #16]
 800226a:	1ad2      	subs	r2, r2, r3
							< current_command.timeout) {
 800226c:	4b57      	ldr	r3, [pc, #348]	@ (80023cc <SERIAL_CheckRXCommand+0x1b4>)
 800226e:	689b      	ldr	r3, [r3, #8]
					&& (HAL_GetTick() - current_command.send_attempt_tick)
 8002270:	429a      	cmp	r2, r3
 8002272:	d22a      	bcs.n	80022ca <SERIAL_CheckRXCommand+0xb2>
				if (HAL_GetTick() - last_attempt_tick >= SEND_AT_INTERVAL_MS) {
 8002274:	f002 fbd8 	bl	8004a28 <HAL_GetTick>
 8002278:	4602      	mov	r2, r0
 800227a:	4b52      	ldr	r3, [pc, #328]	@ (80023c4 <SERIAL_CheckRXCommand+0x1ac>)
 800227c:	681b      	ldr	r3, [r3, #0]
 800227e:	1ad3      	subs	r3, r2, r3
 8002280:	2232      	movs	r2, #50	@ 0x32
 8002282:	4293      	cmp	r3, r2
 8002284:	f0c0 8092 	bcc.w	80023ac <SERIAL_CheckRXCommand+0x194>
					last_attempt_tick = HAL_GetTick();
 8002288:	f002 fbce 	bl	8004a28 <HAL_GetTick>
 800228c:	4603      	mov	r3, r0
 800228e:	4a4d      	ldr	r2, [pc, #308]	@ (80023c4 <SERIAL_CheckRXCommand+0x1ac>)
 8002290:	6013      	str	r3, [r2, #0]
					HAL_StatusTypeDef status = HAL_UART_Transmit_IT(
 8002292:	4b4f      	ldr	r3, [pc, #316]	@ (80023d0 <SERIAL_CheckRXCommand+0x1b8>)
 8002294:	681c      	ldr	r4, [r3, #0]
							huart_instance, (uint8_t*) current_command.cmd,
 8002296:	4b4d      	ldr	r3, [pc, #308]	@ (80023cc <SERIAL_CheckRXCommand+0x1b4>)
 8002298:	681d      	ldr	r5, [r3, #0]
							strlen(current_command.cmd));
 800229a:	4b4c      	ldr	r3, [pc, #304]	@ (80023cc <SERIAL_CheckRXCommand+0x1b4>)
 800229c:	681b      	ldr	r3, [r3, #0]
 800229e:	4618      	mov	r0, r3
 80022a0:	f7fe f86e 	bl	8000380 <strlen>
 80022a4:	4603      	mov	r3, r0
					HAL_StatusTypeDef status = HAL_UART_Transmit_IT(
 80022a6:	b29b      	uxth	r3, r3
 80022a8:	461a      	mov	r2, r3
 80022aa:	4629      	mov	r1, r5
 80022ac:	4620      	mov	r0, r4
 80022ae:	f00b fe0d 	bl	800decc <HAL_UART_Transmit_IT>
 80022b2:	4603      	mov	r3, r0
 80022b4:	71fb      	strb	r3, [r7, #7]
					if (status == HAL_OK) {
 80022b6:	79fb      	ldrb	r3, [r7, #7]
 80022b8:	2b00      	cmp	r3, #0
 80022ba:	d103      	bne.n	80022c4 <SERIAL_CheckRXCommand+0xac>
						protocol_status = WAITING;
 80022bc:	4b42      	ldr	r3, [pc, #264]	@ (80023c8 <SERIAL_CheckRXCommand+0x1b0>)
 80022be:	2201      	movs	r2, #1
 80022c0:	701a      	strb	r2, [r3, #0]
				if (HAL_GetTick() - last_attempt_tick >= SEND_AT_INTERVAL_MS) {
 80022c2:	e073      	b.n	80023ac <SERIAL_CheckRXCommand+0x194>
						SERIAL_ResetBuffers();
 80022c4:	f7ff fec0 	bl	8002048 <SERIAL_ResetBuffers>
				if (HAL_GetTick() - last_attempt_tick >= SEND_AT_INTERVAL_MS) {
 80022c8:	e070      	b.n	80023ac <SERIAL_CheckRXCommand+0x194>
			} else if ((HAL_GetTick() - current_command.send_attempt_tick)
 80022ca:	f002 fbad 	bl	8004a28 <HAL_GetTick>
 80022ce:	4602      	mov	r2, r0
 80022d0:	4b3e      	ldr	r3, [pc, #248]	@ (80023cc <SERIAL_CheckRXCommand+0x1b4>)
 80022d2:	691b      	ldr	r3, [r3, #16]
 80022d4:	1ad2      	subs	r2, r2, r3
					>= current_command.timeout) {
 80022d6:	4b3d      	ldr	r3, [pc, #244]	@ (80023cc <SERIAL_CheckRXCommand+0x1b4>)
 80022d8:	689b      	ldr	r3, [r3, #8]
			} else if ((HAL_GetTick() - current_command.send_attempt_tick)
 80022da:	429a      	cmp	r2, r3
 80022dc:	d366      	bcc.n	80023ac <SERIAL_CheckRXCommand+0x194>
				last_attempt_tick = 0;
 80022de:	4b39      	ldr	r3, [pc, #228]	@ (80023c4 <SERIAL_CheckRXCommand+0x1ac>)
 80022e0:	2200      	movs	r2, #0
 80022e2:	601a      	str	r2, [r3, #0]
				if (current_command.callback)
 80022e4:	4b39      	ldr	r3, [pc, #228]	@ (80023cc <SERIAL_CheckRXCommand+0x1b4>)
 80022e6:	695b      	ldr	r3, [r3, #20]
 80022e8:	2b00      	cmp	r3, #0
 80022ea:	d004      	beq.n	80022f6 <SERIAL_CheckRXCommand+0xde>
					current_command.callback(CMD_RESULT_TIMEOUT, NULL);
 80022ec:	4b37      	ldr	r3, [pc, #220]	@ (80023cc <SERIAL_CheckRXCommand+0x1b4>)
 80022ee:	695b      	ldr	r3, [r3, #20]
 80022f0:	2100      	movs	r1, #0
 80022f2:	2002      	movs	r0, #2
 80022f4:	4798      	blx	r3
				current_command.result = CMD_RESULT_TIMEOUT;
 80022f6:	4b35      	ldr	r3, [pc, #212]	@ (80023cc <SERIAL_CheckRXCommand+0x1b4>)
 80022f8:	2202      	movs	r2, #2
 80022fa:	761a      	strb	r2, [r3, #24]
				SERIAL_ResetBuffers();
 80022fc:	f7ff fea4 	bl	8002048 <SERIAL_ResetBuffers>
}
 8002300:	e054      	b.n	80023ac <SERIAL_CheckRXCommand+0x194>
	} else if (command_state == CMD_STATUS_PROCESSING) {
 8002302:	4b2c      	ldr	r3, [pc, #176]	@ (80023b4 <SERIAL_CheckRXCommand+0x19c>)
 8002304:	781b      	ldrb	r3, [r3, #0]
 8002306:	2b01      	cmp	r3, #1
 8002308:	d150      	bne.n	80023ac <SERIAL_CheckRXCommand+0x194>
		if (protocol_status == WAITING
 800230a:	4b2f      	ldr	r3, [pc, #188]	@ (80023c8 <SERIAL_CheckRXCommand+0x1b0>)
 800230c:	781b      	ldrb	r3, [r3, #0]
 800230e:	2b01      	cmp	r3, #1
 8002310:	d11a      	bne.n	8002348 <SERIAL_CheckRXCommand+0x130>
				&& strstr(last_response_received,
 8002312:	4b2a      	ldr	r3, [pc, #168]	@ (80023bc <SERIAL_CheckRXCommand+0x1a4>)
 8002314:	681b      	ldr	r3, [r3, #0]
						current_command.expected_answer)) {
 8002316:	4a2d      	ldr	r2, [pc, #180]	@ (80023cc <SERIAL_CheckRXCommand+0x1b4>)
 8002318:	6852      	ldr	r2, [r2, #4]
				&& strstr(last_response_received,
 800231a:	4611      	mov	r1, r2
 800231c:	4618      	mov	r0, r3
 800231e:	f00f fb3a 	bl	8011996 <strstr>
 8002322:	4603      	mov	r3, r0
 8002324:	2b00      	cmp	r3, #0
 8002326:	d00f      	beq.n	8002348 <SERIAL_CheckRXCommand+0x130>
			if (current_command.callback)
 8002328:	4b28      	ldr	r3, [pc, #160]	@ (80023cc <SERIAL_CheckRXCommand+0x1b4>)
 800232a:	695b      	ldr	r3, [r3, #20]
 800232c:	2b00      	cmp	r3, #0
 800232e:	d006      	beq.n	800233e <SERIAL_CheckRXCommand+0x126>
				current_command.callback(CMD_RESULT_SUCCESS,
 8002330:	4b26      	ldr	r3, [pc, #152]	@ (80023cc <SERIAL_CheckRXCommand+0x1b4>)
 8002332:	695b      	ldr	r3, [r3, #20]
 8002334:	4a21      	ldr	r2, [pc, #132]	@ (80023bc <SERIAL_CheckRXCommand+0x1a4>)
 8002336:	6812      	ldr	r2, [r2, #0]
 8002338:	4611      	mov	r1, r2
 800233a:	2001      	movs	r0, #1
 800233c:	4798      	blx	r3
			current_command.result = CMD_RESULT_SUCCESS;
 800233e:	4b23      	ldr	r3, [pc, #140]	@ (80023cc <SERIAL_CheckRXCommand+0x1b4>)
 8002340:	2201      	movs	r2, #1
 8002342:	761a      	strb	r2, [r3, #24]
			SERIAL_ResetBuffers();
 8002344:	f7ff fe80 	bl	8002048 <SERIAL_ResetBuffers>
        if (protocol_status == FREE) {
 8002348:	4b1f      	ldr	r3, [pc, #124]	@ (80023c8 <SERIAL_CheckRXCommand+0x1b0>)
 800234a:	781b      	ldrb	r3, [r3, #0]
 800234c:	2b00      	cmp	r3, #0
 800234e:	d129      	bne.n	80023a4 <SERIAL_CheckRXCommand+0x18c>
            if (strstr(last_response_received, "AT") &&
 8002350:	4b1a      	ldr	r3, [pc, #104]	@ (80023bc <SERIAL_CheckRXCommand+0x1a4>)
 8002352:	681b      	ldr	r3, [r3, #0]
 8002354:	491f      	ldr	r1, [pc, #124]	@ (80023d4 <SERIAL_CheckRXCommand+0x1bc>)
 8002356:	4618      	mov	r0, r3
 8002358:	f00f fb1d 	bl	8011996 <strstr>
 800235c:	4603      	mov	r3, r0
 800235e:	2b00      	cmp	r3, #0
 8002360:	d00f      	beq.n	8002382 <SERIAL_CheckRXCommand+0x16a>
                !strstr(last_response_received, "AT+")) {
 8002362:	4b16      	ldr	r3, [pc, #88]	@ (80023bc <SERIAL_CheckRXCommand+0x1a4>)
 8002364:	681b      	ldr	r3, [r3, #0]
 8002366:	491c      	ldr	r1, [pc, #112]	@ (80023d8 <SERIAL_CheckRXCommand+0x1c0>)
 8002368:	4618      	mov	r0, r3
 800236a:	f00f fb14 	bl	8011996 <strstr>
 800236e:	4603      	mov	r3, r0
            if (strstr(last_response_received, "AT") &&
 8002370:	2b00      	cmp	r3, #0
 8002372:	d106      	bne.n	8002382 <SERIAL_CheckRXCommand+0x16a>
                printf("AT comando detectado, respondendo OK\r\n");
 8002374:	4819      	ldr	r0, [pc, #100]	@ (80023dc <SERIAL_CheckRXCommand+0x1c4>)
 8002376:	f00f f993 	bl	80116a0 <puts>
                SERIAL_DirectTransmit("OK\r");
 800237a:	4819      	ldr	r0, [pc, #100]	@ (80023e0 <SERIAL_CheckRXCommand+0x1c8>)
 800237c:	f000 f850 	bl	8002420 <SERIAL_DirectTransmit>
 8002380:	e00e      	b.n	80023a0 <SERIAL_CheckRXCommand+0x188>
            else if (strstr(last_response_received, "AT+WHO")) {
 8002382:	4b0e      	ldr	r3, [pc, #56]	@ (80023bc <SERIAL_CheckRXCommand+0x1a4>)
 8002384:	681b      	ldr	r3, [r3, #0]
 8002386:	4917      	ldr	r1, [pc, #92]	@ (80023e4 <SERIAL_CheckRXCommand+0x1cc>)
 8002388:	4618      	mov	r0, r3
 800238a:	f00f fb04 	bl	8011996 <strstr>
 800238e:	4603      	mov	r3, r0
 8002390:	2b00      	cmp	r3, #0
 8002392:	d005      	beq.n	80023a0 <SERIAL_CheckRXCommand+0x188>
                printf("AT+WHO detectado, respondendo ID\r\n");
 8002394:	4814      	ldr	r0, [pc, #80]	@ (80023e8 <SERIAL_CheckRXCommand+0x1d0>)
 8002396:	f00f f983 	bl	80116a0 <puts>
                SERIAL_DirectTransmit("ID:ROUTE_ECU_V1\r");
 800239a:	4814      	ldr	r0, [pc, #80]	@ (80023ec <SERIAL_CheckRXCommand+0x1d4>)
 800239c:	f000 f840 	bl	8002420 <SERIAL_DirectTransmit>
            SERIAL_ResetBuffers();
 80023a0:	f7ff fe52 	bl	8002048 <SERIAL_ResetBuffers>
		command_state = CMD_STATUS_WAITING;
 80023a4:	4b03      	ldr	r3, [pc, #12]	@ (80023b4 <SERIAL_CheckRXCommand+0x19c>)
 80023a6:	2200      	movs	r2, #0
 80023a8:	701a      	strb	r2, [r3, #0]
}
 80023aa:	e7ff      	b.n	80023ac <SERIAL_CheckRXCommand+0x194>
 80023ac:	bf00      	nop
 80023ae:	3708      	adds	r7, #8
 80023b0:	46bd      	mov	sp, r7
 80023b2:	bdb0      	pop	{r4, r5, r7, pc}
 80023b4:	24000568 	.word	0x24000568
 80023b8:	24000344 	.word	0x24000344
 80023bc:	2400056c 	.word	0x2400056c
 80023c0:	0801430c 	.word	0x0801430c
 80023c4:	24000570 	.word	0x24000570
 80023c8:	24000542 	.word	0x24000542
 80023cc:	2400054c 	.word	0x2400054c
 80023d0:	24000544 	.word	0x24000544
 80023d4:	08014310 	.word	0x08014310
 80023d8:	08014314 	.word	0x08014314
 80023dc:	08014318 	.word	0x08014318
 80023e0:	08014340 	.word	0x08014340
 80023e4:	08014344 	.word	0x08014344
 80023e8:	0801434c 	.word	0x0801434c
 80023ec:	08014370 	.word	0x08014370

080023f0 <SERIAL_CheckConnection>:

void SERIAL_CheckConnection(Command_Result_t result, char *response) {
 80023f0:	b480      	push	{r7}
 80023f2:	b083      	sub	sp, #12
 80023f4:	af00      	add	r7, sp, #0
 80023f6:	4603      	mov	r3, r0
 80023f8:	6039      	str	r1, [r7, #0]
 80023fa:	71fb      	strb	r3, [r7, #7]
	if (result == CMD_RESULT_SUCCESS)
 80023fc:	79fb      	ldrb	r3, [r7, #7]
 80023fe:	2b01      	cmp	r3, #1
 8002400:	d103      	bne.n	800240a <SERIAL_CheckConnection+0x1a>
		is_connected = 1;
 8002402:	4b06      	ldr	r3, [pc, #24]	@ (800241c <SERIAL_CheckConnection+0x2c>)
 8002404:	2201      	movs	r2, #1
 8002406:	701a      	strb	r2, [r3, #0]
 8002408:	e003      	b.n	8002412 <SERIAL_CheckConnection+0x22>
	else {
		is_connected = 0;
 800240a:	4b04      	ldr	r3, [pc, #16]	@ (800241c <SERIAL_CheckConnection+0x2c>)
 800240c:	2200      	movs	r2, #0
 800240e:	701a      	strb	r2, [r3, #0]
		return;
 8002410:	bf00      	nop
	}
}
 8002412:	370c      	adds	r7, #12
 8002414:	46bd      	mov	sp, r7
 8002416:	f85d 7b04 	ldr.w	r7, [sp], #4
 800241a:	4770      	bx	lr
 800241c:	24000548 	.word	0x24000548

08002420 <SERIAL_DirectTransmit>:

void SERIAL_DirectTransmit(char *cmd) {
 8002420:	b590      	push	{r4, r7, lr}
 8002422:	b083      	sub	sp, #12
 8002424:	af00      	add	r7, sp, #0
 8002426:	6078      	str	r0, [r7, #4]
    printf(">> TX direto: %s", cmd);
 8002428:	6879      	ldr	r1, [r7, #4]
 800242a:	480d      	ldr	r0, [pc, #52]	@ (8002460 <SERIAL_DirectTransmit+0x40>)
 800242c:	f00f f8d0 	bl	80115d0 <iprintf>
    HAL_UART_Transmit_IT(huart_instance, (uint8_t*) cmd, strlen(cmd));
 8002430:	4b0c      	ldr	r3, [pc, #48]	@ (8002464 <SERIAL_DirectTransmit+0x44>)
 8002432:	681c      	ldr	r4, [r3, #0]
 8002434:	6878      	ldr	r0, [r7, #4]
 8002436:	f7fd ffa3 	bl	8000380 <strlen>
 800243a:	4603      	mov	r3, r0
 800243c:	b29b      	uxth	r3, r3
 800243e:	461a      	mov	r2, r3
 8002440:	6879      	ldr	r1, [r7, #4]
 8002442:	4620      	mov	r0, r4
 8002444:	f00b fd42 	bl	800decc <HAL_UART_Transmit_IT>
    if (protocol_status != WAITING) {
 8002448:	4b07      	ldr	r3, [pc, #28]	@ (8002468 <SERIAL_DirectTransmit+0x48>)
 800244a:	781b      	ldrb	r3, [r3, #0]
 800244c:	2b01      	cmp	r3, #1
 800244e:	d002      	beq.n	8002456 <SERIAL_DirectTransmit+0x36>
        protocol_status = FREE;
 8002450:	4b05      	ldr	r3, [pc, #20]	@ (8002468 <SERIAL_DirectTransmit+0x48>)
 8002452:	2200      	movs	r2, #0
 8002454:	701a      	strb	r2, [r3, #0]
    }
}
 8002456:	bf00      	nop
 8002458:	370c      	adds	r7, #12
 800245a:	46bd      	mov	sp, r7
 800245c:	bd90      	pop	{r4, r7, pc}
 800245e:	bf00      	nop
 8002460:	08014384 	.word	0x08014384
 8002464:	24000544 	.word	0x24000544
 8002468:	24000542 	.word	0x24000542

0800246c <ENGINE_CalculateDeltaT>:
TIM_CHANNEL_1,
TIM_CHANNEL_2,
TIM_CHANNEL_3,
TIM_CHANNEL_4 };

static uint32_t ENGINE_CalculateDeltaT(uint32_t current, uint32_t previous) {
 800246c:	b480      	push	{r7}
 800246e:	b083      	sub	sp, #12
 8002470:	af00      	add	r7, sp, #0
 8002472:	6078      	str	r0, [r7, #4]
 8002474:	6039      	str	r1, [r7, #0]
	if (current >= previous) {
 8002476:	687a      	ldr	r2, [r7, #4]
 8002478:	683b      	ldr	r3, [r7, #0]
 800247a:	429a      	cmp	r2, r3
 800247c:	d303      	bcc.n	8002486 <ENGINE_CalculateDeltaT+0x1a>
		return current - previous;
 800247e:	687a      	ldr	r2, [r7, #4]
 8002480:	683b      	ldr	r3, [r7, #0]
 8002482:	1ad3      	subs	r3, r2, r3
 8002484:	e002      	b.n	800248c <ENGINE_CalculateDeltaT+0x20>
	} else {
		// Overflow do timer
		return (0xFFFFFFFF - previous) + current + 1;
 8002486:	687a      	ldr	r2, [r7, #4]
 8002488:	683b      	ldr	r3, [r7, #0]
 800248a:	1ad3      	subs	r3, r2, r3
	}
}
 800248c:	4618      	mov	r0, r3
 800248e:	370c      	adds	r7, #12
 8002490:	46bd      	mov	sp, r7
 8002492:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002496:	4770      	bx	lr

08002498 <ENGINE_CalculateAngle>:
	    }else {
	        return (ANGLE_MAX - current_angle) + target_angle;
	    }
}

static float ENGINE_CalculateAngle(uint32_t current, VR_Sensor_t sensor) {
 8002498:	b084      	sub	sp, #16
 800249a:	b580      	push	{r7, lr}
 800249c:	b086      	sub	sp, #24
 800249e:	af00      	add	r7, sp, #0
 80024a0:	6078      	str	r0, [r7, #4]
 80024a2:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 80024a6:	e880 000e 	stmia.w	r0, {r1, r2, r3}
	float angular_velocity = 0;
 80024aa:	f04f 0300 	mov.w	r3, #0
 80024ae:	617b      	str	r3, [r7, #20]
	float fixed_angle = 0;
 80024b0:	f04f 0300 	mov.w	r3, #0
 80024b4:	613b      	str	r3, [r7, #16]

	if (sensor.frequency_hz <= 0.0f || !sensor.isSync)
 80024b6:	edd7 7a14 	vldr	s15, [r7, #80]	@ 0x50
 80024ba:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80024be:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80024c2:	d906      	bls.n	80024d2 <ENGINE_CalculateAngle+0x3a>
 80024c4:	f897 305c 	ldrb.w	r3, [r7, #92]	@ 0x5c
 80024c8:	f083 0301 	eor.w	r3, r3, #1
 80024cc:	b2db      	uxtb	r3, r3
 80024ce:	2b00      	cmp	r3, #0
 80024d0:	d002      	beq.n	80024d8 <ENGINE_CalculateAngle+0x40>
		return 0.0f;
 80024d2:	eddf 7a29 	vldr	s15, [pc, #164]	@ 8002578 <ENGINE_CalculateAngle+0xe0>
 80024d6:	e043      	b.n	8002560 <ENGINE_CalculateAngle+0xc8>

	if (sensor.frequency_hz > 0) {
 80024d8:	edd7 7a14 	vldr	s15, [r7, #80]	@ 0x50
 80024dc:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80024e0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80024e4:	dd3a      	ble.n	800255c <ENGINE_CalculateAngle+0xc4>
		fixed_angle = (2.0f * M_PI) / sensor.tooths * sensor.pulse_count; //angulo por pulso * pulsos
 80024e6:	f8b7 3054 	ldrh.w	r3, [r7, #84]	@ 0x54
 80024ea:	ee07 3a90 	vmov	s15, r3
 80024ee:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 80024f2:	ed9f 5b1f 	vldr	d5, [pc, #124]	@ 8002570 <ENGINE_CalculateAngle+0xd8>
 80024f6:	ee85 6b07 	vdiv.f64	d6, d5, d7
 80024fa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80024fc:	ee07 3a90 	vmov	s15, r3
 8002500:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 8002504:	ee26 7b07 	vmul.f64	d7, d6, d7
 8002508:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 800250c:	edc7 7a04 	vstr	s15, [r7, #16]
		angular_velocity = 2.0f * M_PI * sensor.frequency_hz;
 8002510:	edd7 7a14 	vldr	s15, [r7, #80]	@ 0x50
 8002514:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8002518:	ed9f 6b15 	vldr	d6, [pc, #84]	@ 8002570 <ENGINE_CalculateAngle+0xd8>
 800251c:	ee27 7b06 	vmul.f64	d7, d7, d6
 8002520:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8002524:	edc7 7a05 	vstr	s15, [r7, #20]

		float dt_seconds = (float) ENGINE_CalculateDeltaT(current,
 8002528:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800252a:	4619      	mov	r1, r3
 800252c:	6878      	ldr	r0, [r7, #4]
 800252e:	f7ff ff9d 	bl	800246c <ENGINE_CalculateDeltaT>
 8002532:	ee07 0a90 	vmov	s15, r0
 8002536:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800253a:	ed9f 7a10 	vldr	s14, [pc, #64]	@ 800257c <ENGINE_CalculateAngle+0xe4>
 800253e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002542:	edc7 7a03 	vstr	s15, [r7, #12]
				sensor.current_edge_time) * MICROS_TO_SECONDS;

		return fixed_angle + angular_velocity * dt_seconds;
 8002546:	ed97 7a05 	vldr	s14, [r7, #20]
 800254a:	edd7 7a03 	vldr	s15, [r7, #12]
 800254e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002552:	edd7 7a04 	vldr	s15, [r7, #16]
 8002556:	ee77 7a27 	vadd.f32	s15, s14, s15
 800255a:	e001      	b.n	8002560 <ENGINE_CalculateAngle+0xc8>
	}
	return 0.0f;
 800255c:	eddf 7a06 	vldr	s15, [pc, #24]	@ 8002578 <ENGINE_CalculateAngle+0xe0>
}
 8002560:	eeb0 0a67 	vmov.f32	s0, s15
 8002564:	3718      	adds	r7, #24
 8002566:	46bd      	mov	sp, r7
 8002568:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800256c:	b004      	add	sp, #16
 800256e:	4770      	bx	lr
 8002570:	54442d18 	.word	0x54442d18
 8002574:	401921fb 	.word	0x401921fb
 8002578:	00000000 	.word	0x00000000
 800257c:	358637bd 	.word	0x358637bd

08002580 <ENGINE_CalculateAngularVelocity>:

static float ENGINE_CalculateAngularVelocity(uint32_t current, VR_Sensor_t sensor) {
 8002580:	b084      	sub	sp, #16
 8002582:	b480      	push	{r7}
 8002584:	b085      	sub	sp, #20
 8002586:	af00      	add	r7, sp, #0
 8002588:	6078      	str	r0, [r7, #4]
 800258a:	f107 001c 	add.w	r0, r7, #28
 800258e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
	float angular_velocity = 0;
 8002592:	f04f 0300 	mov.w	r3, #0
 8002596:	60fb      	str	r3, [r7, #12]
	float fixed_angle = 0;
 8002598:	f04f 0300 	mov.w	r3, #0
 800259c:	60bb      	str	r3, [r7, #8]

	if (sensor.frequency_hz <= 0.0f || !sensor.isSync)
 800259e:	edd7 7a12 	vldr	s15, [r7, #72]	@ 0x48
 80025a2:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80025a6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80025aa:	d906      	bls.n	80025ba <ENGINE_CalculateAngularVelocity+0x3a>
 80025ac:	f897 3054 	ldrb.w	r3, [r7, #84]	@ 0x54
 80025b0:	f083 0301 	eor.w	r3, r3, #1
 80025b4:	b2db      	uxtb	r3, r3
 80025b6:	2b00      	cmp	r3, #0
 80025b8:	d002      	beq.n	80025c0 <ENGINE_CalculateAngularVelocity+0x40>
		return 0.0f;
 80025ba:	f04f 0300 	mov.w	r3, #0
 80025be:	e016      	b.n	80025ee <ENGINE_CalculateAngularVelocity+0x6e>

	if (sensor.frequency_hz > 0) {
 80025c0:	edd7 7a12 	vldr	s15, [r7, #72]	@ 0x48
 80025c4:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80025c8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80025cc:	dd0d      	ble.n	80025ea <ENGINE_CalculateAngularVelocity+0x6a>
		angular_velocity = 2.0f * M_PI * sensor.frequency_hz;
 80025ce:	edd7 7a12 	vldr	s15, [r7, #72]	@ 0x48
 80025d2:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 80025d6:	ed9f 6b0c 	vldr	d6, [pc, #48]	@ 8002608 <ENGINE_CalculateAngularVelocity+0x88>
 80025da:	ee27 7b06 	vmul.f64	d7, d7, d6
 80025de:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 80025e2:	edc7 7a03 	vstr	s15, [r7, #12]
		return angular_velocity;
 80025e6:	68fb      	ldr	r3, [r7, #12]
 80025e8:	e001      	b.n	80025ee <ENGINE_CalculateAngularVelocity+0x6e>
	}
	return 0.0f;
 80025ea:	f04f 0300 	mov.w	r3, #0
}
 80025ee:	ee07 3a90 	vmov	s15, r3
 80025f2:	eeb0 0a67 	vmov.f32	s0, s15
 80025f6:	3714      	adds	r7, #20
 80025f8:	46bd      	mov	sp, r7
 80025fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025fe:	b004      	add	sp, #16
 8002600:	4770      	bx	lr
 8002602:	bf00      	nop
 8002604:	f3af 8000 	nop.w
 8002608:	54442d18 	.word	0x54442d18
 800260c:	401921fb 	.word	0x401921fb

08002610 <ENGINE_CKP_Callback>:

void ENGINE_CKP_Callback(VR_Sensor_t ckp_sensor) {
 8002610:	b084      	sub	sp, #16
 8002612:	b5b0      	push	{r4, r5, r7, lr}
 8002614:	b090      	sub	sp, #64	@ 0x40
 8002616:	af0c      	add	r7, sp, #48	@ 0x30
 8002618:	f107 0420 	add.w	r4, r7, #32
 800261c:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	uint32_t current_inj_time = __HAL_TIM_GET_COUNTER(&htim1);
 8002620:	4b22      	ldr	r3, [pc, #136]	@ (80026ac <ENGINE_CKP_Callback+0x9c>)
 8002622:	681b      	ldr	r3, [r3, #0]
 8002624:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002626:	60fb      	str	r3, [r7, #12]
	uint32_t current_ign_time = __HAL_TIM_GET_COUNTER(&htim4);
 8002628:	4b21      	ldr	r3, [pc, #132]	@ (80026b0 <ENGINE_CKP_Callback+0xa0>)
 800262a:	681b      	ldr	r3, [r3, #0]
 800262c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800262e:	60bb      	str	r3, [r7, #8]

	uint32_t current_ckp_time = __HAL_TIM_GET_COUNTER(&htim5);
 8002630:	4b20      	ldr	r3, [pc, #128]	@ (80026b4 <ENGINE_CKP_Callback+0xa4>)
 8002632:	681b      	ldr	r3, [r3, #0]
 8002634:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002636:	607b      	str	r3, [r7, #4]

	engine.crakshaft_angular_velocity = ENGINE_CalculateAngularVelocity(current_ckp_time, ckp_sensor);
 8002638:	466d      	mov	r5, sp
 800263a:	f107 042c 	add.w	r4, r7, #44	@ 0x2c
 800263e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002640:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002642:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002644:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002646:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 800264a:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
 800264e:	f107 0320 	add.w	r3, r7, #32
 8002652:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002654:	6878      	ldr	r0, [r7, #4]
 8002656:	f7ff ff93 	bl	8002580 <ENGINE_CalculateAngularVelocity>
 800265a:	eef0 7a40 	vmov.f32	s15, s0
 800265e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002662:	ee17 2a90 	vmov	r2, s15
 8002666:	4b14      	ldr	r3, [pc, #80]	@ (80026b8 <ENGINE_CKP_Callback+0xa8>)
 8002668:	601a      	str	r2, [r3, #0]
	engine.crakshaft_angle = ENGINE_CalculateAngle(current_ckp_time, ckp_sensor); //<- Zera o angulo ja que estamos no 0
 800266a:	466d      	mov	r5, sp
 800266c:	f107 042c 	add.w	r4, r7, #44	@ 0x2c
 8002670:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002672:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002674:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002676:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002678:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 800267c:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
 8002680:	f107 0320 	add.w	r3, r7, #32
 8002684:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002686:	6878      	ldr	r0, [r7, #4]
 8002688:	f7ff ff06 	bl	8002498 <ENGINE_CalculateAngle>
 800268c:	eef0 7a40 	vmov.f32	s15, s0
 8002690:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002694:	ee17 2a90 	vmov	r2, s15
 8002698:	4b07      	ldr	r3, [pc, #28]	@ (80026b8 <ENGINE_CKP_Callback+0xa8>)
 800269a:	60da      	str	r2, [r3, #12]

}
 800269c:	bf00      	nop
 800269e:	3710      	adds	r7, #16
 80026a0:	46bd      	mov	sp, r7
 80026a2:	e8bd 40b0 	ldmia.w	sp!, {r4, r5, r7, lr}
 80026a6:	b004      	add	sp, #16
 80026a8:	4770      	bx	lr
 80026aa:	bf00      	nop
 80026ac:	240006e4 	.word	0x240006e4
 80026b0:	24000730 	.word	0x24000730
 80026b4:	2400077c 	.word	0x2400077c
 80026b8:	240005c4 	.word	0x240005c4

080026bc <ENGINE_CMP_Callback>:

void ENGINE_CMP_Callback(VR_Sensor_t cmp_sensor) {
 80026bc:	b084      	sub	sp, #16
 80026be:	b5b0      	push	{r4, r5, r7, lr}
 80026c0:	b090      	sub	sp, #64	@ 0x40
 80026c2:	af0c      	add	r7, sp, #48	@ 0x30
 80026c4:	f107 0420 	add.w	r4, r7, #32
 80026c8:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	uint32_t current_inj_time = __HAL_TIM_GET_COUNTER(&htim1);
 80026cc:	4b22      	ldr	r3, [pc, #136]	@ (8002758 <ENGINE_CMP_Callback+0x9c>)
 80026ce:	681b      	ldr	r3, [r3, #0]
 80026d0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80026d2:	60fb      	str	r3, [r7, #12]
	uint32_t current_ign_time = __HAL_TIM_GET_COUNTER(&htim4);
 80026d4:	4b21      	ldr	r3, [pc, #132]	@ (800275c <ENGINE_CMP_Callback+0xa0>)
 80026d6:	681b      	ldr	r3, [r3, #0]
 80026d8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80026da:	60bb      	str	r3, [r7, #8]

	uint32_t current_cmp_time = __HAL_TIM_GET_COUNTER(&htim5);
 80026dc:	4b20      	ldr	r3, [pc, #128]	@ (8002760 <ENGINE_CMP_Callback+0xa4>)
 80026de:	681b      	ldr	r3, [r3, #0]
 80026e0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80026e2:	607b      	str	r3, [r7, #4]

	engine.camshaft_angular_velocity = ENGINE_CalculateAngularVelocity(current_cmp_time, cmp_sensor);
 80026e4:	466d      	mov	r5, sp
 80026e6:	f107 042c 	add.w	r4, r7, #44	@ 0x2c
 80026ea:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80026ec:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80026ee:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80026f0:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80026f2:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 80026f6:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
 80026fa:	f107 0320 	add.w	r3, r7, #32
 80026fe:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002700:	6878      	ldr	r0, [r7, #4]
 8002702:	f7ff ff3d 	bl	8002580 <ENGINE_CalculateAngularVelocity>
 8002706:	eef0 7a40 	vmov.f32	s15, s0
 800270a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800270e:	ee17 2a90 	vmov	r2, s15
 8002712:	4b14      	ldr	r3, [pc, #80]	@ (8002764 <ENGINE_CMP_Callback+0xa8>)
 8002714:	605a      	str	r2, [r3, #4]
	engine.camshaft_angle = ENGINE_CalculateAngle(current_cmp_time, cmp_sensor); //<- Zera o angulo ja que estamos no 0
 8002716:	466d      	mov	r5, sp
 8002718:	f107 042c 	add.w	r4, r7, #44	@ 0x2c
 800271c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800271e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002720:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002722:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002724:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8002728:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
 800272c:	f107 0320 	add.w	r3, r7, #32
 8002730:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002732:	6878      	ldr	r0, [r7, #4]
 8002734:	f7ff feb0 	bl	8002498 <ENGINE_CalculateAngle>
 8002738:	eef0 7a40 	vmov.f32	s15, s0
 800273c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002740:	ee17 2a90 	vmov	r2, s15
 8002744:	4b07      	ldr	r3, [pc, #28]	@ (8002764 <ENGINE_CMP_Callback+0xa8>)
 8002746:	611a      	str	r2, [r3, #16]
}
 8002748:	bf00      	nop
 800274a:	3710      	adds	r7, #16
 800274c:	46bd      	mov	sp, r7
 800274e:	e8bd 40b0 	ldmia.w	sp!, {r4, r5, r7, lr}
 8002752:	b004      	add	sp, #16
 8002754:	4770      	bx	lr
 8002756:	bf00      	nop
 8002758:	240006e4 	.word	0x240006e4
 800275c:	24000730 	.word	0x24000730
 8002760:	2400077c 	.word	0x2400077c
 8002764:	240005c4 	.word	0x240005c4

08002768 <ENGINE_VR_OutputCompareCallback>:

void ENGINE_VR_OutputCompareCallback(uint32_t current_time,
		VR_Sensor_t ckp_sensor, VR_Sensor_t cmp_sensor) {
 8002768:	b084      	sub	sp, #16
 800276a:	b5b0      	push	{r4, r5, r7, lr}
 800276c:	b08e      	sub	sp, #56	@ 0x38
 800276e:	af0c      	add	r7, sp, #48	@ 0x30
 8002770:	6078      	str	r0, [r7, #4]
 8002772:	f107 001c 	add.w	r0, r7, #28
 8002776:	e880 000e 	stmia.w	r0, {r1, r2, r3}
	engine.crakshaft_angular_velocity = ENGINE_CalculateAngularVelocity(current_time, ckp_sensor);
 800277a:	466d      	mov	r5, sp
 800277c:	f107 0428 	add.w	r4, r7, #40	@ 0x28
 8002780:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002782:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002784:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002786:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002788:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 800278c:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
 8002790:	f107 031c 	add.w	r3, r7, #28
 8002794:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002796:	6878      	ldr	r0, [r7, #4]
 8002798:	f7ff fef2 	bl	8002580 <ENGINE_CalculateAngularVelocity>
 800279c:	eef0 7a40 	vmov.f32	s15, s0
 80027a0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80027a4:	ee17 2a90 	vmov	r2, s15
 80027a8:	4b29      	ldr	r3, [pc, #164]	@ (8002850 <ENGINE_VR_OutputCompareCallback+0xe8>)
 80027aa:	601a      	str	r2, [r3, #0]
	engine.camshaft_angular_velocity = ENGINE_CalculateAngularVelocity(current_time, cmp_sensor);
 80027ac:	466d      	mov	r5, sp
 80027ae:	f107 0464 	add.w	r4, r7, #100	@ 0x64
 80027b2:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80027b4:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80027b6:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80027b8:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80027ba:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 80027be:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
 80027c2:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 80027c6:	cb0e      	ldmia	r3, {r1, r2, r3}
 80027c8:	6878      	ldr	r0, [r7, #4]
 80027ca:	f7ff fed9 	bl	8002580 <ENGINE_CalculateAngularVelocity>
 80027ce:	eef0 7a40 	vmov.f32	s15, s0
 80027d2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80027d6:	ee17 2a90 	vmov	r2, s15
 80027da:	4b1d      	ldr	r3, [pc, #116]	@ (8002850 <ENGINE_VR_OutputCompareCallback+0xe8>)
 80027dc:	605a      	str	r2, [r3, #4]

	engine.crakshaft_angle = ENGINE_CalculateAngle(current_time, ckp_sensor);
 80027de:	466d      	mov	r5, sp
 80027e0:	f107 0428 	add.w	r4, r7, #40	@ 0x28
 80027e4:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80027e6:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80027e8:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80027ea:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80027ec:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 80027f0:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
 80027f4:	f107 031c 	add.w	r3, r7, #28
 80027f8:	cb0e      	ldmia	r3, {r1, r2, r3}
 80027fa:	6878      	ldr	r0, [r7, #4]
 80027fc:	f7ff fe4c 	bl	8002498 <ENGINE_CalculateAngle>
 8002800:	eef0 7a40 	vmov.f32	s15, s0
 8002804:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002808:	ee17 2a90 	vmov	r2, s15
 800280c:	4b10      	ldr	r3, [pc, #64]	@ (8002850 <ENGINE_VR_OutputCompareCallback+0xe8>)
 800280e:	60da      	str	r2, [r3, #12]
	engine.camshaft_angle = ENGINE_CalculateAngle(current_time, cmp_sensor);
 8002810:	466d      	mov	r5, sp
 8002812:	f107 0464 	add.w	r4, r7, #100	@ 0x64
 8002816:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002818:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800281a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800281c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800281e:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8002822:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
 8002826:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 800282a:	cb0e      	ldmia	r3, {r1, r2, r3}
 800282c:	6878      	ldr	r0, [r7, #4]
 800282e:	f7ff fe33 	bl	8002498 <ENGINE_CalculateAngle>
 8002832:	eef0 7a40 	vmov.f32	s15, s0
 8002836:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800283a:	ee17 2a90 	vmov	r2, s15
 800283e:	4b04      	ldr	r3, [pc, #16]	@ (8002850 <ENGINE_VR_OutputCompareCallback+0xe8>)
 8002840:	611a      	str	r2, [r3, #16]
}
 8002842:	bf00      	nop
 8002844:	3708      	adds	r7, #8
 8002846:	46bd      	mov	sp, r7
 8002848:	e8bd 40b0 	ldmia.w	sp!, {r4, r5, r7, lr}
 800284c:	b004      	add	sp, #16
 800284e:	4770      	bx	lr
 8002850:	240005c4 	.word	0x240005c4

08002854 <ENGINE_Injector_OutputCompareCallback>:
		__HAL_TIM_SET_OC_MODE(&htim1, channel, TIM_OCMODE_FORCED_INACTIVE);
		injector_state[i].state = INJ_STATE_IDLE;
	}
}

void ENGINE_Injector_OutputCompareCallback(uint32_t current_time) {
 8002854:	b480      	push	{r7}
 8002856:	b083      	sub	sp, #12
 8002858:	af00      	add	r7, sp, #0
 800285a:	6078      	str	r0, [r7, #4]
			}

		}
	}
	*/
}
 800285c:	bf00      	nop
 800285e:	370c      	adds	r7, #12
 8002860:	46bd      	mov	sp, r7
 8002862:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002866:	4770      	bx	lr

08002868 <ENGINE_Ignition_OutputCompareCallback>:
		__HAL_TIM_SET_OC_MODE(&htim4, channel, TIM_OCMODE_FORCED_INACTIVE);
		ignition_state[i].state = IGN_STATE_IDLE;
	}
}

void ENGINE_Ignition_OutputCompareCallback(uint32_t current_time) {
 8002868:	b480      	push	{r7}
 800286a:	b083      	sub	sp, #12
 800286c:	af00      	add	r7, sp, #0
 800286e:	6078      	str	r0, [r7, #4]

}
 8002870:	bf00      	nop
 8002872:	370c      	adds	r7, #12
 8002874:	46bd      	mov	sp, r7
 8002876:	f85d 7b04 	ldr.w	r7, [sp], #4
 800287a:	4770      	bx	lr

0800287c <HAL_TIM_IC_CaptureCallback>:
/* USER CODE BEGIN 0 */
uint32_t captureValue = 0;
uint32_t previousCaptureValue = 0;
uint32_t frequency = 0;

void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim) {
 800287c:	b580      	push	{r7, lr}
 800287e:	b082      	sub	sp, #8
 8002880:	af00      	add	r7, sp, #0
 8002882:	6078      	str	r0, [r7, #4]
	if (htim->Instance == TIM5 && htim->Channel == CKP_ACTIVE_CHANNEL) {
 8002884:	687b      	ldr	r3, [r7, #4]
 8002886:	681b      	ldr	r3, [r3, #0]
 8002888:	4a0c      	ldr	r2, [pc, #48]	@ (80028bc <HAL_TIM_IC_CaptureCallback+0x40>)
 800288a:	4293      	cmp	r3, r2
 800288c:	d106      	bne.n	800289c <HAL_TIM_IC_CaptureCallback+0x20>
 800288e:	687b      	ldr	r3, [r7, #4]
 8002890:	7f1b      	ldrb	r3, [r3, #28]
 8002892:	2b01      	cmp	r3, #1
 8002894:	d102      	bne.n	800289c <HAL_TIM_IC_CaptureCallback+0x20>
		VR_InputCaptureCallback(SENSOR_CKP);
 8002896:	2000      	movs	r0, #0
 8002898:	f7fe f9ba 	bl	8000c10 <VR_InputCaptureCallback>
	}
	if (htim->Instance == TIM5 && htim->Channel == CMP_ACTIVE_CHANNEL) {
 800289c:	687b      	ldr	r3, [r7, #4]
 800289e:	681b      	ldr	r3, [r3, #0]
 80028a0:	4a06      	ldr	r2, [pc, #24]	@ (80028bc <HAL_TIM_IC_CaptureCallback+0x40>)
 80028a2:	4293      	cmp	r3, r2
 80028a4:	d106      	bne.n	80028b4 <HAL_TIM_IC_CaptureCallback+0x38>
 80028a6:	687b      	ldr	r3, [r7, #4]
 80028a8:	7f1b      	ldrb	r3, [r3, #28]
 80028aa:	2b02      	cmp	r3, #2
 80028ac:	d102      	bne.n	80028b4 <HAL_TIM_IC_CaptureCallback+0x38>
		VR_InputCaptureCallback(SENSOR_CMP);
 80028ae:	2001      	movs	r0, #1
 80028b0:	f7fe f9ae 	bl	8000c10 <VR_InputCaptureCallback>
	}
}
 80028b4:	bf00      	nop
 80028b6:	3708      	adds	r7, #8
 80028b8:	46bd      	mov	sp, r7
 80028ba:	bd80      	pop	{r7, pc}
 80028bc:	40000c00 	.word	0x40000c00

080028c0 <HAL_TIM_OC_DelayElapsedCallback>:

void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim) {
 80028c0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80028c2:	b0a9      	sub	sp, #164	@ 0xa4
 80028c4:	af1c      	add	r7, sp, #112	@ 0x70
 80028c6:	6078      	str	r0, [r7, #4]
	if (htim->Instance == TIM5 && htim->Channel == HAL_TIM_ACTIVE_CHANNEL_3) {
 80028c8:	687b      	ldr	r3, [r7, #4]
 80028ca:	681b      	ldr	r3, [r3, #0]
 80028cc:	4a82      	ldr	r2, [pc, #520]	@ (8002ad8 <HAL_TIM_OC_DelayElapsedCallback+0x218>)
 80028ce:	4293      	cmp	r3, r2
 80028d0:	d12c      	bne.n	800292c <HAL_TIM_OC_DelayElapsedCallback+0x6c>
 80028d2:	687b      	ldr	r3, [r7, #4]
 80028d4:	7f1b      	ldrb	r3, [r3, #28]
 80028d6:	2b04      	cmp	r3, #4
 80028d8:	d128      	bne.n	800292c <HAL_TIM_OC_DelayElapsedCallback+0x6c>
		uint32_t current_time = __HAL_TIM_GET_COUNTER(htim);
 80028da:	687b      	ldr	r3, [r7, #4]
 80028dc:	681b      	ldr	r3, [r3, #0]
 80028de:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80028e0:	60bb      	str	r3, [r7, #8]

		ENGINE_VR_OutputCompareCallback(current_time, ckp_sensor, cmp_sensor);
 80028e2:	4e7e      	ldr	r6, [pc, #504]	@ (8002adc <HAL_TIM_OC_DelayElapsedCallback+0x21c>)
 80028e4:	4b7e      	ldr	r3, [pc, #504]	@ (8002ae0 <HAL_TIM_OC_DelayElapsedCallback+0x220>)
 80028e6:	ac0c      	add	r4, sp, #48	@ 0x30
 80028e8:	461d      	mov	r5, r3
 80028ea:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80028ec:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80028ee:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80028f0:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80028f2:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80028f4:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80028f6:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80028fa:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 80028fe:	466d      	mov	r5, sp
 8002900:	f106 040c 	add.w	r4, r6, #12
 8002904:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002906:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002908:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800290a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800290c:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8002910:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
 8002914:	e896 000e 	ldmia.w	r6, {r1, r2, r3}
 8002918:	68b8      	ldr	r0, [r7, #8]
 800291a:	f7ff ff25 	bl	8002768 <ENGINE_VR_OutputCompareCallback>

		uint32_t next_compare = current_time + 100;//100us
 800291e:	68bb      	ldr	r3, [r7, #8]
 8002920:	3364      	adds	r3, #100	@ 0x64
 8002922:	617b      	str	r3, [r7, #20]
		__HAL_TIM_SET_COMPARE(htim, TIM_CHANNEL_2, next_compare);
 8002924:	687b      	ldr	r3, [r7, #4]
 8002926:	681b      	ldr	r3, [r3, #0]
 8002928:	697a      	ldr	r2, [r7, #20]
 800292a:	639a      	str	r2, [r3, #56]	@ 0x38
	}

	if (htim->Instance == TIM1 && htim->Channel == HAL_TIM_ACTIVE_CHANNEL_5) {
 800292c:	687b      	ldr	r3, [r7, #4]
 800292e:	681b      	ldr	r3, [r3, #0]
 8002930:	4a6c      	ldr	r2, [pc, #432]	@ (8002ae4 <HAL_TIM_OC_DelayElapsedCallback+0x224>)
 8002932:	4293      	cmp	r3, r2
 8002934:	d111      	bne.n	800295a <HAL_TIM_OC_DelayElapsedCallback+0x9a>
 8002936:	687b      	ldr	r3, [r7, #4]
 8002938:	7f1b      	ldrb	r3, [r3, #28]
 800293a:	2b10      	cmp	r3, #16
 800293c:	d10d      	bne.n	800295a <HAL_TIM_OC_DelayElapsedCallback+0x9a>
		uint32_t current_time = __HAL_TIM_GET_COUNTER(htim);
 800293e:	687b      	ldr	r3, [r7, #4]
 8002940:	681b      	ldr	r3, [r3, #0]
 8002942:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002944:	613b      	str	r3, [r7, #16]

		ENGINE_Injector_OutputCompareCallback(current_time);
 8002946:	6938      	ldr	r0, [r7, #16]
 8002948:	f7ff ff84 	bl	8002854 <ENGINE_Injector_OutputCompareCallback>

		uint32_t next_compare = current_time + 100;
 800294c:	693b      	ldr	r3, [r7, #16]
 800294e:	3364      	adds	r3, #100	@ 0x64
 8002950:	60fb      	str	r3, [r7, #12]
		__HAL_TIM_SET_COMPARE(htim, TIM_CHANNEL_5, next_compare);
 8002952:	687b      	ldr	r3, [r7, #4]
 8002954:	681b      	ldr	r3, [r3, #0]
 8002956:	68fa      	ldr	r2, [r7, #12]
 8002958:	659a      	str	r2, [r3, #88]	@ 0x58
	}

	if (htim->Instance == TIM1 && htim->Channel == HAL_TIM_ACTIVE_CHANNEL_6) {
 800295a:	687b      	ldr	r3, [r7, #4]
 800295c:	681b      	ldr	r3, [r3, #0]
 800295e:	4a61      	ldr	r2, [pc, #388]	@ (8002ae4 <HAL_TIM_OC_DelayElapsedCallback+0x224>)
 8002960:	4293      	cmp	r3, r2
 8002962:	d111      	bne.n	8002988 <HAL_TIM_OC_DelayElapsedCallback+0xc8>
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	7f1b      	ldrb	r3, [r3, #28]
 8002968:	2b20      	cmp	r3, #32
 800296a:	d10d      	bne.n	8002988 <HAL_TIM_OC_DelayElapsedCallback+0xc8>
		uint32_t current_time = __HAL_TIM_GET_COUNTER(htim);
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	681b      	ldr	r3, [r3, #0]
 8002970:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002972:	61fb      	str	r3, [r7, #28]

		ENGINE_Ignition_OutputCompareCallback(current_time);
 8002974:	69f8      	ldr	r0, [r7, #28]
 8002976:	f7ff ff77 	bl	8002868 <ENGINE_Ignition_OutputCompareCallback>

		uint32_t next_compare = current_time + 100;
 800297a:	69fb      	ldr	r3, [r7, #28]
 800297c:	3364      	adds	r3, #100	@ 0x64
 800297e:	61bb      	str	r3, [r7, #24]
		__HAL_TIM_SET_COMPARE(htim, TIM_CHANNEL_6, next_compare);
 8002980:	687b      	ldr	r3, [r7, #4]
 8002982:	681b      	ldr	r3, [r3, #0]
 8002984:	69ba      	ldr	r2, [r7, #24]
 8002986:	65da      	str	r2, [r3, #92]	@ 0x5c
	}

	if (htim->Instance == TIM1) {
 8002988:	687b      	ldr	r3, [r7, #4]
 800298a:	681b      	ldr	r3, [r3, #0]
 800298c:	4a55      	ldr	r2, [pc, #340]	@ (8002ae4 <HAL_TIM_OC_DelayElapsedCallback+0x224>)
 800298e:	4293      	cmp	r3, r2
 8002990:	f040 80bb 	bne.w	8002b0a <HAL_TIM_OC_DelayElapsedCallback+0x24a>
		if (htim->Channel == HAL_TIM_ACTIVE_CHANNEL_1) {
 8002994:	687b      	ldr	r3, [r7, #4]
 8002996:	7f1b      	ldrb	r3, [r3, #28]
 8002998:	2b01      	cmp	r3, #1
 800299a:	d126      	bne.n	80029ea <HAL_TIM_OC_DelayElapsedCallback+0x12a>
			if (injector_state[0].state == INJ_STATE_SCHEDULED) {
 800299c:	4b52      	ldr	r3, [pc, #328]	@ (8002ae8 <HAL_TIM_OC_DelayElapsedCallback+0x228>)
 800299e:	789b      	ldrb	r3, [r3, #2]
 80029a0:	2b01      	cmp	r3, #1
 80029a2:	d117      	bne.n	80029d4 <HAL_TIM_OC_DelayElapsedCallback+0x114>
				uint32_t scheduled_end = injector_state[0].pulse_start_time
 80029a4:	4b50      	ldr	r3, [pc, #320]	@ (8002ae8 <HAL_TIM_OC_DelayElapsedCallback+0x228>)
 80029a6:	685b      	ldr	r3, [r3, #4]
						+ injector_state[0].pulse_width_us;
 80029a8:	4a4f      	ldr	r2, [pc, #316]	@ (8002ae8 <HAL_TIM_OC_DelayElapsedCallback+0x228>)
 80029aa:	8812      	ldrh	r2, [r2, #0]
				uint32_t scheduled_end = injector_state[0].pulse_start_time
 80029ac:	4413      	add	r3, r2
 80029ae:	623b      	str	r3, [r7, #32]

				__HAL_TIM_SET_COMPARE(htim, TIM_CHANNEL_1, scheduled_end);
 80029b0:	687b      	ldr	r3, [r7, #4]
 80029b2:	681b      	ldr	r3, [r3, #0]
 80029b4:	6a3a      	ldr	r2, [r7, #32]
 80029b6:	635a      	str	r2, [r3, #52]	@ 0x34
				__HAL_TIM_SET_OC_MODE(htim, TIM_CHANNEL_1, TIM_OCMODE_INACTIVE);
 80029b8:	687b      	ldr	r3, [r7, #4]
 80029ba:	681b      	ldr	r3, [r3, #0]
 80029bc:	699a      	ldr	r2, [r3, #24]
 80029be:	4b4b      	ldr	r3, [pc, #300]	@ (8002aec <HAL_TIM_OC_DelayElapsedCallback+0x22c>)
 80029c0:	4013      	ands	r3, r2
 80029c2:	687a      	ldr	r2, [r7, #4]
 80029c4:	6812      	ldr	r2, [r2, #0]
 80029c6:	f043 0320 	orr.w	r3, r3, #32
 80029ca:	6193      	str	r3, [r2, #24]

				injector_state[0].state = INJ_STATE_ACTIVE;
 80029cc:	4b46      	ldr	r3, [pc, #280]	@ (8002ae8 <HAL_TIM_OC_DelayElapsedCallback+0x228>)
 80029ce:	2202      	movs	r2, #2
 80029d0:	709a      	strb	r2, [r3, #2]
 80029d2:	e00a      	b.n	80029ea <HAL_TIM_OC_DelayElapsedCallback+0x12a>
			} else {
				injector_state[0].state = INJ_STATE_IDLE;
 80029d4:	4b44      	ldr	r3, [pc, #272]	@ (8002ae8 <HAL_TIM_OC_DelayElapsedCallback+0x228>)
 80029d6:	2200      	movs	r2, #0
 80029d8:	709a      	strb	r2, [r3, #2]
				__HAL_TIM_DISABLE_IT(htim, TIM_IT_CC1);
 80029da:	687b      	ldr	r3, [r7, #4]
 80029dc:	681b      	ldr	r3, [r3, #0]
 80029de:	68da      	ldr	r2, [r3, #12]
 80029e0:	687b      	ldr	r3, [r7, #4]
 80029e2:	681b      	ldr	r3, [r3, #0]
 80029e4:	f022 0202 	bic.w	r2, r2, #2
 80029e8:	60da      	str	r2, [r3, #12]
			}
		}
		if (htim->Channel == HAL_TIM_ACTIVE_CHANNEL_2) {
 80029ea:	687b      	ldr	r3, [r7, #4]
 80029ec:	7f1b      	ldrb	r3, [r3, #28]
 80029ee:	2b02      	cmp	r3, #2
 80029f0:	d126      	bne.n	8002a40 <HAL_TIM_OC_DelayElapsedCallback+0x180>
			if (injector_state[1].state == INJ_STATE_SCHEDULED) {
 80029f2:	4b3d      	ldr	r3, [pc, #244]	@ (8002ae8 <HAL_TIM_OC_DelayElapsedCallback+0x228>)
 80029f4:	7a9b      	ldrb	r3, [r3, #10]
 80029f6:	2b01      	cmp	r3, #1
 80029f8:	d117      	bne.n	8002a2a <HAL_TIM_OC_DelayElapsedCallback+0x16a>
				uint32_t scheduled_end = injector_state[1].pulse_start_time
 80029fa:	4b3b      	ldr	r3, [pc, #236]	@ (8002ae8 <HAL_TIM_OC_DelayElapsedCallback+0x228>)
 80029fc:	68db      	ldr	r3, [r3, #12]
						+ injector_state[1].pulse_width_us;
 80029fe:	4a3a      	ldr	r2, [pc, #232]	@ (8002ae8 <HAL_TIM_OC_DelayElapsedCallback+0x228>)
 8002a00:	8912      	ldrh	r2, [r2, #8]
				uint32_t scheduled_end = injector_state[1].pulse_start_time
 8002a02:	4413      	add	r3, r2
 8002a04:	627b      	str	r3, [r7, #36]	@ 0x24

				__HAL_TIM_SET_COMPARE(htim, TIM_CHANNEL_2, scheduled_end);
 8002a06:	687b      	ldr	r3, [r7, #4]
 8002a08:	681b      	ldr	r3, [r3, #0]
 8002a0a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002a0c:	639a      	str	r2, [r3, #56]	@ 0x38
				__HAL_TIM_SET_OC_MODE(htim, TIM_CHANNEL_2, TIM_OCMODE_INACTIVE);
 8002a0e:	687b      	ldr	r3, [r7, #4]
 8002a10:	681b      	ldr	r3, [r3, #0]
 8002a12:	699a      	ldr	r2, [r3, #24]
 8002a14:	4b36      	ldr	r3, [pc, #216]	@ (8002af0 <HAL_TIM_OC_DelayElapsedCallback+0x230>)
 8002a16:	4013      	ands	r3, r2
 8002a18:	687a      	ldr	r2, [r7, #4]
 8002a1a:	6812      	ldr	r2, [r2, #0]
 8002a1c:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8002a20:	6193      	str	r3, [r2, #24]

				injector_state[1].state = INJ_STATE_ACTIVE;
 8002a22:	4b31      	ldr	r3, [pc, #196]	@ (8002ae8 <HAL_TIM_OC_DelayElapsedCallback+0x228>)
 8002a24:	2202      	movs	r2, #2
 8002a26:	729a      	strb	r2, [r3, #10]
 8002a28:	e00a      	b.n	8002a40 <HAL_TIM_OC_DelayElapsedCallback+0x180>
			} else {
				injector_state[1].state = INJ_STATE_IDLE;
 8002a2a:	4b2f      	ldr	r3, [pc, #188]	@ (8002ae8 <HAL_TIM_OC_DelayElapsedCallback+0x228>)
 8002a2c:	2200      	movs	r2, #0
 8002a2e:	729a      	strb	r2, [r3, #10]
				__HAL_TIM_DISABLE_IT(htim, TIM_IT_CC2);
 8002a30:	687b      	ldr	r3, [r7, #4]
 8002a32:	681b      	ldr	r3, [r3, #0]
 8002a34:	68da      	ldr	r2, [r3, #12]
 8002a36:	687b      	ldr	r3, [r7, #4]
 8002a38:	681b      	ldr	r3, [r3, #0]
 8002a3a:	f022 0204 	bic.w	r2, r2, #4
 8002a3e:	60da      	str	r2, [r3, #12]
			}
		}
		if (htim->Channel == HAL_TIM_ACTIVE_CHANNEL_3) {
 8002a40:	687b      	ldr	r3, [r7, #4]
 8002a42:	7f1b      	ldrb	r3, [r3, #28]
 8002a44:	2b04      	cmp	r3, #4
 8002a46:	d126      	bne.n	8002a96 <HAL_TIM_OC_DelayElapsedCallback+0x1d6>
			if (injector_state[2].state == INJ_STATE_SCHEDULED) {
 8002a48:	4b27      	ldr	r3, [pc, #156]	@ (8002ae8 <HAL_TIM_OC_DelayElapsedCallback+0x228>)
 8002a4a:	7c9b      	ldrb	r3, [r3, #18]
 8002a4c:	2b01      	cmp	r3, #1
 8002a4e:	d117      	bne.n	8002a80 <HAL_TIM_OC_DelayElapsedCallback+0x1c0>
				uint32_t scheduled_end = injector_state[2].pulse_start_time
 8002a50:	4b25      	ldr	r3, [pc, #148]	@ (8002ae8 <HAL_TIM_OC_DelayElapsedCallback+0x228>)
 8002a52:	695b      	ldr	r3, [r3, #20]
						+ injector_state[2].pulse_width_us;
 8002a54:	4a24      	ldr	r2, [pc, #144]	@ (8002ae8 <HAL_TIM_OC_DelayElapsedCallback+0x228>)
 8002a56:	8a12      	ldrh	r2, [r2, #16]
				uint32_t scheduled_end = injector_state[2].pulse_start_time
 8002a58:	4413      	add	r3, r2
 8002a5a:	62bb      	str	r3, [r7, #40]	@ 0x28

				__HAL_TIM_SET_COMPARE(htim, TIM_CHANNEL_3, scheduled_end);
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	681b      	ldr	r3, [r3, #0]
 8002a60:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8002a62:	63da      	str	r2, [r3, #60]	@ 0x3c
				__HAL_TIM_SET_OC_MODE(htim, TIM_CHANNEL_3, TIM_OCMODE_INACTIVE);
 8002a64:	687b      	ldr	r3, [r7, #4]
 8002a66:	681b      	ldr	r3, [r3, #0]
 8002a68:	69da      	ldr	r2, [r3, #28]
 8002a6a:	4b20      	ldr	r3, [pc, #128]	@ (8002aec <HAL_TIM_OC_DelayElapsedCallback+0x22c>)
 8002a6c:	4013      	ands	r3, r2
 8002a6e:	687a      	ldr	r2, [r7, #4]
 8002a70:	6812      	ldr	r2, [r2, #0]
 8002a72:	f043 0320 	orr.w	r3, r3, #32
 8002a76:	61d3      	str	r3, [r2, #28]

				injector_state[2].state = INJ_STATE_ACTIVE;
 8002a78:	4b1b      	ldr	r3, [pc, #108]	@ (8002ae8 <HAL_TIM_OC_DelayElapsedCallback+0x228>)
 8002a7a:	2202      	movs	r2, #2
 8002a7c:	749a      	strb	r2, [r3, #18]
 8002a7e:	e00a      	b.n	8002a96 <HAL_TIM_OC_DelayElapsedCallback+0x1d6>
			} else {
				injector_state[2].state = INJ_STATE_IDLE;
 8002a80:	4b19      	ldr	r3, [pc, #100]	@ (8002ae8 <HAL_TIM_OC_DelayElapsedCallback+0x228>)
 8002a82:	2200      	movs	r2, #0
 8002a84:	749a      	strb	r2, [r3, #18]
				__HAL_TIM_DISABLE_IT(htim, TIM_IT_CC3);
 8002a86:	687b      	ldr	r3, [r7, #4]
 8002a88:	681b      	ldr	r3, [r3, #0]
 8002a8a:	68da      	ldr	r2, [r3, #12]
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	681b      	ldr	r3, [r3, #0]
 8002a90:	f022 0208 	bic.w	r2, r2, #8
 8002a94:	60da      	str	r2, [r3, #12]
			}
		}
		if (htim->Channel == HAL_TIM_ACTIVE_CHANNEL_4) {
 8002a96:	687b      	ldr	r3, [r7, #4]
 8002a98:	7f1b      	ldrb	r3, [r3, #28]
 8002a9a:	2b08      	cmp	r3, #8
 8002a9c:	d135      	bne.n	8002b0a <HAL_TIM_OC_DelayElapsedCallback+0x24a>
			if (injector_state[3].state == INJ_STATE_SCHEDULED) {
 8002a9e:	4b12      	ldr	r3, [pc, #72]	@ (8002ae8 <HAL_TIM_OC_DelayElapsedCallback+0x228>)
 8002aa0:	7e9b      	ldrb	r3, [r3, #26]
 8002aa2:	2b01      	cmp	r3, #1
 8002aa4:	d126      	bne.n	8002af4 <HAL_TIM_OC_DelayElapsedCallback+0x234>
				uint32_t scheduled_end = injector_state[3].pulse_start_time
 8002aa6:	4b10      	ldr	r3, [pc, #64]	@ (8002ae8 <HAL_TIM_OC_DelayElapsedCallback+0x228>)
 8002aa8:	69db      	ldr	r3, [r3, #28]
						+ injector_state[3].pulse_width_us;
 8002aaa:	4a0f      	ldr	r2, [pc, #60]	@ (8002ae8 <HAL_TIM_OC_DelayElapsedCallback+0x228>)
 8002aac:	8b12      	ldrh	r2, [r2, #24]
				uint32_t scheduled_end = injector_state[3].pulse_start_time
 8002aae:	4413      	add	r3, r2
 8002ab0:	62fb      	str	r3, [r7, #44]	@ 0x2c

				__HAL_TIM_SET_COMPARE(htim, TIM_CHANNEL_4, scheduled_end);
 8002ab2:	687b      	ldr	r3, [r7, #4]
 8002ab4:	681b      	ldr	r3, [r3, #0]
 8002ab6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002ab8:	641a      	str	r2, [r3, #64]	@ 0x40
				__HAL_TIM_SET_OC_MODE(htim, TIM_CHANNEL_4, TIM_OCMODE_INACTIVE);
 8002aba:	687b      	ldr	r3, [r7, #4]
 8002abc:	681b      	ldr	r3, [r3, #0]
 8002abe:	69da      	ldr	r2, [r3, #28]
 8002ac0:	4b0b      	ldr	r3, [pc, #44]	@ (8002af0 <HAL_TIM_OC_DelayElapsedCallback+0x230>)
 8002ac2:	4013      	ands	r3, r2
 8002ac4:	687a      	ldr	r2, [r7, #4]
 8002ac6:	6812      	ldr	r2, [r2, #0]
 8002ac8:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8002acc:	61d3      	str	r3, [r2, #28]


				injector_state[3].state = INJ_STATE_ACTIVE;
 8002ace:	4b06      	ldr	r3, [pc, #24]	@ (8002ae8 <HAL_TIM_OC_DelayElapsedCallback+0x228>)
 8002ad0:	2202      	movs	r2, #2
 8002ad2:	769a      	strb	r2, [r3, #26]
 8002ad4:	e019      	b.n	8002b0a <HAL_TIM_OC_DelayElapsedCallback+0x24a>
 8002ad6:	bf00      	nop
 8002ad8:	40000c00 	.word	0x40000c00
 8002adc:	240002cc 	.word	0x240002cc
 8002ae0:	24000308 	.word	0x24000308
 8002ae4:	40010000 	.word	0x40010000
 8002ae8:	24000574 	.word	0x24000574
 8002aec:	fffeff8f 	.word	0xfffeff8f
 8002af0:	feff8fff 	.word	0xfeff8fff
			} else {
				injector_state[3].state = INJ_STATE_IDLE;
 8002af4:	4b62      	ldr	r3, [pc, #392]	@ (8002c80 <HAL_TIM_OC_DelayElapsedCallback+0x3c0>)
 8002af6:	2200      	movs	r2, #0
 8002af8:	769a      	strb	r2, [r3, #26]
				__HAL_TIM_DISABLE_IT(htim, TIM_IT_CC4);
 8002afa:	687b      	ldr	r3, [r7, #4]
 8002afc:	681b      	ldr	r3, [r3, #0]
 8002afe:	68da      	ldr	r2, [r3, #12]
 8002b00:	687b      	ldr	r3, [r7, #4]
 8002b02:	681b      	ldr	r3, [r3, #0]
 8002b04:	f022 0210 	bic.w	r2, r2, #16
 8002b08:	60da      	str	r2, [r3, #12]
			}
		}
	}

	if (htim->Instance == TIM4) {
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	681b      	ldr	r3, [r3, #0]
 8002b0e:	4a5d      	ldr	r2, [pc, #372]	@ (8002c84 <HAL_TIM_OC_DelayElapsedCallback+0x3c4>)
 8002b10:	4293      	cmp	r3, r2
 8002b12:	f040 80b0 	bne.w	8002c76 <HAL_TIM_OC_DelayElapsedCallback+0x3b6>
		if (htim->Channel == HAL_TIM_ACTIVE_CHANNEL_1) {
 8002b16:	687b      	ldr	r3, [r7, #4]
 8002b18:	7f1b      	ldrb	r3, [r3, #28]
 8002b1a:	2b01      	cmp	r3, #1
 8002b1c:	d125      	bne.n	8002b6a <HAL_TIM_OC_DelayElapsedCallback+0x2aa>
			if (ignition_state[0].state == IGN_STATE_DWELL) {
 8002b1e:	4b5a      	ldr	r3, [pc, #360]	@ (8002c88 <HAL_TIM_OC_DelayElapsedCallback+0x3c8>)
 8002b20:	7a1b      	ldrb	r3, [r3, #8]
 8002b22:	2b01      	cmp	r3, #1
 8002b24:	d112      	bne.n	8002b4c <HAL_TIM_OC_DelayElapsedCallback+0x28c>

				__HAL_TIM_SET_COMPARE(htim, TIM_CHANNEL_1,
 8002b26:	4b58      	ldr	r3, [pc, #352]	@ (8002c88 <HAL_TIM_OC_DelayElapsedCallback+0x3c8>)
 8002b28:	885a      	ldrh	r2, [r3, #2]
 8002b2a:	687b      	ldr	r3, [r7, #4]
 8002b2c:	681b      	ldr	r3, [r3, #0]
 8002b2e:	635a      	str	r2, [r3, #52]	@ 0x34
						ignition_state[0].spark_time_us);
				__HAL_TIM_SET_OC_MODE(htim, TIM_CHANNEL_1, TIM_OCMODE_INACTIVE);
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	681b      	ldr	r3, [r3, #0]
 8002b34:	699a      	ldr	r2, [r3, #24]
 8002b36:	4b55      	ldr	r3, [pc, #340]	@ (8002c8c <HAL_TIM_OC_DelayElapsedCallback+0x3cc>)
 8002b38:	4013      	ands	r3, r2
 8002b3a:	687a      	ldr	r2, [r7, #4]
 8002b3c:	6812      	ldr	r2, [r2, #0]
 8002b3e:	f043 0320 	orr.w	r3, r3, #32
 8002b42:	6193      	str	r3, [r2, #24]

				ignition_state[0].state = IGN_STATE_SPARK;
 8002b44:	4b50      	ldr	r3, [pc, #320]	@ (8002c88 <HAL_TIM_OC_DelayElapsedCallback+0x3c8>)
 8002b46:	2202      	movs	r2, #2
 8002b48:	721a      	strb	r2, [r3, #8]
 8002b4a:	e00e      	b.n	8002b6a <HAL_TIM_OC_DelayElapsedCallback+0x2aa>
			} else if (ignition_state[0].state == IGN_STATE_SPARK) {
 8002b4c:	4b4e      	ldr	r3, [pc, #312]	@ (8002c88 <HAL_TIM_OC_DelayElapsedCallback+0x3c8>)
 8002b4e:	7a1b      	ldrb	r3, [r3, #8]
 8002b50:	2b02      	cmp	r3, #2
 8002b52:	d10a      	bne.n	8002b6a <HAL_TIM_OC_DelayElapsedCallback+0x2aa>
				ignition_state[0].state = IGN_STATE_IDLE;
 8002b54:	4b4c      	ldr	r3, [pc, #304]	@ (8002c88 <HAL_TIM_OC_DelayElapsedCallback+0x3c8>)
 8002b56:	2200      	movs	r2, #0
 8002b58:	721a      	strb	r2, [r3, #8]
				__HAL_TIM_DISABLE_IT(htim, TIM_IT_CC1);
 8002b5a:	687b      	ldr	r3, [r7, #4]
 8002b5c:	681b      	ldr	r3, [r3, #0]
 8002b5e:	68da      	ldr	r2, [r3, #12]
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	681b      	ldr	r3, [r3, #0]
 8002b64:	f022 0202 	bic.w	r2, r2, #2
 8002b68:	60da      	str	r2, [r3, #12]
			}
		}
		if (htim->Channel == HAL_TIM_ACTIVE_CHANNEL_2) {
 8002b6a:	687b      	ldr	r3, [r7, #4]
 8002b6c:	7f1b      	ldrb	r3, [r3, #28]
 8002b6e:	2b02      	cmp	r3, #2
 8002b70:	d125      	bne.n	8002bbe <HAL_TIM_OC_DelayElapsedCallback+0x2fe>
			if (ignition_state[1].state == IGN_STATE_DWELL) {
 8002b72:	4b45      	ldr	r3, [pc, #276]	@ (8002c88 <HAL_TIM_OC_DelayElapsedCallback+0x3c8>)
 8002b74:	7d1b      	ldrb	r3, [r3, #20]
 8002b76:	2b01      	cmp	r3, #1
 8002b78:	d112      	bne.n	8002ba0 <HAL_TIM_OC_DelayElapsedCallback+0x2e0>

				__HAL_TIM_SET_COMPARE(htim, TIM_CHANNEL_2,
 8002b7a:	4b43      	ldr	r3, [pc, #268]	@ (8002c88 <HAL_TIM_OC_DelayElapsedCallback+0x3c8>)
 8002b7c:	89da      	ldrh	r2, [r3, #14]
 8002b7e:	687b      	ldr	r3, [r7, #4]
 8002b80:	681b      	ldr	r3, [r3, #0]
 8002b82:	639a      	str	r2, [r3, #56]	@ 0x38
						ignition_state[1].spark_time_us);
				__HAL_TIM_SET_OC_MODE(htim, TIM_CHANNEL_2, TIM_OCMODE_INACTIVE);
 8002b84:	687b      	ldr	r3, [r7, #4]
 8002b86:	681b      	ldr	r3, [r3, #0]
 8002b88:	699a      	ldr	r2, [r3, #24]
 8002b8a:	4b41      	ldr	r3, [pc, #260]	@ (8002c90 <HAL_TIM_OC_DelayElapsedCallback+0x3d0>)
 8002b8c:	4013      	ands	r3, r2
 8002b8e:	687a      	ldr	r2, [r7, #4]
 8002b90:	6812      	ldr	r2, [r2, #0]
 8002b92:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8002b96:	6193      	str	r3, [r2, #24]

				ignition_state[1].state = IGN_STATE_SPARK;
 8002b98:	4b3b      	ldr	r3, [pc, #236]	@ (8002c88 <HAL_TIM_OC_DelayElapsedCallback+0x3c8>)
 8002b9a:	2202      	movs	r2, #2
 8002b9c:	751a      	strb	r2, [r3, #20]
 8002b9e:	e00e      	b.n	8002bbe <HAL_TIM_OC_DelayElapsedCallback+0x2fe>
			} else if (ignition_state[1].state == IGN_STATE_SPARK) {
 8002ba0:	4b39      	ldr	r3, [pc, #228]	@ (8002c88 <HAL_TIM_OC_DelayElapsedCallback+0x3c8>)
 8002ba2:	7d1b      	ldrb	r3, [r3, #20]
 8002ba4:	2b02      	cmp	r3, #2
 8002ba6:	d10a      	bne.n	8002bbe <HAL_TIM_OC_DelayElapsedCallback+0x2fe>
				ignition_state[1].state = IGN_STATE_IDLE;
 8002ba8:	4b37      	ldr	r3, [pc, #220]	@ (8002c88 <HAL_TIM_OC_DelayElapsedCallback+0x3c8>)
 8002baa:	2200      	movs	r2, #0
 8002bac:	751a      	strb	r2, [r3, #20]
				__HAL_TIM_DISABLE_IT(htim, TIM_IT_CC2);
 8002bae:	687b      	ldr	r3, [r7, #4]
 8002bb0:	681b      	ldr	r3, [r3, #0]
 8002bb2:	68da      	ldr	r2, [r3, #12]
 8002bb4:	687b      	ldr	r3, [r7, #4]
 8002bb6:	681b      	ldr	r3, [r3, #0]
 8002bb8:	f022 0204 	bic.w	r2, r2, #4
 8002bbc:	60da      	str	r2, [r3, #12]
			}
		}
		if (htim->Channel == HAL_TIM_ACTIVE_CHANNEL_3) {
 8002bbe:	687b      	ldr	r3, [r7, #4]
 8002bc0:	7f1b      	ldrb	r3, [r3, #28]
 8002bc2:	2b04      	cmp	r3, #4
 8002bc4:	d129      	bne.n	8002c1a <HAL_TIM_OC_DelayElapsedCallback+0x35a>
			if (ignition_state[2].state == IGN_STATE_DWELL) {
 8002bc6:	4b30      	ldr	r3, [pc, #192]	@ (8002c88 <HAL_TIM_OC_DelayElapsedCallback+0x3c8>)
 8002bc8:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002bcc:	2b01      	cmp	r3, #1
 8002bce:	d113      	bne.n	8002bf8 <HAL_TIM_OC_DelayElapsedCallback+0x338>

				__HAL_TIM_SET_COMPARE(htim, TIM_CHANNEL_3,
 8002bd0:	4b2d      	ldr	r3, [pc, #180]	@ (8002c88 <HAL_TIM_OC_DelayElapsedCallback+0x3c8>)
 8002bd2:	8b5a      	ldrh	r2, [r3, #26]
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	681b      	ldr	r3, [r3, #0]
 8002bd8:	63da      	str	r2, [r3, #60]	@ 0x3c
						ignition_state[2].spark_time_us);
				__HAL_TIM_SET_OC_MODE(htim, TIM_CHANNEL_3, TIM_OCMODE_INACTIVE);
 8002bda:	687b      	ldr	r3, [r7, #4]
 8002bdc:	681b      	ldr	r3, [r3, #0]
 8002bde:	69da      	ldr	r2, [r3, #28]
 8002be0:	4b2a      	ldr	r3, [pc, #168]	@ (8002c8c <HAL_TIM_OC_DelayElapsedCallback+0x3cc>)
 8002be2:	4013      	ands	r3, r2
 8002be4:	687a      	ldr	r2, [r7, #4]
 8002be6:	6812      	ldr	r2, [r2, #0]
 8002be8:	f043 0320 	orr.w	r3, r3, #32
 8002bec:	61d3      	str	r3, [r2, #28]

				ignition_state[2].state = IGN_STATE_SPARK;
 8002bee:	4b26      	ldr	r3, [pc, #152]	@ (8002c88 <HAL_TIM_OC_DelayElapsedCallback+0x3c8>)
 8002bf0:	2202      	movs	r2, #2
 8002bf2:	f883 2020 	strb.w	r2, [r3, #32]
 8002bf6:	e010      	b.n	8002c1a <HAL_TIM_OC_DelayElapsedCallback+0x35a>
			} else if (ignition_state[2].state == IGN_STATE_SPARK) {
 8002bf8:	4b23      	ldr	r3, [pc, #140]	@ (8002c88 <HAL_TIM_OC_DelayElapsedCallback+0x3c8>)
 8002bfa:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002bfe:	2b02      	cmp	r3, #2
 8002c00:	d10b      	bne.n	8002c1a <HAL_TIM_OC_DelayElapsedCallback+0x35a>
				ignition_state[2].state = IGN_STATE_IDLE;
 8002c02:	4b21      	ldr	r3, [pc, #132]	@ (8002c88 <HAL_TIM_OC_DelayElapsedCallback+0x3c8>)
 8002c04:	2200      	movs	r2, #0
 8002c06:	f883 2020 	strb.w	r2, [r3, #32]
				__HAL_TIM_DISABLE_IT(htim, TIM_IT_CC3);
 8002c0a:	687b      	ldr	r3, [r7, #4]
 8002c0c:	681b      	ldr	r3, [r3, #0]
 8002c0e:	68da      	ldr	r2, [r3, #12]
 8002c10:	687b      	ldr	r3, [r7, #4]
 8002c12:	681b      	ldr	r3, [r3, #0]
 8002c14:	f022 0208 	bic.w	r2, r2, #8
 8002c18:	60da      	str	r2, [r3, #12]
			}
		}
		if (htim->Channel == HAL_TIM_ACTIVE_CHANNEL_4) {
 8002c1a:	687b      	ldr	r3, [r7, #4]
 8002c1c:	7f1b      	ldrb	r3, [r3, #28]
 8002c1e:	2b08      	cmp	r3, #8
 8002c20:	d129      	bne.n	8002c76 <HAL_TIM_OC_DelayElapsedCallback+0x3b6>
			if (ignition_state[3].state == IGN_STATE_DWELL) {
 8002c22:	4b19      	ldr	r3, [pc, #100]	@ (8002c88 <HAL_TIM_OC_DelayElapsedCallback+0x3c8>)
 8002c24:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 8002c28:	2b01      	cmp	r3, #1
 8002c2a:	d113      	bne.n	8002c54 <HAL_TIM_OC_DelayElapsedCallback+0x394>

				__HAL_TIM_SET_COMPARE(htim, TIM_CHANNEL_4,
 8002c2c:	4b16      	ldr	r3, [pc, #88]	@ (8002c88 <HAL_TIM_OC_DelayElapsedCallback+0x3c8>)
 8002c2e:	8cda      	ldrh	r2, [r3, #38]	@ 0x26
 8002c30:	687b      	ldr	r3, [r7, #4]
 8002c32:	681b      	ldr	r3, [r3, #0]
 8002c34:	641a      	str	r2, [r3, #64]	@ 0x40
						ignition_state[3].spark_time_us);
				__HAL_TIM_SET_OC_MODE(htim, TIM_CHANNEL_4, TIM_OCMODE_INACTIVE);
 8002c36:	687b      	ldr	r3, [r7, #4]
 8002c38:	681b      	ldr	r3, [r3, #0]
 8002c3a:	69da      	ldr	r2, [r3, #28]
 8002c3c:	4b14      	ldr	r3, [pc, #80]	@ (8002c90 <HAL_TIM_OC_DelayElapsedCallback+0x3d0>)
 8002c3e:	4013      	ands	r3, r2
 8002c40:	687a      	ldr	r2, [r7, #4]
 8002c42:	6812      	ldr	r2, [r2, #0]
 8002c44:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8002c48:	61d3      	str	r3, [r2, #28]

				ignition_state[3].state = IGN_STATE_SPARK;
 8002c4a:	4b0f      	ldr	r3, [pc, #60]	@ (8002c88 <HAL_TIM_OC_DelayElapsedCallback+0x3c8>)
 8002c4c:	2202      	movs	r2, #2
 8002c4e:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c
				ignition_state[3].state = IGN_STATE_IDLE;
				__HAL_TIM_DISABLE_IT(htim, TIM_IT_CC4);
			}
		}
	}
}
 8002c52:	e010      	b.n	8002c76 <HAL_TIM_OC_DelayElapsedCallback+0x3b6>
			} else if (ignition_state[3].state == IGN_STATE_SPARK) {
 8002c54:	4b0c      	ldr	r3, [pc, #48]	@ (8002c88 <HAL_TIM_OC_DelayElapsedCallback+0x3c8>)
 8002c56:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 8002c5a:	2b02      	cmp	r3, #2
 8002c5c:	d10b      	bne.n	8002c76 <HAL_TIM_OC_DelayElapsedCallback+0x3b6>
				ignition_state[3].state = IGN_STATE_IDLE;
 8002c5e:	4b0a      	ldr	r3, [pc, #40]	@ (8002c88 <HAL_TIM_OC_DelayElapsedCallback+0x3c8>)
 8002c60:	2200      	movs	r2, #0
 8002c62:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c
				__HAL_TIM_DISABLE_IT(htim, TIM_IT_CC4);
 8002c66:	687b      	ldr	r3, [r7, #4]
 8002c68:	681b      	ldr	r3, [r3, #0]
 8002c6a:	68da      	ldr	r2, [r3, #12]
 8002c6c:	687b      	ldr	r3, [r7, #4]
 8002c6e:	681b      	ldr	r3, [r3, #0]
 8002c70:	f022 0210 	bic.w	r2, r2, #16
 8002c74:	60da      	str	r2, [r3, #12]
}
 8002c76:	bf00      	nop
 8002c78:	3734      	adds	r7, #52	@ 0x34
 8002c7a:	46bd      	mov	sp, r7
 8002c7c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002c7e:	bf00      	nop
 8002c80:	24000574 	.word	0x24000574
 8002c84:	40000800 	.word	0x40000800
 8002c88:	24000594 	.word	0x24000594
 8002c8c:	fffeff8f 	.word	0xfffeff8f
 8002c90:	feff8fff 	.word	0xfeff8fff

08002c94 <I2C_Scanner>:

void I2C_Scanner(I2C_HandleTypeDef *hi2c) {
 8002c94:	b580      	push	{r7, lr}
 8002c96:	b088      	sub	sp, #32
 8002c98:	af00      	add	r7, sp, #0
 8002c9a:	6078      	str	r0, [r7, #4]
	char smallBuf[16];
	uint8_t devices_found = 0;
 8002c9c:	2300      	movs	r3, #0
 8002c9e:	77fb      	strb	r3, [r7, #31]

	printf("\r\n--- Scanning I2C bus ---\r\n");
 8002ca0:	481e      	ldr	r0, [pc, #120]	@ (8002d1c <I2C_Scanner+0x88>)
 8002ca2:	f00e fcfd 	bl	80116a0 <puts>

	for (uint8_t addr = 1; addr < 128; addr++) {
 8002ca6:	2301      	movs	r3, #1
 8002ca8:	77bb      	strb	r3, [r7, #30]
 8002caa:	e020      	b.n	8002cee <I2C_Scanner+0x5a>
		if (HAL_I2C_IsDeviceReady(hi2c, (uint16_t) (addr << 1), 2, 10)
 8002cac:	7fbb      	ldrb	r3, [r7, #30]
 8002cae:	b29b      	uxth	r3, r3
 8002cb0:	005b      	lsls	r3, r3, #1
 8002cb2:	b299      	uxth	r1, r3
 8002cb4:	230a      	movs	r3, #10
 8002cb6:	2202      	movs	r2, #2
 8002cb8:	6878      	ldr	r0, [r7, #4]
 8002cba:	f004 ff7d 	bl	8007bb8 <HAL_I2C_IsDeviceReady>
 8002cbe:	4603      	mov	r3, r0
 8002cc0:	2b00      	cmp	r3, #0
 8002cc2:	d111      	bne.n	8002ce8 <I2C_Scanner+0x54>
				== HAL_OK) {

			snprintf(smallBuf, sizeof(smallBuf), "0x%02X", addr);
 8002cc4:	7fbb      	ldrb	r3, [r7, #30]
 8002cc6:	f107 000c 	add.w	r0, r7, #12
 8002cca:	4a15      	ldr	r2, [pc, #84]	@ (8002d20 <I2C_Scanner+0x8c>)
 8002ccc:	2110      	movs	r1, #16
 8002cce:	f00e fcef 	bl	80116b0 <sniprintf>
			printf("Device found at: %s (8-bit: 0x%02X)\r\n", smallBuf,
 8002cd2:	7fbb      	ldrb	r3, [r7, #30]
 8002cd4:	005a      	lsls	r2, r3, #1
 8002cd6:	f107 030c 	add.w	r3, r7, #12
 8002cda:	4619      	mov	r1, r3
 8002cdc:	4811      	ldr	r0, [pc, #68]	@ (8002d24 <I2C_Scanner+0x90>)
 8002cde:	f00e fc77 	bl	80115d0 <iprintf>
					addr << 1);

			devices_found++;
 8002ce2:	7ffb      	ldrb	r3, [r7, #31]
 8002ce4:	3301      	adds	r3, #1
 8002ce6:	77fb      	strb	r3, [r7, #31]
	for (uint8_t addr = 1; addr < 128; addr++) {
 8002ce8:	7fbb      	ldrb	r3, [r7, #30]
 8002cea:	3301      	adds	r3, #1
 8002cec:	77bb      	strb	r3, [r7, #30]
 8002cee:	f997 301e 	ldrsb.w	r3, [r7, #30]
 8002cf2:	2b00      	cmp	r3, #0
 8002cf4:	dada      	bge.n	8002cac <I2C_Scanner+0x18>
		}
	}

	if (devices_found == 0) {
 8002cf6:	7ffb      	ldrb	r3, [r7, #31]
 8002cf8:	2b00      	cmp	r3, #0
 8002cfa:	d103      	bne.n	8002d04 <I2C_Scanner+0x70>
		printf("No I2C devices found!\r\n");
 8002cfc:	480a      	ldr	r0, [pc, #40]	@ (8002d28 <I2C_Scanner+0x94>)
 8002cfe:	f00e fccf 	bl	80116a0 <puts>
 8002d02:	e004      	b.n	8002d0e <I2C_Scanner+0x7a>
	} else {
		printf("\r\nTotal devices found: %u\r\n", devices_found);
 8002d04:	7ffb      	ldrb	r3, [r7, #31]
 8002d06:	4619      	mov	r1, r3
 8002d08:	4808      	ldr	r0, [pc, #32]	@ (8002d2c <I2C_Scanner+0x98>)
 8002d0a:	f00e fc61 	bl	80115d0 <iprintf>
	}

	printf("--- Scan Complete ---\r\n");
 8002d0e:	4808      	ldr	r0, [pc, #32]	@ (8002d30 <I2C_Scanner+0x9c>)
 8002d10:	f00e fcc6 	bl	80116a0 <puts>
}
 8002d14:	bf00      	nop
 8002d16:	3720      	adds	r7, #32
 8002d18:	46bd      	mov	sp, r7
 8002d1a:	bd80      	pop	{r7, pc}
 8002d1c:	08014398 	.word	0x08014398
 8002d20:	080143b4 	.word	0x080143b4
 8002d24:	080143bc 	.word	0x080143bc
 8002d28:	080143e4 	.word	0x080143e4
 8002d2c:	080143fc 	.word	0x080143fc
 8002d30:	08014418 	.word	0x08014418

08002d34 <ADC_GenerateJSON>:

char* ADC_GenerateJSON(void) {
 8002d34:	b580      	push	{r7, lr}
 8002d36:	b08a      	sub	sp, #40	@ 0x28
 8002d38:	af00      	add	r7, sp, #0
	cJSON *root = cJSON_CreateObject();
 8002d3a:	f7ff f92b 	bl	8001f94 <cJSON_CreateObject>
 8002d3e:	61f8      	str	r0, [r7, #28]

	if (root == NULL) {
 8002d40:	69fb      	ldr	r3, [r7, #28]
 8002d42:	2b00      	cmp	r3, #0
 8002d44:	d101      	bne.n	8002d4a <ADC_GenerateJSON+0x16>
		return NULL;
 8002d46:	2300      	movs	r3, #0
 8002d48:	e0a8      	b.n	8002e9c <ADC_GenerateJSON+0x168>
	}

	cJSON *adc_u16_array = cJSON_CreateArray();
 8002d4a:	f7ff f90f 	bl	8001f6c <cJSON_CreateArray>
 8002d4e:	61b8      	str	r0, [r7, #24]
	for (int i = 0; i < 8; i++) {
 8002d50:	2300      	movs	r3, #0
 8002d52:	627b      	str	r3, [r7, #36]	@ 0x24
 8002d54:	e032      	b.n	8002dbc <ADC_GenerateJSON+0x88>
		cJSON *sensor = cJSON_CreateObject();
 8002d56:	f7ff f91d 	bl	8001f94 <cJSON_CreateObject>
 8002d5a:	6038      	str	r0, [r7, #0]
		cJSON_AddStringToObject(sensor, "sensor", AD7998_U16_GetSensorName(i));
 8002d5c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002d5e:	b2db      	uxtb	r3, r3
 8002d60:	4618      	mov	r0, r3
 8002d62:	f7fd fe5f 	bl	8000a24 <AD7998_U16_GetSensorName>
 8002d66:	4603      	mov	r3, r0
 8002d68:	461a      	mov	r2, r3
 8002d6a:	494e      	ldr	r1, [pc, #312]	@ (8002ea4 <ADC_GenerateJSON+0x170>)
 8002d6c:	6838      	ldr	r0, [r7, #0]
 8002d6e:	f7ff f823 	bl	8001db8 <cJSON_AddStringToObject>
		cJSON_AddNumberToObject(sensor, "raw", adc_u16.raw_values[i]);
 8002d72:	4a4d      	ldr	r2, [pc, #308]	@ (8002ea8 <ADC_GenerateJSON+0x174>)
 8002d74:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002d76:	3304      	adds	r3, #4
 8002d78:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8002d7c:	ee07 3a90 	vmov	s15, r3
 8002d80:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 8002d84:	eeb0 0b47 	vmov.f64	d0, d7
 8002d88:	4948      	ldr	r1, [pc, #288]	@ (8002eac <ADC_GenerateJSON+0x178>)
 8002d8a:	6838      	ldr	r0, [r7, #0]
 8002d8c:	f7fe fff0 	bl	8001d70 <cJSON_AddNumberToObject>
		cJSON_AddNumberToObject(sensor, "voltage", adc_u16.voltages[i]);
 8002d90:	4a45      	ldr	r2, [pc, #276]	@ (8002ea8 <ADC_GenerateJSON+0x174>)
 8002d92:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002d94:	3306      	adds	r3, #6
 8002d96:	009b      	lsls	r3, r3, #2
 8002d98:	4413      	add	r3, r2
 8002d9a:	edd3 7a00 	vldr	s15, [r3]
 8002d9e:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8002da2:	eeb0 0b47 	vmov.f64	d0, d7
 8002da6:	4942      	ldr	r1, [pc, #264]	@ (8002eb0 <ADC_GenerateJSON+0x17c>)
 8002da8:	6838      	ldr	r0, [r7, #0]
 8002daa:	f7fe ffe1 	bl	8001d70 <cJSON_AddNumberToObject>
		cJSON_AddItemToArray(adc_u16_array, sensor);
 8002dae:	6839      	ldr	r1, [r7, #0]
 8002db0:	69b8      	ldr	r0, [r7, #24]
 8002db2:	f7fe ff58 	bl	8001c66 <cJSON_AddItemToArray>
	for (int i = 0; i < 8; i++) {
 8002db6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002db8:	3301      	adds	r3, #1
 8002dba:	627b      	str	r3, [r7, #36]	@ 0x24
 8002dbc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002dbe:	2b07      	cmp	r3, #7
 8002dc0:	ddc9      	ble.n	8002d56 <ADC_GenerateJSON+0x22>
	}
	cJSON_AddItemToObject(root, "adc_u16", adc_u16_array);
 8002dc2:	69ba      	ldr	r2, [r7, #24]
 8002dc4:	493b      	ldr	r1, [pc, #236]	@ (8002eb4 <ADC_GenerateJSON+0x180>)
 8002dc6:	69f8      	ldr	r0, [r7, #28]
 8002dc8:	f7fe ffbc 	bl	8001d44 <cJSON_AddItemToObject>

	cJSON *adc_u17_array = cJSON_CreateArray();
 8002dcc:	f7ff f8ce 	bl	8001f6c <cJSON_CreateArray>
 8002dd0:	6178      	str	r0, [r7, #20]
	for (int i = 0; i < 8; i++) {
 8002dd2:	2300      	movs	r3, #0
 8002dd4:	623b      	str	r3, [r7, #32]
 8002dd6:	e032      	b.n	8002e3e <ADC_GenerateJSON+0x10a>
		cJSON *sensor = cJSON_CreateObject();
 8002dd8:	f7ff f8dc 	bl	8001f94 <cJSON_CreateObject>
 8002ddc:	6078      	str	r0, [r7, #4]
		cJSON_AddStringToObject(sensor, "sensor", AD7998_U17_GetSensorName(i));
 8002dde:	6a3b      	ldr	r3, [r7, #32]
 8002de0:	b2db      	uxtb	r3, r3
 8002de2:	4618      	mov	r0, r3
 8002de4:	f7fd fe36 	bl	8000a54 <AD7998_U17_GetSensorName>
 8002de8:	4603      	mov	r3, r0
 8002dea:	461a      	mov	r2, r3
 8002dec:	492d      	ldr	r1, [pc, #180]	@ (8002ea4 <ADC_GenerateJSON+0x170>)
 8002dee:	6878      	ldr	r0, [r7, #4]
 8002df0:	f7fe ffe2 	bl	8001db8 <cJSON_AddStringToObject>
		cJSON_AddNumberToObject(sensor, "raw", adc_u17.raw_values[i]);
 8002df4:	4a30      	ldr	r2, [pc, #192]	@ (8002eb8 <ADC_GenerateJSON+0x184>)
 8002df6:	6a3b      	ldr	r3, [r7, #32]
 8002df8:	3304      	adds	r3, #4
 8002dfa:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8002dfe:	ee07 3a90 	vmov	s15, r3
 8002e02:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 8002e06:	eeb0 0b47 	vmov.f64	d0, d7
 8002e0a:	4928      	ldr	r1, [pc, #160]	@ (8002eac <ADC_GenerateJSON+0x178>)
 8002e0c:	6878      	ldr	r0, [r7, #4]
 8002e0e:	f7fe ffaf 	bl	8001d70 <cJSON_AddNumberToObject>
		cJSON_AddNumberToObject(sensor, "voltage", adc_u17.voltages[i]);
 8002e12:	4a29      	ldr	r2, [pc, #164]	@ (8002eb8 <ADC_GenerateJSON+0x184>)
 8002e14:	6a3b      	ldr	r3, [r7, #32]
 8002e16:	3306      	adds	r3, #6
 8002e18:	009b      	lsls	r3, r3, #2
 8002e1a:	4413      	add	r3, r2
 8002e1c:	edd3 7a00 	vldr	s15, [r3]
 8002e20:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8002e24:	eeb0 0b47 	vmov.f64	d0, d7
 8002e28:	4921      	ldr	r1, [pc, #132]	@ (8002eb0 <ADC_GenerateJSON+0x17c>)
 8002e2a:	6878      	ldr	r0, [r7, #4]
 8002e2c:	f7fe ffa0 	bl	8001d70 <cJSON_AddNumberToObject>
		cJSON_AddItemToArray(adc_u17_array, sensor);
 8002e30:	6879      	ldr	r1, [r7, #4]
 8002e32:	6978      	ldr	r0, [r7, #20]
 8002e34:	f7fe ff17 	bl	8001c66 <cJSON_AddItemToArray>
	for (int i = 0; i < 8; i++) {
 8002e38:	6a3b      	ldr	r3, [r7, #32]
 8002e3a:	3301      	adds	r3, #1
 8002e3c:	623b      	str	r3, [r7, #32]
 8002e3e:	6a3b      	ldr	r3, [r7, #32]
 8002e40:	2b07      	cmp	r3, #7
 8002e42:	ddc9      	ble.n	8002dd8 <ADC_GenerateJSON+0xa4>
	}
	cJSON_AddItemToObject(root, "adc_u17", adc_u17_array);
 8002e44:	697a      	ldr	r2, [r7, #20]
 8002e46:	491d      	ldr	r1, [pc, #116]	@ (8002ebc <ADC_GenerateJSON+0x188>)
 8002e48:	69f8      	ldr	r0, [r7, #28]
 8002e4a:	f7fe ff7b 	bl	8001d44 <cJSON_AddItemToObject>

	char *json_string = cJSON_PrintUnformatted(root);
 8002e4e:	69f8      	ldr	r0, [r7, #28]
 8002e50:	f7fe fc2a 	bl	80016a8 <cJSON_PrintUnformatted>
 8002e54:	6138      	str	r0, [r7, #16]

	if (json_string != NULL) {
 8002e56:	693b      	ldr	r3, [r7, #16]
 8002e58:	2b00      	cmp	r3, #0
 8002e5a:	d01b      	beq.n	8002e94 <ADC_GenerateJSON+0x160>
		size_t total_len = strlen(json_string) + 1;
 8002e5c:	6938      	ldr	r0, [r7, #16]
 8002e5e:	f7fd fa8f 	bl	8000380 <strlen>
 8002e62:	4603      	mov	r3, r0
 8002e64:	3301      	adds	r3, #1
 8002e66:	60fb      	str	r3, [r7, #12]
		char *final_string = (char*) malloc(total_len);
 8002e68:	68f8      	ldr	r0, [r7, #12]
 8002e6a:	f00d fdc7 	bl	80109fc <malloc>
 8002e6e:	4603      	mov	r3, r0
 8002e70:	60bb      	str	r3, [r7, #8]
		if (final_string != NULL) {
 8002e72:	68bb      	ldr	r3, [r7, #8]
 8002e74:	2b00      	cmp	r3, #0
 8002e76:	d005      	beq.n	8002e84 <ADC_GenerateJSON+0x150>
			snprintf(final_string, total_len, "%s", json_string);
 8002e78:	693b      	ldr	r3, [r7, #16]
 8002e7a:	4a11      	ldr	r2, [pc, #68]	@ (8002ec0 <ADC_GenerateJSON+0x18c>)
 8002e7c:	68f9      	ldr	r1, [r7, #12]
 8002e7e:	68b8      	ldr	r0, [r7, #8]
 8002e80:	f00e fc16 	bl	80116b0 <sniprintf>
		}
		cJSON_free(json_string);
 8002e84:	6938      	ldr	r0, [r7, #16]
 8002e86:	f7ff f899 	bl	8001fbc <cJSON_free>
		cJSON_Delete(root);
 8002e8a:	69f8      	ldr	r0, [r7, #28]
 8002e8c:	f7fe f80a 	bl	8000ea4 <cJSON_Delete>
		return final_string;
 8002e90:	68bb      	ldr	r3, [r7, #8]
 8002e92:	e003      	b.n	8002e9c <ADC_GenerateJSON+0x168>
	}

	cJSON_Delete(root);
 8002e94:	69f8      	ldr	r0, [r7, #28]
 8002e96:	f7fe f805 	bl	8000ea4 <cJSON_Delete>
	return NULL;
 8002e9a:	2300      	movs	r3, #0
}
 8002e9c:	4618      	mov	r0, r3
 8002e9e:	3728      	adds	r7, #40	@ 0x28
 8002ea0:	46bd      	mov	sp, r7
 8002ea2:	bd80      	pop	{r7, pc}
 8002ea4:	08014430 	.word	0x08014430
 8002ea8:	24000240 	.word	0x24000240
 8002eac:	08014438 	.word	0x08014438
 8002eb0:	0801443c 	.word	0x0801443c
 8002eb4:	08014444 	.word	0x08014444
 8002eb8:	24000284 	.word	0x24000284
 8002ebc:	0801444c 	.word	0x0801444c
 8002ec0:	08014454 	.word	0x08014454

08002ec4 <VR_GenerateJSON>:

char* VR_GenerateJSON(void) {
 8002ec4:	b580      	push	{r7, lr}
 8002ec6:	b086      	sub	sp, #24
 8002ec8:	af00      	add	r7, sp, #0
	cJSON *root = cJSON_CreateObject();
 8002eca:	f7ff f863 	bl	8001f94 <cJSON_CreateObject>
 8002ece:	6178      	str	r0, [r7, #20]
	if (root == NULL) {
 8002ed0:	697b      	ldr	r3, [r7, #20]
 8002ed2:	2b00      	cmp	r3, #0
 8002ed4:	d101      	bne.n	8002eda <VR_GenerateJSON+0x16>
		return NULL;
 8002ed6:	2300      	movs	r3, #0
 8002ed8:	e0b5      	b.n	8003046 <VR_GenerateJSON+0x182>
	}

	cJSON *ckp = cJSON_CreateObject();
 8002eda:	f7ff f85b 	bl	8001f94 <cJSON_CreateObject>
 8002ede:	6138      	str	r0, [r7, #16]
	cJSON *cmp = cJSON_CreateObject();
 8002ee0:	f7ff f858 	bl	8001f94 <cJSON_CreateObject>
 8002ee4:	60f8      	str	r0, [r7, #12]
	if (ckp == NULL || cmp == NULL) {
 8002ee6:	693b      	ldr	r3, [r7, #16]
 8002ee8:	2b00      	cmp	r3, #0
 8002eea:	d002      	beq.n	8002ef2 <VR_GenerateJSON+0x2e>
 8002eec:	68fb      	ldr	r3, [r7, #12]
 8002eee:	2b00      	cmp	r3, #0
 8002ef0:	d104      	bne.n	8002efc <VR_GenerateJSON+0x38>
		cJSON_Delete(root);
 8002ef2:	6978      	ldr	r0, [r7, #20]
 8002ef4:	f7fd ffd6 	bl	8000ea4 <cJSON_Delete>
		return NULL;
 8002ef8:	2300      	movs	r3, #0
 8002efa:	e0a4      	b.n	8003046 <VR_GenerateJSON+0x182>
	}

	cJSON_AddNumberToObject(ckp, "rpm", ckp_sensor.rpm);
 8002efc:	4b54      	ldr	r3, [pc, #336]	@ (8003050 <VR_GenerateJSON+0x18c>)
 8002efe:	edd3 7a0a 	vldr	s15, [r3, #40]	@ 0x28
 8002f02:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8002f06:	eeb0 0b47 	vmov.f64	d0, d7
 8002f0a:	4952      	ldr	r1, [pc, #328]	@ (8003054 <VR_GenerateJSON+0x190>)
 8002f0c:	6938      	ldr	r0, [r7, #16]
 8002f0e:	f7fe ff2f 	bl	8001d70 <cJSON_AddNumberToObject>
	cJSON_AddNumberToObject(ckp, "freq", ckp_sensor.frequency_hz);
 8002f12:	4b4f      	ldr	r3, [pc, #316]	@ (8003050 <VR_GenerateJSON+0x18c>)
 8002f14:	edd3 7a0b 	vldr	s15, [r3, #44]	@ 0x2c
 8002f18:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8002f1c:	eeb0 0b47 	vmov.f64	d0, d7
 8002f20:	494d      	ldr	r1, [pc, #308]	@ (8003058 <VR_GenerateJSON+0x194>)
 8002f22:	6938      	ldr	r0, [r7, #16]
 8002f24:	f7fe ff24 	bl	8001d70 <cJSON_AddNumberToObject>
	cJSON_AddNumberToObject(ckp, "pulses", ckp_sensor.pulse_count);
 8002f28:	4b49      	ldr	r3, [pc, #292]	@ (8003050 <VR_GenerateJSON+0x18c>)
 8002f2a:	689b      	ldr	r3, [r3, #8]
 8002f2c:	ee07 3a90 	vmov	s15, r3
 8002f30:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 8002f34:	eeb0 0b47 	vmov.f64	d0, d7
 8002f38:	4948      	ldr	r1, [pc, #288]	@ (800305c <VR_GenerateJSON+0x198>)
 8002f3a:	6938      	ldr	r0, [r7, #16]
 8002f3c:	f7fe ff18 	bl	8001d70 <cJSON_AddNumberToObject>
	cJSON_AddNumberToObject(ckp, "revolutions", ckp_sensor.revolution_count);
 8002f40:	4b43      	ldr	r3, [pc, #268]	@ (8003050 <VR_GenerateJSON+0x18c>)
 8002f42:	691b      	ldr	r3, [r3, #16]
 8002f44:	ee07 3a90 	vmov	s15, r3
 8002f48:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 8002f4c:	eeb0 0b47 	vmov.f64	d0, d7
 8002f50:	4943      	ldr	r1, [pc, #268]	@ (8003060 <VR_GenerateJSON+0x19c>)
 8002f52:	6938      	ldr	r0, [r7, #16]
 8002f54:	f7fe ff0c 	bl	8001d70 <cJSON_AddNumberToObject>
	cJSON_AddNumberToObject(ckp, "period", ckp_sensor.period);
 8002f58:	4b3d      	ldr	r3, [pc, #244]	@ (8003050 <VR_GenerateJSON+0x18c>)
 8002f5a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002f5c:	ee07 3a90 	vmov	s15, r3
 8002f60:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 8002f64:	eeb0 0b47 	vmov.f64	d0, d7
 8002f68:	493e      	ldr	r1, [pc, #248]	@ (8003064 <VR_GenerateJSON+0x1a0>)
 8002f6a:	6938      	ldr	r0, [r7, #16]
 8002f6c:	f7fe ff00 	bl	8001d70 <cJSON_AddNumberToObject>

	cJSON_AddNumberToObject(cmp, "rpm", cmp_sensor.rpm);
 8002f70:	4b3d      	ldr	r3, [pc, #244]	@ (8003068 <VR_GenerateJSON+0x1a4>)
 8002f72:	edd3 7a0a 	vldr	s15, [r3, #40]	@ 0x28
 8002f76:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8002f7a:	eeb0 0b47 	vmov.f64	d0, d7
 8002f7e:	4935      	ldr	r1, [pc, #212]	@ (8003054 <VR_GenerateJSON+0x190>)
 8002f80:	68f8      	ldr	r0, [r7, #12]
 8002f82:	f7fe fef5 	bl	8001d70 <cJSON_AddNumberToObject>
	cJSON_AddNumberToObject(cmp, "freq", cmp_sensor.frequency_hz);
 8002f86:	4b38      	ldr	r3, [pc, #224]	@ (8003068 <VR_GenerateJSON+0x1a4>)
 8002f88:	edd3 7a0b 	vldr	s15, [r3, #44]	@ 0x2c
 8002f8c:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8002f90:	eeb0 0b47 	vmov.f64	d0, d7
 8002f94:	4930      	ldr	r1, [pc, #192]	@ (8003058 <VR_GenerateJSON+0x194>)
 8002f96:	68f8      	ldr	r0, [r7, #12]
 8002f98:	f7fe feea 	bl	8001d70 <cJSON_AddNumberToObject>
	cJSON_AddNumberToObject(cmp, "pulses", cmp_sensor.pulse_count);
 8002f9c:	4b32      	ldr	r3, [pc, #200]	@ (8003068 <VR_GenerateJSON+0x1a4>)
 8002f9e:	689b      	ldr	r3, [r3, #8]
 8002fa0:	ee07 3a90 	vmov	s15, r3
 8002fa4:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 8002fa8:	eeb0 0b47 	vmov.f64	d0, d7
 8002fac:	492b      	ldr	r1, [pc, #172]	@ (800305c <VR_GenerateJSON+0x198>)
 8002fae:	68f8      	ldr	r0, [r7, #12]
 8002fb0:	f7fe fede 	bl	8001d70 <cJSON_AddNumberToObject>
	cJSON_AddNumberToObject(cmp, "revolutions", cmp_sensor.revolution_count);
 8002fb4:	4b2c      	ldr	r3, [pc, #176]	@ (8003068 <VR_GenerateJSON+0x1a4>)
 8002fb6:	691b      	ldr	r3, [r3, #16]
 8002fb8:	ee07 3a90 	vmov	s15, r3
 8002fbc:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 8002fc0:	eeb0 0b47 	vmov.f64	d0, d7
 8002fc4:	4926      	ldr	r1, [pc, #152]	@ (8003060 <VR_GenerateJSON+0x19c>)
 8002fc6:	68f8      	ldr	r0, [r7, #12]
 8002fc8:	f7fe fed2 	bl	8001d70 <cJSON_AddNumberToObject>
	cJSON_AddNumberToObject(cmp, "period", cmp_sensor.period);
 8002fcc:	4b26      	ldr	r3, [pc, #152]	@ (8003068 <VR_GenerateJSON+0x1a4>)
 8002fce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002fd0:	ee07 3a90 	vmov	s15, r3
 8002fd4:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 8002fd8:	eeb0 0b47 	vmov.f64	d0, d7
 8002fdc:	4921      	ldr	r1, [pc, #132]	@ (8003064 <VR_GenerateJSON+0x1a0>)
 8002fde:	68f8      	ldr	r0, [r7, #12]
 8002fe0:	f7fe fec6 	bl	8001d70 <cJSON_AddNumberToObject>

	cJSON_AddItemToObject(root, "ckp", ckp);
 8002fe4:	693a      	ldr	r2, [r7, #16]
 8002fe6:	4921      	ldr	r1, [pc, #132]	@ (800306c <VR_GenerateJSON+0x1a8>)
 8002fe8:	6978      	ldr	r0, [r7, #20]
 8002fea:	f7fe feab 	bl	8001d44 <cJSON_AddItemToObject>
	cJSON_AddItemToObject(root, "cmp", cmp);
 8002fee:	68fa      	ldr	r2, [r7, #12]
 8002ff0:	491f      	ldr	r1, [pc, #124]	@ (8003070 <VR_GenerateJSON+0x1ac>)
 8002ff2:	6978      	ldr	r0, [r7, #20]
 8002ff4:	f7fe fea6 	bl	8001d44 <cJSON_AddItemToObject>

	char *json_string = cJSON_PrintUnformatted(root);
 8002ff8:	6978      	ldr	r0, [r7, #20]
 8002ffa:	f7fe fb55 	bl	80016a8 <cJSON_PrintUnformatted>
 8002ffe:	60b8      	str	r0, [r7, #8]

	if (json_string != NULL) {
 8003000:	68bb      	ldr	r3, [r7, #8]
 8003002:	2b00      	cmp	r3, #0
 8003004:	d01b      	beq.n	800303e <VR_GenerateJSON+0x17a>
		size_t total_len = strlen(json_string) + 1;
 8003006:	68b8      	ldr	r0, [r7, #8]
 8003008:	f7fd f9ba 	bl	8000380 <strlen>
 800300c:	4603      	mov	r3, r0
 800300e:	3301      	adds	r3, #1
 8003010:	607b      	str	r3, [r7, #4]
		char *final_string = (char*) malloc(total_len);
 8003012:	6878      	ldr	r0, [r7, #4]
 8003014:	f00d fcf2 	bl	80109fc <malloc>
 8003018:	4603      	mov	r3, r0
 800301a:	603b      	str	r3, [r7, #0]
		if (final_string != NULL) {
 800301c:	683b      	ldr	r3, [r7, #0]
 800301e:	2b00      	cmp	r3, #0
 8003020:	d005      	beq.n	800302e <VR_GenerateJSON+0x16a>
			snprintf(final_string, total_len, "%s", json_string);
 8003022:	68bb      	ldr	r3, [r7, #8]
 8003024:	4a13      	ldr	r2, [pc, #76]	@ (8003074 <VR_GenerateJSON+0x1b0>)
 8003026:	6879      	ldr	r1, [r7, #4]
 8003028:	6838      	ldr	r0, [r7, #0]
 800302a:	f00e fb41 	bl	80116b0 <sniprintf>
		}
		cJSON_free(json_string);
 800302e:	68b8      	ldr	r0, [r7, #8]
 8003030:	f7fe ffc4 	bl	8001fbc <cJSON_free>
		cJSON_Delete(root);
 8003034:	6978      	ldr	r0, [r7, #20]
 8003036:	f7fd ff35 	bl	8000ea4 <cJSON_Delete>
		return final_string;
 800303a:	683b      	ldr	r3, [r7, #0]
 800303c:	e003      	b.n	8003046 <VR_GenerateJSON+0x182>
	}

	cJSON_Delete(root);
 800303e:	6978      	ldr	r0, [r7, #20]
 8003040:	f7fd ff30 	bl	8000ea4 <cJSON_Delete>
	return NULL;
 8003044:	2300      	movs	r3, #0
}
 8003046:	4618      	mov	r0, r3
 8003048:	3718      	adds	r7, #24
 800304a:	46bd      	mov	sp, r7
 800304c:	bd80      	pop	{r7, pc}
 800304e:	bf00      	nop
 8003050:	240002cc 	.word	0x240002cc
 8003054:	08014458 	.word	0x08014458
 8003058:	0801445c 	.word	0x0801445c
 800305c:	08014464 	.word	0x08014464
 8003060:	0801446c 	.word	0x0801446c
 8003064:	08014478 	.word	0x08014478
 8003068:	24000308 	.word	0x24000308
 800306c:	08014480 	.word	0x08014480
 8003070:	08014484 	.word	0x08014484
 8003074:	08014454 	.word	0x08014454

08003078 <BATTERY_GenerateJSON>:

char* BATTERY_GenerateJSON(void) {
 8003078:	b580      	push	{r7, lr}
 800307a:	b08c      	sub	sp, #48	@ 0x30
 800307c:	af02      	add	r7, sp, #8
	cJSON *root = cJSON_CreateObject();
 800307e:	f7fe ff89 	bl	8001f94 <cJSON_CreateObject>
 8003082:	6278      	str	r0, [r7, #36]	@ 0x24
	if (root == NULL) {
 8003084:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003086:	2b00      	cmp	r3, #0
 8003088:	d101      	bne.n	800308e <BATTERY_GenerateJSON+0x16>
		return NULL;
 800308a:	2300      	movs	r3, #0
 800308c:	e049      	b.n	8003122 <BATTERY_GenerateJSON+0xaa>
	}

	cJSON *battery_object = cJSON_CreateObject();
 800308e:	f7fe ff81 	bl	8001f94 <cJSON_CreateObject>
 8003092:	6238      	str	r0, [r7, #32]
	if (battery_object == NULL) {
 8003094:	6a3b      	ldr	r3, [r7, #32]
 8003096:	2b00      	cmp	r3, #0
 8003098:	d104      	bne.n	80030a4 <BATTERY_GenerateJSON+0x2c>
		cJSON_Delete(root);
 800309a:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800309c:	f7fd ff02 	bl	8000ea4 <cJSON_Delete>
		return NULL;
 80030a0:	2300      	movs	r3, #0
 80030a2:	e03e      	b.n	8003122 <BATTERY_GenerateJSON+0xaa>
	}

	char str_buffer[16];
	snprintf(str_buffer, sizeof(str_buffer), "%.3f", battery.voltage);
 80030a4:	4b21      	ldr	r3, [pc, #132]	@ (800312c <BATTERY_GenerateJSON+0xb4>)
 80030a6:	edd3 7a00 	vldr	s15, [r3]
 80030aa:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 80030ae:	1d3b      	adds	r3, r7, #4
 80030b0:	ed8d 7b00 	vstr	d7, [sp]
 80030b4:	4a1e      	ldr	r2, [pc, #120]	@ (8003130 <BATTERY_GenerateJSON+0xb8>)
 80030b6:	2110      	movs	r1, #16
 80030b8:	4618      	mov	r0, r3
 80030ba:	f00e faf9 	bl	80116b0 <sniprintf>
	cJSON_AddRawToObject(battery_object, "voltage", str_buffer);
 80030be:	1d3b      	adds	r3, r7, #4
 80030c0:	461a      	mov	r2, r3
 80030c2:	491c      	ldr	r1, [pc, #112]	@ (8003134 <BATTERY_GenerateJSON+0xbc>)
 80030c4:	6a38      	ldr	r0, [r7, #32]
 80030c6:	f7fe fe99 	bl	8001dfc <cJSON_AddRawToObject>

	cJSON_AddItemToObject(root, "battery", battery_object);
 80030ca:	6a3a      	ldr	r2, [r7, #32]
 80030cc:	491a      	ldr	r1, [pc, #104]	@ (8003138 <BATTERY_GenerateJSON+0xc0>)
 80030ce:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80030d0:	f7fe fe38 	bl	8001d44 <cJSON_AddItemToObject>

	char *json_string = cJSON_PrintUnformatted(root);
 80030d4:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80030d6:	f7fe fae7 	bl	80016a8 <cJSON_PrintUnformatted>
 80030da:	61f8      	str	r0, [r7, #28]

	if (json_string != NULL) {
 80030dc:	69fb      	ldr	r3, [r7, #28]
 80030de:	2b00      	cmp	r3, #0
 80030e0:	d01b      	beq.n	800311a <BATTERY_GenerateJSON+0xa2>
		size_t total_len = strlen(json_string) + 1;
 80030e2:	69f8      	ldr	r0, [r7, #28]
 80030e4:	f7fd f94c 	bl	8000380 <strlen>
 80030e8:	4603      	mov	r3, r0
 80030ea:	3301      	adds	r3, #1
 80030ec:	61bb      	str	r3, [r7, #24]
		char *final_string = (char*) malloc(total_len);
 80030ee:	69b8      	ldr	r0, [r7, #24]
 80030f0:	f00d fc84 	bl	80109fc <malloc>
 80030f4:	4603      	mov	r3, r0
 80030f6:	617b      	str	r3, [r7, #20]
		if (final_string != NULL) {
 80030f8:	697b      	ldr	r3, [r7, #20]
 80030fa:	2b00      	cmp	r3, #0
 80030fc:	d005      	beq.n	800310a <BATTERY_GenerateJSON+0x92>
			snprintf(final_string, total_len, "%s", json_string);
 80030fe:	69fb      	ldr	r3, [r7, #28]
 8003100:	4a0e      	ldr	r2, [pc, #56]	@ (800313c <BATTERY_GenerateJSON+0xc4>)
 8003102:	69b9      	ldr	r1, [r7, #24]
 8003104:	6978      	ldr	r0, [r7, #20]
 8003106:	f00e fad3 	bl	80116b0 <sniprintf>
		}
		cJSON_free(json_string);
 800310a:	69f8      	ldr	r0, [r7, #28]
 800310c:	f7fe ff56 	bl	8001fbc <cJSON_free>
		cJSON_Delete(root);
 8003110:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8003112:	f7fd fec7 	bl	8000ea4 <cJSON_Delete>
		return final_string;
 8003116:	697b      	ldr	r3, [r7, #20]
 8003118:	e003      	b.n	8003122 <BATTERY_GenerateJSON+0xaa>
	}

	cJSON_Delete(root);
 800311a:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800311c:	f7fd fec2 	bl	8000ea4 <cJSON_Delete>
	return NULL;
 8003120:	2300      	movs	r3, #0
}
 8003122:	4618      	mov	r0, r3
 8003124:	3728      	adds	r7, #40	@ 0x28
 8003126:	46bd      	mov	sp, r7
 8003128:	bd80      	pop	{r7, pc}
 800312a:	bf00      	nop
 800312c:	240002c8 	.word	0x240002c8
 8003130:	08014488 	.word	0x08014488
 8003134:	0801443c 	.word	0x0801443c
 8003138:	08014490 	.word	0x08014490
 800313c:	08014454 	.word	0x08014454

08003140 <SERIAL_VrJSONCallback>:

void SERIAL_VrJSONCallback(Command_Result_t result, char *response) {
 8003140:	b580      	push	{r7, lr}
 8003142:	b084      	sub	sp, #16
 8003144:	af00      	add	r7, sp, #0
 8003146:	4603      	mov	r3, r0
 8003148:	6039      	str	r1, [r7, #0]
 800314a:	71fb      	strb	r3, [r7, #7]
	if (result == CMD_RESULT_SUCCESS) {
 800314c:	79fb      	ldrb	r3, [r7, #7]
 800314e:	2b01      	cmp	r3, #1
 8003150:	d113      	bne.n	800317a <SERIAL_VrJSONCallback+0x3a>
		char *vr_json = VR_GenerateJSON();
 8003152:	f7ff feb7 	bl	8002ec4 <VR_GenerateJSON>
 8003156:	60f8      	str	r0, [r7, #12]
		if (vr_json != NULL) {
 8003158:	68fb      	ldr	r3, [r7, #12]
 800315a:	2b00      	cmp	r3, #0
 800315c:	d009      	beq.n	8003172 <SERIAL_VrJSONCallback+0x32>
			SERIAL_SendCommand(vr_json, "OK", 200, NULL);
 800315e:	2300      	movs	r3, #0
 8003160:	22c8      	movs	r2, #200	@ 0xc8
 8003162:	4908      	ldr	r1, [pc, #32]	@ (8003184 <SERIAL_VrJSONCallback+0x44>)
 8003164:	68f8      	ldr	r0, [r7, #12]
 8003166:	f7fe ffaf 	bl	80020c8 <SERIAL_SendCommand>

			free(vr_json);
 800316a:	68f8      	ldr	r0, [r7, #12]
 800316c:	f00d fc4e 	bl	8010a0c <free>
 8003170:	e004      	b.n	800317c <SERIAL_VrJSONCallback+0x3c>
		} else {
			printf("Error generating JSON from VR sensors\r\n");
 8003172:	4805      	ldr	r0, [pc, #20]	@ (8003188 <SERIAL_VrJSONCallback+0x48>)
 8003174:	f00e fa94 	bl	80116a0 <puts>
 8003178:	e000      	b.n	800317c <SERIAL_VrJSONCallback+0x3c>
		}
	} else {
		return;
 800317a:	bf00      	nop
	}
}
 800317c:	3710      	adds	r7, #16
 800317e:	46bd      	mov	sp, r7
 8003180:	bd80      	pop	{r7, pc}
 8003182:	bf00      	nop
 8003184:	08014498 	.word	0x08014498
 8003188:	0801449c 	.word	0x0801449c

0800318c <SERIAL_ADCJSONCallback>:

void SERIAL_ADCJSONCallback(Command_Result_t result, char *response) {
 800318c:	b580      	push	{r7, lr}
 800318e:	b084      	sub	sp, #16
 8003190:	af00      	add	r7, sp, #0
 8003192:	4603      	mov	r3, r0
 8003194:	6039      	str	r1, [r7, #0]
 8003196:	71fb      	strb	r3, [r7, #7]
	if (result == CMD_RESULT_SUCCESS) {
 8003198:	79fb      	ldrb	r3, [r7, #7]
 800319a:	2b01      	cmp	r3, #1
 800319c:	d113      	bne.n	80031c6 <SERIAL_ADCJSONCallback+0x3a>
		char *adc_json = ADC_GenerateJSON();
 800319e:	f7ff fdc9 	bl	8002d34 <ADC_GenerateJSON>
 80031a2:	60f8      	str	r0, [r7, #12]
		if (adc_json != NULL) {
 80031a4:	68fb      	ldr	r3, [r7, #12]
 80031a6:	2b00      	cmp	r3, #0
 80031a8:	d009      	beq.n	80031be <SERIAL_ADCJSONCallback+0x32>
			SERIAL_SendCommand(adc_json, "OK", 200, NULL);
 80031aa:	2300      	movs	r3, #0
 80031ac:	22c8      	movs	r2, #200	@ 0xc8
 80031ae:	4908      	ldr	r1, [pc, #32]	@ (80031d0 <SERIAL_ADCJSONCallback+0x44>)
 80031b0:	68f8      	ldr	r0, [r7, #12]
 80031b2:	f7fe ff89 	bl	80020c8 <SERIAL_SendCommand>

			free(adc_json);
 80031b6:	68f8      	ldr	r0, [r7, #12]
 80031b8:	f00d fc28 	bl	8010a0c <free>
 80031bc:	e004      	b.n	80031c8 <SERIAL_ADCJSONCallback+0x3c>
		} else {
			printf("Error generating JSON from ADCs sensors\r\n");
 80031be:	4805      	ldr	r0, [pc, #20]	@ (80031d4 <SERIAL_ADCJSONCallback+0x48>)
 80031c0:	f00e fa6e 	bl	80116a0 <puts>
 80031c4:	e000      	b.n	80031c8 <SERIAL_ADCJSONCallback+0x3c>
		}
	} else {
		return;
 80031c6:	bf00      	nop
	}
}
 80031c8:	3710      	adds	r7, #16
 80031ca:	46bd      	mov	sp, r7
 80031cc:	bd80      	pop	{r7, pc}
 80031ce:	bf00      	nop
 80031d0:	08014498 	.word	0x08014498
 80031d4:	080144c4 	.word	0x080144c4

080031d8 <SERIAL_BatteryJSONCallback>:

void SERIAL_BatteryJSONCallback(Command_Result_t result, char *response) {
 80031d8:	b580      	push	{r7, lr}
 80031da:	b084      	sub	sp, #16
 80031dc:	af00      	add	r7, sp, #0
 80031de:	4603      	mov	r3, r0
 80031e0:	6039      	str	r1, [r7, #0]
 80031e2:	71fb      	strb	r3, [r7, #7]
	if (result == CMD_RESULT_SUCCESS) {
 80031e4:	79fb      	ldrb	r3, [r7, #7]
 80031e6:	2b01      	cmp	r3, #1
 80031e8:	d113      	bne.n	8003212 <SERIAL_BatteryJSONCallback+0x3a>
		char *battery_json = BATTERY_GenerateJSON();
 80031ea:	f7ff ff45 	bl	8003078 <BATTERY_GenerateJSON>
 80031ee:	60f8      	str	r0, [r7, #12]
		if (battery_json != NULL) {
 80031f0:	68fb      	ldr	r3, [r7, #12]
 80031f2:	2b00      	cmp	r3, #0
 80031f4:	d009      	beq.n	800320a <SERIAL_BatteryJSONCallback+0x32>
			SERIAL_SendCommand(battery_json, "OK", 200, NULL);
 80031f6:	2300      	movs	r3, #0
 80031f8:	22c8      	movs	r2, #200	@ 0xc8
 80031fa:	4908      	ldr	r1, [pc, #32]	@ (800321c <SERIAL_BatteryJSONCallback+0x44>)
 80031fc:	68f8      	ldr	r0, [r7, #12]
 80031fe:	f7fe ff63 	bl	80020c8 <SERIAL_SendCommand>

			free(battery_json);
 8003202:	68f8      	ldr	r0, [r7, #12]
 8003204:	f00d fc02 	bl	8010a0c <free>
 8003208:	e004      	b.n	8003214 <SERIAL_BatteryJSONCallback+0x3c>
		} else {
			printf("Error generating JSON from Battery Manager\r\n");
 800320a:	4805      	ldr	r0, [pc, #20]	@ (8003220 <SERIAL_BatteryJSONCallback+0x48>)
 800320c:	f00e fa48 	bl	80116a0 <puts>
 8003210:	e000      	b.n	8003214 <SERIAL_BatteryJSONCallback+0x3c>
		}
	} else {
		return;
 8003212:	bf00      	nop
	}
}
 8003214:	3710      	adds	r7, #16
 8003216:	46bd      	mov	sp, r7
 8003218:	bd80      	pop	{r7, pc}
 800321a:	bf00      	nop
 800321c:	08014498 	.word	0x08014498
 8003220:	080144f0 	.word	0x080144f0

08003224 <ADC_Read_Cycle>:

void ADC_Read_Cycle(void) {
 8003224:	b580      	push	{r7, lr}
 8003226:	af00      	add	r7, sp, #0
	if (AD7998_U16_ReadAllChannels() != HAL_OK) {
 8003228:	f7fd fba0 	bl	800096c <AD7998_U16_ReadAllChannels>
 800322c:	4603      	mov	r3, r0
 800322e:	2b00      	cmp	r3, #0
 8003230:	d003      	beq.n	800323a <ADC_Read_Cycle+0x16>
		printf("Erro ao ler ADC U16\r\n");
 8003232:	4807      	ldr	r0, [pc, #28]	@ (8003250 <ADC_Read_Cycle+0x2c>)
 8003234:	f00e fa34 	bl	80116a0 <puts>
		return;
 8003238:	e008      	b.n	800324c <ADC_Read_Cycle+0x28>
	}

	if (AD7998_U17_ReadAllChannels() != HAL_OK) {
 800323a:	f7fd fbc5 	bl	80009c8 <AD7998_U17_ReadAllChannels>
 800323e:	4603      	mov	r3, r0
 8003240:	2b00      	cmp	r3, #0
 8003242:	d003      	beq.n	800324c <ADC_Read_Cycle+0x28>
		printf("Erro ao ler ADC U17\r\n");
 8003244:	4803      	ldr	r0, [pc, #12]	@ (8003254 <ADC_Read_Cycle+0x30>)
 8003246:	f00e fa2b 	bl	80116a0 <puts>
		return;
 800324a:	bf00      	nop
	}
}
 800324c:	bd80      	pop	{r7, pc}
 800324e:	bf00      	nop
 8003250:	0801451c 	.word	0x0801451c
 8003254:	08014534 	.word	0x08014534

08003258 <main>:

/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void) {
 8003258:	b580      	push	{r7, lr}
 800325a:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN 1 */

	/* USER CODE END 1 */

	/* MPU Configuration--------------------------------------------------------*/
	MPU_Config();
 800325c:	f000 fe38 	bl	8003ed0 <MPU_Config>

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 8003260:	f001 fb5c 	bl	800491c <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 8003264:	f000 f8ec 	bl	8003440 <SystemClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 8003268:	f000 fd1e 	bl	8003ca8 <MX_GPIO_Init>
	MX_USART3_UART_Init();
 800326c:	f000 fcd0 	bl	8003c10 <MX_USART3_UART_Init>
	MX_I2C1_Init();
 8003270:	f000 f9de 	bl	8003630 <MX_I2C1_Init>
	MX_I2C2_Init();
 8003274:	f000 fa1c 	bl	80036b0 <MX_I2C2_Init>
	MX_USART1_UART_Init();
 8003278:	f000 fc7e 	bl	8003b78 <MX_USART1_UART_Init>
	MX_TIM5_Init();
 800327c:	f000 fbd8 	bl	8003a30 <MX_TIM5_Init>
	MX_TIM4_Init();
 8003280:	f000 fb3e 	bl	8003900 <MX_TIM4_Init>
	MX_TIM1_Init();
 8003284:	f000 fa54 	bl	8003730 <MX_TIM1_Init>
	MX_ADC1_Init();
 8003288:	f000 f956 	bl	8003538 <MX_ADC1_Init>
	/* USER CODE BEGIN 2 */
	I2C_Scanner(&hi2c1);
 800328c:	4852      	ldr	r0, [pc, #328]	@ (80033d8 <main+0x180>)
 800328e:	f7ff fd01 	bl	8002c94 <I2C_Scanner>
	I2C_Scanner(&hi2c2);
 8003292:	4852      	ldr	r0, [pc, #328]	@ (80033dc <main+0x184>)
 8003294:	f7ff fcfe 	bl	8002c94 <I2C_Scanner>

	TIM1_Init_Config();
 8003298:	f000 fd5c 	bl	8003d54 <TIM1_Init_Config>
	TIM4_Init_Config();
 800329c:	f000 fd9a 	bl	8003dd4 <TIM4_Init_Config>
	TIM5_Init_Config();
 80032a0:	f000 fdc2 	bl	8003e28 <TIM5_Init_Config>

	HAL_ADCEx_Calibration_Start(&hadc1, ADC_CALIB_OFFSET, ADC_SINGLE_ENDED);
 80032a4:	f240 72ff 	movw	r2, #2047	@ 0x7ff
 80032a8:	2100      	movs	r1, #0
 80032aa:	484d      	ldr	r0, [pc, #308]	@ (80033e0 <main+0x188>)
 80032ac:	f002 fffc 	bl	80062a8 <HAL_ADCEx_Calibration_Start>

	//Protocolo de Software Desktop
	huart_instance = &huart1;
 80032b0:	4b4c      	ldr	r3, [pc, #304]	@ (80033e4 <main+0x18c>)
 80032b2:	4a4d      	ldr	r2, [pc, #308]	@ (80033e8 <main+0x190>)
 80032b4:	601a      	str	r2, [r3, #0]
	HAL_UART_Receive_IT(&huart1, &PROTOCOL_RX_Stream_Data, 1);
 80032b6:	2201      	movs	r2, #1
 80032b8:	494c      	ldr	r1, [pc, #304]	@ (80033ec <main+0x194>)
 80032ba:	484b      	ldr	r0, [pc, #300]	@ (80033e8 <main+0x190>)
 80032bc:	f00a fe9a 	bl	800dff4 <HAL_UART_Receive_IT>

	SERIAL_ResetBuffers();
 80032c0:	f7fe fec2 	bl	8002048 <SERIAL_ResetBuffers>
	SERIAL_SendCommand("AT", "OK", 1000, SERIAL_CheckConnection);
 80032c4:	4b4a      	ldr	r3, [pc, #296]	@ (80033f0 <main+0x198>)
 80032c6:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80032ca:	494a      	ldr	r1, [pc, #296]	@ (80033f4 <main+0x19c>)
 80032cc:	484a      	ldr	r0, [pc, #296]	@ (80033f8 <main+0x1a0>)
 80032ce:	f7fe fefb 	bl	80020c8 <SERIAL_SendCommand>

	//Inicializacão dos ADCs
	if (AD7998_Init(&hi2c2, 3.3f) != HAL_OK) {
 80032d2:	ed9f 0a4a 	vldr	s0, [pc, #296]	@ 80033fc <main+0x1a4>
 80032d6:	4841      	ldr	r0, [pc, #260]	@ (80033dc <main+0x184>)
 80032d8:	f7fd fab6 	bl	8000848 <AD7998_Init>
 80032dc:	4603      	mov	r3, r0
 80032de:	2b00      	cmp	r3, #0
 80032e0:	d002      	beq.n	80032e8 <main+0x90>
		printf("Failed to initialize ADCs!\r\n");
 80032e2:	4847      	ldr	r0, [pc, #284]	@ (8003400 <main+0x1a8>)
 80032e4:	f00e f9dc 	bl	80116a0 <puts>
	}

	if (VR_Init(58, 1, 1000) == HAL_OK) {
 80032e8:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80032ec:	2101      	movs	r1, #1
 80032ee:	203a      	movs	r0, #58	@ 0x3a
 80032f0:	f7fd fc3e 	bl	8000b70 <VR_Init>
 80032f4:	4603      	mov	r3, r0
 80032f6:	2b00      	cmp	r3, #0
 80032f8:	d103      	bne.n	8003302 <main+0xaa>
		printf("VR sensors successfully initialized!\r\n");
 80032fa:	4842      	ldr	r0, [pc, #264]	@ (8003404 <main+0x1ac>)
 80032fc:	f00e f9d0 	bl	80116a0 <puts>
 8003300:	e002      	b.n	8003308 <main+0xb0>
	} else
		printf("Error starting VR sensors!\r\n");
 8003302:	4841      	ldr	r0, [pc, #260]	@ (8003408 <main+0x1b0>)
 8003304:	f00e f9cc 	bl	80116a0 <puts>

	printf("\r\n");
 8003308:	4840      	ldr	r0, [pc, #256]	@ (800340c <main+0x1b4>)
 800330a:	f00e f9c9 	bl	80116a0 <puts>

	/* Infinite loop */
	/* USER CODE BEGIN WHILE */
	while (1) {
		static uint32_t last_ADC_read = 0;
		if (HAL_GetTick() - last_ADC_read >= 5) {
 800330e:	f001 fb8b 	bl	8004a28 <HAL_GetTick>
 8003312:	4602      	mov	r2, r0
 8003314:	4b3e      	ldr	r3, [pc, #248]	@ (8003410 <main+0x1b8>)
 8003316:	681b      	ldr	r3, [r3, #0]
 8003318:	1ad3      	subs	r3, r2, r3
 800331a:	2b04      	cmp	r3, #4
 800331c:	d906      	bls.n	800332c <main+0xd4>
			last_ADC_read = HAL_GetTick();
 800331e:	f001 fb83 	bl	8004a28 <HAL_GetTick>
 8003322:	4603      	mov	r3, r0
 8003324:	4a3a      	ldr	r2, [pc, #232]	@ (8003410 <main+0x1b8>)
 8003326:	6013      	str	r3, [r2, #0]
			ADC_Read_Cycle();
 8003328:	f7ff ff7c 	bl	8003224 <ADC_Read_Cycle>
		}

		static uint32_t last_BATTERY_read = 0;
		if (HAL_GetTick() - last_BATTERY_read >= 15) {
 800332c:	f001 fb7c 	bl	8004a28 <HAL_GetTick>
 8003330:	4602      	mov	r2, r0
 8003332:	4b38      	ldr	r3, [pc, #224]	@ (8003414 <main+0x1bc>)
 8003334:	681b      	ldr	r3, [r3, #0]
 8003336:	1ad3      	subs	r3, r2, r3
 8003338:	2b0e      	cmp	r3, #14
 800333a:	d906      	bls.n	800334a <main+0xf2>
			last_BATTERY_read = HAL_GetTick();
 800333c:	f001 fb74 	bl	8004a28 <HAL_GetTick>
 8003340:	4603      	mov	r3, r0
 8003342:	4a34      	ldr	r2, [pc, #208]	@ (8003414 <main+0x1bc>)
 8003344:	6013      	str	r3, [r2, #0]
			BATTERY_ReadVoltageFiltered();
 8003346:	f7fd fbd1 	bl	8000aec <BATTERY_ReadVoltageFiltered>
		}

		SERIAL_CheckRXCommand();
 800334a:	f7fe ff65 	bl	8002218 <SERIAL_CheckRXCommand>

		if (is_connected) {
 800334e:	4b32      	ldr	r3, [pc, #200]	@ (8003418 <main+0x1c0>)
 8003350:	781b      	ldrb	r3, [r3, #0]
 8003352:	b2db      	uxtb	r3, r3
 8003354:	2b00      	cmp	r3, #0
 8003356:	d0da      	beq.n	800330e <main+0xb6>
			static uint32_t last_vr_send = 0;
			if (HAL_GetTick() - last_vr_send >= 1000) {
 8003358:	f001 fb66 	bl	8004a28 <HAL_GetTick>
 800335c:	4602      	mov	r2, r0
 800335e:	4b2f      	ldr	r3, [pc, #188]	@ (800341c <main+0x1c4>)
 8003360:	681b      	ldr	r3, [r3, #0]
 8003362:	1ad3      	subs	r3, r2, r3
 8003364:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8003368:	d30a      	bcc.n	8003380 <main+0x128>
				last_vr_send = HAL_GetTick();
 800336a:	f001 fb5d 	bl	8004a28 <HAL_GetTick>
 800336e:	4603      	mov	r3, r0
 8003370:	4a2a      	ldr	r2, [pc, #168]	@ (800341c <main+0x1c4>)
 8003372:	6013      	str	r3, [r2, #0]

				SERIAL_SendCommand("AT+VR", "OK", 50, SERIAL_VrJSONCallback);
 8003374:	4b2a      	ldr	r3, [pc, #168]	@ (8003420 <main+0x1c8>)
 8003376:	2232      	movs	r2, #50	@ 0x32
 8003378:	491e      	ldr	r1, [pc, #120]	@ (80033f4 <main+0x19c>)
 800337a:	482a      	ldr	r0, [pc, #168]	@ (8003424 <main+0x1cc>)
 800337c:	f7fe fea4 	bl	80020c8 <SERIAL_SendCommand>
			}

			static uint32_t last_ADC_send = 0;
			if (HAL_GetTick() - last_ADC_send >= 1150) {
 8003380:	f001 fb52 	bl	8004a28 <HAL_GetTick>
 8003384:	4602      	mov	r2, r0
 8003386:	4b28      	ldr	r3, [pc, #160]	@ (8003428 <main+0x1d0>)
 8003388:	681b      	ldr	r3, [r3, #0]
 800338a:	1ad3      	subs	r3, r2, r3
 800338c:	f240 427d 	movw	r2, #1149	@ 0x47d
 8003390:	4293      	cmp	r3, r2
 8003392:	d90a      	bls.n	80033aa <main+0x152>
				last_ADC_send = HAL_GetTick();
 8003394:	f001 fb48 	bl	8004a28 <HAL_GetTick>
 8003398:	4603      	mov	r3, r0
 800339a:	4a23      	ldr	r2, [pc, #140]	@ (8003428 <main+0x1d0>)
 800339c:	6013      	str	r3, [r2, #0]

				SERIAL_SendCommand("AT+ADC", "OK", 50, SERIAL_ADCJSONCallback);
 800339e:	4b23      	ldr	r3, [pc, #140]	@ (800342c <main+0x1d4>)
 80033a0:	2232      	movs	r2, #50	@ 0x32
 80033a2:	4914      	ldr	r1, [pc, #80]	@ (80033f4 <main+0x19c>)
 80033a4:	4822      	ldr	r0, [pc, #136]	@ (8003430 <main+0x1d8>)
 80033a6:	f7fe fe8f 	bl	80020c8 <SERIAL_SendCommand>
			}

			static uint32_t last_BATTERY_send = 0;
			if (HAL_GetTick() - last_BATTERY_send >= 1250) {
 80033aa:	f001 fb3d 	bl	8004a28 <HAL_GetTick>
 80033ae:	4602      	mov	r2, r0
 80033b0:	4b20      	ldr	r3, [pc, #128]	@ (8003434 <main+0x1dc>)
 80033b2:	681b      	ldr	r3, [r3, #0]
 80033b4:	1ad3      	subs	r3, r2, r3
 80033b6:	f240 42e1 	movw	r2, #1249	@ 0x4e1
 80033ba:	4293      	cmp	r3, r2
 80033bc:	d9a7      	bls.n	800330e <main+0xb6>
				last_BATTERY_send = HAL_GetTick();
 80033be:	f001 fb33 	bl	8004a28 <HAL_GetTick>
 80033c2:	4603      	mov	r3, r0
 80033c4:	4a1b      	ldr	r2, [pc, #108]	@ (8003434 <main+0x1dc>)
 80033c6:	6013      	str	r3, [r2, #0]

				SERIAL_SendCommand("AT+BATTERY", "OK", 50,
 80033c8:	4b1b      	ldr	r3, [pc, #108]	@ (8003438 <main+0x1e0>)
 80033ca:	2232      	movs	r2, #50	@ 0x32
 80033cc:	4909      	ldr	r1, [pc, #36]	@ (80033f4 <main+0x19c>)
 80033ce:	481b      	ldr	r0, [pc, #108]	@ (800343c <main+0x1e4>)
 80033d0:	f7fe fe7a 	bl	80020c8 <SERIAL_SendCommand>
	while (1) {
 80033d4:	e79b      	b.n	800330e <main+0xb6>
 80033d6:	bf00      	nop
 80033d8:	2400063c 	.word	0x2400063c
 80033dc:	24000690 	.word	0x24000690
 80033e0:	240005d8 	.word	0x240005d8
 80033e4:	24000544 	.word	0x24000544
 80033e8:	240007c8 	.word	0x240007c8
 80033ec:	24000538 	.word	0x24000538
 80033f0:	080023f1 	.word	0x080023f1
 80033f4:	08014498 	.word	0x08014498
 80033f8:	0801454c 	.word	0x0801454c
 80033fc:	40533333 	.word	0x40533333
 8003400:	08014550 	.word	0x08014550
 8003404:	0801456c 	.word	0x0801456c
 8003408:	08014594 	.word	0x08014594
 800340c:	080145b0 	.word	0x080145b0
 8003410:	240008f0 	.word	0x240008f0
 8003414:	240008f4 	.word	0x240008f4
 8003418:	24000548 	.word	0x24000548
 800341c:	240008f8 	.word	0x240008f8
 8003420:	08003141 	.word	0x08003141
 8003424:	080145b4 	.word	0x080145b4
 8003428:	240008fc 	.word	0x240008fc
 800342c:	0800318d 	.word	0x0800318d
 8003430:	080145bc 	.word	0x080145bc
 8003434:	24000900 	.word	0x24000900
 8003438:	080031d9 	.word	0x080031d9
 800343c:	080145c4 	.word	0x080145c4

08003440 <SystemClock_Config>:

/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void) {
 8003440:	b580      	push	{r7, lr}
 8003442:	b09c      	sub	sp, #112	@ 0x70
 8003444:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = { 0 };
 8003446:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800344a:	224c      	movs	r2, #76	@ 0x4c
 800344c:	2100      	movs	r1, #0
 800344e:	4618      	mov	r0, r3
 8003450:	f00e fa8c 	bl	801196c <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = { 0 };
 8003454:	1d3b      	adds	r3, r7, #4
 8003456:	2220      	movs	r2, #32
 8003458:	2100      	movs	r1, #0
 800345a:	4618      	mov	r0, r3
 800345c:	f00e fa86 	bl	801196c <memset>

	/** Supply configuration update enable
	 */
	HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 8003460:	2002      	movs	r0, #2
 8003462:	f004 ffed 	bl	8008440 <HAL_PWREx_ConfigSupply>

	/** Configure the main internal regulator output voltage
	 */
	__HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8003466:	2300      	movs	r3, #0
 8003468:	603b      	str	r3, [r7, #0]
 800346a:	4b31      	ldr	r3, [pc, #196]	@ (8003530 <SystemClock_Config+0xf0>)
 800346c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800346e:	4a30      	ldr	r2, [pc, #192]	@ (8003530 <SystemClock_Config+0xf0>)
 8003470:	f023 0301 	bic.w	r3, r3, #1
 8003474:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8003476:	4b2e      	ldr	r3, [pc, #184]	@ (8003530 <SystemClock_Config+0xf0>)
 8003478:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800347a:	f003 0301 	and.w	r3, r3, #1
 800347e:	603b      	str	r3, [r7, #0]
 8003480:	4b2c      	ldr	r3, [pc, #176]	@ (8003534 <SystemClock_Config+0xf4>)
 8003482:	699b      	ldr	r3, [r3, #24]
 8003484:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8003488:	4a2a      	ldr	r2, [pc, #168]	@ (8003534 <SystemClock_Config+0xf4>)
 800348a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800348e:	6193      	str	r3, [r2, #24]
 8003490:	4b28      	ldr	r3, [pc, #160]	@ (8003534 <SystemClock_Config+0xf4>)
 8003492:	699b      	ldr	r3, [r3, #24]
 8003494:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8003498:	603b      	str	r3, [r7, #0]
 800349a:	683b      	ldr	r3, [r7, #0]

	while (!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {
 800349c:	bf00      	nop
 800349e:	4b25      	ldr	r3, [pc, #148]	@ (8003534 <SystemClock_Config+0xf4>)
 80034a0:	699b      	ldr	r3, [r3, #24]
 80034a2:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80034a6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80034aa:	d1f8      	bne.n	800349e <SystemClock_Config+0x5e>
	}

	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80034ac:	2302      	movs	r3, #2
 80034ae:	627b      	str	r3, [r7, #36]	@ 0x24
	RCC_OscInitStruct.HSIState = RCC_HSI_DIV2;
 80034b0:	2309      	movs	r3, #9
 80034b2:	633b      	str	r3, [r7, #48]	@ 0x30
	RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80034b4:	2340      	movs	r3, #64	@ 0x40
 80034b6:	637b      	str	r3, [r7, #52]	@ 0x34
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80034b8:	2302      	movs	r3, #2
 80034ba:	64bb      	str	r3, [r7, #72]	@ 0x48
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80034bc:	2300      	movs	r3, #0
 80034be:	64fb      	str	r3, [r7, #76]	@ 0x4c
	RCC_OscInitStruct.PLL.PLLM = 2;
 80034c0:	2302      	movs	r3, #2
 80034c2:	653b      	str	r3, [r7, #80]	@ 0x50
	RCC_OscInitStruct.PLL.PLLN = 10;
 80034c4:	230a      	movs	r3, #10
 80034c6:	657b      	str	r3, [r7, #84]	@ 0x54
	RCC_OscInitStruct.PLL.PLLP = 2;
 80034c8:	2302      	movs	r3, #2
 80034ca:	65bb      	str	r3, [r7, #88]	@ 0x58
	RCC_OscInitStruct.PLL.PLLQ = 2;
 80034cc:	2302      	movs	r3, #2
 80034ce:	65fb      	str	r3, [r7, #92]	@ 0x5c
	RCC_OscInitStruct.PLL.PLLR = 2;
 80034d0:	2302      	movs	r3, #2
 80034d2:	663b      	str	r3, [r7, #96]	@ 0x60
	RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 80034d4:	230c      	movs	r3, #12
 80034d6:	667b      	str	r3, [r7, #100]	@ 0x64
	RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOMEDIUM;
 80034d8:	2302      	movs	r3, #2
 80034da:	66bb      	str	r3, [r7, #104]	@ 0x68
	RCC_OscInitStruct.PLL.PLLFRACN = 0;
 80034dc:	2300      	movs	r3, #0
 80034de:	66fb      	str	r3, [r7, #108]	@ 0x6c
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 80034e0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80034e4:	4618      	mov	r0, r3
 80034e6:	f004 ffe5 	bl	80084b4 <HAL_RCC_OscConfig>
 80034ea:	4603      	mov	r3, r0
 80034ec:	2b00      	cmp	r3, #0
 80034ee:	d001      	beq.n	80034f4 <SystemClock_Config+0xb4>
		Error_Handler();
 80034f0:	f000 fd1a 	bl	8003f28 <Error_Handler>
	}

	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 80034f4:	233f      	movs	r3, #63	@ 0x3f
 80034f6:	607b      	str	r3, [r7, #4]
			| RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2 | RCC_CLOCKTYPE_D3PCLK1
			| RCC_CLOCKTYPE_D1PCLK1;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80034f8:	2303      	movs	r3, #3
 80034fa:	60bb      	str	r3, [r7, #8]
	RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 80034fc:	2300      	movs	r3, #0
 80034fe:	60fb      	str	r3, [r7, #12]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV1;
 8003500:	2300      	movs	r3, #0
 8003502:	613b      	str	r3, [r7, #16]
	RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV1;
 8003504:	2300      	movs	r3, #0
 8003506:	617b      	str	r3, [r7, #20]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 8003508:	2340      	movs	r3, #64	@ 0x40
 800350a:	61bb      	str	r3, [r7, #24]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV1;
 800350c:	2300      	movs	r3, #0
 800350e:	61fb      	str	r3, [r7, #28]
	RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV1;
 8003510:	2300      	movs	r3, #0
 8003512:	623b      	str	r3, [r7, #32]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK) {
 8003514:	1d3b      	adds	r3, r7, #4
 8003516:	2101      	movs	r1, #1
 8003518:	4618      	mov	r0, r3
 800351a:	f005 fc25 	bl	8008d68 <HAL_RCC_ClockConfig>
 800351e:	4603      	mov	r3, r0
 8003520:	2b00      	cmp	r3, #0
 8003522:	d001      	beq.n	8003528 <SystemClock_Config+0xe8>
		Error_Handler();
 8003524:	f000 fd00 	bl	8003f28 <Error_Handler>
	}
}
 8003528:	bf00      	nop
 800352a:	3770      	adds	r7, #112	@ 0x70
 800352c:	46bd      	mov	sp, r7
 800352e:	bd80      	pop	{r7, pc}
 8003530:	58000400 	.word	0x58000400
 8003534:	58024800 	.word	0x58024800

08003538 <MX_ADC1_Init>:
/**
 * @brief ADC1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_ADC1_Init(void) {
 8003538:	b580      	push	{r7, lr}
 800353a:	b08a      	sub	sp, #40	@ 0x28
 800353c:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN ADC1_Init 0 */

	/* USER CODE END ADC1_Init 0 */

	ADC_MultiModeTypeDef multimode = { 0 };
 800353e:	f107 031c 	add.w	r3, r7, #28
 8003542:	2200      	movs	r2, #0
 8003544:	601a      	str	r2, [r3, #0]
 8003546:	605a      	str	r2, [r3, #4]
 8003548:	609a      	str	r2, [r3, #8]
	ADC_ChannelConfTypeDef sConfig = { 0 };
 800354a:	463b      	mov	r3, r7
 800354c:	2200      	movs	r2, #0
 800354e:	601a      	str	r2, [r3, #0]
 8003550:	605a      	str	r2, [r3, #4]
 8003552:	609a      	str	r2, [r3, #8]
 8003554:	60da      	str	r2, [r3, #12]
 8003556:	611a      	str	r2, [r3, #16]
 8003558:	615a      	str	r2, [r3, #20]
 800355a:	619a      	str	r2, [r3, #24]

	/* USER CODE END ADC1_Init 1 */

	/** Common config
	 */
	hadc1.Instance = ADC1;
 800355c:	4b31      	ldr	r3, [pc, #196]	@ (8003624 <MX_ADC1_Init+0xec>)
 800355e:	4a32      	ldr	r2, [pc, #200]	@ (8003628 <MX_ADC1_Init+0xf0>)
 8003560:	601a      	str	r2, [r3, #0]
	hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV2;
 8003562:	4b30      	ldr	r3, [pc, #192]	@ (8003624 <MX_ADC1_Init+0xec>)
 8003564:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 8003568:	605a      	str	r2, [r3, #4]
	hadc1.Init.Resolution = ADC_RESOLUTION_16B;
 800356a:	4b2e      	ldr	r3, [pc, #184]	@ (8003624 <MX_ADC1_Init+0xec>)
 800356c:	2200      	movs	r2, #0
 800356e:	609a      	str	r2, [r3, #8]
	hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8003570:	4b2c      	ldr	r3, [pc, #176]	@ (8003624 <MX_ADC1_Init+0xec>)
 8003572:	2200      	movs	r2, #0
 8003574:	60da      	str	r2, [r3, #12]
	hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8003576:	4b2b      	ldr	r3, [pc, #172]	@ (8003624 <MX_ADC1_Init+0xec>)
 8003578:	2204      	movs	r2, #4
 800357a:	611a      	str	r2, [r3, #16]
	hadc1.Init.LowPowerAutoWait = DISABLE;
 800357c:	4b29      	ldr	r3, [pc, #164]	@ (8003624 <MX_ADC1_Init+0xec>)
 800357e:	2200      	movs	r2, #0
 8003580:	751a      	strb	r2, [r3, #20]
	hadc1.Init.ContinuousConvMode = DISABLE;
 8003582:	4b28      	ldr	r3, [pc, #160]	@ (8003624 <MX_ADC1_Init+0xec>)
 8003584:	2200      	movs	r2, #0
 8003586:	755a      	strb	r2, [r3, #21]
	hadc1.Init.NbrOfConversion = 1;
 8003588:	4b26      	ldr	r3, [pc, #152]	@ (8003624 <MX_ADC1_Init+0xec>)
 800358a:	2201      	movs	r2, #1
 800358c:	619a      	str	r2, [r3, #24]
	hadc1.Init.DiscontinuousConvMode = DISABLE;
 800358e:	4b25      	ldr	r3, [pc, #148]	@ (8003624 <MX_ADC1_Init+0xec>)
 8003590:	2200      	movs	r2, #0
 8003592:	771a      	strb	r2, [r3, #28]
	hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8003594:	4b23      	ldr	r3, [pc, #140]	@ (8003624 <MX_ADC1_Init+0xec>)
 8003596:	2200      	movs	r2, #0
 8003598:	625a      	str	r2, [r3, #36]	@ 0x24
	hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800359a:	4b22      	ldr	r3, [pc, #136]	@ (8003624 <MX_ADC1_Init+0xec>)
 800359c:	2200      	movs	r2, #0
 800359e:	629a      	str	r2, [r3, #40]	@ 0x28
	hadc1.Init.ConversionDataManagement = ADC_CONVERSIONDATA_DR;
 80035a0:	4b20      	ldr	r3, [pc, #128]	@ (8003624 <MX_ADC1_Init+0xec>)
 80035a2:	2200      	movs	r2, #0
 80035a4:	62da      	str	r2, [r3, #44]	@ 0x2c
	hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 80035a6:	4b1f      	ldr	r3, [pc, #124]	@ (8003624 <MX_ADC1_Init+0xec>)
 80035a8:	2200      	movs	r2, #0
 80035aa:	631a      	str	r2, [r3, #48]	@ 0x30
	hadc1.Init.LeftBitShift = ADC_LEFTBITSHIFT_NONE;
 80035ac:	4b1d      	ldr	r3, [pc, #116]	@ (8003624 <MX_ADC1_Init+0xec>)
 80035ae:	2200      	movs	r2, #0
 80035b0:	635a      	str	r2, [r3, #52]	@ 0x34
	hadc1.Init.OversamplingMode = DISABLE;
 80035b2:	4b1c      	ldr	r3, [pc, #112]	@ (8003624 <MX_ADC1_Init+0xec>)
 80035b4:	2200      	movs	r2, #0
 80035b6:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
	hadc1.Init.Oversampling.Ratio = 1;
 80035ba:	4b1a      	ldr	r3, [pc, #104]	@ (8003624 <MX_ADC1_Init+0xec>)
 80035bc:	2201      	movs	r2, #1
 80035be:	63da      	str	r2, [r3, #60]	@ 0x3c
	if (HAL_ADC_Init(&hadc1) != HAL_OK) {
 80035c0:	4818      	ldr	r0, [pc, #96]	@ (8003624 <MX_ADC1_Init+0xec>)
 80035c2:	f001 fcd3 	bl	8004f6c <HAL_ADC_Init>
 80035c6:	4603      	mov	r3, r0
 80035c8:	2b00      	cmp	r3, #0
 80035ca:	d001      	beq.n	80035d0 <MX_ADC1_Init+0x98>
		Error_Handler();
 80035cc:	f000 fcac 	bl	8003f28 <Error_Handler>
	}

	/** Configure the ADC multi-mode
	 */
	multimode.Mode = ADC_MODE_INDEPENDENT;
 80035d0:	2300      	movs	r3, #0
 80035d2:	61fb      	str	r3, [r7, #28]
	if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK) {
 80035d4:	f107 031c 	add.w	r3, r7, #28
 80035d8:	4619      	mov	r1, r3
 80035da:	4812      	ldr	r0, [pc, #72]	@ (8003624 <MX_ADC1_Init+0xec>)
 80035dc:	f002 fec8 	bl	8006370 <HAL_ADCEx_MultiModeConfigChannel>
 80035e0:	4603      	mov	r3, r0
 80035e2:	2b00      	cmp	r3, #0
 80035e4:	d001      	beq.n	80035ea <MX_ADC1_Init+0xb2>
		Error_Handler();
 80035e6:	f000 fc9f 	bl	8003f28 <Error_Handler>
	}

	/** Configure Regular Channel
	 */
	sConfig.Channel = ADC_CHANNEL_10;
 80035ea:	4b10      	ldr	r3, [pc, #64]	@ (800362c <MX_ADC1_Init+0xf4>)
 80035ec:	603b      	str	r3, [r7, #0]
	sConfig.Rank = ADC_REGULAR_RANK_1;
 80035ee:	2306      	movs	r3, #6
 80035f0:	607b      	str	r3, [r7, #4]
	sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 80035f2:	2300      	movs	r3, #0
 80035f4:	60bb      	str	r3, [r7, #8]
	sConfig.SingleDiff = ADC_SINGLE_ENDED;
 80035f6:	f240 73ff 	movw	r3, #2047	@ 0x7ff
 80035fa:	60fb      	str	r3, [r7, #12]
	sConfig.OffsetNumber = ADC_OFFSET_NONE;
 80035fc:	2304      	movs	r3, #4
 80035fe:	613b      	str	r3, [r7, #16]
	sConfig.Offset = 0;
 8003600:	2300      	movs	r3, #0
 8003602:	617b      	str	r3, [r7, #20]
	sConfig.OffsetSignedSaturation = DISABLE;
 8003604:	2300      	movs	r3, #0
 8003606:	767b      	strb	r3, [r7, #25]
	if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK) {
 8003608:	463b      	mov	r3, r7
 800360a:	4619      	mov	r1, r3
 800360c:	4805      	ldr	r0, [pc, #20]	@ (8003624 <MX_ADC1_Init+0xec>)
 800360e:	f002 f84f 	bl	80056b0 <HAL_ADC_ConfigChannel>
 8003612:	4603      	mov	r3, r0
 8003614:	2b00      	cmp	r3, #0
 8003616:	d001      	beq.n	800361c <MX_ADC1_Init+0xe4>
		Error_Handler();
 8003618:	f000 fc86 	bl	8003f28 <Error_Handler>
	}
	/* USER CODE BEGIN ADC1_Init 2 */

	/* USER CODE END ADC1_Init 2 */

}
 800361c:	bf00      	nop
 800361e:	3728      	adds	r7, #40	@ 0x28
 8003620:	46bd      	mov	sp, r7
 8003622:	bd80      	pop	{r7, pc}
 8003624:	240005d8 	.word	0x240005d8
 8003628:	40022000 	.word	0x40022000
 800362c:	2a000400 	.word	0x2a000400

08003630 <MX_I2C1_Init>:
/**
 * @brief I2C1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_I2C1_Init(void) {
 8003630:	b580      	push	{r7, lr}
 8003632:	af00      	add	r7, sp, #0
	/* USER CODE END I2C1_Init 0 */

	/* USER CODE BEGIN I2C1_Init 1 */

	/* USER CODE END I2C1_Init 1 */
	hi2c1.Instance = I2C1;
 8003634:	4b1b      	ldr	r3, [pc, #108]	@ (80036a4 <MX_I2C1_Init+0x74>)
 8003636:	4a1c      	ldr	r2, [pc, #112]	@ (80036a8 <MX_I2C1_Init+0x78>)
 8003638:	601a      	str	r2, [r3, #0]
	hi2c1.Init.Timing = 0x00909BEB;
 800363a:	4b1a      	ldr	r3, [pc, #104]	@ (80036a4 <MX_I2C1_Init+0x74>)
 800363c:	4a1b      	ldr	r2, [pc, #108]	@ (80036ac <MX_I2C1_Init+0x7c>)
 800363e:	605a      	str	r2, [r3, #4]
	hi2c1.Init.OwnAddress1 = 0;
 8003640:	4b18      	ldr	r3, [pc, #96]	@ (80036a4 <MX_I2C1_Init+0x74>)
 8003642:	2200      	movs	r2, #0
 8003644:	609a      	str	r2, [r3, #8]
	hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8003646:	4b17      	ldr	r3, [pc, #92]	@ (80036a4 <MX_I2C1_Init+0x74>)
 8003648:	2201      	movs	r2, #1
 800364a:	60da      	str	r2, [r3, #12]
	hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800364c:	4b15      	ldr	r3, [pc, #84]	@ (80036a4 <MX_I2C1_Init+0x74>)
 800364e:	2200      	movs	r2, #0
 8003650:	611a      	str	r2, [r3, #16]
	hi2c1.Init.OwnAddress2 = 0;
 8003652:	4b14      	ldr	r3, [pc, #80]	@ (80036a4 <MX_I2C1_Init+0x74>)
 8003654:	2200      	movs	r2, #0
 8003656:	615a      	str	r2, [r3, #20]
	hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8003658:	4b12      	ldr	r3, [pc, #72]	@ (80036a4 <MX_I2C1_Init+0x74>)
 800365a:	2200      	movs	r2, #0
 800365c:	619a      	str	r2, [r3, #24]
	hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800365e:	4b11      	ldr	r3, [pc, #68]	@ (80036a4 <MX_I2C1_Init+0x74>)
 8003660:	2200      	movs	r2, #0
 8003662:	61da      	str	r2, [r3, #28]
	hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8003664:	4b0f      	ldr	r3, [pc, #60]	@ (80036a4 <MX_I2C1_Init+0x74>)
 8003666:	2200      	movs	r2, #0
 8003668:	621a      	str	r2, [r3, #32]
	if (HAL_I2C_Init(&hi2c1) != HAL_OK) {
 800366a:	480e      	ldr	r0, [pc, #56]	@ (80036a4 <MX_I2C1_Init+0x74>)
 800366c:	f003 fffa 	bl	8007664 <HAL_I2C_Init>
 8003670:	4603      	mov	r3, r0
 8003672:	2b00      	cmp	r3, #0
 8003674:	d001      	beq.n	800367a <MX_I2C1_Init+0x4a>
		Error_Handler();
 8003676:	f000 fc57 	bl	8003f28 <Error_Handler>
	}

	/** Configure Analogue filter
	 */
	if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE)
 800367a:	2100      	movs	r1, #0
 800367c:	4809      	ldr	r0, [pc, #36]	@ (80036a4 <MX_I2C1_Init+0x74>)
 800367e:	f004 fe47 	bl	8008310 <HAL_I2CEx_ConfigAnalogFilter>
 8003682:	4603      	mov	r3, r0
 8003684:	2b00      	cmp	r3, #0
 8003686:	d001      	beq.n	800368c <MX_I2C1_Init+0x5c>
			!= HAL_OK) {
		Error_Handler();
 8003688:	f000 fc4e 	bl	8003f28 <Error_Handler>
	}

	/** Configure Digital filter
	 */
	if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK) {
 800368c:	2100      	movs	r1, #0
 800368e:	4805      	ldr	r0, [pc, #20]	@ (80036a4 <MX_I2C1_Init+0x74>)
 8003690:	f004 fe89 	bl	80083a6 <HAL_I2CEx_ConfigDigitalFilter>
 8003694:	4603      	mov	r3, r0
 8003696:	2b00      	cmp	r3, #0
 8003698:	d001      	beq.n	800369e <MX_I2C1_Init+0x6e>
		Error_Handler();
 800369a:	f000 fc45 	bl	8003f28 <Error_Handler>
	}
	/* USER CODE BEGIN I2C1_Init 2 */

	/* USER CODE END I2C1_Init 2 */

}
 800369e:	bf00      	nop
 80036a0:	bd80      	pop	{r7, pc}
 80036a2:	bf00      	nop
 80036a4:	2400063c 	.word	0x2400063c
 80036a8:	40005400 	.word	0x40005400
 80036ac:	00909beb 	.word	0x00909beb

080036b0 <MX_I2C2_Init>:
/**
 * @brief I2C2 Initialization Function
 * @param None
 * @retval None
 */
static void MX_I2C2_Init(void) {
 80036b0:	b580      	push	{r7, lr}
 80036b2:	af00      	add	r7, sp, #0
	/* USER CODE END I2C2_Init 0 */

	/* USER CODE BEGIN I2C2_Init 1 */

	/* USER CODE END I2C2_Init 1 */
	hi2c2.Instance = I2C2;
 80036b4:	4b1b      	ldr	r3, [pc, #108]	@ (8003724 <MX_I2C2_Init+0x74>)
 80036b6:	4a1c      	ldr	r2, [pc, #112]	@ (8003728 <MX_I2C2_Init+0x78>)
 80036b8:	601a      	str	r2, [r3, #0]
	hi2c2.Init.Timing = 0x00909BEB;
 80036ba:	4b1a      	ldr	r3, [pc, #104]	@ (8003724 <MX_I2C2_Init+0x74>)
 80036bc:	4a1b      	ldr	r2, [pc, #108]	@ (800372c <MX_I2C2_Init+0x7c>)
 80036be:	605a      	str	r2, [r3, #4]
	hi2c2.Init.OwnAddress1 = 0;
 80036c0:	4b18      	ldr	r3, [pc, #96]	@ (8003724 <MX_I2C2_Init+0x74>)
 80036c2:	2200      	movs	r2, #0
 80036c4:	609a      	str	r2, [r3, #8]
	hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80036c6:	4b17      	ldr	r3, [pc, #92]	@ (8003724 <MX_I2C2_Init+0x74>)
 80036c8:	2201      	movs	r2, #1
 80036ca:	60da      	str	r2, [r3, #12]
	hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80036cc:	4b15      	ldr	r3, [pc, #84]	@ (8003724 <MX_I2C2_Init+0x74>)
 80036ce:	2200      	movs	r2, #0
 80036d0:	611a      	str	r2, [r3, #16]
	hi2c2.Init.OwnAddress2 = 0;
 80036d2:	4b14      	ldr	r3, [pc, #80]	@ (8003724 <MX_I2C2_Init+0x74>)
 80036d4:	2200      	movs	r2, #0
 80036d6:	615a      	str	r2, [r3, #20]
	hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80036d8:	4b12      	ldr	r3, [pc, #72]	@ (8003724 <MX_I2C2_Init+0x74>)
 80036da:	2200      	movs	r2, #0
 80036dc:	619a      	str	r2, [r3, #24]
	hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80036de:	4b11      	ldr	r3, [pc, #68]	@ (8003724 <MX_I2C2_Init+0x74>)
 80036e0:	2200      	movs	r2, #0
 80036e2:	61da      	str	r2, [r3, #28]
	hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80036e4:	4b0f      	ldr	r3, [pc, #60]	@ (8003724 <MX_I2C2_Init+0x74>)
 80036e6:	2200      	movs	r2, #0
 80036e8:	621a      	str	r2, [r3, #32]
	if (HAL_I2C_Init(&hi2c2) != HAL_OK) {
 80036ea:	480e      	ldr	r0, [pc, #56]	@ (8003724 <MX_I2C2_Init+0x74>)
 80036ec:	f003 ffba 	bl	8007664 <HAL_I2C_Init>
 80036f0:	4603      	mov	r3, r0
 80036f2:	2b00      	cmp	r3, #0
 80036f4:	d001      	beq.n	80036fa <MX_I2C2_Init+0x4a>
		Error_Handler();
 80036f6:	f000 fc17 	bl	8003f28 <Error_Handler>
	}

	/** Configure Analogue filter
	 */
	if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE)
 80036fa:	2100      	movs	r1, #0
 80036fc:	4809      	ldr	r0, [pc, #36]	@ (8003724 <MX_I2C2_Init+0x74>)
 80036fe:	f004 fe07 	bl	8008310 <HAL_I2CEx_ConfigAnalogFilter>
 8003702:	4603      	mov	r3, r0
 8003704:	2b00      	cmp	r3, #0
 8003706:	d001      	beq.n	800370c <MX_I2C2_Init+0x5c>
			!= HAL_OK) {
		Error_Handler();
 8003708:	f000 fc0e 	bl	8003f28 <Error_Handler>
	}

	/** Configure Digital filter
	 */
	if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK) {
 800370c:	2100      	movs	r1, #0
 800370e:	4805      	ldr	r0, [pc, #20]	@ (8003724 <MX_I2C2_Init+0x74>)
 8003710:	f004 fe49 	bl	80083a6 <HAL_I2CEx_ConfigDigitalFilter>
 8003714:	4603      	mov	r3, r0
 8003716:	2b00      	cmp	r3, #0
 8003718:	d001      	beq.n	800371e <MX_I2C2_Init+0x6e>
		Error_Handler();
 800371a:	f000 fc05 	bl	8003f28 <Error_Handler>
	}
	/* USER CODE BEGIN I2C2_Init 2 */

	/* USER CODE END I2C2_Init 2 */

}
 800371e:	bf00      	nop
 8003720:	bd80      	pop	{r7, pc}
 8003722:	bf00      	nop
 8003724:	24000690 	.word	0x24000690
 8003728:	40005800 	.word	0x40005800
 800372c:	00909beb 	.word	0x00909beb

08003730 <MX_TIM1_Init>:
/**
 * @brief TIM1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM1_Init(void) {
 8003730:	b580      	push	{r7, lr}
 8003732:	b09a      	sub	sp, #104	@ 0x68
 8003734:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN TIM1_Init 0 */

	/* USER CODE END TIM1_Init 0 */

	TIM_ClockConfigTypeDef sClockSourceConfig = { 0 };
 8003736:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 800373a:	2200      	movs	r2, #0
 800373c:	601a      	str	r2, [r3, #0]
 800373e:	605a      	str	r2, [r3, #4]
 8003740:	609a      	str	r2, [r3, #8]
 8003742:	60da      	str	r2, [r3, #12]
	TIM_MasterConfigTypeDef sMasterConfig = { 0 };
 8003744:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 8003748:	2200      	movs	r2, #0
 800374a:	601a      	str	r2, [r3, #0]
 800374c:	605a      	str	r2, [r3, #4]
 800374e:	609a      	str	r2, [r3, #8]
	TIM_OC_InitTypeDef sConfigOC = { 0 };
 8003750:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8003754:	2200      	movs	r2, #0
 8003756:	601a      	str	r2, [r3, #0]
 8003758:	605a      	str	r2, [r3, #4]
 800375a:	609a      	str	r2, [r3, #8]
 800375c:	60da      	str	r2, [r3, #12]
 800375e:	611a      	str	r2, [r3, #16]
 8003760:	615a      	str	r2, [r3, #20]
 8003762:	619a      	str	r2, [r3, #24]
	TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = { 0 };
 8003764:	1d3b      	adds	r3, r7, #4
 8003766:	222c      	movs	r2, #44	@ 0x2c
 8003768:	2100      	movs	r1, #0
 800376a:	4618      	mov	r0, r3
 800376c:	f00e f8fe 	bl	801196c <memset>

	/* USER CODE BEGIN TIM1_Init 1 */

	/* USER CODE END TIM1_Init 1 */
	htim1.Instance = TIM1;
 8003770:	4b61      	ldr	r3, [pc, #388]	@ (80038f8 <MX_TIM1_Init+0x1c8>)
 8003772:	4a62      	ldr	r2, [pc, #392]	@ (80038fc <MX_TIM1_Init+0x1cc>)
 8003774:	601a      	str	r2, [r3, #0]
	htim1.Init.Prescaler = 79;
 8003776:	4b60      	ldr	r3, [pc, #384]	@ (80038f8 <MX_TIM1_Init+0x1c8>)
 8003778:	224f      	movs	r2, #79	@ 0x4f
 800377a:	605a      	str	r2, [r3, #4]
	htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 800377c:	4b5e      	ldr	r3, [pc, #376]	@ (80038f8 <MX_TIM1_Init+0x1c8>)
 800377e:	2200      	movs	r2, #0
 8003780:	609a      	str	r2, [r3, #8]
	htim1.Init.Period = 65535;
 8003782:	4b5d      	ldr	r3, [pc, #372]	@ (80038f8 <MX_TIM1_Init+0x1c8>)
 8003784:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8003788:	60da      	str	r2, [r3, #12]
	htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800378a:	4b5b      	ldr	r3, [pc, #364]	@ (80038f8 <MX_TIM1_Init+0x1c8>)
 800378c:	2200      	movs	r2, #0
 800378e:	611a      	str	r2, [r3, #16]
	htim1.Init.RepetitionCounter = 0;
 8003790:	4b59      	ldr	r3, [pc, #356]	@ (80038f8 <MX_TIM1_Init+0x1c8>)
 8003792:	2200      	movs	r2, #0
 8003794:	615a      	str	r2, [r3, #20]
	htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003796:	4b58      	ldr	r3, [pc, #352]	@ (80038f8 <MX_TIM1_Init+0x1c8>)
 8003798:	2200      	movs	r2, #0
 800379a:	619a      	str	r2, [r3, #24]
	if (HAL_TIM_Base_Init(&htim1) != HAL_OK) {
 800379c:	4856      	ldr	r0, [pc, #344]	@ (80038f8 <MX_TIM1_Init+0x1c8>)
 800379e:	f008 fb6d 	bl	800be7c <HAL_TIM_Base_Init>
 80037a2:	4603      	mov	r3, r0
 80037a4:	2b00      	cmp	r3, #0
 80037a6:	d001      	beq.n	80037ac <MX_TIM1_Init+0x7c>
		Error_Handler();
 80037a8:	f000 fbbe 	bl	8003f28 <Error_Handler>
	}
	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80037ac:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80037b0:	65bb      	str	r3, [r7, #88]	@ 0x58
	if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK) {
 80037b2:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 80037b6:	4619      	mov	r1, r3
 80037b8:	484f      	ldr	r0, [pc, #316]	@ (80038f8 <MX_TIM1_Init+0x1c8>)
 80037ba:	f009 fac1 	bl	800cd40 <HAL_TIM_ConfigClockSource>
 80037be:	4603      	mov	r3, r0
 80037c0:	2b00      	cmp	r3, #0
 80037c2:	d001      	beq.n	80037c8 <MX_TIM1_Init+0x98>
		Error_Handler();
 80037c4:	f000 fbb0 	bl	8003f28 <Error_Handler>
	}
	if (HAL_TIM_OC_Init(&htim1) != HAL_OK) {
 80037c8:	484b      	ldr	r0, [pc, #300]	@ (80038f8 <MX_TIM1_Init+0x1c8>)
 80037ca:	f008 fc1f 	bl	800c00c <HAL_TIM_OC_Init>
 80037ce:	4603      	mov	r3, r0
 80037d0:	2b00      	cmp	r3, #0
 80037d2:	d001      	beq.n	80037d8 <MX_TIM1_Init+0xa8>
		Error_Handler();
 80037d4:	f000 fba8 	bl	8003f28 <Error_Handler>
	}
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80037d8:	2300      	movs	r3, #0
 80037da:	64fb      	str	r3, [r7, #76]	@ 0x4c
	sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 80037dc:	2300      	movs	r3, #0
 80037de:	653b      	str	r3, [r7, #80]	@ 0x50
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80037e0:	2300      	movs	r3, #0
 80037e2:	657b      	str	r3, [r7, #84]	@ 0x54
	if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig)
 80037e4:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 80037e8:	4619      	mov	r1, r3
 80037ea:	4843      	ldr	r0, [pc, #268]	@ (80038f8 <MX_TIM1_Init+0x1c8>)
 80037ec:	f00a f966 	bl	800dabc <HAL_TIMEx_MasterConfigSynchronization>
 80037f0:	4603      	mov	r3, r0
 80037f2:	2b00      	cmp	r3, #0
 80037f4:	d001      	beq.n	80037fa <MX_TIM1_Init+0xca>
			!= HAL_OK) {
		Error_Handler();
 80037f6:	f000 fb97 	bl	8003f28 <Error_Handler>
	}
	sConfigOC.OCMode = TIM_OCMODE_TIMING;
 80037fa:	2300      	movs	r3, #0
 80037fc:	633b      	str	r3, [r7, #48]	@ 0x30
	sConfigOC.Pulse = 0;
 80037fe:	2300      	movs	r3, #0
 8003800:	637b      	str	r3, [r7, #52]	@ 0x34
	sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8003802:	2300      	movs	r3, #0
 8003804:	63bb      	str	r3, [r7, #56]	@ 0x38
	sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8003806:	2300      	movs	r3, #0
 8003808:	63fb      	str	r3, [r7, #60]	@ 0x3c
	sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800380a:	2300      	movs	r3, #0
 800380c:	643b      	str	r3, [r7, #64]	@ 0x40
	sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 800380e:	2300      	movs	r3, #0
 8003810:	647b      	str	r3, [r7, #68]	@ 0x44
	sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8003812:	2300      	movs	r3, #0
 8003814:	64bb      	str	r3, [r7, #72]	@ 0x48
	if (HAL_TIM_OC_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK) {
 8003816:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 800381a:	2200      	movs	r2, #0
 800381c:	4619      	mov	r1, r3
 800381e:	4836      	ldr	r0, [pc, #216]	@ (80038f8 <MX_TIM1_Init+0x1c8>)
 8003820:	f009 f978 	bl	800cb14 <HAL_TIM_OC_ConfigChannel>
 8003824:	4603      	mov	r3, r0
 8003826:	2b00      	cmp	r3, #0
 8003828:	d001      	beq.n	800382e <MX_TIM1_Init+0xfe>
		Error_Handler();
 800382a:	f000 fb7d 	bl	8003f28 <Error_Handler>
	}
	if (HAL_TIM_OC_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK) {
 800382e:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8003832:	2204      	movs	r2, #4
 8003834:	4619      	mov	r1, r3
 8003836:	4830      	ldr	r0, [pc, #192]	@ (80038f8 <MX_TIM1_Init+0x1c8>)
 8003838:	f009 f96c 	bl	800cb14 <HAL_TIM_OC_ConfigChannel>
 800383c:	4603      	mov	r3, r0
 800383e:	2b00      	cmp	r3, #0
 8003840:	d001      	beq.n	8003846 <MX_TIM1_Init+0x116>
		Error_Handler();
 8003842:	f000 fb71 	bl	8003f28 <Error_Handler>
	}
	if (HAL_TIM_OC_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK) {
 8003846:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 800384a:	2208      	movs	r2, #8
 800384c:	4619      	mov	r1, r3
 800384e:	482a      	ldr	r0, [pc, #168]	@ (80038f8 <MX_TIM1_Init+0x1c8>)
 8003850:	f009 f960 	bl	800cb14 <HAL_TIM_OC_ConfigChannel>
 8003854:	4603      	mov	r3, r0
 8003856:	2b00      	cmp	r3, #0
 8003858:	d001      	beq.n	800385e <MX_TIM1_Init+0x12e>
		Error_Handler();
 800385a:	f000 fb65 	bl	8003f28 <Error_Handler>
	}
	if (HAL_TIM_OC_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK) {
 800385e:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8003862:	220c      	movs	r2, #12
 8003864:	4619      	mov	r1, r3
 8003866:	4824      	ldr	r0, [pc, #144]	@ (80038f8 <MX_TIM1_Init+0x1c8>)
 8003868:	f009 f954 	bl	800cb14 <HAL_TIM_OC_ConfigChannel>
 800386c:	4603      	mov	r3, r0
 800386e:	2b00      	cmp	r3, #0
 8003870:	d001      	beq.n	8003876 <MX_TIM1_Init+0x146>
		Error_Handler();
 8003872:	f000 fb59 	bl	8003f28 <Error_Handler>
	}
	if (HAL_TIM_OC_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_5) != HAL_OK) {
 8003876:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 800387a:	2210      	movs	r2, #16
 800387c:	4619      	mov	r1, r3
 800387e:	481e      	ldr	r0, [pc, #120]	@ (80038f8 <MX_TIM1_Init+0x1c8>)
 8003880:	f009 f948 	bl	800cb14 <HAL_TIM_OC_ConfigChannel>
 8003884:	4603      	mov	r3, r0
 8003886:	2b00      	cmp	r3, #0
 8003888:	d001      	beq.n	800388e <MX_TIM1_Init+0x15e>
		Error_Handler();
 800388a:	f000 fb4d 	bl	8003f28 <Error_Handler>
	}
	if (HAL_TIM_OC_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_6) != HAL_OK) {
 800388e:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8003892:	2214      	movs	r2, #20
 8003894:	4619      	mov	r1, r3
 8003896:	4818      	ldr	r0, [pc, #96]	@ (80038f8 <MX_TIM1_Init+0x1c8>)
 8003898:	f009 f93c 	bl	800cb14 <HAL_TIM_OC_ConfigChannel>
 800389c:	4603      	mov	r3, r0
 800389e:	2b00      	cmp	r3, #0
 80038a0:	d001      	beq.n	80038a6 <MX_TIM1_Init+0x176>
		Error_Handler();
 80038a2:	f000 fb41 	bl	8003f28 <Error_Handler>
	}
	sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 80038a6:	2300      	movs	r3, #0
 80038a8:	607b      	str	r3, [r7, #4]
	sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 80038aa:	2300      	movs	r3, #0
 80038ac:	60bb      	str	r3, [r7, #8]
	sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 80038ae:	2300      	movs	r3, #0
 80038b0:	60fb      	str	r3, [r7, #12]
	sBreakDeadTimeConfig.DeadTime = 0;
 80038b2:	2300      	movs	r3, #0
 80038b4:	613b      	str	r3, [r7, #16]
	sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 80038b6:	2300      	movs	r3, #0
 80038b8:	617b      	str	r3, [r7, #20]
	sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80038ba:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80038be:	61bb      	str	r3, [r7, #24]
	sBreakDeadTimeConfig.BreakFilter = 0;
 80038c0:	2300      	movs	r3, #0
 80038c2:	61fb      	str	r3, [r7, #28]
	sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 80038c4:	2300      	movs	r3, #0
 80038c6:	623b      	str	r3, [r7, #32]
	sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 80038c8:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80038cc:	627b      	str	r3, [r7, #36]	@ 0x24
	sBreakDeadTimeConfig.Break2Filter = 0;
 80038ce:	2300      	movs	r3, #0
 80038d0:	62bb      	str	r3, [r7, #40]	@ 0x28
	sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 80038d2:	2300      	movs	r3, #0
 80038d4:	62fb      	str	r3, [r7, #44]	@ 0x2c
	if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig)
 80038d6:	1d3b      	adds	r3, r7, #4
 80038d8:	4619      	mov	r1, r3
 80038da:	4807      	ldr	r0, [pc, #28]	@ (80038f8 <MX_TIM1_Init+0x1c8>)
 80038dc:	f00a f97c 	bl	800dbd8 <HAL_TIMEx_ConfigBreakDeadTime>
 80038e0:	4603      	mov	r3, r0
 80038e2:	2b00      	cmp	r3, #0
 80038e4:	d001      	beq.n	80038ea <MX_TIM1_Init+0x1ba>
			!= HAL_OK) {
		Error_Handler();
 80038e6:	f000 fb1f 	bl	8003f28 <Error_Handler>
	}
	/* USER CODE BEGIN TIM1_Init 2 */

	/* USER CODE END TIM1_Init 2 */
	HAL_TIM_MspPostInit(&htim1);
 80038ea:	4803      	ldr	r0, [pc, #12]	@ (80038f8 <MX_TIM1_Init+0x1c8>)
 80038ec:	f000 fcfe 	bl	80042ec <HAL_TIM_MspPostInit>

}
 80038f0:	bf00      	nop
 80038f2:	3768      	adds	r7, #104	@ 0x68
 80038f4:	46bd      	mov	sp, r7
 80038f6:	bd80      	pop	{r7, pc}
 80038f8:	240006e4 	.word	0x240006e4
 80038fc:	40010000 	.word	0x40010000

08003900 <MX_TIM4_Init>:
/**
 * @brief TIM4 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM4_Init(void) {
 8003900:	b580      	push	{r7, lr}
 8003902:	b08e      	sub	sp, #56	@ 0x38
 8003904:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN TIM4_Init 0 */

	/* USER CODE END TIM4_Init 0 */

	TIM_ClockConfigTypeDef sClockSourceConfig = { 0 };
 8003906:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800390a:	2200      	movs	r2, #0
 800390c:	601a      	str	r2, [r3, #0]
 800390e:	605a      	str	r2, [r3, #4]
 8003910:	609a      	str	r2, [r3, #8]
 8003912:	60da      	str	r2, [r3, #12]
	TIM_MasterConfigTypeDef sMasterConfig = { 0 };
 8003914:	f107 031c 	add.w	r3, r7, #28
 8003918:	2200      	movs	r2, #0
 800391a:	601a      	str	r2, [r3, #0]
 800391c:	605a      	str	r2, [r3, #4]
 800391e:	609a      	str	r2, [r3, #8]
	TIM_OC_InitTypeDef sConfigOC = { 0 };
 8003920:	463b      	mov	r3, r7
 8003922:	2200      	movs	r2, #0
 8003924:	601a      	str	r2, [r3, #0]
 8003926:	605a      	str	r2, [r3, #4]
 8003928:	609a      	str	r2, [r3, #8]
 800392a:	60da      	str	r2, [r3, #12]
 800392c:	611a      	str	r2, [r3, #16]
 800392e:	615a      	str	r2, [r3, #20]
 8003930:	619a      	str	r2, [r3, #24]

	/* USER CODE BEGIN TIM4_Init 1 */

	/* USER CODE END TIM4_Init 1 */
	htim4.Instance = TIM4;
 8003932:	4b3d      	ldr	r3, [pc, #244]	@ (8003a28 <MX_TIM4_Init+0x128>)
 8003934:	4a3d      	ldr	r2, [pc, #244]	@ (8003a2c <MX_TIM4_Init+0x12c>)
 8003936:	601a      	str	r2, [r3, #0]
	htim4.Init.Prescaler = 79;
 8003938:	4b3b      	ldr	r3, [pc, #236]	@ (8003a28 <MX_TIM4_Init+0x128>)
 800393a:	224f      	movs	r2, #79	@ 0x4f
 800393c:	605a      	str	r2, [r3, #4]
	htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 800393e:	4b3a      	ldr	r3, [pc, #232]	@ (8003a28 <MX_TIM4_Init+0x128>)
 8003940:	2200      	movs	r2, #0
 8003942:	609a      	str	r2, [r3, #8]
	htim4.Init.Period = 65535;
 8003944:	4b38      	ldr	r3, [pc, #224]	@ (8003a28 <MX_TIM4_Init+0x128>)
 8003946:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800394a:	60da      	str	r2, [r3, #12]
	htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800394c:	4b36      	ldr	r3, [pc, #216]	@ (8003a28 <MX_TIM4_Init+0x128>)
 800394e:	2200      	movs	r2, #0
 8003950:	611a      	str	r2, [r3, #16]
	htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003952:	4b35      	ldr	r3, [pc, #212]	@ (8003a28 <MX_TIM4_Init+0x128>)
 8003954:	2200      	movs	r2, #0
 8003956:	619a      	str	r2, [r3, #24]
	if (HAL_TIM_Base_Init(&htim4) != HAL_OK) {
 8003958:	4833      	ldr	r0, [pc, #204]	@ (8003a28 <MX_TIM4_Init+0x128>)
 800395a:	f008 fa8f 	bl	800be7c <HAL_TIM_Base_Init>
 800395e:	4603      	mov	r3, r0
 8003960:	2b00      	cmp	r3, #0
 8003962:	d001      	beq.n	8003968 <MX_TIM4_Init+0x68>
		Error_Handler();
 8003964:	f000 fae0 	bl	8003f28 <Error_Handler>
	}
	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8003968:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800396c:	62bb      	str	r3, [r7, #40]	@ 0x28
	if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK) {
 800396e:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8003972:	4619      	mov	r1, r3
 8003974:	482c      	ldr	r0, [pc, #176]	@ (8003a28 <MX_TIM4_Init+0x128>)
 8003976:	f009 f9e3 	bl	800cd40 <HAL_TIM_ConfigClockSource>
 800397a:	4603      	mov	r3, r0
 800397c:	2b00      	cmp	r3, #0
 800397e:	d001      	beq.n	8003984 <MX_TIM4_Init+0x84>
		Error_Handler();
 8003980:	f000 fad2 	bl	8003f28 <Error_Handler>
	}
	if (HAL_TIM_OC_Init(&htim4) != HAL_OK) {
 8003984:	4828      	ldr	r0, [pc, #160]	@ (8003a28 <MX_TIM4_Init+0x128>)
 8003986:	f008 fb41 	bl	800c00c <HAL_TIM_OC_Init>
 800398a:	4603      	mov	r3, r0
 800398c:	2b00      	cmp	r3, #0
 800398e:	d001      	beq.n	8003994 <MX_TIM4_Init+0x94>
		Error_Handler();
 8003990:	f000 faca 	bl	8003f28 <Error_Handler>
	}
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003994:	2300      	movs	r3, #0
 8003996:	61fb      	str	r3, [r7, #28]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003998:	2300      	movs	r3, #0
 800399a:	627b      	str	r3, [r7, #36]	@ 0x24
	if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig)
 800399c:	f107 031c 	add.w	r3, r7, #28
 80039a0:	4619      	mov	r1, r3
 80039a2:	4821      	ldr	r0, [pc, #132]	@ (8003a28 <MX_TIM4_Init+0x128>)
 80039a4:	f00a f88a 	bl	800dabc <HAL_TIMEx_MasterConfigSynchronization>
 80039a8:	4603      	mov	r3, r0
 80039aa:	2b00      	cmp	r3, #0
 80039ac:	d001      	beq.n	80039b2 <MX_TIM4_Init+0xb2>
			!= HAL_OK) {
		Error_Handler();
 80039ae:	f000 fabb 	bl	8003f28 <Error_Handler>
	}
	sConfigOC.OCMode = TIM_OCMODE_TIMING;
 80039b2:	2300      	movs	r3, #0
 80039b4:	603b      	str	r3, [r7, #0]
	sConfigOC.Pulse = 0;
 80039b6:	2300      	movs	r3, #0
 80039b8:	607b      	str	r3, [r7, #4]
	sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80039ba:	2300      	movs	r3, #0
 80039bc:	60bb      	str	r3, [r7, #8]
	sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80039be:	2300      	movs	r3, #0
 80039c0:	613b      	str	r3, [r7, #16]
	if (HAL_TIM_OC_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_1) != HAL_OK) {
 80039c2:	463b      	mov	r3, r7
 80039c4:	2200      	movs	r2, #0
 80039c6:	4619      	mov	r1, r3
 80039c8:	4817      	ldr	r0, [pc, #92]	@ (8003a28 <MX_TIM4_Init+0x128>)
 80039ca:	f009 f8a3 	bl	800cb14 <HAL_TIM_OC_ConfigChannel>
 80039ce:	4603      	mov	r3, r0
 80039d0:	2b00      	cmp	r3, #0
 80039d2:	d001      	beq.n	80039d8 <MX_TIM4_Init+0xd8>
		Error_Handler();
 80039d4:	f000 faa8 	bl	8003f28 <Error_Handler>
	}
	if (HAL_TIM_OC_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_2) != HAL_OK) {
 80039d8:	463b      	mov	r3, r7
 80039da:	2204      	movs	r2, #4
 80039dc:	4619      	mov	r1, r3
 80039de:	4812      	ldr	r0, [pc, #72]	@ (8003a28 <MX_TIM4_Init+0x128>)
 80039e0:	f009 f898 	bl	800cb14 <HAL_TIM_OC_ConfigChannel>
 80039e4:	4603      	mov	r3, r0
 80039e6:	2b00      	cmp	r3, #0
 80039e8:	d001      	beq.n	80039ee <MX_TIM4_Init+0xee>
		Error_Handler();
 80039ea:	f000 fa9d 	bl	8003f28 <Error_Handler>
	}
	if (HAL_TIM_OC_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_3) != HAL_OK) {
 80039ee:	463b      	mov	r3, r7
 80039f0:	2208      	movs	r2, #8
 80039f2:	4619      	mov	r1, r3
 80039f4:	480c      	ldr	r0, [pc, #48]	@ (8003a28 <MX_TIM4_Init+0x128>)
 80039f6:	f009 f88d 	bl	800cb14 <HAL_TIM_OC_ConfigChannel>
 80039fa:	4603      	mov	r3, r0
 80039fc:	2b00      	cmp	r3, #0
 80039fe:	d001      	beq.n	8003a04 <MX_TIM4_Init+0x104>
		Error_Handler();
 8003a00:	f000 fa92 	bl	8003f28 <Error_Handler>
	}
	if (HAL_TIM_OC_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_4) != HAL_OK) {
 8003a04:	463b      	mov	r3, r7
 8003a06:	220c      	movs	r2, #12
 8003a08:	4619      	mov	r1, r3
 8003a0a:	4807      	ldr	r0, [pc, #28]	@ (8003a28 <MX_TIM4_Init+0x128>)
 8003a0c:	f009 f882 	bl	800cb14 <HAL_TIM_OC_ConfigChannel>
 8003a10:	4603      	mov	r3, r0
 8003a12:	2b00      	cmp	r3, #0
 8003a14:	d001      	beq.n	8003a1a <MX_TIM4_Init+0x11a>
		Error_Handler();
 8003a16:	f000 fa87 	bl	8003f28 <Error_Handler>
	}
	/* USER CODE BEGIN TIM4_Init 2 */

	/* USER CODE END TIM4_Init 2 */
	HAL_TIM_MspPostInit(&htim4);
 8003a1a:	4803      	ldr	r0, [pc, #12]	@ (8003a28 <MX_TIM4_Init+0x128>)
 8003a1c:	f000 fc66 	bl	80042ec <HAL_TIM_MspPostInit>

}
 8003a20:	bf00      	nop
 8003a22:	3738      	adds	r7, #56	@ 0x38
 8003a24:	46bd      	mov	sp, r7
 8003a26:	bd80      	pop	{r7, pc}
 8003a28:	24000730 	.word	0x24000730
 8003a2c:	40000800 	.word	0x40000800

08003a30 <MX_TIM5_Init>:
/**
 * @brief TIM5 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM5_Init(void) {
 8003a30:	b580      	push	{r7, lr}
 8003a32:	b092      	sub	sp, #72	@ 0x48
 8003a34:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN TIM5_Init 0 */

	/* USER CODE END TIM5_Init 0 */

	TIM_ClockConfigTypeDef sClockSourceConfig = { 0 };
 8003a36:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8003a3a:	2200      	movs	r2, #0
 8003a3c:	601a      	str	r2, [r3, #0]
 8003a3e:	605a      	str	r2, [r3, #4]
 8003a40:	609a      	str	r2, [r3, #8]
 8003a42:	60da      	str	r2, [r3, #12]
	TIM_MasterConfigTypeDef sMasterConfig = { 0 };
 8003a44:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8003a48:	2200      	movs	r2, #0
 8003a4a:	601a      	str	r2, [r3, #0]
 8003a4c:	605a      	str	r2, [r3, #4]
 8003a4e:	609a      	str	r2, [r3, #8]
	TIM_IC_InitTypeDef sConfigIC = { 0 };
 8003a50:	f107 031c 	add.w	r3, r7, #28
 8003a54:	2200      	movs	r2, #0
 8003a56:	601a      	str	r2, [r3, #0]
 8003a58:	605a      	str	r2, [r3, #4]
 8003a5a:	609a      	str	r2, [r3, #8]
 8003a5c:	60da      	str	r2, [r3, #12]
	TIM_OC_InitTypeDef sConfigOC = { 0 };
 8003a5e:	463b      	mov	r3, r7
 8003a60:	2200      	movs	r2, #0
 8003a62:	601a      	str	r2, [r3, #0]
 8003a64:	605a      	str	r2, [r3, #4]
 8003a66:	609a      	str	r2, [r3, #8]
 8003a68:	60da      	str	r2, [r3, #12]
 8003a6a:	611a      	str	r2, [r3, #16]
 8003a6c:	615a      	str	r2, [r3, #20]
 8003a6e:	619a      	str	r2, [r3, #24]

	/* USER CODE BEGIN TIM5_Init 1 */

	/* USER CODE END TIM5_Init 1 */
	htim5.Instance = TIM5;
 8003a70:	4b3f      	ldr	r3, [pc, #252]	@ (8003b70 <MX_TIM5_Init+0x140>)
 8003a72:	4a40      	ldr	r2, [pc, #256]	@ (8003b74 <MX_TIM5_Init+0x144>)
 8003a74:	601a      	str	r2, [r3, #0]
	htim5.Init.Prescaler = 79;
 8003a76:	4b3e      	ldr	r3, [pc, #248]	@ (8003b70 <MX_TIM5_Init+0x140>)
 8003a78:	224f      	movs	r2, #79	@ 0x4f
 8003a7a:	605a      	str	r2, [r3, #4]
	htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003a7c:	4b3c      	ldr	r3, [pc, #240]	@ (8003b70 <MX_TIM5_Init+0x140>)
 8003a7e:	2200      	movs	r2, #0
 8003a80:	609a      	str	r2, [r3, #8]
	htim5.Init.Period = 0xFFFFFFFF;
 8003a82:	4b3b      	ldr	r3, [pc, #236]	@ (8003b70 <MX_TIM5_Init+0x140>)
 8003a84:	f04f 32ff 	mov.w	r2, #4294967295
 8003a88:	60da      	str	r2, [r3, #12]
	htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003a8a:	4b39      	ldr	r3, [pc, #228]	@ (8003b70 <MX_TIM5_Init+0x140>)
 8003a8c:	2200      	movs	r2, #0
 8003a8e:	611a      	str	r2, [r3, #16]
	htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003a90:	4b37      	ldr	r3, [pc, #220]	@ (8003b70 <MX_TIM5_Init+0x140>)
 8003a92:	2200      	movs	r2, #0
 8003a94:	619a      	str	r2, [r3, #24]
	if (HAL_TIM_Base_Init(&htim5) != HAL_OK) {
 8003a96:	4836      	ldr	r0, [pc, #216]	@ (8003b70 <MX_TIM5_Init+0x140>)
 8003a98:	f008 f9f0 	bl	800be7c <HAL_TIM_Base_Init>
 8003a9c:	4603      	mov	r3, r0
 8003a9e:	2b00      	cmp	r3, #0
 8003aa0:	d001      	beq.n	8003aa6 <MX_TIM5_Init+0x76>
		Error_Handler();
 8003aa2:	f000 fa41 	bl	8003f28 <Error_Handler>
	}
	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8003aa6:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8003aaa:	63bb      	str	r3, [r7, #56]	@ 0x38
	if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK) {
 8003aac:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8003ab0:	4619      	mov	r1, r3
 8003ab2:	482f      	ldr	r0, [pc, #188]	@ (8003b70 <MX_TIM5_Init+0x140>)
 8003ab4:	f009 f944 	bl	800cd40 <HAL_TIM_ConfigClockSource>
 8003ab8:	4603      	mov	r3, r0
 8003aba:	2b00      	cmp	r3, #0
 8003abc:	d001      	beq.n	8003ac2 <MX_TIM5_Init+0x92>
		Error_Handler();
 8003abe:	f000 fa33 	bl	8003f28 <Error_Handler>
	}
	if (HAL_TIM_IC_Init(&htim5) != HAL_OK) {
 8003ac2:	482b      	ldr	r0, [pc, #172]	@ (8003b70 <MX_TIM5_Init+0x140>)
 8003ac4:	f008 fd6c 	bl	800c5a0 <HAL_TIM_IC_Init>
 8003ac8:	4603      	mov	r3, r0
 8003aca:	2b00      	cmp	r3, #0
 8003acc:	d001      	beq.n	8003ad2 <MX_TIM5_Init+0xa2>
		Error_Handler();
 8003ace:	f000 fa2b 	bl	8003f28 <Error_Handler>
	}
	if (HAL_TIM_OC_Init(&htim5) != HAL_OK) {
 8003ad2:	4827      	ldr	r0, [pc, #156]	@ (8003b70 <MX_TIM5_Init+0x140>)
 8003ad4:	f008 fa9a 	bl	800c00c <HAL_TIM_OC_Init>
 8003ad8:	4603      	mov	r3, r0
 8003ada:	2b00      	cmp	r3, #0
 8003adc:	d001      	beq.n	8003ae2 <MX_TIM5_Init+0xb2>
		Error_Handler();
 8003ade:	f000 fa23 	bl	8003f28 <Error_Handler>
	}
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003ae2:	2300      	movs	r3, #0
 8003ae4:	62fb      	str	r3, [r7, #44]	@ 0x2c
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003ae6:	2300      	movs	r3, #0
 8003ae8:	637b      	str	r3, [r7, #52]	@ 0x34
	if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig)
 8003aea:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8003aee:	4619      	mov	r1, r3
 8003af0:	481f      	ldr	r0, [pc, #124]	@ (8003b70 <MX_TIM5_Init+0x140>)
 8003af2:	f009 ffe3 	bl	800dabc <HAL_TIMEx_MasterConfigSynchronization>
 8003af6:	4603      	mov	r3, r0
 8003af8:	2b00      	cmp	r3, #0
 8003afa:	d001      	beq.n	8003b00 <MX_TIM5_Init+0xd0>
			!= HAL_OK) {
		Error_Handler();
 8003afc:	f000 fa14 	bl	8003f28 <Error_Handler>
	}
	sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8003b00:	2300      	movs	r3, #0
 8003b02:	61fb      	str	r3, [r7, #28]
	sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8003b04:	2301      	movs	r3, #1
 8003b06:	623b      	str	r3, [r7, #32]
	sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8003b08:	2300      	movs	r3, #0
 8003b0a:	627b      	str	r3, [r7, #36]	@ 0x24
	sConfigIC.ICFilter = 0;
 8003b0c:	2300      	movs	r3, #0
 8003b0e:	62bb      	str	r3, [r7, #40]	@ 0x28
	if (HAL_TIM_IC_ConfigChannel(&htim5, &sConfigIC, TIM_CHANNEL_1) != HAL_OK) {
 8003b10:	f107 031c 	add.w	r3, r7, #28
 8003b14:	2200      	movs	r2, #0
 8003b16:	4619      	mov	r1, r3
 8003b18:	4815      	ldr	r0, [pc, #84]	@ (8003b70 <MX_TIM5_Init+0x140>)
 8003b1a:	f009 f875 	bl	800cc08 <HAL_TIM_IC_ConfigChannel>
 8003b1e:	4603      	mov	r3, r0
 8003b20:	2b00      	cmp	r3, #0
 8003b22:	d001      	beq.n	8003b28 <MX_TIM5_Init+0xf8>
		Error_Handler();
 8003b24:	f000 fa00 	bl	8003f28 <Error_Handler>
	}
	if (HAL_TIM_IC_ConfigChannel(&htim5, &sConfigIC, TIM_CHANNEL_2) != HAL_OK) {
 8003b28:	f107 031c 	add.w	r3, r7, #28
 8003b2c:	2204      	movs	r2, #4
 8003b2e:	4619      	mov	r1, r3
 8003b30:	480f      	ldr	r0, [pc, #60]	@ (8003b70 <MX_TIM5_Init+0x140>)
 8003b32:	f009 f869 	bl	800cc08 <HAL_TIM_IC_ConfigChannel>
 8003b36:	4603      	mov	r3, r0
 8003b38:	2b00      	cmp	r3, #0
 8003b3a:	d001      	beq.n	8003b40 <MX_TIM5_Init+0x110>
		Error_Handler();
 8003b3c:	f000 f9f4 	bl	8003f28 <Error_Handler>
	}
	sConfigOC.OCMode = TIM_OCMODE_TIMING;
 8003b40:	2300      	movs	r3, #0
 8003b42:	603b      	str	r3, [r7, #0]
	sConfigOC.Pulse = 0;
 8003b44:	2300      	movs	r3, #0
 8003b46:	607b      	str	r3, [r7, #4]
	sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8003b48:	2300      	movs	r3, #0
 8003b4a:	60bb      	str	r3, [r7, #8]
	sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8003b4c:	2300      	movs	r3, #0
 8003b4e:	613b      	str	r3, [r7, #16]
	if (HAL_TIM_OC_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_3) != HAL_OK) {
 8003b50:	463b      	mov	r3, r7
 8003b52:	2208      	movs	r2, #8
 8003b54:	4619      	mov	r1, r3
 8003b56:	4806      	ldr	r0, [pc, #24]	@ (8003b70 <MX_TIM5_Init+0x140>)
 8003b58:	f008 ffdc 	bl	800cb14 <HAL_TIM_OC_ConfigChannel>
 8003b5c:	4603      	mov	r3, r0
 8003b5e:	2b00      	cmp	r3, #0
 8003b60:	d001      	beq.n	8003b66 <MX_TIM5_Init+0x136>
		Error_Handler();
 8003b62:	f000 f9e1 	bl	8003f28 <Error_Handler>
	}
	/* USER CODE BEGIN TIM5_Init 2 */

	/* USER CODE END TIM5_Init 2 */

}
 8003b66:	bf00      	nop
 8003b68:	3748      	adds	r7, #72	@ 0x48
 8003b6a:	46bd      	mov	sp, r7
 8003b6c:	bd80      	pop	{r7, pc}
 8003b6e:	bf00      	nop
 8003b70:	2400077c 	.word	0x2400077c
 8003b74:	40000c00 	.word	0x40000c00

08003b78 <MX_USART1_UART_Init>:
/**
 * @brief USART1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_USART1_UART_Init(void) {
 8003b78:	b580      	push	{r7, lr}
 8003b7a:	af00      	add	r7, sp, #0
	/* USER CODE END USART1_Init 0 */

	/* USER CODE BEGIN USART1_Init 1 */

	/* USER CODE END USART1_Init 1 */
	huart1.Instance = USART1;
 8003b7c:	4b22      	ldr	r3, [pc, #136]	@ (8003c08 <MX_USART1_UART_Init+0x90>)
 8003b7e:	4a23      	ldr	r2, [pc, #140]	@ (8003c0c <MX_USART1_UART_Init+0x94>)
 8003b80:	601a      	str	r2, [r3, #0]
	huart1.Init.BaudRate = 115200;
 8003b82:	4b21      	ldr	r3, [pc, #132]	@ (8003c08 <MX_USART1_UART_Init+0x90>)
 8003b84:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8003b88:	605a      	str	r2, [r3, #4]
	huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8003b8a:	4b1f      	ldr	r3, [pc, #124]	@ (8003c08 <MX_USART1_UART_Init+0x90>)
 8003b8c:	2200      	movs	r2, #0
 8003b8e:	609a      	str	r2, [r3, #8]
	huart1.Init.StopBits = UART_STOPBITS_1;
 8003b90:	4b1d      	ldr	r3, [pc, #116]	@ (8003c08 <MX_USART1_UART_Init+0x90>)
 8003b92:	2200      	movs	r2, #0
 8003b94:	60da      	str	r2, [r3, #12]
	huart1.Init.Parity = UART_PARITY_NONE;
 8003b96:	4b1c      	ldr	r3, [pc, #112]	@ (8003c08 <MX_USART1_UART_Init+0x90>)
 8003b98:	2200      	movs	r2, #0
 8003b9a:	611a      	str	r2, [r3, #16]
	huart1.Init.Mode = UART_MODE_TX_RX;
 8003b9c:	4b1a      	ldr	r3, [pc, #104]	@ (8003c08 <MX_USART1_UART_Init+0x90>)
 8003b9e:	220c      	movs	r2, #12
 8003ba0:	615a      	str	r2, [r3, #20]
	huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8003ba2:	4b19      	ldr	r3, [pc, #100]	@ (8003c08 <MX_USART1_UART_Init+0x90>)
 8003ba4:	2200      	movs	r2, #0
 8003ba6:	619a      	str	r2, [r3, #24]
	huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8003ba8:	4b17      	ldr	r3, [pc, #92]	@ (8003c08 <MX_USART1_UART_Init+0x90>)
 8003baa:	2200      	movs	r2, #0
 8003bac:	61da      	str	r2, [r3, #28]
	huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8003bae:	4b16      	ldr	r3, [pc, #88]	@ (8003c08 <MX_USART1_UART_Init+0x90>)
 8003bb0:	2200      	movs	r2, #0
 8003bb2:	621a      	str	r2, [r3, #32]
	huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8003bb4:	4b14      	ldr	r3, [pc, #80]	@ (8003c08 <MX_USART1_UART_Init+0x90>)
 8003bb6:	2200      	movs	r2, #0
 8003bb8:	625a      	str	r2, [r3, #36]	@ 0x24
	huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8003bba:	4b13      	ldr	r3, [pc, #76]	@ (8003c08 <MX_USART1_UART_Init+0x90>)
 8003bbc:	2200      	movs	r2, #0
 8003bbe:	629a      	str	r2, [r3, #40]	@ 0x28
	if (HAL_UART_Init(&huart1) != HAL_OK) {
 8003bc0:	4811      	ldr	r0, [pc, #68]	@ (8003c08 <MX_USART1_UART_Init+0x90>)
 8003bc2:	f00a f8a5 	bl	800dd10 <HAL_UART_Init>
 8003bc6:	4603      	mov	r3, r0
 8003bc8:	2b00      	cmp	r3, #0
 8003bca:	d001      	beq.n	8003bd0 <MX_USART1_UART_Init+0x58>
		Error_Handler();
 8003bcc:	f000 f9ac 	bl	8003f28 <Error_Handler>
	}
	if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8)
 8003bd0:	2100      	movs	r1, #0
 8003bd2:	480d      	ldr	r0, [pc, #52]	@ (8003c08 <MX_USART1_UART_Init+0x90>)
 8003bd4:	f00c fe47 	bl	8010866 <HAL_UARTEx_SetTxFifoThreshold>
 8003bd8:	4603      	mov	r3, r0
 8003bda:	2b00      	cmp	r3, #0
 8003bdc:	d001      	beq.n	8003be2 <MX_USART1_UART_Init+0x6a>
			!= HAL_OK) {
		Error_Handler();
 8003bde:	f000 f9a3 	bl	8003f28 <Error_Handler>
	}
	if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8)
 8003be2:	2100      	movs	r1, #0
 8003be4:	4808      	ldr	r0, [pc, #32]	@ (8003c08 <MX_USART1_UART_Init+0x90>)
 8003be6:	f00c fe7c 	bl	80108e2 <HAL_UARTEx_SetRxFifoThreshold>
 8003bea:	4603      	mov	r3, r0
 8003bec:	2b00      	cmp	r3, #0
 8003bee:	d001      	beq.n	8003bf4 <MX_USART1_UART_Init+0x7c>
			!= HAL_OK) {
		Error_Handler();
 8003bf0:	f000 f99a 	bl	8003f28 <Error_Handler>
	}
	if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK) {
 8003bf4:	4804      	ldr	r0, [pc, #16]	@ (8003c08 <MX_USART1_UART_Init+0x90>)
 8003bf6:	f00c fdfd 	bl	80107f4 <HAL_UARTEx_DisableFifoMode>
 8003bfa:	4603      	mov	r3, r0
 8003bfc:	2b00      	cmp	r3, #0
 8003bfe:	d001      	beq.n	8003c04 <MX_USART1_UART_Init+0x8c>
		Error_Handler();
 8003c00:	f000 f992 	bl	8003f28 <Error_Handler>
	}
	/* USER CODE BEGIN USART1_Init 2 */

	/* USER CODE END USART1_Init 2 */

}
 8003c04:	bf00      	nop
 8003c06:	bd80      	pop	{r7, pc}
 8003c08:	240007c8 	.word	0x240007c8
 8003c0c:	40011000 	.word	0x40011000

08003c10 <MX_USART3_UART_Init>:
/**
 * @brief USART3 Initialization Function
 * @param None
 * @retval None
 */
static void MX_USART3_UART_Init(void) {
 8003c10:	b580      	push	{r7, lr}
 8003c12:	af00      	add	r7, sp, #0
	/* USER CODE END USART3_Init 0 */

	/* USER CODE BEGIN USART3_Init 1 */

	/* USER CODE END USART3_Init 1 */
	huart3.Instance = USART3;
 8003c14:	4b22      	ldr	r3, [pc, #136]	@ (8003ca0 <MX_USART3_UART_Init+0x90>)
 8003c16:	4a23      	ldr	r2, [pc, #140]	@ (8003ca4 <MX_USART3_UART_Init+0x94>)
 8003c18:	601a      	str	r2, [r3, #0]
	huart3.Init.BaudRate = 115200;
 8003c1a:	4b21      	ldr	r3, [pc, #132]	@ (8003ca0 <MX_USART3_UART_Init+0x90>)
 8003c1c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8003c20:	605a      	str	r2, [r3, #4]
	huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8003c22:	4b1f      	ldr	r3, [pc, #124]	@ (8003ca0 <MX_USART3_UART_Init+0x90>)
 8003c24:	2200      	movs	r2, #0
 8003c26:	609a      	str	r2, [r3, #8]
	huart3.Init.StopBits = UART_STOPBITS_1;
 8003c28:	4b1d      	ldr	r3, [pc, #116]	@ (8003ca0 <MX_USART3_UART_Init+0x90>)
 8003c2a:	2200      	movs	r2, #0
 8003c2c:	60da      	str	r2, [r3, #12]
	huart3.Init.Parity = UART_PARITY_NONE;
 8003c2e:	4b1c      	ldr	r3, [pc, #112]	@ (8003ca0 <MX_USART3_UART_Init+0x90>)
 8003c30:	2200      	movs	r2, #0
 8003c32:	611a      	str	r2, [r3, #16]
	huart3.Init.Mode = UART_MODE_TX_RX;
 8003c34:	4b1a      	ldr	r3, [pc, #104]	@ (8003ca0 <MX_USART3_UART_Init+0x90>)
 8003c36:	220c      	movs	r2, #12
 8003c38:	615a      	str	r2, [r3, #20]
	huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8003c3a:	4b19      	ldr	r3, [pc, #100]	@ (8003ca0 <MX_USART3_UART_Init+0x90>)
 8003c3c:	2200      	movs	r2, #0
 8003c3e:	619a      	str	r2, [r3, #24]
	huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8003c40:	4b17      	ldr	r3, [pc, #92]	@ (8003ca0 <MX_USART3_UART_Init+0x90>)
 8003c42:	2200      	movs	r2, #0
 8003c44:	61da      	str	r2, [r3, #28]
	huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8003c46:	4b16      	ldr	r3, [pc, #88]	@ (8003ca0 <MX_USART3_UART_Init+0x90>)
 8003c48:	2200      	movs	r2, #0
 8003c4a:	621a      	str	r2, [r3, #32]
	huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8003c4c:	4b14      	ldr	r3, [pc, #80]	@ (8003ca0 <MX_USART3_UART_Init+0x90>)
 8003c4e:	2200      	movs	r2, #0
 8003c50:	625a      	str	r2, [r3, #36]	@ 0x24
	huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8003c52:	4b13      	ldr	r3, [pc, #76]	@ (8003ca0 <MX_USART3_UART_Init+0x90>)
 8003c54:	2200      	movs	r2, #0
 8003c56:	629a      	str	r2, [r3, #40]	@ 0x28
	if (HAL_UART_Init(&huart3) != HAL_OK) {
 8003c58:	4811      	ldr	r0, [pc, #68]	@ (8003ca0 <MX_USART3_UART_Init+0x90>)
 8003c5a:	f00a f859 	bl	800dd10 <HAL_UART_Init>
 8003c5e:	4603      	mov	r3, r0
 8003c60:	2b00      	cmp	r3, #0
 8003c62:	d001      	beq.n	8003c68 <MX_USART3_UART_Init+0x58>
		Error_Handler();
 8003c64:	f000 f960 	bl	8003f28 <Error_Handler>
	}
	if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8)
 8003c68:	2100      	movs	r1, #0
 8003c6a:	480d      	ldr	r0, [pc, #52]	@ (8003ca0 <MX_USART3_UART_Init+0x90>)
 8003c6c:	f00c fdfb 	bl	8010866 <HAL_UARTEx_SetTxFifoThreshold>
 8003c70:	4603      	mov	r3, r0
 8003c72:	2b00      	cmp	r3, #0
 8003c74:	d001      	beq.n	8003c7a <MX_USART3_UART_Init+0x6a>
			!= HAL_OK) {
		Error_Handler();
 8003c76:	f000 f957 	bl	8003f28 <Error_Handler>
	}
	if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8)
 8003c7a:	2100      	movs	r1, #0
 8003c7c:	4808      	ldr	r0, [pc, #32]	@ (8003ca0 <MX_USART3_UART_Init+0x90>)
 8003c7e:	f00c fe30 	bl	80108e2 <HAL_UARTEx_SetRxFifoThreshold>
 8003c82:	4603      	mov	r3, r0
 8003c84:	2b00      	cmp	r3, #0
 8003c86:	d001      	beq.n	8003c8c <MX_USART3_UART_Init+0x7c>
			!= HAL_OK) {
		Error_Handler();
 8003c88:	f000 f94e 	bl	8003f28 <Error_Handler>
	}
	if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK) {
 8003c8c:	4804      	ldr	r0, [pc, #16]	@ (8003ca0 <MX_USART3_UART_Init+0x90>)
 8003c8e:	f00c fdb1 	bl	80107f4 <HAL_UARTEx_DisableFifoMode>
 8003c92:	4603      	mov	r3, r0
 8003c94:	2b00      	cmp	r3, #0
 8003c96:	d001      	beq.n	8003c9c <MX_USART3_UART_Init+0x8c>
		Error_Handler();
 8003c98:	f000 f946 	bl	8003f28 <Error_Handler>
	}
	/* USER CODE BEGIN USART3_Init 2 */

	/* USER CODE END USART3_Init 2 */

}
 8003c9c:	bf00      	nop
 8003c9e:	bd80      	pop	{r7, pc}
 8003ca0:	2400085c 	.word	0x2400085c
 8003ca4:	40004800 	.word	0x40004800

08003ca8 <MX_GPIO_Init>:
/**
 * @brief GPIO Initialization Function
 * @param None
 * @retval None
 */
static void MX_GPIO_Init(void) {
 8003ca8:	b480      	push	{r7}
 8003caa:	b087      	sub	sp, #28
 8003cac:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN MX_GPIO_Init_1 */

	/* USER CODE END MX_GPIO_Init_1 */

	/* GPIO Ports Clock Enable */
	__HAL_RCC_GPIOC_CLK_ENABLE();
 8003cae:	4b28      	ldr	r3, [pc, #160]	@ (8003d50 <MX_GPIO_Init+0xa8>)
 8003cb0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003cb4:	4a26      	ldr	r2, [pc, #152]	@ (8003d50 <MX_GPIO_Init+0xa8>)
 8003cb6:	f043 0304 	orr.w	r3, r3, #4
 8003cba:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8003cbe:	4b24      	ldr	r3, [pc, #144]	@ (8003d50 <MX_GPIO_Init+0xa8>)
 8003cc0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003cc4:	f003 0304 	and.w	r3, r3, #4
 8003cc8:	617b      	str	r3, [r7, #20]
 8003cca:	697b      	ldr	r3, [r7, #20]
	__HAL_RCC_GPIOA_CLK_ENABLE();
 8003ccc:	4b20      	ldr	r3, [pc, #128]	@ (8003d50 <MX_GPIO_Init+0xa8>)
 8003cce:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003cd2:	4a1f      	ldr	r2, [pc, #124]	@ (8003d50 <MX_GPIO_Init+0xa8>)
 8003cd4:	f043 0301 	orr.w	r3, r3, #1
 8003cd8:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8003cdc:	4b1c      	ldr	r3, [pc, #112]	@ (8003d50 <MX_GPIO_Init+0xa8>)
 8003cde:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003ce2:	f003 0301 	and.w	r3, r3, #1
 8003ce6:	613b      	str	r3, [r7, #16]
 8003ce8:	693b      	ldr	r3, [r7, #16]
	__HAL_RCC_GPIOE_CLK_ENABLE();
 8003cea:	4b19      	ldr	r3, [pc, #100]	@ (8003d50 <MX_GPIO_Init+0xa8>)
 8003cec:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003cf0:	4a17      	ldr	r2, [pc, #92]	@ (8003d50 <MX_GPIO_Init+0xa8>)
 8003cf2:	f043 0310 	orr.w	r3, r3, #16
 8003cf6:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8003cfa:	4b15      	ldr	r3, [pc, #84]	@ (8003d50 <MX_GPIO_Init+0xa8>)
 8003cfc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003d00:	f003 0310 	and.w	r3, r3, #16
 8003d04:	60fb      	str	r3, [r7, #12]
 8003d06:	68fb      	ldr	r3, [r7, #12]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 8003d08:	4b11      	ldr	r3, [pc, #68]	@ (8003d50 <MX_GPIO_Init+0xa8>)
 8003d0a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003d0e:	4a10      	ldr	r2, [pc, #64]	@ (8003d50 <MX_GPIO_Init+0xa8>)
 8003d10:	f043 0302 	orr.w	r3, r3, #2
 8003d14:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8003d18:	4b0d      	ldr	r3, [pc, #52]	@ (8003d50 <MX_GPIO_Init+0xa8>)
 8003d1a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003d1e:	f003 0302 	and.w	r3, r3, #2
 8003d22:	60bb      	str	r3, [r7, #8]
 8003d24:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_GPIOD_CLK_ENABLE();
 8003d26:	4b0a      	ldr	r3, [pc, #40]	@ (8003d50 <MX_GPIO_Init+0xa8>)
 8003d28:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003d2c:	4a08      	ldr	r2, [pc, #32]	@ (8003d50 <MX_GPIO_Init+0xa8>)
 8003d2e:	f043 0308 	orr.w	r3, r3, #8
 8003d32:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8003d36:	4b06      	ldr	r3, [pc, #24]	@ (8003d50 <MX_GPIO_Init+0xa8>)
 8003d38:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003d3c:	f003 0308 	and.w	r3, r3, #8
 8003d40:	607b      	str	r3, [r7, #4]
 8003d42:	687b      	ldr	r3, [r7, #4]

	/* USER CODE BEGIN MX_GPIO_Init_2 */

	/* USER CODE END MX_GPIO_Init_2 */
}
 8003d44:	bf00      	nop
 8003d46:	371c      	adds	r7, #28
 8003d48:	46bd      	mov	sp, r7
 8003d4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d4e:	4770      	bx	lr
 8003d50:	58024400 	.word	0x58024400

08003d54 <TIM1_Init_Config>:

/* USER CODE BEGIN 4 */

void TIM1_Init_Config(void) {
 8003d54:	b580      	push	{r7, lr}
 8003d56:	af00      	add	r7, sp, #0
	__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, 0);
 8003d58:	4b1d      	ldr	r3, [pc, #116]	@ (8003dd0 <TIM1_Init_Config+0x7c>)
 8003d5a:	681b      	ldr	r3, [r3, #0]
 8003d5c:	2200      	movs	r2, #0
 8003d5e:	635a      	str	r2, [r3, #52]	@ 0x34
	__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_2, 0);
 8003d60:	4b1b      	ldr	r3, [pc, #108]	@ (8003dd0 <TIM1_Init_Config+0x7c>)
 8003d62:	681b      	ldr	r3, [r3, #0]
 8003d64:	2200      	movs	r2, #0
 8003d66:	639a      	str	r2, [r3, #56]	@ 0x38
	__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_3, 0);
 8003d68:	4b19      	ldr	r3, [pc, #100]	@ (8003dd0 <TIM1_Init_Config+0x7c>)
 8003d6a:	681b      	ldr	r3, [r3, #0]
 8003d6c:	2200      	movs	r2, #0
 8003d6e:	63da      	str	r2, [r3, #60]	@ 0x3c
	__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_4, 0);
 8003d70:	4b17      	ldr	r3, [pc, #92]	@ (8003dd0 <TIM1_Init_Config+0x7c>)
 8003d72:	681b      	ldr	r3, [r3, #0]
 8003d74:	2200      	movs	r2, #0
 8003d76:	641a      	str	r2, [r3, #64]	@ 0x40

	__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_5,
 8003d78:	4b15      	ldr	r3, [pc, #84]	@ (8003dd0 <TIM1_Init_Config+0x7c>)
 8003d7a:	681b      	ldr	r3, [r3, #0]
 8003d7c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8003d7e:	4b14      	ldr	r3, [pc, #80]	@ (8003dd0 <TIM1_Init_Config+0x7c>)
 8003d80:	681b      	ldr	r3, [r3, #0]
 8003d82:	320a      	adds	r2, #10
 8003d84:	659a      	str	r2, [r3, #88]	@ 0x58
			__HAL_TIM_GET_COUNTER(&htim1) + 10); //__HAL_TIM_GET_COUNTER(&htim1) + 10 a cada 10 ticks
	HAL_TIM_OC_Start_IT(&htim1, TIM_CHANNEL_5);
 8003d86:	2110      	movs	r1, #16
 8003d88:	4811      	ldr	r0, [pc, #68]	@ (8003dd0 <TIM1_Init_Config+0x7c>)
 8003d8a:	f008 faaf 	bl	800c2ec <HAL_TIM_OC_Start_IT>

	__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_6,
 8003d8e:	4b10      	ldr	r3, [pc, #64]	@ (8003dd0 <TIM1_Init_Config+0x7c>)
 8003d90:	681b      	ldr	r3, [r3, #0]
 8003d92:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8003d94:	4b0e      	ldr	r3, [pc, #56]	@ (8003dd0 <TIM1_Init_Config+0x7c>)
 8003d96:	681b      	ldr	r3, [r3, #0]
 8003d98:	320a      	adds	r2, #10
 8003d9a:	65da      	str	r2, [r3, #92]	@ 0x5c
			__HAL_TIM_GET_COUNTER(&htim1) + 10); //__HAL_TIM_GET_COUNTER(&htim1) + 10 a cada 10 ticks
	HAL_TIM_OC_Start_IT(&htim1, TIM_CHANNEL_6);
 8003d9c:	2114      	movs	r1, #20
 8003d9e:	480c      	ldr	r0, [pc, #48]	@ (8003dd0 <TIM1_Init_Config+0x7c>)
 8003da0:	f008 faa4 	bl	800c2ec <HAL_TIM_OC_Start_IT>

	HAL_TIM_OC_Start(&htim1, TIM_CHANNEL_1);
 8003da4:	2100      	movs	r1, #0
 8003da6:	480a      	ldr	r0, [pc, #40]	@ (8003dd0 <TIM1_Init_Config+0x7c>)
 8003da8:	f008 f992 	bl	800c0d0 <HAL_TIM_OC_Start>
	HAL_TIM_OC_Start(&htim1, TIM_CHANNEL_2);
 8003dac:	2104      	movs	r1, #4
 8003dae:	4808      	ldr	r0, [pc, #32]	@ (8003dd0 <TIM1_Init_Config+0x7c>)
 8003db0:	f008 f98e 	bl	800c0d0 <HAL_TIM_OC_Start>
	HAL_TIM_OC_Start(&htim1, TIM_CHANNEL_3);
 8003db4:	2108      	movs	r1, #8
 8003db6:	4806      	ldr	r0, [pc, #24]	@ (8003dd0 <TIM1_Init_Config+0x7c>)
 8003db8:	f008 f98a 	bl	800c0d0 <HAL_TIM_OC_Start>
	HAL_TIM_OC_Start(&htim1, TIM_CHANNEL_4);
 8003dbc:	210c      	movs	r1, #12
 8003dbe:	4804      	ldr	r0, [pc, #16]	@ (8003dd0 <TIM1_Init_Config+0x7c>)
 8003dc0:	f008 f986 	bl	800c0d0 <HAL_TIM_OC_Start>

	HAL_TIM_Base_Start(&htim1);
 8003dc4:	4802      	ldr	r0, [pc, #8]	@ (8003dd0 <TIM1_Init_Config+0x7c>)
 8003dc6:	f008 f8b1 	bl	800bf2c <HAL_TIM_Base_Start>
}
 8003dca:	bf00      	nop
 8003dcc:	bd80      	pop	{r7, pc}
 8003dce:	bf00      	nop
 8003dd0:	240006e4 	.word	0x240006e4

08003dd4 <TIM4_Init_Config>:

void TIM4_Init_Config(void) {
 8003dd4:	b580      	push	{r7, lr}
 8003dd6:	af00      	add	r7, sp, #0
	__HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_1, 0);
 8003dd8:	4b12      	ldr	r3, [pc, #72]	@ (8003e24 <TIM4_Init_Config+0x50>)
 8003dda:	681b      	ldr	r3, [r3, #0]
 8003ddc:	2200      	movs	r2, #0
 8003dde:	635a      	str	r2, [r3, #52]	@ 0x34
	__HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_2, 0);
 8003de0:	4b10      	ldr	r3, [pc, #64]	@ (8003e24 <TIM4_Init_Config+0x50>)
 8003de2:	681b      	ldr	r3, [r3, #0]
 8003de4:	2200      	movs	r2, #0
 8003de6:	639a      	str	r2, [r3, #56]	@ 0x38
	__HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_3, 0);
 8003de8:	4b0e      	ldr	r3, [pc, #56]	@ (8003e24 <TIM4_Init_Config+0x50>)
 8003dea:	681b      	ldr	r3, [r3, #0]
 8003dec:	2200      	movs	r2, #0
 8003dee:	63da      	str	r2, [r3, #60]	@ 0x3c
	__HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_4, 0);
 8003df0:	4b0c      	ldr	r3, [pc, #48]	@ (8003e24 <TIM4_Init_Config+0x50>)
 8003df2:	681b      	ldr	r3, [r3, #0]
 8003df4:	2200      	movs	r2, #0
 8003df6:	641a      	str	r2, [r3, #64]	@ 0x40

	HAL_TIM_OC_Start(&htim4, TIM_CHANNEL_1);
 8003df8:	2100      	movs	r1, #0
 8003dfa:	480a      	ldr	r0, [pc, #40]	@ (8003e24 <TIM4_Init_Config+0x50>)
 8003dfc:	f008 f968 	bl	800c0d0 <HAL_TIM_OC_Start>
	HAL_TIM_OC_Start(&htim4, TIM_CHANNEL_2);
 8003e00:	2104      	movs	r1, #4
 8003e02:	4808      	ldr	r0, [pc, #32]	@ (8003e24 <TIM4_Init_Config+0x50>)
 8003e04:	f008 f964 	bl	800c0d0 <HAL_TIM_OC_Start>
	HAL_TIM_OC_Start(&htim4, TIM_CHANNEL_3);
 8003e08:	2108      	movs	r1, #8
 8003e0a:	4806      	ldr	r0, [pc, #24]	@ (8003e24 <TIM4_Init_Config+0x50>)
 8003e0c:	f008 f960 	bl	800c0d0 <HAL_TIM_OC_Start>
	HAL_TIM_OC_Start(&htim4, TIM_CHANNEL_4);
 8003e10:	210c      	movs	r1, #12
 8003e12:	4804      	ldr	r0, [pc, #16]	@ (8003e24 <TIM4_Init_Config+0x50>)
 8003e14:	f008 f95c 	bl	800c0d0 <HAL_TIM_OC_Start>

	HAL_TIM_Base_Start(&htim4);
 8003e18:	4802      	ldr	r0, [pc, #8]	@ (8003e24 <TIM4_Init_Config+0x50>)
 8003e1a:	f008 f887 	bl	800bf2c <HAL_TIM_Base_Start>
}
 8003e1e:	bf00      	nop
 8003e20:	bd80      	pop	{r7, pc}
 8003e22:	bf00      	nop
 8003e24:	24000730 	.word	0x24000730

08003e28 <TIM5_Init_Config>:

void TIM5_Init_Config(void) {
 8003e28:	b580      	push	{r7, lr}
 8003e2a:	af00      	add	r7, sp, #0
	HAL_TIM_IC_Start_IT(&htim5, TIM_CHANNEL_1);
 8003e2c:	2100      	movs	r1, #0
 8003e2e:	480a      	ldr	r0, [pc, #40]	@ (8003e58 <TIM5_Init_Config+0x30>)
 8003e30:	f008 fc18 	bl	800c664 <HAL_TIM_IC_Start_IT>
	HAL_TIM_IC_Start_IT(&htim5, TIM_CHANNEL_2);
 8003e34:	2104      	movs	r1, #4
 8003e36:	4808      	ldr	r0, [pc, #32]	@ (8003e58 <TIM5_Init_Config+0x30>)
 8003e38:	f008 fc14 	bl	800c664 <HAL_TIM_IC_Start_IT>

	__HAL_TIM_SET_COMPARE(&htim5, TIM_CHANNEL_3,
 8003e3c:	4b06      	ldr	r3, [pc, #24]	@ (8003e58 <TIM5_Init_Config+0x30>)
 8003e3e:	681b      	ldr	r3, [r3, #0]
 8003e40:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8003e42:	4b05      	ldr	r3, [pc, #20]	@ (8003e58 <TIM5_Init_Config+0x30>)
 8003e44:	681b      	ldr	r3, [r3, #0]
 8003e46:	320a      	adds	r2, #10
 8003e48:	63da      	str	r2, [r3, #60]	@ 0x3c
			__HAL_TIM_GET_COUNTER(&htim5) + 10); //__HAL_TIM_GET_COUNTER(&htim5) + 10 a cada 10 ticks
	HAL_TIM_OC_Start_IT(&htim5, TIM_CHANNEL_3);
 8003e4a:	2108      	movs	r1, #8
 8003e4c:	4802      	ldr	r0, [pc, #8]	@ (8003e58 <TIM5_Init_Config+0x30>)
 8003e4e:	f008 fa4d 	bl	800c2ec <HAL_TIM_OC_Start_IT>
}
 8003e52:	bf00      	nop
 8003e54:	bd80      	pop	{r7, pc}
 8003e56:	bf00      	nop
 8003e58:	2400077c 	.word	0x2400077c

08003e5c <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 8003e5c:	b580      	push	{r7, lr}
 8003e5e:	b082      	sub	sp, #8
 8003e60:	af00      	add	r7, sp, #0
 8003e62:	6078      	str	r0, [r7, #4]
	if (huart->Instance == USART1) {
 8003e64:	687b      	ldr	r3, [r7, #4]
 8003e66:	681b      	ldr	r3, [r3, #0]
 8003e68:	4a04      	ldr	r2, [pc, #16]	@ (8003e7c <HAL_UART_RxCpltCallback+0x20>)
 8003e6a:	4293      	cmp	r3, r2
 8003e6c:	d101      	bne.n	8003e72 <HAL_UART_RxCpltCallback+0x16>
		PROTOCOL_RX_Callback();
 8003e6e:	f7fe f8b5 	bl	8001fdc <PROTOCOL_RX_Callback>
	}
}
 8003e72:	bf00      	nop
 8003e74:	3708      	adds	r7, #8
 8003e76:	46bd      	mov	sp, r7
 8003e78:	bd80      	pop	{r7, pc}
 8003e7a:	bf00      	nop
 8003e7c:	40011000 	.word	0x40011000

08003e80 <HAL_UART_TxCpltCallback>:

void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart) {
 8003e80:	b580      	push	{r7, lr}
 8003e82:	b082      	sub	sp, #8
 8003e84:	af00      	add	r7, sp, #0
 8003e86:	6078      	str	r0, [r7, #4]
	if (huart->Instance == USART1) {
 8003e88:	687b      	ldr	r3, [r7, #4]
 8003e8a:	681b      	ldr	r3, [r3, #0]
 8003e8c:	4a04      	ldr	r2, [pc, #16]	@ (8003ea0 <HAL_UART_TxCpltCallback+0x20>)
 8003e8e:	4293      	cmp	r3, r2
 8003e90:	d101      	bne.n	8003e96 <HAL_UART_TxCpltCallback+0x16>
		PROTOCOL_TX_Callback();
 8003e92:	f7fe f8cd 	bl	8002030 <PROTOCOL_TX_Callback>
	}
}
 8003e96:	bf00      	nop
 8003e98:	3708      	adds	r7, #8
 8003e9a:	46bd      	mov	sp, r7
 8003e9c:	bd80      	pop	{r7, pc}
 8003e9e:	bf00      	nop
 8003ea0:	40011000 	.word	0x40011000

08003ea4 <_write>:

int _write(int file, char *ptr, int len) {
 8003ea4:	b580      	push	{r7, lr}
 8003ea6:	b084      	sub	sp, #16
 8003ea8:	af00      	add	r7, sp, #0
 8003eaa:	60f8      	str	r0, [r7, #12]
 8003eac:	60b9      	str	r1, [r7, #8]
 8003eae:	607a      	str	r2, [r7, #4]
	HAL_UART_Transmit(&huart3, (uint8_t*) ptr, len, 1000);
 8003eb0:	687b      	ldr	r3, [r7, #4]
 8003eb2:	b29a      	uxth	r2, r3
 8003eb4:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8003eb8:	68b9      	ldr	r1, [r7, #8]
 8003eba:	4804      	ldr	r0, [pc, #16]	@ (8003ecc <_write+0x28>)
 8003ebc:	f009 ff78 	bl	800ddb0 <HAL_UART_Transmit>
	return len;
 8003ec0:	687b      	ldr	r3, [r7, #4]
}
 8003ec2:	4618      	mov	r0, r3
 8003ec4:	3710      	adds	r7, #16
 8003ec6:	46bd      	mov	sp, r7
 8003ec8:	bd80      	pop	{r7, pc}
 8003eca:	bf00      	nop
 8003ecc:	2400085c 	.word	0x2400085c

08003ed0 <MPU_Config>:
/* USER CODE END 4 */

/* MPU Configuration */

void MPU_Config(void) {
 8003ed0:	b580      	push	{r7, lr}
 8003ed2:	b084      	sub	sp, #16
 8003ed4:	af00      	add	r7, sp, #0
	MPU_Region_InitTypeDef MPU_InitStruct = { 0 };
 8003ed6:	463b      	mov	r3, r7
 8003ed8:	2200      	movs	r2, #0
 8003eda:	601a      	str	r2, [r3, #0]
 8003edc:	605a      	str	r2, [r3, #4]
 8003ede:	609a      	str	r2, [r3, #8]
 8003ee0:	60da      	str	r2, [r3, #12]

	/* Disables the MPU */
	HAL_MPU_Disable();
 8003ee2:	f002 fc33 	bl	800674c <HAL_MPU_Disable>

	/** Initializes and configures the Region and the memory to be protected
	 */
	MPU_InitStruct.Enable = MPU_REGION_ENABLE;
 8003ee6:	2301      	movs	r3, #1
 8003ee8:	703b      	strb	r3, [r7, #0]
	MPU_InitStruct.Number = MPU_REGION_NUMBER0;
 8003eea:	2300      	movs	r3, #0
 8003eec:	707b      	strb	r3, [r7, #1]
	MPU_InitStruct.BaseAddress = 0x0;
 8003eee:	2300      	movs	r3, #0
 8003ef0:	607b      	str	r3, [r7, #4]
	MPU_InitStruct.Size = MPU_REGION_SIZE_4GB;
 8003ef2:	231f      	movs	r3, #31
 8003ef4:	723b      	strb	r3, [r7, #8]
	MPU_InitStruct.SubRegionDisable = 0x87;
 8003ef6:	2387      	movs	r3, #135	@ 0x87
 8003ef8:	727b      	strb	r3, [r7, #9]
	MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL0;
 8003efa:	2300      	movs	r3, #0
 8003efc:	72bb      	strb	r3, [r7, #10]
	MPU_InitStruct.AccessPermission = MPU_REGION_NO_ACCESS;
 8003efe:	2300      	movs	r3, #0
 8003f00:	72fb      	strb	r3, [r7, #11]
	MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_DISABLE;
 8003f02:	2301      	movs	r3, #1
 8003f04:	733b      	strb	r3, [r7, #12]
	MPU_InitStruct.IsShareable = MPU_ACCESS_SHAREABLE;
 8003f06:	2301      	movs	r3, #1
 8003f08:	737b      	strb	r3, [r7, #13]
	MPU_InitStruct.IsCacheable = MPU_ACCESS_NOT_CACHEABLE;
 8003f0a:	2300      	movs	r3, #0
 8003f0c:	73bb      	strb	r3, [r7, #14]
	MPU_InitStruct.IsBufferable = MPU_ACCESS_NOT_BUFFERABLE;
 8003f0e:	2300      	movs	r3, #0
 8003f10:	73fb      	strb	r3, [r7, #15]

	HAL_MPU_ConfigRegion(&MPU_InitStruct);
 8003f12:	463b      	mov	r3, r7
 8003f14:	4618      	mov	r0, r3
 8003f16:	f002 fc51 	bl	80067bc <HAL_MPU_ConfigRegion>
	/* Enables the MPU */
	HAL_MPU_Enable(MPU_PRIVILEGED_DEFAULT);
 8003f1a:	2004      	movs	r0, #4
 8003f1c:	f002 fc2e 	bl	800677c <HAL_MPU_Enable>

}
 8003f20:	bf00      	nop
 8003f22:	3710      	adds	r7, #16
 8003f24:	46bd      	mov	sp, r7
 8003f26:	bd80      	pop	{r7, pc}

08003f28 <Error_Handler>:

/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void) {
 8003f28:	b480      	push	{r7}
 8003f2a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8003f2c:	b672      	cpsid	i
}
 8003f2e:	bf00      	nop
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 8003f30:	bf00      	nop
 8003f32:	e7fd      	b.n	8003f30 <Error_Handler+0x8>

08003f34 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                        /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8003f34:	b480      	push	{r7}
 8003f36:	b083      	sub	sp, #12
 8003f38:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003f3a:	4b0a      	ldr	r3, [pc, #40]	@ (8003f64 <HAL_MspInit+0x30>)
 8003f3c:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8003f40:	4a08      	ldr	r2, [pc, #32]	@ (8003f64 <HAL_MspInit+0x30>)
 8003f42:	f043 0302 	orr.w	r3, r3, #2
 8003f46:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8003f4a:	4b06      	ldr	r3, [pc, #24]	@ (8003f64 <HAL_MspInit+0x30>)
 8003f4c:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8003f50:	f003 0302 	and.w	r3, r3, #2
 8003f54:	607b      	str	r3, [r7, #4]
 8003f56:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8003f58:	bf00      	nop
 8003f5a:	370c      	adds	r7, #12
 8003f5c:	46bd      	mov	sp, r7
 8003f5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f62:	4770      	bx	lr
 8003f64:	58024400 	.word	0x58024400

08003f68 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8003f68:	b580      	push	{r7, lr}
 8003f6a:	b0ba      	sub	sp, #232	@ 0xe8
 8003f6c:	af00      	add	r7, sp, #0
 8003f6e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003f70:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8003f74:	2200      	movs	r2, #0
 8003f76:	601a      	str	r2, [r3, #0]
 8003f78:	605a      	str	r2, [r3, #4]
 8003f7a:	609a      	str	r2, [r3, #8]
 8003f7c:	60da      	str	r2, [r3, #12]
 8003f7e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8003f80:	f107 0310 	add.w	r3, r7, #16
 8003f84:	22c0      	movs	r2, #192	@ 0xc0
 8003f86:	2100      	movs	r1, #0
 8003f88:	4618      	mov	r0, r3
 8003f8a:	f00d fcef 	bl	801196c <memset>
  if(hadc->Instance==ADC1)
 8003f8e:	687b      	ldr	r3, [r7, #4]
 8003f90:	681b      	ldr	r3, [r3, #0]
 8003f92:	4a2b      	ldr	r2, [pc, #172]	@ (8004040 <HAL_ADC_MspInit+0xd8>)
 8003f94:	4293      	cmp	r3, r2
 8003f96:	d14f      	bne.n	8004038 <HAL_ADC_MspInit+0xd0>

    /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8003f98:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 8003f9c:	f04f 0300 	mov.w	r3, #0
 8003fa0:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.PLL2.PLL2M = 32;
 8003fa4:	2320      	movs	r3, #32
 8003fa6:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.PLL2.PLL2N = 150;
 8003fa8:	2396      	movs	r3, #150	@ 0x96
 8003faa:	61fb      	str	r3, [r7, #28]
    PeriphClkInitStruct.PLL2.PLL2P = 2;
 8003fac:	2302      	movs	r3, #2
 8003fae:	623b      	str	r3, [r7, #32]
    PeriphClkInitStruct.PLL2.PLL2Q = 2;
 8003fb0:	2302      	movs	r3, #2
 8003fb2:	627b      	str	r3, [r7, #36]	@ 0x24
    PeriphClkInitStruct.PLL2.PLL2R = 2;
 8003fb4:	2302      	movs	r3, #2
 8003fb6:	62bb      	str	r3, [r7, #40]	@ 0x28
    PeriphClkInitStruct.PLL2.PLL2RGE = RCC_PLL2VCIRANGE_0;
 8003fb8:	2300      	movs	r3, #0
 8003fba:	62fb      	str	r3, [r7, #44]	@ 0x2c
    PeriphClkInitStruct.PLL2.PLL2VCOSEL = RCC_PLL2VCOMEDIUM;
 8003fbc:	2320      	movs	r3, #32
 8003fbe:	633b      	str	r3, [r7, #48]	@ 0x30
    PeriphClkInitStruct.PLL2.PLL2FRACN = 0;
 8003fc0:	2300      	movs	r3, #0
 8003fc2:	637b      	str	r3, [r7, #52]	@ 0x34
    PeriphClkInitStruct.AdcClockSelection = RCC_ADCCLKSOURCE_PLL2;
 8003fc4:	2300      	movs	r3, #0
 8003fc6:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8003fca:	f107 0310 	add.w	r3, r7, #16
 8003fce:	4618      	mov	r0, r3
 8003fd0:	f005 fa56 	bl	8009480 <HAL_RCCEx_PeriphCLKConfig>
 8003fd4:	4603      	mov	r3, r0
 8003fd6:	2b00      	cmp	r3, #0
 8003fd8:	d001      	beq.n	8003fde <HAL_ADC_MspInit+0x76>
    {
      Error_Handler();
 8003fda:	f7ff ffa5 	bl	8003f28 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_ADC12_CLK_ENABLE();
 8003fde:	4b19      	ldr	r3, [pc, #100]	@ (8004044 <HAL_ADC_MspInit+0xdc>)
 8003fe0:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8003fe4:	4a17      	ldr	r2, [pc, #92]	@ (8004044 <HAL_ADC_MspInit+0xdc>)
 8003fe6:	f043 0320 	orr.w	r3, r3, #32
 8003fea:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8003fee:	4b15      	ldr	r3, [pc, #84]	@ (8004044 <HAL_ADC_MspInit+0xdc>)
 8003ff0:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8003ff4:	f003 0320 	and.w	r3, r3, #32
 8003ff8:	60fb      	str	r3, [r7, #12]
 8003ffa:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8003ffc:	4b11      	ldr	r3, [pc, #68]	@ (8004044 <HAL_ADC_MspInit+0xdc>)
 8003ffe:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8004002:	4a10      	ldr	r2, [pc, #64]	@ (8004044 <HAL_ADC_MspInit+0xdc>)
 8004004:	f043 0304 	orr.w	r3, r3, #4
 8004008:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800400c:	4b0d      	ldr	r3, [pc, #52]	@ (8004044 <HAL_ADC_MspInit+0xdc>)
 800400e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8004012:	f003 0304 	and.w	r3, r3, #4
 8004016:	60bb      	str	r3, [r7, #8]
 8004018:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PC0     ------> ADC1_INP10
    */
    GPIO_InitStruct.Pin = Bat_Voltage_Pin;
 800401a:	2301      	movs	r3, #1
 800401c:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8004020:	2303      	movs	r3, #3
 8004022:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004026:	2300      	movs	r3, #0
 8004028:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    HAL_GPIO_Init(Bat_Voltage_GPIO_Port, &GPIO_InitStruct);
 800402c:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8004030:	4619      	mov	r1, r3
 8004032:	4805      	ldr	r0, [pc, #20]	@ (8004048 <HAL_ADC_MspInit+0xe0>)
 8004034:	f003 f966 	bl	8007304 <HAL_GPIO_Init>

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 8004038:	bf00      	nop
 800403a:	37e8      	adds	r7, #232	@ 0xe8
 800403c:	46bd      	mov	sp, r7
 800403e:	bd80      	pop	{r7, pc}
 8004040:	40022000 	.word	0x40022000
 8004044:	58024400 	.word	0x58024400
 8004048:	58020800 	.word	0x58020800

0800404c <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 800404c:	b580      	push	{r7, lr}
 800404e:	b0bc      	sub	sp, #240	@ 0xf0
 8004050:	af00      	add	r7, sp, #0
 8004052:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004054:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8004058:	2200      	movs	r2, #0
 800405a:	601a      	str	r2, [r3, #0]
 800405c:	605a      	str	r2, [r3, #4]
 800405e:	609a      	str	r2, [r3, #8]
 8004060:	60da      	str	r2, [r3, #12]
 8004062:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8004064:	f107 0318 	add.w	r3, r7, #24
 8004068:	22c0      	movs	r2, #192	@ 0xc0
 800406a:	2100      	movs	r1, #0
 800406c:	4618      	mov	r0, r3
 800406e:	f00d fc7d 	bl	801196c <memset>
  if(hi2c->Instance==I2C1)
 8004072:	687b      	ldr	r3, [r7, #4]
 8004074:	681b      	ldr	r3, [r3, #0]
 8004076:	4a4d      	ldr	r2, [pc, #308]	@ (80041ac <HAL_I2C_MspInit+0x160>)
 8004078:	4293      	cmp	r3, r2
 800407a:	d146      	bne.n	800410a <HAL_I2C_MspInit+0xbe>

    /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 800407c:	f04f 0208 	mov.w	r2, #8
 8004080:	f04f 0300 	mov.w	r3, #0
 8004084:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.I2c123ClockSelection = RCC_I2C123CLKSOURCE_D2PCLK1;
 8004088:	2300      	movs	r3, #0
 800408a:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800408e:	f107 0318 	add.w	r3, r7, #24
 8004092:	4618      	mov	r0, r3
 8004094:	f005 f9f4 	bl	8009480 <HAL_RCCEx_PeriphCLKConfig>
 8004098:	4603      	mov	r3, r0
 800409a:	2b00      	cmp	r3, #0
 800409c:	d001      	beq.n	80040a2 <HAL_I2C_MspInit+0x56>
    {
      Error_Handler();
 800409e:	f7ff ff43 	bl	8003f28 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80040a2:	4b43      	ldr	r3, [pc, #268]	@ (80041b0 <HAL_I2C_MspInit+0x164>)
 80040a4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80040a8:	4a41      	ldr	r2, [pc, #260]	@ (80041b0 <HAL_I2C_MspInit+0x164>)
 80040aa:	f043 0302 	orr.w	r3, r3, #2
 80040ae:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80040b2:	4b3f      	ldr	r3, [pc, #252]	@ (80041b0 <HAL_I2C_MspInit+0x164>)
 80040b4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80040b8:	f003 0302 	and.w	r3, r3, #2
 80040bc:	617b      	str	r3, [r7, #20]
 80040be:	697b      	ldr	r3, [r7, #20]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80040c0:	23c0      	movs	r3, #192	@ 0xc0
 80040c2:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80040c6:	2312      	movs	r3, #18
 80040c8:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80040cc:	2300      	movs	r3, #0
 80040ce:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80040d2:	2300      	movs	r3, #0
 80040d4:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80040d8:	2304      	movs	r3, #4
 80040da:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80040de:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 80040e2:	4619      	mov	r1, r3
 80040e4:	4833      	ldr	r0, [pc, #204]	@ (80041b4 <HAL_I2C_MspInit+0x168>)
 80040e6:	f003 f90d 	bl	8007304 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80040ea:	4b31      	ldr	r3, [pc, #196]	@ (80041b0 <HAL_I2C_MspInit+0x164>)
 80040ec:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80040f0:	4a2f      	ldr	r2, [pc, #188]	@ (80041b0 <HAL_I2C_MspInit+0x164>)
 80040f2:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80040f6:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 80040fa:	4b2d      	ldr	r3, [pc, #180]	@ (80041b0 <HAL_I2C_MspInit+0x164>)
 80040fc:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8004100:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8004104:	613b      	str	r3, [r7, #16]
 8004106:	693b      	ldr	r3, [r7, #16]
    /* USER CODE BEGIN I2C2_MspInit 1 */

    /* USER CODE END I2C2_MspInit 1 */
  }

}
 8004108:	e04b      	b.n	80041a2 <HAL_I2C_MspInit+0x156>
  else if(hi2c->Instance==I2C2)
 800410a:	687b      	ldr	r3, [r7, #4]
 800410c:	681b      	ldr	r3, [r3, #0]
 800410e:	4a2a      	ldr	r2, [pc, #168]	@ (80041b8 <HAL_I2C_MspInit+0x16c>)
 8004110:	4293      	cmp	r3, r2
 8004112:	d146      	bne.n	80041a2 <HAL_I2C_MspInit+0x156>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C2;
 8004114:	f04f 0208 	mov.w	r2, #8
 8004118:	f04f 0300 	mov.w	r3, #0
 800411c:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.I2c123ClockSelection = RCC_I2C123CLKSOURCE_D2PCLK1;
 8004120:	2300      	movs	r3, #0
 8004122:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8004126:	f107 0318 	add.w	r3, r7, #24
 800412a:	4618      	mov	r0, r3
 800412c:	f005 f9a8 	bl	8009480 <HAL_RCCEx_PeriphCLKConfig>
 8004130:	4603      	mov	r3, r0
 8004132:	2b00      	cmp	r3, #0
 8004134:	d001      	beq.n	800413a <HAL_I2C_MspInit+0xee>
      Error_Handler();
 8004136:	f7ff fef7 	bl	8003f28 <Error_Handler>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800413a:	4b1d      	ldr	r3, [pc, #116]	@ (80041b0 <HAL_I2C_MspInit+0x164>)
 800413c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8004140:	4a1b      	ldr	r2, [pc, #108]	@ (80041b0 <HAL_I2C_MspInit+0x164>)
 8004142:	f043 0302 	orr.w	r3, r3, #2
 8004146:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800414a:	4b19      	ldr	r3, [pc, #100]	@ (80041b0 <HAL_I2C_MspInit+0x164>)
 800414c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8004150:	f003 0302 	and.w	r3, r3, #2
 8004154:	60fb      	str	r3, [r7, #12]
 8004156:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8004158:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 800415c:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8004160:	2312      	movs	r3, #18
 8004162:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004166:	2300      	movs	r3, #0
 8004168:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800416c:	2300      	movs	r3, #0
 800416e:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8004172:	2304      	movs	r3, #4
 8004174:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004178:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 800417c:	4619      	mov	r1, r3
 800417e:	480d      	ldr	r0, [pc, #52]	@ (80041b4 <HAL_I2C_MspInit+0x168>)
 8004180:	f003 f8c0 	bl	8007304 <HAL_GPIO_Init>
    __HAL_RCC_I2C2_CLK_ENABLE();
 8004184:	4b0a      	ldr	r3, [pc, #40]	@ (80041b0 <HAL_I2C_MspInit+0x164>)
 8004186:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800418a:	4a09      	ldr	r2, [pc, #36]	@ (80041b0 <HAL_I2C_MspInit+0x164>)
 800418c:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8004190:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8004194:	4b06      	ldr	r3, [pc, #24]	@ (80041b0 <HAL_I2C_MspInit+0x164>)
 8004196:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800419a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800419e:	60bb      	str	r3, [r7, #8]
 80041a0:	68bb      	ldr	r3, [r7, #8]
}
 80041a2:	bf00      	nop
 80041a4:	37f0      	adds	r7, #240	@ 0xf0
 80041a6:	46bd      	mov	sp, r7
 80041a8:	bd80      	pop	{r7, pc}
 80041aa:	bf00      	nop
 80041ac:	40005400 	.word	0x40005400
 80041b0:	58024400 	.word	0x58024400
 80041b4:	58020400 	.word	0x58020400
 80041b8:	40005800 	.word	0x40005800

080041bc <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80041bc:	b580      	push	{r7, lr}
 80041be:	b08c      	sub	sp, #48	@ 0x30
 80041c0:	af00      	add	r7, sp, #0
 80041c2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80041c4:	f107 031c 	add.w	r3, r7, #28
 80041c8:	2200      	movs	r2, #0
 80041ca:	601a      	str	r2, [r3, #0]
 80041cc:	605a      	str	r2, [r3, #4]
 80041ce:	609a      	str	r2, [r3, #8]
 80041d0:	60da      	str	r2, [r3, #12]
 80041d2:	611a      	str	r2, [r3, #16]
  if(htim_base->Instance==TIM1)
 80041d4:	687b      	ldr	r3, [r7, #4]
 80041d6:	681b      	ldr	r3, [r3, #0]
 80041d8:	4a3f      	ldr	r2, [pc, #252]	@ (80042d8 <HAL_TIM_Base_MspInit+0x11c>)
 80041da:	4293      	cmp	r3, r2
 80041dc:	d11f      	bne.n	800421e <HAL_TIM_Base_MspInit+0x62>
  {
    /* USER CODE BEGIN TIM1_MspInit 0 */

    /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80041de:	4b3f      	ldr	r3, [pc, #252]	@ (80042dc <HAL_TIM_Base_MspInit+0x120>)
 80041e0:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80041e4:	4a3d      	ldr	r2, [pc, #244]	@ (80042dc <HAL_TIM_Base_MspInit+0x120>)
 80041e6:	f043 0301 	orr.w	r3, r3, #1
 80041ea:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 80041ee:	4b3b      	ldr	r3, [pc, #236]	@ (80042dc <HAL_TIM_Base_MspInit+0x120>)
 80041f0:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80041f4:	f003 0301 	and.w	r3, r3, #1
 80041f8:	61bb      	str	r3, [r7, #24]
 80041fa:	69bb      	ldr	r3, [r7, #24]
    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_UP_IRQn, 0, 0);
 80041fc:	2200      	movs	r2, #0
 80041fe:	2100      	movs	r1, #0
 8004200:	2019      	movs	r0, #25
 8004202:	f002 fa6e 	bl	80066e2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_IRQn);
 8004206:	2019      	movs	r0, #25
 8004208:	f002 fa85 	bl	8006716 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM1_CC_IRQn, 0, 0);
 800420c:	2200      	movs	r2, #0
 800420e:	2100      	movs	r1, #0
 8004210:	201b      	movs	r0, #27
 8004212:	f002 fa66 	bl	80066e2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_CC_IRQn);
 8004216:	201b      	movs	r0, #27
 8004218:	f002 fa7d 	bl	8006716 <HAL_NVIC_EnableIRQ>
    /* USER CODE BEGIN TIM5_MspInit 1 */

    /* USER CODE END TIM5_MspInit 1 */
  }

}
 800421c:	e057      	b.n	80042ce <HAL_TIM_Base_MspInit+0x112>
  else if(htim_base->Instance==TIM4)
 800421e:	687b      	ldr	r3, [r7, #4]
 8004220:	681b      	ldr	r3, [r3, #0]
 8004222:	4a2f      	ldr	r2, [pc, #188]	@ (80042e0 <HAL_TIM_Base_MspInit+0x124>)
 8004224:	4293      	cmp	r3, r2
 8004226:	d117      	bne.n	8004258 <HAL_TIM_Base_MspInit+0x9c>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8004228:	4b2c      	ldr	r3, [pc, #176]	@ (80042dc <HAL_TIM_Base_MspInit+0x120>)
 800422a:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800422e:	4a2b      	ldr	r2, [pc, #172]	@ (80042dc <HAL_TIM_Base_MspInit+0x120>)
 8004230:	f043 0304 	orr.w	r3, r3, #4
 8004234:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8004238:	4b28      	ldr	r3, [pc, #160]	@ (80042dc <HAL_TIM_Base_MspInit+0x120>)
 800423a:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800423e:	f003 0304 	and.w	r3, r3, #4
 8004242:	617b      	str	r3, [r7, #20]
 8004244:	697b      	ldr	r3, [r7, #20]
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 8004246:	2200      	movs	r2, #0
 8004248:	2100      	movs	r1, #0
 800424a:	201e      	movs	r0, #30
 800424c:	f002 fa49 	bl	80066e2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8004250:	201e      	movs	r0, #30
 8004252:	f002 fa60 	bl	8006716 <HAL_NVIC_EnableIRQ>
}
 8004256:	e03a      	b.n	80042ce <HAL_TIM_Base_MspInit+0x112>
  else if(htim_base->Instance==TIM5)
 8004258:	687b      	ldr	r3, [r7, #4]
 800425a:	681b      	ldr	r3, [r3, #0]
 800425c:	4a21      	ldr	r2, [pc, #132]	@ (80042e4 <HAL_TIM_Base_MspInit+0x128>)
 800425e:	4293      	cmp	r3, r2
 8004260:	d135      	bne.n	80042ce <HAL_TIM_Base_MspInit+0x112>
    __HAL_RCC_TIM5_CLK_ENABLE();
 8004262:	4b1e      	ldr	r3, [pc, #120]	@ (80042dc <HAL_TIM_Base_MspInit+0x120>)
 8004264:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8004268:	4a1c      	ldr	r2, [pc, #112]	@ (80042dc <HAL_TIM_Base_MspInit+0x120>)
 800426a:	f043 0308 	orr.w	r3, r3, #8
 800426e:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8004272:	4b1a      	ldr	r3, [pc, #104]	@ (80042dc <HAL_TIM_Base_MspInit+0x120>)
 8004274:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8004278:	f003 0308 	and.w	r3, r3, #8
 800427c:	613b      	str	r3, [r7, #16]
 800427e:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004280:	4b16      	ldr	r3, [pc, #88]	@ (80042dc <HAL_TIM_Base_MspInit+0x120>)
 8004282:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8004286:	4a15      	ldr	r2, [pc, #84]	@ (80042dc <HAL_TIM_Base_MspInit+0x120>)
 8004288:	f043 0301 	orr.w	r3, r3, #1
 800428c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8004290:	4b12      	ldr	r3, [pc, #72]	@ (80042dc <HAL_TIM_Base_MspInit+0x120>)
 8004292:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8004296:	f003 0301 	and.w	r3, r3, #1
 800429a:	60fb      	str	r3, [r7, #12]
 800429c:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = CKP_Pin|CMP_Pin;
 800429e:	2303      	movs	r3, #3
 80042a0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80042a2:	2302      	movs	r3, #2
 80042a4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80042a6:	2300      	movs	r3, #0
 80042a8:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80042aa:	2300      	movs	r3, #0
 80042ac:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 80042ae:	2302      	movs	r3, #2
 80042b0:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80042b2:	f107 031c 	add.w	r3, r7, #28
 80042b6:	4619      	mov	r1, r3
 80042b8:	480b      	ldr	r0, [pc, #44]	@ (80042e8 <HAL_TIM_Base_MspInit+0x12c>)
 80042ba:	f003 f823 	bl	8007304 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(TIM5_IRQn, 0, 0);
 80042be:	2200      	movs	r2, #0
 80042c0:	2100      	movs	r1, #0
 80042c2:	2032      	movs	r0, #50	@ 0x32
 80042c4:	f002 fa0d 	bl	80066e2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM5_IRQn);
 80042c8:	2032      	movs	r0, #50	@ 0x32
 80042ca:	f002 fa24 	bl	8006716 <HAL_NVIC_EnableIRQ>
}
 80042ce:	bf00      	nop
 80042d0:	3730      	adds	r7, #48	@ 0x30
 80042d2:	46bd      	mov	sp, r7
 80042d4:	bd80      	pop	{r7, pc}
 80042d6:	bf00      	nop
 80042d8:	40010000 	.word	0x40010000
 80042dc:	58024400 	.word	0x58024400
 80042e0:	40000800 	.word	0x40000800
 80042e4:	40000c00 	.word	0x40000c00
 80042e8:	58020000 	.word	0x58020000

080042ec <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80042ec:	b580      	push	{r7, lr}
 80042ee:	b08a      	sub	sp, #40	@ 0x28
 80042f0:	af00      	add	r7, sp, #0
 80042f2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80042f4:	f107 0314 	add.w	r3, r7, #20
 80042f8:	2200      	movs	r2, #0
 80042fa:	601a      	str	r2, [r3, #0]
 80042fc:	605a      	str	r2, [r3, #4]
 80042fe:	609a      	str	r2, [r3, #8]
 8004300:	60da      	str	r2, [r3, #12]
 8004302:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 8004304:	687b      	ldr	r3, [r7, #4]
 8004306:	681b      	ldr	r3, [r3, #0]
 8004308:	4a26      	ldr	r2, [pc, #152]	@ (80043a4 <HAL_TIM_MspPostInit+0xb8>)
 800430a:	4293      	cmp	r3, r2
 800430c:	d120      	bne.n	8004350 <HAL_TIM_MspPostInit+0x64>
  {
    /* USER CODE BEGIN TIM1_MspPostInit 0 */

    /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOE_CLK_ENABLE();
 800430e:	4b26      	ldr	r3, [pc, #152]	@ (80043a8 <HAL_TIM_MspPostInit+0xbc>)
 8004310:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8004314:	4a24      	ldr	r2, [pc, #144]	@ (80043a8 <HAL_TIM_MspPostInit+0xbc>)
 8004316:	f043 0310 	orr.w	r3, r3, #16
 800431a:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800431e:	4b22      	ldr	r3, [pc, #136]	@ (80043a8 <HAL_TIM_MspPostInit+0xbc>)
 8004320:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8004324:	f003 0310 	and.w	r3, r3, #16
 8004328:	613b      	str	r3, [r7, #16]
 800432a:	693b      	ldr	r3, [r7, #16]
    PE9     ------> TIM1_CH1
    PE11     ------> TIM1_CH2
    PE13     ------> TIM1_CH3
    PE14     ------> TIM1_CH4
    */
    GPIO_InitStruct.Pin = Injector_1_Pin|Injector_2_Pin|Injector_3_Pin|Injector_4_Pin;
 800432c:	f44f 43d4 	mov.w	r3, #27136	@ 0x6a00
 8004330:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004332:	2302      	movs	r3, #2
 8004334:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004336:	2300      	movs	r3, #0
 8004338:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800433a:	2300      	movs	r3, #0
 800433c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 800433e:	2301      	movs	r3, #1
 8004340:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8004342:	f107 0314 	add.w	r3, r7, #20
 8004346:	4619      	mov	r1, r3
 8004348:	4818      	ldr	r0, [pc, #96]	@ (80043ac <HAL_TIM_MspPostInit+0xc0>)
 800434a:	f002 ffdb 	bl	8007304 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM4_MspPostInit 1 */

    /* USER CODE END TIM4_MspPostInit 1 */
  }

}
 800434e:	e024      	b.n	800439a <HAL_TIM_MspPostInit+0xae>
  else if(htim->Instance==TIM4)
 8004350:	687b      	ldr	r3, [r7, #4]
 8004352:	681b      	ldr	r3, [r3, #0]
 8004354:	4a16      	ldr	r2, [pc, #88]	@ (80043b0 <HAL_TIM_MspPostInit+0xc4>)
 8004356:	4293      	cmp	r3, r2
 8004358:	d11f      	bne.n	800439a <HAL_TIM_MspPostInit+0xae>
    __HAL_RCC_GPIOD_CLK_ENABLE();
 800435a:	4b13      	ldr	r3, [pc, #76]	@ (80043a8 <HAL_TIM_MspPostInit+0xbc>)
 800435c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8004360:	4a11      	ldr	r2, [pc, #68]	@ (80043a8 <HAL_TIM_MspPostInit+0xbc>)
 8004362:	f043 0308 	orr.w	r3, r3, #8
 8004366:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800436a:	4b0f      	ldr	r3, [pc, #60]	@ (80043a8 <HAL_TIM_MspPostInit+0xbc>)
 800436c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8004370:	f003 0308 	and.w	r3, r3, #8
 8004374:	60fb      	str	r3, [r7, #12]
 8004376:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = Input_Ig_1_Pin|Input_Ig_2_Pin|Input_Ig_3_Pin|Input_Ig_4_Pin;
 8004378:	f44f 4370 	mov.w	r3, #61440	@ 0xf000
 800437c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800437e:	2302      	movs	r3, #2
 8004380:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004382:	2300      	movs	r3, #0
 8004384:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004386:	2300      	movs	r3, #0
 8004388:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 800438a:	2302      	movs	r3, #2
 800438c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800438e:	f107 0314 	add.w	r3, r7, #20
 8004392:	4619      	mov	r1, r3
 8004394:	4807      	ldr	r0, [pc, #28]	@ (80043b4 <HAL_TIM_MspPostInit+0xc8>)
 8004396:	f002 ffb5 	bl	8007304 <HAL_GPIO_Init>
}
 800439a:	bf00      	nop
 800439c:	3728      	adds	r7, #40	@ 0x28
 800439e:	46bd      	mov	sp, r7
 80043a0:	bd80      	pop	{r7, pc}
 80043a2:	bf00      	nop
 80043a4:	40010000 	.word	0x40010000
 80043a8:	58024400 	.word	0x58024400
 80043ac:	58021000 	.word	0x58021000
 80043b0:	40000800 	.word	0x40000800
 80043b4:	58020c00 	.word	0x58020c00

080043b8 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80043b8:	b580      	push	{r7, lr}
 80043ba:	b0bc      	sub	sp, #240	@ 0xf0
 80043bc:	af00      	add	r7, sp, #0
 80043be:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80043c0:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 80043c4:	2200      	movs	r2, #0
 80043c6:	601a      	str	r2, [r3, #0]
 80043c8:	605a      	str	r2, [r3, #4]
 80043ca:	609a      	str	r2, [r3, #8]
 80043cc:	60da      	str	r2, [r3, #12]
 80043ce:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80043d0:	f107 0318 	add.w	r3, r7, #24
 80043d4:	22c0      	movs	r2, #192	@ 0xc0
 80043d6:	2100      	movs	r1, #0
 80043d8:	4618      	mov	r0, r3
 80043da:	f00d fac7 	bl	801196c <memset>
  if(huart->Instance==USART1)
 80043de:	687b      	ldr	r3, [r7, #4]
 80043e0:	681b      	ldr	r3, [r3, #0]
 80043e2:	4a51      	ldr	r2, [pc, #324]	@ (8004528 <HAL_UART_MspInit+0x170>)
 80043e4:	4293      	cmp	r3, r2
 80043e6:	d14f      	bne.n	8004488 <HAL_UART_MspInit+0xd0>

    /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 80043e8:	f04f 0201 	mov.w	r2, #1
 80043ec:	f04f 0300 	mov.w	r3, #0
 80043f0:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.Usart16ClockSelection = RCC_USART16CLKSOURCE_HSI;
 80043f4:	2318      	movs	r3, #24
 80043f6:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80043fa:	f107 0318 	add.w	r3, r7, #24
 80043fe:	4618      	mov	r0, r3
 8004400:	f005 f83e 	bl	8009480 <HAL_RCCEx_PeriphCLKConfig>
 8004404:	4603      	mov	r3, r0
 8004406:	2b00      	cmp	r3, #0
 8004408:	d001      	beq.n	800440e <HAL_UART_MspInit+0x56>
    {
      Error_Handler();
 800440a:	f7ff fd8d 	bl	8003f28 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 800440e:	4b47      	ldr	r3, [pc, #284]	@ (800452c <HAL_UART_MspInit+0x174>)
 8004410:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004414:	4a45      	ldr	r2, [pc, #276]	@ (800452c <HAL_UART_MspInit+0x174>)
 8004416:	f043 0310 	orr.w	r3, r3, #16
 800441a:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 800441e:	4b43      	ldr	r3, [pc, #268]	@ (800452c <HAL_UART_MspInit+0x174>)
 8004420:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004424:	f003 0310 	and.w	r3, r3, #16
 8004428:	617b      	str	r3, [r7, #20]
 800442a:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800442c:	4b3f      	ldr	r3, [pc, #252]	@ (800452c <HAL_UART_MspInit+0x174>)
 800442e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8004432:	4a3e      	ldr	r2, [pc, #248]	@ (800452c <HAL_UART_MspInit+0x174>)
 8004434:	f043 0302 	orr.w	r3, r3, #2
 8004438:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800443c:	4b3b      	ldr	r3, [pc, #236]	@ (800452c <HAL_UART_MspInit+0x174>)
 800443e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8004442:	f003 0302 	and.w	r3, r3, #2
 8004446:	613b      	str	r3, [r7, #16]
 8004448:	693b      	ldr	r3, [r7, #16]
    /**USART1 GPIO Configuration
    PB14     ------> USART1_TX
    PB15     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15;
 800444a:	f44f 4340 	mov.w	r3, #49152	@ 0xc000
 800444e:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004452:	2302      	movs	r3, #2
 8004454:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004458:	2300      	movs	r3, #0
 800445a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800445e:	2300      	movs	r3, #0
 8004460:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF4_USART1;
 8004464:	2304      	movs	r3, #4
 8004466:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800446a:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 800446e:	4619      	mov	r1, r3
 8004470:	482f      	ldr	r0, [pc, #188]	@ (8004530 <HAL_UART_MspInit+0x178>)
 8004472:	f002 ff47 	bl	8007304 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8004476:	2200      	movs	r2, #0
 8004478:	2100      	movs	r1, #0
 800447a:	2025      	movs	r0, #37	@ 0x25
 800447c:	f002 f931 	bl	80066e2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8004480:	2025      	movs	r0, #37	@ 0x25
 8004482:	f002 f948 	bl	8006716 <HAL_NVIC_EnableIRQ>
    /* USER CODE BEGIN USART3_MspInit 1 */

    /* USER CODE END USART3_MspInit 1 */
  }

}
 8004486:	e04b      	b.n	8004520 <HAL_UART_MspInit+0x168>
  else if(huart->Instance==USART3)
 8004488:	687b      	ldr	r3, [r7, #4]
 800448a:	681b      	ldr	r3, [r3, #0]
 800448c:	4a29      	ldr	r2, [pc, #164]	@ (8004534 <HAL_UART_MspInit+0x17c>)
 800448e:	4293      	cmp	r3, r2
 8004490:	d146      	bne.n	8004520 <HAL_UART_MspInit+0x168>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8004492:	f04f 0202 	mov.w	r2, #2
 8004496:	f04f 0300 	mov.w	r3, #0
 800449a:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 800449e:	2300      	movs	r3, #0
 80044a0:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80044a4:	f107 0318 	add.w	r3, r7, #24
 80044a8:	4618      	mov	r0, r3
 80044aa:	f004 ffe9 	bl	8009480 <HAL_RCCEx_PeriphCLKConfig>
 80044ae:	4603      	mov	r3, r0
 80044b0:	2b00      	cmp	r3, #0
 80044b2:	d001      	beq.n	80044b8 <HAL_UART_MspInit+0x100>
      Error_Handler();
 80044b4:	f7ff fd38 	bl	8003f28 <Error_Handler>
    __HAL_RCC_USART3_CLK_ENABLE();
 80044b8:	4b1c      	ldr	r3, [pc, #112]	@ (800452c <HAL_UART_MspInit+0x174>)
 80044ba:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80044be:	4a1b      	ldr	r2, [pc, #108]	@ (800452c <HAL_UART_MspInit+0x174>)
 80044c0:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80044c4:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 80044c8:	4b18      	ldr	r3, [pc, #96]	@ (800452c <HAL_UART_MspInit+0x174>)
 80044ca:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80044ce:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80044d2:	60fb      	str	r3, [r7, #12]
 80044d4:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80044d6:	4b15      	ldr	r3, [pc, #84]	@ (800452c <HAL_UART_MspInit+0x174>)
 80044d8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80044dc:	4a13      	ldr	r2, [pc, #76]	@ (800452c <HAL_UART_MspInit+0x174>)
 80044de:	f043 0308 	orr.w	r3, r3, #8
 80044e2:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80044e6:	4b11      	ldr	r3, [pc, #68]	@ (800452c <HAL_UART_MspInit+0x174>)
 80044e8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80044ec:	f003 0308 	and.w	r3, r3, #8
 80044f0:	60bb      	str	r3, [r7, #8]
 80044f2:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 80044f4:	f44f 7340 	mov.w	r3, #768	@ 0x300
 80044f8:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80044fc:	2302      	movs	r3, #2
 80044fe:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004502:	2300      	movs	r3, #0
 8004504:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004508:	2300      	movs	r3, #0
 800450a:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 800450e:	2307      	movs	r3, #7
 8004510:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8004514:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8004518:	4619      	mov	r1, r3
 800451a:	4807      	ldr	r0, [pc, #28]	@ (8004538 <HAL_UART_MspInit+0x180>)
 800451c:	f002 fef2 	bl	8007304 <HAL_GPIO_Init>
}
 8004520:	bf00      	nop
 8004522:	37f0      	adds	r7, #240	@ 0xf0
 8004524:	46bd      	mov	sp, r7
 8004526:	bd80      	pop	{r7, pc}
 8004528:	40011000 	.word	0x40011000
 800452c:	58024400 	.word	0x58024400
 8004530:	58020400 	.word	0x58020400
 8004534:	40004800 	.word	0x40004800
 8004538:	58020c00 	.word	0x58020c00

0800453c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800453c:	b480      	push	{r7}
 800453e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8004540:	bf00      	nop
 8004542:	e7fd      	b.n	8004540 <NMI_Handler+0x4>

08004544 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8004544:	b480      	push	{r7}
 8004546:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8004548:	bf00      	nop
 800454a:	e7fd      	b.n	8004548 <HardFault_Handler+0x4>

0800454c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800454c:	b480      	push	{r7}
 800454e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8004550:	bf00      	nop
 8004552:	e7fd      	b.n	8004550 <MemManage_Handler+0x4>

08004554 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8004554:	b480      	push	{r7}
 8004556:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8004558:	bf00      	nop
 800455a:	e7fd      	b.n	8004558 <BusFault_Handler+0x4>

0800455c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800455c:	b480      	push	{r7}
 800455e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8004560:	bf00      	nop
 8004562:	e7fd      	b.n	8004560 <UsageFault_Handler+0x4>

08004564 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8004564:	b480      	push	{r7}
 8004566:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8004568:	bf00      	nop
 800456a:	46bd      	mov	sp, r7
 800456c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004570:	4770      	bx	lr

08004572 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8004572:	b480      	push	{r7}
 8004574:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8004576:	bf00      	nop
 8004578:	46bd      	mov	sp, r7
 800457a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800457e:	4770      	bx	lr

08004580 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8004580:	b480      	push	{r7}
 8004582:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8004584:	bf00      	nop
 8004586:	46bd      	mov	sp, r7
 8004588:	f85d 7b04 	ldr.w	r7, [sp], #4
 800458c:	4770      	bx	lr

0800458e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800458e:	b580      	push	{r7, lr}
 8004590:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8004592:	f000 fa35 	bl	8004a00 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8004596:	bf00      	nop
 8004598:	bd80      	pop	{r7, pc}
	...

0800459c <TIM1_UP_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt.
  */
void TIM1_UP_IRQHandler(void)
{
 800459c:	b580      	push	{r7, lr}
 800459e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_IRQn 0 */

  /* USER CODE END TIM1_UP_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 80045a0:	4802      	ldr	r0, [pc, #8]	@ (80045ac <TIM1_UP_IRQHandler+0x10>)
 80045a2:	f008 f9af 	bl	800c904 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_IRQn 1 */

  /* USER CODE END TIM1_UP_IRQn 1 */
}
 80045a6:	bf00      	nop
 80045a8:	bd80      	pop	{r7, pc}
 80045aa:	bf00      	nop
 80045ac:	240006e4 	.word	0x240006e4

080045b0 <TIM1_CC_IRQHandler>:

/**
  * @brief This function handles TIM1 capture compare interrupt.
  */
void TIM1_CC_IRQHandler(void)
{
 80045b0:	b580      	push	{r7, lr}
 80045b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_CC_IRQn 0 */

  /* USER CODE END TIM1_CC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 80045b4:	4802      	ldr	r0, [pc, #8]	@ (80045c0 <TIM1_CC_IRQHandler+0x10>)
 80045b6:	f008 f9a5 	bl	800c904 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_CC_IRQn 1 */

  /* USER CODE END TIM1_CC_IRQn 1 */
}
 80045ba:	bf00      	nop
 80045bc:	bd80      	pop	{r7, pc}
 80045be:	bf00      	nop
 80045c0:	240006e4 	.word	0x240006e4

080045c4 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 80045c4:	b580      	push	{r7, lr}
 80045c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 80045c8:	4802      	ldr	r0, [pc, #8]	@ (80045d4 <TIM4_IRQHandler+0x10>)
 80045ca:	f008 f99b 	bl	800c904 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 80045ce:	bf00      	nop
 80045d0:	bd80      	pop	{r7, pc}
 80045d2:	bf00      	nop
 80045d4:	24000730 	.word	0x24000730

080045d8 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 80045d8:	b580      	push	{r7, lr}
 80045da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 80045dc:	4802      	ldr	r0, [pc, #8]	@ (80045e8 <USART1_IRQHandler+0x10>)
 80045de:	f009 fd55 	bl	800e08c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 80045e2:	bf00      	nop
 80045e4:	bd80      	pop	{r7, pc}
 80045e6:	bf00      	nop
 80045e8:	240007c8 	.word	0x240007c8

080045ec <TIM5_IRQHandler>:

/**
  * @brief This function handles TIM5 global interrupt.
  */
void TIM5_IRQHandler(void)
{
 80045ec:	b580      	push	{r7, lr}
 80045ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM5_IRQn 0 */

  /* USER CODE END TIM5_IRQn 0 */
  HAL_TIM_IRQHandler(&htim5);
 80045f0:	4802      	ldr	r0, [pc, #8]	@ (80045fc <TIM5_IRQHandler+0x10>)
 80045f2:	f008 f987 	bl	800c904 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM5_IRQn 1 */

  /* USER CODE END TIM5_IRQn 1 */
}
 80045f6:	bf00      	nop
 80045f8:	bd80      	pop	{r7, pc}
 80045fa:	bf00      	nop
 80045fc:	2400077c 	.word	0x2400077c

08004600 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8004600:	b480      	push	{r7}
 8004602:	af00      	add	r7, sp, #0
  return 1;
 8004604:	2301      	movs	r3, #1
}
 8004606:	4618      	mov	r0, r3
 8004608:	46bd      	mov	sp, r7
 800460a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800460e:	4770      	bx	lr

08004610 <_kill>:

int _kill(int pid, int sig)
{
 8004610:	b580      	push	{r7, lr}
 8004612:	b082      	sub	sp, #8
 8004614:	af00      	add	r7, sp, #0
 8004616:	6078      	str	r0, [r7, #4]
 8004618:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 800461a:	f00d fa2d 	bl	8011a78 <__errno>
 800461e:	4603      	mov	r3, r0
 8004620:	2216      	movs	r2, #22
 8004622:	601a      	str	r2, [r3, #0]
  return -1;
 8004624:	f04f 33ff 	mov.w	r3, #4294967295
}
 8004628:	4618      	mov	r0, r3
 800462a:	3708      	adds	r7, #8
 800462c:	46bd      	mov	sp, r7
 800462e:	bd80      	pop	{r7, pc}

08004630 <_exit>:

void _exit (int status)
{
 8004630:	b580      	push	{r7, lr}
 8004632:	b082      	sub	sp, #8
 8004634:	af00      	add	r7, sp, #0
 8004636:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8004638:	f04f 31ff 	mov.w	r1, #4294967295
 800463c:	6878      	ldr	r0, [r7, #4]
 800463e:	f7ff ffe7 	bl	8004610 <_kill>
  while (1) {}    /* Make sure we hang here */
 8004642:	bf00      	nop
 8004644:	e7fd      	b.n	8004642 <_exit+0x12>

08004646 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8004646:	b580      	push	{r7, lr}
 8004648:	b086      	sub	sp, #24
 800464a:	af00      	add	r7, sp, #0
 800464c:	60f8      	str	r0, [r7, #12]
 800464e:	60b9      	str	r1, [r7, #8]
 8004650:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004652:	2300      	movs	r3, #0
 8004654:	617b      	str	r3, [r7, #20]
 8004656:	e00a      	b.n	800466e <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8004658:	f3af 8000 	nop.w
 800465c:	4601      	mov	r1, r0
 800465e:	68bb      	ldr	r3, [r7, #8]
 8004660:	1c5a      	adds	r2, r3, #1
 8004662:	60ba      	str	r2, [r7, #8]
 8004664:	b2ca      	uxtb	r2, r1
 8004666:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004668:	697b      	ldr	r3, [r7, #20]
 800466a:	3301      	adds	r3, #1
 800466c:	617b      	str	r3, [r7, #20]
 800466e:	697a      	ldr	r2, [r7, #20]
 8004670:	687b      	ldr	r3, [r7, #4]
 8004672:	429a      	cmp	r2, r3
 8004674:	dbf0      	blt.n	8004658 <_read+0x12>
  }

  return len;
 8004676:	687b      	ldr	r3, [r7, #4]
}
 8004678:	4618      	mov	r0, r3
 800467a:	3718      	adds	r7, #24
 800467c:	46bd      	mov	sp, r7
 800467e:	bd80      	pop	{r7, pc}

08004680 <_close>:
  }
  return len;
}

int _close(int file)
{
 8004680:	b480      	push	{r7}
 8004682:	b083      	sub	sp, #12
 8004684:	af00      	add	r7, sp, #0
 8004686:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8004688:	f04f 33ff 	mov.w	r3, #4294967295
}
 800468c:	4618      	mov	r0, r3
 800468e:	370c      	adds	r7, #12
 8004690:	46bd      	mov	sp, r7
 8004692:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004696:	4770      	bx	lr

08004698 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8004698:	b480      	push	{r7}
 800469a:	b083      	sub	sp, #12
 800469c:	af00      	add	r7, sp, #0
 800469e:	6078      	str	r0, [r7, #4]
 80046a0:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80046a2:	683b      	ldr	r3, [r7, #0]
 80046a4:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80046a8:	605a      	str	r2, [r3, #4]
  return 0;
 80046aa:	2300      	movs	r3, #0
}
 80046ac:	4618      	mov	r0, r3
 80046ae:	370c      	adds	r7, #12
 80046b0:	46bd      	mov	sp, r7
 80046b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046b6:	4770      	bx	lr

080046b8 <_isatty>:

int _isatty(int file)
{
 80046b8:	b480      	push	{r7}
 80046ba:	b083      	sub	sp, #12
 80046bc:	af00      	add	r7, sp, #0
 80046be:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80046c0:	2301      	movs	r3, #1
}
 80046c2:	4618      	mov	r0, r3
 80046c4:	370c      	adds	r7, #12
 80046c6:	46bd      	mov	sp, r7
 80046c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046cc:	4770      	bx	lr

080046ce <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80046ce:	b480      	push	{r7}
 80046d0:	b085      	sub	sp, #20
 80046d2:	af00      	add	r7, sp, #0
 80046d4:	60f8      	str	r0, [r7, #12]
 80046d6:	60b9      	str	r1, [r7, #8]
 80046d8:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80046da:	2300      	movs	r3, #0
}
 80046dc:	4618      	mov	r0, r3
 80046de:	3714      	adds	r7, #20
 80046e0:	46bd      	mov	sp, r7
 80046e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046e6:	4770      	bx	lr

080046e8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80046e8:	b580      	push	{r7, lr}
 80046ea:	b086      	sub	sp, #24
 80046ec:	af00      	add	r7, sp, #0
 80046ee:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80046f0:	4a14      	ldr	r2, [pc, #80]	@ (8004744 <_sbrk+0x5c>)
 80046f2:	4b15      	ldr	r3, [pc, #84]	@ (8004748 <_sbrk+0x60>)
 80046f4:	1ad3      	subs	r3, r2, r3
 80046f6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80046f8:	697b      	ldr	r3, [r7, #20]
 80046fa:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80046fc:	4b13      	ldr	r3, [pc, #76]	@ (800474c <_sbrk+0x64>)
 80046fe:	681b      	ldr	r3, [r3, #0]
 8004700:	2b00      	cmp	r3, #0
 8004702:	d102      	bne.n	800470a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8004704:	4b11      	ldr	r3, [pc, #68]	@ (800474c <_sbrk+0x64>)
 8004706:	4a12      	ldr	r2, [pc, #72]	@ (8004750 <_sbrk+0x68>)
 8004708:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800470a:	4b10      	ldr	r3, [pc, #64]	@ (800474c <_sbrk+0x64>)
 800470c:	681a      	ldr	r2, [r3, #0]
 800470e:	687b      	ldr	r3, [r7, #4]
 8004710:	4413      	add	r3, r2
 8004712:	693a      	ldr	r2, [r7, #16]
 8004714:	429a      	cmp	r2, r3
 8004716:	d207      	bcs.n	8004728 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8004718:	f00d f9ae 	bl	8011a78 <__errno>
 800471c:	4603      	mov	r3, r0
 800471e:	220c      	movs	r2, #12
 8004720:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8004722:	f04f 33ff 	mov.w	r3, #4294967295
 8004726:	e009      	b.n	800473c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8004728:	4b08      	ldr	r3, [pc, #32]	@ (800474c <_sbrk+0x64>)
 800472a:	681b      	ldr	r3, [r3, #0]
 800472c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800472e:	4b07      	ldr	r3, [pc, #28]	@ (800474c <_sbrk+0x64>)
 8004730:	681a      	ldr	r2, [r3, #0]
 8004732:	687b      	ldr	r3, [r7, #4]
 8004734:	4413      	add	r3, r2
 8004736:	4a05      	ldr	r2, [pc, #20]	@ (800474c <_sbrk+0x64>)
 8004738:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800473a:	68fb      	ldr	r3, [r7, #12]
}
 800473c:	4618      	mov	r0, r3
 800473e:	3718      	adds	r7, #24
 8004740:	46bd      	mov	sp, r7
 8004742:	bd80      	pop	{r7, pc}
 8004744:	24080000 	.word	0x24080000
 8004748:	00000400 	.word	0x00000400
 800474c:	24000904 	.word	0x24000904
 8004750:	24000a58 	.word	0x24000a58

08004754 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8004754:	b480      	push	{r7}
 8004756:	af00      	add	r7, sp, #0
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8004758:	4b43      	ldr	r3, [pc, #268]	@ (8004868 <SystemInit+0x114>)
 800475a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800475e:	4a42      	ldr	r2, [pc, #264]	@ (8004868 <SystemInit+0x114>)
 8004760:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8004764:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/

   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8004768:	4b40      	ldr	r3, [pc, #256]	@ (800486c <SystemInit+0x118>)
 800476a:	681b      	ldr	r3, [r3, #0]
 800476c:	f003 030f 	and.w	r3, r3, #15
 8004770:	2b06      	cmp	r3, #6
 8004772:	d807      	bhi.n	8004784 <SystemInit+0x30>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8004774:	4b3d      	ldr	r3, [pc, #244]	@ (800486c <SystemInit+0x118>)
 8004776:	681b      	ldr	r3, [r3, #0]
 8004778:	f023 030f 	bic.w	r3, r3, #15
 800477c:	4a3b      	ldr	r2, [pc, #236]	@ (800486c <SystemInit+0x118>)
 800477e:	f043 0307 	orr.w	r3, r3, #7
 8004782:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 8004784:	4b3a      	ldr	r3, [pc, #232]	@ (8004870 <SystemInit+0x11c>)
 8004786:	681b      	ldr	r3, [r3, #0]
 8004788:	4a39      	ldr	r2, [pc, #228]	@ (8004870 <SystemInit+0x11c>)
 800478a:	f043 0301 	orr.w	r3, r3, #1
 800478e:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8004790:	4b37      	ldr	r3, [pc, #220]	@ (8004870 <SystemInit+0x11c>)
 8004792:	2200      	movs	r2, #0
 8004794:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 8004796:	4b36      	ldr	r3, [pc, #216]	@ (8004870 <SystemInit+0x11c>)
 8004798:	681a      	ldr	r2, [r3, #0]
 800479a:	4935      	ldr	r1, [pc, #212]	@ (8004870 <SystemInit+0x11c>)
 800479c:	4b35      	ldr	r3, [pc, #212]	@ (8004874 <SystemInit+0x120>)
 800479e:	4013      	ands	r3, r2
 80047a0:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 80047a2:	4b32      	ldr	r3, [pc, #200]	@ (800486c <SystemInit+0x118>)
 80047a4:	681b      	ldr	r3, [r3, #0]
 80047a6:	f003 0308 	and.w	r3, r3, #8
 80047aa:	2b00      	cmp	r3, #0
 80047ac:	d007      	beq.n	80047be <SystemInit+0x6a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 80047ae:	4b2f      	ldr	r3, [pc, #188]	@ (800486c <SystemInit+0x118>)
 80047b0:	681b      	ldr	r3, [r3, #0]
 80047b2:	f023 030f 	bic.w	r3, r3, #15
 80047b6:	4a2d      	ldr	r2, [pc, #180]	@ (800486c <SystemInit+0x118>)
 80047b8:	f043 0307 	orr.w	r3, r3, #7
 80047bc:	6013      	str	r3, [r2, #0]
  }

#if defined(D3_SRAM_BASE)
  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 80047be:	4b2c      	ldr	r3, [pc, #176]	@ (8004870 <SystemInit+0x11c>)
 80047c0:	2200      	movs	r2, #0
 80047c2:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 80047c4:	4b2a      	ldr	r3, [pc, #168]	@ (8004870 <SystemInit+0x11c>)
 80047c6:	2200      	movs	r2, #0
 80047c8:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 80047ca:	4b29      	ldr	r3, [pc, #164]	@ (8004870 <SystemInit+0x11c>)
 80047cc:	2200      	movs	r2, #0
 80047ce:	621a      	str	r2, [r3, #32]

  /* Reset SRDCFGR register */
  RCC->SRDCFGR = 0x00000000;
#endif
  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 80047d0:	4b27      	ldr	r3, [pc, #156]	@ (8004870 <SystemInit+0x11c>)
 80047d2:	4a29      	ldr	r2, [pc, #164]	@ (8004878 <SystemInit+0x124>)
 80047d4:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 80047d6:	4b26      	ldr	r3, [pc, #152]	@ (8004870 <SystemInit+0x11c>)
 80047d8:	4a28      	ldr	r2, [pc, #160]	@ (800487c <SystemInit+0x128>)
 80047da:	62da      	str	r2, [r3, #44]	@ 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 80047dc:	4b24      	ldr	r3, [pc, #144]	@ (8004870 <SystemInit+0x11c>)
 80047de:	4a28      	ldr	r2, [pc, #160]	@ (8004880 <SystemInit+0x12c>)
 80047e0:	631a      	str	r2, [r3, #48]	@ 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 80047e2:	4b23      	ldr	r3, [pc, #140]	@ (8004870 <SystemInit+0x11c>)
 80047e4:	2200      	movs	r2, #0
 80047e6:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 80047e8:	4b21      	ldr	r3, [pc, #132]	@ (8004870 <SystemInit+0x11c>)
 80047ea:	4a25      	ldr	r2, [pc, #148]	@ (8004880 <SystemInit+0x12c>)
 80047ec:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 80047ee:	4b20      	ldr	r3, [pc, #128]	@ (8004870 <SystemInit+0x11c>)
 80047f0:	2200      	movs	r2, #0
 80047f2:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 80047f4:	4b1e      	ldr	r3, [pc, #120]	@ (8004870 <SystemInit+0x11c>)
 80047f6:	4a22      	ldr	r2, [pc, #136]	@ (8004880 <SystemInit+0x12c>)
 80047f8:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 80047fa:	4b1d      	ldr	r3, [pc, #116]	@ (8004870 <SystemInit+0x11c>)
 80047fc:	2200      	movs	r2, #0
 80047fe:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8004800:	4b1b      	ldr	r3, [pc, #108]	@ (8004870 <SystemInit+0x11c>)
 8004802:	681b      	ldr	r3, [r3, #0]
 8004804:	4a1a      	ldr	r2, [pc, #104]	@ (8004870 <SystemInit+0x11c>)
 8004806:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800480a:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 800480c:	4b18      	ldr	r3, [pc, #96]	@ (8004870 <SystemInit+0x11c>)
 800480e:	2200      	movs	r2, #0
 8004810:	661a      	str	r2, [r3, #96]	@ 0x60

#if (STM32H7_DEV_ID == 0x450UL)
  /* dual core CM7 or single core line */
  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 8004812:	4b1c      	ldr	r3, [pc, #112]	@ (8004884 <SystemInit+0x130>)
 8004814:	681a      	ldr	r2, [r3, #0]
 8004816:	4b1c      	ldr	r3, [pc, #112]	@ (8004888 <SystemInit+0x134>)
 8004818:	4013      	ands	r3, r2
 800481a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800481e:	d202      	bcs.n	8004826 <SystemInit+0xd2>
  {
    /* if stm32h7 revY*/
    /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
    *((__IO uint32_t*)0x51008108) = 0x000000001U;
 8004820:	4b1a      	ldr	r3, [pc, #104]	@ (800488c <SystemInit+0x138>)
 8004822:	2201      	movs	r2, #1
 8004824:	601a      	str	r2, [r3, #0]
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D2 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#else
  if(READ_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN) == 0U)
 8004826:	4b12      	ldr	r3, [pc, #72]	@ (8004870 <SystemInit+0x11c>)
 8004828:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 800482c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8004830:	2b00      	cmp	r3, #0
 8004832:	d113      	bne.n	800485c <SystemInit+0x108>
  {
    /* Enable the FMC interface clock */
    SET_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 8004834:	4b0e      	ldr	r3, [pc, #56]	@ (8004870 <SystemInit+0x11c>)
 8004836:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 800483a:	4a0d      	ldr	r2, [pc, #52]	@ (8004870 <SystemInit+0x11c>)
 800483c:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8004840:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
    /*
     * Disable the FMC bank1 (enabled after reset).
     * This, prevents CPU speculation access on this bank which blocks the use of FMC during
     * 24us. During this time the others FMC master (such as LTDC) cannot use it!
     */
    FMC_Bank1_R->BTCR[0] = 0x000030D2;
 8004844:	4b12      	ldr	r3, [pc, #72]	@ (8004890 <SystemInit+0x13c>)
 8004846:	f243 02d2 	movw	r2, #12498	@ 0x30d2
 800484a:	601a      	str	r2, [r3, #0]

    /* Disable the FMC interface clock */
    CLEAR_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 800484c:	4b08      	ldr	r3, [pc, #32]	@ (8004870 <SystemInit+0x11c>)
 800484e:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8004852:	4a07      	ldr	r2, [pc, #28]	@ (8004870 <SystemInit+0x11c>)
 8004854:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8004858:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D1 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#endif /*DUAL_CORE && CORE_CM4*/
}
 800485c:	bf00      	nop
 800485e:	46bd      	mov	sp, r7
 8004860:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004864:	4770      	bx	lr
 8004866:	bf00      	nop
 8004868:	e000ed00 	.word	0xe000ed00
 800486c:	52002000 	.word	0x52002000
 8004870:	58024400 	.word	0x58024400
 8004874:	eaf6ed7f 	.word	0xeaf6ed7f
 8004878:	02020200 	.word	0x02020200
 800487c:	01ff0000 	.word	0x01ff0000
 8004880:	01010280 	.word	0x01010280
 8004884:	5c001000 	.word	0x5c001000
 8004888:	ffff0000 	.word	0xffff0000
 800488c:	51008108 	.word	0x51008108
 8004890:	52004000 	.word	0x52004000

08004894 <ExitRun0Mode>:
  *
  * @param  None
  * @retval None
  */
void ExitRun0Mode(void)
{
 8004894:	b480      	push	{r7}
 8004896:	af00      	add	r7, sp, #0
  #if defined(SMPS)
    /* Exit Run* mode by disabling SMPS and enabling LDO */
    PWR->CR3 = (PWR->CR3 & ~PWR_CR3_SMPSEN) | PWR_CR3_LDOEN;
  #else
    /* Enable LDO mode */
    PWR->CR3 |= PWR_CR3_LDOEN;
 8004898:	4b09      	ldr	r3, [pc, #36]	@ (80048c0 <ExitRun0Mode+0x2c>)
 800489a:	68db      	ldr	r3, [r3, #12]
 800489c:	4a08      	ldr	r2, [pc, #32]	@ (80048c0 <ExitRun0Mode+0x2c>)
 800489e:	f043 0302 	orr.w	r3, r3, #2
 80048a2:	60d3      	str	r3, [r2, #12]
  #endif /* SMPS */
  /* Wait till voltage level flag is set */
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
 80048a4:	bf00      	nop
 80048a6:	4b06      	ldr	r3, [pc, #24]	@ (80048c0 <ExitRun0Mode+0x2c>)
 80048a8:	685b      	ldr	r3, [r3, #4]
 80048aa:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80048ae:	2b00      	cmp	r3, #0
 80048b0:	d0f9      	beq.n	80048a6 <ExitRun0Mode+0x12>
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
  {}
#else
  /* No system power supply configuration is selected at exit Run* mode */
#endif /* USE_PWR_LDO_SUPPLY */
}
 80048b2:	bf00      	nop
 80048b4:	bf00      	nop
 80048b6:	46bd      	mov	sp, r7
 80048b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048bc:	4770      	bx	lr
 80048be:	bf00      	nop
 80048c0:	58024800 	.word	0x58024800

080048c4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 80048c4:	f8df d038 	ldr.w	sp, [pc, #56]	@ 8004900 <LoopFillZerobss+0xe>

/* Call the ExitRun0Mode function to configure the power supply */
  bl  ExitRun0Mode
 80048c8:	f7ff ffe4 	bl	8004894 <ExitRun0Mode>
/* Call the clock system initialization function.*/
  bl  SystemInit
 80048cc:	f7ff ff42 	bl	8004754 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80048d0:	480c      	ldr	r0, [pc, #48]	@ (8004904 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80048d2:	490d      	ldr	r1, [pc, #52]	@ (8004908 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80048d4:	4a0d      	ldr	r2, [pc, #52]	@ (800490c <LoopFillZerobss+0x1a>)
  movs r3, #0
 80048d6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80048d8:	e002      	b.n	80048e0 <LoopCopyDataInit>

080048da <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80048da:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80048dc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80048de:	3304      	adds	r3, #4

080048e0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80048e0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80048e2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80048e4:	d3f9      	bcc.n	80048da <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80048e6:	4a0a      	ldr	r2, [pc, #40]	@ (8004910 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80048e8:	4c0a      	ldr	r4, [pc, #40]	@ (8004914 <LoopFillZerobss+0x22>)
  movs r3, #0
 80048ea:	2300      	movs	r3, #0
  b LoopFillZerobss
 80048ec:	e001      	b.n	80048f2 <LoopFillZerobss>

080048ee <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80048ee:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80048f0:	3204      	adds	r2, #4

080048f2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80048f2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80048f4:	d3fb      	bcc.n	80048ee <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80048f6:	f00d f8c5 	bl	8011a84 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80048fa:	f7fe fcad 	bl	8003258 <main>
  bx  lr
 80048fe:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8004900:	24080000 	.word	0x24080000
  ldr r0, =_sdata
 8004904:	24000000 	.word	0x24000000
  ldr r1, =_edata
 8004908:	24000224 	.word	0x24000224
  ldr r2, =_sidata
 800490c:	080149b0 	.word	0x080149b0
  ldr r2, =_sbss
 8004910:	24000224 	.word	0x24000224
  ldr r4, =_ebss
 8004914:	24000a58 	.word	0x24000a58

08004918 <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8004918:	e7fe      	b.n	8004918 <ADC3_IRQHandler>
	...

0800491c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800491c:	b580      	push	{r7, lr}
 800491e:	b082      	sub	sp, #8
 8004920:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8004922:	2003      	movs	r0, #3
 8004924:	f001 fed2 	bl	80066cc <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8004928:	f004 fbd4 	bl	80090d4 <HAL_RCC_GetSysClockFreq>
 800492c:	4602      	mov	r2, r0
 800492e:	4b15      	ldr	r3, [pc, #84]	@ (8004984 <HAL_Init+0x68>)
 8004930:	699b      	ldr	r3, [r3, #24]
 8004932:	0a1b      	lsrs	r3, r3, #8
 8004934:	f003 030f 	and.w	r3, r3, #15
 8004938:	4913      	ldr	r1, [pc, #76]	@ (8004988 <HAL_Init+0x6c>)
 800493a:	5ccb      	ldrb	r3, [r1, r3]
 800493c:	f003 031f 	and.w	r3, r3, #31
 8004940:	fa22 f303 	lsr.w	r3, r2, r3
 8004944:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8004946:	4b0f      	ldr	r3, [pc, #60]	@ (8004984 <HAL_Init+0x68>)
 8004948:	699b      	ldr	r3, [r3, #24]
 800494a:	f003 030f 	and.w	r3, r3, #15
 800494e:	4a0e      	ldr	r2, [pc, #56]	@ (8004988 <HAL_Init+0x6c>)
 8004950:	5cd3      	ldrb	r3, [r2, r3]
 8004952:	f003 031f 	and.w	r3, r3, #31
 8004956:	687a      	ldr	r2, [r7, #4]
 8004958:	fa22 f303 	lsr.w	r3, r2, r3
 800495c:	4a0b      	ldr	r2, [pc, #44]	@ (800498c <HAL_Init+0x70>)
 800495e:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8004960:	4a0b      	ldr	r2, [pc, #44]	@ (8004990 <HAL_Init+0x74>)
 8004962:	687b      	ldr	r3, [r7, #4]
 8004964:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8004966:	200f      	movs	r0, #15
 8004968:	f000 f814 	bl	8004994 <HAL_InitTick>
 800496c:	4603      	mov	r3, r0
 800496e:	2b00      	cmp	r3, #0
 8004970:	d001      	beq.n	8004976 <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 8004972:	2301      	movs	r3, #1
 8004974:	e002      	b.n	800497c <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 8004976:	f7ff fadd 	bl	8003f34 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800497a:	2300      	movs	r3, #0
}
 800497c:	4618      	mov	r0, r3
 800497e:	3708      	adds	r7, #8
 8004980:	46bd      	mov	sp, r7
 8004982:	bd80      	pop	{r7, pc}
 8004984:	58024400 	.word	0x58024400
 8004988:	080145e0 	.word	0x080145e0
 800498c:	24000050 	.word	0x24000050
 8004990:	2400004c 	.word	0x2400004c

08004994 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8004994:	b580      	push	{r7, lr}
 8004996:	b082      	sub	sp, #8
 8004998:	af00      	add	r7, sp, #0
 800499a:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 800499c:	4b15      	ldr	r3, [pc, #84]	@ (80049f4 <HAL_InitTick+0x60>)
 800499e:	781b      	ldrb	r3, [r3, #0]
 80049a0:	2b00      	cmp	r3, #0
 80049a2:	d101      	bne.n	80049a8 <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 80049a4:	2301      	movs	r3, #1
 80049a6:	e021      	b.n	80049ec <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 80049a8:	4b13      	ldr	r3, [pc, #76]	@ (80049f8 <HAL_InitTick+0x64>)
 80049aa:	681a      	ldr	r2, [r3, #0]
 80049ac:	4b11      	ldr	r3, [pc, #68]	@ (80049f4 <HAL_InitTick+0x60>)
 80049ae:	781b      	ldrb	r3, [r3, #0]
 80049b0:	4619      	mov	r1, r3
 80049b2:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80049b6:	fbb3 f3f1 	udiv	r3, r3, r1
 80049ba:	fbb2 f3f3 	udiv	r3, r2, r3
 80049be:	4618      	mov	r0, r3
 80049c0:	f001 feb7 	bl	8006732 <HAL_SYSTICK_Config>
 80049c4:	4603      	mov	r3, r0
 80049c6:	2b00      	cmp	r3, #0
 80049c8:	d001      	beq.n	80049ce <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 80049ca:	2301      	movs	r3, #1
 80049cc:	e00e      	b.n	80049ec <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80049ce:	687b      	ldr	r3, [r7, #4]
 80049d0:	2b0f      	cmp	r3, #15
 80049d2:	d80a      	bhi.n	80049ea <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80049d4:	2200      	movs	r2, #0
 80049d6:	6879      	ldr	r1, [r7, #4]
 80049d8:	f04f 30ff 	mov.w	r0, #4294967295
 80049dc:	f001 fe81 	bl	80066e2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80049e0:	4a06      	ldr	r2, [pc, #24]	@ (80049fc <HAL_InitTick+0x68>)
 80049e2:	687b      	ldr	r3, [r7, #4]
 80049e4:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80049e6:	2300      	movs	r3, #0
 80049e8:	e000      	b.n	80049ec <HAL_InitTick+0x58>
    return HAL_ERROR;
 80049ea:	2301      	movs	r3, #1
}
 80049ec:	4618      	mov	r0, r3
 80049ee:	3708      	adds	r7, #8
 80049f0:	46bd      	mov	sp, r7
 80049f2:	bd80      	pop	{r7, pc}
 80049f4:	24000058 	.word	0x24000058
 80049f8:	2400004c 	.word	0x2400004c
 80049fc:	24000054 	.word	0x24000054

08004a00 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8004a00:	b480      	push	{r7}
 8004a02:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8004a04:	4b06      	ldr	r3, [pc, #24]	@ (8004a20 <HAL_IncTick+0x20>)
 8004a06:	781b      	ldrb	r3, [r3, #0]
 8004a08:	461a      	mov	r2, r3
 8004a0a:	4b06      	ldr	r3, [pc, #24]	@ (8004a24 <HAL_IncTick+0x24>)
 8004a0c:	681b      	ldr	r3, [r3, #0]
 8004a0e:	4413      	add	r3, r2
 8004a10:	4a04      	ldr	r2, [pc, #16]	@ (8004a24 <HAL_IncTick+0x24>)
 8004a12:	6013      	str	r3, [r2, #0]
}
 8004a14:	bf00      	nop
 8004a16:	46bd      	mov	sp, r7
 8004a18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a1c:	4770      	bx	lr
 8004a1e:	bf00      	nop
 8004a20:	24000058 	.word	0x24000058
 8004a24:	24000908 	.word	0x24000908

08004a28 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8004a28:	b480      	push	{r7}
 8004a2a:	af00      	add	r7, sp, #0
  return uwTick;
 8004a2c:	4b03      	ldr	r3, [pc, #12]	@ (8004a3c <HAL_GetTick+0x14>)
 8004a2e:	681b      	ldr	r3, [r3, #0]
}
 8004a30:	4618      	mov	r0, r3
 8004a32:	46bd      	mov	sp, r7
 8004a34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a38:	4770      	bx	lr
 8004a3a:	bf00      	nop
 8004a3c:	24000908 	.word	0x24000908

08004a40 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8004a40:	b580      	push	{r7, lr}
 8004a42:	b084      	sub	sp, #16
 8004a44:	af00      	add	r7, sp, #0
 8004a46:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8004a48:	f7ff ffee 	bl	8004a28 <HAL_GetTick>
 8004a4c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8004a4e:	687b      	ldr	r3, [r7, #4]
 8004a50:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8004a52:	68fb      	ldr	r3, [r7, #12]
 8004a54:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004a58:	d005      	beq.n	8004a66 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8004a5a:	4b0a      	ldr	r3, [pc, #40]	@ (8004a84 <HAL_Delay+0x44>)
 8004a5c:	781b      	ldrb	r3, [r3, #0]
 8004a5e:	461a      	mov	r2, r3
 8004a60:	68fb      	ldr	r3, [r7, #12]
 8004a62:	4413      	add	r3, r2
 8004a64:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8004a66:	bf00      	nop
 8004a68:	f7ff ffde 	bl	8004a28 <HAL_GetTick>
 8004a6c:	4602      	mov	r2, r0
 8004a6e:	68bb      	ldr	r3, [r7, #8]
 8004a70:	1ad3      	subs	r3, r2, r3
 8004a72:	68fa      	ldr	r2, [r7, #12]
 8004a74:	429a      	cmp	r2, r3
 8004a76:	d8f7      	bhi.n	8004a68 <HAL_Delay+0x28>
  {
  }
}
 8004a78:	bf00      	nop
 8004a7a:	bf00      	nop
 8004a7c:	3710      	adds	r7, #16
 8004a7e:	46bd      	mov	sp, r7
 8004a80:	bd80      	pop	{r7, pc}
 8004a82:	bf00      	nop
 8004a84:	24000058 	.word	0x24000058

08004a88 <HAL_GetREVID>:
/**
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
 8004a88:	b480      	push	{r7}
 8004a8a:	af00      	add	r7, sp, #0
   return((DBGMCU->IDCODE) >> 16);
 8004a8c:	4b03      	ldr	r3, [pc, #12]	@ (8004a9c <HAL_GetREVID+0x14>)
 8004a8e:	681b      	ldr	r3, [r3, #0]
 8004a90:	0c1b      	lsrs	r3, r3, #16
}
 8004a92:	4618      	mov	r0, r3
 8004a94:	46bd      	mov	sp, r7
 8004a96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a9a:	4770      	bx	lr
 8004a9c:	5c001000 	.word	0x5c001000

08004aa0 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8004aa0:	b480      	push	{r7}
 8004aa2:	b083      	sub	sp, #12
 8004aa4:	af00      	add	r7, sp, #0
 8004aa6:	6078      	str	r0, [r7, #4]
 8004aa8:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8004aaa:	687b      	ldr	r3, [r7, #4]
 8004aac:	689b      	ldr	r3, [r3, #8]
 8004aae:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 8004ab2:	683b      	ldr	r3, [r7, #0]
 8004ab4:	431a      	orrs	r2, r3
 8004ab6:	687b      	ldr	r3, [r7, #4]
 8004ab8:	609a      	str	r2, [r3, #8]
}
 8004aba:	bf00      	nop
 8004abc:	370c      	adds	r7, #12
 8004abe:	46bd      	mov	sp, r7
 8004ac0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ac4:	4770      	bx	lr

08004ac6 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8004ac6:	b480      	push	{r7}
 8004ac8:	b083      	sub	sp, #12
 8004aca:	af00      	add	r7, sp, #0
 8004acc:	6078      	str	r0, [r7, #4]
 8004ace:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8004ad0:	687b      	ldr	r3, [r7, #4]
 8004ad2:	689b      	ldr	r3, [r3, #8]
 8004ad4:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 8004ad8:	683b      	ldr	r3, [r7, #0]
 8004ada:	431a      	orrs	r2, r3
 8004adc:	687b      	ldr	r3, [r7, #4]
 8004ade:	609a      	str	r2, [r3, #8]
}
 8004ae0:	bf00      	nop
 8004ae2:	370c      	adds	r7, #12
 8004ae4:	46bd      	mov	sp, r7
 8004ae6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004aea:	4770      	bx	lr

08004aec <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8004aec:	b480      	push	{r7}
 8004aee:	b083      	sub	sp, #12
 8004af0:	af00      	add	r7, sp, #0
 8004af2:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8004af4:	687b      	ldr	r3, [r7, #4]
 8004af6:	689b      	ldr	r3, [r3, #8]
 8004af8:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 8004afc:	4618      	mov	r0, r3
 8004afe:	370c      	adds	r7, #12
 8004b00:	46bd      	mov	sp, r7
 8004b02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b06:	4770      	bx	lr

08004b08 <LL_ADC_SetChannelPreselection>:
  *         @arg @ref LL_ADC_CHANNEL_18
  *         @arg @ref LL_ADC_CHANNEL_19
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelPreselection(ADC_TypeDef *ADCx, uint32_t Channel)
{
 8004b08:	b480      	push	{r7}
 8004b0a:	b087      	sub	sp, #28
 8004b0c:	af00      	add	r7, sp, #0
 8004b0e:	6078      	str	r0, [r7, #4]
 8004b10:	6039      	str	r1, [r7, #0]
      /* ADC channels preselection */
      ADCx->PCSEL_RES0 |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB(Channel) & 0x1FUL));
    }
#else
    /* ADC channels preselection */
    ADCx->PCSEL |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB(Channel) & 0x1FUL));
 8004b12:	683b      	ldr	r3, [r7, #0]
 8004b14:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8004b18:	2b00      	cmp	r3, #0
 8004b1a:	d107      	bne.n	8004b2c <LL_ADC_SetChannelPreselection+0x24>
 8004b1c:	683b      	ldr	r3, [r7, #0]
 8004b1e:	0e9b      	lsrs	r3, r3, #26
 8004b20:	f003 031f 	and.w	r3, r3, #31
 8004b24:	2201      	movs	r2, #1
 8004b26:	fa02 f303 	lsl.w	r3, r2, r3
 8004b2a:	e015      	b.n	8004b58 <LL_ADC_SetChannelPreselection+0x50>
 8004b2c:	683b      	ldr	r3, [r7, #0]
 8004b2e:	613b      	str	r3, [r7, #16]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004b30:	693b      	ldr	r3, [r7, #16]
 8004b32:	fa93 f3a3 	rbit	r3, r3
 8004b36:	60fb      	str	r3, [r7, #12]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8004b38:	68fb      	ldr	r3, [r7, #12]
 8004b3a:	617b      	str	r3, [r7, #20]
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8004b3c:	697b      	ldr	r3, [r7, #20]
 8004b3e:	2b00      	cmp	r3, #0
 8004b40:	d101      	bne.n	8004b46 <LL_ADC_SetChannelPreselection+0x3e>
  {
    return 32U;
 8004b42:	2320      	movs	r3, #32
 8004b44:	e003      	b.n	8004b4e <LL_ADC_SetChannelPreselection+0x46>
  }
  return __builtin_clz(value);
 8004b46:	697b      	ldr	r3, [r7, #20]
 8004b48:	fab3 f383 	clz	r3, r3
 8004b4c:	b2db      	uxtb	r3, r3
 8004b4e:	f003 031f 	and.w	r3, r3, #31
 8004b52:	2201      	movs	r2, #1
 8004b54:	fa02 f303 	lsl.w	r3, r2, r3
 8004b58:	687a      	ldr	r2, [r7, #4]
 8004b5a:	69d2      	ldr	r2, [r2, #28]
 8004b5c:	431a      	orrs	r2, r3
 8004b5e:	687b      	ldr	r3, [r7, #4]
 8004b60:	61da      	str	r2, [r3, #28]
#endif /* ADC_VER_V5_V90 */
}
 8004b62:	bf00      	nop
 8004b64:	371c      	adds	r7, #28
 8004b66:	46bd      	mov	sp, r7
 8004b68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b6c:	4770      	bx	lr

08004b6e <LL_ADC_SetOffset>:
  *             Other channels are slow channels (conversion rate: refer to reference manual).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0x3FFFFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8004b6e:	b480      	push	{r7}
 8004b70:	b087      	sub	sp, #28
 8004b72:	af00      	add	r7, sp, #0
 8004b74:	60f8      	str	r0, [r7, #12]
 8004b76:	60b9      	str	r1, [r7, #8]
 8004b78:	607a      	str	r2, [r7, #4]
 8004b7a:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8004b7c:	68fb      	ldr	r3, [r7, #12]
 8004b7e:	3360      	adds	r3, #96	@ 0x60
 8004b80:	461a      	mov	r2, r3
 8004b82:	68bb      	ldr	r3, [r7, #8]
 8004b84:	009b      	lsls	r3, r3, #2
 8004b86:	4413      	add	r3, r2
 8004b88:	617b      	str	r3, [r7, #20]
               ADC3_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
  }
  else
#endif /* ADC_VER_V5_V90 */
  {
    MODIFY_REG(*preg,
 8004b8a:	697b      	ldr	r3, [r7, #20]
 8004b8c:	681b      	ldr	r3, [r3, #0]
 8004b8e:	f003 4200 	and.w	r2, r3, #2147483648	@ 0x80000000
 8004b92:	687b      	ldr	r3, [r7, #4]
 8004b94:	f003 41f8 	and.w	r1, r3, #2080374784	@ 0x7c000000
 8004b98:	683b      	ldr	r3, [r7, #0]
 8004b9a:	430b      	orrs	r3, r1
 8004b9c:	431a      	orrs	r2, r3
 8004b9e:	697b      	ldr	r3, [r7, #20]
 8004ba0:	601a      	str	r2, [r3, #0]
               ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
               (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
  }
}
 8004ba2:	bf00      	nop
 8004ba4:	371c      	adds	r7, #28
 8004ba6:	46bd      	mov	sp, r7
 8004ba8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bac:	4770      	bx	lr

08004bae <LL_ADC_SetDataRightShift>:
  *         @arg @ref LL_ADC_OFFSET_RSHIFT_ENABLE
  *         @arg @ref LL_ADC_OFFSET_RSHIFT_DISABLE
  * @retval Returned None
  */
__STATIC_INLINE void LL_ADC_SetDataRightShift(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t RigthShift)
{
 8004bae:	b480      	push	{r7}
 8004bb0:	b085      	sub	sp, #20
 8004bb2:	af00      	add	r7, sp, #0
 8004bb4:	60f8      	str	r0, [r7, #12]
 8004bb6:	60b9      	str	r1, [r7, #8]
 8004bb8:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->CFGR2, (ADC_CFGR2_RSHIFT1 | ADC_CFGR2_RSHIFT2 | ADC_CFGR2_RSHIFT3 | ADC_CFGR2_RSHIFT4), RigthShift << (Offsety & 0x1FUL));
 8004bba:	68fb      	ldr	r3, [r7, #12]
 8004bbc:	691b      	ldr	r3, [r3, #16]
 8004bbe:	f423 42f0 	bic.w	r2, r3, #30720	@ 0x7800
 8004bc2:	68bb      	ldr	r3, [r7, #8]
 8004bc4:	f003 031f 	and.w	r3, r3, #31
 8004bc8:	6879      	ldr	r1, [r7, #4]
 8004bca:	fa01 f303 	lsl.w	r3, r1, r3
 8004bce:	431a      	orrs	r2, r3
 8004bd0:	68fb      	ldr	r3, [r7, #12]
 8004bd2:	611a      	str	r2, [r3, #16]
}
 8004bd4:	bf00      	nop
 8004bd6:	3714      	adds	r7, #20
 8004bd8:	46bd      	mov	sp, r7
 8004bda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bde:	4770      	bx	lr

08004be0 <LL_ADC_SetOffsetSignedSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SIGNED_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SIGNED_SATURATION_DISABLE
  * @retval Returned None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSignedSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSignedSaturation)
{
 8004be0:	b480      	push	{r7}
 8004be2:	b087      	sub	sp, #28
 8004be4:	af00      	add	r7, sp, #0
 8004be6:	60f8      	str	r0, [r7, #12]
 8004be8:	60b9      	str	r1, [r7, #8]
 8004bea:	607a      	str	r2, [r7, #4]
    /* Function not available on this instance */
  }
  else
#endif  /* ADC_VER_V5_V90 */
  {
    __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8004bec:	68fb      	ldr	r3, [r7, #12]
 8004bee:	3360      	adds	r3, #96	@ 0x60
 8004bf0:	461a      	mov	r2, r3
 8004bf2:	68bb      	ldr	r3, [r7, #8]
 8004bf4:	009b      	lsls	r3, r3, #2
 8004bf6:	4413      	add	r3, r2
 8004bf8:	617b      	str	r3, [r7, #20]
    MODIFY_REG(*preg, ADC_OFR1_SSATE, OffsetSignedSaturation);
 8004bfa:	697b      	ldr	r3, [r7, #20]
 8004bfc:	681b      	ldr	r3, [r3, #0]
 8004bfe:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8004c02:	687b      	ldr	r3, [r7, #4]
 8004c04:	431a      	orrs	r2, r3
 8004c06:	697b      	ldr	r3, [r7, #20]
 8004c08:	601a      	str	r2, [r3, #0]
  }
}
 8004c0a:	bf00      	nop
 8004c0c:	371c      	adds	r7, #28
 8004c0e:	46bd      	mov	sp, r7
 8004c10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c14:	4770      	bx	lr

08004c16 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 8004c16:	b480      	push	{r7}
 8004c18:	b083      	sub	sp, #12
 8004c1a:	af00      	add	r7, sp, #0
 8004c1c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8004c1e:	687b      	ldr	r3, [r7, #4]
 8004c20:	68db      	ldr	r3, [r3, #12]
 8004c22:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8004c26:	2b00      	cmp	r3, #0
 8004c28:	d101      	bne.n	8004c2e <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8004c2a:	2301      	movs	r3, #1
 8004c2c:	e000      	b.n	8004c30 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8004c2e:	2300      	movs	r3, #0
}
 8004c30:	4618      	mov	r0, r3
 8004c32:	370c      	adds	r7, #12
 8004c34:	46bd      	mov	sp, r7
 8004c36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c3a:	4770      	bx	lr

08004c3c <LL_ADC_REG_SetSequencerRanks>:
  *         (3) On STM32H7, fast channel (0.125 us for 14-bit resolution (ADC conversion rate up to 8 Ms/s)).
  *             Other channels are slow channels (conversion rate: refer to reference manual).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8004c3c:	b480      	push	{r7}
 8004c3e:	b087      	sub	sp, #28
 8004c40:	af00      	add	r7, sp, #0
 8004c42:	60f8      	str	r0, [r7, #12]
 8004c44:	60b9      	str	r1, [r7, #8]
 8004c46:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 8004c48:	68fb      	ldr	r3, [r7, #12]
 8004c4a:	3330      	adds	r3, #48	@ 0x30
 8004c4c:	461a      	mov	r2, r3
 8004c4e:	68bb      	ldr	r3, [r7, #8]
 8004c50:	0a1b      	lsrs	r3, r3, #8
 8004c52:	009b      	lsls	r3, r3, #2
 8004c54:	f003 030c 	and.w	r3, r3, #12
 8004c58:	4413      	add	r3, r2
 8004c5a:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8004c5c:	697b      	ldr	r3, [r7, #20]
 8004c5e:	681a      	ldr	r2, [r3, #0]
 8004c60:	68bb      	ldr	r3, [r7, #8]
 8004c62:	f003 031f 	and.w	r3, r3, #31
 8004c66:	211f      	movs	r1, #31
 8004c68:	fa01 f303 	lsl.w	r3, r1, r3
 8004c6c:	43db      	mvns	r3, r3
 8004c6e:	401a      	ands	r2, r3
 8004c70:	687b      	ldr	r3, [r7, #4]
 8004c72:	0e9b      	lsrs	r3, r3, #26
 8004c74:	f003 011f 	and.w	r1, r3, #31
 8004c78:	68bb      	ldr	r3, [r7, #8]
 8004c7a:	f003 031f 	and.w	r3, r3, #31
 8004c7e:	fa01 f303 	lsl.w	r3, r1, r3
 8004c82:	431a      	orrs	r2, r3
 8004c84:	697b      	ldr	r3, [r7, #20]
 8004c86:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8004c88:	bf00      	nop
 8004c8a:	371c      	adds	r7, #28
 8004c8c:	46bd      	mov	sp, r7
 8004c8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c92:	4770      	bx	lr

08004c94 <LL_ADC_SetChannelSamplingTime>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_387CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_810CYCLES_5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8004c94:	b480      	push	{r7}
 8004c96:	b087      	sub	sp, #28
 8004c98:	af00      	add	r7, sp, #0
 8004c9a:	60f8      	str	r0, [r7, #12]
 8004c9c:	60b9      	str	r1, [r7, #8]
 8004c9e:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8004ca0:	68fb      	ldr	r3, [r7, #12]
 8004ca2:	3314      	adds	r3, #20
 8004ca4:	461a      	mov	r2, r3
 8004ca6:	68bb      	ldr	r3, [r7, #8]
 8004ca8:	0e5b      	lsrs	r3, r3, #25
 8004caa:	009b      	lsls	r3, r3, #2
 8004cac:	f003 0304 	and.w	r3, r3, #4
 8004cb0:	4413      	add	r3, r2
 8004cb2:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8004cb4:	697b      	ldr	r3, [r7, #20]
 8004cb6:	681a      	ldr	r2, [r3, #0]
 8004cb8:	68bb      	ldr	r3, [r7, #8]
 8004cba:	0d1b      	lsrs	r3, r3, #20
 8004cbc:	f003 031f 	and.w	r3, r3, #31
 8004cc0:	2107      	movs	r1, #7
 8004cc2:	fa01 f303 	lsl.w	r3, r1, r3
 8004cc6:	43db      	mvns	r3, r3
 8004cc8:	401a      	ands	r2, r3
 8004cca:	68bb      	ldr	r3, [r7, #8]
 8004ccc:	0d1b      	lsrs	r3, r3, #20
 8004cce:	f003 031f 	and.w	r3, r3, #31
 8004cd2:	6879      	ldr	r1, [r7, #4]
 8004cd4:	fa01 f303 	lsl.w	r3, r1, r3
 8004cd8:	431a      	orrs	r2, r3
 8004cda:	697b      	ldr	r3, [r7, #20]
 8004cdc:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8004cde:	bf00      	nop
 8004ce0:	371c      	adds	r7, #28
 8004ce2:	46bd      	mov	sp, r7
 8004ce4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ce8:	4770      	bx	lr
	...

08004cec <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8004cec:	b480      	push	{r7}
 8004cee:	b085      	sub	sp, #20
 8004cf0:	af00      	add	r7, sp, #0
 8004cf2:	60f8      	str	r0, [r7, #12]
 8004cf4:	60b9      	str	r1, [r7, #8]
 8004cf6:	607a      	str	r2, [r7, #4]
  }
#else  /* ADC_VER_V5_V90 */
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8004cf8:	68fb      	ldr	r3, [r7, #12]
 8004cfa:	f8d3 20c0 	ldr.w	r2, [r3, #192]	@ 0xc0
 8004cfe:	68bb      	ldr	r3, [r7, #8]
 8004d00:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8004d04:	43db      	mvns	r3, r3
 8004d06:	401a      	ands	r2, r3
 8004d08:	687b      	ldr	r3, [r7, #4]
 8004d0a:	f003 0318 	and.w	r3, r3, #24
 8004d0e:	4908      	ldr	r1, [pc, #32]	@ (8004d30 <LL_ADC_SetChannelSingleDiff+0x44>)
 8004d10:	40d9      	lsrs	r1, r3
 8004d12:	68bb      	ldr	r3, [r7, #8]
 8004d14:	400b      	ands	r3, r1
 8004d16:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8004d1a:	431a      	orrs	r2, r3
 8004d1c:	68fb      	ldr	r3, [r7, #12]
 8004d1e:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK) & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
#endif /* ADC_VER_V5_V90 */
}
 8004d22:	bf00      	nop
 8004d24:	3714      	adds	r7, #20
 8004d26:	46bd      	mov	sp, r7
 8004d28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d2c:	4770      	bx	lr
 8004d2e:	bf00      	nop
 8004d30:	000fffff 	.word	0x000fffff

08004d34 <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8004d34:	b480      	push	{r7}
 8004d36:	b083      	sub	sp, #12
 8004d38:	af00      	add	r7, sp, #0
 8004d3a:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8004d3c:	687b      	ldr	r3, [r7, #4]
 8004d3e:	689b      	ldr	r3, [r3, #8]
 8004d40:	f003 031f 	and.w	r3, r3, #31
}
 8004d44:	4618      	mov	r0, r3
 8004d46:	370c      	adds	r7, #12
 8004d48:	46bd      	mov	sp, r7
 8004d4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d4e:	4770      	bx	lr

08004d50 <LL_ADC_GetMultiDMATransfer>:
  *         @arg @ref LL_ADC_MULTI_REG_DMA_EACH_ADC
  *         @arg @ref LL_ADC_MULTI_REG_DMA_RES_32_10B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_RES_8B
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultiDMATransfer(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8004d50:	b480      	push	{r7}
 8004d52:	b083      	sub	sp, #12
 8004d54:	af00      	add	r7, sp, #0
 8004d56:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DAMDF));
 8004d58:	687b      	ldr	r3, [r7, #4]
 8004d5a:	689b      	ldr	r3, [r3, #8]
 8004d5c:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
}
 8004d60:	4618      	mov	r0, r3
 8004d62:	370c      	adds	r7, #12
 8004d64:	46bd      	mov	sp, r7
 8004d66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d6a:	4770      	bx	lr

08004d6c <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8004d6c:	b480      	push	{r7}
 8004d6e:	b083      	sub	sp, #12
 8004d70:	af00      	add	r7, sp, #0
 8004d72:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8004d74:	687b      	ldr	r3, [r7, #4]
 8004d76:	689a      	ldr	r2, [r3, #8]
 8004d78:	4b04      	ldr	r3, [pc, #16]	@ (8004d8c <LL_ADC_DisableDeepPowerDown+0x20>)
 8004d7a:	4013      	ands	r3, r2
 8004d7c:	687a      	ldr	r2, [r7, #4]
 8004d7e:	6093      	str	r3, [r2, #8]
}
 8004d80:	bf00      	nop
 8004d82:	370c      	adds	r7, #12
 8004d84:	46bd      	mov	sp, r7
 8004d86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d8a:	4770      	bx	lr
 8004d8c:	5fffffc0 	.word	0x5fffffc0

08004d90 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 8004d90:	b480      	push	{r7}
 8004d92:	b083      	sub	sp, #12
 8004d94:	af00      	add	r7, sp, #0
 8004d96:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8004d98:	687b      	ldr	r3, [r7, #4]
 8004d9a:	689b      	ldr	r3, [r3, #8]
 8004d9c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8004da0:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004da4:	d101      	bne.n	8004daa <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8004da6:	2301      	movs	r3, #1
 8004da8:	e000      	b.n	8004dac <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8004daa:	2300      	movs	r3, #0
}
 8004dac:	4618      	mov	r0, r3
 8004dae:	370c      	adds	r7, #12
 8004db0:	46bd      	mov	sp, r7
 8004db2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004db6:	4770      	bx	lr

08004db8 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8004db8:	b480      	push	{r7}
 8004dba:	b083      	sub	sp, #12
 8004dbc:	af00      	add	r7, sp, #0
 8004dbe:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8004dc0:	687b      	ldr	r3, [r7, #4]
 8004dc2:	689a      	ldr	r2, [r3, #8]
 8004dc4:	4b05      	ldr	r3, [pc, #20]	@ (8004ddc <LL_ADC_EnableInternalRegulator+0x24>)
 8004dc6:	4013      	ands	r3, r2
 8004dc8:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8004dcc:	687b      	ldr	r3, [r7, #4]
 8004dce:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8004dd0:	bf00      	nop
 8004dd2:	370c      	adds	r7, #12
 8004dd4:	46bd      	mov	sp, r7
 8004dd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dda:	4770      	bx	lr
 8004ddc:	6fffffc0 	.word	0x6fffffc0

08004de0 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 8004de0:	b480      	push	{r7}
 8004de2:	b083      	sub	sp, #12
 8004de4:	af00      	add	r7, sp, #0
 8004de6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8004de8:	687b      	ldr	r3, [r7, #4]
 8004dea:	689b      	ldr	r3, [r3, #8]
 8004dec:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004df0:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8004df4:	d101      	bne.n	8004dfa <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8004df6:	2301      	movs	r3, #1
 8004df8:	e000      	b.n	8004dfc <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8004dfa:	2300      	movs	r3, #0
}
 8004dfc:	4618      	mov	r0, r3
 8004dfe:	370c      	adds	r7, #12
 8004e00:	46bd      	mov	sp, r7
 8004e02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e06:	4770      	bx	lr

08004e08 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8004e08:	b480      	push	{r7}
 8004e0a:	b083      	sub	sp, #12
 8004e0c:	af00      	add	r7, sp, #0
 8004e0e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8004e10:	687b      	ldr	r3, [r7, #4]
 8004e12:	689a      	ldr	r2, [r3, #8]
 8004e14:	4b05      	ldr	r3, [pc, #20]	@ (8004e2c <LL_ADC_Enable+0x24>)
 8004e16:	4013      	ands	r3, r2
 8004e18:	f043 0201 	orr.w	r2, r3, #1
 8004e1c:	687b      	ldr	r3, [r7, #4]
 8004e1e:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8004e20:	bf00      	nop
 8004e22:	370c      	adds	r7, #12
 8004e24:	46bd      	mov	sp, r7
 8004e26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e2a:	4770      	bx	lr
 8004e2c:	7fffffc0 	.word	0x7fffffc0

08004e30 <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 8004e30:	b480      	push	{r7}
 8004e32:	b083      	sub	sp, #12
 8004e34:	af00      	add	r7, sp, #0
 8004e36:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8004e38:	687b      	ldr	r3, [r7, #4]
 8004e3a:	689a      	ldr	r2, [r3, #8]
 8004e3c:	4b05      	ldr	r3, [pc, #20]	@ (8004e54 <LL_ADC_Disable+0x24>)
 8004e3e:	4013      	ands	r3, r2
 8004e40:	f043 0202 	orr.w	r2, r3, #2
 8004e44:	687b      	ldr	r3, [r7, #4]
 8004e46:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 8004e48:	bf00      	nop
 8004e4a:	370c      	adds	r7, #12
 8004e4c:	46bd      	mov	sp, r7
 8004e4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e52:	4770      	bx	lr
 8004e54:	7fffffc0 	.word	0x7fffffc0

08004e58 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 8004e58:	b480      	push	{r7}
 8004e5a:	b083      	sub	sp, #12
 8004e5c:	af00      	add	r7, sp, #0
 8004e5e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8004e60:	687b      	ldr	r3, [r7, #4]
 8004e62:	689b      	ldr	r3, [r3, #8]
 8004e64:	f003 0301 	and.w	r3, r3, #1
 8004e68:	2b01      	cmp	r3, #1
 8004e6a:	d101      	bne.n	8004e70 <LL_ADC_IsEnabled+0x18>
 8004e6c:	2301      	movs	r3, #1
 8004e6e:	e000      	b.n	8004e72 <LL_ADC_IsEnabled+0x1a>
 8004e70:	2300      	movs	r3, #0
}
 8004e72:	4618      	mov	r0, r3
 8004e74:	370c      	adds	r7, #12
 8004e76:	46bd      	mov	sp, r7
 8004e78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e7c:	4770      	bx	lr

08004e7e <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(const ADC_TypeDef *ADCx)
{
 8004e7e:	b480      	push	{r7}
 8004e80:	b083      	sub	sp, #12
 8004e82:	af00      	add	r7, sp, #0
 8004e84:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 8004e86:	687b      	ldr	r3, [r7, #4]
 8004e88:	689b      	ldr	r3, [r3, #8]
 8004e8a:	f003 0302 	and.w	r3, r3, #2
 8004e8e:	2b02      	cmp	r3, #2
 8004e90:	d101      	bne.n	8004e96 <LL_ADC_IsDisableOngoing+0x18>
 8004e92:	2301      	movs	r3, #1
 8004e94:	e000      	b.n	8004e98 <LL_ADC_IsDisableOngoing+0x1a>
 8004e96:	2300      	movs	r3, #0
}
 8004e98:	4618      	mov	r0, r3
 8004e9a:	370c      	adds	r7, #12
 8004e9c:	46bd      	mov	sp, r7
 8004e9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ea2:	4770      	bx	lr

08004ea4 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8004ea4:	b480      	push	{r7}
 8004ea6:	b083      	sub	sp, #12
 8004ea8:	af00      	add	r7, sp, #0
 8004eaa:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8004eac:	687b      	ldr	r3, [r7, #4]
 8004eae:	689a      	ldr	r2, [r3, #8]
 8004eb0:	4b05      	ldr	r3, [pc, #20]	@ (8004ec8 <LL_ADC_REG_StartConversion+0x24>)
 8004eb2:	4013      	ands	r3, r2
 8004eb4:	f043 0204 	orr.w	r2, r3, #4
 8004eb8:	687b      	ldr	r3, [r7, #4]
 8004eba:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8004ebc:	bf00      	nop
 8004ebe:	370c      	adds	r7, #12
 8004ec0:	46bd      	mov	sp, r7
 8004ec2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ec6:	4770      	bx	lr
 8004ec8:	7fffffc0 	.word	0x7fffffc0

08004ecc <LL_ADC_REG_StopConversion>:
  * @rmtoll CR       ADSTP          LL_ADC_REG_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StopConversion(ADC_TypeDef *ADCx)
{
 8004ecc:	b480      	push	{r7}
 8004ece:	b083      	sub	sp, #12
 8004ed0:	af00      	add	r7, sp, #0
 8004ed2:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8004ed4:	687b      	ldr	r3, [r7, #4]
 8004ed6:	689a      	ldr	r2, [r3, #8]
 8004ed8:	4b05      	ldr	r3, [pc, #20]	@ (8004ef0 <LL_ADC_REG_StopConversion+0x24>)
 8004eda:	4013      	ands	r3, r2
 8004edc:	f043 0210 	orr.w	r2, r3, #16
 8004ee0:	687b      	ldr	r3, [r7, #4]
 8004ee2:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTP);
}
 8004ee4:	bf00      	nop
 8004ee6:	370c      	adds	r7, #12
 8004ee8:	46bd      	mov	sp, r7
 8004eea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004eee:	4770      	bx	lr
 8004ef0:	7fffffc0 	.word	0x7fffffc0

08004ef4 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8004ef4:	b480      	push	{r7}
 8004ef6:	b083      	sub	sp, #12
 8004ef8:	af00      	add	r7, sp, #0
 8004efa:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8004efc:	687b      	ldr	r3, [r7, #4]
 8004efe:	689b      	ldr	r3, [r3, #8]
 8004f00:	f003 0304 	and.w	r3, r3, #4
 8004f04:	2b04      	cmp	r3, #4
 8004f06:	d101      	bne.n	8004f0c <LL_ADC_REG_IsConversionOngoing+0x18>
 8004f08:	2301      	movs	r3, #1
 8004f0a:	e000      	b.n	8004f0e <LL_ADC_REG_IsConversionOngoing+0x1a>
 8004f0c:	2300      	movs	r3, #0
}
 8004f0e:	4618      	mov	r0, r3
 8004f10:	370c      	adds	r7, #12
 8004f12:	46bd      	mov	sp, r7
 8004f14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f18:	4770      	bx	lr
	...

08004f1c <LL_ADC_INJ_StopConversion>:
  * @rmtoll CR       JADSTP         LL_ADC_INJ_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_INJ_StopConversion(ADC_TypeDef *ADCx)
{
 8004f1c:	b480      	push	{r7}
 8004f1e:	b083      	sub	sp, #12
 8004f20:	af00      	add	r7, sp, #0
 8004f22:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8004f24:	687b      	ldr	r3, [r7, #4]
 8004f26:	689a      	ldr	r2, [r3, #8]
 8004f28:	4b05      	ldr	r3, [pc, #20]	@ (8004f40 <LL_ADC_INJ_StopConversion+0x24>)
 8004f2a:	4013      	ands	r3, r2
 8004f2c:	f043 0220 	orr.w	r2, r3, #32
 8004f30:	687b      	ldr	r3, [r7, #4]
 8004f32:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_JADSTP);
}
 8004f34:	bf00      	nop
 8004f36:	370c      	adds	r7, #12
 8004f38:	46bd      	mov	sp, r7
 8004f3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f3e:	4770      	bx	lr
 8004f40:	7fffffc0 	.word	0x7fffffc0

08004f44 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8004f44:	b480      	push	{r7}
 8004f46:	b083      	sub	sp, #12
 8004f48:	af00      	add	r7, sp, #0
 8004f4a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8004f4c:	687b      	ldr	r3, [r7, #4]
 8004f4e:	689b      	ldr	r3, [r3, #8]
 8004f50:	f003 0308 	and.w	r3, r3, #8
 8004f54:	2b08      	cmp	r3, #8
 8004f56:	d101      	bne.n	8004f5c <LL_ADC_INJ_IsConversionOngoing+0x18>
 8004f58:	2301      	movs	r3, #1
 8004f5a:	e000      	b.n	8004f5e <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8004f5c:	2300      	movs	r3, #0
}
 8004f5e:	4618      	mov	r0, r3
 8004f60:	370c      	adds	r7, #12
 8004f62:	46bd      	mov	sp, r7
 8004f64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f68:	4770      	bx	lr
	...

08004f6c <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8004f6c:	b590      	push	{r4, r7, lr}
 8004f6e:	b089      	sub	sp, #36	@ 0x24
 8004f70:	af00      	add	r7, sp, #0
 8004f72:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004f74:	2300      	movs	r3, #0
 8004f76:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpCFGR;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 8004f78:	2300      	movs	r3, #0
 8004f7a:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check ADC handle */
  if (hadc == NULL)
 8004f7c:	687b      	ldr	r3, [r7, #4]
 8004f7e:	2b00      	cmp	r3, #0
 8004f80:	d101      	bne.n	8004f86 <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 8004f82:	2301      	movs	r3, #1
 8004f84:	e18f      	b.n	80052a6 <HAL_ADC_Init+0x33a>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8004f86:	687b      	ldr	r3, [r7, #4]
 8004f88:	68db      	ldr	r3, [r3, #12]
 8004f8a:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8004f8c:	687b      	ldr	r3, [r7, #4]
 8004f8e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004f90:	2b00      	cmp	r3, #0
 8004f92:	d109      	bne.n	8004fa8 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8004f94:	6878      	ldr	r0, [r7, #4]
 8004f96:	f7fe ffe7 	bl	8003f68 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8004f9a:	687b      	ldr	r3, [r7, #4]
 8004f9c:	2200      	movs	r2, #0
 8004f9e:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8004fa0:	687b      	ldr	r3, [r7, #4]
 8004fa2:	2200      	movs	r2, #0
 8004fa4:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8004fa8:	687b      	ldr	r3, [r7, #4]
 8004faa:	681b      	ldr	r3, [r3, #0]
 8004fac:	4618      	mov	r0, r3
 8004fae:	f7ff feef 	bl	8004d90 <LL_ADC_IsDeepPowerDownEnabled>
 8004fb2:	4603      	mov	r3, r0
 8004fb4:	2b00      	cmp	r3, #0
 8004fb6:	d004      	beq.n	8004fc2 <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8004fb8:	687b      	ldr	r3, [r7, #4]
 8004fba:	681b      	ldr	r3, [r3, #0]
 8004fbc:	4618      	mov	r0, r3
 8004fbe:	f7ff fed5 	bl	8004d6c <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8004fc2:	687b      	ldr	r3, [r7, #4]
 8004fc4:	681b      	ldr	r3, [r3, #0]
 8004fc6:	4618      	mov	r0, r3
 8004fc8:	f7ff ff0a 	bl	8004de0 <LL_ADC_IsInternalRegulatorEnabled>
 8004fcc:	4603      	mov	r3, r0
 8004fce:	2b00      	cmp	r3, #0
 8004fd0:	d114      	bne.n	8004ffc <HAL_ADC_Init+0x90>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8004fd2:	687b      	ldr	r3, [r7, #4]
 8004fd4:	681b      	ldr	r3, [r3, #0]
 8004fd6:	4618      	mov	r0, r3
 8004fd8:	f7ff feee 	bl	8004db8 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8004fdc:	4b87      	ldr	r3, [pc, #540]	@ (80051fc <HAL_ADC_Init+0x290>)
 8004fde:	681b      	ldr	r3, [r3, #0]
 8004fe0:	099b      	lsrs	r3, r3, #6
 8004fe2:	4a87      	ldr	r2, [pc, #540]	@ (8005200 <HAL_ADC_Init+0x294>)
 8004fe4:	fba2 2303 	umull	r2, r3, r2, r3
 8004fe8:	099b      	lsrs	r3, r3, #6
 8004fea:	3301      	adds	r3, #1
 8004fec:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8004fee:	e002      	b.n	8004ff6 <HAL_ADC_Init+0x8a>
    {
      wait_loop_index--;
 8004ff0:	68bb      	ldr	r3, [r7, #8]
 8004ff2:	3b01      	subs	r3, #1
 8004ff4:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8004ff6:	68bb      	ldr	r3, [r7, #8]
 8004ff8:	2b00      	cmp	r3, #0
 8004ffa:	d1f9      	bne.n	8004ff0 <HAL_ADC_Init+0x84>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8004ffc:	687b      	ldr	r3, [r7, #4]
 8004ffe:	681b      	ldr	r3, [r3, #0]
 8005000:	4618      	mov	r0, r3
 8005002:	f7ff feed 	bl	8004de0 <LL_ADC_IsInternalRegulatorEnabled>
 8005006:	4603      	mov	r3, r0
 8005008:	2b00      	cmp	r3, #0
 800500a:	d10d      	bne.n	8005028 <HAL_ADC_Init+0xbc>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800500c:	687b      	ldr	r3, [r7, #4]
 800500e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005010:	f043 0210 	orr.w	r2, r3, #16
 8005014:	687b      	ldr	r3, [r7, #4]
 8005016:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8005018:	687b      	ldr	r3, [r7, #4]
 800501a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800501c:	f043 0201 	orr.w	r2, r3, #1
 8005020:	687b      	ldr	r3, [r7, #4]
 8005022:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 8005024:	2301      	movs	r3, #1
 8005026:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8005028:	687b      	ldr	r3, [r7, #4]
 800502a:	681b      	ldr	r3, [r3, #0]
 800502c:	4618      	mov	r0, r3
 800502e:	f7ff ff61 	bl	8004ef4 <LL_ADC_REG_IsConversionOngoing>
 8005032:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8005034:	687b      	ldr	r3, [r7, #4]
 8005036:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005038:	f003 0310 	and.w	r3, r3, #16
 800503c:	2b00      	cmp	r3, #0
 800503e:	f040 8129 	bne.w	8005294 <HAL_ADC_Init+0x328>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 8005042:	697b      	ldr	r3, [r7, #20]
 8005044:	2b00      	cmp	r3, #0
 8005046:	f040 8125 	bne.w	8005294 <HAL_ADC_Init+0x328>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800504a:	687b      	ldr	r3, [r7, #4]
 800504c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800504e:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 8005052:	f043 0202 	orr.w	r2, r3, #2
 8005056:	687b      	ldr	r3, [r7, #4]
 8005058:	655a      	str	r2, [r3, #84]	@ 0x54
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800505a:	687b      	ldr	r3, [r7, #4]
 800505c:	681b      	ldr	r3, [r3, #0]
 800505e:	4618      	mov	r0, r3
 8005060:	f7ff fefa 	bl	8004e58 <LL_ADC_IsEnabled>
 8005064:	4603      	mov	r3, r0
 8005066:	2b00      	cmp	r3, #0
 8005068:	d136      	bne.n	80050d8 <HAL_ADC_Init+0x16c>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 800506a:	687b      	ldr	r3, [r7, #4]
 800506c:	681b      	ldr	r3, [r3, #0]
 800506e:	4a65      	ldr	r2, [pc, #404]	@ (8005204 <HAL_ADC_Init+0x298>)
 8005070:	4293      	cmp	r3, r2
 8005072:	d004      	beq.n	800507e <HAL_ADC_Init+0x112>
 8005074:	687b      	ldr	r3, [r7, #4]
 8005076:	681b      	ldr	r3, [r3, #0]
 8005078:	4a63      	ldr	r2, [pc, #396]	@ (8005208 <HAL_ADC_Init+0x29c>)
 800507a:	4293      	cmp	r3, r2
 800507c:	d10e      	bne.n	800509c <HAL_ADC_Init+0x130>
 800507e:	4861      	ldr	r0, [pc, #388]	@ (8005204 <HAL_ADC_Init+0x298>)
 8005080:	f7ff feea 	bl	8004e58 <LL_ADC_IsEnabled>
 8005084:	4604      	mov	r4, r0
 8005086:	4860      	ldr	r0, [pc, #384]	@ (8005208 <HAL_ADC_Init+0x29c>)
 8005088:	f7ff fee6 	bl	8004e58 <LL_ADC_IsEnabled>
 800508c:	4603      	mov	r3, r0
 800508e:	4323      	orrs	r3, r4
 8005090:	2b00      	cmp	r3, #0
 8005092:	bf0c      	ite	eq
 8005094:	2301      	moveq	r3, #1
 8005096:	2300      	movne	r3, #0
 8005098:	b2db      	uxtb	r3, r3
 800509a:	e008      	b.n	80050ae <HAL_ADC_Init+0x142>
 800509c:	485b      	ldr	r0, [pc, #364]	@ (800520c <HAL_ADC_Init+0x2a0>)
 800509e:	f7ff fedb 	bl	8004e58 <LL_ADC_IsEnabled>
 80050a2:	4603      	mov	r3, r0
 80050a4:	2b00      	cmp	r3, #0
 80050a6:	bf0c      	ite	eq
 80050a8:	2301      	moveq	r3, #1
 80050aa:	2300      	movne	r3, #0
 80050ac:	b2db      	uxtb	r3, r3
 80050ae:	2b00      	cmp	r3, #0
 80050b0:	d012      	beq.n	80050d8 <HAL_ADC_Init+0x16c>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 80050b2:	687b      	ldr	r3, [r7, #4]
 80050b4:	681b      	ldr	r3, [r3, #0]
 80050b6:	4a53      	ldr	r2, [pc, #332]	@ (8005204 <HAL_ADC_Init+0x298>)
 80050b8:	4293      	cmp	r3, r2
 80050ba:	d004      	beq.n	80050c6 <HAL_ADC_Init+0x15a>
 80050bc:	687b      	ldr	r3, [r7, #4]
 80050be:	681b      	ldr	r3, [r3, #0]
 80050c0:	4a51      	ldr	r2, [pc, #324]	@ (8005208 <HAL_ADC_Init+0x29c>)
 80050c2:	4293      	cmp	r3, r2
 80050c4:	d101      	bne.n	80050ca <HAL_ADC_Init+0x15e>
 80050c6:	4a52      	ldr	r2, [pc, #328]	@ (8005210 <HAL_ADC_Init+0x2a4>)
 80050c8:	e000      	b.n	80050cc <HAL_ADC_Init+0x160>
 80050ca:	4a52      	ldr	r2, [pc, #328]	@ (8005214 <HAL_ADC_Init+0x2a8>)
 80050cc:	687b      	ldr	r3, [r7, #4]
 80050ce:	685b      	ldr	r3, [r3, #4]
 80050d0:	4619      	mov	r1, r3
 80050d2:	4610      	mov	r0, r2
 80050d4:	f7ff fce4 	bl	8004aa0 <LL_ADC_SetCommonClock>
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
    }

#else

    if ((HAL_GetREVID() > REV_ID_Y) && (ADC_RESOLUTION_8B == hadc->Init.Resolution))
 80050d8:	f7ff fcd6 	bl	8004a88 <HAL_GetREVID>
 80050dc:	4603      	mov	r3, r0
 80050de:	f241 0203 	movw	r2, #4099	@ 0x1003
 80050e2:	4293      	cmp	r3, r2
 80050e4:	d914      	bls.n	8005110 <HAL_ADC_Init+0x1a4>
 80050e6:	687b      	ldr	r3, [r7, #4]
 80050e8:	689b      	ldr	r3, [r3, #8]
 80050ea:	2b10      	cmp	r3, #16
 80050ec:	d110      	bne.n	8005110 <HAL_ADC_Init+0x1a4>
    {
      /* for STM32H7 silicon rev.B and above , ADC_CFGR_RES value for 8bits resolution is : b111 */
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 80050ee:	687b      	ldr	r3, [r7, #4]
 80050f0:	7d5b      	ldrb	r3, [r3, #21]
 80050f2:	035a      	lsls	r2, r3, #13
                  hadc->Init.Overrun                                                    |
 80050f4:	687b      	ldr	r3, [r7, #4]
 80050f6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 80050f8:	431a      	orrs	r2, r3
                  hadc->Init.Resolution | (ADC_CFGR_RES_1 | ADC_CFGR_RES_0)                |
 80050fa:	687b      	ldr	r3, [r7, #4]
 80050fc:	689b      	ldr	r3, [r3, #8]
                  hadc->Init.Overrun                                                    |
 80050fe:	431a      	orrs	r2, r3
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8005100:	687b      	ldr	r3, [r7, #4]
 8005102:	7f1b      	ldrb	r3, [r3, #28]
 8005104:	041b      	lsls	r3, r3, #16
                  hadc->Init.Resolution | (ADC_CFGR_RES_1 | ADC_CFGR_RES_0)                |
 8005106:	4313      	orrs	r3, r2
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8005108:	f043 030c 	orr.w	r3, r3, #12
 800510c:	61bb      	str	r3, [r7, #24]
 800510e:	e00d      	b.n	800512c <HAL_ADC_Init+0x1c0>
    }
    else
    {

      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8005110:	687b      	ldr	r3, [r7, #4]
 8005112:	7d5b      	ldrb	r3, [r3, #21]
 8005114:	035a      	lsls	r2, r3, #13
                  hadc->Init.Overrun                                                    |
 8005116:	687b      	ldr	r3, [r7, #4]
 8005118:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 800511a:	431a      	orrs	r2, r3
                  hadc->Init.Resolution                                                 |
 800511c:	687b      	ldr	r3, [r7, #4]
 800511e:	689b      	ldr	r3, [r3, #8]
                  hadc->Init.Overrun                                                    |
 8005120:	431a      	orrs	r2, r3
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8005122:	687b      	ldr	r3, [r7, #4]
 8005124:	7f1b      	ldrb	r3, [r3, #28]
 8005126:	041b      	lsls	r3, r3, #16
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8005128:	4313      	orrs	r3, r2
 800512a:	61bb      	str	r3, [r7, #24]
    }

#endif /* ADC_VER_V5_3 */

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 800512c:	687b      	ldr	r3, [r7, #4]
 800512e:	7f1b      	ldrb	r3, [r3, #28]
 8005130:	2b01      	cmp	r3, #1
 8005132:	d106      	bne.n	8005142 <HAL_ADC_Init+0x1d6>
    {
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8005134:	687b      	ldr	r3, [r7, #4]
 8005136:	6a1b      	ldr	r3, [r3, #32]
 8005138:	3b01      	subs	r3, #1
 800513a:	045b      	lsls	r3, r3, #17
 800513c:	69ba      	ldr	r2, [r7, #24]
 800513e:	4313      	orrs	r3, r2
 8005140:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8005142:	687b      	ldr	r3, [r7, #4]
 8005144:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005146:	2b00      	cmp	r3, #0
 8005148:	d009      	beq.n	800515e <HAL_ADC_Init+0x1f2>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 800514a:	687b      	ldr	r3, [r7, #4]
 800514c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800514e:	f403 7278 	and.w	r2, r3, #992	@ 0x3e0
                  | hadc->Init.ExternalTrigConvEdge
 8005152:	687b      	ldr	r3, [r7, #4]
 8005154:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005156:	4313      	orrs	r3, r2
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8005158:	69ba      	ldr	r2, [r7, #24]
 800515a:	4313      	orrs	r3, r2
 800515c:	61bb      	str	r3, [r7, #24]
      /* Update Configuration Register CFGR */
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
    }
#else
    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 800515e:	687b      	ldr	r3, [r7, #4]
 8005160:	681b      	ldr	r3, [r3, #0]
 8005162:	68da      	ldr	r2, [r3, #12]
 8005164:	4b2c      	ldr	r3, [pc, #176]	@ (8005218 <HAL_ADC_Init+0x2ac>)
 8005166:	4013      	ands	r3, r2
 8005168:	687a      	ldr	r2, [r7, #4]
 800516a:	6812      	ldr	r2, [r2, #0]
 800516c:	69b9      	ldr	r1, [r7, #24]
 800516e:	430b      	orrs	r3, r1
 8005170:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - Conversion data management      Init.ConversionDataManagement       */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8005172:	687b      	ldr	r3, [r7, #4]
 8005174:	681b      	ldr	r3, [r3, #0]
 8005176:	4618      	mov	r0, r3
 8005178:	f7ff febc 	bl	8004ef4 <LL_ADC_REG_IsConversionOngoing>
 800517c:	6138      	str	r0, [r7, #16]
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 800517e:	687b      	ldr	r3, [r7, #4]
 8005180:	681b      	ldr	r3, [r3, #0]
 8005182:	4618      	mov	r0, r3
 8005184:	f7ff fede 	bl	8004f44 <LL_ADC_INJ_IsConversionOngoing>
 8005188:	60f8      	str	r0, [r7, #12]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 800518a:	693b      	ldr	r3, [r7, #16]
 800518c:	2b00      	cmp	r3, #0
 800518e:	d15f      	bne.n	8005250 <HAL_ADC_Init+0x2e4>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8005190:	68fb      	ldr	r3, [r7, #12]
 8005192:	2b00      	cmp	r3, #0
 8005194:	d15c      	bne.n	8005250 <HAL_ADC_Init+0x2e4>
                    ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
                    ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.ConversionDataManagement));
      }
#else
      tmpCFGR = (
                  ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8005196:	687b      	ldr	r3, [r7, #4]
 8005198:	7d1b      	ldrb	r3, [r3, #20]
 800519a:	039a      	lsls	r2, r3, #14
                  ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.ConversionDataManagement));
 800519c:	687b      	ldr	r3, [r7, #4]
 800519e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
      tmpCFGR = (
 80051a0:	4313      	orrs	r3, r2
 80051a2:	61bb      	str	r3, [r7, #24]
#endif

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 80051a4:	687b      	ldr	r3, [r7, #4]
 80051a6:	681b      	ldr	r3, [r3, #0]
 80051a8:	68da      	ldr	r2, [r3, #12]
 80051aa:	4b1c      	ldr	r3, [pc, #112]	@ (800521c <HAL_ADC_Init+0x2b0>)
 80051ac:	4013      	ands	r3, r2
 80051ae:	687a      	ldr	r2, [r7, #4]
 80051b0:	6812      	ldr	r2, [r2, #0]
 80051b2:	69b9      	ldr	r1, [r7, #24]
 80051b4:	430b      	orrs	r3, r1
 80051b6:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 80051b8:	687b      	ldr	r3, [r7, #4]
 80051ba:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 80051be:	2b01      	cmp	r3, #1
 80051c0:	d130      	bne.n	8005224 <HAL_ADC_Init+0x2b8>
#endif
        assert_param(IS_ADC_RIGHT_BIT_SHIFT(hadc->Init.Oversampling.RightBitShift));
        assert_param(IS_ADC_TRIGGERED_OVERSAMPLING_MODE(hadc->Init.Oversampling.TriggeredMode));
        assert_param(IS_ADC_REGOVERSAMPLING_MODE(hadc->Init.Oversampling.OversamplingStopReset));

        if ((hadc->Init.ExternalTrigConv == ADC_SOFTWARE_START)
 80051c2:	687b      	ldr	r3, [r7, #4]
 80051c4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80051c6:	2b00      	cmp	r3, #0
        /*  - Oversampling Ratio                                               */
        /*  - Right bit shift                                                  */
        /*  - Left bit shift                                                   */
        /*  - Triggered mode                                                   */
        /*  - Oversampling mode (continued/resumed)                            */
        MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_FIELDS,
 80051c8:	687b      	ldr	r3, [r7, #4]
 80051ca:	681b      	ldr	r3, [r3, #0]
 80051cc:	691a      	ldr	r2, [r3, #16]
 80051ce:	4b14      	ldr	r3, [pc, #80]	@ (8005220 <HAL_ADC_Init+0x2b4>)
 80051d0:	4013      	ands	r3, r2
 80051d2:	687a      	ldr	r2, [r7, #4]
 80051d4:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 80051d6:	3a01      	subs	r2, #1
 80051d8:	0411      	lsls	r1, r2, #16
 80051da:	687a      	ldr	r2, [r7, #4]
 80051dc:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 80051de:	4311      	orrs	r1, r2
 80051e0:	687a      	ldr	r2, [r7, #4]
 80051e2:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 80051e4:	4311      	orrs	r1, r2
 80051e6:	687a      	ldr	r2, [r7, #4]
 80051e8:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 80051ea:	430a      	orrs	r2, r1
 80051ec:	431a      	orrs	r2, r3
 80051ee:	687b      	ldr	r3, [r7, #4]
 80051f0:	681b      	ldr	r3, [r3, #0]
 80051f2:	f042 0201 	orr.w	r2, r2, #1
 80051f6:	611a      	str	r2, [r3, #16]
 80051f8:	e01c      	b.n	8005234 <HAL_ADC_Init+0x2c8>
 80051fa:	bf00      	nop
 80051fc:	2400004c 	.word	0x2400004c
 8005200:	053e2d63 	.word	0x053e2d63
 8005204:	40022000 	.word	0x40022000
 8005208:	40022100 	.word	0x40022100
 800520c:	58026000 	.word	0x58026000
 8005210:	40022300 	.word	0x40022300
 8005214:	58026300 	.word	0x58026300
 8005218:	fff0c003 	.word	0xfff0c003
 800521c:	ffffbffc 	.word	0xffffbffc
 8005220:	fc00f81e 	.word	0xfc00f81e

      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8005224:	687b      	ldr	r3, [r7, #4]
 8005226:	681b      	ldr	r3, [r3, #0]
 8005228:	691a      	ldr	r2, [r3, #16]
 800522a:	687b      	ldr	r3, [r7, #4]
 800522c:	681b      	ldr	r3, [r3, #0]
 800522e:	f022 0201 	bic.w	r2, r2, #1
 8005232:	611a      	str	r2, [r3, #16]
      }

      /* Set the LeftShift parameter: it is applied to the final result with or without oversampling */
      MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_LSHIFT, hadc->Init.LeftBitShift);
 8005234:	687b      	ldr	r3, [r7, #4]
 8005236:	681b      	ldr	r3, [r3, #0]
 8005238:	691b      	ldr	r3, [r3, #16]
 800523a:	f023 4170 	bic.w	r1, r3, #4026531840	@ 0xf0000000
 800523e:	687b      	ldr	r3, [r7, #4]
 8005240:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8005242:	687b      	ldr	r3, [r7, #4]
 8005244:	681b      	ldr	r3, [r3, #0]
 8005246:	430a      	orrs	r2, r1
 8005248:	611a      	str	r2, [r3, #16]
        /* Configure the BOOST Mode */
        ADC_ConfigureBoostMode(hadc);
      }
#else
      /* Configure the BOOST Mode */
      ADC_ConfigureBoostMode(hadc);
 800524a:	6878      	ldr	r0, [r7, #4]
 800524c:	f000 fec6 	bl	8005fdc <ADC_ConfigureBoostMode>
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8005250:	687b      	ldr	r3, [r7, #4]
 8005252:	68db      	ldr	r3, [r3, #12]
 8005254:	2b01      	cmp	r3, #1
 8005256:	d10c      	bne.n	8005272 <HAL_ADC_Init+0x306>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8005258:	687b      	ldr	r3, [r7, #4]
 800525a:	681b      	ldr	r3, [r3, #0]
 800525c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800525e:	f023 010f 	bic.w	r1, r3, #15
 8005262:	687b      	ldr	r3, [r7, #4]
 8005264:	699b      	ldr	r3, [r3, #24]
 8005266:	1e5a      	subs	r2, r3, #1
 8005268:	687b      	ldr	r3, [r7, #4]
 800526a:	681b      	ldr	r3, [r3, #0]
 800526c:	430a      	orrs	r2, r1
 800526e:	631a      	str	r2, [r3, #48]	@ 0x30
 8005270:	e007      	b.n	8005282 <HAL_ADC_Init+0x316>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8005272:	687b      	ldr	r3, [r7, #4]
 8005274:	681b      	ldr	r3, [r3, #0]
 8005276:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005278:	687b      	ldr	r3, [r7, #4]
 800527a:	681b      	ldr	r3, [r3, #0]
 800527c:	f022 020f 	bic.w	r2, r2, #15
 8005280:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8005282:	687b      	ldr	r3, [r7, #4]
 8005284:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005286:	f023 0303 	bic.w	r3, r3, #3
 800528a:	f043 0201 	orr.w	r2, r3, #1
 800528e:	687b      	ldr	r3, [r7, #4]
 8005290:	655a      	str	r2, [r3, #84]	@ 0x54
 8005292:	e007      	b.n	80052a4 <HAL_ADC_Init+0x338>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005294:	687b      	ldr	r3, [r7, #4]
 8005296:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005298:	f043 0210 	orr.w	r2, r3, #16
 800529c:	687b      	ldr	r3, [r7, #4]
 800529e:	655a      	str	r2, [r3, #84]	@ 0x54

    tmp_hal_status = HAL_ERROR;
 80052a0:	2301      	movs	r3, #1
 80052a2:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 80052a4:	7ffb      	ldrb	r3, [r7, #31]
}
 80052a6:	4618      	mov	r0, r3
 80052a8:	3724      	adds	r7, #36	@ 0x24
 80052aa:	46bd      	mov	sp, r7
 80052ac:	bd90      	pop	{r4, r7, pc}
 80052ae:	bf00      	nop

080052b0 <HAL_ADC_Start>:
  *           if ADC is master, ADC is enabled and multimode conversion is started.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 80052b0:	b580      	push	{r7, lr}
 80052b2:	b086      	sub	sp, #24
 80052b4:	af00      	add	r7, sp, #0
 80052b6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80052b8:	687b      	ldr	r3, [r7, #4]
 80052ba:	681b      	ldr	r3, [r3, #0]
 80052bc:	4a5c      	ldr	r2, [pc, #368]	@ (8005430 <HAL_ADC_Start+0x180>)
 80052be:	4293      	cmp	r3, r2
 80052c0:	d004      	beq.n	80052cc <HAL_ADC_Start+0x1c>
 80052c2:	687b      	ldr	r3, [r7, #4]
 80052c4:	681b      	ldr	r3, [r3, #0]
 80052c6:	4a5b      	ldr	r2, [pc, #364]	@ (8005434 <HAL_ADC_Start+0x184>)
 80052c8:	4293      	cmp	r3, r2
 80052ca:	d101      	bne.n	80052d0 <HAL_ADC_Start+0x20>
 80052cc:	4b5a      	ldr	r3, [pc, #360]	@ (8005438 <HAL_ADC_Start+0x188>)
 80052ce:	e000      	b.n	80052d2 <HAL_ADC_Start+0x22>
 80052d0:	4b5a      	ldr	r3, [pc, #360]	@ (800543c <HAL_ADC_Start+0x18c>)
 80052d2:	4618      	mov	r0, r3
 80052d4:	f7ff fd2e 	bl	8004d34 <LL_ADC_GetMultimode>
 80052d8:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80052da:	687b      	ldr	r3, [r7, #4]
 80052dc:	681b      	ldr	r3, [r3, #0]
 80052de:	4618      	mov	r0, r3
 80052e0:	f7ff fe08 	bl	8004ef4 <LL_ADC_REG_IsConversionOngoing>
 80052e4:	4603      	mov	r3, r0
 80052e6:	2b00      	cmp	r3, #0
 80052e8:	f040 809a 	bne.w	8005420 <HAL_ADC_Start+0x170>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 80052ec:	687b      	ldr	r3, [r7, #4]
 80052ee:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 80052f2:	2b01      	cmp	r3, #1
 80052f4:	d101      	bne.n	80052fa <HAL_ADC_Start+0x4a>
 80052f6:	2302      	movs	r3, #2
 80052f8:	e095      	b.n	8005426 <HAL_ADC_Start+0x176>
 80052fa:	687b      	ldr	r3, [r7, #4]
 80052fc:	2201      	movs	r2, #1
 80052fe:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8005302:	6878      	ldr	r0, [r7, #4]
 8005304:	f000 fd80 	bl	8005e08 <ADC_Enable>
 8005308:	4603      	mov	r3, r0
 800530a:	75fb      	strb	r3, [r7, #23]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 800530c:	7dfb      	ldrb	r3, [r7, #23]
 800530e:	2b00      	cmp	r3, #0
 8005310:	f040 8081 	bne.w	8005416 <HAL_ADC_Start+0x166>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8005314:	687b      	ldr	r3, [r7, #4]
 8005316:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8005318:	4b49      	ldr	r3, [pc, #292]	@ (8005440 <HAL_ADC_Start+0x190>)
 800531a:	4013      	ands	r3, r2
 800531c:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8005320:	687b      	ldr	r3, [r7, #4]
 8005322:	655a      	str	r2, [r3, #84]	@ 0x54
                        HAL_ADC_STATE_REG_BUSY);

      /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
        - if ADC instance is master or if multimode feature is not available
        - if multimode setting is disabled (ADC instance slave in independent mode) */
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8005324:	687b      	ldr	r3, [r7, #4]
 8005326:	681b      	ldr	r3, [r3, #0]
 8005328:	4a42      	ldr	r2, [pc, #264]	@ (8005434 <HAL_ADC_Start+0x184>)
 800532a:	4293      	cmp	r3, r2
 800532c:	d002      	beq.n	8005334 <HAL_ADC_Start+0x84>
 800532e:	687b      	ldr	r3, [r7, #4]
 8005330:	681b      	ldr	r3, [r3, #0]
 8005332:	e000      	b.n	8005336 <HAL_ADC_Start+0x86>
 8005334:	4b3e      	ldr	r3, [pc, #248]	@ (8005430 <HAL_ADC_Start+0x180>)
 8005336:	687a      	ldr	r2, [r7, #4]
 8005338:	6812      	ldr	r2, [r2, #0]
 800533a:	4293      	cmp	r3, r2
 800533c:	d002      	beq.n	8005344 <HAL_ADC_Start+0x94>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 800533e:	693b      	ldr	r3, [r7, #16]
 8005340:	2b00      	cmp	r3, #0
 8005342:	d105      	bne.n	8005350 <HAL_ADC_Start+0xa0>
         )
      {
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8005344:	687b      	ldr	r3, [r7, #4]
 8005346:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005348:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 800534c:	687b      	ldr	r3, [r7, #4]
 800534e:	655a      	str	r2, [r3, #84]	@ 0x54
      }

      /* Set ADC error code */
      /* Check if a conversion is on going on ADC group injected */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8005350:	687b      	ldr	r3, [r7, #4]
 8005352:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005354:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8005358:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800535c:	d106      	bne.n	800536c <HAL_ADC_Start+0xbc>
      {
        /* Reset ADC error code fields related to regular conversions only */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 800535e:	687b      	ldr	r3, [r7, #4]
 8005360:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005362:	f023 0206 	bic.w	r2, r3, #6
 8005366:	687b      	ldr	r3, [r7, #4]
 8005368:	659a      	str	r2, [r3, #88]	@ 0x58
 800536a:	e002      	b.n	8005372 <HAL_ADC_Start+0xc2>
      }
      else
      {
        /* Reset all ADC error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 800536c:	687b      	ldr	r3, [r7, #4]
 800536e:	2200      	movs	r2, #0
 8005370:	659a      	str	r2, [r3, #88]	@ 0x58
      }

      /* Clear ADC group regular conversion flag and overrun flag               */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8005372:	687b      	ldr	r3, [r7, #4]
 8005374:	681b      	ldr	r3, [r3, #0]
 8005376:	221c      	movs	r2, #28
 8005378:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 800537a:	687b      	ldr	r3, [r7, #4]
 800537c:	2200      	movs	r2, #0
 800537e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
      /* trigger event.                                                       */
      /* Case of multimode enabled (when multimode feature is available):     */
      /*  - if ADC is slave and dual regular conversions are enabled, ADC is  */
      /*    enabled only (conversion is not started),                         */
      /*  - if ADC is master, ADC is enabled and conversion is started.       */
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8005382:	687b      	ldr	r3, [r7, #4]
 8005384:	681b      	ldr	r3, [r3, #0]
 8005386:	4a2b      	ldr	r2, [pc, #172]	@ (8005434 <HAL_ADC_Start+0x184>)
 8005388:	4293      	cmp	r3, r2
 800538a:	d002      	beq.n	8005392 <HAL_ADC_Start+0xe2>
 800538c:	687b      	ldr	r3, [r7, #4]
 800538e:	681b      	ldr	r3, [r3, #0]
 8005390:	e000      	b.n	8005394 <HAL_ADC_Start+0xe4>
 8005392:	4b27      	ldr	r3, [pc, #156]	@ (8005430 <HAL_ADC_Start+0x180>)
 8005394:	687a      	ldr	r2, [r7, #4]
 8005396:	6812      	ldr	r2, [r2, #0]
 8005398:	4293      	cmp	r3, r2
 800539a:	d008      	beq.n	80053ae <HAL_ADC_Start+0xfe>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 800539c:	693b      	ldr	r3, [r7, #16]
 800539e:	2b00      	cmp	r3, #0
 80053a0:	d005      	beq.n	80053ae <HAL_ADC_Start+0xfe>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 80053a2:	693b      	ldr	r3, [r7, #16]
 80053a4:	2b05      	cmp	r3, #5
 80053a6:	d002      	beq.n	80053ae <HAL_ADC_Start+0xfe>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 80053a8:	693b      	ldr	r3, [r7, #16]
 80053aa:	2b09      	cmp	r3, #9
 80053ac:	d114      	bne.n	80053d8 <HAL_ADC_Start+0x128>
         )
      {
        /* ADC instance is not a multimode slave instance with multimode regular conversions enabled */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != 0UL)
 80053ae:	687b      	ldr	r3, [r7, #4]
 80053b0:	681b      	ldr	r3, [r3, #0]
 80053b2:	68db      	ldr	r3, [r3, #12]
 80053b4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80053b8:	2b00      	cmp	r3, #0
 80053ba:	d007      	beq.n	80053cc <HAL_ADC_Start+0x11c>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 80053bc:	687b      	ldr	r3, [r7, #4]
 80053be:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80053c0:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 80053c4:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 80053c8:	687b      	ldr	r3, [r7, #4]
 80053ca:	655a      	str	r2, [r3, #84]	@ 0x54
        }

        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 80053cc:	687b      	ldr	r3, [r7, #4]
 80053ce:	681b      	ldr	r3, [r3, #0]
 80053d0:	4618      	mov	r0, r3
 80053d2:	f7ff fd67 	bl	8004ea4 <LL_ADC_REG_StartConversion>
 80053d6:	e025      	b.n	8005424 <HAL_ADC_Start+0x174>
      }
      else
      {
        /* ADC instance is a multimode slave instance with multimode regular conversions enabled */
        SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80053d8:	687b      	ldr	r3, [r7, #4]
 80053da:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80053dc:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 80053e0:	687b      	ldr	r3, [r7, #4]
 80053e2:	655a      	str	r2, [r3, #84]	@ 0x54
        /* if Master ADC JAUTO bit is set, update Slave State in setting
           HAL_ADC_STATE_INJ_BUSY bit and in resetting HAL_ADC_STATE_INJ_EOC bit */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 80053e4:	687b      	ldr	r3, [r7, #4]
 80053e6:	681b      	ldr	r3, [r3, #0]
 80053e8:	4a12      	ldr	r2, [pc, #72]	@ (8005434 <HAL_ADC_Start+0x184>)
 80053ea:	4293      	cmp	r3, r2
 80053ec:	d002      	beq.n	80053f4 <HAL_ADC_Start+0x144>
 80053ee:	687b      	ldr	r3, [r7, #4]
 80053f0:	681b      	ldr	r3, [r3, #0]
 80053f2:	e000      	b.n	80053f6 <HAL_ADC_Start+0x146>
 80053f4:	4b0e      	ldr	r3, [pc, #56]	@ (8005430 <HAL_ADC_Start+0x180>)
 80053f6:	60fb      	str	r3, [r7, #12]
        if (READ_BIT(tmpADC_Master->CFGR, ADC_CFGR_JAUTO) != 0UL)
 80053f8:	68fb      	ldr	r3, [r7, #12]
 80053fa:	68db      	ldr	r3, [r3, #12]
 80053fc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005400:	2b00      	cmp	r3, #0
 8005402:	d00f      	beq.n	8005424 <HAL_ADC_Start+0x174>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8005404:	687b      	ldr	r3, [r7, #4]
 8005406:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005408:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 800540c:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8005410:	687b      	ldr	r3, [r7, #4]
 8005412:	655a      	str	r2, [r3, #84]	@ 0x54
 8005414:	e006      	b.n	8005424 <HAL_ADC_Start+0x174>
      }
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8005416:	687b      	ldr	r3, [r7, #4]
 8005418:	2200      	movs	r2, #0
 800541a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
 800541e:	e001      	b.n	8005424 <HAL_ADC_Start+0x174>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8005420:	2302      	movs	r3, #2
 8005422:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 8005424:	7dfb      	ldrb	r3, [r7, #23]
}
 8005426:	4618      	mov	r0, r3
 8005428:	3718      	adds	r7, #24
 800542a:	46bd      	mov	sp, r7
 800542c:	bd80      	pop	{r7, pc}
 800542e:	bf00      	nop
 8005430:	40022000 	.word	0x40022000
 8005434:	40022100 	.word	0x40022100
 8005438:	40022300 	.word	0x40022300
 800543c:	58026300 	.word	0x58026300
 8005440:	fffff0fe 	.word	0xfffff0fe

08005444 <HAL_ADC_Stop>:
  *         should be preliminarily stopped using HAL_ADCEx_InjectedStop function.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef *hadc)
{
 8005444:	b580      	push	{r7, lr}
 8005446:	b084      	sub	sp, #16
 8005448:	af00      	add	r7, sp, #0
 800544a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 800544c:	687b      	ldr	r3, [r7, #4]
 800544e:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8005452:	2b01      	cmp	r3, #1
 8005454:	d101      	bne.n	800545a <HAL_ADC_Stop+0x16>
 8005456:	2302      	movs	r3, #2
 8005458:	e021      	b.n	800549e <HAL_ADC_Stop+0x5a>
 800545a:	687b      	ldr	r3, [r7, #4]
 800545c:	2201      	movs	r2, #1
 800545e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* 1. Stop potential conversion on going, on ADC groups regular and injected */
  tmp_hal_status = ADC_ConversionStop(hadc, ADC_REGULAR_INJECTED_GROUP);
 8005462:	2103      	movs	r1, #3
 8005464:	6878      	ldr	r0, [r7, #4]
 8005466:	f000 fc13 	bl	8005c90 <ADC_ConversionStop>
 800546a:	4603      	mov	r3, r0
 800546c:	73fb      	strb	r3, [r7, #15]

  /* Disable ADC peripheral if conversions are effectively stopped */
  if (tmp_hal_status == HAL_OK)
 800546e:	7bfb      	ldrb	r3, [r7, #15]
 8005470:	2b00      	cmp	r3, #0
 8005472:	d10f      	bne.n	8005494 <HAL_ADC_Stop+0x50>
  {
    /* 2. Disable the ADC peripheral */
    tmp_hal_status = ADC_Disable(hadc);
 8005474:	6878      	ldr	r0, [r7, #4]
 8005476:	f000 fd51 	bl	8005f1c <ADC_Disable>
 800547a:	4603      	mov	r3, r0
 800547c:	73fb      	strb	r3, [r7, #15]

    /* Check if ADC is effectively disabled */
    if (tmp_hal_status == HAL_OK)
 800547e:	7bfb      	ldrb	r3, [r7, #15]
 8005480:	2b00      	cmp	r3, #0
 8005482:	d107      	bne.n	8005494 <HAL_ADC_Stop+0x50>
    {
      /* Set ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8005484:	687b      	ldr	r3, [r7, #4]
 8005486:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8005488:	4b07      	ldr	r3, [pc, #28]	@ (80054a8 <HAL_ADC_Stop+0x64>)
 800548a:	4013      	ands	r3, r2
 800548c:	f043 0201 	orr.w	r2, r3, #1
 8005490:	687b      	ldr	r3, [r7, #4]
 8005492:	655a      	str	r2, [r3, #84]	@ 0x54
                        HAL_ADC_STATE_READY);
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8005494:	687b      	ldr	r3, [r7, #4]
 8005496:	2200      	movs	r2, #0
 8005498:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Return function status */
  return tmp_hal_status;
 800549c:	7bfb      	ldrb	r3, [r7, #15]
}
 800549e:	4618      	mov	r0, r3
 80054a0:	3710      	adds	r7, #16
 80054a2:	46bd      	mov	sp, r7
 80054a4:	bd80      	pop	{r7, pc}
 80054a6:	bf00      	nop
 80054a8:	ffffeefe 	.word	0xffffeefe

080054ac <HAL_ADC_PollForConversion>:
  * @param hadc ADC handle
  * @param Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 80054ac:	b580      	push	{r7, lr}
 80054ae:	b088      	sub	sp, #32
 80054b0:	af00      	add	r7, sp, #0
 80054b2:	6078      	str	r0, [r7, #4]
 80054b4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t tmp_Flag_End;
  uint32_t tmp_cfgr;
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80054b6:	687b      	ldr	r3, [r7, #4]
 80054b8:	681b      	ldr	r3, [r3, #0]
 80054ba:	4a72      	ldr	r2, [pc, #456]	@ (8005684 <HAL_ADC_PollForConversion+0x1d8>)
 80054bc:	4293      	cmp	r3, r2
 80054be:	d004      	beq.n	80054ca <HAL_ADC_PollForConversion+0x1e>
 80054c0:	687b      	ldr	r3, [r7, #4]
 80054c2:	681b      	ldr	r3, [r3, #0]
 80054c4:	4a70      	ldr	r2, [pc, #448]	@ (8005688 <HAL_ADC_PollForConversion+0x1dc>)
 80054c6:	4293      	cmp	r3, r2
 80054c8:	d101      	bne.n	80054ce <HAL_ADC_PollForConversion+0x22>
 80054ca:	4b70      	ldr	r3, [pc, #448]	@ (800568c <HAL_ADC_PollForConversion+0x1e0>)
 80054cc:	e000      	b.n	80054d0 <HAL_ADC_PollForConversion+0x24>
 80054ce:	4b70      	ldr	r3, [pc, #448]	@ (8005690 <HAL_ADC_PollForConversion+0x1e4>)
 80054d0:	4618      	mov	r0, r3
 80054d2:	f7ff fc2f 	bl	8004d34 <LL_ADC_GetMultimode>
 80054d6:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* If end of conversion selected to end of sequence conversions */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 80054d8:	687b      	ldr	r3, [r7, #4]
 80054da:	691b      	ldr	r3, [r3, #16]
 80054dc:	2b08      	cmp	r3, #8
 80054de:	d102      	bne.n	80054e6 <HAL_ADC_PollForConversion+0x3a>
  {
    tmp_Flag_End = ADC_FLAG_EOS;
 80054e0:	2308      	movs	r3, #8
 80054e2:	61fb      	str	r3, [r7, #28]
 80054e4:	e037      	b.n	8005556 <HAL_ADC_PollForConversion+0xaa>
    /* each conversion:                                                       */
    /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
    /* several ranks and polling for end of each conversion.                  */
    /* For code simplicity sake, this particular case is generalized to       */
    /* ADC configured in DMA mode and and polling for end of each conversion. */
    if ((tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80054e6:	697b      	ldr	r3, [r7, #20]
 80054e8:	2b00      	cmp	r3, #0
 80054ea:	d005      	beq.n	80054f8 <HAL_ADC_PollForConversion+0x4c>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 80054ec:	697b      	ldr	r3, [r7, #20]
 80054ee:	2b05      	cmp	r3, #5
 80054f0:	d002      	beq.n	80054f8 <HAL_ADC_PollForConversion+0x4c>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 80054f2:	697b      	ldr	r3, [r7, #20]
 80054f4:	2b09      	cmp	r3, #9
 80054f6:	d111      	bne.n	800551c <HAL_ADC_PollForConversion+0x70>
       )
    {
      /* Check DMNGT bit in handle ADC CFGR register */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMNGT_0) != 0UL)
 80054f8:	687b      	ldr	r3, [r7, #4]
 80054fa:	681b      	ldr	r3, [r3, #0]
 80054fc:	68db      	ldr	r3, [r3, #12]
 80054fe:	f003 0301 	and.w	r3, r3, #1
 8005502:	2b00      	cmp	r3, #0
 8005504:	d007      	beq.n	8005516 <HAL_ADC_PollForConversion+0x6a>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8005506:	687b      	ldr	r3, [r7, #4]
 8005508:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800550a:	f043 0220 	orr.w	r2, r3, #32
 800550e:	687b      	ldr	r3, [r7, #4]
 8005510:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_ERROR;
 8005512:	2301      	movs	r3, #1
 8005514:	e0b1      	b.n	800567a <HAL_ADC_PollForConversion+0x1ce>
      }
      else
      {
        tmp_Flag_End = (ADC_FLAG_EOC);
 8005516:	2304      	movs	r3, #4
 8005518:	61fb      	str	r3, [r7, #28]
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMNGT_0) != 0UL)
 800551a:	e01c      	b.n	8005556 <HAL_ADC_PollForConversion+0xaa>
      }
    }
    else
    {
      /* Check ADC DMA mode in multimode on ADC group regular */
      if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 800551c:	687b      	ldr	r3, [r7, #4]
 800551e:	681b      	ldr	r3, [r3, #0]
 8005520:	4a58      	ldr	r2, [pc, #352]	@ (8005684 <HAL_ADC_PollForConversion+0x1d8>)
 8005522:	4293      	cmp	r3, r2
 8005524:	d004      	beq.n	8005530 <HAL_ADC_PollForConversion+0x84>
 8005526:	687b      	ldr	r3, [r7, #4]
 8005528:	681b      	ldr	r3, [r3, #0]
 800552a:	4a57      	ldr	r2, [pc, #348]	@ (8005688 <HAL_ADC_PollForConversion+0x1dc>)
 800552c:	4293      	cmp	r3, r2
 800552e:	d101      	bne.n	8005534 <HAL_ADC_PollForConversion+0x88>
 8005530:	4b56      	ldr	r3, [pc, #344]	@ (800568c <HAL_ADC_PollForConversion+0x1e0>)
 8005532:	e000      	b.n	8005536 <HAL_ADC_PollForConversion+0x8a>
 8005534:	4b56      	ldr	r3, [pc, #344]	@ (8005690 <HAL_ADC_PollForConversion+0x1e4>)
 8005536:	4618      	mov	r0, r3
 8005538:	f7ff fc0a 	bl	8004d50 <LL_ADC_GetMultiDMATransfer>
 800553c:	4603      	mov	r3, r0
 800553e:	2b00      	cmp	r3, #0
 8005540:	d007      	beq.n	8005552 <HAL_ADC_PollForConversion+0xa6>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8005542:	687b      	ldr	r3, [r7, #4]
 8005544:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005546:	f043 0220 	orr.w	r2, r3, #32
 800554a:	687b      	ldr	r3, [r7, #4]
 800554c:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_ERROR;
 800554e:	2301      	movs	r3, #1
 8005550:	e093      	b.n	800567a <HAL_ADC_PollForConversion+0x1ce>
      }
      else
      {
        tmp_Flag_End = (ADC_FLAG_EOC);
 8005552:	2304      	movs	r3, #4
 8005554:	61fb      	str	r3, [r7, #28]
      }
    }
  }

  /* Get tick count */
  tickstart = HAL_GetTick();
 8005556:	f7ff fa67 	bl	8004a28 <HAL_GetTick>
 800555a:	6138      	str	r0, [r7, #16]

  /* Wait until End of unitary conversion or sequence conversions flag is raised */
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 800555c:	e021      	b.n	80055a2 <HAL_ADC_PollForConversion+0xf6>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 800555e:	683b      	ldr	r3, [r7, #0]
 8005560:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005564:	d01d      	beq.n	80055a2 <HAL_ADC_PollForConversion+0xf6>
    {
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0UL))
 8005566:	f7ff fa5f 	bl	8004a28 <HAL_GetTick>
 800556a:	4602      	mov	r2, r0
 800556c:	693b      	ldr	r3, [r7, #16]
 800556e:	1ad3      	subs	r3, r2, r3
 8005570:	683a      	ldr	r2, [r7, #0]
 8005572:	429a      	cmp	r2, r3
 8005574:	d302      	bcc.n	800557c <HAL_ADC_PollForConversion+0xd0>
 8005576:	683b      	ldr	r3, [r7, #0]
 8005578:	2b00      	cmp	r3, #0
 800557a:	d112      	bne.n	80055a2 <HAL_ADC_PollForConversion+0xf6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 800557c:	687b      	ldr	r3, [r7, #4]
 800557e:	681b      	ldr	r3, [r3, #0]
 8005580:	681a      	ldr	r2, [r3, #0]
 8005582:	69fb      	ldr	r3, [r7, #28]
 8005584:	4013      	ands	r3, r2
 8005586:	2b00      	cmp	r3, #0
 8005588:	d10b      	bne.n	80055a2 <HAL_ADC_PollForConversion+0xf6>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 800558a:	687b      	ldr	r3, [r7, #4]
 800558c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800558e:	f043 0204 	orr.w	r2, r3, #4
 8005592:	687b      	ldr	r3, [r7, #4]
 8005594:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8005596:	687b      	ldr	r3, [r7, #4]
 8005598:	2200      	movs	r2, #0
 800559a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

          return HAL_TIMEOUT;
 800559e:	2303      	movs	r3, #3
 80055a0:	e06b      	b.n	800567a <HAL_ADC_PollForConversion+0x1ce>
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 80055a2:	687b      	ldr	r3, [r7, #4]
 80055a4:	681b      	ldr	r3, [r3, #0]
 80055a6:	681a      	ldr	r2, [r3, #0]
 80055a8:	69fb      	ldr	r3, [r7, #28]
 80055aa:	4013      	ands	r3, r2
 80055ac:	2b00      	cmp	r3, #0
 80055ae:	d0d6      	beq.n	800555e <HAL_ADC_PollForConversion+0xb2>
      }
    }
  }

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80055b0:	687b      	ldr	r3, [r7, #4]
 80055b2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80055b4:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 80055b8:	687b      	ldr	r3, [r7, #4]
 80055ba:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 80055bc:	687b      	ldr	r3, [r7, #4]
 80055be:	681b      	ldr	r3, [r3, #0]
 80055c0:	4618      	mov	r0, r3
 80055c2:	f7ff fb28 	bl	8004c16 <LL_ADC_REG_IsTriggerSourceSWStart>
 80055c6:	4603      	mov	r3, r0
 80055c8:	2b00      	cmp	r3, #0
 80055ca:	d01c      	beq.n	8005606 <HAL_ADC_PollForConversion+0x15a>
      && (hadc->Init.ContinuousConvMode == DISABLE)
 80055cc:	687b      	ldr	r3, [r7, #4]
 80055ce:	7d5b      	ldrb	r3, [r3, #21]
 80055d0:	2b00      	cmp	r3, #0
 80055d2:	d118      	bne.n	8005606 <HAL_ADC_PollForConversion+0x15a>
     )
  {
    /* Check whether end of sequence is reached */
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 80055d4:	687b      	ldr	r3, [r7, #4]
 80055d6:	681b      	ldr	r3, [r3, #0]
 80055d8:	681b      	ldr	r3, [r3, #0]
 80055da:	f003 0308 	and.w	r3, r3, #8
 80055de:	2b08      	cmp	r3, #8
 80055e0:	d111      	bne.n	8005606 <HAL_ADC_PollForConversion+0x15a>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 80055e2:	687b      	ldr	r3, [r7, #4]
 80055e4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80055e6:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80055ea:	687b      	ldr	r3, [r7, #4]
 80055ec:	655a      	str	r2, [r3, #84]	@ 0x54

      if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 80055ee:	687b      	ldr	r3, [r7, #4]
 80055f0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80055f2:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80055f6:	2b00      	cmp	r3, #0
 80055f8:	d105      	bne.n	8005606 <HAL_ADC_PollForConversion+0x15a>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80055fa:	687b      	ldr	r3, [r7, #4]
 80055fc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80055fe:	f043 0201 	orr.w	r2, r3, #1
 8005602:	687b      	ldr	r3, [r7, #4]
 8005604:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Get relevant register CFGR in ADC instance of ADC master or slave        */
  /* in function of multimode state (for devices with multimode               */
  /* available).                                                              */
  if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8005606:	687b      	ldr	r3, [r7, #4]
 8005608:	681b      	ldr	r3, [r3, #0]
 800560a:	4a1f      	ldr	r2, [pc, #124]	@ (8005688 <HAL_ADC_PollForConversion+0x1dc>)
 800560c:	4293      	cmp	r3, r2
 800560e:	d002      	beq.n	8005616 <HAL_ADC_PollForConversion+0x16a>
 8005610:	687b      	ldr	r3, [r7, #4]
 8005612:	681b      	ldr	r3, [r3, #0]
 8005614:	e000      	b.n	8005618 <HAL_ADC_PollForConversion+0x16c>
 8005616:	4b1b      	ldr	r3, [pc, #108]	@ (8005684 <HAL_ADC_PollForConversion+0x1d8>)
 8005618:	687a      	ldr	r2, [r7, #4]
 800561a:	6812      	ldr	r2, [r2, #0]
 800561c:	4293      	cmp	r3, r2
 800561e:	d008      	beq.n	8005632 <HAL_ADC_PollForConversion+0x186>
      || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8005620:	697b      	ldr	r3, [r7, #20]
 8005622:	2b00      	cmp	r3, #0
 8005624:	d005      	beq.n	8005632 <HAL_ADC_PollForConversion+0x186>
      || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8005626:	697b      	ldr	r3, [r7, #20]
 8005628:	2b05      	cmp	r3, #5
 800562a:	d002      	beq.n	8005632 <HAL_ADC_PollForConversion+0x186>
      || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 800562c:	697b      	ldr	r3, [r7, #20]
 800562e:	2b09      	cmp	r3, #9
 8005630:	d104      	bne.n	800563c <HAL_ADC_PollForConversion+0x190>
     )
  {
    /* Retrieve handle ADC CFGR register */
    tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8005632:	687b      	ldr	r3, [r7, #4]
 8005634:	681b      	ldr	r3, [r3, #0]
 8005636:	68db      	ldr	r3, [r3, #12]
 8005638:	61bb      	str	r3, [r7, #24]
 800563a:	e00c      	b.n	8005656 <HAL_ADC_PollForConversion+0x1aa>
  }
  else
  {
    /* Retrieve Master ADC CFGR register */
    tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 800563c:	687b      	ldr	r3, [r7, #4]
 800563e:	681b      	ldr	r3, [r3, #0]
 8005640:	4a11      	ldr	r2, [pc, #68]	@ (8005688 <HAL_ADC_PollForConversion+0x1dc>)
 8005642:	4293      	cmp	r3, r2
 8005644:	d002      	beq.n	800564c <HAL_ADC_PollForConversion+0x1a0>
 8005646:	687b      	ldr	r3, [r7, #4]
 8005648:	681b      	ldr	r3, [r3, #0]
 800564a:	e000      	b.n	800564e <HAL_ADC_PollForConversion+0x1a2>
 800564c:	4b0d      	ldr	r3, [pc, #52]	@ (8005684 <HAL_ADC_PollForConversion+0x1d8>)
 800564e:	60fb      	str	r3, [r7, #12]
    tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 8005650:	68fb      	ldr	r3, [r7, #12]
 8005652:	68db      	ldr	r3, [r3, #12]
 8005654:	61bb      	str	r3, [r7, #24]
  }

  /* Clear polled flag */
  if (tmp_Flag_End == ADC_FLAG_EOS)
 8005656:	69fb      	ldr	r3, [r7, #28]
 8005658:	2b08      	cmp	r3, #8
 800565a:	d104      	bne.n	8005666 <HAL_ADC_PollForConversion+0x1ba>
  {
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOS);
 800565c:	687b      	ldr	r3, [r7, #4]
 800565e:	681b      	ldr	r3, [r3, #0]
 8005660:	2208      	movs	r2, #8
 8005662:	601a      	str	r2, [r3, #0]
 8005664:	e008      	b.n	8005678 <HAL_ADC_PollForConversion+0x1cc>
  else
  {
    /* Clear end of conversion EOC flag of regular group if low power feature */
    /* "LowPowerAutoWait " is disabled, to not interfere with this feature    */
    /* until data register is read using function HAL_ADC_GetValue().         */
    if (READ_BIT(tmp_cfgr, ADC_CFGR_AUTDLY) == 0UL)
 8005666:	69bb      	ldr	r3, [r7, #24]
 8005668:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800566c:	2b00      	cmp	r3, #0
 800566e:	d103      	bne.n	8005678 <HAL_ADC_PollForConversion+0x1cc>
    {
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8005670:	687b      	ldr	r3, [r7, #4]
 8005672:	681b      	ldr	r3, [r3, #0]
 8005674:	220c      	movs	r2, #12
 8005676:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return HAL_OK;
 8005678:	2300      	movs	r3, #0
}
 800567a:	4618      	mov	r0, r3
 800567c:	3720      	adds	r7, #32
 800567e:	46bd      	mov	sp, r7
 8005680:	bd80      	pop	{r7, pc}
 8005682:	bf00      	nop
 8005684:	40022000 	.word	0x40022000
 8005688:	40022100 	.word	0x40022100
 800568c:	40022300 	.word	0x40022300
 8005690:	58026300 	.word	0x58026300

08005694 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(const ADC_HandleTypeDef *hadc)
{
 8005694:	b480      	push	{r7}
 8005696:	b083      	sub	sp, #12
 8005698:	af00      	add	r7, sp, #0
 800569a:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */

  /* Return ADC converted value */
  return hadc->Instance->DR;
 800569c:	687b      	ldr	r3, [r7, #4]
 800569e:	681b      	ldr	r3, [r3, #0]
 80056a0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
}
 80056a2:	4618      	mov	r0, r3
 80056a4:	370c      	adds	r7, #12
 80056a6:	46bd      	mov	sp, r7
 80056a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056ac:	4770      	bx	lr
	...

080056b0 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 80056b0:	b590      	push	{r4, r7, lr}
 80056b2:	b08d      	sub	sp, #52	@ 0x34
 80056b4:	af00      	add	r7, sp, #0
 80056b6:	6078      	str	r0, [r7, #4]
 80056b8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80056ba:	2300      	movs	r3, #0
 80056bc:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0;
 80056c0:	2300      	movs	r3, #0
 80056c2:	60fb      	str	r3, [r7, #12]
  /* if ROVSE is set, the value of the OFFSETy_EN bit in ADCx_OFRy register is
     ignored (considered as reset) */
  assert_param(!((sConfig->OffsetNumber != ADC_OFFSET_NONE) && (hadc->Init.OversamplingMode == ENABLE)));

  /* Verification of channel number */
  if (sConfig->SingleDiff != ADC_DIFFERENTIAL_ENDED)
 80056c4:	683b      	ldr	r3, [r7, #0]
 80056c6:	68db      	ldr	r3, [r3, #12]
 80056c8:	4a65      	ldr	r2, [pc, #404]	@ (8005860 <HAL_ADC_ConfigChannel+0x1b0>)
 80056ca:	4293      	cmp	r3, r2
    }
#endif
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 80056cc:	687b      	ldr	r3, [r7, #4]
 80056ce:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 80056d2:	2b01      	cmp	r3, #1
 80056d4:	d101      	bne.n	80056da <HAL_ADC_ConfigChannel+0x2a>
 80056d6:	2302      	movs	r3, #2
 80056d8:	e2c7      	b.n	8005c6a <HAL_ADC_ConfigChannel+0x5ba>
 80056da:	687b      	ldr	r3, [r7, #4]
 80056dc:	2201      	movs	r2, #1
 80056de:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80056e2:	687b      	ldr	r3, [r7, #4]
 80056e4:	681b      	ldr	r3, [r3, #0]
 80056e6:	4618      	mov	r0, r3
 80056e8:	f7ff fc04 	bl	8004ef4 <LL_ADC_REG_IsConversionOngoing>
 80056ec:	4603      	mov	r3, r0
 80056ee:	2b00      	cmp	r3, #0
 80056f0:	f040 82ac 	bne.w	8005c4c <HAL_ADC_ConfigChannel+0x59c>
  {
    if (!(__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel)))
 80056f4:	683b      	ldr	r3, [r7, #0]
 80056f6:	681b      	ldr	r3, [r3, #0]
 80056f8:	2b00      	cmp	r3, #0
 80056fa:	db2c      	blt.n	8005756 <HAL_ADC_ConfigChannel+0xa6>
        /* ADC channels preselection */
        hadc->Instance->PCSEL_RES0 |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) & 0x1FUL));
      }
#else
      /* ADC channels preselection */
      hadc->Instance->PCSEL |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) & 0x1FUL));
 80056fc:	683b      	ldr	r3, [r7, #0]
 80056fe:	681b      	ldr	r3, [r3, #0]
 8005700:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005704:	2b00      	cmp	r3, #0
 8005706:	d108      	bne.n	800571a <HAL_ADC_ConfigChannel+0x6a>
 8005708:	683b      	ldr	r3, [r7, #0]
 800570a:	681b      	ldr	r3, [r3, #0]
 800570c:	0e9b      	lsrs	r3, r3, #26
 800570e:	f003 031f 	and.w	r3, r3, #31
 8005712:	2201      	movs	r2, #1
 8005714:	fa02 f303 	lsl.w	r3, r2, r3
 8005718:	e016      	b.n	8005748 <HAL_ADC_ConfigChannel+0x98>
 800571a:	683b      	ldr	r3, [r7, #0]
 800571c:	681b      	ldr	r3, [r3, #0]
 800571e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005720:	697b      	ldr	r3, [r7, #20]
 8005722:	fa93 f3a3 	rbit	r3, r3
 8005726:	613b      	str	r3, [r7, #16]
  return result;
 8005728:	693b      	ldr	r3, [r7, #16]
 800572a:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 800572c:	69bb      	ldr	r3, [r7, #24]
 800572e:	2b00      	cmp	r3, #0
 8005730:	d101      	bne.n	8005736 <HAL_ADC_ConfigChannel+0x86>
    return 32U;
 8005732:	2320      	movs	r3, #32
 8005734:	e003      	b.n	800573e <HAL_ADC_ConfigChannel+0x8e>
  return __builtin_clz(value);
 8005736:	69bb      	ldr	r3, [r7, #24]
 8005738:	fab3 f383 	clz	r3, r3
 800573c:	b2db      	uxtb	r3, r3
 800573e:	f003 031f 	and.w	r3, r3, #31
 8005742:	2201      	movs	r2, #1
 8005744:	fa02 f303 	lsl.w	r3, r2, r3
 8005748:	687a      	ldr	r2, [r7, #4]
 800574a:	6812      	ldr	r2, [r2, #0]
 800574c:	69d1      	ldr	r1, [r2, #28]
 800574e:	687a      	ldr	r2, [r7, #4]
 8005750:	6812      	ldr	r2, [r2, #0]
 8005752:	430b      	orrs	r3, r1
 8005754:	61d3      	str	r3, [r2, #28]
#endif /* ADC_VER_V5_V90 */
    }

    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 8005756:	687b      	ldr	r3, [r7, #4]
 8005758:	6818      	ldr	r0, [r3, #0]
 800575a:	683b      	ldr	r3, [r7, #0]
 800575c:	6859      	ldr	r1, [r3, #4]
 800575e:	683b      	ldr	r3, [r7, #0]
 8005760:	681b      	ldr	r3, [r3, #0]
 8005762:	461a      	mov	r2, r3
 8005764:	f7ff fa6a 	bl	8004c3c <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8005768:	687b      	ldr	r3, [r7, #4]
 800576a:	681b      	ldr	r3, [r3, #0]
 800576c:	4618      	mov	r0, r3
 800576e:	f7ff fbc1 	bl	8004ef4 <LL_ADC_REG_IsConversionOngoing>
 8005772:	62b8      	str	r0, [r7, #40]	@ 0x28
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8005774:	687b      	ldr	r3, [r7, #4]
 8005776:	681b      	ldr	r3, [r3, #0]
 8005778:	4618      	mov	r0, r3
 800577a:	f7ff fbe3 	bl	8004f44 <LL_ADC_INJ_IsConversionOngoing>
 800577e:	6278      	str	r0, [r7, #36]	@ 0x24
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8005780:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005782:	2b00      	cmp	r3, #0
 8005784:	f040 80b8 	bne.w	80058f8 <HAL_ADC_ConfigChannel+0x248>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8005788:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800578a:	2b00      	cmp	r3, #0
 800578c:	f040 80b4 	bne.w	80058f8 <HAL_ADC_ConfigChannel+0x248>
       )
    {
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 8005790:	687b      	ldr	r3, [r7, #4]
 8005792:	6818      	ldr	r0, [r3, #0]
 8005794:	683b      	ldr	r3, [r7, #0]
 8005796:	6819      	ldr	r1, [r3, #0]
 8005798:	683b      	ldr	r3, [r7, #0]
 800579a:	689b      	ldr	r3, [r3, #8]
 800579c:	461a      	mov	r2, r3
 800579e:	f7ff fa79 	bl	8004c94 <LL_ADC_SetChannelSamplingTime>
        tmpOffsetShifted = ADC3_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
      }
      else
#endif /* ADC_VER_V5_V90 */
      {
        tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 80057a2:	4b30      	ldr	r3, [pc, #192]	@ (8005864 <HAL_ADC_ConfigChannel+0x1b4>)
 80057a4:	681b      	ldr	r3, [r3, #0]
 80057a6:	f003 4370 	and.w	r3, r3, #4026531840	@ 0xf0000000
 80057aa:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80057ae:	d10b      	bne.n	80057c8 <HAL_ADC_ConfigChannel+0x118>
 80057b0:	683b      	ldr	r3, [r7, #0]
 80057b2:	695a      	ldr	r2, [r3, #20]
 80057b4:	687b      	ldr	r3, [r7, #4]
 80057b6:	681b      	ldr	r3, [r3, #0]
 80057b8:	68db      	ldr	r3, [r3, #12]
 80057ba:	089b      	lsrs	r3, r3, #2
 80057bc:	f003 0307 	and.w	r3, r3, #7
 80057c0:	005b      	lsls	r3, r3, #1
 80057c2:	fa02 f303 	lsl.w	r3, r2, r3
 80057c6:	e01d      	b.n	8005804 <HAL_ADC_ConfigChannel+0x154>
 80057c8:	687b      	ldr	r3, [r7, #4]
 80057ca:	681b      	ldr	r3, [r3, #0]
 80057cc:	68db      	ldr	r3, [r3, #12]
 80057ce:	f003 0310 	and.w	r3, r3, #16
 80057d2:	2b00      	cmp	r3, #0
 80057d4:	d10b      	bne.n	80057ee <HAL_ADC_ConfigChannel+0x13e>
 80057d6:	683b      	ldr	r3, [r7, #0]
 80057d8:	695a      	ldr	r2, [r3, #20]
 80057da:	687b      	ldr	r3, [r7, #4]
 80057dc:	681b      	ldr	r3, [r3, #0]
 80057de:	68db      	ldr	r3, [r3, #12]
 80057e0:	089b      	lsrs	r3, r3, #2
 80057e2:	f003 0307 	and.w	r3, r3, #7
 80057e6:	005b      	lsls	r3, r3, #1
 80057e8:	fa02 f303 	lsl.w	r3, r2, r3
 80057ec:	e00a      	b.n	8005804 <HAL_ADC_ConfigChannel+0x154>
 80057ee:	683b      	ldr	r3, [r7, #0]
 80057f0:	695a      	ldr	r2, [r3, #20]
 80057f2:	687b      	ldr	r3, [r7, #4]
 80057f4:	681b      	ldr	r3, [r3, #0]
 80057f6:	68db      	ldr	r3, [r3, #12]
 80057f8:	089b      	lsrs	r3, r3, #2
 80057fa:	f003 0304 	and.w	r3, r3, #4
 80057fe:	005b      	lsls	r3, r3, #1
 8005800:	fa02 f303 	lsl.w	r3, r2, r3
 8005804:	623b      	str	r3, [r7, #32]
      }

      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 8005806:	683b      	ldr	r3, [r7, #0]
 8005808:	691b      	ldr	r3, [r3, #16]
 800580a:	2b04      	cmp	r3, #4
 800580c:	d02c      	beq.n	8005868 <HAL_ADC_ConfigChannel+0x1b8>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, sConfig->OffsetNumber, sConfig->Channel, tmpOffsetShifted);
 800580e:	687b      	ldr	r3, [r7, #4]
 8005810:	6818      	ldr	r0, [r3, #0]
 8005812:	683b      	ldr	r3, [r7, #0]
 8005814:	6919      	ldr	r1, [r3, #16]
 8005816:	683b      	ldr	r3, [r7, #0]
 8005818:	681a      	ldr	r2, [r3, #0]
 800581a:	6a3b      	ldr	r3, [r7, #32]
 800581c:	f7ff f9a7 	bl	8004b6e <LL_ADC_SetOffset>
        else
#endif /* ADC_VER_V5_V90 */
        {
          assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetSignedSaturation));
          /* Set ADC selected offset signed saturation */
          LL_ADC_SetOffsetSignedSaturation(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetSignedSaturation == ENABLE) ? LL_ADC_OFFSET_SIGNED_SATURATION_ENABLE : LL_ADC_OFFSET_SIGNED_SATURATION_DISABLE);
 8005820:	687b      	ldr	r3, [r7, #4]
 8005822:	6818      	ldr	r0, [r3, #0]
 8005824:	683b      	ldr	r3, [r7, #0]
 8005826:	6919      	ldr	r1, [r3, #16]
 8005828:	683b      	ldr	r3, [r7, #0]
 800582a:	7e5b      	ldrb	r3, [r3, #25]
 800582c:	2b01      	cmp	r3, #1
 800582e:	d102      	bne.n	8005836 <HAL_ADC_ConfigChannel+0x186>
 8005830:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8005834:	e000      	b.n	8005838 <HAL_ADC_ConfigChannel+0x188>
 8005836:	2300      	movs	r3, #0
 8005838:	461a      	mov	r2, r3
 800583a:	f7ff f9d1 	bl	8004be0 <LL_ADC_SetOffsetSignedSaturation>

          assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetRightShift));
          /* Set ADC selected offset right shift */
          LL_ADC_SetDataRightShift(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetRightShift == ENABLE) ? LL_ADC_OFFSET_RSHIFT_ENABLE : LL_ADC_OFFSET_RSHIFT_DISABLE);
 800583e:	687b      	ldr	r3, [r7, #4]
 8005840:	6818      	ldr	r0, [r3, #0]
 8005842:	683b      	ldr	r3, [r7, #0]
 8005844:	6919      	ldr	r1, [r3, #16]
 8005846:	683b      	ldr	r3, [r7, #0]
 8005848:	7e1b      	ldrb	r3, [r3, #24]
 800584a:	2b01      	cmp	r3, #1
 800584c:	d102      	bne.n	8005854 <HAL_ADC_ConfigChannel+0x1a4>
 800584e:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8005852:	e000      	b.n	8005856 <HAL_ADC_ConfigChannel+0x1a6>
 8005854:	2300      	movs	r3, #0
 8005856:	461a      	mov	r2, r3
 8005858:	f7ff f9a9 	bl	8004bae <LL_ADC_SetDataRightShift>
 800585c:	e04c      	b.n	80058f8 <HAL_ADC_ConfigChannel+0x248>
 800585e:	bf00      	nop
 8005860:	47ff0000 	.word	0x47ff0000
 8005864:	5c001000 	.word	0x5c001000
          }
        }
        else
#endif /* ADC_VER_V5_V90 */
        {
          if (((hadc->Instance->OFR1) & ADC_OFR1_OFFSET1_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8005868:	687b      	ldr	r3, [r7, #4]
 800586a:	681b      	ldr	r3, [r3, #0]
 800586c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800586e:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8005872:	683b      	ldr	r3, [r7, #0]
 8005874:	681b      	ldr	r3, [r3, #0]
 8005876:	069b      	lsls	r3, r3, #26
 8005878:	429a      	cmp	r2, r3
 800587a:	d107      	bne.n	800588c <HAL_ADC_ConfigChannel+0x1dc>
          {
            CLEAR_BIT(hadc->Instance->OFR1, ADC_OFR1_SSATE);
 800587c:	687b      	ldr	r3, [r7, #4]
 800587e:	681b      	ldr	r3, [r3, #0]
 8005880:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8005882:	687b      	ldr	r3, [r7, #4]
 8005884:	681b      	ldr	r3, [r3, #0]
 8005886:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 800588a:	661a      	str	r2, [r3, #96]	@ 0x60
          }
          if (((hadc->Instance->OFR2) & ADC_OFR2_OFFSET2_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 800588c:	687b      	ldr	r3, [r7, #4]
 800588e:	681b      	ldr	r3, [r3, #0]
 8005890:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005892:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8005896:	683b      	ldr	r3, [r7, #0]
 8005898:	681b      	ldr	r3, [r3, #0]
 800589a:	069b      	lsls	r3, r3, #26
 800589c:	429a      	cmp	r2, r3
 800589e:	d107      	bne.n	80058b0 <HAL_ADC_ConfigChannel+0x200>
          {
            CLEAR_BIT(hadc->Instance->OFR2, ADC_OFR2_SSATE);
 80058a0:	687b      	ldr	r3, [r7, #4]
 80058a2:	681b      	ldr	r3, [r3, #0]
 80058a4:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 80058a6:	687b      	ldr	r3, [r7, #4]
 80058a8:	681b      	ldr	r3, [r3, #0]
 80058aa:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 80058ae:	665a      	str	r2, [r3, #100]	@ 0x64
          }
          if (((hadc->Instance->OFR3) & ADC_OFR3_OFFSET3_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 80058b0:	687b      	ldr	r3, [r7, #4]
 80058b2:	681b      	ldr	r3, [r3, #0]
 80058b4:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80058b6:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80058ba:	683b      	ldr	r3, [r7, #0]
 80058bc:	681b      	ldr	r3, [r3, #0]
 80058be:	069b      	lsls	r3, r3, #26
 80058c0:	429a      	cmp	r2, r3
 80058c2:	d107      	bne.n	80058d4 <HAL_ADC_ConfigChannel+0x224>
          {
            CLEAR_BIT(hadc->Instance->OFR3, ADC_OFR3_SSATE);
 80058c4:	687b      	ldr	r3, [r7, #4]
 80058c6:	681b      	ldr	r3, [r3, #0]
 80058c8:	6e9a      	ldr	r2, [r3, #104]	@ 0x68
 80058ca:	687b      	ldr	r3, [r7, #4]
 80058cc:	681b      	ldr	r3, [r3, #0]
 80058ce:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 80058d2:	669a      	str	r2, [r3, #104]	@ 0x68
          }
          if (((hadc->Instance->OFR4) & ADC_OFR4_OFFSET4_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 80058d4:	687b      	ldr	r3, [r7, #4]
 80058d6:	681b      	ldr	r3, [r3, #0]
 80058d8:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80058da:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80058de:	683b      	ldr	r3, [r7, #0]
 80058e0:	681b      	ldr	r3, [r3, #0]
 80058e2:	069b      	lsls	r3, r3, #26
 80058e4:	429a      	cmp	r2, r3
 80058e6:	d107      	bne.n	80058f8 <HAL_ADC_ConfigChannel+0x248>
          {
            CLEAR_BIT(hadc->Instance->OFR4, ADC_OFR4_SSATE);
 80058e8:	687b      	ldr	r3, [r7, #4]
 80058ea:	681b      	ldr	r3, [r3, #0]
 80058ec:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 80058ee:	687b      	ldr	r3, [r7, #4]
 80058f0:	681b      	ldr	r3, [r3, #0]
 80058f2:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 80058f6:	66da      	str	r2, [r3, #108]	@ 0x6c

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    /*  - Internal measurement channels: Vbat/VrefInt/TempSensor                */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80058f8:	687b      	ldr	r3, [r7, #4]
 80058fa:	681b      	ldr	r3, [r3, #0]
 80058fc:	4618      	mov	r0, r3
 80058fe:	f7ff faab 	bl	8004e58 <LL_ADC_IsEnabled>
 8005902:	4603      	mov	r3, r0
 8005904:	2b00      	cmp	r3, #0
 8005906:	f040 81aa 	bne.w	8005c5e <HAL_ADC_ConfigChannel+0x5ae>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 800590a:	687b      	ldr	r3, [r7, #4]
 800590c:	6818      	ldr	r0, [r3, #0]
 800590e:	683b      	ldr	r3, [r7, #0]
 8005910:	6819      	ldr	r1, [r3, #0]
 8005912:	683b      	ldr	r3, [r7, #0]
 8005914:	68db      	ldr	r3, [r3, #12]
 8005916:	461a      	mov	r2, r3
 8005918:	f7ff f9e8 	bl	8004cec <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 800591c:	683b      	ldr	r3, [r7, #0]
 800591e:	68db      	ldr	r3, [r3, #12]
 8005920:	4a87      	ldr	r2, [pc, #540]	@ (8005b40 <HAL_ADC_ConfigChannel+0x490>)
 8005922:	4293      	cmp	r3, r2
 8005924:	f040 809a 	bne.w	8005a5c <HAL_ADC_ConfigChannel+0x3ac>
      {
        /* Set ADC channel preselection of corresponding negative channel */
        LL_ADC_SetChannelPreselection(hadc->Instance, ADC_CHANNEL_DIFF_NEG_INPUT(hadc, sConfig->Channel));
 8005928:	687b      	ldr	r3, [r7, #4]
 800592a:	681a      	ldr	r2, [r3, #0]
 800592c:	687b      	ldr	r3, [r7, #4]
 800592e:	681b      	ldr	r3, [r3, #0]
 8005930:	4984      	ldr	r1, [pc, #528]	@ (8005b44 <HAL_ADC_ConfigChannel+0x494>)
 8005932:	428b      	cmp	r3, r1
 8005934:	d147      	bne.n	80059c6 <HAL_ADC_ConfigChannel+0x316>
 8005936:	683b      	ldr	r3, [r7, #0]
 8005938:	681b      	ldr	r3, [r3, #0]
 800593a:	4983      	ldr	r1, [pc, #524]	@ (8005b48 <HAL_ADC_ConfigChannel+0x498>)
 800593c:	428b      	cmp	r3, r1
 800593e:	d040      	beq.n	80059c2 <HAL_ADC_ConfigChannel+0x312>
 8005940:	683b      	ldr	r3, [r7, #0]
 8005942:	681b      	ldr	r3, [r3, #0]
 8005944:	4981      	ldr	r1, [pc, #516]	@ (8005b4c <HAL_ADC_ConfigChannel+0x49c>)
 8005946:	428b      	cmp	r3, r1
 8005948:	d039      	beq.n	80059be <HAL_ADC_ConfigChannel+0x30e>
 800594a:	683b      	ldr	r3, [r7, #0]
 800594c:	681b      	ldr	r3, [r3, #0]
 800594e:	4980      	ldr	r1, [pc, #512]	@ (8005b50 <HAL_ADC_ConfigChannel+0x4a0>)
 8005950:	428b      	cmp	r3, r1
 8005952:	d032      	beq.n	80059ba <HAL_ADC_ConfigChannel+0x30a>
 8005954:	683b      	ldr	r3, [r7, #0]
 8005956:	681b      	ldr	r3, [r3, #0]
 8005958:	497e      	ldr	r1, [pc, #504]	@ (8005b54 <HAL_ADC_ConfigChannel+0x4a4>)
 800595a:	428b      	cmp	r3, r1
 800595c:	d02b      	beq.n	80059b6 <HAL_ADC_ConfigChannel+0x306>
 800595e:	683b      	ldr	r3, [r7, #0]
 8005960:	681b      	ldr	r3, [r3, #0]
 8005962:	497d      	ldr	r1, [pc, #500]	@ (8005b58 <HAL_ADC_ConfigChannel+0x4a8>)
 8005964:	428b      	cmp	r3, r1
 8005966:	d024      	beq.n	80059b2 <HAL_ADC_ConfigChannel+0x302>
 8005968:	683b      	ldr	r3, [r7, #0]
 800596a:	681b      	ldr	r3, [r3, #0]
 800596c:	497b      	ldr	r1, [pc, #492]	@ (8005b5c <HAL_ADC_ConfigChannel+0x4ac>)
 800596e:	428b      	cmp	r3, r1
 8005970:	d01d      	beq.n	80059ae <HAL_ADC_ConfigChannel+0x2fe>
 8005972:	683b      	ldr	r3, [r7, #0]
 8005974:	681b      	ldr	r3, [r3, #0]
 8005976:	497a      	ldr	r1, [pc, #488]	@ (8005b60 <HAL_ADC_ConfigChannel+0x4b0>)
 8005978:	428b      	cmp	r3, r1
 800597a:	d016      	beq.n	80059aa <HAL_ADC_ConfigChannel+0x2fa>
 800597c:	683b      	ldr	r3, [r7, #0]
 800597e:	681b      	ldr	r3, [r3, #0]
 8005980:	4978      	ldr	r1, [pc, #480]	@ (8005b64 <HAL_ADC_ConfigChannel+0x4b4>)
 8005982:	428b      	cmp	r3, r1
 8005984:	d00f      	beq.n	80059a6 <HAL_ADC_ConfigChannel+0x2f6>
 8005986:	683b      	ldr	r3, [r7, #0]
 8005988:	681b      	ldr	r3, [r3, #0]
 800598a:	4977      	ldr	r1, [pc, #476]	@ (8005b68 <HAL_ADC_ConfigChannel+0x4b8>)
 800598c:	428b      	cmp	r3, r1
 800598e:	d008      	beq.n	80059a2 <HAL_ADC_ConfigChannel+0x2f2>
 8005990:	683b      	ldr	r3, [r7, #0]
 8005992:	681b      	ldr	r3, [r3, #0]
 8005994:	4975      	ldr	r1, [pc, #468]	@ (8005b6c <HAL_ADC_ConfigChannel+0x4bc>)
 8005996:	428b      	cmp	r3, r1
 8005998:	d101      	bne.n	800599e <HAL_ADC_ConfigChannel+0x2ee>
 800599a:	4b75      	ldr	r3, [pc, #468]	@ (8005b70 <HAL_ADC_ConfigChannel+0x4c0>)
 800599c:	e05a      	b.n	8005a54 <HAL_ADC_ConfigChannel+0x3a4>
 800599e:	2300      	movs	r3, #0
 80059a0:	e058      	b.n	8005a54 <HAL_ADC_ConfigChannel+0x3a4>
 80059a2:	4b74      	ldr	r3, [pc, #464]	@ (8005b74 <HAL_ADC_ConfigChannel+0x4c4>)
 80059a4:	e056      	b.n	8005a54 <HAL_ADC_ConfigChannel+0x3a4>
 80059a6:	4b74      	ldr	r3, [pc, #464]	@ (8005b78 <HAL_ADC_ConfigChannel+0x4c8>)
 80059a8:	e054      	b.n	8005a54 <HAL_ADC_ConfigChannel+0x3a4>
 80059aa:	4b6e      	ldr	r3, [pc, #440]	@ (8005b64 <HAL_ADC_ConfigChannel+0x4b4>)
 80059ac:	e052      	b.n	8005a54 <HAL_ADC_ConfigChannel+0x3a4>
 80059ae:	4b6c      	ldr	r3, [pc, #432]	@ (8005b60 <HAL_ADC_ConfigChannel+0x4b0>)
 80059b0:	e050      	b.n	8005a54 <HAL_ADC_ConfigChannel+0x3a4>
 80059b2:	4b72      	ldr	r3, [pc, #456]	@ (8005b7c <HAL_ADC_ConfigChannel+0x4cc>)
 80059b4:	e04e      	b.n	8005a54 <HAL_ADC_ConfigChannel+0x3a4>
 80059b6:	4b72      	ldr	r3, [pc, #456]	@ (8005b80 <HAL_ADC_ConfigChannel+0x4d0>)
 80059b8:	e04c      	b.n	8005a54 <HAL_ADC_ConfigChannel+0x3a4>
 80059ba:	4b72      	ldr	r3, [pc, #456]	@ (8005b84 <HAL_ADC_ConfigChannel+0x4d4>)
 80059bc:	e04a      	b.n	8005a54 <HAL_ADC_ConfigChannel+0x3a4>
 80059be:	4b72      	ldr	r3, [pc, #456]	@ (8005b88 <HAL_ADC_ConfigChannel+0x4d8>)
 80059c0:	e048      	b.n	8005a54 <HAL_ADC_ConfigChannel+0x3a4>
 80059c2:	2301      	movs	r3, #1
 80059c4:	e046      	b.n	8005a54 <HAL_ADC_ConfigChannel+0x3a4>
 80059c6:	687b      	ldr	r3, [r7, #4]
 80059c8:	681b      	ldr	r3, [r3, #0]
 80059ca:	4970      	ldr	r1, [pc, #448]	@ (8005b8c <HAL_ADC_ConfigChannel+0x4dc>)
 80059cc:	428b      	cmp	r3, r1
 80059ce:	d140      	bne.n	8005a52 <HAL_ADC_ConfigChannel+0x3a2>
 80059d0:	683b      	ldr	r3, [r7, #0]
 80059d2:	681b      	ldr	r3, [r3, #0]
 80059d4:	495c      	ldr	r1, [pc, #368]	@ (8005b48 <HAL_ADC_ConfigChannel+0x498>)
 80059d6:	428b      	cmp	r3, r1
 80059d8:	d039      	beq.n	8005a4e <HAL_ADC_ConfigChannel+0x39e>
 80059da:	683b      	ldr	r3, [r7, #0]
 80059dc:	681b      	ldr	r3, [r3, #0]
 80059de:	495b      	ldr	r1, [pc, #364]	@ (8005b4c <HAL_ADC_ConfigChannel+0x49c>)
 80059e0:	428b      	cmp	r3, r1
 80059e2:	d032      	beq.n	8005a4a <HAL_ADC_ConfigChannel+0x39a>
 80059e4:	683b      	ldr	r3, [r7, #0]
 80059e6:	681b      	ldr	r3, [r3, #0]
 80059e8:	4959      	ldr	r1, [pc, #356]	@ (8005b50 <HAL_ADC_ConfigChannel+0x4a0>)
 80059ea:	428b      	cmp	r3, r1
 80059ec:	d02b      	beq.n	8005a46 <HAL_ADC_ConfigChannel+0x396>
 80059ee:	683b      	ldr	r3, [r7, #0]
 80059f0:	681b      	ldr	r3, [r3, #0]
 80059f2:	4958      	ldr	r1, [pc, #352]	@ (8005b54 <HAL_ADC_ConfigChannel+0x4a4>)
 80059f4:	428b      	cmp	r3, r1
 80059f6:	d024      	beq.n	8005a42 <HAL_ADC_ConfigChannel+0x392>
 80059f8:	683b      	ldr	r3, [r7, #0]
 80059fa:	681b      	ldr	r3, [r3, #0]
 80059fc:	4956      	ldr	r1, [pc, #344]	@ (8005b58 <HAL_ADC_ConfigChannel+0x4a8>)
 80059fe:	428b      	cmp	r3, r1
 8005a00:	d01d      	beq.n	8005a3e <HAL_ADC_ConfigChannel+0x38e>
 8005a02:	683b      	ldr	r3, [r7, #0]
 8005a04:	681b      	ldr	r3, [r3, #0]
 8005a06:	4955      	ldr	r1, [pc, #340]	@ (8005b5c <HAL_ADC_ConfigChannel+0x4ac>)
 8005a08:	428b      	cmp	r3, r1
 8005a0a:	d016      	beq.n	8005a3a <HAL_ADC_ConfigChannel+0x38a>
 8005a0c:	683b      	ldr	r3, [r7, #0]
 8005a0e:	681b      	ldr	r3, [r3, #0]
 8005a10:	4953      	ldr	r1, [pc, #332]	@ (8005b60 <HAL_ADC_ConfigChannel+0x4b0>)
 8005a12:	428b      	cmp	r3, r1
 8005a14:	d00f      	beq.n	8005a36 <HAL_ADC_ConfigChannel+0x386>
 8005a16:	683b      	ldr	r3, [r7, #0]
 8005a18:	681b      	ldr	r3, [r3, #0]
 8005a1a:	4952      	ldr	r1, [pc, #328]	@ (8005b64 <HAL_ADC_ConfigChannel+0x4b4>)
 8005a1c:	428b      	cmp	r3, r1
 8005a1e:	d008      	beq.n	8005a32 <HAL_ADC_ConfigChannel+0x382>
 8005a20:	683b      	ldr	r3, [r7, #0]
 8005a22:	681b      	ldr	r3, [r3, #0]
 8005a24:	4951      	ldr	r1, [pc, #324]	@ (8005b6c <HAL_ADC_ConfigChannel+0x4bc>)
 8005a26:	428b      	cmp	r3, r1
 8005a28:	d101      	bne.n	8005a2e <HAL_ADC_ConfigChannel+0x37e>
 8005a2a:	4b51      	ldr	r3, [pc, #324]	@ (8005b70 <HAL_ADC_ConfigChannel+0x4c0>)
 8005a2c:	e012      	b.n	8005a54 <HAL_ADC_ConfigChannel+0x3a4>
 8005a2e:	2300      	movs	r3, #0
 8005a30:	e010      	b.n	8005a54 <HAL_ADC_ConfigChannel+0x3a4>
 8005a32:	4b51      	ldr	r3, [pc, #324]	@ (8005b78 <HAL_ADC_ConfigChannel+0x4c8>)
 8005a34:	e00e      	b.n	8005a54 <HAL_ADC_ConfigChannel+0x3a4>
 8005a36:	4b4b      	ldr	r3, [pc, #300]	@ (8005b64 <HAL_ADC_ConfigChannel+0x4b4>)
 8005a38:	e00c      	b.n	8005a54 <HAL_ADC_ConfigChannel+0x3a4>
 8005a3a:	4b49      	ldr	r3, [pc, #292]	@ (8005b60 <HAL_ADC_ConfigChannel+0x4b0>)
 8005a3c:	e00a      	b.n	8005a54 <HAL_ADC_ConfigChannel+0x3a4>
 8005a3e:	4b4f      	ldr	r3, [pc, #316]	@ (8005b7c <HAL_ADC_ConfigChannel+0x4cc>)
 8005a40:	e008      	b.n	8005a54 <HAL_ADC_ConfigChannel+0x3a4>
 8005a42:	4b4f      	ldr	r3, [pc, #316]	@ (8005b80 <HAL_ADC_ConfigChannel+0x4d0>)
 8005a44:	e006      	b.n	8005a54 <HAL_ADC_ConfigChannel+0x3a4>
 8005a46:	4b4f      	ldr	r3, [pc, #316]	@ (8005b84 <HAL_ADC_ConfigChannel+0x4d4>)
 8005a48:	e004      	b.n	8005a54 <HAL_ADC_ConfigChannel+0x3a4>
 8005a4a:	4b4f      	ldr	r3, [pc, #316]	@ (8005b88 <HAL_ADC_ConfigChannel+0x4d8>)
 8005a4c:	e002      	b.n	8005a54 <HAL_ADC_ConfigChannel+0x3a4>
 8005a4e:	2301      	movs	r3, #1
 8005a50:	e000      	b.n	8005a54 <HAL_ADC_ConfigChannel+0x3a4>
 8005a52:	2300      	movs	r3, #0
 8005a54:	4619      	mov	r1, r3
 8005a56:	4610      	mov	r0, r2
 8005a58:	f7ff f856 	bl	8004b08 <LL_ADC_SetChannelPreselection>
      /* If internal channel selected, enable dedicated internal buffers and    */
      /* paths.                                                                 */
      /* Note: these internal measurement paths can be disabled using           */
      /* HAL_ADC_DeInit().                                                      */

      if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8005a5c:	683b      	ldr	r3, [r7, #0]
 8005a5e:	681b      	ldr	r3, [r3, #0]
 8005a60:	2b00      	cmp	r3, #0
 8005a62:	f280 80fc 	bge.w	8005c5e <HAL_ADC_ConfigChannel+0x5ae>
      {
        /* Configuration of common ADC parameters                                 */

        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8005a66:	687b      	ldr	r3, [r7, #4]
 8005a68:	681b      	ldr	r3, [r3, #0]
 8005a6a:	4a36      	ldr	r2, [pc, #216]	@ (8005b44 <HAL_ADC_ConfigChannel+0x494>)
 8005a6c:	4293      	cmp	r3, r2
 8005a6e:	d004      	beq.n	8005a7a <HAL_ADC_ConfigChannel+0x3ca>
 8005a70:	687b      	ldr	r3, [r7, #4]
 8005a72:	681b      	ldr	r3, [r3, #0]
 8005a74:	4a45      	ldr	r2, [pc, #276]	@ (8005b8c <HAL_ADC_ConfigChannel+0x4dc>)
 8005a76:	4293      	cmp	r3, r2
 8005a78:	d101      	bne.n	8005a7e <HAL_ADC_ConfigChannel+0x3ce>
 8005a7a:	4b45      	ldr	r3, [pc, #276]	@ (8005b90 <HAL_ADC_ConfigChannel+0x4e0>)
 8005a7c:	e000      	b.n	8005a80 <HAL_ADC_ConfigChannel+0x3d0>
 8005a7e:	4b45      	ldr	r3, [pc, #276]	@ (8005b94 <HAL_ADC_ConfigChannel+0x4e4>)
 8005a80:	4618      	mov	r0, r3
 8005a82:	f7ff f833 	bl	8004aec <LL_ADC_GetCommonPathInternalCh>
 8005a86:	61f8      	str	r0, [r7, #28]

        /* Software is allowed to change common parameters only when all ADCs   */
        /* of the common group are disabled.                                    */
        if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8005a88:	687b      	ldr	r3, [r7, #4]
 8005a8a:	681b      	ldr	r3, [r3, #0]
 8005a8c:	4a2d      	ldr	r2, [pc, #180]	@ (8005b44 <HAL_ADC_ConfigChannel+0x494>)
 8005a8e:	4293      	cmp	r3, r2
 8005a90:	d004      	beq.n	8005a9c <HAL_ADC_ConfigChannel+0x3ec>
 8005a92:	687b      	ldr	r3, [r7, #4]
 8005a94:	681b      	ldr	r3, [r3, #0]
 8005a96:	4a3d      	ldr	r2, [pc, #244]	@ (8005b8c <HAL_ADC_ConfigChannel+0x4dc>)
 8005a98:	4293      	cmp	r3, r2
 8005a9a:	d10e      	bne.n	8005aba <HAL_ADC_ConfigChannel+0x40a>
 8005a9c:	4829      	ldr	r0, [pc, #164]	@ (8005b44 <HAL_ADC_ConfigChannel+0x494>)
 8005a9e:	f7ff f9db 	bl	8004e58 <LL_ADC_IsEnabled>
 8005aa2:	4604      	mov	r4, r0
 8005aa4:	4839      	ldr	r0, [pc, #228]	@ (8005b8c <HAL_ADC_ConfigChannel+0x4dc>)
 8005aa6:	f7ff f9d7 	bl	8004e58 <LL_ADC_IsEnabled>
 8005aaa:	4603      	mov	r3, r0
 8005aac:	4323      	orrs	r3, r4
 8005aae:	2b00      	cmp	r3, #0
 8005ab0:	bf0c      	ite	eq
 8005ab2:	2301      	moveq	r3, #1
 8005ab4:	2300      	movne	r3, #0
 8005ab6:	b2db      	uxtb	r3, r3
 8005ab8:	e008      	b.n	8005acc <HAL_ADC_ConfigChannel+0x41c>
 8005aba:	4837      	ldr	r0, [pc, #220]	@ (8005b98 <HAL_ADC_ConfigChannel+0x4e8>)
 8005abc:	f7ff f9cc 	bl	8004e58 <LL_ADC_IsEnabled>
 8005ac0:	4603      	mov	r3, r0
 8005ac2:	2b00      	cmp	r3, #0
 8005ac4:	bf0c      	ite	eq
 8005ac6:	2301      	moveq	r3, #1
 8005ac8:	2300      	movne	r3, #0
 8005aca:	b2db      	uxtb	r3, r3
 8005acc:	2b00      	cmp	r3, #0
 8005ace:	f000 80b3 	beq.w	8005c38 <HAL_ADC_ConfigChannel+0x588>
        {
          /* If the requested internal measurement path has already been enabled, */
          /* bypass the configuration processing.                                 */
          if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8005ad2:	683b      	ldr	r3, [r7, #0]
 8005ad4:	681b      	ldr	r3, [r3, #0]
 8005ad6:	4a31      	ldr	r2, [pc, #196]	@ (8005b9c <HAL_ADC_ConfigChannel+0x4ec>)
 8005ad8:	4293      	cmp	r3, r2
 8005ada:	d165      	bne.n	8005ba8 <HAL_ADC_ConfigChannel+0x4f8>
 8005adc:	69fb      	ldr	r3, [r7, #28]
 8005ade:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8005ae2:	2b00      	cmp	r3, #0
 8005ae4:	d160      	bne.n	8005ba8 <HAL_ADC_ConfigChannel+0x4f8>
          {
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8005ae6:	687b      	ldr	r3, [r7, #4]
 8005ae8:	681b      	ldr	r3, [r3, #0]
 8005aea:	4a2b      	ldr	r2, [pc, #172]	@ (8005b98 <HAL_ADC_ConfigChannel+0x4e8>)
 8005aec:	4293      	cmp	r3, r2
 8005aee:	f040 80b6 	bne.w	8005c5e <HAL_ADC_ConfigChannel+0x5ae>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_TEMPSENSOR | tmp_config_internal_channel);
 8005af2:	687b      	ldr	r3, [r7, #4]
 8005af4:	681b      	ldr	r3, [r3, #0]
 8005af6:	4a13      	ldr	r2, [pc, #76]	@ (8005b44 <HAL_ADC_ConfigChannel+0x494>)
 8005af8:	4293      	cmp	r3, r2
 8005afa:	d004      	beq.n	8005b06 <HAL_ADC_ConfigChannel+0x456>
 8005afc:	687b      	ldr	r3, [r7, #4]
 8005afe:	681b      	ldr	r3, [r3, #0]
 8005b00:	4a22      	ldr	r2, [pc, #136]	@ (8005b8c <HAL_ADC_ConfigChannel+0x4dc>)
 8005b02:	4293      	cmp	r3, r2
 8005b04:	d101      	bne.n	8005b0a <HAL_ADC_ConfigChannel+0x45a>
 8005b06:	4a22      	ldr	r2, [pc, #136]	@ (8005b90 <HAL_ADC_ConfigChannel+0x4e0>)
 8005b08:	e000      	b.n	8005b0c <HAL_ADC_ConfigChannel+0x45c>
 8005b0a:	4a22      	ldr	r2, [pc, #136]	@ (8005b94 <HAL_ADC_ConfigChannel+0x4e4>)
 8005b0c:	69fb      	ldr	r3, [r7, #28]
 8005b0e:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8005b12:	4619      	mov	r1, r3
 8005b14:	4610      	mov	r0, r2
 8005b16:	f7fe ffd6 	bl	8004ac6 <LL_ADC_SetCommonPathInternalCh>
              /* Delay for temperature sensor stabilization time */
              /* Wait loop initialization and execution */
              /* Note: Variable divided by 2 to compensate partially              */
              /*       CPU processing cycles, scaling in us split to not          */
              /*       exceed 32 bits register capacity and handle low frequency. */
              wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8005b1a:	4b21      	ldr	r3, [pc, #132]	@ (8005ba0 <HAL_ADC_ConfigChannel+0x4f0>)
 8005b1c:	681b      	ldr	r3, [r3, #0]
 8005b1e:	099b      	lsrs	r3, r3, #6
 8005b20:	4a20      	ldr	r2, [pc, #128]	@ (8005ba4 <HAL_ADC_ConfigChannel+0x4f4>)
 8005b22:	fba2 2303 	umull	r2, r3, r2, r3
 8005b26:	099b      	lsrs	r3, r3, #6
 8005b28:	3301      	adds	r3, #1
 8005b2a:	005b      	lsls	r3, r3, #1
 8005b2c:	60fb      	str	r3, [r7, #12]
              while (wait_loop_index != 0UL)
 8005b2e:	e002      	b.n	8005b36 <HAL_ADC_ConfigChannel+0x486>
              {
                wait_loop_index--;
 8005b30:	68fb      	ldr	r3, [r7, #12]
 8005b32:	3b01      	subs	r3, #1
 8005b34:	60fb      	str	r3, [r7, #12]
              while (wait_loop_index != 0UL)
 8005b36:	68fb      	ldr	r3, [r7, #12]
 8005b38:	2b00      	cmp	r3, #0
 8005b3a:	d1f9      	bne.n	8005b30 <HAL_ADC_ConfigChannel+0x480>
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8005b3c:	e08f      	b.n	8005c5e <HAL_ADC_ConfigChannel+0x5ae>
 8005b3e:	bf00      	nop
 8005b40:	47ff0000 	.word	0x47ff0000
 8005b44:	40022000 	.word	0x40022000
 8005b48:	04300002 	.word	0x04300002
 8005b4c:	08600004 	.word	0x08600004
 8005b50:	0c900008 	.word	0x0c900008
 8005b54:	10c00010 	.word	0x10c00010
 8005b58:	14f00020 	.word	0x14f00020
 8005b5c:	2a000400 	.word	0x2a000400
 8005b60:	2e300800 	.word	0x2e300800
 8005b64:	32601000 	.word	0x32601000
 8005b68:	43210000 	.word	0x43210000
 8005b6c:	4b840000 	.word	0x4b840000
 8005b70:	4fb80000 	.word	0x4fb80000
 8005b74:	47520000 	.word	0x47520000
 8005b78:	36902000 	.word	0x36902000
 8005b7c:	25b00200 	.word	0x25b00200
 8005b80:	21800100 	.word	0x21800100
 8005b84:	1d500080 	.word	0x1d500080
 8005b88:	19200040 	.word	0x19200040
 8005b8c:	40022100 	.word	0x40022100
 8005b90:	40022300 	.word	0x40022300
 8005b94:	58026300 	.word	0x58026300
 8005b98:	58026000 	.word	0x58026000
 8005b9c:	cb840000 	.word	0xcb840000
 8005ba0:	2400004c 	.word	0x2400004c
 8005ba4:	053e2d63 	.word	0x053e2d63
              }
            }
          }
          else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8005ba8:	683b      	ldr	r3, [r7, #0]
 8005baa:	681b      	ldr	r3, [r3, #0]
 8005bac:	4a31      	ldr	r2, [pc, #196]	@ (8005c74 <HAL_ADC_ConfigChannel+0x5c4>)
 8005bae:	4293      	cmp	r3, r2
 8005bb0:	d11e      	bne.n	8005bf0 <HAL_ADC_ConfigChannel+0x540>
 8005bb2:	69fb      	ldr	r3, [r7, #28]
 8005bb4:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8005bb8:	2b00      	cmp	r3, #0
 8005bba:	d119      	bne.n	8005bf0 <HAL_ADC_ConfigChannel+0x540>
          {
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8005bbc:	687b      	ldr	r3, [r7, #4]
 8005bbe:	681b      	ldr	r3, [r3, #0]
 8005bc0:	4a2d      	ldr	r2, [pc, #180]	@ (8005c78 <HAL_ADC_ConfigChannel+0x5c8>)
 8005bc2:	4293      	cmp	r3, r2
 8005bc4:	d14b      	bne.n	8005c5e <HAL_ADC_ConfigChannel+0x5ae>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
 8005bc6:	687b      	ldr	r3, [r7, #4]
 8005bc8:	681b      	ldr	r3, [r3, #0]
 8005bca:	4a2c      	ldr	r2, [pc, #176]	@ (8005c7c <HAL_ADC_ConfigChannel+0x5cc>)
 8005bcc:	4293      	cmp	r3, r2
 8005bce:	d004      	beq.n	8005bda <HAL_ADC_ConfigChannel+0x52a>
 8005bd0:	687b      	ldr	r3, [r7, #4]
 8005bd2:	681b      	ldr	r3, [r3, #0]
 8005bd4:	4a2a      	ldr	r2, [pc, #168]	@ (8005c80 <HAL_ADC_ConfigChannel+0x5d0>)
 8005bd6:	4293      	cmp	r3, r2
 8005bd8:	d101      	bne.n	8005bde <HAL_ADC_ConfigChannel+0x52e>
 8005bda:	4a2a      	ldr	r2, [pc, #168]	@ (8005c84 <HAL_ADC_ConfigChannel+0x5d4>)
 8005bdc:	e000      	b.n	8005be0 <HAL_ADC_ConfigChannel+0x530>
 8005bde:	4a2a      	ldr	r2, [pc, #168]	@ (8005c88 <HAL_ADC_ConfigChannel+0x5d8>)
 8005be0:	69fb      	ldr	r3, [r7, #28]
 8005be2:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8005be6:	4619      	mov	r1, r3
 8005be8:	4610      	mov	r0, r2
 8005bea:	f7fe ff6c 	bl	8004ac6 <LL_ADC_SetCommonPathInternalCh>
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8005bee:	e036      	b.n	8005c5e <HAL_ADC_ConfigChannel+0x5ae>
            }
          }
          else if ((sConfig->Channel == ADC_CHANNEL_VREFINT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8005bf0:	683b      	ldr	r3, [r7, #0]
 8005bf2:	681b      	ldr	r3, [r3, #0]
 8005bf4:	4a25      	ldr	r2, [pc, #148]	@ (8005c8c <HAL_ADC_ConfigChannel+0x5dc>)
 8005bf6:	4293      	cmp	r3, r2
 8005bf8:	d131      	bne.n	8005c5e <HAL_ADC_ConfigChannel+0x5ae>
 8005bfa:	69fb      	ldr	r3, [r7, #28]
 8005bfc:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005c00:	2b00      	cmp	r3, #0
 8005c02:	d12c      	bne.n	8005c5e <HAL_ADC_ConfigChannel+0x5ae>
          {
            if (ADC_VREFINT_INSTANCE(hadc))
 8005c04:	687b      	ldr	r3, [r7, #4]
 8005c06:	681b      	ldr	r3, [r3, #0]
 8005c08:	4a1b      	ldr	r2, [pc, #108]	@ (8005c78 <HAL_ADC_ConfigChannel+0x5c8>)
 8005c0a:	4293      	cmp	r3, r2
 8005c0c:	d127      	bne.n	8005c5e <HAL_ADC_ConfigChannel+0x5ae>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_VREFINT | tmp_config_internal_channel);
 8005c0e:	687b      	ldr	r3, [r7, #4]
 8005c10:	681b      	ldr	r3, [r3, #0]
 8005c12:	4a1a      	ldr	r2, [pc, #104]	@ (8005c7c <HAL_ADC_ConfigChannel+0x5cc>)
 8005c14:	4293      	cmp	r3, r2
 8005c16:	d004      	beq.n	8005c22 <HAL_ADC_ConfigChannel+0x572>
 8005c18:	687b      	ldr	r3, [r7, #4]
 8005c1a:	681b      	ldr	r3, [r3, #0]
 8005c1c:	4a18      	ldr	r2, [pc, #96]	@ (8005c80 <HAL_ADC_ConfigChannel+0x5d0>)
 8005c1e:	4293      	cmp	r3, r2
 8005c20:	d101      	bne.n	8005c26 <HAL_ADC_ConfigChannel+0x576>
 8005c22:	4a18      	ldr	r2, [pc, #96]	@ (8005c84 <HAL_ADC_ConfigChannel+0x5d4>)
 8005c24:	e000      	b.n	8005c28 <HAL_ADC_ConfigChannel+0x578>
 8005c26:	4a18      	ldr	r2, [pc, #96]	@ (8005c88 <HAL_ADC_ConfigChannel+0x5d8>)
 8005c28:	69fb      	ldr	r3, [r7, #28]
 8005c2a:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8005c2e:	4619      	mov	r1, r3
 8005c30:	4610      	mov	r0, r2
 8005c32:	f7fe ff48 	bl	8004ac6 <LL_ADC_SetCommonPathInternalCh>
 8005c36:	e012      	b.n	8005c5e <HAL_ADC_ConfigChannel+0x5ae>
        /* enabled and other ADC of the common group are enabled, internal      */
        /* measurement paths cannot be enabled.                                 */
        else
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8005c38:	687b      	ldr	r3, [r7, #4]
 8005c3a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005c3c:	f043 0220 	orr.w	r2, r3, #32
 8005c40:	687b      	ldr	r3, [r7, #4]
 8005c42:	655a      	str	r2, [r3, #84]	@ 0x54

          tmp_hal_status = HAL_ERROR;
 8005c44:	2301      	movs	r3, #1
 8005c46:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 8005c4a:	e008      	b.n	8005c5e <HAL_ADC_ConfigChannel+0x5ae>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8005c4c:	687b      	ldr	r3, [r7, #4]
 8005c4e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005c50:	f043 0220 	orr.w	r2, r3, #32
 8005c54:	687b      	ldr	r3, [r7, #4]
 8005c56:	655a      	str	r2, [r3, #84]	@ 0x54

    tmp_hal_status = HAL_ERROR;
 8005c58:	2301      	movs	r3, #1
 8005c5a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8005c5e:	687b      	ldr	r3, [r7, #4]
 8005c60:	2200      	movs	r2, #0
 8005c62:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Return function status */
  return tmp_hal_status;
 8005c66:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 8005c6a:	4618      	mov	r0, r3
 8005c6c:	3734      	adds	r7, #52	@ 0x34
 8005c6e:	46bd      	mov	sp, r7
 8005c70:	bd90      	pop	{r4, r7, pc}
 8005c72:	bf00      	nop
 8005c74:	c7520000 	.word	0xc7520000
 8005c78:	58026000 	.word	0x58026000
 8005c7c:	40022000 	.word	0x40022000
 8005c80:	40022100 	.word	0x40022100
 8005c84:	40022300 	.word	0x40022300
 8005c88:	58026300 	.word	0x58026300
 8005c8c:	cfb80000 	.word	0xcfb80000

08005c90 <ADC_ConversionStop>:
  *            @arg @ref ADC_INJECTED_GROUP          ADC injected conversion type.
  *            @arg @ref ADC_REGULAR_INJECTED_GROUP  ADC regular and injected conversion type.
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop(ADC_HandleTypeDef *hadc, uint32_t ConversionGroup)
{
 8005c90:	b580      	push	{r7, lr}
 8005c92:	b088      	sub	sp, #32
 8005c94:	af00      	add	r7, sp, #0
 8005c96:	6078      	str	r0, [r7, #4]
 8005c98:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t Conversion_Timeout_CPU_cycles = 0UL;
 8005c9a:	2300      	movs	r3, #0
 8005c9c:	61fb      	str	r3, [r7, #28]
  uint32_t conversion_group_reassigned = ConversionGroup;
 8005c9e:	683b      	ldr	r3, [r7, #0]
 8005ca0:	61bb      	str	r3, [r7, #24]
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CONVERSION_GROUP(ConversionGroup));

  /* Verification if ADC is not already stopped (on regular and injected      */
  /* groups) to bypass this function if not needed.                           */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8005ca2:	687b      	ldr	r3, [r7, #4]
 8005ca4:	681b      	ldr	r3, [r3, #0]
 8005ca6:	4618      	mov	r0, r3
 8005ca8:	f7ff f924 	bl	8004ef4 <LL_ADC_REG_IsConversionOngoing>
 8005cac:	6138      	str	r0, [r7, #16]
  tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8005cae:	687b      	ldr	r3, [r7, #4]
 8005cb0:	681b      	ldr	r3, [r3, #0]
 8005cb2:	4618      	mov	r0, r3
 8005cb4:	f7ff f946 	bl	8004f44 <LL_ADC_INJ_IsConversionOngoing>
 8005cb8:	60f8      	str	r0, [r7, #12]
  if ((tmp_adc_is_conversion_on_going_regular != 0UL)
 8005cba:	693b      	ldr	r3, [r7, #16]
 8005cbc:	2b00      	cmp	r3, #0
 8005cbe:	d103      	bne.n	8005cc8 <ADC_ConversionStop+0x38>
      || (tmp_adc_is_conversion_on_going_injected != 0UL)
 8005cc0:	68fb      	ldr	r3, [r7, #12]
 8005cc2:	2b00      	cmp	r3, #0
 8005cc4:	f000 8098 	beq.w	8005df8 <ADC_ConversionStop+0x168>
    /* auto-delay mode.                                                       */
    /* In auto-injection mode, regular group stop ADC_CR_ADSTP is used (not   */
    /* injected group stop ADC_CR_JADSTP).                                    */
    /* Procedure to be followed: Wait until JEOS=1, clear JEOS, set ADSTP=1   */
    /* (see reference manual).                                                */
    if (((hadc->Instance->CFGR & ADC_CFGR_JAUTO) != 0UL)
 8005cc8:	687b      	ldr	r3, [r7, #4]
 8005cca:	681b      	ldr	r3, [r3, #0]
 8005ccc:	68db      	ldr	r3, [r3, #12]
 8005cce:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005cd2:	2b00      	cmp	r3, #0
 8005cd4:	d02a      	beq.n	8005d2c <ADC_ConversionStop+0x9c>
        && (hadc->Init.ContinuousConvMode == ENABLE)
 8005cd6:	687b      	ldr	r3, [r7, #4]
 8005cd8:	7d5b      	ldrb	r3, [r3, #21]
 8005cda:	2b01      	cmp	r3, #1
 8005cdc:	d126      	bne.n	8005d2c <ADC_ConversionStop+0x9c>
        && (hadc->Init.LowPowerAutoWait == ENABLE)
 8005cde:	687b      	ldr	r3, [r7, #4]
 8005ce0:	7d1b      	ldrb	r3, [r3, #20]
 8005ce2:	2b01      	cmp	r3, #1
 8005ce4:	d122      	bne.n	8005d2c <ADC_ConversionStop+0x9c>
       )
    {
      /* Use stop of regular group */
      conversion_group_reassigned = ADC_REGULAR_GROUP;
 8005ce6:	2301      	movs	r3, #1
 8005ce8:	61bb      	str	r3, [r7, #24]

      /* Wait until JEOS=1 (maximum Timeout: 4 injected conversions) */
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 8005cea:	e014      	b.n	8005d16 <ADC_ConversionStop+0x86>
      {
        if (Conversion_Timeout_CPU_cycles >= (ADC_CONVERSION_TIME_MAX_CPU_CYCLES * 4UL))
 8005cec:	69fb      	ldr	r3, [r7, #28]
 8005cee:	4a45      	ldr	r2, [pc, #276]	@ (8005e04 <ADC_ConversionStop+0x174>)
 8005cf0:	4293      	cmp	r3, r2
 8005cf2:	d90d      	bls.n	8005d10 <ADC_ConversionStop+0x80>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005cf4:	687b      	ldr	r3, [r7, #4]
 8005cf6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005cf8:	f043 0210 	orr.w	r2, r3, #16
 8005cfc:	687b      	ldr	r3, [r7, #4]
 8005cfe:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8005d00:	687b      	ldr	r3, [r7, #4]
 8005d02:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005d04:	f043 0201 	orr.w	r2, r3, #1
 8005d08:	687b      	ldr	r3, [r7, #4]
 8005d0a:	659a      	str	r2, [r3, #88]	@ 0x58

          return HAL_ERROR;
 8005d0c:	2301      	movs	r3, #1
 8005d0e:	e074      	b.n	8005dfa <ADC_ConversionStop+0x16a>
        }
        Conversion_Timeout_CPU_cycles ++;
 8005d10:	69fb      	ldr	r3, [r7, #28]
 8005d12:	3301      	adds	r3, #1
 8005d14:	61fb      	str	r3, [r7, #28]
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 8005d16:	687b      	ldr	r3, [r7, #4]
 8005d18:	681b      	ldr	r3, [r3, #0]
 8005d1a:	681b      	ldr	r3, [r3, #0]
 8005d1c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005d20:	2b40      	cmp	r3, #64	@ 0x40
 8005d22:	d1e3      	bne.n	8005cec <ADC_ConversionStop+0x5c>
      }

      /* Clear JEOS */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOS);
 8005d24:	687b      	ldr	r3, [r7, #4]
 8005d26:	681b      	ldr	r3, [r3, #0]
 8005d28:	2240      	movs	r2, #64	@ 0x40
 8005d2a:	601a      	str	r2, [r3, #0]
    }

    /* Stop potential conversion on going on ADC group regular */
    if (conversion_group_reassigned != ADC_INJECTED_GROUP)
 8005d2c:	69bb      	ldr	r3, [r7, #24]
 8005d2e:	2b02      	cmp	r3, #2
 8005d30:	d014      	beq.n	8005d5c <ADC_ConversionStop+0xcc>
    {
      /* Software is allowed to set ADSTP only when ADSTART=1 and ADDIS=0 */
      if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) != 0UL)
 8005d32:	687b      	ldr	r3, [r7, #4]
 8005d34:	681b      	ldr	r3, [r3, #0]
 8005d36:	4618      	mov	r0, r3
 8005d38:	f7ff f8dc 	bl	8004ef4 <LL_ADC_REG_IsConversionOngoing>
 8005d3c:	4603      	mov	r3, r0
 8005d3e:	2b00      	cmp	r3, #0
 8005d40:	d00c      	beq.n	8005d5c <ADC_ConversionStop+0xcc>
      {
        if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 8005d42:	687b      	ldr	r3, [r7, #4]
 8005d44:	681b      	ldr	r3, [r3, #0]
 8005d46:	4618      	mov	r0, r3
 8005d48:	f7ff f899 	bl	8004e7e <LL_ADC_IsDisableOngoing>
 8005d4c:	4603      	mov	r3, r0
 8005d4e:	2b00      	cmp	r3, #0
 8005d50:	d104      	bne.n	8005d5c <ADC_ConversionStop+0xcc>
        {
          /* Stop ADC group regular conversion */
          LL_ADC_REG_StopConversion(hadc->Instance);
 8005d52:	687b      	ldr	r3, [r7, #4]
 8005d54:	681b      	ldr	r3, [r3, #0]
 8005d56:	4618      	mov	r0, r3
 8005d58:	f7ff f8b8 	bl	8004ecc <LL_ADC_REG_StopConversion>
        }
      }
    }

    /* Stop potential conversion on going on ADC group injected */
    if (conversion_group_reassigned != ADC_REGULAR_GROUP)
 8005d5c:	69bb      	ldr	r3, [r7, #24]
 8005d5e:	2b01      	cmp	r3, #1
 8005d60:	d014      	beq.n	8005d8c <ADC_ConversionStop+0xfc>
    {
      /* Software is allowed to set JADSTP only when JADSTART=1 and ADDIS=0 */
      if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) != 0UL)
 8005d62:	687b      	ldr	r3, [r7, #4]
 8005d64:	681b      	ldr	r3, [r3, #0]
 8005d66:	4618      	mov	r0, r3
 8005d68:	f7ff f8ec 	bl	8004f44 <LL_ADC_INJ_IsConversionOngoing>
 8005d6c:	4603      	mov	r3, r0
 8005d6e:	2b00      	cmp	r3, #0
 8005d70:	d00c      	beq.n	8005d8c <ADC_ConversionStop+0xfc>
      {
        if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 8005d72:	687b      	ldr	r3, [r7, #4]
 8005d74:	681b      	ldr	r3, [r3, #0]
 8005d76:	4618      	mov	r0, r3
 8005d78:	f7ff f881 	bl	8004e7e <LL_ADC_IsDisableOngoing>
 8005d7c:	4603      	mov	r3, r0
 8005d7e:	2b00      	cmp	r3, #0
 8005d80:	d104      	bne.n	8005d8c <ADC_ConversionStop+0xfc>
        {
          /* Stop ADC group injected conversion */
          LL_ADC_INJ_StopConversion(hadc->Instance);
 8005d82:	687b      	ldr	r3, [r7, #4]
 8005d84:	681b      	ldr	r3, [r3, #0]
 8005d86:	4618      	mov	r0, r3
 8005d88:	f7ff f8c8 	bl	8004f1c <LL_ADC_INJ_StopConversion>
        }
      }
    }

    /* Selection of start and stop bits with respect to the regular or injected group */
    switch (conversion_group_reassigned)
 8005d8c:	69bb      	ldr	r3, [r7, #24]
 8005d8e:	2b02      	cmp	r3, #2
 8005d90:	d005      	beq.n	8005d9e <ADC_ConversionStop+0x10e>
 8005d92:	69bb      	ldr	r3, [r7, #24]
 8005d94:	2b03      	cmp	r3, #3
 8005d96:	d105      	bne.n	8005da4 <ADC_ConversionStop+0x114>
    {
      case ADC_REGULAR_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = (ADC_CR_ADSTART | ADC_CR_JADSTART);
 8005d98:	230c      	movs	r3, #12
 8005d9a:	617b      	str	r3, [r7, #20]
        break;
 8005d9c:	e005      	b.n	8005daa <ADC_ConversionStop+0x11a>
      case ADC_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_JADSTART;
 8005d9e:	2308      	movs	r3, #8
 8005da0:	617b      	str	r3, [r7, #20]
        break;
 8005da2:	e002      	b.n	8005daa <ADC_ConversionStop+0x11a>
      /* Case ADC_REGULAR_GROUP only*/
      default:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_ADSTART;
 8005da4:	2304      	movs	r3, #4
 8005da6:	617b      	str	r3, [r7, #20]
        break;
 8005da8:	bf00      	nop
    }

    /* Wait for conversion effectively stopped */
    tickstart = HAL_GetTick();
 8005daa:	f7fe fe3d 	bl	8004a28 <HAL_GetTick>
 8005dae:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 8005db0:	e01b      	b.n	8005dea <ADC_ConversionStop+0x15a>
    {
      if ((HAL_GetTick() - tickstart) > ADC_STOP_CONVERSION_TIMEOUT)
 8005db2:	f7fe fe39 	bl	8004a28 <HAL_GetTick>
 8005db6:	4602      	mov	r2, r0
 8005db8:	68bb      	ldr	r3, [r7, #8]
 8005dba:	1ad3      	subs	r3, r2, r3
 8005dbc:	2b05      	cmp	r3, #5
 8005dbe:	d914      	bls.n	8005dea <ADC_ConversionStop+0x15a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 8005dc0:	687b      	ldr	r3, [r7, #4]
 8005dc2:	681b      	ldr	r3, [r3, #0]
 8005dc4:	689a      	ldr	r2, [r3, #8]
 8005dc6:	697b      	ldr	r3, [r7, #20]
 8005dc8:	4013      	ands	r3, r2
 8005dca:	2b00      	cmp	r3, #0
 8005dcc:	d00d      	beq.n	8005dea <ADC_ConversionStop+0x15a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005dce:	687b      	ldr	r3, [r7, #4]
 8005dd0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005dd2:	f043 0210 	orr.w	r2, r3, #16
 8005dd6:	687b      	ldr	r3, [r7, #4]
 8005dd8:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8005dda:	687b      	ldr	r3, [r7, #4]
 8005ddc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005dde:	f043 0201 	orr.w	r2, r3, #1
 8005de2:	687b      	ldr	r3, [r7, #4]
 8005de4:	659a      	str	r2, [r3, #88]	@ 0x58

          return HAL_ERROR;
 8005de6:	2301      	movs	r3, #1
 8005de8:	e007      	b.n	8005dfa <ADC_ConversionStop+0x16a>
    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 8005dea:	687b      	ldr	r3, [r7, #4]
 8005dec:	681b      	ldr	r3, [r3, #0]
 8005dee:	689a      	ldr	r2, [r3, #8]
 8005df0:	697b      	ldr	r3, [r7, #20]
 8005df2:	4013      	ands	r3, r2
 8005df4:	2b00      	cmp	r3, #0
 8005df6:	d1dc      	bne.n	8005db2 <ADC_ConversionStop+0x122>
    }

  }

  /* Return HAL status */
  return HAL_OK;
 8005df8:	2300      	movs	r3, #0
}
 8005dfa:	4618      	mov	r0, r3
 8005dfc:	3720      	adds	r7, #32
 8005dfe:	46bd      	mov	sp, r7
 8005e00:	bd80      	pop	{r7, pc}
 8005e02:	bf00      	nop
 8005e04:	000cdbff 	.word	0x000cdbff

08005e08 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8005e08:	b580      	push	{r7, lr}
 8005e0a:	b084      	sub	sp, #16
 8005e0c:	af00      	add	r7, sp, #0
 8005e0e:	6078      	str	r0, [r7, #4]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8005e10:	687b      	ldr	r3, [r7, #4]
 8005e12:	681b      	ldr	r3, [r3, #0]
 8005e14:	4618      	mov	r0, r3
 8005e16:	f7ff f81f 	bl	8004e58 <LL_ADC_IsEnabled>
 8005e1a:	4603      	mov	r3, r0
 8005e1c:	2b00      	cmp	r3, #0
 8005e1e:	d16e      	bne.n	8005efe <ADC_Enable+0xf6>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
 8005e20:	687b      	ldr	r3, [r7, #4]
 8005e22:	681b      	ldr	r3, [r3, #0]
 8005e24:	689a      	ldr	r2, [r3, #8]
 8005e26:	4b38      	ldr	r3, [pc, #224]	@ (8005f08 <ADC_Enable+0x100>)
 8005e28:	4013      	ands	r3, r2
 8005e2a:	2b00      	cmp	r3, #0
 8005e2c:	d00d      	beq.n	8005e4a <ADC_Enable+0x42>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005e2e:	687b      	ldr	r3, [r7, #4]
 8005e30:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005e32:	f043 0210 	orr.w	r2, r3, #16
 8005e36:	687b      	ldr	r3, [r7, #4]
 8005e38:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8005e3a:	687b      	ldr	r3, [r7, #4]
 8005e3c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005e3e:	f043 0201 	orr.w	r2, r3, #1
 8005e42:	687b      	ldr	r3, [r7, #4]
 8005e44:	659a      	str	r2, [r3, #88]	@ 0x58

      return HAL_ERROR;
 8005e46:	2301      	movs	r3, #1
 8005e48:	e05a      	b.n	8005f00 <ADC_Enable+0xf8>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 8005e4a:	687b      	ldr	r3, [r7, #4]
 8005e4c:	681b      	ldr	r3, [r3, #0]
 8005e4e:	4618      	mov	r0, r3
 8005e50:	f7fe ffda 	bl	8004e08 <LL_ADC_Enable>

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 8005e54:	f7fe fde8 	bl	8004a28 <HAL_GetTick>
 8005e58:	60f8      	str	r0, [r7, #12]

    /* Poll for ADC ready flag raised except case of multimode enabled
       and ADC slave selected. */
    uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8005e5a:	687b      	ldr	r3, [r7, #4]
 8005e5c:	681b      	ldr	r3, [r3, #0]
 8005e5e:	4a2b      	ldr	r2, [pc, #172]	@ (8005f0c <ADC_Enable+0x104>)
 8005e60:	4293      	cmp	r3, r2
 8005e62:	d004      	beq.n	8005e6e <ADC_Enable+0x66>
 8005e64:	687b      	ldr	r3, [r7, #4]
 8005e66:	681b      	ldr	r3, [r3, #0]
 8005e68:	4a29      	ldr	r2, [pc, #164]	@ (8005f10 <ADC_Enable+0x108>)
 8005e6a:	4293      	cmp	r3, r2
 8005e6c:	d101      	bne.n	8005e72 <ADC_Enable+0x6a>
 8005e6e:	4b29      	ldr	r3, [pc, #164]	@ (8005f14 <ADC_Enable+0x10c>)
 8005e70:	e000      	b.n	8005e74 <ADC_Enable+0x6c>
 8005e72:	4b29      	ldr	r3, [pc, #164]	@ (8005f18 <ADC_Enable+0x110>)
 8005e74:	4618      	mov	r0, r3
 8005e76:	f7fe ff5d 	bl	8004d34 <LL_ADC_GetMultimode>
 8005e7a:	60b8      	str	r0, [r7, #8]
    if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8005e7c:	687b      	ldr	r3, [r7, #4]
 8005e7e:	681b      	ldr	r3, [r3, #0]
 8005e80:	4a23      	ldr	r2, [pc, #140]	@ (8005f10 <ADC_Enable+0x108>)
 8005e82:	4293      	cmp	r3, r2
 8005e84:	d002      	beq.n	8005e8c <ADC_Enable+0x84>
 8005e86:	687b      	ldr	r3, [r7, #4]
 8005e88:	681b      	ldr	r3, [r3, #0]
 8005e8a:	e000      	b.n	8005e8e <ADC_Enable+0x86>
 8005e8c:	4b1f      	ldr	r3, [pc, #124]	@ (8005f0c <ADC_Enable+0x104>)
 8005e8e:	687a      	ldr	r2, [r7, #4]
 8005e90:	6812      	ldr	r2, [r2, #0]
 8005e92:	4293      	cmp	r3, r2
 8005e94:	d02c      	beq.n	8005ef0 <ADC_Enable+0xe8>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8005e96:	68bb      	ldr	r3, [r7, #8]
 8005e98:	2b00      	cmp	r3, #0
 8005e9a:	d130      	bne.n	8005efe <ADC_Enable+0xf6>
       )
    {
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8005e9c:	e028      	b.n	8005ef0 <ADC_Enable+0xe8>
            The workaround is to continue setting ADEN until ADRDY is becomes 1.
            Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
            4 ADC clock cycle duration */
        /* Note: Test of ADC enabled required due to hardware constraint to     */
        /*       not enable ADC if already enabled.                             */
        if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8005e9e:	687b      	ldr	r3, [r7, #4]
 8005ea0:	681b      	ldr	r3, [r3, #0]
 8005ea2:	4618      	mov	r0, r3
 8005ea4:	f7fe ffd8 	bl	8004e58 <LL_ADC_IsEnabled>
 8005ea8:	4603      	mov	r3, r0
 8005eaa:	2b00      	cmp	r3, #0
 8005eac:	d104      	bne.n	8005eb8 <ADC_Enable+0xb0>
        {
          LL_ADC_Enable(hadc->Instance);
 8005eae:	687b      	ldr	r3, [r7, #4]
 8005eb0:	681b      	ldr	r3, [r3, #0]
 8005eb2:	4618      	mov	r0, r3
 8005eb4:	f7fe ffa8 	bl	8004e08 <LL_ADC_Enable>
        }

        if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8005eb8:	f7fe fdb6 	bl	8004a28 <HAL_GetTick>
 8005ebc:	4602      	mov	r2, r0
 8005ebe:	68fb      	ldr	r3, [r7, #12]
 8005ec0:	1ad3      	subs	r3, r2, r3
 8005ec2:	2b02      	cmp	r3, #2
 8005ec4:	d914      	bls.n	8005ef0 <ADC_Enable+0xe8>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8005ec6:	687b      	ldr	r3, [r7, #4]
 8005ec8:	681b      	ldr	r3, [r3, #0]
 8005eca:	681b      	ldr	r3, [r3, #0]
 8005ecc:	f003 0301 	and.w	r3, r3, #1
 8005ed0:	2b01      	cmp	r3, #1
 8005ed2:	d00d      	beq.n	8005ef0 <ADC_Enable+0xe8>
          {
            /* Update ADC state machine to error */
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005ed4:	687b      	ldr	r3, [r7, #4]
 8005ed6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005ed8:	f043 0210 	orr.w	r2, r3, #16
 8005edc:	687b      	ldr	r3, [r7, #4]
 8005ede:	655a      	str	r2, [r3, #84]	@ 0x54

            /* Set ADC error code to ADC peripheral internal error */
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8005ee0:	687b      	ldr	r3, [r7, #4]
 8005ee2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005ee4:	f043 0201 	orr.w	r2, r3, #1
 8005ee8:	687b      	ldr	r3, [r7, #4]
 8005eea:	659a      	str	r2, [r3, #88]	@ 0x58

            return HAL_ERROR;
 8005eec:	2301      	movs	r3, #1
 8005eee:	e007      	b.n	8005f00 <ADC_Enable+0xf8>
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8005ef0:	687b      	ldr	r3, [r7, #4]
 8005ef2:	681b      	ldr	r3, [r3, #0]
 8005ef4:	681b      	ldr	r3, [r3, #0]
 8005ef6:	f003 0301 	and.w	r3, r3, #1
 8005efa:	2b01      	cmp	r3, #1
 8005efc:	d1cf      	bne.n	8005e9e <ADC_Enable+0x96>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8005efe:	2300      	movs	r3, #0
}
 8005f00:	4618      	mov	r0, r3
 8005f02:	3710      	adds	r7, #16
 8005f04:	46bd      	mov	sp, r7
 8005f06:	bd80      	pop	{r7, pc}
 8005f08:	8000003f 	.word	0x8000003f
 8005f0c:	40022000 	.word	0x40022000
 8005f10:	40022100 	.word	0x40022100
 8005f14:	40022300 	.word	0x40022300
 8005f18:	58026300 	.word	0x58026300

08005f1c <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 8005f1c:	b580      	push	{r7, lr}
 8005f1e:	b084      	sub	sp, #16
 8005f20:	af00      	add	r7, sp, #0
 8005f22:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 8005f24:	687b      	ldr	r3, [r7, #4]
 8005f26:	681b      	ldr	r3, [r3, #0]
 8005f28:	4618      	mov	r0, r3
 8005f2a:	f7fe ffa8 	bl	8004e7e <LL_ADC_IsDisableOngoing>
 8005f2e:	60f8      	str	r0, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 8005f30:	687b      	ldr	r3, [r7, #4]
 8005f32:	681b      	ldr	r3, [r3, #0]
 8005f34:	4618      	mov	r0, r3
 8005f36:	f7fe ff8f 	bl	8004e58 <LL_ADC_IsEnabled>
 8005f3a:	4603      	mov	r3, r0
 8005f3c:	2b00      	cmp	r3, #0
 8005f3e:	d047      	beq.n	8005fd0 <ADC_Disable+0xb4>
      && (tmp_adc_is_disable_on_going == 0UL)
 8005f40:	68fb      	ldr	r3, [r7, #12]
 8005f42:	2b00      	cmp	r3, #0
 8005f44:	d144      	bne.n	8005fd0 <ADC_Disable+0xb4>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 8005f46:	687b      	ldr	r3, [r7, #4]
 8005f48:	681b      	ldr	r3, [r3, #0]
 8005f4a:	689b      	ldr	r3, [r3, #8]
 8005f4c:	f003 030d 	and.w	r3, r3, #13
 8005f50:	2b01      	cmp	r3, #1
 8005f52:	d10c      	bne.n	8005f6e <ADC_Disable+0x52>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 8005f54:	687b      	ldr	r3, [r7, #4]
 8005f56:	681b      	ldr	r3, [r3, #0]
 8005f58:	4618      	mov	r0, r3
 8005f5a:	f7fe ff69 	bl	8004e30 <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 8005f5e:	687b      	ldr	r3, [r7, #4]
 8005f60:	681b      	ldr	r3, [r3, #0]
 8005f62:	2203      	movs	r2, #3
 8005f64:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 8005f66:	f7fe fd5f 	bl	8004a28 <HAL_GetTick>
 8005f6a:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8005f6c:	e029      	b.n	8005fc2 <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005f6e:	687b      	ldr	r3, [r7, #4]
 8005f70:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005f72:	f043 0210 	orr.w	r2, r3, #16
 8005f76:	687b      	ldr	r3, [r7, #4]
 8005f78:	655a      	str	r2, [r3, #84]	@ 0x54
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8005f7a:	687b      	ldr	r3, [r7, #4]
 8005f7c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005f7e:	f043 0201 	orr.w	r2, r3, #1
 8005f82:	687b      	ldr	r3, [r7, #4]
 8005f84:	659a      	str	r2, [r3, #88]	@ 0x58
      return HAL_ERROR;
 8005f86:	2301      	movs	r3, #1
 8005f88:	e023      	b.n	8005fd2 <ADC_Disable+0xb6>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8005f8a:	f7fe fd4d 	bl	8004a28 <HAL_GetTick>
 8005f8e:	4602      	mov	r2, r0
 8005f90:	68bb      	ldr	r3, [r7, #8]
 8005f92:	1ad3      	subs	r3, r2, r3
 8005f94:	2b02      	cmp	r3, #2
 8005f96:	d914      	bls.n	8005fc2 <ADC_Disable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8005f98:	687b      	ldr	r3, [r7, #4]
 8005f9a:	681b      	ldr	r3, [r3, #0]
 8005f9c:	689b      	ldr	r3, [r3, #8]
 8005f9e:	f003 0301 	and.w	r3, r3, #1
 8005fa2:	2b00      	cmp	r3, #0
 8005fa4:	d00d      	beq.n	8005fc2 <ADC_Disable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005fa6:	687b      	ldr	r3, [r7, #4]
 8005fa8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005faa:	f043 0210 	orr.w	r2, r3, #16
 8005fae:	687b      	ldr	r3, [r7, #4]
 8005fb0:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8005fb2:	687b      	ldr	r3, [r7, #4]
 8005fb4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005fb6:	f043 0201 	orr.w	r2, r3, #1
 8005fba:	687b      	ldr	r3, [r7, #4]
 8005fbc:	659a      	str	r2, [r3, #88]	@ 0x58

          return HAL_ERROR;
 8005fbe:	2301      	movs	r3, #1
 8005fc0:	e007      	b.n	8005fd2 <ADC_Disable+0xb6>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8005fc2:	687b      	ldr	r3, [r7, #4]
 8005fc4:	681b      	ldr	r3, [r3, #0]
 8005fc6:	689b      	ldr	r3, [r3, #8]
 8005fc8:	f003 0301 	and.w	r3, r3, #1
 8005fcc:	2b00      	cmp	r3, #0
 8005fce:	d1dc      	bne.n	8005f8a <ADC_Disable+0x6e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8005fd0:	2300      	movs	r3, #0
}
 8005fd2:	4618      	mov	r0, r3
 8005fd4:	3710      	adds	r7, #16
 8005fd6:	46bd      	mov	sp, r7
 8005fd8:	bd80      	pop	{r7, pc}
	...

08005fdc <ADC_ConfigureBoostMode>:
  *         stopped.
  * @param  hadc ADC handle
  * @retval None.
  */
void ADC_ConfigureBoostMode(ADC_HandleTypeDef *hadc)
{
 8005fdc:	b580      	push	{r7, lr}
 8005fde:	b084      	sub	sp, #16
 8005fe0:	af00      	add	r7, sp, #0
 8005fe2:	6078      	str	r0, [r7, #4]
  uint32_t freq;
  if (ADC_IS_SYNCHRONOUS_CLOCK_MODE(hadc))
 8005fe4:	687b      	ldr	r3, [r7, #4]
 8005fe6:	681b      	ldr	r3, [r3, #0]
 8005fe8:	4a7a      	ldr	r2, [pc, #488]	@ (80061d4 <ADC_ConfigureBoostMode+0x1f8>)
 8005fea:	4293      	cmp	r3, r2
 8005fec:	d004      	beq.n	8005ff8 <ADC_ConfigureBoostMode+0x1c>
 8005fee:	687b      	ldr	r3, [r7, #4]
 8005ff0:	681b      	ldr	r3, [r3, #0]
 8005ff2:	4a79      	ldr	r2, [pc, #484]	@ (80061d8 <ADC_ConfigureBoostMode+0x1fc>)
 8005ff4:	4293      	cmp	r3, r2
 8005ff6:	d109      	bne.n	800600c <ADC_ConfigureBoostMode+0x30>
 8005ff8:	4b78      	ldr	r3, [pc, #480]	@ (80061dc <ADC_ConfigureBoostMode+0x200>)
 8005ffa:	689b      	ldr	r3, [r3, #8]
 8005ffc:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8006000:	2b00      	cmp	r3, #0
 8006002:	bf14      	ite	ne
 8006004:	2301      	movne	r3, #1
 8006006:	2300      	moveq	r3, #0
 8006008:	b2db      	uxtb	r3, r3
 800600a:	e008      	b.n	800601e <ADC_ConfigureBoostMode+0x42>
 800600c:	4b74      	ldr	r3, [pc, #464]	@ (80061e0 <ADC_ConfigureBoostMode+0x204>)
 800600e:	689b      	ldr	r3, [r3, #8]
 8006010:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8006014:	2b00      	cmp	r3, #0
 8006016:	bf14      	ite	ne
 8006018:	2301      	movne	r3, #1
 800601a:	2300      	moveq	r3, #0
 800601c:	b2db      	uxtb	r3, r3
 800601e:	2b00      	cmp	r3, #0
 8006020:	d01c      	beq.n	800605c <ADC_ConfigureBoostMode+0x80>
  {
    freq = HAL_RCC_GetHCLKFreq();
 8006022:	f003 f9d1 	bl	80093c8 <HAL_RCC_GetHCLKFreq>
 8006026:	60f8      	str	r0, [r7, #12]
    switch (hadc->Init.ClockPrescaler)
 8006028:	687b      	ldr	r3, [r7, #4]
 800602a:	685b      	ldr	r3, [r3, #4]
 800602c:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8006030:	d010      	beq.n	8006054 <ADC_ConfigureBoostMode+0x78>
 8006032:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8006036:	d873      	bhi.n	8006120 <ADC_ConfigureBoostMode+0x144>
 8006038:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800603c:	d002      	beq.n	8006044 <ADC_ConfigureBoostMode+0x68>
 800603e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8006042:	d16d      	bne.n	8006120 <ADC_ConfigureBoostMode+0x144>
    {
      case ADC_CLOCK_SYNC_PCLK_DIV1:
      case ADC_CLOCK_SYNC_PCLK_DIV2:
        freq /= (hadc->Init.ClockPrescaler >> ADC_CCR_CKMODE_Pos);
 8006044:	687b      	ldr	r3, [r7, #4]
 8006046:	685b      	ldr	r3, [r3, #4]
 8006048:	0c1b      	lsrs	r3, r3, #16
 800604a:	68fa      	ldr	r2, [r7, #12]
 800604c:	fbb2 f3f3 	udiv	r3, r2, r3
 8006050:	60fb      	str	r3, [r7, #12]
        break;
 8006052:	e068      	b.n	8006126 <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_SYNC_PCLK_DIV4:
        freq /= 4UL;
 8006054:	68fb      	ldr	r3, [r7, #12]
 8006056:	089b      	lsrs	r3, r3, #2
 8006058:	60fb      	str	r3, [r7, #12]
        break;
 800605a:	e064      	b.n	8006126 <ADC_ConfigureBoostMode+0x14a>
        break;
    }
  }
  else
  {
    freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC);
 800605c:	f44f 2000 	mov.w	r0, #524288	@ 0x80000
 8006060:	f04f 0100 	mov.w	r1, #0
 8006064:	f004 fc16 	bl	800a894 <HAL_RCCEx_GetPeriphCLKFreq>
 8006068:	60f8      	str	r0, [r7, #12]
    switch (hadc->Init.ClockPrescaler)
 800606a:	687b      	ldr	r3, [r7, #4]
 800606c:	685b      	ldr	r3, [r3, #4]
 800606e:	f5b3 1f30 	cmp.w	r3, #2883584	@ 0x2c0000
 8006072:	d051      	beq.n	8006118 <ADC_ConfigureBoostMode+0x13c>
 8006074:	f5b3 1f30 	cmp.w	r3, #2883584	@ 0x2c0000
 8006078:	d854      	bhi.n	8006124 <ADC_ConfigureBoostMode+0x148>
 800607a:	f5b3 1f20 	cmp.w	r3, #2621440	@ 0x280000
 800607e:	d047      	beq.n	8006110 <ADC_ConfigureBoostMode+0x134>
 8006080:	f5b3 1f20 	cmp.w	r3, #2621440	@ 0x280000
 8006084:	d84e      	bhi.n	8006124 <ADC_ConfigureBoostMode+0x148>
 8006086:	f5b3 1f10 	cmp.w	r3, #2359296	@ 0x240000
 800608a:	d03d      	beq.n	8006108 <ADC_ConfigureBoostMode+0x12c>
 800608c:	f5b3 1f10 	cmp.w	r3, #2359296	@ 0x240000
 8006090:	d848      	bhi.n	8006124 <ADC_ConfigureBoostMode+0x148>
 8006092:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8006096:	d033      	beq.n	8006100 <ADC_ConfigureBoostMode+0x124>
 8006098:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800609c:	d842      	bhi.n	8006124 <ADC_ConfigureBoostMode+0x148>
 800609e:	f5b3 1fe0 	cmp.w	r3, #1835008	@ 0x1c0000
 80060a2:	d029      	beq.n	80060f8 <ADC_ConfigureBoostMode+0x11c>
 80060a4:	f5b3 1fe0 	cmp.w	r3, #1835008	@ 0x1c0000
 80060a8:	d83c      	bhi.n	8006124 <ADC_ConfigureBoostMode+0x148>
 80060aa:	f5b3 1fc0 	cmp.w	r3, #1572864	@ 0x180000
 80060ae:	d01a      	beq.n	80060e6 <ADC_ConfigureBoostMode+0x10a>
 80060b0:	f5b3 1fc0 	cmp.w	r3, #1572864	@ 0x180000
 80060b4:	d836      	bhi.n	8006124 <ADC_ConfigureBoostMode+0x148>
 80060b6:	f5b3 1fa0 	cmp.w	r3, #1310720	@ 0x140000
 80060ba:	d014      	beq.n	80060e6 <ADC_ConfigureBoostMode+0x10a>
 80060bc:	f5b3 1fa0 	cmp.w	r3, #1310720	@ 0x140000
 80060c0:	d830      	bhi.n	8006124 <ADC_ConfigureBoostMode+0x148>
 80060c2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80060c6:	d00e      	beq.n	80060e6 <ADC_ConfigureBoostMode+0x10a>
 80060c8:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80060cc:	d82a      	bhi.n	8006124 <ADC_ConfigureBoostMode+0x148>
 80060ce:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 80060d2:	d008      	beq.n	80060e6 <ADC_ConfigureBoostMode+0x10a>
 80060d4:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 80060d8:	d824      	bhi.n	8006124 <ADC_ConfigureBoostMode+0x148>
 80060da:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80060de:	d002      	beq.n	80060e6 <ADC_ConfigureBoostMode+0x10a>
 80060e0:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 80060e4:	d11e      	bne.n	8006124 <ADC_ConfigureBoostMode+0x148>
      case ADC_CLOCK_ASYNC_DIV4:
      case ADC_CLOCK_ASYNC_DIV6:
      case ADC_CLOCK_ASYNC_DIV8:
      case ADC_CLOCK_ASYNC_DIV10:
      case ADC_CLOCK_ASYNC_DIV12:
        freq /= ((hadc->Init.ClockPrescaler >> ADC_CCR_PRESC_Pos) << 1UL);
 80060e6:	687b      	ldr	r3, [r7, #4]
 80060e8:	685b      	ldr	r3, [r3, #4]
 80060ea:	0c9b      	lsrs	r3, r3, #18
 80060ec:	005b      	lsls	r3, r3, #1
 80060ee:	68fa      	ldr	r2, [r7, #12]
 80060f0:	fbb2 f3f3 	udiv	r3, r2, r3
 80060f4:	60fb      	str	r3, [r7, #12]
        break;
 80060f6:	e016      	b.n	8006126 <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV16:
        freq /= 16UL;
 80060f8:	68fb      	ldr	r3, [r7, #12]
 80060fa:	091b      	lsrs	r3, r3, #4
 80060fc:	60fb      	str	r3, [r7, #12]
        break;
 80060fe:	e012      	b.n	8006126 <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV32:
        freq /= 32UL;
 8006100:	68fb      	ldr	r3, [r7, #12]
 8006102:	095b      	lsrs	r3, r3, #5
 8006104:	60fb      	str	r3, [r7, #12]
        break;
 8006106:	e00e      	b.n	8006126 <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV64:
        freq /= 64UL;
 8006108:	68fb      	ldr	r3, [r7, #12]
 800610a:	099b      	lsrs	r3, r3, #6
 800610c:	60fb      	str	r3, [r7, #12]
        break;
 800610e:	e00a      	b.n	8006126 <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV128:
        freq /= 128UL;
 8006110:	68fb      	ldr	r3, [r7, #12]
 8006112:	09db      	lsrs	r3, r3, #7
 8006114:	60fb      	str	r3, [r7, #12]
        break;
 8006116:	e006      	b.n	8006126 <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV256:
        freq /= 256UL;
 8006118:	68fb      	ldr	r3, [r7, #12]
 800611a:	0a1b      	lsrs	r3, r3, #8
 800611c:	60fb      	str	r3, [r7, #12]
        break;
 800611e:	e002      	b.n	8006126 <ADC_ConfigureBoostMode+0x14a>
        break;
 8006120:	bf00      	nop
 8006122:	e000      	b.n	8006126 <ADC_ConfigureBoostMode+0x14a>
      default:
        break;
 8006124:	bf00      	nop
  else /* if(freq > 25000000UL) */
  {
    MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
  }
#else
  if (HAL_GetREVID() <= REV_ID_Y) /* STM32H7 silicon Rev.Y */
 8006126:	f7fe fcaf 	bl	8004a88 <HAL_GetREVID>
 800612a:	4603      	mov	r3, r0
 800612c:	f241 0203 	movw	r2, #4099	@ 0x1003
 8006130:	4293      	cmp	r3, r2
 8006132:	d815      	bhi.n	8006160 <ADC_ConfigureBoostMode+0x184>
  {
    if (freq > 20000000UL)
 8006134:	68fb      	ldr	r3, [r7, #12]
 8006136:	4a2b      	ldr	r2, [pc, #172]	@ (80061e4 <ADC_ConfigureBoostMode+0x208>)
 8006138:	4293      	cmp	r3, r2
 800613a:	d908      	bls.n	800614e <ADC_ConfigureBoostMode+0x172>
    {
      SET_BIT(hadc->Instance->CR, ADC_CR_BOOST_0);
 800613c:	687b      	ldr	r3, [r7, #4]
 800613e:	681b      	ldr	r3, [r3, #0]
 8006140:	689a      	ldr	r2, [r3, #8]
 8006142:	687b      	ldr	r3, [r7, #4]
 8006144:	681b      	ldr	r3, [r3, #0]
 8006146:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800614a:	609a      	str	r2, [r3, #8]
    {
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
    }
  }
#endif /* ADC_VER_V5_3 */
}
 800614c:	e03e      	b.n	80061cc <ADC_ConfigureBoostMode+0x1f0>
      CLEAR_BIT(hadc->Instance->CR, ADC_CR_BOOST_0);
 800614e:	687b      	ldr	r3, [r7, #4]
 8006150:	681b      	ldr	r3, [r3, #0]
 8006152:	689a      	ldr	r2, [r3, #8]
 8006154:	687b      	ldr	r3, [r7, #4]
 8006156:	681b      	ldr	r3, [r3, #0]
 8006158:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800615c:	609a      	str	r2, [r3, #8]
}
 800615e:	e035      	b.n	80061cc <ADC_ConfigureBoostMode+0x1f0>
    freq /= 2U; /* divider by 2 for Rev.V */
 8006160:	68fb      	ldr	r3, [r7, #12]
 8006162:	085b      	lsrs	r3, r3, #1
 8006164:	60fb      	str	r3, [r7, #12]
    if (freq <= 6250000UL)
 8006166:	68fb      	ldr	r3, [r7, #12]
 8006168:	4a1f      	ldr	r2, [pc, #124]	@ (80061e8 <ADC_ConfigureBoostMode+0x20c>)
 800616a:	4293      	cmp	r3, r2
 800616c:	d808      	bhi.n	8006180 <ADC_ConfigureBoostMode+0x1a4>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, 0UL);
 800616e:	687b      	ldr	r3, [r7, #4]
 8006170:	681b      	ldr	r3, [r3, #0]
 8006172:	689a      	ldr	r2, [r3, #8]
 8006174:	687b      	ldr	r3, [r7, #4]
 8006176:	681b      	ldr	r3, [r3, #0]
 8006178:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 800617c:	609a      	str	r2, [r3, #8]
}
 800617e:	e025      	b.n	80061cc <ADC_ConfigureBoostMode+0x1f0>
    else if (freq <= 12500000UL)
 8006180:	68fb      	ldr	r3, [r7, #12]
 8006182:	4a1a      	ldr	r2, [pc, #104]	@ (80061ec <ADC_ConfigureBoostMode+0x210>)
 8006184:	4293      	cmp	r3, r2
 8006186:	d80a      	bhi.n	800619e <ADC_ConfigureBoostMode+0x1c2>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_0);
 8006188:	687b      	ldr	r3, [r7, #4]
 800618a:	681b      	ldr	r3, [r3, #0]
 800618c:	689b      	ldr	r3, [r3, #8]
 800618e:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8006192:	687b      	ldr	r3, [r7, #4]
 8006194:	681b      	ldr	r3, [r3, #0]
 8006196:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800619a:	609a      	str	r2, [r3, #8]
}
 800619c:	e016      	b.n	80061cc <ADC_ConfigureBoostMode+0x1f0>
    else if (freq <= 25000000UL)
 800619e:	68fb      	ldr	r3, [r7, #12]
 80061a0:	4a13      	ldr	r2, [pc, #76]	@ (80061f0 <ADC_ConfigureBoostMode+0x214>)
 80061a2:	4293      	cmp	r3, r2
 80061a4:	d80a      	bhi.n	80061bc <ADC_ConfigureBoostMode+0x1e0>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1);
 80061a6:	687b      	ldr	r3, [r7, #4]
 80061a8:	681b      	ldr	r3, [r3, #0]
 80061aa:	689b      	ldr	r3, [r3, #8]
 80061ac:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80061b0:	687b      	ldr	r3, [r7, #4]
 80061b2:	681b      	ldr	r3, [r3, #0]
 80061b4:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80061b8:	609a      	str	r2, [r3, #8]
}
 80061ba:	e007      	b.n	80061cc <ADC_ConfigureBoostMode+0x1f0>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
 80061bc:	687b      	ldr	r3, [r7, #4]
 80061be:	681b      	ldr	r3, [r3, #0]
 80061c0:	689a      	ldr	r2, [r3, #8]
 80061c2:	687b      	ldr	r3, [r7, #4]
 80061c4:	681b      	ldr	r3, [r3, #0]
 80061c6:	f442 7240 	orr.w	r2, r2, #768	@ 0x300
 80061ca:	609a      	str	r2, [r3, #8]
}
 80061cc:	bf00      	nop
 80061ce:	3710      	adds	r7, #16
 80061d0:	46bd      	mov	sp, r7
 80061d2:	bd80      	pop	{r7, pc}
 80061d4:	40022000 	.word	0x40022000
 80061d8:	40022100 	.word	0x40022100
 80061dc:	40022300 	.word	0x40022300
 80061e0:	58026300 	.word	0x58026300
 80061e4:	01312d00 	.word	0x01312d00
 80061e8:	005f5e10 	.word	0x005f5e10
 80061ec:	00bebc20 	.word	0x00bebc20
 80061f0:	017d7840 	.word	0x017d7840

080061f4 <LL_ADC_IsEnabled>:
{
 80061f4:	b480      	push	{r7}
 80061f6:	b083      	sub	sp, #12
 80061f8:	af00      	add	r7, sp, #0
 80061fa:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80061fc:	687b      	ldr	r3, [r7, #4]
 80061fe:	689b      	ldr	r3, [r3, #8]
 8006200:	f003 0301 	and.w	r3, r3, #1
 8006204:	2b01      	cmp	r3, #1
 8006206:	d101      	bne.n	800620c <LL_ADC_IsEnabled+0x18>
 8006208:	2301      	movs	r3, #1
 800620a:	e000      	b.n	800620e <LL_ADC_IsEnabled+0x1a>
 800620c:	2300      	movs	r3, #0
}
 800620e:	4618      	mov	r0, r3
 8006210:	370c      	adds	r7, #12
 8006212:	46bd      	mov	sp, r7
 8006214:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006218:	4770      	bx	lr
	...

0800621c <LL_ADC_StartCalibration>:
{
 800621c:	b480      	push	{r7}
 800621e:	b085      	sub	sp, #20
 8006220:	af00      	add	r7, sp, #0
 8006222:	60f8      	str	r0, [r7, #12]
 8006224:	60b9      	str	r1, [r7, #8]
 8006226:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->CR,
 8006228:	68fb      	ldr	r3, [r7, #12]
 800622a:	689a      	ldr	r2, [r3, #8]
 800622c:	4b09      	ldr	r3, [pc, #36]	@ (8006254 <LL_ADC_StartCalibration+0x38>)
 800622e:	4013      	ands	r3, r2
 8006230:	68ba      	ldr	r2, [r7, #8]
 8006232:	f402 3180 	and.w	r1, r2, #65536	@ 0x10000
 8006236:	687a      	ldr	r2, [r7, #4]
 8006238:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 800623c:	430a      	orrs	r2, r1
 800623e:	4313      	orrs	r3, r2
 8006240:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8006244:	68fb      	ldr	r3, [r7, #12]
 8006246:	609a      	str	r2, [r3, #8]
}
 8006248:	bf00      	nop
 800624a:	3714      	adds	r7, #20
 800624c:	46bd      	mov	sp, r7
 800624e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006252:	4770      	bx	lr
 8006254:	3ffeffc0 	.word	0x3ffeffc0

08006258 <LL_ADC_IsCalibrationOnGoing>:
{
 8006258:	b480      	push	{r7}
 800625a:	b083      	sub	sp, #12
 800625c:	af00      	add	r7, sp, #0
 800625e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 8006260:	687b      	ldr	r3, [r7, #4]
 8006262:	689b      	ldr	r3, [r3, #8]
 8006264:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8006268:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800626c:	d101      	bne.n	8006272 <LL_ADC_IsCalibrationOnGoing+0x1a>
 800626e:	2301      	movs	r3, #1
 8006270:	e000      	b.n	8006274 <LL_ADC_IsCalibrationOnGoing+0x1c>
 8006272:	2300      	movs	r3, #0
}
 8006274:	4618      	mov	r0, r3
 8006276:	370c      	adds	r7, #12
 8006278:	46bd      	mov	sp, r7
 800627a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800627e:	4770      	bx	lr

08006280 <LL_ADC_REG_IsConversionOngoing>:
{
 8006280:	b480      	push	{r7}
 8006282:	b083      	sub	sp, #12
 8006284:	af00      	add	r7, sp, #0
 8006286:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8006288:	687b      	ldr	r3, [r7, #4]
 800628a:	689b      	ldr	r3, [r3, #8]
 800628c:	f003 0304 	and.w	r3, r3, #4
 8006290:	2b04      	cmp	r3, #4
 8006292:	d101      	bne.n	8006298 <LL_ADC_REG_IsConversionOngoing+0x18>
 8006294:	2301      	movs	r3, #1
 8006296:	e000      	b.n	800629a <LL_ADC_REG_IsConversionOngoing+0x1a>
 8006298:	2300      	movs	r3, #0
}
 800629a:	4618      	mov	r0, r3
 800629c:	370c      	adds	r7, #12
 800629e:	46bd      	mov	sp, r7
 80062a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062a4:	4770      	bx	lr
	...

080062a8 <HAL_ADCEx_Calibration_Start>:
  *           @arg @ref ADC_SINGLE_ENDED       Channel in mode input single ended
  *           @arg @ref ADC_DIFFERENTIAL_ENDED Channel in mode input differential ended
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef *hadc, uint32_t CalibrationMode, uint32_t SingleDiff)
{
 80062a8:	b580      	push	{r7, lr}
 80062aa:	b086      	sub	sp, #24
 80062ac:	af00      	add	r7, sp, #0
 80062ae:	60f8      	str	r0, [r7, #12]
 80062b0:	60b9      	str	r1, [r7, #8]
 80062b2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
  __IO uint32_t wait_loop_index = 0UL;
 80062b4:	2300      	movs	r3, #0
 80062b6:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_SINGLE_DIFFERENTIAL(SingleDiff));

  /* Process locked */
  __HAL_LOCK(hadc);
 80062b8:	68fb      	ldr	r3, [r7, #12]
 80062ba:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 80062be:	2b01      	cmp	r3, #1
 80062c0:	d101      	bne.n	80062c6 <HAL_ADCEx_Calibration_Start+0x1e>
 80062c2:	2302      	movs	r3, #2
 80062c4:	e04c      	b.n	8006360 <HAL_ADCEx_Calibration_Start+0xb8>
 80062c6:	68fb      	ldr	r3, [r7, #12]
 80062c8:	2201      	movs	r2, #1
 80062ca:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Calibration prerequisite: ADC must be disabled. */

  /* Disable the ADC (if not already disabled) */
  tmp_hal_status = ADC_Disable(hadc);
 80062ce:	68f8      	ldr	r0, [r7, #12]
 80062d0:	f7ff fe24 	bl	8005f1c <ADC_Disable>
 80062d4:	4603      	mov	r3, r0
 80062d6:	75fb      	strb	r3, [r7, #23]

  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 80062d8:	7dfb      	ldrb	r3, [r7, #23]
 80062da:	2b00      	cmp	r3, #0
 80062dc:	d135      	bne.n	800634a <HAL_ADCEx_Calibration_Start+0xa2>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80062de:	68fb      	ldr	r3, [r7, #12]
 80062e0:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80062e2:	4b21      	ldr	r3, [pc, #132]	@ (8006368 <HAL_ADCEx_Calibration_Start+0xc0>)
 80062e4:	4013      	ands	r3, r2
 80062e6:	f043 0202 	orr.w	r2, r3, #2
 80062ea:	68fb      	ldr	r3, [r7, #12]
 80062ec:	655a      	str	r2, [r3, #84]	@ 0x54
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Start ADC calibration in mode single-ended or differential */
    LL_ADC_StartCalibration(hadc->Instance, CalibrationMode, SingleDiff);
 80062ee:	68fb      	ldr	r3, [r7, #12]
 80062f0:	681b      	ldr	r3, [r3, #0]
 80062f2:	687a      	ldr	r2, [r7, #4]
 80062f4:	68b9      	ldr	r1, [r7, #8]
 80062f6:	4618      	mov	r0, r3
 80062f8:	f7ff ff90 	bl	800621c <LL_ADC_StartCalibration>

    /* Wait for calibration completion */
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 80062fc:	e014      	b.n	8006328 <HAL_ADCEx_Calibration_Start+0x80>
    {
      wait_loop_index++;
 80062fe:	693b      	ldr	r3, [r7, #16]
 8006300:	3301      	adds	r3, #1
 8006302:	613b      	str	r3, [r7, #16]
      if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
 8006304:	693b      	ldr	r3, [r7, #16]
 8006306:	4a19      	ldr	r2, [pc, #100]	@ (800636c <HAL_ADCEx_Calibration_Start+0xc4>)
 8006308:	4293      	cmp	r3, r2
 800630a:	d30d      	bcc.n	8006328 <HAL_ADCEx_Calibration_Start+0x80>
      {
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 800630c:	68fb      	ldr	r3, [r7, #12]
 800630e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006310:	f023 0312 	bic.w	r3, r3, #18
 8006314:	f043 0210 	orr.w	r2, r3, #16
 8006318:	68fb      	ldr	r3, [r7, #12]
 800631a:	655a      	str	r2, [r3, #84]	@ 0x54
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_INTERNAL);

        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 800631c:	68fb      	ldr	r3, [r7, #12]
 800631e:	2200      	movs	r2, #0
 8006320:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_ERROR;
 8006324:	2301      	movs	r3, #1
 8006326:	e01b      	b.n	8006360 <HAL_ADCEx_Calibration_Start+0xb8>
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 8006328:	68fb      	ldr	r3, [r7, #12]
 800632a:	681b      	ldr	r3, [r3, #0]
 800632c:	4618      	mov	r0, r3
 800632e:	f7ff ff93 	bl	8006258 <LL_ADC_IsCalibrationOnGoing>
 8006332:	4603      	mov	r3, r0
 8006334:	2b00      	cmp	r3, #0
 8006336:	d1e2      	bne.n	80062fe <HAL_ADCEx_Calibration_Start+0x56>
      }
    }

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8006338:	68fb      	ldr	r3, [r7, #12]
 800633a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800633c:	f023 0303 	bic.w	r3, r3, #3
 8006340:	f043 0201 	orr.w	r2, r3, #1
 8006344:	68fb      	ldr	r3, [r7, #12]
 8006346:	655a      	str	r2, [r3, #84]	@ 0x54
 8006348:	e005      	b.n	8006356 <HAL_ADCEx_Calibration_Start+0xae>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800634a:	68fb      	ldr	r3, [r7, #12]
 800634c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800634e:	f043 0210 	orr.w	r2, r3, #16
 8006352:	68fb      	ldr	r3, [r7, #12]
 8006354:	655a      	str	r2, [r3, #84]	@ 0x54
    /* Note: No need to update variable "tmp_hal_status" here: already set    */
    /*       to state "HAL_ERROR" by function disabling the ADC.              */
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8006356:	68fb      	ldr	r3, [r7, #12]
 8006358:	2200      	movs	r2, #0
 800635a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Return function status */
  return tmp_hal_status;
 800635e:	7dfb      	ldrb	r3, [r7, #23]
}
 8006360:	4618      	mov	r0, r3
 8006362:	3718      	adds	r7, #24
 8006364:	46bd      	mov	sp, r7
 8006366:	bd80      	pop	{r7, pc}
 8006368:	ffffeefd 	.word	0xffffeefd
 800636c:	25c3f800 	.word	0x25c3f800

08006370 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, ADC_MultiModeTypeDef *multimode)
{
 8006370:	b590      	push	{r4, r7, lr}
 8006372:	b09f      	sub	sp, #124	@ 0x7c
 8006374:	af00      	add	r7, sp, #0
 8006376:	6078      	str	r0, [r7, #4]
 8006378:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800637a:	2300      	movs	r3, #0
 800637c:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77
    assert_param(IS_ADC_DUAL_DATA_MODE(multimode->DualModeData));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8006380:	687b      	ldr	r3, [r7, #4]
 8006382:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8006386:	2b01      	cmp	r3, #1
 8006388:	d101      	bne.n	800638e <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 800638a:	2302      	movs	r3, #2
 800638c:	e0be      	b.n	800650c <HAL_ADCEx_MultiModeConfigChannel+0x19c>
 800638e:	687b      	ldr	r3, [r7, #4]
 8006390:	2201      	movs	r2, #1
 8006392:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  tmphadcSlave.State = HAL_ADC_STATE_RESET;
 8006396:	2300      	movs	r3, #0
 8006398:	65fb      	str	r3, [r7, #92]	@ 0x5c
  tmphadcSlave.ErrorCode = HAL_ADC_ERROR_NONE;
 800639a:	2300      	movs	r3, #0
 800639c:	663b      	str	r3, [r7, #96]	@ 0x60

  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 800639e:	687b      	ldr	r3, [r7, #4]
 80063a0:	681b      	ldr	r3, [r3, #0]
 80063a2:	4a5c      	ldr	r2, [pc, #368]	@ (8006514 <HAL_ADCEx_MultiModeConfigChannel+0x1a4>)
 80063a4:	4293      	cmp	r3, r2
 80063a6:	d102      	bne.n	80063ae <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 80063a8:	4b5b      	ldr	r3, [pc, #364]	@ (8006518 <HAL_ADCEx_MultiModeConfigChannel+0x1a8>)
 80063aa:	60bb      	str	r3, [r7, #8]
 80063ac:	e001      	b.n	80063b2 <HAL_ADCEx_MultiModeConfigChannel+0x42>
 80063ae:	2300      	movs	r3, #0
 80063b0:	60bb      	str	r3, [r7, #8]

  if (tmphadcSlave.Instance == NULL)
 80063b2:	68bb      	ldr	r3, [r7, #8]
 80063b4:	2b00      	cmp	r3, #0
 80063b6:	d10b      	bne.n	80063d0 <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80063b8:	687b      	ldr	r3, [r7, #4]
 80063ba:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80063bc:	f043 0220 	orr.w	r2, r3, #32
 80063c0:	687b      	ldr	r3, [r7, #4]
 80063c2:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 80063c4:	687b      	ldr	r3, [r7, #4]
 80063c6:	2200      	movs	r2, #0
 80063c8:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    return HAL_ERROR;
 80063cc:	2301      	movs	r3, #1
 80063ce:	e09d      	b.n	800650c <HAL_ADCEx_MultiModeConfigChannel+0x19c>

  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DATA Format configuration                                   */
  tmphadcSlave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmphadcSlave)->Instance);
 80063d0:	68bb      	ldr	r3, [r7, #8]
 80063d2:	4618      	mov	r0, r3
 80063d4:	f7ff ff54 	bl	8006280 <LL_ADC_REG_IsConversionOngoing>
 80063d8:	6738      	str	r0, [r7, #112]	@ 0x70
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80063da:	687b      	ldr	r3, [r7, #4]
 80063dc:	681b      	ldr	r3, [r3, #0]
 80063de:	4618      	mov	r0, r3
 80063e0:	f7ff ff4e 	bl	8006280 <LL_ADC_REG_IsConversionOngoing>
 80063e4:	4603      	mov	r3, r0
 80063e6:	2b00      	cmp	r3, #0
 80063e8:	d17f      	bne.n	80064ea <HAL_ADCEx_MultiModeConfigChannel+0x17a>
      && (tmphadcSlave_conversion_on_going == 0UL))
 80063ea:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80063ec:	2b00      	cmp	r3, #0
 80063ee:	d17c      	bne.n	80064ea <HAL_ADCEx_MultiModeConfigChannel+0x17a>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 80063f0:	687b      	ldr	r3, [r7, #4]
 80063f2:	681b      	ldr	r3, [r3, #0]
 80063f4:	4a47      	ldr	r2, [pc, #284]	@ (8006514 <HAL_ADCEx_MultiModeConfigChannel+0x1a4>)
 80063f6:	4293      	cmp	r3, r2
 80063f8:	d004      	beq.n	8006404 <HAL_ADCEx_MultiModeConfigChannel+0x94>
 80063fa:	687b      	ldr	r3, [r7, #4]
 80063fc:	681b      	ldr	r3, [r3, #0]
 80063fe:	4a46      	ldr	r2, [pc, #280]	@ (8006518 <HAL_ADCEx_MultiModeConfigChannel+0x1a8>)
 8006400:	4293      	cmp	r3, r2
 8006402:	d101      	bne.n	8006408 <HAL_ADCEx_MultiModeConfigChannel+0x98>
 8006404:	4b45      	ldr	r3, [pc, #276]	@ (800651c <HAL_ADCEx_MultiModeConfigChannel+0x1ac>)
 8006406:	e000      	b.n	800640a <HAL_ADCEx_MultiModeConfigChannel+0x9a>
 8006408:	4b45      	ldr	r3, [pc, #276]	@ (8006520 <HAL_ADCEx_MultiModeConfigChannel+0x1b0>)
 800640a:	66fb      	str	r3, [r7, #108]	@ 0x6c

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 800640c:	683b      	ldr	r3, [r7, #0]
 800640e:	681b      	ldr	r3, [r3, #0]
 8006410:	2b00      	cmp	r3, #0
 8006412:	d039      	beq.n	8006488 <HAL_ADCEx_MultiModeConfigChannel+0x118>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_DAMDF, multimode->DualModeData);
 8006414:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006416:	689b      	ldr	r3, [r3, #8]
 8006418:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 800641c:	683b      	ldr	r3, [r7, #0]
 800641e:	685b      	ldr	r3, [r3, #4]
 8006420:	431a      	orrs	r2, r3
 8006422:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006424:	609a      	str	r2, [r3, #8]
      /*      from 1 to 8 clock cycles for 12 bits                              */
      /*      from 1 to 6 clock cycles for 10 and 8 bits                        */
      /*    If a higher delay is selected, it will be clipped to maximum delay  */
      /*    range                                                               */

      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8006426:	687b      	ldr	r3, [r7, #4]
 8006428:	681b      	ldr	r3, [r3, #0]
 800642a:	4a3a      	ldr	r2, [pc, #232]	@ (8006514 <HAL_ADCEx_MultiModeConfigChannel+0x1a4>)
 800642c:	4293      	cmp	r3, r2
 800642e:	d004      	beq.n	800643a <HAL_ADCEx_MultiModeConfigChannel+0xca>
 8006430:	687b      	ldr	r3, [r7, #4]
 8006432:	681b      	ldr	r3, [r3, #0]
 8006434:	4a38      	ldr	r2, [pc, #224]	@ (8006518 <HAL_ADCEx_MultiModeConfigChannel+0x1a8>)
 8006436:	4293      	cmp	r3, r2
 8006438:	d10e      	bne.n	8006458 <HAL_ADCEx_MultiModeConfigChannel+0xe8>
 800643a:	4836      	ldr	r0, [pc, #216]	@ (8006514 <HAL_ADCEx_MultiModeConfigChannel+0x1a4>)
 800643c:	f7ff feda 	bl	80061f4 <LL_ADC_IsEnabled>
 8006440:	4604      	mov	r4, r0
 8006442:	4835      	ldr	r0, [pc, #212]	@ (8006518 <HAL_ADCEx_MultiModeConfigChannel+0x1a8>)
 8006444:	f7ff fed6 	bl	80061f4 <LL_ADC_IsEnabled>
 8006448:	4603      	mov	r3, r0
 800644a:	4323      	orrs	r3, r4
 800644c:	2b00      	cmp	r3, #0
 800644e:	bf0c      	ite	eq
 8006450:	2301      	moveq	r3, #1
 8006452:	2300      	movne	r3, #0
 8006454:	b2db      	uxtb	r3, r3
 8006456:	e008      	b.n	800646a <HAL_ADCEx_MultiModeConfigChannel+0xfa>
 8006458:	4832      	ldr	r0, [pc, #200]	@ (8006524 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>)
 800645a:	f7ff fecb 	bl	80061f4 <LL_ADC_IsEnabled>
 800645e:	4603      	mov	r3, r0
 8006460:	2b00      	cmp	r3, #0
 8006462:	bf0c      	ite	eq
 8006464:	2301      	moveq	r3, #1
 8006466:	2300      	movne	r3, #0
 8006468:	b2db      	uxtb	r3, r3
 800646a:	2b00      	cmp	r3, #0
 800646c:	d047      	beq.n	80064fe <HAL_ADCEx_MultiModeConfigChannel+0x18e>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 800646e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006470:	689a      	ldr	r2, [r3, #8]
 8006472:	4b2d      	ldr	r3, [pc, #180]	@ (8006528 <HAL_ADCEx_MultiModeConfigChannel+0x1b8>)
 8006474:	4013      	ands	r3, r2
 8006476:	683a      	ldr	r2, [r7, #0]
 8006478:	6811      	ldr	r1, [r2, #0]
 800647a:	683a      	ldr	r2, [r7, #0]
 800647c:	6892      	ldr	r2, [r2, #8]
 800647e:	430a      	orrs	r2, r1
 8006480:	431a      	orrs	r2, r3
 8006482:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006484:	609a      	str	r2, [r3, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8006486:	e03a      	b.n	80064fe <HAL_ADCEx_MultiModeConfigChannel+0x18e>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DAMDF);
 8006488:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800648a:	689b      	ldr	r3, [r3, #8]
 800648c:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8006490:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006492:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8006494:	687b      	ldr	r3, [r7, #4]
 8006496:	681b      	ldr	r3, [r3, #0]
 8006498:	4a1e      	ldr	r2, [pc, #120]	@ (8006514 <HAL_ADCEx_MultiModeConfigChannel+0x1a4>)
 800649a:	4293      	cmp	r3, r2
 800649c:	d004      	beq.n	80064a8 <HAL_ADCEx_MultiModeConfigChannel+0x138>
 800649e:	687b      	ldr	r3, [r7, #4]
 80064a0:	681b      	ldr	r3, [r3, #0]
 80064a2:	4a1d      	ldr	r2, [pc, #116]	@ (8006518 <HAL_ADCEx_MultiModeConfigChannel+0x1a8>)
 80064a4:	4293      	cmp	r3, r2
 80064a6:	d10e      	bne.n	80064c6 <HAL_ADCEx_MultiModeConfigChannel+0x156>
 80064a8:	481a      	ldr	r0, [pc, #104]	@ (8006514 <HAL_ADCEx_MultiModeConfigChannel+0x1a4>)
 80064aa:	f7ff fea3 	bl	80061f4 <LL_ADC_IsEnabled>
 80064ae:	4604      	mov	r4, r0
 80064b0:	4819      	ldr	r0, [pc, #100]	@ (8006518 <HAL_ADCEx_MultiModeConfigChannel+0x1a8>)
 80064b2:	f7ff fe9f 	bl	80061f4 <LL_ADC_IsEnabled>
 80064b6:	4603      	mov	r3, r0
 80064b8:	4323      	orrs	r3, r4
 80064ba:	2b00      	cmp	r3, #0
 80064bc:	bf0c      	ite	eq
 80064be:	2301      	moveq	r3, #1
 80064c0:	2300      	movne	r3, #0
 80064c2:	b2db      	uxtb	r3, r3
 80064c4:	e008      	b.n	80064d8 <HAL_ADCEx_MultiModeConfigChannel+0x168>
 80064c6:	4817      	ldr	r0, [pc, #92]	@ (8006524 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>)
 80064c8:	f7ff fe94 	bl	80061f4 <LL_ADC_IsEnabled>
 80064cc:	4603      	mov	r3, r0
 80064ce:	2b00      	cmp	r3, #0
 80064d0:	bf0c      	ite	eq
 80064d2:	2301      	moveq	r3, #1
 80064d4:	2300      	movne	r3, #0
 80064d6:	b2db      	uxtb	r3, r3
 80064d8:	2b00      	cmp	r3, #0
 80064da:	d010      	beq.n	80064fe <HAL_ADCEx_MultiModeConfigChannel+0x18e>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 80064dc:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80064de:	689a      	ldr	r2, [r3, #8]
 80064e0:	4b11      	ldr	r3, [pc, #68]	@ (8006528 <HAL_ADCEx_MultiModeConfigChannel+0x1b8>)
 80064e2:	4013      	ands	r3, r2
 80064e4:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 80064e6:	6093      	str	r3, [r2, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 80064e8:	e009      	b.n	80064fe <HAL_ADCEx_MultiModeConfigChannel+0x18e>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80064ea:	687b      	ldr	r3, [r7, #4]
 80064ec:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80064ee:	f043 0220 	orr.w	r2, r3, #32
 80064f2:	687b      	ldr	r3, [r7, #4]
 80064f4:	655a      	str	r2, [r3, #84]	@ 0x54

    tmp_hal_status = HAL_ERROR;
 80064f6:	2301      	movs	r3, #1
 80064f8:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77
 80064fc:	e000      	b.n	8006500 <HAL_ADCEx_MultiModeConfigChannel+0x190>
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 80064fe:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8006500:	687b      	ldr	r3, [r7, #4]
 8006502:	2200      	movs	r2, #0
 8006504:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Return function status */
  return tmp_hal_status;
 8006508:	f897 3077 	ldrb.w	r3, [r7, #119]	@ 0x77
}
 800650c:	4618      	mov	r0, r3
 800650e:	377c      	adds	r7, #124	@ 0x7c
 8006510:	46bd      	mov	sp, r7
 8006512:	bd90      	pop	{r4, r7, pc}
 8006514:	40022000 	.word	0x40022000
 8006518:	40022100 	.word	0x40022100
 800651c:	40022300 	.word	0x40022300
 8006520:	58026300 	.word	0x58026300
 8006524:	58026000 	.word	0x58026000
 8006528:	fffff0e0 	.word	0xfffff0e0

0800652c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800652c:	b480      	push	{r7}
 800652e:	b085      	sub	sp, #20
 8006530:	af00      	add	r7, sp, #0
 8006532:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8006534:	687b      	ldr	r3, [r7, #4]
 8006536:	f003 0307 	and.w	r3, r3, #7
 800653a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800653c:	4b0b      	ldr	r3, [pc, #44]	@ (800656c <__NVIC_SetPriorityGrouping+0x40>)
 800653e:	68db      	ldr	r3, [r3, #12]
 8006540:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8006542:	68ba      	ldr	r2, [r7, #8]
 8006544:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8006548:	4013      	ands	r3, r2
 800654a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800654c:	68fb      	ldr	r3, [r7, #12]
 800654e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8006550:	68bb      	ldr	r3, [r7, #8]
 8006552:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8006554:	4b06      	ldr	r3, [pc, #24]	@ (8006570 <__NVIC_SetPriorityGrouping+0x44>)
 8006556:	4313      	orrs	r3, r2
 8006558:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800655a:	4a04      	ldr	r2, [pc, #16]	@ (800656c <__NVIC_SetPriorityGrouping+0x40>)
 800655c:	68bb      	ldr	r3, [r7, #8]
 800655e:	60d3      	str	r3, [r2, #12]
}
 8006560:	bf00      	nop
 8006562:	3714      	adds	r7, #20
 8006564:	46bd      	mov	sp, r7
 8006566:	f85d 7b04 	ldr.w	r7, [sp], #4
 800656a:	4770      	bx	lr
 800656c:	e000ed00 	.word	0xe000ed00
 8006570:	05fa0000 	.word	0x05fa0000

08006574 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8006574:	b480      	push	{r7}
 8006576:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8006578:	4b04      	ldr	r3, [pc, #16]	@ (800658c <__NVIC_GetPriorityGrouping+0x18>)
 800657a:	68db      	ldr	r3, [r3, #12]
 800657c:	0a1b      	lsrs	r3, r3, #8
 800657e:	f003 0307 	and.w	r3, r3, #7
}
 8006582:	4618      	mov	r0, r3
 8006584:	46bd      	mov	sp, r7
 8006586:	f85d 7b04 	ldr.w	r7, [sp], #4
 800658a:	4770      	bx	lr
 800658c:	e000ed00 	.word	0xe000ed00

08006590 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8006590:	b480      	push	{r7}
 8006592:	b083      	sub	sp, #12
 8006594:	af00      	add	r7, sp, #0
 8006596:	4603      	mov	r3, r0
 8006598:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 800659a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800659e:	2b00      	cmp	r3, #0
 80065a0:	db0b      	blt.n	80065ba <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80065a2:	88fb      	ldrh	r3, [r7, #6]
 80065a4:	f003 021f 	and.w	r2, r3, #31
 80065a8:	4907      	ldr	r1, [pc, #28]	@ (80065c8 <__NVIC_EnableIRQ+0x38>)
 80065aa:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80065ae:	095b      	lsrs	r3, r3, #5
 80065b0:	2001      	movs	r0, #1
 80065b2:	fa00 f202 	lsl.w	r2, r0, r2
 80065b6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80065ba:	bf00      	nop
 80065bc:	370c      	adds	r7, #12
 80065be:	46bd      	mov	sp, r7
 80065c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065c4:	4770      	bx	lr
 80065c6:	bf00      	nop
 80065c8:	e000e100 	.word	0xe000e100

080065cc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80065cc:	b480      	push	{r7}
 80065ce:	b083      	sub	sp, #12
 80065d0:	af00      	add	r7, sp, #0
 80065d2:	4603      	mov	r3, r0
 80065d4:	6039      	str	r1, [r7, #0]
 80065d6:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 80065d8:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80065dc:	2b00      	cmp	r3, #0
 80065de:	db0a      	blt.n	80065f6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80065e0:	683b      	ldr	r3, [r7, #0]
 80065e2:	b2da      	uxtb	r2, r3
 80065e4:	490c      	ldr	r1, [pc, #48]	@ (8006618 <__NVIC_SetPriority+0x4c>)
 80065e6:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80065ea:	0112      	lsls	r2, r2, #4
 80065ec:	b2d2      	uxtb	r2, r2
 80065ee:	440b      	add	r3, r1
 80065f0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80065f4:	e00a      	b.n	800660c <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80065f6:	683b      	ldr	r3, [r7, #0]
 80065f8:	b2da      	uxtb	r2, r3
 80065fa:	4908      	ldr	r1, [pc, #32]	@ (800661c <__NVIC_SetPriority+0x50>)
 80065fc:	88fb      	ldrh	r3, [r7, #6]
 80065fe:	f003 030f 	and.w	r3, r3, #15
 8006602:	3b04      	subs	r3, #4
 8006604:	0112      	lsls	r2, r2, #4
 8006606:	b2d2      	uxtb	r2, r2
 8006608:	440b      	add	r3, r1
 800660a:	761a      	strb	r2, [r3, #24]
}
 800660c:	bf00      	nop
 800660e:	370c      	adds	r7, #12
 8006610:	46bd      	mov	sp, r7
 8006612:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006616:	4770      	bx	lr
 8006618:	e000e100 	.word	0xe000e100
 800661c:	e000ed00 	.word	0xe000ed00

08006620 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8006620:	b480      	push	{r7}
 8006622:	b089      	sub	sp, #36	@ 0x24
 8006624:	af00      	add	r7, sp, #0
 8006626:	60f8      	str	r0, [r7, #12]
 8006628:	60b9      	str	r1, [r7, #8]
 800662a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800662c:	68fb      	ldr	r3, [r7, #12]
 800662e:	f003 0307 	and.w	r3, r3, #7
 8006632:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8006634:	69fb      	ldr	r3, [r7, #28]
 8006636:	f1c3 0307 	rsb	r3, r3, #7
 800663a:	2b04      	cmp	r3, #4
 800663c:	bf28      	it	cs
 800663e:	2304      	movcs	r3, #4
 8006640:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8006642:	69fb      	ldr	r3, [r7, #28]
 8006644:	3304      	adds	r3, #4
 8006646:	2b06      	cmp	r3, #6
 8006648:	d902      	bls.n	8006650 <NVIC_EncodePriority+0x30>
 800664a:	69fb      	ldr	r3, [r7, #28]
 800664c:	3b03      	subs	r3, #3
 800664e:	e000      	b.n	8006652 <NVIC_EncodePriority+0x32>
 8006650:	2300      	movs	r3, #0
 8006652:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8006654:	f04f 32ff 	mov.w	r2, #4294967295
 8006658:	69bb      	ldr	r3, [r7, #24]
 800665a:	fa02 f303 	lsl.w	r3, r2, r3
 800665e:	43da      	mvns	r2, r3
 8006660:	68bb      	ldr	r3, [r7, #8]
 8006662:	401a      	ands	r2, r3
 8006664:	697b      	ldr	r3, [r7, #20]
 8006666:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8006668:	f04f 31ff 	mov.w	r1, #4294967295
 800666c:	697b      	ldr	r3, [r7, #20]
 800666e:	fa01 f303 	lsl.w	r3, r1, r3
 8006672:	43d9      	mvns	r1, r3
 8006674:	687b      	ldr	r3, [r7, #4]
 8006676:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8006678:	4313      	orrs	r3, r2
         );
}
 800667a:	4618      	mov	r0, r3
 800667c:	3724      	adds	r7, #36	@ 0x24
 800667e:	46bd      	mov	sp, r7
 8006680:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006684:	4770      	bx	lr
	...

08006688 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8006688:	b580      	push	{r7, lr}
 800668a:	b082      	sub	sp, #8
 800668c:	af00      	add	r7, sp, #0
 800668e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8006690:	687b      	ldr	r3, [r7, #4]
 8006692:	3b01      	subs	r3, #1
 8006694:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8006698:	d301      	bcc.n	800669e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800669a:	2301      	movs	r3, #1
 800669c:	e00f      	b.n	80066be <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800669e:	4a0a      	ldr	r2, [pc, #40]	@ (80066c8 <SysTick_Config+0x40>)
 80066a0:	687b      	ldr	r3, [r7, #4]
 80066a2:	3b01      	subs	r3, #1
 80066a4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80066a6:	210f      	movs	r1, #15
 80066a8:	f04f 30ff 	mov.w	r0, #4294967295
 80066ac:	f7ff ff8e 	bl	80065cc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80066b0:	4b05      	ldr	r3, [pc, #20]	@ (80066c8 <SysTick_Config+0x40>)
 80066b2:	2200      	movs	r2, #0
 80066b4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80066b6:	4b04      	ldr	r3, [pc, #16]	@ (80066c8 <SysTick_Config+0x40>)
 80066b8:	2207      	movs	r2, #7
 80066ba:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80066bc:	2300      	movs	r3, #0
}
 80066be:	4618      	mov	r0, r3
 80066c0:	3708      	adds	r7, #8
 80066c2:	46bd      	mov	sp, r7
 80066c4:	bd80      	pop	{r7, pc}
 80066c6:	bf00      	nop
 80066c8:	e000e010 	.word	0xe000e010

080066cc <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80066cc:	b580      	push	{r7, lr}
 80066ce:	b082      	sub	sp, #8
 80066d0:	af00      	add	r7, sp, #0
 80066d2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80066d4:	6878      	ldr	r0, [r7, #4]
 80066d6:	f7ff ff29 	bl	800652c <__NVIC_SetPriorityGrouping>
}
 80066da:	bf00      	nop
 80066dc:	3708      	adds	r7, #8
 80066de:	46bd      	mov	sp, r7
 80066e0:	bd80      	pop	{r7, pc}

080066e2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80066e2:	b580      	push	{r7, lr}
 80066e4:	b086      	sub	sp, #24
 80066e6:	af00      	add	r7, sp, #0
 80066e8:	4603      	mov	r3, r0
 80066ea:	60b9      	str	r1, [r7, #8]
 80066ec:	607a      	str	r2, [r7, #4]
 80066ee:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80066f0:	f7ff ff40 	bl	8006574 <__NVIC_GetPriorityGrouping>
 80066f4:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80066f6:	687a      	ldr	r2, [r7, #4]
 80066f8:	68b9      	ldr	r1, [r7, #8]
 80066fa:	6978      	ldr	r0, [r7, #20]
 80066fc:	f7ff ff90 	bl	8006620 <NVIC_EncodePriority>
 8006700:	4602      	mov	r2, r0
 8006702:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8006706:	4611      	mov	r1, r2
 8006708:	4618      	mov	r0, r3
 800670a:	f7ff ff5f 	bl	80065cc <__NVIC_SetPriority>
}
 800670e:	bf00      	nop
 8006710:	3718      	adds	r7, #24
 8006712:	46bd      	mov	sp, r7
 8006714:	bd80      	pop	{r7, pc}

08006716 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8006716:	b580      	push	{r7, lr}
 8006718:	b082      	sub	sp, #8
 800671a:	af00      	add	r7, sp, #0
 800671c:	4603      	mov	r3, r0
 800671e:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8006720:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8006724:	4618      	mov	r0, r3
 8006726:	f7ff ff33 	bl	8006590 <__NVIC_EnableIRQ>
}
 800672a:	bf00      	nop
 800672c:	3708      	adds	r7, #8
 800672e:	46bd      	mov	sp, r7
 8006730:	bd80      	pop	{r7, pc}

08006732 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8006732:	b580      	push	{r7, lr}
 8006734:	b082      	sub	sp, #8
 8006736:	af00      	add	r7, sp, #0
 8006738:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800673a:	6878      	ldr	r0, [r7, #4]
 800673c:	f7ff ffa4 	bl	8006688 <SysTick_Config>
 8006740:	4603      	mov	r3, r0
}
 8006742:	4618      	mov	r0, r3
 8006744:	3708      	adds	r7, #8
 8006746:	46bd      	mov	sp, r7
 8006748:	bd80      	pop	{r7, pc}
	...

0800674c <HAL_MPU_Disable>:
/**
  * @brief  Disables the MPU
  * @retval None
  */
void HAL_MPU_Disable(void)
{
 800674c:	b480      	push	{r7}
 800674e:	af00      	add	r7, sp, #0
  __ASM volatile ("dmb 0xF":::"memory");
 8006750:	f3bf 8f5f 	dmb	sy
}
 8006754:	bf00      	nop
  /* Make sure outstanding transfers are done */
  __DMB();

  /* Disable fault exceptions */
  SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
 8006756:	4b07      	ldr	r3, [pc, #28]	@ (8006774 <HAL_MPU_Disable+0x28>)
 8006758:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800675a:	4a06      	ldr	r2, [pc, #24]	@ (8006774 <HAL_MPU_Disable+0x28>)
 800675c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006760:	6253      	str	r3, [r2, #36]	@ 0x24

  /* Disable the MPU and clear the control register*/
  MPU->CTRL = 0;
 8006762:	4b05      	ldr	r3, [pc, #20]	@ (8006778 <HAL_MPU_Disable+0x2c>)
 8006764:	2200      	movs	r2, #0
 8006766:	605a      	str	r2, [r3, #4]
}
 8006768:	bf00      	nop
 800676a:	46bd      	mov	sp, r7
 800676c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006770:	4770      	bx	lr
 8006772:	bf00      	nop
 8006774:	e000ed00 	.word	0xe000ed00
 8006778:	e000ed90 	.word	0xe000ed90

0800677c <HAL_MPU_Enable>:
  *            @arg MPU_PRIVILEGED_DEFAULT
  *            @arg MPU_HFNMI_PRIVDEF
  * @retval None
  */
void HAL_MPU_Enable(uint32_t MPU_Control)
{
 800677c:	b480      	push	{r7}
 800677e:	b083      	sub	sp, #12
 8006780:	af00      	add	r7, sp, #0
 8006782:	6078      	str	r0, [r7, #4]
  /* Enable the MPU */
  MPU->CTRL = MPU_Control | MPU_CTRL_ENABLE_Msk;
 8006784:	4a0b      	ldr	r2, [pc, #44]	@ (80067b4 <HAL_MPU_Enable+0x38>)
 8006786:	687b      	ldr	r3, [r7, #4]
 8006788:	f043 0301 	orr.w	r3, r3, #1
 800678c:	6053      	str	r3, [r2, #4]

  /* Enable fault exceptions */
  SCB->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk;
 800678e:	4b0a      	ldr	r3, [pc, #40]	@ (80067b8 <HAL_MPU_Enable+0x3c>)
 8006790:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006792:	4a09      	ldr	r2, [pc, #36]	@ (80067b8 <HAL_MPU_Enable+0x3c>)
 8006794:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006798:	6253      	str	r3, [r2, #36]	@ 0x24
  __ASM volatile ("dsb 0xF":::"memory");
 800679a:	f3bf 8f4f 	dsb	sy
}
 800679e:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 80067a0:	f3bf 8f6f 	isb	sy
}
 80067a4:	bf00      	nop

  /* Ensure MPU setting take effects */
  __DSB();
  __ISB();
}
 80067a6:	bf00      	nop
 80067a8:	370c      	adds	r7, #12
 80067aa:	46bd      	mov	sp, r7
 80067ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067b0:	4770      	bx	lr
 80067b2:	bf00      	nop
 80067b4:	e000ed90 	.word	0xe000ed90
 80067b8:	e000ed00 	.word	0xe000ed00

080067bc <HAL_MPU_ConfigRegion>:
  * @param MPU_Init Pointer to a MPU_Region_InitTypeDef structure that contains
  *                the initialization and configuration information.
  * @retval None
  */
void HAL_MPU_ConfigRegion(const MPU_Region_InitTypeDef *MPU_Init)
{
 80067bc:	b480      	push	{r7}
 80067be:	b083      	sub	sp, #12
 80067c0:	af00      	add	r7, sp, #0
 80067c2:	6078      	str	r0, [r7, #4]
  assert_param(IS_MPU_ACCESS_BUFFERABLE(MPU_Init->IsBufferable));
  assert_param(IS_MPU_SUB_REGION_DISABLE(MPU_Init->SubRegionDisable));
  assert_param(IS_MPU_REGION_SIZE(MPU_Init->Size));

  /* Set the Region number */
  MPU->RNR = MPU_Init->Number;
 80067c4:	687b      	ldr	r3, [r7, #4]
 80067c6:	785a      	ldrb	r2, [r3, #1]
 80067c8:	4b1b      	ldr	r3, [pc, #108]	@ (8006838 <HAL_MPU_ConfigRegion+0x7c>)
 80067ca:	609a      	str	r2, [r3, #8]

  /* Disable the Region */
  CLEAR_BIT(MPU->RASR, MPU_RASR_ENABLE_Msk);
 80067cc:	4b1a      	ldr	r3, [pc, #104]	@ (8006838 <HAL_MPU_ConfigRegion+0x7c>)
 80067ce:	691b      	ldr	r3, [r3, #16]
 80067d0:	4a19      	ldr	r2, [pc, #100]	@ (8006838 <HAL_MPU_ConfigRegion+0x7c>)
 80067d2:	f023 0301 	bic.w	r3, r3, #1
 80067d6:	6113      	str	r3, [r2, #16]

  /* Apply configuration */
  MPU->RBAR = MPU_Init->BaseAddress;
 80067d8:	4a17      	ldr	r2, [pc, #92]	@ (8006838 <HAL_MPU_ConfigRegion+0x7c>)
 80067da:	687b      	ldr	r3, [r7, #4]
 80067dc:	685b      	ldr	r3, [r3, #4]
 80067de:	60d3      	str	r3, [r2, #12]
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 80067e0:	687b      	ldr	r3, [r7, #4]
 80067e2:	7b1b      	ldrb	r3, [r3, #12]
 80067e4:	071a      	lsls	r2, r3, #28
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 80067e6:	687b      	ldr	r3, [r7, #4]
 80067e8:	7adb      	ldrb	r3, [r3, #11]
 80067ea:	061b      	lsls	r3, r3, #24
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 80067ec:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 80067ee:	687b      	ldr	r3, [r7, #4]
 80067f0:	7a9b      	ldrb	r3, [r3, #10]
 80067f2:	04db      	lsls	r3, r3, #19
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 80067f4:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 80067f6:	687b      	ldr	r3, [r7, #4]
 80067f8:	7b5b      	ldrb	r3, [r3, #13]
 80067fa:	049b      	lsls	r3, r3, #18
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 80067fc:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 80067fe:	687b      	ldr	r3, [r7, #4]
 8006800:	7b9b      	ldrb	r3, [r3, #14]
 8006802:	045b      	lsls	r3, r3, #17
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8006804:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8006806:	687b      	ldr	r3, [r7, #4]
 8006808:	7bdb      	ldrb	r3, [r3, #15]
 800680a:	041b      	lsls	r3, r3, #16
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 800680c:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 800680e:	687b      	ldr	r3, [r7, #4]
 8006810:	7a5b      	ldrb	r3, [r3, #9]
 8006812:	021b      	lsls	r3, r3, #8
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8006814:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8006816:	687b      	ldr	r3, [r7, #4]
 8006818:	7a1b      	ldrb	r3, [r3, #8]
 800681a:	005b      	lsls	r3, r3, #1
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 800681c:	4313      	orrs	r3, r2
              ((uint32_t)MPU_Init->Enable                  << MPU_RASR_ENABLE_Pos);
 800681e:	687a      	ldr	r2, [r7, #4]
 8006820:	7812      	ldrb	r2, [r2, #0]
 8006822:	4611      	mov	r1, r2
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8006824:	4a04      	ldr	r2, [pc, #16]	@ (8006838 <HAL_MPU_ConfigRegion+0x7c>)
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8006826:	430b      	orrs	r3, r1
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8006828:	6113      	str	r3, [r2, #16]
}
 800682a:	bf00      	nop
 800682c:	370c      	adds	r7, #12
 800682e:	46bd      	mov	sp, r7
 8006830:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006834:	4770      	bx	lr
 8006836:	bf00      	nop
 8006838:	e000ed90 	.word	0xe000ed90

0800683c <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800683c:	b580      	push	{r7, lr}
 800683e:	b086      	sub	sp, #24
 8006840:	af00      	add	r7, sp, #0
 8006842:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;
  const __IO uint32_t *enableRegister;

  uint32_t tickstart = HAL_GetTick();
 8006844:	f7fe f8f0 	bl	8004a28 <HAL_GetTick>
 8006848:	6138      	str	r0, [r7, #16]

 /* Check the DMA peripheral handle */
  if(hdma == NULL)
 800684a:	687b      	ldr	r3, [r7, #4]
 800684c:	2b00      	cmp	r3, #0
 800684e:	d101      	bne.n	8006854 <HAL_DMA_Abort+0x18>
  {
    return HAL_ERROR;
 8006850:	2301      	movs	r3, #1
 8006852:	e2dc      	b.n	8006e0e <HAL_DMA_Abort+0x5d2>
  }

  /* Check the DMA peripheral state */
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8006854:	687b      	ldr	r3, [r7, #4]
 8006856:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800685a:	b2db      	uxtb	r3, r3
 800685c:	2b02      	cmp	r3, #2
 800685e:	d008      	beq.n	8006872 <HAL_DMA_Abort+0x36>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8006860:	687b      	ldr	r3, [r7, #4]
 8006862:	2280      	movs	r2, #128	@ 0x80
 8006864:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8006866:	687b      	ldr	r3, [r7, #4]
 8006868:	2200      	movs	r2, #0
 800686a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    return HAL_ERROR;
 800686e:	2301      	movs	r3, #1
 8006870:	e2cd      	b.n	8006e0e <HAL_DMA_Abort+0x5d2>
  }
  else
  {
    /* Disable all the transfer interrupts */
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8006872:	687b      	ldr	r3, [r7, #4]
 8006874:	681b      	ldr	r3, [r3, #0]
 8006876:	4a76      	ldr	r2, [pc, #472]	@ (8006a50 <HAL_DMA_Abort+0x214>)
 8006878:	4293      	cmp	r3, r2
 800687a:	d04a      	beq.n	8006912 <HAL_DMA_Abort+0xd6>
 800687c:	687b      	ldr	r3, [r7, #4]
 800687e:	681b      	ldr	r3, [r3, #0]
 8006880:	4a74      	ldr	r2, [pc, #464]	@ (8006a54 <HAL_DMA_Abort+0x218>)
 8006882:	4293      	cmp	r3, r2
 8006884:	d045      	beq.n	8006912 <HAL_DMA_Abort+0xd6>
 8006886:	687b      	ldr	r3, [r7, #4]
 8006888:	681b      	ldr	r3, [r3, #0]
 800688a:	4a73      	ldr	r2, [pc, #460]	@ (8006a58 <HAL_DMA_Abort+0x21c>)
 800688c:	4293      	cmp	r3, r2
 800688e:	d040      	beq.n	8006912 <HAL_DMA_Abort+0xd6>
 8006890:	687b      	ldr	r3, [r7, #4]
 8006892:	681b      	ldr	r3, [r3, #0]
 8006894:	4a71      	ldr	r2, [pc, #452]	@ (8006a5c <HAL_DMA_Abort+0x220>)
 8006896:	4293      	cmp	r3, r2
 8006898:	d03b      	beq.n	8006912 <HAL_DMA_Abort+0xd6>
 800689a:	687b      	ldr	r3, [r7, #4]
 800689c:	681b      	ldr	r3, [r3, #0]
 800689e:	4a70      	ldr	r2, [pc, #448]	@ (8006a60 <HAL_DMA_Abort+0x224>)
 80068a0:	4293      	cmp	r3, r2
 80068a2:	d036      	beq.n	8006912 <HAL_DMA_Abort+0xd6>
 80068a4:	687b      	ldr	r3, [r7, #4]
 80068a6:	681b      	ldr	r3, [r3, #0]
 80068a8:	4a6e      	ldr	r2, [pc, #440]	@ (8006a64 <HAL_DMA_Abort+0x228>)
 80068aa:	4293      	cmp	r3, r2
 80068ac:	d031      	beq.n	8006912 <HAL_DMA_Abort+0xd6>
 80068ae:	687b      	ldr	r3, [r7, #4]
 80068b0:	681b      	ldr	r3, [r3, #0]
 80068b2:	4a6d      	ldr	r2, [pc, #436]	@ (8006a68 <HAL_DMA_Abort+0x22c>)
 80068b4:	4293      	cmp	r3, r2
 80068b6:	d02c      	beq.n	8006912 <HAL_DMA_Abort+0xd6>
 80068b8:	687b      	ldr	r3, [r7, #4]
 80068ba:	681b      	ldr	r3, [r3, #0]
 80068bc:	4a6b      	ldr	r2, [pc, #428]	@ (8006a6c <HAL_DMA_Abort+0x230>)
 80068be:	4293      	cmp	r3, r2
 80068c0:	d027      	beq.n	8006912 <HAL_DMA_Abort+0xd6>
 80068c2:	687b      	ldr	r3, [r7, #4]
 80068c4:	681b      	ldr	r3, [r3, #0]
 80068c6:	4a6a      	ldr	r2, [pc, #424]	@ (8006a70 <HAL_DMA_Abort+0x234>)
 80068c8:	4293      	cmp	r3, r2
 80068ca:	d022      	beq.n	8006912 <HAL_DMA_Abort+0xd6>
 80068cc:	687b      	ldr	r3, [r7, #4]
 80068ce:	681b      	ldr	r3, [r3, #0]
 80068d0:	4a68      	ldr	r2, [pc, #416]	@ (8006a74 <HAL_DMA_Abort+0x238>)
 80068d2:	4293      	cmp	r3, r2
 80068d4:	d01d      	beq.n	8006912 <HAL_DMA_Abort+0xd6>
 80068d6:	687b      	ldr	r3, [r7, #4]
 80068d8:	681b      	ldr	r3, [r3, #0]
 80068da:	4a67      	ldr	r2, [pc, #412]	@ (8006a78 <HAL_DMA_Abort+0x23c>)
 80068dc:	4293      	cmp	r3, r2
 80068de:	d018      	beq.n	8006912 <HAL_DMA_Abort+0xd6>
 80068e0:	687b      	ldr	r3, [r7, #4]
 80068e2:	681b      	ldr	r3, [r3, #0]
 80068e4:	4a65      	ldr	r2, [pc, #404]	@ (8006a7c <HAL_DMA_Abort+0x240>)
 80068e6:	4293      	cmp	r3, r2
 80068e8:	d013      	beq.n	8006912 <HAL_DMA_Abort+0xd6>
 80068ea:	687b      	ldr	r3, [r7, #4]
 80068ec:	681b      	ldr	r3, [r3, #0]
 80068ee:	4a64      	ldr	r2, [pc, #400]	@ (8006a80 <HAL_DMA_Abort+0x244>)
 80068f0:	4293      	cmp	r3, r2
 80068f2:	d00e      	beq.n	8006912 <HAL_DMA_Abort+0xd6>
 80068f4:	687b      	ldr	r3, [r7, #4]
 80068f6:	681b      	ldr	r3, [r3, #0]
 80068f8:	4a62      	ldr	r2, [pc, #392]	@ (8006a84 <HAL_DMA_Abort+0x248>)
 80068fa:	4293      	cmp	r3, r2
 80068fc:	d009      	beq.n	8006912 <HAL_DMA_Abort+0xd6>
 80068fe:	687b      	ldr	r3, [r7, #4]
 8006900:	681b      	ldr	r3, [r3, #0]
 8006902:	4a61      	ldr	r2, [pc, #388]	@ (8006a88 <HAL_DMA_Abort+0x24c>)
 8006904:	4293      	cmp	r3, r2
 8006906:	d004      	beq.n	8006912 <HAL_DMA_Abort+0xd6>
 8006908:	687b      	ldr	r3, [r7, #4]
 800690a:	681b      	ldr	r3, [r3, #0]
 800690c:	4a5f      	ldr	r2, [pc, #380]	@ (8006a8c <HAL_DMA_Abort+0x250>)
 800690e:	4293      	cmp	r3, r2
 8006910:	d101      	bne.n	8006916 <HAL_DMA_Abort+0xda>
 8006912:	2301      	movs	r3, #1
 8006914:	e000      	b.n	8006918 <HAL_DMA_Abort+0xdc>
 8006916:	2300      	movs	r3, #0
 8006918:	2b00      	cmp	r3, #0
 800691a:	d013      	beq.n	8006944 <HAL_DMA_Abort+0x108>
    {
       /* Disable DMA All Interrupts  */
      ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT);
 800691c:	687b      	ldr	r3, [r7, #4]
 800691e:	681b      	ldr	r3, [r3, #0]
 8006920:	681a      	ldr	r2, [r3, #0]
 8006922:	687b      	ldr	r3, [r7, #4]
 8006924:	681b      	ldr	r3, [r3, #0]
 8006926:	f022 021e 	bic.w	r2, r2, #30
 800692a:	601a      	str	r2, [r3, #0]
      ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 800692c:	687b      	ldr	r3, [r7, #4]
 800692e:	681b      	ldr	r3, [r3, #0]
 8006930:	695a      	ldr	r2, [r3, #20]
 8006932:	687b      	ldr	r3, [r7, #4]
 8006934:	681b      	ldr	r3, [r3, #0]
 8006936:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800693a:	615a      	str	r2, [r3, #20]

      enableRegister = (__IO uint32_t *)(&(((DMA_Stream_TypeDef   *)hdma->Instance)->CR));
 800693c:	687b      	ldr	r3, [r7, #4]
 800693e:	681b      	ldr	r3, [r3, #0]
 8006940:	617b      	str	r3, [r7, #20]
 8006942:	e00a      	b.n	800695a <HAL_DMA_Abort+0x11e>
    }
    else /* BDMA channel */
    {
      /* Disable DMA All Interrupts */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 8006944:	687b      	ldr	r3, [r7, #4]
 8006946:	681b      	ldr	r3, [r3, #0]
 8006948:	681a      	ldr	r2, [r3, #0]
 800694a:	687b      	ldr	r3, [r7, #4]
 800694c:	681b      	ldr	r3, [r3, #0]
 800694e:	f022 020e 	bic.w	r2, r2, #14
 8006952:	601a      	str	r2, [r3, #0]

      enableRegister = (__IO uint32_t *)(&(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR));
 8006954:	687b      	ldr	r3, [r7, #4]
 8006956:	681b      	ldr	r3, [r3, #0]
 8006958:	617b      	str	r3, [r7, #20]
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 800695a:	687b      	ldr	r3, [r7, #4]
 800695c:	681b      	ldr	r3, [r3, #0]
 800695e:	4a3c      	ldr	r2, [pc, #240]	@ (8006a50 <HAL_DMA_Abort+0x214>)
 8006960:	4293      	cmp	r3, r2
 8006962:	d072      	beq.n	8006a4a <HAL_DMA_Abort+0x20e>
 8006964:	687b      	ldr	r3, [r7, #4]
 8006966:	681b      	ldr	r3, [r3, #0]
 8006968:	4a3a      	ldr	r2, [pc, #232]	@ (8006a54 <HAL_DMA_Abort+0x218>)
 800696a:	4293      	cmp	r3, r2
 800696c:	d06d      	beq.n	8006a4a <HAL_DMA_Abort+0x20e>
 800696e:	687b      	ldr	r3, [r7, #4]
 8006970:	681b      	ldr	r3, [r3, #0]
 8006972:	4a39      	ldr	r2, [pc, #228]	@ (8006a58 <HAL_DMA_Abort+0x21c>)
 8006974:	4293      	cmp	r3, r2
 8006976:	d068      	beq.n	8006a4a <HAL_DMA_Abort+0x20e>
 8006978:	687b      	ldr	r3, [r7, #4]
 800697a:	681b      	ldr	r3, [r3, #0]
 800697c:	4a37      	ldr	r2, [pc, #220]	@ (8006a5c <HAL_DMA_Abort+0x220>)
 800697e:	4293      	cmp	r3, r2
 8006980:	d063      	beq.n	8006a4a <HAL_DMA_Abort+0x20e>
 8006982:	687b      	ldr	r3, [r7, #4]
 8006984:	681b      	ldr	r3, [r3, #0]
 8006986:	4a36      	ldr	r2, [pc, #216]	@ (8006a60 <HAL_DMA_Abort+0x224>)
 8006988:	4293      	cmp	r3, r2
 800698a:	d05e      	beq.n	8006a4a <HAL_DMA_Abort+0x20e>
 800698c:	687b      	ldr	r3, [r7, #4]
 800698e:	681b      	ldr	r3, [r3, #0]
 8006990:	4a34      	ldr	r2, [pc, #208]	@ (8006a64 <HAL_DMA_Abort+0x228>)
 8006992:	4293      	cmp	r3, r2
 8006994:	d059      	beq.n	8006a4a <HAL_DMA_Abort+0x20e>
 8006996:	687b      	ldr	r3, [r7, #4]
 8006998:	681b      	ldr	r3, [r3, #0]
 800699a:	4a33      	ldr	r2, [pc, #204]	@ (8006a68 <HAL_DMA_Abort+0x22c>)
 800699c:	4293      	cmp	r3, r2
 800699e:	d054      	beq.n	8006a4a <HAL_DMA_Abort+0x20e>
 80069a0:	687b      	ldr	r3, [r7, #4]
 80069a2:	681b      	ldr	r3, [r3, #0]
 80069a4:	4a31      	ldr	r2, [pc, #196]	@ (8006a6c <HAL_DMA_Abort+0x230>)
 80069a6:	4293      	cmp	r3, r2
 80069a8:	d04f      	beq.n	8006a4a <HAL_DMA_Abort+0x20e>
 80069aa:	687b      	ldr	r3, [r7, #4]
 80069ac:	681b      	ldr	r3, [r3, #0]
 80069ae:	4a30      	ldr	r2, [pc, #192]	@ (8006a70 <HAL_DMA_Abort+0x234>)
 80069b0:	4293      	cmp	r3, r2
 80069b2:	d04a      	beq.n	8006a4a <HAL_DMA_Abort+0x20e>
 80069b4:	687b      	ldr	r3, [r7, #4]
 80069b6:	681b      	ldr	r3, [r3, #0]
 80069b8:	4a2e      	ldr	r2, [pc, #184]	@ (8006a74 <HAL_DMA_Abort+0x238>)
 80069ba:	4293      	cmp	r3, r2
 80069bc:	d045      	beq.n	8006a4a <HAL_DMA_Abort+0x20e>
 80069be:	687b      	ldr	r3, [r7, #4]
 80069c0:	681b      	ldr	r3, [r3, #0]
 80069c2:	4a2d      	ldr	r2, [pc, #180]	@ (8006a78 <HAL_DMA_Abort+0x23c>)
 80069c4:	4293      	cmp	r3, r2
 80069c6:	d040      	beq.n	8006a4a <HAL_DMA_Abort+0x20e>
 80069c8:	687b      	ldr	r3, [r7, #4]
 80069ca:	681b      	ldr	r3, [r3, #0]
 80069cc:	4a2b      	ldr	r2, [pc, #172]	@ (8006a7c <HAL_DMA_Abort+0x240>)
 80069ce:	4293      	cmp	r3, r2
 80069d0:	d03b      	beq.n	8006a4a <HAL_DMA_Abort+0x20e>
 80069d2:	687b      	ldr	r3, [r7, #4]
 80069d4:	681b      	ldr	r3, [r3, #0]
 80069d6:	4a2a      	ldr	r2, [pc, #168]	@ (8006a80 <HAL_DMA_Abort+0x244>)
 80069d8:	4293      	cmp	r3, r2
 80069da:	d036      	beq.n	8006a4a <HAL_DMA_Abort+0x20e>
 80069dc:	687b      	ldr	r3, [r7, #4]
 80069de:	681b      	ldr	r3, [r3, #0]
 80069e0:	4a28      	ldr	r2, [pc, #160]	@ (8006a84 <HAL_DMA_Abort+0x248>)
 80069e2:	4293      	cmp	r3, r2
 80069e4:	d031      	beq.n	8006a4a <HAL_DMA_Abort+0x20e>
 80069e6:	687b      	ldr	r3, [r7, #4]
 80069e8:	681b      	ldr	r3, [r3, #0]
 80069ea:	4a27      	ldr	r2, [pc, #156]	@ (8006a88 <HAL_DMA_Abort+0x24c>)
 80069ec:	4293      	cmp	r3, r2
 80069ee:	d02c      	beq.n	8006a4a <HAL_DMA_Abort+0x20e>
 80069f0:	687b      	ldr	r3, [r7, #4]
 80069f2:	681b      	ldr	r3, [r3, #0]
 80069f4:	4a25      	ldr	r2, [pc, #148]	@ (8006a8c <HAL_DMA_Abort+0x250>)
 80069f6:	4293      	cmp	r3, r2
 80069f8:	d027      	beq.n	8006a4a <HAL_DMA_Abort+0x20e>
 80069fa:	687b      	ldr	r3, [r7, #4]
 80069fc:	681b      	ldr	r3, [r3, #0]
 80069fe:	4a24      	ldr	r2, [pc, #144]	@ (8006a90 <HAL_DMA_Abort+0x254>)
 8006a00:	4293      	cmp	r3, r2
 8006a02:	d022      	beq.n	8006a4a <HAL_DMA_Abort+0x20e>
 8006a04:	687b      	ldr	r3, [r7, #4]
 8006a06:	681b      	ldr	r3, [r3, #0]
 8006a08:	4a22      	ldr	r2, [pc, #136]	@ (8006a94 <HAL_DMA_Abort+0x258>)
 8006a0a:	4293      	cmp	r3, r2
 8006a0c:	d01d      	beq.n	8006a4a <HAL_DMA_Abort+0x20e>
 8006a0e:	687b      	ldr	r3, [r7, #4]
 8006a10:	681b      	ldr	r3, [r3, #0]
 8006a12:	4a21      	ldr	r2, [pc, #132]	@ (8006a98 <HAL_DMA_Abort+0x25c>)
 8006a14:	4293      	cmp	r3, r2
 8006a16:	d018      	beq.n	8006a4a <HAL_DMA_Abort+0x20e>
 8006a18:	687b      	ldr	r3, [r7, #4]
 8006a1a:	681b      	ldr	r3, [r3, #0]
 8006a1c:	4a1f      	ldr	r2, [pc, #124]	@ (8006a9c <HAL_DMA_Abort+0x260>)
 8006a1e:	4293      	cmp	r3, r2
 8006a20:	d013      	beq.n	8006a4a <HAL_DMA_Abort+0x20e>
 8006a22:	687b      	ldr	r3, [r7, #4]
 8006a24:	681b      	ldr	r3, [r3, #0]
 8006a26:	4a1e      	ldr	r2, [pc, #120]	@ (8006aa0 <HAL_DMA_Abort+0x264>)
 8006a28:	4293      	cmp	r3, r2
 8006a2a:	d00e      	beq.n	8006a4a <HAL_DMA_Abort+0x20e>
 8006a2c:	687b      	ldr	r3, [r7, #4]
 8006a2e:	681b      	ldr	r3, [r3, #0]
 8006a30:	4a1c      	ldr	r2, [pc, #112]	@ (8006aa4 <HAL_DMA_Abort+0x268>)
 8006a32:	4293      	cmp	r3, r2
 8006a34:	d009      	beq.n	8006a4a <HAL_DMA_Abort+0x20e>
 8006a36:	687b      	ldr	r3, [r7, #4]
 8006a38:	681b      	ldr	r3, [r3, #0]
 8006a3a:	4a1b      	ldr	r2, [pc, #108]	@ (8006aa8 <HAL_DMA_Abort+0x26c>)
 8006a3c:	4293      	cmp	r3, r2
 8006a3e:	d004      	beq.n	8006a4a <HAL_DMA_Abort+0x20e>
 8006a40:	687b      	ldr	r3, [r7, #4]
 8006a42:	681b      	ldr	r3, [r3, #0]
 8006a44:	4a19      	ldr	r2, [pc, #100]	@ (8006aac <HAL_DMA_Abort+0x270>)
 8006a46:	4293      	cmp	r3, r2
 8006a48:	d132      	bne.n	8006ab0 <HAL_DMA_Abort+0x274>
 8006a4a:	2301      	movs	r3, #1
 8006a4c:	e031      	b.n	8006ab2 <HAL_DMA_Abort+0x276>
 8006a4e:	bf00      	nop
 8006a50:	40020010 	.word	0x40020010
 8006a54:	40020028 	.word	0x40020028
 8006a58:	40020040 	.word	0x40020040
 8006a5c:	40020058 	.word	0x40020058
 8006a60:	40020070 	.word	0x40020070
 8006a64:	40020088 	.word	0x40020088
 8006a68:	400200a0 	.word	0x400200a0
 8006a6c:	400200b8 	.word	0x400200b8
 8006a70:	40020410 	.word	0x40020410
 8006a74:	40020428 	.word	0x40020428
 8006a78:	40020440 	.word	0x40020440
 8006a7c:	40020458 	.word	0x40020458
 8006a80:	40020470 	.word	0x40020470
 8006a84:	40020488 	.word	0x40020488
 8006a88:	400204a0 	.word	0x400204a0
 8006a8c:	400204b8 	.word	0x400204b8
 8006a90:	58025408 	.word	0x58025408
 8006a94:	5802541c 	.word	0x5802541c
 8006a98:	58025430 	.word	0x58025430
 8006a9c:	58025444 	.word	0x58025444
 8006aa0:	58025458 	.word	0x58025458
 8006aa4:	5802546c 	.word	0x5802546c
 8006aa8:	58025480 	.word	0x58025480
 8006aac:	58025494 	.word	0x58025494
 8006ab0:	2300      	movs	r3, #0
 8006ab2:	2b00      	cmp	r3, #0
 8006ab4:	d007      	beq.n	8006ac6 <HAL_DMA_Abort+0x28a>
    {
      /* disable the DMAMUX sync overrun IT */
      hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8006ab6:	687b      	ldr	r3, [r7, #4]
 8006ab8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006aba:	681a      	ldr	r2, [r3, #0]
 8006abc:	687b      	ldr	r3, [r7, #4]
 8006abe:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006ac0:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8006ac4:	601a      	str	r2, [r3, #0]
    }

    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8006ac6:	687b      	ldr	r3, [r7, #4]
 8006ac8:	681b      	ldr	r3, [r3, #0]
 8006aca:	4a6d      	ldr	r2, [pc, #436]	@ (8006c80 <HAL_DMA_Abort+0x444>)
 8006acc:	4293      	cmp	r3, r2
 8006ace:	d04a      	beq.n	8006b66 <HAL_DMA_Abort+0x32a>
 8006ad0:	687b      	ldr	r3, [r7, #4]
 8006ad2:	681b      	ldr	r3, [r3, #0]
 8006ad4:	4a6b      	ldr	r2, [pc, #428]	@ (8006c84 <HAL_DMA_Abort+0x448>)
 8006ad6:	4293      	cmp	r3, r2
 8006ad8:	d045      	beq.n	8006b66 <HAL_DMA_Abort+0x32a>
 8006ada:	687b      	ldr	r3, [r7, #4]
 8006adc:	681b      	ldr	r3, [r3, #0]
 8006ade:	4a6a      	ldr	r2, [pc, #424]	@ (8006c88 <HAL_DMA_Abort+0x44c>)
 8006ae0:	4293      	cmp	r3, r2
 8006ae2:	d040      	beq.n	8006b66 <HAL_DMA_Abort+0x32a>
 8006ae4:	687b      	ldr	r3, [r7, #4]
 8006ae6:	681b      	ldr	r3, [r3, #0]
 8006ae8:	4a68      	ldr	r2, [pc, #416]	@ (8006c8c <HAL_DMA_Abort+0x450>)
 8006aea:	4293      	cmp	r3, r2
 8006aec:	d03b      	beq.n	8006b66 <HAL_DMA_Abort+0x32a>
 8006aee:	687b      	ldr	r3, [r7, #4]
 8006af0:	681b      	ldr	r3, [r3, #0]
 8006af2:	4a67      	ldr	r2, [pc, #412]	@ (8006c90 <HAL_DMA_Abort+0x454>)
 8006af4:	4293      	cmp	r3, r2
 8006af6:	d036      	beq.n	8006b66 <HAL_DMA_Abort+0x32a>
 8006af8:	687b      	ldr	r3, [r7, #4]
 8006afa:	681b      	ldr	r3, [r3, #0]
 8006afc:	4a65      	ldr	r2, [pc, #404]	@ (8006c94 <HAL_DMA_Abort+0x458>)
 8006afe:	4293      	cmp	r3, r2
 8006b00:	d031      	beq.n	8006b66 <HAL_DMA_Abort+0x32a>
 8006b02:	687b      	ldr	r3, [r7, #4]
 8006b04:	681b      	ldr	r3, [r3, #0]
 8006b06:	4a64      	ldr	r2, [pc, #400]	@ (8006c98 <HAL_DMA_Abort+0x45c>)
 8006b08:	4293      	cmp	r3, r2
 8006b0a:	d02c      	beq.n	8006b66 <HAL_DMA_Abort+0x32a>
 8006b0c:	687b      	ldr	r3, [r7, #4]
 8006b0e:	681b      	ldr	r3, [r3, #0]
 8006b10:	4a62      	ldr	r2, [pc, #392]	@ (8006c9c <HAL_DMA_Abort+0x460>)
 8006b12:	4293      	cmp	r3, r2
 8006b14:	d027      	beq.n	8006b66 <HAL_DMA_Abort+0x32a>
 8006b16:	687b      	ldr	r3, [r7, #4]
 8006b18:	681b      	ldr	r3, [r3, #0]
 8006b1a:	4a61      	ldr	r2, [pc, #388]	@ (8006ca0 <HAL_DMA_Abort+0x464>)
 8006b1c:	4293      	cmp	r3, r2
 8006b1e:	d022      	beq.n	8006b66 <HAL_DMA_Abort+0x32a>
 8006b20:	687b      	ldr	r3, [r7, #4]
 8006b22:	681b      	ldr	r3, [r3, #0]
 8006b24:	4a5f      	ldr	r2, [pc, #380]	@ (8006ca4 <HAL_DMA_Abort+0x468>)
 8006b26:	4293      	cmp	r3, r2
 8006b28:	d01d      	beq.n	8006b66 <HAL_DMA_Abort+0x32a>
 8006b2a:	687b      	ldr	r3, [r7, #4]
 8006b2c:	681b      	ldr	r3, [r3, #0]
 8006b2e:	4a5e      	ldr	r2, [pc, #376]	@ (8006ca8 <HAL_DMA_Abort+0x46c>)
 8006b30:	4293      	cmp	r3, r2
 8006b32:	d018      	beq.n	8006b66 <HAL_DMA_Abort+0x32a>
 8006b34:	687b      	ldr	r3, [r7, #4]
 8006b36:	681b      	ldr	r3, [r3, #0]
 8006b38:	4a5c      	ldr	r2, [pc, #368]	@ (8006cac <HAL_DMA_Abort+0x470>)
 8006b3a:	4293      	cmp	r3, r2
 8006b3c:	d013      	beq.n	8006b66 <HAL_DMA_Abort+0x32a>
 8006b3e:	687b      	ldr	r3, [r7, #4]
 8006b40:	681b      	ldr	r3, [r3, #0]
 8006b42:	4a5b      	ldr	r2, [pc, #364]	@ (8006cb0 <HAL_DMA_Abort+0x474>)
 8006b44:	4293      	cmp	r3, r2
 8006b46:	d00e      	beq.n	8006b66 <HAL_DMA_Abort+0x32a>
 8006b48:	687b      	ldr	r3, [r7, #4]
 8006b4a:	681b      	ldr	r3, [r3, #0]
 8006b4c:	4a59      	ldr	r2, [pc, #356]	@ (8006cb4 <HAL_DMA_Abort+0x478>)
 8006b4e:	4293      	cmp	r3, r2
 8006b50:	d009      	beq.n	8006b66 <HAL_DMA_Abort+0x32a>
 8006b52:	687b      	ldr	r3, [r7, #4]
 8006b54:	681b      	ldr	r3, [r3, #0]
 8006b56:	4a58      	ldr	r2, [pc, #352]	@ (8006cb8 <HAL_DMA_Abort+0x47c>)
 8006b58:	4293      	cmp	r3, r2
 8006b5a:	d004      	beq.n	8006b66 <HAL_DMA_Abort+0x32a>
 8006b5c:	687b      	ldr	r3, [r7, #4]
 8006b5e:	681b      	ldr	r3, [r3, #0]
 8006b60:	4a56      	ldr	r2, [pc, #344]	@ (8006cbc <HAL_DMA_Abort+0x480>)
 8006b62:	4293      	cmp	r3, r2
 8006b64:	d108      	bne.n	8006b78 <HAL_DMA_Abort+0x33c>
 8006b66:	687b      	ldr	r3, [r7, #4]
 8006b68:	681b      	ldr	r3, [r3, #0]
 8006b6a:	681a      	ldr	r2, [r3, #0]
 8006b6c:	687b      	ldr	r3, [r7, #4]
 8006b6e:	681b      	ldr	r3, [r3, #0]
 8006b70:	f022 0201 	bic.w	r2, r2, #1
 8006b74:	601a      	str	r2, [r3, #0]
 8006b76:	e007      	b.n	8006b88 <HAL_DMA_Abort+0x34c>
 8006b78:	687b      	ldr	r3, [r7, #4]
 8006b7a:	681b      	ldr	r3, [r3, #0]
 8006b7c:	681a      	ldr	r2, [r3, #0]
 8006b7e:	687b      	ldr	r3, [r7, #4]
 8006b80:	681b      	ldr	r3, [r3, #0]
 8006b82:	f022 0201 	bic.w	r2, r2, #1
 8006b86:	601a      	str	r2, [r3, #0]

    /* Check if the DMA Stream is effectively disabled */
    while(((*enableRegister) & DMA_SxCR_EN) != 0U)
 8006b88:	e013      	b.n	8006bb2 <HAL_DMA_Abort+0x376>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8006b8a:	f7fd ff4d 	bl	8004a28 <HAL_GetTick>
 8006b8e:	4602      	mov	r2, r0
 8006b90:	693b      	ldr	r3, [r7, #16]
 8006b92:	1ad3      	subs	r3, r2, r3
 8006b94:	2b05      	cmp	r3, #5
 8006b96:	d90c      	bls.n	8006bb2 <HAL_DMA_Abort+0x376>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8006b98:	687b      	ldr	r3, [r7, #4]
 8006b9a:	2220      	movs	r2, #32
 8006b9c:	655a      	str	r2, [r3, #84]	@ 0x54

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_ERROR;
 8006b9e:	687b      	ldr	r3, [r7, #4]
 8006ba0:	2203      	movs	r2, #3
 8006ba2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8006ba6:	687b      	ldr	r3, [r7, #4]
 8006ba8:	2200      	movs	r2, #0
 8006baa:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        return HAL_ERROR;
 8006bae:	2301      	movs	r3, #1
 8006bb0:	e12d      	b.n	8006e0e <HAL_DMA_Abort+0x5d2>
    while(((*enableRegister) & DMA_SxCR_EN) != 0U)
 8006bb2:	697b      	ldr	r3, [r7, #20]
 8006bb4:	681b      	ldr	r3, [r3, #0]
 8006bb6:	f003 0301 	and.w	r3, r3, #1
 8006bba:	2b00      	cmp	r3, #0
 8006bbc:	d1e5      	bne.n	8006b8a <HAL_DMA_Abort+0x34e>
      }
    }

    /* Clear all interrupt flags at correct offset within the register */
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8006bbe:	687b      	ldr	r3, [r7, #4]
 8006bc0:	681b      	ldr	r3, [r3, #0]
 8006bc2:	4a2f      	ldr	r2, [pc, #188]	@ (8006c80 <HAL_DMA_Abort+0x444>)
 8006bc4:	4293      	cmp	r3, r2
 8006bc6:	d04a      	beq.n	8006c5e <HAL_DMA_Abort+0x422>
 8006bc8:	687b      	ldr	r3, [r7, #4]
 8006bca:	681b      	ldr	r3, [r3, #0]
 8006bcc:	4a2d      	ldr	r2, [pc, #180]	@ (8006c84 <HAL_DMA_Abort+0x448>)
 8006bce:	4293      	cmp	r3, r2
 8006bd0:	d045      	beq.n	8006c5e <HAL_DMA_Abort+0x422>
 8006bd2:	687b      	ldr	r3, [r7, #4]
 8006bd4:	681b      	ldr	r3, [r3, #0]
 8006bd6:	4a2c      	ldr	r2, [pc, #176]	@ (8006c88 <HAL_DMA_Abort+0x44c>)
 8006bd8:	4293      	cmp	r3, r2
 8006bda:	d040      	beq.n	8006c5e <HAL_DMA_Abort+0x422>
 8006bdc:	687b      	ldr	r3, [r7, #4]
 8006bde:	681b      	ldr	r3, [r3, #0]
 8006be0:	4a2a      	ldr	r2, [pc, #168]	@ (8006c8c <HAL_DMA_Abort+0x450>)
 8006be2:	4293      	cmp	r3, r2
 8006be4:	d03b      	beq.n	8006c5e <HAL_DMA_Abort+0x422>
 8006be6:	687b      	ldr	r3, [r7, #4]
 8006be8:	681b      	ldr	r3, [r3, #0]
 8006bea:	4a29      	ldr	r2, [pc, #164]	@ (8006c90 <HAL_DMA_Abort+0x454>)
 8006bec:	4293      	cmp	r3, r2
 8006bee:	d036      	beq.n	8006c5e <HAL_DMA_Abort+0x422>
 8006bf0:	687b      	ldr	r3, [r7, #4]
 8006bf2:	681b      	ldr	r3, [r3, #0]
 8006bf4:	4a27      	ldr	r2, [pc, #156]	@ (8006c94 <HAL_DMA_Abort+0x458>)
 8006bf6:	4293      	cmp	r3, r2
 8006bf8:	d031      	beq.n	8006c5e <HAL_DMA_Abort+0x422>
 8006bfa:	687b      	ldr	r3, [r7, #4]
 8006bfc:	681b      	ldr	r3, [r3, #0]
 8006bfe:	4a26      	ldr	r2, [pc, #152]	@ (8006c98 <HAL_DMA_Abort+0x45c>)
 8006c00:	4293      	cmp	r3, r2
 8006c02:	d02c      	beq.n	8006c5e <HAL_DMA_Abort+0x422>
 8006c04:	687b      	ldr	r3, [r7, #4]
 8006c06:	681b      	ldr	r3, [r3, #0]
 8006c08:	4a24      	ldr	r2, [pc, #144]	@ (8006c9c <HAL_DMA_Abort+0x460>)
 8006c0a:	4293      	cmp	r3, r2
 8006c0c:	d027      	beq.n	8006c5e <HAL_DMA_Abort+0x422>
 8006c0e:	687b      	ldr	r3, [r7, #4]
 8006c10:	681b      	ldr	r3, [r3, #0]
 8006c12:	4a23      	ldr	r2, [pc, #140]	@ (8006ca0 <HAL_DMA_Abort+0x464>)
 8006c14:	4293      	cmp	r3, r2
 8006c16:	d022      	beq.n	8006c5e <HAL_DMA_Abort+0x422>
 8006c18:	687b      	ldr	r3, [r7, #4]
 8006c1a:	681b      	ldr	r3, [r3, #0]
 8006c1c:	4a21      	ldr	r2, [pc, #132]	@ (8006ca4 <HAL_DMA_Abort+0x468>)
 8006c1e:	4293      	cmp	r3, r2
 8006c20:	d01d      	beq.n	8006c5e <HAL_DMA_Abort+0x422>
 8006c22:	687b      	ldr	r3, [r7, #4]
 8006c24:	681b      	ldr	r3, [r3, #0]
 8006c26:	4a20      	ldr	r2, [pc, #128]	@ (8006ca8 <HAL_DMA_Abort+0x46c>)
 8006c28:	4293      	cmp	r3, r2
 8006c2a:	d018      	beq.n	8006c5e <HAL_DMA_Abort+0x422>
 8006c2c:	687b      	ldr	r3, [r7, #4]
 8006c2e:	681b      	ldr	r3, [r3, #0]
 8006c30:	4a1e      	ldr	r2, [pc, #120]	@ (8006cac <HAL_DMA_Abort+0x470>)
 8006c32:	4293      	cmp	r3, r2
 8006c34:	d013      	beq.n	8006c5e <HAL_DMA_Abort+0x422>
 8006c36:	687b      	ldr	r3, [r7, #4]
 8006c38:	681b      	ldr	r3, [r3, #0]
 8006c3a:	4a1d      	ldr	r2, [pc, #116]	@ (8006cb0 <HAL_DMA_Abort+0x474>)
 8006c3c:	4293      	cmp	r3, r2
 8006c3e:	d00e      	beq.n	8006c5e <HAL_DMA_Abort+0x422>
 8006c40:	687b      	ldr	r3, [r7, #4]
 8006c42:	681b      	ldr	r3, [r3, #0]
 8006c44:	4a1b      	ldr	r2, [pc, #108]	@ (8006cb4 <HAL_DMA_Abort+0x478>)
 8006c46:	4293      	cmp	r3, r2
 8006c48:	d009      	beq.n	8006c5e <HAL_DMA_Abort+0x422>
 8006c4a:	687b      	ldr	r3, [r7, #4]
 8006c4c:	681b      	ldr	r3, [r3, #0]
 8006c4e:	4a1a      	ldr	r2, [pc, #104]	@ (8006cb8 <HAL_DMA_Abort+0x47c>)
 8006c50:	4293      	cmp	r3, r2
 8006c52:	d004      	beq.n	8006c5e <HAL_DMA_Abort+0x422>
 8006c54:	687b      	ldr	r3, [r7, #4]
 8006c56:	681b      	ldr	r3, [r3, #0]
 8006c58:	4a18      	ldr	r2, [pc, #96]	@ (8006cbc <HAL_DMA_Abort+0x480>)
 8006c5a:	4293      	cmp	r3, r2
 8006c5c:	d101      	bne.n	8006c62 <HAL_DMA_Abort+0x426>
 8006c5e:	2301      	movs	r3, #1
 8006c60:	e000      	b.n	8006c64 <HAL_DMA_Abort+0x428>
 8006c62:	2300      	movs	r3, #0
 8006c64:	2b00      	cmp	r3, #0
 8006c66:	d02b      	beq.n	8006cc0 <HAL_DMA_Abort+0x484>
    {
      regs_dma = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8006c68:	687b      	ldr	r3, [r7, #4]
 8006c6a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006c6c:	60bb      	str	r3, [r7, #8]
      regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8006c6e:	687b      	ldr	r3, [r7, #4]
 8006c70:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006c72:	f003 031f 	and.w	r3, r3, #31
 8006c76:	223f      	movs	r2, #63	@ 0x3f
 8006c78:	409a      	lsls	r2, r3
 8006c7a:	68bb      	ldr	r3, [r7, #8]
 8006c7c:	609a      	str	r2, [r3, #8]
 8006c7e:	e02a      	b.n	8006cd6 <HAL_DMA_Abort+0x49a>
 8006c80:	40020010 	.word	0x40020010
 8006c84:	40020028 	.word	0x40020028
 8006c88:	40020040 	.word	0x40020040
 8006c8c:	40020058 	.word	0x40020058
 8006c90:	40020070 	.word	0x40020070
 8006c94:	40020088 	.word	0x40020088
 8006c98:	400200a0 	.word	0x400200a0
 8006c9c:	400200b8 	.word	0x400200b8
 8006ca0:	40020410 	.word	0x40020410
 8006ca4:	40020428 	.word	0x40020428
 8006ca8:	40020440 	.word	0x40020440
 8006cac:	40020458 	.word	0x40020458
 8006cb0:	40020470 	.word	0x40020470
 8006cb4:	40020488 	.word	0x40020488
 8006cb8:	400204a0 	.word	0x400204a0
 8006cbc:	400204b8 	.word	0x400204b8
    }
    else /* BDMA channel */
    {
      regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8006cc0:	687b      	ldr	r3, [r7, #4]
 8006cc2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006cc4:	60fb      	str	r3, [r7, #12]
      regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8006cc6:	687b      	ldr	r3, [r7, #4]
 8006cc8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006cca:	f003 031f 	and.w	r3, r3, #31
 8006cce:	2201      	movs	r2, #1
 8006cd0:	409a      	lsls	r2, r3
 8006cd2:	68fb      	ldr	r3, [r7, #12]
 8006cd4:	605a      	str	r2, [r3, #4]
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8006cd6:	687b      	ldr	r3, [r7, #4]
 8006cd8:	681b      	ldr	r3, [r3, #0]
 8006cda:	4a4f      	ldr	r2, [pc, #316]	@ (8006e18 <HAL_DMA_Abort+0x5dc>)
 8006cdc:	4293      	cmp	r3, r2
 8006cde:	d072      	beq.n	8006dc6 <HAL_DMA_Abort+0x58a>
 8006ce0:	687b      	ldr	r3, [r7, #4]
 8006ce2:	681b      	ldr	r3, [r3, #0]
 8006ce4:	4a4d      	ldr	r2, [pc, #308]	@ (8006e1c <HAL_DMA_Abort+0x5e0>)
 8006ce6:	4293      	cmp	r3, r2
 8006ce8:	d06d      	beq.n	8006dc6 <HAL_DMA_Abort+0x58a>
 8006cea:	687b      	ldr	r3, [r7, #4]
 8006cec:	681b      	ldr	r3, [r3, #0]
 8006cee:	4a4c      	ldr	r2, [pc, #304]	@ (8006e20 <HAL_DMA_Abort+0x5e4>)
 8006cf0:	4293      	cmp	r3, r2
 8006cf2:	d068      	beq.n	8006dc6 <HAL_DMA_Abort+0x58a>
 8006cf4:	687b      	ldr	r3, [r7, #4]
 8006cf6:	681b      	ldr	r3, [r3, #0]
 8006cf8:	4a4a      	ldr	r2, [pc, #296]	@ (8006e24 <HAL_DMA_Abort+0x5e8>)
 8006cfa:	4293      	cmp	r3, r2
 8006cfc:	d063      	beq.n	8006dc6 <HAL_DMA_Abort+0x58a>
 8006cfe:	687b      	ldr	r3, [r7, #4]
 8006d00:	681b      	ldr	r3, [r3, #0]
 8006d02:	4a49      	ldr	r2, [pc, #292]	@ (8006e28 <HAL_DMA_Abort+0x5ec>)
 8006d04:	4293      	cmp	r3, r2
 8006d06:	d05e      	beq.n	8006dc6 <HAL_DMA_Abort+0x58a>
 8006d08:	687b      	ldr	r3, [r7, #4]
 8006d0a:	681b      	ldr	r3, [r3, #0]
 8006d0c:	4a47      	ldr	r2, [pc, #284]	@ (8006e2c <HAL_DMA_Abort+0x5f0>)
 8006d0e:	4293      	cmp	r3, r2
 8006d10:	d059      	beq.n	8006dc6 <HAL_DMA_Abort+0x58a>
 8006d12:	687b      	ldr	r3, [r7, #4]
 8006d14:	681b      	ldr	r3, [r3, #0]
 8006d16:	4a46      	ldr	r2, [pc, #280]	@ (8006e30 <HAL_DMA_Abort+0x5f4>)
 8006d18:	4293      	cmp	r3, r2
 8006d1a:	d054      	beq.n	8006dc6 <HAL_DMA_Abort+0x58a>
 8006d1c:	687b      	ldr	r3, [r7, #4]
 8006d1e:	681b      	ldr	r3, [r3, #0]
 8006d20:	4a44      	ldr	r2, [pc, #272]	@ (8006e34 <HAL_DMA_Abort+0x5f8>)
 8006d22:	4293      	cmp	r3, r2
 8006d24:	d04f      	beq.n	8006dc6 <HAL_DMA_Abort+0x58a>
 8006d26:	687b      	ldr	r3, [r7, #4]
 8006d28:	681b      	ldr	r3, [r3, #0]
 8006d2a:	4a43      	ldr	r2, [pc, #268]	@ (8006e38 <HAL_DMA_Abort+0x5fc>)
 8006d2c:	4293      	cmp	r3, r2
 8006d2e:	d04a      	beq.n	8006dc6 <HAL_DMA_Abort+0x58a>
 8006d30:	687b      	ldr	r3, [r7, #4]
 8006d32:	681b      	ldr	r3, [r3, #0]
 8006d34:	4a41      	ldr	r2, [pc, #260]	@ (8006e3c <HAL_DMA_Abort+0x600>)
 8006d36:	4293      	cmp	r3, r2
 8006d38:	d045      	beq.n	8006dc6 <HAL_DMA_Abort+0x58a>
 8006d3a:	687b      	ldr	r3, [r7, #4]
 8006d3c:	681b      	ldr	r3, [r3, #0]
 8006d3e:	4a40      	ldr	r2, [pc, #256]	@ (8006e40 <HAL_DMA_Abort+0x604>)
 8006d40:	4293      	cmp	r3, r2
 8006d42:	d040      	beq.n	8006dc6 <HAL_DMA_Abort+0x58a>
 8006d44:	687b      	ldr	r3, [r7, #4]
 8006d46:	681b      	ldr	r3, [r3, #0]
 8006d48:	4a3e      	ldr	r2, [pc, #248]	@ (8006e44 <HAL_DMA_Abort+0x608>)
 8006d4a:	4293      	cmp	r3, r2
 8006d4c:	d03b      	beq.n	8006dc6 <HAL_DMA_Abort+0x58a>
 8006d4e:	687b      	ldr	r3, [r7, #4]
 8006d50:	681b      	ldr	r3, [r3, #0]
 8006d52:	4a3d      	ldr	r2, [pc, #244]	@ (8006e48 <HAL_DMA_Abort+0x60c>)
 8006d54:	4293      	cmp	r3, r2
 8006d56:	d036      	beq.n	8006dc6 <HAL_DMA_Abort+0x58a>
 8006d58:	687b      	ldr	r3, [r7, #4]
 8006d5a:	681b      	ldr	r3, [r3, #0]
 8006d5c:	4a3b      	ldr	r2, [pc, #236]	@ (8006e4c <HAL_DMA_Abort+0x610>)
 8006d5e:	4293      	cmp	r3, r2
 8006d60:	d031      	beq.n	8006dc6 <HAL_DMA_Abort+0x58a>
 8006d62:	687b      	ldr	r3, [r7, #4]
 8006d64:	681b      	ldr	r3, [r3, #0]
 8006d66:	4a3a      	ldr	r2, [pc, #232]	@ (8006e50 <HAL_DMA_Abort+0x614>)
 8006d68:	4293      	cmp	r3, r2
 8006d6a:	d02c      	beq.n	8006dc6 <HAL_DMA_Abort+0x58a>
 8006d6c:	687b      	ldr	r3, [r7, #4]
 8006d6e:	681b      	ldr	r3, [r3, #0]
 8006d70:	4a38      	ldr	r2, [pc, #224]	@ (8006e54 <HAL_DMA_Abort+0x618>)
 8006d72:	4293      	cmp	r3, r2
 8006d74:	d027      	beq.n	8006dc6 <HAL_DMA_Abort+0x58a>
 8006d76:	687b      	ldr	r3, [r7, #4]
 8006d78:	681b      	ldr	r3, [r3, #0]
 8006d7a:	4a37      	ldr	r2, [pc, #220]	@ (8006e58 <HAL_DMA_Abort+0x61c>)
 8006d7c:	4293      	cmp	r3, r2
 8006d7e:	d022      	beq.n	8006dc6 <HAL_DMA_Abort+0x58a>
 8006d80:	687b      	ldr	r3, [r7, #4]
 8006d82:	681b      	ldr	r3, [r3, #0]
 8006d84:	4a35      	ldr	r2, [pc, #212]	@ (8006e5c <HAL_DMA_Abort+0x620>)
 8006d86:	4293      	cmp	r3, r2
 8006d88:	d01d      	beq.n	8006dc6 <HAL_DMA_Abort+0x58a>
 8006d8a:	687b      	ldr	r3, [r7, #4]
 8006d8c:	681b      	ldr	r3, [r3, #0]
 8006d8e:	4a34      	ldr	r2, [pc, #208]	@ (8006e60 <HAL_DMA_Abort+0x624>)
 8006d90:	4293      	cmp	r3, r2
 8006d92:	d018      	beq.n	8006dc6 <HAL_DMA_Abort+0x58a>
 8006d94:	687b      	ldr	r3, [r7, #4]
 8006d96:	681b      	ldr	r3, [r3, #0]
 8006d98:	4a32      	ldr	r2, [pc, #200]	@ (8006e64 <HAL_DMA_Abort+0x628>)
 8006d9a:	4293      	cmp	r3, r2
 8006d9c:	d013      	beq.n	8006dc6 <HAL_DMA_Abort+0x58a>
 8006d9e:	687b      	ldr	r3, [r7, #4]
 8006da0:	681b      	ldr	r3, [r3, #0]
 8006da2:	4a31      	ldr	r2, [pc, #196]	@ (8006e68 <HAL_DMA_Abort+0x62c>)
 8006da4:	4293      	cmp	r3, r2
 8006da6:	d00e      	beq.n	8006dc6 <HAL_DMA_Abort+0x58a>
 8006da8:	687b      	ldr	r3, [r7, #4]
 8006daa:	681b      	ldr	r3, [r3, #0]
 8006dac:	4a2f      	ldr	r2, [pc, #188]	@ (8006e6c <HAL_DMA_Abort+0x630>)
 8006dae:	4293      	cmp	r3, r2
 8006db0:	d009      	beq.n	8006dc6 <HAL_DMA_Abort+0x58a>
 8006db2:	687b      	ldr	r3, [r7, #4]
 8006db4:	681b      	ldr	r3, [r3, #0]
 8006db6:	4a2e      	ldr	r2, [pc, #184]	@ (8006e70 <HAL_DMA_Abort+0x634>)
 8006db8:	4293      	cmp	r3, r2
 8006dba:	d004      	beq.n	8006dc6 <HAL_DMA_Abort+0x58a>
 8006dbc:	687b      	ldr	r3, [r7, #4]
 8006dbe:	681b      	ldr	r3, [r3, #0]
 8006dc0:	4a2c      	ldr	r2, [pc, #176]	@ (8006e74 <HAL_DMA_Abort+0x638>)
 8006dc2:	4293      	cmp	r3, r2
 8006dc4:	d101      	bne.n	8006dca <HAL_DMA_Abort+0x58e>
 8006dc6:	2301      	movs	r3, #1
 8006dc8:	e000      	b.n	8006dcc <HAL_DMA_Abort+0x590>
 8006dca:	2300      	movs	r3, #0
 8006dcc:	2b00      	cmp	r3, #0
 8006dce:	d015      	beq.n	8006dfc <HAL_DMA_Abort+0x5c0>
    {
      /* Clear the DMAMUX synchro overrun flag */
      hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8006dd0:	687b      	ldr	r3, [r7, #4]
 8006dd2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8006dd4:	687a      	ldr	r2, [r7, #4]
 8006dd6:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 8006dd8:	605a      	str	r2, [r3, #4]

      if(hdma->DMAmuxRequestGen != 0U)
 8006dda:	687b      	ldr	r3, [r7, #4]
 8006ddc:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006dde:	2b00      	cmp	r3, #0
 8006de0:	d00c      	beq.n	8006dfc <HAL_DMA_Abort+0x5c0>
      {
        /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT */
        /* disable the request gen overrun IT */
        hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8006de2:	687b      	ldr	r3, [r7, #4]
 8006de4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006de6:	681a      	ldr	r2, [r3, #0]
 8006de8:	687b      	ldr	r3, [r7, #4]
 8006dea:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006dec:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8006df0:	601a      	str	r2, [r3, #0]

        /* Clear the DMAMUX request generator overrun flag */
        hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8006df2:	687b      	ldr	r3, [r7, #4]
 8006df4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006df6:	687a      	ldr	r2, [r7, #4]
 8006df8:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8006dfa:	605a      	str	r2, [r3, #4]
      }
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8006dfc:	687b      	ldr	r3, [r7, #4]
 8006dfe:	2201      	movs	r2, #1
 8006e00:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8006e04:	687b      	ldr	r3, [r7, #4]
 8006e06:	2200      	movs	r2, #0
 8006e08:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }

  return HAL_OK;
 8006e0c:	2300      	movs	r3, #0
}
 8006e0e:	4618      	mov	r0, r3
 8006e10:	3718      	adds	r7, #24
 8006e12:	46bd      	mov	sp, r7
 8006e14:	bd80      	pop	{r7, pc}
 8006e16:	bf00      	nop
 8006e18:	40020010 	.word	0x40020010
 8006e1c:	40020028 	.word	0x40020028
 8006e20:	40020040 	.word	0x40020040
 8006e24:	40020058 	.word	0x40020058
 8006e28:	40020070 	.word	0x40020070
 8006e2c:	40020088 	.word	0x40020088
 8006e30:	400200a0 	.word	0x400200a0
 8006e34:	400200b8 	.word	0x400200b8
 8006e38:	40020410 	.word	0x40020410
 8006e3c:	40020428 	.word	0x40020428
 8006e40:	40020440 	.word	0x40020440
 8006e44:	40020458 	.word	0x40020458
 8006e48:	40020470 	.word	0x40020470
 8006e4c:	40020488 	.word	0x40020488
 8006e50:	400204a0 	.word	0x400204a0
 8006e54:	400204b8 	.word	0x400204b8
 8006e58:	58025408 	.word	0x58025408
 8006e5c:	5802541c 	.word	0x5802541c
 8006e60:	58025430 	.word	0x58025430
 8006e64:	58025444 	.word	0x58025444
 8006e68:	58025458 	.word	0x58025458
 8006e6c:	5802546c 	.word	0x5802546c
 8006e70:	58025480 	.word	0x58025480
 8006e74:	58025494 	.word	0x58025494

08006e78 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8006e78:	b580      	push	{r7, lr}
 8006e7a:	b084      	sub	sp, #16
 8006e7c:	af00      	add	r7, sp, #0
 8006e7e:	6078      	str	r0, [r7, #4]
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8006e80:	687b      	ldr	r3, [r7, #4]
 8006e82:	2b00      	cmp	r3, #0
 8006e84:	d101      	bne.n	8006e8a <HAL_DMA_Abort_IT+0x12>
  {
    return HAL_ERROR;
 8006e86:	2301      	movs	r3, #1
 8006e88:	e237      	b.n	80072fa <HAL_DMA_Abort_IT+0x482>
  }

  if(hdma->State != HAL_DMA_STATE_BUSY)
 8006e8a:	687b      	ldr	r3, [r7, #4]
 8006e8c:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8006e90:	b2db      	uxtb	r3, r3
 8006e92:	2b02      	cmp	r3, #2
 8006e94:	d004      	beq.n	8006ea0 <HAL_DMA_Abort_IT+0x28>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8006e96:	687b      	ldr	r3, [r7, #4]
 8006e98:	2280      	movs	r2, #128	@ 0x80
 8006e9a:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8006e9c:	2301      	movs	r3, #1
 8006e9e:	e22c      	b.n	80072fa <HAL_DMA_Abort_IT+0x482>
  }
  else
  {
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8006ea0:	687b      	ldr	r3, [r7, #4]
 8006ea2:	681b      	ldr	r3, [r3, #0]
 8006ea4:	4a5c      	ldr	r2, [pc, #368]	@ (8007018 <HAL_DMA_Abort_IT+0x1a0>)
 8006ea6:	4293      	cmp	r3, r2
 8006ea8:	d04a      	beq.n	8006f40 <HAL_DMA_Abort_IT+0xc8>
 8006eaa:	687b      	ldr	r3, [r7, #4]
 8006eac:	681b      	ldr	r3, [r3, #0]
 8006eae:	4a5b      	ldr	r2, [pc, #364]	@ (800701c <HAL_DMA_Abort_IT+0x1a4>)
 8006eb0:	4293      	cmp	r3, r2
 8006eb2:	d045      	beq.n	8006f40 <HAL_DMA_Abort_IT+0xc8>
 8006eb4:	687b      	ldr	r3, [r7, #4]
 8006eb6:	681b      	ldr	r3, [r3, #0]
 8006eb8:	4a59      	ldr	r2, [pc, #356]	@ (8007020 <HAL_DMA_Abort_IT+0x1a8>)
 8006eba:	4293      	cmp	r3, r2
 8006ebc:	d040      	beq.n	8006f40 <HAL_DMA_Abort_IT+0xc8>
 8006ebe:	687b      	ldr	r3, [r7, #4]
 8006ec0:	681b      	ldr	r3, [r3, #0]
 8006ec2:	4a58      	ldr	r2, [pc, #352]	@ (8007024 <HAL_DMA_Abort_IT+0x1ac>)
 8006ec4:	4293      	cmp	r3, r2
 8006ec6:	d03b      	beq.n	8006f40 <HAL_DMA_Abort_IT+0xc8>
 8006ec8:	687b      	ldr	r3, [r7, #4]
 8006eca:	681b      	ldr	r3, [r3, #0]
 8006ecc:	4a56      	ldr	r2, [pc, #344]	@ (8007028 <HAL_DMA_Abort_IT+0x1b0>)
 8006ece:	4293      	cmp	r3, r2
 8006ed0:	d036      	beq.n	8006f40 <HAL_DMA_Abort_IT+0xc8>
 8006ed2:	687b      	ldr	r3, [r7, #4]
 8006ed4:	681b      	ldr	r3, [r3, #0]
 8006ed6:	4a55      	ldr	r2, [pc, #340]	@ (800702c <HAL_DMA_Abort_IT+0x1b4>)
 8006ed8:	4293      	cmp	r3, r2
 8006eda:	d031      	beq.n	8006f40 <HAL_DMA_Abort_IT+0xc8>
 8006edc:	687b      	ldr	r3, [r7, #4]
 8006ede:	681b      	ldr	r3, [r3, #0]
 8006ee0:	4a53      	ldr	r2, [pc, #332]	@ (8007030 <HAL_DMA_Abort_IT+0x1b8>)
 8006ee2:	4293      	cmp	r3, r2
 8006ee4:	d02c      	beq.n	8006f40 <HAL_DMA_Abort_IT+0xc8>
 8006ee6:	687b      	ldr	r3, [r7, #4]
 8006ee8:	681b      	ldr	r3, [r3, #0]
 8006eea:	4a52      	ldr	r2, [pc, #328]	@ (8007034 <HAL_DMA_Abort_IT+0x1bc>)
 8006eec:	4293      	cmp	r3, r2
 8006eee:	d027      	beq.n	8006f40 <HAL_DMA_Abort_IT+0xc8>
 8006ef0:	687b      	ldr	r3, [r7, #4]
 8006ef2:	681b      	ldr	r3, [r3, #0]
 8006ef4:	4a50      	ldr	r2, [pc, #320]	@ (8007038 <HAL_DMA_Abort_IT+0x1c0>)
 8006ef6:	4293      	cmp	r3, r2
 8006ef8:	d022      	beq.n	8006f40 <HAL_DMA_Abort_IT+0xc8>
 8006efa:	687b      	ldr	r3, [r7, #4]
 8006efc:	681b      	ldr	r3, [r3, #0]
 8006efe:	4a4f      	ldr	r2, [pc, #316]	@ (800703c <HAL_DMA_Abort_IT+0x1c4>)
 8006f00:	4293      	cmp	r3, r2
 8006f02:	d01d      	beq.n	8006f40 <HAL_DMA_Abort_IT+0xc8>
 8006f04:	687b      	ldr	r3, [r7, #4]
 8006f06:	681b      	ldr	r3, [r3, #0]
 8006f08:	4a4d      	ldr	r2, [pc, #308]	@ (8007040 <HAL_DMA_Abort_IT+0x1c8>)
 8006f0a:	4293      	cmp	r3, r2
 8006f0c:	d018      	beq.n	8006f40 <HAL_DMA_Abort_IT+0xc8>
 8006f0e:	687b      	ldr	r3, [r7, #4]
 8006f10:	681b      	ldr	r3, [r3, #0]
 8006f12:	4a4c      	ldr	r2, [pc, #304]	@ (8007044 <HAL_DMA_Abort_IT+0x1cc>)
 8006f14:	4293      	cmp	r3, r2
 8006f16:	d013      	beq.n	8006f40 <HAL_DMA_Abort_IT+0xc8>
 8006f18:	687b      	ldr	r3, [r7, #4]
 8006f1a:	681b      	ldr	r3, [r3, #0]
 8006f1c:	4a4a      	ldr	r2, [pc, #296]	@ (8007048 <HAL_DMA_Abort_IT+0x1d0>)
 8006f1e:	4293      	cmp	r3, r2
 8006f20:	d00e      	beq.n	8006f40 <HAL_DMA_Abort_IT+0xc8>
 8006f22:	687b      	ldr	r3, [r7, #4]
 8006f24:	681b      	ldr	r3, [r3, #0]
 8006f26:	4a49      	ldr	r2, [pc, #292]	@ (800704c <HAL_DMA_Abort_IT+0x1d4>)
 8006f28:	4293      	cmp	r3, r2
 8006f2a:	d009      	beq.n	8006f40 <HAL_DMA_Abort_IT+0xc8>
 8006f2c:	687b      	ldr	r3, [r7, #4]
 8006f2e:	681b      	ldr	r3, [r3, #0]
 8006f30:	4a47      	ldr	r2, [pc, #284]	@ (8007050 <HAL_DMA_Abort_IT+0x1d8>)
 8006f32:	4293      	cmp	r3, r2
 8006f34:	d004      	beq.n	8006f40 <HAL_DMA_Abort_IT+0xc8>
 8006f36:	687b      	ldr	r3, [r7, #4]
 8006f38:	681b      	ldr	r3, [r3, #0]
 8006f3a:	4a46      	ldr	r2, [pc, #280]	@ (8007054 <HAL_DMA_Abort_IT+0x1dc>)
 8006f3c:	4293      	cmp	r3, r2
 8006f3e:	d101      	bne.n	8006f44 <HAL_DMA_Abort_IT+0xcc>
 8006f40:	2301      	movs	r3, #1
 8006f42:	e000      	b.n	8006f46 <HAL_DMA_Abort_IT+0xce>
 8006f44:	2300      	movs	r3, #0
 8006f46:	2b00      	cmp	r3, #0
 8006f48:	f000 8086 	beq.w	8007058 <HAL_DMA_Abort_IT+0x1e0>
    {
      /* Set Abort State  */
      hdma->State = HAL_DMA_STATE_ABORT;
 8006f4c:	687b      	ldr	r3, [r7, #4]
 8006f4e:	2204      	movs	r2, #4
 8006f50:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8006f54:	687b      	ldr	r3, [r7, #4]
 8006f56:	681b      	ldr	r3, [r3, #0]
 8006f58:	4a2f      	ldr	r2, [pc, #188]	@ (8007018 <HAL_DMA_Abort_IT+0x1a0>)
 8006f5a:	4293      	cmp	r3, r2
 8006f5c:	d04a      	beq.n	8006ff4 <HAL_DMA_Abort_IT+0x17c>
 8006f5e:	687b      	ldr	r3, [r7, #4]
 8006f60:	681b      	ldr	r3, [r3, #0]
 8006f62:	4a2e      	ldr	r2, [pc, #184]	@ (800701c <HAL_DMA_Abort_IT+0x1a4>)
 8006f64:	4293      	cmp	r3, r2
 8006f66:	d045      	beq.n	8006ff4 <HAL_DMA_Abort_IT+0x17c>
 8006f68:	687b      	ldr	r3, [r7, #4]
 8006f6a:	681b      	ldr	r3, [r3, #0]
 8006f6c:	4a2c      	ldr	r2, [pc, #176]	@ (8007020 <HAL_DMA_Abort_IT+0x1a8>)
 8006f6e:	4293      	cmp	r3, r2
 8006f70:	d040      	beq.n	8006ff4 <HAL_DMA_Abort_IT+0x17c>
 8006f72:	687b      	ldr	r3, [r7, #4]
 8006f74:	681b      	ldr	r3, [r3, #0]
 8006f76:	4a2b      	ldr	r2, [pc, #172]	@ (8007024 <HAL_DMA_Abort_IT+0x1ac>)
 8006f78:	4293      	cmp	r3, r2
 8006f7a:	d03b      	beq.n	8006ff4 <HAL_DMA_Abort_IT+0x17c>
 8006f7c:	687b      	ldr	r3, [r7, #4]
 8006f7e:	681b      	ldr	r3, [r3, #0]
 8006f80:	4a29      	ldr	r2, [pc, #164]	@ (8007028 <HAL_DMA_Abort_IT+0x1b0>)
 8006f82:	4293      	cmp	r3, r2
 8006f84:	d036      	beq.n	8006ff4 <HAL_DMA_Abort_IT+0x17c>
 8006f86:	687b      	ldr	r3, [r7, #4]
 8006f88:	681b      	ldr	r3, [r3, #0]
 8006f8a:	4a28      	ldr	r2, [pc, #160]	@ (800702c <HAL_DMA_Abort_IT+0x1b4>)
 8006f8c:	4293      	cmp	r3, r2
 8006f8e:	d031      	beq.n	8006ff4 <HAL_DMA_Abort_IT+0x17c>
 8006f90:	687b      	ldr	r3, [r7, #4]
 8006f92:	681b      	ldr	r3, [r3, #0]
 8006f94:	4a26      	ldr	r2, [pc, #152]	@ (8007030 <HAL_DMA_Abort_IT+0x1b8>)
 8006f96:	4293      	cmp	r3, r2
 8006f98:	d02c      	beq.n	8006ff4 <HAL_DMA_Abort_IT+0x17c>
 8006f9a:	687b      	ldr	r3, [r7, #4]
 8006f9c:	681b      	ldr	r3, [r3, #0]
 8006f9e:	4a25      	ldr	r2, [pc, #148]	@ (8007034 <HAL_DMA_Abort_IT+0x1bc>)
 8006fa0:	4293      	cmp	r3, r2
 8006fa2:	d027      	beq.n	8006ff4 <HAL_DMA_Abort_IT+0x17c>
 8006fa4:	687b      	ldr	r3, [r7, #4]
 8006fa6:	681b      	ldr	r3, [r3, #0]
 8006fa8:	4a23      	ldr	r2, [pc, #140]	@ (8007038 <HAL_DMA_Abort_IT+0x1c0>)
 8006faa:	4293      	cmp	r3, r2
 8006fac:	d022      	beq.n	8006ff4 <HAL_DMA_Abort_IT+0x17c>
 8006fae:	687b      	ldr	r3, [r7, #4]
 8006fb0:	681b      	ldr	r3, [r3, #0]
 8006fb2:	4a22      	ldr	r2, [pc, #136]	@ (800703c <HAL_DMA_Abort_IT+0x1c4>)
 8006fb4:	4293      	cmp	r3, r2
 8006fb6:	d01d      	beq.n	8006ff4 <HAL_DMA_Abort_IT+0x17c>
 8006fb8:	687b      	ldr	r3, [r7, #4]
 8006fba:	681b      	ldr	r3, [r3, #0]
 8006fbc:	4a20      	ldr	r2, [pc, #128]	@ (8007040 <HAL_DMA_Abort_IT+0x1c8>)
 8006fbe:	4293      	cmp	r3, r2
 8006fc0:	d018      	beq.n	8006ff4 <HAL_DMA_Abort_IT+0x17c>
 8006fc2:	687b      	ldr	r3, [r7, #4]
 8006fc4:	681b      	ldr	r3, [r3, #0]
 8006fc6:	4a1f      	ldr	r2, [pc, #124]	@ (8007044 <HAL_DMA_Abort_IT+0x1cc>)
 8006fc8:	4293      	cmp	r3, r2
 8006fca:	d013      	beq.n	8006ff4 <HAL_DMA_Abort_IT+0x17c>
 8006fcc:	687b      	ldr	r3, [r7, #4]
 8006fce:	681b      	ldr	r3, [r3, #0]
 8006fd0:	4a1d      	ldr	r2, [pc, #116]	@ (8007048 <HAL_DMA_Abort_IT+0x1d0>)
 8006fd2:	4293      	cmp	r3, r2
 8006fd4:	d00e      	beq.n	8006ff4 <HAL_DMA_Abort_IT+0x17c>
 8006fd6:	687b      	ldr	r3, [r7, #4]
 8006fd8:	681b      	ldr	r3, [r3, #0]
 8006fda:	4a1c      	ldr	r2, [pc, #112]	@ (800704c <HAL_DMA_Abort_IT+0x1d4>)
 8006fdc:	4293      	cmp	r3, r2
 8006fde:	d009      	beq.n	8006ff4 <HAL_DMA_Abort_IT+0x17c>
 8006fe0:	687b      	ldr	r3, [r7, #4]
 8006fe2:	681b      	ldr	r3, [r3, #0]
 8006fe4:	4a1a      	ldr	r2, [pc, #104]	@ (8007050 <HAL_DMA_Abort_IT+0x1d8>)
 8006fe6:	4293      	cmp	r3, r2
 8006fe8:	d004      	beq.n	8006ff4 <HAL_DMA_Abort_IT+0x17c>
 8006fea:	687b      	ldr	r3, [r7, #4]
 8006fec:	681b      	ldr	r3, [r3, #0]
 8006fee:	4a19      	ldr	r2, [pc, #100]	@ (8007054 <HAL_DMA_Abort_IT+0x1dc>)
 8006ff0:	4293      	cmp	r3, r2
 8006ff2:	d108      	bne.n	8007006 <HAL_DMA_Abort_IT+0x18e>
 8006ff4:	687b      	ldr	r3, [r7, #4]
 8006ff6:	681b      	ldr	r3, [r3, #0]
 8006ff8:	681a      	ldr	r2, [r3, #0]
 8006ffa:	687b      	ldr	r3, [r7, #4]
 8006ffc:	681b      	ldr	r3, [r3, #0]
 8006ffe:	f022 0201 	bic.w	r2, r2, #1
 8007002:	601a      	str	r2, [r3, #0]
 8007004:	e178      	b.n	80072f8 <HAL_DMA_Abort_IT+0x480>
 8007006:	687b      	ldr	r3, [r7, #4]
 8007008:	681b      	ldr	r3, [r3, #0]
 800700a:	681a      	ldr	r2, [r3, #0]
 800700c:	687b      	ldr	r3, [r7, #4]
 800700e:	681b      	ldr	r3, [r3, #0]
 8007010:	f022 0201 	bic.w	r2, r2, #1
 8007014:	601a      	str	r2, [r3, #0]
 8007016:	e16f      	b.n	80072f8 <HAL_DMA_Abort_IT+0x480>
 8007018:	40020010 	.word	0x40020010
 800701c:	40020028 	.word	0x40020028
 8007020:	40020040 	.word	0x40020040
 8007024:	40020058 	.word	0x40020058
 8007028:	40020070 	.word	0x40020070
 800702c:	40020088 	.word	0x40020088
 8007030:	400200a0 	.word	0x400200a0
 8007034:	400200b8 	.word	0x400200b8
 8007038:	40020410 	.word	0x40020410
 800703c:	40020428 	.word	0x40020428
 8007040:	40020440 	.word	0x40020440
 8007044:	40020458 	.word	0x40020458
 8007048:	40020470 	.word	0x40020470
 800704c:	40020488 	.word	0x40020488
 8007050:	400204a0 	.word	0x400204a0
 8007054:	400204b8 	.word	0x400204b8
    }
    else /* BDMA channel */
    {
      /* Disable DMA All Interrupts  */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 8007058:	687b      	ldr	r3, [r7, #4]
 800705a:	681b      	ldr	r3, [r3, #0]
 800705c:	681a      	ldr	r2, [r3, #0]
 800705e:	687b      	ldr	r3, [r7, #4]
 8007060:	681b      	ldr	r3, [r3, #0]
 8007062:	f022 020e 	bic.w	r2, r2, #14
 8007066:	601a      	str	r2, [r3, #0]

      /* Disable the channel */
      __HAL_DMA_DISABLE(hdma);
 8007068:	687b      	ldr	r3, [r7, #4]
 800706a:	681b      	ldr	r3, [r3, #0]
 800706c:	4a6c      	ldr	r2, [pc, #432]	@ (8007220 <HAL_DMA_Abort_IT+0x3a8>)
 800706e:	4293      	cmp	r3, r2
 8007070:	d04a      	beq.n	8007108 <HAL_DMA_Abort_IT+0x290>
 8007072:	687b      	ldr	r3, [r7, #4]
 8007074:	681b      	ldr	r3, [r3, #0]
 8007076:	4a6b      	ldr	r2, [pc, #428]	@ (8007224 <HAL_DMA_Abort_IT+0x3ac>)
 8007078:	4293      	cmp	r3, r2
 800707a:	d045      	beq.n	8007108 <HAL_DMA_Abort_IT+0x290>
 800707c:	687b      	ldr	r3, [r7, #4]
 800707e:	681b      	ldr	r3, [r3, #0]
 8007080:	4a69      	ldr	r2, [pc, #420]	@ (8007228 <HAL_DMA_Abort_IT+0x3b0>)
 8007082:	4293      	cmp	r3, r2
 8007084:	d040      	beq.n	8007108 <HAL_DMA_Abort_IT+0x290>
 8007086:	687b      	ldr	r3, [r7, #4]
 8007088:	681b      	ldr	r3, [r3, #0]
 800708a:	4a68      	ldr	r2, [pc, #416]	@ (800722c <HAL_DMA_Abort_IT+0x3b4>)
 800708c:	4293      	cmp	r3, r2
 800708e:	d03b      	beq.n	8007108 <HAL_DMA_Abort_IT+0x290>
 8007090:	687b      	ldr	r3, [r7, #4]
 8007092:	681b      	ldr	r3, [r3, #0]
 8007094:	4a66      	ldr	r2, [pc, #408]	@ (8007230 <HAL_DMA_Abort_IT+0x3b8>)
 8007096:	4293      	cmp	r3, r2
 8007098:	d036      	beq.n	8007108 <HAL_DMA_Abort_IT+0x290>
 800709a:	687b      	ldr	r3, [r7, #4]
 800709c:	681b      	ldr	r3, [r3, #0]
 800709e:	4a65      	ldr	r2, [pc, #404]	@ (8007234 <HAL_DMA_Abort_IT+0x3bc>)
 80070a0:	4293      	cmp	r3, r2
 80070a2:	d031      	beq.n	8007108 <HAL_DMA_Abort_IT+0x290>
 80070a4:	687b      	ldr	r3, [r7, #4]
 80070a6:	681b      	ldr	r3, [r3, #0]
 80070a8:	4a63      	ldr	r2, [pc, #396]	@ (8007238 <HAL_DMA_Abort_IT+0x3c0>)
 80070aa:	4293      	cmp	r3, r2
 80070ac:	d02c      	beq.n	8007108 <HAL_DMA_Abort_IT+0x290>
 80070ae:	687b      	ldr	r3, [r7, #4]
 80070b0:	681b      	ldr	r3, [r3, #0]
 80070b2:	4a62      	ldr	r2, [pc, #392]	@ (800723c <HAL_DMA_Abort_IT+0x3c4>)
 80070b4:	4293      	cmp	r3, r2
 80070b6:	d027      	beq.n	8007108 <HAL_DMA_Abort_IT+0x290>
 80070b8:	687b      	ldr	r3, [r7, #4]
 80070ba:	681b      	ldr	r3, [r3, #0]
 80070bc:	4a60      	ldr	r2, [pc, #384]	@ (8007240 <HAL_DMA_Abort_IT+0x3c8>)
 80070be:	4293      	cmp	r3, r2
 80070c0:	d022      	beq.n	8007108 <HAL_DMA_Abort_IT+0x290>
 80070c2:	687b      	ldr	r3, [r7, #4]
 80070c4:	681b      	ldr	r3, [r3, #0]
 80070c6:	4a5f      	ldr	r2, [pc, #380]	@ (8007244 <HAL_DMA_Abort_IT+0x3cc>)
 80070c8:	4293      	cmp	r3, r2
 80070ca:	d01d      	beq.n	8007108 <HAL_DMA_Abort_IT+0x290>
 80070cc:	687b      	ldr	r3, [r7, #4]
 80070ce:	681b      	ldr	r3, [r3, #0]
 80070d0:	4a5d      	ldr	r2, [pc, #372]	@ (8007248 <HAL_DMA_Abort_IT+0x3d0>)
 80070d2:	4293      	cmp	r3, r2
 80070d4:	d018      	beq.n	8007108 <HAL_DMA_Abort_IT+0x290>
 80070d6:	687b      	ldr	r3, [r7, #4]
 80070d8:	681b      	ldr	r3, [r3, #0]
 80070da:	4a5c      	ldr	r2, [pc, #368]	@ (800724c <HAL_DMA_Abort_IT+0x3d4>)
 80070dc:	4293      	cmp	r3, r2
 80070de:	d013      	beq.n	8007108 <HAL_DMA_Abort_IT+0x290>
 80070e0:	687b      	ldr	r3, [r7, #4]
 80070e2:	681b      	ldr	r3, [r3, #0]
 80070e4:	4a5a      	ldr	r2, [pc, #360]	@ (8007250 <HAL_DMA_Abort_IT+0x3d8>)
 80070e6:	4293      	cmp	r3, r2
 80070e8:	d00e      	beq.n	8007108 <HAL_DMA_Abort_IT+0x290>
 80070ea:	687b      	ldr	r3, [r7, #4]
 80070ec:	681b      	ldr	r3, [r3, #0]
 80070ee:	4a59      	ldr	r2, [pc, #356]	@ (8007254 <HAL_DMA_Abort_IT+0x3dc>)
 80070f0:	4293      	cmp	r3, r2
 80070f2:	d009      	beq.n	8007108 <HAL_DMA_Abort_IT+0x290>
 80070f4:	687b      	ldr	r3, [r7, #4]
 80070f6:	681b      	ldr	r3, [r3, #0]
 80070f8:	4a57      	ldr	r2, [pc, #348]	@ (8007258 <HAL_DMA_Abort_IT+0x3e0>)
 80070fa:	4293      	cmp	r3, r2
 80070fc:	d004      	beq.n	8007108 <HAL_DMA_Abort_IT+0x290>
 80070fe:	687b      	ldr	r3, [r7, #4]
 8007100:	681b      	ldr	r3, [r3, #0]
 8007102:	4a56      	ldr	r2, [pc, #344]	@ (800725c <HAL_DMA_Abort_IT+0x3e4>)
 8007104:	4293      	cmp	r3, r2
 8007106:	d108      	bne.n	800711a <HAL_DMA_Abort_IT+0x2a2>
 8007108:	687b      	ldr	r3, [r7, #4]
 800710a:	681b      	ldr	r3, [r3, #0]
 800710c:	681a      	ldr	r2, [r3, #0]
 800710e:	687b      	ldr	r3, [r7, #4]
 8007110:	681b      	ldr	r3, [r3, #0]
 8007112:	f022 0201 	bic.w	r2, r2, #1
 8007116:	601a      	str	r2, [r3, #0]
 8007118:	e007      	b.n	800712a <HAL_DMA_Abort_IT+0x2b2>
 800711a:	687b      	ldr	r3, [r7, #4]
 800711c:	681b      	ldr	r3, [r3, #0]
 800711e:	681a      	ldr	r2, [r3, #0]
 8007120:	687b      	ldr	r3, [r7, #4]
 8007122:	681b      	ldr	r3, [r3, #0]
 8007124:	f022 0201 	bic.w	r2, r2, #1
 8007128:	601a      	str	r2, [r3, #0]

      if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 800712a:	687b      	ldr	r3, [r7, #4]
 800712c:	681b      	ldr	r3, [r3, #0]
 800712e:	4a3c      	ldr	r2, [pc, #240]	@ (8007220 <HAL_DMA_Abort_IT+0x3a8>)
 8007130:	4293      	cmp	r3, r2
 8007132:	d072      	beq.n	800721a <HAL_DMA_Abort_IT+0x3a2>
 8007134:	687b      	ldr	r3, [r7, #4]
 8007136:	681b      	ldr	r3, [r3, #0]
 8007138:	4a3a      	ldr	r2, [pc, #232]	@ (8007224 <HAL_DMA_Abort_IT+0x3ac>)
 800713a:	4293      	cmp	r3, r2
 800713c:	d06d      	beq.n	800721a <HAL_DMA_Abort_IT+0x3a2>
 800713e:	687b      	ldr	r3, [r7, #4]
 8007140:	681b      	ldr	r3, [r3, #0]
 8007142:	4a39      	ldr	r2, [pc, #228]	@ (8007228 <HAL_DMA_Abort_IT+0x3b0>)
 8007144:	4293      	cmp	r3, r2
 8007146:	d068      	beq.n	800721a <HAL_DMA_Abort_IT+0x3a2>
 8007148:	687b      	ldr	r3, [r7, #4]
 800714a:	681b      	ldr	r3, [r3, #0]
 800714c:	4a37      	ldr	r2, [pc, #220]	@ (800722c <HAL_DMA_Abort_IT+0x3b4>)
 800714e:	4293      	cmp	r3, r2
 8007150:	d063      	beq.n	800721a <HAL_DMA_Abort_IT+0x3a2>
 8007152:	687b      	ldr	r3, [r7, #4]
 8007154:	681b      	ldr	r3, [r3, #0]
 8007156:	4a36      	ldr	r2, [pc, #216]	@ (8007230 <HAL_DMA_Abort_IT+0x3b8>)
 8007158:	4293      	cmp	r3, r2
 800715a:	d05e      	beq.n	800721a <HAL_DMA_Abort_IT+0x3a2>
 800715c:	687b      	ldr	r3, [r7, #4]
 800715e:	681b      	ldr	r3, [r3, #0]
 8007160:	4a34      	ldr	r2, [pc, #208]	@ (8007234 <HAL_DMA_Abort_IT+0x3bc>)
 8007162:	4293      	cmp	r3, r2
 8007164:	d059      	beq.n	800721a <HAL_DMA_Abort_IT+0x3a2>
 8007166:	687b      	ldr	r3, [r7, #4]
 8007168:	681b      	ldr	r3, [r3, #0]
 800716a:	4a33      	ldr	r2, [pc, #204]	@ (8007238 <HAL_DMA_Abort_IT+0x3c0>)
 800716c:	4293      	cmp	r3, r2
 800716e:	d054      	beq.n	800721a <HAL_DMA_Abort_IT+0x3a2>
 8007170:	687b      	ldr	r3, [r7, #4]
 8007172:	681b      	ldr	r3, [r3, #0]
 8007174:	4a31      	ldr	r2, [pc, #196]	@ (800723c <HAL_DMA_Abort_IT+0x3c4>)
 8007176:	4293      	cmp	r3, r2
 8007178:	d04f      	beq.n	800721a <HAL_DMA_Abort_IT+0x3a2>
 800717a:	687b      	ldr	r3, [r7, #4]
 800717c:	681b      	ldr	r3, [r3, #0]
 800717e:	4a30      	ldr	r2, [pc, #192]	@ (8007240 <HAL_DMA_Abort_IT+0x3c8>)
 8007180:	4293      	cmp	r3, r2
 8007182:	d04a      	beq.n	800721a <HAL_DMA_Abort_IT+0x3a2>
 8007184:	687b      	ldr	r3, [r7, #4]
 8007186:	681b      	ldr	r3, [r3, #0]
 8007188:	4a2e      	ldr	r2, [pc, #184]	@ (8007244 <HAL_DMA_Abort_IT+0x3cc>)
 800718a:	4293      	cmp	r3, r2
 800718c:	d045      	beq.n	800721a <HAL_DMA_Abort_IT+0x3a2>
 800718e:	687b      	ldr	r3, [r7, #4]
 8007190:	681b      	ldr	r3, [r3, #0]
 8007192:	4a2d      	ldr	r2, [pc, #180]	@ (8007248 <HAL_DMA_Abort_IT+0x3d0>)
 8007194:	4293      	cmp	r3, r2
 8007196:	d040      	beq.n	800721a <HAL_DMA_Abort_IT+0x3a2>
 8007198:	687b      	ldr	r3, [r7, #4]
 800719a:	681b      	ldr	r3, [r3, #0]
 800719c:	4a2b      	ldr	r2, [pc, #172]	@ (800724c <HAL_DMA_Abort_IT+0x3d4>)
 800719e:	4293      	cmp	r3, r2
 80071a0:	d03b      	beq.n	800721a <HAL_DMA_Abort_IT+0x3a2>
 80071a2:	687b      	ldr	r3, [r7, #4]
 80071a4:	681b      	ldr	r3, [r3, #0]
 80071a6:	4a2a      	ldr	r2, [pc, #168]	@ (8007250 <HAL_DMA_Abort_IT+0x3d8>)
 80071a8:	4293      	cmp	r3, r2
 80071aa:	d036      	beq.n	800721a <HAL_DMA_Abort_IT+0x3a2>
 80071ac:	687b      	ldr	r3, [r7, #4]
 80071ae:	681b      	ldr	r3, [r3, #0]
 80071b0:	4a28      	ldr	r2, [pc, #160]	@ (8007254 <HAL_DMA_Abort_IT+0x3dc>)
 80071b2:	4293      	cmp	r3, r2
 80071b4:	d031      	beq.n	800721a <HAL_DMA_Abort_IT+0x3a2>
 80071b6:	687b      	ldr	r3, [r7, #4]
 80071b8:	681b      	ldr	r3, [r3, #0]
 80071ba:	4a27      	ldr	r2, [pc, #156]	@ (8007258 <HAL_DMA_Abort_IT+0x3e0>)
 80071bc:	4293      	cmp	r3, r2
 80071be:	d02c      	beq.n	800721a <HAL_DMA_Abort_IT+0x3a2>
 80071c0:	687b      	ldr	r3, [r7, #4]
 80071c2:	681b      	ldr	r3, [r3, #0]
 80071c4:	4a25      	ldr	r2, [pc, #148]	@ (800725c <HAL_DMA_Abort_IT+0x3e4>)
 80071c6:	4293      	cmp	r3, r2
 80071c8:	d027      	beq.n	800721a <HAL_DMA_Abort_IT+0x3a2>
 80071ca:	687b      	ldr	r3, [r7, #4]
 80071cc:	681b      	ldr	r3, [r3, #0]
 80071ce:	4a24      	ldr	r2, [pc, #144]	@ (8007260 <HAL_DMA_Abort_IT+0x3e8>)
 80071d0:	4293      	cmp	r3, r2
 80071d2:	d022      	beq.n	800721a <HAL_DMA_Abort_IT+0x3a2>
 80071d4:	687b      	ldr	r3, [r7, #4]
 80071d6:	681b      	ldr	r3, [r3, #0]
 80071d8:	4a22      	ldr	r2, [pc, #136]	@ (8007264 <HAL_DMA_Abort_IT+0x3ec>)
 80071da:	4293      	cmp	r3, r2
 80071dc:	d01d      	beq.n	800721a <HAL_DMA_Abort_IT+0x3a2>
 80071de:	687b      	ldr	r3, [r7, #4]
 80071e0:	681b      	ldr	r3, [r3, #0]
 80071e2:	4a21      	ldr	r2, [pc, #132]	@ (8007268 <HAL_DMA_Abort_IT+0x3f0>)
 80071e4:	4293      	cmp	r3, r2
 80071e6:	d018      	beq.n	800721a <HAL_DMA_Abort_IT+0x3a2>
 80071e8:	687b      	ldr	r3, [r7, #4]
 80071ea:	681b      	ldr	r3, [r3, #0]
 80071ec:	4a1f      	ldr	r2, [pc, #124]	@ (800726c <HAL_DMA_Abort_IT+0x3f4>)
 80071ee:	4293      	cmp	r3, r2
 80071f0:	d013      	beq.n	800721a <HAL_DMA_Abort_IT+0x3a2>
 80071f2:	687b      	ldr	r3, [r7, #4]
 80071f4:	681b      	ldr	r3, [r3, #0]
 80071f6:	4a1e      	ldr	r2, [pc, #120]	@ (8007270 <HAL_DMA_Abort_IT+0x3f8>)
 80071f8:	4293      	cmp	r3, r2
 80071fa:	d00e      	beq.n	800721a <HAL_DMA_Abort_IT+0x3a2>
 80071fc:	687b      	ldr	r3, [r7, #4]
 80071fe:	681b      	ldr	r3, [r3, #0]
 8007200:	4a1c      	ldr	r2, [pc, #112]	@ (8007274 <HAL_DMA_Abort_IT+0x3fc>)
 8007202:	4293      	cmp	r3, r2
 8007204:	d009      	beq.n	800721a <HAL_DMA_Abort_IT+0x3a2>
 8007206:	687b      	ldr	r3, [r7, #4]
 8007208:	681b      	ldr	r3, [r3, #0]
 800720a:	4a1b      	ldr	r2, [pc, #108]	@ (8007278 <HAL_DMA_Abort_IT+0x400>)
 800720c:	4293      	cmp	r3, r2
 800720e:	d004      	beq.n	800721a <HAL_DMA_Abort_IT+0x3a2>
 8007210:	687b      	ldr	r3, [r7, #4]
 8007212:	681b      	ldr	r3, [r3, #0]
 8007214:	4a19      	ldr	r2, [pc, #100]	@ (800727c <HAL_DMA_Abort_IT+0x404>)
 8007216:	4293      	cmp	r3, r2
 8007218:	d132      	bne.n	8007280 <HAL_DMA_Abort_IT+0x408>
 800721a:	2301      	movs	r3, #1
 800721c:	e031      	b.n	8007282 <HAL_DMA_Abort_IT+0x40a>
 800721e:	bf00      	nop
 8007220:	40020010 	.word	0x40020010
 8007224:	40020028 	.word	0x40020028
 8007228:	40020040 	.word	0x40020040
 800722c:	40020058 	.word	0x40020058
 8007230:	40020070 	.word	0x40020070
 8007234:	40020088 	.word	0x40020088
 8007238:	400200a0 	.word	0x400200a0
 800723c:	400200b8 	.word	0x400200b8
 8007240:	40020410 	.word	0x40020410
 8007244:	40020428 	.word	0x40020428
 8007248:	40020440 	.word	0x40020440
 800724c:	40020458 	.word	0x40020458
 8007250:	40020470 	.word	0x40020470
 8007254:	40020488 	.word	0x40020488
 8007258:	400204a0 	.word	0x400204a0
 800725c:	400204b8 	.word	0x400204b8
 8007260:	58025408 	.word	0x58025408
 8007264:	5802541c 	.word	0x5802541c
 8007268:	58025430 	.word	0x58025430
 800726c:	58025444 	.word	0x58025444
 8007270:	58025458 	.word	0x58025458
 8007274:	5802546c 	.word	0x5802546c
 8007278:	58025480 	.word	0x58025480
 800727c:	58025494 	.word	0x58025494
 8007280:	2300      	movs	r3, #0
 8007282:	2b00      	cmp	r3, #0
 8007284:	d028      	beq.n	80072d8 <HAL_DMA_Abort_IT+0x460>
      {
        /* disable the DMAMUX sync overrun IT */
        hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8007286:	687b      	ldr	r3, [r7, #4]
 8007288:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800728a:	681a      	ldr	r2, [r3, #0]
 800728c:	687b      	ldr	r3, [r7, #4]
 800728e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007290:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8007294:	601a      	str	r2, [r3, #0]

        /* Clear all flags */
        regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8007296:	687b      	ldr	r3, [r7, #4]
 8007298:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800729a:	60fb      	str	r3, [r7, #12]
        regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 800729c:	687b      	ldr	r3, [r7, #4]
 800729e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80072a0:	f003 031f 	and.w	r3, r3, #31
 80072a4:	2201      	movs	r2, #1
 80072a6:	409a      	lsls	r2, r3
 80072a8:	68fb      	ldr	r3, [r7, #12]
 80072aa:	605a      	str	r2, [r3, #4]

        /* Clear the DMAMUX synchro overrun flag */
        hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80072ac:	687b      	ldr	r3, [r7, #4]
 80072ae:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80072b0:	687a      	ldr	r2, [r7, #4]
 80072b2:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 80072b4:	605a      	str	r2, [r3, #4]

        if(hdma->DMAmuxRequestGen != 0U)
 80072b6:	687b      	ldr	r3, [r7, #4]
 80072b8:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80072ba:	2b00      	cmp	r3, #0
 80072bc:	d00c      	beq.n	80072d8 <HAL_DMA_Abort_IT+0x460>
        {
          /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
          /* disable the request gen overrun IT */
          hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 80072be:	687b      	ldr	r3, [r7, #4]
 80072c0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80072c2:	681a      	ldr	r2, [r3, #0]
 80072c4:	687b      	ldr	r3, [r7, #4]
 80072c6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80072c8:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80072cc:	601a      	str	r2, [r3, #0]

          /* Clear the DMAMUX request generator overrun flag */
          hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80072ce:	687b      	ldr	r3, [r7, #4]
 80072d0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80072d2:	687a      	ldr	r2, [r7, #4]
 80072d4:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 80072d6:	605a      	str	r2, [r3, #4]
        }
      }

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80072d8:	687b      	ldr	r3, [r7, #4]
 80072da:	2201      	movs	r2, #1
 80072dc:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80072e0:	687b      	ldr	r3, [r7, #4]
 80072e2:	2200      	movs	r2, #0
 80072e4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

      /* Call User Abort callback */
      if(hdma->XferAbortCallback != NULL)
 80072e8:	687b      	ldr	r3, [r7, #4]
 80072ea:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80072ec:	2b00      	cmp	r3, #0
 80072ee:	d003      	beq.n	80072f8 <HAL_DMA_Abort_IT+0x480>
      {
        hdma->XferAbortCallback(hdma);
 80072f0:	687b      	ldr	r3, [r7, #4]
 80072f2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80072f4:	6878      	ldr	r0, [r7, #4]
 80072f6:	4798      	blx	r3
      }
    }
  }

  return HAL_OK;
 80072f8:	2300      	movs	r3, #0
}
 80072fa:	4618      	mov	r0, r3
 80072fc:	3710      	adds	r7, #16
 80072fe:	46bd      	mov	sp, r7
 8007300:	bd80      	pop	{r7, pc}
 8007302:	bf00      	nop

08007304 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *GPIO_Init)
{
 8007304:	b480      	push	{r7}
 8007306:	b089      	sub	sp, #36	@ 0x24
 8007308:	af00      	add	r7, sp, #0
 800730a:	6078      	str	r0, [r7, #4]
 800730c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 800730e:	2300      	movs	r3, #0
 8007310:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 8007312:	4b89      	ldr	r3, [pc, #548]	@ (8007538 <HAL_GPIO_Init+0x234>)
 8007314:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8007316:	e194      	b.n	8007642 <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8007318:	683b      	ldr	r3, [r7, #0]
 800731a:	681a      	ldr	r2, [r3, #0]
 800731c:	2101      	movs	r1, #1
 800731e:	69fb      	ldr	r3, [r7, #28]
 8007320:	fa01 f303 	lsl.w	r3, r1, r3
 8007324:	4013      	ands	r3, r2
 8007326:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 8007328:	693b      	ldr	r3, [r7, #16]
 800732a:	2b00      	cmp	r3, #0
 800732c:	f000 8186 	beq.w	800763c <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8007330:	683b      	ldr	r3, [r7, #0]
 8007332:	685b      	ldr	r3, [r3, #4]
 8007334:	f003 0303 	and.w	r3, r3, #3
 8007338:	2b01      	cmp	r3, #1
 800733a:	d005      	beq.n	8007348 <HAL_GPIO_Init+0x44>
 800733c:	683b      	ldr	r3, [r7, #0]
 800733e:	685b      	ldr	r3, [r3, #4]
 8007340:	f003 0303 	and.w	r3, r3, #3
 8007344:	2b02      	cmp	r3, #2
 8007346:	d130      	bne.n	80073aa <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8007348:	687b      	ldr	r3, [r7, #4]
 800734a:	689b      	ldr	r3, [r3, #8]
 800734c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 800734e:	69fb      	ldr	r3, [r7, #28]
 8007350:	005b      	lsls	r3, r3, #1
 8007352:	2203      	movs	r2, #3
 8007354:	fa02 f303 	lsl.w	r3, r2, r3
 8007358:	43db      	mvns	r3, r3
 800735a:	69ba      	ldr	r2, [r7, #24]
 800735c:	4013      	ands	r3, r2
 800735e:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8007360:	683b      	ldr	r3, [r7, #0]
 8007362:	68da      	ldr	r2, [r3, #12]
 8007364:	69fb      	ldr	r3, [r7, #28]
 8007366:	005b      	lsls	r3, r3, #1
 8007368:	fa02 f303 	lsl.w	r3, r2, r3
 800736c:	69ba      	ldr	r2, [r7, #24]
 800736e:	4313      	orrs	r3, r2
 8007370:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8007372:	687b      	ldr	r3, [r7, #4]
 8007374:	69ba      	ldr	r2, [r7, #24]
 8007376:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8007378:	687b      	ldr	r3, [r7, #4]
 800737a:	685b      	ldr	r3, [r3, #4]
 800737c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800737e:	2201      	movs	r2, #1
 8007380:	69fb      	ldr	r3, [r7, #28]
 8007382:	fa02 f303 	lsl.w	r3, r2, r3
 8007386:	43db      	mvns	r3, r3
 8007388:	69ba      	ldr	r2, [r7, #24]
 800738a:	4013      	ands	r3, r2
 800738c:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800738e:	683b      	ldr	r3, [r7, #0]
 8007390:	685b      	ldr	r3, [r3, #4]
 8007392:	091b      	lsrs	r3, r3, #4
 8007394:	f003 0201 	and.w	r2, r3, #1
 8007398:	69fb      	ldr	r3, [r7, #28]
 800739a:	fa02 f303 	lsl.w	r3, r2, r3
 800739e:	69ba      	ldr	r2, [r7, #24]
 80073a0:	4313      	orrs	r3, r2
 80073a2:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80073a4:	687b      	ldr	r3, [r7, #4]
 80073a6:	69ba      	ldr	r2, [r7, #24]
 80073a8:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80073aa:	683b      	ldr	r3, [r7, #0]
 80073ac:	685b      	ldr	r3, [r3, #4]
 80073ae:	f003 0303 	and.w	r3, r3, #3
 80073b2:	2b03      	cmp	r3, #3
 80073b4:	d017      	beq.n	80073e6 <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 80073b6:	687b      	ldr	r3, [r7, #4]
 80073b8:	68db      	ldr	r3, [r3, #12]
 80073ba:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80073bc:	69fb      	ldr	r3, [r7, #28]
 80073be:	005b      	lsls	r3, r3, #1
 80073c0:	2203      	movs	r2, #3
 80073c2:	fa02 f303 	lsl.w	r3, r2, r3
 80073c6:	43db      	mvns	r3, r3
 80073c8:	69ba      	ldr	r2, [r7, #24]
 80073ca:	4013      	ands	r3, r2
 80073cc:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 80073ce:	683b      	ldr	r3, [r7, #0]
 80073d0:	689a      	ldr	r2, [r3, #8]
 80073d2:	69fb      	ldr	r3, [r7, #28]
 80073d4:	005b      	lsls	r3, r3, #1
 80073d6:	fa02 f303 	lsl.w	r3, r2, r3
 80073da:	69ba      	ldr	r2, [r7, #24]
 80073dc:	4313      	orrs	r3, r2
 80073de:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 80073e0:	687b      	ldr	r3, [r7, #4]
 80073e2:	69ba      	ldr	r2, [r7, #24]
 80073e4:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80073e6:	683b      	ldr	r3, [r7, #0]
 80073e8:	685b      	ldr	r3, [r3, #4]
 80073ea:	f003 0303 	and.w	r3, r3, #3
 80073ee:	2b02      	cmp	r3, #2
 80073f0:	d123      	bne.n	800743a <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80073f2:	69fb      	ldr	r3, [r7, #28]
 80073f4:	08da      	lsrs	r2, r3, #3
 80073f6:	687b      	ldr	r3, [r7, #4]
 80073f8:	3208      	adds	r2, #8
 80073fa:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80073fe:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8007400:	69fb      	ldr	r3, [r7, #28]
 8007402:	f003 0307 	and.w	r3, r3, #7
 8007406:	009b      	lsls	r3, r3, #2
 8007408:	220f      	movs	r2, #15
 800740a:	fa02 f303 	lsl.w	r3, r2, r3
 800740e:	43db      	mvns	r3, r3
 8007410:	69ba      	ldr	r2, [r7, #24]
 8007412:	4013      	ands	r3, r2
 8007414:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8007416:	683b      	ldr	r3, [r7, #0]
 8007418:	691a      	ldr	r2, [r3, #16]
 800741a:	69fb      	ldr	r3, [r7, #28]
 800741c:	f003 0307 	and.w	r3, r3, #7
 8007420:	009b      	lsls	r3, r3, #2
 8007422:	fa02 f303 	lsl.w	r3, r2, r3
 8007426:	69ba      	ldr	r2, [r7, #24]
 8007428:	4313      	orrs	r3, r2
 800742a:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800742c:	69fb      	ldr	r3, [r7, #28]
 800742e:	08da      	lsrs	r2, r3, #3
 8007430:	687b      	ldr	r3, [r7, #4]
 8007432:	3208      	adds	r2, #8
 8007434:	69b9      	ldr	r1, [r7, #24]
 8007436:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800743a:	687b      	ldr	r3, [r7, #4]
 800743c:	681b      	ldr	r3, [r3, #0]
 800743e:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8007440:	69fb      	ldr	r3, [r7, #28]
 8007442:	005b      	lsls	r3, r3, #1
 8007444:	2203      	movs	r2, #3
 8007446:	fa02 f303 	lsl.w	r3, r2, r3
 800744a:	43db      	mvns	r3, r3
 800744c:	69ba      	ldr	r2, [r7, #24]
 800744e:	4013      	ands	r3, r2
 8007450:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8007452:	683b      	ldr	r3, [r7, #0]
 8007454:	685b      	ldr	r3, [r3, #4]
 8007456:	f003 0203 	and.w	r2, r3, #3
 800745a:	69fb      	ldr	r3, [r7, #28]
 800745c:	005b      	lsls	r3, r3, #1
 800745e:	fa02 f303 	lsl.w	r3, r2, r3
 8007462:	69ba      	ldr	r2, [r7, #24]
 8007464:	4313      	orrs	r3, r2
 8007466:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8007468:	687b      	ldr	r3, [r7, #4]
 800746a:	69ba      	ldr	r2, [r7, #24]
 800746c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800746e:	683b      	ldr	r3, [r7, #0]
 8007470:	685b      	ldr	r3, [r3, #4]
 8007472:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8007476:	2b00      	cmp	r3, #0
 8007478:	f000 80e0 	beq.w	800763c <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800747c:	4b2f      	ldr	r3, [pc, #188]	@ (800753c <HAL_GPIO_Init+0x238>)
 800747e:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8007482:	4a2e      	ldr	r2, [pc, #184]	@ (800753c <HAL_GPIO_Init+0x238>)
 8007484:	f043 0302 	orr.w	r3, r3, #2
 8007488:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 800748c:	4b2b      	ldr	r3, [pc, #172]	@ (800753c <HAL_GPIO_Init+0x238>)
 800748e:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8007492:	f003 0302 	and.w	r3, r3, #2
 8007496:	60fb      	str	r3, [r7, #12]
 8007498:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800749a:	4a29      	ldr	r2, [pc, #164]	@ (8007540 <HAL_GPIO_Init+0x23c>)
 800749c:	69fb      	ldr	r3, [r7, #28]
 800749e:	089b      	lsrs	r3, r3, #2
 80074a0:	3302      	adds	r3, #2
 80074a2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80074a6:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 80074a8:	69fb      	ldr	r3, [r7, #28]
 80074aa:	f003 0303 	and.w	r3, r3, #3
 80074ae:	009b      	lsls	r3, r3, #2
 80074b0:	220f      	movs	r2, #15
 80074b2:	fa02 f303 	lsl.w	r3, r2, r3
 80074b6:	43db      	mvns	r3, r3
 80074b8:	69ba      	ldr	r2, [r7, #24]
 80074ba:	4013      	ands	r3, r2
 80074bc:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 80074be:	687b      	ldr	r3, [r7, #4]
 80074c0:	4a20      	ldr	r2, [pc, #128]	@ (8007544 <HAL_GPIO_Init+0x240>)
 80074c2:	4293      	cmp	r3, r2
 80074c4:	d052      	beq.n	800756c <HAL_GPIO_Init+0x268>
 80074c6:	687b      	ldr	r3, [r7, #4]
 80074c8:	4a1f      	ldr	r2, [pc, #124]	@ (8007548 <HAL_GPIO_Init+0x244>)
 80074ca:	4293      	cmp	r3, r2
 80074cc:	d031      	beq.n	8007532 <HAL_GPIO_Init+0x22e>
 80074ce:	687b      	ldr	r3, [r7, #4]
 80074d0:	4a1e      	ldr	r2, [pc, #120]	@ (800754c <HAL_GPIO_Init+0x248>)
 80074d2:	4293      	cmp	r3, r2
 80074d4:	d02b      	beq.n	800752e <HAL_GPIO_Init+0x22a>
 80074d6:	687b      	ldr	r3, [r7, #4]
 80074d8:	4a1d      	ldr	r2, [pc, #116]	@ (8007550 <HAL_GPIO_Init+0x24c>)
 80074da:	4293      	cmp	r3, r2
 80074dc:	d025      	beq.n	800752a <HAL_GPIO_Init+0x226>
 80074de:	687b      	ldr	r3, [r7, #4]
 80074e0:	4a1c      	ldr	r2, [pc, #112]	@ (8007554 <HAL_GPIO_Init+0x250>)
 80074e2:	4293      	cmp	r3, r2
 80074e4:	d01f      	beq.n	8007526 <HAL_GPIO_Init+0x222>
 80074e6:	687b      	ldr	r3, [r7, #4]
 80074e8:	4a1b      	ldr	r2, [pc, #108]	@ (8007558 <HAL_GPIO_Init+0x254>)
 80074ea:	4293      	cmp	r3, r2
 80074ec:	d019      	beq.n	8007522 <HAL_GPIO_Init+0x21e>
 80074ee:	687b      	ldr	r3, [r7, #4]
 80074f0:	4a1a      	ldr	r2, [pc, #104]	@ (800755c <HAL_GPIO_Init+0x258>)
 80074f2:	4293      	cmp	r3, r2
 80074f4:	d013      	beq.n	800751e <HAL_GPIO_Init+0x21a>
 80074f6:	687b      	ldr	r3, [r7, #4]
 80074f8:	4a19      	ldr	r2, [pc, #100]	@ (8007560 <HAL_GPIO_Init+0x25c>)
 80074fa:	4293      	cmp	r3, r2
 80074fc:	d00d      	beq.n	800751a <HAL_GPIO_Init+0x216>
 80074fe:	687b      	ldr	r3, [r7, #4]
 8007500:	4a18      	ldr	r2, [pc, #96]	@ (8007564 <HAL_GPIO_Init+0x260>)
 8007502:	4293      	cmp	r3, r2
 8007504:	d007      	beq.n	8007516 <HAL_GPIO_Init+0x212>
 8007506:	687b      	ldr	r3, [r7, #4]
 8007508:	4a17      	ldr	r2, [pc, #92]	@ (8007568 <HAL_GPIO_Init+0x264>)
 800750a:	4293      	cmp	r3, r2
 800750c:	d101      	bne.n	8007512 <HAL_GPIO_Init+0x20e>
 800750e:	2309      	movs	r3, #9
 8007510:	e02d      	b.n	800756e <HAL_GPIO_Init+0x26a>
 8007512:	230a      	movs	r3, #10
 8007514:	e02b      	b.n	800756e <HAL_GPIO_Init+0x26a>
 8007516:	2308      	movs	r3, #8
 8007518:	e029      	b.n	800756e <HAL_GPIO_Init+0x26a>
 800751a:	2307      	movs	r3, #7
 800751c:	e027      	b.n	800756e <HAL_GPIO_Init+0x26a>
 800751e:	2306      	movs	r3, #6
 8007520:	e025      	b.n	800756e <HAL_GPIO_Init+0x26a>
 8007522:	2305      	movs	r3, #5
 8007524:	e023      	b.n	800756e <HAL_GPIO_Init+0x26a>
 8007526:	2304      	movs	r3, #4
 8007528:	e021      	b.n	800756e <HAL_GPIO_Init+0x26a>
 800752a:	2303      	movs	r3, #3
 800752c:	e01f      	b.n	800756e <HAL_GPIO_Init+0x26a>
 800752e:	2302      	movs	r3, #2
 8007530:	e01d      	b.n	800756e <HAL_GPIO_Init+0x26a>
 8007532:	2301      	movs	r3, #1
 8007534:	e01b      	b.n	800756e <HAL_GPIO_Init+0x26a>
 8007536:	bf00      	nop
 8007538:	58000080 	.word	0x58000080
 800753c:	58024400 	.word	0x58024400
 8007540:	58000400 	.word	0x58000400
 8007544:	58020000 	.word	0x58020000
 8007548:	58020400 	.word	0x58020400
 800754c:	58020800 	.word	0x58020800
 8007550:	58020c00 	.word	0x58020c00
 8007554:	58021000 	.word	0x58021000
 8007558:	58021400 	.word	0x58021400
 800755c:	58021800 	.word	0x58021800
 8007560:	58021c00 	.word	0x58021c00
 8007564:	58022000 	.word	0x58022000
 8007568:	58022400 	.word	0x58022400
 800756c:	2300      	movs	r3, #0
 800756e:	69fa      	ldr	r2, [r7, #28]
 8007570:	f002 0203 	and.w	r2, r2, #3
 8007574:	0092      	lsls	r2, r2, #2
 8007576:	4093      	lsls	r3, r2
 8007578:	69ba      	ldr	r2, [r7, #24]
 800757a:	4313      	orrs	r3, r2
 800757c:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800757e:	4938      	ldr	r1, [pc, #224]	@ (8007660 <HAL_GPIO_Init+0x35c>)
 8007580:	69fb      	ldr	r3, [r7, #28]
 8007582:	089b      	lsrs	r3, r3, #2
 8007584:	3302      	adds	r3, #2
 8007586:	69ba      	ldr	r2, [r7, #24]
 8007588:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800758c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8007590:	681b      	ldr	r3, [r3, #0]
 8007592:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8007594:	693b      	ldr	r3, [r7, #16]
 8007596:	43db      	mvns	r3, r3
 8007598:	69ba      	ldr	r2, [r7, #24]
 800759a:	4013      	ands	r3, r2
 800759c:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800759e:	683b      	ldr	r3, [r7, #0]
 80075a0:	685b      	ldr	r3, [r3, #4]
 80075a2:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80075a6:	2b00      	cmp	r3, #0
 80075a8:	d003      	beq.n	80075b2 <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 80075aa:	69ba      	ldr	r2, [r7, #24]
 80075ac:	693b      	ldr	r3, [r7, #16]
 80075ae:	4313      	orrs	r3, r2
 80075b0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 80075b2:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80075b6:	69bb      	ldr	r3, [r7, #24]
 80075b8:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 80075ba:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80075be:	685b      	ldr	r3, [r3, #4]
 80075c0:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80075c2:	693b      	ldr	r3, [r7, #16]
 80075c4:	43db      	mvns	r3, r3
 80075c6:	69ba      	ldr	r2, [r7, #24]
 80075c8:	4013      	ands	r3, r2
 80075ca:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80075cc:	683b      	ldr	r3, [r7, #0]
 80075ce:	685b      	ldr	r3, [r3, #4]
 80075d0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80075d4:	2b00      	cmp	r3, #0
 80075d6:	d003      	beq.n	80075e0 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 80075d8:	69ba      	ldr	r2, [r7, #24]
 80075da:	693b      	ldr	r3, [r7, #16]
 80075dc:	4313      	orrs	r3, r2
 80075de:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 80075e0:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80075e4:	69bb      	ldr	r3, [r7, #24]
 80075e6:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 80075e8:	697b      	ldr	r3, [r7, #20]
 80075ea:	685b      	ldr	r3, [r3, #4]
 80075ec:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80075ee:	693b      	ldr	r3, [r7, #16]
 80075f0:	43db      	mvns	r3, r3
 80075f2:	69ba      	ldr	r2, [r7, #24]
 80075f4:	4013      	ands	r3, r2
 80075f6:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80075f8:	683b      	ldr	r3, [r7, #0]
 80075fa:	685b      	ldr	r3, [r3, #4]
 80075fc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007600:	2b00      	cmp	r3, #0
 8007602:	d003      	beq.n	800760c <HAL_GPIO_Init+0x308>
        {
          temp |= iocurrent;
 8007604:	69ba      	ldr	r2, [r7, #24]
 8007606:	693b      	ldr	r3, [r7, #16]
 8007608:	4313      	orrs	r3, r2
 800760a:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 800760c:	697b      	ldr	r3, [r7, #20]
 800760e:	69ba      	ldr	r2, [r7, #24]
 8007610:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 8007612:	697b      	ldr	r3, [r7, #20]
 8007614:	681b      	ldr	r3, [r3, #0]
 8007616:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8007618:	693b      	ldr	r3, [r7, #16]
 800761a:	43db      	mvns	r3, r3
 800761c:	69ba      	ldr	r2, [r7, #24]
 800761e:	4013      	ands	r3, r2
 8007620:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8007622:	683b      	ldr	r3, [r7, #0]
 8007624:	685b      	ldr	r3, [r3, #4]
 8007626:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800762a:	2b00      	cmp	r3, #0
 800762c:	d003      	beq.n	8007636 <HAL_GPIO_Init+0x332>
        {
          temp |= iocurrent;
 800762e:	69ba      	ldr	r2, [r7, #24]
 8007630:	693b      	ldr	r3, [r7, #16]
 8007632:	4313      	orrs	r3, r2
 8007634:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 8007636:	697b      	ldr	r3, [r7, #20]
 8007638:	69ba      	ldr	r2, [r7, #24]
 800763a:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 800763c:	69fb      	ldr	r3, [r7, #28]
 800763e:	3301      	adds	r3, #1
 8007640:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8007642:	683b      	ldr	r3, [r7, #0]
 8007644:	681a      	ldr	r2, [r3, #0]
 8007646:	69fb      	ldr	r3, [r7, #28]
 8007648:	fa22 f303 	lsr.w	r3, r2, r3
 800764c:	2b00      	cmp	r3, #0
 800764e:	f47f ae63 	bne.w	8007318 <HAL_GPIO_Init+0x14>
  }
}
 8007652:	bf00      	nop
 8007654:	bf00      	nop
 8007656:	3724      	adds	r7, #36	@ 0x24
 8007658:	46bd      	mov	sp, r7
 800765a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800765e:	4770      	bx	lr
 8007660:	58000400 	.word	0x58000400

08007664 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8007664:	b580      	push	{r7, lr}
 8007666:	b082      	sub	sp, #8
 8007668:	af00      	add	r7, sp, #0
 800766a:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800766c:	687b      	ldr	r3, [r7, #4]
 800766e:	2b00      	cmp	r3, #0
 8007670:	d101      	bne.n	8007676 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8007672:	2301      	movs	r3, #1
 8007674:	e08b      	b.n	800778e <HAL_I2C_Init+0x12a>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8007676:	687b      	ldr	r3, [r7, #4]
 8007678:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800767c:	b2db      	uxtb	r3, r3
 800767e:	2b00      	cmp	r3, #0
 8007680:	d106      	bne.n	8007690 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8007682:	687b      	ldr	r3, [r7, #4]
 8007684:	2200      	movs	r2, #0
 8007686:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 800768a:	6878      	ldr	r0, [r7, #4]
 800768c:	f7fc fcde 	bl	800404c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8007690:	687b      	ldr	r3, [r7, #4]
 8007692:	2224      	movs	r2, #36	@ 0x24
 8007694:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8007698:	687b      	ldr	r3, [r7, #4]
 800769a:	681b      	ldr	r3, [r3, #0]
 800769c:	681a      	ldr	r2, [r3, #0]
 800769e:	687b      	ldr	r3, [r7, #4]
 80076a0:	681b      	ldr	r3, [r3, #0]
 80076a2:	f022 0201 	bic.w	r2, r2, #1
 80076a6:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 80076a8:	687b      	ldr	r3, [r7, #4]
 80076aa:	685a      	ldr	r2, [r3, #4]
 80076ac:	687b      	ldr	r3, [r7, #4]
 80076ae:	681b      	ldr	r3, [r3, #0]
 80076b0:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 80076b4:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 80076b6:	687b      	ldr	r3, [r7, #4]
 80076b8:	681b      	ldr	r3, [r3, #0]
 80076ba:	689a      	ldr	r2, [r3, #8]
 80076bc:	687b      	ldr	r3, [r7, #4]
 80076be:	681b      	ldr	r3, [r3, #0]
 80076c0:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80076c4:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80076c6:	687b      	ldr	r3, [r7, #4]
 80076c8:	68db      	ldr	r3, [r3, #12]
 80076ca:	2b01      	cmp	r3, #1
 80076cc:	d107      	bne.n	80076de <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 80076ce:	687b      	ldr	r3, [r7, #4]
 80076d0:	689a      	ldr	r2, [r3, #8]
 80076d2:	687b      	ldr	r3, [r7, #4]
 80076d4:	681b      	ldr	r3, [r3, #0]
 80076d6:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80076da:	609a      	str	r2, [r3, #8]
 80076dc:	e006      	b.n	80076ec <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 80076de:	687b      	ldr	r3, [r7, #4]
 80076e0:	689a      	ldr	r2, [r3, #8]
 80076e2:	687b      	ldr	r3, [r7, #4]
 80076e4:	681b      	ldr	r3, [r3, #0]
 80076e6:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 80076ea:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80076ec:	687b      	ldr	r3, [r7, #4]
 80076ee:	68db      	ldr	r3, [r3, #12]
 80076f0:	2b02      	cmp	r3, #2
 80076f2:	d108      	bne.n	8007706 <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 80076f4:	687b      	ldr	r3, [r7, #4]
 80076f6:	681b      	ldr	r3, [r3, #0]
 80076f8:	685a      	ldr	r2, [r3, #4]
 80076fa:	687b      	ldr	r3, [r7, #4]
 80076fc:	681b      	ldr	r3, [r3, #0]
 80076fe:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8007702:	605a      	str	r2, [r3, #4]
 8007704:	e007      	b.n	8007716 <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8007706:	687b      	ldr	r3, [r7, #4]
 8007708:	681b      	ldr	r3, [r3, #0]
 800770a:	685a      	ldr	r2, [r3, #4]
 800770c:	687b      	ldr	r3, [r7, #4]
 800770e:	681b      	ldr	r3, [r3, #0]
 8007710:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8007714:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8007716:	687b      	ldr	r3, [r7, #4]
 8007718:	681b      	ldr	r3, [r3, #0]
 800771a:	6859      	ldr	r1, [r3, #4]
 800771c:	687b      	ldr	r3, [r7, #4]
 800771e:	681a      	ldr	r2, [r3, #0]
 8007720:	4b1d      	ldr	r3, [pc, #116]	@ (8007798 <HAL_I2C_Init+0x134>)
 8007722:	430b      	orrs	r3, r1
 8007724:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8007726:	687b      	ldr	r3, [r7, #4]
 8007728:	681b      	ldr	r3, [r3, #0]
 800772a:	68da      	ldr	r2, [r3, #12]
 800772c:	687b      	ldr	r3, [r7, #4]
 800772e:	681b      	ldr	r3, [r3, #0]
 8007730:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8007734:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8007736:	687b      	ldr	r3, [r7, #4]
 8007738:	691a      	ldr	r2, [r3, #16]
 800773a:	687b      	ldr	r3, [r7, #4]
 800773c:	695b      	ldr	r3, [r3, #20]
 800773e:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8007742:	687b      	ldr	r3, [r7, #4]
 8007744:	699b      	ldr	r3, [r3, #24]
 8007746:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8007748:	687b      	ldr	r3, [r7, #4]
 800774a:	681b      	ldr	r3, [r3, #0]
 800774c:	430a      	orrs	r2, r1
 800774e:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8007750:	687b      	ldr	r3, [r7, #4]
 8007752:	69d9      	ldr	r1, [r3, #28]
 8007754:	687b      	ldr	r3, [r7, #4]
 8007756:	6a1a      	ldr	r2, [r3, #32]
 8007758:	687b      	ldr	r3, [r7, #4]
 800775a:	681b      	ldr	r3, [r3, #0]
 800775c:	430a      	orrs	r2, r1
 800775e:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8007760:	687b      	ldr	r3, [r7, #4]
 8007762:	681b      	ldr	r3, [r3, #0]
 8007764:	681a      	ldr	r2, [r3, #0]
 8007766:	687b      	ldr	r3, [r7, #4]
 8007768:	681b      	ldr	r3, [r3, #0]
 800776a:	f042 0201 	orr.w	r2, r2, #1
 800776e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8007770:	687b      	ldr	r3, [r7, #4]
 8007772:	2200      	movs	r2, #0
 8007774:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8007776:	687b      	ldr	r3, [r7, #4]
 8007778:	2220      	movs	r2, #32
 800777a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 800777e:	687b      	ldr	r3, [r7, #4]
 8007780:	2200      	movs	r2, #0
 8007782:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8007784:	687b      	ldr	r3, [r7, #4]
 8007786:	2200      	movs	r2, #0
 8007788:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 800778c:	2300      	movs	r3, #0
}
 800778e:	4618      	mov	r0, r3
 8007790:	3708      	adds	r7, #8
 8007792:	46bd      	mov	sp, r7
 8007794:	bd80      	pop	{r7, pc}
 8007796:	bf00      	nop
 8007798:	02008000 	.word	0x02008000

0800779c <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 800779c:	b580      	push	{r7, lr}
 800779e:	b088      	sub	sp, #32
 80077a0:	af02      	add	r7, sp, #8
 80077a2:	60f8      	str	r0, [r7, #12]
 80077a4:	607a      	str	r2, [r7, #4]
 80077a6:	461a      	mov	r2, r3
 80077a8:	460b      	mov	r3, r1
 80077aa:	817b      	strh	r3, [r7, #10]
 80077ac:	4613      	mov	r3, r2
 80077ae:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;
  uint32_t xfermode;

  if (hi2c->State == HAL_I2C_STATE_READY)
 80077b0:	68fb      	ldr	r3, [r7, #12]
 80077b2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80077b6:	b2db      	uxtb	r3, r3
 80077b8:	2b20      	cmp	r3, #32
 80077ba:	f040 80fd 	bne.w	80079b8 <HAL_I2C_Master_Transmit+0x21c>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80077be:	68fb      	ldr	r3, [r7, #12]
 80077c0:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80077c4:	2b01      	cmp	r3, #1
 80077c6:	d101      	bne.n	80077cc <HAL_I2C_Master_Transmit+0x30>
 80077c8:	2302      	movs	r3, #2
 80077ca:	e0f6      	b.n	80079ba <HAL_I2C_Master_Transmit+0x21e>
 80077cc:	68fb      	ldr	r3, [r7, #12]
 80077ce:	2201      	movs	r2, #1
 80077d0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80077d4:	f7fd f928 	bl	8004a28 <HAL_GetTick>
 80077d8:	6138      	str	r0, [r7, #16]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80077da:	693b      	ldr	r3, [r7, #16]
 80077dc:	9300      	str	r3, [sp, #0]
 80077de:	2319      	movs	r3, #25
 80077e0:	2201      	movs	r2, #1
 80077e2:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80077e6:	68f8      	ldr	r0, [r7, #12]
 80077e8:	f000 fb10 	bl	8007e0c <I2C_WaitOnFlagUntilTimeout>
 80077ec:	4603      	mov	r3, r0
 80077ee:	2b00      	cmp	r3, #0
 80077f0:	d001      	beq.n	80077f6 <HAL_I2C_Master_Transmit+0x5a>
    {
      return HAL_ERROR;
 80077f2:	2301      	movs	r3, #1
 80077f4:	e0e1      	b.n	80079ba <HAL_I2C_Master_Transmit+0x21e>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80077f6:	68fb      	ldr	r3, [r7, #12]
 80077f8:	2221      	movs	r2, #33	@ 0x21
 80077fa:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 80077fe:	68fb      	ldr	r3, [r7, #12]
 8007800:	2210      	movs	r2, #16
 8007802:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8007806:	68fb      	ldr	r3, [r7, #12]
 8007808:	2200      	movs	r2, #0
 800780a:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800780c:	68fb      	ldr	r3, [r7, #12]
 800780e:	687a      	ldr	r2, [r7, #4]
 8007810:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8007812:	68fb      	ldr	r3, [r7, #12]
 8007814:	893a      	ldrh	r2, [r7, #8]
 8007816:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8007818:	68fb      	ldr	r3, [r7, #12]
 800781a:	2200      	movs	r2, #0
 800781c:	635a      	str	r2, [r3, #52]	@ 0x34

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800781e:	68fb      	ldr	r3, [r7, #12]
 8007820:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007822:	b29b      	uxth	r3, r3
 8007824:	2bff      	cmp	r3, #255	@ 0xff
 8007826:	d906      	bls.n	8007836 <HAL_I2C_Master_Transmit+0x9a>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8007828:	68fb      	ldr	r3, [r7, #12]
 800782a:	22ff      	movs	r2, #255	@ 0xff
 800782c:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_RELOAD_MODE;
 800782e:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8007832:	617b      	str	r3, [r7, #20]
 8007834:	e007      	b.n	8007846 <HAL_I2C_Master_Transmit+0xaa>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8007836:	68fb      	ldr	r3, [r7, #12]
 8007838:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800783a:	b29a      	uxth	r2, r3
 800783c:	68fb      	ldr	r3, [r7, #12]
 800783e:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_AUTOEND_MODE;
 8007840:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8007844:	617b      	str	r3, [r7, #20]
    }

    if (hi2c->XferSize > 0U)
 8007846:	68fb      	ldr	r3, [r7, #12]
 8007848:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800784a:	2b00      	cmp	r3, #0
 800784c:	d024      	beq.n	8007898 <HAL_I2C_Master_Transmit+0xfc>
    {
      /* Preload TX register */
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 800784e:	68fb      	ldr	r3, [r7, #12]
 8007850:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007852:	781a      	ldrb	r2, [r3, #0]
 8007854:	68fb      	ldr	r3, [r7, #12]
 8007856:	681b      	ldr	r3, [r3, #0]
 8007858:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800785a:	68fb      	ldr	r3, [r7, #12]
 800785c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800785e:	1c5a      	adds	r2, r3, #1
 8007860:	68fb      	ldr	r3, [r7, #12]
 8007862:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8007864:	68fb      	ldr	r3, [r7, #12]
 8007866:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007868:	b29b      	uxth	r3, r3
 800786a:	3b01      	subs	r3, #1
 800786c:	b29a      	uxth	r2, r3
 800786e:	68fb      	ldr	r3, [r7, #12]
 8007870:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8007872:	68fb      	ldr	r3, [r7, #12]
 8007874:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007876:	3b01      	subs	r3, #1
 8007878:	b29a      	uxth	r2, r3
 800787a:	68fb      	ldr	r3, [r7, #12]
 800787c:	851a      	strh	r2, [r3, #40]	@ 0x28

      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)(hi2c->XferSize + 1U), xfermode,
 800787e:	68fb      	ldr	r3, [r7, #12]
 8007880:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007882:	b2db      	uxtb	r3, r3
 8007884:	3301      	adds	r3, #1
 8007886:	b2da      	uxtb	r2, r3
 8007888:	8979      	ldrh	r1, [r7, #10]
 800788a:	4b4e      	ldr	r3, [pc, #312]	@ (80079c4 <HAL_I2C_Master_Transmit+0x228>)
 800788c:	9300      	str	r3, [sp, #0]
 800788e:	697b      	ldr	r3, [r7, #20]
 8007890:	68f8      	ldr	r0, [r7, #12]
 8007892:	f000 fd0b 	bl	80082ac <I2C_TransferConfig>
 8007896:	e066      	b.n	8007966 <HAL_I2C_Master_Transmit+0x1ca>
    }
    else
    {
      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode,
 8007898:	68fb      	ldr	r3, [r7, #12]
 800789a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800789c:	b2da      	uxtb	r2, r3
 800789e:	8979      	ldrh	r1, [r7, #10]
 80078a0:	4b48      	ldr	r3, [pc, #288]	@ (80079c4 <HAL_I2C_Master_Transmit+0x228>)
 80078a2:	9300      	str	r3, [sp, #0]
 80078a4:	697b      	ldr	r3, [r7, #20]
 80078a6:	68f8      	ldr	r0, [r7, #12]
 80078a8:	f000 fd00 	bl	80082ac <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 80078ac:	e05b      	b.n	8007966 <HAL_I2C_Master_Transmit+0x1ca>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80078ae:	693a      	ldr	r2, [r7, #16]
 80078b0:	6a39      	ldr	r1, [r7, #32]
 80078b2:	68f8      	ldr	r0, [r7, #12]
 80078b4:	f000 fb03 	bl	8007ebe <I2C_WaitOnTXISFlagUntilTimeout>
 80078b8:	4603      	mov	r3, r0
 80078ba:	2b00      	cmp	r3, #0
 80078bc:	d001      	beq.n	80078c2 <HAL_I2C_Master_Transmit+0x126>
      {
        return HAL_ERROR;
 80078be:	2301      	movs	r3, #1
 80078c0:	e07b      	b.n	80079ba <HAL_I2C_Master_Transmit+0x21e>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 80078c2:	68fb      	ldr	r3, [r7, #12]
 80078c4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80078c6:	781a      	ldrb	r2, [r3, #0]
 80078c8:	68fb      	ldr	r3, [r7, #12]
 80078ca:	681b      	ldr	r3, [r3, #0]
 80078cc:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80078ce:	68fb      	ldr	r3, [r7, #12]
 80078d0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80078d2:	1c5a      	adds	r2, r3, #1
 80078d4:	68fb      	ldr	r3, [r7, #12]
 80078d6:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 80078d8:	68fb      	ldr	r3, [r7, #12]
 80078da:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80078dc:	b29b      	uxth	r3, r3
 80078de:	3b01      	subs	r3, #1
 80078e0:	b29a      	uxth	r2, r3
 80078e2:	68fb      	ldr	r3, [r7, #12]
 80078e4:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 80078e6:	68fb      	ldr	r3, [r7, #12]
 80078e8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80078ea:	3b01      	subs	r3, #1
 80078ec:	b29a      	uxth	r2, r3
 80078ee:	68fb      	ldr	r3, [r7, #12]
 80078f0:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80078f2:	68fb      	ldr	r3, [r7, #12]
 80078f4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80078f6:	b29b      	uxth	r3, r3
 80078f8:	2b00      	cmp	r3, #0
 80078fa:	d034      	beq.n	8007966 <HAL_I2C_Master_Transmit+0x1ca>
 80078fc:	68fb      	ldr	r3, [r7, #12]
 80078fe:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007900:	2b00      	cmp	r3, #0
 8007902:	d130      	bne.n	8007966 <HAL_I2C_Master_Transmit+0x1ca>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8007904:	693b      	ldr	r3, [r7, #16]
 8007906:	9300      	str	r3, [sp, #0]
 8007908:	6a3b      	ldr	r3, [r7, #32]
 800790a:	2200      	movs	r2, #0
 800790c:	2180      	movs	r1, #128	@ 0x80
 800790e:	68f8      	ldr	r0, [r7, #12]
 8007910:	f000 fa7c 	bl	8007e0c <I2C_WaitOnFlagUntilTimeout>
 8007914:	4603      	mov	r3, r0
 8007916:	2b00      	cmp	r3, #0
 8007918:	d001      	beq.n	800791e <HAL_I2C_Master_Transmit+0x182>
        {
          return HAL_ERROR;
 800791a:	2301      	movs	r3, #1
 800791c:	e04d      	b.n	80079ba <HAL_I2C_Master_Transmit+0x21e>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800791e:	68fb      	ldr	r3, [r7, #12]
 8007920:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007922:	b29b      	uxth	r3, r3
 8007924:	2bff      	cmp	r3, #255	@ 0xff
 8007926:	d90e      	bls.n	8007946 <HAL_I2C_Master_Transmit+0x1aa>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8007928:	68fb      	ldr	r3, [r7, #12]
 800792a:	22ff      	movs	r2, #255	@ 0xff
 800792c:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800792e:	68fb      	ldr	r3, [r7, #12]
 8007930:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007932:	b2da      	uxtb	r2, r3
 8007934:	8979      	ldrh	r1, [r7, #10]
 8007936:	2300      	movs	r3, #0
 8007938:	9300      	str	r3, [sp, #0]
 800793a:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800793e:	68f8      	ldr	r0, [r7, #12]
 8007940:	f000 fcb4 	bl	80082ac <I2C_TransferConfig>
 8007944:	e00f      	b.n	8007966 <HAL_I2C_Master_Transmit+0x1ca>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8007946:	68fb      	ldr	r3, [r7, #12]
 8007948:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800794a:	b29a      	uxth	r2, r3
 800794c:	68fb      	ldr	r3, [r7, #12]
 800794e:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8007950:	68fb      	ldr	r3, [r7, #12]
 8007952:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007954:	b2da      	uxtb	r2, r3
 8007956:	8979      	ldrh	r1, [r7, #10]
 8007958:	2300      	movs	r3, #0
 800795a:	9300      	str	r3, [sp, #0]
 800795c:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8007960:	68f8      	ldr	r0, [r7, #12]
 8007962:	f000 fca3 	bl	80082ac <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8007966:	68fb      	ldr	r3, [r7, #12]
 8007968:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800796a:	b29b      	uxth	r3, r3
 800796c:	2b00      	cmp	r3, #0
 800796e:	d19e      	bne.n	80078ae <HAL_I2C_Master_Transmit+0x112>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8007970:	693a      	ldr	r2, [r7, #16]
 8007972:	6a39      	ldr	r1, [r7, #32]
 8007974:	68f8      	ldr	r0, [r7, #12]
 8007976:	f000 fae9 	bl	8007f4c <I2C_WaitOnSTOPFlagUntilTimeout>
 800797a:	4603      	mov	r3, r0
 800797c:	2b00      	cmp	r3, #0
 800797e:	d001      	beq.n	8007984 <HAL_I2C_Master_Transmit+0x1e8>
    {
      return HAL_ERROR;
 8007980:	2301      	movs	r3, #1
 8007982:	e01a      	b.n	80079ba <HAL_I2C_Master_Transmit+0x21e>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8007984:	68fb      	ldr	r3, [r7, #12]
 8007986:	681b      	ldr	r3, [r3, #0]
 8007988:	2220      	movs	r2, #32
 800798a:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800798c:	68fb      	ldr	r3, [r7, #12]
 800798e:	681b      	ldr	r3, [r3, #0]
 8007990:	6859      	ldr	r1, [r3, #4]
 8007992:	68fb      	ldr	r3, [r7, #12]
 8007994:	681a      	ldr	r2, [r3, #0]
 8007996:	4b0c      	ldr	r3, [pc, #48]	@ (80079c8 <HAL_I2C_Master_Transmit+0x22c>)
 8007998:	400b      	ands	r3, r1
 800799a:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800799c:	68fb      	ldr	r3, [r7, #12]
 800799e:	2220      	movs	r2, #32
 80079a0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80079a4:	68fb      	ldr	r3, [r7, #12]
 80079a6:	2200      	movs	r2, #0
 80079a8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80079ac:	68fb      	ldr	r3, [r7, #12]
 80079ae:	2200      	movs	r2, #0
 80079b0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80079b4:	2300      	movs	r3, #0
 80079b6:	e000      	b.n	80079ba <HAL_I2C_Master_Transmit+0x21e>
  }
  else
  {
    return HAL_BUSY;
 80079b8:	2302      	movs	r3, #2
  }
}
 80079ba:	4618      	mov	r0, r3
 80079bc:	3718      	adds	r7, #24
 80079be:	46bd      	mov	sp, r7
 80079c0:	bd80      	pop	{r7, pc}
 80079c2:	bf00      	nop
 80079c4:	80002000 	.word	0x80002000
 80079c8:	fe00e800 	.word	0xfe00e800

080079cc <HAL_I2C_Master_Receive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                         uint16_t Size, uint32_t Timeout)
{
 80079cc:	b580      	push	{r7, lr}
 80079ce:	b088      	sub	sp, #32
 80079d0:	af02      	add	r7, sp, #8
 80079d2:	60f8      	str	r0, [r7, #12]
 80079d4:	607a      	str	r2, [r7, #4]
 80079d6:	461a      	mov	r2, r3
 80079d8:	460b      	mov	r3, r1
 80079da:	817b      	strh	r3, [r7, #10]
 80079dc:	4613      	mov	r3, r2
 80079de:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 80079e0:	68fb      	ldr	r3, [r7, #12]
 80079e2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80079e6:	b2db      	uxtb	r3, r3
 80079e8:	2b20      	cmp	r3, #32
 80079ea:	f040 80db 	bne.w	8007ba4 <HAL_I2C_Master_Receive+0x1d8>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80079ee:	68fb      	ldr	r3, [r7, #12]
 80079f0:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80079f4:	2b01      	cmp	r3, #1
 80079f6:	d101      	bne.n	80079fc <HAL_I2C_Master_Receive+0x30>
 80079f8:	2302      	movs	r3, #2
 80079fa:	e0d4      	b.n	8007ba6 <HAL_I2C_Master_Receive+0x1da>
 80079fc:	68fb      	ldr	r3, [r7, #12]
 80079fe:	2201      	movs	r2, #1
 8007a00:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8007a04:	f7fd f810 	bl	8004a28 <HAL_GetTick>
 8007a08:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8007a0a:	697b      	ldr	r3, [r7, #20]
 8007a0c:	9300      	str	r3, [sp, #0]
 8007a0e:	2319      	movs	r3, #25
 8007a10:	2201      	movs	r2, #1
 8007a12:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8007a16:	68f8      	ldr	r0, [r7, #12]
 8007a18:	f000 f9f8 	bl	8007e0c <I2C_WaitOnFlagUntilTimeout>
 8007a1c:	4603      	mov	r3, r0
 8007a1e:	2b00      	cmp	r3, #0
 8007a20:	d001      	beq.n	8007a26 <HAL_I2C_Master_Receive+0x5a>
    {
      return HAL_ERROR;
 8007a22:	2301      	movs	r3, #1
 8007a24:	e0bf      	b.n	8007ba6 <HAL_I2C_Master_Receive+0x1da>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8007a26:	68fb      	ldr	r3, [r7, #12]
 8007a28:	2222      	movs	r2, #34	@ 0x22
 8007a2a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8007a2e:	68fb      	ldr	r3, [r7, #12]
 8007a30:	2210      	movs	r2, #16
 8007a32:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8007a36:	68fb      	ldr	r3, [r7, #12]
 8007a38:	2200      	movs	r2, #0
 8007a3a:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8007a3c:	68fb      	ldr	r3, [r7, #12]
 8007a3e:	687a      	ldr	r2, [r7, #4]
 8007a40:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8007a42:	68fb      	ldr	r3, [r7, #12]
 8007a44:	893a      	ldrh	r2, [r7, #8]
 8007a46:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8007a48:	68fb      	ldr	r3, [r7, #12]
 8007a4a:	2200      	movs	r2, #0
 8007a4c:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8007a4e:	68fb      	ldr	r3, [r7, #12]
 8007a50:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007a52:	b29b      	uxth	r3, r3
 8007a54:	2bff      	cmp	r3, #255	@ 0xff
 8007a56:	d90e      	bls.n	8007a76 <HAL_I2C_Master_Receive+0xaa>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8007a58:	68fb      	ldr	r3, [r7, #12]
 8007a5a:	22ff      	movs	r2, #255	@ 0xff
 8007a5c:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8007a5e:	68fb      	ldr	r3, [r7, #12]
 8007a60:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007a62:	b2da      	uxtb	r2, r3
 8007a64:	8979      	ldrh	r1, [r7, #10]
 8007a66:	4b52      	ldr	r3, [pc, #328]	@ (8007bb0 <HAL_I2C_Master_Receive+0x1e4>)
 8007a68:	9300      	str	r3, [sp, #0]
 8007a6a:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8007a6e:	68f8      	ldr	r0, [r7, #12]
 8007a70:	f000 fc1c 	bl	80082ac <I2C_TransferConfig>
 8007a74:	e06d      	b.n	8007b52 <HAL_I2C_Master_Receive+0x186>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8007a76:	68fb      	ldr	r3, [r7, #12]
 8007a78:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007a7a:	b29a      	uxth	r2, r3
 8007a7c:	68fb      	ldr	r3, [r7, #12]
 8007a7e:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8007a80:	68fb      	ldr	r3, [r7, #12]
 8007a82:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007a84:	b2da      	uxtb	r2, r3
 8007a86:	8979      	ldrh	r1, [r7, #10]
 8007a88:	4b49      	ldr	r3, [pc, #292]	@ (8007bb0 <HAL_I2C_Master_Receive+0x1e4>)
 8007a8a:	9300      	str	r3, [sp, #0]
 8007a8c:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8007a90:	68f8      	ldr	r0, [r7, #12]
 8007a92:	f000 fc0b 	bl	80082ac <I2C_TransferConfig>
                         I2C_GENERATE_START_READ);
    }

    while (hi2c->XferCount > 0U)
 8007a96:	e05c      	b.n	8007b52 <HAL_I2C_Master_Receive+0x186>
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8007a98:	697a      	ldr	r2, [r7, #20]
 8007a9a:	6a39      	ldr	r1, [r7, #32]
 8007a9c:	68f8      	ldr	r0, [r7, #12]
 8007a9e:	f000 fa99 	bl	8007fd4 <I2C_WaitOnRXNEFlagUntilTimeout>
 8007aa2:	4603      	mov	r3, r0
 8007aa4:	2b00      	cmp	r3, #0
 8007aa6:	d001      	beq.n	8007aac <HAL_I2C_Master_Receive+0xe0>
      {
        return HAL_ERROR;
 8007aa8:	2301      	movs	r3, #1
 8007aaa:	e07c      	b.n	8007ba6 <HAL_I2C_Master_Receive+0x1da>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8007aac:	68fb      	ldr	r3, [r7, #12]
 8007aae:	681b      	ldr	r3, [r3, #0]
 8007ab0:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8007ab2:	68fb      	ldr	r3, [r7, #12]
 8007ab4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007ab6:	b2d2      	uxtb	r2, r2
 8007ab8:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8007aba:	68fb      	ldr	r3, [r7, #12]
 8007abc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007abe:	1c5a      	adds	r2, r3, #1
 8007ac0:	68fb      	ldr	r3, [r7, #12]
 8007ac2:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 8007ac4:	68fb      	ldr	r3, [r7, #12]
 8007ac6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007ac8:	3b01      	subs	r3, #1
 8007aca:	b29a      	uxth	r2, r3
 8007acc:	68fb      	ldr	r3, [r7, #12]
 8007ace:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8007ad0:	68fb      	ldr	r3, [r7, #12]
 8007ad2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007ad4:	b29b      	uxth	r3, r3
 8007ad6:	3b01      	subs	r3, #1
 8007ad8:	b29a      	uxth	r2, r3
 8007ada:	68fb      	ldr	r3, [r7, #12]
 8007adc:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8007ade:	68fb      	ldr	r3, [r7, #12]
 8007ae0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007ae2:	b29b      	uxth	r3, r3
 8007ae4:	2b00      	cmp	r3, #0
 8007ae6:	d034      	beq.n	8007b52 <HAL_I2C_Master_Receive+0x186>
 8007ae8:	68fb      	ldr	r3, [r7, #12]
 8007aea:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007aec:	2b00      	cmp	r3, #0
 8007aee:	d130      	bne.n	8007b52 <HAL_I2C_Master_Receive+0x186>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8007af0:	697b      	ldr	r3, [r7, #20]
 8007af2:	9300      	str	r3, [sp, #0]
 8007af4:	6a3b      	ldr	r3, [r7, #32]
 8007af6:	2200      	movs	r2, #0
 8007af8:	2180      	movs	r1, #128	@ 0x80
 8007afa:	68f8      	ldr	r0, [r7, #12]
 8007afc:	f000 f986 	bl	8007e0c <I2C_WaitOnFlagUntilTimeout>
 8007b00:	4603      	mov	r3, r0
 8007b02:	2b00      	cmp	r3, #0
 8007b04:	d001      	beq.n	8007b0a <HAL_I2C_Master_Receive+0x13e>
        {
          return HAL_ERROR;
 8007b06:	2301      	movs	r3, #1
 8007b08:	e04d      	b.n	8007ba6 <HAL_I2C_Master_Receive+0x1da>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8007b0a:	68fb      	ldr	r3, [r7, #12]
 8007b0c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007b0e:	b29b      	uxth	r3, r3
 8007b10:	2bff      	cmp	r3, #255	@ 0xff
 8007b12:	d90e      	bls.n	8007b32 <HAL_I2C_Master_Receive+0x166>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8007b14:	68fb      	ldr	r3, [r7, #12]
 8007b16:	22ff      	movs	r2, #255	@ 0xff
 8007b18:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8007b1a:	68fb      	ldr	r3, [r7, #12]
 8007b1c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007b1e:	b2da      	uxtb	r2, r3
 8007b20:	8979      	ldrh	r1, [r7, #10]
 8007b22:	2300      	movs	r3, #0
 8007b24:	9300      	str	r3, [sp, #0]
 8007b26:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8007b2a:	68f8      	ldr	r0, [r7, #12]
 8007b2c:	f000 fbbe 	bl	80082ac <I2C_TransferConfig>
 8007b30:	e00f      	b.n	8007b52 <HAL_I2C_Master_Receive+0x186>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8007b32:	68fb      	ldr	r3, [r7, #12]
 8007b34:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007b36:	b29a      	uxth	r2, r3
 8007b38:	68fb      	ldr	r3, [r7, #12]
 8007b3a:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8007b3c:	68fb      	ldr	r3, [r7, #12]
 8007b3e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007b40:	b2da      	uxtb	r2, r3
 8007b42:	8979      	ldrh	r1, [r7, #10]
 8007b44:	2300      	movs	r3, #0
 8007b46:	9300      	str	r3, [sp, #0]
 8007b48:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8007b4c:	68f8      	ldr	r0, [r7, #12]
 8007b4e:	f000 fbad 	bl	80082ac <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8007b52:	68fb      	ldr	r3, [r7, #12]
 8007b54:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007b56:	b29b      	uxth	r3, r3
 8007b58:	2b00      	cmp	r3, #0
 8007b5a:	d19d      	bne.n	8007a98 <HAL_I2C_Master_Receive+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8007b5c:	697a      	ldr	r2, [r7, #20]
 8007b5e:	6a39      	ldr	r1, [r7, #32]
 8007b60:	68f8      	ldr	r0, [r7, #12]
 8007b62:	f000 f9f3 	bl	8007f4c <I2C_WaitOnSTOPFlagUntilTimeout>
 8007b66:	4603      	mov	r3, r0
 8007b68:	2b00      	cmp	r3, #0
 8007b6a:	d001      	beq.n	8007b70 <HAL_I2C_Master_Receive+0x1a4>
    {
      return HAL_ERROR;
 8007b6c:	2301      	movs	r3, #1
 8007b6e:	e01a      	b.n	8007ba6 <HAL_I2C_Master_Receive+0x1da>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8007b70:	68fb      	ldr	r3, [r7, #12]
 8007b72:	681b      	ldr	r3, [r3, #0]
 8007b74:	2220      	movs	r2, #32
 8007b76:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8007b78:	68fb      	ldr	r3, [r7, #12]
 8007b7a:	681b      	ldr	r3, [r3, #0]
 8007b7c:	6859      	ldr	r1, [r3, #4]
 8007b7e:	68fb      	ldr	r3, [r7, #12]
 8007b80:	681a      	ldr	r2, [r3, #0]
 8007b82:	4b0c      	ldr	r3, [pc, #48]	@ (8007bb4 <HAL_I2C_Master_Receive+0x1e8>)
 8007b84:	400b      	ands	r3, r1
 8007b86:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8007b88:	68fb      	ldr	r3, [r7, #12]
 8007b8a:	2220      	movs	r2, #32
 8007b8c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8007b90:	68fb      	ldr	r3, [r7, #12]
 8007b92:	2200      	movs	r2, #0
 8007b94:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007b98:	68fb      	ldr	r3, [r7, #12]
 8007b9a:	2200      	movs	r2, #0
 8007b9c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8007ba0:	2300      	movs	r3, #0
 8007ba2:	e000      	b.n	8007ba6 <HAL_I2C_Master_Receive+0x1da>
  }
  else
  {
    return HAL_BUSY;
 8007ba4:	2302      	movs	r3, #2
  }
}
 8007ba6:	4618      	mov	r0, r3
 8007ba8:	3718      	adds	r7, #24
 8007baa:	46bd      	mov	sp, r7
 8007bac:	bd80      	pop	{r7, pc}
 8007bae:	bf00      	nop
 8007bb0:	80002400 	.word	0x80002400
 8007bb4:	fe00e800 	.word	0xfe00e800

08007bb8 <HAL_I2C_IsDeviceReady>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials,
                                        uint32_t Timeout)
{
 8007bb8:	b580      	push	{r7, lr}
 8007bba:	b08a      	sub	sp, #40	@ 0x28
 8007bbc:	af02      	add	r7, sp, #8
 8007bbe:	60f8      	str	r0, [r7, #12]
 8007bc0:	607a      	str	r2, [r7, #4]
 8007bc2:	603b      	str	r3, [r7, #0]
 8007bc4:	460b      	mov	r3, r1
 8007bc6:	817b      	strh	r3, [r7, #10]
  uint32_t tickstart;

  __IO uint32_t I2C_Trials = 0UL;
 8007bc8:	2300      	movs	r3, #0
 8007bca:	617b      	str	r3, [r7, #20]

  HAL_StatusTypeDef status = HAL_OK;
 8007bcc:	2300      	movs	r3, #0
 8007bce:	77fb      	strb	r3, [r7, #31]

  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8007bd0:	68fb      	ldr	r3, [r7, #12]
 8007bd2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007bd6:	b2db      	uxtb	r3, r3
 8007bd8:	2b20      	cmp	r3, #32
 8007bda:	f040 80e9 	bne.w	8007db0 <HAL_I2C_IsDeviceReady+0x1f8>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) == SET)
 8007bde:	68fb      	ldr	r3, [r7, #12]
 8007be0:	681b      	ldr	r3, [r3, #0]
 8007be2:	699b      	ldr	r3, [r3, #24]
 8007be4:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8007be8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007bec:	d101      	bne.n	8007bf2 <HAL_I2C_IsDeviceReady+0x3a>
    {
      return HAL_BUSY;
 8007bee:	2302      	movs	r3, #2
 8007bf0:	e0df      	b.n	8007db2 <HAL_I2C_IsDeviceReady+0x1fa>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8007bf2:	68fb      	ldr	r3, [r7, #12]
 8007bf4:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8007bf8:	2b01      	cmp	r3, #1
 8007bfa:	d101      	bne.n	8007c00 <HAL_I2C_IsDeviceReady+0x48>
 8007bfc:	2302      	movs	r3, #2
 8007bfe:	e0d8      	b.n	8007db2 <HAL_I2C_IsDeviceReady+0x1fa>
 8007c00:	68fb      	ldr	r3, [r7, #12]
 8007c02:	2201      	movs	r2, #1
 8007c04:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8007c08:	68fb      	ldr	r3, [r7, #12]
 8007c0a:	2224      	movs	r2, #36	@ 0x24
 8007c0c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8007c10:	68fb      	ldr	r3, [r7, #12]
 8007c12:	2200      	movs	r2, #0
 8007c14:	645a      	str	r2, [r3, #68]	@ 0x44

    do
    {
      /* Generate Start */
      hi2c->Instance->CR2 = I2C_GENERATE_START(hi2c->Init.AddressingMode, DevAddress);
 8007c16:	68fb      	ldr	r3, [r7, #12]
 8007c18:	68db      	ldr	r3, [r3, #12]
 8007c1a:	2b01      	cmp	r3, #1
 8007c1c:	d105      	bne.n	8007c2a <HAL_I2C_IsDeviceReady+0x72>
 8007c1e:	897b      	ldrh	r3, [r7, #10]
 8007c20:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8007c24:	4b65      	ldr	r3, [pc, #404]	@ (8007dbc <HAL_I2C_IsDeviceReady+0x204>)
 8007c26:	4313      	orrs	r3, r2
 8007c28:	e004      	b.n	8007c34 <HAL_I2C_IsDeviceReady+0x7c>
 8007c2a:	897b      	ldrh	r3, [r7, #10]
 8007c2c:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8007c30:	4b63      	ldr	r3, [pc, #396]	@ (8007dc0 <HAL_I2C_IsDeviceReady+0x208>)
 8007c32:	4313      	orrs	r3, r2
 8007c34:	68fa      	ldr	r2, [r7, #12]
 8007c36:	6812      	ldr	r2, [r2, #0]
 8007c38:	6053      	str	r3, [r2, #4]

      /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
      /* Wait until STOPF flag is set or a NACK flag is set*/
      tickstart = HAL_GetTick();
 8007c3a:	f7fc fef5 	bl	8004a28 <HAL_GetTick>
 8007c3e:	61b8      	str	r0, [r7, #24]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF);
 8007c40:	68fb      	ldr	r3, [r7, #12]
 8007c42:	681b      	ldr	r3, [r3, #0]
 8007c44:	699b      	ldr	r3, [r3, #24]
 8007c46:	f003 0320 	and.w	r3, r3, #32
 8007c4a:	2b20      	cmp	r3, #32
 8007c4c:	bf0c      	ite	eq
 8007c4e:	2301      	moveq	r3, #1
 8007c50:	2300      	movne	r3, #0
 8007c52:	b2db      	uxtb	r3, r3
 8007c54:	77bb      	strb	r3, [r7, #30]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8007c56:	68fb      	ldr	r3, [r7, #12]
 8007c58:	681b      	ldr	r3, [r3, #0]
 8007c5a:	699b      	ldr	r3, [r3, #24]
 8007c5c:	f003 0310 	and.w	r3, r3, #16
 8007c60:	2b10      	cmp	r3, #16
 8007c62:	bf0c      	ite	eq
 8007c64:	2301      	moveq	r3, #1
 8007c66:	2300      	movne	r3, #0
 8007c68:	b2db      	uxtb	r3, r3
 8007c6a:	777b      	strb	r3, [r7, #29]

      while ((tmp1 == RESET) && (tmp2 == RESET))
 8007c6c:	e034      	b.n	8007cd8 <HAL_I2C_IsDeviceReady+0x120>
      {
        if (Timeout != HAL_MAX_DELAY)
 8007c6e:	683b      	ldr	r3, [r7, #0]
 8007c70:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007c74:	d01a      	beq.n	8007cac <HAL_I2C_IsDeviceReady+0xf4>
        {
          if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8007c76:	f7fc fed7 	bl	8004a28 <HAL_GetTick>
 8007c7a:	4602      	mov	r2, r0
 8007c7c:	69bb      	ldr	r3, [r7, #24]
 8007c7e:	1ad3      	subs	r3, r2, r3
 8007c80:	683a      	ldr	r2, [r7, #0]
 8007c82:	429a      	cmp	r2, r3
 8007c84:	d302      	bcc.n	8007c8c <HAL_I2C_IsDeviceReady+0xd4>
 8007c86:	683b      	ldr	r3, [r7, #0]
 8007c88:	2b00      	cmp	r3, #0
 8007c8a:	d10f      	bne.n	8007cac <HAL_I2C_IsDeviceReady+0xf4>
          {
            /* Update I2C state */
            hi2c->State = HAL_I2C_STATE_READY;
 8007c8c:	68fb      	ldr	r3, [r7, #12]
 8007c8e:	2220      	movs	r2, #32
 8007c90:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

            /* Update I2C error code */
            hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8007c94:	68fb      	ldr	r3, [r7, #12]
 8007c96:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007c98:	f043 0220 	orr.w	r2, r3, #32
 8007c9c:	68fb      	ldr	r3, [r7, #12]
 8007c9e:	645a      	str	r2, [r3, #68]	@ 0x44

            /* Process Unlocked */
            __HAL_UNLOCK(hi2c);
 8007ca0:	68fb      	ldr	r3, [r7, #12]
 8007ca2:	2200      	movs	r2, #0
 8007ca4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

            return HAL_ERROR;
 8007ca8:	2301      	movs	r3, #1
 8007caa:	e082      	b.n	8007db2 <HAL_I2C_IsDeviceReady+0x1fa>
          }
        }

        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF);
 8007cac:	68fb      	ldr	r3, [r7, #12]
 8007cae:	681b      	ldr	r3, [r3, #0]
 8007cb0:	699b      	ldr	r3, [r3, #24]
 8007cb2:	f003 0320 	and.w	r3, r3, #32
 8007cb6:	2b20      	cmp	r3, #32
 8007cb8:	bf0c      	ite	eq
 8007cba:	2301      	moveq	r3, #1
 8007cbc:	2300      	movne	r3, #0
 8007cbe:	b2db      	uxtb	r3, r3
 8007cc0:	77bb      	strb	r3, [r7, #30]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8007cc2:	68fb      	ldr	r3, [r7, #12]
 8007cc4:	681b      	ldr	r3, [r3, #0]
 8007cc6:	699b      	ldr	r3, [r3, #24]
 8007cc8:	f003 0310 	and.w	r3, r3, #16
 8007ccc:	2b10      	cmp	r3, #16
 8007cce:	bf0c      	ite	eq
 8007cd0:	2301      	moveq	r3, #1
 8007cd2:	2300      	movne	r3, #0
 8007cd4:	b2db      	uxtb	r3, r3
 8007cd6:	777b      	strb	r3, [r7, #29]
      while ((tmp1 == RESET) && (tmp2 == RESET))
 8007cd8:	7fbb      	ldrb	r3, [r7, #30]
 8007cda:	2b00      	cmp	r3, #0
 8007cdc:	d102      	bne.n	8007ce4 <HAL_I2C_IsDeviceReady+0x12c>
 8007cde:	7f7b      	ldrb	r3, [r7, #29]
 8007ce0:	2b00      	cmp	r3, #0
 8007ce2:	d0c4      	beq.n	8007c6e <HAL_I2C_IsDeviceReady+0xb6>
      }

      /* Check if the NACKF flag has not been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == RESET)
 8007ce4:	68fb      	ldr	r3, [r7, #12]
 8007ce6:	681b      	ldr	r3, [r3, #0]
 8007ce8:	699b      	ldr	r3, [r3, #24]
 8007cea:	f003 0310 	and.w	r3, r3, #16
 8007cee:	2b10      	cmp	r3, #16
 8007cf0:	d027      	beq.n	8007d42 <HAL_I2C_IsDeviceReady+0x18a>
      {
        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 8007cf2:	69bb      	ldr	r3, [r7, #24]
 8007cf4:	9300      	str	r3, [sp, #0]
 8007cf6:	683b      	ldr	r3, [r7, #0]
 8007cf8:	2200      	movs	r2, #0
 8007cfa:	2120      	movs	r1, #32
 8007cfc:	68f8      	ldr	r0, [r7, #12]
 8007cfe:	f000 f885 	bl	8007e0c <I2C_WaitOnFlagUntilTimeout>
 8007d02:	4603      	mov	r3, r0
 8007d04:	2b00      	cmp	r3, #0
 8007d06:	d00e      	beq.n	8007d26 <HAL_I2C_IsDeviceReady+0x16e>
        {
          /* A non acknowledge appear during STOP Flag waiting process, a new trial must be performed */
          if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8007d08:	68fb      	ldr	r3, [r7, #12]
 8007d0a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007d0c:	2b04      	cmp	r3, #4
 8007d0e:	d107      	bne.n	8007d20 <HAL_I2C_IsDeviceReady+0x168>
          {
            /* Clear STOP Flag */
            __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8007d10:	68fb      	ldr	r3, [r7, #12]
 8007d12:	681b      	ldr	r3, [r3, #0]
 8007d14:	2220      	movs	r2, #32
 8007d16:	61da      	str	r2, [r3, #28]

            /* Reset the error code for next trial */
            hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8007d18:	68fb      	ldr	r3, [r7, #12]
 8007d1a:	2200      	movs	r2, #0
 8007d1c:	645a      	str	r2, [r3, #68]	@ 0x44
 8007d1e:	e026      	b.n	8007d6e <HAL_I2C_IsDeviceReady+0x1b6>
          }
          else
          {
            status = HAL_ERROR;
 8007d20:	2301      	movs	r3, #1
 8007d22:	77fb      	strb	r3, [r7, #31]
 8007d24:	e023      	b.n	8007d6e <HAL_I2C_IsDeviceReady+0x1b6>
        else
        {
          /* A acknowledge appear during STOP Flag waiting process, this mean that device respond to its address */

          /* Clear STOP Flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8007d26:	68fb      	ldr	r3, [r7, #12]
 8007d28:	681b      	ldr	r3, [r3, #0]
 8007d2a:	2220      	movs	r2, #32
 8007d2c:	61da      	str	r2, [r3, #28]

          /* Device is ready */
          hi2c->State = HAL_I2C_STATE_READY;
 8007d2e:	68fb      	ldr	r3, [r7, #12]
 8007d30:	2220      	movs	r2, #32
 8007d32:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8007d36:	68fb      	ldr	r3, [r7, #12]
 8007d38:	2200      	movs	r2, #0
 8007d3a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_OK;
 8007d3e:	2300      	movs	r3, #0
 8007d40:	e037      	b.n	8007db2 <HAL_I2C_IsDeviceReady+0x1fa>
      {
        /* A non acknowledge is detected, this mean that device not respond to its address,
           a new trial must be performed */

        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8007d42:	68fb      	ldr	r3, [r7, #12]
 8007d44:	681b      	ldr	r3, [r3, #0]
 8007d46:	2210      	movs	r2, #16
 8007d48:	61da      	str	r2, [r3, #28]

        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 8007d4a:	69bb      	ldr	r3, [r7, #24]
 8007d4c:	9300      	str	r3, [sp, #0]
 8007d4e:	683b      	ldr	r3, [r7, #0]
 8007d50:	2200      	movs	r2, #0
 8007d52:	2120      	movs	r1, #32
 8007d54:	68f8      	ldr	r0, [r7, #12]
 8007d56:	f000 f859 	bl	8007e0c <I2C_WaitOnFlagUntilTimeout>
 8007d5a:	4603      	mov	r3, r0
 8007d5c:	2b00      	cmp	r3, #0
 8007d5e:	d002      	beq.n	8007d66 <HAL_I2C_IsDeviceReady+0x1ae>
        {
          status = HAL_ERROR;
 8007d60:	2301      	movs	r3, #1
 8007d62:	77fb      	strb	r3, [r7, #31]
 8007d64:	e003      	b.n	8007d6e <HAL_I2C_IsDeviceReady+0x1b6>
        }
        else
        {
          /* Clear STOP Flag, auto generated with autoend*/
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8007d66:	68fb      	ldr	r3, [r7, #12]
 8007d68:	681b      	ldr	r3, [r3, #0]
 8007d6a:	2220      	movs	r2, #32
 8007d6c:	61da      	str	r2, [r3, #28]
        }
      }

      /* Increment Trials */
      I2C_Trials++;
 8007d6e:	697b      	ldr	r3, [r7, #20]
 8007d70:	3301      	adds	r3, #1
 8007d72:	617b      	str	r3, [r7, #20]

      if ((I2C_Trials < Trials) && (status == HAL_ERROR))
 8007d74:	697b      	ldr	r3, [r7, #20]
 8007d76:	687a      	ldr	r2, [r7, #4]
 8007d78:	429a      	cmp	r2, r3
 8007d7a:	d904      	bls.n	8007d86 <HAL_I2C_IsDeviceReady+0x1ce>
 8007d7c:	7ffb      	ldrb	r3, [r7, #31]
 8007d7e:	2b01      	cmp	r3, #1
 8007d80:	d101      	bne.n	8007d86 <HAL_I2C_IsDeviceReady+0x1ce>
      {
        status = HAL_OK;
 8007d82:	2300      	movs	r3, #0
 8007d84:	77fb      	strb	r3, [r7, #31]
      }

    } while (I2C_Trials < Trials);
 8007d86:	697b      	ldr	r3, [r7, #20]
 8007d88:	687a      	ldr	r2, [r7, #4]
 8007d8a:	429a      	cmp	r2, r3
 8007d8c:	f63f af43 	bhi.w	8007c16 <HAL_I2C_IsDeviceReady+0x5e>

    /* Update I2C state */
    hi2c->State = HAL_I2C_STATE_READY;
 8007d90:	68fb      	ldr	r3, [r7, #12]
 8007d92:	2220      	movs	r2, #32
 8007d94:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Update I2C error code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8007d98:	68fb      	ldr	r3, [r7, #12]
 8007d9a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007d9c:	f043 0220 	orr.w	r2, r3, #32
 8007da0:	68fb      	ldr	r3, [r7, #12]
 8007da2:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007da4:	68fb      	ldr	r3, [r7, #12]
 8007da6:	2200      	movs	r2, #0
 8007da8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_ERROR;
 8007dac:	2301      	movs	r3, #1
 8007dae:	e000      	b.n	8007db2 <HAL_I2C_IsDeviceReady+0x1fa>
  }
  else
  {
    return HAL_BUSY;
 8007db0:	2302      	movs	r3, #2
  }
}
 8007db2:	4618      	mov	r0, r3
 8007db4:	3720      	adds	r7, #32
 8007db6:	46bd      	mov	sp, r7
 8007db8:	bd80      	pop	{r7, pc}
 8007dba:	bf00      	nop
 8007dbc:	02002000 	.word	0x02002000
 8007dc0:	02002800 	.word	0x02002800

08007dc4 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8007dc4:	b480      	push	{r7}
 8007dc6:	b083      	sub	sp, #12
 8007dc8:	af00      	add	r7, sp, #0
 8007dca:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8007dcc:	687b      	ldr	r3, [r7, #4]
 8007dce:	681b      	ldr	r3, [r3, #0]
 8007dd0:	699b      	ldr	r3, [r3, #24]
 8007dd2:	f003 0302 	and.w	r3, r3, #2
 8007dd6:	2b02      	cmp	r3, #2
 8007dd8:	d103      	bne.n	8007de2 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8007dda:	687b      	ldr	r3, [r7, #4]
 8007ddc:	681b      	ldr	r3, [r3, #0]
 8007dde:	2200      	movs	r2, #0
 8007de0:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8007de2:	687b      	ldr	r3, [r7, #4]
 8007de4:	681b      	ldr	r3, [r3, #0]
 8007de6:	699b      	ldr	r3, [r3, #24]
 8007de8:	f003 0301 	and.w	r3, r3, #1
 8007dec:	2b01      	cmp	r3, #1
 8007dee:	d007      	beq.n	8007e00 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8007df0:	687b      	ldr	r3, [r7, #4]
 8007df2:	681b      	ldr	r3, [r3, #0]
 8007df4:	699a      	ldr	r2, [r3, #24]
 8007df6:	687b      	ldr	r3, [r7, #4]
 8007df8:	681b      	ldr	r3, [r3, #0]
 8007dfa:	f042 0201 	orr.w	r2, r2, #1
 8007dfe:	619a      	str	r2, [r3, #24]
  }
}
 8007e00:	bf00      	nop
 8007e02:	370c      	adds	r7, #12
 8007e04:	46bd      	mov	sp, r7
 8007e06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e0a:	4770      	bx	lr

08007e0c <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8007e0c:	b580      	push	{r7, lr}
 8007e0e:	b084      	sub	sp, #16
 8007e10:	af00      	add	r7, sp, #0
 8007e12:	60f8      	str	r0, [r7, #12]
 8007e14:	60b9      	str	r1, [r7, #8]
 8007e16:	603b      	str	r3, [r7, #0]
 8007e18:	4613      	mov	r3, r2
 8007e1a:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8007e1c:	e03b      	b.n	8007e96 <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8007e1e:	69ba      	ldr	r2, [r7, #24]
 8007e20:	6839      	ldr	r1, [r7, #0]
 8007e22:	68f8      	ldr	r0, [r7, #12]
 8007e24:	f000 f962 	bl	80080ec <I2C_IsErrorOccurred>
 8007e28:	4603      	mov	r3, r0
 8007e2a:	2b00      	cmp	r3, #0
 8007e2c:	d001      	beq.n	8007e32 <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 8007e2e:	2301      	movs	r3, #1
 8007e30:	e041      	b.n	8007eb6 <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007e32:	683b      	ldr	r3, [r7, #0]
 8007e34:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007e38:	d02d      	beq.n	8007e96 <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007e3a:	f7fc fdf5 	bl	8004a28 <HAL_GetTick>
 8007e3e:	4602      	mov	r2, r0
 8007e40:	69bb      	ldr	r3, [r7, #24]
 8007e42:	1ad3      	subs	r3, r2, r3
 8007e44:	683a      	ldr	r2, [r7, #0]
 8007e46:	429a      	cmp	r2, r3
 8007e48:	d302      	bcc.n	8007e50 <I2C_WaitOnFlagUntilTimeout+0x44>
 8007e4a:	683b      	ldr	r3, [r7, #0]
 8007e4c:	2b00      	cmp	r3, #0
 8007e4e:	d122      	bne.n	8007e96 <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8007e50:	68fb      	ldr	r3, [r7, #12]
 8007e52:	681b      	ldr	r3, [r3, #0]
 8007e54:	699a      	ldr	r2, [r3, #24]
 8007e56:	68bb      	ldr	r3, [r7, #8]
 8007e58:	4013      	ands	r3, r2
 8007e5a:	68ba      	ldr	r2, [r7, #8]
 8007e5c:	429a      	cmp	r2, r3
 8007e5e:	bf0c      	ite	eq
 8007e60:	2301      	moveq	r3, #1
 8007e62:	2300      	movne	r3, #0
 8007e64:	b2db      	uxtb	r3, r3
 8007e66:	461a      	mov	r2, r3
 8007e68:	79fb      	ldrb	r3, [r7, #7]
 8007e6a:	429a      	cmp	r2, r3
 8007e6c:	d113      	bne.n	8007e96 <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8007e6e:	68fb      	ldr	r3, [r7, #12]
 8007e70:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007e72:	f043 0220 	orr.w	r2, r3, #32
 8007e76:	68fb      	ldr	r3, [r7, #12]
 8007e78:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8007e7a:	68fb      	ldr	r3, [r7, #12]
 8007e7c:	2220      	movs	r2, #32
 8007e7e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8007e82:	68fb      	ldr	r3, [r7, #12]
 8007e84:	2200      	movs	r2, #0
 8007e86:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8007e8a:	68fb      	ldr	r3, [r7, #12]
 8007e8c:	2200      	movs	r2, #0
 8007e8e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 8007e92:	2301      	movs	r3, #1
 8007e94:	e00f      	b.n	8007eb6 <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8007e96:	68fb      	ldr	r3, [r7, #12]
 8007e98:	681b      	ldr	r3, [r3, #0]
 8007e9a:	699a      	ldr	r2, [r3, #24]
 8007e9c:	68bb      	ldr	r3, [r7, #8]
 8007e9e:	4013      	ands	r3, r2
 8007ea0:	68ba      	ldr	r2, [r7, #8]
 8007ea2:	429a      	cmp	r2, r3
 8007ea4:	bf0c      	ite	eq
 8007ea6:	2301      	moveq	r3, #1
 8007ea8:	2300      	movne	r3, #0
 8007eaa:	b2db      	uxtb	r3, r3
 8007eac:	461a      	mov	r2, r3
 8007eae:	79fb      	ldrb	r3, [r7, #7]
 8007eb0:	429a      	cmp	r2, r3
 8007eb2:	d0b4      	beq.n	8007e1e <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8007eb4:	2300      	movs	r3, #0
}
 8007eb6:	4618      	mov	r0, r3
 8007eb8:	3710      	adds	r7, #16
 8007eba:	46bd      	mov	sp, r7
 8007ebc:	bd80      	pop	{r7, pc}

08007ebe <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8007ebe:	b580      	push	{r7, lr}
 8007ec0:	b084      	sub	sp, #16
 8007ec2:	af00      	add	r7, sp, #0
 8007ec4:	60f8      	str	r0, [r7, #12]
 8007ec6:	60b9      	str	r1, [r7, #8]
 8007ec8:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8007eca:	e033      	b.n	8007f34 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8007ecc:	687a      	ldr	r2, [r7, #4]
 8007ece:	68b9      	ldr	r1, [r7, #8]
 8007ed0:	68f8      	ldr	r0, [r7, #12]
 8007ed2:	f000 f90b 	bl	80080ec <I2C_IsErrorOccurred>
 8007ed6:	4603      	mov	r3, r0
 8007ed8:	2b00      	cmp	r3, #0
 8007eda:	d001      	beq.n	8007ee0 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8007edc:	2301      	movs	r3, #1
 8007ede:	e031      	b.n	8007f44 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007ee0:	68bb      	ldr	r3, [r7, #8]
 8007ee2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007ee6:	d025      	beq.n	8007f34 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007ee8:	f7fc fd9e 	bl	8004a28 <HAL_GetTick>
 8007eec:	4602      	mov	r2, r0
 8007eee:	687b      	ldr	r3, [r7, #4]
 8007ef0:	1ad3      	subs	r3, r2, r3
 8007ef2:	68ba      	ldr	r2, [r7, #8]
 8007ef4:	429a      	cmp	r2, r3
 8007ef6:	d302      	bcc.n	8007efe <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8007ef8:	68bb      	ldr	r3, [r7, #8]
 8007efa:	2b00      	cmp	r3, #0
 8007efc:	d11a      	bne.n	8007f34 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 8007efe:	68fb      	ldr	r3, [r7, #12]
 8007f00:	681b      	ldr	r3, [r3, #0]
 8007f02:	699b      	ldr	r3, [r3, #24]
 8007f04:	f003 0302 	and.w	r3, r3, #2
 8007f08:	2b02      	cmp	r3, #2
 8007f0a:	d013      	beq.n	8007f34 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8007f0c:	68fb      	ldr	r3, [r7, #12]
 8007f0e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007f10:	f043 0220 	orr.w	r2, r3, #32
 8007f14:	68fb      	ldr	r3, [r7, #12]
 8007f16:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8007f18:	68fb      	ldr	r3, [r7, #12]
 8007f1a:	2220      	movs	r2, #32
 8007f1c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8007f20:	68fb      	ldr	r3, [r7, #12]
 8007f22:	2200      	movs	r2, #0
 8007f24:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8007f28:	68fb      	ldr	r3, [r7, #12]
 8007f2a:	2200      	movs	r2, #0
 8007f2c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8007f30:	2301      	movs	r3, #1
 8007f32:	e007      	b.n	8007f44 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8007f34:	68fb      	ldr	r3, [r7, #12]
 8007f36:	681b      	ldr	r3, [r3, #0]
 8007f38:	699b      	ldr	r3, [r3, #24]
 8007f3a:	f003 0302 	and.w	r3, r3, #2
 8007f3e:	2b02      	cmp	r3, #2
 8007f40:	d1c4      	bne.n	8007ecc <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8007f42:	2300      	movs	r3, #0
}
 8007f44:	4618      	mov	r0, r3
 8007f46:	3710      	adds	r7, #16
 8007f48:	46bd      	mov	sp, r7
 8007f4a:	bd80      	pop	{r7, pc}

08007f4c <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8007f4c:	b580      	push	{r7, lr}
 8007f4e:	b084      	sub	sp, #16
 8007f50:	af00      	add	r7, sp, #0
 8007f52:	60f8      	str	r0, [r7, #12]
 8007f54:	60b9      	str	r1, [r7, #8]
 8007f56:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8007f58:	e02f      	b.n	8007fba <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8007f5a:	687a      	ldr	r2, [r7, #4]
 8007f5c:	68b9      	ldr	r1, [r7, #8]
 8007f5e:	68f8      	ldr	r0, [r7, #12]
 8007f60:	f000 f8c4 	bl	80080ec <I2C_IsErrorOccurred>
 8007f64:	4603      	mov	r3, r0
 8007f66:	2b00      	cmp	r3, #0
 8007f68:	d001      	beq.n	8007f6e <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8007f6a:	2301      	movs	r3, #1
 8007f6c:	e02d      	b.n	8007fca <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007f6e:	f7fc fd5b 	bl	8004a28 <HAL_GetTick>
 8007f72:	4602      	mov	r2, r0
 8007f74:	687b      	ldr	r3, [r7, #4]
 8007f76:	1ad3      	subs	r3, r2, r3
 8007f78:	68ba      	ldr	r2, [r7, #8]
 8007f7a:	429a      	cmp	r2, r3
 8007f7c:	d302      	bcc.n	8007f84 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8007f7e:	68bb      	ldr	r3, [r7, #8]
 8007f80:	2b00      	cmp	r3, #0
 8007f82:	d11a      	bne.n	8007fba <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 8007f84:	68fb      	ldr	r3, [r7, #12]
 8007f86:	681b      	ldr	r3, [r3, #0]
 8007f88:	699b      	ldr	r3, [r3, #24]
 8007f8a:	f003 0320 	and.w	r3, r3, #32
 8007f8e:	2b20      	cmp	r3, #32
 8007f90:	d013      	beq.n	8007fba <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8007f92:	68fb      	ldr	r3, [r7, #12]
 8007f94:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007f96:	f043 0220 	orr.w	r2, r3, #32
 8007f9a:	68fb      	ldr	r3, [r7, #12]
 8007f9c:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8007f9e:	68fb      	ldr	r3, [r7, #12]
 8007fa0:	2220      	movs	r2, #32
 8007fa2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8007fa6:	68fb      	ldr	r3, [r7, #12]
 8007fa8:	2200      	movs	r2, #0
 8007faa:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8007fae:	68fb      	ldr	r3, [r7, #12]
 8007fb0:	2200      	movs	r2, #0
 8007fb2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 8007fb6:	2301      	movs	r3, #1
 8007fb8:	e007      	b.n	8007fca <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8007fba:	68fb      	ldr	r3, [r7, #12]
 8007fbc:	681b      	ldr	r3, [r3, #0]
 8007fbe:	699b      	ldr	r3, [r3, #24]
 8007fc0:	f003 0320 	and.w	r3, r3, #32
 8007fc4:	2b20      	cmp	r3, #32
 8007fc6:	d1c8      	bne.n	8007f5a <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8007fc8:	2300      	movs	r3, #0
}
 8007fca:	4618      	mov	r0, r3
 8007fcc:	3710      	adds	r7, #16
 8007fce:	46bd      	mov	sp, r7
 8007fd0:	bd80      	pop	{r7, pc}
	...

08007fd4 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8007fd4:	b580      	push	{r7, lr}
 8007fd6:	b086      	sub	sp, #24
 8007fd8:	af00      	add	r7, sp, #0
 8007fda:	60f8      	str	r0, [r7, #12]
 8007fdc:	60b9      	str	r1, [r7, #8]
 8007fde:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8007fe0:	2300      	movs	r3, #0
 8007fe2:	75fb      	strb	r3, [r7, #23]

  while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET) && (status == HAL_OK))
 8007fe4:	e071      	b.n	80080ca <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8007fe6:	687a      	ldr	r2, [r7, #4]
 8007fe8:	68b9      	ldr	r1, [r7, #8]
 8007fea:	68f8      	ldr	r0, [r7, #12]
 8007fec:	f000 f87e 	bl	80080ec <I2C_IsErrorOccurred>
 8007ff0:	4603      	mov	r3, r0
 8007ff2:	2b00      	cmp	r3, #0
 8007ff4:	d001      	beq.n	8007ffa <I2C_WaitOnRXNEFlagUntilTimeout+0x26>
    {
      status = HAL_ERROR;
 8007ff6:	2301      	movs	r3, #1
 8007ff8:	75fb      	strb	r3, [r7, #23]
    }

    /* Check if a STOPF is detected */
    if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET) && (status == HAL_OK))
 8007ffa:	68fb      	ldr	r3, [r7, #12]
 8007ffc:	681b      	ldr	r3, [r3, #0]
 8007ffe:	699b      	ldr	r3, [r3, #24]
 8008000:	f003 0320 	and.w	r3, r3, #32
 8008004:	2b20      	cmp	r3, #32
 8008006:	d13b      	bne.n	8008080 <I2C_WaitOnRXNEFlagUntilTimeout+0xac>
 8008008:	7dfb      	ldrb	r3, [r7, #23]
 800800a:	2b00      	cmp	r3, #0
 800800c:	d138      	bne.n	8008080 <I2C_WaitOnRXNEFlagUntilTimeout+0xac>
    {
      /* Check if an RXNE is pending */
      /* Store Last receive data if any */
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET) && (hi2c->XferSize > 0U))
 800800e:	68fb      	ldr	r3, [r7, #12]
 8008010:	681b      	ldr	r3, [r3, #0]
 8008012:	699b      	ldr	r3, [r3, #24]
 8008014:	f003 0304 	and.w	r3, r3, #4
 8008018:	2b04      	cmp	r3, #4
 800801a:	d105      	bne.n	8008028 <I2C_WaitOnRXNEFlagUntilTimeout+0x54>
 800801c:	68fb      	ldr	r3, [r7, #12]
 800801e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008020:	2b00      	cmp	r3, #0
 8008022:	d001      	beq.n	8008028 <I2C_WaitOnRXNEFlagUntilTimeout+0x54>
      {
        /* Return HAL_OK */
        /* The Reading of data from RXDR will be done in caller function */
        status = HAL_OK;
 8008024:	2300      	movs	r3, #0
 8008026:	75fb      	strb	r3, [r7, #23]
      }

      /* Check a no-acknowledge have been detected */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8008028:	68fb      	ldr	r3, [r7, #12]
 800802a:	681b      	ldr	r3, [r3, #0]
 800802c:	699b      	ldr	r3, [r3, #24]
 800802e:	f003 0310 	and.w	r3, r3, #16
 8008032:	2b10      	cmp	r3, #16
 8008034:	d121      	bne.n	800807a <I2C_WaitOnRXNEFlagUntilTimeout+0xa6>
      {
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8008036:	68fb      	ldr	r3, [r7, #12]
 8008038:	681b      	ldr	r3, [r3, #0]
 800803a:	2210      	movs	r2, #16
 800803c:	61da      	str	r2, [r3, #28]
        hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 800803e:	68fb      	ldr	r3, [r7, #12]
 8008040:	2204      	movs	r2, #4
 8008042:	645a      	str	r2, [r3, #68]	@ 0x44

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8008044:	68fb      	ldr	r3, [r7, #12]
 8008046:	681b      	ldr	r3, [r3, #0]
 8008048:	2220      	movs	r2, #32
 800804a:	61da      	str	r2, [r3, #28]

        /* Clear Configuration Register 2 */
        I2C_RESET_CR2(hi2c);
 800804c:	68fb      	ldr	r3, [r7, #12]
 800804e:	681b      	ldr	r3, [r3, #0]
 8008050:	6859      	ldr	r1, [r3, #4]
 8008052:	68fb      	ldr	r3, [r7, #12]
 8008054:	681a      	ldr	r2, [r3, #0]
 8008056:	4b24      	ldr	r3, [pc, #144]	@ (80080e8 <I2C_WaitOnRXNEFlagUntilTimeout+0x114>)
 8008058:	400b      	ands	r3, r1
 800805a:	6053      	str	r3, [r2, #4]

        hi2c->State = HAL_I2C_STATE_READY;
 800805c:	68fb      	ldr	r3, [r7, #12]
 800805e:	2220      	movs	r2, #32
 8008060:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8008064:	68fb      	ldr	r3, [r7, #12]
 8008066:	2200      	movs	r2, #0
 8008068:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800806c:	68fb      	ldr	r3, [r7, #12]
 800806e:	2200      	movs	r2, #0
 8008070:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        status = HAL_ERROR;
 8008074:	2301      	movs	r3, #1
 8008076:	75fb      	strb	r3, [r7, #23]
 8008078:	e002      	b.n	8008080 <I2C_WaitOnRXNEFlagUntilTimeout+0xac>
      }
      else
      {
        hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800807a:	68fb      	ldr	r3, [r7, #12]
 800807c:	2200      	movs	r2, #0
 800807e:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }

    /* Check for the Timeout */
    if ((((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U)) && (status == HAL_OK))
 8008080:	f7fc fcd2 	bl	8004a28 <HAL_GetTick>
 8008084:	4602      	mov	r2, r0
 8008086:	687b      	ldr	r3, [r7, #4]
 8008088:	1ad3      	subs	r3, r2, r3
 800808a:	68ba      	ldr	r2, [r7, #8]
 800808c:	429a      	cmp	r2, r3
 800808e:	d302      	bcc.n	8008096 <I2C_WaitOnRXNEFlagUntilTimeout+0xc2>
 8008090:	68bb      	ldr	r3, [r7, #8]
 8008092:	2b00      	cmp	r3, #0
 8008094:	d119      	bne.n	80080ca <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
 8008096:	7dfb      	ldrb	r3, [r7, #23]
 8008098:	2b00      	cmp	r3, #0
 800809a:	d116      	bne.n	80080ca <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 800809c:	68fb      	ldr	r3, [r7, #12]
 800809e:	681b      	ldr	r3, [r3, #0]
 80080a0:	699b      	ldr	r3, [r3, #24]
 80080a2:	f003 0304 	and.w	r3, r3, #4
 80080a6:	2b04      	cmp	r3, #4
 80080a8:	d00f      	beq.n	80080ca <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80080aa:	68fb      	ldr	r3, [r7, #12]
 80080ac:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80080ae:	f043 0220 	orr.w	r2, r3, #32
 80080b2:	68fb      	ldr	r3, [r7, #12]
 80080b4:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 80080b6:	68fb      	ldr	r3, [r7, #12]
 80080b8:	2220      	movs	r2, #32
 80080ba:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80080be:	68fb      	ldr	r3, [r7, #12]
 80080c0:	2200      	movs	r2, #0
 80080c2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        status = HAL_ERROR;
 80080c6:	2301      	movs	r3, #1
 80080c8:	75fb      	strb	r3, [r7, #23]
  while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET) && (status == HAL_OK))
 80080ca:	68fb      	ldr	r3, [r7, #12]
 80080cc:	681b      	ldr	r3, [r3, #0]
 80080ce:	699b      	ldr	r3, [r3, #24]
 80080d0:	f003 0304 	and.w	r3, r3, #4
 80080d4:	2b04      	cmp	r3, #4
 80080d6:	d002      	beq.n	80080de <I2C_WaitOnRXNEFlagUntilTimeout+0x10a>
 80080d8:	7dfb      	ldrb	r3, [r7, #23]
 80080da:	2b00      	cmp	r3, #0
 80080dc:	d083      	beq.n	8007fe6 <I2C_WaitOnRXNEFlagUntilTimeout+0x12>
      }
    }
  }
  return status;
 80080de:	7dfb      	ldrb	r3, [r7, #23]
}
 80080e0:	4618      	mov	r0, r3
 80080e2:	3718      	adds	r7, #24
 80080e4:	46bd      	mov	sp, r7
 80080e6:	bd80      	pop	{r7, pc}
 80080e8:	fe00e800 	.word	0xfe00e800

080080ec <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80080ec:	b580      	push	{r7, lr}
 80080ee:	b08a      	sub	sp, #40	@ 0x28
 80080f0:	af00      	add	r7, sp, #0
 80080f2:	60f8      	str	r0, [r7, #12]
 80080f4:	60b9      	str	r1, [r7, #8]
 80080f6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80080f8:	2300      	movs	r3, #0
 80080fa:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 80080fe:	68fb      	ldr	r3, [r7, #12]
 8008100:	681b      	ldr	r3, [r3, #0]
 8008102:	699b      	ldr	r3, [r3, #24]
 8008104:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8008106:	2300      	movs	r3, #0
 8008108:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 800810a:	687b      	ldr	r3, [r7, #4]
 800810c:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 800810e:	69bb      	ldr	r3, [r7, #24]
 8008110:	f003 0310 	and.w	r3, r3, #16
 8008114:	2b00      	cmp	r3, #0
 8008116:	d068      	beq.n	80081ea <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8008118:	68fb      	ldr	r3, [r7, #12]
 800811a:	681b      	ldr	r3, [r3, #0]
 800811c:	2210      	movs	r2, #16
 800811e:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8008120:	e049      	b.n	80081b6 <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8008122:	68bb      	ldr	r3, [r7, #8]
 8008124:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008128:	d045      	beq.n	80081b6 <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 800812a:	f7fc fc7d 	bl	8004a28 <HAL_GetTick>
 800812e:	4602      	mov	r2, r0
 8008130:	69fb      	ldr	r3, [r7, #28]
 8008132:	1ad3      	subs	r3, r2, r3
 8008134:	68ba      	ldr	r2, [r7, #8]
 8008136:	429a      	cmp	r2, r3
 8008138:	d302      	bcc.n	8008140 <I2C_IsErrorOccurred+0x54>
 800813a:	68bb      	ldr	r3, [r7, #8]
 800813c:	2b00      	cmp	r3, #0
 800813e:	d13a      	bne.n	80081b6 <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8008140:	68fb      	ldr	r3, [r7, #12]
 8008142:	681b      	ldr	r3, [r3, #0]
 8008144:	685b      	ldr	r3, [r3, #4]
 8008146:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800814a:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 800814c:	68fb      	ldr	r3, [r7, #12]
 800814e:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8008152:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8008154:	68fb      	ldr	r3, [r7, #12]
 8008156:	681b      	ldr	r3, [r3, #0]
 8008158:	699b      	ldr	r3, [r3, #24]
 800815a:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800815e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8008162:	d121      	bne.n	80081a8 <I2C_IsErrorOccurred+0xbc>
 8008164:	697b      	ldr	r3, [r7, #20]
 8008166:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800816a:	d01d      	beq.n	80081a8 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 800816c:	7cfb      	ldrb	r3, [r7, #19]
 800816e:	2b20      	cmp	r3, #32
 8008170:	d01a      	beq.n	80081a8 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8008172:	68fb      	ldr	r3, [r7, #12]
 8008174:	681b      	ldr	r3, [r3, #0]
 8008176:	685a      	ldr	r2, [r3, #4]
 8008178:	68fb      	ldr	r3, [r7, #12]
 800817a:	681b      	ldr	r3, [r3, #0]
 800817c:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8008180:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8008182:	f7fc fc51 	bl	8004a28 <HAL_GetTick>
 8008186:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8008188:	e00e      	b.n	80081a8 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 800818a:	f7fc fc4d 	bl	8004a28 <HAL_GetTick>
 800818e:	4602      	mov	r2, r0
 8008190:	69fb      	ldr	r3, [r7, #28]
 8008192:	1ad3      	subs	r3, r2, r3
 8008194:	2b19      	cmp	r3, #25
 8008196:	d907      	bls.n	80081a8 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8008198:	6a3b      	ldr	r3, [r7, #32]
 800819a:	f043 0320 	orr.w	r3, r3, #32
 800819e:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 80081a0:	2301      	movs	r3, #1
 80081a2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 80081a6:	e006      	b.n	80081b6 <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80081a8:	68fb      	ldr	r3, [r7, #12]
 80081aa:	681b      	ldr	r3, [r3, #0]
 80081ac:	699b      	ldr	r3, [r3, #24]
 80081ae:	f003 0320 	and.w	r3, r3, #32
 80081b2:	2b20      	cmp	r3, #32
 80081b4:	d1e9      	bne.n	800818a <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 80081b6:	68fb      	ldr	r3, [r7, #12]
 80081b8:	681b      	ldr	r3, [r3, #0]
 80081ba:	699b      	ldr	r3, [r3, #24]
 80081bc:	f003 0320 	and.w	r3, r3, #32
 80081c0:	2b20      	cmp	r3, #32
 80081c2:	d003      	beq.n	80081cc <I2C_IsErrorOccurred+0xe0>
 80081c4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80081c8:	2b00      	cmp	r3, #0
 80081ca:	d0aa      	beq.n	8008122 <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 80081cc:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80081d0:	2b00      	cmp	r3, #0
 80081d2:	d103      	bne.n	80081dc <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80081d4:	68fb      	ldr	r3, [r7, #12]
 80081d6:	681b      	ldr	r3, [r3, #0]
 80081d8:	2220      	movs	r2, #32
 80081da:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 80081dc:	6a3b      	ldr	r3, [r7, #32]
 80081de:	f043 0304 	orr.w	r3, r3, #4
 80081e2:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 80081e4:	2301      	movs	r3, #1
 80081e6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 80081ea:	68fb      	ldr	r3, [r7, #12]
 80081ec:	681b      	ldr	r3, [r3, #0]
 80081ee:	699b      	ldr	r3, [r3, #24]
 80081f0:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 80081f2:	69bb      	ldr	r3, [r7, #24]
 80081f4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80081f8:	2b00      	cmp	r3, #0
 80081fa:	d00b      	beq.n	8008214 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 80081fc:	6a3b      	ldr	r3, [r7, #32]
 80081fe:	f043 0301 	orr.w	r3, r3, #1
 8008202:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8008204:	68fb      	ldr	r3, [r7, #12]
 8008206:	681b      	ldr	r3, [r3, #0]
 8008208:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800820c:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800820e:	2301      	movs	r3, #1
 8008210:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8008214:	69bb      	ldr	r3, [r7, #24]
 8008216:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800821a:	2b00      	cmp	r3, #0
 800821c:	d00b      	beq.n	8008236 <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 800821e:	6a3b      	ldr	r3, [r7, #32]
 8008220:	f043 0308 	orr.w	r3, r3, #8
 8008224:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8008226:	68fb      	ldr	r3, [r7, #12]
 8008228:	681b      	ldr	r3, [r3, #0]
 800822a:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800822e:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8008230:	2301      	movs	r3, #1
 8008232:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8008236:	69bb      	ldr	r3, [r7, #24]
 8008238:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800823c:	2b00      	cmp	r3, #0
 800823e:	d00b      	beq.n	8008258 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8008240:	6a3b      	ldr	r3, [r7, #32]
 8008242:	f043 0302 	orr.w	r3, r3, #2
 8008246:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8008248:	68fb      	ldr	r3, [r7, #12]
 800824a:	681b      	ldr	r3, [r3, #0]
 800824c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8008250:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8008252:	2301      	movs	r3, #1
 8008254:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 8008258:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800825c:	2b00      	cmp	r3, #0
 800825e:	d01c      	beq.n	800829a <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8008260:	68f8      	ldr	r0, [r7, #12]
 8008262:	f7ff fdaf 	bl	8007dc4 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8008266:	68fb      	ldr	r3, [r7, #12]
 8008268:	681b      	ldr	r3, [r3, #0]
 800826a:	6859      	ldr	r1, [r3, #4]
 800826c:	68fb      	ldr	r3, [r7, #12]
 800826e:	681a      	ldr	r2, [r3, #0]
 8008270:	4b0d      	ldr	r3, [pc, #52]	@ (80082a8 <I2C_IsErrorOccurred+0x1bc>)
 8008272:	400b      	ands	r3, r1
 8008274:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 8008276:	68fb      	ldr	r3, [r7, #12]
 8008278:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800827a:	6a3b      	ldr	r3, [r7, #32]
 800827c:	431a      	orrs	r2, r3
 800827e:	68fb      	ldr	r3, [r7, #12]
 8008280:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8008282:	68fb      	ldr	r3, [r7, #12]
 8008284:	2220      	movs	r2, #32
 8008286:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800828a:	68fb      	ldr	r3, [r7, #12]
 800828c:	2200      	movs	r2, #0
 800828e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8008292:	68fb      	ldr	r3, [r7, #12]
 8008294:	2200      	movs	r2, #0
 8008296:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 800829a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 800829e:	4618      	mov	r0, r3
 80082a0:	3728      	adds	r7, #40	@ 0x28
 80082a2:	46bd      	mov	sp, r7
 80082a4:	bd80      	pop	{r7, pc}
 80082a6:	bf00      	nop
 80082a8:	fe00e800 	.word	0xfe00e800

080082ac <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 80082ac:	b480      	push	{r7}
 80082ae:	b087      	sub	sp, #28
 80082b0:	af00      	add	r7, sp, #0
 80082b2:	60f8      	str	r0, [r7, #12]
 80082b4:	607b      	str	r3, [r7, #4]
 80082b6:	460b      	mov	r3, r1
 80082b8:	817b      	strh	r3, [r7, #10]
 80082ba:	4613      	mov	r3, r2
 80082bc:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80082be:	897b      	ldrh	r3, [r7, #10]
 80082c0:	f3c3 0209 	ubfx	r2, r3, #0, #10
                    (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 80082c4:	7a7b      	ldrb	r3, [r7, #9]
 80082c6:	041b      	lsls	r3, r3, #16
 80082c8:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80082cc:	431a      	orrs	r2, r3
                    (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 80082ce:	687b      	ldr	r3, [r7, #4]
 80082d0:	431a      	orrs	r2, r3
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80082d2:	6a3b      	ldr	r3, [r7, #32]
 80082d4:	4313      	orrs	r3, r2
 80082d6:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80082da:	617b      	str	r3, [r7, #20]
                    (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 80082dc:	68fb      	ldr	r3, [r7, #12]
 80082de:	681b      	ldr	r3, [r3, #0]
 80082e0:	685a      	ldr	r2, [r3, #4]
 80082e2:	6a3b      	ldr	r3, [r7, #32]
 80082e4:	0d5b      	lsrs	r3, r3, #21
 80082e6:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 80082ea:	4b08      	ldr	r3, [pc, #32]	@ (800830c <I2C_TransferConfig+0x60>)
 80082ec:	430b      	orrs	r3, r1
 80082ee:	43db      	mvns	r3, r3
 80082f0:	ea02 0103 	and.w	r1, r2, r3
 80082f4:	68fb      	ldr	r3, [r7, #12]
 80082f6:	681b      	ldr	r3, [r3, #0]
 80082f8:	697a      	ldr	r2, [r7, #20]
 80082fa:	430a      	orrs	r2, r1
 80082fc:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 80082fe:	bf00      	nop
 8008300:	371c      	adds	r7, #28
 8008302:	46bd      	mov	sp, r7
 8008304:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008308:	4770      	bx	lr
 800830a:	bf00      	nop
 800830c:	03ff63ff 	.word	0x03ff63ff

08008310 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8008310:	b480      	push	{r7}
 8008312:	b083      	sub	sp, #12
 8008314:	af00      	add	r7, sp, #0
 8008316:	6078      	str	r0, [r7, #4]
 8008318:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800831a:	687b      	ldr	r3, [r7, #4]
 800831c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8008320:	b2db      	uxtb	r3, r3
 8008322:	2b20      	cmp	r3, #32
 8008324:	d138      	bne.n	8008398 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8008326:	687b      	ldr	r3, [r7, #4]
 8008328:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800832c:	2b01      	cmp	r3, #1
 800832e:	d101      	bne.n	8008334 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8008330:	2302      	movs	r3, #2
 8008332:	e032      	b.n	800839a <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8008334:	687b      	ldr	r3, [r7, #4]
 8008336:	2201      	movs	r2, #1
 8008338:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800833c:	687b      	ldr	r3, [r7, #4]
 800833e:	2224      	movs	r2, #36	@ 0x24
 8008340:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8008344:	687b      	ldr	r3, [r7, #4]
 8008346:	681b      	ldr	r3, [r3, #0]
 8008348:	681a      	ldr	r2, [r3, #0]
 800834a:	687b      	ldr	r3, [r7, #4]
 800834c:	681b      	ldr	r3, [r3, #0]
 800834e:	f022 0201 	bic.w	r2, r2, #1
 8008352:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8008354:	687b      	ldr	r3, [r7, #4]
 8008356:	681b      	ldr	r3, [r3, #0]
 8008358:	681a      	ldr	r2, [r3, #0]
 800835a:	687b      	ldr	r3, [r7, #4]
 800835c:	681b      	ldr	r3, [r3, #0]
 800835e:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8008362:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8008364:	687b      	ldr	r3, [r7, #4]
 8008366:	681b      	ldr	r3, [r3, #0]
 8008368:	6819      	ldr	r1, [r3, #0]
 800836a:	687b      	ldr	r3, [r7, #4]
 800836c:	681b      	ldr	r3, [r3, #0]
 800836e:	683a      	ldr	r2, [r7, #0]
 8008370:	430a      	orrs	r2, r1
 8008372:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8008374:	687b      	ldr	r3, [r7, #4]
 8008376:	681b      	ldr	r3, [r3, #0]
 8008378:	681a      	ldr	r2, [r3, #0]
 800837a:	687b      	ldr	r3, [r7, #4]
 800837c:	681b      	ldr	r3, [r3, #0]
 800837e:	f042 0201 	orr.w	r2, r2, #1
 8008382:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8008384:	687b      	ldr	r3, [r7, #4]
 8008386:	2220      	movs	r2, #32
 8008388:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800838c:	687b      	ldr	r3, [r7, #4]
 800838e:	2200      	movs	r2, #0
 8008390:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8008394:	2300      	movs	r3, #0
 8008396:	e000      	b.n	800839a <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8008398:	2302      	movs	r3, #2
  }
}
 800839a:	4618      	mov	r0, r3
 800839c:	370c      	adds	r7, #12
 800839e:	46bd      	mov	sp, r7
 80083a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083a4:	4770      	bx	lr

080083a6 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 80083a6:	b480      	push	{r7}
 80083a8:	b085      	sub	sp, #20
 80083aa:	af00      	add	r7, sp, #0
 80083ac:	6078      	str	r0, [r7, #4]
 80083ae:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80083b0:	687b      	ldr	r3, [r7, #4]
 80083b2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80083b6:	b2db      	uxtb	r3, r3
 80083b8:	2b20      	cmp	r3, #32
 80083ba:	d139      	bne.n	8008430 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80083bc:	687b      	ldr	r3, [r7, #4]
 80083be:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80083c2:	2b01      	cmp	r3, #1
 80083c4:	d101      	bne.n	80083ca <HAL_I2CEx_ConfigDigitalFilter+0x24>
 80083c6:	2302      	movs	r3, #2
 80083c8:	e033      	b.n	8008432 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 80083ca:	687b      	ldr	r3, [r7, #4]
 80083cc:	2201      	movs	r2, #1
 80083ce:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80083d2:	687b      	ldr	r3, [r7, #4]
 80083d4:	2224      	movs	r2, #36	@ 0x24
 80083d6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80083da:	687b      	ldr	r3, [r7, #4]
 80083dc:	681b      	ldr	r3, [r3, #0]
 80083de:	681a      	ldr	r2, [r3, #0]
 80083e0:	687b      	ldr	r3, [r7, #4]
 80083e2:	681b      	ldr	r3, [r3, #0]
 80083e4:	f022 0201 	bic.w	r2, r2, #1
 80083e8:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 80083ea:	687b      	ldr	r3, [r7, #4]
 80083ec:	681b      	ldr	r3, [r3, #0]
 80083ee:	681b      	ldr	r3, [r3, #0]
 80083f0:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 80083f2:	68fb      	ldr	r3, [r7, #12]
 80083f4:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 80083f8:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 80083fa:	683b      	ldr	r3, [r7, #0]
 80083fc:	021b      	lsls	r3, r3, #8
 80083fe:	68fa      	ldr	r2, [r7, #12]
 8008400:	4313      	orrs	r3, r2
 8008402:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8008404:	687b      	ldr	r3, [r7, #4]
 8008406:	681b      	ldr	r3, [r3, #0]
 8008408:	68fa      	ldr	r2, [r7, #12]
 800840a:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800840c:	687b      	ldr	r3, [r7, #4]
 800840e:	681b      	ldr	r3, [r3, #0]
 8008410:	681a      	ldr	r2, [r3, #0]
 8008412:	687b      	ldr	r3, [r7, #4]
 8008414:	681b      	ldr	r3, [r3, #0]
 8008416:	f042 0201 	orr.w	r2, r2, #1
 800841a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800841c:	687b      	ldr	r3, [r7, #4]
 800841e:	2220      	movs	r2, #32
 8008420:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8008424:	687b      	ldr	r3, [r7, #4]
 8008426:	2200      	movs	r2, #0
 8008428:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800842c:	2300      	movs	r3, #0
 800842e:	e000      	b.n	8008432 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8008430:	2302      	movs	r3, #2
  }
}
 8008432:	4618      	mov	r0, r3
 8008434:	3714      	adds	r7, #20
 8008436:	46bd      	mov	sp, r7
 8008438:	f85d 7b04 	ldr.w	r7, [sp], #4
 800843c:	4770      	bx	lr
	...

08008440 <HAL_PWREx_ConfigSupply>:
  *         process during startup.
  *         For more details, please refer to the power control chapter in the reference manual
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 8008440:	b580      	push	{r7, lr}
 8008442:	b084      	sub	sp, #16
 8008444:	af00      	add	r7, sp, #0
 8008446:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param (IS_PWR_SUPPLY (SupplySource));

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 8008448:	4b19      	ldr	r3, [pc, #100]	@ (80084b0 <HAL_PWREx_ConfigSupply+0x70>)
 800844a:	68db      	ldr	r3, [r3, #12]
 800844c:	f003 0304 	and.w	r3, r3, #4
 8008450:	2b04      	cmp	r3, #4
 8008452:	d00a      	beq.n	800846a <HAL_PWREx_ConfigSupply+0x2a>
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 8008454:	4b16      	ldr	r3, [pc, #88]	@ (80084b0 <HAL_PWREx_ConfigSupply+0x70>)
 8008456:	68db      	ldr	r3, [r3, #12]
 8008458:	f003 0307 	and.w	r3, r3, #7
 800845c:	687a      	ldr	r2, [r7, #4]
 800845e:	429a      	cmp	r2, r3
 8008460:	d001      	beq.n	8008466 <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 8008462:	2301      	movs	r3, #1
 8008464:	e01f      	b.n	80084a6 <HAL_PWREx_ConfigSupply+0x66>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 8008466:	2300      	movs	r3, #0
 8008468:	e01d      	b.n	80084a6 <HAL_PWREx_ConfigSupply+0x66>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 800846a:	4b11      	ldr	r3, [pc, #68]	@ (80084b0 <HAL_PWREx_ConfigSupply+0x70>)
 800846c:	68db      	ldr	r3, [r3, #12]
 800846e:	f023 0207 	bic.w	r2, r3, #7
 8008472:	490f      	ldr	r1, [pc, #60]	@ (80084b0 <HAL_PWREx_ConfigSupply+0x70>)
 8008474:	687b      	ldr	r3, [r7, #4]
 8008476:	4313      	orrs	r3, r2
 8008478:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 800847a:	f7fc fad5 	bl	8004a28 <HAL_GetTick>
 800847e:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8008480:	e009      	b.n	8008496 <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 8008482:	f7fc fad1 	bl	8004a28 <HAL_GetTick>
 8008486:	4602      	mov	r2, r0
 8008488:	68fb      	ldr	r3, [r7, #12]
 800848a:	1ad3      	subs	r3, r2, r3
 800848c:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8008490:	d901      	bls.n	8008496 <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 8008492:	2301      	movs	r3, #1
 8008494:	e007      	b.n	80084a6 <HAL_PWREx_ConfigSupply+0x66>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8008496:	4b06      	ldr	r3, [pc, #24]	@ (80084b0 <HAL_PWREx_ConfigSupply+0x70>)
 8008498:	685b      	ldr	r3, [r3, #4]
 800849a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800849e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80084a2:	d1ee      	bne.n	8008482 <HAL_PWREx_ConfigSupply+0x42>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 80084a4:	2300      	movs	r3, #0
}
 80084a6:	4618      	mov	r0, r3
 80084a8:	3710      	adds	r7, #16
 80084aa:	46bd      	mov	sp, r7
 80084ac:	bd80      	pop	{r7, pc}
 80084ae:	bf00      	nop
 80084b0:	58024800 	.word	0x58024800

080084b4 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80084b4:	b580      	push	{r7, lr}
 80084b6:	b08c      	sub	sp, #48	@ 0x30
 80084b8:	af00      	add	r7, sp, #0
 80084ba:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80084bc:	687b      	ldr	r3, [r7, #4]
 80084be:	2b00      	cmp	r3, #0
 80084c0:	d102      	bne.n	80084c8 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 80084c2:	2301      	movs	r3, #1
 80084c4:	f000 bc48 	b.w	8008d58 <HAL_RCC_OscConfig+0x8a4>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80084c8:	687b      	ldr	r3, [r7, #4]
 80084ca:	681b      	ldr	r3, [r3, #0]
 80084cc:	f003 0301 	and.w	r3, r3, #1
 80084d0:	2b00      	cmp	r3, #0
 80084d2:	f000 8088 	beq.w	80085e6 <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80084d6:	4b99      	ldr	r3, [pc, #612]	@ (800873c <HAL_RCC_OscConfig+0x288>)
 80084d8:	691b      	ldr	r3, [r3, #16]
 80084da:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80084de:	62fb      	str	r3, [r7, #44]	@ 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 80084e0:	4b96      	ldr	r3, [pc, #600]	@ (800873c <HAL_RCC_OscConfig+0x288>)
 80084e2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80084e4:	62bb      	str	r3, [r7, #40]	@ 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 80084e6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80084e8:	2b10      	cmp	r3, #16
 80084ea:	d007      	beq.n	80084fc <HAL_RCC_OscConfig+0x48>
 80084ec:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80084ee:	2b18      	cmp	r3, #24
 80084f0:	d111      	bne.n	8008516 <HAL_RCC_OscConfig+0x62>
 80084f2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80084f4:	f003 0303 	and.w	r3, r3, #3
 80084f8:	2b02      	cmp	r3, #2
 80084fa:	d10c      	bne.n	8008516 <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80084fc:	4b8f      	ldr	r3, [pc, #572]	@ (800873c <HAL_RCC_OscConfig+0x288>)
 80084fe:	681b      	ldr	r3, [r3, #0]
 8008500:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008504:	2b00      	cmp	r3, #0
 8008506:	d06d      	beq.n	80085e4 <HAL_RCC_OscConfig+0x130>
 8008508:	687b      	ldr	r3, [r7, #4]
 800850a:	685b      	ldr	r3, [r3, #4]
 800850c:	2b00      	cmp	r3, #0
 800850e:	d169      	bne.n	80085e4 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8008510:	2301      	movs	r3, #1
 8008512:	f000 bc21 	b.w	8008d58 <HAL_RCC_OscConfig+0x8a4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8008516:	687b      	ldr	r3, [r7, #4]
 8008518:	685b      	ldr	r3, [r3, #4]
 800851a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800851e:	d106      	bne.n	800852e <HAL_RCC_OscConfig+0x7a>
 8008520:	4b86      	ldr	r3, [pc, #536]	@ (800873c <HAL_RCC_OscConfig+0x288>)
 8008522:	681b      	ldr	r3, [r3, #0]
 8008524:	4a85      	ldr	r2, [pc, #532]	@ (800873c <HAL_RCC_OscConfig+0x288>)
 8008526:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800852a:	6013      	str	r3, [r2, #0]
 800852c:	e02e      	b.n	800858c <HAL_RCC_OscConfig+0xd8>
 800852e:	687b      	ldr	r3, [r7, #4]
 8008530:	685b      	ldr	r3, [r3, #4]
 8008532:	2b00      	cmp	r3, #0
 8008534:	d10c      	bne.n	8008550 <HAL_RCC_OscConfig+0x9c>
 8008536:	4b81      	ldr	r3, [pc, #516]	@ (800873c <HAL_RCC_OscConfig+0x288>)
 8008538:	681b      	ldr	r3, [r3, #0]
 800853a:	4a80      	ldr	r2, [pc, #512]	@ (800873c <HAL_RCC_OscConfig+0x288>)
 800853c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8008540:	6013      	str	r3, [r2, #0]
 8008542:	4b7e      	ldr	r3, [pc, #504]	@ (800873c <HAL_RCC_OscConfig+0x288>)
 8008544:	681b      	ldr	r3, [r3, #0]
 8008546:	4a7d      	ldr	r2, [pc, #500]	@ (800873c <HAL_RCC_OscConfig+0x288>)
 8008548:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800854c:	6013      	str	r3, [r2, #0]
 800854e:	e01d      	b.n	800858c <HAL_RCC_OscConfig+0xd8>
 8008550:	687b      	ldr	r3, [r7, #4]
 8008552:	685b      	ldr	r3, [r3, #4]
 8008554:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8008558:	d10c      	bne.n	8008574 <HAL_RCC_OscConfig+0xc0>
 800855a:	4b78      	ldr	r3, [pc, #480]	@ (800873c <HAL_RCC_OscConfig+0x288>)
 800855c:	681b      	ldr	r3, [r3, #0]
 800855e:	4a77      	ldr	r2, [pc, #476]	@ (800873c <HAL_RCC_OscConfig+0x288>)
 8008560:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8008564:	6013      	str	r3, [r2, #0]
 8008566:	4b75      	ldr	r3, [pc, #468]	@ (800873c <HAL_RCC_OscConfig+0x288>)
 8008568:	681b      	ldr	r3, [r3, #0]
 800856a:	4a74      	ldr	r2, [pc, #464]	@ (800873c <HAL_RCC_OscConfig+0x288>)
 800856c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8008570:	6013      	str	r3, [r2, #0]
 8008572:	e00b      	b.n	800858c <HAL_RCC_OscConfig+0xd8>
 8008574:	4b71      	ldr	r3, [pc, #452]	@ (800873c <HAL_RCC_OscConfig+0x288>)
 8008576:	681b      	ldr	r3, [r3, #0]
 8008578:	4a70      	ldr	r2, [pc, #448]	@ (800873c <HAL_RCC_OscConfig+0x288>)
 800857a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800857e:	6013      	str	r3, [r2, #0]
 8008580:	4b6e      	ldr	r3, [pc, #440]	@ (800873c <HAL_RCC_OscConfig+0x288>)
 8008582:	681b      	ldr	r3, [r3, #0]
 8008584:	4a6d      	ldr	r2, [pc, #436]	@ (800873c <HAL_RCC_OscConfig+0x288>)
 8008586:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800858a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800858c:	687b      	ldr	r3, [r7, #4]
 800858e:	685b      	ldr	r3, [r3, #4]
 8008590:	2b00      	cmp	r3, #0
 8008592:	d013      	beq.n	80085bc <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008594:	f7fc fa48 	bl	8004a28 <HAL_GetTick>
 8008598:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800859a:	e008      	b.n	80085ae <HAL_RCC_OscConfig+0xfa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800859c:	f7fc fa44 	bl	8004a28 <HAL_GetTick>
 80085a0:	4602      	mov	r2, r0
 80085a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80085a4:	1ad3      	subs	r3, r2, r3
 80085a6:	2b64      	cmp	r3, #100	@ 0x64
 80085a8:	d901      	bls.n	80085ae <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80085aa:	2303      	movs	r3, #3
 80085ac:	e3d4      	b.n	8008d58 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80085ae:	4b63      	ldr	r3, [pc, #396]	@ (800873c <HAL_RCC_OscConfig+0x288>)
 80085b0:	681b      	ldr	r3, [r3, #0]
 80085b2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80085b6:	2b00      	cmp	r3, #0
 80085b8:	d0f0      	beq.n	800859c <HAL_RCC_OscConfig+0xe8>
 80085ba:	e014      	b.n	80085e6 <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80085bc:	f7fc fa34 	bl	8004a28 <HAL_GetTick>
 80085c0:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 80085c2:	e008      	b.n	80085d6 <HAL_RCC_OscConfig+0x122>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80085c4:	f7fc fa30 	bl	8004a28 <HAL_GetTick>
 80085c8:	4602      	mov	r2, r0
 80085ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80085cc:	1ad3      	subs	r3, r2, r3
 80085ce:	2b64      	cmp	r3, #100	@ 0x64
 80085d0:	d901      	bls.n	80085d6 <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 80085d2:	2303      	movs	r3, #3
 80085d4:	e3c0      	b.n	8008d58 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 80085d6:	4b59      	ldr	r3, [pc, #356]	@ (800873c <HAL_RCC_OscConfig+0x288>)
 80085d8:	681b      	ldr	r3, [r3, #0]
 80085da:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80085de:	2b00      	cmp	r3, #0
 80085e0:	d1f0      	bne.n	80085c4 <HAL_RCC_OscConfig+0x110>
 80085e2:	e000      	b.n	80085e6 <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80085e4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80085e6:	687b      	ldr	r3, [r7, #4]
 80085e8:	681b      	ldr	r3, [r3, #0]
 80085ea:	f003 0302 	and.w	r3, r3, #2
 80085ee:	2b00      	cmp	r3, #0
 80085f0:	f000 80ca 	beq.w	8008788 <HAL_RCC_OscConfig+0x2d4>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80085f4:	4b51      	ldr	r3, [pc, #324]	@ (800873c <HAL_RCC_OscConfig+0x288>)
 80085f6:	691b      	ldr	r3, [r3, #16]
 80085f8:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80085fc:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 80085fe:	4b4f      	ldr	r3, [pc, #316]	@ (800873c <HAL_RCC_OscConfig+0x288>)
 8008600:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008602:	61fb      	str	r3, [r7, #28]
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 8008604:	6a3b      	ldr	r3, [r7, #32]
 8008606:	2b00      	cmp	r3, #0
 8008608:	d007      	beq.n	800861a <HAL_RCC_OscConfig+0x166>
 800860a:	6a3b      	ldr	r3, [r7, #32]
 800860c:	2b18      	cmp	r3, #24
 800860e:	d156      	bne.n	80086be <HAL_RCC_OscConfig+0x20a>
 8008610:	69fb      	ldr	r3, [r7, #28]
 8008612:	f003 0303 	and.w	r3, r3, #3
 8008616:	2b00      	cmp	r3, #0
 8008618:	d151      	bne.n	80086be <HAL_RCC_OscConfig+0x20a>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800861a:	4b48      	ldr	r3, [pc, #288]	@ (800873c <HAL_RCC_OscConfig+0x288>)
 800861c:	681b      	ldr	r3, [r3, #0]
 800861e:	f003 0304 	and.w	r3, r3, #4
 8008622:	2b00      	cmp	r3, #0
 8008624:	d005      	beq.n	8008632 <HAL_RCC_OscConfig+0x17e>
 8008626:	687b      	ldr	r3, [r7, #4]
 8008628:	68db      	ldr	r3, [r3, #12]
 800862a:	2b00      	cmp	r3, #0
 800862c:	d101      	bne.n	8008632 <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 800862e:	2301      	movs	r3, #1
 8008630:	e392      	b.n	8008d58 <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8008632:	4b42      	ldr	r3, [pc, #264]	@ (800873c <HAL_RCC_OscConfig+0x288>)
 8008634:	681b      	ldr	r3, [r3, #0]
 8008636:	f023 0219 	bic.w	r2, r3, #25
 800863a:	687b      	ldr	r3, [r7, #4]
 800863c:	68db      	ldr	r3, [r3, #12]
 800863e:	493f      	ldr	r1, [pc, #252]	@ (800873c <HAL_RCC_OscConfig+0x288>)
 8008640:	4313      	orrs	r3, r2
 8008642:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008644:	f7fc f9f0 	bl	8004a28 <HAL_GetTick>
 8008648:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800864a:	e008      	b.n	800865e <HAL_RCC_OscConfig+0x1aa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800864c:	f7fc f9ec 	bl	8004a28 <HAL_GetTick>
 8008650:	4602      	mov	r2, r0
 8008652:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008654:	1ad3      	subs	r3, r2, r3
 8008656:	2b02      	cmp	r3, #2
 8008658:	d901      	bls.n	800865e <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 800865a:	2303      	movs	r3, #3
 800865c:	e37c      	b.n	8008d58 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800865e:	4b37      	ldr	r3, [pc, #220]	@ (800873c <HAL_RCC_OscConfig+0x288>)
 8008660:	681b      	ldr	r3, [r3, #0]
 8008662:	f003 0304 	and.w	r3, r3, #4
 8008666:	2b00      	cmp	r3, #0
 8008668:	d0f0      	beq.n	800864c <HAL_RCC_OscConfig+0x198>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800866a:	f7fc fa0d 	bl	8004a88 <HAL_GetREVID>
 800866e:	4603      	mov	r3, r0
 8008670:	f241 0203 	movw	r2, #4099	@ 0x1003
 8008674:	4293      	cmp	r3, r2
 8008676:	d817      	bhi.n	80086a8 <HAL_RCC_OscConfig+0x1f4>
 8008678:	687b      	ldr	r3, [r7, #4]
 800867a:	691b      	ldr	r3, [r3, #16]
 800867c:	2b40      	cmp	r3, #64	@ 0x40
 800867e:	d108      	bne.n	8008692 <HAL_RCC_OscConfig+0x1de>
 8008680:	4b2e      	ldr	r3, [pc, #184]	@ (800873c <HAL_RCC_OscConfig+0x288>)
 8008682:	685b      	ldr	r3, [r3, #4]
 8008684:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 8008688:	4a2c      	ldr	r2, [pc, #176]	@ (800873c <HAL_RCC_OscConfig+0x288>)
 800868a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800868e:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8008690:	e07a      	b.n	8008788 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8008692:	4b2a      	ldr	r3, [pc, #168]	@ (800873c <HAL_RCC_OscConfig+0x288>)
 8008694:	685b      	ldr	r3, [r3, #4]
 8008696:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 800869a:	687b      	ldr	r3, [r7, #4]
 800869c:	691b      	ldr	r3, [r3, #16]
 800869e:	031b      	lsls	r3, r3, #12
 80086a0:	4926      	ldr	r1, [pc, #152]	@ (800873c <HAL_RCC_OscConfig+0x288>)
 80086a2:	4313      	orrs	r3, r2
 80086a4:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80086a6:	e06f      	b.n	8008788 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80086a8:	4b24      	ldr	r3, [pc, #144]	@ (800873c <HAL_RCC_OscConfig+0x288>)
 80086aa:	685b      	ldr	r3, [r3, #4]
 80086ac:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80086b0:	687b      	ldr	r3, [r7, #4]
 80086b2:	691b      	ldr	r3, [r3, #16]
 80086b4:	061b      	lsls	r3, r3, #24
 80086b6:	4921      	ldr	r1, [pc, #132]	@ (800873c <HAL_RCC_OscConfig+0x288>)
 80086b8:	4313      	orrs	r3, r2
 80086ba:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80086bc:	e064      	b.n	8008788 <HAL_RCC_OscConfig+0x2d4>
    }

    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80086be:	687b      	ldr	r3, [r7, #4]
 80086c0:	68db      	ldr	r3, [r3, #12]
 80086c2:	2b00      	cmp	r3, #0
 80086c4:	d047      	beq.n	8008756 <HAL_RCC_OscConfig+0x2a2>
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 80086c6:	4b1d      	ldr	r3, [pc, #116]	@ (800873c <HAL_RCC_OscConfig+0x288>)
 80086c8:	681b      	ldr	r3, [r3, #0]
 80086ca:	f023 0219 	bic.w	r2, r3, #25
 80086ce:	687b      	ldr	r3, [r7, #4]
 80086d0:	68db      	ldr	r3, [r3, #12]
 80086d2:	491a      	ldr	r1, [pc, #104]	@ (800873c <HAL_RCC_OscConfig+0x288>)
 80086d4:	4313      	orrs	r3, r2
 80086d6:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80086d8:	f7fc f9a6 	bl	8004a28 <HAL_GetTick>
 80086dc:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80086de:	e008      	b.n	80086f2 <HAL_RCC_OscConfig+0x23e>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80086e0:	f7fc f9a2 	bl	8004a28 <HAL_GetTick>
 80086e4:	4602      	mov	r2, r0
 80086e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80086e8:	1ad3      	subs	r3, r2, r3
 80086ea:	2b02      	cmp	r3, #2
 80086ec:	d901      	bls.n	80086f2 <HAL_RCC_OscConfig+0x23e>
          {
            return HAL_TIMEOUT;
 80086ee:	2303      	movs	r3, #3
 80086f0:	e332      	b.n	8008d58 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80086f2:	4b12      	ldr	r3, [pc, #72]	@ (800873c <HAL_RCC_OscConfig+0x288>)
 80086f4:	681b      	ldr	r3, [r3, #0]
 80086f6:	f003 0304 	and.w	r3, r3, #4
 80086fa:	2b00      	cmp	r3, #0
 80086fc:	d0f0      	beq.n	80086e0 <HAL_RCC_OscConfig+0x22c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80086fe:	f7fc f9c3 	bl	8004a88 <HAL_GetREVID>
 8008702:	4603      	mov	r3, r0
 8008704:	f241 0203 	movw	r2, #4099	@ 0x1003
 8008708:	4293      	cmp	r3, r2
 800870a:	d819      	bhi.n	8008740 <HAL_RCC_OscConfig+0x28c>
 800870c:	687b      	ldr	r3, [r7, #4]
 800870e:	691b      	ldr	r3, [r3, #16]
 8008710:	2b40      	cmp	r3, #64	@ 0x40
 8008712:	d108      	bne.n	8008726 <HAL_RCC_OscConfig+0x272>
 8008714:	4b09      	ldr	r3, [pc, #36]	@ (800873c <HAL_RCC_OscConfig+0x288>)
 8008716:	685b      	ldr	r3, [r3, #4]
 8008718:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 800871c:	4a07      	ldr	r2, [pc, #28]	@ (800873c <HAL_RCC_OscConfig+0x288>)
 800871e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8008722:	6053      	str	r3, [r2, #4]
 8008724:	e030      	b.n	8008788 <HAL_RCC_OscConfig+0x2d4>
 8008726:	4b05      	ldr	r3, [pc, #20]	@ (800873c <HAL_RCC_OscConfig+0x288>)
 8008728:	685b      	ldr	r3, [r3, #4]
 800872a:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 800872e:	687b      	ldr	r3, [r7, #4]
 8008730:	691b      	ldr	r3, [r3, #16]
 8008732:	031b      	lsls	r3, r3, #12
 8008734:	4901      	ldr	r1, [pc, #4]	@ (800873c <HAL_RCC_OscConfig+0x288>)
 8008736:	4313      	orrs	r3, r2
 8008738:	604b      	str	r3, [r1, #4]
 800873a:	e025      	b.n	8008788 <HAL_RCC_OscConfig+0x2d4>
 800873c:	58024400 	.word	0x58024400
 8008740:	4b9a      	ldr	r3, [pc, #616]	@ (80089ac <HAL_RCC_OscConfig+0x4f8>)
 8008742:	685b      	ldr	r3, [r3, #4]
 8008744:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8008748:	687b      	ldr	r3, [r7, #4]
 800874a:	691b      	ldr	r3, [r3, #16]
 800874c:	061b      	lsls	r3, r3, #24
 800874e:	4997      	ldr	r1, [pc, #604]	@ (80089ac <HAL_RCC_OscConfig+0x4f8>)
 8008750:	4313      	orrs	r3, r2
 8008752:	604b      	str	r3, [r1, #4]
 8008754:	e018      	b.n	8008788 <HAL_RCC_OscConfig+0x2d4>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8008756:	4b95      	ldr	r3, [pc, #596]	@ (80089ac <HAL_RCC_OscConfig+0x4f8>)
 8008758:	681b      	ldr	r3, [r3, #0]
 800875a:	4a94      	ldr	r2, [pc, #592]	@ (80089ac <HAL_RCC_OscConfig+0x4f8>)
 800875c:	f023 0301 	bic.w	r3, r3, #1
 8008760:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008762:	f7fc f961 	bl	8004a28 <HAL_GetTick>
 8008766:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8008768:	e008      	b.n	800877c <HAL_RCC_OscConfig+0x2c8>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800876a:	f7fc f95d 	bl	8004a28 <HAL_GetTick>
 800876e:	4602      	mov	r2, r0
 8008770:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008772:	1ad3      	subs	r3, r2, r3
 8008774:	2b02      	cmp	r3, #2
 8008776:	d901      	bls.n	800877c <HAL_RCC_OscConfig+0x2c8>
          {
            return HAL_TIMEOUT;
 8008778:	2303      	movs	r3, #3
 800877a:	e2ed      	b.n	8008d58 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 800877c:	4b8b      	ldr	r3, [pc, #556]	@ (80089ac <HAL_RCC_OscConfig+0x4f8>)
 800877e:	681b      	ldr	r3, [r3, #0]
 8008780:	f003 0304 	and.w	r3, r3, #4
 8008784:	2b00      	cmp	r3, #0
 8008786:	d1f0      	bne.n	800876a <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8008788:	687b      	ldr	r3, [r7, #4]
 800878a:	681b      	ldr	r3, [r3, #0]
 800878c:	f003 0310 	and.w	r3, r3, #16
 8008790:	2b00      	cmp	r3, #0
 8008792:	f000 80a9 	beq.w	80088e8 <HAL_RCC_OscConfig+0x434>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8008796:	4b85      	ldr	r3, [pc, #532]	@ (80089ac <HAL_RCC_OscConfig+0x4f8>)
 8008798:	691b      	ldr	r3, [r3, #16]
 800879a:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800879e:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 80087a0:	4b82      	ldr	r3, [pc, #520]	@ (80089ac <HAL_RCC_OscConfig+0x4f8>)
 80087a2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80087a4:	617b      	str	r3, [r7, #20]
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 80087a6:	69bb      	ldr	r3, [r7, #24]
 80087a8:	2b08      	cmp	r3, #8
 80087aa:	d007      	beq.n	80087bc <HAL_RCC_OscConfig+0x308>
 80087ac:	69bb      	ldr	r3, [r7, #24]
 80087ae:	2b18      	cmp	r3, #24
 80087b0:	d13a      	bne.n	8008828 <HAL_RCC_OscConfig+0x374>
 80087b2:	697b      	ldr	r3, [r7, #20]
 80087b4:	f003 0303 	and.w	r3, r3, #3
 80087b8:	2b01      	cmp	r3, #1
 80087ba:	d135      	bne.n	8008828 <HAL_RCC_OscConfig+0x374>
    {
      /* When CSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 80087bc:	4b7b      	ldr	r3, [pc, #492]	@ (80089ac <HAL_RCC_OscConfig+0x4f8>)
 80087be:	681b      	ldr	r3, [r3, #0]
 80087c0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80087c4:	2b00      	cmp	r3, #0
 80087c6:	d005      	beq.n	80087d4 <HAL_RCC_OscConfig+0x320>
 80087c8:	687b      	ldr	r3, [r7, #4]
 80087ca:	69db      	ldr	r3, [r3, #28]
 80087cc:	2b80      	cmp	r3, #128	@ 0x80
 80087ce:	d001      	beq.n	80087d4 <HAL_RCC_OscConfig+0x320>
      {
        return HAL_ERROR;
 80087d0:	2301      	movs	r3, #1
 80087d2:	e2c1      	b.n	8008d58 <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 80087d4:	f7fc f958 	bl	8004a88 <HAL_GetREVID>
 80087d8:	4603      	mov	r3, r0
 80087da:	f241 0203 	movw	r2, #4099	@ 0x1003
 80087de:	4293      	cmp	r3, r2
 80087e0:	d817      	bhi.n	8008812 <HAL_RCC_OscConfig+0x35e>
 80087e2:	687b      	ldr	r3, [r7, #4]
 80087e4:	6a1b      	ldr	r3, [r3, #32]
 80087e6:	2b20      	cmp	r3, #32
 80087e8:	d108      	bne.n	80087fc <HAL_RCC_OscConfig+0x348>
 80087ea:	4b70      	ldr	r3, [pc, #448]	@ (80089ac <HAL_RCC_OscConfig+0x4f8>)
 80087ec:	685b      	ldr	r3, [r3, #4]
 80087ee:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 80087f2:	4a6e      	ldr	r2, [pc, #440]	@ (80089ac <HAL_RCC_OscConfig+0x4f8>)
 80087f4:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80087f8:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 80087fa:	e075      	b.n	80088e8 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 80087fc:	4b6b      	ldr	r3, [pc, #428]	@ (80089ac <HAL_RCC_OscConfig+0x4f8>)
 80087fe:	685b      	ldr	r3, [r3, #4]
 8008800:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 8008804:	687b      	ldr	r3, [r7, #4]
 8008806:	6a1b      	ldr	r3, [r3, #32]
 8008808:	069b      	lsls	r3, r3, #26
 800880a:	4968      	ldr	r1, [pc, #416]	@ (80089ac <HAL_RCC_OscConfig+0x4f8>)
 800880c:	4313      	orrs	r3, r2
 800880e:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8008810:	e06a      	b.n	80088e8 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8008812:	4b66      	ldr	r3, [pc, #408]	@ (80089ac <HAL_RCC_OscConfig+0x4f8>)
 8008814:	68db      	ldr	r3, [r3, #12]
 8008816:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 800881a:	687b      	ldr	r3, [r7, #4]
 800881c:	6a1b      	ldr	r3, [r3, #32]
 800881e:	061b      	lsls	r3, r3, #24
 8008820:	4962      	ldr	r1, [pc, #392]	@ (80089ac <HAL_RCC_OscConfig+0x4f8>)
 8008822:	4313      	orrs	r3, r2
 8008824:	60cb      	str	r3, [r1, #12]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8008826:	e05f      	b.n	80088e8 <HAL_RCC_OscConfig+0x434>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 8008828:	687b      	ldr	r3, [r7, #4]
 800882a:	69db      	ldr	r3, [r3, #28]
 800882c:	2b00      	cmp	r3, #0
 800882e:	d042      	beq.n	80088b6 <HAL_RCC_OscConfig+0x402>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 8008830:	4b5e      	ldr	r3, [pc, #376]	@ (80089ac <HAL_RCC_OscConfig+0x4f8>)
 8008832:	681b      	ldr	r3, [r3, #0]
 8008834:	4a5d      	ldr	r2, [pc, #372]	@ (80089ac <HAL_RCC_OscConfig+0x4f8>)
 8008836:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800883a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800883c:	f7fc f8f4 	bl	8004a28 <HAL_GetTick>
 8008840:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8008842:	e008      	b.n	8008856 <HAL_RCC_OscConfig+0x3a2>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8008844:	f7fc f8f0 	bl	8004a28 <HAL_GetTick>
 8008848:	4602      	mov	r2, r0
 800884a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800884c:	1ad3      	subs	r3, r2, r3
 800884e:	2b02      	cmp	r3, #2
 8008850:	d901      	bls.n	8008856 <HAL_RCC_OscConfig+0x3a2>
          {
            return HAL_TIMEOUT;
 8008852:	2303      	movs	r3, #3
 8008854:	e280      	b.n	8008d58 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8008856:	4b55      	ldr	r3, [pc, #340]	@ (80089ac <HAL_RCC_OscConfig+0x4f8>)
 8008858:	681b      	ldr	r3, [r3, #0]
 800885a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800885e:	2b00      	cmp	r3, #0
 8008860:	d0f0      	beq.n	8008844 <HAL_RCC_OscConfig+0x390>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8008862:	f7fc f911 	bl	8004a88 <HAL_GetREVID>
 8008866:	4603      	mov	r3, r0
 8008868:	f241 0203 	movw	r2, #4099	@ 0x1003
 800886c:	4293      	cmp	r3, r2
 800886e:	d817      	bhi.n	80088a0 <HAL_RCC_OscConfig+0x3ec>
 8008870:	687b      	ldr	r3, [r7, #4]
 8008872:	6a1b      	ldr	r3, [r3, #32]
 8008874:	2b20      	cmp	r3, #32
 8008876:	d108      	bne.n	800888a <HAL_RCC_OscConfig+0x3d6>
 8008878:	4b4c      	ldr	r3, [pc, #304]	@ (80089ac <HAL_RCC_OscConfig+0x4f8>)
 800887a:	685b      	ldr	r3, [r3, #4]
 800887c:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 8008880:	4a4a      	ldr	r2, [pc, #296]	@ (80089ac <HAL_RCC_OscConfig+0x4f8>)
 8008882:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8008886:	6053      	str	r3, [r2, #4]
 8008888:	e02e      	b.n	80088e8 <HAL_RCC_OscConfig+0x434>
 800888a:	4b48      	ldr	r3, [pc, #288]	@ (80089ac <HAL_RCC_OscConfig+0x4f8>)
 800888c:	685b      	ldr	r3, [r3, #4]
 800888e:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 8008892:	687b      	ldr	r3, [r7, #4]
 8008894:	6a1b      	ldr	r3, [r3, #32]
 8008896:	069b      	lsls	r3, r3, #26
 8008898:	4944      	ldr	r1, [pc, #272]	@ (80089ac <HAL_RCC_OscConfig+0x4f8>)
 800889a:	4313      	orrs	r3, r2
 800889c:	604b      	str	r3, [r1, #4]
 800889e:	e023      	b.n	80088e8 <HAL_RCC_OscConfig+0x434>
 80088a0:	4b42      	ldr	r3, [pc, #264]	@ (80089ac <HAL_RCC_OscConfig+0x4f8>)
 80088a2:	68db      	ldr	r3, [r3, #12]
 80088a4:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 80088a8:	687b      	ldr	r3, [r7, #4]
 80088aa:	6a1b      	ldr	r3, [r3, #32]
 80088ac:	061b      	lsls	r3, r3, #24
 80088ae:	493f      	ldr	r1, [pc, #252]	@ (80089ac <HAL_RCC_OscConfig+0x4f8>)
 80088b0:	4313      	orrs	r3, r2
 80088b2:	60cb      	str	r3, [r1, #12]
 80088b4:	e018      	b.n	80088e8 <HAL_RCC_OscConfig+0x434>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 80088b6:	4b3d      	ldr	r3, [pc, #244]	@ (80089ac <HAL_RCC_OscConfig+0x4f8>)
 80088b8:	681b      	ldr	r3, [r3, #0]
 80088ba:	4a3c      	ldr	r2, [pc, #240]	@ (80089ac <HAL_RCC_OscConfig+0x4f8>)
 80088bc:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80088c0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80088c2:	f7fc f8b1 	bl	8004a28 <HAL_GetTick>
 80088c6:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 80088c8:	e008      	b.n	80088dc <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 80088ca:	f7fc f8ad 	bl	8004a28 <HAL_GetTick>
 80088ce:	4602      	mov	r2, r0
 80088d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80088d2:	1ad3      	subs	r3, r2, r3
 80088d4:	2b02      	cmp	r3, #2
 80088d6:	d901      	bls.n	80088dc <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80088d8:	2303      	movs	r3, #3
 80088da:	e23d      	b.n	8008d58 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 80088dc:	4b33      	ldr	r3, [pc, #204]	@ (80089ac <HAL_RCC_OscConfig+0x4f8>)
 80088de:	681b      	ldr	r3, [r3, #0]
 80088e0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80088e4:	2b00      	cmp	r3, #0
 80088e6:	d1f0      	bne.n	80088ca <HAL_RCC_OscConfig+0x416>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80088e8:	687b      	ldr	r3, [r7, #4]
 80088ea:	681b      	ldr	r3, [r3, #0]
 80088ec:	f003 0308 	and.w	r3, r3, #8
 80088f0:	2b00      	cmp	r3, #0
 80088f2:	d036      	beq.n	8008962 <HAL_RCC_OscConfig+0x4ae>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80088f4:	687b      	ldr	r3, [r7, #4]
 80088f6:	695b      	ldr	r3, [r3, #20]
 80088f8:	2b00      	cmp	r3, #0
 80088fa:	d019      	beq.n	8008930 <HAL_RCC_OscConfig+0x47c>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80088fc:	4b2b      	ldr	r3, [pc, #172]	@ (80089ac <HAL_RCC_OscConfig+0x4f8>)
 80088fe:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8008900:	4a2a      	ldr	r2, [pc, #168]	@ (80089ac <HAL_RCC_OscConfig+0x4f8>)
 8008902:	f043 0301 	orr.w	r3, r3, #1
 8008906:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008908:	f7fc f88e 	bl	8004a28 <HAL_GetTick>
 800890c:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 800890e:	e008      	b.n	8008922 <HAL_RCC_OscConfig+0x46e>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8008910:	f7fc f88a 	bl	8004a28 <HAL_GetTick>
 8008914:	4602      	mov	r2, r0
 8008916:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008918:	1ad3      	subs	r3, r2, r3
 800891a:	2b02      	cmp	r3, #2
 800891c:	d901      	bls.n	8008922 <HAL_RCC_OscConfig+0x46e>
        {
          return HAL_TIMEOUT;
 800891e:	2303      	movs	r3, #3
 8008920:	e21a      	b.n	8008d58 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8008922:	4b22      	ldr	r3, [pc, #136]	@ (80089ac <HAL_RCC_OscConfig+0x4f8>)
 8008924:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8008926:	f003 0302 	and.w	r3, r3, #2
 800892a:	2b00      	cmp	r3, #0
 800892c:	d0f0      	beq.n	8008910 <HAL_RCC_OscConfig+0x45c>
 800892e:	e018      	b.n	8008962 <HAL_RCC_OscConfig+0x4ae>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8008930:	4b1e      	ldr	r3, [pc, #120]	@ (80089ac <HAL_RCC_OscConfig+0x4f8>)
 8008932:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8008934:	4a1d      	ldr	r2, [pc, #116]	@ (80089ac <HAL_RCC_OscConfig+0x4f8>)
 8008936:	f023 0301 	bic.w	r3, r3, #1
 800893a:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800893c:	f7fc f874 	bl	8004a28 <HAL_GetTick>
 8008940:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8008942:	e008      	b.n	8008956 <HAL_RCC_OscConfig+0x4a2>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8008944:	f7fc f870 	bl	8004a28 <HAL_GetTick>
 8008948:	4602      	mov	r2, r0
 800894a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800894c:	1ad3      	subs	r3, r2, r3
 800894e:	2b02      	cmp	r3, #2
 8008950:	d901      	bls.n	8008956 <HAL_RCC_OscConfig+0x4a2>
        {
          return HAL_TIMEOUT;
 8008952:	2303      	movs	r3, #3
 8008954:	e200      	b.n	8008d58 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8008956:	4b15      	ldr	r3, [pc, #84]	@ (80089ac <HAL_RCC_OscConfig+0x4f8>)
 8008958:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800895a:	f003 0302 	and.w	r3, r3, #2
 800895e:	2b00      	cmp	r3, #0
 8008960:	d1f0      	bne.n	8008944 <HAL_RCC_OscConfig+0x490>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8008962:	687b      	ldr	r3, [r7, #4]
 8008964:	681b      	ldr	r3, [r3, #0]
 8008966:	f003 0320 	and.w	r3, r3, #32
 800896a:	2b00      	cmp	r3, #0
 800896c:	d039      	beq.n	80089e2 <HAL_RCC_OscConfig+0x52e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 800896e:	687b      	ldr	r3, [r7, #4]
 8008970:	699b      	ldr	r3, [r3, #24]
 8008972:	2b00      	cmp	r3, #0
 8008974:	d01c      	beq.n	80089b0 <HAL_RCC_OscConfig+0x4fc>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8008976:	4b0d      	ldr	r3, [pc, #52]	@ (80089ac <HAL_RCC_OscConfig+0x4f8>)
 8008978:	681b      	ldr	r3, [r3, #0]
 800897a:	4a0c      	ldr	r2, [pc, #48]	@ (80089ac <HAL_RCC_OscConfig+0x4f8>)
 800897c:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8008980:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8008982:	f7fc f851 	bl	8004a28 <HAL_GetTick>
 8008986:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8008988:	e008      	b.n	800899c <HAL_RCC_OscConfig+0x4e8>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800898a:	f7fc f84d 	bl	8004a28 <HAL_GetTick>
 800898e:	4602      	mov	r2, r0
 8008990:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008992:	1ad3      	subs	r3, r2, r3
 8008994:	2b02      	cmp	r3, #2
 8008996:	d901      	bls.n	800899c <HAL_RCC_OscConfig+0x4e8>
        {
          return HAL_TIMEOUT;
 8008998:	2303      	movs	r3, #3
 800899a:	e1dd      	b.n	8008d58 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 800899c:	4b03      	ldr	r3, [pc, #12]	@ (80089ac <HAL_RCC_OscConfig+0x4f8>)
 800899e:	681b      	ldr	r3, [r3, #0]
 80089a0:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80089a4:	2b00      	cmp	r3, #0
 80089a6:	d0f0      	beq.n	800898a <HAL_RCC_OscConfig+0x4d6>
 80089a8:	e01b      	b.n	80089e2 <HAL_RCC_OscConfig+0x52e>
 80089aa:	bf00      	nop
 80089ac:	58024400 	.word	0x58024400
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 80089b0:	4b9b      	ldr	r3, [pc, #620]	@ (8008c20 <HAL_RCC_OscConfig+0x76c>)
 80089b2:	681b      	ldr	r3, [r3, #0]
 80089b4:	4a9a      	ldr	r2, [pc, #616]	@ (8008c20 <HAL_RCC_OscConfig+0x76c>)
 80089b6:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80089ba:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 80089bc:	f7fc f834 	bl	8004a28 <HAL_GetTick>
 80089c0:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 80089c2:	e008      	b.n	80089d6 <HAL_RCC_OscConfig+0x522>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80089c4:	f7fc f830 	bl	8004a28 <HAL_GetTick>
 80089c8:	4602      	mov	r2, r0
 80089ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80089cc:	1ad3      	subs	r3, r2, r3
 80089ce:	2b02      	cmp	r3, #2
 80089d0:	d901      	bls.n	80089d6 <HAL_RCC_OscConfig+0x522>
        {
          return HAL_TIMEOUT;
 80089d2:	2303      	movs	r3, #3
 80089d4:	e1c0      	b.n	8008d58 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 80089d6:	4b92      	ldr	r3, [pc, #584]	@ (8008c20 <HAL_RCC_OscConfig+0x76c>)
 80089d8:	681b      	ldr	r3, [r3, #0]
 80089da:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80089de:	2b00      	cmp	r3, #0
 80089e0:	d1f0      	bne.n	80089c4 <HAL_RCC_OscConfig+0x510>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80089e2:	687b      	ldr	r3, [r7, #4]
 80089e4:	681b      	ldr	r3, [r3, #0]
 80089e6:	f003 0304 	and.w	r3, r3, #4
 80089ea:	2b00      	cmp	r3, #0
 80089ec:	f000 8081 	beq.w	8008af2 <HAL_RCC_OscConfig+0x63e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 80089f0:	4b8c      	ldr	r3, [pc, #560]	@ (8008c24 <HAL_RCC_OscConfig+0x770>)
 80089f2:	681b      	ldr	r3, [r3, #0]
 80089f4:	4a8b      	ldr	r2, [pc, #556]	@ (8008c24 <HAL_RCC_OscConfig+0x770>)
 80089f6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80089fa:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80089fc:	f7fc f814 	bl	8004a28 <HAL_GetTick>
 8008a00:	6278      	str	r0, [r7, #36]	@ 0x24

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8008a02:	e008      	b.n	8008a16 <HAL_RCC_OscConfig+0x562>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8008a04:	f7fc f810 	bl	8004a28 <HAL_GetTick>
 8008a08:	4602      	mov	r2, r0
 8008a0a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008a0c:	1ad3      	subs	r3, r2, r3
 8008a0e:	2b64      	cmp	r3, #100	@ 0x64
 8008a10:	d901      	bls.n	8008a16 <HAL_RCC_OscConfig+0x562>
      {
        return HAL_TIMEOUT;
 8008a12:	2303      	movs	r3, #3
 8008a14:	e1a0      	b.n	8008d58 <HAL_RCC_OscConfig+0x8a4>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8008a16:	4b83      	ldr	r3, [pc, #524]	@ (8008c24 <HAL_RCC_OscConfig+0x770>)
 8008a18:	681b      	ldr	r3, [r3, #0]
 8008a1a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008a1e:	2b00      	cmp	r3, #0
 8008a20:	d0f0      	beq.n	8008a04 <HAL_RCC_OscConfig+0x550>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8008a22:	687b      	ldr	r3, [r7, #4]
 8008a24:	689b      	ldr	r3, [r3, #8]
 8008a26:	2b01      	cmp	r3, #1
 8008a28:	d106      	bne.n	8008a38 <HAL_RCC_OscConfig+0x584>
 8008a2a:	4b7d      	ldr	r3, [pc, #500]	@ (8008c20 <HAL_RCC_OscConfig+0x76c>)
 8008a2c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008a2e:	4a7c      	ldr	r2, [pc, #496]	@ (8008c20 <HAL_RCC_OscConfig+0x76c>)
 8008a30:	f043 0301 	orr.w	r3, r3, #1
 8008a34:	6713      	str	r3, [r2, #112]	@ 0x70
 8008a36:	e02d      	b.n	8008a94 <HAL_RCC_OscConfig+0x5e0>
 8008a38:	687b      	ldr	r3, [r7, #4]
 8008a3a:	689b      	ldr	r3, [r3, #8]
 8008a3c:	2b00      	cmp	r3, #0
 8008a3e:	d10c      	bne.n	8008a5a <HAL_RCC_OscConfig+0x5a6>
 8008a40:	4b77      	ldr	r3, [pc, #476]	@ (8008c20 <HAL_RCC_OscConfig+0x76c>)
 8008a42:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008a44:	4a76      	ldr	r2, [pc, #472]	@ (8008c20 <HAL_RCC_OscConfig+0x76c>)
 8008a46:	f023 0301 	bic.w	r3, r3, #1
 8008a4a:	6713      	str	r3, [r2, #112]	@ 0x70
 8008a4c:	4b74      	ldr	r3, [pc, #464]	@ (8008c20 <HAL_RCC_OscConfig+0x76c>)
 8008a4e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008a50:	4a73      	ldr	r2, [pc, #460]	@ (8008c20 <HAL_RCC_OscConfig+0x76c>)
 8008a52:	f023 0304 	bic.w	r3, r3, #4
 8008a56:	6713      	str	r3, [r2, #112]	@ 0x70
 8008a58:	e01c      	b.n	8008a94 <HAL_RCC_OscConfig+0x5e0>
 8008a5a:	687b      	ldr	r3, [r7, #4]
 8008a5c:	689b      	ldr	r3, [r3, #8]
 8008a5e:	2b05      	cmp	r3, #5
 8008a60:	d10c      	bne.n	8008a7c <HAL_RCC_OscConfig+0x5c8>
 8008a62:	4b6f      	ldr	r3, [pc, #444]	@ (8008c20 <HAL_RCC_OscConfig+0x76c>)
 8008a64:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008a66:	4a6e      	ldr	r2, [pc, #440]	@ (8008c20 <HAL_RCC_OscConfig+0x76c>)
 8008a68:	f043 0304 	orr.w	r3, r3, #4
 8008a6c:	6713      	str	r3, [r2, #112]	@ 0x70
 8008a6e:	4b6c      	ldr	r3, [pc, #432]	@ (8008c20 <HAL_RCC_OscConfig+0x76c>)
 8008a70:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008a72:	4a6b      	ldr	r2, [pc, #428]	@ (8008c20 <HAL_RCC_OscConfig+0x76c>)
 8008a74:	f043 0301 	orr.w	r3, r3, #1
 8008a78:	6713      	str	r3, [r2, #112]	@ 0x70
 8008a7a:	e00b      	b.n	8008a94 <HAL_RCC_OscConfig+0x5e0>
 8008a7c:	4b68      	ldr	r3, [pc, #416]	@ (8008c20 <HAL_RCC_OscConfig+0x76c>)
 8008a7e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008a80:	4a67      	ldr	r2, [pc, #412]	@ (8008c20 <HAL_RCC_OscConfig+0x76c>)
 8008a82:	f023 0301 	bic.w	r3, r3, #1
 8008a86:	6713      	str	r3, [r2, #112]	@ 0x70
 8008a88:	4b65      	ldr	r3, [pc, #404]	@ (8008c20 <HAL_RCC_OscConfig+0x76c>)
 8008a8a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008a8c:	4a64      	ldr	r2, [pc, #400]	@ (8008c20 <HAL_RCC_OscConfig+0x76c>)
 8008a8e:	f023 0304 	bic.w	r3, r3, #4
 8008a92:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8008a94:	687b      	ldr	r3, [r7, #4]
 8008a96:	689b      	ldr	r3, [r3, #8]
 8008a98:	2b00      	cmp	r3, #0
 8008a9a:	d015      	beq.n	8008ac8 <HAL_RCC_OscConfig+0x614>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008a9c:	f7fb ffc4 	bl	8004a28 <HAL_GetTick>
 8008aa0:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8008aa2:	e00a      	b.n	8008aba <HAL_RCC_OscConfig+0x606>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8008aa4:	f7fb ffc0 	bl	8004a28 <HAL_GetTick>
 8008aa8:	4602      	mov	r2, r0
 8008aaa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008aac:	1ad3      	subs	r3, r2, r3
 8008aae:	f241 3288 	movw	r2, #5000	@ 0x1388
 8008ab2:	4293      	cmp	r3, r2
 8008ab4:	d901      	bls.n	8008aba <HAL_RCC_OscConfig+0x606>
        {
          return HAL_TIMEOUT;
 8008ab6:	2303      	movs	r3, #3
 8008ab8:	e14e      	b.n	8008d58 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8008aba:	4b59      	ldr	r3, [pc, #356]	@ (8008c20 <HAL_RCC_OscConfig+0x76c>)
 8008abc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008abe:	f003 0302 	and.w	r3, r3, #2
 8008ac2:	2b00      	cmp	r3, #0
 8008ac4:	d0ee      	beq.n	8008aa4 <HAL_RCC_OscConfig+0x5f0>
 8008ac6:	e014      	b.n	8008af2 <HAL_RCC_OscConfig+0x63e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008ac8:	f7fb ffae 	bl	8004a28 <HAL_GetTick>
 8008acc:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8008ace:	e00a      	b.n	8008ae6 <HAL_RCC_OscConfig+0x632>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8008ad0:	f7fb ffaa 	bl	8004a28 <HAL_GetTick>
 8008ad4:	4602      	mov	r2, r0
 8008ad6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008ad8:	1ad3      	subs	r3, r2, r3
 8008ada:	f241 3288 	movw	r2, #5000	@ 0x1388
 8008ade:	4293      	cmp	r3, r2
 8008ae0:	d901      	bls.n	8008ae6 <HAL_RCC_OscConfig+0x632>
        {
          return HAL_TIMEOUT;
 8008ae2:	2303      	movs	r3, #3
 8008ae4:	e138      	b.n	8008d58 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8008ae6:	4b4e      	ldr	r3, [pc, #312]	@ (8008c20 <HAL_RCC_OscConfig+0x76c>)
 8008ae8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008aea:	f003 0302 	and.w	r3, r3, #2
 8008aee:	2b00      	cmp	r3, #0
 8008af0:	d1ee      	bne.n	8008ad0 <HAL_RCC_OscConfig+0x61c>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8008af2:	687b      	ldr	r3, [r7, #4]
 8008af4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008af6:	2b00      	cmp	r3, #0
 8008af8:	f000 812d 	beq.w	8008d56 <HAL_RCC_OscConfig+0x8a2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 8008afc:	4b48      	ldr	r3, [pc, #288]	@ (8008c20 <HAL_RCC_OscConfig+0x76c>)
 8008afe:	691b      	ldr	r3, [r3, #16]
 8008b00:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8008b04:	2b18      	cmp	r3, #24
 8008b06:	f000 80bd 	beq.w	8008c84 <HAL_RCC_OscConfig+0x7d0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8008b0a:	687b      	ldr	r3, [r7, #4]
 8008b0c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008b0e:	2b02      	cmp	r3, #2
 8008b10:	f040 809e 	bne.w	8008c50 <HAL_RCC_OscConfig+0x79c>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8008b14:	4b42      	ldr	r3, [pc, #264]	@ (8008c20 <HAL_RCC_OscConfig+0x76c>)
 8008b16:	681b      	ldr	r3, [r3, #0]
 8008b18:	4a41      	ldr	r2, [pc, #260]	@ (8008c20 <HAL_RCC_OscConfig+0x76c>)
 8008b1a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8008b1e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008b20:	f7fb ff82 	bl	8004a28 <HAL_GetTick>
 8008b24:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8008b26:	e008      	b.n	8008b3a <HAL_RCC_OscConfig+0x686>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8008b28:	f7fb ff7e 	bl	8004a28 <HAL_GetTick>
 8008b2c:	4602      	mov	r2, r0
 8008b2e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008b30:	1ad3      	subs	r3, r2, r3
 8008b32:	2b02      	cmp	r3, #2
 8008b34:	d901      	bls.n	8008b3a <HAL_RCC_OscConfig+0x686>
          {
            return HAL_TIMEOUT;
 8008b36:	2303      	movs	r3, #3
 8008b38:	e10e      	b.n	8008d58 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8008b3a:	4b39      	ldr	r3, [pc, #228]	@ (8008c20 <HAL_RCC_OscConfig+0x76c>)
 8008b3c:	681b      	ldr	r3, [r3, #0]
 8008b3e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8008b42:	2b00      	cmp	r3, #0
 8008b44:	d1f0      	bne.n	8008b28 <HAL_RCC_OscConfig+0x674>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8008b46:	4b36      	ldr	r3, [pc, #216]	@ (8008c20 <HAL_RCC_OscConfig+0x76c>)
 8008b48:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8008b4a:	4b37      	ldr	r3, [pc, #220]	@ (8008c28 <HAL_RCC_OscConfig+0x774>)
 8008b4c:	4013      	ands	r3, r2
 8008b4e:	687a      	ldr	r2, [r7, #4]
 8008b50:	6a91      	ldr	r1, [r2, #40]	@ 0x28
 8008b52:	687a      	ldr	r2, [r7, #4]
 8008b54:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8008b56:	0112      	lsls	r2, r2, #4
 8008b58:	430a      	orrs	r2, r1
 8008b5a:	4931      	ldr	r1, [pc, #196]	@ (8008c20 <HAL_RCC_OscConfig+0x76c>)
 8008b5c:	4313      	orrs	r3, r2
 8008b5e:	628b      	str	r3, [r1, #40]	@ 0x28
 8008b60:	687b      	ldr	r3, [r7, #4]
 8008b62:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008b64:	3b01      	subs	r3, #1
 8008b66:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8008b6a:	687b      	ldr	r3, [r7, #4]
 8008b6c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008b6e:	3b01      	subs	r3, #1
 8008b70:	025b      	lsls	r3, r3, #9
 8008b72:	b29b      	uxth	r3, r3
 8008b74:	431a      	orrs	r2, r3
 8008b76:	687b      	ldr	r3, [r7, #4]
 8008b78:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008b7a:	3b01      	subs	r3, #1
 8008b7c:	041b      	lsls	r3, r3, #16
 8008b7e:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8008b82:	431a      	orrs	r2, r3
 8008b84:	687b      	ldr	r3, [r7, #4]
 8008b86:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008b88:	3b01      	subs	r3, #1
 8008b8a:	061b      	lsls	r3, r3, #24
 8008b8c:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8008b90:	4923      	ldr	r1, [pc, #140]	@ (8008c20 <HAL_RCC_OscConfig+0x76c>)
 8008b92:	4313      	orrs	r3, r2
 8008b94:	630b      	str	r3, [r1, #48]	@ 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Disable PLLFRACN . */
        __HAL_RCC_PLLFRACN_DISABLE();
 8008b96:	4b22      	ldr	r3, [pc, #136]	@ (8008c20 <HAL_RCC_OscConfig+0x76c>)
 8008b98:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008b9a:	4a21      	ldr	r2, [pc, #132]	@ (8008c20 <HAL_RCC_OscConfig+0x76c>)
 8008b9c:	f023 0301 	bic.w	r3, r3, #1
 8008ba0:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8008ba2:	4b1f      	ldr	r3, [pc, #124]	@ (8008c20 <HAL_RCC_OscConfig+0x76c>)
 8008ba4:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8008ba6:	4b21      	ldr	r3, [pc, #132]	@ (8008c2c <HAL_RCC_OscConfig+0x778>)
 8008ba8:	4013      	ands	r3, r2
 8008baa:	687a      	ldr	r2, [r7, #4]
 8008bac:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8008bae:	00d2      	lsls	r2, r2, #3
 8008bb0:	491b      	ldr	r1, [pc, #108]	@ (8008c20 <HAL_RCC_OscConfig+0x76c>)
 8008bb2:	4313      	orrs	r3, r2
 8008bb4:	634b      	str	r3, [r1, #52]	@ 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 8008bb6:	4b1a      	ldr	r3, [pc, #104]	@ (8008c20 <HAL_RCC_OscConfig+0x76c>)
 8008bb8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008bba:	f023 020c 	bic.w	r2, r3, #12
 8008bbe:	687b      	ldr	r3, [r7, #4]
 8008bc0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008bc2:	4917      	ldr	r1, [pc, #92]	@ (8008c20 <HAL_RCC_OscConfig+0x76c>)
 8008bc4:	4313      	orrs	r3, r2
 8008bc6:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 8008bc8:	4b15      	ldr	r3, [pc, #84]	@ (8008c20 <HAL_RCC_OscConfig+0x76c>)
 8008bca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008bcc:	f023 0202 	bic.w	r2, r3, #2
 8008bd0:	687b      	ldr	r3, [r7, #4]
 8008bd2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008bd4:	4912      	ldr	r1, [pc, #72]	@ (8008c20 <HAL_RCC_OscConfig+0x76c>)
 8008bd6:	4313      	orrs	r3, r2
 8008bd8:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8008bda:	4b11      	ldr	r3, [pc, #68]	@ (8008c20 <HAL_RCC_OscConfig+0x76c>)
 8008bdc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008bde:	4a10      	ldr	r2, [pc, #64]	@ (8008c20 <HAL_RCC_OscConfig+0x76c>)
 8008be0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8008be4:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1Q Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8008be6:	4b0e      	ldr	r3, [pc, #56]	@ (8008c20 <HAL_RCC_OscConfig+0x76c>)
 8008be8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008bea:	4a0d      	ldr	r2, [pc, #52]	@ (8008c20 <HAL_RCC_OscConfig+0x76c>)
 8008bec:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8008bf0:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1R  Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 8008bf2:	4b0b      	ldr	r3, [pc, #44]	@ (8008c20 <HAL_RCC_OscConfig+0x76c>)
 8008bf4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008bf6:	4a0a      	ldr	r2, [pc, #40]	@ (8008c20 <HAL_RCC_OscConfig+0x76c>)
 8008bf8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8008bfc:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLLFRACN_ENABLE();
 8008bfe:	4b08      	ldr	r3, [pc, #32]	@ (8008c20 <HAL_RCC_OscConfig+0x76c>)
 8008c00:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008c02:	4a07      	ldr	r2, [pc, #28]	@ (8008c20 <HAL_RCC_OscConfig+0x76c>)
 8008c04:	f043 0301 	orr.w	r3, r3, #1
 8008c08:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8008c0a:	4b05      	ldr	r3, [pc, #20]	@ (8008c20 <HAL_RCC_OscConfig+0x76c>)
 8008c0c:	681b      	ldr	r3, [r3, #0]
 8008c0e:	4a04      	ldr	r2, [pc, #16]	@ (8008c20 <HAL_RCC_OscConfig+0x76c>)
 8008c10:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8008c14:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008c16:	f7fb ff07 	bl	8004a28 <HAL_GetTick>
 8008c1a:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8008c1c:	e011      	b.n	8008c42 <HAL_RCC_OscConfig+0x78e>
 8008c1e:	bf00      	nop
 8008c20:	58024400 	.word	0x58024400
 8008c24:	58024800 	.word	0x58024800
 8008c28:	fffffc0c 	.word	0xfffffc0c
 8008c2c:	ffff0007 	.word	0xffff0007
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8008c30:	f7fb fefa 	bl	8004a28 <HAL_GetTick>
 8008c34:	4602      	mov	r2, r0
 8008c36:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008c38:	1ad3      	subs	r3, r2, r3
 8008c3a:	2b02      	cmp	r3, #2
 8008c3c:	d901      	bls.n	8008c42 <HAL_RCC_OscConfig+0x78e>
          {
            return HAL_TIMEOUT;
 8008c3e:	2303      	movs	r3, #3
 8008c40:	e08a      	b.n	8008d58 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8008c42:	4b47      	ldr	r3, [pc, #284]	@ (8008d60 <HAL_RCC_OscConfig+0x8ac>)
 8008c44:	681b      	ldr	r3, [r3, #0]
 8008c46:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8008c4a:	2b00      	cmp	r3, #0
 8008c4c:	d0f0      	beq.n	8008c30 <HAL_RCC_OscConfig+0x77c>
 8008c4e:	e082      	b.n	8008d56 <HAL_RCC_OscConfig+0x8a2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8008c50:	4b43      	ldr	r3, [pc, #268]	@ (8008d60 <HAL_RCC_OscConfig+0x8ac>)
 8008c52:	681b      	ldr	r3, [r3, #0]
 8008c54:	4a42      	ldr	r2, [pc, #264]	@ (8008d60 <HAL_RCC_OscConfig+0x8ac>)
 8008c56:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8008c5a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008c5c:	f7fb fee4 	bl	8004a28 <HAL_GetTick>
 8008c60:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8008c62:	e008      	b.n	8008c76 <HAL_RCC_OscConfig+0x7c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8008c64:	f7fb fee0 	bl	8004a28 <HAL_GetTick>
 8008c68:	4602      	mov	r2, r0
 8008c6a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008c6c:	1ad3      	subs	r3, r2, r3
 8008c6e:	2b02      	cmp	r3, #2
 8008c70:	d901      	bls.n	8008c76 <HAL_RCC_OscConfig+0x7c2>
          {
            return HAL_TIMEOUT;
 8008c72:	2303      	movs	r3, #3
 8008c74:	e070      	b.n	8008d58 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8008c76:	4b3a      	ldr	r3, [pc, #232]	@ (8008d60 <HAL_RCC_OscConfig+0x8ac>)
 8008c78:	681b      	ldr	r3, [r3, #0]
 8008c7a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8008c7e:	2b00      	cmp	r3, #0
 8008c80:	d1f0      	bne.n	8008c64 <HAL_RCC_OscConfig+0x7b0>
 8008c82:	e068      	b.n	8008d56 <HAL_RCC_OscConfig+0x8a2>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 8008c84:	4b36      	ldr	r3, [pc, #216]	@ (8008d60 <HAL_RCC_OscConfig+0x8ac>)
 8008c86:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008c88:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 8008c8a:	4b35      	ldr	r3, [pc, #212]	@ (8008d60 <HAL_RCC_OscConfig+0x8ac>)
 8008c8c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008c8e:	60fb      	str	r3, [r7, #12]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8008c90:	687b      	ldr	r3, [r7, #4]
 8008c92:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008c94:	2b01      	cmp	r3, #1
 8008c96:	d031      	beq.n	8008cfc <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8008c98:	693b      	ldr	r3, [r7, #16]
 8008c9a:	f003 0203 	and.w	r2, r3, #3
 8008c9e:	687b      	ldr	r3, [r7, #4]
 8008ca0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8008ca2:	429a      	cmp	r2, r3
 8008ca4:	d12a      	bne.n	8008cfc <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8008ca6:	693b      	ldr	r3, [r7, #16]
 8008ca8:	091b      	lsrs	r3, r3, #4
 8008caa:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8008cae:	687b      	ldr	r3, [r7, #4]
 8008cb0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8008cb2:	429a      	cmp	r2, r3
 8008cb4:	d122      	bne.n	8008cfc <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8008cb6:	68fb      	ldr	r3, [r7, #12]
 8008cb8:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8008cbc:	687b      	ldr	r3, [r7, #4]
 8008cbe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008cc0:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8008cc2:	429a      	cmp	r2, r3
 8008cc4:	d11a      	bne.n	8008cfc <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8008cc6:	68fb      	ldr	r3, [r7, #12]
 8008cc8:	0a5b      	lsrs	r3, r3, #9
 8008cca:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8008cce:	687b      	ldr	r3, [r7, #4]
 8008cd0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008cd2:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8008cd4:	429a      	cmp	r2, r3
 8008cd6:	d111      	bne.n	8008cfc <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8008cd8:	68fb      	ldr	r3, [r7, #12]
 8008cda:	0c1b      	lsrs	r3, r3, #16
 8008cdc:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8008ce0:	687b      	ldr	r3, [r7, #4]
 8008ce2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008ce4:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8008ce6:	429a      	cmp	r2, r3
 8008ce8:	d108      	bne.n	8008cfc <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 8008cea:	68fb      	ldr	r3, [r7, #12]
 8008cec:	0e1b      	lsrs	r3, r3, #24
 8008cee:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8008cf2:	687b      	ldr	r3, [r7, #4]
 8008cf4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008cf6:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8008cf8:	429a      	cmp	r2, r3
 8008cfa:	d001      	beq.n	8008d00 <HAL_RCC_OscConfig+0x84c>
      {
        return HAL_ERROR;
 8008cfc:	2301      	movs	r3, #1
 8008cfe:	e02b      	b.n	8008d58 <HAL_RCC_OscConfig+0x8a4>
      }
      else
      {
        /* Check if only fractional part needs to be updated  */
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 8008d00:	4b17      	ldr	r3, [pc, #92]	@ (8008d60 <HAL_RCC_OscConfig+0x8ac>)
 8008d02:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008d04:	08db      	lsrs	r3, r3, #3
 8008d06:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8008d0a:	613b      	str	r3, [r7, #16]
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 8008d0c:	687b      	ldr	r3, [r7, #4]
 8008d0e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008d10:	693a      	ldr	r2, [r7, #16]
 8008d12:	429a      	cmp	r2, r3
 8008d14:	d01f      	beq.n	8008d56 <HAL_RCC_OscConfig+0x8a2>
        {
          assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));
          /* Disable PLL1FRACEN */
          __HAL_RCC_PLLFRACN_DISABLE();
 8008d16:	4b12      	ldr	r3, [pc, #72]	@ (8008d60 <HAL_RCC_OscConfig+0x8ac>)
 8008d18:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008d1a:	4a11      	ldr	r2, [pc, #68]	@ (8008d60 <HAL_RCC_OscConfig+0x8ac>)
 8008d1c:	f023 0301 	bic.w	r3, r3, #1
 8008d20:	62d3      	str	r3, [r2, #44]	@ 0x2c
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8008d22:	f7fb fe81 	bl	8004a28 <HAL_GetTick>
 8008d26:	6278      	str	r0, [r7, #36]	@ 0x24
          /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value will be taken into account. */
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 8008d28:	bf00      	nop
 8008d2a:	f7fb fe7d 	bl	8004a28 <HAL_GetTick>
 8008d2e:	4602      	mov	r2, r0
 8008d30:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008d32:	4293      	cmp	r3, r2
 8008d34:	d0f9      	beq.n	8008d2a <HAL_RCC_OscConfig+0x876>
          {
          }
          /* Configure PLL1 PLL1FRACN */
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8008d36:	4b0a      	ldr	r3, [pc, #40]	@ (8008d60 <HAL_RCC_OscConfig+0x8ac>)
 8008d38:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8008d3a:	4b0a      	ldr	r3, [pc, #40]	@ (8008d64 <HAL_RCC_OscConfig+0x8b0>)
 8008d3c:	4013      	ands	r3, r2
 8008d3e:	687a      	ldr	r2, [r7, #4]
 8008d40:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8008d42:	00d2      	lsls	r2, r2, #3
 8008d44:	4906      	ldr	r1, [pc, #24]	@ (8008d60 <HAL_RCC_OscConfig+0x8ac>)
 8008d46:	4313      	orrs	r3, r2
 8008d48:	634b      	str	r3, [r1, #52]	@ 0x34
          /* Enable PLL1FRACEN to latch new value. */
          __HAL_RCC_PLLFRACN_ENABLE();
 8008d4a:	4b05      	ldr	r3, [pc, #20]	@ (8008d60 <HAL_RCC_OscConfig+0x8ac>)
 8008d4c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008d4e:	4a04      	ldr	r2, [pc, #16]	@ (8008d60 <HAL_RCC_OscConfig+0x8ac>)
 8008d50:	f043 0301 	orr.w	r3, r3, #1
 8008d54:	62d3      	str	r3, [r2, #44]	@ 0x2c
        }
      }
    }
  }
  return HAL_OK;
 8008d56:	2300      	movs	r3, #0
}
 8008d58:	4618      	mov	r0, r3
 8008d5a:	3730      	adds	r7, #48	@ 0x30
 8008d5c:	46bd      	mov	sp, r7
 8008d5e:	bd80      	pop	{r7, pc}
 8008d60:	58024400 	.word	0x58024400
 8008d64:	ffff0007 	.word	0xffff0007

08008d68 <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8008d68:	b580      	push	{r7, lr}
 8008d6a:	b086      	sub	sp, #24
 8008d6c:	af00      	add	r7, sp, #0
 8008d6e:	6078      	str	r0, [r7, #4]
 8008d70:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8008d72:	687b      	ldr	r3, [r7, #4]
 8008d74:	2b00      	cmp	r3, #0
 8008d76:	d101      	bne.n	8008d7c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8008d78:	2301      	movs	r3, #1
 8008d7a:	e19c      	b.n	80090b6 <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8008d7c:	4b8a      	ldr	r3, [pc, #552]	@ (8008fa8 <HAL_RCC_ClockConfig+0x240>)
 8008d7e:	681b      	ldr	r3, [r3, #0]
 8008d80:	f003 030f 	and.w	r3, r3, #15
 8008d84:	683a      	ldr	r2, [r7, #0]
 8008d86:	429a      	cmp	r2, r3
 8008d88:	d910      	bls.n	8008dac <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8008d8a:	4b87      	ldr	r3, [pc, #540]	@ (8008fa8 <HAL_RCC_ClockConfig+0x240>)
 8008d8c:	681b      	ldr	r3, [r3, #0]
 8008d8e:	f023 020f 	bic.w	r2, r3, #15
 8008d92:	4985      	ldr	r1, [pc, #532]	@ (8008fa8 <HAL_RCC_ClockConfig+0x240>)
 8008d94:	683b      	ldr	r3, [r7, #0]
 8008d96:	4313      	orrs	r3, r2
 8008d98:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8008d9a:	4b83      	ldr	r3, [pc, #524]	@ (8008fa8 <HAL_RCC_ClockConfig+0x240>)
 8008d9c:	681b      	ldr	r3, [r3, #0]
 8008d9e:	f003 030f 	and.w	r3, r3, #15
 8008da2:	683a      	ldr	r2, [r7, #0]
 8008da4:	429a      	cmp	r2, r3
 8008da6:	d001      	beq.n	8008dac <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8008da8:	2301      	movs	r3, #1
 8008daa:	e184      	b.n	80090b6 <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8008dac:	687b      	ldr	r3, [r7, #4]
 8008dae:	681b      	ldr	r3, [r3, #0]
 8008db0:	f003 0304 	and.w	r3, r3, #4
 8008db4:	2b00      	cmp	r3, #0
 8008db6:	d010      	beq.n	8008dda <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8008db8:	687b      	ldr	r3, [r7, #4]
 8008dba:	691a      	ldr	r2, [r3, #16]
 8008dbc:	4b7b      	ldr	r3, [pc, #492]	@ (8008fac <HAL_RCC_ClockConfig+0x244>)
 8008dbe:	699b      	ldr	r3, [r3, #24]
 8008dc0:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8008dc4:	429a      	cmp	r2, r3
 8008dc6:	d908      	bls.n	8008dda <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8008dc8:	4b78      	ldr	r3, [pc, #480]	@ (8008fac <HAL_RCC_ClockConfig+0x244>)
 8008dca:	699b      	ldr	r3, [r3, #24]
 8008dcc:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8008dd0:	687b      	ldr	r3, [r7, #4]
 8008dd2:	691b      	ldr	r3, [r3, #16]
 8008dd4:	4975      	ldr	r1, [pc, #468]	@ (8008fac <HAL_RCC_ClockConfig+0x244>)
 8008dd6:	4313      	orrs	r3, r2
 8008dd8:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8008dda:	687b      	ldr	r3, [r7, #4]
 8008ddc:	681b      	ldr	r3, [r3, #0]
 8008dde:	f003 0308 	and.w	r3, r3, #8
 8008de2:	2b00      	cmp	r3, #0
 8008de4:	d010      	beq.n	8008e08 <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8008de6:	687b      	ldr	r3, [r7, #4]
 8008de8:	695a      	ldr	r2, [r3, #20]
 8008dea:	4b70      	ldr	r3, [pc, #448]	@ (8008fac <HAL_RCC_ClockConfig+0x244>)
 8008dec:	69db      	ldr	r3, [r3, #28]
 8008dee:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8008df2:	429a      	cmp	r2, r3
 8008df4:	d908      	bls.n	8008e08 <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8008df6:	4b6d      	ldr	r3, [pc, #436]	@ (8008fac <HAL_RCC_ClockConfig+0x244>)
 8008df8:	69db      	ldr	r3, [r3, #28]
 8008dfa:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8008dfe:	687b      	ldr	r3, [r7, #4]
 8008e00:	695b      	ldr	r3, [r3, #20]
 8008e02:	496a      	ldr	r1, [pc, #424]	@ (8008fac <HAL_RCC_ClockConfig+0x244>)
 8008e04:	4313      	orrs	r3, r2
 8008e06:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#endif
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8008e08:	687b      	ldr	r3, [r7, #4]
 8008e0a:	681b      	ldr	r3, [r3, #0]
 8008e0c:	f003 0310 	and.w	r3, r3, #16
 8008e10:	2b00      	cmp	r3, #0
 8008e12:	d010      	beq.n	8008e36 <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8008e14:	687b      	ldr	r3, [r7, #4]
 8008e16:	699a      	ldr	r2, [r3, #24]
 8008e18:	4b64      	ldr	r3, [pc, #400]	@ (8008fac <HAL_RCC_ClockConfig+0x244>)
 8008e1a:	69db      	ldr	r3, [r3, #28]
 8008e1c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8008e20:	429a      	cmp	r2, r3
 8008e22:	d908      	bls.n	8008e36 <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8008e24:	4b61      	ldr	r3, [pc, #388]	@ (8008fac <HAL_RCC_ClockConfig+0x244>)
 8008e26:	69db      	ldr	r3, [r3, #28]
 8008e28:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8008e2c:	687b      	ldr	r3, [r7, #4]
 8008e2e:	699b      	ldr	r3, [r3, #24]
 8008e30:	495e      	ldr	r1, [pc, #376]	@ (8008fac <HAL_RCC_ClockConfig+0x244>)
 8008e32:	4313      	orrs	r3, r2
 8008e34:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8008e36:	687b      	ldr	r3, [r7, #4]
 8008e38:	681b      	ldr	r3, [r3, #0]
 8008e3a:	f003 0320 	and.w	r3, r3, #32
 8008e3e:	2b00      	cmp	r3, #0
 8008e40:	d010      	beq.n	8008e64 <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8008e42:	687b      	ldr	r3, [r7, #4]
 8008e44:	69da      	ldr	r2, [r3, #28]
 8008e46:	4b59      	ldr	r3, [pc, #356]	@ (8008fac <HAL_RCC_ClockConfig+0x244>)
 8008e48:	6a1b      	ldr	r3, [r3, #32]
 8008e4a:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8008e4e:	429a      	cmp	r2, r3
 8008e50:	d908      	bls.n	8008e64 <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8008e52:	4b56      	ldr	r3, [pc, #344]	@ (8008fac <HAL_RCC_ClockConfig+0x244>)
 8008e54:	6a1b      	ldr	r3, [r3, #32]
 8008e56:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8008e5a:	687b      	ldr	r3, [r7, #4]
 8008e5c:	69db      	ldr	r3, [r3, #28]
 8008e5e:	4953      	ldr	r1, [pc, #332]	@ (8008fac <HAL_RCC_ClockConfig+0x244>)
 8008e60:	4313      	orrs	r3, r2
 8008e62:	620b      	str	r3, [r1, #32]
    }
#endif
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8008e64:	687b      	ldr	r3, [r7, #4]
 8008e66:	681b      	ldr	r3, [r3, #0]
 8008e68:	f003 0302 	and.w	r3, r3, #2
 8008e6c:	2b00      	cmp	r3, #0
 8008e6e:	d010      	beq.n	8008e92 <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8008e70:	687b      	ldr	r3, [r7, #4]
 8008e72:	68da      	ldr	r2, [r3, #12]
 8008e74:	4b4d      	ldr	r3, [pc, #308]	@ (8008fac <HAL_RCC_ClockConfig+0x244>)
 8008e76:	699b      	ldr	r3, [r3, #24]
 8008e78:	f003 030f 	and.w	r3, r3, #15
 8008e7c:	429a      	cmp	r2, r3
 8008e7e:	d908      	bls.n	8008e92 <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8008e80:	4b4a      	ldr	r3, [pc, #296]	@ (8008fac <HAL_RCC_ClockConfig+0x244>)
 8008e82:	699b      	ldr	r3, [r3, #24]
 8008e84:	f023 020f 	bic.w	r2, r3, #15
 8008e88:	687b      	ldr	r3, [r7, #4]
 8008e8a:	68db      	ldr	r3, [r3, #12]
 8008e8c:	4947      	ldr	r1, [pc, #284]	@ (8008fac <HAL_RCC_ClockConfig+0x244>)
 8008e8e:	4313      	orrs	r3, r2
 8008e90:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*------------------------- SYSCLK Configuration -------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8008e92:	687b      	ldr	r3, [r7, #4]
 8008e94:	681b      	ldr	r3, [r3, #0]
 8008e96:	f003 0301 	and.w	r3, r3, #1
 8008e9a:	2b00      	cmp	r3, #0
 8008e9c:	d055      	beq.n	8008f4a <HAL_RCC_ClockConfig+0x1e2>
  {
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 8008e9e:	4b43      	ldr	r3, [pc, #268]	@ (8008fac <HAL_RCC_ClockConfig+0x244>)
 8008ea0:	699b      	ldr	r3, [r3, #24]
 8008ea2:	f423 6270 	bic.w	r2, r3, #3840	@ 0xf00
 8008ea6:	687b      	ldr	r3, [r7, #4]
 8008ea8:	689b      	ldr	r3, [r3, #8]
 8008eaa:	4940      	ldr	r1, [pc, #256]	@ (8008fac <HAL_RCC_ClockConfig+0x244>)
 8008eac:	4313      	orrs	r3, r2
 8008eae:	618b      	str	r3, [r1, #24]
#else
    MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8008eb0:	687b      	ldr	r3, [r7, #4]
 8008eb2:	685b      	ldr	r3, [r3, #4]
 8008eb4:	2b02      	cmp	r3, #2
 8008eb6:	d107      	bne.n	8008ec8 <HAL_RCC_ClockConfig+0x160>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8008eb8:	4b3c      	ldr	r3, [pc, #240]	@ (8008fac <HAL_RCC_ClockConfig+0x244>)
 8008eba:	681b      	ldr	r3, [r3, #0]
 8008ebc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008ec0:	2b00      	cmp	r3, #0
 8008ec2:	d121      	bne.n	8008f08 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8008ec4:	2301      	movs	r3, #1
 8008ec6:	e0f6      	b.n	80090b6 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8008ec8:	687b      	ldr	r3, [r7, #4]
 8008eca:	685b      	ldr	r3, [r3, #4]
 8008ecc:	2b03      	cmp	r3, #3
 8008ece:	d107      	bne.n	8008ee0 <HAL_RCC_ClockConfig+0x178>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8008ed0:	4b36      	ldr	r3, [pc, #216]	@ (8008fac <HAL_RCC_ClockConfig+0x244>)
 8008ed2:	681b      	ldr	r3, [r3, #0]
 8008ed4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8008ed8:	2b00      	cmp	r3, #0
 8008eda:	d115      	bne.n	8008f08 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8008edc:	2301      	movs	r3, #1
 8008ede:	e0ea      	b.n	80090b6 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* CSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8008ee0:	687b      	ldr	r3, [r7, #4]
 8008ee2:	685b      	ldr	r3, [r3, #4]
 8008ee4:	2b01      	cmp	r3, #1
 8008ee6:	d107      	bne.n	8008ef8 <HAL_RCC_ClockConfig+0x190>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8008ee8:	4b30      	ldr	r3, [pc, #192]	@ (8008fac <HAL_RCC_ClockConfig+0x244>)
 8008eea:	681b      	ldr	r3, [r3, #0]
 8008eec:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008ef0:	2b00      	cmp	r3, #0
 8008ef2:	d109      	bne.n	8008f08 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8008ef4:	2301      	movs	r3, #1
 8008ef6:	e0de      	b.n	80090b6 <HAL_RCC_ClockConfig+0x34e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8008ef8:	4b2c      	ldr	r3, [pc, #176]	@ (8008fac <HAL_RCC_ClockConfig+0x244>)
 8008efa:	681b      	ldr	r3, [r3, #0]
 8008efc:	f003 0304 	and.w	r3, r3, #4
 8008f00:	2b00      	cmp	r3, #0
 8008f02:	d101      	bne.n	8008f08 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8008f04:	2301      	movs	r3, #1
 8008f06:	e0d6      	b.n	80090b6 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8008f08:	4b28      	ldr	r3, [pc, #160]	@ (8008fac <HAL_RCC_ClockConfig+0x244>)
 8008f0a:	691b      	ldr	r3, [r3, #16]
 8008f0c:	f023 0207 	bic.w	r2, r3, #7
 8008f10:	687b      	ldr	r3, [r7, #4]
 8008f12:	685b      	ldr	r3, [r3, #4]
 8008f14:	4925      	ldr	r1, [pc, #148]	@ (8008fac <HAL_RCC_ClockConfig+0x244>)
 8008f16:	4313      	orrs	r3, r2
 8008f18:	610b      	str	r3, [r1, #16]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8008f1a:	f7fb fd85 	bl	8004a28 <HAL_GetTick>
 8008f1e:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8008f20:	e00a      	b.n	8008f38 <HAL_RCC_ClockConfig+0x1d0>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8008f22:	f7fb fd81 	bl	8004a28 <HAL_GetTick>
 8008f26:	4602      	mov	r2, r0
 8008f28:	697b      	ldr	r3, [r7, #20]
 8008f2a:	1ad3      	subs	r3, r2, r3
 8008f2c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8008f30:	4293      	cmp	r3, r2
 8008f32:	d901      	bls.n	8008f38 <HAL_RCC_ClockConfig+0x1d0>
      {
        return HAL_TIMEOUT;
 8008f34:	2303      	movs	r3, #3
 8008f36:	e0be      	b.n	80090b6 <HAL_RCC_ClockConfig+0x34e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8008f38:	4b1c      	ldr	r3, [pc, #112]	@ (8008fac <HAL_RCC_ClockConfig+0x244>)
 8008f3a:	691b      	ldr	r3, [r3, #16]
 8008f3c:	f003 0238 	and.w	r2, r3, #56	@ 0x38
 8008f40:	687b      	ldr	r3, [r7, #4]
 8008f42:	685b      	ldr	r3, [r3, #4]
 8008f44:	00db      	lsls	r3, r3, #3
 8008f46:	429a      	cmp	r2, r3
 8008f48:	d1eb      	bne.n	8008f22 <HAL_RCC_ClockConfig+0x1ba>

  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8008f4a:	687b      	ldr	r3, [r7, #4]
 8008f4c:	681b      	ldr	r3, [r3, #0]
 8008f4e:	f003 0302 	and.w	r3, r3, #2
 8008f52:	2b00      	cmp	r3, #0
 8008f54:	d010      	beq.n	8008f78 <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8008f56:	687b      	ldr	r3, [r7, #4]
 8008f58:	68da      	ldr	r2, [r3, #12]
 8008f5a:	4b14      	ldr	r3, [pc, #80]	@ (8008fac <HAL_RCC_ClockConfig+0x244>)
 8008f5c:	699b      	ldr	r3, [r3, #24]
 8008f5e:	f003 030f 	and.w	r3, r3, #15
 8008f62:	429a      	cmp	r2, r3
 8008f64:	d208      	bcs.n	8008f78 <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8008f66:	4b11      	ldr	r3, [pc, #68]	@ (8008fac <HAL_RCC_ClockConfig+0x244>)
 8008f68:	699b      	ldr	r3, [r3, #24]
 8008f6a:	f023 020f 	bic.w	r2, r3, #15
 8008f6e:	687b      	ldr	r3, [r7, #4]
 8008f70:	68db      	ldr	r3, [r3, #12]
 8008f72:	490e      	ldr	r1, [pc, #56]	@ (8008fac <HAL_RCC_ClockConfig+0x244>)
 8008f74:	4313      	orrs	r3, r2
 8008f76:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8008f78:	4b0b      	ldr	r3, [pc, #44]	@ (8008fa8 <HAL_RCC_ClockConfig+0x240>)
 8008f7a:	681b      	ldr	r3, [r3, #0]
 8008f7c:	f003 030f 	and.w	r3, r3, #15
 8008f80:	683a      	ldr	r2, [r7, #0]
 8008f82:	429a      	cmp	r2, r3
 8008f84:	d214      	bcs.n	8008fb0 <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8008f86:	4b08      	ldr	r3, [pc, #32]	@ (8008fa8 <HAL_RCC_ClockConfig+0x240>)
 8008f88:	681b      	ldr	r3, [r3, #0]
 8008f8a:	f023 020f 	bic.w	r2, r3, #15
 8008f8e:	4906      	ldr	r1, [pc, #24]	@ (8008fa8 <HAL_RCC_ClockConfig+0x240>)
 8008f90:	683b      	ldr	r3, [r7, #0]
 8008f92:	4313      	orrs	r3, r2
 8008f94:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8008f96:	4b04      	ldr	r3, [pc, #16]	@ (8008fa8 <HAL_RCC_ClockConfig+0x240>)
 8008f98:	681b      	ldr	r3, [r3, #0]
 8008f9a:	f003 030f 	and.w	r3, r3, #15
 8008f9e:	683a      	ldr	r2, [r7, #0]
 8008fa0:	429a      	cmp	r2, r3
 8008fa2:	d005      	beq.n	8008fb0 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 8008fa4:	2301      	movs	r3, #1
 8008fa6:	e086      	b.n	80090b6 <HAL_RCC_ClockConfig+0x34e>
 8008fa8:	52002000 	.word	0x52002000
 8008fac:	58024400 	.word	0x58024400
    }
  }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8008fb0:	687b      	ldr	r3, [r7, #4]
 8008fb2:	681b      	ldr	r3, [r3, #0]
 8008fb4:	f003 0304 	and.w	r3, r3, #4
 8008fb8:	2b00      	cmp	r3, #0
 8008fba:	d010      	beq.n	8008fde <HAL_RCC_ClockConfig+0x276>
  {
#if defined(RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8008fbc:	687b      	ldr	r3, [r7, #4]
 8008fbe:	691a      	ldr	r2, [r3, #16]
 8008fc0:	4b3f      	ldr	r3, [pc, #252]	@ (80090c0 <HAL_RCC_ClockConfig+0x358>)
 8008fc2:	699b      	ldr	r3, [r3, #24]
 8008fc4:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8008fc8:	429a      	cmp	r2, r3
 8008fca:	d208      	bcs.n	8008fde <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8008fcc:	4b3c      	ldr	r3, [pc, #240]	@ (80090c0 <HAL_RCC_ClockConfig+0x358>)
 8008fce:	699b      	ldr	r3, [r3, #24]
 8008fd0:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8008fd4:	687b      	ldr	r3, [r7, #4]
 8008fd6:	691b      	ldr	r3, [r3, #16]
 8008fd8:	4939      	ldr	r1, [pc, #228]	@ (80090c0 <HAL_RCC_ClockConfig+0x358>)
 8008fda:	4313      	orrs	r3, r2
 8008fdc:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8008fde:	687b      	ldr	r3, [r7, #4]
 8008fe0:	681b      	ldr	r3, [r3, #0]
 8008fe2:	f003 0308 	and.w	r3, r3, #8
 8008fe6:	2b00      	cmp	r3, #0
 8008fe8:	d010      	beq.n	800900c <HAL_RCC_ClockConfig+0x2a4>
  {
#if defined(RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8008fea:	687b      	ldr	r3, [r7, #4]
 8008fec:	695a      	ldr	r2, [r3, #20]
 8008fee:	4b34      	ldr	r3, [pc, #208]	@ (80090c0 <HAL_RCC_ClockConfig+0x358>)
 8008ff0:	69db      	ldr	r3, [r3, #28]
 8008ff2:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8008ff6:	429a      	cmp	r2, r3
 8008ff8:	d208      	bcs.n	800900c <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8008ffa:	4b31      	ldr	r3, [pc, #196]	@ (80090c0 <HAL_RCC_ClockConfig+0x358>)
 8008ffc:	69db      	ldr	r3, [r3, #28]
 8008ffe:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8009002:	687b      	ldr	r3, [r7, #4]
 8009004:	695b      	ldr	r3, [r3, #20]
 8009006:	492e      	ldr	r1, [pc, #184]	@ (80090c0 <HAL_RCC_ClockConfig+0x358>)
 8009008:	4313      	orrs	r3, r2
 800900a:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800900c:	687b      	ldr	r3, [r7, #4]
 800900e:	681b      	ldr	r3, [r3, #0]
 8009010:	f003 0310 	and.w	r3, r3, #16
 8009014:	2b00      	cmp	r3, #0
 8009016:	d010      	beq.n	800903a <HAL_RCC_ClockConfig+0x2d2>
  {
#if defined (RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8009018:	687b      	ldr	r3, [r7, #4]
 800901a:	699a      	ldr	r2, [r3, #24]
 800901c:	4b28      	ldr	r3, [pc, #160]	@ (80090c0 <HAL_RCC_ClockConfig+0x358>)
 800901e:	69db      	ldr	r3, [r3, #28]
 8009020:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8009024:	429a      	cmp	r2, r3
 8009026:	d208      	bcs.n	800903a <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8009028:	4b25      	ldr	r3, [pc, #148]	@ (80090c0 <HAL_RCC_ClockConfig+0x358>)
 800902a:	69db      	ldr	r3, [r3, #28]
 800902c:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8009030:	687b      	ldr	r3, [r7, #4]
 8009032:	699b      	ldr	r3, [r3, #24]
 8009034:	4922      	ldr	r1, [pc, #136]	@ (80090c0 <HAL_RCC_ClockConfig+0x358>)
 8009036:	4313      	orrs	r3, r2
 8009038:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 800903a:	687b      	ldr	r3, [r7, #4]
 800903c:	681b      	ldr	r3, [r3, #0]
 800903e:	f003 0320 	and.w	r3, r3, #32
 8009042:	2b00      	cmp	r3, #0
 8009044:	d010      	beq.n	8009068 <HAL_RCC_ClockConfig+0x300>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8009046:	687b      	ldr	r3, [r7, #4]
 8009048:	69da      	ldr	r2, [r3, #28]
 800904a:	4b1d      	ldr	r3, [pc, #116]	@ (80090c0 <HAL_RCC_ClockConfig+0x358>)
 800904c:	6a1b      	ldr	r3, [r3, #32]
 800904e:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8009052:	429a      	cmp	r2, r3
 8009054:	d208      	bcs.n	8009068 <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8009056:	4b1a      	ldr	r3, [pc, #104]	@ (80090c0 <HAL_RCC_ClockConfig+0x358>)
 8009058:	6a1b      	ldr	r3, [r3, #32]
 800905a:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800905e:	687b      	ldr	r3, [r7, #4]
 8009060:	69db      	ldr	r3, [r3, #28]
 8009062:	4917      	ldr	r1, [pc, #92]	@ (80090c0 <HAL_RCC_ClockConfig+0x358>)
 8009064:	4313      	orrs	r3, r2
 8009066:	620b      	str	r3, [r1, #32]
#endif
  }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8009068:	f000 f834 	bl	80090d4 <HAL_RCC_GetSysClockFreq>
 800906c:	4602      	mov	r2, r0
 800906e:	4b14      	ldr	r3, [pc, #80]	@ (80090c0 <HAL_RCC_ClockConfig+0x358>)
 8009070:	699b      	ldr	r3, [r3, #24]
 8009072:	0a1b      	lsrs	r3, r3, #8
 8009074:	f003 030f 	and.w	r3, r3, #15
 8009078:	4912      	ldr	r1, [pc, #72]	@ (80090c4 <HAL_RCC_ClockConfig+0x35c>)
 800907a:	5ccb      	ldrb	r3, [r1, r3]
 800907c:	f003 031f 	and.w	r3, r3, #31
 8009080:	fa22 f303 	lsr.w	r3, r2, r3
 8009084:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8009086:	4b0e      	ldr	r3, [pc, #56]	@ (80090c0 <HAL_RCC_ClockConfig+0x358>)
 8009088:	699b      	ldr	r3, [r3, #24]
 800908a:	f003 030f 	and.w	r3, r3, #15
 800908e:	4a0d      	ldr	r2, [pc, #52]	@ (80090c4 <HAL_RCC_ClockConfig+0x35c>)
 8009090:	5cd3      	ldrb	r3, [r2, r3]
 8009092:	f003 031f 	and.w	r3, r3, #31
 8009096:	693a      	ldr	r2, [r7, #16]
 8009098:	fa22 f303 	lsr.w	r3, r2, r3
 800909c:	4a0a      	ldr	r2, [pc, #40]	@ (80090c8 <HAL_RCC_ClockConfig+0x360>)
 800909e:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 80090a0:	4a0a      	ldr	r2, [pc, #40]	@ (80090cc <HAL_RCC_ClockConfig+0x364>)
 80090a2:	693b      	ldr	r3, [r7, #16]
 80090a4:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 80090a6:	4b0a      	ldr	r3, [pc, #40]	@ (80090d0 <HAL_RCC_ClockConfig+0x368>)
 80090a8:	681b      	ldr	r3, [r3, #0]
 80090aa:	4618      	mov	r0, r3
 80090ac:	f7fb fc72 	bl	8004994 <HAL_InitTick>
 80090b0:	4603      	mov	r3, r0
 80090b2:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 80090b4:	7bfb      	ldrb	r3, [r7, #15]
}
 80090b6:	4618      	mov	r0, r3
 80090b8:	3718      	adds	r7, #24
 80090ba:	46bd      	mov	sp, r7
 80090bc:	bd80      	pop	{r7, pc}
 80090be:	bf00      	nop
 80090c0:	58024400 	.word	0x58024400
 80090c4:	080145e0 	.word	0x080145e0
 80090c8:	24000050 	.word	0x24000050
 80090cc:	2400004c 	.word	0x2400004c
 80090d0:	24000054 	.word	0x24000054

080090d4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80090d4:	b480      	push	{r7}
 80090d6:	b089      	sub	sp, #36	@ 0x24
 80090d8:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 80090da:	4bb3      	ldr	r3, [pc, #716]	@ (80093a8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80090dc:	691b      	ldr	r3, [r3, #16]
 80090de:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80090e2:	2b18      	cmp	r3, #24
 80090e4:	f200 8155 	bhi.w	8009392 <HAL_RCC_GetSysClockFreq+0x2be>
 80090e8:	a201      	add	r2, pc, #4	@ (adr r2, 80090f0 <HAL_RCC_GetSysClockFreq+0x1c>)
 80090ea:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80090ee:	bf00      	nop
 80090f0:	08009155 	.word	0x08009155
 80090f4:	08009393 	.word	0x08009393
 80090f8:	08009393 	.word	0x08009393
 80090fc:	08009393 	.word	0x08009393
 8009100:	08009393 	.word	0x08009393
 8009104:	08009393 	.word	0x08009393
 8009108:	08009393 	.word	0x08009393
 800910c:	08009393 	.word	0x08009393
 8009110:	0800917b 	.word	0x0800917b
 8009114:	08009393 	.word	0x08009393
 8009118:	08009393 	.word	0x08009393
 800911c:	08009393 	.word	0x08009393
 8009120:	08009393 	.word	0x08009393
 8009124:	08009393 	.word	0x08009393
 8009128:	08009393 	.word	0x08009393
 800912c:	08009393 	.word	0x08009393
 8009130:	08009181 	.word	0x08009181
 8009134:	08009393 	.word	0x08009393
 8009138:	08009393 	.word	0x08009393
 800913c:	08009393 	.word	0x08009393
 8009140:	08009393 	.word	0x08009393
 8009144:	08009393 	.word	0x08009393
 8009148:	08009393 	.word	0x08009393
 800914c:	08009393 	.word	0x08009393
 8009150:	08009187 	.word	0x08009187
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8009154:	4b94      	ldr	r3, [pc, #592]	@ (80093a8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8009156:	681b      	ldr	r3, [r3, #0]
 8009158:	f003 0320 	and.w	r3, r3, #32
 800915c:	2b00      	cmp	r3, #0
 800915e:	d009      	beq.n	8009174 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8009160:	4b91      	ldr	r3, [pc, #580]	@ (80093a8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8009162:	681b      	ldr	r3, [r3, #0]
 8009164:	08db      	lsrs	r3, r3, #3
 8009166:	f003 0303 	and.w	r3, r3, #3
 800916a:	4a90      	ldr	r2, [pc, #576]	@ (80093ac <HAL_RCC_GetSysClockFreq+0x2d8>)
 800916c:	fa22 f303 	lsr.w	r3, r2, r3
 8009170:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 8009172:	e111      	b.n	8009398 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 8009174:	4b8d      	ldr	r3, [pc, #564]	@ (80093ac <HAL_RCC_GetSysClockFreq+0x2d8>)
 8009176:	61bb      	str	r3, [r7, #24]
      break;
 8009178:	e10e      	b.n	8009398 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 800917a:	4b8d      	ldr	r3, [pc, #564]	@ (80093b0 <HAL_RCC_GetSysClockFreq+0x2dc>)
 800917c:	61bb      	str	r3, [r7, #24]
      break;
 800917e:	e10b      	b.n	8009398 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 8009180:	4b8c      	ldr	r3, [pc, #560]	@ (80093b4 <HAL_RCC_GetSysClockFreq+0x2e0>)
 8009182:	61bb      	str	r3, [r7, #24]
      break;
 8009184:	e108      	b.n	8009398 <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8009186:	4b88      	ldr	r3, [pc, #544]	@ (80093a8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8009188:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800918a:	f003 0303 	and.w	r3, r3, #3
 800918e:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 8009190:	4b85      	ldr	r3, [pc, #532]	@ (80093a8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8009192:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009194:	091b      	lsrs	r3, r3, #4
 8009196:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800919a:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 800919c:	4b82      	ldr	r3, [pc, #520]	@ (80093a8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800919e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80091a0:	f003 0301 	and.w	r3, r3, #1
 80091a4:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 80091a6:	4b80      	ldr	r3, [pc, #512]	@ (80093a8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80091a8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80091aa:	08db      	lsrs	r3, r3, #3
 80091ac:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80091b0:	68fa      	ldr	r2, [r7, #12]
 80091b2:	fb02 f303 	mul.w	r3, r2, r3
 80091b6:	ee07 3a90 	vmov	s15, r3
 80091ba:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80091be:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 80091c2:	693b      	ldr	r3, [r7, #16]
 80091c4:	2b00      	cmp	r3, #0
 80091c6:	f000 80e1 	beq.w	800938c <HAL_RCC_GetSysClockFreq+0x2b8>
      {
        switch (pllsource)
 80091ca:	697b      	ldr	r3, [r7, #20]
 80091cc:	2b02      	cmp	r3, #2
 80091ce:	f000 8083 	beq.w	80092d8 <HAL_RCC_GetSysClockFreq+0x204>
 80091d2:	697b      	ldr	r3, [r7, #20]
 80091d4:	2b02      	cmp	r3, #2
 80091d6:	f200 80a1 	bhi.w	800931c <HAL_RCC_GetSysClockFreq+0x248>
 80091da:	697b      	ldr	r3, [r7, #20]
 80091dc:	2b00      	cmp	r3, #0
 80091de:	d003      	beq.n	80091e8 <HAL_RCC_GetSysClockFreq+0x114>
 80091e0:	697b      	ldr	r3, [r7, #20]
 80091e2:	2b01      	cmp	r3, #1
 80091e4:	d056      	beq.n	8009294 <HAL_RCC_GetSysClockFreq+0x1c0>
 80091e6:	e099      	b.n	800931c <HAL_RCC_GetSysClockFreq+0x248>
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80091e8:	4b6f      	ldr	r3, [pc, #444]	@ (80093a8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80091ea:	681b      	ldr	r3, [r3, #0]
 80091ec:	f003 0320 	and.w	r3, r3, #32
 80091f0:	2b00      	cmp	r3, #0
 80091f2:	d02d      	beq.n	8009250 <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80091f4:	4b6c      	ldr	r3, [pc, #432]	@ (80093a8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80091f6:	681b      	ldr	r3, [r3, #0]
 80091f8:	08db      	lsrs	r3, r3, #3
 80091fa:	f003 0303 	and.w	r3, r3, #3
 80091fe:	4a6b      	ldr	r2, [pc, #428]	@ (80093ac <HAL_RCC_GetSysClockFreq+0x2d8>)
 8009200:	fa22 f303 	lsr.w	r3, r2, r3
 8009204:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8009206:	687b      	ldr	r3, [r7, #4]
 8009208:	ee07 3a90 	vmov	s15, r3
 800920c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8009210:	693b      	ldr	r3, [r7, #16]
 8009212:	ee07 3a90 	vmov	s15, r3
 8009216:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800921a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800921e:	4b62      	ldr	r3, [pc, #392]	@ (80093a8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8009220:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009222:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009226:	ee07 3a90 	vmov	s15, r3
 800922a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800922e:	ed97 6a02 	vldr	s12, [r7, #8]
 8009232:	eddf 5a61 	vldr	s11, [pc, #388]	@ 80093b8 <HAL_RCC_GetSysClockFreq+0x2e4>
 8009236:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800923a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800923e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8009242:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8009246:	ee67 7a27 	vmul.f32	s15, s14, s15
 800924a:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 800924e:	e087      	b.n	8009360 <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8009250:	693b      	ldr	r3, [r7, #16]
 8009252:	ee07 3a90 	vmov	s15, r3
 8009256:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800925a:	eddf 6a58 	vldr	s13, [pc, #352]	@ 80093bc <HAL_RCC_GetSysClockFreq+0x2e8>
 800925e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8009262:	4b51      	ldr	r3, [pc, #324]	@ (80093a8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8009264:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009266:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800926a:	ee07 3a90 	vmov	s15, r3
 800926e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8009272:	ed97 6a02 	vldr	s12, [r7, #8]
 8009276:	eddf 5a50 	vldr	s11, [pc, #320]	@ 80093b8 <HAL_RCC_GetSysClockFreq+0x2e4>
 800927a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800927e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8009282:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8009286:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800928a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800928e:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8009292:	e065      	b.n	8009360 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8009294:	693b      	ldr	r3, [r7, #16]
 8009296:	ee07 3a90 	vmov	s15, r3
 800929a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800929e:	eddf 6a48 	vldr	s13, [pc, #288]	@ 80093c0 <HAL_RCC_GetSysClockFreq+0x2ec>
 80092a2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80092a6:	4b40      	ldr	r3, [pc, #256]	@ (80093a8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80092a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80092aa:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80092ae:	ee07 3a90 	vmov	s15, r3
 80092b2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80092b6:	ed97 6a02 	vldr	s12, [r7, #8]
 80092ba:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 80093b8 <HAL_RCC_GetSysClockFreq+0x2e4>
 80092be:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80092c2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80092c6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80092ca:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80092ce:	ee67 7a27 	vmul.f32	s15, s14, s15
 80092d2:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 80092d6:	e043      	b.n	8009360 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80092d8:	693b      	ldr	r3, [r7, #16]
 80092da:	ee07 3a90 	vmov	s15, r3
 80092de:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80092e2:	eddf 6a38 	vldr	s13, [pc, #224]	@ 80093c4 <HAL_RCC_GetSysClockFreq+0x2f0>
 80092e6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80092ea:	4b2f      	ldr	r3, [pc, #188]	@ (80093a8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80092ec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80092ee:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80092f2:	ee07 3a90 	vmov	s15, r3
 80092f6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80092fa:	ed97 6a02 	vldr	s12, [r7, #8]
 80092fe:	eddf 5a2e 	vldr	s11, [pc, #184]	@ 80093b8 <HAL_RCC_GetSysClockFreq+0x2e4>
 8009302:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8009306:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800930a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800930e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8009312:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009316:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800931a:	e021      	b.n	8009360 <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800931c:	693b      	ldr	r3, [r7, #16]
 800931e:	ee07 3a90 	vmov	s15, r3
 8009322:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009326:	eddf 6a26 	vldr	s13, [pc, #152]	@ 80093c0 <HAL_RCC_GetSysClockFreq+0x2ec>
 800932a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800932e:	4b1e      	ldr	r3, [pc, #120]	@ (80093a8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8009330:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009332:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009336:	ee07 3a90 	vmov	s15, r3
 800933a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800933e:	ed97 6a02 	vldr	s12, [r7, #8]
 8009342:	eddf 5a1d 	vldr	s11, [pc, #116]	@ 80093b8 <HAL_RCC_GetSysClockFreq+0x2e4>
 8009346:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800934a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800934e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8009352:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8009356:	ee67 7a27 	vmul.f32	s15, s14, s15
 800935a:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800935e:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 8009360:	4b11      	ldr	r3, [pc, #68]	@ (80093a8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8009362:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009364:	0a5b      	lsrs	r3, r3, #9
 8009366:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800936a:	3301      	adds	r3, #1
 800936c:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 800936e:	683b      	ldr	r3, [r7, #0]
 8009370:	ee07 3a90 	vmov	s15, r3
 8009374:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8009378:	edd7 6a07 	vldr	s13, [r7, #28]
 800937c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8009380:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8009384:	ee17 3a90 	vmov	r3, s15
 8009388:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 800938a:	e005      	b.n	8009398 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 800938c:	2300      	movs	r3, #0
 800938e:	61bb      	str	r3, [r7, #24]
      break;
 8009390:	e002      	b.n	8009398 <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 8009392:	4b07      	ldr	r3, [pc, #28]	@ (80093b0 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8009394:	61bb      	str	r3, [r7, #24]
      break;
 8009396:	bf00      	nop
  }

  return sysclockfreq;
 8009398:	69bb      	ldr	r3, [r7, #24]
}
 800939a:	4618      	mov	r0, r3
 800939c:	3724      	adds	r7, #36	@ 0x24
 800939e:	46bd      	mov	sp, r7
 80093a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80093a4:	4770      	bx	lr
 80093a6:	bf00      	nop
 80093a8:	58024400 	.word	0x58024400
 80093ac:	03d09000 	.word	0x03d09000
 80093b0:	003d0900 	.word	0x003d0900
 80093b4:	017d7840 	.word	0x017d7840
 80093b8:	46000000 	.word	0x46000000
 80093bc:	4c742400 	.word	0x4c742400
 80093c0:	4a742400 	.word	0x4a742400
 80093c4:	4bbebc20 	.word	0x4bbebc20

080093c8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80093c8:	b580      	push	{r7, lr}
 80093ca:	b082      	sub	sp, #8
 80093cc:	af00      	add	r7, sp, #0
  uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 80093ce:	f7ff fe81 	bl	80090d4 <HAL_RCC_GetSysClockFreq>
 80093d2:	4602      	mov	r2, r0
 80093d4:	4b10      	ldr	r3, [pc, #64]	@ (8009418 <HAL_RCC_GetHCLKFreq+0x50>)
 80093d6:	699b      	ldr	r3, [r3, #24]
 80093d8:	0a1b      	lsrs	r3, r3, #8
 80093da:	f003 030f 	and.w	r3, r3, #15
 80093de:	490f      	ldr	r1, [pc, #60]	@ (800941c <HAL_RCC_GetHCLKFreq+0x54>)
 80093e0:	5ccb      	ldrb	r3, [r1, r3]
 80093e2:	f003 031f 	and.w	r3, r3, #31
 80093e6:	fa22 f303 	lsr.w	r3, r2, r3
 80093ea:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80093ec:	4b0a      	ldr	r3, [pc, #40]	@ (8009418 <HAL_RCC_GetHCLKFreq+0x50>)
 80093ee:	699b      	ldr	r3, [r3, #24]
 80093f0:	f003 030f 	and.w	r3, r3, #15
 80093f4:	4a09      	ldr	r2, [pc, #36]	@ (800941c <HAL_RCC_GetHCLKFreq+0x54>)
 80093f6:	5cd3      	ldrb	r3, [r2, r3]
 80093f8:	f003 031f 	and.w	r3, r3, #31
 80093fc:	687a      	ldr	r2, [r7, #4]
 80093fe:	fa22 f303 	lsr.w	r3, r2, r3
 8009402:	4a07      	ldr	r2, [pc, #28]	@ (8009420 <HAL_RCC_GetHCLKFreq+0x58>)
 8009404:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8009406:	4a07      	ldr	r2, [pc, #28]	@ (8009424 <HAL_RCC_GetHCLKFreq+0x5c>)
 8009408:	687b      	ldr	r3, [r7, #4]
 800940a:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 800940c:	4b04      	ldr	r3, [pc, #16]	@ (8009420 <HAL_RCC_GetHCLKFreq+0x58>)
 800940e:	681b      	ldr	r3, [r3, #0]
}
 8009410:	4618      	mov	r0, r3
 8009412:	3708      	adds	r7, #8
 8009414:	46bd      	mov	sp, r7
 8009416:	bd80      	pop	{r7, pc}
 8009418:	58024400 	.word	0x58024400
 800941c:	080145e0 	.word	0x080145e0
 8009420:	24000050 	.word	0x24000050
 8009424:	2400004c 	.word	0x2400004c

08009428 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8009428:	b580      	push	{r7, lr}
 800942a:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1) >> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 800942c:	f7ff ffcc 	bl	80093c8 <HAL_RCC_GetHCLKFreq>
 8009430:	4602      	mov	r2, r0
 8009432:	4b06      	ldr	r3, [pc, #24]	@ (800944c <HAL_RCC_GetPCLK1Freq+0x24>)
 8009434:	69db      	ldr	r3, [r3, #28]
 8009436:	091b      	lsrs	r3, r3, #4
 8009438:	f003 0307 	and.w	r3, r3, #7
 800943c:	4904      	ldr	r1, [pc, #16]	@ (8009450 <HAL_RCC_GetPCLK1Freq+0x28>)
 800943e:	5ccb      	ldrb	r3, [r1, r3]
 8009440:	f003 031f 	and.w	r3, r3, #31
 8009444:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1) >> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 8009448:	4618      	mov	r0, r3
 800944a:	bd80      	pop	{r7, pc}
 800944c:	58024400 	.word	0x58024400
 8009450:	080145e0 	.word	0x080145e0

08009454 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8009454:	b580      	push	{r7, lr}
 8009456:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2) >> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 8009458:	f7ff ffb6 	bl	80093c8 <HAL_RCC_GetHCLKFreq>
 800945c:	4602      	mov	r2, r0
 800945e:	4b06      	ldr	r3, [pc, #24]	@ (8009478 <HAL_RCC_GetPCLK2Freq+0x24>)
 8009460:	69db      	ldr	r3, [r3, #28]
 8009462:	0a1b      	lsrs	r3, r3, #8
 8009464:	f003 0307 	and.w	r3, r3, #7
 8009468:	4904      	ldr	r1, [pc, #16]	@ (800947c <HAL_RCC_GetPCLK2Freq+0x28>)
 800946a:	5ccb      	ldrb	r3, [r1, r3]
 800946c:	f003 031f 	and.w	r3, r3, #31
 8009470:	fa22 f303 	lsr.w	r3, r2, r3
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2) >> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 8009474:	4618      	mov	r0, r3
 8009476:	bd80      	pop	{r7, pc}
 8009478:	58024400 	.word	0x58024400
 800947c:	080145e0 	.word	0x080145e0

08009480 <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8009480:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8009484:	b0ca      	sub	sp, #296	@ 0x128
 8009486:	af00      	add	r7, sp, #0
 8009488:	f8c7 0114 	str.w	r0, [r7, #276]	@ 0x114
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800948c:	2300      	movs	r3, #0
 800948e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8009492:	2300      	movs	r3, #0
 8009494:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8009498:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800949c:	e9d3 2300 	ldrd	r2, r3, [r3]
 80094a0:	f002 6400 	and.w	r4, r2, #134217728	@ 0x8000000
 80094a4:	2500      	movs	r5, #0
 80094a6:	ea54 0305 	orrs.w	r3, r4, r5
 80094aa:	d049      	beq.n	8009540 <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {

    switch (PeriphClkInit->SpdifrxClockSelection)
 80094ac:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80094b0:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80094b2:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 80094b6:	d02f      	beq.n	8009518 <HAL_RCCEx_PeriphCLKConfig+0x98>
 80094b8:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 80094bc:	d828      	bhi.n	8009510 <HAL_RCCEx_PeriphCLKConfig+0x90>
 80094be:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80094c2:	d01a      	beq.n	80094fa <HAL_RCCEx_PeriphCLKConfig+0x7a>
 80094c4:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80094c8:	d822      	bhi.n	8009510 <HAL_RCCEx_PeriphCLKConfig+0x90>
 80094ca:	2b00      	cmp	r3, #0
 80094cc:	d003      	beq.n	80094d6 <HAL_RCCEx_PeriphCLKConfig+0x56>
 80094ce:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80094d2:	d007      	beq.n	80094e4 <HAL_RCCEx_PeriphCLKConfig+0x64>
 80094d4:	e01c      	b.n	8009510 <HAL_RCCEx_PeriphCLKConfig+0x90>
    {
      case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
        /* Enable PLL1Q Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80094d6:	4bb8      	ldr	r3, [pc, #736]	@ (80097b8 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80094d8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80094da:	4ab7      	ldr	r2, [pc, #732]	@ (80097b8 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80094dc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80094e0:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 80094e2:	e01a      	b.n	800951a <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 80094e4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80094e8:	3308      	adds	r3, #8
 80094ea:	2102      	movs	r1, #2
 80094ec:	4618      	mov	r0, r3
 80094ee:	f002 fb61 	bl	800bbb4 <RCCEx_PLL2_Config>
 80094f2:	4603      	mov	r3, r0
 80094f4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 80094f8:	e00f      	b.n	800951a <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80094fa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80094fe:	3328      	adds	r3, #40	@ 0x28
 8009500:	2102      	movs	r1, #2
 8009502:	4618      	mov	r0, r3
 8009504:	f002 fc08 	bl	800bd18 <RCCEx_PLL3_Config>
 8009508:	4603      	mov	r3, r0
 800950a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 800950e:	e004      	b.n	800951a <HAL_RCCEx_PeriphCLKConfig+0x9a>
        /* Internal OSC clock is used as source of SPDIFRX clock*/
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8009510:	2301      	movs	r3, #1
 8009512:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8009516:	e000      	b.n	800951a <HAL_RCCEx_PeriphCLKConfig+0x9a>
        break;
 8009518:	bf00      	nop
    }

    if (ret == HAL_OK)
 800951a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800951e:	2b00      	cmp	r3, #0
 8009520:	d10a      	bne.n	8009538 <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 8009522:	4ba5      	ldr	r3, [pc, #660]	@ (80097b8 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8009524:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009526:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 800952a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800952e:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8009530:	4aa1      	ldr	r2, [pc, #644]	@ (80097b8 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8009532:	430b      	orrs	r3, r1
 8009534:	6513      	str	r3, [r2, #80]	@ 0x50
 8009536:	e003      	b.n	8009540 <HAL_RCCEx_PeriphCLKConfig+0xc0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009538:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800953c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8009540:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009544:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009548:	f402 7880 	and.w	r8, r2, #256	@ 0x100
 800954c:	f04f 0900 	mov.w	r9, #0
 8009550:	ea58 0309 	orrs.w	r3, r8, r9
 8009554:	d047      	beq.n	80095e6 <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    switch (PeriphClkInit->Sai1ClockSelection)
 8009556:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800955a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800955c:	2b04      	cmp	r3, #4
 800955e:	d82a      	bhi.n	80095b6 <HAL_RCCEx_PeriphCLKConfig+0x136>
 8009560:	a201      	add	r2, pc, #4	@ (adr r2, 8009568 <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 8009562:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009566:	bf00      	nop
 8009568:	0800957d 	.word	0x0800957d
 800956c:	0800958b 	.word	0x0800958b
 8009570:	080095a1 	.word	0x080095a1
 8009574:	080095bf 	.word	0x080095bf
 8009578:	080095bf 	.word	0x080095bf
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800957c:	4b8e      	ldr	r3, [pc, #568]	@ (80097b8 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800957e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009580:	4a8d      	ldr	r2, [pc, #564]	@ (80097b8 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8009582:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8009586:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8009588:	e01a      	b.n	80095c0 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800958a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800958e:	3308      	adds	r3, #8
 8009590:	2100      	movs	r1, #0
 8009592:	4618      	mov	r0, r3
 8009594:	f002 fb0e 	bl	800bbb4 <RCCEx_PLL2_Config>
 8009598:	4603      	mov	r3, r0
 800959a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800959e:	e00f      	b.n	80095c0 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80095a0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80095a4:	3328      	adds	r3, #40	@ 0x28
 80095a6:	2100      	movs	r1, #0
 80095a8:	4618      	mov	r0, r3
 80095aa:	f002 fbb5 	bl	800bd18 <RCCEx_PLL3_Config>
 80095ae:	4603      	mov	r3, r0
 80095b0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80095b4:	e004      	b.n	80095c0 <HAL_RCCEx_PeriphCLKConfig+0x140>
        /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
        /* SAI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80095b6:	2301      	movs	r3, #1
 80095b8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80095bc:	e000      	b.n	80095c0 <HAL_RCCEx_PeriphCLKConfig+0x140>
        break;
 80095be:	bf00      	nop
    }

    if (ret == HAL_OK)
 80095c0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80095c4:	2b00      	cmp	r3, #0
 80095c6:	d10a      	bne.n	80095de <HAL_RCCEx_PeriphCLKConfig+0x15e>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80095c8:	4b7b      	ldr	r3, [pc, #492]	@ (80097b8 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80095ca:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80095cc:	f023 0107 	bic.w	r1, r3, #7
 80095d0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80095d4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80095d6:	4a78      	ldr	r2, [pc, #480]	@ (80097b8 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80095d8:	430b      	orrs	r3, r1
 80095da:	6513      	str	r3, [r2, #80]	@ 0x50
 80095dc:	e003      	b.n	80095e6 <HAL_RCCEx_PeriphCLKConfig+0x166>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80095de:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80095e2:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(SAI3)
  /*---------------------------- SAI2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 80095e6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80095ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 80095ee:	f402 7a00 	and.w	sl, r2, #512	@ 0x200
 80095f2:	f04f 0b00 	mov.w	fp, #0
 80095f6:	ea5a 030b 	orrs.w	r3, sl, fp
 80095fa:	d04c      	beq.n	8009696 <HAL_RCCEx_PeriphCLKConfig+0x216>
  {
    switch (PeriphClkInit->Sai23ClockSelection)
 80095fc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009600:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009602:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8009606:	d030      	beq.n	800966a <HAL_RCCEx_PeriphCLKConfig+0x1ea>
 8009608:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800960c:	d829      	bhi.n	8009662 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 800960e:	2bc0      	cmp	r3, #192	@ 0xc0
 8009610:	d02d      	beq.n	800966e <HAL_RCCEx_PeriphCLKConfig+0x1ee>
 8009612:	2bc0      	cmp	r3, #192	@ 0xc0
 8009614:	d825      	bhi.n	8009662 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 8009616:	2b80      	cmp	r3, #128	@ 0x80
 8009618:	d018      	beq.n	800964c <HAL_RCCEx_PeriphCLKConfig+0x1cc>
 800961a:	2b80      	cmp	r3, #128	@ 0x80
 800961c:	d821      	bhi.n	8009662 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 800961e:	2b00      	cmp	r3, #0
 8009620:	d002      	beq.n	8009628 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
 8009622:	2b40      	cmp	r3, #64	@ 0x40
 8009624:	d007      	beq.n	8009636 <HAL_RCCEx_PeriphCLKConfig+0x1b6>
 8009626:	e01c      	b.n	8009662 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
    {
      case RCC_SAI23CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2/3 */
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8009628:	4b63      	ldr	r3, [pc, #396]	@ (80097b8 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800962a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800962c:	4a62      	ldr	r2, [pc, #392]	@ (80097b8 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800962e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8009632:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8009634:	e01c      	b.n	8009670 <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2/3 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8009636:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800963a:	3308      	adds	r3, #8
 800963c:	2100      	movs	r1, #0
 800963e:	4618      	mov	r0, r3
 8009640:	f002 fab8 	bl	800bbb4 <RCCEx_PLL2_Config>
 8009644:	4603      	mov	r3, r0
 8009646:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 800964a:	e011      	b.n	8009670 <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800964c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009650:	3328      	adds	r3, #40	@ 0x28
 8009652:	2100      	movs	r1, #0
 8009654:	4618      	mov	r0, r3
 8009656:	f002 fb5f 	bl	800bd18 <RCCEx_PLL3_Config>
 800965a:	4603      	mov	r3, r0
 800965c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8009660:	e006      	b.n	8009670 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        /* HSI, HSE, or CSI oscillator is used as source of SAI2/3 clock */
        /* SAI2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8009662:	2301      	movs	r3, #1
 8009664:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8009668:	e002      	b.n	8009670 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 800966a:	bf00      	nop
 800966c:	e000      	b.n	8009670 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 800966e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8009670:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009674:	2b00      	cmp	r3, #0
 8009676:	d10a      	bne.n	800968e <HAL_RCCEx_PeriphCLKConfig+0x20e>
    {
      /* Set the source of SAI2/3 clock*/
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 8009678:	4b4f      	ldr	r3, [pc, #316]	@ (80097b8 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800967a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800967c:	f423 71e0 	bic.w	r1, r3, #448	@ 0x1c0
 8009680:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009684:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009686:	4a4c      	ldr	r2, [pc, #304]	@ (80097b8 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8009688:	430b      	orrs	r3, r1
 800968a:	6513      	str	r3, [r2, #80]	@ 0x50
 800968c:	e003      	b.n	8009696 <HAL_RCCEx_PeriphCLKConfig+0x216>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800968e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009692:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 8009696:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800969a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800969e:	f402 6380 	and.w	r3, r2, #1024	@ 0x400
 80096a2:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
 80096a6:	2300      	movs	r3, #0
 80096a8:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
 80096ac:	e9d7 1242 	ldrd	r1, r2, [r7, #264]	@ 0x108
 80096b0:	460b      	mov	r3, r1
 80096b2:	4313      	orrs	r3, r2
 80096b4:	d053      	beq.n	800975e <HAL_RCCEx_PeriphCLKConfig+0x2de>
  {
    switch (PeriphClkInit->Sai4AClockSelection)
 80096b6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80096ba:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 80096be:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80096c2:	d035      	beq.n	8009730 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
 80096c4:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80096c8:	d82e      	bhi.n	8009728 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 80096ca:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 80096ce:	d031      	beq.n	8009734 <HAL_RCCEx_PeriphCLKConfig+0x2b4>
 80096d0:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 80096d4:	d828      	bhi.n	8009728 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 80096d6:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80096da:	d01a      	beq.n	8009712 <HAL_RCCEx_PeriphCLKConfig+0x292>
 80096dc:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80096e0:	d822      	bhi.n	8009728 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 80096e2:	2b00      	cmp	r3, #0
 80096e4:	d003      	beq.n	80096ee <HAL_RCCEx_PeriphCLKConfig+0x26e>
 80096e6:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80096ea:	d007      	beq.n	80096fc <HAL_RCCEx_PeriphCLKConfig+0x27c>
 80096ec:	e01c      	b.n	8009728 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
    {
      case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80096ee:	4b32      	ldr	r3, [pc, #200]	@ (80097b8 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80096f0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80096f2:	4a31      	ldr	r2, [pc, #196]	@ (80097b8 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80096f4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80096f8:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80096fa:	e01c      	b.n	8009736 <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80096fc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009700:	3308      	adds	r3, #8
 8009702:	2100      	movs	r1, #0
 8009704:	4618      	mov	r0, r3
 8009706:	f002 fa55 	bl	800bbb4 <RCCEx_PLL2_Config>
 800970a:	4603      	mov	r3, r0
 800970c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 8009710:	e011      	b.n	8009736 <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8009712:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009716:	3328      	adds	r3, #40	@ 0x28
 8009718:	2100      	movs	r1, #0
 800971a:	4618      	mov	r0, r3
 800971c:	f002 fafc 	bl	800bd18 <RCCEx_PLL3_Config>
 8009720:	4603      	mov	r3, r0
 8009722:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8009726:	e006      	b.n	8009736 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        /* SAI4A clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 8009728:	2301      	movs	r3, #1
 800972a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800972e:	e002      	b.n	8009736 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 8009730:	bf00      	nop
 8009732:	e000      	b.n	8009736 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 8009734:	bf00      	nop
    }

    if (ret == HAL_OK)
 8009736:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800973a:	2b00      	cmp	r3, #0
 800973c:	d10b      	bne.n	8009756 <HAL_RCCEx_PeriphCLKConfig+0x2d6>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 800973e:	4b1e      	ldr	r3, [pc, #120]	@ (80097b8 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8009740:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009742:	f423 0160 	bic.w	r1, r3, #14680064	@ 0xe00000
 8009746:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800974a:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 800974e:	4a1a      	ldr	r2, [pc, #104]	@ (80097b8 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8009750:	430b      	orrs	r3, r1
 8009752:	6593      	str	r3, [r2, #88]	@ 0x58
 8009754:	e003      	b.n	800975e <HAL_RCCEx_PeriphCLKConfig+0x2de>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009756:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800975a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 800975e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009762:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009766:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 800976a:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 800976e:	2300      	movs	r3, #0
 8009770:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 8009774:	e9d7 1240 	ldrd	r1, r2, [r7, #256]	@ 0x100
 8009778:	460b      	mov	r3, r1
 800977a:	4313      	orrs	r3, r2
 800977c:	d056      	beq.n	800982c <HAL_RCCEx_PeriphCLKConfig+0x3ac>
  {
    switch (PeriphClkInit->Sai4BClockSelection)
 800977e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009782:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8009786:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800978a:	d038      	beq.n	80097fe <HAL_RCCEx_PeriphCLKConfig+0x37e>
 800978c:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8009790:	d831      	bhi.n	80097f6 <HAL_RCCEx_PeriphCLKConfig+0x376>
 8009792:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8009796:	d034      	beq.n	8009802 <HAL_RCCEx_PeriphCLKConfig+0x382>
 8009798:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800979c:	d82b      	bhi.n	80097f6 <HAL_RCCEx_PeriphCLKConfig+0x376>
 800979e:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80097a2:	d01d      	beq.n	80097e0 <HAL_RCCEx_PeriphCLKConfig+0x360>
 80097a4:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80097a8:	d825      	bhi.n	80097f6 <HAL_RCCEx_PeriphCLKConfig+0x376>
 80097aa:	2b00      	cmp	r3, #0
 80097ac:	d006      	beq.n	80097bc <HAL_RCCEx_PeriphCLKConfig+0x33c>
 80097ae:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80097b2:	d00a      	beq.n	80097ca <HAL_RCCEx_PeriphCLKConfig+0x34a>
 80097b4:	e01f      	b.n	80097f6 <HAL_RCCEx_PeriphCLKConfig+0x376>
 80097b6:	bf00      	nop
 80097b8:	58024400 	.word	0x58024400
    {
      case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80097bc:	4ba2      	ldr	r3, [pc, #648]	@ (8009a48 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80097be:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80097c0:	4aa1      	ldr	r2, [pc, #644]	@ (8009a48 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80097c2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80097c6:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80097c8:	e01c      	b.n	8009804 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80097ca:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80097ce:	3308      	adds	r3, #8
 80097d0:	2100      	movs	r1, #0
 80097d2:	4618      	mov	r0, r3
 80097d4:	f002 f9ee 	bl	800bbb4 <RCCEx_PLL2_Config>
 80097d8:	4603      	mov	r3, r0
 80097da:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 80097de:	e011      	b.n	8009804 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80097e0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80097e4:	3328      	adds	r3, #40	@ 0x28
 80097e6:	2100      	movs	r1, #0
 80097e8:	4618      	mov	r0, r3
 80097ea:	f002 fa95 	bl	800bd18 <RCCEx_PLL3_Config>
 80097ee:	4603      	mov	r3, r0
 80097f0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80097f4:	e006      	b.n	8009804 <HAL_RCCEx_PeriphCLKConfig+0x384>
        /* SAI4B clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 80097f6:	2301      	movs	r3, #1
 80097f8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80097fc:	e002      	b.n	8009804 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 80097fe:	bf00      	nop
 8009800:	e000      	b.n	8009804 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 8009802:	bf00      	nop
    }

    if (ret == HAL_OK)
 8009804:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009808:	2b00      	cmp	r3, #0
 800980a:	d10b      	bne.n	8009824 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 800980c:	4b8e      	ldr	r3, [pc, #568]	@ (8009a48 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800980e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009810:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 8009814:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009818:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 800981c:	4a8a      	ldr	r2, [pc, #552]	@ (8009a48 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800981e:	430b      	orrs	r3, r1
 8009820:	6593      	str	r3, [r2, #88]	@ 0x58
 8009822:	e003      	b.n	800982c <HAL_RCCEx_PeriphCLKConfig+0x3ac>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009824:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009828:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI4*/

#if defined(QUADSPI)
  /*---------------------------- QSPI configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 800982c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009830:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009834:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 8009838:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 800983c:	2300      	movs	r3, #0
 800983e:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 8009842:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	@ 0xf8
 8009846:	460b      	mov	r3, r1
 8009848:	4313      	orrs	r3, r2
 800984a:	d03a      	beq.n	80098c2 <HAL_RCCEx_PeriphCLKConfig+0x442>
  {
    switch (PeriphClkInit->QspiClockSelection)
 800984c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009850:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009852:	2b30      	cmp	r3, #48	@ 0x30
 8009854:	d01f      	beq.n	8009896 <HAL_RCCEx_PeriphCLKConfig+0x416>
 8009856:	2b30      	cmp	r3, #48	@ 0x30
 8009858:	d819      	bhi.n	800988e <HAL_RCCEx_PeriphCLKConfig+0x40e>
 800985a:	2b20      	cmp	r3, #32
 800985c:	d00c      	beq.n	8009878 <HAL_RCCEx_PeriphCLKConfig+0x3f8>
 800985e:	2b20      	cmp	r3, #32
 8009860:	d815      	bhi.n	800988e <HAL_RCCEx_PeriphCLKConfig+0x40e>
 8009862:	2b00      	cmp	r3, #0
 8009864:	d019      	beq.n	800989a <HAL_RCCEx_PeriphCLKConfig+0x41a>
 8009866:	2b10      	cmp	r3, #16
 8009868:	d111      	bne.n	800988e <HAL_RCCEx_PeriphCLKConfig+0x40e>
    {
      case RCC_QSPICLKSOURCE_PLL:      /* PLL is used as clock source for QSPI*/
        /* Enable QSPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800986a:	4b77      	ldr	r3, [pc, #476]	@ (8009a48 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800986c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800986e:	4a76      	ldr	r2, [pc, #472]	@ (8009a48 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8009870:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8009874:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* QSPI clock source configuration done later after clock selection check */
        break;
 8009876:	e011      	b.n	800989c <HAL_RCCEx_PeriphCLKConfig+0x41c>

      case RCC_QSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for QSPI*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8009878:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800987c:	3308      	adds	r3, #8
 800987e:	2102      	movs	r1, #2
 8009880:	4618      	mov	r0, r3
 8009882:	f002 f997 	bl	800bbb4 <RCCEx_PLL2_Config>
 8009886:	4603      	mov	r3, r0
 8009888:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* QSPI clock source configuration done later after clock selection check */
        break;
 800988c:	e006      	b.n	800989c <HAL_RCCEx_PeriphCLKConfig+0x41c>
      case RCC_QSPICLKSOURCE_D1HCLK:
        /* Domain1 HCLK  clock selected as QSPI kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 800988e:	2301      	movs	r3, #1
 8009890:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8009894:	e002      	b.n	800989c <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 8009896:	bf00      	nop
 8009898:	e000      	b.n	800989c <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 800989a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800989c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80098a0:	2b00      	cmp	r3, #0
 80098a2:	d10a      	bne.n	80098ba <HAL_RCCEx_PeriphCLKConfig+0x43a>
    {
      /* Set the source of QSPI clock*/
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 80098a4:	4b68      	ldr	r3, [pc, #416]	@ (8009a48 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80098a6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80098a8:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 80098ac:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80098b0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80098b2:	4a65      	ldr	r2, [pc, #404]	@ (8009a48 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80098b4:	430b      	orrs	r3, r1
 80098b6:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80098b8:	e003      	b.n	80098c2 <HAL_RCCEx_PeriphCLKConfig+0x442>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80098ba:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80098be:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 80098c2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80098c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80098ca:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 80098ce:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 80098d2:	2300      	movs	r3, #0
 80098d4:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 80098d8:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	@ 0xf0
 80098dc:	460b      	mov	r3, r1
 80098de:	4313      	orrs	r3, r2
 80098e0:	d051      	beq.n	8009986 <HAL_RCCEx_PeriphCLKConfig+0x506>
  {
    switch (PeriphClkInit->Spi123ClockSelection)
 80098e2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80098e6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80098e8:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80098ec:	d035      	beq.n	800995a <HAL_RCCEx_PeriphCLKConfig+0x4da>
 80098ee:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80098f2:	d82e      	bhi.n	8009952 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 80098f4:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80098f8:	d031      	beq.n	800995e <HAL_RCCEx_PeriphCLKConfig+0x4de>
 80098fa:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80098fe:	d828      	bhi.n	8009952 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8009900:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8009904:	d01a      	beq.n	800993c <HAL_RCCEx_PeriphCLKConfig+0x4bc>
 8009906:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800990a:	d822      	bhi.n	8009952 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 800990c:	2b00      	cmp	r3, #0
 800990e:	d003      	beq.n	8009918 <HAL_RCCEx_PeriphCLKConfig+0x498>
 8009910:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8009914:	d007      	beq.n	8009926 <HAL_RCCEx_PeriphCLKConfig+0x4a6>
 8009916:	e01c      	b.n	8009952 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
    {
      case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8009918:	4b4b      	ldr	r3, [pc, #300]	@ (8009a48 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800991a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800991c:	4a4a      	ldr	r2, [pc, #296]	@ (8009a48 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800991e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8009922:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8009924:	e01c      	b.n	8009960 <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8009926:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800992a:	3308      	adds	r3, #8
 800992c:	2100      	movs	r1, #0
 800992e:	4618      	mov	r0, r3
 8009930:	f002 f940 	bl	800bbb4 <RCCEx_PLL2_Config>
 8009934:	4603      	mov	r3, r0
 8009936:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 800993a:	e011      	b.n	8009960 <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800993c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009940:	3328      	adds	r3, #40	@ 0x28
 8009942:	2100      	movs	r1, #0
 8009944:	4618      	mov	r0, r3
 8009946:	f002 f9e7 	bl	800bd18 <RCCEx_PLL3_Config>
 800994a:	4603      	mov	r3, r0
 800994c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8009950:	e006      	b.n	8009960 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8009952:	2301      	movs	r3, #1
 8009954:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8009958:	e002      	b.n	8009960 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 800995a:	bf00      	nop
 800995c:	e000      	b.n	8009960 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 800995e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8009960:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009964:	2b00      	cmp	r3, #0
 8009966:	d10a      	bne.n	800997e <HAL_RCCEx_PeriphCLKConfig+0x4fe>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 8009968:	4b37      	ldr	r3, [pc, #220]	@ (8009a48 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800996a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800996c:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 8009970:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009974:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009976:	4a34      	ldr	r2, [pc, #208]	@ (8009a48 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8009978:	430b      	orrs	r3, r1
 800997a:	6513      	str	r3, [r2, #80]	@ 0x50
 800997c:	e003      	b.n	8009986 <HAL_RCCEx_PeriphCLKConfig+0x506>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800997e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009982:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 8009986:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800998a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800998e:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 8009992:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8009996:	2300      	movs	r3, #0
 8009998:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 800999c:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	@ 0xe8
 80099a0:	460b      	mov	r3, r1
 80099a2:	4313      	orrs	r3, r2
 80099a4:	d056      	beq.n	8009a54 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
  {
    switch (PeriphClkInit->Spi45ClockSelection)
 80099a6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80099aa:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80099ac:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80099b0:	d033      	beq.n	8009a1a <HAL_RCCEx_PeriphCLKConfig+0x59a>
 80099b2:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80099b6:	d82c      	bhi.n	8009a12 <HAL_RCCEx_PeriphCLKConfig+0x592>
 80099b8:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80099bc:	d02f      	beq.n	8009a1e <HAL_RCCEx_PeriphCLKConfig+0x59e>
 80099be:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80099c2:	d826      	bhi.n	8009a12 <HAL_RCCEx_PeriphCLKConfig+0x592>
 80099c4:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 80099c8:	d02b      	beq.n	8009a22 <HAL_RCCEx_PeriphCLKConfig+0x5a2>
 80099ca:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 80099ce:	d820      	bhi.n	8009a12 <HAL_RCCEx_PeriphCLKConfig+0x592>
 80099d0:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80099d4:	d012      	beq.n	80099fc <HAL_RCCEx_PeriphCLKConfig+0x57c>
 80099d6:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80099da:	d81a      	bhi.n	8009a12 <HAL_RCCEx_PeriphCLKConfig+0x592>
 80099dc:	2b00      	cmp	r3, #0
 80099de:	d022      	beq.n	8009a26 <HAL_RCCEx_PeriphCLKConfig+0x5a6>
 80099e0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80099e4:	d115      	bne.n	8009a12 <HAL_RCCEx_PeriphCLKConfig+0x592>
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80099e6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80099ea:	3308      	adds	r3, #8
 80099ec:	2101      	movs	r1, #1
 80099ee:	4618      	mov	r0, r3
 80099f0:	f002 f8e0 	bl	800bbb4 <RCCEx_PLL2_Config>
 80099f4:	4603      	mov	r3, r0
 80099f6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 80099fa:	e015      	b.n	8009a28 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
      case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80099fc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009a00:	3328      	adds	r3, #40	@ 0x28
 8009a02:	2101      	movs	r1, #1
 8009a04:	4618      	mov	r0, r3
 8009a06:	f002 f987 	bl	800bd18 <RCCEx_PLL3_Config>
 8009a0a:	4603      	mov	r3, r0
 8009a0c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 8009a10:	e00a      	b.n	8009a28 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        /* HSE,  oscillator is used as source of SPI4/5 clock */
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8009a12:	2301      	movs	r3, #1
 8009a14:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8009a18:	e006      	b.n	8009a28 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8009a1a:	bf00      	nop
 8009a1c:	e004      	b.n	8009a28 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8009a1e:	bf00      	nop
 8009a20:	e002      	b.n	8009a28 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8009a22:	bf00      	nop
 8009a24:	e000      	b.n	8009a28 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8009a26:	bf00      	nop
    }

    if (ret == HAL_OK)
 8009a28:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009a2c:	2b00      	cmp	r3, #0
 8009a2e:	d10d      	bne.n	8009a4c <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 8009a30:	4b05      	ldr	r3, [pc, #20]	@ (8009a48 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8009a32:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009a34:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 8009a38:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009a3c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8009a3e:	4a02      	ldr	r2, [pc, #8]	@ (8009a48 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8009a40:	430b      	orrs	r3, r1
 8009a42:	6513      	str	r3, [r2, #80]	@ 0x50
 8009a44:	e006      	b.n	8009a54 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
 8009a46:	bf00      	nop
 8009a48:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009a4c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009a50:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 8009a54:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009a58:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009a5c:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 8009a60:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8009a64:	2300      	movs	r3, #0
 8009a66:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8009a6a:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	@ 0xe0
 8009a6e:	460b      	mov	r3, r1
 8009a70:	4313      	orrs	r3, r2
 8009a72:	d055      	beq.n	8009b20 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
  {
    switch (PeriphClkInit->Spi6ClockSelection)
 8009a74:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009a78:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8009a7c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8009a80:	d033      	beq.n	8009aea <HAL_RCCEx_PeriphCLKConfig+0x66a>
 8009a82:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8009a86:	d82c      	bhi.n	8009ae2 <HAL_RCCEx_PeriphCLKConfig+0x662>
 8009a88:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009a8c:	d02f      	beq.n	8009aee <HAL_RCCEx_PeriphCLKConfig+0x66e>
 8009a8e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009a92:	d826      	bhi.n	8009ae2 <HAL_RCCEx_PeriphCLKConfig+0x662>
 8009a94:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8009a98:	d02b      	beq.n	8009af2 <HAL_RCCEx_PeriphCLKConfig+0x672>
 8009a9a:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8009a9e:	d820      	bhi.n	8009ae2 <HAL_RCCEx_PeriphCLKConfig+0x662>
 8009aa0:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8009aa4:	d012      	beq.n	8009acc <HAL_RCCEx_PeriphCLKConfig+0x64c>
 8009aa6:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8009aaa:	d81a      	bhi.n	8009ae2 <HAL_RCCEx_PeriphCLKConfig+0x662>
 8009aac:	2b00      	cmp	r3, #0
 8009aae:	d022      	beq.n	8009af6 <HAL_RCCEx_PeriphCLKConfig+0x676>
 8009ab0:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8009ab4:	d115      	bne.n	8009ae2 <HAL_RCCEx_PeriphCLKConfig+0x662>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8009ab6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009aba:	3308      	adds	r3, #8
 8009abc:	2101      	movs	r1, #1
 8009abe:	4618      	mov	r0, r3
 8009ac0:	f002 f878 	bl	800bbb4 <RCCEx_PLL2_Config>
 8009ac4:	4603      	mov	r3, r0
 8009ac6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8009aca:	e015      	b.n	8009af8 <HAL_RCCEx_PeriphCLKConfig+0x678>
      case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8009acc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009ad0:	3328      	adds	r3, #40	@ 0x28
 8009ad2:	2101      	movs	r1, #1
 8009ad4:	4618      	mov	r0, r3
 8009ad6:	f002 f91f 	bl	800bd18 <RCCEx_PLL3_Config>
 8009ada:	4603      	mov	r3, r0
 8009adc:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8009ae0:	e00a      	b.n	8009af8 <HAL_RCCEx_PeriphCLKConfig+0x678>
        /* SPI6 clock source configuration done later after clock selection check */
        break;
#endif

      default:
        ret = HAL_ERROR;
 8009ae2:	2301      	movs	r3, #1
 8009ae4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8009ae8:	e006      	b.n	8009af8 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8009aea:	bf00      	nop
 8009aec:	e004      	b.n	8009af8 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8009aee:	bf00      	nop
 8009af0:	e002      	b.n	8009af8 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8009af2:	bf00      	nop
 8009af4:	e000      	b.n	8009af8 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8009af6:	bf00      	nop
    }

    if (ret == HAL_OK)
 8009af8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009afc:	2b00      	cmp	r3, #0
 8009afe:	d10b      	bne.n	8009b18 <HAL_RCCEx_PeriphCLKConfig+0x698>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 8009b00:	4ba3      	ldr	r3, [pc, #652]	@ (8009d90 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8009b02:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009b04:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 8009b08:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009b0c:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8009b10:	4a9f      	ldr	r2, [pc, #636]	@ (8009d90 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8009b12:	430b      	orrs	r3, r1
 8009b14:	6593      	str	r3, [r2, #88]	@ 0x58
 8009b16:	e003      	b.n	8009b20 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009b18:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009b1c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8009b20:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009b24:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009b28:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 8009b2c:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8009b30:	2300      	movs	r3, #0
 8009b32:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 8009b36:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8009b3a:	460b      	mov	r3, r1
 8009b3c:	4313      	orrs	r3, r2
 8009b3e:	d037      	beq.n	8009bb0 <HAL_RCCEx_PeriphCLKConfig+0x730>
  {
    switch (PeriphClkInit->FdcanClockSelection)
 8009b40:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009b44:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8009b46:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8009b4a:	d00e      	beq.n	8009b6a <HAL_RCCEx_PeriphCLKConfig+0x6ea>
 8009b4c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8009b50:	d816      	bhi.n	8009b80 <HAL_RCCEx_PeriphCLKConfig+0x700>
 8009b52:	2b00      	cmp	r3, #0
 8009b54:	d018      	beq.n	8009b88 <HAL_RCCEx_PeriphCLKConfig+0x708>
 8009b56:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8009b5a:	d111      	bne.n	8009b80 <HAL_RCCEx_PeriphCLKConfig+0x700>
    {
      case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
        /* Enable FDCAN Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8009b5c:	4b8c      	ldr	r3, [pc, #560]	@ (8009d90 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8009b5e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009b60:	4a8b      	ldr	r2, [pc, #556]	@ (8009d90 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8009b62:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8009b66:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 8009b68:	e00f      	b.n	8009b8a <HAL_RCCEx_PeriphCLKConfig+0x70a>

      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8009b6a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009b6e:	3308      	adds	r3, #8
 8009b70:	2101      	movs	r1, #1
 8009b72:	4618      	mov	r0, r3
 8009b74:	f002 f81e 	bl	800bbb4 <RCCEx_PLL2_Config>
 8009b78:	4603      	mov	r3, r0
 8009b7a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 8009b7e:	e004      	b.n	8009b8a <HAL_RCCEx_PeriphCLKConfig+0x70a>
        /* HSE is used as clock source for FDCAN*/
        /* FDCAN clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8009b80:	2301      	movs	r3, #1
 8009b82:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8009b86:	e000      	b.n	8009b8a <HAL_RCCEx_PeriphCLKConfig+0x70a>
        break;
 8009b88:	bf00      	nop
    }

    if (ret == HAL_OK)
 8009b8a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009b8e:	2b00      	cmp	r3, #0
 8009b90:	d10a      	bne.n	8009ba8 <HAL_RCCEx_PeriphCLKConfig+0x728>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8009b92:	4b7f      	ldr	r3, [pc, #508]	@ (8009d90 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8009b94:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009b96:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 8009b9a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009b9e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8009ba0:	4a7b      	ldr	r2, [pc, #492]	@ (8009d90 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8009ba2:	430b      	orrs	r3, r1
 8009ba4:	6513      	str	r3, [r2, #80]	@ 0x50
 8009ba6:	e003      	b.n	8009bb0 <HAL_RCCEx_PeriphCLKConfig+0x730>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009ba8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009bac:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 8009bb0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009bb4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009bb8:	f002 7380 	and.w	r3, r2, #16777216	@ 0x1000000
 8009bbc:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8009bc0:	2300      	movs	r3, #0
 8009bc2:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 8009bc6:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	@ 0xd0
 8009bca:	460b      	mov	r3, r1
 8009bcc:	4313      	orrs	r3, r2
 8009bce:	d039      	beq.n	8009c44 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
  {
    switch (PeriphClkInit->FmcClockSelection)
 8009bd0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009bd4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8009bd6:	2b03      	cmp	r3, #3
 8009bd8:	d81c      	bhi.n	8009c14 <HAL_RCCEx_PeriphCLKConfig+0x794>
 8009bda:	a201      	add	r2, pc, #4	@ (adr r2, 8009be0 <HAL_RCCEx_PeriphCLKConfig+0x760>)
 8009bdc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009be0:	08009c1d 	.word	0x08009c1d
 8009be4:	08009bf1 	.word	0x08009bf1
 8009be8:	08009bff 	.word	0x08009bff
 8009bec:	08009c1d 	.word	0x08009c1d
    {
      case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
        /* Enable FMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8009bf0:	4b67      	ldr	r3, [pc, #412]	@ (8009d90 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8009bf2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009bf4:	4a66      	ldr	r2, [pc, #408]	@ (8009d90 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8009bf6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8009bfa:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FMC clock source configuration done later after clock selection check */
        break;
 8009bfc:	e00f      	b.n	8009c1e <HAL_RCCEx_PeriphCLKConfig+0x79e>

      case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8009bfe:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009c02:	3308      	adds	r3, #8
 8009c04:	2102      	movs	r1, #2
 8009c06:	4618      	mov	r0, r3
 8009c08:	f001 ffd4 	bl	800bbb4 <RCCEx_PLL2_Config>
 8009c0c:	4603      	mov	r3, r0
 8009c0e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FMC clock source configuration done later after clock selection check */
        break;
 8009c12:	e004      	b.n	8009c1e <HAL_RCCEx_PeriphCLKConfig+0x79e>
      case RCC_FMCCLKSOURCE_HCLK:
        /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 8009c14:	2301      	movs	r3, #1
 8009c16:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8009c1a:	e000      	b.n	8009c1e <HAL_RCCEx_PeriphCLKConfig+0x79e>
        break;
 8009c1c:	bf00      	nop
    }

    if (ret == HAL_OK)
 8009c1e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009c22:	2b00      	cmp	r3, #0
 8009c24:	d10a      	bne.n	8009c3c <HAL_RCCEx_PeriphCLKConfig+0x7bc>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 8009c26:	4b5a      	ldr	r3, [pc, #360]	@ (8009d90 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8009c28:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009c2a:	f023 0103 	bic.w	r1, r3, #3
 8009c2e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009c32:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8009c34:	4a56      	ldr	r2, [pc, #344]	@ (8009d90 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8009c36:	430b      	orrs	r3, r1
 8009c38:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8009c3a:	e003      	b.n	8009c44 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009c3c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009c40:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8009c44:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009c48:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009c4c:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 8009c50:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8009c54:	2300      	movs	r3, #0
 8009c56:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8009c5a:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 8009c5e:	460b      	mov	r3, r1
 8009c60:	4313      	orrs	r3, r2
 8009c62:	f000 809f 	beq.w	8009da4 <HAL_RCCEx_PeriphCLKConfig+0x924>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8009c66:	4b4b      	ldr	r3, [pc, #300]	@ (8009d94 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8009c68:	681b      	ldr	r3, [r3, #0]
 8009c6a:	4a4a      	ldr	r2, [pc, #296]	@ (8009d94 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8009c6c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8009c70:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8009c72:	f7fa fed9 	bl	8004a28 <HAL_GetTick>
 8009c76:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8009c7a:	e00b      	b.n	8009c94 <HAL_RCCEx_PeriphCLKConfig+0x814>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8009c7c:	f7fa fed4 	bl	8004a28 <HAL_GetTick>
 8009c80:	4602      	mov	r2, r0
 8009c82:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8009c86:	1ad3      	subs	r3, r2, r3
 8009c88:	2b64      	cmp	r3, #100	@ 0x64
 8009c8a:	d903      	bls.n	8009c94 <HAL_RCCEx_PeriphCLKConfig+0x814>
      {
        ret = HAL_TIMEOUT;
 8009c8c:	2303      	movs	r3, #3
 8009c8e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8009c92:	e005      	b.n	8009ca0 <HAL_RCCEx_PeriphCLKConfig+0x820>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8009c94:	4b3f      	ldr	r3, [pc, #252]	@ (8009d94 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8009c96:	681b      	ldr	r3, [r3, #0]
 8009c98:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009c9c:	2b00      	cmp	r3, #0
 8009c9e:	d0ed      	beq.n	8009c7c <HAL_RCCEx_PeriphCLKConfig+0x7fc>
      }
    }

    if (ret == HAL_OK)
 8009ca0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009ca4:	2b00      	cmp	r3, #0
 8009ca6:	d179      	bne.n	8009d9c <HAL_RCCEx_PeriphCLKConfig+0x91c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 8009ca8:	4b39      	ldr	r3, [pc, #228]	@ (8009d90 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8009caa:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8009cac:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009cb0:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8009cb4:	4053      	eors	r3, r2
 8009cb6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8009cba:	2b00      	cmp	r3, #0
 8009cbc:	d015      	beq.n	8009cea <HAL_RCCEx_PeriphCLKConfig+0x86a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8009cbe:	4b34      	ldr	r3, [pc, #208]	@ (8009d90 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8009cc0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8009cc2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8009cc6:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8009cca:	4b31      	ldr	r3, [pc, #196]	@ (8009d90 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8009ccc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8009cce:	4a30      	ldr	r2, [pc, #192]	@ (8009d90 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8009cd0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8009cd4:	6713      	str	r3, [r2, #112]	@ 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 8009cd6:	4b2e      	ldr	r3, [pc, #184]	@ (8009d90 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8009cd8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8009cda:	4a2d      	ldr	r2, [pc, #180]	@ (8009d90 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8009cdc:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8009ce0:	6713      	str	r3, [r2, #112]	@ 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 8009ce2:	4a2b      	ldr	r2, [pc, #172]	@ (8009d90 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8009ce4:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8009ce8:	6713      	str	r3, [r2, #112]	@ 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 8009cea:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009cee:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8009cf2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8009cf6:	d118      	bne.n	8009d2a <HAL_RCCEx_PeriphCLKConfig+0x8aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009cf8:	f7fa fe96 	bl	8004a28 <HAL_GetTick>
 8009cfc:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8009d00:	e00d      	b.n	8009d1e <HAL_RCCEx_PeriphCLKConfig+0x89e>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8009d02:	f7fa fe91 	bl	8004a28 <HAL_GetTick>
 8009d06:	4602      	mov	r2, r0
 8009d08:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8009d0c:	1ad2      	subs	r2, r2, r3
 8009d0e:	f241 3388 	movw	r3, #5000	@ 0x1388
 8009d12:	429a      	cmp	r2, r3
 8009d14:	d903      	bls.n	8009d1e <HAL_RCCEx_PeriphCLKConfig+0x89e>
          {
            ret = HAL_TIMEOUT;
 8009d16:	2303      	movs	r3, #3
 8009d18:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
            break;
 8009d1c:	e005      	b.n	8009d2a <HAL_RCCEx_PeriphCLKConfig+0x8aa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8009d1e:	4b1c      	ldr	r3, [pc, #112]	@ (8009d90 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8009d20:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8009d22:	f003 0302 	and.w	r3, r3, #2
 8009d26:	2b00      	cmp	r3, #0
 8009d28:	d0eb      	beq.n	8009d02 <HAL_RCCEx_PeriphCLKConfig+0x882>
          }
        }
      }

      if (ret == HAL_OK)
 8009d2a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009d2e:	2b00      	cmp	r3, #0
 8009d30:	d129      	bne.n	8009d86 <HAL_RCCEx_PeriphCLKConfig+0x906>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8009d32:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009d36:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8009d3a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8009d3e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8009d42:	d10e      	bne.n	8009d62 <HAL_RCCEx_PeriphCLKConfig+0x8e2>
 8009d44:	4b12      	ldr	r3, [pc, #72]	@ (8009d90 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8009d46:	691b      	ldr	r3, [r3, #16]
 8009d48:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
 8009d4c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009d50:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8009d54:	091a      	lsrs	r2, r3, #4
 8009d56:	4b10      	ldr	r3, [pc, #64]	@ (8009d98 <HAL_RCCEx_PeriphCLKConfig+0x918>)
 8009d58:	4013      	ands	r3, r2
 8009d5a:	4a0d      	ldr	r2, [pc, #52]	@ (8009d90 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8009d5c:	430b      	orrs	r3, r1
 8009d5e:	6113      	str	r3, [r2, #16]
 8009d60:	e005      	b.n	8009d6e <HAL_RCCEx_PeriphCLKConfig+0x8ee>
 8009d62:	4b0b      	ldr	r3, [pc, #44]	@ (8009d90 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8009d64:	691b      	ldr	r3, [r3, #16]
 8009d66:	4a0a      	ldr	r2, [pc, #40]	@ (8009d90 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8009d68:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8009d6c:	6113      	str	r3, [r2, #16]
 8009d6e:	4b08      	ldr	r3, [pc, #32]	@ (8009d90 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8009d70:	6f19      	ldr	r1, [r3, #112]	@ 0x70
 8009d72:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009d76:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8009d7a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8009d7e:	4a04      	ldr	r2, [pc, #16]	@ (8009d90 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8009d80:	430b      	orrs	r3, r1
 8009d82:	6713      	str	r3, [r2, #112]	@ 0x70
 8009d84:	e00e      	b.n	8009da4 <HAL_RCCEx_PeriphCLKConfig+0x924>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8009d86:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009d8a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
 8009d8e:	e009      	b.n	8009da4 <HAL_RCCEx_PeriphCLKConfig+0x924>
 8009d90:	58024400 	.word	0x58024400
 8009d94:	58024800 	.word	0x58024800
 8009d98:	00ffffcf 	.word	0x00ffffcf
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009d9c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009da0:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 8009da4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009da8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009dac:	f002 0301 	and.w	r3, r2, #1
 8009db0:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8009db4:	2300      	movs	r3, #0
 8009db6:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8009dba:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8009dbe:	460b      	mov	r3, r1
 8009dc0:	4313      	orrs	r3, r2
 8009dc2:	f000 8089 	beq.w	8009ed8 <HAL_RCCEx_PeriphCLKConfig+0xa58>
  {
    switch (PeriphClkInit->Usart16ClockSelection)
 8009dc6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009dca:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8009dcc:	2b28      	cmp	r3, #40	@ 0x28
 8009dce:	d86b      	bhi.n	8009ea8 <HAL_RCCEx_PeriphCLKConfig+0xa28>
 8009dd0:	a201      	add	r2, pc, #4	@ (adr r2, 8009dd8 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 8009dd2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009dd6:	bf00      	nop
 8009dd8:	08009eb1 	.word	0x08009eb1
 8009ddc:	08009ea9 	.word	0x08009ea9
 8009de0:	08009ea9 	.word	0x08009ea9
 8009de4:	08009ea9 	.word	0x08009ea9
 8009de8:	08009ea9 	.word	0x08009ea9
 8009dec:	08009ea9 	.word	0x08009ea9
 8009df0:	08009ea9 	.word	0x08009ea9
 8009df4:	08009ea9 	.word	0x08009ea9
 8009df8:	08009e7d 	.word	0x08009e7d
 8009dfc:	08009ea9 	.word	0x08009ea9
 8009e00:	08009ea9 	.word	0x08009ea9
 8009e04:	08009ea9 	.word	0x08009ea9
 8009e08:	08009ea9 	.word	0x08009ea9
 8009e0c:	08009ea9 	.word	0x08009ea9
 8009e10:	08009ea9 	.word	0x08009ea9
 8009e14:	08009ea9 	.word	0x08009ea9
 8009e18:	08009e93 	.word	0x08009e93
 8009e1c:	08009ea9 	.word	0x08009ea9
 8009e20:	08009ea9 	.word	0x08009ea9
 8009e24:	08009ea9 	.word	0x08009ea9
 8009e28:	08009ea9 	.word	0x08009ea9
 8009e2c:	08009ea9 	.word	0x08009ea9
 8009e30:	08009ea9 	.word	0x08009ea9
 8009e34:	08009ea9 	.word	0x08009ea9
 8009e38:	08009eb1 	.word	0x08009eb1
 8009e3c:	08009ea9 	.word	0x08009ea9
 8009e40:	08009ea9 	.word	0x08009ea9
 8009e44:	08009ea9 	.word	0x08009ea9
 8009e48:	08009ea9 	.word	0x08009ea9
 8009e4c:	08009ea9 	.word	0x08009ea9
 8009e50:	08009ea9 	.word	0x08009ea9
 8009e54:	08009ea9 	.word	0x08009ea9
 8009e58:	08009eb1 	.word	0x08009eb1
 8009e5c:	08009ea9 	.word	0x08009ea9
 8009e60:	08009ea9 	.word	0x08009ea9
 8009e64:	08009ea9 	.word	0x08009ea9
 8009e68:	08009ea9 	.word	0x08009ea9
 8009e6c:	08009ea9 	.word	0x08009ea9
 8009e70:	08009ea9 	.word	0x08009ea9
 8009e74:	08009ea9 	.word	0x08009ea9
 8009e78:	08009eb1 	.word	0x08009eb1
      case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8009e7c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009e80:	3308      	adds	r3, #8
 8009e82:	2101      	movs	r1, #1
 8009e84:	4618      	mov	r0, r3
 8009e86:	f001 fe95 	bl	800bbb4 <RCCEx_PLL2_Config>
 8009e8a:	4603      	mov	r3, r0
 8009e8c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 8009e90:	e00f      	b.n	8009eb2 <HAL_RCCEx_PeriphCLKConfig+0xa32>

      case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8009e92:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009e96:	3328      	adds	r3, #40	@ 0x28
 8009e98:	2101      	movs	r1, #1
 8009e9a:	4618      	mov	r0, r3
 8009e9c:	f001 ff3c 	bl	800bd18 <RCCEx_PLL3_Config>
 8009ea0:	4603      	mov	r3, r0
 8009ea2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 8009ea6:	e004      	b.n	8009eb2 <HAL_RCCEx_PeriphCLKConfig+0xa32>
        /* LSE,  oscillator is used as source of USART1/6 clock */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8009ea8:	2301      	movs	r3, #1
 8009eaa:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8009eae:	e000      	b.n	8009eb2 <HAL_RCCEx_PeriphCLKConfig+0xa32>
        break;
 8009eb0:	bf00      	nop
    }

    if (ret == HAL_OK)
 8009eb2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009eb6:	2b00      	cmp	r3, #0
 8009eb8:	d10a      	bne.n	8009ed0 <HAL_RCCEx_PeriphCLKConfig+0xa50>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 8009eba:	4bbf      	ldr	r3, [pc, #764]	@ (800a1b8 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8009ebc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009ebe:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 8009ec2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009ec6:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8009ec8:	4abb      	ldr	r2, [pc, #748]	@ (800a1b8 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8009eca:	430b      	orrs	r3, r1
 8009ecc:	6553      	str	r3, [r2, #84]	@ 0x54
 8009ece:	e003      	b.n	8009ed8 <HAL_RCCEx_PeriphCLKConfig+0xa58>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009ed0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009ed4:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 8009ed8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009edc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009ee0:	f002 0302 	and.w	r3, r2, #2
 8009ee4:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8009ee8:	2300      	movs	r3, #0
 8009eea:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 8009eee:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 8009ef2:	460b      	mov	r3, r1
 8009ef4:	4313      	orrs	r3, r2
 8009ef6:	d041      	beq.n	8009f7c <HAL_RCCEx_PeriphCLKConfig+0xafc>
  {
    switch (PeriphClkInit->Usart234578ClockSelection)
 8009ef8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009efc:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8009efe:	2b05      	cmp	r3, #5
 8009f00:	d824      	bhi.n	8009f4c <HAL_RCCEx_PeriphCLKConfig+0xacc>
 8009f02:	a201      	add	r2, pc, #4	@ (adr r2, 8009f08 <HAL_RCCEx_PeriphCLKConfig+0xa88>)
 8009f04:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009f08:	08009f55 	.word	0x08009f55
 8009f0c:	08009f21 	.word	0x08009f21
 8009f10:	08009f37 	.word	0x08009f37
 8009f14:	08009f55 	.word	0x08009f55
 8009f18:	08009f55 	.word	0x08009f55
 8009f1c:	08009f55 	.word	0x08009f55
      case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8009f20:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009f24:	3308      	adds	r3, #8
 8009f26:	2101      	movs	r1, #1
 8009f28:	4618      	mov	r0, r3
 8009f2a:	f001 fe43 	bl	800bbb4 <RCCEx_PLL2_Config>
 8009f2e:	4603      	mov	r3, r0
 8009f30:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 8009f34:	e00f      	b.n	8009f56 <HAL_RCCEx_PeriphCLKConfig+0xad6>

      case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8009f36:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009f3a:	3328      	adds	r3, #40	@ 0x28
 8009f3c:	2101      	movs	r1, #1
 8009f3e:	4618      	mov	r0, r3
 8009f40:	f001 feea 	bl	800bd18 <RCCEx_PLL3_Config>
 8009f44:	4603      	mov	r3, r0
 8009f46:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 8009f4a:	e004      	b.n	8009f56 <HAL_RCCEx_PeriphCLKConfig+0xad6>
        /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8009f4c:	2301      	movs	r3, #1
 8009f4e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8009f52:	e000      	b.n	8009f56 <HAL_RCCEx_PeriphCLKConfig+0xad6>
        break;
 8009f54:	bf00      	nop
    }

    if (ret == HAL_OK)
 8009f56:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009f5a:	2b00      	cmp	r3, #0
 8009f5c:	d10a      	bne.n	8009f74 <HAL_RCCEx_PeriphCLKConfig+0xaf4>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 8009f5e:	4b96      	ldr	r3, [pc, #600]	@ (800a1b8 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8009f60:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009f62:	f023 0107 	bic.w	r1, r3, #7
 8009f66:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009f6a:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8009f6c:	4a92      	ldr	r2, [pc, #584]	@ (800a1b8 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8009f6e:	430b      	orrs	r3, r1
 8009f70:	6553      	str	r3, [r2, #84]	@ 0x54
 8009f72:	e003      	b.n	8009f7c <HAL_RCCEx_PeriphCLKConfig+0xafc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009f74:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009f78:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8009f7c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009f80:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009f84:	f002 0304 	and.w	r3, r2, #4
 8009f88:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8009f8c:	2300      	movs	r3, #0
 8009f8e:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8009f92:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 8009f96:	460b      	mov	r3, r1
 8009f98:	4313      	orrs	r3, r2
 8009f9a:	d044      	beq.n	800a026 <HAL_RCCEx_PeriphCLKConfig+0xba6>
  {
    switch (PeriphClkInit->Lpuart1ClockSelection)
 8009f9c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009fa0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8009fa4:	2b05      	cmp	r3, #5
 8009fa6:	d825      	bhi.n	8009ff4 <HAL_RCCEx_PeriphCLKConfig+0xb74>
 8009fa8:	a201      	add	r2, pc, #4	@ (adr r2, 8009fb0 <HAL_RCCEx_PeriphCLKConfig+0xb30>)
 8009faa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009fae:	bf00      	nop
 8009fb0:	08009ffd 	.word	0x08009ffd
 8009fb4:	08009fc9 	.word	0x08009fc9
 8009fb8:	08009fdf 	.word	0x08009fdf
 8009fbc:	08009ffd 	.word	0x08009ffd
 8009fc0:	08009ffd 	.word	0x08009ffd
 8009fc4:	08009ffd 	.word	0x08009ffd
      case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8009fc8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009fcc:	3308      	adds	r3, #8
 8009fce:	2101      	movs	r1, #1
 8009fd0:	4618      	mov	r0, r3
 8009fd2:	f001 fdef 	bl	800bbb4 <RCCEx_PLL2_Config>
 8009fd6:	4603      	mov	r3, r0
 8009fd8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 8009fdc:	e00f      	b.n	8009ffe <HAL_RCCEx_PeriphCLKConfig+0xb7e>

      case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8009fde:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009fe2:	3328      	adds	r3, #40	@ 0x28
 8009fe4:	2101      	movs	r1, #1
 8009fe6:	4618      	mov	r0, r3
 8009fe8:	f001 fe96 	bl	800bd18 <RCCEx_PLL3_Config>
 8009fec:	4603      	mov	r3, r0
 8009fee:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 8009ff2:	e004      	b.n	8009ffe <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        /* LSE,  oscillator is used as source of LPUART1 clock */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8009ff4:	2301      	movs	r3, #1
 8009ff6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8009ffa:	e000      	b.n	8009ffe <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        break;
 8009ffc:	bf00      	nop
    }

    if (ret == HAL_OK)
 8009ffe:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800a002:	2b00      	cmp	r3, #0
 800a004:	d10b      	bne.n	800a01e <HAL_RCCEx_PeriphCLKConfig+0xb9e>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800a006:	4b6c      	ldr	r3, [pc, #432]	@ (800a1b8 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800a008:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a00a:	f023 0107 	bic.w	r1, r3, #7
 800a00e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a012:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800a016:	4a68      	ldr	r2, [pc, #416]	@ (800a1b8 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800a018:	430b      	orrs	r3, r1
 800a01a:	6593      	str	r3, [r2, #88]	@ 0x58
 800a01c:	e003      	b.n	800a026 <HAL_RCCEx_PeriphCLKConfig+0xba6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a01e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800a022:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800a026:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a02a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a02e:	f002 0320 	and.w	r3, r2, #32
 800a032:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800a036:	2300      	movs	r3, #0
 800a038:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800a03c:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 800a040:	460b      	mov	r3, r1
 800a042:	4313      	orrs	r3, r2
 800a044:	d055      	beq.n	800a0f2 <HAL_RCCEx_PeriphCLKConfig+0xc72>
  {
    switch (PeriphClkInit->Lptim1ClockSelection)
 800a046:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a04a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a04e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800a052:	d033      	beq.n	800a0bc <HAL_RCCEx_PeriphCLKConfig+0xc3c>
 800a054:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800a058:	d82c      	bhi.n	800a0b4 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 800a05a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800a05e:	d02f      	beq.n	800a0c0 <HAL_RCCEx_PeriphCLKConfig+0xc40>
 800a060:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800a064:	d826      	bhi.n	800a0b4 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 800a066:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800a06a:	d02b      	beq.n	800a0c4 <HAL_RCCEx_PeriphCLKConfig+0xc44>
 800a06c:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800a070:	d820      	bhi.n	800a0b4 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 800a072:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800a076:	d012      	beq.n	800a09e <HAL_RCCEx_PeriphCLKConfig+0xc1e>
 800a078:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800a07c:	d81a      	bhi.n	800a0b4 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 800a07e:	2b00      	cmp	r3, #0
 800a080:	d022      	beq.n	800a0c8 <HAL_RCCEx_PeriphCLKConfig+0xc48>
 800a082:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800a086:	d115      	bne.n	800a0b4 <HAL_RCCEx_PeriphCLKConfig+0xc34>
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800a088:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a08c:	3308      	adds	r3, #8
 800a08e:	2100      	movs	r1, #0
 800a090:	4618      	mov	r0, r3
 800a092:	f001 fd8f 	bl	800bbb4 <RCCEx_PLL2_Config>
 800a096:	4603      	mov	r3, r0
 800a098:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 800a09c:	e015      	b.n	800a0ca <HAL_RCCEx_PeriphCLKConfig+0xc4a>

      case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800a09e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a0a2:	3328      	adds	r3, #40	@ 0x28
 800a0a4:	2102      	movs	r1, #2
 800a0a6:	4618      	mov	r0, r3
 800a0a8:	f001 fe36 	bl	800bd18 <RCCEx_PLL3_Config>
 800a0ac:	4603      	mov	r3, r0
 800a0ae:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 800a0b2:	e00a      	b.n	800a0ca <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800a0b4:	2301      	movs	r3, #1
 800a0b6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800a0ba:	e006      	b.n	800a0ca <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 800a0bc:	bf00      	nop
 800a0be:	e004      	b.n	800a0ca <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 800a0c0:	bf00      	nop
 800a0c2:	e002      	b.n	800a0ca <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 800a0c4:	bf00      	nop
 800a0c6:	e000      	b.n	800a0ca <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 800a0c8:	bf00      	nop
    }

    if (ret == HAL_OK)
 800a0ca:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800a0ce:	2b00      	cmp	r3, #0
 800a0d0:	d10b      	bne.n	800a0ea <HAL_RCCEx_PeriphCLKConfig+0xc6a>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800a0d2:	4b39      	ldr	r3, [pc, #228]	@ (800a1b8 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800a0d4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a0d6:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 800a0da:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a0de:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a0e2:	4a35      	ldr	r2, [pc, #212]	@ (800a1b8 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800a0e4:	430b      	orrs	r3, r1
 800a0e6:	6553      	str	r3, [r2, #84]	@ 0x54
 800a0e8:	e003      	b.n	800a0f2 <HAL_RCCEx_PeriphCLKConfig+0xc72>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a0ea:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800a0ee:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 800a0f2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a0f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a0fa:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 800a0fe:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800a102:	2300      	movs	r3, #0
 800a104:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 800a108:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 800a10c:	460b      	mov	r3, r1
 800a10e:	4313      	orrs	r3, r2
 800a110:	d058      	beq.n	800a1c4 <HAL_RCCEx_PeriphCLKConfig+0xd44>
  {
    switch (PeriphClkInit->Lptim2ClockSelection)
 800a112:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a116:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800a11a:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 800a11e:	d033      	beq.n	800a188 <HAL_RCCEx_PeriphCLKConfig+0xd08>
 800a120:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 800a124:	d82c      	bhi.n	800a180 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 800a126:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800a12a:	d02f      	beq.n	800a18c <HAL_RCCEx_PeriphCLKConfig+0xd0c>
 800a12c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800a130:	d826      	bhi.n	800a180 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 800a132:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800a136:	d02b      	beq.n	800a190 <HAL_RCCEx_PeriphCLKConfig+0xd10>
 800a138:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800a13c:	d820      	bhi.n	800a180 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 800a13e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800a142:	d012      	beq.n	800a16a <HAL_RCCEx_PeriphCLKConfig+0xcea>
 800a144:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800a148:	d81a      	bhi.n	800a180 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 800a14a:	2b00      	cmp	r3, #0
 800a14c:	d022      	beq.n	800a194 <HAL_RCCEx_PeriphCLKConfig+0xd14>
 800a14e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800a152:	d115      	bne.n	800a180 <HAL_RCCEx_PeriphCLKConfig+0xd00>
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800a154:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a158:	3308      	adds	r3, #8
 800a15a:	2100      	movs	r1, #0
 800a15c:	4618      	mov	r0, r3
 800a15e:	f001 fd29 	bl	800bbb4 <RCCEx_PLL2_Config>
 800a162:	4603      	mov	r3, r0
 800a164:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 800a168:	e015      	b.n	800a196 <HAL_RCCEx_PeriphCLKConfig+0xd16>

      case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800a16a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a16e:	3328      	adds	r3, #40	@ 0x28
 800a170:	2102      	movs	r1, #2
 800a172:	4618      	mov	r0, r3
 800a174:	f001 fdd0 	bl	800bd18 <RCCEx_PLL3_Config>
 800a178:	4603      	mov	r3, r0
 800a17a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 800a17e:	e00a      	b.n	800a196 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800a180:	2301      	movs	r3, #1
 800a182:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800a186:	e006      	b.n	800a196 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 800a188:	bf00      	nop
 800a18a:	e004      	b.n	800a196 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 800a18c:	bf00      	nop
 800a18e:	e002      	b.n	800a196 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 800a190:	bf00      	nop
 800a192:	e000      	b.n	800a196 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 800a194:	bf00      	nop
    }

    if (ret == HAL_OK)
 800a196:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800a19a:	2b00      	cmp	r3, #0
 800a19c:	d10e      	bne.n	800a1bc <HAL_RCCEx_PeriphCLKConfig+0xd3c>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 800a19e:	4b06      	ldr	r3, [pc, #24]	@ (800a1b8 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800a1a0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a1a2:	f423 51e0 	bic.w	r1, r3, #7168	@ 0x1c00
 800a1a6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a1aa:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800a1ae:	4a02      	ldr	r2, [pc, #8]	@ (800a1b8 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800a1b0:	430b      	orrs	r3, r1
 800a1b2:	6593      	str	r3, [r2, #88]	@ 0x58
 800a1b4:	e006      	b.n	800a1c4 <HAL_RCCEx_PeriphCLKConfig+0xd44>
 800a1b6:	bf00      	nop
 800a1b8:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a1bc:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800a1c0:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 800a1c4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a1c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a1cc:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 800a1d0:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800a1d4:	2300      	movs	r3, #0
 800a1d6:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800a1da:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 800a1de:	460b      	mov	r3, r1
 800a1e0:	4313      	orrs	r3, r2
 800a1e2:	d055      	beq.n	800a290 <HAL_RCCEx_PeriphCLKConfig+0xe10>
  {
    switch (PeriphClkInit->Lptim345ClockSelection)
 800a1e4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a1e8:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800a1ec:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 800a1f0:	d033      	beq.n	800a25a <HAL_RCCEx_PeriphCLKConfig+0xdda>
 800a1f2:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 800a1f6:	d82c      	bhi.n	800a252 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 800a1f8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800a1fc:	d02f      	beq.n	800a25e <HAL_RCCEx_PeriphCLKConfig+0xdde>
 800a1fe:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800a202:	d826      	bhi.n	800a252 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 800a204:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 800a208:	d02b      	beq.n	800a262 <HAL_RCCEx_PeriphCLKConfig+0xde2>
 800a20a:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 800a20e:	d820      	bhi.n	800a252 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 800a210:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800a214:	d012      	beq.n	800a23c <HAL_RCCEx_PeriphCLKConfig+0xdbc>
 800a216:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800a21a:	d81a      	bhi.n	800a252 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 800a21c:	2b00      	cmp	r3, #0
 800a21e:	d022      	beq.n	800a266 <HAL_RCCEx_PeriphCLKConfig+0xde6>
 800a220:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800a224:	d115      	bne.n	800a252 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
      case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800a226:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a22a:	3308      	adds	r3, #8
 800a22c:	2100      	movs	r1, #0
 800a22e:	4618      	mov	r0, r3
 800a230:	f001 fcc0 	bl	800bbb4 <RCCEx_PLL2_Config>
 800a234:	4603      	mov	r3, r0
 800a236:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 800a23a:	e015      	b.n	800a268 <HAL_RCCEx_PeriphCLKConfig+0xde8>

      case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800a23c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a240:	3328      	adds	r3, #40	@ 0x28
 800a242:	2102      	movs	r1, #2
 800a244:	4618      	mov	r0, r3
 800a246:	f001 fd67 	bl	800bd18 <RCCEx_PLL3_Config>
 800a24a:	4603      	mov	r3, r0
 800a24c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 800a250:	e00a      	b.n	800a268 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800a252:	2301      	movs	r3, #1
 800a254:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800a258:	e006      	b.n	800a268 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 800a25a:	bf00      	nop
 800a25c:	e004      	b.n	800a268 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 800a25e:	bf00      	nop
 800a260:	e002      	b.n	800a268 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 800a262:	bf00      	nop
 800a264:	e000      	b.n	800a268 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 800a266:	bf00      	nop
    }

    if (ret == HAL_OK)
 800a268:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800a26c:	2b00      	cmp	r3, #0
 800a26e:	d10b      	bne.n	800a288 <HAL_RCCEx_PeriphCLKConfig+0xe08>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 800a270:	4ba1      	ldr	r3, [pc, #644]	@ (800a4f8 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800a272:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a274:	f423 4160 	bic.w	r1, r3, #57344	@ 0xe000
 800a278:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a27c:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800a280:	4a9d      	ldr	r2, [pc, #628]	@ (800a4f8 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800a282:	430b      	orrs	r3, r1
 800a284:	6593      	str	r3, [r2, #88]	@ 0x58
 800a286:	e003      	b.n	800a290 <HAL_RCCEx_PeriphCLKConfig+0xe10>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a288:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800a28c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

    __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);

  }
#else
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 800a290:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a294:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a298:	f002 0308 	and.w	r3, r2, #8
 800a29c:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800a2a0:	2300      	movs	r3, #0
 800a2a2:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800a2a6:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 800a2aa:	460b      	mov	r3, r1
 800a2ac:	4313      	orrs	r3, r2
 800a2ae:	d01e      	beq.n	800a2ee <HAL_RCCEx_PeriphCLKConfig+0xe6e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C123CLKSOURCE(PeriphClkInit->I2c123ClockSelection));

    if ((PeriphClkInit->I2c123ClockSelection) == RCC_I2C123CLKSOURCE_PLL3)
 800a2b0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a2b4:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800a2b8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800a2bc:	d10c      	bne.n	800a2d8 <HAL_RCCEx_PeriphCLKConfig+0xe58>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 800a2be:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a2c2:	3328      	adds	r3, #40	@ 0x28
 800a2c4:	2102      	movs	r1, #2
 800a2c6:	4618      	mov	r0, r3
 800a2c8:	f001 fd26 	bl	800bd18 <RCCEx_PLL3_Config>
 800a2cc:	4603      	mov	r3, r0
 800a2ce:	2b00      	cmp	r3, #0
 800a2d0:	d002      	beq.n	800a2d8 <HAL_RCCEx_PeriphCLKConfig+0xe58>
      {
        status = HAL_ERROR;
 800a2d2:	2301      	movs	r3, #1
 800a2d4:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 800a2d8:	4b87      	ldr	r3, [pc, #540]	@ (800a4f8 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800a2da:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a2dc:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800a2e0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a2e4:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800a2e8:	4a83      	ldr	r2, [pc, #524]	@ (800a4f8 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800a2ea:	430b      	orrs	r3, r1
 800a2ec:	6553      	str	r3, [r2, #84]	@ 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 800a2ee:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a2f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a2f6:	f002 0310 	and.w	r3, r2, #16
 800a2fa:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800a2fe:	2300      	movs	r3, #0
 800a300:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800a304:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 800a308:	460b      	mov	r3, r1
 800a30a:	4313      	orrs	r3, r2
 800a30c:	d01e      	beq.n	800a34c <HAL_RCCEx_PeriphCLKConfig+0xecc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 800a30e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a312:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800a316:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800a31a:	d10c      	bne.n	800a336 <HAL_RCCEx_PeriphCLKConfig+0xeb6>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 800a31c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a320:	3328      	adds	r3, #40	@ 0x28
 800a322:	2102      	movs	r1, #2
 800a324:	4618      	mov	r0, r3
 800a326:	f001 fcf7 	bl	800bd18 <RCCEx_PLL3_Config>
 800a32a:	4603      	mov	r3, r0
 800a32c:	2b00      	cmp	r3, #0
 800a32e:	d002      	beq.n	800a336 <HAL_RCCEx_PeriphCLKConfig+0xeb6>
      {
        status = HAL_ERROR;
 800a330:	2301      	movs	r3, #1
 800a332:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 800a336:	4b70      	ldr	r3, [pc, #448]	@ (800a4f8 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800a338:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a33a:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 800a33e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a342:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800a346:	4a6c      	ldr	r2, [pc, #432]	@ (800a4f8 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800a348:	430b      	orrs	r3, r1
 800a34a:	6593      	str	r3, [r2, #88]	@ 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800a34c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a350:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a354:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 800a358:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800a35c:	2300      	movs	r3, #0
 800a35e:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800a362:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 800a366:	460b      	mov	r3, r1
 800a368:	4313      	orrs	r3, r2
 800a36a:	d03e      	beq.n	800a3ea <HAL_RCCEx_PeriphCLKConfig+0xf6a>
  {
    switch (PeriphClkInit->AdcClockSelection)
 800a36c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a370:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800a374:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800a378:	d022      	beq.n	800a3c0 <HAL_RCCEx_PeriphCLKConfig+0xf40>
 800a37a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800a37e:	d81b      	bhi.n	800a3b8 <HAL_RCCEx_PeriphCLKConfig+0xf38>
 800a380:	2b00      	cmp	r3, #0
 800a382:	d003      	beq.n	800a38c <HAL_RCCEx_PeriphCLKConfig+0xf0c>
 800a384:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800a388:	d00b      	beq.n	800a3a2 <HAL_RCCEx_PeriphCLKConfig+0xf22>
 800a38a:	e015      	b.n	800a3b8 <HAL_RCCEx_PeriphCLKConfig+0xf38>
    {

      case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800a38c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a390:	3308      	adds	r3, #8
 800a392:	2100      	movs	r1, #0
 800a394:	4618      	mov	r0, r3
 800a396:	f001 fc0d 	bl	800bbb4 <RCCEx_PLL2_Config>
 800a39a:	4603      	mov	r3, r0
 800a39c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 800a3a0:	e00f      	b.n	800a3c2 <HAL_RCCEx_PeriphCLKConfig+0xf42>

      case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800a3a2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a3a6:	3328      	adds	r3, #40	@ 0x28
 800a3a8:	2102      	movs	r1, #2
 800a3aa:	4618      	mov	r0, r3
 800a3ac:	f001 fcb4 	bl	800bd18 <RCCEx_PLL3_Config>
 800a3b0:	4603      	mov	r3, r0
 800a3b2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 800a3b6:	e004      	b.n	800a3c2 <HAL_RCCEx_PeriphCLKConfig+0xf42>
        /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
        /* ADC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800a3b8:	2301      	movs	r3, #1
 800a3ba:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800a3be:	e000      	b.n	800a3c2 <HAL_RCCEx_PeriphCLKConfig+0xf42>
        break;
 800a3c0:	bf00      	nop
    }

    if (ret == HAL_OK)
 800a3c2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800a3c6:	2b00      	cmp	r3, #0
 800a3c8:	d10b      	bne.n	800a3e2 <HAL_RCCEx_PeriphCLKConfig+0xf62>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800a3ca:	4b4b      	ldr	r3, [pc, #300]	@ (800a4f8 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800a3cc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a3ce:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 800a3d2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a3d6:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800a3da:	4a47      	ldr	r2, [pc, #284]	@ (800a4f8 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800a3dc:	430b      	orrs	r3, r1
 800a3de:	6593      	str	r3, [r2, #88]	@ 0x58
 800a3e0:	e003      	b.n	800a3ea <HAL_RCCEx_PeriphCLKConfig+0xf6a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a3e2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800a3e6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 800a3ea:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a3ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a3f2:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 800a3f6:	67bb      	str	r3, [r7, #120]	@ 0x78
 800a3f8:	2300      	movs	r3, #0
 800a3fa:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800a3fc:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 800a400:	460b      	mov	r3, r1
 800a402:	4313      	orrs	r3, r2
 800a404:	d03b      	beq.n	800a47e <HAL_RCCEx_PeriphCLKConfig+0xffe>
  {

    switch (PeriphClkInit->UsbClockSelection)
 800a406:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a40a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a40e:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800a412:	d01f      	beq.n	800a454 <HAL_RCCEx_PeriphCLKConfig+0xfd4>
 800a414:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800a418:	d818      	bhi.n	800a44c <HAL_RCCEx_PeriphCLKConfig+0xfcc>
 800a41a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800a41e:	d003      	beq.n	800a428 <HAL_RCCEx_PeriphCLKConfig+0xfa8>
 800a420:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800a424:	d007      	beq.n	800a436 <HAL_RCCEx_PeriphCLKConfig+0xfb6>
 800a426:	e011      	b.n	800a44c <HAL_RCCEx_PeriphCLKConfig+0xfcc>
    {
      case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800a428:	4b33      	ldr	r3, [pc, #204]	@ (800a4f8 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800a42a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a42c:	4a32      	ldr	r2, [pc, #200]	@ (800a4f8 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800a42e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800a432:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* USB clock source configuration done later after clock selection check */
        break;
 800a434:	e00f      	b.n	800a456 <HAL_RCCEx_PeriphCLKConfig+0xfd6>

      case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800a436:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a43a:	3328      	adds	r3, #40	@ 0x28
 800a43c:	2101      	movs	r1, #1
 800a43e:	4618      	mov	r0, r3
 800a440:	f001 fc6a 	bl	800bd18 <RCCEx_PLL3_Config>
 800a444:	4603      	mov	r3, r0
 800a446:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* USB clock source configuration done later after clock selection check */
        break;
 800a44a:	e004      	b.n	800a456 <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800a44c:	2301      	movs	r3, #1
 800a44e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800a452:	e000      	b.n	800a456 <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        break;
 800a454:	bf00      	nop
    }

    if (ret == HAL_OK)
 800a456:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800a45a:	2b00      	cmp	r3, #0
 800a45c:	d10b      	bne.n	800a476 <HAL_RCCEx_PeriphCLKConfig+0xff6>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800a45e:	4b26      	ldr	r3, [pc, #152]	@ (800a4f8 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800a460:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a462:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 800a466:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a46a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a46e:	4a22      	ldr	r2, [pc, #136]	@ (800a4f8 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800a470:	430b      	orrs	r3, r1
 800a472:	6553      	str	r3, [r2, #84]	@ 0x54
 800a474:	e003      	b.n	800a47e <HAL_RCCEx_PeriphCLKConfig+0xffe>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a476:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800a47a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 800a47e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a482:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a486:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 800a48a:	673b      	str	r3, [r7, #112]	@ 0x70
 800a48c:	2300      	movs	r3, #0
 800a48e:	677b      	str	r3, [r7, #116]	@ 0x74
 800a490:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 800a494:	460b      	mov	r3, r1
 800a496:	4313      	orrs	r3, r2
 800a498:	d034      	beq.n	800a504 <HAL_RCCEx_PeriphCLKConfig+0x1084>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch (PeriphClkInit->SdmmcClockSelection)
 800a49a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a49e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a4a0:	2b00      	cmp	r3, #0
 800a4a2:	d003      	beq.n	800a4ac <HAL_RCCEx_PeriphCLKConfig+0x102c>
 800a4a4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800a4a8:	d007      	beq.n	800a4ba <HAL_RCCEx_PeriphCLKConfig+0x103a>
 800a4aa:	e011      	b.n	800a4d0 <HAL_RCCEx_PeriphCLKConfig+0x1050>
    {
      case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
        /* Enable SDMMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800a4ac:	4b12      	ldr	r3, [pc, #72]	@ (800a4f8 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800a4ae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a4b0:	4a11      	ldr	r2, [pc, #68]	@ (800a4f8 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800a4b2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800a4b6:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 800a4b8:	e00e      	b.n	800a4d8 <HAL_RCCEx_PeriphCLKConfig+0x1058>

      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800a4ba:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a4be:	3308      	adds	r3, #8
 800a4c0:	2102      	movs	r1, #2
 800a4c2:	4618      	mov	r0, r3
 800a4c4:	f001 fb76 	bl	800bbb4 <RCCEx_PLL2_Config>
 800a4c8:	4603      	mov	r3, r0
 800a4ca:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 800a4ce:	e003      	b.n	800a4d8 <HAL_RCCEx_PeriphCLKConfig+0x1058>

      default:
        ret = HAL_ERROR;
 800a4d0:	2301      	movs	r3, #1
 800a4d2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800a4d6:	bf00      	nop
    }

    if (ret == HAL_OK)
 800a4d8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800a4dc:	2b00      	cmp	r3, #0
 800a4de:	d10d      	bne.n	800a4fc <HAL_RCCEx_PeriphCLKConfig+0x107c>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 800a4e0:	4b05      	ldr	r3, [pc, #20]	@ (800a4f8 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800a4e2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a4e4:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800a4e8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a4ec:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a4ee:	4a02      	ldr	r2, [pc, #8]	@ (800a4f8 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800a4f0:	430b      	orrs	r3, r1
 800a4f2:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800a4f4:	e006      	b.n	800a504 <HAL_RCCEx_PeriphCLKConfig+0x1084>
 800a4f6:	bf00      	nop
 800a4f8:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a4fc:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800a500:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 800a504:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a508:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a50c:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
 800a510:	66bb      	str	r3, [r7, #104]	@ 0x68
 800a512:	2300      	movs	r3, #0
 800a514:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800a516:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 800a51a:	460b      	mov	r3, r1
 800a51c:	4313      	orrs	r3, r2
 800a51e:	d00c      	beq.n	800a53a <HAL_RCCEx_PeriphCLKConfig+0x10ba>
  {
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 800a520:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a524:	3328      	adds	r3, #40	@ 0x28
 800a526:	2102      	movs	r1, #2
 800a528:	4618      	mov	r0, r3
 800a52a:	f001 fbf5 	bl	800bd18 <RCCEx_PLL3_Config>
 800a52e:	4603      	mov	r3, r0
 800a530:	2b00      	cmp	r3, #0
 800a532:	d002      	beq.n	800a53a <HAL_RCCEx_PeriphCLKConfig+0x10ba>
    {
      status = HAL_ERROR;
 800a534:	2301      	movs	r3, #1
 800a536:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 800a53a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a53e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a542:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 800a546:	663b      	str	r3, [r7, #96]	@ 0x60
 800a548:	2300      	movs	r3, #0
 800a54a:	667b      	str	r3, [r7, #100]	@ 0x64
 800a54c:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 800a550:	460b      	mov	r3, r1
 800a552:	4313      	orrs	r3, r2
 800a554:	d038      	beq.n	800a5c8 <HAL_RCCEx_PeriphCLKConfig+0x1148>
  {

    switch (PeriphClkInit->RngClockSelection)
 800a556:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a55a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800a55e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800a562:	d018      	beq.n	800a596 <HAL_RCCEx_PeriphCLKConfig+0x1116>
 800a564:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800a568:	d811      	bhi.n	800a58e <HAL_RCCEx_PeriphCLKConfig+0x110e>
 800a56a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800a56e:	d014      	beq.n	800a59a <HAL_RCCEx_PeriphCLKConfig+0x111a>
 800a570:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800a574:	d80b      	bhi.n	800a58e <HAL_RCCEx_PeriphCLKConfig+0x110e>
 800a576:	2b00      	cmp	r3, #0
 800a578:	d011      	beq.n	800a59e <HAL_RCCEx_PeriphCLKConfig+0x111e>
 800a57a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800a57e:	d106      	bne.n	800a58e <HAL_RCCEx_PeriphCLKConfig+0x110e>
    {
      case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
        /* Enable RNG Clock output generated form System RNG . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800a580:	4bc3      	ldr	r3, [pc, #780]	@ (800a890 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800a582:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a584:	4ac2      	ldr	r2, [pc, #776]	@ (800a890 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800a586:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800a58a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* RNG clock source configuration done later after clock selection check */
        break;
 800a58c:	e008      	b.n	800a5a0 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800a58e:	2301      	movs	r3, #1
 800a590:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800a594:	e004      	b.n	800a5a0 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 800a596:	bf00      	nop
 800a598:	e002      	b.n	800a5a0 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 800a59a:	bf00      	nop
 800a59c:	e000      	b.n	800a5a0 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 800a59e:	bf00      	nop
    }

    if (ret == HAL_OK)
 800a5a0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800a5a4:	2b00      	cmp	r3, #0
 800a5a6:	d10b      	bne.n	800a5c0 <HAL_RCCEx_PeriphCLKConfig+0x1140>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800a5a8:	4bb9      	ldr	r3, [pc, #740]	@ (800a890 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800a5aa:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a5ac:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 800a5b0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a5b4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800a5b8:	4ab5      	ldr	r2, [pc, #724]	@ (800a890 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800a5ba:	430b      	orrs	r3, r1
 800a5bc:	6553      	str	r3, [r2, #84]	@ 0x54
 800a5be:	e003      	b.n	800a5c8 <HAL_RCCEx_PeriphCLKConfig+0x1148>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a5c0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800a5c4:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 800a5c8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a5cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a5d0:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 800a5d4:	65bb      	str	r3, [r7, #88]	@ 0x58
 800a5d6:	2300      	movs	r3, #0
 800a5d8:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800a5da:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 800a5de:	460b      	mov	r3, r1
 800a5e0:	4313      	orrs	r3, r2
 800a5e2:	d009      	beq.n	800a5f8 <HAL_RCCEx_PeriphCLKConfig+0x1178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 800a5e4:	4baa      	ldr	r3, [pc, #680]	@ (800a890 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800a5e6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a5e8:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 800a5ec:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a5f0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800a5f2:	4aa7      	ldr	r2, [pc, #668]	@ (800a890 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800a5f4:	430b      	orrs	r3, r1
 800a5f6:	6513      	str	r3, [r2, #80]	@ 0x50
  }
#if defined(HRTIM1)
  /*------------------------------ HRTIM1 clock Configuration ----------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 800a5f8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a5fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a600:	f002 5380 	and.w	r3, r2, #268435456	@ 0x10000000
 800a604:	653b      	str	r3, [r7, #80]	@ 0x50
 800a606:	2300      	movs	r3, #0
 800a608:	657b      	str	r3, [r7, #84]	@ 0x54
 800a60a:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 800a60e:	460b      	mov	r3, r1
 800a610:	4313      	orrs	r3, r2
 800a612:	d00a      	beq.n	800a62a <HAL_RCCEx_PeriphCLKConfig+0x11aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HRTIM1CLKSOURCE(PeriphClkInit->Hrtim1ClockSelection));

    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 800a614:	4b9e      	ldr	r3, [pc, #632]	@ (800a890 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800a616:	691b      	ldr	r3, [r3, #16]
 800a618:	f423 4180 	bic.w	r1, r3, #16384	@ 0x4000
 800a61c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a620:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 800a624:	4a9a      	ldr	r2, [pc, #616]	@ (800a890 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800a626:	430b      	orrs	r3, r1
 800a628:	6113      	str	r3, [r2, #16]
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 800a62a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a62e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a632:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 800a636:	64bb      	str	r3, [r7, #72]	@ 0x48
 800a638:	2300      	movs	r3, #0
 800a63a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800a63c:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 800a640:	460b      	mov	r3, r1
 800a642:	4313      	orrs	r3, r2
 800a644:	d009      	beq.n	800a65a <HAL_RCCEx_PeriphCLKConfig+0x11da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 800a646:	4b92      	ldr	r3, [pc, #584]	@ (800a890 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800a648:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a64a:	f023 7180 	bic.w	r1, r3, #16777216	@ 0x1000000
 800a64e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a652:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800a654:	4a8e      	ldr	r2, [pc, #568]	@ (800a890 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800a656:	430b      	orrs	r3, r1
 800a658:	6513      	str	r3, [r2, #80]	@ 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 800a65a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a65e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a662:	f002 4380 	and.w	r3, r2, #1073741824	@ 0x40000000
 800a666:	643b      	str	r3, [r7, #64]	@ 0x40
 800a668:	2300      	movs	r3, #0
 800a66a:	647b      	str	r3, [r7, #68]	@ 0x44
 800a66c:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 800a670:	460b      	mov	r3, r1
 800a672:	4313      	orrs	r3, r2
 800a674:	d00e      	beq.n	800a694 <HAL_RCCEx_PeriphCLKConfig+0x1214>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 800a676:	4b86      	ldr	r3, [pc, #536]	@ (800a890 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800a678:	691b      	ldr	r3, [r3, #16]
 800a67a:	4a85      	ldr	r2, [pc, #532]	@ (800a890 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800a67c:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800a680:	6113      	str	r3, [r2, #16]
 800a682:	4b83      	ldr	r3, [pc, #524]	@ (800a890 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800a684:	6919      	ldr	r1, [r3, #16]
 800a686:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a68a:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 800a68e:	4a80      	ldr	r2, [pc, #512]	@ (800a890 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800a690:	430b      	orrs	r3, r1
 800a692:	6113      	str	r3, [r2, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 800a694:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a698:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a69c:	f002 4300 	and.w	r3, r2, #2147483648	@ 0x80000000
 800a6a0:	63bb      	str	r3, [r7, #56]	@ 0x38
 800a6a2:	2300      	movs	r3, #0
 800a6a4:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800a6a6:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 800a6aa:	460b      	mov	r3, r1
 800a6ac:	4313      	orrs	r3, r2
 800a6ae:	d009      	beq.n	800a6c4 <HAL_RCCEx_PeriphCLKConfig+0x1244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 800a6b0:	4b77      	ldr	r3, [pc, #476]	@ (800a890 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800a6b2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a6b4:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 800a6b8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a6bc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a6be:	4a74      	ldr	r2, [pc, #464]	@ (800a890 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800a6c0:	430b      	orrs	r3, r1
 800a6c2:	64d3      	str	r3, [r2, #76]	@ 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 800a6c4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a6c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a6cc:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 800a6d0:	633b      	str	r3, [r7, #48]	@ 0x30
 800a6d2:	2300      	movs	r3, #0
 800a6d4:	637b      	str	r3, [r7, #52]	@ 0x34
 800a6d6:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 800a6da:	460b      	mov	r3, r1
 800a6dc:	4313      	orrs	r3, r2
 800a6de:	d00a      	beq.n	800a6f6 <HAL_RCCEx_PeriphCLKConfig+0x1276>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 800a6e0:	4b6b      	ldr	r3, [pc, #428]	@ (800a890 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800a6e2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a6e4:	f423 0140 	bic.w	r1, r3, #12582912	@ 0xc00000
 800a6e8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a6ec:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800a6f0:	4a67      	ldr	r2, [pc, #412]	@ (800a890 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800a6f2:	430b      	orrs	r3, r1
 800a6f4:	6553      	str	r3, [r2, #84]	@ 0x54
  }

  /*---------------------------- PLL2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 800a6f6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a6fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a6fe:	2100      	movs	r1, #0
 800a700:	62b9      	str	r1, [r7, #40]	@ 0x28
 800a702:	f003 0301 	and.w	r3, r3, #1
 800a706:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800a708:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 800a70c:	460b      	mov	r3, r1
 800a70e:	4313      	orrs	r3, r2
 800a710:	d011      	beq.n	800a736 <HAL_RCCEx_PeriphCLKConfig+0x12b6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800a712:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a716:	3308      	adds	r3, #8
 800a718:	2100      	movs	r1, #0
 800a71a:	4618      	mov	r0, r3
 800a71c:	f001 fa4a 	bl	800bbb4 <RCCEx_PLL2_Config>
 800a720:	4603      	mov	r3, r0
 800a722:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 800a726:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800a72a:	2b00      	cmp	r3, #0
 800a72c:	d003      	beq.n	800a736 <HAL_RCCEx_PeriphCLKConfig+0x12b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a72e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800a732:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 800a736:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a73a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a73e:	2100      	movs	r1, #0
 800a740:	6239      	str	r1, [r7, #32]
 800a742:	f003 0302 	and.w	r3, r3, #2
 800a746:	627b      	str	r3, [r7, #36]	@ 0x24
 800a748:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 800a74c:	460b      	mov	r3, r1
 800a74e:	4313      	orrs	r3, r2
 800a750:	d011      	beq.n	800a776 <HAL_RCCEx_PeriphCLKConfig+0x12f6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800a752:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a756:	3308      	adds	r3, #8
 800a758:	2101      	movs	r1, #1
 800a75a:	4618      	mov	r0, r3
 800a75c:	f001 fa2a 	bl	800bbb4 <RCCEx_PLL2_Config>
 800a760:	4603      	mov	r3, r0
 800a762:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 800a766:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800a76a:	2b00      	cmp	r3, #0
 800a76c:	d003      	beq.n	800a776 <HAL_RCCEx_PeriphCLKConfig+0x12f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a76e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800a772:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 800a776:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a77a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a77e:	2100      	movs	r1, #0
 800a780:	61b9      	str	r1, [r7, #24]
 800a782:	f003 0304 	and.w	r3, r3, #4
 800a786:	61fb      	str	r3, [r7, #28]
 800a788:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 800a78c:	460b      	mov	r3, r1
 800a78e:	4313      	orrs	r3, r2
 800a790:	d011      	beq.n	800a7b6 <HAL_RCCEx_PeriphCLKConfig+0x1336>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800a792:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a796:	3308      	adds	r3, #8
 800a798:	2102      	movs	r1, #2
 800a79a:	4618      	mov	r0, r3
 800a79c:	f001 fa0a 	bl	800bbb4 <RCCEx_PLL2_Config>
 800a7a0:	4603      	mov	r3, r0
 800a7a2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 800a7a6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800a7aa:	2b00      	cmp	r3, #0
 800a7ac:	d003      	beq.n	800a7b6 <HAL_RCCEx_PeriphCLKConfig+0x1336>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a7ae:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800a7b2:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  

  /*---------------------------- PLL3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 800a7b6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a7ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a7be:	2100      	movs	r1, #0
 800a7c0:	6139      	str	r1, [r7, #16]
 800a7c2:	f003 0308 	and.w	r3, r3, #8
 800a7c6:	617b      	str	r3, [r7, #20]
 800a7c8:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 800a7cc:	460b      	mov	r3, r1
 800a7ce:	4313      	orrs	r3, r2
 800a7d0:	d011      	beq.n	800a7f6 <HAL_RCCEx_PeriphCLKConfig+0x1376>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800a7d2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a7d6:	3328      	adds	r3, #40	@ 0x28
 800a7d8:	2100      	movs	r1, #0
 800a7da:	4618      	mov	r0, r3
 800a7dc:	f001 fa9c 	bl	800bd18 <RCCEx_PLL3_Config>
 800a7e0:	4603      	mov	r3, r0
 800a7e2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  
    if (ret == HAL_OK)
 800a7e6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800a7ea:	2b00      	cmp	r3, #0
 800a7ec:	d003      	beq.n	800a7f6 <HAL_RCCEx_PeriphCLKConfig+0x1376>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a7ee:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800a7f2:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 800a7f6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a7fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a7fe:	2100      	movs	r1, #0
 800a800:	60b9      	str	r1, [r7, #8]
 800a802:	f003 0310 	and.w	r3, r3, #16
 800a806:	60fb      	str	r3, [r7, #12]
 800a808:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 800a80c:	460b      	mov	r3, r1
 800a80e:	4313      	orrs	r3, r2
 800a810:	d011      	beq.n	800a836 <HAL_RCCEx_PeriphCLKConfig+0x13b6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800a812:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a816:	3328      	adds	r3, #40	@ 0x28
 800a818:	2101      	movs	r1, #1
 800a81a:	4618      	mov	r0, r3
 800a81c:	f001 fa7c 	bl	800bd18 <RCCEx_PLL3_Config>
 800a820:	4603      	mov	r3, r0
 800a822:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 800a826:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800a82a:	2b00      	cmp	r3, #0
 800a82c:	d003      	beq.n	800a836 <HAL_RCCEx_PeriphCLKConfig+0x13b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a82e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800a832:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 800a836:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a83a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a83e:	2100      	movs	r1, #0
 800a840:	6039      	str	r1, [r7, #0]
 800a842:	f003 0320 	and.w	r3, r3, #32
 800a846:	607b      	str	r3, [r7, #4]
 800a848:	e9d7 1200 	ldrd	r1, r2, [r7]
 800a84c:	460b      	mov	r3, r1
 800a84e:	4313      	orrs	r3, r2
 800a850:	d011      	beq.n	800a876 <HAL_RCCEx_PeriphCLKConfig+0x13f6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800a852:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a856:	3328      	adds	r3, #40	@ 0x28
 800a858:	2102      	movs	r1, #2
 800a85a:	4618      	mov	r0, r3
 800a85c:	f001 fa5c 	bl	800bd18 <RCCEx_PLL3_Config>
 800a860:	4603      	mov	r3, r0
 800a862:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 800a866:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800a86a:	2b00      	cmp	r3, #0
 800a86c:	d003      	beq.n	800a876 <HAL_RCCEx_PeriphCLKConfig+0x13f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a86e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800a872:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }

  if (status == HAL_OK)
 800a876:	f897 3126 	ldrb.w	r3, [r7, #294]	@ 0x126
 800a87a:	2b00      	cmp	r3, #0
 800a87c:	d101      	bne.n	800a882 <HAL_RCCEx_PeriphCLKConfig+0x1402>
  {
    return HAL_OK;
 800a87e:	2300      	movs	r3, #0
 800a880:	e000      	b.n	800a884 <HAL_RCCEx_PeriphCLKConfig+0x1404>
  }
  return HAL_ERROR;
 800a882:	2301      	movs	r3, #1
}
 800a884:	4618      	mov	r0, r3
 800a886:	f507 7794 	add.w	r7, r7, #296	@ 0x128
 800a88a:	46bd      	mov	sp, r7
 800a88c:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800a890:	58024400 	.word	0x58024400

0800a894 <HAL_RCCEx_GetPeriphCLKFreq>:
  * @retval Frequency in KHz
  *
  *  (*) : Available on some STM32H7 lines only.
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint64_t PeriphClk)
{
 800a894:	b580      	push	{r7, lr}
 800a896:	b090      	sub	sp, #64	@ 0x40
 800a898:	af00      	add	r7, sp, #0
 800a89a:	e9c7 0100 	strd	r0, r1, [r7]
  /* This variable is used to store the SAI and CKP clock source */
  uint32_t saiclocksource;
  uint32_t ckpclocksource;
  uint32_t srcclk;

  if (PeriphClk == RCC_PERIPHCLK_SAI1)
 800a89e:	e9d7 2300 	ldrd	r2, r3, [r7]
 800a8a2:	f5a2 7180 	sub.w	r1, r2, #256	@ 0x100
 800a8a6:	430b      	orrs	r3, r1
 800a8a8:	f040 8094 	bne.w	800a9d4 <HAL_RCCEx_GetPeriphCLKFreq+0x140>
  {

    saiclocksource = __HAL_RCC_GET_SAI1_SOURCE();
 800a8ac:	4b9e      	ldr	r3, [pc, #632]	@ (800ab28 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800a8ae:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a8b0:	f003 0307 	and.w	r3, r3, #7
 800a8b4:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 800a8b6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a8b8:	2b04      	cmp	r3, #4
 800a8ba:	f200 8087 	bhi.w	800a9cc <HAL_RCCEx_GetPeriphCLKFreq+0x138>
 800a8be:	a201      	add	r2, pc, #4	@ (adr r2, 800a8c4 <HAL_RCCEx_GetPeriphCLKFreq+0x30>)
 800a8c0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a8c4:	0800a8d9 	.word	0x0800a8d9
 800a8c8:	0800a901 	.word	0x0800a901
 800a8cc:	0800a929 	.word	0x0800a929
 800a8d0:	0800a9c5 	.word	0x0800a9c5
 800a8d4:	0800a951 	.word	0x0800a951
    {
      case RCC_SAI1CLKSOURCE_PLL: /* PLL1 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800a8d8:	4b93      	ldr	r3, [pc, #588]	@ (800ab28 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800a8da:	681b      	ldr	r3, [r3, #0]
 800a8dc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800a8e0:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800a8e4:	d108      	bne.n	800a8f8 <HAL_RCCEx_GetPeriphCLKFreq+0x64>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800a8e6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800a8ea:	4618      	mov	r0, r3
 800a8ec:	f001 f810 	bl	800b910 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800a8f0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a8f2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800a8f4:	f000 bd45 	b.w	800b382 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800a8f8:	2300      	movs	r3, #0
 800a8fa:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a8fc:	f000 bd41 	b.w	800b382 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800a900:	4b89      	ldr	r3, [pc, #548]	@ (800ab28 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800a902:	681b      	ldr	r3, [r3, #0]
 800a904:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800a908:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800a90c:	d108      	bne.n	800a920 <HAL_RCCEx_GetPeriphCLKFreq+0x8c>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800a90e:	f107 0318 	add.w	r3, r7, #24
 800a912:	4618      	mov	r0, r3
 800a914:	f000 fd54 	bl	800b3c0 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800a918:	69bb      	ldr	r3, [r7, #24]
 800a91a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800a91c:	f000 bd31 	b.w	800b382 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800a920:	2300      	movs	r3, #0
 800a922:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a924:	f000 bd2d 	b.w	800b382 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI1CLKSOURCE_PLL3: /* PLL3 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800a928:	4b7f      	ldr	r3, [pc, #508]	@ (800ab28 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800a92a:	681b      	ldr	r3, [r3, #0]
 800a92c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800a930:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800a934:	d108      	bne.n	800a948 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800a936:	f107 030c 	add.w	r3, r7, #12
 800a93a:	4618      	mov	r0, r3
 800a93c:	f000 fe94 	bl	800b668 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 800a940:	68fb      	ldr	r3, [r7, #12]
 800a942:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800a944:	f000 bd1d 	b.w	800b382 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800a948:	2300      	movs	r3, #0
 800a94a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a94c:	f000 bd19 	b.w	800b382 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI1CLKSOURCE_CLKP: /* CKPER is the clock source for SAI1*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800a950:	4b75      	ldr	r3, [pc, #468]	@ (800ab28 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800a952:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a954:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800a958:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800a95a:	4b73      	ldr	r3, [pc, #460]	@ (800ab28 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800a95c:	681b      	ldr	r3, [r3, #0]
 800a95e:	f003 0304 	and.w	r3, r3, #4
 800a962:	2b04      	cmp	r3, #4
 800a964:	d10c      	bne.n	800a980 <HAL_RCCEx_GetPeriphCLKFreq+0xec>
 800a966:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a968:	2b00      	cmp	r3, #0
 800a96a:	d109      	bne.n	800a980 <HAL_RCCEx_GetPeriphCLKFreq+0xec>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800a96c:	4b6e      	ldr	r3, [pc, #440]	@ (800ab28 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800a96e:	681b      	ldr	r3, [r3, #0]
 800a970:	08db      	lsrs	r3, r3, #3
 800a972:	f003 0303 	and.w	r3, r3, #3
 800a976:	4a6d      	ldr	r2, [pc, #436]	@ (800ab2c <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 800a978:	fa22 f303 	lsr.w	r3, r2, r3
 800a97c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800a97e:	e01f      	b.n	800a9c0 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800a980:	4b69      	ldr	r3, [pc, #420]	@ (800ab28 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800a982:	681b      	ldr	r3, [r3, #0]
 800a984:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a988:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800a98c:	d106      	bne.n	800a99c <HAL_RCCEx_GetPeriphCLKFreq+0x108>
 800a98e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a990:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800a994:	d102      	bne.n	800a99c <HAL_RCCEx_GetPeriphCLKFreq+0x108>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 800a996:	4b66      	ldr	r3, [pc, #408]	@ (800ab30 <HAL_RCCEx_GetPeriphCLKFreq+0x29c>)
 800a998:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800a99a:	e011      	b.n	800a9c0 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800a99c:	4b62      	ldr	r3, [pc, #392]	@ (800ab28 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800a99e:	681b      	ldr	r3, [r3, #0]
 800a9a0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800a9a4:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800a9a8:	d106      	bne.n	800a9b8 <HAL_RCCEx_GetPeriphCLKFreq+0x124>
 800a9aa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a9ac:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800a9b0:	d102      	bne.n	800a9b8 <HAL_RCCEx_GetPeriphCLKFreq+0x124>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 800a9b2:	4b60      	ldr	r3, [pc, #384]	@ (800ab34 <HAL_RCCEx_GetPeriphCLKFreq+0x2a0>)
 800a9b4:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800a9b6:	e003      	b.n	800a9c0 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800a9b8:	2300      	movs	r3, #0
 800a9ba:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 800a9bc:	f000 bce1 	b.w	800b382 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800a9c0:	f000 bcdf 	b.w	800b382 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case (RCC_SAI1CLKSOURCE_PIN): /* External clock is the clock source for SAI1 */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 800a9c4:	4b5c      	ldr	r3, [pc, #368]	@ (800ab38 <HAL_RCCEx_GetPeriphCLKFreq+0x2a4>)
 800a9c6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a9c8:	f000 bcdb 	b.w	800b382 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 800a9cc:	2300      	movs	r3, #0
 800a9ce:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a9d0:	f000 bcd7 	b.w	800b382 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }

#if defined(SAI3)
  else if (PeriphClk == RCC_PERIPHCLK_SAI23)
 800a9d4:	e9d7 2300 	ldrd	r2, r3, [r7]
 800a9d8:	f5a2 7100 	sub.w	r1, r2, #512	@ 0x200
 800a9dc:	430b      	orrs	r3, r1
 800a9de:	f040 80ad 	bne.w	800ab3c <HAL_RCCEx_GetPeriphCLKFreq+0x2a8>
  {

    saiclocksource = __HAL_RCC_GET_SAI23_SOURCE();
 800a9e2:	4b51      	ldr	r3, [pc, #324]	@ (800ab28 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800a9e4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a9e6:	f403 73e0 	and.w	r3, r3, #448	@ 0x1c0
 800a9ea:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 800a9ec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a9ee:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800a9f2:	d056      	beq.n	800aaa2 <HAL_RCCEx_GetPeriphCLKFreq+0x20e>
 800a9f4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a9f6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800a9fa:	f200 8090 	bhi.w	800ab1e <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
 800a9fe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800aa00:	2bc0      	cmp	r3, #192	@ 0xc0
 800aa02:	f000 8088 	beq.w	800ab16 <HAL_RCCEx_GetPeriphCLKFreq+0x282>
 800aa06:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800aa08:	2bc0      	cmp	r3, #192	@ 0xc0
 800aa0a:	f200 8088 	bhi.w	800ab1e <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
 800aa0e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800aa10:	2b80      	cmp	r3, #128	@ 0x80
 800aa12:	d032      	beq.n	800aa7a <HAL_RCCEx_GetPeriphCLKFreq+0x1e6>
 800aa14:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800aa16:	2b80      	cmp	r3, #128	@ 0x80
 800aa18:	f200 8081 	bhi.w	800ab1e <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
 800aa1c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800aa1e:	2b00      	cmp	r3, #0
 800aa20:	d003      	beq.n	800aa2a <HAL_RCCEx_GetPeriphCLKFreq+0x196>
 800aa22:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800aa24:	2b40      	cmp	r3, #64	@ 0x40
 800aa26:	d014      	beq.n	800aa52 <HAL_RCCEx_GetPeriphCLKFreq+0x1be>
 800aa28:	e079      	b.n	800ab1e <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
    {
      case RCC_SAI23CLKSOURCE_PLL: /* PLL1 is the clock source for SAI2/3 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800aa2a:	4b3f      	ldr	r3, [pc, #252]	@ (800ab28 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800aa2c:	681b      	ldr	r3, [r3, #0]
 800aa2e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800aa32:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800aa36:	d108      	bne.n	800aa4a <HAL_RCCEx_GetPeriphCLKFreq+0x1b6>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800aa38:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800aa3c:	4618      	mov	r0, r3
 800aa3e:	f000 ff67 	bl	800b910 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800aa42:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800aa44:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800aa46:	f000 bc9c 	b.w	800b382 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800aa4a:	2300      	movs	r3, #0
 800aa4c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800aa4e:	f000 bc98 	b.w	800b382 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is the clock source for SAI2/3 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800aa52:	4b35      	ldr	r3, [pc, #212]	@ (800ab28 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800aa54:	681b      	ldr	r3, [r3, #0]
 800aa56:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800aa5a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800aa5e:	d108      	bne.n	800aa72 <HAL_RCCEx_GetPeriphCLKFreq+0x1de>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800aa60:	f107 0318 	add.w	r3, r7, #24
 800aa64:	4618      	mov	r0, r3
 800aa66:	f000 fcab 	bl	800b3c0 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800aa6a:	69bb      	ldr	r3, [r7, #24]
 800aa6c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800aa6e:	f000 bc88 	b.w	800b382 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800aa72:	2300      	movs	r3, #0
 800aa74:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800aa76:	f000 bc84 	b.w	800b382 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI23CLKSOURCE_PLL3: /* PLL3 is the clock source for SAI2/3 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800aa7a:	4b2b      	ldr	r3, [pc, #172]	@ (800ab28 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800aa7c:	681b      	ldr	r3, [r3, #0]
 800aa7e:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800aa82:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800aa86:	d108      	bne.n	800aa9a <HAL_RCCEx_GetPeriphCLKFreq+0x206>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800aa88:	f107 030c 	add.w	r3, r7, #12
 800aa8c:	4618      	mov	r0, r3
 800aa8e:	f000 fdeb 	bl	800b668 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 800aa92:	68fb      	ldr	r3, [r7, #12]
 800aa94:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800aa96:	f000 bc74 	b.w	800b382 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800aa9a:	2300      	movs	r3, #0
 800aa9c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800aa9e:	f000 bc70 	b.w	800b382 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI23CLKSOURCE_CLKP: /* CKPER is the clock source for SAI2/3 */
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800aaa2:	4b21      	ldr	r3, [pc, #132]	@ (800ab28 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800aaa4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800aaa6:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800aaaa:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800aaac:	4b1e      	ldr	r3, [pc, #120]	@ (800ab28 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800aaae:	681b      	ldr	r3, [r3, #0]
 800aab0:	f003 0304 	and.w	r3, r3, #4
 800aab4:	2b04      	cmp	r3, #4
 800aab6:	d10c      	bne.n	800aad2 <HAL_RCCEx_GetPeriphCLKFreq+0x23e>
 800aab8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800aaba:	2b00      	cmp	r3, #0
 800aabc:	d109      	bne.n	800aad2 <HAL_RCCEx_GetPeriphCLKFreq+0x23e>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800aabe:	4b1a      	ldr	r3, [pc, #104]	@ (800ab28 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800aac0:	681b      	ldr	r3, [r3, #0]
 800aac2:	08db      	lsrs	r3, r3, #3
 800aac4:	f003 0303 	and.w	r3, r3, #3
 800aac8:	4a18      	ldr	r2, [pc, #96]	@ (800ab2c <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 800aaca:	fa22 f303 	lsr.w	r3, r2, r3
 800aace:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800aad0:	e01f      	b.n	800ab12 <HAL_RCCEx_GetPeriphCLKFreq+0x27e>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800aad2:	4b15      	ldr	r3, [pc, #84]	@ (800ab28 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800aad4:	681b      	ldr	r3, [r3, #0]
 800aad6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800aada:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800aade:	d106      	bne.n	800aaee <HAL_RCCEx_GetPeriphCLKFreq+0x25a>
 800aae0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800aae2:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800aae6:	d102      	bne.n	800aaee <HAL_RCCEx_GetPeriphCLKFreq+0x25a>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 800aae8:	4b11      	ldr	r3, [pc, #68]	@ (800ab30 <HAL_RCCEx_GetPeriphCLKFreq+0x29c>)
 800aaea:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800aaec:	e011      	b.n	800ab12 <HAL_RCCEx_GetPeriphCLKFreq+0x27e>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800aaee:	4b0e      	ldr	r3, [pc, #56]	@ (800ab28 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800aaf0:	681b      	ldr	r3, [r3, #0]
 800aaf2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800aaf6:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800aafa:	d106      	bne.n	800ab0a <HAL_RCCEx_GetPeriphCLKFreq+0x276>
 800aafc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800aafe:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800ab02:	d102      	bne.n	800ab0a <HAL_RCCEx_GetPeriphCLKFreq+0x276>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 800ab04:	4b0b      	ldr	r3, [pc, #44]	@ (800ab34 <HAL_RCCEx_GetPeriphCLKFreq+0x2a0>)
 800ab06:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800ab08:	e003      	b.n	800ab12 <HAL_RCCEx_GetPeriphCLKFreq+0x27e>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800ab0a:	2300      	movs	r3, #0
 800ab0c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 800ab0e:	f000 bc38 	b.w	800b382 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800ab12:	f000 bc36 	b.w	800b382 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case (RCC_SAI23CLKSOURCE_PIN): /* External clock is the clock source for SAI2/3 */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 800ab16:	4b08      	ldr	r3, [pc, #32]	@ (800ab38 <HAL_RCCEx_GetPeriphCLKFreq+0x2a4>)
 800ab18:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800ab1a:	f000 bc32 	b.w	800b382 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 800ab1e:	2300      	movs	r3, #0
 800ab20:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800ab22:	f000 bc2e 	b.w	800b382 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800ab26:	bf00      	nop
 800ab28:	58024400 	.word	0x58024400
 800ab2c:	03d09000 	.word	0x03d09000
 800ab30:	003d0900 	.word	0x003d0900
 800ab34:	017d7840 	.word	0x017d7840
 800ab38:	00bb8000 	.word	0x00bb8000
    }
  }
#endif

#if defined(SAI4)
  else if (PeriphClk == RCC_PERIPHCLK_SAI4A)
 800ab3c:	e9d7 2300 	ldrd	r2, r3, [r7]
 800ab40:	f5a2 6180 	sub.w	r1, r2, #1024	@ 0x400
 800ab44:	430b      	orrs	r3, r1
 800ab46:	f040 809c 	bne.w	800ac82 <HAL_RCCEx_GetPeriphCLKFreq+0x3ee>
  {

    saiclocksource = __HAL_RCC_GET_SAI4A_SOURCE();
 800ab4a:	4b9e      	ldr	r3, [pc, #632]	@ (800adc4 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800ab4c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800ab4e:	f403 0360 	and.w	r3, r3, #14680064	@ 0xe00000
 800ab52:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 800ab54:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ab56:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800ab5a:	d054      	beq.n	800ac06 <HAL_RCCEx_GetPeriphCLKFreq+0x372>
 800ab5c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ab5e:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800ab62:	f200 808b 	bhi.w	800ac7c <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
 800ab66:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ab68:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 800ab6c:	f000 8083 	beq.w	800ac76 <HAL_RCCEx_GetPeriphCLKFreq+0x3e2>
 800ab70:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ab72:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 800ab76:	f200 8081 	bhi.w	800ac7c <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
 800ab7a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ab7c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800ab80:	d02f      	beq.n	800abe2 <HAL_RCCEx_GetPeriphCLKFreq+0x34e>
 800ab82:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ab84:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800ab88:	d878      	bhi.n	800ac7c <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
 800ab8a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ab8c:	2b00      	cmp	r3, #0
 800ab8e:	d004      	beq.n	800ab9a <HAL_RCCEx_GetPeriphCLKFreq+0x306>
 800ab90:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ab92:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800ab96:	d012      	beq.n	800abbe <HAL_RCCEx_GetPeriphCLKFreq+0x32a>
 800ab98:	e070      	b.n	800ac7c <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
    {
      case RCC_SAI4ACLKSOURCE_PLL: /* PLL1 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800ab9a:	4b8a      	ldr	r3, [pc, #552]	@ (800adc4 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800ab9c:	681b      	ldr	r3, [r3, #0]
 800ab9e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800aba2:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800aba6:	d107      	bne.n	800abb8 <HAL_RCCEx_GetPeriphCLKFreq+0x324>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800aba8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800abac:	4618      	mov	r0, r3
 800abae:	f000 feaf 	bl	800b910 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800abb2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800abb4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800abb6:	e3e4      	b.n	800b382 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800abb8:	2300      	movs	r3, #0
 800abba:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800abbc:	e3e1      	b.n	800b382 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI4ACLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800abbe:	4b81      	ldr	r3, [pc, #516]	@ (800adc4 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800abc0:	681b      	ldr	r3, [r3, #0]
 800abc2:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800abc6:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800abca:	d107      	bne.n	800abdc <HAL_RCCEx_GetPeriphCLKFreq+0x348>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800abcc:	f107 0318 	add.w	r3, r7, #24
 800abd0:	4618      	mov	r0, r3
 800abd2:	f000 fbf5 	bl	800b3c0 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800abd6:	69bb      	ldr	r3, [r7, #24]
 800abd8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800abda:	e3d2      	b.n	800b382 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800abdc:	2300      	movs	r3, #0
 800abde:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800abe0:	e3cf      	b.n	800b382 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4ACLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800abe2:	4b78      	ldr	r3, [pc, #480]	@ (800adc4 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800abe4:	681b      	ldr	r3, [r3, #0]
 800abe6:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800abea:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800abee:	d107      	bne.n	800ac00 <HAL_RCCEx_GetPeriphCLKFreq+0x36c>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800abf0:	f107 030c 	add.w	r3, r7, #12
 800abf4:	4618      	mov	r0, r3
 800abf6:	f000 fd37 	bl	800b668 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 800abfa:	68fb      	ldr	r3, [r7, #12]
 800abfc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800abfe:	e3c0      	b.n	800b382 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800ac00:	2300      	movs	r3, #0
 800ac02:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800ac04:	e3bd      	b.n	800b382 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4ACLKSOURCE_CLKP: /* CKPER is the clock source for SAI4A*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800ac06:	4b6f      	ldr	r3, [pc, #444]	@ (800adc4 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800ac08:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800ac0a:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800ac0e:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800ac10:	4b6c      	ldr	r3, [pc, #432]	@ (800adc4 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800ac12:	681b      	ldr	r3, [r3, #0]
 800ac14:	f003 0304 	and.w	r3, r3, #4
 800ac18:	2b04      	cmp	r3, #4
 800ac1a:	d10c      	bne.n	800ac36 <HAL_RCCEx_GetPeriphCLKFreq+0x3a2>
 800ac1c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ac1e:	2b00      	cmp	r3, #0
 800ac20:	d109      	bne.n	800ac36 <HAL_RCCEx_GetPeriphCLKFreq+0x3a2>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800ac22:	4b68      	ldr	r3, [pc, #416]	@ (800adc4 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800ac24:	681b      	ldr	r3, [r3, #0]
 800ac26:	08db      	lsrs	r3, r3, #3
 800ac28:	f003 0303 	and.w	r3, r3, #3
 800ac2c:	4a66      	ldr	r2, [pc, #408]	@ (800adc8 <HAL_RCCEx_GetPeriphCLKFreq+0x534>)
 800ac2e:	fa22 f303 	lsr.w	r3, r2, r3
 800ac32:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800ac34:	e01e      	b.n	800ac74 <HAL_RCCEx_GetPeriphCLKFreq+0x3e0>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800ac36:	4b63      	ldr	r3, [pc, #396]	@ (800adc4 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800ac38:	681b      	ldr	r3, [r3, #0]
 800ac3a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800ac3e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800ac42:	d106      	bne.n	800ac52 <HAL_RCCEx_GetPeriphCLKFreq+0x3be>
 800ac44:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ac46:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800ac4a:	d102      	bne.n	800ac52 <HAL_RCCEx_GetPeriphCLKFreq+0x3be>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 800ac4c:	4b5f      	ldr	r3, [pc, #380]	@ (800adcc <HAL_RCCEx_GetPeriphCLKFreq+0x538>)
 800ac4e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800ac50:	e010      	b.n	800ac74 <HAL_RCCEx_GetPeriphCLKFreq+0x3e0>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800ac52:	4b5c      	ldr	r3, [pc, #368]	@ (800adc4 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800ac54:	681b      	ldr	r3, [r3, #0]
 800ac56:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800ac5a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800ac5e:	d106      	bne.n	800ac6e <HAL_RCCEx_GetPeriphCLKFreq+0x3da>
 800ac60:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ac62:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800ac66:	d102      	bne.n	800ac6e <HAL_RCCEx_GetPeriphCLKFreq+0x3da>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 800ac68:	4b59      	ldr	r3, [pc, #356]	@ (800add0 <HAL_RCCEx_GetPeriphCLKFreq+0x53c>)
 800ac6a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800ac6c:	e002      	b.n	800ac74 <HAL_RCCEx_GetPeriphCLKFreq+0x3e0>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800ac6e:	2300      	movs	r3, #0
 800ac70:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 800ac72:	e386      	b.n	800b382 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800ac74:	e385      	b.n	800b382 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4ACLKSOURCE_PIN: /* External clock is the clock source for SAI4A */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 800ac76:	4b57      	ldr	r3, [pc, #348]	@ (800add4 <HAL_RCCEx_GetPeriphCLKFreq+0x540>)
 800ac78:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800ac7a:	e382      	b.n	800b382 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      default :
      {
        frequency = 0;
 800ac7c:	2300      	movs	r3, #0
 800ac7e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800ac80:	e37f      	b.n	800b382 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }

  else if (PeriphClk == RCC_PERIPHCLK_SAI4B)
 800ac82:	e9d7 2300 	ldrd	r2, r3, [r7]
 800ac86:	f5a2 6100 	sub.w	r1, r2, #2048	@ 0x800
 800ac8a:	430b      	orrs	r3, r1
 800ac8c:	f040 80a7 	bne.w	800adde <HAL_RCCEx_GetPeriphCLKFreq+0x54a>
  {

    saiclocksource = __HAL_RCC_GET_SAI4B_SOURCE();
 800ac90:	4b4c      	ldr	r3, [pc, #304]	@ (800adc4 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800ac92:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800ac94:	f003 63e0 	and.w	r3, r3, #117440512	@ 0x7000000
 800ac98:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 800ac9a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ac9c:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800aca0:	d055      	beq.n	800ad4e <HAL_RCCEx_GetPeriphCLKFreq+0x4ba>
 800aca2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800aca4:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800aca8:	f200 8096 	bhi.w	800add8 <HAL_RCCEx_GetPeriphCLKFreq+0x544>
 800acac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800acae:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800acb2:	f000 8084 	beq.w	800adbe <HAL_RCCEx_GetPeriphCLKFreq+0x52a>
 800acb6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800acb8:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800acbc:	f200 808c 	bhi.w	800add8 <HAL_RCCEx_GetPeriphCLKFreq+0x544>
 800acc0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800acc2:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800acc6:	d030      	beq.n	800ad2a <HAL_RCCEx_GetPeriphCLKFreq+0x496>
 800acc8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800acca:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800acce:	f200 8083 	bhi.w	800add8 <HAL_RCCEx_GetPeriphCLKFreq+0x544>
 800acd2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800acd4:	2b00      	cmp	r3, #0
 800acd6:	d004      	beq.n	800ace2 <HAL_RCCEx_GetPeriphCLKFreq+0x44e>
 800acd8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800acda:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800acde:	d012      	beq.n	800ad06 <HAL_RCCEx_GetPeriphCLKFreq+0x472>
 800ace0:	e07a      	b.n	800add8 <HAL_RCCEx_GetPeriphCLKFreq+0x544>
    {
      case RCC_SAI4BCLKSOURCE_PLL: /* PLL1 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800ace2:	4b38      	ldr	r3, [pc, #224]	@ (800adc4 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800ace4:	681b      	ldr	r3, [r3, #0]
 800ace6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800acea:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800acee:	d107      	bne.n	800ad00 <HAL_RCCEx_GetPeriphCLKFreq+0x46c>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800acf0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800acf4:	4618      	mov	r0, r3
 800acf6:	f000 fe0b 	bl	800b910 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800acfa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800acfc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800acfe:	e340      	b.n	800b382 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800ad00:	2300      	movs	r3, #0
 800ad02:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800ad04:	e33d      	b.n	800b382 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI4BCLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800ad06:	4b2f      	ldr	r3, [pc, #188]	@ (800adc4 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800ad08:	681b      	ldr	r3, [r3, #0]
 800ad0a:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800ad0e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800ad12:	d107      	bne.n	800ad24 <HAL_RCCEx_GetPeriphCLKFreq+0x490>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800ad14:	f107 0318 	add.w	r3, r7, #24
 800ad18:	4618      	mov	r0, r3
 800ad1a:	f000 fb51 	bl	800b3c0 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800ad1e:	69bb      	ldr	r3, [r7, #24]
 800ad20:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800ad22:	e32e      	b.n	800b382 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800ad24:	2300      	movs	r3, #0
 800ad26:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800ad28:	e32b      	b.n	800b382 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4BCLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800ad2a:	4b26      	ldr	r3, [pc, #152]	@ (800adc4 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800ad2c:	681b      	ldr	r3, [r3, #0]
 800ad2e:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800ad32:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800ad36:	d107      	bne.n	800ad48 <HAL_RCCEx_GetPeriphCLKFreq+0x4b4>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800ad38:	f107 030c 	add.w	r3, r7, #12
 800ad3c:	4618      	mov	r0, r3
 800ad3e:	f000 fc93 	bl	800b668 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 800ad42:	68fb      	ldr	r3, [r7, #12]
 800ad44:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800ad46:	e31c      	b.n	800b382 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800ad48:	2300      	movs	r3, #0
 800ad4a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800ad4c:	e319      	b.n	800b382 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4BCLKSOURCE_CLKP: /* CKPER is the clock source for SAI4B*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800ad4e:	4b1d      	ldr	r3, [pc, #116]	@ (800adc4 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800ad50:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800ad52:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800ad56:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800ad58:	4b1a      	ldr	r3, [pc, #104]	@ (800adc4 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800ad5a:	681b      	ldr	r3, [r3, #0]
 800ad5c:	f003 0304 	and.w	r3, r3, #4
 800ad60:	2b04      	cmp	r3, #4
 800ad62:	d10c      	bne.n	800ad7e <HAL_RCCEx_GetPeriphCLKFreq+0x4ea>
 800ad64:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ad66:	2b00      	cmp	r3, #0
 800ad68:	d109      	bne.n	800ad7e <HAL_RCCEx_GetPeriphCLKFreq+0x4ea>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800ad6a:	4b16      	ldr	r3, [pc, #88]	@ (800adc4 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800ad6c:	681b      	ldr	r3, [r3, #0]
 800ad6e:	08db      	lsrs	r3, r3, #3
 800ad70:	f003 0303 	and.w	r3, r3, #3
 800ad74:	4a14      	ldr	r2, [pc, #80]	@ (800adc8 <HAL_RCCEx_GetPeriphCLKFreq+0x534>)
 800ad76:	fa22 f303 	lsr.w	r3, r2, r3
 800ad7a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800ad7c:	e01e      	b.n	800adbc <HAL_RCCEx_GetPeriphCLKFreq+0x528>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800ad7e:	4b11      	ldr	r3, [pc, #68]	@ (800adc4 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800ad80:	681b      	ldr	r3, [r3, #0]
 800ad82:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800ad86:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800ad8a:	d106      	bne.n	800ad9a <HAL_RCCEx_GetPeriphCLKFreq+0x506>
 800ad8c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ad8e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800ad92:	d102      	bne.n	800ad9a <HAL_RCCEx_GetPeriphCLKFreq+0x506>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 800ad94:	4b0d      	ldr	r3, [pc, #52]	@ (800adcc <HAL_RCCEx_GetPeriphCLKFreq+0x538>)
 800ad96:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800ad98:	e010      	b.n	800adbc <HAL_RCCEx_GetPeriphCLKFreq+0x528>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800ad9a:	4b0a      	ldr	r3, [pc, #40]	@ (800adc4 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800ad9c:	681b      	ldr	r3, [r3, #0]
 800ad9e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800ada2:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800ada6:	d106      	bne.n	800adb6 <HAL_RCCEx_GetPeriphCLKFreq+0x522>
 800ada8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800adaa:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800adae:	d102      	bne.n	800adb6 <HAL_RCCEx_GetPeriphCLKFreq+0x522>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 800adb0:	4b07      	ldr	r3, [pc, #28]	@ (800add0 <HAL_RCCEx_GetPeriphCLKFreq+0x53c>)
 800adb2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800adb4:	e002      	b.n	800adbc <HAL_RCCEx_GetPeriphCLKFreq+0x528>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800adb6:	2300      	movs	r3, #0
 800adb8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 800adba:	e2e2      	b.n	800b382 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800adbc:	e2e1      	b.n	800b382 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4BCLKSOURCE_PIN: /* External clock is the clock source for SAI4B */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 800adbe:	4b05      	ldr	r3, [pc, #20]	@ (800add4 <HAL_RCCEx_GetPeriphCLKFreq+0x540>)
 800adc0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800adc2:	e2de      	b.n	800b382 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800adc4:	58024400 	.word	0x58024400
 800adc8:	03d09000 	.word	0x03d09000
 800adcc:	003d0900 	.word	0x003d0900
 800add0:	017d7840 	.word	0x017d7840
 800add4:	00bb8000 	.word	0x00bb8000
      }

      default :
      {
        frequency = 0;
 800add8:	2300      	movs	r3, #0
 800adda:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800addc:	e2d1      	b.n	800b382 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
#endif /*SAI4*/
  else if (PeriphClk == RCC_PERIPHCLK_SPI123)
 800adde:	e9d7 2300 	ldrd	r2, r3, [r7]
 800ade2:	f5a2 5180 	sub.w	r1, r2, #4096	@ 0x1000
 800ade6:	430b      	orrs	r3, r1
 800ade8:	f040 809c 	bne.w	800af24 <HAL_RCCEx_GetPeriphCLKFreq+0x690>
  {
    /* Get SPI1/2/3 clock source */
    srcclk = __HAL_RCC_GET_SPI123_SOURCE();
 800adec:	4b93      	ldr	r3, [pc, #588]	@ (800b03c <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800adee:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800adf0:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
 800adf4:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 800adf6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800adf8:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800adfc:	d054      	beq.n	800aea8 <HAL_RCCEx_GetPeriphCLKFreq+0x614>
 800adfe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ae00:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800ae04:	f200 808b 	bhi.w	800af1e <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
 800ae08:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ae0a:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800ae0e:	f000 8083 	beq.w	800af18 <HAL_RCCEx_GetPeriphCLKFreq+0x684>
 800ae12:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ae14:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800ae18:	f200 8081 	bhi.w	800af1e <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
 800ae1c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ae1e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800ae22:	d02f      	beq.n	800ae84 <HAL_RCCEx_GetPeriphCLKFreq+0x5f0>
 800ae24:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ae26:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800ae2a:	d878      	bhi.n	800af1e <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
 800ae2c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ae2e:	2b00      	cmp	r3, #0
 800ae30:	d004      	beq.n	800ae3c <HAL_RCCEx_GetPeriphCLKFreq+0x5a8>
 800ae32:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ae34:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800ae38:	d012      	beq.n	800ae60 <HAL_RCCEx_GetPeriphCLKFreq+0x5cc>
 800ae3a:	e070      	b.n	800af1e <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
    {
      case RCC_SPI123CLKSOURCE_PLL: /* PLL1 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800ae3c:	4b7f      	ldr	r3, [pc, #508]	@ (800b03c <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800ae3e:	681b      	ldr	r3, [r3, #0]
 800ae40:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800ae44:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800ae48:	d107      	bne.n	800ae5a <HAL_RCCEx_GetPeriphCLKFreq+0x5c6>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800ae4a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800ae4e:	4618      	mov	r0, r3
 800ae50:	f000 fd5e 	bl	800b910 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800ae54:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ae56:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800ae58:	e293      	b.n	800b382 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800ae5a:	2300      	movs	r3, #0
 800ae5c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800ae5e:	e290      	b.n	800b382 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800ae60:	4b76      	ldr	r3, [pc, #472]	@ (800b03c <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800ae62:	681b      	ldr	r3, [r3, #0]
 800ae64:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800ae68:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800ae6c:	d107      	bne.n	800ae7e <HAL_RCCEx_GetPeriphCLKFreq+0x5ea>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800ae6e:	f107 0318 	add.w	r3, r7, #24
 800ae72:	4618      	mov	r0, r3
 800ae74:	f000 faa4 	bl	800b3c0 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800ae78:	69bb      	ldr	r3, [r7, #24]
 800ae7a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800ae7c:	e281      	b.n	800b382 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800ae7e:	2300      	movs	r3, #0
 800ae80:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800ae82:	e27e      	b.n	800b382 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SPI123CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800ae84:	4b6d      	ldr	r3, [pc, #436]	@ (800b03c <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800ae86:	681b      	ldr	r3, [r3, #0]
 800ae88:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800ae8c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800ae90:	d107      	bne.n	800aea2 <HAL_RCCEx_GetPeriphCLKFreq+0x60e>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800ae92:	f107 030c 	add.w	r3, r7, #12
 800ae96:	4618      	mov	r0, r3
 800ae98:	f000 fbe6 	bl	800b668 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 800ae9c:	68fb      	ldr	r3, [r7, #12]
 800ae9e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800aea0:	e26f      	b.n	800b382 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800aea2:	2300      	movs	r3, #0
 800aea4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800aea6:	e26c      	b.n	800b382 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SPI123CLKSOURCE_CLKP: /* CKPER is the clock source for SPI123 */
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800aea8:	4b64      	ldr	r3, [pc, #400]	@ (800b03c <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800aeaa:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800aeac:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800aeb0:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800aeb2:	4b62      	ldr	r3, [pc, #392]	@ (800b03c <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800aeb4:	681b      	ldr	r3, [r3, #0]
 800aeb6:	f003 0304 	and.w	r3, r3, #4
 800aeba:	2b04      	cmp	r3, #4
 800aebc:	d10c      	bne.n	800aed8 <HAL_RCCEx_GetPeriphCLKFreq+0x644>
 800aebe:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800aec0:	2b00      	cmp	r3, #0
 800aec2:	d109      	bne.n	800aed8 <HAL_RCCEx_GetPeriphCLKFreq+0x644>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800aec4:	4b5d      	ldr	r3, [pc, #372]	@ (800b03c <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800aec6:	681b      	ldr	r3, [r3, #0]
 800aec8:	08db      	lsrs	r3, r3, #3
 800aeca:	f003 0303 	and.w	r3, r3, #3
 800aece:	4a5c      	ldr	r2, [pc, #368]	@ (800b040 <HAL_RCCEx_GetPeriphCLKFreq+0x7ac>)
 800aed0:	fa22 f303 	lsr.w	r3, r2, r3
 800aed4:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800aed6:	e01e      	b.n	800af16 <HAL_RCCEx_GetPeriphCLKFreq+0x682>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800aed8:	4b58      	ldr	r3, [pc, #352]	@ (800b03c <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800aeda:	681b      	ldr	r3, [r3, #0]
 800aedc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800aee0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800aee4:	d106      	bne.n	800aef4 <HAL_RCCEx_GetPeriphCLKFreq+0x660>
 800aee6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800aee8:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800aeec:	d102      	bne.n	800aef4 <HAL_RCCEx_GetPeriphCLKFreq+0x660>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 800aeee:	4b55      	ldr	r3, [pc, #340]	@ (800b044 <HAL_RCCEx_GetPeriphCLKFreq+0x7b0>)
 800aef0:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800aef2:	e010      	b.n	800af16 <HAL_RCCEx_GetPeriphCLKFreq+0x682>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800aef4:	4b51      	ldr	r3, [pc, #324]	@ (800b03c <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800aef6:	681b      	ldr	r3, [r3, #0]
 800aef8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800aefc:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800af00:	d106      	bne.n	800af10 <HAL_RCCEx_GetPeriphCLKFreq+0x67c>
 800af02:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800af04:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800af08:	d102      	bne.n	800af10 <HAL_RCCEx_GetPeriphCLKFreq+0x67c>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 800af0a:	4b4f      	ldr	r3, [pc, #316]	@ (800b048 <HAL_RCCEx_GetPeriphCLKFreq+0x7b4>)
 800af0c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800af0e:	e002      	b.n	800af16 <HAL_RCCEx_GetPeriphCLKFreq+0x682>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800af10:	2300      	movs	r3, #0
 800af12:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 800af14:	e235      	b.n	800b382 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800af16:	e234      	b.n	800b382 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case (RCC_SPI123CLKSOURCE_PIN): /* External clock is the clock source for I2S */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 800af18:	4b4c      	ldr	r3, [pc, #304]	@ (800b04c <HAL_RCCEx_GetPeriphCLKFreq+0x7b8>)
 800af1a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800af1c:	e231      	b.n	800b382 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 800af1e:	2300      	movs	r3, #0
 800af20:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800af22:	e22e      	b.n	800b382 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI45)
 800af24:	e9d7 2300 	ldrd	r2, r3, [r7]
 800af28:	f5a2 5100 	sub.w	r1, r2, #8192	@ 0x2000
 800af2c:	430b      	orrs	r3, r1
 800af2e:	f040 808f 	bne.w	800b050 <HAL_RCCEx_GetPeriphCLKFreq+0x7bc>
  {
    /* Get SPI45 clock source */
    srcclk = __HAL_RCC_GET_SPI45_SOURCE();
 800af32:	4b42      	ldr	r3, [pc, #264]	@ (800b03c <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800af34:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800af36:	f403 23e0 	and.w	r3, r3, #458752	@ 0x70000
 800af3a:	63bb      	str	r3, [r7, #56]	@ 0x38
    switch (srcclk)
 800af3c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800af3e:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800af42:	d06b      	beq.n	800b01c <HAL_RCCEx_GetPeriphCLKFreq+0x788>
 800af44:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800af46:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800af4a:	d874      	bhi.n	800b036 <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 800af4c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800af4e:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800af52:	d056      	beq.n	800b002 <HAL_RCCEx_GetPeriphCLKFreq+0x76e>
 800af54:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800af56:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800af5a:	d86c      	bhi.n	800b036 <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 800af5c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800af5e:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800af62:	d03b      	beq.n	800afdc <HAL_RCCEx_GetPeriphCLKFreq+0x748>
 800af64:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800af66:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800af6a:	d864      	bhi.n	800b036 <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 800af6c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800af6e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800af72:	d021      	beq.n	800afb8 <HAL_RCCEx_GetPeriphCLKFreq+0x724>
 800af74:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800af76:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800af7a:	d85c      	bhi.n	800b036 <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 800af7c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800af7e:	2b00      	cmp	r3, #0
 800af80:	d004      	beq.n	800af8c <HAL_RCCEx_GetPeriphCLKFreq+0x6f8>
 800af82:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800af84:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800af88:	d004      	beq.n	800af94 <HAL_RCCEx_GetPeriphCLKFreq+0x700>
 800af8a:	e054      	b.n	800b036 <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
    {
      case RCC_SPI45CLKSOURCE_PCLK2: /* CD/D2 PCLK2 is the clock source for SPI4/5 */
      {
        frequency = HAL_RCC_GetPCLK1Freq();
 800af8c:	f7fe fa4c 	bl	8009428 <HAL_RCC_GetPCLK1Freq>
 800af90:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800af92:	e1f6      	b.n	800b382 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800af94:	4b29      	ldr	r3, [pc, #164]	@ (800b03c <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800af96:	681b      	ldr	r3, [r3, #0]
 800af98:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800af9c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800afa0:	d107      	bne.n	800afb2 <HAL_RCCEx_GetPeriphCLKFreq+0x71e>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800afa2:	f107 0318 	add.w	r3, r7, #24
 800afa6:	4618      	mov	r0, r3
 800afa8:	f000 fa0a 	bl	800b3c0 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800afac:	69fb      	ldr	r3, [r7, #28]
 800afae:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800afb0:	e1e7      	b.n	800b382 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800afb2:	2300      	movs	r3, #0
 800afb4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800afb6:	e1e4      	b.n	800b382 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800afb8:	4b20      	ldr	r3, [pc, #128]	@ (800b03c <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800afba:	681b      	ldr	r3, [r3, #0]
 800afbc:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800afc0:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800afc4:	d107      	bne.n	800afd6 <HAL_RCCEx_GetPeriphCLKFreq+0x742>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800afc6:	f107 030c 	add.w	r3, r7, #12
 800afca:	4618      	mov	r0, r3
 800afcc:	f000 fb4c 	bl	800b668 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 800afd0:	693b      	ldr	r3, [r7, #16]
 800afd2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800afd4:	e1d5      	b.n	800b382 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800afd6:	2300      	movs	r3, #0
 800afd8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800afda:	e1d2      	b.n	800b382 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_HSI: /* HSI is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800afdc:	4b17      	ldr	r3, [pc, #92]	@ (800b03c <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800afde:	681b      	ldr	r3, [r3, #0]
 800afe0:	f003 0304 	and.w	r3, r3, #4
 800afe4:	2b04      	cmp	r3, #4
 800afe6:	d109      	bne.n	800affc <HAL_RCCEx_GetPeriphCLKFreq+0x768>
        {
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800afe8:	4b14      	ldr	r3, [pc, #80]	@ (800b03c <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800afea:	681b      	ldr	r3, [r3, #0]
 800afec:	08db      	lsrs	r3, r3, #3
 800afee:	f003 0303 	and.w	r3, r3, #3
 800aff2:	4a13      	ldr	r2, [pc, #76]	@ (800b040 <HAL_RCCEx_GetPeriphCLKFreq+0x7ac>)
 800aff4:	fa22 f303 	lsr.w	r3, r2, r3
 800aff8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800affa:	e1c2      	b.n	800b382 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800affc:	2300      	movs	r3, #0
 800affe:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b000:	e1bf      	b.n	800b382 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_CSI: /* CSI is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 800b002:	4b0e      	ldr	r3, [pc, #56]	@ (800b03c <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800b004:	681b      	ldr	r3, [r3, #0]
 800b006:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800b00a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800b00e:	d102      	bne.n	800b016 <HAL_RCCEx_GetPeriphCLKFreq+0x782>
        {
          frequency = CSI_VALUE;
 800b010:	4b0c      	ldr	r3, [pc, #48]	@ (800b044 <HAL_RCCEx_GetPeriphCLKFreq+0x7b0>)
 800b012:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800b014:	e1b5      	b.n	800b382 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800b016:	2300      	movs	r3, #0
 800b018:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b01a:	e1b2      	b.n	800b382 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_HSE: /* HSE is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 800b01c:	4b07      	ldr	r3, [pc, #28]	@ (800b03c <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800b01e:	681b      	ldr	r3, [r3, #0]
 800b020:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800b024:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800b028:	d102      	bne.n	800b030 <HAL_RCCEx_GetPeriphCLKFreq+0x79c>
        {
          frequency = HSE_VALUE;
 800b02a:	4b07      	ldr	r3, [pc, #28]	@ (800b048 <HAL_RCCEx_GetPeriphCLKFreq+0x7b4>)
 800b02c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800b02e:	e1a8      	b.n	800b382 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800b030:	2300      	movs	r3, #0
 800b032:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b034:	e1a5      	b.n	800b382 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 800b036:	2300      	movs	r3, #0
 800b038:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b03a:	e1a2      	b.n	800b382 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800b03c:	58024400 	.word	0x58024400
 800b040:	03d09000 	.word	0x03d09000
 800b044:	003d0900 	.word	0x003d0900
 800b048:	017d7840 	.word	0x017d7840
 800b04c:	00bb8000 	.word	0x00bb8000
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_ADC)
 800b050:	e9d7 2300 	ldrd	r2, r3, [r7]
 800b054:	f5a2 2100 	sub.w	r1, r2, #524288	@ 0x80000
 800b058:	430b      	orrs	r3, r1
 800b05a:	d173      	bne.n	800b144 <HAL_RCCEx_GetPeriphCLKFreq+0x8b0>
  {
    /* Get ADC clock source */
    srcclk = __HAL_RCC_GET_ADC_SOURCE();
 800b05c:	4b9c      	ldr	r3, [pc, #624]	@ (800b2d0 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800b05e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b060:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800b064:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 800b066:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b068:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800b06c:	d02f      	beq.n	800b0ce <HAL_RCCEx_GetPeriphCLKFreq+0x83a>
 800b06e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b070:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800b074:	d863      	bhi.n	800b13e <HAL_RCCEx_GetPeriphCLKFreq+0x8aa>
 800b076:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b078:	2b00      	cmp	r3, #0
 800b07a:	d004      	beq.n	800b086 <HAL_RCCEx_GetPeriphCLKFreq+0x7f2>
 800b07c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b07e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800b082:	d012      	beq.n	800b0aa <HAL_RCCEx_GetPeriphCLKFreq+0x816>
 800b084:	e05b      	b.n	800b13e <HAL_RCCEx_GetPeriphCLKFreq+0x8aa>
    {
      case RCC_ADCCLKSOURCE_PLL2:
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800b086:	4b92      	ldr	r3, [pc, #584]	@ (800b2d0 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800b088:	681b      	ldr	r3, [r3, #0]
 800b08a:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800b08e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800b092:	d107      	bne.n	800b0a4 <HAL_RCCEx_GetPeriphCLKFreq+0x810>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800b094:	f107 0318 	add.w	r3, r7, #24
 800b098:	4618      	mov	r0, r3
 800b09a:	f000 f991 	bl	800b3c0 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800b09e:	69bb      	ldr	r3, [r7, #24]
 800b0a0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800b0a2:	e16e      	b.n	800b382 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800b0a4:	2300      	movs	r3, #0
 800b0a6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b0a8:	e16b      	b.n	800b382 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_ADCCLKSOURCE_PLL3:
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800b0aa:	4b89      	ldr	r3, [pc, #548]	@ (800b2d0 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800b0ac:	681b      	ldr	r3, [r3, #0]
 800b0ae:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800b0b2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800b0b6:	d107      	bne.n	800b0c8 <HAL_RCCEx_GetPeriphCLKFreq+0x834>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800b0b8:	f107 030c 	add.w	r3, r7, #12
 800b0bc:	4618      	mov	r0, r3
 800b0be:	f000 fad3 	bl	800b668 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_R_Frequency;
 800b0c2:	697b      	ldr	r3, [r7, #20]
 800b0c4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800b0c6:	e15c      	b.n	800b382 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800b0c8:	2300      	movs	r3, #0
 800b0ca:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b0cc:	e159      	b.n	800b382 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_ADCCLKSOURCE_CLKP:
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800b0ce:	4b80      	ldr	r3, [pc, #512]	@ (800b2d0 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800b0d0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800b0d2:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800b0d6:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800b0d8:	4b7d      	ldr	r3, [pc, #500]	@ (800b2d0 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800b0da:	681b      	ldr	r3, [r3, #0]
 800b0dc:	f003 0304 	and.w	r3, r3, #4
 800b0e0:	2b04      	cmp	r3, #4
 800b0e2:	d10c      	bne.n	800b0fe <HAL_RCCEx_GetPeriphCLKFreq+0x86a>
 800b0e4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b0e6:	2b00      	cmp	r3, #0
 800b0e8:	d109      	bne.n	800b0fe <HAL_RCCEx_GetPeriphCLKFreq+0x86a>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800b0ea:	4b79      	ldr	r3, [pc, #484]	@ (800b2d0 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800b0ec:	681b      	ldr	r3, [r3, #0]
 800b0ee:	08db      	lsrs	r3, r3, #3
 800b0f0:	f003 0303 	and.w	r3, r3, #3
 800b0f4:	4a77      	ldr	r2, [pc, #476]	@ (800b2d4 <HAL_RCCEx_GetPeriphCLKFreq+0xa40>)
 800b0f6:	fa22 f303 	lsr.w	r3, r2, r3
 800b0fa:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800b0fc:	e01e      	b.n	800b13c <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800b0fe:	4b74      	ldr	r3, [pc, #464]	@ (800b2d0 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800b100:	681b      	ldr	r3, [r3, #0]
 800b102:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800b106:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800b10a:	d106      	bne.n	800b11a <HAL_RCCEx_GetPeriphCLKFreq+0x886>
 800b10c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b10e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800b112:	d102      	bne.n	800b11a <HAL_RCCEx_GetPeriphCLKFreq+0x886>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 800b114:	4b70      	ldr	r3, [pc, #448]	@ (800b2d8 <HAL_RCCEx_GetPeriphCLKFreq+0xa44>)
 800b116:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800b118:	e010      	b.n	800b13c <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800b11a:	4b6d      	ldr	r3, [pc, #436]	@ (800b2d0 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800b11c:	681b      	ldr	r3, [r3, #0]
 800b11e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800b122:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800b126:	d106      	bne.n	800b136 <HAL_RCCEx_GetPeriphCLKFreq+0x8a2>
 800b128:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b12a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800b12e:	d102      	bne.n	800b136 <HAL_RCCEx_GetPeriphCLKFreq+0x8a2>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 800b130:	4b6a      	ldr	r3, [pc, #424]	@ (800b2dc <HAL_RCCEx_GetPeriphCLKFreq+0xa48>)
 800b132:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800b134:	e002      	b.n	800b13c <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800b136:	2300      	movs	r3, #0
 800b138:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 800b13a:	e122      	b.n	800b382 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800b13c:	e121      	b.n	800b382 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      default :
      {
        frequency = 0;
 800b13e:	2300      	movs	r3, #0
 800b140:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b142:	e11e      	b.n	800b382 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SDMMC)
 800b144:	e9d7 2300 	ldrd	r2, r3, [r7]
 800b148:	f5a2 3180 	sub.w	r1, r2, #65536	@ 0x10000
 800b14c:	430b      	orrs	r3, r1
 800b14e:	d133      	bne.n	800b1b8 <HAL_RCCEx_GetPeriphCLKFreq+0x924>
  {
    /* Get SDMMC clock source */
    srcclk = __HAL_RCC_GET_SDMMC_SOURCE();
 800b150:	4b5f      	ldr	r3, [pc, #380]	@ (800b2d0 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800b152:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800b154:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800b158:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 800b15a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b15c:	2b00      	cmp	r3, #0
 800b15e:	d004      	beq.n	800b16a <HAL_RCCEx_GetPeriphCLKFreq+0x8d6>
 800b160:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b162:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800b166:	d012      	beq.n	800b18e <HAL_RCCEx_GetPeriphCLKFreq+0x8fa>
 800b168:	e023      	b.n	800b1b2 <HAL_RCCEx_GetPeriphCLKFreq+0x91e>
    {
      case RCC_SDMMCCLKSOURCE_PLL: /* PLL1 is the clock source for SDMMC */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800b16a:	4b59      	ldr	r3, [pc, #356]	@ (800b2d0 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800b16c:	681b      	ldr	r3, [r3, #0]
 800b16e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800b172:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800b176:	d107      	bne.n	800b188 <HAL_RCCEx_GetPeriphCLKFreq+0x8f4>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800b178:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800b17c:	4618      	mov	r0, r3
 800b17e:	f000 fbc7 	bl	800b910 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800b182:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b184:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800b186:	e0fc      	b.n	800b382 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800b188:	2300      	movs	r3, #0
 800b18a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b18c:	e0f9      	b.n	800b382 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is the clock source for SDMMC */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800b18e:	4b50      	ldr	r3, [pc, #320]	@ (800b2d0 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800b190:	681b      	ldr	r3, [r3, #0]
 800b192:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800b196:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800b19a:	d107      	bne.n	800b1ac <HAL_RCCEx_GetPeriphCLKFreq+0x918>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800b19c:	f107 0318 	add.w	r3, r7, #24
 800b1a0:	4618      	mov	r0, r3
 800b1a2:	f000 f90d 	bl	800b3c0 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 800b1a6:	6a3b      	ldr	r3, [r7, #32]
 800b1a8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800b1aa:	e0ea      	b.n	800b382 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800b1ac:	2300      	movs	r3, #0
 800b1ae:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b1b0:	e0e7      	b.n	800b382 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      default :
      {
        frequency = 0;
 800b1b2:	2300      	movs	r3, #0
 800b1b4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b1b6:	e0e4      	b.n	800b382 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI6)
 800b1b8:	e9d7 2300 	ldrd	r2, r3, [r7]
 800b1bc:	f5a2 4180 	sub.w	r1, r2, #16384	@ 0x4000
 800b1c0:	430b      	orrs	r3, r1
 800b1c2:	f040 808d 	bne.w	800b2e0 <HAL_RCCEx_GetPeriphCLKFreq+0xa4c>
  {
    /* Get SPI6 clock source */
    srcclk = __HAL_RCC_GET_SPI6_SOURCE();
 800b1c6:	4b42      	ldr	r3, [pc, #264]	@ (800b2d0 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800b1c8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b1ca:	f003 43e0 	and.w	r3, r3, #1879048192	@ 0x70000000
 800b1ce:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 800b1d0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b1d2:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800b1d6:	d06b      	beq.n	800b2b0 <HAL_RCCEx_GetPeriphCLKFreq+0xa1c>
 800b1d8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b1da:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800b1de:	d874      	bhi.n	800b2ca <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 800b1e0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b1e2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800b1e6:	d056      	beq.n	800b296 <HAL_RCCEx_GetPeriphCLKFreq+0xa02>
 800b1e8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b1ea:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800b1ee:	d86c      	bhi.n	800b2ca <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 800b1f0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b1f2:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800b1f6:	d03b      	beq.n	800b270 <HAL_RCCEx_GetPeriphCLKFreq+0x9dc>
 800b1f8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b1fa:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800b1fe:	d864      	bhi.n	800b2ca <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 800b200:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b202:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800b206:	d021      	beq.n	800b24c <HAL_RCCEx_GetPeriphCLKFreq+0x9b8>
 800b208:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b20a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800b20e:	d85c      	bhi.n	800b2ca <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 800b210:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b212:	2b00      	cmp	r3, #0
 800b214:	d004      	beq.n	800b220 <HAL_RCCEx_GetPeriphCLKFreq+0x98c>
 800b216:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b218:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800b21c:	d004      	beq.n	800b228 <HAL_RCCEx_GetPeriphCLKFreq+0x994>
 800b21e:	e054      	b.n	800b2ca <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
    {
      case RCC_SPI6CLKSOURCE_D3PCLK1: /* D3PCLK1 (PCLK4) is the clock source for SPI6 */
      {
        frequency = HAL_RCCEx_GetD3PCLK1Freq();
 800b220:	f000 f8b8 	bl	800b394 <HAL_RCCEx_GetD3PCLK1Freq>
 800b224:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800b226:	e0ac      	b.n	800b382 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800b228:	4b29      	ldr	r3, [pc, #164]	@ (800b2d0 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800b22a:	681b      	ldr	r3, [r3, #0]
 800b22c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800b230:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800b234:	d107      	bne.n	800b246 <HAL_RCCEx_GetPeriphCLKFreq+0x9b2>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800b236:	f107 0318 	add.w	r3, r7, #24
 800b23a:	4618      	mov	r0, r3
 800b23c:	f000 f8c0 	bl	800b3c0 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800b240:	69fb      	ldr	r3, [r7, #28]
 800b242:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800b244:	e09d      	b.n	800b382 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800b246:	2300      	movs	r3, #0
 800b248:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b24a:	e09a      	b.n	800b382 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800b24c:	4b20      	ldr	r3, [pc, #128]	@ (800b2d0 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800b24e:	681b      	ldr	r3, [r3, #0]
 800b250:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800b254:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800b258:	d107      	bne.n	800b26a <HAL_RCCEx_GetPeriphCLKFreq+0x9d6>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800b25a:	f107 030c 	add.w	r3, r7, #12
 800b25e:	4618      	mov	r0, r3
 800b260:	f000 fa02 	bl	800b668 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 800b264:	693b      	ldr	r3, [r7, #16]
 800b266:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800b268:	e08b      	b.n	800b382 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800b26a:	2300      	movs	r3, #0
 800b26c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b26e:	e088      	b.n	800b382 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_HSI: /* HSI is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800b270:	4b17      	ldr	r3, [pc, #92]	@ (800b2d0 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800b272:	681b      	ldr	r3, [r3, #0]
 800b274:	f003 0304 	and.w	r3, r3, #4
 800b278:	2b04      	cmp	r3, #4
 800b27a:	d109      	bne.n	800b290 <HAL_RCCEx_GetPeriphCLKFreq+0x9fc>
        {
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800b27c:	4b14      	ldr	r3, [pc, #80]	@ (800b2d0 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800b27e:	681b      	ldr	r3, [r3, #0]
 800b280:	08db      	lsrs	r3, r3, #3
 800b282:	f003 0303 	and.w	r3, r3, #3
 800b286:	4a13      	ldr	r2, [pc, #76]	@ (800b2d4 <HAL_RCCEx_GetPeriphCLKFreq+0xa40>)
 800b288:	fa22 f303 	lsr.w	r3, r2, r3
 800b28c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800b28e:	e078      	b.n	800b382 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800b290:	2300      	movs	r3, #0
 800b292:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b294:	e075      	b.n	800b382 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_CSI: /* CSI is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 800b296:	4b0e      	ldr	r3, [pc, #56]	@ (800b2d0 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800b298:	681b      	ldr	r3, [r3, #0]
 800b29a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800b29e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800b2a2:	d102      	bne.n	800b2aa <HAL_RCCEx_GetPeriphCLKFreq+0xa16>
        {
          frequency = CSI_VALUE;
 800b2a4:	4b0c      	ldr	r3, [pc, #48]	@ (800b2d8 <HAL_RCCEx_GetPeriphCLKFreq+0xa44>)
 800b2a6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800b2a8:	e06b      	b.n	800b382 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800b2aa:	2300      	movs	r3, #0
 800b2ac:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b2ae:	e068      	b.n	800b382 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_HSE: /* HSE is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 800b2b0:	4b07      	ldr	r3, [pc, #28]	@ (800b2d0 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800b2b2:	681b      	ldr	r3, [r3, #0]
 800b2b4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800b2b8:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800b2bc:	d102      	bne.n	800b2c4 <HAL_RCCEx_GetPeriphCLKFreq+0xa30>
        {
          frequency = HSE_VALUE;
 800b2be:	4b07      	ldr	r3, [pc, #28]	@ (800b2dc <HAL_RCCEx_GetPeriphCLKFreq+0xa48>)
 800b2c0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800b2c2:	e05e      	b.n	800b382 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800b2c4:	2300      	movs	r3, #0
 800b2c6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b2c8:	e05b      	b.n	800b382 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
        break;
      }
#endif /* RCC_SPI6CLKSOURCE_PIN */
      default :
      {
        frequency = 0;
 800b2ca:	2300      	movs	r3, #0
 800b2cc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b2ce:	e058      	b.n	800b382 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800b2d0:	58024400 	.word	0x58024400
 800b2d4:	03d09000 	.word	0x03d09000
 800b2d8:	003d0900 	.word	0x003d0900
 800b2dc:	017d7840 	.word	0x017d7840
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_FDCAN)
 800b2e0:	e9d7 2300 	ldrd	r2, r3, [r7]
 800b2e4:	f5a2 4100 	sub.w	r1, r2, #32768	@ 0x8000
 800b2e8:	430b      	orrs	r3, r1
 800b2ea:	d148      	bne.n	800b37e <HAL_RCCEx_GetPeriphCLKFreq+0xaea>
  {
    /* Get FDCAN clock source */
    srcclk = __HAL_RCC_GET_FDCAN_SOURCE();
 800b2ec:	4b27      	ldr	r3, [pc, #156]	@ (800b38c <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 800b2ee:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800b2f0:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800b2f4:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 800b2f6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b2f8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800b2fc:	d02a      	beq.n	800b354 <HAL_RCCEx_GetPeriphCLKFreq+0xac0>
 800b2fe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b300:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800b304:	d838      	bhi.n	800b378 <HAL_RCCEx_GetPeriphCLKFreq+0xae4>
 800b306:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b308:	2b00      	cmp	r3, #0
 800b30a:	d004      	beq.n	800b316 <HAL_RCCEx_GetPeriphCLKFreq+0xa82>
 800b30c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b30e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800b312:	d00d      	beq.n	800b330 <HAL_RCCEx_GetPeriphCLKFreq+0xa9c>
 800b314:	e030      	b.n	800b378 <HAL_RCCEx_GetPeriphCLKFreq+0xae4>
    {
      case RCC_FDCANCLKSOURCE_HSE: /* HSE is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 800b316:	4b1d      	ldr	r3, [pc, #116]	@ (800b38c <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 800b318:	681b      	ldr	r3, [r3, #0]
 800b31a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800b31e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800b322:	d102      	bne.n	800b32a <HAL_RCCEx_GetPeriphCLKFreq+0xa96>
        {
          frequency = HSE_VALUE;
 800b324:	4b1a      	ldr	r3, [pc, #104]	@ (800b390 <HAL_RCCEx_GetPeriphCLKFreq+0xafc>)
 800b326:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800b328:	e02b      	b.n	800b382 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800b32a:	2300      	movs	r3, #0
 800b32c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b32e:	e028      	b.n	800b382 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_FDCANCLKSOURCE_PLL: /* PLL is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800b330:	4b16      	ldr	r3, [pc, #88]	@ (800b38c <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 800b332:	681b      	ldr	r3, [r3, #0]
 800b334:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800b338:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800b33c:	d107      	bne.n	800b34e <HAL_RCCEx_GetPeriphCLKFreq+0xaba>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800b33e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800b342:	4618      	mov	r0, r3
 800b344:	f000 fae4 	bl	800b910 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800b348:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b34a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800b34c:	e019      	b.n	800b382 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800b34e:	2300      	movs	r3, #0
 800b350:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b352:	e016      	b.n	800b382 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800b354:	4b0d      	ldr	r3, [pc, #52]	@ (800b38c <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 800b356:	681b      	ldr	r3, [r3, #0]
 800b358:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800b35c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800b360:	d107      	bne.n	800b372 <HAL_RCCEx_GetPeriphCLKFreq+0xade>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800b362:	f107 0318 	add.w	r3, r7, #24
 800b366:	4618      	mov	r0, r3
 800b368:	f000 f82a 	bl	800b3c0 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800b36c:	69fb      	ldr	r3, [r7, #28]
 800b36e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800b370:	e007      	b.n	800b382 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800b372:	2300      	movs	r3, #0
 800b374:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b376:	e004      	b.n	800b382 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 800b378:	2300      	movs	r3, #0
 800b37a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b37c:	e001      	b.n	800b382 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else
  {
    frequency = 0;
 800b37e:	2300      	movs	r3, #0
 800b380:	63fb      	str	r3, [r7, #60]	@ 0x3c
  }

  return frequency;
 800b382:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 800b384:	4618      	mov	r0, r3
 800b386:	3740      	adds	r7, #64	@ 0x40
 800b388:	46bd      	mov	sp, r7
 800b38a:	bd80      	pop	{r7, pc}
 800b38c:	58024400 	.word	0x58024400
 800b390:	017d7840 	.word	0x017d7840

0800b394 <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 800b394:	b580      	push	{r7, lr}
 800b396:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE) >> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 800b398:	f7fe f816 	bl	80093c8 <HAL_RCC_GetHCLKFreq>
 800b39c:	4602      	mov	r2, r0
 800b39e:	4b06      	ldr	r3, [pc, #24]	@ (800b3b8 <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 800b3a0:	6a1b      	ldr	r3, [r3, #32]
 800b3a2:	091b      	lsrs	r3, r3, #4
 800b3a4:	f003 0307 	and.w	r3, r3, #7
 800b3a8:	4904      	ldr	r1, [pc, #16]	@ (800b3bc <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 800b3aa:	5ccb      	ldrb	r3, [r1, r3]
 800b3ac:	f003 031f 	and.w	r3, r3, #31
 800b3b0:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE) >> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 800b3b4:	4618      	mov	r0, r3
 800b3b6:	bd80      	pop	{r7, pc}
 800b3b8:	58024400 	.word	0x58024400
 800b3bc:	080145e0 	.word	0x080145e0

0800b3c0 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *PLL2_Clocks)
{
 800b3c0:	b480      	push	{r7}
 800b3c2:	b089      	sub	sp, #36	@ 0x24
 800b3c4:	af00      	add	r7, sp, #0
 800b3c6:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800b3c8:	4ba1      	ldr	r3, [pc, #644]	@ (800b650 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800b3ca:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b3cc:	f003 0303 	and.w	r3, r3, #3
 800b3d0:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 800b3d2:	4b9f      	ldr	r3, [pc, #636]	@ (800b650 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800b3d4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b3d6:	0b1b      	lsrs	r3, r3, #12
 800b3d8:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800b3dc:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 800b3de:	4b9c      	ldr	r3, [pc, #624]	@ (800b650 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800b3e0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b3e2:	091b      	lsrs	r3, r3, #4
 800b3e4:	f003 0301 	and.w	r3, r3, #1
 800b3e8:	613b      	str	r3, [r7, #16]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 800b3ea:	4b99      	ldr	r3, [pc, #612]	@ (800b650 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800b3ec:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b3ee:	08db      	lsrs	r3, r3, #3
 800b3f0:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800b3f4:	693a      	ldr	r2, [r7, #16]
 800b3f6:	fb02 f303 	mul.w	r3, r2, r3
 800b3fa:	ee07 3a90 	vmov	s15, r3
 800b3fe:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b402:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 800b406:	697b      	ldr	r3, [r7, #20]
 800b408:	2b00      	cmp	r3, #0
 800b40a:	f000 8111 	beq.w	800b630 <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 800b40e:	69bb      	ldr	r3, [r7, #24]
 800b410:	2b02      	cmp	r3, #2
 800b412:	f000 8083 	beq.w	800b51c <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 800b416:	69bb      	ldr	r3, [r7, #24]
 800b418:	2b02      	cmp	r3, #2
 800b41a:	f200 80a1 	bhi.w	800b560 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 800b41e:	69bb      	ldr	r3, [r7, #24]
 800b420:	2b00      	cmp	r3, #0
 800b422:	d003      	beq.n	800b42c <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 800b424:	69bb      	ldr	r3, [r7, #24]
 800b426:	2b01      	cmp	r3, #1
 800b428:	d056      	beq.n	800b4d8 <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 800b42a:	e099      	b.n	800b560 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800b42c:	4b88      	ldr	r3, [pc, #544]	@ (800b650 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800b42e:	681b      	ldr	r3, [r3, #0]
 800b430:	f003 0320 	and.w	r3, r3, #32
 800b434:	2b00      	cmp	r3, #0
 800b436:	d02d      	beq.n	800b494 <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800b438:	4b85      	ldr	r3, [pc, #532]	@ (800b650 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800b43a:	681b      	ldr	r3, [r3, #0]
 800b43c:	08db      	lsrs	r3, r3, #3
 800b43e:	f003 0303 	and.w	r3, r3, #3
 800b442:	4a84      	ldr	r2, [pc, #528]	@ (800b654 <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 800b444:	fa22 f303 	lsr.w	r3, r2, r3
 800b448:	60bb      	str	r3, [r7, #8]
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800b44a:	68bb      	ldr	r3, [r7, #8]
 800b44c:	ee07 3a90 	vmov	s15, r3
 800b450:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b454:	697b      	ldr	r3, [r7, #20]
 800b456:	ee07 3a90 	vmov	s15, r3
 800b45a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b45e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800b462:	4b7b      	ldr	r3, [pc, #492]	@ (800b650 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800b464:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b466:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b46a:	ee07 3a90 	vmov	s15, r3
 800b46e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b472:	ed97 6a03 	vldr	s12, [r7, #12]
 800b476:	eddf 5a78 	vldr	s11, [pc, #480]	@ 800b658 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800b47a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800b47e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800b482:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800b486:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800b48a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b48e:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
        }
        break;
 800b492:	e087      	b.n	800b5a4 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800b494:	697b      	ldr	r3, [r7, #20]
 800b496:	ee07 3a90 	vmov	s15, r3
 800b49a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b49e:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 800b65c <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 800b4a2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800b4a6:	4b6a      	ldr	r3, [pc, #424]	@ (800b650 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800b4a8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b4aa:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b4ae:	ee07 3a90 	vmov	s15, r3
 800b4b2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b4b6:	ed97 6a03 	vldr	s12, [r7, #12]
 800b4ba:	eddf 5a67 	vldr	s11, [pc, #412]	@ 800b658 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800b4be:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800b4c2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800b4c6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800b4ca:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800b4ce:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b4d2:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800b4d6:	e065      	b.n	800b5a4 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800b4d8:	697b      	ldr	r3, [r7, #20]
 800b4da:	ee07 3a90 	vmov	s15, r3
 800b4de:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b4e2:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 800b660 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 800b4e6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800b4ea:	4b59      	ldr	r3, [pc, #356]	@ (800b650 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800b4ec:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b4ee:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b4f2:	ee07 3a90 	vmov	s15, r3
 800b4f6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b4fa:	ed97 6a03 	vldr	s12, [r7, #12]
 800b4fe:	eddf 5a56 	vldr	s11, [pc, #344]	@ 800b658 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800b502:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800b506:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800b50a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800b50e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800b512:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b516:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800b51a:	e043      	b.n	800b5a4 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800b51c:	697b      	ldr	r3, [r7, #20]
 800b51e:	ee07 3a90 	vmov	s15, r3
 800b522:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b526:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 800b664 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 800b52a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800b52e:	4b48      	ldr	r3, [pc, #288]	@ (800b650 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800b530:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b532:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b536:	ee07 3a90 	vmov	s15, r3
 800b53a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b53e:	ed97 6a03 	vldr	s12, [r7, #12]
 800b542:	eddf 5a45 	vldr	s11, [pc, #276]	@ 800b658 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800b546:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800b54a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800b54e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800b552:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800b556:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b55a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800b55e:	e021      	b.n	800b5a4 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      default:
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800b560:	697b      	ldr	r3, [r7, #20]
 800b562:	ee07 3a90 	vmov	s15, r3
 800b566:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b56a:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 800b660 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 800b56e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800b572:	4b37      	ldr	r3, [pc, #220]	@ (800b650 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800b574:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b576:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b57a:	ee07 3a90 	vmov	s15, r3
 800b57e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b582:	ed97 6a03 	vldr	s12, [r7, #12]
 800b586:	eddf 5a34 	vldr	s11, [pc, #208]	@ 800b658 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800b58a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800b58e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800b592:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800b596:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800b59a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b59e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800b5a2:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> 9)  + (float_t)1)) ;
 800b5a4:	4b2a      	ldr	r3, [pc, #168]	@ (800b650 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800b5a6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b5a8:	0a5b      	lsrs	r3, r3, #9
 800b5aa:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800b5ae:	ee07 3a90 	vmov	s15, r3
 800b5b2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b5b6:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800b5ba:	ee37 7a87 	vadd.f32	s14, s15, s14
 800b5be:	edd7 6a07 	vldr	s13, [r7, #28]
 800b5c2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800b5c6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800b5ca:	ee17 2a90 	vmov	r2, s15
 800b5ce:	687b      	ldr	r3, [r7, #4]
 800b5d0:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >> 16) + (float_t)1)) ;
 800b5d2:	4b1f      	ldr	r3, [pc, #124]	@ (800b650 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800b5d4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b5d6:	0c1b      	lsrs	r3, r3, #16
 800b5d8:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800b5dc:	ee07 3a90 	vmov	s15, r3
 800b5e0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b5e4:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800b5e8:	ee37 7a87 	vadd.f32	s14, s15, s14
 800b5ec:	edd7 6a07 	vldr	s13, [r7, #28]
 800b5f0:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800b5f4:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800b5f8:	ee17 2a90 	vmov	r2, s15
 800b5fc:	687b      	ldr	r3, [r7, #4]
 800b5fe:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> 24) + (float_t)1)) ;
 800b600:	4b13      	ldr	r3, [pc, #76]	@ (800b650 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800b602:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b604:	0e1b      	lsrs	r3, r3, #24
 800b606:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800b60a:	ee07 3a90 	vmov	s15, r3
 800b60e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b612:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800b616:	ee37 7a87 	vadd.f32	s14, s15, s14
 800b61a:	edd7 6a07 	vldr	s13, [r7, #28]
 800b61e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800b622:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800b626:	ee17 2a90 	vmov	r2, s15
 800b62a:	687b      	ldr	r3, [r7, #4]
 800b62c:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 800b62e:	e008      	b.n	800b642 <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 800b630:	687b      	ldr	r3, [r7, #4]
 800b632:	2200      	movs	r2, #0
 800b634:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 800b636:	687b      	ldr	r3, [r7, #4]
 800b638:	2200      	movs	r2, #0
 800b63a:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 800b63c:	687b      	ldr	r3, [r7, #4]
 800b63e:	2200      	movs	r2, #0
 800b640:	609a      	str	r2, [r3, #8]
}
 800b642:	bf00      	nop
 800b644:	3724      	adds	r7, #36	@ 0x24
 800b646:	46bd      	mov	sp, r7
 800b648:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b64c:	4770      	bx	lr
 800b64e:	bf00      	nop
 800b650:	58024400 	.word	0x58024400
 800b654:	03d09000 	.word	0x03d09000
 800b658:	46000000 	.word	0x46000000
 800b65c:	4c742400 	.word	0x4c742400
 800b660:	4a742400 	.word	0x4a742400
 800b664:	4bbebc20 	.word	0x4bbebc20

0800b668 <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *PLL3_Clocks)
{
 800b668:	b480      	push	{r7}
 800b66a:	b089      	sub	sp, #36	@ 0x24
 800b66c:	af00      	add	r7, sp, #0
 800b66e:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800b670:	4ba1      	ldr	r3, [pc, #644]	@ (800b8f8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800b672:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b674:	f003 0303 	and.w	r3, r3, #3
 800b678:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 800b67a:	4b9f      	ldr	r3, [pc, #636]	@ (800b8f8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800b67c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b67e:	0d1b      	lsrs	r3, r3, #20
 800b680:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800b684:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 800b686:	4b9c      	ldr	r3, [pc, #624]	@ (800b8f8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800b688:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b68a:	0a1b      	lsrs	r3, r3, #8
 800b68c:	f003 0301 	and.w	r3, r3, #1
 800b690:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 800b692:	4b99      	ldr	r3, [pc, #612]	@ (800b8f8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800b694:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b696:	08db      	lsrs	r3, r3, #3
 800b698:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800b69c:	693a      	ldr	r2, [r7, #16]
 800b69e:	fb02 f303 	mul.w	r3, r2, r3
 800b6a2:	ee07 3a90 	vmov	s15, r3
 800b6a6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b6aa:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 800b6ae:	697b      	ldr	r3, [r7, #20]
 800b6b0:	2b00      	cmp	r3, #0
 800b6b2:	f000 8111 	beq.w	800b8d8 <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 800b6b6:	69bb      	ldr	r3, [r7, #24]
 800b6b8:	2b02      	cmp	r3, #2
 800b6ba:	f000 8083 	beq.w	800b7c4 <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 800b6be:	69bb      	ldr	r3, [r7, #24]
 800b6c0:	2b02      	cmp	r3, #2
 800b6c2:	f200 80a1 	bhi.w	800b808 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 800b6c6:	69bb      	ldr	r3, [r7, #24]
 800b6c8:	2b00      	cmp	r3, #0
 800b6ca:	d003      	beq.n	800b6d4 <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 800b6cc:	69bb      	ldr	r3, [r7, #24]
 800b6ce:	2b01      	cmp	r3, #1
 800b6d0:	d056      	beq.n	800b780 <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 800b6d2:	e099      	b.n	800b808 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800b6d4:	4b88      	ldr	r3, [pc, #544]	@ (800b8f8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800b6d6:	681b      	ldr	r3, [r3, #0]
 800b6d8:	f003 0320 	and.w	r3, r3, #32
 800b6dc:	2b00      	cmp	r3, #0
 800b6de:	d02d      	beq.n	800b73c <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800b6e0:	4b85      	ldr	r3, [pc, #532]	@ (800b8f8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800b6e2:	681b      	ldr	r3, [r3, #0]
 800b6e4:	08db      	lsrs	r3, r3, #3
 800b6e6:	f003 0303 	and.w	r3, r3, #3
 800b6ea:	4a84      	ldr	r2, [pc, #528]	@ (800b8fc <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 800b6ec:	fa22 f303 	lsr.w	r3, r2, r3
 800b6f0:	60bb      	str	r3, [r7, #8]
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800b6f2:	68bb      	ldr	r3, [r7, #8]
 800b6f4:	ee07 3a90 	vmov	s15, r3
 800b6f8:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b6fc:	697b      	ldr	r3, [r7, #20]
 800b6fe:	ee07 3a90 	vmov	s15, r3
 800b702:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b706:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800b70a:	4b7b      	ldr	r3, [pc, #492]	@ (800b8f8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800b70c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b70e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b712:	ee07 3a90 	vmov	s15, r3
 800b716:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b71a:	ed97 6a03 	vldr	s12, [r7, #12]
 800b71e:	eddf 5a78 	vldr	s11, [pc, #480]	@ 800b900 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800b722:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800b726:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800b72a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800b72e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800b732:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b736:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
        }
        break;
 800b73a:	e087      	b.n	800b84c <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800b73c:	697b      	ldr	r3, [r7, #20]
 800b73e:	ee07 3a90 	vmov	s15, r3
 800b742:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b746:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 800b904 <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 800b74a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800b74e:	4b6a      	ldr	r3, [pc, #424]	@ (800b8f8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800b750:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b752:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b756:	ee07 3a90 	vmov	s15, r3
 800b75a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b75e:	ed97 6a03 	vldr	s12, [r7, #12]
 800b762:	eddf 5a67 	vldr	s11, [pc, #412]	@ 800b900 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800b766:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800b76a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800b76e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800b772:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800b776:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b77a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800b77e:	e065      	b.n	800b84c <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800b780:	697b      	ldr	r3, [r7, #20]
 800b782:	ee07 3a90 	vmov	s15, r3
 800b786:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b78a:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 800b908 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 800b78e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800b792:	4b59      	ldr	r3, [pc, #356]	@ (800b8f8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800b794:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b796:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b79a:	ee07 3a90 	vmov	s15, r3
 800b79e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b7a2:	ed97 6a03 	vldr	s12, [r7, #12]
 800b7a6:	eddf 5a56 	vldr	s11, [pc, #344]	@ 800b900 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800b7aa:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800b7ae:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800b7b2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800b7b6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800b7ba:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b7be:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800b7c2:	e043      	b.n	800b84c <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800b7c4:	697b      	ldr	r3, [r7, #20]
 800b7c6:	ee07 3a90 	vmov	s15, r3
 800b7ca:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b7ce:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 800b90c <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 800b7d2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800b7d6:	4b48      	ldr	r3, [pc, #288]	@ (800b8f8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800b7d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b7da:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b7de:	ee07 3a90 	vmov	s15, r3
 800b7e2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b7e6:	ed97 6a03 	vldr	s12, [r7, #12]
 800b7ea:	eddf 5a45 	vldr	s11, [pc, #276]	@ 800b900 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800b7ee:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800b7f2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800b7f6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800b7fa:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800b7fe:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b802:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800b806:	e021      	b.n	800b84c <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      default:
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800b808:	697b      	ldr	r3, [r7, #20]
 800b80a:	ee07 3a90 	vmov	s15, r3
 800b80e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b812:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 800b908 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 800b816:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800b81a:	4b37      	ldr	r3, [pc, #220]	@ (800b8f8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800b81c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b81e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b822:	ee07 3a90 	vmov	s15, r3
 800b826:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b82a:	ed97 6a03 	vldr	s12, [r7, #12]
 800b82e:	eddf 5a34 	vldr	s11, [pc, #208]	@ 800b900 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800b832:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800b836:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800b83a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800b83e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800b842:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b846:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800b84a:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> 9)  + (float_t)1)) ;
 800b84c:	4b2a      	ldr	r3, [pc, #168]	@ (800b8f8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800b84e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b850:	0a5b      	lsrs	r3, r3, #9
 800b852:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800b856:	ee07 3a90 	vmov	s15, r3
 800b85a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b85e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800b862:	ee37 7a87 	vadd.f32	s14, s15, s14
 800b866:	edd7 6a07 	vldr	s13, [r7, #28]
 800b86a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800b86e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800b872:	ee17 2a90 	vmov	r2, s15
 800b876:	687b      	ldr	r3, [r7, #4]
 800b878:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >> 16) + (float_t)1)) ;
 800b87a:	4b1f      	ldr	r3, [pc, #124]	@ (800b8f8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800b87c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b87e:	0c1b      	lsrs	r3, r3, #16
 800b880:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800b884:	ee07 3a90 	vmov	s15, r3
 800b888:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b88c:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800b890:	ee37 7a87 	vadd.f32	s14, s15, s14
 800b894:	edd7 6a07 	vldr	s13, [r7, #28]
 800b898:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800b89c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800b8a0:	ee17 2a90 	vmov	r2, s15
 800b8a4:	687b      	ldr	r3, [r7, #4]
 800b8a6:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> 24) + (float_t)1)) ;
 800b8a8:	4b13      	ldr	r3, [pc, #76]	@ (800b8f8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800b8aa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b8ac:	0e1b      	lsrs	r3, r3, #24
 800b8ae:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800b8b2:	ee07 3a90 	vmov	s15, r3
 800b8b6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b8ba:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800b8be:	ee37 7a87 	vadd.f32	s14, s15, s14
 800b8c2:	edd7 6a07 	vldr	s13, [r7, #28]
 800b8c6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800b8ca:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800b8ce:	ee17 2a90 	vmov	r2, s15
 800b8d2:	687b      	ldr	r3, [r7, #4]
 800b8d4:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 800b8d6:	e008      	b.n	800b8ea <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 800b8d8:	687b      	ldr	r3, [r7, #4]
 800b8da:	2200      	movs	r2, #0
 800b8dc:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 800b8de:	687b      	ldr	r3, [r7, #4]
 800b8e0:	2200      	movs	r2, #0
 800b8e2:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 800b8e4:	687b      	ldr	r3, [r7, #4]
 800b8e6:	2200      	movs	r2, #0
 800b8e8:	609a      	str	r2, [r3, #8]
}
 800b8ea:	bf00      	nop
 800b8ec:	3724      	adds	r7, #36	@ 0x24
 800b8ee:	46bd      	mov	sp, r7
 800b8f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b8f4:	4770      	bx	lr
 800b8f6:	bf00      	nop
 800b8f8:	58024400 	.word	0x58024400
 800b8fc:	03d09000 	.word	0x03d09000
 800b900:	46000000 	.word	0x46000000
 800b904:	4c742400 	.word	0x4c742400
 800b908:	4a742400 	.word	0x4a742400
 800b90c:	4bbebc20 	.word	0x4bbebc20

0800b910 <HAL_RCCEx_GetPLL1ClockFreq>:
  *         right PLL1CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL1_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL1ClockFreq(PLL1_ClocksTypeDef *PLL1_Clocks)
{
 800b910:	b480      	push	{r7}
 800b912:	b089      	sub	sp, #36	@ 0x24
 800b914:	af00      	add	r7, sp, #0
 800b916:	6078      	str	r0, [r7, #4]
  uint32_t pllsource, pll1m, pll1fracen, hsivalue;
  float_t fracn1, pll1vco;

  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800b918:	4ba0      	ldr	r3, [pc, #640]	@ (800bb9c <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800b91a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b91c:	f003 0303 	and.w	r3, r3, #3
 800b920:	61bb      	str	r3, [r7, #24]
  pll1m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4);
 800b922:	4b9e      	ldr	r3, [pc, #632]	@ (800bb9c <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800b924:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b926:	091b      	lsrs	r3, r3, #4
 800b928:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800b92c:	617b      	str	r3, [r7, #20]
  pll1fracen = RCC->PLLCFGR & RCC_PLLCFGR_PLL1FRACEN;
 800b92e:	4b9b      	ldr	r3, [pc, #620]	@ (800bb9c <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800b930:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b932:	f003 0301 	and.w	r3, r3, #1
 800b936:	613b      	str	r3, [r7, #16]
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 800b938:	4b98      	ldr	r3, [pc, #608]	@ (800bb9c <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800b93a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b93c:	08db      	lsrs	r3, r3, #3
 800b93e:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800b942:	693a      	ldr	r2, [r7, #16]
 800b944:	fb02 f303 	mul.w	r3, r2, r3
 800b948:	ee07 3a90 	vmov	s15, r3
 800b94c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b950:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll1m != 0U)
 800b954:	697b      	ldr	r3, [r7, #20]
 800b956:	2b00      	cmp	r3, #0
 800b958:	f000 8111 	beq.w	800bb7e <HAL_RCCEx_GetPLL1ClockFreq+0x26e>
  {
    switch (pllsource)
 800b95c:	69bb      	ldr	r3, [r7, #24]
 800b95e:	2b02      	cmp	r3, #2
 800b960:	f000 8083 	beq.w	800ba6a <HAL_RCCEx_GetPLL1ClockFreq+0x15a>
 800b964:	69bb      	ldr	r3, [r7, #24]
 800b966:	2b02      	cmp	r3, #2
 800b968:	f200 80a1 	bhi.w	800baae <HAL_RCCEx_GetPLL1ClockFreq+0x19e>
 800b96c:	69bb      	ldr	r3, [r7, #24]
 800b96e:	2b00      	cmp	r3, #0
 800b970:	d003      	beq.n	800b97a <HAL_RCCEx_GetPLL1ClockFreq+0x6a>
 800b972:	69bb      	ldr	r3, [r7, #24]
 800b974:	2b01      	cmp	r3, #1
 800b976:	d056      	beq.n	800ba26 <HAL_RCCEx_GetPLL1ClockFreq+0x116>
 800b978:	e099      	b.n	800baae <HAL_RCCEx_GetPLL1ClockFreq+0x19e>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800b97a:	4b88      	ldr	r3, [pc, #544]	@ (800bb9c <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800b97c:	681b      	ldr	r3, [r3, #0]
 800b97e:	f003 0320 	and.w	r3, r3, #32
 800b982:	2b00      	cmp	r3, #0
 800b984:	d02d      	beq.n	800b9e2 <HAL_RCCEx_GetPLL1ClockFreq+0xd2>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800b986:	4b85      	ldr	r3, [pc, #532]	@ (800bb9c <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800b988:	681b      	ldr	r3, [r3, #0]
 800b98a:	08db      	lsrs	r3, r3, #3
 800b98c:	f003 0303 	and.w	r3, r3, #3
 800b990:	4a83      	ldr	r2, [pc, #524]	@ (800bba0 <HAL_RCCEx_GetPLL1ClockFreq+0x290>)
 800b992:	fa22 f303 	lsr.w	r3, r2, r3
 800b996:	60bb      	str	r3, [r7, #8]
          pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800b998:	68bb      	ldr	r3, [r7, #8]
 800b99a:	ee07 3a90 	vmov	s15, r3
 800b99e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b9a2:	697b      	ldr	r3, [r7, #20]
 800b9a4:	ee07 3a90 	vmov	s15, r3
 800b9a8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b9ac:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800b9b0:	4b7a      	ldr	r3, [pc, #488]	@ (800bb9c <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800b9b2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b9b4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b9b8:	ee07 3a90 	vmov	s15, r3
 800b9bc:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b9c0:	ed97 6a03 	vldr	s12, [r7, #12]
 800b9c4:	eddf 5a77 	vldr	s11, [pc, #476]	@ 800bba4 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800b9c8:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800b9cc:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800b9d0:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800b9d4:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800b9d8:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b9dc:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
        }
        break;
 800b9e0:	e087      	b.n	800baf2 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>
          pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800b9e2:	697b      	ldr	r3, [r7, #20]
 800b9e4:	ee07 3a90 	vmov	s15, r3
 800b9e8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b9ec:	eddf 6a6e 	vldr	s13, [pc, #440]	@ 800bba8 <HAL_RCCEx_GetPLL1ClockFreq+0x298>
 800b9f0:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800b9f4:	4b69      	ldr	r3, [pc, #420]	@ (800bb9c <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800b9f6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b9f8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b9fc:	ee07 3a90 	vmov	s15, r3
 800ba00:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800ba04:	ed97 6a03 	vldr	s12, [r7, #12]
 800ba08:	eddf 5a66 	vldr	s11, [pc, #408]	@ 800bba4 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800ba0c:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800ba10:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800ba14:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800ba18:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800ba1c:	ee67 7a27 	vmul.f32	s15, s14, s15
 800ba20:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800ba24:	e065      	b.n	800baf2 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll1vco = ((float_t)CSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800ba26:	697b      	ldr	r3, [r7, #20]
 800ba28:	ee07 3a90 	vmov	s15, r3
 800ba2c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800ba30:	eddf 6a5e 	vldr	s13, [pc, #376]	@ 800bbac <HAL_RCCEx_GetPLL1ClockFreq+0x29c>
 800ba34:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800ba38:	4b58      	ldr	r3, [pc, #352]	@ (800bb9c <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800ba3a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ba3c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800ba40:	ee07 3a90 	vmov	s15, r3
 800ba44:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800ba48:	ed97 6a03 	vldr	s12, [r7, #12]
 800ba4c:	eddf 5a55 	vldr	s11, [pc, #340]	@ 800bba4 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800ba50:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800ba54:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800ba58:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800ba5c:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800ba60:	ee67 7a27 	vmul.f32	s15, s14, s15
 800ba64:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800ba68:	e043      	b.n	800baf2 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800ba6a:	697b      	ldr	r3, [r7, #20]
 800ba6c:	ee07 3a90 	vmov	s15, r3
 800ba70:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800ba74:	eddf 6a4e 	vldr	s13, [pc, #312]	@ 800bbb0 <HAL_RCCEx_GetPLL1ClockFreq+0x2a0>
 800ba78:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800ba7c:	4b47      	ldr	r3, [pc, #284]	@ (800bb9c <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800ba7e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ba80:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800ba84:	ee07 3a90 	vmov	s15, r3
 800ba88:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800ba8c:	ed97 6a03 	vldr	s12, [r7, #12]
 800ba90:	eddf 5a44 	vldr	s11, [pc, #272]	@ 800bba4 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800ba94:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800ba98:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800ba9c:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800baa0:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800baa4:	ee67 7a27 	vmul.f32	s15, s14, s15
 800baa8:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800baac:	e021      	b.n	800baf2 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>

      default:
        pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800baae:	697b      	ldr	r3, [r7, #20]
 800bab0:	ee07 3a90 	vmov	s15, r3
 800bab4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800bab8:	eddf 6a3b 	vldr	s13, [pc, #236]	@ 800bba8 <HAL_RCCEx_GetPLL1ClockFreq+0x298>
 800babc:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800bac0:	4b36      	ldr	r3, [pc, #216]	@ (800bb9c <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800bac2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800bac4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800bac8:	ee07 3a90 	vmov	s15, r3
 800bacc:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800bad0:	ed97 6a03 	vldr	s12, [r7, #12]
 800bad4:	eddf 5a33 	vldr	s11, [pc, #204]	@ 800bba4 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800bad8:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800badc:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800bae0:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800bae4:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800bae8:	ee67 7a27 	vmul.f32	s15, s14, s15
 800baec:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800baf0:	bf00      	nop
    }

    PLL1_Clocks->PLL1_P_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9)  + (float_t)1)) ;
 800baf2:	4b2a      	ldr	r3, [pc, #168]	@ (800bb9c <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800baf4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800baf6:	0a5b      	lsrs	r3, r3, #9
 800baf8:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800bafc:	ee07 3a90 	vmov	s15, r3
 800bb00:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800bb04:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800bb08:	ee37 7a87 	vadd.f32	s14, s15, s14
 800bb0c:	edd7 6a07 	vldr	s13, [r7, #28]
 800bb10:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800bb14:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800bb18:	ee17 2a90 	vmov	r2, s15
 800bb1c:	687b      	ldr	r3, [r7, #4]
 800bb1e:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_Q1) >> 16) + (float_t)1)) ;
 800bb20:	4b1e      	ldr	r3, [pc, #120]	@ (800bb9c <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800bb22:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800bb24:	0c1b      	lsrs	r3, r3, #16
 800bb26:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800bb2a:	ee07 3a90 	vmov	s15, r3
 800bb2e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800bb32:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800bb36:	ee37 7a87 	vadd.f32	s14, s15, s14
 800bb3a:	edd7 6a07 	vldr	s13, [r7, #28]
 800bb3e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800bb42:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800bb46:	ee17 2a90 	vmov	r2, s15
 800bb4a:	687b      	ldr	r3, [r7, #4]
 800bb4c:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_R1) >> 24) + (float_t)1)) ;
 800bb4e:	4b13      	ldr	r3, [pc, #76]	@ (800bb9c <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800bb50:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800bb52:	0e1b      	lsrs	r3, r3, #24
 800bb54:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800bb58:	ee07 3a90 	vmov	s15, r3
 800bb5c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800bb60:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800bb64:	ee37 7a87 	vadd.f32	s14, s15, s14
 800bb68:	edd7 6a07 	vldr	s13, [r7, #28]
 800bb6c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800bb70:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800bb74:	ee17 2a90 	vmov	r2, s15
 800bb78:	687b      	ldr	r3, [r7, #4]
 800bb7a:	609a      	str	r2, [r3, #8]
    PLL1_Clocks->PLL1_P_Frequency = 0U;
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
    PLL1_Clocks->PLL1_R_Frequency = 0U;
  }

}
 800bb7c:	e008      	b.n	800bb90 <HAL_RCCEx_GetPLL1ClockFreq+0x280>
    PLL1_Clocks->PLL1_P_Frequency = 0U;
 800bb7e:	687b      	ldr	r3, [r7, #4]
 800bb80:	2200      	movs	r2, #0
 800bb82:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
 800bb84:	687b      	ldr	r3, [r7, #4]
 800bb86:	2200      	movs	r2, #0
 800bb88:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = 0U;
 800bb8a:	687b      	ldr	r3, [r7, #4]
 800bb8c:	2200      	movs	r2, #0
 800bb8e:	609a      	str	r2, [r3, #8]
}
 800bb90:	bf00      	nop
 800bb92:	3724      	adds	r7, #36	@ 0x24
 800bb94:	46bd      	mov	sp, r7
 800bb96:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb9a:	4770      	bx	lr
 800bb9c:	58024400 	.word	0x58024400
 800bba0:	03d09000 	.word	0x03d09000
 800bba4:	46000000 	.word	0x46000000
 800bba8:	4c742400 	.word	0x4c742400
 800bbac:	4a742400 	.word	0x4a742400
 800bbb0:	4bbebc20 	.word	0x4bbebc20

0800bbb4 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(const RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 800bbb4:	b580      	push	{r7, lr}
 800bbb6:	b084      	sub	sp, #16
 800bbb8:	af00      	add	r7, sp, #0
 800bbba:	6078      	str	r0, [r7, #4]
 800bbbc:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800bbbe:	2300      	movs	r3, #0
 800bbc0:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800bbc2:	4b53      	ldr	r3, [pc, #332]	@ (800bd10 <RCCEx_PLL2_Config+0x15c>)
 800bbc4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800bbc6:	f003 0303 	and.w	r3, r3, #3
 800bbca:	2b03      	cmp	r3, #3
 800bbcc:	d101      	bne.n	800bbd2 <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 800bbce:	2301      	movs	r3, #1
 800bbd0:	e099      	b.n	800bd06 <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 800bbd2:	4b4f      	ldr	r3, [pc, #316]	@ (800bd10 <RCCEx_PLL2_Config+0x15c>)
 800bbd4:	681b      	ldr	r3, [r3, #0]
 800bbd6:	4a4e      	ldr	r2, [pc, #312]	@ (800bd10 <RCCEx_PLL2_Config+0x15c>)
 800bbd8:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800bbdc:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800bbde:	f7f8 ff23 	bl	8004a28 <HAL_GetTick>
 800bbe2:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 800bbe4:	e008      	b.n	800bbf8 <RCCEx_PLL2_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 800bbe6:	f7f8 ff1f 	bl	8004a28 <HAL_GetTick>
 800bbea:	4602      	mov	r2, r0
 800bbec:	68bb      	ldr	r3, [r7, #8]
 800bbee:	1ad3      	subs	r3, r2, r3
 800bbf0:	2b02      	cmp	r3, #2
 800bbf2:	d901      	bls.n	800bbf8 <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 800bbf4:	2303      	movs	r3, #3
 800bbf6:	e086      	b.n	800bd06 <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 800bbf8:	4b45      	ldr	r3, [pc, #276]	@ (800bd10 <RCCEx_PLL2_Config+0x15c>)
 800bbfa:	681b      	ldr	r3, [r3, #0]
 800bbfc:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800bc00:	2b00      	cmp	r3, #0
 800bc02:	d1f0      	bne.n	800bbe6 <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 800bc04:	4b42      	ldr	r3, [pc, #264]	@ (800bd10 <RCCEx_PLL2_Config+0x15c>)
 800bc06:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800bc08:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 800bc0c:	687b      	ldr	r3, [r7, #4]
 800bc0e:	681b      	ldr	r3, [r3, #0]
 800bc10:	031b      	lsls	r3, r3, #12
 800bc12:	493f      	ldr	r1, [pc, #252]	@ (800bd10 <RCCEx_PLL2_Config+0x15c>)
 800bc14:	4313      	orrs	r3, r2
 800bc16:	628b      	str	r3, [r1, #40]	@ 0x28
 800bc18:	687b      	ldr	r3, [r7, #4]
 800bc1a:	685b      	ldr	r3, [r3, #4]
 800bc1c:	3b01      	subs	r3, #1
 800bc1e:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800bc22:	687b      	ldr	r3, [r7, #4]
 800bc24:	689b      	ldr	r3, [r3, #8]
 800bc26:	3b01      	subs	r3, #1
 800bc28:	025b      	lsls	r3, r3, #9
 800bc2a:	b29b      	uxth	r3, r3
 800bc2c:	431a      	orrs	r2, r3
 800bc2e:	687b      	ldr	r3, [r7, #4]
 800bc30:	68db      	ldr	r3, [r3, #12]
 800bc32:	3b01      	subs	r3, #1
 800bc34:	041b      	lsls	r3, r3, #16
 800bc36:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 800bc3a:	431a      	orrs	r2, r3
 800bc3c:	687b      	ldr	r3, [r7, #4]
 800bc3e:	691b      	ldr	r3, [r3, #16]
 800bc40:	3b01      	subs	r3, #1
 800bc42:	061b      	lsls	r3, r3, #24
 800bc44:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 800bc48:	4931      	ldr	r1, [pc, #196]	@ (800bd10 <RCCEx_PLL2_Config+0x15c>)
 800bc4a:	4313      	orrs	r3, r2
 800bc4c:	638b      	str	r3, [r1, #56]	@ 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 800bc4e:	4b30      	ldr	r3, [pc, #192]	@ (800bd10 <RCCEx_PLL2_Config+0x15c>)
 800bc50:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800bc52:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 800bc56:	687b      	ldr	r3, [r7, #4]
 800bc58:	695b      	ldr	r3, [r3, #20]
 800bc5a:	492d      	ldr	r1, [pc, #180]	@ (800bd10 <RCCEx_PLL2_Config+0x15c>)
 800bc5c:	4313      	orrs	r3, r2
 800bc5e:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 800bc60:	4b2b      	ldr	r3, [pc, #172]	@ (800bd10 <RCCEx_PLL2_Config+0x15c>)
 800bc62:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800bc64:	f023 0220 	bic.w	r2, r3, #32
 800bc68:	687b      	ldr	r3, [r7, #4]
 800bc6a:	699b      	ldr	r3, [r3, #24]
 800bc6c:	4928      	ldr	r1, [pc, #160]	@ (800bd10 <RCCEx_PLL2_Config+0x15c>)
 800bc6e:	4313      	orrs	r3, r2
 800bc70:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 800bc72:	4b27      	ldr	r3, [pc, #156]	@ (800bd10 <RCCEx_PLL2_Config+0x15c>)
 800bc74:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800bc76:	4a26      	ldr	r2, [pc, #152]	@ (800bd10 <RCCEx_PLL2_Config+0x15c>)
 800bc78:	f023 0310 	bic.w	r3, r3, #16
 800bc7c:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 800bc7e:	4b24      	ldr	r3, [pc, #144]	@ (800bd10 <RCCEx_PLL2_Config+0x15c>)
 800bc80:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800bc82:	4b24      	ldr	r3, [pc, #144]	@ (800bd14 <RCCEx_PLL2_Config+0x160>)
 800bc84:	4013      	ands	r3, r2
 800bc86:	687a      	ldr	r2, [r7, #4]
 800bc88:	69d2      	ldr	r2, [r2, #28]
 800bc8a:	00d2      	lsls	r2, r2, #3
 800bc8c:	4920      	ldr	r1, [pc, #128]	@ (800bd10 <RCCEx_PLL2_Config+0x15c>)
 800bc8e:	4313      	orrs	r3, r2
 800bc90:	63cb      	str	r3, [r1, #60]	@ 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 800bc92:	4b1f      	ldr	r3, [pc, #124]	@ (800bd10 <RCCEx_PLL2_Config+0x15c>)
 800bc94:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800bc96:	4a1e      	ldr	r2, [pc, #120]	@ (800bd10 <RCCEx_PLL2_Config+0x15c>)
 800bc98:	f043 0310 	orr.w	r3, r3, #16
 800bc9c:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 800bc9e:	683b      	ldr	r3, [r7, #0]
 800bca0:	2b00      	cmp	r3, #0
 800bca2:	d106      	bne.n	800bcb2 <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 800bca4:	4b1a      	ldr	r3, [pc, #104]	@ (800bd10 <RCCEx_PLL2_Config+0x15c>)
 800bca6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800bca8:	4a19      	ldr	r2, [pc, #100]	@ (800bd10 <RCCEx_PLL2_Config+0x15c>)
 800bcaa:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800bcae:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800bcb0:	e00f      	b.n	800bcd2 <RCCEx_PLL2_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 800bcb2:	683b      	ldr	r3, [r7, #0]
 800bcb4:	2b01      	cmp	r3, #1
 800bcb6:	d106      	bne.n	800bcc6 <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 800bcb8:	4b15      	ldr	r3, [pc, #84]	@ (800bd10 <RCCEx_PLL2_Config+0x15c>)
 800bcba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800bcbc:	4a14      	ldr	r2, [pc, #80]	@ (800bd10 <RCCEx_PLL2_Config+0x15c>)
 800bcbe:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800bcc2:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800bcc4:	e005      	b.n	800bcd2 <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 800bcc6:	4b12      	ldr	r3, [pc, #72]	@ (800bd10 <RCCEx_PLL2_Config+0x15c>)
 800bcc8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800bcca:	4a11      	ldr	r2, [pc, #68]	@ (800bd10 <RCCEx_PLL2_Config+0x15c>)
 800bccc:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800bcd0:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 800bcd2:	4b0f      	ldr	r3, [pc, #60]	@ (800bd10 <RCCEx_PLL2_Config+0x15c>)
 800bcd4:	681b      	ldr	r3, [r3, #0]
 800bcd6:	4a0e      	ldr	r2, [pc, #56]	@ (800bd10 <RCCEx_PLL2_Config+0x15c>)
 800bcd8:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800bcdc:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800bcde:	f7f8 fea3 	bl	8004a28 <HAL_GetTick>
 800bce2:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 800bce4:	e008      	b.n	800bcf8 <RCCEx_PLL2_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 800bce6:	f7f8 fe9f 	bl	8004a28 <HAL_GetTick>
 800bcea:	4602      	mov	r2, r0
 800bcec:	68bb      	ldr	r3, [r7, #8]
 800bcee:	1ad3      	subs	r3, r2, r3
 800bcf0:	2b02      	cmp	r3, #2
 800bcf2:	d901      	bls.n	800bcf8 <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 800bcf4:	2303      	movs	r3, #3
 800bcf6:	e006      	b.n	800bd06 <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 800bcf8:	4b05      	ldr	r3, [pc, #20]	@ (800bd10 <RCCEx_PLL2_Config+0x15c>)
 800bcfa:	681b      	ldr	r3, [r3, #0]
 800bcfc:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800bd00:	2b00      	cmp	r3, #0
 800bd02:	d0f0      	beq.n	800bce6 <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 800bd04:	7bfb      	ldrb	r3, [r7, #15]
}
 800bd06:	4618      	mov	r0, r3
 800bd08:	3710      	adds	r7, #16
 800bd0a:	46bd      	mov	sp, r7
 800bd0c:	bd80      	pop	{r7, pc}
 800bd0e:	bf00      	nop
 800bd10:	58024400 	.word	0x58024400
 800bd14:	ffff0007 	.word	0xffff0007

0800bd18 <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(const RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 800bd18:	b580      	push	{r7, lr}
 800bd1a:	b084      	sub	sp, #16
 800bd1c:	af00      	add	r7, sp, #0
 800bd1e:	6078      	str	r0, [r7, #4]
 800bd20:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800bd22:	2300      	movs	r3, #0
 800bd24:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800bd26:	4b53      	ldr	r3, [pc, #332]	@ (800be74 <RCCEx_PLL3_Config+0x15c>)
 800bd28:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800bd2a:	f003 0303 	and.w	r3, r3, #3
 800bd2e:	2b03      	cmp	r3, #3
 800bd30:	d101      	bne.n	800bd36 <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 800bd32:	2301      	movs	r3, #1
 800bd34:	e099      	b.n	800be6a <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 800bd36:	4b4f      	ldr	r3, [pc, #316]	@ (800be74 <RCCEx_PLL3_Config+0x15c>)
 800bd38:	681b      	ldr	r3, [r3, #0]
 800bd3a:	4a4e      	ldr	r2, [pc, #312]	@ (800be74 <RCCEx_PLL3_Config+0x15c>)
 800bd3c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800bd40:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800bd42:	f7f8 fe71 	bl	8004a28 <HAL_GetTick>
 800bd46:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 800bd48:	e008      	b.n	800bd5c <RCCEx_PLL3_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 800bd4a:	f7f8 fe6d 	bl	8004a28 <HAL_GetTick>
 800bd4e:	4602      	mov	r2, r0
 800bd50:	68bb      	ldr	r3, [r7, #8]
 800bd52:	1ad3      	subs	r3, r2, r3
 800bd54:	2b02      	cmp	r3, #2
 800bd56:	d901      	bls.n	800bd5c <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 800bd58:	2303      	movs	r3, #3
 800bd5a:	e086      	b.n	800be6a <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 800bd5c:	4b45      	ldr	r3, [pc, #276]	@ (800be74 <RCCEx_PLL3_Config+0x15c>)
 800bd5e:	681b      	ldr	r3, [r3, #0]
 800bd60:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800bd64:	2b00      	cmp	r3, #0
 800bd66:	d1f0      	bne.n	800bd4a <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 800bd68:	4b42      	ldr	r3, [pc, #264]	@ (800be74 <RCCEx_PLL3_Config+0x15c>)
 800bd6a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800bd6c:	f023 727c 	bic.w	r2, r3, #66060288	@ 0x3f00000
 800bd70:	687b      	ldr	r3, [r7, #4]
 800bd72:	681b      	ldr	r3, [r3, #0]
 800bd74:	051b      	lsls	r3, r3, #20
 800bd76:	493f      	ldr	r1, [pc, #252]	@ (800be74 <RCCEx_PLL3_Config+0x15c>)
 800bd78:	4313      	orrs	r3, r2
 800bd7a:	628b      	str	r3, [r1, #40]	@ 0x28
 800bd7c:	687b      	ldr	r3, [r7, #4]
 800bd7e:	685b      	ldr	r3, [r3, #4]
 800bd80:	3b01      	subs	r3, #1
 800bd82:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800bd86:	687b      	ldr	r3, [r7, #4]
 800bd88:	689b      	ldr	r3, [r3, #8]
 800bd8a:	3b01      	subs	r3, #1
 800bd8c:	025b      	lsls	r3, r3, #9
 800bd8e:	b29b      	uxth	r3, r3
 800bd90:	431a      	orrs	r2, r3
 800bd92:	687b      	ldr	r3, [r7, #4]
 800bd94:	68db      	ldr	r3, [r3, #12]
 800bd96:	3b01      	subs	r3, #1
 800bd98:	041b      	lsls	r3, r3, #16
 800bd9a:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 800bd9e:	431a      	orrs	r2, r3
 800bda0:	687b      	ldr	r3, [r7, #4]
 800bda2:	691b      	ldr	r3, [r3, #16]
 800bda4:	3b01      	subs	r3, #1
 800bda6:	061b      	lsls	r3, r3, #24
 800bda8:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 800bdac:	4931      	ldr	r1, [pc, #196]	@ (800be74 <RCCEx_PLL3_Config+0x15c>)
 800bdae:	4313      	orrs	r3, r2
 800bdb0:	640b      	str	r3, [r1, #64]	@ 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 800bdb2:	4b30      	ldr	r3, [pc, #192]	@ (800be74 <RCCEx_PLL3_Config+0x15c>)
 800bdb4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800bdb6:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 800bdba:	687b      	ldr	r3, [r7, #4]
 800bdbc:	695b      	ldr	r3, [r3, #20]
 800bdbe:	492d      	ldr	r1, [pc, #180]	@ (800be74 <RCCEx_PLL3_Config+0x15c>)
 800bdc0:	4313      	orrs	r3, r2
 800bdc2:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 800bdc4:	4b2b      	ldr	r3, [pc, #172]	@ (800be74 <RCCEx_PLL3_Config+0x15c>)
 800bdc6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800bdc8:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 800bdcc:	687b      	ldr	r3, [r7, #4]
 800bdce:	699b      	ldr	r3, [r3, #24]
 800bdd0:	4928      	ldr	r1, [pc, #160]	@ (800be74 <RCCEx_PLL3_Config+0x15c>)
 800bdd2:	4313      	orrs	r3, r2
 800bdd4:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 800bdd6:	4b27      	ldr	r3, [pc, #156]	@ (800be74 <RCCEx_PLL3_Config+0x15c>)
 800bdd8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800bdda:	4a26      	ldr	r2, [pc, #152]	@ (800be74 <RCCEx_PLL3_Config+0x15c>)
 800bddc:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800bde0:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 800bde2:	4b24      	ldr	r3, [pc, #144]	@ (800be74 <RCCEx_PLL3_Config+0x15c>)
 800bde4:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800bde6:	4b24      	ldr	r3, [pc, #144]	@ (800be78 <RCCEx_PLL3_Config+0x160>)
 800bde8:	4013      	ands	r3, r2
 800bdea:	687a      	ldr	r2, [r7, #4]
 800bdec:	69d2      	ldr	r2, [r2, #28]
 800bdee:	00d2      	lsls	r2, r2, #3
 800bdf0:	4920      	ldr	r1, [pc, #128]	@ (800be74 <RCCEx_PLL3_Config+0x15c>)
 800bdf2:	4313      	orrs	r3, r2
 800bdf4:	644b      	str	r3, [r1, #68]	@ 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 800bdf6:	4b1f      	ldr	r3, [pc, #124]	@ (800be74 <RCCEx_PLL3_Config+0x15c>)
 800bdf8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800bdfa:	4a1e      	ldr	r2, [pc, #120]	@ (800be74 <RCCEx_PLL3_Config+0x15c>)
 800bdfc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800be00:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 800be02:	683b      	ldr	r3, [r7, #0]
 800be04:	2b00      	cmp	r3, #0
 800be06:	d106      	bne.n	800be16 <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 800be08:	4b1a      	ldr	r3, [pc, #104]	@ (800be74 <RCCEx_PLL3_Config+0x15c>)
 800be0a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800be0c:	4a19      	ldr	r2, [pc, #100]	@ (800be74 <RCCEx_PLL3_Config+0x15c>)
 800be0e:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 800be12:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800be14:	e00f      	b.n	800be36 <RCCEx_PLL3_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 800be16:	683b      	ldr	r3, [r7, #0]
 800be18:	2b01      	cmp	r3, #1
 800be1a:	d106      	bne.n	800be2a <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 800be1c:	4b15      	ldr	r3, [pc, #84]	@ (800be74 <RCCEx_PLL3_Config+0x15c>)
 800be1e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800be20:	4a14      	ldr	r2, [pc, #80]	@ (800be74 <RCCEx_PLL3_Config+0x15c>)
 800be22:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800be26:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800be28:	e005      	b.n	800be36 <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 800be2a:	4b12      	ldr	r3, [pc, #72]	@ (800be74 <RCCEx_PLL3_Config+0x15c>)
 800be2c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800be2e:	4a11      	ldr	r2, [pc, #68]	@ (800be74 <RCCEx_PLL3_Config+0x15c>)
 800be30:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800be34:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 800be36:	4b0f      	ldr	r3, [pc, #60]	@ (800be74 <RCCEx_PLL3_Config+0x15c>)
 800be38:	681b      	ldr	r3, [r3, #0]
 800be3a:	4a0e      	ldr	r2, [pc, #56]	@ (800be74 <RCCEx_PLL3_Config+0x15c>)
 800be3c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800be40:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800be42:	f7f8 fdf1 	bl	8004a28 <HAL_GetTick>
 800be46:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 800be48:	e008      	b.n	800be5c <RCCEx_PLL3_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 800be4a:	f7f8 fded 	bl	8004a28 <HAL_GetTick>
 800be4e:	4602      	mov	r2, r0
 800be50:	68bb      	ldr	r3, [r7, #8]
 800be52:	1ad3      	subs	r3, r2, r3
 800be54:	2b02      	cmp	r3, #2
 800be56:	d901      	bls.n	800be5c <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 800be58:	2303      	movs	r3, #3
 800be5a:	e006      	b.n	800be6a <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 800be5c:	4b05      	ldr	r3, [pc, #20]	@ (800be74 <RCCEx_PLL3_Config+0x15c>)
 800be5e:	681b      	ldr	r3, [r3, #0]
 800be60:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800be64:	2b00      	cmp	r3, #0
 800be66:	d0f0      	beq.n	800be4a <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 800be68:	7bfb      	ldrb	r3, [r7, #15]
}
 800be6a:	4618      	mov	r0, r3
 800be6c:	3710      	adds	r7, #16
 800be6e:	46bd      	mov	sp, r7
 800be70:	bd80      	pop	{r7, pc}
 800be72:	bf00      	nop
 800be74:	58024400 	.word	0x58024400
 800be78:	ffff0007 	.word	0xffff0007

0800be7c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800be7c:	b580      	push	{r7, lr}
 800be7e:	b082      	sub	sp, #8
 800be80:	af00      	add	r7, sp, #0
 800be82:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800be84:	687b      	ldr	r3, [r7, #4]
 800be86:	2b00      	cmp	r3, #0
 800be88:	d101      	bne.n	800be8e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800be8a:	2301      	movs	r3, #1
 800be8c:	e049      	b.n	800bf22 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800be8e:	687b      	ldr	r3, [r7, #4]
 800be90:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800be94:	b2db      	uxtb	r3, r3
 800be96:	2b00      	cmp	r3, #0
 800be98:	d106      	bne.n	800bea8 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800be9a:	687b      	ldr	r3, [r7, #4]
 800be9c:	2200      	movs	r2, #0
 800be9e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800bea2:	6878      	ldr	r0, [r7, #4]
 800bea4:	f7f8 f98a 	bl	80041bc <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800bea8:	687b      	ldr	r3, [r7, #4]
 800beaa:	2202      	movs	r2, #2
 800beac:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800beb0:	687b      	ldr	r3, [r7, #4]
 800beb2:	681a      	ldr	r2, [r3, #0]
 800beb4:	687b      	ldr	r3, [r7, #4]
 800beb6:	3304      	adds	r3, #4
 800beb8:	4619      	mov	r1, r3
 800beba:	4610      	mov	r0, r2
 800bebc:	f001 f89a 	bl	800cff4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800bec0:	687b      	ldr	r3, [r7, #4]
 800bec2:	2201      	movs	r2, #1
 800bec4:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800bec8:	687b      	ldr	r3, [r7, #4]
 800beca:	2201      	movs	r2, #1
 800becc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800bed0:	687b      	ldr	r3, [r7, #4]
 800bed2:	2201      	movs	r2, #1
 800bed4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800bed8:	687b      	ldr	r3, [r7, #4]
 800beda:	2201      	movs	r2, #1
 800bedc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800bee0:	687b      	ldr	r3, [r7, #4]
 800bee2:	2201      	movs	r2, #1
 800bee4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800bee8:	687b      	ldr	r3, [r7, #4]
 800beea:	2201      	movs	r2, #1
 800beec:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800bef0:	687b      	ldr	r3, [r7, #4]
 800bef2:	2201      	movs	r2, #1
 800bef4:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800bef8:	687b      	ldr	r3, [r7, #4]
 800befa:	2201      	movs	r2, #1
 800befc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800bf00:	687b      	ldr	r3, [r7, #4]
 800bf02:	2201      	movs	r2, #1
 800bf04:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800bf08:	687b      	ldr	r3, [r7, #4]
 800bf0a:	2201      	movs	r2, #1
 800bf0c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800bf10:	687b      	ldr	r3, [r7, #4]
 800bf12:	2201      	movs	r2, #1
 800bf14:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800bf18:	687b      	ldr	r3, [r7, #4]
 800bf1a:	2201      	movs	r2, #1
 800bf1c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800bf20:	2300      	movs	r3, #0
}
 800bf22:	4618      	mov	r0, r3
 800bf24:	3708      	adds	r7, #8
 800bf26:	46bd      	mov	sp, r7
 800bf28:	bd80      	pop	{r7, pc}
	...

0800bf2c <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 800bf2c:	b480      	push	{r7}
 800bf2e:	b085      	sub	sp, #20
 800bf30:	af00      	add	r7, sp, #0
 800bf32:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800bf34:	687b      	ldr	r3, [r7, #4]
 800bf36:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800bf3a:	b2db      	uxtb	r3, r3
 800bf3c:	2b01      	cmp	r3, #1
 800bf3e:	d001      	beq.n	800bf44 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 800bf40:	2301      	movs	r3, #1
 800bf42:	e04c      	b.n	800bfde <HAL_TIM_Base_Start+0xb2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800bf44:	687b      	ldr	r3, [r7, #4]
 800bf46:	2202      	movs	r2, #2
 800bf48:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800bf4c:	687b      	ldr	r3, [r7, #4]
 800bf4e:	681b      	ldr	r3, [r3, #0]
 800bf50:	4a26      	ldr	r2, [pc, #152]	@ (800bfec <HAL_TIM_Base_Start+0xc0>)
 800bf52:	4293      	cmp	r3, r2
 800bf54:	d022      	beq.n	800bf9c <HAL_TIM_Base_Start+0x70>
 800bf56:	687b      	ldr	r3, [r7, #4]
 800bf58:	681b      	ldr	r3, [r3, #0]
 800bf5a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800bf5e:	d01d      	beq.n	800bf9c <HAL_TIM_Base_Start+0x70>
 800bf60:	687b      	ldr	r3, [r7, #4]
 800bf62:	681b      	ldr	r3, [r3, #0]
 800bf64:	4a22      	ldr	r2, [pc, #136]	@ (800bff0 <HAL_TIM_Base_Start+0xc4>)
 800bf66:	4293      	cmp	r3, r2
 800bf68:	d018      	beq.n	800bf9c <HAL_TIM_Base_Start+0x70>
 800bf6a:	687b      	ldr	r3, [r7, #4]
 800bf6c:	681b      	ldr	r3, [r3, #0]
 800bf6e:	4a21      	ldr	r2, [pc, #132]	@ (800bff4 <HAL_TIM_Base_Start+0xc8>)
 800bf70:	4293      	cmp	r3, r2
 800bf72:	d013      	beq.n	800bf9c <HAL_TIM_Base_Start+0x70>
 800bf74:	687b      	ldr	r3, [r7, #4]
 800bf76:	681b      	ldr	r3, [r3, #0]
 800bf78:	4a1f      	ldr	r2, [pc, #124]	@ (800bff8 <HAL_TIM_Base_Start+0xcc>)
 800bf7a:	4293      	cmp	r3, r2
 800bf7c:	d00e      	beq.n	800bf9c <HAL_TIM_Base_Start+0x70>
 800bf7e:	687b      	ldr	r3, [r7, #4]
 800bf80:	681b      	ldr	r3, [r3, #0]
 800bf82:	4a1e      	ldr	r2, [pc, #120]	@ (800bffc <HAL_TIM_Base_Start+0xd0>)
 800bf84:	4293      	cmp	r3, r2
 800bf86:	d009      	beq.n	800bf9c <HAL_TIM_Base_Start+0x70>
 800bf88:	687b      	ldr	r3, [r7, #4]
 800bf8a:	681b      	ldr	r3, [r3, #0]
 800bf8c:	4a1c      	ldr	r2, [pc, #112]	@ (800c000 <HAL_TIM_Base_Start+0xd4>)
 800bf8e:	4293      	cmp	r3, r2
 800bf90:	d004      	beq.n	800bf9c <HAL_TIM_Base_Start+0x70>
 800bf92:	687b      	ldr	r3, [r7, #4]
 800bf94:	681b      	ldr	r3, [r3, #0]
 800bf96:	4a1b      	ldr	r2, [pc, #108]	@ (800c004 <HAL_TIM_Base_Start+0xd8>)
 800bf98:	4293      	cmp	r3, r2
 800bf9a:	d115      	bne.n	800bfc8 <HAL_TIM_Base_Start+0x9c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800bf9c:	687b      	ldr	r3, [r7, #4]
 800bf9e:	681b      	ldr	r3, [r3, #0]
 800bfa0:	689a      	ldr	r2, [r3, #8]
 800bfa2:	4b19      	ldr	r3, [pc, #100]	@ (800c008 <HAL_TIM_Base_Start+0xdc>)
 800bfa4:	4013      	ands	r3, r2
 800bfa6:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800bfa8:	68fb      	ldr	r3, [r7, #12]
 800bfaa:	2b06      	cmp	r3, #6
 800bfac:	d015      	beq.n	800bfda <HAL_TIM_Base_Start+0xae>
 800bfae:	68fb      	ldr	r3, [r7, #12]
 800bfb0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800bfb4:	d011      	beq.n	800bfda <HAL_TIM_Base_Start+0xae>
    {
      __HAL_TIM_ENABLE(htim);
 800bfb6:	687b      	ldr	r3, [r7, #4]
 800bfb8:	681b      	ldr	r3, [r3, #0]
 800bfba:	681a      	ldr	r2, [r3, #0]
 800bfbc:	687b      	ldr	r3, [r7, #4]
 800bfbe:	681b      	ldr	r3, [r3, #0]
 800bfc0:	f042 0201 	orr.w	r2, r2, #1
 800bfc4:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800bfc6:	e008      	b.n	800bfda <HAL_TIM_Base_Start+0xae>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800bfc8:	687b      	ldr	r3, [r7, #4]
 800bfca:	681b      	ldr	r3, [r3, #0]
 800bfcc:	681a      	ldr	r2, [r3, #0]
 800bfce:	687b      	ldr	r3, [r7, #4]
 800bfd0:	681b      	ldr	r3, [r3, #0]
 800bfd2:	f042 0201 	orr.w	r2, r2, #1
 800bfd6:	601a      	str	r2, [r3, #0]
 800bfd8:	e000      	b.n	800bfdc <HAL_TIM_Base_Start+0xb0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800bfda:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800bfdc:	2300      	movs	r3, #0
}
 800bfde:	4618      	mov	r0, r3
 800bfe0:	3714      	adds	r7, #20
 800bfe2:	46bd      	mov	sp, r7
 800bfe4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bfe8:	4770      	bx	lr
 800bfea:	bf00      	nop
 800bfec:	40010000 	.word	0x40010000
 800bff0:	40000400 	.word	0x40000400
 800bff4:	40000800 	.word	0x40000800
 800bff8:	40000c00 	.word	0x40000c00
 800bffc:	40010400 	.word	0x40010400
 800c000:	40001800 	.word	0x40001800
 800c004:	40014000 	.word	0x40014000
 800c008:	00010007 	.word	0x00010007

0800c00c <HAL_TIM_OC_Init>:
  *         Ex: call @ref HAL_TIM_OC_DeInit() before HAL_TIM_OC_Init()
  * @param  htim TIM Output Compare handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Init(TIM_HandleTypeDef *htim)
{
 800c00c:	b580      	push	{r7, lr}
 800c00e:	b082      	sub	sp, #8
 800c010:	af00      	add	r7, sp, #0
 800c012:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800c014:	687b      	ldr	r3, [r7, #4]
 800c016:	2b00      	cmp	r3, #0
 800c018:	d101      	bne.n	800c01e <HAL_TIM_OC_Init+0x12>
  {
    return HAL_ERROR;
 800c01a:	2301      	movs	r3, #1
 800c01c:	e049      	b.n	800c0b2 <HAL_TIM_OC_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800c01e:	687b      	ldr	r3, [r7, #4]
 800c020:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800c024:	b2db      	uxtb	r3, r3
 800c026:	2b00      	cmp	r3, #0
 800c028:	d106      	bne.n	800c038 <HAL_TIM_OC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800c02a:	687b      	ldr	r3, [r7, #4]
 800c02c:	2200      	movs	r2, #0
 800c02e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_OC_MspInit(htim);
 800c032:	6878      	ldr	r0, [r7, #4]
 800c034:	f000 f841 	bl	800c0ba <HAL_TIM_OC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800c038:	687b      	ldr	r3, [r7, #4]
 800c03a:	2202      	movs	r2, #2
 800c03c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the Output Compare */
  TIM_Base_SetConfig(htim->Instance,  &htim->Init);
 800c040:	687b      	ldr	r3, [r7, #4]
 800c042:	681a      	ldr	r2, [r3, #0]
 800c044:	687b      	ldr	r3, [r7, #4]
 800c046:	3304      	adds	r3, #4
 800c048:	4619      	mov	r1, r3
 800c04a:	4610      	mov	r0, r2
 800c04c:	f000 ffd2 	bl	800cff4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800c050:	687b      	ldr	r3, [r7, #4]
 800c052:	2201      	movs	r2, #1
 800c054:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800c058:	687b      	ldr	r3, [r7, #4]
 800c05a:	2201      	movs	r2, #1
 800c05c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800c060:	687b      	ldr	r3, [r7, #4]
 800c062:	2201      	movs	r2, #1
 800c064:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800c068:	687b      	ldr	r3, [r7, #4]
 800c06a:	2201      	movs	r2, #1
 800c06c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800c070:	687b      	ldr	r3, [r7, #4]
 800c072:	2201      	movs	r2, #1
 800c074:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800c078:	687b      	ldr	r3, [r7, #4]
 800c07a:	2201      	movs	r2, #1
 800c07c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800c080:	687b      	ldr	r3, [r7, #4]
 800c082:	2201      	movs	r2, #1
 800c084:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800c088:	687b      	ldr	r3, [r7, #4]
 800c08a:	2201      	movs	r2, #1
 800c08c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800c090:	687b      	ldr	r3, [r7, #4]
 800c092:	2201      	movs	r2, #1
 800c094:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800c098:	687b      	ldr	r3, [r7, #4]
 800c09a:	2201      	movs	r2, #1
 800c09c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800c0a0:	687b      	ldr	r3, [r7, #4]
 800c0a2:	2201      	movs	r2, #1
 800c0a4:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800c0a8:	687b      	ldr	r3, [r7, #4]
 800c0aa:	2201      	movs	r2, #1
 800c0ac:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800c0b0:	2300      	movs	r3, #0
}
 800c0b2:	4618      	mov	r0, r3
 800c0b4:	3708      	adds	r7, #8
 800c0b6:	46bd      	mov	sp, r7
 800c0b8:	bd80      	pop	{r7, pc}

0800c0ba <HAL_TIM_OC_MspInit>:
  * @brief  Initializes the TIM Output Compare MSP.
  * @param  htim TIM Output Compare handle
  * @retval None
  */
__weak void HAL_TIM_OC_MspInit(TIM_HandleTypeDef *htim)
{
 800c0ba:	b480      	push	{r7}
 800c0bc:	b083      	sub	sp, #12
 800c0be:	af00      	add	r7, sp, #0
 800c0c0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_MspInit could be implemented in the user file
   */
}
 800c0c2:	bf00      	nop
 800c0c4:	370c      	adds	r7, #12
 800c0c6:	46bd      	mov	sp, r7
 800c0c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c0cc:	4770      	bx	lr
	...

0800c0d0 <HAL_TIM_OC_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800c0d0:	b580      	push	{r7, lr}
 800c0d2:	b084      	sub	sp, #16
 800c0d4:	af00      	add	r7, sp, #0
 800c0d6:	6078      	str	r0, [r7, #4]
 800c0d8:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800c0da:	683b      	ldr	r3, [r7, #0]
 800c0dc:	2b00      	cmp	r3, #0
 800c0de:	d109      	bne.n	800c0f4 <HAL_TIM_OC_Start+0x24>
 800c0e0:	687b      	ldr	r3, [r7, #4]
 800c0e2:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800c0e6:	b2db      	uxtb	r3, r3
 800c0e8:	2b01      	cmp	r3, #1
 800c0ea:	bf14      	ite	ne
 800c0ec:	2301      	movne	r3, #1
 800c0ee:	2300      	moveq	r3, #0
 800c0f0:	b2db      	uxtb	r3, r3
 800c0f2:	e03c      	b.n	800c16e <HAL_TIM_OC_Start+0x9e>
 800c0f4:	683b      	ldr	r3, [r7, #0]
 800c0f6:	2b04      	cmp	r3, #4
 800c0f8:	d109      	bne.n	800c10e <HAL_TIM_OC_Start+0x3e>
 800c0fa:	687b      	ldr	r3, [r7, #4]
 800c0fc:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 800c100:	b2db      	uxtb	r3, r3
 800c102:	2b01      	cmp	r3, #1
 800c104:	bf14      	ite	ne
 800c106:	2301      	movne	r3, #1
 800c108:	2300      	moveq	r3, #0
 800c10a:	b2db      	uxtb	r3, r3
 800c10c:	e02f      	b.n	800c16e <HAL_TIM_OC_Start+0x9e>
 800c10e:	683b      	ldr	r3, [r7, #0]
 800c110:	2b08      	cmp	r3, #8
 800c112:	d109      	bne.n	800c128 <HAL_TIM_OC_Start+0x58>
 800c114:	687b      	ldr	r3, [r7, #4]
 800c116:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800c11a:	b2db      	uxtb	r3, r3
 800c11c:	2b01      	cmp	r3, #1
 800c11e:	bf14      	ite	ne
 800c120:	2301      	movne	r3, #1
 800c122:	2300      	moveq	r3, #0
 800c124:	b2db      	uxtb	r3, r3
 800c126:	e022      	b.n	800c16e <HAL_TIM_OC_Start+0x9e>
 800c128:	683b      	ldr	r3, [r7, #0]
 800c12a:	2b0c      	cmp	r3, #12
 800c12c:	d109      	bne.n	800c142 <HAL_TIM_OC_Start+0x72>
 800c12e:	687b      	ldr	r3, [r7, #4]
 800c130:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800c134:	b2db      	uxtb	r3, r3
 800c136:	2b01      	cmp	r3, #1
 800c138:	bf14      	ite	ne
 800c13a:	2301      	movne	r3, #1
 800c13c:	2300      	moveq	r3, #0
 800c13e:	b2db      	uxtb	r3, r3
 800c140:	e015      	b.n	800c16e <HAL_TIM_OC_Start+0x9e>
 800c142:	683b      	ldr	r3, [r7, #0]
 800c144:	2b10      	cmp	r3, #16
 800c146:	d109      	bne.n	800c15c <HAL_TIM_OC_Start+0x8c>
 800c148:	687b      	ldr	r3, [r7, #4]
 800c14a:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800c14e:	b2db      	uxtb	r3, r3
 800c150:	2b01      	cmp	r3, #1
 800c152:	bf14      	ite	ne
 800c154:	2301      	movne	r3, #1
 800c156:	2300      	moveq	r3, #0
 800c158:	b2db      	uxtb	r3, r3
 800c15a:	e008      	b.n	800c16e <HAL_TIM_OC_Start+0x9e>
 800c15c:	687b      	ldr	r3, [r7, #4]
 800c15e:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 800c162:	b2db      	uxtb	r3, r3
 800c164:	2b01      	cmp	r3, #1
 800c166:	bf14      	ite	ne
 800c168:	2301      	movne	r3, #1
 800c16a:	2300      	moveq	r3, #0
 800c16c:	b2db      	uxtb	r3, r3
 800c16e:	2b00      	cmp	r3, #0
 800c170:	d001      	beq.n	800c176 <HAL_TIM_OC_Start+0xa6>
  {
    return HAL_ERROR;
 800c172:	2301      	movs	r3, #1
 800c174:	e0a1      	b.n	800c2ba <HAL_TIM_OC_Start+0x1ea>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800c176:	683b      	ldr	r3, [r7, #0]
 800c178:	2b00      	cmp	r3, #0
 800c17a:	d104      	bne.n	800c186 <HAL_TIM_OC_Start+0xb6>
 800c17c:	687b      	ldr	r3, [r7, #4]
 800c17e:	2202      	movs	r2, #2
 800c180:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800c184:	e023      	b.n	800c1ce <HAL_TIM_OC_Start+0xfe>
 800c186:	683b      	ldr	r3, [r7, #0]
 800c188:	2b04      	cmp	r3, #4
 800c18a:	d104      	bne.n	800c196 <HAL_TIM_OC_Start+0xc6>
 800c18c:	687b      	ldr	r3, [r7, #4]
 800c18e:	2202      	movs	r2, #2
 800c190:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800c194:	e01b      	b.n	800c1ce <HAL_TIM_OC_Start+0xfe>
 800c196:	683b      	ldr	r3, [r7, #0]
 800c198:	2b08      	cmp	r3, #8
 800c19a:	d104      	bne.n	800c1a6 <HAL_TIM_OC_Start+0xd6>
 800c19c:	687b      	ldr	r3, [r7, #4]
 800c19e:	2202      	movs	r2, #2
 800c1a0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800c1a4:	e013      	b.n	800c1ce <HAL_TIM_OC_Start+0xfe>
 800c1a6:	683b      	ldr	r3, [r7, #0]
 800c1a8:	2b0c      	cmp	r3, #12
 800c1aa:	d104      	bne.n	800c1b6 <HAL_TIM_OC_Start+0xe6>
 800c1ac:	687b      	ldr	r3, [r7, #4]
 800c1ae:	2202      	movs	r2, #2
 800c1b0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800c1b4:	e00b      	b.n	800c1ce <HAL_TIM_OC_Start+0xfe>
 800c1b6:	683b      	ldr	r3, [r7, #0]
 800c1b8:	2b10      	cmp	r3, #16
 800c1ba:	d104      	bne.n	800c1c6 <HAL_TIM_OC_Start+0xf6>
 800c1bc:	687b      	ldr	r3, [r7, #4]
 800c1be:	2202      	movs	r2, #2
 800c1c0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800c1c4:	e003      	b.n	800c1ce <HAL_TIM_OC_Start+0xfe>
 800c1c6:	687b      	ldr	r3, [r7, #4]
 800c1c8:	2202      	movs	r2, #2
 800c1ca:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Output compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800c1ce:	687b      	ldr	r3, [r7, #4]
 800c1d0:	681b      	ldr	r3, [r3, #0]
 800c1d2:	2201      	movs	r2, #1
 800c1d4:	6839      	ldr	r1, [r7, #0]
 800c1d6:	4618      	mov	r0, r3
 800c1d8:	f001 fc4a 	bl	800da70 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800c1dc:	687b      	ldr	r3, [r7, #4]
 800c1de:	681b      	ldr	r3, [r3, #0]
 800c1e0:	4a38      	ldr	r2, [pc, #224]	@ (800c2c4 <HAL_TIM_OC_Start+0x1f4>)
 800c1e2:	4293      	cmp	r3, r2
 800c1e4:	d013      	beq.n	800c20e <HAL_TIM_OC_Start+0x13e>
 800c1e6:	687b      	ldr	r3, [r7, #4]
 800c1e8:	681b      	ldr	r3, [r3, #0]
 800c1ea:	4a37      	ldr	r2, [pc, #220]	@ (800c2c8 <HAL_TIM_OC_Start+0x1f8>)
 800c1ec:	4293      	cmp	r3, r2
 800c1ee:	d00e      	beq.n	800c20e <HAL_TIM_OC_Start+0x13e>
 800c1f0:	687b      	ldr	r3, [r7, #4]
 800c1f2:	681b      	ldr	r3, [r3, #0]
 800c1f4:	4a35      	ldr	r2, [pc, #212]	@ (800c2cc <HAL_TIM_OC_Start+0x1fc>)
 800c1f6:	4293      	cmp	r3, r2
 800c1f8:	d009      	beq.n	800c20e <HAL_TIM_OC_Start+0x13e>
 800c1fa:	687b      	ldr	r3, [r7, #4]
 800c1fc:	681b      	ldr	r3, [r3, #0]
 800c1fe:	4a34      	ldr	r2, [pc, #208]	@ (800c2d0 <HAL_TIM_OC_Start+0x200>)
 800c200:	4293      	cmp	r3, r2
 800c202:	d004      	beq.n	800c20e <HAL_TIM_OC_Start+0x13e>
 800c204:	687b      	ldr	r3, [r7, #4]
 800c206:	681b      	ldr	r3, [r3, #0]
 800c208:	4a32      	ldr	r2, [pc, #200]	@ (800c2d4 <HAL_TIM_OC_Start+0x204>)
 800c20a:	4293      	cmp	r3, r2
 800c20c:	d101      	bne.n	800c212 <HAL_TIM_OC_Start+0x142>
 800c20e:	2301      	movs	r3, #1
 800c210:	e000      	b.n	800c214 <HAL_TIM_OC_Start+0x144>
 800c212:	2300      	movs	r3, #0
 800c214:	2b00      	cmp	r3, #0
 800c216:	d007      	beq.n	800c228 <HAL_TIM_OC_Start+0x158>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800c218:	687b      	ldr	r3, [r7, #4]
 800c21a:	681b      	ldr	r3, [r3, #0]
 800c21c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800c21e:	687b      	ldr	r3, [r7, #4]
 800c220:	681b      	ldr	r3, [r3, #0]
 800c222:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800c226:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800c228:	687b      	ldr	r3, [r7, #4]
 800c22a:	681b      	ldr	r3, [r3, #0]
 800c22c:	4a25      	ldr	r2, [pc, #148]	@ (800c2c4 <HAL_TIM_OC_Start+0x1f4>)
 800c22e:	4293      	cmp	r3, r2
 800c230:	d022      	beq.n	800c278 <HAL_TIM_OC_Start+0x1a8>
 800c232:	687b      	ldr	r3, [r7, #4]
 800c234:	681b      	ldr	r3, [r3, #0]
 800c236:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800c23a:	d01d      	beq.n	800c278 <HAL_TIM_OC_Start+0x1a8>
 800c23c:	687b      	ldr	r3, [r7, #4]
 800c23e:	681b      	ldr	r3, [r3, #0]
 800c240:	4a25      	ldr	r2, [pc, #148]	@ (800c2d8 <HAL_TIM_OC_Start+0x208>)
 800c242:	4293      	cmp	r3, r2
 800c244:	d018      	beq.n	800c278 <HAL_TIM_OC_Start+0x1a8>
 800c246:	687b      	ldr	r3, [r7, #4]
 800c248:	681b      	ldr	r3, [r3, #0]
 800c24a:	4a24      	ldr	r2, [pc, #144]	@ (800c2dc <HAL_TIM_OC_Start+0x20c>)
 800c24c:	4293      	cmp	r3, r2
 800c24e:	d013      	beq.n	800c278 <HAL_TIM_OC_Start+0x1a8>
 800c250:	687b      	ldr	r3, [r7, #4]
 800c252:	681b      	ldr	r3, [r3, #0]
 800c254:	4a22      	ldr	r2, [pc, #136]	@ (800c2e0 <HAL_TIM_OC_Start+0x210>)
 800c256:	4293      	cmp	r3, r2
 800c258:	d00e      	beq.n	800c278 <HAL_TIM_OC_Start+0x1a8>
 800c25a:	687b      	ldr	r3, [r7, #4]
 800c25c:	681b      	ldr	r3, [r3, #0]
 800c25e:	4a1a      	ldr	r2, [pc, #104]	@ (800c2c8 <HAL_TIM_OC_Start+0x1f8>)
 800c260:	4293      	cmp	r3, r2
 800c262:	d009      	beq.n	800c278 <HAL_TIM_OC_Start+0x1a8>
 800c264:	687b      	ldr	r3, [r7, #4]
 800c266:	681b      	ldr	r3, [r3, #0]
 800c268:	4a1e      	ldr	r2, [pc, #120]	@ (800c2e4 <HAL_TIM_OC_Start+0x214>)
 800c26a:	4293      	cmp	r3, r2
 800c26c:	d004      	beq.n	800c278 <HAL_TIM_OC_Start+0x1a8>
 800c26e:	687b      	ldr	r3, [r7, #4]
 800c270:	681b      	ldr	r3, [r3, #0]
 800c272:	4a16      	ldr	r2, [pc, #88]	@ (800c2cc <HAL_TIM_OC_Start+0x1fc>)
 800c274:	4293      	cmp	r3, r2
 800c276:	d115      	bne.n	800c2a4 <HAL_TIM_OC_Start+0x1d4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800c278:	687b      	ldr	r3, [r7, #4]
 800c27a:	681b      	ldr	r3, [r3, #0]
 800c27c:	689a      	ldr	r2, [r3, #8]
 800c27e:	4b1a      	ldr	r3, [pc, #104]	@ (800c2e8 <HAL_TIM_OC_Start+0x218>)
 800c280:	4013      	ands	r3, r2
 800c282:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800c284:	68fb      	ldr	r3, [r7, #12]
 800c286:	2b06      	cmp	r3, #6
 800c288:	d015      	beq.n	800c2b6 <HAL_TIM_OC_Start+0x1e6>
 800c28a:	68fb      	ldr	r3, [r7, #12]
 800c28c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800c290:	d011      	beq.n	800c2b6 <HAL_TIM_OC_Start+0x1e6>
    {
      __HAL_TIM_ENABLE(htim);
 800c292:	687b      	ldr	r3, [r7, #4]
 800c294:	681b      	ldr	r3, [r3, #0]
 800c296:	681a      	ldr	r2, [r3, #0]
 800c298:	687b      	ldr	r3, [r7, #4]
 800c29a:	681b      	ldr	r3, [r3, #0]
 800c29c:	f042 0201 	orr.w	r2, r2, #1
 800c2a0:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800c2a2:	e008      	b.n	800c2b6 <HAL_TIM_OC_Start+0x1e6>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800c2a4:	687b      	ldr	r3, [r7, #4]
 800c2a6:	681b      	ldr	r3, [r3, #0]
 800c2a8:	681a      	ldr	r2, [r3, #0]
 800c2aa:	687b      	ldr	r3, [r7, #4]
 800c2ac:	681b      	ldr	r3, [r3, #0]
 800c2ae:	f042 0201 	orr.w	r2, r2, #1
 800c2b2:	601a      	str	r2, [r3, #0]
 800c2b4:	e000      	b.n	800c2b8 <HAL_TIM_OC_Start+0x1e8>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800c2b6:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800c2b8:	2300      	movs	r3, #0
}
 800c2ba:	4618      	mov	r0, r3
 800c2bc:	3710      	adds	r7, #16
 800c2be:	46bd      	mov	sp, r7
 800c2c0:	bd80      	pop	{r7, pc}
 800c2c2:	bf00      	nop
 800c2c4:	40010000 	.word	0x40010000
 800c2c8:	40010400 	.word	0x40010400
 800c2cc:	40014000 	.word	0x40014000
 800c2d0:	40014400 	.word	0x40014400
 800c2d4:	40014800 	.word	0x40014800
 800c2d8:	40000400 	.word	0x40000400
 800c2dc:	40000800 	.word	0x40000800
 800c2e0:	40000c00 	.word	0x40000c00
 800c2e4:	40001800 	.word	0x40001800
 800c2e8:	00010007 	.word	0x00010007

0800c2ec <HAL_TIM_OC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800c2ec:	b580      	push	{r7, lr}
 800c2ee:	b084      	sub	sp, #16
 800c2f0:	af00      	add	r7, sp, #0
 800c2f2:	6078      	str	r0, [r7, #4]
 800c2f4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800c2f6:	2300      	movs	r3, #0
 800c2f8:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_CHANNEL(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800c2fa:	683b      	ldr	r3, [r7, #0]
 800c2fc:	2b00      	cmp	r3, #0
 800c2fe:	d109      	bne.n	800c314 <HAL_TIM_OC_Start_IT+0x28>
 800c300:	687b      	ldr	r3, [r7, #4]
 800c302:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800c306:	b2db      	uxtb	r3, r3
 800c308:	2b01      	cmp	r3, #1
 800c30a:	bf14      	ite	ne
 800c30c:	2301      	movne	r3, #1
 800c30e:	2300      	moveq	r3, #0
 800c310:	b2db      	uxtb	r3, r3
 800c312:	e03c      	b.n	800c38e <HAL_TIM_OC_Start_IT+0xa2>
 800c314:	683b      	ldr	r3, [r7, #0]
 800c316:	2b04      	cmp	r3, #4
 800c318:	d109      	bne.n	800c32e <HAL_TIM_OC_Start_IT+0x42>
 800c31a:	687b      	ldr	r3, [r7, #4]
 800c31c:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 800c320:	b2db      	uxtb	r3, r3
 800c322:	2b01      	cmp	r3, #1
 800c324:	bf14      	ite	ne
 800c326:	2301      	movne	r3, #1
 800c328:	2300      	moveq	r3, #0
 800c32a:	b2db      	uxtb	r3, r3
 800c32c:	e02f      	b.n	800c38e <HAL_TIM_OC_Start_IT+0xa2>
 800c32e:	683b      	ldr	r3, [r7, #0]
 800c330:	2b08      	cmp	r3, #8
 800c332:	d109      	bne.n	800c348 <HAL_TIM_OC_Start_IT+0x5c>
 800c334:	687b      	ldr	r3, [r7, #4]
 800c336:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800c33a:	b2db      	uxtb	r3, r3
 800c33c:	2b01      	cmp	r3, #1
 800c33e:	bf14      	ite	ne
 800c340:	2301      	movne	r3, #1
 800c342:	2300      	moveq	r3, #0
 800c344:	b2db      	uxtb	r3, r3
 800c346:	e022      	b.n	800c38e <HAL_TIM_OC_Start_IT+0xa2>
 800c348:	683b      	ldr	r3, [r7, #0]
 800c34a:	2b0c      	cmp	r3, #12
 800c34c:	d109      	bne.n	800c362 <HAL_TIM_OC_Start_IT+0x76>
 800c34e:	687b      	ldr	r3, [r7, #4]
 800c350:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800c354:	b2db      	uxtb	r3, r3
 800c356:	2b01      	cmp	r3, #1
 800c358:	bf14      	ite	ne
 800c35a:	2301      	movne	r3, #1
 800c35c:	2300      	moveq	r3, #0
 800c35e:	b2db      	uxtb	r3, r3
 800c360:	e015      	b.n	800c38e <HAL_TIM_OC_Start_IT+0xa2>
 800c362:	683b      	ldr	r3, [r7, #0]
 800c364:	2b10      	cmp	r3, #16
 800c366:	d109      	bne.n	800c37c <HAL_TIM_OC_Start_IT+0x90>
 800c368:	687b      	ldr	r3, [r7, #4]
 800c36a:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800c36e:	b2db      	uxtb	r3, r3
 800c370:	2b01      	cmp	r3, #1
 800c372:	bf14      	ite	ne
 800c374:	2301      	movne	r3, #1
 800c376:	2300      	moveq	r3, #0
 800c378:	b2db      	uxtb	r3, r3
 800c37a:	e008      	b.n	800c38e <HAL_TIM_OC_Start_IT+0xa2>
 800c37c:	687b      	ldr	r3, [r7, #4]
 800c37e:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 800c382:	b2db      	uxtb	r3, r3
 800c384:	2b01      	cmp	r3, #1
 800c386:	bf14      	ite	ne
 800c388:	2301      	movne	r3, #1
 800c38a:	2300      	moveq	r3, #0
 800c38c:	b2db      	uxtb	r3, r3
 800c38e:	2b00      	cmp	r3, #0
 800c390:	d001      	beq.n	800c396 <HAL_TIM_OC_Start_IT+0xaa>
  {
    return HAL_ERROR;
 800c392:	2301      	movs	r3, #1
 800c394:	e0ec      	b.n	800c570 <HAL_TIM_OC_Start_IT+0x284>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800c396:	683b      	ldr	r3, [r7, #0]
 800c398:	2b00      	cmp	r3, #0
 800c39a:	d104      	bne.n	800c3a6 <HAL_TIM_OC_Start_IT+0xba>
 800c39c:	687b      	ldr	r3, [r7, #4]
 800c39e:	2202      	movs	r2, #2
 800c3a0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800c3a4:	e023      	b.n	800c3ee <HAL_TIM_OC_Start_IT+0x102>
 800c3a6:	683b      	ldr	r3, [r7, #0]
 800c3a8:	2b04      	cmp	r3, #4
 800c3aa:	d104      	bne.n	800c3b6 <HAL_TIM_OC_Start_IT+0xca>
 800c3ac:	687b      	ldr	r3, [r7, #4]
 800c3ae:	2202      	movs	r2, #2
 800c3b0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800c3b4:	e01b      	b.n	800c3ee <HAL_TIM_OC_Start_IT+0x102>
 800c3b6:	683b      	ldr	r3, [r7, #0]
 800c3b8:	2b08      	cmp	r3, #8
 800c3ba:	d104      	bne.n	800c3c6 <HAL_TIM_OC_Start_IT+0xda>
 800c3bc:	687b      	ldr	r3, [r7, #4]
 800c3be:	2202      	movs	r2, #2
 800c3c0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800c3c4:	e013      	b.n	800c3ee <HAL_TIM_OC_Start_IT+0x102>
 800c3c6:	683b      	ldr	r3, [r7, #0]
 800c3c8:	2b0c      	cmp	r3, #12
 800c3ca:	d104      	bne.n	800c3d6 <HAL_TIM_OC_Start_IT+0xea>
 800c3cc:	687b      	ldr	r3, [r7, #4]
 800c3ce:	2202      	movs	r2, #2
 800c3d0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800c3d4:	e00b      	b.n	800c3ee <HAL_TIM_OC_Start_IT+0x102>
 800c3d6:	683b      	ldr	r3, [r7, #0]
 800c3d8:	2b10      	cmp	r3, #16
 800c3da:	d104      	bne.n	800c3e6 <HAL_TIM_OC_Start_IT+0xfa>
 800c3dc:	687b      	ldr	r3, [r7, #4]
 800c3de:	2202      	movs	r2, #2
 800c3e0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800c3e4:	e003      	b.n	800c3ee <HAL_TIM_OC_Start_IT+0x102>
 800c3e6:	687b      	ldr	r3, [r7, #4]
 800c3e8:	2202      	movs	r2, #2
 800c3ea:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  switch (Channel)
 800c3ee:	683b      	ldr	r3, [r7, #0]
 800c3f0:	2b0c      	cmp	r3, #12
 800c3f2:	d841      	bhi.n	800c478 <HAL_TIM_OC_Start_IT+0x18c>
 800c3f4:	a201      	add	r2, pc, #4	@ (adr r2, 800c3fc <HAL_TIM_OC_Start_IT+0x110>)
 800c3f6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c3fa:	bf00      	nop
 800c3fc:	0800c431 	.word	0x0800c431
 800c400:	0800c479 	.word	0x0800c479
 800c404:	0800c479 	.word	0x0800c479
 800c408:	0800c479 	.word	0x0800c479
 800c40c:	0800c443 	.word	0x0800c443
 800c410:	0800c479 	.word	0x0800c479
 800c414:	0800c479 	.word	0x0800c479
 800c418:	0800c479 	.word	0x0800c479
 800c41c:	0800c455 	.word	0x0800c455
 800c420:	0800c479 	.word	0x0800c479
 800c424:	0800c479 	.word	0x0800c479
 800c428:	0800c479 	.word	0x0800c479
 800c42c:	0800c467 	.word	0x0800c467
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 800c430:	687b      	ldr	r3, [r7, #4]
 800c432:	681b      	ldr	r3, [r3, #0]
 800c434:	68da      	ldr	r2, [r3, #12]
 800c436:	687b      	ldr	r3, [r7, #4]
 800c438:	681b      	ldr	r3, [r3, #0]
 800c43a:	f042 0202 	orr.w	r2, r2, #2
 800c43e:	60da      	str	r2, [r3, #12]
      break;
 800c440:	e01d      	b.n	800c47e <HAL_TIM_OC_Start_IT+0x192>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 800c442:	687b      	ldr	r3, [r7, #4]
 800c444:	681b      	ldr	r3, [r3, #0]
 800c446:	68da      	ldr	r2, [r3, #12]
 800c448:	687b      	ldr	r3, [r7, #4]
 800c44a:	681b      	ldr	r3, [r3, #0]
 800c44c:	f042 0204 	orr.w	r2, r2, #4
 800c450:	60da      	str	r2, [r3, #12]
      break;
 800c452:	e014      	b.n	800c47e <HAL_TIM_OC_Start_IT+0x192>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 800c454:	687b      	ldr	r3, [r7, #4]
 800c456:	681b      	ldr	r3, [r3, #0]
 800c458:	68da      	ldr	r2, [r3, #12]
 800c45a:	687b      	ldr	r3, [r7, #4]
 800c45c:	681b      	ldr	r3, [r3, #0]
 800c45e:	f042 0208 	orr.w	r2, r2, #8
 800c462:	60da      	str	r2, [r3, #12]
      break;
 800c464:	e00b      	b.n	800c47e <HAL_TIM_OC_Start_IT+0x192>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 800c466:	687b      	ldr	r3, [r7, #4]
 800c468:	681b      	ldr	r3, [r3, #0]
 800c46a:	68da      	ldr	r2, [r3, #12]
 800c46c:	687b      	ldr	r3, [r7, #4]
 800c46e:	681b      	ldr	r3, [r3, #0]
 800c470:	f042 0210 	orr.w	r2, r2, #16
 800c474:	60da      	str	r2, [r3, #12]
      break;
 800c476:	e002      	b.n	800c47e <HAL_TIM_OC_Start_IT+0x192>
    }

    default:
      status = HAL_ERROR;
 800c478:	2301      	movs	r3, #1
 800c47a:	73fb      	strb	r3, [r7, #15]
      break;
 800c47c:	bf00      	nop
  }

  if (status == HAL_OK)
 800c47e:	7bfb      	ldrb	r3, [r7, #15]
 800c480:	2b00      	cmp	r3, #0
 800c482:	d174      	bne.n	800c56e <HAL_TIM_OC_Start_IT+0x282>
  {
    /* Enable the Output compare channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800c484:	687b      	ldr	r3, [r7, #4]
 800c486:	681b      	ldr	r3, [r3, #0]
 800c488:	2201      	movs	r2, #1
 800c48a:	6839      	ldr	r1, [r7, #0]
 800c48c:	4618      	mov	r0, r3
 800c48e:	f001 faef 	bl	800da70 <TIM_CCxChannelCmd>

    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800c492:	687b      	ldr	r3, [r7, #4]
 800c494:	681b      	ldr	r3, [r3, #0]
 800c496:	4a38      	ldr	r2, [pc, #224]	@ (800c578 <HAL_TIM_OC_Start_IT+0x28c>)
 800c498:	4293      	cmp	r3, r2
 800c49a:	d013      	beq.n	800c4c4 <HAL_TIM_OC_Start_IT+0x1d8>
 800c49c:	687b      	ldr	r3, [r7, #4]
 800c49e:	681b      	ldr	r3, [r3, #0]
 800c4a0:	4a36      	ldr	r2, [pc, #216]	@ (800c57c <HAL_TIM_OC_Start_IT+0x290>)
 800c4a2:	4293      	cmp	r3, r2
 800c4a4:	d00e      	beq.n	800c4c4 <HAL_TIM_OC_Start_IT+0x1d8>
 800c4a6:	687b      	ldr	r3, [r7, #4]
 800c4a8:	681b      	ldr	r3, [r3, #0]
 800c4aa:	4a35      	ldr	r2, [pc, #212]	@ (800c580 <HAL_TIM_OC_Start_IT+0x294>)
 800c4ac:	4293      	cmp	r3, r2
 800c4ae:	d009      	beq.n	800c4c4 <HAL_TIM_OC_Start_IT+0x1d8>
 800c4b0:	687b      	ldr	r3, [r7, #4]
 800c4b2:	681b      	ldr	r3, [r3, #0]
 800c4b4:	4a33      	ldr	r2, [pc, #204]	@ (800c584 <HAL_TIM_OC_Start_IT+0x298>)
 800c4b6:	4293      	cmp	r3, r2
 800c4b8:	d004      	beq.n	800c4c4 <HAL_TIM_OC_Start_IT+0x1d8>
 800c4ba:	687b      	ldr	r3, [r7, #4]
 800c4bc:	681b      	ldr	r3, [r3, #0]
 800c4be:	4a32      	ldr	r2, [pc, #200]	@ (800c588 <HAL_TIM_OC_Start_IT+0x29c>)
 800c4c0:	4293      	cmp	r3, r2
 800c4c2:	d101      	bne.n	800c4c8 <HAL_TIM_OC_Start_IT+0x1dc>
 800c4c4:	2301      	movs	r3, #1
 800c4c6:	e000      	b.n	800c4ca <HAL_TIM_OC_Start_IT+0x1de>
 800c4c8:	2300      	movs	r3, #0
 800c4ca:	2b00      	cmp	r3, #0
 800c4cc:	d007      	beq.n	800c4de <HAL_TIM_OC_Start_IT+0x1f2>
    {
      /* Enable the main output */
      __HAL_TIM_MOE_ENABLE(htim);
 800c4ce:	687b      	ldr	r3, [r7, #4]
 800c4d0:	681b      	ldr	r3, [r3, #0]
 800c4d2:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800c4d4:	687b      	ldr	r3, [r7, #4]
 800c4d6:	681b      	ldr	r3, [r3, #0]
 800c4d8:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800c4dc:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800c4de:	687b      	ldr	r3, [r7, #4]
 800c4e0:	681b      	ldr	r3, [r3, #0]
 800c4e2:	4a25      	ldr	r2, [pc, #148]	@ (800c578 <HAL_TIM_OC_Start_IT+0x28c>)
 800c4e4:	4293      	cmp	r3, r2
 800c4e6:	d022      	beq.n	800c52e <HAL_TIM_OC_Start_IT+0x242>
 800c4e8:	687b      	ldr	r3, [r7, #4]
 800c4ea:	681b      	ldr	r3, [r3, #0]
 800c4ec:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800c4f0:	d01d      	beq.n	800c52e <HAL_TIM_OC_Start_IT+0x242>
 800c4f2:	687b      	ldr	r3, [r7, #4]
 800c4f4:	681b      	ldr	r3, [r3, #0]
 800c4f6:	4a25      	ldr	r2, [pc, #148]	@ (800c58c <HAL_TIM_OC_Start_IT+0x2a0>)
 800c4f8:	4293      	cmp	r3, r2
 800c4fa:	d018      	beq.n	800c52e <HAL_TIM_OC_Start_IT+0x242>
 800c4fc:	687b      	ldr	r3, [r7, #4]
 800c4fe:	681b      	ldr	r3, [r3, #0]
 800c500:	4a23      	ldr	r2, [pc, #140]	@ (800c590 <HAL_TIM_OC_Start_IT+0x2a4>)
 800c502:	4293      	cmp	r3, r2
 800c504:	d013      	beq.n	800c52e <HAL_TIM_OC_Start_IT+0x242>
 800c506:	687b      	ldr	r3, [r7, #4]
 800c508:	681b      	ldr	r3, [r3, #0]
 800c50a:	4a22      	ldr	r2, [pc, #136]	@ (800c594 <HAL_TIM_OC_Start_IT+0x2a8>)
 800c50c:	4293      	cmp	r3, r2
 800c50e:	d00e      	beq.n	800c52e <HAL_TIM_OC_Start_IT+0x242>
 800c510:	687b      	ldr	r3, [r7, #4]
 800c512:	681b      	ldr	r3, [r3, #0]
 800c514:	4a19      	ldr	r2, [pc, #100]	@ (800c57c <HAL_TIM_OC_Start_IT+0x290>)
 800c516:	4293      	cmp	r3, r2
 800c518:	d009      	beq.n	800c52e <HAL_TIM_OC_Start_IT+0x242>
 800c51a:	687b      	ldr	r3, [r7, #4]
 800c51c:	681b      	ldr	r3, [r3, #0]
 800c51e:	4a1e      	ldr	r2, [pc, #120]	@ (800c598 <HAL_TIM_OC_Start_IT+0x2ac>)
 800c520:	4293      	cmp	r3, r2
 800c522:	d004      	beq.n	800c52e <HAL_TIM_OC_Start_IT+0x242>
 800c524:	687b      	ldr	r3, [r7, #4]
 800c526:	681b      	ldr	r3, [r3, #0]
 800c528:	4a15      	ldr	r2, [pc, #84]	@ (800c580 <HAL_TIM_OC_Start_IT+0x294>)
 800c52a:	4293      	cmp	r3, r2
 800c52c:	d115      	bne.n	800c55a <HAL_TIM_OC_Start_IT+0x26e>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800c52e:	687b      	ldr	r3, [r7, #4]
 800c530:	681b      	ldr	r3, [r3, #0]
 800c532:	689a      	ldr	r2, [r3, #8]
 800c534:	4b19      	ldr	r3, [pc, #100]	@ (800c59c <HAL_TIM_OC_Start_IT+0x2b0>)
 800c536:	4013      	ands	r3, r2
 800c538:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800c53a:	68bb      	ldr	r3, [r7, #8]
 800c53c:	2b06      	cmp	r3, #6
 800c53e:	d015      	beq.n	800c56c <HAL_TIM_OC_Start_IT+0x280>
 800c540:	68bb      	ldr	r3, [r7, #8]
 800c542:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800c546:	d011      	beq.n	800c56c <HAL_TIM_OC_Start_IT+0x280>
      {
        __HAL_TIM_ENABLE(htim);
 800c548:	687b      	ldr	r3, [r7, #4]
 800c54a:	681b      	ldr	r3, [r3, #0]
 800c54c:	681a      	ldr	r2, [r3, #0]
 800c54e:	687b      	ldr	r3, [r7, #4]
 800c550:	681b      	ldr	r3, [r3, #0]
 800c552:	f042 0201 	orr.w	r2, r2, #1
 800c556:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800c558:	e008      	b.n	800c56c <HAL_TIM_OC_Start_IT+0x280>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 800c55a:	687b      	ldr	r3, [r7, #4]
 800c55c:	681b      	ldr	r3, [r3, #0]
 800c55e:	681a      	ldr	r2, [r3, #0]
 800c560:	687b      	ldr	r3, [r7, #4]
 800c562:	681b      	ldr	r3, [r3, #0]
 800c564:	f042 0201 	orr.w	r2, r2, #1
 800c568:	601a      	str	r2, [r3, #0]
 800c56a:	e000      	b.n	800c56e <HAL_TIM_OC_Start_IT+0x282>
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800c56c:	bf00      	nop
    }
  }

  /* Return function status */
  return status;
 800c56e:	7bfb      	ldrb	r3, [r7, #15]
}
 800c570:	4618      	mov	r0, r3
 800c572:	3710      	adds	r7, #16
 800c574:	46bd      	mov	sp, r7
 800c576:	bd80      	pop	{r7, pc}
 800c578:	40010000 	.word	0x40010000
 800c57c:	40010400 	.word	0x40010400
 800c580:	40014000 	.word	0x40014000
 800c584:	40014400 	.word	0x40014400
 800c588:	40014800 	.word	0x40014800
 800c58c:	40000400 	.word	0x40000400
 800c590:	40000800 	.word	0x40000800
 800c594:	40000c00 	.word	0x40000c00
 800c598:	40001800 	.word	0x40001800
 800c59c:	00010007 	.word	0x00010007

0800c5a0 <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 800c5a0:	b580      	push	{r7, lr}
 800c5a2:	b082      	sub	sp, #8
 800c5a4:	af00      	add	r7, sp, #0
 800c5a6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800c5a8:	687b      	ldr	r3, [r7, #4]
 800c5aa:	2b00      	cmp	r3, #0
 800c5ac:	d101      	bne.n	800c5b2 <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 800c5ae:	2301      	movs	r3, #1
 800c5b0:	e049      	b.n	800c646 <HAL_TIM_IC_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800c5b2:	687b      	ldr	r3, [r7, #4]
 800c5b4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800c5b8:	b2db      	uxtb	r3, r3
 800c5ba:	2b00      	cmp	r3, #0
 800c5bc:	d106      	bne.n	800c5cc <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800c5be:	687b      	ldr	r3, [r7, #4]
 800c5c0:	2200      	movs	r2, #0
 800c5c2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 800c5c6:	6878      	ldr	r0, [r7, #4]
 800c5c8:	f000 f841 	bl	800c64e <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800c5cc:	687b      	ldr	r3, [r7, #4]
 800c5ce:	2202      	movs	r2, #2
 800c5d0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800c5d4:	687b      	ldr	r3, [r7, #4]
 800c5d6:	681a      	ldr	r2, [r3, #0]
 800c5d8:	687b      	ldr	r3, [r7, #4]
 800c5da:	3304      	adds	r3, #4
 800c5dc:	4619      	mov	r1, r3
 800c5de:	4610      	mov	r0, r2
 800c5e0:	f000 fd08 	bl	800cff4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800c5e4:	687b      	ldr	r3, [r7, #4]
 800c5e6:	2201      	movs	r2, #1
 800c5e8:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800c5ec:	687b      	ldr	r3, [r7, #4]
 800c5ee:	2201      	movs	r2, #1
 800c5f0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800c5f4:	687b      	ldr	r3, [r7, #4]
 800c5f6:	2201      	movs	r2, #1
 800c5f8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800c5fc:	687b      	ldr	r3, [r7, #4]
 800c5fe:	2201      	movs	r2, #1
 800c600:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800c604:	687b      	ldr	r3, [r7, #4]
 800c606:	2201      	movs	r2, #1
 800c608:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800c60c:	687b      	ldr	r3, [r7, #4]
 800c60e:	2201      	movs	r2, #1
 800c610:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800c614:	687b      	ldr	r3, [r7, #4]
 800c616:	2201      	movs	r2, #1
 800c618:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800c61c:	687b      	ldr	r3, [r7, #4]
 800c61e:	2201      	movs	r2, #1
 800c620:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800c624:	687b      	ldr	r3, [r7, #4]
 800c626:	2201      	movs	r2, #1
 800c628:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800c62c:	687b      	ldr	r3, [r7, #4]
 800c62e:	2201      	movs	r2, #1
 800c630:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800c634:	687b      	ldr	r3, [r7, #4]
 800c636:	2201      	movs	r2, #1
 800c638:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800c63c:	687b      	ldr	r3, [r7, #4]
 800c63e:	2201      	movs	r2, #1
 800c640:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800c644:	2300      	movs	r3, #0
}
 800c646:	4618      	mov	r0, r3
 800c648:	3708      	adds	r7, #8
 800c64a:	46bd      	mov	sp, r7
 800c64c:	bd80      	pop	{r7, pc}

0800c64e <HAL_TIM_IC_MspInit>:
  * @brief  Initializes the TIM Input Capture MSP.
  * @param  htim TIM Input Capture handle
  * @retval None
  */
__weak void HAL_TIM_IC_MspInit(TIM_HandleTypeDef *htim)
{
 800c64e:	b480      	push	{r7}
 800c650:	b083      	sub	sp, #12
 800c652:	af00      	add	r7, sp, #0
 800c654:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_MspInit could be implemented in the user file
   */
}
 800c656:	bf00      	nop
 800c658:	370c      	adds	r7, #12
 800c65a:	46bd      	mov	sp, r7
 800c65c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c660:	4770      	bx	lr
	...

0800c664 <HAL_TIM_IC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800c664:	b580      	push	{r7, lr}
 800c666:	b084      	sub	sp, #16
 800c668:	af00      	add	r7, sp, #0
 800c66a:	6078      	str	r0, [r7, #4]
 800c66c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800c66e:	2300      	movs	r3, #0
 800c670:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 800c672:	683b      	ldr	r3, [r7, #0]
 800c674:	2b00      	cmp	r3, #0
 800c676:	d104      	bne.n	800c682 <HAL_TIM_IC_Start_IT+0x1e>
 800c678:	687b      	ldr	r3, [r7, #4]
 800c67a:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800c67e:	b2db      	uxtb	r3, r3
 800c680:	e023      	b.n	800c6ca <HAL_TIM_IC_Start_IT+0x66>
 800c682:	683b      	ldr	r3, [r7, #0]
 800c684:	2b04      	cmp	r3, #4
 800c686:	d104      	bne.n	800c692 <HAL_TIM_IC_Start_IT+0x2e>
 800c688:	687b      	ldr	r3, [r7, #4]
 800c68a:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 800c68e:	b2db      	uxtb	r3, r3
 800c690:	e01b      	b.n	800c6ca <HAL_TIM_IC_Start_IT+0x66>
 800c692:	683b      	ldr	r3, [r7, #0]
 800c694:	2b08      	cmp	r3, #8
 800c696:	d104      	bne.n	800c6a2 <HAL_TIM_IC_Start_IT+0x3e>
 800c698:	687b      	ldr	r3, [r7, #4]
 800c69a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800c69e:	b2db      	uxtb	r3, r3
 800c6a0:	e013      	b.n	800c6ca <HAL_TIM_IC_Start_IT+0x66>
 800c6a2:	683b      	ldr	r3, [r7, #0]
 800c6a4:	2b0c      	cmp	r3, #12
 800c6a6:	d104      	bne.n	800c6b2 <HAL_TIM_IC_Start_IT+0x4e>
 800c6a8:	687b      	ldr	r3, [r7, #4]
 800c6aa:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800c6ae:	b2db      	uxtb	r3, r3
 800c6b0:	e00b      	b.n	800c6ca <HAL_TIM_IC_Start_IT+0x66>
 800c6b2:	683b      	ldr	r3, [r7, #0]
 800c6b4:	2b10      	cmp	r3, #16
 800c6b6:	d104      	bne.n	800c6c2 <HAL_TIM_IC_Start_IT+0x5e>
 800c6b8:	687b      	ldr	r3, [r7, #4]
 800c6ba:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800c6be:	b2db      	uxtb	r3, r3
 800c6c0:	e003      	b.n	800c6ca <HAL_TIM_IC_Start_IT+0x66>
 800c6c2:	687b      	ldr	r3, [r7, #4]
 800c6c4:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 800c6c8:	b2db      	uxtb	r3, r3
 800c6ca:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 800c6cc:	683b      	ldr	r3, [r7, #0]
 800c6ce:	2b00      	cmp	r3, #0
 800c6d0:	d104      	bne.n	800c6dc <HAL_TIM_IC_Start_IT+0x78>
 800c6d2:	687b      	ldr	r3, [r7, #4]
 800c6d4:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800c6d8:	b2db      	uxtb	r3, r3
 800c6da:	e013      	b.n	800c704 <HAL_TIM_IC_Start_IT+0xa0>
 800c6dc:	683b      	ldr	r3, [r7, #0]
 800c6de:	2b04      	cmp	r3, #4
 800c6e0:	d104      	bne.n	800c6ec <HAL_TIM_IC_Start_IT+0x88>
 800c6e2:	687b      	ldr	r3, [r7, #4]
 800c6e4:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800c6e8:	b2db      	uxtb	r3, r3
 800c6ea:	e00b      	b.n	800c704 <HAL_TIM_IC_Start_IT+0xa0>
 800c6ec:	683b      	ldr	r3, [r7, #0]
 800c6ee:	2b08      	cmp	r3, #8
 800c6f0:	d104      	bne.n	800c6fc <HAL_TIM_IC_Start_IT+0x98>
 800c6f2:	687b      	ldr	r3, [r7, #4]
 800c6f4:	f893 3046 	ldrb.w	r3, [r3, #70]	@ 0x46
 800c6f8:	b2db      	uxtb	r3, r3
 800c6fa:	e003      	b.n	800c704 <HAL_TIM_IC_Start_IT+0xa0>
 800c6fc:	687b      	ldr	r3, [r7, #4]
 800c6fe:	f893 3047 	ldrb.w	r3, [r3, #71]	@ 0x47
 800c702:	b2db      	uxtb	r3, r3
 800c704:	737b      	strb	r3, [r7, #13]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_CHANNEL(htim->Instance, Channel));

  /* Check the TIM channel state */
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 800c706:	7bbb      	ldrb	r3, [r7, #14]
 800c708:	2b01      	cmp	r3, #1
 800c70a:	d102      	bne.n	800c712 <HAL_TIM_IC_Start_IT+0xae>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 800c70c:	7b7b      	ldrb	r3, [r7, #13]
 800c70e:	2b01      	cmp	r3, #1
 800c710:	d001      	beq.n	800c716 <HAL_TIM_IC_Start_IT+0xb2>
  {
    return HAL_ERROR;
 800c712:	2301      	movs	r3, #1
 800c714:	e0e2      	b.n	800c8dc <HAL_TIM_IC_Start_IT+0x278>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800c716:	683b      	ldr	r3, [r7, #0]
 800c718:	2b00      	cmp	r3, #0
 800c71a:	d104      	bne.n	800c726 <HAL_TIM_IC_Start_IT+0xc2>
 800c71c:	687b      	ldr	r3, [r7, #4]
 800c71e:	2202      	movs	r2, #2
 800c720:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800c724:	e023      	b.n	800c76e <HAL_TIM_IC_Start_IT+0x10a>
 800c726:	683b      	ldr	r3, [r7, #0]
 800c728:	2b04      	cmp	r3, #4
 800c72a:	d104      	bne.n	800c736 <HAL_TIM_IC_Start_IT+0xd2>
 800c72c:	687b      	ldr	r3, [r7, #4]
 800c72e:	2202      	movs	r2, #2
 800c730:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800c734:	e01b      	b.n	800c76e <HAL_TIM_IC_Start_IT+0x10a>
 800c736:	683b      	ldr	r3, [r7, #0]
 800c738:	2b08      	cmp	r3, #8
 800c73a:	d104      	bne.n	800c746 <HAL_TIM_IC_Start_IT+0xe2>
 800c73c:	687b      	ldr	r3, [r7, #4]
 800c73e:	2202      	movs	r2, #2
 800c740:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800c744:	e013      	b.n	800c76e <HAL_TIM_IC_Start_IT+0x10a>
 800c746:	683b      	ldr	r3, [r7, #0]
 800c748:	2b0c      	cmp	r3, #12
 800c74a:	d104      	bne.n	800c756 <HAL_TIM_IC_Start_IT+0xf2>
 800c74c:	687b      	ldr	r3, [r7, #4]
 800c74e:	2202      	movs	r2, #2
 800c750:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800c754:	e00b      	b.n	800c76e <HAL_TIM_IC_Start_IT+0x10a>
 800c756:	683b      	ldr	r3, [r7, #0]
 800c758:	2b10      	cmp	r3, #16
 800c75a:	d104      	bne.n	800c766 <HAL_TIM_IC_Start_IT+0x102>
 800c75c:	687b      	ldr	r3, [r7, #4]
 800c75e:	2202      	movs	r2, #2
 800c760:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800c764:	e003      	b.n	800c76e <HAL_TIM_IC_Start_IT+0x10a>
 800c766:	687b      	ldr	r3, [r7, #4]
 800c768:	2202      	movs	r2, #2
 800c76a:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800c76e:	683b      	ldr	r3, [r7, #0]
 800c770:	2b00      	cmp	r3, #0
 800c772:	d104      	bne.n	800c77e <HAL_TIM_IC_Start_IT+0x11a>
 800c774:	687b      	ldr	r3, [r7, #4]
 800c776:	2202      	movs	r2, #2
 800c778:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800c77c:	e013      	b.n	800c7a6 <HAL_TIM_IC_Start_IT+0x142>
 800c77e:	683b      	ldr	r3, [r7, #0]
 800c780:	2b04      	cmp	r3, #4
 800c782:	d104      	bne.n	800c78e <HAL_TIM_IC_Start_IT+0x12a>
 800c784:	687b      	ldr	r3, [r7, #4]
 800c786:	2202      	movs	r2, #2
 800c788:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800c78c:	e00b      	b.n	800c7a6 <HAL_TIM_IC_Start_IT+0x142>
 800c78e:	683b      	ldr	r3, [r7, #0]
 800c790:	2b08      	cmp	r3, #8
 800c792:	d104      	bne.n	800c79e <HAL_TIM_IC_Start_IT+0x13a>
 800c794:	687b      	ldr	r3, [r7, #4]
 800c796:	2202      	movs	r2, #2
 800c798:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800c79c:	e003      	b.n	800c7a6 <HAL_TIM_IC_Start_IT+0x142>
 800c79e:	687b      	ldr	r3, [r7, #4]
 800c7a0:	2202      	movs	r2, #2
 800c7a2:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  switch (Channel)
 800c7a6:	683b      	ldr	r3, [r7, #0]
 800c7a8:	2b0c      	cmp	r3, #12
 800c7aa:	d841      	bhi.n	800c830 <HAL_TIM_IC_Start_IT+0x1cc>
 800c7ac:	a201      	add	r2, pc, #4	@ (adr r2, 800c7b4 <HAL_TIM_IC_Start_IT+0x150>)
 800c7ae:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c7b2:	bf00      	nop
 800c7b4:	0800c7e9 	.word	0x0800c7e9
 800c7b8:	0800c831 	.word	0x0800c831
 800c7bc:	0800c831 	.word	0x0800c831
 800c7c0:	0800c831 	.word	0x0800c831
 800c7c4:	0800c7fb 	.word	0x0800c7fb
 800c7c8:	0800c831 	.word	0x0800c831
 800c7cc:	0800c831 	.word	0x0800c831
 800c7d0:	0800c831 	.word	0x0800c831
 800c7d4:	0800c80d 	.word	0x0800c80d
 800c7d8:	0800c831 	.word	0x0800c831
 800c7dc:	0800c831 	.word	0x0800c831
 800c7e0:	0800c831 	.word	0x0800c831
 800c7e4:	0800c81f 	.word	0x0800c81f
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 800c7e8:	687b      	ldr	r3, [r7, #4]
 800c7ea:	681b      	ldr	r3, [r3, #0]
 800c7ec:	68da      	ldr	r2, [r3, #12]
 800c7ee:	687b      	ldr	r3, [r7, #4]
 800c7f0:	681b      	ldr	r3, [r3, #0]
 800c7f2:	f042 0202 	orr.w	r2, r2, #2
 800c7f6:	60da      	str	r2, [r3, #12]
      break;
 800c7f8:	e01d      	b.n	800c836 <HAL_TIM_IC_Start_IT+0x1d2>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 800c7fa:	687b      	ldr	r3, [r7, #4]
 800c7fc:	681b      	ldr	r3, [r3, #0]
 800c7fe:	68da      	ldr	r2, [r3, #12]
 800c800:	687b      	ldr	r3, [r7, #4]
 800c802:	681b      	ldr	r3, [r3, #0]
 800c804:	f042 0204 	orr.w	r2, r2, #4
 800c808:	60da      	str	r2, [r3, #12]
      break;
 800c80a:	e014      	b.n	800c836 <HAL_TIM_IC_Start_IT+0x1d2>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 800c80c:	687b      	ldr	r3, [r7, #4]
 800c80e:	681b      	ldr	r3, [r3, #0]
 800c810:	68da      	ldr	r2, [r3, #12]
 800c812:	687b      	ldr	r3, [r7, #4]
 800c814:	681b      	ldr	r3, [r3, #0]
 800c816:	f042 0208 	orr.w	r2, r2, #8
 800c81a:	60da      	str	r2, [r3, #12]
      break;
 800c81c:	e00b      	b.n	800c836 <HAL_TIM_IC_Start_IT+0x1d2>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 800c81e:	687b      	ldr	r3, [r7, #4]
 800c820:	681b      	ldr	r3, [r3, #0]
 800c822:	68da      	ldr	r2, [r3, #12]
 800c824:	687b      	ldr	r3, [r7, #4]
 800c826:	681b      	ldr	r3, [r3, #0]
 800c828:	f042 0210 	orr.w	r2, r2, #16
 800c82c:	60da      	str	r2, [r3, #12]
      break;
 800c82e:	e002      	b.n	800c836 <HAL_TIM_IC_Start_IT+0x1d2>
    }

    default:
      status = HAL_ERROR;
 800c830:	2301      	movs	r3, #1
 800c832:	73fb      	strb	r3, [r7, #15]
      break;
 800c834:	bf00      	nop
  }

  if (status == HAL_OK)
 800c836:	7bfb      	ldrb	r3, [r7, #15]
 800c838:	2b00      	cmp	r3, #0
 800c83a:	d14e      	bne.n	800c8da <HAL_TIM_IC_Start_IT+0x276>
  {
    /* Enable the Input Capture channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800c83c:	687b      	ldr	r3, [r7, #4]
 800c83e:	681b      	ldr	r3, [r3, #0]
 800c840:	2201      	movs	r2, #1
 800c842:	6839      	ldr	r1, [r7, #0]
 800c844:	4618      	mov	r0, r3
 800c846:	f001 f913 	bl	800da70 <TIM_CCxChannelCmd>

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800c84a:	687b      	ldr	r3, [r7, #4]
 800c84c:	681b      	ldr	r3, [r3, #0]
 800c84e:	4a25      	ldr	r2, [pc, #148]	@ (800c8e4 <HAL_TIM_IC_Start_IT+0x280>)
 800c850:	4293      	cmp	r3, r2
 800c852:	d022      	beq.n	800c89a <HAL_TIM_IC_Start_IT+0x236>
 800c854:	687b      	ldr	r3, [r7, #4]
 800c856:	681b      	ldr	r3, [r3, #0]
 800c858:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800c85c:	d01d      	beq.n	800c89a <HAL_TIM_IC_Start_IT+0x236>
 800c85e:	687b      	ldr	r3, [r7, #4]
 800c860:	681b      	ldr	r3, [r3, #0]
 800c862:	4a21      	ldr	r2, [pc, #132]	@ (800c8e8 <HAL_TIM_IC_Start_IT+0x284>)
 800c864:	4293      	cmp	r3, r2
 800c866:	d018      	beq.n	800c89a <HAL_TIM_IC_Start_IT+0x236>
 800c868:	687b      	ldr	r3, [r7, #4]
 800c86a:	681b      	ldr	r3, [r3, #0]
 800c86c:	4a1f      	ldr	r2, [pc, #124]	@ (800c8ec <HAL_TIM_IC_Start_IT+0x288>)
 800c86e:	4293      	cmp	r3, r2
 800c870:	d013      	beq.n	800c89a <HAL_TIM_IC_Start_IT+0x236>
 800c872:	687b      	ldr	r3, [r7, #4]
 800c874:	681b      	ldr	r3, [r3, #0]
 800c876:	4a1e      	ldr	r2, [pc, #120]	@ (800c8f0 <HAL_TIM_IC_Start_IT+0x28c>)
 800c878:	4293      	cmp	r3, r2
 800c87a:	d00e      	beq.n	800c89a <HAL_TIM_IC_Start_IT+0x236>
 800c87c:	687b      	ldr	r3, [r7, #4]
 800c87e:	681b      	ldr	r3, [r3, #0]
 800c880:	4a1c      	ldr	r2, [pc, #112]	@ (800c8f4 <HAL_TIM_IC_Start_IT+0x290>)
 800c882:	4293      	cmp	r3, r2
 800c884:	d009      	beq.n	800c89a <HAL_TIM_IC_Start_IT+0x236>
 800c886:	687b      	ldr	r3, [r7, #4]
 800c888:	681b      	ldr	r3, [r3, #0]
 800c88a:	4a1b      	ldr	r2, [pc, #108]	@ (800c8f8 <HAL_TIM_IC_Start_IT+0x294>)
 800c88c:	4293      	cmp	r3, r2
 800c88e:	d004      	beq.n	800c89a <HAL_TIM_IC_Start_IT+0x236>
 800c890:	687b      	ldr	r3, [r7, #4]
 800c892:	681b      	ldr	r3, [r3, #0]
 800c894:	4a19      	ldr	r2, [pc, #100]	@ (800c8fc <HAL_TIM_IC_Start_IT+0x298>)
 800c896:	4293      	cmp	r3, r2
 800c898:	d115      	bne.n	800c8c6 <HAL_TIM_IC_Start_IT+0x262>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800c89a:	687b      	ldr	r3, [r7, #4]
 800c89c:	681b      	ldr	r3, [r3, #0]
 800c89e:	689a      	ldr	r2, [r3, #8]
 800c8a0:	4b17      	ldr	r3, [pc, #92]	@ (800c900 <HAL_TIM_IC_Start_IT+0x29c>)
 800c8a2:	4013      	ands	r3, r2
 800c8a4:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800c8a6:	68bb      	ldr	r3, [r7, #8]
 800c8a8:	2b06      	cmp	r3, #6
 800c8aa:	d015      	beq.n	800c8d8 <HAL_TIM_IC_Start_IT+0x274>
 800c8ac:	68bb      	ldr	r3, [r7, #8]
 800c8ae:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800c8b2:	d011      	beq.n	800c8d8 <HAL_TIM_IC_Start_IT+0x274>
      {
        __HAL_TIM_ENABLE(htim);
 800c8b4:	687b      	ldr	r3, [r7, #4]
 800c8b6:	681b      	ldr	r3, [r3, #0]
 800c8b8:	681a      	ldr	r2, [r3, #0]
 800c8ba:	687b      	ldr	r3, [r7, #4]
 800c8bc:	681b      	ldr	r3, [r3, #0]
 800c8be:	f042 0201 	orr.w	r2, r2, #1
 800c8c2:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800c8c4:	e008      	b.n	800c8d8 <HAL_TIM_IC_Start_IT+0x274>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 800c8c6:	687b      	ldr	r3, [r7, #4]
 800c8c8:	681b      	ldr	r3, [r3, #0]
 800c8ca:	681a      	ldr	r2, [r3, #0]
 800c8cc:	687b      	ldr	r3, [r7, #4]
 800c8ce:	681b      	ldr	r3, [r3, #0]
 800c8d0:	f042 0201 	orr.w	r2, r2, #1
 800c8d4:	601a      	str	r2, [r3, #0]
 800c8d6:	e000      	b.n	800c8da <HAL_TIM_IC_Start_IT+0x276>
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800c8d8:	bf00      	nop
    }
  }

  /* Return function status */
  return status;
 800c8da:	7bfb      	ldrb	r3, [r7, #15]
}
 800c8dc:	4618      	mov	r0, r3
 800c8de:	3710      	adds	r7, #16
 800c8e0:	46bd      	mov	sp, r7
 800c8e2:	bd80      	pop	{r7, pc}
 800c8e4:	40010000 	.word	0x40010000
 800c8e8:	40000400 	.word	0x40000400
 800c8ec:	40000800 	.word	0x40000800
 800c8f0:	40000c00 	.word	0x40000c00
 800c8f4:	40010400 	.word	0x40010400
 800c8f8:	40001800 	.word	0x40001800
 800c8fc:	40014000 	.word	0x40014000
 800c900:	00010007 	.word	0x00010007

0800c904 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800c904:	b580      	push	{r7, lr}
 800c906:	b084      	sub	sp, #16
 800c908:	af00      	add	r7, sp, #0
 800c90a:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 800c90c:	687b      	ldr	r3, [r7, #4]
 800c90e:	681b      	ldr	r3, [r3, #0]
 800c910:	68db      	ldr	r3, [r3, #12]
 800c912:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800c914:	687b      	ldr	r3, [r7, #4]
 800c916:	681b      	ldr	r3, [r3, #0]
 800c918:	691b      	ldr	r3, [r3, #16]
 800c91a:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 800c91c:	68bb      	ldr	r3, [r7, #8]
 800c91e:	f003 0302 	and.w	r3, r3, #2
 800c922:	2b00      	cmp	r3, #0
 800c924:	d020      	beq.n	800c968 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800c926:	68fb      	ldr	r3, [r7, #12]
 800c928:	f003 0302 	and.w	r3, r3, #2
 800c92c:	2b00      	cmp	r3, #0
 800c92e:	d01b      	beq.n	800c968 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 800c930:	687b      	ldr	r3, [r7, #4]
 800c932:	681b      	ldr	r3, [r3, #0]
 800c934:	f06f 0202 	mvn.w	r2, #2
 800c938:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800c93a:	687b      	ldr	r3, [r7, #4]
 800c93c:	2201      	movs	r2, #1
 800c93e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800c940:	687b      	ldr	r3, [r7, #4]
 800c942:	681b      	ldr	r3, [r3, #0]
 800c944:	699b      	ldr	r3, [r3, #24]
 800c946:	f003 0303 	and.w	r3, r3, #3
 800c94a:	2b00      	cmp	r3, #0
 800c94c:	d003      	beq.n	800c956 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800c94e:	6878      	ldr	r0, [r7, #4]
 800c950:	f7f5 ff94 	bl	800287c <HAL_TIM_IC_CaptureCallback>
 800c954:	e005      	b.n	800c962 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800c956:	6878      	ldr	r0, [r7, #4]
 800c958:	f7f5 ffb2 	bl	80028c0 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800c95c:	6878      	ldr	r0, [r7, #4]
 800c95e:	f000 fb35 	bl	800cfcc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800c962:	687b      	ldr	r3, [r7, #4]
 800c964:	2200      	movs	r2, #0
 800c966:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800c968:	68bb      	ldr	r3, [r7, #8]
 800c96a:	f003 0304 	and.w	r3, r3, #4
 800c96e:	2b00      	cmp	r3, #0
 800c970:	d020      	beq.n	800c9b4 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800c972:	68fb      	ldr	r3, [r7, #12]
 800c974:	f003 0304 	and.w	r3, r3, #4
 800c978:	2b00      	cmp	r3, #0
 800c97a:	d01b      	beq.n	800c9b4 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 800c97c:	687b      	ldr	r3, [r7, #4]
 800c97e:	681b      	ldr	r3, [r3, #0]
 800c980:	f06f 0204 	mvn.w	r2, #4
 800c984:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800c986:	687b      	ldr	r3, [r7, #4]
 800c988:	2202      	movs	r2, #2
 800c98a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800c98c:	687b      	ldr	r3, [r7, #4]
 800c98e:	681b      	ldr	r3, [r3, #0]
 800c990:	699b      	ldr	r3, [r3, #24]
 800c992:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800c996:	2b00      	cmp	r3, #0
 800c998:	d003      	beq.n	800c9a2 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800c99a:	6878      	ldr	r0, [r7, #4]
 800c99c:	f7f5 ff6e 	bl	800287c <HAL_TIM_IC_CaptureCallback>
 800c9a0:	e005      	b.n	800c9ae <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800c9a2:	6878      	ldr	r0, [r7, #4]
 800c9a4:	f7f5 ff8c 	bl	80028c0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800c9a8:	6878      	ldr	r0, [r7, #4]
 800c9aa:	f000 fb0f 	bl	800cfcc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800c9ae:	687b      	ldr	r3, [r7, #4]
 800c9b0:	2200      	movs	r2, #0
 800c9b2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800c9b4:	68bb      	ldr	r3, [r7, #8]
 800c9b6:	f003 0308 	and.w	r3, r3, #8
 800c9ba:	2b00      	cmp	r3, #0
 800c9bc:	d020      	beq.n	800ca00 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800c9be:	68fb      	ldr	r3, [r7, #12]
 800c9c0:	f003 0308 	and.w	r3, r3, #8
 800c9c4:	2b00      	cmp	r3, #0
 800c9c6:	d01b      	beq.n	800ca00 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800c9c8:	687b      	ldr	r3, [r7, #4]
 800c9ca:	681b      	ldr	r3, [r3, #0]
 800c9cc:	f06f 0208 	mvn.w	r2, #8
 800c9d0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800c9d2:	687b      	ldr	r3, [r7, #4]
 800c9d4:	2204      	movs	r2, #4
 800c9d6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800c9d8:	687b      	ldr	r3, [r7, #4]
 800c9da:	681b      	ldr	r3, [r3, #0]
 800c9dc:	69db      	ldr	r3, [r3, #28]
 800c9de:	f003 0303 	and.w	r3, r3, #3
 800c9e2:	2b00      	cmp	r3, #0
 800c9e4:	d003      	beq.n	800c9ee <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800c9e6:	6878      	ldr	r0, [r7, #4]
 800c9e8:	f7f5 ff48 	bl	800287c <HAL_TIM_IC_CaptureCallback>
 800c9ec:	e005      	b.n	800c9fa <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800c9ee:	6878      	ldr	r0, [r7, #4]
 800c9f0:	f7f5 ff66 	bl	80028c0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800c9f4:	6878      	ldr	r0, [r7, #4]
 800c9f6:	f000 fae9 	bl	800cfcc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800c9fa:	687b      	ldr	r3, [r7, #4]
 800c9fc:	2200      	movs	r2, #0
 800c9fe:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800ca00:	68bb      	ldr	r3, [r7, #8]
 800ca02:	f003 0310 	and.w	r3, r3, #16
 800ca06:	2b00      	cmp	r3, #0
 800ca08:	d020      	beq.n	800ca4c <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800ca0a:	68fb      	ldr	r3, [r7, #12]
 800ca0c:	f003 0310 	and.w	r3, r3, #16
 800ca10:	2b00      	cmp	r3, #0
 800ca12:	d01b      	beq.n	800ca4c <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800ca14:	687b      	ldr	r3, [r7, #4]
 800ca16:	681b      	ldr	r3, [r3, #0]
 800ca18:	f06f 0210 	mvn.w	r2, #16
 800ca1c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800ca1e:	687b      	ldr	r3, [r7, #4]
 800ca20:	2208      	movs	r2, #8
 800ca22:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800ca24:	687b      	ldr	r3, [r7, #4]
 800ca26:	681b      	ldr	r3, [r3, #0]
 800ca28:	69db      	ldr	r3, [r3, #28]
 800ca2a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800ca2e:	2b00      	cmp	r3, #0
 800ca30:	d003      	beq.n	800ca3a <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800ca32:	6878      	ldr	r0, [r7, #4]
 800ca34:	f7f5 ff22 	bl	800287c <HAL_TIM_IC_CaptureCallback>
 800ca38:	e005      	b.n	800ca46 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800ca3a:	6878      	ldr	r0, [r7, #4]
 800ca3c:	f7f5 ff40 	bl	80028c0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800ca40:	6878      	ldr	r0, [r7, #4]
 800ca42:	f000 fac3 	bl	800cfcc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800ca46:	687b      	ldr	r3, [r7, #4]
 800ca48:	2200      	movs	r2, #0
 800ca4a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 800ca4c:	68bb      	ldr	r3, [r7, #8]
 800ca4e:	f003 0301 	and.w	r3, r3, #1
 800ca52:	2b00      	cmp	r3, #0
 800ca54:	d00c      	beq.n	800ca70 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800ca56:	68fb      	ldr	r3, [r7, #12]
 800ca58:	f003 0301 	and.w	r3, r3, #1
 800ca5c:	2b00      	cmp	r3, #0
 800ca5e:	d007      	beq.n	800ca70 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800ca60:	687b      	ldr	r3, [r7, #4]
 800ca62:	681b      	ldr	r3, [r3, #0]
 800ca64:	f06f 0201 	mvn.w	r2, #1
 800ca68:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800ca6a:	6878      	ldr	r0, [r7, #4]
 800ca6c:	f000 faa4 	bl	800cfb8 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800ca70:	68bb      	ldr	r3, [r7, #8]
 800ca72:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800ca76:	2b00      	cmp	r3, #0
 800ca78:	d104      	bne.n	800ca84 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 800ca7a:	68bb      	ldr	r3, [r7, #8]
 800ca7c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800ca80:	2b00      	cmp	r3, #0
 800ca82:	d00c      	beq.n	800ca9e <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800ca84:	68fb      	ldr	r3, [r7, #12]
 800ca86:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800ca8a:	2b00      	cmp	r3, #0
 800ca8c:	d007      	beq.n	800ca9e <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 800ca8e:	687b      	ldr	r3, [r7, #4]
 800ca90:	681b      	ldr	r3, [r3, #0]
 800ca92:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 800ca96:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800ca98:	6878      	ldr	r0, [r7, #4]
 800ca9a:	f001 f925 	bl	800dce8 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 800ca9e:	68bb      	ldr	r3, [r7, #8]
 800caa0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800caa4:	2b00      	cmp	r3, #0
 800caa6:	d00c      	beq.n	800cac2 <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800caa8:	68fb      	ldr	r3, [r7, #12]
 800caaa:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800caae:	2b00      	cmp	r3, #0
 800cab0:	d007      	beq.n	800cac2 <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800cab2:	687b      	ldr	r3, [r7, #4]
 800cab4:	681b      	ldr	r3, [r3, #0]
 800cab6:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 800caba:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800cabc:	6878      	ldr	r0, [r7, #4]
 800cabe:	f001 f91d 	bl	800dcfc <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800cac2:	68bb      	ldr	r3, [r7, #8]
 800cac4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800cac8:	2b00      	cmp	r3, #0
 800caca:	d00c      	beq.n	800cae6 <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800cacc:	68fb      	ldr	r3, [r7, #12]
 800cace:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800cad2:	2b00      	cmp	r3, #0
 800cad4:	d007      	beq.n	800cae6 <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800cad6:	687b      	ldr	r3, [r7, #4]
 800cad8:	681b      	ldr	r3, [r3, #0]
 800cada:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800cade:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800cae0:	6878      	ldr	r0, [r7, #4]
 800cae2:	f000 fa7d 	bl	800cfe0 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800cae6:	68bb      	ldr	r3, [r7, #8]
 800cae8:	f003 0320 	and.w	r3, r3, #32
 800caec:	2b00      	cmp	r3, #0
 800caee:	d00c      	beq.n	800cb0a <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800caf0:	68fb      	ldr	r3, [r7, #12]
 800caf2:	f003 0320 	and.w	r3, r3, #32
 800caf6:	2b00      	cmp	r3, #0
 800caf8:	d007      	beq.n	800cb0a <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800cafa:	687b      	ldr	r3, [r7, #4]
 800cafc:	681b      	ldr	r3, [r3, #0]
 800cafe:	f06f 0220 	mvn.w	r2, #32
 800cb02:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800cb04:	6878      	ldr	r0, [r7, #4]
 800cb06:	f001 f8e5 	bl	800dcd4 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800cb0a:	bf00      	nop
 800cb0c:	3710      	adds	r7, #16
 800cb0e:	46bd      	mov	sp, r7
 800cb10:	bd80      	pop	{r7, pc}
	...

0800cb14 <HAL_TIM_OC_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_ConfigChannel(TIM_HandleTypeDef *htim,
                                           const TIM_OC_InitTypeDef *sConfig,
                                           uint32_t Channel)
{
 800cb14:	b580      	push	{r7, lr}
 800cb16:	b086      	sub	sp, #24
 800cb18:	af00      	add	r7, sp, #0
 800cb1a:	60f8      	str	r0, [r7, #12]
 800cb1c:	60b9      	str	r1, [r7, #8]
 800cb1e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800cb20:	2300      	movs	r3, #0
 800cb22:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_CHANNELS(Channel));
  assert_param(IS_TIM_OC_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));

  /* Process Locked */
  __HAL_LOCK(htim);
 800cb24:	68fb      	ldr	r3, [r7, #12]
 800cb26:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800cb2a:	2b01      	cmp	r3, #1
 800cb2c:	d101      	bne.n	800cb32 <HAL_TIM_OC_ConfigChannel+0x1e>
 800cb2e:	2302      	movs	r3, #2
 800cb30:	e066      	b.n	800cc00 <HAL_TIM_OC_ConfigChannel+0xec>
 800cb32:	68fb      	ldr	r3, [r7, #12]
 800cb34:	2201      	movs	r2, #1
 800cb36:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 800cb3a:	687b      	ldr	r3, [r7, #4]
 800cb3c:	2b14      	cmp	r3, #20
 800cb3e:	d857      	bhi.n	800cbf0 <HAL_TIM_OC_ConfigChannel+0xdc>
 800cb40:	a201      	add	r2, pc, #4	@ (adr r2, 800cb48 <HAL_TIM_OC_ConfigChannel+0x34>)
 800cb42:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800cb46:	bf00      	nop
 800cb48:	0800cb9d 	.word	0x0800cb9d
 800cb4c:	0800cbf1 	.word	0x0800cbf1
 800cb50:	0800cbf1 	.word	0x0800cbf1
 800cb54:	0800cbf1 	.word	0x0800cbf1
 800cb58:	0800cbab 	.word	0x0800cbab
 800cb5c:	0800cbf1 	.word	0x0800cbf1
 800cb60:	0800cbf1 	.word	0x0800cbf1
 800cb64:	0800cbf1 	.word	0x0800cbf1
 800cb68:	0800cbb9 	.word	0x0800cbb9
 800cb6c:	0800cbf1 	.word	0x0800cbf1
 800cb70:	0800cbf1 	.word	0x0800cbf1
 800cb74:	0800cbf1 	.word	0x0800cbf1
 800cb78:	0800cbc7 	.word	0x0800cbc7
 800cb7c:	0800cbf1 	.word	0x0800cbf1
 800cb80:	0800cbf1 	.word	0x0800cbf1
 800cb84:	0800cbf1 	.word	0x0800cbf1
 800cb88:	0800cbd5 	.word	0x0800cbd5
 800cb8c:	0800cbf1 	.word	0x0800cbf1
 800cb90:	0800cbf1 	.word	0x0800cbf1
 800cb94:	0800cbf1 	.word	0x0800cbf1
 800cb98:	0800cbe3 	.word	0x0800cbe3
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 1 in Output Compare */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800cb9c:	68fb      	ldr	r3, [r7, #12]
 800cb9e:	681b      	ldr	r3, [r3, #0]
 800cba0:	68b9      	ldr	r1, [r7, #8]
 800cba2:	4618      	mov	r0, r3
 800cba4:	f000 fac6 	bl	800d134 <TIM_OC1_SetConfig>
      break;
 800cba8:	e025      	b.n	800cbf6 <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 2 in Output Compare */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800cbaa:	68fb      	ldr	r3, [r7, #12]
 800cbac:	681b      	ldr	r3, [r3, #0]
 800cbae:	68b9      	ldr	r1, [r7, #8]
 800cbb0:	4618      	mov	r0, r3
 800cbb2:	f000 fb4f 	bl	800d254 <TIM_OC2_SetConfig>
      break;
 800cbb6:	e01e      	b.n	800cbf6 <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 3 in Output Compare */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800cbb8:	68fb      	ldr	r3, [r7, #12]
 800cbba:	681b      	ldr	r3, [r3, #0]
 800cbbc:	68b9      	ldr	r1, [r7, #8]
 800cbbe:	4618      	mov	r0, r3
 800cbc0:	f000 fbd2 	bl	800d368 <TIM_OC3_SetConfig>
      break;
 800cbc4:	e017      	b.n	800cbf6 <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 4 in Output Compare */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800cbc6:	68fb      	ldr	r3, [r7, #12]
 800cbc8:	681b      	ldr	r3, [r3, #0]
 800cbca:	68b9      	ldr	r1, [r7, #8]
 800cbcc:	4618      	mov	r0, r3
 800cbce:	f000 fc53 	bl	800d478 <TIM_OC4_SetConfig>
      break;
 800cbd2:	e010      	b.n	800cbf6 <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 5 in Output Compare */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 800cbd4:	68fb      	ldr	r3, [r7, #12]
 800cbd6:	681b      	ldr	r3, [r3, #0]
 800cbd8:	68b9      	ldr	r1, [r7, #8]
 800cbda:	4618      	mov	r0, r3
 800cbdc:	f000 fcb6 	bl	800d54c <TIM_OC5_SetConfig>
      break;
 800cbe0:	e009      	b.n	800cbf6 <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 6 in Output Compare */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 800cbe2:	68fb      	ldr	r3, [r7, #12]
 800cbe4:	681b      	ldr	r3, [r3, #0]
 800cbe6:	68b9      	ldr	r1, [r7, #8]
 800cbe8:	4618      	mov	r0, r3
 800cbea:	f000 fd13 	bl	800d614 <TIM_OC6_SetConfig>
      break;
 800cbee:	e002      	b.n	800cbf6 <HAL_TIM_OC_ConfigChannel+0xe2>
    }

    default:
      status = HAL_ERROR;
 800cbf0:	2301      	movs	r3, #1
 800cbf2:	75fb      	strb	r3, [r7, #23]
      break;
 800cbf4:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800cbf6:	68fb      	ldr	r3, [r7, #12]
 800cbf8:	2200      	movs	r2, #0
 800cbfa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800cbfe:	7dfb      	ldrb	r3, [r7, #23]
}
 800cc00:	4618      	mov	r0, r3
 800cc02:	3718      	adds	r7, #24
 800cc04:	46bd      	mov	sp, r7
 800cc06:	bd80      	pop	{r7, pc}

0800cc08 <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, const TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 800cc08:	b580      	push	{r7, lr}
 800cc0a:	b086      	sub	sp, #24
 800cc0c:	af00      	add	r7, sp, #0
 800cc0e:	60f8      	str	r0, [r7, #12]
 800cc10:	60b9      	str	r1, [r7, #8]
 800cc12:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800cc14:	2300      	movs	r3, #0
 800cc16:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 800cc18:	68fb      	ldr	r3, [r7, #12]
 800cc1a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800cc1e:	2b01      	cmp	r3, #1
 800cc20:	d101      	bne.n	800cc26 <HAL_TIM_IC_ConfigChannel+0x1e>
 800cc22:	2302      	movs	r3, #2
 800cc24:	e088      	b.n	800cd38 <HAL_TIM_IC_ConfigChannel+0x130>
 800cc26:	68fb      	ldr	r3, [r7, #12]
 800cc28:	2201      	movs	r2, #1
 800cc2a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  if (Channel == TIM_CHANNEL_1)
 800cc2e:	687b      	ldr	r3, [r7, #4]
 800cc30:	2b00      	cmp	r3, #0
 800cc32:	d11b      	bne.n	800cc6c <HAL_TIM_IC_ConfigChannel+0x64>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 800cc34:	68fb      	ldr	r3, [r7, #12]
 800cc36:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 800cc38:	68bb      	ldr	r3, [r7, #8]
 800cc3a:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 800cc3c:	68bb      	ldr	r3, [r7, #8]
 800cc3e:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 800cc40:	68bb      	ldr	r3, [r7, #8]
 800cc42:	68db      	ldr	r3, [r3, #12]
    TIM_TI1_SetConfig(htim->Instance,
 800cc44:	f000 fd4c 	bl	800d6e0 <TIM_TI1_SetConfig>

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 800cc48:	68fb      	ldr	r3, [r7, #12]
 800cc4a:	681b      	ldr	r3, [r3, #0]
 800cc4c:	699a      	ldr	r2, [r3, #24]
 800cc4e:	68fb      	ldr	r3, [r7, #12]
 800cc50:	681b      	ldr	r3, [r3, #0]
 800cc52:	f022 020c 	bic.w	r2, r2, #12
 800cc56:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 800cc58:	68fb      	ldr	r3, [r7, #12]
 800cc5a:	681b      	ldr	r3, [r3, #0]
 800cc5c:	6999      	ldr	r1, [r3, #24]
 800cc5e:	68bb      	ldr	r3, [r7, #8]
 800cc60:	689a      	ldr	r2, [r3, #8]
 800cc62:	68fb      	ldr	r3, [r7, #12]
 800cc64:	681b      	ldr	r3, [r3, #0]
 800cc66:	430a      	orrs	r2, r1
 800cc68:	619a      	str	r2, [r3, #24]
 800cc6a:	e060      	b.n	800cd2e <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_2)
 800cc6c:	687b      	ldr	r3, [r7, #4]
 800cc6e:	2b04      	cmp	r3, #4
 800cc70:	d11c      	bne.n	800ccac <HAL_TIM_IC_ConfigChannel+0xa4>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 800cc72:	68fb      	ldr	r3, [r7, #12]
 800cc74:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 800cc76:	68bb      	ldr	r3, [r7, #8]
 800cc78:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 800cc7a:	68bb      	ldr	r3, [r7, #8]
 800cc7c:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 800cc7e:	68bb      	ldr	r3, [r7, #8]
 800cc80:	68db      	ldr	r3, [r3, #12]
    TIM_TI2_SetConfig(htim->Instance,
 800cc82:	f000 fdd0 	bl	800d826 <TIM_TI2_SetConfig>

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 800cc86:	68fb      	ldr	r3, [r7, #12]
 800cc88:	681b      	ldr	r3, [r3, #0]
 800cc8a:	699a      	ldr	r2, [r3, #24]
 800cc8c:	68fb      	ldr	r3, [r7, #12]
 800cc8e:	681b      	ldr	r3, [r3, #0]
 800cc90:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 800cc94:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 800cc96:	68fb      	ldr	r3, [r7, #12]
 800cc98:	681b      	ldr	r3, [r3, #0]
 800cc9a:	6999      	ldr	r1, [r3, #24]
 800cc9c:	68bb      	ldr	r3, [r7, #8]
 800cc9e:	689b      	ldr	r3, [r3, #8]
 800cca0:	021a      	lsls	r2, r3, #8
 800cca2:	68fb      	ldr	r3, [r7, #12]
 800cca4:	681b      	ldr	r3, [r3, #0]
 800cca6:	430a      	orrs	r2, r1
 800cca8:	619a      	str	r2, [r3, #24]
 800ccaa:	e040      	b.n	800cd2e <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_3)
 800ccac:	687b      	ldr	r3, [r7, #4]
 800ccae:	2b08      	cmp	r3, #8
 800ccb0:	d11b      	bne.n	800ccea <HAL_TIM_IC_ConfigChannel+0xe2>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 800ccb2:	68fb      	ldr	r3, [r7, #12]
 800ccb4:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 800ccb6:	68bb      	ldr	r3, [r7, #8]
 800ccb8:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 800ccba:	68bb      	ldr	r3, [r7, #8]
 800ccbc:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 800ccbe:	68bb      	ldr	r3, [r7, #8]
 800ccc0:	68db      	ldr	r3, [r3, #12]
    TIM_TI3_SetConfig(htim->Instance,
 800ccc2:	f000 fe1d 	bl	800d900 <TIM_TI3_SetConfig>

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 800ccc6:	68fb      	ldr	r3, [r7, #12]
 800ccc8:	681b      	ldr	r3, [r3, #0]
 800ccca:	69da      	ldr	r2, [r3, #28]
 800cccc:	68fb      	ldr	r3, [r7, #12]
 800ccce:	681b      	ldr	r3, [r3, #0]
 800ccd0:	f022 020c 	bic.w	r2, r2, #12
 800ccd4:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 800ccd6:	68fb      	ldr	r3, [r7, #12]
 800ccd8:	681b      	ldr	r3, [r3, #0]
 800ccda:	69d9      	ldr	r1, [r3, #28]
 800ccdc:	68bb      	ldr	r3, [r7, #8]
 800ccde:	689a      	ldr	r2, [r3, #8]
 800cce0:	68fb      	ldr	r3, [r7, #12]
 800cce2:	681b      	ldr	r3, [r3, #0]
 800cce4:	430a      	orrs	r2, r1
 800cce6:	61da      	str	r2, [r3, #28]
 800cce8:	e021      	b.n	800cd2e <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_4)
 800ccea:	687b      	ldr	r3, [r7, #4]
 800ccec:	2b0c      	cmp	r3, #12
 800ccee:	d11c      	bne.n	800cd2a <HAL_TIM_IC_ConfigChannel+0x122>
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 800ccf0:	68fb      	ldr	r3, [r7, #12]
 800ccf2:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 800ccf4:	68bb      	ldr	r3, [r7, #8]
 800ccf6:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 800ccf8:	68bb      	ldr	r3, [r7, #8]
 800ccfa:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 800ccfc:	68bb      	ldr	r3, [r7, #8]
 800ccfe:	68db      	ldr	r3, [r3, #12]
    TIM_TI4_SetConfig(htim->Instance,
 800cd00:	f000 fe3a 	bl	800d978 <TIM_TI4_SetConfig>

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 800cd04:	68fb      	ldr	r3, [r7, #12]
 800cd06:	681b      	ldr	r3, [r3, #0]
 800cd08:	69da      	ldr	r2, [r3, #28]
 800cd0a:	68fb      	ldr	r3, [r7, #12]
 800cd0c:	681b      	ldr	r3, [r3, #0]
 800cd0e:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 800cd12:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 800cd14:	68fb      	ldr	r3, [r7, #12]
 800cd16:	681b      	ldr	r3, [r3, #0]
 800cd18:	69d9      	ldr	r1, [r3, #28]
 800cd1a:	68bb      	ldr	r3, [r7, #8]
 800cd1c:	689b      	ldr	r3, [r3, #8]
 800cd1e:	021a      	lsls	r2, r3, #8
 800cd20:	68fb      	ldr	r3, [r7, #12]
 800cd22:	681b      	ldr	r3, [r3, #0]
 800cd24:	430a      	orrs	r2, r1
 800cd26:	61da      	str	r2, [r3, #28]
 800cd28:	e001      	b.n	800cd2e <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else
  {
    status = HAL_ERROR;
 800cd2a:	2301      	movs	r3, #1
 800cd2c:	75fb      	strb	r3, [r7, #23]
  }

  __HAL_UNLOCK(htim);
 800cd2e:	68fb      	ldr	r3, [r7, #12]
 800cd30:	2200      	movs	r2, #0
 800cd32:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800cd36:	7dfb      	ldrb	r3, [r7, #23]
}
 800cd38:	4618      	mov	r0, r3
 800cd3a:	3718      	adds	r7, #24
 800cd3c:	46bd      	mov	sp, r7
 800cd3e:	bd80      	pop	{r7, pc}

0800cd40 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800cd40:	b580      	push	{r7, lr}
 800cd42:	b084      	sub	sp, #16
 800cd44:	af00      	add	r7, sp, #0
 800cd46:	6078      	str	r0, [r7, #4]
 800cd48:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800cd4a:	2300      	movs	r3, #0
 800cd4c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800cd4e:	687b      	ldr	r3, [r7, #4]
 800cd50:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800cd54:	2b01      	cmp	r3, #1
 800cd56:	d101      	bne.n	800cd5c <HAL_TIM_ConfigClockSource+0x1c>
 800cd58:	2302      	movs	r3, #2
 800cd5a:	e0dc      	b.n	800cf16 <HAL_TIM_ConfigClockSource+0x1d6>
 800cd5c:	687b      	ldr	r3, [r7, #4]
 800cd5e:	2201      	movs	r2, #1
 800cd60:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800cd64:	687b      	ldr	r3, [r7, #4]
 800cd66:	2202      	movs	r2, #2
 800cd68:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800cd6c:	687b      	ldr	r3, [r7, #4]
 800cd6e:	681b      	ldr	r3, [r3, #0]
 800cd70:	689b      	ldr	r3, [r3, #8]
 800cd72:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800cd74:	68ba      	ldr	r2, [r7, #8]
 800cd76:	4b6a      	ldr	r3, [pc, #424]	@ (800cf20 <HAL_TIM_ConfigClockSource+0x1e0>)
 800cd78:	4013      	ands	r3, r2
 800cd7a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800cd7c:	68bb      	ldr	r3, [r7, #8]
 800cd7e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800cd82:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800cd84:	687b      	ldr	r3, [r7, #4]
 800cd86:	681b      	ldr	r3, [r3, #0]
 800cd88:	68ba      	ldr	r2, [r7, #8]
 800cd8a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800cd8c:	683b      	ldr	r3, [r7, #0]
 800cd8e:	681b      	ldr	r3, [r3, #0]
 800cd90:	4a64      	ldr	r2, [pc, #400]	@ (800cf24 <HAL_TIM_ConfigClockSource+0x1e4>)
 800cd92:	4293      	cmp	r3, r2
 800cd94:	f000 80a9 	beq.w	800ceea <HAL_TIM_ConfigClockSource+0x1aa>
 800cd98:	4a62      	ldr	r2, [pc, #392]	@ (800cf24 <HAL_TIM_ConfigClockSource+0x1e4>)
 800cd9a:	4293      	cmp	r3, r2
 800cd9c:	f200 80ae 	bhi.w	800cefc <HAL_TIM_ConfigClockSource+0x1bc>
 800cda0:	4a61      	ldr	r2, [pc, #388]	@ (800cf28 <HAL_TIM_ConfigClockSource+0x1e8>)
 800cda2:	4293      	cmp	r3, r2
 800cda4:	f000 80a1 	beq.w	800ceea <HAL_TIM_ConfigClockSource+0x1aa>
 800cda8:	4a5f      	ldr	r2, [pc, #380]	@ (800cf28 <HAL_TIM_ConfigClockSource+0x1e8>)
 800cdaa:	4293      	cmp	r3, r2
 800cdac:	f200 80a6 	bhi.w	800cefc <HAL_TIM_ConfigClockSource+0x1bc>
 800cdb0:	4a5e      	ldr	r2, [pc, #376]	@ (800cf2c <HAL_TIM_ConfigClockSource+0x1ec>)
 800cdb2:	4293      	cmp	r3, r2
 800cdb4:	f000 8099 	beq.w	800ceea <HAL_TIM_ConfigClockSource+0x1aa>
 800cdb8:	4a5c      	ldr	r2, [pc, #368]	@ (800cf2c <HAL_TIM_ConfigClockSource+0x1ec>)
 800cdba:	4293      	cmp	r3, r2
 800cdbc:	f200 809e 	bhi.w	800cefc <HAL_TIM_ConfigClockSource+0x1bc>
 800cdc0:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 800cdc4:	f000 8091 	beq.w	800ceea <HAL_TIM_ConfigClockSource+0x1aa>
 800cdc8:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 800cdcc:	f200 8096 	bhi.w	800cefc <HAL_TIM_ConfigClockSource+0x1bc>
 800cdd0:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800cdd4:	f000 8089 	beq.w	800ceea <HAL_TIM_ConfigClockSource+0x1aa>
 800cdd8:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800cddc:	f200 808e 	bhi.w	800cefc <HAL_TIM_ConfigClockSource+0x1bc>
 800cde0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800cde4:	d03e      	beq.n	800ce64 <HAL_TIM_ConfigClockSource+0x124>
 800cde6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800cdea:	f200 8087 	bhi.w	800cefc <HAL_TIM_ConfigClockSource+0x1bc>
 800cdee:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800cdf2:	f000 8086 	beq.w	800cf02 <HAL_TIM_ConfigClockSource+0x1c2>
 800cdf6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800cdfa:	d87f      	bhi.n	800cefc <HAL_TIM_ConfigClockSource+0x1bc>
 800cdfc:	2b70      	cmp	r3, #112	@ 0x70
 800cdfe:	d01a      	beq.n	800ce36 <HAL_TIM_ConfigClockSource+0xf6>
 800ce00:	2b70      	cmp	r3, #112	@ 0x70
 800ce02:	d87b      	bhi.n	800cefc <HAL_TIM_ConfigClockSource+0x1bc>
 800ce04:	2b60      	cmp	r3, #96	@ 0x60
 800ce06:	d050      	beq.n	800ceaa <HAL_TIM_ConfigClockSource+0x16a>
 800ce08:	2b60      	cmp	r3, #96	@ 0x60
 800ce0a:	d877      	bhi.n	800cefc <HAL_TIM_ConfigClockSource+0x1bc>
 800ce0c:	2b50      	cmp	r3, #80	@ 0x50
 800ce0e:	d03c      	beq.n	800ce8a <HAL_TIM_ConfigClockSource+0x14a>
 800ce10:	2b50      	cmp	r3, #80	@ 0x50
 800ce12:	d873      	bhi.n	800cefc <HAL_TIM_ConfigClockSource+0x1bc>
 800ce14:	2b40      	cmp	r3, #64	@ 0x40
 800ce16:	d058      	beq.n	800ceca <HAL_TIM_ConfigClockSource+0x18a>
 800ce18:	2b40      	cmp	r3, #64	@ 0x40
 800ce1a:	d86f      	bhi.n	800cefc <HAL_TIM_ConfigClockSource+0x1bc>
 800ce1c:	2b30      	cmp	r3, #48	@ 0x30
 800ce1e:	d064      	beq.n	800ceea <HAL_TIM_ConfigClockSource+0x1aa>
 800ce20:	2b30      	cmp	r3, #48	@ 0x30
 800ce22:	d86b      	bhi.n	800cefc <HAL_TIM_ConfigClockSource+0x1bc>
 800ce24:	2b20      	cmp	r3, #32
 800ce26:	d060      	beq.n	800ceea <HAL_TIM_ConfigClockSource+0x1aa>
 800ce28:	2b20      	cmp	r3, #32
 800ce2a:	d867      	bhi.n	800cefc <HAL_TIM_ConfigClockSource+0x1bc>
 800ce2c:	2b00      	cmp	r3, #0
 800ce2e:	d05c      	beq.n	800ceea <HAL_TIM_ConfigClockSource+0x1aa>
 800ce30:	2b10      	cmp	r3, #16
 800ce32:	d05a      	beq.n	800ceea <HAL_TIM_ConfigClockSource+0x1aa>
 800ce34:	e062      	b.n	800cefc <HAL_TIM_ConfigClockSource+0x1bc>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800ce36:	687b      	ldr	r3, [r7, #4]
 800ce38:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800ce3a:	683b      	ldr	r3, [r7, #0]
 800ce3c:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800ce3e:	683b      	ldr	r3, [r7, #0]
 800ce40:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800ce42:	683b      	ldr	r3, [r7, #0]
 800ce44:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800ce46:	f000 fdf3 	bl	800da30 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800ce4a:	687b      	ldr	r3, [r7, #4]
 800ce4c:	681b      	ldr	r3, [r3, #0]
 800ce4e:	689b      	ldr	r3, [r3, #8]
 800ce50:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800ce52:	68bb      	ldr	r3, [r7, #8]
 800ce54:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 800ce58:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800ce5a:	687b      	ldr	r3, [r7, #4]
 800ce5c:	681b      	ldr	r3, [r3, #0]
 800ce5e:	68ba      	ldr	r2, [r7, #8]
 800ce60:	609a      	str	r2, [r3, #8]
      break;
 800ce62:	e04f      	b.n	800cf04 <HAL_TIM_ConfigClockSource+0x1c4>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800ce64:	687b      	ldr	r3, [r7, #4]
 800ce66:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800ce68:	683b      	ldr	r3, [r7, #0]
 800ce6a:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800ce6c:	683b      	ldr	r3, [r7, #0]
 800ce6e:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800ce70:	683b      	ldr	r3, [r7, #0]
 800ce72:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800ce74:	f000 fddc 	bl	800da30 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800ce78:	687b      	ldr	r3, [r7, #4]
 800ce7a:	681b      	ldr	r3, [r3, #0]
 800ce7c:	689a      	ldr	r2, [r3, #8]
 800ce7e:	687b      	ldr	r3, [r7, #4]
 800ce80:	681b      	ldr	r3, [r3, #0]
 800ce82:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800ce86:	609a      	str	r2, [r3, #8]
      break;
 800ce88:	e03c      	b.n	800cf04 <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800ce8a:	687b      	ldr	r3, [r7, #4]
 800ce8c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800ce8e:	683b      	ldr	r3, [r7, #0]
 800ce90:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800ce92:	683b      	ldr	r3, [r7, #0]
 800ce94:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800ce96:	461a      	mov	r2, r3
 800ce98:	f000 fc96 	bl	800d7c8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800ce9c:	687b      	ldr	r3, [r7, #4]
 800ce9e:	681b      	ldr	r3, [r3, #0]
 800cea0:	2150      	movs	r1, #80	@ 0x50
 800cea2:	4618      	mov	r0, r3
 800cea4:	f000 fda6 	bl	800d9f4 <TIM_ITRx_SetConfig>
      break;
 800cea8:	e02c      	b.n	800cf04 <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800ceaa:	687b      	ldr	r3, [r7, #4]
 800ceac:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800ceae:	683b      	ldr	r3, [r7, #0]
 800ceb0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800ceb2:	683b      	ldr	r3, [r7, #0]
 800ceb4:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800ceb6:	461a      	mov	r2, r3
 800ceb8:	f000 fcf2 	bl	800d8a0 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800cebc:	687b      	ldr	r3, [r7, #4]
 800cebe:	681b      	ldr	r3, [r3, #0]
 800cec0:	2160      	movs	r1, #96	@ 0x60
 800cec2:	4618      	mov	r0, r3
 800cec4:	f000 fd96 	bl	800d9f4 <TIM_ITRx_SetConfig>
      break;
 800cec8:	e01c      	b.n	800cf04 <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800ceca:	687b      	ldr	r3, [r7, #4]
 800cecc:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800cece:	683b      	ldr	r3, [r7, #0]
 800ced0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800ced2:	683b      	ldr	r3, [r7, #0]
 800ced4:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800ced6:	461a      	mov	r2, r3
 800ced8:	f000 fc76 	bl	800d7c8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800cedc:	687b      	ldr	r3, [r7, #4]
 800cede:	681b      	ldr	r3, [r3, #0]
 800cee0:	2140      	movs	r1, #64	@ 0x40
 800cee2:	4618      	mov	r0, r3
 800cee4:	f000 fd86 	bl	800d9f4 <TIM_ITRx_SetConfig>
      break;
 800cee8:	e00c      	b.n	800cf04 <HAL_TIM_ConfigClockSource+0x1c4>
    case TIM_CLOCKSOURCE_ITR8:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800ceea:	687b      	ldr	r3, [r7, #4]
 800ceec:	681a      	ldr	r2, [r3, #0]
 800ceee:	683b      	ldr	r3, [r7, #0]
 800cef0:	681b      	ldr	r3, [r3, #0]
 800cef2:	4619      	mov	r1, r3
 800cef4:	4610      	mov	r0, r2
 800cef6:	f000 fd7d 	bl	800d9f4 <TIM_ITRx_SetConfig>
      break;
 800cefa:	e003      	b.n	800cf04 <HAL_TIM_ConfigClockSource+0x1c4>
    }

    default:
      status = HAL_ERROR;
 800cefc:	2301      	movs	r3, #1
 800cefe:	73fb      	strb	r3, [r7, #15]
      break;
 800cf00:	e000      	b.n	800cf04 <HAL_TIM_ConfigClockSource+0x1c4>
      break;
 800cf02:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800cf04:	687b      	ldr	r3, [r7, #4]
 800cf06:	2201      	movs	r2, #1
 800cf08:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800cf0c:	687b      	ldr	r3, [r7, #4]
 800cf0e:	2200      	movs	r2, #0
 800cf10:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800cf14:	7bfb      	ldrb	r3, [r7, #15]
}
 800cf16:	4618      	mov	r0, r3
 800cf18:	3710      	adds	r7, #16
 800cf1a:	46bd      	mov	sp, r7
 800cf1c:	bd80      	pop	{r7, pc}
 800cf1e:	bf00      	nop
 800cf20:	ffceff88 	.word	0xffceff88
 800cf24:	00100040 	.word	0x00100040
 800cf28:	00100030 	.word	0x00100030
 800cf2c:	00100020 	.word	0x00100020

0800cf30 <HAL_TIM_ReadCapturedValue>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval Captured value
  */
uint32_t HAL_TIM_ReadCapturedValue(const TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800cf30:	b480      	push	{r7}
 800cf32:	b085      	sub	sp, #20
 800cf34:	af00      	add	r7, sp, #0
 800cf36:	6078      	str	r0, [r7, #4]
 800cf38:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0U;
 800cf3a:	2300      	movs	r3, #0
 800cf3c:	60fb      	str	r3, [r7, #12]

  switch (Channel)
 800cf3e:	683b      	ldr	r3, [r7, #0]
 800cf40:	2b0c      	cmp	r3, #12
 800cf42:	d831      	bhi.n	800cfa8 <HAL_TIM_ReadCapturedValue+0x78>
 800cf44:	a201      	add	r2, pc, #4	@ (adr r2, 800cf4c <HAL_TIM_ReadCapturedValue+0x1c>)
 800cf46:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800cf4a:	bf00      	nop
 800cf4c:	0800cf81 	.word	0x0800cf81
 800cf50:	0800cfa9 	.word	0x0800cfa9
 800cf54:	0800cfa9 	.word	0x0800cfa9
 800cf58:	0800cfa9 	.word	0x0800cfa9
 800cf5c:	0800cf8b 	.word	0x0800cf8b
 800cf60:	0800cfa9 	.word	0x0800cfa9
 800cf64:	0800cfa9 	.word	0x0800cfa9
 800cf68:	0800cfa9 	.word	0x0800cfa9
 800cf6c:	0800cf95 	.word	0x0800cf95
 800cf70:	0800cfa9 	.word	0x0800cfa9
 800cf74:	0800cfa9 	.word	0x0800cfa9
 800cf78:	0800cfa9 	.word	0x0800cfa9
 800cf7c:	0800cf9f 	.word	0x0800cf9f
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Return the capture 1 value */
      tmpreg =  htim->Instance->CCR1;
 800cf80:	687b      	ldr	r3, [r7, #4]
 800cf82:	681b      	ldr	r3, [r3, #0]
 800cf84:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800cf86:	60fb      	str	r3, [r7, #12]

      break;
 800cf88:	e00f      	b.n	800cfaa <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Return the capture 2 value */
      tmpreg =   htim->Instance->CCR2;
 800cf8a:	687b      	ldr	r3, [r7, #4]
 800cf8c:	681b      	ldr	r3, [r3, #0]
 800cf8e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800cf90:	60fb      	str	r3, [r7, #12]

      break;
 800cf92:	e00a      	b.n	800cfaa <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Return the capture 3 value */
      tmpreg =   htim->Instance->CCR3;
 800cf94:	687b      	ldr	r3, [r7, #4]
 800cf96:	681b      	ldr	r3, [r3, #0]
 800cf98:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800cf9a:	60fb      	str	r3, [r7, #12]

      break;
 800cf9c:	e005      	b.n	800cfaa <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Return the capture 4 value */
      tmpreg =   htim->Instance->CCR4;
 800cf9e:	687b      	ldr	r3, [r7, #4]
 800cfa0:	681b      	ldr	r3, [r3, #0]
 800cfa2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800cfa4:	60fb      	str	r3, [r7, #12]

      break;
 800cfa6:	e000      	b.n	800cfaa <HAL_TIM_ReadCapturedValue+0x7a>
    }

    default:
      break;
 800cfa8:	bf00      	nop
  }

  return tmpreg;
 800cfaa:	68fb      	ldr	r3, [r7, #12]
}
 800cfac:	4618      	mov	r0, r3
 800cfae:	3714      	adds	r7, #20
 800cfb0:	46bd      	mov	sp, r7
 800cfb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cfb6:	4770      	bx	lr

0800cfb8 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800cfb8:	b480      	push	{r7}
 800cfba:	b083      	sub	sp, #12
 800cfbc:	af00      	add	r7, sp, #0
 800cfbe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 800cfc0:	bf00      	nop
 800cfc2:	370c      	adds	r7, #12
 800cfc4:	46bd      	mov	sp, r7
 800cfc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cfca:	4770      	bx	lr

0800cfcc <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800cfcc:	b480      	push	{r7}
 800cfce:	b083      	sub	sp, #12
 800cfd0:	af00      	add	r7, sp, #0
 800cfd2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800cfd4:	bf00      	nop
 800cfd6:	370c      	adds	r7, #12
 800cfd8:	46bd      	mov	sp, r7
 800cfda:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cfde:	4770      	bx	lr

0800cfe0 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800cfe0:	b480      	push	{r7}
 800cfe2:	b083      	sub	sp, #12
 800cfe4:	af00      	add	r7, sp, #0
 800cfe6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800cfe8:	bf00      	nop
 800cfea:	370c      	adds	r7, #12
 800cfec:	46bd      	mov	sp, r7
 800cfee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cff2:	4770      	bx	lr

0800cff4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800cff4:	b480      	push	{r7}
 800cff6:	b085      	sub	sp, #20
 800cff8:	af00      	add	r7, sp, #0
 800cffa:	6078      	str	r0, [r7, #4]
 800cffc:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800cffe:	687b      	ldr	r3, [r7, #4]
 800d000:	681b      	ldr	r3, [r3, #0]
 800d002:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800d004:	687b      	ldr	r3, [r7, #4]
 800d006:	4a43      	ldr	r2, [pc, #268]	@ (800d114 <TIM_Base_SetConfig+0x120>)
 800d008:	4293      	cmp	r3, r2
 800d00a:	d013      	beq.n	800d034 <TIM_Base_SetConfig+0x40>
 800d00c:	687b      	ldr	r3, [r7, #4]
 800d00e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800d012:	d00f      	beq.n	800d034 <TIM_Base_SetConfig+0x40>
 800d014:	687b      	ldr	r3, [r7, #4]
 800d016:	4a40      	ldr	r2, [pc, #256]	@ (800d118 <TIM_Base_SetConfig+0x124>)
 800d018:	4293      	cmp	r3, r2
 800d01a:	d00b      	beq.n	800d034 <TIM_Base_SetConfig+0x40>
 800d01c:	687b      	ldr	r3, [r7, #4]
 800d01e:	4a3f      	ldr	r2, [pc, #252]	@ (800d11c <TIM_Base_SetConfig+0x128>)
 800d020:	4293      	cmp	r3, r2
 800d022:	d007      	beq.n	800d034 <TIM_Base_SetConfig+0x40>
 800d024:	687b      	ldr	r3, [r7, #4]
 800d026:	4a3e      	ldr	r2, [pc, #248]	@ (800d120 <TIM_Base_SetConfig+0x12c>)
 800d028:	4293      	cmp	r3, r2
 800d02a:	d003      	beq.n	800d034 <TIM_Base_SetConfig+0x40>
 800d02c:	687b      	ldr	r3, [r7, #4]
 800d02e:	4a3d      	ldr	r2, [pc, #244]	@ (800d124 <TIM_Base_SetConfig+0x130>)
 800d030:	4293      	cmp	r3, r2
 800d032:	d108      	bne.n	800d046 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800d034:	68fb      	ldr	r3, [r7, #12]
 800d036:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800d03a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800d03c:	683b      	ldr	r3, [r7, #0]
 800d03e:	685b      	ldr	r3, [r3, #4]
 800d040:	68fa      	ldr	r2, [r7, #12]
 800d042:	4313      	orrs	r3, r2
 800d044:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800d046:	687b      	ldr	r3, [r7, #4]
 800d048:	4a32      	ldr	r2, [pc, #200]	@ (800d114 <TIM_Base_SetConfig+0x120>)
 800d04a:	4293      	cmp	r3, r2
 800d04c:	d01f      	beq.n	800d08e <TIM_Base_SetConfig+0x9a>
 800d04e:	687b      	ldr	r3, [r7, #4]
 800d050:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800d054:	d01b      	beq.n	800d08e <TIM_Base_SetConfig+0x9a>
 800d056:	687b      	ldr	r3, [r7, #4]
 800d058:	4a2f      	ldr	r2, [pc, #188]	@ (800d118 <TIM_Base_SetConfig+0x124>)
 800d05a:	4293      	cmp	r3, r2
 800d05c:	d017      	beq.n	800d08e <TIM_Base_SetConfig+0x9a>
 800d05e:	687b      	ldr	r3, [r7, #4]
 800d060:	4a2e      	ldr	r2, [pc, #184]	@ (800d11c <TIM_Base_SetConfig+0x128>)
 800d062:	4293      	cmp	r3, r2
 800d064:	d013      	beq.n	800d08e <TIM_Base_SetConfig+0x9a>
 800d066:	687b      	ldr	r3, [r7, #4]
 800d068:	4a2d      	ldr	r2, [pc, #180]	@ (800d120 <TIM_Base_SetConfig+0x12c>)
 800d06a:	4293      	cmp	r3, r2
 800d06c:	d00f      	beq.n	800d08e <TIM_Base_SetConfig+0x9a>
 800d06e:	687b      	ldr	r3, [r7, #4]
 800d070:	4a2c      	ldr	r2, [pc, #176]	@ (800d124 <TIM_Base_SetConfig+0x130>)
 800d072:	4293      	cmp	r3, r2
 800d074:	d00b      	beq.n	800d08e <TIM_Base_SetConfig+0x9a>
 800d076:	687b      	ldr	r3, [r7, #4]
 800d078:	4a2b      	ldr	r2, [pc, #172]	@ (800d128 <TIM_Base_SetConfig+0x134>)
 800d07a:	4293      	cmp	r3, r2
 800d07c:	d007      	beq.n	800d08e <TIM_Base_SetConfig+0x9a>
 800d07e:	687b      	ldr	r3, [r7, #4]
 800d080:	4a2a      	ldr	r2, [pc, #168]	@ (800d12c <TIM_Base_SetConfig+0x138>)
 800d082:	4293      	cmp	r3, r2
 800d084:	d003      	beq.n	800d08e <TIM_Base_SetConfig+0x9a>
 800d086:	687b      	ldr	r3, [r7, #4]
 800d088:	4a29      	ldr	r2, [pc, #164]	@ (800d130 <TIM_Base_SetConfig+0x13c>)
 800d08a:	4293      	cmp	r3, r2
 800d08c:	d108      	bne.n	800d0a0 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800d08e:	68fb      	ldr	r3, [r7, #12]
 800d090:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800d094:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800d096:	683b      	ldr	r3, [r7, #0]
 800d098:	68db      	ldr	r3, [r3, #12]
 800d09a:	68fa      	ldr	r2, [r7, #12]
 800d09c:	4313      	orrs	r3, r2
 800d09e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800d0a0:	68fb      	ldr	r3, [r7, #12]
 800d0a2:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800d0a6:	683b      	ldr	r3, [r7, #0]
 800d0a8:	695b      	ldr	r3, [r3, #20]
 800d0aa:	4313      	orrs	r3, r2
 800d0ac:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800d0ae:	683b      	ldr	r3, [r7, #0]
 800d0b0:	689a      	ldr	r2, [r3, #8]
 800d0b2:	687b      	ldr	r3, [r7, #4]
 800d0b4:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800d0b6:	683b      	ldr	r3, [r7, #0]
 800d0b8:	681a      	ldr	r2, [r3, #0]
 800d0ba:	687b      	ldr	r3, [r7, #4]
 800d0bc:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800d0be:	687b      	ldr	r3, [r7, #4]
 800d0c0:	4a14      	ldr	r2, [pc, #80]	@ (800d114 <TIM_Base_SetConfig+0x120>)
 800d0c2:	4293      	cmp	r3, r2
 800d0c4:	d00f      	beq.n	800d0e6 <TIM_Base_SetConfig+0xf2>
 800d0c6:	687b      	ldr	r3, [r7, #4]
 800d0c8:	4a16      	ldr	r2, [pc, #88]	@ (800d124 <TIM_Base_SetConfig+0x130>)
 800d0ca:	4293      	cmp	r3, r2
 800d0cc:	d00b      	beq.n	800d0e6 <TIM_Base_SetConfig+0xf2>
 800d0ce:	687b      	ldr	r3, [r7, #4]
 800d0d0:	4a15      	ldr	r2, [pc, #84]	@ (800d128 <TIM_Base_SetConfig+0x134>)
 800d0d2:	4293      	cmp	r3, r2
 800d0d4:	d007      	beq.n	800d0e6 <TIM_Base_SetConfig+0xf2>
 800d0d6:	687b      	ldr	r3, [r7, #4]
 800d0d8:	4a14      	ldr	r2, [pc, #80]	@ (800d12c <TIM_Base_SetConfig+0x138>)
 800d0da:	4293      	cmp	r3, r2
 800d0dc:	d003      	beq.n	800d0e6 <TIM_Base_SetConfig+0xf2>
 800d0de:	687b      	ldr	r3, [r7, #4]
 800d0e0:	4a13      	ldr	r2, [pc, #76]	@ (800d130 <TIM_Base_SetConfig+0x13c>)
 800d0e2:	4293      	cmp	r3, r2
 800d0e4:	d103      	bne.n	800d0ee <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800d0e6:	683b      	ldr	r3, [r7, #0]
 800d0e8:	691a      	ldr	r2, [r3, #16]
 800d0ea:	687b      	ldr	r3, [r7, #4]
 800d0ec:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 800d0ee:	687b      	ldr	r3, [r7, #4]
 800d0f0:	681b      	ldr	r3, [r3, #0]
 800d0f2:	f043 0204 	orr.w	r2, r3, #4
 800d0f6:	687b      	ldr	r3, [r7, #4]
 800d0f8:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800d0fa:	687b      	ldr	r3, [r7, #4]
 800d0fc:	2201      	movs	r2, #1
 800d0fe:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 800d100:	687b      	ldr	r3, [r7, #4]
 800d102:	68fa      	ldr	r2, [r7, #12]
 800d104:	601a      	str	r2, [r3, #0]
}
 800d106:	bf00      	nop
 800d108:	3714      	adds	r7, #20
 800d10a:	46bd      	mov	sp, r7
 800d10c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d110:	4770      	bx	lr
 800d112:	bf00      	nop
 800d114:	40010000 	.word	0x40010000
 800d118:	40000400 	.word	0x40000400
 800d11c:	40000800 	.word	0x40000800
 800d120:	40000c00 	.word	0x40000c00
 800d124:	40010400 	.word	0x40010400
 800d128:	40014000 	.word	0x40014000
 800d12c:	40014400 	.word	0x40014400
 800d130:	40014800 	.word	0x40014800

0800d134 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800d134:	b480      	push	{r7}
 800d136:	b087      	sub	sp, #28
 800d138:	af00      	add	r7, sp, #0
 800d13a:	6078      	str	r0, [r7, #4]
 800d13c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800d13e:	687b      	ldr	r3, [r7, #4]
 800d140:	6a1b      	ldr	r3, [r3, #32]
 800d142:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800d144:	687b      	ldr	r3, [r7, #4]
 800d146:	6a1b      	ldr	r3, [r3, #32]
 800d148:	f023 0201 	bic.w	r2, r3, #1
 800d14c:	687b      	ldr	r3, [r7, #4]
 800d14e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800d150:	687b      	ldr	r3, [r7, #4]
 800d152:	685b      	ldr	r3, [r3, #4]
 800d154:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800d156:	687b      	ldr	r3, [r7, #4]
 800d158:	699b      	ldr	r3, [r3, #24]
 800d15a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800d15c:	68fa      	ldr	r2, [r7, #12]
 800d15e:	4b37      	ldr	r3, [pc, #220]	@ (800d23c <TIM_OC1_SetConfig+0x108>)
 800d160:	4013      	ands	r3, r2
 800d162:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800d164:	68fb      	ldr	r3, [r7, #12]
 800d166:	f023 0303 	bic.w	r3, r3, #3
 800d16a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800d16c:	683b      	ldr	r3, [r7, #0]
 800d16e:	681b      	ldr	r3, [r3, #0]
 800d170:	68fa      	ldr	r2, [r7, #12]
 800d172:	4313      	orrs	r3, r2
 800d174:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800d176:	697b      	ldr	r3, [r7, #20]
 800d178:	f023 0302 	bic.w	r3, r3, #2
 800d17c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800d17e:	683b      	ldr	r3, [r7, #0]
 800d180:	689b      	ldr	r3, [r3, #8]
 800d182:	697a      	ldr	r2, [r7, #20]
 800d184:	4313      	orrs	r3, r2
 800d186:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800d188:	687b      	ldr	r3, [r7, #4]
 800d18a:	4a2d      	ldr	r2, [pc, #180]	@ (800d240 <TIM_OC1_SetConfig+0x10c>)
 800d18c:	4293      	cmp	r3, r2
 800d18e:	d00f      	beq.n	800d1b0 <TIM_OC1_SetConfig+0x7c>
 800d190:	687b      	ldr	r3, [r7, #4]
 800d192:	4a2c      	ldr	r2, [pc, #176]	@ (800d244 <TIM_OC1_SetConfig+0x110>)
 800d194:	4293      	cmp	r3, r2
 800d196:	d00b      	beq.n	800d1b0 <TIM_OC1_SetConfig+0x7c>
 800d198:	687b      	ldr	r3, [r7, #4]
 800d19a:	4a2b      	ldr	r2, [pc, #172]	@ (800d248 <TIM_OC1_SetConfig+0x114>)
 800d19c:	4293      	cmp	r3, r2
 800d19e:	d007      	beq.n	800d1b0 <TIM_OC1_SetConfig+0x7c>
 800d1a0:	687b      	ldr	r3, [r7, #4]
 800d1a2:	4a2a      	ldr	r2, [pc, #168]	@ (800d24c <TIM_OC1_SetConfig+0x118>)
 800d1a4:	4293      	cmp	r3, r2
 800d1a6:	d003      	beq.n	800d1b0 <TIM_OC1_SetConfig+0x7c>
 800d1a8:	687b      	ldr	r3, [r7, #4]
 800d1aa:	4a29      	ldr	r2, [pc, #164]	@ (800d250 <TIM_OC1_SetConfig+0x11c>)
 800d1ac:	4293      	cmp	r3, r2
 800d1ae:	d10c      	bne.n	800d1ca <TIM_OC1_SetConfig+0x96>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800d1b0:	697b      	ldr	r3, [r7, #20]
 800d1b2:	f023 0308 	bic.w	r3, r3, #8
 800d1b6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800d1b8:	683b      	ldr	r3, [r7, #0]
 800d1ba:	68db      	ldr	r3, [r3, #12]
 800d1bc:	697a      	ldr	r2, [r7, #20]
 800d1be:	4313      	orrs	r3, r2
 800d1c0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800d1c2:	697b      	ldr	r3, [r7, #20]
 800d1c4:	f023 0304 	bic.w	r3, r3, #4
 800d1c8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800d1ca:	687b      	ldr	r3, [r7, #4]
 800d1cc:	4a1c      	ldr	r2, [pc, #112]	@ (800d240 <TIM_OC1_SetConfig+0x10c>)
 800d1ce:	4293      	cmp	r3, r2
 800d1d0:	d00f      	beq.n	800d1f2 <TIM_OC1_SetConfig+0xbe>
 800d1d2:	687b      	ldr	r3, [r7, #4]
 800d1d4:	4a1b      	ldr	r2, [pc, #108]	@ (800d244 <TIM_OC1_SetConfig+0x110>)
 800d1d6:	4293      	cmp	r3, r2
 800d1d8:	d00b      	beq.n	800d1f2 <TIM_OC1_SetConfig+0xbe>
 800d1da:	687b      	ldr	r3, [r7, #4]
 800d1dc:	4a1a      	ldr	r2, [pc, #104]	@ (800d248 <TIM_OC1_SetConfig+0x114>)
 800d1de:	4293      	cmp	r3, r2
 800d1e0:	d007      	beq.n	800d1f2 <TIM_OC1_SetConfig+0xbe>
 800d1e2:	687b      	ldr	r3, [r7, #4]
 800d1e4:	4a19      	ldr	r2, [pc, #100]	@ (800d24c <TIM_OC1_SetConfig+0x118>)
 800d1e6:	4293      	cmp	r3, r2
 800d1e8:	d003      	beq.n	800d1f2 <TIM_OC1_SetConfig+0xbe>
 800d1ea:	687b      	ldr	r3, [r7, #4]
 800d1ec:	4a18      	ldr	r2, [pc, #96]	@ (800d250 <TIM_OC1_SetConfig+0x11c>)
 800d1ee:	4293      	cmp	r3, r2
 800d1f0:	d111      	bne.n	800d216 <TIM_OC1_SetConfig+0xe2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800d1f2:	693b      	ldr	r3, [r7, #16]
 800d1f4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800d1f8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800d1fa:	693b      	ldr	r3, [r7, #16]
 800d1fc:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800d200:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800d202:	683b      	ldr	r3, [r7, #0]
 800d204:	695b      	ldr	r3, [r3, #20]
 800d206:	693a      	ldr	r2, [r7, #16]
 800d208:	4313      	orrs	r3, r2
 800d20a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800d20c:	683b      	ldr	r3, [r7, #0]
 800d20e:	699b      	ldr	r3, [r3, #24]
 800d210:	693a      	ldr	r2, [r7, #16]
 800d212:	4313      	orrs	r3, r2
 800d214:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800d216:	687b      	ldr	r3, [r7, #4]
 800d218:	693a      	ldr	r2, [r7, #16]
 800d21a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800d21c:	687b      	ldr	r3, [r7, #4]
 800d21e:	68fa      	ldr	r2, [r7, #12]
 800d220:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800d222:	683b      	ldr	r3, [r7, #0]
 800d224:	685a      	ldr	r2, [r3, #4]
 800d226:	687b      	ldr	r3, [r7, #4]
 800d228:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800d22a:	687b      	ldr	r3, [r7, #4]
 800d22c:	697a      	ldr	r2, [r7, #20]
 800d22e:	621a      	str	r2, [r3, #32]
}
 800d230:	bf00      	nop
 800d232:	371c      	adds	r7, #28
 800d234:	46bd      	mov	sp, r7
 800d236:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d23a:	4770      	bx	lr
 800d23c:	fffeff8f 	.word	0xfffeff8f
 800d240:	40010000 	.word	0x40010000
 800d244:	40010400 	.word	0x40010400
 800d248:	40014000 	.word	0x40014000
 800d24c:	40014400 	.word	0x40014400
 800d250:	40014800 	.word	0x40014800

0800d254 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800d254:	b480      	push	{r7}
 800d256:	b087      	sub	sp, #28
 800d258:	af00      	add	r7, sp, #0
 800d25a:	6078      	str	r0, [r7, #4]
 800d25c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800d25e:	687b      	ldr	r3, [r7, #4]
 800d260:	6a1b      	ldr	r3, [r3, #32]
 800d262:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800d264:	687b      	ldr	r3, [r7, #4]
 800d266:	6a1b      	ldr	r3, [r3, #32]
 800d268:	f023 0210 	bic.w	r2, r3, #16
 800d26c:	687b      	ldr	r3, [r7, #4]
 800d26e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800d270:	687b      	ldr	r3, [r7, #4]
 800d272:	685b      	ldr	r3, [r3, #4]
 800d274:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800d276:	687b      	ldr	r3, [r7, #4]
 800d278:	699b      	ldr	r3, [r3, #24]
 800d27a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800d27c:	68fa      	ldr	r2, [r7, #12]
 800d27e:	4b34      	ldr	r3, [pc, #208]	@ (800d350 <TIM_OC2_SetConfig+0xfc>)
 800d280:	4013      	ands	r3, r2
 800d282:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800d284:	68fb      	ldr	r3, [r7, #12]
 800d286:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800d28a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800d28c:	683b      	ldr	r3, [r7, #0]
 800d28e:	681b      	ldr	r3, [r3, #0]
 800d290:	021b      	lsls	r3, r3, #8
 800d292:	68fa      	ldr	r2, [r7, #12]
 800d294:	4313      	orrs	r3, r2
 800d296:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800d298:	697b      	ldr	r3, [r7, #20]
 800d29a:	f023 0320 	bic.w	r3, r3, #32
 800d29e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800d2a0:	683b      	ldr	r3, [r7, #0]
 800d2a2:	689b      	ldr	r3, [r3, #8]
 800d2a4:	011b      	lsls	r3, r3, #4
 800d2a6:	697a      	ldr	r2, [r7, #20]
 800d2a8:	4313      	orrs	r3, r2
 800d2aa:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800d2ac:	687b      	ldr	r3, [r7, #4]
 800d2ae:	4a29      	ldr	r2, [pc, #164]	@ (800d354 <TIM_OC2_SetConfig+0x100>)
 800d2b0:	4293      	cmp	r3, r2
 800d2b2:	d003      	beq.n	800d2bc <TIM_OC2_SetConfig+0x68>
 800d2b4:	687b      	ldr	r3, [r7, #4]
 800d2b6:	4a28      	ldr	r2, [pc, #160]	@ (800d358 <TIM_OC2_SetConfig+0x104>)
 800d2b8:	4293      	cmp	r3, r2
 800d2ba:	d10d      	bne.n	800d2d8 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800d2bc:	697b      	ldr	r3, [r7, #20]
 800d2be:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800d2c2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800d2c4:	683b      	ldr	r3, [r7, #0]
 800d2c6:	68db      	ldr	r3, [r3, #12]
 800d2c8:	011b      	lsls	r3, r3, #4
 800d2ca:	697a      	ldr	r2, [r7, #20]
 800d2cc:	4313      	orrs	r3, r2
 800d2ce:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800d2d0:	697b      	ldr	r3, [r7, #20]
 800d2d2:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800d2d6:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800d2d8:	687b      	ldr	r3, [r7, #4]
 800d2da:	4a1e      	ldr	r2, [pc, #120]	@ (800d354 <TIM_OC2_SetConfig+0x100>)
 800d2dc:	4293      	cmp	r3, r2
 800d2de:	d00f      	beq.n	800d300 <TIM_OC2_SetConfig+0xac>
 800d2e0:	687b      	ldr	r3, [r7, #4]
 800d2e2:	4a1d      	ldr	r2, [pc, #116]	@ (800d358 <TIM_OC2_SetConfig+0x104>)
 800d2e4:	4293      	cmp	r3, r2
 800d2e6:	d00b      	beq.n	800d300 <TIM_OC2_SetConfig+0xac>
 800d2e8:	687b      	ldr	r3, [r7, #4]
 800d2ea:	4a1c      	ldr	r2, [pc, #112]	@ (800d35c <TIM_OC2_SetConfig+0x108>)
 800d2ec:	4293      	cmp	r3, r2
 800d2ee:	d007      	beq.n	800d300 <TIM_OC2_SetConfig+0xac>
 800d2f0:	687b      	ldr	r3, [r7, #4]
 800d2f2:	4a1b      	ldr	r2, [pc, #108]	@ (800d360 <TIM_OC2_SetConfig+0x10c>)
 800d2f4:	4293      	cmp	r3, r2
 800d2f6:	d003      	beq.n	800d300 <TIM_OC2_SetConfig+0xac>
 800d2f8:	687b      	ldr	r3, [r7, #4]
 800d2fa:	4a1a      	ldr	r2, [pc, #104]	@ (800d364 <TIM_OC2_SetConfig+0x110>)
 800d2fc:	4293      	cmp	r3, r2
 800d2fe:	d113      	bne.n	800d328 <TIM_OC2_SetConfig+0xd4>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800d300:	693b      	ldr	r3, [r7, #16]
 800d302:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800d306:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800d308:	693b      	ldr	r3, [r7, #16]
 800d30a:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800d30e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800d310:	683b      	ldr	r3, [r7, #0]
 800d312:	695b      	ldr	r3, [r3, #20]
 800d314:	009b      	lsls	r3, r3, #2
 800d316:	693a      	ldr	r2, [r7, #16]
 800d318:	4313      	orrs	r3, r2
 800d31a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800d31c:	683b      	ldr	r3, [r7, #0]
 800d31e:	699b      	ldr	r3, [r3, #24]
 800d320:	009b      	lsls	r3, r3, #2
 800d322:	693a      	ldr	r2, [r7, #16]
 800d324:	4313      	orrs	r3, r2
 800d326:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800d328:	687b      	ldr	r3, [r7, #4]
 800d32a:	693a      	ldr	r2, [r7, #16]
 800d32c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800d32e:	687b      	ldr	r3, [r7, #4]
 800d330:	68fa      	ldr	r2, [r7, #12]
 800d332:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800d334:	683b      	ldr	r3, [r7, #0]
 800d336:	685a      	ldr	r2, [r3, #4]
 800d338:	687b      	ldr	r3, [r7, #4]
 800d33a:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800d33c:	687b      	ldr	r3, [r7, #4]
 800d33e:	697a      	ldr	r2, [r7, #20]
 800d340:	621a      	str	r2, [r3, #32]
}
 800d342:	bf00      	nop
 800d344:	371c      	adds	r7, #28
 800d346:	46bd      	mov	sp, r7
 800d348:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d34c:	4770      	bx	lr
 800d34e:	bf00      	nop
 800d350:	feff8fff 	.word	0xfeff8fff
 800d354:	40010000 	.word	0x40010000
 800d358:	40010400 	.word	0x40010400
 800d35c:	40014000 	.word	0x40014000
 800d360:	40014400 	.word	0x40014400
 800d364:	40014800 	.word	0x40014800

0800d368 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800d368:	b480      	push	{r7}
 800d36a:	b087      	sub	sp, #28
 800d36c:	af00      	add	r7, sp, #0
 800d36e:	6078      	str	r0, [r7, #4]
 800d370:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800d372:	687b      	ldr	r3, [r7, #4]
 800d374:	6a1b      	ldr	r3, [r3, #32]
 800d376:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800d378:	687b      	ldr	r3, [r7, #4]
 800d37a:	6a1b      	ldr	r3, [r3, #32]
 800d37c:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800d380:	687b      	ldr	r3, [r7, #4]
 800d382:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800d384:	687b      	ldr	r3, [r7, #4]
 800d386:	685b      	ldr	r3, [r3, #4]
 800d388:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800d38a:	687b      	ldr	r3, [r7, #4]
 800d38c:	69db      	ldr	r3, [r3, #28]
 800d38e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800d390:	68fa      	ldr	r2, [r7, #12]
 800d392:	4b33      	ldr	r3, [pc, #204]	@ (800d460 <TIM_OC3_SetConfig+0xf8>)
 800d394:	4013      	ands	r3, r2
 800d396:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800d398:	68fb      	ldr	r3, [r7, #12]
 800d39a:	f023 0303 	bic.w	r3, r3, #3
 800d39e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800d3a0:	683b      	ldr	r3, [r7, #0]
 800d3a2:	681b      	ldr	r3, [r3, #0]
 800d3a4:	68fa      	ldr	r2, [r7, #12]
 800d3a6:	4313      	orrs	r3, r2
 800d3a8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800d3aa:	697b      	ldr	r3, [r7, #20]
 800d3ac:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800d3b0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800d3b2:	683b      	ldr	r3, [r7, #0]
 800d3b4:	689b      	ldr	r3, [r3, #8]
 800d3b6:	021b      	lsls	r3, r3, #8
 800d3b8:	697a      	ldr	r2, [r7, #20]
 800d3ba:	4313      	orrs	r3, r2
 800d3bc:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800d3be:	687b      	ldr	r3, [r7, #4]
 800d3c0:	4a28      	ldr	r2, [pc, #160]	@ (800d464 <TIM_OC3_SetConfig+0xfc>)
 800d3c2:	4293      	cmp	r3, r2
 800d3c4:	d003      	beq.n	800d3ce <TIM_OC3_SetConfig+0x66>
 800d3c6:	687b      	ldr	r3, [r7, #4]
 800d3c8:	4a27      	ldr	r2, [pc, #156]	@ (800d468 <TIM_OC3_SetConfig+0x100>)
 800d3ca:	4293      	cmp	r3, r2
 800d3cc:	d10d      	bne.n	800d3ea <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800d3ce:	697b      	ldr	r3, [r7, #20]
 800d3d0:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800d3d4:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800d3d6:	683b      	ldr	r3, [r7, #0]
 800d3d8:	68db      	ldr	r3, [r3, #12]
 800d3da:	021b      	lsls	r3, r3, #8
 800d3dc:	697a      	ldr	r2, [r7, #20]
 800d3de:	4313      	orrs	r3, r2
 800d3e0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800d3e2:	697b      	ldr	r3, [r7, #20]
 800d3e4:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800d3e8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800d3ea:	687b      	ldr	r3, [r7, #4]
 800d3ec:	4a1d      	ldr	r2, [pc, #116]	@ (800d464 <TIM_OC3_SetConfig+0xfc>)
 800d3ee:	4293      	cmp	r3, r2
 800d3f0:	d00f      	beq.n	800d412 <TIM_OC3_SetConfig+0xaa>
 800d3f2:	687b      	ldr	r3, [r7, #4]
 800d3f4:	4a1c      	ldr	r2, [pc, #112]	@ (800d468 <TIM_OC3_SetConfig+0x100>)
 800d3f6:	4293      	cmp	r3, r2
 800d3f8:	d00b      	beq.n	800d412 <TIM_OC3_SetConfig+0xaa>
 800d3fa:	687b      	ldr	r3, [r7, #4]
 800d3fc:	4a1b      	ldr	r2, [pc, #108]	@ (800d46c <TIM_OC3_SetConfig+0x104>)
 800d3fe:	4293      	cmp	r3, r2
 800d400:	d007      	beq.n	800d412 <TIM_OC3_SetConfig+0xaa>
 800d402:	687b      	ldr	r3, [r7, #4]
 800d404:	4a1a      	ldr	r2, [pc, #104]	@ (800d470 <TIM_OC3_SetConfig+0x108>)
 800d406:	4293      	cmp	r3, r2
 800d408:	d003      	beq.n	800d412 <TIM_OC3_SetConfig+0xaa>
 800d40a:	687b      	ldr	r3, [r7, #4]
 800d40c:	4a19      	ldr	r2, [pc, #100]	@ (800d474 <TIM_OC3_SetConfig+0x10c>)
 800d40e:	4293      	cmp	r3, r2
 800d410:	d113      	bne.n	800d43a <TIM_OC3_SetConfig+0xd2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800d412:	693b      	ldr	r3, [r7, #16]
 800d414:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800d418:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800d41a:	693b      	ldr	r3, [r7, #16]
 800d41c:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800d420:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800d422:	683b      	ldr	r3, [r7, #0]
 800d424:	695b      	ldr	r3, [r3, #20]
 800d426:	011b      	lsls	r3, r3, #4
 800d428:	693a      	ldr	r2, [r7, #16]
 800d42a:	4313      	orrs	r3, r2
 800d42c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800d42e:	683b      	ldr	r3, [r7, #0]
 800d430:	699b      	ldr	r3, [r3, #24]
 800d432:	011b      	lsls	r3, r3, #4
 800d434:	693a      	ldr	r2, [r7, #16]
 800d436:	4313      	orrs	r3, r2
 800d438:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800d43a:	687b      	ldr	r3, [r7, #4]
 800d43c:	693a      	ldr	r2, [r7, #16]
 800d43e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800d440:	687b      	ldr	r3, [r7, #4]
 800d442:	68fa      	ldr	r2, [r7, #12]
 800d444:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800d446:	683b      	ldr	r3, [r7, #0]
 800d448:	685a      	ldr	r2, [r3, #4]
 800d44a:	687b      	ldr	r3, [r7, #4]
 800d44c:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800d44e:	687b      	ldr	r3, [r7, #4]
 800d450:	697a      	ldr	r2, [r7, #20]
 800d452:	621a      	str	r2, [r3, #32]
}
 800d454:	bf00      	nop
 800d456:	371c      	adds	r7, #28
 800d458:	46bd      	mov	sp, r7
 800d45a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d45e:	4770      	bx	lr
 800d460:	fffeff8f 	.word	0xfffeff8f
 800d464:	40010000 	.word	0x40010000
 800d468:	40010400 	.word	0x40010400
 800d46c:	40014000 	.word	0x40014000
 800d470:	40014400 	.word	0x40014400
 800d474:	40014800 	.word	0x40014800

0800d478 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800d478:	b480      	push	{r7}
 800d47a:	b087      	sub	sp, #28
 800d47c:	af00      	add	r7, sp, #0
 800d47e:	6078      	str	r0, [r7, #4]
 800d480:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800d482:	687b      	ldr	r3, [r7, #4]
 800d484:	6a1b      	ldr	r3, [r3, #32]
 800d486:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800d488:	687b      	ldr	r3, [r7, #4]
 800d48a:	6a1b      	ldr	r3, [r3, #32]
 800d48c:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800d490:	687b      	ldr	r3, [r7, #4]
 800d492:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800d494:	687b      	ldr	r3, [r7, #4]
 800d496:	685b      	ldr	r3, [r3, #4]
 800d498:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800d49a:	687b      	ldr	r3, [r7, #4]
 800d49c:	69db      	ldr	r3, [r3, #28]
 800d49e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800d4a0:	68fa      	ldr	r2, [r7, #12]
 800d4a2:	4b24      	ldr	r3, [pc, #144]	@ (800d534 <TIM_OC4_SetConfig+0xbc>)
 800d4a4:	4013      	ands	r3, r2
 800d4a6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800d4a8:	68fb      	ldr	r3, [r7, #12]
 800d4aa:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800d4ae:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800d4b0:	683b      	ldr	r3, [r7, #0]
 800d4b2:	681b      	ldr	r3, [r3, #0]
 800d4b4:	021b      	lsls	r3, r3, #8
 800d4b6:	68fa      	ldr	r2, [r7, #12]
 800d4b8:	4313      	orrs	r3, r2
 800d4ba:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800d4bc:	693b      	ldr	r3, [r7, #16]
 800d4be:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800d4c2:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800d4c4:	683b      	ldr	r3, [r7, #0]
 800d4c6:	689b      	ldr	r3, [r3, #8]
 800d4c8:	031b      	lsls	r3, r3, #12
 800d4ca:	693a      	ldr	r2, [r7, #16]
 800d4cc:	4313      	orrs	r3, r2
 800d4ce:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800d4d0:	687b      	ldr	r3, [r7, #4]
 800d4d2:	4a19      	ldr	r2, [pc, #100]	@ (800d538 <TIM_OC4_SetConfig+0xc0>)
 800d4d4:	4293      	cmp	r3, r2
 800d4d6:	d00f      	beq.n	800d4f8 <TIM_OC4_SetConfig+0x80>
 800d4d8:	687b      	ldr	r3, [r7, #4]
 800d4da:	4a18      	ldr	r2, [pc, #96]	@ (800d53c <TIM_OC4_SetConfig+0xc4>)
 800d4dc:	4293      	cmp	r3, r2
 800d4de:	d00b      	beq.n	800d4f8 <TIM_OC4_SetConfig+0x80>
 800d4e0:	687b      	ldr	r3, [r7, #4]
 800d4e2:	4a17      	ldr	r2, [pc, #92]	@ (800d540 <TIM_OC4_SetConfig+0xc8>)
 800d4e4:	4293      	cmp	r3, r2
 800d4e6:	d007      	beq.n	800d4f8 <TIM_OC4_SetConfig+0x80>
 800d4e8:	687b      	ldr	r3, [r7, #4]
 800d4ea:	4a16      	ldr	r2, [pc, #88]	@ (800d544 <TIM_OC4_SetConfig+0xcc>)
 800d4ec:	4293      	cmp	r3, r2
 800d4ee:	d003      	beq.n	800d4f8 <TIM_OC4_SetConfig+0x80>
 800d4f0:	687b      	ldr	r3, [r7, #4]
 800d4f2:	4a15      	ldr	r2, [pc, #84]	@ (800d548 <TIM_OC4_SetConfig+0xd0>)
 800d4f4:	4293      	cmp	r3, r2
 800d4f6:	d109      	bne.n	800d50c <TIM_OC4_SetConfig+0x94>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800d4f8:	697b      	ldr	r3, [r7, #20]
 800d4fa:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800d4fe:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800d500:	683b      	ldr	r3, [r7, #0]
 800d502:	695b      	ldr	r3, [r3, #20]
 800d504:	019b      	lsls	r3, r3, #6
 800d506:	697a      	ldr	r2, [r7, #20]
 800d508:	4313      	orrs	r3, r2
 800d50a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800d50c:	687b      	ldr	r3, [r7, #4]
 800d50e:	697a      	ldr	r2, [r7, #20]
 800d510:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800d512:	687b      	ldr	r3, [r7, #4]
 800d514:	68fa      	ldr	r2, [r7, #12]
 800d516:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800d518:	683b      	ldr	r3, [r7, #0]
 800d51a:	685a      	ldr	r2, [r3, #4]
 800d51c:	687b      	ldr	r3, [r7, #4]
 800d51e:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800d520:	687b      	ldr	r3, [r7, #4]
 800d522:	693a      	ldr	r2, [r7, #16]
 800d524:	621a      	str	r2, [r3, #32]
}
 800d526:	bf00      	nop
 800d528:	371c      	adds	r7, #28
 800d52a:	46bd      	mov	sp, r7
 800d52c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d530:	4770      	bx	lr
 800d532:	bf00      	nop
 800d534:	feff8fff 	.word	0xfeff8fff
 800d538:	40010000 	.word	0x40010000
 800d53c:	40010400 	.word	0x40010400
 800d540:	40014000 	.word	0x40014000
 800d544:	40014400 	.word	0x40014400
 800d548:	40014800 	.word	0x40014800

0800d54c <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800d54c:	b480      	push	{r7}
 800d54e:	b087      	sub	sp, #28
 800d550:	af00      	add	r7, sp, #0
 800d552:	6078      	str	r0, [r7, #4]
 800d554:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800d556:	687b      	ldr	r3, [r7, #4]
 800d558:	6a1b      	ldr	r3, [r3, #32]
 800d55a:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800d55c:	687b      	ldr	r3, [r7, #4]
 800d55e:	6a1b      	ldr	r3, [r3, #32]
 800d560:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800d564:	687b      	ldr	r3, [r7, #4]
 800d566:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800d568:	687b      	ldr	r3, [r7, #4]
 800d56a:	685b      	ldr	r3, [r3, #4]
 800d56c:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800d56e:	687b      	ldr	r3, [r7, #4]
 800d570:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800d572:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 800d574:	68fa      	ldr	r2, [r7, #12]
 800d576:	4b21      	ldr	r3, [pc, #132]	@ (800d5fc <TIM_OC5_SetConfig+0xb0>)
 800d578:	4013      	ands	r3, r2
 800d57a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800d57c:	683b      	ldr	r3, [r7, #0]
 800d57e:	681b      	ldr	r3, [r3, #0]
 800d580:	68fa      	ldr	r2, [r7, #12]
 800d582:	4313      	orrs	r3, r2
 800d584:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 800d586:	693b      	ldr	r3, [r7, #16]
 800d588:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 800d58c:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800d58e:	683b      	ldr	r3, [r7, #0]
 800d590:	689b      	ldr	r3, [r3, #8]
 800d592:	041b      	lsls	r3, r3, #16
 800d594:	693a      	ldr	r2, [r7, #16]
 800d596:	4313      	orrs	r3, r2
 800d598:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800d59a:	687b      	ldr	r3, [r7, #4]
 800d59c:	4a18      	ldr	r2, [pc, #96]	@ (800d600 <TIM_OC5_SetConfig+0xb4>)
 800d59e:	4293      	cmp	r3, r2
 800d5a0:	d00f      	beq.n	800d5c2 <TIM_OC5_SetConfig+0x76>
 800d5a2:	687b      	ldr	r3, [r7, #4]
 800d5a4:	4a17      	ldr	r2, [pc, #92]	@ (800d604 <TIM_OC5_SetConfig+0xb8>)
 800d5a6:	4293      	cmp	r3, r2
 800d5a8:	d00b      	beq.n	800d5c2 <TIM_OC5_SetConfig+0x76>
 800d5aa:	687b      	ldr	r3, [r7, #4]
 800d5ac:	4a16      	ldr	r2, [pc, #88]	@ (800d608 <TIM_OC5_SetConfig+0xbc>)
 800d5ae:	4293      	cmp	r3, r2
 800d5b0:	d007      	beq.n	800d5c2 <TIM_OC5_SetConfig+0x76>
 800d5b2:	687b      	ldr	r3, [r7, #4]
 800d5b4:	4a15      	ldr	r2, [pc, #84]	@ (800d60c <TIM_OC5_SetConfig+0xc0>)
 800d5b6:	4293      	cmp	r3, r2
 800d5b8:	d003      	beq.n	800d5c2 <TIM_OC5_SetConfig+0x76>
 800d5ba:	687b      	ldr	r3, [r7, #4]
 800d5bc:	4a14      	ldr	r2, [pc, #80]	@ (800d610 <TIM_OC5_SetConfig+0xc4>)
 800d5be:	4293      	cmp	r3, r2
 800d5c0:	d109      	bne.n	800d5d6 <TIM_OC5_SetConfig+0x8a>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800d5c2:	697b      	ldr	r3, [r7, #20]
 800d5c4:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800d5c8:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800d5ca:	683b      	ldr	r3, [r7, #0]
 800d5cc:	695b      	ldr	r3, [r3, #20]
 800d5ce:	021b      	lsls	r3, r3, #8
 800d5d0:	697a      	ldr	r2, [r7, #20]
 800d5d2:	4313      	orrs	r3, r2
 800d5d4:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800d5d6:	687b      	ldr	r3, [r7, #4]
 800d5d8:	697a      	ldr	r2, [r7, #20]
 800d5da:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800d5dc:	687b      	ldr	r3, [r7, #4]
 800d5de:	68fa      	ldr	r2, [r7, #12]
 800d5e0:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800d5e2:	683b      	ldr	r3, [r7, #0]
 800d5e4:	685a      	ldr	r2, [r3, #4]
 800d5e6:	687b      	ldr	r3, [r7, #4]
 800d5e8:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800d5ea:	687b      	ldr	r3, [r7, #4]
 800d5ec:	693a      	ldr	r2, [r7, #16]
 800d5ee:	621a      	str	r2, [r3, #32]
}
 800d5f0:	bf00      	nop
 800d5f2:	371c      	adds	r7, #28
 800d5f4:	46bd      	mov	sp, r7
 800d5f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d5fa:	4770      	bx	lr
 800d5fc:	fffeff8f 	.word	0xfffeff8f
 800d600:	40010000 	.word	0x40010000
 800d604:	40010400 	.word	0x40010400
 800d608:	40014000 	.word	0x40014000
 800d60c:	40014400 	.word	0x40014400
 800d610:	40014800 	.word	0x40014800

0800d614 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800d614:	b480      	push	{r7}
 800d616:	b087      	sub	sp, #28
 800d618:	af00      	add	r7, sp, #0
 800d61a:	6078      	str	r0, [r7, #4]
 800d61c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800d61e:	687b      	ldr	r3, [r7, #4]
 800d620:	6a1b      	ldr	r3, [r3, #32]
 800d622:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800d624:	687b      	ldr	r3, [r7, #4]
 800d626:	6a1b      	ldr	r3, [r3, #32]
 800d628:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 800d62c:	687b      	ldr	r3, [r7, #4]
 800d62e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800d630:	687b      	ldr	r3, [r7, #4]
 800d632:	685b      	ldr	r3, [r3, #4]
 800d634:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800d636:	687b      	ldr	r3, [r7, #4]
 800d638:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800d63a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 800d63c:	68fa      	ldr	r2, [r7, #12]
 800d63e:	4b22      	ldr	r3, [pc, #136]	@ (800d6c8 <TIM_OC6_SetConfig+0xb4>)
 800d640:	4013      	ands	r3, r2
 800d642:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800d644:	683b      	ldr	r3, [r7, #0]
 800d646:	681b      	ldr	r3, [r3, #0]
 800d648:	021b      	lsls	r3, r3, #8
 800d64a:	68fa      	ldr	r2, [r7, #12]
 800d64c:	4313      	orrs	r3, r2
 800d64e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 800d650:	693b      	ldr	r3, [r7, #16]
 800d652:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800d656:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 800d658:	683b      	ldr	r3, [r7, #0]
 800d65a:	689b      	ldr	r3, [r3, #8]
 800d65c:	051b      	lsls	r3, r3, #20
 800d65e:	693a      	ldr	r2, [r7, #16]
 800d660:	4313      	orrs	r3, r2
 800d662:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800d664:	687b      	ldr	r3, [r7, #4]
 800d666:	4a19      	ldr	r2, [pc, #100]	@ (800d6cc <TIM_OC6_SetConfig+0xb8>)
 800d668:	4293      	cmp	r3, r2
 800d66a:	d00f      	beq.n	800d68c <TIM_OC6_SetConfig+0x78>
 800d66c:	687b      	ldr	r3, [r7, #4]
 800d66e:	4a18      	ldr	r2, [pc, #96]	@ (800d6d0 <TIM_OC6_SetConfig+0xbc>)
 800d670:	4293      	cmp	r3, r2
 800d672:	d00b      	beq.n	800d68c <TIM_OC6_SetConfig+0x78>
 800d674:	687b      	ldr	r3, [r7, #4]
 800d676:	4a17      	ldr	r2, [pc, #92]	@ (800d6d4 <TIM_OC6_SetConfig+0xc0>)
 800d678:	4293      	cmp	r3, r2
 800d67a:	d007      	beq.n	800d68c <TIM_OC6_SetConfig+0x78>
 800d67c:	687b      	ldr	r3, [r7, #4]
 800d67e:	4a16      	ldr	r2, [pc, #88]	@ (800d6d8 <TIM_OC6_SetConfig+0xc4>)
 800d680:	4293      	cmp	r3, r2
 800d682:	d003      	beq.n	800d68c <TIM_OC6_SetConfig+0x78>
 800d684:	687b      	ldr	r3, [r7, #4]
 800d686:	4a15      	ldr	r2, [pc, #84]	@ (800d6dc <TIM_OC6_SetConfig+0xc8>)
 800d688:	4293      	cmp	r3, r2
 800d68a:	d109      	bne.n	800d6a0 <TIM_OC6_SetConfig+0x8c>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 800d68c:	697b      	ldr	r3, [r7, #20]
 800d68e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800d692:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 800d694:	683b      	ldr	r3, [r7, #0]
 800d696:	695b      	ldr	r3, [r3, #20]
 800d698:	029b      	lsls	r3, r3, #10
 800d69a:	697a      	ldr	r2, [r7, #20]
 800d69c:	4313      	orrs	r3, r2
 800d69e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800d6a0:	687b      	ldr	r3, [r7, #4]
 800d6a2:	697a      	ldr	r2, [r7, #20]
 800d6a4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800d6a6:	687b      	ldr	r3, [r7, #4]
 800d6a8:	68fa      	ldr	r2, [r7, #12]
 800d6aa:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 800d6ac:	683b      	ldr	r3, [r7, #0]
 800d6ae:	685a      	ldr	r2, [r3, #4]
 800d6b0:	687b      	ldr	r3, [r7, #4]
 800d6b2:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800d6b4:	687b      	ldr	r3, [r7, #4]
 800d6b6:	693a      	ldr	r2, [r7, #16]
 800d6b8:	621a      	str	r2, [r3, #32]
}
 800d6ba:	bf00      	nop
 800d6bc:	371c      	adds	r7, #28
 800d6be:	46bd      	mov	sp, r7
 800d6c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d6c4:	4770      	bx	lr
 800d6c6:	bf00      	nop
 800d6c8:	feff8fff 	.word	0xfeff8fff
 800d6cc:	40010000 	.word	0x40010000
 800d6d0:	40010400 	.word	0x40010400
 800d6d4:	40014000 	.word	0x40014000
 800d6d8:	40014400 	.word	0x40014400
 800d6dc:	40014800 	.word	0x40014800

0800d6e0 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 800d6e0:	b480      	push	{r7}
 800d6e2:	b087      	sub	sp, #28
 800d6e4:	af00      	add	r7, sp, #0
 800d6e6:	60f8      	str	r0, [r7, #12]
 800d6e8:	60b9      	str	r1, [r7, #8]
 800d6ea:	607a      	str	r2, [r7, #4]
 800d6ec:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800d6ee:	68fb      	ldr	r3, [r7, #12]
 800d6f0:	6a1b      	ldr	r3, [r3, #32]
 800d6f2:	613b      	str	r3, [r7, #16]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800d6f4:	68fb      	ldr	r3, [r7, #12]
 800d6f6:	6a1b      	ldr	r3, [r3, #32]
 800d6f8:	f023 0201 	bic.w	r2, r3, #1
 800d6fc:	68fb      	ldr	r3, [r7, #12]
 800d6fe:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800d700:	68fb      	ldr	r3, [r7, #12]
 800d702:	699b      	ldr	r3, [r3, #24]
 800d704:	617b      	str	r3, [r7, #20]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 800d706:	68fb      	ldr	r3, [r7, #12]
 800d708:	4a28      	ldr	r2, [pc, #160]	@ (800d7ac <TIM_TI1_SetConfig+0xcc>)
 800d70a:	4293      	cmp	r3, r2
 800d70c:	d01b      	beq.n	800d746 <TIM_TI1_SetConfig+0x66>
 800d70e:	68fb      	ldr	r3, [r7, #12]
 800d710:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800d714:	d017      	beq.n	800d746 <TIM_TI1_SetConfig+0x66>
 800d716:	68fb      	ldr	r3, [r7, #12]
 800d718:	4a25      	ldr	r2, [pc, #148]	@ (800d7b0 <TIM_TI1_SetConfig+0xd0>)
 800d71a:	4293      	cmp	r3, r2
 800d71c:	d013      	beq.n	800d746 <TIM_TI1_SetConfig+0x66>
 800d71e:	68fb      	ldr	r3, [r7, #12]
 800d720:	4a24      	ldr	r2, [pc, #144]	@ (800d7b4 <TIM_TI1_SetConfig+0xd4>)
 800d722:	4293      	cmp	r3, r2
 800d724:	d00f      	beq.n	800d746 <TIM_TI1_SetConfig+0x66>
 800d726:	68fb      	ldr	r3, [r7, #12]
 800d728:	4a23      	ldr	r2, [pc, #140]	@ (800d7b8 <TIM_TI1_SetConfig+0xd8>)
 800d72a:	4293      	cmp	r3, r2
 800d72c:	d00b      	beq.n	800d746 <TIM_TI1_SetConfig+0x66>
 800d72e:	68fb      	ldr	r3, [r7, #12]
 800d730:	4a22      	ldr	r2, [pc, #136]	@ (800d7bc <TIM_TI1_SetConfig+0xdc>)
 800d732:	4293      	cmp	r3, r2
 800d734:	d007      	beq.n	800d746 <TIM_TI1_SetConfig+0x66>
 800d736:	68fb      	ldr	r3, [r7, #12]
 800d738:	4a21      	ldr	r2, [pc, #132]	@ (800d7c0 <TIM_TI1_SetConfig+0xe0>)
 800d73a:	4293      	cmp	r3, r2
 800d73c:	d003      	beq.n	800d746 <TIM_TI1_SetConfig+0x66>
 800d73e:	68fb      	ldr	r3, [r7, #12]
 800d740:	4a20      	ldr	r2, [pc, #128]	@ (800d7c4 <TIM_TI1_SetConfig+0xe4>)
 800d742:	4293      	cmp	r3, r2
 800d744:	d101      	bne.n	800d74a <TIM_TI1_SetConfig+0x6a>
 800d746:	2301      	movs	r3, #1
 800d748:	e000      	b.n	800d74c <TIM_TI1_SetConfig+0x6c>
 800d74a:	2300      	movs	r3, #0
 800d74c:	2b00      	cmp	r3, #0
 800d74e:	d008      	beq.n	800d762 <TIM_TI1_SetConfig+0x82>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 800d750:	697b      	ldr	r3, [r7, #20]
 800d752:	f023 0303 	bic.w	r3, r3, #3
 800d756:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 800d758:	697a      	ldr	r2, [r7, #20]
 800d75a:	687b      	ldr	r3, [r7, #4]
 800d75c:	4313      	orrs	r3, r2
 800d75e:	617b      	str	r3, [r7, #20]
 800d760:	e003      	b.n	800d76a <TIM_TI1_SetConfig+0x8a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 800d762:	697b      	ldr	r3, [r7, #20]
 800d764:	f043 0301 	orr.w	r3, r3, #1
 800d768:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800d76a:	697b      	ldr	r3, [r7, #20]
 800d76c:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800d770:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 800d772:	683b      	ldr	r3, [r7, #0]
 800d774:	011b      	lsls	r3, r3, #4
 800d776:	b2db      	uxtb	r3, r3
 800d778:	697a      	ldr	r2, [r7, #20]
 800d77a:	4313      	orrs	r3, r2
 800d77c:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800d77e:	693b      	ldr	r3, [r7, #16]
 800d780:	f023 030a 	bic.w	r3, r3, #10
 800d784:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 800d786:	68bb      	ldr	r3, [r7, #8]
 800d788:	f003 030a 	and.w	r3, r3, #10
 800d78c:	693a      	ldr	r2, [r7, #16]
 800d78e:	4313      	orrs	r3, r2
 800d790:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800d792:	68fb      	ldr	r3, [r7, #12]
 800d794:	697a      	ldr	r2, [r7, #20]
 800d796:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800d798:	68fb      	ldr	r3, [r7, #12]
 800d79a:	693a      	ldr	r2, [r7, #16]
 800d79c:	621a      	str	r2, [r3, #32]
}
 800d79e:	bf00      	nop
 800d7a0:	371c      	adds	r7, #28
 800d7a2:	46bd      	mov	sp, r7
 800d7a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d7a8:	4770      	bx	lr
 800d7aa:	bf00      	nop
 800d7ac:	40010000 	.word	0x40010000
 800d7b0:	40000400 	.word	0x40000400
 800d7b4:	40000800 	.word	0x40000800
 800d7b8:	40000c00 	.word	0x40000c00
 800d7bc:	40010400 	.word	0x40010400
 800d7c0:	40001800 	.word	0x40001800
 800d7c4:	40014000 	.word	0x40014000

0800d7c8 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800d7c8:	b480      	push	{r7}
 800d7ca:	b087      	sub	sp, #28
 800d7cc:	af00      	add	r7, sp, #0
 800d7ce:	60f8      	str	r0, [r7, #12]
 800d7d0:	60b9      	str	r1, [r7, #8]
 800d7d2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800d7d4:	68fb      	ldr	r3, [r7, #12]
 800d7d6:	6a1b      	ldr	r3, [r3, #32]
 800d7d8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800d7da:	68fb      	ldr	r3, [r7, #12]
 800d7dc:	6a1b      	ldr	r3, [r3, #32]
 800d7de:	f023 0201 	bic.w	r2, r3, #1
 800d7e2:	68fb      	ldr	r3, [r7, #12]
 800d7e4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800d7e6:	68fb      	ldr	r3, [r7, #12]
 800d7e8:	699b      	ldr	r3, [r3, #24]
 800d7ea:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800d7ec:	693b      	ldr	r3, [r7, #16]
 800d7ee:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800d7f2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800d7f4:	687b      	ldr	r3, [r7, #4]
 800d7f6:	011b      	lsls	r3, r3, #4
 800d7f8:	693a      	ldr	r2, [r7, #16]
 800d7fa:	4313      	orrs	r3, r2
 800d7fc:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800d7fe:	697b      	ldr	r3, [r7, #20]
 800d800:	f023 030a 	bic.w	r3, r3, #10
 800d804:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800d806:	697a      	ldr	r2, [r7, #20]
 800d808:	68bb      	ldr	r3, [r7, #8]
 800d80a:	4313      	orrs	r3, r2
 800d80c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800d80e:	68fb      	ldr	r3, [r7, #12]
 800d810:	693a      	ldr	r2, [r7, #16]
 800d812:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800d814:	68fb      	ldr	r3, [r7, #12]
 800d816:	697a      	ldr	r2, [r7, #20]
 800d818:	621a      	str	r2, [r3, #32]
}
 800d81a:	bf00      	nop
 800d81c:	371c      	adds	r7, #28
 800d81e:	46bd      	mov	sp, r7
 800d820:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d824:	4770      	bx	lr

0800d826 <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 800d826:	b480      	push	{r7}
 800d828:	b087      	sub	sp, #28
 800d82a:	af00      	add	r7, sp, #0
 800d82c:	60f8      	str	r0, [r7, #12]
 800d82e:	60b9      	str	r1, [r7, #8]
 800d830:	607a      	str	r2, [r7, #4]
 800d832:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800d834:	68fb      	ldr	r3, [r7, #12]
 800d836:	6a1b      	ldr	r3, [r3, #32]
 800d838:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800d83a:	68fb      	ldr	r3, [r7, #12]
 800d83c:	6a1b      	ldr	r3, [r3, #32]
 800d83e:	f023 0210 	bic.w	r2, r3, #16
 800d842:	68fb      	ldr	r3, [r7, #12]
 800d844:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800d846:	68fb      	ldr	r3, [r7, #12]
 800d848:	699b      	ldr	r3, [r3, #24]
 800d84a:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 800d84c:	693b      	ldr	r3, [r7, #16]
 800d84e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800d852:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 800d854:	687b      	ldr	r3, [r7, #4]
 800d856:	021b      	lsls	r3, r3, #8
 800d858:	693a      	ldr	r2, [r7, #16]
 800d85a:	4313      	orrs	r3, r2
 800d85c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800d85e:	693b      	ldr	r3, [r7, #16]
 800d860:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800d864:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 800d866:	683b      	ldr	r3, [r7, #0]
 800d868:	031b      	lsls	r3, r3, #12
 800d86a:	b29b      	uxth	r3, r3
 800d86c:	693a      	ldr	r2, [r7, #16]
 800d86e:	4313      	orrs	r3, r2
 800d870:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800d872:	697b      	ldr	r3, [r7, #20]
 800d874:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800d878:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 800d87a:	68bb      	ldr	r3, [r7, #8]
 800d87c:	011b      	lsls	r3, r3, #4
 800d87e:	f003 03a0 	and.w	r3, r3, #160	@ 0xa0
 800d882:	697a      	ldr	r2, [r7, #20]
 800d884:	4313      	orrs	r3, r2
 800d886:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800d888:	68fb      	ldr	r3, [r7, #12]
 800d88a:	693a      	ldr	r2, [r7, #16]
 800d88c:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800d88e:	68fb      	ldr	r3, [r7, #12]
 800d890:	697a      	ldr	r2, [r7, #20]
 800d892:	621a      	str	r2, [r3, #32]
}
 800d894:	bf00      	nop
 800d896:	371c      	adds	r7, #28
 800d898:	46bd      	mov	sp, r7
 800d89a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d89e:	4770      	bx	lr

0800d8a0 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800d8a0:	b480      	push	{r7}
 800d8a2:	b087      	sub	sp, #28
 800d8a4:	af00      	add	r7, sp, #0
 800d8a6:	60f8      	str	r0, [r7, #12]
 800d8a8:	60b9      	str	r1, [r7, #8]
 800d8aa:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800d8ac:	68fb      	ldr	r3, [r7, #12]
 800d8ae:	6a1b      	ldr	r3, [r3, #32]
 800d8b0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800d8b2:	68fb      	ldr	r3, [r7, #12]
 800d8b4:	6a1b      	ldr	r3, [r3, #32]
 800d8b6:	f023 0210 	bic.w	r2, r3, #16
 800d8ba:	68fb      	ldr	r3, [r7, #12]
 800d8bc:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800d8be:	68fb      	ldr	r3, [r7, #12]
 800d8c0:	699b      	ldr	r3, [r3, #24]
 800d8c2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800d8c4:	693b      	ldr	r3, [r7, #16]
 800d8c6:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800d8ca:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800d8cc:	687b      	ldr	r3, [r7, #4]
 800d8ce:	031b      	lsls	r3, r3, #12
 800d8d0:	693a      	ldr	r2, [r7, #16]
 800d8d2:	4313      	orrs	r3, r2
 800d8d4:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800d8d6:	697b      	ldr	r3, [r7, #20]
 800d8d8:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800d8dc:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800d8de:	68bb      	ldr	r3, [r7, #8]
 800d8e0:	011b      	lsls	r3, r3, #4
 800d8e2:	697a      	ldr	r2, [r7, #20]
 800d8e4:	4313      	orrs	r3, r2
 800d8e6:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800d8e8:	68fb      	ldr	r3, [r7, #12]
 800d8ea:	693a      	ldr	r2, [r7, #16]
 800d8ec:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800d8ee:	68fb      	ldr	r3, [r7, #12]
 800d8f0:	697a      	ldr	r2, [r7, #20]
 800d8f2:	621a      	str	r2, [r3, #32]
}
 800d8f4:	bf00      	nop
 800d8f6:	371c      	adds	r7, #28
 800d8f8:	46bd      	mov	sp, r7
 800d8fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d8fe:	4770      	bx	lr

0800d900 <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 800d900:	b480      	push	{r7}
 800d902:	b087      	sub	sp, #28
 800d904:	af00      	add	r7, sp, #0
 800d906:	60f8      	str	r0, [r7, #12]
 800d908:	60b9      	str	r1, [r7, #8]
 800d90a:	607a      	str	r2, [r7, #4]
 800d90c:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  tmpccer = TIMx->CCER;
 800d90e:	68fb      	ldr	r3, [r7, #12]
 800d910:	6a1b      	ldr	r3, [r3, #32]
 800d912:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800d914:	68fb      	ldr	r3, [r7, #12]
 800d916:	6a1b      	ldr	r3, [r3, #32]
 800d918:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800d91c:	68fb      	ldr	r3, [r7, #12]
 800d91e:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 800d920:	68fb      	ldr	r3, [r7, #12]
 800d922:	69db      	ldr	r3, [r3, #28]
 800d924:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 800d926:	693b      	ldr	r3, [r7, #16]
 800d928:	f023 0303 	bic.w	r3, r3, #3
 800d92c:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= TIM_ICSelection;
 800d92e:	693a      	ldr	r2, [r7, #16]
 800d930:	687b      	ldr	r3, [r7, #4]
 800d932:	4313      	orrs	r3, r2
 800d934:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 800d936:	693b      	ldr	r3, [r7, #16]
 800d938:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800d93c:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 800d93e:	683b      	ldr	r3, [r7, #0]
 800d940:	011b      	lsls	r3, r3, #4
 800d942:	b2db      	uxtb	r3, r3
 800d944:	693a      	ldr	r2, [r7, #16]
 800d946:	4313      	orrs	r3, r2
 800d948:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 800d94a:	697b      	ldr	r3, [r7, #20]
 800d94c:	f423 6320 	bic.w	r3, r3, #2560	@ 0xa00
 800d950:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 800d952:	68bb      	ldr	r3, [r7, #8]
 800d954:	021b      	lsls	r3, r3, #8
 800d956:	f403 6320 	and.w	r3, r3, #2560	@ 0xa00
 800d95a:	697a      	ldr	r2, [r7, #20]
 800d95c:	4313      	orrs	r3, r2
 800d95e:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 800d960:	68fb      	ldr	r3, [r7, #12]
 800d962:	693a      	ldr	r2, [r7, #16]
 800d964:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 800d966:	68fb      	ldr	r3, [r7, #12]
 800d968:	697a      	ldr	r2, [r7, #20]
 800d96a:	621a      	str	r2, [r3, #32]
}
 800d96c:	bf00      	nop
 800d96e:	371c      	adds	r7, #28
 800d970:	46bd      	mov	sp, r7
 800d972:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d976:	4770      	bx	lr

0800d978 <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 800d978:	b480      	push	{r7}
 800d97a:	b087      	sub	sp, #28
 800d97c:	af00      	add	r7, sp, #0
 800d97e:	60f8      	str	r0, [r7, #12]
 800d980:	60b9      	str	r1, [r7, #8]
 800d982:	607a      	str	r2, [r7, #4]
 800d984:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  tmpccer = TIMx->CCER;
 800d986:	68fb      	ldr	r3, [r7, #12]
 800d988:	6a1b      	ldr	r3, [r3, #32]
 800d98a:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800d98c:	68fb      	ldr	r3, [r7, #12]
 800d98e:	6a1b      	ldr	r3, [r3, #32]
 800d990:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800d994:	68fb      	ldr	r3, [r7, #12]
 800d996:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 800d998:	68fb      	ldr	r3, [r7, #12]
 800d99a:	69db      	ldr	r3, [r3, #28]
 800d99c:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 800d99e:	693b      	ldr	r3, [r7, #16]
 800d9a0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800d9a4:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 800d9a6:	687b      	ldr	r3, [r7, #4]
 800d9a8:	021b      	lsls	r3, r3, #8
 800d9aa:	693a      	ldr	r2, [r7, #16]
 800d9ac:	4313      	orrs	r3, r2
 800d9ae:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 800d9b0:	693b      	ldr	r3, [r7, #16]
 800d9b2:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800d9b6:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 800d9b8:	683b      	ldr	r3, [r7, #0]
 800d9ba:	031b      	lsls	r3, r3, #12
 800d9bc:	b29b      	uxth	r3, r3
 800d9be:	693a      	ldr	r2, [r7, #16]
 800d9c0:	4313      	orrs	r3, r2
 800d9c2:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 800d9c4:	697b      	ldr	r3, [r7, #20]
 800d9c6:	f423 4320 	bic.w	r3, r3, #40960	@ 0xa000
 800d9ca:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 800d9cc:	68bb      	ldr	r3, [r7, #8]
 800d9ce:	031b      	lsls	r3, r3, #12
 800d9d0:	f403 4320 	and.w	r3, r3, #40960	@ 0xa000
 800d9d4:	697a      	ldr	r2, [r7, #20]
 800d9d6:	4313      	orrs	r3, r2
 800d9d8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 800d9da:	68fb      	ldr	r3, [r7, #12]
 800d9dc:	693a      	ldr	r2, [r7, #16]
 800d9de:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 800d9e0:	68fb      	ldr	r3, [r7, #12]
 800d9e2:	697a      	ldr	r2, [r7, #20]
 800d9e4:	621a      	str	r2, [r3, #32]
}
 800d9e6:	bf00      	nop
 800d9e8:	371c      	adds	r7, #28
 800d9ea:	46bd      	mov	sp, r7
 800d9ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d9f0:	4770      	bx	lr
	...

0800d9f4 <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800d9f4:	b480      	push	{r7}
 800d9f6:	b085      	sub	sp, #20
 800d9f8:	af00      	add	r7, sp, #0
 800d9fa:	6078      	str	r0, [r7, #4]
 800d9fc:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800d9fe:	687b      	ldr	r3, [r7, #4]
 800da00:	689b      	ldr	r3, [r3, #8]
 800da02:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800da04:	68fa      	ldr	r2, [r7, #12]
 800da06:	4b09      	ldr	r3, [pc, #36]	@ (800da2c <TIM_ITRx_SetConfig+0x38>)
 800da08:	4013      	ands	r3, r2
 800da0a:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800da0c:	683a      	ldr	r2, [r7, #0]
 800da0e:	68fb      	ldr	r3, [r7, #12]
 800da10:	4313      	orrs	r3, r2
 800da12:	f043 0307 	orr.w	r3, r3, #7
 800da16:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800da18:	687b      	ldr	r3, [r7, #4]
 800da1a:	68fa      	ldr	r2, [r7, #12]
 800da1c:	609a      	str	r2, [r3, #8]
}
 800da1e:	bf00      	nop
 800da20:	3714      	adds	r7, #20
 800da22:	46bd      	mov	sp, r7
 800da24:	f85d 7b04 	ldr.w	r7, [sp], #4
 800da28:	4770      	bx	lr
 800da2a:	bf00      	nop
 800da2c:	ffcfff8f 	.word	0xffcfff8f

0800da30 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800da30:	b480      	push	{r7}
 800da32:	b087      	sub	sp, #28
 800da34:	af00      	add	r7, sp, #0
 800da36:	60f8      	str	r0, [r7, #12]
 800da38:	60b9      	str	r1, [r7, #8]
 800da3a:	607a      	str	r2, [r7, #4]
 800da3c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800da3e:	68fb      	ldr	r3, [r7, #12]
 800da40:	689b      	ldr	r3, [r3, #8]
 800da42:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800da44:	697b      	ldr	r3, [r7, #20]
 800da46:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800da4a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800da4c:	683b      	ldr	r3, [r7, #0]
 800da4e:	021a      	lsls	r2, r3, #8
 800da50:	687b      	ldr	r3, [r7, #4]
 800da52:	431a      	orrs	r2, r3
 800da54:	68bb      	ldr	r3, [r7, #8]
 800da56:	4313      	orrs	r3, r2
 800da58:	697a      	ldr	r2, [r7, #20]
 800da5a:	4313      	orrs	r3, r2
 800da5c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800da5e:	68fb      	ldr	r3, [r7, #12]
 800da60:	697a      	ldr	r2, [r7, #20]
 800da62:	609a      	str	r2, [r3, #8]
}
 800da64:	bf00      	nop
 800da66:	371c      	adds	r7, #28
 800da68:	46bd      	mov	sp, r7
 800da6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800da6e:	4770      	bx	lr

0800da70 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800da70:	b480      	push	{r7}
 800da72:	b087      	sub	sp, #28
 800da74:	af00      	add	r7, sp, #0
 800da76:	60f8      	str	r0, [r7, #12]
 800da78:	60b9      	str	r1, [r7, #8]
 800da7a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800da7c:	68bb      	ldr	r3, [r7, #8]
 800da7e:	f003 031f 	and.w	r3, r3, #31
 800da82:	2201      	movs	r2, #1
 800da84:	fa02 f303 	lsl.w	r3, r2, r3
 800da88:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800da8a:	68fb      	ldr	r3, [r7, #12]
 800da8c:	6a1a      	ldr	r2, [r3, #32]
 800da8e:	697b      	ldr	r3, [r7, #20]
 800da90:	43db      	mvns	r3, r3
 800da92:	401a      	ands	r2, r3
 800da94:	68fb      	ldr	r3, [r7, #12]
 800da96:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800da98:	68fb      	ldr	r3, [r7, #12]
 800da9a:	6a1a      	ldr	r2, [r3, #32]
 800da9c:	68bb      	ldr	r3, [r7, #8]
 800da9e:	f003 031f 	and.w	r3, r3, #31
 800daa2:	6879      	ldr	r1, [r7, #4]
 800daa4:	fa01 f303 	lsl.w	r3, r1, r3
 800daa8:	431a      	orrs	r2, r3
 800daaa:	68fb      	ldr	r3, [r7, #12]
 800daac:	621a      	str	r2, [r3, #32]
}
 800daae:	bf00      	nop
 800dab0:	371c      	adds	r7, #28
 800dab2:	46bd      	mov	sp, r7
 800dab4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dab8:	4770      	bx	lr
	...

0800dabc <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800dabc:	b480      	push	{r7}
 800dabe:	b085      	sub	sp, #20
 800dac0:	af00      	add	r7, sp, #0
 800dac2:	6078      	str	r0, [r7, #4]
 800dac4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800dac6:	687b      	ldr	r3, [r7, #4]
 800dac8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800dacc:	2b01      	cmp	r3, #1
 800dace:	d101      	bne.n	800dad4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800dad0:	2302      	movs	r3, #2
 800dad2:	e06d      	b.n	800dbb0 <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 800dad4:	687b      	ldr	r3, [r7, #4]
 800dad6:	2201      	movs	r2, #1
 800dad8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800dadc:	687b      	ldr	r3, [r7, #4]
 800dade:	2202      	movs	r2, #2
 800dae0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800dae4:	687b      	ldr	r3, [r7, #4]
 800dae6:	681b      	ldr	r3, [r3, #0]
 800dae8:	685b      	ldr	r3, [r3, #4]
 800daea:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800daec:	687b      	ldr	r3, [r7, #4]
 800daee:	681b      	ldr	r3, [r3, #0]
 800daf0:	689b      	ldr	r3, [r3, #8]
 800daf2:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800daf4:	687b      	ldr	r3, [r7, #4]
 800daf6:	681b      	ldr	r3, [r3, #0]
 800daf8:	4a30      	ldr	r2, [pc, #192]	@ (800dbbc <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800dafa:	4293      	cmp	r3, r2
 800dafc:	d004      	beq.n	800db08 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 800dafe:	687b      	ldr	r3, [r7, #4]
 800db00:	681b      	ldr	r3, [r3, #0]
 800db02:	4a2f      	ldr	r2, [pc, #188]	@ (800dbc0 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 800db04:	4293      	cmp	r3, r2
 800db06:	d108      	bne.n	800db1a <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800db08:	68fb      	ldr	r3, [r7, #12]
 800db0a:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 800db0e:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800db10:	683b      	ldr	r3, [r7, #0]
 800db12:	685b      	ldr	r3, [r3, #4]
 800db14:	68fa      	ldr	r2, [r7, #12]
 800db16:	4313      	orrs	r3, r2
 800db18:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800db1a:	68fb      	ldr	r3, [r7, #12]
 800db1c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800db20:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800db22:	683b      	ldr	r3, [r7, #0]
 800db24:	681b      	ldr	r3, [r3, #0]
 800db26:	68fa      	ldr	r2, [r7, #12]
 800db28:	4313      	orrs	r3, r2
 800db2a:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800db2c:	687b      	ldr	r3, [r7, #4]
 800db2e:	681b      	ldr	r3, [r3, #0]
 800db30:	68fa      	ldr	r2, [r7, #12]
 800db32:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800db34:	687b      	ldr	r3, [r7, #4]
 800db36:	681b      	ldr	r3, [r3, #0]
 800db38:	4a20      	ldr	r2, [pc, #128]	@ (800dbbc <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800db3a:	4293      	cmp	r3, r2
 800db3c:	d022      	beq.n	800db84 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800db3e:	687b      	ldr	r3, [r7, #4]
 800db40:	681b      	ldr	r3, [r3, #0]
 800db42:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800db46:	d01d      	beq.n	800db84 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800db48:	687b      	ldr	r3, [r7, #4]
 800db4a:	681b      	ldr	r3, [r3, #0]
 800db4c:	4a1d      	ldr	r2, [pc, #116]	@ (800dbc4 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 800db4e:	4293      	cmp	r3, r2
 800db50:	d018      	beq.n	800db84 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800db52:	687b      	ldr	r3, [r7, #4]
 800db54:	681b      	ldr	r3, [r3, #0]
 800db56:	4a1c      	ldr	r2, [pc, #112]	@ (800dbc8 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 800db58:	4293      	cmp	r3, r2
 800db5a:	d013      	beq.n	800db84 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800db5c:	687b      	ldr	r3, [r7, #4]
 800db5e:	681b      	ldr	r3, [r3, #0]
 800db60:	4a1a      	ldr	r2, [pc, #104]	@ (800dbcc <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 800db62:	4293      	cmp	r3, r2
 800db64:	d00e      	beq.n	800db84 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800db66:	687b      	ldr	r3, [r7, #4]
 800db68:	681b      	ldr	r3, [r3, #0]
 800db6a:	4a15      	ldr	r2, [pc, #84]	@ (800dbc0 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 800db6c:	4293      	cmp	r3, r2
 800db6e:	d009      	beq.n	800db84 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800db70:	687b      	ldr	r3, [r7, #4]
 800db72:	681b      	ldr	r3, [r3, #0]
 800db74:	4a16      	ldr	r2, [pc, #88]	@ (800dbd0 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800db76:	4293      	cmp	r3, r2
 800db78:	d004      	beq.n	800db84 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800db7a:	687b      	ldr	r3, [r7, #4]
 800db7c:	681b      	ldr	r3, [r3, #0]
 800db7e:	4a15      	ldr	r2, [pc, #84]	@ (800dbd4 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 800db80:	4293      	cmp	r3, r2
 800db82:	d10c      	bne.n	800db9e <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800db84:	68bb      	ldr	r3, [r7, #8]
 800db86:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800db8a:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800db8c:	683b      	ldr	r3, [r7, #0]
 800db8e:	689b      	ldr	r3, [r3, #8]
 800db90:	68ba      	ldr	r2, [r7, #8]
 800db92:	4313      	orrs	r3, r2
 800db94:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800db96:	687b      	ldr	r3, [r7, #4]
 800db98:	681b      	ldr	r3, [r3, #0]
 800db9a:	68ba      	ldr	r2, [r7, #8]
 800db9c:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800db9e:	687b      	ldr	r3, [r7, #4]
 800dba0:	2201      	movs	r2, #1
 800dba2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800dba6:	687b      	ldr	r3, [r7, #4]
 800dba8:	2200      	movs	r2, #0
 800dbaa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800dbae:	2300      	movs	r3, #0
}
 800dbb0:	4618      	mov	r0, r3
 800dbb2:	3714      	adds	r7, #20
 800dbb4:	46bd      	mov	sp, r7
 800dbb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dbba:	4770      	bx	lr
 800dbbc:	40010000 	.word	0x40010000
 800dbc0:	40010400 	.word	0x40010400
 800dbc4:	40000400 	.word	0x40000400
 800dbc8:	40000800 	.word	0x40000800
 800dbcc:	40000c00 	.word	0x40000c00
 800dbd0:	40001800 	.word	0x40001800
 800dbd4:	40014000 	.word	0x40014000

0800dbd8 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 800dbd8:	b480      	push	{r7}
 800dbda:	b085      	sub	sp, #20
 800dbdc:	af00      	add	r7, sp, #0
 800dbde:	6078      	str	r0, [r7, #4]
 800dbe0:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800dbe2:	2300      	movs	r3, #0
 800dbe4:	60fb      	str	r3, [r7, #12]
#if defined(TIM_BDTR_BKBID)
  assert_param(IS_TIM_BREAK_AFMODE(sBreakDeadTimeConfig->BreakAFMode));
#endif /* TIM_BDTR_BKBID */

  /* Check input state */
  __HAL_LOCK(htim);
 800dbe6:	687b      	ldr	r3, [r7, #4]
 800dbe8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800dbec:	2b01      	cmp	r3, #1
 800dbee:	d101      	bne.n	800dbf4 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 800dbf0:	2302      	movs	r3, #2
 800dbf2:	e065      	b.n	800dcc0 <HAL_TIMEx_ConfigBreakDeadTime+0xe8>
 800dbf4:	687b      	ldr	r3, [r7, #4]
 800dbf6:	2201      	movs	r2, #1
 800dbf8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 800dbfc:	68fb      	ldr	r3, [r7, #12]
 800dbfe:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 800dc02:	683b      	ldr	r3, [r7, #0]
 800dc04:	68db      	ldr	r3, [r3, #12]
 800dc06:	4313      	orrs	r3, r2
 800dc08:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800dc0a:	68fb      	ldr	r3, [r7, #12]
 800dc0c:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800dc10:	683b      	ldr	r3, [r7, #0]
 800dc12:	689b      	ldr	r3, [r3, #8]
 800dc14:	4313      	orrs	r3, r2
 800dc16:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800dc18:	68fb      	ldr	r3, [r7, #12]
 800dc1a:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 800dc1e:	683b      	ldr	r3, [r7, #0]
 800dc20:	685b      	ldr	r3, [r3, #4]
 800dc22:	4313      	orrs	r3, r2
 800dc24:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800dc26:	68fb      	ldr	r3, [r7, #12]
 800dc28:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 800dc2c:	683b      	ldr	r3, [r7, #0]
 800dc2e:	681b      	ldr	r3, [r3, #0]
 800dc30:	4313      	orrs	r3, r2
 800dc32:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800dc34:	68fb      	ldr	r3, [r7, #12]
 800dc36:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800dc3a:	683b      	ldr	r3, [r7, #0]
 800dc3c:	691b      	ldr	r3, [r3, #16]
 800dc3e:	4313      	orrs	r3, r2
 800dc40:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800dc42:	68fb      	ldr	r3, [r7, #12]
 800dc44:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 800dc48:	683b      	ldr	r3, [r7, #0]
 800dc4a:	695b      	ldr	r3, [r3, #20]
 800dc4c:	4313      	orrs	r3, r2
 800dc4e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800dc50:	68fb      	ldr	r3, [r7, #12]
 800dc52:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 800dc56:	683b      	ldr	r3, [r7, #0]
 800dc58:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800dc5a:	4313      	orrs	r3, r2
 800dc5c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 800dc5e:	68fb      	ldr	r3, [r7, #12]
 800dc60:	f423 2270 	bic.w	r2, r3, #983040	@ 0xf0000
 800dc64:	683b      	ldr	r3, [r7, #0]
 800dc66:	699b      	ldr	r3, [r3, #24]
 800dc68:	041b      	lsls	r3, r3, #16
 800dc6a:	4313      	orrs	r3, r2
 800dc6c:	60fb      	str	r3, [r7, #12]
#if defined(TIM_BDTR_BKBID)
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
#endif /* TIM_BDTR_BKBID */

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 800dc6e:	687b      	ldr	r3, [r7, #4]
 800dc70:	681b      	ldr	r3, [r3, #0]
 800dc72:	4a16      	ldr	r2, [pc, #88]	@ (800dccc <HAL_TIMEx_ConfigBreakDeadTime+0xf4>)
 800dc74:	4293      	cmp	r3, r2
 800dc76:	d004      	beq.n	800dc82 <HAL_TIMEx_ConfigBreakDeadTime+0xaa>
 800dc78:	687b      	ldr	r3, [r7, #4]
 800dc7a:	681b      	ldr	r3, [r3, #0]
 800dc7c:	4a14      	ldr	r2, [pc, #80]	@ (800dcd0 <HAL_TIMEx_ConfigBreakDeadTime+0xf8>)
 800dc7e:	4293      	cmp	r3, r2
 800dc80:	d115      	bne.n	800dcae <HAL_TIMEx_ConfigBreakDeadTime+0xd6>
#if defined(TIM_BDTR_BKBID)
    assert_param(IS_TIM_BREAK2_AFMODE(sBreakDeadTimeConfig->Break2AFMode));
#endif /* TIM_BDTR_BKBID */

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 800dc82:	68fb      	ldr	r3, [r7, #12]
 800dc84:	f423 0270 	bic.w	r2, r3, #15728640	@ 0xf00000
 800dc88:	683b      	ldr	r3, [r7, #0]
 800dc8a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800dc8c:	051b      	lsls	r3, r3, #20
 800dc8e:	4313      	orrs	r3, r2
 800dc90:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 800dc92:	68fb      	ldr	r3, [r7, #12]
 800dc94:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 800dc98:	683b      	ldr	r3, [r7, #0]
 800dc9a:	69db      	ldr	r3, [r3, #28]
 800dc9c:	4313      	orrs	r3, r2
 800dc9e:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 800dca0:	68fb      	ldr	r3, [r7, #12]
 800dca2:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 800dca6:	683b      	ldr	r3, [r7, #0]
 800dca8:	6a1b      	ldr	r3, [r3, #32]
 800dcaa:	4313      	orrs	r3, r2
 800dcac:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
#endif /* TIM_BDTR_BKBID */
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800dcae:	687b      	ldr	r3, [r7, #4]
 800dcb0:	681b      	ldr	r3, [r3, #0]
 800dcb2:	68fa      	ldr	r2, [r7, #12]
 800dcb4:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 800dcb6:	687b      	ldr	r3, [r7, #4]
 800dcb8:	2200      	movs	r2, #0
 800dcba:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800dcbe:	2300      	movs	r3, #0
}
 800dcc0:	4618      	mov	r0, r3
 800dcc2:	3714      	adds	r7, #20
 800dcc4:	46bd      	mov	sp, r7
 800dcc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dcca:	4770      	bx	lr
 800dccc:	40010000 	.word	0x40010000
 800dcd0:	40010400 	.word	0x40010400

0800dcd4 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800dcd4:	b480      	push	{r7}
 800dcd6:	b083      	sub	sp, #12
 800dcd8:	af00      	add	r7, sp, #0
 800dcda:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800dcdc:	bf00      	nop
 800dcde:	370c      	adds	r7, #12
 800dce0:	46bd      	mov	sp, r7
 800dce2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dce6:	4770      	bx	lr

0800dce8 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800dce8:	b480      	push	{r7}
 800dcea:	b083      	sub	sp, #12
 800dcec:	af00      	add	r7, sp, #0
 800dcee:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800dcf0:	bf00      	nop
 800dcf2:	370c      	adds	r7, #12
 800dcf4:	46bd      	mov	sp, r7
 800dcf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dcfa:	4770      	bx	lr

0800dcfc <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800dcfc:	b480      	push	{r7}
 800dcfe:	b083      	sub	sp, #12
 800dd00:	af00      	add	r7, sp, #0
 800dd02:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800dd04:	bf00      	nop
 800dd06:	370c      	adds	r7, #12
 800dd08:	46bd      	mov	sp, r7
 800dd0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dd0e:	4770      	bx	lr

0800dd10 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800dd10:	b580      	push	{r7, lr}
 800dd12:	b082      	sub	sp, #8
 800dd14:	af00      	add	r7, sp, #0
 800dd16:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800dd18:	687b      	ldr	r3, [r7, #4]
 800dd1a:	2b00      	cmp	r3, #0
 800dd1c:	d101      	bne.n	800dd22 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800dd1e:	2301      	movs	r3, #1
 800dd20:	e042      	b.n	800dda8 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800dd22:	687b      	ldr	r3, [r7, #4]
 800dd24:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800dd28:	2b00      	cmp	r3, #0
 800dd2a:	d106      	bne.n	800dd3a <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800dd2c:	687b      	ldr	r3, [r7, #4]
 800dd2e:	2200      	movs	r2, #0
 800dd30:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800dd34:	6878      	ldr	r0, [r7, #4]
 800dd36:	f7f6 fb3f 	bl	80043b8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800dd3a:	687b      	ldr	r3, [r7, #4]
 800dd3c:	2224      	movs	r2, #36	@ 0x24
 800dd3e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 800dd42:	687b      	ldr	r3, [r7, #4]
 800dd44:	681b      	ldr	r3, [r3, #0]
 800dd46:	681a      	ldr	r2, [r3, #0]
 800dd48:	687b      	ldr	r3, [r7, #4]
 800dd4a:	681b      	ldr	r3, [r3, #0]
 800dd4c:	f022 0201 	bic.w	r2, r2, #1
 800dd50:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800dd52:	687b      	ldr	r3, [r7, #4]
 800dd54:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800dd56:	2b00      	cmp	r3, #0
 800dd58:	d002      	beq.n	800dd60 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 800dd5a:	6878      	ldr	r0, [r7, #4]
 800dd5c:	f001 faea 	bl	800f334 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800dd60:	6878      	ldr	r0, [r7, #4]
 800dd62:	f000 fd7f 	bl	800e864 <UART_SetConfig>
 800dd66:	4603      	mov	r3, r0
 800dd68:	2b01      	cmp	r3, #1
 800dd6a:	d101      	bne.n	800dd70 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 800dd6c:	2301      	movs	r3, #1
 800dd6e:	e01b      	b.n	800dda8 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800dd70:	687b      	ldr	r3, [r7, #4]
 800dd72:	681b      	ldr	r3, [r3, #0]
 800dd74:	685a      	ldr	r2, [r3, #4]
 800dd76:	687b      	ldr	r3, [r7, #4]
 800dd78:	681b      	ldr	r3, [r3, #0]
 800dd7a:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800dd7e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800dd80:	687b      	ldr	r3, [r7, #4]
 800dd82:	681b      	ldr	r3, [r3, #0]
 800dd84:	689a      	ldr	r2, [r3, #8]
 800dd86:	687b      	ldr	r3, [r7, #4]
 800dd88:	681b      	ldr	r3, [r3, #0]
 800dd8a:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800dd8e:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800dd90:	687b      	ldr	r3, [r7, #4]
 800dd92:	681b      	ldr	r3, [r3, #0]
 800dd94:	681a      	ldr	r2, [r3, #0]
 800dd96:	687b      	ldr	r3, [r7, #4]
 800dd98:	681b      	ldr	r3, [r3, #0]
 800dd9a:	f042 0201 	orr.w	r2, r2, #1
 800dd9e:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800dda0:	6878      	ldr	r0, [r7, #4]
 800dda2:	f001 fb69 	bl	800f478 <UART_CheckIdleState>
 800dda6:	4603      	mov	r3, r0
}
 800dda8:	4618      	mov	r0, r3
 800ddaa:	3708      	adds	r7, #8
 800ddac:	46bd      	mov	sp, r7
 800ddae:	bd80      	pop	{r7, pc}

0800ddb0 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800ddb0:	b580      	push	{r7, lr}
 800ddb2:	b08a      	sub	sp, #40	@ 0x28
 800ddb4:	af02      	add	r7, sp, #8
 800ddb6:	60f8      	str	r0, [r7, #12]
 800ddb8:	60b9      	str	r1, [r7, #8]
 800ddba:	603b      	str	r3, [r7, #0]
 800ddbc:	4613      	mov	r3, r2
 800ddbe:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800ddc0:	68fb      	ldr	r3, [r7, #12]
 800ddc2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800ddc6:	2b20      	cmp	r3, #32
 800ddc8:	d17b      	bne.n	800dec2 <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 800ddca:	68bb      	ldr	r3, [r7, #8]
 800ddcc:	2b00      	cmp	r3, #0
 800ddce:	d002      	beq.n	800ddd6 <HAL_UART_Transmit+0x26>
 800ddd0:	88fb      	ldrh	r3, [r7, #6]
 800ddd2:	2b00      	cmp	r3, #0
 800ddd4:	d101      	bne.n	800ddda <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 800ddd6:	2301      	movs	r3, #1
 800ddd8:	e074      	b.n	800dec4 <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800ddda:	68fb      	ldr	r3, [r7, #12]
 800dddc:	2200      	movs	r2, #0
 800ddde:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800dde2:	68fb      	ldr	r3, [r7, #12]
 800dde4:	2221      	movs	r2, #33	@ 0x21
 800dde6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800ddea:	f7f6 fe1d 	bl	8004a28 <HAL_GetTick>
 800ddee:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 800ddf0:	68fb      	ldr	r3, [r7, #12]
 800ddf2:	88fa      	ldrh	r2, [r7, #6]
 800ddf4:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 800ddf8:	68fb      	ldr	r3, [r7, #12]
 800ddfa:	88fa      	ldrh	r2, [r7, #6]
 800ddfc:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800de00:	68fb      	ldr	r3, [r7, #12]
 800de02:	689b      	ldr	r3, [r3, #8]
 800de04:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800de08:	d108      	bne.n	800de1c <HAL_UART_Transmit+0x6c>
 800de0a:	68fb      	ldr	r3, [r7, #12]
 800de0c:	691b      	ldr	r3, [r3, #16]
 800de0e:	2b00      	cmp	r3, #0
 800de10:	d104      	bne.n	800de1c <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 800de12:	2300      	movs	r3, #0
 800de14:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800de16:	68bb      	ldr	r3, [r7, #8]
 800de18:	61bb      	str	r3, [r7, #24]
 800de1a:	e003      	b.n	800de24 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 800de1c:	68bb      	ldr	r3, [r7, #8]
 800de1e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800de20:	2300      	movs	r3, #0
 800de22:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800de24:	e030      	b.n	800de88 <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800de26:	683b      	ldr	r3, [r7, #0]
 800de28:	9300      	str	r3, [sp, #0]
 800de2a:	697b      	ldr	r3, [r7, #20]
 800de2c:	2200      	movs	r2, #0
 800de2e:	2180      	movs	r1, #128	@ 0x80
 800de30:	68f8      	ldr	r0, [r7, #12]
 800de32:	f001 fbcb 	bl	800f5cc <UART_WaitOnFlagUntilTimeout>
 800de36:	4603      	mov	r3, r0
 800de38:	2b00      	cmp	r3, #0
 800de3a:	d005      	beq.n	800de48 <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 800de3c:	68fb      	ldr	r3, [r7, #12]
 800de3e:	2220      	movs	r2, #32
 800de40:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 800de44:	2303      	movs	r3, #3
 800de46:	e03d      	b.n	800dec4 <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 800de48:	69fb      	ldr	r3, [r7, #28]
 800de4a:	2b00      	cmp	r3, #0
 800de4c:	d10b      	bne.n	800de66 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800de4e:	69bb      	ldr	r3, [r7, #24]
 800de50:	881b      	ldrh	r3, [r3, #0]
 800de52:	461a      	mov	r2, r3
 800de54:	68fb      	ldr	r3, [r7, #12]
 800de56:	681b      	ldr	r3, [r3, #0]
 800de58:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800de5c:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 800de5e:	69bb      	ldr	r3, [r7, #24]
 800de60:	3302      	adds	r3, #2
 800de62:	61bb      	str	r3, [r7, #24]
 800de64:	e007      	b.n	800de76 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800de66:	69fb      	ldr	r3, [r7, #28]
 800de68:	781a      	ldrb	r2, [r3, #0]
 800de6a:	68fb      	ldr	r3, [r7, #12]
 800de6c:	681b      	ldr	r3, [r3, #0]
 800de6e:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 800de70:	69fb      	ldr	r3, [r7, #28]
 800de72:	3301      	adds	r3, #1
 800de74:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800de76:	68fb      	ldr	r3, [r7, #12]
 800de78:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800de7c:	b29b      	uxth	r3, r3
 800de7e:	3b01      	subs	r3, #1
 800de80:	b29a      	uxth	r2, r3
 800de82:	68fb      	ldr	r3, [r7, #12]
 800de84:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 800de88:	68fb      	ldr	r3, [r7, #12]
 800de8a:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800de8e:	b29b      	uxth	r3, r3
 800de90:	2b00      	cmp	r3, #0
 800de92:	d1c8      	bne.n	800de26 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800de94:	683b      	ldr	r3, [r7, #0]
 800de96:	9300      	str	r3, [sp, #0]
 800de98:	697b      	ldr	r3, [r7, #20]
 800de9a:	2200      	movs	r2, #0
 800de9c:	2140      	movs	r1, #64	@ 0x40
 800de9e:	68f8      	ldr	r0, [r7, #12]
 800dea0:	f001 fb94 	bl	800f5cc <UART_WaitOnFlagUntilTimeout>
 800dea4:	4603      	mov	r3, r0
 800dea6:	2b00      	cmp	r3, #0
 800dea8:	d005      	beq.n	800deb6 <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 800deaa:	68fb      	ldr	r3, [r7, #12]
 800deac:	2220      	movs	r2, #32
 800deae:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 800deb2:	2303      	movs	r3, #3
 800deb4:	e006      	b.n	800dec4 <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800deb6:	68fb      	ldr	r3, [r7, #12]
 800deb8:	2220      	movs	r2, #32
 800deba:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 800debe:	2300      	movs	r3, #0
 800dec0:	e000      	b.n	800dec4 <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 800dec2:	2302      	movs	r3, #2
  }
}
 800dec4:	4618      	mov	r0, r3
 800dec6:	3720      	adds	r7, #32
 800dec8:	46bd      	mov	sp, r7
 800deca:	bd80      	pop	{r7, pc}

0800decc <HAL_UART_Transmit_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 800decc:	b480      	push	{r7}
 800dece:	b091      	sub	sp, #68	@ 0x44
 800ded0:	af00      	add	r7, sp, #0
 800ded2:	60f8      	str	r0, [r7, #12]
 800ded4:	60b9      	str	r1, [r7, #8]
 800ded6:	4613      	mov	r3, r2
 800ded8:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800deda:	68fb      	ldr	r3, [r7, #12]
 800dedc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800dee0:	2b20      	cmp	r3, #32
 800dee2:	d178      	bne.n	800dfd6 <HAL_UART_Transmit_IT+0x10a>
  {
    if ((pData == NULL) || (Size == 0U))
 800dee4:	68bb      	ldr	r3, [r7, #8]
 800dee6:	2b00      	cmp	r3, #0
 800dee8:	d002      	beq.n	800def0 <HAL_UART_Transmit_IT+0x24>
 800deea:	88fb      	ldrh	r3, [r7, #6]
 800deec:	2b00      	cmp	r3, #0
 800deee:	d101      	bne.n	800def4 <HAL_UART_Transmit_IT+0x28>
    {
      return HAL_ERROR;
 800def0:	2301      	movs	r3, #1
 800def2:	e071      	b.n	800dfd8 <HAL_UART_Transmit_IT+0x10c>
    }

    huart->pTxBuffPtr  = pData;
 800def4:	68fb      	ldr	r3, [r7, #12]
 800def6:	68ba      	ldr	r2, [r7, #8]
 800def8:	651a      	str	r2, [r3, #80]	@ 0x50
    huart->TxXferSize  = Size;
 800defa:	68fb      	ldr	r3, [r7, #12]
 800defc:	88fa      	ldrh	r2, [r7, #6]
 800defe:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 800df02:	68fb      	ldr	r3, [r7, #12]
 800df04:	88fa      	ldrh	r2, [r7, #6]
 800df06:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    huart->TxISR       = NULL;
 800df0a:	68fb      	ldr	r3, [r7, #12]
 800df0c:	2200      	movs	r2, #0
 800df0e:	679a      	str	r2, [r3, #120]	@ 0x78

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800df10:	68fb      	ldr	r3, [r7, #12]
 800df12:	2200      	movs	r2, #0
 800df14:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800df18:	68fb      	ldr	r3, [r7, #12]
 800df1a:	2221      	movs	r2, #33	@ 0x21
 800df1c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Configure Tx interrupt processing */
    if (huart->FifoMode == UART_FIFOMODE_ENABLE)
 800df20:	68fb      	ldr	r3, [r7, #12]
 800df22:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800df24:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800df28:	d12a      	bne.n	800df80 <HAL_UART_Transmit_IT+0xb4>
    {
      /* Set the Tx ISR function pointer according to the data word length */
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800df2a:	68fb      	ldr	r3, [r7, #12]
 800df2c:	689b      	ldr	r3, [r3, #8]
 800df2e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800df32:	d107      	bne.n	800df44 <HAL_UART_Transmit_IT+0x78>
 800df34:	68fb      	ldr	r3, [r7, #12]
 800df36:	691b      	ldr	r3, [r3, #16]
 800df38:	2b00      	cmp	r3, #0
 800df3a:	d103      	bne.n	800df44 <HAL_UART_Transmit_IT+0x78>
      {
        huart->TxISR = UART_TxISR_16BIT_FIFOEN;
 800df3c:	68fb      	ldr	r3, [r7, #12]
 800df3e:	4a29      	ldr	r2, [pc, #164]	@ (800dfe4 <HAL_UART_Transmit_IT+0x118>)
 800df40:	679a      	str	r2, [r3, #120]	@ 0x78
 800df42:	e002      	b.n	800df4a <HAL_UART_Transmit_IT+0x7e>
      }
      else
      {
        huart->TxISR = UART_TxISR_8BIT_FIFOEN;
 800df44:	68fb      	ldr	r3, [r7, #12]
 800df46:	4a28      	ldr	r2, [pc, #160]	@ (800dfe8 <HAL_UART_Transmit_IT+0x11c>)
 800df48:	679a      	str	r2, [r3, #120]	@ 0x78
      }

      /* Enable the TX FIFO threshold interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_TXFTIE);
 800df4a:	68fb      	ldr	r3, [r7, #12]
 800df4c:	681b      	ldr	r3, [r3, #0]
 800df4e:	3308      	adds	r3, #8
 800df50:	62bb      	str	r3, [r7, #40]	@ 0x28
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800df52:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800df54:	e853 3f00 	ldrex	r3, [r3]
 800df58:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800df5a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800df5c:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800df60:	63bb      	str	r3, [r7, #56]	@ 0x38
 800df62:	68fb      	ldr	r3, [r7, #12]
 800df64:	681b      	ldr	r3, [r3, #0]
 800df66:	3308      	adds	r3, #8
 800df68:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800df6a:	637a      	str	r2, [r7, #52]	@ 0x34
 800df6c:	633b      	str	r3, [r7, #48]	@ 0x30
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800df6e:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800df70:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800df72:	e841 2300 	strex	r3, r2, [r1]
 800df76:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 800df78:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800df7a:	2b00      	cmp	r3, #0
 800df7c:	d1e5      	bne.n	800df4a <HAL_UART_Transmit_IT+0x7e>
 800df7e:	e028      	b.n	800dfd2 <HAL_UART_Transmit_IT+0x106>
    }
    else
    {
      /* Set the Tx ISR function pointer according to the data word length */
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800df80:	68fb      	ldr	r3, [r7, #12]
 800df82:	689b      	ldr	r3, [r3, #8]
 800df84:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800df88:	d107      	bne.n	800df9a <HAL_UART_Transmit_IT+0xce>
 800df8a:	68fb      	ldr	r3, [r7, #12]
 800df8c:	691b      	ldr	r3, [r3, #16]
 800df8e:	2b00      	cmp	r3, #0
 800df90:	d103      	bne.n	800df9a <HAL_UART_Transmit_IT+0xce>
      {
        huart->TxISR = UART_TxISR_16BIT;
 800df92:	68fb      	ldr	r3, [r7, #12]
 800df94:	4a15      	ldr	r2, [pc, #84]	@ (800dfec <HAL_UART_Transmit_IT+0x120>)
 800df96:	679a      	str	r2, [r3, #120]	@ 0x78
 800df98:	e002      	b.n	800dfa0 <HAL_UART_Transmit_IT+0xd4>
      }
      else
      {
        huart->TxISR = UART_TxISR_8BIT;
 800df9a:	68fb      	ldr	r3, [r7, #12]
 800df9c:	4a14      	ldr	r2, [pc, #80]	@ (800dff0 <HAL_UART_Transmit_IT+0x124>)
 800df9e:	679a      	str	r2, [r3, #120]	@ 0x78
      }

      /* Enable the Transmit Data Register Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TXEIE_TXFNFIE);
 800dfa0:	68fb      	ldr	r3, [r7, #12]
 800dfa2:	681b      	ldr	r3, [r3, #0]
 800dfa4:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800dfa6:	697b      	ldr	r3, [r7, #20]
 800dfa8:	e853 3f00 	ldrex	r3, [r3]
 800dfac:	613b      	str	r3, [r7, #16]
   return(result);
 800dfae:	693b      	ldr	r3, [r7, #16]
 800dfb0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800dfb4:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800dfb6:	68fb      	ldr	r3, [r7, #12]
 800dfb8:	681b      	ldr	r3, [r3, #0]
 800dfba:	461a      	mov	r2, r3
 800dfbc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800dfbe:	623b      	str	r3, [r7, #32]
 800dfc0:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800dfc2:	69f9      	ldr	r1, [r7, #28]
 800dfc4:	6a3a      	ldr	r2, [r7, #32]
 800dfc6:	e841 2300 	strex	r3, r2, [r1]
 800dfca:	61bb      	str	r3, [r7, #24]
   return(result);
 800dfcc:	69bb      	ldr	r3, [r7, #24]
 800dfce:	2b00      	cmp	r3, #0
 800dfd0:	d1e6      	bne.n	800dfa0 <HAL_UART_Transmit_IT+0xd4>
    }

    return HAL_OK;
 800dfd2:	2300      	movs	r3, #0
 800dfd4:	e000      	b.n	800dfd8 <HAL_UART_Transmit_IT+0x10c>
  }
  else
  {
    return HAL_BUSY;
 800dfd6:	2302      	movs	r3, #2
  }
}
 800dfd8:	4618      	mov	r0, r3
 800dfda:	3744      	adds	r7, #68	@ 0x44
 800dfdc:	46bd      	mov	sp, r7
 800dfde:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dfe2:	4770      	bx	lr
 800dfe4:	0800fc37 	.word	0x0800fc37
 800dfe8:	0800fb57 	.word	0x0800fb57
 800dfec:	0800fa95 	.word	0x0800fa95
 800dff0:	0800f9dd 	.word	0x0800f9dd

0800dff4 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800dff4:	b580      	push	{r7, lr}
 800dff6:	b08a      	sub	sp, #40	@ 0x28
 800dff8:	af00      	add	r7, sp, #0
 800dffa:	60f8      	str	r0, [r7, #12]
 800dffc:	60b9      	str	r1, [r7, #8]
 800dffe:	4613      	mov	r3, r2
 800e000:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800e002:	68fb      	ldr	r3, [r7, #12]
 800e004:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800e008:	2b20      	cmp	r3, #32
 800e00a:	d137      	bne.n	800e07c <HAL_UART_Receive_IT+0x88>
  {
    if ((pData == NULL) || (Size == 0U))
 800e00c:	68bb      	ldr	r3, [r7, #8]
 800e00e:	2b00      	cmp	r3, #0
 800e010:	d002      	beq.n	800e018 <HAL_UART_Receive_IT+0x24>
 800e012:	88fb      	ldrh	r3, [r7, #6]
 800e014:	2b00      	cmp	r3, #0
 800e016:	d101      	bne.n	800e01c <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 800e018:	2301      	movs	r3, #1
 800e01a:	e030      	b.n	800e07e <HAL_UART_Receive_IT+0x8a>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800e01c:	68fb      	ldr	r3, [r7, #12]
 800e01e:	2200      	movs	r2, #0
 800e020:	66da      	str	r2, [r3, #108]	@ 0x6c

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800e022:	68fb      	ldr	r3, [r7, #12]
 800e024:	681b      	ldr	r3, [r3, #0]
 800e026:	4a18      	ldr	r2, [pc, #96]	@ (800e088 <HAL_UART_Receive_IT+0x94>)
 800e028:	4293      	cmp	r3, r2
 800e02a:	d01f      	beq.n	800e06c <HAL_UART_Receive_IT+0x78>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800e02c:	68fb      	ldr	r3, [r7, #12]
 800e02e:	681b      	ldr	r3, [r3, #0]
 800e030:	685b      	ldr	r3, [r3, #4]
 800e032:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800e036:	2b00      	cmp	r3, #0
 800e038:	d018      	beq.n	800e06c <HAL_UART_Receive_IT+0x78>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800e03a:	68fb      	ldr	r3, [r7, #12]
 800e03c:	681b      	ldr	r3, [r3, #0]
 800e03e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e040:	697b      	ldr	r3, [r7, #20]
 800e042:	e853 3f00 	ldrex	r3, [r3]
 800e046:	613b      	str	r3, [r7, #16]
   return(result);
 800e048:	693b      	ldr	r3, [r7, #16]
 800e04a:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800e04e:	627b      	str	r3, [r7, #36]	@ 0x24
 800e050:	68fb      	ldr	r3, [r7, #12]
 800e052:	681b      	ldr	r3, [r3, #0]
 800e054:	461a      	mov	r2, r3
 800e056:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e058:	623b      	str	r3, [r7, #32]
 800e05a:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e05c:	69f9      	ldr	r1, [r7, #28]
 800e05e:	6a3a      	ldr	r2, [r7, #32]
 800e060:	e841 2300 	strex	r3, r2, [r1]
 800e064:	61bb      	str	r3, [r7, #24]
   return(result);
 800e066:	69bb      	ldr	r3, [r7, #24]
 800e068:	2b00      	cmp	r3, #0
 800e06a:	d1e6      	bne.n	800e03a <HAL_UART_Receive_IT+0x46>
      }
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 800e06c:	88fb      	ldrh	r3, [r7, #6]
 800e06e:	461a      	mov	r2, r3
 800e070:	68b9      	ldr	r1, [r7, #8]
 800e072:	68f8      	ldr	r0, [r7, #12]
 800e074:	f001 fb18 	bl	800f6a8 <UART_Start_Receive_IT>
 800e078:	4603      	mov	r3, r0
 800e07a:	e000      	b.n	800e07e <HAL_UART_Receive_IT+0x8a>
  }
  else
  {
    return HAL_BUSY;
 800e07c:	2302      	movs	r3, #2
  }
}
 800e07e:	4618      	mov	r0, r3
 800e080:	3728      	adds	r7, #40	@ 0x28
 800e082:	46bd      	mov	sp, r7
 800e084:	bd80      	pop	{r7, pc}
 800e086:	bf00      	nop
 800e088:	58000c00 	.word	0x58000c00

0800e08c <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800e08c:	b580      	push	{r7, lr}
 800e08e:	b0ba      	sub	sp, #232	@ 0xe8
 800e090:	af00      	add	r7, sp, #0
 800e092:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 800e094:	687b      	ldr	r3, [r7, #4]
 800e096:	681b      	ldr	r3, [r3, #0]
 800e098:	69db      	ldr	r3, [r3, #28]
 800e09a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800e09e:	687b      	ldr	r3, [r7, #4]
 800e0a0:	681b      	ldr	r3, [r3, #0]
 800e0a2:	681b      	ldr	r3, [r3, #0]
 800e0a4:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800e0a8:	687b      	ldr	r3, [r7, #4]
 800e0aa:	681b      	ldr	r3, [r3, #0]
 800e0ac:	689b      	ldr	r3, [r3, #8]
 800e0ae:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800e0b2:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 800e0b6:	f640 030f 	movw	r3, #2063	@ 0x80f
 800e0ba:	4013      	ands	r3, r2
 800e0bc:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 800e0c0:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800e0c4:	2b00      	cmp	r3, #0
 800e0c6:	d11b      	bne.n	800e100 <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800e0c8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800e0cc:	f003 0320 	and.w	r3, r3, #32
 800e0d0:	2b00      	cmp	r3, #0
 800e0d2:	d015      	beq.n	800e100 <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800e0d4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800e0d8:	f003 0320 	and.w	r3, r3, #32
 800e0dc:	2b00      	cmp	r3, #0
 800e0de:	d105      	bne.n	800e0ec <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800e0e0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800e0e4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800e0e8:	2b00      	cmp	r3, #0
 800e0ea:	d009      	beq.n	800e100 <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 800e0ec:	687b      	ldr	r3, [r7, #4]
 800e0ee:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800e0f0:	2b00      	cmp	r3, #0
 800e0f2:	f000 8393 	beq.w	800e81c <HAL_UART_IRQHandler+0x790>
      {
        huart->RxISR(huart);
 800e0f6:	687b      	ldr	r3, [r7, #4]
 800e0f8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800e0fa:	6878      	ldr	r0, [r7, #4]
 800e0fc:	4798      	blx	r3
      }
      return;
 800e0fe:	e38d      	b.n	800e81c <HAL_UART_IRQHandler+0x790>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 800e100:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800e104:	2b00      	cmp	r3, #0
 800e106:	f000 8123 	beq.w	800e350 <HAL_UART_IRQHandler+0x2c4>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 800e10a:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 800e10e:	4b8d      	ldr	r3, [pc, #564]	@ (800e344 <HAL_UART_IRQHandler+0x2b8>)
 800e110:	4013      	ands	r3, r2
 800e112:	2b00      	cmp	r3, #0
 800e114:	d106      	bne.n	800e124 <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 800e116:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 800e11a:	4b8b      	ldr	r3, [pc, #556]	@ (800e348 <HAL_UART_IRQHandler+0x2bc>)
 800e11c:	4013      	ands	r3, r2
 800e11e:	2b00      	cmp	r3, #0
 800e120:	f000 8116 	beq.w	800e350 <HAL_UART_IRQHandler+0x2c4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800e124:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800e128:	f003 0301 	and.w	r3, r3, #1
 800e12c:	2b00      	cmp	r3, #0
 800e12e:	d011      	beq.n	800e154 <HAL_UART_IRQHandler+0xc8>
 800e130:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800e134:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800e138:	2b00      	cmp	r3, #0
 800e13a:	d00b      	beq.n	800e154 <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800e13c:	687b      	ldr	r3, [r7, #4]
 800e13e:	681b      	ldr	r3, [r3, #0]
 800e140:	2201      	movs	r2, #1
 800e142:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800e144:	687b      	ldr	r3, [r7, #4]
 800e146:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800e14a:	f043 0201 	orr.w	r2, r3, #1
 800e14e:	687b      	ldr	r3, [r7, #4]
 800e150:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800e154:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800e158:	f003 0302 	and.w	r3, r3, #2
 800e15c:	2b00      	cmp	r3, #0
 800e15e:	d011      	beq.n	800e184 <HAL_UART_IRQHandler+0xf8>
 800e160:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800e164:	f003 0301 	and.w	r3, r3, #1
 800e168:	2b00      	cmp	r3, #0
 800e16a:	d00b      	beq.n	800e184 <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800e16c:	687b      	ldr	r3, [r7, #4]
 800e16e:	681b      	ldr	r3, [r3, #0]
 800e170:	2202      	movs	r2, #2
 800e172:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800e174:	687b      	ldr	r3, [r7, #4]
 800e176:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800e17a:	f043 0204 	orr.w	r2, r3, #4
 800e17e:	687b      	ldr	r3, [r7, #4]
 800e180:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800e184:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800e188:	f003 0304 	and.w	r3, r3, #4
 800e18c:	2b00      	cmp	r3, #0
 800e18e:	d011      	beq.n	800e1b4 <HAL_UART_IRQHandler+0x128>
 800e190:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800e194:	f003 0301 	and.w	r3, r3, #1
 800e198:	2b00      	cmp	r3, #0
 800e19a:	d00b      	beq.n	800e1b4 <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800e19c:	687b      	ldr	r3, [r7, #4]
 800e19e:	681b      	ldr	r3, [r3, #0]
 800e1a0:	2204      	movs	r2, #4
 800e1a2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800e1a4:	687b      	ldr	r3, [r7, #4]
 800e1a6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800e1aa:	f043 0202 	orr.w	r2, r3, #2
 800e1ae:	687b      	ldr	r3, [r7, #4]
 800e1b0:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 800e1b4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800e1b8:	f003 0308 	and.w	r3, r3, #8
 800e1bc:	2b00      	cmp	r3, #0
 800e1be:	d017      	beq.n	800e1f0 <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800e1c0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800e1c4:	f003 0320 	and.w	r3, r3, #32
 800e1c8:	2b00      	cmp	r3, #0
 800e1ca:	d105      	bne.n	800e1d8 <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 800e1cc:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 800e1d0:	4b5c      	ldr	r3, [pc, #368]	@ (800e344 <HAL_UART_IRQHandler+0x2b8>)
 800e1d2:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800e1d4:	2b00      	cmp	r3, #0
 800e1d6:	d00b      	beq.n	800e1f0 <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800e1d8:	687b      	ldr	r3, [r7, #4]
 800e1da:	681b      	ldr	r3, [r3, #0]
 800e1dc:	2208      	movs	r2, #8
 800e1de:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800e1e0:	687b      	ldr	r3, [r7, #4]
 800e1e2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800e1e6:	f043 0208 	orr.w	r2, r3, #8
 800e1ea:	687b      	ldr	r3, [r7, #4]
 800e1ec:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800e1f0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800e1f4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800e1f8:	2b00      	cmp	r3, #0
 800e1fa:	d012      	beq.n	800e222 <HAL_UART_IRQHandler+0x196>
 800e1fc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800e200:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800e204:	2b00      	cmp	r3, #0
 800e206:	d00c      	beq.n	800e222 <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800e208:	687b      	ldr	r3, [r7, #4]
 800e20a:	681b      	ldr	r3, [r3, #0]
 800e20c:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800e210:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800e212:	687b      	ldr	r3, [r7, #4]
 800e214:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800e218:	f043 0220 	orr.w	r2, r3, #32
 800e21c:	687b      	ldr	r3, [r7, #4]
 800e21e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800e222:	687b      	ldr	r3, [r7, #4]
 800e224:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800e228:	2b00      	cmp	r3, #0
 800e22a:	f000 82f9 	beq.w	800e820 <HAL_UART_IRQHandler+0x794>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800e22e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800e232:	f003 0320 	and.w	r3, r3, #32
 800e236:	2b00      	cmp	r3, #0
 800e238:	d013      	beq.n	800e262 <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800e23a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800e23e:	f003 0320 	and.w	r3, r3, #32
 800e242:	2b00      	cmp	r3, #0
 800e244:	d105      	bne.n	800e252 <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800e246:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800e24a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800e24e:	2b00      	cmp	r3, #0
 800e250:	d007      	beq.n	800e262 <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 800e252:	687b      	ldr	r3, [r7, #4]
 800e254:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800e256:	2b00      	cmp	r3, #0
 800e258:	d003      	beq.n	800e262 <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 800e25a:	687b      	ldr	r3, [r7, #4]
 800e25c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800e25e:	6878      	ldr	r0, [r7, #4]
 800e260:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800e262:	687b      	ldr	r3, [r7, #4]
 800e264:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800e268:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800e26c:	687b      	ldr	r3, [r7, #4]
 800e26e:	681b      	ldr	r3, [r3, #0]
 800e270:	689b      	ldr	r3, [r3, #8]
 800e272:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800e276:	2b40      	cmp	r3, #64	@ 0x40
 800e278:	d005      	beq.n	800e286 <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800e27a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800e27e:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800e282:	2b00      	cmp	r3, #0
 800e284:	d054      	beq.n	800e330 <HAL_UART_IRQHandler+0x2a4>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800e286:	6878      	ldr	r0, [r7, #4]
 800e288:	f001 fb30 	bl	800f8ec <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800e28c:	687b      	ldr	r3, [r7, #4]
 800e28e:	681b      	ldr	r3, [r3, #0]
 800e290:	689b      	ldr	r3, [r3, #8]
 800e292:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800e296:	2b40      	cmp	r3, #64	@ 0x40
 800e298:	d146      	bne.n	800e328 <HAL_UART_IRQHandler+0x29c>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800e29a:	687b      	ldr	r3, [r7, #4]
 800e29c:	681b      	ldr	r3, [r3, #0]
 800e29e:	3308      	adds	r3, #8
 800e2a0:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e2a4:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800e2a8:	e853 3f00 	ldrex	r3, [r3]
 800e2ac:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 800e2b0:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800e2b4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800e2b8:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800e2bc:	687b      	ldr	r3, [r7, #4]
 800e2be:	681b      	ldr	r3, [r3, #0]
 800e2c0:	3308      	adds	r3, #8
 800e2c2:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800e2c6:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800e2ca:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e2ce:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800e2d2:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800e2d6:	e841 2300 	strex	r3, r2, [r1]
 800e2da:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800e2de:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800e2e2:	2b00      	cmp	r3, #0
 800e2e4:	d1d9      	bne.n	800e29a <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800e2e6:	687b      	ldr	r3, [r7, #4]
 800e2e8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800e2ec:	2b00      	cmp	r3, #0
 800e2ee:	d017      	beq.n	800e320 <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800e2f0:	687b      	ldr	r3, [r7, #4]
 800e2f2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800e2f6:	4a15      	ldr	r2, [pc, #84]	@ (800e34c <HAL_UART_IRQHandler+0x2c0>)
 800e2f8:	651a      	str	r2, [r3, #80]	@ 0x50

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800e2fa:	687b      	ldr	r3, [r7, #4]
 800e2fc:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800e300:	4618      	mov	r0, r3
 800e302:	f7f8 fdb9 	bl	8006e78 <HAL_DMA_Abort_IT>
 800e306:	4603      	mov	r3, r0
 800e308:	2b00      	cmp	r3, #0
 800e30a:	d019      	beq.n	800e340 <HAL_UART_IRQHandler+0x2b4>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800e30c:	687b      	ldr	r3, [r7, #4]
 800e30e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800e312:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800e314:	687a      	ldr	r2, [r7, #4]
 800e316:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 800e31a:	4610      	mov	r0, r2
 800e31c:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800e31e:	e00f      	b.n	800e340 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800e320:	6878      	ldr	r0, [r7, #4]
 800e322:	f000 fa89 	bl	800e838 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800e326:	e00b      	b.n	800e340 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800e328:	6878      	ldr	r0, [r7, #4]
 800e32a:	f000 fa85 	bl	800e838 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800e32e:	e007      	b.n	800e340 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800e330:	6878      	ldr	r0, [r7, #4]
 800e332:	f000 fa81 	bl	800e838 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800e336:	687b      	ldr	r3, [r7, #4]
 800e338:	2200      	movs	r2, #0
 800e33a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      }
    }
    return;
 800e33e:	e26f      	b.n	800e820 <HAL_UART_IRQHandler+0x794>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800e340:	bf00      	nop
    return;
 800e342:	e26d      	b.n	800e820 <HAL_UART_IRQHandler+0x794>
 800e344:	10000001 	.word	0x10000001
 800e348:	04000120 	.word	0x04000120
 800e34c:	0800f9b9 	.word	0x0800f9b9

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800e350:	687b      	ldr	r3, [r7, #4]
 800e352:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800e354:	2b01      	cmp	r3, #1
 800e356:	f040 8203 	bne.w	800e760 <HAL_UART_IRQHandler+0x6d4>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800e35a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800e35e:	f003 0310 	and.w	r3, r3, #16
 800e362:	2b00      	cmp	r3, #0
 800e364:	f000 81fc 	beq.w	800e760 <HAL_UART_IRQHandler+0x6d4>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 800e368:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800e36c:	f003 0310 	and.w	r3, r3, #16
 800e370:	2b00      	cmp	r3, #0
 800e372:	f000 81f5 	beq.w	800e760 <HAL_UART_IRQHandler+0x6d4>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800e376:	687b      	ldr	r3, [r7, #4]
 800e378:	681b      	ldr	r3, [r3, #0]
 800e37a:	2210      	movs	r2, #16
 800e37c:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800e37e:	687b      	ldr	r3, [r7, #4]
 800e380:	681b      	ldr	r3, [r3, #0]
 800e382:	689b      	ldr	r3, [r3, #8]
 800e384:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800e388:	2b40      	cmp	r3, #64	@ 0x40
 800e38a:	f040 816d 	bne.w	800e668 <HAL_UART_IRQHandler+0x5dc>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800e38e:	687b      	ldr	r3, [r7, #4]
 800e390:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800e394:	681b      	ldr	r3, [r3, #0]
 800e396:	4aa4      	ldr	r2, [pc, #656]	@ (800e628 <HAL_UART_IRQHandler+0x59c>)
 800e398:	4293      	cmp	r3, r2
 800e39a:	d068      	beq.n	800e46e <HAL_UART_IRQHandler+0x3e2>
 800e39c:	687b      	ldr	r3, [r7, #4]
 800e39e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800e3a2:	681b      	ldr	r3, [r3, #0]
 800e3a4:	4aa1      	ldr	r2, [pc, #644]	@ (800e62c <HAL_UART_IRQHandler+0x5a0>)
 800e3a6:	4293      	cmp	r3, r2
 800e3a8:	d061      	beq.n	800e46e <HAL_UART_IRQHandler+0x3e2>
 800e3aa:	687b      	ldr	r3, [r7, #4]
 800e3ac:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800e3b0:	681b      	ldr	r3, [r3, #0]
 800e3b2:	4a9f      	ldr	r2, [pc, #636]	@ (800e630 <HAL_UART_IRQHandler+0x5a4>)
 800e3b4:	4293      	cmp	r3, r2
 800e3b6:	d05a      	beq.n	800e46e <HAL_UART_IRQHandler+0x3e2>
 800e3b8:	687b      	ldr	r3, [r7, #4]
 800e3ba:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800e3be:	681b      	ldr	r3, [r3, #0]
 800e3c0:	4a9c      	ldr	r2, [pc, #624]	@ (800e634 <HAL_UART_IRQHandler+0x5a8>)
 800e3c2:	4293      	cmp	r3, r2
 800e3c4:	d053      	beq.n	800e46e <HAL_UART_IRQHandler+0x3e2>
 800e3c6:	687b      	ldr	r3, [r7, #4]
 800e3c8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800e3cc:	681b      	ldr	r3, [r3, #0]
 800e3ce:	4a9a      	ldr	r2, [pc, #616]	@ (800e638 <HAL_UART_IRQHandler+0x5ac>)
 800e3d0:	4293      	cmp	r3, r2
 800e3d2:	d04c      	beq.n	800e46e <HAL_UART_IRQHandler+0x3e2>
 800e3d4:	687b      	ldr	r3, [r7, #4]
 800e3d6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800e3da:	681b      	ldr	r3, [r3, #0]
 800e3dc:	4a97      	ldr	r2, [pc, #604]	@ (800e63c <HAL_UART_IRQHandler+0x5b0>)
 800e3de:	4293      	cmp	r3, r2
 800e3e0:	d045      	beq.n	800e46e <HAL_UART_IRQHandler+0x3e2>
 800e3e2:	687b      	ldr	r3, [r7, #4]
 800e3e4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800e3e8:	681b      	ldr	r3, [r3, #0]
 800e3ea:	4a95      	ldr	r2, [pc, #596]	@ (800e640 <HAL_UART_IRQHandler+0x5b4>)
 800e3ec:	4293      	cmp	r3, r2
 800e3ee:	d03e      	beq.n	800e46e <HAL_UART_IRQHandler+0x3e2>
 800e3f0:	687b      	ldr	r3, [r7, #4]
 800e3f2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800e3f6:	681b      	ldr	r3, [r3, #0]
 800e3f8:	4a92      	ldr	r2, [pc, #584]	@ (800e644 <HAL_UART_IRQHandler+0x5b8>)
 800e3fa:	4293      	cmp	r3, r2
 800e3fc:	d037      	beq.n	800e46e <HAL_UART_IRQHandler+0x3e2>
 800e3fe:	687b      	ldr	r3, [r7, #4]
 800e400:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800e404:	681b      	ldr	r3, [r3, #0]
 800e406:	4a90      	ldr	r2, [pc, #576]	@ (800e648 <HAL_UART_IRQHandler+0x5bc>)
 800e408:	4293      	cmp	r3, r2
 800e40a:	d030      	beq.n	800e46e <HAL_UART_IRQHandler+0x3e2>
 800e40c:	687b      	ldr	r3, [r7, #4]
 800e40e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800e412:	681b      	ldr	r3, [r3, #0]
 800e414:	4a8d      	ldr	r2, [pc, #564]	@ (800e64c <HAL_UART_IRQHandler+0x5c0>)
 800e416:	4293      	cmp	r3, r2
 800e418:	d029      	beq.n	800e46e <HAL_UART_IRQHandler+0x3e2>
 800e41a:	687b      	ldr	r3, [r7, #4]
 800e41c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800e420:	681b      	ldr	r3, [r3, #0]
 800e422:	4a8b      	ldr	r2, [pc, #556]	@ (800e650 <HAL_UART_IRQHandler+0x5c4>)
 800e424:	4293      	cmp	r3, r2
 800e426:	d022      	beq.n	800e46e <HAL_UART_IRQHandler+0x3e2>
 800e428:	687b      	ldr	r3, [r7, #4]
 800e42a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800e42e:	681b      	ldr	r3, [r3, #0]
 800e430:	4a88      	ldr	r2, [pc, #544]	@ (800e654 <HAL_UART_IRQHandler+0x5c8>)
 800e432:	4293      	cmp	r3, r2
 800e434:	d01b      	beq.n	800e46e <HAL_UART_IRQHandler+0x3e2>
 800e436:	687b      	ldr	r3, [r7, #4]
 800e438:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800e43c:	681b      	ldr	r3, [r3, #0]
 800e43e:	4a86      	ldr	r2, [pc, #536]	@ (800e658 <HAL_UART_IRQHandler+0x5cc>)
 800e440:	4293      	cmp	r3, r2
 800e442:	d014      	beq.n	800e46e <HAL_UART_IRQHandler+0x3e2>
 800e444:	687b      	ldr	r3, [r7, #4]
 800e446:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800e44a:	681b      	ldr	r3, [r3, #0]
 800e44c:	4a83      	ldr	r2, [pc, #524]	@ (800e65c <HAL_UART_IRQHandler+0x5d0>)
 800e44e:	4293      	cmp	r3, r2
 800e450:	d00d      	beq.n	800e46e <HAL_UART_IRQHandler+0x3e2>
 800e452:	687b      	ldr	r3, [r7, #4]
 800e454:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800e458:	681b      	ldr	r3, [r3, #0]
 800e45a:	4a81      	ldr	r2, [pc, #516]	@ (800e660 <HAL_UART_IRQHandler+0x5d4>)
 800e45c:	4293      	cmp	r3, r2
 800e45e:	d006      	beq.n	800e46e <HAL_UART_IRQHandler+0x3e2>
 800e460:	687b      	ldr	r3, [r7, #4]
 800e462:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800e466:	681b      	ldr	r3, [r3, #0]
 800e468:	4a7e      	ldr	r2, [pc, #504]	@ (800e664 <HAL_UART_IRQHandler+0x5d8>)
 800e46a:	4293      	cmp	r3, r2
 800e46c:	d106      	bne.n	800e47c <HAL_UART_IRQHandler+0x3f0>
 800e46e:	687b      	ldr	r3, [r7, #4]
 800e470:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800e474:	681b      	ldr	r3, [r3, #0]
 800e476:	685b      	ldr	r3, [r3, #4]
 800e478:	b29b      	uxth	r3, r3
 800e47a:	e005      	b.n	800e488 <HAL_UART_IRQHandler+0x3fc>
 800e47c:	687b      	ldr	r3, [r7, #4]
 800e47e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800e482:	681b      	ldr	r3, [r3, #0]
 800e484:	685b      	ldr	r3, [r3, #4]
 800e486:	b29b      	uxth	r3, r3
 800e488:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 800e48c:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 800e490:	2b00      	cmp	r3, #0
 800e492:	f000 80ad 	beq.w	800e5f0 <HAL_UART_IRQHandler+0x564>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800e496:	687b      	ldr	r3, [r7, #4]
 800e498:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800e49c:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800e4a0:	429a      	cmp	r2, r3
 800e4a2:	f080 80a5 	bcs.w	800e5f0 <HAL_UART_IRQHandler+0x564>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800e4a6:	687b      	ldr	r3, [r7, #4]
 800e4a8:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800e4ac:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800e4b0:	687b      	ldr	r3, [r7, #4]
 800e4b2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800e4b6:	69db      	ldr	r3, [r3, #28]
 800e4b8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800e4bc:	f000 8087 	beq.w	800e5ce <HAL_UART_IRQHandler+0x542>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800e4c0:	687b      	ldr	r3, [r7, #4]
 800e4c2:	681b      	ldr	r3, [r3, #0]
 800e4c4:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e4c8:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800e4cc:	e853 3f00 	ldrex	r3, [r3]
 800e4d0:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 800e4d4:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800e4d8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800e4dc:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800e4e0:	687b      	ldr	r3, [r7, #4]
 800e4e2:	681b      	ldr	r3, [r3, #0]
 800e4e4:	461a      	mov	r2, r3
 800e4e6:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800e4ea:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800e4ee:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e4f2:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 800e4f6:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800e4fa:	e841 2300 	strex	r3, r2, [r1]
 800e4fe:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 800e502:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800e506:	2b00      	cmp	r3, #0
 800e508:	d1da      	bne.n	800e4c0 <HAL_UART_IRQHandler+0x434>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800e50a:	687b      	ldr	r3, [r7, #4]
 800e50c:	681b      	ldr	r3, [r3, #0]
 800e50e:	3308      	adds	r3, #8
 800e510:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e512:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800e514:	e853 3f00 	ldrex	r3, [r3]
 800e518:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800e51a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800e51c:	f023 0301 	bic.w	r3, r3, #1
 800e520:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800e524:	687b      	ldr	r3, [r7, #4]
 800e526:	681b      	ldr	r3, [r3, #0]
 800e528:	3308      	adds	r3, #8
 800e52a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800e52e:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 800e532:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e534:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800e536:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800e53a:	e841 2300 	strex	r3, r2, [r1]
 800e53e:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 800e540:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800e542:	2b00      	cmp	r3, #0
 800e544:	d1e1      	bne.n	800e50a <HAL_UART_IRQHandler+0x47e>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800e546:	687b      	ldr	r3, [r7, #4]
 800e548:	681b      	ldr	r3, [r3, #0]
 800e54a:	3308      	adds	r3, #8
 800e54c:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e54e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800e550:	e853 3f00 	ldrex	r3, [r3]
 800e554:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800e556:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800e558:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800e55c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800e560:	687b      	ldr	r3, [r7, #4]
 800e562:	681b      	ldr	r3, [r3, #0]
 800e564:	3308      	adds	r3, #8
 800e566:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800e56a:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800e56c:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e56e:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800e570:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800e572:	e841 2300 	strex	r3, r2, [r1]
 800e576:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800e578:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800e57a:	2b00      	cmp	r3, #0
 800e57c:	d1e3      	bne.n	800e546 <HAL_UART_IRQHandler+0x4ba>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800e57e:	687b      	ldr	r3, [r7, #4]
 800e580:	2220      	movs	r2, #32
 800e582:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800e586:	687b      	ldr	r3, [r7, #4]
 800e588:	2200      	movs	r2, #0
 800e58a:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800e58c:	687b      	ldr	r3, [r7, #4]
 800e58e:	681b      	ldr	r3, [r3, #0]
 800e590:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e592:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800e594:	e853 3f00 	ldrex	r3, [r3]
 800e598:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800e59a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800e59c:	f023 0310 	bic.w	r3, r3, #16
 800e5a0:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800e5a4:	687b      	ldr	r3, [r7, #4]
 800e5a6:	681b      	ldr	r3, [r3, #0]
 800e5a8:	461a      	mov	r2, r3
 800e5aa:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800e5ae:	65bb      	str	r3, [r7, #88]	@ 0x58
 800e5b0:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e5b2:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800e5b4:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800e5b6:	e841 2300 	strex	r3, r2, [r1]
 800e5ba:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800e5bc:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800e5be:	2b00      	cmp	r3, #0
 800e5c0:	d1e4      	bne.n	800e58c <HAL_UART_IRQHandler+0x500>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800e5c2:	687b      	ldr	r3, [r7, #4]
 800e5c4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800e5c8:	4618      	mov	r0, r3
 800e5ca:	f7f8 f937 	bl	800683c <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800e5ce:	687b      	ldr	r3, [r7, #4]
 800e5d0:	2202      	movs	r2, #2
 800e5d2:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800e5d4:	687b      	ldr	r3, [r7, #4]
 800e5d6:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 800e5da:	687b      	ldr	r3, [r7, #4]
 800e5dc:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800e5e0:	b29b      	uxth	r3, r3
 800e5e2:	1ad3      	subs	r3, r2, r3
 800e5e4:	b29b      	uxth	r3, r3
 800e5e6:	4619      	mov	r1, r3
 800e5e8:	6878      	ldr	r0, [r7, #4]
 800e5ea:	f000 f92f 	bl	800e84c <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 800e5ee:	e119      	b.n	800e824 <HAL_UART_IRQHandler+0x798>
        if (nb_remaining_rx_data == huart->RxXferSize)
 800e5f0:	687b      	ldr	r3, [r7, #4]
 800e5f2:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800e5f6:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800e5fa:	429a      	cmp	r2, r3
 800e5fc:	f040 8112 	bne.w	800e824 <HAL_UART_IRQHandler+0x798>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 800e600:	687b      	ldr	r3, [r7, #4]
 800e602:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800e606:	69db      	ldr	r3, [r3, #28]
 800e608:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800e60c:	f040 810a 	bne.w	800e824 <HAL_UART_IRQHandler+0x798>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800e610:	687b      	ldr	r3, [r7, #4]
 800e612:	2202      	movs	r2, #2
 800e614:	671a      	str	r2, [r3, #112]	@ 0x70
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800e616:	687b      	ldr	r3, [r7, #4]
 800e618:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800e61c:	4619      	mov	r1, r3
 800e61e:	6878      	ldr	r0, [r7, #4]
 800e620:	f000 f914 	bl	800e84c <HAL_UARTEx_RxEventCallback>
      return;
 800e624:	e0fe      	b.n	800e824 <HAL_UART_IRQHandler+0x798>
 800e626:	bf00      	nop
 800e628:	40020010 	.word	0x40020010
 800e62c:	40020028 	.word	0x40020028
 800e630:	40020040 	.word	0x40020040
 800e634:	40020058 	.word	0x40020058
 800e638:	40020070 	.word	0x40020070
 800e63c:	40020088 	.word	0x40020088
 800e640:	400200a0 	.word	0x400200a0
 800e644:	400200b8 	.word	0x400200b8
 800e648:	40020410 	.word	0x40020410
 800e64c:	40020428 	.word	0x40020428
 800e650:	40020440 	.word	0x40020440
 800e654:	40020458 	.word	0x40020458
 800e658:	40020470 	.word	0x40020470
 800e65c:	40020488 	.word	0x40020488
 800e660:	400204a0 	.word	0x400204a0
 800e664:	400204b8 	.word	0x400204b8
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800e668:	687b      	ldr	r3, [r7, #4]
 800e66a:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 800e66e:	687b      	ldr	r3, [r7, #4]
 800e670:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800e674:	b29b      	uxth	r3, r3
 800e676:	1ad3      	subs	r3, r2, r3
 800e678:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 800e67c:	687b      	ldr	r3, [r7, #4]
 800e67e:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800e682:	b29b      	uxth	r3, r3
 800e684:	2b00      	cmp	r3, #0
 800e686:	f000 80cf 	beq.w	800e828 <HAL_UART_IRQHandler+0x79c>
          && (nb_rx_data > 0U))
 800e68a:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800e68e:	2b00      	cmp	r3, #0
 800e690:	f000 80ca 	beq.w	800e828 <HAL_UART_IRQHandler+0x79c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800e694:	687b      	ldr	r3, [r7, #4]
 800e696:	681b      	ldr	r3, [r3, #0]
 800e698:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e69a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e69c:	e853 3f00 	ldrex	r3, [r3]
 800e6a0:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800e6a2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e6a4:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800e6a8:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800e6ac:	687b      	ldr	r3, [r7, #4]
 800e6ae:	681b      	ldr	r3, [r3, #0]
 800e6b0:	461a      	mov	r2, r3
 800e6b2:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800e6b6:	647b      	str	r3, [r7, #68]	@ 0x44
 800e6b8:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e6ba:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800e6bc:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800e6be:	e841 2300 	strex	r3, r2, [r1]
 800e6c2:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800e6c4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800e6c6:	2b00      	cmp	r3, #0
 800e6c8:	d1e4      	bne.n	800e694 <HAL_UART_IRQHandler+0x608>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800e6ca:	687b      	ldr	r3, [r7, #4]
 800e6cc:	681b      	ldr	r3, [r3, #0]
 800e6ce:	3308      	adds	r3, #8
 800e6d0:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e6d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e6d4:	e853 3f00 	ldrex	r3, [r3]
 800e6d8:	623b      	str	r3, [r7, #32]
   return(result);
 800e6da:	6a3a      	ldr	r2, [r7, #32]
 800e6dc:	4b55      	ldr	r3, [pc, #340]	@ (800e834 <HAL_UART_IRQHandler+0x7a8>)
 800e6de:	4013      	ands	r3, r2
 800e6e0:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800e6e4:	687b      	ldr	r3, [r7, #4]
 800e6e6:	681b      	ldr	r3, [r3, #0]
 800e6e8:	3308      	adds	r3, #8
 800e6ea:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 800e6ee:	633a      	str	r2, [r7, #48]	@ 0x30
 800e6f0:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e6f2:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800e6f4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800e6f6:	e841 2300 	strex	r3, r2, [r1]
 800e6fa:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800e6fc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e6fe:	2b00      	cmp	r3, #0
 800e700:	d1e3      	bne.n	800e6ca <HAL_UART_IRQHandler+0x63e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800e702:	687b      	ldr	r3, [r7, #4]
 800e704:	2220      	movs	r2, #32
 800e706:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800e70a:	687b      	ldr	r3, [r7, #4]
 800e70c:	2200      	movs	r2, #0
 800e70e:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800e710:	687b      	ldr	r3, [r7, #4]
 800e712:	2200      	movs	r2, #0
 800e714:	675a      	str	r2, [r3, #116]	@ 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800e716:	687b      	ldr	r3, [r7, #4]
 800e718:	681b      	ldr	r3, [r3, #0]
 800e71a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e71c:	693b      	ldr	r3, [r7, #16]
 800e71e:	e853 3f00 	ldrex	r3, [r3]
 800e722:	60fb      	str	r3, [r7, #12]
   return(result);
 800e724:	68fb      	ldr	r3, [r7, #12]
 800e726:	f023 0310 	bic.w	r3, r3, #16
 800e72a:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800e72e:	687b      	ldr	r3, [r7, #4]
 800e730:	681b      	ldr	r3, [r3, #0]
 800e732:	461a      	mov	r2, r3
 800e734:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800e738:	61fb      	str	r3, [r7, #28]
 800e73a:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e73c:	69b9      	ldr	r1, [r7, #24]
 800e73e:	69fa      	ldr	r2, [r7, #28]
 800e740:	e841 2300 	strex	r3, r2, [r1]
 800e744:	617b      	str	r3, [r7, #20]
   return(result);
 800e746:	697b      	ldr	r3, [r7, #20]
 800e748:	2b00      	cmp	r3, #0
 800e74a:	d1e4      	bne.n	800e716 <HAL_UART_IRQHandler+0x68a>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800e74c:	687b      	ldr	r3, [r7, #4]
 800e74e:	2202      	movs	r2, #2
 800e750:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800e752:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800e756:	4619      	mov	r1, r3
 800e758:	6878      	ldr	r0, [r7, #4]
 800e75a:	f000 f877 	bl	800e84c <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800e75e:	e063      	b.n	800e828 <HAL_UART_IRQHandler+0x79c>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 800e760:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800e764:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800e768:	2b00      	cmp	r3, #0
 800e76a:	d00e      	beq.n	800e78a <HAL_UART_IRQHandler+0x6fe>
 800e76c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800e770:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800e774:	2b00      	cmp	r3, #0
 800e776:	d008      	beq.n	800e78a <HAL_UART_IRQHandler+0x6fe>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800e778:	687b      	ldr	r3, [r7, #4]
 800e77a:	681b      	ldr	r3, [r3, #0]
 800e77c:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 800e780:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 800e782:	6878      	ldr	r0, [r7, #4]
 800e784:	f002 f818 	bl	80107b8 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800e788:	e051      	b.n	800e82e <HAL_UART_IRQHandler+0x7a2>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 800e78a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800e78e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800e792:	2b00      	cmp	r3, #0
 800e794:	d014      	beq.n	800e7c0 <HAL_UART_IRQHandler+0x734>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 800e796:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800e79a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800e79e:	2b00      	cmp	r3, #0
 800e7a0:	d105      	bne.n	800e7ae <HAL_UART_IRQHandler+0x722>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 800e7a2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800e7a6:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800e7aa:	2b00      	cmp	r3, #0
 800e7ac:	d008      	beq.n	800e7c0 <HAL_UART_IRQHandler+0x734>
  {
    if (huart->TxISR != NULL)
 800e7ae:	687b      	ldr	r3, [r7, #4]
 800e7b0:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800e7b2:	2b00      	cmp	r3, #0
 800e7b4:	d03a      	beq.n	800e82c <HAL_UART_IRQHandler+0x7a0>
    {
      huart->TxISR(huart);
 800e7b6:	687b      	ldr	r3, [r7, #4]
 800e7b8:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800e7ba:	6878      	ldr	r0, [r7, #4]
 800e7bc:	4798      	blx	r3
    }
    return;
 800e7be:	e035      	b.n	800e82c <HAL_UART_IRQHandler+0x7a0>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800e7c0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800e7c4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800e7c8:	2b00      	cmp	r3, #0
 800e7ca:	d009      	beq.n	800e7e0 <HAL_UART_IRQHandler+0x754>
 800e7cc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800e7d0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800e7d4:	2b00      	cmp	r3, #0
 800e7d6:	d003      	beq.n	800e7e0 <HAL_UART_IRQHandler+0x754>
  {
    UART_EndTransmit_IT(huart);
 800e7d8:	6878      	ldr	r0, [r7, #4]
 800e7da:	f001 faa1 	bl	800fd20 <UART_EndTransmit_IT>
    return;
 800e7de:	e026      	b.n	800e82e <HAL_UART_IRQHandler+0x7a2>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 800e7e0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800e7e4:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800e7e8:	2b00      	cmp	r3, #0
 800e7ea:	d009      	beq.n	800e800 <HAL_UART_IRQHandler+0x774>
 800e7ec:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800e7f0:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 800e7f4:	2b00      	cmp	r3, #0
 800e7f6:	d003      	beq.n	800e800 <HAL_UART_IRQHandler+0x774>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 800e7f8:	6878      	ldr	r0, [r7, #4]
 800e7fa:	f001 fff1 	bl	80107e0 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800e7fe:	e016      	b.n	800e82e <HAL_UART_IRQHandler+0x7a2>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 800e800:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800e804:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800e808:	2b00      	cmp	r3, #0
 800e80a:	d010      	beq.n	800e82e <HAL_UART_IRQHandler+0x7a2>
 800e80c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800e810:	2b00      	cmp	r3, #0
 800e812:	da0c      	bge.n	800e82e <HAL_UART_IRQHandler+0x7a2>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 800e814:	6878      	ldr	r0, [r7, #4]
 800e816:	f001 ffd9 	bl	80107cc <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800e81a:	e008      	b.n	800e82e <HAL_UART_IRQHandler+0x7a2>
      return;
 800e81c:	bf00      	nop
 800e81e:	e006      	b.n	800e82e <HAL_UART_IRQHandler+0x7a2>
    return;
 800e820:	bf00      	nop
 800e822:	e004      	b.n	800e82e <HAL_UART_IRQHandler+0x7a2>
      return;
 800e824:	bf00      	nop
 800e826:	e002      	b.n	800e82e <HAL_UART_IRQHandler+0x7a2>
      return;
 800e828:	bf00      	nop
 800e82a:	e000      	b.n	800e82e <HAL_UART_IRQHandler+0x7a2>
    return;
 800e82c:	bf00      	nop
  }
}
 800e82e:	37e8      	adds	r7, #232	@ 0xe8
 800e830:	46bd      	mov	sp, r7
 800e832:	bd80      	pop	{r7, pc}
 800e834:	effffffe 	.word	0xeffffffe

0800e838 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800e838:	b480      	push	{r7}
 800e83a:	b083      	sub	sp, #12
 800e83c:	af00      	add	r7, sp, #0
 800e83e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 800e840:	bf00      	nop
 800e842:	370c      	adds	r7, #12
 800e844:	46bd      	mov	sp, r7
 800e846:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e84a:	4770      	bx	lr

0800e84c <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800e84c:	b480      	push	{r7}
 800e84e:	b083      	sub	sp, #12
 800e850:	af00      	add	r7, sp, #0
 800e852:	6078      	str	r0, [r7, #4]
 800e854:	460b      	mov	r3, r1
 800e856:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800e858:	bf00      	nop
 800e85a:	370c      	adds	r7, #12
 800e85c:	46bd      	mov	sp, r7
 800e85e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e862:	4770      	bx	lr

0800e864 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800e864:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800e868:	b092      	sub	sp, #72	@ 0x48
 800e86a:	af00      	add	r7, sp, #0
 800e86c:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800e86e:	2300      	movs	r3, #0
 800e870:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800e874:	697b      	ldr	r3, [r7, #20]
 800e876:	689a      	ldr	r2, [r3, #8]
 800e878:	697b      	ldr	r3, [r7, #20]
 800e87a:	691b      	ldr	r3, [r3, #16]
 800e87c:	431a      	orrs	r2, r3
 800e87e:	697b      	ldr	r3, [r7, #20]
 800e880:	695b      	ldr	r3, [r3, #20]
 800e882:	431a      	orrs	r2, r3
 800e884:	697b      	ldr	r3, [r7, #20]
 800e886:	69db      	ldr	r3, [r3, #28]
 800e888:	4313      	orrs	r3, r2
 800e88a:	647b      	str	r3, [r7, #68]	@ 0x44
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800e88c:	697b      	ldr	r3, [r7, #20]
 800e88e:	681b      	ldr	r3, [r3, #0]
 800e890:	681a      	ldr	r2, [r3, #0]
 800e892:	4bbe      	ldr	r3, [pc, #760]	@ (800eb8c <UART_SetConfig+0x328>)
 800e894:	4013      	ands	r3, r2
 800e896:	697a      	ldr	r2, [r7, #20]
 800e898:	6812      	ldr	r2, [r2, #0]
 800e89a:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800e89c:	430b      	orrs	r3, r1
 800e89e:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800e8a0:	697b      	ldr	r3, [r7, #20]
 800e8a2:	681b      	ldr	r3, [r3, #0]
 800e8a4:	685b      	ldr	r3, [r3, #4]
 800e8a6:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800e8aa:	697b      	ldr	r3, [r7, #20]
 800e8ac:	68da      	ldr	r2, [r3, #12]
 800e8ae:	697b      	ldr	r3, [r7, #20]
 800e8b0:	681b      	ldr	r3, [r3, #0]
 800e8b2:	430a      	orrs	r2, r1
 800e8b4:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800e8b6:	697b      	ldr	r3, [r7, #20]
 800e8b8:	699b      	ldr	r3, [r3, #24]
 800e8ba:	647b      	str	r3, [r7, #68]	@ 0x44

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800e8bc:	697b      	ldr	r3, [r7, #20]
 800e8be:	681b      	ldr	r3, [r3, #0]
 800e8c0:	4ab3      	ldr	r2, [pc, #716]	@ (800eb90 <UART_SetConfig+0x32c>)
 800e8c2:	4293      	cmp	r3, r2
 800e8c4:	d004      	beq.n	800e8d0 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800e8c6:	697b      	ldr	r3, [r7, #20]
 800e8c8:	6a1b      	ldr	r3, [r3, #32]
 800e8ca:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800e8cc:	4313      	orrs	r3, r2
 800e8ce:	647b      	str	r3, [r7, #68]	@ 0x44
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800e8d0:	697b      	ldr	r3, [r7, #20]
 800e8d2:	681b      	ldr	r3, [r3, #0]
 800e8d4:	689a      	ldr	r2, [r3, #8]
 800e8d6:	4baf      	ldr	r3, [pc, #700]	@ (800eb94 <UART_SetConfig+0x330>)
 800e8d8:	4013      	ands	r3, r2
 800e8da:	697a      	ldr	r2, [r7, #20]
 800e8dc:	6812      	ldr	r2, [r2, #0]
 800e8de:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800e8e0:	430b      	orrs	r3, r1
 800e8e2:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800e8e4:	697b      	ldr	r3, [r7, #20]
 800e8e6:	681b      	ldr	r3, [r3, #0]
 800e8e8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e8ea:	f023 010f 	bic.w	r1, r3, #15
 800e8ee:	697b      	ldr	r3, [r7, #20]
 800e8f0:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800e8f2:	697b      	ldr	r3, [r7, #20]
 800e8f4:	681b      	ldr	r3, [r3, #0]
 800e8f6:	430a      	orrs	r2, r1
 800e8f8:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800e8fa:	697b      	ldr	r3, [r7, #20]
 800e8fc:	681b      	ldr	r3, [r3, #0]
 800e8fe:	4aa6      	ldr	r2, [pc, #664]	@ (800eb98 <UART_SetConfig+0x334>)
 800e900:	4293      	cmp	r3, r2
 800e902:	d177      	bne.n	800e9f4 <UART_SetConfig+0x190>
 800e904:	4ba5      	ldr	r3, [pc, #660]	@ (800eb9c <UART_SetConfig+0x338>)
 800e906:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800e908:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800e90c:	2b28      	cmp	r3, #40	@ 0x28
 800e90e:	d86d      	bhi.n	800e9ec <UART_SetConfig+0x188>
 800e910:	a201      	add	r2, pc, #4	@ (adr r2, 800e918 <UART_SetConfig+0xb4>)
 800e912:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e916:	bf00      	nop
 800e918:	0800e9bd 	.word	0x0800e9bd
 800e91c:	0800e9ed 	.word	0x0800e9ed
 800e920:	0800e9ed 	.word	0x0800e9ed
 800e924:	0800e9ed 	.word	0x0800e9ed
 800e928:	0800e9ed 	.word	0x0800e9ed
 800e92c:	0800e9ed 	.word	0x0800e9ed
 800e930:	0800e9ed 	.word	0x0800e9ed
 800e934:	0800e9ed 	.word	0x0800e9ed
 800e938:	0800e9c5 	.word	0x0800e9c5
 800e93c:	0800e9ed 	.word	0x0800e9ed
 800e940:	0800e9ed 	.word	0x0800e9ed
 800e944:	0800e9ed 	.word	0x0800e9ed
 800e948:	0800e9ed 	.word	0x0800e9ed
 800e94c:	0800e9ed 	.word	0x0800e9ed
 800e950:	0800e9ed 	.word	0x0800e9ed
 800e954:	0800e9ed 	.word	0x0800e9ed
 800e958:	0800e9cd 	.word	0x0800e9cd
 800e95c:	0800e9ed 	.word	0x0800e9ed
 800e960:	0800e9ed 	.word	0x0800e9ed
 800e964:	0800e9ed 	.word	0x0800e9ed
 800e968:	0800e9ed 	.word	0x0800e9ed
 800e96c:	0800e9ed 	.word	0x0800e9ed
 800e970:	0800e9ed 	.word	0x0800e9ed
 800e974:	0800e9ed 	.word	0x0800e9ed
 800e978:	0800e9d5 	.word	0x0800e9d5
 800e97c:	0800e9ed 	.word	0x0800e9ed
 800e980:	0800e9ed 	.word	0x0800e9ed
 800e984:	0800e9ed 	.word	0x0800e9ed
 800e988:	0800e9ed 	.word	0x0800e9ed
 800e98c:	0800e9ed 	.word	0x0800e9ed
 800e990:	0800e9ed 	.word	0x0800e9ed
 800e994:	0800e9ed 	.word	0x0800e9ed
 800e998:	0800e9dd 	.word	0x0800e9dd
 800e99c:	0800e9ed 	.word	0x0800e9ed
 800e9a0:	0800e9ed 	.word	0x0800e9ed
 800e9a4:	0800e9ed 	.word	0x0800e9ed
 800e9a8:	0800e9ed 	.word	0x0800e9ed
 800e9ac:	0800e9ed 	.word	0x0800e9ed
 800e9b0:	0800e9ed 	.word	0x0800e9ed
 800e9b4:	0800e9ed 	.word	0x0800e9ed
 800e9b8:	0800e9e5 	.word	0x0800e9e5
 800e9bc:	2301      	movs	r3, #1
 800e9be:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e9c2:	e222      	b.n	800ee0a <UART_SetConfig+0x5a6>
 800e9c4:	2304      	movs	r3, #4
 800e9c6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e9ca:	e21e      	b.n	800ee0a <UART_SetConfig+0x5a6>
 800e9cc:	2308      	movs	r3, #8
 800e9ce:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e9d2:	e21a      	b.n	800ee0a <UART_SetConfig+0x5a6>
 800e9d4:	2310      	movs	r3, #16
 800e9d6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e9da:	e216      	b.n	800ee0a <UART_SetConfig+0x5a6>
 800e9dc:	2320      	movs	r3, #32
 800e9de:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e9e2:	e212      	b.n	800ee0a <UART_SetConfig+0x5a6>
 800e9e4:	2340      	movs	r3, #64	@ 0x40
 800e9e6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e9ea:	e20e      	b.n	800ee0a <UART_SetConfig+0x5a6>
 800e9ec:	2380      	movs	r3, #128	@ 0x80
 800e9ee:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e9f2:	e20a      	b.n	800ee0a <UART_SetConfig+0x5a6>
 800e9f4:	697b      	ldr	r3, [r7, #20]
 800e9f6:	681b      	ldr	r3, [r3, #0]
 800e9f8:	4a69      	ldr	r2, [pc, #420]	@ (800eba0 <UART_SetConfig+0x33c>)
 800e9fa:	4293      	cmp	r3, r2
 800e9fc:	d130      	bne.n	800ea60 <UART_SetConfig+0x1fc>
 800e9fe:	4b67      	ldr	r3, [pc, #412]	@ (800eb9c <UART_SetConfig+0x338>)
 800ea00:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800ea02:	f003 0307 	and.w	r3, r3, #7
 800ea06:	2b05      	cmp	r3, #5
 800ea08:	d826      	bhi.n	800ea58 <UART_SetConfig+0x1f4>
 800ea0a:	a201      	add	r2, pc, #4	@ (adr r2, 800ea10 <UART_SetConfig+0x1ac>)
 800ea0c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ea10:	0800ea29 	.word	0x0800ea29
 800ea14:	0800ea31 	.word	0x0800ea31
 800ea18:	0800ea39 	.word	0x0800ea39
 800ea1c:	0800ea41 	.word	0x0800ea41
 800ea20:	0800ea49 	.word	0x0800ea49
 800ea24:	0800ea51 	.word	0x0800ea51
 800ea28:	2300      	movs	r3, #0
 800ea2a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ea2e:	e1ec      	b.n	800ee0a <UART_SetConfig+0x5a6>
 800ea30:	2304      	movs	r3, #4
 800ea32:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ea36:	e1e8      	b.n	800ee0a <UART_SetConfig+0x5a6>
 800ea38:	2308      	movs	r3, #8
 800ea3a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ea3e:	e1e4      	b.n	800ee0a <UART_SetConfig+0x5a6>
 800ea40:	2310      	movs	r3, #16
 800ea42:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ea46:	e1e0      	b.n	800ee0a <UART_SetConfig+0x5a6>
 800ea48:	2320      	movs	r3, #32
 800ea4a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ea4e:	e1dc      	b.n	800ee0a <UART_SetConfig+0x5a6>
 800ea50:	2340      	movs	r3, #64	@ 0x40
 800ea52:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ea56:	e1d8      	b.n	800ee0a <UART_SetConfig+0x5a6>
 800ea58:	2380      	movs	r3, #128	@ 0x80
 800ea5a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ea5e:	e1d4      	b.n	800ee0a <UART_SetConfig+0x5a6>
 800ea60:	697b      	ldr	r3, [r7, #20]
 800ea62:	681b      	ldr	r3, [r3, #0]
 800ea64:	4a4f      	ldr	r2, [pc, #316]	@ (800eba4 <UART_SetConfig+0x340>)
 800ea66:	4293      	cmp	r3, r2
 800ea68:	d130      	bne.n	800eacc <UART_SetConfig+0x268>
 800ea6a:	4b4c      	ldr	r3, [pc, #304]	@ (800eb9c <UART_SetConfig+0x338>)
 800ea6c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800ea6e:	f003 0307 	and.w	r3, r3, #7
 800ea72:	2b05      	cmp	r3, #5
 800ea74:	d826      	bhi.n	800eac4 <UART_SetConfig+0x260>
 800ea76:	a201      	add	r2, pc, #4	@ (adr r2, 800ea7c <UART_SetConfig+0x218>)
 800ea78:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ea7c:	0800ea95 	.word	0x0800ea95
 800ea80:	0800ea9d 	.word	0x0800ea9d
 800ea84:	0800eaa5 	.word	0x0800eaa5
 800ea88:	0800eaad 	.word	0x0800eaad
 800ea8c:	0800eab5 	.word	0x0800eab5
 800ea90:	0800eabd 	.word	0x0800eabd
 800ea94:	2300      	movs	r3, #0
 800ea96:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ea9a:	e1b6      	b.n	800ee0a <UART_SetConfig+0x5a6>
 800ea9c:	2304      	movs	r3, #4
 800ea9e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800eaa2:	e1b2      	b.n	800ee0a <UART_SetConfig+0x5a6>
 800eaa4:	2308      	movs	r3, #8
 800eaa6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800eaaa:	e1ae      	b.n	800ee0a <UART_SetConfig+0x5a6>
 800eaac:	2310      	movs	r3, #16
 800eaae:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800eab2:	e1aa      	b.n	800ee0a <UART_SetConfig+0x5a6>
 800eab4:	2320      	movs	r3, #32
 800eab6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800eaba:	e1a6      	b.n	800ee0a <UART_SetConfig+0x5a6>
 800eabc:	2340      	movs	r3, #64	@ 0x40
 800eabe:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800eac2:	e1a2      	b.n	800ee0a <UART_SetConfig+0x5a6>
 800eac4:	2380      	movs	r3, #128	@ 0x80
 800eac6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800eaca:	e19e      	b.n	800ee0a <UART_SetConfig+0x5a6>
 800eacc:	697b      	ldr	r3, [r7, #20]
 800eace:	681b      	ldr	r3, [r3, #0]
 800ead0:	4a35      	ldr	r2, [pc, #212]	@ (800eba8 <UART_SetConfig+0x344>)
 800ead2:	4293      	cmp	r3, r2
 800ead4:	d130      	bne.n	800eb38 <UART_SetConfig+0x2d4>
 800ead6:	4b31      	ldr	r3, [pc, #196]	@ (800eb9c <UART_SetConfig+0x338>)
 800ead8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800eada:	f003 0307 	and.w	r3, r3, #7
 800eade:	2b05      	cmp	r3, #5
 800eae0:	d826      	bhi.n	800eb30 <UART_SetConfig+0x2cc>
 800eae2:	a201      	add	r2, pc, #4	@ (adr r2, 800eae8 <UART_SetConfig+0x284>)
 800eae4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800eae8:	0800eb01 	.word	0x0800eb01
 800eaec:	0800eb09 	.word	0x0800eb09
 800eaf0:	0800eb11 	.word	0x0800eb11
 800eaf4:	0800eb19 	.word	0x0800eb19
 800eaf8:	0800eb21 	.word	0x0800eb21
 800eafc:	0800eb29 	.word	0x0800eb29
 800eb00:	2300      	movs	r3, #0
 800eb02:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800eb06:	e180      	b.n	800ee0a <UART_SetConfig+0x5a6>
 800eb08:	2304      	movs	r3, #4
 800eb0a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800eb0e:	e17c      	b.n	800ee0a <UART_SetConfig+0x5a6>
 800eb10:	2308      	movs	r3, #8
 800eb12:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800eb16:	e178      	b.n	800ee0a <UART_SetConfig+0x5a6>
 800eb18:	2310      	movs	r3, #16
 800eb1a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800eb1e:	e174      	b.n	800ee0a <UART_SetConfig+0x5a6>
 800eb20:	2320      	movs	r3, #32
 800eb22:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800eb26:	e170      	b.n	800ee0a <UART_SetConfig+0x5a6>
 800eb28:	2340      	movs	r3, #64	@ 0x40
 800eb2a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800eb2e:	e16c      	b.n	800ee0a <UART_SetConfig+0x5a6>
 800eb30:	2380      	movs	r3, #128	@ 0x80
 800eb32:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800eb36:	e168      	b.n	800ee0a <UART_SetConfig+0x5a6>
 800eb38:	697b      	ldr	r3, [r7, #20]
 800eb3a:	681b      	ldr	r3, [r3, #0]
 800eb3c:	4a1b      	ldr	r2, [pc, #108]	@ (800ebac <UART_SetConfig+0x348>)
 800eb3e:	4293      	cmp	r3, r2
 800eb40:	d142      	bne.n	800ebc8 <UART_SetConfig+0x364>
 800eb42:	4b16      	ldr	r3, [pc, #88]	@ (800eb9c <UART_SetConfig+0x338>)
 800eb44:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800eb46:	f003 0307 	and.w	r3, r3, #7
 800eb4a:	2b05      	cmp	r3, #5
 800eb4c:	d838      	bhi.n	800ebc0 <UART_SetConfig+0x35c>
 800eb4e:	a201      	add	r2, pc, #4	@ (adr r2, 800eb54 <UART_SetConfig+0x2f0>)
 800eb50:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800eb54:	0800eb6d 	.word	0x0800eb6d
 800eb58:	0800eb75 	.word	0x0800eb75
 800eb5c:	0800eb7d 	.word	0x0800eb7d
 800eb60:	0800eb85 	.word	0x0800eb85
 800eb64:	0800ebb1 	.word	0x0800ebb1
 800eb68:	0800ebb9 	.word	0x0800ebb9
 800eb6c:	2300      	movs	r3, #0
 800eb6e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800eb72:	e14a      	b.n	800ee0a <UART_SetConfig+0x5a6>
 800eb74:	2304      	movs	r3, #4
 800eb76:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800eb7a:	e146      	b.n	800ee0a <UART_SetConfig+0x5a6>
 800eb7c:	2308      	movs	r3, #8
 800eb7e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800eb82:	e142      	b.n	800ee0a <UART_SetConfig+0x5a6>
 800eb84:	2310      	movs	r3, #16
 800eb86:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800eb8a:	e13e      	b.n	800ee0a <UART_SetConfig+0x5a6>
 800eb8c:	cfff69f3 	.word	0xcfff69f3
 800eb90:	58000c00 	.word	0x58000c00
 800eb94:	11fff4ff 	.word	0x11fff4ff
 800eb98:	40011000 	.word	0x40011000
 800eb9c:	58024400 	.word	0x58024400
 800eba0:	40004400 	.word	0x40004400
 800eba4:	40004800 	.word	0x40004800
 800eba8:	40004c00 	.word	0x40004c00
 800ebac:	40005000 	.word	0x40005000
 800ebb0:	2320      	movs	r3, #32
 800ebb2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ebb6:	e128      	b.n	800ee0a <UART_SetConfig+0x5a6>
 800ebb8:	2340      	movs	r3, #64	@ 0x40
 800ebba:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ebbe:	e124      	b.n	800ee0a <UART_SetConfig+0x5a6>
 800ebc0:	2380      	movs	r3, #128	@ 0x80
 800ebc2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ebc6:	e120      	b.n	800ee0a <UART_SetConfig+0x5a6>
 800ebc8:	697b      	ldr	r3, [r7, #20]
 800ebca:	681b      	ldr	r3, [r3, #0]
 800ebcc:	4acb      	ldr	r2, [pc, #812]	@ (800eefc <UART_SetConfig+0x698>)
 800ebce:	4293      	cmp	r3, r2
 800ebd0:	d176      	bne.n	800ecc0 <UART_SetConfig+0x45c>
 800ebd2:	4bcb      	ldr	r3, [pc, #812]	@ (800ef00 <UART_SetConfig+0x69c>)
 800ebd4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800ebd6:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800ebda:	2b28      	cmp	r3, #40	@ 0x28
 800ebdc:	d86c      	bhi.n	800ecb8 <UART_SetConfig+0x454>
 800ebde:	a201      	add	r2, pc, #4	@ (adr r2, 800ebe4 <UART_SetConfig+0x380>)
 800ebe0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ebe4:	0800ec89 	.word	0x0800ec89
 800ebe8:	0800ecb9 	.word	0x0800ecb9
 800ebec:	0800ecb9 	.word	0x0800ecb9
 800ebf0:	0800ecb9 	.word	0x0800ecb9
 800ebf4:	0800ecb9 	.word	0x0800ecb9
 800ebf8:	0800ecb9 	.word	0x0800ecb9
 800ebfc:	0800ecb9 	.word	0x0800ecb9
 800ec00:	0800ecb9 	.word	0x0800ecb9
 800ec04:	0800ec91 	.word	0x0800ec91
 800ec08:	0800ecb9 	.word	0x0800ecb9
 800ec0c:	0800ecb9 	.word	0x0800ecb9
 800ec10:	0800ecb9 	.word	0x0800ecb9
 800ec14:	0800ecb9 	.word	0x0800ecb9
 800ec18:	0800ecb9 	.word	0x0800ecb9
 800ec1c:	0800ecb9 	.word	0x0800ecb9
 800ec20:	0800ecb9 	.word	0x0800ecb9
 800ec24:	0800ec99 	.word	0x0800ec99
 800ec28:	0800ecb9 	.word	0x0800ecb9
 800ec2c:	0800ecb9 	.word	0x0800ecb9
 800ec30:	0800ecb9 	.word	0x0800ecb9
 800ec34:	0800ecb9 	.word	0x0800ecb9
 800ec38:	0800ecb9 	.word	0x0800ecb9
 800ec3c:	0800ecb9 	.word	0x0800ecb9
 800ec40:	0800ecb9 	.word	0x0800ecb9
 800ec44:	0800eca1 	.word	0x0800eca1
 800ec48:	0800ecb9 	.word	0x0800ecb9
 800ec4c:	0800ecb9 	.word	0x0800ecb9
 800ec50:	0800ecb9 	.word	0x0800ecb9
 800ec54:	0800ecb9 	.word	0x0800ecb9
 800ec58:	0800ecb9 	.word	0x0800ecb9
 800ec5c:	0800ecb9 	.word	0x0800ecb9
 800ec60:	0800ecb9 	.word	0x0800ecb9
 800ec64:	0800eca9 	.word	0x0800eca9
 800ec68:	0800ecb9 	.word	0x0800ecb9
 800ec6c:	0800ecb9 	.word	0x0800ecb9
 800ec70:	0800ecb9 	.word	0x0800ecb9
 800ec74:	0800ecb9 	.word	0x0800ecb9
 800ec78:	0800ecb9 	.word	0x0800ecb9
 800ec7c:	0800ecb9 	.word	0x0800ecb9
 800ec80:	0800ecb9 	.word	0x0800ecb9
 800ec84:	0800ecb1 	.word	0x0800ecb1
 800ec88:	2301      	movs	r3, #1
 800ec8a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ec8e:	e0bc      	b.n	800ee0a <UART_SetConfig+0x5a6>
 800ec90:	2304      	movs	r3, #4
 800ec92:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ec96:	e0b8      	b.n	800ee0a <UART_SetConfig+0x5a6>
 800ec98:	2308      	movs	r3, #8
 800ec9a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ec9e:	e0b4      	b.n	800ee0a <UART_SetConfig+0x5a6>
 800eca0:	2310      	movs	r3, #16
 800eca2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800eca6:	e0b0      	b.n	800ee0a <UART_SetConfig+0x5a6>
 800eca8:	2320      	movs	r3, #32
 800ecaa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ecae:	e0ac      	b.n	800ee0a <UART_SetConfig+0x5a6>
 800ecb0:	2340      	movs	r3, #64	@ 0x40
 800ecb2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ecb6:	e0a8      	b.n	800ee0a <UART_SetConfig+0x5a6>
 800ecb8:	2380      	movs	r3, #128	@ 0x80
 800ecba:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ecbe:	e0a4      	b.n	800ee0a <UART_SetConfig+0x5a6>
 800ecc0:	697b      	ldr	r3, [r7, #20]
 800ecc2:	681b      	ldr	r3, [r3, #0]
 800ecc4:	4a8f      	ldr	r2, [pc, #572]	@ (800ef04 <UART_SetConfig+0x6a0>)
 800ecc6:	4293      	cmp	r3, r2
 800ecc8:	d130      	bne.n	800ed2c <UART_SetConfig+0x4c8>
 800ecca:	4b8d      	ldr	r3, [pc, #564]	@ (800ef00 <UART_SetConfig+0x69c>)
 800eccc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800ecce:	f003 0307 	and.w	r3, r3, #7
 800ecd2:	2b05      	cmp	r3, #5
 800ecd4:	d826      	bhi.n	800ed24 <UART_SetConfig+0x4c0>
 800ecd6:	a201      	add	r2, pc, #4	@ (adr r2, 800ecdc <UART_SetConfig+0x478>)
 800ecd8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ecdc:	0800ecf5 	.word	0x0800ecf5
 800ece0:	0800ecfd 	.word	0x0800ecfd
 800ece4:	0800ed05 	.word	0x0800ed05
 800ece8:	0800ed0d 	.word	0x0800ed0d
 800ecec:	0800ed15 	.word	0x0800ed15
 800ecf0:	0800ed1d 	.word	0x0800ed1d
 800ecf4:	2300      	movs	r3, #0
 800ecf6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ecfa:	e086      	b.n	800ee0a <UART_SetConfig+0x5a6>
 800ecfc:	2304      	movs	r3, #4
 800ecfe:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ed02:	e082      	b.n	800ee0a <UART_SetConfig+0x5a6>
 800ed04:	2308      	movs	r3, #8
 800ed06:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ed0a:	e07e      	b.n	800ee0a <UART_SetConfig+0x5a6>
 800ed0c:	2310      	movs	r3, #16
 800ed0e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ed12:	e07a      	b.n	800ee0a <UART_SetConfig+0x5a6>
 800ed14:	2320      	movs	r3, #32
 800ed16:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ed1a:	e076      	b.n	800ee0a <UART_SetConfig+0x5a6>
 800ed1c:	2340      	movs	r3, #64	@ 0x40
 800ed1e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ed22:	e072      	b.n	800ee0a <UART_SetConfig+0x5a6>
 800ed24:	2380      	movs	r3, #128	@ 0x80
 800ed26:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ed2a:	e06e      	b.n	800ee0a <UART_SetConfig+0x5a6>
 800ed2c:	697b      	ldr	r3, [r7, #20]
 800ed2e:	681b      	ldr	r3, [r3, #0]
 800ed30:	4a75      	ldr	r2, [pc, #468]	@ (800ef08 <UART_SetConfig+0x6a4>)
 800ed32:	4293      	cmp	r3, r2
 800ed34:	d130      	bne.n	800ed98 <UART_SetConfig+0x534>
 800ed36:	4b72      	ldr	r3, [pc, #456]	@ (800ef00 <UART_SetConfig+0x69c>)
 800ed38:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800ed3a:	f003 0307 	and.w	r3, r3, #7
 800ed3e:	2b05      	cmp	r3, #5
 800ed40:	d826      	bhi.n	800ed90 <UART_SetConfig+0x52c>
 800ed42:	a201      	add	r2, pc, #4	@ (adr r2, 800ed48 <UART_SetConfig+0x4e4>)
 800ed44:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ed48:	0800ed61 	.word	0x0800ed61
 800ed4c:	0800ed69 	.word	0x0800ed69
 800ed50:	0800ed71 	.word	0x0800ed71
 800ed54:	0800ed79 	.word	0x0800ed79
 800ed58:	0800ed81 	.word	0x0800ed81
 800ed5c:	0800ed89 	.word	0x0800ed89
 800ed60:	2300      	movs	r3, #0
 800ed62:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ed66:	e050      	b.n	800ee0a <UART_SetConfig+0x5a6>
 800ed68:	2304      	movs	r3, #4
 800ed6a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ed6e:	e04c      	b.n	800ee0a <UART_SetConfig+0x5a6>
 800ed70:	2308      	movs	r3, #8
 800ed72:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ed76:	e048      	b.n	800ee0a <UART_SetConfig+0x5a6>
 800ed78:	2310      	movs	r3, #16
 800ed7a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ed7e:	e044      	b.n	800ee0a <UART_SetConfig+0x5a6>
 800ed80:	2320      	movs	r3, #32
 800ed82:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ed86:	e040      	b.n	800ee0a <UART_SetConfig+0x5a6>
 800ed88:	2340      	movs	r3, #64	@ 0x40
 800ed8a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ed8e:	e03c      	b.n	800ee0a <UART_SetConfig+0x5a6>
 800ed90:	2380      	movs	r3, #128	@ 0x80
 800ed92:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ed96:	e038      	b.n	800ee0a <UART_SetConfig+0x5a6>
 800ed98:	697b      	ldr	r3, [r7, #20]
 800ed9a:	681b      	ldr	r3, [r3, #0]
 800ed9c:	4a5b      	ldr	r2, [pc, #364]	@ (800ef0c <UART_SetConfig+0x6a8>)
 800ed9e:	4293      	cmp	r3, r2
 800eda0:	d130      	bne.n	800ee04 <UART_SetConfig+0x5a0>
 800eda2:	4b57      	ldr	r3, [pc, #348]	@ (800ef00 <UART_SetConfig+0x69c>)
 800eda4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800eda6:	f003 0307 	and.w	r3, r3, #7
 800edaa:	2b05      	cmp	r3, #5
 800edac:	d826      	bhi.n	800edfc <UART_SetConfig+0x598>
 800edae:	a201      	add	r2, pc, #4	@ (adr r2, 800edb4 <UART_SetConfig+0x550>)
 800edb0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800edb4:	0800edcd 	.word	0x0800edcd
 800edb8:	0800edd5 	.word	0x0800edd5
 800edbc:	0800eddd 	.word	0x0800eddd
 800edc0:	0800ede5 	.word	0x0800ede5
 800edc4:	0800eded 	.word	0x0800eded
 800edc8:	0800edf5 	.word	0x0800edf5
 800edcc:	2302      	movs	r3, #2
 800edce:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800edd2:	e01a      	b.n	800ee0a <UART_SetConfig+0x5a6>
 800edd4:	2304      	movs	r3, #4
 800edd6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800edda:	e016      	b.n	800ee0a <UART_SetConfig+0x5a6>
 800eddc:	2308      	movs	r3, #8
 800edde:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ede2:	e012      	b.n	800ee0a <UART_SetConfig+0x5a6>
 800ede4:	2310      	movs	r3, #16
 800ede6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800edea:	e00e      	b.n	800ee0a <UART_SetConfig+0x5a6>
 800edec:	2320      	movs	r3, #32
 800edee:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800edf2:	e00a      	b.n	800ee0a <UART_SetConfig+0x5a6>
 800edf4:	2340      	movs	r3, #64	@ 0x40
 800edf6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800edfa:	e006      	b.n	800ee0a <UART_SetConfig+0x5a6>
 800edfc:	2380      	movs	r3, #128	@ 0x80
 800edfe:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ee02:	e002      	b.n	800ee0a <UART_SetConfig+0x5a6>
 800ee04:	2380      	movs	r3, #128	@ 0x80
 800ee06:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800ee0a:	697b      	ldr	r3, [r7, #20]
 800ee0c:	681b      	ldr	r3, [r3, #0]
 800ee0e:	4a3f      	ldr	r2, [pc, #252]	@ (800ef0c <UART_SetConfig+0x6a8>)
 800ee10:	4293      	cmp	r3, r2
 800ee12:	f040 80f8 	bne.w	800f006 <UART_SetConfig+0x7a2>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800ee16:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800ee1a:	2b20      	cmp	r3, #32
 800ee1c:	dc46      	bgt.n	800eeac <UART_SetConfig+0x648>
 800ee1e:	2b02      	cmp	r3, #2
 800ee20:	f2c0 8082 	blt.w	800ef28 <UART_SetConfig+0x6c4>
 800ee24:	3b02      	subs	r3, #2
 800ee26:	2b1e      	cmp	r3, #30
 800ee28:	d87e      	bhi.n	800ef28 <UART_SetConfig+0x6c4>
 800ee2a:	a201      	add	r2, pc, #4	@ (adr r2, 800ee30 <UART_SetConfig+0x5cc>)
 800ee2c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ee30:	0800eeb3 	.word	0x0800eeb3
 800ee34:	0800ef29 	.word	0x0800ef29
 800ee38:	0800eebb 	.word	0x0800eebb
 800ee3c:	0800ef29 	.word	0x0800ef29
 800ee40:	0800ef29 	.word	0x0800ef29
 800ee44:	0800ef29 	.word	0x0800ef29
 800ee48:	0800eecb 	.word	0x0800eecb
 800ee4c:	0800ef29 	.word	0x0800ef29
 800ee50:	0800ef29 	.word	0x0800ef29
 800ee54:	0800ef29 	.word	0x0800ef29
 800ee58:	0800ef29 	.word	0x0800ef29
 800ee5c:	0800ef29 	.word	0x0800ef29
 800ee60:	0800ef29 	.word	0x0800ef29
 800ee64:	0800ef29 	.word	0x0800ef29
 800ee68:	0800eedb 	.word	0x0800eedb
 800ee6c:	0800ef29 	.word	0x0800ef29
 800ee70:	0800ef29 	.word	0x0800ef29
 800ee74:	0800ef29 	.word	0x0800ef29
 800ee78:	0800ef29 	.word	0x0800ef29
 800ee7c:	0800ef29 	.word	0x0800ef29
 800ee80:	0800ef29 	.word	0x0800ef29
 800ee84:	0800ef29 	.word	0x0800ef29
 800ee88:	0800ef29 	.word	0x0800ef29
 800ee8c:	0800ef29 	.word	0x0800ef29
 800ee90:	0800ef29 	.word	0x0800ef29
 800ee94:	0800ef29 	.word	0x0800ef29
 800ee98:	0800ef29 	.word	0x0800ef29
 800ee9c:	0800ef29 	.word	0x0800ef29
 800eea0:	0800ef29 	.word	0x0800ef29
 800eea4:	0800ef29 	.word	0x0800ef29
 800eea8:	0800ef1b 	.word	0x0800ef1b
 800eeac:	2b40      	cmp	r3, #64	@ 0x40
 800eeae:	d037      	beq.n	800ef20 <UART_SetConfig+0x6bc>
 800eeb0:	e03a      	b.n	800ef28 <UART_SetConfig+0x6c4>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 800eeb2:	f7fc fa6f 	bl	800b394 <HAL_RCCEx_GetD3PCLK1Freq>
 800eeb6:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800eeb8:	e03c      	b.n	800ef34 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800eeba:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800eebe:	4618      	mov	r0, r3
 800eec0:	f7fc fa7e 	bl	800b3c0 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800eec4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800eec6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800eec8:	e034      	b.n	800ef34 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800eeca:	f107 0318 	add.w	r3, r7, #24
 800eece:	4618      	mov	r0, r3
 800eed0:	f7fc fbca 	bl	800b668 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800eed4:	69fb      	ldr	r3, [r7, #28]
 800eed6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800eed8:	e02c      	b.n	800ef34 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800eeda:	4b09      	ldr	r3, [pc, #36]	@ (800ef00 <UART_SetConfig+0x69c>)
 800eedc:	681b      	ldr	r3, [r3, #0]
 800eede:	f003 0320 	and.w	r3, r3, #32
 800eee2:	2b00      	cmp	r3, #0
 800eee4:	d016      	beq.n	800ef14 <UART_SetConfig+0x6b0>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800eee6:	4b06      	ldr	r3, [pc, #24]	@ (800ef00 <UART_SetConfig+0x69c>)
 800eee8:	681b      	ldr	r3, [r3, #0]
 800eeea:	08db      	lsrs	r3, r3, #3
 800eeec:	f003 0303 	and.w	r3, r3, #3
 800eef0:	4a07      	ldr	r2, [pc, #28]	@ (800ef10 <UART_SetConfig+0x6ac>)
 800eef2:	fa22 f303 	lsr.w	r3, r2, r3
 800eef6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800eef8:	e01c      	b.n	800ef34 <UART_SetConfig+0x6d0>
 800eefa:	bf00      	nop
 800eefc:	40011400 	.word	0x40011400
 800ef00:	58024400 	.word	0x58024400
 800ef04:	40007800 	.word	0x40007800
 800ef08:	40007c00 	.word	0x40007c00
 800ef0c:	58000c00 	.word	0x58000c00
 800ef10:	03d09000 	.word	0x03d09000
          pclk = (uint32_t) HSI_VALUE;
 800ef14:	4b9d      	ldr	r3, [pc, #628]	@ (800f18c <UART_SetConfig+0x928>)
 800ef16:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800ef18:	e00c      	b.n	800ef34 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800ef1a:	4b9d      	ldr	r3, [pc, #628]	@ (800f190 <UART_SetConfig+0x92c>)
 800ef1c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800ef1e:	e009      	b.n	800ef34 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800ef20:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800ef24:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800ef26:	e005      	b.n	800ef34 <UART_SetConfig+0x6d0>
      default:
        pclk = 0U;
 800ef28:	2300      	movs	r3, #0
 800ef2a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 800ef2c:	2301      	movs	r3, #1
 800ef2e:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 800ef32:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800ef34:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ef36:	2b00      	cmp	r3, #0
 800ef38:	f000 81de 	beq.w	800f2f8 <UART_SetConfig+0xa94>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800ef3c:	697b      	ldr	r3, [r7, #20]
 800ef3e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ef40:	4a94      	ldr	r2, [pc, #592]	@ (800f194 <UART_SetConfig+0x930>)
 800ef42:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800ef46:	461a      	mov	r2, r3
 800ef48:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ef4a:	fbb3 f3f2 	udiv	r3, r3, r2
 800ef4e:	633b      	str	r3, [r7, #48]	@ 0x30

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800ef50:	697b      	ldr	r3, [r7, #20]
 800ef52:	685a      	ldr	r2, [r3, #4]
 800ef54:	4613      	mov	r3, r2
 800ef56:	005b      	lsls	r3, r3, #1
 800ef58:	4413      	add	r3, r2
 800ef5a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800ef5c:	429a      	cmp	r2, r3
 800ef5e:	d305      	bcc.n	800ef6c <UART_SetConfig+0x708>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800ef60:	697b      	ldr	r3, [r7, #20]
 800ef62:	685b      	ldr	r3, [r3, #4]
 800ef64:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800ef66:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800ef68:	429a      	cmp	r2, r3
 800ef6a:	d903      	bls.n	800ef74 <UART_SetConfig+0x710>
      {
        ret = HAL_ERROR;
 800ef6c:	2301      	movs	r3, #1
 800ef6e:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 800ef72:	e1c1      	b.n	800f2f8 <UART_SetConfig+0xa94>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800ef74:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ef76:	2200      	movs	r2, #0
 800ef78:	60bb      	str	r3, [r7, #8]
 800ef7a:	60fa      	str	r2, [r7, #12]
 800ef7c:	697b      	ldr	r3, [r7, #20]
 800ef7e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ef80:	4a84      	ldr	r2, [pc, #528]	@ (800f194 <UART_SetConfig+0x930>)
 800ef82:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800ef86:	b29b      	uxth	r3, r3
 800ef88:	2200      	movs	r2, #0
 800ef8a:	603b      	str	r3, [r7, #0]
 800ef8c:	607a      	str	r2, [r7, #4]
 800ef8e:	e9d7 2300 	ldrd	r2, r3, [r7]
 800ef92:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800ef96:	f7f1 f9fb 	bl	8000390 <__aeabi_uldivmod>
 800ef9a:	4602      	mov	r2, r0
 800ef9c:	460b      	mov	r3, r1
 800ef9e:	4610      	mov	r0, r2
 800efa0:	4619      	mov	r1, r3
 800efa2:	f04f 0200 	mov.w	r2, #0
 800efa6:	f04f 0300 	mov.w	r3, #0
 800efaa:	020b      	lsls	r3, r1, #8
 800efac:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800efb0:	0202      	lsls	r2, r0, #8
 800efb2:	6979      	ldr	r1, [r7, #20]
 800efb4:	6849      	ldr	r1, [r1, #4]
 800efb6:	0849      	lsrs	r1, r1, #1
 800efb8:	2000      	movs	r0, #0
 800efba:	460c      	mov	r4, r1
 800efbc:	4605      	mov	r5, r0
 800efbe:	eb12 0804 	adds.w	r8, r2, r4
 800efc2:	eb43 0905 	adc.w	r9, r3, r5
 800efc6:	697b      	ldr	r3, [r7, #20]
 800efc8:	685b      	ldr	r3, [r3, #4]
 800efca:	2200      	movs	r2, #0
 800efcc:	469a      	mov	sl, r3
 800efce:	4693      	mov	fp, r2
 800efd0:	4652      	mov	r2, sl
 800efd2:	465b      	mov	r3, fp
 800efd4:	4640      	mov	r0, r8
 800efd6:	4649      	mov	r1, r9
 800efd8:	f7f1 f9da 	bl	8000390 <__aeabi_uldivmod>
 800efdc:	4602      	mov	r2, r0
 800efde:	460b      	mov	r3, r1
 800efe0:	4613      	mov	r3, r2
 800efe2:	63bb      	str	r3, [r7, #56]	@ 0x38
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800efe4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800efe6:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800efea:	d308      	bcc.n	800effe <UART_SetConfig+0x79a>
 800efec:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800efee:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800eff2:	d204      	bcs.n	800effe <UART_SetConfig+0x79a>
        {
          huart->Instance->BRR = usartdiv;
 800eff4:	697b      	ldr	r3, [r7, #20]
 800eff6:	681b      	ldr	r3, [r3, #0]
 800eff8:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800effa:	60da      	str	r2, [r3, #12]
 800effc:	e17c      	b.n	800f2f8 <UART_SetConfig+0xa94>
        }
        else
        {
          ret = HAL_ERROR;
 800effe:	2301      	movs	r3, #1
 800f000:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 800f004:	e178      	b.n	800f2f8 <UART_SetConfig+0xa94>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800f006:	697b      	ldr	r3, [r7, #20]
 800f008:	69db      	ldr	r3, [r3, #28]
 800f00a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800f00e:	f040 80c5 	bne.w	800f19c <UART_SetConfig+0x938>
  {
    switch (clocksource)
 800f012:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800f016:	2b20      	cmp	r3, #32
 800f018:	dc48      	bgt.n	800f0ac <UART_SetConfig+0x848>
 800f01a:	2b00      	cmp	r3, #0
 800f01c:	db7b      	blt.n	800f116 <UART_SetConfig+0x8b2>
 800f01e:	2b20      	cmp	r3, #32
 800f020:	d879      	bhi.n	800f116 <UART_SetConfig+0x8b2>
 800f022:	a201      	add	r2, pc, #4	@ (adr r2, 800f028 <UART_SetConfig+0x7c4>)
 800f024:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f028:	0800f0b3 	.word	0x0800f0b3
 800f02c:	0800f0bb 	.word	0x0800f0bb
 800f030:	0800f117 	.word	0x0800f117
 800f034:	0800f117 	.word	0x0800f117
 800f038:	0800f0c3 	.word	0x0800f0c3
 800f03c:	0800f117 	.word	0x0800f117
 800f040:	0800f117 	.word	0x0800f117
 800f044:	0800f117 	.word	0x0800f117
 800f048:	0800f0d3 	.word	0x0800f0d3
 800f04c:	0800f117 	.word	0x0800f117
 800f050:	0800f117 	.word	0x0800f117
 800f054:	0800f117 	.word	0x0800f117
 800f058:	0800f117 	.word	0x0800f117
 800f05c:	0800f117 	.word	0x0800f117
 800f060:	0800f117 	.word	0x0800f117
 800f064:	0800f117 	.word	0x0800f117
 800f068:	0800f0e3 	.word	0x0800f0e3
 800f06c:	0800f117 	.word	0x0800f117
 800f070:	0800f117 	.word	0x0800f117
 800f074:	0800f117 	.word	0x0800f117
 800f078:	0800f117 	.word	0x0800f117
 800f07c:	0800f117 	.word	0x0800f117
 800f080:	0800f117 	.word	0x0800f117
 800f084:	0800f117 	.word	0x0800f117
 800f088:	0800f117 	.word	0x0800f117
 800f08c:	0800f117 	.word	0x0800f117
 800f090:	0800f117 	.word	0x0800f117
 800f094:	0800f117 	.word	0x0800f117
 800f098:	0800f117 	.word	0x0800f117
 800f09c:	0800f117 	.word	0x0800f117
 800f0a0:	0800f117 	.word	0x0800f117
 800f0a4:	0800f117 	.word	0x0800f117
 800f0a8:	0800f109 	.word	0x0800f109
 800f0ac:	2b40      	cmp	r3, #64	@ 0x40
 800f0ae:	d02e      	beq.n	800f10e <UART_SetConfig+0x8aa>
 800f0b0:	e031      	b.n	800f116 <UART_SetConfig+0x8b2>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800f0b2:	f7fa f9b9 	bl	8009428 <HAL_RCC_GetPCLK1Freq>
 800f0b6:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800f0b8:	e033      	b.n	800f122 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800f0ba:	f7fa f9cb 	bl	8009454 <HAL_RCC_GetPCLK2Freq>
 800f0be:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800f0c0:	e02f      	b.n	800f122 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800f0c2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800f0c6:	4618      	mov	r0, r3
 800f0c8:	f7fc f97a 	bl	800b3c0 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800f0cc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f0ce:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800f0d0:	e027      	b.n	800f122 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800f0d2:	f107 0318 	add.w	r3, r7, #24
 800f0d6:	4618      	mov	r0, r3
 800f0d8:	f7fc fac6 	bl	800b668 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800f0dc:	69fb      	ldr	r3, [r7, #28]
 800f0de:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800f0e0:	e01f      	b.n	800f122 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800f0e2:	4b2d      	ldr	r3, [pc, #180]	@ (800f198 <UART_SetConfig+0x934>)
 800f0e4:	681b      	ldr	r3, [r3, #0]
 800f0e6:	f003 0320 	and.w	r3, r3, #32
 800f0ea:	2b00      	cmp	r3, #0
 800f0ec:	d009      	beq.n	800f102 <UART_SetConfig+0x89e>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800f0ee:	4b2a      	ldr	r3, [pc, #168]	@ (800f198 <UART_SetConfig+0x934>)
 800f0f0:	681b      	ldr	r3, [r3, #0]
 800f0f2:	08db      	lsrs	r3, r3, #3
 800f0f4:	f003 0303 	and.w	r3, r3, #3
 800f0f8:	4a24      	ldr	r2, [pc, #144]	@ (800f18c <UART_SetConfig+0x928>)
 800f0fa:	fa22 f303 	lsr.w	r3, r2, r3
 800f0fe:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800f100:	e00f      	b.n	800f122 <UART_SetConfig+0x8be>
          pclk = (uint32_t) HSI_VALUE;
 800f102:	4b22      	ldr	r3, [pc, #136]	@ (800f18c <UART_SetConfig+0x928>)
 800f104:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800f106:	e00c      	b.n	800f122 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800f108:	4b21      	ldr	r3, [pc, #132]	@ (800f190 <UART_SetConfig+0x92c>)
 800f10a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800f10c:	e009      	b.n	800f122 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800f10e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800f112:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800f114:	e005      	b.n	800f122 <UART_SetConfig+0x8be>
      default:
        pclk = 0U;
 800f116:	2300      	movs	r3, #0
 800f118:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 800f11a:	2301      	movs	r3, #1
 800f11c:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 800f120:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800f122:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800f124:	2b00      	cmp	r3, #0
 800f126:	f000 80e7 	beq.w	800f2f8 <UART_SetConfig+0xa94>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800f12a:	697b      	ldr	r3, [r7, #20]
 800f12c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800f12e:	4a19      	ldr	r2, [pc, #100]	@ (800f194 <UART_SetConfig+0x930>)
 800f130:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800f134:	461a      	mov	r2, r3
 800f136:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800f138:	fbb3 f3f2 	udiv	r3, r3, r2
 800f13c:	005a      	lsls	r2, r3, #1
 800f13e:	697b      	ldr	r3, [r7, #20]
 800f140:	685b      	ldr	r3, [r3, #4]
 800f142:	085b      	lsrs	r3, r3, #1
 800f144:	441a      	add	r2, r3
 800f146:	697b      	ldr	r3, [r7, #20]
 800f148:	685b      	ldr	r3, [r3, #4]
 800f14a:	fbb2 f3f3 	udiv	r3, r2, r3
 800f14e:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800f150:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f152:	2b0f      	cmp	r3, #15
 800f154:	d916      	bls.n	800f184 <UART_SetConfig+0x920>
 800f156:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f158:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800f15c:	d212      	bcs.n	800f184 <UART_SetConfig+0x920>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800f15e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f160:	b29b      	uxth	r3, r3
 800f162:	f023 030f 	bic.w	r3, r3, #15
 800f166:	86fb      	strh	r3, [r7, #54]	@ 0x36
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800f168:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f16a:	085b      	lsrs	r3, r3, #1
 800f16c:	b29b      	uxth	r3, r3
 800f16e:	f003 0307 	and.w	r3, r3, #7
 800f172:	b29a      	uxth	r2, r3
 800f174:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800f176:	4313      	orrs	r3, r2
 800f178:	86fb      	strh	r3, [r7, #54]	@ 0x36
        huart->Instance->BRR = brrtemp;
 800f17a:	697b      	ldr	r3, [r7, #20]
 800f17c:	681b      	ldr	r3, [r3, #0]
 800f17e:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 800f180:	60da      	str	r2, [r3, #12]
 800f182:	e0b9      	b.n	800f2f8 <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 800f184:	2301      	movs	r3, #1
 800f186:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 800f18a:	e0b5      	b.n	800f2f8 <UART_SetConfig+0xa94>
 800f18c:	03d09000 	.word	0x03d09000
 800f190:	003d0900 	.word	0x003d0900
 800f194:	080145f0 	.word	0x080145f0
 800f198:	58024400 	.word	0x58024400
      }
    }
  }
  else
  {
    switch (clocksource)
 800f19c:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800f1a0:	2b20      	cmp	r3, #32
 800f1a2:	dc49      	bgt.n	800f238 <UART_SetConfig+0x9d4>
 800f1a4:	2b00      	cmp	r3, #0
 800f1a6:	db7c      	blt.n	800f2a2 <UART_SetConfig+0xa3e>
 800f1a8:	2b20      	cmp	r3, #32
 800f1aa:	d87a      	bhi.n	800f2a2 <UART_SetConfig+0xa3e>
 800f1ac:	a201      	add	r2, pc, #4	@ (adr r2, 800f1b4 <UART_SetConfig+0x950>)
 800f1ae:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f1b2:	bf00      	nop
 800f1b4:	0800f23f 	.word	0x0800f23f
 800f1b8:	0800f247 	.word	0x0800f247
 800f1bc:	0800f2a3 	.word	0x0800f2a3
 800f1c0:	0800f2a3 	.word	0x0800f2a3
 800f1c4:	0800f24f 	.word	0x0800f24f
 800f1c8:	0800f2a3 	.word	0x0800f2a3
 800f1cc:	0800f2a3 	.word	0x0800f2a3
 800f1d0:	0800f2a3 	.word	0x0800f2a3
 800f1d4:	0800f25f 	.word	0x0800f25f
 800f1d8:	0800f2a3 	.word	0x0800f2a3
 800f1dc:	0800f2a3 	.word	0x0800f2a3
 800f1e0:	0800f2a3 	.word	0x0800f2a3
 800f1e4:	0800f2a3 	.word	0x0800f2a3
 800f1e8:	0800f2a3 	.word	0x0800f2a3
 800f1ec:	0800f2a3 	.word	0x0800f2a3
 800f1f0:	0800f2a3 	.word	0x0800f2a3
 800f1f4:	0800f26f 	.word	0x0800f26f
 800f1f8:	0800f2a3 	.word	0x0800f2a3
 800f1fc:	0800f2a3 	.word	0x0800f2a3
 800f200:	0800f2a3 	.word	0x0800f2a3
 800f204:	0800f2a3 	.word	0x0800f2a3
 800f208:	0800f2a3 	.word	0x0800f2a3
 800f20c:	0800f2a3 	.word	0x0800f2a3
 800f210:	0800f2a3 	.word	0x0800f2a3
 800f214:	0800f2a3 	.word	0x0800f2a3
 800f218:	0800f2a3 	.word	0x0800f2a3
 800f21c:	0800f2a3 	.word	0x0800f2a3
 800f220:	0800f2a3 	.word	0x0800f2a3
 800f224:	0800f2a3 	.word	0x0800f2a3
 800f228:	0800f2a3 	.word	0x0800f2a3
 800f22c:	0800f2a3 	.word	0x0800f2a3
 800f230:	0800f2a3 	.word	0x0800f2a3
 800f234:	0800f295 	.word	0x0800f295
 800f238:	2b40      	cmp	r3, #64	@ 0x40
 800f23a:	d02e      	beq.n	800f29a <UART_SetConfig+0xa36>
 800f23c:	e031      	b.n	800f2a2 <UART_SetConfig+0xa3e>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800f23e:	f7fa f8f3 	bl	8009428 <HAL_RCC_GetPCLK1Freq>
 800f242:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800f244:	e033      	b.n	800f2ae <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800f246:	f7fa f905 	bl	8009454 <HAL_RCC_GetPCLK2Freq>
 800f24a:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800f24c:	e02f      	b.n	800f2ae <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800f24e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800f252:	4618      	mov	r0, r3
 800f254:	f7fc f8b4 	bl	800b3c0 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800f258:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f25a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800f25c:	e027      	b.n	800f2ae <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800f25e:	f107 0318 	add.w	r3, r7, #24
 800f262:	4618      	mov	r0, r3
 800f264:	f7fc fa00 	bl	800b668 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800f268:	69fb      	ldr	r3, [r7, #28]
 800f26a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800f26c:	e01f      	b.n	800f2ae <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800f26e:	4b2d      	ldr	r3, [pc, #180]	@ (800f324 <UART_SetConfig+0xac0>)
 800f270:	681b      	ldr	r3, [r3, #0]
 800f272:	f003 0320 	and.w	r3, r3, #32
 800f276:	2b00      	cmp	r3, #0
 800f278:	d009      	beq.n	800f28e <UART_SetConfig+0xa2a>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800f27a:	4b2a      	ldr	r3, [pc, #168]	@ (800f324 <UART_SetConfig+0xac0>)
 800f27c:	681b      	ldr	r3, [r3, #0]
 800f27e:	08db      	lsrs	r3, r3, #3
 800f280:	f003 0303 	and.w	r3, r3, #3
 800f284:	4a28      	ldr	r2, [pc, #160]	@ (800f328 <UART_SetConfig+0xac4>)
 800f286:	fa22 f303 	lsr.w	r3, r2, r3
 800f28a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800f28c:	e00f      	b.n	800f2ae <UART_SetConfig+0xa4a>
          pclk = (uint32_t) HSI_VALUE;
 800f28e:	4b26      	ldr	r3, [pc, #152]	@ (800f328 <UART_SetConfig+0xac4>)
 800f290:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800f292:	e00c      	b.n	800f2ae <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800f294:	4b25      	ldr	r3, [pc, #148]	@ (800f32c <UART_SetConfig+0xac8>)
 800f296:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800f298:	e009      	b.n	800f2ae <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800f29a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800f29e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800f2a0:	e005      	b.n	800f2ae <UART_SetConfig+0xa4a>
      default:
        pclk = 0U;
 800f2a2:	2300      	movs	r3, #0
 800f2a4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 800f2a6:	2301      	movs	r3, #1
 800f2a8:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 800f2ac:	bf00      	nop
    }

    if (pclk != 0U)
 800f2ae:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800f2b0:	2b00      	cmp	r3, #0
 800f2b2:	d021      	beq.n	800f2f8 <UART_SetConfig+0xa94>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800f2b4:	697b      	ldr	r3, [r7, #20]
 800f2b6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800f2b8:	4a1d      	ldr	r2, [pc, #116]	@ (800f330 <UART_SetConfig+0xacc>)
 800f2ba:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800f2be:	461a      	mov	r2, r3
 800f2c0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800f2c2:	fbb3 f2f2 	udiv	r2, r3, r2
 800f2c6:	697b      	ldr	r3, [r7, #20]
 800f2c8:	685b      	ldr	r3, [r3, #4]
 800f2ca:	085b      	lsrs	r3, r3, #1
 800f2cc:	441a      	add	r2, r3
 800f2ce:	697b      	ldr	r3, [r7, #20]
 800f2d0:	685b      	ldr	r3, [r3, #4]
 800f2d2:	fbb2 f3f3 	udiv	r3, r2, r3
 800f2d6:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800f2d8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f2da:	2b0f      	cmp	r3, #15
 800f2dc:	d909      	bls.n	800f2f2 <UART_SetConfig+0xa8e>
 800f2de:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f2e0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800f2e4:	d205      	bcs.n	800f2f2 <UART_SetConfig+0xa8e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800f2e6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f2e8:	b29a      	uxth	r2, r3
 800f2ea:	697b      	ldr	r3, [r7, #20]
 800f2ec:	681b      	ldr	r3, [r3, #0]
 800f2ee:	60da      	str	r2, [r3, #12]
 800f2f0:	e002      	b.n	800f2f8 <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 800f2f2:	2301      	movs	r3, #1
 800f2f4:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800f2f8:	697b      	ldr	r3, [r7, #20]
 800f2fa:	2201      	movs	r2, #1
 800f2fc:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 800f300:	697b      	ldr	r3, [r7, #20]
 800f302:	2201      	movs	r2, #1
 800f304:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800f308:	697b      	ldr	r3, [r7, #20]
 800f30a:	2200      	movs	r2, #0
 800f30c:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 800f30e:	697b      	ldr	r3, [r7, #20]
 800f310:	2200      	movs	r2, #0
 800f312:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 800f314:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
}
 800f318:	4618      	mov	r0, r3
 800f31a:	3748      	adds	r7, #72	@ 0x48
 800f31c:	46bd      	mov	sp, r7
 800f31e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800f322:	bf00      	nop
 800f324:	58024400 	.word	0x58024400
 800f328:	03d09000 	.word	0x03d09000
 800f32c:	003d0900 	.word	0x003d0900
 800f330:	080145f0 	.word	0x080145f0

0800f334 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800f334:	b480      	push	{r7}
 800f336:	b083      	sub	sp, #12
 800f338:	af00      	add	r7, sp, #0
 800f33a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800f33c:	687b      	ldr	r3, [r7, #4]
 800f33e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800f340:	f003 0308 	and.w	r3, r3, #8
 800f344:	2b00      	cmp	r3, #0
 800f346:	d00a      	beq.n	800f35e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800f348:	687b      	ldr	r3, [r7, #4]
 800f34a:	681b      	ldr	r3, [r3, #0]
 800f34c:	685b      	ldr	r3, [r3, #4]
 800f34e:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800f352:	687b      	ldr	r3, [r7, #4]
 800f354:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800f356:	687b      	ldr	r3, [r7, #4]
 800f358:	681b      	ldr	r3, [r3, #0]
 800f35a:	430a      	orrs	r2, r1
 800f35c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800f35e:	687b      	ldr	r3, [r7, #4]
 800f360:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800f362:	f003 0301 	and.w	r3, r3, #1
 800f366:	2b00      	cmp	r3, #0
 800f368:	d00a      	beq.n	800f380 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800f36a:	687b      	ldr	r3, [r7, #4]
 800f36c:	681b      	ldr	r3, [r3, #0]
 800f36e:	685b      	ldr	r3, [r3, #4]
 800f370:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 800f374:	687b      	ldr	r3, [r7, #4]
 800f376:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800f378:	687b      	ldr	r3, [r7, #4]
 800f37a:	681b      	ldr	r3, [r3, #0]
 800f37c:	430a      	orrs	r2, r1
 800f37e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800f380:	687b      	ldr	r3, [r7, #4]
 800f382:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800f384:	f003 0302 	and.w	r3, r3, #2
 800f388:	2b00      	cmp	r3, #0
 800f38a:	d00a      	beq.n	800f3a2 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800f38c:	687b      	ldr	r3, [r7, #4]
 800f38e:	681b      	ldr	r3, [r3, #0]
 800f390:	685b      	ldr	r3, [r3, #4]
 800f392:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800f396:	687b      	ldr	r3, [r7, #4]
 800f398:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800f39a:	687b      	ldr	r3, [r7, #4]
 800f39c:	681b      	ldr	r3, [r3, #0]
 800f39e:	430a      	orrs	r2, r1
 800f3a0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800f3a2:	687b      	ldr	r3, [r7, #4]
 800f3a4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800f3a6:	f003 0304 	and.w	r3, r3, #4
 800f3aa:	2b00      	cmp	r3, #0
 800f3ac:	d00a      	beq.n	800f3c4 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800f3ae:	687b      	ldr	r3, [r7, #4]
 800f3b0:	681b      	ldr	r3, [r3, #0]
 800f3b2:	685b      	ldr	r3, [r3, #4]
 800f3b4:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 800f3b8:	687b      	ldr	r3, [r7, #4]
 800f3ba:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800f3bc:	687b      	ldr	r3, [r7, #4]
 800f3be:	681b      	ldr	r3, [r3, #0]
 800f3c0:	430a      	orrs	r2, r1
 800f3c2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800f3c4:	687b      	ldr	r3, [r7, #4]
 800f3c6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800f3c8:	f003 0310 	and.w	r3, r3, #16
 800f3cc:	2b00      	cmp	r3, #0
 800f3ce:	d00a      	beq.n	800f3e6 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800f3d0:	687b      	ldr	r3, [r7, #4]
 800f3d2:	681b      	ldr	r3, [r3, #0]
 800f3d4:	689b      	ldr	r3, [r3, #8]
 800f3d6:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800f3da:	687b      	ldr	r3, [r7, #4]
 800f3dc:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800f3de:	687b      	ldr	r3, [r7, #4]
 800f3e0:	681b      	ldr	r3, [r3, #0]
 800f3e2:	430a      	orrs	r2, r1
 800f3e4:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800f3e6:	687b      	ldr	r3, [r7, #4]
 800f3e8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800f3ea:	f003 0320 	and.w	r3, r3, #32
 800f3ee:	2b00      	cmp	r3, #0
 800f3f0:	d00a      	beq.n	800f408 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800f3f2:	687b      	ldr	r3, [r7, #4]
 800f3f4:	681b      	ldr	r3, [r3, #0]
 800f3f6:	689b      	ldr	r3, [r3, #8]
 800f3f8:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 800f3fc:	687b      	ldr	r3, [r7, #4]
 800f3fe:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800f400:	687b      	ldr	r3, [r7, #4]
 800f402:	681b      	ldr	r3, [r3, #0]
 800f404:	430a      	orrs	r2, r1
 800f406:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800f408:	687b      	ldr	r3, [r7, #4]
 800f40a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800f40c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800f410:	2b00      	cmp	r3, #0
 800f412:	d01a      	beq.n	800f44a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800f414:	687b      	ldr	r3, [r7, #4]
 800f416:	681b      	ldr	r3, [r3, #0]
 800f418:	685b      	ldr	r3, [r3, #4]
 800f41a:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800f41e:	687b      	ldr	r3, [r7, #4]
 800f420:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800f422:	687b      	ldr	r3, [r7, #4]
 800f424:	681b      	ldr	r3, [r3, #0]
 800f426:	430a      	orrs	r2, r1
 800f428:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800f42a:	687b      	ldr	r3, [r7, #4]
 800f42c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800f42e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800f432:	d10a      	bne.n	800f44a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800f434:	687b      	ldr	r3, [r7, #4]
 800f436:	681b      	ldr	r3, [r3, #0]
 800f438:	685b      	ldr	r3, [r3, #4]
 800f43a:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800f43e:	687b      	ldr	r3, [r7, #4]
 800f440:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800f442:	687b      	ldr	r3, [r7, #4]
 800f444:	681b      	ldr	r3, [r3, #0]
 800f446:	430a      	orrs	r2, r1
 800f448:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800f44a:	687b      	ldr	r3, [r7, #4]
 800f44c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800f44e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800f452:	2b00      	cmp	r3, #0
 800f454:	d00a      	beq.n	800f46c <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800f456:	687b      	ldr	r3, [r7, #4]
 800f458:	681b      	ldr	r3, [r3, #0]
 800f45a:	685b      	ldr	r3, [r3, #4]
 800f45c:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 800f460:	687b      	ldr	r3, [r7, #4]
 800f462:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800f464:	687b      	ldr	r3, [r7, #4]
 800f466:	681b      	ldr	r3, [r3, #0]
 800f468:	430a      	orrs	r2, r1
 800f46a:	605a      	str	r2, [r3, #4]
  }
}
 800f46c:	bf00      	nop
 800f46e:	370c      	adds	r7, #12
 800f470:	46bd      	mov	sp, r7
 800f472:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f476:	4770      	bx	lr

0800f478 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800f478:	b580      	push	{r7, lr}
 800f47a:	b098      	sub	sp, #96	@ 0x60
 800f47c:	af02      	add	r7, sp, #8
 800f47e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800f480:	687b      	ldr	r3, [r7, #4]
 800f482:	2200      	movs	r2, #0
 800f484:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800f488:	f7f5 face 	bl	8004a28 <HAL_GetTick>
 800f48c:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800f48e:	687b      	ldr	r3, [r7, #4]
 800f490:	681b      	ldr	r3, [r3, #0]
 800f492:	681b      	ldr	r3, [r3, #0]
 800f494:	f003 0308 	and.w	r3, r3, #8
 800f498:	2b08      	cmp	r3, #8
 800f49a:	d12f      	bne.n	800f4fc <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800f49c:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800f4a0:	9300      	str	r3, [sp, #0]
 800f4a2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800f4a4:	2200      	movs	r2, #0
 800f4a6:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800f4aa:	6878      	ldr	r0, [r7, #4]
 800f4ac:	f000 f88e 	bl	800f5cc <UART_WaitOnFlagUntilTimeout>
 800f4b0:	4603      	mov	r3, r0
 800f4b2:	2b00      	cmp	r3, #0
 800f4b4:	d022      	beq.n	800f4fc <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800f4b6:	687b      	ldr	r3, [r7, #4]
 800f4b8:	681b      	ldr	r3, [r3, #0]
 800f4ba:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f4bc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f4be:	e853 3f00 	ldrex	r3, [r3]
 800f4c2:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800f4c4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800f4c6:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800f4ca:	653b      	str	r3, [r7, #80]	@ 0x50
 800f4cc:	687b      	ldr	r3, [r7, #4]
 800f4ce:	681b      	ldr	r3, [r3, #0]
 800f4d0:	461a      	mov	r2, r3
 800f4d2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800f4d4:	647b      	str	r3, [r7, #68]	@ 0x44
 800f4d6:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f4d8:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800f4da:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800f4dc:	e841 2300 	strex	r3, r2, [r1]
 800f4e0:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800f4e2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800f4e4:	2b00      	cmp	r3, #0
 800f4e6:	d1e6      	bne.n	800f4b6 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 800f4e8:	687b      	ldr	r3, [r7, #4]
 800f4ea:	2220      	movs	r2, #32
 800f4ec:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 800f4f0:	687b      	ldr	r3, [r7, #4]
 800f4f2:	2200      	movs	r2, #0
 800f4f4:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800f4f8:	2303      	movs	r3, #3
 800f4fa:	e063      	b.n	800f5c4 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800f4fc:	687b      	ldr	r3, [r7, #4]
 800f4fe:	681b      	ldr	r3, [r3, #0]
 800f500:	681b      	ldr	r3, [r3, #0]
 800f502:	f003 0304 	and.w	r3, r3, #4
 800f506:	2b04      	cmp	r3, #4
 800f508:	d149      	bne.n	800f59e <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800f50a:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800f50e:	9300      	str	r3, [sp, #0]
 800f510:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800f512:	2200      	movs	r2, #0
 800f514:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800f518:	6878      	ldr	r0, [r7, #4]
 800f51a:	f000 f857 	bl	800f5cc <UART_WaitOnFlagUntilTimeout>
 800f51e:	4603      	mov	r3, r0
 800f520:	2b00      	cmp	r3, #0
 800f522:	d03c      	beq.n	800f59e <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800f524:	687b      	ldr	r3, [r7, #4]
 800f526:	681b      	ldr	r3, [r3, #0]
 800f528:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f52a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f52c:	e853 3f00 	ldrex	r3, [r3]
 800f530:	623b      	str	r3, [r7, #32]
   return(result);
 800f532:	6a3b      	ldr	r3, [r7, #32]
 800f534:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800f538:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800f53a:	687b      	ldr	r3, [r7, #4]
 800f53c:	681b      	ldr	r3, [r3, #0]
 800f53e:	461a      	mov	r2, r3
 800f540:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800f542:	633b      	str	r3, [r7, #48]	@ 0x30
 800f544:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f546:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800f548:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800f54a:	e841 2300 	strex	r3, r2, [r1]
 800f54e:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800f550:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f552:	2b00      	cmp	r3, #0
 800f554:	d1e6      	bne.n	800f524 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800f556:	687b      	ldr	r3, [r7, #4]
 800f558:	681b      	ldr	r3, [r3, #0]
 800f55a:	3308      	adds	r3, #8
 800f55c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f55e:	693b      	ldr	r3, [r7, #16]
 800f560:	e853 3f00 	ldrex	r3, [r3]
 800f564:	60fb      	str	r3, [r7, #12]
   return(result);
 800f566:	68fb      	ldr	r3, [r7, #12]
 800f568:	f023 0301 	bic.w	r3, r3, #1
 800f56c:	64bb      	str	r3, [r7, #72]	@ 0x48
 800f56e:	687b      	ldr	r3, [r7, #4]
 800f570:	681b      	ldr	r3, [r3, #0]
 800f572:	3308      	adds	r3, #8
 800f574:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800f576:	61fa      	str	r2, [r7, #28]
 800f578:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f57a:	69b9      	ldr	r1, [r7, #24]
 800f57c:	69fa      	ldr	r2, [r7, #28]
 800f57e:	e841 2300 	strex	r3, r2, [r1]
 800f582:	617b      	str	r3, [r7, #20]
   return(result);
 800f584:	697b      	ldr	r3, [r7, #20]
 800f586:	2b00      	cmp	r3, #0
 800f588:	d1e5      	bne.n	800f556 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 800f58a:	687b      	ldr	r3, [r7, #4]
 800f58c:	2220      	movs	r2, #32
 800f58e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 800f592:	687b      	ldr	r3, [r7, #4]
 800f594:	2200      	movs	r2, #0
 800f596:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800f59a:	2303      	movs	r3, #3
 800f59c:	e012      	b.n	800f5c4 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800f59e:	687b      	ldr	r3, [r7, #4]
 800f5a0:	2220      	movs	r2, #32
 800f5a2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 800f5a6:	687b      	ldr	r3, [r7, #4]
 800f5a8:	2220      	movs	r2, #32
 800f5aa:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800f5ae:	687b      	ldr	r3, [r7, #4]
 800f5b0:	2200      	movs	r2, #0
 800f5b2:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800f5b4:	687b      	ldr	r3, [r7, #4]
 800f5b6:	2200      	movs	r2, #0
 800f5b8:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 800f5ba:	687b      	ldr	r3, [r7, #4]
 800f5bc:	2200      	movs	r2, #0
 800f5be:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800f5c2:	2300      	movs	r3, #0
}
 800f5c4:	4618      	mov	r0, r3
 800f5c6:	3758      	adds	r7, #88	@ 0x58
 800f5c8:	46bd      	mov	sp, r7
 800f5ca:	bd80      	pop	{r7, pc}

0800f5cc <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800f5cc:	b580      	push	{r7, lr}
 800f5ce:	b084      	sub	sp, #16
 800f5d0:	af00      	add	r7, sp, #0
 800f5d2:	60f8      	str	r0, [r7, #12]
 800f5d4:	60b9      	str	r1, [r7, #8]
 800f5d6:	603b      	str	r3, [r7, #0]
 800f5d8:	4613      	mov	r3, r2
 800f5da:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800f5dc:	e04f      	b.n	800f67e <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800f5de:	69bb      	ldr	r3, [r7, #24]
 800f5e0:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f5e4:	d04b      	beq.n	800f67e <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800f5e6:	f7f5 fa1f 	bl	8004a28 <HAL_GetTick>
 800f5ea:	4602      	mov	r2, r0
 800f5ec:	683b      	ldr	r3, [r7, #0]
 800f5ee:	1ad3      	subs	r3, r2, r3
 800f5f0:	69ba      	ldr	r2, [r7, #24]
 800f5f2:	429a      	cmp	r2, r3
 800f5f4:	d302      	bcc.n	800f5fc <UART_WaitOnFlagUntilTimeout+0x30>
 800f5f6:	69bb      	ldr	r3, [r7, #24]
 800f5f8:	2b00      	cmp	r3, #0
 800f5fa:	d101      	bne.n	800f600 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800f5fc:	2303      	movs	r3, #3
 800f5fe:	e04e      	b.n	800f69e <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800f600:	68fb      	ldr	r3, [r7, #12]
 800f602:	681b      	ldr	r3, [r3, #0]
 800f604:	681b      	ldr	r3, [r3, #0]
 800f606:	f003 0304 	and.w	r3, r3, #4
 800f60a:	2b00      	cmp	r3, #0
 800f60c:	d037      	beq.n	800f67e <UART_WaitOnFlagUntilTimeout+0xb2>
 800f60e:	68bb      	ldr	r3, [r7, #8]
 800f610:	2b80      	cmp	r3, #128	@ 0x80
 800f612:	d034      	beq.n	800f67e <UART_WaitOnFlagUntilTimeout+0xb2>
 800f614:	68bb      	ldr	r3, [r7, #8]
 800f616:	2b40      	cmp	r3, #64	@ 0x40
 800f618:	d031      	beq.n	800f67e <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800f61a:	68fb      	ldr	r3, [r7, #12]
 800f61c:	681b      	ldr	r3, [r3, #0]
 800f61e:	69db      	ldr	r3, [r3, #28]
 800f620:	f003 0308 	and.w	r3, r3, #8
 800f624:	2b08      	cmp	r3, #8
 800f626:	d110      	bne.n	800f64a <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800f628:	68fb      	ldr	r3, [r7, #12]
 800f62a:	681b      	ldr	r3, [r3, #0]
 800f62c:	2208      	movs	r2, #8
 800f62e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800f630:	68f8      	ldr	r0, [r7, #12]
 800f632:	f000 f95b 	bl	800f8ec <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800f636:	68fb      	ldr	r3, [r7, #12]
 800f638:	2208      	movs	r2, #8
 800f63a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800f63e:	68fb      	ldr	r3, [r7, #12]
 800f640:	2200      	movs	r2, #0
 800f642:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 800f646:	2301      	movs	r3, #1
 800f648:	e029      	b.n	800f69e <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800f64a:	68fb      	ldr	r3, [r7, #12]
 800f64c:	681b      	ldr	r3, [r3, #0]
 800f64e:	69db      	ldr	r3, [r3, #28]
 800f650:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800f654:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800f658:	d111      	bne.n	800f67e <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800f65a:	68fb      	ldr	r3, [r7, #12]
 800f65c:	681b      	ldr	r3, [r3, #0]
 800f65e:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800f662:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800f664:	68f8      	ldr	r0, [r7, #12]
 800f666:	f000 f941 	bl	800f8ec <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800f66a:	68fb      	ldr	r3, [r7, #12]
 800f66c:	2220      	movs	r2, #32
 800f66e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800f672:	68fb      	ldr	r3, [r7, #12]
 800f674:	2200      	movs	r2, #0
 800f676:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 800f67a:	2303      	movs	r3, #3
 800f67c:	e00f      	b.n	800f69e <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800f67e:	68fb      	ldr	r3, [r7, #12]
 800f680:	681b      	ldr	r3, [r3, #0]
 800f682:	69da      	ldr	r2, [r3, #28]
 800f684:	68bb      	ldr	r3, [r7, #8]
 800f686:	4013      	ands	r3, r2
 800f688:	68ba      	ldr	r2, [r7, #8]
 800f68a:	429a      	cmp	r2, r3
 800f68c:	bf0c      	ite	eq
 800f68e:	2301      	moveq	r3, #1
 800f690:	2300      	movne	r3, #0
 800f692:	b2db      	uxtb	r3, r3
 800f694:	461a      	mov	r2, r3
 800f696:	79fb      	ldrb	r3, [r7, #7]
 800f698:	429a      	cmp	r2, r3
 800f69a:	d0a0      	beq.n	800f5de <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800f69c:	2300      	movs	r3, #0
}
 800f69e:	4618      	mov	r0, r3
 800f6a0:	3710      	adds	r7, #16
 800f6a2:	46bd      	mov	sp, r7
 800f6a4:	bd80      	pop	{r7, pc}
	...

0800f6a8 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800f6a8:	b480      	push	{r7}
 800f6aa:	b0a3      	sub	sp, #140	@ 0x8c
 800f6ac:	af00      	add	r7, sp, #0
 800f6ae:	60f8      	str	r0, [r7, #12]
 800f6b0:	60b9      	str	r1, [r7, #8]
 800f6b2:	4613      	mov	r3, r2
 800f6b4:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 800f6b6:	68fb      	ldr	r3, [r7, #12]
 800f6b8:	68ba      	ldr	r2, [r7, #8]
 800f6ba:	659a      	str	r2, [r3, #88]	@ 0x58
  huart->RxXferSize  = Size;
 800f6bc:	68fb      	ldr	r3, [r7, #12]
 800f6be:	88fa      	ldrh	r2, [r7, #6]
 800f6c0:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
  huart->RxXferCount = Size;
 800f6c4:	68fb      	ldr	r3, [r7, #12]
 800f6c6:	88fa      	ldrh	r2, [r7, #6]
 800f6c8:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
  huart->RxISR       = NULL;
 800f6cc:	68fb      	ldr	r3, [r7, #12]
 800f6ce:	2200      	movs	r2, #0
 800f6d0:	675a      	str	r2, [r3, #116]	@ 0x74

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 800f6d2:	68fb      	ldr	r3, [r7, #12]
 800f6d4:	689b      	ldr	r3, [r3, #8]
 800f6d6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800f6da:	d10e      	bne.n	800f6fa <UART_Start_Receive_IT+0x52>
 800f6dc:	68fb      	ldr	r3, [r7, #12]
 800f6de:	691b      	ldr	r3, [r3, #16]
 800f6e0:	2b00      	cmp	r3, #0
 800f6e2:	d105      	bne.n	800f6f0 <UART_Start_Receive_IT+0x48>
 800f6e4:	68fb      	ldr	r3, [r7, #12]
 800f6e6:	f240 12ff 	movw	r2, #511	@ 0x1ff
 800f6ea:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800f6ee:	e02d      	b.n	800f74c <UART_Start_Receive_IT+0xa4>
 800f6f0:	68fb      	ldr	r3, [r7, #12]
 800f6f2:	22ff      	movs	r2, #255	@ 0xff
 800f6f4:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800f6f8:	e028      	b.n	800f74c <UART_Start_Receive_IT+0xa4>
 800f6fa:	68fb      	ldr	r3, [r7, #12]
 800f6fc:	689b      	ldr	r3, [r3, #8]
 800f6fe:	2b00      	cmp	r3, #0
 800f700:	d10d      	bne.n	800f71e <UART_Start_Receive_IT+0x76>
 800f702:	68fb      	ldr	r3, [r7, #12]
 800f704:	691b      	ldr	r3, [r3, #16]
 800f706:	2b00      	cmp	r3, #0
 800f708:	d104      	bne.n	800f714 <UART_Start_Receive_IT+0x6c>
 800f70a:	68fb      	ldr	r3, [r7, #12]
 800f70c:	22ff      	movs	r2, #255	@ 0xff
 800f70e:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800f712:	e01b      	b.n	800f74c <UART_Start_Receive_IT+0xa4>
 800f714:	68fb      	ldr	r3, [r7, #12]
 800f716:	227f      	movs	r2, #127	@ 0x7f
 800f718:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800f71c:	e016      	b.n	800f74c <UART_Start_Receive_IT+0xa4>
 800f71e:	68fb      	ldr	r3, [r7, #12]
 800f720:	689b      	ldr	r3, [r3, #8]
 800f722:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800f726:	d10d      	bne.n	800f744 <UART_Start_Receive_IT+0x9c>
 800f728:	68fb      	ldr	r3, [r7, #12]
 800f72a:	691b      	ldr	r3, [r3, #16]
 800f72c:	2b00      	cmp	r3, #0
 800f72e:	d104      	bne.n	800f73a <UART_Start_Receive_IT+0x92>
 800f730:	68fb      	ldr	r3, [r7, #12]
 800f732:	227f      	movs	r2, #127	@ 0x7f
 800f734:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800f738:	e008      	b.n	800f74c <UART_Start_Receive_IT+0xa4>
 800f73a:	68fb      	ldr	r3, [r7, #12]
 800f73c:	223f      	movs	r2, #63	@ 0x3f
 800f73e:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800f742:	e003      	b.n	800f74c <UART_Start_Receive_IT+0xa4>
 800f744:	68fb      	ldr	r3, [r7, #12]
 800f746:	2200      	movs	r2, #0
 800f748:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800f74c:	68fb      	ldr	r3, [r7, #12]
 800f74e:	2200      	movs	r2, #0
 800f750:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800f754:	68fb      	ldr	r3, [r7, #12]
 800f756:	2222      	movs	r2, #34	@ 0x22
 800f758:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800f75c:	68fb      	ldr	r3, [r7, #12]
 800f75e:	681b      	ldr	r3, [r3, #0]
 800f760:	3308      	adds	r3, #8
 800f762:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f764:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800f766:	e853 3f00 	ldrex	r3, [r3]
 800f76a:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 800f76c:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800f76e:	f043 0301 	orr.w	r3, r3, #1
 800f772:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800f776:	68fb      	ldr	r3, [r7, #12]
 800f778:	681b      	ldr	r3, [r3, #0]
 800f77a:	3308      	adds	r3, #8
 800f77c:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 800f780:	673a      	str	r2, [r7, #112]	@ 0x70
 800f782:	66fb      	str	r3, [r7, #108]	@ 0x6c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f784:	6ef9      	ldr	r1, [r7, #108]	@ 0x6c
 800f786:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 800f788:	e841 2300 	strex	r3, r2, [r1]
 800f78c:	66bb      	str	r3, [r7, #104]	@ 0x68
   return(result);
 800f78e:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800f790:	2b00      	cmp	r3, #0
 800f792:	d1e3      	bne.n	800f75c <UART_Start_Receive_IT+0xb4>

  /* Configure Rx interrupt processing */
  if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess))
 800f794:	68fb      	ldr	r3, [r7, #12]
 800f796:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800f798:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800f79c:	d14f      	bne.n	800f83e <UART_Start_Receive_IT+0x196>
 800f79e:	68fb      	ldr	r3, [r7, #12]
 800f7a0:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800f7a4:	88fa      	ldrh	r2, [r7, #6]
 800f7a6:	429a      	cmp	r2, r3
 800f7a8:	d349      	bcc.n	800f83e <UART_Start_Receive_IT+0x196>
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800f7aa:	68fb      	ldr	r3, [r7, #12]
 800f7ac:	689b      	ldr	r3, [r3, #8]
 800f7ae:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800f7b2:	d107      	bne.n	800f7c4 <UART_Start_Receive_IT+0x11c>
 800f7b4:	68fb      	ldr	r3, [r7, #12]
 800f7b6:	691b      	ldr	r3, [r3, #16]
 800f7b8:	2b00      	cmp	r3, #0
 800f7ba:	d103      	bne.n	800f7c4 <UART_Start_Receive_IT+0x11c>
    {
      huart->RxISR = UART_RxISR_16BIT_FIFOEN;
 800f7bc:	68fb      	ldr	r3, [r7, #12]
 800f7be:	4a47      	ldr	r2, [pc, #284]	@ (800f8dc <UART_Start_Receive_IT+0x234>)
 800f7c0:	675a      	str	r2, [r3, #116]	@ 0x74
 800f7c2:	e002      	b.n	800f7ca <UART_Start_Receive_IT+0x122>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT_FIFOEN;
 800f7c4:	68fb      	ldr	r3, [r7, #12]
 800f7c6:	4a46      	ldr	r2, [pc, #280]	@ (800f8e0 <UART_Start_Receive_IT+0x238>)
 800f7c8:	675a      	str	r2, [r3, #116]	@ 0x74
    }

    /* Enable the UART Parity Error interrupt and RX FIFO Threshold interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 800f7ca:	68fb      	ldr	r3, [r7, #12]
 800f7cc:	691b      	ldr	r3, [r3, #16]
 800f7ce:	2b00      	cmp	r3, #0
 800f7d0:	d01a      	beq.n	800f808 <UART_Start_Receive_IT+0x160>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800f7d2:	68fb      	ldr	r3, [r7, #12]
 800f7d4:	681b      	ldr	r3, [r3, #0]
 800f7d6:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f7d8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800f7da:	e853 3f00 	ldrex	r3, [r3]
 800f7de:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 800f7e0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800f7e2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800f7e6:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800f7ea:	68fb      	ldr	r3, [r7, #12]
 800f7ec:	681b      	ldr	r3, [r3, #0]
 800f7ee:	461a      	mov	r2, r3
 800f7f0:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800f7f4:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800f7f6:	65ba      	str	r2, [r7, #88]	@ 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f7f8:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 800f7fa:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 800f7fc:	e841 2300 	strex	r3, r2, [r1]
 800f800:	657b      	str	r3, [r7, #84]	@ 0x54
   return(result);
 800f802:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800f804:	2b00      	cmp	r3, #0
 800f806:	d1e4      	bne.n	800f7d2 <UART_Start_Receive_IT+0x12a>
    }
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 800f808:	68fb      	ldr	r3, [r7, #12]
 800f80a:	681b      	ldr	r3, [r3, #0]
 800f80c:	3308      	adds	r3, #8
 800f80e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f810:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800f812:	e853 3f00 	ldrex	r3, [r3]
 800f816:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800f818:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f81a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800f81e:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800f820:	68fb      	ldr	r3, [r7, #12]
 800f822:	681b      	ldr	r3, [r3, #0]
 800f824:	3308      	adds	r3, #8
 800f826:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 800f828:	64ba      	str	r2, [r7, #72]	@ 0x48
 800f82a:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f82c:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800f82e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800f830:	e841 2300 	strex	r3, r2, [r1]
 800f834:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 800f836:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800f838:	2b00      	cmp	r3, #0
 800f83a:	d1e5      	bne.n	800f808 <UART_Start_Receive_IT+0x160>
 800f83c:	e046      	b.n	800f8cc <UART_Start_Receive_IT+0x224>
  }
  else
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800f83e:	68fb      	ldr	r3, [r7, #12]
 800f840:	689b      	ldr	r3, [r3, #8]
 800f842:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800f846:	d107      	bne.n	800f858 <UART_Start_Receive_IT+0x1b0>
 800f848:	68fb      	ldr	r3, [r7, #12]
 800f84a:	691b      	ldr	r3, [r3, #16]
 800f84c:	2b00      	cmp	r3, #0
 800f84e:	d103      	bne.n	800f858 <UART_Start_Receive_IT+0x1b0>
    {
      huart->RxISR = UART_RxISR_16BIT;
 800f850:	68fb      	ldr	r3, [r7, #12]
 800f852:	4a24      	ldr	r2, [pc, #144]	@ (800f8e4 <UART_Start_Receive_IT+0x23c>)
 800f854:	675a      	str	r2, [r3, #116]	@ 0x74
 800f856:	e002      	b.n	800f85e <UART_Start_Receive_IT+0x1b6>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT;
 800f858:	68fb      	ldr	r3, [r7, #12]
 800f85a:	4a23      	ldr	r2, [pc, #140]	@ (800f8e8 <UART_Start_Receive_IT+0x240>)
 800f85c:	675a      	str	r2, [r3, #116]	@ 0x74
    }

    /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 800f85e:	68fb      	ldr	r3, [r7, #12]
 800f860:	691b      	ldr	r3, [r3, #16]
 800f862:	2b00      	cmp	r3, #0
 800f864:	d019      	beq.n	800f89a <UART_Start_Receive_IT+0x1f2>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE);
 800f866:	68fb      	ldr	r3, [r7, #12]
 800f868:	681b      	ldr	r3, [r3, #0]
 800f86a:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f86c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f86e:	e853 3f00 	ldrex	r3, [r3]
 800f872:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800f874:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f876:	f443 7390 	orr.w	r3, r3, #288	@ 0x120
 800f87a:	677b      	str	r3, [r7, #116]	@ 0x74
 800f87c:	68fb      	ldr	r3, [r7, #12]
 800f87e:	681b      	ldr	r3, [r3, #0]
 800f880:	461a      	mov	r2, r3
 800f882:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800f884:	637b      	str	r3, [r7, #52]	@ 0x34
 800f886:	633a      	str	r2, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f888:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800f88a:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800f88c:	e841 2300 	strex	r3, r2, [r1]
 800f890:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 800f892:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f894:	2b00      	cmp	r3, #0
 800f896:	d1e6      	bne.n	800f866 <UART_Start_Receive_IT+0x1be>
 800f898:	e018      	b.n	800f8cc <UART_Start_Receive_IT+0x224>
    }
    else
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 800f89a:	68fb      	ldr	r3, [r7, #12]
 800f89c:	681b      	ldr	r3, [r3, #0]
 800f89e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f8a0:	697b      	ldr	r3, [r7, #20]
 800f8a2:	e853 3f00 	ldrex	r3, [r3]
 800f8a6:	613b      	str	r3, [r7, #16]
   return(result);
 800f8a8:	693b      	ldr	r3, [r7, #16]
 800f8aa:	f043 0320 	orr.w	r3, r3, #32
 800f8ae:	67bb      	str	r3, [r7, #120]	@ 0x78
 800f8b0:	68fb      	ldr	r3, [r7, #12]
 800f8b2:	681b      	ldr	r3, [r3, #0]
 800f8b4:	461a      	mov	r2, r3
 800f8b6:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800f8b8:	623b      	str	r3, [r7, #32]
 800f8ba:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f8bc:	69f9      	ldr	r1, [r7, #28]
 800f8be:	6a3a      	ldr	r2, [r7, #32]
 800f8c0:	e841 2300 	strex	r3, r2, [r1]
 800f8c4:	61bb      	str	r3, [r7, #24]
   return(result);
 800f8c6:	69bb      	ldr	r3, [r7, #24]
 800f8c8:	2b00      	cmp	r3, #0
 800f8ca:	d1e6      	bne.n	800f89a <UART_Start_Receive_IT+0x1f2>
    }
  }
  return HAL_OK;
 800f8cc:	2300      	movs	r3, #0
}
 800f8ce:	4618      	mov	r0, r3
 800f8d0:	378c      	adds	r7, #140	@ 0x8c
 800f8d2:	46bd      	mov	sp, r7
 800f8d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f8d8:	4770      	bx	lr
 800f8da:	bf00      	nop
 800f8dc:	0801044d 	.word	0x0801044d
 800f8e0:	080100e9 	.word	0x080100e9
 800f8e4:	0800ff31 	.word	0x0800ff31
 800f8e8:	0800fd79 	.word	0x0800fd79

0800f8ec <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800f8ec:	b480      	push	{r7}
 800f8ee:	b095      	sub	sp, #84	@ 0x54
 800f8f0:	af00      	add	r7, sp, #0
 800f8f2:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800f8f4:	687b      	ldr	r3, [r7, #4]
 800f8f6:	681b      	ldr	r3, [r3, #0]
 800f8f8:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f8fa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800f8fc:	e853 3f00 	ldrex	r3, [r3]
 800f900:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800f902:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f904:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800f908:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800f90a:	687b      	ldr	r3, [r7, #4]
 800f90c:	681b      	ldr	r3, [r3, #0]
 800f90e:	461a      	mov	r2, r3
 800f910:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800f912:	643b      	str	r3, [r7, #64]	@ 0x40
 800f914:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f916:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800f918:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800f91a:	e841 2300 	strex	r3, r2, [r1]
 800f91e:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800f920:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f922:	2b00      	cmp	r3, #0
 800f924:	d1e6      	bne.n	800f8f4 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800f926:	687b      	ldr	r3, [r7, #4]
 800f928:	681b      	ldr	r3, [r3, #0]
 800f92a:	3308      	adds	r3, #8
 800f92c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f92e:	6a3b      	ldr	r3, [r7, #32]
 800f930:	e853 3f00 	ldrex	r3, [r3]
 800f934:	61fb      	str	r3, [r7, #28]
   return(result);
 800f936:	69fa      	ldr	r2, [r7, #28]
 800f938:	4b1e      	ldr	r3, [pc, #120]	@ (800f9b4 <UART_EndRxTransfer+0xc8>)
 800f93a:	4013      	ands	r3, r2
 800f93c:	64bb      	str	r3, [r7, #72]	@ 0x48
 800f93e:	687b      	ldr	r3, [r7, #4]
 800f940:	681b      	ldr	r3, [r3, #0]
 800f942:	3308      	adds	r3, #8
 800f944:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800f946:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800f948:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f94a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800f94c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800f94e:	e841 2300 	strex	r3, r2, [r1]
 800f952:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800f954:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f956:	2b00      	cmp	r3, #0
 800f958:	d1e5      	bne.n	800f926 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800f95a:	687b      	ldr	r3, [r7, #4]
 800f95c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800f95e:	2b01      	cmp	r3, #1
 800f960:	d118      	bne.n	800f994 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800f962:	687b      	ldr	r3, [r7, #4]
 800f964:	681b      	ldr	r3, [r3, #0]
 800f966:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f968:	68fb      	ldr	r3, [r7, #12]
 800f96a:	e853 3f00 	ldrex	r3, [r3]
 800f96e:	60bb      	str	r3, [r7, #8]
   return(result);
 800f970:	68bb      	ldr	r3, [r7, #8]
 800f972:	f023 0310 	bic.w	r3, r3, #16
 800f976:	647b      	str	r3, [r7, #68]	@ 0x44
 800f978:	687b      	ldr	r3, [r7, #4]
 800f97a:	681b      	ldr	r3, [r3, #0]
 800f97c:	461a      	mov	r2, r3
 800f97e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800f980:	61bb      	str	r3, [r7, #24]
 800f982:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f984:	6979      	ldr	r1, [r7, #20]
 800f986:	69ba      	ldr	r2, [r7, #24]
 800f988:	e841 2300 	strex	r3, r2, [r1]
 800f98c:	613b      	str	r3, [r7, #16]
   return(result);
 800f98e:	693b      	ldr	r3, [r7, #16]
 800f990:	2b00      	cmp	r3, #0
 800f992:	d1e6      	bne.n	800f962 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800f994:	687b      	ldr	r3, [r7, #4]
 800f996:	2220      	movs	r2, #32
 800f998:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800f99c:	687b      	ldr	r3, [r7, #4]
 800f99e:	2200      	movs	r2, #0
 800f9a0:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800f9a2:	687b      	ldr	r3, [r7, #4]
 800f9a4:	2200      	movs	r2, #0
 800f9a6:	675a      	str	r2, [r3, #116]	@ 0x74
}
 800f9a8:	bf00      	nop
 800f9aa:	3754      	adds	r7, #84	@ 0x54
 800f9ac:	46bd      	mov	sp, r7
 800f9ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f9b2:	4770      	bx	lr
 800f9b4:	effffffe 	.word	0xeffffffe

0800f9b8 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800f9b8:	b580      	push	{r7, lr}
 800f9ba:	b084      	sub	sp, #16
 800f9bc:	af00      	add	r7, sp, #0
 800f9be:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800f9c0:	687b      	ldr	r3, [r7, #4]
 800f9c2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800f9c4:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800f9c6:	68fb      	ldr	r3, [r7, #12]
 800f9c8:	2200      	movs	r2, #0
 800f9ca:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800f9ce:	68f8      	ldr	r0, [r7, #12]
 800f9d0:	f7fe ff32 	bl	800e838 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800f9d4:	bf00      	nop
 800f9d6:	3710      	adds	r7, #16
 800f9d8:	46bd      	mov	sp, r7
 800f9da:	bd80      	pop	{r7, pc}

0800f9dc <UART_TxISR_8BIT>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_8BIT(UART_HandleTypeDef *huart)
{
 800f9dc:	b480      	push	{r7}
 800f9de:	b08f      	sub	sp, #60	@ 0x3c
 800f9e0:	af00      	add	r7, sp, #0
 800f9e2:	6078      	str	r0, [r7, #4]
  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800f9e4:	687b      	ldr	r3, [r7, #4]
 800f9e6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800f9ea:	2b21      	cmp	r3, #33	@ 0x21
 800f9ec:	d14c      	bne.n	800fa88 <UART_TxISR_8BIT+0xac>
  {
    if (huart->TxXferCount == 0U)
 800f9ee:	687b      	ldr	r3, [r7, #4]
 800f9f0:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800f9f4:	b29b      	uxth	r3, r3
 800f9f6:	2b00      	cmp	r3, #0
 800f9f8:	d132      	bne.n	800fa60 <UART_TxISR_8BIT+0x84>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE_TXFNFIE);
 800f9fa:	687b      	ldr	r3, [r7, #4]
 800f9fc:	681b      	ldr	r3, [r3, #0]
 800f9fe:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800fa00:	6a3b      	ldr	r3, [r7, #32]
 800fa02:	e853 3f00 	ldrex	r3, [r3]
 800fa06:	61fb      	str	r3, [r7, #28]
   return(result);
 800fa08:	69fb      	ldr	r3, [r7, #28]
 800fa0a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800fa0e:	637b      	str	r3, [r7, #52]	@ 0x34
 800fa10:	687b      	ldr	r3, [r7, #4]
 800fa12:	681b      	ldr	r3, [r3, #0]
 800fa14:	461a      	mov	r2, r3
 800fa16:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800fa18:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800fa1a:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800fa1c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800fa1e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800fa20:	e841 2300 	strex	r3, r2, [r1]
 800fa24:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800fa26:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800fa28:	2b00      	cmp	r3, #0
 800fa2a:	d1e6      	bne.n	800f9fa <UART_TxISR_8BIT+0x1e>

      /* Enable the UART Transmit Complete Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800fa2c:	687b      	ldr	r3, [r7, #4]
 800fa2e:	681b      	ldr	r3, [r3, #0]
 800fa30:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800fa32:	68fb      	ldr	r3, [r7, #12]
 800fa34:	e853 3f00 	ldrex	r3, [r3]
 800fa38:	60bb      	str	r3, [r7, #8]
   return(result);
 800fa3a:	68bb      	ldr	r3, [r7, #8]
 800fa3c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800fa40:	633b      	str	r3, [r7, #48]	@ 0x30
 800fa42:	687b      	ldr	r3, [r7, #4]
 800fa44:	681b      	ldr	r3, [r3, #0]
 800fa46:	461a      	mov	r2, r3
 800fa48:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800fa4a:	61bb      	str	r3, [r7, #24]
 800fa4c:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800fa4e:	6979      	ldr	r1, [r7, #20]
 800fa50:	69ba      	ldr	r2, [r7, #24]
 800fa52:	e841 2300 	strex	r3, r2, [r1]
 800fa56:	613b      	str	r3, [r7, #16]
   return(result);
 800fa58:	693b      	ldr	r3, [r7, #16]
 800fa5a:	2b00      	cmp	r3, #0
 800fa5c:	d1e6      	bne.n	800fa2c <UART_TxISR_8BIT+0x50>
      huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
      huart->pTxBuffPtr++;
      huart->TxXferCount--;
    }
  }
}
 800fa5e:	e013      	b.n	800fa88 <UART_TxISR_8BIT+0xac>
      huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
 800fa60:	687b      	ldr	r3, [r7, #4]
 800fa62:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800fa64:	781a      	ldrb	r2, [r3, #0]
 800fa66:	687b      	ldr	r3, [r7, #4]
 800fa68:	681b      	ldr	r3, [r3, #0]
 800fa6a:	629a      	str	r2, [r3, #40]	@ 0x28
      huart->pTxBuffPtr++;
 800fa6c:	687b      	ldr	r3, [r7, #4]
 800fa6e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800fa70:	1c5a      	adds	r2, r3, #1
 800fa72:	687b      	ldr	r3, [r7, #4]
 800fa74:	651a      	str	r2, [r3, #80]	@ 0x50
      huart->TxXferCount--;
 800fa76:	687b      	ldr	r3, [r7, #4]
 800fa78:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800fa7c:	b29b      	uxth	r3, r3
 800fa7e:	3b01      	subs	r3, #1
 800fa80:	b29a      	uxth	r2, r3
 800fa82:	687b      	ldr	r3, [r7, #4]
 800fa84:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
}
 800fa88:	bf00      	nop
 800fa8a:	373c      	adds	r7, #60	@ 0x3c
 800fa8c:	46bd      	mov	sp, r7
 800fa8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fa92:	4770      	bx	lr

0800fa94 <UART_TxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_16BIT(UART_HandleTypeDef *huart)
{
 800fa94:	b480      	push	{r7}
 800fa96:	b091      	sub	sp, #68	@ 0x44
 800fa98:	af00      	add	r7, sp, #0
 800fa9a:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800fa9c:	687b      	ldr	r3, [r7, #4]
 800fa9e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800faa2:	2b21      	cmp	r3, #33	@ 0x21
 800faa4:	d151      	bne.n	800fb4a <UART_TxISR_16BIT+0xb6>
  {
    if (huart->TxXferCount == 0U)
 800faa6:	687b      	ldr	r3, [r7, #4]
 800faa8:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800faac:	b29b      	uxth	r3, r3
 800faae:	2b00      	cmp	r3, #0
 800fab0:	d132      	bne.n	800fb18 <UART_TxISR_16BIT+0x84>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE_TXFNFIE);
 800fab2:	687b      	ldr	r3, [r7, #4]
 800fab4:	681b      	ldr	r3, [r3, #0]
 800fab6:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800fab8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800faba:	e853 3f00 	ldrex	r3, [r3]
 800fabe:	623b      	str	r3, [r7, #32]
   return(result);
 800fac0:	6a3b      	ldr	r3, [r7, #32]
 800fac2:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800fac6:	63bb      	str	r3, [r7, #56]	@ 0x38
 800fac8:	687b      	ldr	r3, [r7, #4]
 800faca:	681b      	ldr	r3, [r3, #0]
 800facc:	461a      	mov	r2, r3
 800face:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800fad0:	633b      	str	r3, [r7, #48]	@ 0x30
 800fad2:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800fad4:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800fad6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800fad8:	e841 2300 	strex	r3, r2, [r1]
 800fadc:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800fade:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800fae0:	2b00      	cmp	r3, #0
 800fae2:	d1e6      	bne.n	800fab2 <UART_TxISR_16BIT+0x1e>

      /* Enable the UART Transmit Complete Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800fae4:	687b      	ldr	r3, [r7, #4]
 800fae6:	681b      	ldr	r3, [r3, #0]
 800fae8:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800faea:	693b      	ldr	r3, [r7, #16]
 800faec:	e853 3f00 	ldrex	r3, [r3]
 800faf0:	60fb      	str	r3, [r7, #12]
   return(result);
 800faf2:	68fb      	ldr	r3, [r7, #12]
 800faf4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800faf8:	637b      	str	r3, [r7, #52]	@ 0x34
 800fafa:	687b      	ldr	r3, [r7, #4]
 800fafc:	681b      	ldr	r3, [r3, #0]
 800fafe:	461a      	mov	r2, r3
 800fb00:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800fb02:	61fb      	str	r3, [r7, #28]
 800fb04:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800fb06:	69b9      	ldr	r1, [r7, #24]
 800fb08:	69fa      	ldr	r2, [r7, #28]
 800fb0a:	e841 2300 	strex	r3, r2, [r1]
 800fb0e:	617b      	str	r3, [r7, #20]
   return(result);
 800fb10:	697b      	ldr	r3, [r7, #20]
 800fb12:	2b00      	cmp	r3, #0
 800fb14:	d1e6      	bne.n	800fae4 <UART_TxISR_16BIT+0x50>
      huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
      huart->pTxBuffPtr += 2U;
      huart->TxXferCount--;
    }
  }
}
 800fb16:	e018      	b.n	800fb4a <UART_TxISR_16BIT+0xb6>
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 800fb18:	687b      	ldr	r3, [r7, #4]
 800fb1a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800fb1c:	63fb      	str	r3, [r7, #60]	@ 0x3c
      huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
 800fb1e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800fb20:	881b      	ldrh	r3, [r3, #0]
 800fb22:	461a      	mov	r2, r3
 800fb24:	687b      	ldr	r3, [r7, #4]
 800fb26:	681b      	ldr	r3, [r3, #0]
 800fb28:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800fb2c:	629a      	str	r2, [r3, #40]	@ 0x28
      huart->pTxBuffPtr += 2U;
 800fb2e:	687b      	ldr	r3, [r7, #4]
 800fb30:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800fb32:	1c9a      	adds	r2, r3, #2
 800fb34:	687b      	ldr	r3, [r7, #4]
 800fb36:	651a      	str	r2, [r3, #80]	@ 0x50
      huart->TxXferCount--;
 800fb38:	687b      	ldr	r3, [r7, #4]
 800fb3a:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800fb3e:	b29b      	uxth	r3, r3
 800fb40:	3b01      	subs	r3, #1
 800fb42:	b29a      	uxth	r2, r3
 800fb44:	687b      	ldr	r3, [r7, #4]
 800fb46:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
}
 800fb4a:	bf00      	nop
 800fb4c:	3744      	adds	r7, #68	@ 0x44
 800fb4e:	46bd      	mov	sp, r7
 800fb50:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fb54:	4770      	bx	lr

0800fb56 <UART_TxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 800fb56:	b480      	push	{r7}
 800fb58:	b091      	sub	sp, #68	@ 0x44
 800fb5a:	af00      	add	r7, sp, #0
 800fb5c:	6078      	str	r0, [r7, #4]
  uint16_t  nb_tx_data;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800fb5e:	687b      	ldr	r3, [r7, #4]
 800fb60:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800fb64:	2b21      	cmp	r3, #33	@ 0x21
 800fb66:	d160      	bne.n	800fc2a <UART_TxISR_8BIT_FIFOEN+0xd4>
  {
    for (nb_tx_data = huart->NbTxDataToProcess ; nb_tx_data > 0U ; nb_tx_data--)
 800fb68:	687b      	ldr	r3, [r7, #4]
 800fb6a:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800fb6e:	87fb      	strh	r3, [r7, #62]	@ 0x3e
 800fb70:	e057      	b.n	800fc22 <UART_TxISR_8BIT_FIFOEN+0xcc>
    {
      if (huart->TxXferCount == 0U)
 800fb72:	687b      	ldr	r3, [r7, #4]
 800fb74:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800fb78:	b29b      	uxth	r3, r3
 800fb7a:	2b00      	cmp	r3, #0
 800fb7c:	d133      	bne.n	800fbe6 <UART_TxISR_8BIT_FIFOEN+0x90>
      {
        /* Disable the TX FIFO threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_TXFTIE);
 800fb7e:	687b      	ldr	r3, [r7, #4]
 800fb80:	681b      	ldr	r3, [r3, #0]
 800fb82:	3308      	adds	r3, #8
 800fb84:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800fb86:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800fb88:	e853 3f00 	ldrex	r3, [r3]
 800fb8c:	623b      	str	r3, [r7, #32]
   return(result);
 800fb8e:	6a3b      	ldr	r3, [r7, #32]
 800fb90:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 800fb94:	63bb      	str	r3, [r7, #56]	@ 0x38
 800fb96:	687b      	ldr	r3, [r7, #4]
 800fb98:	681b      	ldr	r3, [r3, #0]
 800fb9a:	3308      	adds	r3, #8
 800fb9c:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800fb9e:	633a      	str	r2, [r7, #48]	@ 0x30
 800fba0:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800fba2:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800fba4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800fba6:	e841 2300 	strex	r3, r2, [r1]
 800fbaa:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800fbac:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800fbae:	2b00      	cmp	r3, #0
 800fbb0:	d1e5      	bne.n	800fb7e <UART_TxISR_8BIT_FIFOEN+0x28>

        /* Enable the UART Transmit Complete Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800fbb2:	687b      	ldr	r3, [r7, #4]
 800fbb4:	681b      	ldr	r3, [r3, #0]
 800fbb6:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800fbb8:	693b      	ldr	r3, [r7, #16]
 800fbba:	e853 3f00 	ldrex	r3, [r3]
 800fbbe:	60fb      	str	r3, [r7, #12]
   return(result);
 800fbc0:	68fb      	ldr	r3, [r7, #12]
 800fbc2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800fbc6:	637b      	str	r3, [r7, #52]	@ 0x34
 800fbc8:	687b      	ldr	r3, [r7, #4]
 800fbca:	681b      	ldr	r3, [r3, #0]
 800fbcc:	461a      	mov	r2, r3
 800fbce:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800fbd0:	61fb      	str	r3, [r7, #28]
 800fbd2:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800fbd4:	69b9      	ldr	r1, [r7, #24]
 800fbd6:	69fa      	ldr	r2, [r7, #28]
 800fbd8:	e841 2300 	strex	r3, r2, [r1]
 800fbdc:	617b      	str	r3, [r7, #20]
   return(result);
 800fbde:	697b      	ldr	r3, [r7, #20]
 800fbe0:	2b00      	cmp	r3, #0
 800fbe2:	d1e6      	bne.n	800fbb2 <UART_TxISR_8BIT_FIFOEN+0x5c>

        break; /* force exit loop */
 800fbe4:	e021      	b.n	800fc2a <UART_TxISR_8BIT_FIFOEN+0xd4>
      }
      else if (READ_BIT(huart->Instance->ISR, USART_ISR_TXE_TXFNF) != 0U)
 800fbe6:	687b      	ldr	r3, [r7, #4]
 800fbe8:	681b      	ldr	r3, [r3, #0]
 800fbea:	69db      	ldr	r3, [r3, #28]
 800fbec:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800fbf0:	2b00      	cmp	r3, #0
 800fbf2:	d013      	beq.n	800fc1c <UART_TxISR_8BIT_FIFOEN+0xc6>
      {
        huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
 800fbf4:	687b      	ldr	r3, [r7, #4]
 800fbf6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800fbf8:	781a      	ldrb	r2, [r3, #0]
 800fbfa:	687b      	ldr	r3, [r7, #4]
 800fbfc:	681b      	ldr	r3, [r3, #0]
 800fbfe:	629a      	str	r2, [r3, #40]	@ 0x28
        huart->pTxBuffPtr++;
 800fc00:	687b      	ldr	r3, [r7, #4]
 800fc02:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800fc04:	1c5a      	adds	r2, r3, #1
 800fc06:	687b      	ldr	r3, [r7, #4]
 800fc08:	651a      	str	r2, [r3, #80]	@ 0x50
        huart->TxXferCount--;
 800fc0a:	687b      	ldr	r3, [r7, #4]
 800fc0c:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800fc10:	b29b      	uxth	r3, r3
 800fc12:	3b01      	subs	r3, #1
 800fc14:	b29a      	uxth	r2, r3
 800fc16:	687b      	ldr	r3, [r7, #4]
 800fc18:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    for (nb_tx_data = huart->NbTxDataToProcess ; nb_tx_data > 0U ; nb_tx_data--)
 800fc1c:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 800fc1e:	3b01      	subs	r3, #1
 800fc20:	87fb      	strh	r3, [r7, #62]	@ 0x3e
 800fc22:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 800fc24:	2b00      	cmp	r3, #0
 800fc26:	d1a4      	bne.n	800fb72 <UART_TxISR_8BIT_FIFOEN+0x1c>
      {
        /* Nothing to do */
      }
    }
  }
}
 800fc28:	e7ff      	b.n	800fc2a <UART_TxISR_8BIT_FIFOEN+0xd4>
 800fc2a:	bf00      	nop
 800fc2c:	3744      	adds	r7, #68	@ 0x44
 800fc2e:	46bd      	mov	sp, r7
 800fc30:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fc34:	4770      	bx	lr

0800fc36 <UART_TxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 800fc36:	b480      	push	{r7}
 800fc38:	b091      	sub	sp, #68	@ 0x44
 800fc3a:	af00      	add	r7, sp, #0
 800fc3c:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;
  uint16_t  nb_tx_data;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800fc3e:	687b      	ldr	r3, [r7, #4]
 800fc40:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800fc44:	2b21      	cmp	r3, #33	@ 0x21
 800fc46:	d165      	bne.n	800fd14 <UART_TxISR_16BIT_FIFOEN+0xde>
  {
    for (nb_tx_data = huart->NbTxDataToProcess ; nb_tx_data > 0U ; nb_tx_data--)
 800fc48:	687b      	ldr	r3, [r7, #4]
 800fc4a:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800fc4e:	87fb      	strh	r3, [r7, #62]	@ 0x3e
 800fc50:	e05c      	b.n	800fd0c <UART_TxISR_16BIT_FIFOEN+0xd6>
    {
      if (huart->TxXferCount == 0U)
 800fc52:	687b      	ldr	r3, [r7, #4]
 800fc54:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800fc58:	b29b      	uxth	r3, r3
 800fc5a:	2b00      	cmp	r3, #0
 800fc5c:	d133      	bne.n	800fcc6 <UART_TxISR_16BIT_FIFOEN+0x90>
      {
        /* Disable the TX FIFO threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_TXFTIE);
 800fc5e:	687b      	ldr	r3, [r7, #4]
 800fc60:	681b      	ldr	r3, [r3, #0]
 800fc62:	3308      	adds	r3, #8
 800fc64:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800fc66:	6a3b      	ldr	r3, [r7, #32]
 800fc68:	e853 3f00 	ldrex	r3, [r3]
 800fc6c:	61fb      	str	r3, [r7, #28]
   return(result);
 800fc6e:	69fb      	ldr	r3, [r7, #28]
 800fc70:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 800fc74:	637b      	str	r3, [r7, #52]	@ 0x34
 800fc76:	687b      	ldr	r3, [r7, #4]
 800fc78:	681b      	ldr	r3, [r3, #0]
 800fc7a:	3308      	adds	r3, #8
 800fc7c:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800fc7e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800fc80:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800fc82:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800fc84:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800fc86:	e841 2300 	strex	r3, r2, [r1]
 800fc8a:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800fc8c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800fc8e:	2b00      	cmp	r3, #0
 800fc90:	d1e5      	bne.n	800fc5e <UART_TxISR_16BIT_FIFOEN+0x28>

        /* Enable the UART Transmit Complete Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800fc92:	687b      	ldr	r3, [r7, #4]
 800fc94:	681b      	ldr	r3, [r3, #0]
 800fc96:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800fc98:	68fb      	ldr	r3, [r7, #12]
 800fc9a:	e853 3f00 	ldrex	r3, [r3]
 800fc9e:	60bb      	str	r3, [r7, #8]
   return(result);
 800fca0:	68bb      	ldr	r3, [r7, #8]
 800fca2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800fca6:	633b      	str	r3, [r7, #48]	@ 0x30
 800fca8:	687b      	ldr	r3, [r7, #4]
 800fcaa:	681b      	ldr	r3, [r3, #0]
 800fcac:	461a      	mov	r2, r3
 800fcae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800fcb0:	61bb      	str	r3, [r7, #24]
 800fcb2:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800fcb4:	6979      	ldr	r1, [r7, #20]
 800fcb6:	69ba      	ldr	r2, [r7, #24]
 800fcb8:	e841 2300 	strex	r3, r2, [r1]
 800fcbc:	613b      	str	r3, [r7, #16]
   return(result);
 800fcbe:	693b      	ldr	r3, [r7, #16]
 800fcc0:	2b00      	cmp	r3, #0
 800fcc2:	d1e6      	bne.n	800fc92 <UART_TxISR_16BIT_FIFOEN+0x5c>

        break; /* force exit loop */
 800fcc4:	e026      	b.n	800fd14 <UART_TxISR_16BIT_FIFOEN+0xde>
      }
      else if (READ_BIT(huart->Instance->ISR, USART_ISR_TXE_TXFNF) != 0U)
 800fcc6:	687b      	ldr	r3, [r7, #4]
 800fcc8:	681b      	ldr	r3, [r3, #0]
 800fcca:	69db      	ldr	r3, [r3, #28]
 800fccc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800fcd0:	2b00      	cmp	r3, #0
 800fcd2:	d018      	beq.n	800fd06 <UART_TxISR_16BIT_FIFOEN+0xd0>
      {
        tmp = (const uint16_t *) huart->pTxBuffPtr;
 800fcd4:	687b      	ldr	r3, [r7, #4]
 800fcd6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800fcd8:	63bb      	str	r3, [r7, #56]	@ 0x38
        huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
 800fcda:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800fcdc:	881b      	ldrh	r3, [r3, #0]
 800fcde:	461a      	mov	r2, r3
 800fce0:	687b      	ldr	r3, [r7, #4]
 800fce2:	681b      	ldr	r3, [r3, #0]
 800fce4:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800fce8:	629a      	str	r2, [r3, #40]	@ 0x28
        huart->pTxBuffPtr += 2U;
 800fcea:	687b      	ldr	r3, [r7, #4]
 800fcec:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800fcee:	1c9a      	adds	r2, r3, #2
 800fcf0:	687b      	ldr	r3, [r7, #4]
 800fcf2:	651a      	str	r2, [r3, #80]	@ 0x50
        huart->TxXferCount--;
 800fcf4:	687b      	ldr	r3, [r7, #4]
 800fcf6:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800fcfa:	b29b      	uxth	r3, r3
 800fcfc:	3b01      	subs	r3, #1
 800fcfe:	b29a      	uxth	r2, r3
 800fd00:	687b      	ldr	r3, [r7, #4]
 800fd02:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    for (nb_tx_data = huart->NbTxDataToProcess ; nb_tx_data > 0U ; nb_tx_data--)
 800fd06:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 800fd08:	3b01      	subs	r3, #1
 800fd0a:	87fb      	strh	r3, [r7, #62]	@ 0x3e
 800fd0c:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 800fd0e:	2b00      	cmp	r3, #0
 800fd10:	d19f      	bne.n	800fc52 <UART_TxISR_16BIT_FIFOEN+0x1c>
      {
        /* Nothing to do */
      }
    }
  }
}
 800fd12:	e7ff      	b.n	800fd14 <UART_TxISR_16BIT_FIFOEN+0xde>
 800fd14:	bf00      	nop
 800fd16:	3744      	adds	r7, #68	@ 0x44
 800fd18:	46bd      	mov	sp, r7
 800fd1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fd1e:	4770      	bx	lr

0800fd20 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800fd20:	b580      	push	{r7, lr}
 800fd22:	b088      	sub	sp, #32
 800fd24:	af00      	add	r7, sp, #0
 800fd26:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800fd28:	687b      	ldr	r3, [r7, #4]
 800fd2a:	681b      	ldr	r3, [r3, #0]
 800fd2c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800fd2e:	68fb      	ldr	r3, [r7, #12]
 800fd30:	e853 3f00 	ldrex	r3, [r3]
 800fd34:	60bb      	str	r3, [r7, #8]
   return(result);
 800fd36:	68bb      	ldr	r3, [r7, #8]
 800fd38:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800fd3c:	61fb      	str	r3, [r7, #28]
 800fd3e:	687b      	ldr	r3, [r7, #4]
 800fd40:	681b      	ldr	r3, [r3, #0]
 800fd42:	461a      	mov	r2, r3
 800fd44:	69fb      	ldr	r3, [r7, #28]
 800fd46:	61bb      	str	r3, [r7, #24]
 800fd48:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800fd4a:	6979      	ldr	r1, [r7, #20]
 800fd4c:	69ba      	ldr	r2, [r7, #24]
 800fd4e:	e841 2300 	strex	r3, r2, [r1]
 800fd52:	613b      	str	r3, [r7, #16]
   return(result);
 800fd54:	693b      	ldr	r3, [r7, #16]
 800fd56:	2b00      	cmp	r3, #0
 800fd58:	d1e6      	bne.n	800fd28 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800fd5a:	687b      	ldr	r3, [r7, #4]
 800fd5c:	2220      	movs	r2, #32
 800fd5e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800fd62:	687b      	ldr	r3, [r7, #4]
 800fd64:	2200      	movs	r2, #0
 800fd66:	679a      	str	r2, [r3, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800fd68:	6878      	ldr	r0, [r7, #4]
 800fd6a:	f7f4 f889 	bl	8003e80 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800fd6e:	bf00      	nop
 800fd70:	3720      	adds	r7, #32
 800fd72:	46bd      	mov	sp, r7
 800fd74:	bd80      	pop	{r7, pc}
	...

0800fd78 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 800fd78:	b580      	push	{r7, lr}
 800fd7a:	b09c      	sub	sp, #112	@ 0x70
 800fd7c:	af00      	add	r7, sp, #0
 800fd7e:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 800fd80:	687b      	ldr	r3, [r7, #4]
 800fd82:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 800fd86:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800fd8a:	687b      	ldr	r3, [r7, #4]
 800fd8c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800fd90:	2b22      	cmp	r3, #34	@ 0x22
 800fd92:	f040 80be 	bne.w	800ff12 <UART_RxISR_8BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800fd96:	687b      	ldr	r3, [r7, #4]
 800fd98:	681b      	ldr	r3, [r3, #0]
 800fd9a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800fd9c:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 800fda0:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 800fda4:	b2d9      	uxtb	r1, r3
 800fda6:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 800fdaa:	b2da      	uxtb	r2, r3
 800fdac:	687b      	ldr	r3, [r7, #4]
 800fdae:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800fdb0:	400a      	ands	r2, r1
 800fdb2:	b2d2      	uxtb	r2, r2
 800fdb4:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 800fdb6:	687b      	ldr	r3, [r7, #4]
 800fdb8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800fdba:	1c5a      	adds	r2, r3, #1
 800fdbc:	687b      	ldr	r3, [r7, #4]
 800fdbe:	659a      	str	r2, [r3, #88]	@ 0x58
    huart->RxXferCount--;
 800fdc0:	687b      	ldr	r3, [r7, #4]
 800fdc2:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800fdc6:	b29b      	uxth	r3, r3
 800fdc8:	3b01      	subs	r3, #1
 800fdca:	b29a      	uxth	r2, r3
 800fdcc:	687b      	ldr	r3, [r7, #4]
 800fdce:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    if (huart->RxXferCount == 0U)
 800fdd2:	687b      	ldr	r3, [r7, #4]
 800fdd4:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800fdd8:	b29b      	uxth	r3, r3
 800fdda:	2b00      	cmp	r3, #0
 800fddc:	f040 80a1 	bne.w	800ff22 <UART_RxISR_8BIT+0x1aa>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800fde0:	687b      	ldr	r3, [r7, #4]
 800fde2:	681b      	ldr	r3, [r3, #0]
 800fde4:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800fde6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800fde8:	e853 3f00 	ldrex	r3, [r3]
 800fdec:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800fdee:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800fdf0:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800fdf4:	66bb      	str	r3, [r7, #104]	@ 0x68
 800fdf6:	687b      	ldr	r3, [r7, #4]
 800fdf8:	681b      	ldr	r3, [r3, #0]
 800fdfa:	461a      	mov	r2, r3
 800fdfc:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800fdfe:	65bb      	str	r3, [r7, #88]	@ 0x58
 800fe00:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800fe02:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800fe04:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800fe06:	e841 2300 	strex	r3, r2, [r1]
 800fe0a:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800fe0c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800fe0e:	2b00      	cmp	r3, #0
 800fe10:	d1e6      	bne.n	800fde0 <UART_RxISR_8BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800fe12:	687b      	ldr	r3, [r7, #4]
 800fe14:	681b      	ldr	r3, [r3, #0]
 800fe16:	3308      	adds	r3, #8
 800fe18:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800fe1a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800fe1c:	e853 3f00 	ldrex	r3, [r3]
 800fe20:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800fe22:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800fe24:	f023 0301 	bic.w	r3, r3, #1
 800fe28:	667b      	str	r3, [r7, #100]	@ 0x64
 800fe2a:	687b      	ldr	r3, [r7, #4]
 800fe2c:	681b      	ldr	r3, [r3, #0]
 800fe2e:	3308      	adds	r3, #8
 800fe30:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800fe32:	647a      	str	r2, [r7, #68]	@ 0x44
 800fe34:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800fe36:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800fe38:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800fe3a:	e841 2300 	strex	r3, r2, [r1]
 800fe3e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800fe40:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800fe42:	2b00      	cmp	r3, #0
 800fe44:	d1e5      	bne.n	800fe12 <UART_RxISR_8BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800fe46:	687b      	ldr	r3, [r7, #4]
 800fe48:	2220      	movs	r2, #32
 800fe4a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800fe4e:	687b      	ldr	r3, [r7, #4]
 800fe50:	2200      	movs	r2, #0
 800fe52:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800fe54:	687b      	ldr	r3, [r7, #4]
 800fe56:	2200      	movs	r2, #0
 800fe58:	671a      	str	r2, [r3, #112]	@ 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800fe5a:	687b      	ldr	r3, [r7, #4]
 800fe5c:	681b      	ldr	r3, [r3, #0]
 800fe5e:	4a33      	ldr	r2, [pc, #204]	@ (800ff2c <UART_RxISR_8BIT+0x1b4>)
 800fe60:	4293      	cmp	r3, r2
 800fe62:	d01f      	beq.n	800fea4 <UART_RxISR_8BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800fe64:	687b      	ldr	r3, [r7, #4]
 800fe66:	681b      	ldr	r3, [r3, #0]
 800fe68:	685b      	ldr	r3, [r3, #4]
 800fe6a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800fe6e:	2b00      	cmp	r3, #0
 800fe70:	d018      	beq.n	800fea4 <UART_RxISR_8BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800fe72:	687b      	ldr	r3, [r7, #4]
 800fe74:	681b      	ldr	r3, [r3, #0]
 800fe76:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800fe78:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800fe7a:	e853 3f00 	ldrex	r3, [r3]
 800fe7e:	623b      	str	r3, [r7, #32]
   return(result);
 800fe80:	6a3b      	ldr	r3, [r7, #32]
 800fe82:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800fe86:	663b      	str	r3, [r7, #96]	@ 0x60
 800fe88:	687b      	ldr	r3, [r7, #4]
 800fe8a:	681b      	ldr	r3, [r3, #0]
 800fe8c:	461a      	mov	r2, r3
 800fe8e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800fe90:	633b      	str	r3, [r7, #48]	@ 0x30
 800fe92:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800fe94:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800fe96:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800fe98:	e841 2300 	strex	r3, r2, [r1]
 800fe9c:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800fe9e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800fea0:	2b00      	cmp	r3, #0
 800fea2:	d1e6      	bne.n	800fe72 <UART_RxISR_8BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800fea4:	687b      	ldr	r3, [r7, #4]
 800fea6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800fea8:	2b01      	cmp	r3, #1
 800feaa:	d12e      	bne.n	800ff0a <UART_RxISR_8BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800feac:	687b      	ldr	r3, [r7, #4]
 800feae:	2200      	movs	r2, #0
 800feb0:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800feb2:	687b      	ldr	r3, [r7, #4]
 800feb4:	681b      	ldr	r3, [r3, #0]
 800feb6:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800feb8:	693b      	ldr	r3, [r7, #16]
 800feba:	e853 3f00 	ldrex	r3, [r3]
 800febe:	60fb      	str	r3, [r7, #12]
   return(result);
 800fec0:	68fb      	ldr	r3, [r7, #12]
 800fec2:	f023 0310 	bic.w	r3, r3, #16
 800fec6:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800fec8:	687b      	ldr	r3, [r7, #4]
 800feca:	681b      	ldr	r3, [r3, #0]
 800fecc:	461a      	mov	r2, r3
 800fece:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800fed0:	61fb      	str	r3, [r7, #28]
 800fed2:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800fed4:	69b9      	ldr	r1, [r7, #24]
 800fed6:	69fa      	ldr	r2, [r7, #28]
 800fed8:	e841 2300 	strex	r3, r2, [r1]
 800fedc:	617b      	str	r3, [r7, #20]
   return(result);
 800fede:	697b      	ldr	r3, [r7, #20]
 800fee0:	2b00      	cmp	r3, #0
 800fee2:	d1e6      	bne.n	800feb2 <UART_RxISR_8BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800fee4:	687b      	ldr	r3, [r7, #4]
 800fee6:	681b      	ldr	r3, [r3, #0]
 800fee8:	69db      	ldr	r3, [r3, #28]
 800feea:	f003 0310 	and.w	r3, r3, #16
 800feee:	2b10      	cmp	r3, #16
 800fef0:	d103      	bne.n	800fefa <UART_RxISR_8BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800fef2:	687b      	ldr	r3, [r7, #4]
 800fef4:	681b      	ldr	r3, [r3, #0]
 800fef6:	2210      	movs	r2, #16
 800fef8:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800fefa:	687b      	ldr	r3, [r7, #4]
 800fefc:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800ff00:	4619      	mov	r1, r3
 800ff02:	6878      	ldr	r0, [r7, #4]
 800ff04:	f7fe fca2 	bl	800e84c <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800ff08:	e00b      	b.n	800ff22 <UART_RxISR_8BIT+0x1aa>
        HAL_UART_RxCpltCallback(huart);
 800ff0a:	6878      	ldr	r0, [r7, #4]
 800ff0c:	f7f3 ffa6 	bl	8003e5c <HAL_UART_RxCpltCallback>
}
 800ff10:	e007      	b.n	800ff22 <UART_RxISR_8BIT+0x1aa>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800ff12:	687b      	ldr	r3, [r7, #4]
 800ff14:	681b      	ldr	r3, [r3, #0]
 800ff16:	699a      	ldr	r2, [r3, #24]
 800ff18:	687b      	ldr	r3, [r7, #4]
 800ff1a:	681b      	ldr	r3, [r3, #0]
 800ff1c:	f042 0208 	orr.w	r2, r2, #8
 800ff20:	619a      	str	r2, [r3, #24]
}
 800ff22:	bf00      	nop
 800ff24:	3770      	adds	r7, #112	@ 0x70
 800ff26:	46bd      	mov	sp, r7
 800ff28:	bd80      	pop	{r7, pc}
 800ff2a:	bf00      	nop
 800ff2c:	58000c00 	.word	0x58000c00

0800ff30 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 800ff30:	b580      	push	{r7, lr}
 800ff32:	b09c      	sub	sp, #112	@ 0x70
 800ff34:	af00      	add	r7, sp, #0
 800ff36:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 800ff38:	687b      	ldr	r3, [r7, #4]
 800ff3a:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 800ff3e:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800ff42:	687b      	ldr	r3, [r7, #4]
 800ff44:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800ff48:	2b22      	cmp	r3, #34	@ 0x22
 800ff4a:	f040 80be 	bne.w	80100ca <UART_RxISR_16BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800ff4e:	687b      	ldr	r3, [r7, #4]
 800ff50:	681b      	ldr	r3, [r3, #0]
 800ff52:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ff54:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 800ff58:	687b      	ldr	r3, [r7, #4]
 800ff5a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800ff5c:	66bb      	str	r3, [r7, #104]	@ 0x68
    *tmp = (uint16_t)(uhdata & uhMask);
 800ff5e:	f8b7 206c 	ldrh.w	r2, [r7, #108]	@ 0x6c
 800ff62:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 800ff66:	4013      	ands	r3, r2
 800ff68:	b29a      	uxth	r2, r3
 800ff6a:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800ff6c:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 800ff6e:	687b      	ldr	r3, [r7, #4]
 800ff70:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800ff72:	1c9a      	adds	r2, r3, #2
 800ff74:	687b      	ldr	r3, [r7, #4]
 800ff76:	659a      	str	r2, [r3, #88]	@ 0x58
    huart->RxXferCount--;
 800ff78:	687b      	ldr	r3, [r7, #4]
 800ff7a:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800ff7e:	b29b      	uxth	r3, r3
 800ff80:	3b01      	subs	r3, #1
 800ff82:	b29a      	uxth	r2, r3
 800ff84:	687b      	ldr	r3, [r7, #4]
 800ff86:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    if (huart->RxXferCount == 0U)
 800ff8a:	687b      	ldr	r3, [r7, #4]
 800ff8c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800ff90:	b29b      	uxth	r3, r3
 800ff92:	2b00      	cmp	r3, #0
 800ff94:	f040 80a1 	bne.w	80100da <UART_RxISR_16BIT+0x1aa>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800ff98:	687b      	ldr	r3, [r7, #4]
 800ff9a:	681b      	ldr	r3, [r3, #0]
 800ff9c:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ff9e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800ffa0:	e853 3f00 	ldrex	r3, [r3]
 800ffa4:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 800ffa6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800ffa8:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800ffac:	667b      	str	r3, [r7, #100]	@ 0x64
 800ffae:	687b      	ldr	r3, [r7, #4]
 800ffb0:	681b      	ldr	r3, [r3, #0]
 800ffb2:	461a      	mov	r2, r3
 800ffb4:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800ffb6:	657b      	str	r3, [r7, #84]	@ 0x54
 800ffb8:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ffba:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800ffbc:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800ffbe:	e841 2300 	strex	r3, r2, [r1]
 800ffc2:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 800ffc4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800ffc6:	2b00      	cmp	r3, #0
 800ffc8:	d1e6      	bne.n	800ff98 <UART_RxISR_16BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800ffca:	687b      	ldr	r3, [r7, #4]
 800ffcc:	681b      	ldr	r3, [r3, #0]
 800ffce:	3308      	adds	r3, #8
 800ffd0:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ffd2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ffd4:	e853 3f00 	ldrex	r3, [r3]
 800ffd8:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800ffda:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ffdc:	f023 0301 	bic.w	r3, r3, #1
 800ffe0:	663b      	str	r3, [r7, #96]	@ 0x60
 800ffe2:	687b      	ldr	r3, [r7, #4]
 800ffe4:	681b      	ldr	r3, [r3, #0]
 800ffe6:	3308      	adds	r3, #8
 800ffe8:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800ffea:	643a      	str	r2, [r7, #64]	@ 0x40
 800ffec:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ffee:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800fff0:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800fff2:	e841 2300 	strex	r3, r2, [r1]
 800fff6:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800fff8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800fffa:	2b00      	cmp	r3, #0
 800fffc:	d1e5      	bne.n	800ffca <UART_RxISR_16BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800fffe:	687b      	ldr	r3, [r7, #4]
 8010000:	2220      	movs	r2, #32
 8010002:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8010006:	687b      	ldr	r3, [r7, #4]
 8010008:	2200      	movs	r2, #0
 801000a:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 801000c:	687b      	ldr	r3, [r7, #4]
 801000e:	2200      	movs	r2, #0
 8010010:	671a      	str	r2, [r3, #112]	@ 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8010012:	687b      	ldr	r3, [r7, #4]
 8010014:	681b      	ldr	r3, [r3, #0]
 8010016:	4a33      	ldr	r2, [pc, #204]	@ (80100e4 <UART_RxISR_16BIT+0x1b4>)
 8010018:	4293      	cmp	r3, r2
 801001a:	d01f      	beq.n	801005c <UART_RxISR_16BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 801001c:	687b      	ldr	r3, [r7, #4]
 801001e:	681b      	ldr	r3, [r3, #0]
 8010020:	685b      	ldr	r3, [r3, #4]
 8010022:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8010026:	2b00      	cmp	r3, #0
 8010028:	d018      	beq.n	801005c <UART_RxISR_16BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 801002a:	687b      	ldr	r3, [r7, #4]
 801002c:	681b      	ldr	r3, [r3, #0]
 801002e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010030:	6a3b      	ldr	r3, [r7, #32]
 8010032:	e853 3f00 	ldrex	r3, [r3]
 8010036:	61fb      	str	r3, [r7, #28]
   return(result);
 8010038:	69fb      	ldr	r3, [r7, #28]
 801003a:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 801003e:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8010040:	687b      	ldr	r3, [r7, #4]
 8010042:	681b      	ldr	r3, [r3, #0]
 8010044:	461a      	mov	r2, r3
 8010046:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8010048:	62fb      	str	r3, [r7, #44]	@ 0x2c
 801004a:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801004c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 801004e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8010050:	e841 2300 	strex	r3, r2, [r1]
 8010054:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8010056:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010058:	2b00      	cmp	r3, #0
 801005a:	d1e6      	bne.n	801002a <UART_RxISR_16BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 801005c:	687b      	ldr	r3, [r7, #4]
 801005e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8010060:	2b01      	cmp	r3, #1
 8010062:	d12e      	bne.n	80100c2 <UART_RxISR_16BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8010064:	687b      	ldr	r3, [r7, #4]
 8010066:	2200      	movs	r2, #0
 8010068:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 801006a:	687b      	ldr	r3, [r7, #4]
 801006c:	681b      	ldr	r3, [r3, #0]
 801006e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010070:	68fb      	ldr	r3, [r7, #12]
 8010072:	e853 3f00 	ldrex	r3, [r3]
 8010076:	60bb      	str	r3, [r7, #8]
   return(result);
 8010078:	68bb      	ldr	r3, [r7, #8]
 801007a:	f023 0310 	bic.w	r3, r3, #16
 801007e:	65bb      	str	r3, [r7, #88]	@ 0x58
 8010080:	687b      	ldr	r3, [r7, #4]
 8010082:	681b      	ldr	r3, [r3, #0]
 8010084:	461a      	mov	r2, r3
 8010086:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8010088:	61bb      	str	r3, [r7, #24]
 801008a:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801008c:	6979      	ldr	r1, [r7, #20]
 801008e:	69ba      	ldr	r2, [r7, #24]
 8010090:	e841 2300 	strex	r3, r2, [r1]
 8010094:	613b      	str	r3, [r7, #16]
   return(result);
 8010096:	693b      	ldr	r3, [r7, #16]
 8010098:	2b00      	cmp	r3, #0
 801009a:	d1e6      	bne.n	801006a <UART_RxISR_16BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 801009c:	687b      	ldr	r3, [r7, #4]
 801009e:	681b      	ldr	r3, [r3, #0]
 80100a0:	69db      	ldr	r3, [r3, #28]
 80100a2:	f003 0310 	and.w	r3, r3, #16
 80100a6:	2b10      	cmp	r3, #16
 80100a8:	d103      	bne.n	80100b2 <UART_RxISR_16BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80100aa:	687b      	ldr	r3, [r7, #4]
 80100ac:	681b      	ldr	r3, [r3, #0]
 80100ae:	2210      	movs	r2, #16
 80100b0:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80100b2:	687b      	ldr	r3, [r7, #4]
 80100b4:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 80100b8:	4619      	mov	r1, r3
 80100ba:	6878      	ldr	r0, [r7, #4]
 80100bc:	f7fe fbc6 	bl	800e84c <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 80100c0:	e00b      	b.n	80100da <UART_RxISR_16BIT+0x1aa>
        HAL_UART_RxCpltCallback(huart);
 80100c2:	6878      	ldr	r0, [r7, #4]
 80100c4:	f7f3 feca 	bl	8003e5c <HAL_UART_RxCpltCallback>
}
 80100c8:	e007      	b.n	80100da <UART_RxISR_16BIT+0x1aa>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 80100ca:	687b      	ldr	r3, [r7, #4]
 80100cc:	681b      	ldr	r3, [r3, #0]
 80100ce:	699a      	ldr	r2, [r3, #24]
 80100d0:	687b      	ldr	r3, [r7, #4]
 80100d2:	681b      	ldr	r3, [r3, #0]
 80100d4:	f042 0208 	orr.w	r2, r2, #8
 80100d8:	619a      	str	r2, [r3, #24]
}
 80100da:	bf00      	nop
 80100dc:	3770      	adds	r7, #112	@ 0x70
 80100de:	46bd      	mov	sp, r7
 80100e0:	bd80      	pop	{r7, pc}
 80100e2:	bf00      	nop
 80100e4:	58000c00 	.word	0x58000c00

080100e8 <UART_RxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 80100e8:	b580      	push	{r7, lr}
 80100ea:	b0ac      	sub	sp, #176	@ 0xb0
 80100ec:	af00      	add	r7, sp, #0
 80100ee:	6078      	str	r0, [r7, #4]
  uint16_t  uhMask = huart->Mask;
 80100f0:	687b      	ldr	r3, [r7, #4]
 80100f2:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 80100f6:	f8a7 30aa 	strh.w	r3, [r7, #170]	@ 0xaa
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 80100fa:	687b      	ldr	r3, [r7, #4]
 80100fc:	681b      	ldr	r3, [r3, #0]
 80100fe:	69db      	ldr	r3, [r3, #28]
 8010100:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 8010104:	687b      	ldr	r3, [r7, #4]
 8010106:	681b      	ldr	r3, [r3, #0]
 8010108:	681b      	ldr	r3, [r3, #0]
 801010a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 801010e:	687b      	ldr	r3, [r7, #4]
 8010110:	681b      	ldr	r3, [r3, #0]
 8010112:	689b      	ldr	r3, [r3, #8]
 8010114:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8010118:	687b      	ldr	r3, [r7, #4]
 801011a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 801011e:	2b22      	cmp	r3, #34	@ 0x22
 8010120:	f040 8181 	bne.w	8010426 <UART_RxISR_8BIT_FIFOEN+0x33e>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 8010124:	687b      	ldr	r3, [r7, #4]
 8010126:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 801012a:	f8a7 309e 	strh.w	r3, [r7, #158]	@ 0x9e
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 801012e:	e124      	b.n	801037a <UART_RxISR_8BIT_FIFOEN+0x292>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8010130:	687b      	ldr	r3, [r7, #4]
 8010132:	681b      	ldr	r3, [r3, #0]
 8010134:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8010136:	f8a7 309c 	strh.w	r3, [r7, #156]	@ 0x9c
      *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 801013a:	f8b7 309c 	ldrh.w	r3, [r7, #156]	@ 0x9c
 801013e:	b2d9      	uxtb	r1, r3
 8010140:	f8b7 30aa 	ldrh.w	r3, [r7, #170]	@ 0xaa
 8010144:	b2da      	uxtb	r2, r3
 8010146:	687b      	ldr	r3, [r7, #4]
 8010148:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 801014a:	400a      	ands	r2, r1
 801014c:	b2d2      	uxtb	r2, r2
 801014e:	701a      	strb	r2, [r3, #0]
      huart->pRxBuffPtr++;
 8010150:	687b      	ldr	r3, [r7, #4]
 8010152:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8010154:	1c5a      	adds	r2, r3, #1
 8010156:	687b      	ldr	r3, [r7, #4]
 8010158:	659a      	str	r2, [r3, #88]	@ 0x58
      huart->RxXferCount--;
 801015a:	687b      	ldr	r3, [r7, #4]
 801015c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8010160:	b29b      	uxth	r3, r3
 8010162:	3b01      	subs	r3, #1
 8010164:	b29a      	uxth	r2, r3
 8010166:	687b      	ldr	r3, [r7, #4]
 8010168:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 801016c:	687b      	ldr	r3, [r7, #4]
 801016e:	681b      	ldr	r3, [r3, #0]
 8010170:	69db      	ldr	r3, [r3, #28]
 8010172:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 8010176:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 801017a:	f003 0307 	and.w	r3, r3, #7
 801017e:	2b00      	cmp	r3, #0
 8010180:	d053      	beq.n	801022a <UART_RxISR_8BIT_FIFOEN+0x142>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8010182:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8010186:	f003 0301 	and.w	r3, r3, #1
 801018a:	2b00      	cmp	r3, #0
 801018c:	d011      	beq.n	80101b2 <UART_RxISR_8BIT_FIFOEN+0xca>
 801018e:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8010192:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8010196:	2b00      	cmp	r3, #0
 8010198:	d00b      	beq.n	80101b2 <UART_RxISR_8BIT_FIFOEN+0xca>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 801019a:	687b      	ldr	r3, [r7, #4]
 801019c:	681b      	ldr	r3, [r3, #0]
 801019e:	2201      	movs	r2, #1
 80101a0:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 80101a2:	687b      	ldr	r3, [r7, #4]
 80101a4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80101a8:	f043 0201 	orr.w	r2, r3, #1
 80101ac:	687b      	ldr	r3, [r7, #4]
 80101ae:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80101b2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80101b6:	f003 0302 	and.w	r3, r3, #2
 80101ba:	2b00      	cmp	r3, #0
 80101bc:	d011      	beq.n	80101e2 <UART_RxISR_8BIT_FIFOEN+0xfa>
 80101be:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80101c2:	f003 0301 	and.w	r3, r3, #1
 80101c6:	2b00      	cmp	r3, #0
 80101c8:	d00b      	beq.n	80101e2 <UART_RxISR_8BIT_FIFOEN+0xfa>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 80101ca:	687b      	ldr	r3, [r7, #4]
 80101cc:	681b      	ldr	r3, [r3, #0]
 80101ce:	2202      	movs	r2, #2
 80101d0:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 80101d2:	687b      	ldr	r3, [r7, #4]
 80101d4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80101d8:	f043 0204 	orr.w	r2, r3, #4
 80101dc:	687b      	ldr	r3, [r7, #4]
 80101de:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80101e2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80101e6:	f003 0304 	and.w	r3, r3, #4
 80101ea:	2b00      	cmp	r3, #0
 80101ec:	d011      	beq.n	8010212 <UART_RxISR_8BIT_FIFOEN+0x12a>
 80101ee:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80101f2:	f003 0301 	and.w	r3, r3, #1
 80101f6:	2b00      	cmp	r3, #0
 80101f8:	d00b      	beq.n	8010212 <UART_RxISR_8BIT_FIFOEN+0x12a>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 80101fa:	687b      	ldr	r3, [r7, #4]
 80101fc:	681b      	ldr	r3, [r3, #0]
 80101fe:	2204      	movs	r2, #4
 8010200:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 8010202:	687b      	ldr	r3, [r7, #4]
 8010204:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8010208:	f043 0202 	orr.w	r2, r3, #2
 801020c:	687b      	ldr	r3, [r7, #4]
 801020e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8010212:	687b      	ldr	r3, [r7, #4]
 8010214:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8010218:	2b00      	cmp	r3, #0
 801021a:	d006      	beq.n	801022a <UART_RxISR_8BIT_FIFOEN+0x142>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 801021c:	6878      	ldr	r0, [r7, #4]
 801021e:	f7fe fb0b 	bl	800e838 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 8010222:	687b      	ldr	r3, [r7, #4]
 8010224:	2200      	movs	r2, #0
 8010226:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 801022a:	687b      	ldr	r3, [r7, #4]
 801022c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8010230:	b29b      	uxth	r3, r3
 8010232:	2b00      	cmp	r3, #0
 8010234:	f040 80a1 	bne.w	801037a <UART_RxISR_8BIT_FIFOEN+0x292>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8010238:	687b      	ldr	r3, [r7, #4]
 801023a:	681b      	ldr	r3, [r3, #0]
 801023c:	673b      	str	r3, [r7, #112]	@ 0x70
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801023e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8010240:	e853 3f00 	ldrex	r3, [r3]
 8010244:	66fb      	str	r3, [r7, #108]	@ 0x6c
   return(result);
 8010246:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8010248:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 801024c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8010250:	687b      	ldr	r3, [r7, #4]
 8010252:	681b      	ldr	r3, [r3, #0]
 8010254:	461a      	mov	r2, r3
 8010256:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 801025a:	67fb      	str	r3, [r7, #124]	@ 0x7c
 801025c:	67ba      	str	r2, [r7, #120]	@ 0x78
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801025e:	6fb9      	ldr	r1, [r7, #120]	@ 0x78
 8010260:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 8010262:	e841 2300 	strex	r3, r2, [r1]
 8010266:	677b      	str	r3, [r7, #116]	@ 0x74
   return(result);
 8010268:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 801026a:	2b00      	cmp	r3, #0
 801026c:	d1e4      	bne.n	8010238 <UART_RxISR_8BIT_FIFOEN+0x150>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 801026e:	687b      	ldr	r3, [r7, #4]
 8010270:	681b      	ldr	r3, [r3, #0]
 8010272:	3308      	adds	r3, #8
 8010274:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010276:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8010278:	e853 3f00 	ldrex	r3, [r3]
 801027c:	65bb      	str	r3, [r7, #88]	@ 0x58
   return(result);
 801027e:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8010280:	4b6f      	ldr	r3, [pc, #444]	@ (8010440 <UART_RxISR_8BIT_FIFOEN+0x358>)
 8010282:	4013      	ands	r3, r2
 8010284:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8010288:	687b      	ldr	r3, [r7, #4]
 801028a:	681b      	ldr	r3, [r3, #0]
 801028c:	3308      	adds	r3, #8
 801028e:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8010292:	66ba      	str	r2, [r7, #104]	@ 0x68
 8010294:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010296:	6e79      	ldr	r1, [r7, #100]	@ 0x64
 8010298:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 801029a:	e841 2300 	strex	r3, r2, [r1]
 801029e:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 80102a0:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80102a2:	2b00      	cmp	r3, #0
 80102a4:	d1e3      	bne.n	801026e <UART_RxISR_8BIT_FIFOEN+0x186>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80102a6:	687b      	ldr	r3, [r7, #4]
 80102a8:	2220      	movs	r2, #32
 80102aa:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 80102ae:	687b      	ldr	r3, [r7, #4]
 80102b0:	2200      	movs	r2, #0
 80102b2:	675a      	str	r2, [r3, #116]	@ 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 80102b4:	687b      	ldr	r3, [r7, #4]
 80102b6:	2200      	movs	r2, #0
 80102b8:	671a      	str	r2, [r3, #112]	@ 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 80102ba:	687b      	ldr	r3, [r7, #4]
 80102bc:	681b      	ldr	r3, [r3, #0]
 80102be:	4a61      	ldr	r2, [pc, #388]	@ (8010444 <UART_RxISR_8BIT_FIFOEN+0x35c>)
 80102c0:	4293      	cmp	r3, r2
 80102c2:	d021      	beq.n	8010308 <UART_RxISR_8BIT_FIFOEN+0x220>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80102c4:	687b      	ldr	r3, [r7, #4]
 80102c6:	681b      	ldr	r3, [r3, #0]
 80102c8:	685b      	ldr	r3, [r3, #4]
 80102ca:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80102ce:	2b00      	cmp	r3, #0
 80102d0:	d01a      	beq.n	8010308 <UART_RxISR_8BIT_FIFOEN+0x220>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 80102d2:	687b      	ldr	r3, [r7, #4]
 80102d4:	681b      	ldr	r3, [r3, #0]
 80102d6:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80102d8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80102da:	e853 3f00 	ldrex	r3, [r3]
 80102de:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 80102e0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80102e2:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80102e6:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80102ea:	687b      	ldr	r3, [r7, #4]
 80102ec:	681b      	ldr	r3, [r3, #0]
 80102ee:	461a      	mov	r2, r3
 80102f0:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 80102f4:	657b      	str	r3, [r7, #84]	@ 0x54
 80102f6:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80102f8:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 80102fa:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 80102fc:	e841 2300 	strex	r3, r2, [r1]
 8010300:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 8010302:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8010304:	2b00      	cmp	r3, #0
 8010306:	d1e4      	bne.n	80102d2 <UART_RxISR_8BIT_FIFOEN+0x1ea>
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8010308:	687b      	ldr	r3, [r7, #4]
 801030a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 801030c:	2b01      	cmp	r3, #1
 801030e:	d130      	bne.n	8010372 <UART_RxISR_8BIT_FIFOEN+0x28a>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8010310:	687b      	ldr	r3, [r7, #4]
 8010312:	2200      	movs	r2, #0
 8010314:	66da      	str	r2, [r3, #108]	@ 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8010316:	687b      	ldr	r3, [r7, #4]
 8010318:	681b      	ldr	r3, [r3, #0]
 801031a:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801031c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801031e:	e853 3f00 	ldrex	r3, [r3]
 8010322:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8010324:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010326:	f023 0310 	bic.w	r3, r3, #16
 801032a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 801032e:	687b      	ldr	r3, [r7, #4]
 8010330:	681b      	ldr	r3, [r3, #0]
 8010332:	461a      	mov	r2, r3
 8010334:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8010338:	643b      	str	r3, [r7, #64]	@ 0x40
 801033a:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801033c:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 801033e:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8010340:	e841 2300 	strex	r3, r2, [r1]
 8010344:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8010346:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010348:	2b00      	cmp	r3, #0
 801034a:	d1e4      	bne.n	8010316 <UART_RxISR_8BIT_FIFOEN+0x22e>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 801034c:	687b      	ldr	r3, [r7, #4]
 801034e:	681b      	ldr	r3, [r3, #0]
 8010350:	69db      	ldr	r3, [r3, #28]
 8010352:	f003 0310 	and.w	r3, r3, #16
 8010356:	2b10      	cmp	r3, #16
 8010358:	d103      	bne.n	8010362 <UART_RxISR_8BIT_FIFOEN+0x27a>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 801035a:	687b      	ldr	r3, [r7, #4]
 801035c:	681b      	ldr	r3, [r3, #0]
 801035e:	2210      	movs	r2, #16
 8010360:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8010362:	687b      	ldr	r3, [r7, #4]
 8010364:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8010368:	4619      	mov	r1, r3
 801036a:	6878      	ldr	r0, [r7, #4]
 801036c:	f7fe fa6e 	bl	800e84c <HAL_UARTEx_RxEventCallback>
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        }
        break;
 8010370:	e00e      	b.n	8010390 <UART_RxISR_8BIT_FIFOEN+0x2a8>
          HAL_UART_RxCpltCallback(huart);
 8010372:	6878      	ldr	r0, [r7, #4]
 8010374:	f7f3 fd72 	bl	8003e5c <HAL_UART_RxCpltCallback>
        break;
 8010378:	e00a      	b.n	8010390 <UART_RxISR_8BIT_FIFOEN+0x2a8>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 801037a:	f8b7 309e 	ldrh.w	r3, [r7, #158]	@ 0x9e
 801037e:	2b00      	cmp	r3, #0
 8010380:	d006      	beq.n	8010390 <UART_RxISR_8BIT_FIFOEN+0x2a8>
 8010382:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8010386:	f003 0320 	and.w	r3, r3, #32
 801038a:	2b00      	cmp	r3, #0
 801038c:	f47f aed0 	bne.w	8010130 <UART_RxISR_8BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 8010390:	687b      	ldr	r3, [r7, #4]
 8010392:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8010396:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 801039a:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 801039e:	2b00      	cmp	r3, #0
 80103a0:	d049      	beq.n	8010436 <UART_RxISR_8BIT_FIFOEN+0x34e>
 80103a2:	687b      	ldr	r3, [r7, #4]
 80103a4:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 80103a8:	f8b7 208a 	ldrh.w	r2, [r7, #138]	@ 0x8a
 80103ac:	429a      	cmp	r2, r3
 80103ae:	d242      	bcs.n	8010436 <UART_RxISR_8BIT_FIFOEN+0x34e>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 80103b0:	687b      	ldr	r3, [r7, #4]
 80103b2:	681b      	ldr	r3, [r3, #0]
 80103b4:	3308      	adds	r3, #8
 80103b6:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80103b8:	6a3b      	ldr	r3, [r7, #32]
 80103ba:	e853 3f00 	ldrex	r3, [r3]
 80103be:	61fb      	str	r3, [r7, #28]
   return(result);
 80103c0:	69fb      	ldr	r3, [r7, #28]
 80103c2:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80103c6:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80103ca:	687b      	ldr	r3, [r7, #4]
 80103cc:	681b      	ldr	r3, [r3, #0]
 80103ce:	3308      	adds	r3, #8
 80103d0:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 80103d4:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80103d6:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80103d8:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80103da:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80103dc:	e841 2300 	strex	r3, r2, [r1]
 80103e0:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80103e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80103e4:	2b00      	cmp	r3, #0
 80103e6:	d1e3      	bne.n	80103b0 <UART_RxISR_8BIT_FIFOEN+0x2c8>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_8BIT;
 80103e8:	687b      	ldr	r3, [r7, #4]
 80103ea:	4a17      	ldr	r2, [pc, #92]	@ (8010448 <UART_RxISR_8BIT_FIFOEN+0x360>)
 80103ec:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 80103ee:	687b      	ldr	r3, [r7, #4]
 80103f0:	681b      	ldr	r3, [r3, #0]
 80103f2:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80103f4:	68fb      	ldr	r3, [r7, #12]
 80103f6:	e853 3f00 	ldrex	r3, [r3]
 80103fa:	60bb      	str	r3, [r7, #8]
   return(result);
 80103fc:	68bb      	ldr	r3, [r7, #8]
 80103fe:	f043 0320 	orr.w	r3, r3, #32
 8010402:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8010406:	687b      	ldr	r3, [r7, #4]
 8010408:	681b      	ldr	r3, [r3, #0]
 801040a:	461a      	mov	r2, r3
 801040c:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8010410:	61bb      	str	r3, [r7, #24]
 8010412:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010414:	6979      	ldr	r1, [r7, #20]
 8010416:	69ba      	ldr	r2, [r7, #24]
 8010418:	e841 2300 	strex	r3, r2, [r1]
 801041c:	613b      	str	r3, [r7, #16]
   return(result);
 801041e:	693b      	ldr	r3, [r7, #16]
 8010420:	2b00      	cmp	r3, #0
 8010422:	d1e4      	bne.n	80103ee <UART_RxISR_8BIT_FIFOEN+0x306>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8010424:	e007      	b.n	8010436 <UART_RxISR_8BIT_FIFOEN+0x34e>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8010426:	687b      	ldr	r3, [r7, #4]
 8010428:	681b      	ldr	r3, [r3, #0]
 801042a:	699a      	ldr	r2, [r3, #24]
 801042c:	687b      	ldr	r3, [r7, #4]
 801042e:	681b      	ldr	r3, [r3, #0]
 8010430:	f042 0208 	orr.w	r2, r2, #8
 8010434:	619a      	str	r2, [r3, #24]
}
 8010436:	bf00      	nop
 8010438:	37b0      	adds	r7, #176	@ 0xb0
 801043a:	46bd      	mov	sp, r7
 801043c:	bd80      	pop	{r7, pc}
 801043e:	bf00      	nop
 8010440:	effffffe 	.word	0xeffffffe
 8010444:	58000c00 	.word	0x58000c00
 8010448:	0800fd79 	.word	0x0800fd79

0801044c <UART_RxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 801044c:	b580      	push	{r7, lr}
 801044e:	b0ae      	sub	sp, #184	@ 0xb8
 8010450:	af00      	add	r7, sp, #0
 8010452:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t  uhMask = huart->Mask;
 8010454:	687b      	ldr	r3, [r7, #4]
 8010456:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 801045a:	f8a7 30b2 	strh.w	r3, [r7, #178]	@ 0xb2
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 801045e:	687b      	ldr	r3, [r7, #4]
 8010460:	681b      	ldr	r3, [r3, #0]
 8010462:	69db      	ldr	r3, [r3, #28]
 8010464:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 8010468:	687b      	ldr	r3, [r7, #4]
 801046a:	681b      	ldr	r3, [r3, #0]
 801046c:	681b      	ldr	r3, [r3, #0]
 801046e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 8010472:	687b      	ldr	r3, [r7, #4]
 8010474:	681b      	ldr	r3, [r3, #0]
 8010476:	689b      	ldr	r3, [r3, #8]
 8010478:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 801047c:	687b      	ldr	r3, [r7, #4]
 801047e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8010482:	2b22      	cmp	r3, #34	@ 0x22
 8010484:	f040 8185 	bne.w	8010792 <UART_RxISR_16BIT_FIFOEN+0x346>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 8010488:	687b      	ldr	r3, [r7, #4]
 801048a:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 801048e:	f8a7 30a6 	strh.w	r3, [r7, #166]	@ 0xa6
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8010492:	e128      	b.n	80106e6 <UART_RxISR_16BIT_FIFOEN+0x29a>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8010494:	687b      	ldr	r3, [r7, #4]
 8010496:	681b      	ldr	r3, [r3, #0]
 8010498:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801049a:	f8a7 30a4 	strh.w	r3, [r7, #164]	@ 0xa4
      tmp = (uint16_t *) huart->pRxBuffPtr ;
 801049e:	687b      	ldr	r3, [r7, #4]
 80104a0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80104a2:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
      *tmp = (uint16_t)(uhdata & uhMask);
 80104a6:	f8b7 20a4 	ldrh.w	r2, [r7, #164]	@ 0xa4
 80104aa:	f8b7 30b2 	ldrh.w	r3, [r7, #178]	@ 0xb2
 80104ae:	4013      	ands	r3, r2
 80104b0:	b29a      	uxth	r2, r3
 80104b2:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80104b6:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 80104b8:	687b      	ldr	r3, [r7, #4]
 80104ba:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80104bc:	1c9a      	adds	r2, r3, #2
 80104be:	687b      	ldr	r3, [r7, #4]
 80104c0:	659a      	str	r2, [r3, #88]	@ 0x58
      huart->RxXferCount--;
 80104c2:	687b      	ldr	r3, [r7, #4]
 80104c4:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80104c8:	b29b      	uxth	r3, r3
 80104ca:	3b01      	subs	r3, #1
 80104cc:	b29a      	uxth	r2, r3
 80104ce:	687b      	ldr	r3, [r7, #4]
 80104d0:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 80104d4:	687b      	ldr	r3, [r7, #4]
 80104d6:	681b      	ldr	r3, [r3, #0]
 80104d8:	69db      	ldr	r3, [r3, #28]
 80104da:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 80104de:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80104e2:	f003 0307 	and.w	r3, r3, #7
 80104e6:	2b00      	cmp	r3, #0
 80104e8:	d053      	beq.n	8010592 <UART_RxISR_16BIT_FIFOEN+0x146>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 80104ea:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80104ee:	f003 0301 	and.w	r3, r3, #1
 80104f2:	2b00      	cmp	r3, #0
 80104f4:	d011      	beq.n	801051a <UART_RxISR_16BIT_FIFOEN+0xce>
 80104f6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80104fa:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80104fe:	2b00      	cmp	r3, #0
 8010500:	d00b      	beq.n	801051a <UART_RxISR_16BIT_FIFOEN+0xce>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8010502:	687b      	ldr	r3, [r7, #4]
 8010504:	681b      	ldr	r3, [r3, #0]
 8010506:	2201      	movs	r2, #1
 8010508:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 801050a:	687b      	ldr	r3, [r7, #4]
 801050c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8010510:	f043 0201 	orr.w	r2, r3, #1
 8010514:	687b      	ldr	r3, [r7, #4]
 8010516:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 801051a:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 801051e:	f003 0302 	and.w	r3, r3, #2
 8010522:	2b00      	cmp	r3, #0
 8010524:	d011      	beq.n	801054a <UART_RxISR_16BIT_FIFOEN+0xfe>
 8010526:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 801052a:	f003 0301 	and.w	r3, r3, #1
 801052e:	2b00      	cmp	r3, #0
 8010530:	d00b      	beq.n	801054a <UART_RxISR_16BIT_FIFOEN+0xfe>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8010532:	687b      	ldr	r3, [r7, #4]
 8010534:	681b      	ldr	r3, [r3, #0]
 8010536:	2202      	movs	r2, #2
 8010538:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 801053a:	687b      	ldr	r3, [r7, #4]
 801053c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8010540:	f043 0204 	orr.w	r2, r3, #4
 8010544:	687b      	ldr	r3, [r7, #4]
 8010546:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 801054a:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 801054e:	f003 0304 	and.w	r3, r3, #4
 8010552:	2b00      	cmp	r3, #0
 8010554:	d011      	beq.n	801057a <UART_RxISR_16BIT_FIFOEN+0x12e>
 8010556:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 801055a:	f003 0301 	and.w	r3, r3, #1
 801055e:	2b00      	cmp	r3, #0
 8010560:	d00b      	beq.n	801057a <UART_RxISR_16BIT_FIFOEN+0x12e>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8010562:	687b      	ldr	r3, [r7, #4]
 8010564:	681b      	ldr	r3, [r3, #0]
 8010566:	2204      	movs	r2, #4
 8010568:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 801056a:	687b      	ldr	r3, [r7, #4]
 801056c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8010570:	f043 0202 	orr.w	r2, r3, #2
 8010574:	687b      	ldr	r3, [r7, #4]
 8010576:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 801057a:	687b      	ldr	r3, [r7, #4]
 801057c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8010580:	2b00      	cmp	r3, #0
 8010582:	d006      	beq.n	8010592 <UART_RxISR_16BIT_FIFOEN+0x146>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8010584:	6878      	ldr	r0, [r7, #4]
 8010586:	f7fe f957 	bl	800e838 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 801058a:	687b      	ldr	r3, [r7, #4]
 801058c:	2200      	movs	r2, #0
 801058e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 8010592:	687b      	ldr	r3, [r7, #4]
 8010594:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8010598:	b29b      	uxth	r3, r3
 801059a:	2b00      	cmp	r3, #0
 801059c:	f040 80a3 	bne.w	80106e6 <UART_RxISR_16BIT_FIFOEN+0x29a>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80105a0:	687b      	ldr	r3, [r7, #4]
 80105a2:	681b      	ldr	r3, [r3, #0]
 80105a4:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80105a6:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80105a8:	e853 3f00 	ldrex	r3, [r3]
 80105ac:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 80105ae:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80105b0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80105b4:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 80105b8:	687b      	ldr	r3, [r7, #4]
 80105ba:	681b      	ldr	r3, [r3, #0]
 80105bc:	461a      	mov	r2, r3
 80105be:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80105c2:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80105c6:	67fa      	str	r2, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80105c8:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 80105ca:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 80105ce:	e841 2300 	strex	r3, r2, [r1]
 80105d2:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 80105d4:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80105d6:	2b00      	cmp	r3, #0
 80105d8:	d1e2      	bne.n	80105a0 <UART_RxISR_16BIT_FIFOEN+0x154>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80105da:	687b      	ldr	r3, [r7, #4]
 80105dc:	681b      	ldr	r3, [r3, #0]
 80105de:	3308      	adds	r3, #8
 80105e0:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80105e2:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80105e4:	e853 3f00 	ldrex	r3, [r3]
 80105e8:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 80105ea:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 80105ec:	4b6f      	ldr	r3, [pc, #444]	@ (80107ac <UART_RxISR_16BIT_FIFOEN+0x360>)
 80105ee:	4013      	ands	r3, r2
 80105f0:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80105f4:	687b      	ldr	r3, [r7, #4]
 80105f6:	681b      	ldr	r3, [r3, #0]
 80105f8:	3308      	adds	r3, #8
 80105fa:	f8d7 2098 	ldr.w	r2, [r7, #152]	@ 0x98
 80105fe:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8010600:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010602:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8010604:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8010606:	e841 2300 	strex	r3, r2, [r1]
 801060a:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 801060c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 801060e:	2b00      	cmp	r3, #0
 8010610:	d1e3      	bne.n	80105da <UART_RxISR_16BIT_FIFOEN+0x18e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8010612:	687b      	ldr	r3, [r7, #4]
 8010614:	2220      	movs	r2, #32
 8010616:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 801061a:	687b      	ldr	r3, [r7, #4]
 801061c:	2200      	movs	r2, #0
 801061e:	675a      	str	r2, [r3, #116]	@ 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 8010620:	687b      	ldr	r3, [r7, #4]
 8010622:	2200      	movs	r2, #0
 8010624:	671a      	str	r2, [r3, #112]	@ 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8010626:	687b      	ldr	r3, [r7, #4]
 8010628:	681b      	ldr	r3, [r3, #0]
 801062a:	4a61      	ldr	r2, [pc, #388]	@ (80107b0 <UART_RxISR_16BIT_FIFOEN+0x364>)
 801062c:	4293      	cmp	r3, r2
 801062e:	d021      	beq.n	8010674 <UART_RxISR_16BIT_FIFOEN+0x228>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8010630:	687b      	ldr	r3, [r7, #4]
 8010632:	681b      	ldr	r3, [r3, #0]
 8010634:	685b      	ldr	r3, [r3, #4]
 8010636:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 801063a:	2b00      	cmp	r3, #0
 801063c:	d01a      	beq.n	8010674 <UART_RxISR_16BIT_FIFOEN+0x228>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 801063e:	687b      	ldr	r3, [r7, #4]
 8010640:	681b      	ldr	r3, [r3, #0]
 8010642:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010644:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8010646:	e853 3f00 	ldrex	r3, [r3]
 801064a:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 801064c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 801064e:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8010652:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8010656:	687b      	ldr	r3, [r7, #4]
 8010658:	681b      	ldr	r3, [r3, #0]
 801065a:	461a      	mov	r2, r3
 801065c:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8010660:	65bb      	str	r3, [r7, #88]	@ 0x58
 8010662:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010664:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8010666:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8010668:	e841 2300 	strex	r3, r2, [r1]
 801066c:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 801066e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8010670:	2b00      	cmp	r3, #0
 8010672:	d1e4      	bne.n	801063e <UART_RxISR_16BIT_FIFOEN+0x1f2>
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8010674:	687b      	ldr	r3, [r7, #4]
 8010676:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8010678:	2b01      	cmp	r3, #1
 801067a:	d130      	bne.n	80106de <UART_RxISR_16BIT_FIFOEN+0x292>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 801067c:	687b      	ldr	r3, [r7, #4]
 801067e:	2200      	movs	r2, #0
 8010680:	66da      	str	r2, [r3, #108]	@ 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8010682:	687b      	ldr	r3, [r7, #4]
 8010684:	681b      	ldr	r3, [r3, #0]
 8010686:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010688:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801068a:	e853 3f00 	ldrex	r3, [r3]
 801068e:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8010690:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010692:	f023 0310 	bic.w	r3, r3, #16
 8010696:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 801069a:	687b      	ldr	r3, [r7, #4]
 801069c:	681b      	ldr	r3, [r3, #0]
 801069e:	461a      	mov	r2, r3
 80106a0:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 80106a4:	647b      	str	r3, [r7, #68]	@ 0x44
 80106a6:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80106a8:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80106aa:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80106ac:	e841 2300 	strex	r3, r2, [r1]
 80106b0:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80106b2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80106b4:	2b00      	cmp	r3, #0
 80106b6:	d1e4      	bne.n	8010682 <UART_RxISR_16BIT_FIFOEN+0x236>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 80106b8:	687b      	ldr	r3, [r7, #4]
 80106ba:	681b      	ldr	r3, [r3, #0]
 80106bc:	69db      	ldr	r3, [r3, #28]
 80106be:	f003 0310 	and.w	r3, r3, #16
 80106c2:	2b10      	cmp	r3, #16
 80106c4:	d103      	bne.n	80106ce <UART_RxISR_16BIT_FIFOEN+0x282>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80106c6:	687b      	ldr	r3, [r7, #4]
 80106c8:	681b      	ldr	r3, [r3, #0]
 80106ca:	2210      	movs	r2, #16
 80106cc:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80106ce:	687b      	ldr	r3, [r7, #4]
 80106d0:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 80106d4:	4619      	mov	r1, r3
 80106d6:	6878      	ldr	r0, [r7, #4]
 80106d8:	f7fe f8b8 	bl	800e84c <HAL_UARTEx_RxEventCallback>
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        }
        break;
 80106dc:	e00e      	b.n	80106fc <UART_RxISR_16BIT_FIFOEN+0x2b0>
          HAL_UART_RxCpltCallback(huart);
 80106de:	6878      	ldr	r0, [r7, #4]
 80106e0:	f7f3 fbbc 	bl	8003e5c <HAL_UART_RxCpltCallback>
        break;
 80106e4:	e00a      	b.n	80106fc <UART_RxISR_16BIT_FIFOEN+0x2b0>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 80106e6:	f8b7 30a6 	ldrh.w	r3, [r7, #166]	@ 0xa6
 80106ea:	2b00      	cmp	r3, #0
 80106ec:	d006      	beq.n	80106fc <UART_RxISR_16BIT_FIFOEN+0x2b0>
 80106ee:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80106f2:	f003 0320 	and.w	r3, r3, #32
 80106f6:	2b00      	cmp	r3, #0
 80106f8:	f47f aecc 	bne.w	8010494 <UART_RxISR_16BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 80106fc:	687b      	ldr	r3, [r7, #4]
 80106fe:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8010702:	f8a7 308e 	strh.w	r3, [r7, #142]	@ 0x8e
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 8010706:	f8b7 308e 	ldrh.w	r3, [r7, #142]	@ 0x8e
 801070a:	2b00      	cmp	r3, #0
 801070c:	d049      	beq.n	80107a2 <UART_RxISR_16BIT_FIFOEN+0x356>
 801070e:	687b      	ldr	r3, [r7, #4]
 8010710:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8010714:	f8b7 208e 	ldrh.w	r2, [r7, #142]	@ 0x8e
 8010718:	429a      	cmp	r2, r3
 801071a:	d242      	bcs.n	80107a2 <UART_RxISR_16BIT_FIFOEN+0x356>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 801071c:	687b      	ldr	r3, [r7, #4]
 801071e:	681b      	ldr	r3, [r3, #0]
 8010720:	3308      	adds	r3, #8
 8010722:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010724:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010726:	e853 3f00 	ldrex	r3, [r3]
 801072a:	623b      	str	r3, [r7, #32]
   return(result);
 801072c:	6a3b      	ldr	r3, [r7, #32]
 801072e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8010732:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8010736:	687b      	ldr	r3, [r7, #4]
 8010738:	681b      	ldr	r3, [r3, #0]
 801073a:	3308      	adds	r3, #8
 801073c:	f8d7 2088 	ldr.w	r2, [r7, #136]	@ 0x88
 8010740:	633a      	str	r2, [r7, #48]	@ 0x30
 8010742:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010744:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8010746:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8010748:	e841 2300 	strex	r3, r2, [r1]
 801074c:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 801074e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010750:	2b00      	cmp	r3, #0
 8010752:	d1e3      	bne.n	801071c <UART_RxISR_16BIT_FIFOEN+0x2d0>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_16BIT;
 8010754:	687b      	ldr	r3, [r7, #4]
 8010756:	4a17      	ldr	r2, [pc, #92]	@ (80107b4 <UART_RxISR_16BIT_FIFOEN+0x368>)
 8010758:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 801075a:	687b      	ldr	r3, [r7, #4]
 801075c:	681b      	ldr	r3, [r3, #0]
 801075e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010760:	693b      	ldr	r3, [r7, #16]
 8010762:	e853 3f00 	ldrex	r3, [r3]
 8010766:	60fb      	str	r3, [r7, #12]
   return(result);
 8010768:	68fb      	ldr	r3, [r7, #12]
 801076a:	f043 0320 	orr.w	r3, r3, #32
 801076e:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8010772:	687b      	ldr	r3, [r7, #4]
 8010774:	681b      	ldr	r3, [r3, #0]
 8010776:	461a      	mov	r2, r3
 8010778:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 801077c:	61fb      	str	r3, [r7, #28]
 801077e:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010780:	69b9      	ldr	r1, [r7, #24]
 8010782:	69fa      	ldr	r2, [r7, #28]
 8010784:	e841 2300 	strex	r3, r2, [r1]
 8010788:	617b      	str	r3, [r7, #20]
   return(result);
 801078a:	697b      	ldr	r3, [r7, #20]
 801078c:	2b00      	cmp	r3, #0
 801078e:	d1e4      	bne.n	801075a <UART_RxISR_16BIT_FIFOEN+0x30e>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8010790:	e007      	b.n	80107a2 <UART_RxISR_16BIT_FIFOEN+0x356>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8010792:	687b      	ldr	r3, [r7, #4]
 8010794:	681b      	ldr	r3, [r3, #0]
 8010796:	699a      	ldr	r2, [r3, #24]
 8010798:	687b      	ldr	r3, [r7, #4]
 801079a:	681b      	ldr	r3, [r3, #0]
 801079c:	f042 0208 	orr.w	r2, r2, #8
 80107a0:	619a      	str	r2, [r3, #24]
}
 80107a2:	bf00      	nop
 80107a4:	37b8      	adds	r7, #184	@ 0xb8
 80107a6:	46bd      	mov	sp, r7
 80107a8:	bd80      	pop	{r7, pc}
 80107aa:	bf00      	nop
 80107ac:	effffffe 	.word	0xeffffffe
 80107b0:	58000c00 	.word	0x58000c00
 80107b4:	0800ff31 	.word	0x0800ff31

080107b8 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 80107b8:	b480      	push	{r7}
 80107ba:	b083      	sub	sp, #12
 80107bc:	af00      	add	r7, sp, #0
 80107be:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 80107c0:	bf00      	nop
 80107c2:	370c      	adds	r7, #12
 80107c4:	46bd      	mov	sp, r7
 80107c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80107ca:	4770      	bx	lr

080107cc <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 80107cc:	b480      	push	{r7}
 80107ce:	b083      	sub	sp, #12
 80107d0:	af00      	add	r7, sp, #0
 80107d2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 80107d4:	bf00      	nop
 80107d6:	370c      	adds	r7, #12
 80107d8:	46bd      	mov	sp, r7
 80107da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80107de:	4770      	bx	lr

080107e0 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 80107e0:	b480      	push	{r7}
 80107e2:	b083      	sub	sp, #12
 80107e4:	af00      	add	r7, sp, #0
 80107e6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 80107e8:	bf00      	nop
 80107ea:	370c      	adds	r7, #12
 80107ec:	46bd      	mov	sp, r7
 80107ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80107f2:	4770      	bx	lr

080107f4 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 80107f4:	b480      	push	{r7}
 80107f6:	b085      	sub	sp, #20
 80107f8:	af00      	add	r7, sp, #0
 80107fa:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 80107fc:	687b      	ldr	r3, [r7, #4]
 80107fe:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8010802:	2b01      	cmp	r3, #1
 8010804:	d101      	bne.n	801080a <HAL_UARTEx_DisableFifoMode+0x16>
 8010806:	2302      	movs	r3, #2
 8010808:	e027      	b.n	801085a <HAL_UARTEx_DisableFifoMode+0x66>
 801080a:	687b      	ldr	r3, [r7, #4]
 801080c:	2201      	movs	r2, #1
 801080e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8010812:	687b      	ldr	r3, [r7, #4]
 8010814:	2224      	movs	r2, #36	@ 0x24
 8010816:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 801081a:	687b      	ldr	r3, [r7, #4]
 801081c:	681b      	ldr	r3, [r3, #0]
 801081e:	681b      	ldr	r3, [r3, #0]
 8010820:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8010822:	687b      	ldr	r3, [r7, #4]
 8010824:	681b      	ldr	r3, [r3, #0]
 8010826:	681a      	ldr	r2, [r3, #0]
 8010828:	687b      	ldr	r3, [r7, #4]
 801082a:	681b      	ldr	r3, [r3, #0]
 801082c:	f022 0201 	bic.w	r2, r2, #1
 8010830:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8010832:	68fb      	ldr	r3, [r7, #12]
 8010834:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8010838:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 801083a:	687b      	ldr	r3, [r7, #4]
 801083c:	2200      	movs	r2, #0
 801083e:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8010840:	687b      	ldr	r3, [r7, #4]
 8010842:	681b      	ldr	r3, [r3, #0]
 8010844:	68fa      	ldr	r2, [r7, #12]
 8010846:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8010848:	687b      	ldr	r3, [r7, #4]
 801084a:	2220      	movs	r2, #32
 801084c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8010850:	687b      	ldr	r3, [r7, #4]
 8010852:	2200      	movs	r2, #0
 8010854:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8010858:	2300      	movs	r3, #0
}
 801085a:	4618      	mov	r0, r3
 801085c:	3714      	adds	r7, #20
 801085e:	46bd      	mov	sp, r7
 8010860:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010864:	4770      	bx	lr

08010866 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8010866:	b580      	push	{r7, lr}
 8010868:	b084      	sub	sp, #16
 801086a:	af00      	add	r7, sp, #0
 801086c:	6078      	str	r0, [r7, #4]
 801086e:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8010870:	687b      	ldr	r3, [r7, #4]
 8010872:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8010876:	2b01      	cmp	r3, #1
 8010878:	d101      	bne.n	801087e <HAL_UARTEx_SetTxFifoThreshold+0x18>
 801087a:	2302      	movs	r3, #2
 801087c:	e02d      	b.n	80108da <HAL_UARTEx_SetTxFifoThreshold+0x74>
 801087e:	687b      	ldr	r3, [r7, #4]
 8010880:	2201      	movs	r2, #1
 8010882:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8010886:	687b      	ldr	r3, [r7, #4]
 8010888:	2224      	movs	r2, #36	@ 0x24
 801088a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 801088e:	687b      	ldr	r3, [r7, #4]
 8010890:	681b      	ldr	r3, [r3, #0]
 8010892:	681b      	ldr	r3, [r3, #0]
 8010894:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8010896:	687b      	ldr	r3, [r7, #4]
 8010898:	681b      	ldr	r3, [r3, #0]
 801089a:	681a      	ldr	r2, [r3, #0]
 801089c:	687b      	ldr	r3, [r7, #4]
 801089e:	681b      	ldr	r3, [r3, #0]
 80108a0:	f022 0201 	bic.w	r2, r2, #1
 80108a4:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 80108a6:	687b      	ldr	r3, [r7, #4]
 80108a8:	681b      	ldr	r3, [r3, #0]
 80108aa:	689b      	ldr	r3, [r3, #8]
 80108ac:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 80108b0:	687b      	ldr	r3, [r7, #4]
 80108b2:	681b      	ldr	r3, [r3, #0]
 80108b4:	683a      	ldr	r2, [r7, #0]
 80108b6:	430a      	orrs	r2, r1
 80108b8:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80108ba:	6878      	ldr	r0, [r7, #4]
 80108bc:	f000 f850 	bl	8010960 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80108c0:	687b      	ldr	r3, [r7, #4]
 80108c2:	681b      	ldr	r3, [r3, #0]
 80108c4:	68fa      	ldr	r2, [r7, #12]
 80108c6:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80108c8:	687b      	ldr	r3, [r7, #4]
 80108ca:	2220      	movs	r2, #32
 80108cc:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80108d0:	687b      	ldr	r3, [r7, #4]
 80108d2:	2200      	movs	r2, #0
 80108d4:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80108d8:	2300      	movs	r3, #0
}
 80108da:	4618      	mov	r0, r3
 80108dc:	3710      	adds	r7, #16
 80108de:	46bd      	mov	sp, r7
 80108e0:	bd80      	pop	{r7, pc}

080108e2 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80108e2:	b580      	push	{r7, lr}
 80108e4:	b084      	sub	sp, #16
 80108e6:	af00      	add	r7, sp, #0
 80108e8:	6078      	str	r0, [r7, #4]
 80108ea:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80108ec:	687b      	ldr	r3, [r7, #4]
 80108ee:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 80108f2:	2b01      	cmp	r3, #1
 80108f4:	d101      	bne.n	80108fa <HAL_UARTEx_SetRxFifoThreshold+0x18>
 80108f6:	2302      	movs	r3, #2
 80108f8:	e02d      	b.n	8010956 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 80108fa:	687b      	ldr	r3, [r7, #4]
 80108fc:	2201      	movs	r2, #1
 80108fe:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8010902:	687b      	ldr	r3, [r7, #4]
 8010904:	2224      	movs	r2, #36	@ 0x24
 8010906:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 801090a:	687b      	ldr	r3, [r7, #4]
 801090c:	681b      	ldr	r3, [r3, #0]
 801090e:	681b      	ldr	r3, [r3, #0]
 8010910:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8010912:	687b      	ldr	r3, [r7, #4]
 8010914:	681b      	ldr	r3, [r3, #0]
 8010916:	681a      	ldr	r2, [r3, #0]
 8010918:	687b      	ldr	r3, [r7, #4]
 801091a:	681b      	ldr	r3, [r3, #0]
 801091c:	f022 0201 	bic.w	r2, r2, #1
 8010920:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8010922:	687b      	ldr	r3, [r7, #4]
 8010924:	681b      	ldr	r3, [r3, #0]
 8010926:	689b      	ldr	r3, [r3, #8]
 8010928:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 801092c:	687b      	ldr	r3, [r7, #4]
 801092e:	681b      	ldr	r3, [r3, #0]
 8010930:	683a      	ldr	r2, [r7, #0]
 8010932:	430a      	orrs	r2, r1
 8010934:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8010936:	6878      	ldr	r0, [r7, #4]
 8010938:	f000 f812 	bl	8010960 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 801093c:	687b      	ldr	r3, [r7, #4]
 801093e:	681b      	ldr	r3, [r3, #0]
 8010940:	68fa      	ldr	r2, [r7, #12]
 8010942:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8010944:	687b      	ldr	r3, [r7, #4]
 8010946:	2220      	movs	r2, #32
 8010948:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 801094c:	687b      	ldr	r3, [r7, #4]
 801094e:	2200      	movs	r2, #0
 8010950:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8010954:	2300      	movs	r3, #0
}
 8010956:	4618      	mov	r0, r3
 8010958:	3710      	adds	r7, #16
 801095a:	46bd      	mov	sp, r7
 801095c:	bd80      	pop	{r7, pc}
	...

08010960 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8010960:	b480      	push	{r7}
 8010962:	b085      	sub	sp, #20
 8010964:	af00      	add	r7, sp, #0
 8010966:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8010968:	687b      	ldr	r3, [r7, #4]
 801096a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 801096c:	2b00      	cmp	r3, #0
 801096e:	d108      	bne.n	8010982 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8010970:	687b      	ldr	r3, [r7, #4]
 8010972:	2201      	movs	r2, #1
 8010974:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 8010978:	687b      	ldr	r3, [r7, #4]
 801097a:	2201      	movs	r2, #1
 801097c:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8010980:	e031      	b.n	80109e6 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8010982:	2310      	movs	r3, #16
 8010984:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8010986:	2310      	movs	r3, #16
 8010988:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 801098a:	687b      	ldr	r3, [r7, #4]
 801098c:	681b      	ldr	r3, [r3, #0]
 801098e:	689b      	ldr	r3, [r3, #8]
 8010990:	0e5b      	lsrs	r3, r3, #25
 8010992:	b2db      	uxtb	r3, r3
 8010994:	f003 0307 	and.w	r3, r3, #7
 8010998:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 801099a:	687b      	ldr	r3, [r7, #4]
 801099c:	681b      	ldr	r3, [r3, #0]
 801099e:	689b      	ldr	r3, [r3, #8]
 80109a0:	0f5b      	lsrs	r3, r3, #29
 80109a2:	b2db      	uxtb	r3, r3
 80109a4:	f003 0307 	and.w	r3, r3, #7
 80109a8:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80109aa:	7bbb      	ldrb	r3, [r7, #14]
 80109ac:	7b3a      	ldrb	r2, [r7, #12]
 80109ae:	4911      	ldr	r1, [pc, #68]	@ (80109f4 <UARTEx_SetNbDataToProcess+0x94>)
 80109b0:	5c8a      	ldrb	r2, [r1, r2]
 80109b2:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 80109b6:	7b3a      	ldrb	r2, [r7, #12]
 80109b8:	490f      	ldr	r1, [pc, #60]	@ (80109f8 <UARTEx_SetNbDataToProcess+0x98>)
 80109ba:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80109bc:	fb93 f3f2 	sdiv	r3, r3, r2
 80109c0:	b29a      	uxth	r2, r3
 80109c2:	687b      	ldr	r3, [r7, #4]
 80109c4:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80109c8:	7bfb      	ldrb	r3, [r7, #15]
 80109ca:	7b7a      	ldrb	r2, [r7, #13]
 80109cc:	4909      	ldr	r1, [pc, #36]	@ (80109f4 <UARTEx_SetNbDataToProcess+0x94>)
 80109ce:	5c8a      	ldrb	r2, [r1, r2]
 80109d0:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 80109d4:	7b7a      	ldrb	r2, [r7, #13]
 80109d6:	4908      	ldr	r1, [pc, #32]	@ (80109f8 <UARTEx_SetNbDataToProcess+0x98>)
 80109d8:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80109da:	fb93 f3f2 	sdiv	r3, r3, r2
 80109de:	b29a      	uxth	r2, r3
 80109e0:	687b      	ldr	r3, [r7, #4]
 80109e2:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 80109e6:	bf00      	nop
 80109e8:	3714      	adds	r7, #20
 80109ea:	46bd      	mov	sp, r7
 80109ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80109f0:	4770      	bx	lr
 80109f2:	bf00      	nop
 80109f4:	08014608 	.word	0x08014608
 80109f8:	08014610 	.word	0x08014610

080109fc <malloc>:
 80109fc:	4b02      	ldr	r3, [pc, #8]	@ (8010a08 <malloc+0xc>)
 80109fe:	4601      	mov	r1, r0
 8010a00:	6818      	ldr	r0, [r3, #0]
 8010a02:	f000 b82d 	b.w	8010a60 <_malloc_r>
 8010a06:	bf00      	nop
 8010a08:	240001d4 	.word	0x240001d4

08010a0c <free>:
 8010a0c:	4b02      	ldr	r3, [pc, #8]	@ (8010a18 <free+0xc>)
 8010a0e:	4601      	mov	r1, r0
 8010a10:	6818      	ldr	r0, [r3, #0]
 8010a12:	f001 be5b 	b.w	80126cc <_free_r>
 8010a16:	bf00      	nop
 8010a18:	240001d4 	.word	0x240001d4

08010a1c <sbrk_aligned>:
 8010a1c:	b570      	push	{r4, r5, r6, lr}
 8010a1e:	4e0f      	ldr	r6, [pc, #60]	@ (8010a5c <sbrk_aligned+0x40>)
 8010a20:	460c      	mov	r4, r1
 8010a22:	6831      	ldr	r1, [r6, #0]
 8010a24:	4605      	mov	r5, r0
 8010a26:	b911      	cbnz	r1, 8010a2e <sbrk_aligned+0x12>
 8010a28:	f001 f804 	bl	8011a34 <_sbrk_r>
 8010a2c:	6030      	str	r0, [r6, #0]
 8010a2e:	4621      	mov	r1, r4
 8010a30:	4628      	mov	r0, r5
 8010a32:	f000 ffff 	bl	8011a34 <_sbrk_r>
 8010a36:	1c43      	adds	r3, r0, #1
 8010a38:	d103      	bne.n	8010a42 <sbrk_aligned+0x26>
 8010a3a:	f04f 34ff 	mov.w	r4, #4294967295
 8010a3e:	4620      	mov	r0, r4
 8010a40:	bd70      	pop	{r4, r5, r6, pc}
 8010a42:	1cc4      	adds	r4, r0, #3
 8010a44:	f024 0403 	bic.w	r4, r4, #3
 8010a48:	42a0      	cmp	r0, r4
 8010a4a:	d0f8      	beq.n	8010a3e <sbrk_aligned+0x22>
 8010a4c:	1a21      	subs	r1, r4, r0
 8010a4e:	4628      	mov	r0, r5
 8010a50:	f000 fff0 	bl	8011a34 <_sbrk_r>
 8010a54:	3001      	adds	r0, #1
 8010a56:	d1f2      	bne.n	8010a3e <sbrk_aligned+0x22>
 8010a58:	e7ef      	b.n	8010a3a <sbrk_aligned+0x1e>
 8010a5a:	bf00      	nop
 8010a5c:	2400090c 	.word	0x2400090c

08010a60 <_malloc_r>:
 8010a60:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8010a64:	1ccd      	adds	r5, r1, #3
 8010a66:	f025 0503 	bic.w	r5, r5, #3
 8010a6a:	3508      	adds	r5, #8
 8010a6c:	2d0c      	cmp	r5, #12
 8010a6e:	bf38      	it	cc
 8010a70:	250c      	movcc	r5, #12
 8010a72:	2d00      	cmp	r5, #0
 8010a74:	4606      	mov	r6, r0
 8010a76:	db01      	blt.n	8010a7c <_malloc_r+0x1c>
 8010a78:	42a9      	cmp	r1, r5
 8010a7a:	d904      	bls.n	8010a86 <_malloc_r+0x26>
 8010a7c:	230c      	movs	r3, #12
 8010a7e:	6033      	str	r3, [r6, #0]
 8010a80:	2000      	movs	r0, #0
 8010a82:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8010a86:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8010b5c <_malloc_r+0xfc>
 8010a8a:	f000 f869 	bl	8010b60 <__malloc_lock>
 8010a8e:	f8d8 3000 	ldr.w	r3, [r8]
 8010a92:	461c      	mov	r4, r3
 8010a94:	bb44      	cbnz	r4, 8010ae8 <_malloc_r+0x88>
 8010a96:	4629      	mov	r1, r5
 8010a98:	4630      	mov	r0, r6
 8010a9a:	f7ff ffbf 	bl	8010a1c <sbrk_aligned>
 8010a9e:	1c43      	adds	r3, r0, #1
 8010aa0:	4604      	mov	r4, r0
 8010aa2:	d158      	bne.n	8010b56 <_malloc_r+0xf6>
 8010aa4:	f8d8 4000 	ldr.w	r4, [r8]
 8010aa8:	4627      	mov	r7, r4
 8010aaa:	2f00      	cmp	r7, #0
 8010aac:	d143      	bne.n	8010b36 <_malloc_r+0xd6>
 8010aae:	2c00      	cmp	r4, #0
 8010ab0:	d04b      	beq.n	8010b4a <_malloc_r+0xea>
 8010ab2:	6823      	ldr	r3, [r4, #0]
 8010ab4:	4639      	mov	r1, r7
 8010ab6:	4630      	mov	r0, r6
 8010ab8:	eb04 0903 	add.w	r9, r4, r3
 8010abc:	f000 ffba 	bl	8011a34 <_sbrk_r>
 8010ac0:	4581      	cmp	r9, r0
 8010ac2:	d142      	bne.n	8010b4a <_malloc_r+0xea>
 8010ac4:	6821      	ldr	r1, [r4, #0]
 8010ac6:	1a6d      	subs	r5, r5, r1
 8010ac8:	4629      	mov	r1, r5
 8010aca:	4630      	mov	r0, r6
 8010acc:	f7ff ffa6 	bl	8010a1c <sbrk_aligned>
 8010ad0:	3001      	adds	r0, #1
 8010ad2:	d03a      	beq.n	8010b4a <_malloc_r+0xea>
 8010ad4:	6823      	ldr	r3, [r4, #0]
 8010ad6:	442b      	add	r3, r5
 8010ad8:	6023      	str	r3, [r4, #0]
 8010ada:	f8d8 3000 	ldr.w	r3, [r8]
 8010ade:	685a      	ldr	r2, [r3, #4]
 8010ae0:	bb62      	cbnz	r2, 8010b3c <_malloc_r+0xdc>
 8010ae2:	f8c8 7000 	str.w	r7, [r8]
 8010ae6:	e00f      	b.n	8010b08 <_malloc_r+0xa8>
 8010ae8:	6822      	ldr	r2, [r4, #0]
 8010aea:	1b52      	subs	r2, r2, r5
 8010aec:	d420      	bmi.n	8010b30 <_malloc_r+0xd0>
 8010aee:	2a0b      	cmp	r2, #11
 8010af0:	d917      	bls.n	8010b22 <_malloc_r+0xc2>
 8010af2:	1961      	adds	r1, r4, r5
 8010af4:	42a3      	cmp	r3, r4
 8010af6:	6025      	str	r5, [r4, #0]
 8010af8:	bf18      	it	ne
 8010afa:	6059      	strne	r1, [r3, #4]
 8010afc:	6863      	ldr	r3, [r4, #4]
 8010afe:	bf08      	it	eq
 8010b00:	f8c8 1000 	streq.w	r1, [r8]
 8010b04:	5162      	str	r2, [r4, r5]
 8010b06:	604b      	str	r3, [r1, #4]
 8010b08:	4630      	mov	r0, r6
 8010b0a:	f000 f82f 	bl	8010b6c <__malloc_unlock>
 8010b0e:	f104 000b 	add.w	r0, r4, #11
 8010b12:	1d23      	adds	r3, r4, #4
 8010b14:	f020 0007 	bic.w	r0, r0, #7
 8010b18:	1ac2      	subs	r2, r0, r3
 8010b1a:	bf1c      	itt	ne
 8010b1c:	1a1b      	subne	r3, r3, r0
 8010b1e:	50a3      	strne	r3, [r4, r2]
 8010b20:	e7af      	b.n	8010a82 <_malloc_r+0x22>
 8010b22:	6862      	ldr	r2, [r4, #4]
 8010b24:	42a3      	cmp	r3, r4
 8010b26:	bf0c      	ite	eq
 8010b28:	f8c8 2000 	streq.w	r2, [r8]
 8010b2c:	605a      	strne	r2, [r3, #4]
 8010b2e:	e7eb      	b.n	8010b08 <_malloc_r+0xa8>
 8010b30:	4623      	mov	r3, r4
 8010b32:	6864      	ldr	r4, [r4, #4]
 8010b34:	e7ae      	b.n	8010a94 <_malloc_r+0x34>
 8010b36:	463c      	mov	r4, r7
 8010b38:	687f      	ldr	r7, [r7, #4]
 8010b3a:	e7b6      	b.n	8010aaa <_malloc_r+0x4a>
 8010b3c:	461a      	mov	r2, r3
 8010b3e:	685b      	ldr	r3, [r3, #4]
 8010b40:	42a3      	cmp	r3, r4
 8010b42:	d1fb      	bne.n	8010b3c <_malloc_r+0xdc>
 8010b44:	2300      	movs	r3, #0
 8010b46:	6053      	str	r3, [r2, #4]
 8010b48:	e7de      	b.n	8010b08 <_malloc_r+0xa8>
 8010b4a:	230c      	movs	r3, #12
 8010b4c:	6033      	str	r3, [r6, #0]
 8010b4e:	4630      	mov	r0, r6
 8010b50:	f000 f80c 	bl	8010b6c <__malloc_unlock>
 8010b54:	e794      	b.n	8010a80 <_malloc_r+0x20>
 8010b56:	6005      	str	r5, [r0, #0]
 8010b58:	e7d6      	b.n	8010b08 <_malloc_r+0xa8>
 8010b5a:	bf00      	nop
 8010b5c:	24000910 	.word	0x24000910

08010b60 <__malloc_lock>:
 8010b60:	4801      	ldr	r0, [pc, #4]	@ (8010b68 <__malloc_lock+0x8>)
 8010b62:	f000 bfb4 	b.w	8011ace <__retarget_lock_acquire_recursive>
 8010b66:	bf00      	nop
 8010b68:	24000a54 	.word	0x24000a54

08010b6c <__malloc_unlock>:
 8010b6c:	4801      	ldr	r0, [pc, #4]	@ (8010b74 <__malloc_unlock+0x8>)
 8010b6e:	f000 bfaf 	b.w	8011ad0 <__retarget_lock_release_recursive>
 8010b72:	bf00      	nop
 8010b74:	24000a54 	.word	0x24000a54

08010b78 <realloc>:
 8010b78:	4b02      	ldr	r3, [pc, #8]	@ (8010b84 <realloc+0xc>)
 8010b7a:	460a      	mov	r2, r1
 8010b7c:	4601      	mov	r1, r0
 8010b7e:	6818      	ldr	r0, [r3, #0]
 8010b80:	f000 b802 	b.w	8010b88 <_realloc_r>
 8010b84:	240001d4 	.word	0x240001d4

08010b88 <_realloc_r>:
 8010b88:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8010b8c:	4607      	mov	r7, r0
 8010b8e:	4614      	mov	r4, r2
 8010b90:	460d      	mov	r5, r1
 8010b92:	b921      	cbnz	r1, 8010b9e <_realloc_r+0x16>
 8010b94:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8010b98:	4611      	mov	r1, r2
 8010b9a:	f7ff bf61 	b.w	8010a60 <_malloc_r>
 8010b9e:	b92a      	cbnz	r2, 8010bac <_realloc_r+0x24>
 8010ba0:	f001 fd94 	bl	80126cc <_free_r>
 8010ba4:	4625      	mov	r5, r4
 8010ba6:	4628      	mov	r0, r5
 8010ba8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8010bac:	f002 f964 	bl	8012e78 <_malloc_usable_size_r>
 8010bb0:	4284      	cmp	r4, r0
 8010bb2:	4606      	mov	r6, r0
 8010bb4:	d802      	bhi.n	8010bbc <_realloc_r+0x34>
 8010bb6:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8010bba:	d8f4      	bhi.n	8010ba6 <_realloc_r+0x1e>
 8010bbc:	4621      	mov	r1, r4
 8010bbe:	4638      	mov	r0, r7
 8010bc0:	f7ff ff4e 	bl	8010a60 <_malloc_r>
 8010bc4:	4680      	mov	r8, r0
 8010bc6:	b908      	cbnz	r0, 8010bcc <_realloc_r+0x44>
 8010bc8:	4645      	mov	r5, r8
 8010bca:	e7ec      	b.n	8010ba6 <_realloc_r+0x1e>
 8010bcc:	42b4      	cmp	r4, r6
 8010bce:	4622      	mov	r2, r4
 8010bd0:	4629      	mov	r1, r5
 8010bd2:	bf28      	it	cs
 8010bd4:	4632      	movcs	r2, r6
 8010bd6:	f000 ff84 	bl	8011ae2 <memcpy>
 8010bda:	4629      	mov	r1, r5
 8010bdc:	4638      	mov	r0, r7
 8010bde:	f001 fd75 	bl	80126cc <_free_r>
 8010be2:	e7f1      	b.n	8010bc8 <_realloc_r+0x40>

08010be4 <__cvt>:
 8010be4:	b5f0      	push	{r4, r5, r6, r7, lr}
 8010be6:	ed2d 8b02 	vpush	{d8}
 8010bea:	eeb0 8b40 	vmov.f64	d8, d0
 8010bee:	b085      	sub	sp, #20
 8010bf0:	4617      	mov	r7, r2
 8010bf2:	9d0d      	ldr	r5, [sp, #52]	@ 0x34
 8010bf4:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8010bf6:	ee18 2a90 	vmov	r2, s17
 8010bfa:	f025 0520 	bic.w	r5, r5, #32
 8010bfe:	2a00      	cmp	r2, #0
 8010c00:	bfb6      	itet	lt
 8010c02:	222d      	movlt	r2, #45	@ 0x2d
 8010c04:	2200      	movge	r2, #0
 8010c06:	eeb1 8b40 	vneglt.f64	d8, d0
 8010c0a:	2d46      	cmp	r5, #70	@ 0x46
 8010c0c:	460c      	mov	r4, r1
 8010c0e:	701a      	strb	r2, [r3, #0]
 8010c10:	d004      	beq.n	8010c1c <__cvt+0x38>
 8010c12:	2d45      	cmp	r5, #69	@ 0x45
 8010c14:	d100      	bne.n	8010c18 <__cvt+0x34>
 8010c16:	3401      	adds	r4, #1
 8010c18:	2102      	movs	r1, #2
 8010c1a:	e000      	b.n	8010c1e <__cvt+0x3a>
 8010c1c:	2103      	movs	r1, #3
 8010c1e:	ab03      	add	r3, sp, #12
 8010c20:	9301      	str	r3, [sp, #4]
 8010c22:	ab02      	add	r3, sp, #8
 8010c24:	9300      	str	r3, [sp, #0]
 8010c26:	4622      	mov	r2, r4
 8010c28:	4633      	mov	r3, r6
 8010c2a:	eeb0 0b48 	vmov.f64	d0, d8
 8010c2e:	f000 ffef 	bl	8011c10 <_dtoa_r>
 8010c32:	2d47      	cmp	r5, #71	@ 0x47
 8010c34:	d114      	bne.n	8010c60 <__cvt+0x7c>
 8010c36:	07fb      	lsls	r3, r7, #31
 8010c38:	d50a      	bpl.n	8010c50 <__cvt+0x6c>
 8010c3a:	1902      	adds	r2, r0, r4
 8010c3c:	eeb5 8b40 	vcmp.f64	d8, #0.0
 8010c40:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010c44:	bf08      	it	eq
 8010c46:	9203      	streq	r2, [sp, #12]
 8010c48:	2130      	movs	r1, #48	@ 0x30
 8010c4a:	9b03      	ldr	r3, [sp, #12]
 8010c4c:	4293      	cmp	r3, r2
 8010c4e:	d319      	bcc.n	8010c84 <__cvt+0xa0>
 8010c50:	9b03      	ldr	r3, [sp, #12]
 8010c52:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8010c54:	1a1b      	subs	r3, r3, r0
 8010c56:	6013      	str	r3, [r2, #0]
 8010c58:	b005      	add	sp, #20
 8010c5a:	ecbd 8b02 	vpop	{d8}
 8010c5e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8010c60:	2d46      	cmp	r5, #70	@ 0x46
 8010c62:	eb00 0204 	add.w	r2, r0, r4
 8010c66:	d1e9      	bne.n	8010c3c <__cvt+0x58>
 8010c68:	7803      	ldrb	r3, [r0, #0]
 8010c6a:	2b30      	cmp	r3, #48	@ 0x30
 8010c6c:	d107      	bne.n	8010c7e <__cvt+0x9a>
 8010c6e:	eeb5 8b40 	vcmp.f64	d8, #0.0
 8010c72:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010c76:	bf1c      	itt	ne
 8010c78:	f1c4 0401 	rsbne	r4, r4, #1
 8010c7c:	6034      	strne	r4, [r6, #0]
 8010c7e:	6833      	ldr	r3, [r6, #0]
 8010c80:	441a      	add	r2, r3
 8010c82:	e7db      	b.n	8010c3c <__cvt+0x58>
 8010c84:	1c5c      	adds	r4, r3, #1
 8010c86:	9403      	str	r4, [sp, #12]
 8010c88:	7019      	strb	r1, [r3, #0]
 8010c8a:	e7de      	b.n	8010c4a <__cvt+0x66>

08010c8c <__exponent>:
 8010c8c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8010c8e:	2900      	cmp	r1, #0
 8010c90:	bfba      	itte	lt
 8010c92:	4249      	neglt	r1, r1
 8010c94:	232d      	movlt	r3, #45	@ 0x2d
 8010c96:	232b      	movge	r3, #43	@ 0x2b
 8010c98:	2909      	cmp	r1, #9
 8010c9a:	7002      	strb	r2, [r0, #0]
 8010c9c:	7043      	strb	r3, [r0, #1]
 8010c9e:	dd29      	ble.n	8010cf4 <__exponent+0x68>
 8010ca0:	f10d 0307 	add.w	r3, sp, #7
 8010ca4:	461d      	mov	r5, r3
 8010ca6:	270a      	movs	r7, #10
 8010ca8:	461a      	mov	r2, r3
 8010caa:	fbb1 f6f7 	udiv	r6, r1, r7
 8010cae:	fb07 1416 	mls	r4, r7, r6, r1
 8010cb2:	3430      	adds	r4, #48	@ 0x30
 8010cb4:	f802 4c01 	strb.w	r4, [r2, #-1]
 8010cb8:	460c      	mov	r4, r1
 8010cba:	2c63      	cmp	r4, #99	@ 0x63
 8010cbc:	f103 33ff 	add.w	r3, r3, #4294967295
 8010cc0:	4631      	mov	r1, r6
 8010cc2:	dcf1      	bgt.n	8010ca8 <__exponent+0x1c>
 8010cc4:	3130      	adds	r1, #48	@ 0x30
 8010cc6:	1e94      	subs	r4, r2, #2
 8010cc8:	f803 1c01 	strb.w	r1, [r3, #-1]
 8010ccc:	1c41      	adds	r1, r0, #1
 8010cce:	4623      	mov	r3, r4
 8010cd0:	42ab      	cmp	r3, r5
 8010cd2:	d30a      	bcc.n	8010cea <__exponent+0x5e>
 8010cd4:	f10d 0309 	add.w	r3, sp, #9
 8010cd8:	1a9b      	subs	r3, r3, r2
 8010cda:	42ac      	cmp	r4, r5
 8010cdc:	bf88      	it	hi
 8010cde:	2300      	movhi	r3, #0
 8010ce0:	3302      	adds	r3, #2
 8010ce2:	4403      	add	r3, r0
 8010ce4:	1a18      	subs	r0, r3, r0
 8010ce6:	b003      	add	sp, #12
 8010ce8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8010cea:	f813 6b01 	ldrb.w	r6, [r3], #1
 8010cee:	f801 6f01 	strb.w	r6, [r1, #1]!
 8010cf2:	e7ed      	b.n	8010cd0 <__exponent+0x44>
 8010cf4:	2330      	movs	r3, #48	@ 0x30
 8010cf6:	3130      	adds	r1, #48	@ 0x30
 8010cf8:	7083      	strb	r3, [r0, #2]
 8010cfa:	70c1      	strb	r1, [r0, #3]
 8010cfc:	1d03      	adds	r3, r0, #4
 8010cfe:	e7f1      	b.n	8010ce4 <__exponent+0x58>

08010d00 <_printf_float>:
 8010d00:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010d04:	b08d      	sub	sp, #52	@ 0x34
 8010d06:	460c      	mov	r4, r1
 8010d08:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8010d0c:	4616      	mov	r6, r2
 8010d0e:	461f      	mov	r7, r3
 8010d10:	4605      	mov	r5, r0
 8010d12:	f000 fe57 	bl	80119c4 <_localeconv_r>
 8010d16:	f8d0 b000 	ldr.w	fp, [r0]
 8010d1a:	4658      	mov	r0, fp
 8010d1c:	f7ef fb30 	bl	8000380 <strlen>
 8010d20:	2300      	movs	r3, #0
 8010d22:	930a      	str	r3, [sp, #40]	@ 0x28
 8010d24:	f8d8 3000 	ldr.w	r3, [r8]
 8010d28:	f894 9018 	ldrb.w	r9, [r4, #24]
 8010d2c:	6822      	ldr	r2, [r4, #0]
 8010d2e:	9005      	str	r0, [sp, #20]
 8010d30:	3307      	adds	r3, #7
 8010d32:	f023 0307 	bic.w	r3, r3, #7
 8010d36:	f103 0108 	add.w	r1, r3, #8
 8010d3a:	f8c8 1000 	str.w	r1, [r8]
 8010d3e:	ed93 0b00 	vldr	d0, [r3]
 8010d42:	ed9f 6b97 	vldr	d6, [pc, #604]	@ 8010fa0 <_printf_float+0x2a0>
 8010d46:	eeb0 7bc0 	vabs.f64	d7, d0
 8010d4a:	eeb4 7b46 	vcmp.f64	d7, d6
 8010d4e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010d52:	ed84 0b12 	vstr	d0, [r4, #72]	@ 0x48
 8010d56:	dd24      	ble.n	8010da2 <_printf_float+0xa2>
 8010d58:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 8010d5c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010d60:	d502      	bpl.n	8010d68 <_printf_float+0x68>
 8010d62:	232d      	movs	r3, #45	@ 0x2d
 8010d64:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8010d68:	498f      	ldr	r1, [pc, #572]	@ (8010fa8 <_printf_float+0x2a8>)
 8010d6a:	4b90      	ldr	r3, [pc, #576]	@ (8010fac <_printf_float+0x2ac>)
 8010d6c:	f1b9 0f47 	cmp.w	r9, #71	@ 0x47
 8010d70:	bf8c      	ite	hi
 8010d72:	4688      	movhi	r8, r1
 8010d74:	4698      	movls	r8, r3
 8010d76:	f022 0204 	bic.w	r2, r2, #4
 8010d7a:	2303      	movs	r3, #3
 8010d7c:	6123      	str	r3, [r4, #16]
 8010d7e:	6022      	str	r2, [r4, #0]
 8010d80:	f04f 0a00 	mov.w	sl, #0
 8010d84:	9700      	str	r7, [sp, #0]
 8010d86:	4633      	mov	r3, r6
 8010d88:	aa0b      	add	r2, sp, #44	@ 0x2c
 8010d8a:	4621      	mov	r1, r4
 8010d8c:	4628      	mov	r0, r5
 8010d8e:	f000 f9d1 	bl	8011134 <_printf_common>
 8010d92:	3001      	adds	r0, #1
 8010d94:	f040 8089 	bne.w	8010eaa <_printf_float+0x1aa>
 8010d98:	f04f 30ff 	mov.w	r0, #4294967295
 8010d9c:	b00d      	add	sp, #52	@ 0x34
 8010d9e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010da2:	eeb4 0b40 	vcmp.f64	d0, d0
 8010da6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010daa:	d709      	bvc.n	8010dc0 <_printf_float+0xc0>
 8010dac:	ee10 3a90 	vmov	r3, s1
 8010db0:	2b00      	cmp	r3, #0
 8010db2:	bfbc      	itt	lt
 8010db4:	232d      	movlt	r3, #45	@ 0x2d
 8010db6:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8010dba:	497d      	ldr	r1, [pc, #500]	@ (8010fb0 <_printf_float+0x2b0>)
 8010dbc:	4b7d      	ldr	r3, [pc, #500]	@ (8010fb4 <_printf_float+0x2b4>)
 8010dbe:	e7d5      	b.n	8010d6c <_printf_float+0x6c>
 8010dc0:	6863      	ldr	r3, [r4, #4]
 8010dc2:	1c59      	adds	r1, r3, #1
 8010dc4:	f009 0adf 	and.w	sl, r9, #223	@ 0xdf
 8010dc8:	d139      	bne.n	8010e3e <_printf_float+0x13e>
 8010dca:	2306      	movs	r3, #6
 8010dcc:	6063      	str	r3, [r4, #4]
 8010dce:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8010dd2:	2300      	movs	r3, #0
 8010dd4:	6022      	str	r2, [r4, #0]
 8010dd6:	9303      	str	r3, [sp, #12]
 8010dd8:	ab0a      	add	r3, sp, #40	@ 0x28
 8010dda:	e9cd 9301 	strd	r9, r3, [sp, #4]
 8010dde:	ab09      	add	r3, sp, #36	@ 0x24
 8010de0:	9300      	str	r3, [sp, #0]
 8010de2:	6861      	ldr	r1, [r4, #4]
 8010de4:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8010de8:	4628      	mov	r0, r5
 8010dea:	f7ff fefb 	bl	8010be4 <__cvt>
 8010dee:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8010df2:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8010df4:	4680      	mov	r8, r0
 8010df6:	d129      	bne.n	8010e4c <_printf_float+0x14c>
 8010df8:	1cc8      	adds	r0, r1, #3
 8010dfa:	db02      	blt.n	8010e02 <_printf_float+0x102>
 8010dfc:	6863      	ldr	r3, [r4, #4]
 8010dfe:	4299      	cmp	r1, r3
 8010e00:	dd41      	ble.n	8010e86 <_printf_float+0x186>
 8010e02:	f1a9 0902 	sub.w	r9, r9, #2
 8010e06:	fa5f f989 	uxtb.w	r9, r9
 8010e0a:	3901      	subs	r1, #1
 8010e0c:	464a      	mov	r2, r9
 8010e0e:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8010e12:	9109      	str	r1, [sp, #36]	@ 0x24
 8010e14:	f7ff ff3a 	bl	8010c8c <__exponent>
 8010e18:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8010e1a:	1813      	adds	r3, r2, r0
 8010e1c:	2a01      	cmp	r2, #1
 8010e1e:	4682      	mov	sl, r0
 8010e20:	6123      	str	r3, [r4, #16]
 8010e22:	dc02      	bgt.n	8010e2a <_printf_float+0x12a>
 8010e24:	6822      	ldr	r2, [r4, #0]
 8010e26:	07d2      	lsls	r2, r2, #31
 8010e28:	d501      	bpl.n	8010e2e <_printf_float+0x12e>
 8010e2a:	3301      	adds	r3, #1
 8010e2c:	6123      	str	r3, [r4, #16]
 8010e2e:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8010e32:	2b00      	cmp	r3, #0
 8010e34:	d0a6      	beq.n	8010d84 <_printf_float+0x84>
 8010e36:	232d      	movs	r3, #45	@ 0x2d
 8010e38:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8010e3c:	e7a2      	b.n	8010d84 <_printf_float+0x84>
 8010e3e:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8010e42:	d1c4      	bne.n	8010dce <_printf_float+0xce>
 8010e44:	2b00      	cmp	r3, #0
 8010e46:	d1c2      	bne.n	8010dce <_printf_float+0xce>
 8010e48:	2301      	movs	r3, #1
 8010e4a:	e7bf      	b.n	8010dcc <_printf_float+0xcc>
 8010e4c:	f1b9 0f65 	cmp.w	r9, #101	@ 0x65
 8010e50:	d9db      	bls.n	8010e0a <_printf_float+0x10a>
 8010e52:	f1b9 0f66 	cmp.w	r9, #102	@ 0x66
 8010e56:	d118      	bne.n	8010e8a <_printf_float+0x18a>
 8010e58:	2900      	cmp	r1, #0
 8010e5a:	6863      	ldr	r3, [r4, #4]
 8010e5c:	dd0b      	ble.n	8010e76 <_printf_float+0x176>
 8010e5e:	6121      	str	r1, [r4, #16]
 8010e60:	b913      	cbnz	r3, 8010e68 <_printf_float+0x168>
 8010e62:	6822      	ldr	r2, [r4, #0]
 8010e64:	07d0      	lsls	r0, r2, #31
 8010e66:	d502      	bpl.n	8010e6e <_printf_float+0x16e>
 8010e68:	3301      	adds	r3, #1
 8010e6a:	440b      	add	r3, r1
 8010e6c:	6123      	str	r3, [r4, #16]
 8010e6e:	65a1      	str	r1, [r4, #88]	@ 0x58
 8010e70:	f04f 0a00 	mov.w	sl, #0
 8010e74:	e7db      	b.n	8010e2e <_printf_float+0x12e>
 8010e76:	b913      	cbnz	r3, 8010e7e <_printf_float+0x17e>
 8010e78:	6822      	ldr	r2, [r4, #0]
 8010e7a:	07d2      	lsls	r2, r2, #31
 8010e7c:	d501      	bpl.n	8010e82 <_printf_float+0x182>
 8010e7e:	3302      	adds	r3, #2
 8010e80:	e7f4      	b.n	8010e6c <_printf_float+0x16c>
 8010e82:	2301      	movs	r3, #1
 8010e84:	e7f2      	b.n	8010e6c <_printf_float+0x16c>
 8010e86:	f04f 0967 	mov.w	r9, #103	@ 0x67
 8010e8a:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8010e8c:	4299      	cmp	r1, r3
 8010e8e:	db05      	blt.n	8010e9c <_printf_float+0x19c>
 8010e90:	6823      	ldr	r3, [r4, #0]
 8010e92:	6121      	str	r1, [r4, #16]
 8010e94:	07d8      	lsls	r0, r3, #31
 8010e96:	d5ea      	bpl.n	8010e6e <_printf_float+0x16e>
 8010e98:	1c4b      	adds	r3, r1, #1
 8010e9a:	e7e7      	b.n	8010e6c <_printf_float+0x16c>
 8010e9c:	2900      	cmp	r1, #0
 8010e9e:	bfd4      	ite	le
 8010ea0:	f1c1 0202 	rsble	r2, r1, #2
 8010ea4:	2201      	movgt	r2, #1
 8010ea6:	4413      	add	r3, r2
 8010ea8:	e7e0      	b.n	8010e6c <_printf_float+0x16c>
 8010eaa:	6823      	ldr	r3, [r4, #0]
 8010eac:	055a      	lsls	r2, r3, #21
 8010eae:	d407      	bmi.n	8010ec0 <_printf_float+0x1c0>
 8010eb0:	6923      	ldr	r3, [r4, #16]
 8010eb2:	4642      	mov	r2, r8
 8010eb4:	4631      	mov	r1, r6
 8010eb6:	4628      	mov	r0, r5
 8010eb8:	47b8      	blx	r7
 8010eba:	3001      	adds	r0, #1
 8010ebc:	d12a      	bne.n	8010f14 <_printf_float+0x214>
 8010ebe:	e76b      	b.n	8010d98 <_printf_float+0x98>
 8010ec0:	f1b9 0f65 	cmp.w	r9, #101	@ 0x65
 8010ec4:	f240 80e0 	bls.w	8011088 <_printf_float+0x388>
 8010ec8:	ed94 7b12 	vldr	d7, [r4, #72]	@ 0x48
 8010ecc:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8010ed0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010ed4:	d133      	bne.n	8010f3e <_printf_float+0x23e>
 8010ed6:	4a38      	ldr	r2, [pc, #224]	@ (8010fb8 <_printf_float+0x2b8>)
 8010ed8:	2301      	movs	r3, #1
 8010eda:	4631      	mov	r1, r6
 8010edc:	4628      	mov	r0, r5
 8010ede:	47b8      	blx	r7
 8010ee0:	3001      	adds	r0, #1
 8010ee2:	f43f af59 	beq.w	8010d98 <_printf_float+0x98>
 8010ee6:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8010eea:	4543      	cmp	r3, r8
 8010eec:	db02      	blt.n	8010ef4 <_printf_float+0x1f4>
 8010eee:	6823      	ldr	r3, [r4, #0]
 8010ef0:	07d8      	lsls	r0, r3, #31
 8010ef2:	d50f      	bpl.n	8010f14 <_printf_float+0x214>
 8010ef4:	9b05      	ldr	r3, [sp, #20]
 8010ef6:	465a      	mov	r2, fp
 8010ef8:	4631      	mov	r1, r6
 8010efa:	4628      	mov	r0, r5
 8010efc:	47b8      	blx	r7
 8010efe:	3001      	adds	r0, #1
 8010f00:	f43f af4a 	beq.w	8010d98 <_printf_float+0x98>
 8010f04:	f04f 0900 	mov.w	r9, #0
 8010f08:	f108 38ff 	add.w	r8, r8, #4294967295
 8010f0c:	f104 0a1a 	add.w	sl, r4, #26
 8010f10:	45c8      	cmp	r8, r9
 8010f12:	dc09      	bgt.n	8010f28 <_printf_float+0x228>
 8010f14:	6823      	ldr	r3, [r4, #0]
 8010f16:	079b      	lsls	r3, r3, #30
 8010f18:	f100 8107 	bmi.w	801112a <_printf_float+0x42a>
 8010f1c:	68e0      	ldr	r0, [r4, #12]
 8010f1e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8010f20:	4298      	cmp	r0, r3
 8010f22:	bfb8      	it	lt
 8010f24:	4618      	movlt	r0, r3
 8010f26:	e739      	b.n	8010d9c <_printf_float+0x9c>
 8010f28:	2301      	movs	r3, #1
 8010f2a:	4652      	mov	r2, sl
 8010f2c:	4631      	mov	r1, r6
 8010f2e:	4628      	mov	r0, r5
 8010f30:	47b8      	blx	r7
 8010f32:	3001      	adds	r0, #1
 8010f34:	f43f af30 	beq.w	8010d98 <_printf_float+0x98>
 8010f38:	f109 0901 	add.w	r9, r9, #1
 8010f3c:	e7e8      	b.n	8010f10 <_printf_float+0x210>
 8010f3e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8010f40:	2b00      	cmp	r3, #0
 8010f42:	dc3b      	bgt.n	8010fbc <_printf_float+0x2bc>
 8010f44:	4a1c      	ldr	r2, [pc, #112]	@ (8010fb8 <_printf_float+0x2b8>)
 8010f46:	2301      	movs	r3, #1
 8010f48:	4631      	mov	r1, r6
 8010f4a:	4628      	mov	r0, r5
 8010f4c:	47b8      	blx	r7
 8010f4e:	3001      	adds	r0, #1
 8010f50:	f43f af22 	beq.w	8010d98 <_printf_float+0x98>
 8010f54:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8010f58:	ea59 0303 	orrs.w	r3, r9, r3
 8010f5c:	d102      	bne.n	8010f64 <_printf_float+0x264>
 8010f5e:	6823      	ldr	r3, [r4, #0]
 8010f60:	07d9      	lsls	r1, r3, #31
 8010f62:	d5d7      	bpl.n	8010f14 <_printf_float+0x214>
 8010f64:	9b05      	ldr	r3, [sp, #20]
 8010f66:	465a      	mov	r2, fp
 8010f68:	4631      	mov	r1, r6
 8010f6a:	4628      	mov	r0, r5
 8010f6c:	47b8      	blx	r7
 8010f6e:	3001      	adds	r0, #1
 8010f70:	f43f af12 	beq.w	8010d98 <_printf_float+0x98>
 8010f74:	f04f 0a00 	mov.w	sl, #0
 8010f78:	f104 0b1a 	add.w	fp, r4, #26
 8010f7c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8010f7e:	425b      	negs	r3, r3
 8010f80:	4553      	cmp	r3, sl
 8010f82:	dc01      	bgt.n	8010f88 <_printf_float+0x288>
 8010f84:	464b      	mov	r3, r9
 8010f86:	e794      	b.n	8010eb2 <_printf_float+0x1b2>
 8010f88:	2301      	movs	r3, #1
 8010f8a:	465a      	mov	r2, fp
 8010f8c:	4631      	mov	r1, r6
 8010f8e:	4628      	mov	r0, r5
 8010f90:	47b8      	blx	r7
 8010f92:	3001      	adds	r0, #1
 8010f94:	f43f af00 	beq.w	8010d98 <_printf_float+0x98>
 8010f98:	f10a 0a01 	add.w	sl, sl, #1
 8010f9c:	e7ee      	b.n	8010f7c <_printf_float+0x27c>
 8010f9e:	bf00      	nop
 8010fa0:	ffffffff 	.word	0xffffffff
 8010fa4:	7fefffff 	.word	0x7fefffff
 8010fa8:	0801471d 	.word	0x0801471d
 8010fac:	08014719 	.word	0x08014719
 8010fb0:	08014725 	.word	0x08014725
 8010fb4:	08014721 	.word	0x08014721
 8010fb8:	08014862 	.word	0x08014862
 8010fbc:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8010fbe:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8010fc2:	4553      	cmp	r3, sl
 8010fc4:	bfa8      	it	ge
 8010fc6:	4653      	movge	r3, sl
 8010fc8:	2b00      	cmp	r3, #0
 8010fca:	4699      	mov	r9, r3
 8010fcc:	dc37      	bgt.n	801103e <_printf_float+0x33e>
 8010fce:	2300      	movs	r3, #0
 8010fd0:	9307      	str	r3, [sp, #28]
 8010fd2:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8010fd6:	f104 021a 	add.w	r2, r4, #26
 8010fda:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8010fdc:	9907      	ldr	r1, [sp, #28]
 8010fde:	9306      	str	r3, [sp, #24]
 8010fe0:	eba3 0309 	sub.w	r3, r3, r9
 8010fe4:	428b      	cmp	r3, r1
 8010fe6:	dc31      	bgt.n	801104c <_printf_float+0x34c>
 8010fe8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8010fea:	459a      	cmp	sl, r3
 8010fec:	dc3b      	bgt.n	8011066 <_printf_float+0x366>
 8010fee:	6823      	ldr	r3, [r4, #0]
 8010ff0:	07da      	lsls	r2, r3, #31
 8010ff2:	d438      	bmi.n	8011066 <_printf_float+0x366>
 8010ff4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8010ff6:	ebaa 0903 	sub.w	r9, sl, r3
 8010ffa:	9b06      	ldr	r3, [sp, #24]
 8010ffc:	ebaa 0303 	sub.w	r3, sl, r3
 8011000:	4599      	cmp	r9, r3
 8011002:	bfa8      	it	ge
 8011004:	4699      	movge	r9, r3
 8011006:	f1b9 0f00 	cmp.w	r9, #0
 801100a:	dc34      	bgt.n	8011076 <_printf_float+0x376>
 801100c:	f04f 0800 	mov.w	r8, #0
 8011010:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8011014:	f104 0b1a 	add.w	fp, r4, #26
 8011018:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801101a:	ebaa 0303 	sub.w	r3, sl, r3
 801101e:	eba3 0309 	sub.w	r3, r3, r9
 8011022:	4543      	cmp	r3, r8
 8011024:	f77f af76 	ble.w	8010f14 <_printf_float+0x214>
 8011028:	2301      	movs	r3, #1
 801102a:	465a      	mov	r2, fp
 801102c:	4631      	mov	r1, r6
 801102e:	4628      	mov	r0, r5
 8011030:	47b8      	blx	r7
 8011032:	3001      	adds	r0, #1
 8011034:	f43f aeb0 	beq.w	8010d98 <_printf_float+0x98>
 8011038:	f108 0801 	add.w	r8, r8, #1
 801103c:	e7ec      	b.n	8011018 <_printf_float+0x318>
 801103e:	4642      	mov	r2, r8
 8011040:	4631      	mov	r1, r6
 8011042:	4628      	mov	r0, r5
 8011044:	47b8      	blx	r7
 8011046:	3001      	adds	r0, #1
 8011048:	d1c1      	bne.n	8010fce <_printf_float+0x2ce>
 801104a:	e6a5      	b.n	8010d98 <_printf_float+0x98>
 801104c:	2301      	movs	r3, #1
 801104e:	4631      	mov	r1, r6
 8011050:	4628      	mov	r0, r5
 8011052:	9206      	str	r2, [sp, #24]
 8011054:	47b8      	blx	r7
 8011056:	3001      	adds	r0, #1
 8011058:	f43f ae9e 	beq.w	8010d98 <_printf_float+0x98>
 801105c:	9b07      	ldr	r3, [sp, #28]
 801105e:	9a06      	ldr	r2, [sp, #24]
 8011060:	3301      	adds	r3, #1
 8011062:	9307      	str	r3, [sp, #28]
 8011064:	e7b9      	b.n	8010fda <_printf_float+0x2da>
 8011066:	9b05      	ldr	r3, [sp, #20]
 8011068:	465a      	mov	r2, fp
 801106a:	4631      	mov	r1, r6
 801106c:	4628      	mov	r0, r5
 801106e:	47b8      	blx	r7
 8011070:	3001      	adds	r0, #1
 8011072:	d1bf      	bne.n	8010ff4 <_printf_float+0x2f4>
 8011074:	e690      	b.n	8010d98 <_printf_float+0x98>
 8011076:	9a06      	ldr	r2, [sp, #24]
 8011078:	464b      	mov	r3, r9
 801107a:	4442      	add	r2, r8
 801107c:	4631      	mov	r1, r6
 801107e:	4628      	mov	r0, r5
 8011080:	47b8      	blx	r7
 8011082:	3001      	adds	r0, #1
 8011084:	d1c2      	bne.n	801100c <_printf_float+0x30c>
 8011086:	e687      	b.n	8010d98 <_printf_float+0x98>
 8011088:	f8dd 9028 	ldr.w	r9, [sp, #40]	@ 0x28
 801108c:	f1b9 0f01 	cmp.w	r9, #1
 8011090:	dc01      	bgt.n	8011096 <_printf_float+0x396>
 8011092:	07db      	lsls	r3, r3, #31
 8011094:	d536      	bpl.n	8011104 <_printf_float+0x404>
 8011096:	2301      	movs	r3, #1
 8011098:	4642      	mov	r2, r8
 801109a:	4631      	mov	r1, r6
 801109c:	4628      	mov	r0, r5
 801109e:	47b8      	blx	r7
 80110a0:	3001      	adds	r0, #1
 80110a2:	f43f ae79 	beq.w	8010d98 <_printf_float+0x98>
 80110a6:	9b05      	ldr	r3, [sp, #20]
 80110a8:	465a      	mov	r2, fp
 80110aa:	4631      	mov	r1, r6
 80110ac:	4628      	mov	r0, r5
 80110ae:	47b8      	blx	r7
 80110b0:	3001      	adds	r0, #1
 80110b2:	f43f ae71 	beq.w	8010d98 <_printf_float+0x98>
 80110b6:	ed94 7b12 	vldr	d7, [r4, #72]	@ 0x48
 80110ba:	eeb5 7b40 	vcmp.f64	d7, #0.0
 80110be:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80110c2:	f109 39ff 	add.w	r9, r9, #4294967295
 80110c6:	d018      	beq.n	80110fa <_printf_float+0x3fa>
 80110c8:	464b      	mov	r3, r9
 80110ca:	f108 0201 	add.w	r2, r8, #1
 80110ce:	4631      	mov	r1, r6
 80110d0:	4628      	mov	r0, r5
 80110d2:	47b8      	blx	r7
 80110d4:	3001      	adds	r0, #1
 80110d6:	d10c      	bne.n	80110f2 <_printf_float+0x3f2>
 80110d8:	e65e      	b.n	8010d98 <_printf_float+0x98>
 80110da:	2301      	movs	r3, #1
 80110dc:	465a      	mov	r2, fp
 80110de:	4631      	mov	r1, r6
 80110e0:	4628      	mov	r0, r5
 80110e2:	47b8      	blx	r7
 80110e4:	3001      	adds	r0, #1
 80110e6:	f43f ae57 	beq.w	8010d98 <_printf_float+0x98>
 80110ea:	f108 0801 	add.w	r8, r8, #1
 80110ee:	45c8      	cmp	r8, r9
 80110f0:	dbf3      	blt.n	80110da <_printf_float+0x3da>
 80110f2:	4653      	mov	r3, sl
 80110f4:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 80110f8:	e6dc      	b.n	8010eb4 <_printf_float+0x1b4>
 80110fa:	f04f 0800 	mov.w	r8, #0
 80110fe:	f104 0b1a 	add.w	fp, r4, #26
 8011102:	e7f4      	b.n	80110ee <_printf_float+0x3ee>
 8011104:	2301      	movs	r3, #1
 8011106:	4642      	mov	r2, r8
 8011108:	e7e1      	b.n	80110ce <_printf_float+0x3ce>
 801110a:	2301      	movs	r3, #1
 801110c:	464a      	mov	r2, r9
 801110e:	4631      	mov	r1, r6
 8011110:	4628      	mov	r0, r5
 8011112:	47b8      	blx	r7
 8011114:	3001      	adds	r0, #1
 8011116:	f43f ae3f 	beq.w	8010d98 <_printf_float+0x98>
 801111a:	f108 0801 	add.w	r8, r8, #1
 801111e:	68e3      	ldr	r3, [r4, #12]
 8011120:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8011122:	1a5b      	subs	r3, r3, r1
 8011124:	4543      	cmp	r3, r8
 8011126:	dcf0      	bgt.n	801110a <_printf_float+0x40a>
 8011128:	e6f8      	b.n	8010f1c <_printf_float+0x21c>
 801112a:	f04f 0800 	mov.w	r8, #0
 801112e:	f104 0919 	add.w	r9, r4, #25
 8011132:	e7f4      	b.n	801111e <_printf_float+0x41e>

08011134 <_printf_common>:
 8011134:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8011138:	4616      	mov	r6, r2
 801113a:	4698      	mov	r8, r3
 801113c:	688a      	ldr	r2, [r1, #8]
 801113e:	690b      	ldr	r3, [r1, #16]
 8011140:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8011144:	4293      	cmp	r3, r2
 8011146:	bfb8      	it	lt
 8011148:	4613      	movlt	r3, r2
 801114a:	6033      	str	r3, [r6, #0]
 801114c:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8011150:	4607      	mov	r7, r0
 8011152:	460c      	mov	r4, r1
 8011154:	b10a      	cbz	r2, 801115a <_printf_common+0x26>
 8011156:	3301      	adds	r3, #1
 8011158:	6033      	str	r3, [r6, #0]
 801115a:	6823      	ldr	r3, [r4, #0]
 801115c:	0699      	lsls	r1, r3, #26
 801115e:	bf42      	ittt	mi
 8011160:	6833      	ldrmi	r3, [r6, #0]
 8011162:	3302      	addmi	r3, #2
 8011164:	6033      	strmi	r3, [r6, #0]
 8011166:	6825      	ldr	r5, [r4, #0]
 8011168:	f015 0506 	ands.w	r5, r5, #6
 801116c:	d106      	bne.n	801117c <_printf_common+0x48>
 801116e:	f104 0a19 	add.w	sl, r4, #25
 8011172:	68e3      	ldr	r3, [r4, #12]
 8011174:	6832      	ldr	r2, [r6, #0]
 8011176:	1a9b      	subs	r3, r3, r2
 8011178:	42ab      	cmp	r3, r5
 801117a:	dc26      	bgt.n	80111ca <_printf_common+0x96>
 801117c:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8011180:	6822      	ldr	r2, [r4, #0]
 8011182:	3b00      	subs	r3, #0
 8011184:	bf18      	it	ne
 8011186:	2301      	movne	r3, #1
 8011188:	0692      	lsls	r2, r2, #26
 801118a:	d42b      	bmi.n	80111e4 <_printf_common+0xb0>
 801118c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8011190:	4641      	mov	r1, r8
 8011192:	4638      	mov	r0, r7
 8011194:	47c8      	blx	r9
 8011196:	3001      	adds	r0, #1
 8011198:	d01e      	beq.n	80111d8 <_printf_common+0xa4>
 801119a:	6823      	ldr	r3, [r4, #0]
 801119c:	6922      	ldr	r2, [r4, #16]
 801119e:	f003 0306 	and.w	r3, r3, #6
 80111a2:	2b04      	cmp	r3, #4
 80111a4:	bf02      	ittt	eq
 80111a6:	68e5      	ldreq	r5, [r4, #12]
 80111a8:	6833      	ldreq	r3, [r6, #0]
 80111aa:	1aed      	subeq	r5, r5, r3
 80111ac:	68a3      	ldr	r3, [r4, #8]
 80111ae:	bf0c      	ite	eq
 80111b0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80111b4:	2500      	movne	r5, #0
 80111b6:	4293      	cmp	r3, r2
 80111b8:	bfc4      	itt	gt
 80111ba:	1a9b      	subgt	r3, r3, r2
 80111bc:	18ed      	addgt	r5, r5, r3
 80111be:	2600      	movs	r6, #0
 80111c0:	341a      	adds	r4, #26
 80111c2:	42b5      	cmp	r5, r6
 80111c4:	d11a      	bne.n	80111fc <_printf_common+0xc8>
 80111c6:	2000      	movs	r0, #0
 80111c8:	e008      	b.n	80111dc <_printf_common+0xa8>
 80111ca:	2301      	movs	r3, #1
 80111cc:	4652      	mov	r2, sl
 80111ce:	4641      	mov	r1, r8
 80111d0:	4638      	mov	r0, r7
 80111d2:	47c8      	blx	r9
 80111d4:	3001      	adds	r0, #1
 80111d6:	d103      	bne.n	80111e0 <_printf_common+0xac>
 80111d8:	f04f 30ff 	mov.w	r0, #4294967295
 80111dc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80111e0:	3501      	adds	r5, #1
 80111e2:	e7c6      	b.n	8011172 <_printf_common+0x3e>
 80111e4:	18e1      	adds	r1, r4, r3
 80111e6:	1c5a      	adds	r2, r3, #1
 80111e8:	2030      	movs	r0, #48	@ 0x30
 80111ea:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80111ee:	4422      	add	r2, r4
 80111f0:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80111f4:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80111f8:	3302      	adds	r3, #2
 80111fa:	e7c7      	b.n	801118c <_printf_common+0x58>
 80111fc:	2301      	movs	r3, #1
 80111fe:	4622      	mov	r2, r4
 8011200:	4641      	mov	r1, r8
 8011202:	4638      	mov	r0, r7
 8011204:	47c8      	blx	r9
 8011206:	3001      	adds	r0, #1
 8011208:	d0e6      	beq.n	80111d8 <_printf_common+0xa4>
 801120a:	3601      	adds	r6, #1
 801120c:	e7d9      	b.n	80111c2 <_printf_common+0x8e>
	...

08011210 <_printf_i>:
 8011210:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8011214:	7e0f      	ldrb	r7, [r1, #24]
 8011216:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8011218:	2f78      	cmp	r7, #120	@ 0x78
 801121a:	4691      	mov	r9, r2
 801121c:	4680      	mov	r8, r0
 801121e:	460c      	mov	r4, r1
 8011220:	469a      	mov	sl, r3
 8011222:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8011226:	d807      	bhi.n	8011238 <_printf_i+0x28>
 8011228:	2f62      	cmp	r7, #98	@ 0x62
 801122a:	d80a      	bhi.n	8011242 <_printf_i+0x32>
 801122c:	2f00      	cmp	r7, #0
 801122e:	f000 80d1 	beq.w	80113d4 <_printf_i+0x1c4>
 8011232:	2f58      	cmp	r7, #88	@ 0x58
 8011234:	f000 80b8 	beq.w	80113a8 <_printf_i+0x198>
 8011238:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 801123c:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8011240:	e03a      	b.n	80112b8 <_printf_i+0xa8>
 8011242:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8011246:	2b15      	cmp	r3, #21
 8011248:	d8f6      	bhi.n	8011238 <_printf_i+0x28>
 801124a:	a101      	add	r1, pc, #4	@ (adr r1, 8011250 <_printf_i+0x40>)
 801124c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8011250:	080112a9 	.word	0x080112a9
 8011254:	080112bd 	.word	0x080112bd
 8011258:	08011239 	.word	0x08011239
 801125c:	08011239 	.word	0x08011239
 8011260:	08011239 	.word	0x08011239
 8011264:	08011239 	.word	0x08011239
 8011268:	080112bd 	.word	0x080112bd
 801126c:	08011239 	.word	0x08011239
 8011270:	08011239 	.word	0x08011239
 8011274:	08011239 	.word	0x08011239
 8011278:	08011239 	.word	0x08011239
 801127c:	080113bb 	.word	0x080113bb
 8011280:	080112e7 	.word	0x080112e7
 8011284:	08011375 	.word	0x08011375
 8011288:	08011239 	.word	0x08011239
 801128c:	08011239 	.word	0x08011239
 8011290:	080113dd 	.word	0x080113dd
 8011294:	08011239 	.word	0x08011239
 8011298:	080112e7 	.word	0x080112e7
 801129c:	08011239 	.word	0x08011239
 80112a0:	08011239 	.word	0x08011239
 80112a4:	0801137d 	.word	0x0801137d
 80112a8:	6833      	ldr	r3, [r6, #0]
 80112aa:	1d1a      	adds	r2, r3, #4
 80112ac:	681b      	ldr	r3, [r3, #0]
 80112ae:	6032      	str	r2, [r6, #0]
 80112b0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80112b4:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80112b8:	2301      	movs	r3, #1
 80112ba:	e09c      	b.n	80113f6 <_printf_i+0x1e6>
 80112bc:	6833      	ldr	r3, [r6, #0]
 80112be:	6820      	ldr	r0, [r4, #0]
 80112c0:	1d19      	adds	r1, r3, #4
 80112c2:	6031      	str	r1, [r6, #0]
 80112c4:	0606      	lsls	r6, r0, #24
 80112c6:	d501      	bpl.n	80112cc <_printf_i+0xbc>
 80112c8:	681d      	ldr	r5, [r3, #0]
 80112ca:	e003      	b.n	80112d4 <_printf_i+0xc4>
 80112cc:	0645      	lsls	r5, r0, #25
 80112ce:	d5fb      	bpl.n	80112c8 <_printf_i+0xb8>
 80112d0:	f9b3 5000 	ldrsh.w	r5, [r3]
 80112d4:	2d00      	cmp	r5, #0
 80112d6:	da03      	bge.n	80112e0 <_printf_i+0xd0>
 80112d8:	232d      	movs	r3, #45	@ 0x2d
 80112da:	426d      	negs	r5, r5
 80112dc:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80112e0:	4858      	ldr	r0, [pc, #352]	@ (8011444 <_printf_i+0x234>)
 80112e2:	230a      	movs	r3, #10
 80112e4:	e011      	b.n	801130a <_printf_i+0xfa>
 80112e6:	6821      	ldr	r1, [r4, #0]
 80112e8:	6833      	ldr	r3, [r6, #0]
 80112ea:	0608      	lsls	r0, r1, #24
 80112ec:	f853 5b04 	ldr.w	r5, [r3], #4
 80112f0:	d402      	bmi.n	80112f8 <_printf_i+0xe8>
 80112f2:	0649      	lsls	r1, r1, #25
 80112f4:	bf48      	it	mi
 80112f6:	b2ad      	uxthmi	r5, r5
 80112f8:	2f6f      	cmp	r7, #111	@ 0x6f
 80112fa:	4852      	ldr	r0, [pc, #328]	@ (8011444 <_printf_i+0x234>)
 80112fc:	6033      	str	r3, [r6, #0]
 80112fe:	bf14      	ite	ne
 8011300:	230a      	movne	r3, #10
 8011302:	2308      	moveq	r3, #8
 8011304:	2100      	movs	r1, #0
 8011306:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 801130a:	6866      	ldr	r6, [r4, #4]
 801130c:	60a6      	str	r6, [r4, #8]
 801130e:	2e00      	cmp	r6, #0
 8011310:	db05      	blt.n	801131e <_printf_i+0x10e>
 8011312:	6821      	ldr	r1, [r4, #0]
 8011314:	432e      	orrs	r6, r5
 8011316:	f021 0104 	bic.w	r1, r1, #4
 801131a:	6021      	str	r1, [r4, #0]
 801131c:	d04b      	beq.n	80113b6 <_printf_i+0x1a6>
 801131e:	4616      	mov	r6, r2
 8011320:	fbb5 f1f3 	udiv	r1, r5, r3
 8011324:	fb03 5711 	mls	r7, r3, r1, r5
 8011328:	5dc7      	ldrb	r7, [r0, r7]
 801132a:	f806 7d01 	strb.w	r7, [r6, #-1]!
 801132e:	462f      	mov	r7, r5
 8011330:	42bb      	cmp	r3, r7
 8011332:	460d      	mov	r5, r1
 8011334:	d9f4      	bls.n	8011320 <_printf_i+0x110>
 8011336:	2b08      	cmp	r3, #8
 8011338:	d10b      	bne.n	8011352 <_printf_i+0x142>
 801133a:	6823      	ldr	r3, [r4, #0]
 801133c:	07df      	lsls	r7, r3, #31
 801133e:	d508      	bpl.n	8011352 <_printf_i+0x142>
 8011340:	6923      	ldr	r3, [r4, #16]
 8011342:	6861      	ldr	r1, [r4, #4]
 8011344:	4299      	cmp	r1, r3
 8011346:	bfde      	ittt	le
 8011348:	2330      	movle	r3, #48	@ 0x30
 801134a:	f806 3c01 	strble.w	r3, [r6, #-1]
 801134e:	f106 36ff 	addle.w	r6, r6, #4294967295
 8011352:	1b92      	subs	r2, r2, r6
 8011354:	6122      	str	r2, [r4, #16]
 8011356:	f8cd a000 	str.w	sl, [sp]
 801135a:	464b      	mov	r3, r9
 801135c:	aa03      	add	r2, sp, #12
 801135e:	4621      	mov	r1, r4
 8011360:	4640      	mov	r0, r8
 8011362:	f7ff fee7 	bl	8011134 <_printf_common>
 8011366:	3001      	adds	r0, #1
 8011368:	d14a      	bne.n	8011400 <_printf_i+0x1f0>
 801136a:	f04f 30ff 	mov.w	r0, #4294967295
 801136e:	b004      	add	sp, #16
 8011370:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8011374:	6823      	ldr	r3, [r4, #0]
 8011376:	f043 0320 	orr.w	r3, r3, #32
 801137a:	6023      	str	r3, [r4, #0]
 801137c:	4832      	ldr	r0, [pc, #200]	@ (8011448 <_printf_i+0x238>)
 801137e:	2778      	movs	r7, #120	@ 0x78
 8011380:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8011384:	6823      	ldr	r3, [r4, #0]
 8011386:	6831      	ldr	r1, [r6, #0]
 8011388:	061f      	lsls	r7, r3, #24
 801138a:	f851 5b04 	ldr.w	r5, [r1], #4
 801138e:	d402      	bmi.n	8011396 <_printf_i+0x186>
 8011390:	065f      	lsls	r7, r3, #25
 8011392:	bf48      	it	mi
 8011394:	b2ad      	uxthmi	r5, r5
 8011396:	6031      	str	r1, [r6, #0]
 8011398:	07d9      	lsls	r1, r3, #31
 801139a:	bf44      	itt	mi
 801139c:	f043 0320 	orrmi.w	r3, r3, #32
 80113a0:	6023      	strmi	r3, [r4, #0]
 80113a2:	b11d      	cbz	r5, 80113ac <_printf_i+0x19c>
 80113a4:	2310      	movs	r3, #16
 80113a6:	e7ad      	b.n	8011304 <_printf_i+0xf4>
 80113a8:	4826      	ldr	r0, [pc, #152]	@ (8011444 <_printf_i+0x234>)
 80113aa:	e7e9      	b.n	8011380 <_printf_i+0x170>
 80113ac:	6823      	ldr	r3, [r4, #0]
 80113ae:	f023 0320 	bic.w	r3, r3, #32
 80113b2:	6023      	str	r3, [r4, #0]
 80113b4:	e7f6      	b.n	80113a4 <_printf_i+0x194>
 80113b6:	4616      	mov	r6, r2
 80113b8:	e7bd      	b.n	8011336 <_printf_i+0x126>
 80113ba:	6833      	ldr	r3, [r6, #0]
 80113bc:	6825      	ldr	r5, [r4, #0]
 80113be:	6961      	ldr	r1, [r4, #20]
 80113c0:	1d18      	adds	r0, r3, #4
 80113c2:	6030      	str	r0, [r6, #0]
 80113c4:	062e      	lsls	r6, r5, #24
 80113c6:	681b      	ldr	r3, [r3, #0]
 80113c8:	d501      	bpl.n	80113ce <_printf_i+0x1be>
 80113ca:	6019      	str	r1, [r3, #0]
 80113cc:	e002      	b.n	80113d4 <_printf_i+0x1c4>
 80113ce:	0668      	lsls	r0, r5, #25
 80113d0:	d5fb      	bpl.n	80113ca <_printf_i+0x1ba>
 80113d2:	8019      	strh	r1, [r3, #0]
 80113d4:	2300      	movs	r3, #0
 80113d6:	6123      	str	r3, [r4, #16]
 80113d8:	4616      	mov	r6, r2
 80113da:	e7bc      	b.n	8011356 <_printf_i+0x146>
 80113dc:	6833      	ldr	r3, [r6, #0]
 80113de:	1d1a      	adds	r2, r3, #4
 80113e0:	6032      	str	r2, [r6, #0]
 80113e2:	681e      	ldr	r6, [r3, #0]
 80113e4:	6862      	ldr	r2, [r4, #4]
 80113e6:	2100      	movs	r1, #0
 80113e8:	4630      	mov	r0, r6
 80113ea:	f7ee ff79 	bl	80002e0 <memchr>
 80113ee:	b108      	cbz	r0, 80113f4 <_printf_i+0x1e4>
 80113f0:	1b80      	subs	r0, r0, r6
 80113f2:	6060      	str	r0, [r4, #4]
 80113f4:	6863      	ldr	r3, [r4, #4]
 80113f6:	6123      	str	r3, [r4, #16]
 80113f8:	2300      	movs	r3, #0
 80113fa:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80113fe:	e7aa      	b.n	8011356 <_printf_i+0x146>
 8011400:	6923      	ldr	r3, [r4, #16]
 8011402:	4632      	mov	r2, r6
 8011404:	4649      	mov	r1, r9
 8011406:	4640      	mov	r0, r8
 8011408:	47d0      	blx	sl
 801140a:	3001      	adds	r0, #1
 801140c:	d0ad      	beq.n	801136a <_printf_i+0x15a>
 801140e:	6823      	ldr	r3, [r4, #0]
 8011410:	079b      	lsls	r3, r3, #30
 8011412:	d413      	bmi.n	801143c <_printf_i+0x22c>
 8011414:	68e0      	ldr	r0, [r4, #12]
 8011416:	9b03      	ldr	r3, [sp, #12]
 8011418:	4298      	cmp	r0, r3
 801141a:	bfb8      	it	lt
 801141c:	4618      	movlt	r0, r3
 801141e:	e7a6      	b.n	801136e <_printf_i+0x15e>
 8011420:	2301      	movs	r3, #1
 8011422:	4632      	mov	r2, r6
 8011424:	4649      	mov	r1, r9
 8011426:	4640      	mov	r0, r8
 8011428:	47d0      	blx	sl
 801142a:	3001      	adds	r0, #1
 801142c:	d09d      	beq.n	801136a <_printf_i+0x15a>
 801142e:	3501      	adds	r5, #1
 8011430:	68e3      	ldr	r3, [r4, #12]
 8011432:	9903      	ldr	r1, [sp, #12]
 8011434:	1a5b      	subs	r3, r3, r1
 8011436:	42ab      	cmp	r3, r5
 8011438:	dcf2      	bgt.n	8011420 <_printf_i+0x210>
 801143a:	e7eb      	b.n	8011414 <_printf_i+0x204>
 801143c:	2500      	movs	r5, #0
 801143e:	f104 0619 	add.w	r6, r4, #25
 8011442:	e7f5      	b.n	8011430 <_printf_i+0x220>
 8011444:	08014729 	.word	0x08014729
 8011448:	0801473a 	.word	0x0801473a

0801144c <std>:
 801144c:	2300      	movs	r3, #0
 801144e:	b510      	push	{r4, lr}
 8011450:	4604      	mov	r4, r0
 8011452:	e9c0 3300 	strd	r3, r3, [r0]
 8011456:	e9c0 3304 	strd	r3, r3, [r0, #16]
 801145a:	6083      	str	r3, [r0, #8]
 801145c:	8181      	strh	r1, [r0, #12]
 801145e:	6643      	str	r3, [r0, #100]	@ 0x64
 8011460:	81c2      	strh	r2, [r0, #14]
 8011462:	6183      	str	r3, [r0, #24]
 8011464:	4619      	mov	r1, r3
 8011466:	2208      	movs	r2, #8
 8011468:	305c      	adds	r0, #92	@ 0x5c
 801146a:	f000 fa7f 	bl	801196c <memset>
 801146e:	4b0d      	ldr	r3, [pc, #52]	@ (80114a4 <std+0x58>)
 8011470:	6263      	str	r3, [r4, #36]	@ 0x24
 8011472:	4b0d      	ldr	r3, [pc, #52]	@ (80114a8 <std+0x5c>)
 8011474:	62a3      	str	r3, [r4, #40]	@ 0x28
 8011476:	4b0d      	ldr	r3, [pc, #52]	@ (80114ac <std+0x60>)
 8011478:	62e3      	str	r3, [r4, #44]	@ 0x2c
 801147a:	4b0d      	ldr	r3, [pc, #52]	@ (80114b0 <std+0x64>)
 801147c:	6323      	str	r3, [r4, #48]	@ 0x30
 801147e:	4b0d      	ldr	r3, [pc, #52]	@ (80114b4 <std+0x68>)
 8011480:	6224      	str	r4, [r4, #32]
 8011482:	429c      	cmp	r4, r3
 8011484:	d006      	beq.n	8011494 <std+0x48>
 8011486:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 801148a:	4294      	cmp	r4, r2
 801148c:	d002      	beq.n	8011494 <std+0x48>
 801148e:	33d0      	adds	r3, #208	@ 0xd0
 8011490:	429c      	cmp	r4, r3
 8011492:	d105      	bne.n	80114a0 <std+0x54>
 8011494:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8011498:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801149c:	f000 bb16 	b.w	8011acc <__retarget_lock_init_recursive>
 80114a0:	bd10      	pop	{r4, pc}
 80114a2:	bf00      	nop
 80114a4:	080117b9 	.word	0x080117b9
 80114a8:	080117df 	.word	0x080117df
 80114ac:	08011817 	.word	0x08011817
 80114b0:	0801183b 	.word	0x0801183b
 80114b4:	24000914 	.word	0x24000914

080114b8 <stdio_exit_handler>:
 80114b8:	4a02      	ldr	r2, [pc, #8]	@ (80114c4 <stdio_exit_handler+0xc>)
 80114ba:	4903      	ldr	r1, [pc, #12]	@ (80114c8 <stdio_exit_handler+0x10>)
 80114bc:	4803      	ldr	r0, [pc, #12]	@ (80114cc <stdio_exit_handler+0x14>)
 80114be:	f000 b869 	b.w	8011594 <_fwalk_sglue>
 80114c2:	bf00      	nop
 80114c4:	2400005c 	.word	0x2400005c
 80114c8:	08013b19 	.word	0x08013b19
 80114cc:	240001d8 	.word	0x240001d8

080114d0 <cleanup_stdio>:
 80114d0:	6841      	ldr	r1, [r0, #4]
 80114d2:	4b0c      	ldr	r3, [pc, #48]	@ (8011504 <cleanup_stdio+0x34>)
 80114d4:	4299      	cmp	r1, r3
 80114d6:	b510      	push	{r4, lr}
 80114d8:	4604      	mov	r4, r0
 80114da:	d001      	beq.n	80114e0 <cleanup_stdio+0x10>
 80114dc:	f002 fb1c 	bl	8013b18 <_fflush_r>
 80114e0:	68a1      	ldr	r1, [r4, #8]
 80114e2:	4b09      	ldr	r3, [pc, #36]	@ (8011508 <cleanup_stdio+0x38>)
 80114e4:	4299      	cmp	r1, r3
 80114e6:	d002      	beq.n	80114ee <cleanup_stdio+0x1e>
 80114e8:	4620      	mov	r0, r4
 80114ea:	f002 fb15 	bl	8013b18 <_fflush_r>
 80114ee:	68e1      	ldr	r1, [r4, #12]
 80114f0:	4b06      	ldr	r3, [pc, #24]	@ (801150c <cleanup_stdio+0x3c>)
 80114f2:	4299      	cmp	r1, r3
 80114f4:	d004      	beq.n	8011500 <cleanup_stdio+0x30>
 80114f6:	4620      	mov	r0, r4
 80114f8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80114fc:	f002 bb0c 	b.w	8013b18 <_fflush_r>
 8011500:	bd10      	pop	{r4, pc}
 8011502:	bf00      	nop
 8011504:	24000914 	.word	0x24000914
 8011508:	2400097c 	.word	0x2400097c
 801150c:	240009e4 	.word	0x240009e4

08011510 <global_stdio_init.part.0>:
 8011510:	b510      	push	{r4, lr}
 8011512:	4b0b      	ldr	r3, [pc, #44]	@ (8011540 <global_stdio_init.part.0+0x30>)
 8011514:	4c0b      	ldr	r4, [pc, #44]	@ (8011544 <global_stdio_init.part.0+0x34>)
 8011516:	4a0c      	ldr	r2, [pc, #48]	@ (8011548 <global_stdio_init.part.0+0x38>)
 8011518:	601a      	str	r2, [r3, #0]
 801151a:	4620      	mov	r0, r4
 801151c:	2200      	movs	r2, #0
 801151e:	2104      	movs	r1, #4
 8011520:	f7ff ff94 	bl	801144c <std>
 8011524:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8011528:	2201      	movs	r2, #1
 801152a:	2109      	movs	r1, #9
 801152c:	f7ff ff8e 	bl	801144c <std>
 8011530:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8011534:	2202      	movs	r2, #2
 8011536:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801153a:	2112      	movs	r1, #18
 801153c:	f7ff bf86 	b.w	801144c <std>
 8011540:	24000a4c 	.word	0x24000a4c
 8011544:	24000914 	.word	0x24000914
 8011548:	080114b9 	.word	0x080114b9

0801154c <__sfp_lock_acquire>:
 801154c:	4801      	ldr	r0, [pc, #4]	@ (8011554 <__sfp_lock_acquire+0x8>)
 801154e:	f000 babe 	b.w	8011ace <__retarget_lock_acquire_recursive>
 8011552:	bf00      	nop
 8011554:	24000a55 	.word	0x24000a55

08011558 <__sfp_lock_release>:
 8011558:	4801      	ldr	r0, [pc, #4]	@ (8011560 <__sfp_lock_release+0x8>)
 801155a:	f000 bab9 	b.w	8011ad0 <__retarget_lock_release_recursive>
 801155e:	bf00      	nop
 8011560:	24000a55 	.word	0x24000a55

08011564 <__sinit>:
 8011564:	b510      	push	{r4, lr}
 8011566:	4604      	mov	r4, r0
 8011568:	f7ff fff0 	bl	801154c <__sfp_lock_acquire>
 801156c:	6a23      	ldr	r3, [r4, #32]
 801156e:	b11b      	cbz	r3, 8011578 <__sinit+0x14>
 8011570:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8011574:	f7ff bff0 	b.w	8011558 <__sfp_lock_release>
 8011578:	4b04      	ldr	r3, [pc, #16]	@ (801158c <__sinit+0x28>)
 801157a:	6223      	str	r3, [r4, #32]
 801157c:	4b04      	ldr	r3, [pc, #16]	@ (8011590 <__sinit+0x2c>)
 801157e:	681b      	ldr	r3, [r3, #0]
 8011580:	2b00      	cmp	r3, #0
 8011582:	d1f5      	bne.n	8011570 <__sinit+0xc>
 8011584:	f7ff ffc4 	bl	8011510 <global_stdio_init.part.0>
 8011588:	e7f2      	b.n	8011570 <__sinit+0xc>
 801158a:	bf00      	nop
 801158c:	080114d1 	.word	0x080114d1
 8011590:	24000a4c 	.word	0x24000a4c

08011594 <_fwalk_sglue>:
 8011594:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8011598:	4607      	mov	r7, r0
 801159a:	4688      	mov	r8, r1
 801159c:	4614      	mov	r4, r2
 801159e:	2600      	movs	r6, #0
 80115a0:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80115a4:	f1b9 0901 	subs.w	r9, r9, #1
 80115a8:	d505      	bpl.n	80115b6 <_fwalk_sglue+0x22>
 80115aa:	6824      	ldr	r4, [r4, #0]
 80115ac:	2c00      	cmp	r4, #0
 80115ae:	d1f7      	bne.n	80115a0 <_fwalk_sglue+0xc>
 80115b0:	4630      	mov	r0, r6
 80115b2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80115b6:	89ab      	ldrh	r3, [r5, #12]
 80115b8:	2b01      	cmp	r3, #1
 80115ba:	d907      	bls.n	80115cc <_fwalk_sglue+0x38>
 80115bc:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80115c0:	3301      	adds	r3, #1
 80115c2:	d003      	beq.n	80115cc <_fwalk_sglue+0x38>
 80115c4:	4629      	mov	r1, r5
 80115c6:	4638      	mov	r0, r7
 80115c8:	47c0      	blx	r8
 80115ca:	4306      	orrs	r6, r0
 80115cc:	3568      	adds	r5, #104	@ 0x68
 80115ce:	e7e9      	b.n	80115a4 <_fwalk_sglue+0x10>

080115d0 <iprintf>:
 80115d0:	b40f      	push	{r0, r1, r2, r3}
 80115d2:	b507      	push	{r0, r1, r2, lr}
 80115d4:	4906      	ldr	r1, [pc, #24]	@ (80115f0 <iprintf+0x20>)
 80115d6:	ab04      	add	r3, sp, #16
 80115d8:	6808      	ldr	r0, [r1, #0]
 80115da:	f853 2b04 	ldr.w	r2, [r3], #4
 80115de:	6881      	ldr	r1, [r0, #8]
 80115e0:	9301      	str	r3, [sp, #4]
 80115e2:	f001 ffaf 	bl	8013544 <_vfiprintf_r>
 80115e6:	b003      	add	sp, #12
 80115e8:	f85d eb04 	ldr.w	lr, [sp], #4
 80115ec:	b004      	add	sp, #16
 80115ee:	4770      	bx	lr
 80115f0:	240001d4 	.word	0x240001d4

080115f4 <_puts_r>:
 80115f4:	6a03      	ldr	r3, [r0, #32]
 80115f6:	b570      	push	{r4, r5, r6, lr}
 80115f8:	6884      	ldr	r4, [r0, #8]
 80115fa:	4605      	mov	r5, r0
 80115fc:	460e      	mov	r6, r1
 80115fe:	b90b      	cbnz	r3, 8011604 <_puts_r+0x10>
 8011600:	f7ff ffb0 	bl	8011564 <__sinit>
 8011604:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8011606:	07db      	lsls	r3, r3, #31
 8011608:	d405      	bmi.n	8011616 <_puts_r+0x22>
 801160a:	89a3      	ldrh	r3, [r4, #12]
 801160c:	0598      	lsls	r0, r3, #22
 801160e:	d402      	bmi.n	8011616 <_puts_r+0x22>
 8011610:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8011612:	f000 fa5c 	bl	8011ace <__retarget_lock_acquire_recursive>
 8011616:	89a3      	ldrh	r3, [r4, #12]
 8011618:	0719      	lsls	r1, r3, #28
 801161a:	d502      	bpl.n	8011622 <_puts_r+0x2e>
 801161c:	6923      	ldr	r3, [r4, #16]
 801161e:	2b00      	cmp	r3, #0
 8011620:	d135      	bne.n	801168e <_puts_r+0x9a>
 8011622:	4621      	mov	r1, r4
 8011624:	4628      	mov	r0, r5
 8011626:	f000 f94b 	bl	80118c0 <__swsetup_r>
 801162a:	b380      	cbz	r0, 801168e <_puts_r+0x9a>
 801162c:	f04f 35ff 	mov.w	r5, #4294967295
 8011630:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8011632:	07da      	lsls	r2, r3, #31
 8011634:	d405      	bmi.n	8011642 <_puts_r+0x4e>
 8011636:	89a3      	ldrh	r3, [r4, #12]
 8011638:	059b      	lsls	r3, r3, #22
 801163a:	d402      	bmi.n	8011642 <_puts_r+0x4e>
 801163c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801163e:	f000 fa47 	bl	8011ad0 <__retarget_lock_release_recursive>
 8011642:	4628      	mov	r0, r5
 8011644:	bd70      	pop	{r4, r5, r6, pc}
 8011646:	2b00      	cmp	r3, #0
 8011648:	da04      	bge.n	8011654 <_puts_r+0x60>
 801164a:	69a2      	ldr	r2, [r4, #24]
 801164c:	429a      	cmp	r2, r3
 801164e:	dc17      	bgt.n	8011680 <_puts_r+0x8c>
 8011650:	290a      	cmp	r1, #10
 8011652:	d015      	beq.n	8011680 <_puts_r+0x8c>
 8011654:	6823      	ldr	r3, [r4, #0]
 8011656:	1c5a      	adds	r2, r3, #1
 8011658:	6022      	str	r2, [r4, #0]
 801165a:	7019      	strb	r1, [r3, #0]
 801165c:	68a3      	ldr	r3, [r4, #8]
 801165e:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8011662:	3b01      	subs	r3, #1
 8011664:	60a3      	str	r3, [r4, #8]
 8011666:	2900      	cmp	r1, #0
 8011668:	d1ed      	bne.n	8011646 <_puts_r+0x52>
 801166a:	2b00      	cmp	r3, #0
 801166c:	da11      	bge.n	8011692 <_puts_r+0x9e>
 801166e:	4622      	mov	r2, r4
 8011670:	210a      	movs	r1, #10
 8011672:	4628      	mov	r0, r5
 8011674:	f000 f8e5 	bl	8011842 <__swbuf_r>
 8011678:	3001      	adds	r0, #1
 801167a:	d0d7      	beq.n	801162c <_puts_r+0x38>
 801167c:	250a      	movs	r5, #10
 801167e:	e7d7      	b.n	8011630 <_puts_r+0x3c>
 8011680:	4622      	mov	r2, r4
 8011682:	4628      	mov	r0, r5
 8011684:	f000 f8dd 	bl	8011842 <__swbuf_r>
 8011688:	3001      	adds	r0, #1
 801168a:	d1e7      	bne.n	801165c <_puts_r+0x68>
 801168c:	e7ce      	b.n	801162c <_puts_r+0x38>
 801168e:	3e01      	subs	r6, #1
 8011690:	e7e4      	b.n	801165c <_puts_r+0x68>
 8011692:	6823      	ldr	r3, [r4, #0]
 8011694:	1c5a      	adds	r2, r3, #1
 8011696:	6022      	str	r2, [r4, #0]
 8011698:	220a      	movs	r2, #10
 801169a:	701a      	strb	r2, [r3, #0]
 801169c:	e7ee      	b.n	801167c <_puts_r+0x88>
	...

080116a0 <puts>:
 80116a0:	4b02      	ldr	r3, [pc, #8]	@ (80116ac <puts+0xc>)
 80116a2:	4601      	mov	r1, r0
 80116a4:	6818      	ldr	r0, [r3, #0]
 80116a6:	f7ff bfa5 	b.w	80115f4 <_puts_r>
 80116aa:	bf00      	nop
 80116ac:	240001d4 	.word	0x240001d4

080116b0 <sniprintf>:
 80116b0:	b40c      	push	{r2, r3}
 80116b2:	b530      	push	{r4, r5, lr}
 80116b4:	4b18      	ldr	r3, [pc, #96]	@ (8011718 <sniprintf+0x68>)
 80116b6:	1e0c      	subs	r4, r1, #0
 80116b8:	681d      	ldr	r5, [r3, #0]
 80116ba:	b09d      	sub	sp, #116	@ 0x74
 80116bc:	da08      	bge.n	80116d0 <sniprintf+0x20>
 80116be:	238b      	movs	r3, #139	@ 0x8b
 80116c0:	602b      	str	r3, [r5, #0]
 80116c2:	f04f 30ff 	mov.w	r0, #4294967295
 80116c6:	b01d      	add	sp, #116	@ 0x74
 80116c8:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80116cc:	b002      	add	sp, #8
 80116ce:	4770      	bx	lr
 80116d0:	f44f 7302 	mov.w	r3, #520	@ 0x208
 80116d4:	f8ad 3014 	strh.w	r3, [sp, #20]
 80116d8:	f04f 0300 	mov.w	r3, #0
 80116dc:	931b      	str	r3, [sp, #108]	@ 0x6c
 80116de:	bf14      	ite	ne
 80116e0:	f104 33ff 	addne.w	r3, r4, #4294967295
 80116e4:	4623      	moveq	r3, r4
 80116e6:	9304      	str	r3, [sp, #16]
 80116e8:	9307      	str	r3, [sp, #28]
 80116ea:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80116ee:	9002      	str	r0, [sp, #8]
 80116f0:	9006      	str	r0, [sp, #24]
 80116f2:	f8ad 3016 	strh.w	r3, [sp, #22]
 80116f6:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 80116f8:	ab21      	add	r3, sp, #132	@ 0x84
 80116fa:	a902      	add	r1, sp, #8
 80116fc:	4628      	mov	r0, r5
 80116fe:	9301      	str	r3, [sp, #4]
 8011700:	f001 fc2a 	bl	8012f58 <_svfiprintf_r>
 8011704:	1c43      	adds	r3, r0, #1
 8011706:	bfbc      	itt	lt
 8011708:	238b      	movlt	r3, #139	@ 0x8b
 801170a:	602b      	strlt	r3, [r5, #0]
 801170c:	2c00      	cmp	r4, #0
 801170e:	d0da      	beq.n	80116c6 <sniprintf+0x16>
 8011710:	9b02      	ldr	r3, [sp, #8]
 8011712:	2200      	movs	r2, #0
 8011714:	701a      	strb	r2, [r3, #0]
 8011716:	e7d6      	b.n	80116c6 <sniprintf+0x16>
 8011718:	240001d4 	.word	0x240001d4

0801171c <siprintf>:
 801171c:	b40e      	push	{r1, r2, r3}
 801171e:	b510      	push	{r4, lr}
 8011720:	b09d      	sub	sp, #116	@ 0x74
 8011722:	ab1f      	add	r3, sp, #124	@ 0x7c
 8011724:	9002      	str	r0, [sp, #8]
 8011726:	9006      	str	r0, [sp, #24]
 8011728:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 801172c:	480a      	ldr	r0, [pc, #40]	@ (8011758 <siprintf+0x3c>)
 801172e:	9107      	str	r1, [sp, #28]
 8011730:	9104      	str	r1, [sp, #16]
 8011732:	490a      	ldr	r1, [pc, #40]	@ (801175c <siprintf+0x40>)
 8011734:	f853 2b04 	ldr.w	r2, [r3], #4
 8011738:	9105      	str	r1, [sp, #20]
 801173a:	2400      	movs	r4, #0
 801173c:	a902      	add	r1, sp, #8
 801173e:	6800      	ldr	r0, [r0, #0]
 8011740:	9301      	str	r3, [sp, #4]
 8011742:	941b      	str	r4, [sp, #108]	@ 0x6c
 8011744:	f001 fc08 	bl	8012f58 <_svfiprintf_r>
 8011748:	9b02      	ldr	r3, [sp, #8]
 801174a:	701c      	strb	r4, [r3, #0]
 801174c:	b01d      	add	sp, #116	@ 0x74
 801174e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8011752:	b003      	add	sp, #12
 8011754:	4770      	bx	lr
 8011756:	bf00      	nop
 8011758:	240001d4 	.word	0x240001d4
 801175c:	ffff0208 	.word	0xffff0208

08011760 <siscanf>:
 8011760:	b40e      	push	{r1, r2, r3}
 8011762:	b570      	push	{r4, r5, r6, lr}
 8011764:	b09d      	sub	sp, #116	@ 0x74
 8011766:	ac21      	add	r4, sp, #132	@ 0x84
 8011768:	2500      	movs	r5, #0
 801176a:	f44f 7201 	mov.w	r2, #516	@ 0x204
 801176e:	f854 6b04 	ldr.w	r6, [r4], #4
 8011772:	f8ad 2014 	strh.w	r2, [sp, #20]
 8011776:	951b      	str	r5, [sp, #108]	@ 0x6c
 8011778:	9002      	str	r0, [sp, #8]
 801177a:	9006      	str	r0, [sp, #24]
 801177c:	f7ee fe00 	bl	8000380 <strlen>
 8011780:	4b0b      	ldr	r3, [pc, #44]	@ (80117b0 <siscanf+0x50>)
 8011782:	9003      	str	r0, [sp, #12]
 8011784:	9007      	str	r0, [sp, #28]
 8011786:	480b      	ldr	r0, [pc, #44]	@ (80117b4 <siscanf+0x54>)
 8011788:	930b      	str	r3, [sp, #44]	@ 0x2c
 801178a:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 801178e:	f8ad 3016 	strh.w	r3, [sp, #22]
 8011792:	4632      	mov	r2, r6
 8011794:	4623      	mov	r3, r4
 8011796:	a902      	add	r1, sp, #8
 8011798:	6800      	ldr	r0, [r0, #0]
 801179a:	950f      	str	r5, [sp, #60]	@ 0x3c
 801179c:	9514      	str	r5, [sp, #80]	@ 0x50
 801179e:	9401      	str	r4, [sp, #4]
 80117a0:	f001 fd30 	bl	8013204 <__ssvfiscanf_r>
 80117a4:	b01d      	add	sp, #116	@ 0x74
 80117a6:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 80117aa:	b003      	add	sp, #12
 80117ac:	4770      	bx	lr
 80117ae:	bf00      	nop
 80117b0:	080117db 	.word	0x080117db
 80117b4:	240001d4 	.word	0x240001d4

080117b8 <__sread>:
 80117b8:	b510      	push	{r4, lr}
 80117ba:	460c      	mov	r4, r1
 80117bc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80117c0:	f000 f926 	bl	8011a10 <_read_r>
 80117c4:	2800      	cmp	r0, #0
 80117c6:	bfab      	itete	ge
 80117c8:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 80117ca:	89a3      	ldrhlt	r3, [r4, #12]
 80117cc:	181b      	addge	r3, r3, r0
 80117ce:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 80117d2:	bfac      	ite	ge
 80117d4:	6563      	strge	r3, [r4, #84]	@ 0x54
 80117d6:	81a3      	strhlt	r3, [r4, #12]
 80117d8:	bd10      	pop	{r4, pc}

080117da <__seofread>:
 80117da:	2000      	movs	r0, #0
 80117dc:	4770      	bx	lr

080117de <__swrite>:
 80117de:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80117e2:	461f      	mov	r7, r3
 80117e4:	898b      	ldrh	r3, [r1, #12]
 80117e6:	05db      	lsls	r3, r3, #23
 80117e8:	4605      	mov	r5, r0
 80117ea:	460c      	mov	r4, r1
 80117ec:	4616      	mov	r6, r2
 80117ee:	d505      	bpl.n	80117fc <__swrite+0x1e>
 80117f0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80117f4:	2302      	movs	r3, #2
 80117f6:	2200      	movs	r2, #0
 80117f8:	f000 f8f8 	bl	80119ec <_lseek_r>
 80117fc:	89a3      	ldrh	r3, [r4, #12]
 80117fe:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8011802:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8011806:	81a3      	strh	r3, [r4, #12]
 8011808:	4632      	mov	r2, r6
 801180a:	463b      	mov	r3, r7
 801180c:	4628      	mov	r0, r5
 801180e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8011812:	f000 b91f 	b.w	8011a54 <_write_r>

08011816 <__sseek>:
 8011816:	b510      	push	{r4, lr}
 8011818:	460c      	mov	r4, r1
 801181a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801181e:	f000 f8e5 	bl	80119ec <_lseek_r>
 8011822:	1c43      	adds	r3, r0, #1
 8011824:	89a3      	ldrh	r3, [r4, #12]
 8011826:	bf15      	itete	ne
 8011828:	6560      	strne	r0, [r4, #84]	@ 0x54
 801182a:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 801182e:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8011832:	81a3      	strheq	r3, [r4, #12]
 8011834:	bf18      	it	ne
 8011836:	81a3      	strhne	r3, [r4, #12]
 8011838:	bd10      	pop	{r4, pc}

0801183a <__sclose>:
 801183a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801183e:	f000 b8c5 	b.w	80119cc <_close_r>

08011842 <__swbuf_r>:
 8011842:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8011844:	460e      	mov	r6, r1
 8011846:	4614      	mov	r4, r2
 8011848:	4605      	mov	r5, r0
 801184a:	b118      	cbz	r0, 8011854 <__swbuf_r+0x12>
 801184c:	6a03      	ldr	r3, [r0, #32]
 801184e:	b90b      	cbnz	r3, 8011854 <__swbuf_r+0x12>
 8011850:	f7ff fe88 	bl	8011564 <__sinit>
 8011854:	69a3      	ldr	r3, [r4, #24]
 8011856:	60a3      	str	r3, [r4, #8]
 8011858:	89a3      	ldrh	r3, [r4, #12]
 801185a:	071a      	lsls	r2, r3, #28
 801185c:	d501      	bpl.n	8011862 <__swbuf_r+0x20>
 801185e:	6923      	ldr	r3, [r4, #16]
 8011860:	b943      	cbnz	r3, 8011874 <__swbuf_r+0x32>
 8011862:	4621      	mov	r1, r4
 8011864:	4628      	mov	r0, r5
 8011866:	f000 f82b 	bl	80118c0 <__swsetup_r>
 801186a:	b118      	cbz	r0, 8011874 <__swbuf_r+0x32>
 801186c:	f04f 37ff 	mov.w	r7, #4294967295
 8011870:	4638      	mov	r0, r7
 8011872:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8011874:	6823      	ldr	r3, [r4, #0]
 8011876:	6922      	ldr	r2, [r4, #16]
 8011878:	1a98      	subs	r0, r3, r2
 801187a:	6963      	ldr	r3, [r4, #20]
 801187c:	b2f6      	uxtb	r6, r6
 801187e:	4283      	cmp	r3, r0
 8011880:	4637      	mov	r7, r6
 8011882:	dc05      	bgt.n	8011890 <__swbuf_r+0x4e>
 8011884:	4621      	mov	r1, r4
 8011886:	4628      	mov	r0, r5
 8011888:	f002 f946 	bl	8013b18 <_fflush_r>
 801188c:	2800      	cmp	r0, #0
 801188e:	d1ed      	bne.n	801186c <__swbuf_r+0x2a>
 8011890:	68a3      	ldr	r3, [r4, #8]
 8011892:	3b01      	subs	r3, #1
 8011894:	60a3      	str	r3, [r4, #8]
 8011896:	6823      	ldr	r3, [r4, #0]
 8011898:	1c5a      	adds	r2, r3, #1
 801189a:	6022      	str	r2, [r4, #0]
 801189c:	701e      	strb	r6, [r3, #0]
 801189e:	6962      	ldr	r2, [r4, #20]
 80118a0:	1c43      	adds	r3, r0, #1
 80118a2:	429a      	cmp	r2, r3
 80118a4:	d004      	beq.n	80118b0 <__swbuf_r+0x6e>
 80118a6:	89a3      	ldrh	r3, [r4, #12]
 80118a8:	07db      	lsls	r3, r3, #31
 80118aa:	d5e1      	bpl.n	8011870 <__swbuf_r+0x2e>
 80118ac:	2e0a      	cmp	r6, #10
 80118ae:	d1df      	bne.n	8011870 <__swbuf_r+0x2e>
 80118b0:	4621      	mov	r1, r4
 80118b2:	4628      	mov	r0, r5
 80118b4:	f002 f930 	bl	8013b18 <_fflush_r>
 80118b8:	2800      	cmp	r0, #0
 80118ba:	d0d9      	beq.n	8011870 <__swbuf_r+0x2e>
 80118bc:	e7d6      	b.n	801186c <__swbuf_r+0x2a>
	...

080118c0 <__swsetup_r>:
 80118c0:	b538      	push	{r3, r4, r5, lr}
 80118c2:	4b29      	ldr	r3, [pc, #164]	@ (8011968 <__swsetup_r+0xa8>)
 80118c4:	4605      	mov	r5, r0
 80118c6:	6818      	ldr	r0, [r3, #0]
 80118c8:	460c      	mov	r4, r1
 80118ca:	b118      	cbz	r0, 80118d4 <__swsetup_r+0x14>
 80118cc:	6a03      	ldr	r3, [r0, #32]
 80118ce:	b90b      	cbnz	r3, 80118d4 <__swsetup_r+0x14>
 80118d0:	f7ff fe48 	bl	8011564 <__sinit>
 80118d4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80118d8:	0719      	lsls	r1, r3, #28
 80118da:	d422      	bmi.n	8011922 <__swsetup_r+0x62>
 80118dc:	06da      	lsls	r2, r3, #27
 80118de:	d407      	bmi.n	80118f0 <__swsetup_r+0x30>
 80118e0:	2209      	movs	r2, #9
 80118e2:	602a      	str	r2, [r5, #0]
 80118e4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80118e8:	81a3      	strh	r3, [r4, #12]
 80118ea:	f04f 30ff 	mov.w	r0, #4294967295
 80118ee:	e033      	b.n	8011958 <__swsetup_r+0x98>
 80118f0:	0758      	lsls	r0, r3, #29
 80118f2:	d512      	bpl.n	801191a <__swsetup_r+0x5a>
 80118f4:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80118f6:	b141      	cbz	r1, 801190a <__swsetup_r+0x4a>
 80118f8:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80118fc:	4299      	cmp	r1, r3
 80118fe:	d002      	beq.n	8011906 <__swsetup_r+0x46>
 8011900:	4628      	mov	r0, r5
 8011902:	f000 fee3 	bl	80126cc <_free_r>
 8011906:	2300      	movs	r3, #0
 8011908:	6363      	str	r3, [r4, #52]	@ 0x34
 801190a:	89a3      	ldrh	r3, [r4, #12]
 801190c:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8011910:	81a3      	strh	r3, [r4, #12]
 8011912:	2300      	movs	r3, #0
 8011914:	6063      	str	r3, [r4, #4]
 8011916:	6923      	ldr	r3, [r4, #16]
 8011918:	6023      	str	r3, [r4, #0]
 801191a:	89a3      	ldrh	r3, [r4, #12]
 801191c:	f043 0308 	orr.w	r3, r3, #8
 8011920:	81a3      	strh	r3, [r4, #12]
 8011922:	6923      	ldr	r3, [r4, #16]
 8011924:	b94b      	cbnz	r3, 801193a <__swsetup_r+0x7a>
 8011926:	89a3      	ldrh	r3, [r4, #12]
 8011928:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 801192c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8011930:	d003      	beq.n	801193a <__swsetup_r+0x7a>
 8011932:	4621      	mov	r1, r4
 8011934:	4628      	mov	r0, r5
 8011936:	f002 f93d 	bl	8013bb4 <__smakebuf_r>
 801193a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801193e:	f013 0201 	ands.w	r2, r3, #1
 8011942:	d00a      	beq.n	801195a <__swsetup_r+0x9a>
 8011944:	2200      	movs	r2, #0
 8011946:	60a2      	str	r2, [r4, #8]
 8011948:	6962      	ldr	r2, [r4, #20]
 801194a:	4252      	negs	r2, r2
 801194c:	61a2      	str	r2, [r4, #24]
 801194e:	6922      	ldr	r2, [r4, #16]
 8011950:	b942      	cbnz	r2, 8011964 <__swsetup_r+0xa4>
 8011952:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8011956:	d1c5      	bne.n	80118e4 <__swsetup_r+0x24>
 8011958:	bd38      	pop	{r3, r4, r5, pc}
 801195a:	0799      	lsls	r1, r3, #30
 801195c:	bf58      	it	pl
 801195e:	6962      	ldrpl	r2, [r4, #20]
 8011960:	60a2      	str	r2, [r4, #8]
 8011962:	e7f4      	b.n	801194e <__swsetup_r+0x8e>
 8011964:	2000      	movs	r0, #0
 8011966:	e7f7      	b.n	8011958 <__swsetup_r+0x98>
 8011968:	240001d4 	.word	0x240001d4

0801196c <memset>:
 801196c:	4402      	add	r2, r0
 801196e:	4603      	mov	r3, r0
 8011970:	4293      	cmp	r3, r2
 8011972:	d100      	bne.n	8011976 <memset+0xa>
 8011974:	4770      	bx	lr
 8011976:	f803 1b01 	strb.w	r1, [r3], #1
 801197a:	e7f9      	b.n	8011970 <memset+0x4>

0801197c <strchr>:
 801197c:	b2c9      	uxtb	r1, r1
 801197e:	4603      	mov	r3, r0
 8011980:	4618      	mov	r0, r3
 8011982:	f813 2b01 	ldrb.w	r2, [r3], #1
 8011986:	b112      	cbz	r2, 801198e <strchr+0x12>
 8011988:	428a      	cmp	r2, r1
 801198a:	d1f9      	bne.n	8011980 <strchr+0x4>
 801198c:	4770      	bx	lr
 801198e:	2900      	cmp	r1, #0
 8011990:	bf18      	it	ne
 8011992:	2000      	movne	r0, #0
 8011994:	4770      	bx	lr

08011996 <strstr>:
 8011996:	780a      	ldrb	r2, [r1, #0]
 8011998:	b570      	push	{r4, r5, r6, lr}
 801199a:	b96a      	cbnz	r2, 80119b8 <strstr+0x22>
 801199c:	bd70      	pop	{r4, r5, r6, pc}
 801199e:	429a      	cmp	r2, r3
 80119a0:	d109      	bne.n	80119b6 <strstr+0x20>
 80119a2:	460c      	mov	r4, r1
 80119a4:	4605      	mov	r5, r0
 80119a6:	f814 3f01 	ldrb.w	r3, [r4, #1]!
 80119aa:	2b00      	cmp	r3, #0
 80119ac:	d0f6      	beq.n	801199c <strstr+0x6>
 80119ae:	f815 6f01 	ldrb.w	r6, [r5, #1]!
 80119b2:	429e      	cmp	r6, r3
 80119b4:	d0f7      	beq.n	80119a6 <strstr+0x10>
 80119b6:	3001      	adds	r0, #1
 80119b8:	7803      	ldrb	r3, [r0, #0]
 80119ba:	2b00      	cmp	r3, #0
 80119bc:	d1ef      	bne.n	801199e <strstr+0x8>
 80119be:	4618      	mov	r0, r3
 80119c0:	e7ec      	b.n	801199c <strstr+0x6>
	...

080119c4 <_localeconv_r>:
 80119c4:	4800      	ldr	r0, [pc, #0]	@ (80119c8 <_localeconv_r+0x4>)
 80119c6:	4770      	bx	lr
 80119c8:	24000158 	.word	0x24000158

080119cc <_close_r>:
 80119cc:	b538      	push	{r3, r4, r5, lr}
 80119ce:	4d06      	ldr	r5, [pc, #24]	@ (80119e8 <_close_r+0x1c>)
 80119d0:	2300      	movs	r3, #0
 80119d2:	4604      	mov	r4, r0
 80119d4:	4608      	mov	r0, r1
 80119d6:	602b      	str	r3, [r5, #0]
 80119d8:	f7f2 fe52 	bl	8004680 <_close>
 80119dc:	1c43      	adds	r3, r0, #1
 80119de:	d102      	bne.n	80119e6 <_close_r+0x1a>
 80119e0:	682b      	ldr	r3, [r5, #0]
 80119e2:	b103      	cbz	r3, 80119e6 <_close_r+0x1a>
 80119e4:	6023      	str	r3, [r4, #0]
 80119e6:	bd38      	pop	{r3, r4, r5, pc}
 80119e8:	24000a50 	.word	0x24000a50

080119ec <_lseek_r>:
 80119ec:	b538      	push	{r3, r4, r5, lr}
 80119ee:	4d07      	ldr	r5, [pc, #28]	@ (8011a0c <_lseek_r+0x20>)
 80119f0:	4604      	mov	r4, r0
 80119f2:	4608      	mov	r0, r1
 80119f4:	4611      	mov	r1, r2
 80119f6:	2200      	movs	r2, #0
 80119f8:	602a      	str	r2, [r5, #0]
 80119fa:	461a      	mov	r2, r3
 80119fc:	f7f2 fe67 	bl	80046ce <_lseek>
 8011a00:	1c43      	adds	r3, r0, #1
 8011a02:	d102      	bne.n	8011a0a <_lseek_r+0x1e>
 8011a04:	682b      	ldr	r3, [r5, #0]
 8011a06:	b103      	cbz	r3, 8011a0a <_lseek_r+0x1e>
 8011a08:	6023      	str	r3, [r4, #0]
 8011a0a:	bd38      	pop	{r3, r4, r5, pc}
 8011a0c:	24000a50 	.word	0x24000a50

08011a10 <_read_r>:
 8011a10:	b538      	push	{r3, r4, r5, lr}
 8011a12:	4d07      	ldr	r5, [pc, #28]	@ (8011a30 <_read_r+0x20>)
 8011a14:	4604      	mov	r4, r0
 8011a16:	4608      	mov	r0, r1
 8011a18:	4611      	mov	r1, r2
 8011a1a:	2200      	movs	r2, #0
 8011a1c:	602a      	str	r2, [r5, #0]
 8011a1e:	461a      	mov	r2, r3
 8011a20:	f7f2 fe11 	bl	8004646 <_read>
 8011a24:	1c43      	adds	r3, r0, #1
 8011a26:	d102      	bne.n	8011a2e <_read_r+0x1e>
 8011a28:	682b      	ldr	r3, [r5, #0]
 8011a2a:	b103      	cbz	r3, 8011a2e <_read_r+0x1e>
 8011a2c:	6023      	str	r3, [r4, #0]
 8011a2e:	bd38      	pop	{r3, r4, r5, pc}
 8011a30:	24000a50 	.word	0x24000a50

08011a34 <_sbrk_r>:
 8011a34:	b538      	push	{r3, r4, r5, lr}
 8011a36:	4d06      	ldr	r5, [pc, #24]	@ (8011a50 <_sbrk_r+0x1c>)
 8011a38:	2300      	movs	r3, #0
 8011a3a:	4604      	mov	r4, r0
 8011a3c:	4608      	mov	r0, r1
 8011a3e:	602b      	str	r3, [r5, #0]
 8011a40:	f7f2 fe52 	bl	80046e8 <_sbrk>
 8011a44:	1c43      	adds	r3, r0, #1
 8011a46:	d102      	bne.n	8011a4e <_sbrk_r+0x1a>
 8011a48:	682b      	ldr	r3, [r5, #0]
 8011a4a:	b103      	cbz	r3, 8011a4e <_sbrk_r+0x1a>
 8011a4c:	6023      	str	r3, [r4, #0]
 8011a4e:	bd38      	pop	{r3, r4, r5, pc}
 8011a50:	24000a50 	.word	0x24000a50

08011a54 <_write_r>:
 8011a54:	b538      	push	{r3, r4, r5, lr}
 8011a56:	4d07      	ldr	r5, [pc, #28]	@ (8011a74 <_write_r+0x20>)
 8011a58:	4604      	mov	r4, r0
 8011a5a:	4608      	mov	r0, r1
 8011a5c:	4611      	mov	r1, r2
 8011a5e:	2200      	movs	r2, #0
 8011a60:	602a      	str	r2, [r5, #0]
 8011a62:	461a      	mov	r2, r3
 8011a64:	f7f2 fa1e 	bl	8003ea4 <_write>
 8011a68:	1c43      	adds	r3, r0, #1
 8011a6a:	d102      	bne.n	8011a72 <_write_r+0x1e>
 8011a6c:	682b      	ldr	r3, [r5, #0]
 8011a6e:	b103      	cbz	r3, 8011a72 <_write_r+0x1e>
 8011a70:	6023      	str	r3, [r4, #0]
 8011a72:	bd38      	pop	{r3, r4, r5, pc}
 8011a74:	24000a50 	.word	0x24000a50

08011a78 <__errno>:
 8011a78:	4b01      	ldr	r3, [pc, #4]	@ (8011a80 <__errno+0x8>)
 8011a7a:	6818      	ldr	r0, [r3, #0]
 8011a7c:	4770      	bx	lr
 8011a7e:	bf00      	nop
 8011a80:	240001d4 	.word	0x240001d4

08011a84 <__libc_init_array>:
 8011a84:	b570      	push	{r4, r5, r6, lr}
 8011a86:	4d0d      	ldr	r5, [pc, #52]	@ (8011abc <__libc_init_array+0x38>)
 8011a88:	4c0d      	ldr	r4, [pc, #52]	@ (8011ac0 <__libc_init_array+0x3c>)
 8011a8a:	1b64      	subs	r4, r4, r5
 8011a8c:	10a4      	asrs	r4, r4, #2
 8011a8e:	2600      	movs	r6, #0
 8011a90:	42a6      	cmp	r6, r4
 8011a92:	d109      	bne.n	8011aa8 <__libc_init_array+0x24>
 8011a94:	4d0b      	ldr	r5, [pc, #44]	@ (8011ac4 <__libc_init_array+0x40>)
 8011a96:	4c0c      	ldr	r4, [pc, #48]	@ (8011ac8 <__libc_init_array+0x44>)
 8011a98:	f002 faf4 	bl	8014084 <_init>
 8011a9c:	1b64      	subs	r4, r4, r5
 8011a9e:	10a4      	asrs	r4, r4, #2
 8011aa0:	2600      	movs	r6, #0
 8011aa2:	42a6      	cmp	r6, r4
 8011aa4:	d105      	bne.n	8011ab2 <__libc_init_array+0x2e>
 8011aa6:	bd70      	pop	{r4, r5, r6, pc}
 8011aa8:	f855 3b04 	ldr.w	r3, [r5], #4
 8011aac:	4798      	blx	r3
 8011aae:	3601      	adds	r6, #1
 8011ab0:	e7ee      	b.n	8011a90 <__libc_init_array+0xc>
 8011ab2:	f855 3b04 	ldr.w	r3, [r5], #4
 8011ab6:	4798      	blx	r3
 8011ab8:	3601      	adds	r6, #1
 8011aba:	e7f2      	b.n	8011aa2 <__libc_init_array+0x1e>
 8011abc:	080149a8 	.word	0x080149a8
 8011ac0:	080149a8 	.word	0x080149a8
 8011ac4:	080149a8 	.word	0x080149a8
 8011ac8:	080149ac 	.word	0x080149ac

08011acc <__retarget_lock_init_recursive>:
 8011acc:	4770      	bx	lr

08011ace <__retarget_lock_acquire_recursive>:
 8011ace:	4770      	bx	lr

08011ad0 <__retarget_lock_release_recursive>:
 8011ad0:	4770      	bx	lr

08011ad2 <strcpy>:
 8011ad2:	4603      	mov	r3, r0
 8011ad4:	f811 2b01 	ldrb.w	r2, [r1], #1
 8011ad8:	f803 2b01 	strb.w	r2, [r3], #1
 8011adc:	2a00      	cmp	r2, #0
 8011ade:	d1f9      	bne.n	8011ad4 <strcpy+0x2>
 8011ae0:	4770      	bx	lr

08011ae2 <memcpy>:
 8011ae2:	440a      	add	r2, r1
 8011ae4:	4291      	cmp	r1, r2
 8011ae6:	f100 33ff 	add.w	r3, r0, #4294967295
 8011aea:	d100      	bne.n	8011aee <memcpy+0xc>
 8011aec:	4770      	bx	lr
 8011aee:	b510      	push	{r4, lr}
 8011af0:	f811 4b01 	ldrb.w	r4, [r1], #1
 8011af4:	f803 4f01 	strb.w	r4, [r3, #1]!
 8011af8:	4291      	cmp	r1, r2
 8011afa:	d1f9      	bne.n	8011af0 <memcpy+0xe>
 8011afc:	bd10      	pop	{r4, pc}

08011afe <quorem>:
 8011afe:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011b02:	6903      	ldr	r3, [r0, #16]
 8011b04:	690c      	ldr	r4, [r1, #16]
 8011b06:	42a3      	cmp	r3, r4
 8011b08:	4607      	mov	r7, r0
 8011b0a:	db7e      	blt.n	8011c0a <quorem+0x10c>
 8011b0c:	3c01      	subs	r4, #1
 8011b0e:	f101 0814 	add.w	r8, r1, #20
 8011b12:	00a3      	lsls	r3, r4, #2
 8011b14:	f100 0514 	add.w	r5, r0, #20
 8011b18:	9300      	str	r3, [sp, #0]
 8011b1a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8011b1e:	9301      	str	r3, [sp, #4]
 8011b20:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8011b24:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8011b28:	3301      	adds	r3, #1
 8011b2a:	429a      	cmp	r2, r3
 8011b2c:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8011b30:	fbb2 f6f3 	udiv	r6, r2, r3
 8011b34:	d32e      	bcc.n	8011b94 <quorem+0x96>
 8011b36:	f04f 0a00 	mov.w	sl, #0
 8011b3a:	46c4      	mov	ip, r8
 8011b3c:	46ae      	mov	lr, r5
 8011b3e:	46d3      	mov	fp, sl
 8011b40:	f85c 3b04 	ldr.w	r3, [ip], #4
 8011b44:	b298      	uxth	r0, r3
 8011b46:	fb06 a000 	mla	r0, r6, r0, sl
 8011b4a:	0c02      	lsrs	r2, r0, #16
 8011b4c:	0c1b      	lsrs	r3, r3, #16
 8011b4e:	fb06 2303 	mla	r3, r6, r3, r2
 8011b52:	f8de 2000 	ldr.w	r2, [lr]
 8011b56:	b280      	uxth	r0, r0
 8011b58:	b292      	uxth	r2, r2
 8011b5a:	1a12      	subs	r2, r2, r0
 8011b5c:	445a      	add	r2, fp
 8011b5e:	f8de 0000 	ldr.w	r0, [lr]
 8011b62:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8011b66:	b29b      	uxth	r3, r3
 8011b68:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8011b6c:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8011b70:	b292      	uxth	r2, r2
 8011b72:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8011b76:	45e1      	cmp	r9, ip
 8011b78:	f84e 2b04 	str.w	r2, [lr], #4
 8011b7c:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8011b80:	d2de      	bcs.n	8011b40 <quorem+0x42>
 8011b82:	9b00      	ldr	r3, [sp, #0]
 8011b84:	58eb      	ldr	r3, [r5, r3]
 8011b86:	b92b      	cbnz	r3, 8011b94 <quorem+0x96>
 8011b88:	9b01      	ldr	r3, [sp, #4]
 8011b8a:	3b04      	subs	r3, #4
 8011b8c:	429d      	cmp	r5, r3
 8011b8e:	461a      	mov	r2, r3
 8011b90:	d32f      	bcc.n	8011bf2 <quorem+0xf4>
 8011b92:	613c      	str	r4, [r7, #16]
 8011b94:	4638      	mov	r0, r7
 8011b96:	f001 f867 	bl	8012c68 <__mcmp>
 8011b9a:	2800      	cmp	r0, #0
 8011b9c:	db25      	blt.n	8011bea <quorem+0xec>
 8011b9e:	4629      	mov	r1, r5
 8011ba0:	2000      	movs	r0, #0
 8011ba2:	f858 2b04 	ldr.w	r2, [r8], #4
 8011ba6:	f8d1 c000 	ldr.w	ip, [r1]
 8011baa:	fa1f fe82 	uxth.w	lr, r2
 8011bae:	fa1f f38c 	uxth.w	r3, ip
 8011bb2:	eba3 030e 	sub.w	r3, r3, lr
 8011bb6:	4403      	add	r3, r0
 8011bb8:	0c12      	lsrs	r2, r2, #16
 8011bba:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8011bbe:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8011bc2:	b29b      	uxth	r3, r3
 8011bc4:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8011bc8:	45c1      	cmp	r9, r8
 8011bca:	f841 3b04 	str.w	r3, [r1], #4
 8011bce:	ea4f 4022 	mov.w	r0, r2, asr #16
 8011bd2:	d2e6      	bcs.n	8011ba2 <quorem+0xa4>
 8011bd4:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8011bd8:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8011bdc:	b922      	cbnz	r2, 8011be8 <quorem+0xea>
 8011bde:	3b04      	subs	r3, #4
 8011be0:	429d      	cmp	r5, r3
 8011be2:	461a      	mov	r2, r3
 8011be4:	d30b      	bcc.n	8011bfe <quorem+0x100>
 8011be6:	613c      	str	r4, [r7, #16]
 8011be8:	3601      	adds	r6, #1
 8011bea:	4630      	mov	r0, r6
 8011bec:	b003      	add	sp, #12
 8011bee:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011bf2:	6812      	ldr	r2, [r2, #0]
 8011bf4:	3b04      	subs	r3, #4
 8011bf6:	2a00      	cmp	r2, #0
 8011bf8:	d1cb      	bne.n	8011b92 <quorem+0x94>
 8011bfa:	3c01      	subs	r4, #1
 8011bfc:	e7c6      	b.n	8011b8c <quorem+0x8e>
 8011bfe:	6812      	ldr	r2, [r2, #0]
 8011c00:	3b04      	subs	r3, #4
 8011c02:	2a00      	cmp	r2, #0
 8011c04:	d1ef      	bne.n	8011be6 <quorem+0xe8>
 8011c06:	3c01      	subs	r4, #1
 8011c08:	e7ea      	b.n	8011be0 <quorem+0xe2>
 8011c0a:	2000      	movs	r0, #0
 8011c0c:	e7ee      	b.n	8011bec <quorem+0xee>
	...

08011c10 <_dtoa_r>:
 8011c10:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011c14:	ed2d 8b02 	vpush	{d8}
 8011c18:	69c7      	ldr	r7, [r0, #28]
 8011c1a:	b091      	sub	sp, #68	@ 0x44
 8011c1c:	ed8d 0b02 	vstr	d0, [sp, #8]
 8011c20:	ec55 4b10 	vmov	r4, r5, d0
 8011c24:	9e1c      	ldr	r6, [sp, #112]	@ 0x70
 8011c26:	9107      	str	r1, [sp, #28]
 8011c28:	4681      	mov	r9, r0
 8011c2a:	9209      	str	r2, [sp, #36]	@ 0x24
 8011c2c:	930d      	str	r3, [sp, #52]	@ 0x34
 8011c2e:	b97f      	cbnz	r7, 8011c50 <_dtoa_r+0x40>
 8011c30:	2010      	movs	r0, #16
 8011c32:	f7fe fee3 	bl	80109fc <malloc>
 8011c36:	4602      	mov	r2, r0
 8011c38:	f8c9 001c 	str.w	r0, [r9, #28]
 8011c3c:	b920      	cbnz	r0, 8011c48 <_dtoa_r+0x38>
 8011c3e:	4ba0      	ldr	r3, [pc, #640]	@ (8011ec0 <_dtoa_r+0x2b0>)
 8011c40:	21ef      	movs	r1, #239	@ 0xef
 8011c42:	48a0      	ldr	r0, [pc, #640]	@ (8011ec4 <_dtoa_r+0x2b4>)
 8011c44:	f002 f8a2 	bl	8013d8c <__assert_func>
 8011c48:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8011c4c:	6007      	str	r7, [r0, #0]
 8011c4e:	60c7      	str	r7, [r0, #12]
 8011c50:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8011c54:	6819      	ldr	r1, [r3, #0]
 8011c56:	b159      	cbz	r1, 8011c70 <_dtoa_r+0x60>
 8011c58:	685a      	ldr	r2, [r3, #4]
 8011c5a:	604a      	str	r2, [r1, #4]
 8011c5c:	2301      	movs	r3, #1
 8011c5e:	4093      	lsls	r3, r2
 8011c60:	608b      	str	r3, [r1, #8]
 8011c62:	4648      	mov	r0, r9
 8011c64:	f000 fdce 	bl	8012804 <_Bfree>
 8011c68:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8011c6c:	2200      	movs	r2, #0
 8011c6e:	601a      	str	r2, [r3, #0]
 8011c70:	1e2b      	subs	r3, r5, #0
 8011c72:	bfbb      	ittet	lt
 8011c74:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8011c78:	9303      	strlt	r3, [sp, #12]
 8011c7a:	2300      	movge	r3, #0
 8011c7c:	2201      	movlt	r2, #1
 8011c7e:	bfac      	ite	ge
 8011c80:	6033      	strge	r3, [r6, #0]
 8011c82:	6032      	strlt	r2, [r6, #0]
 8011c84:	4b90      	ldr	r3, [pc, #576]	@ (8011ec8 <_dtoa_r+0x2b8>)
 8011c86:	9e03      	ldr	r6, [sp, #12]
 8011c88:	43b3      	bics	r3, r6
 8011c8a:	d110      	bne.n	8011cae <_dtoa_r+0x9e>
 8011c8c:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8011c8e:	f242 730f 	movw	r3, #9999	@ 0x270f
 8011c92:	6013      	str	r3, [r2, #0]
 8011c94:	f3c6 0313 	ubfx	r3, r6, #0, #20
 8011c98:	4323      	orrs	r3, r4
 8011c9a:	f000 84e6 	beq.w	801266a <_dtoa_r+0xa5a>
 8011c9e:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8011ca0:	4f8a      	ldr	r7, [pc, #552]	@ (8011ecc <_dtoa_r+0x2bc>)
 8011ca2:	2b00      	cmp	r3, #0
 8011ca4:	f000 84e8 	beq.w	8012678 <_dtoa_r+0xa68>
 8011ca8:	1cfb      	adds	r3, r7, #3
 8011caa:	f000 bce3 	b.w	8012674 <_dtoa_r+0xa64>
 8011cae:	ed9d 8b02 	vldr	d8, [sp, #8]
 8011cb2:	eeb5 8b40 	vcmp.f64	d8, #0.0
 8011cb6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011cba:	d10a      	bne.n	8011cd2 <_dtoa_r+0xc2>
 8011cbc:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8011cbe:	2301      	movs	r3, #1
 8011cc0:	6013      	str	r3, [r2, #0]
 8011cc2:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8011cc4:	b113      	cbz	r3, 8011ccc <_dtoa_r+0xbc>
 8011cc6:	9a1d      	ldr	r2, [sp, #116]	@ 0x74
 8011cc8:	4b81      	ldr	r3, [pc, #516]	@ (8011ed0 <_dtoa_r+0x2c0>)
 8011cca:	6013      	str	r3, [r2, #0]
 8011ccc:	4f81      	ldr	r7, [pc, #516]	@ (8011ed4 <_dtoa_r+0x2c4>)
 8011cce:	f000 bcd3 	b.w	8012678 <_dtoa_r+0xa68>
 8011cd2:	aa0e      	add	r2, sp, #56	@ 0x38
 8011cd4:	a90f      	add	r1, sp, #60	@ 0x3c
 8011cd6:	4648      	mov	r0, r9
 8011cd8:	eeb0 0b48 	vmov.f64	d0, d8
 8011cdc:	f001 f874 	bl	8012dc8 <__d2b>
 8011ce0:	f3c6 530a 	ubfx	r3, r6, #20, #11
 8011ce4:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8011ce6:	9001      	str	r0, [sp, #4]
 8011ce8:	2b00      	cmp	r3, #0
 8011cea:	d045      	beq.n	8011d78 <_dtoa_r+0x168>
 8011cec:	eeb0 7b48 	vmov.f64	d7, d8
 8011cf0:	ee18 1a90 	vmov	r1, s17
 8011cf4:	f3c1 0113 	ubfx	r1, r1, #0, #20
 8011cf8:	f041 517f 	orr.w	r1, r1, #1069547520	@ 0x3fc00000
 8011cfc:	f441 1140 	orr.w	r1, r1, #3145728	@ 0x300000
 8011d00:	f2a3 33ff 	subw	r3, r3, #1023	@ 0x3ff
 8011d04:	2500      	movs	r5, #0
 8011d06:	ee07 1a90 	vmov	s15, r1
 8011d0a:	eeb7 6b08 	vmov.f64	d6, #120	@ 0x3fc00000  1.5
 8011d0e:	ed9f 5b66 	vldr	d5, [pc, #408]	@ 8011ea8 <_dtoa_r+0x298>
 8011d12:	ee37 7b46 	vsub.f64	d7, d7, d6
 8011d16:	ed9f 6b66 	vldr	d6, [pc, #408]	@ 8011eb0 <_dtoa_r+0x2a0>
 8011d1a:	eea7 6b05 	vfma.f64	d6, d7, d5
 8011d1e:	ed9f 5b66 	vldr	d5, [pc, #408]	@ 8011eb8 <_dtoa_r+0x2a8>
 8011d22:	ee07 3a90 	vmov	s15, r3
 8011d26:	eeb8 4be7 	vcvt.f64.s32	d4, s15
 8011d2a:	eeb0 7b46 	vmov.f64	d7, d6
 8011d2e:	eea4 7b05 	vfma.f64	d7, d4, d5
 8011d32:	eefd 6bc7 	vcvt.s32.f64	s13, d7
 8011d36:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 8011d3a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011d3e:	ee16 8a90 	vmov	r8, s13
 8011d42:	d508      	bpl.n	8011d56 <_dtoa_r+0x146>
 8011d44:	eeb8 6be6 	vcvt.f64.s32	d6, s13
 8011d48:	eeb4 6b47 	vcmp.f64	d6, d7
 8011d4c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011d50:	bf18      	it	ne
 8011d52:	f108 38ff 	addne.w	r8, r8, #4294967295
 8011d56:	f1b8 0f16 	cmp.w	r8, #22
 8011d5a:	d82b      	bhi.n	8011db4 <_dtoa_r+0x1a4>
 8011d5c:	495e      	ldr	r1, [pc, #376]	@ (8011ed8 <_dtoa_r+0x2c8>)
 8011d5e:	eb01 01c8 	add.w	r1, r1, r8, lsl #3
 8011d62:	ed91 7b00 	vldr	d7, [r1]
 8011d66:	eeb4 8bc7 	vcmpe.f64	d8, d7
 8011d6a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011d6e:	d501      	bpl.n	8011d74 <_dtoa_r+0x164>
 8011d70:	f108 38ff 	add.w	r8, r8, #4294967295
 8011d74:	2100      	movs	r1, #0
 8011d76:	e01e      	b.n	8011db6 <_dtoa_r+0x1a6>
 8011d78:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8011d7a:	4413      	add	r3, r2
 8011d7c:	f203 4132 	addw	r1, r3, #1074	@ 0x432
 8011d80:	2920      	cmp	r1, #32
 8011d82:	bfc1      	itttt	gt
 8011d84:	f1c1 0140 	rsbgt	r1, r1, #64	@ 0x40
 8011d88:	408e      	lslgt	r6, r1
 8011d8a:	f203 4112 	addwgt	r1, r3, #1042	@ 0x412
 8011d8e:	fa24 f101 	lsrgt.w	r1, r4, r1
 8011d92:	bfd6      	itet	le
 8011d94:	f1c1 0120 	rsble	r1, r1, #32
 8011d98:	4331      	orrgt	r1, r6
 8011d9a:	fa04 f101 	lslle.w	r1, r4, r1
 8011d9e:	ee07 1a90 	vmov	s15, r1
 8011da2:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 8011da6:	3b01      	subs	r3, #1
 8011da8:	ee17 1a90 	vmov	r1, s15
 8011dac:	2501      	movs	r5, #1
 8011dae:	f1a1 71f8 	sub.w	r1, r1, #32505856	@ 0x1f00000
 8011db2:	e7a8      	b.n	8011d06 <_dtoa_r+0xf6>
 8011db4:	2101      	movs	r1, #1
 8011db6:	1ad2      	subs	r2, r2, r3
 8011db8:	1e53      	subs	r3, r2, #1
 8011dba:	9306      	str	r3, [sp, #24]
 8011dbc:	bf45      	ittet	mi
 8011dbe:	f1c2 0301 	rsbmi	r3, r2, #1
 8011dc2:	9304      	strmi	r3, [sp, #16]
 8011dc4:	2300      	movpl	r3, #0
 8011dc6:	2300      	movmi	r3, #0
 8011dc8:	bf4c      	ite	mi
 8011dca:	9306      	strmi	r3, [sp, #24]
 8011dcc:	9304      	strpl	r3, [sp, #16]
 8011dce:	f1b8 0f00 	cmp.w	r8, #0
 8011dd2:	910c      	str	r1, [sp, #48]	@ 0x30
 8011dd4:	db18      	blt.n	8011e08 <_dtoa_r+0x1f8>
 8011dd6:	9b06      	ldr	r3, [sp, #24]
 8011dd8:	f8cd 8028 	str.w	r8, [sp, #40]	@ 0x28
 8011ddc:	4443      	add	r3, r8
 8011dde:	9306      	str	r3, [sp, #24]
 8011de0:	2300      	movs	r3, #0
 8011de2:	9a07      	ldr	r2, [sp, #28]
 8011de4:	2a09      	cmp	r2, #9
 8011de6:	d845      	bhi.n	8011e74 <_dtoa_r+0x264>
 8011de8:	2a05      	cmp	r2, #5
 8011dea:	bfc4      	itt	gt
 8011dec:	3a04      	subgt	r2, #4
 8011dee:	9207      	strgt	r2, [sp, #28]
 8011df0:	9a07      	ldr	r2, [sp, #28]
 8011df2:	f1a2 0202 	sub.w	r2, r2, #2
 8011df6:	bfcc      	ite	gt
 8011df8:	2400      	movgt	r4, #0
 8011dfa:	2401      	movle	r4, #1
 8011dfc:	2a03      	cmp	r2, #3
 8011dfe:	d844      	bhi.n	8011e8a <_dtoa_r+0x27a>
 8011e00:	e8df f002 	tbb	[pc, r2]
 8011e04:	0b173634 	.word	0x0b173634
 8011e08:	9b04      	ldr	r3, [sp, #16]
 8011e0a:	2200      	movs	r2, #0
 8011e0c:	eba3 0308 	sub.w	r3, r3, r8
 8011e10:	9304      	str	r3, [sp, #16]
 8011e12:	920a      	str	r2, [sp, #40]	@ 0x28
 8011e14:	f1c8 0300 	rsb	r3, r8, #0
 8011e18:	e7e3      	b.n	8011de2 <_dtoa_r+0x1d2>
 8011e1a:	2201      	movs	r2, #1
 8011e1c:	9208      	str	r2, [sp, #32]
 8011e1e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8011e20:	eb08 0b02 	add.w	fp, r8, r2
 8011e24:	f10b 0a01 	add.w	sl, fp, #1
 8011e28:	4652      	mov	r2, sl
 8011e2a:	2a01      	cmp	r2, #1
 8011e2c:	bfb8      	it	lt
 8011e2e:	2201      	movlt	r2, #1
 8011e30:	e006      	b.n	8011e40 <_dtoa_r+0x230>
 8011e32:	2201      	movs	r2, #1
 8011e34:	9208      	str	r2, [sp, #32]
 8011e36:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8011e38:	2a00      	cmp	r2, #0
 8011e3a:	dd29      	ble.n	8011e90 <_dtoa_r+0x280>
 8011e3c:	4693      	mov	fp, r2
 8011e3e:	4692      	mov	sl, r2
 8011e40:	f8d9 701c 	ldr.w	r7, [r9, #28]
 8011e44:	2100      	movs	r1, #0
 8011e46:	2004      	movs	r0, #4
 8011e48:	f100 0614 	add.w	r6, r0, #20
 8011e4c:	4296      	cmp	r6, r2
 8011e4e:	d926      	bls.n	8011e9e <_dtoa_r+0x28e>
 8011e50:	6079      	str	r1, [r7, #4]
 8011e52:	4648      	mov	r0, r9
 8011e54:	9305      	str	r3, [sp, #20]
 8011e56:	f000 fc95 	bl	8012784 <_Balloc>
 8011e5a:	9b05      	ldr	r3, [sp, #20]
 8011e5c:	4607      	mov	r7, r0
 8011e5e:	2800      	cmp	r0, #0
 8011e60:	d13e      	bne.n	8011ee0 <_dtoa_r+0x2d0>
 8011e62:	4b1e      	ldr	r3, [pc, #120]	@ (8011edc <_dtoa_r+0x2cc>)
 8011e64:	4602      	mov	r2, r0
 8011e66:	f240 11af 	movw	r1, #431	@ 0x1af
 8011e6a:	e6ea      	b.n	8011c42 <_dtoa_r+0x32>
 8011e6c:	2200      	movs	r2, #0
 8011e6e:	e7e1      	b.n	8011e34 <_dtoa_r+0x224>
 8011e70:	2200      	movs	r2, #0
 8011e72:	e7d3      	b.n	8011e1c <_dtoa_r+0x20c>
 8011e74:	2401      	movs	r4, #1
 8011e76:	2200      	movs	r2, #0
 8011e78:	e9cd 2407 	strd	r2, r4, [sp, #28]
 8011e7c:	f04f 3bff 	mov.w	fp, #4294967295
 8011e80:	2100      	movs	r1, #0
 8011e82:	46da      	mov	sl, fp
 8011e84:	2212      	movs	r2, #18
 8011e86:	9109      	str	r1, [sp, #36]	@ 0x24
 8011e88:	e7da      	b.n	8011e40 <_dtoa_r+0x230>
 8011e8a:	2201      	movs	r2, #1
 8011e8c:	9208      	str	r2, [sp, #32]
 8011e8e:	e7f5      	b.n	8011e7c <_dtoa_r+0x26c>
 8011e90:	f04f 0b01 	mov.w	fp, #1
 8011e94:	46da      	mov	sl, fp
 8011e96:	465a      	mov	r2, fp
 8011e98:	f8cd b024 	str.w	fp, [sp, #36]	@ 0x24
 8011e9c:	e7d0      	b.n	8011e40 <_dtoa_r+0x230>
 8011e9e:	3101      	adds	r1, #1
 8011ea0:	0040      	lsls	r0, r0, #1
 8011ea2:	e7d1      	b.n	8011e48 <_dtoa_r+0x238>
 8011ea4:	f3af 8000 	nop.w
 8011ea8:	636f4361 	.word	0x636f4361
 8011eac:	3fd287a7 	.word	0x3fd287a7
 8011eb0:	8b60c8b3 	.word	0x8b60c8b3
 8011eb4:	3fc68a28 	.word	0x3fc68a28
 8011eb8:	509f79fb 	.word	0x509f79fb
 8011ebc:	3fd34413 	.word	0x3fd34413
 8011ec0:	08014762 	.word	0x08014762
 8011ec4:	08014779 	.word	0x08014779
 8011ec8:	7ff00000 	.word	0x7ff00000
 8011ecc:	0801475e 	.word	0x0801475e
 8011ed0:	08014863 	.word	0x08014863
 8011ed4:	08014862 	.word	0x08014862
 8011ed8:	080148d8 	.word	0x080148d8
 8011edc:	080147d1 	.word	0x080147d1
 8011ee0:	f8d9 201c 	ldr.w	r2, [r9, #28]
 8011ee4:	f1ba 0f0e 	cmp.w	sl, #14
 8011ee8:	6010      	str	r0, [r2, #0]
 8011eea:	d86e      	bhi.n	8011fca <_dtoa_r+0x3ba>
 8011eec:	2c00      	cmp	r4, #0
 8011eee:	d06c      	beq.n	8011fca <_dtoa_r+0x3ba>
 8011ef0:	f1b8 0f00 	cmp.w	r8, #0
 8011ef4:	f340 80b4 	ble.w	8012060 <_dtoa_r+0x450>
 8011ef8:	4ac8      	ldr	r2, [pc, #800]	@ (801221c <_dtoa_r+0x60c>)
 8011efa:	f008 010f 	and.w	r1, r8, #15
 8011efe:	eb02 02c1 	add.w	r2, r2, r1, lsl #3
 8011f02:	f418 7f80 	tst.w	r8, #256	@ 0x100
 8011f06:	ed92 7b00 	vldr	d7, [r2]
 8011f0a:	ea4f 1128 	mov.w	r1, r8, asr #4
 8011f0e:	f000 809b 	beq.w	8012048 <_dtoa_r+0x438>
 8011f12:	4ac3      	ldr	r2, [pc, #780]	@ (8012220 <_dtoa_r+0x610>)
 8011f14:	ed92 6b08 	vldr	d6, [r2, #32]
 8011f18:	ee88 6b06 	vdiv.f64	d6, d8, d6
 8011f1c:	ed8d 6b02 	vstr	d6, [sp, #8]
 8011f20:	f001 010f 	and.w	r1, r1, #15
 8011f24:	2203      	movs	r2, #3
 8011f26:	48be      	ldr	r0, [pc, #760]	@ (8012220 <_dtoa_r+0x610>)
 8011f28:	2900      	cmp	r1, #0
 8011f2a:	f040 808f 	bne.w	801204c <_dtoa_r+0x43c>
 8011f2e:	ed9d 6b02 	vldr	d6, [sp, #8]
 8011f32:	ee86 7b07 	vdiv.f64	d7, d6, d7
 8011f36:	ed8d 7b02 	vstr	d7, [sp, #8]
 8011f3a:	990c      	ldr	r1, [sp, #48]	@ 0x30
 8011f3c:	ed9d 7b02 	vldr	d7, [sp, #8]
 8011f40:	2900      	cmp	r1, #0
 8011f42:	f000 80b3 	beq.w	80120ac <_dtoa_r+0x49c>
 8011f46:	eeb7 6b00 	vmov.f64	d6, #112	@ 0x3f800000  1.0
 8011f4a:	eeb4 7bc6 	vcmpe.f64	d7, d6
 8011f4e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011f52:	f140 80ab 	bpl.w	80120ac <_dtoa_r+0x49c>
 8011f56:	f1ba 0f00 	cmp.w	sl, #0
 8011f5a:	f000 80a7 	beq.w	80120ac <_dtoa_r+0x49c>
 8011f5e:	f1bb 0f00 	cmp.w	fp, #0
 8011f62:	dd30      	ble.n	8011fc6 <_dtoa_r+0x3b6>
 8011f64:	eeb2 6b04 	vmov.f64	d6, #36	@ 0x41200000  10.0
 8011f68:	ee27 7b06 	vmul.f64	d7, d7, d6
 8011f6c:	ed8d 7b02 	vstr	d7, [sp, #8]
 8011f70:	f108 31ff 	add.w	r1, r8, #4294967295
 8011f74:	9105      	str	r1, [sp, #20]
 8011f76:	3201      	adds	r2, #1
 8011f78:	465c      	mov	r4, fp
 8011f7a:	ed9d 6b02 	vldr	d6, [sp, #8]
 8011f7e:	eeb1 5b0c 	vmov.f64	d5, #28	@ 0x40e00000  7.0
 8011f82:	ee07 2a90 	vmov	s15, r2
 8011f86:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8011f8a:	eea7 5b06 	vfma.f64	d5, d7, d6
 8011f8e:	ee15 2a90 	vmov	r2, s11
 8011f92:	ec51 0b15 	vmov	r0, r1, d5
 8011f96:	f1a2 7150 	sub.w	r1, r2, #54525952	@ 0x3400000
 8011f9a:	2c00      	cmp	r4, #0
 8011f9c:	f040 808a 	bne.w	80120b4 <_dtoa_r+0x4a4>
 8011fa0:	eeb1 7b04 	vmov.f64	d7, #20	@ 0x40a00000  5.0
 8011fa4:	ee36 6b47 	vsub.f64	d6, d6, d7
 8011fa8:	ec41 0b17 	vmov	d7, r0, r1
 8011fac:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8011fb0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011fb4:	f300 826a 	bgt.w	801248c <_dtoa_r+0x87c>
 8011fb8:	eeb1 7b47 	vneg.f64	d7, d7
 8011fbc:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8011fc0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011fc4:	d423      	bmi.n	801200e <_dtoa_r+0x3fe>
 8011fc6:	ed8d 8b02 	vstr	d8, [sp, #8]
 8011fca:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 8011fcc:	2a00      	cmp	r2, #0
 8011fce:	f2c0 8129 	blt.w	8012224 <_dtoa_r+0x614>
 8011fd2:	f1b8 0f0e 	cmp.w	r8, #14
 8011fd6:	f300 8125 	bgt.w	8012224 <_dtoa_r+0x614>
 8011fda:	4b90      	ldr	r3, [pc, #576]	@ (801221c <_dtoa_r+0x60c>)
 8011fdc:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 8011fe0:	ed93 6b00 	vldr	d6, [r3]
 8011fe4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8011fe6:	2b00      	cmp	r3, #0
 8011fe8:	f280 80c8 	bge.w	801217c <_dtoa_r+0x56c>
 8011fec:	f1ba 0f00 	cmp.w	sl, #0
 8011ff0:	f300 80c4 	bgt.w	801217c <_dtoa_r+0x56c>
 8011ff4:	d10b      	bne.n	801200e <_dtoa_r+0x3fe>
 8011ff6:	eeb1 7b04 	vmov.f64	d7, #20	@ 0x40a00000  5.0
 8011ffa:	ee26 6b07 	vmul.f64	d6, d6, d7
 8011ffe:	ed9d 7b02 	vldr	d7, [sp, #8]
 8012002:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8012006:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801200a:	f2c0 823c 	blt.w	8012486 <_dtoa_r+0x876>
 801200e:	2400      	movs	r4, #0
 8012010:	4625      	mov	r5, r4
 8012012:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8012014:	43db      	mvns	r3, r3
 8012016:	9305      	str	r3, [sp, #20]
 8012018:	463e      	mov	r6, r7
 801201a:	f04f 0800 	mov.w	r8, #0
 801201e:	4621      	mov	r1, r4
 8012020:	4648      	mov	r0, r9
 8012022:	f000 fbef 	bl	8012804 <_Bfree>
 8012026:	2d00      	cmp	r5, #0
 8012028:	f000 80a2 	beq.w	8012170 <_dtoa_r+0x560>
 801202c:	f1b8 0f00 	cmp.w	r8, #0
 8012030:	d005      	beq.n	801203e <_dtoa_r+0x42e>
 8012032:	45a8      	cmp	r8, r5
 8012034:	d003      	beq.n	801203e <_dtoa_r+0x42e>
 8012036:	4641      	mov	r1, r8
 8012038:	4648      	mov	r0, r9
 801203a:	f000 fbe3 	bl	8012804 <_Bfree>
 801203e:	4629      	mov	r1, r5
 8012040:	4648      	mov	r0, r9
 8012042:	f000 fbdf 	bl	8012804 <_Bfree>
 8012046:	e093      	b.n	8012170 <_dtoa_r+0x560>
 8012048:	2202      	movs	r2, #2
 801204a:	e76c      	b.n	8011f26 <_dtoa_r+0x316>
 801204c:	07cc      	lsls	r4, r1, #31
 801204e:	d504      	bpl.n	801205a <_dtoa_r+0x44a>
 8012050:	ed90 6b00 	vldr	d6, [r0]
 8012054:	3201      	adds	r2, #1
 8012056:	ee27 7b06 	vmul.f64	d7, d7, d6
 801205a:	1049      	asrs	r1, r1, #1
 801205c:	3008      	adds	r0, #8
 801205e:	e763      	b.n	8011f28 <_dtoa_r+0x318>
 8012060:	d022      	beq.n	80120a8 <_dtoa_r+0x498>
 8012062:	f1c8 0100 	rsb	r1, r8, #0
 8012066:	4a6d      	ldr	r2, [pc, #436]	@ (801221c <_dtoa_r+0x60c>)
 8012068:	f001 000f 	and.w	r0, r1, #15
 801206c:	eb02 02c0 	add.w	r2, r2, r0, lsl #3
 8012070:	ed92 7b00 	vldr	d7, [r2]
 8012074:	ee28 7b07 	vmul.f64	d7, d8, d7
 8012078:	ed8d 7b02 	vstr	d7, [sp, #8]
 801207c:	4868      	ldr	r0, [pc, #416]	@ (8012220 <_dtoa_r+0x610>)
 801207e:	1109      	asrs	r1, r1, #4
 8012080:	2400      	movs	r4, #0
 8012082:	2202      	movs	r2, #2
 8012084:	b929      	cbnz	r1, 8012092 <_dtoa_r+0x482>
 8012086:	2c00      	cmp	r4, #0
 8012088:	f43f af57 	beq.w	8011f3a <_dtoa_r+0x32a>
 801208c:	ed8d 7b02 	vstr	d7, [sp, #8]
 8012090:	e753      	b.n	8011f3a <_dtoa_r+0x32a>
 8012092:	07ce      	lsls	r6, r1, #31
 8012094:	d505      	bpl.n	80120a2 <_dtoa_r+0x492>
 8012096:	ed90 6b00 	vldr	d6, [r0]
 801209a:	3201      	adds	r2, #1
 801209c:	2401      	movs	r4, #1
 801209e:	ee27 7b06 	vmul.f64	d7, d7, d6
 80120a2:	1049      	asrs	r1, r1, #1
 80120a4:	3008      	adds	r0, #8
 80120a6:	e7ed      	b.n	8012084 <_dtoa_r+0x474>
 80120a8:	2202      	movs	r2, #2
 80120aa:	e746      	b.n	8011f3a <_dtoa_r+0x32a>
 80120ac:	f8cd 8014 	str.w	r8, [sp, #20]
 80120b0:	4654      	mov	r4, sl
 80120b2:	e762      	b.n	8011f7a <_dtoa_r+0x36a>
 80120b4:	4a59      	ldr	r2, [pc, #356]	@ (801221c <_dtoa_r+0x60c>)
 80120b6:	eb02 02c4 	add.w	r2, r2, r4, lsl #3
 80120ba:	ed12 4b02 	vldr	d4, [r2, #-8]
 80120be:	9a08      	ldr	r2, [sp, #32]
 80120c0:	ec41 0b17 	vmov	d7, r0, r1
 80120c4:	443c      	add	r4, r7
 80120c6:	b34a      	cbz	r2, 801211c <_dtoa_r+0x50c>
 80120c8:	eeb6 3b00 	vmov.f64	d3, #96	@ 0x3f000000  0.5
 80120cc:	eeb7 2b00 	vmov.f64	d2, #112	@ 0x3f800000  1.0
 80120d0:	463e      	mov	r6, r7
 80120d2:	ee83 5b04 	vdiv.f64	d5, d3, d4
 80120d6:	eeb2 3b04 	vmov.f64	d3, #36	@ 0x41200000  10.0
 80120da:	ee35 7b47 	vsub.f64	d7, d5, d7
 80120de:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 80120e2:	ee14 2a90 	vmov	r2, s9
 80120e6:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 80120ea:	3230      	adds	r2, #48	@ 0x30
 80120ec:	ee36 6b45 	vsub.f64	d6, d6, d5
 80120f0:	eeb4 6bc7 	vcmpe.f64	d6, d7
 80120f4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80120f8:	f806 2b01 	strb.w	r2, [r6], #1
 80120fc:	d438      	bmi.n	8012170 <_dtoa_r+0x560>
 80120fe:	ee32 5b46 	vsub.f64	d5, d2, d6
 8012102:	eeb4 5bc7 	vcmpe.f64	d5, d7
 8012106:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801210a:	d46e      	bmi.n	80121ea <_dtoa_r+0x5da>
 801210c:	42a6      	cmp	r6, r4
 801210e:	f43f af5a 	beq.w	8011fc6 <_dtoa_r+0x3b6>
 8012112:	ee27 7b03 	vmul.f64	d7, d7, d3
 8012116:	ee26 6b03 	vmul.f64	d6, d6, d3
 801211a:	e7e0      	b.n	80120de <_dtoa_r+0x4ce>
 801211c:	4621      	mov	r1, r4
 801211e:	463e      	mov	r6, r7
 8012120:	ee27 7b04 	vmul.f64	d7, d7, d4
 8012124:	eeb2 3b04 	vmov.f64	d3, #36	@ 0x41200000  10.0
 8012128:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 801212c:	ee14 2a90 	vmov	r2, s9
 8012130:	3230      	adds	r2, #48	@ 0x30
 8012132:	f806 2b01 	strb.w	r2, [r6], #1
 8012136:	42a6      	cmp	r6, r4
 8012138:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 801213c:	ee36 6b45 	vsub.f64	d6, d6, d5
 8012140:	d119      	bne.n	8012176 <_dtoa_r+0x566>
 8012142:	eeb6 5b00 	vmov.f64	d5, #96	@ 0x3f000000  0.5
 8012146:	ee37 4b05 	vadd.f64	d4, d7, d5
 801214a:	eeb4 6bc4 	vcmpe.f64	d6, d4
 801214e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012152:	dc4a      	bgt.n	80121ea <_dtoa_r+0x5da>
 8012154:	ee35 5b47 	vsub.f64	d5, d5, d7
 8012158:	eeb4 6bc5 	vcmpe.f64	d6, d5
 801215c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012160:	f57f af31 	bpl.w	8011fc6 <_dtoa_r+0x3b6>
 8012164:	460e      	mov	r6, r1
 8012166:	3901      	subs	r1, #1
 8012168:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 801216c:	2b30      	cmp	r3, #48	@ 0x30
 801216e:	d0f9      	beq.n	8012164 <_dtoa_r+0x554>
 8012170:	f8dd 8014 	ldr.w	r8, [sp, #20]
 8012174:	e027      	b.n	80121c6 <_dtoa_r+0x5b6>
 8012176:	ee26 6b03 	vmul.f64	d6, d6, d3
 801217a:	e7d5      	b.n	8012128 <_dtoa_r+0x518>
 801217c:	ed9d 7b02 	vldr	d7, [sp, #8]
 8012180:	eeb2 4b04 	vmov.f64	d4, #36	@ 0x41200000  10.0
 8012184:	463e      	mov	r6, r7
 8012186:	ee87 5b06 	vdiv.f64	d5, d7, d6
 801218a:	eebd 5bc5 	vcvt.s32.f64	s10, d5
 801218e:	ee15 3a10 	vmov	r3, s10
 8012192:	3330      	adds	r3, #48	@ 0x30
 8012194:	f806 3b01 	strb.w	r3, [r6], #1
 8012198:	1bf3      	subs	r3, r6, r7
 801219a:	459a      	cmp	sl, r3
 801219c:	eeb8 3bc5 	vcvt.f64.s32	d3, s10
 80121a0:	eea3 7b46 	vfms.f64	d7, d3, d6
 80121a4:	d132      	bne.n	801220c <_dtoa_r+0x5fc>
 80121a6:	ee37 7b07 	vadd.f64	d7, d7, d7
 80121aa:	eeb4 7bc6 	vcmpe.f64	d7, d6
 80121ae:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80121b2:	dc18      	bgt.n	80121e6 <_dtoa_r+0x5d6>
 80121b4:	eeb4 7b46 	vcmp.f64	d7, d6
 80121b8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80121bc:	d103      	bne.n	80121c6 <_dtoa_r+0x5b6>
 80121be:	ee15 3a10 	vmov	r3, s10
 80121c2:	07db      	lsls	r3, r3, #31
 80121c4:	d40f      	bmi.n	80121e6 <_dtoa_r+0x5d6>
 80121c6:	9901      	ldr	r1, [sp, #4]
 80121c8:	4648      	mov	r0, r9
 80121ca:	f000 fb1b 	bl	8012804 <_Bfree>
 80121ce:	2300      	movs	r3, #0
 80121d0:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 80121d2:	7033      	strb	r3, [r6, #0]
 80121d4:	f108 0301 	add.w	r3, r8, #1
 80121d8:	6013      	str	r3, [r2, #0]
 80121da:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 80121dc:	2b00      	cmp	r3, #0
 80121de:	f000 824b 	beq.w	8012678 <_dtoa_r+0xa68>
 80121e2:	601e      	str	r6, [r3, #0]
 80121e4:	e248      	b.n	8012678 <_dtoa_r+0xa68>
 80121e6:	f8cd 8014 	str.w	r8, [sp, #20]
 80121ea:	4633      	mov	r3, r6
 80121ec:	461e      	mov	r6, r3
 80121ee:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80121f2:	2a39      	cmp	r2, #57	@ 0x39
 80121f4:	d106      	bne.n	8012204 <_dtoa_r+0x5f4>
 80121f6:	429f      	cmp	r7, r3
 80121f8:	d1f8      	bne.n	80121ec <_dtoa_r+0x5dc>
 80121fa:	9a05      	ldr	r2, [sp, #20]
 80121fc:	3201      	adds	r2, #1
 80121fe:	9205      	str	r2, [sp, #20]
 8012200:	2230      	movs	r2, #48	@ 0x30
 8012202:	703a      	strb	r2, [r7, #0]
 8012204:	781a      	ldrb	r2, [r3, #0]
 8012206:	3201      	adds	r2, #1
 8012208:	701a      	strb	r2, [r3, #0]
 801220a:	e7b1      	b.n	8012170 <_dtoa_r+0x560>
 801220c:	ee27 7b04 	vmul.f64	d7, d7, d4
 8012210:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8012214:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012218:	d1b5      	bne.n	8012186 <_dtoa_r+0x576>
 801221a:	e7d4      	b.n	80121c6 <_dtoa_r+0x5b6>
 801221c:	080148d8 	.word	0x080148d8
 8012220:	080148b0 	.word	0x080148b0
 8012224:	9908      	ldr	r1, [sp, #32]
 8012226:	2900      	cmp	r1, #0
 8012228:	f000 80e9 	beq.w	80123fe <_dtoa_r+0x7ee>
 801222c:	9907      	ldr	r1, [sp, #28]
 801222e:	2901      	cmp	r1, #1
 8012230:	f300 80cb 	bgt.w	80123ca <_dtoa_r+0x7ba>
 8012234:	2d00      	cmp	r5, #0
 8012236:	f000 80c4 	beq.w	80123c2 <_dtoa_r+0x7b2>
 801223a:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 801223e:	9e04      	ldr	r6, [sp, #16]
 8012240:	461c      	mov	r4, r3
 8012242:	9305      	str	r3, [sp, #20]
 8012244:	9b04      	ldr	r3, [sp, #16]
 8012246:	4413      	add	r3, r2
 8012248:	9304      	str	r3, [sp, #16]
 801224a:	9b06      	ldr	r3, [sp, #24]
 801224c:	2101      	movs	r1, #1
 801224e:	4413      	add	r3, r2
 8012250:	4648      	mov	r0, r9
 8012252:	9306      	str	r3, [sp, #24]
 8012254:	f000 fb8a 	bl	801296c <__i2b>
 8012258:	9b05      	ldr	r3, [sp, #20]
 801225a:	4605      	mov	r5, r0
 801225c:	b166      	cbz	r6, 8012278 <_dtoa_r+0x668>
 801225e:	9a06      	ldr	r2, [sp, #24]
 8012260:	2a00      	cmp	r2, #0
 8012262:	dd09      	ble.n	8012278 <_dtoa_r+0x668>
 8012264:	42b2      	cmp	r2, r6
 8012266:	9904      	ldr	r1, [sp, #16]
 8012268:	bfa8      	it	ge
 801226a:	4632      	movge	r2, r6
 801226c:	1a89      	subs	r1, r1, r2
 801226e:	9104      	str	r1, [sp, #16]
 8012270:	9906      	ldr	r1, [sp, #24]
 8012272:	1ab6      	subs	r6, r6, r2
 8012274:	1a8a      	subs	r2, r1, r2
 8012276:	9206      	str	r2, [sp, #24]
 8012278:	b30b      	cbz	r3, 80122be <_dtoa_r+0x6ae>
 801227a:	9a08      	ldr	r2, [sp, #32]
 801227c:	2a00      	cmp	r2, #0
 801227e:	f000 80c5 	beq.w	801240c <_dtoa_r+0x7fc>
 8012282:	2c00      	cmp	r4, #0
 8012284:	f000 80bf 	beq.w	8012406 <_dtoa_r+0x7f6>
 8012288:	4629      	mov	r1, r5
 801228a:	4622      	mov	r2, r4
 801228c:	4648      	mov	r0, r9
 801228e:	930b      	str	r3, [sp, #44]	@ 0x2c
 8012290:	f000 fc24 	bl	8012adc <__pow5mult>
 8012294:	9a01      	ldr	r2, [sp, #4]
 8012296:	4601      	mov	r1, r0
 8012298:	4605      	mov	r5, r0
 801229a:	4648      	mov	r0, r9
 801229c:	f000 fb7c 	bl	8012998 <__multiply>
 80122a0:	9901      	ldr	r1, [sp, #4]
 80122a2:	9005      	str	r0, [sp, #20]
 80122a4:	4648      	mov	r0, r9
 80122a6:	f000 faad 	bl	8012804 <_Bfree>
 80122aa:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80122ac:	1b1b      	subs	r3, r3, r4
 80122ae:	f000 80b0 	beq.w	8012412 <_dtoa_r+0x802>
 80122b2:	9905      	ldr	r1, [sp, #20]
 80122b4:	461a      	mov	r2, r3
 80122b6:	4648      	mov	r0, r9
 80122b8:	f000 fc10 	bl	8012adc <__pow5mult>
 80122bc:	9001      	str	r0, [sp, #4]
 80122be:	2101      	movs	r1, #1
 80122c0:	4648      	mov	r0, r9
 80122c2:	f000 fb53 	bl	801296c <__i2b>
 80122c6:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80122c8:	4604      	mov	r4, r0
 80122ca:	2b00      	cmp	r3, #0
 80122cc:	f000 81da 	beq.w	8012684 <_dtoa_r+0xa74>
 80122d0:	461a      	mov	r2, r3
 80122d2:	4601      	mov	r1, r0
 80122d4:	4648      	mov	r0, r9
 80122d6:	f000 fc01 	bl	8012adc <__pow5mult>
 80122da:	9b07      	ldr	r3, [sp, #28]
 80122dc:	2b01      	cmp	r3, #1
 80122de:	4604      	mov	r4, r0
 80122e0:	f300 80a0 	bgt.w	8012424 <_dtoa_r+0x814>
 80122e4:	9b02      	ldr	r3, [sp, #8]
 80122e6:	2b00      	cmp	r3, #0
 80122e8:	f040 8096 	bne.w	8012418 <_dtoa_r+0x808>
 80122ec:	9b03      	ldr	r3, [sp, #12]
 80122ee:	f3c3 0213 	ubfx	r2, r3, #0, #20
 80122f2:	2a00      	cmp	r2, #0
 80122f4:	f040 8092 	bne.w	801241c <_dtoa_r+0x80c>
 80122f8:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 80122fc:	0d12      	lsrs	r2, r2, #20
 80122fe:	0512      	lsls	r2, r2, #20
 8012300:	2a00      	cmp	r2, #0
 8012302:	f000 808d 	beq.w	8012420 <_dtoa_r+0x810>
 8012306:	9b04      	ldr	r3, [sp, #16]
 8012308:	3301      	adds	r3, #1
 801230a:	9304      	str	r3, [sp, #16]
 801230c:	9b06      	ldr	r3, [sp, #24]
 801230e:	3301      	adds	r3, #1
 8012310:	9306      	str	r3, [sp, #24]
 8012312:	2301      	movs	r3, #1
 8012314:	930b      	str	r3, [sp, #44]	@ 0x2c
 8012316:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8012318:	2b00      	cmp	r3, #0
 801231a:	f000 81b9 	beq.w	8012690 <_dtoa_r+0xa80>
 801231e:	6922      	ldr	r2, [r4, #16]
 8012320:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 8012324:	6910      	ldr	r0, [r2, #16]
 8012326:	f000 fad5 	bl	80128d4 <__hi0bits>
 801232a:	f1c0 0020 	rsb	r0, r0, #32
 801232e:	9b06      	ldr	r3, [sp, #24]
 8012330:	4418      	add	r0, r3
 8012332:	f010 001f 	ands.w	r0, r0, #31
 8012336:	f000 8081 	beq.w	801243c <_dtoa_r+0x82c>
 801233a:	f1c0 0220 	rsb	r2, r0, #32
 801233e:	2a04      	cmp	r2, #4
 8012340:	dd73      	ble.n	801242a <_dtoa_r+0x81a>
 8012342:	9b04      	ldr	r3, [sp, #16]
 8012344:	f1c0 001c 	rsb	r0, r0, #28
 8012348:	4403      	add	r3, r0
 801234a:	9304      	str	r3, [sp, #16]
 801234c:	9b06      	ldr	r3, [sp, #24]
 801234e:	4406      	add	r6, r0
 8012350:	4403      	add	r3, r0
 8012352:	9306      	str	r3, [sp, #24]
 8012354:	9b04      	ldr	r3, [sp, #16]
 8012356:	2b00      	cmp	r3, #0
 8012358:	dd05      	ble.n	8012366 <_dtoa_r+0x756>
 801235a:	9901      	ldr	r1, [sp, #4]
 801235c:	461a      	mov	r2, r3
 801235e:	4648      	mov	r0, r9
 8012360:	f000 fc16 	bl	8012b90 <__lshift>
 8012364:	9001      	str	r0, [sp, #4]
 8012366:	9b06      	ldr	r3, [sp, #24]
 8012368:	2b00      	cmp	r3, #0
 801236a:	dd05      	ble.n	8012378 <_dtoa_r+0x768>
 801236c:	4621      	mov	r1, r4
 801236e:	461a      	mov	r2, r3
 8012370:	4648      	mov	r0, r9
 8012372:	f000 fc0d 	bl	8012b90 <__lshift>
 8012376:	4604      	mov	r4, r0
 8012378:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 801237a:	2b00      	cmp	r3, #0
 801237c:	d060      	beq.n	8012440 <_dtoa_r+0x830>
 801237e:	9801      	ldr	r0, [sp, #4]
 8012380:	4621      	mov	r1, r4
 8012382:	f000 fc71 	bl	8012c68 <__mcmp>
 8012386:	2800      	cmp	r0, #0
 8012388:	da5a      	bge.n	8012440 <_dtoa_r+0x830>
 801238a:	f108 33ff 	add.w	r3, r8, #4294967295
 801238e:	9305      	str	r3, [sp, #20]
 8012390:	9901      	ldr	r1, [sp, #4]
 8012392:	2300      	movs	r3, #0
 8012394:	220a      	movs	r2, #10
 8012396:	4648      	mov	r0, r9
 8012398:	f000 fa56 	bl	8012848 <__multadd>
 801239c:	9b08      	ldr	r3, [sp, #32]
 801239e:	9001      	str	r0, [sp, #4]
 80123a0:	2b00      	cmp	r3, #0
 80123a2:	f000 8177 	beq.w	8012694 <_dtoa_r+0xa84>
 80123a6:	4629      	mov	r1, r5
 80123a8:	2300      	movs	r3, #0
 80123aa:	220a      	movs	r2, #10
 80123ac:	4648      	mov	r0, r9
 80123ae:	f000 fa4b 	bl	8012848 <__multadd>
 80123b2:	f1bb 0f00 	cmp.w	fp, #0
 80123b6:	4605      	mov	r5, r0
 80123b8:	dc6e      	bgt.n	8012498 <_dtoa_r+0x888>
 80123ba:	9b07      	ldr	r3, [sp, #28]
 80123bc:	2b02      	cmp	r3, #2
 80123be:	dc48      	bgt.n	8012452 <_dtoa_r+0x842>
 80123c0:	e06a      	b.n	8012498 <_dtoa_r+0x888>
 80123c2:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80123c4:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 80123c8:	e739      	b.n	801223e <_dtoa_r+0x62e>
 80123ca:	f10a 34ff 	add.w	r4, sl, #4294967295
 80123ce:	42a3      	cmp	r3, r4
 80123d0:	db07      	blt.n	80123e2 <_dtoa_r+0x7d2>
 80123d2:	f1ba 0f00 	cmp.w	sl, #0
 80123d6:	eba3 0404 	sub.w	r4, r3, r4
 80123da:	db0b      	blt.n	80123f4 <_dtoa_r+0x7e4>
 80123dc:	9e04      	ldr	r6, [sp, #16]
 80123de:	4652      	mov	r2, sl
 80123e0:	e72f      	b.n	8012242 <_dtoa_r+0x632>
 80123e2:	1ae2      	subs	r2, r4, r3
 80123e4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80123e6:	9e04      	ldr	r6, [sp, #16]
 80123e8:	4413      	add	r3, r2
 80123ea:	930a      	str	r3, [sp, #40]	@ 0x28
 80123ec:	4652      	mov	r2, sl
 80123ee:	4623      	mov	r3, r4
 80123f0:	2400      	movs	r4, #0
 80123f2:	e726      	b.n	8012242 <_dtoa_r+0x632>
 80123f4:	9a04      	ldr	r2, [sp, #16]
 80123f6:	eba2 060a 	sub.w	r6, r2, sl
 80123fa:	2200      	movs	r2, #0
 80123fc:	e721      	b.n	8012242 <_dtoa_r+0x632>
 80123fe:	9e04      	ldr	r6, [sp, #16]
 8012400:	9d08      	ldr	r5, [sp, #32]
 8012402:	461c      	mov	r4, r3
 8012404:	e72a      	b.n	801225c <_dtoa_r+0x64c>
 8012406:	9a01      	ldr	r2, [sp, #4]
 8012408:	9205      	str	r2, [sp, #20]
 801240a:	e752      	b.n	80122b2 <_dtoa_r+0x6a2>
 801240c:	9901      	ldr	r1, [sp, #4]
 801240e:	461a      	mov	r2, r3
 8012410:	e751      	b.n	80122b6 <_dtoa_r+0x6a6>
 8012412:	9b05      	ldr	r3, [sp, #20]
 8012414:	9301      	str	r3, [sp, #4]
 8012416:	e752      	b.n	80122be <_dtoa_r+0x6ae>
 8012418:	2300      	movs	r3, #0
 801241a:	e77b      	b.n	8012314 <_dtoa_r+0x704>
 801241c:	9b02      	ldr	r3, [sp, #8]
 801241e:	e779      	b.n	8012314 <_dtoa_r+0x704>
 8012420:	920b      	str	r2, [sp, #44]	@ 0x2c
 8012422:	e778      	b.n	8012316 <_dtoa_r+0x706>
 8012424:	2300      	movs	r3, #0
 8012426:	930b      	str	r3, [sp, #44]	@ 0x2c
 8012428:	e779      	b.n	801231e <_dtoa_r+0x70e>
 801242a:	d093      	beq.n	8012354 <_dtoa_r+0x744>
 801242c:	9b04      	ldr	r3, [sp, #16]
 801242e:	321c      	adds	r2, #28
 8012430:	4413      	add	r3, r2
 8012432:	9304      	str	r3, [sp, #16]
 8012434:	9b06      	ldr	r3, [sp, #24]
 8012436:	4416      	add	r6, r2
 8012438:	4413      	add	r3, r2
 801243a:	e78a      	b.n	8012352 <_dtoa_r+0x742>
 801243c:	4602      	mov	r2, r0
 801243e:	e7f5      	b.n	801242c <_dtoa_r+0x81c>
 8012440:	f1ba 0f00 	cmp.w	sl, #0
 8012444:	f8cd 8014 	str.w	r8, [sp, #20]
 8012448:	46d3      	mov	fp, sl
 801244a:	dc21      	bgt.n	8012490 <_dtoa_r+0x880>
 801244c:	9b07      	ldr	r3, [sp, #28]
 801244e:	2b02      	cmp	r3, #2
 8012450:	dd1e      	ble.n	8012490 <_dtoa_r+0x880>
 8012452:	f1bb 0f00 	cmp.w	fp, #0
 8012456:	f47f addc 	bne.w	8012012 <_dtoa_r+0x402>
 801245a:	4621      	mov	r1, r4
 801245c:	465b      	mov	r3, fp
 801245e:	2205      	movs	r2, #5
 8012460:	4648      	mov	r0, r9
 8012462:	f000 f9f1 	bl	8012848 <__multadd>
 8012466:	4601      	mov	r1, r0
 8012468:	4604      	mov	r4, r0
 801246a:	9801      	ldr	r0, [sp, #4]
 801246c:	f000 fbfc 	bl	8012c68 <__mcmp>
 8012470:	2800      	cmp	r0, #0
 8012472:	f77f adce 	ble.w	8012012 <_dtoa_r+0x402>
 8012476:	463e      	mov	r6, r7
 8012478:	2331      	movs	r3, #49	@ 0x31
 801247a:	f806 3b01 	strb.w	r3, [r6], #1
 801247e:	9b05      	ldr	r3, [sp, #20]
 8012480:	3301      	adds	r3, #1
 8012482:	9305      	str	r3, [sp, #20]
 8012484:	e5c9      	b.n	801201a <_dtoa_r+0x40a>
 8012486:	f8cd 8014 	str.w	r8, [sp, #20]
 801248a:	4654      	mov	r4, sl
 801248c:	4625      	mov	r5, r4
 801248e:	e7f2      	b.n	8012476 <_dtoa_r+0x866>
 8012490:	9b08      	ldr	r3, [sp, #32]
 8012492:	2b00      	cmp	r3, #0
 8012494:	f000 8102 	beq.w	801269c <_dtoa_r+0xa8c>
 8012498:	2e00      	cmp	r6, #0
 801249a:	dd05      	ble.n	80124a8 <_dtoa_r+0x898>
 801249c:	4629      	mov	r1, r5
 801249e:	4632      	mov	r2, r6
 80124a0:	4648      	mov	r0, r9
 80124a2:	f000 fb75 	bl	8012b90 <__lshift>
 80124a6:	4605      	mov	r5, r0
 80124a8:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80124aa:	2b00      	cmp	r3, #0
 80124ac:	d058      	beq.n	8012560 <_dtoa_r+0x950>
 80124ae:	6869      	ldr	r1, [r5, #4]
 80124b0:	4648      	mov	r0, r9
 80124b2:	f000 f967 	bl	8012784 <_Balloc>
 80124b6:	4606      	mov	r6, r0
 80124b8:	b928      	cbnz	r0, 80124c6 <_dtoa_r+0x8b6>
 80124ba:	4b82      	ldr	r3, [pc, #520]	@ (80126c4 <_dtoa_r+0xab4>)
 80124bc:	4602      	mov	r2, r0
 80124be:	f240 21ef 	movw	r1, #751	@ 0x2ef
 80124c2:	f7ff bbbe 	b.w	8011c42 <_dtoa_r+0x32>
 80124c6:	692a      	ldr	r2, [r5, #16]
 80124c8:	3202      	adds	r2, #2
 80124ca:	0092      	lsls	r2, r2, #2
 80124cc:	f105 010c 	add.w	r1, r5, #12
 80124d0:	300c      	adds	r0, #12
 80124d2:	f7ff fb06 	bl	8011ae2 <memcpy>
 80124d6:	2201      	movs	r2, #1
 80124d8:	4631      	mov	r1, r6
 80124da:	4648      	mov	r0, r9
 80124dc:	f000 fb58 	bl	8012b90 <__lshift>
 80124e0:	1c7b      	adds	r3, r7, #1
 80124e2:	9304      	str	r3, [sp, #16]
 80124e4:	eb07 030b 	add.w	r3, r7, fp
 80124e8:	9309      	str	r3, [sp, #36]	@ 0x24
 80124ea:	9b02      	ldr	r3, [sp, #8]
 80124ec:	f003 0301 	and.w	r3, r3, #1
 80124f0:	46a8      	mov	r8, r5
 80124f2:	9308      	str	r3, [sp, #32]
 80124f4:	4605      	mov	r5, r0
 80124f6:	9b04      	ldr	r3, [sp, #16]
 80124f8:	9801      	ldr	r0, [sp, #4]
 80124fa:	4621      	mov	r1, r4
 80124fc:	f103 3bff 	add.w	fp, r3, #4294967295
 8012500:	f7ff fafd 	bl	8011afe <quorem>
 8012504:	4641      	mov	r1, r8
 8012506:	9002      	str	r0, [sp, #8]
 8012508:	f100 0a30 	add.w	sl, r0, #48	@ 0x30
 801250c:	9801      	ldr	r0, [sp, #4]
 801250e:	f000 fbab 	bl	8012c68 <__mcmp>
 8012512:	462a      	mov	r2, r5
 8012514:	9006      	str	r0, [sp, #24]
 8012516:	4621      	mov	r1, r4
 8012518:	4648      	mov	r0, r9
 801251a:	f000 fbc1 	bl	8012ca0 <__mdiff>
 801251e:	68c2      	ldr	r2, [r0, #12]
 8012520:	4606      	mov	r6, r0
 8012522:	b9fa      	cbnz	r2, 8012564 <_dtoa_r+0x954>
 8012524:	4601      	mov	r1, r0
 8012526:	9801      	ldr	r0, [sp, #4]
 8012528:	f000 fb9e 	bl	8012c68 <__mcmp>
 801252c:	4602      	mov	r2, r0
 801252e:	4631      	mov	r1, r6
 8012530:	4648      	mov	r0, r9
 8012532:	920a      	str	r2, [sp, #40]	@ 0x28
 8012534:	f000 f966 	bl	8012804 <_Bfree>
 8012538:	9b07      	ldr	r3, [sp, #28]
 801253a:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 801253c:	9e04      	ldr	r6, [sp, #16]
 801253e:	ea42 0103 	orr.w	r1, r2, r3
 8012542:	9b08      	ldr	r3, [sp, #32]
 8012544:	4319      	orrs	r1, r3
 8012546:	d10f      	bne.n	8012568 <_dtoa_r+0x958>
 8012548:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 801254c:	d028      	beq.n	80125a0 <_dtoa_r+0x990>
 801254e:	9b06      	ldr	r3, [sp, #24]
 8012550:	2b00      	cmp	r3, #0
 8012552:	dd02      	ble.n	801255a <_dtoa_r+0x94a>
 8012554:	9b02      	ldr	r3, [sp, #8]
 8012556:	f103 0a31 	add.w	sl, r3, #49	@ 0x31
 801255a:	f88b a000 	strb.w	sl, [fp]
 801255e:	e55e      	b.n	801201e <_dtoa_r+0x40e>
 8012560:	4628      	mov	r0, r5
 8012562:	e7bd      	b.n	80124e0 <_dtoa_r+0x8d0>
 8012564:	2201      	movs	r2, #1
 8012566:	e7e2      	b.n	801252e <_dtoa_r+0x91e>
 8012568:	9b06      	ldr	r3, [sp, #24]
 801256a:	2b00      	cmp	r3, #0
 801256c:	db04      	blt.n	8012578 <_dtoa_r+0x968>
 801256e:	9907      	ldr	r1, [sp, #28]
 8012570:	430b      	orrs	r3, r1
 8012572:	9908      	ldr	r1, [sp, #32]
 8012574:	430b      	orrs	r3, r1
 8012576:	d120      	bne.n	80125ba <_dtoa_r+0x9aa>
 8012578:	2a00      	cmp	r2, #0
 801257a:	ddee      	ble.n	801255a <_dtoa_r+0x94a>
 801257c:	9901      	ldr	r1, [sp, #4]
 801257e:	2201      	movs	r2, #1
 8012580:	4648      	mov	r0, r9
 8012582:	f000 fb05 	bl	8012b90 <__lshift>
 8012586:	4621      	mov	r1, r4
 8012588:	9001      	str	r0, [sp, #4]
 801258a:	f000 fb6d 	bl	8012c68 <__mcmp>
 801258e:	2800      	cmp	r0, #0
 8012590:	dc03      	bgt.n	801259a <_dtoa_r+0x98a>
 8012592:	d1e2      	bne.n	801255a <_dtoa_r+0x94a>
 8012594:	f01a 0f01 	tst.w	sl, #1
 8012598:	d0df      	beq.n	801255a <_dtoa_r+0x94a>
 801259a:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 801259e:	d1d9      	bne.n	8012554 <_dtoa_r+0x944>
 80125a0:	2339      	movs	r3, #57	@ 0x39
 80125a2:	f88b 3000 	strb.w	r3, [fp]
 80125a6:	4633      	mov	r3, r6
 80125a8:	461e      	mov	r6, r3
 80125aa:	3b01      	subs	r3, #1
 80125ac:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 80125b0:	2a39      	cmp	r2, #57	@ 0x39
 80125b2:	d052      	beq.n	801265a <_dtoa_r+0xa4a>
 80125b4:	3201      	adds	r2, #1
 80125b6:	701a      	strb	r2, [r3, #0]
 80125b8:	e531      	b.n	801201e <_dtoa_r+0x40e>
 80125ba:	2a00      	cmp	r2, #0
 80125bc:	dd07      	ble.n	80125ce <_dtoa_r+0x9be>
 80125be:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 80125c2:	d0ed      	beq.n	80125a0 <_dtoa_r+0x990>
 80125c4:	f10a 0301 	add.w	r3, sl, #1
 80125c8:	f88b 3000 	strb.w	r3, [fp]
 80125cc:	e527      	b.n	801201e <_dtoa_r+0x40e>
 80125ce:	9b04      	ldr	r3, [sp, #16]
 80125d0:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80125d2:	f803 ac01 	strb.w	sl, [r3, #-1]
 80125d6:	4293      	cmp	r3, r2
 80125d8:	d029      	beq.n	801262e <_dtoa_r+0xa1e>
 80125da:	9901      	ldr	r1, [sp, #4]
 80125dc:	2300      	movs	r3, #0
 80125de:	220a      	movs	r2, #10
 80125e0:	4648      	mov	r0, r9
 80125e2:	f000 f931 	bl	8012848 <__multadd>
 80125e6:	45a8      	cmp	r8, r5
 80125e8:	9001      	str	r0, [sp, #4]
 80125ea:	f04f 0300 	mov.w	r3, #0
 80125ee:	f04f 020a 	mov.w	r2, #10
 80125f2:	4641      	mov	r1, r8
 80125f4:	4648      	mov	r0, r9
 80125f6:	d107      	bne.n	8012608 <_dtoa_r+0x9f8>
 80125f8:	f000 f926 	bl	8012848 <__multadd>
 80125fc:	4680      	mov	r8, r0
 80125fe:	4605      	mov	r5, r0
 8012600:	9b04      	ldr	r3, [sp, #16]
 8012602:	3301      	adds	r3, #1
 8012604:	9304      	str	r3, [sp, #16]
 8012606:	e776      	b.n	80124f6 <_dtoa_r+0x8e6>
 8012608:	f000 f91e 	bl	8012848 <__multadd>
 801260c:	4629      	mov	r1, r5
 801260e:	4680      	mov	r8, r0
 8012610:	2300      	movs	r3, #0
 8012612:	220a      	movs	r2, #10
 8012614:	4648      	mov	r0, r9
 8012616:	f000 f917 	bl	8012848 <__multadd>
 801261a:	4605      	mov	r5, r0
 801261c:	e7f0      	b.n	8012600 <_dtoa_r+0x9f0>
 801261e:	f1bb 0f00 	cmp.w	fp, #0
 8012622:	bfcc      	ite	gt
 8012624:	465e      	movgt	r6, fp
 8012626:	2601      	movle	r6, #1
 8012628:	443e      	add	r6, r7
 801262a:	f04f 0800 	mov.w	r8, #0
 801262e:	9901      	ldr	r1, [sp, #4]
 8012630:	2201      	movs	r2, #1
 8012632:	4648      	mov	r0, r9
 8012634:	f000 faac 	bl	8012b90 <__lshift>
 8012638:	4621      	mov	r1, r4
 801263a:	9001      	str	r0, [sp, #4]
 801263c:	f000 fb14 	bl	8012c68 <__mcmp>
 8012640:	2800      	cmp	r0, #0
 8012642:	dcb0      	bgt.n	80125a6 <_dtoa_r+0x996>
 8012644:	d102      	bne.n	801264c <_dtoa_r+0xa3c>
 8012646:	f01a 0f01 	tst.w	sl, #1
 801264a:	d1ac      	bne.n	80125a6 <_dtoa_r+0x996>
 801264c:	4633      	mov	r3, r6
 801264e:	461e      	mov	r6, r3
 8012650:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8012654:	2a30      	cmp	r2, #48	@ 0x30
 8012656:	d0fa      	beq.n	801264e <_dtoa_r+0xa3e>
 8012658:	e4e1      	b.n	801201e <_dtoa_r+0x40e>
 801265a:	429f      	cmp	r7, r3
 801265c:	d1a4      	bne.n	80125a8 <_dtoa_r+0x998>
 801265e:	9b05      	ldr	r3, [sp, #20]
 8012660:	3301      	adds	r3, #1
 8012662:	9305      	str	r3, [sp, #20]
 8012664:	2331      	movs	r3, #49	@ 0x31
 8012666:	703b      	strb	r3, [r7, #0]
 8012668:	e4d9      	b.n	801201e <_dtoa_r+0x40e>
 801266a:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 801266c:	4f16      	ldr	r7, [pc, #88]	@ (80126c8 <_dtoa_r+0xab8>)
 801266e:	b11b      	cbz	r3, 8012678 <_dtoa_r+0xa68>
 8012670:	f107 0308 	add.w	r3, r7, #8
 8012674:	9a1d      	ldr	r2, [sp, #116]	@ 0x74
 8012676:	6013      	str	r3, [r2, #0]
 8012678:	4638      	mov	r0, r7
 801267a:	b011      	add	sp, #68	@ 0x44
 801267c:	ecbd 8b02 	vpop	{d8}
 8012680:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012684:	9b07      	ldr	r3, [sp, #28]
 8012686:	2b01      	cmp	r3, #1
 8012688:	f77f ae2c 	ble.w	80122e4 <_dtoa_r+0x6d4>
 801268c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 801268e:	930b      	str	r3, [sp, #44]	@ 0x2c
 8012690:	2001      	movs	r0, #1
 8012692:	e64c      	b.n	801232e <_dtoa_r+0x71e>
 8012694:	f1bb 0f00 	cmp.w	fp, #0
 8012698:	f77f aed8 	ble.w	801244c <_dtoa_r+0x83c>
 801269c:	463e      	mov	r6, r7
 801269e:	9801      	ldr	r0, [sp, #4]
 80126a0:	4621      	mov	r1, r4
 80126a2:	f7ff fa2c 	bl	8011afe <quorem>
 80126a6:	f100 0a30 	add.w	sl, r0, #48	@ 0x30
 80126aa:	f806 ab01 	strb.w	sl, [r6], #1
 80126ae:	1bf2      	subs	r2, r6, r7
 80126b0:	4593      	cmp	fp, r2
 80126b2:	ddb4      	ble.n	801261e <_dtoa_r+0xa0e>
 80126b4:	9901      	ldr	r1, [sp, #4]
 80126b6:	2300      	movs	r3, #0
 80126b8:	220a      	movs	r2, #10
 80126ba:	4648      	mov	r0, r9
 80126bc:	f000 f8c4 	bl	8012848 <__multadd>
 80126c0:	9001      	str	r0, [sp, #4]
 80126c2:	e7ec      	b.n	801269e <_dtoa_r+0xa8e>
 80126c4:	080147d1 	.word	0x080147d1
 80126c8:	08014755 	.word	0x08014755

080126cc <_free_r>:
 80126cc:	b538      	push	{r3, r4, r5, lr}
 80126ce:	4605      	mov	r5, r0
 80126d0:	2900      	cmp	r1, #0
 80126d2:	d041      	beq.n	8012758 <_free_r+0x8c>
 80126d4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80126d8:	1f0c      	subs	r4, r1, #4
 80126da:	2b00      	cmp	r3, #0
 80126dc:	bfb8      	it	lt
 80126de:	18e4      	addlt	r4, r4, r3
 80126e0:	f7fe fa3e 	bl	8010b60 <__malloc_lock>
 80126e4:	4a1d      	ldr	r2, [pc, #116]	@ (801275c <_free_r+0x90>)
 80126e6:	6813      	ldr	r3, [r2, #0]
 80126e8:	b933      	cbnz	r3, 80126f8 <_free_r+0x2c>
 80126ea:	6063      	str	r3, [r4, #4]
 80126ec:	6014      	str	r4, [r2, #0]
 80126ee:	4628      	mov	r0, r5
 80126f0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80126f4:	f7fe ba3a 	b.w	8010b6c <__malloc_unlock>
 80126f8:	42a3      	cmp	r3, r4
 80126fa:	d908      	bls.n	801270e <_free_r+0x42>
 80126fc:	6820      	ldr	r0, [r4, #0]
 80126fe:	1821      	adds	r1, r4, r0
 8012700:	428b      	cmp	r3, r1
 8012702:	bf01      	itttt	eq
 8012704:	6819      	ldreq	r1, [r3, #0]
 8012706:	685b      	ldreq	r3, [r3, #4]
 8012708:	1809      	addeq	r1, r1, r0
 801270a:	6021      	streq	r1, [r4, #0]
 801270c:	e7ed      	b.n	80126ea <_free_r+0x1e>
 801270e:	461a      	mov	r2, r3
 8012710:	685b      	ldr	r3, [r3, #4]
 8012712:	b10b      	cbz	r3, 8012718 <_free_r+0x4c>
 8012714:	42a3      	cmp	r3, r4
 8012716:	d9fa      	bls.n	801270e <_free_r+0x42>
 8012718:	6811      	ldr	r1, [r2, #0]
 801271a:	1850      	adds	r0, r2, r1
 801271c:	42a0      	cmp	r0, r4
 801271e:	d10b      	bne.n	8012738 <_free_r+0x6c>
 8012720:	6820      	ldr	r0, [r4, #0]
 8012722:	4401      	add	r1, r0
 8012724:	1850      	adds	r0, r2, r1
 8012726:	4283      	cmp	r3, r0
 8012728:	6011      	str	r1, [r2, #0]
 801272a:	d1e0      	bne.n	80126ee <_free_r+0x22>
 801272c:	6818      	ldr	r0, [r3, #0]
 801272e:	685b      	ldr	r3, [r3, #4]
 8012730:	6053      	str	r3, [r2, #4]
 8012732:	4408      	add	r0, r1
 8012734:	6010      	str	r0, [r2, #0]
 8012736:	e7da      	b.n	80126ee <_free_r+0x22>
 8012738:	d902      	bls.n	8012740 <_free_r+0x74>
 801273a:	230c      	movs	r3, #12
 801273c:	602b      	str	r3, [r5, #0]
 801273e:	e7d6      	b.n	80126ee <_free_r+0x22>
 8012740:	6820      	ldr	r0, [r4, #0]
 8012742:	1821      	adds	r1, r4, r0
 8012744:	428b      	cmp	r3, r1
 8012746:	bf04      	itt	eq
 8012748:	6819      	ldreq	r1, [r3, #0]
 801274a:	685b      	ldreq	r3, [r3, #4]
 801274c:	6063      	str	r3, [r4, #4]
 801274e:	bf04      	itt	eq
 8012750:	1809      	addeq	r1, r1, r0
 8012752:	6021      	streq	r1, [r4, #0]
 8012754:	6054      	str	r4, [r2, #4]
 8012756:	e7ca      	b.n	80126ee <_free_r+0x22>
 8012758:	bd38      	pop	{r3, r4, r5, pc}
 801275a:	bf00      	nop
 801275c:	24000910 	.word	0x24000910

08012760 <__ascii_mbtowc>:
 8012760:	b082      	sub	sp, #8
 8012762:	b901      	cbnz	r1, 8012766 <__ascii_mbtowc+0x6>
 8012764:	a901      	add	r1, sp, #4
 8012766:	b142      	cbz	r2, 801277a <__ascii_mbtowc+0x1a>
 8012768:	b14b      	cbz	r3, 801277e <__ascii_mbtowc+0x1e>
 801276a:	7813      	ldrb	r3, [r2, #0]
 801276c:	600b      	str	r3, [r1, #0]
 801276e:	7812      	ldrb	r2, [r2, #0]
 8012770:	1e10      	subs	r0, r2, #0
 8012772:	bf18      	it	ne
 8012774:	2001      	movne	r0, #1
 8012776:	b002      	add	sp, #8
 8012778:	4770      	bx	lr
 801277a:	4610      	mov	r0, r2
 801277c:	e7fb      	b.n	8012776 <__ascii_mbtowc+0x16>
 801277e:	f06f 0001 	mvn.w	r0, #1
 8012782:	e7f8      	b.n	8012776 <__ascii_mbtowc+0x16>

08012784 <_Balloc>:
 8012784:	b570      	push	{r4, r5, r6, lr}
 8012786:	69c6      	ldr	r6, [r0, #28]
 8012788:	4604      	mov	r4, r0
 801278a:	460d      	mov	r5, r1
 801278c:	b976      	cbnz	r6, 80127ac <_Balloc+0x28>
 801278e:	2010      	movs	r0, #16
 8012790:	f7fe f934 	bl	80109fc <malloc>
 8012794:	4602      	mov	r2, r0
 8012796:	61e0      	str	r0, [r4, #28]
 8012798:	b920      	cbnz	r0, 80127a4 <_Balloc+0x20>
 801279a:	4b18      	ldr	r3, [pc, #96]	@ (80127fc <_Balloc+0x78>)
 801279c:	4818      	ldr	r0, [pc, #96]	@ (8012800 <_Balloc+0x7c>)
 801279e:	216b      	movs	r1, #107	@ 0x6b
 80127a0:	f001 faf4 	bl	8013d8c <__assert_func>
 80127a4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80127a8:	6006      	str	r6, [r0, #0]
 80127aa:	60c6      	str	r6, [r0, #12]
 80127ac:	69e6      	ldr	r6, [r4, #28]
 80127ae:	68f3      	ldr	r3, [r6, #12]
 80127b0:	b183      	cbz	r3, 80127d4 <_Balloc+0x50>
 80127b2:	69e3      	ldr	r3, [r4, #28]
 80127b4:	68db      	ldr	r3, [r3, #12]
 80127b6:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 80127ba:	b9b8      	cbnz	r0, 80127ec <_Balloc+0x68>
 80127bc:	2101      	movs	r1, #1
 80127be:	fa01 f605 	lsl.w	r6, r1, r5
 80127c2:	1d72      	adds	r2, r6, #5
 80127c4:	0092      	lsls	r2, r2, #2
 80127c6:	4620      	mov	r0, r4
 80127c8:	f001 fafe 	bl	8013dc8 <_calloc_r>
 80127cc:	b160      	cbz	r0, 80127e8 <_Balloc+0x64>
 80127ce:	e9c0 5601 	strd	r5, r6, [r0, #4]
 80127d2:	e00e      	b.n	80127f2 <_Balloc+0x6e>
 80127d4:	2221      	movs	r2, #33	@ 0x21
 80127d6:	2104      	movs	r1, #4
 80127d8:	4620      	mov	r0, r4
 80127da:	f001 faf5 	bl	8013dc8 <_calloc_r>
 80127de:	69e3      	ldr	r3, [r4, #28]
 80127e0:	60f0      	str	r0, [r6, #12]
 80127e2:	68db      	ldr	r3, [r3, #12]
 80127e4:	2b00      	cmp	r3, #0
 80127e6:	d1e4      	bne.n	80127b2 <_Balloc+0x2e>
 80127e8:	2000      	movs	r0, #0
 80127ea:	bd70      	pop	{r4, r5, r6, pc}
 80127ec:	6802      	ldr	r2, [r0, #0]
 80127ee:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 80127f2:	2300      	movs	r3, #0
 80127f4:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80127f8:	e7f7      	b.n	80127ea <_Balloc+0x66>
 80127fa:	bf00      	nop
 80127fc:	08014762 	.word	0x08014762
 8012800:	080147e2 	.word	0x080147e2

08012804 <_Bfree>:
 8012804:	b570      	push	{r4, r5, r6, lr}
 8012806:	69c6      	ldr	r6, [r0, #28]
 8012808:	4605      	mov	r5, r0
 801280a:	460c      	mov	r4, r1
 801280c:	b976      	cbnz	r6, 801282c <_Bfree+0x28>
 801280e:	2010      	movs	r0, #16
 8012810:	f7fe f8f4 	bl	80109fc <malloc>
 8012814:	4602      	mov	r2, r0
 8012816:	61e8      	str	r0, [r5, #28]
 8012818:	b920      	cbnz	r0, 8012824 <_Bfree+0x20>
 801281a:	4b09      	ldr	r3, [pc, #36]	@ (8012840 <_Bfree+0x3c>)
 801281c:	4809      	ldr	r0, [pc, #36]	@ (8012844 <_Bfree+0x40>)
 801281e:	218f      	movs	r1, #143	@ 0x8f
 8012820:	f001 fab4 	bl	8013d8c <__assert_func>
 8012824:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8012828:	6006      	str	r6, [r0, #0]
 801282a:	60c6      	str	r6, [r0, #12]
 801282c:	b13c      	cbz	r4, 801283e <_Bfree+0x3a>
 801282e:	69eb      	ldr	r3, [r5, #28]
 8012830:	6862      	ldr	r2, [r4, #4]
 8012832:	68db      	ldr	r3, [r3, #12]
 8012834:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8012838:	6021      	str	r1, [r4, #0]
 801283a:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 801283e:	bd70      	pop	{r4, r5, r6, pc}
 8012840:	08014762 	.word	0x08014762
 8012844:	080147e2 	.word	0x080147e2

08012848 <__multadd>:
 8012848:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801284c:	690d      	ldr	r5, [r1, #16]
 801284e:	4607      	mov	r7, r0
 8012850:	460c      	mov	r4, r1
 8012852:	461e      	mov	r6, r3
 8012854:	f101 0c14 	add.w	ip, r1, #20
 8012858:	2000      	movs	r0, #0
 801285a:	f8dc 3000 	ldr.w	r3, [ip]
 801285e:	b299      	uxth	r1, r3
 8012860:	fb02 6101 	mla	r1, r2, r1, r6
 8012864:	0c1e      	lsrs	r6, r3, #16
 8012866:	0c0b      	lsrs	r3, r1, #16
 8012868:	fb02 3306 	mla	r3, r2, r6, r3
 801286c:	b289      	uxth	r1, r1
 801286e:	3001      	adds	r0, #1
 8012870:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8012874:	4285      	cmp	r5, r0
 8012876:	f84c 1b04 	str.w	r1, [ip], #4
 801287a:	ea4f 4613 	mov.w	r6, r3, lsr #16
 801287e:	dcec      	bgt.n	801285a <__multadd+0x12>
 8012880:	b30e      	cbz	r6, 80128c6 <__multadd+0x7e>
 8012882:	68a3      	ldr	r3, [r4, #8]
 8012884:	42ab      	cmp	r3, r5
 8012886:	dc19      	bgt.n	80128bc <__multadd+0x74>
 8012888:	6861      	ldr	r1, [r4, #4]
 801288a:	4638      	mov	r0, r7
 801288c:	3101      	adds	r1, #1
 801288e:	f7ff ff79 	bl	8012784 <_Balloc>
 8012892:	4680      	mov	r8, r0
 8012894:	b928      	cbnz	r0, 80128a2 <__multadd+0x5a>
 8012896:	4602      	mov	r2, r0
 8012898:	4b0c      	ldr	r3, [pc, #48]	@ (80128cc <__multadd+0x84>)
 801289a:	480d      	ldr	r0, [pc, #52]	@ (80128d0 <__multadd+0x88>)
 801289c:	21ba      	movs	r1, #186	@ 0xba
 801289e:	f001 fa75 	bl	8013d8c <__assert_func>
 80128a2:	6922      	ldr	r2, [r4, #16]
 80128a4:	3202      	adds	r2, #2
 80128a6:	f104 010c 	add.w	r1, r4, #12
 80128aa:	0092      	lsls	r2, r2, #2
 80128ac:	300c      	adds	r0, #12
 80128ae:	f7ff f918 	bl	8011ae2 <memcpy>
 80128b2:	4621      	mov	r1, r4
 80128b4:	4638      	mov	r0, r7
 80128b6:	f7ff ffa5 	bl	8012804 <_Bfree>
 80128ba:	4644      	mov	r4, r8
 80128bc:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 80128c0:	3501      	adds	r5, #1
 80128c2:	615e      	str	r6, [r3, #20]
 80128c4:	6125      	str	r5, [r4, #16]
 80128c6:	4620      	mov	r0, r4
 80128c8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80128cc:	080147d1 	.word	0x080147d1
 80128d0:	080147e2 	.word	0x080147e2

080128d4 <__hi0bits>:
 80128d4:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 80128d8:	4603      	mov	r3, r0
 80128da:	bf36      	itet	cc
 80128dc:	0403      	lslcc	r3, r0, #16
 80128de:	2000      	movcs	r0, #0
 80128e0:	2010      	movcc	r0, #16
 80128e2:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80128e6:	bf3c      	itt	cc
 80128e8:	021b      	lslcc	r3, r3, #8
 80128ea:	3008      	addcc	r0, #8
 80128ec:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80128f0:	bf3c      	itt	cc
 80128f2:	011b      	lslcc	r3, r3, #4
 80128f4:	3004      	addcc	r0, #4
 80128f6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80128fa:	bf3c      	itt	cc
 80128fc:	009b      	lslcc	r3, r3, #2
 80128fe:	3002      	addcc	r0, #2
 8012900:	2b00      	cmp	r3, #0
 8012902:	db05      	blt.n	8012910 <__hi0bits+0x3c>
 8012904:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8012908:	f100 0001 	add.w	r0, r0, #1
 801290c:	bf08      	it	eq
 801290e:	2020      	moveq	r0, #32
 8012910:	4770      	bx	lr

08012912 <__lo0bits>:
 8012912:	6803      	ldr	r3, [r0, #0]
 8012914:	4602      	mov	r2, r0
 8012916:	f013 0007 	ands.w	r0, r3, #7
 801291a:	d00b      	beq.n	8012934 <__lo0bits+0x22>
 801291c:	07d9      	lsls	r1, r3, #31
 801291e:	d421      	bmi.n	8012964 <__lo0bits+0x52>
 8012920:	0798      	lsls	r0, r3, #30
 8012922:	bf49      	itett	mi
 8012924:	085b      	lsrmi	r3, r3, #1
 8012926:	089b      	lsrpl	r3, r3, #2
 8012928:	2001      	movmi	r0, #1
 801292a:	6013      	strmi	r3, [r2, #0]
 801292c:	bf5c      	itt	pl
 801292e:	6013      	strpl	r3, [r2, #0]
 8012930:	2002      	movpl	r0, #2
 8012932:	4770      	bx	lr
 8012934:	b299      	uxth	r1, r3
 8012936:	b909      	cbnz	r1, 801293c <__lo0bits+0x2a>
 8012938:	0c1b      	lsrs	r3, r3, #16
 801293a:	2010      	movs	r0, #16
 801293c:	b2d9      	uxtb	r1, r3
 801293e:	b909      	cbnz	r1, 8012944 <__lo0bits+0x32>
 8012940:	3008      	adds	r0, #8
 8012942:	0a1b      	lsrs	r3, r3, #8
 8012944:	0719      	lsls	r1, r3, #28
 8012946:	bf04      	itt	eq
 8012948:	091b      	lsreq	r3, r3, #4
 801294a:	3004      	addeq	r0, #4
 801294c:	0799      	lsls	r1, r3, #30
 801294e:	bf04      	itt	eq
 8012950:	089b      	lsreq	r3, r3, #2
 8012952:	3002      	addeq	r0, #2
 8012954:	07d9      	lsls	r1, r3, #31
 8012956:	d403      	bmi.n	8012960 <__lo0bits+0x4e>
 8012958:	085b      	lsrs	r3, r3, #1
 801295a:	f100 0001 	add.w	r0, r0, #1
 801295e:	d003      	beq.n	8012968 <__lo0bits+0x56>
 8012960:	6013      	str	r3, [r2, #0]
 8012962:	4770      	bx	lr
 8012964:	2000      	movs	r0, #0
 8012966:	4770      	bx	lr
 8012968:	2020      	movs	r0, #32
 801296a:	4770      	bx	lr

0801296c <__i2b>:
 801296c:	b510      	push	{r4, lr}
 801296e:	460c      	mov	r4, r1
 8012970:	2101      	movs	r1, #1
 8012972:	f7ff ff07 	bl	8012784 <_Balloc>
 8012976:	4602      	mov	r2, r0
 8012978:	b928      	cbnz	r0, 8012986 <__i2b+0x1a>
 801297a:	4b05      	ldr	r3, [pc, #20]	@ (8012990 <__i2b+0x24>)
 801297c:	4805      	ldr	r0, [pc, #20]	@ (8012994 <__i2b+0x28>)
 801297e:	f240 1145 	movw	r1, #325	@ 0x145
 8012982:	f001 fa03 	bl	8013d8c <__assert_func>
 8012986:	2301      	movs	r3, #1
 8012988:	6144      	str	r4, [r0, #20]
 801298a:	6103      	str	r3, [r0, #16]
 801298c:	bd10      	pop	{r4, pc}
 801298e:	bf00      	nop
 8012990:	080147d1 	.word	0x080147d1
 8012994:	080147e2 	.word	0x080147e2

08012998 <__multiply>:
 8012998:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801299c:	4617      	mov	r7, r2
 801299e:	690a      	ldr	r2, [r1, #16]
 80129a0:	693b      	ldr	r3, [r7, #16]
 80129a2:	429a      	cmp	r2, r3
 80129a4:	bfa8      	it	ge
 80129a6:	463b      	movge	r3, r7
 80129a8:	4689      	mov	r9, r1
 80129aa:	bfa4      	itt	ge
 80129ac:	460f      	movge	r7, r1
 80129ae:	4699      	movge	r9, r3
 80129b0:	693d      	ldr	r5, [r7, #16]
 80129b2:	f8d9 a010 	ldr.w	sl, [r9, #16]
 80129b6:	68bb      	ldr	r3, [r7, #8]
 80129b8:	6879      	ldr	r1, [r7, #4]
 80129ba:	eb05 060a 	add.w	r6, r5, sl
 80129be:	42b3      	cmp	r3, r6
 80129c0:	b085      	sub	sp, #20
 80129c2:	bfb8      	it	lt
 80129c4:	3101      	addlt	r1, #1
 80129c6:	f7ff fedd 	bl	8012784 <_Balloc>
 80129ca:	b930      	cbnz	r0, 80129da <__multiply+0x42>
 80129cc:	4602      	mov	r2, r0
 80129ce:	4b41      	ldr	r3, [pc, #260]	@ (8012ad4 <__multiply+0x13c>)
 80129d0:	4841      	ldr	r0, [pc, #260]	@ (8012ad8 <__multiply+0x140>)
 80129d2:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 80129d6:	f001 f9d9 	bl	8013d8c <__assert_func>
 80129da:	f100 0414 	add.w	r4, r0, #20
 80129de:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 80129e2:	4623      	mov	r3, r4
 80129e4:	2200      	movs	r2, #0
 80129e6:	4573      	cmp	r3, lr
 80129e8:	d320      	bcc.n	8012a2c <__multiply+0x94>
 80129ea:	f107 0814 	add.w	r8, r7, #20
 80129ee:	f109 0114 	add.w	r1, r9, #20
 80129f2:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 80129f6:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 80129fa:	9302      	str	r3, [sp, #8]
 80129fc:	1beb      	subs	r3, r5, r7
 80129fe:	3b15      	subs	r3, #21
 8012a00:	f023 0303 	bic.w	r3, r3, #3
 8012a04:	3304      	adds	r3, #4
 8012a06:	3715      	adds	r7, #21
 8012a08:	42bd      	cmp	r5, r7
 8012a0a:	bf38      	it	cc
 8012a0c:	2304      	movcc	r3, #4
 8012a0e:	9301      	str	r3, [sp, #4]
 8012a10:	9b02      	ldr	r3, [sp, #8]
 8012a12:	9103      	str	r1, [sp, #12]
 8012a14:	428b      	cmp	r3, r1
 8012a16:	d80c      	bhi.n	8012a32 <__multiply+0x9a>
 8012a18:	2e00      	cmp	r6, #0
 8012a1a:	dd03      	ble.n	8012a24 <__multiply+0x8c>
 8012a1c:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8012a20:	2b00      	cmp	r3, #0
 8012a22:	d055      	beq.n	8012ad0 <__multiply+0x138>
 8012a24:	6106      	str	r6, [r0, #16]
 8012a26:	b005      	add	sp, #20
 8012a28:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012a2c:	f843 2b04 	str.w	r2, [r3], #4
 8012a30:	e7d9      	b.n	80129e6 <__multiply+0x4e>
 8012a32:	f8b1 a000 	ldrh.w	sl, [r1]
 8012a36:	f1ba 0f00 	cmp.w	sl, #0
 8012a3a:	d01f      	beq.n	8012a7c <__multiply+0xe4>
 8012a3c:	46c4      	mov	ip, r8
 8012a3e:	46a1      	mov	r9, r4
 8012a40:	2700      	movs	r7, #0
 8012a42:	f85c 2b04 	ldr.w	r2, [ip], #4
 8012a46:	f8d9 3000 	ldr.w	r3, [r9]
 8012a4a:	fa1f fb82 	uxth.w	fp, r2
 8012a4e:	b29b      	uxth	r3, r3
 8012a50:	fb0a 330b 	mla	r3, sl, fp, r3
 8012a54:	443b      	add	r3, r7
 8012a56:	f8d9 7000 	ldr.w	r7, [r9]
 8012a5a:	0c12      	lsrs	r2, r2, #16
 8012a5c:	0c3f      	lsrs	r7, r7, #16
 8012a5e:	fb0a 7202 	mla	r2, sl, r2, r7
 8012a62:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 8012a66:	b29b      	uxth	r3, r3
 8012a68:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8012a6c:	4565      	cmp	r5, ip
 8012a6e:	f849 3b04 	str.w	r3, [r9], #4
 8012a72:	ea4f 4712 	mov.w	r7, r2, lsr #16
 8012a76:	d8e4      	bhi.n	8012a42 <__multiply+0xaa>
 8012a78:	9b01      	ldr	r3, [sp, #4]
 8012a7a:	50e7      	str	r7, [r4, r3]
 8012a7c:	9b03      	ldr	r3, [sp, #12]
 8012a7e:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8012a82:	3104      	adds	r1, #4
 8012a84:	f1b9 0f00 	cmp.w	r9, #0
 8012a88:	d020      	beq.n	8012acc <__multiply+0x134>
 8012a8a:	6823      	ldr	r3, [r4, #0]
 8012a8c:	4647      	mov	r7, r8
 8012a8e:	46a4      	mov	ip, r4
 8012a90:	f04f 0a00 	mov.w	sl, #0
 8012a94:	f8b7 b000 	ldrh.w	fp, [r7]
 8012a98:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 8012a9c:	fb09 220b 	mla	r2, r9, fp, r2
 8012aa0:	4452      	add	r2, sl
 8012aa2:	b29b      	uxth	r3, r3
 8012aa4:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8012aa8:	f84c 3b04 	str.w	r3, [ip], #4
 8012aac:	f857 3b04 	ldr.w	r3, [r7], #4
 8012ab0:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8012ab4:	f8bc 3000 	ldrh.w	r3, [ip]
 8012ab8:	fb09 330a 	mla	r3, r9, sl, r3
 8012abc:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 8012ac0:	42bd      	cmp	r5, r7
 8012ac2:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8012ac6:	d8e5      	bhi.n	8012a94 <__multiply+0xfc>
 8012ac8:	9a01      	ldr	r2, [sp, #4]
 8012aca:	50a3      	str	r3, [r4, r2]
 8012acc:	3404      	adds	r4, #4
 8012ace:	e79f      	b.n	8012a10 <__multiply+0x78>
 8012ad0:	3e01      	subs	r6, #1
 8012ad2:	e7a1      	b.n	8012a18 <__multiply+0x80>
 8012ad4:	080147d1 	.word	0x080147d1
 8012ad8:	080147e2 	.word	0x080147e2

08012adc <__pow5mult>:
 8012adc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8012ae0:	4615      	mov	r5, r2
 8012ae2:	f012 0203 	ands.w	r2, r2, #3
 8012ae6:	4607      	mov	r7, r0
 8012ae8:	460e      	mov	r6, r1
 8012aea:	d007      	beq.n	8012afc <__pow5mult+0x20>
 8012aec:	4c25      	ldr	r4, [pc, #148]	@ (8012b84 <__pow5mult+0xa8>)
 8012aee:	3a01      	subs	r2, #1
 8012af0:	2300      	movs	r3, #0
 8012af2:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8012af6:	f7ff fea7 	bl	8012848 <__multadd>
 8012afa:	4606      	mov	r6, r0
 8012afc:	10ad      	asrs	r5, r5, #2
 8012afe:	d03d      	beq.n	8012b7c <__pow5mult+0xa0>
 8012b00:	69fc      	ldr	r4, [r7, #28]
 8012b02:	b97c      	cbnz	r4, 8012b24 <__pow5mult+0x48>
 8012b04:	2010      	movs	r0, #16
 8012b06:	f7fd ff79 	bl	80109fc <malloc>
 8012b0a:	4602      	mov	r2, r0
 8012b0c:	61f8      	str	r0, [r7, #28]
 8012b0e:	b928      	cbnz	r0, 8012b1c <__pow5mult+0x40>
 8012b10:	4b1d      	ldr	r3, [pc, #116]	@ (8012b88 <__pow5mult+0xac>)
 8012b12:	481e      	ldr	r0, [pc, #120]	@ (8012b8c <__pow5mult+0xb0>)
 8012b14:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8012b18:	f001 f938 	bl	8013d8c <__assert_func>
 8012b1c:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8012b20:	6004      	str	r4, [r0, #0]
 8012b22:	60c4      	str	r4, [r0, #12]
 8012b24:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8012b28:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8012b2c:	b94c      	cbnz	r4, 8012b42 <__pow5mult+0x66>
 8012b2e:	f240 2171 	movw	r1, #625	@ 0x271
 8012b32:	4638      	mov	r0, r7
 8012b34:	f7ff ff1a 	bl	801296c <__i2b>
 8012b38:	2300      	movs	r3, #0
 8012b3a:	f8c8 0008 	str.w	r0, [r8, #8]
 8012b3e:	4604      	mov	r4, r0
 8012b40:	6003      	str	r3, [r0, #0]
 8012b42:	f04f 0900 	mov.w	r9, #0
 8012b46:	07eb      	lsls	r3, r5, #31
 8012b48:	d50a      	bpl.n	8012b60 <__pow5mult+0x84>
 8012b4a:	4631      	mov	r1, r6
 8012b4c:	4622      	mov	r2, r4
 8012b4e:	4638      	mov	r0, r7
 8012b50:	f7ff ff22 	bl	8012998 <__multiply>
 8012b54:	4631      	mov	r1, r6
 8012b56:	4680      	mov	r8, r0
 8012b58:	4638      	mov	r0, r7
 8012b5a:	f7ff fe53 	bl	8012804 <_Bfree>
 8012b5e:	4646      	mov	r6, r8
 8012b60:	106d      	asrs	r5, r5, #1
 8012b62:	d00b      	beq.n	8012b7c <__pow5mult+0xa0>
 8012b64:	6820      	ldr	r0, [r4, #0]
 8012b66:	b938      	cbnz	r0, 8012b78 <__pow5mult+0x9c>
 8012b68:	4622      	mov	r2, r4
 8012b6a:	4621      	mov	r1, r4
 8012b6c:	4638      	mov	r0, r7
 8012b6e:	f7ff ff13 	bl	8012998 <__multiply>
 8012b72:	6020      	str	r0, [r4, #0]
 8012b74:	f8c0 9000 	str.w	r9, [r0]
 8012b78:	4604      	mov	r4, r0
 8012b7a:	e7e4      	b.n	8012b46 <__pow5mult+0x6a>
 8012b7c:	4630      	mov	r0, r6
 8012b7e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8012b82:	bf00      	nop
 8012b84:	080148a4 	.word	0x080148a4
 8012b88:	08014762 	.word	0x08014762
 8012b8c:	080147e2 	.word	0x080147e2

08012b90 <__lshift>:
 8012b90:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8012b94:	460c      	mov	r4, r1
 8012b96:	6849      	ldr	r1, [r1, #4]
 8012b98:	6923      	ldr	r3, [r4, #16]
 8012b9a:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8012b9e:	68a3      	ldr	r3, [r4, #8]
 8012ba0:	4607      	mov	r7, r0
 8012ba2:	4691      	mov	r9, r2
 8012ba4:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8012ba8:	f108 0601 	add.w	r6, r8, #1
 8012bac:	42b3      	cmp	r3, r6
 8012bae:	db0b      	blt.n	8012bc8 <__lshift+0x38>
 8012bb0:	4638      	mov	r0, r7
 8012bb2:	f7ff fde7 	bl	8012784 <_Balloc>
 8012bb6:	4605      	mov	r5, r0
 8012bb8:	b948      	cbnz	r0, 8012bce <__lshift+0x3e>
 8012bba:	4602      	mov	r2, r0
 8012bbc:	4b28      	ldr	r3, [pc, #160]	@ (8012c60 <__lshift+0xd0>)
 8012bbe:	4829      	ldr	r0, [pc, #164]	@ (8012c64 <__lshift+0xd4>)
 8012bc0:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8012bc4:	f001 f8e2 	bl	8013d8c <__assert_func>
 8012bc8:	3101      	adds	r1, #1
 8012bca:	005b      	lsls	r3, r3, #1
 8012bcc:	e7ee      	b.n	8012bac <__lshift+0x1c>
 8012bce:	2300      	movs	r3, #0
 8012bd0:	f100 0114 	add.w	r1, r0, #20
 8012bd4:	f100 0210 	add.w	r2, r0, #16
 8012bd8:	4618      	mov	r0, r3
 8012bda:	4553      	cmp	r3, sl
 8012bdc:	db33      	blt.n	8012c46 <__lshift+0xb6>
 8012bde:	6920      	ldr	r0, [r4, #16]
 8012be0:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8012be4:	f104 0314 	add.w	r3, r4, #20
 8012be8:	f019 091f 	ands.w	r9, r9, #31
 8012bec:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8012bf0:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8012bf4:	d02b      	beq.n	8012c4e <__lshift+0xbe>
 8012bf6:	f1c9 0e20 	rsb	lr, r9, #32
 8012bfa:	468a      	mov	sl, r1
 8012bfc:	2200      	movs	r2, #0
 8012bfe:	6818      	ldr	r0, [r3, #0]
 8012c00:	fa00 f009 	lsl.w	r0, r0, r9
 8012c04:	4310      	orrs	r0, r2
 8012c06:	f84a 0b04 	str.w	r0, [sl], #4
 8012c0a:	f853 2b04 	ldr.w	r2, [r3], #4
 8012c0e:	459c      	cmp	ip, r3
 8012c10:	fa22 f20e 	lsr.w	r2, r2, lr
 8012c14:	d8f3      	bhi.n	8012bfe <__lshift+0x6e>
 8012c16:	ebac 0304 	sub.w	r3, ip, r4
 8012c1a:	3b15      	subs	r3, #21
 8012c1c:	f023 0303 	bic.w	r3, r3, #3
 8012c20:	3304      	adds	r3, #4
 8012c22:	f104 0015 	add.w	r0, r4, #21
 8012c26:	4560      	cmp	r0, ip
 8012c28:	bf88      	it	hi
 8012c2a:	2304      	movhi	r3, #4
 8012c2c:	50ca      	str	r2, [r1, r3]
 8012c2e:	b10a      	cbz	r2, 8012c34 <__lshift+0xa4>
 8012c30:	f108 0602 	add.w	r6, r8, #2
 8012c34:	3e01      	subs	r6, #1
 8012c36:	4638      	mov	r0, r7
 8012c38:	612e      	str	r6, [r5, #16]
 8012c3a:	4621      	mov	r1, r4
 8012c3c:	f7ff fde2 	bl	8012804 <_Bfree>
 8012c40:	4628      	mov	r0, r5
 8012c42:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8012c46:	f842 0f04 	str.w	r0, [r2, #4]!
 8012c4a:	3301      	adds	r3, #1
 8012c4c:	e7c5      	b.n	8012bda <__lshift+0x4a>
 8012c4e:	3904      	subs	r1, #4
 8012c50:	f853 2b04 	ldr.w	r2, [r3], #4
 8012c54:	f841 2f04 	str.w	r2, [r1, #4]!
 8012c58:	459c      	cmp	ip, r3
 8012c5a:	d8f9      	bhi.n	8012c50 <__lshift+0xc0>
 8012c5c:	e7ea      	b.n	8012c34 <__lshift+0xa4>
 8012c5e:	bf00      	nop
 8012c60:	080147d1 	.word	0x080147d1
 8012c64:	080147e2 	.word	0x080147e2

08012c68 <__mcmp>:
 8012c68:	690a      	ldr	r2, [r1, #16]
 8012c6a:	4603      	mov	r3, r0
 8012c6c:	6900      	ldr	r0, [r0, #16]
 8012c6e:	1a80      	subs	r0, r0, r2
 8012c70:	b530      	push	{r4, r5, lr}
 8012c72:	d10e      	bne.n	8012c92 <__mcmp+0x2a>
 8012c74:	3314      	adds	r3, #20
 8012c76:	3114      	adds	r1, #20
 8012c78:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8012c7c:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8012c80:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8012c84:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8012c88:	4295      	cmp	r5, r2
 8012c8a:	d003      	beq.n	8012c94 <__mcmp+0x2c>
 8012c8c:	d205      	bcs.n	8012c9a <__mcmp+0x32>
 8012c8e:	f04f 30ff 	mov.w	r0, #4294967295
 8012c92:	bd30      	pop	{r4, r5, pc}
 8012c94:	42a3      	cmp	r3, r4
 8012c96:	d3f3      	bcc.n	8012c80 <__mcmp+0x18>
 8012c98:	e7fb      	b.n	8012c92 <__mcmp+0x2a>
 8012c9a:	2001      	movs	r0, #1
 8012c9c:	e7f9      	b.n	8012c92 <__mcmp+0x2a>
	...

08012ca0 <__mdiff>:
 8012ca0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012ca4:	4689      	mov	r9, r1
 8012ca6:	4606      	mov	r6, r0
 8012ca8:	4611      	mov	r1, r2
 8012caa:	4648      	mov	r0, r9
 8012cac:	4614      	mov	r4, r2
 8012cae:	f7ff ffdb 	bl	8012c68 <__mcmp>
 8012cb2:	1e05      	subs	r5, r0, #0
 8012cb4:	d112      	bne.n	8012cdc <__mdiff+0x3c>
 8012cb6:	4629      	mov	r1, r5
 8012cb8:	4630      	mov	r0, r6
 8012cba:	f7ff fd63 	bl	8012784 <_Balloc>
 8012cbe:	4602      	mov	r2, r0
 8012cc0:	b928      	cbnz	r0, 8012cce <__mdiff+0x2e>
 8012cc2:	4b3f      	ldr	r3, [pc, #252]	@ (8012dc0 <__mdiff+0x120>)
 8012cc4:	f240 2137 	movw	r1, #567	@ 0x237
 8012cc8:	483e      	ldr	r0, [pc, #248]	@ (8012dc4 <__mdiff+0x124>)
 8012cca:	f001 f85f 	bl	8013d8c <__assert_func>
 8012cce:	2301      	movs	r3, #1
 8012cd0:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8012cd4:	4610      	mov	r0, r2
 8012cd6:	b003      	add	sp, #12
 8012cd8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012cdc:	bfbc      	itt	lt
 8012cde:	464b      	movlt	r3, r9
 8012ce0:	46a1      	movlt	r9, r4
 8012ce2:	4630      	mov	r0, r6
 8012ce4:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8012ce8:	bfba      	itte	lt
 8012cea:	461c      	movlt	r4, r3
 8012cec:	2501      	movlt	r5, #1
 8012cee:	2500      	movge	r5, #0
 8012cf0:	f7ff fd48 	bl	8012784 <_Balloc>
 8012cf4:	4602      	mov	r2, r0
 8012cf6:	b918      	cbnz	r0, 8012d00 <__mdiff+0x60>
 8012cf8:	4b31      	ldr	r3, [pc, #196]	@ (8012dc0 <__mdiff+0x120>)
 8012cfa:	f240 2145 	movw	r1, #581	@ 0x245
 8012cfe:	e7e3      	b.n	8012cc8 <__mdiff+0x28>
 8012d00:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8012d04:	6926      	ldr	r6, [r4, #16]
 8012d06:	60c5      	str	r5, [r0, #12]
 8012d08:	f109 0310 	add.w	r3, r9, #16
 8012d0c:	f109 0514 	add.w	r5, r9, #20
 8012d10:	f104 0e14 	add.w	lr, r4, #20
 8012d14:	f100 0b14 	add.w	fp, r0, #20
 8012d18:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8012d1c:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8012d20:	9301      	str	r3, [sp, #4]
 8012d22:	46d9      	mov	r9, fp
 8012d24:	f04f 0c00 	mov.w	ip, #0
 8012d28:	9b01      	ldr	r3, [sp, #4]
 8012d2a:	f85e 0b04 	ldr.w	r0, [lr], #4
 8012d2e:	f853 af04 	ldr.w	sl, [r3, #4]!
 8012d32:	9301      	str	r3, [sp, #4]
 8012d34:	fa1f f38a 	uxth.w	r3, sl
 8012d38:	4619      	mov	r1, r3
 8012d3a:	b283      	uxth	r3, r0
 8012d3c:	1acb      	subs	r3, r1, r3
 8012d3e:	0c00      	lsrs	r0, r0, #16
 8012d40:	4463      	add	r3, ip
 8012d42:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8012d46:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8012d4a:	b29b      	uxth	r3, r3
 8012d4c:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8012d50:	4576      	cmp	r6, lr
 8012d52:	f849 3b04 	str.w	r3, [r9], #4
 8012d56:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8012d5a:	d8e5      	bhi.n	8012d28 <__mdiff+0x88>
 8012d5c:	1b33      	subs	r3, r6, r4
 8012d5e:	3b15      	subs	r3, #21
 8012d60:	f023 0303 	bic.w	r3, r3, #3
 8012d64:	3415      	adds	r4, #21
 8012d66:	3304      	adds	r3, #4
 8012d68:	42a6      	cmp	r6, r4
 8012d6a:	bf38      	it	cc
 8012d6c:	2304      	movcc	r3, #4
 8012d6e:	441d      	add	r5, r3
 8012d70:	445b      	add	r3, fp
 8012d72:	461e      	mov	r6, r3
 8012d74:	462c      	mov	r4, r5
 8012d76:	4544      	cmp	r4, r8
 8012d78:	d30e      	bcc.n	8012d98 <__mdiff+0xf8>
 8012d7a:	f108 0103 	add.w	r1, r8, #3
 8012d7e:	1b49      	subs	r1, r1, r5
 8012d80:	f021 0103 	bic.w	r1, r1, #3
 8012d84:	3d03      	subs	r5, #3
 8012d86:	45a8      	cmp	r8, r5
 8012d88:	bf38      	it	cc
 8012d8a:	2100      	movcc	r1, #0
 8012d8c:	440b      	add	r3, r1
 8012d8e:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8012d92:	b191      	cbz	r1, 8012dba <__mdiff+0x11a>
 8012d94:	6117      	str	r7, [r2, #16]
 8012d96:	e79d      	b.n	8012cd4 <__mdiff+0x34>
 8012d98:	f854 1b04 	ldr.w	r1, [r4], #4
 8012d9c:	46e6      	mov	lr, ip
 8012d9e:	0c08      	lsrs	r0, r1, #16
 8012da0:	fa1c fc81 	uxtah	ip, ip, r1
 8012da4:	4471      	add	r1, lr
 8012da6:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8012daa:	b289      	uxth	r1, r1
 8012dac:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8012db0:	f846 1b04 	str.w	r1, [r6], #4
 8012db4:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8012db8:	e7dd      	b.n	8012d76 <__mdiff+0xd6>
 8012dba:	3f01      	subs	r7, #1
 8012dbc:	e7e7      	b.n	8012d8e <__mdiff+0xee>
 8012dbe:	bf00      	nop
 8012dc0:	080147d1 	.word	0x080147d1
 8012dc4:	080147e2 	.word	0x080147e2

08012dc8 <__d2b>:
 8012dc8:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8012dcc:	460f      	mov	r7, r1
 8012dce:	2101      	movs	r1, #1
 8012dd0:	ec59 8b10 	vmov	r8, r9, d0
 8012dd4:	4616      	mov	r6, r2
 8012dd6:	f7ff fcd5 	bl	8012784 <_Balloc>
 8012dda:	4604      	mov	r4, r0
 8012ddc:	b930      	cbnz	r0, 8012dec <__d2b+0x24>
 8012dde:	4602      	mov	r2, r0
 8012de0:	4b23      	ldr	r3, [pc, #140]	@ (8012e70 <__d2b+0xa8>)
 8012de2:	4824      	ldr	r0, [pc, #144]	@ (8012e74 <__d2b+0xac>)
 8012de4:	f240 310f 	movw	r1, #783	@ 0x30f
 8012de8:	f000 ffd0 	bl	8013d8c <__assert_func>
 8012dec:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8012df0:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8012df4:	b10d      	cbz	r5, 8012dfa <__d2b+0x32>
 8012df6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8012dfa:	9301      	str	r3, [sp, #4]
 8012dfc:	f1b8 0300 	subs.w	r3, r8, #0
 8012e00:	d023      	beq.n	8012e4a <__d2b+0x82>
 8012e02:	4668      	mov	r0, sp
 8012e04:	9300      	str	r3, [sp, #0]
 8012e06:	f7ff fd84 	bl	8012912 <__lo0bits>
 8012e0a:	e9dd 1200 	ldrd	r1, r2, [sp]
 8012e0e:	b1d0      	cbz	r0, 8012e46 <__d2b+0x7e>
 8012e10:	f1c0 0320 	rsb	r3, r0, #32
 8012e14:	fa02 f303 	lsl.w	r3, r2, r3
 8012e18:	430b      	orrs	r3, r1
 8012e1a:	40c2      	lsrs	r2, r0
 8012e1c:	6163      	str	r3, [r4, #20]
 8012e1e:	9201      	str	r2, [sp, #4]
 8012e20:	9b01      	ldr	r3, [sp, #4]
 8012e22:	61a3      	str	r3, [r4, #24]
 8012e24:	2b00      	cmp	r3, #0
 8012e26:	bf0c      	ite	eq
 8012e28:	2201      	moveq	r2, #1
 8012e2a:	2202      	movne	r2, #2
 8012e2c:	6122      	str	r2, [r4, #16]
 8012e2e:	b1a5      	cbz	r5, 8012e5a <__d2b+0x92>
 8012e30:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8012e34:	4405      	add	r5, r0
 8012e36:	603d      	str	r5, [r7, #0]
 8012e38:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8012e3c:	6030      	str	r0, [r6, #0]
 8012e3e:	4620      	mov	r0, r4
 8012e40:	b003      	add	sp, #12
 8012e42:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8012e46:	6161      	str	r1, [r4, #20]
 8012e48:	e7ea      	b.n	8012e20 <__d2b+0x58>
 8012e4a:	a801      	add	r0, sp, #4
 8012e4c:	f7ff fd61 	bl	8012912 <__lo0bits>
 8012e50:	9b01      	ldr	r3, [sp, #4]
 8012e52:	6163      	str	r3, [r4, #20]
 8012e54:	3020      	adds	r0, #32
 8012e56:	2201      	movs	r2, #1
 8012e58:	e7e8      	b.n	8012e2c <__d2b+0x64>
 8012e5a:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8012e5e:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8012e62:	6038      	str	r0, [r7, #0]
 8012e64:	6918      	ldr	r0, [r3, #16]
 8012e66:	f7ff fd35 	bl	80128d4 <__hi0bits>
 8012e6a:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8012e6e:	e7e5      	b.n	8012e3c <__d2b+0x74>
 8012e70:	080147d1 	.word	0x080147d1
 8012e74:	080147e2 	.word	0x080147e2

08012e78 <_malloc_usable_size_r>:
 8012e78:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8012e7c:	1f18      	subs	r0, r3, #4
 8012e7e:	2b00      	cmp	r3, #0
 8012e80:	bfbc      	itt	lt
 8012e82:	580b      	ldrlt	r3, [r1, r0]
 8012e84:	18c0      	addlt	r0, r0, r3
 8012e86:	4770      	bx	lr

08012e88 <__ascii_wctomb>:
 8012e88:	4603      	mov	r3, r0
 8012e8a:	4608      	mov	r0, r1
 8012e8c:	b141      	cbz	r1, 8012ea0 <__ascii_wctomb+0x18>
 8012e8e:	2aff      	cmp	r2, #255	@ 0xff
 8012e90:	d904      	bls.n	8012e9c <__ascii_wctomb+0x14>
 8012e92:	228a      	movs	r2, #138	@ 0x8a
 8012e94:	601a      	str	r2, [r3, #0]
 8012e96:	f04f 30ff 	mov.w	r0, #4294967295
 8012e9a:	4770      	bx	lr
 8012e9c:	700a      	strb	r2, [r1, #0]
 8012e9e:	2001      	movs	r0, #1
 8012ea0:	4770      	bx	lr

08012ea2 <__ssputs_r>:
 8012ea2:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8012ea6:	688e      	ldr	r6, [r1, #8]
 8012ea8:	461f      	mov	r7, r3
 8012eaa:	42be      	cmp	r6, r7
 8012eac:	680b      	ldr	r3, [r1, #0]
 8012eae:	4682      	mov	sl, r0
 8012eb0:	460c      	mov	r4, r1
 8012eb2:	4690      	mov	r8, r2
 8012eb4:	d82d      	bhi.n	8012f12 <__ssputs_r+0x70>
 8012eb6:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8012eba:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8012ebe:	d026      	beq.n	8012f0e <__ssputs_r+0x6c>
 8012ec0:	6965      	ldr	r5, [r4, #20]
 8012ec2:	6909      	ldr	r1, [r1, #16]
 8012ec4:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8012ec8:	eba3 0901 	sub.w	r9, r3, r1
 8012ecc:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8012ed0:	1c7b      	adds	r3, r7, #1
 8012ed2:	444b      	add	r3, r9
 8012ed4:	106d      	asrs	r5, r5, #1
 8012ed6:	429d      	cmp	r5, r3
 8012ed8:	bf38      	it	cc
 8012eda:	461d      	movcc	r5, r3
 8012edc:	0553      	lsls	r3, r2, #21
 8012ede:	d527      	bpl.n	8012f30 <__ssputs_r+0x8e>
 8012ee0:	4629      	mov	r1, r5
 8012ee2:	f7fd fdbd 	bl	8010a60 <_malloc_r>
 8012ee6:	4606      	mov	r6, r0
 8012ee8:	b360      	cbz	r0, 8012f44 <__ssputs_r+0xa2>
 8012eea:	6921      	ldr	r1, [r4, #16]
 8012eec:	464a      	mov	r2, r9
 8012eee:	f7fe fdf8 	bl	8011ae2 <memcpy>
 8012ef2:	89a3      	ldrh	r3, [r4, #12]
 8012ef4:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8012ef8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8012efc:	81a3      	strh	r3, [r4, #12]
 8012efe:	6126      	str	r6, [r4, #16]
 8012f00:	6165      	str	r5, [r4, #20]
 8012f02:	444e      	add	r6, r9
 8012f04:	eba5 0509 	sub.w	r5, r5, r9
 8012f08:	6026      	str	r6, [r4, #0]
 8012f0a:	60a5      	str	r5, [r4, #8]
 8012f0c:	463e      	mov	r6, r7
 8012f0e:	42be      	cmp	r6, r7
 8012f10:	d900      	bls.n	8012f14 <__ssputs_r+0x72>
 8012f12:	463e      	mov	r6, r7
 8012f14:	6820      	ldr	r0, [r4, #0]
 8012f16:	4632      	mov	r2, r6
 8012f18:	4641      	mov	r1, r8
 8012f1a:	f000 fefa 	bl	8013d12 <memmove>
 8012f1e:	68a3      	ldr	r3, [r4, #8]
 8012f20:	1b9b      	subs	r3, r3, r6
 8012f22:	60a3      	str	r3, [r4, #8]
 8012f24:	6823      	ldr	r3, [r4, #0]
 8012f26:	4433      	add	r3, r6
 8012f28:	6023      	str	r3, [r4, #0]
 8012f2a:	2000      	movs	r0, #0
 8012f2c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8012f30:	462a      	mov	r2, r5
 8012f32:	f7fd fe29 	bl	8010b88 <_realloc_r>
 8012f36:	4606      	mov	r6, r0
 8012f38:	2800      	cmp	r0, #0
 8012f3a:	d1e0      	bne.n	8012efe <__ssputs_r+0x5c>
 8012f3c:	6921      	ldr	r1, [r4, #16]
 8012f3e:	4650      	mov	r0, sl
 8012f40:	f7ff fbc4 	bl	80126cc <_free_r>
 8012f44:	230c      	movs	r3, #12
 8012f46:	f8ca 3000 	str.w	r3, [sl]
 8012f4a:	89a3      	ldrh	r3, [r4, #12]
 8012f4c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8012f50:	81a3      	strh	r3, [r4, #12]
 8012f52:	f04f 30ff 	mov.w	r0, #4294967295
 8012f56:	e7e9      	b.n	8012f2c <__ssputs_r+0x8a>

08012f58 <_svfiprintf_r>:
 8012f58:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012f5c:	4698      	mov	r8, r3
 8012f5e:	898b      	ldrh	r3, [r1, #12]
 8012f60:	061b      	lsls	r3, r3, #24
 8012f62:	b09d      	sub	sp, #116	@ 0x74
 8012f64:	4607      	mov	r7, r0
 8012f66:	460d      	mov	r5, r1
 8012f68:	4614      	mov	r4, r2
 8012f6a:	d510      	bpl.n	8012f8e <_svfiprintf_r+0x36>
 8012f6c:	690b      	ldr	r3, [r1, #16]
 8012f6e:	b973      	cbnz	r3, 8012f8e <_svfiprintf_r+0x36>
 8012f70:	2140      	movs	r1, #64	@ 0x40
 8012f72:	f7fd fd75 	bl	8010a60 <_malloc_r>
 8012f76:	6028      	str	r0, [r5, #0]
 8012f78:	6128      	str	r0, [r5, #16]
 8012f7a:	b930      	cbnz	r0, 8012f8a <_svfiprintf_r+0x32>
 8012f7c:	230c      	movs	r3, #12
 8012f7e:	603b      	str	r3, [r7, #0]
 8012f80:	f04f 30ff 	mov.w	r0, #4294967295
 8012f84:	b01d      	add	sp, #116	@ 0x74
 8012f86:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012f8a:	2340      	movs	r3, #64	@ 0x40
 8012f8c:	616b      	str	r3, [r5, #20]
 8012f8e:	2300      	movs	r3, #0
 8012f90:	9309      	str	r3, [sp, #36]	@ 0x24
 8012f92:	2320      	movs	r3, #32
 8012f94:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8012f98:	f8cd 800c 	str.w	r8, [sp, #12]
 8012f9c:	2330      	movs	r3, #48	@ 0x30
 8012f9e:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 801313c <_svfiprintf_r+0x1e4>
 8012fa2:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8012fa6:	f04f 0901 	mov.w	r9, #1
 8012faa:	4623      	mov	r3, r4
 8012fac:	469a      	mov	sl, r3
 8012fae:	f813 2b01 	ldrb.w	r2, [r3], #1
 8012fb2:	b10a      	cbz	r2, 8012fb8 <_svfiprintf_r+0x60>
 8012fb4:	2a25      	cmp	r2, #37	@ 0x25
 8012fb6:	d1f9      	bne.n	8012fac <_svfiprintf_r+0x54>
 8012fb8:	ebba 0b04 	subs.w	fp, sl, r4
 8012fbc:	d00b      	beq.n	8012fd6 <_svfiprintf_r+0x7e>
 8012fbe:	465b      	mov	r3, fp
 8012fc0:	4622      	mov	r2, r4
 8012fc2:	4629      	mov	r1, r5
 8012fc4:	4638      	mov	r0, r7
 8012fc6:	f7ff ff6c 	bl	8012ea2 <__ssputs_r>
 8012fca:	3001      	adds	r0, #1
 8012fcc:	f000 80a7 	beq.w	801311e <_svfiprintf_r+0x1c6>
 8012fd0:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8012fd2:	445a      	add	r2, fp
 8012fd4:	9209      	str	r2, [sp, #36]	@ 0x24
 8012fd6:	f89a 3000 	ldrb.w	r3, [sl]
 8012fda:	2b00      	cmp	r3, #0
 8012fdc:	f000 809f 	beq.w	801311e <_svfiprintf_r+0x1c6>
 8012fe0:	2300      	movs	r3, #0
 8012fe2:	f04f 32ff 	mov.w	r2, #4294967295
 8012fe6:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8012fea:	f10a 0a01 	add.w	sl, sl, #1
 8012fee:	9304      	str	r3, [sp, #16]
 8012ff0:	9307      	str	r3, [sp, #28]
 8012ff2:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8012ff6:	931a      	str	r3, [sp, #104]	@ 0x68
 8012ff8:	4654      	mov	r4, sl
 8012ffa:	2205      	movs	r2, #5
 8012ffc:	f814 1b01 	ldrb.w	r1, [r4], #1
 8013000:	484e      	ldr	r0, [pc, #312]	@ (801313c <_svfiprintf_r+0x1e4>)
 8013002:	f7ed f96d 	bl	80002e0 <memchr>
 8013006:	9a04      	ldr	r2, [sp, #16]
 8013008:	b9d8      	cbnz	r0, 8013042 <_svfiprintf_r+0xea>
 801300a:	06d0      	lsls	r0, r2, #27
 801300c:	bf44      	itt	mi
 801300e:	2320      	movmi	r3, #32
 8013010:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8013014:	0711      	lsls	r1, r2, #28
 8013016:	bf44      	itt	mi
 8013018:	232b      	movmi	r3, #43	@ 0x2b
 801301a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 801301e:	f89a 3000 	ldrb.w	r3, [sl]
 8013022:	2b2a      	cmp	r3, #42	@ 0x2a
 8013024:	d015      	beq.n	8013052 <_svfiprintf_r+0xfa>
 8013026:	9a07      	ldr	r2, [sp, #28]
 8013028:	4654      	mov	r4, sl
 801302a:	2000      	movs	r0, #0
 801302c:	f04f 0c0a 	mov.w	ip, #10
 8013030:	4621      	mov	r1, r4
 8013032:	f811 3b01 	ldrb.w	r3, [r1], #1
 8013036:	3b30      	subs	r3, #48	@ 0x30
 8013038:	2b09      	cmp	r3, #9
 801303a:	d94b      	bls.n	80130d4 <_svfiprintf_r+0x17c>
 801303c:	b1b0      	cbz	r0, 801306c <_svfiprintf_r+0x114>
 801303e:	9207      	str	r2, [sp, #28]
 8013040:	e014      	b.n	801306c <_svfiprintf_r+0x114>
 8013042:	eba0 0308 	sub.w	r3, r0, r8
 8013046:	fa09 f303 	lsl.w	r3, r9, r3
 801304a:	4313      	orrs	r3, r2
 801304c:	9304      	str	r3, [sp, #16]
 801304e:	46a2      	mov	sl, r4
 8013050:	e7d2      	b.n	8012ff8 <_svfiprintf_r+0xa0>
 8013052:	9b03      	ldr	r3, [sp, #12]
 8013054:	1d19      	adds	r1, r3, #4
 8013056:	681b      	ldr	r3, [r3, #0]
 8013058:	9103      	str	r1, [sp, #12]
 801305a:	2b00      	cmp	r3, #0
 801305c:	bfbb      	ittet	lt
 801305e:	425b      	neglt	r3, r3
 8013060:	f042 0202 	orrlt.w	r2, r2, #2
 8013064:	9307      	strge	r3, [sp, #28]
 8013066:	9307      	strlt	r3, [sp, #28]
 8013068:	bfb8      	it	lt
 801306a:	9204      	strlt	r2, [sp, #16]
 801306c:	7823      	ldrb	r3, [r4, #0]
 801306e:	2b2e      	cmp	r3, #46	@ 0x2e
 8013070:	d10a      	bne.n	8013088 <_svfiprintf_r+0x130>
 8013072:	7863      	ldrb	r3, [r4, #1]
 8013074:	2b2a      	cmp	r3, #42	@ 0x2a
 8013076:	d132      	bne.n	80130de <_svfiprintf_r+0x186>
 8013078:	9b03      	ldr	r3, [sp, #12]
 801307a:	1d1a      	adds	r2, r3, #4
 801307c:	681b      	ldr	r3, [r3, #0]
 801307e:	9203      	str	r2, [sp, #12]
 8013080:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8013084:	3402      	adds	r4, #2
 8013086:	9305      	str	r3, [sp, #20]
 8013088:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 801314c <_svfiprintf_r+0x1f4>
 801308c:	7821      	ldrb	r1, [r4, #0]
 801308e:	2203      	movs	r2, #3
 8013090:	4650      	mov	r0, sl
 8013092:	f7ed f925 	bl	80002e0 <memchr>
 8013096:	b138      	cbz	r0, 80130a8 <_svfiprintf_r+0x150>
 8013098:	9b04      	ldr	r3, [sp, #16]
 801309a:	eba0 000a 	sub.w	r0, r0, sl
 801309e:	2240      	movs	r2, #64	@ 0x40
 80130a0:	4082      	lsls	r2, r0
 80130a2:	4313      	orrs	r3, r2
 80130a4:	3401      	adds	r4, #1
 80130a6:	9304      	str	r3, [sp, #16]
 80130a8:	f814 1b01 	ldrb.w	r1, [r4], #1
 80130ac:	4824      	ldr	r0, [pc, #144]	@ (8013140 <_svfiprintf_r+0x1e8>)
 80130ae:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80130b2:	2206      	movs	r2, #6
 80130b4:	f7ed f914 	bl	80002e0 <memchr>
 80130b8:	2800      	cmp	r0, #0
 80130ba:	d036      	beq.n	801312a <_svfiprintf_r+0x1d2>
 80130bc:	4b21      	ldr	r3, [pc, #132]	@ (8013144 <_svfiprintf_r+0x1ec>)
 80130be:	bb1b      	cbnz	r3, 8013108 <_svfiprintf_r+0x1b0>
 80130c0:	9b03      	ldr	r3, [sp, #12]
 80130c2:	3307      	adds	r3, #7
 80130c4:	f023 0307 	bic.w	r3, r3, #7
 80130c8:	3308      	adds	r3, #8
 80130ca:	9303      	str	r3, [sp, #12]
 80130cc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80130ce:	4433      	add	r3, r6
 80130d0:	9309      	str	r3, [sp, #36]	@ 0x24
 80130d2:	e76a      	b.n	8012faa <_svfiprintf_r+0x52>
 80130d4:	fb0c 3202 	mla	r2, ip, r2, r3
 80130d8:	460c      	mov	r4, r1
 80130da:	2001      	movs	r0, #1
 80130dc:	e7a8      	b.n	8013030 <_svfiprintf_r+0xd8>
 80130de:	2300      	movs	r3, #0
 80130e0:	3401      	adds	r4, #1
 80130e2:	9305      	str	r3, [sp, #20]
 80130e4:	4619      	mov	r1, r3
 80130e6:	f04f 0c0a 	mov.w	ip, #10
 80130ea:	4620      	mov	r0, r4
 80130ec:	f810 2b01 	ldrb.w	r2, [r0], #1
 80130f0:	3a30      	subs	r2, #48	@ 0x30
 80130f2:	2a09      	cmp	r2, #9
 80130f4:	d903      	bls.n	80130fe <_svfiprintf_r+0x1a6>
 80130f6:	2b00      	cmp	r3, #0
 80130f8:	d0c6      	beq.n	8013088 <_svfiprintf_r+0x130>
 80130fa:	9105      	str	r1, [sp, #20]
 80130fc:	e7c4      	b.n	8013088 <_svfiprintf_r+0x130>
 80130fe:	fb0c 2101 	mla	r1, ip, r1, r2
 8013102:	4604      	mov	r4, r0
 8013104:	2301      	movs	r3, #1
 8013106:	e7f0      	b.n	80130ea <_svfiprintf_r+0x192>
 8013108:	ab03      	add	r3, sp, #12
 801310a:	9300      	str	r3, [sp, #0]
 801310c:	462a      	mov	r2, r5
 801310e:	4b0e      	ldr	r3, [pc, #56]	@ (8013148 <_svfiprintf_r+0x1f0>)
 8013110:	a904      	add	r1, sp, #16
 8013112:	4638      	mov	r0, r7
 8013114:	f7fd fdf4 	bl	8010d00 <_printf_float>
 8013118:	1c42      	adds	r2, r0, #1
 801311a:	4606      	mov	r6, r0
 801311c:	d1d6      	bne.n	80130cc <_svfiprintf_r+0x174>
 801311e:	89ab      	ldrh	r3, [r5, #12]
 8013120:	065b      	lsls	r3, r3, #25
 8013122:	f53f af2d 	bmi.w	8012f80 <_svfiprintf_r+0x28>
 8013126:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8013128:	e72c      	b.n	8012f84 <_svfiprintf_r+0x2c>
 801312a:	ab03      	add	r3, sp, #12
 801312c:	9300      	str	r3, [sp, #0]
 801312e:	462a      	mov	r2, r5
 8013130:	4b05      	ldr	r3, [pc, #20]	@ (8013148 <_svfiprintf_r+0x1f0>)
 8013132:	a904      	add	r1, sp, #16
 8013134:	4638      	mov	r0, r7
 8013136:	f7fe f86b 	bl	8011210 <_printf_i>
 801313a:	e7ed      	b.n	8013118 <_svfiprintf_r+0x1c0>
 801313c:	0801483b 	.word	0x0801483b
 8013140:	08014845 	.word	0x08014845
 8013144:	08010d01 	.word	0x08010d01
 8013148:	08012ea3 	.word	0x08012ea3
 801314c:	08014841 	.word	0x08014841

08013150 <_sungetc_r>:
 8013150:	b538      	push	{r3, r4, r5, lr}
 8013152:	1c4b      	adds	r3, r1, #1
 8013154:	4614      	mov	r4, r2
 8013156:	d103      	bne.n	8013160 <_sungetc_r+0x10>
 8013158:	f04f 35ff 	mov.w	r5, #4294967295
 801315c:	4628      	mov	r0, r5
 801315e:	bd38      	pop	{r3, r4, r5, pc}
 8013160:	8993      	ldrh	r3, [r2, #12]
 8013162:	f023 0320 	bic.w	r3, r3, #32
 8013166:	8193      	strh	r3, [r2, #12]
 8013168:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 801316a:	6852      	ldr	r2, [r2, #4]
 801316c:	b2cd      	uxtb	r5, r1
 801316e:	b18b      	cbz	r3, 8013194 <_sungetc_r+0x44>
 8013170:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 8013172:	4293      	cmp	r3, r2
 8013174:	dd08      	ble.n	8013188 <_sungetc_r+0x38>
 8013176:	6823      	ldr	r3, [r4, #0]
 8013178:	1e5a      	subs	r2, r3, #1
 801317a:	6022      	str	r2, [r4, #0]
 801317c:	f803 5c01 	strb.w	r5, [r3, #-1]
 8013180:	6863      	ldr	r3, [r4, #4]
 8013182:	3301      	adds	r3, #1
 8013184:	6063      	str	r3, [r4, #4]
 8013186:	e7e9      	b.n	801315c <_sungetc_r+0xc>
 8013188:	4621      	mov	r1, r4
 801318a:	f000 fd88 	bl	8013c9e <__submore>
 801318e:	2800      	cmp	r0, #0
 8013190:	d0f1      	beq.n	8013176 <_sungetc_r+0x26>
 8013192:	e7e1      	b.n	8013158 <_sungetc_r+0x8>
 8013194:	6921      	ldr	r1, [r4, #16]
 8013196:	6823      	ldr	r3, [r4, #0]
 8013198:	b151      	cbz	r1, 80131b0 <_sungetc_r+0x60>
 801319a:	4299      	cmp	r1, r3
 801319c:	d208      	bcs.n	80131b0 <_sungetc_r+0x60>
 801319e:	f813 1c01 	ldrb.w	r1, [r3, #-1]
 80131a2:	42a9      	cmp	r1, r5
 80131a4:	d104      	bne.n	80131b0 <_sungetc_r+0x60>
 80131a6:	3b01      	subs	r3, #1
 80131a8:	3201      	adds	r2, #1
 80131aa:	6023      	str	r3, [r4, #0]
 80131ac:	6062      	str	r2, [r4, #4]
 80131ae:	e7d5      	b.n	801315c <_sungetc_r+0xc>
 80131b0:	e9c4 320f 	strd	r3, r2, [r4, #60]	@ 0x3c
 80131b4:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80131b8:	6363      	str	r3, [r4, #52]	@ 0x34
 80131ba:	2303      	movs	r3, #3
 80131bc:	63a3      	str	r3, [r4, #56]	@ 0x38
 80131be:	4623      	mov	r3, r4
 80131c0:	f803 5f46 	strb.w	r5, [r3, #70]!
 80131c4:	6023      	str	r3, [r4, #0]
 80131c6:	2301      	movs	r3, #1
 80131c8:	e7dc      	b.n	8013184 <_sungetc_r+0x34>

080131ca <__ssrefill_r>:
 80131ca:	b510      	push	{r4, lr}
 80131cc:	460c      	mov	r4, r1
 80131ce:	6b49      	ldr	r1, [r1, #52]	@ 0x34
 80131d0:	b169      	cbz	r1, 80131ee <__ssrefill_r+0x24>
 80131d2:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80131d6:	4299      	cmp	r1, r3
 80131d8:	d001      	beq.n	80131de <__ssrefill_r+0x14>
 80131da:	f7ff fa77 	bl	80126cc <_free_r>
 80131de:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80131e0:	6063      	str	r3, [r4, #4]
 80131e2:	2000      	movs	r0, #0
 80131e4:	6360      	str	r0, [r4, #52]	@ 0x34
 80131e6:	b113      	cbz	r3, 80131ee <__ssrefill_r+0x24>
 80131e8:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 80131ea:	6023      	str	r3, [r4, #0]
 80131ec:	bd10      	pop	{r4, pc}
 80131ee:	6923      	ldr	r3, [r4, #16]
 80131f0:	6023      	str	r3, [r4, #0]
 80131f2:	2300      	movs	r3, #0
 80131f4:	6063      	str	r3, [r4, #4]
 80131f6:	89a3      	ldrh	r3, [r4, #12]
 80131f8:	f043 0320 	orr.w	r3, r3, #32
 80131fc:	81a3      	strh	r3, [r4, #12]
 80131fe:	f04f 30ff 	mov.w	r0, #4294967295
 8013202:	e7f3      	b.n	80131ec <__ssrefill_r+0x22>

08013204 <__ssvfiscanf_r>:
 8013204:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013208:	460c      	mov	r4, r1
 801320a:	f5ad 7d23 	sub.w	sp, sp, #652	@ 0x28c
 801320e:	2100      	movs	r1, #0
 8013210:	e9cd 1144 	strd	r1, r1, [sp, #272]	@ 0x110
 8013214:	49a6      	ldr	r1, [pc, #664]	@ (80134b0 <__ssvfiscanf_r+0x2ac>)
 8013216:	91a0      	str	r1, [sp, #640]	@ 0x280
 8013218:	f10d 0804 	add.w	r8, sp, #4
 801321c:	49a5      	ldr	r1, [pc, #660]	@ (80134b4 <__ssvfiscanf_r+0x2b0>)
 801321e:	4fa6      	ldr	r7, [pc, #664]	@ (80134b8 <__ssvfiscanf_r+0x2b4>)
 8013220:	f8cd 8118 	str.w	r8, [sp, #280]	@ 0x118
 8013224:	4606      	mov	r6, r0
 8013226:	91a1      	str	r1, [sp, #644]	@ 0x284
 8013228:	9300      	str	r3, [sp, #0]
 801322a:	f892 9000 	ldrb.w	r9, [r2]
 801322e:	f1b9 0f00 	cmp.w	r9, #0
 8013232:	f000 8158 	beq.w	80134e6 <__ssvfiscanf_r+0x2e2>
 8013236:	f817 3009 	ldrb.w	r3, [r7, r9]
 801323a:	f013 0308 	ands.w	r3, r3, #8
 801323e:	f102 0501 	add.w	r5, r2, #1
 8013242:	d019      	beq.n	8013278 <__ssvfiscanf_r+0x74>
 8013244:	6863      	ldr	r3, [r4, #4]
 8013246:	2b00      	cmp	r3, #0
 8013248:	dd0f      	ble.n	801326a <__ssvfiscanf_r+0x66>
 801324a:	6823      	ldr	r3, [r4, #0]
 801324c:	781a      	ldrb	r2, [r3, #0]
 801324e:	5cba      	ldrb	r2, [r7, r2]
 8013250:	0712      	lsls	r2, r2, #28
 8013252:	d401      	bmi.n	8013258 <__ssvfiscanf_r+0x54>
 8013254:	462a      	mov	r2, r5
 8013256:	e7e8      	b.n	801322a <__ssvfiscanf_r+0x26>
 8013258:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 801325a:	3201      	adds	r2, #1
 801325c:	9245      	str	r2, [sp, #276]	@ 0x114
 801325e:	6862      	ldr	r2, [r4, #4]
 8013260:	3301      	adds	r3, #1
 8013262:	3a01      	subs	r2, #1
 8013264:	6062      	str	r2, [r4, #4]
 8013266:	6023      	str	r3, [r4, #0]
 8013268:	e7ec      	b.n	8013244 <__ssvfiscanf_r+0x40>
 801326a:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 801326c:	4621      	mov	r1, r4
 801326e:	4630      	mov	r0, r6
 8013270:	4798      	blx	r3
 8013272:	2800      	cmp	r0, #0
 8013274:	d0e9      	beq.n	801324a <__ssvfiscanf_r+0x46>
 8013276:	e7ed      	b.n	8013254 <__ssvfiscanf_r+0x50>
 8013278:	f1b9 0f25 	cmp.w	r9, #37	@ 0x25
 801327c:	f040 8085 	bne.w	801338a <__ssvfiscanf_r+0x186>
 8013280:	9341      	str	r3, [sp, #260]	@ 0x104
 8013282:	9343      	str	r3, [sp, #268]	@ 0x10c
 8013284:	7853      	ldrb	r3, [r2, #1]
 8013286:	2b2a      	cmp	r3, #42	@ 0x2a
 8013288:	bf02      	ittt	eq
 801328a:	2310      	moveq	r3, #16
 801328c:	1c95      	addeq	r5, r2, #2
 801328e:	9341      	streq	r3, [sp, #260]	@ 0x104
 8013290:	220a      	movs	r2, #10
 8013292:	46aa      	mov	sl, r5
 8013294:	f81a 1b01 	ldrb.w	r1, [sl], #1
 8013298:	f1a1 0330 	sub.w	r3, r1, #48	@ 0x30
 801329c:	2b09      	cmp	r3, #9
 801329e:	d91e      	bls.n	80132de <__ssvfiscanf_r+0xda>
 80132a0:	f8df b218 	ldr.w	fp, [pc, #536]	@ 80134bc <__ssvfiscanf_r+0x2b8>
 80132a4:	2203      	movs	r2, #3
 80132a6:	4658      	mov	r0, fp
 80132a8:	f7ed f81a 	bl	80002e0 <memchr>
 80132ac:	b138      	cbz	r0, 80132be <__ssvfiscanf_r+0xba>
 80132ae:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 80132b0:	eba0 000b 	sub.w	r0, r0, fp
 80132b4:	2301      	movs	r3, #1
 80132b6:	4083      	lsls	r3, r0
 80132b8:	4313      	orrs	r3, r2
 80132ba:	9341      	str	r3, [sp, #260]	@ 0x104
 80132bc:	4655      	mov	r5, sl
 80132be:	f815 3b01 	ldrb.w	r3, [r5], #1
 80132c2:	2b78      	cmp	r3, #120	@ 0x78
 80132c4:	d806      	bhi.n	80132d4 <__ssvfiscanf_r+0xd0>
 80132c6:	2b57      	cmp	r3, #87	@ 0x57
 80132c8:	d810      	bhi.n	80132ec <__ssvfiscanf_r+0xe8>
 80132ca:	2b25      	cmp	r3, #37	@ 0x25
 80132cc:	d05d      	beq.n	801338a <__ssvfiscanf_r+0x186>
 80132ce:	d857      	bhi.n	8013380 <__ssvfiscanf_r+0x17c>
 80132d0:	2b00      	cmp	r3, #0
 80132d2:	d075      	beq.n	80133c0 <__ssvfiscanf_r+0x1bc>
 80132d4:	2303      	movs	r3, #3
 80132d6:	9347      	str	r3, [sp, #284]	@ 0x11c
 80132d8:	230a      	movs	r3, #10
 80132da:	9342      	str	r3, [sp, #264]	@ 0x108
 80132dc:	e088      	b.n	80133f0 <__ssvfiscanf_r+0x1ec>
 80132de:	9b43      	ldr	r3, [sp, #268]	@ 0x10c
 80132e0:	fb02 1103 	mla	r1, r2, r3, r1
 80132e4:	3930      	subs	r1, #48	@ 0x30
 80132e6:	9143      	str	r1, [sp, #268]	@ 0x10c
 80132e8:	4655      	mov	r5, sl
 80132ea:	e7d2      	b.n	8013292 <__ssvfiscanf_r+0x8e>
 80132ec:	f1a3 0258 	sub.w	r2, r3, #88	@ 0x58
 80132f0:	2a20      	cmp	r2, #32
 80132f2:	d8ef      	bhi.n	80132d4 <__ssvfiscanf_r+0xd0>
 80132f4:	a101      	add	r1, pc, #4	@ (adr r1, 80132fc <__ssvfiscanf_r+0xf8>)
 80132f6:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 80132fa:	bf00      	nop
 80132fc:	080133cf 	.word	0x080133cf
 8013300:	080132d5 	.word	0x080132d5
 8013304:	080132d5 	.word	0x080132d5
 8013308:	08013429 	.word	0x08013429
 801330c:	080132d5 	.word	0x080132d5
 8013310:	080132d5 	.word	0x080132d5
 8013314:	080132d5 	.word	0x080132d5
 8013318:	080132d5 	.word	0x080132d5
 801331c:	080132d5 	.word	0x080132d5
 8013320:	080132d5 	.word	0x080132d5
 8013324:	080132d5 	.word	0x080132d5
 8013328:	0801343f 	.word	0x0801343f
 801332c:	08013425 	.word	0x08013425
 8013330:	08013387 	.word	0x08013387
 8013334:	08013387 	.word	0x08013387
 8013338:	08013387 	.word	0x08013387
 801333c:	080132d5 	.word	0x080132d5
 8013340:	080133e1 	.word	0x080133e1
 8013344:	080132d5 	.word	0x080132d5
 8013348:	080132d5 	.word	0x080132d5
 801334c:	080132d5 	.word	0x080132d5
 8013350:	080132d5 	.word	0x080132d5
 8013354:	0801344f 	.word	0x0801344f
 8013358:	080133e9 	.word	0x080133e9
 801335c:	080133c7 	.word	0x080133c7
 8013360:	080132d5 	.word	0x080132d5
 8013364:	080132d5 	.word	0x080132d5
 8013368:	0801344b 	.word	0x0801344b
 801336c:	080132d5 	.word	0x080132d5
 8013370:	08013425 	.word	0x08013425
 8013374:	080132d5 	.word	0x080132d5
 8013378:	080132d5 	.word	0x080132d5
 801337c:	080133cf 	.word	0x080133cf
 8013380:	3b45      	subs	r3, #69	@ 0x45
 8013382:	2b02      	cmp	r3, #2
 8013384:	d8a6      	bhi.n	80132d4 <__ssvfiscanf_r+0xd0>
 8013386:	2305      	movs	r3, #5
 8013388:	e031      	b.n	80133ee <__ssvfiscanf_r+0x1ea>
 801338a:	6863      	ldr	r3, [r4, #4]
 801338c:	2b00      	cmp	r3, #0
 801338e:	dd0d      	ble.n	80133ac <__ssvfiscanf_r+0x1a8>
 8013390:	6823      	ldr	r3, [r4, #0]
 8013392:	781a      	ldrb	r2, [r3, #0]
 8013394:	454a      	cmp	r2, r9
 8013396:	f040 80a6 	bne.w	80134e6 <__ssvfiscanf_r+0x2e2>
 801339a:	3301      	adds	r3, #1
 801339c:	6862      	ldr	r2, [r4, #4]
 801339e:	6023      	str	r3, [r4, #0]
 80133a0:	9b45      	ldr	r3, [sp, #276]	@ 0x114
 80133a2:	3a01      	subs	r2, #1
 80133a4:	3301      	adds	r3, #1
 80133a6:	6062      	str	r2, [r4, #4]
 80133a8:	9345      	str	r3, [sp, #276]	@ 0x114
 80133aa:	e753      	b.n	8013254 <__ssvfiscanf_r+0x50>
 80133ac:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 80133ae:	4621      	mov	r1, r4
 80133b0:	4630      	mov	r0, r6
 80133b2:	4798      	blx	r3
 80133b4:	2800      	cmp	r0, #0
 80133b6:	d0eb      	beq.n	8013390 <__ssvfiscanf_r+0x18c>
 80133b8:	9844      	ldr	r0, [sp, #272]	@ 0x110
 80133ba:	2800      	cmp	r0, #0
 80133bc:	f040 808b 	bne.w	80134d6 <__ssvfiscanf_r+0x2d2>
 80133c0:	f04f 30ff 	mov.w	r0, #4294967295
 80133c4:	e08b      	b.n	80134de <__ssvfiscanf_r+0x2da>
 80133c6:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 80133c8:	f042 0220 	orr.w	r2, r2, #32
 80133cc:	9241      	str	r2, [sp, #260]	@ 0x104
 80133ce:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 80133d0:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80133d4:	9241      	str	r2, [sp, #260]	@ 0x104
 80133d6:	2210      	movs	r2, #16
 80133d8:	2b6e      	cmp	r3, #110	@ 0x6e
 80133da:	9242      	str	r2, [sp, #264]	@ 0x108
 80133dc:	d902      	bls.n	80133e4 <__ssvfiscanf_r+0x1e0>
 80133de:	e005      	b.n	80133ec <__ssvfiscanf_r+0x1e8>
 80133e0:	2300      	movs	r3, #0
 80133e2:	9342      	str	r3, [sp, #264]	@ 0x108
 80133e4:	2303      	movs	r3, #3
 80133e6:	e002      	b.n	80133ee <__ssvfiscanf_r+0x1ea>
 80133e8:	2308      	movs	r3, #8
 80133ea:	9342      	str	r3, [sp, #264]	@ 0x108
 80133ec:	2304      	movs	r3, #4
 80133ee:	9347      	str	r3, [sp, #284]	@ 0x11c
 80133f0:	6863      	ldr	r3, [r4, #4]
 80133f2:	2b00      	cmp	r3, #0
 80133f4:	dd39      	ble.n	801346a <__ssvfiscanf_r+0x266>
 80133f6:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 80133f8:	0659      	lsls	r1, r3, #25
 80133fa:	d404      	bmi.n	8013406 <__ssvfiscanf_r+0x202>
 80133fc:	6823      	ldr	r3, [r4, #0]
 80133fe:	781a      	ldrb	r2, [r3, #0]
 8013400:	5cba      	ldrb	r2, [r7, r2]
 8013402:	0712      	lsls	r2, r2, #28
 8013404:	d438      	bmi.n	8013478 <__ssvfiscanf_r+0x274>
 8013406:	9b47      	ldr	r3, [sp, #284]	@ 0x11c
 8013408:	2b02      	cmp	r3, #2
 801340a:	dc47      	bgt.n	801349c <__ssvfiscanf_r+0x298>
 801340c:	466b      	mov	r3, sp
 801340e:	4622      	mov	r2, r4
 8013410:	a941      	add	r1, sp, #260	@ 0x104
 8013412:	4630      	mov	r0, r6
 8013414:	f000 f9ae 	bl	8013774 <_scanf_chars>
 8013418:	2801      	cmp	r0, #1
 801341a:	d064      	beq.n	80134e6 <__ssvfiscanf_r+0x2e2>
 801341c:	2802      	cmp	r0, #2
 801341e:	f47f af19 	bne.w	8013254 <__ssvfiscanf_r+0x50>
 8013422:	e7c9      	b.n	80133b8 <__ssvfiscanf_r+0x1b4>
 8013424:	220a      	movs	r2, #10
 8013426:	e7d7      	b.n	80133d8 <__ssvfiscanf_r+0x1d4>
 8013428:	4629      	mov	r1, r5
 801342a:	4640      	mov	r0, r8
 801342c:	f000 fbfe 	bl	8013c2c <__sccl>
 8013430:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 8013432:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8013436:	9341      	str	r3, [sp, #260]	@ 0x104
 8013438:	4605      	mov	r5, r0
 801343a:	2301      	movs	r3, #1
 801343c:	e7d7      	b.n	80133ee <__ssvfiscanf_r+0x1ea>
 801343e:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 8013440:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8013444:	9341      	str	r3, [sp, #260]	@ 0x104
 8013446:	2300      	movs	r3, #0
 8013448:	e7d1      	b.n	80133ee <__ssvfiscanf_r+0x1ea>
 801344a:	2302      	movs	r3, #2
 801344c:	e7cf      	b.n	80133ee <__ssvfiscanf_r+0x1ea>
 801344e:	9841      	ldr	r0, [sp, #260]	@ 0x104
 8013450:	06c3      	lsls	r3, r0, #27
 8013452:	f53f aeff 	bmi.w	8013254 <__ssvfiscanf_r+0x50>
 8013456:	9b00      	ldr	r3, [sp, #0]
 8013458:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 801345a:	1d19      	adds	r1, r3, #4
 801345c:	9100      	str	r1, [sp, #0]
 801345e:	681b      	ldr	r3, [r3, #0]
 8013460:	07c0      	lsls	r0, r0, #31
 8013462:	bf4c      	ite	mi
 8013464:	801a      	strhmi	r2, [r3, #0]
 8013466:	601a      	strpl	r2, [r3, #0]
 8013468:	e6f4      	b.n	8013254 <__ssvfiscanf_r+0x50>
 801346a:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 801346c:	4621      	mov	r1, r4
 801346e:	4630      	mov	r0, r6
 8013470:	4798      	blx	r3
 8013472:	2800      	cmp	r0, #0
 8013474:	d0bf      	beq.n	80133f6 <__ssvfiscanf_r+0x1f2>
 8013476:	e79f      	b.n	80133b8 <__ssvfiscanf_r+0x1b4>
 8013478:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 801347a:	3201      	adds	r2, #1
 801347c:	9245      	str	r2, [sp, #276]	@ 0x114
 801347e:	6862      	ldr	r2, [r4, #4]
 8013480:	3a01      	subs	r2, #1
 8013482:	2a00      	cmp	r2, #0
 8013484:	6062      	str	r2, [r4, #4]
 8013486:	dd02      	ble.n	801348e <__ssvfiscanf_r+0x28a>
 8013488:	3301      	adds	r3, #1
 801348a:	6023      	str	r3, [r4, #0]
 801348c:	e7b6      	b.n	80133fc <__ssvfiscanf_r+0x1f8>
 801348e:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 8013490:	4621      	mov	r1, r4
 8013492:	4630      	mov	r0, r6
 8013494:	4798      	blx	r3
 8013496:	2800      	cmp	r0, #0
 8013498:	d0b0      	beq.n	80133fc <__ssvfiscanf_r+0x1f8>
 801349a:	e78d      	b.n	80133b8 <__ssvfiscanf_r+0x1b4>
 801349c:	2b04      	cmp	r3, #4
 801349e:	dc0f      	bgt.n	80134c0 <__ssvfiscanf_r+0x2bc>
 80134a0:	466b      	mov	r3, sp
 80134a2:	4622      	mov	r2, r4
 80134a4:	a941      	add	r1, sp, #260	@ 0x104
 80134a6:	4630      	mov	r0, r6
 80134a8:	f000 f9be 	bl	8013828 <_scanf_i>
 80134ac:	e7b4      	b.n	8013418 <__ssvfiscanf_r+0x214>
 80134ae:	bf00      	nop
 80134b0:	08013151 	.word	0x08013151
 80134b4:	080131cb 	.word	0x080131cb
 80134b8:	08014619 	.word	0x08014619
 80134bc:	08014841 	.word	0x08014841
 80134c0:	4b0a      	ldr	r3, [pc, #40]	@ (80134ec <__ssvfiscanf_r+0x2e8>)
 80134c2:	2b00      	cmp	r3, #0
 80134c4:	f43f aec6 	beq.w	8013254 <__ssvfiscanf_r+0x50>
 80134c8:	466b      	mov	r3, sp
 80134ca:	4622      	mov	r2, r4
 80134cc:	a941      	add	r1, sp, #260	@ 0x104
 80134ce:	4630      	mov	r0, r6
 80134d0:	f3af 8000 	nop.w
 80134d4:	e7a0      	b.n	8013418 <__ssvfiscanf_r+0x214>
 80134d6:	89a3      	ldrh	r3, [r4, #12]
 80134d8:	065b      	lsls	r3, r3, #25
 80134da:	f53f af71 	bmi.w	80133c0 <__ssvfiscanf_r+0x1bc>
 80134de:	f50d 7d23 	add.w	sp, sp, #652	@ 0x28c
 80134e2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80134e6:	9844      	ldr	r0, [sp, #272]	@ 0x110
 80134e8:	e7f9      	b.n	80134de <__ssvfiscanf_r+0x2da>
 80134ea:	bf00      	nop
 80134ec:	00000000 	.word	0x00000000

080134f0 <__sfputc_r>:
 80134f0:	6893      	ldr	r3, [r2, #8]
 80134f2:	3b01      	subs	r3, #1
 80134f4:	2b00      	cmp	r3, #0
 80134f6:	b410      	push	{r4}
 80134f8:	6093      	str	r3, [r2, #8]
 80134fa:	da08      	bge.n	801350e <__sfputc_r+0x1e>
 80134fc:	6994      	ldr	r4, [r2, #24]
 80134fe:	42a3      	cmp	r3, r4
 8013500:	db01      	blt.n	8013506 <__sfputc_r+0x16>
 8013502:	290a      	cmp	r1, #10
 8013504:	d103      	bne.n	801350e <__sfputc_r+0x1e>
 8013506:	f85d 4b04 	ldr.w	r4, [sp], #4
 801350a:	f7fe b99a 	b.w	8011842 <__swbuf_r>
 801350e:	6813      	ldr	r3, [r2, #0]
 8013510:	1c58      	adds	r0, r3, #1
 8013512:	6010      	str	r0, [r2, #0]
 8013514:	7019      	strb	r1, [r3, #0]
 8013516:	4608      	mov	r0, r1
 8013518:	f85d 4b04 	ldr.w	r4, [sp], #4
 801351c:	4770      	bx	lr

0801351e <__sfputs_r>:
 801351e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8013520:	4606      	mov	r6, r0
 8013522:	460f      	mov	r7, r1
 8013524:	4614      	mov	r4, r2
 8013526:	18d5      	adds	r5, r2, r3
 8013528:	42ac      	cmp	r4, r5
 801352a:	d101      	bne.n	8013530 <__sfputs_r+0x12>
 801352c:	2000      	movs	r0, #0
 801352e:	e007      	b.n	8013540 <__sfputs_r+0x22>
 8013530:	f814 1b01 	ldrb.w	r1, [r4], #1
 8013534:	463a      	mov	r2, r7
 8013536:	4630      	mov	r0, r6
 8013538:	f7ff ffda 	bl	80134f0 <__sfputc_r>
 801353c:	1c43      	adds	r3, r0, #1
 801353e:	d1f3      	bne.n	8013528 <__sfputs_r+0xa>
 8013540:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08013544 <_vfiprintf_r>:
 8013544:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013548:	460d      	mov	r5, r1
 801354a:	b09d      	sub	sp, #116	@ 0x74
 801354c:	4614      	mov	r4, r2
 801354e:	4698      	mov	r8, r3
 8013550:	4606      	mov	r6, r0
 8013552:	b118      	cbz	r0, 801355c <_vfiprintf_r+0x18>
 8013554:	6a03      	ldr	r3, [r0, #32]
 8013556:	b90b      	cbnz	r3, 801355c <_vfiprintf_r+0x18>
 8013558:	f7fe f804 	bl	8011564 <__sinit>
 801355c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 801355e:	07d9      	lsls	r1, r3, #31
 8013560:	d405      	bmi.n	801356e <_vfiprintf_r+0x2a>
 8013562:	89ab      	ldrh	r3, [r5, #12]
 8013564:	059a      	lsls	r2, r3, #22
 8013566:	d402      	bmi.n	801356e <_vfiprintf_r+0x2a>
 8013568:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 801356a:	f7fe fab0 	bl	8011ace <__retarget_lock_acquire_recursive>
 801356e:	89ab      	ldrh	r3, [r5, #12]
 8013570:	071b      	lsls	r3, r3, #28
 8013572:	d501      	bpl.n	8013578 <_vfiprintf_r+0x34>
 8013574:	692b      	ldr	r3, [r5, #16]
 8013576:	b99b      	cbnz	r3, 80135a0 <_vfiprintf_r+0x5c>
 8013578:	4629      	mov	r1, r5
 801357a:	4630      	mov	r0, r6
 801357c:	f7fe f9a0 	bl	80118c0 <__swsetup_r>
 8013580:	b170      	cbz	r0, 80135a0 <_vfiprintf_r+0x5c>
 8013582:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8013584:	07dc      	lsls	r4, r3, #31
 8013586:	d504      	bpl.n	8013592 <_vfiprintf_r+0x4e>
 8013588:	f04f 30ff 	mov.w	r0, #4294967295
 801358c:	b01d      	add	sp, #116	@ 0x74
 801358e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8013592:	89ab      	ldrh	r3, [r5, #12]
 8013594:	0598      	lsls	r0, r3, #22
 8013596:	d4f7      	bmi.n	8013588 <_vfiprintf_r+0x44>
 8013598:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 801359a:	f7fe fa99 	bl	8011ad0 <__retarget_lock_release_recursive>
 801359e:	e7f3      	b.n	8013588 <_vfiprintf_r+0x44>
 80135a0:	2300      	movs	r3, #0
 80135a2:	9309      	str	r3, [sp, #36]	@ 0x24
 80135a4:	2320      	movs	r3, #32
 80135a6:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80135aa:	f8cd 800c 	str.w	r8, [sp, #12]
 80135ae:	2330      	movs	r3, #48	@ 0x30
 80135b0:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8013760 <_vfiprintf_r+0x21c>
 80135b4:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80135b8:	f04f 0901 	mov.w	r9, #1
 80135bc:	4623      	mov	r3, r4
 80135be:	469a      	mov	sl, r3
 80135c0:	f813 2b01 	ldrb.w	r2, [r3], #1
 80135c4:	b10a      	cbz	r2, 80135ca <_vfiprintf_r+0x86>
 80135c6:	2a25      	cmp	r2, #37	@ 0x25
 80135c8:	d1f9      	bne.n	80135be <_vfiprintf_r+0x7a>
 80135ca:	ebba 0b04 	subs.w	fp, sl, r4
 80135ce:	d00b      	beq.n	80135e8 <_vfiprintf_r+0xa4>
 80135d0:	465b      	mov	r3, fp
 80135d2:	4622      	mov	r2, r4
 80135d4:	4629      	mov	r1, r5
 80135d6:	4630      	mov	r0, r6
 80135d8:	f7ff ffa1 	bl	801351e <__sfputs_r>
 80135dc:	3001      	adds	r0, #1
 80135de:	f000 80a7 	beq.w	8013730 <_vfiprintf_r+0x1ec>
 80135e2:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80135e4:	445a      	add	r2, fp
 80135e6:	9209      	str	r2, [sp, #36]	@ 0x24
 80135e8:	f89a 3000 	ldrb.w	r3, [sl]
 80135ec:	2b00      	cmp	r3, #0
 80135ee:	f000 809f 	beq.w	8013730 <_vfiprintf_r+0x1ec>
 80135f2:	2300      	movs	r3, #0
 80135f4:	f04f 32ff 	mov.w	r2, #4294967295
 80135f8:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80135fc:	f10a 0a01 	add.w	sl, sl, #1
 8013600:	9304      	str	r3, [sp, #16]
 8013602:	9307      	str	r3, [sp, #28]
 8013604:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8013608:	931a      	str	r3, [sp, #104]	@ 0x68
 801360a:	4654      	mov	r4, sl
 801360c:	2205      	movs	r2, #5
 801360e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8013612:	4853      	ldr	r0, [pc, #332]	@ (8013760 <_vfiprintf_r+0x21c>)
 8013614:	f7ec fe64 	bl	80002e0 <memchr>
 8013618:	9a04      	ldr	r2, [sp, #16]
 801361a:	b9d8      	cbnz	r0, 8013654 <_vfiprintf_r+0x110>
 801361c:	06d1      	lsls	r1, r2, #27
 801361e:	bf44      	itt	mi
 8013620:	2320      	movmi	r3, #32
 8013622:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8013626:	0713      	lsls	r3, r2, #28
 8013628:	bf44      	itt	mi
 801362a:	232b      	movmi	r3, #43	@ 0x2b
 801362c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8013630:	f89a 3000 	ldrb.w	r3, [sl]
 8013634:	2b2a      	cmp	r3, #42	@ 0x2a
 8013636:	d015      	beq.n	8013664 <_vfiprintf_r+0x120>
 8013638:	9a07      	ldr	r2, [sp, #28]
 801363a:	4654      	mov	r4, sl
 801363c:	2000      	movs	r0, #0
 801363e:	f04f 0c0a 	mov.w	ip, #10
 8013642:	4621      	mov	r1, r4
 8013644:	f811 3b01 	ldrb.w	r3, [r1], #1
 8013648:	3b30      	subs	r3, #48	@ 0x30
 801364a:	2b09      	cmp	r3, #9
 801364c:	d94b      	bls.n	80136e6 <_vfiprintf_r+0x1a2>
 801364e:	b1b0      	cbz	r0, 801367e <_vfiprintf_r+0x13a>
 8013650:	9207      	str	r2, [sp, #28]
 8013652:	e014      	b.n	801367e <_vfiprintf_r+0x13a>
 8013654:	eba0 0308 	sub.w	r3, r0, r8
 8013658:	fa09 f303 	lsl.w	r3, r9, r3
 801365c:	4313      	orrs	r3, r2
 801365e:	9304      	str	r3, [sp, #16]
 8013660:	46a2      	mov	sl, r4
 8013662:	e7d2      	b.n	801360a <_vfiprintf_r+0xc6>
 8013664:	9b03      	ldr	r3, [sp, #12]
 8013666:	1d19      	adds	r1, r3, #4
 8013668:	681b      	ldr	r3, [r3, #0]
 801366a:	9103      	str	r1, [sp, #12]
 801366c:	2b00      	cmp	r3, #0
 801366e:	bfbb      	ittet	lt
 8013670:	425b      	neglt	r3, r3
 8013672:	f042 0202 	orrlt.w	r2, r2, #2
 8013676:	9307      	strge	r3, [sp, #28]
 8013678:	9307      	strlt	r3, [sp, #28]
 801367a:	bfb8      	it	lt
 801367c:	9204      	strlt	r2, [sp, #16]
 801367e:	7823      	ldrb	r3, [r4, #0]
 8013680:	2b2e      	cmp	r3, #46	@ 0x2e
 8013682:	d10a      	bne.n	801369a <_vfiprintf_r+0x156>
 8013684:	7863      	ldrb	r3, [r4, #1]
 8013686:	2b2a      	cmp	r3, #42	@ 0x2a
 8013688:	d132      	bne.n	80136f0 <_vfiprintf_r+0x1ac>
 801368a:	9b03      	ldr	r3, [sp, #12]
 801368c:	1d1a      	adds	r2, r3, #4
 801368e:	681b      	ldr	r3, [r3, #0]
 8013690:	9203      	str	r2, [sp, #12]
 8013692:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8013696:	3402      	adds	r4, #2
 8013698:	9305      	str	r3, [sp, #20]
 801369a:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8013770 <_vfiprintf_r+0x22c>
 801369e:	7821      	ldrb	r1, [r4, #0]
 80136a0:	2203      	movs	r2, #3
 80136a2:	4650      	mov	r0, sl
 80136a4:	f7ec fe1c 	bl	80002e0 <memchr>
 80136a8:	b138      	cbz	r0, 80136ba <_vfiprintf_r+0x176>
 80136aa:	9b04      	ldr	r3, [sp, #16]
 80136ac:	eba0 000a 	sub.w	r0, r0, sl
 80136b0:	2240      	movs	r2, #64	@ 0x40
 80136b2:	4082      	lsls	r2, r0
 80136b4:	4313      	orrs	r3, r2
 80136b6:	3401      	adds	r4, #1
 80136b8:	9304      	str	r3, [sp, #16]
 80136ba:	f814 1b01 	ldrb.w	r1, [r4], #1
 80136be:	4829      	ldr	r0, [pc, #164]	@ (8013764 <_vfiprintf_r+0x220>)
 80136c0:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80136c4:	2206      	movs	r2, #6
 80136c6:	f7ec fe0b 	bl	80002e0 <memchr>
 80136ca:	2800      	cmp	r0, #0
 80136cc:	d03f      	beq.n	801374e <_vfiprintf_r+0x20a>
 80136ce:	4b26      	ldr	r3, [pc, #152]	@ (8013768 <_vfiprintf_r+0x224>)
 80136d0:	bb1b      	cbnz	r3, 801371a <_vfiprintf_r+0x1d6>
 80136d2:	9b03      	ldr	r3, [sp, #12]
 80136d4:	3307      	adds	r3, #7
 80136d6:	f023 0307 	bic.w	r3, r3, #7
 80136da:	3308      	adds	r3, #8
 80136dc:	9303      	str	r3, [sp, #12]
 80136de:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80136e0:	443b      	add	r3, r7
 80136e2:	9309      	str	r3, [sp, #36]	@ 0x24
 80136e4:	e76a      	b.n	80135bc <_vfiprintf_r+0x78>
 80136e6:	fb0c 3202 	mla	r2, ip, r2, r3
 80136ea:	460c      	mov	r4, r1
 80136ec:	2001      	movs	r0, #1
 80136ee:	e7a8      	b.n	8013642 <_vfiprintf_r+0xfe>
 80136f0:	2300      	movs	r3, #0
 80136f2:	3401      	adds	r4, #1
 80136f4:	9305      	str	r3, [sp, #20]
 80136f6:	4619      	mov	r1, r3
 80136f8:	f04f 0c0a 	mov.w	ip, #10
 80136fc:	4620      	mov	r0, r4
 80136fe:	f810 2b01 	ldrb.w	r2, [r0], #1
 8013702:	3a30      	subs	r2, #48	@ 0x30
 8013704:	2a09      	cmp	r2, #9
 8013706:	d903      	bls.n	8013710 <_vfiprintf_r+0x1cc>
 8013708:	2b00      	cmp	r3, #0
 801370a:	d0c6      	beq.n	801369a <_vfiprintf_r+0x156>
 801370c:	9105      	str	r1, [sp, #20]
 801370e:	e7c4      	b.n	801369a <_vfiprintf_r+0x156>
 8013710:	fb0c 2101 	mla	r1, ip, r1, r2
 8013714:	4604      	mov	r4, r0
 8013716:	2301      	movs	r3, #1
 8013718:	e7f0      	b.n	80136fc <_vfiprintf_r+0x1b8>
 801371a:	ab03      	add	r3, sp, #12
 801371c:	9300      	str	r3, [sp, #0]
 801371e:	462a      	mov	r2, r5
 8013720:	4b12      	ldr	r3, [pc, #72]	@ (801376c <_vfiprintf_r+0x228>)
 8013722:	a904      	add	r1, sp, #16
 8013724:	4630      	mov	r0, r6
 8013726:	f7fd faeb 	bl	8010d00 <_printf_float>
 801372a:	4607      	mov	r7, r0
 801372c:	1c78      	adds	r0, r7, #1
 801372e:	d1d6      	bne.n	80136de <_vfiprintf_r+0x19a>
 8013730:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8013732:	07d9      	lsls	r1, r3, #31
 8013734:	d405      	bmi.n	8013742 <_vfiprintf_r+0x1fe>
 8013736:	89ab      	ldrh	r3, [r5, #12]
 8013738:	059a      	lsls	r2, r3, #22
 801373a:	d402      	bmi.n	8013742 <_vfiprintf_r+0x1fe>
 801373c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 801373e:	f7fe f9c7 	bl	8011ad0 <__retarget_lock_release_recursive>
 8013742:	89ab      	ldrh	r3, [r5, #12]
 8013744:	065b      	lsls	r3, r3, #25
 8013746:	f53f af1f 	bmi.w	8013588 <_vfiprintf_r+0x44>
 801374a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 801374c:	e71e      	b.n	801358c <_vfiprintf_r+0x48>
 801374e:	ab03      	add	r3, sp, #12
 8013750:	9300      	str	r3, [sp, #0]
 8013752:	462a      	mov	r2, r5
 8013754:	4b05      	ldr	r3, [pc, #20]	@ (801376c <_vfiprintf_r+0x228>)
 8013756:	a904      	add	r1, sp, #16
 8013758:	4630      	mov	r0, r6
 801375a:	f7fd fd59 	bl	8011210 <_printf_i>
 801375e:	e7e4      	b.n	801372a <_vfiprintf_r+0x1e6>
 8013760:	0801483b 	.word	0x0801483b
 8013764:	08014845 	.word	0x08014845
 8013768:	08010d01 	.word	0x08010d01
 801376c:	0801351f 	.word	0x0801351f
 8013770:	08014841 	.word	0x08014841

08013774 <_scanf_chars>:
 8013774:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8013778:	4615      	mov	r5, r2
 801377a:	688a      	ldr	r2, [r1, #8]
 801377c:	4680      	mov	r8, r0
 801377e:	460c      	mov	r4, r1
 8013780:	b932      	cbnz	r2, 8013790 <_scanf_chars+0x1c>
 8013782:	698a      	ldr	r2, [r1, #24]
 8013784:	2a00      	cmp	r2, #0
 8013786:	bf14      	ite	ne
 8013788:	f04f 32ff 	movne.w	r2, #4294967295
 801378c:	2201      	moveq	r2, #1
 801378e:	608a      	str	r2, [r1, #8]
 8013790:	6822      	ldr	r2, [r4, #0]
 8013792:	f8df 9090 	ldr.w	r9, [pc, #144]	@ 8013824 <_scanf_chars+0xb0>
 8013796:	06d1      	lsls	r1, r2, #27
 8013798:	bf5f      	itttt	pl
 801379a:	681a      	ldrpl	r2, [r3, #0]
 801379c:	1d11      	addpl	r1, r2, #4
 801379e:	6019      	strpl	r1, [r3, #0]
 80137a0:	6816      	ldrpl	r6, [r2, #0]
 80137a2:	2700      	movs	r7, #0
 80137a4:	69a0      	ldr	r0, [r4, #24]
 80137a6:	b188      	cbz	r0, 80137cc <_scanf_chars+0x58>
 80137a8:	2801      	cmp	r0, #1
 80137aa:	d107      	bne.n	80137bc <_scanf_chars+0x48>
 80137ac:	682b      	ldr	r3, [r5, #0]
 80137ae:	781a      	ldrb	r2, [r3, #0]
 80137b0:	6963      	ldr	r3, [r4, #20]
 80137b2:	5c9b      	ldrb	r3, [r3, r2]
 80137b4:	b953      	cbnz	r3, 80137cc <_scanf_chars+0x58>
 80137b6:	2f00      	cmp	r7, #0
 80137b8:	d031      	beq.n	801381e <_scanf_chars+0xaa>
 80137ba:	e022      	b.n	8013802 <_scanf_chars+0x8e>
 80137bc:	2802      	cmp	r0, #2
 80137be:	d120      	bne.n	8013802 <_scanf_chars+0x8e>
 80137c0:	682b      	ldr	r3, [r5, #0]
 80137c2:	781b      	ldrb	r3, [r3, #0]
 80137c4:	f819 3003 	ldrb.w	r3, [r9, r3]
 80137c8:	071b      	lsls	r3, r3, #28
 80137ca:	d41a      	bmi.n	8013802 <_scanf_chars+0x8e>
 80137cc:	6823      	ldr	r3, [r4, #0]
 80137ce:	06da      	lsls	r2, r3, #27
 80137d0:	bf5e      	ittt	pl
 80137d2:	682b      	ldrpl	r3, [r5, #0]
 80137d4:	781b      	ldrbpl	r3, [r3, #0]
 80137d6:	f806 3b01 	strbpl.w	r3, [r6], #1
 80137da:	682a      	ldr	r2, [r5, #0]
 80137dc:	686b      	ldr	r3, [r5, #4]
 80137de:	3201      	adds	r2, #1
 80137e0:	602a      	str	r2, [r5, #0]
 80137e2:	68a2      	ldr	r2, [r4, #8]
 80137e4:	3b01      	subs	r3, #1
 80137e6:	3a01      	subs	r2, #1
 80137e8:	606b      	str	r3, [r5, #4]
 80137ea:	3701      	adds	r7, #1
 80137ec:	60a2      	str	r2, [r4, #8]
 80137ee:	b142      	cbz	r2, 8013802 <_scanf_chars+0x8e>
 80137f0:	2b00      	cmp	r3, #0
 80137f2:	dcd7      	bgt.n	80137a4 <_scanf_chars+0x30>
 80137f4:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 80137f8:	4629      	mov	r1, r5
 80137fa:	4640      	mov	r0, r8
 80137fc:	4798      	blx	r3
 80137fe:	2800      	cmp	r0, #0
 8013800:	d0d0      	beq.n	80137a4 <_scanf_chars+0x30>
 8013802:	6823      	ldr	r3, [r4, #0]
 8013804:	f013 0310 	ands.w	r3, r3, #16
 8013808:	d105      	bne.n	8013816 <_scanf_chars+0xa2>
 801380a:	68e2      	ldr	r2, [r4, #12]
 801380c:	3201      	adds	r2, #1
 801380e:	60e2      	str	r2, [r4, #12]
 8013810:	69a2      	ldr	r2, [r4, #24]
 8013812:	b102      	cbz	r2, 8013816 <_scanf_chars+0xa2>
 8013814:	7033      	strb	r3, [r6, #0]
 8013816:	6923      	ldr	r3, [r4, #16]
 8013818:	443b      	add	r3, r7
 801381a:	6123      	str	r3, [r4, #16]
 801381c:	2000      	movs	r0, #0
 801381e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8013822:	bf00      	nop
 8013824:	08014619 	.word	0x08014619

08013828 <_scanf_i>:
 8013828:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801382c:	4698      	mov	r8, r3
 801382e:	4b74      	ldr	r3, [pc, #464]	@ (8013a00 <_scanf_i+0x1d8>)
 8013830:	460c      	mov	r4, r1
 8013832:	4682      	mov	sl, r0
 8013834:	4616      	mov	r6, r2
 8013836:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 801383a:	b087      	sub	sp, #28
 801383c:	ab03      	add	r3, sp, #12
 801383e:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 8013842:	4b70      	ldr	r3, [pc, #448]	@ (8013a04 <_scanf_i+0x1dc>)
 8013844:	69a1      	ldr	r1, [r4, #24]
 8013846:	4a70      	ldr	r2, [pc, #448]	@ (8013a08 <_scanf_i+0x1e0>)
 8013848:	2903      	cmp	r1, #3
 801384a:	bf08      	it	eq
 801384c:	461a      	moveq	r2, r3
 801384e:	68a3      	ldr	r3, [r4, #8]
 8013850:	9201      	str	r2, [sp, #4]
 8013852:	1e5a      	subs	r2, r3, #1
 8013854:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 8013858:	bf88      	it	hi
 801385a:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 801385e:	4627      	mov	r7, r4
 8013860:	bf82      	ittt	hi
 8013862:	eb03 0905 	addhi.w	r9, r3, r5
 8013866:	f240 135d 	movwhi	r3, #349	@ 0x15d
 801386a:	60a3      	strhi	r3, [r4, #8]
 801386c:	f857 3b1c 	ldr.w	r3, [r7], #28
 8013870:	f443 6350 	orr.w	r3, r3, #3328	@ 0xd00
 8013874:	bf98      	it	ls
 8013876:	f04f 0900 	movls.w	r9, #0
 801387a:	6023      	str	r3, [r4, #0]
 801387c:	463d      	mov	r5, r7
 801387e:	f04f 0b00 	mov.w	fp, #0
 8013882:	6831      	ldr	r1, [r6, #0]
 8013884:	ab03      	add	r3, sp, #12
 8013886:	7809      	ldrb	r1, [r1, #0]
 8013888:	f853 002b 	ldr.w	r0, [r3, fp, lsl #2]
 801388c:	2202      	movs	r2, #2
 801388e:	f7ec fd27 	bl	80002e0 <memchr>
 8013892:	b328      	cbz	r0, 80138e0 <_scanf_i+0xb8>
 8013894:	f1bb 0f01 	cmp.w	fp, #1
 8013898:	d159      	bne.n	801394e <_scanf_i+0x126>
 801389a:	6862      	ldr	r2, [r4, #4]
 801389c:	b92a      	cbnz	r2, 80138aa <_scanf_i+0x82>
 801389e:	6822      	ldr	r2, [r4, #0]
 80138a0:	2108      	movs	r1, #8
 80138a2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80138a6:	6061      	str	r1, [r4, #4]
 80138a8:	6022      	str	r2, [r4, #0]
 80138aa:	6822      	ldr	r2, [r4, #0]
 80138ac:	f422 62a0 	bic.w	r2, r2, #1280	@ 0x500
 80138b0:	6022      	str	r2, [r4, #0]
 80138b2:	68a2      	ldr	r2, [r4, #8]
 80138b4:	1e51      	subs	r1, r2, #1
 80138b6:	60a1      	str	r1, [r4, #8]
 80138b8:	b192      	cbz	r2, 80138e0 <_scanf_i+0xb8>
 80138ba:	6832      	ldr	r2, [r6, #0]
 80138bc:	1c51      	adds	r1, r2, #1
 80138be:	6031      	str	r1, [r6, #0]
 80138c0:	7812      	ldrb	r2, [r2, #0]
 80138c2:	f805 2b01 	strb.w	r2, [r5], #1
 80138c6:	6872      	ldr	r2, [r6, #4]
 80138c8:	3a01      	subs	r2, #1
 80138ca:	2a00      	cmp	r2, #0
 80138cc:	6072      	str	r2, [r6, #4]
 80138ce:	dc07      	bgt.n	80138e0 <_scanf_i+0xb8>
 80138d0:	f8d4 2180 	ldr.w	r2, [r4, #384]	@ 0x180
 80138d4:	4631      	mov	r1, r6
 80138d6:	4650      	mov	r0, sl
 80138d8:	4790      	blx	r2
 80138da:	2800      	cmp	r0, #0
 80138dc:	f040 8085 	bne.w	80139ea <_scanf_i+0x1c2>
 80138e0:	f10b 0b01 	add.w	fp, fp, #1
 80138e4:	f1bb 0f03 	cmp.w	fp, #3
 80138e8:	d1cb      	bne.n	8013882 <_scanf_i+0x5a>
 80138ea:	6863      	ldr	r3, [r4, #4]
 80138ec:	b90b      	cbnz	r3, 80138f2 <_scanf_i+0xca>
 80138ee:	230a      	movs	r3, #10
 80138f0:	6063      	str	r3, [r4, #4]
 80138f2:	6863      	ldr	r3, [r4, #4]
 80138f4:	4945      	ldr	r1, [pc, #276]	@ (8013a0c <_scanf_i+0x1e4>)
 80138f6:	6960      	ldr	r0, [r4, #20]
 80138f8:	1ac9      	subs	r1, r1, r3
 80138fa:	f000 f997 	bl	8013c2c <__sccl>
 80138fe:	f04f 0b00 	mov.w	fp, #0
 8013902:	68a3      	ldr	r3, [r4, #8]
 8013904:	6822      	ldr	r2, [r4, #0]
 8013906:	2b00      	cmp	r3, #0
 8013908:	d03d      	beq.n	8013986 <_scanf_i+0x15e>
 801390a:	6831      	ldr	r1, [r6, #0]
 801390c:	6960      	ldr	r0, [r4, #20]
 801390e:	f891 c000 	ldrb.w	ip, [r1]
 8013912:	f810 000c 	ldrb.w	r0, [r0, ip]
 8013916:	2800      	cmp	r0, #0
 8013918:	d035      	beq.n	8013986 <_scanf_i+0x15e>
 801391a:	f1bc 0f30 	cmp.w	ip, #48	@ 0x30
 801391e:	d124      	bne.n	801396a <_scanf_i+0x142>
 8013920:	0510      	lsls	r0, r2, #20
 8013922:	d522      	bpl.n	801396a <_scanf_i+0x142>
 8013924:	f10b 0b01 	add.w	fp, fp, #1
 8013928:	f1b9 0f00 	cmp.w	r9, #0
 801392c:	d003      	beq.n	8013936 <_scanf_i+0x10e>
 801392e:	3301      	adds	r3, #1
 8013930:	f109 39ff 	add.w	r9, r9, #4294967295
 8013934:	60a3      	str	r3, [r4, #8]
 8013936:	6873      	ldr	r3, [r6, #4]
 8013938:	3b01      	subs	r3, #1
 801393a:	2b00      	cmp	r3, #0
 801393c:	6073      	str	r3, [r6, #4]
 801393e:	dd1b      	ble.n	8013978 <_scanf_i+0x150>
 8013940:	6833      	ldr	r3, [r6, #0]
 8013942:	3301      	adds	r3, #1
 8013944:	6033      	str	r3, [r6, #0]
 8013946:	68a3      	ldr	r3, [r4, #8]
 8013948:	3b01      	subs	r3, #1
 801394a:	60a3      	str	r3, [r4, #8]
 801394c:	e7d9      	b.n	8013902 <_scanf_i+0xda>
 801394e:	f1bb 0f02 	cmp.w	fp, #2
 8013952:	d1ae      	bne.n	80138b2 <_scanf_i+0x8a>
 8013954:	6822      	ldr	r2, [r4, #0]
 8013956:	f402 61c0 	and.w	r1, r2, #1536	@ 0x600
 801395a:	f5b1 7f00 	cmp.w	r1, #512	@ 0x200
 801395e:	d1c4      	bne.n	80138ea <_scanf_i+0xc2>
 8013960:	2110      	movs	r1, #16
 8013962:	6061      	str	r1, [r4, #4]
 8013964:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8013968:	e7a2      	b.n	80138b0 <_scanf_i+0x88>
 801396a:	f422 6210 	bic.w	r2, r2, #2304	@ 0x900
 801396e:	6022      	str	r2, [r4, #0]
 8013970:	780b      	ldrb	r3, [r1, #0]
 8013972:	f805 3b01 	strb.w	r3, [r5], #1
 8013976:	e7de      	b.n	8013936 <_scanf_i+0x10e>
 8013978:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 801397c:	4631      	mov	r1, r6
 801397e:	4650      	mov	r0, sl
 8013980:	4798      	blx	r3
 8013982:	2800      	cmp	r0, #0
 8013984:	d0df      	beq.n	8013946 <_scanf_i+0x11e>
 8013986:	6823      	ldr	r3, [r4, #0]
 8013988:	05d9      	lsls	r1, r3, #23
 801398a:	d50d      	bpl.n	80139a8 <_scanf_i+0x180>
 801398c:	42bd      	cmp	r5, r7
 801398e:	d909      	bls.n	80139a4 <_scanf_i+0x17c>
 8013990:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 8013994:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8013998:	4632      	mov	r2, r6
 801399a:	4650      	mov	r0, sl
 801399c:	4798      	blx	r3
 801399e:	f105 39ff 	add.w	r9, r5, #4294967295
 80139a2:	464d      	mov	r5, r9
 80139a4:	42bd      	cmp	r5, r7
 80139a6:	d028      	beq.n	80139fa <_scanf_i+0x1d2>
 80139a8:	6822      	ldr	r2, [r4, #0]
 80139aa:	f012 0210 	ands.w	r2, r2, #16
 80139ae:	d113      	bne.n	80139d8 <_scanf_i+0x1b0>
 80139b0:	702a      	strb	r2, [r5, #0]
 80139b2:	6863      	ldr	r3, [r4, #4]
 80139b4:	9e01      	ldr	r6, [sp, #4]
 80139b6:	4639      	mov	r1, r7
 80139b8:	4650      	mov	r0, sl
 80139ba:	47b0      	blx	r6
 80139bc:	f8d8 3000 	ldr.w	r3, [r8]
 80139c0:	6821      	ldr	r1, [r4, #0]
 80139c2:	1d1a      	adds	r2, r3, #4
 80139c4:	f8c8 2000 	str.w	r2, [r8]
 80139c8:	f011 0f20 	tst.w	r1, #32
 80139cc:	681b      	ldr	r3, [r3, #0]
 80139ce:	d00f      	beq.n	80139f0 <_scanf_i+0x1c8>
 80139d0:	6018      	str	r0, [r3, #0]
 80139d2:	68e3      	ldr	r3, [r4, #12]
 80139d4:	3301      	adds	r3, #1
 80139d6:	60e3      	str	r3, [r4, #12]
 80139d8:	6923      	ldr	r3, [r4, #16]
 80139da:	1bed      	subs	r5, r5, r7
 80139dc:	445d      	add	r5, fp
 80139de:	442b      	add	r3, r5
 80139e0:	6123      	str	r3, [r4, #16]
 80139e2:	2000      	movs	r0, #0
 80139e4:	b007      	add	sp, #28
 80139e6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80139ea:	f04f 0b00 	mov.w	fp, #0
 80139ee:	e7ca      	b.n	8013986 <_scanf_i+0x15e>
 80139f0:	07ca      	lsls	r2, r1, #31
 80139f2:	bf4c      	ite	mi
 80139f4:	8018      	strhmi	r0, [r3, #0]
 80139f6:	6018      	strpl	r0, [r3, #0]
 80139f8:	e7eb      	b.n	80139d2 <_scanf_i+0x1aa>
 80139fa:	2001      	movs	r0, #1
 80139fc:	e7f2      	b.n	80139e4 <_scanf_i+0x1bc>
 80139fe:	bf00      	nop
 8013a00:	080145d0 	.word	0x080145d0
 8013a04:	08013ee5 	.word	0x08013ee5
 8013a08:	08013fc5 	.word	0x08013fc5
 8013a0c:	0801485c 	.word	0x0801485c

08013a10 <__sflush_r>:
 8013a10:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8013a14:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8013a18:	0716      	lsls	r6, r2, #28
 8013a1a:	4605      	mov	r5, r0
 8013a1c:	460c      	mov	r4, r1
 8013a1e:	d454      	bmi.n	8013aca <__sflush_r+0xba>
 8013a20:	684b      	ldr	r3, [r1, #4]
 8013a22:	2b00      	cmp	r3, #0
 8013a24:	dc02      	bgt.n	8013a2c <__sflush_r+0x1c>
 8013a26:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8013a28:	2b00      	cmp	r3, #0
 8013a2a:	dd48      	ble.n	8013abe <__sflush_r+0xae>
 8013a2c:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8013a2e:	2e00      	cmp	r6, #0
 8013a30:	d045      	beq.n	8013abe <__sflush_r+0xae>
 8013a32:	2300      	movs	r3, #0
 8013a34:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8013a38:	682f      	ldr	r7, [r5, #0]
 8013a3a:	6a21      	ldr	r1, [r4, #32]
 8013a3c:	602b      	str	r3, [r5, #0]
 8013a3e:	d030      	beq.n	8013aa2 <__sflush_r+0x92>
 8013a40:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8013a42:	89a3      	ldrh	r3, [r4, #12]
 8013a44:	0759      	lsls	r1, r3, #29
 8013a46:	d505      	bpl.n	8013a54 <__sflush_r+0x44>
 8013a48:	6863      	ldr	r3, [r4, #4]
 8013a4a:	1ad2      	subs	r2, r2, r3
 8013a4c:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8013a4e:	b10b      	cbz	r3, 8013a54 <__sflush_r+0x44>
 8013a50:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8013a52:	1ad2      	subs	r2, r2, r3
 8013a54:	2300      	movs	r3, #0
 8013a56:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8013a58:	6a21      	ldr	r1, [r4, #32]
 8013a5a:	4628      	mov	r0, r5
 8013a5c:	47b0      	blx	r6
 8013a5e:	1c43      	adds	r3, r0, #1
 8013a60:	89a3      	ldrh	r3, [r4, #12]
 8013a62:	d106      	bne.n	8013a72 <__sflush_r+0x62>
 8013a64:	6829      	ldr	r1, [r5, #0]
 8013a66:	291d      	cmp	r1, #29
 8013a68:	d82b      	bhi.n	8013ac2 <__sflush_r+0xb2>
 8013a6a:	4a2a      	ldr	r2, [pc, #168]	@ (8013b14 <__sflush_r+0x104>)
 8013a6c:	40ca      	lsrs	r2, r1
 8013a6e:	07d6      	lsls	r6, r2, #31
 8013a70:	d527      	bpl.n	8013ac2 <__sflush_r+0xb2>
 8013a72:	2200      	movs	r2, #0
 8013a74:	6062      	str	r2, [r4, #4]
 8013a76:	04d9      	lsls	r1, r3, #19
 8013a78:	6922      	ldr	r2, [r4, #16]
 8013a7a:	6022      	str	r2, [r4, #0]
 8013a7c:	d504      	bpl.n	8013a88 <__sflush_r+0x78>
 8013a7e:	1c42      	adds	r2, r0, #1
 8013a80:	d101      	bne.n	8013a86 <__sflush_r+0x76>
 8013a82:	682b      	ldr	r3, [r5, #0]
 8013a84:	b903      	cbnz	r3, 8013a88 <__sflush_r+0x78>
 8013a86:	6560      	str	r0, [r4, #84]	@ 0x54
 8013a88:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8013a8a:	602f      	str	r7, [r5, #0]
 8013a8c:	b1b9      	cbz	r1, 8013abe <__sflush_r+0xae>
 8013a8e:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8013a92:	4299      	cmp	r1, r3
 8013a94:	d002      	beq.n	8013a9c <__sflush_r+0x8c>
 8013a96:	4628      	mov	r0, r5
 8013a98:	f7fe fe18 	bl	80126cc <_free_r>
 8013a9c:	2300      	movs	r3, #0
 8013a9e:	6363      	str	r3, [r4, #52]	@ 0x34
 8013aa0:	e00d      	b.n	8013abe <__sflush_r+0xae>
 8013aa2:	2301      	movs	r3, #1
 8013aa4:	4628      	mov	r0, r5
 8013aa6:	47b0      	blx	r6
 8013aa8:	4602      	mov	r2, r0
 8013aaa:	1c50      	adds	r0, r2, #1
 8013aac:	d1c9      	bne.n	8013a42 <__sflush_r+0x32>
 8013aae:	682b      	ldr	r3, [r5, #0]
 8013ab0:	2b00      	cmp	r3, #0
 8013ab2:	d0c6      	beq.n	8013a42 <__sflush_r+0x32>
 8013ab4:	2b1d      	cmp	r3, #29
 8013ab6:	d001      	beq.n	8013abc <__sflush_r+0xac>
 8013ab8:	2b16      	cmp	r3, #22
 8013aba:	d11e      	bne.n	8013afa <__sflush_r+0xea>
 8013abc:	602f      	str	r7, [r5, #0]
 8013abe:	2000      	movs	r0, #0
 8013ac0:	e022      	b.n	8013b08 <__sflush_r+0xf8>
 8013ac2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8013ac6:	b21b      	sxth	r3, r3
 8013ac8:	e01b      	b.n	8013b02 <__sflush_r+0xf2>
 8013aca:	690f      	ldr	r7, [r1, #16]
 8013acc:	2f00      	cmp	r7, #0
 8013ace:	d0f6      	beq.n	8013abe <__sflush_r+0xae>
 8013ad0:	0793      	lsls	r3, r2, #30
 8013ad2:	680e      	ldr	r6, [r1, #0]
 8013ad4:	bf08      	it	eq
 8013ad6:	694b      	ldreq	r3, [r1, #20]
 8013ad8:	600f      	str	r7, [r1, #0]
 8013ada:	bf18      	it	ne
 8013adc:	2300      	movne	r3, #0
 8013ade:	eba6 0807 	sub.w	r8, r6, r7
 8013ae2:	608b      	str	r3, [r1, #8]
 8013ae4:	f1b8 0f00 	cmp.w	r8, #0
 8013ae8:	dde9      	ble.n	8013abe <__sflush_r+0xae>
 8013aea:	6a21      	ldr	r1, [r4, #32]
 8013aec:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8013aee:	4643      	mov	r3, r8
 8013af0:	463a      	mov	r2, r7
 8013af2:	4628      	mov	r0, r5
 8013af4:	47b0      	blx	r6
 8013af6:	2800      	cmp	r0, #0
 8013af8:	dc08      	bgt.n	8013b0c <__sflush_r+0xfc>
 8013afa:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8013afe:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8013b02:	81a3      	strh	r3, [r4, #12]
 8013b04:	f04f 30ff 	mov.w	r0, #4294967295
 8013b08:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8013b0c:	4407      	add	r7, r0
 8013b0e:	eba8 0800 	sub.w	r8, r8, r0
 8013b12:	e7e7      	b.n	8013ae4 <__sflush_r+0xd4>
 8013b14:	20400001 	.word	0x20400001

08013b18 <_fflush_r>:
 8013b18:	b538      	push	{r3, r4, r5, lr}
 8013b1a:	690b      	ldr	r3, [r1, #16]
 8013b1c:	4605      	mov	r5, r0
 8013b1e:	460c      	mov	r4, r1
 8013b20:	b913      	cbnz	r3, 8013b28 <_fflush_r+0x10>
 8013b22:	2500      	movs	r5, #0
 8013b24:	4628      	mov	r0, r5
 8013b26:	bd38      	pop	{r3, r4, r5, pc}
 8013b28:	b118      	cbz	r0, 8013b32 <_fflush_r+0x1a>
 8013b2a:	6a03      	ldr	r3, [r0, #32]
 8013b2c:	b90b      	cbnz	r3, 8013b32 <_fflush_r+0x1a>
 8013b2e:	f7fd fd19 	bl	8011564 <__sinit>
 8013b32:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8013b36:	2b00      	cmp	r3, #0
 8013b38:	d0f3      	beq.n	8013b22 <_fflush_r+0xa>
 8013b3a:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8013b3c:	07d0      	lsls	r0, r2, #31
 8013b3e:	d404      	bmi.n	8013b4a <_fflush_r+0x32>
 8013b40:	0599      	lsls	r1, r3, #22
 8013b42:	d402      	bmi.n	8013b4a <_fflush_r+0x32>
 8013b44:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8013b46:	f7fd ffc2 	bl	8011ace <__retarget_lock_acquire_recursive>
 8013b4a:	4628      	mov	r0, r5
 8013b4c:	4621      	mov	r1, r4
 8013b4e:	f7ff ff5f 	bl	8013a10 <__sflush_r>
 8013b52:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8013b54:	07da      	lsls	r2, r3, #31
 8013b56:	4605      	mov	r5, r0
 8013b58:	d4e4      	bmi.n	8013b24 <_fflush_r+0xc>
 8013b5a:	89a3      	ldrh	r3, [r4, #12]
 8013b5c:	059b      	lsls	r3, r3, #22
 8013b5e:	d4e1      	bmi.n	8013b24 <_fflush_r+0xc>
 8013b60:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8013b62:	f7fd ffb5 	bl	8011ad0 <__retarget_lock_release_recursive>
 8013b66:	e7dd      	b.n	8013b24 <_fflush_r+0xc>

08013b68 <__swhatbuf_r>:
 8013b68:	b570      	push	{r4, r5, r6, lr}
 8013b6a:	460c      	mov	r4, r1
 8013b6c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8013b70:	2900      	cmp	r1, #0
 8013b72:	b096      	sub	sp, #88	@ 0x58
 8013b74:	4615      	mov	r5, r2
 8013b76:	461e      	mov	r6, r3
 8013b78:	da0d      	bge.n	8013b96 <__swhatbuf_r+0x2e>
 8013b7a:	89a3      	ldrh	r3, [r4, #12]
 8013b7c:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8013b80:	f04f 0100 	mov.w	r1, #0
 8013b84:	bf14      	ite	ne
 8013b86:	2340      	movne	r3, #64	@ 0x40
 8013b88:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8013b8c:	2000      	movs	r0, #0
 8013b8e:	6031      	str	r1, [r6, #0]
 8013b90:	602b      	str	r3, [r5, #0]
 8013b92:	b016      	add	sp, #88	@ 0x58
 8013b94:	bd70      	pop	{r4, r5, r6, pc}
 8013b96:	466a      	mov	r2, sp
 8013b98:	f000 f8d6 	bl	8013d48 <_fstat_r>
 8013b9c:	2800      	cmp	r0, #0
 8013b9e:	dbec      	blt.n	8013b7a <__swhatbuf_r+0x12>
 8013ba0:	9901      	ldr	r1, [sp, #4]
 8013ba2:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8013ba6:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8013baa:	4259      	negs	r1, r3
 8013bac:	4159      	adcs	r1, r3
 8013bae:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8013bb2:	e7eb      	b.n	8013b8c <__swhatbuf_r+0x24>

08013bb4 <__smakebuf_r>:
 8013bb4:	898b      	ldrh	r3, [r1, #12]
 8013bb6:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8013bb8:	079d      	lsls	r5, r3, #30
 8013bba:	4606      	mov	r6, r0
 8013bbc:	460c      	mov	r4, r1
 8013bbe:	d507      	bpl.n	8013bd0 <__smakebuf_r+0x1c>
 8013bc0:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8013bc4:	6023      	str	r3, [r4, #0]
 8013bc6:	6123      	str	r3, [r4, #16]
 8013bc8:	2301      	movs	r3, #1
 8013bca:	6163      	str	r3, [r4, #20]
 8013bcc:	b003      	add	sp, #12
 8013bce:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8013bd0:	ab01      	add	r3, sp, #4
 8013bd2:	466a      	mov	r2, sp
 8013bd4:	f7ff ffc8 	bl	8013b68 <__swhatbuf_r>
 8013bd8:	9f00      	ldr	r7, [sp, #0]
 8013bda:	4605      	mov	r5, r0
 8013bdc:	4639      	mov	r1, r7
 8013bde:	4630      	mov	r0, r6
 8013be0:	f7fc ff3e 	bl	8010a60 <_malloc_r>
 8013be4:	b948      	cbnz	r0, 8013bfa <__smakebuf_r+0x46>
 8013be6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8013bea:	059a      	lsls	r2, r3, #22
 8013bec:	d4ee      	bmi.n	8013bcc <__smakebuf_r+0x18>
 8013bee:	f023 0303 	bic.w	r3, r3, #3
 8013bf2:	f043 0302 	orr.w	r3, r3, #2
 8013bf6:	81a3      	strh	r3, [r4, #12]
 8013bf8:	e7e2      	b.n	8013bc0 <__smakebuf_r+0xc>
 8013bfa:	89a3      	ldrh	r3, [r4, #12]
 8013bfc:	6020      	str	r0, [r4, #0]
 8013bfe:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8013c02:	81a3      	strh	r3, [r4, #12]
 8013c04:	9b01      	ldr	r3, [sp, #4]
 8013c06:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8013c0a:	b15b      	cbz	r3, 8013c24 <__smakebuf_r+0x70>
 8013c0c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8013c10:	4630      	mov	r0, r6
 8013c12:	f000 f8ab 	bl	8013d6c <_isatty_r>
 8013c16:	b128      	cbz	r0, 8013c24 <__smakebuf_r+0x70>
 8013c18:	89a3      	ldrh	r3, [r4, #12]
 8013c1a:	f023 0303 	bic.w	r3, r3, #3
 8013c1e:	f043 0301 	orr.w	r3, r3, #1
 8013c22:	81a3      	strh	r3, [r4, #12]
 8013c24:	89a3      	ldrh	r3, [r4, #12]
 8013c26:	431d      	orrs	r5, r3
 8013c28:	81a5      	strh	r5, [r4, #12]
 8013c2a:	e7cf      	b.n	8013bcc <__smakebuf_r+0x18>

08013c2c <__sccl>:
 8013c2c:	b570      	push	{r4, r5, r6, lr}
 8013c2e:	780b      	ldrb	r3, [r1, #0]
 8013c30:	4604      	mov	r4, r0
 8013c32:	2b5e      	cmp	r3, #94	@ 0x5e
 8013c34:	bf0b      	itete	eq
 8013c36:	784b      	ldrbeq	r3, [r1, #1]
 8013c38:	1c4a      	addne	r2, r1, #1
 8013c3a:	1c8a      	addeq	r2, r1, #2
 8013c3c:	2100      	movne	r1, #0
 8013c3e:	bf08      	it	eq
 8013c40:	2101      	moveq	r1, #1
 8013c42:	3801      	subs	r0, #1
 8013c44:	f104 05ff 	add.w	r5, r4, #255	@ 0xff
 8013c48:	f800 1f01 	strb.w	r1, [r0, #1]!
 8013c4c:	42a8      	cmp	r0, r5
 8013c4e:	d1fb      	bne.n	8013c48 <__sccl+0x1c>
 8013c50:	b90b      	cbnz	r3, 8013c56 <__sccl+0x2a>
 8013c52:	1e50      	subs	r0, r2, #1
 8013c54:	bd70      	pop	{r4, r5, r6, pc}
 8013c56:	f081 0101 	eor.w	r1, r1, #1
 8013c5a:	54e1      	strb	r1, [r4, r3]
 8013c5c:	4610      	mov	r0, r2
 8013c5e:	4602      	mov	r2, r0
 8013c60:	f812 5b01 	ldrb.w	r5, [r2], #1
 8013c64:	2d2d      	cmp	r5, #45	@ 0x2d
 8013c66:	d005      	beq.n	8013c74 <__sccl+0x48>
 8013c68:	2d5d      	cmp	r5, #93	@ 0x5d
 8013c6a:	d016      	beq.n	8013c9a <__sccl+0x6e>
 8013c6c:	2d00      	cmp	r5, #0
 8013c6e:	d0f1      	beq.n	8013c54 <__sccl+0x28>
 8013c70:	462b      	mov	r3, r5
 8013c72:	e7f2      	b.n	8013c5a <__sccl+0x2e>
 8013c74:	7846      	ldrb	r6, [r0, #1]
 8013c76:	2e5d      	cmp	r6, #93	@ 0x5d
 8013c78:	d0fa      	beq.n	8013c70 <__sccl+0x44>
 8013c7a:	42b3      	cmp	r3, r6
 8013c7c:	dcf8      	bgt.n	8013c70 <__sccl+0x44>
 8013c7e:	3002      	adds	r0, #2
 8013c80:	461a      	mov	r2, r3
 8013c82:	3201      	adds	r2, #1
 8013c84:	4296      	cmp	r6, r2
 8013c86:	54a1      	strb	r1, [r4, r2]
 8013c88:	dcfb      	bgt.n	8013c82 <__sccl+0x56>
 8013c8a:	1af2      	subs	r2, r6, r3
 8013c8c:	3a01      	subs	r2, #1
 8013c8e:	1c5d      	adds	r5, r3, #1
 8013c90:	42b3      	cmp	r3, r6
 8013c92:	bfa8      	it	ge
 8013c94:	2200      	movge	r2, #0
 8013c96:	18ab      	adds	r3, r5, r2
 8013c98:	e7e1      	b.n	8013c5e <__sccl+0x32>
 8013c9a:	4610      	mov	r0, r2
 8013c9c:	e7da      	b.n	8013c54 <__sccl+0x28>

08013c9e <__submore>:
 8013c9e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8013ca2:	460c      	mov	r4, r1
 8013ca4:	6b49      	ldr	r1, [r1, #52]	@ 0x34
 8013ca6:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8013caa:	4299      	cmp	r1, r3
 8013cac:	d11d      	bne.n	8013cea <__submore+0x4c>
 8013cae:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8013cb2:	f7fc fed5 	bl	8010a60 <_malloc_r>
 8013cb6:	b918      	cbnz	r0, 8013cc0 <__submore+0x22>
 8013cb8:	f04f 30ff 	mov.w	r0, #4294967295
 8013cbc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8013cc0:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8013cc4:	63a3      	str	r3, [r4, #56]	@ 0x38
 8013cc6:	f894 3046 	ldrb.w	r3, [r4, #70]	@ 0x46
 8013cca:	6360      	str	r0, [r4, #52]	@ 0x34
 8013ccc:	f880 33ff 	strb.w	r3, [r0, #1023]	@ 0x3ff
 8013cd0:	f894 3045 	ldrb.w	r3, [r4, #69]	@ 0x45
 8013cd4:	f880 33fe 	strb.w	r3, [r0, #1022]	@ 0x3fe
 8013cd8:	f894 3044 	ldrb.w	r3, [r4, #68]	@ 0x44
 8013cdc:	f880 33fd 	strb.w	r3, [r0, #1021]	@ 0x3fd
 8013ce0:	f200 30fd 	addw	r0, r0, #1021	@ 0x3fd
 8013ce4:	6020      	str	r0, [r4, #0]
 8013ce6:	2000      	movs	r0, #0
 8013ce8:	e7e8      	b.n	8013cbc <__submore+0x1e>
 8013cea:	6ba6      	ldr	r6, [r4, #56]	@ 0x38
 8013cec:	0077      	lsls	r7, r6, #1
 8013cee:	463a      	mov	r2, r7
 8013cf0:	f7fc ff4a 	bl	8010b88 <_realloc_r>
 8013cf4:	4605      	mov	r5, r0
 8013cf6:	2800      	cmp	r0, #0
 8013cf8:	d0de      	beq.n	8013cb8 <__submore+0x1a>
 8013cfa:	eb00 0806 	add.w	r8, r0, r6
 8013cfe:	4601      	mov	r1, r0
 8013d00:	4632      	mov	r2, r6
 8013d02:	4640      	mov	r0, r8
 8013d04:	f7fd feed 	bl	8011ae2 <memcpy>
 8013d08:	e9c4 570d 	strd	r5, r7, [r4, #52]	@ 0x34
 8013d0c:	f8c4 8000 	str.w	r8, [r4]
 8013d10:	e7e9      	b.n	8013ce6 <__submore+0x48>

08013d12 <memmove>:
 8013d12:	4288      	cmp	r0, r1
 8013d14:	b510      	push	{r4, lr}
 8013d16:	eb01 0402 	add.w	r4, r1, r2
 8013d1a:	d902      	bls.n	8013d22 <memmove+0x10>
 8013d1c:	4284      	cmp	r4, r0
 8013d1e:	4623      	mov	r3, r4
 8013d20:	d807      	bhi.n	8013d32 <memmove+0x20>
 8013d22:	1e43      	subs	r3, r0, #1
 8013d24:	42a1      	cmp	r1, r4
 8013d26:	d008      	beq.n	8013d3a <memmove+0x28>
 8013d28:	f811 2b01 	ldrb.w	r2, [r1], #1
 8013d2c:	f803 2f01 	strb.w	r2, [r3, #1]!
 8013d30:	e7f8      	b.n	8013d24 <memmove+0x12>
 8013d32:	4402      	add	r2, r0
 8013d34:	4601      	mov	r1, r0
 8013d36:	428a      	cmp	r2, r1
 8013d38:	d100      	bne.n	8013d3c <memmove+0x2a>
 8013d3a:	bd10      	pop	{r4, pc}
 8013d3c:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8013d40:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8013d44:	e7f7      	b.n	8013d36 <memmove+0x24>
	...

08013d48 <_fstat_r>:
 8013d48:	b538      	push	{r3, r4, r5, lr}
 8013d4a:	4d07      	ldr	r5, [pc, #28]	@ (8013d68 <_fstat_r+0x20>)
 8013d4c:	2300      	movs	r3, #0
 8013d4e:	4604      	mov	r4, r0
 8013d50:	4608      	mov	r0, r1
 8013d52:	4611      	mov	r1, r2
 8013d54:	602b      	str	r3, [r5, #0]
 8013d56:	f7f0 fc9f 	bl	8004698 <_fstat>
 8013d5a:	1c43      	adds	r3, r0, #1
 8013d5c:	d102      	bne.n	8013d64 <_fstat_r+0x1c>
 8013d5e:	682b      	ldr	r3, [r5, #0]
 8013d60:	b103      	cbz	r3, 8013d64 <_fstat_r+0x1c>
 8013d62:	6023      	str	r3, [r4, #0]
 8013d64:	bd38      	pop	{r3, r4, r5, pc}
 8013d66:	bf00      	nop
 8013d68:	24000a50 	.word	0x24000a50

08013d6c <_isatty_r>:
 8013d6c:	b538      	push	{r3, r4, r5, lr}
 8013d6e:	4d06      	ldr	r5, [pc, #24]	@ (8013d88 <_isatty_r+0x1c>)
 8013d70:	2300      	movs	r3, #0
 8013d72:	4604      	mov	r4, r0
 8013d74:	4608      	mov	r0, r1
 8013d76:	602b      	str	r3, [r5, #0]
 8013d78:	f7f0 fc9e 	bl	80046b8 <_isatty>
 8013d7c:	1c43      	adds	r3, r0, #1
 8013d7e:	d102      	bne.n	8013d86 <_isatty_r+0x1a>
 8013d80:	682b      	ldr	r3, [r5, #0]
 8013d82:	b103      	cbz	r3, 8013d86 <_isatty_r+0x1a>
 8013d84:	6023      	str	r3, [r4, #0]
 8013d86:	bd38      	pop	{r3, r4, r5, pc}
 8013d88:	24000a50 	.word	0x24000a50

08013d8c <__assert_func>:
 8013d8c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8013d8e:	4614      	mov	r4, r2
 8013d90:	461a      	mov	r2, r3
 8013d92:	4b09      	ldr	r3, [pc, #36]	@ (8013db8 <__assert_func+0x2c>)
 8013d94:	681b      	ldr	r3, [r3, #0]
 8013d96:	4605      	mov	r5, r0
 8013d98:	68d8      	ldr	r0, [r3, #12]
 8013d9a:	b14c      	cbz	r4, 8013db0 <__assert_func+0x24>
 8013d9c:	4b07      	ldr	r3, [pc, #28]	@ (8013dbc <__assert_func+0x30>)
 8013d9e:	9100      	str	r1, [sp, #0]
 8013da0:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8013da4:	4906      	ldr	r1, [pc, #24]	@ (8013dc0 <__assert_func+0x34>)
 8013da6:	462b      	mov	r3, r5
 8013da8:	f000 f90e 	bl	8013fc8 <fiprintf>
 8013dac:	f000 f91e 	bl	8013fec <abort>
 8013db0:	4b04      	ldr	r3, [pc, #16]	@ (8013dc4 <__assert_func+0x38>)
 8013db2:	461c      	mov	r4, r3
 8013db4:	e7f3      	b.n	8013d9e <__assert_func+0x12>
 8013db6:	bf00      	nop
 8013db8:	240001d4 	.word	0x240001d4
 8013dbc:	08014867 	.word	0x08014867
 8013dc0:	08014874 	.word	0x08014874
 8013dc4:	080148a2 	.word	0x080148a2

08013dc8 <_calloc_r>:
 8013dc8:	b570      	push	{r4, r5, r6, lr}
 8013dca:	fba1 5402 	umull	r5, r4, r1, r2
 8013dce:	b934      	cbnz	r4, 8013dde <_calloc_r+0x16>
 8013dd0:	4629      	mov	r1, r5
 8013dd2:	f7fc fe45 	bl	8010a60 <_malloc_r>
 8013dd6:	4606      	mov	r6, r0
 8013dd8:	b928      	cbnz	r0, 8013de6 <_calloc_r+0x1e>
 8013dda:	4630      	mov	r0, r6
 8013ddc:	bd70      	pop	{r4, r5, r6, pc}
 8013dde:	220c      	movs	r2, #12
 8013de0:	6002      	str	r2, [r0, #0]
 8013de2:	2600      	movs	r6, #0
 8013de4:	e7f9      	b.n	8013dda <_calloc_r+0x12>
 8013de6:	462a      	mov	r2, r5
 8013de8:	4621      	mov	r1, r4
 8013dea:	f7fd fdbf 	bl	801196c <memset>
 8013dee:	e7f4      	b.n	8013dda <_calloc_r+0x12>

08013df0 <_strtol_l.isra.0>:
 8013df0:	2b24      	cmp	r3, #36	@ 0x24
 8013df2:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8013df6:	4686      	mov	lr, r0
 8013df8:	4690      	mov	r8, r2
 8013dfa:	d801      	bhi.n	8013e00 <_strtol_l.isra.0+0x10>
 8013dfc:	2b01      	cmp	r3, #1
 8013dfe:	d106      	bne.n	8013e0e <_strtol_l.isra.0+0x1e>
 8013e00:	f7fd fe3a 	bl	8011a78 <__errno>
 8013e04:	2316      	movs	r3, #22
 8013e06:	6003      	str	r3, [r0, #0]
 8013e08:	2000      	movs	r0, #0
 8013e0a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8013e0e:	4834      	ldr	r0, [pc, #208]	@ (8013ee0 <_strtol_l.isra.0+0xf0>)
 8013e10:	460d      	mov	r5, r1
 8013e12:	462a      	mov	r2, r5
 8013e14:	f815 4b01 	ldrb.w	r4, [r5], #1
 8013e18:	5d06      	ldrb	r6, [r0, r4]
 8013e1a:	f016 0608 	ands.w	r6, r6, #8
 8013e1e:	d1f8      	bne.n	8013e12 <_strtol_l.isra.0+0x22>
 8013e20:	2c2d      	cmp	r4, #45	@ 0x2d
 8013e22:	d110      	bne.n	8013e46 <_strtol_l.isra.0+0x56>
 8013e24:	782c      	ldrb	r4, [r5, #0]
 8013e26:	2601      	movs	r6, #1
 8013e28:	1c95      	adds	r5, r2, #2
 8013e2a:	f033 0210 	bics.w	r2, r3, #16
 8013e2e:	d115      	bne.n	8013e5c <_strtol_l.isra.0+0x6c>
 8013e30:	2c30      	cmp	r4, #48	@ 0x30
 8013e32:	d10d      	bne.n	8013e50 <_strtol_l.isra.0+0x60>
 8013e34:	782a      	ldrb	r2, [r5, #0]
 8013e36:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8013e3a:	2a58      	cmp	r2, #88	@ 0x58
 8013e3c:	d108      	bne.n	8013e50 <_strtol_l.isra.0+0x60>
 8013e3e:	786c      	ldrb	r4, [r5, #1]
 8013e40:	3502      	adds	r5, #2
 8013e42:	2310      	movs	r3, #16
 8013e44:	e00a      	b.n	8013e5c <_strtol_l.isra.0+0x6c>
 8013e46:	2c2b      	cmp	r4, #43	@ 0x2b
 8013e48:	bf04      	itt	eq
 8013e4a:	782c      	ldrbeq	r4, [r5, #0]
 8013e4c:	1c95      	addeq	r5, r2, #2
 8013e4e:	e7ec      	b.n	8013e2a <_strtol_l.isra.0+0x3a>
 8013e50:	2b00      	cmp	r3, #0
 8013e52:	d1f6      	bne.n	8013e42 <_strtol_l.isra.0+0x52>
 8013e54:	2c30      	cmp	r4, #48	@ 0x30
 8013e56:	bf14      	ite	ne
 8013e58:	230a      	movne	r3, #10
 8013e5a:	2308      	moveq	r3, #8
 8013e5c:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 8013e60:	f10c 3cff 	add.w	ip, ip, #4294967295
 8013e64:	2200      	movs	r2, #0
 8013e66:	fbbc f9f3 	udiv	r9, ip, r3
 8013e6a:	4610      	mov	r0, r2
 8013e6c:	fb03 ca19 	mls	sl, r3, r9, ip
 8013e70:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 8013e74:	2f09      	cmp	r7, #9
 8013e76:	d80f      	bhi.n	8013e98 <_strtol_l.isra.0+0xa8>
 8013e78:	463c      	mov	r4, r7
 8013e7a:	42a3      	cmp	r3, r4
 8013e7c:	dd1b      	ble.n	8013eb6 <_strtol_l.isra.0+0xc6>
 8013e7e:	1c57      	adds	r7, r2, #1
 8013e80:	d007      	beq.n	8013e92 <_strtol_l.isra.0+0xa2>
 8013e82:	4581      	cmp	r9, r0
 8013e84:	d314      	bcc.n	8013eb0 <_strtol_l.isra.0+0xc0>
 8013e86:	d101      	bne.n	8013e8c <_strtol_l.isra.0+0x9c>
 8013e88:	45a2      	cmp	sl, r4
 8013e8a:	db11      	blt.n	8013eb0 <_strtol_l.isra.0+0xc0>
 8013e8c:	fb00 4003 	mla	r0, r0, r3, r4
 8013e90:	2201      	movs	r2, #1
 8013e92:	f815 4b01 	ldrb.w	r4, [r5], #1
 8013e96:	e7eb      	b.n	8013e70 <_strtol_l.isra.0+0x80>
 8013e98:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 8013e9c:	2f19      	cmp	r7, #25
 8013e9e:	d801      	bhi.n	8013ea4 <_strtol_l.isra.0+0xb4>
 8013ea0:	3c37      	subs	r4, #55	@ 0x37
 8013ea2:	e7ea      	b.n	8013e7a <_strtol_l.isra.0+0x8a>
 8013ea4:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 8013ea8:	2f19      	cmp	r7, #25
 8013eaa:	d804      	bhi.n	8013eb6 <_strtol_l.isra.0+0xc6>
 8013eac:	3c57      	subs	r4, #87	@ 0x57
 8013eae:	e7e4      	b.n	8013e7a <_strtol_l.isra.0+0x8a>
 8013eb0:	f04f 32ff 	mov.w	r2, #4294967295
 8013eb4:	e7ed      	b.n	8013e92 <_strtol_l.isra.0+0xa2>
 8013eb6:	1c53      	adds	r3, r2, #1
 8013eb8:	d108      	bne.n	8013ecc <_strtol_l.isra.0+0xdc>
 8013eba:	2322      	movs	r3, #34	@ 0x22
 8013ebc:	f8ce 3000 	str.w	r3, [lr]
 8013ec0:	4660      	mov	r0, ip
 8013ec2:	f1b8 0f00 	cmp.w	r8, #0
 8013ec6:	d0a0      	beq.n	8013e0a <_strtol_l.isra.0+0x1a>
 8013ec8:	1e69      	subs	r1, r5, #1
 8013eca:	e006      	b.n	8013eda <_strtol_l.isra.0+0xea>
 8013ecc:	b106      	cbz	r6, 8013ed0 <_strtol_l.isra.0+0xe0>
 8013ece:	4240      	negs	r0, r0
 8013ed0:	f1b8 0f00 	cmp.w	r8, #0
 8013ed4:	d099      	beq.n	8013e0a <_strtol_l.isra.0+0x1a>
 8013ed6:	2a00      	cmp	r2, #0
 8013ed8:	d1f6      	bne.n	8013ec8 <_strtol_l.isra.0+0xd8>
 8013eda:	f8c8 1000 	str.w	r1, [r8]
 8013ede:	e794      	b.n	8013e0a <_strtol_l.isra.0+0x1a>
 8013ee0:	08014619 	.word	0x08014619

08013ee4 <_strtol_r>:
 8013ee4:	f7ff bf84 	b.w	8013df0 <_strtol_l.isra.0>

08013ee8 <_strtoul_l.isra.0>:
 8013ee8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8013eec:	4e34      	ldr	r6, [pc, #208]	@ (8013fc0 <_strtoul_l.isra.0+0xd8>)
 8013eee:	4686      	mov	lr, r0
 8013ef0:	460d      	mov	r5, r1
 8013ef2:	4628      	mov	r0, r5
 8013ef4:	f815 4b01 	ldrb.w	r4, [r5], #1
 8013ef8:	5d37      	ldrb	r7, [r6, r4]
 8013efa:	f017 0708 	ands.w	r7, r7, #8
 8013efe:	d1f8      	bne.n	8013ef2 <_strtoul_l.isra.0+0xa>
 8013f00:	2c2d      	cmp	r4, #45	@ 0x2d
 8013f02:	d110      	bne.n	8013f26 <_strtoul_l.isra.0+0x3e>
 8013f04:	782c      	ldrb	r4, [r5, #0]
 8013f06:	2701      	movs	r7, #1
 8013f08:	1c85      	adds	r5, r0, #2
 8013f0a:	f033 0010 	bics.w	r0, r3, #16
 8013f0e:	d115      	bne.n	8013f3c <_strtoul_l.isra.0+0x54>
 8013f10:	2c30      	cmp	r4, #48	@ 0x30
 8013f12:	d10d      	bne.n	8013f30 <_strtoul_l.isra.0+0x48>
 8013f14:	7828      	ldrb	r0, [r5, #0]
 8013f16:	f000 00df 	and.w	r0, r0, #223	@ 0xdf
 8013f1a:	2858      	cmp	r0, #88	@ 0x58
 8013f1c:	d108      	bne.n	8013f30 <_strtoul_l.isra.0+0x48>
 8013f1e:	786c      	ldrb	r4, [r5, #1]
 8013f20:	3502      	adds	r5, #2
 8013f22:	2310      	movs	r3, #16
 8013f24:	e00a      	b.n	8013f3c <_strtoul_l.isra.0+0x54>
 8013f26:	2c2b      	cmp	r4, #43	@ 0x2b
 8013f28:	bf04      	itt	eq
 8013f2a:	782c      	ldrbeq	r4, [r5, #0]
 8013f2c:	1c85      	addeq	r5, r0, #2
 8013f2e:	e7ec      	b.n	8013f0a <_strtoul_l.isra.0+0x22>
 8013f30:	2b00      	cmp	r3, #0
 8013f32:	d1f6      	bne.n	8013f22 <_strtoul_l.isra.0+0x3a>
 8013f34:	2c30      	cmp	r4, #48	@ 0x30
 8013f36:	bf14      	ite	ne
 8013f38:	230a      	movne	r3, #10
 8013f3a:	2308      	moveq	r3, #8
 8013f3c:	f04f 38ff 	mov.w	r8, #4294967295
 8013f40:	2600      	movs	r6, #0
 8013f42:	fbb8 f8f3 	udiv	r8, r8, r3
 8013f46:	fb03 f908 	mul.w	r9, r3, r8
 8013f4a:	ea6f 0909 	mvn.w	r9, r9
 8013f4e:	4630      	mov	r0, r6
 8013f50:	f1a4 0c30 	sub.w	ip, r4, #48	@ 0x30
 8013f54:	f1bc 0f09 	cmp.w	ip, #9
 8013f58:	d810      	bhi.n	8013f7c <_strtoul_l.isra.0+0x94>
 8013f5a:	4664      	mov	r4, ip
 8013f5c:	42a3      	cmp	r3, r4
 8013f5e:	dd1e      	ble.n	8013f9e <_strtoul_l.isra.0+0xb6>
 8013f60:	f1b6 3fff 	cmp.w	r6, #4294967295
 8013f64:	d007      	beq.n	8013f76 <_strtoul_l.isra.0+0x8e>
 8013f66:	4580      	cmp	r8, r0
 8013f68:	d316      	bcc.n	8013f98 <_strtoul_l.isra.0+0xb0>
 8013f6a:	d101      	bne.n	8013f70 <_strtoul_l.isra.0+0x88>
 8013f6c:	45a1      	cmp	r9, r4
 8013f6e:	db13      	blt.n	8013f98 <_strtoul_l.isra.0+0xb0>
 8013f70:	fb00 4003 	mla	r0, r0, r3, r4
 8013f74:	2601      	movs	r6, #1
 8013f76:	f815 4b01 	ldrb.w	r4, [r5], #1
 8013f7a:	e7e9      	b.n	8013f50 <_strtoul_l.isra.0+0x68>
 8013f7c:	f1a4 0c41 	sub.w	ip, r4, #65	@ 0x41
 8013f80:	f1bc 0f19 	cmp.w	ip, #25
 8013f84:	d801      	bhi.n	8013f8a <_strtoul_l.isra.0+0xa2>
 8013f86:	3c37      	subs	r4, #55	@ 0x37
 8013f88:	e7e8      	b.n	8013f5c <_strtoul_l.isra.0+0x74>
 8013f8a:	f1a4 0c61 	sub.w	ip, r4, #97	@ 0x61
 8013f8e:	f1bc 0f19 	cmp.w	ip, #25
 8013f92:	d804      	bhi.n	8013f9e <_strtoul_l.isra.0+0xb6>
 8013f94:	3c57      	subs	r4, #87	@ 0x57
 8013f96:	e7e1      	b.n	8013f5c <_strtoul_l.isra.0+0x74>
 8013f98:	f04f 36ff 	mov.w	r6, #4294967295
 8013f9c:	e7eb      	b.n	8013f76 <_strtoul_l.isra.0+0x8e>
 8013f9e:	1c73      	adds	r3, r6, #1
 8013fa0:	d106      	bne.n	8013fb0 <_strtoul_l.isra.0+0xc8>
 8013fa2:	2322      	movs	r3, #34	@ 0x22
 8013fa4:	f8ce 3000 	str.w	r3, [lr]
 8013fa8:	4630      	mov	r0, r6
 8013faa:	b932      	cbnz	r2, 8013fba <_strtoul_l.isra.0+0xd2>
 8013fac:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8013fb0:	b107      	cbz	r7, 8013fb4 <_strtoul_l.isra.0+0xcc>
 8013fb2:	4240      	negs	r0, r0
 8013fb4:	2a00      	cmp	r2, #0
 8013fb6:	d0f9      	beq.n	8013fac <_strtoul_l.isra.0+0xc4>
 8013fb8:	b106      	cbz	r6, 8013fbc <_strtoul_l.isra.0+0xd4>
 8013fba:	1e69      	subs	r1, r5, #1
 8013fbc:	6011      	str	r1, [r2, #0]
 8013fbe:	e7f5      	b.n	8013fac <_strtoul_l.isra.0+0xc4>
 8013fc0:	08014619 	.word	0x08014619

08013fc4 <_strtoul_r>:
 8013fc4:	f7ff bf90 	b.w	8013ee8 <_strtoul_l.isra.0>

08013fc8 <fiprintf>:
 8013fc8:	b40e      	push	{r1, r2, r3}
 8013fca:	b503      	push	{r0, r1, lr}
 8013fcc:	4601      	mov	r1, r0
 8013fce:	ab03      	add	r3, sp, #12
 8013fd0:	4805      	ldr	r0, [pc, #20]	@ (8013fe8 <fiprintf+0x20>)
 8013fd2:	f853 2b04 	ldr.w	r2, [r3], #4
 8013fd6:	6800      	ldr	r0, [r0, #0]
 8013fd8:	9301      	str	r3, [sp, #4]
 8013fda:	f7ff fab3 	bl	8013544 <_vfiprintf_r>
 8013fde:	b002      	add	sp, #8
 8013fe0:	f85d eb04 	ldr.w	lr, [sp], #4
 8013fe4:	b003      	add	sp, #12
 8013fe6:	4770      	bx	lr
 8013fe8:	240001d4 	.word	0x240001d4

08013fec <abort>:
 8013fec:	b508      	push	{r3, lr}
 8013fee:	2006      	movs	r0, #6
 8013ff0:	f000 f82c 	bl	801404c <raise>
 8013ff4:	2001      	movs	r0, #1
 8013ff6:	f7f0 fb1b 	bl	8004630 <_exit>

08013ffa <_raise_r>:
 8013ffa:	291f      	cmp	r1, #31
 8013ffc:	b538      	push	{r3, r4, r5, lr}
 8013ffe:	4605      	mov	r5, r0
 8014000:	460c      	mov	r4, r1
 8014002:	d904      	bls.n	801400e <_raise_r+0x14>
 8014004:	2316      	movs	r3, #22
 8014006:	6003      	str	r3, [r0, #0]
 8014008:	f04f 30ff 	mov.w	r0, #4294967295
 801400c:	bd38      	pop	{r3, r4, r5, pc}
 801400e:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8014010:	b112      	cbz	r2, 8014018 <_raise_r+0x1e>
 8014012:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8014016:	b94b      	cbnz	r3, 801402c <_raise_r+0x32>
 8014018:	4628      	mov	r0, r5
 801401a:	f000 f831 	bl	8014080 <_getpid_r>
 801401e:	4622      	mov	r2, r4
 8014020:	4601      	mov	r1, r0
 8014022:	4628      	mov	r0, r5
 8014024:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8014028:	f000 b818 	b.w	801405c <_kill_r>
 801402c:	2b01      	cmp	r3, #1
 801402e:	d00a      	beq.n	8014046 <_raise_r+0x4c>
 8014030:	1c59      	adds	r1, r3, #1
 8014032:	d103      	bne.n	801403c <_raise_r+0x42>
 8014034:	2316      	movs	r3, #22
 8014036:	6003      	str	r3, [r0, #0]
 8014038:	2001      	movs	r0, #1
 801403a:	e7e7      	b.n	801400c <_raise_r+0x12>
 801403c:	2100      	movs	r1, #0
 801403e:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8014042:	4620      	mov	r0, r4
 8014044:	4798      	blx	r3
 8014046:	2000      	movs	r0, #0
 8014048:	e7e0      	b.n	801400c <_raise_r+0x12>
	...

0801404c <raise>:
 801404c:	4b02      	ldr	r3, [pc, #8]	@ (8014058 <raise+0xc>)
 801404e:	4601      	mov	r1, r0
 8014050:	6818      	ldr	r0, [r3, #0]
 8014052:	f7ff bfd2 	b.w	8013ffa <_raise_r>
 8014056:	bf00      	nop
 8014058:	240001d4 	.word	0x240001d4

0801405c <_kill_r>:
 801405c:	b538      	push	{r3, r4, r5, lr}
 801405e:	4d07      	ldr	r5, [pc, #28]	@ (801407c <_kill_r+0x20>)
 8014060:	2300      	movs	r3, #0
 8014062:	4604      	mov	r4, r0
 8014064:	4608      	mov	r0, r1
 8014066:	4611      	mov	r1, r2
 8014068:	602b      	str	r3, [r5, #0]
 801406a:	f7f0 fad1 	bl	8004610 <_kill>
 801406e:	1c43      	adds	r3, r0, #1
 8014070:	d102      	bne.n	8014078 <_kill_r+0x1c>
 8014072:	682b      	ldr	r3, [r5, #0]
 8014074:	b103      	cbz	r3, 8014078 <_kill_r+0x1c>
 8014076:	6023      	str	r3, [r4, #0]
 8014078:	bd38      	pop	{r3, r4, r5, pc}
 801407a:	bf00      	nop
 801407c:	24000a50 	.word	0x24000a50

08014080 <_getpid_r>:
 8014080:	f7f0 babe 	b.w	8004600 <_getpid>

08014084 <_init>:
 8014084:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8014086:	bf00      	nop
 8014088:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801408a:	bc08      	pop	{r3}
 801408c:	469e      	mov	lr, r3
 801408e:	4770      	bx	lr

08014090 <_fini>:
 8014090:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8014092:	bf00      	nop
 8014094:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8014096:	bc08      	pop	{r3}
 8014098:	469e      	mov	lr, r3
 801409a:	4770      	bx	lr
