sep=\t
Module Resource Usage Distribution Estimates
Generated at: Nov 23, 2024 17:44:20

Note: some resources maybe grouped under different hierarchy due to optimization and LUT mapping

Module	         FFs	        SRLs	        ADDs	        LUTs	    COMB4s	      RAMs	 DSP/MULTs
edb_top:edb_top                                             	     721(0)	     404(0)	      72(0)	    1483(0)	     0(0)	    21(0)	     0(0)	
 +la0:edb_la_top_renamed_due_excessive_length_1             	   635(439)	     404(0)	     72(35)	  1460(601)	     0(0)	    21(0)	     0(0)	
  +axi_crc_i:edb_adbg_crc32                                 	     32(32)	       0(0)	       0(0)	     54(54)	     0(0)	     0(0)	     0(0)	
  +GEN_PROBE[3].genblk7.genblk3.trigger_cu:compare_unit(WIDTH=11'b01,PIPE=1)	       8(8)	       0(0)	       0(0)	       8(8)	     0(0)	     0(0)	     0(0)	
  +trigger_tu:trigger_unit(WIDTH=32'b01,PIPE=1)             	       1(1)	       0(0)	       0(0)	       2(2)	     0(0)	     0(0)	     0(0)	
  +la_biu_inst:la_biu(CAPTURE_WIDTH=32'b0110010100,DATA_DEPTH=256)	    155(94)	     404(0)	      37(0)	   795(334)	     0(0)	    21(0)	     0(0)	
   +fifo_with_read_inst:fifo_with_read(DATA_WIDTH=32'b0110010101,ADDR_WIDTH=8)	     61(45)	   404(404)	     37(37)	   461(437)	     0(0)	    21(0)	     0(0)	
    +transcode_write_addr:fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=8,CELL_ADDR_WIDTH=9)	       8(8)	       0(0)	       0(0)	       8(8)	     0(0)	     0(0)	     0(0)	
    +transcode_read_addr:fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=8,CELL_ADDR_WIDTH=9)	       8(8)	       0(0)	       0(0)	     16(16)	     0(0)	     0(0)	     0(0)	
    +simple_dual_port_ram_inst:edb_simple_dual_port_ram(DATA_WIDTH=32'b0110010101,ADDR_WIDTH=8,RAM_INIT_FILE="")	       0(0)	       0(0)	       0(0)	       0(0)	     0(0)	   21(21)	     0(0)	
 +debug_hub_inst:debug_hub                                  	     86(86)	       0(0)	       0(0)	     23(23)	     0(0)	     0(0)	     0(0)	
