/*
 * Copyright 2012 Freescale Semiconductor, Inc.
 * Copyright 2011 Linaro Ltd.
 *
 * The code contained herein is licensed under the GNU General Public
 * License. You may obtain a copy of the GNU General Public License
 * Version 2 or later at the following locations:
 *
 * http://www.opensource.org/licenses/gpl-license.html
 * http://www.gnu.org/copyleft/gpl.html
 */

#include <dt-bindings/input/input.h>
#include <dt-bindings/gpio/gpio.h>
#include <dt-bindings/seco/ectrl.h>


/ {
	aliases {
		mxcfb0 = &mxcfb1;
		mxcfb1 = &mxcfb2;
		mxcfb2 = &mxcfb3;
		mxcfb3 = &mxcfb4;
		mmc0   = &usdhc3;
	};

	memory: memory {
		reg = <0x10000000 0x40000000>;
	};



/*  __________________________________________________________________________
 * |_______________________________ CLOCKING _________________________________|
 */


	clocks {
		codec_osc: anaclk2 {
			compatible      = "fixed-clock";
			#clock-cells    = <0>;
			clock-frequency = <24576000>;
		};
	};


/*  __________________________________________________________________________
 * |___________________________ POWER MANAGEMENT _____________________________|
 */
	power_signal: power_signal {
		power-gpio = <&gpio2 4 0>;
	};

	regulators {
		compatible       = "simple-bus";
		#address-cells   = <1>;
		#size-cells      = <0>;

	reg_usb_otg_vbus: regulator@0 {
			compatible              = "regulator-fixed";
			reg                     = <0>;
			regulator-name          = "usb_otg_vbus";
			regulator-min-microvolt = <5000000>;
			regulator-max-microvolt = <5000000>;
			gpio                    = <&gpio3 22 0>;
			enable-active-high;
		};

	reg_usb_h1_vbus: regulator@1 {
			compatible              = "regulator-fixed";
			reg                     = <1>;
			regulator-name          = "usb_h1_vbus";
			regulator-min-microvolt = <5000000>;
			regulator-max-microvolt = <5000000>;
			gpio                    = <&gpio7 12 0>;
			enable-active-high;
		};

	 reg_panel_on: regulator@2 {
                        compatible              = "regulator-fixed";
                        reg                     = <2>;
                        regulator-name          = "reg_panel_on";
                        regulator-min-microvolt = <3000000>;
                        regulator-max-microvolt = <3000000>;
                        gpio                    = <&gpio1 2 0>;
                        enable-active-high;
                        regulator-boot-on;
                        regulator-always-on;
                };

	};

/*  __________________________________________________________________________
 * |____________________________ AUDIO ALC655 ________________________________|
 */
    codec_ac97_standard: codec_ac97_standard {
		compatible = "seco,ac97_standard";
		model	   = "ac97-standard-codec";
		status     = "okay";
	};

	sound_ac97_standard: sound_ac97_standard {
		compatible     = "fsl,imx-ac97_standard-audio";
		model          = "imx-ac97-ac97_standard";
		ssi-controller = <&ssi1>;
		audio-codec    = <&codec_ac97_standard>;
		mux-int-port   = <1>;
		mux-ext-port   = <6>;
		status         = "okay";
	};

/*  __________________________________________________________________________
 * |__________________________________________________________________________|
 */

	sound-hdmi {
		compatible      = "fsl,imx6q-audio-hdmi",
		                  "fsl,imx-audio-hdmi";
		model           = "imx-audio-hdmi";
		hdmi-controller = <&hdmi_audio>;
	};


/*  __________________________________________________________________________
 * |____________________________ FRAME BUFFER ________________________________|
 */
	mxcfb1: fb@0 {
		compatible        = "fsl,mxc_sdc_fb";
		disp_dev          = "ldb";
		interface_pix_fmt = "RGB666";
		mode_str          = "LDB-WVGA";
		default_bpp       = <16>;
		int_clk           = <0>;
		late_init         = <0>;
		status            = "disabled";
	};

	mxcfb2: fb@1 {
		compatible        = "fsl,mxc_sdc_fb";
		disp_dev          = "lcd";
		interface_pix_fmt = "RGB565";
		mode_str          = "CLAA-WVGA";
		default_bpp       = <16>;
		int_clk           = <0>;
		late_init         = <0>;
		status            = "disabled";
		
	};

	mxcfb3: fb@2 {
		compatible        = "fsl,mxc_sdc_fb";
		disp_dev          = "hdmi";
		interface_pix_fmt = "RGB24";
		mode_str          = "1920x1080M@60";
		default_bpp       = <24>;
		int_clk           = <0>;
		late_init         = <0>;
		status            = "disabled";
		
	};

	mxcfb4: fb@3 {
		compatible        = "fsl,mxc_sdc_fb";
		disp_dev          = "ldb";
		interface_pix_fmt = "RGB666";
		default_bpp       = <16>;
		int_clk           = <0>;
		late_init         = <0>;
		status            = "disabled";
	};

#include <dt-bindings/pwm/pwm.h>
	backlight {
		compatible               = "pwm-backlight";
		pwms                     = <&pwm1 0 5000000>;
		brightness-levels        = <0  4   8   12  16  20  24  28  32  36
		                            40  44  48  52  56  60  64  68  72  76
		                            80  84  88  92  96  100 104 108 112 116
		                            120 124 128 132 136 140 144 148 152 156
		                            160 164 168 172 176 180 184 188 192 196
		                            200 204 208 212 216 220 224 228 232 236
		                            240 244 248 252 255
		                           >;
		default-brightness-level = <64>;
		enable-gpios             = <&gpio1 4 0>;
		status                   = "okay";
	};

	v4l2_cap_0 {
		compatible  = "fsl,imx6q-v4l2-capture";
		ipu_id      = <0>;
		csi_id      = <0>;
		mclk_source = <0>;
		status      = "okay";
	};

	v4l2_cap_1 {
		compatible  = "fsl,imx6q-v4l2-capture";
		ipu_id      = <0>;
		csi_id      = <1>;
		mclk_source = <0>;
		status      = "okay";
	};

	v4l2_out {
		compatible = "fsl,mxc_v4l2_output";
		status     = "okay";
	};

	mipi_dsi_reset: mipi-dsi-reset {
		compatible = "gpio-reset";
		reset-gpios = <&gpio6 11 GPIO_ACTIVE_LOW>;
		reset-delay-us = <50>;
		#reset-cells = <0>;
	};

};

&clks {
	assigned-clocks =
			<&clks IMX6QDL_PLL4_BYPASS_SRC>,
			<&clks IMX6QDL_PLL4_BYPASS>,

			<&clks IMX6QDL_CLK_EMI_SEL>,
			<&clks IMX6QDL_CLK_EMI_SLOW_SEL>,

			<&clks IMX6QDL_CLK_PLL4_POST_DIV>,
			<&clks IMX6QDL_CLK_EMI_SLOW_PODF>;

	assigned-clock-parents =
			<&clks IMX6QDL_CLK_LVDS2_IN>,
			<&clks IMX6QDL_PLL4_BYPASS_SRC>,

			<&clks IMX6QDL_CLK_PLL2_PFD2_396M>,
			<&clks IMX6QDL_CLK_AXI>;

	assigned-clock-rates = <0>, <0>, <0>, <0>, <24576000>, <8>;
};



/*  __________________________________________________________________________
 * |                                                                          |
 * |                                    IOMUX                                 |
 * |__________________________________________________________________________|
 */

&iomuxc {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_hog>;

	imx6qdl-SBC_984 {

		pinctrl_hog: hoggrp {
			fsl,pins = <
				/*  LVDS  */
				MX6QDL_PAD_GPIO_4__GPIO1_IO04                0x1f071
				MX6QDL_PAD_GPIO_2__GPIO1_IO02                0x1f071
				/*  USB  */
				MX6QDL_PAD_EIM_D22__GPIO3_IO22               0x1f071
				MX6QDL_PAD_GPIO_17__GPIO7_IO12               0x1f071
				/*  ECTRL INTERRUPT  */
				MX6QDL_PAD_NANDF_D7__GPIO2_IO07              0x1f071
				/*  PWR EMBEDDED CONTROLLER  */
				MX6QDL_PAD_NANDF_D4__GPIO2_IO04              0x1f071
                                /* CAMERA */
			 	MX6QDL_PAD_GPIO_3__CCM_CLKO2		     0x1f071
                                MX6QDL_PAD_CSI0_DAT18__GPIO6_IO04            0x1f071
				MX6QDL_PAD_CSI0_DAT19__GPIO6_IO05            0x1f071
                                /* CAN */
                                MX6QDL_PAD_GPIO_0__GPIO1_IO00                0x1f071
                               
			>;
		};


/*  __________________________________________________________________________
 * |_________________________________ CAN ____________________________________|
 */
		pinctrl_flexcan1: flexcan1grp {
			fsl,pins = <
				MX6QDL_PAD_KEY_ROW2__FLEXCAN1_RX             0x80000000
				MX6QDL_PAD_KEY_COL2__FLEXCAN1_TX             0x80000000
			>;
		};

/*  __________________________________________________________________________
 * |________________________________ UART ____________________________________|
 */
		pinctrl_uart2: uart2grp {
			fsl,pins = <
				MX6QDL_PAD_EIM_D26__UART2_TX_DATA            0x1b0b1
				MX6QDL_PAD_EIM_D27__UART2_RX_DATA            0x1b0b1
			>;
		};

		

		pinctrl_uart5: uart5grp {
			fsl,pins = <
				MX6QDL_PAD_KEY_COL1__UART5_TX_DATA           0x1b0b1
				MX6QDL_PAD_KEY_ROW1__UART5_RX_DATA           0x1b0b1
				MX6QDL_PAD_KEY_COL4__UART5_RTS_B             0x1b0b1
				MX6QDL_PAD_KEY_ROW4__UART5_CTS_B             0x1b0b1

			>;
		};

/*  __________________________________________________________________________
 * |_________________________________ I2C ____________________________________|
 */
		pinctrl_i2c1: i2c1grp {
			fsl,pins = <
				MX6QDL_PAD_EIM_D21__I2C1_SCL                 0x4001b8b1
				MX6QDL_PAD_EIM_D28__I2C1_SDA                 0x4001b8b1
			>;
		};

		pinctrl_i2c2: i2c2grp {
			fsl,pins = <
				MX6QDL_PAD_KEY_COL3__I2C2_SCL                0x4001b8b1
				MX6QDL_PAD_KEY_ROW3__I2C2_SDA                0x4001b8b1
			 >;
		};

		pinctrl_i2c3: i2c3grp {
			fsl,pins = <
				MX6QDL_PAD_GPIO_5__I2C3_SCL                  0x4001b8b1
				MX6QDL_PAD_GPIO_6__I2C3_SDA                  0x4001b8b1
			>;
		};

/*  __________________________________________________________________________
 * |_________________________________ SPI ____________________________________|
 */
		pinctrl_ecspi1: ecspi1grp {
			fsl,pins = <
				MX6QDL_PAD_EIM_D17__ECSPI1_MISO              0x100b1
				MX6QDL_PAD_EIM_D18__ECSPI1_MOSI              0x100b1
				MX6QDL_PAD_EIM_D16__ECSPI1_SCLK              0x100b1
				/*  CS SPI 1  */
				MX6QDL_PAD_EIM_D19__GPIO3_IO19               0x80000000

			>;
		};
		
		

		pinctrl_ecspi3: ecspi3grp {
			fsl,pins = <
				MX6QDL_PAD_DISP0_DAT2__ECSPI3_MISO           0x100b1
				MX6QDL_PAD_DISP0_DAT1__ECSPI3_MOSI           0x100b1
				MX6QDL_PAD_DISP0_DAT0__ECSPI3_SCLK           0x100b1
				/*  CS SPI 3  */
				MX6QDL_PAD_DISP0_DAT3__GPIO4_IO24            0x80000000
                                
			>;
		};

/*  __________________________________________________________________________
 * |________________________________ USDHC ___________________________________|
 */
		pinctrl_usdhc3: usdhc3grp {
			fsl,pins = <
				MX6QDL_PAD_SD3_CMD__SD3_CMD                  0x17059
				MX6QDL_PAD_SD3_CLK__SD3_CLK                  0x10059
				MX6QDL_PAD_SD3_DAT0__SD3_DATA0               0x17059
				MX6QDL_PAD_SD3_DAT1__SD3_DATA1               0x17059
				MX6QDL_PAD_SD3_DAT2__SD3_DATA2               0x17059
				MX6QDL_PAD_SD3_DAT3__SD3_DATA3               0x17059
				MX6QDL_PAD_SD3_DAT4__SD3_DATA4               0x17059
				MX6QDL_PAD_SD3_DAT5__SD3_DATA5               0x17059
				MX6QDL_PAD_SD3_DAT6__SD3_DATA6               0x17059
				MX6QDL_PAD_SD3_DAT7__SD3_DATA7               0x17059
				MX6QDL_PAD_SD3_RST__SD3_RESET                0x17059
			>;
		};


/*  __________________________________________________________________________
 * |________________________________ TOUCH ___________________________________|
 */
		pinctrl_st1232: st1232grp {
			fsl,pins = <
				MX6QDL_PAD_EIM_D27__GPIO3_IO27             0x80000000		// Touch Interrupt
				MX6QDL_PAD_EIM_D26__GPIO3_IO26              0x80000000		// Touch Reset
			>;
		};
		

/*  __________________________________________________________________________
 * |______________________________ ETHERNET __________________________________|
 */
		pinctrl_enet: enetgrp {
			fsl,pins = <
				MX6QDL_PAD_ENET_MDIO__ENET_MDIO              0x1b0b0
				MX6QDL_PAD_ENET_MDC__ENET_MDC                0x1b0b0
				MX6QDL_PAD_RGMII_RD0__RGMII_RD0              0x1b0b0
				MX6QDL_PAD_RGMII_RD1__RGMII_RD1              0x1b0b0
				MX6QDL_PAD_RGMII_RD2__RGMII_RD2              0x1b0b0
				MX6QDL_PAD_RGMII_RD3__RGMII_RD3              0x1b0b0
				MX6QDL_PAD_RGMII_RX_CTL__RGMII_RX_CTL        0x1b0b0
				MX6QDL_PAD_RGMII_TD0__RGMII_TD0              0x1b0b0
				MX6QDL_PAD_RGMII_TD1__RGMII_TD1              0x1b0b0
				MX6QDL_PAD_RGMII_TD2__RGMII_TD2              0x1b0b0
				MX6QDL_PAD_RGMII_TD3__RGMII_TD3              0x1b0b0
				MX6QDL_PAD_RGMII_TX_CTL__RGMII_TX_CTL        0x1b0b0
				MX6QDL_PAD_RGMII_RXC__RGMII_RXC              0x1b0b0
				MX6QDL_PAD_RGMII_TXC__RGMII_TXC	             0x1b0b0
				MX6QDL_PAD_ENET_REF_CLK__ENET_TX_CLK         0x1b0b0

				/*  Phy Interrupt  */
				MX6QDL_PAD_ENET_TX_EN__GPIO1_IO28            0x1f071
				/*  ENET RESET */
				MX6QDL_PAD_EIM_D23__GPIO3_IO23               0x1f071
			>;
		};

/*  __________________________________________________________________________
 * |__________________________________ USB ___________________________________|
 */

		pinctrl_usbotg: usbotggrp {
			fsl,pins = <
				MX6QDL_PAD_ENET_RX_ER__USB_OTG_ID               0x17059 
			>;
		};


/*  __________________________________________________________________________
 * |_____________________________ AUDIO AC97 _________________________________|
 */
		ac97link_running: ac97link_runninggrp {
			fsl,pins = <
				
                               
                                MX6QDL_PAD_DI0_PIN2__AUD6_TXD                0x130b0
				MX6QDL_PAD_DI0_PIN3__AUD6_TXFS               0x130b0
				MX6QDL_PAD_DI0_PIN4__AUD6_RXD                0x130b0
				MX6QDL_PAD_DI0_PIN15__AUD6_TXC               0x130b0
			 >;
		};

		ac97link_reset: ac97link_resetgrp {
			fsl,pins = <
				/*  AUD_SYNC  */
			            MX6QDL_PAD_DI0_PIN3__GPIO4_IO19              0x1f071
                                 
				/*  AUD_SDO  */
				    MX6QDL_PAD_DI0_PIN2__GPIO4_IO18              0x1f071
                                
				/*  RESET  */
				    MX6QDL_PAD_SD2_CMD__GPIO1_IO11               0x1f071
			>;
		};

		ac97link_warm_reset: ac97link_warm_resetgrp {
			fsl,pins = <
				MX6QDL_PAD_DI0_PIN3__GPIO4_IO19              0x80000000
                                
			>;
		};

		pinctrl_audmux: audmuxgrp {
			fsl,pins = <
				    MX6QDL_PAD_DI0_PIN2__AUD6_TXD                0x130b0
				    MX6QDL_PAD_DI0_PIN3__AUD6_TXFS               0x130b0
				    MX6QDL_PAD_DI0_PIN4__AUD6_RXD                0x130b0
				    MX6QDL_PAD_DI0_PIN15__AUD6_TXC               0x130b0
                                 
				    MX6QDL_PAD_SD2_CMD__GPIO1_IO11               0x1f071
			>;
		};

		pinctrl_pwm1: pwm1grp {
                        fsl,pins = <
                                MX6QDL_PAD_GPIO_9__PWM1_OUT                  0x1b0b1
                        >;
                };


	};
};

/*  __________________________________________________________________________
 * |__________________________________________________________________________|
 */

/*  __________________________________________________________________________
 * |                                                                          |
 * |                                    CAN                                  |
 * |__________________________________________________________________________|
 */

&can1 {
	pinctrl-names = "default";
	pinctrl-0     = <&pinctrl_flexcan1>;
	status        = "okay";
};


/*  __________________________________________________________________________
 * |                                                                          |
 * |                                    UART                                  |
 * |__________________________________________________________________________|
 */
&uart2 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_uart2>;
	status = "okay";
};




&uart5 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_uart5>;
	status = "okay";
};

/*  __________________________________________________________________________
 * |                                                                          |
 * |                                   USDHC                                  |
 * |__________________________________________________________________________|
 */

&usdhc3 {
        pinctrl-names = "default";
        pinctrl-0     = <&pinctrl_usdhc3>;
        bus-width     = <8>;
        no-1-8-v;
        non-removable;
        keep-power-in-suspend;
        status        = "okay";
};

/*  __________________________________________________________________________
 * |__________________________________________________________________________|
 */

/*  __________________________________________________________________________
 * |                                                                          |
 * |                            SPI INTERFACE/DEVICE                          |
 * |__________________________________________________________________________|
 */
&ecspi1 {
	fsl,spi-num-chipselects = <1>;
	cs-gpios                = <&gpio3 19 0>;
	pinctrl-names           = "default";
	pinctrl-0               = <&pinctrl_ecspi1>;
	status                  = "okay";


	flash: m25p80@0 {
		#address-cells    = <1>;
		#size-cells       = <0>;

		compatible        = "sst,sst25vf080b";
		reg               = <0>;
		spi-max-frequency = <20000000>;

		partition@0 {
			label = "bootloader";
			reg   = <0x00000000 0x00004000>;
		};
	};

};

&ecspi3 {
	fsl,spi-num-chipselects = <1>;
	cs-gpios                = <&gpio4 24  0>;
	pinctrl-names           = "default";
	pinctrl-0               = <&pinctrl_ecspi3>;
	status                  = "okay";

        rtc: pcf2123@1 {
		compatible        = "nxp,rtc-pcf2123";
		reg               = <0>;
		spi-max-frequency = <1000000>;
		spi-cs-high;
       };
};
/*  __________________________________________________________________________
 * |__________________________________________________________________________|
 */


/*  __________________________________________________________________________
 * |                                                                          |
 * |                            I2C INTERFACE/DEVICE                          |
 * |__________________________________________________________________________|
 */

&i2c1 {
	clock-frequency = <100000>;
	pinctrl-names   = "default";
	pinctrl-0       = <&pinctrl_i2c1>;
	status          = "okay";

	econtroller: ectrl@40 {
		compatible       = "seco,ectrl";
		reg              = <0x40>;

		interrupt-parent = <&gpio2>;
		interrupts       = <7 2>;

		events           = <ECTRL_EVNT_PWR_BTN  ECTRL_EVNT_RST_BTN
							ECTRL_EVNT_SLEEP  ECTRL_EVNT_BATTERY
							ECTRL_EVNT_WAKE
						>;

		boot_device {

			bootdev@0 {
				id    = <ECTRL_BOOTDEV_EMMC>;
				label = "on board eMMC";
			};

			bootdev@1 {
				id    = <ECTRL_BOOTDEV_SPI>;
				label = "on board SPI flash";
			};

		};

	};

};

&i2c2 {
	clock-frequency = <100000>;
	pinctrl-names   = "default";
	pinctrl-0       = <&pinctrl_i2c2>;
	status          = "okay";

	hdmi: edid@50 {
		compatible = "fsl,imx6-hdmi-i2c";
		reg        = <0x50>;
	};
};

&i2c3 {
	clock-frequency = <100000>;
	pinctrl-names   = "default";
	pinctrl-0       = <&pinctrl_i2c3>;
	status          = "okay";

	ov5640_mipi: ov5640_mipi@3c {
		compatible  = "ovti,ov564x_mipi";
		reg         = <0x3c>;

		clocks      = <&clks IMX6QDL_CLK_CKO2>;
		clock-names = "csi_mclk";

		pwn-gpios   = <&gpio6 4 1>;   /* active low */
		rst-gpios   = <&gpio6 5 0>;   /* active high */

		csi_id      = <0>;
		mclk        = <24000000>;
		mclk_source = <0>;
	};

	st1232-ts@55 {
		compatible       = "sitronix,st1232";
		reg              = <0x55>;

		pinctrl-names    = "default";
		pinctrl-0        = <&pinctrl_st1232>;
		interrupt-parent = <&gpio1>;
		interrupts       = <13 IRQ_TYPE_LEVEL_LOW>;
		gpios            = <&gpio1 15 GPIO_ACTIVE_LOW>;
	};

};
/*  __________________________________________________________________________
 * |__________________________________________________________________________|
 */


/*  __________________________________________________________________________
 * |                                                                          |
 * |                                     USB                                  |
 * |__________________________________________________________________________|
 */

&usbh1 {
	vbus-supply   = <&reg_usb_h1_vbus>;
	status        = "okay";
};


&usbotg {
	vbus-supply   = <&reg_usb_otg_vbus>;
	pinctrl-names = "default";
	pinctrl-0     = <&pinctrl_usbotg>;
	disable-over-current;
	status        = "okay";
};
/*  __________________________________________________________________________
 * |__________________________________________________________________________|
 */


/*  __________________________________________________________________________
 * |                                                                          |
 * |                                  ETHERNET                                |
 * |__________________________________________________________________________|
 */
&fec {
	pinctrl-names      = "default";
	pinctrl-0          = <&pinctrl_enet>;
	phy-mode           = "rgmii";
	phy-reset-gpios    = <&gpio3 23 0>;
	phy-reset-duration = <10>;
	fsl,magic-packet;
	status             = "okay";
};
/*  __________________________________________________________________________
 * |__________________________________________________________________________|
 */

/*  __________________________________________________________________________
 * |                                                                          |
 * |                                    AUDIO                                 |
 * |__________________________________________________________________________|
 */

&ssi1 {
	fsl,mode      = "ac97-slave";
	pinctrl-names = "default", "ac97-running", "ac97-reset", "ac97-warm-reset";
	pinctrl-0     = <&ac97link_running>;
	pinctrl-1     = <&ac97link_running>;
	pinctrl-2     = <&ac97link_reset>;
	pinctrl-3     = <&ac97link_warm_reset>;
	/* sync, sdata (output), reset */
	ac97-gpios    = <&gpio4 19 0 &gpio4 18 0 &gpio1 11 0>;
	status        = "okay";
};

&audmux {
	status = "okay";
};
/*  __________________________________________________________________________
 * |__________________________________________________________________________|
 */

/*  __________________________________________________________________________
 * |                                                                          |
 * |                                  CAMERA CSI                              |
 * |__________________________________________________________________________|
 */
&mipi_csi {
	ipu_id    = <0>;
	csi_id    = <0>;
	v_channel = <0>;
	lanes     = <2>;
	status    = "okay";
};

/*  __________________________________________________________________________
 * |__________________________________________________________________________|
 */

/*  __________________________________________________________________________
 * |                                                                          |
 * |                                  PCIE                              |
 * |__________________________________________________________________________|
 */

&pcie {

	status = "okay";
};


/*  __________________________________________________________________________
 * |                                                                          |
 * |                                 VIDEO OUTPUT                             |
 * |__________________________________________________________________________|
 */
&hdmi_audio {
	status = "okay";
};


&hdmi_core {
	ipu_id  = <0>;
	disp_id = <0>;
	status  = "okay";
};


&hdmi_video {
	fsl,phy_reg_vlev    = <0x0294>;
	fsl,phy_reg_cksymtx = <0x800d>;
	status              = "okay";
};
/*  __________________________________________________________________________
 * |__________________________________________________________________________|
 */


&pwm1 {
        pinctrl-names = "default";
        pinctrl-0     = <&pinctrl_pwm1>;
        status        = "okay";
};

