# 68020 ëª…ë ¹ì–´ ì„¸íŠ¸ ì²´í¬ë¦¬ìŠ¤íŠ¸

**ëª©í‘œ**: Motorola 68020 ì „ì²´ ìŠ¤í™ 100% êµ¬í˜„ (ì •ìˆ˜ ì—°ì‚° CPU ì½”ì–´)

**ì œì™¸**: FPU (68881/68882 ì½”í”„ë¡œì„¸ì„œ) - ë³„ë„ í™•ì¥ ê°€ëŠ¥

ì´ íŒŒì¼ì€ êµ¬í˜„ ì§„í–‰ ìƒí™©ì„ ì¶”ì í•©ë‹ˆë‹¤.

---

## ë°ì´í„° ì´ë™ (Data Movement) - 11/18 (61%)

- [x] MOVE - Move data
- [x] MOVEA - Move address
- [x] MOVEQ - Move quick (immediate)
- [ ] MOVEM - Move multiple registers
- [ ] MOVEP - Move peripheral data
- [x] LEA - Load effective address
- [x] PEA - Push effective address
- [x] EXG - Exchange registers
- [x] SWAP - Swap register halves
- [x] EXT - Sign extend
- [x] EXTB - Sign extend byte to long (68020)
- [x] LINK - Link and allocate
- [x] UNLK - Unlink

**êµ¬í˜„**: 11ê°œ | **ë””ì½”ë”©**: 11/11 âœ…

---

## ì‚°ìˆ  ì—°ì‚° (Integer Arithmetic) - 23/25 (92%) âœ…

- [x] ADD - Add
- [x] ADDA - Add address
- [x] ADDI - Add immediate
- [x] ADDQ - Add quick
- [x] ADDX - Add extended
- [x] SUB - Subtract
- [x] SUBA - Subtract address
- [x] SUBI - Subtract immediate
- [x] SUBQ - Subtract quick
- [x] SUBX - Subtract extended
- [x] MULS - Signed multiply (16/32-bit)
- [x] MULU - Unsigned multiply (16/32-bit)
- [x] DIVS - Signed divide
- [x] DIVU - Unsigned divide
- [x] DIVSL - Signed divide long (68020) *simplified*
- [x] DIVUL - Unsigned divide long (68020) *simplified*
- [x] NEG - Negate
- [x] NEGX - Negate with extend
- [x] CLR - Clear
- [x] CMP - Compare
- [x] CMPA - Compare address
- [x] CMPI - Compare immediate
- [ ] CMPM - Compare memory
- [x] TST - Test

**êµ¬í˜„**: 23ê°œ | **ë””ì½”ë”©**: 23/23 âœ…

**Note**: DIVSL/DIVULì€ 32Ã·32 ë²„ì „ìœ¼ë¡œ êµ¬í˜„ë¨ (64Ã·32ëŠ” TODO)

---

## ë…¼ë¦¬ ì—°ì‚° (Logical) - 7/8 (88%) âœ…

- [x] AND - Logical AND
- [x] ANDI - AND immediate
- [x] OR - Logical OR
- [x] ORI - OR immediate
- [x] EOR - Logical exclusive OR
- [x] EORI - EOR immediate
- [x] NOT - Logical complement

**êµ¬í˜„**: 7ê°œ | **ë””ì½”ë”©**: 7/7 âœ…

---

## ì‹œí”„íŠ¸/ë¡œí…Œì´íŠ¸ (Shift and Rotate) - 6/8 (75%)

- [x] ASL - Arithmetic shift left
- [x] ASR - Arithmetic shift right
- [x] LSL - Logical shift left
- [x] LSR - Logical shift right
- [ ] ROL - Rotate left *opcode needs verification*
- [x] ROR - Rotate right
- [ ] ROXL - Rotate left with extend *opcode needs verification*
- [ ] ROXR - Rotate right with extend *opcode needs verification*

**êµ¬í˜„**: 6ê°œ | **ë””ì½”ë”©**: 6/6 âœ…

**Note**: ROL/ROXL/ROXR êµ¬í˜„ì€ ì™„ë£Œ, opcode ìƒì„± ê²€ì¦ í•„ìš”

---

## ë¹„íŠ¸ ì¡°ì‘ (Bit Manipulation) - 5/13 (38%)

### ê¸°ë³¸ (68000)
- [x] BTST - Test bit
- [x] BSET - Set bit
- [x] BCLR - Clear bit
- [x] BCHG - Change bit

### ë¹„íŠ¸ í•„ë“œ (68020)
- [ ] BFCHG - Bit field change
- [ ] BFCLR - Bit field clear
- [ ] BFEXTS - Bit field extract signed
- [ ] BFEXTU - Bit field extract unsigned
- [ ] BFFFO - Bit field find first one
- [ ] BFINS - Bit field insert
- [ ] BFSET - Bit field set
- [ ] BFTST - Bit field test

### íŠ¹ìˆ˜
- [x] TAS - Test and set

**êµ¬í˜„**: 5ê°œ | **ë””ì½”ë”©**: 5/5 âœ…

---

## í”„ë¡œê·¸ë¨ ì œì–´ (Program Control) - 20/35 (57%)

### ë¶„ê¸° (Branch)
- [x] BRA - Branch always
- [x] BSR - Branch to subroutine
- [x] Bcc - Branch conditionally (14 conditions)
  - [x] BHI, BLS, BCC, BCS
  - [x] BNE, BEQ, BVC, BVS
  - [x] BPL, BMI, BGE, BLT
  - [x] BGT, BLE

### ì¡°ê±´ (Conditional)
- [ ] DBcc - Decrement and branch
- [ ] Scc - Set according to condition

### ì í”„ (Jump)
- [x] JMP - Jump
- [x] JSR - Jump to subroutine
- [x] RTS - Return from subroutine
- [ ] RTR - Return and restore
- [ ] RTE - Return from exception

### ê¸°íƒ€
- [x] NOP - No operation

**êµ¬í˜„**: 20ê°œ | **ë””ì½”ë”©**: 20/20 âœ…

**ì™„ì„± í•­ëª©**:
- BRA, BSR (ë¶„ê¸°)
- Bcc 14ê°œ ì¡°ê±´ (HI, LS, CC, CS, NE, EQ, VC, VS, PL, MI, GE, LT, GT, LE)
- JMP, JSR, RTS (ì í”„/ì„œë¸Œë£¨í‹´)
- NOP

**ë‚¨ì€ í•­ëª©**:
- DBcc, Scc
- RTR, RTE

---

## ì‹œìŠ¤í…œ ì œì–´ (System Control) - 0/15 (0%)

### íŠ¹ê¶Œ ëª…ë ¹ì–´ (Privileged)
- [ ] ANDI to SR - AND immediate to SR
- [ ] EORI to SR - EOR immediate to SR
- [ ] ORI to SR - OR immediate to SR
- [ ] MOVE to/from SR - Move to/from SR
- [ ] MOVE USP - Move user stack pointer
- [ ] STOP - Stop
- [ ] RESET - Reset external devices
- [ ] RTE - Return from exception

### ì˜ˆì™¸/íŠ¸ë© (Exception and Trap)
- [ ] TRAP - Trap
- [ ] TRAPV - Trap on overflow
- [ ] CHK - Check register against bounds
- [ ] CHK2 - Check register against bounds (68020)
- [ ] ILLEGAL - Illegal instruction

### 68020 ì „ìš©
- [ ] CALLM - Call module (68020)
- [ ] RTM - Return from module (68020)

---

## 68020 ì „ìš© ëª…ë ¹ì–´ - 0/12 (0%)

### ë¹„íŠ¸ í•„ë“œ (ìœ„ì—ì„œ ì¤‘ë³µ)
- Bit field ëª…ë ¹ì–´ ì°¸ì¡°

### íŒ©/ì–¸íŒ© (Pack/Unpack)
- [ ] PACK - Pack BCD
- [ ] UNPK - Unpack BCD

### Compare-And-Swap
- [ ] CAS - Compare and swap operands
- [ ] CAS2 - Compare and swap dual operands

### ê¸°íƒ€
- [ ] CMP2 - Compare register against bounds
- [x] EXTB - Extend byte to long âœ…
- [x] DIVSL, DIVUL - 64-bit divide âœ… *simplified*
- [ ] MULS.L, MULU.L - 32Ã—32â†’64-bit multiply
- [ ] CALLM, RTM - Module call/return

---

## ì–´ë“œë ˆì‹± ëª¨ë“œ (Addressing Modes) - 5/18 (28%)

### ë ˆì§€ìŠ¤í„°
- [x] Dn - Data register direct
- [x] An - Address register direct

### ë ˆì§€ìŠ¤í„° ê°„ì ‘
- [x] (An) - Address register indirect
- [x] (An)+ - Postincrement
- [x] -(An) - Predecrement
- [ ] d16(An) - Displacement
- [ ] d8(An,Xn) - Indexed
- [ ] (bd,An,Xn) - Memory indirect (68020)

### ì ˆëŒ€
- [ ] (xxx).W - Absolute short
- [ ] (xxx).L - Absolute long

### PC ìƒëŒ€
- [ ] d16(PC) - PC displacement
- [ ] d8(PC,Xn) - PC indexed
- [ ] (bd,PC,Xn) - PC memory indirect (68020)

### ì¦‰ì‹œê°’
- [x] #<data> - Immediate

### íŠ¹ìˆ˜
- [ ] SR - Status register
- [ ] CCR - Condition code register
- [ ] USP - User stack pointer

---

## ì˜ˆì™¸ ì²˜ë¦¬ (Exception Processing) - 0/14 (0%)

- [ ] Reset
- [ ] Bus Error
- [ ] Address Error
- [ ] Illegal Instruction
- [ ] Zero Divide
- [ ] CHK Instruction
- [ ] TRAPV Instruction
- [ ] Privilege Violation
- [ ] Trace
- [ ] Line A Emulator
- [ ] Line F Emulator
- [ ] Uninitialized Interrupt
- [ ] Spurious Interrupt
- [ ] Interrupt Autovectors (7 levels)
- [ ] TRAP Instructions (16 vectors)

---

## ì‹œìŠ¤í…œ ë ˆì§€ìŠ¤í„° - 0/10 (0%)

- [ ] PC - Program Counter
- [ ] SR - Status Register
- [ ] CCR - Condition Code Register
- [ ] USP - User Stack Pointer
- [ ] SSP - Supervisor Stack Pointer
- [ ] VBR - Vector Base Register (68020)
- [ ] SFC - Source Function Code (68020)
- [ ] DFC - Destination Function Code (68020)
- [ ] CACR - Cache Control Register (68020)
- [ ] CAAR - Cache Address Register (68020)

---

## ì§„í–‰ ìƒí™© ìš”ì•½

| ì¹´í…Œê³ ë¦¬ | êµ¬í˜„ | ë””ì½”ë”© | ì „ì²´ | ì§„í–‰ë¥  | ìƒíƒœ |
|---------|------|--------|------|--------|------|
| ë°ì´í„° ì´ë™ | 11 | 11/11 âœ… | 18 | 61% | ğŸ”„ |
| ì‚°ìˆ  ì—°ì‚° | 23 | 23/23 âœ… | 25 | **92%** | âœ… |
| ë…¼ë¦¬ ì—°ì‚° | 7 | 7/7 âœ… | 8 | **88%** | âœ… |
| ì‹œí”„íŠ¸/ë¡œí…Œì´íŠ¸ | 6 | 6/6 âœ… | 8 | **75%** | âœ… |
| ë¹„íŠ¸ ì¡°ì‘ | 5 | 5/5 âœ… | 13 | 38% | ğŸ”„ |
| í”„ë¡œê·¸ë¨ ì œì–´ | 20 | 20/20 âœ… | 35 | **57%** | ğŸ”„ |
| ì‹œìŠ¤í…œ ì œì–´ | 0 | 0/0 | 15 | 0% | ğŸ“ |
| ì–´ë“œë ˆì‹± ëª¨ë“œ | 5 | - | 18 | 28% | ğŸ“ |
| ì˜ˆì™¸ ì²˜ë¦¬ | 0 | - | 14 | 0% | ğŸ“ |
| ì‹œìŠ¤í…œ ë ˆì§€ìŠ¤í„° | 0 | - | 10 | 0% | ğŸ“ |
| **ì „ì²´** | **58** | **58/58** âœ… | **164** | **35%** | ğŸ”„ |

**ë²”ë¡€**: âœ… ì™„ë£Œ/ê±°ì˜ì™„ë£Œ | ğŸ”„ ì§„í–‰ì¤‘ | ğŸ“ ë¯¸ì‹œì‘

---

## ğŸ‰ ìµœê·¼ ì„±ê³¼ (2026-02-12)

### âœ… í”„ë¡œê·¸ë¨ ì œì–´ êµ¬í˜„ ì™„ë£Œ!
- **BRA, BSR** - ë¬´ì¡°ê±´ ë¶„ê¸° ë° ì„œë¸Œë£¨í‹´ í˜¸ì¶œ âœ…
- **Bcc (14ê°œ)** - ëª¨ë“  ì¡°ê±´ ë¶„ê¸° âœ…
  - HI, LS, CC, CS, NE, EQ, VC, VS, PL, MI, GE, LT, GT, LE
- **JMP, JSR, RTS** - ì í”„ ë° ì„œë¸Œë£¨í‹´ ì™„ì „ êµ¬í˜„ âœ…

### âœ… í…ŒìŠ¤íŠ¸ í™•ì¥
- 46ê°œ â†’ **65ê°œ ëª…ë ¹ì–´ ìë™ í…ŒìŠ¤íŠ¸**
- **65/65 ì „ë¶€ í†µê³¼** âœ…
- í”„ë¡œê·¸ë¨ ì œì–´ ì™„ì „ ê²€ì¦

### âœ… Decoder ëŒ€í­ ê°œì„  (ì˜¤ì „)
- **19/60 (31%) â†’ 58/58 (100%)** ë””ì½”ë”© ì„±ê³µë¥  ë‹¬ì„±!
- ëª¨ë“  êµ¬í˜„ëœ ëª…ë ¹ì–´ê°€ ì •ìƒ ë””ì½”ë”© âœ…

### âœ… ë¹Œë“œ ì‹œìŠ¤í…œ ì™„ì„± (ì˜¤ì „)
- Zig 0.13.0 í˜¸í™˜ì„± í™•ë³´
- ìë™ ë¹Œë“œ + í…ŒìŠ¤íŠ¸ íŒŒì´í”„ë¼ì¸

---

## ğŸ“Š ë‹¤ìŒ ì‘ì—… ìš°ì„ ìˆœìœ„

### 1ï¸âƒ£ **ë°ì´í„° ì´ë™ ì™„ì„±**
ë‚˜ë¨¸ì§€ 7ê°œ êµ¬í˜„ìœ¼ë¡œ 61% â†’ 100%
- [ ] MOVEM - ë‹¤ì¤‘ ë ˆì§€ìŠ¤í„° ì´ë™
- [ ] MOVEP - ì£¼ë³€ì¥ì¹˜ ë°ì´í„° ì´ë™
- [ ] LINK/UNLK ì™„ì „ êµ¬í˜„

### 2ï¸âƒ£ **ë¹„íŠ¸ í•„ë“œ ëª…ë ¹ì–´**
68020 ê³ ìœ  ê¸°ëŠ¥
- [ ] 8ê°œ ë¹„íŠ¸ í•„ë“œ ëª…ë ¹ì–´

### 3ï¸âƒ£ **ì¡°ê±´ ì„¤ì • ëª…ë ¹ì–´**
- [ ] DBcc - Decrement and branch
- [ ] Scc - Set condition code
ë‚˜ë¨¸ì§€ 7ê°œ êµ¬í˜„ìœ¼ë¡œ 61% â†’ 100%
- [ ] MOVEM - ë‹¤ì¤‘ ë ˆì§€ìŠ¤í„° ì´ë™
- [ ] LINK/UNLK ì™„ì „ êµ¬í˜„

### 3ï¸âƒ£ **ë¹„íŠ¸ í•„ë“œ ëª…ë ¹ì–´**
68020 ê³ ìœ  ê¸°ëŠ¥
- [ ] 8ê°œ ë¹„íŠ¸ í•„ë“œ ëª…ë ¹ì–´

---

**ì‘ì„±ì¼**: 2026-02-09
**ë§ˆì§€ë§‰ ì—…ë°ì´íŠ¸**: 2026-02-12 18:15

**GitHub**: https://github.com/aumosita/M68k-wasm-jit
**ìµœì‹  ì»¤ë°‹**: 2d7c80b - "Implement JMP, JSR, RTS (jump and subroutine)"
