{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1498684970478 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Standard Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1498684970479 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 28 18:22:50 2017 " "Processing started: Wed Jun 28 18:22:50 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1498684970479 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684970479 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MIPS -c MIPS " "Command: quartus_map --read_settings_files=on --write_settings_files=off MIPS -c MIPS" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684970479 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1498684970840 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1498684970840 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Banco de registradores/registers.v 1 1 " "Found 1 design units, including 1 entities, in source file Banco de registradores/registers.v" { { "Info" "ISGN_ENTITY_NAME" "1 registers " "Found entity 1: registers" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498684991122 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991122 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "program MIPS.v(4) " "Verilog HDL Declaration warning at MIPS.v(4): \"program\" is SystemVerilog-2005 keyword" {  } { { "MIPS.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 4 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Analysis & Synthesis" 0 -1 1498684991123 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MIPS.v 1 1 " "Found 1 design units, including 1 entities, in source file MIPS.v" { { "Info" "ISGN_ENTITY_NAME" "1 MIPS " "Found entity 1: MIPS" {  } { { "MIPS.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498684991123 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991123 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALU/ALU.v 1 1 " "Found 1 design units, including 1 entities, in source file ALU/ALU.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU/ALU.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/ALU/ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498684991124 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991124 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALU/ALUadd.v 1 1 " "Found 1 design units, including 1 entities, in source file ALU/ALUadd.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALUadd " "Found entity 1: ALUadd" {  } { { "ALU/ALUadd.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/ALU/ALUadd.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498684991125 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991125 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALU/ALUadd4.v 1 1 " "Found 1 design units, including 1 entities, in source file ALU/ALUadd4.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALUadd1 " "Found entity 1: ALUadd1" {  } { { "ALU/ALUadd4.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/ALU/ALUadd4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498684991125 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991125 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bit_extender/bit_extender.v 1 1 " "Found 1 design units, including 1 entities, in source file bit_extender/bit_extender.v" { { "Info" "ISGN_ENTITY_NAME" "1 bitExtender " "Found entity 1: bitExtender" {  } { { "bit_extender/bit_extender.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/bit_extender/bit_extender.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498684991126 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991126 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "program program_counter.v(3) " "Verilog HDL Declaration warning at program_counter.v(3): \"program\" is SystemVerilog-2005 keyword" {  } { { "program_counter/program_counter.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/program_counter/program_counter.v" 3 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Analysis & Synthesis" 0 -1 1498684991127 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "program_counter/program_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file program_counter/program_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 program_counter " "Found entity 1: program_counter" {  } { { "program_counter/program_counter.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/program_counter/program_counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498684991127 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991127 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_out/data_out.v 1 1 " "Found 1 design units, including 1 entities, in source file data_out/data_out.v" { { "Info" "ISGN_ENTITY_NAME" "1 mainMemory " "Found entity 1: mainMemory" {  } { { "data_out/data_out.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/data_out/data_out.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498684991128 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991128 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divisor_frequencia/divisor_frequencia.v 1 1 " "Found 1 design units, including 1 entities, in source file divisor_frequencia/divisor_frequencia.v" { { "Info" "ISGN_ENTITY_NAME" "1 divisor_frequencia " "Found entity 1: divisor_frequencia" {  } { { "divisor_frequencia/divisor_frequencia.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/divisor_frequencia/divisor_frequencia.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498684991128 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991128 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "UC/UC.v 1 1 " "Found 1 design units, including 1 entities, in source file UC/UC.v" { { "Info" "ISGN_ENTITY_NAME" "1 Unidade_de_controle " "Found entity 1: Unidade_de_controle" {  } { { "UC/UC.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/UC/UC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498684991129 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991129 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Instruction_memory/Instruction_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file Instruction_memory/Instruction_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 Instructions_memory " "Found entity 1: Instructions_memory" {  } { { "Instruction_memory/Instruction_memory.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Instruction_memory/Instruction_memory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498684991130 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991130 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Multiplexador/MUX5.v 1 1 " "Found 1 design units, including 1 entities, in source file Multiplexador/MUX5.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX5bits " "Found entity 1: MUX5bits" {  } { { "Multiplexador/MUX5.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Multiplexador/MUX5.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498684991131 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Multiplexador/MUX32.v 1 1 " "Found 1 design units, including 1 entities, in source file Multiplexador/MUX32.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX32bits " "Found entity 1: MUX32bits" {  } { { "Multiplexador/MUX32.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Multiplexador/MUX32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498684991132 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991132 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Output/sevenSegmentDisplay.v 1 1 " "Found 1 design units, including 1 entities, in source file Output/sevenSegmentDisplay.v" { { "Info" "ISGN_ENTITY_NAME" "1 sevenSegmentsDisplay " "Found entity 1: sevenSegmentsDisplay" {  } { { "Output/sevenSegmentDisplay.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Output/sevenSegmentDisplay.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498684991132 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991132 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Output/BCD.v 1 1 " "Found 1 design units, including 1 entities, in source file Output/BCD.v" { { "Info" "ISGN_ENTITY_NAME" "1 BCD " "Found entity 1: BCD" {  } { { "Output/BCD.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Output/BCD.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498684991133 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991133 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Output/Output.v 1 1 " "Found 1 design units, including 1 entities, in source file Output/Output.v" { { "Info" "ISGN_ENTITY_NAME" "1 Output " "Found entity 1: Output" {  } { { "Output/Output.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Output/Output.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498684991134 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991134 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Debouncer/Debouncer.v 1 1 " "Found 1 design units, including 1 entities, in source file Debouncer/Debouncer.v" { { "Info" "ISGN_ENTITY_NAME" "1 DeBounce " "Found entity 1: DeBounce" {  } { { "Debouncer/Debouncer.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Debouncer/Debouncer.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498684991135 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991135 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ULASrc_out MIPS.v(57) " "Verilog HDL Implicit Net warning at MIPS.v(57): created implicit net for \"ULASrc_out\"" {  } { { "MIPS.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 57 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498684991135 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "operation MIPS.v(59) " "Verilog HDL Implicit Net warning at MIPS.v(59): created implicit net for \"operation\"" {  } { { "MIPS.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 59 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498684991135 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "userThousands MIPS.v(75) " "Verilog HDL Implicit Net warning at MIPS.v(75): created implicit net for \"userThousands\"" {  } { { "MIPS.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 75 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498684991135 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "MIPS.v(16) " "Verilog HDL Instantiation warning at MIPS.v(16): instance has no name" {  } { { "MIPS.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 16 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1498684991135 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "MIPS.v(22) " "Verilog HDL Instantiation warning at MIPS.v(22): instance has no name" {  } { { "MIPS.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 22 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1498684991135 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "MIPS.v(24) " "Verilog HDL Instantiation warning at MIPS.v(24): instance has no name" {  } { { "MIPS.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 24 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1498684991136 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "MIPS.v(33) " "Verilog HDL Instantiation warning at MIPS.v(33): instance has no name" {  } { { "MIPS.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 33 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1498684991136 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "MIPS.v(39) " "Verilog HDL Instantiation warning at MIPS.v(39): instance has no name" {  } { { "MIPS.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 39 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1498684991136 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "MIPS.v(44) " "Verilog HDL Instantiation warning at MIPS.v(44): instance has no name" {  } { { "MIPS.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 44 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1498684991137 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "MIPS.v(52) " "Verilog HDL Instantiation warning at MIPS.v(52): instance has no name" {  } { { "MIPS.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 52 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1498684991137 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "MIPS.v(60) " "Verilog HDL Instantiation warning at MIPS.v(60): instance has no name" {  } { { "MIPS.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 60 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1498684991137 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "MIPS.v(63) " "Verilog HDL Instantiation warning at MIPS.v(63): instance has no name" {  } { { "MIPS.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 63 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1498684991137 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "MIPS.v(69) " "Verilog HDL Instantiation warning at MIPS.v(69): instance has no name" {  } { { "MIPS.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 69 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1498684991138 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "MIPS.v(72) " "Verilog HDL Instantiation warning at MIPS.v(72): instance has no name" {  } { { "MIPS.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 72 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1498684991138 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "MIPS.v(75) " "Verilog HDL Instantiation warning at MIPS.v(75): instance has no name" {  } { { "MIPS.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 75 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1498684991138 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MIPS " "Elaborating entity \"MIPS\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1498684991294 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "userThousand MIPS.v(7) " "Output port \"userThousand\" at MIPS.v(7) has no driver" {  } { { "MIPS.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 7 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1498684991300 "|MIPS"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DeBounce DeBounce:comb_3 " "Elaborating entity \"DeBounce\" for hierarchy \"DeBounce:comb_3\"" {  } { { "MIPS.v" "comb_3" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498684991411 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 Debouncer.v(36) " "Verilog HDL assignment warning at Debouncer.v(36): truncated value with size 32 to match size of target (11)" {  } { { "Debouncer/Debouncer.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Debouncer/Debouncer.v" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1498684991427 "|MIPS|DeBounce:comb_3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALUadd1 ALUadd1:comb_5 " "Elaborating entity \"ALUadd1\" for hierarchy \"ALUadd1:comb_5\"" {  } { { "MIPS.v" "comb_5" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498684991429 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX32bits MUX32bits:muxBranch " "Elaborating entity \"MUX32bits\" for hierarchy \"MUX32bits:muxBranch\"" {  } { { "MIPS.v" "muxBranch" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498684991430 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALUadd ALUadd:comb_7 " "Elaborating entity \"ALUadd\" for hierarchy \"ALUadd:comb_7\"" {  } { { "MIPS.v" "comb_7" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498684991439 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "program_counter program_counter:pc " "Elaborating entity \"program_counter\" for hierarchy \"program_counter:pc\"" {  } { { "MIPS.v" "pc" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498684991441 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Instructions_memory Instructions_memory:comb_9 " "Elaborating entity \"Instructions_memory\" for hierarchy \"Instructions_memory:comb_9\"" {  } { { "MIPS.v" "comb_9" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498684991442 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "RAM\[80..24\] 0 Instruction_memory.v(7) " "Net \"RAM\[80..24\]\" at Instruction_memory.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "Instruction_memory/Instruction_memory.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Instruction_memory/Instruction_memory.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1498684991453 "|MIPS|Instructions_memory:comb_9"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "RAM\[14..10\] 0 Instruction_memory.v(7) " "Net \"RAM\[14..10\]\" at Instruction_memory.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "Instruction_memory/Instruction_memory.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Instruction_memory/Instruction_memory.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1498684991453 "|MIPS|Instructions_memory:comb_9"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Unidade_de_controle Unidade_de_controle:comb_10 " "Elaborating entity \"Unidade_de_controle\" for hierarchy \"Unidade_de_controle:comb_10\"" {  } { { "MIPS.v" "comb_10" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498684991454 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "UC.v(17) " "Verilog HDL Case Statement warning at UC.v(17): incomplete case statement has no default case item" {  } { { "UC/UC.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/UC/UC.v" 17 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1498684991455 "|MIPS|Unidade_de_controle:comb_10"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX5bits MUX5bits:muxRegDst " "Elaborating entity \"MUX5bits\" for hierarchy \"MUX5bits:muxRegDst\"" {  } { { "MIPS.v" "muxRegDst" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498684991455 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registers registers:comb_11 " "Elaborating entity \"registers\" for hierarchy \"registers:comb_11\"" {  } { { "MIPS.v" "comb_11" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498684991460 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "writeData registers.v(20) " "Verilog HDL Always Construct warning at registers.v(20): variable \"writeData\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 20 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1498684991473 "|MIPS|registers:comb_11"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "writeRegister registers.v(20) " "Verilog HDL Always Construct warning at registers.v(20): variable \"writeRegister\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 20 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1498684991473 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[0\]\[0\] registers.v(19) " "Inferred latch for \"registerFile\[0\]\[0\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991473 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[0\]\[1\] registers.v(19) " "Inferred latch for \"registerFile\[0\]\[1\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991474 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[0\]\[2\] registers.v(19) " "Inferred latch for \"registerFile\[0\]\[2\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991474 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[0\]\[3\] registers.v(19) " "Inferred latch for \"registerFile\[0\]\[3\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991474 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[0\]\[4\] registers.v(19) " "Inferred latch for \"registerFile\[0\]\[4\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991474 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[0\]\[5\] registers.v(19) " "Inferred latch for \"registerFile\[0\]\[5\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991474 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[0\]\[6\] registers.v(19) " "Inferred latch for \"registerFile\[0\]\[6\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991474 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[0\]\[7\] registers.v(19) " "Inferred latch for \"registerFile\[0\]\[7\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991474 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[0\]\[8\] registers.v(19) " "Inferred latch for \"registerFile\[0\]\[8\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991474 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[0\]\[9\] registers.v(19) " "Inferred latch for \"registerFile\[0\]\[9\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991474 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[0\]\[10\] registers.v(19) " "Inferred latch for \"registerFile\[0\]\[10\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991474 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[0\]\[11\] registers.v(19) " "Inferred latch for \"registerFile\[0\]\[11\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991474 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[0\]\[12\] registers.v(19) " "Inferred latch for \"registerFile\[0\]\[12\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991474 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[0\]\[13\] registers.v(19) " "Inferred latch for \"registerFile\[0\]\[13\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991474 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[0\]\[14\] registers.v(19) " "Inferred latch for \"registerFile\[0\]\[14\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991474 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[0\]\[15\] registers.v(19) " "Inferred latch for \"registerFile\[0\]\[15\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991474 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[0\]\[16\] registers.v(19) " "Inferred latch for \"registerFile\[0\]\[16\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991474 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[0\]\[17\] registers.v(19) " "Inferred latch for \"registerFile\[0\]\[17\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991474 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[0\]\[18\] registers.v(19) " "Inferred latch for \"registerFile\[0\]\[18\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991474 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[0\]\[19\] registers.v(19) " "Inferred latch for \"registerFile\[0\]\[19\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991474 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[0\]\[20\] registers.v(19) " "Inferred latch for \"registerFile\[0\]\[20\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991474 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[0\]\[21\] registers.v(19) " "Inferred latch for \"registerFile\[0\]\[21\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991474 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[0\]\[22\] registers.v(19) " "Inferred latch for \"registerFile\[0\]\[22\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991475 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[0\]\[23\] registers.v(19) " "Inferred latch for \"registerFile\[0\]\[23\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991475 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[0\]\[24\] registers.v(19) " "Inferred latch for \"registerFile\[0\]\[24\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991475 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[0\]\[25\] registers.v(19) " "Inferred latch for \"registerFile\[0\]\[25\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991475 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[0\]\[26\] registers.v(19) " "Inferred latch for \"registerFile\[0\]\[26\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991475 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[0\]\[27\] registers.v(19) " "Inferred latch for \"registerFile\[0\]\[27\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991475 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[0\]\[28\] registers.v(19) " "Inferred latch for \"registerFile\[0\]\[28\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991475 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[0\]\[29\] registers.v(19) " "Inferred latch for \"registerFile\[0\]\[29\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991475 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[0\]\[30\] registers.v(19) " "Inferred latch for \"registerFile\[0\]\[30\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991475 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[0\]\[31\] registers.v(19) " "Inferred latch for \"registerFile\[0\]\[31\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991475 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[1\]\[0\] registers.v(19) " "Inferred latch for \"registerFile\[1\]\[0\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991475 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[1\]\[1\] registers.v(19) " "Inferred latch for \"registerFile\[1\]\[1\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991475 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[1\]\[2\] registers.v(19) " "Inferred latch for \"registerFile\[1\]\[2\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991475 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[1\]\[3\] registers.v(19) " "Inferred latch for \"registerFile\[1\]\[3\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991475 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[1\]\[4\] registers.v(19) " "Inferred latch for \"registerFile\[1\]\[4\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991475 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[1\]\[5\] registers.v(19) " "Inferred latch for \"registerFile\[1\]\[5\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991475 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[1\]\[6\] registers.v(19) " "Inferred latch for \"registerFile\[1\]\[6\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991475 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[1\]\[7\] registers.v(19) " "Inferred latch for \"registerFile\[1\]\[7\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991475 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[1\]\[8\] registers.v(19) " "Inferred latch for \"registerFile\[1\]\[8\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991475 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[1\]\[9\] registers.v(19) " "Inferred latch for \"registerFile\[1\]\[9\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991475 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[1\]\[10\] registers.v(19) " "Inferred latch for \"registerFile\[1\]\[10\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991475 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[1\]\[11\] registers.v(19) " "Inferred latch for \"registerFile\[1\]\[11\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991475 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[1\]\[12\] registers.v(19) " "Inferred latch for \"registerFile\[1\]\[12\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991475 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[1\]\[13\] registers.v(19) " "Inferred latch for \"registerFile\[1\]\[13\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991475 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[1\]\[14\] registers.v(19) " "Inferred latch for \"registerFile\[1\]\[14\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991476 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[1\]\[15\] registers.v(19) " "Inferred latch for \"registerFile\[1\]\[15\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991476 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[1\]\[16\] registers.v(19) " "Inferred latch for \"registerFile\[1\]\[16\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991476 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[1\]\[17\] registers.v(19) " "Inferred latch for \"registerFile\[1\]\[17\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991476 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[1\]\[18\] registers.v(19) " "Inferred latch for \"registerFile\[1\]\[18\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991476 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[1\]\[19\] registers.v(19) " "Inferred latch for \"registerFile\[1\]\[19\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991476 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[1\]\[20\] registers.v(19) " "Inferred latch for \"registerFile\[1\]\[20\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991476 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[1\]\[21\] registers.v(19) " "Inferred latch for \"registerFile\[1\]\[21\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991476 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[1\]\[22\] registers.v(19) " "Inferred latch for \"registerFile\[1\]\[22\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991476 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[1\]\[23\] registers.v(19) " "Inferred latch for \"registerFile\[1\]\[23\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991476 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[1\]\[24\] registers.v(19) " "Inferred latch for \"registerFile\[1\]\[24\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991476 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[1\]\[25\] registers.v(19) " "Inferred latch for \"registerFile\[1\]\[25\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991476 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[1\]\[26\] registers.v(19) " "Inferred latch for \"registerFile\[1\]\[26\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991476 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[1\]\[27\] registers.v(19) " "Inferred latch for \"registerFile\[1\]\[27\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991476 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[1\]\[28\] registers.v(19) " "Inferred latch for \"registerFile\[1\]\[28\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991476 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[1\]\[29\] registers.v(19) " "Inferred latch for \"registerFile\[1\]\[29\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991476 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[1\]\[30\] registers.v(19) " "Inferred latch for \"registerFile\[1\]\[30\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991476 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[1\]\[31\] registers.v(19) " "Inferred latch for \"registerFile\[1\]\[31\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991476 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[2\]\[0\] registers.v(19) " "Inferred latch for \"registerFile\[2\]\[0\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991476 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[2\]\[1\] registers.v(19) " "Inferred latch for \"registerFile\[2\]\[1\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991476 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[2\]\[2\] registers.v(19) " "Inferred latch for \"registerFile\[2\]\[2\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991476 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[2\]\[3\] registers.v(19) " "Inferred latch for \"registerFile\[2\]\[3\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991476 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[2\]\[4\] registers.v(19) " "Inferred latch for \"registerFile\[2\]\[4\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991476 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[2\]\[5\] registers.v(19) " "Inferred latch for \"registerFile\[2\]\[5\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991476 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[2\]\[6\] registers.v(19) " "Inferred latch for \"registerFile\[2\]\[6\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991476 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[2\]\[7\] registers.v(19) " "Inferred latch for \"registerFile\[2\]\[7\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991477 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[2\]\[8\] registers.v(19) " "Inferred latch for \"registerFile\[2\]\[8\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991477 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[2\]\[9\] registers.v(19) " "Inferred latch for \"registerFile\[2\]\[9\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991477 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[2\]\[10\] registers.v(19) " "Inferred latch for \"registerFile\[2\]\[10\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991477 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[2\]\[11\] registers.v(19) " "Inferred latch for \"registerFile\[2\]\[11\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991477 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[2\]\[12\] registers.v(19) " "Inferred latch for \"registerFile\[2\]\[12\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991477 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[2\]\[13\] registers.v(19) " "Inferred latch for \"registerFile\[2\]\[13\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991477 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[2\]\[14\] registers.v(19) " "Inferred latch for \"registerFile\[2\]\[14\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991477 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[2\]\[15\] registers.v(19) " "Inferred latch for \"registerFile\[2\]\[15\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991477 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[2\]\[16\] registers.v(19) " "Inferred latch for \"registerFile\[2\]\[16\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991477 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[2\]\[17\] registers.v(19) " "Inferred latch for \"registerFile\[2\]\[17\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991477 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[2\]\[18\] registers.v(19) " "Inferred latch for \"registerFile\[2\]\[18\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991477 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[2\]\[19\] registers.v(19) " "Inferred latch for \"registerFile\[2\]\[19\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991477 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[2\]\[20\] registers.v(19) " "Inferred latch for \"registerFile\[2\]\[20\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991477 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[2\]\[21\] registers.v(19) " "Inferred latch for \"registerFile\[2\]\[21\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991477 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[2\]\[22\] registers.v(19) " "Inferred latch for \"registerFile\[2\]\[22\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991477 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[2\]\[23\] registers.v(19) " "Inferred latch for \"registerFile\[2\]\[23\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991477 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[2\]\[24\] registers.v(19) " "Inferred latch for \"registerFile\[2\]\[24\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991477 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[2\]\[25\] registers.v(19) " "Inferred latch for \"registerFile\[2\]\[25\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991477 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[2\]\[26\] registers.v(19) " "Inferred latch for \"registerFile\[2\]\[26\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991477 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[2\]\[27\] registers.v(19) " "Inferred latch for \"registerFile\[2\]\[27\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991477 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[2\]\[28\] registers.v(19) " "Inferred latch for \"registerFile\[2\]\[28\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991477 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[2\]\[29\] registers.v(19) " "Inferred latch for \"registerFile\[2\]\[29\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991477 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[2\]\[30\] registers.v(19) " "Inferred latch for \"registerFile\[2\]\[30\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991478 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[2\]\[31\] registers.v(19) " "Inferred latch for \"registerFile\[2\]\[31\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991478 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[3\]\[0\] registers.v(19) " "Inferred latch for \"registerFile\[3\]\[0\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991478 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[3\]\[1\] registers.v(19) " "Inferred latch for \"registerFile\[3\]\[1\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991478 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[3\]\[2\] registers.v(19) " "Inferred latch for \"registerFile\[3\]\[2\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991478 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[3\]\[3\] registers.v(19) " "Inferred latch for \"registerFile\[3\]\[3\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991478 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[3\]\[4\] registers.v(19) " "Inferred latch for \"registerFile\[3\]\[4\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991478 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[3\]\[5\] registers.v(19) " "Inferred latch for \"registerFile\[3\]\[5\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991478 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[3\]\[6\] registers.v(19) " "Inferred latch for \"registerFile\[3\]\[6\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991478 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[3\]\[7\] registers.v(19) " "Inferred latch for \"registerFile\[3\]\[7\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991478 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[3\]\[8\] registers.v(19) " "Inferred latch for \"registerFile\[3\]\[8\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991478 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[3\]\[9\] registers.v(19) " "Inferred latch for \"registerFile\[3\]\[9\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991478 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[3\]\[10\] registers.v(19) " "Inferred latch for \"registerFile\[3\]\[10\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991478 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[3\]\[11\] registers.v(19) " "Inferred latch for \"registerFile\[3\]\[11\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991478 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[3\]\[12\] registers.v(19) " "Inferred latch for \"registerFile\[3\]\[12\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991478 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[3\]\[13\] registers.v(19) " "Inferred latch for \"registerFile\[3\]\[13\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991478 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[3\]\[14\] registers.v(19) " "Inferred latch for \"registerFile\[3\]\[14\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991478 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[3\]\[15\] registers.v(19) " "Inferred latch for \"registerFile\[3\]\[15\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991478 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[3\]\[16\] registers.v(19) " "Inferred latch for \"registerFile\[3\]\[16\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991478 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[3\]\[17\] registers.v(19) " "Inferred latch for \"registerFile\[3\]\[17\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991478 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[3\]\[18\] registers.v(19) " "Inferred latch for \"registerFile\[3\]\[18\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991478 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[3\]\[19\] registers.v(19) " "Inferred latch for \"registerFile\[3\]\[19\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991478 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[3\]\[20\] registers.v(19) " "Inferred latch for \"registerFile\[3\]\[20\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991478 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[3\]\[21\] registers.v(19) " "Inferred latch for \"registerFile\[3\]\[21\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991478 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[3\]\[22\] registers.v(19) " "Inferred latch for \"registerFile\[3\]\[22\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991479 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[3\]\[23\] registers.v(19) " "Inferred latch for \"registerFile\[3\]\[23\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991479 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[3\]\[24\] registers.v(19) " "Inferred latch for \"registerFile\[3\]\[24\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991479 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[3\]\[25\] registers.v(19) " "Inferred latch for \"registerFile\[3\]\[25\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991479 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[3\]\[26\] registers.v(19) " "Inferred latch for \"registerFile\[3\]\[26\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991479 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[3\]\[27\] registers.v(19) " "Inferred latch for \"registerFile\[3\]\[27\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991479 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[3\]\[28\] registers.v(19) " "Inferred latch for \"registerFile\[3\]\[28\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991479 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[3\]\[29\] registers.v(19) " "Inferred latch for \"registerFile\[3\]\[29\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991479 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[3\]\[30\] registers.v(19) " "Inferred latch for \"registerFile\[3\]\[30\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991479 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[3\]\[31\] registers.v(19) " "Inferred latch for \"registerFile\[3\]\[31\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991479 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[4\]\[0\] registers.v(19) " "Inferred latch for \"registerFile\[4\]\[0\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991479 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[4\]\[1\] registers.v(19) " "Inferred latch for \"registerFile\[4\]\[1\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991479 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[4\]\[2\] registers.v(19) " "Inferred latch for \"registerFile\[4\]\[2\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991479 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[4\]\[3\] registers.v(19) " "Inferred latch for \"registerFile\[4\]\[3\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991479 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[4\]\[4\] registers.v(19) " "Inferred latch for \"registerFile\[4\]\[4\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991479 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[4\]\[5\] registers.v(19) " "Inferred latch for \"registerFile\[4\]\[5\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991479 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[4\]\[6\] registers.v(19) " "Inferred latch for \"registerFile\[4\]\[6\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991479 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[4\]\[7\] registers.v(19) " "Inferred latch for \"registerFile\[4\]\[7\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991479 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[4\]\[8\] registers.v(19) " "Inferred latch for \"registerFile\[4\]\[8\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991479 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[4\]\[9\] registers.v(19) " "Inferred latch for \"registerFile\[4\]\[9\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991479 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[4\]\[10\] registers.v(19) " "Inferred latch for \"registerFile\[4\]\[10\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991479 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[4\]\[11\] registers.v(19) " "Inferred latch for \"registerFile\[4\]\[11\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991479 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[4\]\[12\] registers.v(19) " "Inferred latch for \"registerFile\[4\]\[12\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991479 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[4\]\[13\] registers.v(19) " "Inferred latch for \"registerFile\[4\]\[13\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991479 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[4\]\[14\] registers.v(19) " "Inferred latch for \"registerFile\[4\]\[14\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991480 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[4\]\[15\] registers.v(19) " "Inferred latch for \"registerFile\[4\]\[15\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991480 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[4\]\[16\] registers.v(19) " "Inferred latch for \"registerFile\[4\]\[16\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991480 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[4\]\[17\] registers.v(19) " "Inferred latch for \"registerFile\[4\]\[17\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991480 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[4\]\[18\] registers.v(19) " "Inferred latch for \"registerFile\[4\]\[18\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991480 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[4\]\[19\] registers.v(19) " "Inferred latch for \"registerFile\[4\]\[19\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991480 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[4\]\[20\] registers.v(19) " "Inferred latch for \"registerFile\[4\]\[20\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991480 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[4\]\[21\] registers.v(19) " "Inferred latch for \"registerFile\[4\]\[21\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991480 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[4\]\[22\] registers.v(19) " "Inferred latch for \"registerFile\[4\]\[22\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991480 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[4\]\[23\] registers.v(19) " "Inferred latch for \"registerFile\[4\]\[23\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991480 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[4\]\[24\] registers.v(19) " "Inferred latch for \"registerFile\[4\]\[24\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991480 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[4\]\[25\] registers.v(19) " "Inferred latch for \"registerFile\[4\]\[25\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991480 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[4\]\[26\] registers.v(19) " "Inferred latch for \"registerFile\[4\]\[26\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991480 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[4\]\[27\] registers.v(19) " "Inferred latch for \"registerFile\[4\]\[27\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991480 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[4\]\[28\] registers.v(19) " "Inferred latch for \"registerFile\[4\]\[28\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991480 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[4\]\[29\] registers.v(19) " "Inferred latch for \"registerFile\[4\]\[29\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991480 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[4\]\[30\] registers.v(19) " "Inferred latch for \"registerFile\[4\]\[30\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991480 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[4\]\[31\] registers.v(19) " "Inferred latch for \"registerFile\[4\]\[31\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991480 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[5\]\[0\] registers.v(19) " "Inferred latch for \"registerFile\[5\]\[0\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991480 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[5\]\[1\] registers.v(19) " "Inferred latch for \"registerFile\[5\]\[1\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991480 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[5\]\[2\] registers.v(19) " "Inferred latch for \"registerFile\[5\]\[2\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991480 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[5\]\[3\] registers.v(19) " "Inferred latch for \"registerFile\[5\]\[3\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991480 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[5\]\[4\] registers.v(19) " "Inferred latch for \"registerFile\[5\]\[4\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991480 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[5\]\[5\] registers.v(19) " "Inferred latch for \"registerFile\[5\]\[5\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991480 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[5\]\[6\] registers.v(19) " "Inferred latch for \"registerFile\[5\]\[6\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991480 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[5\]\[7\] registers.v(19) " "Inferred latch for \"registerFile\[5\]\[7\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991480 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[5\]\[8\] registers.v(19) " "Inferred latch for \"registerFile\[5\]\[8\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991480 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[5\]\[9\] registers.v(19) " "Inferred latch for \"registerFile\[5\]\[9\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991480 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[5\]\[10\] registers.v(19) " "Inferred latch for \"registerFile\[5\]\[10\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991480 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[5\]\[11\] registers.v(19) " "Inferred latch for \"registerFile\[5\]\[11\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991481 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[5\]\[12\] registers.v(19) " "Inferred latch for \"registerFile\[5\]\[12\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991481 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[5\]\[13\] registers.v(19) " "Inferred latch for \"registerFile\[5\]\[13\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991481 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[5\]\[14\] registers.v(19) " "Inferred latch for \"registerFile\[5\]\[14\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991481 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[5\]\[15\] registers.v(19) " "Inferred latch for \"registerFile\[5\]\[15\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991481 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[5\]\[16\] registers.v(19) " "Inferred latch for \"registerFile\[5\]\[16\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991481 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[5\]\[17\] registers.v(19) " "Inferred latch for \"registerFile\[5\]\[17\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991481 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[5\]\[18\] registers.v(19) " "Inferred latch for \"registerFile\[5\]\[18\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991481 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[5\]\[19\] registers.v(19) " "Inferred latch for \"registerFile\[5\]\[19\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991481 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[5\]\[20\] registers.v(19) " "Inferred latch for \"registerFile\[5\]\[20\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991481 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[5\]\[21\] registers.v(19) " "Inferred latch for \"registerFile\[5\]\[21\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991481 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[5\]\[22\] registers.v(19) " "Inferred latch for \"registerFile\[5\]\[22\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991481 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[5\]\[23\] registers.v(19) " "Inferred latch for \"registerFile\[5\]\[23\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991481 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[5\]\[24\] registers.v(19) " "Inferred latch for \"registerFile\[5\]\[24\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991481 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[5\]\[25\] registers.v(19) " "Inferred latch for \"registerFile\[5\]\[25\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991481 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[5\]\[26\] registers.v(19) " "Inferred latch for \"registerFile\[5\]\[26\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991481 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[5\]\[27\] registers.v(19) " "Inferred latch for \"registerFile\[5\]\[27\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991481 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[5\]\[28\] registers.v(19) " "Inferred latch for \"registerFile\[5\]\[28\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991481 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[5\]\[29\] registers.v(19) " "Inferred latch for \"registerFile\[5\]\[29\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991481 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[5\]\[30\] registers.v(19) " "Inferred latch for \"registerFile\[5\]\[30\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991481 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[5\]\[31\] registers.v(19) " "Inferred latch for \"registerFile\[5\]\[31\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991481 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[6\]\[0\] registers.v(19) " "Inferred latch for \"registerFile\[6\]\[0\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991481 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[6\]\[1\] registers.v(19) " "Inferred latch for \"registerFile\[6\]\[1\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991481 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[6\]\[2\] registers.v(19) " "Inferred latch for \"registerFile\[6\]\[2\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991481 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[6\]\[3\] registers.v(19) " "Inferred latch for \"registerFile\[6\]\[3\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991481 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[6\]\[4\] registers.v(19) " "Inferred latch for \"registerFile\[6\]\[4\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991481 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[6\]\[5\] registers.v(19) " "Inferred latch for \"registerFile\[6\]\[5\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991481 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[6\]\[6\] registers.v(19) " "Inferred latch for \"registerFile\[6\]\[6\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991481 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[6\]\[7\] registers.v(19) " "Inferred latch for \"registerFile\[6\]\[7\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991481 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[6\]\[8\] registers.v(19) " "Inferred latch for \"registerFile\[6\]\[8\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991482 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[6\]\[9\] registers.v(19) " "Inferred latch for \"registerFile\[6\]\[9\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991482 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[6\]\[10\] registers.v(19) " "Inferred latch for \"registerFile\[6\]\[10\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991482 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[6\]\[11\] registers.v(19) " "Inferred latch for \"registerFile\[6\]\[11\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991482 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[6\]\[12\] registers.v(19) " "Inferred latch for \"registerFile\[6\]\[12\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991482 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[6\]\[13\] registers.v(19) " "Inferred latch for \"registerFile\[6\]\[13\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991482 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[6\]\[14\] registers.v(19) " "Inferred latch for \"registerFile\[6\]\[14\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991482 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[6\]\[15\] registers.v(19) " "Inferred latch for \"registerFile\[6\]\[15\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991482 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[6\]\[16\] registers.v(19) " "Inferred latch for \"registerFile\[6\]\[16\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991482 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[6\]\[17\] registers.v(19) " "Inferred latch for \"registerFile\[6\]\[17\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991482 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[6\]\[18\] registers.v(19) " "Inferred latch for \"registerFile\[6\]\[18\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991482 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[6\]\[19\] registers.v(19) " "Inferred latch for \"registerFile\[6\]\[19\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991482 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[6\]\[20\] registers.v(19) " "Inferred latch for \"registerFile\[6\]\[20\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991482 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[6\]\[21\] registers.v(19) " "Inferred latch for \"registerFile\[6\]\[21\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991482 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[6\]\[22\] registers.v(19) " "Inferred latch for \"registerFile\[6\]\[22\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991482 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[6\]\[23\] registers.v(19) " "Inferred latch for \"registerFile\[6\]\[23\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991482 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[6\]\[24\] registers.v(19) " "Inferred latch for \"registerFile\[6\]\[24\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991482 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[6\]\[25\] registers.v(19) " "Inferred latch for \"registerFile\[6\]\[25\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991482 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[6\]\[26\] registers.v(19) " "Inferred latch for \"registerFile\[6\]\[26\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991482 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[6\]\[27\] registers.v(19) " "Inferred latch for \"registerFile\[6\]\[27\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991482 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[6\]\[28\] registers.v(19) " "Inferred latch for \"registerFile\[6\]\[28\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991482 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[6\]\[29\] registers.v(19) " "Inferred latch for \"registerFile\[6\]\[29\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991482 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[6\]\[30\] registers.v(19) " "Inferred latch for \"registerFile\[6\]\[30\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991482 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[6\]\[31\] registers.v(19) " "Inferred latch for \"registerFile\[6\]\[31\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991482 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[7\]\[0\] registers.v(19) " "Inferred latch for \"registerFile\[7\]\[0\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991482 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[7\]\[1\] registers.v(19) " "Inferred latch for \"registerFile\[7\]\[1\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991482 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[7\]\[2\] registers.v(19) " "Inferred latch for \"registerFile\[7\]\[2\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991482 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[7\]\[3\] registers.v(19) " "Inferred latch for \"registerFile\[7\]\[3\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991482 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[7\]\[4\] registers.v(19) " "Inferred latch for \"registerFile\[7\]\[4\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991482 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[7\]\[5\] registers.v(19) " "Inferred latch for \"registerFile\[7\]\[5\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991483 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[7\]\[6\] registers.v(19) " "Inferred latch for \"registerFile\[7\]\[6\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991483 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[7\]\[7\] registers.v(19) " "Inferred latch for \"registerFile\[7\]\[7\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991483 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[7\]\[8\] registers.v(19) " "Inferred latch for \"registerFile\[7\]\[8\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991483 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[7\]\[9\] registers.v(19) " "Inferred latch for \"registerFile\[7\]\[9\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991483 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[7\]\[10\] registers.v(19) " "Inferred latch for \"registerFile\[7\]\[10\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991483 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[7\]\[11\] registers.v(19) " "Inferred latch for \"registerFile\[7\]\[11\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991483 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[7\]\[12\] registers.v(19) " "Inferred latch for \"registerFile\[7\]\[12\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991483 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[7\]\[13\] registers.v(19) " "Inferred latch for \"registerFile\[7\]\[13\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991483 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[7\]\[14\] registers.v(19) " "Inferred latch for \"registerFile\[7\]\[14\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991483 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[7\]\[15\] registers.v(19) " "Inferred latch for \"registerFile\[7\]\[15\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991483 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[7\]\[16\] registers.v(19) " "Inferred latch for \"registerFile\[7\]\[16\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991483 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[7\]\[17\] registers.v(19) " "Inferred latch for \"registerFile\[7\]\[17\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991483 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[7\]\[18\] registers.v(19) " "Inferred latch for \"registerFile\[7\]\[18\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991483 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[7\]\[19\] registers.v(19) " "Inferred latch for \"registerFile\[7\]\[19\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991483 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[7\]\[20\] registers.v(19) " "Inferred latch for \"registerFile\[7\]\[20\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991483 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[7\]\[21\] registers.v(19) " "Inferred latch for \"registerFile\[7\]\[21\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991483 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[7\]\[22\] registers.v(19) " "Inferred latch for \"registerFile\[7\]\[22\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991483 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[7\]\[23\] registers.v(19) " "Inferred latch for \"registerFile\[7\]\[23\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991483 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[7\]\[24\] registers.v(19) " "Inferred latch for \"registerFile\[7\]\[24\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991483 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[7\]\[25\] registers.v(19) " "Inferred latch for \"registerFile\[7\]\[25\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991483 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[7\]\[26\] registers.v(19) " "Inferred latch for \"registerFile\[7\]\[26\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991483 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[7\]\[27\] registers.v(19) " "Inferred latch for \"registerFile\[7\]\[27\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991483 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[7\]\[28\] registers.v(19) " "Inferred latch for \"registerFile\[7\]\[28\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991483 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[7\]\[29\] registers.v(19) " "Inferred latch for \"registerFile\[7\]\[29\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991483 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[7\]\[30\] registers.v(19) " "Inferred latch for \"registerFile\[7\]\[30\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991483 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[7\]\[31\] registers.v(19) " "Inferred latch for \"registerFile\[7\]\[31\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991483 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[8\]\[0\] registers.v(19) " "Inferred latch for \"registerFile\[8\]\[0\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991484 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[8\]\[1\] registers.v(19) " "Inferred latch for \"registerFile\[8\]\[1\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991484 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[8\]\[2\] registers.v(19) " "Inferred latch for \"registerFile\[8\]\[2\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991484 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[8\]\[3\] registers.v(19) " "Inferred latch for \"registerFile\[8\]\[3\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991484 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[8\]\[4\] registers.v(19) " "Inferred latch for \"registerFile\[8\]\[4\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991484 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[8\]\[5\] registers.v(19) " "Inferred latch for \"registerFile\[8\]\[5\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991484 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[8\]\[6\] registers.v(19) " "Inferred latch for \"registerFile\[8\]\[6\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991484 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[8\]\[7\] registers.v(19) " "Inferred latch for \"registerFile\[8\]\[7\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991484 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[8\]\[8\] registers.v(19) " "Inferred latch for \"registerFile\[8\]\[8\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991484 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[8\]\[9\] registers.v(19) " "Inferred latch for \"registerFile\[8\]\[9\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991484 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[8\]\[10\] registers.v(19) " "Inferred latch for \"registerFile\[8\]\[10\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991484 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[8\]\[11\] registers.v(19) " "Inferred latch for \"registerFile\[8\]\[11\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991484 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[8\]\[12\] registers.v(19) " "Inferred latch for \"registerFile\[8\]\[12\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991484 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[8\]\[13\] registers.v(19) " "Inferred latch for \"registerFile\[8\]\[13\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991484 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[8\]\[14\] registers.v(19) " "Inferred latch for \"registerFile\[8\]\[14\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991484 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[8\]\[15\] registers.v(19) " "Inferred latch for \"registerFile\[8\]\[15\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991484 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[8\]\[16\] registers.v(19) " "Inferred latch for \"registerFile\[8\]\[16\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991484 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[8\]\[17\] registers.v(19) " "Inferred latch for \"registerFile\[8\]\[17\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991484 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[8\]\[18\] registers.v(19) " "Inferred latch for \"registerFile\[8\]\[18\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991484 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[8\]\[19\] registers.v(19) " "Inferred latch for \"registerFile\[8\]\[19\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991484 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[8\]\[20\] registers.v(19) " "Inferred latch for \"registerFile\[8\]\[20\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991484 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[8\]\[21\] registers.v(19) " "Inferred latch for \"registerFile\[8\]\[21\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991484 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[8\]\[22\] registers.v(19) " "Inferred latch for \"registerFile\[8\]\[22\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991484 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[8\]\[23\] registers.v(19) " "Inferred latch for \"registerFile\[8\]\[23\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991484 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[8\]\[24\] registers.v(19) " "Inferred latch for \"registerFile\[8\]\[24\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991484 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[8\]\[25\] registers.v(19) " "Inferred latch for \"registerFile\[8\]\[25\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991484 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[8\]\[26\] registers.v(19) " "Inferred latch for \"registerFile\[8\]\[26\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991484 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[8\]\[27\] registers.v(19) " "Inferred latch for \"registerFile\[8\]\[27\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991484 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[8\]\[28\] registers.v(19) " "Inferred latch for \"registerFile\[8\]\[28\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991484 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[8\]\[29\] registers.v(19) " "Inferred latch for \"registerFile\[8\]\[29\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991484 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[8\]\[30\] registers.v(19) " "Inferred latch for \"registerFile\[8\]\[30\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991485 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[8\]\[31\] registers.v(19) " "Inferred latch for \"registerFile\[8\]\[31\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991485 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[9\]\[0\] registers.v(19) " "Inferred latch for \"registerFile\[9\]\[0\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991485 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[9\]\[1\] registers.v(19) " "Inferred latch for \"registerFile\[9\]\[1\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991485 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[9\]\[2\] registers.v(19) " "Inferred latch for \"registerFile\[9\]\[2\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991485 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[9\]\[3\] registers.v(19) " "Inferred latch for \"registerFile\[9\]\[3\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991485 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[9\]\[4\] registers.v(19) " "Inferred latch for \"registerFile\[9\]\[4\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991485 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[9\]\[5\] registers.v(19) " "Inferred latch for \"registerFile\[9\]\[5\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991485 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[9\]\[6\] registers.v(19) " "Inferred latch for \"registerFile\[9\]\[6\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991485 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[9\]\[7\] registers.v(19) " "Inferred latch for \"registerFile\[9\]\[7\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991485 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[9\]\[8\] registers.v(19) " "Inferred latch for \"registerFile\[9\]\[8\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991485 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[9\]\[9\] registers.v(19) " "Inferred latch for \"registerFile\[9\]\[9\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991485 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[9\]\[10\] registers.v(19) " "Inferred latch for \"registerFile\[9\]\[10\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991485 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[9\]\[11\] registers.v(19) " "Inferred latch for \"registerFile\[9\]\[11\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991485 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[9\]\[12\] registers.v(19) " "Inferred latch for \"registerFile\[9\]\[12\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991485 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[9\]\[13\] registers.v(19) " "Inferred latch for \"registerFile\[9\]\[13\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991485 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[9\]\[14\] registers.v(19) " "Inferred latch for \"registerFile\[9\]\[14\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991485 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[9\]\[15\] registers.v(19) " "Inferred latch for \"registerFile\[9\]\[15\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991485 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[9\]\[16\] registers.v(19) " "Inferred latch for \"registerFile\[9\]\[16\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991485 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[9\]\[17\] registers.v(19) " "Inferred latch for \"registerFile\[9\]\[17\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991485 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[9\]\[18\] registers.v(19) " "Inferred latch for \"registerFile\[9\]\[18\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991485 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[9\]\[19\] registers.v(19) " "Inferred latch for \"registerFile\[9\]\[19\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991485 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[9\]\[20\] registers.v(19) " "Inferred latch for \"registerFile\[9\]\[20\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991485 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[9\]\[21\] registers.v(19) " "Inferred latch for \"registerFile\[9\]\[21\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991485 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[9\]\[22\] registers.v(19) " "Inferred latch for \"registerFile\[9\]\[22\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991485 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[9\]\[23\] registers.v(19) " "Inferred latch for \"registerFile\[9\]\[23\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991485 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[9\]\[24\] registers.v(19) " "Inferred latch for \"registerFile\[9\]\[24\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991485 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[9\]\[25\] registers.v(19) " "Inferred latch for \"registerFile\[9\]\[25\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991485 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[9\]\[26\] registers.v(19) " "Inferred latch for \"registerFile\[9\]\[26\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991485 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[9\]\[27\] registers.v(19) " "Inferred latch for \"registerFile\[9\]\[27\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991486 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[9\]\[28\] registers.v(19) " "Inferred latch for \"registerFile\[9\]\[28\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991486 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[9\]\[29\] registers.v(19) " "Inferred latch for \"registerFile\[9\]\[29\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991486 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[9\]\[30\] registers.v(19) " "Inferred latch for \"registerFile\[9\]\[30\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991486 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[9\]\[31\] registers.v(19) " "Inferred latch for \"registerFile\[9\]\[31\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991486 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[10\]\[0\] registers.v(19) " "Inferred latch for \"registerFile\[10\]\[0\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991486 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[10\]\[1\] registers.v(19) " "Inferred latch for \"registerFile\[10\]\[1\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991486 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[10\]\[2\] registers.v(19) " "Inferred latch for \"registerFile\[10\]\[2\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991486 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[10\]\[3\] registers.v(19) " "Inferred latch for \"registerFile\[10\]\[3\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991486 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[10\]\[4\] registers.v(19) " "Inferred latch for \"registerFile\[10\]\[4\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991486 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[10\]\[5\] registers.v(19) " "Inferred latch for \"registerFile\[10\]\[5\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991486 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[10\]\[6\] registers.v(19) " "Inferred latch for \"registerFile\[10\]\[6\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991486 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[10\]\[7\] registers.v(19) " "Inferred latch for \"registerFile\[10\]\[7\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991486 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[10\]\[8\] registers.v(19) " "Inferred latch for \"registerFile\[10\]\[8\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991486 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[10\]\[9\] registers.v(19) " "Inferred latch for \"registerFile\[10\]\[9\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991486 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[10\]\[10\] registers.v(19) " "Inferred latch for \"registerFile\[10\]\[10\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991486 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[10\]\[11\] registers.v(19) " "Inferred latch for \"registerFile\[10\]\[11\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991486 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[10\]\[12\] registers.v(19) " "Inferred latch for \"registerFile\[10\]\[12\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991486 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[10\]\[13\] registers.v(19) " "Inferred latch for \"registerFile\[10\]\[13\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991486 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[10\]\[14\] registers.v(19) " "Inferred latch for \"registerFile\[10\]\[14\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991486 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[10\]\[15\] registers.v(19) " "Inferred latch for \"registerFile\[10\]\[15\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991486 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[10\]\[16\] registers.v(19) " "Inferred latch for \"registerFile\[10\]\[16\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991486 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[10\]\[17\] registers.v(19) " "Inferred latch for \"registerFile\[10\]\[17\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991486 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[10\]\[18\] registers.v(19) " "Inferred latch for \"registerFile\[10\]\[18\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991486 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[10\]\[19\] registers.v(19) " "Inferred latch for \"registerFile\[10\]\[19\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991486 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[10\]\[20\] registers.v(19) " "Inferred latch for \"registerFile\[10\]\[20\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991487 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[10\]\[21\] registers.v(19) " "Inferred latch for \"registerFile\[10\]\[21\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991487 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[10\]\[22\] registers.v(19) " "Inferred latch for \"registerFile\[10\]\[22\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991487 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[10\]\[23\] registers.v(19) " "Inferred latch for \"registerFile\[10\]\[23\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991487 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[10\]\[24\] registers.v(19) " "Inferred latch for \"registerFile\[10\]\[24\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991487 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[10\]\[25\] registers.v(19) " "Inferred latch for \"registerFile\[10\]\[25\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991487 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[10\]\[26\] registers.v(19) " "Inferred latch for \"registerFile\[10\]\[26\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991487 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[10\]\[27\] registers.v(19) " "Inferred latch for \"registerFile\[10\]\[27\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991487 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[10\]\[28\] registers.v(19) " "Inferred latch for \"registerFile\[10\]\[28\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991487 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[10\]\[29\] registers.v(19) " "Inferred latch for \"registerFile\[10\]\[29\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991487 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[10\]\[30\] registers.v(19) " "Inferred latch for \"registerFile\[10\]\[30\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991487 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[10\]\[31\] registers.v(19) " "Inferred latch for \"registerFile\[10\]\[31\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991487 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[11\]\[0\] registers.v(19) " "Inferred latch for \"registerFile\[11\]\[0\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991487 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[11\]\[1\] registers.v(19) " "Inferred latch for \"registerFile\[11\]\[1\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991487 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[11\]\[2\] registers.v(19) " "Inferred latch for \"registerFile\[11\]\[2\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991487 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[11\]\[3\] registers.v(19) " "Inferred latch for \"registerFile\[11\]\[3\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991487 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[11\]\[4\] registers.v(19) " "Inferred latch for \"registerFile\[11\]\[4\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991487 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[11\]\[5\] registers.v(19) " "Inferred latch for \"registerFile\[11\]\[5\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991487 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[11\]\[6\] registers.v(19) " "Inferred latch for \"registerFile\[11\]\[6\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991487 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[11\]\[7\] registers.v(19) " "Inferred latch for \"registerFile\[11\]\[7\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991487 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[11\]\[8\] registers.v(19) " "Inferred latch for \"registerFile\[11\]\[8\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991487 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[11\]\[9\] registers.v(19) " "Inferred latch for \"registerFile\[11\]\[9\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991487 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[11\]\[10\] registers.v(19) " "Inferred latch for \"registerFile\[11\]\[10\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991487 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[11\]\[11\] registers.v(19) " "Inferred latch for \"registerFile\[11\]\[11\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991487 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[11\]\[12\] registers.v(19) " "Inferred latch for \"registerFile\[11\]\[12\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991488 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[11\]\[13\] registers.v(19) " "Inferred latch for \"registerFile\[11\]\[13\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991488 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[11\]\[14\] registers.v(19) " "Inferred latch for \"registerFile\[11\]\[14\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991488 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[11\]\[15\] registers.v(19) " "Inferred latch for \"registerFile\[11\]\[15\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991488 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[11\]\[16\] registers.v(19) " "Inferred latch for \"registerFile\[11\]\[16\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991488 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[11\]\[17\] registers.v(19) " "Inferred latch for \"registerFile\[11\]\[17\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991488 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[11\]\[18\] registers.v(19) " "Inferred latch for \"registerFile\[11\]\[18\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991488 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[11\]\[19\] registers.v(19) " "Inferred latch for \"registerFile\[11\]\[19\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991488 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[11\]\[20\] registers.v(19) " "Inferred latch for \"registerFile\[11\]\[20\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991488 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[11\]\[21\] registers.v(19) " "Inferred latch for \"registerFile\[11\]\[21\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991488 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[11\]\[22\] registers.v(19) " "Inferred latch for \"registerFile\[11\]\[22\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991488 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[11\]\[23\] registers.v(19) " "Inferred latch for \"registerFile\[11\]\[23\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991488 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[11\]\[24\] registers.v(19) " "Inferred latch for \"registerFile\[11\]\[24\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991488 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[11\]\[25\] registers.v(19) " "Inferred latch for \"registerFile\[11\]\[25\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991488 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[11\]\[26\] registers.v(19) " "Inferred latch for \"registerFile\[11\]\[26\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991488 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[11\]\[27\] registers.v(19) " "Inferred latch for \"registerFile\[11\]\[27\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991488 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[11\]\[28\] registers.v(19) " "Inferred latch for \"registerFile\[11\]\[28\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991488 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[11\]\[29\] registers.v(19) " "Inferred latch for \"registerFile\[11\]\[29\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991488 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[11\]\[30\] registers.v(19) " "Inferred latch for \"registerFile\[11\]\[30\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991488 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[11\]\[31\] registers.v(19) " "Inferred latch for \"registerFile\[11\]\[31\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991488 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[12\]\[0\] registers.v(19) " "Inferred latch for \"registerFile\[12\]\[0\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991488 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[12\]\[1\] registers.v(19) " "Inferred latch for \"registerFile\[12\]\[1\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991488 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[12\]\[2\] registers.v(19) " "Inferred latch for \"registerFile\[12\]\[2\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991488 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[12\]\[3\] registers.v(19) " "Inferred latch for \"registerFile\[12\]\[3\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991488 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[12\]\[4\] registers.v(19) " "Inferred latch for \"registerFile\[12\]\[4\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991488 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[12\]\[5\] registers.v(19) " "Inferred latch for \"registerFile\[12\]\[5\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991489 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[12\]\[6\] registers.v(19) " "Inferred latch for \"registerFile\[12\]\[6\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991489 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[12\]\[7\] registers.v(19) " "Inferred latch for \"registerFile\[12\]\[7\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991489 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[12\]\[8\] registers.v(19) " "Inferred latch for \"registerFile\[12\]\[8\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991489 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[12\]\[9\] registers.v(19) " "Inferred latch for \"registerFile\[12\]\[9\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991489 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[12\]\[10\] registers.v(19) " "Inferred latch for \"registerFile\[12\]\[10\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991489 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[12\]\[11\] registers.v(19) " "Inferred latch for \"registerFile\[12\]\[11\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991489 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[12\]\[12\] registers.v(19) " "Inferred latch for \"registerFile\[12\]\[12\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991489 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[12\]\[13\] registers.v(19) " "Inferred latch for \"registerFile\[12\]\[13\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991489 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[12\]\[14\] registers.v(19) " "Inferred latch for \"registerFile\[12\]\[14\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991489 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[12\]\[15\] registers.v(19) " "Inferred latch for \"registerFile\[12\]\[15\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991489 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[12\]\[16\] registers.v(19) " "Inferred latch for \"registerFile\[12\]\[16\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991489 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[12\]\[17\] registers.v(19) " "Inferred latch for \"registerFile\[12\]\[17\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991489 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[12\]\[18\] registers.v(19) " "Inferred latch for \"registerFile\[12\]\[18\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991489 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[12\]\[19\] registers.v(19) " "Inferred latch for \"registerFile\[12\]\[19\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991489 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[12\]\[20\] registers.v(19) " "Inferred latch for \"registerFile\[12\]\[20\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991489 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[12\]\[21\] registers.v(19) " "Inferred latch for \"registerFile\[12\]\[21\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991489 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[12\]\[22\] registers.v(19) " "Inferred latch for \"registerFile\[12\]\[22\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991489 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[12\]\[23\] registers.v(19) " "Inferred latch for \"registerFile\[12\]\[23\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991489 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[12\]\[24\] registers.v(19) " "Inferred latch for \"registerFile\[12\]\[24\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991489 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[12\]\[25\] registers.v(19) " "Inferred latch for \"registerFile\[12\]\[25\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991489 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[12\]\[26\] registers.v(19) " "Inferred latch for \"registerFile\[12\]\[26\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991489 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[12\]\[27\] registers.v(19) " "Inferred latch for \"registerFile\[12\]\[27\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991489 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[12\]\[28\] registers.v(19) " "Inferred latch for \"registerFile\[12\]\[28\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991489 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[12\]\[29\] registers.v(19) " "Inferred latch for \"registerFile\[12\]\[29\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991489 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[12\]\[30\] registers.v(19) " "Inferred latch for \"registerFile\[12\]\[30\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991490 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[12\]\[31\] registers.v(19) " "Inferred latch for \"registerFile\[12\]\[31\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991490 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[13\]\[0\] registers.v(19) " "Inferred latch for \"registerFile\[13\]\[0\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991490 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[13\]\[1\] registers.v(19) " "Inferred latch for \"registerFile\[13\]\[1\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991490 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[13\]\[2\] registers.v(19) " "Inferred latch for \"registerFile\[13\]\[2\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991490 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[13\]\[3\] registers.v(19) " "Inferred latch for \"registerFile\[13\]\[3\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991490 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[13\]\[4\] registers.v(19) " "Inferred latch for \"registerFile\[13\]\[4\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991490 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[13\]\[5\] registers.v(19) " "Inferred latch for \"registerFile\[13\]\[5\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991490 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[13\]\[6\] registers.v(19) " "Inferred latch for \"registerFile\[13\]\[6\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991490 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[13\]\[7\] registers.v(19) " "Inferred latch for \"registerFile\[13\]\[7\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991490 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[13\]\[8\] registers.v(19) " "Inferred latch for \"registerFile\[13\]\[8\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991490 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[13\]\[9\] registers.v(19) " "Inferred latch for \"registerFile\[13\]\[9\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991490 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[13\]\[10\] registers.v(19) " "Inferred latch for \"registerFile\[13\]\[10\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991490 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[13\]\[11\] registers.v(19) " "Inferred latch for \"registerFile\[13\]\[11\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991490 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[13\]\[12\] registers.v(19) " "Inferred latch for \"registerFile\[13\]\[12\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991490 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[13\]\[13\] registers.v(19) " "Inferred latch for \"registerFile\[13\]\[13\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991490 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[13\]\[14\] registers.v(19) " "Inferred latch for \"registerFile\[13\]\[14\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991490 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[13\]\[15\] registers.v(19) " "Inferred latch for \"registerFile\[13\]\[15\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991490 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[13\]\[16\] registers.v(19) " "Inferred latch for \"registerFile\[13\]\[16\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991490 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[13\]\[17\] registers.v(19) " "Inferred latch for \"registerFile\[13\]\[17\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991490 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[13\]\[18\] registers.v(19) " "Inferred latch for \"registerFile\[13\]\[18\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991490 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[13\]\[19\] registers.v(19) " "Inferred latch for \"registerFile\[13\]\[19\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991490 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[13\]\[20\] registers.v(19) " "Inferred latch for \"registerFile\[13\]\[20\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991490 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[13\]\[21\] registers.v(19) " "Inferred latch for \"registerFile\[13\]\[21\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991490 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[13\]\[22\] registers.v(19) " "Inferred latch for \"registerFile\[13\]\[22\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991490 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[13\]\[23\] registers.v(19) " "Inferred latch for \"registerFile\[13\]\[23\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991491 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[13\]\[24\] registers.v(19) " "Inferred latch for \"registerFile\[13\]\[24\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991491 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[13\]\[25\] registers.v(19) " "Inferred latch for \"registerFile\[13\]\[25\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991491 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[13\]\[26\] registers.v(19) " "Inferred latch for \"registerFile\[13\]\[26\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991491 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[13\]\[27\] registers.v(19) " "Inferred latch for \"registerFile\[13\]\[27\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991491 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[13\]\[28\] registers.v(19) " "Inferred latch for \"registerFile\[13\]\[28\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991491 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[13\]\[29\] registers.v(19) " "Inferred latch for \"registerFile\[13\]\[29\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991491 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[13\]\[30\] registers.v(19) " "Inferred latch for \"registerFile\[13\]\[30\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991491 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[13\]\[31\] registers.v(19) " "Inferred latch for \"registerFile\[13\]\[31\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991491 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[14\]\[0\] registers.v(19) " "Inferred latch for \"registerFile\[14\]\[0\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991491 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[14\]\[1\] registers.v(19) " "Inferred latch for \"registerFile\[14\]\[1\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991491 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[14\]\[2\] registers.v(19) " "Inferred latch for \"registerFile\[14\]\[2\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991491 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[14\]\[3\] registers.v(19) " "Inferred latch for \"registerFile\[14\]\[3\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991491 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[14\]\[4\] registers.v(19) " "Inferred latch for \"registerFile\[14\]\[4\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991491 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[14\]\[5\] registers.v(19) " "Inferred latch for \"registerFile\[14\]\[5\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991491 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[14\]\[6\] registers.v(19) " "Inferred latch for \"registerFile\[14\]\[6\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991491 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[14\]\[7\] registers.v(19) " "Inferred latch for \"registerFile\[14\]\[7\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991491 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[14\]\[8\] registers.v(19) " "Inferred latch for \"registerFile\[14\]\[8\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991491 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[14\]\[9\] registers.v(19) " "Inferred latch for \"registerFile\[14\]\[9\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991491 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[14\]\[10\] registers.v(19) " "Inferred latch for \"registerFile\[14\]\[10\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991491 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[14\]\[11\] registers.v(19) " "Inferred latch for \"registerFile\[14\]\[11\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991491 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[14\]\[12\] registers.v(19) " "Inferred latch for \"registerFile\[14\]\[12\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991491 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[14\]\[13\] registers.v(19) " "Inferred latch for \"registerFile\[14\]\[13\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991491 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[14\]\[14\] registers.v(19) " "Inferred latch for \"registerFile\[14\]\[14\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991491 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[14\]\[15\] registers.v(19) " "Inferred latch for \"registerFile\[14\]\[15\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991491 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[14\]\[16\] registers.v(19) " "Inferred latch for \"registerFile\[14\]\[16\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991491 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[14\]\[17\] registers.v(19) " "Inferred latch for \"registerFile\[14\]\[17\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991491 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[14\]\[18\] registers.v(19) " "Inferred latch for \"registerFile\[14\]\[18\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991492 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[14\]\[19\] registers.v(19) " "Inferred latch for \"registerFile\[14\]\[19\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991492 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[14\]\[20\] registers.v(19) " "Inferred latch for \"registerFile\[14\]\[20\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991492 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[14\]\[21\] registers.v(19) " "Inferred latch for \"registerFile\[14\]\[21\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991492 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[14\]\[22\] registers.v(19) " "Inferred latch for \"registerFile\[14\]\[22\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991492 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[14\]\[23\] registers.v(19) " "Inferred latch for \"registerFile\[14\]\[23\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991492 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[14\]\[24\] registers.v(19) " "Inferred latch for \"registerFile\[14\]\[24\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991492 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[14\]\[25\] registers.v(19) " "Inferred latch for \"registerFile\[14\]\[25\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991492 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[14\]\[26\] registers.v(19) " "Inferred latch for \"registerFile\[14\]\[26\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991492 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[14\]\[27\] registers.v(19) " "Inferred latch for \"registerFile\[14\]\[27\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991492 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[14\]\[28\] registers.v(19) " "Inferred latch for \"registerFile\[14\]\[28\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991492 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[14\]\[29\] registers.v(19) " "Inferred latch for \"registerFile\[14\]\[29\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991492 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[14\]\[30\] registers.v(19) " "Inferred latch for \"registerFile\[14\]\[30\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991492 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[14\]\[31\] registers.v(19) " "Inferred latch for \"registerFile\[14\]\[31\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991492 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[15\]\[0\] registers.v(19) " "Inferred latch for \"registerFile\[15\]\[0\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991492 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[15\]\[1\] registers.v(19) " "Inferred latch for \"registerFile\[15\]\[1\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991492 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[15\]\[2\] registers.v(19) " "Inferred latch for \"registerFile\[15\]\[2\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991492 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[15\]\[3\] registers.v(19) " "Inferred latch for \"registerFile\[15\]\[3\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991492 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[15\]\[4\] registers.v(19) " "Inferred latch for \"registerFile\[15\]\[4\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991492 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[15\]\[5\] registers.v(19) " "Inferred latch for \"registerFile\[15\]\[5\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991492 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[15\]\[6\] registers.v(19) " "Inferred latch for \"registerFile\[15\]\[6\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991492 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[15\]\[7\] registers.v(19) " "Inferred latch for \"registerFile\[15\]\[7\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991492 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[15\]\[8\] registers.v(19) " "Inferred latch for \"registerFile\[15\]\[8\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991492 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[15\]\[9\] registers.v(19) " "Inferred latch for \"registerFile\[15\]\[9\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991492 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[15\]\[10\] registers.v(19) " "Inferred latch for \"registerFile\[15\]\[10\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991492 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[15\]\[11\] registers.v(19) " "Inferred latch for \"registerFile\[15\]\[11\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991492 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[15\]\[12\] registers.v(19) " "Inferred latch for \"registerFile\[15\]\[12\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991492 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[15\]\[13\] registers.v(19) " "Inferred latch for \"registerFile\[15\]\[13\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991493 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[15\]\[14\] registers.v(19) " "Inferred latch for \"registerFile\[15\]\[14\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991493 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[15\]\[15\] registers.v(19) " "Inferred latch for \"registerFile\[15\]\[15\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991493 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[15\]\[16\] registers.v(19) " "Inferred latch for \"registerFile\[15\]\[16\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991493 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[15\]\[17\] registers.v(19) " "Inferred latch for \"registerFile\[15\]\[17\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991493 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[15\]\[18\] registers.v(19) " "Inferred latch for \"registerFile\[15\]\[18\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991493 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[15\]\[19\] registers.v(19) " "Inferred latch for \"registerFile\[15\]\[19\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991493 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[15\]\[20\] registers.v(19) " "Inferred latch for \"registerFile\[15\]\[20\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991493 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[15\]\[21\] registers.v(19) " "Inferred latch for \"registerFile\[15\]\[21\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991493 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[15\]\[22\] registers.v(19) " "Inferred latch for \"registerFile\[15\]\[22\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991493 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[15\]\[23\] registers.v(19) " "Inferred latch for \"registerFile\[15\]\[23\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991493 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[15\]\[24\] registers.v(19) " "Inferred latch for \"registerFile\[15\]\[24\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991493 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[15\]\[25\] registers.v(19) " "Inferred latch for \"registerFile\[15\]\[25\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991493 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[15\]\[26\] registers.v(19) " "Inferred latch for \"registerFile\[15\]\[26\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991493 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[15\]\[27\] registers.v(19) " "Inferred latch for \"registerFile\[15\]\[27\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991493 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[15\]\[28\] registers.v(19) " "Inferred latch for \"registerFile\[15\]\[28\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991493 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[15\]\[29\] registers.v(19) " "Inferred latch for \"registerFile\[15\]\[29\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991493 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[15\]\[30\] registers.v(19) " "Inferred latch for \"registerFile\[15\]\[30\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991493 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[15\]\[31\] registers.v(19) " "Inferred latch for \"registerFile\[15\]\[31\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991493 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[16\]\[0\] registers.v(19) " "Inferred latch for \"registerFile\[16\]\[0\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991493 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[16\]\[1\] registers.v(19) " "Inferred latch for \"registerFile\[16\]\[1\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991493 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[16\]\[2\] registers.v(19) " "Inferred latch for \"registerFile\[16\]\[2\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991493 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[16\]\[3\] registers.v(19) " "Inferred latch for \"registerFile\[16\]\[3\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991493 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[16\]\[4\] registers.v(19) " "Inferred latch for \"registerFile\[16\]\[4\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991493 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[16\]\[5\] registers.v(19) " "Inferred latch for \"registerFile\[16\]\[5\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991493 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[16\]\[6\] registers.v(19) " "Inferred latch for \"registerFile\[16\]\[6\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991493 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[16\]\[7\] registers.v(19) " "Inferred latch for \"registerFile\[16\]\[7\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991493 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[16\]\[8\] registers.v(19) " "Inferred latch for \"registerFile\[16\]\[8\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991494 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[16\]\[9\] registers.v(19) " "Inferred latch for \"registerFile\[16\]\[9\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991494 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[16\]\[10\] registers.v(19) " "Inferred latch for \"registerFile\[16\]\[10\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991494 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[16\]\[11\] registers.v(19) " "Inferred latch for \"registerFile\[16\]\[11\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991494 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[16\]\[12\] registers.v(19) " "Inferred latch for \"registerFile\[16\]\[12\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991494 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[16\]\[13\] registers.v(19) " "Inferred latch for \"registerFile\[16\]\[13\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991494 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[16\]\[14\] registers.v(19) " "Inferred latch for \"registerFile\[16\]\[14\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991494 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[16\]\[15\] registers.v(19) " "Inferred latch for \"registerFile\[16\]\[15\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991494 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[16\]\[16\] registers.v(19) " "Inferred latch for \"registerFile\[16\]\[16\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991494 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[16\]\[17\] registers.v(19) " "Inferred latch for \"registerFile\[16\]\[17\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991494 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[16\]\[18\] registers.v(19) " "Inferred latch for \"registerFile\[16\]\[18\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991494 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[16\]\[19\] registers.v(19) " "Inferred latch for \"registerFile\[16\]\[19\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991494 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[16\]\[20\] registers.v(19) " "Inferred latch for \"registerFile\[16\]\[20\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991494 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[16\]\[21\] registers.v(19) " "Inferred latch for \"registerFile\[16\]\[21\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991494 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[16\]\[22\] registers.v(19) " "Inferred latch for \"registerFile\[16\]\[22\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991494 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[16\]\[23\] registers.v(19) " "Inferred latch for \"registerFile\[16\]\[23\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991494 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[16\]\[24\] registers.v(19) " "Inferred latch for \"registerFile\[16\]\[24\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991494 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[16\]\[25\] registers.v(19) " "Inferred latch for \"registerFile\[16\]\[25\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991494 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[16\]\[26\] registers.v(19) " "Inferred latch for \"registerFile\[16\]\[26\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991494 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[16\]\[27\] registers.v(19) " "Inferred latch for \"registerFile\[16\]\[27\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991494 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[16\]\[28\] registers.v(19) " "Inferred latch for \"registerFile\[16\]\[28\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991494 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[16\]\[29\] registers.v(19) " "Inferred latch for \"registerFile\[16\]\[29\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991494 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[16\]\[30\] registers.v(19) " "Inferred latch for \"registerFile\[16\]\[30\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991494 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[16\]\[31\] registers.v(19) " "Inferred latch for \"registerFile\[16\]\[31\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991494 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[17\]\[0\] registers.v(19) " "Inferred latch for \"registerFile\[17\]\[0\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991494 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[17\]\[1\] registers.v(19) " "Inferred latch for \"registerFile\[17\]\[1\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991494 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[17\]\[2\] registers.v(19) " "Inferred latch for \"registerFile\[17\]\[2\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991494 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[17\]\[3\] registers.v(19) " "Inferred latch for \"registerFile\[17\]\[3\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991494 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[17\]\[4\] registers.v(19) " "Inferred latch for \"registerFile\[17\]\[4\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991495 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[17\]\[5\] registers.v(19) " "Inferred latch for \"registerFile\[17\]\[5\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991495 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[17\]\[6\] registers.v(19) " "Inferred latch for \"registerFile\[17\]\[6\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991495 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[17\]\[7\] registers.v(19) " "Inferred latch for \"registerFile\[17\]\[7\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991495 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[17\]\[8\] registers.v(19) " "Inferred latch for \"registerFile\[17\]\[8\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991495 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[17\]\[9\] registers.v(19) " "Inferred latch for \"registerFile\[17\]\[9\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991495 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[17\]\[10\] registers.v(19) " "Inferred latch for \"registerFile\[17\]\[10\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991495 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[17\]\[11\] registers.v(19) " "Inferred latch for \"registerFile\[17\]\[11\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991495 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[17\]\[12\] registers.v(19) " "Inferred latch for \"registerFile\[17\]\[12\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991495 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[17\]\[13\] registers.v(19) " "Inferred latch for \"registerFile\[17\]\[13\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991495 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[17\]\[14\] registers.v(19) " "Inferred latch for \"registerFile\[17\]\[14\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991495 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[17\]\[15\] registers.v(19) " "Inferred latch for \"registerFile\[17\]\[15\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991495 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[17\]\[16\] registers.v(19) " "Inferred latch for \"registerFile\[17\]\[16\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991495 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[17\]\[17\] registers.v(19) " "Inferred latch for \"registerFile\[17\]\[17\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991495 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[17\]\[18\] registers.v(19) " "Inferred latch for \"registerFile\[17\]\[18\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991495 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[17\]\[19\] registers.v(19) " "Inferred latch for \"registerFile\[17\]\[19\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991495 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[17\]\[20\] registers.v(19) " "Inferred latch for \"registerFile\[17\]\[20\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991495 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[17\]\[21\] registers.v(19) " "Inferred latch for \"registerFile\[17\]\[21\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991495 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[17\]\[22\] registers.v(19) " "Inferred latch for \"registerFile\[17\]\[22\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991495 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[17\]\[23\] registers.v(19) " "Inferred latch for \"registerFile\[17\]\[23\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991495 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[17\]\[24\] registers.v(19) " "Inferred latch for \"registerFile\[17\]\[24\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991495 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[17\]\[25\] registers.v(19) " "Inferred latch for \"registerFile\[17\]\[25\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991495 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[17\]\[26\] registers.v(19) " "Inferred latch for \"registerFile\[17\]\[26\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991495 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[17\]\[27\] registers.v(19) " "Inferred latch for \"registerFile\[17\]\[27\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991495 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[17\]\[28\] registers.v(19) " "Inferred latch for \"registerFile\[17\]\[28\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991495 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[17\]\[29\] registers.v(19) " "Inferred latch for \"registerFile\[17\]\[29\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991495 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[17\]\[30\] registers.v(19) " "Inferred latch for \"registerFile\[17\]\[30\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991496 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[17\]\[31\] registers.v(19) " "Inferred latch for \"registerFile\[17\]\[31\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991496 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[18\]\[0\] registers.v(19) " "Inferred latch for \"registerFile\[18\]\[0\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991496 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[18\]\[1\] registers.v(19) " "Inferred latch for \"registerFile\[18\]\[1\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991496 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[18\]\[2\] registers.v(19) " "Inferred latch for \"registerFile\[18\]\[2\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991496 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[18\]\[3\] registers.v(19) " "Inferred latch for \"registerFile\[18\]\[3\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991496 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[18\]\[4\] registers.v(19) " "Inferred latch for \"registerFile\[18\]\[4\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991496 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[18\]\[5\] registers.v(19) " "Inferred latch for \"registerFile\[18\]\[5\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991496 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[18\]\[6\] registers.v(19) " "Inferred latch for \"registerFile\[18\]\[6\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991496 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[18\]\[7\] registers.v(19) " "Inferred latch for \"registerFile\[18\]\[7\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991496 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[18\]\[8\] registers.v(19) " "Inferred latch for \"registerFile\[18\]\[8\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991496 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[18\]\[9\] registers.v(19) " "Inferred latch for \"registerFile\[18\]\[9\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991496 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[18\]\[10\] registers.v(19) " "Inferred latch for \"registerFile\[18\]\[10\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991496 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[18\]\[11\] registers.v(19) " "Inferred latch for \"registerFile\[18\]\[11\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991496 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[18\]\[12\] registers.v(19) " "Inferred latch for \"registerFile\[18\]\[12\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991496 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[18\]\[13\] registers.v(19) " "Inferred latch for \"registerFile\[18\]\[13\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991496 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[18\]\[14\] registers.v(19) " "Inferred latch for \"registerFile\[18\]\[14\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991496 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[18\]\[15\] registers.v(19) " "Inferred latch for \"registerFile\[18\]\[15\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991496 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[18\]\[16\] registers.v(19) " "Inferred latch for \"registerFile\[18\]\[16\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991496 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[18\]\[17\] registers.v(19) " "Inferred latch for \"registerFile\[18\]\[17\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991496 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[18\]\[18\] registers.v(19) " "Inferred latch for \"registerFile\[18\]\[18\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991496 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[18\]\[19\] registers.v(19) " "Inferred latch for \"registerFile\[18\]\[19\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991496 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[18\]\[20\] registers.v(19) " "Inferred latch for \"registerFile\[18\]\[20\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991496 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[18\]\[21\] registers.v(19) " "Inferred latch for \"registerFile\[18\]\[21\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991496 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[18\]\[22\] registers.v(19) " "Inferred latch for \"registerFile\[18\]\[22\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991496 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[18\]\[23\] registers.v(19) " "Inferred latch for \"registerFile\[18\]\[23\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991496 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[18\]\[24\] registers.v(19) " "Inferred latch for \"registerFile\[18\]\[24\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991496 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[18\]\[25\] registers.v(19) " "Inferred latch for \"registerFile\[18\]\[25\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991497 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[18\]\[26\] registers.v(19) " "Inferred latch for \"registerFile\[18\]\[26\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991497 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[18\]\[27\] registers.v(19) " "Inferred latch for \"registerFile\[18\]\[27\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991497 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[18\]\[28\] registers.v(19) " "Inferred latch for \"registerFile\[18\]\[28\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991497 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[18\]\[29\] registers.v(19) " "Inferred latch for \"registerFile\[18\]\[29\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991497 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[18\]\[30\] registers.v(19) " "Inferred latch for \"registerFile\[18\]\[30\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991497 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[18\]\[31\] registers.v(19) " "Inferred latch for \"registerFile\[18\]\[31\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991497 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[19\]\[0\] registers.v(19) " "Inferred latch for \"registerFile\[19\]\[0\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991497 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[19\]\[1\] registers.v(19) " "Inferred latch for \"registerFile\[19\]\[1\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991497 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[19\]\[2\] registers.v(19) " "Inferred latch for \"registerFile\[19\]\[2\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991497 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[19\]\[3\] registers.v(19) " "Inferred latch for \"registerFile\[19\]\[3\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991497 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[19\]\[4\] registers.v(19) " "Inferred latch for \"registerFile\[19\]\[4\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991497 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[19\]\[5\] registers.v(19) " "Inferred latch for \"registerFile\[19\]\[5\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991497 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[19\]\[6\] registers.v(19) " "Inferred latch for \"registerFile\[19\]\[6\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991497 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[19\]\[7\] registers.v(19) " "Inferred latch for \"registerFile\[19\]\[7\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991497 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[19\]\[8\] registers.v(19) " "Inferred latch for \"registerFile\[19\]\[8\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991497 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[19\]\[9\] registers.v(19) " "Inferred latch for \"registerFile\[19\]\[9\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991497 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[19\]\[10\] registers.v(19) " "Inferred latch for \"registerFile\[19\]\[10\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991497 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[19\]\[11\] registers.v(19) " "Inferred latch for \"registerFile\[19\]\[11\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991497 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[19\]\[12\] registers.v(19) " "Inferred latch for \"registerFile\[19\]\[12\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991497 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[19\]\[13\] registers.v(19) " "Inferred latch for \"registerFile\[19\]\[13\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991497 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[19\]\[14\] registers.v(19) " "Inferred latch for \"registerFile\[19\]\[14\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991497 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[19\]\[15\] registers.v(19) " "Inferred latch for \"registerFile\[19\]\[15\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991497 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[19\]\[16\] registers.v(19) " "Inferred latch for \"registerFile\[19\]\[16\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991497 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[19\]\[17\] registers.v(19) " "Inferred latch for \"registerFile\[19\]\[17\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991497 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[19\]\[18\] registers.v(19) " "Inferred latch for \"registerFile\[19\]\[18\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991497 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[19\]\[19\] registers.v(19) " "Inferred latch for \"registerFile\[19\]\[19\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991497 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[19\]\[20\] registers.v(19) " "Inferred latch for \"registerFile\[19\]\[20\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991497 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[19\]\[21\] registers.v(19) " "Inferred latch for \"registerFile\[19\]\[21\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991497 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[19\]\[22\] registers.v(19) " "Inferred latch for \"registerFile\[19\]\[22\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991497 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[19\]\[23\] registers.v(19) " "Inferred latch for \"registerFile\[19\]\[23\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991497 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[19\]\[24\] registers.v(19) " "Inferred latch for \"registerFile\[19\]\[24\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991498 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[19\]\[25\] registers.v(19) " "Inferred latch for \"registerFile\[19\]\[25\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991498 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[19\]\[26\] registers.v(19) " "Inferred latch for \"registerFile\[19\]\[26\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991498 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[19\]\[27\] registers.v(19) " "Inferred latch for \"registerFile\[19\]\[27\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991498 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[19\]\[28\] registers.v(19) " "Inferred latch for \"registerFile\[19\]\[28\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991498 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[19\]\[29\] registers.v(19) " "Inferred latch for \"registerFile\[19\]\[29\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991498 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[19\]\[30\] registers.v(19) " "Inferred latch for \"registerFile\[19\]\[30\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991498 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[19\]\[31\] registers.v(19) " "Inferred latch for \"registerFile\[19\]\[31\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991498 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[20\]\[0\] registers.v(19) " "Inferred latch for \"registerFile\[20\]\[0\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991498 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[20\]\[1\] registers.v(19) " "Inferred latch for \"registerFile\[20\]\[1\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991498 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[20\]\[2\] registers.v(19) " "Inferred latch for \"registerFile\[20\]\[2\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991498 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[20\]\[3\] registers.v(19) " "Inferred latch for \"registerFile\[20\]\[3\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991498 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[20\]\[4\] registers.v(19) " "Inferred latch for \"registerFile\[20\]\[4\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991498 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[20\]\[5\] registers.v(19) " "Inferred latch for \"registerFile\[20\]\[5\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991498 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[20\]\[6\] registers.v(19) " "Inferred latch for \"registerFile\[20\]\[6\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991498 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[20\]\[7\] registers.v(19) " "Inferred latch for \"registerFile\[20\]\[7\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991498 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[20\]\[8\] registers.v(19) " "Inferred latch for \"registerFile\[20\]\[8\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991498 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[20\]\[9\] registers.v(19) " "Inferred latch for \"registerFile\[20\]\[9\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991498 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[20\]\[10\] registers.v(19) " "Inferred latch for \"registerFile\[20\]\[10\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991498 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[20\]\[11\] registers.v(19) " "Inferred latch for \"registerFile\[20\]\[11\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991498 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[20\]\[12\] registers.v(19) " "Inferred latch for \"registerFile\[20\]\[12\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991498 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[20\]\[13\] registers.v(19) " "Inferred latch for \"registerFile\[20\]\[13\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991498 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[20\]\[14\] registers.v(19) " "Inferred latch for \"registerFile\[20\]\[14\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991498 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[20\]\[15\] registers.v(19) " "Inferred latch for \"registerFile\[20\]\[15\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991498 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[20\]\[16\] registers.v(19) " "Inferred latch for \"registerFile\[20\]\[16\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991498 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[20\]\[17\] registers.v(19) " "Inferred latch for \"registerFile\[20\]\[17\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991498 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[20\]\[18\] registers.v(19) " "Inferred latch for \"registerFile\[20\]\[18\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991498 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[20\]\[19\] registers.v(19) " "Inferred latch for \"registerFile\[20\]\[19\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991498 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[20\]\[20\] registers.v(19) " "Inferred latch for \"registerFile\[20\]\[20\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991498 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[20\]\[21\] registers.v(19) " "Inferred latch for \"registerFile\[20\]\[21\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991498 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[20\]\[22\] registers.v(19) " "Inferred latch for \"registerFile\[20\]\[22\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991498 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[20\]\[23\] registers.v(19) " "Inferred latch for \"registerFile\[20\]\[23\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991499 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[20\]\[24\] registers.v(19) " "Inferred latch for \"registerFile\[20\]\[24\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991499 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[20\]\[25\] registers.v(19) " "Inferred latch for \"registerFile\[20\]\[25\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991499 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[20\]\[26\] registers.v(19) " "Inferred latch for \"registerFile\[20\]\[26\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991499 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[20\]\[27\] registers.v(19) " "Inferred latch for \"registerFile\[20\]\[27\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991499 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[20\]\[28\] registers.v(19) " "Inferred latch for \"registerFile\[20\]\[28\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991499 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[20\]\[29\] registers.v(19) " "Inferred latch for \"registerFile\[20\]\[29\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991499 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[20\]\[30\] registers.v(19) " "Inferred latch for \"registerFile\[20\]\[30\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991499 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[20\]\[31\] registers.v(19) " "Inferred latch for \"registerFile\[20\]\[31\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991499 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[21\]\[0\] registers.v(19) " "Inferred latch for \"registerFile\[21\]\[0\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991499 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[21\]\[1\] registers.v(19) " "Inferred latch for \"registerFile\[21\]\[1\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991499 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[21\]\[2\] registers.v(19) " "Inferred latch for \"registerFile\[21\]\[2\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991499 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[21\]\[3\] registers.v(19) " "Inferred latch for \"registerFile\[21\]\[3\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991499 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[21\]\[4\] registers.v(19) " "Inferred latch for \"registerFile\[21\]\[4\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991499 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[21\]\[5\] registers.v(19) " "Inferred latch for \"registerFile\[21\]\[5\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991499 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[21\]\[6\] registers.v(19) " "Inferred latch for \"registerFile\[21\]\[6\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991499 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[21\]\[7\] registers.v(19) " "Inferred latch for \"registerFile\[21\]\[7\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991499 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[21\]\[8\] registers.v(19) " "Inferred latch for \"registerFile\[21\]\[8\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991499 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[21\]\[9\] registers.v(19) " "Inferred latch for \"registerFile\[21\]\[9\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991499 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[21\]\[10\] registers.v(19) " "Inferred latch for \"registerFile\[21\]\[10\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991499 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[21\]\[11\] registers.v(19) " "Inferred latch for \"registerFile\[21\]\[11\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991499 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[21\]\[12\] registers.v(19) " "Inferred latch for \"registerFile\[21\]\[12\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991499 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[21\]\[13\] registers.v(19) " "Inferred latch for \"registerFile\[21\]\[13\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991499 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[21\]\[14\] registers.v(19) " "Inferred latch for \"registerFile\[21\]\[14\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991499 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[21\]\[15\] registers.v(19) " "Inferred latch for \"registerFile\[21\]\[15\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991499 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[21\]\[16\] registers.v(19) " "Inferred latch for \"registerFile\[21\]\[16\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991499 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[21\]\[17\] registers.v(19) " "Inferred latch for \"registerFile\[21\]\[17\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991499 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[21\]\[18\] registers.v(19) " "Inferred latch for \"registerFile\[21\]\[18\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991499 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[21\]\[19\] registers.v(19) " "Inferred latch for \"registerFile\[21\]\[19\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991499 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[21\]\[20\] registers.v(19) " "Inferred latch for \"registerFile\[21\]\[20\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991499 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[21\]\[21\] registers.v(19) " "Inferred latch for \"registerFile\[21\]\[21\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991499 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[21\]\[22\] registers.v(19) " "Inferred latch for \"registerFile\[21\]\[22\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991499 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[21\]\[23\] registers.v(19) " "Inferred latch for \"registerFile\[21\]\[23\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991500 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[21\]\[24\] registers.v(19) " "Inferred latch for \"registerFile\[21\]\[24\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991500 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[21\]\[25\] registers.v(19) " "Inferred latch for \"registerFile\[21\]\[25\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991500 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[21\]\[26\] registers.v(19) " "Inferred latch for \"registerFile\[21\]\[26\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991500 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[21\]\[27\] registers.v(19) " "Inferred latch for \"registerFile\[21\]\[27\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991500 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[21\]\[28\] registers.v(19) " "Inferred latch for \"registerFile\[21\]\[28\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991500 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[21\]\[29\] registers.v(19) " "Inferred latch for \"registerFile\[21\]\[29\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991500 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[21\]\[30\] registers.v(19) " "Inferred latch for \"registerFile\[21\]\[30\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991500 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[21\]\[31\] registers.v(19) " "Inferred latch for \"registerFile\[21\]\[31\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991500 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[22\]\[0\] registers.v(19) " "Inferred latch for \"registerFile\[22\]\[0\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991500 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[22\]\[1\] registers.v(19) " "Inferred latch for \"registerFile\[22\]\[1\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991500 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[22\]\[2\] registers.v(19) " "Inferred latch for \"registerFile\[22\]\[2\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991500 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[22\]\[3\] registers.v(19) " "Inferred latch for \"registerFile\[22\]\[3\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991500 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[22\]\[4\] registers.v(19) " "Inferred latch for \"registerFile\[22\]\[4\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991500 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[22\]\[5\] registers.v(19) " "Inferred latch for \"registerFile\[22\]\[5\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991500 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[22\]\[6\] registers.v(19) " "Inferred latch for \"registerFile\[22\]\[6\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991500 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[22\]\[7\] registers.v(19) " "Inferred latch for \"registerFile\[22\]\[7\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991500 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[22\]\[8\] registers.v(19) " "Inferred latch for \"registerFile\[22\]\[8\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991500 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[22\]\[9\] registers.v(19) " "Inferred latch for \"registerFile\[22\]\[9\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991500 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[22\]\[10\] registers.v(19) " "Inferred latch for \"registerFile\[22\]\[10\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991500 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[22\]\[11\] registers.v(19) " "Inferred latch for \"registerFile\[22\]\[11\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991500 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[22\]\[12\] registers.v(19) " "Inferred latch for \"registerFile\[22\]\[12\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991500 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[22\]\[13\] registers.v(19) " "Inferred latch for \"registerFile\[22\]\[13\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991500 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[22\]\[14\] registers.v(19) " "Inferred latch for \"registerFile\[22\]\[14\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991500 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[22\]\[15\] registers.v(19) " "Inferred latch for \"registerFile\[22\]\[15\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991500 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[22\]\[16\] registers.v(19) " "Inferred latch for \"registerFile\[22\]\[16\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991500 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[22\]\[17\] registers.v(19) " "Inferred latch for \"registerFile\[22\]\[17\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991500 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[22\]\[18\] registers.v(19) " "Inferred latch for \"registerFile\[22\]\[18\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991500 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[22\]\[19\] registers.v(19) " "Inferred latch for \"registerFile\[22\]\[19\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991500 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[22\]\[20\] registers.v(19) " "Inferred latch for \"registerFile\[22\]\[20\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991500 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[22\]\[21\] registers.v(19) " "Inferred latch for \"registerFile\[22\]\[21\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991501 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[22\]\[22\] registers.v(19) " "Inferred latch for \"registerFile\[22\]\[22\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991501 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[22\]\[23\] registers.v(19) " "Inferred latch for \"registerFile\[22\]\[23\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991501 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[22\]\[24\] registers.v(19) " "Inferred latch for \"registerFile\[22\]\[24\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991501 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[22\]\[25\] registers.v(19) " "Inferred latch for \"registerFile\[22\]\[25\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991501 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[22\]\[26\] registers.v(19) " "Inferred latch for \"registerFile\[22\]\[26\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991501 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[22\]\[27\] registers.v(19) " "Inferred latch for \"registerFile\[22\]\[27\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991501 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[22\]\[28\] registers.v(19) " "Inferred latch for \"registerFile\[22\]\[28\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991501 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[22\]\[29\] registers.v(19) " "Inferred latch for \"registerFile\[22\]\[29\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991501 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[22\]\[30\] registers.v(19) " "Inferred latch for \"registerFile\[22\]\[30\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991501 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[22\]\[31\] registers.v(19) " "Inferred latch for \"registerFile\[22\]\[31\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991501 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[23\]\[0\] registers.v(19) " "Inferred latch for \"registerFile\[23\]\[0\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991501 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[23\]\[1\] registers.v(19) " "Inferred latch for \"registerFile\[23\]\[1\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991501 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[23\]\[2\] registers.v(19) " "Inferred latch for \"registerFile\[23\]\[2\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991501 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[23\]\[3\] registers.v(19) " "Inferred latch for \"registerFile\[23\]\[3\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991501 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[23\]\[4\] registers.v(19) " "Inferred latch for \"registerFile\[23\]\[4\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991501 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[23\]\[5\] registers.v(19) " "Inferred latch for \"registerFile\[23\]\[5\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991501 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[23\]\[6\] registers.v(19) " "Inferred latch for \"registerFile\[23\]\[6\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991501 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[23\]\[7\] registers.v(19) " "Inferred latch for \"registerFile\[23\]\[7\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991501 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[23\]\[8\] registers.v(19) " "Inferred latch for \"registerFile\[23\]\[8\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991501 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[23\]\[9\] registers.v(19) " "Inferred latch for \"registerFile\[23\]\[9\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991501 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[23\]\[10\] registers.v(19) " "Inferred latch for \"registerFile\[23\]\[10\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991501 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[23\]\[11\] registers.v(19) " "Inferred latch for \"registerFile\[23\]\[11\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991501 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[23\]\[12\] registers.v(19) " "Inferred latch for \"registerFile\[23\]\[12\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991501 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[23\]\[13\] registers.v(19) " "Inferred latch for \"registerFile\[23\]\[13\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991501 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[23\]\[14\] registers.v(19) " "Inferred latch for \"registerFile\[23\]\[14\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991501 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[23\]\[15\] registers.v(19) " "Inferred latch for \"registerFile\[23\]\[15\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991501 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[23\]\[16\] registers.v(19) " "Inferred latch for \"registerFile\[23\]\[16\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991501 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[23\]\[17\] registers.v(19) " "Inferred latch for \"registerFile\[23\]\[17\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991502 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[23\]\[18\] registers.v(19) " "Inferred latch for \"registerFile\[23\]\[18\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991502 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[23\]\[19\] registers.v(19) " "Inferred latch for \"registerFile\[23\]\[19\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991502 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[23\]\[20\] registers.v(19) " "Inferred latch for \"registerFile\[23\]\[20\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991502 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[23\]\[21\] registers.v(19) " "Inferred latch for \"registerFile\[23\]\[21\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991502 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[23\]\[22\] registers.v(19) " "Inferred latch for \"registerFile\[23\]\[22\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991502 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[23\]\[23\] registers.v(19) " "Inferred latch for \"registerFile\[23\]\[23\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991502 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[23\]\[24\] registers.v(19) " "Inferred latch for \"registerFile\[23\]\[24\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991502 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[23\]\[25\] registers.v(19) " "Inferred latch for \"registerFile\[23\]\[25\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991502 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[23\]\[26\] registers.v(19) " "Inferred latch for \"registerFile\[23\]\[26\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991502 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[23\]\[27\] registers.v(19) " "Inferred latch for \"registerFile\[23\]\[27\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991502 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[23\]\[28\] registers.v(19) " "Inferred latch for \"registerFile\[23\]\[28\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991502 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[23\]\[29\] registers.v(19) " "Inferred latch for \"registerFile\[23\]\[29\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991502 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[23\]\[30\] registers.v(19) " "Inferred latch for \"registerFile\[23\]\[30\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991502 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[23\]\[31\] registers.v(19) " "Inferred latch for \"registerFile\[23\]\[31\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991502 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[24\]\[0\] registers.v(19) " "Inferred latch for \"registerFile\[24\]\[0\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991502 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[24\]\[1\] registers.v(19) " "Inferred latch for \"registerFile\[24\]\[1\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991502 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[24\]\[2\] registers.v(19) " "Inferred latch for \"registerFile\[24\]\[2\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991502 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[24\]\[3\] registers.v(19) " "Inferred latch for \"registerFile\[24\]\[3\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991502 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[24\]\[4\] registers.v(19) " "Inferred latch for \"registerFile\[24\]\[4\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991502 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[24\]\[5\] registers.v(19) " "Inferred latch for \"registerFile\[24\]\[5\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991502 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[24\]\[6\] registers.v(19) " "Inferred latch for \"registerFile\[24\]\[6\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991502 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[24\]\[7\] registers.v(19) " "Inferred latch for \"registerFile\[24\]\[7\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991502 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[24\]\[8\] registers.v(19) " "Inferred latch for \"registerFile\[24\]\[8\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991502 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[24\]\[9\] registers.v(19) " "Inferred latch for \"registerFile\[24\]\[9\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991502 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[24\]\[10\] registers.v(19) " "Inferred latch for \"registerFile\[24\]\[10\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991502 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[24\]\[11\] registers.v(19) " "Inferred latch for \"registerFile\[24\]\[11\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991502 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[24\]\[12\] registers.v(19) " "Inferred latch for \"registerFile\[24\]\[12\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991502 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[24\]\[13\] registers.v(19) " "Inferred latch for \"registerFile\[24\]\[13\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991503 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[24\]\[14\] registers.v(19) " "Inferred latch for \"registerFile\[24\]\[14\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991503 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[24\]\[15\] registers.v(19) " "Inferred latch for \"registerFile\[24\]\[15\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991503 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[24\]\[16\] registers.v(19) " "Inferred latch for \"registerFile\[24\]\[16\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991503 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[24\]\[17\] registers.v(19) " "Inferred latch for \"registerFile\[24\]\[17\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991503 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[24\]\[18\] registers.v(19) " "Inferred latch for \"registerFile\[24\]\[18\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991503 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[24\]\[19\] registers.v(19) " "Inferred latch for \"registerFile\[24\]\[19\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991503 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[24\]\[20\] registers.v(19) " "Inferred latch for \"registerFile\[24\]\[20\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991503 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[24\]\[21\] registers.v(19) " "Inferred latch for \"registerFile\[24\]\[21\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991503 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[24\]\[22\] registers.v(19) " "Inferred latch for \"registerFile\[24\]\[22\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991503 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[24\]\[23\] registers.v(19) " "Inferred latch for \"registerFile\[24\]\[23\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991503 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[24\]\[24\] registers.v(19) " "Inferred latch for \"registerFile\[24\]\[24\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991503 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[24\]\[25\] registers.v(19) " "Inferred latch for \"registerFile\[24\]\[25\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991503 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[24\]\[26\] registers.v(19) " "Inferred latch for \"registerFile\[24\]\[26\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991503 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[24\]\[27\] registers.v(19) " "Inferred latch for \"registerFile\[24\]\[27\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991503 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[24\]\[28\] registers.v(19) " "Inferred latch for \"registerFile\[24\]\[28\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991503 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[24\]\[29\] registers.v(19) " "Inferred latch for \"registerFile\[24\]\[29\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991503 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[24\]\[30\] registers.v(19) " "Inferred latch for \"registerFile\[24\]\[30\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991503 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[24\]\[31\] registers.v(19) " "Inferred latch for \"registerFile\[24\]\[31\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991503 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[25\]\[0\] registers.v(19) " "Inferred latch for \"registerFile\[25\]\[0\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991503 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[25\]\[1\] registers.v(19) " "Inferred latch for \"registerFile\[25\]\[1\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991503 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[25\]\[2\] registers.v(19) " "Inferred latch for \"registerFile\[25\]\[2\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991503 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[25\]\[3\] registers.v(19) " "Inferred latch for \"registerFile\[25\]\[3\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991503 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[25\]\[4\] registers.v(19) " "Inferred latch for \"registerFile\[25\]\[4\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991503 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[25\]\[5\] registers.v(19) " "Inferred latch for \"registerFile\[25\]\[5\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991503 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[25\]\[6\] registers.v(19) " "Inferred latch for \"registerFile\[25\]\[6\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991503 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[25\]\[7\] registers.v(19) " "Inferred latch for \"registerFile\[25\]\[7\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991503 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[25\]\[8\] registers.v(19) " "Inferred latch for \"registerFile\[25\]\[8\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991504 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[25\]\[9\] registers.v(19) " "Inferred latch for \"registerFile\[25\]\[9\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991504 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[25\]\[10\] registers.v(19) " "Inferred latch for \"registerFile\[25\]\[10\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991504 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[25\]\[11\] registers.v(19) " "Inferred latch for \"registerFile\[25\]\[11\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991504 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[25\]\[12\] registers.v(19) " "Inferred latch for \"registerFile\[25\]\[12\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991504 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[25\]\[13\] registers.v(19) " "Inferred latch for \"registerFile\[25\]\[13\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991504 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[25\]\[14\] registers.v(19) " "Inferred latch for \"registerFile\[25\]\[14\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991504 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[25\]\[15\] registers.v(19) " "Inferred latch for \"registerFile\[25\]\[15\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991504 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[25\]\[16\] registers.v(19) " "Inferred latch for \"registerFile\[25\]\[16\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991504 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[25\]\[17\] registers.v(19) " "Inferred latch for \"registerFile\[25\]\[17\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991504 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[25\]\[18\] registers.v(19) " "Inferred latch for \"registerFile\[25\]\[18\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991504 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[25\]\[19\] registers.v(19) " "Inferred latch for \"registerFile\[25\]\[19\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991504 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[25\]\[20\] registers.v(19) " "Inferred latch for \"registerFile\[25\]\[20\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991504 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[25\]\[21\] registers.v(19) " "Inferred latch for \"registerFile\[25\]\[21\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991504 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[25\]\[22\] registers.v(19) " "Inferred latch for \"registerFile\[25\]\[22\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991504 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[25\]\[23\] registers.v(19) " "Inferred latch for \"registerFile\[25\]\[23\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991504 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[25\]\[24\] registers.v(19) " "Inferred latch for \"registerFile\[25\]\[24\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991504 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[25\]\[25\] registers.v(19) " "Inferred latch for \"registerFile\[25\]\[25\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991504 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[25\]\[26\] registers.v(19) " "Inferred latch for \"registerFile\[25\]\[26\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991504 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[25\]\[27\] registers.v(19) " "Inferred latch for \"registerFile\[25\]\[27\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991504 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[25\]\[28\] registers.v(19) " "Inferred latch for \"registerFile\[25\]\[28\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991504 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[25\]\[29\] registers.v(19) " "Inferred latch for \"registerFile\[25\]\[29\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991504 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[25\]\[30\] registers.v(19) " "Inferred latch for \"registerFile\[25\]\[30\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991504 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[25\]\[31\] registers.v(19) " "Inferred latch for \"registerFile\[25\]\[31\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991504 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[26\]\[0\] registers.v(19) " "Inferred latch for \"registerFile\[26\]\[0\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991504 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[26\]\[1\] registers.v(19) " "Inferred latch for \"registerFile\[26\]\[1\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991504 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[26\]\[2\] registers.v(19) " "Inferred latch for \"registerFile\[26\]\[2\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991504 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[26\]\[3\] registers.v(19) " "Inferred latch for \"registerFile\[26\]\[3\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991505 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[26\]\[4\] registers.v(19) " "Inferred latch for \"registerFile\[26\]\[4\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991505 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[26\]\[5\] registers.v(19) " "Inferred latch for \"registerFile\[26\]\[5\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991505 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[26\]\[6\] registers.v(19) " "Inferred latch for \"registerFile\[26\]\[6\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991505 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[26\]\[7\] registers.v(19) " "Inferred latch for \"registerFile\[26\]\[7\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991505 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[26\]\[8\] registers.v(19) " "Inferred latch for \"registerFile\[26\]\[8\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991505 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[26\]\[9\] registers.v(19) " "Inferred latch for \"registerFile\[26\]\[9\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991505 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[26\]\[10\] registers.v(19) " "Inferred latch for \"registerFile\[26\]\[10\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991505 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[26\]\[11\] registers.v(19) " "Inferred latch for \"registerFile\[26\]\[11\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991505 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[26\]\[12\] registers.v(19) " "Inferred latch for \"registerFile\[26\]\[12\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991505 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[26\]\[13\] registers.v(19) " "Inferred latch for \"registerFile\[26\]\[13\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991505 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[26\]\[14\] registers.v(19) " "Inferred latch for \"registerFile\[26\]\[14\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991505 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[26\]\[15\] registers.v(19) " "Inferred latch for \"registerFile\[26\]\[15\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991505 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[26\]\[16\] registers.v(19) " "Inferred latch for \"registerFile\[26\]\[16\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991505 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[26\]\[17\] registers.v(19) " "Inferred latch for \"registerFile\[26\]\[17\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991505 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[26\]\[18\] registers.v(19) " "Inferred latch for \"registerFile\[26\]\[18\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991505 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[26\]\[19\] registers.v(19) " "Inferred latch for \"registerFile\[26\]\[19\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991505 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[26\]\[20\] registers.v(19) " "Inferred latch for \"registerFile\[26\]\[20\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991505 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[26\]\[21\] registers.v(19) " "Inferred latch for \"registerFile\[26\]\[21\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991505 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[26\]\[22\] registers.v(19) " "Inferred latch for \"registerFile\[26\]\[22\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991505 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[26\]\[23\] registers.v(19) " "Inferred latch for \"registerFile\[26\]\[23\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991505 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[26\]\[24\] registers.v(19) " "Inferred latch for \"registerFile\[26\]\[24\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991505 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[26\]\[25\] registers.v(19) " "Inferred latch for \"registerFile\[26\]\[25\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991505 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[26\]\[26\] registers.v(19) " "Inferred latch for \"registerFile\[26\]\[26\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991505 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[26\]\[27\] registers.v(19) " "Inferred latch for \"registerFile\[26\]\[27\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991505 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[26\]\[28\] registers.v(19) " "Inferred latch for \"registerFile\[26\]\[28\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991505 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[26\]\[29\] registers.v(19) " "Inferred latch for \"registerFile\[26\]\[29\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991505 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[26\]\[30\] registers.v(19) " "Inferred latch for \"registerFile\[26\]\[30\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991505 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[26\]\[31\] registers.v(19) " "Inferred latch for \"registerFile\[26\]\[31\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991505 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[27\]\[0\] registers.v(19) " "Inferred latch for \"registerFile\[27\]\[0\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991505 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[27\]\[1\] registers.v(19) " "Inferred latch for \"registerFile\[27\]\[1\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991505 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[27\]\[2\] registers.v(19) " "Inferred latch for \"registerFile\[27\]\[2\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991506 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[27\]\[3\] registers.v(19) " "Inferred latch for \"registerFile\[27\]\[3\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991506 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[27\]\[4\] registers.v(19) " "Inferred latch for \"registerFile\[27\]\[4\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991506 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[27\]\[5\] registers.v(19) " "Inferred latch for \"registerFile\[27\]\[5\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991506 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[27\]\[6\] registers.v(19) " "Inferred latch for \"registerFile\[27\]\[6\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991506 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[27\]\[7\] registers.v(19) " "Inferred latch for \"registerFile\[27\]\[7\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991506 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[27\]\[8\] registers.v(19) " "Inferred latch for \"registerFile\[27\]\[8\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991506 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[27\]\[9\] registers.v(19) " "Inferred latch for \"registerFile\[27\]\[9\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991506 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[27\]\[10\] registers.v(19) " "Inferred latch for \"registerFile\[27\]\[10\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991506 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[27\]\[11\] registers.v(19) " "Inferred latch for \"registerFile\[27\]\[11\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991506 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[27\]\[12\] registers.v(19) " "Inferred latch for \"registerFile\[27\]\[12\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991506 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[27\]\[13\] registers.v(19) " "Inferred latch for \"registerFile\[27\]\[13\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991506 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[27\]\[14\] registers.v(19) " "Inferred latch for \"registerFile\[27\]\[14\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991506 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[27\]\[15\] registers.v(19) " "Inferred latch for \"registerFile\[27\]\[15\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991506 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[27\]\[16\] registers.v(19) " "Inferred latch for \"registerFile\[27\]\[16\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991506 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[27\]\[17\] registers.v(19) " "Inferred latch for \"registerFile\[27\]\[17\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991506 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[27\]\[18\] registers.v(19) " "Inferred latch for \"registerFile\[27\]\[18\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991506 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[27\]\[19\] registers.v(19) " "Inferred latch for \"registerFile\[27\]\[19\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991506 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[27\]\[20\] registers.v(19) " "Inferred latch for \"registerFile\[27\]\[20\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991506 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[27\]\[21\] registers.v(19) " "Inferred latch for \"registerFile\[27\]\[21\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991506 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[27\]\[22\] registers.v(19) " "Inferred latch for \"registerFile\[27\]\[22\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991506 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[27\]\[23\] registers.v(19) " "Inferred latch for \"registerFile\[27\]\[23\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991506 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[27\]\[24\] registers.v(19) " "Inferred latch for \"registerFile\[27\]\[24\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991506 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[27\]\[25\] registers.v(19) " "Inferred latch for \"registerFile\[27\]\[25\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991506 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[27\]\[26\] registers.v(19) " "Inferred latch for \"registerFile\[27\]\[26\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991506 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[27\]\[27\] registers.v(19) " "Inferred latch for \"registerFile\[27\]\[27\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991506 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[27\]\[28\] registers.v(19) " "Inferred latch for \"registerFile\[27\]\[28\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991506 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[27\]\[29\] registers.v(19) " "Inferred latch for \"registerFile\[27\]\[29\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991506 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[27\]\[30\] registers.v(19) " "Inferred latch for \"registerFile\[27\]\[30\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991506 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[27\]\[31\] registers.v(19) " "Inferred latch for \"registerFile\[27\]\[31\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991506 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[28\]\[0\] registers.v(19) " "Inferred latch for \"registerFile\[28\]\[0\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991506 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[28\]\[1\] registers.v(19) " "Inferred latch for \"registerFile\[28\]\[1\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991507 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[28\]\[2\] registers.v(19) " "Inferred latch for \"registerFile\[28\]\[2\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991507 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[28\]\[3\] registers.v(19) " "Inferred latch for \"registerFile\[28\]\[3\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991507 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[28\]\[4\] registers.v(19) " "Inferred latch for \"registerFile\[28\]\[4\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991507 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[28\]\[5\] registers.v(19) " "Inferred latch for \"registerFile\[28\]\[5\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991507 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[28\]\[6\] registers.v(19) " "Inferred latch for \"registerFile\[28\]\[6\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991507 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[28\]\[7\] registers.v(19) " "Inferred latch for \"registerFile\[28\]\[7\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991507 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[28\]\[8\] registers.v(19) " "Inferred latch for \"registerFile\[28\]\[8\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991507 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[28\]\[9\] registers.v(19) " "Inferred latch for \"registerFile\[28\]\[9\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991507 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[28\]\[10\] registers.v(19) " "Inferred latch for \"registerFile\[28\]\[10\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991507 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[28\]\[11\] registers.v(19) " "Inferred latch for \"registerFile\[28\]\[11\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991507 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[28\]\[12\] registers.v(19) " "Inferred latch for \"registerFile\[28\]\[12\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991507 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[28\]\[13\] registers.v(19) " "Inferred latch for \"registerFile\[28\]\[13\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991507 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[28\]\[14\] registers.v(19) " "Inferred latch for \"registerFile\[28\]\[14\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991507 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[28\]\[15\] registers.v(19) " "Inferred latch for \"registerFile\[28\]\[15\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991507 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[28\]\[16\] registers.v(19) " "Inferred latch for \"registerFile\[28\]\[16\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991507 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[28\]\[17\] registers.v(19) " "Inferred latch for \"registerFile\[28\]\[17\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991507 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[28\]\[18\] registers.v(19) " "Inferred latch for \"registerFile\[28\]\[18\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991507 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[28\]\[19\] registers.v(19) " "Inferred latch for \"registerFile\[28\]\[19\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991507 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[28\]\[20\] registers.v(19) " "Inferred latch for \"registerFile\[28\]\[20\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991507 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[28\]\[21\] registers.v(19) " "Inferred latch for \"registerFile\[28\]\[21\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991507 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[28\]\[22\] registers.v(19) " "Inferred latch for \"registerFile\[28\]\[22\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991507 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[28\]\[23\] registers.v(19) " "Inferred latch for \"registerFile\[28\]\[23\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991507 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[28\]\[24\] registers.v(19) " "Inferred latch for \"registerFile\[28\]\[24\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991507 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[28\]\[25\] registers.v(19) " "Inferred latch for \"registerFile\[28\]\[25\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991507 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[28\]\[26\] registers.v(19) " "Inferred latch for \"registerFile\[28\]\[26\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991507 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[28\]\[27\] registers.v(19) " "Inferred latch for \"registerFile\[28\]\[27\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991507 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[28\]\[28\] registers.v(19) " "Inferred latch for \"registerFile\[28\]\[28\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991507 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[28\]\[29\] registers.v(19) " "Inferred latch for \"registerFile\[28\]\[29\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991507 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[28\]\[30\] registers.v(19) " "Inferred latch for \"registerFile\[28\]\[30\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991507 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[28\]\[31\] registers.v(19) " "Inferred latch for \"registerFile\[28\]\[31\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991507 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[29\]\[0\] registers.v(19) " "Inferred latch for \"registerFile\[29\]\[0\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991507 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[29\]\[1\] registers.v(19) " "Inferred latch for \"registerFile\[29\]\[1\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991508 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[29\]\[2\] registers.v(19) " "Inferred latch for \"registerFile\[29\]\[2\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991508 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[29\]\[3\] registers.v(19) " "Inferred latch for \"registerFile\[29\]\[3\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991508 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[29\]\[4\] registers.v(19) " "Inferred latch for \"registerFile\[29\]\[4\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991508 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[29\]\[5\] registers.v(19) " "Inferred latch for \"registerFile\[29\]\[5\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991508 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[29\]\[6\] registers.v(19) " "Inferred latch for \"registerFile\[29\]\[6\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991508 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[29\]\[7\] registers.v(19) " "Inferred latch for \"registerFile\[29\]\[7\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991508 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[29\]\[8\] registers.v(19) " "Inferred latch for \"registerFile\[29\]\[8\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991508 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[29\]\[9\] registers.v(19) " "Inferred latch for \"registerFile\[29\]\[9\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991508 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[29\]\[10\] registers.v(19) " "Inferred latch for \"registerFile\[29\]\[10\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991508 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[29\]\[11\] registers.v(19) " "Inferred latch for \"registerFile\[29\]\[11\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991508 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[29\]\[12\] registers.v(19) " "Inferred latch for \"registerFile\[29\]\[12\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991508 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[29\]\[13\] registers.v(19) " "Inferred latch for \"registerFile\[29\]\[13\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991508 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[29\]\[14\] registers.v(19) " "Inferred latch for \"registerFile\[29\]\[14\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991508 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[29\]\[15\] registers.v(19) " "Inferred latch for \"registerFile\[29\]\[15\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991508 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[29\]\[16\] registers.v(19) " "Inferred latch for \"registerFile\[29\]\[16\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991508 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[29\]\[17\] registers.v(19) " "Inferred latch for \"registerFile\[29\]\[17\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991508 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[29\]\[18\] registers.v(19) " "Inferred latch for \"registerFile\[29\]\[18\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991508 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[29\]\[19\] registers.v(19) " "Inferred latch for \"registerFile\[29\]\[19\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991508 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[29\]\[20\] registers.v(19) " "Inferred latch for \"registerFile\[29\]\[20\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991508 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[29\]\[21\] registers.v(19) " "Inferred latch for \"registerFile\[29\]\[21\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991508 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[29\]\[22\] registers.v(19) " "Inferred latch for \"registerFile\[29\]\[22\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991508 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[29\]\[23\] registers.v(19) " "Inferred latch for \"registerFile\[29\]\[23\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991508 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[29\]\[24\] registers.v(19) " "Inferred latch for \"registerFile\[29\]\[24\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991508 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[29\]\[25\] registers.v(19) " "Inferred latch for \"registerFile\[29\]\[25\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991508 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[29\]\[26\] registers.v(19) " "Inferred latch for \"registerFile\[29\]\[26\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991508 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[29\]\[27\] registers.v(19) " "Inferred latch for \"registerFile\[29\]\[27\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991508 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[29\]\[28\] registers.v(19) " "Inferred latch for \"registerFile\[29\]\[28\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991508 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[29\]\[29\] registers.v(19) " "Inferred latch for \"registerFile\[29\]\[29\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991508 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[29\]\[30\] registers.v(19) " "Inferred latch for \"registerFile\[29\]\[30\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991508 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[29\]\[31\] registers.v(19) " "Inferred latch for \"registerFile\[29\]\[31\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991508 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[31\]\[0\] registers.v(19) " "Inferred latch for \"registerFile\[31\]\[0\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991509 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[31\]\[1\] registers.v(19) " "Inferred latch for \"registerFile\[31\]\[1\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991509 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[31\]\[2\] registers.v(19) " "Inferred latch for \"registerFile\[31\]\[2\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991509 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[31\]\[3\] registers.v(19) " "Inferred latch for \"registerFile\[31\]\[3\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991509 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[31\]\[4\] registers.v(19) " "Inferred latch for \"registerFile\[31\]\[4\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991509 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[31\]\[5\] registers.v(19) " "Inferred latch for \"registerFile\[31\]\[5\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991509 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[31\]\[6\] registers.v(19) " "Inferred latch for \"registerFile\[31\]\[6\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991509 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[31\]\[7\] registers.v(19) " "Inferred latch for \"registerFile\[31\]\[7\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991509 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[31\]\[8\] registers.v(19) " "Inferred latch for \"registerFile\[31\]\[8\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991509 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[31\]\[9\] registers.v(19) " "Inferred latch for \"registerFile\[31\]\[9\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991509 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[31\]\[10\] registers.v(19) " "Inferred latch for \"registerFile\[31\]\[10\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991509 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[31\]\[11\] registers.v(19) " "Inferred latch for \"registerFile\[31\]\[11\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991509 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[31\]\[12\] registers.v(19) " "Inferred latch for \"registerFile\[31\]\[12\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991509 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[31\]\[13\] registers.v(19) " "Inferred latch for \"registerFile\[31\]\[13\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991509 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[31\]\[14\] registers.v(19) " "Inferred latch for \"registerFile\[31\]\[14\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991509 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[31\]\[15\] registers.v(19) " "Inferred latch for \"registerFile\[31\]\[15\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991509 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[31\]\[16\] registers.v(19) " "Inferred latch for \"registerFile\[31\]\[16\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991509 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[31\]\[17\] registers.v(19) " "Inferred latch for \"registerFile\[31\]\[17\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991509 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[31\]\[18\] registers.v(19) " "Inferred latch for \"registerFile\[31\]\[18\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991509 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[31\]\[19\] registers.v(19) " "Inferred latch for \"registerFile\[31\]\[19\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991509 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[31\]\[20\] registers.v(19) " "Inferred latch for \"registerFile\[31\]\[20\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991509 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[31\]\[21\] registers.v(19) " "Inferred latch for \"registerFile\[31\]\[21\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991509 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[31\]\[22\] registers.v(19) " "Inferred latch for \"registerFile\[31\]\[22\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991509 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[31\]\[23\] registers.v(19) " "Inferred latch for \"registerFile\[31\]\[23\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991509 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[31\]\[24\] registers.v(19) " "Inferred latch for \"registerFile\[31\]\[24\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991509 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[31\]\[25\] registers.v(19) " "Inferred latch for \"registerFile\[31\]\[25\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991509 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[31\]\[26\] registers.v(19) " "Inferred latch for \"registerFile\[31\]\[26\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991509 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[31\]\[27\] registers.v(19) " "Inferred latch for \"registerFile\[31\]\[27\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991509 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[31\]\[28\] registers.v(19) " "Inferred latch for \"registerFile\[31\]\[28\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991509 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[31\]\[29\] registers.v(19) " "Inferred latch for \"registerFile\[31\]\[29\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991509 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[31\]\[30\] registers.v(19) " "Inferred latch for \"registerFile\[31\]\[30\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991509 "|MIPS|registers:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registerFile\[31\]\[31\] registers.v(19) " "Inferred latch for \"registerFile\[31\]\[31\]\" at registers.v(19)" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991509 "|MIPS|registers:comb_11"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bitExtender bitExtender:be " "Elaborating entity \"bitExtender\" for hierarchy \"bitExtender:be\"" {  } { { "MIPS.v" "be" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498684991511 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:comb_12 " "Elaborating entity \"ALU\" for hierarchy \"ALU:comb_12\"" {  } { { "MIPS.v" "comb_12" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498684991512 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "ALU.v(21) " "Verilog HDL Case Statement warning at ALU.v(21): incomplete case statement has no default case item" {  } { { "ALU/ALU.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/ALU/ALU.v" 21 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1498684991514 "|MIPS|ALU:comb_12"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "aluResult ALU.v(15) " "Verilog HDL Always Construct warning at ALU.v(15): inferring latch(es) for variable \"aluResult\", which holds its previous value in one or more paths through the always construct" {  } { { "ALU/ALU.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/ALU/ALU.v" 15 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1498684991514 "|MIPS|ALU:comb_12"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ALU.v(39) " "Verilog HDL assignment warning at ALU.v(39): truncated value with size 32 to match size of target (1)" {  } { { "ALU/ALU.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/ALU/ALU.v" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1498684991514 "|MIPS|ALU:comb_12"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ALU.v(40) " "Verilog HDL assignment warning at ALU.v(40): truncated value with size 32 to match size of target (1)" {  } { { "ALU/ALU.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/ALU/ALU.v" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1498684991514 "|MIPS|ALU:comb_12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluResult\[0\] ALU.v(15) " "Inferred latch for \"aluResult\[0\]\" at ALU.v(15)" {  } { { "ALU/ALU.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/ALU/ALU.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991514 "|MIPS|ALU:comb_12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluResult\[1\] ALU.v(15) " "Inferred latch for \"aluResult\[1\]\" at ALU.v(15)" {  } { { "ALU/ALU.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/ALU/ALU.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991514 "|MIPS|ALU:comb_12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluResult\[2\] ALU.v(15) " "Inferred latch for \"aluResult\[2\]\" at ALU.v(15)" {  } { { "ALU/ALU.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/ALU/ALU.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991515 "|MIPS|ALU:comb_12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluResult\[3\] ALU.v(15) " "Inferred latch for \"aluResult\[3\]\" at ALU.v(15)" {  } { { "ALU/ALU.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/ALU/ALU.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991515 "|MIPS|ALU:comb_12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluResult\[4\] ALU.v(15) " "Inferred latch for \"aluResult\[4\]\" at ALU.v(15)" {  } { { "ALU/ALU.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/ALU/ALU.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991515 "|MIPS|ALU:comb_12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluResult\[5\] ALU.v(15) " "Inferred latch for \"aluResult\[5\]\" at ALU.v(15)" {  } { { "ALU/ALU.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/ALU/ALU.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991515 "|MIPS|ALU:comb_12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluResult\[6\] ALU.v(15) " "Inferred latch for \"aluResult\[6\]\" at ALU.v(15)" {  } { { "ALU/ALU.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/ALU/ALU.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991515 "|MIPS|ALU:comb_12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluResult\[7\] ALU.v(15) " "Inferred latch for \"aluResult\[7\]\" at ALU.v(15)" {  } { { "ALU/ALU.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/ALU/ALU.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991515 "|MIPS|ALU:comb_12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluResult\[8\] ALU.v(15) " "Inferred latch for \"aluResult\[8\]\" at ALU.v(15)" {  } { { "ALU/ALU.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/ALU/ALU.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991515 "|MIPS|ALU:comb_12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluResult\[9\] ALU.v(15) " "Inferred latch for \"aluResult\[9\]\" at ALU.v(15)" {  } { { "ALU/ALU.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/ALU/ALU.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991515 "|MIPS|ALU:comb_12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluResult\[10\] ALU.v(15) " "Inferred latch for \"aluResult\[10\]\" at ALU.v(15)" {  } { { "ALU/ALU.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/ALU/ALU.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991515 "|MIPS|ALU:comb_12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluResult\[11\] ALU.v(15) " "Inferred latch for \"aluResult\[11\]\" at ALU.v(15)" {  } { { "ALU/ALU.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/ALU/ALU.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991515 "|MIPS|ALU:comb_12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluResult\[12\] ALU.v(15) " "Inferred latch for \"aluResult\[12\]\" at ALU.v(15)" {  } { { "ALU/ALU.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/ALU/ALU.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991515 "|MIPS|ALU:comb_12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluResult\[13\] ALU.v(15) " "Inferred latch for \"aluResult\[13\]\" at ALU.v(15)" {  } { { "ALU/ALU.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/ALU/ALU.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991515 "|MIPS|ALU:comb_12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluResult\[14\] ALU.v(15) " "Inferred latch for \"aluResult\[14\]\" at ALU.v(15)" {  } { { "ALU/ALU.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/ALU/ALU.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991515 "|MIPS|ALU:comb_12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluResult\[15\] ALU.v(15) " "Inferred latch for \"aluResult\[15\]\" at ALU.v(15)" {  } { { "ALU/ALU.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/ALU/ALU.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991515 "|MIPS|ALU:comb_12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluResult\[16\] ALU.v(15) " "Inferred latch for \"aluResult\[16\]\" at ALU.v(15)" {  } { { "ALU/ALU.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/ALU/ALU.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991515 "|MIPS|ALU:comb_12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluResult\[17\] ALU.v(15) " "Inferred latch for \"aluResult\[17\]\" at ALU.v(15)" {  } { { "ALU/ALU.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/ALU/ALU.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991515 "|MIPS|ALU:comb_12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluResult\[18\] ALU.v(15) " "Inferred latch for \"aluResult\[18\]\" at ALU.v(15)" {  } { { "ALU/ALU.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/ALU/ALU.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991515 "|MIPS|ALU:comb_12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluResult\[19\] ALU.v(15) " "Inferred latch for \"aluResult\[19\]\" at ALU.v(15)" {  } { { "ALU/ALU.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/ALU/ALU.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991515 "|MIPS|ALU:comb_12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluResult\[20\] ALU.v(15) " "Inferred latch for \"aluResult\[20\]\" at ALU.v(15)" {  } { { "ALU/ALU.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/ALU/ALU.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991515 "|MIPS|ALU:comb_12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluResult\[21\] ALU.v(15) " "Inferred latch for \"aluResult\[21\]\" at ALU.v(15)" {  } { { "ALU/ALU.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/ALU/ALU.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991515 "|MIPS|ALU:comb_12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluResult\[22\] ALU.v(15) " "Inferred latch for \"aluResult\[22\]\" at ALU.v(15)" {  } { { "ALU/ALU.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/ALU/ALU.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991515 "|MIPS|ALU:comb_12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluResult\[23\] ALU.v(15) " "Inferred latch for \"aluResult\[23\]\" at ALU.v(15)" {  } { { "ALU/ALU.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/ALU/ALU.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991515 "|MIPS|ALU:comb_12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluResult\[24\] ALU.v(15) " "Inferred latch for \"aluResult\[24\]\" at ALU.v(15)" {  } { { "ALU/ALU.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/ALU/ALU.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991515 "|MIPS|ALU:comb_12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluResult\[25\] ALU.v(15) " "Inferred latch for \"aluResult\[25\]\" at ALU.v(15)" {  } { { "ALU/ALU.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/ALU/ALU.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991515 "|MIPS|ALU:comb_12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluResult\[26\] ALU.v(15) " "Inferred latch for \"aluResult\[26\]\" at ALU.v(15)" {  } { { "ALU/ALU.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/ALU/ALU.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991515 "|MIPS|ALU:comb_12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluResult\[27\] ALU.v(15) " "Inferred latch for \"aluResult\[27\]\" at ALU.v(15)" {  } { { "ALU/ALU.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/ALU/ALU.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991515 "|MIPS|ALU:comb_12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluResult\[28\] ALU.v(15) " "Inferred latch for \"aluResult\[28\]\" at ALU.v(15)" {  } { { "ALU/ALU.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/ALU/ALU.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991515 "|MIPS|ALU:comb_12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluResult\[29\] ALU.v(15) " "Inferred latch for \"aluResult\[29\]\" at ALU.v(15)" {  } { { "ALU/ALU.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/ALU/ALU.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991515 "|MIPS|ALU:comb_12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluResult\[30\] ALU.v(15) " "Inferred latch for \"aluResult\[30\]\" at ALU.v(15)" {  } { { "ALU/ALU.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/ALU/ALU.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991515 "|MIPS|ALU:comb_12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluResult\[31\] ALU.v(15) " "Inferred latch for \"aluResult\[31\]\" at ALU.v(15)" {  } { { "ALU/ALU.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/ALU/ALU.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684991515 "|MIPS|ALU:comb_12"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mainMemory mainMemory:comb_13 " "Elaborating entity \"mainMemory\" for hierarchy \"mainMemory:comb_13\"" {  } { { "MIPS.v" "comb_13" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498684991516 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Output Output:comb_14 " "Elaborating entity \"Output\" for hierarchy \"Output:comb_14\"" {  } { { "MIPS.v" "comb_14" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498684991518 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BCD Output:comb_14\|BCD:converter " "Elaborating entity \"BCD\" for hierarchy \"Output:comb_14\|BCD:converter\"" {  } { { "Output/Output.v" "converter" { Text "/home-local/aluno/Documentos/Ricardo/mips/Output/Output.v" 7 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498684991526 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 BCD.v(23) " "Verilog HDL assignment warning at BCD.v(23): truncated value with size 32 to match size of target (4)" {  } { { "Output/BCD.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Output/BCD.v" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1498684991528 "|MIPS|Output:comb_11|BCD:converter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 BCD.v(21) " "Verilog HDL assignment warning at BCD.v(21): truncated value with size 32 to match size of target (4)" {  } { { "Output/BCD.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Output/BCD.v" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1498684991529 "|MIPS|Output:comb_11|BCD:converter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 BCD.v(19) " "Verilog HDL assignment warning at BCD.v(19): truncated value with size 32 to match size of target (4)" {  } { { "Output/BCD.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Output/BCD.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1498684991529 "|MIPS|Output:comb_11|BCD:converter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 BCD.v(17) " "Verilog HDL assignment warning at BCD.v(17): truncated value with size 32 to match size of target (4)" {  } { { "Output/BCD.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Output/BCD.v" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1498684991529 "|MIPS|Output:comb_11|BCD:converter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sevenSegmentsDisplay Output:comb_14\|sevenSegmentsDisplay:displayA " "Elaborating entity \"sevenSegmentsDisplay\" for hierarchy \"Output:comb_14\|sevenSegmentsDisplay:displayA\"" {  } { { "Output/Output.v" "displayA" { Text "/home-local/aluno/Documentos/Ricardo/mips/Output/Output.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498684991529 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[31\] " "Net \"muxRegDst_out\[31\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[31\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498684991715 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[30\] " "Net \"muxRegDst_out\[30\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[30\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498684991715 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[29\] " "Net \"muxRegDst_out\[29\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[29\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498684991715 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[28\] " "Net \"muxRegDst_out\[28\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[28\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498684991715 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[27\] " "Net \"muxRegDst_out\[27\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[27\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498684991715 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[26\] " "Net \"muxRegDst_out\[26\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[26\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498684991715 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[25\] " "Net \"muxRegDst_out\[25\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[25\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498684991715 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[24\] " "Net \"muxRegDst_out\[24\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[24\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498684991715 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[23\] " "Net \"muxRegDst_out\[23\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[23\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498684991715 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[22\] " "Net \"muxRegDst_out\[22\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[22\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498684991715 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[21\] " "Net \"muxRegDst_out\[21\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[21\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498684991715 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[20\] " "Net \"muxRegDst_out\[20\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[20\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498684991715 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[19\] " "Net \"muxRegDst_out\[19\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[19\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498684991715 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[18\] " "Net \"muxRegDst_out\[18\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[18\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498684991715 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[17\] " "Net \"muxRegDst_out\[17\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[17\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498684991715 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[16\] " "Net \"muxRegDst_out\[16\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[16\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498684991715 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[15\] " "Net \"muxRegDst_out\[15\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[15\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498684991715 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[14\] " "Net \"muxRegDst_out\[14\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[14\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498684991715 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[13\] " "Net \"muxRegDst_out\[13\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[13\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498684991715 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[12\] " "Net \"muxRegDst_out\[12\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[12\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498684991715 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[11\] " "Net \"muxRegDst_out\[11\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[11\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498684991715 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[10\] " "Net \"muxRegDst_out\[10\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[10\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498684991715 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[9\] " "Net \"muxRegDst_out\[9\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[9\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498684991715 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[8\] " "Net \"muxRegDst_out\[8\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[8\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498684991715 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[7\] " "Net \"muxRegDst_out\[7\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[7\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498684991715 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[6\] " "Net \"muxRegDst_out\[6\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[6\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498684991715 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[5\] " "Net \"muxRegDst_out\[5\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[5\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498684991715 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1498684991715 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[31\] " "Net \"muxRegDst_out\[31\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[31\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498684991716 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[30\] " "Net \"muxRegDst_out\[30\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[30\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498684991716 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[29\] " "Net \"muxRegDst_out\[29\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[29\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498684991716 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[28\] " "Net \"muxRegDst_out\[28\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[28\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498684991716 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[27\] " "Net \"muxRegDst_out\[27\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[27\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498684991716 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[26\] " "Net \"muxRegDst_out\[26\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[26\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498684991716 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[25\] " "Net \"muxRegDst_out\[25\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[25\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498684991716 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[24\] " "Net \"muxRegDst_out\[24\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[24\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498684991716 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[23\] " "Net \"muxRegDst_out\[23\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[23\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498684991716 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[22\] " "Net \"muxRegDst_out\[22\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[22\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498684991716 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[21\] " "Net \"muxRegDst_out\[21\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[21\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498684991716 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[20\] " "Net \"muxRegDst_out\[20\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[20\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498684991716 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[19\] " "Net \"muxRegDst_out\[19\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[19\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498684991716 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[18\] " "Net \"muxRegDst_out\[18\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[18\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498684991716 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[17\] " "Net \"muxRegDst_out\[17\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[17\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498684991716 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[16\] " "Net \"muxRegDst_out\[16\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[16\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498684991716 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[15\] " "Net \"muxRegDst_out\[15\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[15\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498684991716 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[14\] " "Net \"muxRegDst_out\[14\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[14\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498684991716 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[13\] " "Net \"muxRegDst_out\[13\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[13\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498684991716 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[12\] " "Net \"muxRegDst_out\[12\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[12\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498684991716 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[11\] " "Net \"muxRegDst_out\[11\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[11\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498684991716 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[10\] " "Net \"muxRegDst_out\[10\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[10\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498684991716 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[9\] " "Net \"muxRegDst_out\[9\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[9\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498684991716 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[8\] " "Net \"muxRegDst_out\[8\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[8\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498684991716 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[7\] " "Net \"muxRegDst_out\[7\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[7\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498684991716 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[6\] " "Net \"muxRegDst_out\[6\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[6\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498684991716 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[5\] " "Net \"muxRegDst_out\[5\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[5\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498684991716 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1498684991716 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[31\] " "Net \"muxRegDst_out\[31\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[31\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498684991718 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[30\] " "Net \"muxRegDst_out\[30\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[30\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498684991718 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[29\] " "Net \"muxRegDst_out\[29\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[29\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498684991718 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[28\] " "Net \"muxRegDst_out\[28\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[28\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498684991718 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[27\] " "Net \"muxRegDst_out\[27\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[27\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498684991718 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[26\] " "Net \"muxRegDst_out\[26\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[26\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498684991718 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[25\] " "Net \"muxRegDst_out\[25\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[25\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498684991718 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[24\] " "Net \"muxRegDst_out\[24\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[24\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498684991718 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[23\] " "Net \"muxRegDst_out\[23\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[23\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498684991718 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[22\] " "Net \"muxRegDst_out\[22\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[22\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498684991718 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[21\] " "Net \"muxRegDst_out\[21\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[21\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498684991718 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[20\] " "Net \"muxRegDst_out\[20\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[20\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498684991718 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[19\] " "Net \"muxRegDst_out\[19\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[19\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498684991718 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[18\] " "Net \"muxRegDst_out\[18\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[18\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498684991718 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[17\] " "Net \"muxRegDst_out\[17\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[17\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498684991718 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[16\] " "Net \"muxRegDst_out\[16\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[16\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498684991718 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[15\] " "Net \"muxRegDst_out\[15\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[15\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498684991718 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[14\] " "Net \"muxRegDst_out\[14\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[14\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498684991718 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[13\] " "Net \"muxRegDst_out\[13\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[13\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498684991718 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[12\] " "Net \"muxRegDst_out\[12\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[12\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498684991718 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[11\] " "Net \"muxRegDst_out\[11\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[11\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498684991718 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[10\] " "Net \"muxRegDst_out\[10\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[10\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498684991718 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[9\] " "Net \"muxRegDst_out\[9\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[9\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498684991718 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[8\] " "Net \"muxRegDst_out\[8\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[8\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498684991718 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[7\] " "Net \"muxRegDst_out\[7\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[7\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498684991718 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[6\] " "Net \"muxRegDst_out\[6\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[6\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498684991718 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[5\] " "Net \"muxRegDst_out\[5\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[5\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498684991718 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1498684991718 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[31\] " "Net \"muxRegDst_out\[31\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[31\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498684991719 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[30\] " "Net \"muxRegDst_out\[30\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[30\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498684991719 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[29\] " "Net \"muxRegDst_out\[29\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[29\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498684991719 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[28\] " "Net \"muxRegDst_out\[28\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[28\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498684991719 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[27\] " "Net \"muxRegDst_out\[27\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[27\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498684991719 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[26\] " "Net \"muxRegDst_out\[26\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[26\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498684991719 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[25\] " "Net \"muxRegDst_out\[25\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[25\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498684991719 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[24\] " "Net \"muxRegDst_out\[24\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[24\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498684991719 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[23\] " "Net \"muxRegDst_out\[23\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[23\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498684991719 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[22\] " "Net \"muxRegDst_out\[22\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[22\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498684991719 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[21\] " "Net \"muxRegDst_out\[21\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[21\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498684991719 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[20\] " "Net \"muxRegDst_out\[20\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[20\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498684991719 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[19\] " "Net \"muxRegDst_out\[19\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[19\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498684991719 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[18\] " "Net \"muxRegDst_out\[18\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[18\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498684991719 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[17\] " "Net \"muxRegDst_out\[17\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[17\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498684991719 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[16\] " "Net \"muxRegDst_out\[16\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[16\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498684991719 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[15\] " "Net \"muxRegDst_out\[15\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[15\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498684991719 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[14\] " "Net \"muxRegDst_out\[14\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[14\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498684991719 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[13\] " "Net \"muxRegDst_out\[13\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[13\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498684991719 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[12\] " "Net \"muxRegDst_out\[12\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[12\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498684991719 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[11\] " "Net \"muxRegDst_out\[11\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[11\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498684991719 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[10\] " "Net \"muxRegDst_out\[10\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[10\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498684991719 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[9\] " "Net \"muxRegDst_out\[9\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[9\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498684991719 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[8\] " "Net \"muxRegDst_out\[8\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[8\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498684991719 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[7\] " "Net \"muxRegDst_out\[7\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[7\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498684991719 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[6\] " "Net \"muxRegDst_out\[6\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[6\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498684991719 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[5\] " "Net \"muxRegDst_out\[5\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[5\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498684991719 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1498684991719 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[31\] " "Net \"muxRegDst_out\[31\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[31\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498684991720 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[30\] " "Net \"muxRegDst_out\[30\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[30\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498684991720 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[29\] " "Net \"muxRegDst_out\[29\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[29\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498684991720 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[28\] " "Net \"muxRegDst_out\[28\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[28\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498684991720 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[27\] " "Net \"muxRegDst_out\[27\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[27\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498684991720 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[26\] " "Net \"muxRegDst_out\[26\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[26\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498684991720 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[25\] " "Net \"muxRegDst_out\[25\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[25\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498684991720 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[24\] " "Net \"muxRegDst_out\[24\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[24\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498684991720 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[23\] " "Net \"muxRegDst_out\[23\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[23\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498684991720 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[22\] " "Net \"muxRegDst_out\[22\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[22\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498684991720 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[21\] " "Net \"muxRegDst_out\[21\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[21\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498684991720 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[20\] " "Net \"muxRegDst_out\[20\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[20\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498684991720 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[19\] " "Net \"muxRegDst_out\[19\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[19\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498684991720 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[18\] " "Net \"muxRegDst_out\[18\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[18\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498684991720 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[17\] " "Net \"muxRegDst_out\[17\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[17\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498684991720 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[16\] " "Net \"muxRegDst_out\[16\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[16\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498684991720 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[15\] " "Net \"muxRegDst_out\[15\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[15\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498684991720 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[14\] " "Net \"muxRegDst_out\[14\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[14\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498684991720 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[13\] " "Net \"muxRegDst_out\[13\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[13\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498684991720 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[12\] " "Net \"muxRegDst_out\[12\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[12\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498684991720 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[11\] " "Net \"muxRegDst_out\[11\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[11\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498684991720 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[10\] " "Net \"muxRegDst_out\[10\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[10\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498684991720 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[9\] " "Net \"muxRegDst_out\[9\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[9\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498684991720 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[8\] " "Net \"muxRegDst_out\[8\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[8\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498684991720 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[7\] " "Net \"muxRegDst_out\[7\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[7\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498684991720 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[6\] " "Net \"muxRegDst_out\[6\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[6\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498684991720 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[5\] " "Net \"muxRegDst_out\[5\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[5\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498684991720 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1498684991720 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[31\] " "Net \"muxRegDst_out\[31\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[31\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498684991722 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[30\] " "Net \"muxRegDst_out\[30\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[30\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498684991722 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[29\] " "Net \"muxRegDst_out\[29\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[29\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498684991722 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[28\] " "Net \"muxRegDst_out\[28\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[28\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498684991722 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[27\] " "Net \"muxRegDst_out\[27\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[27\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498684991722 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[26\] " "Net \"muxRegDst_out\[26\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[26\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498684991722 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[25\] " "Net \"muxRegDst_out\[25\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[25\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498684991722 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[24\] " "Net \"muxRegDst_out\[24\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[24\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498684991722 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[23\] " "Net \"muxRegDst_out\[23\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[23\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498684991722 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[22\] " "Net \"muxRegDst_out\[22\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[22\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498684991722 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[21\] " "Net \"muxRegDst_out\[21\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[21\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498684991722 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[20\] " "Net \"muxRegDst_out\[20\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[20\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498684991722 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[19\] " "Net \"muxRegDst_out\[19\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[19\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498684991722 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[18\] " "Net \"muxRegDst_out\[18\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[18\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498684991722 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[17\] " "Net \"muxRegDst_out\[17\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[17\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498684991722 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[16\] " "Net \"muxRegDst_out\[16\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[16\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498684991722 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[15\] " "Net \"muxRegDst_out\[15\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[15\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498684991722 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[14\] " "Net \"muxRegDst_out\[14\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[14\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498684991722 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[13\] " "Net \"muxRegDst_out\[13\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[13\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498684991722 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[12\] " "Net \"muxRegDst_out\[12\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[12\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498684991722 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[11\] " "Net \"muxRegDst_out\[11\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[11\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498684991722 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[10\] " "Net \"muxRegDst_out\[10\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[10\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498684991722 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[9\] " "Net \"muxRegDst_out\[9\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[9\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498684991722 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[8\] " "Net \"muxRegDst_out\[8\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[8\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498684991722 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[7\] " "Net \"muxRegDst_out\[7\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[7\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498684991722 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[6\] " "Net \"muxRegDst_out\[6\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[6\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498684991722 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[5\] " "Net \"muxRegDst_out\[5\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[5\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498684991722 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1498684991722 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[31\] " "Net \"muxRegDst_out\[31\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[31\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498684991723 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[30\] " "Net \"muxRegDst_out\[30\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[30\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498684991723 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[29\] " "Net \"muxRegDst_out\[29\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[29\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498684991723 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[28\] " "Net \"muxRegDst_out\[28\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[28\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498684991723 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[27\] " "Net \"muxRegDst_out\[27\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[27\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498684991723 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[26\] " "Net \"muxRegDst_out\[26\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[26\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498684991723 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[25\] " "Net \"muxRegDst_out\[25\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[25\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498684991723 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[24\] " "Net \"muxRegDst_out\[24\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[24\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498684991723 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[23\] " "Net \"muxRegDst_out\[23\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[23\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498684991723 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[22\] " "Net \"muxRegDst_out\[22\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[22\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498684991723 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[21\] " "Net \"muxRegDst_out\[21\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[21\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498684991723 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[20\] " "Net \"muxRegDst_out\[20\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[20\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498684991723 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[19\] " "Net \"muxRegDst_out\[19\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[19\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498684991723 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[18\] " "Net \"muxRegDst_out\[18\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[18\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498684991723 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[17\] " "Net \"muxRegDst_out\[17\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[17\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498684991723 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[16\] " "Net \"muxRegDst_out\[16\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[16\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498684991723 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[15\] " "Net \"muxRegDst_out\[15\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[15\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498684991723 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[14\] " "Net \"muxRegDst_out\[14\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[14\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498684991723 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[13\] " "Net \"muxRegDst_out\[13\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[13\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498684991723 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[12\] " "Net \"muxRegDst_out\[12\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[12\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498684991723 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[11\] " "Net \"muxRegDst_out\[11\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[11\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498684991723 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[10\] " "Net \"muxRegDst_out\[10\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[10\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498684991723 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[9\] " "Net \"muxRegDst_out\[9\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[9\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498684991723 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[8\] " "Net \"muxRegDst_out\[8\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[8\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498684991723 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[7\] " "Net \"muxRegDst_out\[7\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[7\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498684991723 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[6\] " "Net \"muxRegDst_out\[6\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[6\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498684991723 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[5\] " "Net \"muxRegDst_out\[5\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[5\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498684991723 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1498684991723 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[31\] " "Net \"muxRegDst_out\[31\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[31\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498684991725 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[30\] " "Net \"muxRegDst_out\[30\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[30\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498684991725 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[29\] " "Net \"muxRegDst_out\[29\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[29\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498684991725 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[28\] " "Net \"muxRegDst_out\[28\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[28\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498684991725 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[27\] " "Net \"muxRegDst_out\[27\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[27\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498684991725 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[26\] " "Net \"muxRegDst_out\[26\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[26\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498684991725 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[25\] " "Net \"muxRegDst_out\[25\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[25\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498684991725 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[24\] " "Net \"muxRegDst_out\[24\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[24\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498684991725 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[23\] " "Net \"muxRegDst_out\[23\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[23\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498684991725 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[22\] " "Net \"muxRegDst_out\[22\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[22\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498684991725 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[21\] " "Net \"muxRegDst_out\[21\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[21\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498684991725 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[20\] " "Net \"muxRegDst_out\[20\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[20\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498684991725 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[19\] " "Net \"muxRegDst_out\[19\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[19\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498684991725 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[18\] " "Net \"muxRegDst_out\[18\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[18\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498684991725 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[17\] " "Net \"muxRegDst_out\[17\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[17\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498684991725 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[16\] " "Net \"muxRegDst_out\[16\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[16\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498684991725 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[15\] " "Net \"muxRegDst_out\[15\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[15\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498684991725 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[14\] " "Net \"muxRegDst_out\[14\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[14\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498684991725 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[13\] " "Net \"muxRegDst_out\[13\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[13\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498684991725 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[12\] " "Net \"muxRegDst_out\[12\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[12\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498684991725 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[11\] " "Net \"muxRegDst_out\[11\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[11\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498684991725 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[10\] " "Net \"muxRegDst_out\[10\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[10\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498684991725 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[9\] " "Net \"muxRegDst_out\[9\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[9\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498684991725 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[8\] " "Net \"muxRegDst_out\[8\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[8\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498684991725 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[7\] " "Net \"muxRegDst_out\[7\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[7\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498684991725 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[6\] " "Net \"muxRegDst_out\[6\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[6\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498684991725 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[5\] " "Net \"muxRegDst_out\[5\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[5\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498684991725 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1498684991725 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[31\] " "Net \"muxRegDst_out\[31\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[31\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498684991726 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[30\] " "Net \"muxRegDst_out\[30\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[30\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498684991726 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[29\] " "Net \"muxRegDst_out\[29\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[29\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498684991726 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[28\] " "Net \"muxRegDst_out\[28\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[28\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498684991726 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[27\] " "Net \"muxRegDst_out\[27\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[27\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498684991726 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[26\] " "Net \"muxRegDst_out\[26\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[26\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498684991726 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[25\] " "Net \"muxRegDst_out\[25\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[25\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498684991726 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[24\] " "Net \"muxRegDst_out\[24\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[24\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498684991726 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[23\] " "Net \"muxRegDst_out\[23\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[23\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498684991726 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[22\] " "Net \"muxRegDst_out\[22\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[22\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498684991726 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[21\] " "Net \"muxRegDst_out\[21\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[21\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498684991726 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[20\] " "Net \"muxRegDst_out\[20\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[20\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498684991726 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[19\] " "Net \"muxRegDst_out\[19\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[19\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498684991726 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[18\] " "Net \"muxRegDst_out\[18\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[18\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498684991726 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[17\] " "Net \"muxRegDst_out\[17\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[17\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498684991726 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[16\] " "Net \"muxRegDst_out\[16\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[16\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498684991726 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[15\] " "Net \"muxRegDst_out\[15\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[15\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498684991726 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[14\] " "Net \"muxRegDst_out\[14\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[14\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498684991726 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[13\] " "Net \"muxRegDst_out\[13\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[13\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498684991726 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[12\] " "Net \"muxRegDst_out\[12\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[12\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498684991726 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[11\] " "Net \"muxRegDst_out\[11\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[11\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498684991726 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[10\] " "Net \"muxRegDst_out\[10\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[10\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498684991726 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[9\] " "Net \"muxRegDst_out\[9\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[9\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498684991726 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[8\] " "Net \"muxRegDst_out\[8\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[8\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498684991726 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[7\] " "Net \"muxRegDst_out\[7\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[7\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498684991726 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[6\] " "Net \"muxRegDst_out\[6\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[6\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498684991726 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[5\] " "Net \"muxRegDst_out\[5\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[5\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498684991726 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1498684991726 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[31\] " "Net \"muxRegDst_out\[31\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[31\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498684991727 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[30\] " "Net \"muxRegDst_out\[30\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[30\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498684991727 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[29\] " "Net \"muxRegDst_out\[29\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[29\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498684991727 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[28\] " "Net \"muxRegDst_out\[28\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[28\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498684991727 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[27\] " "Net \"muxRegDst_out\[27\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[27\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498684991727 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[26\] " "Net \"muxRegDst_out\[26\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[26\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498684991727 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[25\] " "Net \"muxRegDst_out\[25\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[25\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498684991727 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[24\] " "Net \"muxRegDst_out\[24\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[24\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498684991727 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[23\] " "Net \"muxRegDst_out\[23\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[23\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498684991727 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[22\] " "Net \"muxRegDst_out\[22\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[22\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498684991727 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[21\] " "Net \"muxRegDst_out\[21\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[21\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498684991727 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[20\] " "Net \"muxRegDst_out\[20\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[20\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498684991727 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[19\] " "Net \"muxRegDst_out\[19\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[19\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498684991727 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[18\] " "Net \"muxRegDst_out\[18\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[18\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498684991727 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[17\] " "Net \"muxRegDst_out\[17\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[17\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498684991727 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[16\] " "Net \"muxRegDst_out\[16\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[16\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498684991727 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[15\] " "Net \"muxRegDst_out\[15\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[15\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498684991727 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[14\] " "Net \"muxRegDst_out\[14\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[14\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498684991727 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[13\] " "Net \"muxRegDst_out\[13\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[13\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498684991727 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[12\] " "Net \"muxRegDst_out\[12\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[12\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498684991727 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[11\] " "Net \"muxRegDst_out\[11\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[11\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498684991727 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[10\] " "Net \"muxRegDst_out\[10\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[10\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498684991727 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[9\] " "Net \"muxRegDst_out\[9\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[9\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498684991727 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[8\] " "Net \"muxRegDst_out\[8\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[8\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498684991727 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[7\] " "Net \"muxRegDst_out\[7\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[7\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498684991727 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[6\] " "Net \"muxRegDst_out\[6\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[6\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498684991727 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[5\] " "Net \"muxRegDst_out\[5\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[5\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498684991727 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1498684991727 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:comb_12\|aluResult\[11\] " "LATCH primitive \"ALU:comb_12\|aluResult\[11\]\" is permanently enabled" {  } { { "ALU/ALU.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/ALU/ALU.v" 15 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1498684991831 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:comb_12\|aluResult\[10\] " "LATCH primitive \"ALU:comb_12\|aluResult\[10\]\" is permanently enabled" {  } { { "ALU/ALU.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/ALU/ALU.v" 15 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1498684991831 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:comb_12\|aluResult\[9\] " "LATCH primitive \"ALU:comb_12\|aluResult\[9\]\" is permanently enabled" {  } { { "ALU/ALU.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/ALU/ALU.v" 15 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1498684991831 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:comb_12\|aluResult\[8\] " "LATCH primitive \"ALU:comb_12\|aluResult\[8\]\" is permanently enabled" {  } { { "ALU/ALU.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/ALU/ALU.v" 15 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1498684991831 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:comb_12\|aluResult\[7\] " "LATCH primitive \"ALU:comb_12\|aluResult\[7\]\" is permanently enabled" {  } { { "ALU/ALU.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/ALU/ALU.v" 15 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1498684991831 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:comb_12\|aluResult\[6\] " "LATCH primitive \"ALU:comb_12\|aluResult\[6\]\" is permanently enabled" {  } { { "ALU/ALU.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/ALU/ALU.v" 15 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1498684991831 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:comb_12\|aluResult\[5\] " "LATCH primitive \"ALU:comb_12\|aluResult\[5\]\" is permanently enabled" {  } { { "ALU/ALU.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/ALU/ALU.v" 15 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1498684991831 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:comb_12\|aluResult\[4\] " "LATCH primitive \"ALU:comb_12\|aluResult\[4\]\" is permanently enabled" {  } { { "ALU/ALU.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/ALU/ALU.v" 15 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1498684991831 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:comb_12\|aluResult\[3\] " "LATCH primitive \"ALU:comb_12\|aluResult\[3\]\" is permanently enabled" {  } { { "ALU/ALU.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/ALU/ALU.v" 15 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1498684991831 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:comb_12\|aluResult\[2\] " "LATCH primitive \"ALU:comb_12\|aluResult\[2\]\" is permanently enabled" {  } { { "ALU/ALU.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/ALU/ALU.v" 15 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1498684991832 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:comb_12\|aluResult\[1\] " "LATCH primitive \"ALU:comb_12\|aluResult\[1\]\" is permanently enabled" {  } { { "ALU/ALU.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/ALU/ALU.v" 15 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1498684991832 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:comb_12\|aluResult\[0\] " "LATCH primitive \"ALU:comb_12\|aluResult\[0\]\" is permanently enabled" {  } { { "ALU/ALU.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/ALU/ALU.v" 15 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1498684991832 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:comb_12\|aluResult\[12\] " "LATCH primitive \"ALU:comb_12\|aluResult\[12\]\" is permanently enabled" {  } { { "ALU/ALU.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/ALU/ALU.v" 15 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1498684991832 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:comb_12\|aluResult\[13\] " "LATCH primitive \"ALU:comb_12\|aluResult\[13\]\" is permanently enabled" {  } { { "ALU/ALU.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/ALU/ALU.v" 15 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1498684991832 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:comb_12\|aluResult\[14\] " "LATCH primitive \"ALU:comb_12\|aluResult\[14\]\" is permanently enabled" {  } { { "ALU/ALU.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/ALU/ALU.v" 15 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1498684991832 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:comb_12\|aluResult\[15\] " "LATCH primitive \"ALU:comb_12\|aluResult\[15\]\" is permanently enabled" {  } { { "ALU/ALU.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/ALU/ALU.v" 15 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1498684991832 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:comb_12\|aluResult\[16\] " "LATCH primitive \"ALU:comb_12\|aluResult\[16\]\" is permanently enabled" {  } { { "ALU/ALU.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/ALU/ALU.v" 15 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1498684991832 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:comb_12\|aluResult\[17\] " "LATCH primitive \"ALU:comb_12\|aluResult\[17\]\" is permanently enabled" {  } { { "ALU/ALU.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/ALU/ALU.v" 15 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1498684991832 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:comb_12\|aluResult\[18\] " "LATCH primitive \"ALU:comb_12\|aluResult\[18\]\" is permanently enabled" {  } { { "ALU/ALU.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/ALU/ALU.v" 15 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1498684991832 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:comb_12\|aluResult\[19\] " "LATCH primitive \"ALU:comb_12\|aluResult\[19\]\" is permanently enabled" {  } { { "ALU/ALU.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/ALU/ALU.v" 15 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1498684991832 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:comb_12\|aluResult\[20\] " "LATCH primitive \"ALU:comb_12\|aluResult\[20\]\" is permanently enabled" {  } { { "ALU/ALU.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/ALU/ALU.v" 15 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1498684991832 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:comb_12\|aluResult\[21\] " "LATCH primitive \"ALU:comb_12\|aluResult\[21\]\" is permanently enabled" {  } { { "ALU/ALU.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/ALU/ALU.v" 15 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1498684991832 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:comb_12\|aluResult\[22\] " "LATCH primitive \"ALU:comb_12\|aluResult\[22\]\" is permanently enabled" {  } { { "ALU/ALU.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/ALU/ALU.v" 15 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1498684991832 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:comb_12\|aluResult\[23\] " "LATCH primitive \"ALU:comb_12\|aluResult\[23\]\" is permanently enabled" {  } { { "ALU/ALU.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/ALU/ALU.v" 15 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1498684991832 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:comb_12\|aluResult\[24\] " "LATCH primitive \"ALU:comb_12\|aluResult\[24\]\" is permanently enabled" {  } { { "ALU/ALU.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/ALU/ALU.v" 15 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1498684991832 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:comb_12\|aluResult\[25\] " "LATCH primitive \"ALU:comb_12\|aluResult\[25\]\" is permanently enabled" {  } { { "ALU/ALU.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/ALU/ALU.v" 15 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1498684991832 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:comb_12\|aluResult\[26\] " "LATCH primitive \"ALU:comb_12\|aluResult\[26\]\" is permanently enabled" {  } { { "ALU/ALU.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/ALU/ALU.v" 15 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1498684991832 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:comb_12\|aluResult\[27\] " "LATCH primitive \"ALU:comb_12\|aluResult\[27\]\" is permanently enabled" {  } { { "ALU/ALU.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/ALU/ALU.v" 15 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1498684991832 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:comb_12\|aluResult\[28\] " "LATCH primitive \"ALU:comb_12\|aluResult\[28\]\" is permanently enabled" {  } { { "ALU/ALU.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/ALU/ALU.v" 15 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1498684991832 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:comb_12\|aluResult\[29\] " "LATCH primitive \"ALU:comb_12\|aluResult\[29\]\" is permanently enabled" {  } { { "ALU/ALU.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/ALU/ALU.v" 15 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1498684991832 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:comb_12\|aluResult\[30\] " "LATCH primitive \"ALU:comb_12\|aluResult\[30\]\" is permanently enabled" {  } { { "ALU/ALU.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/ALU/ALU.v" 15 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1498684991832 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:comb_12\|aluResult\[31\] " "LATCH primitive \"ALU:comb_12\|aluResult\[31\]\" is permanently enabled" {  } { { "ALU/ALU.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/ALU/ALU.v" 15 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1498684991832 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[4\]\[0\] " "LATCH primitive \"registers:comb_11\|registerFile\[4\]\[0\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993074 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[5\]\[0\] " "LATCH primitive \"registers:comb_11\|registerFile\[5\]\[0\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993074 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[6\]\[0\] " "LATCH primitive \"registers:comb_11\|registerFile\[6\]\[0\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993074 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[7\]\[0\] " "LATCH primitive \"registers:comb_11\|registerFile\[7\]\[0\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993074 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[8\]\[0\] " "LATCH primitive \"registers:comb_11\|registerFile\[8\]\[0\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993074 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[9\]\[0\] " "LATCH primitive \"registers:comb_11\|registerFile\[9\]\[0\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993074 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[10\]\[0\] " "LATCH primitive \"registers:comb_11\|registerFile\[10\]\[0\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993074 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[11\]\[0\] " "LATCH primitive \"registers:comb_11\|registerFile\[11\]\[0\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993074 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[12\]\[0\] " "LATCH primitive \"registers:comb_11\|registerFile\[12\]\[0\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993074 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[13\]\[0\] " "LATCH primitive \"registers:comb_11\|registerFile\[13\]\[0\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993074 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[14\]\[0\] " "LATCH primitive \"registers:comb_11\|registerFile\[14\]\[0\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993074 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[15\]\[0\] " "LATCH primitive \"registers:comb_11\|registerFile\[15\]\[0\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993074 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[16\]\[0\] " "LATCH primitive \"registers:comb_11\|registerFile\[16\]\[0\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993074 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[17\]\[0\] " "LATCH primitive \"registers:comb_11\|registerFile\[17\]\[0\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993074 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[18\]\[0\] " "LATCH primitive \"registers:comb_11\|registerFile\[18\]\[0\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993074 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[19\]\[0\] " "LATCH primitive \"registers:comb_11\|registerFile\[19\]\[0\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993075 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[20\]\[0\] " "LATCH primitive \"registers:comb_11\|registerFile\[20\]\[0\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993075 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[21\]\[0\] " "LATCH primitive \"registers:comb_11\|registerFile\[21\]\[0\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993075 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[22\]\[0\] " "LATCH primitive \"registers:comb_11\|registerFile\[22\]\[0\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993075 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[23\]\[0\] " "LATCH primitive \"registers:comb_11\|registerFile\[23\]\[0\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993075 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[24\]\[0\] " "LATCH primitive \"registers:comb_11\|registerFile\[24\]\[0\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993075 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[25\]\[0\] " "LATCH primitive \"registers:comb_11\|registerFile\[25\]\[0\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993075 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[26\]\[0\] " "LATCH primitive \"registers:comb_11\|registerFile\[26\]\[0\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993075 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[27\]\[0\] " "LATCH primitive \"registers:comb_11\|registerFile\[27\]\[0\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993075 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[4\]\[1\] " "LATCH primitive \"registers:comb_11\|registerFile\[4\]\[1\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993075 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[5\]\[1\] " "LATCH primitive \"registers:comb_11\|registerFile\[5\]\[1\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993075 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[6\]\[1\] " "LATCH primitive \"registers:comb_11\|registerFile\[6\]\[1\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993075 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[7\]\[1\] " "LATCH primitive \"registers:comb_11\|registerFile\[7\]\[1\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993075 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[8\]\[1\] " "LATCH primitive \"registers:comb_11\|registerFile\[8\]\[1\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993075 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[9\]\[1\] " "LATCH primitive \"registers:comb_11\|registerFile\[9\]\[1\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993075 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[10\]\[1\] " "LATCH primitive \"registers:comb_11\|registerFile\[10\]\[1\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993075 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[11\]\[1\] " "LATCH primitive \"registers:comb_11\|registerFile\[11\]\[1\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993075 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[12\]\[1\] " "LATCH primitive \"registers:comb_11\|registerFile\[12\]\[1\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993075 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[13\]\[1\] " "LATCH primitive \"registers:comb_11\|registerFile\[13\]\[1\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993075 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[14\]\[1\] " "LATCH primitive \"registers:comb_11\|registerFile\[14\]\[1\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993075 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[15\]\[1\] " "LATCH primitive \"registers:comb_11\|registerFile\[15\]\[1\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993075 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[16\]\[1\] " "LATCH primitive \"registers:comb_11\|registerFile\[16\]\[1\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993075 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[17\]\[1\] " "LATCH primitive \"registers:comb_11\|registerFile\[17\]\[1\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993075 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[18\]\[1\] " "LATCH primitive \"registers:comb_11\|registerFile\[18\]\[1\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993076 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[19\]\[1\] " "LATCH primitive \"registers:comb_11\|registerFile\[19\]\[1\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993076 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[20\]\[1\] " "LATCH primitive \"registers:comb_11\|registerFile\[20\]\[1\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993076 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[21\]\[1\] " "LATCH primitive \"registers:comb_11\|registerFile\[21\]\[1\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993076 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[22\]\[1\] " "LATCH primitive \"registers:comb_11\|registerFile\[22\]\[1\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993076 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[23\]\[1\] " "LATCH primitive \"registers:comb_11\|registerFile\[23\]\[1\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993076 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[24\]\[1\] " "LATCH primitive \"registers:comb_11\|registerFile\[24\]\[1\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993076 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[25\]\[1\] " "LATCH primitive \"registers:comb_11\|registerFile\[25\]\[1\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993076 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[26\]\[1\] " "LATCH primitive \"registers:comb_11\|registerFile\[26\]\[1\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993076 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[27\]\[1\] " "LATCH primitive \"registers:comb_11\|registerFile\[27\]\[1\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993076 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[4\]\[2\] " "LATCH primitive \"registers:comb_11\|registerFile\[4\]\[2\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993076 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[5\]\[2\] " "LATCH primitive \"registers:comb_11\|registerFile\[5\]\[2\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993076 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[6\]\[2\] " "LATCH primitive \"registers:comb_11\|registerFile\[6\]\[2\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993076 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[7\]\[2\] " "LATCH primitive \"registers:comb_11\|registerFile\[7\]\[2\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993076 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[8\]\[2\] " "LATCH primitive \"registers:comb_11\|registerFile\[8\]\[2\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993076 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[9\]\[2\] " "LATCH primitive \"registers:comb_11\|registerFile\[9\]\[2\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993076 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[10\]\[2\] " "LATCH primitive \"registers:comb_11\|registerFile\[10\]\[2\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993076 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[11\]\[2\] " "LATCH primitive \"registers:comb_11\|registerFile\[11\]\[2\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993076 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[12\]\[2\] " "LATCH primitive \"registers:comb_11\|registerFile\[12\]\[2\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993076 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[13\]\[2\] " "LATCH primitive \"registers:comb_11\|registerFile\[13\]\[2\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993076 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[14\]\[2\] " "LATCH primitive \"registers:comb_11\|registerFile\[14\]\[2\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993076 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[15\]\[2\] " "LATCH primitive \"registers:comb_11\|registerFile\[15\]\[2\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993076 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[16\]\[2\] " "LATCH primitive \"registers:comb_11\|registerFile\[16\]\[2\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993077 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[17\]\[2\] " "LATCH primitive \"registers:comb_11\|registerFile\[17\]\[2\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993077 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[18\]\[2\] " "LATCH primitive \"registers:comb_11\|registerFile\[18\]\[2\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993077 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[19\]\[2\] " "LATCH primitive \"registers:comb_11\|registerFile\[19\]\[2\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993077 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[20\]\[2\] " "LATCH primitive \"registers:comb_11\|registerFile\[20\]\[2\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993077 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[21\]\[2\] " "LATCH primitive \"registers:comb_11\|registerFile\[21\]\[2\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993077 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[22\]\[2\] " "LATCH primitive \"registers:comb_11\|registerFile\[22\]\[2\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993077 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[23\]\[2\] " "LATCH primitive \"registers:comb_11\|registerFile\[23\]\[2\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993077 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[24\]\[2\] " "LATCH primitive \"registers:comb_11\|registerFile\[24\]\[2\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993077 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[25\]\[2\] " "LATCH primitive \"registers:comb_11\|registerFile\[25\]\[2\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993077 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[26\]\[2\] " "LATCH primitive \"registers:comb_11\|registerFile\[26\]\[2\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993077 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[27\]\[2\] " "LATCH primitive \"registers:comb_11\|registerFile\[27\]\[2\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993077 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[4\]\[3\] " "LATCH primitive \"registers:comb_11\|registerFile\[4\]\[3\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993077 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[5\]\[3\] " "LATCH primitive \"registers:comb_11\|registerFile\[5\]\[3\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993077 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[6\]\[3\] " "LATCH primitive \"registers:comb_11\|registerFile\[6\]\[3\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993077 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[7\]\[3\] " "LATCH primitive \"registers:comb_11\|registerFile\[7\]\[3\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993077 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[8\]\[3\] " "LATCH primitive \"registers:comb_11\|registerFile\[8\]\[3\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993077 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[9\]\[3\] " "LATCH primitive \"registers:comb_11\|registerFile\[9\]\[3\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993077 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[10\]\[3\] " "LATCH primitive \"registers:comb_11\|registerFile\[10\]\[3\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993077 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[11\]\[3\] " "LATCH primitive \"registers:comb_11\|registerFile\[11\]\[3\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993077 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[12\]\[3\] " "LATCH primitive \"registers:comb_11\|registerFile\[12\]\[3\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993077 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[13\]\[3\] " "LATCH primitive \"registers:comb_11\|registerFile\[13\]\[3\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993077 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[14\]\[3\] " "LATCH primitive \"registers:comb_11\|registerFile\[14\]\[3\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993077 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[15\]\[3\] " "LATCH primitive \"registers:comb_11\|registerFile\[15\]\[3\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993077 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[16\]\[3\] " "LATCH primitive \"registers:comb_11\|registerFile\[16\]\[3\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993078 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[17\]\[3\] " "LATCH primitive \"registers:comb_11\|registerFile\[17\]\[3\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993078 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[18\]\[3\] " "LATCH primitive \"registers:comb_11\|registerFile\[18\]\[3\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993078 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[19\]\[3\] " "LATCH primitive \"registers:comb_11\|registerFile\[19\]\[3\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993078 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[20\]\[3\] " "LATCH primitive \"registers:comb_11\|registerFile\[20\]\[3\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993078 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[21\]\[3\] " "LATCH primitive \"registers:comb_11\|registerFile\[21\]\[3\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993078 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[22\]\[3\] " "LATCH primitive \"registers:comb_11\|registerFile\[22\]\[3\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993078 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[23\]\[3\] " "LATCH primitive \"registers:comb_11\|registerFile\[23\]\[3\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993078 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[24\]\[3\] " "LATCH primitive \"registers:comb_11\|registerFile\[24\]\[3\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993078 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[25\]\[3\] " "LATCH primitive \"registers:comb_11\|registerFile\[25\]\[3\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993078 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[26\]\[3\] " "LATCH primitive \"registers:comb_11\|registerFile\[26\]\[3\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993078 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[27\]\[3\] " "LATCH primitive \"registers:comb_11\|registerFile\[27\]\[3\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993078 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[4\]\[4\] " "LATCH primitive \"registers:comb_11\|registerFile\[4\]\[4\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993078 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[5\]\[4\] " "LATCH primitive \"registers:comb_11\|registerFile\[5\]\[4\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993078 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[6\]\[4\] " "LATCH primitive \"registers:comb_11\|registerFile\[6\]\[4\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993078 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[7\]\[4\] " "LATCH primitive \"registers:comb_11\|registerFile\[7\]\[4\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993078 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[8\]\[4\] " "LATCH primitive \"registers:comb_11\|registerFile\[8\]\[4\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993078 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[9\]\[4\] " "LATCH primitive \"registers:comb_11\|registerFile\[9\]\[4\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993078 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[10\]\[4\] " "LATCH primitive \"registers:comb_11\|registerFile\[10\]\[4\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993078 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[11\]\[4\] " "LATCH primitive \"registers:comb_11\|registerFile\[11\]\[4\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993078 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[12\]\[4\] " "LATCH primitive \"registers:comb_11\|registerFile\[12\]\[4\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993078 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[13\]\[4\] " "LATCH primitive \"registers:comb_11\|registerFile\[13\]\[4\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993078 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[14\]\[4\] " "LATCH primitive \"registers:comb_11\|registerFile\[14\]\[4\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993078 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[15\]\[4\] " "LATCH primitive \"registers:comb_11\|registerFile\[15\]\[4\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993079 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[16\]\[4\] " "LATCH primitive \"registers:comb_11\|registerFile\[16\]\[4\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993079 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[17\]\[4\] " "LATCH primitive \"registers:comb_11\|registerFile\[17\]\[4\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993079 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[18\]\[4\] " "LATCH primitive \"registers:comb_11\|registerFile\[18\]\[4\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993079 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[19\]\[4\] " "LATCH primitive \"registers:comb_11\|registerFile\[19\]\[4\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993079 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[20\]\[4\] " "LATCH primitive \"registers:comb_11\|registerFile\[20\]\[4\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993079 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[21\]\[4\] " "LATCH primitive \"registers:comb_11\|registerFile\[21\]\[4\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993079 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[22\]\[4\] " "LATCH primitive \"registers:comb_11\|registerFile\[22\]\[4\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993079 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[23\]\[4\] " "LATCH primitive \"registers:comb_11\|registerFile\[23\]\[4\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993079 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[24\]\[4\] " "LATCH primitive \"registers:comb_11\|registerFile\[24\]\[4\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993079 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[25\]\[4\] " "LATCH primitive \"registers:comb_11\|registerFile\[25\]\[4\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993079 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[26\]\[4\] " "LATCH primitive \"registers:comb_11\|registerFile\[26\]\[4\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993079 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[27\]\[4\] " "LATCH primitive \"registers:comb_11\|registerFile\[27\]\[4\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993079 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[4\]\[5\] " "LATCH primitive \"registers:comb_11\|registerFile\[4\]\[5\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993079 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[5\]\[5\] " "LATCH primitive \"registers:comb_11\|registerFile\[5\]\[5\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993079 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[6\]\[5\] " "LATCH primitive \"registers:comb_11\|registerFile\[6\]\[5\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993079 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[7\]\[5\] " "LATCH primitive \"registers:comb_11\|registerFile\[7\]\[5\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993079 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[8\]\[5\] " "LATCH primitive \"registers:comb_11\|registerFile\[8\]\[5\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993079 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[9\]\[5\] " "LATCH primitive \"registers:comb_11\|registerFile\[9\]\[5\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993079 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[10\]\[5\] " "LATCH primitive \"registers:comb_11\|registerFile\[10\]\[5\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993079 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[11\]\[5\] " "LATCH primitive \"registers:comb_11\|registerFile\[11\]\[5\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993079 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[12\]\[5\] " "LATCH primitive \"registers:comb_11\|registerFile\[12\]\[5\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993079 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[13\]\[5\] " "LATCH primitive \"registers:comb_11\|registerFile\[13\]\[5\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993079 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[14\]\[5\] " "LATCH primitive \"registers:comb_11\|registerFile\[14\]\[5\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993080 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[15\]\[5\] " "LATCH primitive \"registers:comb_11\|registerFile\[15\]\[5\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993080 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[16\]\[5\] " "LATCH primitive \"registers:comb_11\|registerFile\[16\]\[5\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993080 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[17\]\[5\] " "LATCH primitive \"registers:comb_11\|registerFile\[17\]\[5\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993080 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[18\]\[5\] " "LATCH primitive \"registers:comb_11\|registerFile\[18\]\[5\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993080 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[19\]\[5\] " "LATCH primitive \"registers:comb_11\|registerFile\[19\]\[5\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993080 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[20\]\[5\] " "LATCH primitive \"registers:comb_11\|registerFile\[20\]\[5\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993080 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[21\]\[5\] " "LATCH primitive \"registers:comb_11\|registerFile\[21\]\[5\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993080 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[22\]\[5\] " "LATCH primitive \"registers:comb_11\|registerFile\[22\]\[5\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993080 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[23\]\[5\] " "LATCH primitive \"registers:comb_11\|registerFile\[23\]\[5\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993080 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[24\]\[5\] " "LATCH primitive \"registers:comb_11\|registerFile\[24\]\[5\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993080 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[25\]\[5\] " "LATCH primitive \"registers:comb_11\|registerFile\[25\]\[5\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993080 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[26\]\[5\] " "LATCH primitive \"registers:comb_11\|registerFile\[26\]\[5\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993080 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[27\]\[5\] " "LATCH primitive \"registers:comb_11\|registerFile\[27\]\[5\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993080 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[4\]\[6\] " "LATCH primitive \"registers:comb_11\|registerFile\[4\]\[6\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993080 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[5\]\[6\] " "LATCH primitive \"registers:comb_11\|registerFile\[5\]\[6\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993080 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[6\]\[6\] " "LATCH primitive \"registers:comb_11\|registerFile\[6\]\[6\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993080 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[7\]\[6\] " "LATCH primitive \"registers:comb_11\|registerFile\[7\]\[6\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993080 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[8\]\[6\] " "LATCH primitive \"registers:comb_11\|registerFile\[8\]\[6\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993080 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[9\]\[6\] " "LATCH primitive \"registers:comb_11\|registerFile\[9\]\[6\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993080 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[10\]\[6\] " "LATCH primitive \"registers:comb_11\|registerFile\[10\]\[6\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993080 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[11\]\[6\] " "LATCH primitive \"registers:comb_11\|registerFile\[11\]\[6\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993080 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[12\]\[6\] " "LATCH primitive \"registers:comb_11\|registerFile\[12\]\[6\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993080 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[13\]\[6\] " "LATCH primitive \"registers:comb_11\|registerFile\[13\]\[6\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993081 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[14\]\[6\] " "LATCH primitive \"registers:comb_11\|registerFile\[14\]\[6\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993081 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[15\]\[6\] " "LATCH primitive \"registers:comb_11\|registerFile\[15\]\[6\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993081 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[24\]\[6\] " "LATCH primitive \"registers:comb_11\|registerFile\[24\]\[6\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993081 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[25\]\[6\] " "LATCH primitive \"registers:comb_11\|registerFile\[25\]\[6\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993081 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[26\]\[6\] " "LATCH primitive \"registers:comb_11\|registerFile\[26\]\[6\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993081 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[27\]\[6\] " "LATCH primitive \"registers:comb_11\|registerFile\[27\]\[6\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993081 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[4\]\[7\] " "LATCH primitive \"registers:comb_11\|registerFile\[4\]\[7\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993081 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[5\]\[7\] " "LATCH primitive \"registers:comb_11\|registerFile\[5\]\[7\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993081 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[6\]\[7\] " "LATCH primitive \"registers:comb_11\|registerFile\[6\]\[7\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993081 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[7\]\[7\] " "LATCH primitive \"registers:comb_11\|registerFile\[7\]\[7\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993081 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[8\]\[7\] " "LATCH primitive \"registers:comb_11\|registerFile\[8\]\[7\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993081 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[9\]\[7\] " "LATCH primitive \"registers:comb_11\|registerFile\[9\]\[7\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993081 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[10\]\[7\] " "LATCH primitive \"registers:comb_11\|registerFile\[10\]\[7\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993081 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[11\]\[7\] " "LATCH primitive \"registers:comb_11\|registerFile\[11\]\[7\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993081 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[12\]\[7\] " "LATCH primitive \"registers:comb_11\|registerFile\[12\]\[7\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993081 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[13\]\[7\] " "LATCH primitive \"registers:comb_11\|registerFile\[13\]\[7\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993081 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[14\]\[7\] " "LATCH primitive \"registers:comb_11\|registerFile\[14\]\[7\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993081 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[15\]\[7\] " "LATCH primitive \"registers:comb_11\|registerFile\[15\]\[7\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993081 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[24\]\[7\] " "LATCH primitive \"registers:comb_11\|registerFile\[24\]\[7\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993081 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[25\]\[7\] " "LATCH primitive \"registers:comb_11\|registerFile\[25\]\[7\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993081 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[26\]\[7\] " "LATCH primitive \"registers:comb_11\|registerFile\[26\]\[7\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993081 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[27\]\[7\] " "LATCH primitive \"registers:comb_11\|registerFile\[27\]\[7\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993081 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[4\]\[8\] " "LATCH primitive \"registers:comb_11\|registerFile\[4\]\[8\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993082 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[5\]\[8\] " "LATCH primitive \"registers:comb_11\|registerFile\[5\]\[8\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993082 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[6\]\[8\] " "LATCH primitive \"registers:comb_11\|registerFile\[6\]\[8\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993082 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[7\]\[8\] " "LATCH primitive \"registers:comb_11\|registerFile\[7\]\[8\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993082 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[8\]\[8\] " "LATCH primitive \"registers:comb_11\|registerFile\[8\]\[8\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993082 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[9\]\[8\] " "LATCH primitive \"registers:comb_11\|registerFile\[9\]\[8\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993082 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[10\]\[8\] " "LATCH primitive \"registers:comb_11\|registerFile\[10\]\[8\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993082 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[11\]\[8\] " "LATCH primitive \"registers:comb_11\|registerFile\[11\]\[8\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993082 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[12\]\[8\] " "LATCH primitive \"registers:comb_11\|registerFile\[12\]\[8\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993082 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[13\]\[8\] " "LATCH primitive \"registers:comb_11\|registerFile\[13\]\[8\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993082 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[14\]\[8\] " "LATCH primitive \"registers:comb_11\|registerFile\[14\]\[8\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993082 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[15\]\[8\] " "LATCH primitive \"registers:comb_11\|registerFile\[15\]\[8\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993082 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[24\]\[8\] " "LATCH primitive \"registers:comb_11\|registerFile\[24\]\[8\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993082 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[25\]\[8\] " "LATCH primitive \"registers:comb_11\|registerFile\[25\]\[8\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993082 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[26\]\[8\] " "LATCH primitive \"registers:comb_11\|registerFile\[26\]\[8\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993082 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[27\]\[8\] " "LATCH primitive \"registers:comb_11\|registerFile\[27\]\[8\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993082 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[4\]\[9\] " "LATCH primitive \"registers:comb_11\|registerFile\[4\]\[9\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993082 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[5\]\[9\] " "LATCH primitive \"registers:comb_11\|registerFile\[5\]\[9\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993082 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[6\]\[9\] " "LATCH primitive \"registers:comb_11\|registerFile\[6\]\[9\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993082 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[7\]\[9\] " "LATCH primitive \"registers:comb_11\|registerFile\[7\]\[9\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993082 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[8\]\[9\] " "LATCH primitive \"registers:comb_11\|registerFile\[8\]\[9\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993082 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[9\]\[9\] " "LATCH primitive \"registers:comb_11\|registerFile\[9\]\[9\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993082 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[10\]\[9\] " "LATCH primitive \"registers:comb_11\|registerFile\[10\]\[9\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993082 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[11\]\[9\] " "LATCH primitive \"registers:comb_11\|registerFile\[11\]\[9\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993083 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[12\]\[9\] " "LATCH primitive \"registers:comb_11\|registerFile\[12\]\[9\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993083 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[13\]\[9\] " "LATCH primitive \"registers:comb_11\|registerFile\[13\]\[9\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993083 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[14\]\[9\] " "LATCH primitive \"registers:comb_11\|registerFile\[14\]\[9\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993083 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[15\]\[9\] " "LATCH primitive \"registers:comb_11\|registerFile\[15\]\[9\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993083 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[24\]\[9\] " "LATCH primitive \"registers:comb_11\|registerFile\[24\]\[9\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993083 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[25\]\[9\] " "LATCH primitive \"registers:comb_11\|registerFile\[25\]\[9\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993083 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[26\]\[9\] " "LATCH primitive \"registers:comb_11\|registerFile\[26\]\[9\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993083 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[27\]\[9\] " "LATCH primitive \"registers:comb_11\|registerFile\[27\]\[9\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993083 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[4\]\[10\] " "LATCH primitive \"registers:comb_11\|registerFile\[4\]\[10\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993083 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[5\]\[10\] " "LATCH primitive \"registers:comb_11\|registerFile\[5\]\[10\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993083 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[6\]\[10\] " "LATCH primitive \"registers:comb_11\|registerFile\[6\]\[10\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993083 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[7\]\[10\] " "LATCH primitive \"registers:comb_11\|registerFile\[7\]\[10\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993083 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[8\]\[10\] " "LATCH primitive \"registers:comb_11\|registerFile\[8\]\[10\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993083 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[9\]\[10\] " "LATCH primitive \"registers:comb_11\|registerFile\[9\]\[10\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993083 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[10\]\[10\] " "LATCH primitive \"registers:comb_11\|registerFile\[10\]\[10\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993083 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[11\]\[10\] " "LATCH primitive \"registers:comb_11\|registerFile\[11\]\[10\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993083 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[12\]\[10\] " "LATCH primitive \"registers:comb_11\|registerFile\[12\]\[10\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993083 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[13\]\[10\] " "LATCH primitive \"registers:comb_11\|registerFile\[13\]\[10\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993083 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[14\]\[10\] " "LATCH primitive \"registers:comb_11\|registerFile\[14\]\[10\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993083 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[15\]\[10\] " "LATCH primitive \"registers:comb_11\|registerFile\[15\]\[10\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993083 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[24\]\[10\] " "LATCH primitive \"registers:comb_11\|registerFile\[24\]\[10\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993083 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[25\]\[10\] " "LATCH primitive \"registers:comb_11\|registerFile\[25\]\[10\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993083 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[26\]\[10\] " "LATCH primitive \"registers:comb_11\|registerFile\[26\]\[10\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993084 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[27\]\[10\] " "LATCH primitive \"registers:comb_11\|registerFile\[27\]\[10\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993084 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[4\]\[11\] " "LATCH primitive \"registers:comb_11\|registerFile\[4\]\[11\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993084 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[5\]\[11\] " "LATCH primitive \"registers:comb_11\|registerFile\[5\]\[11\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993084 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[6\]\[11\] " "LATCH primitive \"registers:comb_11\|registerFile\[6\]\[11\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993084 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[7\]\[11\] " "LATCH primitive \"registers:comb_11\|registerFile\[7\]\[11\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993084 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[8\]\[11\] " "LATCH primitive \"registers:comb_11\|registerFile\[8\]\[11\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993084 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[9\]\[11\] " "LATCH primitive \"registers:comb_11\|registerFile\[9\]\[11\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993084 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[10\]\[11\] " "LATCH primitive \"registers:comb_11\|registerFile\[10\]\[11\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993084 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[11\]\[11\] " "LATCH primitive \"registers:comb_11\|registerFile\[11\]\[11\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993084 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[12\]\[11\] " "LATCH primitive \"registers:comb_11\|registerFile\[12\]\[11\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993084 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[13\]\[11\] " "LATCH primitive \"registers:comb_11\|registerFile\[13\]\[11\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993084 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[14\]\[11\] " "LATCH primitive \"registers:comb_11\|registerFile\[14\]\[11\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993084 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[15\]\[11\] " "LATCH primitive \"registers:comb_11\|registerFile\[15\]\[11\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993084 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[24\]\[11\] " "LATCH primitive \"registers:comb_11\|registerFile\[24\]\[11\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993084 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[25\]\[11\] " "LATCH primitive \"registers:comb_11\|registerFile\[25\]\[11\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993084 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[26\]\[11\] " "LATCH primitive \"registers:comb_11\|registerFile\[26\]\[11\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993084 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[27\]\[11\] " "LATCH primitive \"registers:comb_11\|registerFile\[27\]\[11\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993084 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[4\]\[12\] " "LATCH primitive \"registers:comb_11\|registerFile\[4\]\[12\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993084 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[5\]\[12\] " "LATCH primitive \"registers:comb_11\|registerFile\[5\]\[12\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993084 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[6\]\[12\] " "LATCH primitive \"registers:comb_11\|registerFile\[6\]\[12\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993084 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[7\]\[12\] " "LATCH primitive \"registers:comb_11\|registerFile\[7\]\[12\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993084 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[8\]\[12\] " "LATCH primitive \"registers:comb_11\|registerFile\[8\]\[12\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993084 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[9\]\[12\] " "LATCH primitive \"registers:comb_11\|registerFile\[9\]\[12\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993084 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[10\]\[12\] " "LATCH primitive \"registers:comb_11\|registerFile\[10\]\[12\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993085 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[11\]\[12\] " "LATCH primitive \"registers:comb_11\|registerFile\[11\]\[12\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993085 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[12\]\[12\] " "LATCH primitive \"registers:comb_11\|registerFile\[12\]\[12\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993085 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[13\]\[12\] " "LATCH primitive \"registers:comb_11\|registerFile\[13\]\[12\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993085 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[14\]\[12\] " "LATCH primitive \"registers:comb_11\|registerFile\[14\]\[12\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993085 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[15\]\[12\] " "LATCH primitive \"registers:comb_11\|registerFile\[15\]\[12\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993085 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[24\]\[12\] " "LATCH primitive \"registers:comb_11\|registerFile\[24\]\[12\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993085 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[25\]\[12\] " "LATCH primitive \"registers:comb_11\|registerFile\[25\]\[12\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993085 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[26\]\[12\] " "LATCH primitive \"registers:comb_11\|registerFile\[26\]\[12\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993085 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[27\]\[12\] " "LATCH primitive \"registers:comb_11\|registerFile\[27\]\[12\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993085 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[4\]\[13\] " "LATCH primitive \"registers:comb_11\|registerFile\[4\]\[13\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993085 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[5\]\[13\] " "LATCH primitive \"registers:comb_11\|registerFile\[5\]\[13\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993085 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[6\]\[13\] " "LATCH primitive \"registers:comb_11\|registerFile\[6\]\[13\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993085 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[7\]\[13\] " "LATCH primitive \"registers:comb_11\|registerFile\[7\]\[13\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993085 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[8\]\[13\] " "LATCH primitive \"registers:comb_11\|registerFile\[8\]\[13\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993085 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[9\]\[13\] " "LATCH primitive \"registers:comb_11\|registerFile\[9\]\[13\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993085 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[10\]\[13\] " "LATCH primitive \"registers:comb_11\|registerFile\[10\]\[13\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993085 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[11\]\[13\] " "LATCH primitive \"registers:comb_11\|registerFile\[11\]\[13\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993085 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[12\]\[13\] " "LATCH primitive \"registers:comb_11\|registerFile\[12\]\[13\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993085 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[13\]\[13\] " "LATCH primitive \"registers:comb_11\|registerFile\[13\]\[13\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993085 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[14\]\[13\] " "LATCH primitive \"registers:comb_11\|registerFile\[14\]\[13\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993085 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[15\]\[13\] " "LATCH primitive \"registers:comb_11\|registerFile\[15\]\[13\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993085 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[24\]\[13\] " "LATCH primitive \"registers:comb_11\|registerFile\[24\]\[13\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993085 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[25\]\[13\] " "LATCH primitive \"registers:comb_11\|registerFile\[25\]\[13\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993086 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[26\]\[13\] " "LATCH primitive \"registers:comb_11\|registerFile\[26\]\[13\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993086 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[27\]\[13\] " "LATCH primitive \"registers:comb_11\|registerFile\[27\]\[13\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993086 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[4\]\[14\] " "LATCH primitive \"registers:comb_11\|registerFile\[4\]\[14\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993086 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[5\]\[14\] " "LATCH primitive \"registers:comb_11\|registerFile\[5\]\[14\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993086 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[6\]\[14\] " "LATCH primitive \"registers:comb_11\|registerFile\[6\]\[14\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993086 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[7\]\[14\] " "LATCH primitive \"registers:comb_11\|registerFile\[7\]\[14\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993086 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[8\]\[14\] " "LATCH primitive \"registers:comb_11\|registerFile\[8\]\[14\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993086 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[9\]\[14\] " "LATCH primitive \"registers:comb_11\|registerFile\[9\]\[14\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993086 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[10\]\[14\] " "LATCH primitive \"registers:comb_11\|registerFile\[10\]\[14\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993086 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[11\]\[14\] " "LATCH primitive \"registers:comb_11\|registerFile\[11\]\[14\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993086 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[12\]\[14\] " "LATCH primitive \"registers:comb_11\|registerFile\[12\]\[14\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993086 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[13\]\[14\] " "LATCH primitive \"registers:comb_11\|registerFile\[13\]\[14\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993086 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[14\]\[14\] " "LATCH primitive \"registers:comb_11\|registerFile\[14\]\[14\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993086 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[15\]\[14\] " "LATCH primitive \"registers:comb_11\|registerFile\[15\]\[14\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993086 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[24\]\[14\] " "LATCH primitive \"registers:comb_11\|registerFile\[24\]\[14\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993086 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[25\]\[14\] " "LATCH primitive \"registers:comb_11\|registerFile\[25\]\[14\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993086 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[26\]\[14\] " "LATCH primitive \"registers:comb_11\|registerFile\[26\]\[14\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993086 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[27\]\[14\] " "LATCH primitive \"registers:comb_11\|registerFile\[27\]\[14\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993086 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[4\]\[15\] " "LATCH primitive \"registers:comb_11\|registerFile\[4\]\[15\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993086 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[5\]\[15\] " "LATCH primitive \"registers:comb_11\|registerFile\[5\]\[15\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993086 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[6\]\[15\] " "LATCH primitive \"registers:comb_11\|registerFile\[6\]\[15\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993086 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[7\]\[15\] " "LATCH primitive \"registers:comb_11\|registerFile\[7\]\[15\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993086 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[8\]\[15\] " "LATCH primitive \"registers:comb_11\|registerFile\[8\]\[15\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993087 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[9\]\[15\] " "LATCH primitive \"registers:comb_11\|registerFile\[9\]\[15\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993087 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[10\]\[15\] " "LATCH primitive \"registers:comb_11\|registerFile\[10\]\[15\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993087 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[11\]\[15\] " "LATCH primitive \"registers:comb_11\|registerFile\[11\]\[15\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993087 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[12\]\[15\] " "LATCH primitive \"registers:comb_11\|registerFile\[12\]\[15\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993087 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[13\]\[15\] " "LATCH primitive \"registers:comb_11\|registerFile\[13\]\[15\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993087 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[14\]\[15\] " "LATCH primitive \"registers:comb_11\|registerFile\[14\]\[15\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993087 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[15\]\[15\] " "LATCH primitive \"registers:comb_11\|registerFile\[15\]\[15\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993087 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[24\]\[15\] " "LATCH primitive \"registers:comb_11\|registerFile\[24\]\[15\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993087 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[25\]\[15\] " "LATCH primitive \"registers:comb_11\|registerFile\[25\]\[15\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993087 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[26\]\[15\] " "LATCH primitive \"registers:comb_11\|registerFile\[26\]\[15\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993087 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[27\]\[15\] " "LATCH primitive \"registers:comb_11\|registerFile\[27\]\[15\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993087 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[4\]\[16\] " "LATCH primitive \"registers:comb_11\|registerFile\[4\]\[16\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993087 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[5\]\[16\] " "LATCH primitive \"registers:comb_11\|registerFile\[5\]\[16\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993087 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[6\]\[16\] " "LATCH primitive \"registers:comb_11\|registerFile\[6\]\[16\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993087 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[7\]\[16\] " "LATCH primitive \"registers:comb_11\|registerFile\[7\]\[16\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993087 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[8\]\[16\] " "LATCH primitive \"registers:comb_11\|registerFile\[8\]\[16\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993087 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[9\]\[16\] " "LATCH primitive \"registers:comb_11\|registerFile\[9\]\[16\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993087 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[10\]\[16\] " "LATCH primitive \"registers:comb_11\|registerFile\[10\]\[16\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993087 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[11\]\[16\] " "LATCH primitive \"registers:comb_11\|registerFile\[11\]\[16\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993087 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[12\]\[16\] " "LATCH primitive \"registers:comb_11\|registerFile\[12\]\[16\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993087 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[13\]\[16\] " "LATCH primitive \"registers:comb_11\|registerFile\[13\]\[16\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993087 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[14\]\[16\] " "LATCH primitive \"registers:comb_11\|registerFile\[14\]\[16\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993087 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[15\]\[16\] " "LATCH primitive \"registers:comb_11\|registerFile\[15\]\[16\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993088 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[24\]\[16\] " "LATCH primitive \"registers:comb_11\|registerFile\[24\]\[16\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993088 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[25\]\[16\] " "LATCH primitive \"registers:comb_11\|registerFile\[25\]\[16\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993088 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[26\]\[16\] " "LATCH primitive \"registers:comb_11\|registerFile\[26\]\[16\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993088 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[27\]\[16\] " "LATCH primitive \"registers:comb_11\|registerFile\[27\]\[16\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993088 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[4\]\[17\] " "LATCH primitive \"registers:comb_11\|registerFile\[4\]\[17\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993088 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[5\]\[17\] " "LATCH primitive \"registers:comb_11\|registerFile\[5\]\[17\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993088 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[6\]\[17\] " "LATCH primitive \"registers:comb_11\|registerFile\[6\]\[17\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993088 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[7\]\[17\] " "LATCH primitive \"registers:comb_11\|registerFile\[7\]\[17\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993088 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[8\]\[17\] " "LATCH primitive \"registers:comb_11\|registerFile\[8\]\[17\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993088 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[9\]\[17\] " "LATCH primitive \"registers:comb_11\|registerFile\[9\]\[17\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993088 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[10\]\[17\] " "LATCH primitive \"registers:comb_11\|registerFile\[10\]\[17\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993088 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[11\]\[17\] " "LATCH primitive \"registers:comb_11\|registerFile\[11\]\[17\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993088 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[12\]\[17\] " "LATCH primitive \"registers:comb_11\|registerFile\[12\]\[17\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993088 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[13\]\[17\] " "LATCH primitive \"registers:comb_11\|registerFile\[13\]\[17\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993088 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[14\]\[17\] " "LATCH primitive \"registers:comb_11\|registerFile\[14\]\[17\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993088 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[15\]\[17\] " "LATCH primitive \"registers:comb_11\|registerFile\[15\]\[17\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993088 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[24\]\[17\] " "LATCH primitive \"registers:comb_11\|registerFile\[24\]\[17\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993088 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[25\]\[17\] " "LATCH primitive \"registers:comb_11\|registerFile\[25\]\[17\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993088 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[26\]\[17\] " "LATCH primitive \"registers:comb_11\|registerFile\[26\]\[17\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993088 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[27\]\[17\] " "LATCH primitive \"registers:comb_11\|registerFile\[27\]\[17\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993088 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[4\]\[18\] " "LATCH primitive \"registers:comb_11\|registerFile\[4\]\[18\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993088 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[5\]\[18\] " "LATCH primitive \"registers:comb_11\|registerFile\[5\]\[18\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993088 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[6\]\[18\] " "LATCH primitive \"registers:comb_11\|registerFile\[6\]\[18\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993089 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[7\]\[18\] " "LATCH primitive \"registers:comb_11\|registerFile\[7\]\[18\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993089 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[8\]\[18\] " "LATCH primitive \"registers:comb_11\|registerFile\[8\]\[18\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993089 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[9\]\[18\] " "LATCH primitive \"registers:comb_11\|registerFile\[9\]\[18\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993089 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[10\]\[18\] " "LATCH primitive \"registers:comb_11\|registerFile\[10\]\[18\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993089 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[11\]\[18\] " "LATCH primitive \"registers:comb_11\|registerFile\[11\]\[18\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993089 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[12\]\[18\] " "LATCH primitive \"registers:comb_11\|registerFile\[12\]\[18\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993089 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[13\]\[18\] " "LATCH primitive \"registers:comb_11\|registerFile\[13\]\[18\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993089 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[14\]\[18\] " "LATCH primitive \"registers:comb_11\|registerFile\[14\]\[18\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993089 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[15\]\[18\] " "LATCH primitive \"registers:comb_11\|registerFile\[15\]\[18\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993089 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[24\]\[18\] " "LATCH primitive \"registers:comb_11\|registerFile\[24\]\[18\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993089 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[25\]\[18\] " "LATCH primitive \"registers:comb_11\|registerFile\[25\]\[18\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993089 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[26\]\[18\] " "LATCH primitive \"registers:comb_11\|registerFile\[26\]\[18\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993089 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[27\]\[18\] " "LATCH primitive \"registers:comb_11\|registerFile\[27\]\[18\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993089 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[4\]\[19\] " "LATCH primitive \"registers:comb_11\|registerFile\[4\]\[19\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993089 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[5\]\[19\] " "LATCH primitive \"registers:comb_11\|registerFile\[5\]\[19\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993089 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[6\]\[19\] " "LATCH primitive \"registers:comb_11\|registerFile\[6\]\[19\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993089 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[7\]\[19\] " "LATCH primitive \"registers:comb_11\|registerFile\[7\]\[19\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993089 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[8\]\[19\] " "LATCH primitive \"registers:comb_11\|registerFile\[8\]\[19\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993089 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[9\]\[19\] " "LATCH primitive \"registers:comb_11\|registerFile\[9\]\[19\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993089 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[10\]\[19\] " "LATCH primitive \"registers:comb_11\|registerFile\[10\]\[19\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993089 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[11\]\[19\] " "LATCH primitive \"registers:comb_11\|registerFile\[11\]\[19\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993089 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[12\]\[19\] " "LATCH primitive \"registers:comb_11\|registerFile\[12\]\[19\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993089 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[13\]\[19\] " "LATCH primitive \"registers:comb_11\|registerFile\[13\]\[19\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993090 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[14\]\[19\] " "LATCH primitive \"registers:comb_11\|registerFile\[14\]\[19\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993090 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[15\]\[19\] " "LATCH primitive \"registers:comb_11\|registerFile\[15\]\[19\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993090 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[24\]\[19\] " "LATCH primitive \"registers:comb_11\|registerFile\[24\]\[19\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993090 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[25\]\[19\] " "LATCH primitive \"registers:comb_11\|registerFile\[25\]\[19\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993090 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[26\]\[19\] " "LATCH primitive \"registers:comb_11\|registerFile\[26\]\[19\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993090 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[27\]\[19\] " "LATCH primitive \"registers:comb_11\|registerFile\[27\]\[19\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993090 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[4\]\[20\] " "LATCH primitive \"registers:comb_11\|registerFile\[4\]\[20\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993090 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[5\]\[20\] " "LATCH primitive \"registers:comb_11\|registerFile\[5\]\[20\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993090 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[6\]\[20\] " "LATCH primitive \"registers:comb_11\|registerFile\[6\]\[20\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993090 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[7\]\[20\] " "LATCH primitive \"registers:comb_11\|registerFile\[7\]\[20\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993090 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[8\]\[20\] " "LATCH primitive \"registers:comb_11\|registerFile\[8\]\[20\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993090 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[9\]\[20\] " "LATCH primitive \"registers:comb_11\|registerFile\[9\]\[20\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993090 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[10\]\[20\] " "LATCH primitive \"registers:comb_11\|registerFile\[10\]\[20\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993090 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[11\]\[20\] " "LATCH primitive \"registers:comb_11\|registerFile\[11\]\[20\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993090 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[12\]\[20\] " "LATCH primitive \"registers:comb_11\|registerFile\[12\]\[20\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993090 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[13\]\[20\] " "LATCH primitive \"registers:comb_11\|registerFile\[13\]\[20\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993090 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[14\]\[20\] " "LATCH primitive \"registers:comb_11\|registerFile\[14\]\[20\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993090 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[15\]\[20\] " "LATCH primitive \"registers:comb_11\|registerFile\[15\]\[20\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993090 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[24\]\[20\] " "LATCH primitive \"registers:comb_11\|registerFile\[24\]\[20\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993090 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[25\]\[20\] " "LATCH primitive \"registers:comb_11\|registerFile\[25\]\[20\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993090 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[26\]\[20\] " "LATCH primitive \"registers:comb_11\|registerFile\[26\]\[20\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993090 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[27\]\[20\] " "LATCH primitive \"registers:comb_11\|registerFile\[27\]\[20\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993090 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[4\]\[21\] " "LATCH primitive \"registers:comb_11\|registerFile\[4\]\[21\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993091 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[5\]\[21\] " "LATCH primitive \"registers:comb_11\|registerFile\[5\]\[21\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993091 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[6\]\[21\] " "LATCH primitive \"registers:comb_11\|registerFile\[6\]\[21\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993091 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[7\]\[21\] " "LATCH primitive \"registers:comb_11\|registerFile\[7\]\[21\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993091 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[8\]\[21\] " "LATCH primitive \"registers:comb_11\|registerFile\[8\]\[21\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993091 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[9\]\[21\] " "LATCH primitive \"registers:comb_11\|registerFile\[9\]\[21\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993091 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[10\]\[21\] " "LATCH primitive \"registers:comb_11\|registerFile\[10\]\[21\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993091 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[11\]\[21\] " "LATCH primitive \"registers:comb_11\|registerFile\[11\]\[21\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993091 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[12\]\[21\] " "LATCH primitive \"registers:comb_11\|registerFile\[12\]\[21\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993091 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[13\]\[21\] " "LATCH primitive \"registers:comb_11\|registerFile\[13\]\[21\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993091 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[14\]\[21\] " "LATCH primitive \"registers:comb_11\|registerFile\[14\]\[21\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993091 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[15\]\[21\] " "LATCH primitive \"registers:comb_11\|registerFile\[15\]\[21\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993091 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[24\]\[21\] " "LATCH primitive \"registers:comb_11\|registerFile\[24\]\[21\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993091 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[25\]\[21\] " "LATCH primitive \"registers:comb_11\|registerFile\[25\]\[21\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993091 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[26\]\[21\] " "LATCH primitive \"registers:comb_11\|registerFile\[26\]\[21\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993091 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[27\]\[21\] " "LATCH primitive \"registers:comb_11\|registerFile\[27\]\[21\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993091 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[4\]\[22\] " "LATCH primitive \"registers:comb_11\|registerFile\[4\]\[22\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993091 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[5\]\[22\] " "LATCH primitive \"registers:comb_11\|registerFile\[5\]\[22\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993091 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[6\]\[22\] " "LATCH primitive \"registers:comb_11\|registerFile\[6\]\[22\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993091 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[7\]\[22\] " "LATCH primitive \"registers:comb_11\|registerFile\[7\]\[22\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993091 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[8\]\[22\] " "LATCH primitive \"registers:comb_11\|registerFile\[8\]\[22\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993091 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[9\]\[22\] " "LATCH primitive \"registers:comb_11\|registerFile\[9\]\[22\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993091 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[10\]\[22\] " "LATCH primitive \"registers:comb_11\|registerFile\[10\]\[22\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993091 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[11\]\[22\] " "LATCH primitive \"registers:comb_11\|registerFile\[11\]\[22\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993092 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[12\]\[22\] " "LATCH primitive \"registers:comb_11\|registerFile\[12\]\[22\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993092 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[13\]\[22\] " "LATCH primitive \"registers:comb_11\|registerFile\[13\]\[22\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993092 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[14\]\[22\] " "LATCH primitive \"registers:comb_11\|registerFile\[14\]\[22\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993092 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[15\]\[22\] " "LATCH primitive \"registers:comb_11\|registerFile\[15\]\[22\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993092 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[24\]\[22\] " "LATCH primitive \"registers:comb_11\|registerFile\[24\]\[22\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993092 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[25\]\[22\] " "LATCH primitive \"registers:comb_11\|registerFile\[25\]\[22\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993092 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[26\]\[22\] " "LATCH primitive \"registers:comb_11\|registerFile\[26\]\[22\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993092 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[27\]\[22\] " "LATCH primitive \"registers:comb_11\|registerFile\[27\]\[22\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993092 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[4\]\[23\] " "LATCH primitive \"registers:comb_11\|registerFile\[4\]\[23\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993092 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[5\]\[23\] " "LATCH primitive \"registers:comb_11\|registerFile\[5\]\[23\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993092 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[6\]\[23\] " "LATCH primitive \"registers:comb_11\|registerFile\[6\]\[23\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993092 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[7\]\[23\] " "LATCH primitive \"registers:comb_11\|registerFile\[7\]\[23\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993092 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[8\]\[23\] " "LATCH primitive \"registers:comb_11\|registerFile\[8\]\[23\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993092 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[9\]\[23\] " "LATCH primitive \"registers:comb_11\|registerFile\[9\]\[23\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993092 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[10\]\[23\] " "LATCH primitive \"registers:comb_11\|registerFile\[10\]\[23\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993092 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[11\]\[23\] " "LATCH primitive \"registers:comb_11\|registerFile\[11\]\[23\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993092 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[12\]\[23\] " "LATCH primitive \"registers:comb_11\|registerFile\[12\]\[23\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993092 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[13\]\[23\] " "LATCH primitive \"registers:comb_11\|registerFile\[13\]\[23\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993092 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[14\]\[23\] " "LATCH primitive \"registers:comb_11\|registerFile\[14\]\[23\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993092 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[15\]\[23\] " "LATCH primitive \"registers:comb_11\|registerFile\[15\]\[23\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993092 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[24\]\[23\] " "LATCH primitive \"registers:comb_11\|registerFile\[24\]\[23\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993092 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[25\]\[23\] " "LATCH primitive \"registers:comb_11\|registerFile\[25\]\[23\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993092 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[26\]\[23\] " "LATCH primitive \"registers:comb_11\|registerFile\[26\]\[23\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993093 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[27\]\[23\] " "LATCH primitive \"registers:comb_11\|registerFile\[27\]\[23\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993093 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[4\]\[24\] " "LATCH primitive \"registers:comb_11\|registerFile\[4\]\[24\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993093 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[5\]\[24\] " "LATCH primitive \"registers:comb_11\|registerFile\[5\]\[24\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993093 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[6\]\[24\] " "LATCH primitive \"registers:comb_11\|registerFile\[6\]\[24\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993093 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[7\]\[24\] " "LATCH primitive \"registers:comb_11\|registerFile\[7\]\[24\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993093 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[8\]\[24\] " "LATCH primitive \"registers:comb_11\|registerFile\[8\]\[24\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993093 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[9\]\[24\] " "LATCH primitive \"registers:comb_11\|registerFile\[9\]\[24\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993093 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[10\]\[24\] " "LATCH primitive \"registers:comb_11\|registerFile\[10\]\[24\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993093 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[11\]\[24\] " "LATCH primitive \"registers:comb_11\|registerFile\[11\]\[24\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993093 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[12\]\[24\] " "LATCH primitive \"registers:comb_11\|registerFile\[12\]\[24\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993093 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[13\]\[24\] " "LATCH primitive \"registers:comb_11\|registerFile\[13\]\[24\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993093 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[14\]\[24\] " "LATCH primitive \"registers:comb_11\|registerFile\[14\]\[24\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993093 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[15\]\[24\] " "LATCH primitive \"registers:comb_11\|registerFile\[15\]\[24\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993093 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[24\]\[24\] " "LATCH primitive \"registers:comb_11\|registerFile\[24\]\[24\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993093 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[25\]\[24\] " "LATCH primitive \"registers:comb_11\|registerFile\[25\]\[24\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993093 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[26\]\[24\] " "LATCH primitive \"registers:comb_11\|registerFile\[26\]\[24\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993093 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[27\]\[24\] " "LATCH primitive \"registers:comb_11\|registerFile\[27\]\[24\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993093 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[4\]\[25\] " "LATCH primitive \"registers:comb_11\|registerFile\[4\]\[25\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993093 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[5\]\[25\] " "LATCH primitive \"registers:comb_11\|registerFile\[5\]\[25\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993093 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[6\]\[25\] " "LATCH primitive \"registers:comb_11\|registerFile\[6\]\[25\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993093 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[7\]\[25\] " "LATCH primitive \"registers:comb_11\|registerFile\[7\]\[25\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993093 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[8\]\[25\] " "LATCH primitive \"registers:comb_11\|registerFile\[8\]\[25\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993093 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[9\]\[25\] " "LATCH primitive \"registers:comb_11\|registerFile\[9\]\[25\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993094 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[10\]\[25\] " "LATCH primitive \"registers:comb_11\|registerFile\[10\]\[25\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993094 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[11\]\[25\] " "LATCH primitive \"registers:comb_11\|registerFile\[11\]\[25\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993094 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[12\]\[25\] " "LATCH primitive \"registers:comb_11\|registerFile\[12\]\[25\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993094 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[13\]\[25\] " "LATCH primitive \"registers:comb_11\|registerFile\[13\]\[25\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993094 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[14\]\[25\] " "LATCH primitive \"registers:comb_11\|registerFile\[14\]\[25\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993094 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[15\]\[25\] " "LATCH primitive \"registers:comb_11\|registerFile\[15\]\[25\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993094 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[24\]\[25\] " "LATCH primitive \"registers:comb_11\|registerFile\[24\]\[25\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993094 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[25\]\[25\] " "LATCH primitive \"registers:comb_11\|registerFile\[25\]\[25\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993094 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[26\]\[25\] " "LATCH primitive \"registers:comb_11\|registerFile\[26\]\[25\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993094 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[27\]\[25\] " "LATCH primitive \"registers:comb_11\|registerFile\[27\]\[25\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993094 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[4\]\[26\] " "LATCH primitive \"registers:comb_11\|registerFile\[4\]\[26\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993094 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[5\]\[26\] " "LATCH primitive \"registers:comb_11\|registerFile\[5\]\[26\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993094 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[6\]\[26\] " "LATCH primitive \"registers:comb_11\|registerFile\[6\]\[26\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993094 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[7\]\[26\] " "LATCH primitive \"registers:comb_11\|registerFile\[7\]\[26\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993094 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[8\]\[26\] " "LATCH primitive \"registers:comb_11\|registerFile\[8\]\[26\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993094 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[9\]\[26\] " "LATCH primitive \"registers:comb_11\|registerFile\[9\]\[26\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993094 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[10\]\[26\] " "LATCH primitive \"registers:comb_11\|registerFile\[10\]\[26\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993094 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[11\]\[26\] " "LATCH primitive \"registers:comb_11\|registerFile\[11\]\[26\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993094 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[12\]\[26\] " "LATCH primitive \"registers:comb_11\|registerFile\[12\]\[26\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993094 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[13\]\[26\] " "LATCH primitive \"registers:comb_11\|registerFile\[13\]\[26\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993094 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[14\]\[26\] " "LATCH primitive \"registers:comb_11\|registerFile\[14\]\[26\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993094 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[15\]\[26\] " "LATCH primitive \"registers:comb_11\|registerFile\[15\]\[26\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993094 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[24\]\[26\] " "LATCH primitive \"registers:comb_11\|registerFile\[24\]\[26\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993095 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[25\]\[26\] " "LATCH primitive \"registers:comb_11\|registerFile\[25\]\[26\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993095 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[26\]\[26\] " "LATCH primitive \"registers:comb_11\|registerFile\[26\]\[26\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993095 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[27\]\[26\] " "LATCH primitive \"registers:comb_11\|registerFile\[27\]\[26\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993095 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[4\]\[27\] " "LATCH primitive \"registers:comb_11\|registerFile\[4\]\[27\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993095 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[5\]\[27\] " "LATCH primitive \"registers:comb_11\|registerFile\[5\]\[27\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993095 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[6\]\[27\] " "LATCH primitive \"registers:comb_11\|registerFile\[6\]\[27\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993095 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[7\]\[27\] " "LATCH primitive \"registers:comb_11\|registerFile\[7\]\[27\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993095 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[8\]\[27\] " "LATCH primitive \"registers:comb_11\|registerFile\[8\]\[27\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993095 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[9\]\[27\] " "LATCH primitive \"registers:comb_11\|registerFile\[9\]\[27\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993095 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[10\]\[27\] " "LATCH primitive \"registers:comb_11\|registerFile\[10\]\[27\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993095 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[11\]\[27\] " "LATCH primitive \"registers:comb_11\|registerFile\[11\]\[27\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993095 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[12\]\[27\] " "LATCH primitive \"registers:comb_11\|registerFile\[12\]\[27\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993095 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[13\]\[27\] " "LATCH primitive \"registers:comb_11\|registerFile\[13\]\[27\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993095 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[14\]\[27\] " "LATCH primitive \"registers:comb_11\|registerFile\[14\]\[27\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993095 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[15\]\[27\] " "LATCH primitive \"registers:comb_11\|registerFile\[15\]\[27\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993095 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[24\]\[27\] " "LATCH primitive \"registers:comb_11\|registerFile\[24\]\[27\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993095 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[25\]\[27\] " "LATCH primitive \"registers:comb_11\|registerFile\[25\]\[27\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993095 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[26\]\[27\] " "LATCH primitive \"registers:comb_11\|registerFile\[26\]\[27\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993095 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[27\]\[27\] " "LATCH primitive \"registers:comb_11\|registerFile\[27\]\[27\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993095 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[4\]\[28\] " "LATCH primitive \"registers:comb_11\|registerFile\[4\]\[28\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993095 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[5\]\[28\] " "LATCH primitive \"registers:comb_11\|registerFile\[5\]\[28\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993095 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[6\]\[28\] " "LATCH primitive \"registers:comb_11\|registerFile\[6\]\[28\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993095 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[7\]\[28\] " "LATCH primitive \"registers:comb_11\|registerFile\[7\]\[28\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993096 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[8\]\[28\] " "LATCH primitive \"registers:comb_11\|registerFile\[8\]\[28\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993096 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[9\]\[28\] " "LATCH primitive \"registers:comb_11\|registerFile\[9\]\[28\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993096 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[10\]\[28\] " "LATCH primitive \"registers:comb_11\|registerFile\[10\]\[28\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993096 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[11\]\[28\] " "LATCH primitive \"registers:comb_11\|registerFile\[11\]\[28\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993096 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[12\]\[28\] " "LATCH primitive \"registers:comb_11\|registerFile\[12\]\[28\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993096 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[13\]\[28\] " "LATCH primitive \"registers:comb_11\|registerFile\[13\]\[28\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993096 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[14\]\[28\] " "LATCH primitive \"registers:comb_11\|registerFile\[14\]\[28\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993096 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[15\]\[28\] " "LATCH primitive \"registers:comb_11\|registerFile\[15\]\[28\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993096 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[24\]\[28\] " "LATCH primitive \"registers:comb_11\|registerFile\[24\]\[28\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993096 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[25\]\[28\] " "LATCH primitive \"registers:comb_11\|registerFile\[25\]\[28\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993096 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[26\]\[28\] " "LATCH primitive \"registers:comb_11\|registerFile\[26\]\[28\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993096 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[27\]\[28\] " "LATCH primitive \"registers:comb_11\|registerFile\[27\]\[28\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993096 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[4\]\[29\] " "LATCH primitive \"registers:comb_11\|registerFile\[4\]\[29\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993096 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[5\]\[29\] " "LATCH primitive \"registers:comb_11\|registerFile\[5\]\[29\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993096 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[6\]\[29\] " "LATCH primitive \"registers:comb_11\|registerFile\[6\]\[29\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993096 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[7\]\[29\] " "LATCH primitive \"registers:comb_11\|registerFile\[7\]\[29\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993096 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[8\]\[29\] " "LATCH primitive \"registers:comb_11\|registerFile\[8\]\[29\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993096 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[9\]\[29\] " "LATCH primitive \"registers:comb_11\|registerFile\[9\]\[29\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993096 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[10\]\[29\] " "LATCH primitive \"registers:comb_11\|registerFile\[10\]\[29\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993096 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[11\]\[29\] " "LATCH primitive \"registers:comb_11\|registerFile\[11\]\[29\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993096 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[12\]\[29\] " "LATCH primitive \"registers:comb_11\|registerFile\[12\]\[29\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993096 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[13\]\[29\] " "LATCH primitive \"registers:comb_11\|registerFile\[13\]\[29\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993096 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[14\]\[29\] " "LATCH primitive \"registers:comb_11\|registerFile\[14\]\[29\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993097 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[15\]\[29\] " "LATCH primitive \"registers:comb_11\|registerFile\[15\]\[29\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993097 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[24\]\[29\] " "LATCH primitive \"registers:comb_11\|registerFile\[24\]\[29\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993097 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[25\]\[29\] " "LATCH primitive \"registers:comb_11\|registerFile\[25\]\[29\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993097 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[26\]\[29\] " "LATCH primitive \"registers:comb_11\|registerFile\[26\]\[29\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993097 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[27\]\[29\] " "LATCH primitive \"registers:comb_11\|registerFile\[27\]\[29\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993097 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[4\]\[31\] " "LATCH primitive \"registers:comb_11\|registerFile\[4\]\[31\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993097 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[5\]\[31\] " "LATCH primitive \"registers:comb_11\|registerFile\[5\]\[31\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993097 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[6\]\[31\] " "LATCH primitive \"registers:comb_11\|registerFile\[6\]\[31\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993097 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[7\]\[31\] " "LATCH primitive \"registers:comb_11\|registerFile\[7\]\[31\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993097 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[8\]\[31\] " "LATCH primitive \"registers:comb_11\|registerFile\[8\]\[31\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993097 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[9\]\[31\] " "LATCH primitive \"registers:comb_11\|registerFile\[9\]\[31\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993097 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[10\]\[31\] " "LATCH primitive \"registers:comb_11\|registerFile\[10\]\[31\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993097 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[11\]\[31\] " "LATCH primitive \"registers:comb_11\|registerFile\[11\]\[31\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993097 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[12\]\[31\] " "LATCH primitive \"registers:comb_11\|registerFile\[12\]\[31\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993097 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[13\]\[31\] " "LATCH primitive \"registers:comb_11\|registerFile\[13\]\[31\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993097 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[14\]\[31\] " "LATCH primitive \"registers:comb_11\|registerFile\[14\]\[31\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993097 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[15\]\[31\] " "LATCH primitive \"registers:comb_11\|registerFile\[15\]\[31\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993097 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[24\]\[31\] " "LATCH primitive \"registers:comb_11\|registerFile\[24\]\[31\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993097 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[25\]\[31\] " "LATCH primitive \"registers:comb_11\|registerFile\[25\]\[31\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993097 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[26\]\[31\] " "LATCH primitive \"registers:comb_11\|registerFile\[26\]\[31\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993097 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[27\]\[31\] " "LATCH primitive \"registers:comb_11\|registerFile\[27\]\[31\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993097 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[4\]\[30\] " "LATCH primitive \"registers:comb_11\|registerFile\[4\]\[30\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993097 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[5\]\[30\] " "LATCH primitive \"registers:comb_11\|registerFile\[5\]\[30\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993097 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[6\]\[30\] " "LATCH primitive \"registers:comb_11\|registerFile\[6\]\[30\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993098 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[7\]\[30\] " "LATCH primitive \"registers:comb_11\|registerFile\[7\]\[30\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993098 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[8\]\[30\] " "LATCH primitive \"registers:comb_11\|registerFile\[8\]\[30\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993098 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[9\]\[30\] " "LATCH primitive \"registers:comb_11\|registerFile\[9\]\[30\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993098 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[10\]\[30\] " "LATCH primitive \"registers:comb_11\|registerFile\[10\]\[30\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993098 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[11\]\[30\] " "LATCH primitive \"registers:comb_11\|registerFile\[11\]\[30\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993098 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[12\]\[30\] " "LATCH primitive \"registers:comb_11\|registerFile\[12\]\[30\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993098 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[13\]\[30\] " "LATCH primitive \"registers:comb_11\|registerFile\[13\]\[30\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993098 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[14\]\[30\] " "LATCH primitive \"registers:comb_11\|registerFile\[14\]\[30\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993098 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[15\]\[30\] " "LATCH primitive \"registers:comb_11\|registerFile\[15\]\[30\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993098 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[24\]\[30\] " "LATCH primitive \"registers:comb_11\|registerFile\[24\]\[30\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993098 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[25\]\[30\] " "LATCH primitive \"registers:comb_11\|registerFile\[25\]\[30\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993098 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[26\]\[30\] " "LATCH primitive \"registers:comb_11\|registerFile\[26\]\[30\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993098 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "registers:comb_11\|registerFile\[27\]\[30\] " "LATCH primitive \"registers:comb_11\|registerFile\[27\]\[30\]\" is permanently disabled" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498684993098 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "mainMemory:comb_13\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"mainMemory:comb_13\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE SINGLE_PORT " "Parameter OPERATION_MODE set to SINGLE_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1498684993254 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1498684993254 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 6 " "Parameter WIDTHAD_A set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1498684993254 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 41 " "Parameter NUMWORDS_A set to 41" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1498684993254 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1498684993254 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1498684993254 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1498684993254 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_PORT_A OLD_DATA " "Parameter READ_DURING_WRITE_MODE_PORT_A set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1498684993254 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1498684993254 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1498684993254 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1498684993254 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1498684993254 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mainMemory:comb_13\|altsyncram:ram_rtl_0 " "Elaborated megafunction instantiation \"mainMemory:comb_13\|altsyncram:ram_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498684993605 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mainMemory:comb_13\|altsyncram:ram_rtl_0 " "Instantiated megafunction \"mainMemory:comb_13\|altsyncram:ram_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE SINGLE_PORT " "Parameter \"OPERATION_MODE\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498684993605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498684993605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 6 " "Parameter \"WIDTHAD_A\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498684993605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 41 " "Parameter \"NUMWORDS_A\" = \"41\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498684993605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498684993605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498684993605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498684993605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_PORT_A OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_PORT_A\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498684993605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498684993605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498684993605 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1498684993605 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1c81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_1c81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1c81 " "Found entity 1: altsyncram_1c81" {  } { { "db/altsyncram_1c81.tdf" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/db/altsyncram_1c81.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498684993730 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498684993730 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "9 " "9 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1498684994002 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers:comb_11\|registerFile\[0\]\[0\] " "Latch registers:comb_11\|registerFile\[0\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Instructions_memory:comb_9\|instrucao\[28\] " "Ports D and ENA on the latch are fed by the same signal Instructions_memory:comb_9\|instrucao\[28\]" {  } { { "Instruction_memory/Instruction_memory.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Instruction_memory/Instruction_memory.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1498684994016 ""}  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1498684994016 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers:comb_11\|registerFile\[31\]\[0\] " "Latch registers:comb_11\|registerFile\[31\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Instructions_memory:comb_9\|instrucao\[28\] " "Ports D and ENA on the latch are fed by the same signal Instructions_memory:comb_9\|instrucao\[28\]" {  } { { "Instruction_memory/Instruction_memory.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Instruction_memory/Instruction_memory.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1498684994016 ""}  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1498684994016 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers:comb_11\|registerFile\[0\]\[1\] " "Latch registers:comb_11\|registerFile\[0\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Instructions_memory:comb_9\|instrucao\[28\] " "Ports D and ENA on the latch are fed by the same signal Instructions_memory:comb_9\|instrucao\[28\]" {  } { { "Instruction_memory/Instruction_memory.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Instruction_memory/Instruction_memory.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1498684994016 ""}  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1498684994016 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers:comb_11\|registerFile\[31\]\[1\] " "Latch registers:comb_11\|registerFile\[31\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Instructions_memory:comb_9\|instrucao\[28\] " "Ports D and ENA on the latch are fed by the same signal Instructions_memory:comb_9\|instrucao\[28\]" {  } { { "Instruction_memory/Instruction_memory.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Instruction_memory/Instruction_memory.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1498684994017 ""}  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1498684994017 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers:comb_11\|registerFile\[0\]\[2\] " "Latch registers:comb_11\|registerFile\[0\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Instructions_memory:comb_9\|instrucao\[28\] " "Ports D and ENA on the latch are fed by the same signal Instructions_memory:comb_9\|instrucao\[28\]" {  } { { "Instruction_memory/Instruction_memory.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Instruction_memory/Instruction_memory.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1498684994017 ""}  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1498684994017 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers:comb_11\|registerFile\[31\]\[2\] " "Latch registers:comb_11\|registerFile\[31\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Instructions_memory:comb_9\|instrucao\[28\] " "Ports D and ENA on the latch are fed by the same signal Instructions_memory:comb_9\|instrucao\[28\]" {  } { { "Instruction_memory/Instruction_memory.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Instruction_memory/Instruction_memory.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1498684994017 ""}  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1498684994017 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers:comb_11\|registerFile\[0\]\[3\] " "Latch registers:comb_11\|registerFile\[0\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Instructions_memory:comb_9\|instrucao\[28\] " "Ports D and ENA on the latch are fed by the same signal Instructions_memory:comb_9\|instrucao\[28\]" {  } { { "Instruction_memory/Instruction_memory.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Instruction_memory/Instruction_memory.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1498684994017 ""}  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1498684994017 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers:comb_11\|registerFile\[31\]\[3\] " "Latch registers:comb_11\|registerFile\[31\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Instructions_memory:comb_9\|instrucao\[28\] " "Ports D and ENA on the latch are fed by the same signal Instructions_memory:comb_9\|instrucao\[28\]" {  } { { "Instruction_memory/Instruction_memory.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Instruction_memory/Instruction_memory.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1498684994017 ""}  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1498684994017 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers:comb_11\|registerFile\[0\]\[4\] " "Latch registers:comb_11\|registerFile\[0\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Instructions_memory:comb_9\|instrucao\[28\] " "Ports D and ENA on the latch are fed by the same signal Instructions_memory:comb_9\|instrucao\[28\]" {  } { { "Instruction_memory/Instruction_memory.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Instruction_memory/Instruction_memory.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1498684994017 ""}  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1498684994017 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers:comb_11\|registerFile\[31\]\[4\] " "Latch registers:comb_11\|registerFile\[31\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Instructions_memory:comb_9\|instrucao\[28\] " "Ports D and ENA on the latch are fed by the same signal Instructions_memory:comb_9\|instrucao\[28\]" {  } { { "Instruction_memory/Instruction_memory.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Instruction_memory/Instruction_memory.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1498684994017 ""}  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1498684994017 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers:comb_11\|registerFile\[0\]\[5\] " "Latch registers:comb_11\|registerFile\[0\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Instructions_memory:comb_9\|instrucao\[28\] " "Ports D and ENA on the latch are fed by the same signal Instructions_memory:comb_9\|instrucao\[28\]" {  } { { "Instruction_memory/Instruction_memory.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Instruction_memory/Instruction_memory.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1498684994017 ""}  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1498684994017 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers:comb_11\|registerFile\[31\]\[5\] " "Latch registers:comb_11\|registerFile\[31\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Instructions_memory:comb_9\|instrucao\[28\] " "Ports D and ENA on the latch are fed by the same signal Instructions_memory:comb_9\|instrucao\[28\]" {  } { { "Instruction_memory/Instruction_memory.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Instruction_memory/Instruction_memory.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1498684994017 ""}  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1498684994017 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers:comb_11\|registerFile\[0\]\[6\] " "Latch registers:comb_11\|registerFile\[0\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Instructions_memory:comb_9\|instrucao\[28\] " "Ports D and ENA on the latch are fed by the same signal Instructions_memory:comb_9\|instrucao\[28\]" {  } { { "Instruction_memory/Instruction_memory.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Instruction_memory/Instruction_memory.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1498684994017 ""}  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1498684994017 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers:comb_11\|registerFile\[31\]\[6\] " "Latch registers:comb_11\|registerFile\[31\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Instructions_memory:comb_9\|instrucao\[28\] " "Ports D and ENA on the latch are fed by the same signal Instructions_memory:comb_9\|instrucao\[28\]" {  } { { "Instruction_memory/Instruction_memory.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Instruction_memory/Instruction_memory.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1498684994017 ""}  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1498684994017 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers:comb_11\|registerFile\[0\]\[7\] " "Latch registers:comb_11\|registerFile\[0\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Instructions_memory:comb_9\|instrucao\[28\] " "Ports D and ENA on the latch are fed by the same signal Instructions_memory:comb_9\|instrucao\[28\]" {  } { { "Instruction_memory/Instruction_memory.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Instruction_memory/Instruction_memory.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1498684994017 ""}  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1498684994017 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers:comb_11\|registerFile\[31\]\[7\] " "Latch registers:comb_11\|registerFile\[31\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Instructions_memory:comb_9\|instrucao\[28\] " "Ports D and ENA on the latch are fed by the same signal Instructions_memory:comb_9\|instrucao\[28\]" {  } { { "Instruction_memory/Instruction_memory.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Instruction_memory/Instruction_memory.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1498684994018 ""}  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1498684994018 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers:comb_11\|registerFile\[0\]\[8\] " "Latch registers:comb_11\|registerFile\[0\]\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Instructions_memory:comb_9\|instrucao\[28\] " "Ports D and ENA on the latch are fed by the same signal Instructions_memory:comb_9\|instrucao\[28\]" {  } { { "Instruction_memory/Instruction_memory.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Instruction_memory/Instruction_memory.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1498684994018 ""}  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1498684994018 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers:comb_11\|registerFile\[31\]\[8\] " "Latch registers:comb_11\|registerFile\[31\]\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Instructions_memory:comb_9\|instrucao\[28\] " "Ports D and ENA on the latch are fed by the same signal Instructions_memory:comb_9\|instrucao\[28\]" {  } { { "Instruction_memory/Instruction_memory.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Instruction_memory/Instruction_memory.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1498684994018 ""}  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1498684994018 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers:comb_11\|registerFile\[0\]\[9\] " "Latch registers:comb_11\|registerFile\[0\]\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Instructions_memory:comb_9\|instrucao\[28\] " "Ports D and ENA on the latch are fed by the same signal Instructions_memory:comb_9\|instrucao\[28\]" {  } { { "Instruction_memory/Instruction_memory.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Instruction_memory/Instruction_memory.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1498684994018 ""}  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1498684994018 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers:comb_11\|registerFile\[31\]\[9\] " "Latch registers:comb_11\|registerFile\[31\]\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Instructions_memory:comb_9\|instrucao\[28\] " "Ports D and ENA on the latch are fed by the same signal Instructions_memory:comb_9\|instrucao\[28\]" {  } { { "Instruction_memory/Instruction_memory.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Instruction_memory/Instruction_memory.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1498684994018 ""}  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1498684994018 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers:comb_11\|registerFile\[0\]\[10\] " "Latch registers:comb_11\|registerFile\[0\]\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Instructions_memory:comb_9\|instrucao\[28\] " "Ports D and ENA on the latch are fed by the same signal Instructions_memory:comb_9\|instrucao\[28\]" {  } { { "Instruction_memory/Instruction_memory.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Instruction_memory/Instruction_memory.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1498684994018 ""}  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1498684994018 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers:comb_11\|registerFile\[31\]\[10\] " "Latch registers:comb_11\|registerFile\[31\]\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Instructions_memory:comb_9\|instrucao\[28\] " "Ports D and ENA on the latch are fed by the same signal Instructions_memory:comb_9\|instrucao\[28\]" {  } { { "Instruction_memory/Instruction_memory.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Instruction_memory/Instruction_memory.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1498684994018 ""}  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1498684994018 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers:comb_11\|registerFile\[0\]\[11\] " "Latch registers:comb_11\|registerFile\[0\]\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Instructions_memory:comb_9\|instrucao\[28\] " "Ports D and ENA on the latch are fed by the same signal Instructions_memory:comb_9\|instrucao\[28\]" {  } { { "Instruction_memory/Instruction_memory.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Instruction_memory/Instruction_memory.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1498684994018 ""}  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1498684994018 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers:comb_11\|registerFile\[31\]\[11\] " "Latch registers:comb_11\|registerFile\[31\]\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Instructions_memory:comb_9\|instrucao\[28\] " "Ports D and ENA on the latch are fed by the same signal Instructions_memory:comb_9\|instrucao\[28\]" {  } { { "Instruction_memory/Instruction_memory.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Instruction_memory/Instruction_memory.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1498684994018 ""}  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1498684994018 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers:comb_11\|registerFile\[0\]\[12\] " "Latch registers:comb_11\|registerFile\[0\]\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Instructions_memory:comb_9\|instrucao\[28\] " "Ports D and ENA on the latch are fed by the same signal Instructions_memory:comb_9\|instrucao\[28\]" {  } { { "Instruction_memory/Instruction_memory.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Instruction_memory/Instruction_memory.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1498684994018 ""}  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1498684994018 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers:comb_11\|registerFile\[31\]\[12\] " "Latch registers:comb_11\|registerFile\[31\]\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Instructions_memory:comb_9\|instrucao\[28\] " "Ports D and ENA on the latch are fed by the same signal Instructions_memory:comb_9\|instrucao\[28\]" {  } { { "Instruction_memory/Instruction_memory.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Instruction_memory/Instruction_memory.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1498684994018 ""}  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1498684994018 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers:comb_11\|registerFile\[0\]\[13\] " "Latch registers:comb_11\|registerFile\[0\]\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Instructions_memory:comb_9\|instrucao\[28\] " "Ports D and ENA on the latch are fed by the same signal Instructions_memory:comb_9\|instrucao\[28\]" {  } { { "Instruction_memory/Instruction_memory.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Instruction_memory/Instruction_memory.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1498684994018 ""}  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1498684994018 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers:comb_11\|registerFile\[31\]\[13\] " "Latch registers:comb_11\|registerFile\[31\]\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Instructions_memory:comb_9\|instrucao\[28\] " "Ports D and ENA on the latch are fed by the same signal Instructions_memory:comb_9\|instrucao\[28\]" {  } { { "Instruction_memory/Instruction_memory.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Instruction_memory/Instruction_memory.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1498684994018 ""}  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1498684994018 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers:comb_11\|registerFile\[0\]\[14\] " "Latch registers:comb_11\|registerFile\[0\]\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Instructions_memory:comb_9\|instrucao\[28\] " "Ports D and ENA on the latch are fed by the same signal Instructions_memory:comb_9\|instrucao\[28\]" {  } { { "Instruction_memory/Instruction_memory.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Instruction_memory/Instruction_memory.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1498684994019 ""}  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1498684994019 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers:comb_11\|registerFile\[31\]\[14\] " "Latch registers:comb_11\|registerFile\[31\]\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Instructions_memory:comb_9\|instrucao\[28\] " "Ports D and ENA on the latch are fed by the same signal Instructions_memory:comb_9\|instrucao\[28\]" {  } { { "Instruction_memory/Instruction_memory.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Instruction_memory/Instruction_memory.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1498684994019 ""}  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1498684994019 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers:comb_11\|registerFile\[0\]\[15\] " "Latch registers:comb_11\|registerFile\[0\]\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Instructions_memory:comb_9\|instrucao\[28\] " "Ports D and ENA on the latch are fed by the same signal Instructions_memory:comb_9\|instrucao\[28\]" {  } { { "Instruction_memory/Instruction_memory.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Instruction_memory/Instruction_memory.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1498684994019 ""}  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1498684994019 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers:comb_11\|registerFile\[31\]\[15\] " "Latch registers:comb_11\|registerFile\[31\]\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Instructions_memory:comb_9\|instrucao\[28\] " "Ports D and ENA on the latch are fed by the same signal Instructions_memory:comb_9\|instrucao\[28\]" {  } { { "Instruction_memory/Instruction_memory.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Instruction_memory/Instruction_memory.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1498684994019 ""}  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1498684994019 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers:comb_11\|registerFile\[0\]\[16\] " "Latch registers:comb_11\|registerFile\[0\]\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Instructions_memory:comb_9\|instrucao\[28\] " "Ports D and ENA on the latch are fed by the same signal Instructions_memory:comb_9\|instrucao\[28\]" {  } { { "Instruction_memory/Instruction_memory.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Instruction_memory/Instruction_memory.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1498684994019 ""}  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1498684994019 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers:comb_11\|registerFile\[31\]\[16\] " "Latch registers:comb_11\|registerFile\[31\]\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Instructions_memory:comb_9\|instrucao\[28\] " "Ports D and ENA on the latch are fed by the same signal Instructions_memory:comb_9\|instrucao\[28\]" {  } { { "Instruction_memory/Instruction_memory.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Instruction_memory/Instruction_memory.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1498684994019 ""}  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1498684994019 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers:comb_11\|registerFile\[0\]\[17\] " "Latch registers:comb_11\|registerFile\[0\]\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Instructions_memory:comb_9\|instrucao\[28\] " "Ports D and ENA on the latch are fed by the same signal Instructions_memory:comb_9\|instrucao\[28\]" {  } { { "Instruction_memory/Instruction_memory.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Instruction_memory/Instruction_memory.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1498684994019 ""}  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1498684994019 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers:comb_11\|registerFile\[31\]\[17\] " "Latch registers:comb_11\|registerFile\[31\]\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Instructions_memory:comb_9\|instrucao\[28\] " "Ports D and ENA on the latch are fed by the same signal Instructions_memory:comb_9\|instrucao\[28\]" {  } { { "Instruction_memory/Instruction_memory.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Instruction_memory/Instruction_memory.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1498684994019 ""}  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1498684994019 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers:comb_11\|registerFile\[0\]\[18\] " "Latch registers:comb_11\|registerFile\[0\]\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Instructions_memory:comb_9\|instrucao\[28\] " "Ports D and ENA on the latch are fed by the same signal Instructions_memory:comb_9\|instrucao\[28\]" {  } { { "Instruction_memory/Instruction_memory.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Instruction_memory/Instruction_memory.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1498684994019 ""}  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1498684994019 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers:comb_11\|registerFile\[31\]\[18\] " "Latch registers:comb_11\|registerFile\[31\]\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Instructions_memory:comb_9\|instrucao\[28\] " "Ports D and ENA on the latch are fed by the same signal Instructions_memory:comb_9\|instrucao\[28\]" {  } { { "Instruction_memory/Instruction_memory.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Instruction_memory/Instruction_memory.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1498684994019 ""}  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1498684994019 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers:comb_11\|registerFile\[0\]\[19\] " "Latch registers:comb_11\|registerFile\[0\]\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Instructions_memory:comb_9\|instrucao\[28\] " "Ports D and ENA on the latch are fed by the same signal Instructions_memory:comb_9\|instrucao\[28\]" {  } { { "Instruction_memory/Instruction_memory.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Instruction_memory/Instruction_memory.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1498684994019 ""}  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1498684994019 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers:comb_11\|registerFile\[31\]\[19\] " "Latch registers:comb_11\|registerFile\[31\]\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Instructions_memory:comb_9\|instrucao\[28\] " "Ports D and ENA on the latch are fed by the same signal Instructions_memory:comb_9\|instrucao\[28\]" {  } { { "Instruction_memory/Instruction_memory.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Instruction_memory/Instruction_memory.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1498684994019 ""}  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1498684994019 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers:comb_11\|registerFile\[0\]\[20\] " "Latch registers:comb_11\|registerFile\[0\]\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Instructions_memory:comb_9\|instrucao\[28\] " "Ports D and ENA on the latch are fed by the same signal Instructions_memory:comb_9\|instrucao\[28\]" {  } { { "Instruction_memory/Instruction_memory.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Instruction_memory/Instruction_memory.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1498684994020 ""}  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1498684994020 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers:comb_11\|registerFile\[31\]\[20\] " "Latch registers:comb_11\|registerFile\[31\]\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Instructions_memory:comb_9\|instrucao\[28\] " "Ports D and ENA on the latch are fed by the same signal Instructions_memory:comb_9\|instrucao\[28\]" {  } { { "Instruction_memory/Instruction_memory.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Instruction_memory/Instruction_memory.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1498684994020 ""}  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1498684994020 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers:comb_11\|registerFile\[0\]\[21\] " "Latch registers:comb_11\|registerFile\[0\]\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Instructions_memory:comb_9\|instrucao\[28\] " "Ports D and ENA on the latch are fed by the same signal Instructions_memory:comb_9\|instrucao\[28\]" {  } { { "Instruction_memory/Instruction_memory.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Instruction_memory/Instruction_memory.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1498684994020 ""}  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1498684994020 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers:comb_11\|registerFile\[31\]\[21\] " "Latch registers:comb_11\|registerFile\[31\]\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Instructions_memory:comb_9\|instrucao\[28\] " "Ports D and ENA on the latch are fed by the same signal Instructions_memory:comb_9\|instrucao\[28\]" {  } { { "Instruction_memory/Instruction_memory.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Instruction_memory/Instruction_memory.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1498684994020 ""}  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1498684994020 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers:comb_11\|registerFile\[0\]\[22\] " "Latch registers:comb_11\|registerFile\[0\]\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Instructions_memory:comb_9\|instrucao\[28\] " "Ports D and ENA on the latch are fed by the same signal Instructions_memory:comb_9\|instrucao\[28\]" {  } { { "Instruction_memory/Instruction_memory.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Instruction_memory/Instruction_memory.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1498684994020 ""}  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1498684994020 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers:comb_11\|registerFile\[31\]\[22\] " "Latch registers:comb_11\|registerFile\[31\]\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Instructions_memory:comb_9\|instrucao\[28\] " "Ports D and ENA on the latch are fed by the same signal Instructions_memory:comb_9\|instrucao\[28\]" {  } { { "Instruction_memory/Instruction_memory.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Instruction_memory/Instruction_memory.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1498684994020 ""}  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1498684994020 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers:comb_11\|registerFile\[0\]\[23\] " "Latch registers:comb_11\|registerFile\[0\]\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Instructions_memory:comb_9\|instrucao\[28\] " "Ports D and ENA on the latch are fed by the same signal Instructions_memory:comb_9\|instrucao\[28\]" {  } { { "Instruction_memory/Instruction_memory.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Instruction_memory/Instruction_memory.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1498684994020 ""}  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1498684994020 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers:comb_11\|registerFile\[31\]\[23\] " "Latch registers:comb_11\|registerFile\[31\]\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Instructions_memory:comb_9\|instrucao\[28\] " "Ports D and ENA on the latch are fed by the same signal Instructions_memory:comb_9\|instrucao\[28\]" {  } { { "Instruction_memory/Instruction_memory.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Instruction_memory/Instruction_memory.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1498684994020 ""}  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1498684994020 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers:comb_11\|registerFile\[0\]\[24\] " "Latch registers:comb_11\|registerFile\[0\]\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Instructions_memory:comb_9\|instrucao\[28\] " "Ports D and ENA on the latch are fed by the same signal Instructions_memory:comb_9\|instrucao\[28\]" {  } { { "Instruction_memory/Instruction_memory.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Instruction_memory/Instruction_memory.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1498684994020 ""}  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1498684994020 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers:comb_11\|registerFile\[31\]\[24\] " "Latch registers:comb_11\|registerFile\[31\]\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Instructions_memory:comb_9\|instrucao\[28\] " "Ports D and ENA on the latch are fed by the same signal Instructions_memory:comb_9\|instrucao\[28\]" {  } { { "Instruction_memory/Instruction_memory.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Instruction_memory/Instruction_memory.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1498684994020 ""}  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1498684994020 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers:comb_11\|registerFile\[0\]\[25\] " "Latch registers:comb_11\|registerFile\[0\]\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Instructions_memory:comb_9\|instrucao\[28\] " "Ports D and ENA on the latch are fed by the same signal Instructions_memory:comb_9\|instrucao\[28\]" {  } { { "Instruction_memory/Instruction_memory.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Instruction_memory/Instruction_memory.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1498684994020 ""}  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1498684994020 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers:comb_11\|registerFile\[31\]\[25\] " "Latch registers:comb_11\|registerFile\[31\]\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Instructions_memory:comb_9\|instrucao\[28\] " "Ports D and ENA on the latch are fed by the same signal Instructions_memory:comb_9\|instrucao\[28\]" {  } { { "Instruction_memory/Instruction_memory.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Instruction_memory/Instruction_memory.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1498684994020 ""}  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1498684994020 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers:comb_11\|registerFile\[0\]\[26\] " "Latch registers:comb_11\|registerFile\[0\]\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Instructions_memory:comb_9\|instrucao\[28\] " "Ports D and ENA on the latch are fed by the same signal Instructions_memory:comb_9\|instrucao\[28\]" {  } { { "Instruction_memory/Instruction_memory.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Instruction_memory/Instruction_memory.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1498684994021 ""}  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1498684994021 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers:comb_11\|registerFile\[31\]\[26\] " "Latch registers:comb_11\|registerFile\[31\]\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Instructions_memory:comb_9\|instrucao\[28\] " "Ports D and ENA on the latch are fed by the same signal Instructions_memory:comb_9\|instrucao\[28\]" {  } { { "Instruction_memory/Instruction_memory.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Instruction_memory/Instruction_memory.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1498684994021 ""}  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1498684994021 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers:comb_11\|registerFile\[0\]\[27\] " "Latch registers:comb_11\|registerFile\[0\]\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Instructions_memory:comb_9\|instrucao\[28\] " "Ports D and ENA on the latch are fed by the same signal Instructions_memory:comb_9\|instrucao\[28\]" {  } { { "Instruction_memory/Instruction_memory.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Instruction_memory/Instruction_memory.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1498684994021 ""}  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1498684994021 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers:comb_11\|registerFile\[31\]\[27\] " "Latch registers:comb_11\|registerFile\[31\]\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Instructions_memory:comb_9\|instrucao\[28\] " "Ports D and ENA on the latch are fed by the same signal Instructions_memory:comb_9\|instrucao\[28\]" {  } { { "Instruction_memory/Instruction_memory.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Instruction_memory/Instruction_memory.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1498684994021 ""}  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1498684994021 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers:comb_11\|registerFile\[0\]\[28\] " "Latch registers:comb_11\|registerFile\[0\]\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Instructions_memory:comb_9\|instrucao\[28\] " "Ports D and ENA on the latch are fed by the same signal Instructions_memory:comb_9\|instrucao\[28\]" {  } { { "Instruction_memory/Instruction_memory.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Instruction_memory/Instruction_memory.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1498684994021 ""}  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1498684994021 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers:comb_11\|registerFile\[31\]\[28\] " "Latch registers:comb_11\|registerFile\[31\]\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Instructions_memory:comb_9\|instrucao\[28\] " "Ports D and ENA on the latch are fed by the same signal Instructions_memory:comb_9\|instrucao\[28\]" {  } { { "Instruction_memory/Instruction_memory.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Instruction_memory/Instruction_memory.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1498684994021 ""}  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1498684994021 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers:comb_11\|registerFile\[0\]\[29\] " "Latch registers:comb_11\|registerFile\[0\]\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Instructions_memory:comb_9\|instrucao\[28\] " "Ports D and ENA on the latch are fed by the same signal Instructions_memory:comb_9\|instrucao\[28\]" {  } { { "Instruction_memory/Instruction_memory.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Instruction_memory/Instruction_memory.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1498684994021 ""}  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1498684994021 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers:comb_11\|registerFile\[31\]\[29\] " "Latch registers:comb_11\|registerFile\[31\]\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Instructions_memory:comb_9\|instrucao\[28\] " "Ports D and ENA on the latch are fed by the same signal Instructions_memory:comb_9\|instrucao\[28\]" {  } { { "Instruction_memory/Instruction_memory.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Instruction_memory/Instruction_memory.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1498684994021 ""}  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1498684994021 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers:comb_11\|registerFile\[0\]\[31\] " "Latch registers:comb_11\|registerFile\[0\]\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Instructions_memory:comb_9\|instrucao\[28\] " "Ports D and ENA on the latch are fed by the same signal Instructions_memory:comb_9\|instrucao\[28\]" {  } { { "Instruction_memory/Instruction_memory.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Instruction_memory/Instruction_memory.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1498684994021 ""}  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1498684994021 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers:comb_11\|registerFile\[31\]\[31\] " "Latch registers:comb_11\|registerFile\[31\]\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Instructions_memory:comb_9\|instrucao\[28\] " "Ports D and ENA on the latch are fed by the same signal Instructions_memory:comb_9\|instrucao\[28\]" {  } { { "Instruction_memory/Instruction_memory.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Instruction_memory/Instruction_memory.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1498684994021 ""}  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1498684994021 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers:comb_11\|registerFile\[0\]\[30\] " "Latch registers:comb_11\|registerFile\[0\]\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Instructions_memory:comb_9\|instrucao\[28\] " "Ports D and ENA on the latch are fed by the same signal Instructions_memory:comb_9\|instrucao\[28\]" {  } { { "Instruction_memory/Instruction_memory.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Instruction_memory/Instruction_memory.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1498684994021 ""}  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1498684994021 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers:comb_11\|registerFile\[31\]\[30\] " "Latch registers:comb_11\|registerFile\[31\]\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Instructions_memory:comb_9\|instrucao\[28\] " "Ports D and ENA on the latch are fed by the same signal Instructions_memory:comb_9\|instrucao\[28\]" {  } { { "Instruction_memory/Instruction_memory.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Instruction_memory/Instruction_memory.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1498684994021 ""}  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1498684994021 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers:comb_11\|registerFile\[1\]\[0\] " "Latch registers:comb_11\|registerFile\[1\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Instructions_memory:comb_9\|instrucao\[28\] " "Ports D and ENA on the latch are fed by the same signal Instructions_memory:comb_9\|instrucao\[28\]" {  } { { "Instruction_memory/Instruction_memory.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Instruction_memory/Instruction_memory.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1498684994021 ""}  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1498684994021 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers:comb_11\|registerFile\[2\]\[0\] " "Latch registers:comb_11\|registerFile\[2\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Instructions_memory:comb_9\|instrucao\[28\] " "Ports D and ENA on the latch are fed by the same signal Instructions_memory:comb_9\|instrucao\[28\]" {  } { { "Instruction_memory/Instruction_memory.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Instruction_memory/Instruction_memory.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1498684994022 ""}  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1498684994022 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers:comb_11\|registerFile\[3\]\[0\] " "Latch registers:comb_11\|registerFile\[3\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Instructions_memory:comb_9\|instrucao\[28\] " "Ports D and ENA on the latch are fed by the same signal Instructions_memory:comb_9\|instrucao\[28\]" {  } { { "Instruction_memory/Instruction_memory.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Instruction_memory/Instruction_memory.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1498684994022 ""}  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1498684994022 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers:comb_11\|registerFile\[29\]\[0\] " "Latch registers:comb_11\|registerFile\[29\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Instructions_memory:comb_9\|instrucao\[28\] " "Ports D and ENA on the latch are fed by the same signal Instructions_memory:comb_9\|instrucao\[28\]" {  } { { "Instruction_memory/Instruction_memory.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Instruction_memory/Instruction_memory.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1498684994022 ""}  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1498684994022 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers:comb_11\|registerFile\[28\]\[0\] " "Latch registers:comb_11\|registerFile\[28\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Instructions_memory:comb_9\|instrucao\[28\] " "Ports D and ENA on the latch are fed by the same signal Instructions_memory:comb_9\|instrucao\[28\]" {  } { { "Instruction_memory/Instruction_memory.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Instruction_memory/Instruction_memory.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1498684994022 ""}  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1498684994022 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers:comb_11\|registerFile\[1\]\[1\] " "Latch registers:comb_11\|registerFile\[1\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Instructions_memory:comb_9\|instrucao\[28\] " "Ports D and ENA on the latch are fed by the same signal Instructions_memory:comb_9\|instrucao\[28\]" {  } { { "Instruction_memory/Instruction_memory.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Instruction_memory/Instruction_memory.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1498684994022 ""}  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1498684994022 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers:comb_11\|registerFile\[2\]\[1\] " "Latch registers:comb_11\|registerFile\[2\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Instructions_memory:comb_9\|instrucao\[28\] " "Ports D and ENA on the latch are fed by the same signal Instructions_memory:comb_9\|instrucao\[28\]" {  } { { "Instruction_memory/Instruction_memory.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Instruction_memory/Instruction_memory.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1498684994022 ""}  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1498684994022 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers:comb_11\|registerFile\[3\]\[1\] " "Latch registers:comb_11\|registerFile\[3\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Instructions_memory:comb_9\|instrucao\[28\] " "Ports D and ENA on the latch are fed by the same signal Instructions_memory:comb_9\|instrucao\[28\]" {  } { { "Instruction_memory/Instruction_memory.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Instruction_memory/Instruction_memory.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1498684994022 ""}  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1498684994022 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers:comb_11\|registerFile\[29\]\[1\] " "Latch registers:comb_11\|registerFile\[29\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Instructions_memory:comb_9\|instrucao\[28\] " "Ports D and ENA on the latch are fed by the same signal Instructions_memory:comb_9\|instrucao\[28\]" {  } { { "Instruction_memory/Instruction_memory.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Instruction_memory/Instruction_memory.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1498684994022 ""}  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1498684994022 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers:comb_11\|registerFile\[28\]\[1\] " "Latch registers:comb_11\|registerFile\[28\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Instructions_memory:comb_9\|instrucao\[28\] " "Ports D and ENA on the latch are fed by the same signal Instructions_memory:comb_9\|instrucao\[28\]" {  } { { "Instruction_memory/Instruction_memory.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Instruction_memory/Instruction_memory.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1498684994022 ""}  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1498684994022 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers:comb_11\|registerFile\[1\]\[2\] " "Latch registers:comb_11\|registerFile\[1\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Instructions_memory:comb_9\|instrucao\[28\] " "Ports D and ENA on the latch are fed by the same signal Instructions_memory:comb_9\|instrucao\[28\]" {  } { { "Instruction_memory/Instruction_memory.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Instruction_memory/Instruction_memory.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1498684994022 ""}  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1498684994022 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers:comb_11\|registerFile\[2\]\[2\] " "Latch registers:comb_11\|registerFile\[2\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Instructions_memory:comb_9\|instrucao\[28\] " "Ports D and ENA on the latch are fed by the same signal Instructions_memory:comb_9\|instrucao\[28\]" {  } { { "Instruction_memory/Instruction_memory.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Instruction_memory/Instruction_memory.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1498684994022 ""}  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1498684994022 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers:comb_11\|registerFile\[3\]\[2\] " "Latch registers:comb_11\|registerFile\[3\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Instructions_memory:comb_9\|instrucao\[28\] " "Ports D and ENA on the latch are fed by the same signal Instructions_memory:comb_9\|instrucao\[28\]" {  } { { "Instruction_memory/Instruction_memory.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Instruction_memory/Instruction_memory.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1498684994022 ""}  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1498684994022 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers:comb_11\|registerFile\[29\]\[2\] " "Latch registers:comb_11\|registerFile\[29\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Instructions_memory:comb_9\|instrucao\[28\] " "Ports D and ENA on the latch are fed by the same signal Instructions_memory:comb_9\|instrucao\[28\]" {  } { { "Instruction_memory/Instruction_memory.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Instruction_memory/Instruction_memory.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1498684994023 ""}  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1498684994023 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers:comb_11\|registerFile\[28\]\[2\] " "Latch registers:comb_11\|registerFile\[28\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Instructions_memory:comb_9\|instrucao\[28\] " "Ports D and ENA on the latch are fed by the same signal Instructions_memory:comb_9\|instrucao\[28\]" {  } { { "Instruction_memory/Instruction_memory.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Instruction_memory/Instruction_memory.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1498684994023 ""}  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1498684994023 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers:comb_11\|registerFile\[1\]\[3\] " "Latch registers:comb_11\|registerFile\[1\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Instructions_memory:comb_9\|instrucao\[28\] " "Ports D and ENA on the latch are fed by the same signal Instructions_memory:comb_9\|instrucao\[28\]" {  } { { "Instruction_memory/Instruction_memory.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Instruction_memory/Instruction_memory.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1498684994023 ""}  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1498684994023 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers:comb_11\|registerFile\[2\]\[3\] " "Latch registers:comb_11\|registerFile\[2\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Instructions_memory:comb_9\|instrucao\[28\] " "Ports D and ENA on the latch are fed by the same signal Instructions_memory:comb_9\|instrucao\[28\]" {  } { { "Instruction_memory/Instruction_memory.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Instruction_memory/Instruction_memory.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1498684994023 ""}  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1498684994023 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers:comb_11\|registerFile\[3\]\[3\] " "Latch registers:comb_11\|registerFile\[3\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Instructions_memory:comb_9\|instrucao\[28\] " "Ports D and ENA on the latch are fed by the same signal Instructions_memory:comb_9\|instrucao\[28\]" {  } { { "Instruction_memory/Instruction_memory.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Instruction_memory/Instruction_memory.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1498684994023 ""}  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1498684994023 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers:comb_11\|registerFile\[29\]\[3\] " "Latch registers:comb_11\|registerFile\[29\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Instructions_memory:comb_9\|instrucao\[28\] " "Ports D and ENA on the latch are fed by the same signal Instructions_memory:comb_9\|instrucao\[28\]" {  } { { "Instruction_memory/Instruction_memory.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Instruction_memory/Instruction_memory.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1498684994023 ""}  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1498684994023 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers:comb_11\|registerFile\[28\]\[3\] " "Latch registers:comb_11\|registerFile\[28\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Instructions_memory:comb_9\|instrucao\[28\] " "Ports D and ENA on the latch are fed by the same signal Instructions_memory:comb_9\|instrucao\[28\]" {  } { { "Instruction_memory/Instruction_memory.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Instruction_memory/Instruction_memory.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1498684994023 ""}  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1498684994023 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers:comb_11\|registerFile\[1\]\[4\] " "Latch registers:comb_11\|registerFile\[1\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Instructions_memory:comb_9\|instrucao\[28\] " "Ports D and ENA on the latch are fed by the same signal Instructions_memory:comb_9\|instrucao\[28\]" {  } { { "Instruction_memory/Instruction_memory.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Instruction_memory/Instruction_memory.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1498684994023 ""}  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1498684994023 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers:comb_11\|registerFile\[2\]\[4\] " "Latch registers:comb_11\|registerFile\[2\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Instructions_memory:comb_9\|instrucao\[28\] " "Ports D and ENA on the latch are fed by the same signal Instructions_memory:comb_9\|instrucao\[28\]" {  } { { "Instruction_memory/Instruction_memory.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Instruction_memory/Instruction_memory.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1498684994023 ""}  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1498684994023 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers:comb_11\|registerFile\[3\]\[4\] " "Latch registers:comb_11\|registerFile\[3\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Instructions_memory:comb_9\|instrucao\[28\] " "Ports D and ENA on the latch are fed by the same signal Instructions_memory:comb_9\|instrucao\[28\]" {  } { { "Instruction_memory/Instruction_memory.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Instruction_memory/Instruction_memory.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1498684994023 ""}  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1498684994023 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers:comb_11\|registerFile\[29\]\[4\] " "Latch registers:comb_11\|registerFile\[29\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Instructions_memory:comb_9\|instrucao\[28\] " "Ports D and ENA on the latch are fed by the same signal Instructions_memory:comb_9\|instrucao\[28\]" {  } { { "Instruction_memory/Instruction_memory.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Instruction_memory/Instruction_memory.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1498684994023 ""}  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1498684994023 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers:comb_11\|registerFile\[28\]\[4\] " "Latch registers:comb_11\|registerFile\[28\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Instructions_memory:comb_9\|instrucao\[28\] " "Ports D and ENA on the latch are fed by the same signal Instructions_memory:comb_9\|instrucao\[28\]" {  } { { "Instruction_memory/Instruction_memory.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Instruction_memory/Instruction_memory.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1498684994023 ""}  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1498684994023 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers:comb_11\|registerFile\[1\]\[5\] " "Latch registers:comb_11\|registerFile\[1\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Instructions_memory:comb_9\|instrucao\[28\] " "Ports D and ENA on the latch are fed by the same signal Instructions_memory:comb_9\|instrucao\[28\]" {  } { { "Instruction_memory/Instruction_memory.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Instruction_memory/Instruction_memory.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1498684994024 ""}  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1498684994024 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers:comb_11\|registerFile\[2\]\[5\] " "Latch registers:comb_11\|registerFile\[2\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Instructions_memory:comb_9\|instrucao\[28\] " "Ports D and ENA on the latch are fed by the same signal Instructions_memory:comb_9\|instrucao\[28\]" {  } { { "Instruction_memory/Instruction_memory.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Instruction_memory/Instruction_memory.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1498684994024 ""}  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1498684994024 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers:comb_11\|registerFile\[3\]\[5\] " "Latch registers:comb_11\|registerFile\[3\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Instructions_memory:comb_9\|instrucao\[28\] " "Ports D and ENA on the latch are fed by the same signal Instructions_memory:comb_9\|instrucao\[28\]" {  } { { "Instruction_memory/Instruction_memory.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Instruction_memory/Instruction_memory.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1498684994024 ""}  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1498684994024 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers:comb_11\|registerFile\[29\]\[5\] " "Latch registers:comb_11\|registerFile\[29\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Instructions_memory:comb_9\|instrucao\[28\] " "Ports D and ENA on the latch are fed by the same signal Instructions_memory:comb_9\|instrucao\[28\]" {  } { { "Instruction_memory/Instruction_memory.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Instruction_memory/Instruction_memory.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1498684994024 ""}  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1498684994024 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers:comb_11\|registerFile\[28\]\[5\] " "Latch registers:comb_11\|registerFile\[28\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Instructions_memory:comb_9\|instrucao\[28\] " "Ports D and ENA on the latch are fed by the same signal Instructions_memory:comb_9\|instrucao\[28\]" {  } { { "Instruction_memory/Instruction_memory.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Instruction_memory/Instruction_memory.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1498684994024 ""}  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1498684994024 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers:comb_11\|registerFile\[1\]\[6\] " "Latch registers:comb_11\|registerFile\[1\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Instructions_memory:comb_9\|instrucao\[28\] " "Ports D and ENA on the latch are fed by the same signal Instructions_memory:comb_9\|instrucao\[28\]" {  } { { "Instruction_memory/Instruction_memory.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Instruction_memory/Instruction_memory.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1498684994024 ""}  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1498684994024 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers:comb_11\|registerFile\[2\]\[6\] " "Latch registers:comb_11\|registerFile\[2\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Instructions_memory:comb_9\|instrucao\[28\] " "Ports D and ENA on the latch are fed by the same signal Instructions_memory:comb_9\|instrucao\[28\]" {  } { { "Instruction_memory/Instruction_memory.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Instruction_memory/Instruction_memory.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1498684994024 ""}  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1498684994024 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers:comb_11\|registerFile\[3\]\[6\] " "Latch registers:comb_11\|registerFile\[3\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Instructions_memory:comb_9\|instrucao\[28\] " "Ports D and ENA on the latch are fed by the same signal Instructions_memory:comb_9\|instrucao\[28\]" {  } { { "Instruction_memory/Instruction_memory.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Instruction_memory/Instruction_memory.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1498684994024 ""}  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1498684994024 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers:comb_11\|registerFile\[28\]\[6\] " "Latch registers:comb_11\|registerFile\[28\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Instructions_memory:comb_9\|instrucao\[28\] " "Ports D and ENA on the latch are fed by the same signal Instructions_memory:comb_9\|instrucao\[28\]" {  } { { "Instruction_memory/Instruction_memory.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Instruction_memory/Instruction_memory.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1498684994024 ""}  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1498684994024 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers:comb_11\|registerFile\[29\]\[6\] " "Latch registers:comb_11\|registerFile\[29\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Instructions_memory:comb_9\|instrucao\[28\] " "Ports D and ENA on the latch are fed by the same signal Instructions_memory:comb_9\|instrucao\[28\]" {  } { { "Instruction_memory/Instruction_memory.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Instruction_memory/Instruction_memory.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1498684994024 ""}  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1498684994024 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers:comb_11\|registerFile\[1\]\[7\] " "Latch registers:comb_11\|registerFile\[1\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Instructions_memory:comb_9\|instrucao\[28\] " "Ports D and ENA on the latch are fed by the same signal Instructions_memory:comb_9\|instrucao\[28\]" {  } { { "Instruction_memory/Instruction_memory.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Instruction_memory/Instruction_memory.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1498684994024 ""}  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1498684994024 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers:comb_11\|registerFile\[2\]\[7\] " "Latch registers:comb_11\|registerFile\[2\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Instructions_memory:comb_9\|instrucao\[28\] " "Ports D and ENA on the latch are fed by the same signal Instructions_memory:comb_9\|instrucao\[28\]" {  } { { "Instruction_memory/Instruction_memory.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Instruction_memory/Instruction_memory.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1498684994024 ""}  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1498684994024 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers:comb_11\|registerFile\[3\]\[7\] " "Latch registers:comb_11\|registerFile\[3\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Instructions_memory:comb_9\|instrucao\[28\] " "Ports D and ENA on the latch are fed by the same signal Instructions_memory:comb_9\|instrucao\[28\]" {  } { { "Instruction_memory/Instruction_memory.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Instruction_memory/Instruction_memory.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1498684994024 ""}  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1498684994024 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers:comb_11\|registerFile\[28\]\[7\] " "Latch registers:comb_11\|registerFile\[28\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Instructions_memory:comb_9\|instrucao\[28\] " "Ports D and ENA on the latch are fed by the same signal Instructions_memory:comb_9\|instrucao\[28\]" {  } { { "Instruction_memory/Instruction_memory.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Instruction_memory/Instruction_memory.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1498684994025 ""}  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1498684994025 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers:comb_11\|registerFile\[29\]\[7\] " "Latch registers:comb_11\|registerFile\[29\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Instructions_memory:comb_9\|instrucao\[28\] " "Ports D and ENA on the latch are fed by the same signal Instructions_memory:comb_9\|instrucao\[28\]" {  } { { "Instruction_memory/Instruction_memory.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Instruction_memory/Instruction_memory.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1498684994025 ""}  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1498684994025 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers:comb_11\|registerFile\[1\]\[8\] " "Latch registers:comb_11\|registerFile\[1\]\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Instructions_memory:comb_9\|instrucao\[28\] " "Ports D and ENA on the latch are fed by the same signal Instructions_memory:comb_9\|instrucao\[28\]" {  } { { "Instruction_memory/Instruction_memory.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Instruction_memory/Instruction_memory.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1498684994025 ""}  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1498684994025 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers:comb_11\|registerFile\[2\]\[8\] " "Latch registers:comb_11\|registerFile\[2\]\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Instructions_memory:comb_9\|instrucao\[28\] " "Ports D and ENA on the latch are fed by the same signal Instructions_memory:comb_9\|instrucao\[28\]" {  } { { "Instruction_memory/Instruction_memory.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Instruction_memory/Instruction_memory.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1498684994025 ""}  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1498684994025 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers:comb_11\|registerFile\[3\]\[8\] " "Latch registers:comb_11\|registerFile\[3\]\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Instructions_memory:comb_9\|instrucao\[28\] " "Ports D and ENA on the latch are fed by the same signal Instructions_memory:comb_9\|instrucao\[28\]" {  } { { "Instruction_memory/Instruction_memory.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Instruction_memory/Instruction_memory.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1498684994025 ""}  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1498684994025 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers:comb_11\|registerFile\[28\]\[8\] " "Latch registers:comb_11\|registerFile\[28\]\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Instructions_memory:comb_9\|instrucao\[28\] " "Ports D and ENA on the latch are fed by the same signal Instructions_memory:comb_9\|instrucao\[28\]" {  } { { "Instruction_memory/Instruction_memory.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Instruction_memory/Instruction_memory.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1498684994025 ""}  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1498684994025 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers:comb_11\|registerFile\[29\]\[8\] " "Latch registers:comb_11\|registerFile\[29\]\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Instructions_memory:comb_9\|instrucao\[28\] " "Ports D and ENA on the latch are fed by the same signal Instructions_memory:comb_9\|instrucao\[28\]" {  } { { "Instruction_memory/Instruction_memory.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Instruction_memory/Instruction_memory.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1498684994025 ""}  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1498684994025 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers:comb_11\|registerFile\[1\]\[9\] " "Latch registers:comb_11\|registerFile\[1\]\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Instructions_memory:comb_9\|instrucao\[28\] " "Ports D and ENA on the latch are fed by the same signal Instructions_memory:comb_9\|instrucao\[28\]" {  } { { "Instruction_memory/Instruction_memory.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Instruction_memory/Instruction_memory.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1498684994025 ""}  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1498684994025 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers:comb_11\|registerFile\[2\]\[9\] " "Latch registers:comb_11\|registerFile\[2\]\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Instructions_memory:comb_9\|instrucao\[28\] " "Ports D and ENA on the latch are fed by the same signal Instructions_memory:comb_9\|instrucao\[28\]" {  } { { "Instruction_memory/Instruction_memory.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Instruction_memory/Instruction_memory.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1498684994025 ""}  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1498684994025 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers:comb_11\|registerFile\[3\]\[9\] " "Latch registers:comb_11\|registerFile\[3\]\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Instructions_memory:comb_9\|instrucao\[28\] " "Ports D and ENA on the latch are fed by the same signal Instructions_memory:comb_9\|instrucao\[28\]" {  } { { "Instruction_memory/Instruction_memory.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Instruction_memory/Instruction_memory.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1498684994025 ""}  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1498684994025 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers:comb_11\|registerFile\[28\]\[9\] " "Latch registers:comb_11\|registerFile\[28\]\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Instructions_memory:comb_9\|instrucao\[28\] " "Ports D and ENA on the latch are fed by the same signal Instructions_memory:comb_9\|instrucao\[28\]" {  } { { "Instruction_memory/Instruction_memory.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Instruction_memory/Instruction_memory.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1498684994025 ""}  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1498684994025 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers:comb_11\|registerFile\[29\]\[9\] " "Latch registers:comb_11\|registerFile\[29\]\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Instructions_memory:comb_9\|instrucao\[28\] " "Ports D and ENA on the latch are fed by the same signal Instructions_memory:comb_9\|instrucao\[28\]" {  } { { "Instruction_memory/Instruction_memory.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Instruction_memory/Instruction_memory.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1498684994025 ""}  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1498684994025 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers:comb_11\|registerFile\[1\]\[10\] " "Latch registers:comb_11\|registerFile\[1\]\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Instructions_memory:comb_9\|instrucao\[28\] " "Ports D and ENA on the latch are fed by the same signal Instructions_memory:comb_9\|instrucao\[28\]" {  } { { "Instruction_memory/Instruction_memory.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Instruction_memory/Instruction_memory.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1498684994026 ""}  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1498684994026 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers:comb_11\|registerFile\[2\]\[10\] " "Latch registers:comb_11\|registerFile\[2\]\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Instructions_memory:comb_9\|instrucao\[28\] " "Ports D and ENA on the latch are fed by the same signal Instructions_memory:comb_9\|instrucao\[28\]" {  } { { "Instruction_memory/Instruction_memory.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Instruction_memory/Instruction_memory.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1498684994026 ""}  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1498684994026 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers:comb_11\|registerFile\[3\]\[10\] " "Latch registers:comb_11\|registerFile\[3\]\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Instructions_memory:comb_9\|instrucao\[28\] " "Ports D and ENA on the latch are fed by the same signal Instructions_memory:comb_9\|instrucao\[28\]" {  } { { "Instruction_memory/Instruction_memory.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Instruction_memory/Instruction_memory.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1498684994026 ""}  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1498684994026 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers:comb_11\|registerFile\[28\]\[10\] " "Latch registers:comb_11\|registerFile\[28\]\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Instructions_memory:comb_9\|instrucao\[28\] " "Ports D and ENA on the latch are fed by the same signal Instructions_memory:comb_9\|instrucao\[28\]" {  } { { "Instruction_memory/Instruction_memory.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Instruction_memory/Instruction_memory.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1498684994026 ""}  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1498684994026 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers:comb_11\|registerFile\[29\]\[10\] " "Latch registers:comb_11\|registerFile\[29\]\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Instructions_memory:comb_9\|instrucao\[28\] " "Ports D and ENA on the latch are fed by the same signal Instructions_memory:comb_9\|instrucao\[28\]" {  } { { "Instruction_memory/Instruction_memory.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Instruction_memory/Instruction_memory.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1498684994026 ""}  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1498684994026 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers:comb_11\|registerFile\[1\]\[11\] " "Latch registers:comb_11\|registerFile\[1\]\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Instructions_memory:comb_9\|instrucao\[28\] " "Ports D and ENA on the latch are fed by the same signal Instructions_memory:comb_9\|instrucao\[28\]" {  } { { "Instruction_memory/Instruction_memory.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Instruction_memory/Instruction_memory.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1498684994026 ""}  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1498684994026 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers:comb_11\|registerFile\[2\]\[11\] " "Latch registers:comb_11\|registerFile\[2\]\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Instructions_memory:comb_9\|instrucao\[28\] " "Ports D and ENA on the latch are fed by the same signal Instructions_memory:comb_9\|instrucao\[28\]" {  } { { "Instruction_memory/Instruction_memory.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Instruction_memory/Instruction_memory.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1498684994026 ""}  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1498684994026 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers:comb_11\|registerFile\[3\]\[11\] " "Latch registers:comb_11\|registerFile\[3\]\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Instructions_memory:comb_9\|instrucao\[28\] " "Ports D and ENA on the latch are fed by the same signal Instructions_memory:comb_9\|instrucao\[28\]" {  } { { "Instruction_memory/Instruction_memory.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Instruction_memory/Instruction_memory.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1498684994026 ""}  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1498684994026 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers:comb_11\|registerFile\[28\]\[11\] " "Latch registers:comb_11\|registerFile\[28\]\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Instructions_memory:comb_9\|instrucao\[28\] " "Ports D and ENA on the latch are fed by the same signal Instructions_memory:comb_9\|instrucao\[28\]" {  } { { "Instruction_memory/Instruction_memory.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Instruction_memory/Instruction_memory.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1498684994026 ""}  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1498684994026 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers:comb_11\|registerFile\[29\]\[11\] " "Latch registers:comb_11\|registerFile\[29\]\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Instructions_memory:comb_9\|instrucao\[28\] " "Ports D and ENA on the latch are fed by the same signal Instructions_memory:comb_9\|instrucao\[28\]" {  } { { "Instruction_memory/Instruction_memory.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Instruction_memory/Instruction_memory.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1498684994026 ""}  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1498684994026 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers:comb_11\|registerFile\[1\]\[12\] " "Latch registers:comb_11\|registerFile\[1\]\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Instructions_memory:comb_9\|instrucao\[28\] " "Ports D and ENA on the latch are fed by the same signal Instructions_memory:comb_9\|instrucao\[28\]" {  } { { "Instruction_memory/Instruction_memory.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Instruction_memory/Instruction_memory.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1498684994026 ""}  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1498684994026 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers:comb_11\|registerFile\[2\]\[12\] " "Latch registers:comb_11\|registerFile\[2\]\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Instructions_memory:comb_9\|instrucao\[28\] " "Ports D and ENA on the latch are fed by the same signal Instructions_memory:comb_9\|instrucao\[28\]" {  } { { "Instruction_memory/Instruction_memory.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Instruction_memory/Instruction_memory.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1498684994026 ""}  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1498684994026 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers:comb_11\|registerFile\[3\]\[12\] " "Latch registers:comb_11\|registerFile\[3\]\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Instructions_memory:comb_9\|instrucao\[28\] " "Ports D and ENA on the latch are fed by the same signal Instructions_memory:comb_9\|instrucao\[28\]" {  } { { "Instruction_memory/Instruction_memory.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Instruction_memory/Instruction_memory.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1498684994026 ""}  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1498684994026 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers:comb_11\|registerFile\[28\]\[12\] " "Latch registers:comb_11\|registerFile\[28\]\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Instructions_memory:comb_9\|instrucao\[28\] " "Ports D and ENA on the latch are fed by the same signal Instructions_memory:comb_9\|instrucao\[28\]" {  } { { "Instruction_memory/Instruction_memory.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Instruction_memory/Instruction_memory.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1498684994027 ""}  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1498684994027 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers:comb_11\|registerFile\[29\]\[12\] " "Latch registers:comb_11\|registerFile\[29\]\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Instructions_memory:comb_9\|instrucao\[28\] " "Ports D and ENA on the latch are fed by the same signal Instructions_memory:comb_9\|instrucao\[28\]" {  } { { "Instruction_memory/Instruction_memory.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Instruction_memory/Instruction_memory.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1498684994027 ""}  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1498684994027 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers:comb_11\|registerFile\[1\]\[13\] " "Latch registers:comb_11\|registerFile\[1\]\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Instructions_memory:comb_9\|instrucao\[28\] " "Ports D and ENA on the latch are fed by the same signal Instructions_memory:comb_9\|instrucao\[28\]" {  } { { "Instruction_memory/Instruction_memory.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Instruction_memory/Instruction_memory.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1498684994027 ""}  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1498684994027 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers:comb_11\|registerFile\[2\]\[13\] " "Latch registers:comb_11\|registerFile\[2\]\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Instructions_memory:comb_9\|instrucao\[28\] " "Ports D and ENA on the latch are fed by the same signal Instructions_memory:comb_9\|instrucao\[28\]" {  } { { "Instruction_memory/Instruction_memory.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Instruction_memory/Instruction_memory.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1498684994027 ""}  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1498684994027 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers:comb_11\|registerFile\[3\]\[13\] " "Latch registers:comb_11\|registerFile\[3\]\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Instructions_memory:comb_9\|instrucao\[28\] " "Ports D and ENA on the latch are fed by the same signal Instructions_memory:comb_9\|instrucao\[28\]" {  } { { "Instruction_memory/Instruction_memory.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Instruction_memory/Instruction_memory.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1498684994027 ""}  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1498684994027 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers:comb_11\|registerFile\[28\]\[13\] " "Latch registers:comb_11\|registerFile\[28\]\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Instructions_memory:comb_9\|instrucao\[28\] " "Ports D and ENA on the latch are fed by the same signal Instructions_memory:comb_9\|instrucao\[28\]" {  } { { "Instruction_memory/Instruction_memory.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Instruction_memory/Instruction_memory.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1498684994027 ""}  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1498684994027 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers:comb_11\|registerFile\[29\]\[13\] " "Latch registers:comb_11\|registerFile\[29\]\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Instructions_memory:comb_9\|instrucao\[28\] " "Ports D and ENA on the latch are fed by the same signal Instructions_memory:comb_9\|instrucao\[28\]" {  } { { "Instruction_memory/Instruction_memory.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Instruction_memory/Instruction_memory.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1498684994027 ""}  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1498684994027 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers:comb_11\|registerFile\[1\]\[14\] " "Latch registers:comb_11\|registerFile\[1\]\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Instructions_memory:comb_9\|instrucao\[28\] " "Ports D and ENA on the latch are fed by the same signal Instructions_memory:comb_9\|instrucao\[28\]" {  } { { "Instruction_memory/Instruction_memory.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Instruction_memory/Instruction_memory.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1498684994027 ""}  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1498684994027 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers:comb_11\|registerFile\[2\]\[14\] " "Latch registers:comb_11\|registerFile\[2\]\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Instructions_memory:comb_9\|instrucao\[28\] " "Ports D and ENA on the latch are fed by the same signal Instructions_memory:comb_9\|instrucao\[28\]" {  } { { "Instruction_memory/Instruction_memory.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Instruction_memory/Instruction_memory.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1498684994027 ""}  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1498684994027 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers:comb_11\|registerFile\[3\]\[14\] " "Latch registers:comb_11\|registerFile\[3\]\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Instructions_memory:comb_9\|instrucao\[28\] " "Ports D and ENA on the latch are fed by the same signal Instructions_memory:comb_9\|instrucao\[28\]" {  } { { "Instruction_memory/Instruction_memory.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Instruction_memory/Instruction_memory.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1498684994027 ""}  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1498684994027 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers:comb_11\|registerFile\[28\]\[14\] " "Latch registers:comb_11\|registerFile\[28\]\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Instructions_memory:comb_9\|instrucao\[28\] " "Ports D and ENA on the latch are fed by the same signal Instructions_memory:comb_9\|instrucao\[28\]" {  } { { "Instruction_memory/Instruction_memory.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Instruction_memory/Instruction_memory.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1498684994027 ""}  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1498684994027 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers:comb_11\|registerFile\[29\]\[14\] " "Latch registers:comb_11\|registerFile\[29\]\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Instructions_memory:comb_9\|instrucao\[28\] " "Ports D and ENA on the latch are fed by the same signal Instructions_memory:comb_9\|instrucao\[28\]" {  } { { "Instruction_memory/Instruction_memory.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Instruction_memory/Instruction_memory.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1498684994027 ""}  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1498684994027 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers:comb_11\|registerFile\[1\]\[15\] " "Latch registers:comb_11\|registerFile\[1\]\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Instructions_memory:comb_9\|instrucao\[28\] " "Ports D and ENA on the latch are fed by the same signal Instructions_memory:comb_9\|instrucao\[28\]" {  } { { "Instruction_memory/Instruction_memory.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Instruction_memory/Instruction_memory.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1498684994028 ""}  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1498684994028 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers:comb_11\|registerFile\[2\]\[15\] " "Latch registers:comb_11\|registerFile\[2\]\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Instructions_memory:comb_9\|instrucao\[28\] " "Ports D and ENA on the latch are fed by the same signal Instructions_memory:comb_9\|instrucao\[28\]" {  } { { "Instruction_memory/Instruction_memory.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Instruction_memory/Instruction_memory.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1498684994028 ""}  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1498684994028 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers:comb_11\|registerFile\[3\]\[15\] " "Latch registers:comb_11\|registerFile\[3\]\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Instructions_memory:comb_9\|instrucao\[28\] " "Ports D and ENA on the latch are fed by the same signal Instructions_memory:comb_9\|instrucao\[28\]" {  } { { "Instruction_memory/Instruction_memory.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Instruction_memory/Instruction_memory.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1498684994028 ""}  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1498684994028 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers:comb_11\|registerFile\[28\]\[15\] " "Latch registers:comb_11\|registerFile\[28\]\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Instructions_memory:comb_9\|instrucao\[28\] " "Ports D and ENA on the latch are fed by the same signal Instructions_memory:comb_9\|instrucao\[28\]" {  } { { "Instruction_memory/Instruction_memory.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Instruction_memory/Instruction_memory.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1498684994028 ""}  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1498684994028 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers:comb_11\|registerFile\[29\]\[15\] " "Latch registers:comb_11\|registerFile\[29\]\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Instructions_memory:comb_9\|instrucao\[28\] " "Ports D and ENA on the latch are fed by the same signal Instructions_memory:comb_9\|instrucao\[28\]" {  } { { "Instruction_memory/Instruction_memory.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Instruction_memory/Instruction_memory.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1498684994028 ""}  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1498684994028 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers:comb_11\|registerFile\[1\]\[16\] " "Latch registers:comb_11\|registerFile\[1\]\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Instructions_memory:comb_9\|instrucao\[28\] " "Ports D and ENA on the latch are fed by the same signal Instructions_memory:comb_9\|instrucao\[28\]" {  } { { "Instruction_memory/Instruction_memory.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Instruction_memory/Instruction_memory.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1498684994028 ""}  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1498684994028 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers:comb_11\|registerFile\[2\]\[16\] " "Latch registers:comb_11\|registerFile\[2\]\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Instructions_memory:comb_9\|instrucao\[28\] " "Ports D and ENA on the latch are fed by the same signal Instructions_memory:comb_9\|instrucao\[28\]" {  } { { "Instruction_memory/Instruction_memory.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Instruction_memory/Instruction_memory.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1498684994028 ""}  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1498684994028 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers:comb_11\|registerFile\[3\]\[16\] " "Latch registers:comb_11\|registerFile\[3\]\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Instructions_memory:comb_9\|instrucao\[28\] " "Ports D and ENA on the latch are fed by the same signal Instructions_memory:comb_9\|instrucao\[28\]" {  } { { "Instruction_memory/Instruction_memory.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Instruction_memory/Instruction_memory.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1498684994028 ""}  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1498684994028 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers:comb_11\|registerFile\[28\]\[16\] " "Latch registers:comb_11\|registerFile\[28\]\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Instructions_memory:comb_9\|instrucao\[28\] " "Ports D and ENA on the latch are fed by the same signal Instructions_memory:comb_9\|instrucao\[28\]" {  } { { "Instruction_memory/Instruction_memory.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Instruction_memory/Instruction_memory.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1498684994028 ""}  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1498684994028 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers:comb_11\|registerFile\[29\]\[16\] " "Latch registers:comb_11\|registerFile\[29\]\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Instructions_memory:comb_9\|instrucao\[28\] " "Ports D and ENA on the latch are fed by the same signal Instructions_memory:comb_9\|instrucao\[28\]" {  } { { "Instruction_memory/Instruction_memory.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Instruction_memory/Instruction_memory.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1498684994028 ""}  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1498684994028 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers:comb_11\|registerFile\[1\]\[17\] " "Latch registers:comb_11\|registerFile\[1\]\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Instructions_memory:comb_9\|instrucao\[28\] " "Ports D and ENA on the latch are fed by the same signal Instructions_memory:comb_9\|instrucao\[28\]" {  } { { "Instruction_memory/Instruction_memory.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Instruction_memory/Instruction_memory.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1498684994028 ""}  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1498684994028 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers:comb_11\|registerFile\[2\]\[17\] " "Latch registers:comb_11\|registerFile\[2\]\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Instructions_memory:comb_9\|instrucao\[28\] " "Ports D and ENA on the latch are fed by the same signal Instructions_memory:comb_9\|instrucao\[28\]" {  } { { "Instruction_memory/Instruction_memory.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Instruction_memory/Instruction_memory.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1498684994028 ""}  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1498684994028 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers:comb_11\|registerFile\[3\]\[17\] " "Latch registers:comb_11\|registerFile\[3\]\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Instructions_memory:comb_9\|instrucao\[28\] " "Ports D and ENA on the latch are fed by the same signal Instructions_memory:comb_9\|instrucao\[28\]" {  } { { "Instruction_memory/Instruction_memory.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Instruction_memory/Instruction_memory.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1498684994028 ""}  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1498684994028 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers:comb_11\|registerFile\[28\]\[17\] " "Latch registers:comb_11\|registerFile\[28\]\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Instructions_memory:comb_9\|instrucao\[28\] " "Ports D and ENA on the latch are fed by the same signal Instructions_memory:comb_9\|instrucao\[28\]" {  } { { "Instruction_memory/Instruction_memory.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Instruction_memory/Instruction_memory.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1498684994029 ""}  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1498684994029 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers:comb_11\|registerFile\[29\]\[17\] " "Latch registers:comb_11\|registerFile\[29\]\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Instructions_memory:comb_9\|instrucao\[28\] " "Ports D and ENA on the latch are fed by the same signal Instructions_memory:comb_9\|instrucao\[28\]" {  } { { "Instruction_memory/Instruction_memory.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Instruction_memory/Instruction_memory.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1498684994029 ""}  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1498684994029 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers:comb_11\|registerFile\[1\]\[18\] " "Latch registers:comb_11\|registerFile\[1\]\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Instructions_memory:comb_9\|instrucao\[28\] " "Ports D and ENA on the latch are fed by the same signal Instructions_memory:comb_9\|instrucao\[28\]" {  } { { "Instruction_memory/Instruction_memory.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Instruction_memory/Instruction_memory.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1498684994029 ""}  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1498684994029 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers:comb_11\|registerFile\[2\]\[18\] " "Latch registers:comb_11\|registerFile\[2\]\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Instructions_memory:comb_9\|instrucao\[28\] " "Ports D and ENA on the latch are fed by the same signal Instructions_memory:comb_9\|instrucao\[28\]" {  } { { "Instruction_memory/Instruction_memory.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Instruction_memory/Instruction_memory.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1498684994029 ""}  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1498684994029 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers:comb_11\|registerFile\[3\]\[18\] " "Latch registers:comb_11\|registerFile\[3\]\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Instructions_memory:comb_9\|instrucao\[28\] " "Ports D and ENA on the latch are fed by the same signal Instructions_memory:comb_9\|instrucao\[28\]" {  } { { "Instruction_memory/Instruction_memory.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Instruction_memory/Instruction_memory.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1498684994029 ""}  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1498684994029 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers:comb_11\|registerFile\[28\]\[18\] " "Latch registers:comb_11\|registerFile\[28\]\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Instructions_memory:comb_9\|instrucao\[28\] " "Ports D and ENA on the latch are fed by the same signal Instructions_memory:comb_9\|instrucao\[28\]" {  } { { "Instruction_memory/Instruction_memory.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Instruction_memory/Instruction_memory.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1498684994029 ""}  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1498684994029 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers:comb_11\|registerFile\[29\]\[18\] " "Latch registers:comb_11\|registerFile\[29\]\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Instructions_memory:comb_9\|instrucao\[28\] " "Ports D and ENA on the latch are fed by the same signal Instructions_memory:comb_9\|instrucao\[28\]" {  } { { "Instruction_memory/Instruction_memory.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Instruction_memory/Instruction_memory.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1498684994029 ""}  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1498684994029 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers:comb_11\|registerFile\[1\]\[19\] " "Latch registers:comb_11\|registerFile\[1\]\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Instructions_memory:comb_9\|instrucao\[28\] " "Ports D and ENA on the latch are fed by the same signal Instructions_memory:comb_9\|instrucao\[28\]" {  } { { "Instruction_memory/Instruction_memory.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Instruction_memory/Instruction_memory.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1498684994029 ""}  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1498684994029 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers:comb_11\|registerFile\[2\]\[19\] " "Latch registers:comb_11\|registerFile\[2\]\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Instructions_memory:comb_9\|instrucao\[28\] " "Ports D and ENA on the latch are fed by the same signal Instructions_memory:comb_9\|instrucao\[28\]" {  } { { "Instruction_memory/Instruction_memory.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Instruction_memory/Instruction_memory.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1498684994029 ""}  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1498684994029 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers:comb_11\|registerFile\[3\]\[19\] " "Latch registers:comb_11\|registerFile\[3\]\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Instructions_memory:comb_9\|instrucao\[28\] " "Ports D and ENA on the latch are fed by the same signal Instructions_memory:comb_9\|instrucao\[28\]" {  } { { "Instruction_memory/Instruction_memory.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Instruction_memory/Instruction_memory.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1498684994029 ""}  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1498684994029 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers:comb_11\|registerFile\[28\]\[19\] " "Latch registers:comb_11\|registerFile\[28\]\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Instructions_memory:comb_9\|instrucao\[28\] " "Ports D and ENA on the latch are fed by the same signal Instructions_memory:comb_9\|instrucao\[28\]" {  } { { "Instruction_memory/Instruction_memory.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Instruction_memory/Instruction_memory.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1498684994029 ""}  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1498684994029 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers:comb_11\|registerFile\[29\]\[19\] " "Latch registers:comb_11\|registerFile\[29\]\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Instructions_memory:comb_9\|instrucao\[28\] " "Ports D and ENA on the latch are fed by the same signal Instructions_memory:comb_9\|instrucao\[28\]" {  } { { "Instruction_memory/Instruction_memory.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Instruction_memory/Instruction_memory.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1498684994029 ""}  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1498684994029 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers:comb_11\|registerFile\[1\]\[20\] " "Latch registers:comb_11\|registerFile\[1\]\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Instructions_memory:comb_9\|instrucao\[28\] " "Ports D and ENA on the latch are fed by the same signal Instructions_memory:comb_9\|instrucao\[28\]" {  } { { "Instruction_memory/Instruction_memory.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Instruction_memory/Instruction_memory.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1498684994029 ""}  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1498684994029 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers:comb_11\|registerFile\[2\]\[20\] " "Latch registers:comb_11\|registerFile\[2\]\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Instructions_memory:comb_9\|instrucao\[28\] " "Ports D and ENA on the latch are fed by the same signal Instructions_memory:comb_9\|instrucao\[28\]" {  } { { "Instruction_memory/Instruction_memory.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Instruction_memory/Instruction_memory.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1498684994030 ""}  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1498684994030 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers:comb_11\|registerFile\[3\]\[20\] " "Latch registers:comb_11\|registerFile\[3\]\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Instructions_memory:comb_9\|instrucao\[28\] " "Ports D and ENA on the latch are fed by the same signal Instructions_memory:comb_9\|instrucao\[28\]" {  } { { "Instruction_memory/Instruction_memory.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Instruction_memory/Instruction_memory.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1498684994030 ""}  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1498684994030 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers:comb_11\|registerFile\[28\]\[20\] " "Latch registers:comb_11\|registerFile\[28\]\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Instructions_memory:comb_9\|instrucao\[28\] " "Ports D and ENA on the latch are fed by the same signal Instructions_memory:comb_9\|instrucao\[28\]" {  } { { "Instruction_memory/Instruction_memory.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Instruction_memory/Instruction_memory.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1498684994030 ""}  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1498684994030 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers:comb_11\|registerFile\[29\]\[20\] " "Latch registers:comb_11\|registerFile\[29\]\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Instructions_memory:comb_9\|instrucao\[28\] " "Ports D and ENA on the latch are fed by the same signal Instructions_memory:comb_9\|instrucao\[28\]" {  } { { "Instruction_memory/Instruction_memory.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Instruction_memory/Instruction_memory.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1498684994030 ""}  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1498684994030 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers:comb_11\|registerFile\[1\]\[21\] " "Latch registers:comb_11\|registerFile\[1\]\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Instructions_memory:comb_9\|instrucao\[28\] " "Ports D and ENA on the latch are fed by the same signal Instructions_memory:comb_9\|instrucao\[28\]" {  } { { "Instruction_memory/Instruction_memory.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Instruction_memory/Instruction_memory.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1498684994030 ""}  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1498684994030 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers:comb_11\|registerFile\[2\]\[21\] " "Latch registers:comb_11\|registerFile\[2\]\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Instructions_memory:comb_9\|instrucao\[28\] " "Ports D and ENA on the latch are fed by the same signal Instructions_memory:comb_9\|instrucao\[28\]" {  } { { "Instruction_memory/Instruction_memory.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Instruction_memory/Instruction_memory.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1498684994030 ""}  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1498684994030 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers:comb_11\|registerFile\[3\]\[21\] " "Latch registers:comb_11\|registerFile\[3\]\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Instructions_memory:comb_9\|instrucao\[28\] " "Ports D and ENA on the latch are fed by the same signal Instructions_memory:comb_9\|instrucao\[28\]" {  } { { "Instruction_memory/Instruction_memory.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Instruction_memory/Instruction_memory.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1498684994030 ""}  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1498684994030 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers:comb_11\|registerFile\[28\]\[21\] " "Latch registers:comb_11\|registerFile\[28\]\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Instructions_memory:comb_9\|instrucao\[28\] " "Ports D and ENA on the latch are fed by the same signal Instructions_memory:comb_9\|instrucao\[28\]" {  } { { "Instruction_memory/Instruction_memory.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Instruction_memory/Instruction_memory.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1498684994030 ""}  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1498684994030 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers:comb_11\|registerFile\[29\]\[21\] " "Latch registers:comb_11\|registerFile\[29\]\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Instructions_memory:comb_9\|instrucao\[28\] " "Ports D and ENA on the latch are fed by the same signal Instructions_memory:comb_9\|instrucao\[28\]" {  } { { "Instruction_memory/Instruction_memory.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Instruction_memory/Instruction_memory.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1498684994030 ""}  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1498684994030 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers:comb_11\|registerFile\[1\]\[22\] " "Latch registers:comb_11\|registerFile\[1\]\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Instructions_memory:comb_9\|instrucao\[28\] " "Ports D and ENA on the latch are fed by the same signal Instructions_memory:comb_9\|instrucao\[28\]" {  } { { "Instruction_memory/Instruction_memory.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Instruction_memory/Instruction_memory.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1498684994030 ""}  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1498684994030 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers:comb_11\|registerFile\[2\]\[22\] " "Latch registers:comb_11\|registerFile\[2\]\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Instructions_memory:comb_9\|instrucao\[28\] " "Ports D and ENA on the latch are fed by the same signal Instructions_memory:comb_9\|instrucao\[28\]" {  } { { "Instruction_memory/Instruction_memory.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Instruction_memory/Instruction_memory.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1498684994030 ""}  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1498684994030 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers:comb_11\|registerFile\[3\]\[22\] " "Latch registers:comb_11\|registerFile\[3\]\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Instructions_memory:comb_9\|instrucao\[28\] " "Ports D and ENA on the latch are fed by the same signal Instructions_memory:comb_9\|instrucao\[28\]" {  } { { "Instruction_memory/Instruction_memory.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Instruction_memory/Instruction_memory.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1498684994030 ""}  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1498684994030 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers:comb_11\|registerFile\[28\]\[22\] " "Latch registers:comb_11\|registerFile\[28\]\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Instructions_memory:comb_9\|instrucao\[28\] " "Ports D and ENA on the latch are fed by the same signal Instructions_memory:comb_9\|instrucao\[28\]" {  } { { "Instruction_memory/Instruction_memory.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Instruction_memory/Instruction_memory.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1498684994030 ""}  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1498684994030 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers:comb_11\|registerFile\[29\]\[22\] " "Latch registers:comb_11\|registerFile\[29\]\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Instructions_memory:comb_9\|instrucao\[28\] " "Ports D and ENA on the latch are fed by the same signal Instructions_memory:comb_9\|instrucao\[28\]" {  } { { "Instruction_memory/Instruction_memory.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Instruction_memory/Instruction_memory.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1498684994031 ""}  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1498684994031 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers:comb_11\|registerFile\[2\]\[23\] " "Latch registers:comb_11\|registerFile\[2\]\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Instructions_memory:comb_9\|instrucao\[28\] " "Ports D and ENA on the latch are fed by the same signal Instructions_memory:comb_9\|instrucao\[28\]" {  } { { "Instruction_memory/Instruction_memory.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Instruction_memory/Instruction_memory.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1498684994031 ""}  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1498684994031 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers:comb_11\|registerFile\[1\]\[23\] " "Latch registers:comb_11\|registerFile\[1\]\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Instructions_memory:comb_9\|instrucao\[28\] " "Ports D and ENA on the latch are fed by the same signal Instructions_memory:comb_9\|instrucao\[28\]" {  } { { "Instruction_memory/Instruction_memory.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Instruction_memory/Instruction_memory.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1498684994031 ""}  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1498684994031 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers:comb_11\|registerFile\[3\]\[23\] " "Latch registers:comb_11\|registerFile\[3\]\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Instructions_memory:comb_9\|instrucao\[28\] " "Ports D and ENA on the latch are fed by the same signal Instructions_memory:comb_9\|instrucao\[28\]" {  } { { "Instruction_memory/Instruction_memory.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Instruction_memory/Instruction_memory.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1498684994031 ""}  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1498684994031 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers:comb_11\|registerFile\[28\]\[23\] " "Latch registers:comb_11\|registerFile\[28\]\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Instructions_memory:comb_9\|instrucao\[28\] " "Ports D and ENA on the latch are fed by the same signal Instructions_memory:comb_9\|instrucao\[28\]" {  } { { "Instruction_memory/Instruction_memory.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Instruction_memory/Instruction_memory.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1498684994031 ""}  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1498684994031 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers:comb_11\|registerFile\[29\]\[23\] " "Latch registers:comb_11\|registerFile\[29\]\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Instructions_memory:comb_9\|instrucao\[28\] " "Ports D and ENA on the latch are fed by the same signal Instructions_memory:comb_9\|instrucao\[28\]" {  } { { "Instruction_memory/Instruction_memory.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Instruction_memory/Instruction_memory.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1498684994031 ""}  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1498684994031 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers:comb_11\|registerFile\[1\]\[24\] " "Latch registers:comb_11\|registerFile\[1\]\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Instructions_memory:comb_9\|instrucao\[28\] " "Ports D and ENA on the latch are fed by the same signal Instructions_memory:comb_9\|instrucao\[28\]" {  } { { "Instruction_memory/Instruction_memory.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Instruction_memory/Instruction_memory.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1498684994031 ""}  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1498684994031 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers:comb_11\|registerFile\[2\]\[24\] " "Latch registers:comb_11\|registerFile\[2\]\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Instructions_memory:comb_9\|instrucao\[28\] " "Ports D and ENA on the latch are fed by the same signal Instructions_memory:comb_9\|instrucao\[28\]" {  } { { "Instruction_memory/Instruction_memory.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Instruction_memory/Instruction_memory.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1498684994031 ""}  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1498684994031 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers:comb_11\|registerFile\[3\]\[24\] " "Latch registers:comb_11\|registerFile\[3\]\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Instructions_memory:comb_9\|instrucao\[28\] " "Ports D and ENA on the latch are fed by the same signal Instructions_memory:comb_9\|instrucao\[28\]" {  } { { "Instruction_memory/Instruction_memory.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Instruction_memory/Instruction_memory.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1498684994031 ""}  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1498684994031 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers:comb_11\|registerFile\[28\]\[24\] " "Latch registers:comb_11\|registerFile\[28\]\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Instructions_memory:comb_9\|instrucao\[28\] " "Ports D and ENA on the latch are fed by the same signal Instructions_memory:comb_9\|instrucao\[28\]" {  } { { "Instruction_memory/Instruction_memory.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Instruction_memory/Instruction_memory.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1498684994031 ""}  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1498684994031 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers:comb_11\|registerFile\[29\]\[24\] " "Latch registers:comb_11\|registerFile\[29\]\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Instructions_memory:comb_9\|instrucao\[28\] " "Ports D and ENA on the latch are fed by the same signal Instructions_memory:comb_9\|instrucao\[28\]" {  } { { "Instruction_memory/Instruction_memory.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Instruction_memory/Instruction_memory.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1498684994031 ""}  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1498684994031 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers:comb_11\|registerFile\[2\]\[25\] " "Latch registers:comb_11\|registerFile\[2\]\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Instructions_memory:comb_9\|instrucao\[28\] " "Ports D and ENA on the latch are fed by the same signal Instructions_memory:comb_9\|instrucao\[28\]" {  } { { "Instruction_memory/Instruction_memory.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Instruction_memory/Instruction_memory.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1498684994031 ""}  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1498684994031 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers:comb_11\|registerFile\[1\]\[25\] " "Latch registers:comb_11\|registerFile\[1\]\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Instructions_memory:comb_9\|instrucao\[28\] " "Ports D and ENA on the latch are fed by the same signal Instructions_memory:comb_9\|instrucao\[28\]" {  } { { "Instruction_memory/Instruction_memory.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Instruction_memory/Instruction_memory.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1498684994032 ""}  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1498684994032 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers:comb_11\|registerFile\[3\]\[25\] " "Latch registers:comb_11\|registerFile\[3\]\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Instructions_memory:comb_9\|instrucao\[28\] " "Ports D and ENA on the latch are fed by the same signal Instructions_memory:comb_9\|instrucao\[28\]" {  } { { "Instruction_memory/Instruction_memory.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Instruction_memory/Instruction_memory.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1498684994032 ""}  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1498684994032 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers:comb_11\|registerFile\[28\]\[25\] " "Latch registers:comb_11\|registerFile\[28\]\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Instructions_memory:comb_9\|instrucao\[28\] " "Ports D and ENA on the latch are fed by the same signal Instructions_memory:comb_9\|instrucao\[28\]" {  } { { "Instruction_memory/Instruction_memory.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Instruction_memory/Instruction_memory.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1498684994032 ""}  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1498684994032 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers:comb_11\|registerFile\[29\]\[25\] " "Latch registers:comb_11\|registerFile\[29\]\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Instructions_memory:comb_9\|instrucao\[28\] " "Ports D and ENA on the latch are fed by the same signal Instructions_memory:comb_9\|instrucao\[28\]" {  } { { "Instruction_memory/Instruction_memory.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Instruction_memory/Instruction_memory.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1498684994032 ""}  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1498684994032 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers:comb_11\|registerFile\[1\]\[26\] " "Latch registers:comb_11\|registerFile\[1\]\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Instructions_memory:comb_9\|instrucao\[28\] " "Ports D and ENA on the latch are fed by the same signal Instructions_memory:comb_9\|instrucao\[28\]" {  } { { "Instruction_memory/Instruction_memory.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Instruction_memory/Instruction_memory.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1498684994032 ""}  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1498684994032 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers:comb_11\|registerFile\[2\]\[26\] " "Latch registers:comb_11\|registerFile\[2\]\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Instructions_memory:comb_9\|instrucao\[28\] " "Ports D and ENA on the latch are fed by the same signal Instructions_memory:comb_9\|instrucao\[28\]" {  } { { "Instruction_memory/Instruction_memory.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Instruction_memory/Instruction_memory.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1498684994032 ""}  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1498684994032 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers:comb_11\|registerFile\[3\]\[26\] " "Latch registers:comb_11\|registerFile\[3\]\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Instructions_memory:comb_9\|instrucao\[28\] " "Ports D and ENA on the latch are fed by the same signal Instructions_memory:comb_9\|instrucao\[28\]" {  } { { "Instruction_memory/Instruction_memory.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Instruction_memory/Instruction_memory.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1498684994032 ""}  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1498684994032 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers:comb_11\|registerFile\[28\]\[26\] " "Latch registers:comb_11\|registerFile\[28\]\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Instructions_memory:comb_9\|instrucao\[28\] " "Ports D and ENA on the latch are fed by the same signal Instructions_memory:comb_9\|instrucao\[28\]" {  } { { "Instruction_memory/Instruction_memory.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Instruction_memory/Instruction_memory.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1498684994032 ""}  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1498684994032 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers:comb_11\|registerFile\[29\]\[26\] " "Latch registers:comb_11\|registerFile\[29\]\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Instructions_memory:comb_9\|instrucao\[28\] " "Ports D and ENA on the latch are fed by the same signal Instructions_memory:comb_9\|instrucao\[28\]" {  } { { "Instruction_memory/Instruction_memory.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Instruction_memory/Instruction_memory.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1498684994032 ""}  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1498684994032 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers:comb_11\|registerFile\[2\]\[27\] " "Latch registers:comb_11\|registerFile\[2\]\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Instructions_memory:comb_9\|instrucao\[28\] " "Ports D and ENA on the latch are fed by the same signal Instructions_memory:comb_9\|instrucao\[28\]" {  } { { "Instruction_memory/Instruction_memory.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Instruction_memory/Instruction_memory.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1498684994032 ""}  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1498684994032 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers:comb_11\|registerFile\[1\]\[27\] " "Latch registers:comb_11\|registerFile\[1\]\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Instructions_memory:comb_9\|instrucao\[28\] " "Ports D and ENA on the latch are fed by the same signal Instructions_memory:comb_9\|instrucao\[28\]" {  } { { "Instruction_memory/Instruction_memory.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Instruction_memory/Instruction_memory.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1498684994032 ""}  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1498684994032 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers:comb_11\|registerFile\[3\]\[27\] " "Latch registers:comb_11\|registerFile\[3\]\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Instructions_memory:comb_9\|instrucao\[28\] " "Ports D and ENA on the latch are fed by the same signal Instructions_memory:comb_9\|instrucao\[28\]" {  } { { "Instruction_memory/Instruction_memory.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Instruction_memory/Instruction_memory.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1498684994032 ""}  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1498684994032 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers:comb_11\|registerFile\[28\]\[27\] " "Latch registers:comb_11\|registerFile\[28\]\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Instructions_memory:comb_9\|instrucao\[28\] " "Ports D and ENA on the latch are fed by the same signal Instructions_memory:comb_9\|instrucao\[28\]" {  } { { "Instruction_memory/Instruction_memory.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Instruction_memory/Instruction_memory.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1498684994032 ""}  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1498684994032 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers:comb_11\|registerFile\[29\]\[27\] " "Latch registers:comb_11\|registerFile\[29\]\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Instructions_memory:comb_9\|instrucao\[28\] " "Ports D and ENA on the latch are fed by the same signal Instructions_memory:comb_9\|instrucao\[28\]" {  } { { "Instruction_memory/Instruction_memory.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Instruction_memory/Instruction_memory.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1498684994033 ""}  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1498684994033 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers:comb_11\|registerFile\[1\]\[28\] " "Latch registers:comb_11\|registerFile\[1\]\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Instructions_memory:comb_9\|instrucao\[28\] " "Ports D and ENA on the latch are fed by the same signal Instructions_memory:comb_9\|instrucao\[28\]" {  } { { "Instruction_memory/Instruction_memory.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Instruction_memory/Instruction_memory.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1498684994033 ""}  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1498684994033 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers:comb_11\|registerFile\[2\]\[28\] " "Latch registers:comb_11\|registerFile\[2\]\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Instructions_memory:comb_9\|instrucao\[28\] " "Ports D and ENA on the latch are fed by the same signal Instructions_memory:comb_9\|instrucao\[28\]" {  } { { "Instruction_memory/Instruction_memory.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Instruction_memory/Instruction_memory.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1498684994033 ""}  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1498684994033 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers:comb_11\|registerFile\[3\]\[28\] " "Latch registers:comb_11\|registerFile\[3\]\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Instructions_memory:comb_9\|instrucao\[28\] " "Ports D and ENA on the latch are fed by the same signal Instructions_memory:comb_9\|instrucao\[28\]" {  } { { "Instruction_memory/Instruction_memory.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Instruction_memory/Instruction_memory.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1498684994033 ""}  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1498684994033 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers:comb_11\|registerFile\[28\]\[28\] " "Latch registers:comb_11\|registerFile\[28\]\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Instructions_memory:comb_9\|instrucao\[28\] " "Ports D and ENA on the latch are fed by the same signal Instructions_memory:comb_9\|instrucao\[28\]" {  } { { "Instruction_memory/Instruction_memory.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Instruction_memory/Instruction_memory.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1498684994033 ""}  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1498684994033 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers:comb_11\|registerFile\[29\]\[28\] " "Latch registers:comb_11\|registerFile\[29\]\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Instructions_memory:comb_9\|instrucao\[28\] " "Ports D and ENA on the latch are fed by the same signal Instructions_memory:comb_9\|instrucao\[28\]" {  } { { "Instruction_memory/Instruction_memory.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Instruction_memory/Instruction_memory.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1498684994033 ""}  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1498684994033 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers:comb_11\|registerFile\[2\]\[29\] " "Latch registers:comb_11\|registerFile\[2\]\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Instructions_memory:comb_9\|instrucao\[28\] " "Ports D and ENA on the latch are fed by the same signal Instructions_memory:comb_9\|instrucao\[28\]" {  } { { "Instruction_memory/Instruction_memory.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Instruction_memory/Instruction_memory.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1498684994033 ""}  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1498684994033 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers:comb_11\|registerFile\[1\]\[29\] " "Latch registers:comb_11\|registerFile\[1\]\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Instructions_memory:comb_9\|instrucao\[28\] " "Ports D and ENA on the latch are fed by the same signal Instructions_memory:comb_9\|instrucao\[28\]" {  } { { "Instruction_memory/Instruction_memory.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Instruction_memory/Instruction_memory.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1498684994033 ""}  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1498684994033 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers:comb_11\|registerFile\[3\]\[29\] " "Latch registers:comb_11\|registerFile\[3\]\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Instructions_memory:comb_9\|instrucao\[28\] " "Ports D and ENA on the latch are fed by the same signal Instructions_memory:comb_9\|instrucao\[28\]" {  } { { "Instruction_memory/Instruction_memory.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Instruction_memory/Instruction_memory.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1498684994033 ""}  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1498684994033 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers:comb_11\|registerFile\[28\]\[29\] " "Latch registers:comb_11\|registerFile\[28\]\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Instructions_memory:comb_9\|instrucao\[28\] " "Ports D and ENA on the latch are fed by the same signal Instructions_memory:comb_9\|instrucao\[28\]" {  } { { "Instruction_memory/Instruction_memory.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Instruction_memory/Instruction_memory.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1498684994033 ""}  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1498684994033 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers:comb_11\|registerFile\[29\]\[29\] " "Latch registers:comb_11\|registerFile\[29\]\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Instructions_memory:comb_9\|instrucao\[28\] " "Ports D and ENA on the latch are fed by the same signal Instructions_memory:comb_9\|instrucao\[28\]" {  } { { "Instruction_memory/Instruction_memory.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Instruction_memory/Instruction_memory.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1498684994033 ""}  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1498684994033 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers:comb_11\|registerFile\[2\]\[31\] " "Latch registers:comb_11\|registerFile\[2\]\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Instructions_memory:comb_9\|instrucao\[28\] " "Ports D and ENA on the latch are fed by the same signal Instructions_memory:comb_9\|instrucao\[28\]" {  } { { "Instruction_memory/Instruction_memory.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Instruction_memory/Instruction_memory.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1498684994034 ""}  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1498684994034 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers:comb_11\|registerFile\[1\]\[31\] " "Latch registers:comb_11\|registerFile\[1\]\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Instructions_memory:comb_9\|instrucao\[28\] " "Ports D and ENA on the latch are fed by the same signal Instructions_memory:comb_9\|instrucao\[28\]" {  } { { "Instruction_memory/Instruction_memory.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Instruction_memory/Instruction_memory.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1498684994034 ""}  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1498684994034 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers:comb_11\|registerFile\[3\]\[31\] " "Latch registers:comb_11\|registerFile\[3\]\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Instructions_memory:comb_9\|instrucao\[28\] " "Ports D and ENA on the latch are fed by the same signal Instructions_memory:comb_9\|instrucao\[28\]" {  } { { "Instruction_memory/Instruction_memory.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Instruction_memory/Instruction_memory.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1498684994034 ""}  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1498684994034 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers:comb_11\|registerFile\[28\]\[31\] " "Latch registers:comb_11\|registerFile\[28\]\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Instructions_memory:comb_9\|instrucao\[28\] " "Ports D and ENA on the latch are fed by the same signal Instructions_memory:comb_9\|instrucao\[28\]" {  } { { "Instruction_memory/Instruction_memory.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Instruction_memory/Instruction_memory.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1498684994034 ""}  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1498684994034 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers:comb_11\|registerFile\[29\]\[31\] " "Latch registers:comb_11\|registerFile\[29\]\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Instructions_memory:comb_9\|instrucao\[28\] " "Ports D and ENA on the latch are fed by the same signal Instructions_memory:comb_9\|instrucao\[28\]" {  } { { "Instruction_memory/Instruction_memory.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Instruction_memory/Instruction_memory.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1498684994034 ""}  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1498684994034 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers:comb_11\|registerFile\[1\]\[30\] " "Latch registers:comb_11\|registerFile\[1\]\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Instructions_memory:comb_9\|instrucao\[28\] " "Ports D and ENA on the latch are fed by the same signal Instructions_memory:comb_9\|instrucao\[28\]" {  } { { "Instruction_memory/Instruction_memory.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Instruction_memory/Instruction_memory.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1498684994034 ""}  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1498684994034 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers:comb_11\|registerFile\[2\]\[30\] " "Latch registers:comb_11\|registerFile\[2\]\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Instructions_memory:comb_9\|instrucao\[28\] " "Ports D and ENA on the latch are fed by the same signal Instructions_memory:comb_9\|instrucao\[28\]" {  } { { "Instruction_memory/Instruction_memory.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Instruction_memory/Instruction_memory.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1498684994034 ""}  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1498684994034 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers:comb_11\|registerFile\[3\]\[30\] " "Latch registers:comb_11\|registerFile\[3\]\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Instructions_memory:comb_9\|instrucao\[28\] " "Ports D and ENA on the latch are fed by the same signal Instructions_memory:comb_9\|instrucao\[28\]" {  } { { "Instruction_memory/Instruction_memory.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Instruction_memory/Instruction_memory.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1498684994034 ""}  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1498684994034 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers:comb_11\|registerFile\[28\]\[30\] " "Latch registers:comb_11\|registerFile\[28\]\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Instructions_memory:comb_9\|instrucao\[28\] " "Ports D and ENA on the latch are fed by the same signal Instructions_memory:comb_9\|instrucao\[28\]" {  } { { "Instruction_memory/Instruction_memory.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Instruction_memory/Instruction_memory.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1498684994034 ""}  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1498684994034 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers:comb_11\|registerFile\[29\]\[30\] " "Latch registers:comb_11\|registerFile\[29\]\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Instructions_memory:comb_9\|instrucao\[28\] " "Ports D and ENA on the latch are fed by the same signal Instructions_memory:comb_9\|instrucao\[28\]" {  } { { "Instruction_memory/Instruction_memory.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Instruction_memory/Instruction_memory.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1498684994034 ""}  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1498684994034 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "userHundreds\[0\] GND " "Pin \"userHundreds\[0\]\" is stuck at GND" {  } { { "MIPS.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1498684997931 "|MIPS|userHundreds[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "userHundreds\[1\] GND " "Pin \"userHundreds\[1\]\" is stuck at GND" {  } { { "MIPS.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1498684997931 "|MIPS|userHundreds[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "userHundreds\[2\] GND " "Pin \"userHundreds\[2\]\" is stuck at GND" {  } { { "MIPS.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1498684997931 "|MIPS|userHundreds[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "userHundreds\[3\] GND " "Pin \"userHundreds\[3\]\" is stuck at GND" {  } { { "MIPS.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1498684997931 "|MIPS|userHundreds[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "userHundreds\[4\] GND " "Pin \"userHundreds\[4\]\" is stuck at GND" {  } { { "MIPS.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1498684997931 "|MIPS|userHundreds[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "userHundreds\[5\] GND " "Pin \"userHundreds\[5\]\" is stuck at GND" {  } { { "MIPS.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1498684997931 "|MIPS|userHundreds[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "userHundreds\[6\] VCC " "Pin \"userHundreds\[6\]\" is stuck at VCC" {  } { { "MIPS.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1498684997931 "|MIPS|userHundreds[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "userThousand\[0\] GND " "Pin \"userThousand\[0\]\" is stuck at GND" {  } { { "MIPS.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1498684997931 "|MIPS|userThousand[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "userThousand\[1\] GND " "Pin \"userThousand\[1\]\" is stuck at GND" {  } { { "MIPS.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1498684997931 "|MIPS|userThousand[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "userThousand\[2\] GND " "Pin \"userThousand\[2\]\" is stuck at GND" {  } { { "MIPS.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1498684997931 "|MIPS|userThousand[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "userThousand\[3\] GND " "Pin \"userThousand\[3\]\" is stuck at GND" {  } { { "MIPS.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1498684997931 "|MIPS|userThousand[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "userThousand\[4\] GND " "Pin \"userThousand\[4\]\" is stuck at GND" {  } { { "MIPS.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1498684997931 "|MIPS|userThousand[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "userThousand\[5\] GND " "Pin \"userThousand\[5\]\" is stuck at GND" {  } { { "MIPS.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1498684997931 "|MIPS|userThousand[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "userThousand\[6\] GND " "Pin \"userThousand\[6\]\" is stuck at GND" {  } { { "MIPS.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1498684997931 "|MIPS|userThousand[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1498684997931 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1498684998073 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1498685001844 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498685001844 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "interrupt " "No output dependent on input pin \"interrupt\"" {  } { { "MIPS.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1498685002284 "|MIPS|interrupt"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1498685002284 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1610 " "Implemented 1610 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1498685002285 ""} { "Info" "ICUT_CUT_TM_OPINS" "96 " "Implemented 96 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1498685002285 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1471 " "Implemented 1471 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1498685002285 ""} { "Info" "ICUT_CUT_TM_RAMS" "32 " "Implemented 32 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1498685002285 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1498685002285 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1371 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1371 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1025 " "Peak virtual memory: 1025 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1498685002348 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 28 18:23:22 2017 " "Processing ended: Wed Jun 28 18:23:22 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1498685002348 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:32 " "Elapsed time: 00:00:32" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1498685002348 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:37 " "Total CPU time (on all processors): 00:00:37" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1498685002348 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1498685002348 ""}
