var areaJSON='{"columns":["", "ALUTs", "FFs", "RAMs", "DSPs", "MLABs", "Details"], "debug_enabled":"true", "type":"module", "total_percent":[60.8832, 37.8805, 26.3526, 27.6078, 18.1159], "total":[262251, 450313, 749, 275, 3070], "name":"Kernel System", "max_resources":[854400, 1708800, 2713, 1518, 42720], "children":[{"name":"Static Partition", "type":"partition", "children":[{"name":"Board interface", "type":"resource", "data":[66866, 133600, 179, 0, 0], "details":[{"type":"text", "text":"Platform interface logic."}]}]}, {"name":"Global interconnect", "type":"resource", "data":[8159, 9466, 61, 0, 0], "details":[{"type":"text", "text":"Global interconnect for 4 global loads and 12 global stores. Reduce number of global loads and stores to simplify global interconnect."}, {"type":"brief", "text":"For 4 global loads and 12 global stores."}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Global Memory Interconnect", "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/hnj1476724450050.html"}]}]}, {"name":"System description ROM", "type":"resource", "data":[0, 67, 2, 0, 0], "details":[{"type":"text", "text":"This read-only memory contains information for the host about the system and about each kernel in the system, including kernel names, arguments, and attributes. The system description ROM ensures that the binary image on the FPGA is compatible with the host program."}, {"type":"brief", "text":"Contains information for the host."}]}, {"name":"Pipe and channel resources", "type":"group", "children":[{"name":"lbm.cl:17 (DATAR2BU_CELLVECTOR_CHANNEL)", "type":"resource", "data":[11, 4422, 0, 0, 0], "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/lbm.cl", "line":17}]], "details":[{"type":"text", "text":"Channel is implemented 2208 bits wide by 1 deep."}, {"type":"brief", "text":"2208b wide by 1 deep."}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/qah1476410829821.html"}]}]}, {"name":"lbm.cl:18 (BU2DR_CHAR_CHANNEL)", "type":"resource", "data":[15, 32, 0, 0, 0], "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/lbm.cl", "line":18}]], "details":[{"type":"text", "text":"Channel is implemented 8 bits wide by 1 deep."}, {"type":"brief", "text":"8b wide by 1 deep."}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/qah1476410829821.html"}]}]}, {"name":"lbm.cl:19 (CU2DR_CHAR_CHANNEL)", "type":"resource", "data":[15, 32, 0, 0, 0], "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/lbm.cl", "line":19}]], "details":[{"type":"text", "text":"Channel is implemented 8 bits wide by 1 deep."}, {"type":"brief", "text":"8b wide by 1 deep."}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/qah1476410829821.html"}]}]}, {"name":"lbm.cl:20 (BU2CU_CELLVECTOR_CHANNEL)", "type":"resource", "data":[11, 4422, 0, 0, 0], "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/lbm.cl", "line":20}]], "details":[{"type":"text", "text":"Channel is implemented 2208 bits wide by 1 deep."}, {"type":"brief", "text":"2208b wide by 1 deep."}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/qah1476410829821.html"}]}]}, {"name":"lbm.cl:21 (CU2VW_CELLVECTOR_CHANNEL)", "type":"resource", "data":[11, 4422, 0, 0, 0], "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/lbm.cl", "line":21}]], "details":[{"type":"text", "text":"Channel is implemented 2208 bits wide by 1 deep."}, {"type":"brief", "text":"2208b wide by 1 deep."}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/qah1476410829821.html"}]}]}]}, {"name":"bu", "compute_units":1, "type":"function", "total_percent":[14.0346, 6.71559, 7.61821, 0.663472, 1.91041], "total_kernel_resources":[31718, 130180, 18, 28.5, 1283], "details":[{"type":"text", "text":"Number of compute units: 1"}, {"type":"text", "text":"Max global work dimension: 0"}, {"type":"text", "text":"Kernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality."}, {"type":"brief", "text":"1 compute unit.\\nMax global work dimension: 0\\nKernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality."}], "children":[{"name":"Private Variable: \\n - \'i\' (bu.cl:44)", "type":"resource", "data":[31, 110, 0, 0, 0], "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/bu.cl", "line":44}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 5 and depth 1"}, {"type":"text", "text":"1 register of width 32 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 5 width by 1 depth,\\n1 reg, 32 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'smallcell\' (bu.cl:40)", "type":"resource", "data":[63, 324, 0, 0, 0], "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/bu.cl", "line":40}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"9 registers of width 32 and depth 1"}, {"type":"brief", "text":"Register,\\n9 regs, 32 width by 1 depth"}]}, {"name":"bu.cl:22 (cellvector)", "type":"resource", "data":[2049, 98304, 0, 0, 1133], "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/bu.cl", "line":22}]], "details":[{"type":"table", "Private memory":"Stall-Free with Replication", "Requested size":"276 bytes", "Implemented size":"5632 bytes", "Number of banks":"1", "Bank width":"2048 bits", "Bank depth":"2 words", "Total replication":"11", "Clock":"Running memory at 2x clock to support more concurrent ports", "Additional information":[{"type":"text", "text":"Requested size 276 bytes, implemented size 5632 bytes, replicated 11 times total, stall-free, 24 reads and 2 writes. "}, {"type":"text", "text":"Replicated 11 times to efficiently support multiple accesses. To reduce this replication factor, reduce number of read and write accesses."}, {"type":"text", "text":"Private memory implemented in on-chip block RAM."}], "Reference":[{"type":"text", "text":"See %L for more information.", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/chn1469549457114.html"}]}]}, {"type":"brief", "text":"Stall-Free with Replication,\\n276B requested,\\n5632B implemented."}]}, {"name":"bu.cl:38 (cell_interior)", "type":"resource", "data":[0, 0, 0, 0, 26], "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/bu.cl", "line":38}]], "details":[{"type":"table", "Private memory":"Stall-Free", "Requested size":"68 bytes", "Implemented size":"128 bytes", "Number of banks":"2 (banked on bit 6)", "Bank width":"512 bits", "Bank depth":"1 word", "Total replication":"1", "Additional information":[{"type":"text", "text":"Requested size 68 bytes, implemented size 128 bytes, stall-free, 1 read and 2 writes. "}, {"type":"text", "text":"Banked on bit 6 into 2 separate banks."}, {"type":"text", "text":"Reducing accesses to exactly one read and one write for all on-chip memory systems may increase overall system performance."}, {"type":"text", "text":"Private memory implemented in on-chip block RAM."}], "Reference":[{"type":"text", "text":"See %L for more information.", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/chn1469549457114.html"}]}]}, {"type":"brief", "text":"Stall-Free,\\n68B requested,\\n128B implemented."}]}, {"name":"bu.B0", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[2, 32, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[2, 32, 0, 0, 0]}]}, {"name":"Feedback", "type":"resource", "data":[13, 7, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"bu.cl:19", "type":"resource", "data":[5, 5, 0, 0, 0], "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/bu.cl", "line":19}]]}, {"name":"bu.cl:9", "type":"resource", "data":[8, 2, 0, 0, 0], "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/bu.cl", "line":9}]]}]}, {"name":"Computation", "type":"resource", "children":[]}]}, {"name":"bu.B1", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[10, 2166, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[4, 2095, 0, 0, 0]}, {"name":"bu.cl:24", "type":"resource", "data":[0, 1, 0, 0, 0], "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/bu.cl", "line":24}]]}, {"name":"bu.cl:60", "type":"resource", "data":[3, 35, 0, 0, 0], "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/bu.cl", "line":60}]]}, {"name":"bu.cl:66", "type":"resource", "data":[3, 35, 0, 0, 0], "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/bu.cl", "line":66}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[5, 4, 0, 0, 1], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"No Source Line", "type":"resource", "data":[1, 1, 0, 0, 0], "debug":[[{"filename":"", "line":0}]], "children":[{"name":"1-bit Select", "type":"resource", "count":1, "data":[1, 1, 0, 0, 0]}]}, {"name":"bu.cl:22", "type":"resource", "data":[69, 48, 0, 0, 0], "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/bu.cl", "line":22}]], "children":[{"name":"Channel Read", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"Store", "type":"resource", "count":2, "data":[68, 48, 0, 0, 0], "details":[{"type":"text", "text":"Store uses a Local-pipelined never-stall LSU"}, {"type":"brief", "text":"Local-pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free write to memory declared on %L.", "links":[{"filename":"/root/yan/lbm/fpga/lbm/device/bu.cl", "line":"22"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"}]}]}], "replace_name":"true"}, {"name":"bu.cl:23", "type":"resource", "data":[6, 5, 0, 0, 0], "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/bu.cl", "line":23}]], "children":[{"name":"Channel Write", "type":"resource", "count":1, "data":[6, 5, 0, 0, 0]}], "replace_name":"true"}, {"name":"bu.cl:60", "type":"resource", "data":[16, 0, 0, 0, 0], "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/bu.cl", "line":60}]], "children":[{"name":"32-bit Select", "type":"resource", "count":1, "data":[16, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"bu.cl:66", "type":"resource", "data":[26, 0, 0, 0, 0], "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/bu.cl", "line":66}]], "children":[{"name":"32-bit Select", "type":"resource", "count":1, "data":[26, 0, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"bu.B2", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[46, 3562, 0, 0, 12], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[46, 3198, 0, 0, 12]}, {"name":"bu.cl:31", "type":"resource", "data":[0, 35, 0, 0, 0], "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/bu.cl", "line":31}]]}, {"name":"bu.cl:33", "type":"resource", "data":[0, 136, 0, 0, 0], "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/bu.cl", "line":33}]]}, {"name":"bu.cl:34", "type":"resource", "data":[0, 1, 0, 0, 0], "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/bu.cl", "line":34}]]}, {"name":"bu.cl:38", "type":"resource", "data":[0, 64, 0, 0, 0], "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/bu.cl", "line":38}]]}, {"name":"bu.cl:44", "type":"resource", "data":[0, 32, 0, 0, 0], "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/bu.cl", "line":44}]]}, {"name":"bu.cl:46", "type":"resource", "data":[0, 32, 0, 0, 0], "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/bu.cl", "line":46}]]}, {"name":"bu.cl:53", "type":"resource", "data":[0, 32, 0, 0, 0], "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/bu.cl", "line":53}]]}, {"name":"bu.cl:56", "type":"resource", "data":[0, 32, 0, 0, 0], "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/bu.cl", "line":56}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[7, 6, 0, 0, 1], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"bu.cl:31", "type":"resource", "data":[18, 0, 0, 0, 0], "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/bu.cl", "line":31}]], "children":[{"name":"3-bit Select", "type":"resource", "count":1, "data":[2, 0, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":1, "data":[16, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"bu.cl:33", "type":"resource", "data":[170, 263, 0, 0, 0], "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/bu.cl", "line":33}]], "children":[{"name":"Load", "type":"resource", "count":7, "data":[170, 263, 0, 0, 0], "details":[{"type":"text", "text":"Load uses a Local-pipelined never-stall LSU"}, {"type":"brief", "text":"Local-pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free read from memory declared on %L.", "links":[{"filename":"/root/yan/lbm/fpga/lbm/device/bu.cl", "line":"22"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"}]}]}], "replace_name":"true"}, {"name":"bu.cl:34", "type":"resource", "data":[4, 0, 0, 0, 0], "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/bu.cl", "line":34}]], "children":[{"name":"1-bit Or", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"8-bit Integer Compare", "type":"resource", "count":1, "data":[3, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"bu.cl:38", "type":"resource", "data":[574, 745, 0, 0, 0], "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/bu.cl", "line":38}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":2, "data":[64, 0, 0, 0, 0]}, {"name":"Load", "type":"resource", "count":17, "data":[442, 697, 0, 0, 0], "details":[{"type":"text", "text":"Load uses a Local-pipelined never-stall LSU"}, {"type":"brief", "text":"Local-pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free read from memory declared on %L.", "links":[{"filename":"/root/yan/lbm/fpga/lbm/device/bu.cl", "line":"22"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"}]}]}, {"name":"Store", "type":"resource", "count":2, "data":[68, 48, 0, 0, 0], "details":[{"type":"text", "text":"Store uses a Local-pipelined never-stall LSU"}, {"type":"brief", "text":"Local-pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free write to memory declared on %L.", "links":[{"filename":"/root/yan/lbm/fpga/lbm/device/bu.cl", "line":"38"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"}]}]}], "replace_name":"true"}, {"name":"bu.cl:53", "type":"resource", "data":[16, 0, 0, 0, 0], "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/bu.cl", "line":53}]], "children":[{"name":"32-bit Select", "type":"resource", "count":1, "data":[16, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"bu.cl:56", "type":"resource", "data":[16, 0, 0, 0, 0], "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/bu.cl", "line":56}]], "children":[{"name":"32-bit Select", "type":"resource", "count":1, "data":[16, 0, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"bu.B3", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[3, 262, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[3, 163, 0, 0, 0]}, {"name":"bu.cl:31", "type":"resource", "data":[0, 35, 0, 0, 0], "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/bu.cl", "line":31}]]}, {"name":"bu.cl:53", "type":"resource", "data":[0, 64, 0, 0, 0], "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/bu.cl", "line":53}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[6, 5, 0, 0, 33], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"bu.cl:31", "type":"resource", "data":[37, 0, 0, 0, 0], "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/bu.cl", "line":31}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"3-bit Integer Add", "type":"resource", "count":1, "data":[3, 0, 0, 0, 0]}, {"name":"3-bit Integer Compare", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"bu.cl:49", "type":"resource", "data":[32, 0, 0, 0, 0], "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/bu.cl", "line":49}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"bu.cl:49 > defines.h:149", "type":"resource", "data":[64, 0, 0, 1.5, 0], "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/bu.cl", "line":49}, {"filename":"/root/yan/lbm/fpga/lbm/device/../host/inc/defines.h", "line":149}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"32-bit Integer Multiply", "type":"resource", "count":1, "data":[32, 0, 0, 1.5, 0]}], "replace_name":"true"}, {"name":"bu.cl:50", "type":"resource", "data":[2242, 5294, 16, 0, 0], "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/bu.cl", "line":50}]], "children":[{"name":"Store", "type":"resource", "count":1, "data":[2242, 5294, 16, 0, 0], "details":[{"type":"brief", "text":"Burst-coalesced non-aligned LSU"}, {"type":"text", "text":"Store uses a Burst-coalesced non-aligned LSU.  Use Dynamic Profiler to determine performance impact of this LSU."}]}], "replace_name":"true"}, {"name":"bu.cl:53", "type":"resource", "data":[91, 0, 0, 0, 0], "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/bu.cl", "line":53}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":2, "data":[64, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":1, "data":[16, 0, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"bu.B4", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[602, 3225, 1, 0, 13], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[602, 2937, 1, 0, 13]}, {"name":"bu.cl:46", "type":"resource", "data":[0, 288, 0, 0, 0], "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/bu.cl", "line":46}]]}]}, {"name":"Feedback", "type":"resource", "data":[26, 43, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"bu.cl:40", "type":"resource", "data":[9, 0, 0, 0, 0], "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/bu.cl", "line":40}]]}, {"name":"bu.cl:44", "type":"resource", "data":[8, 7, 0, 0, 0], "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/bu.cl", "line":44}]]}, {"name":"bu.cl:46", "type":"resource", "data":[9, 36, 0, 0, 0], "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/bu.cl", "line":46}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[9, 8, 1, 0, 0], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"bu.cl:44", "type":"resource", "data":[76, 1, 0, 0, 0], "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/bu.cl", "line":44}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[35, 1, 0, 0, 0]}, {"name":"5-bit Integer Add", "type":"resource", "count":1, "data":[5, 0, 0, 0, 0]}, {"name":"5-bit Integer Compare", "type":"resource", "count":1, "data":[2, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"bu.cl:46", "type":"resource", "data":[391, 82, 0, 0, 0], "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/bu.cl", "line":46}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":9, "data":[99, 9, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":10, "data":[266, 32, 0, 0, 0]}, {"name":"Load", "type":"resource", "count":1, "data":[26, 41, 0, 0, 0], "details":[{"type":"text", "text":"Load uses a Local-pipelined never-stall LSU"}, {"type":"brief", "text":"Local-pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free read from memory declared on %L.", "links":[{"filename":"/root/yan/lbm/fpga/lbm/device/bu.cl", "line":"38"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"}]}]}], "replace_name":"true"}, {"name":"bu.cl:46 > defines.h:169", "type":"resource", "data":[0, 0, 0, 2, 0], "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/bu.cl", "line":46}, {"filename":"/root/yan/lbm/fpga/lbm/device/../host/inc/defines.h", "line":169}]], "children":[{"name":"Hardened Floating-point Add", "type":"resource", "count":1, "data":[0, 0, 0, 1, 0]}, {"name":"Hardened Floating-point Sub", "type":"resource", "count":1, "data":[0, 0, 0, 1, 0]}], "replace_name":"true"}, {"name":"bu.cl:46 > defines.h:169 > \\ndefines.h:155", "type":"resource", "data":[24157, 15230, 0, 17, 64], "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/bu.cl", "line":46}, {"filename":"/root/yan/lbm/fpga/lbm/device/../host/inc/defines.h", "line":169}, {"filename":"/root/yan/lbm/fpga/lbm/device/../host/inc/defines.h", "line":155}]], "children":[{"name":"32-bit to 64-bit Floating-point Extension", "type":"resource", "count":5, "data":[595, 220, 0, 0, 0]}, {"name":"64-bit Double-precision Floating-point Add", "type":"resource", "count":4, "data":[8020, 5356, 0, 0, 16]}, {"name":"64-bit Double-precision Floating-point Multiply", "type":"resource", "count":10, "data":[11144, 6832, 0, 16, 40]}, {"name":"64-bit Double-precision Floating-point Subtract", "type":"resource", "count":2, "data":[4010, 2678, 0, 0, 8]}, {"name":"64-bit to 32-bit Floating-point Truncation", "type":"resource", "count":2, "data":[258, 78, 0, 0, 0]}, {"name":"Hardened Floating-point Multiply", "type":"resource", "count":1, "data":[0, 0, 0, 1, 0]}, {"name":"On-chip Read-Only Memory Lookup", "type":"resource", "count":3, "data":[130, 66, 0, 0, 0], "details":[{"type":"brief", "text":"Read from 288 bit ROM. "}, {"type":"text", "text":"Read from 288 bit ROM. A copy of the ROM is created for each access."}, {"type":"brief", "text":"Read from 576 bit ROM. "}, {"type":"text", "text":"Read from 576 bit ROM. A copy of the ROM is created for each access."}]}], "replace_name":"true"}, {"name":"bu.cl:46 > defines.h:169 > \\ndefines.h:155 > defines.h:96", "type":"resource", "data":[0, 0, 0, 4, 0], "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/bu.cl", "line":46}, {"filename":"/root/yan/lbm/fpga/lbm/device/../host/inc/defines.h", "line":169}, {"filename":"/root/yan/lbm/fpga/lbm/device/../host/inc/defines.h", "line":155}, {"filename":"/root/yan/lbm/fpga/lbm/device/../host/inc/defines.h", "line":96}]], "children":[{"name":"Hardened Floating-Point Dot Product of Size 2", "type":"resource", "count":2, "data":[0, 0, 0, 4, 0]}], "replace_name":"true"}, {"name":"bu.cl:46 > defines.h:169 > \\ndefines.h:155 > defines.h:100", "type":"resource", "data":[716, 352, 0, 4, 0], "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/bu.cl", "line":46}, {"filename":"/root/yan/lbm/fpga/lbm/device/../host/inc/defines.h", "line":169}, {"filename":"/root/yan/lbm/fpga/lbm/device/../host/inc/defines.h", "line":155}, {"filename":"/root/yan/lbm/fpga/lbm/device/../host/inc/defines.h", "line":100}]], "children":[{"name":"32-bit Integer to Floating-point Conversion", "type":"resource", "count":2, "data":[716, 352, 0, 0, 0]}, {"name":"Hardened Floating-Point Dot Product of Size 2", "type":"resource", "count":2, "data":[0, 0, 0, 4, 0]}], "replace_name":"true"}]}]}, {"name":"bu.B5", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[19, 99, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[18, 34, 0, 0, 0]}, {"name":"bu.cl:60", "type":"resource", "data":[0, 32, 0, 0, 0], "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/bu.cl", "line":60}]]}, {"name":"bu.cl:66", "type":"resource", "data":[1, 32, 0, 0, 0], "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/bu.cl", "line":66}]]}, {"name":"bu.cl:67", "type":"resource", "data":[0, 1, 0, 0, 0], "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/bu.cl", "line":67}]]}]}, {"name":"Computation", "type":"resource", "children":[{"name":"bu.cl:60", "type":"resource", "data":[59, 0, 0, 0, 0], "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/bu.cl", "line":60}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":1, "data":[16, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"bu.cl:65", "type":"resource", "data":[16, 0, 0, 0, 0], "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/bu.cl", "line":65}]], "children":[{"name":"32-bit Select", "type":"resource", "count":1, "data":[16, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"bu.cl:66", "type":"resource", "data":[26, 0, 0, 0, 0], "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/bu.cl", "line":66}]], "children":[{"name":"32-bit Select", "type":"resource", "count":1, "data":[26, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"bu.cl:67", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/bu.cl", "line":67}]], "children":[{"name":"1-bit Xor", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"bu.cl:69", "type":"resource", "data":[3, 2, 0, 0, 0], "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/bu.cl", "line":69}]], "children":[{"name":"Channel Write", "type":"resource", "count":1, "data":[3, 2, 0, 0, 0]}], "replace_name":"true"}]}]}]}, {"name":"cu", "compute_units":1, "type":"function", "total_percent":[18.7016, 14.8113, 5.66409, 1.29008, 7.1805], "total_kernel_resources":[110188, 96788, 35, 108.5, 818], "details":[{"type":"text", "text":"Number of compute units: 1"}, {"type":"text", "text":"Max global work dimension: 0"}, {"type":"text", "text":"Kernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality."}, {"type":"brief", "text":"1 compute unit.\\nMax global work dimension: 0\\nKernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality."}], "children":[{"name":"Private Variable: \\n - \'buf_flag\' (cu.cl:7)", "type":"resource", "data":[7, 5, 0, 0, 0], "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/cu.cl", "line":7}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 1 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 1 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'buffer_offset\' (cu.cl:10)", "type":"resource", "data":[7, 36, 0, 0, 0], "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/cu.cl", "line":10}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 32 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'count\' (cu.cl:9)", "type":"resource", "data":[7, 36, 0, 0, 0], "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/cu.cl", "line":9}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 32 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'i\' (cu.cl:16)", "type":"resource", "data":[7, 36, 0, 0, 0], "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/cu.cl", "line":16}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 32 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'j\' (cu.cl:17)", "type":"resource", "data":[24, 101, 0, 0, 0], "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/cu.cl", "line":17}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 32 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'n\' (cu.cl:20)", "type":"resource", "data":[7, 7, 0, 0, 0], "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/cu.cl", "line":20}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 3 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 3 width by 1 depth"}]}, {"name":"cu.cl:14 (cellvector.cells)", "type":"resource", "data":[0, 0, 0, 0, 205], "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/cu.cl", "line":14}]], "details":[{"type":"table", "Local memory":"Stall-Free with Replication", "Requested size":"512 bytes", "Implemented size":"1024 bytes", "Number of banks":"1", "Bank width":"4096 bits", "Bank depth":"1 word", "Total replication":"2", "Additional information":[{"type":"text", "text":"Requested size 512 bytes, implemented size 1024 bytes, replicated 2 times total, stall-free, 1 read and 1 write. "}, {"type":"text", "text":"2 independent copies of this memory were created to enable simultaneous execution of 2 loop iterations defined at  (%L)", "links":[{"filename":"/root/yan/lbm/fpga/lbm/device/cu.cl", "line":"12"}]}, {"type":"text", "text":"You can reduce the number of copies of this memory by limiting the concurrency of its loop; see the OpenCL Programming Guide for details."}], "Reference":[{"type":"text", "text":"See %L for more information.", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/chn1469549457114.html"}]}]}, {"type":"brief", "text":"Stall-Free with Replication,\\n512B requested,\\n1024B implemented."}]}, {"name":"cu.B0", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[6, 96, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[6, 96, 0, 0, 0]}]}, {"name":"Feedback", "type":"resource", "data":[13, 7, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"cu.cl:12", "type":"resource", "data":[5, 5, 0, 0, 0], "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/cu.cl", "line":12}]]}, {"name":"cu.cl:4", "type":"resource", "data":[8, 2, 0, 0, 0], "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/cu.cl", "line":4}]]}]}, {"name":"Computation", "type":"resource", "children":[]}]}, {"name":"cu.B1", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[3, 2164, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[3, 2164, 0, 0, 0]}]}, {"name":"Feedback", "type":"resource", "data":[21, 18, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[19, 18, 0, 0, 0]}, {"name":"cu.cl:43", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/cu.cl", "line":43}]]}, {"name":"cu.cl:49", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/cu.cl", "line":49}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[10, 8, 0, 0, 6], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"cu.cl:14", "type":"resource", "data":[35, 24, 0, 0, 0], "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/cu.cl", "line":14}]], "children":[{"name":"Channel Read", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"Store", "type":"resource", "count":1, "data":[34, 24, 0, 0, 0], "details":[{"type":"text", "text":"Store uses a Local-pipelined never-stall LSU"}, {"type":"brief", "text":"Local-pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free write to memory declared on %L.", "links":[{"filename":"/root/yan/lbm/fpga/lbm/device/cu.cl", "line":"14"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"}]}]}], "replace_name":"true"}, {"name":"cu.cl:15", "type":"resource", "data":[6, 5, 0, 0, 0], "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/cu.cl", "line":15}]], "children":[{"name":"Channel Write", "type":"resource", "count":1, "data":[6, 5, 0, 0, 0]}], "replace_name":"true"}, {"name":"cu.cl:43", "type":"resource", "data":[59, 0, 0, 0, 0], "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/cu.cl", "line":43}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":1, "data":[16, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"cu.cl:48", "type":"resource", "data":[16, 0, 0, 0, 0], "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/cu.cl", "line":48}]], "children":[{"name":"32-bit Select", "type":"resource", "count":1, "data":[16, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"cu.cl:49", "type":"resource", "data":[52, 0, 0, 0, 0], "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/cu.cl", "line":49}]], "children":[{"name":"32-bit Select", "type":"resource", "count":2, "data":[52, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"cu.cl:50", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/cu.cl", "line":50}]], "children":[{"name":"1-bit Xor", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"cu.B2", "type":"basicblock", "children":[{"name":"Feedback", "type":"resource", "data":[11, 20, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[11, 20, 0, 0, 0]}]}, {"name":"Computation", "type":"resource", "children":[{"name":"cu.cl:52", "type":"resource", "data":[3, 2, 0, 0, 0], "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/cu.cl", "line":52}]], "children":[{"name":"Channel Write", "type":"resource", "count":1, "data":[3, 2, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"cu.B3", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[467, 9673, 13, 0, 40], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[467, 9673, 13, 0, 40]}]}, {"name":"Feedback", "type":"resource", "data":[52, 184, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[8, 68, 0, 0, 0]}, {"name":"cu.cl:20", "type":"resource", "data":[8, 7, 0, 0, 0], "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/cu.cl", "line":20}]]}, {"name":"cu.cl:37", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/cu.cl", "line":37}]]}, {"name":"cu.cl:40", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/cu.cl", "line":40}]]}, {"name":"cu.cl:43", "type":"resource", "data":[9, 8, 0, 0, 0], "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/cu.cl", "line":43}]]}, {"name":"cu.cl:49", "type":"resource", "data":[25, 101, 0, 0, 0], "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/cu.cl", "line":49}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[9, 8, 22, 0, 0], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"cu.cl:20", "type":"resource", "data":[4, 0, 0, 0, 0], "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/cu.cl", "line":20}]], "children":[{"name":"3-bit Integer Add", "type":"resource", "count":1, "data":[3, 0, 0, 0, 0]}, {"name":"3-bit Integer Compare", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"cu.cl:22", "type":"resource", "data":[266, 521, 0, 0, 0], "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/cu.cl", "line":22}]], "children":[{"name":"Load", "type":"resource", "count":1, "data":[266, 521, 0, 0, 0], "details":[{"type":"text", "text":"Load uses a Local-pipelined never-stall LSU"}, {"type":"brief", "text":"Local-pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free read from memory declared on %L.", "links":[{"filename":"/root/yan/lbm/fpga/lbm/device/cu.cl", "line":"14"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"}]}]}], "replace_name":"true"}, {"name":"cu.cl:27", "type":"resource", "data":[64, 0, 0, 0, 0], "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/cu.cl", "line":27}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":2, "data":[64, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"cu.cl:28", "type":"resource", "data":[64, 0, 0, 0, 0], "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/cu.cl", "line":28}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":2, "data":[64, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"cu.cl:30", "type":"resource", "data":[511, 21, 0, 0, 0], "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/cu.cl", "line":30}]], "children":[{"name":"1-bit And", "type":"resource", "count":27, "data":[27, 9, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":2, "data":[64, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":12, "data":[420, 12, 0, 0, 0]}], "replace_name":"true"}, {"name":"cu.cl:33", "type":"resource", "data":[288, 0, 0, 0, 0], "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/cu.cl", "line":33}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":9, "data":[288, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"cu.cl:33 > defines.h:149", "type":"resource", "data":[192, 0, 0, 4.5, 0], "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/cu.cl", "line":33}, {"filename":"/root/yan/lbm/fpga/lbm/device/../host/inc/defines.h", "line":149}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":3, "data":[96, 0, 0, 0, 0]}, {"name":"32-bit Integer Multiply", "type":"resource", "count":3, "data":[96, 0, 0, 4.5, 0]}], "replace_name":"true"}, {"name":"cu.cl:34", "type":"resource", "data":[3247, 17100, 0, 0, 279], "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/cu.cl", "line":34}]], "children":[{"name":"Store", "type":"resource", "count":9, "data":[3247, 17100, 0, 0, 279], "details":[{"type":"text", "text":"Store uses a Burst-coalesced LSU"}, {"type":"brief", "text":"Burst-coalesced LSU"}]}], "replace_name":"true"}, {"name":"cu.cl:34 > defines.h:164", "type":"resource", "data":[0, 0, 0, 18, 0], "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/cu.cl", "line":34}, {"filename":"/root/yan/lbm/fpga/lbm/device/../host/inc/defines.h", "line":164}]], "children":[{"name":"Hardened Floating-point Sub", "type":"resource", "count":18, "data":[0, 0, 0, 18, 0]}], "replace_name":"true"}, {"name":"cu.cl:34 > defines.h:164 > \\ndefines.h:155", "type":"resource", "data":[104623, 66716, 0, 75, 288], "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/cu.cl", "line":34}, {"filename":"/root/yan/lbm/fpga/lbm/device/../host/inc/defines.h", "line":164}, {"filename":"/root/yan/lbm/fpga/lbm/device/../host/inc/defines.h", "line":155}]], "children":[{"name":"32-bit to 64-bit Floating-point Extension", "type":"resource", "count":13, "data":[1547, 572, 0, 0, 0]}, {"name":"64-bit Double-precision Floating-point Add", "type":"resource", "count":18, "data":[36090, 24102, 0, 0, 72]}, {"name":"64-bit Double-precision Floating-point Multiply", "type":"resource", "count":37, "data":[47780, 29640, 0, 72, 180]}, {"name":"64-bit Double-precision Floating-point Subtract", "type":"resource", "count":9, "data":[18045, 12051, 0, 0, 36]}, {"name":"64-bit to 32-bit Floating-point Truncation", "type":"resource", "count":9, "data":[1161, 351, 0, 0, 0]}, {"name":"Hardened Floating-point Multiply", "type":"resource", "count":3, "data":[0, 0, 0, 3, 0]}], "replace_name":"true"}, {"name":"cu.cl:34 > defines.h:164 > \\ndefines.h:155 > defines.h:96", "type":"resource", "data":[0, 0, 0, 2, 0], "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/cu.cl", "line":34}, {"filename":"/root/yan/lbm/fpga/lbm/device/../host/inc/defines.h", "line":164}, {"filename":"/root/yan/lbm/fpga/lbm/device/../host/inc/defines.h", "line":155}, {"filename":"/root/yan/lbm/fpga/lbm/device/../host/inc/defines.h", "line":96}]], "children":[{"name":"Hardened Floating-Point Dot Product of Size 2", "type":"resource", "count":1, "data":[0, 0, 0, 2, 0]}], "replace_name":"true"}, {"name":"cu.cl:34 > defines.h:164 > \\ndefines.h:155 > defines.h:100", "type":"resource", "data":[15, 0, 0, 9, 0], "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/cu.cl", "line":34}, {"filename":"/root/yan/lbm/fpga/lbm/device/../host/inc/defines.h", "line":164}, {"filename":"/root/yan/lbm/fpga/lbm/device/../host/inc/defines.h", "line":155}, {"filename":"/root/yan/lbm/fpga/lbm/device/../host/inc/defines.h", "line":100}]], "children":[{"name":"Hardened Floating-point Add", "type":"resource", "count":4, "data":[0, 0, 0, 4, 0]}, {"name":"Hardened Floating-point Multiply", "type":"resource", "count":1, "data":[15, 0, 0, 0, 0]}, {"name":"Hardened Floating-point Sub", "type":"resource", "count":5, "data":[0, 0, 0, 5, 0]}], "replace_name":"true"}, {"name":"cu.cl:37", "type":"resource", "data":[91, 0, 0, 0, 0], "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/cu.cl", "line":37}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":2, "data":[64, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":1, "data":[16, 0, 0, 0, 0]}], "replace_name":"true"}]}]}]}, {"name":"data_reader", "compute_units":1, "type":"function", "total_percent":[9.73606, 6.98162, 3.50685, 16.4394, 8.8274], "total_kernel_resources":[41851, 59925, 446, 133.5, 890], "details":[{"type":"text", "text":"Number of compute units: 1"}, {"type":"text", "text":"Max global work dimension: 0"}, {"type":"text", "text":"Kernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality."}, {"type":"brief", "text":"1 compute unit.\\nMax global work dimension: 0\\nKernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality."}], "children":[{"name":"Private Variable: \\n - \'buf_flag\' (data_reader.cl:12)", "type":"resource", "data":[7, 5, 0, 0, 0], "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl", "line":12}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 1 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 1 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'buffer_offset\' (data_reader.cl:13)", "type":"resource", "data":[7, 36, 0, 0, 0], "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl", "line":13}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 32 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'x\' (data_reader.cl:15)", "type":"resource", "data":[7, 36, 0, 0, 0], "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl", "line":15}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 32 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'y\' (data_reader.cl:14)", "type":"resource", "data":[7, 36, 0, 0, 0], "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl", "line":14}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 32 width by 1 depth"}]}, {"name":"data_reader.cl:25 (cellvector.cells)", "type":"resource", "data":[0, 0, 205, 0, 0], "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl", "line":25}]], "details":[{"type":"table", "Private memory":"Potentially inefficient configuration", "Requested size":"272 bytes", "Implemented size":"512 bytes", "Number of banks":"1", "Bank width":"4096 bits", "Bank depth":"1 word", "Total replication":"1", "Additional information":[{"type":"text", "text":"Requested size 272 bytes, implemented size 512 bytes, <b>stallable</b>, 5 reads and 17 writes. ", "details":[{"type":"text", "text":"Reduce the number of write accesses or fix banking to make this memory system stall-free. Banking may be improved by using compile-time known indexing on lowest array dimension."}]}, {"type":"text", "text":"Memory system contains arrays whose element size is not a power of two.  This may result in extra loads and stores, leading to stalls.  Try padding structs to a power of two, or break them into multiple arrays of smaller elements."}, {"type":"text", "text":"Private memory implemented in on-chip block RAM."}], "Reference":[{"type":"text", "text":"See %L for more information.", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/chn1469549457114.html"}]}]}, {"type":"brief", "text":"Potentially inefficient configuration,\\n272B requested,\\n512B implemented."}]}, {"name":"data_reader.B0", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[2, 32, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[2, 32, 0, 0, 0]}]}, {"name":"Feedback", "type":"resource", "data":[13, 7, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"data_reader.cl:19", "type":"resource", "data":[5, 5, 0, 0, 0], "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl", "line":19}]]}, {"name":"data_reader.cl:4", "type":"resource", "data":[8, 2, 0, 0, 0], "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl", "line":4}]]}]}, {"name":"Computation", "type":"resource", "children":[]}]}, {"name":"data_reader.B1", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[3153, 10639, 43, 0, 251], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[3153, 10639, 43, 0, 251]}]}, {"name":"Feedback", "type":"resource", "data":[81, 80, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[7, 7, 0, 0, 0]}, {"name":"data_reader.cl:114", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl", "line":114}]]}, {"name":"data_reader.cl:117", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl", "line":117}]]}, {"name":"data_reader.cl:131", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl", "line":131}]]}, {"name":"data_reader.cl:132", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl", "line":132}]]}, {"name":"data_reader.cl:14", "type":"resource", "data":[70, 73, 0, 0, 0], "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl", "line":14}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[14, 12, 58, 0, 13], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"No Source Line", "type":"resource", "data":[8, 0, 0, 0, 0], "debug":[[{"filename":"", "line":0}]], "children":[{"name":"1-bit And", "type":"resource", "count":5, "data":[5, 0, 0, 0, 0]}, {"name":"1-bit Xor", "type":"resource", "count":5, "data":[3, 0, 0, 0, 0]}]}, {"name":"data_reader.cl:14", "type":"resource", "data":[51, 0, 0, 0, 0], "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl", "line":14}]], "children":[{"name":"1-bit Or", "type":"resource", "count":5, "data":[5, 0, 0, 0, 0]}, {"name":"32-bit Or", "type":"resource", "count":46, "data":[46, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"data_reader.cl:22", "type":"resource", "data":[95, 0, 0, 1.5, 0], "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl", "line":22}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":2, "data":[64, 0, 0, 0, 0]}, {"name":"32-bit Integer Multiply", "type":"resource", "count":1, "data":[31, 0, 0, 1.5, 0]}], "replace_name":"true"}, {"name":"data_reader.cl:34", "type":"resource", "data":[8668, 21148, 116, 0, 0], "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl", "line":34}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":2, "data":[64, 0, 0, 0, 0]}, {"name":"Load", "type":"resource", "count":4, "data":[8604, 21148, 116, 0, 0], "details":[{"type":"brief", "text":"Burst-coalesced non-aligned LSU"}, {"type":"text", "text":"Load uses a Burst-coalesced non-aligned LSU.  Use Dynamic Profiler to determine performance impact of this LSU."}]}], "replace_name":"true"}, {"name":"data_reader.cl:41", "type":"resource", "data":[12, 0, 0, 0, 0], "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl", "line":41}]], "children":[{"name":"8-bit Integer Compare", "type":"resource", "count":4, "data":[12, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"data_reader.cl:48", "type":"resource", "data":[4092, 3652.67, 0, 0, 76], "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl", "line":48}]], "children":[{"name":"1-bit Or", "type":"resource", "count":11, "data":[3.66667, 0, 0, 0, 0]}, {"name":"Store", "type":"resource", "count":8, "data":[4088.33, 3652.67, 0, 0, 76], "details":[{"type":"text", "text":"Store uses a Local-pipelined LSU"}, {"type":"brief", "text":"Local-pipelined LSU"}, {"type":"text", "text":"Stallable write to memory declared on %L.", "links":[{"filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl", "line":"25"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"}]}]}], "replace_name":"true"}, {"name":"data_reader.cl:49", "type":"resource", "data":[0, 0, 0, 36, 0], "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl", "line":49}]], "children":[{"name":"Hardened Floating-point Add", "type":"resource", "count":36, "data":[0, 0, 0, 36, 0]}], "replace_name":"true"}, {"name":"data_reader.cl:50", "type":"resource", "data":[0, 0, 0, 36, 0], "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl", "line":50}]], "children":[{"name":"Hardened Floating-Point Dot Product of Size 2", "type":"resource", "count":4, "data":[0, 0, 0, 8, 0]}, {"name":"Hardened Floating-Point Multiply-Add", "type":"resource", "count":8, "data":[0, 0, 0, 8, 0]}, {"name":"Hardened Floating-point Add", "type":"resource", "count":8, "data":[0, 0, 0, 8, 0]}, {"name":"Hardened Floating-point Sub", "type":"resource", "count":12, "data":[0, 0, 0, 12, 0]}], "replace_name":"true"}, {"name":"data_reader.cl:51", "type":"resource", "data":[0, 0, 0, 32, 0], "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl", "line":51}]], "children":[{"name":"Hardened Floating-Point Dot Product of Size 2", "type":"resource", "count":4, "data":[0, 0, 0, 8, 0]}, {"name":"Hardened Floating-Point Multiply-Add", "type":"resource", "count":4, "data":[0, 0, 0, 4, 0]}, {"name":"Hardened Floating-point Add", "type":"resource", "count":8, "data":[0, 0, 0, 8, 0]}, {"name":"Hardened Floating-point Sub", "type":"resource", "count":12, "data":[0, 0, 0, 12, 0]}], "replace_name":"true"}, {"name":"data_reader.cl:53", "type":"resource", "data":[3224, 3876, 12, 14, 20], "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl", "line":53}]], "children":[{"name":"Floating-point Divide", "type":"resource", "count":4, "data":[3224, 3876, 12, 14, 20]}], "replace_name":"true"}, {"name":"data_reader.cl:54", "type":"resource", "data":[3224, 3876, 12, 14, 20], "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl", "line":54}]], "children":[{"name":"Floating-point Divide", "type":"resource", "count":4, "data":[3224, 3876, 12, 14, 20]}], "replace_name":"true"}, {"name":"data_reader.cl:55", "type":"resource", "data":[1047, 618.667, 0, 0, 13], "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl", "line":55}]], "children":[{"name":"1-bit Or", "type":"resource", "count":11, "data":[3.66667, 0, 0, 0, 0]}, {"name":"Store", "type":"resource", "count":4, "data":[1043.33, 618.667, 0, 0, 13], "details":[{"type":"text", "text":"Store uses a Local-pipelined LSU"}, {"type":"brief", "text":"Local-pipelined LSU"}, {"type":"text", "text":"Stallable write to memory declared on %L.", "links":[{"filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl", "line":"25"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"}]}]}], "replace_name":"true"}, {"name":"data_reader.cl:63", "type":"resource", "data":[5372, 1104.67, 0, 0, 22], "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl", "line":63}]], "children":[{"name":"1-bit Or", "type":"resource", "count":11, "data":[3.66667, 0, 0, 0, 0]}, {"name":"1-bit Xor", "type":"resource", "count":7, "data":[4, 0, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":8, "data":[208, 0, 0, 0, 0]}, {"name":"Store", "type":"resource", "count":6, "data":[5156.33, 1104.67, 0, 0, 22], "details":[{"type":"text", "text":"Store uses a Local-pipelined LSU"}, {"type":"brief", "text":"Local-pipelined LSU"}, {"type":"text", "text":"Stallable write to memory declared on %L.", "links":[{"filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl", "line":"25"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"}]}]}], "replace_name":"true"}, {"name":"data_reader.cl:65", "type":"resource", "data":[128, 0, 0, 0, 0], "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl", "line":65}]], "children":[{"name":"32-bit Select", "type":"resource", "count":8, "data":[128, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"data_reader.cl:67", "type":"resource", "data":[128, 0, 0, 0, 0], "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl", "line":67}]], "children":[{"name":"32-bit Select", "type":"resource", "count":8, "data":[128, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"data_reader.cl:75", "type":"resource", "data":[365, 2948, 0, 0, 77.3333], "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl", "line":75}]], "children":[{"name":"Store", "type":"resource", "count":1, "data":[365, 2948, 0, 0, 77.3333], "details":[{"type":"text", "text":"Store uses a Local-pipelined LSU"}, {"type":"brief", "text":"Local-pipelined LSU"}, {"type":"text", "text":"Stallable write to memory declared on %L.", "links":[{"filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl", "line":"25"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"}]}]}], "replace_name":"true"}, {"name":"data_reader.cl:76", "type":"resource", "data":[365, 2948, 0, 0, 77.3333], "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl", "line":76}]], "children":[{"name":"Store", "type":"resource", "count":1, "data":[365, 2948, 0, 0, 77.3333], "details":[{"type":"text", "text":"Store uses a Local-pipelined LSU"}, {"type":"brief", "text":"Local-pipelined LSU"}, {"type":"text", "text":"Stallable write to memory declared on %L.", "links":[{"filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl", "line":"25"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"}]}]}], "replace_name":"true"}, {"name":"data_reader.cl:77", "type":"resource", "data":[365, 2948, 0, 0, 77.3333], "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl", "line":77}]], "children":[{"name":"Store", "type":"resource", "count":1, "data":[365, 2948, 0, 0, 77.3333], "details":[{"type":"text", "text":"Store uses a Local-pipelined LSU"}, {"type":"brief", "text":"Local-pipelined LSU"}, {"type":"text", "text":"Stallable write to memory declared on %L.", "links":[{"filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl", "line":"25"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"}]}]}], "replace_name":"true"}, {"name":"data_reader.cl:83", "type":"resource", "data":[32, 0, 0, 0, 0], "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl", "line":83}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"data_reader.cl:86", "type":"resource", "data":[16, 4, 0, 0, 0], "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl", "line":86}]], "children":[{"name":"1-bit Or", "type":"resource", "count":5, "data":[5, 4, 0, 0, 0]}, {"name":"8-bit Integer Compare", "type":"resource", "count":1, "data":[3, 0, 0, 0, 0]}, {"name":"8-bit Or", "type":"resource", "count":1, "data":[8, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"data_reader.cl:97", "type":"resource", "data":[7998, 1694, 0, 0, 36], "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl", "line":97}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":4, "data":[128, 0, 0, 0, 0]}, {"name":"Load", "type":"resource", "count":4, "data":[988, 876, 0, 0, 20], "details":[{"type":"text", "text":"Load uses a Local-pipelined LSU"}, {"type":"brief", "text":"Local-pipelined LSU"}, {"type":"text", "text":"Stallable read from memory declared on %L.", "links":[{"filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl", "line":"25"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"}]}]}, {"name":"Store", "type":"resource", "count":4, "data":[6882, 818, 0, 0, 16], "details":[{"type":"text", "text":"Store uses a Local-pipelined LSU"}, {"type":"brief", "text":"Local-pipelined LSU"}, {"type":"text", "text":"Stallable write to memory declared on %L.", "links":[{"filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl", "line":"25"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"}]}]}], "replace_name":"true"}, {"name":"data_reader.cl:110", "type":"resource", "data":[3177, 4223, 0, 0, 207], "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl", "line":110}]], "children":[{"name":"Channel Write", "type":"resource", "count":1, "data":[3, 2, 0, 0, 0]}, {"name":"Load", "type":"resource", "count":1, "data":[3174, 4221, 0, 0, 207], "details":[{"type":"text", "text":"Load uses a Local-pipelined LSU"}, {"type":"brief", "text":"Local-pipelined LSU"}, {"type":"text", "text":"Stallable read from memory declared on %L.", "links":[{"filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl", "line":"25"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"}]}]}], "replace_name":"true"}, {"name":"data_reader.cl:114", "type":"resource", "data":[60, 0, 0, 0, 0], "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl", "line":114}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[0.5, 0, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":1, "data":[0.5, 0, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":1, "data":[16, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"data_reader.cl:117", "type":"resource", "data":[66, 1, 0, 0, 0], "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl", "line":117}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[0.5, 0, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":1, "data":[0.5, 0, 0, 0, 0]}, {"name":"1-bit Xor", "type":"resource", "count":1, "data":[1, 1, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":2, "data":[21, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"data_reader.cl:119", "type":"resource", "data":[21, 0, 0, 0, 0], "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl", "line":119}]], "children":[{"name":"32-bit Select", "type":"resource", "count":2, "data":[21, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"data_reader.cl:121", "type":"resource", "data":[2, 0, 0, 0, 0], "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl", "line":121}]], "children":[{"name":"Channel Read", "type":"resource", "count":1, "data":[2, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"data_reader.cl:124", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl", "line":124}]], "children":[{"name":"Channel Read", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"data_reader.cl:130", "type":"resource", "data":[21, 0, 0, 0, 0], "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl", "line":130}]], "children":[{"name":"32-bit Select", "type":"resource", "count":2, "data":[21, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"data_reader.cl:131", "type":"resource", "data":[21, 0, 0, 0, 0], "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl", "line":131}]], "children":[{"name":"32-bit Select", "type":"resource", "count":2, "data":[21, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"data_reader.cl:132", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl", "line":132}]], "children":[{"name":"1-bit Xor", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}], "replace_name":"true"}]}]}]}, {"name":"velocity_writer", "compute_units":1, "type":"function", "total_percent":[0.939204, 0.583567, 0.407128, 0.294877, 0.329381], "total_kernel_resources":[3406, 6957, 8, 4.5, 79], "details":[{"type":"text", "text":"Number of compute units: 1"}, {"type":"text", "text":"Max global work dimension: 0"}, {"type":"text", "text":"Kernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality."}, {"type":"brief", "text":"1 compute unit.\\nMax global work dimension: 0\\nKernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality."}], "children":[{"name":"velocity_writer.B0", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[3, 232, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[3, 166, 0, 0, 0]}, {"name":"velocity_writer.cl:5", "type":"resource", "data":[0, 32, 0, 0, 0], "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/velocity_writer.cl", "line":5}]]}, {"name":"velocity_writer.cl:7", "type":"resource", "data":[0, 34, 0, 0, 0], "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/velocity_writer.cl", "line":7}]]}]}, {"name":"Feedback", "type":"resource", "data":[7, 2, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"velocity_writer.cl:2", "type":"resource", "data":[7, 2, 0, 0, 0], "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/velocity_writer.cl", "line":2}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[6, 5, 0, 0, 1], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"velocity_writer.cl:5", "type":"resource", "data":[32, 0, 0, 1.5, 0], "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/velocity_writer.cl", "line":5}]], "children":[{"name":"32-bit Integer Multiply", "type":"resource", "count":1, "data":[32, 0, 0, 1.5, 0]}], "replace_name":"true"}, {"name":"velocity_writer.cl:7", "type":"resource", "data":[215, 2, 0, 1.5, 0], "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/velocity_writer.cl", "line":7}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":2, "data":[70, 2, 0, 0, 0]}, {"name":"32-bit Integer Multiply", "type":"resource", "count":1, "data":[32, 0, 0, 1.5, 0]}, {"name":"32-bit Integer Subtract", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":1, "data":[16, 0, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"velocity_writer.B1", "type":"basicblock", "children":[{"name":"Feedback", "type":"resource", "data":[5, 8, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"velocity_writer.cl:31", "type":"resource", "data":[5, 8, 0, 0, 0], "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/velocity_writer.cl", "line":31}]]}]}]}, {"name":"velocity_writer.B2", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[215, 341, 7, 0, 10], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[215, 341, 7, 0, 10]}]}, {"name":"Feedback", "type":"resource", "data":[46, 69, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[1, 0, 0, 0, 0]}, {"name":"velocity_writer.cl:7", "type":"resource", "data":[45, 69, 0, 0, 0], "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/velocity_writer.cl", "line":7}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[11, 9, 0, 0, 6], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"No Source Line", "type":"resource", "data":[27, 0, 0, 0, 0], "debug":[[{"filename":"", "line":0}]], "children":[{"name":"33-bit Select", "type":"resource", "count":1, "data":[27, 0, 0, 0, 0]}]}, {"name":"velocity_writer.cl:7", "type":"resource", "data":[52, 1, 0, 0, 0], "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/velocity_writer.cl", "line":7}]], "children":[{"name":"1-bit And", "type":"resource", "count":3, "data":[2, 0, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":4, "data":[2, 0, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}, {"name":"33-bit Integer Compare", "type":"resource", "count":1, "data":[11, 1, 0, 0, 0]}, {"name":"4-bit Select", "type":"resource", "count":1, "data":[4, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"velocity_writer.cl:9", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/velocity_writer.cl", "line":9}]], "children":[{"name":"Channel Read", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"velocity_writer.cl:11", "type":"resource", "data":[64, 0, 0, 1.5, 0], "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/velocity_writer.cl", "line":11}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"32-bit Integer Multiply", "type":"resource", "count":1, "data":[32, 0, 0, 1.5, 0]}], "replace_name":"true"}, {"name":"velocity_writer.cl:20", "type":"resource", "data":[2690, 6288, 1, 0, 62], "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/velocity_writer.cl", "line":20}]], "children":[{"name":"Store", "type":"resource", "count":2, "data":[2690, 6288, 1, 0, 62], "details":[{"type":"brief", "text":"Burst-coalesced non-aligned LSU"}, {"type":"text", "text":"Store uses a Burst-coalesced non-aligned LSU.  Use Dynamic Profiler to determine performance impact of this LSU."}]}], "replace_name":"true"}, {"name":"velocity_writer.cl:27", "type":"resource", "data":[32, 0, 0, 0, 0], "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/velocity_writer.cl", "line":27}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}]}]}]}]}';
var area_srcJSON='{"children":[{"children":[{"data":[66866,133600,179,0,0],"details":[{"text":"Platform interface logic.","type":"text"}],"name":"Board interface","type":"resource"}],"name":"Static Partition","type":"partition"},{"data":[8159,9466,61,0,0],"details":[{"text":"Global interconnect for 4 global loads and 12 global stores. Reduce number of global loads and stores to simplify global interconnect.","type":"text"},{"text":"For 4 global loads and 12 global stores.","type":"brief"},{"links":[{"guide":"Best Practices Guide : Global Memory Interconnect","link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/hnj1476724450050.html"}],"text":"See %L for more information","type":"text"}],"name":"Global interconnect","type":"resource"},{"data":[0,67,2,0,0],"details":[{"text":"This read-only memory contains information for the host about the system and about each kernel in the system, including kernel names, arguments, and attributes. The system description ROM ensures that the binary image on the FPGA is compatible with the host program.","type":"text"},{"text":"Contains information for the host.","type":"brief"}],"name":"System description ROM","type":"resource"},{"children":[{"data":[11,4422,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/lbm.cl","line":17}]],"details":[{"text":"Channel is implemented 2208 bits wide by 1 deep.","type":"text"},{"text":"2208b wide by 1 deep.","type":"brief"},{"links":[{"guide":"Best Practices Guide : Channels","link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/qah1476410829821.html"}],"text":"See %L for more information","type":"text"}],"name":"lbm.cl:17 (DATAR2BU_CELLVECTOR_CHANNEL)","type":"resource"},{"data":[15,32,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/lbm.cl","line":18}]],"details":[{"text":"Channel is implemented 8 bits wide by 1 deep.","type":"text"},{"text":"8b wide by 1 deep.","type":"brief"},{"links":[{"guide":"Best Practices Guide : Channels","link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/qah1476410829821.html"}],"text":"See %L for more information","type":"text"}],"name":"lbm.cl:18 (BU2DR_CHAR_CHANNEL)","type":"resource"},{"data":[15,32,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/lbm.cl","line":19}]],"details":[{"text":"Channel is implemented 8 bits wide by 1 deep.","type":"text"},{"text":"8b wide by 1 deep.","type":"brief"},{"links":[{"guide":"Best Practices Guide : Channels","link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/qah1476410829821.html"}],"text":"See %L for more information","type":"text"}],"name":"lbm.cl:19 (CU2DR_CHAR_CHANNEL)","type":"resource"},{"data":[11,4422,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/lbm.cl","line":20}]],"details":[{"text":"Channel is implemented 2208 bits wide by 1 deep.","type":"text"},{"text":"2208b wide by 1 deep.","type":"brief"},{"links":[{"guide":"Best Practices Guide : Channels","link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/qah1476410829821.html"}],"text":"See %L for more information","type":"text"}],"name":"lbm.cl:20 (BU2CU_CELLVECTOR_CHANNEL)","type":"resource"},{"data":[11,4422,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/lbm.cl","line":21}]],"details":[{"text":"Channel is implemented 2208 bits wide by 1 deep.","type":"text"},{"text":"2208b wide by 1 deep.","type":"brief"},{"links":[{"guide":"Best Practices Guide : Channels","link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/qah1476410829821.html"}],"text":"See %L for more information","type":"text"}],"name":"lbm.cl:21 (CU2VW_CELLVECTOR_CHANNEL)","type":"resource"}],"data":[63,13330,0,0,0],"name":"Pipe and channel resources","type":"group"},{"children":[{"data":[66,73,1,0,35],"details":[{"text":"Feedback+Cluster logic","type":"brief"}],"name":"Data control overhead","type":"resource"},{"data":[31,110,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 5 and depth 1","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 5 width by 1 depth,\\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'i\' (bu.cl:44)","type":"resource"},{"data":[63,324,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"9 registers of width 32 and depth 1","type":"text"},{"text":"Register,\\n9 regs, 32 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'smallcell\' (bu.cl:40)","type":"resource"},{"data":[2049,98304,0,0,1133],"details":[{"Additional information":[{"text":"Requested size 276 bytes, implemented size 5632 bytes, replicated 11 times total, stall-free, 24 reads and 2 writes. ","type":"text"},{"text":"Replicated 11 times to efficiently support multiple accesses. To reduce this replication factor, reduce number of read and write accesses.","type":"text"},{"text":"Private memory implemented in on-chip block RAM.","type":"text"}],"Bank depth":"2 words","Bank width":"2048 bits","Clock":"Running memory at 2x clock to support more concurrent ports","Implemented size":"5632 bytes","Number of banks":1,"Private memory":"Stall-Free with Replication","Reference":[{"links":[{"guide":"Best Practices Guide : Local Memory","link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/chn1469549457114.html"}],"text":"See %L for more information.","type":"text"}],"Requested size":"276 bytes","Total replication":11,"type":"table"},{"text":"Stall-Free with Replication,\\n276B requested,\\n5632B implemented.","type":"brief"}],"name":"bu.cl:22 (cellvector)","type":"resource"},{"data":[0,0,0,0,26],"details":[{"Additional information":[{"text":"Requested size 68 bytes, implemented size 128 bytes, stall-free, 1 read and 2 writes. ","type":"text"},{"text":"Banked on bit 6 into 2 separate banks.","type":"text"},{"text":"Reducing accesses to exactly one read and one write for all on-chip memory systems may increase overall system performance.","type":"text"},{"text":"Private memory implemented in on-chip block RAM.","type":"text"}],"Bank depth":"1 word","Bank width":"512 bits","Implemented size":"128 bytes","Number of banks":"2 (banked on bit 6)","Private memory":"Stall-Free","Reference":[{"links":[{"guide":"Best Practices Guide : Local Memory","link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/chn1469549457114.html"}],"text":"See %L for more information.","type":"text"}],"Requested size":"68 bytes","Total replication":1,"type":"table"},{"text":"Stall-Free,\\n68B requested,\\n128B implemented.","type":"brief"}],"name":"bu.cl:38 (cell_interior)","type":"resource"},{"children":[{"count":6,"data":[675,8459,1,0,25],"debug":[[{"filename":"","line":0}]],"name":"State","type":"resource"},{"count":1,"data":[1,1,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"1-bit Select","type":"resource"}],"data":[676,8460,1,0,25],"name":"No Source Line","type":"resource"},{"children":[{"count":1,"data":[0,1,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/bu.cl","line":24}]],"name":"State","type":"resource"}],"data":[0,1,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/bu.cl","line":24}]],"name":"/root/yan/lbm/fpga/lbm/device/bu.cl:24","type":"resource"},{"children":[{"count":2,"data":[3,67,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/bu.cl","line":60}]],"name":"State","type":"resource"},{"count":2,"data":[32,0,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/bu.cl","line":60}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/bu.cl","line":60}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/bu.cl","line":60}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[78,67,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/bu.cl","line":60}]],"name":"/root/yan/lbm/fpga/lbm/device/bu.cl:60","type":"resource"},{"children":[{"count":2,"data":[4,67,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/bu.cl","line":66}]],"name":"State","type":"resource"},{"count":2,"data":[52,0,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/bu.cl","line":66}]],"name":"32-bit Select","type":"resource"}],"data":[56,67,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/bu.cl","line":66}]],"name":"/root/yan/lbm/fpga/lbm/device/bu.cl:66","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/bu.cl","line":22}]],"name":"Channel Read","type":"resource"},{"count":2,"data":[68,48,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/bu.cl","line":22}]],"name":"Store","type":"resource"}],"data":[69,48,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/bu.cl","line":22}]],"name":"/root/yan/lbm/fpga/lbm/device/bu.cl:22","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[6,5,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/bu.cl","line":23}]],"name":"Channel Write","type":"resource"}],"data":[6,5,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/bu.cl","line":23}]],"name":"/root/yan/lbm/fpga/lbm/device/bu.cl:23","replace_name":"true","type":"resource"},{"children":[{"count":2,"data":[0,70,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/bu.cl","line":31}]],"name":"State","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/bu.cl","line":31}]],"name":"3-bit Select","type":"resource"},{"count":1,"data":[16,0,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/bu.cl","line":31}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/bu.cl","line":31}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[3,0,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/bu.cl","line":31}]],"name":"3-bit Integer Add","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/bu.cl","line":31}]],"name":"3-bit Integer Compare","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/bu.cl","line":31}]],"name":"32-bit Integer Add","type":"resource"}],"data":[55,70,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/bu.cl","line":31}]],"name":"/root/yan/lbm/fpga/lbm/device/bu.cl:31","type":"resource"},{"children":[{"count":1,"data":[0,136,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/bu.cl","line":33}]],"name":"State","type":"resource"},{"count":7,"data":[170,263,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/bu.cl","line":33}]],"name":"Load","type":"resource"}],"data":[170,399,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/bu.cl","line":33}]],"name":"/root/yan/lbm/fpga/lbm/device/bu.cl:33","type":"resource"},{"children":[{"count":1,"data":[0,1,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/bu.cl","line":34}]],"name":"State","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/bu.cl","line":34}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[3,0,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/bu.cl","line":34}]],"name":"8-bit Integer Compare","type":"resource"}],"data":[4,1,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/bu.cl","line":34}]],"name":"/root/yan/lbm/fpga/lbm/device/bu.cl:34","type":"resource"},{"children":[{"count":1,"data":[0,64,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/bu.cl","line":38}]],"name":"State","type":"resource"},{"count":2,"data":[64,0,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/bu.cl","line":38}]],"name":"32-bit Integer Add","type":"resource"},{"count":17,"data":[442,697,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/bu.cl","line":38}]],"name":"Load","type":"resource"},{"count":2,"data":[68,48,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/bu.cl","line":38}]],"name":"Store","type":"resource"}],"data":[574,809,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/bu.cl","line":38}]],"name":"/root/yan/lbm/fpga/lbm/device/bu.cl:38","type":"resource"},{"children":[{"count":1,"data":[0,32,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/bu.cl","line":44}]],"name":"State","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/bu.cl","line":44}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/bu.cl","line":44}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/bu.cl","line":44}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[35,1,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/bu.cl","line":44}]],"name":"32-bit Integer Compare","type":"resource"},{"count":1,"data":[5,0,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/bu.cl","line":44}]],"name":"5-bit Integer Add","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/bu.cl","line":44}]],"name":"5-bit Integer Compare","type":"resource"}],"data":[76,33,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/bu.cl","line":44}]],"name":"/root/yan/lbm/fpga/lbm/device/bu.cl:44","type":"resource"},{"children":[{"count":2,"data":[0,320,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/bu.cl","line":46}]],"name":"State","type":"resource"},{"count":9,"data":[99,9,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/bu.cl","line":46}]],"name":"32-bit Integer Compare","type":"resource"},{"count":10,"data":[266,32,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/bu.cl","line":46}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[26,41,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/bu.cl","line":46}]],"name":"Load","type":"resource"},{"children":[{"count":1,"data":[0,0,0,1,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/bu.cl","line":46}]],"name":"Hardened Floating-point Add","type":"resource"},{"count":1,"data":[0,0,0,1,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/bu.cl","line":46}]],"name":"Hardened Floating-point Sub","type":"resource"}],"data":[0,0,0,2,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/bu.cl","line":46},{"filename":"/root/yan/lbm/fpga/lbm/device/../host/inc/defines.h","line":169}]],"name":"bu.cl:46 > defines.h:169","replace_name":true,"type":"resource"},{"children":[{"count":5,"data":[595,220,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/bu.cl","line":46}]],"name":"32-bit to 64-bit Floating-point Extension","type":"resource"},{"count":4,"data":[8020,5356,0,0,16],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/bu.cl","line":46}]],"name":"64-bit Double-precision Floating-point Add","type":"resource"},{"count":10,"data":[11144,6832,0,16,40],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/bu.cl","line":46}]],"name":"64-bit Double-precision Floating-point Multiply","type":"resource"},{"count":2,"data":[4010,2678,0,0,8],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/bu.cl","line":46}]],"name":"64-bit Double-precision Floating-point Subtract","type":"resource"},{"count":2,"data":[258,78,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/bu.cl","line":46}]],"name":"64-bit to 32-bit Floating-point Truncation","type":"resource"},{"count":1,"data":[0,0,0,1,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/bu.cl","line":46}]],"name":"Hardened Floating-point Multiply","type":"resource"},{"count":3,"data":[130,66,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/bu.cl","line":46}]],"name":"On-chip Read-Only Memory Lookup","type":"resource"}],"data":[24157,15230,0,17,64],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/bu.cl","line":46},{"filename":"/root/yan/lbm/fpga/lbm/device/../host/inc/defines.h","line":169},{"filename":"/root/yan/lbm/fpga/lbm/device/../host/inc/defines.h","line":155}]],"name":"bu.cl:46 > defines.h:169 > \\ndefines.h:155","replace_name":true,"type":"resource"},{"children":[{"count":2,"data":[0,0,0,4,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/bu.cl","line":46}]],"name":"Hardened Floating-Point Dot Product of Size 2","type":"resource"}],"data":[0,0,0,4,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/bu.cl","line":46},{"filename":"/root/yan/lbm/fpga/lbm/device/../host/inc/defines.h","line":169},{"filename":"/root/yan/lbm/fpga/lbm/device/../host/inc/defines.h","line":155},{"filename":"/root/yan/lbm/fpga/lbm/device/../host/inc/defines.h","line":96}]],"name":"bu.cl:46 > defines.h:169 > \\ndefines.h:155 > defines.h:96","replace_name":true,"type":"resource"},{"children":[{"count":2,"data":[716,352,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/bu.cl","line":46}]],"name":"32-bit Integer to Floating-point Conversion","type":"resource"},{"count":2,"data":[0,0,0,4,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/bu.cl","line":46}]],"name":"Hardened Floating-Point Dot Product of Size 2","type":"resource"}],"data":[716,352,0,4,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/bu.cl","line":46},{"filename":"/root/yan/lbm/fpga/lbm/device/../host/inc/defines.h","line":169},{"filename":"/root/yan/lbm/fpga/lbm/device/../host/inc/defines.h","line":155},{"filename":"/root/yan/lbm/fpga/lbm/device/../host/inc/defines.h","line":100}]],"name":"bu.cl:46 > defines.h:169 > \\ndefines.h:155 > defines.h:100","replace_name":true,"type":"resource"}],"data":[25264,15984,0,27,64],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/bu.cl","line":46}]],"name":"/root/yan/lbm/fpga/lbm/device/bu.cl:46","type":"resource"},{"children":[{"count":2,"data":[0,96,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/bu.cl","line":53}]],"name":"State","type":"resource"},{"count":2,"data":[32,0,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/bu.cl","line":53}]],"name":"32-bit Select","type":"resource"},{"count":2,"data":[64,0,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/bu.cl","line":53}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/bu.cl","line":53}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[107,96,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/bu.cl","line":53}]],"name":"/root/yan/lbm/fpga/lbm/device/bu.cl:53","type":"resource"},{"children":[{"count":1,"data":[0,32,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/bu.cl","line":56}]],"name":"State","type":"resource"},{"count":1,"data":[16,0,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/bu.cl","line":56}]],"name":"32-bit Select","type":"resource"}],"data":[16,32,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/bu.cl","line":56}]],"name":"/root/yan/lbm/fpga/lbm/device/bu.cl:56","type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/bu.cl","line":49}]],"name":"32-bit Integer Add","type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/bu.cl","line":49}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[32,0,0,1.5,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/bu.cl","line":49}]],"name":"32-bit Integer Multiply","type":"resource"}],"data":[64,0,0,1.5,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/bu.cl","line":49},{"filename":"/root/yan/lbm/fpga/lbm/device/../host/inc/defines.h","line":149}]],"name":"bu.cl:49 > defines.h:149","replace_name":true,"type":"resource"}],"data":[96,0,0,1.5,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/bu.cl","line":49}]],"name":"/root/yan/lbm/fpga/lbm/device/bu.cl:49","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[2242,5294,16,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/bu.cl","line":50}]],"name":"Store","type":"resource"}],"data":[2242,5294,16,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/bu.cl","line":50}]],"name":"/root/yan/lbm/fpga/lbm/device/bu.cl:50","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[0,1,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/bu.cl","line":67}]],"name":"State","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/bu.cl","line":67}]],"name":"1-bit Xor","type":"resource"}],"data":[1,1,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/bu.cl","line":67}]],"name":"/root/yan/lbm/fpga/lbm/device/bu.cl:67","type":"resource"},{"children":[{"count":1,"data":[16,0,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/bu.cl","line":65}]],"name":"32-bit Select","type":"resource"}],"data":[16,0,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/bu.cl","line":65}]],"name":"/root/yan/lbm/fpga/lbm/device/bu.cl:65","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[3,2,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/bu.cl","line":69}]],"name":"Channel Write","type":"resource"}],"data":[3,2,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/bu.cl","line":69}]],"name":"/root/yan/lbm/fpga/lbm/device/bu.cl:69","replace_name":"true","type":"resource"}],"compute_units":1,"data":[31718,130180,18,28.5,1283],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/bu.cl","line":22}]],"details":[{"text":"Number of compute units: 1","type":"text"},{"text":"Max global work dimension: 0","type":"text"},{"text":"Kernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.","type":"text"},{"text":"1 compute unit.\\nMax global work dimension: 0\\nKernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.","type":"brief"}],"name":"bu","total_kernel_resources":[31718,130180,18,28.5,1283],"total_percent":[14.0346,6.71559,7.61821,0.663472,1.91041],"type":"function"},{"children":[{"data":[116,245,22,0,6],"details":[{"text":"Feedback+Cluster logic","type":"brief"}],"name":"Data control overhead","type":"resource"},{"data":[7,5,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 1 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 1 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'buf_flag\' (cu.cl:7)","type":"resource"},{"data":[7,36,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'buffer_offset\' (cu.cl:10)","type":"resource"},{"data":[7,36,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'count\' (cu.cl:9)","type":"resource"},{"data":[7,36,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'i\' (cu.cl:16)","type":"resource"},{"data":[24,101,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'j\' (cu.cl:17)","type":"resource"},{"data":[7,7,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 3 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 3 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'n\' (cu.cl:20)","type":"resource"},{"data":[0,0,0,0,205],"details":[{"Additional information":[{"text":"Requested size 512 bytes, implemented size 1024 bytes, replicated 2 times total, stall-free, 1 read and 1 write. ","type":"text"},{"links":[{"filename":"/root/yan/lbm/fpga/lbm/device/cu.cl","line":12}],"text":"2 independent copies of this memory were created to enable simultaneous execution of 2 loop iterations defined at  (%L)","type":"text"},{"text":"You can reduce the number of copies of this memory by limiting the concurrency of its loop; see the OpenCL Programming Guide for details.","type":"text"}],"Bank depth":"1 word","Bank width":"4096 bits","Implemented size":"1024 bytes","Local memory":"Stall-Free with Replication","Number of banks":1,"Reference":[{"links":[{"guide":"Best Practices Guide : Local Memory","link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/chn1469549457114.html"}],"text":"See %L for more information.","type":"text"}],"Requested size":"512 bytes","Total replication":2,"type":"table"},{"text":"Stall-Free with Replication,\\n512B requested,\\n1024B implemented.","type":"brief"}],"name":"cu.cl:14 (cellvector.cells)","type":"resource"},{"children":[{"count":3,"data":[476,11933,13,0,40],"debug":[[{"filename":"","line":0}]],"name":"State","type":"resource"}],"data":[476,11933,13,0,40],"name":"No Source Line","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/cu.cl","line":14}]],"name":"Channel Read","type":"resource"},{"count":1,"data":[34,24,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/cu.cl","line":14}]],"name":"Store","type":"resource"}],"data":[35,24,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/cu.cl","line":14}]],"name":"/root/yan/lbm/fpga/lbm/device/cu.cl:14","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[6,5,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/cu.cl","line":15}]],"name":"Channel Write","type":"resource"}],"data":[6,5,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/cu.cl","line":15}]],"name":"/root/yan/lbm/fpga/lbm/device/cu.cl:15","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/cu.cl","line":43}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/cu.cl","line":43}]],"name":"32-bit Integer Compare","type":"resource"},{"count":1,"data":[16,0,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/cu.cl","line":43}]],"name":"32-bit Select","type":"resource"}],"data":[59,0,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/cu.cl","line":43}]],"name":"/root/yan/lbm/fpga/lbm/device/cu.cl:43","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[16,0,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/cu.cl","line":48}]],"name":"32-bit Select","type":"resource"}],"data":[16,0,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/cu.cl","line":48}]],"name":"/root/yan/lbm/fpga/lbm/device/cu.cl:48","replace_name":"true","type":"resource"},{"children":[{"count":2,"data":[52,0,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/cu.cl","line":49}]],"name":"32-bit Select","type":"resource"}],"data":[52,0,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/cu.cl","line":49}]],"name":"/root/yan/lbm/fpga/lbm/device/cu.cl:49","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/cu.cl","line":50}]],"name":"1-bit Xor","type":"resource"}],"data":[1,0,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/cu.cl","line":50}]],"name":"/root/yan/lbm/fpga/lbm/device/cu.cl:50","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[3,2,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/cu.cl","line":52}]],"name":"Channel Write","type":"resource"}],"data":[3,2,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/cu.cl","line":52}]],"name":"/root/yan/lbm/fpga/lbm/device/cu.cl:52","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[3,0,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/cu.cl","line":20}]],"name":"3-bit Integer Add","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/cu.cl","line":20}]],"name":"3-bit Integer Compare","type":"resource"}],"data":[4,0,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/cu.cl","line":20}]],"name":"/root/yan/lbm/fpga/lbm/device/cu.cl:20","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[266,521,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/cu.cl","line":22}]],"name":"Load","type":"resource"}],"data":[266,521,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/cu.cl","line":22}]],"name":"/root/yan/lbm/fpga/lbm/device/cu.cl:22","replace_name":"true","type":"resource"},{"children":[{"count":2,"data":[64,0,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/cu.cl","line":27}]],"name":"32-bit Integer Add","type":"resource"}],"data":[64,0,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/cu.cl","line":27}]],"name":"/root/yan/lbm/fpga/lbm/device/cu.cl:27","replace_name":"true","type":"resource"},{"children":[{"count":2,"data":[64,0,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/cu.cl","line":28}]],"name":"32-bit Integer Add","type":"resource"}],"data":[64,0,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/cu.cl","line":28}]],"name":"/root/yan/lbm/fpga/lbm/device/cu.cl:28","replace_name":"true","type":"resource"},{"children":[{"count":27,"data":[27,9,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/cu.cl","line":30}]],"name":"1-bit And","type":"resource"},{"count":2,"data":[64,0,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/cu.cl","line":30}]],"name":"32-bit Integer Add","type":"resource"},{"count":12,"data":[420,12,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/cu.cl","line":30}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[511,21,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/cu.cl","line":30}]],"name":"/root/yan/lbm/fpga/lbm/device/cu.cl:30","replace_name":"true","type":"resource"},{"children":[{"count":9,"data":[288,0,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/cu.cl","line":33}]],"name":"32-bit Integer Add","type":"resource"},{"children":[{"count":3,"data":[96,0,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/cu.cl","line":33}]],"name":"32-bit Integer Add","type":"resource"},{"count":3,"data":[96,0,0,4.5,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/cu.cl","line":33}]],"name":"32-bit Integer Multiply","type":"resource"}],"data":[192,0,0,4.5,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/cu.cl","line":33},{"filename":"/root/yan/lbm/fpga/lbm/device/../host/inc/defines.h","line":149}]],"name":"cu.cl:33 > defines.h:149","replace_name":true,"type":"resource"}],"data":[480,0,0,4.5,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/cu.cl","line":33}]],"name":"/root/yan/lbm/fpga/lbm/device/cu.cl:33","replace_name":"true","type":"resource"},{"children":[{"count":9,"data":[3247,17100,0,0,279],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/cu.cl","line":34}]],"name":"Store","type":"resource"},{"children":[{"count":18,"data":[0,0,0,18,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/cu.cl","line":34}]],"name":"Hardened Floating-point Sub","type":"resource"}],"data":[0,0,0,18,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/cu.cl","line":34},{"filename":"/root/yan/lbm/fpga/lbm/device/../host/inc/defines.h","line":164}]],"name":"cu.cl:34 > defines.h:164","replace_name":true,"type":"resource"},{"children":[{"count":13,"data":[1547,572,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/cu.cl","line":34}]],"name":"32-bit to 64-bit Floating-point Extension","type":"resource"},{"count":18,"data":[36090,24102,0,0,72],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/cu.cl","line":34}]],"name":"64-bit Double-precision Floating-point Add","type":"resource"},{"count":37,"data":[47780,29640,0,72,180],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/cu.cl","line":34}]],"name":"64-bit Double-precision Floating-point Multiply","type":"resource"},{"count":9,"data":[18045,12051,0,0,36],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/cu.cl","line":34}]],"name":"64-bit Double-precision Floating-point Subtract","type":"resource"},{"count":9,"data":[1161,351,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/cu.cl","line":34}]],"name":"64-bit to 32-bit Floating-point Truncation","type":"resource"},{"count":3,"data":[0,0,0,3,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/cu.cl","line":34}]],"name":"Hardened Floating-point Multiply","type":"resource"}],"data":[104623,66716,0,75,288],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/cu.cl","line":34},{"filename":"/root/yan/lbm/fpga/lbm/device/../host/inc/defines.h","line":164},{"filename":"/root/yan/lbm/fpga/lbm/device/../host/inc/defines.h","line":155}]],"name":"cu.cl:34 > defines.h:164 > \\ndefines.h:155","replace_name":true,"type":"resource"},{"children":[{"count":1,"data":[0,0,0,2,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/cu.cl","line":34}]],"name":"Hardened Floating-Point Dot Product of Size 2","type":"resource"}],"data":[0,0,0,2,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/cu.cl","line":34},{"filename":"/root/yan/lbm/fpga/lbm/device/../host/inc/defines.h","line":164},{"filename":"/root/yan/lbm/fpga/lbm/device/../host/inc/defines.h","line":155},{"filename":"/root/yan/lbm/fpga/lbm/device/../host/inc/defines.h","line":96}]],"name":"cu.cl:34 > defines.h:164 > \\ndefines.h:155 > defines.h:96","replace_name":true,"type":"resource"},{"children":[{"count":4,"data":[0,0,0,4,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/cu.cl","line":34}]],"name":"Hardened Floating-point Add","type":"resource"},{"count":1,"data":[15,0,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/cu.cl","line":34}]],"name":"Hardened Floating-point Multiply","type":"resource"},{"count":5,"data":[0,0,0,5,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/cu.cl","line":34}]],"name":"Hardened Floating-point Sub","type":"resource"}],"data":[15,0,0,9,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/cu.cl","line":34},{"filename":"/root/yan/lbm/fpga/lbm/device/../host/inc/defines.h","line":164},{"filename":"/root/yan/lbm/fpga/lbm/device/../host/inc/defines.h","line":155},{"filename":"/root/yan/lbm/fpga/lbm/device/../host/inc/defines.h","line":100}]],"name":"cu.cl:34 > defines.h:164 > \\ndefines.h:155 > defines.h:100","replace_name":true,"type":"resource"}],"data":[107885,83816,0,104,567],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/cu.cl","line":34}]],"name":"/root/yan/lbm/fpga/lbm/device/cu.cl:34","replace_name":"true","type":"resource"},{"children":[{"count":2,"data":[64,0,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/cu.cl","line":37}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/cu.cl","line":37}]],"name":"32-bit Integer Compare","type":"resource"},{"count":1,"data":[16,0,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/cu.cl","line":37}]],"name":"32-bit Select","type":"resource"}],"data":[91,0,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/cu.cl","line":37}]],"name":"/root/yan/lbm/fpga/lbm/device/cu.cl:37","replace_name":"true","type":"resource"}],"compute_units":1,"data":[110188,96788,35,108.5,818],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/cu.cl","line":7}]],"details":[{"text":"Number of compute units: 1","type":"text"},{"text":"Max global work dimension: 0","type":"text"},{"text":"Kernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.","type":"text"},{"text":"1 compute unit.\\nMax global work dimension: 0\\nKernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.","type":"brief"}],"name":"cu","total_kernel_resources":[110188,96788,35,108.5,818],"total_percent":[18.7016,14.8113,5.66409,1.29008,7.1805],"type":"function"},{"children":[{"data":[108,99,58,0,13],"details":[{"text":"Feedback+Cluster logic","type":"brief"}],"name":"Data control overhead","type":"resource"},{"data":[7,5,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 1 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 1 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'buf_flag\' (data_reader.cl:12)","type":"resource"},{"data":[7,36,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'buffer_offset\' (data_reader.cl:13)","type":"resource"},{"data":[7,36,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'x\' (data_reader.cl:15)","type":"resource"},{"data":[7,36,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'y\' (data_reader.cl:14)","type":"resource"},{"data":[0,0,205,0,0],"details":[{"Additional information":[{"details":[{"text":"Reduce the number of write accesses or fix banking to make this memory system stall-free. Banking may be improved by using compile-time known indexing on lowest array dimension.","type":"text"}],"text":"Requested size 272 bytes, implemented size 512 bytes, <b>stallable</b>, 5 reads and 17 writes. ","type":"text"},{"text":"Memory system contains arrays whose element size is not a power of two.  This may result in extra loads and stores, leading to stalls.  Try padding structs to a power of two, or break them into multiple arrays of smaller elements.","type":"text"},{"text":"Private memory implemented in on-chip block RAM.","type":"text"}],"Bank depth":"1 word","Bank width":"4096 bits","Implemented size":"512 bytes","Number of banks":1,"Private memory":"Potentially inefficient configuration","Reference":[{"links":[{"guide":"Best Practices Guide : Local Memory","link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/chn1469549457114.html"}],"text":"See %L for more information.","type":"text"}],"Requested size":"272 bytes","Total replication":1,"type":"table"},{"text":"Potentially inefficient configuration,\\n272B requested,\\n512B implemented.","type":"brief"}],"name":"data_reader.cl:25 (cellvector.cells)","type":"resource"},{"children":[{"count":2,"data":[3155,10671,43,0,251],"debug":[[{"filename":"","line":0}]],"name":"State","type":"resource"},{"count":5,"data":[5,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"1-bit And","type":"resource"},{"count":5,"data":[3,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"1-bit Xor","type":"resource"}],"data":[3163,10671,43,0,251],"name":"No Source Line","type":"resource"},{"children":[{"count":5,"data":[5,0,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl","line":14}]],"name":"1-bit Or","type":"resource"},{"count":46,"data":[46,0,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl","line":14}]],"name":"32-bit Or","type":"resource"}],"data":[51,0,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl","line":14}]],"name":"/root/yan/lbm/fpga/lbm/device/data_reader.cl:14","replace_name":"true","type":"resource"},{"children":[{"count":2,"data":[64,0,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl","line":22}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[31,0,0,1.5,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl","line":22}]],"name":"32-bit Integer Multiply","type":"resource"}],"data":[95,0,0,1.5,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl","line":22}]],"name":"/root/yan/lbm/fpga/lbm/device/data_reader.cl:22","replace_name":"true","type":"resource"},{"children":[{"count":2,"data":[64,0,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl","line":34}]],"name":"32-bit Integer Add","type":"resource"},{"count":4,"data":[8604,21148,116,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl","line":34}]],"name":"Load","type":"resource"}],"data":[8668,21148,116,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl","line":34}]],"name":"/root/yan/lbm/fpga/lbm/device/data_reader.cl:34","replace_name":"true","type":"resource"},{"children":[{"count":4,"data":[12,0,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl","line":41}]],"name":"8-bit Integer Compare","type":"resource"}],"data":[12,0,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl","line":41}]],"name":"/root/yan/lbm/fpga/lbm/device/data_reader.cl:41","replace_name":"true","type":"resource"},{"children":[{"count":11,"data":[3.66667,0,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl","line":48}]],"name":"1-bit Or","type":"resource"},{"count":8,"data":[4088.33,3652.67,0,0,76],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl","line":48}]],"name":"Store","type":"resource"}],"data":[4092,3652.67,0,0,76],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl","line":48}]],"name":"/root/yan/lbm/fpga/lbm/device/data_reader.cl:48","replace_name":"true","type":"resource"},{"children":[{"count":36,"data":[0,0,0,36,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl","line":49}]],"name":"Hardened Floating-point Add","type":"resource"}],"data":[0,0,0,36,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl","line":49}]],"name":"/root/yan/lbm/fpga/lbm/device/data_reader.cl:49","replace_name":"true","type":"resource"},{"children":[{"count":4,"data":[0,0,0,8,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl","line":50}]],"name":"Hardened Floating-Point Dot Product of Size 2","type":"resource"},{"count":8,"data":[0,0,0,8,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl","line":50}]],"name":"Hardened Floating-Point Multiply-Add","type":"resource"},{"count":8,"data":[0,0,0,8,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl","line":50}]],"name":"Hardened Floating-point Add","type":"resource"},{"count":12,"data":[0,0,0,12,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl","line":50}]],"name":"Hardened Floating-point Sub","type":"resource"}],"data":[0,0,0,36,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl","line":50}]],"name":"/root/yan/lbm/fpga/lbm/device/data_reader.cl:50","replace_name":"true","type":"resource"},{"children":[{"count":4,"data":[0,0,0,8,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl","line":51}]],"name":"Hardened Floating-Point Dot Product of Size 2","type":"resource"},{"count":4,"data":[0,0,0,4,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl","line":51}]],"name":"Hardened Floating-Point Multiply-Add","type":"resource"},{"count":8,"data":[0,0,0,8,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl","line":51}]],"name":"Hardened Floating-point Add","type":"resource"},{"count":12,"data":[0,0,0,12,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl","line":51}]],"name":"Hardened Floating-point Sub","type":"resource"}],"data":[0,0,0,32,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl","line":51}]],"name":"/root/yan/lbm/fpga/lbm/device/data_reader.cl:51","replace_name":"true","type":"resource"},{"children":[{"count":4,"data":[3224,3876,12,14,20],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl","line":53}]],"name":"Floating-point Divide","type":"resource"}],"data":[3224,3876,12,14,20],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl","line":53}]],"name":"/root/yan/lbm/fpga/lbm/device/data_reader.cl:53","replace_name":"true","type":"resource"},{"children":[{"count":4,"data":[3224,3876,12,14,20],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl","line":54}]],"name":"Floating-point Divide","type":"resource"}],"data":[3224,3876,12,14,20],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl","line":54}]],"name":"/root/yan/lbm/fpga/lbm/device/data_reader.cl:54","replace_name":"true","type":"resource"},{"children":[{"count":11,"data":[3.66667,0,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl","line":55}]],"name":"1-bit Or","type":"resource"},{"count":4,"data":[1043.33,618.667,0,0,13],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl","line":55}]],"name":"Store","type":"resource"}],"data":[1047,618.667,0,0,13],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl","line":55}]],"name":"/root/yan/lbm/fpga/lbm/device/data_reader.cl:55","replace_name":"true","type":"resource"},{"children":[{"count":11,"data":[3.66667,0,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl","line":63}]],"name":"1-bit Or","type":"resource"},{"count":7,"data":[4,0,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl","line":63}]],"name":"1-bit Xor","type":"resource"},{"count":8,"data":[208,0,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl","line":63}]],"name":"32-bit Select","type":"resource"},{"count":6,"data":[5156.33,1104.67,0,0,22],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl","line":63}]],"name":"Store","type":"resource"}],"data":[5372,1104.67,0,0,22],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl","line":63}]],"name":"/root/yan/lbm/fpga/lbm/device/data_reader.cl:63","replace_name":"true","type":"resource"},{"children":[{"count":8,"data":[128,0,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl","line":65}]],"name":"32-bit Select","type":"resource"}],"data":[128,0,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl","line":65}]],"name":"/root/yan/lbm/fpga/lbm/device/data_reader.cl:65","replace_name":"true","type":"resource"},{"children":[{"count":8,"data":[128,0,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl","line":67}]],"name":"32-bit Select","type":"resource"}],"data":[128,0,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl","line":67}]],"name":"/root/yan/lbm/fpga/lbm/device/data_reader.cl:67","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[365,2948,0,0,77.3333],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl","line":75}]],"name":"Store","type":"resource"}],"data":[365,2948,0,0,77.3333],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl","line":75}]],"name":"/root/yan/lbm/fpga/lbm/device/data_reader.cl:75","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[365,2948,0,0,77.3333],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl","line":76}]],"name":"Store","type":"resource"}],"data":[365,2948,0,0,77.3333],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl","line":76}]],"name":"/root/yan/lbm/fpga/lbm/device/data_reader.cl:76","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[365,2948,0,0,77.3333],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl","line":77}]],"name":"Store","type":"resource"}],"data":[365,2948,0,0,77.3333],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl","line":77}]],"name":"/root/yan/lbm/fpga/lbm/device/data_reader.cl:77","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl","line":83}]],"name":"32-bit Integer Add","type":"resource"}],"data":[32,0,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl","line":83}]],"name":"/root/yan/lbm/fpga/lbm/device/data_reader.cl:83","replace_name":"true","type":"resource"},{"children":[{"count":5,"data":[5,4,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl","line":86}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[3,0,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl","line":86}]],"name":"8-bit Integer Compare","type":"resource"},{"count":1,"data":[8,0,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl","line":86}]],"name":"8-bit Or","type":"resource"}],"data":[16,4,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl","line":86}]],"name":"/root/yan/lbm/fpga/lbm/device/data_reader.cl:86","replace_name":"true","type":"resource"},{"children":[{"count":4,"data":[128,0,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl","line":97}]],"name":"32-bit Integer Add","type":"resource"},{"count":4,"data":[988,876,0,0,20],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl","line":97}]],"name":"Load","type":"resource"},{"count":4,"data":[6882,818,0,0,16],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl","line":97}]],"name":"Store","type":"resource"}],"data":[7998,1694,0,0,36],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl","line":97}]],"name":"/root/yan/lbm/fpga/lbm/device/data_reader.cl:97","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[3,2,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl","line":110}]],"name":"Channel Write","type":"resource"},{"count":1,"data":[3174,4221,0,0,207],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl","line":110}]],"name":"Load","type":"resource"}],"data":[3177,4223,0,0,207],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl","line":110}]],"name":"/root/yan/lbm/fpga/lbm/device/data_reader.cl:110","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[0.5,0,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl","line":114}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[0.5,0,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl","line":114}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl","line":114}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl","line":114}]],"name":"32-bit Integer Compare","type":"resource"},{"count":1,"data":[16,0,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl","line":114}]],"name":"32-bit Select","type":"resource"}],"data":[60,0,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl","line":114}]],"name":"/root/yan/lbm/fpga/lbm/device/data_reader.cl:114","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[0.5,0,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl","line":117}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[0.5,0,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl","line":117}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[1,1,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl","line":117}]],"name":"1-bit Xor","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl","line":117}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl","line":117}]],"name":"32-bit Integer Compare","type":"resource"},{"count":2,"data":[21,0,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl","line":117}]],"name":"32-bit Select","type":"resource"}],"data":[66,1,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl","line":117}]],"name":"/root/yan/lbm/fpga/lbm/device/data_reader.cl:117","replace_name":"true","type":"resource"},{"children":[{"count":2,"data":[21,0,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl","line":119}]],"name":"32-bit Select","type":"resource"}],"data":[21,0,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl","line":119}]],"name":"/root/yan/lbm/fpga/lbm/device/data_reader.cl:119","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl","line":121}]],"name":"Channel Read","type":"resource"}],"data":[2,0,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl","line":121}]],"name":"/root/yan/lbm/fpga/lbm/device/data_reader.cl:121","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl","line":124}]],"name":"Channel Read","type":"resource"}],"data":[1,0,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl","line":124}]],"name":"/root/yan/lbm/fpga/lbm/device/data_reader.cl:124","replace_name":"true","type":"resource"},{"children":[{"count":2,"data":[21,0,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl","line":130}]],"name":"32-bit Select","type":"resource"}],"data":[21,0,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl","line":130}]],"name":"/root/yan/lbm/fpga/lbm/device/data_reader.cl:130","replace_name":"true","type":"resource"},{"children":[{"count":2,"data":[21,0,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl","line":131}]],"name":"32-bit Select","type":"resource"}],"data":[21,0,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl","line":131}]],"name":"/root/yan/lbm/fpga/lbm/device/data_reader.cl:131","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl","line":132}]],"name":"1-bit Xor","type":"resource"}],"data":[1,0,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl","line":132}]],"name":"/root/yan/lbm/fpga/lbm/device/data_reader.cl:132","replace_name":"true","type":"resource"}],"compute_units":1,"data":[41851,59925.007,446,133.5,889.9999],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl","line":12}]],"details":[{"text":"Number of compute units: 1","type":"text"},{"text":"Max global work dimension: 0","type":"text"},{"text":"Kernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.","type":"text"},{"text":"1 compute unit.\\nMax global work dimension: 0\\nKernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.","type":"brief"}],"name":"data_reader","total_kernel_resources":[41851,59925,446,133.5,890],"total_percent":[9.73606,6.98162,3.50685,16.4394,8.8274],"type":"function"},{"children":[{"data":[75,93,0,0,7],"details":[{"text":"Feedback+Cluster logic","type":"brief"}],"name":"Data control overhead","type":"resource"},{"children":[{"count":2,"data":[218,507,7,0,10],"debug":[[{"filename":"","line":0}]],"name":"State","type":"resource"},{"count":1,"data":[27,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"33-bit Select","type":"resource"}],"data":[245,507,7,0,10],"name":"No Source Line","type":"resource"},{"children":[{"count":1,"data":[0,32,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/velocity_writer.cl","line":5}]],"name":"State","type":"resource"},{"count":1,"data":[32,0,0,1.5,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/velocity_writer.cl","line":5}]],"name":"32-bit Integer Multiply","type":"resource"}],"data":[32,32,0,1.5,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/velocity_writer.cl","line":5}]],"name":"/root/yan/lbm/fpga/lbm/device/velocity_writer.cl:5","type":"resource"},{"children":[{"count":1,"data":[0,34,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/velocity_writer.cl","line":7}]],"name":"State","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/velocity_writer.cl","line":7}]],"name":"32-bit Integer Add","type":"resource"},{"count":2,"data":[70,2,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/velocity_writer.cl","line":7}]],"name":"32-bit Integer Compare","type":"resource"},{"count":1,"data":[32,0,0,1.5,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/velocity_writer.cl","line":7}]],"name":"32-bit Integer Multiply","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/velocity_writer.cl","line":7}]],"name":"32-bit Integer Subtract","type":"resource"},{"count":1,"data":[16,0,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/velocity_writer.cl","line":7}]],"name":"32-bit Select","type":"resource"},{"count":2,"data":[66,0,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/velocity_writer.cl","line":7}]],"name":"33-bit Integer Add","type":"resource"},{"count":3,"data":[2,0,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/velocity_writer.cl","line":7}]],"name":"1-bit And","type":"resource"},{"count":4,"data":[2,0,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/velocity_writer.cl","line":7}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[11,1,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/velocity_writer.cl","line":7}]],"name":"33-bit Integer Compare","type":"resource"},{"count":1,"data":[4,0,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/velocity_writer.cl","line":7}]],"name":"4-bit Select","type":"resource"}],"data":[267,37,0,1.5,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/velocity_writer.cl","line":7}]],"name":"/root/yan/lbm/fpga/lbm/device/velocity_writer.cl:7","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/velocity_writer.cl","line":9}]],"name":"Channel Read","type":"resource"}],"data":[1,0,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/velocity_writer.cl","line":9}]],"name":"/root/yan/lbm/fpga/lbm/device/velocity_writer.cl:9","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/velocity_writer.cl","line":11}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[32,0,0,1.5,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/velocity_writer.cl","line":11}]],"name":"32-bit Integer Multiply","type":"resource"}],"data":[64,0,0,1.5,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/velocity_writer.cl","line":11}]],"name":"/root/yan/lbm/fpga/lbm/device/velocity_writer.cl:11","replace_name":"true","type":"resource"},{"children":[{"count":2,"data":[2690,6288,1,0,62],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/velocity_writer.cl","line":20}]],"name":"Store","type":"resource"}],"data":[2690,6288,1,0,62],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/velocity_writer.cl","line":20}]],"name":"/root/yan/lbm/fpga/lbm/device/velocity_writer.cl:20","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/velocity_writer.cl","line":27}]],"name":"32-bit Integer Add","type":"resource"}],"data":[32,0,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/velocity_writer.cl","line":27}]],"name":"/root/yan/lbm/fpga/lbm/device/velocity_writer.cl:27","replace_name":"true","type":"resource"}],"compute_units":1,"data":[3406,6957,8,4.5,79],"details":[{"text":"Number of compute units: 1","type":"text"},{"text":"Max global work dimension: 0","type":"text"},{"text":"Kernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.","type":"text"},{"text":"1 compute unit.\\nMax global work dimension: 0\\nKernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.","type":"brief"}],"name":"velocity_writer","total_kernel_resources":[3406,6957,8,4.5,79],"total_percent":[0.939204,0.583567,0.407128,0.294877,0.329381],"type":"function"}],"columns":["","ALUTs","FFs","RAMs","DSPs","MLABs","Details"],"data":[195385,316713.007,570,275,3069.9999],"debug_enabled":"true","max_resources":[854400,1708800,2713,1518,42720],"name":"Kernel System","total":[262251,450313,749,275,3070],"total_percent":[60.8832,37.8805,26.3526,27.6078,18.1159],"type":"module"}';
var mavJSON='{"nodes":[{"type":"kernel", "id":2, "name":"bu", "children":[{"type":"bb", "id":3, "name":"bu.B0", "details":[{"type":"table", "Latency":"2"}]}, {"type":"bb", "id":4, "name":"bu.B1", "children":[{"type":"inst", "id":9, "name":"Channel Read", "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/bu.cl", "line":22}]], "details":[{"type":"table", "Width":"2208 bits", "Depth":"1", "Stall-free":"No", "Start Cycle":"1", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/qah1476410829821.html"}]}]}]}, {"type":"inst", "id":11, "name":"Store", "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/bu.cl", "line":22}]], "details":[{"type":"table", "Width":"2048 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Stores to":"cellvector", "Start Cycle":"2", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":12, "name":"Store", "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/bu.cl", "line":22}]], "details":[{"type":"table", "Width":"256 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Stores to":"cellvector", "Start Cycle":"2", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":13, "name":"Channel Write", "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/bu.cl", "line":23}]], "details":[{"type":"table", "Width":"2208 bits", "Depth":"1", "Stall-free":"No", "Start Cycle":"1", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/qah1476410829821.html"}]}]}]}, {"type":"inst", "id":45, "name":"Loop Input", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"54"}]}, {"type":"inst", "id":46, "name":"End", "details":[{"type":"table", "Start Cycle":"6", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"6", "II":"0", "Subloops":"Yes", "Pipelined":"No", "Fmax Bottlenecks":"No", "Loop Info":"Entry to loop. "}]}, {"type":"bb", "id":5, "name":"bu.B2", "children":[{"type":"inst", "id":15, "name":"Load", "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/bu.cl", "line":33}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Loads from":"cellvector", "Start Cycle":"4", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":16, "name":"Load", "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/bu.cl", "line":33}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Loads from":"cellvector", "Start Cycle":"4", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":17, "name":"Load", "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/bu.cl", "line":33}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Loads from":"cellvector", "Start Cycle":"4", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":18, "name":"Load", "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/bu.cl", "line":33}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Loads from":"cellvector", "Start Cycle":"4", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":19, "name":"Load", "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/bu.cl", "line":33}]], "details":[{"type":"table", "Width":"8 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Loads from":"cellvector", "Start Cycle":"4", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":20, "name":"Load", "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/bu.cl", "line":33}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Loads from":"cellvector", "Start Cycle":"10", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":21, "name":"Load", "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/bu.cl", "line":33}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Loads from":"cellvector", "Start Cycle":"10", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":22, "name":"Load", "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/bu.cl", "line":38}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Loads from":"cellvector", "Start Cycle":"17", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":23, "name":"Load", "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/bu.cl", "line":38}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Loads from":"cellvector", "Start Cycle":"17", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":24, "name":"Load", "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/bu.cl", "line":38}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Loads from":"cellvector", "Start Cycle":"17", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":25, "name":"Load", "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/bu.cl", "line":38}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Loads from":"cellvector", "Start Cycle":"17", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":26, "name":"Load", "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/bu.cl", "line":38}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Loads from":"cellvector", "Start Cycle":"17", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":27, "name":"Load", "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/bu.cl", "line":38}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Loads from":"cellvector", "Start Cycle":"17", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":28, "name":"Load", "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/bu.cl", "line":38}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Loads from":"cellvector", "Start Cycle":"17", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":29, "name":"Load", "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/bu.cl", "line":38}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Loads from":"cellvector", "Start Cycle":"17", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":30, "name":"Load", "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/bu.cl", "line":38}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Loads from":"cellvector", "Start Cycle":"17", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":31, "name":"Load", "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/bu.cl", "line":38}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Loads from":"cellvector", "Start Cycle":"17", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":32, "name":"Load", "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/bu.cl", "line":38}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Loads from":"cellvector", "Start Cycle":"17", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":33, "name":"Load", "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/bu.cl", "line":38}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Loads from":"cellvector", "Start Cycle":"17", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":34, "name":"Load", "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/bu.cl", "line":38}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Loads from":"cellvector", "Start Cycle":"17", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":35, "name":"Load", "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/bu.cl", "line":38}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Loads from":"cellvector", "Start Cycle":"17", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":36, "name":"Load", "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/bu.cl", "line":38}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Loads from":"cellvector", "Start Cycle":"17", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":37, "name":"Load", "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/bu.cl", "line":38}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Loads from":"cellvector", "Start Cycle":"17", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":38, "name":"Store", "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/bu.cl", "line":38}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Stores to":"cell_interior", "Start Cycle":"22", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":39, "name":"Load", "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/bu.cl", "line":38}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Loads from":"cellvector", "Start Cycle":"17", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":40, "name":"Store", "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/bu.cl", "line":38}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Stores to":"cell_interior", "Start Cycle":"22", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":47, "name":"Loop Input", "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/bu.cl", "line":31}]], "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"50"}]}, {"type":"inst", "id":48, "name":"End", "details":[{"type":"table", "Start Cycle":"26", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"26", "II":"0", "Subloops":"Yes", "Pipelined":"No", "Fmax Bottlenecks":"No", "Loop Info":"Entry to loop. "}]}, {"type":"bb", "id":6, "name":"bu.B3", "children":[{"type":"inst", "id":41, "name":"Store", "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/bu.cl", "line":50}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Burst-coalesced non-aligned", "Stall-free":"No", "Start Cycle":"10", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":49, "name":"Begin", "details":[{"type":"table", "Start Cycle":"0", "Latency":"1"}]}, {"type":"inst", "id":50, "name":"Loop End", "details":[{"type":"table", "Start Cycle":"11", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"11", "II":"0", "Subloops":"Yes", "Pipelined":"No", "Fmax Bottlenecks":"No", "Loop Info":"Exit which branches back to loop. "}]}, {"type":"bb", "id":7, "name":"bu.B4", "children":[{"type":"inst", "id":42, "name":"Load", "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/bu.cl", "line":46}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Loads from":"cell_interior", "Start Cycle":"72", "Latency":"3", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":51, "name":"Loop Input", "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/bu.cl", "line":44}]], "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"52"}]}, {"type":"inst", "id":52, "name":"Loop End", "details":[{"type":"table", "Start Cycle":"88", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"88", "II":"1", "Subloops":"No", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":""}]}, {"type":"bb", "id":8, "name":"bu.B5", "children":[{"type":"inst", "id":43, "name":"Channel Write", "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/bu.cl", "line":69}]], "details":[{"type":"table", "Width":"8 bits", "Depth":"1", "Stall-free":"No", "Start Cycle":"1", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/qah1476410829821.html"}]}]}]}, {"type":"inst", "id":53, "name":"Begin", "details":[{"type":"table", "Start Cycle":"0", "Latency":"1"}]}, {"type":"inst", "id":54, "name":"Loop End", "details":[{"type":"table", "Start Cycle":"1", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"1", "II":"0", "Subloops":"Yes", "Pipelined":"No", "Fmax Bottlenecks":"No", "Loop Info":"Exit which branches back to loop. "}]}, {"type":"memtype", "id":55, "name":"Local Memory", "children":[{"type":"memsys", "id":56, "name":"cellvector", "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/bu.cl", "line":22}]], "details":[{"type":"table", "details":[{"type":"brief", "text":"276B requested\\n5632B implemented"}], "Requested size":"276 bytes", "Implemented size":"5632 bytes", "Number of banks":"1", "Bank width":"2048 bits", "Bank depth":"2 words", "Total replication":"11", "Additional Information":[{"type":"text", "text":"Replicated 11 times to efficiently support multiple accesses"}, {"type":"text", "text":"Running memory at 2x clock to support more concurrent ports"}], "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/chn1469549457114.html"}]}]}]}, {"type":"memsys", "id":84, "name":"cell_interior", "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/bu.cl", "line":38}]], "details":[{"type":"table", "details":[{"type":"brief", "text":"68B requested\\n128B implemented"}], "Requested size":"68 bytes", "Implemented size":"128 bytes", "Number of banks":"2", "Bank width":"512 bits", "Bank depth":"1 word", "Total replication":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/chn1469549457114.html"}]}]}]}]}]}, {"type":"kernel", "id":91, "name":"cu", "children":[{"type":"bb", "id":92, "name":"cu.B0", "details":[{"type":"table", "Latency":"2"}]}, {"type":"bb", "id":93, "name":"cu.B1", "children":[{"type":"inst", "id":96, "name":"Channel Read", "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/cu.cl", "line":14}]], "details":[{"type":"table", "Width":"2208 bits", "Depth":"1", "Stall-free":"No", "Start Cycle":"2", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/qah1476410829821.html"}]}]}]}, {"type":"inst", "id":97, "name":"Store", "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/cu.cl", "line":14}]], "details":[{"type":"table", "Width":"4096 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Stores to":"cellvector.cells", "Start Cycle":"3", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":98, "name":"Channel Write", "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/cu.cl", "line":15}]], "details":[{"type":"table", "Width":"2208 bits", "Depth":"1", "Stall-free":"No", "Start Cycle":"2", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/qah1476410829821.html"}]}]}]}, {"type":"inst", "id":112, "name":"Loop Input", "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/cu.cl", "line":12}]], "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"115"}]}, {"type":"inst", "id":113, "name":"End", "details":[{"type":"table", "Start Cycle":"7", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"7", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Entry to loop. "}]}, {"type":"bb", "id":94, "name":"cu.B2", "children":[{"type":"inst", "id":100, "name":"Channel Write", "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/cu.cl", "line":52}]], "details":[{"type":"table", "Width":"8 bits", "Depth":"1", "Stall-free":"No", "Start Cycle":"0", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/qah1476410829821.html"}]}]}]}, {"type":"inst", "id":114, "name":"Begin", "details":[{"type":"table", "Start Cycle":"0", "Latency":"1"}]}, {"type":"inst", "id":115, "name":"Loop End", "details":[{"type":"table", "Start Cycle":"0", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"0", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Exit which branches back to loop. "}]}, {"type":"bb", "id":95, "name":"cu.B3", "children":[{"type":"inst", "id":102, "name":"Load", "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/cu.cl", "line":22}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Loads from":"cellvector.cells", "Start Cycle":"2", "Latency":"3", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":103, "name":"Store", "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/cu.cl", "line":34}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Burst-coalesced", "Stall-free":"No", "Start Cycle":"83", "Latency":"2", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":104, "name":"Store", "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/cu.cl", "line":34}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Burst-coalesced", "Stall-free":"No", "Start Cycle":"83", "Latency":"2", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":105, "name":"Store", "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/cu.cl", "line":34}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Burst-coalesced", "Stall-free":"No", "Start Cycle":"83", "Latency":"2", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":106, "name":"Store", "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/cu.cl", "line":34}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Burst-coalesced", "Stall-free":"No", "Start Cycle":"83", "Latency":"2", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":107, "name":"Store", "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/cu.cl", "line":34}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Burst-coalesced", "Stall-free":"No", "Start Cycle":"83", "Latency":"2", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":108, "name":"Store", "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/cu.cl", "line":34}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Burst-coalesced", "Stall-free":"No", "Start Cycle":"83", "Latency":"2", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":109, "name":"Store", "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/cu.cl", "line":34}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Burst-coalesced", "Stall-free":"No", "Start Cycle":"83", "Latency":"2", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":110, "name":"Store", "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/cu.cl", "line":34}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Burst-coalesced", "Stall-free":"No", "Start Cycle":"83", "Latency":"2", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":111, "name":"Store", "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/cu.cl", "line":34}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Burst-coalesced", "Stall-free":"No", "Start Cycle":"83", "Latency":"2", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":116, "name":"Loop Input", "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/cu.cl", "line":20}]], "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"117"}]}, {"type":"inst", "id":117, "name":"Loop End", "details":[{"type":"table", "Start Cycle":"85", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"85", "II":"1", "Subloops":"No", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":""}]}, {"type":"memtype", "id":118, "name":"Local Memory", "children":[{"type":"memsys", "id":119, "name":"cellvector.cells", "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/cu.cl", "line":14}]], "details":[{"type":"table", "details":[{"type":"brief", "text":"512B requested\\n1024B implemented"}], "Requested size":"512 bytes", "Implemented size":"1024 bytes", "Number of banks":"1", "Bank width":"4096 bits", "Bank depth":"1 word", "Total replication":"2", "Additional Information":[{"type":"text", "text":"2 independent copies of this memory were created to enable simultaneous execution of 2 loop iterations defined at  (%L)", "links":[{"filename":"/root/yan/lbm/fpga/lbm/device/cu.cl", "line":"12"}]}, {"type":"text", "text":"You can reduce the number of copies of this memory by limiting the concurrency of its loop; see the OpenCL Programming Guide for details."}], "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/chn1469549457114.html"}]}]}]}]}]}, {"type":"kernel", "id":123, "name":"data_reader", "children":[{"type":"bb", "id":124, "name":"data_reader.B0", "details":[{"type":"table", "Latency":"2"}]}, {"type":"bb", "id":125, "name":"data_reader.B1", "children":[{"type":"inst", "id":126, "name":"Load", "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl", "line":34}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Burst-coalesced non-aligned", "Stall-free":"No", "Start Cycle":"11", "Latency":"176", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":127, "name":"Load", "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl", "line":34}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Burst-coalesced non-aligned", "Stall-free":"No", "Start Cycle":"11", "Latency":"176", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":128, "name":"Load", "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl", "line":34}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Burst-coalesced non-aligned", "Stall-free":"No", "Start Cycle":"11", "Latency":"176", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":129, "name":"Load", "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl", "line":34}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Burst-coalesced non-aligned", "Stall-free":"No", "Start Cycle":"11", "Latency":"176", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":130, "name":"Channel Read", "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl", "line":121}]], "details":[{"type":"table", "Width":"8 bits", "Depth":"1", "Stall-free":"No", "Start Cycle":"596", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/qah1476410829821.html"}]}]}]}, {"type":"inst", "id":131, "name":"Channel Read", "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl", "line":124}]], "details":[{"type":"table", "Width":"8 bits", "Depth":"1", "Stall-free":"No", "Start Cycle":"596", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/qah1476410829821.html"}]}]}]}, {"type":"inst", "id":132, "name":"Store", "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl", "line":48}]], "details":[{"type":"table", "Width":"256 bits", "Type":"Local-pipelined", "Stall-free":"No", "Stores to":"cellvector.cells", "Start Cycle":"250", "Latency":"31", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":133, "name":"Store", "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl", "line":48}]], "details":[{"type":"table", "Width":"128 bits", "Type":"Local-pipelined", "Stall-free":"No", "Stores to":"cellvector.cells", "Start Cycle":"250", "Latency":"31", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":134, "name":"Store", "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl", "line":63}]], "details":[{"type":"table", "Width":"64 bits", "Type":"Local-pipelined", "Stall-free":"No", "Stores to":"cellvector.cells", "Start Cycle":"250", "Latency":"31", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":135, "name":"Store", "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl", "line":48}]], "details":[{"type":"table", "Width":"256 bits", "Type":"Local-pipelined", "Stall-free":"No", "Stores to":"cellvector.cells", "Start Cycle":"250", "Latency":"31", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":136, "name":"Store", "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl", "line":63}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Local-pipelined", "Stall-free":"No", "Stores to":"cellvector.cells", "Start Cycle":"250", "Latency":"31", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":137, "name":"Store", "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl", "line":48}]], "details":[{"type":"table", "Width":"128 bits", "Type":"Local-pipelined", "Stall-free":"No", "Stores to":"cellvector.cells", "Start Cycle":"250", "Latency":"31", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":138, "name":"Store", "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl", "line":48}]], "details":[{"type":"table", "Width":"256 bits", "Type":"Local-pipelined", "Stall-free":"No", "Stores to":"cellvector.cells", "Start Cycle":"250", "Latency":"31", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":139, "name":"Store", "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl", "line":48}]], "details":[{"type":"table", "Width":"128 bits", "Type":"Local-pipelined", "Stall-free":"No", "Stores to":"cellvector.cells", "Start Cycle":"250", "Latency":"31", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":140, "name":"Store", "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl", "line":48}]], "details":[{"type":"table", "Width":"256 bits", "Type":"Local-pipelined", "Stall-free":"No", "Stores to":"cellvector.cells", "Start Cycle":"250", "Latency":"31", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":141, "name":"Store", "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl", "line":48}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Local-pipelined", "Stall-free":"No", "Stores to":"cellvector.cells", "Start Cycle":"250", "Latency":"31", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":142, "name":"Store", "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl", "line":63}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Local-pipelined", "Stall-free":"No", "Stores to":"cellvector.cells", "Start Cycle":"250", "Latency":"31", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":143, "name":"Store", "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl", "line":55}]], "details":[{"type":"table", "Width":"64 bits", "Type":"Local-pipelined", "Stall-free":"No", "Stores to":"cellvector.cells", "Start Cycle":"250", "Latency":"31", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":144, "name":"Store", "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl", "line":75}]], "details":[{"type":"table", "Width":"4096 bits", "Type":"Local-pipelined", "Stall-free":"No", "Stores to":"cellvector.cells", "Start Cycle":"281", "Latency":"31", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":145, "name":"Load", "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl", "line":97}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Local-pipelined", "Stall-free":"No", "Loads from":"cellvector.cells", "Start Cycle":"312", "Latency":"31", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":146, "name":"Store", "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl", "line":97}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Local-pipelined", "Stall-free":"No", "Stores to":"cellvector.cells", "Start Cycle":"344", "Latency":"31", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":147, "name":"Load", "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl", "line":97}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Local-pipelined", "Stall-free":"No", "Loads from":"cellvector.cells", "Start Cycle":"375", "Latency":"31", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":148, "name":"Store", "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl", "line":97}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Local-pipelined", "Stall-free":"No", "Stores to":"cellvector.cells", "Start Cycle":"407", "Latency":"31", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":149, "name":"Load", "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl", "line":97}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Local-pipelined", "Stall-free":"No", "Loads from":"cellvector.cells", "Start Cycle":"438", "Latency":"31", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":150, "name":"Store", "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl", "line":97}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Local-pipelined", "Stall-free":"No", "Stores to":"cellvector.cells", "Start Cycle":"470", "Latency":"31", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":151, "name":"Load", "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl", "line":97}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Local-pipelined", "Stall-free":"No", "Loads from":"cellvector.cells", "Start Cycle":"501", "Latency":"31", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":152, "name":"Store", "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl", "line":97}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Local-pipelined", "Stall-free":"No", "Stores to":"cellvector.cells", "Start Cycle":"533", "Latency":"31", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":153, "name":"Load", "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl", "line":110}]], "details":[{"type":"table", "Width":"4096 bits", "Type":"Local-pipelined", "Stall-free":"No", "Loads from":"cellvector.cells", "Start Cycle":"564", "Latency":"31", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":154, "name":"Channel Write", "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl", "line":110}]], "details":[{"type":"table", "Width":"2208 bits", "Depth":"1", "Stall-free":"No", "Start Cycle":"597", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/qah1476410829821.html"}]}]}]}, {"type":"inst", "id":155, "name":"Loop Input", "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl", "line":19}]], "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"156"}]}, {"type":"inst", "id":156, "name":"Loop End", "details":[{"type":"table", "Start Cycle":"596", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"596", "II":"1", "Subloops":"No", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":""}]}, {"type":"memtype", "id":157, "name":"Local Memory", "children":[{"type":"memsys", "id":158, "name":"cellvector.cells", "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl", "line":25}]], "details":[{"type":"table", "details":[{"type":"brief", "text":"272B requested\\n512B implemented"}], "Requested size":"272 bytes", "Implemented size":"512 bytes", "Number of banks":"1", "Bank width":"4096 bits", "Bank depth":"1 word", "Total replication":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/chn1469549457114.html"}]}]}]}]}]}, {"type":"kernel", "id":164, "name":"velocity_writer", "children":[{"type":"bb", "id":165, "name":"velocity_writer.B0", "details":[{"type":"table", "Latency":"11"}]}, {"type":"bb", "id":166, "name":"velocity_writer.B1", "details":[{"type":"table", "Latency":"0"}]}, {"type":"bb", "id":167, "name":"velocity_writer.B2", "children":[{"type":"inst", "id":168, "name":"Channel Read", "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/velocity_writer.cl", "line":9}]], "details":[{"type":"table", "Width":"2208 bits", "Depth":"1", "Stall-free":"No", "Start Cycle":"6", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/qah1476410829821.html"}]}]}]}, {"type":"inst", "id":169, "name":"Store", "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/velocity_writer.cl", "line":20}]], "details":[{"type":"table", "Width":"128 bits", "Type":"Burst-coalesced non-aligned", "Stall-free":"No", "Start Cycle":"15", "Latency":"62", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":170, "name":"Store", "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/velocity_writer.cl", "line":20}]], "details":[{"type":"table", "Width":"128 bits", "Type":"Burst-coalesced non-aligned", "Stall-free":"No", "Start Cycle":"77", "Latency":"2", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":171, "name":"Loop Input", "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/velocity_writer.cl", "line":7}]], "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"172"}]}, {"type":"inst", "id":172, "name":"Loop End", "details":[{"type":"table", "Start Cycle":"79", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"79", "II":"1", "Subloops":"No", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":""}]}]}, {"type":"memtype", "id":1, "name":"Global Memory", "children":[{"type":"memsys", "id":90, "name":"DDR", "details":[{"type":"table", "Number of banks":"2"}]}]}, {"type":"channel", "id":14, "name":"BU2CU_CELLVECTOR_CHANNEL", "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/bu.cl", "line":9}]], "details":[{"type":"table", "Width":"2208 bits", "Depth":"1"}]}, {"type":"channel", "id":44, "name":"BU2DR_CHAR_CHANNEL", "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/bu.cl", "line":9}]], "details":[{"type":"table", "Width":"8 bits", "Depth":"1"}]}, {"type":"channel", "id":101, "name":"CU2DR_CHAR_CHANNEL", "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/cu.cl", "line":4}]], "details":[{"type":"table", "Width":"8 bits", "Depth":"1"}]}, {"type":"channel", "id":99, "name":"CU2VW_CELLVECTOR_CHANNEL", "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/cu.cl", "line":4}]], "details":[{"type":"table", "Width":"2208 bits", "Depth":"1"}]}, {"type":"channel", "id":10, "name":"DATAR2BU_CELLVECTOR_CHANNEL", "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/bu.cl", "line":9}]], "details":[{"type":"table", "Width":"2208 bits", "Depth":"1"}]}], "links":[{"from":10, "to":9}, {"from":13, "to":14}, {"from":43, "to":44}, {"from":56, "to":15}, {"from":56, "to":16}, {"from":56, "to":17}, {"from":56, "to":18}, {"from":56, "to":19}, {"from":56, "to":28}, {"from":56, "to":20}, {"from":56, "to":21}, {"from":56, "to":25}, {"from":56, "to":22}, {"from":56, "to":23}, {"from":56, "to":24}, {"from":56, "to":26}, {"from":56, "to":27}, {"from":56, "to":29}, {"from":56, "to":30}, {"from":56, "to":31}, {"from":56, "to":32}, {"from":56, "to":33}, {"from":56, "to":34}, {"from":56, "to":35}, {"from":56, "to":36}, {"from":56, "to":37}, {"from":56, "to":39}, {"from":11, "to":56}, {"from":12, "to":56}, {"from":84, "to":42}, {"from":38, "to":84}, {"from":40, "to":84}, {"from":54, "to":45}, {"from":3, "to":45}, {"from":9, "to":46}, {"from":11, "to":46}, {"from":12, "to":46}, {"from":13, "to":46}, {"from":50, "to":47}, {"from":46, "to":47}, {"from":15, "to":48}, {"from":16, "to":48}, {"from":17, "to":48}, {"from":18, "to":48}, {"from":38, "to":48}, {"from":40, "to":48}, {"from":52, "to":49}, {"from":41, "to":50}, {"from":52, "to":51}, {"from":48, "to":51}, {"from":42, "to":52}, {"from":50, "to":53}, {"from":43, "to":54}, {"from":45, "to":9}, {"from":9, "to":11}, {"from":9, "to":12}, {"from":9, "to":13}, {"from":47, "to":15}, {"from":47, "to":16}, {"from":47, "to":17}, {"from":47, "to":18}, {"from":47, "to":19}, {"from":19, "to":20}, {"from":19, "to":21}, {"from":19, "to":22}, {"from":20, "to":22}, {"from":21, "to":22}, {"from":19, "to":23}, {"from":20, "to":23}, {"from":21, "to":23}, {"from":19, "to":24}, {"from":20, "to":24}, {"from":21, "to":24}, {"from":19, "to":25}, {"from":20, "to":25}, {"from":21, "to":25}, {"from":19, "to":26}, {"from":20, "to":26}, {"from":21, "to":26}, {"from":19, "to":27}, {"from":20, "to":27}, {"from":21, "to":27}, {"from":19, "to":28}, {"from":20, "to":28}, {"from":21, "to":28}, {"from":19, "to":29}, {"from":20, "to":29}, {"from":21, "to":29}, {"from":19, "to":30}, {"from":20, "to":30}, {"from":21, "to":30}, {"from":19, "to":31}, {"from":20, "to":31}, {"from":21, "to":31}, {"from":19, "to":32}, {"from":20, "to":32}, {"from":21, "to":32}, {"from":19, "to":33}, {"from":20, "to":33}, {"from":21, "to":33}, {"from":19, "to":34}, {"from":20, "to":34}, {"from":21, "to":34}, {"from":19, "to":35}, {"from":20, "to":35}, {"from":21, "to":35}, {"from":19, "to":36}, {"from":20, "to":36}, {"from":21, "to":36}, {"from":19, "to":37}, {"from":20, "to":37}, {"from":21, "to":37}, {"from":19, "to":38}, {"from":22, "to":38}, {"from":23, "to":38}, {"from":24, "to":38}, {"from":25, "to":38}, {"from":26, "to":38}, {"from":27, "to":38}, {"from":28, "to":38}, {"from":29, "to":38}, {"from":30, "to":38}, {"from":31, "to":38}, {"from":32, "to":38}, {"from":33, "to":38}, {"from":34, "to":38}, {"from":35, "to":38}, {"from":36, "to":38}, {"from":37, "to":38}, {"from":19, "to":39}, {"from":20, "to":39}, {"from":21, "to":39}, {"from":19, "to":40}, {"from":39, "to":40}, {"from":49, "to":41}, {"from":51, "to":42}, {"from":53, "to":43}, {"from":41, "to":90}, {"from":14, "to":96}, {"from":98, "to":99}, {"from":100, "to":101}, {"from":119, "to":102}, {"from":97, "to":119}, {"from":115, "to":112}, {"from":92, "to":112}, {"from":96, "to":113}, {"from":97, "to":113}, {"from":98, "to":113}, {"from":117, "to":114}, {"from":100, "to":115}, {"from":117, "to":116}, {"from":113, "to":116}, {"from":102, "to":117}, {"from":103, "to":117}, {"from":104, "to":117}, {"from":105, "to":117}, {"from":106, "to":117}, {"from":107, "to":117}, {"from":108, "to":117}, {"from":109, "to":117}, {"from":110, "to":117}, {"from":111, "to":117}, {"from":112, "to":96}, {"from":96, "to":97}, {"from":96, "to":98}, {"from":114, "to":100}, {"from":116, "to":102}, {"from":102, "to":103}, {"from":102, "to":104}, {"from":102, "to":105}, {"from":102, "to":106}, {"from":102, "to":107}, {"from":102, "to":108}, {"from":102, "to":109}, {"from":102, "to":110}, {"from":102, "to":111}, {"from":108, "to":90}, {"from":105, "to":90}, {"from":111, "to":90}, {"from":109, "to":90}, {"from":106, "to":90}, {"from":103, "to":90}, {"from":110, "to":90}, {"from":104, "to":90}, {"from":107, "to":90}, {"from":101, "to":130}, {"from":44, "to":131}, {"from":154, "to":10}, {"from":133, "to":158}, {"from":135, "to":158}, {"from":137, "to":158}, {"from":139, "to":158}, {"from":141, "to":158}, {"from":143, "to":158}, {"from":158, "to":145}, {"from":146, "to":158}, {"from":158, "to":149}, {"from":150, "to":158}, {"from":158, "to":153}, {"from":132, "to":158}, {"from":134, "to":158}, {"from":136, "to":158}, {"from":138, "to":158}, {"from":140, "to":158}, {"from":142, "to":158}, {"from":144, "to":158}, {"from":158, "to":147}, {"from":148, "to":158}, {"from":158, "to":151}, {"from":152, "to":158}, {"from":156, "to":155}, {"from":124, "to":155}, {"from":126, "to":156}, {"from":127, "to":156}, {"from":128, "to":156}, {"from":129, "to":156}, {"from":130, "to":156}, {"from":131, "to":156}, {"from":132, "to":156}, {"from":133, "to":156}, {"from":134, "to":156}, {"from":135, "to":156}, {"from":136, "to":156}, {"from":137, "to":156}, {"from":138, "to":156}, {"from":139, "to":156}, {"from":140, "to":156}, {"from":141, "to":156}, {"from":142, "to":156}, {"from":143, "to":156}, {"from":144, "to":156}, {"from":145, "to":156}, {"from":146, "to":156}, {"from":147, "to":156}, {"from":148, "to":156}, {"from":149, "to":156}, {"from":150, "to":156}, {"from":151, "to":156}, {"from":152, "to":156}, {"from":153, "to":156}, {"from":154, "to":156}, {"from":155, "to":126}, {"from":155, "to":127}, {"from":155, "to":128}, {"from":155, "to":129}, {"from":155, "to":130}, {"from":155, "to":131}, {"from":126, "to":132}, {"from":127, "to":132}, {"from":128, "to":132}, {"from":129, "to":132}, {"from":126, "to":133}, {"from":127, "to":133}, {"from":128, "to":133}, {"from":129, "to":133}, {"from":126, "to":134}, {"from":127, "to":134}, {"from":128, "to":134}, {"from":129, "to":134}, {"from":126, "to":135}, {"from":127, "to":135}, {"from":128, "to":135}, {"from":129, "to":135}, {"from":126, "to":136}, {"from":127, "to":136}, {"from":128, "to":136}, {"from":129, "to":136}, {"from":126, "to":137}, {"from":127, "to":137}, {"from":128, "to":137}, {"from":129, "to":137}, {"from":126, "to":138}, {"from":127, "to":138}, {"from":128, "to":138}, {"from":129, "to":138}, {"from":126, "to":139}, {"from":127, "to":139}, {"from":128, "to":139}, {"from":129, "to":139}, {"from":126, "to":140}, {"from":127, "to":140}, {"from":128, "to":140}, {"from":129, "to":140}, {"from":126, "to":141}, {"from":127, "to":141}, {"from":128, "to":141}, {"from":129, "to":141}, {"from":126, "to":142}, {"from":127, "to":142}, {"from":128, "to":142}, {"from":129, "to":142}, {"from":126, "to":143}, {"from":127, "to":143}, {"from":128, "to":143}, {"from":129, "to":143}, {"from":126, "to":144}, {"from":127, "to":144}, {"from":128, "to":144}, {"from":129, "to":144}, {"from":140, "to":144}, {"from":141, "to":144}, {"from":142, "to":144}, {"from":143, "to":144}, {"from":132, "to":144}, {"from":133, "to":144}, {"from":134, "to":144}, {"from":135, "to":144}, {"from":136, "to":144}, {"from":137, "to":144}, {"from":138, "to":144}, {"from":139, "to":144}, {"from":126, "to":145}, {"from":127, "to":145}, {"from":128, "to":145}, {"from":129, "to":145}, {"from":144, "to":145}, {"from":126, "to":146}, {"from":127, "to":146}, {"from":128, "to":146}, {"from":129, "to":146}, {"from":145, "to":146}, {"from":126, "to":147}, {"from":127, "to":147}, {"from":128, "to":147}, {"from":129, "to":147}, {"from":146, "to":147}, {"from":126, "to":148}, {"from":127, "to":148}, {"from":128, "to":148}, {"from":129, "to":148}, {"from":147, "to":148}, {"from":126, "to":149}, {"from":127, "to":149}, {"from":128, "to":149}, {"from":129, "to":149}, {"from":148, "to":149}, {"from":126, "to":150}, {"from":127, "to":150}, {"from":128, "to":150}, {"from":129, "to":150}, {"from":149, "to":150}, {"from":126, "to":151}, {"from":127, "to":151}, {"from":128, "to":151}, {"from":129, "to":151}, {"from":150, "to":151}, {"from":126, "to":152}, {"from":127, "to":152}, {"from":128, "to":152}, {"from":129, "to":152}, {"from":151, "to":152}, {"from":152, "to":153}, {"from":153, "to":154}, {"from":126, "to":154}, {"from":127, "to":154}, {"from":128, "to":154}, {"from":129, "to":154}, {"from":90, "to":126}, {"from":90, "to":127}, {"from":90, "to":128}, {"from":90, "to":129}, {"from":99, "to":168}, {"from":172, "to":166}, {"from":172, "to":171}, {"from":165, "to":171}, {"from":168, "to":172}, {"from":169, "to":172}, {"from":170, "to":172}, {"from":171, "to":168}, {"from":168, "to":169}, {"from":168, "to":170}, {"from":169, "to":170}, {"from":170, "to":90}, {"from":169, "to":90}]}';
var loopsJSON='{"columns":["", "Pipelined", "II", "Speculated iterations", "Details"], "children":[{"name":"Kernel: bu", "data":["", "", ""], "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/bu.cl", "line":9}]], "details":[{"type":"brief", "text":"Single work-item execution"}, {"type":"text", "text":"Single work-item execution"}, {"type":"text", "text":"Fmax bottlenck block: None"}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Kernels", "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/ipp1476408832230.html"}]}], "children":[{"name":"bu.B1", "data":["No", "n/a", "n/a"], "debug":[[{"filename":"Unknown location", "line":0}]], "details":[{"type":"brief", "text":"Out-of-order inner loop"}, {"type":"text", "text":"Loop not pipelined due to:", "details":[{"type":"text", "text":"Loop iteration ordering: iterations of inner loop shown may get out of order with respect to the listed inner loop, as the number of iterations of the listed inner loop may be different for different iterations of this loop.", "details":[{"type":"text", "text":"bu.B4 (%L)", "links":[{"filename":"/root/yan/lbm/fpga/lbm/device/bu.cl", "line":"44"}]}, {"type":"text", "text":"bu.B2 (%L)", "links":[{"filename":"/root/yan/lbm/fpga/lbm/device/bu.cl", "line":"31"}]}]}]}, {"type":"text", "text":"Hyper-Optimized loop structure: n/a"}, {"type":"text", "text":"Stallable instruction: n/a"}, {"type":"text", "text":"Maximum concurrent iterations: 1 due to not being pipelined"}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Nested Loops", "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/rfr1469543500580.html"}]}], "children":[{"name":"bu.B2", "data":["No", "n/a", "n/a"], "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/bu.cl", "line":31}]], "details":[{"type":"brief", "text":"Out-of-order inner loop"}, {"type":"text", "text":"Loop not pipelined due to:", "details":[{"type":"text", "text":"Loop iteration ordering: iterations of inner loop shown may get out of order with respect to the listed inner loop, as the number of iterations of the listed inner loop may be different for different iterations of this loop.", "details":[{"type":"text", "text":"bu.B4 (%L)", "links":[{"filename":"/root/yan/lbm/fpga/lbm/device/bu.cl", "line":"44"}]}]}]}, {"type":"text", "text":"Hyper-Optimized loop structure: n/a"}, {"type":"text", "text":"Stallable instruction: n/a"}, {"type":"text", "text":"Maximum concurrent iterations: 1 due to not being pipelined"}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Nested Loops", "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/rfr1469543500580.html"}]}], "children":[{"name":"bu.B4", "data":["Yes", "1", "0"], "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/bu.cl", "line":44}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: n/a"}, {"type":"text", "text":"Stallable instruction: None"}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Loops in a Single Work-Item Kernel", "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/wfa1476380079940.html"}]}], "children":[]}]}]}]}, {"name":"Kernel: cu", "data":["", "", ""], "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/cu.cl", "line":4}]], "details":[{"type":"brief", "text":"Single work-item execution"}, {"type":"text", "text":"Single work-item execution"}, {"type":"text", "text":"Fmax bottlenck block: None"}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Kernels", "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/ipp1476408832230.html"}]}], "children":[{"name":"cu.B1", "data":["Yes", ">=1", "0"], "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/cu.cl", "line":12}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: n/a"}, {"type":"text", "text":"Stallable instruction: n/a"}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Nested Loops", "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/rfr1469543500580.html"}]}], "children":[{"name":"cu.B3", "data":["Yes", "~1", "0"], "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/cu.cl", "line":20}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: n/a"}, {"type":"text", "text":"II is an approximation due to the following stallable instructions:", "details":[{"type":"text", "text":"Store Operation (%L)", "links":[{"filename":"/root/yan/lbm/fpga/lbm/device/cu.cl", "line":"34"}]}, {"type":"text", "text":"Store Operation (%L)", "links":[{"filename":"/root/yan/lbm/fpga/lbm/device/cu.cl", "line":"34"}]}, {"type":"text", "text":"Store Operation (%L)", "links":[{"filename":"/root/yan/lbm/fpga/lbm/device/cu.cl", "line":"34"}]}, {"type":"text", "text":"Store Operation (%L)", "links":[{"filename":"/root/yan/lbm/fpga/lbm/device/cu.cl", "line":"34"}]}, {"type":"text", "text":"Store Operation (%L)", "links":[{"filename":"/root/yan/lbm/fpga/lbm/device/cu.cl", "line":"34"}]}, {"type":"text", "text":"Store Operation (%L)", "links":[{"filename":"/root/yan/lbm/fpga/lbm/device/cu.cl", "line":"34"}]}, {"type":"text", "text":"Store Operation (%L)", "links":[{"filename":"/root/yan/lbm/fpga/lbm/device/cu.cl", "line":"34"}]}, {"type":"text", "text":"Store Operation (%L)", "links":[{"filename":"/root/yan/lbm/fpga/lbm/device/cu.cl", "line":"34"}]}, {"type":"text", "text":"Store Operation (%L)", "links":[{"filename":"/root/yan/lbm/fpga/lbm/device/cu.cl", "line":"34"}]}]}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Loops in a Single Work-Item Kernel", "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/wfa1476380079940.html"}]}], "children":[{"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/cu.cl", "line":24}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[]}]}]}]}, {"name":"Kernel: data_reader", "data":["", "", ""], "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl", "line":3}]], "details":[{"type":"brief", "text":"Single work-item execution"}, {"type":"text", "text":"Single work-item execution"}, {"type":"text", "text":"Fmax bottlenck block: None"}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Kernels", "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/ipp1476408832230.html"}]}], "children":[{"name":"data_reader.B1", "data":["Yes", "~1", "0"], "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl", "line":19}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: n/a"}, {"type":"text", "text":"II is an approximation due to the following stallable instructions:", "details":[{"type":"text", "text":"Load Operation (%L)", "links":[{"filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl", "line":"34"}]}, {"type":"text", "text":"Load Operation (%L)", "links":[{"filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl", "line":"34"}]}, {"type":"text", "text":"Load Operation (%L)", "links":[{"filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl", "line":"34"}]}, {"type":"text", "text":"Load Operation (%L)", "links":[{"filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl", "line":"34"}]}, {"type":"text", "text":"Channel Read Operation (%L)", "links":[{"filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl", "line":"121"}]}, {"type":"text", "text":"Channel Read Operation (%L)", "links":[{"filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl", "line":"124"}]}, {"type":"text", "text":"Store Operation (%L)", "links":[{"filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl", "line":"48"}]}, {"type":"text", "text":"Store Operation (%L, %L)", "links":[{"filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl", "line":"48"}, {"filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl", "line":"55"}]}, {"type":"text", "text":"Store Operation (%L)", "links":[{"filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl", "line":"63"}]}, {"type":"text", "text":"Store Operation (%L)", "links":[{"filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl", "line":"48"}]}, {"type":"text", "text":"Store Operation (%L)", "links":[{"filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl", "line":"63"}]}, {"type":"text", "text":"Store Operation (%L, %L, %L)", "links":[{"filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl", "line":"48"}, {"filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl", "line":"55"}, {"filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl", "line":"63"}]}, {"type":"text", "text":"Store Operation (%L)", "links":[{"filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl", "line":"48"}]}, {"type":"text", "text":"Store Operation (%L, %L, %L)", "links":[{"filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl", "line":"48"}, {"filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl", "line":"55"}, {"filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl", "line":"63"}]}, {"type":"text", "text":"Store Operation (%L)", "links":[{"filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl", "line":"48"}]}, {"type":"text", "text":"Store Operation (%L)", "links":[{"filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl", "line":"48"}]}, {"type":"text", "text":"Store Operation (%L)", "links":[{"filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl", "line":"63"}]}, {"type":"text", "text":"Store Operation (%L, %L)", "links":[{"filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl", "line":"55"}, {"filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl", "line":"63"}]}, {"type":"text", "text":"Store Operation (%L, %L, %L)", "links":[{"filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl", "line":"75"}, {"filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl", "line":"76"}, {"filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl", "line":"77"}]}, {"type":"text", "text":"Load Operation (%L)", "links":[{"filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl", "line":"97"}]}, {"type":"text", "text":"Store Operation (%L)", "links":[{"filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl", "line":"97"}]}, {"type":"text", "text":"Load Operation (%L)", "links":[{"filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl", "line":"97"}]}, {"type":"text", "text":"Store Operation (%L)", "links":[{"filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl", "line":"97"}]}, {"type":"text", "text":"Load Operation (%L)", "links":[{"filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl", "line":"97"}]}, {"type":"text", "text":"Store Operation (%L)", "links":[{"filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl", "line":"97"}]}, {"type":"text", "text":"Load Operation (%L)", "links":[{"filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl", "line":"97"}]}, {"type":"text", "text":"Store Operation (%L)", "links":[{"filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl", "line":"97"}]}, {"type":"text", "text":"Load Operation (%L)", "links":[{"filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl", "line":"110"}]}, {"type":"text", "text":"Channel Write Operation (%L)", "links":[{"filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl", "line":"110"}]}]}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Loops in a Single Work-Item Kernel", "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/wfa1476380079940.html"}]}], "children":[{"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl", "line":31}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[{"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl", "line":46}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[]}]}, {"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl", "line":91}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[]}]}]}, {"name":"Kernel: velocity_writer", "data":["", "", ""], "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/velocity_writer.cl", "line":1}]], "details":[{"type":"brief", "text":"Single work-item execution"}, {"type":"text", "text":"Single work-item execution"}, {"type":"text", "text":"Fmax bottlenck block: None"}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Kernels", "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/ipp1476408832230.html"}]}], "children":[{"name":"velocity_writer.B2", "data":["Yes", "~1", "3"], "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/velocity_writer.cl", "line":7}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: n/a"}, {"type":"text", "text":"II is an approximation due to the following stallable instructions:", "details":[{"type":"text", "text":"Channel Read Operation (%L)", "links":[{"filename":"/root/yan/lbm/fpga/lbm/device/velocity_writer.cl", "line":"9"}]}, {"type":"text", "text":"Store Operation (%L)", "links":[{"filename":"/root/yan/lbm/fpga/lbm/device/velocity_writer.cl", "line":"20"}]}, {"type":"text", "text":"Store Operation (%L)", "links":[{"filename":"/root/yan/lbm/fpga/lbm/device/velocity_writer.cl", "line":"20"}]}]}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Loops in a Single Work-Item Kernel", "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/wfa1476380079940.html"}]}], "children":[{"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/velocity_writer.cl", "line":17}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[]}]}]}]}';
var summaryJSON='{"performanceSummary":{"name":"Kernel Summary", "columns":["Kernel Name", "Kernel Type", "Autorun", "Workgroup Size", "# Compute Units"], "children":[{"name":"bu", "data":["Single work-item", "No", [1, 1, 1], 1], "details":[{"type":"text", "text":"Kernel type: Single work-item"}, {"type":"text", "text":"Max global work dimension: 0"}, {"type":"text", "text":"Required workgroup size: (1, 1, 1)"}, {"type":"text", "text":"Maximum workgroup size: 1"}], "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/bu.cl", "line":9}]]}, {"name":"cu", "data":["Single work-item", "No", [1, 1, 1], 1], "details":[{"type":"text", "text":"Kernel type: Single work-item"}, {"type":"text", "text":"Max global work dimension: 0"}, {"type":"text", "text":"Required workgroup size: (1, 1, 1)"}, {"type":"text", "text":"Maximum workgroup size: 1"}], "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/cu.cl", "line":4}]]}, {"name":"data_reader", "data":["Single work-item", "No", [1, 1, 1], 1], "details":[{"type":"text", "text":"Kernel type: Single work-item"}, {"type":"text", "text":"Max global work dimension: 0"}, {"type":"text", "text":"Required workgroup size: (1, 1, 1)"}, {"type":"text", "text":"Maximum workgroup size: 1"}], "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl", "line":3}]]}, {"name":"velocity_writer", "data":["Single work-item", "No", [1, 1, 1], 1], "details":[{"type":"text", "text":"Kernel type: Single work-item"}, {"type":"text", "text":"Max global work dimension: 0"}, {"type":"text", "text":"Required workgroup size: (1, 1, 1)"}, {"type":"text", "text":"Maximum workgroup size: 1"}], "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/velocity_writer.cl", "line":1}]]}]}, "estimatedResources":{"name":"Estimated Resource Usage", "columns":["Kernel Name", "ALUTs ", "FFs  ", "RAMs ", "DSPs ", "MLABs"], "children":[{"name":"bu", "data":[31718, 130180, 18, 28.5, 1283], "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/bu.cl", "line":9}]]}, {"name":"cu", "data":[110188, 96788, 35, 108.5, 818], "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/cu.cl", "line":4}]]}, {"name":"data_reader", "data":[41851, 59925, 446, 133.5, 890], "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl", "line":3}]]}, {"name":"velocity_writer", "data":[3406, 6957, 8, 4.5, 79], "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/velocity_writer.cl", "line":1}]]}, {"name":"Kernel Subtotal", "classes":["summary-highlight", "nohover"], "data":[187163, 293850, 507, 275, 3070]}, {"name":"Global Interconnect", "classes":["summary-highlight", "nohover"], "data":[8159, 9466, 61, 0, 0]}, {"name":"Board Interface", "classes":["summary-highlight", "nohover"], "data":[66866, 133600, 179, 0, 0]}, {"name":"System description ROM", "classes":["summary-highlight", "nohover"], "data":[0, 67, 2, 0, 0]}, {"name":"Pipe and channel resources", "classes":["summary-highlight", "nohover"], "data":[63, 13330, 0, 0, 0]}, {"name":"Total", "classes":["summary-highlight", "nohover"], "data":[262251, 450313, 749, 275, 3070], "data_percent":[30.6942, 26.3526, 27.6078, 18.1159]}, {"name":"Available", "classes":["summary-highlight", "nohover"], "data":[854400, 1708800, 2713, 1518, 0]}]}, "compileWarnings":{"name":"Compile Warnings", "children":[{"name":"Store uses a Burst-coalesced non-aligned LSU", "details":[{"type":"text", "text":"Use Dynamic Profiler to determine performance impact of this LSU."}], "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/bu.cl", "line":50}]]}, {"name":"Load uses a Burst-coalesced non-aligned LSU", "details":[{"type":"text", "text":"Use Dynamic Profiler to determine performance impact of this LSU."}], "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl", "line":34}]]}, {"name":"Load uses a Burst-coalesced non-aligned LSU", "details":[{"type":"text", "text":"Use Dynamic Profiler to determine performance impact of this LSU."}], "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl", "line":34}]]}, {"name":"Load uses a Burst-coalesced non-aligned LSU", "details":[{"type":"text", "text":"Use Dynamic Profiler to determine performance impact of this LSU."}], "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl", "line":34}]]}, {"name":"Load uses a Burst-coalesced non-aligned LSU", "details":[{"type":"text", "text":"Use Dynamic Profiler to determine performance impact of this LSU."}], "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl", "line":34}]]}, {"name":"Store uses a Burst-coalesced non-aligned LSU", "details":[{"type":"text", "text":"Use Dynamic Profiler to determine performance impact of this LSU."}], "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/velocity_writer.cl", "line":20}]]}, {"name":"Store uses a Burst-coalesced non-aligned LSU", "details":[{"type":"text", "text":"Use Dynamic Profiler to determine performance impact of this LSU."}], "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/velocity_writer.cl", "line":20}]]}]}}';
var infoJSON='{"name":"Info","rows":[{"classes":["info-table"],"data":["lbm"],"name":"Project Name"},{"data":["Arria 10, 10AX115S2F45I2SGES, f10a_sr2x8g:inspur_2bank_a10"],"name":"Target Family, Device, Board"},{"data":["19.1.0 Build 240"],"name":"AOC Version"},{"data":["19.1.0 Build 240 Pro"],"name":"Quartus Version"},{"data":["aoc -v -board=inspur_2bank_a10 device/lbm.cl -o bin/lbm_bin.aocx -report"],"name":"Command"},{"data":["Sat Oct 12 10:42:56 2019"],"name":"Reports Generated At"}]}';
var warningsJSON='{"rows":[{"details":["Compiler Warning: Functions  bu, cu and data_reader may form a cycle due to connectivity of channels BU2CU_CELLVECTOR_CHANNEL, BU2DR_CHAR_CHANNEL, CU2DR_CHAR_CHANNEL and DATAR2BU_CELLVECTOR_CHANNEL. Use mem_fence if you require source code-based ordering of channel operations. Channel depths cannot be optimized."],"name":"Functions  bu, cu and data_reader may form a cycle due to connectivity of channels BU2CU_CELLVECTOR_CHANNEL, BU2DR_CHAR_CHANNEL, CU2DR_CHAR_CHANNEL and DATAR2BU_CELLVECTOR_CHANNEL. Use mem_fence if you require source code-based ordering of channel operations. Channel depths cannot be optimized."}]}';
var quartusJSON='{"quartusFitClockSummary":{"children":[{"details":[{"text":"This section contains a summary of the area and fmax data generated by compiling the kernels through Quartus. \\nTo generate the data, run a Quartus compile on the project created for this design. \\nTo run the Quartus compile, please run command without flag -c, -rtl or -march=emulator","type":"text"}],"name":"Run Quartus compile to populate this section. See details for more information."}],"name":"Quartus Fit Summary"}}';
var fmax_iiJSON='{"basicblocks":{"bu.B0":{"name":"bu.B0", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":2, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":0, "loop_location":{}}, "bu.B1":{"name":"bu.B1", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":6, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"No", "loop_layer":1, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"Unknown location", "line":"0"}]}]}}, "bu.B2":{"name":"bu.B2", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":26, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"No", "loop_layer":2, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"/root/yan/lbm/fpga/lbm/device/bu.cl", "line":"31"}]}]}}, "bu.B3":{"name":"bu.B3", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":11, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":2, "loop_location":{}}, "bu.B4":{"name":"bu.B4", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":88, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"Yes", "loop_layer":3, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"/root/yan/lbm/fpga/lbm/device/bu.cl", "line":"44"}]}]}}, "bu.B5":{"name":"bu.B5", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":1, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":1, "loop_location":{}}, "cu.B0":{"name":"cu.B0", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":2, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":0, "loop_location":{}}, "cu.B1":{"name":"cu.B1", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":7, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"No", "loop_layer":1, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"/root/yan/lbm/fpga/lbm/device/cu.cl", "line":"12"}]}]}}, "cu.B2":{"name":"cu.B2", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":1, "loop_location":{}}, "cu.B3":{"name":"cu.B3", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":85, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"Yes", "loop_layer":2, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"/root/yan/lbm/fpga/lbm/device/cu.cl", "line":"20"}]}]}}, "data_reader.B0":{"name":"data_reader.B0", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":2, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":0, "loop_location":{}}, "data_reader.B1":{"name":"data_reader.B1", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":596, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"Yes", "loop_layer":1, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl", "line":"19"}]}]}}, "velocity_writer.B0":{"name":"velocity_writer.B0", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":11, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":0, "loop_location":{}}, "velocity_writer.B1":{"name":"velocity_writer.B1", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":0, "loop_location":{}}, "velocity_writer.B2":{"name":"velocity_writer.B2", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":79, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"Yes", "loop_layer":1, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"/root/yan/lbm/fpga/lbm/device/velocity_writer.cl", "line":"7"}]}]}}}, "functions":{"bu":{"debug":[{"filename":"/root/yan/lbm/fpga/lbm/device/bu.cl", "line":9}], "loop_hierachy":{"bu__no_loop":["bu.B0"], "bu.B1":["bu.B1", "bu.B2", "bu.B5"], "bu.B2":["bu.B2", "bu.B4", "bu.B3"], "bu.B4":["bu.B4"]}}, "cu":{"debug":[{"filename":"/root/yan/lbm/fpga/lbm/device/cu.cl", "line":4}], "loop_hierachy":{"cu__no_loop":["cu.B0"], "cu.B1":["cu.B1", "cu.B3", "cu.B2"], "cu.B3":["cu.B3"]}}, "data_reader":{"debug":[{"filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl", "line":3}], "loop_hierachy":{"data_reader__no_loop":["data_reader.B0"], "data_reader.B1":["data_reader.B1"]}}, "velocity_writer":{"debug":[{"filename":"/root/yan/lbm/fpga/lbm/device/velocity_writer.cl", "line":1}], "loop_hierachy":{"velocity_writer__no_loop":["velocity_writer.B0", "velocity_writer.B1"], "velocity_writer.B2":["velocity_writer.B2"]}}}}';
var fileJSON=[{"path":"/root/yan/lbm/fpga/lbm/device/bu.cl", "name":"bu.cl", "has_active_debug_locs":false, "absName":"/root/yan/lbm/fpga/lbm/device/bu.cl", "content":"/**\012\012 struct BoundaryWithInterior\012{\012    Vector2D position;\012    Vector2D u;\012    Cell cell_interior;\012};*/\012TASK kernel void bu(global SmallCell *restrict smallcells,\012                    LongIndex num_group, LongIndex ncells, Index size_x, Index size_y)\012{\012    bool buf_flag = false;\012    Vector2DIndex size = MakeVecIndex(size_x, size_y);\012    LongIndex count = 0;\012    LongIndex buffer_offset = ncells;\012    if (DEBUG)\012        printf(\"bu: bu start. \\n\");\012#pragma ivdep\012    while (true)\012    {\012        // read cellvector from datareader\012        CellVector cellvector = read_channel_intel(DATAR2BU_CELLVECTOR_CHANNEL);\012        write_channel_intel(BU2CU_CELLVECTOR_CHANNEL, cellvector);\012        if (cellvector.isboundary)\012        {\012            // if (DEBUG)\012            //     printf(\"bu: get boundary.\\n\");\012            int x = 0;\012            int y = 0;\012            // #pragma unroll\012            for (int m = 0; m < N_VECTOR * N_VECTOR; m++)\012            {\012                Cell cell = cellvector.cells[y][x];\012                if (cell.mask != 0x0)\012                {\012                    // get interior cell\012                    Vector2DIndex offset = cell.offset;\012                    Cell cell_interior = cellvector.cells[y + offset.y][x + offset.x];\012                    // compute new f\012                    SmallCell smallcell;\012                    smallcell.position = cell.position;\012                    smallcell.mask = cell.mask;\012                    // #pragma unroll\012                    for (int i = 0; i < Q_VECTOR; i++)\012                    {\012                        smallcell.f[i] = nfeq_boundary(cell_interior.f[i], cell_interior.rho, cell_interior.u, cell.u, i);\012                    }\012                    // compute index in global mem and transfer new cell to gobal mem\012                    LongIndex cellIndex = getIndex(cell.position, size) + buffer_offset;\012                    smallcells[cellIndex] = smallcell;\012                }\012                //compute index\012                if (++x == N_VECTOR)\012                {\012                    x = 0;\012                    y++;\012                }\012            }\012        }\012        if (++count == num_group)\012        {\012            count = 0;\012            // ping-pong buffer, using offset\012            buffer_offset = 0;\012            if (buf_flag)\012                buffer_offset = ncells;\012            buf_flag = !buf_flag;\012            // send signal to data reader\012            write_channel_intel(BU2DR_CHAR_CHANNEL, '0');\012        }\012    }\012}"}, {"path":"/root/yan/lbm/fpga/lbm/device/cu.cl", "name":"cu.cl", "has_active_debug_locs":false, "absName":"/root/yan/lbm/fpga/lbm/device/cu.cl", "content":"/**\012this code is for colliding parallel */\012// this function is the prototype code for each cu kernels in N_VECTOR cu arrays\012TASK kernel void cu(global SmallCell *restrict smallcells,\012                    LongIndex num_group, LongIndex ncells, Index size_x, Index size_y, real tau_f)\012{\012    bool buf_flag = false;\012    Vector2DIndex size = MakeVecIndex(size_x, size_y);\012    LongIndex count = 0;\012    LongIndex buffer_offset = ncells;\012#pragma ivdep\012    while (true)\012    {\012        CellVector cellvector = read_channel_intel(BU2CU_CELLVECTOR_CHANNEL);\012        write_channel_intel(CU2VW_CELLVECTOR_CHANNEL, cellvector);\012        int i = 0;\012        int j = 0;\012// #pragma unroll\012#pragma ivdep\012        for (int n = 0; n < N_VECTOR * N_VECTOR; n++)\012        {\012            Cell cell = cellvector.cells[j][i];\012#pragma unroll\012            for (int m = 0; m < Q_VECTOR; m++)\012            {\012                // compute new index\012                int new_x = cell.position.x + e[m].x;\012                int new_y = cell.position.y + e[m].y;\012                // judge new index\012                if (new_x > 0 && new_x < size.x - 1 && new_y > 0 && new_y < size.y - 1)\012                {\012                    //compute index in global mem and transfer new f to global mem\012                    LongIndex cellIndex = getIndex(MakeVecIndex(new_x, new_y), size) + buffer_offset;\012                    smallcells[cellIndex].f[m] = bgk(cell.f[m], cell.rho, cell.u, m, tau_f);\012                }\012            }\012            if (++i == N_VECTOR)\012            {\012                i = 0;\012                j++;\012            }\012        }\012        if (++count == num_group)\012        {\012            count = 0;\012            // ping-pong buffer, using offset\012            buffer_offset = 0;\012            if (buf_flag)\012                buffer_offset = ncells;\012            buf_flag = !buf_flag;\012            // send signal to data reader\012            write_channel_intel(CU2DR_CHAR_CHANNEL, '0');\012        }\012    }\012}"}, {"path":"/root/yan/lbm/fpga/lbm/device/data_reader.cl", "name":"data_reader.cl", "has_active_debug_locs":false, "absName":"/root/yan/lbm/fpga/lbm/device/data_reader.cl", "content":"/**\012read cell data from global cellvector */\012TASK kernel void data_reader(\012    global SmallCell *restrict smallcells,\012    Index groupsize_x,\012    Index groupsize_y,\012    LongIndex ncells,\012    real u0x, real u0y)\012{\012    Vector2DIndex groupsize = MakeVecIndex(groupsize_x, groupsize_y);\012    Index size_x = groupsize.x * N_VECTOR;\012    bool buf_flag = false;\012    LongIndex buffer_offset = 0;\012    Index y = 0;\012    Index x = 0;\012    if (DEBUG)\012        printf(\"data_reader: start kernel.\\n\");\012#pragma ivdep\012    while (true)\012    {\012        // N_VECTOR * N_VECTOR vectorization : y * N_VECTOR * size_x + x * N_VECTOR\012        LongIndex groupstart = (y * size_x + x) * N_VECTOR + buffer_offset;\012\012        // ================start reader data==================\012        CellVector cellvector;\012        cellvector.isboundary = false;\012        int i = 0;\012        int j = 0;\012        LongIndex jstart = groupstart + j * size_x;\012#pragma unroll\012        for (int n = 0; n < N_VECTOR * N_VECTOR; n++)\012        {\012            // read data from global_mem\012            SmallCell smallcell = smallcells[jstart + i];\012            // if (DEBUG)\012            //     printf(\"data_reader: cells(%d,%d)=(%d)\\n\", smallcell.position.x, smallcell.position.y, jstart + i);\012            // compute rho and u\012            Vector2DIndex offset = MakeVecIndex(0, 0);\012            // get offset(x,y)\012            char mask = smallcell.mask;\012            if (mask == 0x0) //normal point\012            {\012                real rho = 0.f;\012                Vector2DReal u = {0.f, 0.f};\012#pragma unroll\012                for (int m = 0; m < Q_VECTOR; m++)\012                {\012                    cellvector.cells[j][i].f[m] = smallcell.f[m];\012                    rho += smallcell.f[m];\012                    u.x += e[m].x * smallcell.f[m];\012                    u.y += e[m].y * smallcell.f[m];\012                }\012                u.x /= rho;\012                u.y /= rho;\012                cellvector.cells[j][i].rho = rho;\012                cellvector.cells[j][i].u = u;\012            }\012            else\012            { // boundary point\012                if (ISUP(mask))\012                {\012                    offset.y = -1;\012                    cellvector.cells[j][i].u = MakeVecReal(u0x, u0y);\012                }\012                else if (ISDOWN(mask))\012                    offset.y = 1;\012                if (ISRIGHT(mask))\012                    offset.x = -1;\012                else if (ISLEFT(mask))\012                    offset.x = 1;\012                if (DEBUG)\012                    printf(\"data_reader: cells(%d,%d).offset=(%d,%d)\\n\", smallcell.position.x, smallcell.position.y, offset.x, offset.y);\012                cellvector.isboundary = true;\012            }\012            cellvector.cells[j][i].mask = smallcell.mask;\012            cellvector.cells[j][i].position = smallcell.position;\012            cellvector.cells[j][i].offset = offset;\012            // compute index(j,i)\012            if (++i == N_VECTOR)\012            {\012                i = 0;\012                j++;\012                jstart = groupstart + j * size_x;\012            }\012        }\012        if (cellvector.isboundary)\012        {\012            i = 0;\012            j = 0;\012#pragma unroll\012            for (int n = 0; n < N_VECTOR * N_VECTOR; n++)\012            {\012                if (cellvector.cells[j][i].mask != 0x0)\012                {\012                    Vector2DIndex offset = cellvector.cells[j][i].offset;\012                    // set boundary.rho\012                    cellvector.cells[j][i].rho = cellvector.cells[j + offset.y][i + offset.x].rho;\012                }\012                // compute index(j,i)\012                if (++i == N_VECTOR)\012                {\012                    i = 0;\012                    j++;\012                    jstart = groupstart + j * size_x;\012                }\012            }\012        }\012        // ================end reader data==================\012        // transfer data to boundary_detector\012        write_channel_intel(DATAR2BU_CELLVECTOR_CHANNEL, cellvector);\012        if (DEBUG)\012            printf(\"data_reader:transfer group(%d,%d) to bu\\n\", x, y);\012        // compute index\012        if (++x == groupsize.x)\012        {\012            x = 0;\012            if (++y == groupsize.y)\012            {\012                y = 0;\012                // receive next iterate signal from streamer\012                read_channel_intel(CU2DR_CHAR_CHANNEL);\012                if (DEBUG)\012                    printf(\"data_reader: get signal from CU\\n\");\012                read_channel_intel(BU2DR_CHAR_CHANNEL);\012                if (DEBUG)\012                    printf(\"data_reader: get signal from BU\\n\");\012\012                // ping-pong buffe2r, using offset\012                buffer_offset = ncells;\012                if (buf_flag)\012                    buffer_offset = 0;\012                buf_flag = !buf_flag;\012                if (DEBUG)\012                    printf(\"data_reader: offset= %d\\n\", buffer_offset);\012            }\012        }\012    }\012}"}, {"path":"/root/yan/lbm/fpga/lbm/device/../host/inc/defines.h", "name":"defines.h", "has_active_debug_locs":false, "absName":"/root/yan/lbm/fpga/lbm/host/inc/defines.h", "content":"#ifndef __DEFINES_H__\012#define __DEFINES_H__\012/**\012 * define some fix value\012*/\012\012#define SUCCESS_EXIT 0\012#define D_VECTOR 2\012#define Q_VECTOR 9\012#define REAL0 0.f\012#define DEBUG false\012#define N_VECTOR 2\012// mask\012// 00(0) 01(1) 10(-1) (0,1,-1)\012#define UP 0x2    // (0,-1)0010\012#define DOWN 0x1  // (0,1)0001\012#define LEFT 0x4  // (1,0)0100\012#define RIGHT 0x8 // (-1,0)1000\012\012#define SETUP(x) x = (x | UP)\012#define SETDOWN(x) x = (x | DOWN)\012#define SETLEFT(x) x = (x | LEFT)\012#define SETRIGHT(x) x = (x | RIGHT)\012\012#define ISUP(x) ((x & UP) == UP)\012#define ISLEFT(x) ((x & LEFT) == LEFT)\012#define ISDOWN(x) ((x & DOWN) == DOWN)\012#define ISRIGHT(x) ((x & RIGHT) == RIGHT)\012\012#define SHIFT(x) (x << 4)\012\012typedef float real;\012typedef double dreal;\012typedef int Index;\012typedef int LongIndex;\012\012// 2 dimension model\012typedef struct\012{\012    real x;\012    real y;\012} Vector2DReal;\012\012typedef struct\012{\012    Index x;\012    Index y;\012} Vector2DIndex;\012\012// cell structure\012typedef struct\012{\012    Vector2DIndex position;\012    Vector2DReal u;\012    real rho;\012    real f[Q_VECTOR];\012    Vector2DIndex offset;\012    char mask;\012} Cell;\012\012// small cell structure\012typedef struct\012{\012    Vector2DIndex position;\012    real f[Q_VECTOR];\012    char mask;\012} SmallCell;\012\012// w and e\012#if defined(__OPENCL__)\012constant real w[Q_VECTOR] = {4.f / 9.f, 1.f / 9.f, 1.f / 9.f,\012                             1.f / 9.f, 1.f / 9.f, 1.f / 36.f,\012                             1.f / 36.f, 1.f / 36.f, 1.f / 36.f};\012constant Vector2DIndex e[Q_VECTOR] = {{0, 0},\012                                      {1, 0},\012                                      {0, 1},\012                                      {-1, 0},\012                                      {0, -1},\012                                      {1, 1},\012                                      {-1, 1},\012                                      {-1, -1},\012                                      {1, -1}};\012inline Vector2DIndex MakeVecIndex(Index x, Index y)\012{\012    Vector2DIndex vec = {x, y};\012    return vec;\012}\012\012inline Vector2DReal MakeVecReal(real x, real y)\012{\012    Vector2DReal vec = {x, y};\012    return vec;\012}\012inline real dotVecReal(Vector2DReal m, Vector2DReal n)\012{\012    return m.x * n.x + m.y * n.y;\012}\012inline real dotVecIndex_Real(Vector2DIndex m, Vector2DReal n)\012{\012    return m.x * n.x + m.y * n.y;\012}\012#else\012const static real w[Q_VECTOR] = {4.f / 9.f, 1.f / 9.f, 1.f / 9.f,\012                                 1.f / 9.f, 1.f / 9.f, 1.f / 36.f,\012                                 1.f / 36.f, 1.f / 36.f, 1.f / 36.f};\012const static Vector2DIndex e[Q_VECTOR] = {{0, 0},\012                                          {1, 0},\012                                          {0, 1},\012                                          {-1, 0},\012                                          {0, -1},\012                                          {1, 1},\012                                          {-1, 1},\012                                          {-1, -1},\012                                          {1, -1}};\012\012inline Vector2DIndex MakeVec(Index x, Index y)\012{\012    Vector2DIndex vec = {x, y};\012    return vec;\012}\012\012inline Vector2DReal MakeVec(real x, real y)\012{\012    Vector2DReal vec = {x, y};\012    return vec;\012}\012inline real dotVec(Vector2DReal m, Vector2DReal n)\012{\012    return m.x * n.x + m.y * n.y;\012}\012inline real dotVec(Vector2DIndex m, Vector2DReal n)\012{\012    return m.x * n.x + m.y * n.y;\012}\012\012#endif\012\012inline real computeVec(Vector2DReal v)\012{\012#if defined(__OPENCL__)\012    return sqrt(dotVecReal(v, v));\012#else\012    return sqrt(dotVec(v, v));\012#endif\012}\012\012inline LongIndex getIndex(Vector2DIndex position, Vector2DIndex size)\012{\012    return position.y * size.x + position.x;\012}\012\012inline real feq(real rho, Vector2DReal u, int i)\012{\012#if defined(__OPENCL__)\012    return rho * w[i] * (1.0 + 3.0 * dotVecIndex_Real(e[i], u) + 9.0 / 2.0 * dotVecIndex_Real(e[i], u) * dotVecIndex_Real(e[i], u) - 3.0 / 2.0 * dotVecReal(u, u));\012#else\012    return rho * w[i] * (1.0 + 3.0 * dotVec(e[i], u) + 9.0 / 2.0 * dotVec(e[i], u) * dotVec(e[i], u) - 3.0 / 2.0 * dotVec(u, u));\012#endif\012}\012// Bhatnagar-Gross-Kroop approximation collision operator\012inline real bgk(real f, real rho, Vector2DReal u, int i, real tau_f)\012{\012    //Without gravitational drag\012    return f - (f - feq(rho, u, i)) * tau_f;\012}\012inline real nfeq_boundary(real f, real rho, Vector2DReal u_interior, Vector2DReal u, int i)\012{\012    //Without gravitational drag\012    return feq(rho, u, i) + (f - feq(rho, u_interior, i));\012}\012#endif"}, {"path":"/root/yan/lbm/fpga/lbm/device/lbm.cl", "name":"lbm.cl", "has_active_debug_locs":false, "absName":"/root/yan/lbm/fpga/lbm/device/lbm.cl", "content":"// some opencl for fpga defines\012#define TASK __attribute__((max_global_work_dim(0)))\012\012#pragma OPENCL EXTENSION cl_intel_channels : enable\012#define __OPENCL__\012// some datas and funcs defines\012#include \"../host/inc/defines.h\"\012\012typedef struct\012{\012    Cell cells[N_VECTOR][N_VECTOR];\012    bool isboundary;\012} CellVector;\012\012// channel define\012channel char SINGALG2DATAR_CHAR_CHANNEL __attribute__((depth(1)));\012channel CellVector DATAR2BU_CELLVECTOR_CHANNEL __attribute__((depth(1)));\012channel char BU2DR_CHAR_CHANNEL __attribute__((depth(1)));\012channel char CU2DR_CHAR_CHANNEL __attribute__((depth(1)));\012channel CellVector BU2CU_CELLVECTOR_CHANNEL __attribute__((depth(1)));\012channel CellVector CU2VW_CELLVECTOR_CHANNEL __attribute__((depth(1)));\012channel char VW2SINGALG_CHAR_CHANNEL __attribute__((depth(1)));\012\012// top level\012// #include \"boundary_detector.cl\"\012// #include \"boundary_streamer.cl\"\012#include \"bu.cl\"\012#include \"cu.cl\"\012#include \"data_reader.cl\"\012// #include \"interior_streamer.cl\"\012// #include \"signal_generator.cl\"\012#include \"velocity_writer.cl\""}, {"path":"/root/yan/lbm/fpga/lbm/device/velocity_writer.cl", "name":"velocity_writer.cl", "has_active_debug_locs":false, "absName":"/root/yan/lbm/fpga/lbm/device/velocity_writer.cl", "content":"TASK kernel void velocity_writer(\012    global Vector2DReal *restrict u,\012    LongIndex num_group, Index size_x, Index interval)\012{\012    LongIndex end = interval * num_group;\012#pragma ivdep\012    while (end-- > 0)\012    {\012        CellVector cell_vector = read_channel_intel(CU2VW_CELLVECTOR_CHANNEL);\012        // compute group start index\012        LongIndex groupstart = cell_vector.cells[0][0].position.y * size_x + cell_vector.cells[0][0].position.x;\012        // write velocity to ddr\012        int i = 0;\012        int j = 0;\012        LongIndex jstart = groupstart + j * size_x;\012#pragma unroll\012        for (int n = 0; n < N_VECTOR * N_VECTOR; n++)\012        {\012            // write u to global_mem\012            u[jstart + i] = cell_vector.cells[j][i].u;\012            if (DEBUG)\012                printf(\"velocity_writer u: cells(%d,%d)(%d).u.x=%f\\n\", cell_vector.cells[j][i].position.x, cell_vector.cells[j][i].position.y, jstart + i, u[jstart + i].x);\012            if (++i == N_VECTOR)\012            {\012                i = 0;\012                j++;\012                jstart = groupstart + j * size_x;\012            }\012        }\012    }\012}"}];