// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.2
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#include "Conv1DMac_new421.h"
#include "AESL_pkg.h"

using namespace std;

namespace ap_rtl {

const sc_logic Conv1DMac_new421::ap_const_logic_1 = sc_dt::Log_1;
const sc_logic Conv1DMac_new421::ap_const_logic_0 = sc_dt::Log_0;
const sc_lv<3> Conv1DMac_new421::ap_ST_fsm_state1 = "1";
const sc_lv<3> Conv1DMac_new421::ap_ST_fsm_pp0_stage0 = "10";
const sc_lv<3> Conv1DMac_new421::ap_ST_fsm_state7 = "100";
const bool Conv1DMac_new421::ap_const_boolean_1 = true;
const sc_lv<32> Conv1DMac_new421::ap_const_lv32_0 = "00000000000000000000000000000000";
const bool Conv1DMac_new421::ap_const_boolean_0 = false;
const sc_lv<1> Conv1DMac_new421::ap_const_lv1_0 = "0";
const sc_lv<1> Conv1DMac_new421::ap_const_lv1_1 = "1";
const sc_lv<32> Conv1DMac_new421::ap_const_lv32_1 = "1";
const sc_lv<21> Conv1DMac_new421::ap_const_lv21_0 = "000000000000000000000";
const sc_lv<16> Conv1DMac_new421::ap_const_lv16_0 = "0000000000000000";
const sc_lv<7> Conv1DMac_new421::ap_const_lv7_0 = "0000000";
const sc_lv<9> Conv1DMac_new421::ap_const_lv9_0 = "000000000";
const sc_lv<8> Conv1DMac_new421::ap_const_lv8_0 = "00000000";
const sc_lv<21> Conv1DMac_new421::ap_const_lv21_100000 = "100000000000000000000";
const sc_lv<21> Conv1DMac_new421::ap_const_lv21_1 = "1";
const sc_lv<16> Conv1DMac_new421::ap_const_lv16_4000 = "100000000000000";
const sc_lv<14> Conv1DMac_new421::ap_const_lv14_0 = "00000000000000";
const sc_lv<6> Conv1DMac_new421::ap_const_lv6_0 = "000000";
const sc_lv<9> Conv1DMac_new421::ap_const_lv9_100 = "100000000";
const sc_lv<7> Conv1DMac_new421::ap_const_lv7_1 = "1";
const sc_lv<9> Conv1DMac_new421::ap_const_lv9_FF = "11111111";
const sc_lv<9> Conv1DMac_new421::ap_const_lv9_1 = "1";
const sc_lv<16> Conv1DMac_new421::ap_const_lv16_1 = "1";
const sc_lv<32> Conv1DMac_new421::ap_const_lv32_D = "1101";
const sc_lv<32> Conv1DMac_new421::ap_const_lv32_7 = "111";
const sc_lv<32> Conv1DMac_new421::ap_const_lv32_6 = "110";
const sc_lv<32> Conv1DMac_new421::ap_const_lv32_5 = "101";
const sc_lv<8> Conv1DMac_new421::ap_const_lv8_A = "1010";
const sc_lv<8> Conv1DMac_new421::ap_const_lv8_5 = "101";
const sc_lv<8> Conv1DMac_new421::ap_const_lv8_1 = "1";
const sc_lv<8> Conv1DMac_new421::ap_const_lv8_7 = "111";
const sc_lv<8> Conv1DMac_new421::ap_const_lv8_D = "1101";
const sc_lv<8> Conv1DMac_new421::ap_const_lv8_FF = "11111111";
const sc_lv<8> Conv1DMac_new421::ap_const_lv8_FB = "11111011";
const sc_lv<8> Conv1DMac_new421::ap_const_lv8_8 = "1000";
const sc_lv<8> Conv1DMac_new421::ap_const_lv8_FC = "11111100";
const sc_lv<8> Conv1DMac_new421::ap_const_lv8_F5 = "11110101";
const sc_lv<8> Conv1DMac_new421::ap_const_lv8_10 = "10000";
const sc_lv<8> Conv1DMac_new421::ap_const_lv8_2 = "10";
const sc_lv<8> Conv1DMac_new421::ap_const_lv8_FD = "11111101";
const sc_lv<8> Conv1DMac_new421::ap_const_lv8_4 = "100";
const sc_lv<8> Conv1DMac_new421::ap_const_lv8_FE = "11111110";
const sc_lv<8> Conv1DMac_new421::ap_const_lv8_3 = "11";
const sc_lv<8> Conv1DMac_new421::ap_const_lv8_C = "1100";
const sc_lv<8> Conv1DMac_new421::ap_const_lv8_9 = "1001";
const sc_lv<8> Conv1DMac_new421::ap_const_lv8_FA = "11111010";
const sc_lv<8> Conv1DMac_new421::ap_const_lv8_B = "1011";
const sc_lv<8> Conv1DMac_new421::ap_const_lv8_F = "1111";
const sc_lv<8> Conv1DMac_new421::ap_const_lv8_12 = "10010";
const sc_lv<8> Conv1DMac_new421::ap_const_lv8_F9 = "11111001";
const sc_lv<32> Conv1DMac_new421::ap_const_lv32_2 = "10";

Conv1DMac_new421::Conv1DMac_new421(sc_module_name name) : sc_module(name), mVcdFile(0) {
    weights18_m_weights_3_U = new Conv1DMac_new421_5jm("weights18_m_weights_3_U");
    weights18_m_weights_3_U->clk(ap_clk);
    weights18_m_weights_3_U->reset(ap_rst);
    weights18_m_weights_3_U->address0(weights18_m_weights_3_address0);
    weights18_m_weights_3_U->ce0(weights18_m_weights_3_ce0);
    weights18_m_weights_3_U->q0(weights18_m_weights_3_q0);
    weights18_m_weights_2_U = new Conv1DMac_new421_6jw("weights18_m_weights_2_U");
    weights18_m_weights_2_U->clk(ap_clk);
    weights18_m_weights_2_U->reset(ap_rst);
    weights18_m_weights_2_U->address0(weights18_m_weights_2_address0);
    weights18_m_weights_2_U->ce0(weights18_m_weights_2_ce0);
    weights18_m_weights_2_U->q0(weights18_m_weights_2_q0);
    weights18_m_weights_1_U = new Conv1DMac_new421_7jG("weights18_m_weights_1_U");
    weights18_m_weights_1_U->clk(ap_clk);
    weights18_m_weights_1_U->reset(ap_rst);
    weights18_m_weights_1_U->address0(weights18_m_weights_1_address0);
    weights18_m_weights_1_U->ce0(weights18_m_weights_1_ce0);
    weights18_m_weights_1_U->q0(weights18_m_weights_1_q0);
    weights18_m_weights_s_U = new Conv1DMac_new421_8jQ("weights18_m_weights_s_U");
    weights18_m_weights_s_U->clk(ap_clk);
    weights18_m_weights_s_U->reset(ap_rst);
    weights18_m_weights_s_U->address0(weights18_m_weights_s_address0);
    weights18_m_weights_s_U->ce0(weights18_m_weights_s_ce0);
    weights18_m_weights_s_U->q0(weights18_m_weights_s_q0);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U168 = new computeS3_mux_646yd2_x_x_x_x_x_x_x<1,1,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,6,8>("computeS3_mux_646yd2_x_x_x_x_x_x_x_U168");
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U168->din0(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U168->din1(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U168->din2(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U168->din3(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U168->din4(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U168->din5(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U168->din6(ap_var_for_const1);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U168->din7(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U168->din8(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U168->din9(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U168->din10(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U168->din11(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U168->din12(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U168->din13(ap_var_for_const2);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U168->din14(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U168->din15(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U168->din16(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U168->din17(ap_var_for_const3);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U168->din18(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U168->din19(ap_var_for_const4);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U168->din20(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U168->din21(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U168->din22(ap_var_for_const5);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U168->din23(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U168->din24(ap_var_for_const6);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U168->din25(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U168->din26(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U168->din27(ap_var_for_const7);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U168->din28(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U168->din29(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U168->din30(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U168->din31(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U168->din32(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U168->din33(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U168->din34(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U168->din35(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U168->din36(ap_var_for_const8);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U168->din37(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U168->din38(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U168->din39(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U168->din40(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U168->din41(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U168->din42(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U168->din43(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U168->din44(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U168->din45(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U168->din46(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U168->din47(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U168->din48(ap_var_for_const9);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U168->din49(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U168->din50(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U168->din51(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U168->din52(ap_var_for_const1);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U168->din53(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U168->din54(ap_var_for_const10);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U168->din55(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U168->din56(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U168->din57(ap_var_for_const6);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U168->din58(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U168->din59(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U168->din60(ap_var_for_const11);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U168->din61(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U168->din62(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U168->din63(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U168->din64(nm_t_mid2_reg_1496_pp0_iter2_reg);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U168->dout(tmp_62_fu_894_p66);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U169 = new computeS3_mux_646yd2_x_x_x_x_x_x_x<1,1,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,6,8>("computeS3_mux_646yd2_x_x_x_x_x_x_x_U169");
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U169->din0(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U169->din1(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U169->din2(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U169->din3(ap_var_for_const10);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U169->din4(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U169->din5(ap_var_for_const12);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U169->din6(ap_var_for_const1);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U169->din7(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U169->din8(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U169->din9(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U169->din10(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U169->din11(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U169->din12(ap_var_for_const13);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U169->din13(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U169->din14(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U169->din15(ap_var_for_const3);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U169->din16(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U169->din17(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U169->din18(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U169->din19(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U169->din20(ap_var_for_const8);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U169->din21(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U169->din22(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U169->din23(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U169->din24(ap_var_for_const5);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U169->din25(ap_var_for_const14);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U169->din26(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U169->din27(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U169->din28(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U169->din29(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U169->din30(ap_var_for_const9);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U169->din31(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U169->din32(ap_var_for_const15);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U169->din33(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U169->din34(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U169->din35(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U169->din36(ap_var_for_const16);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U169->din37(ap_var_for_const17);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U169->din38(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U169->din39(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U169->din40(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U169->din41(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U169->din42(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U169->din43(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U169->din44(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U169->din45(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U169->din46(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U169->din47(ap_var_for_const18);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U169->din48(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U169->din49(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U169->din50(ap_var_for_const19);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U169->din51(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U169->din52(ap_var_for_const7);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U169->din53(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U169->din54(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U169->din55(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U169->din56(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U169->din57(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U169->din58(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U169->din59(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U169->din60(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U169->din61(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U169->din62(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U169->din63(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U169->din64(nm_t_mid2_reg_1496_pp0_iter2_reg);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U169->dout(tmp_63_fu_1033_p66);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U170 = new computeS3_mux_646yd2_x_x_x_x_x_x_x<1,1,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,6,8>("computeS3_mux_646yd2_x_x_x_x_x_x_x_U170");
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U170->din0(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U170->din1(ap_var_for_const3);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U170->din2(ap_var_for_const20);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U170->din3(ap_var_for_const3);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U170->din4(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U170->din5(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U170->din6(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U170->din7(ap_var_for_const18);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U170->din8(ap_var_for_const11);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U170->din9(ap_var_for_const2);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U170->din10(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U170->din11(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U170->din12(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U170->din13(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U170->din14(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U170->din15(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U170->din16(ap_var_for_const20);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U170->din17(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U170->din18(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U170->din19(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U170->din20(ap_var_for_const1);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U170->din21(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U170->din22(ap_var_for_const17);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U170->din23(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U170->din24(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U170->din25(ap_var_for_const6);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U170->din26(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U170->din27(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U170->din28(ap_var_for_const6);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U170->din29(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U170->din30(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U170->din31(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U170->din32(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U170->din33(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U170->din34(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U170->din35(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U170->din36(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U170->din37(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U170->din38(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U170->din39(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U170->din40(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U170->din41(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U170->din42(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U170->din43(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U170->din44(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U170->din45(ap_var_for_const16);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U170->din46(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U170->din47(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U170->din48(ap_var_for_const6);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U170->din49(ap_var_for_const7);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U170->din50(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U170->din51(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U170->din52(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U170->din53(ap_var_for_const13);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U170->din54(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U170->din55(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U170->din56(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U170->din57(ap_var_for_const3);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U170->din58(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U170->din59(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U170->din60(ap_var_for_const20);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U170->din61(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U170->din62(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U170->din63(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U170->din64(nm_t_mid2_reg_1496_pp0_iter2_reg);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U170->dout(tmp_64_fu_1172_p66);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U171 = new computeS3_mux_646yd2_x_x_x_x_x_x_x<1,1,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,6,8>("computeS3_mux_646yd2_x_x_x_x_x_x_x_U171");
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U171->din0(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U171->din1(ap_var_for_const14);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U171->din2(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U171->din3(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U171->din4(ap_var_for_const6);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U171->din5(ap_var_for_const9);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U171->din6(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U171->din7(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U171->din8(ap_var_for_const12);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U171->din9(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U171->din10(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U171->din11(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U171->din12(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U171->din13(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U171->din14(ap_var_for_const13);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U171->din15(ap_var_for_const21);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U171->din16(ap_var_for_const15);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U171->din17(ap_var_for_const20);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U171->din18(ap_var_for_const11);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U171->din19(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U171->din20(ap_var_for_const6);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U171->din21(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U171->din22(ap_var_for_const22);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U171->din23(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U171->din24(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U171->din25(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U171->din26(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U171->din27(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U171->din28(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U171->din29(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U171->din30(ap_var_for_const14);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U171->din31(ap_var_for_const17);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U171->din32(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U171->din33(ap_var_for_const3);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U171->din34(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U171->din35(ap_var_for_const22);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U171->din36(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U171->din37(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U171->din38(ap_var_for_const3);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U171->din39(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U171->din40(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U171->din41(ap_var_for_const1);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U171->din42(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U171->din43(ap_var_for_const5);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U171->din44(ap_var_for_const23);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U171->din45(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U171->din46(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U171->din47(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U171->din48(ap_var_for_const15);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U171->din49(ap_var_for_const16);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U171->din50(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U171->din51(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U171->din52(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U171->din53(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U171->din54(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U171->din55(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U171->din56(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U171->din57(ap_var_for_const12);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U171->din58(ap_var_for_const9);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U171->din59(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U171->din60(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U171->din61(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U171->din62(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U171->din63(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U171->din64(nm_t_mid2_reg_1496_pp0_iter2_reg);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U171->dout(tmp_65_fu_1311_p66);

    SC_METHOD(thread_ap_clk_no_reset_);
    dont_initialize();
    sensitive << ( ap_clk.pos() );

    SC_METHOD(thread_ap_CS_fsm_pp0_stage0);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_state1);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_state7);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_block_pp0_stage0);

    SC_METHOD(thread_ap_block_pp0_stage0_01001);
    sensitive << ( in_V_V_empty_n );
    sensitive << ( out_V_V_full_n );
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( exitcond_flatten5_reg_1487_pp0_iter1_reg );
    sensitive << ( ap_enable_reg_pp0_iter4 );
    sensitive << ( tmp_88_reg_1514_pp0_iter3_reg );

    SC_METHOD(thread_ap_block_pp0_stage0_11001);
    sensitive << ( in_V_V_empty_n );
    sensitive << ( out_V_V_full_n );
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( exitcond_flatten5_reg_1487_pp0_iter1_reg );
    sensitive << ( ap_enable_reg_pp0_iter4 );
    sensitive << ( tmp_88_reg_1514_pp0_iter3_reg );

    SC_METHOD(thread_ap_block_pp0_stage0_subdone);
    sensitive << ( in_V_V_empty_n );
    sensitive << ( out_V_V_full_n );
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( exitcond_flatten5_reg_1487_pp0_iter1_reg );
    sensitive << ( ap_enable_reg_pp0_iter4 );
    sensitive << ( tmp_88_reg_1514_pp0_iter3_reg );

    SC_METHOD(thread_ap_block_state1);
    sensitive << ( real_start );
    sensitive << ( ap_done_reg );

    SC_METHOD(thread_ap_block_state2_pp0_stage0_iter0);

    SC_METHOD(thread_ap_block_state3_pp0_stage0_iter1);

    SC_METHOD(thread_ap_block_state4_pp0_stage0_iter2);
    sensitive << ( in_V_V_empty_n );
    sensitive << ( exitcond_flatten5_reg_1487_pp0_iter1_reg );

    SC_METHOD(thread_ap_block_state5_pp0_stage0_iter3);

    SC_METHOD(thread_ap_block_state6_pp0_stage0_iter4);
    sensitive << ( out_V_V_full_n );
    sensitive << ( tmp_88_reg_1514_pp0_iter3_reg );

    SC_METHOD(thread_ap_condition_pp0_exit_iter0_state2);
    sensitive << ( exitcond_flatten5_fu_327_p2 );

    SC_METHOD(thread_ap_done);
    sensitive << ( ap_done_reg );
    sensitive << ( ap_CS_fsm_state7 );

    SC_METHOD(thread_ap_enable_pp0);
    sensitive << ( ap_idle_pp0 );

    SC_METHOD(thread_ap_idle);
    sensitive << ( real_start );
    sensitive << ( ap_CS_fsm_state1 );

    SC_METHOD(thread_ap_idle_pp0);
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( ap_enable_reg_pp0_iter4 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_enable_reg_pp0_iter3 );

    SC_METHOD(thread_ap_ready);
    sensitive << ( internal_ap_ready );

    SC_METHOD(thread_exitcond_flatten5_fu_327_p2);
    sensitive << ( indvar_flatten5_reg_251 );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter0 );

    SC_METHOD(thread_exitcond_flatten_fu_339_p2);
    sensitive << ( indvar_flatten_reg_262 );
    sensitive << ( exitcond_flatten5_fu_327_p2 );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter0 );

    SC_METHOD(thread_in_V_V_blk_n);
    sensitive << ( in_V_V_empty_n );
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( exitcond_flatten5_reg_1487_pp0_iter1_reg );

    SC_METHOD(thread_in_V_V_read);
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( exitcond_flatten5_reg_1487_pp0_iter1_reg );
    sensitive << ( ap_block_pp0_stage0_11001 );

    SC_METHOD(thread_indvar_flatten_next5_fu_333_p2);
    sensitive << ( indvar_flatten5_reg_251 );

    SC_METHOD(thread_indvar_flatten_next_fu_471_p3);
    sensitive << ( exitcond_flatten_fu_339_p2 );
    sensitive << ( indvar_flatten_op_fu_465_p2 );

    SC_METHOD(thread_indvar_flatten_op_fu_465_p2);
    sensitive << ( indvar_flatten_reg_262 );

    SC_METHOD(thread_internal_ap_ready);
    sensitive << ( ap_CS_fsm_state7 );

    SC_METHOD(thread_macRegisters_0_V_fu_799_p2);
    sensitive << ( tmp_52_fu_782_p1 );
    sensitive << ( tmp1_fu_793_p2 );

    SC_METHOD(thread_macRegisters_1_V_fu_822_p2);
    sensitive << ( tmp_55_fu_805_p1 );
    sensitive << ( tmp2_fu_816_p2 );

    SC_METHOD(thread_macRegisters_2_V_fu_845_p2);
    sensitive << ( tmp_58_fu_828_p1 );
    sensitive << ( tmp3_fu_839_p2 );

    SC_METHOD(thread_macRegisters_3_V_fu_868_p2);
    sensitive << ( tmp_61_fu_851_p1 );
    sensitive << ( tmp4_fu_862_p2 );

    SC_METHOD(thread_nm_1_fu_387_p2);
    sensitive << ( nm_mid_fu_345_p3 );

    SC_METHOD(thread_nm_mid2_fu_435_p3);
    sensitive << ( nm_mid_fu_345_p3 );
    sensitive << ( tmp_86_mid_fu_381_p2 );
    sensitive << ( nm_1_fu_387_p2 );

    SC_METHOD(thread_nm_mid_fu_345_p3);
    sensitive << ( nm_reg_273 );
    sensitive << ( exitcond_flatten_fu_339_p2 );

    SC_METHOD(thread_nm_t_mid2_fu_427_p3);
    sensitive << ( tmp_86_mid_fu_381_p2 );
    sensitive << ( tmp_911_fu_407_p1 );
    sensitive << ( nm_t_mid_fu_361_p3 );

    SC_METHOD(thread_nm_t_mid_fu_361_p3);
    sensitive << ( tmp_fu_315_p1 );
    sensitive << ( exitcond_flatten_fu_339_p2 );

    SC_METHOD(thread_not_exitcond_flatten_fu_369_p2);
    sensitive << ( exitcond_flatten_fu_339_p2 );

    SC_METHOD(thread_out_V_V_blk_n);
    sensitive << ( out_V_V_full_n );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter4 );
    sensitive << ( tmp_88_reg_1514_pp0_iter3_reg );

    SC_METHOD(thread_out_V_V_din);
    sensitive << ( ap_enable_reg_pp0_iter4 );
    sensitive << ( tmp_88_reg_1514_pp0_iter3_reg );
    sensitive << ( p_Val2_5_reg_1608 );
    sensitive << ( p_Val2_21_1_reg_1613 );
    sensitive << ( p_Val2_21_2_reg_1618 );
    sensitive << ( p_Val2_21_3_reg_1623 );
    sensitive << ( ap_block_pp0_stage0_01001 );

    SC_METHOD(thread_out_V_V_write);
    sensitive << ( ap_enable_reg_pp0_iter4 );
    sensitive << ( tmp_88_reg_1514_pp0_iter3_reg );
    sensitive << ( ap_block_pp0_stage0_11001 );

    SC_METHOD(thread_p_08_cast_cast_fu_486_p1);
    sensitive << ( in_V_V_dout );

    SC_METHOD(thread_p_Val2_1_fu_564_p0);
    sensitive << ( weights18_m_weights_2_q0 );
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( ap_block_pp0_stage0 );

    SC_METHOD(thread_p_Val2_1_fu_564_p1);
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( p_08_cast_cast_fu_486_p1 );

    SC_METHOD(thread_p_Val2_1_fu_564_p2);
    sensitive << ( p_Val2_1_fu_564_p0 );
    sensitive << ( p_Val2_1_fu_564_p1 );

    SC_METHOD(thread_p_Val2_21_1_fu_1166_p2);
    sensitive << ( macRegisters_1_V_fu_822_p2 );
    sensitive << ( tmp_63_fu_1033_p66 );

    SC_METHOD(thread_p_Val2_21_2_fu_1305_p2);
    sensitive << ( macRegisters_2_V_fu_845_p2 );
    sensitive << ( tmp_64_fu_1172_p66 );

    SC_METHOD(thread_p_Val2_21_3_fu_1444_p2);
    sensitive << ( macRegisters_3_V_fu_868_p2 );
    sensitive << ( tmp_65_fu_1311_p66 );

    SC_METHOD(thread_p_Val2_2_fu_634_p0);
    sensitive << ( weights18_m_weights_1_q0 );
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( ap_block_pp0_stage0 );

    SC_METHOD(thread_p_Val2_2_fu_634_p1);
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( p_08_cast_cast_fu_486_p1 );

    SC_METHOD(thread_p_Val2_2_fu_634_p2);
    sensitive << ( p_Val2_2_fu_634_p0 );
    sensitive << ( p_Val2_2_fu_634_p1 );

    SC_METHOD(thread_p_Val2_3_fu_704_p0);
    sensitive << ( weights18_m_weights_s_q0 );
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( ap_block_pp0_stage0 );

    SC_METHOD(thread_p_Val2_3_fu_704_p1);
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( p_08_cast_cast_fu_486_p1 );

    SC_METHOD(thread_p_Val2_3_fu_704_p2);
    sensitive << ( p_Val2_3_fu_704_p0 );
    sensitive << ( p_Val2_3_fu_704_p1 );

    SC_METHOD(thread_p_Val2_5_fu_1027_p2);
    sensitive << ( macRegisters_0_V_fu_799_p2 );
    sensitive << ( tmp_62_fu_894_p66 );

    SC_METHOD(thread_p_Val2_s_fu_494_p0);
    sensitive << ( weights18_m_weights_3_q0 );
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( ap_block_pp0_stage0 );

    SC_METHOD(thread_p_Val2_s_fu_494_p1);
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( p_08_cast_cast_fu_486_p1 );

    SC_METHOD(thread_p_Val2_s_fu_494_p2);
    sensitive << ( p_Val2_s_fu_494_p0 );
    sensitive << ( p_Val2_s_fu_494_p1 );

    SC_METHOD(thread_qb_assign_1_1_fu_808_p2);
    sensitive << ( tmp_916_reg_1568 );
    sensitive << ( tmp_255_1_reg_1573 );

    SC_METHOD(thread_qb_assign_1_2_fu_831_p2);
    sensitive << ( tmp_919_reg_1583 );
    sensitive << ( tmp_255_2_reg_1588 );

    SC_METHOD(thread_qb_assign_1_3_fu_854_p2);
    sensitive << ( tmp_922_reg_1598 );
    sensitive << ( tmp_255_3_reg_1603 );

    SC_METHOD(thread_qb_assign_1_fu_785_p2);
    sensitive << ( tmp_913_reg_1553 );
    sensitive << ( tmp_86_reg_1558 );

    SC_METHOD(thread_real_start);
    sensitive << ( ap_start );
    sensitive << ( start_full_n );
    sensitive << ( start_once_reg );

    SC_METHOD(thread_sf_1_fu_459_p2);
    sensitive << ( sf_mid2_fu_399_p3 );

    SC_METHOD(thread_sf_cast1_fu_443_p1);
    sensitive << ( sf_mid2_fu_399_p3 );

    SC_METHOD(thread_sf_mid2_fu_399_p3);
    sensitive << ( sf_reg_284 );
    sensitive << ( tmp_851_fu_393_p2 );

    SC_METHOD(thread_start_out);
    sensitive << ( real_start );

    SC_METHOD(thread_start_write);
    sensitive << ( real_start );
    sensitive << ( start_once_reg );

    SC_METHOD(thread_tmp1_fu_793_p2);
    sensitive << ( macRegisters_0_V_1_fu_170 );
    sensitive << ( tmp_87_fu_789_p1 );

    SC_METHOD(thread_tmp2_fu_816_p2);
    sensitive << ( macRegisters_1_V_1_fu_174 );
    sensitive << ( tmp_256_1_fu_812_p1 );

    SC_METHOD(thread_tmp3_fu_839_p2);
    sensitive << ( macRegisters_2_V_1_fu_178 );
    sensitive << ( tmp_256_2_fu_835_p1 );

    SC_METHOD(thread_tmp4_fu_862_p2);
    sensitive << ( macRegisters_3_V_1_fu_182 );
    sensitive << ( tmp_256_3_fu_858_p1 );

    SC_METHOD(thread_tmp_255_1_fu_624_p2);
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( exitcond_flatten5_reg_1487_pp0_iter1_reg );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( tmp_76_fu_616_p3 );

    SC_METHOD(thread_tmp_255_2_fu_694_p2);
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( exitcond_flatten5_reg_1487_pp0_iter1_reg );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( tmp_80_fu_686_p3 );

    SC_METHOD(thread_tmp_255_3_fu_764_p2);
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( exitcond_flatten5_reg_1487_pp0_iter1_reg );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( tmp_84_fu_756_p3 );

    SC_METHOD(thread_tmp_256_1_fu_812_p1);
    sensitive << ( qb_assign_1_1_fu_808_p2 );

    SC_METHOD(thread_tmp_256_2_fu_835_p1);
    sensitive << ( qb_assign_1_2_fu_831_p2 );

    SC_METHOD(thread_tmp_256_3_fu_858_p1);
    sensitive << ( qb_assign_1_3_fu_854_p2 );

    SC_METHOD(thread_tmp_52_fu_782_p1);
    sensitive << ( tmp_51_reg_1548 );

    SC_METHOD(thread_tmp_55_fu_805_p1);
    sensitive << ( tmp_54_reg_1563 );

    SC_METHOD(thread_tmp_58_fu_828_p1);
    sensitive << ( tmp_57_reg_1578 );

    SC_METHOD(thread_tmp_61_fu_851_p1);
    sensitive << ( tmp_60_reg_1593 );

    SC_METHOD(thread_tmp_68_fu_447_p2);
    sensitive << ( sf_cast1_fu_443_p1 );
    sensitive << ( tmp_85_mid2_fu_419_p3 );

    SC_METHOD(thread_tmp_70_fu_530_p2);
    sensitive << ( tmp_914_fu_526_p1 );
    sensitive << ( tmp_912_fu_500_p3 );

    SC_METHOD(thread_tmp_71_fu_536_p4);
    sensitive << ( p_Val2_s_fu_494_p2 );

    SC_METHOD(thread_tmp_72_fu_546_p3);
    sensitive << ( tmp_71_fu_536_p4 );
    sensitive << ( tmp_70_fu_530_p2 );

    SC_METHOD(thread_tmp_74_fu_600_p2);
    sensitive << ( tmp_917_fu_596_p1 );
    sensitive << ( tmp_915_fu_570_p3 );

    SC_METHOD(thread_tmp_75_fu_606_p4);
    sensitive << ( p_Val2_1_fu_564_p2 );

    SC_METHOD(thread_tmp_76_fu_616_p3);
    sensitive << ( tmp_75_fu_606_p4 );
    sensitive << ( tmp_74_fu_600_p2 );

    SC_METHOD(thread_tmp_78_fu_670_p2);
    sensitive << ( tmp_920_fu_666_p1 );
    sensitive << ( tmp_918_fu_640_p3 );

    SC_METHOD(thread_tmp_79_fu_676_p4);
    sensitive << ( p_Val2_2_fu_634_p2 );

    SC_METHOD(thread_tmp_80_fu_686_p3);
    sensitive << ( tmp_79_fu_676_p4 );
    sensitive << ( tmp_78_fu_670_p2 );

    SC_METHOD(thread_tmp_82_fu_740_p2);
    sensitive << ( tmp_923_fu_736_p1 );
    sensitive << ( tmp_921_fu_710_p3 );

    SC_METHOD(thread_tmp_83_fu_746_p4);
    sensitive << ( p_Val2_3_fu_704_p2 );

    SC_METHOD(thread_tmp_84_fu_756_p3);
    sensitive << ( tmp_83_fu_746_p4 );
    sensitive << ( tmp_82_fu_740_p2 );

    SC_METHOD(thread_tmp_851_fu_393_p2);
    sensitive << ( exitcond_flatten_fu_339_p2 );
    sensitive << ( tmp_86_mid_fu_381_p2 );

    SC_METHOD(thread_tmp_85_fu_479_p1);
    sensitive << ( tmp_68_reg_1509 );

    SC_METHOD(thread_tmp_85_mid1_fu_411_p3);
    sensitive << ( tmp_911_fu_407_p1 );

    SC_METHOD(thread_tmp_85_mid2_fu_419_p3);
    sensitive << ( tmp_86_mid_fu_381_p2 );
    sensitive << ( tmp_85_mid1_fu_411_p3 );
    sensitive << ( tmp_85_mid_fu_353_p3 );

    SC_METHOD(thread_tmp_85_mid_fu_353_p3);
    sensitive << ( exitcond_flatten_fu_339_p2 );
    sensitive << ( tmp_s_fu_319_p3 );

    SC_METHOD(thread_tmp_86_fu_554_p2);
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( exitcond_flatten5_reg_1487_pp0_iter1_reg );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( tmp_72_fu_546_p3 );

    SC_METHOD(thread_tmp_86_mid_fu_381_p2);
    sensitive << ( tmp_881_fu_375_p2 );
    sensitive << ( not_exitcond_flatten_fu_369_p2 );

    SC_METHOD(thread_tmp_87_fu_789_p1);
    sensitive << ( qb_assign_1_fu_785_p2 );

    SC_METHOD(thread_tmp_881_fu_375_p2);
    sensitive << ( sf_reg_284 );
    sensitive << ( exitcond_flatten5_fu_327_p2 );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter0 );

    SC_METHOD(thread_tmp_88_fu_453_p2);
    sensitive << ( exitcond_flatten5_fu_327_p2 );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( sf_mid2_fu_399_p3 );

    SC_METHOD(thread_tmp_911_fu_407_p1);
    sensitive << ( nm_1_fu_387_p2 );

    SC_METHOD(thread_tmp_912_fu_500_p3);
    sensitive << ( p_Val2_s_fu_494_p2 );

    SC_METHOD(thread_tmp_914_fu_526_p1);
    sensitive << ( p_Val2_s_fu_494_p2 );

    SC_METHOD(thread_tmp_915_fu_570_p3);
    sensitive << ( p_Val2_1_fu_564_p2 );

    SC_METHOD(thread_tmp_917_fu_596_p1);
    sensitive << ( p_Val2_1_fu_564_p2 );

    SC_METHOD(thread_tmp_918_fu_640_p3);
    sensitive << ( p_Val2_2_fu_634_p2 );

    SC_METHOD(thread_tmp_920_fu_666_p1);
    sensitive << ( p_Val2_2_fu_634_p2 );

    SC_METHOD(thread_tmp_921_fu_710_p3);
    sensitive << ( p_Val2_3_fu_704_p2 );

    SC_METHOD(thread_tmp_923_fu_736_p1);
    sensitive << ( p_Val2_3_fu_704_p2 );

    SC_METHOD(thread_tmp_fu_315_p1);
    sensitive << ( nm_reg_273 );

    SC_METHOD(thread_tmp_s_fu_319_p3);
    sensitive << ( tmp_fu_315_p1 );

    SC_METHOD(thread_weights18_m_weights_1_address0);
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( tmp_85_fu_479_p1 );

    SC_METHOD(thread_weights18_m_weights_1_ce0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter1 );

    SC_METHOD(thread_weights18_m_weights_2_address0);
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( tmp_85_fu_479_p1 );

    SC_METHOD(thread_weights18_m_weights_2_ce0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter1 );

    SC_METHOD(thread_weights18_m_weights_3_address0);
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( tmp_85_fu_479_p1 );

    SC_METHOD(thread_weights18_m_weights_3_ce0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter1 );

    SC_METHOD(thread_weights18_m_weights_s_address0);
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( tmp_85_fu_479_p1 );

    SC_METHOD(thread_weights18_m_weights_s_ce0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter1 );

    SC_METHOD(thread_ap_NS_fsm);
    sensitive << ( real_start );
    sensitive << ( ap_done_reg );
    sensitive << ( ap_CS_fsm );
    sensitive << ( ap_CS_fsm_state1 );
    sensitive << ( ap_enable_reg_pp0_iter4 );
    sensitive << ( exitcond_flatten5_fu_327_p2 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_block_pp0_stage0_subdone );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_enable_reg_pp0_iter3 );

    SC_THREAD(thread_ap_var_for_const0);

    SC_THREAD(thread_ap_var_for_const1);

    SC_THREAD(thread_ap_var_for_const2);

    SC_THREAD(thread_ap_var_for_const3);

    SC_THREAD(thread_ap_var_for_const4);

    SC_THREAD(thread_ap_var_for_const5);

    SC_THREAD(thread_ap_var_for_const6);

    SC_THREAD(thread_ap_var_for_const7);

    SC_THREAD(thread_ap_var_for_const8);

    SC_THREAD(thread_ap_var_for_const9);

    SC_THREAD(thread_ap_var_for_const10);

    SC_THREAD(thread_ap_var_for_const11);

    SC_THREAD(thread_ap_var_for_const12);

    SC_THREAD(thread_ap_var_for_const13);

    SC_THREAD(thread_ap_var_for_const14);

    SC_THREAD(thread_ap_var_for_const15);

    SC_THREAD(thread_ap_var_for_const16);

    SC_THREAD(thread_ap_var_for_const17);

    SC_THREAD(thread_ap_var_for_const18);

    SC_THREAD(thread_ap_var_for_const19);

    SC_THREAD(thread_ap_var_for_const20);

    SC_THREAD(thread_ap_var_for_const21);

    SC_THREAD(thread_ap_var_for_const22);

    SC_THREAD(thread_ap_var_for_const23);

    start_once_reg = SC_LOGIC_0;
    ap_done_reg = SC_LOGIC_0;
    ap_CS_fsm = "001";
    ap_enable_reg_pp0_iter2 = SC_LOGIC_0;
    ap_enable_reg_pp0_iter4 = SC_LOGIC_0;
    ap_enable_reg_pp0_iter0 = SC_LOGIC_0;
    ap_enable_reg_pp0_iter1 = SC_LOGIC_0;
    ap_enable_reg_pp0_iter3 = SC_LOGIC_0;
    static int apTFileNum = 0;
    stringstream apTFilenSS;
    apTFilenSS << "Conv1DMac_new421_sc_trace_" << apTFileNum ++;
    string apTFn = apTFilenSS.str();
    mVcdFile = sc_create_vcd_trace_file(apTFn.c_str());
    mVcdFile->set_time_unit(1, SC_PS);
    if (1) {
#ifdef __HLS_TRACE_LEVEL_PORT_HIER__
    sc_trace(mVcdFile, ap_clk, "(port)ap_clk");
    sc_trace(mVcdFile, ap_rst, "(port)ap_rst");
    sc_trace(mVcdFile, ap_start, "(port)ap_start");
    sc_trace(mVcdFile, start_full_n, "(port)start_full_n");
    sc_trace(mVcdFile, ap_done, "(port)ap_done");
    sc_trace(mVcdFile, ap_continue, "(port)ap_continue");
    sc_trace(mVcdFile, ap_idle, "(port)ap_idle");
    sc_trace(mVcdFile, ap_ready, "(port)ap_ready");
    sc_trace(mVcdFile, start_out, "(port)start_out");
    sc_trace(mVcdFile, start_write, "(port)start_write");
    sc_trace(mVcdFile, in_V_V_dout, "(port)in_V_V_dout");
    sc_trace(mVcdFile, in_V_V_empty_n, "(port)in_V_V_empty_n");
    sc_trace(mVcdFile, in_V_V_read, "(port)in_V_V_read");
    sc_trace(mVcdFile, out_V_V_din, "(port)out_V_V_din");
    sc_trace(mVcdFile, out_V_V_full_n, "(port)out_V_V_full_n");
    sc_trace(mVcdFile, out_V_V_write, "(port)out_V_V_write");
#endif
#ifdef __HLS_TRACE_LEVEL_INT__
    sc_trace(mVcdFile, real_start, "real_start");
    sc_trace(mVcdFile, start_once_reg, "start_once_reg");
    sc_trace(mVcdFile, ap_done_reg, "ap_done_reg");
    sc_trace(mVcdFile, ap_CS_fsm, "ap_CS_fsm");
    sc_trace(mVcdFile, ap_CS_fsm_state1, "ap_CS_fsm_state1");
    sc_trace(mVcdFile, internal_ap_ready, "internal_ap_ready");
    sc_trace(mVcdFile, weights18_m_weights_3_address0, "weights18_m_weights_3_address0");
    sc_trace(mVcdFile, weights18_m_weights_3_ce0, "weights18_m_weights_3_ce0");
    sc_trace(mVcdFile, weights18_m_weights_3_q0, "weights18_m_weights_3_q0");
    sc_trace(mVcdFile, weights18_m_weights_2_address0, "weights18_m_weights_2_address0");
    sc_trace(mVcdFile, weights18_m_weights_2_ce0, "weights18_m_weights_2_ce0");
    sc_trace(mVcdFile, weights18_m_weights_2_q0, "weights18_m_weights_2_q0");
    sc_trace(mVcdFile, weights18_m_weights_1_address0, "weights18_m_weights_1_address0");
    sc_trace(mVcdFile, weights18_m_weights_1_ce0, "weights18_m_weights_1_ce0");
    sc_trace(mVcdFile, weights18_m_weights_1_q0, "weights18_m_weights_1_q0");
    sc_trace(mVcdFile, weights18_m_weights_s_address0, "weights18_m_weights_s_address0");
    sc_trace(mVcdFile, weights18_m_weights_s_ce0, "weights18_m_weights_s_ce0");
    sc_trace(mVcdFile, weights18_m_weights_s_q0, "weights18_m_weights_s_q0");
    sc_trace(mVcdFile, in_V_V_blk_n, "in_V_V_blk_n");
    sc_trace(mVcdFile, ap_enable_reg_pp0_iter2, "ap_enable_reg_pp0_iter2");
    sc_trace(mVcdFile, ap_block_pp0_stage0, "ap_block_pp0_stage0");
    sc_trace(mVcdFile, exitcond_flatten5_reg_1487, "exitcond_flatten5_reg_1487");
    sc_trace(mVcdFile, exitcond_flatten5_reg_1487_pp0_iter1_reg, "exitcond_flatten5_reg_1487_pp0_iter1_reg");
    sc_trace(mVcdFile, out_V_V_blk_n, "out_V_V_blk_n");
    sc_trace(mVcdFile, ap_enable_reg_pp0_iter4, "ap_enable_reg_pp0_iter4");
    sc_trace(mVcdFile, tmp_88_reg_1514, "tmp_88_reg_1514");
    sc_trace(mVcdFile, tmp_88_reg_1514_pp0_iter3_reg, "tmp_88_reg_1514_pp0_iter3_reg");
    sc_trace(mVcdFile, indvar_flatten5_reg_251, "indvar_flatten5_reg_251");
    sc_trace(mVcdFile, indvar_flatten_reg_262, "indvar_flatten_reg_262");
    sc_trace(mVcdFile, nm_reg_273, "nm_reg_273");
    sc_trace(mVcdFile, sf_reg_284, "sf_reg_284");
    sc_trace(mVcdFile, exitcond_flatten5_fu_327_p2, "exitcond_flatten5_fu_327_p2");
    sc_trace(mVcdFile, ap_CS_fsm_pp0_stage0, "ap_CS_fsm_pp0_stage0");
    sc_trace(mVcdFile, ap_block_state2_pp0_stage0_iter0, "ap_block_state2_pp0_stage0_iter0");
    sc_trace(mVcdFile, ap_block_state3_pp0_stage0_iter1, "ap_block_state3_pp0_stage0_iter1");
    sc_trace(mVcdFile, ap_block_state4_pp0_stage0_iter2, "ap_block_state4_pp0_stage0_iter2");
    sc_trace(mVcdFile, ap_block_state5_pp0_stage0_iter3, "ap_block_state5_pp0_stage0_iter3");
    sc_trace(mVcdFile, ap_block_state6_pp0_stage0_iter4, "ap_block_state6_pp0_stage0_iter4");
    sc_trace(mVcdFile, ap_block_pp0_stage0_11001, "ap_block_pp0_stage0_11001");
    sc_trace(mVcdFile, indvar_flatten_next5_fu_333_p2, "indvar_flatten_next5_fu_333_p2");
    sc_trace(mVcdFile, ap_enable_reg_pp0_iter0, "ap_enable_reg_pp0_iter0");
    sc_trace(mVcdFile, nm_t_mid2_fu_427_p3, "nm_t_mid2_fu_427_p3");
    sc_trace(mVcdFile, nm_t_mid2_reg_1496, "nm_t_mid2_reg_1496");
    sc_trace(mVcdFile, nm_t_mid2_reg_1496_pp0_iter1_reg, "nm_t_mid2_reg_1496_pp0_iter1_reg");
    sc_trace(mVcdFile, nm_t_mid2_reg_1496_pp0_iter2_reg, "nm_t_mid2_reg_1496_pp0_iter2_reg");
    sc_trace(mVcdFile, nm_mid2_fu_435_p3, "nm_mid2_fu_435_p3");
    sc_trace(mVcdFile, tmp_68_fu_447_p2, "tmp_68_fu_447_p2");
    sc_trace(mVcdFile, tmp_68_reg_1509, "tmp_68_reg_1509");
    sc_trace(mVcdFile, tmp_88_fu_453_p2, "tmp_88_fu_453_p2");
    sc_trace(mVcdFile, tmp_88_reg_1514_pp0_iter1_reg, "tmp_88_reg_1514_pp0_iter1_reg");
    sc_trace(mVcdFile, tmp_88_reg_1514_pp0_iter2_reg, "tmp_88_reg_1514_pp0_iter2_reg");
    sc_trace(mVcdFile, sf_1_fu_459_p2, "sf_1_fu_459_p2");
    sc_trace(mVcdFile, indvar_flatten_next_fu_471_p3, "indvar_flatten_next_fu_471_p3");
    sc_trace(mVcdFile, tmp_51_reg_1548, "tmp_51_reg_1548");
    sc_trace(mVcdFile, tmp_913_reg_1553, "tmp_913_reg_1553");
    sc_trace(mVcdFile, tmp_86_fu_554_p2, "tmp_86_fu_554_p2");
    sc_trace(mVcdFile, tmp_86_reg_1558, "tmp_86_reg_1558");
    sc_trace(mVcdFile, tmp_54_reg_1563, "tmp_54_reg_1563");
    sc_trace(mVcdFile, tmp_916_reg_1568, "tmp_916_reg_1568");
    sc_trace(mVcdFile, tmp_255_1_fu_624_p2, "tmp_255_1_fu_624_p2");
    sc_trace(mVcdFile, tmp_255_1_reg_1573, "tmp_255_1_reg_1573");
    sc_trace(mVcdFile, tmp_57_reg_1578, "tmp_57_reg_1578");
    sc_trace(mVcdFile, tmp_919_reg_1583, "tmp_919_reg_1583");
    sc_trace(mVcdFile, tmp_255_2_fu_694_p2, "tmp_255_2_fu_694_p2");
    sc_trace(mVcdFile, tmp_255_2_reg_1588, "tmp_255_2_reg_1588");
    sc_trace(mVcdFile, tmp_60_reg_1593, "tmp_60_reg_1593");
    sc_trace(mVcdFile, tmp_922_reg_1598, "tmp_922_reg_1598");
    sc_trace(mVcdFile, tmp_255_3_fu_764_p2, "tmp_255_3_fu_764_p2");
    sc_trace(mVcdFile, tmp_255_3_reg_1603, "tmp_255_3_reg_1603");
    sc_trace(mVcdFile, p_Val2_5_fu_1027_p2, "p_Val2_5_fu_1027_p2");
    sc_trace(mVcdFile, p_Val2_5_reg_1608, "p_Val2_5_reg_1608");
    sc_trace(mVcdFile, p_Val2_21_1_fu_1166_p2, "p_Val2_21_1_fu_1166_p2");
    sc_trace(mVcdFile, p_Val2_21_1_reg_1613, "p_Val2_21_1_reg_1613");
    sc_trace(mVcdFile, p_Val2_21_2_fu_1305_p2, "p_Val2_21_2_fu_1305_p2");
    sc_trace(mVcdFile, p_Val2_21_2_reg_1618, "p_Val2_21_2_reg_1618");
    sc_trace(mVcdFile, p_Val2_21_3_fu_1444_p2, "p_Val2_21_3_fu_1444_p2");
    sc_trace(mVcdFile, p_Val2_21_3_reg_1623, "p_Val2_21_3_reg_1623");
    sc_trace(mVcdFile, ap_block_state1, "ap_block_state1");
    sc_trace(mVcdFile, ap_block_pp0_stage0_subdone, "ap_block_pp0_stage0_subdone");
    sc_trace(mVcdFile, ap_condition_pp0_exit_iter0_state2, "ap_condition_pp0_exit_iter0_state2");
    sc_trace(mVcdFile, ap_enable_reg_pp0_iter1, "ap_enable_reg_pp0_iter1");
    sc_trace(mVcdFile, ap_enable_reg_pp0_iter3, "ap_enable_reg_pp0_iter3");
    sc_trace(mVcdFile, tmp_85_fu_479_p1, "tmp_85_fu_479_p1");
    sc_trace(mVcdFile, ap_block_pp0_stage0_01001, "ap_block_pp0_stage0_01001");
    sc_trace(mVcdFile, macRegisters_0_V_1_fu_170, "macRegisters_0_V_1_fu_170");
    sc_trace(mVcdFile, macRegisters_0_V_fu_799_p2, "macRegisters_0_V_fu_799_p2");
    sc_trace(mVcdFile, macRegisters_1_V_1_fu_174, "macRegisters_1_V_1_fu_174");
    sc_trace(mVcdFile, macRegisters_1_V_fu_822_p2, "macRegisters_1_V_fu_822_p2");
    sc_trace(mVcdFile, macRegisters_2_V_1_fu_178, "macRegisters_2_V_1_fu_178");
    sc_trace(mVcdFile, macRegisters_2_V_fu_845_p2, "macRegisters_2_V_fu_845_p2");
    sc_trace(mVcdFile, macRegisters_3_V_1_fu_182, "macRegisters_3_V_1_fu_182");
    sc_trace(mVcdFile, macRegisters_3_V_fu_868_p2, "macRegisters_3_V_fu_868_p2");
    sc_trace(mVcdFile, tmp_fu_315_p1, "tmp_fu_315_p1");
    sc_trace(mVcdFile, exitcond_flatten_fu_339_p2, "exitcond_flatten_fu_339_p2");
    sc_trace(mVcdFile, tmp_s_fu_319_p3, "tmp_s_fu_319_p3");
    sc_trace(mVcdFile, tmp_881_fu_375_p2, "tmp_881_fu_375_p2");
    sc_trace(mVcdFile, not_exitcond_flatten_fu_369_p2, "not_exitcond_flatten_fu_369_p2");
    sc_trace(mVcdFile, nm_mid_fu_345_p3, "nm_mid_fu_345_p3");
    sc_trace(mVcdFile, tmp_86_mid_fu_381_p2, "tmp_86_mid_fu_381_p2");
    sc_trace(mVcdFile, tmp_851_fu_393_p2, "tmp_851_fu_393_p2");
    sc_trace(mVcdFile, nm_1_fu_387_p2, "nm_1_fu_387_p2");
    sc_trace(mVcdFile, tmp_911_fu_407_p1, "tmp_911_fu_407_p1");
    sc_trace(mVcdFile, tmp_85_mid1_fu_411_p3, "tmp_85_mid1_fu_411_p3");
    sc_trace(mVcdFile, tmp_85_mid_fu_353_p3, "tmp_85_mid_fu_353_p3");
    sc_trace(mVcdFile, nm_t_mid_fu_361_p3, "nm_t_mid_fu_361_p3");
    sc_trace(mVcdFile, sf_mid2_fu_399_p3, "sf_mid2_fu_399_p3");
    sc_trace(mVcdFile, sf_cast1_fu_443_p1, "sf_cast1_fu_443_p1");
    sc_trace(mVcdFile, tmp_85_mid2_fu_419_p3, "tmp_85_mid2_fu_419_p3");
    sc_trace(mVcdFile, indvar_flatten_op_fu_465_p2, "indvar_flatten_op_fu_465_p2");
    sc_trace(mVcdFile, p_Val2_s_fu_494_p0, "p_Val2_s_fu_494_p0");
    sc_trace(mVcdFile, p_Val2_s_fu_494_p1, "p_Val2_s_fu_494_p1");
    sc_trace(mVcdFile, p_08_cast_cast_fu_486_p1, "p_08_cast_cast_fu_486_p1");
    sc_trace(mVcdFile, p_Val2_s_fu_494_p2, "p_Val2_s_fu_494_p2");
    sc_trace(mVcdFile, tmp_914_fu_526_p1, "tmp_914_fu_526_p1");
    sc_trace(mVcdFile, tmp_912_fu_500_p3, "tmp_912_fu_500_p3");
    sc_trace(mVcdFile, tmp_71_fu_536_p4, "tmp_71_fu_536_p4");
    sc_trace(mVcdFile, tmp_70_fu_530_p2, "tmp_70_fu_530_p2");
    sc_trace(mVcdFile, tmp_72_fu_546_p3, "tmp_72_fu_546_p3");
    sc_trace(mVcdFile, p_Val2_1_fu_564_p0, "p_Val2_1_fu_564_p0");
    sc_trace(mVcdFile, p_Val2_1_fu_564_p1, "p_Val2_1_fu_564_p1");
    sc_trace(mVcdFile, p_Val2_1_fu_564_p2, "p_Val2_1_fu_564_p2");
    sc_trace(mVcdFile, tmp_917_fu_596_p1, "tmp_917_fu_596_p1");
    sc_trace(mVcdFile, tmp_915_fu_570_p3, "tmp_915_fu_570_p3");
    sc_trace(mVcdFile, tmp_75_fu_606_p4, "tmp_75_fu_606_p4");
    sc_trace(mVcdFile, tmp_74_fu_600_p2, "tmp_74_fu_600_p2");
    sc_trace(mVcdFile, tmp_76_fu_616_p3, "tmp_76_fu_616_p3");
    sc_trace(mVcdFile, p_Val2_2_fu_634_p0, "p_Val2_2_fu_634_p0");
    sc_trace(mVcdFile, p_Val2_2_fu_634_p1, "p_Val2_2_fu_634_p1");
    sc_trace(mVcdFile, p_Val2_2_fu_634_p2, "p_Val2_2_fu_634_p2");
    sc_trace(mVcdFile, tmp_920_fu_666_p1, "tmp_920_fu_666_p1");
    sc_trace(mVcdFile, tmp_918_fu_640_p3, "tmp_918_fu_640_p3");
    sc_trace(mVcdFile, tmp_79_fu_676_p4, "tmp_79_fu_676_p4");
    sc_trace(mVcdFile, tmp_78_fu_670_p2, "tmp_78_fu_670_p2");
    sc_trace(mVcdFile, tmp_80_fu_686_p3, "tmp_80_fu_686_p3");
    sc_trace(mVcdFile, p_Val2_3_fu_704_p0, "p_Val2_3_fu_704_p0");
    sc_trace(mVcdFile, p_Val2_3_fu_704_p1, "p_Val2_3_fu_704_p1");
    sc_trace(mVcdFile, p_Val2_3_fu_704_p2, "p_Val2_3_fu_704_p2");
    sc_trace(mVcdFile, tmp_923_fu_736_p1, "tmp_923_fu_736_p1");
    sc_trace(mVcdFile, tmp_921_fu_710_p3, "tmp_921_fu_710_p3");
    sc_trace(mVcdFile, tmp_83_fu_746_p4, "tmp_83_fu_746_p4");
    sc_trace(mVcdFile, tmp_82_fu_740_p2, "tmp_82_fu_740_p2");
    sc_trace(mVcdFile, tmp_84_fu_756_p3, "tmp_84_fu_756_p3");
    sc_trace(mVcdFile, qb_assign_1_fu_785_p2, "qb_assign_1_fu_785_p2");
    sc_trace(mVcdFile, tmp_87_fu_789_p1, "tmp_87_fu_789_p1");
    sc_trace(mVcdFile, tmp_52_fu_782_p1, "tmp_52_fu_782_p1");
    sc_trace(mVcdFile, tmp1_fu_793_p2, "tmp1_fu_793_p2");
    sc_trace(mVcdFile, qb_assign_1_1_fu_808_p2, "qb_assign_1_1_fu_808_p2");
    sc_trace(mVcdFile, tmp_256_1_fu_812_p1, "tmp_256_1_fu_812_p1");
    sc_trace(mVcdFile, tmp_55_fu_805_p1, "tmp_55_fu_805_p1");
    sc_trace(mVcdFile, tmp2_fu_816_p2, "tmp2_fu_816_p2");
    sc_trace(mVcdFile, qb_assign_1_2_fu_831_p2, "qb_assign_1_2_fu_831_p2");
    sc_trace(mVcdFile, tmp_256_2_fu_835_p1, "tmp_256_2_fu_835_p1");
    sc_trace(mVcdFile, tmp_58_fu_828_p1, "tmp_58_fu_828_p1");
    sc_trace(mVcdFile, tmp3_fu_839_p2, "tmp3_fu_839_p2");
    sc_trace(mVcdFile, qb_assign_1_3_fu_854_p2, "qb_assign_1_3_fu_854_p2");
    sc_trace(mVcdFile, tmp_256_3_fu_858_p1, "tmp_256_3_fu_858_p1");
    sc_trace(mVcdFile, tmp_61_fu_851_p1, "tmp_61_fu_851_p1");
    sc_trace(mVcdFile, tmp4_fu_862_p2, "tmp4_fu_862_p2");
    sc_trace(mVcdFile, tmp_62_fu_894_p66, "tmp_62_fu_894_p66");
    sc_trace(mVcdFile, tmp_63_fu_1033_p66, "tmp_63_fu_1033_p66");
    sc_trace(mVcdFile, tmp_64_fu_1172_p66, "tmp_64_fu_1172_p66");
    sc_trace(mVcdFile, tmp_65_fu_1311_p66, "tmp_65_fu_1311_p66");
    sc_trace(mVcdFile, ap_CS_fsm_state7, "ap_CS_fsm_state7");
    sc_trace(mVcdFile, ap_NS_fsm, "ap_NS_fsm");
    sc_trace(mVcdFile, ap_idle_pp0, "ap_idle_pp0");
    sc_trace(mVcdFile, ap_enable_pp0, "ap_enable_pp0");
#endif

    }
}

Conv1DMac_new421::~Conv1DMac_new421() {
    if (mVcdFile) 
        sc_close_vcd_trace_file(mVcdFile);

    delete weights18_m_weights_3_U;
    delete weights18_m_weights_2_U;
    delete weights18_m_weights_1_U;
    delete weights18_m_weights_s_U;
    delete computeS3_mux_646yd2_x_x_x_x_x_x_x_U168;
    delete computeS3_mux_646yd2_x_x_x_x_x_x_x_U169;
    delete computeS3_mux_646yd2_x_x_x_x_x_x_x_U170;
    delete computeS3_mux_646yd2_x_x_x_x_x_x_x_U171;
}

void Conv1DMac_new421::thread_ap_var_for_const0() {
    ap_var_for_const0 = ap_const_lv8_0;
}

void Conv1DMac_new421::thread_ap_var_for_const1() {
    ap_var_for_const1 = ap_const_lv8_A;
}

void Conv1DMac_new421::thread_ap_var_for_const2() {
    ap_var_for_const2 = ap_const_lv8_5;
}

void Conv1DMac_new421::thread_ap_var_for_const3() {
    ap_var_for_const3 = ap_const_lv8_1;
}

void Conv1DMac_new421::thread_ap_var_for_const4() {
    ap_var_for_const4 = ap_const_lv8_7;
}

void Conv1DMac_new421::thread_ap_var_for_const5() {
    ap_var_for_const5 = ap_const_lv8_D;
}

void Conv1DMac_new421::thread_ap_var_for_const6() {
    ap_var_for_const6 = ap_const_lv8_FF;
}

void Conv1DMac_new421::thread_ap_var_for_const7() {
    ap_var_for_const7 = ap_const_lv8_FB;
}

void Conv1DMac_new421::thread_ap_var_for_const8() {
    ap_var_for_const8 = ap_const_lv8_8;
}

void Conv1DMac_new421::thread_ap_var_for_const9() {
    ap_var_for_const9 = ap_const_lv8_FC;
}

void Conv1DMac_new421::thread_ap_var_for_const10() {
    ap_var_for_const10 = ap_const_lv8_F5;
}

void Conv1DMac_new421::thread_ap_var_for_const11() {
    ap_var_for_const11 = ap_const_lv8_10;
}

void Conv1DMac_new421::thread_ap_var_for_const12() {
    ap_var_for_const12 = ap_const_lv8_2;
}

void Conv1DMac_new421::thread_ap_var_for_const13() {
    ap_var_for_const13 = ap_const_lv8_FD;
}

void Conv1DMac_new421::thread_ap_var_for_const14() {
    ap_var_for_const14 = ap_const_lv8_4;
}

void Conv1DMac_new421::thread_ap_var_for_const15() {
    ap_var_for_const15 = ap_const_lv8_FE;
}

void Conv1DMac_new421::thread_ap_var_for_const16() {
    ap_var_for_const16 = ap_const_lv8_3;
}

void Conv1DMac_new421::thread_ap_var_for_const17() {
    ap_var_for_const17 = ap_const_lv8_C;
}

void Conv1DMac_new421::thread_ap_var_for_const18() {
    ap_var_for_const18 = ap_const_lv8_9;
}

void Conv1DMac_new421::thread_ap_var_for_const19() {
    ap_var_for_const19 = ap_const_lv8_FA;
}

void Conv1DMac_new421::thread_ap_var_for_const20() {
    ap_var_for_const20 = ap_const_lv8_B;
}

void Conv1DMac_new421::thread_ap_var_for_const21() {
    ap_var_for_const21 = ap_const_lv8_F;
}

void Conv1DMac_new421::thread_ap_var_for_const22() {
    ap_var_for_const22 = ap_const_lv8_12;
}

void Conv1DMac_new421::thread_ap_var_for_const23() {
    ap_var_for_const23 = ap_const_lv8_F9;
}

void Conv1DMac_new421::thread_ap_clk_no_reset_() {
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_CS_fsm = ap_ST_fsm_state1;
    } else {
        ap_CS_fsm = ap_NS_fsm.read();
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_done_reg = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_const_logic_1, ap_continue.read())) {
            ap_done_reg = ap_const_logic_0;
        } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state7.read())) {
            ap_done_reg = ap_const_logic_1;
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp0_iter0 = ap_const_logic_0;
    } else {
        if ((esl_seteq<1,1,1>(ap_const_boolean_0, ap_block_pp0_stage0_subdone.read()) && 
             esl_seteq<1,1,1>(ap_const_logic_1, ap_condition_pp0_exit_iter0_state2.read()) && 
             esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()))) {
            ap_enable_reg_pp0_iter0 = ap_const_logic_0;
        } else if ((!(esl_seteq<1,1,1>(real_start.read(), ap_const_logic_0) || esl_seteq<1,1,1>(ap_done_reg.read(), ap_const_logic_1)) && 
                    esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()))) {
            ap_enable_reg_pp0_iter0 = ap_const_logic_1;
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp0_iter1 = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_const_boolean_0, ap_block_pp0_stage0_subdone.read())) {
            if (esl_seteq<1,1,1>(ap_const_logic_1, ap_condition_pp0_exit_iter0_state2.read())) {
                ap_enable_reg_pp0_iter1 = (ap_condition_pp0_exit_iter0_state2.read() ^ ap_const_logic_1);
            } else if (esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1)) {
                ap_enable_reg_pp0_iter1 = ap_enable_reg_pp0_iter0.read();
            }
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp0_iter2 = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_const_boolean_0, ap_block_pp0_stage0_subdone.read())) {
            ap_enable_reg_pp0_iter2 = ap_enable_reg_pp0_iter1.read();
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp0_iter3 = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_const_boolean_0, ap_block_pp0_stage0_subdone.read())) {
            ap_enable_reg_pp0_iter3 = ap_enable_reg_pp0_iter2.read();
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp0_iter4 = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_const_boolean_0, ap_block_pp0_stage0_subdone.read())) {
            ap_enable_reg_pp0_iter4 = ap_enable_reg_pp0_iter3.read();
        } else if ((!(esl_seteq<1,1,1>(real_start.read(), ap_const_logic_0) || esl_seteq<1,1,1>(ap_done_reg.read(), ap_const_logic_1)) && 
                    esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()))) {
            ap_enable_reg_pp0_iter4 = ap_const_logic_0;
        }
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_enable_reg_pp0_iter0.read(), ap_const_logic_1) && 
         esl_seteq<1,1,1>(ap_const_lv1_0, exitcond_flatten5_fu_327_p2.read()))) {
        indvar_flatten5_reg_251 = indvar_flatten_next5_fu_333_p2.read();
    } else if ((!(esl_seteq<1,1,1>(real_start.read(), ap_const_logic_0) || esl_seteq<1,1,1>(ap_done_reg.read(), ap_const_logic_1)) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()))) {
        indvar_flatten5_reg_251 = ap_const_lv21_0;
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_enable_reg_pp0_iter0.read(), ap_const_logic_1) && 
         esl_seteq<1,1,1>(ap_const_lv1_0, exitcond_flatten5_fu_327_p2.read()))) {
        indvar_flatten_reg_262 = indvar_flatten_next_fu_471_p3.read();
    } else if ((!(esl_seteq<1,1,1>(real_start.read(), ap_const_logic_0) || esl_seteq<1,1,1>(ap_done_reg.read(), ap_const_logic_1)) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()))) {
        indvar_flatten_reg_262 = ap_const_lv16_0;
    }
    if ((esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter3.read()) && 
         esl_seteq<1,1,1>(ap_const_lv1_0, tmp_88_reg_1514_pp0_iter2_reg.read()))) {
        macRegisters_0_V_1_fu_170 = macRegisters_0_V_fu_799_p2.read();
    } else if (((!(esl_seteq<1,1,1>(real_start.read(), ap_const_logic_0) || esl_seteq<1,1,1>(ap_done_reg.read(), ap_const_logic_1)) && 
                 esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read())) || 
                (esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
                 esl_seteq<1,1,1>(ap_const_lv1_1, tmp_88_reg_1514_pp0_iter2_reg.read()) && 
                 esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter3.read())))) {
        macRegisters_0_V_1_fu_170 = ap_const_lv8_0;
    }
    if ((esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter3.read()) && 
         esl_seteq<1,1,1>(ap_const_lv1_0, tmp_88_reg_1514_pp0_iter2_reg.read()))) {
        macRegisters_1_V_1_fu_174 = macRegisters_1_V_fu_822_p2.read();
    } else if (((!(esl_seteq<1,1,1>(real_start.read(), ap_const_logic_0) || esl_seteq<1,1,1>(ap_done_reg.read(), ap_const_logic_1)) && 
                 esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read())) || 
                (esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
                 esl_seteq<1,1,1>(ap_const_lv1_1, tmp_88_reg_1514_pp0_iter2_reg.read()) && 
                 esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter3.read())))) {
        macRegisters_1_V_1_fu_174 = ap_const_lv8_0;
    }
    if ((esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter3.read()) && 
         esl_seteq<1,1,1>(ap_const_lv1_0, tmp_88_reg_1514_pp0_iter2_reg.read()))) {
        macRegisters_2_V_1_fu_178 = macRegisters_2_V_fu_845_p2.read();
    } else if (((!(esl_seteq<1,1,1>(real_start.read(), ap_const_logic_0) || esl_seteq<1,1,1>(ap_done_reg.read(), ap_const_logic_1)) && 
                 esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read())) || 
                (esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
                 esl_seteq<1,1,1>(ap_const_lv1_1, tmp_88_reg_1514_pp0_iter2_reg.read()) && 
                 esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter3.read())))) {
        macRegisters_2_V_1_fu_178 = ap_const_lv8_0;
    }
    if ((esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter3.read()) && 
         esl_seteq<1,1,1>(ap_const_lv1_0, tmp_88_reg_1514_pp0_iter2_reg.read()))) {
        macRegisters_3_V_1_fu_182 = macRegisters_3_V_fu_868_p2.read();
    } else if (((!(esl_seteq<1,1,1>(real_start.read(), ap_const_logic_0) || esl_seteq<1,1,1>(ap_done_reg.read(), ap_const_logic_1)) && 
                 esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read())) || 
                (esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
                 esl_seteq<1,1,1>(ap_const_lv1_1, tmp_88_reg_1514_pp0_iter2_reg.read()) && 
                 esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter3.read())))) {
        macRegisters_3_V_1_fu_182 = ap_const_lv8_0;
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_enable_reg_pp0_iter0.read(), ap_const_logic_1) && 
         esl_seteq<1,1,1>(ap_const_lv1_0, exitcond_flatten5_fu_327_p2.read()))) {
        nm_reg_273 = nm_mid2_fu_435_p3.read();
    } else if ((!(esl_seteq<1,1,1>(real_start.read(), ap_const_logic_0) || esl_seteq<1,1,1>(ap_done_reg.read(), ap_const_logic_1)) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()))) {
        nm_reg_273 = ap_const_lv7_0;
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_enable_reg_pp0_iter0.read(), ap_const_logic_1) && 
         esl_seteq<1,1,1>(ap_const_lv1_0, exitcond_flatten5_fu_327_p2.read()))) {
        sf_reg_284 = sf_1_fu_459_p2.read();
    } else if ((!(esl_seteq<1,1,1>(real_start.read(), ap_const_logic_0) || esl_seteq<1,1,1>(ap_done_reg.read(), ap_const_logic_1)) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()))) {
        sf_reg_284 = ap_const_lv9_0;
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        start_once_reg = ap_const_logic_0;
    } else {
        if ((esl_seteq<1,1,1>(ap_const_logic_1, real_start.read()) && 
             esl_seteq<1,1,1>(ap_const_logic_0, internal_ap_ready.read()))) {
            start_once_reg = ap_const_logic_1;
        } else if (esl_seteq<1,1,1>(ap_const_logic_1, internal_ap_ready.read())) {
            start_once_reg = ap_const_logic_0;
        }
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0))) {
        exitcond_flatten5_reg_1487 = exitcond_flatten5_fu_327_p2.read();
        exitcond_flatten5_reg_1487_pp0_iter1_reg = exitcond_flatten5_reg_1487.read();
        nm_t_mid2_reg_1496_pp0_iter1_reg = nm_t_mid2_reg_1496.read();
        tmp_88_reg_1514_pp0_iter1_reg = tmp_88_reg_1514.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond_flatten5_fu_327_p2.read()))) {
        nm_t_mid2_reg_1496 = nm_t_mid2_fu_427_p3.read();
        tmp_68_reg_1509 = tmp_68_fu_447_p2.read();
        tmp_88_reg_1514 = tmp_88_fu_453_p2.read();
    }
    if (esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0)) {
        nm_t_mid2_reg_1496_pp0_iter2_reg = nm_t_mid2_reg_1496_pp0_iter1_reg.read();
        tmp_88_reg_1514_pp0_iter2_reg = tmp_88_reg_1514_pp0_iter1_reg.read();
        tmp_88_reg_1514_pp0_iter3_reg = tmp_88_reg_1514_pp0_iter2_reg.read();
    }
    if ((esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_lv1_1, tmp_88_reg_1514_pp0_iter2_reg.read()))) {
        p_Val2_21_1_reg_1613 = p_Val2_21_1_fu_1166_p2.read();
        p_Val2_21_2_reg_1618 = p_Val2_21_2_fu_1305_p2.read();
        p_Val2_21_3_reg_1623 = p_Val2_21_3_fu_1444_p2.read();
        p_Val2_5_reg_1608 = p_Val2_5_fu_1027_p2.read();
    }
    if ((esl_seteq<1,1,1>(exitcond_flatten5_reg_1487_pp0_iter1_reg.read(), ap_const_lv1_0) && esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0))) {
        tmp_255_1_reg_1573 = tmp_255_1_fu_624_p2.read();
        tmp_255_2_reg_1588 = tmp_255_2_fu_694_p2.read();
        tmp_255_3_reg_1603 = tmp_255_3_fu_764_p2.read();
        tmp_51_reg_1548 = p_Val2_s_fu_494_p2.read().range(13, 7);
        tmp_54_reg_1563 = p_Val2_1_fu_564_p2.read().range(13, 7);
        tmp_57_reg_1578 = p_Val2_2_fu_634_p2.read().range(13, 7);
        tmp_60_reg_1593 = p_Val2_3_fu_704_p2.read().range(13, 7);
        tmp_86_reg_1558 = tmp_86_fu_554_p2.read();
        tmp_913_reg_1553 = p_Val2_s_fu_494_p2.read().range(6, 6);
        tmp_916_reg_1568 = p_Val2_1_fu_564_p2.read().range(6, 6);
        tmp_919_reg_1583 = p_Val2_2_fu_634_p2.read().range(6, 6);
        tmp_922_reg_1598 = p_Val2_3_fu_704_p2.read().range(6, 6);
    }
}

void Conv1DMac_new421::thread_ap_CS_fsm_pp0_stage0() {
    ap_CS_fsm_pp0_stage0 = ap_CS_fsm.read()[1];
}

void Conv1DMac_new421::thread_ap_CS_fsm_state1() {
    ap_CS_fsm_state1 = ap_CS_fsm.read()[0];
}

void Conv1DMac_new421::thread_ap_CS_fsm_state7() {
    ap_CS_fsm_state7 = ap_CS_fsm.read()[2];
}

void Conv1DMac_new421::thread_ap_block_pp0_stage0() {
    ap_block_pp0_stage0 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void Conv1DMac_new421::thread_ap_block_pp0_stage0_01001() {
    ap_block_pp0_stage0_01001 = ((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter2.read()) && 
  esl_seteq<1,1,1>(exitcond_flatten5_reg_1487_pp0_iter1_reg.read(), ap_const_lv1_0) && 
  esl_seteq<1,1,1>(ap_const_logic_0, in_V_V_empty_n.read())) || (esl_seteq<1,1,1>(ap_enable_reg_pp0_iter4.read(), ap_const_logic_1) && 
  esl_seteq<1,1,1>(tmp_88_reg_1514_pp0_iter3_reg.read(), ap_const_lv1_1) && 
  esl_seteq<1,1,1>(ap_const_logic_0, out_V_V_full_n.read())));
}

void Conv1DMac_new421::thread_ap_block_pp0_stage0_11001() {
    ap_block_pp0_stage0_11001 = ((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter2.read()) && 
  esl_seteq<1,1,1>(exitcond_flatten5_reg_1487_pp0_iter1_reg.read(), ap_const_lv1_0) && 
  esl_seteq<1,1,1>(ap_const_logic_0, in_V_V_empty_n.read())) || (esl_seteq<1,1,1>(ap_enable_reg_pp0_iter4.read(), ap_const_logic_1) && 
  esl_seteq<1,1,1>(tmp_88_reg_1514_pp0_iter3_reg.read(), ap_const_lv1_1) && 
  esl_seteq<1,1,1>(ap_const_logic_0, out_V_V_full_n.read())));
}

void Conv1DMac_new421::thread_ap_block_pp0_stage0_subdone() {
    ap_block_pp0_stage0_subdone = ((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter2.read()) && 
  esl_seteq<1,1,1>(exitcond_flatten5_reg_1487_pp0_iter1_reg.read(), ap_const_lv1_0) && 
  esl_seteq<1,1,1>(ap_const_logic_0, in_V_V_empty_n.read())) || (esl_seteq<1,1,1>(ap_enable_reg_pp0_iter4.read(), ap_const_logic_1) && 
  esl_seteq<1,1,1>(tmp_88_reg_1514_pp0_iter3_reg.read(), ap_const_lv1_1) && 
  esl_seteq<1,1,1>(ap_const_logic_0, out_V_V_full_n.read())));
}

void Conv1DMac_new421::thread_ap_block_state1() {
    ap_block_state1 = (esl_seteq<1,1,1>(real_start.read(), ap_const_logic_0) || esl_seteq<1,1,1>(ap_done_reg.read(), ap_const_logic_1));
}

void Conv1DMac_new421::thread_ap_block_state2_pp0_stage0_iter0() {
    ap_block_state2_pp0_stage0_iter0 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void Conv1DMac_new421::thread_ap_block_state3_pp0_stage0_iter1() {
    ap_block_state3_pp0_stage0_iter1 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void Conv1DMac_new421::thread_ap_block_state4_pp0_stage0_iter2() {
    ap_block_state4_pp0_stage0_iter2 = (esl_seteq<1,1,1>(exitcond_flatten5_reg_1487_pp0_iter1_reg.read(), ap_const_lv1_0) && esl_seteq<1,1,1>(ap_const_logic_0, in_V_V_empty_n.read()));
}

void Conv1DMac_new421::thread_ap_block_state5_pp0_stage0_iter3() {
    ap_block_state5_pp0_stage0_iter3 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void Conv1DMac_new421::thread_ap_block_state6_pp0_stage0_iter4() {
    ap_block_state6_pp0_stage0_iter4 = (esl_seteq<1,1,1>(tmp_88_reg_1514_pp0_iter3_reg.read(), ap_const_lv1_1) && esl_seteq<1,1,1>(ap_const_logic_0, out_V_V_full_n.read()));
}

void Conv1DMac_new421::thread_ap_condition_pp0_exit_iter0_state2() {
    if (esl_seteq<1,1,1>(exitcond_flatten5_fu_327_p2.read(), ap_const_lv1_1)) {
        ap_condition_pp0_exit_iter0_state2 = ap_const_logic_1;
    } else {
        ap_condition_pp0_exit_iter0_state2 = ap_const_logic_0;
    }
}

void Conv1DMac_new421::thread_ap_done() {
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state7.read())) {
        ap_done = ap_const_logic_1;
    } else {
        ap_done = ap_done_reg.read();
    }
}

void Conv1DMac_new421::thread_ap_enable_pp0() {
    ap_enable_pp0 = (ap_idle_pp0.read() ^ ap_const_logic_1);
}

void Conv1DMac_new421::thread_ap_idle() {
    if ((esl_seteq<1,1,1>(real_start.read(), ap_const_logic_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()))) {
        ap_idle = ap_const_logic_1;
    } else {
        ap_idle = ap_const_logic_0;
    }
}

void Conv1DMac_new421::thread_ap_idle_pp0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp0_iter0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp0_iter2.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp0_iter3.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp0_iter4.read()))) {
        ap_idle_pp0 = ap_const_logic_1;
    } else {
        ap_idle_pp0 = ap_const_logic_0;
    }
}

void Conv1DMac_new421::thread_ap_ready() {
    ap_ready = internal_ap_ready.read();
}

void Conv1DMac_new421::thread_exitcond_flatten5_fu_327_p2() {
    exitcond_flatten5_fu_327_p2 = (!indvar_flatten5_reg_251.read().is_01() || !ap_const_lv21_100000.is_01())? sc_lv<1>(): sc_lv<1>(indvar_flatten5_reg_251.read() == ap_const_lv21_100000);
}

void Conv1DMac_new421::thread_exitcond_flatten_fu_339_p2() {
    exitcond_flatten_fu_339_p2 = (!indvar_flatten_reg_262.read().is_01() || !ap_const_lv16_4000.is_01())? sc_lv<1>(): sc_lv<1>(indvar_flatten_reg_262.read() == ap_const_lv16_4000);
}

void Conv1DMac_new421::thread_in_V_V_blk_n() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter2.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(exitcond_flatten5_reg_1487_pp0_iter1_reg.read(), ap_const_lv1_0))) {
        in_V_V_blk_n = in_V_V_empty_n.read();
    } else {
        in_V_V_blk_n = ap_const_logic_1;
    }
}

void Conv1DMac_new421::thread_in_V_V_read() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter2.read()) && 
         esl_seteq<1,1,1>(exitcond_flatten5_reg_1487_pp0_iter1_reg.read(), ap_const_lv1_0) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0))) {
        in_V_V_read = ap_const_logic_1;
    } else {
        in_V_V_read = ap_const_logic_0;
    }
}

void Conv1DMac_new421::thread_indvar_flatten_next5_fu_333_p2() {
    indvar_flatten_next5_fu_333_p2 = (!ap_const_lv21_1.is_01() || !indvar_flatten5_reg_251.read().is_01())? sc_lv<21>(): (sc_biguint<21>(ap_const_lv21_1) + sc_biguint<21>(indvar_flatten5_reg_251.read()));
}

void Conv1DMac_new421::thread_indvar_flatten_next_fu_471_p3() {
    indvar_flatten_next_fu_471_p3 = (!exitcond_flatten_fu_339_p2.read()[0].is_01())? sc_lv<16>(): ((exitcond_flatten_fu_339_p2.read()[0].to_bool())? ap_const_lv16_1: indvar_flatten_op_fu_465_p2.read());
}

void Conv1DMac_new421::thread_indvar_flatten_op_fu_465_p2() {
    indvar_flatten_op_fu_465_p2 = (!indvar_flatten_reg_262.read().is_01() || !ap_const_lv16_1.is_01())? sc_lv<16>(): (sc_biguint<16>(indvar_flatten_reg_262.read()) + sc_biguint<16>(ap_const_lv16_1));
}

void Conv1DMac_new421::thread_internal_ap_ready() {
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state7.read())) {
        internal_ap_ready = ap_const_logic_1;
    } else {
        internal_ap_ready = ap_const_logic_0;
    }
}

void Conv1DMac_new421::thread_macRegisters_0_V_fu_799_p2() {
    macRegisters_0_V_fu_799_p2 = (!tmp_52_fu_782_p1.read().is_01() || !tmp1_fu_793_p2.read().is_01())? sc_lv<8>(): (sc_bigint<8>(tmp_52_fu_782_p1.read()) + sc_biguint<8>(tmp1_fu_793_p2.read()));
}

void Conv1DMac_new421::thread_macRegisters_1_V_fu_822_p2() {
    macRegisters_1_V_fu_822_p2 = (!tmp_55_fu_805_p1.read().is_01() || !tmp2_fu_816_p2.read().is_01())? sc_lv<8>(): (sc_bigint<8>(tmp_55_fu_805_p1.read()) + sc_biguint<8>(tmp2_fu_816_p2.read()));
}

void Conv1DMac_new421::thread_macRegisters_2_V_fu_845_p2() {
    macRegisters_2_V_fu_845_p2 = (!tmp_58_fu_828_p1.read().is_01() || !tmp3_fu_839_p2.read().is_01())? sc_lv<8>(): (sc_bigint<8>(tmp_58_fu_828_p1.read()) + sc_biguint<8>(tmp3_fu_839_p2.read()));
}

void Conv1DMac_new421::thread_macRegisters_3_V_fu_868_p2() {
    macRegisters_3_V_fu_868_p2 = (!tmp_61_fu_851_p1.read().is_01() || !tmp4_fu_862_p2.read().is_01())? sc_lv<8>(): (sc_bigint<8>(tmp_61_fu_851_p1.read()) + sc_biguint<8>(tmp4_fu_862_p2.read()));
}

void Conv1DMac_new421::thread_nm_1_fu_387_p2() {
    nm_1_fu_387_p2 = (!ap_const_lv7_1.is_01() || !nm_mid_fu_345_p3.read().is_01())? sc_lv<7>(): (sc_biguint<7>(ap_const_lv7_1) + sc_biguint<7>(nm_mid_fu_345_p3.read()));
}

void Conv1DMac_new421::thread_nm_mid2_fu_435_p3() {
    nm_mid2_fu_435_p3 = (!tmp_86_mid_fu_381_p2.read()[0].is_01())? sc_lv<7>(): ((tmp_86_mid_fu_381_p2.read()[0].to_bool())? nm_1_fu_387_p2.read(): nm_mid_fu_345_p3.read());
}

void Conv1DMac_new421::thread_nm_mid_fu_345_p3() {
    nm_mid_fu_345_p3 = (!exitcond_flatten_fu_339_p2.read()[0].is_01())? sc_lv<7>(): ((exitcond_flatten_fu_339_p2.read()[0].to_bool())? ap_const_lv7_0: nm_reg_273.read());
}

void Conv1DMac_new421::thread_nm_t_mid2_fu_427_p3() {
    nm_t_mid2_fu_427_p3 = (!tmp_86_mid_fu_381_p2.read()[0].is_01())? sc_lv<6>(): ((tmp_86_mid_fu_381_p2.read()[0].to_bool())? tmp_911_fu_407_p1.read(): nm_t_mid_fu_361_p3.read());
}

void Conv1DMac_new421::thread_nm_t_mid_fu_361_p3() {
    nm_t_mid_fu_361_p3 = (!exitcond_flatten_fu_339_p2.read()[0].is_01())? sc_lv<6>(): ((exitcond_flatten_fu_339_p2.read()[0].to_bool())? ap_const_lv6_0: tmp_fu_315_p1.read());
}

void Conv1DMac_new421::thread_not_exitcond_flatten_fu_369_p2() {
    not_exitcond_flatten_fu_369_p2 = (exitcond_flatten_fu_339_p2.read() ^ ap_const_lv1_1);
}

void Conv1DMac_new421::thread_out_V_V_blk_n() {
    if ((esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_enable_reg_pp0_iter4.read(), ap_const_logic_1) && 
         esl_seteq<1,1,1>(tmp_88_reg_1514_pp0_iter3_reg.read(), ap_const_lv1_1))) {
        out_V_V_blk_n = out_V_V_full_n.read();
    } else {
        out_V_V_blk_n = ap_const_logic_1;
    }
}

void Conv1DMac_new421::thread_out_V_V_din() {
    out_V_V_din = esl_concat<24,8>(esl_concat<16,8>(esl_concat<8,8>(p_Val2_21_3_reg_1623.read(), p_Val2_21_2_reg_1618.read()), p_Val2_21_1_reg_1613.read()), p_Val2_5_reg_1608.read());
}

void Conv1DMac_new421::thread_out_V_V_write() {
    if ((esl_seteq<1,1,1>(ap_enable_reg_pp0_iter4.read(), ap_const_logic_1) && 
         esl_seteq<1,1,1>(tmp_88_reg_1514_pp0_iter3_reg.read(), ap_const_lv1_1) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0))) {
        out_V_V_write = ap_const_logic_1;
    } else {
        out_V_V_write = ap_const_logic_0;
    }
}

void Conv1DMac_new421::thread_p_08_cast_cast_fu_486_p1() {
    p_08_cast_cast_fu_486_p1 = esl_sext<14,8>(in_V_V_dout.read());
}

void Conv1DMac_new421::thread_p_Val2_1_fu_564_p0() {
    p_Val2_1_fu_564_p0 = weights18_m_weights_2_q0.read();
}

void Conv1DMac_new421::thread_p_Val2_1_fu_564_p1() {
    p_Val2_1_fu_564_p1 =  (sc_lv<8>) (p_08_cast_cast_fu_486_p1.read());
}

void Conv1DMac_new421::thread_p_Val2_1_fu_564_p2() {
    p_Val2_1_fu_564_p2 = (!p_Val2_1_fu_564_p0.read().is_01() || !p_Val2_1_fu_564_p1.read().is_01())? sc_lv<14>(): sc_bigint<6>(p_Val2_1_fu_564_p0.read()) * sc_bigint<8>(p_Val2_1_fu_564_p1.read());
}

void Conv1DMac_new421::thread_p_Val2_21_1_fu_1166_p2() {
    p_Val2_21_1_fu_1166_p2 = (!macRegisters_1_V_fu_822_p2.read().is_01() || !tmp_63_fu_1033_p66.read().is_01())? sc_lv<8>(): (sc_biguint<8>(macRegisters_1_V_fu_822_p2.read()) + sc_biguint<8>(tmp_63_fu_1033_p66.read()));
}

void Conv1DMac_new421::thread_p_Val2_21_2_fu_1305_p2() {
    p_Val2_21_2_fu_1305_p2 = (!macRegisters_2_V_fu_845_p2.read().is_01() || !tmp_64_fu_1172_p66.read().is_01())? sc_lv<8>(): (sc_biguint<8>(macRegisters_2_V_fu_845_p2.read()) + sc_biguint<8>(tmp_64_fu_1172_p66.read()));
}

void Conv1DMac_new421::thread_p_Val2_21_3_fu_1444_p2() {
    p_Val2_21_3_fu_1444_p2 = (!macRegisters_3_V_fu_868_p2.read().is_01() || !tmp_65_fu_1311_p66.read().is_01())? sc_lv<8>(): (sc_biguint<8>(macRegisters_3_V_fu_868_p2.read()) + sc_biguint<8>(tmp_65_fu_1311_p66.read()));
}

void Conv1DMac_new421::thread_p_Val2_2_fu_634_p0() {
    p_Val2_2_fu_634_p0 = weights18_m_weights_1_q0.read();
}

void Conv1DMac_new421::thread_p_Val2_2_fu_634_p1() {
    p_Val2_2_fu_634_p1 =  (sc_lv<8>) (p_08_cast_cast_fu_486_p1.read());
}

void Conv1DMac_new421::thread_p_Val2_2_fu_634_p2() {
    p_Val2_2_fu_634_p2 = (!p_Val2_2_fu_634_p0.read().is_01() || !p_Val2_2_fu_634_p1.read().is_01())? sc_lv<14>(): sc_bigint<6>(p_Val2_2_fu_634_p0.read()) * sc_bigint<8>(p_Val2_2_fu_634_p1.read());
}

void Conv1DMac_new421::thread_p_Val2_3_fu_704_p0() {
    p_Val2_3_fu_704_p0 = weights18_m_weights_s_q0.read();
}

void Conv1DMac_new421::thread_p_Val2_3_fu_704_p1() {
    p_Val2_3_fu_704_p1 =  (sc_lv<8>) (p_08_cast_cast_fu_486_p1.read());
}

void Conv1DMac_new421::thread_p_Val2_3_fu_704_p2() {
    p_Val2_3_fu_704_p2 = (!p_Val2_3_fu_704_p0.read().is_01() || !p_Val2_3_fu_704_p1.read().is_01())? sc_lv<14>(): sc_bigint<6>(p_Val2_3_fu_704_p0.read()) * sc_bigint<8>(p_Val2_3_fu_704_p1.read());
}

void Conv1DMac_new421::thread_p_Val2_5_fu_1027_p2() {
    p_Val2_5_fu_1027_p2 = (!macRegisters_0_V_fu_799_p2.read().is_01() || !tmp_62_fu_894_p66.read().is_01())? sc_lv<8>(): (sc_biguint<8>(macRegisters_0_V_fu_799_p2.read()) + sc_biguint<8>(tmp_62_fu_894_p66.read()));
}

void Conv1DMac_new421::thread_p_Val2_s_fu_494_p0() {
    p_Val2_s_fu_494_p0 = weights18_m_weights_3_q0.read();
}

void Conv1DMac_new421::thread_p_Val2_s_fu_494_p1() {
    p_Val2_s_fu_494_p1 =  (sc_lv<8>) (p_08_cast_cast_fu_486_p1.read());
}

void Conv1DMac_new421::thread_p_Val2_s_fu_494_p2() {
    p_Val2_s_fu_494_p2 = (!p_Val2_s_fu_494_p0.read().is_01() || !p_Val2_s_fu_494_p1.read().is_01())? sc_lv<14>(): sc_bigint<6>(p_Val2_s_fu_494_p0.read()) * sc_bigint<8>(p_Val2_s_fu_494_p1.read());
}

void Conv1DMac_new421::thread_qb_assign_1_1_fu_808_p2() {
    qb_assign_1_1_fu_808_p2 = (tmp_255_1_reg_1573.read() & tmp_916_reg_1568.read());
}

void Conv1DMac_new421::thread_qb_assign_1_2_fu_831_p2() {
    qb_assign_1_2_fu_831_p2 = (tmp_255_2_reg_1588.read() & tmp_919_reg_1583.read());
}

void Conv1DMac_new421::thread_qb_assign_1_3_fu_854_p2() {
    qb_assign_1_3_fu_854_p2 = (tmp_255_3_reg_1603.read() & tmp_922_reg_1598.read());
}

void Conv1DMac_new421::thread_qb_assign_1_fu_785_p2() {
    qb_assign_1_fu_785_p2 = (tmp_86_reg_1558.read() & tmp_913_reg_1553.read());
}

void Conv1DMac_new421::thread_real_start() {
    if ((esl_seteq<1,1,1>(ap_const_logic_0, start_full_n.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, start_once_reg.read()))) {
        real_start = ap_const_logic_0;
    } else {
        real_start = ap_start.read();
    }
}

void Conv1DMac_new421::thread_sf_1_fu_459_p2() {
    sf_1_fu_459_p2 = (!sf_mid2_fu_399_p3.read().is_01() || !ap_const_lv9_1.is_01())? sc_lv<9>(): (sc_biguint<9>(sf_mid2_fu_399_p3.read()) + sc_biguint<9>(ap_const_lv9_1));
}

void Conv1DMac_new421::thread_sf_cast1_fu_443_p1() {
    sf_cast1_fu_443_p1 = esl_zext<14,9>(sf_mid2_fu_399_p3.read());
}

void Conv1DMac_new421::thread_sf_mid2_fu_399_p3() {
    sf_mid2_fu_399_p3 = (!tmp_851_fu_393_p2.read()[0].is_01())? sc_lv<9>(): ((tmp_851_fu_393_p2.read()[0].to_bool())? ap_const_lv9_0: sf_reg_284.read());
}

void Conv1DMac_new421::thread_start_out() {
    start_out = real_start.read();
}

void Conv1DMac_new421::thread_start_write() {
    if ((esl_seteq<1,1,1>(ap_const_logic_0, start_once_reg.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, real_start.read()))) {
        start_write = ap_const_logic_1;
    } else {
        start_write = ap_const_logic_0;
    }
}

void Conv1DMac_new421::thread_tmp1_fu_793_p2() {
    tmp1_fu_793_p2 = (!tmp_87_fu_789_p1.read().is_01() || !macRegisters_0_V_1_fu_170.read().is_01())? sc_lv<8>(): (sc_biguint<8>(tmp_87_fu_789_p1.read()) + sc_biguint<8>(macRegisters_0_V_1_fu_170.read()));
}

void Conv1DMac_new421::thread_tmp2_fu_816_p2() {
    tmp2_fu_816_p2 = (!tmp_256_1_fu_812_p1.read().is_01() || !macRegisters_1_V_1_fu_174.read().is_01())? sc_lv<8>(): (sc_biguint<8>(tmp_256_1_fu_812_p1.read()) + sc_biguint<8>(macRegisters_1_V_1_fu_174.read()));
}

void Conv1DMac_new421::thread_tmp3_fu_839_p2() {
    tmp3_fu_839_p2 = (!tmp_256_2_fu_835_p1.read().is_01() || !macRegisters_2_V_1_fu_178.read().is_01())? sc_lv<8>(): (sc_biguint<8>(tmp_256_2_fu_835_p1.read()) + sc_biguint<8>(macRegisters_2_V_1_fu_178.read()));
}

void Conv1DMac_new421::thread_tmp4_fu_862_p2() {
    tmp4_fu_862_p2 = (!tmp_256_3_fu_858_p1.read().is_01() || !macRegisters_3_V_1_fu_182.read().is_01())? sc_lv<8>(): (sc_biguint<8>(tmp_256_3_fu_858_p1.read()) + sc_biguint<8>(macRegisters_3_V_1_fu_182.read()));
}

void Conv1DMac_new421::thread_tmp_255_1_fu_624_p2() {
    tmp_255_1_fu_624_p2 = (!tmp_76_fu_616_p3.read().is_01() || !ap_const_lv6_0.is_01())? sc_lv<1>(): sc_lv<1>(tmp_76_fu_616_p3.read() != ap_const_lv6_0);
}

void Conv1DMac_new421::thread_tmp_255_2_fu_694_p2() {
    tmp_255_2_fu_694_p2 = (!tmp_80_fu_686_p3.read().is_01() || !ap_const_lv6_0.is_01())? sc_lv<1>(): sc_lv<1>(tmp_80_fu_686_p3.read() != ap_const_lv6_0);
}

void Conv1DMac_new421::thread_tmp_255_3_fu_764_p2() {
    tmp_255_3_fu_764_p2 = (!tmp_84_fu_756_p3.read().is_01() || !ap_const_lv6_0.is_01())? sc_lv<1>(): sc_lv<1>(tmp_84_fu_756_p3.read() != ap_const_lv6_0);
}

void Conv1DMac_new421::thread_tmp_256_1_fu_812_p1() {
    tmp_256_1_fu_812_p1 = esl_zext<8,1>(qb_assign_1_1_fu_808_p2.read());
}

void Conv1DMac_new421::thread_tmp_256_2_fu_835_p1() {
    tmp_256_2_fu_835_p1 = esl_zext<8,1>(qb_assign_1_2_fu_831_p2.read());
}

void Conv1DMac_new421::thread_tmp_256_3_fu_858_p1() {
    tmp_256_3_fu_858_p1 = esl_zext<8,1>(qb_assign_1_3_fu_854_p2.read());
}

void Conv1DMac_new421::thread_tmp_52_fu_782_p1() {
    tmp_52_fu_782_p1 = esl_sext<8,7>(tmp_51_reg_1548.read());
}

void Conv1DMac_new421::thread_tmp_55_fu_805_p1() {
    tmp_55_fu_805_p1 = esl_sext<8,7>(tmp_54_reg_1563.read());
}

void Conv1DMac_new421::thread_tmp_58_fu_828_p1() {
    tmp_58_fu_828_p1 = esl_sext<8,7>(tmp_57_reg_1578.read());
}

void Conv1DMac_new421::thread_tmp_61_fu_851_p1() {
    tmp_61_fu_851_p1 = esl_sext<8,7>(tmp_60_reg_1593.read());
}

void Conv1DMac_new421::thread_tmp_68_fu_447_p2() {
    tmp_68_fu_447_p2 = (!sf_cast1_fu_443_p1.read().is_01() || !tmp_85_mid2_fu_419_p3.read().is_01())? sc_lv<14>(): (sc_biguint<14>(sf_cast1_fu_443_p1.read()) + sc_biguint<14>(tmp_85_mid2_fu_419_p3.read()));
}

void Conv1DMac_new421::thread_tmp_70_fu_530_p2() {
    tmp_70_fu_530_p2 = (tmp_914_fu_526_p1.read() | tmp_912_fu_500_p3.read());
}

void Conv1DMac_new421::thread_tmp_71_fu_536_p4() {
    tmp_71_fu_536_p4 = p_Val2_s_fu_494_p2.read().range(5, 1);
}

void Conv1DMac_new421::thread_tmp_72_fu_546_p3() {
    tmp_72_fu_546_p3 = esl_concat<5,1>(tmp_71_fu_536_p4.read(), tmp_70_fu_530_p2.read());
}

void Conv1DMac_new421::thread_tmp_74_fu_600_p2() {
    tmp_74_fu_600_p2 = (tmp_917_fu_596_p1.read() | tmp_915_fu_570_p3.read());
}

void Conv1DMac_new421::thread_tmp_75_fu_606_p4() {
    tmp_75_fu_606_p4 = p_Val2_1_fu_564_p2.read().range(5, 1);
}

void Conv1DMac_new421::thread_tmp_76_fu_616_p3() {
    tmp_76_fu_616_p3 = esl_concat<5,1>(tmp_75_fu_606_p4.read(), tmp_74_fu_600_p2.read());
}

void Conv1DMac_new421::thread_tmp_78_fu_670_p2() {
    tmp_78_fu_670_p2 = (tmp_920_fu_666_p1.read() | tmp_918_fu_640_p3.read());
}

void Conv1DMac_new421::thread_tmp_79_fu_676_p4() {
    tmp_79_fu_676_p4 = p_Val2_2_fu_634_p2.read().range(5, 1);
}

void Conv1DMac_new421::thread_tmp_80_fu_686_p3() {
    tmp_80_fu_686_p3 = esl_concat<5,1>(tmp_79_fu_676_p4.read(), tmp_78_fu_670_p2.read());
}

void Conv1DMac_new421::thread_tmp_82_fu_740_p2() {
    tmp_82_fu_740_p2 = (tmp_923_fu_736_p1.read() | tmp_921_fu_710_p3.read());
}

void Conv1DMac_new421::thread_tmp_83_fu_746_p4() {
    tmp_83_fu_746_p4 = p_Val2_3_fu_704_p2.read().range(5, 1);
}

void Conv1DMac_new421::thread_tmp_84_fu_756_p3() {
    tmp_84_fu_756_p3 = esl_concat<5,1>(tmp_83_fu_746_p4.read(), tmp_82_fu_740_p2.read());
}

void Conv1DMac_new421::thread_tmp_851_fu_393_p2() {
    tmp_851_fu_393_p2 = (tmp_86_mid_fu_381_p2.read() | exitcond_flatten_fu_339_p2.read());
}

void Conv1DMac_new421::thread_tmp_85_fu_479_p1() {
    tmp_85_fu_479_p1 = esl_zext<64,14>(tmp_68_reg_1509.read());
}

void Conv1DMac_new421::thread_tmp_85_mid1_fu_411_p3() {
    tmp_85_mid1_fu_411_p3 = esl_concat<6,8>(tmp_911_fu_407_p1.read(), ap_const_lv8_0);
}

void Conv1DMac_new421::thread_tmp_85_mid2_fu_419_p3() {
    tmp_85_mid2_fu_419_p3 = (!tmp_86_mid_fu_381_p2.read()[0].is_01())? sc_lv<14>(): ((tmp_86_mid_fu_381_p2.read()[0].to_bool())? tmp_85_mid1_fu_411_p3.read(): tmp_85_mid_fu_353_p3.read());
}

void Conv1DMac_new421::thread_tmp_85_mid_fu_353_p3() {
    tmp_85_mid_fu_353_p3 = (!exitcond_flatten_fu_339_p2.read()[0].is_01())? sc_lv<14>(): ((exitcond_flatten_fu_339_p2.read()[0].to_bool())? ap_const_lv14_0: tmp_s_fu_319_p3.read());
}

void Conv1DMac_new421::thread_tmp_86_fu_554_p2() {
    tmp_86_fu_554_p2 = (!tmp_72_fu_546_p3.read().is_01() || !ap_const_lv6_0.is_01())? sc_lv<1>(): sc_lv<1>(tmp_72_fu_546_p3.read() != ap_const_lv6_0);
}

void Conv1DMac_new421::thread_tmp_86_mid_fu_381_p2() {
    tmp_86_mid_fu_381_p2 = (tmp_881_fu_375_p2.read() & not_exitcond_flatten_fu_369_p2.read());
}

void Conv1DMac_new421::thread_tmp_87_fu_789_p1() {
    tmp_87_fu_789_p1 = esl_zext<8,1>(qb_assign_1_fu_785_p2.read());
}

void Conv1DMac_new421::thread_tmp_881_fu_375_p2() {
    tmp_881_fu_375_p2 = (!sf_reg_284.read().is_01() || !ap_const_lv9_100.is_01())? sc_lv<1>(): sc_lv<1>(sf_reg_284.read() == ap_const_lv9_100);
}

void Conv1DMac_new421::thread_tmp_88_fu_453_p2() {
    tmp_88_fu_453_p2 = (!sf_mid2_fu_399_p3.read().is_01() || !ap_const_lv9_FF.is_01())? sc_lv<1>(): sc_lv<1>(sf_mid2_fu_399_p3.read() == ap_const_lv9_FF);
}

void Conv1DMac_new421::thread_tmp_911_fu_407_p1() {
    tmp_911_fu_407_p1 = nm_1_fu_387_p2.read().range(6-1, 0);
}

void Conv1DMac_new421::thread_tmp_912_fu_500_p3() {
    tmp_912_fu_500_p3 = p_Val2_s_fu_494_p2.read().range(13, 13);
}

void Conv1DMac_new421::thread_tmp_914_fu_526_p1() {
    tmp_914_fu_526_p1 = p_Val2_s_fu_494_p2.read().range(1-1, 0);
}

void Conv1DMac_new421::thread_tmp_915_fu_570_p3() {
    tmp_915_fu_570_p3 = p_Val2_1_fu_564_p2.read().range(13, 13);
}

void Conv1DMac_new421::thread_tmp_917_fu_596_p1() {
    tmp_917_fu_596_p1 = p_Val2_1_fu_564_p2.read().range(1-1, 0);
}

void Conv1DMac_new421::thread_tmp_918_fu_640_p3() {
    tmp_918_fu_640_p3 = p_Val2_2_fu_634_p2.read().range(13, 13);
}

void Conv1DMac_new421::thread_tmp_920_fu_666_p1() {
    tmp_920_fu_666_p1 = p_Val2_2_fu_634_p2.read().range(1-1, 0);
}

void Conv1DMac_new421::thread_tmp_921_fu_710_p3() {
    tmp_921_fu_710_p3 = p_Val2_3_fu_704_p2.read().range(13, 13);
}

void Conv1DMac_new421::thread_tmp_923_fu_736_p1() {
    tmp_923_fu_736_p1 = p_Val2_3_fu_704_p2.read().range(1-1, 0);
}

void Conv1DMac_new421::thread_tmp_fu_315_p1() {
    tmp_fu_315_p1 = nm_reg_273.read().range(6-1, 0);
}

void Conv1DMac_new421::thread_tmp_s_fu_319_p3() {
    tmp_s_fu_319_p3 = esl_concat<6,8>(tmp_fu_315_p1.read(), ap_const_lv8_0);
}

void Conv1DMac_new421::thread_weights18_m_weights_1_address0() {
    weights18_m_weights_1_address0 =  (sc_lv<14>) (tmp_85_fu_479_p1.read());
}

void Conv1DMac_new421::thread_weights18_m_weights_1_ce0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()))) {
        weights18_m_weights_1_ce0 = ap_const_logic_1;
    } else {
        weights18_m_weights_1_ce0 = ap_const_logic_0;
    }
}

void Conv1DMac_new421::thread_weights18_m_weights_2_address0() {
    weights18_m_weights_2_address0 =  (sc_lv<14>) (tmp_85_fu_479_p1.read());
}

void Conv1DMac_new421::thread_weights18_m_weights_2_ce0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()))) {
        weights18_m_weights_2_ce0 = ap_const_logic_1;
    } else {
        weights18_m_weights_2_ce0 = ap_const_logic_0;
    }
}

void Conv1DMac_new421::thread_weights18_m_weights_3_address0() {
    weights18_m_weights_3_address0 =  (sc_lv<14>) (tmp_85_fu_479_p1.read());
}

void Conv1DMac_new421::thread_weights18_m_weights_3_ce0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()))) {
        weights18_m_weights_3_ce0 = ap_const_logic_1;
    } else {
        weights18_m_weights_3_ce0 = ap_const_logic_0;
    }
}

void Conv1DMac_new421::thread_weights18_m_weights_s_address0() {
    weights18_m_weights_s_address0 =  (sc_lv<14>) (tmp_85_fu_479_p1.read());
}

void Conv1DMac_new421::thread_weights18_m_weights_s_ce0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()))) {
        weights18_m_weights_s_ce0 = ap_const_logic_1;
    } else {
        weights18_m_weights_s_ce0 = ap_const_logic_0;
    }
}

void Conv1DMac_new421::thread_ap_NS_fsm() {
    switch (ap_CS_fsm.read().to_uint64()) {
        case 1 : 
            if ((!(esl_seteq<1,1,1>(real_start.read(), ap_const_logic_0) || esl_seteq<1,1,1>(ap_done_reg.read(), ap_const_logic_1)) && esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()))) {
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            } else {
                ap_NS_fsm = ap_ST_fsm_state1;
            }
            break;
        case 2 : 
            if ((!(esl_seteq<1,1,1>(exitcond_flatten5_fu_327_p2.read(), ap_const_lv1_1) && esl_seteq<1,1,1>(ap_enable_reg_pp0_iter1.read(), ap_const_logic_0) && esl_seteq<1,1,1>(ap_const_boolean_0, ap_block_pp0_stage0_subdone.read()) && esl_seteq<1,1,1>(ap_enable_reg_pp0_iter0.read(), ap_const_logic_1)) && !(esl_seteq<1,1,1>(ap_enable_reg_pp0_iter3.read(), ap_const_logic_0) && esl_seteq<1,1,1>(ap_const_boolean_0, ap_block_pp0_stage0_subdone.read()) && esl_seteq<1,1,1>(ap_enable_reg_pp0_iter4.read(), ap_const_logic_1)))) {
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            } else if (((esl_seteq<1,1,1>(ap_enable_reg_pp0_iter3.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_boolean_0, ap_block_pp0_stage0_subdone.read()) && 
  esl_seteq<1,1,1>(ap_enable_reg_pp0_iter4.read(), ap_const_logic_1)) || (esl_seteq<1,1,1>(exitcond_flatten5_fu_327_p2.read(), ap_const_lv1_1) && 
  esl_seteq<1,1,1>(ap_enable_reg_pp0_iter1.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_boolean_0, ap_block_pp0_stage0_subdone.read()) && 
  esl_seteq<1,1,1>(ap_enable_reg_pp0_iter0.read(), ap_const_logic_1)))) {
                ap_NS_fsm = ap_ST_fsm_state7;
            } else {
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            }
            break;
        case 4 : 
            ap_NS_fsm = ap_ST_fsm_state1;
            break;
        default : 
            ap_NS_fsm = "XXX";
            break;
    }
}

}

