Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Thu Oct  3 18:15:37 2024
| Host         : Magic running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file CORDIC_timing_summary_routed.rpt -pb CORDIC_timing_summary_routed.pb -rpx CORDIC_timing_summary_routed.rpx -warn_on_violation
| Design       : CORDIC
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  98          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (34)
6. checking no_output_delay (34)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (34)
-------------------------------
 There are 34 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (34)
--------------------------------
 There are 34 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.220       -1.630                     29                 1928        0.051        0.000                      0                 1928        0.845        0.000                       0                  1964  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 1.500}        3.000           333.333         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                -0.220       -1.630                     29                 1928        0.051        0.000                      0                 1928        0.845        0.000                       0                  1964  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clk                         
(none)                      clk           


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           29  Failing Endpoints,  Worst Slack       -0.220ns,  Total Violation       -1.630ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.051ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.220ns  (required time - arrival time)
  Source:                 genblk1[20].Y_reg[21][21]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            genblk1[21].X_reg[22][25]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (clk rise@3.000ns - clk rise@0.000ns)
  Data Path Delay:        2.823ns  (logic 2.001ns (70.873%)  route 0.822ns (29.127%))
  Logic Levels:           8  (CARRY4=7 LUT2=1)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.931ns = ( 7.931 - 3.000 ) 
    Source Clock Delay      (SCD):    5.251ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        1.648     5.251    clk_IBUF_BUFG
    SLICE_X11Y99         FDRE                                         r  genblk1[20].Y_reg[21][21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y99         FDRE (Prop_fdre_C_Q)         0.456     5.707 r  genblk1[20].Y_reg[21][21]/Q
                         net (fo=3, routed)           0.486     6.193    genblk1[20].Y_reg_n_0_[21][21]
    SLICE_X12Y97         LUT2 (Prop_lut2_I1_O)        0.124     6.317 r  genblk1[21].X[22][3]_i_5/O
                         net (fo=1, routed)           0.000     6.317    genblk1[21].X[22][3]_i_5_n_0
    SLICE_X12Y97         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.830 r  genblk1[21].X_reg[22][3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.830    genblk1[21].X_reg[22][3]_i_1_n_0
    SLICE_X12Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.947 r  genblk1[21].X_reg[22][7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.947    genblk1[21].X_reg[22][7]_i_1_n_0
    SLICE_X12Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.064 r  genblk1[21].X_reg[22][11]_i_1/CO[3]
                         net (fo=1, routed)           0.001     7.065    genblk1[21].X_reg[22][11]_i_1_n_0
    SLICE_X12Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.182 r  genblk1[21].X_reg[22][15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.182    genblk1[21].X_reg[22][15]_i_1_n_0
    SLICE_X12Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.299 r  genblk1[21].X_reg[22][19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.299    genblk1[21].X_reg[22][19]_i_1_n_0
    SLICE_X12Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.416 r  genblk1[21].X_reg[22][23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.416    genblk1[21].X_reg[22][23]_i_1_n_0
    SLICE_X12Y103        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.739 r  genblk1[21].X_reg[22][27]_i_1/O[1]
                         net (fo=1, routed)           0.335     8.074    genblk1[21].X_reg[22][27]_i_1_n_6
    SLICE_X13Y101        FDRE                                         r  genblk1[21].X_reg[22][25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.000     3.000 r  
    E3                                                0.000     3.000 r  clk (IN)
                         net (fo=0)                   0.000     3.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     4.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     6.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        1.509     7.931    clk_IBUF_BUFG
    SLICE_X13Y101        FDRE                                         r  genblk1[21].X_reg[22][25]/C
                         clock pessimism              0.180     8.111    
                         clock uncertainty           -0.035     8.076    
    SLICE_X13Y101        FDRE (Setup_fdre_C_D)       -0.222     7.854    genblk1[21].X_reg[22][25]
  -------------------------------------------------------------------
                         required time                          7.854    
                         arrival time                          -8.074    
  -------------------------------------------------------------------
                         slack                                 -0.220    

Slack (VIOLATED) :        -0.188ns  (required time - arrival time)
  Source:                 genblk1[19].X_reg[20][21]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            genblk1[20].Y_reg[21][22]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (clk rise@3.000ns - clk rise@0.000ns)
  Data Path Delay:        2.883ns  (logic 1.825ns (63.312%)  route 1.058ns (36.688%))
  Logic Levels:           7  (CARRY4=6 LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.948ns = ( 7.948 - 3.000 ) 
    Source Clock Delay      (SCD):    5.250ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        1.647     5.250    clk_IBUF_BUFG
    SLICE_X15Y99         FDRE                                         r  genblk1[19].X_reg[20][21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y99         FDRE (Prop_fdre_C_Q)         0.456     5.706 r  genblk1[19].X_reg[20][21]/Q
                         net (fo=3, routed)           0.699     6.405    genblk1[19].X_reg_n_0_[20][21]
    SLICE_X11Y94         LUT2 (Prop_lut2_I1_O)        0.124     6.529 r  genblk1[20].Y[21][3]_i_4/O
                         net (fo=1, routed)           0.000     6.529    genblk1[20].Y[21][3]_i_4_n_0
    SLICE_X11Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.079 r  genblk1[20].Y_reg[21][3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.079    genblk1[20].Y_reg[21][3]_i_1_n_0
    SLICE_X11Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.193 r  genblk1[20].Y_reg[21][7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.193    genblk1[20].Y_reg[21][7]_i_1_n_0
    SLICE_X11Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.307 r  genblk1[20].Y_reg[21][11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.307    genblk1[20].Y_reg[21][11]_i_1_n_0
    SLICE_X11Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.421 r  genblk1[20].Y_reg[21][15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.421    genblk1[20].Y_reg[21][15]_i_1_n_0
    SLICE_X11Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.535 r  genblk1[20].Y_reg[21][19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.535    genblk1[20].Y_reg[21][19]_i_1_n_0
    SLICE_X11Y99         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.774 r  genblk1[20].Y_reg[21][23]_i_1/O[2]
                         net (fo=1, routed)           0.358     8.132    genblk1[20].Y_reg[21][23]_i_1_n_5
    SLICE_X13Y99         FDRE                                         r  genblk1[20].Y_reg[21][22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.000     3.000 r  
    E3                                                0.000     3.000 r  clk (IN)
                         net (fo=0)                   0.000     3.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     4.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     6.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        1.525     7.948    clk_IBUF_BUFG
    SLICE_X13Y99         FDRE                                         r  genblk1[20].Y_reg[21][22]/C
                         clock pessimism              0.277     8.225    
                         clock uncertainty           -0.035     8.189    
    SLICE_X13Y99         FDRE (Setup_fdre_C_D)       -0.245     7.944    genblk1[20].Y_reg[21][22]
  -------------------------------------------------------------------
                         required time                          7.944    
                         arrival time                          -8.132    
  -------------------------------------------------------------------
                         slack                                 -0.188    

Slack (VIOLATED) :        -0.126ns  (required time - arrival time)
  Source:                 genblk1[20].X_reg[21][21]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            genblk1[21].Y_reg[22][29]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (clk rise@3.000ns - clk rise@0.000ns)
  Data Path Delay:        3.108ns  (logic 2.192ns (70.522%)  route 0.916ns (29.478%))
  Logic Levels:           9  (CARRY4=8 LUT2=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.930ns = ( 7.930 - 3.000 ) 
    Source Clock Delay      (SCD):    5.233ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        1.631     5.233    clk_IBUF_BUFG
    SLICE_X14Y102        FDRE                                         r  genblk1[20].X_reg[21][21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y102        FDRE (Prop_fdre_C_Q)         0.518     5.751 r  genblk1[20].X_reg[21][21]/Q
                         net (fo=3, routed)           0.916     6.667    genblk1[20].X_reg_n_0_[21][21]
    SLICE_X9Y96          LUT2 (Prop_lut2_I1_O)        0.124     6.791 r  genblk1[21].Y[22][3]_i_5/O
                         net (fo=1, routed)           0.000     6.791    genblk1[21].Y[22][3]_i_5_n_0
    SLICE_X9Y96          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.323 r  genblk1[21].Y_reg[22][3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.323    genblk1[21].Y_reg[22][3]_i_1_n_0
    SLICE_X9Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.437 r  genblk1[21].Y_reg[22][7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.437    genblk1[21].Y_reg[22][7]_i_1_n_0
    SLICE_X9Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.551 r  genblk1[21].Y_reg[22][11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.551    genblk1[21].Y_reg[22][11]_i_1_n_0
    SLICE_X9Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.665 r  genblk1[21].Y_reg[22][15]_i_1/CO[3]
                         net (fo=1, routed)           0.001     7.666    genblk1[21].Y_reg[22][15]_i_1_n_0
    SLICE_X9Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.780 r  genblk1[21].Y_reg[22][19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.780    genblk1[21].Y_reg[22][19]_i_1_n_0
    SLICE_X9Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.894 r  genblk1[21].Y_reg[22][23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.894    genblk1[21].Y_reg[22][23]_i_1_n_0
    SLICE_X9Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.008 r  genblk1[21].Y_reg[22][27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.008    genblk1[21].Y_reg[22][27]_i_1_n_0
    SLICE_X9Y103         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.342 r  genblk1[21].Y_reg[22][31]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.342    genblk1[21].Y_reg[22][31]_i_1_n_6
    SLICE_X9Y103         FDRE                                         r  genblk1[21].Y_reg[22][29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.000     3.000 r  
    E3                                                0.000     3.000 r  clk (IN)
                         net (fo=0)                   0.000     3.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     4.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     6.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        1.508     7.930    clk_IBUF_BUFG
    SLICE_X9Y103         FDRE                                         r  genblk1[21].Y_reg[22][29]/C
                         clock pessimism              0.259     8.189    
                         clock uncertainty           -0.035     8.154    
    SLICE_X9Y103         FDRE (Setup_fdre_C_D)        0.062     8.216    genblk1[21].Y_reg[22][29]
  -------------------------------------------------------------------
                         required time                          8.216    
                         arrival time                          -8.342    
  -------------------------------------------------------------------
                         slack                                 -0.126    

Slack (VIOLATED) :        -0.115ns  (required time - arrival time)
  Source:                 Y_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            genblk1[0].Y_reg[1][29]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (clk rise@3.000ns - clk rise@0.000ns)
  Data Path Delay:        3.110ns  (logic 2.265ns (72.839%)  route 0.845ns (27.161%))
  Logic Levels:           9  (CARRY4=8 LUT3=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 8.020 - 3.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        1.708     5.311    clk_IBUF_BUFG
    SLICE_X3Y72          FDRE                                         r  Y_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y72          FDRE (Prop_fdre_C_Q)         0.419     5.730 r  Y_reg[0][0]/Q
                         net (fo=3, routed)           0.845     6.574    genblk1[0].Y_shift[0]
    SLICE_X1Y75          LUT3 (Prop_lut3_I0_O)        0.296     6.870 r  genblk1[0].Y[1][3]_i_5/O
                         net (fo=1, routed)           0.000     6.870    genblk1[0].Y[1][3]_i_5_n_0
    SLICE_X1Y75          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.402 r  genblk1[0].Y_reg[1][3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.402    genblk1[0].Y_reg[1][3]_i_1_n_0
    SLICE_X1Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.516 r  genblk1[0].Y_reg[1][7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.516    genblk1[0].Y_reg[1][7]_i_1_n_0
    SLICE_X1Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.630 r  genblk1[0].Y_reg[1][11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.630    genblk1[0].Y_reg[1][11]_i_1_n_0
    SLICE_X1Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.744 r  genblk1[0].Y_reg[1][15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.744    genblk1[0].Y_reg[1][15]_i_1_n_0
    SLICE_X1Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.858 r  genblk1[0].Y_reg[1][19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.858    genblk1[0].Y_reg[1][19]_i_1_n_0
    SLICE_X1Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.972 r  genblk1[0].Y_reg[1][23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.972    genblk1[0].Y_reg[1][23]_i_1_n_0
    SLICE_X1Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.086 r  genblk1[0].Y_reg[1][27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.086    genblk1[0].Y_reg[1][27]_i_1_n_0
    SLICE_X1Y82          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.420 r  genblk1[0].Y_reg[1][31]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.420    genblk1[0].Y_reg[1][31]_i_1_n_6
    SLICE_X1Y82          FDRE                                         r  genblk1[0].Y_reg[1][29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.000     3.000 r  
    E3                                                0.000     3.000 r  clk (IN)
                         net (fo=0)                   0.000     3.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     4.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     6.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        1.597     8.020    clk_IBUF_BUFG
    SLICE_X1Y82          FDRE                                         r  genblk1[0].Y_reg[1][29]/C
                         clock pessimism              0.259     8.279    
                         clock uncertainty           -0.035     8.243    
    SLICE_X1Y82          FDRE (Setup_fdre_C_D)        0.062     8.305    genblk1[0].Y_reg[1][29]
  -------------------------------------------------------------------
                         required time                          8.305    
                         arrival time                          -8.420    
  -------------------------------------------------------------------
                         slack                                 -0.115    

Slack (VIOLATED) :        -0.113ns  (required time - arrival time)
  Source:                 genblk1[20].Y_reg[21][21]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            genblk1[21].X_reg[22][23]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (clk rise@3.000ns - clk rise@0.000ns)
  Data Path Delay:        2.697ns  (logic 1.876ns (69.565%)  route 0.821ns (30.435%))
  Logic Levels:           7  (CARRY4=6 LUT2=1)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.931ns = ( 7.931 - 3.000 ) 
    Source Clock Delay      (SCD):    5.251ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        1.648     5.251    clk_IBUF_BUFG
    SLICE_X11Y99         FDRE                                         r  genblk1[20].Y_reg[21][21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y99         FDRE (Prop_fdre_C_Q)         0.456     5.707 r  genblk1[20].Y_reg[21][21]/Q
                         net (fo=3, routed)           0.486     6.193    genblk1[20].Y_reg_n_0_[21][21]
    SLICE_X12Y97         LUT2 (Prop_lut2_I1_O)        0.124     6.317 r  genblk1[21].X[22][3]_i_5/O
                         net (fo=1, routed)           0.000     6.317    genblk1[21].X[22][3]_i_5_n_0
    SLICE_X12Y97         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.830 r  genblk1[21].X_reg[22][3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.830    genblk1[21].X_reg[22][3]_i_1_n_0
    SLICE_X12Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.947 r  genblk1[21].X_reg[22][7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.947    genblk1[21].X_reg[22][7]_i_1_n_0
    SLICE_X12Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.064 r  genblk1[21].X_reg[22][11]_i_1/CO[3]
                         net (fo=1, routed)           0.001     7.065    genblk1[21].X_reg[22][11]_i_1_n_0
    SLICE_X12Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.182 r  genblk1[21].X_reg[22][15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.182    genblk1[21].X_reg[22][15]_i_1_n_0
    SLICE_X12Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.299 r  genblk1[21].X_reg[22][19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.299    genblk1[21].X_reg[22][19]_i_1_n_0
    SLICE_X12Y102        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.614 r  genblk1[21].X_reg[22][23]_i_1/O[3]
                         net (fo=1, routed)           0.334     7.947    genblk1[21].X_reg[22][23]_i_1_n_4
    SLICE_X13Y102        FDRE                                         r  genblk1[21].X_reg[22][23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.000     3.000 r  
    E3                                                0.000     3.000 r  clk (IN)
                         net (fo=0)                   0.000     3.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     4.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     6.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        1.509     7.931    clk_IBUF_BUFG
    SLICE_X13Y102        FDRE                                         r  genblk1[21].X_reg[22][23]/C
                         clock pessimism              0.180     8.111    
                         clock uncertainty           -0.035     8.076    
    SLICE_X13Y102        FDRE (Setup_fdre_C_D)       -0.241     7.835    genblk1[21].X_reg[22][23]
  -------------------------------------------------------------------
                         required time                          7.835    
                         arrival time                          -7.947    
  -------------------------------------------------------------------
                         slack                                 -0.113    

Slack (VIOLATED) :        -0.108ns  (required time - arrival time)
  Source:                 RES_ACC_reg[0][31]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            genblk1[0].X_reg[1][29]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (clk rise@3.000ns - clk rise@0.000ns)
  Data Path Delay:        3.141ns  (logic 2.118ns (67.434%)  route 1.023ns (32.566%))
  Logic Levels:           9  (CARRY4=8 LUT3=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.014ns = ( 8.014 - 3.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        1.711     5.314    clk_IBUF_BUFG
    SLICE_X3Y71          FDRE                                         r  RES_ACC_reg[0][31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y71          FDRE (Prop_fdre_C_Q)         0.456     5.770 r  RES_ACC_reg[0][31]/Q
                         net (fo=66, routed)          1.014     6.784    genblk1[0].rotation_sign
    SLICE_X2Y70          LUT3 (Prop_lut3_I2_O)        0.124     6.908 r  genblk1[0].X[1][3]_i_6/O
                         net (fo=1, routed)           0.000     6.908    genblk1[0].X[1][3]_i_6_n_0
    SLICE_X2Y70          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.421 r  genblk1[0].X_reg[1][3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.421    genblk1[0].X_reg[1][3]_i_1_n_0
    SLICE_X2Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.538 r  genblk1[0].X_reg[1][7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.538    genblk1[0].X_reg[1][7]_i_1_n_0
    SLICE_X2Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.655 r  genblk1[0].X_reg[1][11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.655    genblk1[0].X_reg[1][11]_i_1_n_0
    SLICE_X2Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.772 r  genblk1[0].X_reg[1][15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.772    genblk1[0].X_reg[1][15]_i_1_n_0
    SLICE_X2Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.889 r  genblk1[0].X_reg[1][19]_i_1/CO[3]
                         net (fo=1, routed)           0.009     7.898    genblk1[0].X_reg[1][19]_i_1_n_0
    SLICE_X2Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.015 r  genblk1[0].X_reg[1][23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.015    genblk1[0].X_reg[1][23]_i_1_n_0
    SLICE_X2Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.132 r  genblk1[0].X_reg[1][27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.132    genblk1[0].X_reg[1][27]_i_1_n_0
    SLICE_X2Y77          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.455 r  genblk1[0].X_reg[1][31]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.455    genblk1[0].X_reg[1][31]_i_1_n_6
    SLICE_X2Y77          FDRE                                         r  genblk1[0].X_reg[1][29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.000     3.000 r  
    E3                                                0.000     3.000 r  clk (IN)
                         net (fo=0)                   0.000     3.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     4.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     6.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        1.591     8.014    clk_IBUF_BUFG
    SLICE_X2Y77          FDRE                                         r  genblk1[0].X_reg[1][29]/C
                         clock pessimism              0.259     8.273    
                         clock uncertainty           -0.035     8.237    
    SLICE_X2Y77          FDRE (Setup_fdre_C_D)        0.109     8.346    genblk1[0].X_reg[1][29]
  -------------------------------------------------------------------
                         required time                          8.346    
                         arrival time                          -8.455    
  -------------------------------------------------------------------
                         slack                                 -0.108    

Slack (VIOLATED) :        -0.105ns  (required time - arrival time)
  Source:                 genblk1[20].X_reg[21][21]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            genblk1[21].Y_reg[22][31]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (clk rise@3.000ns - clk rise@0.000ns)
  Data Path Delay:        3.087ns  (logic 2.171ns (70.321%)  route 0.916ns (29.679%))
  Logic Levels:           9  (CARRY4=8 LUT2=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.930ns = ( 7.930 - 3.000 ) 
    Source Clock Delay      (SCD):    5.233ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        1.631     5.233    clk_IBUF_BUFG
    SLICE_X14Y102        FDRE                                         r  genblk1[20].X_reg[21][21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y102        FDRE (Prop_fdre_C_Q)         0.518     5.751 r  genblk1[20].X_reg[21][21]/Q
                         net (fo=3, routed)           0.916     6.667    genblk1[20].X_reg_n_0_[21][21]
    SLICE_X9Y96          LUT2 (Prop_lut2_I1_O)        0.124     6.791 r  genblk1[21].Y[22][3]_i_5/O
                         net (fo=1, routed)           0.000     6.791    genblk1[21].Y[22][3]_i_5_n_0
    SLICE_X9Y96          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.323 r  genblk1[21].Y_reg[22][3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.323    genblk1[21].Y_reg[22][3]_i_1_n_0
    SLICE_X9Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.437 r  genblk1[21].Y_reg[22][7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.437    genblk1[21].Y_reg[22][7]_i_1_n_0
    SLICE_X9Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.551 r  genblk1[21].Y_reg[22][11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.551    genblk1[21].Y_reg[22][11]_i_1_n_0
    SLICE_X9Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.665 r  genblk1[21].Y_reg[22][15]_i_1/CO[3]
                         net (fo=1, routed)           0.001     7.666    genblk1[21].Y_reg[22][15]_i_1_n_0
    SLICE_X9Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.780 r  genblk1[21].Y_reg[22][19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.780    genblk1[21].Y_reg[22][19]_i_1_n_0
    SLICE_X9Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.894 r  genblk1[21].Y_reg[22][23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.894    genblk1[21].Y_reg[22][23]_i_1_n_0
    SLICE_X9Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.008 r  genblk1[21].Y_reg[22][27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.008    genblk1[21].Y_reg[22][27]_i_1_n_0
    SLICE_X9Y103         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.321 r  genblk1[21].Y_reg[22][31]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.321    genblk1[21].Y_reg[22][31]_i_1_n_4
    SLICE_X9Y103         FDRE                                         r  genblk1[21].Y_reg[22][31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.000     3.000 r  
    E3                                                0.000     3.000 r  clk (IN)
                         net (fo=0)                   0.000     3.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     4.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     6.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        1.508     7.930    clk_IBUF_BUFG
    SLICE_X9Y103         FDRE                                         r  genblk1[21].Y_reg[22][31]/C
                         clock pessimism              0.259     8.189    
                         clock uncertainty           -0.035     8.154    
    SLICE_X9Y103         FDRE (Setup_fdre_C_D)        0.062     8.216    genblk1[21].Y_reg[22][31]
  -------------------------------------------------------------------
                         required time                          8.216    
                         arrival time                          -8.321    
  -------------------------------------------------------------------
                         slack                                 -0.105    

Slack (VIOLATED) :        -0.100ns  (required time - arrival time)
  Source:                 RES_ACC_reg[0][31]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            genblk1[0].X_reg[1][31]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (clk rise@3.000ns - clk rise@0.000ns)
  Data Path Delay:        3.133ns  (logic 2.110ns (67.351%)  route 1.023ns (32.650%))
  Logic Levels:           9  (CARRY4=8 LUT3=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.014ns = ( 8.014 - 3.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        1.711     5.314    clk_IBUF_BUFG
    SLICE_X3Y71          FDRE                                         r  RES_ACC_reg[0][31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y71          FDRE (Prop_fdre_C_Q)         0.456     5.770 r  RES_ACC_reg[0][31]/Q
                         net (fo=66, routed)          1.014     6.784    genblk1[0].rotation_sign
    SLICE_X2Y70          LUT3 (Prop_lut3_I2_O)        0.124     6.908 r  genblk1[0].X[1][3]_i_6/O
                         net (fo=1, routed)           0.000     6.908    genblk1[0].X[1][3]_i_6_n_0
    SLICE_X2Y70          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.421 r  genblk1[0].X_reg[1][3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.421    genblk1[0].X_reg[1][3]_i_1_n_0
    SLICE_X2Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.538 r  genblk1[0].X_reg[1][7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.538    genblk1[0].X_reg[1][7]_i_1_n_0
    SLICE_X2Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.655 r  genblk1[0].X_reg[1][11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.655    genblk1[0].X_reg[1][11]_i_1_n_0
    SLICE_X2Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.772 r  genblk1[0].X_reg[1][15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.772    genblk1[0].X_reg[1][15]_i_1_n_0
    SLICE_X2Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.889 r  genblk1[0].X_reg[1][19]_i_1/CO[3]
                         net (fo=1, routed)           0.009     7.898    genblk1[0].X_reg[1][19]_i_1_n_0
    SLICE_X2Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.015 r  genblk1[0].X_reg[1][23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.015    genblk1[0].X_reg[1][23]_i_1_n_0
    SLICE_X2Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.132 r  genblk1[0].X_reg[1][27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.132    genblk1[0].X_reg[1][27]_i_1_n_0
    SLICE_X2Y77          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.447 r  genblk1[0].X_reg[1][31]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.447    genblk1[0].X_reg[1][31]_i_1_n_4
    SLICE_X2Y77          FDRE                                         r  genblk1[0].X_reg[1][31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.000     3.000 r  
    E3                                                0.000     3.000 r  clk (IN)
                         net (fo=0)                   0.000     3.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     4.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     6.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        1.591     8.014    clk_IBUF_BUFG
    SLICE_X2Y77          FDRE                                         r  genblk1[0].X_reg[1][31]/C
                         clock pessimism              0.259     8.273    
                         clock uncertainty           -0.035     8.237    
    SLICE_X2Y77          FDRE (Setup_fdre_C_D)        0.109     8.346    genblk1[0].X_reg[1][31]
  -------------------------------------------------------------------
                         required time                          8.346    
                         arrival time                          -8.447    
  -------------------------------------------------------------------
                         slack                                 -0.100    

Slack (VIOLATED) :        -0.099ns  (required time - arrival time)
  Source:                 genblk1[21].X_reg[22][22]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            genblk1[22].Y_reg[23][29]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (clk rise@3.000ns - clk rise@0.000ns)
  Data Path Delay:        3.099ns  (logic 2.130ns (68.741%)  route 0.969ns (31.258%))
  Logic Levels:           9  (CARRY4=8 LUT2=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 8.027 - 3.000 ) 
    Source Clock Delay      (SCD):    5.233ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        1.631     5.233    clk_IBUF_BUFG
    SLICE_X13Y102        FDRE                                         r  genblk1[21].X_reg[22][22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y102        FDRE (Prop_fdre_C_Q)         0.456     5.689 r  genblk1[21].X_reg[22][22]/Q
                         net (fo=3, routed)           0.969     6.658    genblk1[21].X_reg_n_0_[22][22]
    SLICE_X7Y92          LUT2 (Prop_lut2_I1_O)        0.124     6.782 r  genblk1[22].Y[23][3]_i_5/O
                         net (fo=1, routed)           0.000     6.782    genblk1[22].Y[23][3]_i_5_n_0
    SLICE_X7Y92          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.314 r  genblk1[22].Y_reg[23][3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.314    genblk1[22].Y_reg[23][3]_i_1_n_0
    SLICE_X7Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.428 r  genblk1[22].Y_reg[23][7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.428    genblk1[22].Y_reg[23][7]_i_1_n_0
    SLICE_X7Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.542 r  genblk1[22].Y_reg[23][11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.542    genblk1[22].Y_reg[23][11]_i_1_n_0
    SLICE_X7Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.656 r  genblk1[22].Y_reg[23][15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.656    genblk1[22].Y_reg[23][15]_i_1_n_0
    SLICE_X7Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.770 r  genblk1[22].Y_reg[23][19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.770    genblk1[22].Y_reg[23][19]_i_1_n_0
    SLICE_X7Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.884 r  genblk1[22].Y_reg[23][23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.884    genblk1[22].Y_reg[23][23]_i_1_n_0
    SLICE_X7Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.998 r  genblk1[22].Y_reg[23][27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.998    genblk1[22].Y_reg[23][27]_i_1_n_0
    SLICE_X7Y99          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.332 r  genblk1[22].Y_reg[23][31]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.332    genblk1[22].Y_reg[23][31]_i_1_n_6
    SLICE_X7Y99          FDRE                                         r  genblk1[22].Y_reg[23][29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.000     3.000 r  
    E3                                                0.000     3.000 r  clk (IN)
                         net (fo=0)                   0.000     3.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     4.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     6.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        1.604     8.027    clk_IBUF_BUFG
    SLICE_X7Y99          FDRE                                         r  genblk1[22].Y_reg[23][29]/C
                         clock pessimism              0.180     8.207    
                         clock uncertainty           -0.035     8.171    
    SLICE_X7Y99          FDRE (Setup_fdre_C_D)        0.062     8.233    genblk1[22].Y_reg[23][29]
  -------------------------------------------------------------------
                         required time                          8.233    
                         arrival time                          -8.332    
  -------------------------------------------------------------------
                         slack                                 -0.099    

Slack (VIOLATED) :        -0.094ns  (required time - arrival time)
  Source:                 Y_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            genblk1[0].Y_reg[1][31]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (clk rise@3.000ns - clk rise@0.000ns)
  Data Path Delay:        3.089ns  (logic 2.244ns (72.655%)  route 0.845ns (27.345%))
  Logic Levels:           9  (CARRY4=8 LUT3=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 8.020 - 3.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        1.708     5.311    clk_IBUF_BUFG
    SLICE_X3Y72          FDRE                                         r  Y_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y72          FDRE (Prop_fdre_C_Q)         0.419     5.730 r  Y_reg[0][0]/Q
                         net (fo=3, routed)           0.845     6.574    genblk1[0].Y_shift[0]
    SLICE_X1Y75          LUT3 (Prop_lut3_I0_O)        0.296     6.870 r  genblk1[0].Y[1][3]_i_5/O
                         net (fo=1, routed)           0.000     6.870    genblk1[0].Y[1][3]_i_5_n_0
    SLICE_X1Y75          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.402 r  genblk1[0].Y_reg[1][3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.402    genblk1[0].Y_reg[1][3]_i_1_n_0
    SLICE_X1Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.516 r  genblk1[0].Y_reg[1][7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.516    genblk1[0].Y_reg[1][7]_i_1_n_0
    SLICE_X1Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.630 r  genblk1[0].Y_reg[1][11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.630    genblk1[0].Y_reg[1][11]_i_1_n_0
    SLICE_X1Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.744 r  genblk1[0].Y_reg[1][15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.744    genblk1[0].Y_reg[1][15]_i_1_n_0
    SLICE_X1Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.858 r  genblk1[0].Y_reg[1][19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.858    genblk1[0].Y_reg[1][19]_i_1_n_0
    SLICE_X1Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.972 r  genblk1[0].Y_reg[1][23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.972    genblk1[0].Y_reg[1][23]_i_1_n_0
    SLICE_X1Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.086 r  genblk1[0].Y_reg[1][27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.086    genblk1[0].Y_reg[1][27]_i_1_n_0
    SLICE_X1Y82          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.399 r  genblk1[0].Y_reg[1][31]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.399    genblk1[0].Y_reg[1][31]_i_1_n_4
    SLICE_X1Y82          FDRE                                         r  genblk1[0].Y_reg[1][31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.000     3.000 r  
    E3                                                0.000     3.000 r  clk (IN)
                         net (fo=0)                   0.000     3.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     4.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     6.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        1.597     8.020    clk_IBUF_BUFG
    SLICE_X1Y82          FDRE                                         r  genblk1[0].Y_reg[1][31]/C
                         clock pessimism              0.259     8.279    
                         clock uncertainty           -0.035     8.243    
    SLICE_X1Y82          FDRE (Setup_fdre_C_D)        0.062     8.305    genblk1[0].Y_reg[1][31]
  -------------------------------------------------------------------
                         required time                          8.305    
                         arrival time                          -8.399    
  -------------------------------------------------------------------
                         slack                                 -0.094    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 genblk1[20].X_reg[21][10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            genblk1[21].X_reg[22][12]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.450ns  (logic 0.336ns (74.694%)  route 0.114ns (25.306%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        0.576     1.495    clk_IBUF_BUFG
    SLICE_X14Y99         FDRE                                         r  genblk1[20].X_reg[21][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y99         FDRE (Prop_fdre_C_Q)         0.164     1.659 r  genblk1[20].X_reg[21][10]/Q
                         net (fo=2, routed)           0.113     1.772    genblk1[20].X_reg_n_0_[21][10]
    SLICE_X12Y99         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.119     1.891 r  genblk1[21].X_reg[22][11]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.892    genblk1[21].X_reg[22][11]_i_1_n_0
    SLICE_X12Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.945 r  genblk1[21].X_reg[22][15]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.945    genblk1[21].X_reg[22][15]_i_1_n_7
    SLICE_X12Y100        FDRE                                         r  genblk1[21].X_reg[22][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        0.841     2.006    clk_IBUF_BUFG
    SLICE_X12Y100        FDRE                                         r  genblk1[21].X_reg[22][12]/C
                         clock pessimism             -0.245     1.760    
    SLICE_X12Y100        FDRE (Hold_fdre_C_D)         0.134     1.894    genblk1[21].X_reg[22][12]
  -------------------------------------------------------------------
                         required time                         -1.894    
                         arrival time                           1.945    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 genblk1[20].Y_reg[21][26]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            genblk1[21].X_reg[22][5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.467ns  (logic 0.252ns (53.992%)  route 0.215ns (46.008%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        0.570     1.489    clk_IBUF_BUFG
    SLICE_X11Y100        FDRE                                         r  genblk1[20].Y_reg[21][26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y100        FDRE (Prop_fdre_C_Q)         0.141     1.630 r  genblk1[20].Y_reg[21][26]/Q
                         net (fo=3, routed)           0.215     1.845    genblk1[20].Y_reg_n_0_[21][26]
    SLICE_X12Y98         LUT2 (Prop_lut2_I1_O)        0.045     1.890 r  genblk1[21].X[22][7]_i_4/O
                         net (fo=1, routed)           0.000     1.890    genblk1[21].X[22][7]_i_4_n_0
    SLICE_X12Y98         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     1.956 r  genblk1[21].X_reg[22][7]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.956    genblk1[21].X_reg[22][7]_i_1_n_6
    SLICE_X12Y98         FDRE                                         r  genblk1[21].X_reg[22][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        0.847     2.012    clk_IBUF_BUFG
    SLICE_X12Y98         FDRE                                         r  genblk1[21].X_reg[22][5]/C
                         clock pessimism             -0.245     1.766    
    SLICE_X12Y98         FDRE (Hold_fdre_C_D)         0.134     1.900    genblk1[21].X_reg[22][5]
  -------------------------------------------------------------------
                         required time                         -1.900    
                         arrival time                           1.956    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 genblk1[19].Y_reg[20][28]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            genblk1[20].Y_reg[21][29]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.288ns (67.472%)  route 0.139ns (32.528%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        0.576     1.495    clk_IBUF_BUFG
    SLICE_X10Y99         FDRE                                         r  genblk1[19].Y_reg[20][28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y99         FDRE (Prop_fdre_C_Q)         0.164     1.659 r  genblk1[19].Y_reg[20][28]/Q
                         net (fo=3, routed)           0.139     1.798    genblk1[19].Y_reg_n_0_[20][28]
    SLICE_X11Y101        CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     1.922 r  genblk1[20].Y_reg[21][31]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.922    genblk1[20].Y_reg[21][31]_i_1_n_6
    SLICE_X11Y101        FDRE                                         r  genblk1[20].Y_reg[21][29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        0.841     2.006    clk_IBUF_BUFG
    SLICE_X11Y101        FDRE                                         r  genblk1[20].Y_reg[21][29]/C
                         clock pessimism             -0.245     1.760    
    SLICE_X11Y101        FDRE (Hold_fdre_C_D)         0.105     1.865    genblk1[20].Y_reg[21][29]
  -------------------------------------------------------------------
                         required time                         -1.865    
                         arrival time                           1.922    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 genblk1[19].Y_reg[20][24]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            genblk1[20].Y_reg[21][25]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.288ns (67.273%)  route 0.140ns (32.727%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        0.576     1.495    clk_IBUF_BUFG
    SLICE_X10Y98         FDRE                                         r  genblk1[19].Y_reg[20][24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y98         FDRE (Prop_fdre_C_Q)         0.164     1.659 r  genblk1[19].Y_reg[20][24]/Q
                         net (fo=3, routed)           0.140     1.799    genblk1[19].Y_reg_n_0_[20][24]
    SLICE_X11Y100        CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     1.923 r  genblk1[20].Y_reg[21][27]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.923    genblk1[20].Y_reg[21][27]_i_1_n_6
    SLICE_X11Y100        FDRE                                         r  genblk1[20].Y_reg[21][25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        0.841     2.006    clk_IBUF_BUFG
    SLICE_X11Y100        FDRE                                         r  genblk1[20].Y_reg[21][25]/C
                         clock pessimism             -0.245     1.760    
    SLICE_X11Y100        FDRE (Hold_fdre_C_D)         0.105     1.865    genblk1[20].Y_reg[21][25]
  -------------------------------------------------------------------
                         required time                         -1.865    
                         arrival time                           1.923    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 genblk1[19].Y_reg[20][26]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            genblk1[20].Y_reg[21][27]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.291ns (67.699%)  route 0.139ns (32.301%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        0.576     1.495    clk_IBUF_BUFG
    SLICE_X10Y98         FDRE                                         r  genblk1[19].Y_reg[20][26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y98         FDRE (Prop_fdre_C_Q)         0.164     1.659 r  genblk1[19].Y_reg[20][26]/Q
                         net (fo=3, routed)           0.139     1.798    genblk1[19].Y_reg_n_0_[20][26]
    SLICE_X11Y100        CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     1.925 r  genblk1[20].Y_reg[21][27]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.925    genblk1[20].Y_reg[21][27]_i_1_n_4
    SLICE_X11Y100        FDRE                                         r  genblk1[20].Y_reg[21][27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        0.841     2.006    clk_IBUF_BUFG
    SLICE_X11Y100        FDRE                                         r  genblk1[20].Y_reg[21][27]/C
                         clock pessimism             -0.245     1.760    
    SLICE_X11Y100        FDRE (Hold_fdre_C_D)         0.105     1.865    genblk1[20].Y_reg[21][27]
  -------------------------------------------------------------------
                         required time                         -1.865    
                         arrival time                           1.925    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 genblk1[19].Y_reg[20][30]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            genblk1[20].Y_reg[21][31]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.291ns (67.689%)  route 0.139ns (32.311%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        0.576     1.495    clk_IBUF_BUFG
    SLICE_X10Y99         FDRE                                         r  genblk1[19].Y_reg[20][30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y99         FDRE (Prop_fdre_C_Q)         0.164     1.659 r  genblk1[19].Y_reg[20][30]/Q
                         net (fo=3, routed)           0.139     1.798    genblk1[19].Y_reg_n_0_[20][30]
    SLICE_X11Y101        CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     1.925 r  genblk1[20].Y_reg[21][31]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.925    genblk1[20].Y_reg[21][31]_i_1_n_4
    SLICE_X11Y101        FDRE                                         r  genblk1[20].Y_reg[21][31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        0.841     2.006    clk_IBUF_BUFG
    SLICE_X11Y101        FDRE                                         r  genblk1[20].Y_reg[21][31]/C
                         clock pessimism             -0.245     1.760    
    SLICE_X11Y101        FDRE (Hold_fdre_C_D)         0.105     1.865    genblk1[20].Y_reg[21][31]
  -------------------------------------------------------------------
                         required time                         -1.865    
                         arrival time                           1.925    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 genblk1[24].X_reg[25][3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            genblk1[25].X_reg[26][4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.461ns  (logic 0.348ns (75.506%)  route 0.113ns (24.494%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        0.604     1.523    clk_IBUF_BUFG
    SLICE_X4Y99          FDRE                                         r  genblk1[24].X_reg[25][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y99          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  genblk1[24].X_reg[25][3]/Q
                         net (fo=2, routed)           0.112     1.777    genblk1[24].X_reg_n_0_[25][3]
    SLICE_X6Y99          LUT2 (Prop_lut2_I0_O)        0.045     1.822 r  genblk1[25].X[26][3]_i_2/O
                         net (fo=1, routed)           0.000     1.822    genblk1[25].X[26][3]_i_2_n_0
    SLICE_X6Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     1.931 r  genblk1[25].X_reg[26][3]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.931    genblk1[25].X_reg[26][3]_i_1_n_0
    SLICE_X6Y100         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.984 r  genblk1[25].X_reg[26][7]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.984    genblk1[25].X_reg[26][7]_i_1_n_7
    SLICE_X6Y100         FDRE                                         r  genblk1[25].X_reg[26][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        0.868     2.034    clk_IBUF_BUFG
    SLICE_X6Y100         FDRE                                         r  genblk1[25].X_reg[26][4]/C
                         clock pessimism             -0.245     1.788    
    SLICE_X6Y100         FDRE (Hold_fdre_C_D)         0.134     1.922    genblk1[25].X_reg[26][4]
  -------------------------------------------------------------------
                         required time                         -1.922    
                         arrival time                           1.984    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 genblk1[19].X_reg[20][18]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            genblk1[20].X_reg[21][18]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.462ns  (logic 0.251ns (54.354%)  route 0.211ns (45.646%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        0.576     1.495    clk_IBUF_BUFG
    SLICE_X15Y98         FDRE                                         r  genblk1[19].X_reg[20][18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y98         FDRE (Prop_fdre_C_Q)         0.141     1.636 r  genblk1[19].X_reg[20][18]/Q
                         net (fo=2, routed)           0.211     1.847    genblk1[19].X_reg_n_0_[20][18]
    SLICE_X14Y101        LUT2 (Prop_lut2_I0_O)        0.045     1.892 r  genblk1[20].X[21][19]_i_3/O
                         net (fo=1, routed)           0.000     1.892    genblk1[20].X[21][19]_i_3_n_0
    SLICE_X14Y101        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     1.957 r  genblk1[20].X_reg[21][19]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.957    genblk1[20].X_reg[21][19]_i_1_n_5
    SLICE_X14Y101        FDRE                                         r  genblk1[20].X_reg[21][18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        0.841     2.006    clk_IBUF_BUFG
    SLICE_X14Y101        FDRE                                         r  genblk1[20].X_reg[21][18]/C
                         clock pessimism             -0.245     1.760    
    SLICE_X14Y101        FDRE (Hold_fdre_C_D)         0.134     1.894    genblk1[20].X_reg[21][18]
  -------------------------------------------------------------------
                         required time                         -1.894    
                         arrival time                           1.957    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 genblk1[20].X_reg[21][10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            genblk1[21].X_reg[22][14]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.463ns  (logic 0.349ns (75.405%)  route 0.114ns (24.595%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        0.576     1.495    clk_IBUF_BUFG
    SLICE_X14Y99         FDRE                                         r  genblk1[20].X_reg[21][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y99         FDRE (Prop_fdre_C_Q)         0.164     1.659 r  genblk1[20].X_reg[21][10]/Q
                         net (fo=2, routed)           0.113     1.772    genblk1[20].X_reg_n_0_[21][10]
    SLICE_X12Y99         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.119     1.891 r  genblk1[21].X_reg[22][11]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.892    genblk1[21].X_reg[22][11]_i_1_n_0
    SLICE_X12Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     1.958 r  genblk1[21].X_reg[22][15]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.958    genblk1[21].X_reg[22][15]_i_1_n_5
    SLICE_X12Y100        FDRE                                         r  genblk1[21].X_reg[22][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        0.841     2.006    clk_IBUF_BUFG
    SLICE_X12Y100        FDRE                                         r  genblk1[21].X_reg[22][14]/C
                         clock pessimism             -0.245     1.760    
    SLICE_X12Y100        FDRE (Hold_fdre_C_D)         0.134     1.894    genblk1[21].X_reg[22][14]
  -------------------------------------------------------------------
                         required time                         -1.894    
                         arrival time                           1.958    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 genblk1[19].X_reg[20][20]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            genblk1[20].X_reg[21][21]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.467ns  (logic 0.270ns (57.844%)  route 0.197ns (42.156%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        0.576     1.495    clk_IBUF_BUFG
    SLICE_X15Y99         FDRE                                         r  genblk1[19].X_reg[20][20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y99         FDRE (Prop_fdre_C_Q)         0.141     1.636 r  genblk1[19].X_reg[20][20]/Q
                         net (fo=3, routed)           0.197     1.833    genblk1[19].X_reg_n_0_[20][20]
    SLICE_X14Y102        CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.129     1.962 r  genblk1[20].X_reg[21][23]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.962    genblk1[20].X_reg[21][23]_i_1_n_6
    SLICE_X14Y102        FDRE                                         r  genblk1[20].X_reg[21][21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        0.841     2.006    clk_IBUF_BUFG
    SLICE_X14Y102        FDRE                                         r  genblk1[20].X_reg[21][21]/C
                         clock pessimism             -0.245     1.760    
    SLICE_X14Y102        FDRE (Hold_fdre_C_D)         0.134     1.894    genblk1[20].X_reg[21][21]
  -------------------------------------------------------------------
                         required time                         -1.894    
                         arrival time                           1.962    
  -------------------------------------------------------------------
                         slack                                  0.068    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 1.500 }
Period(ns):         3.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         3.000       0.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         3.000       2.000      SLICE_X3Y71     RES_ACC_reg[0][31]/C
Min Period        n/a     FDRE/C   n/a            1.000         3.000       2.000      SLICE_X3Y72     X_reg[0][0]/C
Min Period        n/a     FDRE/C   n/a            1.000         3.000       2.000      SLICE_X0Y76     X_reg[0][10]/C
Min Period        n/a     FDRE/C   n/a            1.000         3.000       2.000      SLICE_X1Y74     X_reg[0][11]/C
Min Period        n/a     FDRE/C   n/a            1.000         3.000       2.000      SLICE_X0Y75     X_reg[0][12]/C
Min Period        n/a     FDRE/C   n/a            1.000         3.000       2.000      SLICE_X2Y78     X_reg[0][13]/C
Min Period        n/a     FDRE/C   n/a            1.000         3.000       2.000      SLICE_X0Y74     X_reg[0][14]/C
Min Period        n/a     FDRE/C   n/a            1.000         3.000       2.000      SLICE_X0Y74     X_reg[0][15]/C
Min Period        n/a     FDRE/C   n/a            1.000         3.000       2.000      SLICE_X1Y74     X_reg[0][16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         1.500       1.000      SLICE_X3Y71     RES_ACC_reg[0][31]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         1.500       1.000      SLICE_X3Y71     RES_ACC_reg[0][31]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         1.500       1.000      SLICE_X3Y72     X_reg[0][0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         1.500       1.000      SLICE_X3Y72     X_reg[0][0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         1.500       1.000      SLICE_X0Y76     X_reg[0][10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         1.500       1.000      SLICE_X0Y76     X_reg[0][10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         1.500       1.000      SLICE_X1Y74     X_reg[0][11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         1.500       1.000      SLICE_X1Y74     X_reg[0][11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         1.500       1.000      SLICE_X0Y75     X_reg[0][12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         1.500       1.000      SLICE_X0Y75     X_reg[0][12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         1.500       1.000      SLICE_X3Y71     RES_ACC_reg[0][31]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         1.500       1.000      SLICE_X3Y71     RES_ACC_reg[0][31]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         1.500       1.000      SLICE_X3Y72     X_reg[0][0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         1.500       1.000      SLICE_X3Y72     X_reg[0][0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         1.500       1.000      SLICE_X0Y76     X_reg[0][10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         1.500       1.000      SLICE_X0Y76     X_reg[0][10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         1.500       1.000      SLICE_X1Y74     X_reg[0][11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         1.500       1.000      SLICE_X1Y74     X_reg[0][11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         1.500       1.000      SLICE_X0Y75     X_reg[0][12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         1.500       1.000      SLICE_X0Y75     X_reg[0][12]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk
  To Clock:  

Max Delay            34 Endpoints
Min Delay            34 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 genblk1[30].Y_reg[31][14]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            SIN_OUT[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.324ns  (logic 3.184ns (59.811%)  route 2.140ns (40.189%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        1.697     5.299    clk_IBUF_BUFG
    SLICE_X6Y118         FDRE                                         r  genblk1[30].Y_reg[31][14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y118         FDRE (Prop_fdre_C_Q)         0.518     5.817 r  genblk1[30].Y_reg[31][14]/Q
                         net (fo=1, routed)           2.140     7.957    SIN_OUT_OBUF[14]
    A14                  OBUF (Prop_obuf_I_O)         2.666    10.623 r  SIN_OUT_OBUF[14]_inst/O
                         net (fo=0)                   0.000    10.623    SIN_OUT[14]
    A14                                                               r  SIN_OUT[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk1[30].Y_reg[31][15]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            SIN_OUT[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.311ns  (logic 3.181ns (59.891%)  route 2.130ns (40.109%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        1.697     5.299    clk_IBUF_BUFG
    SLICE_X6Y118         FDRE                                         r  genblk1[30].Y_reg[31][15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y118         FDRE (Prop_fdre_C_Q)         0.518     5.817 r  genblk1[30].Y_reg[31][15]/Q
                         net (fo=1, routed)           2.130     7.948    SIN_OUT_OBUF[15]
    A13                  OBUF (Prop_obuf_I_O)         2.663    10.611 r  SIN_OUT_OBUF[15]_inst/O
                         net (fo=0)                   0.000    10.611    SIN_OUT[15]
    A13                                                               r  SIN_OUT[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk1[30].Y_reg[31][16]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            SIN_OUT[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.299ns  (logic 3.179ns (59.990%)  route 2.120ns (40.010%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        1.696     5.298    clk_IBUF_BUFG
    SLICE_X6Y119         FDRE                                         r  genblk1[30].Y_reg[31][16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y119         FDRE (Prop_fdre_C_Q)         0.518     5.816 r  genblk1[30].Y_reg[31][16]/Q
                         net (fo=1, routed)           2.120     7.937    SIN_OUT_OBUF[16]
    A16                  OBUF (Prop_obuf_I_O)         2.661    10.598 r  SIN_OUT_OBUF[16]_inst/O
                         net (fo=0)                   0.000    10.598    SIN_OUT[16]
    A16                                                               r  SIN_OUT[16] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk1[30].Y_reg[31][13]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            SIN_OUT[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.277ns  (logic 3.164ns (59.967%)  route 2.113ns (40.033%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        1.697     5.299    clk_IBUF_BUFG
    SLICE_X6Y118         FDRE                                         r  genblk1[30].Y_reg[31][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y118         FDRE (Prop_fdre_C_Q)         0.518     5.817 r  genblk1[30].Y_reg[31][13]/Q
                         net (fo=1, routed)           2.113     7.930    SIN_OUT_OBUF[13]
    B18                  OBUF (Prop_obuf_I_O)         2.646    10.576 r  SIN_OUT_OBUF[13]_inst/O
                         net (fo=0)                   0.000    10.576    SIN_OUT[13]
    B18                                                               r  SIN_OUT[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk1[30].Y_reg[31][12]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            SIN_OUT[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.270ns  (logic 3.170ns (60.144%)  route 2.100ns (39.856%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        1.697     5.299    clk_IBUF_BUFG
    SLICE_X6Y118         FDRE                                         r  genblk1[30].Y_reg[31][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y118         FDRE (Prop_fdre_C_Q)         0.518     5.817 r  genblk1[30].Y_reg[31][12]/Q
                         net (fo=1, routed)           2.100     7.918    SIN_OUT_OBUF[12]
    A18                  OBUF (Prop_obuf_I_O)         2.652    10.570 r  SIN_OUT_OBUF[12]_inst/O
                         net (fo=0)                   0.000    10.570    SIN_OUT[12]
    A18                                                               r  SIN_OUT[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk1[30].Y_reg[31][10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            SIN_OUT[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.243ns  (logic 3.157ns (60.219%)  route 2.086ns (39.781%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        1.699     5.301    clk_IBUF_BUFG
    SLICE_X6Y117         FDRE                                         r  genblk1[30].Y_reg[31][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y117         FDRE (Prop_fdre_C_Q)         0.518     5.819 r  genblk1[30].Y_reg[31][10]/Q
                         net (fo=1, routed)           2.086     7.905    SIN_OUT_OBUF[10]
    E16                  OBUF (Prop_obuf_I_O)         2.639    10.544 r  SIN_OUT_OBUF[10]_inst/O
                         net (fo=0)                   0.000    10.544    SIN_OUT[10]
    E16                                                               r  SIN_OUT[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk1[30].Y_reg[31][11]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            SIN_OUT[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.232ns  (logic 3.145ns (60.123%)  route 2.086ns (39.877%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        1.699     5.301    clk_IBUF_BUFG
    SLICE_X6Y117         FDRE                                         r  genblk1[30].Y_reg[31][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y117         FDRE (Prop_fdre_C_Q)         0.518     5.819 r  genblk1[30].Y_reg[31][11]/Q
                         net (fo=1, routed)           2.086     7.906    SIN_OUT_OBUF[11]
    E15                  OBUF (Prop_obuf_I_O)         2.627    10.533 r  SIN_OUT_OBUF[11]_inst/O
                         net (fo=0)                   0.000    10.533    SIN_OUT[11]
    E15                                                               r  SIN_OUT[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk1[30].Y_reg[31][8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            SIN_OUT[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.115ns  (logic 3.150ns (61.581%)  route 1.965ns (38.419%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        1.699     5.301    clk_IBUF_BUFG
    SLICE_X6Y117         FDRE                                         r  genblk1[30].Y_reg[31][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y117         FDRE (Prop_fdre_C_Q)         0.518     5.819 r  genblk1[30].Y_reg[31][8]/Q
                         net (fo=1, routed)           1.965     7.784    SIN_OUT_OBUF[8]
    C15                  OBUF (Prop_obuf_I_O)         2.632    10.416 r  SIN_OUT_OBUF[8]_inst/O
                         net (fo=0)                   0.000    10.416    SIN_OUT[8]
    C15                                                               r  SIN_OUT[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk1[30].X_reg[31][0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            COS_OUT[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.085ns  (logic 3.042ns (59.825%)  route 2.043ns (40.175%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        1.708     5.310    clk_IBUF_BUFG
    SLICE_X3Y108         FDRE                                         r  genblk1[30].X_reg[31][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y108         FDRE (Prop_fdre_C_Q)         0.456     5.766 r  genblk1[30].X_reg[31][0]/Q
                         net (fo=1, routed)           2.043     7.809    COS_OUT_OBUF[0]
    K16                  OBUF (Prop_obuf_I_O)         2.586    10.395 r  COS_OUT_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.395    COS_OUT[0]
    K16                                                               r  COS_OUT[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk1[30].Y_reg[31][9]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            SIN_OUT[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.092ns  (logic 3.149ns (61.847%)  route 1.943ns (38.153%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        1.699     5.301    clk_IBUF_BUFG
    SLICE_X6Y117         FDRE                                         r  genblk1[30].Y_reg[31][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y117         FDRE (Prop_fdre_C_Q)         0.518     5.819 r  genblk1[30].Y_reg[31][9]/Q
                         net (fo=1, routed)           1.943     7.762    SIN_OUT_OBUF[9]
    D15                  OBUF (Prop_obuf_I_O)         2.631    10.393 r  SIN_OUT_OBUF[9]_inst/O
                         net (fo=0)                   0.000    10.393    SIN_OUT[9]
    D15                                                               r  SIN_OUT[9] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 genblk1[30].X_reg[31][11]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            COS_OUT[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.617ns  (logic 1.290ns (79.735%)  route 0.328ns (20.265%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        0.596     1.515    clk_IBUF_BUFG
    SLICE_X3Y110         FDRE                                         r  genblk1[30].X_reg[31][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y110         FDRE (Prop_fdre_C_Q)         0.141     1.656 r  genblk1[30].X_reg[31][11]/Q
                         net (fo=1, routed)           0.328     1.984    COS_OUT_OBUF[11]
    H15                  OBUF (Prop_obuf_I_O)         1.149     3.133 r  COS_OUT_OBUF[11]_inst/O
                         net (fo=0)                   0.000     3.133    COS_OUT[11]
    H15                                                               r  COS_OUT[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk1[30].X_reg[31][14]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            COS_OUT[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.618ns  (logic 1.271ns (78.564%)  route 0.347ns (21.436%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        0.596     1.515    clk_IBUF_BUFG
    SLICE_X3Y111         FDRE                                         r  genblk1[30].X_reg[31][14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y111         FDRE (Prop_fdre_C_Q)         0.141     1.656 r  genblk1[30].X_reg[31][14]/Q
                         net (fo=1, routed)           0.347     2.003    COS_OUT_OBUF[14]
    H17                  OBUF (Prop_obuf_I_O)         1.130     3.134 r  COS_OUT_OBUF[14]_inst/O
                         net (fo=0)                   0.000     3.134    COS_OUT[14]
    H17                                                               r  COS_OUT[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk1[30].X_reg[31][13]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            COS_OUT[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.622ns  (logic 1.272ns (78.421%)  route 0.350ns (21.579%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        0.596     1.515    clk_IBUF_BUFG
    SLICE_X3Y111         FDRE                                         r  genblk1[30].X_reg[31][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y111         FDRE (Prop_fdre_C_Q)         0.141     1.656 r  genblk1[30].X_reg[31][13]/Q
                         net (fo=1, routed)           0.350     2.006    COS_OUT_OBUF[13]
    G17                  OBUF (Prop_obuf_I_O)         1.131     3.138 r  COS_OUT_OBUF[13]_inst/O
                         net (fo=0)                   0.000     3.138    COS_OUT[13]
    G17                                                               r  COS_OUT[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk1[30].X_reg[31][12]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            COS_OUT[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.629ns  (logic 1.303ns (79.984%)  route 0.326ns (20.016%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        0.596     1.515    clk_IBUF_BUFG
    SLICE_X3Y111         FDRE                                         r  genblk1[30].X_reg[31][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y111         FDRE (Prop_fdre_C_Q)         0.141     1.656 r  genblk1[30].X_reg[31][12]/Q
                         net (fo=1, routed)           0.326     1.982    COS_OUT_OBUF[12]
    J14                  OBUF (Prop_obuf_I_O)         1.162     3.144 r  COS_OUT_OBUF[12]_inst/O
                         net (fo=0)                   0.000     3.144    COS_OUT[12]
    J14                                                               r  COS_OUT[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk1[30].X_reg[31][9]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            COS_OUT[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.642ns  (logic 1.316ns (80.140%)  route 0.326ns (19.860%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        0.596     1.515    clk_IBUF_BUFG
    SLICE_X3Y110         FDRE                                         r  genblk1[30].X_reg[31][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y110         FDRE (Prop_fdre_C_Q)         0.141     1.656 r  genblk1[30].X_reg[31][9]/Q
                         net (fo=1, routed)           0.326     1.982    COS_OUT_OBUF[9]
    C17                  OBUF (Prop_obuf_I_O)         1.175     3.157 r  COS_OUT_OBUF[9]_inst/O
                         net (fo=0)                   0.000     3.157    COS_OUT[9]
    C17                                                               r  COS_OUT[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk1[30].X_reg[31][10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            COS_OUT[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.645ns  (logic 1.318ns (80.132%)  route 0.327ns (19.868%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        0.596     1.515    clk_IBUF_BUFG
    SLICE_X3Y110         FDRE                                         r  genblk1[30].X_reg[31][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y110         FDRE (Prop_fdre_C_Q)         0.141     1.656 r  genblk1[30].X_reg[31][10]/Q
                         net (fo=1, routed)           0.327     1.983    COS_OUT_OBUF[10]
    C16                  OBUF (Prop_obuf_I_O)         1.177     3.160 r  COS_OUT_OBUF[10]_inst/O
                         net (fo=0)                   0.000     3.160    COS_OUT[10]
    C16                                                               r  COS_OUT[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk1[30].X_reg[31][16]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            COS_OUT[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.648ns  (logic 1.301ns (78.962%)  route 0.347ns (21.038%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        0.595     1.514    clk_IBUF_BUFG
    SLICE_X3Y112         FDRE                                         r  genblk1[30].X_reg[31][16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y112         FDRE (Prop_fdre_C_Q)         0.141     1.655 r  genblk1[30].X_reg[31][16]/Q
                         net (fo=1, routed)           0.347     2.002    COS_OUT_OBUF[16]
    K13                  OBUF (Prop_obuf_I_O)         1.160     3.162 r  COS_OUT_OBUF[16]_inst/O
                         net (fo=0)                   0.000     3.162    COS_OUT[16]
    K13                                                               r  COS_OUT[16] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk1[30].X_reg[31][15]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            COS_OUT[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.651ns  (logic 1.303ns (78.943%)  route 0.348ns (21.057%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        0.596     1.515    clk_IBUF_BUFG
    SLICE_X3Y111         FDRE                                         r  genblk1[30].X_reg[31][15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y111         FDRE (Prop_fdre_C_Q)         0.141     1.656 r  genblk1[30].X_reg[31][15]/Q
                         net (fo=1, routed)           0.348     2.004    COS_OUT_OBUF[15]
    J13                  OBUF (Prop_obuf_I_O)         1.162     3.166 r  COS_OUT_OBUF[15]_inst/O
                         net (fo=0)                   0.000     3.166    COS_OUT[15]
    J13                                                               r  COS_OUT[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk1[30].X_reg[31][5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            COS_OUT[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.660ns  (logic 1.289ns (77.619%)  route 0.372ns (22.381%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        0.597     1.516    clk_IBUF_BUFG
    SLICE_X3Y109         FDRE                                         r  genblk1[30].X_reg[31][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y109         FDRE (Prop_fdre_C_Q)         0.141     1.657 r  genblk1[30].X_reg[31][5]/Q
                         net (fo=1, routed)           0.372     2.029    COS_OUT_OBUF[5]
    F18                  OBUF (Prop_obuf_I_O)         1.148     3.176 r  COS_OUT_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.176    COS_OUT[5]
    F18                                                               r  COS_OUT[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk1[30].X_reg[31][8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            COS_OUT[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.678ns  (logic 1.299ns (77.383%)  route 0.380ns (22.617%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        0.596     1.515    clk_IBUF_BUFG
    SLICE_X3Y110         FDRE                                         r  genblk1[30].X_reg[31][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y110         FDRE (Prop_fdre_C_Q)         0.141     1.656 r  genblk1[30].X_reg[31][8]/Q
                         net (fo=1, routed)           0.380     2.036    COS_OUT_OBUF[8]
    E18                  OBUF (Prop_obuf_I_O)         1.158     3.194 r  COS_OUT_OBUF[8]_inst/O
                         net (fo=0)                   0.000     3.194    COS_OUT[8]
    E18                                                               r  COS_OUT[8] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk

Max Delay            35 Endpoints
Min Delay            35 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Xin[0]
                            (input port)
  Destination:            Y_reg[0][10]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.037ns  (logic 2.460ns (40.742%)  route 3.577ns (59.258%))
  Logic Levels:           6  (CARRY4=3 IBUF=1 LUT1=1 LUT5=1)
  Clock Path Skew:        5.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.013ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T9                                                0.000     0.000 f  Xin[0] (IN)
                         net (fo=0)                   0.000     0.000    Xin[0]
    T9                   IBUF (Prop_ibuf_I_O)         1.005     1.005 f  Xin_IBUF[0]_inst/O
                         net (fo=3, routed)           1.676     2.680    Xin_IBUF[0]
    SLICE_X2Y68          LUT1 (Prop_lut1_I0_O)        0.124     2.804 r  Y[0][4]_i_3/O
                         net (fo=1, routed)           0.568     3.373    Y[0][4]_i_3_n_0
    SLICE_X3Y68          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     3.953 r  Y_reg[0][4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.953    Y_reg[0][4]_i_2_n_0
    SLICE_X3Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.067 r  Y_reg[0][8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.067    Y_reg[0][8]_i_2_n_0
    SLICE_X3Y70          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.401 r  Y_reg[0][12]_i_2/O[1]
                         net (fo=1, routed)           1.333     5.734    Y_reg[0][12]_i_2_n_6
    SLICE_X0Y76          LUT5 (Prop_lut5_I1_O)        0.303     6.037 r  Y[0][10]_i_1/O
                         net (fo=1, routed)           0.000     6.037    Y[0][10]_i_1_n_0
    SLICE_X0Y76          FDRE                                         r  Y_reg[0][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        1.590     5.013    clk_IBUF_BUFG
    SLICE_X0Y76          FDRE                                         r  Y_reg[0][10]/C

Slack:                    inf
  Source:                 Xin[0]
                            (input port)
  Destination:            Y_reg[0][12]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.875ns  (logic 2.442ns (41.561%)  route 3.433ns (58.439%))
  Logic Levels:           6  (CARRY4=3 IBUF=1 LUT1=1 LUT5=1)
  Clock Path Skew:        5.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T9                                                0.000     0.000 f  Xin[0] (IN)
                         net (fo=0)                   0.000     0.000    Xin[0]
    T9                   IBUF (Prop_ibuf_I_O)         1.005     1.005 f  Xin_IBUF[0]_inst/O
                         net (fo=3, routed)           1.676     2.680    Xin_IBUF[0]
    SLICE_X2Y68          LUT1 (Prop_lut1_I0_O)        0.124     2.804 r  Y[0][4]_i_3/O
                         net (fo=1, routed)           0.568     3.373    Y[0][4]_i_3_n_0
    SLICE_X3Y68          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     3.953 r  Y_reg[0][4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.953    Y_reg[0][4]_i_2_n_0
    SLICE_X3Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.067 r  Y_reg[0][8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.067    Y_reg[0][8]_i_2_n_0
    SLICE_X3Y70          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.380 r  Y_reg[0][12]_i_2/O[3]
                         net (fo=1, routed)           1.189     5.569    Y_reg[0][12]_i_2_n_4
    SLICE_X0Y75          LUT5 (Prop_lut5_I1_O)        0.306     5.875 r  Y[0][12]_i_1/O
                         net (fo=1, routed)           0.000     5.875    Y[0][12]_i_1_n_0
    SLICE_X0Y75          FDRE                                         r  Y_reg[0][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        1.588     5.011    clk_IBUF_BUFG
    SLICE_X0Y75          FDRE                                         r  Y_reg[0][12]/C

Slack:                    inf
  Source:                 Xin[0]
                            (input port)
  Destination:            Y_reg[0][13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.872ns  (logic 2.458ns (41.855%)  route 3.414ns (58.145%))
  Logic Levels:           7  (CARRY4=4 IBUF=1 LUT1=1 LUT5=1)
  Clock Path Skew:        5.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T9                                                0.000     0.000 f  Xin[0] (IN)
                         net (fo=0)                   0.000     0.000    Xin[0]
    T9                   IBUF (Prop_ibuf_I_O)         1.005     1.005 f  Xin_IBUF[0]_inst/O
                         net (fo=3, routed)           1.676     2.680    Xin_IBUF[0]
    SLICE_X2Y68          LUT1 (Prop_lut1_I0_O)        0.124     2.804 r  Y[0][4]_i_3/O
                         net (fo=1, routed)           0.568     3.373    Y[0][4]_i_3_n_0
    SLICE_X3Y68          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     3.953 r  Y_reg[0][4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.953    Y_reg[0][4]_i_2_n_0
    SLICE_X3Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.067 r  Y_reg[0][8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.067    Y_reg[0][8]_i_2_n_0
    SLICE_X3Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.181 r  Y_reg[0][12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.181    Y_reg[0][12]_i_2_n_0
    SLICE_X3Y71          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.403 r  Y_reg[0][16]_i_2/O[0]
                         net (fo=1, routed)           1.170     5.573    Y_reg[0][16]_i_2_n_7
    SLICE_X2Y78          LUT5 (Prop_lut5_I1_O)        0.299     5.872 r  Y[0][13]_i_1/O
                         net (fo=1, routed)           0.000     5.872    Y[0][13]_i_1_n_0
    SLICE_X2Y78          FDRE                                         r  Y_reg[0][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        1.593     5.016    clk_IBUF_BUFG
    SLICE_X2Y78          FDRE                                         r  Y_reg[0][13]/C

Slack:                    inf
  Source:                 Yin[0]
                            (input port)
  Destination:            X_reg[0][10]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.732ns  (logic 2.437ns (42.517%)  route 3.295ns (57.483%))
  Logic Levels:           6  (CARRY4=3 IBUF=1 LUT1=1 LUT5=1)
  Clock Path Skew:        5.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.013ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V15                                               0.000     0.000 f  Yin[0] (IN)
                         net (fo=0)                   0.000     0.000    Yin[0]
    V15                  IBUF (Prop_ibuf_I_O)         0.982     0.982 f  Yin_IBUF[0]_inst/O
                         net (fo=3, routed)           1.409     2.391    Yin_IBUF[0]
    SLICE_X2Y69          LUT1 (Prop_lut1_I0_O)        0.124     2.515 r  X[0][4]_i_3/O
                         net (fo=1, routed)           0.561     3.076    X[0][4]_i_3_n_0
    SLICE_X0Y70          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     3.656 r  X_reg[0][4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.656    X_reg[0][4]_i_2_n_0
    SLICE_X0Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.770 r  X_reg[0][8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.770    X_reg[0][8]_i_2_n_0
    SLICE_X0Y72          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.104 r  X_reg[0][12]_i_2/O[1]
                         net (fo=1, routed)           1.325     5.429    p_0_in[10]
    SLICE_X0Y76          LUT5 (Prop_lut5_I0_O)        0.303     5.732 r  X[0][10]_i_1/O
                         net (fo=1, routed)           0.000     5.732    X[0][10]_i_1_n_0
    SLICE_X0Y76          FDRE                                         r  X_reg[0][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        1.590     5.013    clk_IBUF_BUFG
    SLICE_X0Y76          FDRE                                         r  X_reg[0][10]/C

Slack:                    inf
  Source:                 Xin[0]
                            (input port)
  Destination:            Y_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.616ns  (logic 2.328ns (41.446%)  route 3.288ns (58.554%))
  Logic Levels:           5  (CARRY4=2 IBUF=1 LUT1=1 LUT5=1)
  Clock Path Skew:        5.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.013ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T9                                                0.000     0.000 f  Xin[0] (IN)
                         net (fo=0)                   0.000     0.000    Xin[0]
    T9                   IBUF (Prop_ibuf_I_O)         1.005     1.005 f  Xin_IBUF[0]_inst/O
                         net (fo=3, routed)           1.676     2.680    Xin_IBUF[0]
    SLICE_X2Y68          LUT1 (Prop_lut1_I0_O)        0.124     2.804 r  Y[0][4]_i_3/O
                         net (fo=1, routed)           0.568     3.373    Y[0][4]_i_3_n_0
    SLICE_X3Y68          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     3.953 r  Y_reg[0][4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.953    Y_reg[0][4]_i_2_n_0
    SLICE_X3Y69          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.266 r  Y_reg[0][8]_i_2/O[3]
                         net (fo=1, routed)           1.044     5.310    Y_reg[0][8]_i_2_n_4
    SLICE_X0Y76          LUT5 (Prop_lut5_I1_O)        0.306     5.616 r  Y[0][8]_i_1/O
                         net (fo=1, routed)           0.000     5.616    Y[0][8]_i_1_n_0
    SLICE_X0Y76          FDRE                                         r  Y_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        1.590     5.013    clk_IBUF_BUFG
    SLICE_X0Y76          FDRE                                         r  Y_reg[0][8]/C

Slack:                    inf
  Source:                 Xin[0]
                            (input port)
  Destination:            Y_reg[0][14]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.610ns  (logic 2.574ns (45.876%)  route 3.036ns (54.124%))
  Logic Levels:           7  (CARRY4=4 IBUF=1 LUT1=1 LUT5=1)
  Clock Path Skew:        5.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T9                                                0.000     0.000 f  Xin[0] (IN)
                         net (fo=0)                   0.000     0.000    Xin[0]
    T9                   IBUF (Prop_ibuf_I_O)         1.005     1.005 f  Xin_IBUF[0]_inst/O
                         net (fo=3, routed)           1.676     2.680    Xin_IBUF[0]
    SLICE_X2Y68          LUT1 (Prop_lut1_I0_O)        0.124     2.804 r  Y[0][4]_i_3/O
                         net (fo=1, routed)           0.568     3.373    Y[0][4]_i_3_n_0
    SLICE_X3Y68          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     3.953 r  Y_reg[0][4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.953    Y_reg[0][4]_i_2_n_0
    SLICE_X3Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.067 r  Y_reg[0][8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.067    Y_reg[0][8]_i_2_n_0
    SLICE_X3Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.181 r  Y_reg[0][12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.181    Y_reg[0][12]_i_2_n_0
    SLICE_X3Y71          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.515 r  Y_reg[0][16]_i_2/O[1]
                         net (fo=1, routed)           0.792     5.307    Y_reg[0][16]_i_2_n_6
    SLICE_X0Y74          LUT5 (Prop_lut5_I1_O)        0.303     5.610 r  Y[0][14]_i_1/O
                         net (fo=1, routed)           0.000     5.610    Y[0][14]_i_1_n_0
    SLICE_X0Y74          FDRE                                         r  Y_reg[0][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        1.588     5.011    clk_IBUF_BUFG
    SLICE_X0Y74          FDRE                                         r  Y_reg[0][14]/C

Slack:                    inf
  Source:                 Xin[0]
                            (input port)
  Destination:            Y_reg[0][15]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.425ns  (logic 2.478ns (45.667%)  route 2.948ns (54.333%))
  Logic Levels:           7  (CARRY4=4 IBUF=1 LUT1=1 LUT5=1)
  Clock Path Skew:        5.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.013ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T9                                                0.000     0.000 f  Xin[0] (IN)
                         net (fo=0)                   0.000     0.000    Xin[0]
    T9                   IBUF (Prop_ibuf_I_O)         1.005     1.005 f  Xin_IBUF[0]_inst/O
                         net (fo=3, routed)           1.676     2.680    Xin_IBUF[0]
    SLICE_X2Y68          LUT1 (Prop_lut1_I0_O)        0.124     2.804 r  Y[0][4]_i_3/O
                         net (fo=1, routed)           0.568     3.373    Y[0][4]_i_3_n_0
    SLICE_X3Y68          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     3.953 r  Y_reg[0][4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.953    Y_reg[0][4]_i_2_n_0
    SLICE_X3Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.067 r  Y_reg[0][8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.067    Y_reg[0][8]_i_2_n_0
    SLICE_X3Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.181 r  Y_reg[0][12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.181    Y_reg[0][12]_i_2_n_0
    SLICE_X3Y71          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.420 r  Y_reg[0][16]_i_2/O[2]
                         net (fo=1, routed)           0.704     5.123    Y_reg[0][16]_i_2_n_5
    SLICE_X3Y73          LUT5 (Prop_lut5_I1_O)        0.302     5.425 r  Y[0][15]_i_1/O
                         net (fo=1, routed)           0.000     5.425    Y[0][15]_i_1_n_0
    SLICE_X3Y73          FDRE                                         r  Y_reg[0][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        1.590     5.013    clk_IBUF_BUFG
    SLICE_X3Y73          FDRE                                         r  Y_reg[0][15]/C

Slack:                    inf
  Source:                 Xin[0]
                            (input port)
  Destination:            Y_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.405ns  (logic 2.230ns (41.249%)  route 3.176ns (58.751%))
  Logic Levels:           5  (CARRY4=2 IBUF=1 LUT1=1 LUT5=1)
  Clock Path Skew:        5.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T9                                                0.000     0.000 f  Xin[0] (IN)
                         net (fo=0)                   0.000     0.000    Xin[0]
    T9                   IBUF (Prop_ibuf_I_O)         1.005     1.005 f  Xin_IBUF[0]_inst/O
                         net (fo=3, routed)           1.676     2.680    Xin_IBUF[0]
    SLICE_X2Y68          LUT1 (Prop_lut1_I0_O)        0.124     2.804 r  Y[0][4]_i_3/O
                         net (fo=1, routed)           0.568     3.373    Y[0][4]_i_3_n_0
    SLICE_X3Y68          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     3.953 r  Y_reg[0][4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.953    Y_reg[0][4]_i_2_n_0
    SLICE_X3Y69          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.175 r  Y_reg[0][8]_i_2/O[0]
                         net (fo=1, routed)           0.932     5.106    Y_reg[0][8]_i_2_n_7
    SLICE_X1Y74          LUT5 (Prop_lut5_I1_O)        0.299     5.405 r  Y[0][5]_i_1/O
                         net (fo=1, routed)           0.000     5.405    Y[0][5]_i_1_n_0
    SLICE_X1Y74          FDRE                                         r  Y_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        1.588     5.011    clk_IBUF_BUFG
    SLICE_X1Y74          FDRE                                         r  Y_reg[0][5]/C

Slack:                    inf
  Source:                 Xin[0]
                            (input port)
  Destination:            Y_reg[0][11]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.393ns  (logic 2.364ns (43.825%)  route 3.030ns (56.175%))
  Logic Levels:           6  (CARRY4=3 IBUF=1 LUT1=1 LUT5=1)
  Clock Path Skew:        5.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.013ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T9                                                0.000     0.000 f  Xin[0] (IN)
                         net (fo=0)                   0.000     0.000    Xin[0]
    T9                   IBUF (Prop_ibuf_I_O)         1.005     1.005 f  Xin_IBUF[0]_inst/O
                         net (fo=3, routed)           1.676     2.680    Xin_IBUF[0]
    SLICE_X2Y68          LUT1 (Prop_lut1_I0_O)        0.124     2.804 r  Y[0][4]_i_3/O
                         net (fo=1, routed)           0.568     3.373    Y[0][4]_i_3_n_0
    SLICE_X3Y68          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     3.953 r  Y_reg[0][4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.953    Y_reg[0][4]_i_2_n_0
    SLICE_X3Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.067 r  Y_reg[0][8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.067    Y_reg[0][8]_i_2_n_0
    SLICE_X3Y70          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.306 r  Y_reg[0][12]_i_2/O[2]
                         net (fo=1, routed)           0.786     5.091    Y_reg[0][12]_i_2_n_5
    SLICE_X3Y73          LUT5 (Prop_lut5_I1_O)        0.302     5.393 r  Y[0][11]_i_1/O
                         net (fo=1, routed)           0.000     5.393    Y[0][11]_i_1_n_0
    SLICE_X3Y73          FDRE                                         r  Y_reg[0][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        1.590     5.013    clk_IBUF_BUFG
    SLICE_X3Y73          FDRE                                         r  Y_reg[0][11]/C

Slack:                    inf
  Source:                 Xin[0]
                            (input port)
  Destination:            Y_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.350ns  (logic 1.910ns (35.696%)  route 3.440ns (64.304%))
  Logic Levels:           4  (CARRY4=1 IBUF=1 LUT1=1 LUT5=1)
  Clock Path Skew:        5.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T9                                                0.000     0.000 f  Xin[0] (IN)
                         net (fo=0)                   0.000     0.000    Xin[0]
    T9                   IBUF (Prop_ibuf_I_O)         1.005     1.005 f  Xin_IBUF[0]_inst/O
                         net (fo=3, routed)           1.676     2.680    Xin_IBUF[0]
    SLICE_X2Y68          LUT1 (Prop_lut1_I0_O)        0.124     2.804 r  Y[0][4]_i_3/O
                         net (fo=1, routed)           0.568     3.373    Y[0][4]_i_3_n_0
    SLICE_X3Y68          CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.482     3.855 r  Y_reg[0][4]_i_2/O[0]
                         net (fo=1, routed)           1.196     5.051    Y_reg[0][4]_i_2_n_7
    SLICE_X0Y75          LUT5 (Prop_lut5_I1_O)        0.299     5.350 r  Y[0][1]_i_1/O
                         net (fo=1, routed)           0.000     5.350    Y[0][1]_i_1_n_0
    SLICE_X0Y75          FDRE                                         r  Y_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        1.588     5.011    clk_IBUF_BUFG
    SLICE_X0Y75          FDRE                                         r  Y_reg[0][1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Yin[5]
                            (input port)
  Destination:            Y_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.583ns  (logic 0.236ns (40.470%)  route 0.347ns (59.530%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  Yin[5] (IN)
                         net (fo=0)                   0.000     0.000    Yin[5]
    R15                  IBUF (Prop_ibuf_I_O)         0.191     0.191 r  Yin_IBUF[5]_inst/O
                         net (fo=3, routed)           0.347     0.538    Yin_IBUF[5]
    SLICE_X1Y74          LUT5 (Prop_lut5_I3_O)        0.045     0.583 r  Y[0][5]_i_1/O
                         net (fo=1, routed)           0.000     0.583    Y[0][5]_i_1_n_0
    SLICE_X1Y74          FDRE                                         r  Y_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        0.861     2.026    clk_IBUF_BUFG
    SLICE_X1Y74          FDRE                                         r  Y_reg[0][5]/C

Slack:                    inf
  Source:                 Yin[2]
                            (input port)
  Destination:            X_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.592ns  (logic 0.241ns (40.674%)  route 0.351ns (59.326%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  Yin[2] (IN)
                         net (fo=0)                   0.000     0.000    Yin[2]
    R16                  IBUF (Prop_ibuf_I_O)         0.196     0.196 r  Yin_IBUF[2]_inst/O
                         net (fo=3, routed)           0.351     0.547    Yin_IBUF[2]
    SLICE_X0Y69          LUT5 (Prop_lut5_I1_O)        0.045     0.592 r  X[0][2]_i_1/O
                         net (fo=1, routed)           0.000     0.592    X[0][2]_i_1_n_0
    SLICE_X0Y69          FDRE                                         r  X_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        0.867     2.032    clk_IBUF_BUFG
    SLICE_X0Y69          FDRE                                         r  X_reg[0][2]/C

Slack:                    inf
  Source:                 Yin[8]
                            (input port)
  Destination:            X_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.610ns  (logic 0.247ns (40.423%)  route 0.364ns (59.577%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 r  Yin[8] (IN)
                         net (fo=0)                   0.000     0.000    Yin[8]
    P17                  IBUF (Prop_ibuf_I_O)         0.202     0.202 r  Yin_IBUF[8]_inst/O
                         net (fo=3, routed)           0.364     0.565    Yin_IBUF[8]
    SLICE_X0Y76          LUT5 (Prop_lut5_I1_O)        0.045     0.610 r  X[0][8]_i_1/O
                         net (fo=1, routed)           0.000     0.610    X[0][8]_i_1_n_0
    SLICE_X0Y76          FDRE                                         r  X_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        0.862     2.027    clk_IBUF_BUFG
    SLICE_X0Y76          FDRE                                         r  X_reg[0][8]/C

Slack:                    inf
  Source:                 Yin[7]
                            (input port)
  Destination:            X_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.631ns  (logic 0.251ns (39.815%)  route 0.380ns (60.185%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 r  Yin[7] (IN)
                         net (fo=0)                   0.000     0.000    Yin[7]
    R17                  IBUF (Prop_ibuf_I_O)         0.206     0.206 r  Yin_IBUF[7]_inst/O
                         net (fo=3, routed)           0.380     0.586    Yin_IBUF[7]
    SLICE_X0Y74          LUT5 (Prop_lut5_I1_O)        0.045     0.631 r  X[0][7]_i_1/O
                         net (fo=1, routed)           0.000     0.631    X[0][7]_i_1_n_0
    SLICE_X0Y74          FDRE                                         r  X_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        0.861     2.026    clk_IBUF_BUFG
    SLICE_X0Y74          FDRE                                         r  X_reg[0][7]/C

Slack:                    inf
  Source:                 Yin[8]
                            (input port)
  Destination:            Y_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.633ns  (logic 0.247ns (38.948%)  route 0.387ns (61.052%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 r  Yin[8] (IN)
                         net (fo=0)                   0.000     0.000    Yin[8]
    P17                  IBUF (Prop_ibuf_I_O)         0.202     0.202 r  Yin_IBUF[8]_inst/O
                         net (fo=3, routed)           0.387     0.588    Yin_IBUF[8]
    SLICE_X0Y76          LUT5 (Prop_lut5_I3_O)        0.045     0.633 r  Y[0][8]_i_1/O
                         net (fo=1, routed)           0.000     0.633    Y[0][8]_i_1_n_0
    SLICE_X0Y76          FDRE                                         r  Y_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        0.862     2.027    clk_IBUF_BUFG
    SLICE_X0Y76          FDRE                                         r  Y_reg[0][8]/C

Slack:                    inf
  Source:                 Yin[12]
                            (input port)
  Destination:            X_reg[0][12]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.655ns  (logic 0.225ns (34.383%)  route 0.430ns (65.617%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M16                                               0.000     0.000 r  Yin[12] (IN)
                         net (fo=0)                   0.000     0.000    Yin[12]
    M16                  IBUF (Prop_ibuf_I_O)         0.180     0.180 r  Yin_IBUF[12]_inst/O
                         net (fo=3, routed)           0.430     0.610    Yin_IBUF[12]
    SLICE_X0Y75          LUT5 (Prop_lut5_I1_O)        0.045     0.655 r  X[0][12]_i_1/O
                         net (fo=1, routed)           0.000     0.655    X[0][12]_i_1_n_0
    SLICE_X0Y75          FDRE                                         r  X_reg[0][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        0.861     2.026    clk_IBUF_BUFG
    SLICE_X0Y75          FDRE                                         r  X_reg[0][12]/C

Slack:                    inf
  Source:                 Yin[12]
                            (input port)
  Destination:            Y_reg[0][12]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.656ns  (logic 0.225ns (34.331%)  route 0.431ns (65.669%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M16                                               0.000     0.000 r  Yin[12] (IN)
                         net (fo=0)                   0.000     0.000    Yin[12]
    M16                  IBUF (Prop_ibuf_I_O)         0.180     0.180 r  Yin_IBUF[12]_inst/O
                         net (fo=3, routed)           0.431     0.611    Yin_IBUF[12]
    SLICE_X0Y75          LUT5 (Prop_lut5_I3_O)        0.045     0.656 r  Y[0][12]_i_1/O
                         net (fo=1, routed)           0.000     0.656    Y[0][12]_i_1_n_0
    SLICE_X0Y75          FDRE                                         r  Y_reg[0][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        0.861     2.026    clk_IBUF_BUFG
    SLICE_X0Y75          FDRE                                         r  Y_reg[0][12]/C

Slack:                    inf
  Source:                 Yin[10]
                            (input port)
  Destination:            Y_reg[0][10]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.686ns  (logic 0.222ns (32.305%)  route 0.464ns (67.695%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N15                                               0.000     0.000 r  Yin[10] (IN)
                         net (fo=0)                   0.000     0.000    Yin[10]
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  Yin_IBUF[10]_inst/O
                         net (fo=3, routed)           0.464     0.641    Yin_IBUF[10]
    SLICE_X0Y76          LUT5 (Prop_lut5_I3_O)        0.045     0.686 r  Y[0][10]_i_1/O
                         net (fo=1, routed)           0.000     0.686    Y[0][10]_i_1_n_0
    SLICE_X0Y76          FDRE                                         r  Y_reg[0][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        0.862     2.027    clk_IBUF_BUFG
    SLICE_X0Y76          FDRE                                         r  Y_reg[0][10]/C

Slack:                    inf
  Source:                 Yin[0]
                            (input port)
  Destination:            X_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.705ns  (logic 0.256ns (36.277%)  route 0.449ns (63.723%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        2.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V15                                               0.000     0.000 r  Yin[0] (IN)
                         net (fo=0)                   0.000     0.000    Yin[0]
    V15                  IBUF (Prop_ibuf_I_O)         0.211     0.211 r  Yin_IBUF[0]_inst/O
                         net (fo=3, routed)           0.449     0.660    Yin_IBUF[0]
    SLICE_X3Y72          LUT4 (Prop_lut4_I0_O)        0.045     0.705 r  X[0][0]_i_1/O
                         net (fo=1, routed)           0.000     0.705    X[0][0]_i_1_n_0
    SLICE_X3Y72          FDRE                                         r  X_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        0.864     2.029    clk_IBUF_BUFG
    SLICE_X3Y72          FDRE                                         r  X_reg[0][0]/C

Slack:                    inf
  Source:                 Yin[0]
                            (input port)
  Destination:            Y_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.709ns  (logic 0.260ns (36.637%)  route 0.449ns (63.363%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        2.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V15                                               0.000     0.000 r  Yin[0] (IN)
                         net (fo=0)                   0.000     0.000    Yin[0]
    V15                  IBUF (Prop_ibuf_I_O)         0.211     0.211 r  Yin_IBUF[0]_inst/O
                         net (fo=3, routed)           0.449     0.660    Yin_IBUF[0]
    SLICE_X3Y72          LUT4 (Prop_lut4_I2_O)        0.049     0.709 r  Y[0][0]_i_1/O
                         net (fo=1, routed)           0.000     0.709    Y[0][0]_i_1_n_0
    SLICE_X3Y72          FDRE                                         r  Y_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        0.864     2.029    clk_IBUF_BUFG
    SLICE_X3Y72          FDRE                                         r  Y_reg[0][0]/C





