// Seed: 1473464981
module module_0 #(
    parameter id_6 = 32'd81,
    parameter id_7 = 32'd39
) (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  inout wire id_3;
  output wire id_2;
  input wire id_1;
  logic id_5;
  wire  _id_6;
  wire  _id_7;
  assign id_5 = id_1;
  always if (1 + 1) id_5[id_7&id_6] <= #1 1;
  wire id_8;
endmodule
module module_1 (
    input tri id_0,
    output tri id_1,
    input supply1 id_2,
    input supply1 id_3,
    output supply1 id_4
);
  assign id_4 = 1;
  specify
    (id_6 => id_7, id_8) = id_9;
  endspecify
  module_0 modCall_1 (
      id_7,
      id_7,
      id_7,
      id_7
  );
  always @(1 - -1 & id_9) id_6 <= 1;
  assign id_9 = id_9;
endmodule
