I 000047 55 851           1230501682324 behave
(_unit VHDL (poarta_xor 0 1 (behave 0 7 ))
	(_version v147)
	(_time 1230501682325 2008.12.29 00:01:22)
	(_source (\./src/porti.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 1816111f464f4d0f1a4c0c4248)
	(_entity
		(_time 1230501682302)
	)
	(_object
		(_generic (_internal del ~extSTD.STANDARD.TIME 0 2 \3.0 ns\ (_entity ((ns 4613937818241073152)))))
		(_port (_internal x1 ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal x2 ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 4 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behave 1 -1
	)
)
I 000047 55 782           1230501682332 behave
(_unit VHDL (inversor 0 15 (behave 0 21 ))
	(_version v147)
	(_time 1230501682333 2008.12.29 00:01:22)
	(_source (\./src/porti.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 1817181f454e4a0e1d4e0a434a)
	(_entity
		(_time 1230501682330)
	)
	(_object
		(_generic (_internal del ~extSTD.STANDARD.TIME 0 16 \4.0 ns\ (_entity ((ns 4616189618054758400)))))
		(_port (_internal x ~extSTD.STANDARD.BIT 0 17 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 18 (_entity (_out ))))
		(_process
			(line__24(_architecture 0 0 24 (_assignment (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behave 1 -1
	)
)
I 000047 55 851           1230502010496 behave
(_unit VHDL (poarta_xor 0 1 (behave 0 7 ))
	(_version v147)
	(_time 1230502010497 2008.12.29 00:06:50)
	(_source (\./src/porti.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 1b15491c1f4c4e0c194f0f414b)
	(_entity
		(_time 1230501682301)
	)
	(_object
		(_generic (_internal del ~extSTD.STANDARD.TIME 0 2 \3.0 ns\ (_entity ((ns 4613937818241073152)))))
		(_port (_internal x1 ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal x2 ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 4 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behave 1 -1
	)
)
I 000047 55 782           1230502010502 behave
(_unit VHDL (inversor 0 15 (behave 0 21 ))
	(_version v147)
	(_time 1230502010503 2008.12.29 00:06:50)
	(_source (\./src/porti.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 1b14401c1c4d490d1e4d094049)
	(_entity
		(_time 1230501682329)
	)
	(_object
		(_generic (_internal del ~extSTD.STANDARD.TIME 0 16 \4.0 ns\ (_entity ((ns 4616189618054758400)))))
		(_port (_internal x ~extSTD.STANDARD.BIT 0 17 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 18 (_entity (_out ))))
		(_process
			(line__24(_architecture 0 0 24 (_assignment (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behave 1 -1
	)
)
I 000047 55 851           1230502013444 behave
(_unit VHDL (poarta_xor 0 1 (behave 0 7 ))
	(_version v147)
	(_time 1230502013445 2008.12.29 00:06:53)
	(_source (\./src/porti.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 9fc999909fc8ca889dcb8bc5cf)
	(_entity
		(_time 1230501682301)
	)
	(_object
		(_generic (_internal del ~extSTD.STANDARD.TIME 0 2 \3.0 ns\ (_entity ((ns 4613937818241073152)))))
		(_port (_internal x1 ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal x2 ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 4 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behave 1 -1
	)
)
I 000047 55 782           1230502013450 behave
(_unit VHDL (inversor 0 15 (behave 0 21 ))
	(_version v147)
	(_time 1230502013451 2008.12.29 00:06:53)
	(_source (\./src/porti.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 9fc890909cc9cd899ac98dc4cd)
	(_entity
		(_time 1230501682329)
	)
	(_object
		(_generic (_internal del ~extSTD.STANDARD.TIME 0 16 \4.0 ns\ (_entity ((ns 4616189618054758400)))))
		(_port (_internal x ~extSTD.STANDARD.BIT 0 17 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 18 (_entity (_out ))))
		(_process
			(line__24(_architecture 0 0 24 (_assignment (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behave 1 -1
	)
)
I 000047 55 851           1230502475683 behave
(_unit VHDL (poarta_xor 0 1 (behave 0 7 ))
	(_version v147)
	(_time 1230502475684 2008.12.29 00:14:35)
	(_source (\./src/porti.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 55005156060200425701410f05)
	(_entity
		(_time 1230501682301)
	)
	(_object
		(_generic (_internal del ~extSTD.STANDARD.TIME 0 2 \3.0 ns\ (_entity ((ns 4613937818241073152)))))
		(_port (_internal x1 ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal x2 ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 4 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behave 1 -1
	)
)
I 000047 55 782           1230502475689 behave
(_unit VHDL (inversor 0 15 (behave 0 21 ))
	(_version v147)
	(_time 1230502475690 2008.12.29 00:14:35)
	(_source (\./src/porti.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 55015856050307435003470e07)
	(_entity
		(_time 1230501682329)
	)
	(_object
		(_generic (_internal del ~extSTD.STANDARD.TIME 0 16 \4.0 ns\ (_entity ((ns 4616189618054758400)))))
		(_port (_internal x ~extSTD.STANDARD.BIT 0 17 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 18 (_entity (_out ))))
		(_process
			(line__24(_architecture 0 0 24 (_assignment (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behave 1 -1
	)
)
I 000047 55 851           1230502866618 behave
(_unit VHDL (poarta_xor 0 1 (behave 0 7 ))
	(_version v147)
	(_time 1230502866619 2008.12.29 00:21:06)
	(_source (\./src/porti.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 80d6d28ed6d7d59782d494dad0)
	(_entity
		(_time 1230501682301)
	)
	(_object
		(_generic (_internal del ~extSTD.STANDARD.TIME 0 2 \3.0 ns\ (_entity ((ns 4613937818241073152)))))
		(_port (_internal x1 ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal x2 ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 4 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behave 1 -1
	)
)
I 000047 55 782           1230502866624 behave
(_unit VHDL (inversor 0 15 (behave 0 21 ))
	(_version v147)
	(_time 1230502866625 2008.12.29 00:21:06)
	(_source (\./src/porti.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 80d7db8ed5d6d29685d692dbd2)
	(_entity
		(_time 1230501682329)
	)
	(_object
		(_generic (_internal del ~extSTD.STANDARD.TIME 0 16 \4.0 ns\ (_entity ((ns 4616189618054758400)))))
		(_port (_internal x ~extSTD.STANDARD.BIT 0 17 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 18 (_entity (_out ))))
		(_process
			(line__24(_architecture 0 0 24 (_assignment (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behave 1 -1
	)
)
I 000047 55 2697          1230502866791 struct
(_unit VHDL (circ_paritate 0 1 (struct 0 6 ))
	(_version v147)
	(_time 1230502866792 2008.12.29 00:21:06)
	(_source (\./src/circuit_paritate.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 2b7c7b2f707d7d3d29266d707a)
	(_entity
		(_time 1230502866789)
	)
	(_component
		(xor_gate
			(_object
				(_generic (_internal del ~extSTD.STANDARD.TIME 0 8 (_entity -1 ((ns 4613937818241073152)))))
				(_port (_internal x1 ~extSTD.STANDARD.BIT 0 9 (_entity (_in ))))
				(_port (_internal x2 ~extSTD.STANDARD.BIT 0 9 (_entity (_in ))))
				(_port (_internal y ~extSTD.STANDARD.BIT 0 10 (_entity (_out ))))
			)
		)
		(inv_gate
			(_object
				(_generic (_internal del ~extSTD.STANDARD.TIME 0 14 (_entity -1 ((ns 4616189618054758400)))))
				(_port (_internal x ~extSTD.STANDARD.BIT 0 15 (_entity (_in ))))
				(_port (_internal y ~extSTD.STANDARD.BIT 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation xor1 0 21 (_component xor_gate )
		(_port
			((x1)(v(0)))
			((x2)(v(1)))
			((y)(s1))
		)
		(_use (_implicit)
			(_generic
				((del)((ns 4613937818241073152)))
			)
			(_port
				((x1)(x1))
				((x2)(x2))
				((y)(y))
			)
		)
	)
	(_instantiation xor2 0 22 (_component xor_gate )
		(_port
			((x1)(v(2)))
			((x2)(v(3)))
			((y)(s2))
		)
		(_use (_implicit)
			(_generic
				((del)((ns 4613937818241073152)))
			)
			(_port
				((x1)(x1))
				((x2)(x2))
				((y)(y))
			)
		)
	)
	(_instantiation xor3 0 23 (_component xor_gate )
		(_generic
			((del)((ns 4616189618054758400)))
		)
		(_port
			((x1)(s1))
			((x2)(s2))
			((y)(s3))
		)
		(_use (_implicit)
			(_generic
				((del)((ns 4616189618054758400)))
			)
			(_port
				((x1)(x1))
				((x2)(x2))
				((y)(y))
			)
		)
	)
	(_instantiation inv1 0 24 (_component inv_gate )
		(_port
			((x)(s3))
			((y)(y))
		)
		(_use (_implicit)
			(_generic
				((del)((ns 4616189618054758400)))
			)
			(_port
				((x)(x))
				((y)(y))
			)
		)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 2 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal v ~BIT_VECTOR{3~downto~0}~12 0 2 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_signal (_internal s1 ~extSTD.STANDARD.BIT 0 18 (_architecture (_uni ))))
		(_signal (_internal s2 ~extSTD.STANDARD.BIT 0 18 (_architecture (_uni ))))
		(_signal (_internal s3 ~extSTD.STANDARD.BIT 0 18 (_architecture (_uni ))))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
)
I 000036 55 551 0 cfg_circ_paritate
(_configuration VHDL (cfg_circ_paritate 0 27 (circ_paritate))
	(_version v147)
	(_time 1230502866806 2008.12.29 00:21:06)
	(_source (\./src/circuit_paritate.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 3b6c6b3e6f6c682e6d35286163)
	(_architecture struct
		(_instantiation xor1
			(_entity . poarta_xor behave
			)
		)
		(_instantiation xor2
			(_entity . poarta_xor behave
			)
		)
		(_instantiation xor3
			(_entity . poarta_xor behave
			)
		)
		(_instantiation inv1
			(_entity . inversor behave
			)
		)
	)
)
I 000059 55 1366          1230502866838 comport_concurent1
(_unit VHDL (circ_paritate 0 1 (comport_concurent1 0 37 ))
	(_version v147)
	(_time 1230502866839 2008.12.29 00:21:06)
	(_source (\./src/circuit_paritate.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 5a0d0a59020c0c4c590c1c010b)
	(_entity
		(_time 1230502866788)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 2 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal v ~BIT_VECTOR{3~downto~0}~12 0 2 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_signal (_internal t1 ~extSTD.STANDARD.BIT 0 38 (_architecture (_uni ))))
		(_signal (_internal t2 ~extSTD.STANDARD.BIT 0 38 (_architecture (_uni ))))
		(_signal (_internal t3 ~extSTD.STANDARD.BIT 0 38 (_architecture (_uni ))))
		(_process
			(line__40(_architecture 0 0 40 (_assignment (_simple)(_target(1))(_sensitivity(4)))))
			(line__41(_architecture 1 0 41 (_assignment (_simple)(_target(4))(_sensitivity(2)(3)))))
			(line__42(_architecture 2 0 42 (_assignment (_simple)(_target(3))(_sensitivity(0(3))(0(2))))))
			(line__43(_architecture 3 0 43 (_assignment (_simple)(_target(2))(_sensitivity(0(1))(0(0))))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_model . comport_concurent1 4 -1
	)
)
I 000059 55 862           1230502866842 comport_concurent2
(_unit VHDL (circ_paritate 0 1 (comport_concurent2 0 46 ))
	(_version v147)
	(_time 1230502866843 2008.12.29 00:21:06)
	(_source (\./src/circuit_paritate.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 5a0d0a59020c0c4c59561c010b)
	(_entity
		(_time 1230502866788)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 2 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal v ~BIT_VECTOR{3~downto~0}~12 0 2 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_process
			(line__49(_architecture 0 0 49 (_assignment (_simple)(_target(1))(_sensitivity(0(3))(0(2))(0(1))(0(0))))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_model . comport_concurent2 1 -1
	)
)
I 000047 55 851           1230502896642 behave
(_unit VHDL (poarta_xor 0 1 (behave 0 7 ))
	(_version v147)
	(_time 1230502896643 2008.12.29 00:21:36)
	(_source (\./src/porti.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code cecbce9bcd999bd9cc9ada949e)
	(_entity
		(_time 1230501682301)
	)
	(_object
		(_generic (_internal del ~extSTD.STANDARD.TIME 0 2 \3.0 ns\ (_entity ((ns 4613937818241073152)))))
		(_port (_internal x1 ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal x2 ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 4 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behave 1 -1
	)
)
I 000047 55 782           1230502896648 behave
(_unit VHDL (inversor 0 15 (behave 0 21 ))
	(_version v147)
	(_time 1230502896649 2008.12.29 00:21:36)
	(_source (\./src/porti.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code cecac79bce989cd8cb98dc959c)
	(_entity
		(_time 1230501682329)
	)
	(_object
		(_generic (_internal del ~extSTD.STANDARD.TIME 0 16 \4.0 ns\ (_entity ((ns 4616189618054758400)))))
		(_port (_internal x ~extSTD.STANDARD.BIT 0 17 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 18 (_entity (_out ))))
		(_process
			(line__24(_architecture 0 0 24 (_assignment (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behave 1 -1
	)
)
I 000047 55 2697          1230502896729 struct
(_unit VHDL (circ_paritate 0 1 (struct 0 6 ))
	(_version v147)
	(_time 1230502896730 2008.12.29 00:21:36)
	(_source (\./src/circuit_paritate.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 1c181e1b464a4a0a1e115a474d)
	(_entity
		(_time 1230502866788)
	)
	(_component
		(xor_gate
			(_object
				(_generic (_internal del ~extSTD.STANDARD.TIME 0 8 (_entity -1 ((ns 4613937818241073152)))))
				(_port (_internal x1 ~extSTD.STANDARD.BIT 0 9 (_entity (_in ))))
				(_port (_internal x2 ~extSTD.STANDARD.BIT 0 9 (_entity (_in ))))
				(_port (_internal y ~extSTD.STANDARD.BIT 0 10 (_entity (_out ))))
			)
		)
		(inv_gate
			(_object
				(_generic (_internal del ~extSTD.STANDARD.TIME 0 14 (_entity -1 ((ns 4616189618054758400)))))
				(_port (_internal x ~extSTD.STANDARD.BIT 0 15 (_entity (_in ))))
				(_port (_internal y ~extSTD.STANDARD.BIT 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation xor1 0 21 (_component xor_gate )
		(_port
			((x1)(v(0)))
			((x2)(v(1)))
			((y)(s1))
		)
		(_use (_implicit)
			(_generic
				((del)((ns 4613937818241073152)))
			)
			(_port
				((x1)(x1))
				((x2)(x2))
				((y)(y))
			)
		)
	)
	(_instantiation xor2 0 22 (_component xor_gate )
		(_port
			((x1)(v(2)))
			((x2)(v(3)))
			((y)(s2))
		)
		(_use (_implicit)
			(_generic
				((del)((ns 4613937818241073152)))
			)
			(_port
				((x1)(x1))
				((x2)(x2))
				((y)(y))
			)
		)
	)
	(_instantiation xor3 0 23 (_component xor_gate )
		(_generic
			((del)((ns 4616189618054758400)))
		)
		(_port
			((x1)(s1))
			((x2)(s2))
			((y)(s3))
		)
		(_use (_implicit)
			(_generic
				((del)((ns 4616189618054758400)))
			)
			(_port
				((x1)(x1))
				((x2)(x2))
				((y)(y))
			)
		)
	)
	(_instantiation inv1 0 24 (_component inv_gate )
		(_port
			((x)(s3))
			((y)(y))
		)
		(_use (_implicit)
			(_generic
				((del)((ns 4616189618054758400)))
			)
			(_port
				((x)(x))
				((y)(y))
			)
		)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 2 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal v ~BIT_VECTOR{3~downto~0}~12 0 2 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_signal (_internal s1 ~extSTD.STANDARD.BIT 0 18 (_architecture (_uni ))))
		(_signal (_internal s2 ~extSTD.STANDARD.BIT 0 18 (_architecture (_uni ))))
		(_signal (_internal s3 ~extSTD.STANDARD.BIT 0 18 (_architecture (_uni ))))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
)
I 000036 55 551 0 cfg_circ_paritate
(_configuration VHDL (cfg_circ_paritate 0 27 (circ_paritate))
	(_version v147)
	(_time 1230502896733 2008.12.29 00:21:36)
	(_source (\./src/circuit_paritate.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 2b2f292f7f7c783e7d25387173)
	(_architecture struct
		(_instantiation xor1
			(_entity . poarta_xor behave
			)
		)
		(_instantiation xor2
			(_entity . poarta_xor behave
			)
		)
		(_instantiation xor3
			(_entity . poarta_xor behave
			)
		)
		(_instantiation inv1
			(_entity . inversor behave
			)
		)
	)
)
I 000059 55 1366          1230502896754 comport_concurent1
(_unit VHDL (circ_paritate 0 1 (comport_concurent1 0 37 ))
	(_version v147)
	(_time 1230502896755 2008.12.29 00:21:36)
	(_source (\./src/circuit_paritate.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 3b3f393e606d6d2d386d7d606a)
	(_entity
		(_time 1230502866788)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 2 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal v ~BIT_VECTOR{3~downto~0}~12 0 2 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_signal (_internal t1 ~extSTD.STANDARD.BIT 0 38 (_architecture (_uni ))))
		(_signal (_internal t2 ~extSTD.STANDARD.BIT 0 38 (_architecture (_uni ))))
		(_signal (_internal t3 ~extSTD.STANDARD.BIT 0 38 (_architecture (_uni ))))
		(_process
			(line__40(_architecture 0 0 40 (_assignment (_simple)(_target(1))(_sensitivity(4)))))
			(line__41(_architecture 1 0 41 (_assignment (_simple)(_target(4))(_sensitivity(2)(3)))))
			(line__42(_architecture 2 0 42 (_assignment (_simple)(_target(3))(_sensitivity(0(3))(0(2))))))
			(line__43(_architecture 3 0 43 (_assignment (_simple)(_target(2))(_sensitivity(0(1))(0(0))))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_model . comport_concurent1 4 -1
	)
)
I 000059 55 862           1230502896758 comport_concurent2
(_unit VHDL (circ_paritate 0 1 (comport_concurent2 0 46 ))
	(_version v147)
	(_time 1230502896759 2008.12.29 00:21:36)
	(_source (\./src/circuit_paritate.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 3b3f393e606d6d2d38377d606a)
	(_entity
		(_time 1230502866788)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 2 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal v ~BIT_VECTOR{3~downto~0}~12 0 2 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_process
			(line__49(_architecture 0 0 49 (_assignment (_simple)(_target(1))(_sensitivity(0(3))(0(2))(0(1))(0(0))))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_model . comport_concurent2 1 -1
	)
)
I 000059 55 1035          1230502896823 comport_secvential
(_unit VHDL (circ_paritate 0 1 (comport_secvential 0 8 ))
	(_version v147)
	(_time 1230502896824 2008.12.29 00:21:36)
	(_source (\./src/circuit_paritate.vhd\(\./src/circuit_paritate_secvential.vhd\)))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 797d7b78792f2f6f7b293f2228)
	(_entity
		(_time 1230502866788)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 2 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal v ~BIT_VECTOR{3~downto~0}~12 0 2 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_variable (_internal nr_de_1 ~extSTD.STANDARD.INTEGER 1 17 (_process 0 ((i 0)))))
		(_process
			(line__11(_architecture 0 1 11 (_process (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . comport_secvential 1 -1
	)
)
I 000047 55 851           1230502902920 behave
(_unit VHDL (poarta_xor 0 1 (behave 0 7 ))
	(_version v147)
	(_time 1230502902921 2008.12.29 00:21:42)
	(_source (\./src/porti.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 4d49444f4f1a185a4f1959171d)
	(_entity
		(_time 1230501682301)
	)
	(_object
		(_generic (_internal del ~extSTD.STANDARD.TIME 0 2 \3.0 ns\ (_entity ((ns 4613937818241073152)))))
		(_port (_internal x1 ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal x2 ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 4 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behave 1 -1
	)
)
I 000047 55 782           1230502902926 behave
(_unit VHDL (inversor 0 15 (behave 0 21 ))
	(_version v147)
	(_time 1230502902927 2008.12.29 00:21:42)
	(_source (\./src/porti.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 4d484d4f4c1b1f5b481b5f161f)
	(_entity
		(_time 1230501682329)
	)
	(_object
		(_generic (_internal del ~extSTD.STANDARD.TIME 0 16 \4.0 ns\ (_entity ((ns 4616189618054758400)))))
		(_port (_internal x ~extSTD.STANDARD.BIT 0 17 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 18 (_entity (_out ))))
		(_process
			(line__24(_architecture 0 0 24 (_assignment (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behave 1 -1
	)
)
I 000047 55 2697          1230502903011 struct
(_unit VHDL (circ_paritate 0 1 (struct 0 6 ))
	(_version v147)
	(_time 1230502903012 2008.12.29 00:21:43)
	(_source (\./src/circuit_paritate.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code abaea1fcf0fdfdbda9a6edf0fa)
	(_entity
		(_time 1230502866788)
	)
	(_component
		(xor_gate
			(_object
				(_generic (_internal del ~extSTD.STANDARD.TIME 0 8 (_entity -1 ((ns 4613937818241073152)))))
				(_port (_internal x1 ~extSTD.STANDARD.BIT 0 9 (_entity (_in ))))
				(_port (_internal x2 ~extSTD.STANDARD.BIT 0 9 (_entity (_in ))))
				(_port (_internal y ~extSTD.STANDARD.BIT 0 10 (_entity (_out ))))
			)
		)
		(inv_gate
			(_object
				(_generic (_internal del ~extSTD.STANDARD.TIME 0 14 (_entity -1 ((ns 4616189618054758400)))))
				(_port (_internal x ~extSTD.STANDARD.BIT 0 15 (_entity (_in ))))
				(_port (_internal y ~extSTD.STANDARD.BIT 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation xor1 0 21 (_component xor_gate )
		(_port
			((x1)(v(0)))
			((x2)(v(1)))
			((y)(s1))
		)
		(_use (_implicit)
			(_generic
				((del)((ns 4613937818241073152)))
			)
			(_port
				((x1)(x1))
				((x2)(x2))
				((y)(y))
			)
		)
	)
	(_instantiation xor2 0 22 (_component xor_gate )
		(_port
			((x1)(v(2)))
			((x2)(v(3)))
			((y)(s2))
		)
		(_use (_implicit)
			(_generic
				((del)((ns 4613937818241073152)))
			)
			(_port
				((x1)(x1))
				((x2)(x2))
				((y)(y))
			)
		)
	)
	(_instantiation xor3 0 23 (_component xor_gate )
		(_generic
			((del)((ns 4616189618054758400)))
		)
		(_port
			((x1)(s1))
			((x2)(s2))
			((y)(s3))
		)
		(_use (_implicit)
			(_generic
				((del)((ns 4616189618054758400)))
			)
			(_port
				((x1)(x1))
				((x2)(x2))
				((y)(y))
			)
		)
	)
	(_instantiation inv1 0 24 (_component inv_gate )
		(_port
			((x)(s3))
			((y)(y))
		)
		(_use (_implicit)
			(_generic
				((del)((ns 4616189618054758400)))
			)
			(_port
				((x)(x))
				((y)(y))
			)
		)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 2 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal v ~BIT_VECTOR{3~downto~0}~12 0 2 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_signal (_internal s1 ~extSTD.STANDARD.BIT 0 18 (_architecture (_uni ))))
		(_signal (_internal s2 ~extSTD.STANDARD.BIT 0 18 (_architecture (_uni ))))
		(_signal (_internal s3 ~extSTD.STANDARD.BIT 0 18 (_architecture (_uni ))))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
)
I 000036 55 551 0 cfg_circ_paritate
(_configuration VHDL (cfg_circ_paritate 0 27 (circ_paritate))
	(_version v147)
	(_time 1230502903015 2008.12.29 00:21:43)
	(_source (\./src/circuit_paritate.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code abaea1fcfffcf8befda5b8f1f3)
	(_architecture struct
		(_instantiation xor1
			(_entity . poarta_xor behave
			)
		)
		(_instantiation xor2
			(_entity . poarta_xor behave
			)
		)
		(_instantiation xor3
			(_entity . poarta_xor behave
			)
		)
		(_instantiation inv1
			(_entity . inversor behave
			)
		)
	)
)
I 000059 55 1366          1230502903035 comport_concurent1
(_unit VHDL (circ_paritate 0 1 (comport_concurent1 0 37 ))
	(_version v147)
	(_time 1230502903036 2008.12.29 00:21:43)
	(_source (\./src/circuit_paritate.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code cacfc09f929c9cdcc99c8c919b)
	(_entity
		(_time 1230502866788)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 2 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal v ~BIT_VECTOR{3~downto~0}~12 0 2 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_signal (_internal t1 ~extSTD.STANDARD.BIT 0 38 (_architecture (_uni ))))
		(_signal (_internal t2 ~extSTD.STANDARD.BIT 0 38 (_architecture (_uni ))))
		(_signal (_internal t3 ~extSTD.STANDARD.BIT 0 38 (_architecture (_uni ))))
		(_process
			(line__40(_architecture 0 0 40 (_assignment (_simple)(_target(1))(_sensitivity(4)))))
			(line__41(_architecture 1 0 41 (_assignment (_simple)(_target(4))(_sensitivity(2)(3)))))
			(line__42(_architecture 2 0 42 (_assignment (_simple)(_target(3))(_sensitivity(0(3))(0(2))))))
			(line__43(_architecture 3 0 43 (_assignment (_simple)(_target(2))(_sensitivity(0(1))(0(0))))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_model . comport_concurent1 4 -1
	)
)
I 000059 55 862           1230502903039 comport_concurent2
(_unit VHDL (circ_paritate 0 1 (comport_concurent2 0 46 ))
	(_version v147)
	(_time 1230502903040 2008.12.29 00:21:43)
	(_source (\./src/circuit_paritate.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code cacfc09f929c9cdcc9c68c919b)
	(_entity
		(_time 1230502866788)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 2 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal v ~BIT_VECTOR{3~downto~0}~12 0 2 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_process
			(line__49(_architecture 0 0 49 (_assignment (_simple)(_target(1))(_sensitivity(0(3))(0(2))(0(1))(0(0))))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_model . comport_concurent2 1 -1
	)
)
I 000059 55 1035          1230502903119 comport_secvential
(_unit VHDL (circ_paritate 0 1 (comport_secvential 0 8 ))
	(_version v147)
	(_time 1230502903120 2008.12.29 00:21:43)
	(_source (\./src/circuit_paritate.vhd\(\./src/circuit_paritate_secvential.vhd\)))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 181d4a1f194e4e0e1a485e4349)
	(_entity
		(_time 1230502866788)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 2 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal v ~BIT_VECTOR{3~downto~0}~12 0 2 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_variable (_internal nr_de_1 ~extSTD.STANDARD.INTEGER 1 17 (_process 0 ((i 0)))))
		(_process
			(line__11(_architecture 0 1 11 (_process (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . comport_secvential 1 -1
	)
)
I 000047 55 851           1230502951391 behave
(_unit VHDL (poarta_xor 0 1 (behave 0 7 ))
	(_version v147)
	(_time 1230502951392 2008.12.29 00:22:31)
	(_source (\./src/porti.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code b2e3b4e6e6e5e7a5b0e6a6e8e2)
	(_entity
		(_time 1230501682301)
	)
	(_object
		(_generic (_internal del ~extSTD.STANDARD.TIME 0 2 \3.0 ns\ (_entity ((ns 4613937818241073152)))))
		(_port (_internal x1 ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal x2 ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 4 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behave 1 -1
	)
)
I 000047 55 782           1230502951397 behave
(_unit VHDL (inversor 0 15 (behave 0 21 ))
	(_version v147)
	(_time 1230502951398 2008.12.29 00:22:31)
	(_source (\./src/porti.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code b2e2bde6e5e4e0a4b7e4a0e9e0)
	(_entity
		(_time 1230501682329)
	)
	(_object
		(_generic (_internal del ~extSTD.STANDARD.TIME 0 16 \4.0 ns\ (_entity ((ns 4616189618054758400)))))
		(_port (_internal x ~extSTD.STANDARD.BIT 0 17 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 18 (_entity (_out ))))
		(_process
			(line__24(_architecture 0 0 24 (_assignment (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behave 1 -1
	)
)
I 000047 55 2697          1230502951475 struct
(_unit VHDL (circ_paritate 0 1 (struct 0 6 ))
	(_version v147)
	(_time 1230502951476 2008.12.29 00:22:31)
	(_source (\./src/circuit_paritate.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 0050040609565616020d465b51)
	(_entity
		(_time 1230502866788)
	)
	(_component
		(xor_gate
			(_object
				(_generic (_internal del ~extSTD.STANDARD.TIME 0 8 (_entity -1 ((ns 4613937818241073152)))))
				(_port (_internal x1 ~extSTD.STANDARD.BIT 0 9 (_entity (_in ))))
				(_port (_internal x2 ~extSTD.STANDARD.BIT 0 9 (_entity (_in ))))
				(_port (_internal y ~extSTD.STANDARD.BIT 0 10 (_entity (_out ))))
			)
		)
		(inv_gate
			(_object
				(_generic (_internal del ~extSTD.STANDARD.TIME 0 14 (_entity -1 ((ns 4616189618054758400)))))
				(_port (_internal x ~extSTD.STANDARD.BIT 0 15 (_entity (_in ))))
				(_port (_internal y ~extSTD.STANDARD.BIT 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation xor1 0 21 (_component xor_gate )
		(_port
			((x1)(v(0)))
			((x2)(v(1)))
			((y)(s1))
		)
		(_use (_implicit)
			(_generic
				((del)((ns 4613937818241073152)))
			)
			(_port
				((x1)(x1))
				((x2)(x2))
				((y)(y))
			)
		)
	)
	(_instantiation xor2 0 22 (_component xor_gate )
		(_port
			((x1)(v(2)))
			((x2)(v(3)))
			((y)(s2))
		)
		(_use (_implicit)
			(_generic
				((del)((ns 4613937818241073152)))
			)
			(_port
				((x1)(x1))
				((x2)(x2))
				((y)(y))
			)
		)
	)
	(_instantiation xor3 0 23 (_component xor_gate )
		(_generic
			((del)((ns 4616189618054758400)))
		)
		(_port
			((x1)(s1))
			((x2)(s2))
			((y)(s3))
		)
		(_use (_implicit)
			(_generic
				((del)((ns 4616189618054758400)))
			)
			(_port
				((x1)(x1))
				((x2)(x2))
				((y)(y))
			)
		)
	)
	(_instantiation inv1 0 24 (_component inv_gate )
		(_port
			((x)(s3))
			((y)(y))
		)
		(_use (_implicit)
			(_generic
				((del)((ns 4616189618054758400)))
			)
			(_port
				((x)(x))
				((y)(y))
			)
		)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 2 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal v ~BIT_VECTOR{3~downto~0}~12 0 2 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_signal (_internal s1 ~extSTD.STANDARD.BIT 0 18 (_architecture (_uni ))))
		(_signal (_internal s2 ~extSTD.STANDARD.BIT 0 18 (_architecture (_uni ))))
		(_signal (_internal s3 ~extSTD.STANDARD.BIT 0 18 (_architecture (_uni ))))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
)
I 000036 55 551 0 cfg_circ_paritate
(_configuration VHDL (cfg_circ_paritate 0 27 (circ_paritate))
	(_version v147)
	(_time 1230502951479 2008.12.29 00:22:31)
	(_source (\./src/circuit_paritate.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 0050040606575315560e135a58)
	(_architecture struct
		(_instantiation xor1
			(_entity . poarta_xor behave
			)
		)
		(_instantiation xor2
			(_entity . poarta_xor behave
			)
		)
		(_instantiation xor3
			(_entity . poarta_xor behave
			)
		)
		(_instantiation inv1
			(_entity . inversor behave
			)
		)
	)
)
I 000059 55 1366          1230502951500 comport_concurent1
(_unit VHDL (circ_paritate 0 1 (comport_concurent1 0 37 ))
	(_version v147)
	(_time 1230502951501 2008.12.29 00:22:31)
	(_source (\./src/circuit_paritate.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 1f4f1b18404949091c4959444e)
	(_entity
		(_time 1230502866788)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 2 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal v ~BIT_VECTOR{3~downto~0}~12 0 2 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_signal (_internal t1 ~extSTD.STANDARD.BIT 0 38 (_architecture (_uni ))))
		(_signal (_internal t2 ~extSTD.STANDARD.BIT 0 38 (_architecture (_uni ))))
		(_signal (_internal t3 ~extSTD.STANDARD.BIT 0 38 (_architecture (_uni ))))
		(_process
			(line__40(_architecture 0 0 40 (_assignment (_simple)(_target(1))(_sensitivity(4)))))
			(line__41(_architecture 1 0 41 (_assignment (_simple)(_target(4))(_sensitivity(2)(3)))))
			(line__42(_architecture 2 0 42 (_assignment (_simple)(_target(3))(_sensitivity(0(3))(0(2))))))
			(line__43(_architecture 3 0 43 (_assignment (_simple)(_target(2))(_sensitivity(0(1))(0(0))))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_model . comport_concurent1 4 -1
	)
)
I 000059 55 862           1230502951504 comport_concurent2
(_unit VHDL (circ_paritate 0 1 (comport_concurent2 0 46 ))
	(_version v147)
	(_time 1230502951505 2008.12.29 00:22:31)
	(_source (\./src/circuit_paritate.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 1f4f1b18404949091c1359444e)
	(_entity
		(_time 1230502866788)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 2 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal v ~BIT_VECTOR{3~downto~0}~12 0 2 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_process
			(line__49(_architecture 0 0 49 (_assignment (_simple)(_target(1))(_sensitivity(0(3))(0(2))(0(1))(0(0))))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_model . comport_concurent2 1 -1
	)
)
I 000059 55 1035          1230502951568 comport_secvential
(_unit VHDL (circ_paritate 0 1 (comport_secvential 0 8 ))
	(_version v147)
	(_time 1230502951569 2008.12.29 00:22:31)
	(_source (\./src/circuit_paritate.vhd\(\./src/circuit_paritate_secvential.vhd\)))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 5e0e5a5d020808485c0e18050f)
	(_entity
		(_time 1230502866788)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 2 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal v ~BIT_VECTOR{3~downto~0}~12 0 2 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_variable (_internal nr_de_1 ~extSTD.STANDARD.INTEGER 1 17 (_process 0 ((i 0)))))
		(_process
			(line__11(_architecture 0 1 11 (_process (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . comport_secvential 1 -1
	)
)
I 000045 55 1522          1230502951630 test
(_unit VHDL (test 0 9 (test 0 12 ))
	(_version v147)
	(_time 1230502951631 2008.12.29 00:22:31)
	(_source (\./src/test.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 9ccd9f93cacacb8b999f88c6c8)
	(_entity
		(_time 1230502951619)
	)
	(_component
		(circ_paritate
			(_object
				(_port (_internal v ~BIT_VECTOR{3~downto~0}~13 0 14 (_entity (_in ))))
				(_port (_internal y ~extSTD.STANDARD.BIT 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation et 0 23 (_component circ_paritate )
		(_port
			((v)(vector))
			((y)(paritate_para))
		)
		(_use (_entity . circ_paritate)
		)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~13 0 14 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_type (_internal ~BIT_VECTOR{3~downto~0}~132 0 18 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_signal (_internal vector ~BIT_VECTOR{3~downto~0}~132 0 18 (_architecture (_uni ))))
		(_signal (_internal paritate_para ~extSTD.STANDARD.BIT 0 19 (_architecture (_uni ))))
		(_process
			(line__25(_architecture 0 0 25 (_assignment (_simple)(_target(0)))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_split (0)
	)
	(_static
		(16843009 )
		(65793 )
		(16777473 )
		(257 )
		(16842753 )
		(65537 )
		(16777217 )
		(1 )
		(16843008 )
		(65792 )
		(16777472 )
		(256 )
		(16842752 )
		(65536 )
		(16777216 )
		(0 )
	)
	(_model . test 1 -1
	)
)
I 000027 55 330 0 cfg_test
(_configuration VHDL (cfg_test 0 31 (test))
	(_version v147)
	(_time 1230502951634 2008.12.29 00:22:31)
	(_source (\./src/test.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 9ccc9893c9cbcf89caca88c6c8)
	(_architecture test
		(_instantiation et
			(_entity . circ_paritate comport_concurent1
			)
		)
	)
)
I 000047 55 851           1230502957149 behave
(_unit VHDL (poarta_xor 0 1 (behave 0 7 ))
	(_version v147)
	(_time 1230502957150 2008.12.29 00:22:37)
	(_source (\./src/porti.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 2e297a2a2d797b392c7a3a747e)
	(_entity
		(_time 1230501682301)
	)
	(_object
		(_generic (_internal del ~extSTD.STANDARD.TIME 0 2 \3.0 ns\ (_entity ((ns 4613937818241073152)))))
		(_port (_internal x1 ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal x2 ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 4 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behave 1 -1
	)
)
I 000047 55 782           1230502957155 behave
(_unit VHDL (inversor 0 15 (behave 0 21 ))
	(_version v147)
	(_time 1230502957156 2008.12.29 00:22:37)
	(_source (\./src/porti.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 2e28732a2e787c382b783c757c)
	(_entity
		(_time 1230501682329)
	)
	(_object
		(_generic (_internal del ~extSTD.STANDARD.TIME 0 16 \4.0 ns\ (_entity ((ns 4616189618054758400)))))
		(_port (_internal x ~extSTD.STANDARD.BIT 0 17 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 18 (_entity (_out ))))
		(_process
			(line__24(_architecture 0 0 24 (_assignment (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behave 1 -1
	)
)
I 000047 55 2697          1230502957238 struct
(_unit VHDL (circ_paritate 0 1 (struct 0 6 ))
	(_version v147)
	(_time 1230502957239 2008.12.29 00:22:37)
	(_source (\./src/circuit_paritate.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 7c7a2b7d262a2a6a7e713a272d)
	(_entity
		(_time 1230502866788)
	)
	(_component
		(xor_gate
			(_object
				(_generic (_internal del ~extSTD.STANDARD.TIME 0 8 (_entity -1 ((ns 4613937818241073152)))))
				(_port (_internal x1 ~extSTD.STANDARD.BIT 0 9 (_entity (_in ))))
				(_port (_internal x2 ~extSTD.STANDARD.BIT 0 9 (_entity (_in ))))
				(_port (_internal y ~extSTD.STANDARD.BIT 0 10 (_entity (_out ))))
			)
		)
		(inv_gate
			(_object
				(_generic (_internal del ~extSTD.STANDARD.TIME 0 14 (_entity -1 ((ns 4616189618054758400)))))
				(_port (_internal x ~extSTD.STANDARD.BIT 0 15 (_entity (_in ))))
				(_port (_internal y ~extSTD.STANDARD.BIT 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation xor1 0 21 (_component xor_gate )
		(_port
			((x1)(v(0)))
			((x2)(v(1)))
			((y)(s1))
		)
		(_use (_implicit)
			(_generic
				((del)((ns 4613937818241073152)))
			)
			(_port
				((x1)(x1))
				((x2)(x2))
				((y)(y))
			)
		)
	)
	(_instantiation xor2 0 22 (_component xor_gate )
		(_port
			((x1)(v(2)))
			((x2)(v(3)))
			((y)(s2))
		)
		(_use (_implicit)
			(_generic
				((del)((ns 4613937818241073152)))
			)
			(_port
				((x1)(x1))
				((x2)(x2))
				((y)(y))
			)
		)
	)
	(_instantiation xor3 0 23 (_component xor_gate )
		(_generic
			((del)((ns 4616189618054758400)))
		)
		(_port
			((x1)(s1))
			((x2)(s2))
			((y)(s3))
		)
		(_use (_implicit)
			(_generic
				((del)((ns 4616189618054758400)))
			)
			(_port
				((x1)(x1))
				((x2)(x2))
				((y)(y))
			)
		)
	)
	(_instantiation inv1 0 24 (_component inv_gate )
		(_port
			((x)(s3))
			((y)(y))
		)
		(_use (_implicit)
			(_generic
				((del)((ns 4616189618054758400)))
			)
			(_port
				((x)(x))
				((y)(y))
			)
		)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 2 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal v ~BIT_VECTOR{3~downto~0}~12 0 2 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_signal (_internal s1 ~extSTD.STANDARD.BIT 0 18 (_architecture (_uni ))))
		(_signal (_internal s2 ~extSTD.STANDARD.BIT 0 18 (_architecture (_uni ))))
		(_signal (_internal s3 ~extSTD.STANDARD.BIT 0 18 (_architecture (_uni ))))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
)
I 000036 55 551 0 cfg_circ_paritate
(_configuration VHDL (cfg_circ_paritate 0 27 (circ_paritate))
	(_version v147)
	(_time 1230502957242 2008.12.29 00:22:37)
	(_source (\./src/circuit_paritate.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 7c7a2b7d292b2f692a726f2624)
	(_architecture struct
		(_instantiation xor1
			(_entity . poarta_xor behave
			)
		)
		(_instantiation xor2
			(_entity . poarta_xor behave
			)
		)
		(_instantiation xor3
			(_entity . poarta_xor behave
			)
		)
		(_instantiation inv1
			(_entity . inversor behave
			)
		)
	)
)
I 000059 55 1366          1230502957258 comport_concurent1
(_unit VHDL (circ_paritate 0 1 (comport_concurent1 0 37 ))
	(_version v147)
	(_time 1230502957259 2008.12.29 00:22:37)
	(_source (\./src/circuit_paritate.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 9c9acb93c6caca8a9fcadac7cd)
	(_entity
		(_time 1230502866788)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 2 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal v ~BIT_VECTOR{3~downto~0}~12 0 2 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_signal (_internal t1 ~extSTD.STANDARD.BIT 0 38 (_architecture (_uni ))))
		(_signal (_internal t2 ~extSTD.STANDARD.BIT 0 38 (_architecture (_uni ))))
		(_signal (_internal t3 ~extSTD.STANDARD.BIT 0 38 (_architecture (_uni ))))
		(_process
			(line__40(_architecture 0 0 40 (_assignment (_simple)(_target(1))(_sensitivity(4)))))
			(line__41(_architecture 1 0 41 (_assignment (_simple)(_target(4))(_sensitivity(2)(3)))))
			(line__42(_architecture 2 0 42 (_assignment (_simple)(_target(3))(_sensitivity(0(3))(0(2))))))
			(line__43(_architecture 3 0 43 (_assignment (_simple)(_target(2))(_sensitivity(0(1))(0(0))))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_model . comport_concurent1 4 -1
	)
)
I 000059 55 862           1230502957262 comport_concurent2
(_unit VHDL (circ_paritate 0 1 (comport_concurent2 0 46 ))
	(_version v147)
	(_time 1230502957263 2008.12.29 00:22:37)
	(_source (\./src/circuit_paritate.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 9c9acb93c6caca8a9f90dac7cd)
	(_entity
		(_time 1230502866788)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 2 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal v ~BIT_VECTOR{3~downto~0}~12 0 2 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_process
			(line__49(_architecture 0 0 49 (_assignment (_simple)(_target(1))(_sensitivity(0(3))(0(2))(0(1))(0(0))))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_model . comport_concurent2 1 -1
	)
)
I 000059 55 1035          1230502957328 comport_secvential
(_unit VHDL (circ_paritate 0 1 (comport_secvential 0 8 ))
	(_version v147)
	(_time 1230502957329 2008.12.29 00:22:37)
	(_source (\./src/circuit_paritate.vhd\(\./src/circuit_paritate_secvential.vhd\)))
	(_use (std(standard)))
	(_parameters dbg)
	(_code dadc8d88828c8cccd88a9c818b)
	(_entity
		(_time 1230502866788)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 2 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal v ~BIT_VECTOR{3~downto~0}~12 0 2 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_variable (_internal nr_de_1 ~extSTD.STANDARD.INTEGER 1 17 (_process 0 ((i 0)))))
		(_process
			(line__11(_architecture 0 1 11 (_process (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . comport_secvential 1 -1
	)
)
I 000045 55 1522          1230502957388 test
(_unit VHDL (test 0 9 (test 0 12 ))
	(_version v147)
	(_time 1230502957389 2008.12.29 00:22:37)
	(_source (\./src/test.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 181f491f154e4f0f1d1b0c424c)
	(_entity
		(_time 1230502951618)
	)
	(_component
		(circ_paritate
			(_object
				(_port (_internal v ~BIT_VECTOR{3~downto~0}~13 0 14 (_entity (_in ))))
				(_port (_internal y ~extSTD.STANDARD.BIT 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation et 0 23 (_component circ_paritate )
		(_port
			((v)(vector))
			((y)(paritate_para))
		)
		(_use (_entity . circ_paritate)
		)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~13 0 14 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_type (_internal ~BIT_VECTOR{3~downto~0}~132 0 18 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_signal (_internal vector ~BIT_VECTOR{3~downto~0}~132 0 18 (_architecture (_uni ))))
		(_signal (_internal paritate_para ~extSTD.STANDARD.BIT 0 19 (_architecture (_uni ))))
		(_process
			(line__25(_architecture 0 0 25 (_assignment (_simple)(_target(0)))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_split (0)
	)
	(_static
		(16843009 )
		(65793 )
		(16777473 )
		(257 )
		(16842753 )
		(65537 )
		(16777217 )
		(1 )
		(16843008 )
		(65792 )
		(16777472 )
		(256 )
		(16842752 )
		(65536 )
		(16777216 )
		(0 )
	)
	(_model . test 1 -1
	)
)
I 000027 55 330 0 cfg_test
(_configuration VHDL (cfg_test 0 31 (test))
	(_version v147)
	(_time 1230502957392 2008.12.29 00:22:37)
	(_source (\./src/test.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 181e4e1f164f4b0d4e4e0c424c)
	(_architecture test
		(_instantiation et
			(_entity . circ_paritate comport_concurent1
			)
		)
	)
)
I 000047 55 851           1230503196532 behave
(_unit VHDL (poarta_xor 0 1 (behave 0 9 ))
	(_version v147)
	(_time 1230503196533 2008.12.29 00:26:36)
	(_source (\./src/porti.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 56035255060103415402420c06)
	(_entity
		(_time 1230501682301)
	)
	(_object
		(_generic (_internal del ~extSTD.STANDARD.TIME 0 2 \3.0 ns\ (_entity ((ns 4613937818241073152)))))
		(_port (_internal x1 ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal x2 ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 4 (_entity (_out ))))
		(_process
			(line__14(_architecture 0 0 14 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behave 1 -1
	)
)
I 000047 55 782           1230503196538 behave
(_unit VHDL (inversor 0 15 (behave 0 23 ))
	(_version v147)
	(_time 1230503196539 2008.12.29 00:26:36)
	(_source (\./src/porti.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 56025b55050004405300440d04)
	(_entity
		(_time 1230501682329)
	)
	(_object
		(_generic (_internal del ~extSTD.STANDARD.TIME 0 16 \4.0 ns\ (_entity ((ns 4616189618054758400)))))
		(_port (_internal x ~extSTD.STANDARD.BIT 0 17 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 18 (_entity (_out ))))
		(_process
			(line__26(_architecture 0 0 26 (_assignment (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behave 1 -1
	)
)
I 000047 55 2697          1230503196682 struct
(_unit VHDL (circ_paritate 0 1 (struct 0 6 ))
	(_version v147)
	(_time 1230503196683 2008.12.29 00:26:36)
	(_source (\./src/circuit_paritate.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code e2b6e5b1e9b4b4f4e0efa4b9b3)
	(_entity
		(_time 1230502866788)
	)
	(_component
		(xor_gate
			(_object
				(_generic (_internal del ~extSTD.STANDARD.TIME 0 8 (_entity -1 ((ns 4613937818241073152)))))
				(_port (_internal x1 ~extSTD.STANDARD.BIT 0 9 (_entity (_in ))))
				(_port (_internal x2 ~extSTD.STANDARD.BIT 0 9 (_entity (_in ))))
				(_port (_internal y ~extSTD.STANDARD.BIT 0 10 (_entity (_out ))))
			)
		)
		(inv_gate
			(_object
				(_generic (_internal del ~extSTD.STANDARD.TIME 0 14 (_entity -1 ((ns 4616189618054758400)))))
				(_port (_internal x ~extSTD.STANDARD.BIT 0 15 (_entity (_in ))))
				(_port (_internal y ~extSTD.STANDARD.BIT 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation xor1 0 21 (_component xor_gate )
		(_port
			((x1)(v(0)))
			((x2)(v(1)))
			((y)(s1))
		)
		(_use (_implicit)
			(_generic
				((del)((ns 4613937818241073152)))
			)
			(_port
				((x1)(x1))
				((x2)(x2))
				((y)(y))
			)
		)
	)
	(_instantiation xor2 0 22 (_component xor_gate )
		(_port
			((x1)(v(2)))
			((x2)(v(3)))
			((y)(s2))
		)
		(_use (_implicit)
			(_generic
				((del)((ns 4613937818241073152)))
			)
			(_port
				((x1)(x1))
				((x2)(x2))
				((y)(y))
			)
		)
	)
	(_instantiation xor3 0 23 (_component xor_gate )
		(_generic
			((del)((ns 4616189618054758400)))
		)
		(_port
			((x1)(s1))
			((x2)(s2))
			((y)(s3))
		)
		(_use (_implicit)
			(_generic
				((del)((ns 4616189618054758400)))
			)
			(_port
				((x1)(x1))
				((x2)(x2))
				((y)(y))
			)
		)
	)
	(_instantiation inv1 0 24 (_component inv_gate )
		(_port
			((x)(s3))
			((y)(y))
		)
		(_use (_implicit)
			(_generic
				((del)((ns 4616189618054758400)))
			)
			(_port
				((x)(x))
				((y)(y))
			)
		)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 2 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal v ~BIT_VECTOR{3~downto~0}~12 0 2 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_signal (_internal s1 ~extSTD.STANDARD.BIT 0 18 (_architecture (_uni ))))
		(_signal (_internal s2 ~extSTD.STANDARD.BIT 0 18 (_architecture (_uni ))))
		(_signal (_internal s3 ~extSTD.STANDARD.BIT 0 18 (_architecture (_uni ))))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
)
I 000036 55 551 0 cfg_circ_paritate
(_configuration VHDL (cfg_circ_paritate 0 27 (circ_paritate))
	(_version v147)
	(_time 1230503196686 2008.12.29 00:26:36)
	(_source (\./src/circuit_paritate.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code e2b6e5b1e6b5b1f7b4ecf1b8ba)
	(_architecture struct
		(_instantiation xor1
			(_entity . poarta_xor behave
			)
		)
		(_instantiation xor2
			(_entity . poarta_xor behave
			)
		)
		(_instantiation xor3
			(_entity . poarta_xor behave
			)
		)
		(_instantiation inv1
			(_entity . inversor behave
			)
		)
	)
)
I 000059 55 1366          1230503196695 comport_concurent1
(_unit VHDL (circ_paritate 0 1 (comport_concurent1 0 37 ))
	(_version v147)
	(_time 1230503196696 2008.12.29 00:26:36)
	(_source (\./src/circuit_paritate.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code f2a6f5a2f9a4a4e4f1a4b4a9a3)
	(_entity
		(_time 1230502866788)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 2 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal v ~BIT_VECTOR{3~downto~0}~12 0 2 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_signal (_internal t1 ~extSTD.STANDARD.BIT 0 38 (_architecture (_uni ))))
		(_signal (_internal t2 ~extSTD.STANDARD.BIT 0 38 (_architecture (_uni ))))
		(_signal (_internal t3 ~extSTD.STANDARD.BIT 0 38 (_architecture (_uni ))))
		(_process
			(line__40(_architecture 0 0 40 (_assignment (_simple)(_target(1))(_sensitivity(4)))))
			(line__41(_architecture 1 0 41 (_assignment (_simple)(_target(4))(_sensitivity(2)(3)))))
			(line__42(_architecture 2 0 42 (_assignment (_simple)(_target(3))(_sensitivity(0(3))(0(2))))))
			(line__43(_architecture 3 0 43 (_assignment (_simple)(_target(2))(_sensitivity(0(1))(0(0))))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_model . comport_concurent1 4 -1
	)
)
I 000059 55 862           1230503196699 comport_concurent2
(_unit VHDL (circ_paritate 0 1 (comport_concurent2 0 46 ))
	(_version v147)
	(_time 1230503196700 2008.12.29 00:26:36)
	(_source (\./src/circuit_paritate.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code f2a6f5a2f9a4a4e4f1feb4a9a3)
	(_entity
		(_time 1230502866788)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 2 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal v ~BIT_VECTOR{3~downto~0}~12 0 2 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_process
			(line__49(_architecture 0 0 49 (_assignment (_simple)(_target(1))(_sensitivity(0(3))(0(2))(0(1))(0(0))))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_model . comport_concurent2 1 -1
	)
)
I 000059 55 1035          1230503196764 comport_secvential
(_unit VHDL (circ_paritate 0 1 (comport_secvential 0 8 ))
	(_version v147)
	(_time 1230503196765 2008.12.29 00:26:36)
	(_source (\./src/circuit_paritate.vhd\(\./src/circuit_paritate_secvential.vhd\)))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 30643635396666263260766b61)
	(_entity
		(_time 1230502866788)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 2 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal v ~BIT_VECTOR{3~downto~0}~12 0 2 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_variable (_internal nr_de_1 ~extSTD.STANDARD.INTEGER 1 17 (_process 0 ((i 0)))))
		(_process
			(line__11(_architecture 0 1 11 (_process (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . comport_secvential 1 -1
	)
)
I 000045 55 1522          1230503196814 test
(_unit VHDL (test 0 9 (test 0 12 ))
	(_version v147)
	(_time 1230503196815 2008.12.29 00:26:36)
	(_source (\./src/test.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 5f0a5e5c0c0908485a5c4b050b)
	(_entity
		(_time 1230502951618)
	)
	(_component
		(circ_paritate
			(_object
				(_port (_internal v ~BIT_VECTOR{3~downto~0}~13 0 14 (_entity (_in ))))
				(_port (_internal y ~extSTD.STANDARD.BIT 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation et 0 23 (_component circ_paritate )
		(_port
			((v)(vector))
			((y)(paritate_para))
		)
		(_use (_entity . circ_paritate)
		)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~13 0 14 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_type (_internal ~BIT_VECTOR{3~downto~0}~132 0 18 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_signal (_internal vector ~BIT_VECTOR{3~downto~0}~132 0 18 (_architecture (_uni ))))
		(_signal (_internal paritate_para ~extSTD.STANDARD.BIT 0 19 (_architecture (_uni ))))
		(_process
			(line__25(_architecture 0 0 25 (_assignment (_simple)(_target(0)))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_split (0)
	)
	(_static
		(16843009 )
		(65793 )
		(16777473 )
		(257 )
		(16842753 )
		(65537 )
		(16777217 )
		(1 )
		(16843008 )
		(65792 )
		(16777472 )
		(256 )
		(16842752 )
		(65536 )
		(16777216 )
		(0 )
	)
	(_model . test 1 -1
	)
)
I 000027 55 330 0 cfg_test
(_configuration VHDL (cfg_test 0 31 (test))
	(_version v147)
	(_time 1230503196818 2008.12.29 00:26:36)
	(_source (\./src/test.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 6e3a686e3d393d7b38387a343a)
	(_architecture test
		(_instantiation et
			(_entity . circ_paritate comport_concurent1
			)
		)
	)
)
I 000047 55 851           1230503238266 behave
(_unit VHDL (poarta_xor 0 1 (behave 0 9 ))
	(_version v147)
	(_time 1230503238267 2008.12.29 00:27:18)
	(_source (\./src/porti.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 585a5f5b060f0d4f5a0c4c0208)
	(_entity
		(_time 1230501682301)
	)
	(_object
		(_generic (_internal del ~extSTD.STANDARD.TIME 0 2 \3.0 ns\ (_entity ((ns 4613937818241073152)))))
		(_port (_internal x1 ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal x2 ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 4 (_entity (_out ))))
		(_process
			(line__14(_architecture 0 0 14 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behave 1 -1
	)
)
I 000047 55 782           1230503238272 behave
(_unit VHDL (inversor 0 15 (behave 0 23 ))
	(_version v147)
	(_time 1230503238273 2008.12.29 00:27:18)
	(_source (\./src/porti.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 585b565b050e0a4e5d0e4a030a)
	(_entity
		(_time 1230501682329)
	)
	(_object
		(_generic (_internal del ~extSTD.STANDARD.TIME 0 16 \4.0 ns\ (_entity ((ns 4616189618054758400)))))
		(_port (_internal x ~extSTD.STANDARD.BIT 0 17 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 18 (_entity (_out ))))
		(_process
			(line__26(_architecture 0 0 26 (_assignment (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behave 1 -1
	)
)
I 000047 55 2697          1230503238350 struct
(_unit VHDL (circ_paritate 0 1 (struct 0 6 ))
	(_version v147)
	(_time 1230503238351 2008.12.29 00:27:18)
	(_source (\./src/circuit_paritate.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code a6a5a2f1a9f0f0b0a4abe0fdf7)
	(_entity
		(_time 1230502866788)
	)
	(_component
		(xor_gate
			(_object
				(_generic (_internal del ~extSTD.STANDARD.TIME 0 8 (_entity -1 ((ns 4613937818241073152)))))
				(_port (_internal x1 ~extSTD.STANDARD.BIT 0 9 (_entity (_in ))))
				(_port (_internal x2 ~extSTD.STANDARD.BIT 0 9 (_entity (_in ))))
				(_port (_internal y ~extSTD.STANDARD.BIT 0 10 (_entity (_out ))))
			)
		)
		(inv_gate
			(_object
				(_generic (_internal del ~extSTD.STANDARD.TIME 0 14 (_entity -1 ((ns 4616189618054758400)))))
				(_port (_internal x ~extSTD.STANDARD.BIT 0 15 (_entity (_in ))))
				(_port (_internal y ~extSTD.STANDARD.BIT 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation xor1 0 21 (_component xor_gate )
		(_port
			((x1)(v(0)))
			((x2)(v(1)))
			((y)(s1))
		)
		(_use (_implicit)
			(_generic
				((del)((ns 4613937818241073152)))
			)
			(_port
				((x1)(x1))
				((x2)(x2))
				((y)(y))
			)
		)
	)
	(_instantiation xor2 0 22 (_component xor_gate )
		(_port
			((x1)(v(2)))
			((x2)(v(3)))
			((y)(s2))
		)
		(_use (_implicit)
			(_generic
				((del)((ns 4613937818241073152)))
			)
			(_port
				((x1)(x1))
				((x2)(x2))
				((y)(y))
			)
		)
	)
	(_instantiation xor3 0 23 (_component xor_gate )
		(_generic
			((del)((ns 4616189618054758400)))
		)
		(_port
			((x1)(s1))
			((x2)(s2))
			((y)(s3))
		)
		(_use (_implicit)
			(_generic
				((del)((ns 4616189618054758400)))
			)
			(_port
				((x1)(x1))
				((x2)(x2))
				((y)(y))
			)
		)
	)
	(_instantiation inv1 0 24 (_component inv_gate )
		(_port
			((x)(s3))
			((y)(y))
		)
		(_use (_implicit)
			(_generic
				((del)((ns 4616189618054758400)))
			)
			(_port
				((x)(x))
				((y)(y))
			)
		)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 2 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal v ~BIT_VECTOR{3~downto~0}~12 0 2 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_signal (_internal s1 ~extSTD.STANDARD.BIT 0 18 (_architecture (_uni ))))
		(_signal (_internal s2 ~extSTD.STANDARD.BIT 0 18 (_architecture (_uni ))))
		(_signal (_internal s3 ~extSTD.STANDARD.BIT 0 18 (_architecture (_uni ))))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
)
I 000036 55 551 0 cfg_circ_paritate
(_configuration VHDL (cfg_circ_paritate 0 27 (circ_paritate))
	(_version v147)
	(_time 1230503238354 2008.12.29 00:27:18)
	(_source (\./src/circuit_paritate.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code a6a5a2f1a6f1f5b3f0a8b5fcfe)
	(_architecture struct
		(_instantiation xor1
			(_entity . poarta_xor behave
			)
		)
		(_instantiation xor2
			(_entity . poarta_xor behave
			)
		)
		(_instantiation xor3
			(_entity . poarta_xor behave
			)
		)
		(_instantiation inv1
			(_entity . inversor behave
			)
		)
	)
)
I 000059 55 1366          1230503238382 comport_concurent1
(_unit VHDL (circ_paritate 0 1 (comport_concurent1 0 37 ))
	(_version v147)
	(_time 1230503238383 2008.12.29 00:27:18)
	(_source (\./src/circuit_paritate.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code c5c6c190c99393d3c693839e94)
	(_entity
		(_time 1230502866788)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 2 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal v ~BIT_VECTOR{3~downto~0}~12 0 2 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_signal (_internal t1 ~extSTD.STANDARD.BIT 0 38 (_architecture (_uni ))))
		(_signal (_internal t2 ~extSTD.STANDARD.BIT 0 38 (_architecture (_uni ))))
		(_signal (_internal t3 ~extSTD.STANDARD.BIT 0 38 (_architecture (_uni ))))
		(_process
			(line__40(_architecture 0 0 40 (_assignment (_simple)(_target(1))(_sensitivity(4)))))
			(line__41(_architecture 1 0 41 (_assignment (_simple)(_target(4))(_sensitivity(2)(3)))))
			(line__42(_architecture 2 0 42 (_assignment (_simple)(_target(3))(_sensitivity(0(3))(0(2))))))
			(line__43(_architecture 3 0 43 (_assignment (_simple)(_target(2))(_sensitivity(0(1))(0(0))))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_model . comport_concurent1 4 -1
	)
)
I 000059 55 862           1230503238386 comport_concurent2
(_unit VHDL (circ_paritate 0 1 (comport_concurent2 0 46 ))
	(_version v147)
	(_time 1230503238387 2008.12.29 00:27:18)
	(_source (\./src/circuit_paritate.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code c5c6c190c99393d3c6c9839e94)
	(_entity
		(_time 1230502866788)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 2 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal v ~BIT_VECTOR{3~downto~0}~12 0 2 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_process
			(line__49(_architecture 0 0 49 (_assignment (_simple)(_target(1))(_sensitivity(0(3))(0(2))(0(1))(0(0))))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_model . comport_concurent2 1 -1
	)
)
I 000059 55 1035          1230503238452 comport_secvential
(_unit VHDL (circ_paritate 0 1 (comport_secvential 0 8 ))
	(_version v147)
	(_time 1230503238453 2008.12.29 00:27:18)
	(_source (\./src/circuit_paritate.vhd\(\./src/circuit_paritate_secvential.vhd\)))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 13101814194545051143554842)
	(_entity
		(_time 1230502866788)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 2 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal v ~BIT_VECTOR{3~downto~0}~12 0 2 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_variable (_internal nr_de_1 ~extSTD.STANDARD.INTEGER 1 17 (_process 0 ((i 0)))))
		(_process
			(line__11(_architecture 0 1 11 (_process (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . comport_secvential 1 -1
	)
)
I 000045 55 1522          1230503238503 test
(_unit VHDL (test 0 9 (test 0 12 ))
	(_version v147)
	(_time 1230503238504 2008.12.29 00:27:18)
	(_source (\./src/test.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 42404e40451415554741561816)
	(_entity
		(_time 1230502951618)
	)
	(_component
		(circ_paritate
			(_object
				(_port (_internal v ~BIT_VECTOR{3~downto~0}~13 0 14 (_entity (_in ))))
				(_port (_internal y ~extSTD.STANDARD.BIT 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation et 0 23 (_component circ_paritate )
		(_port
			((v)(vector))
			((y)(paritate_para))
		)
		(_use (_entity . circ_paritate)
		)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~13 0 14 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_type (_internal ~BIT_VECTOR{3~downto~0}~132 0 18 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_signal (_internal vector ~BIT_VECTOR{3~downto~0}~132 0 18 (_architecture (_uni ))))
		(_signal (_internal paritate_para ~extSTD.STANDARD.BIT 0 19 (_architecture (_uni ))))
		(_process
			(line__25(_architecture 0 0 25 (_assignment (_simple)(_target(0)))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_split (0)
	)
	(_static
		(16843009 )
		(65793 )
		(16777473 )
		(257 )
		(16842753 )
		(65537 )
		(16777217 )
		(1 )
		(16843008 )
		(65792 )
		(16777472 )
		(256 )
		(16842752 )
		(65536 )
		(16777216 )
		(0 )
	)
	(_model . test 1 -1
	)
)
I 000027 55 330 0 cfg_test
(_configuration VHDL (cfg_test 0 31 (test))
	(_version v147)
	(_time 1230503238507 2008.12.29 00:27:18)
	(_source (\./src/test.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 42414940461511571414561816)
	(_architecture test
		(_instantiation et
			(_entity . circ_paritate comport_concurent1
			)
		)
	)
)
I 000047 55 851           1230503250037 behave
(_unit VHDL (poarta_xor 0 3 (behave 0 9 ))
	(_version v147)
	(_time 1230503250038 2008.12.29 00:27:30)
	(_source (\./src/porti.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 5a555f595d0d0f4d58084e000a)
	(_entity
		(_time 1230503250035)
	)
	(_object
		(_generic (_internal del ~extSTD.STANDARD.TIME 0 4 \3.0 ns\ (_entity ((ns 4613937818241073152)))))
		(_port (_internal x1 ~extSTD.STANDARD.BIT 0 5 (_entity (_in ))))
		(_port (_internal x2 ~extSTD.STANDARD.BIT 0 5 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 6 (_entity (_out ))))
		(_process
			(line__14(_architecture 0 0 14 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behave 1 -1
	)
)
I 000047 55 782           1230503250043 behave
(_unit VHDL (inversor 0 15 (behave 0 23 ))
	(_version v147)
	(_time 1230503250044 2008.12.29 00:27:30)
	(_source (\./src/porti.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 5a5456595e0c084c5f0c480108)
	(_entity
		(_time 1230501682329)
	)
	(_object
		(_generic (_internal del ~extSTD.STANDARD.TIME 0 16 \4.0 ns\ (_entity ((ns 4616189618054758400)))))
		(_port (_internal x ~extSTD.STANDARD.BIT 0 17 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 18 (_entity (_out ))))
		(_process
			(line__26(_architecture 0 0 26 (_assignment (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behave 1 -1
	)
)
I 000047 55 2697          1230503250124 struct
(_unit VHDL (circ_paritate 0 1 (struct 0 6 ))
	(_version v147)
	(_time 1230503250125 2008.12.29 00:27:30)
	(_source (\./src/circuit_paritate.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code a8a6aeffa9fefebeaaa5eef3f9)
	(_entity
		(_time 1230502866788)
	)
	(_component
		(xor_gate
			(_object
				(_generic (_internal del ~extSTD.STANDARD.TIME 0 8 (_entity -1 ((ns 4613937818241073152)))))
				(_port (_internal x1 ~extSTD.STANDARD.BIT 0 9 (_entity (_in ))))
				(_port (_internal x2 ~extSTD.STANDARD.BIT 0 9 (_entity (_in ))))
				(_port (_internal y ~extSTD.STANDARD.BIT 0 10 (_entity (_out ))))
			)
		)
		(inv_gate
			(_object
				(_generic (_internal del ~extSTD.STANDARD.TIME 0 14 (_entity -1 ((ns 4616189618054758400)))))
				(_port (_internal x ~extSTD.STANDARD.BIT 0 15 (_entity (_in ))))
				(_port (_internal y ~extSTD.STANDARD.BIT 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation xor1 0 21 (_component xor_gate )
		(_port
			((x1)(v(0)))
			((x2)(v(1)))
			((y)(s1))
		)
		(_use (_implicit)
			(_generic
				((del)((ns 4613937818241073152)))
			)
			(_port
				((x1)(x1))
				((x2)(x2))
				((y)(y))
			)
		)
	)
	(_instantiation xor2 0 22 (_component xor_gate )
		(_port
			((x1)(v(2)))
			((x2)(v(3)))
			((y)(s2))
		)
		(_use (_implicit)
			(_generic
				((del)((ns 4613937818241073152)))
			)
			(_port
				((x1)(x1))
				((x2)(x2))
				((y)(y))
			)
		)
	)
	(_instantiation xor3 0 23 (_component xor_gate )
		(_generic
			((del)((ns 4616189618054758400)))
		)
		(_port
			((x1)(s1))
			((x2)(s2))
			((y)(s3))
		)
		(_use (_implicit)
			(_generic
				((del)((ns 4616189618054758400)))
			)
			(_port
				((x1)(x1))
				((x2)(x2))
				((y)(y))
			)
		)
	)
	(_instantiation inv1 0 24 (_component inv_gate )
		(_port
			((x)(s3))
			((y)(y))
		)
		(_use (_implicit)
			(_generic
				((del)((ns 4616189618054758400)))
			)
			(_port
				((x)(x))
				((y)(y))
			)
		)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 2 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal v ~BIT_VECTOR{3~downto~0}~12 0 2 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_signal (_internal s1 ~extSTD.STANDARD.BIT 0 18 (_architecture (_uni ))))
		(_signal (_internal s2 ~extSTD.STANDARD.BIT 0 18 (_architecture (_uni ))))
		(_signal (_internal s3 ~extSTD.STANDARD.BIT 0 18 (_architecture (_uni ))))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
)
I 000036 55 551 0 cfg_circ_paritate
(_configuration VHDL (cfg_circ_paritate 0 27 (circ_paritate))
	(_version v147)
	(_time 1230503250128 2008.12.29 00:27:30)
	(_source (\./src/circuit_paritate.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code a8a6aeffa6fffbbdfea6bbf2f0)
	(_architecture struct
		(_instantiation xor1
			(_entity . poarta_xor behave
			)
		)
		(_instantiation xor2
			(_entity . poarta_xor behave
			)
		)
		(_instantiation xor3
			(_entity . poarta_xor behave
			)
		)
		(_instantiation inv1
			(_entity . inversor behave
			)
		)
	)
)
I 000059 55 1366          1230503250152 comport_concurent1
(_unit VHDL (circ_paritate 0 1 (comport_concurent1 0 37 ))
	(_version v147)
	(_time 1230503250153 2008.12.29 00:27:30)
	(_source (\./src/circuit_paritate.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code c7c9c192c99191d1c491819c96)
	(_entity
		(_time 1230502866788)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 2 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal v ~BIT_VECTOR{3~downto~0}~12 0 2 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_signal (_internal t1 ~extSTD.STANDARD.BIT 0 38 (_architecture (_uni ))))
		(_signal (_internal t2 ~extSTD.STANDARD.BIT 0 38 (_architecture (_uni ))))
		(_signal (_internal t3 ~extSTD.STANDARD.BIT 0 38 (_architecture (_uni ))))
		(_process
			(line__40(_architecture 0 0 40 (_assignment (_simple)(_target(1))(_sensitivity(4)))))
			(line__41(_architecture 1 0 41 (_assignment (_simple)(_target(4))(_sensitivity(2)(3)))))
			(line__42(_architecture 2 0 42 (_assignment (_simple)(_target(3))(_sensitivity(0(3))(0(2))))))
			(line__43(_architecture 3 0 43 (_assignment (_simple)(_target(2))(_sensitivity(0(1))(0(0))))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_model . comport_concurent1 4 -1
	)
)
I 000059 55 862           1230503250156 comport_concurent2
(_unit VHDL (circ_paritate 0 1 (comport_concurent2 0 46 ))
	(_version v147)
	(_time 1230503250157 2008.12.29 00:27:30)
	(_source (\./src/circuit_paritate.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code c7c9c192c99191d1c4cb819c96)
	(_entity
		(_time 1230502866788)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 2 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal v ~BIT_VECTOR{3~downto~0}~12 0 2 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_process
			(line__49(_architecture 0 0 49 (_assignment (_simple)(_target(1))(_sensitivity(0(3))(0(2))(0(1))(0(0))))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_model . comport_concurent2 1 -1
	)
)
I 000059 55 1035          1230503250224 comport_secvential
(_unit VHDL (circ_paritate 0 1 (comport_secvential 1 8 ))
	(_version v147)
	(_time 1230503250225 2008.12.29 00:27:30)
	(_source (\./src/circuit_paritate.vhd\(\./src/circuit_paritate_secvential.vhd\)))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 06080300095050100456405d57)
	(_entity
		(_time 1230502866788)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 2 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal v ~BIT_VECTOR{3~downto~0}~12 0 2 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_variable (_internal nr_de_1 ~extSTD.STANDARD.INTEGER 1 17 (_process 0 ((i 0)))))
		(_process
			(line__11(_architecture 0 1 11 (_process (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . comport_secvential 1 -1
	)
)
I 000045 55 1522          1230503250273 test
(_unit VHDL (test 0 9 (test 0 12 ))
	(_version v147)
	(_time 1230503250274 2008.12.29 00:27:30)
	(_source (\./src/test.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 444b4646451213534147501e10)
	(_entity
		(_time 1230502951618)
	)
	(_component
		(circ_paritate
			(_object
				(_port (_internal v ~BIT_VECTOR{3~downto~0}~13 0 14 (_entity (_in ))))
				(_port (_internal y ~extSTD.STANDARD.BIT 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation et 0 23 (_component circ_paritate )
		(_port
			((v)(vector))
			((y)(paritate_para))
		)
		(_use (_entity . circ_paritate)
		)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~13 0 14 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_type (_internal ~BIT_VECTOR{3~downto~0}~132 0 18 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_signal (_internal vector ~BIT_VECTOR{3~downto~0}~132 0 18 (_architecture (_uni ))))
		(_signal (_internal paritate_para ~extSTD.STANDARD.BIT 0 19 (_architecture (_uni ))))
		(_process
			(line__25(_architecture 0 0 25 (_assignment (_simple)(_target(0)))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_split (0)
	)
	(_static
		(16843009 )
		(65793 )
		(16777473 )
		(257 )
		(16842753 )
		(65537 )
		(16777217 )
		(1 )
		(16843008 )
		(65792 )
		(16777472 )
		(256 )
		(16842752 )
		(65536 )
		(16777216 )
		(0 )
	)
	(_model . test 1 -1
	)
)
I 000027 55 330 0 cfg_test
(_configuration VHDL (cfg_test 0 31 (test))
	(_version v147)
	(_time 1230503250277 2008.12.29 00:27:30)
	(_source (\./src/test.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 444a4146461317511212501e10)
	(_architecture test
		(_instantiation et
			(_entity . circ_paritate comport_concurent1
			)
		)
	)
)
I 000047 55 851           1230503351103 behave
(_unit VHDL (poarta_xor 0 3 (behave 0 9 ))
	(_version v147)
	(_time 1230503351104 2008.12.29 00:29:11)
	(_source (\./src/porti.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 1b1d1b1c1f4c4e0c19490f414b)
	(_entity
		(_time 1230503250034)
	)
	(_object
		(_generic (_internal del ~extSTD.STANDARD.TIME 0 4 \3.0 ns\ (_entity ((ns 4613937818241073152)))))
		(_port (_internal x1 ~extSTD.STANDARD.BIT 0 5 (_entity (_in ))))
		(_port (_internal x2 ~extSTD.STANDARD.BIT 0 5 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 6 (_entity (_out ))))
		(_process
			(line__14(_architecture 0 0 14 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behave 1 -1
	)
)
I 000047 55 782           1230503351109 behave
(_unit VHDL (inversor 0 15 (behave 0 23 ))
	(_version v147)
	(_time 1230503351110 2008.12.29 00:29:11)
	(_source (\./src/porti.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 2b2c222f2c7d793d2e7d397079)
	(_entity
		(_time 1230501682329)
	)
	(_object
		(_generic (_internal del ~extSTD.STANDARD.TIME 0 16 \4.0 ns\ (_entity ((ns 4616189618054758400)))))
		(_port (_internal x ~extSTD.STANDARD.BIT 0 17 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 18 (_entity (_out ))))
		(_process
			(line__26(_architecture 0 0 26 (_assignment (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behave 1 -1
	)
)
I 000047 55 2697          1230503351211 struct
(_unit VHDL (circ_paritate 0 1 (struct 0 6 ))
	(_version v147)
	(_time 1230503351212 2008.12.29 00:29:11)
	(_source (\./src/circuit_paritate.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 898e8a8789dfdf9f8b84cfd2d8)
	(_entity
		(_time 1230502866788)
	)
	(_component
		(xor_gate
			(_object
				(_generic (_internal del ~extSTD.STANDARD.TIME 0 8 (_entity -1 ((ns 4613937818241073152)))))
				(_port (_internal x1 ~extSTD.STANDARD.BIT 0 9 (_entity (_in ))))
				(_port (_internal x2 ~extSTD.STANDARD.BIT 0 9 (_entity (_in ))))
				(_port (_internal y ~extSTD.STANDARD.BIT 0 10 (_entity (_out ))))
			)
		)
		(inv_gate
			(_object
				(_generic (_internal del ~extSTD.STANDARD.TIME 0 14 (_entity -1 ((ns 4616189618054758400)))))
				(_port (_internal x ~extSTD.STANDARD.BIT 0 15 (_entity (_in ))))
				(_port (_internal y ~extSTD.STANDARD.BIT 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation xor1 0 21 (_component xor_gate )
		(_port
			((x1)(v(0)))
			((x2)(v(1)))
			((y)(s1))
		)
		(_use (_implicit)
			(_generic
				((del)((ns 4613937818241073152)))
			)
			(_port
				((x1)(x1))
				((x2)(x2))
				((y)(y))
			)
		)
	)
	(_instantiation xor2 0 22 (_component xor_gate )
		(_port
			((x1)(v(2)))
			((x2)(v(3)))
			((y)(s2))
		)
		(_use (_implicit)
			(_generic
				((del)((ns 4613937818241073152)))
			)
			(_port
				((x1)(x1))
				((x2)(x2))
				((y)(y))
			)
		)
	)
	(_instantiation xor3 0 23 (_component xor_gate )
		(_generic
			((del)((ns 4616189618054758400)))
		)
		(_port
			((x1)(s1))
			((x2)(s2))
			((y)(s3))
		)
		(_use (_implicit)
			(_generic
				((del)((ns 4616189618054758400)))
			)
			(_port
				((x1)(x1))
				((x2)(x2))
				((y)(y))
			)
		)
	)
	(_instantiation inv1 0 24 (_component inv_gate )
		(_port
			((x)(s3))
			((y)(y))
		)
		(_use (_implicit)
			(_generic
				((del)((ns 4616189618054758400)))
			)
			(_port
				((x)(x))
				((y)(y))
			)
		)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 2 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal v ~BIT_VECTOR{3~downto~0}~12 0 2 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_signal (_internal s1 ~extSTD.STANDARD.BIT 0 18 (_architecture (_uni ))))
		(_signal (_internal s2 ~extSTD.STANDARD.BIT 0 18 (_architecture (_uni ))))
		(_signal (_internal s3 ~extSTD.STANDARD.BIT 0 18 (_architecture (_uni ))))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
)
I 000036 55 551 0 cfg_circ_paritate
(_configuration VHDL (cfg_circ_paritate 0 27 (circ_paritate))
	(_version v147)
	(_time 1230503351215 2008.12.29 00:29:11)
	(_source (\./src/circuit_paritate.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 898e8a8786deda9cdf879ad3d1)
	(_architecture struct
		(_instantiation xor1
			(_entity . poarta_xor behave
			)
		)
		(_instantiation xor2
			(_entity . poarta_xor behave
			)
		)
		(_instantiation xor3
			(_entity . poarta_xor behave
			)
		)
		(_instantiation inv1
			(_entity . inversor behave
			)
		)
	)
)
I 000059 55 1366          1230503351226 comport_concurent1
(_unit VHDL (circ_paritate 0 1 (comport_concurent1 0 37 ))
	(_version v147)
	(_time 1230503351227 2008.12.29 00:29:11)
	(_source (\./src/circuit_paritate.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 989f9b9799cece8e9bcedec3c9)
	(_entity
		(_time 1230502866788)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 2 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal v ~BIT_VECTOR{3~downto~0}~12 0 2 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_signal (_internal t1 ~extSTD.STANDARD.BIT 0 38 (_architecture (_uni ))))
		(_signal (_internal t2 ~extSTD.STANDARD.BIT 0 38 (_architecture (_uni ))))
		(_signal (_internal t3 ~extSTD.STANDARD.BIT 0 38 (_architecture (_uni ))))
		(_process
			(line__40(_architecture 0 0 40 (_assignment (_simple)(_target(1))(_sensitivity(4)))))
			(line__41(_architecture 1 0 41 (_assignment (_simple)(_target(4))(_sensitivity(2)(3)))))
			(line__42(_architecture 2 0 42 (_assignment (_simple)(_target(3))(_sensitivity(0(3))(0(2))))))
			(line__43(_architecture 3 0 43 (_assignment (_simple)(_target(2))(_sensitivity(0(1))(0(0))))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_model . comport_concurent1 4 -1
	)
)
I 000059 55 862           1230503351230 comport_concurent2
(_unit VHDL (circ_paritate 0 1 (comport_concurent2 0 46 ))
	(_version v147)
	(_time 1230503351231 2008.12.29 00:29:11)
	(_source (\./src/circuit_paritate.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code a8afabffa9fefebeaba4eef3f9)
	(_entity
		(_time 1230502866788)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 2 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal v ~BIT_VECTOR{3~downto~0}~12 0 2 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_process
			(line__49(_architecture 0 0 49 (_assignment (_simple)(_target(1))(_sensitivity(0(3))(0(2))(0(1))(0(0))))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_model . comport_concurent2 1 -1
	)
)
I 000059 55 1035          1230503351289 comport_secvential
(_unit VHDL (circ_paritate 0 1 (comport_secvential 0 8 ))
	(_version v147)
	(_time 1230503351290 2008.12.29 00:29:11)
	(_source (\./src/circuit_paritate.vhd\(\./src/circuit_paritate_secvential.vhd\)))
	(_use (std(standard)))
	(_parameters dbg)
	(_code d7d0d485d98181c1d587918c86)
	(_entity
		(_time 1230502866788)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 2 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal v ~BIT_VECTOR{3~downto~0}~12 0 2 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_variable (_internal nr_de_1 ~extSTD.STANDARD.INTEGER 1 17 (_process 0 ((i 0)))))
		(_process
			(line__11(_architecture 0 1 11 (_process (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . comport_secvential 1 -1
	)
)
I 000045 55 1522          1230503351342 test
(_unit VHDL (test 0 9 (test 0 12 ))
	(_version v147)
	(_time 1230503351343 2008.12.29 00:29:11)
	(_source (\./src/test.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 15131012154342021016014f41)
	(_entity
		(_time 1230502951618)
	)
	(_component
		(circ_paritate
			(_object
				(_port (_internal v ~BIT_VECTOR{3~downto~0}~13 0 14 (_entity (_in ))))
				(_port (_internal y ~extSTD.STANDARD.BIT 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation et 0 23 (_component circ_paritate )
		(_port
			((v)(vector))
			((y)(paritate_para))
		)
		(_use (_entity . circ_paritate)
		)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~13 0 14 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_type (_internal ~BIT_VECTOR{3~downto~0}~132 0 18 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_signal (_internal vector ~BIT_VECTOR{3~downto~0}~132 0 18 (_architecture (_uni ))))
		(_signal (_internal paritate_para ~extSTD.STANDARD.BIT 0 19 (_architecture (_uni ))))
		(_process
			(line__25(_architecture 0 0 25 (_assignment (_simple)(_target(0)))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_split (0)
	)
	(_static
		(16843009 )
		(65793 )
		(16777473 )
		(257 )
		(16842753 )
		(65537 )
		(16777217 )
		(1 )
		(16843008 )
		(65792 )
		(16777472 )
		(256 )
		(16842752 )
		(65536 )
		(16777216 )
		(0 )
	)
	(_model . test 1 -1
	)
)
I 000027 55 330 0 cfg_test
(_configuration VHDL (cfg_test 0 31 (test))
	(_version v147)
	(_time 1230503351346 2008.12.29 00:29:11)
	(_source (\./src/test.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 15121712164246004343014f41)
	(_architecture test
		(_instantiation et
			(_entity . circ_paritate comport_concurent1
			)
		)
	)
)
I 000047 55 851           1230503357264 behave
(_unit VHDL (poarta_xor 0 1 (behave 0 7 ))
	(_version v147)
	(_time 1230503357265 2008.12.29 00:29:17)
	(_source (\./src/porti.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 2d2825292f7a783a2f7939777d)
	(_entity
		(_time 1230503357262)
	)
	(_object
		(_generic (_internal del ~extSTD.STANDARD.TIME 0 2 \3.0 ns\ (_entity ((ns 4613937818241073152)))))
		(_port (_internal x1 ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal x2 ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 4 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behave 1 -1
	)
)
I 000047 55 782           1230503357271 behave
(_unit VHDL (inversor 0 15 (behave 0 21 ))
	(_version v147)
	(_time 1230503357272 2008.12.29 00:29:17)
	(_source (\./src/porti.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 3d393c383c6b6f2b386b2f666f)
	(_entity
		(_time 1230501682329)
	)
	(_object
		(_generic (_internal del ~extSTD.STANDARD.TIME 0 16 \4.0 ns\ (_entity ((ns 4616189618054758400)))))
		(_port (_internal x ~extSTD.STANDARD.BIT 0 17 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 18 (_entity (_out ))))
		(_process
			(line__24(_architecture 0 0 24 (_assignment (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behave 1 -1
	)
)
I 000047 55 2697          1230503357342 struct
(_unit VHDL (circ_paritate 0 1 (struct 0 6 ))
	(_version v147)
	(_time 1230503357343 2008.12.29 00:29:17)
	(_source (\./src/circuit_paritate.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 7b7f707a202d2d6d79763d202a)
	(_entity
		(_time 1230502866788)
	)
	(_component
		(xor_gate
			(_object
				(_generic (_internal del ~extSTD.STANDARD.TIME 0 8 (_entity -1 ((ns 4613937818241073152)))))
				(_port (_internal x1 ~extSTD.STANDARD.BIT 0 9 (_entity (_in ))))
				(_port (_internal x2 ~extSTD.STANDARD.BIT 0 9 (_entity (_in ))))
				(_port (_internal y ~extSTD.STANDARD.BIT 0 10 (_entity (_out ))))
			)
		)
		(inv_gate
			(_object
				(_generic (_internal del ~extSTD.STANDARD.TIME 0 14 (_entity -1 ((ns 4616189618054758400)))))
				(_port (_internal x ~extSTD.STANDARD.BIT 0 15 (_entity (_in ))))
				(_port (_internal y ~extSTD.STANDARD.BIT 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation xor1 0 21 (_component xor_gate )
		(_port
			((x1)(v(0)))
			((x2)(v(1)))
			((y)(s1))
		)
		(_use (_implicit)
			(_generic
				((del)((ns 4613937818241073152)))
			)
			(_port
				((x1)(x1))
				((x2)(x2))
				((y)(y))
			)
		)
	)
	(_instantiation xor2 0 22 (_component xor_gate )
		(_port
			((x1)(v(2)))
			((x2)(v(3)))
			((y)(s2))
		)
		(_use (_implicit)
			(_generic
				((del)((ns 4613937818241073152)))
			)
			(_port
				((x1)(x1))
				((x2)(x2))
				((y)(y))
			)
		)
	)
	(_instantiation xor3 0 23 (_component xor_gate )
		(_generic
			((del)((ns 4616189618054758400)))
		)
		(_port
			((x1)(s1))
			((x2)(s2))
			((y)(s3))
		)
		(_use (_implicit)
			(_generic
				((del)((ns 4616189618054758400)))
			)
			(_port
				((x1)(x1))
				((x2)(x2))
				((y)(y))
			)
		)
	)
	(_instantiation inv1 0 24 (_component inv_gate )
		(_port
			((x)(s3))
			((y)(y))
		)
		(_use (_implicit)
			(_generic
				((del)((ns 4616189618054758400)))
			)
			(_port
				((x)(x))
				((y)(y))
			)
		)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 2 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal v ~BIT_VECTOR{3~downto~0}~12 0 2 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_signal (_internal s1 ~extSTD.STANDARD.BIT 0 18 (_architecture (_uni ))))
		(_signal (_internal s2 ~extSTD.STANDARD.BIT 0 18 (_architecture (_uni ))))
		(_signal (_internal s3 ~extSTD.STANDARD.BIT 0 18 (_architecture (_uni ))))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
)
I 000036 55 551 0 cfg_circ_paritate
(_configuration VHDL (cfg_circ_paritate 0 27 (circ_paritate))
	(_version v147)
	(_time 1230503357346 2008.12.29 00:29:17)
	(_source (\./src/circuit_paritate.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 7b7f707a2f2c286e2d75682123)
	(_architecture struct
		(_instantiation xor1
			(_entity . poarta_xor behave
			)
		)
		(_instantiation xor2
			(_entity . poarta_xor behave
			)
		)
		(_instantiation xor3
			(_entity . poarta_xor behave
			)
		)
		(_instantiation inv1
			(_entity . inversor behave
			)
		)
	)
)
I 000059 55 1366          1230503357358 comport_concurent1
(_unit VHDL (circ_paritate 0 1 (comport_concurent1 0 37 ))
	(_version v147)
	(_time 1230503357359 2008.12.29 00:29:17)
	(_source (\./src/circuit_paritate.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 8b8f8085d0dddd9d88ddcdd0da)
	(_entity
		(_time 1230502866788)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 2 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal v ~BIT_VECTOR{3~downto~0}~12 0 2 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_signal (_internal t1 ~extSTD.STANDARD.BIT 0 38 (_architecture (_uni ))))
		(_signal (_internal t2 ~extSTD.STANDARD.BIT 0 38 (_architecture (_uni ))))
		(_signal (_internal t3 ~extSTD.STANDARD.BIT 0 38 (_architecture (_uni ))))
		(_process
			(line__40(_architecture 0 0 40 (_assignment (_simple)(_target(1))(_sensitivity(4)))))
			(line__41(_architecture 1 0 41 (_assignment (_simple)(_target(4))(_sensitivity(2)(3)))))
			(line__42(_architecture 2 0 42 (_assignment (_simple)(_target(3))(_sensitivity(0(3))(0(2))))))
			(line__43(_architecture 3 0 43 (_assignment (_simple)(_target(2))(_sensitivity(0(1))(0(0))))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_model . comport_concurent1 4 -1
	)
)
I 000059 55 862           1230503357362 comport_concurent2
(_unit VHDL (circ_paritate 0 1 (comport_concurent2 0 46 ))
	(_version v147)
	(_time 1230503357363 2008.12.29 00:29:17)
	(_source (\./src/circuit_paritate.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 9b9f9094c0cdcd8d9897ddc0ca)
	(_entity
		(_time 1230502866788)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 2 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal v ~BIT_VECTOR{3~downto~0}~12 0 2 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_process
			(line__49(_architecture 0 0 49 (_assignment (_simple)(_target(1))(_sensitivity(0(3))(0(2))(0(1))(0(0))))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_model . comport_concurent2 1 -1
	)
)
I 000059 55 1035          1230503357430 comport_secvential
(_unit VHDL (circ_paritate 0 1 (comport_secvential 1 8 ))
	(_version v147)
	(_time 1230503357431 2008.12.29 00:29:17)
	(_source (\./src/circuit_paritate.vhd\(\./src/circuit_paritate_secvential.vhd\)))
	(_use (std(standard)))
	(_parameters dbg)
	(_code d9ddd28bd98f8fcfdb899f8288)
	(_entity
		(_time 1230502866788)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 2 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal v ~BIT_VECTOR{3~downto~0}~12 0 2 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_variable (_internal nr_de_1 ~extSTD.STANDARD.INTEGER 1 17 (_process 0 ((i 0)))))
		(_process
			(line__11(_architecture 0 1 11 (_process (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . comport_secvential 1 -1
	)
)
I 000045 55 1522          1230503357485 test
(_unit VHDL (test 0 9 (test 0 12 ))
	(_version v147)
	(_time 1230503357486 2008.12.29 00:29:17)
	(_source (\./src/test.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 080d050e055e5f1f0d0b1c525c)
	(_entity
		(_time 1230502951618)
	)
	(_component
		(circ_paritate
			(_object
				(_port (_internal v ~BIT_VECTOR{3~downto~0}~13 0 14 (_entity (_in ))))
				(_port (_internal y ~extSTD.STANDARD.BIT 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation et 0 23 (_component circ_paritate )
		(_port
			((v)(vector))
			((y)(paritate_para))
		)
		(_use (_entity . circ_paritate)
		)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~13 0 14 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_type (_internal ~BIT_VECTOR{3~downto~0}~132 0 18 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_signal (_internal vector ~BIT_VECTOR{3~downto~0}~132 0 18 (_architecture (_uni ))))
		(_signal (_internal paritate_para ~extSTD.STANDARD.BIT 0 19 (_architecture (_uni ))))
		(_process
			(line__25(_architecture 0 0 25 (_assignment (_simple)(_target(0)))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_split (0)
	)
	(_static
		(16843009 )
		(65793 )
		(16777473 )
		(257 )
		(16842753 )
		(65537 )
		(16777217 )
		(1 )
		(16843008 )
		(65792 )
		(16777472 )
		(256 )
		(16842752 )
		(65536 )
		(16777216 )
		(0 )
	)
	(_model . test 1 -1
	)
)
I 000027 55 330 0 cfg_test
(_configuration VHDL (cfg_test 0 31 (test))
	(_version v147)
	(_time 1230503357489 2008.12.29 00:29:17)
	(_source (\./src/test.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 17131d10164044024141034d43)
	(_architecture test
		(_instantiation et
			(_entity . circ_paritate comport_concurent1
			)
		)
	)
)
I 000047 55 851           1230503359618 behave
(_unit VHDL (poarta_xor 0 1 (behave 0 7 ))
	(_version v147)
	(_time 1230503359619 2008.12.29 00:29:19)
	(_source (\./src/porti.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 61656061363634766335753b31)
	(_entity
		(_time 1230503357260)
	)
	(_object
		(_generic (_internal del ~extSTD.STANDARD.TIME 0 2 \3.0 ns\ (_entity ((ns 4613937818241073152)))))
		(_port (_internal x1 ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal x2 ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 4 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behave 1 -1
	)
)
I 000047 55 782           1230503359624 behave
(_unit VHDL (inversor 0 15 (behave 0 21 ))
	(_version v147)
	(_time 1230503359625 2008.12.29 00:29:19)
	(_source (\./src/porti.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 61646961353733776437733a33)
	(_entity
		(_time 1230501682329)
	)
	(_object
		(_generic (_internal del ~extSTD.STANDARD.TIME 0 16 \4.0 ns\ (_entity ((ns 4616189618054758400)))))
		(_port (_internal x ~extSTD.STANDARD.BIT 0 17 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 18 (_entity (_out ))))
		(_process
			(line__24(_architecture 0 0 24 (_assignment (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behave 1 -1
	)
)
I 000047 55 2697          1230503359700 struct
(_unit VHDL (circ_paritate 0 1 (struct 0 6 ))
	(_version v147)
	(_time 1230503359701 2008.12.29 00:29:19)
	(_source (\./src/circuit_paritate.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code afaaadf8f0f9f9b9ada2e9f4fe)
	(_entity
		(_time 1230502866788)
	)
	(_component
		(xor_gate
			(_object
				(_generic (_internal del ~extSTD.STANDARD.TIME 0 8 (_entity -1 ((ns 4613937818241073152)))))
				(_port (_internal x1 ~extSTD.STANDARD.BIT 0 9 (_entity (_in ))))
				(_port (_internal x2 ~extSTD.STANDARD.BIT 0 9 (_entity (_in ))))
				(_port (_internal y ~extSTD.STANDARD.BIT 0 10 (_entity (_out ))))
			)
		)
		(inv_gate
			(_object
				(_generic (_internal del ~extSTD.STANDARD.TIME 0 14 (_entity -1 ((ns 4616189618054758400)))))
				(_port (_internal x ~extSTD.STANDARD.BIT 0 15 (_entity (_in ))))
				(_port (_internal y ~extSTD.STANDARD.BIT 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation xor1 0 21 (_component xor_gate )
		(_port
			((x1)(v(0)))
			((x2)(v(1)))
			((y)(s1))
		)
		(_use (_implicit)
			(_generic
				((del)((ns 4613937818241073152)))
			)
			(_port
				((x1)(x1))
				((x2)(x2))
				((y)(y))
			)
		)
	)
	(_instantiation xor2 0 22 (_component xor_gate )
		(_port
			((x1)(v(2)))
			((x2)(v(3)))
			((y)(s2))
		)
		(_use (_implicit)
			(_generic
				((del)((ns 4613937818241073152)))
			)
			(_port
				((x1)(x1))
				((x2)(x2))
				((y)(y))
			)
		)
	)
	(_instantiation xor3 0 23 (_component xor_gate )
		(_generic
			((del)((ns 4616189618054758400)))
		)
		(_port
			((x1)(s1))
			((x2)(s2))
			((y)(s3))
		)
		(_use (_implicit)
			(_generic
				((del)((ns 4616189618054758400)))
			)
			(_port
				((x1)(x1))
				((x2)(x2))
				((y)(y))
			)
		)
	)
	(_instantiation inv1 0 24 (_component inv_gate )
		(_port
			((x)(s3))
			((y)(y))
		)
		(_use (_implicit)
			(_generic
				((del)((ns 4616189618054758400)))
			)
			(_port
				((x)(x))
				((y)(y))
			)
		)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 2 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal v ~BIT_VECTOR{3~downto~0}~12 0 2 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_signal (_internal s1 ~extSTD.STANDARD.BIT 0 18 (_architecture (_uni ))))
		(_signal (_internal s2 ~extSTD.STANDARD.BIT 0 18 (_architecture (_uni ))))
		(_signal (_internal s3 ~extSTD.STANDARD.BIT 0 18 (_architecture (_uni ))))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
)
I 000036 55 551 0 cfg_circ_paritate
(_configuration VHDL (cfg_circ_paritate 0 27 (circ_paritate))
	(_version v147)
	(_time 1230503359704 2008.12.29 00:29:19)
	(_source (\./src/circuit_paritate.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code bfbabdebefe8ecaae9b1ace5e7)
	(_architecture struct
		(_instantiation xor1
			(_entity . poarta_xor behave
			)
		)
		(_instantiation xor2
			(_entity . poarta_xor behave
			)
		)
		(_instantiation xor3
			(_entity . poarta_xor behave
			)
		)
		(_instantiation inv1
			(_entity . inversor behave
			)
		)
	)
)
I 000059 55 1366          1230503359733 comport_concurent1
(_unit VHDL (circ_paritate 0 1 (comport_concurent1 0 37 ))
	(_version v147)
	(_time 1230503359734 2008.12.29 00:29:19)
	(_source (\./src/circuit_paritate.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code dedbdc8c828888c8dd8898858f)
	(_entity
		(_time 1230502866788)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 2 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal v ~BIT_VECTOR{3~downto~0}~12 0 2 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_signal (_internal t1 ~extSTD.STANDARD.BIT 0 38 (_architecture (_uni ))))
		(_signal (_internal t2 ~extSTD.STANDARD.BIT 0 38 (_architecture (_uni ))))
		(_signal (_internal t3 ~extSTD.STANDARD.BIT 0 38 (_architecture (_uni ))))
		(_process
			(line__40(_architecture 0 0 40 (_assignment (_simple)(_target(1))(_sensitivity(4)))))
			(line__41(_architecture 1 0 41 (_assignment (_simple)(_target(4))(_sensitivity(2)(3)))))
			(line__42(_architecture 2 0 42 (_assignment (_simple)(_target(3))(_sensitivity(0(3))(0(2))))))
			(line__43(_architecture 3 0 43 (_assignment (_simple)(_target(2))(_sensitivity(0(1))(0(0))))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_model . comport_concurent1 4 -1
	)
)
I 000059 55 862           1230503359737 comport_concurent2
(_unit VHDL (circ_paritate 0 1 (comport_concurent2 0 46 ))
	(_version v147)
	(_time 1230503359738 2008.12.29 00:29:19)
	(_source (\./src/circuit_paritate.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code dedbdc8c828888c8ddd298858f)
	(_entity
		(_time 1230502866788)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 2 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal v ~BIT_VECTOR{3~downto~0}~12 0 2 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_process
			(line__49(_architecture 0 0 49 (_assignment (_simple)(_target(1))(_sensitivity(0(3))(0(2))(0(1))(0(0))))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_model . comport_concurent2 1 -1
	)
)
I 000059 55 1035          1230503359808 comport_secvential
(_unit VHDL (circ_paritate 0 1 (comport_secvential 0 8 ))
	(_version v147)
	(_time 1230503359809 2008.12.29 00:29:19)
	(_source (\./src/circuit_paritate.vhd\(\./src/circuit_paritate_secvential.vhd\)))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 1c191d1b464a4a0a1e4c5a474d)
	(_entity
		(_time 1230502866788)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 2 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal v ~BIT_VECTOR{3~downto~0}~12 0 2 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_variable (_internal nr_de_1 ~extSTD.STANDARD.INTEGER 1 17 (_process 0 ((i 0)))))
		(_process
			(line__11(_architecture 0 1 11 (_process (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . comport_secvential 1 -1
	)
)
I 000045 55 1522          1230503359857 test
(_unit VHDL (test 0 9 (test 0 12 ))
	(_version v147)
	(_time 1230503359858 2008.12.29 00:29:19)
	(_source (\./src/test.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 5b5f5d580c0d0c4c5e584f010f)
	(_entity
		(_time 1230502951618)
	)
	(_component
		(circ_paritate
			(_object
				(_port (_internal v ~BIT_VECTOR{3~downto~0}~13 0 14 (_entity (_in ))))
				(_port (_internal y ~extSTD.STANDARD.BIT 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation et 0 23 (_component circ_paritate )
		(_port
			((v)(vector))
			((y)(paritate_para))
		)
		(_use (_entity . circ_paritate)
		)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~13 0 14 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_type (_internal ~BIT_VECTOR{3~downto~0}~132 0 18 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_signal (_internal vector ~BIT_VECTOR{3~downto~0}~132 0 18 (_architecture (_uni ))))
		(_signal (_internal paritate_para ~extSTD.STANDARD.BIT 0 19 (_architecture (_uni ))))
		(_process
			(line__25(_architecture 0 0 25 (_assignment (_simple)(_target(0)))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_split (0)
	)
	(_static
		(16843009 )
		(65793 )
		(16777473 )
		(257 )
		(16842753 )
		(65537 )
		(16777217 )
		(1 )
		(16843008 )
		(65792 )
		(16777472 )
		(256 )
		(16842752 )
		(65536 )
		(16777216 )
		(0 )
	)
	(_model . test 1 -1
	)
)
I 000027 55 330 0 cfg_test
(_configuration VHDL (cfg_test 0 31 (test))
	(_version v147)
	(_time 1230503359861 2008.12.29 00:29:19)
	(_source (\./src/test.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 5b5e5a580f0c084e0d0d4f010f)
	(_architecture test
		(_instantiation et
			(_entity . circ_paritate comport_concurent1
			)
		)
	)
)
I 000047 55 851           1230503502925 behave
(_unit VHDL (poarta_xor 0 1 (behave 0 7 ))
	(_version v147)
	(_time 1230503502926 2008.12.29 00:31:42)
	(_source (\./src/porti.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 37363632666062203563236d67)
	(_entity
		(_time 1230503357260)
	)
	(_object
		(_generic (_internal del ~extSTD.STANDARD.TIME 0 2 \3.0 ns\ (_entity ((ns 4613937818241073152)))))
		(_port (_internal x1 ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal x2 ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 4 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behave 1 -1
	)
)
I 000047 55 782           1230503502931 behave
(_unit VHDL (inversor 0 15 (behave 0 21 ))
	(_version v147)
	(_time 1230503502932 2008.12.29 00:31:42)
	(_source (\./src/porti.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 37373f32656165213261256c65)
	(_entity
		(_time 1230501682329)
	)
	(_object
		(_generic (_internal del ~extSTD.STANDARD.TIME 0 16 \4.0 ns\ (_entity ((ns 4616189618054758400)))))
		(_port (_internal x ~extSTD.STANDARD.BIT 0 17 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 18 (_entity (_out ))))
		(_process
			(line__24(_architecture 0 0 24 (_assignment (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behave 1 -1
	)
)
I 000047 55 2697          1230503503033 struct
(_unit VHDL (circ_paritate 0 1 (struct 0 6 ))
	(_version v147)
	(_time 1230503503034 2008.12.29 00:31:43)
	(_source (\./src/circuit_paritate.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code a4a4a6f3a9f2f2b2a6a9e2fff5)
	(_entity
		(_time 1230502866788)
	)
	(_component
		(xor_gate
			(_object
				(_generic (_internal del ~extSTD.STANDARD.TIME 0 8 (_entity -1 ((ns 4613937818241073152)))))
				(_port (_internal x1 ~extSTD.STANDARD.BIT 0 9 (_entity (_in ))))
				(_port (_internal x2 ~extSTD.STANDARD.BIT 0 9 (_entity (_in ))))
				(_port (_internal y ~extSTD.STANDARD.BIT 0 10 (_entity (_out ))))
			)
		)
		(inv_gate
			(_object
				(_generic (_internal del ~extSTD.STANDARD.TIME 0 14 (_entity -1 ((ns 4616189618054758400)))))
				(_port (_internal x ~extSTD.STANDARD.BIT 0 15 (_entity (_in ))))
				(_port (_internal y ~extSTD.STANDARD.BIT 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation xor1 0 21 (_component xor_gate )
		(_port
			((x1)(v(0)))
			((x2)(v(1)))
			((y)(s1))
		)
		(_use (_implicit)
			(_generic
				((del)((ns 4613937818241073152)))
			)
			(_port
				((x1)(x1))
				((x2)(x2))
				((y)(y))
			)
		)
	)
	(_instantiation xor2 0 22 (_component xor_gate )
		(_port
			((x1)(v(2)))
			((x2)(v(3)))
			((y)(s2))
		)
		(_use (_implicit)
			(_generic
				((del)((ns 4613937818241073152)))
			)
			(_port
				((x1)(x1))
				((x2)(x2))
				((y)(y))
			)
		)
	)
	(_instantiation xor3 0 23 (_component xor_gate )
		(_generic
			((del)((ns 4616189618054758400)))
		)
		(_port
			((x1)(s1))
			((x2)(s2))
			((y)(s3))
		)
		(_use (_implicit)
			(_generic
				((del)((ns 4616189618054758400)))
			)
			(_port
				((x1)(x1))
				((x2)(x2))
				((y)(y))
			)
		)
	)
	(_instantiation inv1 0 24 (_component inv_gate )
		(_port
			((x)(s3))
			((y)(y))
		)
		(_use (_implicit)
			(_generic
				((del)((ns 4616189618054758400)))
			)
			(_port
				((x)(x))
				((y)(y))
			)
		)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 2 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal v ~BIT_VECTOR{3~downto~0}~12 0 2 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_signal (_internal s1 ~extSTD.STANDARD.BIT 0 18 (_architecture (_uni ))))
		(_signal (_internal s2 ~extSTD.STANDARD.BIT 0 18 (_architecture (_uni ))))
		(_signal (_internal s3 ~extSTD.STANDARD.BIT 0 18 (_architecture (_uni ))))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
)
I 000036 55 551 0 cfg_circ_paritate
(_configuration VHDL (cfg_circ_paritate 0 27 (circ_paritate))
	(_version v147)
	(_time 1230503503037 2008.12.29 00:31:43)
	(_source (\./src/circuit_paritate.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code a4a4a6f3a6f3f7b1f2aab7fefc)
	(_architecture struct
		(_instantiation xor1
			(_entity . poarta_xor behave
			)
		)
		(_instantiation xor2
			(_entity . poarta_xor behave
			)
		)
		(_instantiation xor3
			(_entity . poarta_xor behave
			)
		)
		(_instantiation inv1
			(_entity . inversor behave
			)
		)
	)
)
I 000059 55 1366          1230503503057 comport_concurent1
(_unit VHDL (circ_paritate 0 1 (comport_concurent1 0 37 ))
	(_version v147)
	(_time 1230503503058 2008.12.29 00:31:43)
	(_source (\./src/circuit_paritate.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code c4c4c691c99292d2c792829f95)
	(_entity
		(_time 1230502866788)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 2 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal v ~BIT_VECTOR{3~downto~0}~12 0 2 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_signal (_internal t1 ~extSTD.STANDARD.BIT 0 38 (_architecture (_uni ))))
		(_signal (_internal t2 ~extSTD.STANDARD.BIT 0 38 (_architecture (_uni ))))
		(_signal (_internal t3 ~extSTD.STANDARD.BIT 0 38 (_architecture (_uni ))))
		(_process
			(line__40(_architecture 0 0 40 (_assignment (_simple)(_target(1))(_sensitivity(4)))))
			(line__41(_architecture 1 0 41 (_assignment (_simple)(_target(4))(_sensitivity(2)(3)))))
			(line__42(_architecture 2 0 42 (_assignment (_simple)(_target(3))(_sensitivity(0(3))(0(2))))))
			(line__43(_architecture 3 0 43 (_assignment (_simple)(_target(2))(_sensitivity(0(1))(0(0))))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_model . comport_concurent1 4 -1
	)
)
I 000059 55 862           1230503503061 comport_concurent2
(_unit VHDL (circ_paritate 0 1 (comport_concurent2 0 46 ))
	(_version v147)
	(_time 1230503503062 2008.12.29 00:31:43)
	(_source (\./src/circuit_paritate.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code c4c4c691c99292d2c7c8829f95)
	(_entity
		(_time 1230502866788)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 2 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal v ~BIT_VECTOR{3~downto~0}~12 0 2 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_process
			(line__49(_architecture 0 0 49 (_assignment (_simple)(_target(1))(_sensitivity(0(3))(0(2))(0(1))(0(0))))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_model . comport_concurent2 1 -1
	)
)
I 000059 55 1035          1230503503136 comport_secvential
(_unit VHDL (circ_paritate 0 1 (comport_secvential 0 8 ))
	(_version v147)
	(_time 1230503503137 2008.12.29 00:31:43)
	(_source (\./src/circuit_paritate.vhd\(\./src/circuit_paritate_secvential.vhd\)))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 12121315194444041042544943)
	(_entity
		(_time 1230502866788)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 2 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal v ~BIT_VECTOR{3~downto~0}~12 0 2 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_variable (_internal nr_de_1 ~extSTD.STANDARD.INTEGER 1 17 (_process 0 ((i 0)))))
		(_process
			(line__11(_architecture 0 1 11 (_process (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . comport_secvential 1 -1
	)
)
I 000045 55 1522          1230503503186 test
(_unit VHDL (test 0 9 (test 0 12 ))
	(_version v147)
	(_time 1230503503187 2008.12.29 00:31:43)
	(_source (\./src/test.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 40414642451617574543541a14)
	(_entity
		(_time 1230502951618)
	)
	(_component
		(circ_paritate
			(_object
				(_port (_internal v ~BIT_VECTOR{3~downto~0}~13 0 14 (_entity (_in ))))
				(_port (_internal y ~extSTD.STANDARD.BIT 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation et 0 23 (_component circ_paritate )
		(_port
			((v)(vector))
			((y)(paritate_para))
		)
		(_use (_entity . circ_paritate)
		)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~13 0 14 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_type (_internal ~BIT_VECTOR{3~downto~0}~132 0 18 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_signal (_internal vector ~BIT_VECTOR{3~downto~0}~132 0 18 (_architecture (_uni ))))
		(_signal (_internal paritate_para ~extSTD.STANDARD.BIT 0 19 (_architecture (_uni ))))
		(_process
			(line__25(_architecture 0 0 25 (_assignment (_simple)(_target(0)))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_split (0)
	)
	(_static
		(16843009 )
		(65793 )
		(16777473 )
		(257 )
		(16842753 )
		(65537 )
		(16777217 )
		(1 )
		(16843008 )
		(65792 )
		(16777472 )
		(256 )
		(16842752 )
		(65536 )
		(16777216 )
		(0 )
	)
	(_model . test 1 -1
	)
)
I 000027 55 330 0 cfg_test
(_configuration VHDL (cfg_test 0 31 (test))
	(_version v147)
	(_time 1230503503190 2008.12.29 00:31:43)
	(_source (\./src/test.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 40404142461713551616541a14)
	(_architecture test
		(_instantiation et
			(_entity . circ_paritate comport_concurent1
			)
		)
	)
)
I 000047 55 851           1230503683185 behave
(_unit VHDL (poarta_xor 0 1 (behave 0 7 ))
	(_version v147)
	(_time 1230503683186 2008.12.29 00:34:43)
	(_source (\./src/porti.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 6a6f6b6a6d3d3f7d683e7e303a)
	(_entity
		(_time 1230503357260)
	)
	(_object
		(_generic (_internal del ~extSTD.STANDARD.TIME 0 2 \3.0 ns\ (_entity ((ns 4613937818241073152)))))
		(_port (_internal x1 ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal x2 ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 4 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behave 1 -1
	)
)
I 000047 55 782           1230503683191 behave
(_unit VHDL (inversor 0 15 (behave 0 21 ))
	(_version v147)
	(_time 1230503683192 2008.12.29 00:34:43)
	(_source (\./src/porti.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 6a6e626a6e3c387c6f3c783138)
	(_entity
		(_time 1230501682329)
	)
	(_object
		(_generic (_internal del ~extSTD.STANDARD.TIME 0 16 \4.0 ns\ (_entity ((ns 4616189618054758400)))))
		(_port (_internal x ~extSTD.STANDARD.BIT 0 17 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 18 (_entity (_out ))))
		(_process
			(line__24(_architecture 0 0 24 (_assignment (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behave 1 -1
	)
)
I 000047 55 2697          1230503683285 struct
(_unit VHDL (circ_paritate 0 1 (struct 0 6 ))
	(_version v147)
	(_time 1230503683286 2008.12.29 00:34:43)
	(_source (\./src/circuit_paritate.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code c8ccca9dc99e9edecac58e9399)
	(_entity
		(_time 1230502866788)
	)
	(_component
		(xor_gate
			(_object
				(_generic (_internal del ~extSTD.STANDARD.TIME 0 8 (_entity -1 ((ns 4613937818241073152)))))
				(_port (_internal x1 ~extSTD.STANDARD.BIT 0 9 (_entity (_in ))))
				(_port (_internal x2 ~extSTD.STANDARD.BIT 0 9 (_entity (_in ))))
				(_port (_internal y ~extSTD.STANDARD.BIT 0 10 (_entity (_out ))))
			)
		)
		(inv_gate
			(_object
				(_generic (_internal del ~extSTD.STANDARD.TIME 0 14 (_entity -1 ((ns 4616189618054758400)))))
				(_port (_internal x ~extSTD.STANDARD.BIT 0 15 (_entity (_in ))))
				(_port (_internal y ~extSTD.STANDARD.BIT 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation xor1 0 21 (_component xor_gate )
		(_port
			((x1)(v(0)))
			((x2)(v(1)))
			((y)(s1))
		)
		(_use (_implicit)
			(_generic
				((del)((ns 4613937818241073152)))
			)
			(_port
				((x1)(x1))
				((x2)(x2))
				((y)(y))
			)
		)
	)
	(_instantiation xor2 0 22 (_component xor_gate )
		(_port
			((x1)(v(2)))
			((x2)(v(3)))
			((y)(s2))
		)
		(_use (_implicit)
			(_generic
				((del)((ns 4613937818241073152)))
			)
			(_port
				((x1)(x1))
				((x2)(x2))
				((y)(y))
			)
		)
	)
	(_instantiation xor3 0 23 (_component xor_gate )
		(_generic
			((del)((ns 4616189618054758400)))
		)
		(_port
			((x1)(s1))
			((x2)(s2))
			((y)(s3))
		)
		(_use (_implicit)
			(_generic
				((del)((ns 4616189618054758400)))
			)
			(_port
				((x1)(x1))
				((x2)(x2))
				((y)(y))
			)
		)
	)
	(_instantiation inv1 0 24 (_component inv_gate )
		(_port
			((x)(s3))
			((y)(y))
		)
		(_use (_implicit)
			(_generic
				((del)((ns 4616189618054758400)))
			)
			(_port
				((x)(x))
				((y)(y))
			)
		)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 2 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal v ~BIT_VECTOR{3~downto~0}~12 0 2 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_signal (_internal s1 ~extSTD.STANDARD.BIT 0 18 (_architecture (_uni ))))
		(_signal (_internal s2 ~extSTD.STANDARD.BIT 0 18 (_architecture (_uni ))))
		(_signal (_internal s3 ~extSTD.STANDARD.BIT 0 18 (_architecture (_uni ))))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
)
I 000036 55 551 0 cfg_circ_paritate
(_configuration VHDL (cfg_circ_paritate 0 27 (circ_paritate))
	(_version v147)
	(_time 1230503683289 2008.12.29 00:34:43)
	(_source (\./src/circuit_paritate.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code c8ccca9dc69f9bdd9ec6db9290)
	(_architecture struct
		(_instantiation xor1
			(_entity . poarta_xor behave
			)
		)
		(_instantiation xor2
			(_entity . poarta_xor behave
			)
		)
		(_instantiation xor3
			(_entity . poarta_xor behave
			)
		)
		(_instantiation inv1
			(_entity . inversor behave
			)
		)
	)
)
I 000059 55 1366          1230503683310 comport_concurent1
(_unit VHDL (circ_paritate 0 1 (comport_concurent1 0 37 ))
	(_version v147)
	(_time 1230503683311 2008.12.29 00:34:43)
	(_source (\./src/circuit_paritate.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code e7e3e5b4e9b1b1f1e4b1a1bcb6)
	(_entity
		(_time 1230502866788)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 2 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal v ~BIT_VECTOR{3~downto~0}~12 0 2 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_signal (_internal t1 ~extSTD.STANDARD.BIT 0 38 (_architecture (_uni ))))
		(_signal (_internal t2 ~extSTD.STANDARD.BIT 0 38 (_architecture (_uni ))))
		(_signal (_internal t3 ~extSTD.STANDARD.BIT 0 38 (_architecture (_uni ))))
		(_process
			(line__40(_architecture 0 0 40 (_assignment (_simple)(_target(1))(_sensitivity(4)))))
			(line__41(_architecture 1 0 41 (_assignment (_simple)(_target(4))(_sensitivity(2)(3)))))
			(line__42(_architecture 2 0 42 (_assignment (_simple)(_target(3))(_sensitivity(0(3))(0(2))))))
			(line__43(_architecture 3 0 43 (_assignment (_simple)(_target(2))(_sensitivity(0(1))(0(0))))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_model . comport_concurent1 4 -1
	)
)
I 000059 55 862           1230503683314 comport_concurent2
(_unit VHDL (circ_paritate 0 1 (comport_concurent2 0 46 ))
	(_version v147)
	(_time 1230503683315 2008.12.29 00:34:43)
	(_source (\./src/circuit_paritate.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code e7e3e5b4e9b1b1f1e4eba1bcb6)
	(_entity
		(_time 1230502866788)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 2 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal v ~BIT_VECTOR{3~downto~0}~12 0 2 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_process
			(line__49(_architecture 0 0 49 (_assignment (_simple)(_target(1))(_sensitivity(0(3))(0(2))(0(1))(0(0))))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_model . comport_concurent2 1 -1
	)
)
I 000059 55 1035          1230503683377 comport_secvential
(_unit VHDL (circ_paritate 0 1 (comport_secvential 0 8 ))
	(_version v147)
	(_time 1230503683378 2008.12.29 00:34:43)
	(_source (\./src/circuit_paritate.vhd\(\./src/circuit_paritate_secvential.vhd\)))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 25212421297373332775637e74)
	(_entity
		(_time 1230502866788)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 2 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal v ~BIT_VECTOR{3~downto~0}~12 0 2 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_variable (_internal nr_de_1 ~extSTD.STANDARD.INTEGER 1 17 (_process 0 ((i 0)))))
		(_process
			(line__11(_architecture 0 1 11 (_process (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . comport_secvential 1 -1
	)
)
I 000045 55 1522          1230503683427 test
(_unit VHDL (test 0 9 (test 0 12 ))
	(_version v147)
	(_time 1230503683428 2008.12.29 00:34:43)
	(_source (\./src/test.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 54515257550203435157400e00)
	(_entity
		(_time 1230502951618)
	)
	(_component
		(circ_paritate
			(_object
				(_port (_internal v ~BIT_VECTOR{3~downto~0}~13 0 14 (_entity (_in ))))
				(_port (_internal y ~extSTD.STANDARD.BIT 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation et 0 23 (_component circ_paritate )
		(_port
			((v)(vector))
			((y)(paritate_para))
		)
		(_use (_entity . circ_paritate)
		)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~13 0 14 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_type (_internal ~BIT_VECTOR{3~downto~0}~132 0 18 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_signal (_internal vector ~BIT_VECTOR{3~downto~0}~132 0 18 (_architecture (_uni ))))
		(_signal (_internal paritate_para ~extSTD.STANDARD.BIT 0 19 (_architecture (_uni ))))
		(_process
			(line__25(_architecture 0 0 25 (_assignment (_simple)(_target(0)))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_split (0)
	)
	(_static
		(16843009 )
		(65793 )
		(16777473 )
		(257 )
		(16842753 )
		(65537 )
		(16777217 )
		(1 )
		(16843008 )
		(65792 )
		(16777472 )
		(256 )
		(16842752 )
		(65536 )
		(16777216 )
		(0 )
	)
	(_model . test 1 -1
	)
)
I 000027 55 330 0 cfg_test
(_configuration VHDL (cfg_test 0 31 (test))
	(_version v147)
	(_time 1230503683431 2008.12.29 00:34:43)
	(_source (\./src/test.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 54505557560307410202400e00)
	(_architecture test
		(_instantiation et
			(_entity . circ_paritate comport_concurent1
			)
		)
	)
)
I 000047 55 851           1230503695069 behave
(_unit VHDL (poarta_xor 0 1 (behave 0 7 ))
	(_version v147)
	(_time 1230503695070 2008.12.29 00:34:55)
	(_source (\./src/porti.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code d9da8f8b868e8ccedb8dcd8389)
	(_entity
		(_time 1230503357260)
	)
	(_object
		(_generic (_internal del ~extSTD.STANDARD.TIME 0 2 \3.0 ns\ (_entity ((ns 4613937818241073152)))))
		(_port (_internal x1 ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal x2 ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 4 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behave 1 -1
	)
)
I 000047 55 782           1230503695075 behave
(_unit VHDL (inversor 0 15 (behave 0 21 ))
	(_version v147)
	(_time 1230503695076 2008.12.29 00:34:55)
	(_source (\./src/porti.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code d9db868b858f8bcfdc8fcb828b)
	(_entity
		(_time 1230501682329)
	)
	(_object
		(_generic (_internal del ~extSTD.STANDARD.TIME 0 16 \4.0 ns\ (_entity ((ns 4616189618054758400)))))
		(_port (_internal x ~extSTD.STANDARD.BIT 0 17 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 18 (_entity (_out ))))
		(_process
			(line__24(_architecture 0 0 24 (_assignment (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behave 1 -1
	)
)
I 000047 55 2697          1230503695144 struct
(_unit VHDL (circ_paritate 0 1 (struct 0 6 ))
	(_version v147)
	(_time 1230503695145 2008.12.29 00:34:55)
	(_source (\./src/circuit_paritate.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 181b1b1f194e4e0e1a155e4349)
	(_entity
		(_time 1230502866788)
	)
	(_component
		(xor_gate
			(_object
				(_generic (_internal del ~extSTD.STANDARD.TIME 0 8 (_entity -1 ((ns 4613937818241073152)))))
				(_port (_internal x1 ~extSTD.STANDARD.BIT 0 9 (_entity (_in ))))
				(_port (_internal x2 ~extSTD.STANDARD.BIT 0 9 (_entity (_in ))))
				(_port (_internal y ~extSTD.STANDARD.BIT 0 10 (_entity (_out ))))
			)
		)
		(inv_gate
			(_object
				(_generic (_internal del ~extSTD.STANDARD.TIME 0 14 (_entity -1 ((ns 4616189618054758400)))))
				(_port (_internal x ~extSTD.STANDARD.BIT 0 15 (_entity (_in ))))
				(_port (_internal y ~extSTD.STANDARD.BIT 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation xor1 0 21 (_component xor_gate )
		(_port
			((x1)(v(0)))
			((x2)(v(1)))
			((y)(s1))
		)
		(_use (_implicit)
			(_generic
				((del)((ns 4613937818241073152)))
			)
			(_port
				((x1)(x1))
				((x2)(x2))
				((y)(y))
			)
		)
	)
	(_instantiation xor2 0 22 (_component xor_gate )
		(_port
			((x1)(v(2)))
			((x2)(v(3)))
			((y)(s2))
		)
		(_use (_implicit)
			(_generic
				((del)((ns 4613937818241073152)))
			)
			(_port
				((x1)(x1))
				((x2)(x2))
				((y)(y))
			)
		)
	)
	(_instantiation xor3 0 23 (_component xor_gate )
		(_generic
			((del)((ns 4616189618054758400)))
		)
		(_port
			((x1)(s1))
			((x2)(s2))
			((y)(s3))
		)
		(_use (_implicit)
			(_generic
				((del)((ns 4616189618054758400)))
			)
			(_port
				((x1)(x1))
				((x2)(x2))
				((y)(y))
			)
		)
	)
	(_instantiation inv1 0 24 (_component inv_gate )
		(_port
			((x)(s3))
			((y)(y))
		)
		(_use (_implicit)
			(_generic
				((del)((ns 4616189618054758400)))
			)
			(_port
				((x)(x))
				((y)(y))
			)
		)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 2 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal v ~BIT_VECTOR{3~downto~0}~12 0 2 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_signal (_internal s1 ~extSTD.STANDARD.BIT 0 18 (_architecture (_uni ))))
		(_signal (_internal s2 ~extSTD.STANDARD.BIT 0 18 (_architecture (_uni ))))
		(_signal (_internal s3 ~extSTD.STANDARD.BIT 0 18 (_architecture (_uni ))))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
)
I 000036 55 551 0 cfg_circ_paritate
(_configuration VHDL (cfg_circ_paritate 0 27 (circ_paritate))
	(_version v147)
	(_time 1230503695148 2008.12.29 00:34:55)
	(_source (\./src/circuit_paritate.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 27242423267074327129347d7f)
	(_architecture struct
		(_instantiation xor1
			(_entity . poarta_xor behave
			)
		)
		(_instantiation xor2
			(_entity . poarta_xor behave
			)
		)
		(_instantiation xor3
			(_entity . poarta_xor behave
			)
		)
		(_instantiation inv1
			(_entity . inversor behave
			)
		)
	)
)
I 000059 55 1366          1230503695188 comport_concurent1
(_unit VHDL (circ_paritate 0 1 (comport_concurent1 0 37 ))
	(_version v147)
	(_time 1230503695189 2008.12.29 00:34:55)
	(_source (\./src/circuit_paritate.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 46454544491010504510001d17)
	(_entity
		(_time 1230502866788)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 2 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal v ~BIT_VECTOR{3~downto~0}~12 0 2 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_signal (_internal t1 ~extSTD.STANDARD.BIT 0 38 (_architecture (_uni ))))
		(_signal (_internal t2 ~extSTD.STANDARD.BIT 0 38 (_architecture (_uni ))))
		(_signal (_internal t3 ~extSTD.STANDARD.BIT 0 38 (_architecture (_uni ))))
		(_process
			(line__40(_architecture 0 0 40 (_assignment (_simple)(_target(1))(_sensitivity(4)))))
			(line__41(_architecture 1 0 41 (_assignment (_simple)(_target(4))(_sensitivity(2)(3)))))
			(line__42(_architecture 2 0 42 (_assignment (_simple)(_target(3))(_sensitivity(0(3))(0(2))))))
			(line__43(_architecture 3 0 43 (_assignment (_simple)(_target(2))(_sensitivity(0(1))(0(0))))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_model . comport_concurent1 4 -1
	)
)
I 000059 55 862           1230503695192 comport_concurent2
(_unit VHDL (circ_paritate 0 1 (comport_concurent2 0 46 ))
	(_version v147)
	(_time 1230503695193 2008.12.29 00:34:55)
	(_source (\./src/circuit_paritate.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 4645454449101050454a001d17)
	(_entity
		(_time 1230502866788)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 2 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal v ~BIT_VECTOR{3~downto~0}~12 0 2 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_process
			(line__49(_architecture 0 0 49 (_assignment (_simple)(_target(1))(_sensitivity(0(3))(0(2))(0(1))(0(0))))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_model . comport_concurent2 1 -1
	)
)
I 000059 55 1035          1230503695257 comport_secvential
(_unit VHDL (circ_paritate 0 1 (comport_secvential 0 8 ))
	(_version v147)
	(_time 1230503695258 2008.12.29 00:34:55)
	(_source (\./src/circuit_paritate.vhd\(\./src/circuit_paritate_secvential.vhd\)))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 9497979b99c2c28296c4d2cfc5)
	(_entity
		(_time 1230502866788)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 2 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal v ~BIT_VECTOR{3~downto~0}~12 0 2 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_variable (_internal nr_de_1 ~extSTD.STANDARD.INTEGER 1 17 (_process 0 ((i 0)))))
		(_process
			(line__11(_architecture 0 1 11 (_process (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . comport_secvential 1 -1
	)
)
I 000045 55 1522          1230503695306 test
(_unit VHDL (test 0 9 (test 0 12 ))
	(_version v147)
	(_time 1230503695307 2008.12.29 00:34:55)
	(_source (\./src/test.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code c3c1c796c59594d4c6c0d79997)
	(_entity
		(_time 1230502951618)
	)
	(_component
		(circ_paritate
			(_object
				(_port (_internal v ~BIT_VECTOR{3~downto~0}~13 0 14 (_entity (_in ))))
				(_port (_internal y ~extSTD.STANDARD.BIT 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation et 0 23 (_component circ_paritate )
		(_port
			((v)(vector))
			((y)(paritate_para))
		)
		(_use (_entity . circ_paritate)
		)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~13 0 14 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_type (_internal ~BIT_VECTOR{3~downto~0}~132 0 18 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_signal (_internal vector ~BIT_VECTOR{3~downto~0}~132 0 18 (_architecture (_uni ))))
		(_signal (_internal paritate_para ~extSTD.STANDARD.BIT 0 19 (_architecture (_uni ))))
		(_process
			(line__25(_architecture 0 0 25 (_assignment (_simple)(_target(0)))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_split (0)
	)
	(_static
		(16843009 )
		(65793 )
		(16777473 )
		(257 )
		(16842753 )
		(65537 )
		(16777217 )
		(1 )
		(16843008 )
		(65792 )
		(16777472 )
		(256 )
		(16842752 )
		(65536 )
		(16777216 )
		(0 )
	)
	(_model . test 1 -1
	)
)
I 000027 55 330 0 cfg_test
(_configuration VHDL (cfg_test 0 31 (test))
	(_version v147)
	(_time 1230503695310 2008.12.29 00:34:55)
	(_source (\./src/test.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code c3c0c096c69490d69595d79997)
	(_architecture test
		(_instantiation et
			(_entity . circ_paritate comport_concurent1
			)
		)
	)
)
I 000047 55 851           1230505905204 behave
(_unit VHDL (poarta_xor 0 1 (behave 0 7 ))
	(_version v147)
	(_time 1230505905205 2008.12.29 01:11:45)
	(_source (\./src/porti.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code a7a0aef0f6f0f2b0a5f3b3fdf7)
	(_entity
		(_time 1230503357260)
	)
	(_object
		(_generic (_internal del ~extSTD.STANDARD.TIME 0 2 \3.0 ns\ (_entity ((ns 4613937818241073152)))))
		(_port (_internal x1 ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal x2 ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 4 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behave 1 -1
	)
)
I 000047 55 782           1230505905210 behave
(_unit VHDL (inversor 0 15 (behave 0 21 ))
	(_version v147)
	(_time 1230505905211 2008.12.29 01:11:45)
	(_source (\./src/porti.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code a7a1a7f0f5f1f5b1a2f1b5fcf5)
	(_entity
		(_time 1230501682329)
	)
	(_object
		(_generic (_internal del ~extSTD.STANDARD.TIME 0 16 \4.0 ns\ (_entity ((ns 4616189618054758400)))))
		(_port (_internal x ~extSTD.STANDARD.BIT 0 17 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 18 (_entity (_out ))))
		(_process
			(line__24(_architecture 0 0 24 (_assignment (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behave 1 -1
	)
)
I 000047 55 2697          1230505905299 struct
(_unit VHDL (circ_paritate 0 1 (struct 0 6 ))
	(_version v147)
	(_time 1230505905300 2008.12.29 01:11:45)
	(_source (\./src/circuit_paritate.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 04025602095252120609425f55)
	(_entity
		(_time 1230502866788)
	)
	(_component
		(xor_gate
			(_object
				(_generic (_internal del ~extSTD.STANDARD.TIME 0 8 (_entity -1 ((ns 4613937818241073152)))))
				(_port (_internal x1 ~extSTD.STANDARD.BIT 0 9 (_entity (_in ))))
				(_port (_internal x2 ~extSTD.STANDARD.BIT 0 9 (_entity (_in ))))
				(_port (_internal y ~extSTD.STANDARD.BIT 0 10 (_entity (_out ))))
			)
		)
		(inv_gate
			(_object
				(_generic (_internal del ~extSTD.STANDARD.TIME 0 14 (_entity -1 ((ns 4616189618054758400)))))
				(_port (_internal x ~extSTD.STANDARD.BIT 0 15 (_entity (_in ))))
				(_port (_internal y ~extSTD.STANDARD.BIT 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation xor1 0 21 (_component xor_gate )
		(_port
			((x1)(v(0)))
			((x2)(v(1)))
			((y)(s1))
		)
		(_use (_implicit)
			(_generic
				((del)((ns 4613937818241073152)))
			)
			(_port
				((x1)(x1))
				((x2)(x2))
				((y)(y))
			)
		)
	)
	(_instantiation xor2 0 22 (_component xor_gate )
		(_port
			((x1)(v(2)))
			((x2)(v(3)))
			((y)(s2))
		)
		(_use (_implicit)
			(_generic
				((del)((ns 4613937818241073152)))
			)
			(_port
				((x1)(x1))
				((x2)(x2))
				((y)(y))
			)
		)
	)
	(_instantiation xor3 0 23 (_component xor_gate )
		(_generic
			((del)((ns 4616189618054758400)))
		)
		(_port
			((x1)(s1))
			((x2)(s2))
			((y)(s3))
		)
		(_use (_implicit)
			(_generic
				((del)((ns 4616189618054758400)))
			)
			(_port
				((x1)(x1))
				((x2)(x2))
				((y)(y))
			)
		)
	)
	(_instantiation inv1 0 24 (_component inv_gate )
		(_port
			((x)(s3))
			((y)(y))
		)
		(_use (_implicit)
			(_generic
				((del)((ns 4616189618054758400)))
			)
			(_port
				((x)(x))
				((y)(y))
			)
		)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 2 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal v ~BIT_VECTOR{3~downto~0}~12 0 2 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_signal (_internal s1 ~extSTD.STANDARD.BIT 0 18 (_architecture (_uni ))))
		(_signal (_internal s2 ~extSTD.STANDARD.BIT 0 18 (_architecture (_uni ))))
		(_signal (_internal s3 ~extSTD.STANDARD.BIT 0 18 (_architecture (_uni ))))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
)
I 000036 55 551 0 cfg_circ_paritate
(_configuration VHDL (cfg_circ_paritate 0 27 (circ_paritate))
	(_version v147)
	(_time 1230505905303 2008.12.29 01:11:45)
	(_source (\./src/circuit_paritate.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 0402560206535711520a175e5c)
	(_architecture struct
		(_instantiation xor1
			(_entity . poarta_xor behave
			)
		)
		(_instantiation xor2
			(_entity . poarta_xor behave
			)
		)
		(_instantiation xor3
			(_entity . poarta_xor behave
			)
		)
		(_instantiation inv1
			(_entity . inversor behave
			)
		)
	)
)
I 000059 55 1366          1230505905319 comport_concurent1
(_unit VHDL (circ_paritate 0 1 (comport_concurent1 0 37 ))
	(_version v147)
	(_time 1230505905320 2008.12.29 01:11:45)
	(_source (\./src/circuit_paritate.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 23257127297575352075657872)
	(_entity
		(_time 1230502866788)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 2 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal v ~BIT_VECTOR{3~downto~0}~12 0 2 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_signal (_internal t1 ~extSTD.STANDARD.BIT 0 38 (_architecture (_uni ))))
		(_signal (_internal t2 ~extSTD.STANDARD.BIT 0 38 (_architecture (_uni ))))
		(_signal (_internal t3 ~extSTD.STANDARD.BIT 0 38 (_architecture (_uni ))))
		(_process
			(line__40(_architecture 0 0 40 (_assignment (_simple)(_target(1))(_sensitivity(4)))))
			(line__41(_architecture 1 0 41 (_assignment (_simple)(_target(4))(_sensitivity(2)(3)))))
			(line__42(_architecture 2 0 42 (_assignment (_simple)(_target(3))(_sensitivity(0(3))(0(2))))))
			(line__43(_architecture 3 0 43 (_assignment (_simple)(_target(2))(_sensitivity(0(1))(0(0))))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_model . comport_concurent1 4 -1
	)
)
I 000059 55 862           1230505905323 comport_concurent2
(_unit VHDL (circ_paritate 0 1 (comport_concurent2 0 46 ))
	(_version v147)
	(_time 1230505905324 2008.12.29 01:11:45)
	(_source (\./src/circuit_paritate.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 2325712729757535202f657872)
	(_entity
		(_time 1230502866788)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 2 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal v ~BIT_VECTOR{3~downto~0}~12 0 2 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_process
			(line__49(_architecture 0 0 49 (_assignment (_simple)(_target(1))(_sensitivity(0(3))(0(2))(0(1))(0(0))))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_model . comport_concurent2 1 -1
	)
)
I 000059 55 1035          1230505905390 comport_secvential
(_unit VHDL (circ_paritate 0 1 (comport_secvential 0 8 ))
	(_version v147)
	(_time 1230505905391 2008.12.29 01:11:45)
	(_source (\./src/circuit_paritate.vhd\(\./src/circuit_paritate_secvential.vhd\)))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 62643062693434746032243933)
	(_entity
		(_time 1230502866788)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 2 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal v ~BIT_VECTOR{3~downto~0}~12 0 2 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_variable (_internal nr_de_1 ~extSTD.STANDARD.INTEGER 1 17 (_process 0 ((i 0)))))
		(_process
			(line__11(_architecture 0 1 11 (_process (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . comport_secvential 1 -1
	)
)
I 000045 55 1522          1230505905439 test
(_unit VHDL (test 0 9 (test 0 12 ))
	(_version v147)
	(_time 1230505905440 2008.12.29 01:11:45)
	(_source (\./src/test.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 9196c49e95c7c686949285cbc5)
	(_entity
		(_time 1230502951618)
	)
	(_component
		(circ_paritate
			(_object
				(_port (_internal v ~BIT_VECTOR{3~downto~0}~13 0 14 (_entity (_in ))))
				(_port (_internal y ~extSTD.STANDARD.BIT 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation et 0 23 (_component circ_paritate )
		(_port
			((v)(vector))
			((y)(paritate_para))
		)
		(_use (_entity . circ_paritate)
		)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~13 0 14 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_type (_internal ~BIT_VECTOR{3~downto~0}~132 0 18 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_signal (_internal vector ~BIT_VECTOR{3~downto~0}~132 0 18 (_architecture (_uni ))))
		(_signal (_internal paritate_para ~extSTD.STANDARD.BIT 0 19 (_architecture (_uni ))))
		(_process
			(line__25(_architecture 0 0 25 (_assignment (_simple)(_target(0)))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_split (0)
	)
	(_static
		(16843009 )
		(65793 )
		(16777473 )
		(257 )
		(16842753 )
		(65537 )
		(16777217 )
		(1 )
		(16843008 )
		(65792 )
		(16777472 )
		(256 )
		(16842752 )
		(65536 )
		(16777216 )
		(0 )
	)
	(_model . test 1 -1
	)
)
I 000027 55 330 0 cfg_test
(_configuration VHDL (cfg_test 0 31 (test))
	(_version v147)
	(_time 1230505905443 2008.12.29 01:11:45)
	(_source (\./src/test.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 9197c39e96c6c284c7c785cbc5)
	(_architecture test
		(_instantiation et
			(_entity . circ_paritate comport_concurent1
			)
		)
	)
)
I 000047 55 851           1230505915791 behave
(_unit VHDL (poarta_xor 0 1 (behave 0 7 ))
	(_version v147)
	(_time 1230505915792 2008.12.29 01:11:55)
	(_source (\./src/porti.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 07030401565052100553135d57)
	(_entity
		(_time 1230503357260)
	)
	(_object
		(_generic (_internal del ~extSTD.STANDARD.TIME 0 2 \3.0 ns\ (_entity ((ns 4613937818241073152)))))
		(_port (_internal x1 ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal x2 ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 4 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behave 1 -1
	)
)
I 000047 55 782           1230505915797 behave
(_unit VHDL (inversor 0 15 (behave 0 21 ))
	(_version v147)
	(_time 1230505915798 2008.12.29 01:11:55)
	(_source (\./src/porti.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 07020d01555155110251155c55)
	(_entity
		(_time 1230501682329)
	)
	(_object
		(_generic (_internal del ~extSTD.STANDARD.TIME 0 16 \4.0 ns\ (_entity ((ns 4616189618054758400)))))
		(_port (_internal x ~extSTD.STANDARD.BIT 0 17 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 18 (_entity (_out ))))
		(_process
			(line__24(_architecture 0 0 24 (_assignment (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behave 1 -1
	)
)
I 000047 55 2697          1230505915884 struct
(_unit VHDL (circ_paritate 0 1 (struct 0 6 ))
	(_version v147)
	(_time 1230505915885 2008.12.29 01:11:55)
	(_source (\./src/circuit_paritate.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 65606565693333736768233e34)
	(_entity
		(_time 1230502866788)
	)
	(_component
		(xor_gate
			(_object
				(_generic (_internal del ~extSTD.STANDARD.TIME 0 8 (_entity -1 ((ns 4613937818241073152)))))
				(_port (_internal x1 ~extSTD.STANDARD.BIT 0 9 (_entity (_in ))))
				(_port (_internal x2 ~extSTD.STANDARD.BIT 0 9 (_entity (_in ))))
				(_port (_internal y ~extSTD.STANDARD.BIT 0 10 (_entity (_out ))))
			)
		)
		(inv_gate
			(_object
				(_generic (_internal del ~extSTD.STANDARD.TIME 0 14 (_entity -1 ((ns 4616189618054758400)))))
				(_port (_internal x ~extSTD.STANDARD.BIT 0 15 (_entity (_in ))))
				(_port (_internal y ~extSTD.STANDARD.BIT 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation xor1 0 21 (_component xor_gate )
		(_port
			((x1)(v(0)))
			((x2)(v(1)))
			((y)(s1))
		)
		(_use (_implicit)
			(_generic
				((del)((ns 4613937818241073152)))
			)
			(_port
				((x1)(x1))
				((x2)(x2))
				((y)(y))
			)
		)
	)
	(_instantiation xor2 0 22 (_component xor_gate )
		(_port
			((x1)(v(2)))
			((x2)(v(3)))
			((y)(s2))
		)
		(_use (_implicit)
			(_generic
				((del)((ns 4613937818241073152)))
			)
			(_port
				((x1)(x1))
				((x2)(x2))
				((y)(y))
			)
		)
	)
	(_instantiation xor3 0 23 (_component xor_gate )
		(_generic
			((del)((ns 4616189618054758400)))
		)
		(_port
			((x1)(s1))
			((x2)(s2))
			((y)(s3))
		)
		(_use (_implicit)
			(_generic
				((del)((ns 4616189618054758400)))
			)
			(_port
				((x1)(x1))
				((x2)(x2))
				((y)(y))
			)
		)
	)
	(_instantiation inv1 0 24 (_component inv_gate )
		(_port
			((x)(s3))
			((y)(y))
		)
		(_use (_implicit)
			(_generic
				((del)((ns 4616189618054758400)))
			)
			(_port
				((x)(x))
				((y)(y))
			)
		)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 2 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal v ~BIT_VECTOR{3~downto~0}~12 0 2 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_signal (_internal s1 ~extSTD.STANDARD.BIT 0 18 (_architecture (_uni ))))
		(_signal (_internal s2 ~extSTD.STANDARD.BIT 0 18 (_architecture (_uni ))))
		(_signal (_internal s3 ~extSTD.STANDARD.BIT 0 18 (_architecture (_uni ))))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
)
I 000036 55 551 0 cfg_circ_paritate
(_configuration VHDL (cfg_circ_paritate 0 27 (circ_paritate))
	(_version v147)
	(_time 1230505915888 2008.12.29 01:11:55)
	(_source (\./src/circuit_paritate.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 6560656566323670336b763f3d)
	(_architecture struct
		(_instantiation xor1
			(_entity . poarta_xor behave
			)
		)
		(_instantiation xor2
			(_entity . poarta_xor behave
			)
		)
		(_instantiation xor3
			(_entity . poarta_xor behave
			)
		)
		(_instantiation inv1
			(_entity . inversor behave
			)
		)
	)
)
I 000059 55 1366          1230505915915 comport_concurent1
(_unit VHDL (circ_paritate 0 1 (comport_concurent1 0 37 ))
	(_version v147)
	(_time 1230505915916 2008.12.29 01:11:55)
	(_source (\./src/circuit_paritate.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 8481848a89d2d29287d2c2dfd5)
	(_entity
		(_time 1230502866788)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 2 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal v ~BIT_VECTOR{3~downto~0}~12 0 2 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_signal (_internal t1 ~extSTD.STANDARD.BIT 0 38 (_architecture (_uni ))))
		(_signal (_internal t2 ~extSTD.STANDARD.BIT 0 38 (_architecture (_uni ))))
		(_signal (_internal t3 ~extSTD.STANDARD.BIT 0 38 (_architecture (_uni ))))
		(_process
			(line__40(_architecture 0 0 40 (_assignment (_simple)(_target(1))(_sensitivity(4)))))
			(line__41(_architecture 1 0 41 (_assignment (_simple)(_target(4))(_sensitivity(2)(3)))))
			(line__42(_architecture 2 0 42 (_assignment (_simple)(_target(3))(_sensitivity(0(3))(0(2))))))
			(line__43(_architecture 3 0 43 (_assignment (_simple)(_target(2))(_sensitivity(0(1))(0(0))))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_model . comport_concurent1 4 -1
	)
)
I 000059 55 862           1230505915919 comport_concurent2
(_unit VHDL (circ_paritate 0 1 (comport_concurent2 0 46 ))
	(_version v147)
	(_time 1230505915920 2008.12.29 01:11:55)
	(_source (\./src/circuit_paritate.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 8481848a89d2d2928788c2dfd5)
	(_entity
		(_time 1230502866788)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 2 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal v ~BIT_VECTOR{3~downto~0}~12 0 2 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_process
			(line__49(_architecture 0 0 49 (_assignment (_simple)(_target(1))(_sensitivity(0(3))(0(2))(0(1))(0(0))))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_model . comport_concurent2 1 -1
	)
)
I 000059 55 1035          1230505915981 comport_secvential
(_unit VHDL (circ_paritate 0 1 (comport_secvential 0 8 ))
	(_version v147)
	(_time 1230505915982 2008.12.29 01:11:55)
	(_source (\./src/circuit_paritate.vhd\(\./src/circuit_paritate_secvential.vhd\)))
	(_use (std(standard)))
	(_parameters dbg)
	(_code c2c7c297c99494d4c092849993)
	(_entity
		(_time 1230502866788)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 2 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal v ~BIT_VECTOR{3~downto~0}~12 0 2 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_variable (_internal nr_de_1 ~extSTD.STANDARD.INTEGER 1 17 (_process 0 ((i 0)))))
		(_process
			(line__11(_architecture 0 1 11 (_process (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . comport_secvential 1 -1
	)
)
I 000045 55 1522          1230505916031 test
(_unit VHDL (test 0 9 (test 0 12 ))
	(_version v147)
	(_time 1230505916032 2008.12.29 01:11:56)
	(_source (\./src/test.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code f1f5f6a1f5a7a6e6f4f2e5aba5)
	(_entity
		(_time 1230502951618)
	)
	(_component
		(circ_paritate
			(_object
				(_port (_internal v ~BIT_VECTOR{3~downto~0}~13 0 14 (_entity (_in ))))
				(_port (_internal y ~extSTD.STANDARD.BIT 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation et 0 23 (_component circ_paritate )
		(_port
			((v)(vector))
			((y)(paritate_para))
		)
		(_use (_entity . circ_paritate)
		)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~13 0 14 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_type (_internal ~BIT_VECTOR{3~downto~0}~132 0 18 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_signal (_internal vector ~BIT_VECTOR{3~downto~0}~132 0 18 (_architecture (_uni ))))
		(_signal (_internal paritate_para ~extSTD.STANDARD.BIT 0 19 (_architecture (_uni ))))
		(_process
			(line__25(_architecture 0 0 25 (_assignment (_simple)(_target(0)))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_split (0)
	)
	(_static
		(16843009 )
		(65793 )
		(16777473 )
		(257 )
		(16842753 )
		(65537 )
		(16777217 )
		(1 )
		(16843008 )
		(65792 )
		(16777472 )
		(256 )
		(16842752 )
		(65536 )
		(16777216 )
		(0 )
	)
	(_model . test 1 -1
	)
)
I 000027 55 330 0 cfg_test
(_configuration VHDL (cfg_test 0 31 (test))
	(_version v147)
	(_time 1230505916035 2008.12.29 01:11:56)
	(_source (\./src/test.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code f1f4f1a1f6a6a2e4a7a7e5aba5)
	(_architecture test
		(_instantiation et
			(_entity . circ_paritate comport_concurent1
			)
		)
	)
)
I 000047 55 851           1230505928388 behave
(_unit VHDL (poarta_xor 0 1 (behave 0 7 ))
	(_version v147)
	(_time 1230505928389 2008.12.29 01:12:08)
	(_source (\./src/porti.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 34353031666361233660206e64)
	(_entity
		(_time 1230503357260)
	)
	(_object
		(_generic (_internal del ~extSTD.STANDARD.TIME 0 2 \3.0 ns\ (_entity ((ns 4613937818241073152)))))
		(_port (_internal x1 ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal x2 ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 4 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behave 1 -1
	)
)
I 000047 55 782           1230505928394 behave
(_unit VHDL (inversor 0 15 (behave 0 21 ))
	(_version v147)
	(_time 1230505928395 2008.12.29 01:12:08)
	(_source (\./src/porti.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 44444946151216524112561f16)
	(_entity
		(_time 1230501682329)
	)
	(_object
		(_generic (_internal del ~extSTD.STANDARD.TIME 0 16 \4.0 ns\ (_entity ((ns 4616189618054758400)))))
		(_port (_internal x ~extSTD.STANDARD.BIT 0 17 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 18 (_entity (_out ))))
		(_process
			(line__24(_architecture 0 0 24 (_assignment (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behave 1 -1
	)
)
I 000047 55 2697          1230505928474 struct
(_unit VHDL (circ_paritate 0 1 (struct 0 6 ))
	(_version v147)
	(_time 1230505928475 2008.12.29 01:12:08)
	(_source (\./src/circuit_paritate.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 9292959d99c4c484909fd4c9c3)
	(_entity
		(_time 1230502866788)
	)
	(_component
		(xor_gate
			(_object
				(_generic (_internal del ~extSTD.STANDARD.TIME 0 8 (_entity -1 ((ns 4613937818241073152)))))
				(_port (_internal x1 ~extSTD.STANDARD.BIT 0 9 (_entity (_in ))))
				(_port (_internal x2 ~extSTD.STANDARD.BIT 0 9 (_entity (_in ))))
				(_port (_internal y ~extSTD.STANDARD.BIT 0 10 (_entity (_out ))))
			)
		)
		(inv_gate
			(_object
				(_generic (_internal del ~extSTD.STANDARD.TIME 0 14 (_entity -1 ((ns 4616189618054758400)))))
				(_port (_internal x ~extSTD.STANDARD.BIT 0 15 (_entity (_in ))))
				(_port (_internal y ~extSTD.STANDARD.BIT 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation xor1 0 21 (_component xor_gate )
		(_port
			((x1)(v(0)))
			((x2)(v(1)))
			((y)(s1))
		)
		(_use (_implicit)
			(_generic
				((del)((ns 4613937818241073152)))
			)
			(_port
				((x1)(x1))
				((x2)(x2))
				((y)(y))
			)
		)
	)
	(_instantiation xor2 0 22 (_component xor_gate )
		(_port
			((x1)(v(2)))
			((x2)(v(3)))
			((y)(s2))
		)
		(_use (_implicit)
			(_generic
				((del)((ns 4613937818241073152)))
			)
			(_port
				((x1)(x1))
				((x2)(x2))
				((y)(y))
			)
		)
	)
	(_instantiation xor3 0 23 (_component xor_gate )
		(_generic
			((del)((ns 4616189618054758400)))
		)
		(_port
			((x1)(s1))
			((x2)(s2))
			((y)(s3))
		)
		(_use (_implicit)
			(_generic
				((del)((ns 4616189618054758400)))
			)
			(_port
				((x1)(x1))
				((x2)(x2))
				((y)(y))
			)
		)
	)
	(_instantiation inv1 0 24 (_component inv_gate )
		(_port
			((x)(s3))
			((y)(y))
		)
		(_use (_implicit)
			(_generic
				((del)((ns 4616189618054758400)))
			)
			(_port
				((x)(x))
				((y)(y))
			)
		)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 2 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal v ~BIT_VECTOR{3~downto~0}~12 0 2 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_signal (_internal s1 ~extSTD.STANDARD.BIT 0 18 (_architecture (_uni ))))
		(_signal (_internal s2 ~extSTD.STANDARD.BIT 0 18 (_architecture (_uni ))))
		(_signal (_internal s3 ~extSTD.STANDARD.BIT 0 18 (_architecture (_uni ))))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
)
I 000036 55 551 0 cfg_circ_paritate
(_configuration VHDL (cfg_circ_paritate 0 27 (circ_paritate))
	(_version v147)
	(_time 1230505928478 2008.12.29 01:12:08)
	(_source (\./src/circuit_paritate.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 9292959d96c5c187c49c81c8ca)
	(_architecture struct
		(_instantiation xor1
			(_entity . poarta_xor behave
			)
		)
		(_instantiation xor2
			(_entity . poarta_xor behave
			)
		)
		(_instantiation xor3
			(_entity . poarta_xor behave
			)
		)
		(_instantiation inv1
			(_entity . inversor behave
			)
		)
	)
)
I 000059 55 1366          1230505928496 comport_concurent1
(_unit VHDL (circ_paritate 0 1 (comport_concurent1 0 37 ))
	(_version v147)
	(_time 1230505928497 2008.12.29 01:12:08)
	(_source (\./src/circuit_paritate.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code a2a2a5f5a9f4f4b4a1f4e4f9f3)
	(_entity
		(_time 1230502866788)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 2 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal v ~BIT_VECTOR{3~downto~0}~12 0 2 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_signal (_internal t1 ~extSTD.STANDARD.BIT 0 38 (_architecture (_uni ))))
		(_signal (_internal t2 ~extSTD.STANDARD.BIT 0 38 (_architecture (_uni ))))
		(_signal (_internal t3 ~extSTD.STANDARD.BIT 0 38 (_architecture (_uni ))))
		(_process
			(line__40(_architecture 0 0 40 (_assignment (_simple)(_target(1))(_sensitivity(4)))))
			(line__41(_architecture 1 0 41 (_assignment (_simple)(_target(4))(_sensitivity(2)(3)))))
			(line__42(_architecture 2 0 42 (_assignment (_simple)(_target(3))(_sensitivity(0(3))(0(2))))))
			(line__43(_architecture 3 0 43 (_assignment (_simple)(_target(2))(_sensitivity(0(1))(0(0))))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_model . comport_concurent1 4 -1
	)
)
I 000059 55 862           1230505928500 comport_concurent2
(_unit VHDL (circ_paritate 0 1 (comport_concurent2 0 46 ))
	(_version v147)
	(_time 1230505928501 2008.12.29 01:12:08)
	(_source (\./src/circuit_paritate.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code a2a2a5f5a9f4f4b4a1aee4f9f3)
	(_entity
		(_time 1230502866788)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 2 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal v ~BIT_VECTOR{3~downto~0}~12 0 2 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_process
			(line__49(_architecture 0 0 49 (_assignment (_simple)(_target(1))(_sensitivity(0(3))(0(2))(0(1))(0(0))))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_model . comport_concurent2 1 -1
	)
)
I 000059 55 1035          1230505928567 comport_secvential
(_unit VHDL (circ_paritate 0 1 (comport_secvential 0 8 ))
	(_version v147)
	(_time 1230505928568 2008.12.29 01:12:08)
	(_source (\./src/circuit_paritate.vhd\(\./src/circuit_paritate_secvential.vhd\)))
	(_use (std(standard)))
	(_parameters dbg)
	(_code f0f0f7a0f9a6a6e6f2a0b6aba1)
	(_entity
		(_time 1230502866788)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 2 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal v ~BIT_VECTOR{3~downto~0}~12 0 2 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_variable (_internal nr_de_1 ~extSTD.STANDARD.INTEGER 1 17 (_process 0 ((i 0)))))
		(_process
			(line__11(_architecture 0 1 11 (_process (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . comport_secvential 1 -1
	)
)
I 000045 55 1522          1230505928617 test
(_unit VHDL (test 0 9 (test 0 12 ))
	(_version v147)
	(_time 1230505928618 2008.12.29 01:12:08)
	(_source (\./src/test.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 1e1f1f194e4849091b1d0a444a)
	(_entity
		(_time 1230502951618)
	)
	(_component
		(circ_paritate
			(_object
				(_port (_internal v ~BIT_VECTOR{3~downto~0}~13 0 14 (_entity (_in ))))
				(_port (_internal y ~extSTD.STANDARD.BIT 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation et 0 23 (_component circ_paritate )
		(_port
			((v)(vector))
			((y)(paritate_para))
		)
		(_use (_entity . circ_paritate)
		)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~13 0 14 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_type (_internal ~BIT_VECTOR{3~downto~0}~132 0 18 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_signal (_internal vector ~BIT_VECTOR{3~downto~0}~132 0 18 (_architecture (_uni ))))
		(_signal (_internal paritate_para ~extSTD.STANDARD.BIT 0 19 (_architecture (_uni ))))
		(_process
			(line__25(_architecture 0 0 25 (_assignment (_simple)(_target(0)))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_split (0)
	)
	(_static
		(16843009 )
		(65793 )
		(16777473 )
		(257 )
		(16842753 )
		(65537 )
		(16777217 )
		(1 )
		(16843008 )
		(65792 )
		(16777472 )
		(256 )
		(16842752 )
		(65536 )
		(16777216 )
		(0 )
	)
	(_model . test 1 -1
	)
)
I 000027 55 330 0 cfg_test
(_configuration VHDL (cfg_test 0 31 (test))
	(_version v147)
	(_time 1230505928621 2008.12.29 01:12:08)
	(_source (\./src/test.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 1e1e18194d494d0b48480a444a)
	(_architecture test
		(_instantiation et
			(_entity . circ_paritate comport_concurent1
			)
		)
	)
)
I 000047 55 851           1230505936526 behave
(_unit VHDL (poarta_xor 0 1 (behave 0 7 ))
	(_version v147)
	(_time 1230505936527 2008.12.29 01:12:16)
	(_source (\./src/porti.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 040b0002565351130650105e54)
	(_entity
		(_time 1230503357260)
	)
	(_object
		(_generic (_internal del ~extSTD.STANDARD.TIME 0 2 \3.0 ns\ (_entity ((ns 4613937818241073152)))))
		(_port (_internal x1 ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal x2 ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 4 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behave 1 -1
	)
)
I 000047 55 782           1230505936532 behave
(_unit VHDL (inversor 0 15 (behave 0 21 ))
	(_version v147)
	(_time 1230505936533 2008.12.29 01:12:16)
	(_source (\./src/porti.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 040a0902555256120152165f56)
	(_entity
		(_time 1230501682329)
	)
	(_object
		(_generic (_internal del ~extSTD.STANDARD.TIME 0 16 \4.0 ns\ (_entity ((ns 4616189618054758400)))))
		(_port (_internal x ~extSTD.STANDARD.BIT 0 17 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 18 (_entity (_out ))))
		(_process
			(line__24(_architecture 0 0 24 (_assignment (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behave 1 -1
	)
)
I 000047 55 2697          1230505936618 struct
(_unit VHDL (circ_paritate 0 1 (struct 0 6 ))
	(_version v147)
	(_time 1230505936619 2008.12.29 01:12:16)
	(_source (\./src/circuit_paritate.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 616f666169373777636c273a30)
	(_entity
		(_time 1230502866788)
	)
	(_component
		(xor_gate
			(_object
				(_generic (_internal del ~extSTD.STANDARD.TIME 0 8 (_entity -1 ((ns 4613937818241073152)))))
				(_port (_internal x1 ~extSTD.STANDARD.BIT 0 9 (_entity (_in ))))
				(_port (_internal x2 ~extSTD.STANDARD.BIT 0 9 (_entity (_in ))))
				(_port (_internal y ~extSTD.STANDARD.BIT 0 10 (_entity (_out ))))
			)
		)
		(inv_gate
			(_object
				(_generic (_internal del ~extSTD.STANDARD.TIME 0 14 (_entity -1 ((ns 4616189618054758400)))))
				(_port (_internal x ~extSTD.STANDARD.BIT 0 15 (_entity (_in ))))
				(_port (_internal y ~extSTD.STANDARD.BIT 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation xor1 0 21 (_component xor_gate )
		(_port
			((x1)(v(0)))
			((x2)(v(1)))
			((y)(s1))
		)
		(_use (_implicit)
			(_generic
				((del)((ns 4613937818241073152)))
			)
			(_port
				((x1)(x1))
				((x2)(x2))
				((y)(y))
			)
		)
	)
	(_instantiation xor2 0 22 (_component xor_gate )
		(_port
			((x1)(v(2)))
			((x2)(v(3)))
			((y)(s2))
		)
		(_use (_implicit)
			(_generic
				((del)((ns 4613937818241073152)))
			)
			(_port
				((x1)(x1))
				((x2)(x2))
				((y)(y))
			)
		)
	)
	(_instantiation xor3 0 23 (_component xor_gate )
		(_generic
			((del)((ns 4616189618054758400)))
		)
		(_port
			((x1)(s1))
			((x2)(s2))
			((y)(s3))
		)
		(_use (_implicit)
			(_generic
				((del)((ns 4616189618054758400)))
			)
			(_port
				((x1)(x1))
				((x2)(x2))
				((y)(y))
			)
		)
	)
	(_instantiation inv1 0 24 (_component inv_gate )
		(_port
			((x)(s3))
			((y)(y))
		)
		(_use (_implicit)
			(_generic
				((del)((ns 4616189618054758400)))
			)
			(_port
				((x)(x))
				((y)(y))
			)
		)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 2 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal v ~BIT_VECTOR{3~downto~0}~12 0 2 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_signal (_internal s1 ~extSTD.STANDARD.BIT 0 18 (_architecture (_uni ))))
		(_signal (_internal s2 ~extSTD.STANDARD.BIT 0 18 (_architecture (_uni ))))
		(_signal (_internal s3 ~extSTD.STANDARD.BIT 0 18 (_architecture (_uni ))))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
)
I 000036 55 551 0 cfg_circ_paritate
(_configuration VHDL (cfg_circ_paritate 0 27 (circ_paritate))
	(_version v147)
	(_time 1230505936622 2008.12.29 01:12:16)
	(_source (\./src/circuit_paritate.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 616f666166363274376f723b39)
	(_architecture struct
		(_instantiation xor1
			(_entity . poarta_xor behave
			)
		)
		(_instantiation xor2
			(_entity . poarta_xor behave
			)
		)
		(_instantiation xor3
			(_entity . poarta_xor behave
			)
		)
		(_instantiation inv1
			(_entity . inversor behave
			)
		)
	)
)
I 000059 55 1366          1230505936633 comport_concurent1
(_unit VHDL (circ_paritate 0 1 (comport_concurent1 0 37 ))
	(_version v147)
	(_time 1230505936634 2008.12.29 01:12:16)
	(_source (\./src/circuit_paritate.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 717f7670792727677227372a20)
	(_entity
		(_time 1230502866788)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 2 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal v ~BIT_VECTOR{3~downto~0}~12 0 2 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_signal (_internal t1 ~extSTD.STANDARD.BIT 0 38 (_architecture (_uni ))))
		(_signal (_internal t2 ~extSTD.STANDARD.BIT 0 38 (_architecture (_uni ))))
		(_signal (_internal t3 ~extSTD.STANDARD.BIT 0 38 (_architecture (_uni ))))
		(_process
			(line__40(_architecture 0 0 40 (_assignment (_simple)(_target(1))(_sensitivity(4)))))
			(line__41(_architecture 1 0 41 (_assignment (_simple)(_target(4))(_sensitivity(2)(3)))))
			(line__42(_architecture 2 0 42 (_assignment (_simple)(_target(3))(_sensitivity(0(3))(0(2))))))
			(line__43(_architecture 3 0 43 (_assignment (_simple)(_target(2))(_sensitivity(0(1))(0(0))))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_model . comport_concurent1 4 -1
	)
)
I 000059 55 862           1230505936637 comport_concurent2
(_unit VHDL (circ_paritate 0 1 (comport_concurent2 0 46 ))
	(_version v147)
	(_time 1230505936638 2008.12.29 01:12:16)
	(_source (\./src/circuit_paritate.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 717f767079272767727d372a20)
	(_entity
		(_time 1230502866788)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 2 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal v ~BIT_VECTOR{3~downto~0}~12 0 2 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_process
			(line__49(_architecture 0 0 49 (_assignment (_simple)(_target(1))(_sensitivity(0(3))(0(2))(0(1))(0(0))))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_model . comport_concurent2 1 -1
	)
)
I 000059 55 1035          1230505936700 comport_secvential
(_unit VHDL (circ_paritate 0 1 (comport_secvential 0 8 ))
	(_version v147)
	(_time 1230505936701 2008.12.29 01:12:16)
	(_source (\./src/circuit_paritate.vhd\(\./src/circuit_paritate_secvential.vhd\)))
	(_use (std(standard)))
	(_parameters dbg)
	(_code afa1a8f8f0f9f9b9adffe9f4fe)
	(_entity
		(_time 1230502866788)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 2 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal v ~BIT_VECTOR{3~downto~0}~12 0 2 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_variable (_internal nr_de_1 ~extSTD.STANDARD.INTEGER 1 17 (_process 0 ((i 0)))))
		(_process
			(line__11(_architecture 0 1 11 (_process (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . comport_secvential 1 -1
	)
)
I 000045 55 1522          1230505936749 test
(_unit VHDL (test 0 9 (test 0 12 ))
	(_version v147)
	(_time 1230505936750 2008.12.29 01:12:16)
	(_source (\./src/test.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code ded1de8c8e8889c9dbddca848a)
	(_entity
		(_time 1230502951618)
	)
	(_component
		(circ_paritate
			(_object
				(_port (_internal v ~BIT_VECTOR{3~downto~0}~13 0 14 (_entity (_in ))))
				(_port (_internal y ~extSTD.STANDARD.BIT 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation et 0 23 (_component circ_paritate )
		(_port
			((v)(vector))
			((y)(paritate_para))
		)
		(_use (_entity . circ_paritate)
		)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~13 0 14 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_type (_internal ~BIT_VECTOR{3~downto~0}~132 0 18 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_signal (_internal vector ~BIT_VECTOR{3~downto~0}~132 0 18 (_architecture (_uni ))))
		(_signal (_internal paritate_para ~extSTD.STANDARD.BIT 0 19 (_architecture (_uni ))))
		(_process
			(line__25(_architecture 0 0 25 (_assignment (_simple)(_target(0)))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_split (0)
	)
	(_static
		(16843009 )
		(65793 )
		(16777473 )
		(257 )
		(16842753 )
		(65537 )
		(16777217 )
		(1 )
		(16843008 )
		(65792 )
		(16777472 )
		(256 )
		(16842752 )
		(65536 )
		(16777216 )
		(0 )
	)
	(_model . test 1 -1
	)
)
I 000027 55 330 0 cfg_test
(_configuration VHDL (cfg_test 0 31 (test))
	(_version v147)
	(_time 1230505936753 2008.12.29 01:12:16)
	(_source (\./src/test.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code ded0d98c8d898dcb8888ca848a)
	(_architecture test
		(_instantiation et
			(_entity . circ_paritate comport_concurent1
			)
		)
	)
)
I 000047 55 851           1230505944322 behave
(_unit VHDL (poarta_xor 0 1 (behave 0 7 ))
	(_version v147)
	(_time 1230505944323 2008.12.29 01:12:24)
	(_source (\./src/porti.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 7c2a7e7d792b296b7e2868262c)
	(_entity
		(_time 1230503357260)
	)
	(_object
		(_generic (_internal del ~extSTD.STANDARD.TIME 0 2 \3.0 ns\ (_entity ((ns 4613937818241073152)))))
		(_port (_internal x1 ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal x2 ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 4 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behave 1 -1
	)
)
I 000047 55 782           1230505944328 behave
(_unit VHDL (inversor 0 15 (behave 0 21 ))
	(_version v147)
	(_time 1230505944329 2008.12.29 01:12:24)
	(_source (\./src/porti.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 7c2b777d7a2a2e6a792a6e272e)
	(_entity
		(_time 1230501682329)
	)
	(_object
		(_generic (_internal del ~extSTD.STANDARD.TIME 0 16 \4.0 ns\ (_entity ((ns 4616189618054758400)))))
		(_port (_internal x ~extSTD.STANDARD.BIT 0 17 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 18 (_entity (_out ))))
		(_process
			(line__24(_architecture 0 0 24 (_assignment (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behave 1 -1
	)
)
I 000047 55 2697          1230505944401 struct
(_unit VHDL (circ_paritate 0 1 (struct 0 6 ))
	(_version v147)
	(_time 1230505944402 2008.12.29 01:12:24)
	(_source (\./src/circuit_paritate.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code ca9dcb9f929c9cdcc8c78c919b)
	(_entity
		(_time 1230502866788)
	)
	(_component
		(xor_gate
			(_object
				(_generic (_internal del ~extSTD.STANDARD.TIME 0 8 (_entity -1 ((ns 4613937818241073152)))))
				(_port (_internal x1 ~extSTD.STANDARD.BIT 0 9 (_entity (_in ))))
				(_port (_internal x2 ~extSTD.STANDARD.BIT 0 9 (_entity (_in ))))
				(_port (_internal y ~extSTD.STANDARD.BIT 0 10 (_entity (_out ))))
			)
		)
		(inv_gate
			(_object
				(_generic (_internal del ~extSTD.STANDARD.TIME 0 14 (_entity -1 ((ns 4616189618054758400)))))
				(_port (_internal x ~extSTD.STANDARD.BIT 0 15 (_entity (_in ))))
				(_port (_internal y ~extSTD.STANDARD.BIT 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation xor1 0 21 (_component xor_gate )
		(_port
			((x1)(v(0)))
			((x2)(v(1)))
			((y)(s1))
		)
		(_use (_implicit)
			(_generic
				((del)((ns 4613937818241073152)))
			)
			(_port
				((x1)(x1))
				((x2)(x2))
				((y)(y))
			)
		)
	)
	(_instantiation xor2 0 22 (_component xor_gate )
		(_port
			((x1)(v(2)))
			((x2)(v(3)))
			((y)(s2))
		)
		(_use (_implicit)
			(_generic
				((del)((ns 4613937818241073152)))
			)
			(_port
				((x1)(x1))
				((x2)(x2))
				((y)(y))
			)
		)
	)
	(_instantiation xor3 0 23 (_component xor_gate )
		(_generic
			((del)((ns 4616189618054758400)))
		)
		(_port
			((x1)(s1))
			((x2)(s2))
			((y)(s3))
		)
		(_use (_implicit)
			(_generic
				((del)((ns 4616189618054758400)))
			)
			(_port
				((x1)(x1))
				((x2)(x2))
				((y)(y))
			)
		)
	)
	(_instantiation inv1 0 24 (_component inv_gate )
		(_port
			((x)(s3))
			((y)(y))
		)
		(_use (_implicit)
			(_generic
				((del)((ns 4616189618054758400)))
			)
			(_port
				((x)(x))
				((y)(y))
			)
		)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 2 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal v ~BIT_VECTOR{3~downto~0}~12 0 2 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_signal (_internal s1 ~extSTD.STANDARD.BIT 0 18 (_architecture (_uni ))))
		(_signal (_internal s2 ~extSTD.STANDARD.BIT 0 18 (_architecture (_uni ))))
		(_signal (_internal s3 ~extSTD.STANDARD.BIT 0 18 (_architecture (_uni ))))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
)
I 000036 55 551 0 cfg_circ_paritate
(_configuration VHDL (cfg_circ_paritate 0 27 (circ_paritate))
	(_version v147)
	(_time 1230505944405 2008.12.29 01:12:24)
	(_source (\./src/circuit_paritate.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code ca9dcb9f9d9d99df9cc4d99092)
	(_architecture struct
		(_instantiation xor1
			(_entity . poarta_xor behave
			)
		)
		(_instantiation xor2
			(_entity . poarta_xor behave
			)
		)
		(_instantiation xor3
			(_entity . poarta_xor behave
			)
		)
		(_instantiation inv1
			(_entity . inversor behave
			)
		)
	)
)
I 000059 55 1366          1230505944422 comport_concurent1
(_unit VHDL (circ_paritate 0 1 (comport_concurent1 0 37 ))
	(_version v147)
	(_time 1230505944423 2008.12.29 01:12:24)
	(_source (\./src/circuit_paritate.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code d98ed88bd98f8fcfda8f9f8288)
	(_entity
		(_time 1230502866788)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 2 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal v ~BIT_VECTOR{3~downto~0}~12 0 2 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_signal (_internal t1 ~extSTD.STANDARD.BIT 0 38 (_architecture (_uni ))))
		(_signal (_internal t2 ~extSTD.STANDARD.BIT 0 38 (_architecture (_uni ))))
		(_signal (_internal t3 ~extSTD.STANDARD.BIT 0 38 (_architecture (_uni ))))
		(_process
			(line__40(_architecture 0 0 40 (_assignment (_simple)(_target(1))(_sensitivity(4)))))
			(line__41(_architecture 1 0 41 (_assignment (_simple)(_target(4))(_sensitivity(2)(3)))))
			(line__42(_architecture 2 0 42 (_assignment (_simple)(_target(3))(_sensitivity(0(3))(0(2))))))
			(line__43(_architecture 3 0 43 (_assignment (_simple)(_target(2))(_sensitivity(0(1))(0(0))))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_model . comport_concurent1 4 -1
	)
)
I 000059 55 862           1230505944426 comport_concurent2
(_unit VHDL (circ_paritate 0 1 (comport_concurent2 0 46 ))
	(_version v147)
	(_time 1230505944427 2008.12.29 01:12:24)
	(_source (\./src/circuit_paritate.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code d98ed88bd98f8fcfdad59f8288)
	(_entity
		(_time 1230502866788)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 2 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal v ~BIT_VECTOR{3~downto~0}~12 0 2 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_process
			(line__49(_architecture 0 0 49 (_assignment (_simple)(_target(1))(_sensitivity(0(3))(0(2))(0(1))(0(0))))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_model . comport_concurent2 1 -1
	)
)
I 000059 55 1035          1230505944492 comport_secvential
(_unit VHDL (circ_paritate 0 1 (comport_secvential 0 8 ))
	(_version v147)
	(_time 1230505944493 2008.12.29 01:12:24)
	(_source (\./src/circuit_paritate.vhd\(\./src/circuit_paritate_secvential.vhd\)))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 27702723297171312577617c76)
	(_entity
		(_time 1230502866788)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 2 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal v ~BIT_VECTOR{3~downto~0}~12 0 2 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_variable (_internal nr_de_1 ~extSTD.STANDARD.INTEGER 1 17 (_process 0 ((i 0)))))
		(_process
			(line__11(_architecture 0 1 11 (_process (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . comport_secvential 1 -1
	)
)
I 000045 55 1522          1230505944542 test
(_unit VHDL (test 0 9 (test 0 12 ))
	(_version v147)
	(_time 1230505944543 2008.12.29 01:12:24)
	(_source (\./src/test.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 56005155550001415355420c02)
	(_entity
		(_time 1230502951618)
	)
	(_component
		(circ_paritate
			(_object
				(_port (_internal v ~BIT_VECTOR{3~downto~0}~13 0 14 (_entity (_in ))))
				(_port (_internal y ~extSTD.STANDARD.BIT 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation et 0 23 (_component circ_paritate )
		(_port
			((v)(vector))
			((y)(paritate_para))
		)
		(_use (_entity . circ_paritate)
		)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~13 0 14 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_type (_internal ~BIT_VECTOR{3~downto~0}~132 0 18 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_signal (_internal vector ~BIT_VECTOR{3~downto~0}~132 0 18 (_architecture (_uni ))))
		(_signal (_internal paritate_para ~extSTD.STANDARD.BIT 0 19 (_architecture (_uni ))))
		(_process
			(line__25(_architecture 0 0 25 (_assignment (_simple)(_target(0)))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_split (0)
	)
	(_static
		(16843009 )
		(65793 )
		(16777473 )
		(257 )
		(16842753 )
		(65537 )
		(16777217 )
		(1 )
		(16843008 )
		(65792 )
		(16777472 )
		(256 )
		(16842752 )
		(65536 )
		(16777216 )
		(0 )
	)
	(_model . test 1 -1
	)
)
I 000027 55 330 0 cfg_test
(_configuration VHDL (cfg_test 0 31 (test))
	(_version v147)
	(_time 1230505944546 2008.12.29 01:12:24)
	(_source (\./src/test.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 56015655560105430000420c02)
	(_architecture test
		(_instantiation et
			(_entity . circ_paritate comport_concurent1
			)
		)
	)
)
I 000047 55 851           1230505957447 behave
(_unit VHDL (poarta_xor 0 1 (behave 0 7 ))
	(_version v147)
	(_time 1230505957448 2008.12.29 01:12:37)
	(_source (\./src/porti.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code bbe8beefbfeceeacb9efafe1eb)
	(_entity
		(_time 1230503357260)
	)
	(_object
		(_generic (_internal del ~extSTD.STANDARD.TIME 0 2 \3.0 ns\ (_entity ((ns 4613937818241073152)))))
		(_port (_internal x1 ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal x2 ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 4 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behave 1 -1
	)
)
I 000047 55 782           1230505957453 behave
(_unit VHDL (inversor 0 15 (behave 0 21 ))
	(_version v147)
	(_time 1230505957454 2008.12.29 01:12:37)
	(_source (\./src/porti.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code bbe9b7efbcede9adbeeda9e0e9)
	(_entity
		(_time 1230501682329)
	)
	(_object
		(_generic (_internal del ~extSTD.STANDARD.TIME 0 16 \4.0 ns\ (_entity ((ns 4616189618054758400)))))
		(_port (_internal x ~extSTD.STANDARD.BIT 0 17 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 18 (_entity (_out ))))
		(_process
			(line__24(_architecture 0 0 24 (_assignment (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behave 1 -1
	)
)
I 000047 55 2697          1230505957565 struct
(_unit VHDL (circ_paritate 0 1 (struct 0 6 ))
	(_version v147)
	(_time 1230505957566 2008.12.29 01:12:37)
	(_source (\./src/circuit_paritate.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 386a3d3d396e6e2e3a357e6369)
	(_entity
		(_time 1230502866788)
	)
	(_component
		(xor_gate
			(_object
				(_generic (_internal del ~extSTD.STANDARD.TIME 0 8 (_entity -1 ((ns 4613937818241073152)))))
				(_port (_internal x1 ~extSTD.STANDARD.BIT 0 9 (_entity (_in ))))
				(_port (_internal x2 ~extSTD.STANDARD.BIT 0 9 (_entity (_in ))))
				(_port (_internal y ~extSTD.STANDARD.BIT 0 10 (_entity (_out ))))
			)
		)
		(inv_gate
			(_object
				(_generic (_internal del ~extSTD.STANDARD.TIME 0 14 (_entity -1 ((ns 4616189618054758400)))))
				(_port (_internal x ~extSTD.STANDARD.BIT 0 15 (_entity (_in ))))
				(_port (_internal y ~extSTD.STANDARD.BIT 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation xor1 0 21 (_component xor_gate )
		(_port
			((x1)(v(0)))
			((x2)(v(1)))
			((y)(s1))
		)
		(_use (_implicit)
			(_generic
				((del)((ns 4613937818241073152)))
			)
			(_port
				((x1)(x1))
				((x2)(x2))
				((y)(y))
			)
		)
	)
	(_instantiation xor2 0 22 (_component xor_gate )
		(_port
			((x1)(v(2)))
			((x2)(v(3)))
			((y)(s2))
		)
		(_use (_implicit)
			(_generic
				((del)((ns 4613937818241073152)))
			)
			(_port
				((x1)(x1))
				((x2)(x2))
				((y)(y))
			)
		)
	)
	(_instantiation xor3 0 23 (_component xor_gate )
		(_generic
			((del)((ns 4616189618054758400)))
		)
		(_port
			((x1)(s1))
			((x2)(s2))
			((y)(s3))
		)
		(_use (_implicit)
			(_generic
				((del)((ns 4616189618054758400)))
			)
			(_port
				((x1)(x1))
				((x2)(x2))
				((y)(y))
			)
		)
	)
	(_instantiation inv1 0 24 (_component inv_gate )
		(_port
			((x)(s3))
			((y)(y))
		)
		(_use (_implicit)
			(_generic
				((del)((ns 4616189618054758400)))
			)
			(_port
				((x)(x))
				((y)(y))
			)
		)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 2 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal v ~BIT_VECTOR{3~downto~0}~12 0 2 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_signal (_internal s1 ~extSTD.STANDARD.BIT 0 18 (_architecture (_uni ))))
		(_signal (_internal s2 ~extSTD.STANDARD.BIT 0 18 (_architecture (_uni ))))
		(_signal (_internal s3 ~extSTD.STANDARD.BIT 0 18 (_architecture (_uni ))))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
)
I 000036 55 551 0 cfg_circ_paritate
(_configuration VHDL (cfg_circ_paritate 0 27 (circ_paritate))
	(_version v147)
	(_time 1230505957569 2008.12.29 01:12:37)
	(_source (\./src/circuit_paritate.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 386a3d3d366f6b2d6e362b6260)
	(_architecture struct
		(_instantiation xor1
			(_entity . poarta_xor behave
			)
		)
		(_instantiation xor2
			(_entity . poarta_xor behave
			)
		)
		(_instantiation xor3
			(_entity . poarta_xor behave
			)
		)
		(_instantiation inv1
			(_entity . inversor behave
			)
		)
	)
)
I 000059 55 1366          1230505957587 comport_concurent1
(_unit VHDL (circ_paritate 0 1 (comport_concurent1 0 37 ))
	(_version v147)
	(_time 1230505957588 2008.12.29 01:12:37)
	(_source (\./src/circuit_paritate.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 481a4d4a491e1e5e4b1e0e1319)
	(_entity
		(_time 1230502866788)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 2 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal v ~BIT_VECTOR{3~downto~0}~12 0 2 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_signal (_internal t1 ~extSTD.STANDARD.BIT 0 38 (_architecture (_uni ))))
		(_signal (_internal t2 ~extSTD.STANDARD.BIT 0 38 (_architecture (_uni ))))
		(_signal (_internal t3 ~extSTD.STANDARD.BIT 0 38 (_architecture (_uni ))))
		(_process
			(line__40(_architecture 0 0 40 (_assignment (_simple)(_target(1))(_sensitivity(4)))))
			(line__41(_architecture 1 0 41 (_assignment (_simple)(_target(4))(_sensitivity(2)(3)))))
			(line__42(_architecture 2 0 42 (_assignment (_simple)(_target(3))(_sensitivity(0(3))(0(2))))))
			(line__43(_architecture 3 0 43 (_assignment (_simple)(_target(2))(_sensitivity(0(1))(0(0))))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_model . comport_concurent1 4 -1
	)
)
I 000059 55 862           1230505957591 comport_concurent2
(_unit VHDL (circ_paritate 0 1 (comport_concurent2 0 46 ))
	(_version v147)
	(_time 1230505957592 2008.12.29 01:12:37)
	(_source (\./src/circuit_paritate.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 481a4d4a491e1e5e4b440e1319)
	(_entity
		(_time 1230502866788)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 2 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal v ~BIT_VECTOR{3~downto~0}~12 0 2 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_process
			(line__49(_architecture 0 0 49 (_assignment (_simple)(_target(1))(_sensitivity(0(3))(0(2))(0(1))(0(0))))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_model . comport_concurent2 1 -1
	)
)
I 000059 55 1035          1230505957655 comport_secvential
(_unit VHDL (circ_paritate 0 1 (comport_secvential 0 8 ))
	(_version v147)
	(_time 1230505957656 2008.12.29 01:12:37)
	(_source (\./src/circuit_paritate.vhd\(\./src/circuit_paritate_secvential.vhd\)))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 96c4939999c0c08094c6d0cdc7)
	(_entity
		(_time 1230502866788)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 2 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal v ~BIT_VECTOR{3~downto~0}~12 0 2 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_variable (_internal nr_de_1 ~extSTD.STANDARD.INTEGER 1 17 (_process 0 ((i 0)))))
		(_process
			(line__11(_architecture 0 1 11 (_process (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . comport_secvential 1 -1
	)
)
I 000045 55 1522          1230505957704 test
(_unit VHDL (test 0 9 (test 0 12 ))
	(_version v147)
	(_time 1230505957705 2008.12.29 01:12:37)
	(_source (\./src/test.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code c596c790c59392d2c0c6d19f91)
	(_entity
		(_time 1230502951618)
	)
	(_component
		(circ_paritate
			(_object
				(_port (_internal v ~BIT_VECTOR{3~downto~0}~13 0 14 (_entity (_in ))))
				(_port (_internal y ~extSTD.STANDARD.BIT 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation et 0 23 (_component circ_paritate )
		(_port
			((v)(vector))
			((y)(paritate_para))
		)
		(_use (_entity . circ_paritate)
		)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~13 0 14 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_type (_internal ~BIT_VECTOR{3~downto~0}~132 0 18 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_signal (_internal vector ~BIT_VECTOR{3~downto~0}~132 0 18 (_architecture (_uni ))))
		(_signal (_internal paritate_para ~extSTD.STANDARD.BIT 0 19 (_architecture (_uni ))))
		(_process
			(line__25(_architecture 0 0 25 (_assignment (_simple)(_target(0)))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_split (0)
	)
	(_static
		(16843009 )
		(65793 )
		(16777473 )
		(257 )
		(16842753 )
		(65537 )
		(16777217 )
		(1 )
		(16843008 )
		(65792 )
		(16777472 )
		(256 )
		(16842752 )
		(65536 )
		(16777216 )
		(0 )
	)
	(_model . test 1 -1
	)
)
I 000027 55 330 0 cfg_test
(_configuration VHDL (cfg_test 0 31 (test))
	(_version v147)
	(_time 1230505957708 2008.12.29 01:12:37)
	(_source (\./src/test.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code c597c090c69296d09393d19f91)
	(_architecture test
		(_instantiation et
			(_entity . circ_paritate comport_concurent1
			)
		)
	)
)
I 000047 55 851           1230505966439 behave
(_unit VHDL (poarta_xor 0 1 (behave 0 7 ))
	(_version v147)
	(_time 1230505966440 2008.12.29 01:12:46)
	(_source (\./src/porti.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code e5b4edb6b6b2b0f2e7b1f1bfb5)
	(_entity
		(_time 1230503357260)
	)
	(_object
		(_generic (_internal del ~extSTD.STANDARD.TIME 0 2 \3.0 ns\ (_entity ((ns 4613937818241073152)))))
		(_port (_internal x1 ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal x2 ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 4 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behave 1 -1
	)
)
I 000047 55 782           1230505966445 behave
(_unit VHDL (inversor 0 15 (behave 0 21 ))
	(_version v147)
	(_time 1230505966446 2008.12.29 01:12:46)
	(_source (\./src/porti.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code e5b5e4b6b5b3b7f3e0b3f7beb7)
	(_entity
		(_time 1230501682329)
	)
	(_object
		(_generic (_internal del ~extSTD.STANDARD.TIME 0 16 \4.0 ns\ (_entity ((ns 4616189618054758400)))))
		(_port (_internal x ~extSTD.STANDARD.BIT 0 17 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 18 (_entity (_out ))))
		(_process
			(line__24(_architecture 0 0 24 (_assignment (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behave 1 -1
	)
)
I 000047 55 2697          1230505966535 struct
(_unit VHDL (circ_paritate 0 1 (struct 0 6 ))
	(_version v147)
	(_time 1230505966536 2008.12.29 01:12:46)
	(_source (\./src/circuit_paritate.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 4212484049141454404f041913)
	(_entity
		(_time 1230502866788)
	)
	(_component
		(xor_gate
			(_object
				(_generic (_internal del ~extSTD.STANDARD.TIME 0 8 (_entity -1 ((ns 4613937818241073152)))))
				(_port (_internal x1 ~extSTD.STANDARD.BIT 0 9 (_entity (_in ))))
				(_port (_internal x2 ~extSTD.STANDARD.BIT 0 9 (_entity (_in ))))
				(_port (_internal y ~extSTD.STANDARD.BIT 0 10 (_entity (_out ))))
			)
		)
		(inv_gate
			(_object
				(_generic (_internal del ~extSTD.STANDARD.TIME 0 14 (_entity -1 ((ns 4616189618054758400)))))
				(_port (_internal x ~extSTD.STANDARD.BIT 0 15 (_entity (_in ))))
				(_port (_internal y ~extSTD.STANDARD.BIT 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation xor1 0 21 (_component xor_gate )
		(_port
			((x1)(v(0)))
			((x2)(v(1)))
			((y)(s1))
		)
		(_use (_implicit)
			(_generic
				((del)((ns 4613937818241073152)))
			)
			(_port
				((x1)(x1))
				((x2)(x2))
				((y)(y))
			)
		)
	)
	(_instantiation xor2 0 22 (_component xor_gate )
		(_port
			((x1)(v(2)))
			((x2)(v(3)))
			((y)(s2))
		)
		(_use (_implicit)
			(_generic
				((del)((ns 4613937818241073152)))
			)
			(_port
				((x1)(x1))
				((x2)(x2))
				((y)(y))
			)
		)
	)
	(_instantiation xor3 0 23 (_component xor_gate )
		(_generic
			((del)((ns 4616189618054758400)))
		)
		(_port
			((x1)(s1))
			((x2)(s2))
			((y)(s3))
		)
		(_use (_implicit)
			(_generic
				((del)((ns 4616189618054758400)))
			)
			(_port
				((x1)(x1))
				((x2)(x2))
				((y)(y))
			)
		)
	)
	(_instantiation inv1 0 24 (_component inv_gate )
		(_port
			((x)(s3))
			((y)(y))
		)
		(_use (_implicit)
			(_generic
				((del)((ns 4616189618054758400)))
			)
			(_port
				((x)(x))
				((y)(y))
			)
		)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 2 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal v ~BIT_VECTOR{3~downto~0}~12 0 2 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_signal (_internal s1 ~extSTD.STANDARD.BIT 0 18 (_architecture (_uni ))))
		(_signal (_internal s2 ~extSTD.STANDARD.BIT 0 18 (_architecture (_uni ))))
		(_signal (_internal s3 ~extSTD.STANDARD.BIT 0 18 (_architecture (_uni ))))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
)
I 000036 55 551 0 cfg_circ_paritate
(_configuration VHDL (cfg_circ_paritate 0 27 (circ_paritate))
	(_version v147)
	(_time 1230505966539 2008.12.29 01:12:46)
	(_source (\./src/circuit_paritate.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 4212484046151157144c51181a)
	(_architecture struct
		(_instantiation xor1
			(_entity . poarta_xor behave
			)
		)
		(_instantiation xor2
			(_entity . poarta_xor behave
			)
		)
		(_instantiation xor3
			(_entity . poarta_xor behave
			)
		)
		(_instantiation inv1
			(_entity . inversor behave
			)
		)
	)
)
I 000059 55 1366          1230505966555 comport_concurent1
(_unit VHDL (circ_paritate 0 1 (comport_concurent1 0 37 ))
	(_version v147)
	(_time 1230505966556 2008.12.29 01:12:46)
	(_source (\./src/circuit_paritate.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 52025851590404445104140903)
	(_entity
		(_time 1230502866788)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 2 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal v ~BIT_VECTOR{3~downto~0}~12 0 2 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_signal (_internal t1 ~extSTD.STANDARD.BIT 0 38 (_architecture (_uni ))))
		(_signal (_internal t2 ~extSTD.STANDARD.BIT 0 38 (_architecture (_uni ))))
		(_signal (_internal t3 ~extSTD.STANDARD.BIT 0 38 (_architecture (_uni ))))
		(_process
			(line__40(_architecture 0 0 40 (_assignment (_simple)(_target(1))(_sensitivity(4)))))
			(line__41(_architecture 1 0 41 (_assignment (_simple)(_target(4))(_sensitivity(2)(3)))))
			(line__42(_architecture 2 0 42 (_assignment (_simple)(_target(3))(_sensitivity(0(3))(0(2))))))
			(line__43(_architecture 3 0 43 (_assignment (_simple)(_target(2))(_sensitivity(0(1))(0(0))))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_model . comport_concurent1 4 -1
	)
)
I 000059 55 862           1230505966559 comport_concurent2
(_unit VHDL (circ_paritate 0 1 (comport_concurent2 0 46 ))
	(_version v147)
	(_time 1230505966560 2008.12.29 01:12:46)
	(_source (\./src/circuit_paritate.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 5202585159040444515e140903)
	(_entity
		(_time 1230502866788)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 2 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal v ~BIT_VECTOR{3~downto~0}~12 0 2 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_process
			(line__49(_architecture 0 0 49 (_assignment (_simple)(_target(1))(_sensitivity(0(3))(0(2))(0(1))(0(0))))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_model . comport_concurent2 1 -1
	)
)
I 000059 55 1035          1230505966617 comport_secvential
(_unit VHDL (circ_paritate 0 1 (comport_secvential 0 8 ))
	(_version v147)
	(_time 1230505966618 2008.12.29 01:12:46)
	(_source (\./src/circuit_paritate.vhd\(\./src/circuit_paritate_secvential.vhd\)))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 90c09a9f99c6c68692c0d6cbc1)
	(_entity
		(_time 1230502866788)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 2 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal v ~BIT_VECTOR{3~downto~0}~12 0 2 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_variable (_internal nr_de_1 ~extSTD.STANDARD.INTEGER 1 17 (_process 0 ((i 0)))))
		(_process
			(line__11(_architecture 0 1 11 (_process (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . comport_secvential 1 -1
	)
)
I 000045 55 1522          1230505966667 test
(_unit VHDL (test 0 9 (test 0 12 ))
	(_version v147)
	(_time 1230505966668 2008.12.29 01:12:46)
	(_source (\./src/test.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code bfeeb2ebece9e8a8babcabe5eb)
	(_entity
		(_time 1230502951618)
	)
	(_component
		(circ_paritate
			(_object
				(_port (_internal v ~BIT_VECTOR{3~downto~0}~13 0 14 (_entity (_in ))))
				(_port (_internal y ~extSTD.STANDARD.BIT 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation et 0 23 (_component circ_paritate )
		(_port
			((v)(vector))
			((y)(paritate_para))
		)
		(_use (_entity . circ_paritate)
		)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~13 0 14 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_type (_internal ~BIT_VECTOR{3~downto~0}~132 0 18 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_signal (_internal vector ~BIT_VECTOR{3~downto~0}~132 0 18 (_architecture (_uni ))))
		(_signal (_internal paritate_para ~extSTD.STANDARD.BIT 0 19 (_architecture (_uni ))))
		(_process
			(line__25(_architecture 0 0 25 (_assignment (_simple)(_target(0)))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_split (0)
	)
	(_static
		(16843009 )
		(65793 )
		(16777473 )
		(257 )
		(16842753 )
		(65537 )
		(16777217 )
		(1 )
		(16843008 )
		(65792 )
		(16777472 )
		(256 )
		(16842752 )
		(65536 )
		(16777216 )
		(0 )
	)
	(_model . test 1 -1
	)
)
I 000027 55 330 0 cfg_test
(_configuration VHDL (cfg_test 0 31 (test))
	(_version v147)
	(_time 1230505966671 2008.12.29 01:12:46)
	(_source (\./src/test.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code bfefb5ebefe8ecaae9e9abe5eb)
	(_architecture test
		(_instantiation et
			(_entity . circ_paritate comport_concurent1
			)
		)
	)
)
I 000047 55 851           1230505976798 behave
(_unit VHDL (poarta_xor 0 1 (behave 0 7 ))
	(_version v147)
	(_time 1230505976799 2008.12.29 01:12:56)
	(_source (\./src/porti.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 5b5e5a585f0c0e4c590f4f010b)
	(_entity
		(_time 1230503357260)
	)
	(_object
		(_generic (_internal del ~extSTD.STANDARD.TIME 0 2 \3.0 ns\ (_entity ((ns 4613937818241073152)))))
		(_port (_internal x1 ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal x2 ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 4 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behave 1 -1
	)
)
I 000047 55 782           1230505976804 behave
(_unit VHDL (inversor 0 15 (behave 0 21 ))
	(_version v147)
	(_time 1230505976805 2008.12.29 01:12:56)
	(_source (\./src/porti.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 5b5f53585c0d094d5e0d490009)
	(_entity
		(_time 1230501682329)
	)
	(_object
		(_generic (_internal del ~extSTD.STANDARD.TIME 0 16 \4.0 ns\ (_entity ((ns 4616189618054758400)))))
		(_port (_internal x ~extSTD.STANDARD.BIT 0 17 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 18 (_entity (_out ))))
		(_process
			(line__24(_architecture 0 0 24 (_assignment (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behave 1 -1
	)
)
I 000047 55 2697          1230505976871 struct
(_unit VHDL (circ_paritate 0 1 (struct 0 6 ))
	(_version v147)
	(_time 1230505976872 2008.12.29 01:12:56)
	(_source (\./src/circuit_paritate.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 999d9b9699cfcf8f9b94dfc2c8)
	(_entity
		(_time 1230502866788)
	)
	(_component
		(xor_gate
			(_object
				(_generic (_internal del ~extSTD.STANDARD.TIME 0 8 (_entity -1 ((ns 4613937818241073152)))))
				(_port (_internal x1 ~extSTD.STANDARD.BIT 0 9 (_entity (_in ))))
				(_port (_internal x2 ~extSTD.STANDARD.BIT 0 9 (_entity (_in ))))
				(_port (_internal y ~extSTD.STANDARD.BIT 0 10 (_entity (_out ))))
			)
		)
		(inv_gate
			(_object
				(_generic (_internal del ~extSTD.STANDARD.TIME 0 14 (_entity -1 ((ns 4616189618054758400)))))
				(_port (_internal x ~extSTD.STANDARD.BIT 0 15 (_entity (_in ))))
				(_port (_internal y ~extSTD.STANDARD.BIT 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation xor1 0 21 (_component xor_gate )
		(_port
			((x1)(v(0)))
			((x2)(v(1)))
			((y)(s1))
		)
		(_use (_implicit)
			(_generic
				((del)((ns 4613937818241073152)))
			)
			(_port
				((x1)(x1))
				((x2)(x2))
				((y)(y))
			)
		)
	)
	(_instantiation xor2 0 22 (_component xor_gate )
		(_port
			((x1)(v(2)))
			((x2)(v(3)))
			((y)(s2))
		)
		(_use (_implicit)
			(_generic
				((del)((ns 4613937818241073152)))
			)
			(_port
				((x1)(x1))
				((x2)(x2))
				((y)(y))
			)
		)
	)
	(_instantiation xor3 0 23 (_component xor_gate )
		(_generic
			((del)((ns 4616189618054758400)))
		)
		(_port
			((x1)(s1))
			((x2)(s2))
			((y)(s3))
		)
		(_use (_implicit)
			(_generic
				((del)((ns 4616189618054758400)))
			)
			(_port
				((x1)(x1))
				((x2)(x2))
				((y)(y))
			)
		)
	)
	(_instantiation inv1 0 24 (_component inv_gate )
		(_port
			((x)(s3))
			((y)(y))
		)
		(_use (_implicit)
			(_generic
				((del)((ns 4616189618054758400)))
			)
			(_port
				((x)(x))
				((y)(y))
			)
		)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 2 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal v ~BIT_VECTOR{3~downto~0}~12 0 2 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_signal (_internal s1 ~extSTD.STANDARD.BIT 0 18 (_architecture (_uni ))))
		(_signal (_internal s2 ~extSTD.STANDARD.BIT 0 18 (_architecture (_uni ))))
		(_signal (_internal s3 ~extSTD.STANDARD.BIT 0 18 (_architecture (_uni ))))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
)
I 000036 55 551 0 cfg_circ_paritate
(_configuration VHDL (cfg_circ_paritate 0 27 (circ_paritate))
	(_version v147)
	(_time 1230505976875 2008.12.29 01:12:56)
	(_source (\./src/circuit_paritate.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 999d9b9696ceca8ccf978ac3c1)
	(_architecture struct
		(_instantiation xor1
			(_entity . poarta_xor behave
			)
		)
		(_instantiation xor2
			(_entity . poarta_xor behave
			)
		)
		(_instantiation xor3
			(_entity . poarta_xor behave
			)
		)
		(_instantiation inv1
			(_entity . inversor behave
			)
		)
	)
)
I 000059 55 1366          1230505976904 comport_concurent1
(_unit VHDL (circ_paritate 0 1 (comport_concurent1 0 37 ))
	(_version v147)
	(_time 1230505976905 2008.12.29 01:12:56)
	(_source (\./src/circuit_paritate.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code c8ccca9dc99e9edecb9e8e9399)
	(_entity
		(_time 1230502866788)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 2 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal v ~BIT_VECTOR{3~downto~0}~12 0 2 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_signal (_internal t1 ~extSTD.STANDARD.BIT 0 38 (_architecture (_uni ))))
		(_signal (_internal t2 ~extSTD.STANDARD.BIT 0 38 (_architecture (_uni ))))
		(_signal (_internal t3 ~extSTD.STANDARD.BIT 0 38 (_architecture (_uni ))))
		(_process
			(line__40(_architecture 0 0 40 (_assignment (_simple)(_target(1))(_sensitivity(4)))))
			(line__41(_architecture 1 0 41 (_assignment (_simple)(_target(4))(_sensitivity(2)(3)))))
			(line__42(_architecture 2 0 42 (_assignment (_simple)(_target(3))(_sensitivity(0(3))(0(2))))))
			(line__43(_architecture 3 0 43 (_assignment (_simple)(_target(2))(_sensitivity(0(1))(0(0))))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_model . comport_concurent1 4 -1
	)
)
I 000059 55 862           1230505976908 comport_concurent2
(_unit VHDL (circ_paritate 0 1 (comport_concurent2 0 46 ))
	(_version v147)
	(_time 1230505976909 2008.12.29 01:12:56)
	(_source (\./src/circuit_paritate.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code c8ccca9dc99e9edecbc48e9399)
	(_entity
		(_time 1230502866788)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 2 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal v ~BIT_VECTOR{3~downto~0}~12 0 2 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_process
			(line__49(_architecture 0 0 49 (_assignment (_simple)(_target(1))(_sensitivity(0(3))(0(2))(0(1))(0(0))))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_model . comport_concurent2 1 -1
	)
)
I 000059 55 1035          1230505976975 comport_secvential
(_unit VHDL (circ_paritate 0 1 (comport_secvential 0 8 ))
	(_version v147)
	(_time 1230505976976 2008.12.29 01:12:56)
	(_source (\./src/circuit_paritate.vhd\(\./src/circuit_paritate_secvential.vhd\)))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 07030601095151110557415c56)
	(_entity
		(_time 1230502866788)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 2 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal v ~BIT_VECTOR{3~downto~0}~12 0 2 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_variable (_internal nr_de_1 ~extSTD.STANDARD.INTEGER 1 17 (_process 0 ((i 0)))))
		(_process
			(line__11(_architecture 0 1 11 (_process (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . comport_secvential 1 -1
	)
)
I 000045 55 1522          1230505977024 test
(_unit VHDL (test 0 9 (test 0 12 ))
	(_version v147)
	(_time 1230505977025 2008.12.29 01:12:57)
	(_source (\./src/test.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 35303330356362223036216f61)
	(_entity
		(_time 1230502951618)
	)
	(_component
		(circ_paritate
			(_object
				(_port (_internal v ~BIT_VECTOR{3~downto~0}~13 0 14 (_entity (_in ))))
				(_port (_internal y ~extSTD.STANDARD.BIT 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation et 0 23 (_component circ_paritate )
		(_port
			((v)(vector))
			((y)(paritate_para))
		)
		(_use (_entity . circ_paritate)
		)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~13 0 14 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_type (_internal ~BIT_VECTOR{3~downto~0}~132 0 18 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_signal (_internal vector ~BIT_VECTOR{3~downto~0}~132 0 18 (_architecture (_uni ))))
		(_signal (_internal paritate_para ~extSTD.STANDARD.BIT 0 19 (_architecture (_uni ))))
		(_process
			(line__25(_architecture 0 0 25 (_assignment (_simple)(_target(0)))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_split (0)
	)
	(_static
		(16843009 )
		(65793 )
		(16777473 )
		(257 )
		(16842753 )
		(65537 )
		(16777217 )
		(1 )
		(16843008 )
		(65792 )
		(16777472 )
		(256 )
		(16842752 )
		(65536 )
		(16777216 )
		(0 )
	)
	(_model . test 1 -1
	)
)
I 000027 55 330 0 cfg_test
(_configuration VHDL (cfg_test 0 31 (test))
	(_version v147)
	(_time 1230505977028 2008.12.29 01:12:57)
	(_source (\./src/test.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 35313430366266206363216f61)
	(_architecture test
		(_instantiation et
			(_entity . circ_paritate comport_concurent1
			)
		)
	)
)
I 000047 55 851           1230505983931 behave
(_unit VHDL (poarta_xor 0 1 (behave 0 7 ))
	(_version v147)
	(_time 1230505983932 2008.12.29 01:13:03)
	(_source (\./src/porti.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 34306031666361233660206e64)
	(_entity
		(_time 1230503357260)
	)
	(_object
		(_generic (_internal del ~extSTD.STANDARD.TIME 0 2 \3.0 ns\ (_entity ((ns 4613937818241073152)))))
		(_port (_internal x1 ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal x2 ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 4 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behave 1 -1
	)
)
I 000047 55 782           1230505983937 behave
(_unit VHDL (inversor 0 15 (behave 0 21 ))
	(_version v147)
	(_time 1230505983938 2008.12.29 01:13:03)
	(_source (\./src/porti.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 34316931656266223162266f66)
	(_entity
		(_time 1230501682329)
	)
	(_object
		(_generic (_internal del ~extSTD.STANDARD.TIME 0 16 \4.0 ns\ (_entity ((ns 4616189618054758400)))))
		(_port (_internal x ~extSTD.STANDARD.BIT 0 17 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 18 (_entity (_out ))))
		(_process
			(line__24(_architecture 0 0 24 (_assignment (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behave 1 -1
	)
)
I 000047 55 2697          1230505984011 struct
(_unit VHDL (circ_paritate 0 1 (struct 0 6 ))
	(_version v147)
	(_time 1230505984012 2008.12.29 01:13:04)
	(_source (\./src/circuit_paritate.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 8287d58c89d4d494808fc4d9d3)
	(_entity
		(_time 1230502866788)
	)
	(_component
		(xor_gate
			(_object
				(_generic (_internal del ~extSTD.STANDARD.TIME 0 8 (_entity -1 ((ns 4613937818241073152)))))
				(_port (_internal x1 ~extSTD.STANDARD.BIT 0 9 (_entity (_in ))))
				(_port (_internal x2 ~extSTD.STANDARD.BIT 0 9 (_entity (_in ))))
				(_port (_internal y ~extSTD.STANDARD.BIT 0 10 (_entity (_out ))))
			)
		)
		(inv_gate
			(_object
				(_generic (_internal del ~extSTD.STANDARD.TIME 0 14 (_entity -1 ((ns 4616189618054758400)))))
				(_port (_internal x ~extSTD.STANDARD.BIT 0 15 (_entity (_in ))))
				(_port (_internal y ~extSTD.STANDARD.BIT 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation xor1 0 21 (_component xor_gate )
		(_port
			((x1)(v(0)))
			((x2)(v(1)))
			((y)(s1))
		)
		(_use (_implicit)
			(_generic
				((del)((ns 4613937818241073152)))
			)
			(_port
				((x1)(x1))
				((x2)(x2))
				((y)(y))
			)
		)
	)
	(_instantiation xor2 0 22 (_component xor_gate )
		(_port
			((x1)(v(2)))
			((x2)(v(3)))
			((y)(s2))
		)
		(_use (_implicit)
			(_generic
				((del)((ns 4613937818241073152)))
			)
			(_port
				((x1)(x1))
				((x2)(x2))
				((y)(y))
			)
		)
	)
	(_instantiation xor3 0 23 (_component xor_gate )
		(_generic
			((del)((ns 4616189618054758400)))
		)
		(_port
			((x1)(s1))
			((x2)(s2))
			((y)(s3))
		)
		(_use (_implicit)
			(_generic
				((del)((ns 4616189618054758400)))
			)
			(_port
				((x1)(x1))
				((x2)(x2))
				((y)(y))
			)
		)
	)
	(_instantiation inv1 0 24 (_component inv_gate )
		(_port
			((x)(s3))
			((y)(y))
		)
		(_use (_implicit)
			(_generic
				((del)((ns 4616189618054758400)))
			)
			(_port
				((x)(x))
				((y)(y))
			)
		)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 2 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal v ~BIT_VECTOR{3~downto~0}~12 0 2 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_signal (_internal s1 ~extSTD.STANDARD.BIT 0 18 (_architecture (_uni ))))
		(_signal (_internal s2 ~extSTD.STANDARD.BIT 0 18 (_architecture (_uni ))))
		(_signal (_internal s3 ~extSTD.STANDARD.BIT 0 18 (_architecture (_uni ))))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
)
I 000036 55 551 0 cfg_circ_paritate
(_configuration VHDL (cfg_circ_paritate 0 27 (circ_paritate))
	(_version v147)
	(_time 1230505984015 2008.12.29 01:13:04)
	(_source (\./src/circuit_paritate.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 8287d58c86d5d197d48c91d8da)
	(_architecture struct
		(_instantiation xor1
			(_entity . poarta_xor behave
			)
		)
		(_instantiation xor2
			(_entity . poarta_xor behave
			)
		)
		(_instantiation xor3
			(_entity . poarta_xor behave
			)
		)
		(_instantiation inv1
			(_entity . inversor behave
			)
		)
	)
)
I 000059 55 1366          1230505984027 comport_concurent1
(_unit VHDL (circ_paritate 0 1 (comport_concurent1 0 37 ))
	(_version v147)
	(_time 1230505984028 2008.12.29 01:13:04)
	(_source (\./src/circuit_paritate.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 9297c59d99c4c48491c4d4c9c3)
	(_entity
		(_time 1230502866788)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 2 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal v ~BIT_VECTOR{3~downto~0}~12 0 2 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_signal (_internal t1 ~extSTD.STANDARD.BIT 0 38 (_architecture (_uni ))))
		(_signal (_internal t2 ~extSTD.STANDARD.BIT 0 38 (_architecture (_uni ))))
		(_signal (_internal t3 ~extSTD.STANDARD.BIT 0 38 (_architecture (_uni ))))
		(_process
			(line__40(_architecture 0 0 40 (_assignment (_simple)(_target(1))(_sensitivity(4)))))
			(line__41(_architecture 1 0 41 (_assignment (_simple)(_target(4))(_sensitivity(2)(3)))))
			(line__42(_architecture 2 0 42 (_assignment (_simple)(_target(3))(_sensitivity(0(3))(0(2))))))
			(line__43(_architecture 3 0 43 (_assignment (_simple)(_target(2))(_sensitivity(0(1))(0(0))))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_model . comport_concurent1 4 -1
	)
)
I 000059 55 862           1230505984031 comport_concurent2
(_unit VHDL (circ_paritate 0 1 (comport_concurent2 0 46 ))
	(_version v147)
	(_time 1230505984032 2008.12.29 01:13:04)
	(_source (\./src/circuit_paritate.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 9297c59d99c4c484919ed4c9c3)
	(_entity
		(_time 1230502866788)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 2 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal v ~BIT_VECTOR{3~downto~0}~12 0 2 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_process
			(line__49(_architecture 0 0 49 (_assignment (_simple)(_target(1))(_sensitivity(0(3))(0(2))(0(1))(0(0))))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_model . comport_concurent2 1 -1
	)
)
I 000059 55 1035          1230505984100 comport_secvential
(_unit VHDL (circ_paritate 0 1 (comport_secvential 0 8 ))
	(_version v147)
	(_time 1230505984101 2008.12.29 01:13:04)
	(_source (\./src/circuit_paritate.vhd\(\./src/circuit_paritate_secvential.vhd\)))
	(_use (std(standard)))
	(_parameters dbg)
	(_code e0e5b7b3e9b6b6f6e2b0a6bbb1)
	(_entity
		(_time 1230502866788)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 2 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal v ~BIT_VECTOR{3~downto~0}~12 0 2 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_variable (_internal nr_de_1 ~extSTD.STANDARD.INTEGER 1 17 (_process 0 ((i 0)))))
		(_process
			(line__11(_architecture 0 1 11 (_process (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . comport_secvential 1 -1
	)
)
I 000045 55 1522          1230505984150 test
(_unit VHDL (test 0 9 (test 0 12 ))
	(_version v147)
	(_time 1230505984151 2008.12.29 01:13:04)
	(_source (\./src/test.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 0f0b5e095c5958180a0c1b555b)
	(_entity
		(_time 1230502951618)
	)
	(_component
		(circ_paritate
			(_object
				(_port (_internal v ~BIT_VECTOR{3~downto~0}~13 0 14 (_entity (_in ))))
				(_port (_internal y ~extSTD.STANDARD.BIT 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation et 0 23 (_component circ_paritate )
		(_port
			((v)(vector))
			((y)(paritate_para))
		)
		(_use (_entity . circ_paritate)
		)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~13 0 14 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_type (_internal ~BIT_VECTOR{3~downto~0}~132 0 18 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_signal (_internal vector ~BIT_VECTOR{3~downto~0}~132 0 18 (_architecture (_uni ))))
		(_signal (_internal paritate_para ~extSTD.STANDARD.BIT 0 19 (_architecture (_uni ))))
		(_process
			(line__25(_architecture 0 0 25 (_assignment (_simple)(_target(0)))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_split (0)
	)
	(_static
		(16843009 )
		(65793 )
		(16777473 )
		(257 )
		(16842753 )
		(65537 )
		(16777217 )
		(1 )
		(16843008 )
		(65792 )
		(16777472 )
		(256 )
		(16842752 )
		(65536 )
		(16777216 )
		(0 )
	)
	(_model . test 1 -1
	)
)
I 000027 55 330 0 cfg_test
(_configuration VHDL (cfg_test 0 31 (test))
	(_version v147)
	(_time 1230505984154 2008.12.29 01:13:04)
	(_source (\./src/test.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 0f0a59095f585c1a59591b555b)
	(_architecture test
		(_instantiation et
			(_entity . circ_paritate comport_concurent1
			)
		)
	)
)
I 000047 55 851           1230506002009 behave
(_unit VHDL (poarta_xor 0 1 (behave 0 7 ))
	(_version v147)
	(_time 1230506002010 2008.12.29 01:13:22)
	(_source (\./src/porti.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code d5dad687868280c2d781c18f85)
	(_entity
		(_time 1230503357260)
	)
	(_object
		(_generic (_internal del ~extSTD.STANDARD.TIME 0 2 \3.0 ns\ (_entity ((ns 4613937818241073152)))))
		(_port (_internal x1 ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal x2 ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 4 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behave 1 -1
	)
)
I 000047 55 782           1230506002015 behave
(_unit VHDL (inversor 0 15 (behave 0 21 ))
	(_version v147)
	(_time 1230506002016 2008.12.29 01:13:22)
	(_source (\./src/porti.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code d5dbdf87858387c3d083c78e87)
	(_entity
		(_time 1230501682329)
	)
	(_object
		(_generic (_internal del ~extSTD.STANDARD.TIME 0 16 \4.0 ns\ (_entity ((ns 4616189618054758400)))))
		(_port (_internal x ~extSTD.STANDARD.BIT 0 17 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 18 (_entity (_out ))))
		(_process
			(line__24(_architecture 0 0 24 (_assignment (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behave 1 -1
	)
)
I 000047 55 2697          1230506002090 struct
(_unit VHDL (circ_paritate 0 1 (struct 0 6 ))
	(_version v147)
	(_time 1230506002091 2008.12.29 01:13:22)
	(_source (\./src/circuit_paritate.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 232d242729757535212e657872)
	(_entity
		(_time 1230502866788)
	)
	(_component
		(xor_gate
			(_object
				(_generic (_internal del ~extSTD.STANDARD.TIME 0 8 (_entity -1 ((ns 4613937818241073152)))))
				(_port (_internal x1 ~extSTD.STANDARD.BIT 0 9 (_entity (_in ))))
				(_port (_internal x2 ~extSTD.STANDARD.BIT 0 9 (_entity (_in ))))
				(_port (_internal y ~extSTD.STANDARD.BIT 0 10 (_entity (_out ))))
			)
		)
		(inv_gate
			(_object
				(_generic (_internal del ~extSTD.STANDARD.TIME 0 14 (_entity -1 ((ns 4616189618054758400)))))
				(_port (_internal x ~extSTD.STANDARD.BIT 0 15 (_entity (_in ))))
				(_port (_internal y ~extSTD.STANDARD.BIT 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation xor1 0 21 (_component xor_gate )
		(_port
			((x1)(v(0)))
			((x2)(v(1)))
			((y)(s1))
		)
		(_use (_implicit)
			(_generic
				((del)((ns 4613937818241073152)))
			)
			(_port
				((x1)(x1))
				((x2)(x2))
				((y)(y))
			)
		)
	)
	(_instantiation xor2 0 22 (_component xor_gate )
		(_port
			((x1)(v(2)))
			((x2)(v(3)))
			((y)(s2))
		)
		(_use (_implicit)
			(_generic
				((del)((ns 4613937818241073152)))
			)
			(_port
				((x1)(x1))
				((x2)(x2))
				((y)(y))
			)
		)
	)
	(_instantiation xor3 0 23 (_component xor_gate )
		(_generic
			((del)((ns 4616189618054758400)))
		)
		(_port
			((x1)(s1))
			((x2)(s2))
			((y)(s3))
		)
		(_use (_implicit)
			(_generic
				((del)((ns 4616189618054758400)))
			)
			(_port
				((x1)(x1))
				((x2)(x2))
				((y)(y))
			)
		)
	)
	(_instantiation inv1 0 24 (_component inv_gate )
		(_port
			((x)(s3))
			((y)(y))
		)
		(_use (_implicit)
			(_generic
				((del)((ns 4616189618054758400)))
			)
			(_port
				((x)(x))
				((y)(y))
			)
		)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 2 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal v ~BIT_VECTOR{3~downto~0}~12 0 2 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_signal (_internal s1 ~extSTD.STANDARD.BIT 0 18 (_architecture (_uni ))))
		(_signal (_internal s2 ~extSTD.STANDARD.BIT 0 18 (_architecture (_uni ))))
		(_signal (_internal s3 ~extSTD.STANDARD.BIT 0 18 (_architecture (_uni ))))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
)
I 000036 55 551 0 cfg_circ_paritate
(_configuration VHDL (cfg_circ_paritate 0 27 (circ_paritate))
	(_version v147)
	(_time 1230506002094 2008.12.29 01:13:22)
	(_source (\./src/circuit_paritate.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 232d242726747036752d30797b)
	(_architecture struct
		(_instantiation xor1
			(_entity . poarta_xor behave
			)
		)
		(_instantiation xor2
			(_entity . poarta_xor behave
			)
		)
		(_instantiation xor3
			(_entity . poarta_xor behave
			)
		)
		(_instantiation inv1
			(_entity . inversor behave
			)
		)
	)
)
I 000059 55 1366          1230506002115 comport_concurent1
(_unit VHDL (circ_paritate 0 1 (comport_concurent1 0 37 ))
	(_version v147)
	(_time 1230506002116 2008.12.29 01:13:22)
	(_source (\./src/circuit_paritate.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 424c4540491414544114041913)
	(_entity
		(_time 1230502866788)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 2 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal v ~BIT_VECTOR{3~downto~0}~12 0 2 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_signal (_internal t1 ~extSTD.STANDARD.BIT 0 38 (_architecture (_uni ))))
		(_signal (_internal t2 ~extSTD.STANDARD.BIT 0 38 (_architecture (_uni ))))
		(_signal (_internal t3 ~extSTD.STANDARD.BIT 0 38 (_architecture (_uni ))))
		(_process
			(line__40(_architecture 0 0 40 (_assignment (_simple)(_target(1))(_sensitivity(4)))))
			(line__41(_architecture 1 0 41 (_assignment (_simple)(_target(4))(_sensitivity(2)(3)))))
			(line__42(_architecture 2 0 42 (_assignment (_simple)(_target(3))(_sensitivity(0(3))(0(2))))))
			(line__43(_architecture 3 0 43 (_assignment (_simple)(_target(2))(_sensitivity(0(1))(0(0))))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_model . comport_concurent1 4 -1
	)
)
I 000059 55 862           1230506002119 comport_concurent2
(_unit VHDL (circ_paritate 0 1 (comport_concurent2 0 46 ))
	(_version v147)
	(_time 1230506002120 2008.12.29 01:13:22)
	(_source (\./src/circuit_paritate.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 424c454049141454414e041913)
	(_entity
		(_time 1230502866788)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 2 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal v ~BIT_VECTOR{3~downto~0}~12 0 2 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_process
			(line__49(_architecture 0 0 49 (_assignment (_simple)(_target(1))(_sensitivity(0(3))(0(2))(0(1))(0(0))))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_model . comport_concurent2 1 -1
	)
)
I 000059 55 1035          1230506002184 comport_secvential
(_unit VHDL (circ_paritate 0 1 (comport_secvential 0 8 ))
	(_version v147)
	(_time 1230506002185 2008.12.29 01:13:22)
	(_source (\./src/circuit_paritate.vhd\(\./src/circuit_paritate_secvential.vhd\)))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 808e878e89d6d69682d0c6dbd1)
	(_entity
		(_time 1230502866788)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 2 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal v ~BIT_VECTOR{3~downto~0}~12 0 2 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_variable (_internal nr_de_1 ~extSTD.STANDARD.INTEGER 1 17 (_process 0 ((i 0)))))
		(_process
			(line__11(_architecture 0 1 11 (_process (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . comport_secvential 1 -1
	)
)
I 000045 55 1522          1230506002233 test
(_unit VHDL (test 0 9 (test 0 12 ))
	(_version v147)
	(_time 1230506002234 2008.12.29 01:13:22)
	(_source (\./src/test.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code afa0aff8fcf9f8b8aaacbbf5fb)
	(_entity
		(_time 1230502951618)
	)
	(_component
		(circ_paritate
			(_object
				(_port (_internal v ~BIT_VECTOR{3~downto~0}~13 0 14 (_entity (_in ))))
				(_port (_internal y ~extSTD.STANDARD.BIT 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation et 0 23 (_component circ_paritate )
		(_port
			((v)(vector))
			((y)(paritate_para))
		)
		(_use (_entity . circ_paritate)
		)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~13 0 14 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_type (_internal ~BIT_VECTOR{3~downto~0}~132 0 18 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_signal (_internal vector ~BIT_VECTOR{3~downto~0}~132 0 18 (_architecture (_uni ))))
		(_signal (_internal paritate_para ~extSTD.STANDARD.BIT 0 19 (_architecture (_uni ))))
		(_process
			(line__25(_architecture 0 0 25 (_assignment (_simple)(_target(0)))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_split (0)
	)
	(_static
		(16843009 )
		(65793 )
		(16777473 )
		(257 )
		(16842753 )
		(65537 )
		(16777217 )
		(1 )
		(16843008 )
		(65792 )
		(16777472 )
		(256 )
		(16842752 )
		(65536 )
		(16777216 )
		(0 )
	)
	(_model . test 1 -1
	)
)
I 000027 55 330 0 cfg_test
(_configuration VHDL (cfg_test 0 31 (test))
	(_version v147)
	(_time 1230506002237 2008.12.29 01:13:22)
	(_source (\./src/test.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code afa1a8f8fff8fcbaf9f9bbf5fb)
	(_architecture test
		(_instantiation et
			(_entity . circ_paritate comport_concurent1
			)
		)
	)
)
I 000047 55 851           1230506016486 behave
(_unit VHDL (poarta_xor 0 1 (behave 0 7 ))
	(_version v147)
	(_time 1230506016487 2008.12.29 01:13:36)
	(_source (\./src/porti.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 62373162363537756036763832)
	(_entity
		(_time 1230503357260)
	)
	(_object
		(_generic (_internal del ~extSTD.STANDARD.TIME 0 2 \3.0 ns\ (_entity ((ns 4613937818241073152)))))
		(_port (_internal x1 ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal x2 ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 4 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behave 1 -1
	)
)
I 000047 55 782           1230506016492 behave
(_unit VHDL (inversor 0 15 (behave 0 21 ))
	(_version v147)
	(_time 1230506016493 2008.12.29 01:13:36)
	(_source (\./src/porti.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 62363862353430746734703930)
	(_entity
		(_time 1230501682329)
	)
	(_object
		(_generic (_internal del ~extSTD.STANDARD.TIME 0 16 \4.0 ns\ (_entity ((ns 4616189618054758400)))))
		(_port (_internal x ~extSTD.STANDARD.BIT 0 17 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 18 (_entity (_out ))))
		(_process
			(line__24(_architecture 0 0 24 (_assignment (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behave 1 -1
	)
)
I 000047 55 2697          1230506016554 struct
(_unit VHDL (circ_paritate 0 1 (struct 0 6 ))
	(_version v147)
	(_time 1230506016555 2008.12.29 01:13:36)
	(_source (\./src/circuit_paritate.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code a0f4f0f7a9f6f6b6a2ade6fbf1)
	(_entity
		(_time 1230502866788)
	)
	(_component
		(xor_gate
			(_object
				(_generic (_internal del ~extSTD.STANDARD.TIME 0 8 (_entity -1 ((ns 4613937818241073152)))))
				(_port (_internal x1 ~extSTD.STANDARD.BIT 0 9 (_entity (_in ))))
				(_port (_internal x2 ~extSTD.STANDARD.BIT 0 9 (_entity (_in ))))
				(_port (_internal y ~extSTD.STANDARD.BIT 0 10 (_entity (_out ))))
			)
		)
		(inv_gate
			(_object
				(_generic (_internal del ~extSTD.STANDARD.TIME 0 14 (_entity -1 ((ns 4616189618054758400)))))
				(_port (_internal x ~extSTD.STANDARD.BIT 0 15 (_entity (_in ))))
				(_port (_internal y ~extSTD.STANDARD.BIT 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation xor1 0 21 (_component xor_gate )
		(_port
			((x1)(v(0)))
			((x2)(v(1)))
			((y)(s1))
		)
		(_use (_implicit)
			(_generic
				((del)((ns 4613937818241073152)))
			)
			(_port
				((x1)(x1))
				((x2)(x2))
				((y)(y))
			)
		)
	)
	(_instantiation xor2 0 22 (_component xor_gate )
		(_port
			((x1)(v(2)))
			((x2)(v(3)))
			((y)(s2))
		)
		(_use (_implicit)
			(_generic
				((del)((ns 4613937818241073152)))
			)
			(_port
				((x1)(x1))
				((x2)(x2))
				((y)(y))
			)
		)
	)
	(_instantiation xor3 0 23 (_component xor_gate )
		(_generic
			((del)((ns 4616189618054758400)))
		)
		(_port
			((x1)(s1))
			((x2)(s2))
			((y)(s3))
		)
		(_use (_implicit)
			(_generic
				((del)((ns 4616189618054758400)))
			)
			(_port
				((x1)(x1))
				((x2)(x2))
				((y)(y))
			)
		)
	)
	(_instantiation inv1 0 24 (_component inv_gate )
		(_port
			((x)(s3))
			((y)(y))
		)
		(_use (_implicit)
			(_generic
				((del)((ns 4616189618054758400)))
			)
			(_port
				((x)(x))
				((y)(y))
			)
		)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 2 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal v ~BIT_VECTOR{3~downto~0}~12 0 2 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_signal (_internal s1 ~extSTD.STANDARD.BIT 0 18 (_architecture (_uni ))))
		(_signal (_internal s2 ~extSTD.STANDARD.BIT 0 18 (_architecture (_uni ))))
		(_signal (_internal s3 ~extSTD.STANDARD.BIT 0 18 (_architecture (_uni ))))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
)
I 000036 55 551 0 cfg_circ_paritate
(_configuration VHDL (cfg_circ_paritate 0 27 (circ_paritate))
	(_version v147)
	(_time 1230506016558 2008.12.29 01:13:36)
	(_source (\./src/circuit_paritate.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code a0f4f0f7a6f7f3b5f6aeb3faf8)
	(_architecture struct
		(_instantiation xor1
			(_entity . poarta_xor behave
			)
		)
		(_instantiation xor2
			(_entity . poarta_xor behave
			)
		)
		(_instantiation xor3
			(_entity . poarta_xor behave
			)
		)
		(_instantiation inv1
			(_entity . inversor behave
			)
		)
	)
)
I 000059 55 1366          1230506016575 comport_concurent1
(_unit VHDL (circ_paritate 0 1 (comport_concurent1 0 37 ))
	(_version v147)
	(_time 1230506016576 2008.12.29 01:13:36)
	(_source (\./src/circuit_paritate.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code bfebefebe0e9e9a9bce9f9e4ee)
	(_entity
		(_time 1230502866788)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 2 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal v ~BIT_VECTOR{3~downto~0}~12 0 2 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_signal (_internal t1 ~extSTD.STANDARD.BIT 0 38 (_architecture (_uni ))))
		(_signal (_internal t2 ~extSTD.STANDARD.BIT 0 38 (_architecture (_uni ))))
		(_signal (_internal t3 ~extSTD.STANDARD.BIT 0 38 (_architecture (_uni ))))
		(_process
			(line__40(_architecture 0 0 40 (_assignment (_simple)(_target(1))(_sensitivity(4)))))
			(line__41(_architecture 1 0 41 (_assignment (_simple)(_target(4))(_sensitivity(2)(3)))))
			(line__42(_architecture 2 0 42 (_assignment (_simple)(_target(3))(_sensitivity(0(3))(0(2))))))
			(line__43(_architecture 3 0 43 (_assignment (_simple)(_target(2))(_sensitivity(0(1))(0(0))))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_model . comport_concurent1 4 -1
	)
)
I 000059 55 862           1230506016579 comport_concurent2
(_unit VHDL (circ_paritate 0 1 (comport_concurent2 0 46 ))
	(_version v147)
	(_time 1230506016580 2008.12.29 01:13:36)
	(_source (\./src/circuit_paritate.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code bfebefebe0e9e9a9bcb3f9e4ee)
	(_entity
		(_time 1230502866788)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 2 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal v ~BIT_VECTOR{3~downto~0}~12 0 2 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_process
			(line__49(_architecture 0 0 49 (_assignment (_simple)(_target(1))(_sensitivity(0(3))(0(2))(0(1))(0(0))))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_model . comport_concurent2 1 -1
	)
)
I 000059 55 1035          1230506016642 comport_secvential
(_unit VHDL (circ_paritate 0 1 (comport_secvential 0 8 ))
	(_version v147)
	(_time 1230506016643 2008.12.29 01:13:36)
	(_source (\./src/circuit_paritate.vhd\(\./src/circuit_paritate_secvential.vhd\)))
	(_use (std(standard)))
	(_parameters dbg)
	(_code feaaaeaea2a8a8e8fcaeb8a5af)
	(_entity
		(_time 1230502866788)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 2 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal v ~BIT_VECTOR{3~downto~0}~12 0 2 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_variable (_internal nr_de_1 ~extSTD.STANDARD.INTEGER 1 17 (_process 0 ((i 0)))))
		(_process
			(line__11(_architecture 0 1 11 (_process (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . comport_secvential 1 -1
	)
)
I 000045 55 1522          1230506016693 test
(_unit VHDL (test 0 9 (test 0 12 ))
	(_version v147)
	(_time 1230506016694 2008.12.29 01:13:36)
	(_source (\./src/test.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 2c797c287a7a7b3b292f387678)
	(_entity
		(_time 1230502951618)
	)
	(_component
		(circ_paritate
			(_object
				(_port (_internal v ~BIT_VECTOR{3~downto~0}~13 0 14 (_entity (_in ))))
				(_port (_internal y ~extSTD.STANDARD.BIT 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation et 0 23 (_component circ_paritate )
		(_port
			((v)(vector))
			((y)(paritate_para))
		)
		(_use (_entity . circ_paritate)
		)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~13 0 14 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_type (_internal ~BIT_VECTOR{3~downto~0}~132 0 18 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_signal (_internal vector ~BIT_VECTOR{3~downto~0}~132 0 18 (_architecture (_uni ))))
		(_signal (_internal paritate_para ~extSTD.STANDARD.BIT 0 19 (_architecture (_uni ))))
		(_process
			(line__25(_architecture 0 0 25 (_assignment (_simple)(_target(0)))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_split (0)
	)
	(_static
		(16843009 )
		(65793 )
		(16777473 )
		(257 )
		(16842753 )
		(65537 )
		(16777217 )
		(1 )
		(16843008 )
		(65792 )
		(16777472 )
		(256 )
		(16842752 )
		(65536 )
		(16777216 )
		(0 )
	)
	(_model . test 1 -1
	)
)
I 000027 55 330 0 cfg_test
(_configuration VHDL (cfg_test 0 31 (test))
	(_version v147)
	(_time 1230506016697 2008.12.29 01:13:36)
	(_source (\./src/test.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 2c787b28797b7f397a7a387678)
	(_architecture test
		(_instantiation et
			(_entity . circ_paritate comport_concurent1
			)
		)
	)
)
I 000061 55 1540          1230506016740 schift_register_arch
(_unit VHDL (shift_register 0 1 (schift_register_arch 0 9 ))
	(_version v147)
	(_time 1230506016741 2008.12.29 01:13:36)
	(_source (\./src/shift.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 5b0e0c58010c064d5c5e4f025c)
	(_entity
		(_time 1230505916084)
	)
	(_object
		(_generic (_internal n ~extSTD.STANDARD.NATURAL 0 2 \4\ (_entity ((i 4)))))
		(_type (_internal ~BIT_VECTOR{n-1~downto~0}~12 0 3 (_array ~extSTD.STANDARD.BIT ((_downto (c 1 )(i 0))))))
		(_port (_internal p_in ~BIT_VECTOR{n-1~downto~0}~12 0 3 (_entity (_in ))))
		(_type (_internal ~BIT_VECTOR{n-1~downto~0}~122 0 4 (_array ~extSTD.STANDARD.BIT ((_downto (c 2 )(i 0))))))
		(_port (_internal p_out ~BIT_VECTOR{n-1~downto~0}~122 0 4 (_entity (_out ))))
		(_port (_internal reset ~extSTD.STANDARD.BIT 0 5 (_entity (_in ))))
		(_port (_internal clock ~extSTD.STANDARD.BIT 0 5 (_entity (_in ))))
		(_port (_internal shift ~extSTD.STANDARD.BIT 0 5 (_entity (_in ))))
		(_port (_internal LOAD ~extSTD.STANDARD.BIT 0 5 (_entity (_in ))))
		(_port (_internal s_in ~extSTD.STANDARD.BIT 0 6 (_entity (_in ))))
		(_process
			(line__11(_architecture 0 0 11 (_process (_simple)(_target(1(0)))(_sensitivity(3)))))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_model . schift_register_arch 3 -1
	)
)
I 000047 55 851           1230506027325 behave
(_unit VHDL (poarta_xor 0 1 (behave 0 7 ))
	(_version v147)
	(_time 1230506027326 2008.12.29 01:13:47)
	(_source (\./src/porti.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code bceebae8b9ebe9abbee8a8e6ec)
	(_entity
		(_time 1230503357260)
	)
	(_object
		(_generic (_internal del ~extSTD.STANDARD.TIME 0 2 \3.0 ns\ (_entity ((ns 4613937818241073152)))))
		(_port (_internal x1 ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal x2 ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 4 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behave 1 -1
	)
)
I 000047 55 782           1230506027331 behave
(_unit VHDL (inversor 0 15 (behave 0 21 ))
	(_version v147)
	(_time 1230506027332 2008.12.29 01:13:47)
	(_source (\./src/porti.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code bcefb3e8baeaeeaab9eaaee7ee)
	(_entity
		(_time 1230501682329)
	)
	(_object
		(_generic (_internal del ~extSTD.STANDARD.TIME 0 16 \4.0 ns\ (_entity ((ns 4616189618054758400)))))
		(_port (_internal x ~extSTD.STANDARD.BIT 0 17 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 18 (_entity (_out ))))
		(_process
			(line__24(_architecture 0 0 24 (_assignment (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behave 1 -1
	)
)
I 000047 55 2697          1230506027412 struct
(_unit VHDL (circ_paritate 0 1 (struct 0 6 ))
	(_version v147)
	(_time 1230506027413 2008.12.29 01:13:47)
	(_source (\./src/circuit_paritate.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 0a590e0c525c5c1c08074c515b)
	(_entity
		(_time 1230502866788)
	)
	(_component
		(xor_gate
			(_object
				(_generic (_internal del ~extSTD.STANDARD.TIME 0 8 (_entity -1 ((ns 4613937818241073152)))))
				(_port (_internal x1 ~extSTD.STANDARD.BIT 0 9 (_entity (_in ))))
				(_port (_internal x2 ~extSTD.STANDARD.BIT 0 9 (_entity (_in ))))
				(_port (_internal y ~extSTD.STANDARD.BIT 0 10 (_entity (_out ))))
			)
		)
		(inv_gate
			(_object
				(_generic (_internal del ~extSTD.STANDARD.TIME 0 14 (_entity -1 ((ns 4616189618054758400)))))
				(_port (_internal x ~extSTD.STANDARD.BIT 0 15 (_entity (_in ))))
				(_port (_internal y ~extSTD.STANDARD.BIT 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation xor1 0 21 (_component xor_gate )
		(_port
			((x1)(v(0)))
			((x2)(v(1)))
			((y)(s1))
		)
		(_use (_implicit)
			(_generic
				((del)((ns 4613937818241073152)))
			)
			(_port
				((x1)(x1))
				((x2)(x2))
				((y)(y))
			)
		)
	)
	(_instantiation xor2 0 22 (_component xor_gate )
		(_port
			((x1)(v(2)))
			((x2)(v(3)))
			((y)(s2))
		)
		(_use (_implicit)
			(_generic
				((del)((ns 4613937818241073152)))
			)
			(_port
				((x1)(x1))
				((x2)(x2))
				((y)(y))
			)
		)
	)
	(_instantiation xor3 0 23 (_component xor_gate )
		(_generic
			((del)((ns 4616189618054758400)))
		)
		(_port
			((x1)(s1))
			((x2)(s2))
			((y)(s3))
		)
		(_use (_implicit)
			(_generic
				((del)((ns 4616189618054758400)))
			)
			(_port
				((x1)(x1))
				((x2)(x2))
				((y)(y))
			)
		)
	)
	(_instantiation inv1 0 24 (_component inv_gate )
		(_port
			((x)(s3))
			((y)(y))
		)
		(_use (_implicit)
			(_generic
				((del)((ns 4616189618054758400)))
			)
			(_port
				((x)(x))
				((y)(y))
			)
		)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 2 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal v ~BIT_VECTOR{3~downto~0}~12 0 2 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_signal (_internal s1 ~extSTD.STANDARD.BIT 0 18 (_architecture (_uni ))))
		(_signal (_internal s2 ~extSTD.STANDARD.BIT 0 18 (_architecture (_uni ))))
		(_signal (_internal s3 ~extSTD.STANDARD.BIT 0 18 (_architecture (_uni ))))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
)
I 000036 55 551 0 cfg_circ_paritate
(_configuration VHDL (cfg_circ_paritate 0 27 (circ_paritate))
	(_version v147)
	(_time 1230506027416 2008.12.29 01:13:47)
	(_source (\./src/circuit_paritate.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 0a590e0c5d5d591f5c04195052)
	(_architecture struct
		(_instantiation xor1
			(_entity . poarta_xor behave
			)
		)
		(_instantiation xor2
			(_entity . poarta_xor behave
			)
		)
		(_instantiation xor3
			(_entity . poarta_xor behave
			)
		)
		(_instantiation inv1
			(_entity . inversor behave
			)
		)
	)
)
I 000059 55 1366          1230506027432 comport_concurent1
(_unit VHDL (circ_paritate 0 1 (comport_concurent1 0 37 ))
	(_version v147)
	(_time 1230506027433 2008.12.29 01:13:47)
	(_source (\./src/circuit_paritate.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 297a2d2d297f7f3f2a7f6f7278)
	(_entity
		(_time 1230502866788)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 2 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal v ~BIT_VECTOR{3~downto~0}~12 0 2 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_signal (_internal t1 ~extSTD.STANDARD.BIT 0 38 (_architecture (_uni ))))
		(_signal (_internal t2 ~extSTD.STANDARD.BIT 0 38 (_architecture (_uni ))))
		(_signal (_internal t3 ~extSTD.STANDARD.BIT 0 38 (_architecture (_uni ))))
		(_process
			(line__40(_architecture 0 0 40 (_assignment (_simple)(_target(1))(_sensitivity(4)))))
			(line__41(_architecture 1 0 41 (_assignment (_simple)(_target(4))(_sensitivity(2)(3)))))
			(line__42(_architecture 2 0 42 (_assignment (_simple)(_target(3))(_sensitivity(0(3))(0(2))))))
			(line__43(_architecture 3 0 43 (_assignment (_simple)(_target(2))(_sensitivity(0(1))(0(0))))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_model . comport_concurent1 4 -1
	)
)
I 000059 55 862           1230506027436 comport_concurent2
(_unit VHDL (circ_paritate 0 1 (comport_concurent2 0 46 ))
	(_version v147)
	(_time 1230506027437 2008.12.29 01:13:47)
	(_source (\./src/circuit_paritate.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 297a2d2d297f7f3f2a256f7278)
	(_entity
		(_time 1230502866788)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 2 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal v ~BIT_VECTOR{3~downto~0}~12 0 2 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_process
			(line__49(_architecture 0 0 49 (_assignment (_simple)(_target(1))(_sensitivity(0(3))(0(2))(0(1))(0(0))))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_model . comport_concurent2 1 -1
	)
)
I 000059 55 1035          1230506027498 comport_secvential
(_unit VHDL (circ_paritate 0 1 (comport_secvential 0 8 ))
	(_version v147)
	(_time 1230506027499 2008.12.29 01:13:47)
	(_source (\./src/circuit_paritate.vhd\(\./src/circuit_paritate_secvential.vhd\)))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 67346367693131716537213c36)
	(_entity
		(_time 1230502866788)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 2 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal v ~BIT_VECTOR{3~downto~0}~12 0 2 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_variable (_internal nr_de_1 ~extSTD.STANDARD.INTEGER 1 17 (_process 0 ((i 0)))))
		(_process
			(line__11(_architecture 0 1 11 (_process (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . comport_secvential 1 -1
	)
)
I 000045 55 1522          1230506027557 test
(_unit VHDL (test 0 9 (test 0 12 ))
	(_version v147)
	(_time 1230506027558 2008.12.29 01:13:47)
	(_source (\./src/test.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code a6f4a5f1a5f0f1b1a3a5b2fcf2)
	(_entity
		(_time 1230502951618)
	)
	(_component
		(circ_paritate
			(_object
				(_port (_internal v ~BIT_VECTOR{3~downto~0}~13 0 14 (_entity (_in ))))
				(_port (_internal y ~extSTD.STANDARD.BIT 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation et 0 23 (_component circ_paritate )
		(_port
			((v)(vector))
			((y)(paritate_para))
		)
		(_use (_entity . circ_paritate)
		)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~13 0 14 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_type (_internal ~BIT_VECTOR{3~downto~0}~132 0 18 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_signal (_internal vector ~BIT_VECTOR{3~downto~0}~132 0 18 (_architecture (_uni ))))
		(_signal (_internal paritate_para ~extSTD.STANDARD.BIT 0 19 (_architecture (_uni ))))
		(_process
			(line__25(_architecture 0 0 25 (_assignment (_simple)(_target(0)))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_split (0)
	)
	(_static
		(16843009 )
		(65793 )
		(16777473 )
		(257 )
		(16842753 )
		(65537 )
		(16777217 )
		(1 )
		(16843008 )
		(65792 )
		(16777472 )
		(256 )
		(16842752 )
		(65536 )
		(16777216 )
		(0 )
	)
	(_model . test 1 -1
	)
)
I 000027 55 330 0 cfg_test
(_configuration VHDL (cfg_test 0 31 (test))
	(_version v147)
	(_time 1230506027561 2008.12.29 01:13:47)
	(_source (\./src/test.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code a6f5a2f1a6f1f5b3f0f0b2fcf2)
	(_architecture test
		(_instantiation et
			(_entity . circ_paritate comport_concurent1
			)
		)
	)
)
I 000061 55 1540          1230506027605 schift_register_arch
(_unit VHDL (shift_register 0 1 (schift_register_arch 0 9 ))
	(_version v147)
	(_time 1230506027606 2008.12.29 01:13:47)
	(_source (\./src/shift.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code d587d187d88288c3d2d0c18cd2)
	(_entity
		(_time 1230505916084)
	)
	(_object
		(_generic (_internal n ~extSTD.STANDARD.NATURAL 0 2 \4\ (_entity ((i 4)))))
		(_type (_internal ~BIT_VECTOR{n-1~downto~0}~12 0 3 (_array ~extSTD.STANDARD.BIT ((_downto (c 1 )(i 0))))))
		(_port (_internal p_in ~BIT_VECTOR{n-1~downto~0}~12 0 3 (_entity (_in ))))
		(_type (_internal ~BIT_VECTOR{n-1~downto~0}~122 0 4 (_array ~extSTD.STANDARD.BIT ((_downto (c 2 )(i 0))))))
		(_port (_internal p_out ~BIT_VECTOR{n-1~downto~0}~122 0 4 (_entity (_out ))))
		(_port (_internal reset ~extSTD.STANDARD.BIT 0 5 (_entity (_in ))))
		(_port (_internal clock ~extSTD.STANDARD.BIT 0 5 (_entity (_in ))))
		(_port (_internal shift ~extSTD.STANDARD.BIT 0 5 (_entity (_in ))))
		(_port (_internal LOAD ~extSTD.STANDARD.BIT 0 5 (_entity (_in ))))
		(_port (_internal s_in ~extSTD.STANDARD.BIT 0 6 (_entity (_in ))))
		(_process
			(line__11(_architecture 0 0 11 (_process (_simple)(_target(1(0)))(_sensitivity(3)))))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_model . schift_register_arch 3 -1
	)
)
I 000047 55 851           1230506042374 behave
(_unit VHDL (poarta_xor 0 1 (behave 0 7 ))
	(_version v147)
	(_time 1230506042375 2008.12.29 01:14:02)
	(_source (\./src/porti.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 8a8f8b848ddddf9d88de9ed0da)
	(_entity
		(_time 1230503357260)
	)
	(_object
		(_generic (_internal del ~extSTD.STANDARD.TIME 0 2 \3.0 ns\ (_entity ((ns 4613937818241073152)))))
		(_port (_internal x1 ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal x2 ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 4 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behave 1 -1
	)
)
I 000047 55 782           1230506042380 behave
(_unit VHDL (inversor 0 15 (behave 0 21 ))
	(_version v147)
	(_time 1230506042381 2008.12.29 01:14:02)
	(_source (\./src/porti.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 8a8e82848edcd89c8fdc98d1d8)
	(_entity
		(_time 1230501682329)
	)
	(_object
		(_generic (_internal del ~extSTD.STANDARD.TIME 0 16 \4.0 ns\ (_entity ((ns 4616189618054758400)))))
		(_port (_internal x ~extSTD.STANDARD.BIT 0 17 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 18 (_entity (_out ))))
		(_process
			(line__24(_architecture 0 0 24 (_assignment (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behave 1 -1
	)
)
I 000047 55 2697          1230506042450 struct
(_unit VHDL (circ_paritate 0 1 (struct 0 6 ))
	(_version v147)
	(_time 1230506042451 2008.12.29 01:14:02)
	(_source (\./src/circuit_paritate.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code c8ccca9dc99e9edecac58e9399)
	(_entity
		(_time 1230502866788)
	)
	(_component
		(xor_gate
			(_object
				(_generic (_internal del ~extSTD.STANDARD.TIME 0 8 (_entity -1 ((ns 4613937818241073152)))))
				(_port (_internal x1 ~extSTD.STANDARD.BIT 0 9 (_entity (_in ))))
				(_port (_internal x2 ~extSTD.STANDARD.BIT 0 9 (_entity (_in ))))
				(_port (_internal y ~extSTD.STANDARD.BIT 0 10 (_entity (_out ))))
			)
		)
		(inv_gate
			(_object
				(_generic (_internal del ~extSTD.STANDARD.TIME 0 14 (_entity -1 ((ns 4616189618054758400)))))
				(_port (_internal x ~extSTD.STANDARD.BIT 0 15 (_entity (_in ))))
				(_port (_internal y ~extSTD.STANDARD.BIT 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation xor1 0 21 (_component xor_gate )
		(_port
			((x1)(v(0)))
			((x2)(v(1)))
			((y)(s1))
		)
		(_use (_implicit)
			(_generic
				((del)((ns 4613937818241073152)))
			)
			(_port
				((x1)(x1))
				((x2)(x2))
				((y)(y))
			)
		)
	)
	(_instantiation xor2 0 22 (_component xor_gate )
		(_port
			((x1)(v(2)))
			((x2)(v(3)))
			((y)(s2))
		)
		(_use (_implicit)
			(_generic
				((del)((ns 4613937818241073152)))
			)
			(_port
				((x1)(x1))
				((x2)(x2))
				((y)(y))
			)
		)
	)
	(_instantiation xor3 0 23 (_component xor_gate )
		(_generic
			((del)((ns 4616189618054758400)))
		)
		(_port
			((x1)(s1))
			((x2)(s2))
			((y)(s3))
		)
		(_use (_implicit)
			(_generic
				((del)((ns 4616189618054758400)))
			)
			(_port
				((x1)(x1))
				((x2)(x2))
				((y)(y))
			)
		)
	)
	(_instantiation inv1 0 24 (_component inv_gate )
		(_port
			((x)(s3))
			((y)(y))
		)
		(_use (_implicit)
			(_generic
				((del)((ns 4616189618054758400)))
			)
			(_port
				((x)(x))
				((y)(y))
			)
		)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 2 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal v ~BIT_VECTOR{3~downto~0}~12 0 2 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_signal (_internal s1 ~extSTD.STANDARD.BIT 0 18 (_architecture (_uni ))))
		(_signal (_internal s2 ~extSTD.STANDARD.BIT 0 18 (_architecture (_uni ))))
		(_signal (_internal s3 ~extSTD.STANDARD.BIT 0 18 (_architecture (_uni ))))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
)
I 000036 55 551 0 cfg_circ_paritate
(_configuration VHDL (cfg_circ_paritate 0 27 (circ_paritate))
	(_version v147)
	(_time 1230506042454 2008.12.29 01:14:02)
	(_source (\./src/circuit_paritate.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code c8ccca9dc69f9bdd9ec6db9290)
	(_architecture struct
		(_instantiation xor1
			(_entity . poarta_xor behave
			)
		)
		(_instantiation xor2
			(_entity . poarta_xor behave
			)
		)
		(_instantiation xor3
			(_entity . poarta_xor behave
			)
		)
		(_instantiation inv1
			(_entity . inversor behave
			)
		)
	)
)
I 000059 55 1366          1230506042471 comport_concurent1
(_unit VHDL (circ_paritate 0 1 (comport_concurent1 0 37 ))
	(_version v147)
	(_time 1230506042472 2008.12.29 01:14:02)
	(_source (\./src/circuit_paritate.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code e7e3e5b4e9b1b1f1e4b1a1bcb6)
	(_entity
		(_time 1230502866788)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 2 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal v ~BIT_VECTOR{3~downto~0}~12 0 2 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_signal (_internal t1 ~extSTD.STANDARD.BIT 0 38 (_architecture (_uni ))))
		(_signal (_internal t2 ~extSTD.STANDARD.BIT 0 38 (_architecture (_uni ))))
		(_signal (_internal t3 ~extSTD.STANDARD.BIT 0 38 (_architecture (_uni ))))
		(_process
			(line__40(_architecture 0 0 40 (_assignment (_simple)(_target(1))(_sensitivity(4)))))
			(line__41(_architecture 1 0 41 (_assignment (_simple)(_target(4))(_sensitivity(2)(3)))))
			(line__42(_architecture 2 0 42 (_assignment (_simple)(_target(3))(_sensitivity(0(3))(0(2))))))
			(line__43(_architecture 3 0 43 (_assignment (_simple)(_target(2))(_sensitivity(0(1))(0(0))))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_model . comport_concurent1 4 -1
	)
)
I 000059 55 862           1230506042475 comport_concurent2
(_unit VHDL (circ_paritate 0 1 (comport_concurent2 0 46 ))
	(_version v147)
	(_time 1230506042476 2008.12.29 01:14:02)
	(_source (\./src/circuit_paritate.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code e7e3e5b4e9b1b1f1e4eba1bcb6)
	(_entity
		(_time 1230502866788)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 2 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal v ~BIT_VECTOR{3~downto~0}~12 0 2 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_process
			(line__49(_architecture 0 0 49 (_assignment (_simple)(_target(1))(_sensitivity(0(3))(0(2))(0(1))(0(0))))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_model . comport_concurent2 1 -1
	)
)
I 000059 55 1035          1230506042546 comport_secvential
(_unit VHDL (circ_paritate 0 1 (comport_secvential 0 8 ))
	(_version v147)
	(_time 1230506042547 2008.12.29 01:14:02)
	(_source (\./src/circuit_paritate.vhd\(\./src/circuit_paritate_secvential.vhd\)))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 35313430396363233765736e64)
	(_entity
		(_time 1230502866788)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 2 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal v ~BIT_VECTOR{3~downto~0}~12 0 2 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_variable (_internal nr_de_1 ~extSTD.STANDARD.INTEGER 1 17 (_process 0 ((i 0)))))
		(_process
			(line__11(_architecture 0 1 11 (_process (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . comport_secvential 1 -1
	)
)
I 000045 55 1522          1230506042595 test
(_unit VHDL (test 0 9 (test 0 12 ))
	(_version v147)
	(_time 1230506042596 2008.12.29 01:14:02)
	(_source (\./src/test.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 64616264653233736167703e30)
	(_entity
		(_time 1230502951618)
	)
	(_component
		(circ_paritate
			(_object
				(_port (_internal v ~BIT_VECTOR{3~downto~0}~13 0 14 (_entity (_in ))))
				(_port (_internal y ~extSTD.STANDARD.BIT 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation et 0 23 (_component circ_paritate )
		(_port
			((v)(vector))
			((y)(paritate_para))
		)
		(_use (_entity . circ_paritate)
		)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~13 0 14 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_type (_internal ~BIT_VECTOR{3~downto~0}~132 0 18 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_signal (_internal vector ~BIT_VECTOR{3~downto~0}~132 0 18 (_architecture (_uni ))))
		(_signal (_internal paritate_para ~extSTD.STANDARD.BIT 0 19 (_architecture (_uni ))))
		(_process
			(line__25(_architecture 0 0 25 (_assignment (_simple)(_target(0)))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_split (0)
	)
	(_static
		(16843009 )
		(65793 )
		(16777473 )
		(257 )
		(16842753 )
		(65537 )
		(16777217 )
		(1 )
		(16843008 )
		(65792 )
		(16777472 )
		(256 )
		(16842752 )
		(65536 )
		(16777216 )
		(0 )
	)
	(_model . test 1 -1
	)
)
I 000027 55 330 0 cfg_test
(_configuration VHDL (cfg_test 0 31 (test))
	(_version v147)
	(_time 1230506042599 2008.12.29 01:14:02)
	(_source (\./src/test.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 64606564663337713232703e30)
	(_architecture test
		(_instantiation et
			(_entity . circ_paritate comport_concurent1
			)
		)
	)
)
I 000061 55 1540          1230506042643 schift_register_arch
(_unit VHDL (shift_register 0 1 (schift_register_arch 0 9 ))
	(_version v147)
	(_time 1230506042644 2008.12.29 01:14:02)
	(_source (\./src/shift.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 9396929c98c4ce85949687ca94)
	(_entity
		(_time 1230505916084)
	)
	(_object
		(_generic (_internal n ~extSTD.STANDARD.NATURAL 0 2 \4\ (_entity ((i 4)))))
		(_type (_internal ~BIT_VECTOR{n-1~downto~0}~12 0 3 (_array ~extSTD.STANDARD.BIT ((_downto (c 1 )(i 0))))))
		(_port (_internal p_in ~BIT_VECTOR{n-1~downto~0}~12 0 3 (_entity (_in ))))
		(_type (_internal ~BIT_VECTOR{n-1~downto~0}~122 0 4 (_array ~extSTD.STANDARD.BIT ((_downto (c 2 )(i 0))))))
		(_port (_internal p_out ~BIT_VECTOR{n-1~downto~0}~122 0 4 (_entity (_out ))))
		(_port (_internal reset ~extSTD.STANDARD.BIT 0 5 (_entity (_in ))))
		(_port (_internal clock ~extSTD.STANDARD.BIT 0 5 (_entity (_in ))))
		(_port (_internal shift ~extSTD.STANDARD.BIT 0 5 (_entity (_in ))))
		(_port (_internal LOAD ~extSTD.STANDARD.BIT 0 5 (_entity (_in ))))
		(_port (_internal s_in ~extSTD.STANDARD.BIT 0 6 (_entity (_in ))))
		(_process
			(line__11(_architecture 0 0 11 (_process (_simple)(_target(1(0)))(_sensitivity(3)))))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_model . schift_register_arch 3 -1
	)
)
I 000047 55 851           1230506051318 behave
(_unit VHDL (poarta_xor 0 1 (behave 0 7 ))
	(_version v147)
	(_time 1230506051319 2008.12.29 01:14:11)
	(_source (\./src/porti.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 75767174262220627721612f25)
	(_entity
		(_time 1230503357260)
	)
	(_object
		(_generic (_internal del ~extSTD.STANDARD.TIME 0 2 \3.0 ns\ (_entity ((ns 4613937818241073152)))))
		(_port (_internal x1 ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal x2 ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 4 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behave 1 -1
	)
)
I 000047 55 782           1230506051324 behave
(_unit VHDL (inversor 0 15 (behave 0 21 ))
	(_version v147)
	(_time 1230506051325 2008.12.29 01:14:11)
	(_source (\./src/porti.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 75777874252327637023672e27)
	(_entity
		(_time 1230501682329)
	)
	(_object
		(_generic (_internal del ~extSTD.STANDARD.TIME 0 16 \4.0 ns\ (_entity ((ns 4616189618054758400)))))
		(_port (_internal x ~extSTD.STANDARD.BIT 0 17 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 18 (_entity (_out ))))
		(_process
			(line__24(_architecture 0 0 24 (_assignment (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behave 1 -1
	)
)
I 000047 55 2697          1230506051404 struct
(_unit VHDL (circ_paritate 0 1 (struct 0 6 ))
	(_version v147)
	(_time 1230506051405 2008.12.29 01:14:11)
	(_source (\./src/circuit_paritate.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code c3c1c496c99595d5c1ce859892)
	(_entity
		(_time 1230502866788)
	)
	(_component
		(xor_gate
			(_object
				(_generic (_internal del ~extSTD.STANDARD.TIME 0 8 (_entity -1 ((ns 4613937818241073152)))))
				(_port (_internal x1 ~extSTD.STANDARD.BIT 0 9 (_entity (_in ))))
				(_port (_internal x2 ~extSTD.STANDARD.BIT 0 9 (_entity (_in ))))
				(_port (_internal y ~extSTD.STANDARD.BIT 0 10 (_entity (_out ))))
			)
		)
		(inv_gate
			(_object
				(_generic (_internal del ~extSTD.STANDARD.TIME 0 14 (_entity -1 ((ns 4616189618054758400)))))
				(_port (_internal x ~extSTD.STANDARD.BIT 0 15 (_entity (_in ))))
				(_port (_internal y ~extSTD.STANDARD.BIT 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation xor1 0 21 (_component xor_gate )
		(_port
			((x1)(v(0)))
			((x2)(v(1)))
			((y)(s1))
		)
		(_use (_implicit)
			(_generic
				((del)((ns 4613937818241073152)))
			)
			(_port
				((x1)(x1))
				((x2)(x2))
				((y)(y))
			)
		)
	)
	(_instantiation xor2 0 22 (_component xor_gate )
		(_port
			((x1)(v(2)))
			((x2)(v(3)))
			((y)(s2))
		)
		(_use (_implicit)
			(_generic
				((del)((ns 4613937818241073152)))
			)
			(_port
				((x1)(x1))
				((x2)(x2))
				((y)(y))
			)
		)
	)
	(_instantiation xor3 0 23 (_component xor_gate )
		(_generic
			((del)((ns 4616189618054758400)))
		)
		(_port
			((x1)(s1))
			((x2)(s2))
			((y)(s3))
		)
		(_use (_implicit)
			(_generic
				((del)((ns 4616189618054758400)))
			)
			(_port
				((x1)(x1))
				((x2)(x2))
				((y)(y))
			)
		)
	)
	(_instantiation inv1 0 24 (_component inv_gate )
		(_port
			((x)(s3))
			((y)(y))
		)
		(_use (_implicit)
			(_generic
				((del)((ns 4616189618054758400)))
			)
			(_port
				((x)(x))
				((y)(y))
			)
		)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 2 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal v ~BIT_VECTOR{3~downto~0}~12 0 2 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_signal (_internal s1 ~extSTD.STANDARD.BIT 0 18 (_architecture (_uni ))))
		(_signal (_internal s2 ~extSTD.STANDARD.BIT 0 18 (_architecture (_uni ))))
		(_signal (_internal s3 ~extSTD.STANDARD.BIT 0 18 (_architecture (_uni ))))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
)
I 000036 55 551 0 cfg_circ_paritate
(_configuration VHDL (cfg_circ_paritate 0 27 (circ_paritate))
	(_version v147)
	(_time 1230506051408 2008.12.29 01:14:11)
	(_source (\./src/circuit_paritate.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code c3c1c496c69490d695cdd0999b)
	(_architecture struct
		(_instantiation xor1
			(_entity . poarta_xor behave
			)
		)
		(_instantiation xor2
			(_entity . poarta_xor behave
			)
		)
		(_instantiation xor3
			(_entity . poarta_xor behave
			)
		)
		(_instantiation inv1
			(_entity . inversor behave
			)
		)
	)
)
I 000059 55 1366          1230506051423 comport_concurent1
(_unit VHDL (circ_paritate 0 1 (comport_concurent1 0 37 ))
	(_version v147)
	(_time 1230506051424 2008.12.29 01:14:11)
	(_source (\./src/circuit_paritate.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code e2e0e5b1e9b4b4f4e1b4a4b9b3)
	(_entity
		(_time 1230502866788)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 2 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal v ~BIT_VECTOR{3~downto~0}~12 0 2 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_signal (_internal t1 ~extSTD.STANDARD.BIT 0 38 (_architecture (_uni ))))
		(_signal (_internal t2 ~extSTD.STANDARD.BIT 0 38 (_architecture (_uni ))))
		(_signal (_internal t3 ~extSTD.STANDARD.BIT 0 38 (_architecture (_uni ))))
		(_process
			(line__40(_architecture 0 0 40 (_assignment (_simple)(_target(1))(_sensitivity(4)))))
			(line__41(_architecture 1 0 41 (_assignment (_simple)(_target(4))(_sensitivity(2)(3)))))
			(line__42(_architecture 2 0 42 (_assignment (_simple)(_target(3))(_sensitivity(0(3))(0(2))))))
			(line__43(_architecture 3 0 43 (_assignment (_simple)(_target(2))(_sensitivity(0(1))(0(0))))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_model . comport_concurent1 4 -1
	)
)
I 000059 55 862           1230506051427 comport_concurent2
(_unit VHDL (circ_paritate 0 1 (comport_concurent2 0 46 ))
	(_version v147)
	(_time 1230506051428 2008.12.29 01:14:11)
	(_source (\./src/circuit_paritate.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code e2e0e5b1e9b4b4f4e1eea4b9b3)
	(_entity
		(_time 1230502866788)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 2 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal v ~BIT_VECTOR{3~downto~0}~12 0 2 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_process
			(line__49(_architecture 0 0 49 (_assignment (_simple)(_target(1))(_sensitivity(0(3))(0(2))(0(1))(0(0))))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_model . comport_concurent2 1 -1
	)
)
I 000059 55 1035          1230506051499 comport_secvential
(_unit VHDL (circ_paritate 0 1 (comport_secvential 0 8 ))
	(_version v147)
	(_time 1230506051500 2008.12.29 01:14:11)
	(_source (\./src/circuit_paritate.vhd\(\./src/circuit_paritate_secvential.vhd\)))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 30323635396666263260766b61)
	(_entity
		(_time 1230502866788)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 2 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal v ~BIT_VECTOR{3~downto~0}~12 0 2 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_variable (_internal nr_de_1 ~extSTD.STANDARD.INTEGER 1 17 (_process 0 ((i 0)))))
		(_process
			(line__11(_architecture 0 1 11 (_process (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . comport_secvential 1 -1
	)
)
I 000045 55 1522          1230506051558 test
(_unit VHDL (test 0 9 (test 0 12 ))
	(_version v147)
	(_time 1230506051559 2008.12.29 01:14:11)
	(_source (\./src/test.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 5f5c5e5c0c0908485a5c4b050b)
	(_entity
		(_time 1230502951618)
	)
	(_component
		(circ_paritate
			(_object
				(_port (_internal v ~BIT_VECTOR{3~downto~0}~13 0 14 (_entity (_in ))))
				(_port (_internal y ~extSTD.STANDARD.BIT 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation et 0 23 (_component circ_paritate )
		(_port
			((v)(vector))
			((y)(paritate_para))
		)
		(_use (_entity . circ_paritate)
		)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~13 0 14 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_type (_internal ~BIT_VECTOR{3~downto~0}~132 0 18 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_signal (_internal vector ~BIT_VECTOR{3~downto~0}~132 0 18 (_architecture (_uni ))))
		(_signal (_internal paritate_para ~extSTD.STANDARD.BIT 0 19 (_architecture (_uni ))))
		(_process
			(line__25(_architecture 0 0 25 (_assignment (_simple)(_target(0)))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_split (0)
	)
	(_static
		(16843009 )
		(65793 )
		(16777473 )
		(257 )
		(16842753 )
		(65537 )
		(16777217 )
		(1 )
		(16843008 )
		(65792 )
		(16777472 )
		(256 )
		(16842752 )
		(65536 )
		(16777216 )
		(0 )
	)
	(_model . test 1 -1
	)
)
I 000027 55 330 0 cfg_test
(_configuration VHDL (cfg_test 0 31 (test))
	(_version v147)
	(_time 1230506051562 2008.12.29 01:14:11)
	(_source (\./src/test.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 5f5d595c0f080c4a09094b050b)
	(_architecture test
		(_instantiation et
			(_entity . circ_paritate comport_concurent1
			)
		)
	)
)
I 000061 55 1540          1230506051604 schift_register_arch
(_unit VHDL (shift_register 0 1 (schift_register_arch 0 9 ))
	(_version v147)
	(_time 1230506051605 2008.12.29 01:14:11)
	(_source (\./src/shift.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 8e8d8880d3d9d398898b9ad789)
	(_entity
		(_time 1230505916084)
	)
	(_object
		(_generic (_internal n ~extSTD.STANDARD.NATURAL 0 2 \4\ (_entity ((i 4)))))
		(_type (_internal ~BIT_VECTOR{n-1~downto~0}~12 0 3 (_array ~extSTD.STANDARD.BIT ((_downto (c 1 )(i 0))))))
		(_port (_internal p_in ~BIT_VECTOR{n-1~downto~0}~12 0 3 (_entity (_in ))))
		(_type (_internal ~BIT_VECTOR{n-1~downto~0}~122 0 4 (_array ~extSTD.STANDARD.BIT ((_downto (c 2 )(i 0))))))
		(_port (_internal p_out ~BIT_VECTOR{n-1~downto~0}~122 0 4 (_entity (_out ))))
		(_port (_internal reset ~extSTD.STANDARD.BIT 0 5 (_entity (_in ))))
		(_port (_internal clock ~extSTD.STANDARD.BIT 0 5 (_entity (_in ))))
		(_port (_internal shift ~extSTD.STANDARD.BIT 0 5 (_entity (_in ))))
		(_port (_internal LOAD ~extSTD.STANDARD.BIT 0 5 (_entity (_in ))))
		(_port (_internal s_in ~extSTD.STANDARD.BIT 0 6 (_entity (_in ))))
		(_process
			(line__11(_architecture 0 0 11 (_process (_simple)(_target(1(0)))(_sensitivity(3)))))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_model . schift_register_arch 3 -1
	)
)
I 000047 55 851           1230506058094 behave
(_unit VHDL (poarta_xor 0 1 (behave 0 7 ))
	(_version v147)
	(_time 1230506058095 2008.12.29 01:14:18)
	(_source (\./src/porti.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code e7e5b2b4b6b0b2f0e5b3f3bdb7)
	(_entity
		(_time 1230503357260)
	)
	(_object
		(_generic (_internal del ~extSTD.STANDARD.TIME 0 2 \3.0 ns\ (_entity ((ns 4613937818241073152)))))
		(_port (_internal x1 ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal x2 ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 4 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behave 1 -1
	)
)
I 000047 55 782           1230506058100 behave
(_unit VHDL (inversor 0 15 (behave 0 21 ))
	(_version v147)
	(_time 1230506058101 2008.12.29 01:14:18)
	(_source (\./src/porti.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code e7e4bbb4b5b1b5f1e2b1f5bcb5)
	(_entity
		(_time 1230501682329)
	)
	(_object
		(_generic (_internal del ~extSTD.STANDARD.TIME 0 16 \4.0 ns\ (_entity ((ns 4616189618054758400)))))
		(_port (_internal x ~extSTD.STANDARD.BIT 0 17 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 18 (_entity (_out ))))
		(_process
			(line__24(_architecture 0 0 24 (_assignment (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behave 1 -1
	)
)
I 000047 55 2697          1230506058187 struct
(_unit VHDL (circ_paritate 0 1 (struct 0 6 ))
	(_version v147)
	(_time 1230506058188 2008.12.29 01:14:18)
	(_source (\./src/circuit_paritate.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 45461047491313534748031e14)
	(_entity
		(_time 1230502866788)
	)
	(_component
		(xor_gate
			(_object
				(_generic (_internal del ~extSTD.STANDARD.TIME 0 8 (_entity -1 ((ns 4613937818241073152)))))
				(_port (_internal x1 ~extSTD.STANDARD.BIT 0 9 (_entity (_in ))))
				(_port (_internal x2 ~extSTD.STANDARD.BIT 0 9 (_entity (_in ))))
				(_port (_internal y ~extSTD.STANDARD.BIT 0 10 (_entity (_out ))))
			)
		)
		(inv_gate
			(_object
				(_generic (_internal del ~extSTD.STANDARD.TIME 0 14 (_entity -1 ((ns 4616189618054758400)))))
				(_port (_internal x ~extSTD.STANDARD.BIT 0 15 (_entity (_in ))))
				(_port (_internal y ~extSTD.STANDARD.BIT 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation xor1 0 21 (_component xor_gate )
		(_port
			((x1)(v(0)))
			((x2)(v(1)))
			((y)(s1))
		)
		(_use (_implicit)
			(_generic
				((del)((ns 4613937818241073152)))
			)
			(_port
				((x1)(x1))
				((x2)(x2))
				((y)(y))
			)
		)
	)
	(_instantiation xor2 0 22 (_component xor_gate )
		(_port
			((x1)(v(2)))
			((x2)(v(3)))
			((y)(s2))
		)
		(_use (_implicit)
			(_generic
				((del)((ns 4613937818241073152)))
			)
			(_port
				((x1)(x1))
				((x2)(x2))
				((y)(y))
			)
		)
	)
	(_instantiation xor3 0 23 (_component xor_gate )
		(_generic
			((del)((ns 4616189618054758400)))
		)
		(_port
			((x1)(s1))
			((x2)(s2))
			((y)(s3))
		)
		(_use (_implicit)
			(_generic
				((del)((ns 4616189618054758400)))
			)
			(_port
				((x1)(x1))
				((x2)(x2))
				((y)(y))
			)
		)
	)
	(_instantiation inv1 0 24 (_component inv_gate )
		(_port
			((x)(s3))
			((y)(y))
		)
		(_use (_implicit)
			(_generic
				((del)((ns 4616189618054758400)))
			)
			(_port
				((x)(x))
				((y)(y))
			)
		)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 2 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal v ~BIT_VECTOR{3~downto~0}~12 0 2 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_signal (_internal s1 ~extSTD.STANDARD.BIT 0 18 (_architecture (_uni ))))
		(_signal (_internal s2 ~extSTD.STANDARD.BIT 0 18 (_architecture (_uni ))))
		(_signal (_internal s3 ~extSTD.STANDARD.BIT 0 18 (_architecture (_uni ))))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
)
I 000036 55 551 0 cfg_circ_paritate
(_configuration VHDL (cfg_circ_paritate 0 27 (circ_paritate))
	(_version v147)
	(_time 1230506058191 2008.12.29 01:14:18)
	(_source (\./src/circuit_paritate.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 4546104746121650134b561f1d)
	(_architecture struct
		(_instantiation xor1
			(_entity . poarta_xor behave
			)
		)
		(_instantiation xor2
			(_entity . poarta_xor behave
			)
		)
		(_instantiation xor3
			(_entity . poarta_xor behave
			)
		)
		(_instantiation inv1
			(_entity . inversor behave
			)
		)
	)
)
I 000059 55 1366          1230506058208 comport_concurent1
(_unit VHDL (circ_paritate 0 1 (comport_concurent1 0 37 ))
	(_version v147)
	(_time 1230506058209 2008.12.29 01:14:18)
	(_source (\./src/circuit_paritate.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 64673164693232726732223f35)
	(_entity
		(_time 1230502866788)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 2 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal v ~BIT_VECTOR{3~downto~0}~12 0 2 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_signal (_internal t1 ~extSTD.STANDARD.BIT 0 38 (_architecture (_uni ))))
		(_signal (_internal t2 ~extSTD.STANDARD.BIT 0 38 (_architecture (_uni ))))
		(_signal (_internal t3 ~extSTD.STANDARD.BIT 0 38 (_architecture (_uni ))))
		(_process
			(line__40(_architecture 0 0 40 (_assignment (_simple)(_target(1))(_sensitivity(4)))))
			(line__41(_architecture 1 0 41 (_assignment (_simple)(_target(4))(_sensitivity(2)(3)))))
			(line__42(_architecture 2 0 42 (_assignment (_simple)(_target(3))(_sensitivity(0(3))(0(2))))))
			(line__43(_architecture 3 0 43 (_assignment (_simple)(_target(2))(_sensitivity(0(1))(0(0))))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_model . comport_concurent1 4 -1
	)
)
I 000059 55 862           1230506058212 comport_concurent2
(_unit VHDL (circ_paritate 0 1 (comport_concurent2 0 46 ))
	(_version v147)
	(_time 1230506058213 2008.12.29 01:14:18)
	(_source (\./src/circuit_paritate.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 64673164693232726768223f35)
	(_entity
		(_time 1230502866788)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 2 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal v ~BIT_VECTOR{3~downto~0}~12 0 2 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_process
			(line__49(_architecture 0 0 49 (_assignment (_simple)(_target(1))(_sensitivity(0(3))(0(2))(0(1))(0(0))))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_model . comport_concurent2 1 -1
	)
)
I 000059 55 1035          1230506058274 comport_secvential
(_unit VHDL (circ_paritate 0 1 (comport_secvential 0 8 ))
	(_version v147)
	(_time 1230506058275 2008.12.29 01:14:18)
	(_source (\./src/circuit_paritate.vhd\(\./src/circuit_paritate_secvential.vhd\)))
	(_use (std(standard)))
	(_parameters dbg)
	(_code a2a1f7f5a9f4f4b4a0f2e4f9f3)
	(_entity
		(_time 1230502866788)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 2 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal v ~BIT_VECTOR{3~downto~0}~12 0 2 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_variable (_internal nr_de_1 ~extSTD.STANDARD.INTEGER 1 17 (_process 0 ((i 0)))))
		(_process
			(line__11(_architecture 0 1 11 (_process (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . comport_secvential 1 -1
	)
)
I 000045 55 1522          1230506058325 test
(_unit VHDL (test 0 9 (test 0 12 ))
	(_version v147)
	(_time 1230506058326 2008.12.29 01:14:18)
	(_source (\./src/test.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code d1d38383d58786c6d4d2c58b85)
	(_entity
		(_time 1230502951618)
	)
	(_component
		(circ_paritate
			(_object
				(_port (_internal v ~BIT_VECTOR{3~downto~0}~13 0 14 (_entity (_in ))))
				(_port (_internal y ~extSTD.STANDARD.BIT 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation et 0 23 (_component circ_paritate )
		(_port
			((v)(vector))
			((y)(paritate_para))
		)
		(_use (_entity . circ_paritate)
		)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~13 0 14 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_type (_internal ~BIT_VECTOR{3~downto~0}~132 0 18 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_signal (_internal vector ~BIT_VECTOR{3~downto~0}~132 0 18 (_architecture (_uni ))))
		(_signal (_internal paritate_para ~extSTD.STANDARD.BIT 0 19 (_architecture (_uni ))))
		(_process
			(line__25(_architecture 0 0 25 (_assignment (_simple)(_target(0)))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_split (0)
	)
	(_static
		(16843009 )
		(65793 )
		(16777473 )
		(257 )
		(16842753 )
		(65537 )
		(16777217 )
		(1 )
		(16843008 )
		(65792 )
		(16777472 )
		(256 )
		(16842752 )
		(65536 )
		(16777216 )
		(0 )
	)
	(_model . test 1 -1
	)
)
I 000027 55 330 0 cfg_test
(_configuration VHDL (cfg_test 0 31 (test))
	(_version v147)
	(_time 1230506058329 2008.12.29 01:14:18)
	(_source (\./src/test.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code d1d28483d68682c48787c58b85)
	(_architecture test
		(_instantiation et
			(_entity . circ_paritate comport_concurent1
			)
		)
	)
)
I 000061 55 1540          1230506058374 schift_register_arch
(_unit VHDL (shift_register 0 1 (schift_register_arch 0 9 ))
	(_version v147)
	(_time 1230506058375 2008.12.29 01:14:18)
	(_source (\./src/shift.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 0001030608575d160705145907)
	(_entity
		(_time 1230505916084)
	)
	(_object
		(_generic (_internal n ~extSTD.STANDARD.NATURAL 0 2 \4\ (_entity ((i 4)))))
		(_type (_internal ~BIT_VECTOR{n-1~downto~0}~12 0 3 (_array ~extSTD.STANDARD.BIT ((_downto (c 1 )(i 0))))))
		(_port (_internal p_in ~BIT_VECTOR{n-1~downto~0}~12 0 3 (_entity (_in ))))
		(_type (_internal ~BIT_VECTOR{n-1~downto~0}~122 0 4 (_array ~extSTD.STANDARD.BIT ((_downto (c 2 )(i 0))))))
		(_port (_internal p_out ~BIT_VECTOR{n-1~downto~0}~122 0 4 (_entity (_out ))))
		(_port (_internal reset ~extSTD.STANDARD.BIT 0 5 (_entity (_in ))))
		(_port (_internal clock ~extSTD.STANDARD.BIT 0 5 (_entity (_in ))))
		(_port (_internal shift ~extSTD.STANDARD.BIT 0 5 (_entity (_in ))))
		(_port (_internal LOAD ~extSTD.STANDARD.BIT 0 5 (_entity (_in ))))
		(_port (_internal s_in ~extSTD.STANDARD.BIT 0 6 (_entity (_in ))))
		(_process
			(line__11(_architecture 0 0 11 (_process (_simple)(_target(1(0)))(_sensitivity(3)))))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_model . schift_register_arch 3 -1
	)
)
I 000047 55 851           1230506078601 behave
(_unit VHDL (poarta_xor 0 1 (behave 0 7 ))
	(_version v147)
	(_time 1230506078602 2008.12.29 01:14:38)
	(_source (\./src/porti.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 095f5f0f565e5c1e0b5d1d5359)
	(_entity
		(_time 1230503357260)
	)
	(_object
		(_generic (_internal del ~extSTD.STANDARD.TIME 0 2 \3.0 ns\ (_entity ((ns 4613937818241073152)))))
		(_port (_internal x1 ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal x2 ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 4 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behave 1 -1
	)
)
I 000047 55 782           1230506078607 behave
(_unit VHDL (inversor 0 15 (behave 0 21 ))
	(_version v147)
	(_time 1230506078608 2008.12.29 01:14:38)
	(_source (\./src/porti.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 095e560f555f5b1f0c5f1b525b)
	(_entity
		(_time 1230501682329)
	)
	(_object
		(_generic (_internal del ~extSTD.STANDARD.TIME 0 16 \4.0 ns\ (_entity ((ns 4616189618054758400)))))
		(_port (_internal x ~extSTD.STANDARD.BIT 0 17 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 18 (_entity (_out ))))
		(_process
			(line__24(_architecture 0 0 24 (_assignment (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behave 1 -1
	)
)
I 000047 55 2697          1230506078670 struct
(_unit VHDL (circ_paritate 0 1 (struct 0 6 ))
	(_version v147)
	(_time 1230506078671 2008.12.29 01:14:38)
	(_source (\./src/circuit_paritate.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 481f1d4a491e1e5e4a450e1319)
	(_entity
		(_time 1230502866788)
	)
	(_component
		(xor_gate
			(_object
				(_generic (_internal del ~extSTD.STANDARD.TIME 0 8 (_entity -1 ((ns 4613937818241073152)))))
				(_port (_internal x1 ~extSTD.STANDARD.BIT 0 9 (_entity (_in ))))
				(_port (_internal x2 ~extSTD.STANDARD.BIT 0 9 (_entity (_in ))))
				(_port (_internal y ~extSTD.STANDARD.BIT 0 10 (_entity (_out ))))
			)
		)
		(inv_gate
			(_object
				(_generic (_internal del ~extSTD.STANDARD.TIME 0 14 (_entity -1 ((ns 4616189618054758400)))))
				(_port (_internal x ~extSTD.STANDARD.BIT 0 15 (_entity (_in ))))
				(_port (_internal y ~extSTD.STANDARD.BIT 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation xor1 0 21 (_component xor_gate )
		(_port
			((x1)(v(0)))
			((x2)(v(1)))
			((y)(s1))
		)
		(_use (_implicit)
			(_generic
				((del)((ns 4613937818241073152)))
			)
			(_port
				((x1)(x1))
				((x2)(x2))
				((y)(y))
			)
		)
	)
	(_instantiation xor2 0 22 (_component xor_gate )
		(_port
			((x1)(v(2)))
			((x2)(v(3)))
			((y)(s2))
		)
		(_use (_implicit)
			(_generic
				((del)((ns 4613937818241073152)))
			)
			(_port
				((x1)(x1))
				((x2)(x2))
				((y)(y))
			)
		)
	)
	(_instantiation xor3 0 23 (_component xor_gate )
		(_generic
			((del)((ns 4616189618054758400)))
		)
		(_port
			((x1)(s1))
			((x2)(s2))
			((y)(s3))
		)
		(_use (_implicit)
			(_generic
				((del)((ns 4616189618054758400)))
			)
			(_port
				((x1)(x1))
				((x2)(x2))
				((y)(y))
			)
		)
	)
	(_instantiation inv1 0 24 (_component inv_gate )
		(_port
			((x)(s3))
			((y)(y))
		)
		(_use (_implicit)
			(_generic
				((del)((ns 4616189618054758400)))
			)
			(_port
				((x)(x))
				((y)(y))
			)
		)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 2 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal v ~BIT_VECTOR{3~downto~0}~12 0 2 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_signal (_internal s1 ~extSTD.STANDARD.BIT 0 18 (_architecture (_uni ))))
		(_signal (_internal s2 ~extSTD.STANDARD.BIT 0 18 (_architecture (_uni ))))
		(_signal (_internal s3 ~extSTD.STANDARD.BIT 0 18 (_architecture (_uni ))))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
)
I 000036 55 551 0 cfg_circ_paritate
(_configuration VHDL (cfg_circ_paritate 0 27 (circ_paritate))
	(_version v147)
	(_time 1230506078674 2008.12.29 01:14:38)
	(_source (\./src/circuit_paritate.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 481f1d4a461f1b5d1e465b1210)
	(_architecture struct
		(_instantiation xor1
			(_entity . poarta_xor behave
			)
		)
		(_instantiation xor2
			(_entity . poarta_xor behave
			)
		)
		(_instantiation xor3
			(_entity . poarta_xor behave
			)
		)
		(_instantiation inv1
			(_entity . inversor behave
			)
		)
	)
)
I 000059 55 1366          1230506078702 comport_concurent1
(_unit VHDL (circ_paritate 0 1 (comport_concurent1 0 37 ))
	(_version v147)
	(_time 1230506078703 2008.12.29 01:14:38)
	(_source (\./src/circuit_paritate.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 67303267693131716431213c36)
	(_entity
		(_time 1230502866788)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 2 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal v ~BIT_VECTOR{3~downto~0}~12 0 2 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_signal (_internal t1 ~extSTD.STANDARD.BIT 0 38 (_architecture (_uni ))))
		(_signal (_internal t2 ~extSTD.STANDARD.BIT 0 38 (_architecture (_uni ))))
		(_signal (_internal t3 ~extSTD.STANDARD.BIT 0 38 (_architecture (_uni ))))
		(_process
			(line__40(_architecture 0 0 40 (_assignment (_simple)(_target(1))(_sensitivity(4)))))
			(line__41(_architecture 1 0 41 (_assignment (_simple)(_target(4))(_sensitivity(2)(3)))))
			(line__42(_architecture 2 0 42 (_assignment (_simple)(_target(3))(_sensitivity(0(3))(0(2))))))
			(line__43(_architecture 3 0 43 (_assignment (_simple)(_target(2))(_sensitivity(0(1))(0(0))))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_model . comport_concurent1 4 -1
	)
)
I 000059 55 862           1230506078706 comport_concurent2
(_unit VHDL (circ_paritate 0 1 (comport_concurent2 0 46 ))
	(_version v147)
	(_time 1230506078707 2008.12.29 01:14:38)
	(_source (\./src/circuit_paritate.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 7621237779202060757a302d27)
	(_entity
		(_time 1230502866788)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 2 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal v ~BIT_VECTOR{3~downto~0}~12 0 2 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_process
			(line__49(_architecture 0 0 49 (_assignment (_simple)(_target(1))(_sensitivity(0(3))(0(2))(0(1))(0(0))))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_model . comport_concurent2 1 -1
	)
)
I 000059 55 1035          1230506078777 comport_secvential
(_unit VHDL (circ_paritate 0 1 (comport_secvential 1 8 ))
	(_version v147)
	(_time 1230506078778 2008.12.29 01:14:38)
	(_source (\./src/circuit_paritate.vhd\(\./src/circuit_paritate_secvential.vhd\)))
	(_use (std(standard)))
	(_parameters dbg)
	(_code b5e2e0e1b9e3e3a3b7e5f3eee4)
	(_entity
		(_time 1230502866788)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 2 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal v ~BIT_VECTOR{3~downto~0}~12 0 2 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_variable (_internal nr_de_1 ~extSTD.STANDARD.INTEGER 1 17 (_process 0 ((i 0)))))
		(_process
			(line__11(_architecture 0 1 11 (_process (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . comport_secvential 1 -1
	)
)
I 000045 55 1522          1230506078829 test
(_unit VHDL (test 0 9 (test 0 12 ))
	(_version v147)
	(_time 1230506078830 2008.12.29 01:14:38)
	(_source (\./src/test.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code e4b2b6b7e5b2b3f3e1e7f0beb0)
	(_entity
		(_time 1230502951618)
	)
	(_component
		(circ_paritate
			(_object
				(_port (_internal v ~BIT_VECTOR{3~downto~0}~13 0 14 (_entity (_in ))))
				(_port (_internal y ~extSTD.STANDARD.BIT 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation et 0 23 (_component circ_paritate )
		(_port
			((v)(vector))
			((y)(paritate_para))
		)
		(_use (_entity . circ_paritate)
		)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~13 0 14 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_type (_internal ~BIT_VECTOR{3~downto~0}~132 0 18 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_signal (_internal vector ~BIT_VECTOR{3~downto~0}~132 0 18 (_architecture (_uni ))))
		(_signal (_internal paritate_para ~extSTD.STANDARD.BIT 0 19 (_architecture (_uni ))))
		(_process
			(line__25(_architecture 0 0 25 (_assignment (_simple)(_target(0)))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_split (0)
	)
	(_static
		(16843009 )
		(65793 )
		(16777473 )
		(257 )
		(16842753 )
		(65537 )
		(16777217 )
		(1 )
		(16843008 )
		(65792 )
		(16777472 )
		(256 )
		(16842752 )
		(65536 )
		(16777216 )
		(0 )
	)
	(_model . test 1 -1
	)
)
I 000027 55 330 0 cfg_test
(_configuration VHDL (cfg_test 0 31 (test))
	(_version v147)
	(_time 1230506078833 2008.12.29 01:14:38)
	(_source (\./src/test.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code f3a4a6a3f6a4a0e6a5a5e7a9a7)
	(_architecture test
		(_instantiation et
			(_entity . circ_paritate comport_concurent1
			)
		)
	)
)
I 000061 55 1540          1230506078877 schift_register_arch
(_unit VHDL (shift_register 0 1 (schift_register_arch 0 9 ))
	(_version v147)
	(_time 1230506078878 2008.12.29 01:14:38)
	(_source (\./src/shift.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 2277212628757f342527367b25)
	(_entity
		(_time 1230505916084)
	)
	(_object
		(_generic (_internal n ~extSTD.STANDARD.NATURAL 0 2 \4\ (_entity ((i 4)))))
		(_type (_internal ~BIT_VECTOR{n-1~downto~0}~12 0 3 (_array ~extSTD.STANDARD.BIT ((_downto (c 1 )(i 0))))))
		(_port (_internal p_in ~BIT_VECTOR{n-1~downto~0}~12 0 3 (_entity (_in ))))
		(_type (_internal ~BIT_VECTOR{n-1~downto~0}~122 0 4 (_array ~extSTD.STANDARD.BIT ((_downto (c 2 )(i 0))))))
		(_port (_internal p_out ~BIT_VECTOR{n-1~downto~0}~122 0 4 (_entity (_out ))))
		(_port (_internal reset ~extSTD.STANDARD.BIT 0 5 (_entity (_in ))))
		(_port (_internal clock ~extSTD.STANDARD.BIT 0 5 (_entity (_in ))))
		(_port (_internal shift ~extSTD.STANDARD.BIT 0 5 (_entity (_in ))))
		(_port (_internal LOAD ~extSTD.STANDARD.BIT 0 5 (_entity (_in ))))
		(_port (_internal s_in ~extSTD.STANDARD.BIT 0 6 (_entity (_in ))))
		(_process
			(line__11(_architecture 0 0 11 (_process (_simple)(_target(1(0)))(_sensitivity(3)))))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_model . schift_register_arch 3 -1
	)
)
I 000056 55 978           1230506078925 shift_test_arch
(_unit VHDL (shift_test 0 1 (shift_test_arch 0 4 ))
	(_version v147)
	(_time 1230506078926 2008.12.29 01:14:38)
	(_source (\./src/shift_test.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 5104525258060c475700450856)
	(_entity
		(_time 1230506042688)
	)
	(_object
		(_signal (_internal clock ~extSTD.STANDARD.BIT 0 12 (_architecture (_uni ))))
		(_type (_internal ~BIT_VECTOR{3~downto~1}~13 0 13 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 1))))))
		(_signal (_internal p_out ~BIT_VECTOR{3~downto~1}~13 0 13 (_architecture (_uni ))))
		(_process
			(line__15(_architecture 0 0 15 (_assignment (_simple)(_target(0)))))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_model . shift_test_arch 1 -1
	)
)
I 000047 55 851           1230506087963 behave
(_unit VHDL (poarta_xor 0 1 (behave 0 7 ))
	(_version v147)
	(_time 1230506087964 2008.12.29 01:14:47)
	(_source (\./src/porti.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 99ca9a96c6cecc8e9bcd8dc3c9)
	(_entity
		(_time 1230503357260)
	)
	(_object
		(_generic (_internal del ~extSTD.STANDARD.TIME 0 2 \3.0 ns\ (_entity ((ns 4613937818241073152)))))
		(_port (_internal x1 ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal x2 ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 4 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behave 1 -1
	)
)
I 000047 55 782           1230506087969 behave
(_unit VHDL (inversor 0 15 (behave 0 21 ))
	(_version v147)
	(_time 1230506087970 2008.12.29 01:14:47)
	(_source (\./src/porti.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 99cb9396c5cfcb8f9ccf8bc2cb)
	(_entity
		(_time 1230501682329)
	)
	(_object
		(_generic (_internal del ~extSTD.STANDARD.TIME 0 16 \4.0 ns\ (_entity ((ns 4616189618054758400)))))
		(_port (_internal x ~extSTD.STANDARD.BIT 0 17 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 18 (_entity (_out ))))
		(_process
			(line__24(_architecture 0 0 24 (_assignment (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behave 1 -1
	)
)
I 000047 55 2697          1230506088037 struct
(_unit VHDL (circ_paritate 0 1 (struct 0 6 ))
	(_version v147)
	(_time 1230506088038 2008.12.29 01:14:48)
	(_source (\./src/circuit_paritate.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code e7b5e7b4e9b1b1f1e5eaa1bcb6)
	(_entity
		(_time 1230502866788)
	)
	(_component
		(xor_gate
			(_object
				(_generic (_internal del ~extSTD.STANDARD.TIME 0 8 (_entity -1 ((ns 4613937818241073152)))))
				(_port (_internal x1 ~extSTD.STANDARD.BIT 0 9 (_entity (_in ))))
				(_port (_internal x2 ~extSTD.STANDARD.BIT 0 9 (_entity (_in ))))
				(_port (_internal y ~extSTD.STANDARD.BIT 0 10 (_entity (_out ))))
			)
		)
		(inv_gate
			(_object
				(_generic (_internal del ~extSTD.STANDARD.TIME 0 14 (_entity -1 ((ns 4616189618054758400)))))
				(_port (_internal x ~extSTD.STANDARD.BIT 0 15 (_entity (_in ))))
				(_port (_internal y ~extSTD.STANDARD.BIT 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation xor1 0 21 (_component xor_gate )
		(_port
			((x1)(v(0)))
			((x2)(v(1)))
			((y)(s1))
		)
		(_use (_implicit)
			(_generic
				((del)((ns 4613937818241073152)))
			)
			(_port
				((x1)(x1))
				((x2)(x2))
				((y)(y))
			)
		)
	)
	(_instantiation xor2 0 22 (_component xor_gate )
		(_port
			((x1)(v(2)))
			((x2)(v(3)))
			((y)(s2))
		)
		(_use (_implicit)
			(_generic
				((del)((ns 4613937818241073152)))
			)
			(_port
				((x1)(x1))
				((x2)(x2))
				((y)(y))
			)
		)
	)
	(_instantiation xor3 0 23 (_component xor_gate )
		(_generic
			((del)((ns 4616189618054758400)))
		)
		(_port
			((x1)(s1))
			((x2)(s2))
			((y)(s3))
		)
		(_use (_implicit)
			(_generic
				((del)((ns 4616189618054758400)))
			)
			(_port
				((x1)(x1))
				((x2)(x2))
				((y)(y))
			)
		)
	)
	(_instantiation inv1 0 24 (_component inv_gate )
		(_port
			((x)(s3))
			((y)(y))
		)
		(_use (_implicit)
			(_generic
				((del)((ns 4616189618054758400)))
			)
			(_port
				((x)(x))
				((y)(y))
			)
		)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 2 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal v ~BIT_VECTOR{3~downto~0}~12 0 2 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_signal (_internal s1 ~extSTD.STANDARD.BIT 0 18 (_architecture (_uni ))))
		(_signal (_internal s2 ~extSTD.STANDARD.BIT 0 18 (_architecture (_uni ))))
		(_signal (_internal s3 ~extSTD.STANDARD.BIT 0 18 (_architecture (_uni ))))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
)
I 000036 55 551 0 cfg_circ_paritate
(_configuration VHDL (cfg_circ_paritate 0 27 (circ_paritate))
	(_version v147)
	(_time 1230506088041 2008.12.29 01:14:48)
	(_source (\./src/circuit_paritate.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code e7b5e7b4e6b0b4f2b1e9f4bdbf)
	(_architecture struct
		(_instantiation xor1
			(_entity . poarta_xor behave
			)
		)
		(_instantiation xor2
			(_entity . poarta_xor behave
			)
		)
		(_instantiation xor3
			(_entity . poarta_xor behave
			)
		)
		(_instantiation inv1
			(_entity . inversor behave
			)
		)
	)
)
I 000059 55 1366          1230506088047 comport_concurent1
(_unit VHDL (circ_paritate 0 1 (comport_concurent1 0 37 ))
	(_version v147)
	(_time 1230506088048 2008.12.29 01:14:48)
	(_source (\./src/circuit_paritate.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code e7b5e7b4e9b1b1f1e4b1a1bcb6)
	(_entity
		(_time 1230502866788)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 2 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal v ~BIT_VECTOR{3~downto~0}~12 0 2 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_signal (_internal t1 ~extSTD.STANDARD.BIT 0 38 (_architecture (_uni ))))
		(_signal (_internal t2 ~extSTD.STANDARD.BIT 0 38 (_architecture (_uni ))))
		(_signal (_internal t3 ~extSTD.STANDARD.BIT 0 38 (_architecture (_uni ))))
		(_process
			(line__40(_architecture 0 0 40 (_assignment (_simple)(_target(1))(_sensitivity(4)))))
			(line__41(_architecture 1 0 41 (_assignment (_simple)(_target(4))(_sensitivity(2)(3)))))
			(line__42(_architecture 2 0 42 (_assignment (_simple)(_target(3))(_sensitivity(0(3))(0(2))))))
			(line__43(_architecture 3 0 43 (_assignment (_simple)(_target(2))(_sensitivity(0(1))(0(0))))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_model . comport_concurent1 4 -1
	)
)
I 000059 55 862           1230506088059 comport_concurent2
(_unit VHDL (circ_paritate 0 1 (comport_concurent2 0 46 ))
	(_version v147)
	(_time 1230506088060 2008.12.29 01:14:48)
	(_source (\./src/circuit_paritate.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code f7a5f7a7f9a1a1e1f4fbb1aca6)
	(_entity
		(_time 1230502866788)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 2 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal v ~BIT_VECTOR{3~downto~0}~12 0 2 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_process
			(line__49(_architecture 0 0 49 (_assignment (_simple)(_target(1))(_sensitivity(0(3))(0(2))(0(1))(0(0))))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_model . comport_concurent2 1 -1
	)
)
I 000059 55 1035          1230506088126 comport_secvential
(_unit VHDL (circ_paritate 0 1 (comport_secvential 0 8 ))
	(_version v147)
	(_time 1230506088127 2008.12.29 01:14:48)
	(_source (\./src/circuit_paritate.vhd\(\./src/circuit_paritate_secvential.vhd\)))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 45174247491313534715031e14)
	(_entity
		(_time 1230502866788)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 2 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal v ~BIT_VECTOR{3~downto~0}~12 0 2 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_variable (_internal nr_de_1 ~extSTD.STANDARD.INTEGER 1 17 (_process 0 ((i 0)))))
		(_process
			(line__11(_architecture 0 1 11 (_process (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . comport_secvential 1 -1
	)
)
I 000045 55 1522          1230506088172 test
(_unit VHDL (test 0 9 (test 0 12 ))
	(_version v147)
	(_time 1230506088173 2008.12.29 01:14:48)
	(_source (\./src/test.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 64376464653233736167703e30)
	(_entity
		(_time 1230502951618)
	)
	(_component
		(circ_paritate
			(_object
				(_port (_internal v ~BIT_VECTOR{3~downto~0}~13 0 14 (_entity (_in ))))
				(_port (_internal y ~extSTD.STANDARD.BIT 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation et 0 23 (_component circ_paritate )
		(_port
			((v)(vector))
			((y)(paritate_para))
		)
		(_use (_entity . circ_paritate)
		)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~13 0 14 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_type (_internal ~BIT_VECTOR{3~downto~0}~132 0 18 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_signal (_internal vector ~BIT_VECTOR{3~downto~0}~132 0 18 (_architecture (_uni ))))
		(_signal (_internal paritate_para ~extSTD.STANDARD.BIT 0 19 (_architecture (_uni ))))
		(_process
			(line__25(_architecture 0 0 25 (_assignment (_simple)(_target(0)))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_split (0)
	)
	(_static
		(16843009 )
		(65793 )
		(16777473 )
		(257 )
		(16842753 )
		(65537 )
		(16777217 )
		(1 )
		(16843008 )
		(65792 )
		(16777472 )
		(256 )
		(16842752 )
		(65536 )
		(16777216 )
		(0 )
	)
	(_model . test 1 -1
	)
)
I 000027 55 330 0 cfg_test
(_configuration VHDL (cfg_test 0 31 (test))
	(_version v147)
	(_time 1230506088176 2008.12.29 01:14:48)
	(_source (\./src/test.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 74267375762327612222602e20)
	(_architecture test
		(_instantiation et
			(_entity . circ_paritate comport_concurent1
			)
		)
	)
)
I 000061 55 1540          1230506088221 schift_register_arch
(_unit VHDL (shift_register 0 1 (schift_register_arch 0 9 ))
	(_version v147)
	(_time 1230506088222 2008.12.29 01:14:48)
	(_source (\./src/shift.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 93c0949c98c4ce85949687ca94)
	(_entity
		(_time 1230505916084)
	)
	(_object
		(_generic (_internal n ~extSTD.STANDARD.NATURAL 0 2 \4\ (_entity ((i 4)))))
		(_type (_internal ~BIT_VECTOR{n-1~downto~0}~12 0 3 (_array ~extSTD.STANDARD.BIT ((_downto (c 1 )(i 0))))))
		(_port (_internal p_in ~BIT_VECTOR{n-1~downto~0}~12 0 3 (_entity (_in ))))
		(_type (_internal ~BIT_VECTOR{n-1~downto~0}~122 0 4 (_array ~extSTD.STANDARD.BIT ((_downto (c 2 )(i 0))))))
		(_port (_internal p_out ~BIT_VECTOR{n-1~downto~0}~122 0 4 (_entity (_out ))))
		(_port (_internal reset ~extSTD.STANDARD.BIT 0 5 (_entity (_in ))))
		(_port (_internal clock ~extSTD.STANDARD.BIT 0 5 (_entity (_in ))))
		(_port (_internal shift ~extSTD.STANDARD.BIT 0 5 (_entity (_in ))))
		(_port (_internal LOAD ~extSTD.STANDARD.BIT 0 5 (_entity (_in ))))
		(_port (_internal s_in ~extSTD.STANDARD.BIT 0 6 (_entity (_in ))))
		(_process
			(line__11(_architecture 0 0 11 (_process (_simple)(_target(1(0)))(_sensitivity(3)))))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_model . schift_register_arch 3 -1
	)
)
I 000056 55 978           1230506088267 shift_test_arch
(_unit VHDL (shift_test 0 1 (shift_test_arch 0 4 ))
	(_version v147)
	(_time 1230506088268 2008.12.29 01:14:48)
	(_source (\./src/shift_test.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code c291c597c8959fd4c493d69bc5)
	(_entity
		(_time 1230506042688)
	)
	(_object
		(_signal (_internal clock ~extSTD.STANDARD.BIT 0 12 (_architecture (_uni ))))
		(_type (_internal ~BIT_VECTOR{3~downto~1}~13 0 13 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 1))))))
		(_signal (_internal p_out ~BIT_VECTOR{3~downto~1}~13 0 13 (_architecture (_uni ))))
		(_process
			(line__15(_architecture 0 0 15 (_assignment (_simple)(_target(0)))))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_model . shift_test_arch 1 -1
	)
)
I 000047 55 851           1230506128898 behave
(_unit VHDL (poarta_xor 0 1 (behave 0 7 ))
	(_version v147)
	(_time 1230506128899 2008.12.29 01:15:28)
	(_source (\./src/porti.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 8080838ed6d7d59782d494dad0)
	(_entity
		(_time 1230503357260)
	)
	(_object
		(_generic (_internal del ~extSTD.STANDARD.TIME 0 2 \3.0 ns\ (_entity ((ns 4613937818241073152)))))
		(_port (_internal x1 ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal x2 ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 4 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behave 1 -1
	)
)
I 000047 55 782           1230506128904 behave
(_unit VHDL (inversor 0 15 (behave 0 21 ))
	(_version v147)
	(_time 1230506128905 2008.12.29 01:15:28)
	(_source (\./src/porti.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 80818a8ed5d6d29685d692dbd2)
	(_entity
		(_time 1230501682329)
	)
	(_object
		(_generic (_internal del ~extSTD.STANDARD.TIME 0 16 \4.0 ns\ (_entity ((ns 4616189618054758400)))))
		(_port (_internal x ~extSTD.STANDARD.BIT 0 17 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 18 (_entity (_out ))))
		(_process
			(line__24(_architecture 0 0 24 (_assignment (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behave 1 -1
	)
)
I 000047 55 2697          1230506128983 struct
(_unit VHDL (circ_paritate 0 1 (struct 0 6 ))
	(_version v147)
	(_time 1230506128984 2008.12.29 01:15:28)
	(_source (\./src/circuit_paritate.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code dedfde8c828888c8dcd398858f)
	(_entity
		(_time 1230502866788)
	)
	(_component
		(xor_gate
			(_object
				(_generic (_internal del ~extSTD.STANDARD.TIME 0 8 (_entity -1 ((ns 4613937818241073152)))))
				(_port (_internal x1 ~extSTD.STANDARD.BIT 0 9 (_entity (_in ))))
				(_port (_internal x2 ~extSTD.STANDARD.BIT 0 9 (_entity (_in ))))
				(_port (_internal y ~extSTD.STANDARD.BIT 0 10 (_entity (_out ))))
			)
		)
		(inv_gate
			(_object
				(_generic (_internal del ~extSTD.STANDARD.TIME 0 14 (_entity -1 ((ns 4616189618054758400)))))
				(_port (_internal x ~extSTD.STANDARD.BIT 0 15 (_entity (_in ))))
				(_port (_internal y ~extSTD.STANDARD.BIT 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation xor1 0 21 (_component xor_gate )
		(_port
			((x1)(v(0)))
			((x2)(v(1)))
			((y)(s1))
		)
		(_use (_implicit)
			(_generic
				((del)((ns 4613937818241073152)))
			)
			(_port
				((x1)(x1))
				((x2)(x2))
				((y)(y))
			)
		)
	)
	(_instantiation xor2 0 22 (_component xor_gate )
		(_port
			((x1)(v(2)))
			((x2)(v(3)))
			((y)(s2))
		)
		(_use (_implicit)
			(_generic
				((del)((ns 4613937818241073152)))
			)
			(_port
				((x1)(x1))
				((x2)(x2))
				((y)(y))
			)
		)
	)
	(_instantiation xor3 0 23 (_component xor_gate )
		(_generic
			((del)((ns 4616189618054758400)))
		)
		(_port
			((x1)(s1))
			((x2)(s2))
			((y)(s3))
		)
		(_use (_implicit)
			(_generic
				((del)((ns 4616189618054758400)))
			)
			(_port
				((x1)(x1))
				((x2)(x2))
				((y)(y))
			)
		)
	)
	(_instantiation inv1 0 24 (_component inv_gate )
		(_port
			((x)(s3))
			((y)(y))
		)
		(_use (_implicit)
			(_generic
				((del)((ns 4616189618054758400)))
			)
			(_port
				((x)(x))
				((y)(y))
			)
		)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 2 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal v ~BIT_VECTOR{3~downto~0}~12 0 2 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_signal (_internal s1 ~extSTD.STANDARD.BIT 0 18 (_architecture (_uni ))))
		(_signal (_internal s2 ~extSTD.STANDARD.BIT 0 18 (_architecture (_uni ))))
		(_signal (_internal s3 ~extSTD.STANDARD.BIT 0 18 (_architecture (_uni ))))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
)
I 000036 55 551 0 cfg_circ_paritate
(_configuration VHDL (cfg_circ_paritate 0 27 (circ_paritate))
	(_version v147)
	(_time 1230506128987 2008.12.29 01:15:28)
	(_source (\./src/circuit_paritate.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code dedfde8c8d898dcb88d0cd8486)
	(_architecture struct
		(_instantiation xor1
			(_entity . poarta_xor behave
			)
		)
		(_instantiation xor2
			(_entity . poarta_xor behave
			)
		)
		(_instantiation xor3
			(_entity . poarta_xor behave
			)
		)
		(_instantiation inv1
			(_entity . inversor behave
			)
		)
	)
)
I 000059 55 1366          1230506129014 comport_concurent1
(_unit VHDL (circ_paritate 0 1 (comport_concurent1 0 37 ))
	(_version v147)
	(_time 1230506129015 2008.12.29 01:15:29)
	(_source (\./src/circuit_paritate.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code fdfcfdada0ababebfeabbba6ac)
	(_entity
		(_time 1230502866788)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 2 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal v ~BIT_VECTOR{3~downto~0}~12 0 2 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_signal (_internal t1 ~extSTD.STANDARD.BIT 0 38 (_architecture (_uni ))))
		(_signal (_internal t2 ~extSTD.STANDARD.BIT 0 38 (_architecture (_uni ))))
		(_signal (_internal t3 ~extSTD.STANDARD.BIT 0 38 (_architecture (_uni ))))
		(_process
			(line__40(_architecture 0 0 40 (_assignment (_simple)(_target(1))(_sensitivity(4)))))
			(line__41(_architecture 1 0 41 (_assignment (_simple)(_target(4))(_sensitivity(2)(3)))))
			(line__42(_architecture 2 0 42 (_assignment (_simple)(_target(3))(_sensitivity(0(3))(0(2))))))
			(line__43(_architecture 3 0 43 (_assignment (_simple)(_target(2))(_sensitivity(0(1))(0(0))))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_model . comport_concurent1 4 -1
	)
)
I 000059 55 862           1230506129018 comport_concurent2
(_unit VHDL (circ_paritate 0 1 (comport_concurent2 0 46 ))
	(_version v147)
	(_time 1230506129019 2008.12.29 01:15:29)
	(_source (\./src/circuit_paritate.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code fdfcfdada0ababebfef1bba6ac)
	(_entity
		(_time 1230502866788)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 2 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal v ~BIT_VECTOR{3~downto~0}~12 0 2 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_process
			(line__49(_architecture 0 0 49 (_assignment (_simple)(_target(1))(_sensitivity(0(3))(0(2))(0(1))(0(0))))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_model . comport_concurent2 1 -1
	)
)
I 000059 55 1035          1230506129078 comport_secvential
(_unit VHDL (circ_paritate 0 1 (comport_secvential 0 8 ))
	(_version v147)
	(_time 1230506129079 2008.12.29 01:15:29)
	(_source (\./src/circuit_paritate.vhd\(\./src/circuit_paritate_secvential.vhd\)))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 3b3a3c3e606d6d2d396b7d606a)
	(_entity
		(_time 1230502866788)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 2 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal v ~BIT_VECTOR{3~downto~0}~12 0 2 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_variable (_internal nr_de_1 ~extSTD.STANDARD.INTEGER 1 17 (_process 0 ((i 0)))))
		(_process
			(line__11(_architecture 0 1 11 (_process (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . comport_secvential 1 -1
	)
)
I 000045 55 1522          1230506129152 test
(_unit VHDL (test 0 9 (test 0 12 ))
	(_version v147)
	(_time 1230506129153 2008.12.29 01:15:29)
	(_source (\./src/test.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 7a7a7a7b2e2c2d6d7f796e202e)
	(_entity
		(_time 1230502951618)
	)
	(_component
		(circ_paritate
			(_object
				(_port (_internal v ~BIT_VECTOR{3~downto~0}~13 0 14 (_entity (_in ))))
				(_port (_internal y ~extSTD.STANDARD.BIT 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation et 0 23 (_component circ_paritate )
		(_port
			((v)(vector))
			((y)(paritate_para))
		)
		(_use (_entity . circ_paritate)
		)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~13 0 14 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_type (_internal ~BIT_VECTOR{3~downto~0}~132 0 18 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_signal (_internal vector ~BIT_VECTOR{3~downto~0}~132 0 18 (_architecture (_uni ))))
		(_signal (_internal paritate_para ~extSTD.STANDARD.BIT 0 19 (_architecture (_uni ))))
		(_process
			(line__25(_architecture 0 0 25 (_assignment (_simple)(_target(0)))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_split (0)
	)
	(_static
		(16843009 )
		(65793 )
		(16777473 )
		(257 )
		(16842753 )
		(65537 )
		(16777217 )
		(1 )
		(16843008 )
		(65792 )
		(16777472 )
		(256 )
		(16842752 )
		(65536 )
		(16777216 )
		(0 )
	)
	(_model . test 1 -1
	)
)
I 000027 55 330 0 cfg_test
(_configuration VHDL (cfg_test 0 31 (test))
	(_version v147)
	(_time 1230506129156 2008.12.29 01:15:29)
	(_source (\./src/test.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 89888e8786deda9cdfdf9dd3dd)
	(_architecture test
		(_instantiation et
			(_entity . circ_paritate comport_concurent1
			)
		)
	)
)
I 000061 55 1540          1230506129226 schift_register_arch
(_unit VHDL (shift_register 0 1 (schift_register_arch 0 9 ))
	(_version v147)
	(_time 1230506129227 2008.12.29 01:15:29)
	(_source (\./src/shift.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code c8c8cf9dc89f95decfcddc91cf)
	(_entity
		(_time 1230505916084)
	)
	(_object
		(_generic (_internal n ~extSTD.STANDARD.NATURAL 0 2 \4\ (_entity ((i 4)))))
		(_type (_internal ~BIT_VECTOR{n-1~downto~0}~12 0 3 (_array ~extSTD.STANDARD.BIT ((_downto (c 1 )(i 0))))))
		(_port (_internal p_in ~BIT_VECTOR{n-1~downto~0}~12 0 3 (_entity (_in ))))
		(_type (_internal ~BIT_VECTOR{n-1~downto~0}~122 0 4 (_array ~extSTD.STANDARD.BIT ((_downto (c 2 )(i 0))))))
		(_port (_internal p_out ~BIT_VECTOR{n-1~downto~0}~122 0 4 (_entity (_out ))))
		(_port (_internal reset ~extSTD.STANDARD.BIT 0 5 (_entity (_in ))))
		(_port (_internal clock ~extSTD.STANDARD.BIT 0 5 (_entity (_in ))))
		(_port (_internal shift ~extSTD.STANDARD.BIT 0 5 (_entity (_in ))))
		(_port (_internal LOAD ~extSTD.STANDARD.BIT 0 5 (_entity (_in ))))
		(_port (_internal s_in ~extSTD.STANDARD.BIT 0 6 (_entity (_in ))))
		(_process
			(line__11(_architecture 0 0 11 (_process (_simple)(_target(1(0)))(_sensitivity(3)))))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_model . schift_register_arch 3 -1
	)
)
I 000056 55 978           1230506129275 shift_test_arch
(_unit VHDL (shift_test 0 1 (shift_test_arch 0 4 ))
	(_version v147)
	(_time 1230506129276 2008.12.29 01:15:29)
	(_source (\./src/shift_test.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code f6f6f1a6f8a1abe0f0a7e2aff1)
	(_entity
		(_time 1230506042688)
	)
	(_object
		(_signal (_internal clock ~extSTD.STANDARD.BIT 0 12 (_architecture (_uni ))))
		(_type (_internal ~BIT_VECTOR{3~downto~1}~13 0 13 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 1))))))
		(_signal (_internal p_out ~BIT_VECTOR{3~downto~1}~13 0 13 (_architecture (_uni ))))
		(_process
			(line__15(_architecture 0 0 15 (_assignment (_simple)(_target(0)))))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_model . shift_test_arch 1 -1
	)
)
I 000047 55 851           1230506172257 behave
(_unit VHDL (poarta_xor 0 1 (behave 0 7 ))
	(_version v147)
	(_time 1230506172258 2008.12.29 01:16:12)
	(_source (\./src/porti.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code e8eebbbbb6bfbdffeabcfcb2b8)
	(_entity
		(_time 1230503357260)
	)
	(_object
		(_generic (_internal del ~extSTD.STANDARD.TIME 0 2 \3.0 ns\ (_entity ((ns 4613937818241073152)))))
		(_port (_internal x1 ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal x2 ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 4 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behave 1 -1
	)
)
I 000047 55 782           1230506172263 behave
(_unit VHDL (inversor 0 15 (behave 0 21 ))
	(_version v147)
	(_time 1230506172264 2008.12.29 01:16:12)
	(_source (\./src/porti.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code e8efb2bbb5bebafeedbefab3ba)
	(_entity
		(_time 1230501682329)
	)
	(_object
		(_generic (_internal del ~extSTD.STANDARD.TIME 0 16 \4.0 ns\ (_entity ((ns 4616189618054758400)))))
		(_port (_internal x ~extSTD.STANDARD.BIT 0 17 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 18 (_entity (_out ))))
		(_process
			(line__24(_architecture 0 0 24 (_assignment (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behave 1 -1
	)
)
I 000047 55 2697          1230506172339 struct
(_unit VHDL (circ_paritate 0 1 (struct 0 6 ))
	(_version v147)
	(_time 1230506172340 2008.12.29 01:16:12)
	(_source (\./src/circuit_paritate.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 3631613339606020343b706d67)
	(_entity
		(_time 1230502866788)
	)
	(_component
		(xor_gate
			(_object
				(_generic (_internal del ~extSTD.STANDARD.TIME 0 8 (_entity -1 ((ns 4613937818241073152)))))
				(_port (_internal x1 ~extSTD.STANDARD.BIT 0 9 (_entity (_in ))))
				(_port (_internal x2 ~extSTD.STANDARD.BIT 0 9 (_entity (_in ))))
				(_port (_internal y ~extSTD.STANDARD.BIT 0 10 (_entity (_out ))))
			)
		)
		(inv_gate
			(_object
				(_generic (_internal del ~extSTD.STANDARD.TIME 0 14 (_entity -1 ((ns 4616189618054758400)))))
				(_port (_internal x ~extSTD.STANDARD.BIT 0 15 (_entity (_in ))))
				(_port (_internal y ~extSTD.STANDARD.BIT 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation xor1 0 21 (_component xor_gate )
		(_port
			((x1)(v(0)))
			((x2)(v(1)))
			((y)(s1))
		)
		(_use (_implicit)
			(_generic
				((del)((ns 4613937818241073152)))
			)
			(_port
				((x1)(x1))
				((x2)(x2))
				((y)(y))
			)
		)
	)
	(_instantiation xor2 0 22 (_component xor_gate )
		(_port
			((x1)(v(2)))
			((x2)(v(3)))
			((y)(s2))
		)
		(_use (_implicit)
			(_generic
				((del)((ns 4613937818241073152)))
			)
			(_port
				((x1)(x1))
				((x2)(x2))
				((y)(y))
			)
		)
	)
	(_instantiation xor3 0 23 (_component xor_gate )
		(_generic
			((del)((ns 4616189618054758400)))
		)
		(_port
			((x1)(s1))
			((x2)(s2))
			((y)(s3))
		)
		(_use (_implicit)
			(_generic
				((del)((ns 4616189618054758400)))
			)
			(_port
				((x1)(x1))
				((x2)(x2))
				((y)(y))
			)
		)
	)
	(_instantiation inv1 0 24 (_component inv_gate )
		(_port
			((x)(s3))
			((y)(y))
		)
		(_use (_implicit)
			(_generic
				((del)((ns 4616189618054758400)))
			)
			(_port
				((x)(x))
				((y)(y))
			)
		)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 2 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal v ~BIT_VECTOR{3~downto~0}~12 0 2 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_signal (_internal s1 ~extSTD.STANDARD.BIT 0 18 (_architecture (_uni ))))
		(_signal (_internal s2 ~extSTD.STANDARD.BIT 0 18 (_architecture (_uni ))))
		(_signal (_internal s3 ~extSTD.STANDARD.BIT 0 18 (_architecture (_uni ))))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
)
I 000036 55 551 0 cfg_circ_paritate
(_configuration VHDL (cfg_circ_paritate 0 27 (circ_paritate))
	(_version v147)
	(_time 1230506172343 2008.12.29 01:16:12)
	(_source (\./src/circuit_paritate.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 36316133366165236038256c6e)
	(_architecture struct
		(_instantiation xor1
			(_entity . poarta_xor behave
			)
		)
		(_instantiation xor2
			(_entity . poarta_xor behave
			)
		)
		(_instantiation xor3
			(_entity . poarta_xor behave
			)
		)
		(_instantiation inv1
			(_entity . inversor behave
			)
		)
	)
)
I 000059 55 1366          1230506172360 comport_concurent1
(_unit VHDL (circ_paritate 0 1 (comport_concurent1 0 37 ))
	(_version v147)
	(_time 1230506172361 2008.12.29 01:16:12)
	(_source (\./src/circuit_paritate.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 46411144491010504510001d17)
	(_entity
		(_time 1230502866788)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 2 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal v ~BIT_VECTOR{3~downto~0}~12 0 2 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_signal (_internal t1 ~extSTD.STANDARD.BIT 0 38 (_architecture (_uni ))))
		(_signal (_internal t2 ~extSTD.STANDARD.BIT 0 38 (_architecture (_uni ))))
		(_signal (_internal t3 ~extSTD.STANDARD.BIT 0 38 (_architecture (_uni ))))
		(_process
			(line__40(_architecture 0 0 40 (_assignment (_simple)(_target(1))(_sensitivity(4)))))
			(line__41(_architecture 1 0 41 (_assignment (_simple)(_target(4))(_sensitivity(2)(3)))))
			(line__42(_architecture 2 0 42 (_assignment (_simple)(_target(3))(_sensitivity(0(3))(0(2))))))
			(line__43(_architecture 3 0 43 (_assignment (_simple)(_target(2))(_sensitivity(0(1))(0(0))))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_model . comport_concurent1 4 -1
	)
)
I 000059 55 862           1230506172364 comport_concurent2
(_unit VHDL (circ_paritate 0 1 (comport_concurent2 0 46 ))
	(_version v147)
	(_time 1230506172365 2008.12.29 01:16:12)
	(_source (\./src/circuit_paritate.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 55520256590303435659130e04)
	(_entity
		(_time 1230502866788)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 2 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal v ~BIT_VECTOR{3~downto~0}~12 0 2 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_process
			(line__49(_architecture 0 0 49 (_assignment (_simple)(_target(1))(_sensitivity(0(3))(0(2))(0(1))(0(0))))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_model . comport_concurent2 1 -1
	)
)
I 000059 55 1035          1230506172429 comport_secvential
(_unit VHDL (circ_paritate 0 1 (comport_secvential 0 8 ))
	(_version v147)
	(_time 1230506172430 2008.12.29 01:16:12)
	(_source (\./src/circuit_paritate.vhd\(\./src/circuit_paritate_secvential.vhd\)))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 9493c39b99c2c28296c4d2cfc5)
	(_entity
		(_time 1230502866788)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 2 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal v ~BIT_VECTOR{3~downto~0}~12 0 2 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_variable (_internal nr_de_1 ~extSTD.STANDARD.INTEGER 1 17 (_process 0 ((i 0)))))
		(_process
			(line__11(_architecture 0 1 11 (_process (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . comport_secvential 1 -1
	)
)
I 000045 55 1522          1230506172479 test
(_unit VHDL (test 0 9 (test 0 12 ))
	(_version v147)
	(_time 1230506172480 2008.12.29 01:16:12)
	(_source (\./src/test.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code c3c59396c59594d4c6c0d79997)
	(_entity
		(_time 1230502951618)
	)
	(_component
		(circ_paritate
			(_object
				(_port (_internal v ~BIT_VECTOR{3~downto~0}~13 0 14 (_entity (_in ))))
				(_port (_internal y ~extSTD.STANDARD.BIT 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation et 0 23 (_component circ_paritate )
		(_port
			((v)(vector))
			((y)(paritate_para))
		)
		(_use (_entity . circ_paritate)
		)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~13 0 14 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_type (_internal ~BIT_VECTOR{3~downto~0}~132 0 18 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_signal (_internal vector ~BIT_VECTOR{3~downto~0}~132 0 18 (_architecture (_uni ))))
		(_signal (_internal paritate_para ~extSTD.STANDARD.BIT 0 19 (_architecture (_uni ))))
		(_process
			(line__25(_architecture 0 0 25 (_assignment (_simple)(_target(0)))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_split (0)
	)
	(_static
		(16843009 )
		(65793 )
		(16777473 )
		(257 )
		(16842753 )
		(65537 )
		(16777217 )
		(1 )
		(16843008 )
		(65792 )
		(16777472 )
		(256 )
		(16842752 )
		(65536 )
		(16777216 )
		(0 )
	)
	(_model . test 1 -1
	)
)
I 000027 55 330 0 cfg_test
(_configuration VHDL (cfg_test 0 31 (test))
	(_version v147)
	(_time 1230506172483 2008.12.29 01:16:12)
	(_source (\./src/test.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code c3c49496c69490d69595d79997)
	(_architecture test
		(_instantiation et
			(_entity . circ_paritate comport_concurent1
			)
		)
	)
)
I 000061 55 1540          1230506172528 schift_register_arch
(_unit VHDL (shift_register 0 1 (schift_register_arch 0 9 ))
	(_version v147)
	(_time 1230506172529 2008.12.29 01:16:12)
	(_source (\./src/shift.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code f1f7a6a1f8a6ace7f6f4e5a8f6)
	(_entity
		(_time 1230505916084)
	)
	(_object
		(_generic (_internal n ~extSTD.STANDARD.NATURAL 0 2 \4\ (_entity ((i 4)))))
		(_type (_internal ~BIT_VECTOR{n-1~downto~0}~12 0 3 (_array ~extSTD.STANDARD.BIT ((_downto (c 1 )(i 0))))))
		(_port (_internal p_in ~BIT_VECTOR{n-1~downto~0}~12 0 3 (_entity (_in ))))
		(_type (_internal ~BIT_VECTOR{n-1~downto~0}~122 0 4 (_array ~extSTD.STANDARD.BIT ((_downto (c 2 )(i 0))))))
		(_port (_internal p_out ~BIT_VECTOR{n-1~downto~0}~122 0 4 (_entity (_out ))))
		(_port (_internal reset ~extSTD.STANDARD.BIT 0 5 (_entity (_in ))))
		(_port (_internal clock ~extSTD.STANDARD.BIT 0 5 (_entity (_in ))))
		(_port (_internal shift ~extSTD.STANDARD.BIT 0 5 (_entity (_in ))))
		(_port (_internal LOAD ~extSTD.STANDARD.BIT 0 5 (_entity (_in ))))
		(_port (_internal s_in ~extSTD.STANDARD.BIT 0 6 (_entity (_in ))))
		(_process
			(line__11(_architecture 0 0 11 (_process (_simple)(_target(1(0)))(_sensitivity(3)))))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_model . schift_register_arch 3 -1
	)
)
I 000056 55 978           1230506172575 shift_test_arch
(_unit VHDL (shift_test 0 1 (shift_test_arch 0 7 ))
	(_version v147)
	(_time 1230506172576 2008.12.29 01:16:12)
	(_source (\./src/shift_test.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 2026762428777d362671347927)
	(_entity
		(_time 1230506042688)
	)
	(_object
		(_signal (_internal clock ~extSTD.STANDARD.BIT 0 15 (_architecture (_uni ))))
		(_type (_internal ~BIT_VECTOR{3~downto~1}~13 0 16 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 1))))))
		(_signal (_internal p_out ~BIT_VECTOR{3~downto~1}~13 0 16 (_architecture (_uni ))))
		(_process
			(line__18(_architecture 0 0 18 (_assignment (_simple)(_target(0)))))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_model . shift_test_arch 1 -1
	)
)
I 000047 55 851           1230506183691 behave
(_unit VHDL (poarta_xor 0 1 (behave 0 7 ))
	(_version v147)
	(_time 1230506183692 2008.12.29 01:16:23)
	(_source (\./src/porti.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 93909a9cc6c4c68491c787c9c3)
	(_entity
		(_time 1230503357260)
	)
	(_object
		(_generic (_internal del ~extSTD.STANDARD.TIME 0 2 \3.0 ns\ (_entity ((ns 4613937818241073152)))))
		(_port (_internal x1 ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal x2 ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 4 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behave 1 -1
	)
)
I 000047 55 782           1230506183697 behave
(_unit VHDL (inversor 0 15 (behave 0 21 ))
	(_version v147)
	(_time 1230506183698 2008.12.29 01:16:23)
	(_source (\./src/porti.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 9391939cc5c5c18596c581c8c1)
	(_entity
		(_time 1230501682329)
	)
	(_object
		(_generic (_internal del ~extSTD.STANDARD.TIME 0 16 \4.0 ns\ (_entity ((ns 4616189618054758400)))))
		(_port (_internal x ~extSTD.STANDARD.BIT 0 17 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 18 (_entity (_out ))))
		(_process
			(line__24(_architecture 0 0 24 (_assignment (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behave 1 -1
	)
)
I 000047 55 2697          1230506183788 struct
(_unit VHDL (circ_paritate 0 1 (struct 0 6 ))
	(_version v147)
	(_time 1230506183789 2008.12.29 01:16:23)
	(_source (\./src/circuit_paritate.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code f1f3fba1f9a7a7e7f3fcb7aaa0)
	(_entity
		(_time 1230502866788)
	)
	(_component
		(xor_gate
			(_object
				(_generic (_internal del ~extSTD.STANDARD.TIME 0 8 (_entity -1 ((ns 4613937818241073152)))))
				(_port (_internal x1 ~extSTD.STANDARD.BIT 0 9 (_entity (_in ))))
				(_port (_internal x2 ~extSTD.STANDARD.BIT 0 9 (_entity (_in ))))
				(_port (_internal y ~extSTD.STANDARD.BIT 0 10 (_entity (_out ))))
			)
		)
		(inv_gate
			(_object
				(_generic (_internal del ~extSTD.STANDARD.TIME 0 14 (_entity -1 ((ns 4616189618054758400)))))
				(_port (_internal x ~extSTD.STANDARD.BIT 0 15 (_entity (_in ))))
				(_port (_internal y ~extSTD.STANDARD.BIT 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation xor1 0 21 (_component xor_gate )
		(_port
			((x1)(v(0)))
			((x2)(v(1)))
			((y)(s1))
		)
		(_use (_implicit)
			(_generic
				((del)((ns 4613937818241073152)))
			)
			(_port
				((x1)(x1))
				((x2)(x2))
				((y)(y))
			)
		)
	)
	(_instantiation xor2 0 22 (_component xor_gate )
		(_port
			((x1)(v(2)))
			((x2)(v(3)))
			((y)(s2))
		)
		(_use (_implicit)
			(_generic
				((del)((ns 4613937818241073152)))
			)
			(_port
				((x1)(x1))
				((x2)(x2))
				((y)(y))
			)
		)
	)
	(_instantiation xor3 0 23 (_component xor_gate )
		(_generic
			((del)((ns 4616189618054758400)))
		)
		(_port
			((x1)(s1))
			((x2)(s2))
			((y)(s3))
		)
		(_use (_implicit)
			(_generic
				((del)((ns 4616189618054758400)))
			)
			(_port
				((x1)(x1))
				((x2)(x2))
				((y)(y))
			)
		)
	)
	(_instantiation inv1 0 24 (_component inv_gate )
		(_port
			((x)(s3))
			((y)(y))
		)
		(_use (_implicit)
			(_generic
				((del)((ns 4616189618054758400)))
			)
			(_port
				((x)(x))
				((y)(y))
			)
		)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 2 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal v ~BIT_VECTOR{3~downto~0}~12 0 2 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_signal (_internal s1 ~extSTD.STANDARD.BIT 0 18 (_architecture (_uni ))))
		(_signal (_internal s2 ~extSTD.STANDARD.BIT 0 18 (_architecture (_uni ))))
		(_signal (_internal s3 ~extSTD.STANDARD.BIT 0 18 (_architecture (_uni ))))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
)
I 000036 55 551 0 cfg_circ_paritate
(_configuration VHDL (cfg_circ_paritate 0 27 (circ_paritate))
	(_version v147)
	(_time 1230506183792 2008.12.29 01:16:23)
	(_source (\./src/circuit_paritate.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code f1f3fba1f6a6a2e4a7ffe2aba9)
	(_architecture struct
		(_instantiation xor1
			(_entity . poarta_xor behave
			)
		)
		(_instantiation xor2
			(_entity . poarta_xor behave
			)
		)
		(_instantiation xor3
			(_entity . poarta_xor behave
			)
		)
		(_instantiation inv1
			(_entity . inversor behave
			)
		)
	)
)
I 000059 55 1366          1230506183843 comport_concurent1
(_unit VHDL (circ_paritate 0 1 (comport_concurent1 0 37 ))
	(_version v147)
	(_time 1230506183844 2008.12.29 01:16:23)
	(_source (\./src/circuit_paritate.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 2f2d7d2b707979392c7969747e)
	(_entity
		(_time 1230502866788)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 2 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal v ~BIT_VECTOR{3~downto~0}~12 0 2 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_signal (_internal t1 ~extSTD.STANDARD.BIT 0 38 (_architecture (_uni ))))
		(_signal (_internal t2 ~extSTD.STANDARD.BIT 0 38 (_architecture (_uni ))))
		(_signal (_internal t3 ~extSTD.STANDARD.BIT 0 38 (_architecture (_uni ))))
		(_process
			(line__40(_architecture 0 0 40 (_assignment (_simple)(_target(1))(_sensitivity(4)))))
			(line__41(_architecture 1 0 41 (_assignment (_simple)(_target(4))(_sensitivity(2)(3)))))
			(line__42(_architecture 2 0 42 (_assignment (_simple)(_target(3))(_sensitivity(0(3))(0(2))))))
			(line__43(_architecture 3 0 43 (_assignment (_simple)(_target(2))(_sensitivity(0(1))(0(0))))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_model . comport_concurent1 4 -1
	)
)
I 000059 55 862           1230506183847 comport_concurent2
(_unit VHDL (circ_paritate 0 1 (comport_concurent2 0 46 ))
	(_version v147)
	(_time 1230506183848 2008.12.29 01:16:23)
	(_source (\./src/circuit_paritate.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 2f2d7d2b707979392c2369747e)
	(_entity
		(_time 1230502866788)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 2 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal v ~BIT_VECTOR{3~downto~0}~12 0 2 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_process
			(line__49(_architecture 0 0 49 (_assignment (_simple)(_target(1))(_sensitivity(0(3))(0(2))(0(1))(0(0))))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_model . comport_concurent2 1 -1
	)
)
I 000059 55 1035          1230506183923 comport_secvential
(_unit VHDL (circ_paritate 0 1 (comport_secvential 0 8 ))
	(_version v147)
	(_time 1230506183924 2008.12.29 01:16:23)
	(_source (\./src/circuit_paritate.vhd\(\./src/circuit_paritate_secvential.vhd\)))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 7d7f2f7c202b2b6b7f2d3b262c)
	(_entity
		(_time 1230502866788)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 2 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal v ~BIT_VECTOR{3~downto~0}~12 0 2 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_variable (_internal nr_de_1 ~extSTD.STANDARD.INTEGER 1 17 (_process 0 ((i 0)))))
		(_process
			(line__11(_architecture 0 1 11 (_process (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . comport_secvential 1 -1
	)
)
I 000045 55 1522          1230506183978 test
(_unit VHDL (test 0 9 (test 0 12 ))
	(_version v147)
	(_time 1230506183979 2008.12.29 01:16:23)
	(_source (\./src/test.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code acaff9fbfafafbbba9afb8f6f8)
	(_entity
		(_time 1230502951618)
	)
	(_component
		(circ_paritate
			(_object
				(_port (_internal v ~BIT_VECTOR{3~downto~0}~13 0 14 (_entity (_in ))))
				(_port (_internal y ~extSTD.STANDARD.BIT 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation et 0 23 (_component circ_paritate )
		(_port
			((v)(vector))
			((y)(paritate_para))
		)
		(_use (_entity . circ_paritate)
		)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~13 0 14 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_type (_internal ~BIT_VECTOR{3~downto~0}~132 0 18 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_signal (_internal vector ~BIT_VECTOR{3~downto~0}~132 0 18 (_architecture (_uni ))))
		(_signal (_internal paritate_para ~extSTD.STANDARD.BIT 0 19 (_architecture (_uni ))))
		(_process
			(line__25(_architecture 0 0 25 (_assignment (_simple)(_target(0)))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_split (0)
	)
	(_static
		(16843009 )
		(65793 )
		(16777473 )
		(257 )
		(16842753 )
		(65537 )
		(16777217 )
		(1 )
		(16843008 )
		(65792 )
		(16777472 )
		(256 )
		(16842752 )
		(65536 )
		(16777216 )
		(0 )
	)
	(_model . test 1 -1
	)
)
I 000027 55 330 0 cfg_test
(_configuration VHDL (cfg_test 0 31 (test))
	(_version v147)
	(_time 1230506183982 2008.12.29 01:16:23)
	(_source (\./src/test.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code acaefefbf9fbffb9fafab8f6f8)
	(_architecture test
		(_instantiation et
			(_entity . circ_paritate comport_concurent1
			)
		)
	)
)
I 000061 55 1540          1230506184028 schift_register_arch
(_unit VHDL (shift_register 0 1 (schift_register_arch 0 9 ))
	(_version v147)
	(_time 1230506184029 2008.12.29 01:16:24)
	(_source (\./src/shift.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code dbd88989818c86cddcdecf82dc)
	(_entity
		(_time 1230505916084)
	)
	(_object
		(_generic (_internal n ~extSTD.STANDARD.NATURAL 0 2 \4\ (_entity ((i 4)))))
		(_type (_internal ~BIT_VECTOR{n-1~downto~0}~12 0 3 (_array ~extSTD.STANDARD.BIT ((_downto (c 1 )(i 0))))))
		(_port (_internal p_in ~BIT_VECTOR{n-1~downto~0}~12 0 3 (_entity (_in ))))
		(_type (_internal ~BIT_VECTOR{n-1~downto~0}~122 0 4 (_array ~extSTD.STANDARD.BIT ((_downto (c 2 )(i 0))))))
		(_port (_internal p_out ~BIT_VECTOR{n-1~downto~0}~122 0 4 (_entity (_out ))))
		(_port (_internal reset ~extSTD.STANDARD.BIT 0 5 (_entity (_in ))))
		(_port (_internal clock ~extSTD.STANDARD.BIT 0 5 (_entity (_in ))))
		(_port (_internal shift ~extSTD.STANDARD.BIT 0 5 (_entity (_in ))))
		(_port (_internal LOAD ~extSTD.STANDARD.BIT 0 5 (_entity (_in ))))
		(_port (_internal s_in ~extSTD.STANDARD.BIT 0 6 (_entity (_in ))))
		(_process
			(line__11(_architecture 0 0 11 (_process (_simple)(_target(1(0)))(_sensitivity(3)))))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_model . schift_register_arch 3 -1
	)
)
I 000056 55 978           1230506184075 shift_test_arch
(_unit VHDL (shift_test 0 1 (shift_test_arch 0 7 ))
	(_version v147)
	(_time 1230506184076 2008.12.29 01:16:24)
	(_source (\./src/shift_test.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 0a095b0c535d571c0c5b1e530d)
	(_entity
		(_time 1230506042688)
	)
	(_object
		(_signal (_internal clock ~extSTD.STANDARD.BIT 0 15 (_architecture (_uni ))))
		(_type (_internal ~BIT_VECTOR{3~downto~1}~13 0 16 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 1))))))
		(_signal (_internal p_out ~BIT_VECTOR{3~downto~1}~13 0 16 (_architecture (_uni ))))
		(_process
			(line__18(_architecture 0 0 18 (_assignment (_simple)(_target(0)))))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_model . shift_test_arch 1 -1
	)
)
I 000047 55 851           1230506192437 behave
(_unit VHDL (poarta_xor 0 1 (behave 0 7 ))
	(_version v147)
	(_time 1230506192438 2008.12.29 01:16:32)
	(_source (\./src/porti.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code b3b2e1e7e6e4e6a4b1e7a7e9e3)
	(_entity
		(_time 1230503357260)
	)
	(_object
		(_generic (_internal del ~extSTD.STANDARD.TIME 0 2 \3.0 ns\ (_entity ((ns 4613937818241073152)))))
		(_port (_internal x1 ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal x2 ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 4 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behave 1 -1
	)
)
I 000047 55 782           1230506192443 behave
(_unit VHDL (inversor 0 15 (behave 0 21 ))
	(_version v147)
	(_time 1230506192444 2008.12.29 01:16:32)
	(_source (\./src/porti.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code c3c39896959591d5c695d19891)
	(_entity
		(_time 1230501682329)
	)
	(_object
		(_generic (_internal del ~extSTD.STANDARD.TIME 0 16 \4.0 ns\ (_entity ((ns 4616189618054758400)))))
		(_port (_internal x ~extSTD.STANDARD.BIT 0 17 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 18 (_entity (_out ))))
		(_process
			(line__24(_architecture 0 0 24 (_assignment (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behave 1 -1
	)
)
I 000047 55 2697          1230506192531 struct
(_unit VHDL (circ_paritate 0 1 (struct 0 6 ))
	(_version v147)
	(_time 1230506192532 2008.12.29 01:16:32)
	(_source (\./src/circuit_paritate.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 1111411619474707131c574a40)
	(_entity
		(_time 1230502866788)
	)
	(_component
		(xor_gate
			(_object
				(_generic (_internal del ~extSTD.STANDARD.TIME 0 8 (_entity -1 ((ns 4613937818241073152)))))
				(_port (_internal x1 ~extSTD.STANDARD.BIT 0 9 (_entity (_in ))))
				(_port (_internal x2 ~extSTD.STANDARD.BIT 0 9 (_entity (_in ))))
				(_port (_internal y ~extSTD.STANDARD.BIT 0 10 (_entity (_out ))))
			)
		)
		(inv_gate
			(_object
				(_generic (_internal del ~extSTD.STANDARD.TIME 0 14 (_entity -1 ((ns 4616189618054758400)))))
				(_port (_internal x ~extSTD.STANDARD.BIT 0 15 (_entity (_in ))))
				(_port (_internal y ~extSTD.STANDARD.BIT 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation xor1 0 21 (_component xor_gate )
		(_port
			((x1)(v(0)))
			((x2)(v(1)))
			((y)(s1))
		)
		(_use (_implicit)
			(_generic
				((del)((ns 4613937818241073152)))
			)
			(_port
				((x1)(x1))
				((x2)(x2))
				((y)(y))
			)
		)
	)
	(_instantiation xor2 0 22 (_component xor_gate )
		(_port
			((x1)(v(2)))
			((x2)(v(3)))
			((y)(s2))
		)
		(_use (_implicit)
			(_generic
				((del)((ns 4613937818241073152)))
			)
			(_port
				((x1)(x1))
				((x2)(x2))
				((y)(y))
			)
		)
	)
	(_instantiation xor3 0 23 (_component xor_gate )
		(_generic
			((del)((ns 4616189618054758400)))
		)
		(_port
			((x1)(s1))
			((x2)(s2))
			((y)(s3))
		)
		(_use (_implicit)
			(_generic
				((del)((ns 4616189618054758400)))
			)
			(_port
				((x1)(x1))
				((x2)(x2))
				((y)(y))
			)
		)
	)
	(_instantiation inv1 0 24 (_component inv_gate )
		(_port
			((x)(s3))
			((y)(y))
		)
		(_use (_implicit)
			(_generic
				((del)((ns 4616189618054758400)))
			)
			(_port
				((x)(x))
				((y)(y))
			)
		)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 2 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal v ~BIT_VECTOR{3~downto~0}~12 0 2 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_signal (_internal s1 ~extSTD.STANDARD.BIT 0 18 (_architecture (_uni ))))
		(_signal (_internal s2 ~extSTD.STANDARD.BIT 0 18 (_architecture (_uni ))))
		(_signal (_internal s3 ~extSTD.STANDARD.BIT 0 18 (_architecture (_uni ))))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
)
I 000036 55 551 0 cfg_circ_paritate
(_configuration VHDL (cfg_circ_paritate 0 27 (circ_paritate))
	(_version v147)
	(_time 1230506192535 2008.12.29 01:16:32)
	(_source (\./src/circuit_paritate.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 1111411616464204471f024b49)
	(_architecture struct
		(_instantiation xor1
			(_entity . poarta_xor behave
			)
		)
		(_instantiation xor2
			(_entity . poarta_xor behave
			)
		)
		(_instantiation xor3
			(_entity . poarta_xor behave
			)
		)
		(_instantiation inv1
			(_entity . inversor behave
			)
		)
	)
)
I 000059 55 1366          1230506192560 comport_concurent1
(_unit VHDL (circ_paritate 0 1 (comport_concurent1 0 37 ))
	(_version v147)
	(_time 1230506192561 2008.12.29 01:16:32)
	(_source (\./src/circuit_paritate.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 30306035396666263366766b61)
	(_entity
		(_time 1230502866788)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 2 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal v ~BIT_VECTOR{3~downto~0}~12 0 2 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_signal (_internal t1 ~extSTD.STANDARD.BIT 0 38 (_architecture (_uni ))))
		(_signal (_internal t2 ~extSTD.STANDARD.BIT 0 38 (_architecture (_uni ))))
		(_signal (_internal t3 ~extSTD.STANDARD.BIT 0 38 (_architecture (_uni ))))
		(_process
			(line__40(_architecture 0 0 40 (_assignment (_simple)(_target(1))(_sensitivity(4)))))
			(line__41(_architecture 1 0 41 (_assignment (_simple)(_target(4))(_sensitivity(2)(3)))))
			(line__42(_architecture 2 0 42 (_assignment (_simple)(_target(3))(_sensitivity(0(3))(0(2))))))
			(line__43(_architecture 3 0 43 (_assignment (_simple)(_target(2))(_sensitivity(0(1))(0(0))))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_model . comport_concurent1 4 -1
	)
)
I 000059 55 862           1230506192565 comport_concurent2
(_unit VHDL (circ_paritate 0 1 (comport_concurent2 0 46 ))
	(_version v147)
	(_time 1230506192566 2008.12.29 01:16:32)
	(_source (\./src/circuit_paritate.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 4040104249161656434c061b11)
	(_entity
		(_time 1230502866788)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 2 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal v ~BIT_VECTOR{3~downto~0}~12 0 2 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_process
			(line__49(_architecture 0 0 49 (_assignment (_simple)(_target(1))(_sensitivity(0(3))(0(2))(0(1))(0(0))))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_model . comport_concurent2 1 -1
	)
)
I 000059 55 1035          1230506192638 comport_secvential
(_unit VHDL (circ_paritate 0 1 (comport_secvential 0 8 ))
	(_version v147)
	(_time 1230506192639 2008.12.29 01:16:32)
	(_source (\./src/circuit_paritate.vhd\(\./src/circuit_paritate_secvential.vhd\)))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 7e7e2e7f222828687c2e38252f)
	(_entity
		(_time 1230502866788)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 2 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal v ~BIT_VECTOR{3~downto~0}~12 0 2 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_variable (_internal nr_de_1 ~extSTD.STANDARD.INTEGER 1 17 (_process 0 ((i 0)))))
		(_process
			(line__11(_architecture 0 1 11 (_process (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . comport_secvential 1 -1
	)
)
I 000045 55 1522          1230506192687 test
(_unit VHDL (test 0 9 (test 0 12 ))
	(_version v147)
	(_time 1230506192688 2008.12.29 01:16:32)
	(_source (\./src/test.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code adacfafafcfbfabaa8aeb9f7f9)
	(_entity
		(_time 1230502951618)
	)
	(_component
		(circ_paritate
			(_object
				(_port (_internal v ~BIT_VECTOR{3~downto~0}~13 0 14 (_entity (_in ))))
				(_port (_internal y ~extSTD.STANDARD.BIT 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation et 0 23 (_component circ_paritate )
		(_port
			((v)(vector))
			((y)(paritate_para))
		)
		(_use (_entity . circ_paritate)
		)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~13 0 14 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_type (_internal ~BIT_VECTOR{3~downto~0}~132 0 18 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_signal (_internal vector ~BIT_VECTOR{3~downto~0}~132 0 18 (_architecture (_uni ))))
		(_signal (_internal paritate_para ~extSTD.STANDARD.BIT 0 19 (_architecture (_uni ))))
		(_process
			(line__25(_architecture 0 0 25 (_assignment (_simple)(_target(0)))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_split (0)
	)
	(_static
		(16843009 )
		(65793 )
		(16777473 )
		(257 )
		(16842753 )
		(65537 )
		(16777217 )
		(1 )
		(16843008 )
		(65792 )
		(16777472 )
		(256 )
		(16842752 )
		(65536 )
		(16777216 )
		(0 )
	)
	(_model . test 1 -1
	)
)
I 000027 55 330 0 cfg_test
(_configuration VHDL (cfg_test 0 31 (test))
	(_version v147)
	(_time 1230506192691 2008.12.29 01:16:32)
	(_source (\./src/test.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code bcbcece8e9ebefa9eaeaa8e6e8)
	(_architecture test
		(_instantiation et
			(_entity . circ_paritate comport_concurent1
			)
		)
	)
)
I 000061 55 1540          1230506192736 schift_register_arch
(_unit VHDL (shift_register 0 1 (schift_register_arch 0 9 ))
	(_version v147)
	(_time 1230506192737 2008.12.29 01:16:32)
	(_source (\./src/shift.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code ebeabbb8b1bcb6fdeceeffb2ec)
	(_entity
		(_time 1230505916084)
	)
	(_object
		(_generic (_internal n ~extSTD.STANDARD.NATURAL 0 2 \4\ (_entity ((i 4)))))
		(_type (_internal ~BIT_VECTOR{n-1~downto~0}~12 0 3 (_array ~extSTD.STANDARD.BIT ((_downto (c 1 )(i 0))))))
		(_port (_internal p_in ~BIT_VECTOR{n-1~downto~0}~12 0 3 (_entity (_in ))))
		(_type (_internal ~BIT_VECTOR{n-1~downto~0}~122 0 4 (_array ~extSTD.STANDARD.BIT ((_downto (c 2 )(i 0))))))
		(_port (_internal p_out ~BIT_VECTOR{n-1~downto~0}~122 0 4 (_entity (_out ))))
		(_port (_internal reset ~extSTD.STANDARD.BIT 0 5 (_entity (_in ))))
		(_port (_internal clock ~extSTD.STANDARD.BIT 0 5 (_entity (_in ))))
		(_port (_internal shift ~extSTD.STANDARD.BIT 0 5 (_entity (_in ))))
		(_port (_internal LOAD ~extSTD.STANDARD.BIT 0 5 (_entity (_in ))))
		(_port (_internal s_in ~extSTD.STANDARD.BIT 0 6 (_entity (_in ))))
		(_process
			(line__11(_architecture 0 0 11 (_process (_simple)(_target(1(0)))(_sensitivity(3)))))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_model . schift_register_arch 3 -1
	)
)
I 000056 55 978           1230506192783 shift_test_arch
(_unit VHDL (shift_test 0 1 (shift_test_arch 0 7 ))
	(_version v147)
	(_time 1230506192784 2008.12.29 01:16:32)
	(_source (\./src/shift_test.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 1a1b4d1d434d470c1c4b0e431d)
	(_entity
		(_time 1230506042688)
	)
	(_object
		(_signal (_internal clock ~extSTD.STANDARD.BIT 0 15 (_architecture (_uni ))))
		(_type (_internal ~BIT_VECTOR{3~downto~1}~13 0 16 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 1))))))
		(_signal (_internal p_out ~BIT_VECTOR{3~downto~1}~13 0 16 (_architecture (_uni ))))
		(_process
			(line__18(_architecture 0 0 18 (_assignment (_simple)(_target(0)))))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_model . shift_test_arch 1 -1
	)
)
I 000047 55 851           1230506215194 behave
(_unit VHDL (poarta_xor 0 1 (behave 0 7 ))
	(_version v147)
	(_time 1230506215195 2008.12.29 01:16:55)
	(_source (\./src/porti.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 9cc8989399cbc98b9ec888c6cc)
	(_entity
		(_time 1230503357260)
	)
	(_object
		(_generic (_internal del ~extSTD.STANDARD.TIME 0 2 \3.0 ns\ (_entity ((ns 4613937818241073152)))))
		(_port (_internal x1 ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal x2 ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 4 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behave 1 -1
	)
)
I 000047 55 782           1230506215200 behave
(_unit VHDL (inversor 0 15 (behave 0 21 ))
	(_version v147)
	(_time 1230506215201 2008.12.29 01:16:55)
	(_source (\./src/porti.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 9cc991939acace8a99ca8ec7ce)
	(_entity
		(_time 1230501682329)
	)
	(_object
		(_generic (_internal del ~extSTD.STANDARD.TIME 0 16 \4.0 ns\ (_entity ((ns 4616189618054758400)))))
		(_port (_internal x ~extSTD.STANDARD.BIT 0 17 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 18 (_entity (_out ))))
		(_process
			(line__24(_architecture 0 0 24 (_assignment (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behave 1 -1
	)
)
I 000047 55 2697          1230506215272 struct
(_unit VHDL (circ_paritate 0 1 (struct 0 6 ))
	(_version v147)
	(_time 1230506215273 2008.12.29 01:16:55)
	(_source (\./src/circuit_paritate.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code eabfedb9b2bcbcfce8e7acb1bb)
	(_entity
		(_time 1230502866788)
	)
	(_component
		(xor_gate
			(_object
				(_generic (_internal del ~extSTD.STANDARD.TIME 0 8 (_entity -1 ((ns 4613937818241073152)))))
				(_port (_internal x1 ~extSTD.STANDARD.BIT 0 9 (_entity (_in ))))
				(_port (_internal x2 ~extSTD.STANDARD.BIT 0 9 (_entity (_in ))))
				(_port (_internal y ~extSTD.STANDARD.BIT 0 10 (_entity (_out ))))
			)
		)
		(inv_gate
			(_object
				(_generic (_internal del ~extSTD.STANDARD.TIME 0 14 (_entity -1 ((ns 4616189618054758400)))))
				(_port (_internal x ~extSTD.STANDARD.BIT 0 15 (_entity (_in ))))
				(_port (_internal y ~extSTD.STANDARD.BIT 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation xor1 0 21 (_component xor_gate )
		(_port
			((x1)(v(0)))
			((x2)(v(1)))
			((y)(s1))
		)
		(_use (_implicit)
			(_generic
				((del)((ns 4613937818241073152)))
			)
			(_port
				((x1)(x1))
				((x2)(x2))
				((y)(y))
			)
		)
	)
	(_instantiation xor2 0 22 (_component xor_gate )
		(_port
			((x1)(v(2)))
			((x2)(v(3)))
			((y)(s2))
		)
		(_use (_implicit)
			(_generic
				((del)((ns 4613937818241073152)))
			)
			(_port
				((x1)(x1))
				((x2)(x2))
				((y)(y))
			)
		)
	)
	(_instantiation xor3 0 23 (_component xor_gate )
		(_generic
			((del)((ns 4616189618054758400)))
		)
		(_port
			((x1)(s1))
			((x2)(s2))
			((y)(s3))
		)
		(_use (_implicit)
			(_generic
				((del)((ns 4616189618054758400)))
			)
			(_port
				((x1)(x1))
				((x2)(x2))
				((y)(y))
			)
		)
	)
	(_instantiation inv1 0 24 (_component inv_gate )
		(_port
			((x)(s3))
			((y)(y))
		)
		(_use (_implicit)
			(_generic
				((del)((ns 4616189618054758400)))
			)
			(_port
				((x)(x))
				((y)(y))
			)
		)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 2 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal v ~BIT_VECTOR{3~downto~0}~12 0 2 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_signal (_internal s1 ~extSTD.STANDARD.BIT 0 18 (_architecture (_uni ))))
		(_signal (_internal s2 ~extSTD.STANDARD.BIT 0 18 (_architecture (_uni ))))
		(_signal (_internal s3 ~extSTD.STANDARD.BIT 0 18 (_architecture (_uni ))))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
)
I 000036 55 551 0 cfg_circ_paritate
(_configuration VHDL (cfg_circ_paritate 0 27 (circ_paritate))
	(_version v147)
	(_time 1230506215276 2008.12.29 01:16:55)
	(_source (\./src/circuit_paritate.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code eabfedb9bdbdb9ffbce4f9b0b2)
	(_architecture struct
		(_instantiation xor1
			(_entity . poarta_xor behave
			)
		)
		(_instantiation xor2
			(_entity . poarta_xor behave
			)
		)
		(_instantiation xor3
			(_entity . poarta_xor behave
			)
		)
		(_instantiation inv1
			(_entity . inversor behave
			)
		)
	)
)
I 000059 55 1366          1230506215338 comport_concurent1
(_unit VHDL (circ_paritate 0 1 (comport_concurent1 0 37 ))
	(_version v147)
	(_time 1230506215339 2008.12.29 01:16:55)
	(_source (\./src/circuit_paritate.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 386d3e3d396e6e2e3b6e7e6369)
	(_entity
		(_time 1230502866788)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 2 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal v ~BIT_VECTOR{3~downto~0}~12 0 2 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_signal (_internal t1 ~extSTD.STANDARD.BIT 0 38 (_architecture (_uni ))))
		(_signal (_internal t2 ~extSTD.STANDARD.BIT 0 38 (_architecture (_uni ))))
		(_signal (_internal t3 ~extSTD.STANDARD.BIT 0 38 (_architecture (_uni ))))
		(_process
			(line__40(_architecture 0 0 40 (_assignment (_simple)(_target(1))(_sensitivity(4)))))
			(line__41(_architecture 1 0 41 (_assignment (_simple)(_target(4))(_sensitivity(2)(3)))))
			(line__42(_architecture 2 0 42 (_assignment (_simple)(_target(3))(_sensitivity(0(3))(0(2))))))
			(line__43(_architecture 3 0 43 (_assignment (_simple)(_target(2))(_sensitivity(0(1))(0(0))))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_model . comport_concurent1 4 -1
	)
)
I 000059 55 862           1230506215342 comport_concurent2
(_unit VHDL (circ_paritate 0 1 (comport_concurent2 0 46 ))
	(_version v147)
	(_time 1230506215343 2008.12.29 01:16:55)
	(_source (\./src/circuit_paritate.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 386d3e3d396e6e2e3b347e6369)
	(_entity
		(_time 1230502866788)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 2 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal v ~BIT_VECTOR{3~downto~0}~12 0 2 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_process
			(line__49(_architecture 0 0 49 (_assignment (_simple)(_target(1))(_sensitivity(0(3))(0(2))(0(1))(0(0))))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_model . comport_concurent2 1 -1
	)
)
I 000059 55 1035          1230506215409 comport_secvential
(_unit VHDL (circ_paritate 0 1 (comport_secvential 0 8 ))
	(_version v147)
	(_time 1230506215410 2008.12.29 01:16:55)
	(_source (\./src/circuit_paritate.vhd\(\./src/circuit_paritate_secvential.vhd\)))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 76237077792020607426302d27)
	(_entity
		(_time 1230502866788)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 2 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal v ~BIT_VECTOR{3~downto~0}~12 0 2 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_variable (_internal nr_de_1 ~extSTD.STANDARD.INTEGER 1 17 (_process 0 ((i 0)))))
		(_process
			(line__11(_architecture 0 1 11 (_process (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . comport_secvential 1 -1
	)
)
I 000045 55 1522          1230506215458 test
(_unit VHDL (test 0 9 (test 0 12 ))
	(_version v147)
	(_time 1230506215459 2008.12.29 01:16:55)
	(_source (\./src/test.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code a5f1a4f2a5f3f2b2a0a6b1fff1)
	(_entity
		(_time 1230502951618)
	)
	(_component
		(circ_paritate
			(_object
				(_port (_internal v ~BIT_VECTOR{3~downto~0}~13 0 14 (_entity (_in ))))
				(_port (_internal y ~extSTD.STANDARD.BIT 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation et 0 23 (_component circ_paritate )
		(_port
			((v)(vector))
			((y)(paritate_para))
		)
		(_use (_entity . circ_paritate)
		)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~13 0 14 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_type (_internal ~BIT_VECTOR{3~downto~0}~132 0 18 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_signal (_internal vector ~BIT_VECTOR{3~downto~0}~132 0 18 (_architecture (_uni ))))
		(_signal (_internal paritate_para ~extSTD.STANDARD.BIT 0 19 (_architecture (_uni ))))
		(_process
			(line__25(_architecture 0 0 25 (_assignment (_simple)(_target(0)))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_split (0)
	)
	(_static
		(16843009 )
		(65793 )
		(16777473 )
		(257 )
		(16842753 )
		(65537 )
		(16777217 )
		(1 )
		(16843008 )
		(65792 )
		(16777472 )
		(256 )
		(16842752 )
		(65536 )
		(16777216 )
		(0 )
	)
	(_model . test 1 -1
	)
)
I 000027 55 330 0 cfg_test
(_configuration VHDL (cfg_test 0 31 (test))
	(_version v147)
	(_time 1230506215462 2008.12.29 01:16:55)
	(_source (\./src/test.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code a5f0a3f2a6f2f6b0f3f3b1fff1)
	(_architecture test
		(_instantiation et
			(_entity . circ_paritate comport_concurent1
			)
		)
	)
)
I 000061 55 1540          1230506215506 schift_register_arch
(_unit VHDL (shift_register 0 1 (schift_register_arch 0 9 ))
	(_version v147)
	(_time 1230506215507 2008.12.29 01:16:55)
	(_source (\./src/shift.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code d480d286d88389c2d3d1c08dd3)
	(_entity
		(_time 1230505916084)
	)
	(_object
		(_generic (_internal n ~extSTD.STANDARD.NATURAL 0 2 \4\ (_entity ((i 4)))))
		(_type (_internal ~BIT_VECTOR{n-1~downto~0}~12 0 3 (_array ~extSTD.STANDARD.BIT ((_downto (c 1 )(i 0))))))
		(_port (_internal p_in ~BIT_VECTOR{n-1~downto~0}~12 0 3 (_entity (_in ))))
		(_type (_internal ~BIT_VECTOR{n-1~downto~0}~122 0 4 (_array ~extSTD.STANDARD.BIT ((_downto (c 2 )(i 0))))))
		(_port (_internal p_out ~BIT_VECTOR{n-1~downto~0}~122 0 4 (_entity (_out ))))
		(_port (_internal reset ~extSTD.STANDARD.BIT 0 5 (_entity (_in ))))
		(_port (_internal clock ~extSTD.STANDARD.BIT 0 5 (_entity (_in ))))
		(_port (_internal shift ~extSTD.STANDARD.BIT 0 5 (_entity (_in ))))
		(_port (_internal LOAD ~extSTD.STANDARD.BIT 0 5 (_entity (_in ))))
		(_port (_internal s_in ~extSTD.STANDARD.BIT 0 6 (_entity (_in ))))
		(_process
			(line__11(_architecture 0 0 11 (_process (_simple)(_target(1(0)))(_sensitivity(3)))))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_model . schift_register_arch 3 -1
	)
)
I 000056 55 978           1230506215553 shift_test_arch
(_unit VHDL (shift_test 0 1 (shift_test_arch 0 8 ))
	(_version v147)
	(_time 1230506215554 2008.12.29 01:16:55)
	(_source (\./src/shift_test.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 0357060508545e150552175a04)
	(_entity
		(_time 1230506042688)
	)
	(_object
		(_signal (_internal clock ~extSTD.STANDARD.BIT 0 16 (_architecture (_uni ))))
		(_type (_internal ~BIT_VECTOR{3~downto~1}~13 0 17 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 1))))))
		(_signal (_internal p_out ~BIT_VECTOR{3~downto~1}~13 0 17 (_architecture (_uni ))))
		(_process
			(line__19(_architecture 0 0 19 (_assignment (_simple)(_target(0)))))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_model . shift_test_arch 1 -1
	)
)
I 000047 55 851           1230506332320 behave
(_unit VHDL (poarta_xor 0 1 (behave 0 7 ))
	(_version v147)
	(_time 1230506332321 2008.12.29 01:18:52)
	(_source (\./src/porti.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 313e6434666664263365256b61)
	(_entity
		(_time 1230503357260)
	)
	(_object
		(_generic (_internal del ~extSTD.STANDARD.TIME 0 2 \3.0 ns\ (_entity ((ns 4613937818241073152)))))
		(_port (_internal x1 ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal x2 ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 4 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behave 1 -1
	)
)
I 000047 55 782           1230506332326 behave
(_unit VHDL (inversor 0 15 (behave 0 21 ))
	(_version v147)
	(_time 1230506332327 2008.12.29 01:18:52)
	(_source (\./src/porti.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 313f6d34656763273467236a63)
	(_entity
		(_time 1230501682329)
	)
	(_object
		(_generic (_internal del ~extSTD.STANDARD.TIME 0 16 \4.0 ns\ (_entity ((ns 4616189618054758400)))))
		(_port (_internal x ~extSTD.STANDARD.BIT 0 17 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 18 (_entity (_out ))))
		(_process
			(line__24(_architecture 0 0 24 (_assignment (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behave 1 -1
	)
)
I 000047 55 2697          1230506332432 struct
(_unit VHDL (circ_paritate 0 1 (struct 0 6 ))
	(_version v147)
	(_time 1230506332433 2008.12.29 01:18:52)
	(_source (\./src/circuit_paritate.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 9e90c891c2c8c8889c93d8c5cf)
	(_entity
		(_time 1230502866788)
	)
	(_component
		(xor_gate
			(_object
				(_generic (_internal del ~extSTD.STANDARD.TIME 0 8 (_entity -1 ((ns 4613937818241073152)))))
				(_port (_internal x1 ~extSTD.STANDARD.BIT 0 9 (_entity (_in ))))
				(_port (_internal x2 ~extSTD.STANDARD.BIT 0 9 (_entity (_in ))))
				(_port (_internal y ~extSTD.STANDARD.BIT 0 10 (_entity (_out ))))
			)
		)
		(inv_gate
			(_object
				(_generic (_internal del ~extSTD.STANDARD.TIME 0 14 (_entity -1 ((ns 4616189618054758400)))))
				(_port (_internal x ~extSTD.STANDARD.BIT 0 15 (_entity (_in ))))
				(_port (_internal y ~extSTD.STANDARD.BIT 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation xor1 0 21 (_component xor_gate )
		(_port
			((x1)(v(0)))
			((x2)(v(1)))
			((y)(s1))
		)
		(_use (_implicit)
			(_generic
				((del)((ns 4613937818241073152)))
			)
			(_port
				((x1)(x1))
				((x2)(x2))
				((y)(y))
			)
		)
	)
	(_instantiation xor2 0 22 (_component xor_gate )
		(_port
			((x1)(v(2)))
			((x2)(v(3)))
			((y)(s2))
		)
		(_use (_implicit)
			(_generic
				((del)((ns 4613937818241073152)))
			)
			(_port
				((x1)(x1))
				((x2)(x2))
				((y)(y))
			)
		)
	)
	(_instantiation xor3 0 23 (_component xor_gate )
		(_generic
			((del)((ns 4616189618054758400)))
		)
		(_port
			((x1)(s1))
			((x2)(s2))
			((y)(s3))
		)
		(_use (_implicit)
			(_generic
				((del)((ns 4616189618054758400)))
			)
			(_port
				((x1)(x1))
				((x2)(x2))
				((y)(y))
			)
		)
	)
	(_instantiation inv1 0 24 (_component inv_gate )
		(_port
			((x)(s3))
			((y)(y))
		)
		(_use (_implicit)
			(_generic
				((del)((ns 4616189618054758400)))
			)
			(_port
				((x)(x))
				((y)(y))
			)
		)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 2 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal v ~BIT_VECTOR{3~downto~0}~12 0 2 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_signal (_internal s1 ~extSTD.STANDARD.BIT 0 18 (_architecture (_uni ))))
		(_signal (_internal s2 ~extSTD.STANDARD.BIT 0 18 (_architecture (_uni ))))
		(_signal (_internal s3 ~extSTD.STANDARD.BIT 0 18 (_architecture (_uni ))))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
)
I 000036 55 551 0 cfg_circ_paritate
(_configuration VHDL (cfg_circ_paritate 0 27 (circ_paritate))
	(_version v147)
	(_time 1230506332436 2008.12.29 01:18:52)
	(_source (\./src/circuit_paritate.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 9e90c891cdc9cd8bc8908dc4c6)
	(_architecture struct
		(_instantiation xor1
			(_entity . poarta_xor behave
			)
		)
		(_instantiation xor2
			(_entity . poarta_xor behave
			)
		)
		(_instantiation xor3
			(_entity . poarta_xor behave
			)
		)
		(_instantiation inv1
			(_entity . inversor behave
			)
		)
	)
)
I 000059 55 1366          1230506332462 comport_concurent1
(_unit VHDL (circ_paritate 0 1 (comport_concurent1 0 37 ))
	(_version v147)
	(_time 1230506332463 2008.12.29 01:18:52)
	(_source (\./src/circuit_paritate.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code bdb3ebe9e0ebebabbeebfbe6ec)
	(_entity
		(_time 1230502866788)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 2 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal v ~BIT_VECTOR{3~downto~0}~12 0 2 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_signal (_internal t1 ~extSTD.STANDARD.BIT 0 38 (_architecture (_uni ))))
		(_signal (_internal t2 ~extSTD.STANDARD.BIT 0 38 (_architecture (_uni ))))
		(_signal (_internal t3 ~extSTD.STANDARD.BIT 0 38 (_architecture (_uni ))))
		(_process
			(line__40(_architecture 0 0 40 (_assignment (_simple)(_target(1))(_sensitivity(4)))))
			(line__41(_architecture 1 0 41 (_assignment (_simple)(_target(4))(_sensitivity(2)(3)))))
			(line__42(_architecture 2 0 42 (_assignment (_simple)(_target(3))(_sensitivity(0(3))(0(2))))))
			(line__43(_architecture 3 0 43 (_assignment (_simple)(_target(2))(_sensitivity(0(1))(0(0))))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_model . comport_concurent1 4 -1
	)
)
I 000059 55 862           1230506332466 comport_concurent2
(_unit VHDL (circ_paritate 0 1 (comport_concurent2 0 46 ))
	(_version v147)
	(_time 1230506332467 2008.12.29 01:18:52)
	(_source (\./src/circuit_paritate.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code bdb3ebe9e0ebebabbeb1fbe6ec)
	(_entity
		(_time 1230502866788)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 2 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal v ~BIT_VECTOR{3~downto~0}~12 0 2 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_process
			(line__49(_architecture 0 0 49 (_assignment (_simple)(_target(1))(_sensitivity(0(3))(0(2))(0(1))(0(0))))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_model . comport_concurent2 1 -1
	)
)
I 000059 55 1035          1230506332528 comport_secvential
(_unit VHDL (circ_paritate 0 1 (comport_secvential 0 8 ))
	(_version v147)
	(_time 1230506332529 2008.12.29 01:18:52)
	(_source (\./src/circuit_paritate.vhd\(\./src/circuit_paritate_secvential.vhd\)))
	(_use (std(standard)))
	(_parameters dbg)
	(_code fcf2aaaca6aaaaeafeacbaa7ad)
	(_entity
		(_time 1230502866788)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 2 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal v ~BIT_VECTOR{3~downto~0}~12 0 2 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_variable (_internal nr_de_1 ~extSTD.STANDARD.INTEGER 1 17 (_process 0 ((i 0)))))
		(_process
			(line__11(_architecture 0 1 11 (_process (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . comport_secvential 1 -1
	)
)
I 000045 55 1522          1230506332580 test
(_unit VHDL (test 0 9 (test 0 12 ))
	(_version v147)
	(_time 1230506332581 2008.12.29 01:18:52)
	(_source (\./src/test.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 2b24792f7c7d7c3c2e283f717f)
	(_entity
		(_time 1230502951618)
	)
	(_component
		(circ_paritate
			(_object
				(_port (_internal v ~BIT_VECTOR{3~downto~0}~13 0 14 (_entity (_in ))))
				(_port (_internal y ~extSTD.STANDARD.BIT 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation et 0 23 (_component circ_paritate )
		(_port
			((v)(vector))
			((y)(paritate_para))
		)
		(_use (_entity . circ_paritate)
		)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~13 0 14 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_type (_internal ~BIT_VECTOR{3~downto~0}~132 0 18 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_signal (_internal vector ~BIT_VECTOR{3~downto~0}~132 0 18 (_architecture (_uni ))))
		(_signal (_internal paritate_para ~extSTD.STANDARD.BIT 0 19 (_architecture (_uni ))))
		(_process
			(line__25(_architecture 0 0 25 (_assignment (_simple)(_target(0)))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_split (0)
	)
	(_static
		(16843009 )
		(65793 )
		(16777473 )
		(257 )
		(16842753 )
		(65537 )
		(16777217 )
		(1 )
		(16843008 )
		(65792 )
		(16777472 )
		(256 )
		(16842752 )
		(65536 )
		(16777216 )
		(0 )
	)
	(_model . test 1 -1
	)
)
I 000027 55 330 0 cfg_test
(_configuration VHDL (cfg_test 0 31 (test))
	(_version v147)
	(_time 1230506332584 2008.12.29 01:18:52)
	(_source (\./src/test.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 2b257e2f7f7c783e7d7d3f717f)
	(_architecture test
		(_instantiation et
			(_entity . circ_paritate comport_concurent1
			)
		)
	)
)
I 000061 55 1540          1230506332627 schift_register_arch
(_unit VHDL (shift_register 0 1 (schift_register_arch 0 9 ))
	(_version v147)
	(_time 1230506332628 2008.12.29 01:18:52)
	(_source (\./src/shift.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 59560c5a580e044f5e5c4d005e)
	(_entity
		(_time 1230505916084)
	)
	(_object
		(_generic (_internal n ~extSTD.STANDARD.NATURAL 0 2 \4\ (_entity ((i 4)))))
		(_type (_internal ~BIT_VECTOR{n-1~downto~0}~12 0 3 (_array ~extSTD.STANDARD.BIT ((_downto (c 1 )(i 0))))))
		(_port (_internal p_in ~BIT_VECTOR{n-1~downto~0}~12 0 3 (_entity (_in ))))
		(_type (_internal ~BIT_VECTOR{n-1~downto~0}~122 0 4 (_array ~extSTD.STANDARD.BIT ((_downto (c 2 )(i 0))))))
		(_port (_internal p_out ~BIT_VECTOR{n-1~downto~0}~122 0 4 (_entity (_out ))))
		(_port (_internal reset ~extSTD.STANDARD.BIT 0 5 (_entity (_in ))))
		(_port (_internal clock ~extSTD.STANDARD.BIT 0 5 (_entity (_in ))))
		(_port (_internal shift ~extSTD.STANDARD.BIT 0 5 (_entity (_in ))))
		(_port (_internal LOAD ~extSTD.STANDARD.BIT 0 5 (_entity (_in ))))
		(_port (_internal s_in ~extSTD.STANDARD.BIT 0 6 (_entity (_in ))))
		(_process
			(line__11(_architecture 0 0 11 (_process (_simple)(_target(1(0)))(_sensitivity(3)))))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_model . schift_register_arch 3 -1
	)
)
I 000056 55 978           1230506332675 shift_test_arch
(_unit VHDL (shift_test 0 1 (shift_test_arch 0 4 ))
	(_version v147)
	(_time 1230506332676 2008.12.29 01:18:52)
	(_source (\./src/shift_test.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 8887dd8688dfd59e8ed99cd18f)
	(_entity
		(_time 1230506042688)
	)
	(_object
		(_signal (_internal clock ~extSTD.STANDARD.BIT 0 12 (_architecture (_uni ))))
		(_type (_internal ~BIT_VECTOR{3~downto~1}~13 0 13 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 1))))))
		(_signal (_internal p_out ~BIT_VECTOR{3~downto~1}~13 0 13 (_architecture (_uni ))))
		(_process
			(line__15(_architecture 0 0 15 (_assignment (_simple)(_target(0)))))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_model . shift_test_arch 1 -1
	)
)
I 000047 55 851           1230506342718 behave
(_unit VHDL (poarta_xor 0 1 (behave 0 7 ))
	(_version v147)
	(_time 1230506342719 2008.12.29 01:19:02)
	(_source (\./src/porti.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code c792c192969092d0c593d39d97)
	(_entity
		(_time 1230503357260)
	)
	(_object
		(_generic (_internal del ~extSTD.STANDARD.TIME 0 2 \3.0 ns\ (_entity ((ns 4613937818241073152)))))
		(_port (_internal x1 ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal x2 ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 4 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behave 1 -1
	)
)
I 000047 55 782           1230506342724 behave
(_unit VHDL (inversor 0 15 (behave 0 21 ))
	(_version v147)
	(_time 1230506342725 2008.12.29 01:19:02)
	(_source (\./src/porti.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code d682d984858084c0d380c48d84)
	(_entity
		(_time 1230501682329)
	)
	(_object
		(_generic (_internal del ~extSTD.STANDARD.TIME 0 16 \4.0 ns\ (_entity ((ns 4616189618054758400)))))
		(_port (_internal x ~extSTD.STANDARD.BIT 0 17 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 18 (_entity (_out ))))
		(_process
			(line__24(_architecture 0 0 24 (_assignment (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behave 1 -1
	)
)
I 000047 55 2697          1230506342798 struct
(_unit VHDL (circ_paritate 0 1 (struct 0 6 ))
	(_version v147)
	(_time 1230506342799 2008.12.29 01:19:02)
	(_source (\./src/circuit_paritate.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 15411112194343031718534e44)
	(_entity
		(_time 1230502866788)
	)
	(_component
		(xor_gate
			(_object
				(_generic (_internal del ~extSTD.STANDARD.TIME 0 8 (_entity -1 ((ns 4613937818241073152)))))
				(_port (_internal x1 ~extSTD.STANDARD.BIT 0 9 (_entity (_in ))))
				(_port (_internal x2 ~extSTD.STANDARD.BIT 0 9 (_entity (_in ))))
				(_port (_internal y ~extSTD.STANDARD.BIT 0 10 (_entity (_out ))))
			)
		)
		(inv_gate
			(_object
				(_generic (_internal del ~extSTD.STANDARD.TIME 0 14 (_entity -1 ((ns 4616189618054758400)))))
				(_port (_internal x ~extSTD.STANDARD.BIT 0 15 (_entity (_in ))))
				(_port (_internal y ~extSTD.STANDARD.BIT 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation xor1 0 21 (_component xor_gate )
		(_port
			((x1)(v(0)))
			((x2)(v(1)))
			((y)(s1))
		)
		(_use (_implicit)
			(_generic
				((del)((ns 4613937818241073152)))
			)
			(_port
				((x1)(x1))
				((x2)(x2))
				((y)(y))
			)
		)
	)
	(_instantiation xor2 0 22 (_component xor_gate )
		(_port
			((x1)(v(2)))
			((x2)(v(3)))
			((y)(s2))
		)
		(_use (_implicit)
			(_generic
				((del)((ns 4613937818241073152)))
			)
			(_port
				((x1)(x1))
				((x2)(x2))
				((y)(y))
			)
		)
	)
	(_instantiation xor3 0 23 (_component xor_gate )
		(_generic
			((del)((ns 4616189618054758400)))
		)
		(_port
			((x1)(s1))
			((x2)(s2))
			((y)(s3))
		)
		(_use (_implicit)
			(_generic
				((del)((ns 4616189618054758400)))
			)
			(_port
				((x1)(x1))
				((x2)(x2))
				((y)(y))
			)
		)
	)
	(_instantiation inv1 0 24 (_component inv_gate )
		(_port
			((x)(s3))
			((y)(y))
		)
		(_use (_implicit)
			(_generic
				((del)((ns 4616189618054758400)))
			)
			(_port
				((x)(x))
				((y)(y))
			)
		)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 2 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal v ~BIT_VECTOR{3~downto~0}~12 0 2 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_signal (_internal s1 ~extSTD.STANDARD.BIT 0 18 (_architecture (_uni ))))
		(_signal (_internal s2 ~extSTD.STANDARD.BIT 0 18 (_architecture (_uni ))))
		(_signal (_internal s3 ~extSTD.STANDARD.BIT 0 18 (_architecture (_uni ))))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
)
I 000036 55 551 0 cfg_circ_paritate
(_configuration VHDL (cfg_circ_paritate 0 27 (circ_paritate))
	(_version v147)
	(_time 1230506342802 2008.12.29 01:19:02)
	(_source (\./src/circuit_paritate.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 2470202026737731722a377e7c)
	(_architecture struct
		(_instantiation xor1
			(_entity . poarta_xor behave
			)
		)
		(_instantiation xor2
			(_entity . poarta_xor behave
			)
		)
		(_instantiation xor3
			(_entity . poarta_xor behave
			)
		)
		(_instantiation inv1
			(_entity . inversor behave
			)
		)
	)
)
I 000059 55 1366          1230506342816 comport_concurent1
(_unit VHDL (circ_paritate 0 1 (comport_concurent1 0 37 ))
	(_version v147)
	(_time 1230506342817 2008.12.29 01:19:02)
	(_source (\./src/circuit_paritate.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 34603031396262223762726f65)
	(_entity
		(_time 1230502866788)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 2 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal v ~BIT_VECTOR{3~downto~0}~12 0 2 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_signal (_internal t1 ~extSTD.STANDARD.BIT 0 38 (_architecture (_uni ))))
		(_signal (_internal t2 ~extSTD.STANDARD.BIT 0 38 (_architecture (_uni ))))
		(_signal (_internal t3 ~extSTD.STANDARD.BIT 0 38 (_architecture (_uni ))))
		(_process
			(line__40(_architecture 0 0 40 (_assignment (_simple)(_target(1))(_sensitivity(4)))))
			(line__41(_architecture 1 0 41 (_assignment (_simple)(_target(4))(_sensitivity(2)(3)))))
			(line__42(_architecture 2 0 42 (_assignment (_simple)(_target(3))(_sensitivity(0(3))(0(2))))))
			(line__43(_architecture 3 0 43 (_assignment (_simple)(_target(2))(_sensitivity(0(1))(0(0))))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_model . comport_concurent1 4 -1
	)
)
I 000059 55 862           1230506342820 comport_concurent2
(_unit VHDL (circ_paritate 0 1 (comport_concurent2 0 46 ))
	(_version v147)
	(_time 1230506342821 2008.12.29 01:19:02)
	(_source (\./src/circuit_paritate.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 34603031396262223738726f65)
	(_entity
		(_time 1230502866788)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 2 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal v ~BIT_VECTOR{3~downto~0}~12 0 2 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_process
			(line__49(_architecture 0 0 49 (_assignment (_simple)(_target(1))(_sensitivity(0(3))(0(2))(0(1))(0(0))))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_model . comport_concurent2 1 -1
	)
)
I 000059 55 1035          1230506342882 comport_secvential
(_unit VHDL (circ_paritate 0 1 (comport_secvential 0 8 ))
	(_version v147)
	(_time 1230506342883 2008.12.29 01:19:02)
	(_source (\./src/circuit_paritate.vhd\(\./src/circuit_paritate_secvential.vhd\)))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 72267673792424647022342923)
	(_entity
		(_time 1230502866788)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 2 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal v ~BIT_VECTOR{3~downto~0}~12 0 2 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_variable (_internal nr_de_1 ~extSTD.STANDARD.INTEGER 1 17 (_process 0 ((i 0)))))
		(_process
			(line__11(_architecture 0 1 11 (_process (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . comport_secvential 1 -1
	)
)
I 000045 55 1522          1230506342933 test
(_unit VHDL (test 0 9 (test 0 12 ))
	(_version v147)
	(_time 1230506342934 2008.12.29 01:19:02)
	(_source (\./src/test.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code a1f4a2f6a5f7f6b6a4a2b5fbf5)
	(_entity
		(_time 1230502951618)
	)
	(_component
		(circ_paritate
			(_object
				(_port (_internal v ~BIT_VECTOR{3~downto~0}~13 0 14 (_entity (_in ))))
				(_port (_internal y ~extSTD.STANDARD.BIT 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation et 0 23 (_component circ_paritate )
		(_port
			((v)(vector))
			((y)(paritate_para))
		)
		(_use (_entity . circ_paritate)
		)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~13 0 14 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_type (_internal ~BIT_VECTOR{3~downto~0}~132 0 18 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_signal (_internal vector ~BIT_VECTOR{3~downto~0}~132 0 18 (_architecture (_uni ))))
		(_signal (_internal paritate_para ~extSTD.STANDARD.BIT 0 19 (_architecture (_uni ))))
		(_process
			(line__25(_architecture 0 0 25 (_assignment (_simple)(_target(0)))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_split (0)
	)
	(_static
		(16843009 )
		(65793 )
		(16777473 )
		(257 )
		(16842753 )
		(65537 )
		(16777217 )
		(1 )
		(16843008 )
		(65792 )
		(16777472 )
		(256 )
		(16842752 )
		(65536 )
		(16777216 )
		(0 )
	)
	(_model . test 1 -1
	)
)
I 000027 55 330 0 cfg_test
(_configuration VHDL (cfg_test 0 31 (test))
	(_version v147)
	(_time 1230506342937 2008.12.29 01:19:02)
	(_source (\./src/test.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code a1f5a5f6a6f6f2b4f7f7b5fbf5)
	(_architecture test
		(_instantiation et
			(_entity . circ_paritate comport_concurent1
			)
		)
	)
)
I 000061 55 1540          1230506342982 schift_register_arch
(_unit VHDL (shift_register 0 1 (schift_register_arch 0 9 ))
	(_version v147)
	(_time 1230506342983 2008.12.29 01:19:02)
	(_source (\./src/shift.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code d085d482d8878dc6d7d5c489d7)
	(_entity
		(_time 1230505916084)
	)
	(_object
		(_generic (_internal n ~extSTD.STANDARD.NATURAL 0 2 \4\ (_entity ((i 4)))))
		(_type (_internal ~BIT_VECTOR{n-1~downto~0}~12 0 3 (_array ~extSTD.STANDARD.BIT ((_downto (c 1 )(i 0))))))
		(_port (_internal p_in ~BIT_VECTOR{n-1~downto~0}~12 0 3 (_entity (_in ))))
		(_type (_internal ~BIT_VECTOR{n-1~downto~0}~122 0 4 (_array ~extSTD.STANDARD.BIT ((_downto (c 2 )(i 0))))))
		(_port (_internal p_out ~BIT_VECTOR{n-1~downto~0}~122 0 4 (_entity (_out ))))
		(_port (_internal reset ~extSTD.STANDARD.BIT 0 5 (_entity (_in ))))
		(_port (_internal clock ~extSTD.STANDARD.BIT 0 5 (_entity (_in ))))
		(_port (_internal shift ~extSTD.STANDARD.BIT 0 5 (_entity (_in ))))
		(_port (_internal LOAD ~extSTD.STANDARD.BIT 0 5 (_entity (_in ))))
		(_port (_internal s_in ~extSTD.STANDARD.BIT 0 6 (_entity (_in ))))
		(_process
			(line__11(_architecture 0 0 11 (_process (_simple)(_target(1(0)))(_sensitivity(3)))))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_model . schift_register_arch 3 -1
	)
)
I 000056 55 978           1230506343028 shift_test_arch
(_unit VHDL (shift_test 0 1 (shift_test_arch 0 4 ))
	(_version v147)
	(_time 1230506343029 2008.12.29 01:19:03)
	(_source (\./src/shift_test.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code ffaafbafa1a8a2e9f9aeeba6f8)
	(_entity
		(_time 1230506042688)
	)
	(_object
		(_signal (_internal clock ~extSTD.STANDARD.BIT 0 12 (_architecture (_uni ))))
		(_type (_internal ~BIT_VECTOR{3~downto~1}~13 0 13 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 1))))))
		(_signal (_internal p_out ~BIT_VECTOR{3~downto~1}~13 0 13 (_architecture (_uni ))))
		(_process
			(line__15(_architecture 0 0 15 (_assignment (_simple)(_target(0)))))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_model . shift_test_arch 1 -1
	)
)
I 000036 55 281 0 config_shift_test
(_configuration VHDL (config_shift_test 0 18 (shift_test))
	(_version v147)
	(_time 1230506343032 2008.12.29 01:19:03)
	(_source (\./src/shift_test.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code ffabfbafffa8fee9f9fee6a5a9)
	(_architecture shift_test_arch
	)
)
I 000047 55 851           1230506353530 behave
(_unit VHDL (poarta_xor 0 1 (behave 0 7 ))
	(_version v147)
	(_time 1230506353531 2008.12.29 01:19:13)
	(_source (\./src/porti.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 01530007565654160355155b51)
	(_entity
		(_time 1230503357260)
	)
	(_object
		(_generic (_internal del ~extSTD.STANDARD.TIME 0 2 \3.0 ns\ (_entity ((ns 4613937818241073152)))))
		(_port (_internal x1 ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal x2 ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 4 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behave 1 -1
	)
)
I 000047 55 782           1230506353536 behave
(_unit VHDL (inversor 0 15 (behave 0 21 ))
	(_version v147)
	(_time 1230506353537 2008.12.29 01:19:13)
	(_source (\./src/porti.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 11421916454743071447034a43)
	(_entity
		(_time 1230501682329)
	)
	(_object
		(_generic (_internal del ~extSTD.STANDARD.TIME 0 16 \4.0 ns\ (_entity ((ns 4616189618054758400)))))
		(_port (_internal x ~extSTD.STANDARD.BIT 0 17 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 18 (_entity (_out ))))
		(_process
			(line__24(_architecture 0 0 24 (_assignment (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behave 1 -1
	)
)
I 000047 55 2697          1230506353608 struct
(_unit VHDL (circ_paritate 0 1 (struct 0 6 ))
	(_version v147)
	(_time 1230506353609 2008.12.29 01:19:13)
	(_source (\./src/circuit_paritate.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 4f1c4d4d101919594d4209141e)
	(_entity
		(_time 1230502866788)
	)
	(_component
		(xor_gate
			(_object
				(_generic (_internal del ~extSTD.STANDARD.TIME 0 8 (_entity -1 ((ns 4613937818241073152)))))
				(_port (_internal x1 ~extSTD.STANDARD.BIT 0 9 (_entity (_in ))))
				(_port (_internal x2 ~extSTD.STANDARD.BIT 0 9 (_entity (_in ))))
				(_port (_internal y ~extSTD.STANDARD.BIT 0 10 (_entity (_out ))))
			)
		)
		(inv_gate
			(_object
				(_generic (_internal del ~extSTD.STANDARD.TIME 0 14 (_entity -1 ((ns 4616189618054758400)))))
				(_port (_internal x ~extSTD.STANDARD.BIT 0 15 (_entity (_in ))))
				(_port (_internal y ~extSTD.STANDARD.BIT 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation xor1 0 21 (_component xor_gate )
		(_port
			((x1)(v(0)))
			((x2)(v(1)))
			((y)(s1))
		)
		(_use (_implicit)
			(_generic
				((del)((ns 4613937818241073152)))
			)
			(_port
				((x1)(x1))
				((x2)(x2))
				((y)(y))
			)
		)
	)
	(_instantiation xor2 0 22 (_component xor_gate )
		(_port
			((x1)(v(2)))
			((x2)(v(3)))
			((y)(s2))
		)
		(_use (_implicit)
			(_generic
				((del)((ns 4613937818241073152)))
			)
			(_port
				((x1)(x1))
				((x2)(x2))
				((y)(y))
			)
		)
	)
	(_instantiation xor3 0 23 (_component xor_gate )
		(_generic
			((del)((ns 4616189618054758400)))
		)
		(_port
			((x1)(s1))
			((x2)(s2))
			((y)(s3))
		)
		(_use (_implicit)
			(_generic
				((del)((ns 4616189618054758400)))
			)
			(_port
				((x1)(x1))
				((x2)(x2))
				((y)(y))
			)
		)
	)
	(_instantiation inv1 0 24 (_component inv_gate )
		(_port
			((x)(s3))
			((y)(y))
		)
		(_use (_implicit)
			(_generic
				((del)((ns 4616189618054758400)))
			)
			(_port
				((x)(x))
				((y)(y))
			)
		)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 2 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal v ~BIT_VECTOR{3~downto~0}~12 0 2 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_signal (_internal s1 ~extSTD.STANDARD.BIT 0 18 (_architecture (_uni ))))
		(_signal (_internal s2 ~extSTD.STANDARD.BIT 0 18 (_architecture (_uni ))))
		(_signal (_internal s3 ~extSTD.STANDARD.BIT 0 18 (_architecture (_uni ))))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
)
I 000036 55 551 0 cfg_circ_paritate
(_configuration VHDL (cfg_circ_paritate 0 27 (circ_paritate))
	(_version v147)
	(_time 1230506353612 2008.12.29 01:19:13)
	(_source (\./src/circuit_paritate.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 5f0c5d5c0f080c4a09514c0507)
	(_architecture struct
		(_instantiation xor1
			(_entity . poarta_xor behave
			)
		)
		(_instantiation xor2
			(_entity . poarta_xor behave
			)
		)
		(_instantiation xor3
			(_entity . poarta_xor behave
			)
		)
		(_instantiation inv1
			(_entity . inversor behave
			)
		)
	)
)
I 000059 55 1366          1230506353639 comport_concurent1
(_unit VHDL (circ_paritate 0 1 (comport_concurent1 0 37 ))
	(_version v147)
	(_time 1230506353640 2008.12.29 01:19:13)
	(_source (\./src/circuit_paritate.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 6f3c6d6f303939796c3929343e)
	(_entity
		(_time 1230502866788)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 2 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal v ~BIT_VECTOR{3~downto~0}~12 0 2 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_signal (_internal t1 ~extSTD.STANDARD.BIT 0 38 (_architecture (_uni ))))
		(_signal (_internal t2 ~extSTD.STANDARD.BIT 0 38 (_architecture (_uni ))))
		(_signal (_internal t3 ~extSTD.STANDARD.BIT 0 38 (_architecture (_uni ))))
		(_process
			(line__40(_architecture 0 0 40 (_assignment (_simple)(_target(1))(_sensitivity(4)))))
			(line__41(_architecture 1 0 41 (_assignment (_simple)(_target(4))(_sensitivity(2)(3)))))
			(line__42(_architecture 2 0 42 (_assignment (_simple)(_target(3))(_sensitivity(0(3))(0(2))))))
			(line__43(_architecture 3 0 43 (_assignment (_simple)(_target(2))(_sensitivity(0(1))(0(0))))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_model . comport_concurent1 4 -1
	)
)
I 000059 55 862           1230506353643 comport_concurent2
(_unit VHDL (circ_paritate 0 1 (comport_concurent2 0 46 ))
	(_version v147)
	(_time 1230506353644 2008.12.29 01:19:13)
	(_source (\./src/circuit_paritate.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 7e2d7c7f222828687d7238252f)
	(_entity
		(_time 1230502866788)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 2 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal v ~BIT_VECTOR{3~downto~0}~12 0 2 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_process
			(line__49(_architecture 0 0 49 (_assignment (_simple)(_target(1))(_sensitivity(0(3))(0(2))(0(1))(0(0))))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_model . comport_concurent2 1 -1
	)
)
I 000059 55 1035          1230506353705 comport_secvential
(_unit VHDL (circ_paritate 0 1 (comport_secvential 0 8 ))
	(_version v147)
	(_time 1230506353706 2008.12.29 01:19:13)
	(_source (\./src/circuit_paritate.vhd\(\./src/circuit_paritate_secvential.vhd\)))
	(_use (std(standard)))
	(_parameters dbg)
	(_code bdeebfe9e0ebebabbfedfbe6ec)
	(_entity
		(_time 1230502866788)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 2 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal v ~BIT_VECTOR{3~downto~0}~12 0 2 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_variable (_internal nr_de_1 ~extSTD.STANDARD.INTEGER 1 17 (_process 0 ((i 0)))))
		(_process
			(line__11(_architecture 0 1 11 (_process (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . comport_secvential 1 -1
	)
)
I 000045 55 1522          1230506353755 test
(_unit VHDL (test 0 9 (test 0 12 ))
	(_version v147)
	(_time 1230506353756 2008.12.29 01:19:13)
	(_source (\./src/test.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code ebb9eeb8bcbdbcfceee8ffb1bf)
	(_entity
		(_time 1230502951618)
	)
	(_component
		(circ_paritate
			(_object
				(_port (_internal v ~BIT_VECTOR{3~downto~0}~13 0 14 (_entity (_in ))))
				(_port (_internal y ~extSTD.STANDARD.BIT 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation et 0 23 (_component circ_paritate )
		(_port
			((v)(vector))
			((y)(paritate_para))
		)
		(_use (_entity . circ_paritate)
		)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~13 0 14 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_type (_internal ~BIT_VECTOR{3~downto~0}~132 0 18 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_signal (_internal vector ~BIT_VECTOR{3~downto~0}~132 0 18 (_architecture (_uni ))))
		(_signal (_internal paritate_para ~extSTD.STANDARD.BIT 0 19 (_architecture (_uni ))))
		(_process
			(line__25(_architecture 0 0 25 (_assignment (_simple)(_target(0)))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_split (0)
	)
	(_static
		(16843009 )
		(65793 )
		(16777473 )
		(257 )
		(16842753 )
		(65537 )
		(16777217 )
		(1 )
		(16843008 )
		(65792 )
		(16777472 )
		(256 )
		(16842752 )
		(65536 )
		(16777216 )
		(0 )
	)
	(_model . test 1 -1
	)
)
I 000027 55 330 0 cfg_test
(_configuration VHDL (cfg_test 0 31 (test))
	(_version v147)
	(_time 1230506353759 2008.12.29 01:19:13)
	(_source (\./src/test.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code ebb8e9b8bfbcb8febdbdffb1bf)
	(_architecture test
		(_instantiation et
			(_entity . circ_paritate comport_concurent1
			)
		)
	)
)
I 000061 55 1540          1230506353804 schift_register_arch
(_unit VHDL (shift_register 0 1 (schift_register_arch 0 9 ))
	(_version v147)
	(_time 1230506353805 2008.12.29 01:19:13)
	(_source (\./src/shift.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 1a481b1d434d470c1d1f0e431d)
	(_entity
		(_time 1230505916084)
	)
	(_object
		(_generic (_internal n ~extSTD.STANDARD.NATURAL 0 2 \4\ (_entity ((i 4)))))
		(_type (_internal ~BIT_VECTOR{n-1~downto~0}~12 0 3 (_array ~extSTD.STANDARD.BIT ((_downto (c 1 )(i 0))))))
		(_port (_internal p_in ~BIT_VECTOR{n-1~downto~0}~12 0 3 (_entity (_in ))))
		(_type (_internal ~BIT_VECTOR{n-1~downto~0}~122 0 4 (_array ~extSTD.STANDARD.BIT ((_downto (c 2 )(i 0))))))
		(_port (_internal p_out ~BIT_VECTOR{n-1~downto~0}~122 0 4 (_entity (_out ))))
		(_port (_internal reset ~extSTD.STANDARD.BIT 0 5 (_entity (_in ))))
		(_port (_internal clock ~extSTD.STANDARD.BIT 0 5 (_entity (_in ))))
		(_port (_internal shift ~extSTD.STANDARD.BIT 0 5 (_entity (_in ))))
		(_port (_internal LOAD ~extSTD.STANDARD.BIT 0 5 (_entity (_in ))))
		(_port (_internal s_in ~extSTD.STANDARD.BIT 0 6 (_entity (_in ))))
		(_process
			(line__11(_architecture 0 0 11 (_process (_simple)(_target(1(0)))(_sensitivity(3)))))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_model . schift_register_arch 3 -1
	)
)
I 000056 55 978           1230506353852 shift_test_arch
(_unit VHDL (shift_test 0 1 (shift_test_arch 0 4 ))
	(_version v147)
	(_time 1230506353853 2008.12.29 01:19:13)
	(_source (\./src/shift_test.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 491b484b481e145f4f185d104e)
	(_entity
		(_time 1230506042688)
	)
	(_object
		(_signal (_internal clock ~extSTD.STANDARD.BIT 0 12 (_architecture (_uni ))))
		(_type (_internal ~BIT_VECTOR{3~downto~1}~13 0 13 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 1))))))
		(_signal (_internal p_out ~BIT_VECTOR{3~downto~1}~13 0 13 (_architecture (_uni ))))
		(_process
			(line__15(_architecture 0 0 15 (_assignment (_simple)(_target(0)))))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_model . shift_test_arch 1 -1
	)
)
I 000036 55 281 0 config_shift_test
(_configuration VHDL (config_shift_test 0 18 (shift_test))
	(_version v147)
	(_time 1230506353856 2008.12.29 01:19:13)
	(_source (\./src/shift_test.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 491a484b161e485f4f4850131f)
	(_architecture shift_test_arch
	)
)
I 000047 55 851           1230506364861 behave
(_unit VHDL (poarta_xor 0 1 (behave 0 7 ))
	(_version v147)
	(_time 1230506364862 2008.12.29 01:19:24)
	(_source (\./src/porti.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 4f481b4d4f181a584d1b5b151f)
	(_entity
		(_time 1230503357260)
	)
	(_object
		(_generic (_internal del ~extSTD.STANDARD.TIME 0 2 \3.0 ns\ (_entity ((ns 4613937818241073152)))))
		(_port (_internal x1 ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal x2 ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 4 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behave 1 -1
	)
)
I 000047 55 782           1230506364867 behave
(_unit VHDL (inversor 0 15 (behave 0 21 ))
	(_version v147)
	(_time 1230506364868 2008.12.29 01:19:24)
	(_source (\./src/porti.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 4f49124d4c191d594a195d141d)
	(_entity
		(_time 1230501682329)
	)
	(_object
		(_generic (_internal del ~extSTD.STANDARD.TIME 0 16 \4.0 ns\ (_entity ((ns 4616189618054758400)))))
		(_port (_internal x ~extSTD.STANDARD.BIT 0 17 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 18 (_entity (_out ))))
		(_process
			(line__24(_architecture 0 0 24 (_assignment (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behave 1 -1
	)
)
I 000047 55 2697          1230506364937 struct
(_unit VHDL (circ_paritate 0 1 (struct 0 6 ))
	(_version v147)
	(_time 1230506364938 2008.12.29 01:19:24)
	(_source (\./src/circuit_paritate.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 9d9bca92c0cbcb8b9f90dbc6cc)
	(_entity
		(_time 1230502866788)
	)
	(_component
		(xor_gate
			(_object
				(_generic (_internal del ~extSTD.STANDARD.TIME 0 8 (_entity -1 ((ns 4613937818241073152)))))
				(_port (_internal x1 ~extSTD.STANDARD.BIT 0 9 (_entity (_in ))))
				(_port (_internal x2 ~extSTD.STANDARD.BIT 0 9 (_entity (_in ))))
				(_port (_internal y ~extSTD.STANDARD.BIT 0 10 (_entity (_out ))))
			)
		)
		(inv_gate
			(_object
				(_generic (_internal del ~extSTD.STANDARD.TIME 0 14 (_entity -1 ((ns 4616189618054758400)))))
				(_port (_internal x ~extSTD.STANDARD.BIT 0 15 (_entity (_in ))))
				(_port (_internal y ~extSTD.STANDARD.BIT 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation xor1 0 21 (_component xor_gate )
		(_port
			((x1)(v(0)))
			((x2)(v(1)))
			((y)(s1))
		)
		(_use (_implicit)
			(_generic
				((del)((ns 4613937818241073152)))
			)
			(_port
				((x1)(x1))
				((x2)(x2))
				((y)(y))
			)
		)
	)
	(_instantiation xor2 0 22 (_component xor_gate )
		(_port
			((x1)(v(2)))
			((x2)(v(3)))
			((y)(s2))
		)
		(_use (_implicit)
			(_generic
				((del)((ns 4613937818241073152)))
			)
			(_port
				((x1)(x1))
				((x2)(x2))
				((y)(y))
			)
		)
	)
	(_instantiation xor3 0 23 (_component xor_gate )
		(_generic
			((del)((ns 4616189618054758400)))
		)
		(_port
			((x1)(s1))
			((x2)(s2))
			((y)(s3))
		)
		(_use (_implicit)
			(_generic
				((del)((ns 4616189618054758400)))
			)
			(_port
				((x1)(x1))
				((x2)(x2))
				((y)(y))
			)
		)
	)
	(_instantiation inv1 0 24 (_component inv_gate )
		(_port
			((x)(s3))
			((y)(y))
		)
		(_use (_implicit)
			(_generic
				((del)((ns 4616189618054758400)))
			)
			(_port
				((x)(x))
				((y)(y))
			)
		)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 2 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal v ~BIT_VECTOR{3~downto~0}~12 0 2 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_signal (_internal s1 ~extSTD.STANDARD.BIT 0 18 (_architecture (_uni ))))
		(_signal (_internal s2 ~extSTD.STANDARD.BIT 0 18 (_architecture (_uni ))))
		(_signal (_internal s3 ~extSTD.STANDARD.BIT 0 18 (_architecture (_uni ))))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
)
I 000036 55 551 0 cfg_circ_paritate
(_configuration VHDL (cfg_circ_paritate 0 27 (circ_paritate))
	(_version v147)
	(_time 1230506364941 2008.12.29 01:19:24)
	(_source (\./src/circuit_paritate.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 9d9bca92cfcace88cb938ec7c5)
	(_architecture struct
		(_instantiation xor1
			(_entity . poarta_xor behave
			)
		)
		(_instantiation xor2
			(_entity . poarta_xor behave
			)
		)
		(_instantiation xor3
			(_entity . poarta_xor behave
			)
		)
		(_instantiation inv1
			(_entity . inversor behave
			)
		)
	)
)
I 000059 55 1366          1230506364986 comport_concurent1
(_unit VHDL (circ_paritate 0 1 (comport_concurent1 0 37 ))
	(_version v147)
	(_time 1230506364987 2008.12.29 01:19:24)
	(_source (\./src/circuit_paritate.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code ccca9b99969a9adacf9a8a979d)
	(_entity
		(_time 1230502866788)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 2 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal v ~BIT_VECTOR{3~downto~0}~12 0 2 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_signal (_internal t1 ~extSTD.STANDARD.BIT 0 38 (_architecture (_uni ))))
		(_signal (_internal t2 ~extSTD.STANDARD.BIT 0 38 (_architecture (_uni ))))
		(_signal (_internal t3 ~extSTD.STANDARD.BIT 0 38 (_architecture (_uni ))))
		(_process
			(line__40(_architecture 0 0 40 (_assignment (_simple)(_target(1))(_sensitivity(4)))))
			(line__41(_architecture 1 0 41 (_assignment (_simple)(_target(4))(_sensitivity(2)(3)))))
			(line__42(_architecture 2 0 42 (_assignment (_simple)(_target(3))(_sensitivity(0(3))(0(2))))))
			(line__43(_architecture 3 0 43 (_assignment (_simple)(_target(2))(_sensitivity(0(1))(0(0))))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_model . comport_concurent1 4 -1
	)
)
I 000059 55 862           1230506364990 comport_concurent2
(_unit VHDL (circ_paritate 0 1 (comport_concurent2 0 46 ))
	(_version v147)
	(_time 1230506364991 2008.12.29 01:19:24)
	(_source (\./src/circuit_paritate.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code ccca9b99969a9adacfc08a979d)
	(_entity
		(_time 1230502866788)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 2 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal v ~BIT_VECTOR{3~downto~0}~12 0 2 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_process
			(line__49(_architecture 0 0 49 (_assignment (_simple)(_target(1))(_sensitivity(0(3))(0(2))(0(1))(0(0))))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_model . comport_concurent2 1 -1
	)
)
I 000059 55 1035          1230506365055 comport_secvential
(_unit VHDL (circ_paritate 0 1 (comport_secvential 0 8 ))
	(_version v147)
	(_time 1230506365056 2008.12.29 01:19:25)
	(_source (\./src/circuit_paritate.vhd\(\./src/circuit_paritate_secvential.vhd\)))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 0a0c5c0c525c5c1c085a4c515b)
	(_entity
		(_time 1230502866788)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 2 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal v ~BIT_VECTOR{3~downto~0}~12 0 2 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_variable (_internal nr_de_1 ~extSTD.STANDARD.INTEGER 1 17 (_process 0 ((i 0)))))
		(_process
			(line__11(_architecture 0 1 11 (_process (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . comport_secvential 1 -1
	)
)
I 000045 55 1522          1230506365106 test
(_unit VHDL (test 0 9 (test 0 12 ))
	(_version v147)
	(_time 1230506365107 2008.12.29 01:19:25)
	(_source (\./src/test.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 393e683c356f6e2e3c3a2d636d)
	(_entity
		(_time 1230502951618)
	)
	(_component
		(circ_paritate
			(_object
				(_port (_internal v ~BIT_VECTOR{3~downto~0}~13 0 14 (_entity (_in ))))
				(_port (_internal y ~extSTD.STANDARD.BIT 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation et 0 23 (_component circ_paritate )
		(_port
			((v)(vector))
			((y)(paritate_para))
		)
		(_use (_entity . circ_paritate)
		)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~13 0 14 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_type (_internal ~BIT_VECTOR{3~downto~0}~132 0 18 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_signal (_internal vector ~BIT_VECTOR{3~downto~0}~132 0 18 (_architecture (_uni ))))
		(_signal (_internal paritate_para ~extSTD.STANDARD.BIT 0 19 (_architecture (_uni ))))
		(_process
			(line__25(_architecture 0 0 25 (_assignment (_simple)(_target(0)))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_split (0)
	)
	(_static
		(16843009 )
		(65793 )
		(16777473 )
		(257 )
		(16842753 )
		(65537 )
		(16777217 )
		(1 )
		(16843008 )
		(65792 )
		(16777472 )
		(256 )
		(16842752 )
		(65536 )
		(16777216 )
		(0 )
	)
	(_model . test 1 -1
	)
)
I 000027 55 330 0 cfg_test
(_configuration VHDL (cfg_test 0 31 (test))
	(_version v147)
	(_time 1230506365110 2008.12.29 01:19:25)
	(_source (\./src/test.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 484e1e4a461f1b5d1e1e5c121c)
	(_architecture test
		(_instantiation et
			(_entity . circ_paritate comport_concurent1
			)
		)
	)
)
I 000061 55 1540          1230506365157 schift_register_arch
(_unit VHDL (shift_register 0 1 (schift_register_arch 0 9 ))
	(_version v147)
	(_time 1230506365158 2008.12.29 01:19:25)
	(_source (\./src/shift.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 7770217678202a617072632e70)
	(_entity
		(_time 1230505916084)
	)
	(_object
		(_generic (_internal n ~extSTD.STANDARD.NATURAL 0 2 \4\ (_entity ((i 4)))))
		(_type (_internal ~BIT_VECTOR{n-1~downto~0}~12 0 3 (_array ~extSTD.STANDARD.BIT ((_downto (c 1 )(i 0))))))
		(_port (_internal p_in ~BIT_VECTOR{n-1~downto~0}~12 0 3 (_entity (_in ))))
		(_type (_internal ~BIT_VECTOR{n-1~downto~0}~122 0 4 (_array ~extSTD.STANDARD.BIT ((_downto (c 2 )(i 0))))))
		(_port (_internal p_out ~BIT_VECTOR{n-1~downto~0}~122 0 4 (_entity (_out ))))
		(_port (_internal reset ~extSTD.STANDARD.BIT 0 5 (_entity (_in ))))
		(_port (_internal clock ~extSTD.STANDARD.BIT 0 5 (_entity (_in ))))
		(_port (_internal shift ~extSTD.STANDARD.BIT 0 5 (_entity (_in ))))
		(_port (_internal LOAD ~extSTD.STANDARD.BIT 0 5 (_entity (_in ))))
		(_port (_internal s_in ~extSTD.STANDARD.BIT 0 6 (_entity (_in ))))
		(_process
			(line__11(_architecture 0 0 11 (_process (_simple)(_target(1(0)))(_sensitivity(3)))))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_model . schift_register_arch 3 -1
	)
)
I 000056 55 978           1230506365213 shift_test_arch
(_unit VHDL (shift_test 0 1 (shift_test_arch 0 4 ))
	(_version v147)
	(_time 1230506365214 2008.12.29 01:19:25)
	(_source (\./src/shift_test.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code a6a1f0f1a8f1fbb0a0f7b2ffa1)
	(_entity
		(_time 1230506042688)
	)
	(_object
		(_signal (_internal clock ~extSTD.STANDARD.BIT 0 12 (_architecture (_uni ))))
		(_type (_internal ~BIT_VECTOR{3~downto~1}~13 0 13 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 1))))))
		(_signal (_internal p_out ~BIT_VECTOR{3~downto~1}~13 0 13 (_architecture (_uni ))))
		(_process
			(line__15(_architecture 0 0 15 (_assignment (_simple)(_target(0)))))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_model . shift_test_arch 1 -1
	)
)
I 000036 55 281 0 config_shift_test
(_configuration VHDL (config_shift_test 0 18 (shift_test))
	(_version v147)
	(_time 1230506365217 2008.12.29 01:19:25)
	(_source (\./src/shift_test.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code a6a0f0f1f6f1a7b0a0a7bffcf0)
	(_architecture shift_test_arch
	)
)
I 000047 55 851           1230506480147 behave
(_unit VHDL (poarta_xor 0 1 (behave 0 7 ))
	(_version v147)
	(_time 1230506480148 2008.12.29 01:21:20)
	(_source (\./src/porti.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code a3f7f5f4f6f4f6b4a1f7b7f9f3)
	(_entity
		(_time 1230503357260)
	)
	(_object
		(_generic (_internal del ~extSTD.STANDARD.TIME 0 2 \3.0 ns\ (_entity ((ns 4613937818241073152)))))
		(_port (_internal x1 ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal x2 ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 4 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behave 1 -1
	)
)
I 000047 55 782           1230506480153 behave
(_unit VHDL (inversor 0 15 (behave 0 21 ))
	(_version v147)
	(_time 1230506480154 2008.12.29 01:21:20)
	(_source (\./src/porti.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code a3f6fcf4f5f5f1b5a6f5b1f8f1)
	(_entity
		(_time 1230501682329)
	)
	(_object
		(_generic (_internal del ~extSTD.STANDARD.TIME 0 16 \4.0 ns\ (_entity ((ns 4616189618054758400)))))
		(_port (_internal x ~extSTD.STANDARD.BIT 0 17 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 18 (_entity (_out ))))
		(_process
			(line__24(_architecture 0 0 24 (_assignment (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behave 1 -1
	)
)
I 000047 55 2697          1230506480237 struct
(_unit VHDL (circ_paritate 0 1 (struct 0 6 ))
	(_version v147)
	(_time 1230506480238 2008.12.29 01:21:20)
	(_source (\./src/circuit_paritate.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 0153020709575717030c475a50)
	(_entity
		(_time 1230502866788)
	)
	(_component
		(xor_gate
			(_object
				(_generic (_internal del ~extSTD.STANDARD.TIME 0 8 (_entity -1 ((ns 4613937818241073152)))))
				(_port (_internal x1 ~extSTD.STANDARD.BIT 0 9 (_entity (_in ))))
				(_port (_internal x2 ~extSTD.STANDARD.BIT 0 9 (_entity (_in ))))
				(_port (_internal y ~extSTD.STANDARD.BIT 0 10 (_entity (_out ))))
			)
		)
		(inv_gate
			(_object
				(_generic (_internal del ~extSTD.STANDARD.TIME 0 14 (_entity -1 ((ns 4616189618054758400)))))
				(_port (_internal x ~extSTD.STANDARD.BIT 0 15 (_entity (_in ))))
				(_port (_internal y ~extSTD.STANDARD.BIT 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation xor1 0 21 (_component xor_gate )
		(_port
			((x1)(v(0)))
			((x2)(v(1)))
			((y)(s1))
		)
		(_use (_implicit)
			(_generic
				((del)((ns 4613937818241073152)))
			)
			(_port
				((x1)(x1))
				((x2)(x2))
				((y)(y))
			)
		)
	)
	(_instantiation xor2 0 22 (_component xor_gate )
		(_port
			((x1)(v(2)))
			((x2)(v(3)))
			((y)(s2))
		)
		(_use (_implicit)
			(_generic
				((del)((ns 4613937818241073152)))
			)
			(_port
				((x1)(x1))
				((x2)(x2))
				((y)(y))
			)
		)
	)
	(_instantiation xor3 0 23 (_component xor_gate )
		(_generic
			((del)((ns 4616189618054758400)))
		)
		(_port
			((x1)(s1))
			((x2)(s2))
			((y)(s3))
		)
		(_use (_implicit)
			(_generic
				((del)((ns 4616189618054758400)))
			)
			(_port
				((x1)(x1))
				((x2)(x2))
				((y)(y))
			)
		)
	)
	(_instantiation inv1 0 24 (_component inv_gate )
		(_port
			((x)(s3))
			((y)(y))
		)
		(_use (_implicit)
			(_generic
				((del)((ns 4616189618054758400)))
			)
			(_port
				((x)(x))
				((y)(y))
			)
		)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 2 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal v ~BIT_VECTOR{3~downto~0}~12 0 2 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_signal (_internal s1 ~extSTD.STANDARD.BIT 0 18 (_architecture (_uni ))))
		(_signal (_internal s2 ~extSTD.STANDARD.BIT 0 18 (_architecture (_uni ))))
		(_signal (_internal s3 ~extSTD.STANDARD.BIT 0 18 (_architecture (_uni ))))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
)
I 000036 55 551 0 cfg_circ_paritate
(_configuration VHDL (cfg_circ_paritate 0 27 (circ_paritate))
	(_version v147)
	(_time 1230506480241 2008.12.29 01:21:20)
	(_source (\./src/circuit_paritate.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 0153020706565214570f125b59)
	(_architecture struct
		(_instantiation xor1
			(_entity . poarta_xor behave
			)
		)
		(_instantiation xor2
			(_entity . poarta_xor behave
			)
		)
		(_instantiation xor3
			(_entity . poarta_xor behave
			)
		)
		(_instantiation inv1
			(_entity . inversor behave
			)
		)
	)
)
I 000059 55 1366          1230506480255 comport_concurent1
(_unit VHDL (circ_paritate 0 1 (comport_concurent1 0 37 ))
	(_version v147)
	(_time 1230506480256 2008.12.29 01:21:20)
	(_source (\./src/circuit_paritate.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 11431216194747071247574a40)
	(_entity
		(_time 1230502866788)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 2 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal v ~BIT_VECTOR{3~downto~0}~12 0 2 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_signal (_internal t1 ~extSTD.STANDARD.BIT 0 38 (_architecture (_uni ))))
		(_signal (_internal t2 ~extSTD.STANDARD.BIT 0 38 (_architecture (_uni ))))
		(_signal (_internal t3 ~extSTD.STANDARD.BIT 0 38 (_architecture (_uni ))))
		(_process
			(line__40(_architecture 0 0 40 (_assignment (_simple)(_target(1))(_sensitivity(4)))))
			(line__41(_architecture 1 0 41 (_assignment (_simple)(_target(4))(_sensitivity(2)(3)))))
			(line__42(_architecture 2 0 42 (_assignment (_simple)(_target(3))(_sensitivity(0(3))(0(2))))))
			(line__43(_architecture 3 0 43 (_assignment (_simple)(_target(2))(_sensitivity(0(1))(0(0))))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_model . comport_concurent1 4 -1
	)
)
I 000059 55 862           1230506480259 comport_concurent2
(_unit VHDL (circ_paritate 0 1 (comport_concurent2 0 46 ))
	(_version v147)
	(_time 1230506480260 2008.12.29 01:21:20)
	(_source (\./src/circuit_paritate.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 1143121619474707121d574a40)
	(_entity
		(_time 1230502866788)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 2 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal v ~BIT_VECTOR{3~downto~0}~12 0 2 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_process
			(line__49(_architecture 0 0 49 (_assignment (_simple)(_target(1))(_sensitivity(0(3))(0(2))(0(1))(0(0))))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_model . comport_concurent2 1 -1
	)
)
I 000059 55 1035          1230506480322 comport_secvential
(_unit VHDL (circ_paritate 0 1 (comport_secvential 0 8 ))
	(_version v147)
	(_time 1230506480323 2008.12.29 01:21:20)
	(_source (\./src/circuit_paritate.vhd\(\./src/circuit_paritate_secvential.vhd\)))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 5f0d5c5c000909495d0f19040e)
	(_entity
		(_time 1230502866788)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 2 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal v ~BIT_VECTOR{3~downto~0}~12 0 2 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_variable (_internal nr_de_1 ~extSTD.STANDARD.INTEGER 1 17 (_process 0 ((i 0)))))
		(_process
			(line__11(_architecture 0 1 11 (_process (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . comport_secvential 1 -1
	)
)
I 000045 55 1522          1230506480372 test
(_unit VHDL (test 0 9 (test 0 12 ))
	(_version v147)
	(_time 1230506480373 2008.12.29 01:21:20)
	(_source (\./src/test.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 8dde8983dcdbda9a888e99d7d9)
	(_entity
		(_time 1230502951618)
	)
	(_component
		(circ_paritate
			(_object
				(_port (_internal v ~BIT_VECTOR{3~downto~0}~13 0 14 (_entity (_in ))))
				(_port (_internal y ~extSTD.STANDARD.BIT 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation et 0 23 (_component circ_paritate )
		(_port
			((v)(vector))
			((y)(paritate_para))
		)
		(_use (_entity . circ_paritate)
		)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~13 0 14 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_type (_internal ~BIT_VECTOR{3~downto~0}~132 0 18 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_signal (_internal vector ~BIT_VECTOR{3~downto~0}~132 0 18 (_architecture (_uni ))))
		(_signal (_internal paritate_para ~extSTD.STANDARD.BIT 0 19 (_architecture (_uni ))))
		(_process
			(line__25(_architecture 0 0 25 (_assignment (_simple)(_target(0)))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_split (0)
	)
	(_static
		(16843009 )
		(65793 )
		(16777473 )
		(257 )
		(16842753 )
		(65537 )
		(16777217 )
		(1 )
		(16843008 )
		(65792 )
		(16777472 )
		(256 )
		(16842752 )
		(65536 )
		(16777216 )
		(0 )
	)
	(_model . test 1 -1
	)
)
I 000027 55 330 0 cfg_test
(_configuration VHDL (cfg_test 0 31 (test))
	(_version v147)
	(_time 1230506480376 2008.12.29 01:21:20)
	(_source (\./src/test.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 8ddf8e83dfdade98dbdb99d7d9)
	(_architecture test
		(_instantiation et
			(_entity . circ_paritate comport_concurent1
			)
		)
	)
)
I 000061 55 1540          1230506480418 schift_register_arch
(_unit VHDL (shift_register 0 1 (schift_register_arch 0 9 ))
	(_version v147)
	(_time 1230506480419 2008.12.29 01:21:20)
	(_source (\./src/shift.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code bcefbfe8e7ebe1aabbb9a8e5bb)
	(_entity
		(_time 1230505916084)
	)
	(_object
		(_generic (_internal n ~extSTD.STANDARD.NATURAL 0 2 \4\ (_entity ((i 4)))))
		(_type (_internal ~BIT_VECTOR{n-1~downto~0}~12 0 3 (_array ~extSTD.STANDARD.BIT ((_downto (c 1 )(i 0))))))
		(_port (_internal p_in ~BIT_VECTOR{n-1~downto~0}~12 0 3 (_entity (_in ))))
		(_type (_internal ~BIT_VECTOR{n-1~downto~0}~122 0 4 (_array ~extSTD.STANDARD.BIT ((_downto (c 2 )(i 0))))))
		(_port (_internal p_out ~BIT_VECTOR{n-1~downto~0}~122 0 4 (_entity (_out ))))
		(_port (_internal reset ~extSTD.STANDARD.BIT 0 5 (_entity (_in ))))
		(_port (_internal clock ~extSTD.STANDARD.BIT 0 5 (_entity (_in ))))
		(_port (_internal shift ~extSTD.STANDARD.BIT 0 5 (_entity (_in ))))
		(_port (_internal LOAD ~extSTD.STANDARD.BIT 0 5 (_entity (_in ))))
		(_port (_internal s_in ~extSTD.STANDARD.BIT 0 6 (_entity (_in ))))
		(_process
			(line__11(_architecture 0 0 11 (_process (_simple)(_target(1(0)))(_sensitivity(3)))))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_model . schift_register_arch 3 -1
	)
)
I 000047 55 851           1230506491828 behave
(_unit VHDL (poarta_xor 0 1 (behave 0 7 ))
	(_version v147)
	(_time 1230506491829 2008.12.29 01:21:31)
	(_source (\./src/porti.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 48191c4a161f1d5f4a1c5c1218)
	(_entity
		(_time 1230503357260)
	)
	(_object
		(_generic (_internal del ~extSTD.STANDARD.TIME 0 2 \3.0 ns\ (_entity ((ns 4613937818241073152)))))
		(_port (_internal x1 ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal x2 ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 4 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behave 1 -1
	)
)
I 000047 55 782           1230506491834 behave
(_unit VHDL (inversor 0 15 (behave 0 21 ))
	(_version v147)
	(_time 1230506491835 2008.12.29 01:21:31)
	(_source (\./src/porti.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 4818154a151e1a5e4d1e5a131a)
	(_entity
		(_time 1230501682329)
	)
	(_object
		(_generic (_internal del ~extSTD.STANDARD.TIME 0 16 \4.0 ns\ (_entity ((ns 4616189618054758400)))))
		(_port (_internal x ~extSTD.STANDARD.BIT 0 17 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 18 (_entity (_out ))))
		(_process
			(line__24(_architecture 0 0 24 (_assignment (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behave 1 -1
	)
)
I 000047 55 2697          1230506491918 struct
(_unit VHDL (circ_paritate 0 1 (struct 0 6 ))
	(_version v147)
	(_time 1230506491919 2008.12.29 01:21:31)
	(_source (\./src/circuit_paritate.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code a6f6f1f1a9f0f0b0a4abe0fdf7)
	(_entity
		(_time 1230502866788)
	)
	(_component
		(xor_gate
			(_object
				(_generic (_internal del ~extSTD.STANDARD.TIME 0 8 (_entity -1 ((ns 4613937818241073152)))))
				(_port (_internal x1 ~extSTD.STANDARD.BIT 0 9 (_entity (_in ))))
				(_port (_internal x2 ~extSTD.STANDARD.BIT 0 9 (_entity (_in ))))
				(_port (_internal y ~extSTD.STANDARD.BIT 0 10 (_entity (_out ))))
			)
		)
		(inv_gate
			(_object
				(_generic (_internal del ~extSTD.STANDARD.TIME 0 14 (_entity -1 ((ns 4616189618054758400)))))
				(_port (_internal x ~extSTD.STANDARD.BIT 0 15 (_entity (_in ))))
				(_port (_internal y ~extSTD.STANDARD.BIT 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation xor1 0 21 (_component xor_gate )
		(_port
			((x1)(v(0)))
			((x2)(v(1)))
			((y)(s1))
		)
		(_use (_implicit)
			(_generic
				((del)((ns 4613937818241073152)))
			)
			(_port
				((x1)(x1))
				((x2)(x2))
				((y)(y))
			)
		)
	)
	(_instantiation xor2 0 22 (_component xor_gate )
		(_port
			((x1)(v(2)))
			((x2)(v(3)))
			((y)(s2))
		)
		(_use (_implicit)
			(_generic
				((del)((ns 4613937818241073152)))
			)
			(_port
				((x1)(x1))
				((x2)(x2))
				((y)(y))
			)
		)
	)
	(_instantiation xor3 0 23 (_component xor_gate )
		(_generic
			((del)((ns 4616189618054758400)))
		)
		(_port
			((x1)(s1))
			((x2)(s2))
			((y)(s3))
		)
		(_use (_implicit)
			(_generic
				((del)((ns 4616189618054758400)))
			)
			(_port
				((x1)(x1))
				((x2)(x2))
				((y)(y))
			)
		)
	)
	(_instantiation inv1 0 24 (_component inv_gate )
		(_port
			((x)(s3))
			((y)(y))
		)
		(_use (_implicit)
			(_generic
				((del)((ns 4616189618054758400)))
			)
			(_port
				((x)(x))
				((y)(y))
			)
		)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 2 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal v ~BIT_VECTOR{3~downto~0}~12 0 2 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_signal (_internal s1 ~extSTD.STANDARD.BIT 0 18 (_architecture (_uni ))))
		(_signal (_internal s2 ~extSTD.STANDARD.BIT 0 18 (_architecture (_uni ))))
		(_signal (_internal s3 ~extSTD.STANDARD.BIT 0 18 (_architecture (_uni ))))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
)
I 000036 55 551 0 cfg_circ_paritate
(_configuration VHDL (cfg_circ_paritate 0 27 (circ_paritate))
	(_version v147)
	(_time 1230506491922 2008.12.29 01:21:31)
	(_source (\./src/circuit_paritate.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code a6f6f1f1a6f1f5b3f0a8b5fcfe)
	(_architecture struct
		(_instantiation xor1
			(_entity . poarta_xor behave
			)
		)
		(_instantiation xor2
			(_entity . poarta_xor behave
			)
		)
		(_instantiation xor3
			(_entity . poarta_xor behave
			)
		)
		(_instantiation inv1
			(_entity . inversor behave
			)
		)
	)
)
I 000059 55 1366          1230506491940 comport_concurent1
(_unit VHDL (circ_paritate 0 1 (comport_concurent1 0 37 ))
	(_version v147)
	(_time 1230506491941 2008.12.29 01:21:31)
	(_source (\./src/circuit_paritate.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code b5e5e2e1b9e3e3a3b6e3f3eee4)
	(_entity
		(_time 1230502866788)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 2 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal v ~BIT_VECTOR{3~downto~0}~12 0 2 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_signal (_internal t1 ~extSTD.STANDARD.BIT 0 38 (_architecture (_uni ))))
		(_signal (_internal t2 ~extSTD.STANDARD.BIT 0 38 (_architecture (_uni ))))
		(_signal (_internal t3 ~extSTD.STANDARD.BIT 0 38 (_architecture (_uni ))))
		(_process
			(line__40(_architecture 0 0 40 (_assignment (_simple)(_target(1))(_sensitivity(4)))))
			(line__41(_architecture 1 0 41 (_assignment (_simple)(_target(4))(_sensitivity(2)(3)))))
			(line__42(_architecture 2 0 42 (_assignment (_simple)(_target(3))(_sensitivity(0(3))(0(2))))))
			(line__43(_architecture 3 0 43 (_assignment (_simple)(_target(2))(_sensitivity(0(1))(0(0))))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_model . comport_concurent1 4 -1
	)
)
I 000059 55 862           1230506491944 comport_concurent2
(_unit VHDL (circ_paritate 0 1 (comport_concurent2 0 46 ))
	(_version v147)
	(_time 1230506491945 2008.12.29 01:21:31)
	(_source (\./src/circuit_paritate.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code c5959290c99393d3c6c9839e94)
	(_entity
		(_time 1230502866788)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 2 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal v ~BIT_VECTOR{3~downto~0}~12 0 2 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_process
			(line__49(_architecture 0 0 49 (_assignment (_simple)(_target(1))(_sensitivity(0(3))(0(2))(0(1))(0(0))))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_model . comport_concurent2 1 -1
	)
)
I 000059 55 1035          1230506492005 comport_secvential
(_unit VHDL (circ_paritate 0 1 (comport_secvential 0 8 ))
	(_version v147)
	(_time 1230506492006 2008.12.29 01:21:32)
	(_source (\./src/circuit_paritate.vhd\(\./src/circuit_paritate_secvential.vhd\)))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 03535505095555150153455852)
	(_entity
		(_time 1230502866788)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 2 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal v ~BIT_VECTOR{3~downto~0}~12 0 2 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_variable (_internal nr_de_1 ~extSTD.STANDARD.INTEGER 1 17 (_process 0 ((i 0)))))
		(_process
			(line__11(_architecture 0 1 11 (_process (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . comport_secvential 1 -1
	)
)
I 000045 55 1522          1230506492055 test
(_unit VHDL (test 0 9 (test 0 12 ))
	(_version v147)
	(_time 1230506492056 2008.12.29 01:21:32)
	(_source (\./src/test.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 32636337356465253731266866)
	(_entity
		(_time 1230502951618)
	)
	(_component
		(circ_paritate
			(_object
				(_port (_internal v ~BIT_VECTOR{3~downto~0}~13 0 14 (_entity (_in ))))
				(_port (_internal y ~extSTD.STANDARD.BIT 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation et 0 23 (_component circ_paritate )
		(_port
			((v)(vector))
			((y)(paritate_para))
		)
		(_use (_entity . circ_paritate)
		)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~13 0 14 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_type (_internal ~BIT_VECTOR{3~downto~0}~132 0 18 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_signal (_internal vector ~BIT_VECTOR{3~downto~0}~132 0 18 (_architecture (_uni ))))
		(_signal (_internal paritate_para ~extSTD.STANDARD.BIT 0 19 (_architecture (_uni ))))
		(_process
			(line__25(_architecture 0 0 25 (_assignment (_simple)(_target(0)))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_split (0)
	)
	(_static
		(16843009 )
		(65793 )
		(16777473 )
		(257 )
		(16842753 )
		(65537 )
		(16777217 )
		(1 )
		(16843008 )
		(65792 )
		(16777472 )
		(256 )
		(16842752 )
		(65536 )
		(16777216 )
		(0 )
	)
	(_model . test 1 -1
	)
)
I 000027 55 330 0 cfg_test
(_configuration VHDL (cfg_test 0 31 (test))
	(_version v147)
	(_time 1230506492059 2008.12.29 01:21:32)
	(_source (\./src/test.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 32626437366561276464266866)
	(_architecture test
		(_instantiation et
			(_entity . circ_paritate comport_concurent1
			)
		)
	)
)
I 000061 55 1540          1230506492103 schift_register_arch
(_unit VHDL (shift_register 0 1 (schift_register_arch 0 9 ))
	(_version v147)
	(_time 1230506492104 2008.12.29 01:21:32)
	(_source (\./src/shift.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 6130376168363c776664753866)
	(_entity
		(_time 1230505916084)
	)
	(_object
		(_generic (_internal n ~extSTD.STANDARD.NATURAL 0 2 \4\ (_entity ((i 4)))))
		(_type (_internal ~BIT_VECTOR{n-1~downto~0}~12 0 3 (_array ~extSTD.STANDARD.BIT ((_downto (c 1 )(i 0))))))
		(_port (_internal p_in ~BIT_VECTOR{n-1~downto~0}~12 0 3 (_entity (_in ))))
		(_type (_internal ~BIT_VECTOR{n-1~downto~0}~122 0 4 (_array ~extSTD.STANDARD.BIT ((_downto (c 2 )(i 0))))))
		(_port (_internal p_out ~BIT_VECTOR{n-1~downto~0}~122 0 4 (_entity (_out ))))
		(_port (_internal reset ~extSTD.STANDARD.BIT 0 5 (_entity (_in ))))
		(_port (_internal clock ~extSTD.STANDARD.BIT 0 5 (_entity (_in ))))
		(_port (_internal shift ~extSTD.STANDARD.BIT 0 5 (_entity (_in ))))
		(_port (_internal LOAD ~extSTD.STANDARD.BIT 0 5 (_entity (_in ))))
		(_port (_internal s_in ~extSTD.STANDARD.BIT 0 6 (_entity (_in ))))
		(_process
			(line__11(_architecture 0 0 11 (_process (_simple)(_target(1(0)))(_sensitivity(3)))))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_model . schift_register_arch 3 -1
	)
)
I 000047 55 851           1230506502327 behave
(_unit VHDL (poarta_xor 0 1 (behave 0 7 ))
	(_version v147)
	(_time 1230506502328 2008.12.29 01:21:42)
	(_source (\./src/porti.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 4b4e4d494f1c1e5c491f5f111b)
	(_entity
		(_time 1230503357260)
	)
	(_object
		(_generic (_internal del ~extSTD.STANDARD.TIME 0 2 \3.0 ns\ (_entity ((ns 4613937818241073152)))))
		(_port (_internal x1 ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal x2 ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 4 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behave 1 -1
	)
)
I 000047 55 782           1230506502333 behave
(_unit VHDL (inversor 0 15 (behave 0 21 ))
	(_version v147)
	(_time 1230506502334 2008.12.29 01:21:42)
	(_source (\./src/porti.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 4b4f44494c1d195d4e1d591019)
	(_entity
		(_time 1230501682329)
	)
	(_object
		(_generic (_internal del ~extSTD.STANDARD.TIME 0 16 \4.0 ns\ (_entity ((ns 4616189618054758400)))))
		(_port (_internal x ~extSTD.STANDARD.BIT 0 17 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 18 (_entity (_out ))))
		(_process
			(line__24(_architecture 0 0 24 (_assignment (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behave 1 -1
	)
)
I 000047 55 2697          1230506502410 struct
(_unit VHDL (circ_paritate 0 1 (struct 0 6 ))
	(_version v147)
	(_time 1230506502411 2008.12.29 01:21:42)
	(_source (\./src/circuit_paritate.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 999d9c9699cfcf8f9b94dfc2c8)
	(_entity
		(_time 1230502866788)
	)
	(_component
		(xor_gate
			(_object
				(_generic (_internal del ~extSTD.STANDARD.TIME 0 8 (_entity -1 ((ns 4613937818241073152)))))
				(_port (_internal x1 ~extSTD.STANDARD.BIT 0 9 (_entity (_in ))))
				(_port (_internal x2 ~extSTD.STANDARD.BIT 0 9 (_entity (_in ))))
				(_port (_internal y ~extSTD.STANDARD.BIT 0 10 (_entity (_out ))))
			)
		)
		(inv_gate
			(_object
				(_generic (_internal del ~extSTD.STANDARD.TIME 0 14 (_entity -1 ((ns 4616189618054758400)))))
				(_port (_internal x ~extSTD.STANDARD.BIT 0 15 (_entity (_in ))))
				(_port (_internal y ~extSTD.STANDARD.BIT 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation xor1 0 21 (_component xor_gate )
		(_port
			((x1)(v(0)))
			((x2)(v(1)))
			((y)(s1))
		)
		(_use (_implicit)
			(_generic
				((del)((ns 4613937818241073152)))
			)
			(_port
				((x1)(x1))
				((x2)(x2))
				((y)(y))
			)
		)
	)
	(_instantiation xor2 0 22 (_component xor_gate )
		(_port
			((x1)(v(2)))
			((x2)(v(3)))
			((y)(s2))
		)
		(_use (_implicit)
			(_generic
				((del)((ns 4613937818241073152)))
			)
			(_port
				((x1)(x1))
				((x2)(x2))
				((y)(y))
			)
		)
	)
	(_instantiation xor3 0 23 (_component xor_gate )
		(_generic
			((del)((ns 4616189618054758400)))
		)
		(_port
			((x1)(s1))
			((x2)(s2))
			((y)(s3))
		)
		(_use (_implicit)
			(_generic
				((del)((ns 4616189618054758400)))
			)
			(_port
				((x1)(x1))
				((x2)(x2))
				((y)(y))
			)
		)
	)
	(_instantiation inv1 0 24 (_component inv_gate )
		(_port
			((x)(s3))
			((y)(y))
		)
		(_use (_implicit)
			(_generic
				((del)((ns 4616189618054758400)))
			)
			(_port
				((x)(x))
				((y)(y))
			)
		)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 2 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal v ~BIT_VECTOR{3~downto~0}~12 0 2 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_signal (_internal s1 ~extSTD.STANDARD.BIT 0 18 (_architecture (_uni ))))
		(_signal (_internal s2 ~extSTD.STANDARD.BIT 0 18 (_architecture (_uni ))))
		(_signal (_internal s3 ~extSTD.STANDARD.BIT 0 18 (_architecture (_uni ))))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
)
I 000036 55 551 0 cfg_circ_paritate
(_configuration VHDL (cfg_circ_paritate 0 27 (circ_paritate))
	(_version v147)
	(_time 1230506502414 2008.12.29 01:21:42)
	(_source (\./src/circuit_paritate.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code a8acadffa6fffbbdfea6bbf2f0)
	(_architecture struct
		(_instantiation xor1
			(_entity . poarta_xor behave
			)
		)
		(_instantiation xor2
			(_entity . poarta_xor behave
			)
		)
		(_instantiation xor3
			(_entity . poarta_xor behave
			)
		)
		(_instantiation inv1
			(_entity . inversor behave
			)
		)
	)
)
I 000059 55 1366          1230506502432 comport_concurent1
(_unit VHDL (circ_paritate 0 1 (comport_concurent1 0 37 ))
	(_version v147)
	(_time 1230506502433 2008.12.29 01:21:42)
	(_source (\./src/circuit_paritate.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code b8bcbdecb9eeeeaebbeefee3e9)
	(_entity
		(_time 1230502866788)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 2 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal v ~BIT_VECTOR{3~downto~0}~12 0 2 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_signal (_internal t1 ~extSTD.STANDARD.BIT 0 38 (_architecture (_uni ))))
		(_signal (_internal t2 ~extSTD.STANDARD.BIT 0 38 (_architecture (_uni ))))
		(_signal (_internal t3 ~extSTD.STANDARD.BIT 0 38 (_architecture (_uni ))))
		(_process
			(line__40(_architecture 0 0 40 (_assignment (_simple)(_target(1))(_sensitivity(4)))))
			(line__41(_architecture 1 0 41 (_assignment (_simple)(_target(4))(_sensitivity(2)(3)))))
			(line__42(_architecture 2 0 42 (_assignment (_simple)(_target(3))(_sensitivity(0(3))(0(2))))))
			(line__43(_architecture 3 0 43 (_assignment (_simple)(_target(2))(_sensitivity(0(1))(0(0))))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_model . comport_concurent1 4 -1
	)
)
I 000059 55 862           1230506502437 comport_concurent2
(_unit VHDL (circ_paritate 0 1 (comport_concurent2 0 46 ))
	(_version v147)
	(_time 1230506502438 2008.12.29 01:21:42)
	(_source (\./src/circuit_paritate.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code b8bcbdecb9eeeeaebbb4fee3e9)
	(_entity
		(_time 1230502866788)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 2 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal v ~BIT_VECTOR{3~downto~0}~12 0 2 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_process
			(line__49(_architecture 0 0 49 (_assignment (_simple)(_target(1))(_sensitivity(0(3))(0(2))(0(1))(0(0))))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_model . comport_concurent2 1 -1
	)
)
I 000059 55 1035          1230506502498 comport_secvential
(_unit VHDL (circ_paritate 0 1 (comport_secvential 0 8 ))
	(_version v147)
	(_time 1230506502499 2008.12.29 01:21:42)
	(_source (\./src/circuit_paritate.vhd\(\./src/circuit_paritate_secvential.vhd\)))
	(_use (std(standard)))
	(_parameters dbg)
	(_code f6f2f3a6f9a0a0e0f4a6b0ada7)
	(_entity
		(_time 1230502866788)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 2 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal v ~BIT_VECTOR{3~downto~0}~12 0 2 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_variable (_internal nr_de_1 ~extSTD.STANDARD.INTEGER 1 17 (_process 0 ((i 0)))))
		(_process
			(line__11(_architecture 0 1 11 (_process (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . comport_secvential 1 -1
	)
)
I 000045 55 1522          1230506502549 test
(_unit VHDL (test 0 9 (test 0 12 ))
	(_version v147)
	(_time 1230506502550 2008.12.29 01:21:42)
	(_source (\./src/test.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 25202621257372322026317f71)
	(_entity
		(_time 1230502951618)
	)
	(_component
		(circ_paritate
			(_object
				(_port (_internal v ~BIT_VECTOR{3~downto~0}~13 0 14 (_entity (_in ))))
				(_port (_internal y ~extSTD.STANDARD.BIT 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation et 0 23 (_component circ_paritate )
		(_port
			((v)(vector))
			((y)(paritate_para))
		)
		(_use (_entity . circ_paritate)
		)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~13 0 14 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_type (_internal ~BIT_VECTOR{3~downto~0}~132 0 18 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_signal (_internal vector ~BIT_VECTOR{3~downto~0}~132 0 18 (_architecture (_uni ))))
		(_signal (_internal paritate_para ~extSTD.STANDARD.BIT 0 19 (_architecture (_uni ))))
		(_process
			(line__25(_architecture 0 0 25 (_assignment (_simple)(_target(0)))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_split (0)
	)
	(_static
		(16843009 )
		(65793 )
		(16777473 )
		(257 )
		(16842753 )
		(65537 )
		(16777217 )
		(1 )
		(16843008 )
		(65792 )
		(16777472 )
		(256 )
		(16842752 )
		(65536 )
		(16777216 )
		(0 )
	)
	(_model . test 1 -1
	)
)
I 000027 55 330 0 cfg_test
(_configuration VHDL (cfg_test 0 31 (test))
	(_version v147)
	(_time 1230506502553 2008.12.29 01:21:42)
	(_source (\./src/test.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 25212121267276307373317f71)
	(_architecture test
		(_instantiation et
			(_entity . circ_paritate comport_concurent1
			)
		)
	)
)
I 000061 55 1540          1230506502597 schift_register_arch
(_unit VHDL (shift_register 0 1 (schift_register_arch 0 9 ))
	(_version v147)
	(_time 1230506502598 2008.12.29 01:21:42)
	(_source (\./src/shift.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 54515057580309425351400d53)
	(_entity
		(_time 1230505916084)
	)
	(_object
		(_generic (_internal n ~extSTD.STANDARD.NATURAL 0 2 \4\ (_entity ((i 4)))))
		(_type (_internal ~BIT_VECTOR{n-1~downto~0}~12 0 3 (_array ~extSTD.STANDARD.BIT ((_downto (c 1 )(i 0))))))
		(_port (_internal p_in ~BIT_VECTOR{n-1~downto~0}~12 0 3 (_entity (_in ))))
		(_type (_internal ~BIT_VECTOR{n-1~downto~0}~122 0 4 (_array ~extSTD.STANDARD.BIT ((_downto (c 2 )(i 0))))))
		(_port (_internal p_out ~BIT_VECTOR{n-1~downto~0}~122 0 4 (_entity (_out ))))
		(_port (_internal reset ~extSTD.STANDARD.BIT 0 5 (_entity (_in ))))
		(_port (_internal clock ~extSTD.STANDARD.BIT 0 5 (_entity (_in ))))
		(_port (_internal shift ~extSTD.STANDARD.BIT 0 5 (_entity (_in ))))
		(_port (_internal LOAD ~extSTD.STANDARD.BIT 0 5 (_entity (_in ))))
		(_port (_internal s_in ~extSTD.STANDARD.BIT 0 6 (_entity (_in ))))
		(_process
			(line__11(_architecture 0 0 11 (_process (_simple)(_target(1(0)))(_sensitivity(3)))))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_model . schift_register_arch 3 -1
	)
)
I 000047 55 851           1230506511486 behave
(_unit VHDL (poarta_xor 0 1 (behave 0 7 ))
	(_version v147)
	(_time 1230506511487 2008.12.29 01:21:51)
	(_source (\./src/porti.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 10134117464745071244044a40)
	(_entity
		(_time 1230503357260)
	)
	(_object
		(_generic (_internal del ~extSTD.STANDARD.TIME 0 2 \3.0 ns\ (_entity ((ns 4613937818241073152)))))
		(_port (_internal x1 ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal x2 ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 4 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behave 1 -1
	)
)
I 000047 55 782           1230506511492 behave
(_unit VHDL (inversor 0 15 (behave 0 21 ))
	(_version v147)
	(_time 1230506511493 2008.12.29 01:21:51)
	(_source (\./src/porti.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 10124817454642061546024b42)
	(_entity
		(_time 1230501682329)
	)
	(_object
		(_generic (_internal del ~extSTD.STANDARD.TIME 0 16 \4.0 ns\ (_entity ((ns 4616189618054758400)))))
		(_port (_internal x ~extSTD.STANDARD.BIT 0 17 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 18 (_entity (_out ))))
		(_process
			(line__24(_architecture 0 0 24 (_assignment (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behave 1 -1
	)
)
I 000047 55 2697          1230506511572 struct
(_unit VHDL (circ_paritate 0 1 (struct 0 6 ))
	(_version v147)
	(_time 1230506511573 2008.12.29 01:21:51)
	(_source (\./src/circuit_paritate.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 6e6c3c6e323838786c6328353f)
	(_entity
		(_time 1230502866788)
	)
	(_component
		(xor_gate
			(_object
				(_generic (_internal del ~extSTD.STANDARD.TIME 0 8 (_entity -1 ((ns 4613937818241073152)))))
				(_port (_internal x1 ~extSTD.STANDARD.BIT 0 9 (_entity (_in ))))
				(_port (_internal x2 ~extSTD.STANDARD.BIT 0 9 (_entity (_in ))))
				(_port (_internal y ~extSTD.STANDARD.BIT 0 10 (_entity (_out ))))
			)
		)
		(inv_gate
			(_object
				(_generic (_internal del ~extSTD.STANDARD.TIME 0 14 (_entity -1 ((ns 4616189618054758400)))))
				(_port (_internal x ~extSTD.STANDARD.BIT 0 15 (_entity (_in ))))
				(_port (_internal y ~extSTD.STANDARD.BIT 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation xor1 0 21 (_component xor_gate )
		(_port
			((x1)(v(0)))
			((x2)(v(1)))
			((y)(s1))
		)
		(_use (_implicit)
			(_generic
				((del)((ns 4613937818241073152)))
			)
			(_port
				((x1)(x1))
				((x2)(x2))
				((y)(y))
			)
		)
	)
	(_instantiation xor2 0 22 (_component xor_gate )
		(_port
			((x1)(v(2)))
			((x2)(v(3)))
			((y)(s2))
		)
		(_use (_implicit)
			(_generic
				((del)((ns 4613937818241073152)))
			)
			(_port
				((x1)(x1))
				((x2)(x2))
				((y)(y))
			)
		)
	)
	(_instantiation xor3 0 23 (_component xor_gate )
		(_generic
			((del)((ns 4616189618054758400)))
		)
		(_port
			((x1)(s1))
			((x2)(s2))
			((y)(s3))
		)
		(_use (_implicit)
			(_generic
				((del)((ns 4616189618054758400)))
			)
			(_port
				((x1)(x1))
				((x2)(x2))
				((y)(y))
			)
		)
	)
	(_instantiation inv1 0 24 (_component inv_gate )
		(_port
			((x)(s3))
			((y)(y))
		)
		(_use (_implicit)
			(_generic
				((del)((ns 4616189618054758400)))
			)
			(_port
				((x)(x))
				((y)(y))
			)
		)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 2 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal v ~BIT_VECTOR{3~downto~0}~12 0 2 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_signal (_internal s1 ~extSTD.STANDARD.BIT 0 18 (_architecture (_uni ))))
		(_signal (_internal s2 ~extSTD.STANDARD.BIT 0 18 (_architecture (_uni ))))
		(_signal (_internal s3 ~extSTD.STANDARD.BIT 0 18 (_architecture (_uni ))))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
)
I 000036 55 551 0 cfg_circ_paritate
(_configuration VHDL (cfg_circ_paritate 0 27 (circ_paritate))
	(_version v147)
	(_time 1230506511576 2008.12.29 01:21:51)
	(_source (\./src/circuit_paritate.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 6e6c3c6e3d393d7b38607d3436)
	(_architecture struct
		(_instantiation xor1
			(_entity . poarta_xor behave
			)
		)
		(_instantiation xor2
			(_entity . poarta_xor behave
			)
		)
		(_instantiation xor3
			(_entity . poarta_xor behave
			)
		)
		(_instantiation inv1
			(_entity . inversor behave
			)
		)
	)
)
I 000059 55 1366          1230506511586 comport_concurent1
(_unit VHDL (circ_paritate 0 1 (comport_concurent1 0 37 ))
	(_version v147)
	(_time 1230506511587 2008.12.29 01:21:51)
	(_source (\./src/circuit_paritate.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 7d7f2f7c202b2b6b7e2b3b262c)
	(_entity
		(_time 1230502866788)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 2 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal v ~BIT_VECTOR{3~downto~0}~12 0 2 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_signal (_internal t1 ~extSTD.STANDARD.BIT 0 38 (_architecture (_uni ))))
		(_signal (_internal t2 ~extSTD.STANDARD.BIT 0 38 (_architecture (_uni ))))
		(_signal (_internal t3 ~extSTD.STANDARD.BIT 0 38 (_architecture (_uni ))))
		(_process
			(line__40(_architecture 0 0 40 (_assignment (_simple)(_target(1))(_sensitivity(4)))))
			(line__41(_architecture 1 0 41 (_assignment (_simple)(_target(4))(_sensitivity(2)(3)))))
			(line__42(_architecture 2 0 42 (_assignment (_simple)(_target(3))(_sensitivity(0(3))(0(2))))))
			(line__43(_architecture 3 0 43 (_assignment (_simple)(_target(2))(_sensitivity(0(1))(0(0))))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_model . comport_concurent1 4 -1
	)
)
I 000059 55 862           1230506511590 comport_concurent2
(_unit VHDL (circ_paritate 0 1 (comport_concurent2 0 46 ))
	(_version v147)
	(_time 1230506511591 2008.12.29 01:21:51)
	(_source (\./src/circuit_paritate.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 7d7f2f7c202b2b6b7e713b262c)
	(_entity
		(_time 1230502866788)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 2 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal v ~BIT_VECTOR{3~downto~0}~12 0 2 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_process
			(line__49(_architecture 0 0 49 (_assignment (_simple)(_target(1))(_sensitivity(0(3))(0(2))(0(1))(0(0))))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_model . comport_concurent2 1 -1
	)
)
I 000059 55 1035          1230506511652 comport_secvential
(_unit VHDL (circ_paritate 0 1 (comport_secvential 0 8 ))
	(_version v147)
	(_time 1230506511653 2008.12.29 01:21:51)
	(_source (\./src/circuit_paritate.vhd\(\./src/circuit_paritate_secvential.vhd\)))
	(_use (std(standard)))
	(_parameters dbg)
	(_code bcbeeee8e6eaeaaabeecfae7ed)
	(_entity
		(_time 1230502866788)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 2 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal v ~BIT_VECTOR{3~downto~0}~12 0 2 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_variable (_internal nr_de_1 ~extSTD.STANDARD.INTEGER 1 17 (_process 0 ((i 0)))))
		(_process
			(line__11(_architecture 0 1 11 (_process (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . comport_secvential 1 -1
	)
)
I 000045 55 1522          1230506511701 test
(_unit VHDL (test 0 9 (test 0 12 ))
	(_version v147)
	(_time 1230506511702 2008.12.29 01:21:51)
	(_source (\./src/test.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code eae9bfb9bebcbdfdefe9feb0be)
	(_entity
		(_time 1230502951618)
	)
	(_component
		(circ_paritate
			(_object
				(_port (_internal v ~BIT_VECTOR{3~downto~0}~13 0 14 (_entity (_in ))))
				(_port (_internal y ~extSTD.STANDARD.BIT 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation et 0 23 (_component circ_paritate )
		(_port
			((v)(vector))
			((y)(paritate_para))
		)
		(_use (_entity . circ_paritate)
		)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~13 0 14 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_type (_internal ~BIT_VECTOR{3~downto~0}~132 0 18 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_signal (_internal vector ~BIT_VECTOR{3~downto~0}~132 0 18 (_architecture (_uni ))))
		(_signal (_internal paritate_para ~extSTD.STANDARD.BIT 0 19 (_architecture (_uni ))))
		(_process
			(line__25(_architecture 0 0 25 (_assignment (_simple)(_target(0)))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_split (0)
	)
	(_static
		(16843009 )
		(65793 )
		(16777473 )
		(257 )
		(16842753 )
		(65537 )
		(16777217 )
		(1 )
		(16843008 )
		(65792 )
		(16777472 )
		(256 )
		(16842752 )
		(65536 )
		(16777216 )
		(0 )
	)
	(_model . test 1 -1
	)
)
I 000027 55 330 0 cfg_test
(_configuration VHDL (cfg_test 0 31 (test))
	(_version v147)
	(_time 1230506511705 2008.12.29 01:21:51)
	(_source (\./src/test.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code eae8b8b9bdbdb9ffbcbcfeb0be)
	(_architecture test
		(_instantiation et
			(_entity . circ_paritate comport_concurent1
			)
		)
	)
)
I 000061 55 1540          1230506511757 schift_register_arch
(_unit VHDL (shift_register 0 1 (schift_register_arch 0 9 ))
	(_version v147)
	(_time 1230506511758 2008.12.29 01:21:51)
	(_source (\./src/shift.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 292a782d287e743f2e2c3d702e)
	(_entity
		(_time 1230505916084)
	)
	(_object
		(_generic (_internal n ~extSTD.STANDARD.NATURAL 0 2 \4\ (_entity ((i 4)))))
		(_type (_internal ~BIT_VECTOR{n-1~downto~0}~12 0 3 (_array ~extSTD.STANDARD.BIT ((_downto (c 1 )(i 0))))))
		(_port (_internal p_in ~BIT_VECTOR{n-1~downto~0}~12 0 3 (_entity (_in ))))
		(_type (_internal ~BIT_VECTOR{n-1~downto~0}~122 0 4 (_array ~extSTD.STANDARD.BIT ((_downto (c 2 )(i 0))))))
		(_port (_internal p_out ~BIT_VECTOR{n-1~downto~0}~122 0 4 (_entity (_out ))))
		(_port (_internal reset ~extSTD.STANDARD.BIT 0 5 (_entity (_in ))))
		(_port (_internal clock ~extSTD.STANDARD.BIT 0 5 (_entity (_in ))))
		(_port (_internal shift ~extSTD.STANDARD.BIT 0 5 (_entity (_in ))))
		(_port (_internal LOAD ~extSTD.STANDARD.BIT 0 5 (_entity (_in ))))
		(_port (_internal s_in ~extSTD.STANDARD.BIT 0 6 (_entity (_in ))))
		(_process
			(line__11(_architecture 0 0 11 (_process (_simple)(_target(1(0)))(_sensitivity(3)))))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_model . schift_register_arch 3 -1
	)
)
I 000047 55 851           1230506521194 behave
(_unit VHDL (poarta_xor 0 1 (behave 0 7 ))
	(_version v147)
	(_time 1230506521195 2008.12.29 01:22:01)
	(_source (\./src/porti.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 07070701565052100553135d57)
	(_entity
		(_time 1230503357260)
	)
	(_object
		(_generic (_internal del ~extSTD.STANDARD.TIME 0 2 \3.0 ns\ (_entity ((ns 4613937818241073152)))))
		(_port (_internal x1 ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal x2 ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 4 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behave 1 -1
	)
)
I 000047 55 782           1230506521200 behave
(_unit VHDL (inversor 0 15 (behave 0 21 ))
	(_version v147)
	(_time 1230506521201 2008.12.29 01:22:01)
	(_source (\./src/porti.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 07060e01555155110251155c55)
	(_entity
		(_time 1230501682329)
	)
	(_object
		(_generic (_internal del ~extSTD.STANDARD.TIME 0 16 \4.0 ns\ (_entity ((ns 4616189618054758400)))))
		(_port (_internal x ~extSTD.STANDARD.BIT 0 17 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 18 (_entity (_out ))))
		(_process
			(line__24(_architecture 0 0 24 (_assignment (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behave 1 -1
	)
)
I 000047 55 2697          1230506521272 struct
(_unit VHDL (circ_paritate 0 1 (struct 0 6 ))
	(_version v147)
	(_time 1230506521273 2008.12.29 01:22:01)
	(_source (\./src/circuit_paritate.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 55545656590303435758130e04)
	(_entity
		(_time 1230502866788)
	)
	(_component
		(xor_gate
			(_object
				(_generic (_internal del ~extSTD.STANDARD.TIME 0 8 (_entity -1 ((ns 4613937818241073152)))))
				(_port (_internal x1 ~extSTD.STANDARD.BIT 0 9 (_entity (_in ))))
				(_port (_internal x2 ~extSTD.STANDARD.BIT 0 9 (_entity (_in ))))
				(_port (_internal y ~extSTD.STANDARD.BIT 0 10 (_entity (_out ))))
			)
		)
		(inv_gate
			(_object
				(_generic (_internal del ~extSTD.STANDARD.TIME 0 14 (_entity -1 ((ns 4616189618054758400)))))
				(_port (_internal x ~extSTD.STANDARD.BIT 0 15 (_entity (_in ))))
				(_port (_internal y ~extSTD.STANDARD.BIT 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation xor1 0 21 (_component xor_gate )
		(_port
			((x1)(v(0)))
			((x2)(v(1)))
			((y)(s1))
		)
		(_use (_implicit)
			(_generic
				((del)((ns 4613937818241073152)))
			)
			(_port
				((x1)(x1))
				((x2)(x2))
				((y)(y))
			)
		)
	)
	(_instantiation xor2 0 22 (_component xor_gate )
		(_port
			((x1)(v(2)))
			((x2)(v(3)))
			((y)(s2))
		)
		(_use (_implicit)
			(_generic
				((del)((ns 4613937818241073152)))
			)
			(_port
				((x1)(x1))
				((x2)(x2))
				((y)(y))
			)
		)
	)
	(_instantiation xor3 0 23 (_component xor_gate )
		(_generic
			((del)((ns 4616189618054758400)))
		)
		(_port
			((x1)(s1))
			((x2)(s2))
			((y)(s3))
		)
		(_use (_implicit)
			(_generic
				((del)((ns 4616189618054758400)))
			)
			(_port
				((x1)(x1))
				((x2)(x2))
				((y)(y))
			)
		)
	)
	(_instantiation inv1 0 24 (_component inv_gate )
		(_port
			((x)(s3))
			((y)(y))
		)
		(_use (_implicit)
			(_generic
				((del)((ns 4616189618054758400)))
			)
			(_port
				((x)(x))
				((y)(y))
			)
		)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 2 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal v ~BIT_VECTOR{3~downto~0}~12 0 2 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_signal (_internal s1 ~extSTD.STANDARD.BIT 0 18 (_architecture (_uni ))))
		(_signal (_internal s2 ~extSTD.STANDARD.BIT 0 18 (_architecture (_uni ))))
		(_signal (_internal s3 ~extSTD.STANDARD.BIT 0 18 (_architecture (_uni ))))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
)
I 000036 55 551 0 cfg_circ_paritate
(_configuration VHDL (cfg_circ_paritate 0 27 (circ_paritate))
	(_version v147)
	(_time 1230506521276 2008.12.29 01:22:01)
	(_source (\./src/circuit_paritate.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 5554565656020640035b460f0d)
	(_architecture struct
		(_instantiation xor1
			(_entity . poarta_xor behave
			)
		)
		(_instantiation xor2
			(_entity . poarta_xor behave
			)
		)
		(_instantiation xor3
			(_entity . poarta_xor behave
			)
		)
		(_instantiation inv1
			(_entity . inversor behave
			)
		)
	)
)
I 000059 55 1366          1230506521292 comport_concurent1
(_unit VHDL (circ_paritate 0 1 (comport_concurent1 0 37 ))
	(_version v147)
	(_time 1230506521293 2008.12.29 01:22:01)
	(_source (\./src/circuit_paritate.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 65646665693333736633233e34)
	(_entity
		(_time 1230502866788)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 2 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal v ~BIT_VECTOR{3~downto~0}~12 0 2 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_signal (_internal t1 ~extSTD.STANDARD.BIT 0 38 (_architecture (_uni ))))
		(_signal (_internal t2 ~extSTD.STANDARD.BIT 0 38 (_architecture (_uni ))))
		(_signal (_internal t3 ~extSTD.STANDARD.BIT 0 38 (_architecture (_uni ))))
		(_process
			(line__40(_architecture 0 0 40 (_assignment (_simple)(_target(1))(_sensitivity(4)))))
			(line__41(_architecture 1 0 41 (_assignment (_simple)(_target(4))(_sensitivity(2)(3)))))
			(line__42(_architecture 2 0 42 (_assignment (_simple)(_target(3))(_sensitivity(0(3))(0(2))))))
			(line__43(_architecture 3 0 43 (_assignment (_simple)(_target(2))(_sensitivity(0(1))(0(0))))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_model . comport_concurent1 4 -1
	)
)
I 000059 55 862           1230506521296 comport_concurent2
(_unit VHDL (circ_paritate 0 1 (comport_concurent2 0 46 ))
	(_version v147)
	(_time 1230506521297 2008.12.29 01:22:01)
	(_source (\./src/circuit_paritate.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 65646665693333736669233e34)
	(_entity
		(_time 1230502866788)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 2 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal v ~BIT_VECTOR{3~downto~0}~12 0 2 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_process
			(line__49(_architecture 0 0 49 (_assignment (_simple)(_target(1))(_sensitivity(0(3))(0(2))(0(1))(0(0))))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_model . comport_concurent2 1 -1
	)
)
I 000059 55 1035          1230506521356 comport_secvential
(_unit VHDL (circ_paritate 0 1 (comport_secvential 0 8 ))
	(_version v147)
	(_time 1230506521357 2008.12.29 01:22:01)
	(_source (\./src/circuit_paritate.vhd\(\./src/circuit_paritate_secvential.vhd\)))
	(_use (std(standard)))
	(_parameters dbg)
	(_code a3a2a0f4a9f5f5b5a1f3e5f8f2)
	(_entity
		(_time 1230502866788)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 2 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal v ~BIT_VECTOR{3~downto~0}~12 0 2 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_variable (_internal nr_de_1 ~extSTD.STANDARD.INTEGER 1 17 (_process 0 ((i 0)))))
		(_process
			(line__11(_architecture 0 1 11 (_process (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . comport_secvential 1 -1
	)
)
I 000045 55 1522          1230506521406 test
(_unit VHDL (test 0 9 (test 0 12 ))
	(_version v147)
	(_time 1230506521407 2008.12.29 01:22:01)
	(_source (\./src/test.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code d2d2d680d58485c5d7d1c68886)
	(_entity
		(_time 1230502951618)
	)
	(_component
		(circ_paritate
			(_object
				(_port (_internal v ~BIT_VECTOR{3~downto~0}~13 0 14 (_entity (_in ))))
				(_port (_internal y ~extSTD.STANDARD.BIT 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation et 0 23 (_component circ_paritate )
		(_port
			((v)(vector))
			((y)(paritate_para))
		)
		(_use (_entity . circ_paritate)
		)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~13 0 14 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_type (_internal ~BIT_VECTOR{3~downto~0}~132 0 18 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_signal (_internal vector ~BIT_VECTOR{3~downto~0}~132 0 18 (_architecture (_uni ))))
		(_signal (_internal paritate_para ~extSTD.STANDARD.BIT 0 19 (_architecture (_uni ))))
		(_process
			(line__25(_architecture 0 0 25 (_assignment (_simple)(_target(0)))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_split (0)
	)
	(_static
		(16843009 )
		(65793 )
		(16777473 )
		(257 )
		(16842753 )
		(65537 )
		(16777217 )
		(1 )
		(16843008 )
		(65792 )
		(16777472 )
		(256 )
		(16842752 )
		(65536 )
		(16777216 )
		(0 )
	)
	(_model . test 1 -1
	)
)
I 000027 55 330 0 cfg_test
(_configuration VHDL (cfg_test 0 31 (test))
	(_version v147)
	(_time 1230506521410 2008.12.29 01:22:01)
	(_source (\./src/test.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code d2d3d180d68581c78484c68886)
	(_architecture test
		(_instantiation et
			(_entity . circ_paritate comport_concurent1
			)
		)
	)
)
I 000061 55 1540          1230506521452 schift_register_arch
(_unit VHDL (shift_register 0 1 (schift_register_arch 0 9 ))
	(_version v147)
	(_time 1230506521453 2008.12.29 01:22:01)
	(_source (\./src/shift.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 0101030708565c170604155806)
	(_entity
		(_time 1230505916084)
	)
	(_object
		(_generic (_internal n ~extSTD.STANDARD.NATURAL 0 2 \4\ (_entity ((i 4)))))
		(_type (_internal ~BIT_VECTOR{n-1~downto~0}~12 0 3 (_array ~extSTD.STANDARD.BIT ((_downto (c 1 )(i 0))))))
		(_port (_internal p_in ~BIT_VECTOR{n-1~downto~0}~12 0 3 (_entity (_in ))))
		(_type (_internal ~BIT_VECTOR{n-1~downto~0}~122 0 4 (_array ~extSTD.STANDARD.BIT ((_downto (c 2 )(i 0))))))
		(_port (_internal p_out ~BIT_VECTOR{n-1~downto~0}~122 0 4 (_entity (_out ))))
		(_port (_internal reset ~extSTD.STANDARD.BIT 0 5 (_entity (_in ))))
		(_port (_internal clock ~extSTD.STANDARD.BIT 0 5 (_entity (_in ))))
		(_port (_internal shift ~extSTD.STANDARD.BIT 0 5 (_entity (_in ))))
		(_port (_internal LOAD ~extSTD.STANDARD.BIT 0 5 (_entity (_in ))))
		(_port (_internal s_in ~extSTD.STANDARD.BIT 0 6 (_entity (_in ))))
		(_process
			(line__11(_architecture 0 0 11 (_process (_simple)(_target(1(0)))(_sensitivity(3)))))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_model . schift_register_arch 3 -1
	)
)
I 000047 55 851           1230506691615 behave
(_unit VHDL (poarta_xor 0 1 (behave 0 7 ))
	(_version v147)
	(_time 1230506691616 2008.12.29 01:24:51)
	(_source (\./src/porti.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code c6c1cf93969193d1c492d29c96)
	(_entity
		(_time 1230503357260)
	)
	(_object
		(_generic (_internal del ~extSTD.STANDARD.TIME 0 2 \3.0 ns\ (_entity ((ns 4613937818241073152)))))
		(_port (_internal x1 ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal x2 ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 4 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behave 1 -1
	)
)
I 000047 55 782           1230506691621 behave
(_unit VHDL (inversor 0 15 (behave 0 21 ))
	(_version v147)
	(_time 1230506691622 2008.12.29 01:24:51)
	(_source (\./src/porti.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code c6c0c693959094d0c390d49d94)
	(_entity
		(_time 1230501682329)
	)
	(_object
		(_generic (_internal del ~extSTD.STANDARD.TIME 0 16 \4.0 ns\ (_entity ((ns 4616189618054758400)))))
		(_port (_internal x ~extSTD.STANDARD.BIT 0 17 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 18 (_entity (_out ))))
		(_process
			(line__24(_architecture 0 0 24 (_assignment (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behave 1 -1
	)
)
I 000047 55 2697          1230506691710 struct
(_unit VHDL (circ_paritate 0 1 (struct 0 6 ))
	(_version v147)
	(_time 1230506691711 2008.12.29 01:24:51)
	(_source (\./src/circuit_paritate.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 24227620297272322629627f75)
	(_entity
		(_time 1230502866788)
	)
	(_component
		(xor_gate
			(_object
				(_generic (_internal del ~extSTD.STANDARD.TIME 0 8 (_entity -1 ((ns 4613937818241073152)))))
				(_port (_internal x1 ~extSTD.STANDARD.BIT 0 9 (_entity (_in ))))
				(_port (_internal x2 ~extSTD.STANDARD.BIT 0 9 (_entity (_in ))))
				(_port (_internal y ~extSTD.STANDARD.BIT 0 10 (_entity (_out ))))
			)
		)
		(inv_gate
			(_object
				(_generic (_internal del ~extSTD.STANDARD.TIME 0 14 (_entity -1 ((ns 4616189618054758400)))))
				(_port (_internal x ~extSTD.STANDARD.BIT 0 15 (_entity (_in ))))
				(_port (_internal y ~extSTD.STANDARD.BIT 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation xor1 0 21 (_component xor_gate )
		(_port
			((x1)(v(0)))
			((x2)(v(1)))
			((y)(s1))
		)
		(_use (_implicit)
			(_generic
				((del)((ns 4613937818241073152)))
			)
			(_port
				((x1)(x1))
				((x2)(x2))
				((y)(y))
			)
		)
	)
	(_instantiation xor2 0 22 (_component xor_gate )
		(_port
			((x1)(v(2)))
			((x2)(v(3)))
			((y)(s2))
		)
		(_use (_implicit)
			(_generic
				((del)((ns 4613937818241073152)))
			)
			(_port
				((x1)(x1))
				((x2)(x2))
				((y)(y))
			)
		)
	)
	(_instantiation xor3 0 23 (_component xor_gate )
		(_generic
			((del)((ns 4616189618054758400)))
		)
		(_port
			((x1)(s1))
			((x2)(s2))
			((y)(s3))
		)
		(_use (_implicit)
			(_generic
				((del)((ns 4616189618054758400)))
			)
			(_port
				((x1)(x1))
				((x2)(x2))
				((y)(y))
			)
		)
	)
	(_instantiation inv1 0 24 (_component inv_gate )
		(_port
			((x)(s3))
			((y)(y))
		)
		(_use (_implicit)
			(_generic
				((del)((ns 4616189618054758400)))
			)
			(_port
				((x)(x))
				((y)(y))
			)
		)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 2 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal v ~BIT_VECTOR{3~downto~0}~12 0 2 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_signal (_internal s1 ~extSTD.STANDARD.BIT 0 18 (_architecture (_uni ))))
		(_signal (_internal s2 ~extSTD.STANDARD.BIT 0 18 (_architecture (_uni ))))
		(_signal (_internal s3 ~extSTD.STANDARD.BIT 0 18 (_architecture (_uni ))))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
)
I 000036 55 551 0 cfg_circ_paritate
(_configuration VHDL (cfg_circ_paritate 0 27 (circ_paritate))
	(_version v147)
	(_time 1230506691714 2008.12.29 01:24:51)
	(_source (\./src/circuit_paritate.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 2422762026737731722a377e7c)
	(_architecture struct
		(_instantiation xor1
			(_entity . poarta_xor behave
			)
		)
		(_instantiation xor2
			(_entity . poarta_xor behave
			)
		)
		(_instantiation xor3
			(_entity . poarta_xor behave
			)
		)
		(_instantiation inv1
			(_entity . inversor behave
			)
		)
	)
)
I 000059 55 1366          1230506691727 comport_concurent1
(_unit VHDL (circ_paritate 0 1 (comport_concurent1 0 37 ))
	(_version v147)
	(_time 1230506691728 2008.12.29 01:24:51)
	(_source (\./src/circuit_paritate.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 33356136396565253065756862)
	(_entity
		(_time 1230502866788)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 2 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal v ~BIT_VECTOR{3~downto~0}~12 0 2 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_signal (_internal t1 ~extSTD.STANDARD.BIT 0 38 (_architecture (_uni ))))
		(_signal (_internal t2 ~extSTD.STANDARD.BIT 0 38 (_architecture (_uni ))))
		(_signal (_internal t3 ~extSTD.STANDARD.BIT 0 38 (_architecture (_uni ))))
		(_process
			(line__40(_architecture 0 0 40 (_assignment (_simple)(_target(1))(_sensitivity(4)))))
			(line__41(_architecture 1 0 41 (_assignment (_simple)(_target(4))(_sensitivity(2)(3)))))
			(line__42(_architecture 2 0 42 (_assignment (_simple)(_target(3))(_sensitivity(0(3))(0(2))))))
			(line__43(_architecture 3 0 43 (_assignment (_simple)(_target(2))(_sensitivity(0(1))(0(0))))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_model . comport_concurent1 4 -1
	)
)
I 000059 55 862           1230506691731 comport_concurent2
(_unit VHDL (circ_paritate 0 1 (comport_concurent2 0 46 ))
	(_version v147)
	(_time 1230506691732 2008.12.29 01:24:51)
	(_source (\./src/circuit_paritate.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 3335613639656525303f756862)
	(_entity
		(_time 1230502866788)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 2 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal v ~BIT_VECTOR{3~downto~0}~12 0 2 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_process
			(line__49(_architecture 0 0 49 (_assignment (_simple)(_target(1))(_sensitivity(0(3))(0(2))(0(1))(0(0))))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_model . comport_concurent2 1 -1
	)
)
I 000059 55 1035          1230506691793 comport_secvential
(_unit VHDL (circ_paritate 0 1 (comport_secvential 0 8 ))
	(_version v147)
	(_time 1230506691794 2008.12.29 01:24:51)
	(_source (\./src/circuit_paritate.vhd\(\./src/circuit_paritate_secvential.vhd\)))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 72742073792424647022342923)
	(_entity
		(_time 1230502866788)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 2 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal v ~BIT_VECTOR{3~downto~0}~12 0 2 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_variable (_internal nr_de_1 ~extSTD.STANDARD.INTEGER 1 17 (_process 0 ((i 0)))))
		(_process
			(line__11(_architecture 0 1 11 (_process (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . comport_secvential 1 -1
	)
)
I 000045 55 1522          1230506691844 test
(_unit VHDL (test 0 9 (test 0 12 ))
	(_version v147)
	(_time 1230506691845 2008.12.29 01:24:51)
	(_source (\./src/test.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code a0a7f5f7a5f6f7b7a5a3b4faf4)
	(_entity
		(_time 1230502951618)
	)
	(_component
		(circ_paritate
			(_object
				(_port (_internal v ~BIT_VECTOR{3~downto~0}~13 0 14 (_entity (_in ))))
				(_port (_internal y ~extSTD.STANDARD.BIT 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation et 0 23 (_component circ_paritate )
		(_port
			((v)(vector))
			((y)(paritate_para))
		)
		(_use (_entity . circ_paritate)
		)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~13 0 14 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_type (_internal ~BIT_VECTOR{3~downto~0}~132 0 18 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_signal (_internal vector ~BIT_VECTOR{3~downto~0}~132 0 18 (_architecture (_uni ))))
		(_signal (_internal paritate_para ~extSTD.STANDARD.BIT 0 19 (_architecture (_uni ))))
		(_process
			(line__25(_architecture 0 0 25 (_assignment (_simple)(_target(0)))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_split (0)
	)
	(_static
		(16843009 )
		(65793 )
		(16777473 )
		(257 )
		(16842753 )
		(65537 )
		(16777217 )
		(1 )
		(16843008 )
		(65792 )
		(16777472 )
		(256 )
		(16842752 )
		(65536 )
		(16777216 )
		(0 )
	)
	(_model . test 1 -1
	)
)
I 000027 55 330 0 cfg_test
(_configuration VHDL (cfg_test 0 31 (test))
	(_version v147)
	(_time 1230506691848 2008.12.29 01:24:51)
	(_source (\./src/test.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code a0a6f2f7a6f7f3b5f6f6b4faf4)
	(_architecture test
		(_instantiation et
			(_entity . circ_paritate comport_concurent1
			)
		)
	)
)
I 000061 55 1540          1230506691894 schift_register_arch
(_unit VHDL (shift_register 0 1 (schift_register_arch 0 9 ))
	(_version v147)
	(_time 1230506691895 2008.12.29 01:24:51)
	(_source (\./src/shift.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code dfd88d8d818882c9d8dacb86d8)
	(_entity
		(_time 1230505916084)
	)
	(_object
		(_generic (_internal n ~extSTD.STANDARD.NATURAL 0 2 \4\ (_entity ((i 4)))))
		(_type (_internal ~BIT_VECTOR{n-1~downto~0}~12 0 3 (_array ~extSTD.STANDARD.BIT ((_downto (c 1 )(i 0))))))
		(_port (_internal p_in ~BIT_VECTOR{n-1~downto~0}~12 0 3 (_entity (_in ))))
		(_type (_internal ~BIT_VECTOR{n-1~downto~0}~122 0 4 (_array ~extSTD.STANDARD.BIT ((_downto (c 2 )(i 0))))))
		(_port (_internal p_out ~BIT_VECTOR{n-1~downto~0}~122 0 4 (_entity (_out ))))
		(_port (_internal reset ~extSTD.STANDARD.BIT 0 5 (_entity (_in ))))
		(_port (_internal clock ~extSTD.STANDARD.BIT 0 5 (_entity (_in ))))
		(_port (_internal shift ~extSTD.STANDARD.BIT 0 5 (_entity (_in ))))
		(_port (_internal LOAD ~extSTD.STANDARD.BIT 0 5 (_entity (_in ))))
		(_port (_internal s_in ~extSTD.STANDARD.BIT 0 6 (_entity (_in ))))
		(_process
			(line__11(_architecture 0 0 11 (_process (_simple)(_target(1(0)))(_sensitivity(3)))))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_model . schift_register_arch 3 -1
	)
)
I 000047 55 851           1230506704014 behave
(_unit VHDL (poarta_xor 0 1 (behave 0 7 ))
	(_version v147)
	(_time 1230506704015 2008.12.29 01:25:04)
	(_source (\./src/porti.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 292d782d767e7c3e2b7d3d7379)
	(_entity
		(_time 1230503357260)
	)
	(_object
		(_generic (_internal del ~extSTD.STANDARD.TIME 0 2 \3.0 ns\ (_entity ((ns 4613937818241073152)))))
		(_port (_internal x1 ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal x2 ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 4 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behave 1 -1
	)
)
I 000047 55 782           1230506704020 behave
(_unit VHDL (inversor 0 15 (behave 0 21 ))
	(_version v147)
	(_time 1230506704021 2008.12.29 01:25:04)
	(_source (\./src/porti.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 383d603d656e6a2e3d6e2a636a)
	(_entity
		(_time 1230501682329)
	)
	(_object
		(_generic (_internal del ~extSTD.STANDARD.TIME 0 16 \4.0 ns\ (_entity ((ns 4616189618054758400)))))
		(_port (_internal x ~extSTD.STANDARD.BIT 0 17 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 18 (_entity (_out ))))
		(_process
			(line__24(_architecture 0 0 24 (_assignment (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behave 1 -1
	)
)
I 000047 55 2697          1230506704102 struct
(_unit VHDL (circ_paritate 0 1 (struct 0 6 ))
	(_version v147)
	(_time 1230506704103 2008.12.29 01:25:04)
	(_source (\./src/circuit_paritate.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 8683d48889d0d090848bc0ddd7)
	(_entity
		(_time 1230502866788)
	)
	(_component
		(xor_gate
			(_object
				(_generic (_internal del ~extSTD.STANDARD.TIME 0 8 (_entity -1 ((ns 4613937818241073152)))))
				(_port (_internal x1 ~extSTD.STANDARD.BIT 0 9 (_entity (_in ))))
				(_port (_internal x2 ~extSTD.STANDARD.BIT 0 9 (_entity (_in ))))
				(_port (_internal y ~extSTD.STANDARD.BIT 0 10 (_entity (_out ))))
			)
		)
		(inv_gate
			(_object
				(_generic (_internal del ~extSTD.STANDARD.TIME 0 14 (_entity -1 ((ns 4616189618054758400)))))
				(_port (_internal x ~extSTD.STANDARD.BIT 0 15 (_entity (_in ))))
				(_port (_internal y ~extSTD.STANDARD.BIT 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation xor1 0 21 (_component xor_gate )
		(_port
			((x1)(v(0)))
			((x2)(v(1)))
			((y)(s1))
		)
		(_use (_implicit)
			(_generic
				((del)((ns 4613937818241073152)))
			)
			(_port
				((x1)(x1))
				((x2)(x2))
				((y)(y))
			)
		)
	)
	(_instantiation xor2 0 22 (_component xor_gate )
		(_port
			((x1)(v(2)))
			((x2)(v(3)))
			((y)(s2))
		)
		(_use (_implicit)
			(_generic
				((del)((ns 4613937818241073152)))
			)
			(_port
				((x1)(x1))
				((x2)(x2))
				((y)(y))
			)
		)
	)
	(_instantiation xor3 0 23 (_component xor_gate )
		(_generic
			((del)((ns 4616189618054758400)))
		)
		(_port
			((x1)(s1))
			((x2)(s2))
			((y)(s3))
		)
		(_use (_implicit)
			(_generic
				((del)((ns 4616189618054758400)))
			)
			(_port
				((x1)(x1))
				((x2)(x2))
				((y)(y))
			)
		)
	)
	(_instantiation inv1 0 24 (_component inv_gate )
		(_port
			((x)(s3))
			((y)(y))
		)
		(_use (_implicit)
			(_generic
				((del)((ns 4616189618054758400)))
			)
			(_port
				((x)(x))
				((y)(y))
			)
		)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 2 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal v ~BIT_VECTOR{3~downto~0}~12 0 2 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_signal (_internal s1 ~extSTD.STANDARD.BIT 0 18 (_architecture (_uni ))))
		(_signal (_internal s2 ~extSTD.STANDARD.BIT 0 18 (_architecture (_uni ))))
		(_signal (_internal s3 ~extSTD.STANDARD.BIT 0 18 (_architecture (_uni ))))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
)
I 000036 55 551 0 cfg_circ_paritate
(_configuration VHDL (cfg_circ_paritate 0 27 (circ_paritate))
	(_version v147)
	(_time 1230506704106 2008.12.29 01:25:04)
	(_source (\./src/circuit_paritate.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 8683d48886d1d593d08895dcde)
	(_architecture struct
		(_instantiation xor1
			(_entity . poarta_xor behave
			)
		)
		(_instantiation xor2
			(_entity . poarta_xor behave
			)
		)
		(_instantiation xor3
			(_entity . poarta_xor behave
			)
		)
		(_instantiation inv1
			(_entity . inversor behave
			)
		)
	)
)
I 000059 55 1366          1230506704127 comport_concurent1
(_unit VHDL (circ_paritate 0 1 (comport_concurent1 0 37 ))
	(_version v147)
	(_time 1230506704128 2008.12.29 01:25:04)
	(_source (\./src/circuit_paritate.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code a5a0f7f2a9f3f3b3a6f3e3fef4)
	(_entity
		(_time 1230502866788)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 2 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal v ~BIT_VECTOR{3~downto~0}~12 0 2 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_signal (_internal t1 ~extSTD.STANDARD.BIT 0 38 (_architecture (_uni ))))
		(_signal (_internal t2 ~extSTD.STANDARD.BIT 0 38 (_architecture (_uni ))))
		(_signal (_internal t3 ~extSTD.STANDARD.BIT 0 38 (_architecture (_uni ))))
		(_process
			(line__40(_architecture 0 0 40 (_assignment (_simple)(_target(1))(_sensitivity(4)))))
			(line__41(_architecture 1 0 41 (_assignment (_simple)(_target(4))(_sensitivity(2)(3)))))
			(line__42(_architecture 2 0 42 (_assignment (_simple)(_target(3))(_sensitivity(0(3))(0(2))))))
			(line__43(_architecture 3 0 43 (_assignment (_simple)(_target(2))(_sensitivity(0(1))(0(0))))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_model . comport_concurent1 4 -1
	)
)
I 000059 55 862           1230506704131 comport_concurent2
(_unit VHDL (circ_paritate 0 1 (comport_concurent2 0 46 ))
	(_version v147)
	(_time 1230506704132 2008.12.29 01:25:04)
	(_source (\./src/circuit_paritate.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code a5a0f7f2a9f3f3b3a6a9e3fef4)
	(_entity
		(_time 1230502866788)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 2 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal v ~BIT_VECTOR{3~downto~0}~12 0 2 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_process
			(line__49(_architecture 0 0 49 (_assignment (_simple)(_target(1))(_sensitivity(0(3))(0(2))(0(1))(0(0))))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_model . comport_concurent2 1 -1
	)
)
I 000059 55 1035          1230506704206 comport_secvential
(_unit VHDL (circ_paritate 0 1 (comport_secvential 0 8 ))
	(_version v147)
	(_time 1230506704207 2008.12.29 01:25:04)
	(_source (\./src/circuit_paritate.vhd\(\./src/circuit_paritate_secvential.vhd\)))
	(_use (std(standard)))
	(_parameters dbg)
	(_code f3f6a1a3f9a5a5e5f1a3b5a8a2)
	(_entity
		(_time 1230502866788)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 2 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal v ~BIT_VECTOR{3~downto~0}~12 0 2 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_variable (_internal nr_de_1 ~extSTD.STANDARD.INTEGER 1 17 (_process 0 ((i 0)))))
		(_process
			(line__11(_architecture 0 1 11 (_process (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . comport_secvential 1 -1
	)
)
I 000045 55 1522          1230506704256 test
(_unit VHDL (test 0 9 (test 0 12 ))
	(_version v147)
	(_time 1230506704257 2008.12.29 01:25:04)
	(_source (\./src/test.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 22267426257475352721367876)
	(_entity
		(_time 1230502951618)
	)
	(_component
		(circ_paritate
			(_object
				(_port (_internal v ~BIT_VECTOR{3~downto~0}~13 0 14 (_entity (_in ))))
				(_port (_internal y ~extSTD.STANDARD.BIT 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation et 0 23 (_component circ_paritate )
		(_port
			((v)(vector))
			((y)(paritate_para))
		)
		(_use (_entity . circ_paritate)
		)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~13 0 14 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_type (_internal ~BIT_VECTOR{3~downto~0}~132 0 18 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_signal (_internal vector ~BIT_VECTOR{3~downto~0}~132 0 18 (_architecture (_uni ))))
		(_signal (_internal paritate_para ~extSTD.STANDARD.BIT 0 19 (_architecture (_uni ))))
		(_process
			(line__25(_architecture 0 0 25 (_assignment (_simple)(_target(0)))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_split (0)
	)
	(_static
		(16843009 )
		(65793 )
		(16777473 )
		(257 )
		(16842753 )
		(65537 )
		(16777217 )
		(1 )
		(16843008 )
		(65792 )
		(16777472 )
		(256 )
		(16842752 )
		(65536 )
		(16777216 )
		(0 )
	)
	(_model . test 1 -1
	)
)
I 000027 55 330 0 cfg_test
(_configuration VHDL (cfg_test 0 31 (test))
	(_version v147)
	(_time 1230506704260 2008.12.29 01:25:04)
	(_source (\./src/test.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 22277326267571377474367876)
	(_architecture test
		(_instantiation et
			(_entity . circ_paritate comport_concurent1
			)
		)
	)
)
I 000061 55 1540          1230506704304 schift_register_arch
(_unit VHDL (shift_register 0 1 (schift_register_arch 0 9 ))
	(_version v147)
	(_time 1230506704305 2008.12.29 01:25:04)
	(_source (\./src/shift.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 5155005258060c475654450856)
	(_entity
		(_time 1230505916084)
	)
	(_object
		(_generic (_internal n ~extSTD.STANDARD.NATURAL 0 2 \4\ (_entity ((i 4)))))
		(_type (_internal ~BIT_VECTOR{n-1~downto~0}~12 0 3 (_array ~extSTD.STANDARD.BIT ((_downto (c 1 )(i 0))))))
		(_port (_internal p_in ~BIT_VECTOR{n-1~downto~0}~12 0 3 (_entity (_in ))))
		(_type (_internal ~BIT_VECTOR{n-1~downto~0}~122 0 4 (_array ~extSTD.STANDARD.BIT ((_downto (c 2 )(i 0))))))
		(_port (_internal p_out ~BIT_VECTOR{n-1~downto~0}~122 0 4 (_entity (_out ))))
		(_port (_internal reset ~extSTD.STANDARD.BIT 0 5 (_entity (_in ))))
		(_port (_internal clock ~extSTD.STANDARD.BIT 0 5 (_entity (_in ))))
		(_port (_internal shift ~extSTD.STANDARD.BIT 0 5 (_entity (_in ))))
		(_port (_internal LOAD ~extSTD.STANDARD.BIT 0 5 (_entity (_in ))))
		(_port (_internal s_in ~extSTD.STANDARD.BIT 0 6 (_entity (_in ))))
		(_process
			(line__11(_architecture 0 0 11 (_process (_simple)(_target(1(0)))(_sensitivity(3)))))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_model . schift_register_arch 3 -1
	)
)
I 000056 55 1219          1230506704353 shift_test_arch
(_unit VHDL (shift_test 0 1 (shift_test_arch 0 4 ))
	(_version v147)
	(_time 1230506704354 2008.12.29 01:25:04)
	(_source (\./src/shift_test.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 8084d18e88d7dd96878694d987)
	(_entity
		(_time 1230506042688)
	)
	(_generate test 0 15 (_for ~INTEGER~range~0~to~10~13 )
		(_object
			(_constant (_internal i ~INTEGER~range~0~to~10~13 0 15 (_architecture )))
			(_process
				(line__16(_architecture 0 0 16 (_assignment (_simple)(_target(0)))))
			)
		)
	)
	(_object
		(_signal (_internal clock ~extSTD.STANDARD.BIT 0 12 (_architecture (_uni ))))
		(_type (_internal ~BIT_VECTOR{3~downto~1}~13 0 13 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 1))))))
		(_signal (_internal p_out ~BIT_VECTOR{3~downto~1}~13 0 13 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~10~13 0 15 (_scalar (_to (i 0)(i 10)))))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_model . shift_test_arch 1 -1
	)
)
I 000036 55 281 0 config_shift_test
(_configuration VHDL (config_shift_test 0 20 (shift_test))
	(_version v147)
	(_time 1230506704357 2008.12.29 01:25:04)
	(_source (\./src/shift_test.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 8085d18ed6d78196868199dad6)
	(_architecture shift_test_arch
	)
)
I 000047 55 851           1230506755710 behave
(_unit VHDL (poarta_xor 0 1 (behave 0 7 ))
	(_version v147)
	(_time 1230506755711 2008.12.29 01:25:55)
	(_source (\./src/porti.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 2b2c2f2f2f7c7e3c297f3f717b)
	(_entity
		(_time 1230503357260)
	)
	(_object
		(_generic (_internal del ~extSTD.STANDARD.TIME 0 2 \3.0 ns\ (_entity ((ns 4613937818241073152)))))
		(_port (_internal x1 ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal x2 ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 4 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behave 1 -1
	)
)
I 000047 55 782           1230506755716 behave
(_unit VHDL (inversor 0 15 (behave 0 21 ))
	(_version v147)
	(_time 1230506755717 2008.12.29 01:25:55)
	(_source (\./src/porti.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 2b2d262f2c7d793d2e7d397079)
	(_entity
		(_time 1230501682329)
	)
	(_object
		(_generic (_internal del ~extSTD.STANDARD.TIME 0 16 \4.0 ns\ (_entity ((ns 4616189618054758400)))))
		(_port (_internal x ~extSTD.STANDARD.BIT 0 17 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 18 (_entity (_out ))))
		(_process
			(line__24(_architecture 0 0 24 (_assignment (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behave 1 -1
	)
)
I 000047 55 2697          1230506755790 struct
(_unit VHDL (circ_paritate 0 1 (struct 0 6 ))
	(_version v147)
	(_time 1230506755791 2008.12.29 01:25:55)
	(_source (\./src/circuit_paritate.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 797f7e78792f2f6f7b743f2228)
	(_entity
		(_time 1230502866788)
	)
	(_component
		(xor_gate
			(_object
				(_generic (_internal del ~extSTD.STANDARD.TIME 0 8 (_entity -1 ((ns 4613937818241073152)))))
				(_port (_internal x1 ~extSTD.STANDARD.BIT 0 9 (_entity (_in ))))
				(_port (_internal x2 ~extSTD.STANDARD.BIT 0 9 (_entity (_in ))))
				(_port (_internal y ~extSTD.STANDARD.BIT 0 10 (_entity (_out ))))
			)
		)
		(inv_gate
			(_object
				(_generic (_internal del ~extSTD.STANDARD.TIME 0 14 (_entity -1 ((ns 4616189618054758400)))))
				(_port (_internal x ~extSTD.STANDARD.BIT 0 15 (_entity (_in ))))
				(_port (_internal y ~extSTD.STANDARD.BIT 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation xor1 0 21 (_component xor_gate )
		(_port
			((x1)(v(0)))
			((x2)(v(1)))
			((y)(s1))
		)
		(_use (_implicit)
			(_generic
				((del)((ns 4613937818241073152)))
			)
			(_port
				((x1)(x1))
				((x2)(x2))
				((y)(y))
			)
		)
	)
	(_instantiation xor2 0 22 (_component xor_gate )
		(_port
			((x1)(v(2)))
			((x2)(v(3)))
			((y)(s2))
		)
		(_use (_implicit)
			(_generic
				((del)((ns 4613937818241073152)))
			)
			(_port
				((x1)(x1))
				((x2)(x2))
				((y)(y))
			)
		)
	)
	(_instantiation xor3 0 23 (_component xor_gate )
		(_generic
			((del)((ns 4616189618054758400)))
		)
		(_port
			((x1)(s1))
			((x2)(s2))
			((y)(s3))
		)
		(_use (_implicit)
			(_generic
				((del)((ns 4616189618054758400)))
			)
			(_port
				((x1)(x1))
				((x2)(x2))
				((y)(y))
			)
		)
	)
	(_instantiation inv1 0 24 (_component inv_gate )
		(_port
			((x)(s3))
			((y)(y))
		)
		(_use (_implicit)
			(_generic
				((del)((ns 4616189618054758400)))
			)
			(_port
				((x)(x))
				((y)(y))
			)
		)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 2 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal v ~BIT_VECTOR{3~downto~0}~12 0 2 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_signal (_internal s1 ~extSTD.STANDARD.BIT 0 18 (_architecture (_uni ))))
		(_signal (_internal s2 ~extSTD.STANDARD.BIT 0 18 (_architecture (_uni ))))
		(_signal (_internal s3 ~extSTD.STANDARD.BIT 0 18 (_architecture (_uni ))))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
)
I 000036 55 551 0 cfg_circ_paritate
(_configuration VHDL (cfg_circ_paritate 0 27 (circ_paritate))
	(_version v147)
	(_time 1230506755794 2008.12.29 01:25:55)
	(_source (\./src/circuit_paritate.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 797f7e78762e2a6c2f776a2321)
	(_architecture struct
		(_instantiation xor1
			(_entity . poarta_xor behave
			)
		)
		(_instantiation xor2
			(_entity . poarta_xor behave
			)
		)
		(_instantiation xor3
			(_entity . poarta_xor behave
			)
		)
		(_instantiation inv1
			(_entity . inversor behave
			)
		)
	)
)
I 000059 55 1366          1230506755804 comport_concurent1
(_unit VHDL (circ_paritate 0 1 (comport_concurent1 0 37 ))
	(_version v147)
	(_time 1230506755805 2008.12.29 01:25:55)
	(_source (\./src/circuit_paritate.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 888e8f8689dede9e8bdeced3d9)
	(_entity
		(_time 1230502866788)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 2 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal v ~BIT_VECTOR{3~downto~0}~12 0 2 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_signal (_internal t1 ~extSTD.STANDARD.BIT 0 38 (_architecture (_uni ))))
		(_signal (_internal t2 ~extSTD.STANDARD.BIT 0 38 (_architecture (_uni ))))
		(_signal (_internal t3 ~extSTD.STANDARD.BIT 0 38 (_architecture (_uni ))))
		(_process
			(line__40(_architecture 0 0 40 (_assignment (_simple)(_target(1))(_sensitivity(4)))))
			(line__41(_architecture 1 0 41 (_assignment (_simple)(_target(4))(_sensitivity(2)(3)))))
			(line__42(_architecture 2 0 42 (_assignment (_simple)(_target(3))(_sensitivity(0(3))(0(2))))))
			(line__43(_architecture 3 0 43 (_assignment (_simple)(_target(2))(_sensitivity(0(1))(0(0))))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_model . comport_concurent1 4 -1
	)
)
I 000059 55 862           1230506755808 comport_concurent2
(_unit VHDL (circ_paritate 0 1 (comport_concurent2 0 46 ))
	(_version v147)
	(_time 1230506755809 2008.12.29 01:25:55)
	(_source (\./src/circuit_paritate.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 888e8f8689dede9e8b84ced3d9)
	(_entity
		(_time 1230502866788)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 2 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal v ~BIT_VECTOR{3~downto~0}~12 0 2 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_process
			(line__49(_architecture 0 0 49 (_assignment (_simple)(_target(1))(_sensitivity(0(3))(0(2))(0(1))(0(0))))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_model . comport_concurent2 1 -1
	)
)
I 000059 55 1035          1230506755874 comport_secvential
(_unit VHDL (circ_paritate 0 1 (comport_secvential 0 8 ))
	(_version v147)
	(_time 1230506755875 2008.12.29 01:25:55)
	(_source (\./src/circuit_paritate.vhd\(\./src/circuit_paritate_secvential.vhd\)))
	(_use (std(standard)))
	(_parameters dbg)
	(_code c7c1c092c99191d1c597819c96)
	(_entity
		(_time 1230502866788)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 2 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal v ~BIT_VECTOR{3~downto~0}~12 0 2 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_variable (_internal nr_de_1 ~extSTD.STANDARD.INTEGER 1 17 (_process 0 ((i 0)))))
		(_process
			(line__11(_architecture 0 1 11 (_process (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . comport_secvential 1 -1
	)
)
I 000045 55 1522          1230506755923 test
(_unit VHDL (test 0 9 (test 0 12 ))
	(_version v147)
	(_time 1230506755924 2008.12.29 01:25:55)
	(_source (\./src/test.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code f6f1f6a6f5a0a1e1f3f5e2aca2)
	(_entity
		(_time 1230502951618)
	)
	(_component
		(circ_paritate
			(_object
				(_port (_internal v ~BIT_VECTOR{3~downto~0}~13 0 14 (_entity (_in ))))
				(_port (_internal y ~extSTD.STANDARD.BIT 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation et 0 23 (_component circ_paritate )
		(_port
			((v)(vector))
			((y)(paritate_para))
		)
		(_use (_entity . circ_paritate)
		)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~13 0 14 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_type (_internal ~BIT_VECTOR{3~downto~0}~132 0 18 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_signal (_internal vector ~BIT_VECTOR{3~downto~0}~132 0 18 (_architecture (_uni ))))
		(_signal (_internal paritate_para ~extSTD.STANDARD.BIT 0 19 (_architecture (_uni ))))
		(_process
			(line__25(_architecture 0 0 25 (_assignment (_simple)(_target(0)))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_split (0)
	)
	(_static
		(16843009 )
		(65793 )
		(16777473 )
		(257 )
		(16842753 )
		(65537 )
		(16777217 )
		(1 )
		(16843008 )
		(65792 )
		(16777472 )
		(256 )
		(16842752 )
		(65536 )
		(16777216 )
		(0 )
	)
	(_model . test 1 -1
	)
)
I 000027 55 330 0 cfg_test
(_configuration VHDL (cfg_test 0 31 (test))
	(_version v147)
	(_time 1230506755927 2008.12.29 01:25:55)
	(_source (\./src/test.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code f6f0f1a6f6a1a5e3a0a0e2aca2)
	(_architecture test
		(_instantiation et
			(_entity . circ_paritate comport_concurent1
			)
		)
	)
)
I 000061 55 1540          1230506755971 schift_register_arch
(_unit VHDL (shift_register 0 1 (schift_register_arch 0 9 ))
	(_version v147)
	(_time 1230506755972 2008.12.29 01:25:55)
	(_source (\./src/shift.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 24232220287379322321307d23)
	(_entity
		(_time 1230505916084)
	)
	(_object
		(_generic (_internal n ~extSTD.STANDARD.NATURAL 0 2 \4\ (_entity ((i 4)))))
		(_type (_internal ~BIT_VECTOR{n-1~downto~0}~12 0 3 (_array ~extSTD.STANDARD.BIT ((_downto (c 1 )(i 0))))))
		(_port (_internal p_in ~BIT_VECTOR{n-1~downto~0}~12 0 3 (_entity (_in ))))
		(_type (_internal ~BIT_VECTOR{n-1~downto~0}~122 0 4 (_array ~extSTD.STANDARD.BIT ((_downto (c 2 )(i 0))))))
		(_port (_internal p_out ~BIT_VECTOR{n-1~downto~0}~122 0 4 (_entity (_out ))))
		(_port (_internal reset ~extSTD.STANDARD.BIT 0 5 (_entity (_in ))))
		(_port (_internal clock ~extSTD.STANDARD.BIT 0 5 (_entity (_in ))))
		(_port (_internal shift ~extSTD.STANDARD.BIT 0 5 (_entity (_in ))))
		(_port (_internal LOAD ~extSTD.STANDARD.BIT 0 5 (_entity (_in ))))
		(_port (_internal s_in ~extSTD.STANDARD.BIT 0 6 (_entity (_in ))))
		(_process
			(line__11(_architecture 0 0 11 (_process (_simple)(_target(1(0)))(_sensitivity(3)))))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_model . schift_register_arch 3 -1
	)
)
I 000056 55 1219          1230506756027 shift_test_arch
(_unit VHDL (shift_test 0 1 (shift_test_arch 0 4 ))
	(_version v147)
	(_time 1230506756028 2008.12.29 01:25:56)
	(_source (\./src/shift_test.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 6364656368343e756465773a64)
	(_entity
		(_time 1230506042688)
	)
	(_generate test 0 15 (_for ~INTEGER~range~0~to~10~13 )
		(_object
			(_constant (_internal i ~INTEGER~range~0~to~10~13 0 15 (_architecture )))
			(_process
				(line__16(_architecture 0 0 16 (_assignment (_simple)(_target(0)))))
			)
		)
	)
	(_object
		(_signal (_internal clock ~extSTD.STANDARD.BIT 0 12 (_architecture (_uni ))))
		(_type (_internal ~BIT_VECTOR{3~downto~1}~13 0 13 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 1))))))
		(_signal (_internal p_out ~BIT_VECTOR{3~downto~1}~13 0 13 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~10~13 0 15 (_scalar (_to (i 0)(i 10)))))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_model . shift_test_arch 1 -1
	)
)
I 000036 55 281 0 config_shift_test
(_configuration VHDL (config_shift_test 0 20 (shift_test))
	(_version v147)
	(_time 1230506756031 2008.12.29 01:25:56)
	(_source (\./src/shift_test.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 636565633634627565627a3935)
	(_architecture shift_test_arch
	)
)
I 000047 55 851           1230506760681 behave
(_unit VHDL (poarta_xor 0 1 (behave 0 7 ))
	(_version v147)
	(_time 1230506760682 2008.12.29 01:26:00)
	(_source (\./src/porti.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 8c8a8b8289dbd99b8ed898d6dc)
	(_entity
		(_time 1230503357260)
	)
	(_object
		(_generic (_internal del ~extSTD.STANDARD.TIME 0 2 \3.0 ns\ (_entity ((ns 4613937818241073152)))))
		(_port (_internal x1 ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal x2 ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 4 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behave 1 -1
	)
)
I 000047 55 782           1230506760687 behave
(_unit VHDL (inversor 0 15 (behave 0 21 ))
	(_version v147)
	(_time 1230506760688 2008.12.29 01:26:00)
	(_source (\./src/porti.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 8c8b82828adade9a89da9ed7de)
	(_entity
		(_time 1230501682329)
	)
	(_object
		(_generic (_internal del ~extSTD.STANDARD.TIME 0 16 \4.0 ns\ (_entity ((ns 4616189618054758400)))))
		(_port (_internal x ~extSTD.STANDARD.BIT 0 17 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 18 (_entity (_out ))))
		(_process
			(line__24(_architecture 0 0 24 (_assignment (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behave 1 -1
	)
)
I 000047 55 2697          1230506760754 struct
(_unit VHDL (circ_paritate 0 1 (struct 0 6 ))
	(_version v147)
	(_time 1230506760755 2008.12.29 01:26:00)
	(_source (\./src/circuit_paritate.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code daddde88828c8cccd8d79c818b)
	(_entity
		(_time 1230502866788)
	)
	(_component
		(xor_gate
			(_object
				(_generic (_internal del ~extSTD.STANDARD.TIME 0 8 (_entity -1 ((ns 4613937818241073152)))))
				(_port (_internal x1 ~extSTD.STANDARD.BIT 0 9 (_entity (_in ))))
				(_port (_internal x2 ~extSTD.STANDARD.BIT 0 9 (_entity (_in ))))
				(_port (_internal y ~extSTD.STANDARD.BIT 0 10 (_entity (_out ))))
			)
		)
		(inv_gate
			(_object
				(_generic (_internal del ~extSTD.STANDARD.TIME 0 14 (_entity -1 ((ns 4616189618054758400)))))
				(_port (_internal x ~extSTD.STANDARD.BIT 0 15 (_entity (_in ))))
				(_port (_internal y ~extSTD.STANDARD.BIT 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation xor1 0 21 (_component xor_gate )
		(_port
			((x1)(v(0)))
			((x2)(v(1)))
			((y)(s1))
		)
		(_use (_implicit)
			(_generic
				((del)((ns 4613937818241073152)))
			)
			(_port
				((x1)(x1))
				((x2)(x2))
				((y)(y))
			)
		)
	)
	(_instantiation xor2 0 22 (_component xor_gate )
		(_port
			((x1)(v(2)))
			((x2)(v(3)))
			((y)(s2))
		)
		(_use (_implicit)
			(_generic
				((del)((ns 4613937818241073152)))
			)
			(_port
				((x1)(x1))
				((x2)(x2))
				((y)(y))
			)
		)
	)
	(_instantiation xor3 0 23 (_component xor_gate )
		(_generic
			((del)((ns 4616189618054758400)))
		)
		(_port
			((x1)(s1))
			((x2)(s2))
			((y)(s3))
		)
		(_use (_implicit)
			(_generic
				((del)((ns 4616189618054758400)))
			)
			(_port
				((x1)(x1))
				((x2)(x2))
				((y)(y))
			)
		)
	)
	(_instantiation inv1 0 24 (_component inv_gate )
		(_port
			((x)(s3))
			((y)(y))
		)
		(_use (_implicit)
			(_generic
				((del)((ns 4616189618054758400)))
			)
			(_port
				((x)(x))
				((y)(y))
			)
		)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 2 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal v ~BIT_VECTOR{3~downto~0}~12 0 2 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_signal (_internal s1 ~extSTD.STANDARD.BIT 0 18 (_architecture (_uni ))))
		(_signal (_internal s2 ~extSTD.STANDARD.BIT 0 18 (_architecture (_uni ))))
		(_signal (_internal s3 ~extSTD.STANDARD.BIT 0 18 (_architecture (_uni ))))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
)
I 000036 55 551 0 cfg_circ_paritate
(_configuration VHDL (cfg_circ_paritate 0 27 (circ_paritate))
	(_version v147)
	(_time 1230506760758 2008.12.29 01:26:00)
	(_source (\./src/circuit_paritate.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code daddde888d8d89cf8cd4c98082)
	(_architecture struct
		(_instantiation xor1
			(_entity . poarta_xor behave
			)
		)
		(_instantiation xor2
			(_entity . poarta_xor behave
			)
		)
		(_instantiation xor3
			(_entity . poarta_xor behave
			)
		)
		(_instantiation inv1
			(_entity . inversor behave
			)
		)
	)
)
I 000059 55 1366          1230506760774 comport_concurent1
(_unit VHDL (circ_paritate 0 1 (comport_concurent1 0 37 ))
	(_version v147)
	(_time 1230506760775 2008.12.29 01:26:00)
	(_source (\./src/circuit_paritate.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code e9eeedbae9bfbfffeabfafb2b8)
	(_entity
		(_time 1230502866788)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 2 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal v ~BIT_VECTOR{3~downto~0}~12 0 2 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_signal (_internal t1 ~extSTD.STANDARD.BIT 0 38 (_architecture (_uni ))))
		(_signal (_internal t2 ~extSTD.STANDARD.BIT 0 38 (_architecture (_uni ))))
		(_signal (_internal t3 ~extSTD.STANDARD.BIT 0 38 (_architecture (_uni ))))
		(_process
			(line__40(_architecture 0 0 40 (_assignment (_simple)(_target(1))(_sensitivity(4)))))
			(line__41(_architecture 1 0 41 (_assignment (_simple)(_target(4))(_sensitivity(2)(3)))))
			(line__42(_architecture 2 0 42 (_assignment (_simple)(_target(3))(_sensitivity(0(3))(0(2))))))
			(line__43(_architecture 3 0 43 (_assignment (_simple)(_target(2))(_sensitivity(0(1))(0(0))))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_model . comport_concurent1 4 -1
	)
)
I 000059 55 862           1230506760778 comport_concurent2
(_unit VHDL (circ_paritate 0 1 (comport_concurent2 0 46 ))
	(_version v147)
	(_time 1230506760779 2008.12.29 01:26:00)
	(_source (\./src/circuit_paritate.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code e9eeedbae9bfbfffeae5afb2b8)
	(_entity
		(_time 1230502866788)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 2 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal v ~BIT_VECTOR{3~downto~0}~12 0 2 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_process
			(line__49(_architecture 0 0 49 (_assignment (_simple)(_target(1))(_sensitivity(0(3))(0(2))(0(1))(0(0))))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_model . comport_concurent2 1 -1
	)
)
I 000059 55 1035          1230506760841 comport_secvential
(_unit VHDL (circ_paritate 0 1 (comport_secvential 0 8 ))
	(_version v147)
	(_time 1230506760842 2008.12.29 01:26:00)
	(_source (\./src/circuit_paritate.vhd\(\./src/circuit_paritate_secvential.vhd\)))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 282f232c297e7e3e2a786e7379)
	(_entity
		(_time 1230502866788)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 2 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal v ~BIT_VECTOR{3~downto~0}~12 0 2 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_variable (_internal nr_de_1 ~extSTD.STANDARD.INTEGER 1 17 (_process 0 ((i 0)))))
		(_process
			(line__11(_architecture 0 1 11 (_process (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . comport_secvential 1 -1
	)
)
I 000045 55 1522          1230506760894 test
(_unit VHDL (test 0 9 (test 0 12 ))
	(_version v147)
	(_time 1230506760895 2008.12.29 01:26:00)
	(_source (\./src/test.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 66606a66653031716365723c32)
	(_entity
		(_time 1230502951618)
	)
	(_component
		(circ_paritate
			(_object
				(_port (_internal v ~BIT_VECTOR{3~downto~0}~13 0 14 (_entity (_in ))))
				(_port (_internal y ~extSTD.STANDARD.BIT 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation et 0 23 (_component circ_paritate )
		(_port
			((v)(vector))
			((y)(paritate_para))
		)
		(_use (_entity . circ_paritate)
		)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~13 0 14 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_type (_internal ~BIT_VECTOR{3~downto~0}~132 0 18 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_signal (_internal vector ~BIT_VECTOR{3~downto~0}~132 0 18 (_architecture (_uni ))))
		(_signal (_internal paritate_para ~extSTD.STANDARD.BIT 0 19 (_architecture (_uni ))))
		(_process
			(line__25(_architecture 0 0 25 (_assignment (_simple)(_target(0)))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_split (0)
	)
	(_static
		(16843009 )
		(65793 )
		(16777473 )
		(257 )
		(16842753 )
		(65537 )
		(16777217 )
		(1 )
		(16843008 )
		(65792 )
		(16777472 )
		(256 )
		(16842752 )
		(65536 )
		(16777216 )
		(0 )
	)
	(_model . test 1 -1
	)
)
I 000027 55 330 0 cfg_test
(_configuration VHDL (cfg_test 0 31 (test))
	(_version v147)
	(_time 1230506760898 2008.12.29 01:26:00)
	(_source (\./src/test.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 66616d66663135733030723c32)
	(_architecture test
		(_instantiation et
			(_entity . circ_paritate comport_concurent1
			)
		)
	)
)
I 000061 55 1540          1230506760942 schift_register_arch
(_unit VHDL (shift_register 0 1 (schift_register_arch 0 9 ))
	(_version v147)
	(_time 1230506760943 2008.12.29 01:26:00)
	(_source (\./src/shift.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 95939e9a98c2c883929081cc92)
	(_entity
		(_time 1230505916084)
	)
	(_object
		(_generic (_internal n ~extSTD.STANDARD.NATURAL 0 2 \4\ (_entity ((i 4)))))
		(_type (_internal ~BIT_VECTOR{n-1~downto~0}~12 0 3 (_array ~extSTD.STANDARD.BIT ((_downto (c 1 )(i 0))))))
		(_port (_internal p_in ~BIT_VECTOR{n-1~downto~0}~12 0 3 (_entity (_in ))))
		(_type (_internal ~BIT_VECTOR{n-1~downto~0}~122 0 4 (_array ~extSTD.STANDARD.BIT ((_downto (c 2 )(i 0))))))
		(_port (_internal p_out ~BIT_VECTOR{n-1~downto~0}~122 0 4 (_entity (_out ))))
		(_port (_internal reset ~extSTD.STANDARD.BIT 0 5 (_entity (_in ))))
		(_port (_internal clock ~extSTD.STANDARD.BIT 0 5 (_entity (_in ))))
		(_port (_internal shift ~extSTD.STANDARD.BIT 0 5 (_entity (_in ))))
		(_port (_internal LOAD ~extSTD.STANDARD.BIT 0 5 (_entity (_in ))))
		(_port (_internal s_in ~extSTD.STANDARD.BIT 0 6 (_entity (_in ))))
		(_process
			(line__11(_architecture 0 0 11 (_process (_simple)(_target(1(0)))(_sensitivity(3)))))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_model . schift_register_arch 3 -1
	)
)
I 000056 55 1219          1230506760989 shift_test_arch
(_unit VHDL (shift_test 0 1 (shift_test_arch 0 4 ))
	(_version v147)
	(_time 1230506760990 2008.12.29 01:26:00)
	(_source (\./src/shift_test.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code c4c2cf91c89399d2c3c2d09dc3)
	(_entity
		(_time 1230506042688)
	)
	(_generate test 0 15 (_for ~INTEGER~range~0~to~10~13 )
		(_object
			(_constant (_internal i ~INTEGER~range~0~to~10~13 0 15 (_architecture )))
			(_process
				(line__16(_architecture 0 0 16 (_assignment (_simple)(_target(0)))))
			)
		)
	)
	(_object
		(_signal (_internal clock ~extSTD.STANDARD.BIT 0 12 (_architecture (_uni ))))
		(_type (_internal ~BIT_VECTOR{3~downto~1}~13 0 13 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 1))))))
		(_signal (_internal p_out ~BIT_VECTOR{3~downto~1}~13 0 13 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~10~13 0 15 (_scalar (_to (i 0)(i 10)))))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_model . shift_test_arch 1 -1
	)
)
I 000036 55 281 0 config_shift_test
(_configuration VHDL (config_shift_test 0 20 (shift_test))
	(_version v147)
	(_time 1230506760993 2008.12.29 01:26:00)
	(_source (\./src/shift_test.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code c4c3cf919693c5d2c2c5dd9e92)
	(_architecture shift_test_arch
	)
)
I 000047 55 851           1230506788418 behave
(_unit VHDL (poarta_xor 0 1 (behave 0 7 ))
	(_version v147)
	(_time 1230506788419 2008.12.29 01:26:28)
	(_source (\./src/porti.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code e5eae6b6b6b2b0f2e7b1f1bfb5)
	(_entity
		(_time 1230503357260)
	)
	(_object
		(_generic (_internal del ~extSTD.STANDARD.TIME 0 2 \3.0 ns\ (_entity ((ns 4613937818241073152)))))
		(_port (_internal x1 ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal x2 ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 4 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behave 1 -1
	)
)
I 000047 55 782           1230506788424 behave
(_unit VHDL (inversor 0 15 (behave 0 21 ))
	(_version v147)
	(_time 1230506788425 2008.12.29 01:26:28)
	(_source (\./src/porti.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code e5ebefb6b5b3b7f3e0b3f7beb7)
	(_entity
		(_time 1230501682329)
	)
	(_object
		(_generic (_internal del ~extSTD.STANDARD.TIME 0 16 \4.0 ns\ (_entity ((ns 4616189618054758400)))))
		(_port (_internal x ~extSTD.STANDARD.BIT 0 17 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 18 (_entity (_out ))))
		(_process
			(line__24(_architecture 0 0 24 (_assignment (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behave 1 -1
	)
)
I 000047 55 2697          1230506788504 struct
(_unit VHDL (circ_paritate 0 1 (struct 0 6 ))
	(_version v147)
	(_time 1230506788505 2008.12.29 01:26:28)
	(_source (\./src/circuit_paritate.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 424c454049141454404f041913)
	(_entity
		(_time 1230502866788)
	)
	(_component
		(xor_gate
			(_object
				(_generic (_internal del ~extSTD.STANDARD.TIME 0 8 (_entity -1 ((ns 4613937818241073152)))))
				(_port (_internal x1 ~extSTD.STANDARD.BIT 0 9 (_entity (_in ))))
				(_port (_internal x2 ~extSTD.STANDARD.BIT 0 9 (_entity (_in ))))
				(_port (_internal y ~extSTD.STANDARD.BIT 0 10 (_entity (_out ))))
			)
		)
		(inv_gate
			(_object
				(_generic (_internal del ~extSTD.STANDARD.TIME 0 14 (_entity -1 ((ns 4616189618054758400)))))
				(_port (_internal x ~extSTD.STANDARD.BIT 0 15 (_entity (_in ))))
				(_port (_internal y ~extSTD.STANDARD.BIT 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation xor1 0 21 (_component xor_gate )
		(_port
			((x1)(v(0)))
			((x2)(v(1)))
			((y)(s1))
		)
		(_use (_implicit)
			(_generic
				((del)((ns 4613937818241073152)))
			)
			(_port
				((x1)(x1))
				((x2)(x2))
				((y)(y))
			)
		)
	)
	(_instantiation xor2 0 22 (_component xor_gate )
		(_port
			((x1)(v(2)))
			((x2)(v(3)))
			((y)(s2))
		)
		(_use (_implicit)
			(_generic
				((del)((ns 4613937818241073152)))
			)
			(_port
				((x1)(x1))
				((x2)(x2))
				((y)(y))
			)
		)
	)
	(_instantiation xor3 0 23 (_component xor_gate )
		(_generic
			((del)((ns 4616189618054758400)))
		)
		(_port
			((x1)(s1))
			((x2)(s2))
			((y)(s3))
		)
		(_use (_implicit)
			(_generic
				((del)((ns 4616189618054758400)))
			)
			(_port
				((x1)(x1))
				((x2)(x2))
				((y)(y))
			)
		)
	)
	(_instantiation inv1 0 24 (_component inv_gate )
		(_port
			((x)(s3))
			((y)(y))
		)
		(_use (_implicit)
			(_generic
				((del)((ns 4616189618054758400)))
			)
			(_port
				((x)(x))
				((y)(y))
			)
		)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 2 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal v ~BIT_VECTOR{3~downto~0}~12 0 2 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_signal (_internal s1 ~extSTD.STANDARD.BIT 0 18 (_architecture (_uni ))))
		(_signal (_internal s2 ~extSTD.STANDARD.BIT 0 18 (_architecture (_uni ))))
		(_signal (_internal s3 ~extSTD.STANDARD.BIT 0 18 (_architecture (_uni ))))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
)
I 000036 55 551 0 cfg_circ_paritate
(_configuration VHDL (cfg_circ_paritate 0 27 (circ_paritate))
	(_version v147)
	(_time 1230506788508 2008.12.29 01:26:28)
	(_source (\./src/circuit_paritate.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 424c454046151157144c51181a)
	(_architecture struct
		(_instantiation xor1
			(_entity . poarta_xor behave
			)
		)
		(_instantiation xor2
			(_entity . poarta_xor behave
			)
		)
		(_instantiation xor3
			(_entity . poarta_xor behave
			)
		)
		(_instantiation inv1
			(_entity . inversor behave
			)
		)
	)
)
I 000059 55 1366          1230506788522 comport_concurent1
(_unit VHDL (circ_paritate 0 1 (comport_concurent1 0 37 ))
	(_version v147)
	(_time 1230506788523 2008.12.29 01:26:28)
	(_source (\./src/circuit_paritate.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 525c5551590404445104140903)
	(_entity
		(_time 1230502866788)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 2 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal v ~BIT_VECTOR{3~downto~0}~12 0 2 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_signal (_internal t1 ~extSTD.STANDARD.BIT 0 38 (_architecture (_uni ))))
		(_signal (_internal t2 ~extSTD.STANDARD.BIT 0 38 (_architecture (_uni ))))
		(_signal (_internal t3 ~extSTD.STANDARD.BIT 0 38 (_architecture (_uni ))))
		(_process
			(line__40(_architecture 0 0 40 (_assignment (_simple)(_target(1))(_sensitivity(4)))))
			(line__41(_architecture 1 0 41 (_assignment (_simple)(_target(4))(_sensitivity(2)(3)))))
			(line__42(_architecture 2 0 42 (_assignment (_simple)(_target(3))(_sensitivity(0(3))(0(2))))))
			(line__43(_architecture 3 0 43 (_assignment (_simple)(_target(2))(_sensitivity(0(1))(0(0))))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_model . comport_concurent1 4 -1
	)
)
I 000059 55 862           1230506788526 comport_concurent2
(_unit VHDL (circ_paritate 0 1 (comport_concurent2 0 46 ))
	(_version v147)
	(_time 1230506788527 2008.12.29 01:26:28)
	(_source (\./src/circuit_paritate.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 525c555159040444515e140903)
	(_entity
		(_time 1230502866788)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 2 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal v ~BIT_VECTOR{3~downto~0}~12 0 2 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_process
			(line__49(_architecture 0 0 49 (_assignment (_simple)(_target(1))(_sensitivity(0(3))(0(2))(0(1))(0(0))))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_model . comport_concurent2 1 -1
	)
)
I 000059 55 1035          1230506788587 comport_secvential
(_unit VHDL (circ_paritate 0 1 (comport_secvential 0 8 ))
	(_version v147)
	(_time 1230506788588 2008.12.29 01:26:28)
	(_source (\./src/circuit_paritate.vhd\(\./src/circuit_paritate_secvential.vhd\)))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 909e979f99c6c68692c0d6cbc1)
	(_entity
		(_time 1230502866788)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 2 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal v ~BIT_VECTOR{3~downto~0}~12 0 2 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_variable (_internal nr_de_1 ~extSTD.STANDARD.INTEGER 1 17 (_process 0 ((i 0)))))
		(_process
			(line__11(_architecture 0 1 11 (_process (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . comport_secvential 1 -1
	)
)
I 000045 55 1522          1230506788638 test
(_unit VHDL (test 0 9 (test 0 12 ))
	(_version v147)
	(_time 1230506788639 2008.12.29 01:26:28)
	(_source (\./src/test.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code bfb0bfebece9e8a8babcabe5eb)
	(_entity
		(_time 1230502951618)
	)
	(_component
		(circ_paritate
			(_object
				(_port (_internal v ~BIT_VECTOR{3~downto~0}~13 0 14 (_entity (_in ))))
				(_port (_internal y ~extSTD.STANDARD.BIT 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation et 0 23 (_component circ_paritate )
		(_port
			((v)(vector))
			((y)(paritate_para))
		)
		(_use (_entity . circ_paritate)
		)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~13 0 14 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_type (_internal ~BIT_VECTOR{3~downto~0}~132 0 18 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_signal (_internal vector ~BIT_VECTOR{3~downto~0}~132 0 18 (_architecture (_uni ))))
		(_signal (_internal paritate_para ~extSTD.STANDARD.BIT 0 19 (_architecture (_uni ))))
		(_process
			(line__25(_architecture 0 0 25 (_assignment (_simple)(_target(0)))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_split (0)
	)
	(_static
		(16843009 )
		(65793 )
		(16777473 )
		(257 )
		(16842753 )
		(65537 )
		(16777217 )
		(1 )
		(16843008 )
		(65792 )
		(16777472 )
		(256 )
		(16842752 )
		(65536 )
		(16777216 )
		(0 )
	)
	(_model . test 1 -1
	)
)
I 000027 55 330 0 cfg_test
(_configuration VHDL (cfg_test 0 31 (test))
	(_version v147)
	(_time 1230506788642 2008.12.29 01:26:28)
	(_source (\./src/test.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code bfb1b8ebefe8ecaae9e9abe5eb)
	(_architecture test
		(_instantiation et
			(_entity . circ_paritate comport_concurent1
			)
		)
	)
)
I 000061 55 1540          1230506788686 schift_register_arch
(_unit VHDL (shift_register 0 1 (schift_register_arch 0 9 ))
	(_version v147)
	(_time 1230506788687 2008.12.29 01:26:28)
	(_source (\./src/shift.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code eee1e9bdb3b9b3f8e9ebfab7e9)
	(_entity
		(_time 1230505916084)
	)
	(_object
		(_generic (_internal n ~extSTD.STANDARD.NATURAL 0 2 \4\ (_entity ((i 4)))))
		(_type (_internal ~BIT_VECTOR{n-1~downto~0}~12 0 3 (_array ~extSTD.STANDARD.BIT ((_downto (c 1 )(i 0))))))
		(_port (_internal p_in ~BIT_VECTOR{n-1~downto~0}~12 0 3 (_entity (_in ))))
		(_type (_internal ~BIT_VECTOR{n-1~downto~0}~122 0 4 (_array ~extSTD.STANDARD.BIT ((_downto (c 2 )(i 0))))))
		(_port (_internal p_out ~BIT_VECTOR{n-1~downto~0}~122 0 4 (_entity (_out ))))
		(_port (_internal reset ~extSTD.STANDARD.BIT 0 5 (_entity (_in ))))
		(_port (_internal clock ~extSTD.STANDARD.BIT 0 5 (_entity (_in ))))
		(_port (_internal shift ~extSTD.STANDARD.BIT 0 5 (_entity (_in ))))
		(_port (_internal LOAD ~extSTD.STANDARD.BIT 0 5 (_entity (_in ))))
		(_port (_internal s_in ~extSTD.STANDARD.BIT 0 6 (_entity (_in ))))
		(_process
			(line__11(_architecture 0 0 11 (_process (_simple)(_target(1(0)))(_sensitivity(3)))))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_model . schift_register_arch 3 -1
	)
)
I 000036 55 281 0 config_shift_test
(_configuration VHDL (config_shift_test 0 21 (shift_test))
	(_version v147)
	(_time 1230506788733 2008.12.29 01:26:28)
	(_source (\./src/shift_test.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 1d131b1a1f4a1c0b1b1c04474b)
	(_architecture shift_test_arch
	)
)
I 000047 55 851           1230506801089 behave
(_unit VHDL (poarta_xor 0 1 (behave 0 7 ))
	(_version v147)
	(_time 1230506801090 2008.12.29 01:26:41)
	(_source (\./src/porti.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 70257571262725677224642a20)
	(_entity
		(_time 1230503357260)
	)
	(_object
		(_generic (_internal del ~extSTD.STANDARD.TIME 0 2 \3.0 ns\ (_entity ((ns 4613937818241073152)))))
		(_port (_internal x1 ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal x2 ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 4 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behave 1 -1
	)
)
I 000047 55 782           1230506801095 behave
(_unit VHDL (inversor 0 15 (behave 0 21 ))
	(_version v147)
	(_time 1230506801096 2008.12.29 01:26:41)
	(_source (\./src/porti.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 70247c71252622667526622b22)
	(_entity
		(_time 1230501682329)
	)
	(_object
		(_generic (_internal del ~extSTD.STANDARD.TIME 0 16 \4.0 ns\ (_entity ((ns 4616189618054758400)))))
		(_port (_internal x ~extSTD.STANDARD.BIT 0 17 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 18 (_entity (_out ))))
		(_process
			(line__24(_architecture 0 0 24 (_assignment (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behave 1 -1
	)
)
I 000047 55 2697          1230506801168 struct
(_unit VHDL (circ_paritate 0 1 (struct 0 6 ))
	(_version v147)
	(_time 1230506801169 2008.12.29 01:26:41)
	(_source (\./src/circuit_paritate.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code beeab8eae2e8e8a8bcb3f8e5ef)
	(_entity
		(_time 1230502866788)
	)
	(_component
		(xor_gate
			(_object
				(_generic (_internal del ~extSTD.STANDARD.TIME 0 8 (_entity -1 ((ns 4613937818241073152)))))
				(_port (_internal x1 ~extSTD.STANDARD.BIT 0 9 (_entity (_in ))))
				(_port (_internal x2 ~extSTD.STANDARD.BIT 0 9 (_entity (_in ))))
				(_port (_internal y ~extSTD.STANDARD.BIT 0 10 (_entity (_out ))))
			)
		)
		(inv_gate
			(_object
				(_generic (_internal del ~extSTD.STANDARD.TIME 0 14 (_entity -1 ((ns 4616189618054758400)))))
				(_port (_internal x ~extSTD.STANDARD.BIT 0 15 (_entity (_in ))))
				(_port (_internal y ~extSTD.STANDARD.BIT 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation xor1 0 21 (_component xor_gate )
		(_port
			((x1)(v(0)))
			((x2)(v(1)))
			((y)(s1))
		)
		(_use (_implicit)
			(_generic
				((del)((ns 4613937818241073152)))
			)
			(_port
				((x1)(x1))
				((x2)(x2))
				((y)(y))
			)
		)
	)
	(_instantiation xor2 0 22 (_component xor_gate )
		(_port
			((x1)(v(2)))
			((x2)(v(3)))
			((y)(s2))
		)
		(_use (_implicit)
			(_generic
				((del)((ns 4613937818241073152)))
			)
			(_port
				((x1)(x1))
				((x2)(x2))
				((y)(y))
			)
		)
	)
	(_instantiation xor3 0 23 (_component xor_gate )
		(_generic
			((del)((ns 4616189618054758400)))
		)
		(_port
			((x1)(s1))
			((x2)(s2))
			((y)(s3))
		)
		(_use (_implicit)
			(_generic
				((del)((ns 4616189618054758400)))
			)
			(_port
				((x1)(x1))
				((x2)(x2))
				((y)(y))
			)
		)
	)
	(_instantiation inv1 0 24 (_component inv_gate )
		(_port
			((x)(s3))
			((y)(y))
		)
		(_use (_implicit)
			(_generic
				((del)((ns 4616189618054758400)))
			)
			(_port
				((x)(x))
				((y)(y))
			)
		)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 2 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal v ~BIT_VECTOR{3~downto~0}~12 0 2 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_signal (_internal s1 ~extSTD.STANDARD.BIT 0 18 (_architecture (_uni ))))
		(_signal (_internal s2 ~extSTD.STANDARD.BIT 0 18 (_architecture (_uni ))))
		(_signal (_internal s3 ~extSTD.STANDARD.BIT 0 18 (_architecture (_uni ))))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
)
I 000036 55 551 0 cfg_circ_paritate
(_configuration VHDL (cfg_circ_paritate 0 27 (circ_paritate))
	(_version v147)
	(_time 1230506801172 2008.12.29 01:26:41)
	(_source (\./src/circuit_paritate.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code beeab8eaede9edabe8b0ade4e6)
	(_architecture struct
		(_instantiation xor1
			(_entity . poarta_xor behave
			)
		)
		(_instantiation xor2
			(_entity . poarta_xor behave
			)
		)
		(_instantiation xor3
			(_entity . poarta_xor behave
			)
		)
		(_instantiation inv1
			(_entity . inversor behave
			)
		)
	)
)
I 000059 55 1366          1230506801194 comport_concurent1
(_unit VHDL (circ_paritate 0 1 (comport_concurent1 0 37 ))
	(_version v147)
	(_time 1230506801195 2008.12.29 01:26:41)
	(_source (\./src/circuit_paritate.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code cd99cb98909b9bdbce9b8b969c)
	(_entity
		(_time 1230502866788)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 2 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal v ~BIT_VECTOR{3~downto~0}~12 0 2 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_signal (_internal t1 ~extSTD.STANDARD.BIT 0 38 (_architecture (_uni ))))
		(_signal (_internal t2 ~extSTD.STANDARD.BIT 0 38 (_architecture (_uni ))))
		(_signal (_internal t3 ~extSTD.STANDARD.BIT 0 38 (_architecture (_uni ))))
		(_process
			(line__40(_architecture 0 0 40 (_assignment (_simple)(_target(1))(_sensitivity(4)))))
			(line__41(_architecture 1 0 41 (_assignment (_simple)(_target(4))(_sensitivity(2)(3)))))
			(line__42(_architecture 2 0 42 (_assignment (_simple)(_target(3))(_sensitivity(0(3))(0(2))))))
			(line__43(_architecture 3 0 43 (_assignment (_simple)(_target(2))(_sensitivity(0(1))(0(0))))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_model . comport_concurent1 4 -1
	)
)
I 000059 55 862           1230506801198 comport_concurent2
(_unit VHDL (circ_paritate 0 1 (comport_concurent2 0 46 ))
	(_version v147)
	(_time 1230506801199 2008.12.29 01:26:41)
	(_source (\./src/circuit_paritate.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code cd99cb98909b9bdbcec18b969c)
	(_entity
		(_time 1230502866788)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 2 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal v ~BIT_VECTOR{3~downto~0}~12 0 2 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_process
			(line__49(_architecture 0 0 49 (_assignment (_simple)(_target(1))(_sensitivity(0(3))(0(2))(0(1))(0(0))))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_model . comport_concurent2 1 -1
	)
)
I 000059 55 1035          1230506801261 comport_secvential
(_unit VHDL (circ_paritate 0 1 (comport_secvential 0 8 ))
	(_version v147)
	(_time 1230506801262 2008.12.29 01:26:41)
	(_source (\./src/circuit_paritate.vhd\(\./src/circuit_paritate_secvential.vhd\)))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 1b4f1e1c404d4d0d194b5d404a)
	(_entity
		(_time 1230502866788)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 2 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal v ~BIT_VECTOR{3~downto~0}~12 0 2 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_variable (_internal nr_de_1 ~extSTD.STANDARD.INTEGER 1 17 (_process 0 ((i 0)))))
		(_process
			(line__11(_architecture 0 1 11 (_process (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . comport_secvential 1 -1
	)
)
I 000045 55 1522          1230506801311 test
(_unit VHDL (test 0 9 (test 0 12 ))
	(_version v147)
	(_time 1230506801312 2008.12.29 01:26:41)
	(_source (\./src/test.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 4a1f48481e1c1d5d4f495e101e)
	(_entity
		(_time 1230502951618)
	)
	(_component
		(circ_paritate
			(_object
				(_port (_internal v ~BIT_VECTOR{3~downto~0}~13 0 14 (_entity (_in ))))
				(_port (_internal y ~extSTD.STANDARD.BIT 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation et 0 23 (_component circ_paritate )
		(_port
			((v)(vector))
			((y)(paritate_para))
		)
		(_use (_entity . circ_paritate)
		)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~13 0 14 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_type (_internal ~BIT_VECTOR{3~downto~0}~132 0 18 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_signal (_internal vector ~BIT_VECTOR{3~downto~0}~132 0 18 (_architecture (_uni ))))
		(_signal (_internal paritate_para ~extSTD.STANDARD.BIT 0 19 (_architecture (_uni ))))
		(_process
			(line__25(_architecture 0 0 25 (_assignment (_simple)(_target(0)))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_split (0)
	)
	(_static
		(16843009 )
		(65793 )
		(16777473 )
		(257 )
		(16842753 )
		(65537 )
		(16777217 )
		(1 )
		(16843008 )
		(65792 )
		(16777472 )
		(256 )
		(16842752 )
		(65536 )
		(16777216 )
		(0 )
	)
	(_model . test 1 -1
	)
)
I 000027 55 330 0 cfg_test
(_configuration VHDL (cfg_test 0 31 (test))
	(_version v147)
	(_time 1230506801315 2008.12.29 01:26:41)
	(_source (\./src/test.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 4a1e4f481d1d195f1c1c5e101e)
	(_architecture test
		(_instantiation et
			(_entity . circ_paritate comport_concurent1
			)
		)
	)
)
I 000061 55 1540          1230506801359 schift_register_arch
(_unit VHDL (shift_register 0 1 (schift_register_arch 0 9 ))
	(_version v147)
	(_time 1230506801360 2008.12.29 01:26:41)
	(_source (\./src/shift.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 792c7c78782e246f7e7c6d207e)
	(_entity
		(_time 1230505916084)
	)
	(_object
		(_generic (_internal n ~extSTD.STANDARD.NATURAL 0 2 \4\ (_entity ((i 4)))))
		(_type (_internal ~BIT_VECTOR{n-1~downto~0}~12 0 3 (_array ~extSTD.STANDARD.BIT ((_downto (c 1 )(i 0))))))
		(_port (_internal p_in ~BIT_VECTOR{n-1~downto~0}~12 0 3 (_entity (_in ))))
		(_type (_internal ~BIT_VECTOR{n-1~downto~0}~122 0 4 (_array ~extSTD.STANDARD.BIT ((_downto (c 2 )(i 0))))))
		(_port (_internal p_out ~BIT_VECTOR{n-1~downto~0}~122 0 4 (_entity (_out ))))
		(_port (_internal reset ~extSTD.STANDARD.BIT 0 5 (_entity (_in ))))
		(_port (_internal clock ~extSTD.STANDARD.BIT 0 5 (_entity (_in ))))
		(_port (_internal shift ~extSTD.STANDARD.BIT 0 5 (_entity (_in ))))
		(_port (_internal LOAD ~extSTD.STANDARD.BIT 0 5 (_entity (_in ))))
		(_port (_internal s_in ~extSTD.STANDARD.BIT 0 6 (_entity (_in ))))
		(_process
			(line__11(_architecture 0 0 11 (_process (_simple)(_target(1(0)))(_sensitivity(3)))))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_model . schift_register_arch 3 -1
	)
)
I 000056 55 1219          1230506801407 shift_test_arch
(_unit VHDL (shift_test 0 1 (shift_test_arch 0 4 ))
	(_version v147)
	(_time 1230506801408 2008.12.29 01:26:41)
	(_source (\./src/shift_test.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code a8fdadffa8fff5beafaebcf1af)
	(_entity
		(_time 1230506042688)
	)
	(_generate test 0 15 (_for ~INTEGER~range~0~to~10~13 )
		(_object
			(_constant (_internal i ~INTEGER~range~0~to~10~13 0 15 (_architecture )))
			(_process
				(line__16(_architecture 0 0 16 (_assignment (_simple)(_target(0)))))
			)
		)
	)
	(_object
		(_signal (_internal clock ~extSTD.STANDARD.BIT 0 12 (_architecture (_uni ))))
		(_type (_internal ~BIT_VECTOR{3~downto~1}~13 0 13 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 1))))))
		(_signal (_internal p_out ~BIT_VECTOR{3~downto~1}~13 0 13 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~10~13 0 15 (_scalar (_to (i 0)(i 10)))))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_model . shift_test_arch 1 -1
	)
)
I 000036 55 281 0 config_shift_test
(_configuration VHDL (config_shift_test 0 20 (shift_test))
	(_version v147)
	(_time 1230506801411 2008.12.29 01:26:41)
	(_source (\./src/shift_test.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code a8fcadfff6ffa9beaea9b1f2fe)
	(_architecture shift_test_arch
	)
)
I 000047 55 851           1230506888930 behave
(_unit VHDL (poarta_xor 0 1 (behave 0 7 ))
	(_version v147)
	(_time 1230506888931 2008.12.29 01:28:08)
	(_source (\./src/porti.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 9493c79bc6c3c18396c080cec4)
	(_entity
		(_time 1230503357260)
	)
	(_object
		(_generic (_internal del ~extSTD.STANDARD.TIME 0 2 \3.0 ns\ (_entity ((ns 4613937818241073152)))))
		(_port (_internal x1 ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal x2 ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 4 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behave 1 -1
	)
)
I 000047 55 782           1230506888936 behave
(_unit VHDL (inversor 0 15 (behave 0 21 ))
	(_version v147)
	(_time 1230506888937 2008.12.29 01:28:08)
	(_source (\./src/porti.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 9492ce9bc5c2c68291c286cfc6)
	(_entity
		(_time 1230501682329)
	)
	(_object
		(_generic (_internal del ~extSTD.STANDARD.TIME 0 16 \4.0 ns\ (_entity ((ns 4616189618054758400)))))
		(_port (_internal x ~extSTD.STANDARD.BIT 0 17 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 18 (_entity (_out ))))
		(_process
			(line__24(_architecture 0 0 24 (_assignment (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behave 1 -1
	)
)
I 000047 55 2697          1230506889025 struct
(_unit VHDL (circ_paritate 0 1 (struct 0 6 ))
	(_version v147)
	(_time 1230506889026 2008.12.29 01:28:09)
	(_source (\./src/circuit_paritate.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code f1f7a1a1f9a7a7e7f3fcb7aaa0)
	(_entity
		(_time 1230502866788)
	)
	(_component
		(xor_gate
			(_object
				(_generic (_internal del ~extSTD.STANDARD.TIME 0 8 (_entity -1 ((ns 4613937818241073152)))))
				(_port (_internal x1 ~extSTD.STANDARD.BIT 0 9 (_entity (_in ))))
				(_port (_internal x2 ~extSTD.STANDARD.BIT 0 9 (_entity (_in ))))
				(_port (_internal y ~extSTD.STANDARD.BIT 0 10 (_entity (_out ))))
			)
		)
		(inv_gate
			(_object
				(_generic (_internal del ~extSTD.STANDARD.TIME 0 14 (_entity -1 ((ns 4616189618054758400)))))
				(_port (_internal x ~extSTD.STANDARD.BIT 0 15 (_entity (_in ))))
				(_port (_internal y ~extSTD.STANDARD.BIT 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation xor1 0 21 (_component xor_gate )
		(_port
			((x1)(v(0)))
			((x2)(v(1)))
			((y)(s1))
		)
		(_use (_implicit)
			(_generic
				((del)((ns 4613937818241073152)))
			)
			(_port
				((x1)(x1))
				((x2)(x2))
				((y)(y))
			)
		)
	)
	(_instantiation xor2 0 22 (_component xor_gate )
		(_port
			((x1)(v(2)))
			((x2)(v(3)))
			((y)(s2))
		)
		(_use (_implicit)
			(_generic
				((del)((ns 4613937818241073152)))
			)
			(_port
				((x1)(x1))
				((x2)(x2))
				((y)(y))
			)
		)
	)
	(_instantiation xor3 0 23 (_component xor_gate )
		(_generic
			((del)((ns 4616189618054758400)))
		)
		(_port
			((x1)(s1))
			((x2)(s2))
			((y)(s3))
		)
		(_use (_implicit)
			(_generic
				((del)((ns 4616189618054758400)))
			)
			(_port
				((x1)(x1))
				((x2)(x2))
				((y)(y))
			)
		)
	)
	(_instantiation inv1 0 24 (_component inv_gate )
		(_port
			((x)(s3))
			((y)(y))
		)
		(_use (_implicit)
			(_generic
				((del)((ns 4616189618054758400)))
			)
			(_port
				((x)(x))
				((y)(y))
			)
		)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 2 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal v ~BIT_VECTOR{3~downto~0}~12 0 2 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_signal (_internal s1 ~extSTD.STANDARD.BIT 0 18 (_architecture (_uni ))))
		(_signal (_internal s2 ~extSTD.STANDARD.BIT 0 18 (_architecture (_uni ))))
		(_signal (_internal s3 ~extSTD.STANDARD.BIT 0 18 (_architecture (_uni ))))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
)
I 000036 55 551 0 cfg_circ_paritate
(_configuration VHDL (cfg_circ_paritate 0 27 (circ_paritate))
	(_version v147)
	(_time 1230506889029 2008.12.29 01:28:09)
	(_source (\./src/circuit_paritate.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code f1f7a1a1f6a6a2e4a7ffe2aba9)
	(_architecture struct
		(_instantiation xor1
			(_entity . poarta_xor behave
			)
		)
		(_instantiation xor2
			(_entity . poarta_xor behave
			)
		)
		(_instantiation xor3
			(_entity . poarta_xor behave
			)
		)
		(_instantiation inv1
			(_entity . inversor behave
			)
		)
	)
)
I 000059 55 1366          1230506889043 comport_concurent1
(_unit VHDL (circ_paritate 0 1 (comport_concurent1 0 37 ))
	(_version v147)
	(_time 1230506889044 2008.12.29 01:28:09)
	(_source (\./src/circuit_paritate.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 01075607095757170257475a50)
	(_entity
		(_time 1230502866788)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 2 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal v ~BIT_VECTOR{3~downto~0}~12 0 2 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_signal (_internal t1 ~extSTD.STANDARD.BIT 0 38 (_architecture (_uni ))))
		(_signal (_internal t2 ~extSTD.STANDARD.BIT 0 38 (_architecture (_uni ))))
		(_signal (_internal t3 ~extSTD.STANDARD.BIT 0 38 (_architecture (_uni ))))
		(_process
			(line__40(_architecture 0 0 40 (_assignment (_simple)(_target(1))(_sensitivity(4)))))
			(line__41(_architecture 1 0 41 (_assignment (_simple)(_target(4))(_sensitivity(2)(3)))))
			(line__42(_architecture 2 0 42 (_assignment (_simple)(_target(3))(_sensitivity(0(3))(0(2))))))
			(line__43(_architecture 3 0 43 (_assignment (_simple)(_target(2))(_sensitivity(0(1))(0(0))))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_model . comport_concurent1 4 -1
	)
)
I 000059 55 862           1230506889047 comport_concurent2
(_unit VHDL (circ_paritate 0 1 (comport_concurent2 0 46 ))
	(_version v147)
	(_time 1230506889048 2008.12.29 01:28:09)
	(_source (\./src/circuit_paritate.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 0107560709575717020d475a50)
	(_entity
		(_time 1230502866788)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 2 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal v ~BIT_VECTOR{3~downto~0}~12 0 2 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_process
			(line__49(_architecture 0 0 49 (_assignment (_simple)(_target(1))(_sensitivity(0(3))(0(2))(0(1))(0(0))))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_model . comport_concurent2 1 -1
	)
)
I 000059 55 1035          1230506889107 comport_secvential
(_unit VHDL (circ_paritate 0 1 (comport_secvential 0 8 ))
	(_version v147)
	(_time 1230506889108 2008.12.29 01:28:09)
	(_source (\./src/circuit_paritate.vhd\(\./src/circuit_paritate_secvential.vhd\)))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 3f39683a606969293d6f79646e)
	(_entity
		(_time 1230502866788)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 2 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal v ~BIT_VECTOR{3~downto~0}~12 0 2 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_variable (_internal nr_de_1 ~extSTD.STANDARD.INTEGER 1 17 (_process 0 ((i 0)))))
		(_process
			(line__11(_architecture 0 1 11 (_process (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . comport_secvential 1 -1
	)
)
I 000045 55 1522          1230506889166 test
(_unit VHDL (test 0 9 (test 0 12 ))
	(_version v147)
	(_time 1230506889167 2008.12.29 01:28:09)
	(_source (\./src/test.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 7e792e7f2e2829697b7d6a242a)
	(_entity
		(_time 1230502951618)
	)
	(_component
		(circ_paritate
			(_object
				(_port (_internal v ~BIT_VECTOR{3~downto~0}~13 0 14 (_entity (_in ))))
				(_port (_internal y ~extSTD.STANDARD.BIT 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation et 0 23 (_component circ_paritate )
		(_port
			((v)(vector))
			((y)(paritate_para))
		)
		(_use (_entity . circ_paritate)
		)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~13 0 14 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_type (_internal ~BIT_VECTOR{3~downto~0}~132 0 18 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_signal (_internal vector ~BIT_VECTOR{3~downto~0}~132 0 18 (_architecture (_uni ))))
		(_signal (_internal paritate_para ~extSTD.STANDARD.BIT 0 19 (_architecture (_uni ))))
		(_process
			(line__25(_architecture 0 0 25 (_assignment (_simple)(_target(0)))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_split (0)
	)
	(_static
		(16843009 )
		(65793 )
		(16777473 )
		(257 )
		(16842753 )
		(65537 )
		(16777217 )
		(1 )
		(16843008 )
		(65792 )
		(16777472 )
		(256 )
		(16842752 )
		(65536 )
		(16777216 )
		(0 )
	)
	(_model . test 1 -1
	)
)
I 000027 55 330 0 cfg_test
(_configuration VHDL (cfg_test 0 31 (test))
	(_version v147)
	(_time 1230506889170 2008.12.29 01:28:09)
	(_source (\./src/test.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 7e78297f2d292d6b28286a242a)
	(_architecture test
		(_instantiation et
			(_entity . circ_paritate comport_concurent1
			)
		)
	)
)
I 000061 55 1540          1230506889234 schift_register_arch
(_unit VHDL (shift_register 0 1 (schift_register_arch 0 9 ))
	(_version v147)
	(_time 1230506889235 2008.12.29 01:28:09)
	(_source (\./src/shift.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code bcbbebe8e7ebe1aabbb9a8e5bb)
	(_entity
		(_time 1230505916084)
	)
	(_object
		(_generic (_internal n ~extSTD.STANDARD.NATURAL 0 2 \4\ (_entity ((i 4)))))
		(_type (_internal ~BIT_VECTOR{n-1~downto~0}~12 0 3 (_array ~extSTD.STANDARD.BIT ((_downto (c 1 )(i 0))))))
		(_port (_internal p_in ~BIT_VECTOR{n-1~downto~0}~12 0 3 (_entity (_in ))))
		(_type (_internal ~BIT_VECTOR{n-1~downto~0}~122 0 4 (_array ~extSTD.STANDARD.BIT ((_downto (c 2 )(i 0))))))
		(_port (_internal p_out ~BIT_VECTOR{n-1~downto~0}~122 0 4 (_entity (_out ))))
		(_port (_internal reset ~extSTD.STANDARD.BIT 0 5 (_entity (_in ))))
		(_port (_internal clock ~extSTD.STANDARD.BIT 0 5 (_entity (_in ))))
		(_port (_internal shift ~extSTD.STANDARD.BIT 0 5 (_entity (_in ))))
		(_port (_internal LOAD ~extSTD.STANDARD.BIT 0 5 (_entity (_in ))))
		(_port (_internal s_in ~extSTD.STANDARD.BIT 0 6 (_entity (_in ))))
		(_process
			(line__11(_architecture 0 0 11 (_process (_simple)(_target(1(0)))(_sensitivity(3)))))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_model . schift_register_arch 3 -1
	)
)
I 000036 55 281 0 config_shift_test
(_configuration VHDL (config_shift_test 0 23 (shift_test))
	(_version v147)
	(_time 1230506889282 2008.12.29 01:28:09)
	(_source (\./src/shift_test.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code ebedbcb8efbceafdedeaf2b1bd)
	(_architecture shift_test_arch
	)
)
I 000047 55 851           1230506898130 behave
(_unit VHDL (poarta_xor 0 1 (behave 0 7 ))
	(_version v147)
	(_time 1230506898131 2008.12.29 01:28:18)
	(_source (\./src/porti.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 787c7879262f2d6f7a2c6c2228)
	(_entity
		(_time 1230503357260)
	)
	(_object
		(_generic (_internal del ~extSTD.STANDARD.TIME 0 2 \3.0 ns\ (_entity ((ns 4613937818241073152)))))
		(_port (_internal x1 ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal x2 ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 4 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behave 1 -1
	)
)
I 000047 55 782           1230506898136 behave
(_unit VHDL (inversor 0 15 (behave 0 21 ))
	(_version v147)
	(_time 1230506898137 2008.12.29 01:28:18)
	(_source (\./src/porti.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 888d8186d5deda9e8dde9ad3da)
	(_entity
		(_time 1230501682329)
	)
	(_object
		(_generic (_internal del ~extSTD.STANDARD.TIME 0 16 \4.0 ns\ (_entity ((ns 4616189618054758400)))))
		(_port (_internal x ~extSTD.STANDARD.BIT 0 17 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 18 (_entity (_out ))))
		(_process
			(line__24(_architecture 0 0 24 (_assignment (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behave 1 -1
	)
)
I 000047 55 2697          1230506898208 struct
(_unit VHDL (circ_paritate 0 1 (struct 0 6 ))
	(_version v147)
	(_time 1230506898209 2008.12.29 01:28:18)
	(_source (\./src/circuit_paritate.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code c6c3c593c99090d0c4cb809d97)
	(_entity
		(_time 1230502866788)
	)
	(_component
		(xor_gate
			(_object
				(_generic (_internal del ~extSTD.STANDARD.TIME 0 8 (_entity -1 ((ns 4613937818241073152)))))
				(_port (_internal x1 ~extSTD.STANDARD.BIT 0 9 (_entity (_in ))))
				(_port (_internal x2 ~extSTD.STANDARD.BIT 0 9 (_entity (_in ))))
				(_port (_internal y ~extSTD.STANDARD.BIT 0 10 (_entity (_out ))))
			)
		)
		(inv_gate
			(_object
				(_generic (_internal del ~extSTD.STANDARD.TIME 0 14 (_entity -1 ((ns 4616189618054758400)))))
				(_port (_internal x ~extSTD.STANDARD.BIT 0 15 (_entity (_in ))))
				(_port (_internal y ~extSTD.STANDARD.BIT 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation xor1 0 21 (_component xor_gate )
		(_port
			((x1)(v(0)))
			((x2)(v(1)))
			((y)(s1))
		)
		(_use (_implicit)
			(_generic
				((del)((ns 4613937818241073152)))
			)
			(_port
				((x1)(x1))
				((x2)(x2))
				((y)(y))
			)
		)
	)
	(_instantiation xor2 0 22 (_component xor_gate )
		(_port
			((x1)(v(2)))
			((x2)(v(3)))
			((y)(s2))
		)
		(_use (_implicit)
			(_generic
				((del)((ns 4613937818241073152)))
			)
			(_port
				((x1)(x1))
				((x2)(x2))
				((y)(y))
			)
		)
	)
	(_instantiation xor3 0 23 (_component xor_gate )
		(_generic
			((del)((ns 4616189618054758400)))
		)
		(_port
			((x1)(s1))
			((x2)(s2))
			((y)(s3))
		)
		(_use (_implicit)
			(_generic
				((del)((ns 4616189618054758400)))
			)
			(_port
				((x1)(x1))
				((x2)(x2))
				((y)(y))
			)
		)
	)
	(_instantiation inv1 0 24 (_component inv_gate )
		(_port
			((x)(s3))
			((y)(y))
		)
		(_use (_implicit)
			(_generic
				((del)((ns 4616189618054758400)))
			)
			(_port
				((x)(x))
				((y)(y))
			)
		)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 2 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal v ~BIT_VECTOR{3~downto~0}~12 0 2 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_signal (_internal s1 ~extSTD.STANDARD.BIT 0 18 (_architecture (_uni ))))
		(_signal (_internal s2 ~extSTD.STANDARD.BIT 0 18 (_architecture (_uni ))))
		(_signal (_internal s3 ~extSTD.STANDARD.BIT 0 18 (_architecture (_uni ))))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
)
I 000036 55 551 0 cfg_circ_paritate
(_configuration VHDL (cfg_circ_paritate 0 27 (circ_paritate))
	(_version v147)
	(_time 1230506898212 2008.12.29 01:28:18)
	(_source (\./src/circuit_paritate.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code c6c3c593c69195d390c8d59c9e)
	(_architecture struct
		(_instantiation xor1
			(_entity . poarta_xor behave
			)
		)
		(_instantiation xor2
			(_entity . poarta_xor behave
			)
		)
		(_instantiation xor3
			(_entity . poarta_xor behave
			)
		)
		(_instantiation inv1
			(_entity . inversor behave
			)
		)
	)
)
I 000059 55 1366          1230506898236 comport_concurent1
(_unit VHDL (circ_paritate 0 1 (comport_concurent1 0 37 ))
	(_version v147)
	(_time 1230506898237 2008.12.29 01:28:18)
	(_source (\./src/circuit_paritate.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code e5e0e6b6e9b3b3f3e6b3a3beb4)
	(_entity
		(_time 1230502866788)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 2 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal v ~BIT_VECTOR{3~downto~0}~12 0 2 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_signal (_internal t1 ~extSTD.STANDARD.BIT 0 38 (_architecture (_uni ))))
		(_signal (_internal t2 ~extSTD.STANDARD.BIT 0 38 (_architecture (_uni ))))
		(_signal (_internal t3 ~extSTD.STANDARD.BIT 0 38 (_architecture (_uni ))))
		(_process
			(line__40(_architecture 0 0 40 (_assignment (_simple)(_target(1))(_sensitivity(4)))))
			(line__41(_architecture 1 0 41 (_assignment (_simple)(_target(4))(_sensitivity(2)(3)))))
			(line__42(_architecture 2 0 42 (_assignment (_simple)(_target(3))(_sensitivity(0(3))(0(2))))))
			(line__43(_architecture 3 0 43 (_assignment (_simple)(_target(2))(_sensitivity(0(1))(0(0))))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_model . comport_concurent1 4 -1
	)
)
I 000059 55 862           1230506898240 comport_concurent2
(_unit VHDL (circ_paritate 0 1 (comport_concurent2 0 46 ))
	(_version v147)
	(_time 1230506898241 2008.12.29 01:28:18)
	(_source (\./src/circuit_paritate.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code e5e0e6b6e9b3b3f3e6e9a3beb4)
	(_entity
		(_time 1230502866788)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 2 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal v ~BIT_VECTOR{3~downto~0}~12 0 2 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_process
			(line__49(_architecture 0 0 49 (_assignment (_simple)(_target(1))(_sensitivity(0(3))(0(2))(0(1))(0(0))))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_model . comport_concurent2 1 -1
	)
)
I 000059 55 1035          1230506898302 comport_secvential
(_unit VHDL (circ_paritate 0 1 (comport_secvential 0 8 ))
	(_version v147)
	(_time 1230506898303 2008.12.29 01:28:18)
	(_source (\./src/circuit_paritate.vhd\(\./src/circuit_paritate_secvential.vhd\)))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 33363136396565253163756862)
	(_entity
		(_time 1230502866788)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 2 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal v ~BIT_VECTOR{3~downto~0}~12 0 2 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_variable (_internal nr_de_1 ~extSTD.STANDARD.INTEGER 1 17 (_process 0 ((i 0)))))
		(_process
			(line__11(_architecture 0 1 11 (_process (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . comport_secvential 1 -1
	)
)
I 000045 55 1522          1230506898352 test
(_unit VHDL (test 0 9 (test 0 12 ))
	(_version v147)
	(_time 1230506898353 2008.12.29 01:28:18)
	(_source (\./src/test.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 62666762653435756761763836)
	(_entity
		(_time 1230502951618)
	)
	(_component
		(circ_paritate
			(_object
				(_port (_internal v ~BIT_VECTOR{3~downto~0}~13 0 14 (_entity (_in ))))
				(_port (_internal y ~extSTD.STANDARD.BIT 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation et 0 23 (_component circ_paritate )
		(_port
			((v)(vector))
			((y)(paritate_para))
		)
		(_use (_entity . circ_paritate)
		)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~13 0 14 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_type (_internal ~BIT_VECTOR{3~downto~0}~132 0 18 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_signal (_internal vector ~BIT_VECTOR{3~downto~0}~132 0 18 (_architecture (_uni ))))
		(_signal (_internal paritate_para ~extSTD.STANDARD.BIT 0 19 (_architecture (_uni ))))
		(_process
			(line__25(_architecture 0 0 25 (_assignment (_simple)(_target(0)))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_split (0)
	)
	(_static
		(16843009 )
		(65793 )
		(16777473 )
		(257 )
		(16842753 )
		(65537 )
		(16777217 )
		(1 )
		(16843008 )
		(65792 )
		(16777472 )
		(256 )
		(16842752 )
		(65536 )
		(16777216 )
		(0 )
	)
	(_model . test 1 -1
	)
)
I 000027 55 330 0 cfg_test
(_configuration VHDL (cfg_test 0 31 (test))
	(_version v147)
	(_time 1230506898356 2008.12.29 01:28:18)
	(_source (\./src/test.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 62676062663531773434763836)
	(_architecture test
		(_instantiation et
			(_entity . circ_paritate comport_concurent1
			)
		)
	)
)
I 000061 55 1540          1230506898402 schift_register_arch
(_unit VHDL (shift_register 0 1 (schift_register_arch 0 9 ))
	(_version v147)
	(_time 1230506898403 2008.12.29 01:28:18)
	(_source (\./src/shift.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 9195939e98c6cc87969485c896)
	(_entity
		(_time 1230505916084)
	)
	(_object
		(_generic (_internal n ~extSTD.STANDARD.NATURAL 0 2 \4\ (_entity ((i 4)))))
		(_type (_internal ~BIT_VECTOR{n-1~downto~0}~12 0 3 (_array ~extSTD.STANDARD.BIT ((_downto (c 1 )(i 0))))))
		(_port (_internal p_in ~BIT_VECTOR{n-1~downto~0}~12 0 3 (_entity (_in ))))
		(_type (_internal ~BIT_VECTOR{n-1~downto~0}~122 0 4 (_array ~extSTD.STANDARD.BIT ((_downto (c 2 )(i 0))))))
		(_port (_internal p_out ~BIT_VECTOR{n-1~downto~0}~122 0 4 (_entity (_out ))))
		(_port (_internal reset ~extSTD.STANDARD.BIT 0 5 (_entity (_in ))))
		(_port (_internal clock ~extSTD.STANDARD.BIT 0 5 (_entity (_in ))))
		(_port (_internal shift ~extSTD.STANDARD.BIT 0 5 (_entity (_in ))))
		(_port (_internal LOAD ~extSTD.STANDARD.BIT 0 5 (_entity (_in ))))
		(_port (_internal s_in ~extSTD.STANDARD.BIT 0 6 (_entity (_in ))))
		(_process
			(line__11(_architecture 0 0 11 (_process (_simple)(_target(1(0)))(_sensitivity(3)))))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_model . schift_register_arch 3 -1
	)
)
I 000056 55 975           1230506898448 shift_test_arch
(_unit VHDL (shift_test 0 1 (shift_test_arch 0 4 ))
	(_version v147)
	(_time 1230506898449 2008.12.29 01:28:18)
	(_source (\./src/shift_test.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code c0c4c295c8979dd6c7c3d499c7)
	(_entity
		(_time 1230506042688)
	)
	(_object
		(_signal (_internal clock ~extSTD.STANDARD.BIT 0 12 (_architecture (_uni ))))
		(_type (_internal ~BIT_VECTOR{3~downto~1}~13 0 13 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 1))))))
		(_signal (_internal p_out ~BIT_VECTOR{3~downto~1}~13 0 13 (_architecture (_uni ))))
		(_process
			(line__15(_architecture 0 0 15 (_process (_simple)(_target(0)))))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_model . shift_test_arch 1 -1
	)
)
I 000036 55 281 0 config_shift_test
(_configuration VHDL (config_shift_test 0 23 (shift_test))
	(_version v147)
	(_time 1230506898452 2008.12.29 01:28:18)
	(_source (\./src/shift_test.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code c0c5c2959697c1d6c6c1d99a96)
	(_architecture shift_test_arch
	)
)
I 000047 55 851           1230506904633 behave
(_unit VHDL (poarta_xor 0 1 (behave 0 7 ))
	(_version v147)
	(_time 1230506904634 2008.12.29 01:28:24)
	(_source (\./src/porti.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code e1e2e8b2b6b6b4f6e3b5f5bbb1)
	(_entity
		(_time 1230503357260)
	)
	(_object
		(_generic (_internal del ~extSTD.STANDARD.TIME 0 2 \3.0 ns\ (_entity ((ns 4613937818241073152)))))
		(_port (_internal x1 ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal x2 ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 4 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behave 1 -1
	)
)
I 000047 55 782           1230506904639 behave
(_unit VHDL (inversor 0 15 (behave 0 21 ))
	(_version v147)
	(_time 1230506904640 2008.12.29 01:28:24)
	(_source (\./src/porti.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code f1f3f1a1a5a7a3e7f4a7e3aaa3)
	(_entity
		(_time 1230501682329)
	)
	(_object
		(_generic (_internal del ~extSTD.STANDARD.TIME 0 16 \4.0 ns\ (_entity ((ns 4616189618054758400)))))
		(_port (_internal x ~extSTD.STANDARD.BIT 0 17 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 18 (_entity (_out ))))
		(_process
			(line__24(_architecture 0 0 24 (_assignment (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behave 1 -1
	)
)
I 000047 55 2697          1230506904712 struct
(_unit VHDL (circ_paritate 0 1 (struct 0 6 ))
	(_version v147)
	(_time 1230506904713 2008.12.29 01:28:24)
	(_source (\./src/circuit_paritate.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 2f2d7d2b707979392d2269747e)
	(_entity
		(_time 1230502866788)
	)
	(_component
		(xor_gate
			(_object
				(_generic (_internal del ~extSTD.STANDARD.TIME 0 8 (_entity -1 ((ns 4613937818241073152)))))
				(_port (_internal x1 ~extSTD.STANDARD.BIT 0 9 (_entity (_in ))))
				(_port (_internal x2 ~extSTD.STANDARD.BIT 0 9 (_entity (_in ))))
				(_port (_internal y ~extSTD.STANDARD.BIT 0 10 (_entity (_out ))))
			)
		)
		(inv_gate
			(_object
				(_generic (_internal del ~extSTD.STANDARD.TIME 0 14 (_entity -1 ((ns 4616189618054758400)))))
				(_port (_internal x ~extSTD.STANDARD.BIT 0 15 (_entity (_in ))))
				(_port (_internal y ~extSTD.STANDARD.BIT 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation xor1 0 21 (_component xor_gate )
		(_port
			((x1)(v(0)))
			((x2)(v(1)))
			((y)(s1))
		)
		(_use (_implicit)
			(_generic
				((del)((ns 4613937818241073152)))
			)
			(_port
				((x1)(x1))
				((x2)(x2))
				((y)(y))
			)
		)
	)
	(_instantiation xor2 0 22 (_component xor_gate )
		(_port
			((x1)(v(2)))
			((x2)(v(3)))
			((y)(s2))
		)
		(_use (_implicit)
			(_generic
				((del)((ns 4613937818241073152)))
			)
			(_port
				((x1)(x1))
				((x2)(x2))
				((y)(y))
			)
		)
	)
	(_instantiation xor3 0 23 (_component xor_gate )
		(_generic
			((del)((ns 4616189618054758400)))
		)
		(_port
			((x1)(s1))
			((x2)(s2))
			((y)(s3))
		)
		(_use (_implicit)
			(_generic
				((del)((ns 4616189618054758400)))
			)
			(_port
				((x1)(x1))
				((x2)(x2))
				((y)(y))
			)
		)
	)
	(_instantiation inv1 0 24 (_component inv_gate )
		(_port
			((x)(s3))
			((y)(y))
		)
		(_use (_implicit)
			(_generic
				((del)((ns 4616189618054758400)))
			)
			(_port
				((x)(x))
				((y)(y))
			)
		)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 2 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal v ~BIT_VECTOR{3~downto~0}~12 0 2 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_signal (_internal s1 ~extSTD.STANDARD.BIT 0 18 (_architecture (_uni ))))
		(_signal (_internal s2 ~extSTD.STANDARD.BIT 0 18 (_architecture (_uni ))))
		(_signal (_internal s3 ~extSTD.STANDARD.BIT 0 18 (_architecture (_uni ))))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
)
I 000036 55 551 0 cfg_circ_paritate
(_configuration VHDL (cfg_circ_paritate 0 27 (circ_paritate))
	(_version v147)
	(_time 1230506904716 2008.12.29 01:28:24)
	(_source (\./src/circuit_paritate.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 3f3d6d3a6f686c2a69312c6567)
	(_architecture struct
		(_instantiation xor1
			(_entity . poarta_xor behave
			)
		)
		(_instantiation xor2
			(_entity . poarta_xor behave
			)
		)
		(_instantiation xor3
			(_entity . poarta_xor behave
			)
		)
		(_instantiation inv1
			(_entity . inversor behave
			)
		)
	)
)
I 000059 55 1366          1230506904731 comport_concurent1
(_unit VHDL (circ_paritate 0 1 (comport_concurent1 0 37 ))
	(_version v147)
	(_time 1230506904732 2008.12.29 01:28:24)
	(_source (\./src/circuit_paritate.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 4f4d1d4d101919594c1909141e)
	(_entity
		(_time 1230502866788)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 2 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal v ~BIT_VECTOR{3~downto~0}~12 0 2 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_signal (_internal t1 ~extSTD.STANDARD.BIT 0 38 (_architecture (_uni ))))
		(_signal (_internal t2 ~extSTD.STANDARD.BIT 0 38 (_architecture (_uni ))))
		(_signal (_internal t3 ~extSTD.STANDARD.BIT 0 38 (_architecture (_uni ))))
		(_process
			(line__40(_architecture 0 0 40 (_assignment (_simple)(_target(1))(_sensitivity(4)))))
			(line__41(_architecture 1 0 41 (_assignment (_simple)(_target(4))(_sensitivity(2)(3)))))
			(line__42(_architecture 2 0 42 (_assignment (_simple)(_target(3))(_sensitivity(0(3))(0(2))))))
			(line__43(_architecture 3 0 43 (_assignment (_simple)(_target(2))(_sensitivity(0(1))(0(0))))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_model . comport_concurent1 4 -1
	)
)
I 000059 55 862           1230506904735 comport_concurent2
(_unit VHDL (circ_paritate 0 1 (comport_concurent2 0 46 ))
	(_version v147)
	(_time 1230506904736 2008.12.29 01:28:24)
	(_source (\./src/circuit_paritate.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 4f4d1d4d101919594c4309141e)
	(_entity
		(_time 1230502866788)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 2 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal v ~BIT_VECTOR{3~downto~0}~12 0 2 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_process
			(line__49(_architecture 0 0 49 (_assignment (_simple)(_target(1))(_sensitivity(0(3))(0(2))(0(1))(0(0))))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_model . comport_concurent2 1 -1
	)
)
I 000059 55 1035          1230506904801 comport_secvential
(_unit VHDL (circ_paritate 0 1 (comport_secvential 0 8 ))
	(_version v147)
	(_time 1230506904802 2008.12.29 01:28:24)
	(_source (\./src/circuit_paritate.vhd\(\./src/circuit_paritate_secvential.vhd\)))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 8d8fdf83d0dbdb9b8fddcbd6dc)
	(_entity
		(_time 1230502866788)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 2 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal v ~BIT_VECTOR{3~downto~0}~12 0 2 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_variable (_internal nr_de_1 ~extSTD.STANDARD.INTEGER 1 17 (_process 0 ((i 0)))))
		(_process
			(line__11(_architecture 0 1 11 (_process (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . comport_secvential 1 -1
	)
)
I 000045 55 1522          1230506904850 test
(_unit VHDL (test 0 9 (test 0 12 ))
	(_version v147)
	(_time 1230506904851 2008.12.29 01:28:24)
	(_source (\./src/test.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code bcbfe9e8eaeaebabb9bfa8e6e8)
	(_entity
		(_time 1230502951618)
	)
	(_component
		(circ_paritate
			(_object
				(_port (_internal v ~BIT_VECTOR{3~downto~0}~13 0 14 (_entity (_in ))))
				(_port (_internal y ~extSTD.STANDARD.BIT 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation et 0 23 (_component circ_paritate )
		(_port
			((v)(vector))
			((y)(paritate_para))
		)
		(_use (_entity . circ_paritate)
		)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~13 0 14 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_type (_internal ~BIT_VECTOR{3~downto~0}~132 0 18 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_signal (_internal vector ~BIT_VECTOR{3~downto~0}~132 0 18 (_architecture (_uni ))))
		(_signal (_internal paritate_para ~extSTD.STANDARD.BIT 0 19 (_architecture (_uni ))))
		(_process
			(line__25(_architecture 0 0 25 (_assignment (_simple)(_target(0)))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_split (0)
	)
	(_static
		(16843009 )
		(65793 )
		(16777473 )
		(257 )
		(16842753 )
		(65537 )
		(16777217 )
		(1 )
		(16843008 )
		(65792 )
		(16777472 )
		(256 )
		(16842752 )
		(65536 )
		(16777216 )
		(0 )
	)
	(_model . test 1 -1
	)
)
I 000027 55 330 0 cfg_test
(_configuration VHDL (cfg_test 0 31 (test))
	(_version v147)
	(_time 1230506904854 2008.12.29 01:28:24)
	(_source (\./src/test.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code bcbeeee8e9ebefa9eaeaa8e6e8)
	(_architecture test
		(_instantiation et
			(_entity . circ_paritate comport_concurent1
			)
		)
	)
)
I 000061 55 1540          1230506904899 schift_register_arch
(_unit VHDL (shift_register 0 1 (schift_register_arch 0 9 ))
	(_version v147)
	(_time 1230506904900 2008.12.29 01:28:24)
	(_source (\./src/shift.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code ebe8b9b8b1bcb6fdeceeffb2ec)
	(_entity
		(_time 1230505916084)
	)
	(_object
		(_generic (_internal n ~extSTD.STANDARD.NATURAL 0 2 \4\ (_entity ((i 4)))))
		(_type (_internal ~BIT_VECTOR{n-1~downto~0}~12 0 3 (_array ~extSTD.STANDARD.BIT ((_downto (c 1 )(i 0))))))
		(_port (_internal p_in ~BIT_VECTOR{n-1~downto~0}~12 0 3 (_entity (_in ))))
		(_type (_internal ~BIT_VECTOR{n-1~downto~0}~122 0 4 (_array ~extSTD.STANDARD.BIT ((_downto (c 2 )(i 0))))))
		(_port (_internal p_out ~BIT_VECTOR{n-1~downto~0}~122 0 4 (_entity (_out ))))
		(_port (_internal reset ~extSTD.STANDARD.BIT 0 5 (_entity (_in ))))
		(_port (_internal clock ~extSTD.STANDARD.BIT 0 5 (_entity (_in ))))
		(_port (_internal shift ~extSTD.STANDARD.BIT 0 5 (_entity (_in ))))
		(_port (_internal LOAD ~extSTD.STANDARD.BIT 0 5 (_entity (_in ))))
		(_port (_internal s_in ~extSTD.STANDARD.BIT 0 6 (_entity (_in ))))
		(_process
			(line__11(_architecture 0 0 11 (_process (_simple)(_target(1(0)))(_sensitivity(3)))))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_model . schift_register_arch 3 -1
	)
)
I 000036 55 281 0 config_shift_test
(_configuration VHDL (config_shift_test 0 23 (shift_test))
	(_version v147)
	(_time 1230506904947 2008.12.29 01:28:24)
	(_source (\./src/shift_test.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 191b481e464e180f1f1800434f)
	(_architecture shift_test_arch
	)
)
I 000047 55 851           1230506909986 behave
(_unit VHDL (poarta_xor 0 1 (behave 0 7 ))
	(_version v147)
	(_time 1230506909987 2008.12.29 01:28:29)
	(_source (\./src/porti.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code d8da8d8a868f8dcfda8ccc8288)
	(_entity
		(_time 1230503357260)
	)
	(_object
		(_generic (_internal del ~extSTD.STANDARD.TIME 0 2 \3.0 ns\ (_entity ((ns 4613937818241073152)))))
		(_port (_internal x1 ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal x2 ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 4 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behave 1 -1
	)
)
I 000047 55 782           1230506909992 behave
(_unit VHDL (inversor 0 15 (behave 0 21 ))
	(_version v147)
	(_time 1230506909993 2008.12.29 01:28:29)
	(_source (\./src/porti.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code d8db848a858e8acedd8eca838a)
	(_entity
		(_time 1230501682329)
	)
	(_object
		(_generic (_internal del ~extSTD.STANDARD.TIME 0 16 \4.0 ns\ (_entity ((ns 4616189618054758400)))))
		(_port (_internal x ~extSTD.STANDARD.BIT 0 17 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 18 (_entity (_out ))))
		(_process
			(line__24(_architecture 0 0 24 (_assignment (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behave 1 -1
	)
)
I 000047 55 2697          1230506910058 struct
(_unit VHDL (circ_paritate 0 1 (struct 0 6 ))
	(_version v147)
	(_time 1230506910059 2008.12.29 01:28:30)
	(_source (\./src/circuit_paritate.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 1615431119404000141b504d47)
	(_entity
		(_time 1230502866788)
	)
	(_component
		(xor_gate
			(_object
				(_generic (_internal del ~extSTD.STANDARD.TIME 0 8 (_entity -1 ((ns 4613937818241073152)))))
				(_port (_internal x1 ~extSTD.STANDARD.BIT 0 9 (_entity (_in ))))
				(_port (_internal x2 ~extSTD.STANDARD.BIT 0 9 (_entity (_in ))))
				(_port (_internal y ~extSTD.STANDARD.BIT 0 10 (_entity (_out ))))
			)
		)
		(inv_gate
			(_object
				(_generic (_internal del ~extSTD.STANDARD.TIME 0 14 (_entity -1 ((ns 4616189618054758400)))))
				(_port (_internal x ~extSTD.STANDARD.BIT 0 15 (_entity (_in ))))
				(_port (_internal y ~extSTD.STANDARD.BIT 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation xor1 0 21 (_component xor_gate )
		(_port
			((x1)(v(0)))
			((x2)(v(1)))
			((y)(s1))
		)
		(_use (_implicit)
			(_generic
				((del)((ns 4613937818241073152)))
			)
			(_port
				((x1)(x1))
				((x2)(x2))
				((y)(y))
			)
		)
	)
	(_instantiation xor2 0 22 (_component xor_gate )
		(_port
			((x1)(v(2)))
			((x2)(v(3)))
			((y)(s2))
		)
		(_use (_implicit)
			(_generic
				((del)((ns 4613937818241073152)))
			)
			(_port
				((x1)(x1))
				((x2)(x2))
				((y)(y))
			)
		)
	)
	(_instantiation xor3 0 23 (_component xor_gate )
		(_generic
			((del)((ns 4616189618054758400)))
		)
		(_port
			((x1)(s1))
			((x2)(s2))
			((y)(s3))
		)
		(_use (_implicit)
			(_generic
				((del)((ns 4616189618054758400)))
			)
			(_port
				((x1)(x1))
				((x2)(x2))
				((y)(y))
			)
		)
	)
	(_instantiation inv1 0 24 (_component inv_gate )
		(_port
			((x)(s3))
			((y)(y))
		)
		(_use (_implicit)
			(_generic
				((del)((ns 4616189618054758400)))
			)
			(_port
				((x)(x))
				((y)(y))
			)
		)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 2 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal v ~BIT_VECTOR{3~downto~0}~12 0 2 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_signal (_internal s1 ~extSTD.STANDARD.BIT 0 18 (_architecture (_uni ))))
		(_signal (_internal s2 ~extSTD.STANDARD.BIT 0 18 (_architecture (_uni ))))
		(_signal (_internal s3 ~extSTD.STANDARD.BIT 0 18 (_architecture (_uni ))))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
)
I 000036 55 551 0 cfg_circ_paritate
(_configuration VHDL (cfg_circ_paritate 0 27 (circ_paritate))
	(_version v147)
	(_time 1230506910062 2008.12.29 01:28:30)
	(_source (\./src/circuit_paritate.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 16154311164145034018054c4e)
	(_architecture struct
		(_instantiation xor1
			(_entity . poarta_xor behave
			)
		)
		(_instantiation xor2
			(_entity . poarta_xor behave
			)
		)
		(_instantiation xor3
			(_entity . poarta_xor behave
			)
		)
		(_instantiation inv1
			(_entity . inversor behave
			)
		)
	)
)
I 000059 55 1366          1230506910081 comport_concurent1
(_unit VHDL (circ_paritate 0 1 (comport_concurent1 0 37 ))
	(_version v147)
	(_time 1230506910082 2008.12.29 01:28:30)
	(_source (\./src/circuit_paritate.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 35366030396363233663736e64)
	(_entity
		(_time 1230502866788)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 2 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal v ~BIT_VECTOR{3~downto~0}~12 0 2 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_signal (_internal t1 ~extSTD.STANDARD.BIT 0 38 (_architecture (_uni ))))
		(_signal (_internal t2 ~extSTD.STANDARD.BIT 0 38 (_architecture (_uni ))))
		(_signal (_internal t3 ~extSTD.STANDARD.BIT 0 38 (_architecture (_uni ))))
		(_process
			(line__40(_architecture 0 0 40 (_assignment (_simple)(_target(1))(_sensitivity(4)))))
			(line__41(_architecture 1 0 41 (_assignment (_simple)(_target(4))(_sensitivity(2)(3)))))
			(line__42(_architecture 2 0 42 (_assignment (_simple)(_target(3))(_sensitivity(0(3))(0(2))))))
			(line__43(_architecture 3 0 43 (_assignment (_simple)(_target(2))(_sensitivity(0(1))(0(0))))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_model . comport_concurent1 4 -1
	)
)
I 000059 55 862           1230506910085 comport_concurent2
(_unit VHDL (circ_paritate 0 1 (comport_concurent2 0 46 ))
	(_version v147)
	(_time 1230506910086 2008.12.29 01:28:30)
	(_source (\./src/circuit_paritate.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 35366030396363233639736e64)
	(_entity
		(_time 1230502866788)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 2 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal v ~BIT_VECTOR{3~downto~0}~12 0 2 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_process
			(line__49(_architecture 0 0 49 (_assignment (_simple)(_target(1))(_sensitivity(0(3))(0(2))(0(1))(0(0))))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_model . comport_concurent2 1 -1
	)
)
I 000059 55 1035          1230506910146 comport_secvential
(_unit VHDL (circ_paritate 0 1 (comport_secvential 0 8 ))
	(_version v147)
	(_time 1230506910147 2008.12.29 01:28:30)
	(_source (\./src/circuit_paritate.vhd\(\./src/circuit_paritate_secvential.vhd\)))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 74772175792222627624322f25)
	(_entity
		(_time 1230502866788)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 2 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal v ~BIT_VECTOR{3~downto~0}~12 0 2 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_variable (_internal nr_de_1 ~extSTD.STANDARD.INTEGER 1 17 (_process 0 ((i 0)))))
		(_process
			(line__11(_architecture 0 1 11 (_process (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . comport_secvential 1 -1
	)
)
I 000045 55 1522          1230506910199 test
(_unit VHDL (test 0 9 (test 0 12 ))
	(_version v147)
	(_time 1230506910200 2008.12.29 01:28:30)
	(_source (\./src/test.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code a3a1f1f4a5f5f4b4a6a0b7f9f7)
	(_entity
		(_time 1230502951618)
	)
	(_component
		(circ_paritate
			(_object
				(_port (_internal v ~BIT_VECTOR{3~downto~0}~13 0 14 (_entity (_in ))))
				(_port (_internal y ~extSTD.STANDARD.BIT 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation et 0 23 (_component circ_paritate )
		(_port
			((v)(vector))
			((y)(paritate_para))
		)
		(_use (_entity . circ_paritate)
		)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~13 0 14 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_type (_internal ~BIT_VECTOR{3~downto~0}~132 0 18 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_signal (_internal vector ~BIT_VECTOR{3~downto~0}~132 0 18 (_architecture (_uni ))))
		(_signal (_internal paritate_para ~extSTD.STANDARD.BIT 0 19 (_architecture (_uni ))))
		(_process
			(line__25(_architecture 0 0 25 (_assignment (_simple)(_target(0)))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_split (0)
	)
	(_static
		(16843009 )
		(65793 )
		(16777473 )
		(257 )
		(16842753 )
		(65537 )
		(16777217 )
		(1 )
		(16843008 )
		(65792 )
		(16777472 )
		(256 )
		(16842752 )
		(65536 )
		(16777216 )
		(0 )
	)
	(_model . test 1 -1
	)
)
I 000027 55 330 0 cfg_test
(_configuration VHDL (cfg_test 0 31 (test))
	(_version v147)
	(_time 1230506910203 2008.12.29 01:28:30)
	(_source (\./src/test.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code a3a0f6f4a6f4f0b6f5f5b7f9f7)
	(_architecture test
		(_instantiation et
			(_entity . circ_paritate comport_concurent1
			)
		)
	)
)
I 000061 55 1540          1230506910245 schift_register_arch
(_unit VHDL (shift_register 0 1 (schift_register_arch 0 9 ))
	(_version v147)
	(_time 1230506910246 2008.12.29 01:28:30)
	(_source (\./src/shift.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code d1d38483d8868cc7d6d4c588d6)
	(_entity
		(_time 1230505916084)
	)
	(_object
		(_generic (_internal n ~extSTD.STANDARD.NATURAL 0 2 \4\ (_entity ((i 4)))))
		(_type (_internal ~BIT_VECTOR{n-1~downto~0}~12 0 3 (_array ~extSTD.STANDARD.BIT ((_downto (c 1 )(i 0))))))
		(_port (_internal p_in ~BIT_VECTOR{n-1~downto~0}~12 0 3 (_entity (_in ))))
		(_type (_internal ~BIT_VECTOR{n-1~downto~0}~122 0 4 (_array ~extSTD.STANDARD.BIT ((_downto (c 2 )(i 0))))))
		(_port (_internal p_out ~BIT_VECTOR{n-1~downto~0}~122 0 4 (_entity (_out ))))
		(_port (_internal reset ~extSTD.STANDARD.BIT 0 5 (_entity (_in ))))
		(_port (_internal clock ~extSTD.STANDARD.BIT 0 5 (_entity (_in ))))
		(_port (_internal shift ~extSTD.STANDARD.BIT 0 5 (_entity (_in ))))
		(_port (_internal LOAD ~extSTD.STANDARD.BIT 0 5 (_entity (_in ))))
		(_port (_internal s_in ~extSTD.STANDARD.BIT 0 6 (_entity (_in ))))
		(_process
			(line__11(_architecture 0 0 11 (_process (_simple)(_target(1(0)))(_sensitivity(3)))))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_model . schift_register_arch 3 -1
	)
)
I 000056 55 975           1230506910293 shift_test_arch
(_unit VHDL (shift_test 0 1 (shift_test_arch 0 4 ))
	(_version v147)
	(_time 1230506910294 2008.12.29 01:28:30)
	(_source (\./src/shift_test.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 0001030608575d160703145907)
	(_entity
		(_time 1230506042688)
	)
	(_object
		(_signal (_internal clock ~extSTD.STANDARD.BIT 0 12 (_architecture (_uni ))))
		(_type (_internal ~BIT_VECTOR{3~downto~1}~13 0 13 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 1))))))
		(_signal (_internal p_out ~BIT_VECTOR{3~downto~1}~13 0 13 (_architecture (_uni ))))
		(_process
			(line__15(_architecture 0 0 15 (_process (_simple)(_target(0)))))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_model . shift_test_arch 1 -1
	)
)
I 000036 55 281 0 config_shift_test
(_configuration VHDL (config_shift_test 0 23 (shift_test))
	(_version v147)
	(_time 1230506910297 2008.12.29 01:28:30)
	(_source (\./src/shift_test.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 00000306565701160601195a56)
	(_architecture shift_test_arch
	)
)
I 000047 55 851           1230506969106 behave
(_unit VHDL (poarta_xor 0 1 (behave 0 7 ))
	(_version v147)
	(_time 1230506969107 2008.12.29 01:29:29)
	(_source (\./src/porti.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code bdbeb8e9bfeae8aabfe9a9e7ed)
	(_entity
		(_time 1230503357260)
	)
	(_object
		(_generic (_internal del ~extSTD.STANDARD.TIME 0 2 \3.0 ns\ (_entity ((ns 4613937818241073152)))))
		(_port (_internal x1 ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal x2 ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 4 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behave 1 -1
	)
)
I 000047 55 782           1230506969112 behave
(_unit VHDL (inversor 0 15 (behave 0 21 ))
	(_version v147)
	(_time 1230506969113 2008.12.29 01:29:29)
	(_source (\./src/porti.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code cccec099ca9a9edac99ade979e)
	(_entity
		(_time 1230501682329)
	)
	(_object
		(_generic (_internal del ~extSTD.STANDARD.TIME 0 16 \4.0 ns\ (_entity ((ns 4616189618054758400)))))
		(_port (_internal x ~extSTD.STANDARD.BIT 0 17 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 18 (_entity (_out ))))
		(_process
			(line__24(_architecture 0 0 24 (_assignment (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behave 1 -1
	)
)
I 000047 55 2697          1230506969227 struct
(_unit VHDL (circ_paritate 0 1 (struct 0 6 ))
	(_version v147)
	(_time 1230506969228 2008.12.29 01:29:29)
	(_source (\./src/circuit_paritate.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 393b3c3c396f6f2f3b347f6268)
	(_entity
		(_time 1230502866788)
	)
	(_component
		(xor_gate
			(_object
				(_generic (_internal del ~extSTD.STANDARD.TIME 0 8 (_entity -1 ((ns 4613937818241073152)))))
				(_port (_internal x1 ~extSTD.STANDARD.BIT 0 9 (_entity (_in ))))
				(_port (_internal x2 ~extSTD.STANDARD.BIT 0 9 (_entity (_in ))))
				(_port (_internal y ~extSTD.STANDARD.BIT 0 10 (_entity (_out ))))
			)
		)
		(inv_gate
			(_object
				(_generic (_internal del ~extSTD.STANDARD.TIME 0 14 (_entity -1 ((ns 4616189618054758400)))))
				(_port (_internal x ~extSTD.STANDARD.BIT 0 15 (_entity (_in ))))
				(_port (_internal y ~extSTD.STANDARD.BIT 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation xor1 0 21 (_component xor_gate )
		(_port
			((x1)(v(0)))
			((x2)(v(1)))
			((y)(s1))
		)
		(_use (_implicit)
			(_generic
				((del)((ns 4613937818241073152)))
			)
			(_port
				((x1)(x1))
				((x2)(x2))
				((y)(y))
			)
		)
	)
	(_instantiation xor2 0 22 (_component xor_gate )
		(_port
			((x1)(v(2)))
			((x2)(v(3)))
			((y)(s2))
		)
		(_use (_implicit)
			(_generic
				((del)((ns 4613937818241073152)))
			)
			(_port
				((x1)(x1))
				((x2)(x2))
				((y)(y))
			)
		)
	)
	(_instantiation xor3 0 23 (_component xor_gate )
		(_generic
			((del)((ns 4616189618054758400)))
		)
		(_port
			((x1)(s1))
			((x2)(s2))
			((y)(s3))
		)
		(_use (_implicit)
			(_generic
				((del)((ns 4616189618054758400)))
			)
			(_port
				((x1)(x1))
				((x2)(x2))
				((y)(y))
			)
		)
	)
	(_instantiation inv1 0 24 (_component inv_gate )
		(_port
			((x)(s3))
			((y)(y))
		)
		(_use (_implicit)
			(_generic
				((del)((ns 4616189618054758400)))
			)
			(_port
				((x)(x))
				((y)(y))
			)
		)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 2 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal v ~BIT_VECTOR{3~downto~0}~12 0 2 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_signal (_internal s1 ~extSTD.STANDARD.BIT 0 18 (_architecture (_uni ))))
		(_signal (_internal s2 ~extSTD.STANDARD.BIT 0 18 (_architecture (_uni ))))
		(_signal (_internal s3 ~extSTD.STANDARD.BIT 0 18 (_architecture (_uni ))))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
)
I 000036 55 551 0 cfg_circ_paritate
(_configuration VHDL (cfg_circ_paritate 0 27 (circ_paritate))
	(_version v147)
	(_time 1230506969231 2008.12.29 01:29:29)
	(_source (\./src/circuit_paritate.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 393b3c3c366e6a2c6f372a6361)
	(_architecture struct
		(_instantiation xor1
			(_entity . poarta_xor behave
			)
		)
		(_instantiation xor2
			(_entity . poarta_xor behave
			)
		)
		(_instantiation xor3
			(_entity . poarta_xor behave
			)
		)
		(_instantiation inv1
			(_entity . inversor behave
			)
		)
	)
)
I 000059 55 1366          1230506969254 comport_concurent1
(_unit VHDL (circ_paritate 0 1 (comport_concurent1 0 37 ))
	(_version v147)
	(_time 1230506969255 2008.12.29 01:29:29)
	(_source (\./src/circuit_paritate.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 595b5c5a590f0f4f5a0f1f0208)
	(_entity
		(_time 1230502866788)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 2 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal v ~BIT_VECTOR{3~downto~0}~12 0 2 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_signal (_internal t1 ~extSTD.STANDARD.BIT 0 38 (_architecture (_uni ))))
		(_signal (_internal t2 ~extSTD.STANDARD.BIT 0 38 (_architecture (_uni ))))
		(_signal (_internal t3 ~extSTD.STANDARD.BIT 0 38 (_architecture (_uni ))))
		(_process
			(line__40(_architecture 0 0 40 (_assignment (_simple)(_target(1))(_sensitivity(4)))))
			(line__41(_architecture 1 0 41 (_assignment (_simple)(_target(4))(_sensitivity(2)(3)))))
			(line__42(_architecture 2 0 42 (_assignment (_simple)(_target(3))(_sensitivity(0(3))(0(2))))))
			(line__43(_architecture 3 0 43 (_assignment (_simple)(_target(2))(_sensitivity(0(1))(0(0))))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_model . comport_concurent1 4 -1
	)
)
I 000059 55 862           1230506969258 comport_concurent2
(_unit VHDL (circ_paritate 0 1 (comport_concurent2 0 46 ))
	(_version v147)
	(_time 1230506969259 2008.12.29 01:29:29)
	(_source (\./src/circuit_paritate.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 595b5c5a590f0f4f5a551f0208)
	(_entity
		(_time 1230502866788)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 2 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal v ~BIT_VECTOR{3~downto~0}~12 0 2 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_process
			(line__49(_architecture 0 0 49 (_assignment (_simple)(_target(1))(_sensitivity(0(3))(0(2))(0(1))(0(0))))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_model . comport_concurent2 1 -1
	)
)
I 000059 55 1035          1230506969344 comport_secvential
(_unit VHDL (circ_paritate 0 1 (comport_secvential 0 8 ))
	(_version v147)
	(_time 1230506969345 2008.12.29 01:29:29)
	(_source (\./src/circuit_paritate.vhd\(\./src/circuit_paritate_secvential.vhd\)))
	(_use (std(standard)))
	(_parameters dbg)
	(_code b6b4b3e2b9e0e0a0b4e6f0ede7)
	(_entity
		(_time 1230502866788)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 2 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal v ~BIT_VECTOR{3~downto~0}~12 0 2 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_variable (_internal nr_de_1 ~extSTD.STANDARD.INTEGER 1 17 (_process 0 ((i 0)))))
		(_process
			(line__11(_architecture 0 1 11 (_process (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . comport_secvential 1 -1
	)
)
I 000045 55 1522          1230506969403 test
(_unit VHDL (test 0 9 (test 0 12 ))
	(_version v147)
	(_time 1230506969404 2008.12.29 01:29:29)
	(_source (\./src/test.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code e5e6e7b6e5b3b2f2e0e6f1bfb1)
	(_entity
		(_time 1230502951618)
	)
	(_component
		(circ_paritate
			(_object
				(_port (_internal v ~BIT_VECTOR{3~downto~0}~13 0 14 (_entity (_in ))))
				(_port (_internal y ~extSTD.STANDARD.BIT 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation et 0 23 (_component circ_paritate )
		(_port
			((v)(vector))
			((y)(paritate_para))
		)
		(_use (_entity . circ_paritate)
		)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~13 0 14 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_type (_internal ~BIT_VECTOR{3~downto~0}~132 0 18 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_signal (_internal vector ~BIT_VECTOR{3~downto~0}~132 0 18 (_architecture (_uni ))))
		(_signal (_internal paritate_para ~extSTD.STANDARD.BIT 0 19 (_architecture (_uni ))))
		(_process
			(line__25(_architecture 0 0 25 (_assignment (_simple)(_target(0)))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_split (0)
	)
	(_static
		(16843009 )
		(65793 )
		(16777473 )
		(257 )
		(16842753 )
		(65537 )
		(16777217 )
		(1 )
		(16843008 )
		(65792 )
		(16777472 )
		(256 )
		(16842752 )
		(65536 )
		(16777216 )
		(0 )
	)
	(_model . test 1 -1
	)
)
I 000027 55 330 0 cfg_test
(_configuration VHDL (cfg_test 0 31 (test))
	(_version v147)
	(_time 1230506969407 2008.12.29 01:29:29)
	(_source (\./src/test.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code f5f7f0a5f6a2a6e0a3a3e1afa1)
	(_architecture test
		(_instantiation et
			(_entity . circ_paritate comport_concurent1
			)
		)
	)
)
I 000061 55 1540          1230506969461 schift_register_arch
(_unit VHDL (shift_register 0 1 (schift_register_arch 0 9 ))
	(_version v147)
	(_time 1230506969462 2008.12.29 01:29:29)
	(_source (\./src/shift.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 2320272728747e352426377a24)
	(_entity
		(_time 1230505916084)
	)
	(_object
		(_generic (_internal n ~extSTD.STANDARD.NATURAL 0 2 \4\ (_entity ((i 4)))))
		(_type (_internal ~BIT_VECTOR{n-1~downto~0}~12 0 3 (_array ~extSTD.STANDARD.BIT ((_downto (c 1 )(i 0))))))
		(_port (_internal p_in ~BIT_VECTOR{n-1~downto~0}~12 0 3 (_entity (_in ))))
		(_type (_internal ~BIT_VECTOR{n-1~downto~0}~122 0 4 (_array ~extSTD.STANDARD.BIT ((_downto (c 2 )(i 0))))))
		(_port (_internal p_out ~BIT_VECTOR{n-1~downto~0}~122 0 4 (_entity (_out ))))
		(_port (_internal reset ~extSTD.STANDARD.BIT 0 5 (_entity (_in ))))
		(_port (_internal clock ~extSTD.STANDARD.BIT 0 5 (_entity (_in ))))
		(_port (_internal shift ~extSTD.STANDARD.BIT 0 5 (_entity (_in ))))
		(_port (_internal LOAD ~extSTD.STANDARD.BIT 0 5 (_entity (_in ))))
		(_port (_internal s_in ~extSTD.STANDARD.BIT 0 6 (_entity (_in ))))
		(_process
			(line__11(_architecture 0 0 11 (_process (_simple)(_target(1(0)))(_sensitivity(3)))))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_model . schift_register_arch 3 -1
	)
)
I 000056 55 975           1230506969519 shift_test_arch
(_unit VHDL (shift_test 0 1 (shift_test_arch 0 4 ))
	(_version v147)
	(_time 1230506969520 2008.12.29 01:29:29)
	(_source (\./src/shift_test.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 6261666268353f746561763b65)
	(_entity
		(_time 1230506042688)
	)
	(_object
		(_signal (_internal clock ~extSTD.STANDARD.BIT 0 12 (_architecture (_uni ))))
		(_type (_internal ~BIT_VECTOR{3~downto~1}~13 0 13 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 1))))))
		(_signal (_internal p_out ~BIT_VECTOR{3~downto~1}~13 0 13 (_architecture (_uni ))))
		(_process
			(line__15(_architecture 0 0 15 (_process (_simple)(_target(0)))))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_model . shift_test_arch 1 -1
	)
)
I 000036 55 281 0 config_shift_test
(_configuration VHDL (config_shift_test 0 23 (shift_test))
	(_version v147)
	(_time 1230506969524 2008.12.29 01:29:29)
	(_source (\./src/shift_test.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 626066623635637464637b3834)
	(_architecture shift_test_arch
	)
)
I 000047 55 851           1230506979884 behave
(_unit VHDL (poarta_xor 0 1 (behave 0 7 ))
	(_version v147)
	(_time 1230506979885 2008.12.29 01:29:39)
	(_source (\./src/porti.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code d8d98e8a868f8dcfda8ccc8288)
	(_entity
		(_time 1230503357260)
	)
	(_object
		(_generic (_internal del ~extSTD.STANDARD.TIME 0 2 \3.0 ns\ (_entity ((ns 4613937818241073152)))))
		(_port (_internal x1 ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal x2 ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 4 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behave 1 -1
	)
)
I 000047 55 782           1230506979890 behave
(_unit VHDL (inversor 0 15 (behave 0 21 ))
	(_version v147)
	(_time 1230506979891 2008.12.29 01:29:39)
	(_source (\./src/porti.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code e8e8b7bbb5bebafeedbefab3ba)
	(_entity
		(_time 1230501682329)
	)
	(_object
		(_generic (_internal del ~extSTD.STANDARD.TIME 0 16 \4.0 ns\ (_entity ((ns 4616189618054758400)))))
		(_port (_internal x ~extSTD.STANDARD.BIT 0 17 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 18 (_entity (_out ))))
		(_process
			(line__24(_architecture 0 0 24 (_assignment (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behave 1 -1
	)
)
I 000047 55 2697          1230506979956 struct
(_unit VHDL (circ_paritate 0 1 (struct 0 6 ))
	(_version v147)
	(_time 1230506979957 2008.12.29 01:29:39)
	(_source (\./src/circuit_paritate.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 2627252229707030242b607d77)
	(_entity
		(_time 1230502866788)
	)
	(_component
		(xor_gate
			(_object
				(_generic (_internal del ~extSTD.STANDARD.TIME 0 8 (_entity -1 ((ns 4613937818241073152)))))
				(_port (_internal x1 ~extSTD.STANDARD.BIT 0 9 (_entity (_in ))))
				(_port (_internal x2 ~extSTD.STANDARD.BIT 0 9 (_entity (_in ))))
				(_port (_internal y ~extSTD.STANDARD.BIT 0 10 (_entity (_out ))))
			)
		)
		(inv_gate
			(_object
				(_generic (_internal del ~extSTD.STANDARD.TIME 0 14 (_entity -1 ((ns 4616189618054758400)))))
				(_port (_internal x ~extSTD.STANDARD.BIT 0 15 (_entity (_in ))))
				(_port (_internal y ~extSTD.STANDARD.BIT 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation xor1 0 21 (_component xor_gate )
		(_port
			((x1)(v(0)))
			((x2)(v(1)))
			((y)(s1))
		)
		(_use (_implicit)
			(_generic
				((del)((ns 4613937818241073152)))
			)
			(_port
				((x1)(x1))
				((x2)(x2))
				((y)(y))
			)
		)
	)
	(_instantiation xor2 0 22 (_component xor_gate )
		(_port
			((x1)(v(2)))
			((x2)(v(3)))
			((y)(s2))
		)
		(_use (_implicit)
			(_generic
				((del)((ns 4613937818241073152)))
			)
			(_port
				((x1)(x1))
				((x2)(x2))
				((y)(y))
			)
		)
	)
	(_instantiation xor3 0 23 (_component xor_gate )
		(_generic
			((del)((ns 4616189618054758400)))
		)
		(_port
			((x1)(s1))
			((x2)(s2))
			((y)(s3))
		)
		(_use (_implicit)
			(_generic
				((del)((ns 4616189618054758400)))
			)
			(_port
				((x1)(x1))
				((x2)(x2))
				((y)(y))
			)
		)
	)
	(_instantiation inv1 0 24 (_component inv_gate )
		(_port
			((x)(s3))
			((y)(y))
		)
		(_use (_implicit)
			(_generic
				((del)((ns 4616189618054758400)))
			)
			(_port
				((x)(x))
				((y)(y))
			)
		)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 2 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal v ~BIT_VECTOR{3~downto~0}~12 0 2 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_signal (_internal s1 ~extSTD.STANDARD.BIT 0 18 (_architecture (_uni ))))
		(_signal (_internal s2 ~extSTD.STANDARD.BIT 0 18 (_architecture (_uni ))))
		(_signal (_internal s3 ~extSTD.STANDARD.BIT 0 18 (_architecture (_uni ))))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
)
I 000036 55 551 0 cfg_circ_paritate
(_configuration VHDL (cfg_circ_paritate 0 27 (circ_paritate))
	(_version v147)
	(_time 1230506979960 2008.12.29 01:29:39)
	(_source (\./src/circuit_paritate.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 26272522267175337028357c7e)
	(_architecture struct
		(_instantiation xor1
			(_entity . poarta_xor behave
			)
		)
		(_instantiation xor2
			(_entity . poarta_xor behave
			)
		)
		(_instantiation xor3
			(_entity . poarta_xor behave
			)
		)
		(_instantiation inv1
			(_entity . inversor behave
			)
		)
	)
)
I 000059 55 1366          1230506979974 comport_concurent1
(_unit VHDL (circ_paritate 0 1 (comport_concurent1 0 37 ))
	(_version v147)
	(_time 1230506979975 2008.12.29 01:29:39)
	(_source (\./src/circuit_paritate.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 36373533396060203560706d67)
	(_entity
		(_time 1230502866788)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 2 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal v ~BIT_VECTOR{3~downto~0}~12 0 2 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_signal (_internal t1 ~extSTD.STANDARD.BIT 0 38 (_architecture (_uni ))))
		(_signal (_internal t2 ~extSTD.STANDARD.BIT 0 38 (_architecture (_uni ))))
		(_signal (_internal t3 ~extSTD.STANDARD.BIT 0 38 (_architecture (_uni ))))
		(_process
			(line__40(_architecture 0 0 40 (_assignment (_simple)(_target(1))(_sensitivity(4)))))
			(line__41(_architecture 1 0 41 (_assignment (_simple)(_target(4))(_sensitivity(2)(3)))))
			(line__42(_architecture 2 0 42 (_assignment (_simple)(_target(3))(_sensitivity(0(3))(0(2))))))
			(line__43(_architecture 3 0 43 (_assignment (_simple)(_target(2))(_sensitivity(0(1))(0(0))))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_model . comport_concurent1 4 -1
	)
)
I 000059 55 862           1230506979978 comport_concurent2
(_unit VHDL (circ_paritate 0 1 (comport_concurent2 0 46 ))
	(_version v147)
	(_time 1230506979979 2008.12.29 01:29:39)
	(_source (\./src/circuit_paritate.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 3637353339606020353a706d67)
	(_entity
		(_time 1230502866788)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 2 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal v ~BIT_VECTOR{3~downto~0}~12 0 2 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_process
			(line__49(_architecture 0 0 49 (_assignment (_simple)(_target(1))(_sensitivity(0(3))(0(2))(0(1))(0(0))))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_model . comport_concurent2 1 -1
	)
)
I 000059 55 1035          1230506980044 comport_secvential
(_unit VHDL (circ_paritate 0 1 (comport_secvential 0 8 ))
	(_version v147)
	(_time 1230506980045 2008.12.29 01:29:40)
	(_source (\./src/circuit_paritate.vhd\(\./src/circuit_paritate_secvential.vhd\)))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 8485878a89d2d29286d4c2dfd5)
	(_entity
		(_time 1230502866788)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 2 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal v ~BIT_VECTOR{3~downto~0}~12 0 2 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_variable (_internal nr_de_1 ~extSTD.STANDARD.INTEGER 1 17 (_process 0 ((i 0)))))
		(_process
			(line__11(_architecture 0 1 11 (_process (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . comport_secvential 1 -1
	)
)
I 000045 55 1522          1230506980094 test
(_unit VHDL (test 0 9 (test 0 12 ))
	(_version v147)
	(_time 1230506980095 2008.12.29 01:29:40)
	(_source (\./src/test.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code b3b3b7e7b5e5e4a4b6b0a7e9e7)
	(_entity
		(_time 1230502951618)
	)
	(_component
		(circ_paritate
			(_object
				(_port (_internal v ~BIT_VECTOR{3~downto~0}~13 0 14 (_entity (_in ))))
				(_port (_internal y ~extSTD.STANDARD.BIT 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation et 0 23 (_component circ_paritate )
		(_port
			((v)(vector))
			((y)(paritate_para))
		)
		(_use (_entity . circ_paritate)
		)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~13 0 14 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_type (_internal ~BIT_VECTOR{3~downto~0}~132 0 18 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_signal (_internal vector ~BIT_VECTOR{3~downto~0}~132 0 18 (_architecture (_uni ))))
		(_signal (_internal paritate_para ~extSTD.STANDARD.BIT 0 19 (_architecture (_uni ))))
		(_process
			(line__25(_architecture 0 0 25 (_assignment (_simple)(_target(0)))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_split (0)
	)
	(_static
		(16843009 )
		(65793 )
		(16777473 )
		(257 )
		(16842753 )
		(65537 )
		(16777217 )
		(1 )
		(16843008 )
		(65792 )
		(16777472 )
		(256 )
		(16842752 )
		(65536 )
		(16777216 )
		(0 )
	)
	(_model . test 1 -1
	)
)
I 000027 55 330 0 cfg_test
(_configuration VHDL (cfg_test 0 31 (test))
	(_version v147)
	(_time 1230506980098 2008.12.29 01:29:40)
	(_source (\./src/test.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code b3b2b0e7b6e4e0a6e5e5a7e9e7)
	(_architecture test
		(_instantiation et
			(_entity . circ_paritate comport_concurent1
			)
		)
	)
)
I 000061 55 1540          1230506980141 schift_register_arch
(_unit VHDL (shift_register 0 1 (schift_register_arch 0 9 ))
	(_version v147)
	(_time 1230506980142 2008.12.29 01:29:40)
	(_source (\./src/shift.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code e1e1e2b2e8b6bcf7e6e4f5b8e6)
	(_entity
		(_time 1230505916084)
	)
	(_object
		(_generic (_internal n ~extSTD.STANDARD.NATURAL 0 2 \4\ (_entity ((i 4)))))
		(_type (_internal ~BIT_VECTOR{n-1~downto~0}~12 0 3 (_array ~extSTD.STANDARD.BIT ((_downto (c 1 )(i 0))))))
		(_port (_internal p_in ~BIT_VECTOR{n-1~downto~0}~12 0 3 (_entity (_in ))))
		(_type (_internal ~BIT_VECTOR{n-1~downto~0}~122 0 4 (_array ~extSTD.STANDARD.BIT ((_downto (c 2 )(i 0))))))
		(_port (_internal p_out ~BIT_VECTOR{n-1~downto~0}~122 0 4 (_entity (_out ))))
		(_port (_internal reset ~extSTD.STANDARD.BIT 0 5 (_entity (_in ))))
		(_port (_internal clock ~extSTD.STANDARD.BIT 0 5 (_entity (_in ))))
		(_port (_internal shift ~extSTD.STANDARD.BIT 0 5 (_entity (_in ))))
		(_port (_internal LOAD ~extSTD.STANDARD.BIT 0 5 (_entity (_in ))))
		(_port (_internal s_in ~extSTD.STANDARD.BIT 0 6 (_entity (_in ))))
		(_process
			(line__11(_architecture 0 0 11 (_process (_simple)(_target(1(0)))(_sensitivity(3)))))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_model . schift_register_arch 3 -1
	)
)
I 000056 55 975           1230506980192 shift_test_arch
(_unit VHDL (shift_test 0 1 (shift_test_arch 0 4 ))
	(_version v147)
	(_time 1230506980193 2008.12.29 01:29:40)
	(_source (\./src/shift_test.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 1010121718474d061713044917)
	(_entity
		(_time 1230506042688)
	)
	(_object
		(_signal (_internal clock ~extSTD.STANDARD.BIT 0 12 (_architecture (_uni ))))
		(_type (_internal ~BIT_VECTOR{3~downto~1}~13 0 13 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 1))))))
		(_signal (_internal p_out ~BIT_VECTOR{3~downto~1}~13 0 13 (_architecture (_uni ))))
		(_process
			(line__15(_architecture 0 0 15 (_process (_simple)(_target(0)))))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_model . shift_test_arch 1 -1
	)
)
I 000036 55 281 0 config_shift_test
(_configuration VHDL (config_shift_test 0 23 (shift_test))
	(_version v147)
	(_time 1230506980196 2008.12.29 01:29:40)
	(_source (\./src/shift_test.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 10111217464711061611094a46)
	(_architecture shift_test_arch
	)
)
I 000047 55 851           1230507093794 behave
(_unit VHDL (poarta_xor 0 1 (behave 0 7 ))
	(_version v147)
	(_time 1230507093795 2008.12.29 01:31:33)
	(_source (\./src/porti.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code e0e5b3b3b6b7b5f7e2b4f4bab0)
	(_entity
		(_time 1230503357260)
	)
	(_object
		(_generic (_internal del ~extSTD.STANDARD.TIME 0 2 \3.0 ns\ (_entity ((ns 4613937818241073152)))))
		(_port (_internal x1 ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal x2 ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 4 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behave 1 -1
	)
)
I 000047 55 782           1230507093816 behave
(_unit VHDL (inversor 0 15 (behave 0 21 ))
	(_version v147)
	(_time 1230507093817 2008.12.29 01:31:33)
	(_source (\./src/porti.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code efebb5bcecb9bdf9eab9fdb4bd)
	(_entity
		(_time 1230501682329)
	)
	(_object
		(_generic (_internal del ~extSTD.STANDARD.TIME 0 16 \4.0 ns\ (_entity ((ns 4616189618054758400)))))
		(_port (_internal x ~extSTD.STANDARD.BIT 0 17 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 18 (_entity (_out ))))
		(_process
			(line__24(_architecture 0 0 24 (_assignment (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behave 1 -1
	)
)
I 000047 55 2697          1230507093939 struct
(_unit VHDL (circ_paritate 0 1 (struct 0 6 ))
	(_version v147)
	(_time 1230507093940 2008.12.29 01:31:33)
	(_source (\./src/circuit_paritate.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 6c683b6c363a3a7a6e612a373d)
	(_entity
		(_time 1230502866788)
	)
	(_component
		(xor_gate
			(_object
				(_generic (_internal del ~extSTD.STANDARD.TIME 0 8 (_entity -1 ((ns 4613937818241073152)))))
				(_port (_internal x1 ~extSTD.STANDARD.BIT 0 9 (_entity (_in ))))
				(_port (_internal x2 ~extSTD.STANDARD.BIT 0 9 (_entity (_in ))))
				(_port (_internal y ~extSTD.STANDARD.BIT 0 10 (_entity (_out ))))
			)
		)
		(inv_gate
			(_object
				(_generic (_internal del ~extSTD.STANDARD.TIME 0 14 (_entity -1 ((ns 4616189618054758400)))))
				(_port (_internal x ~extSTD.STANDARD.BIT 0 15 (_entity (_in ))))
				(_port (_internal y ~extSTD.STANDARD.BIT 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation xor1 0 21 (_component xor_gate )
		(_port
			((x1)(v(0)))
			((x2)(v(1)))
			((y)(s1))
		)
		(_use (_implicit)
			(_generic
				((del)((ns 4613937818241073152)))
			)
			(_port
				((x1)(x1))
				((x2)(x2))
				((y)(y))
			)
		)
	)
	(_instantiation xor2 0 22 (_component xor_gate )
		(_port
			((x1)(v(2)))
			((x2)(v(3)))
			((y)(s2))
		)
		(_use (_implicit)
			(_generic
				((del)((ns 4613937818241073152)))
			)
			(_port
				((x1)(x1))
				((x2)(x2))
				((y)(y))
			)
		)
	)
	(_instantiation xor3 0 23 (_component xor_gate )
		(_generic
			((del)((ns 4616189618054758400)))
		)
		(_port
			((x1)(s1))
			((x2)(s2))
			((y)(s3))
		)
		(_use (_implicit)
			(_generic
				((del)((ns 4616189618054758400)))
			)
			(_port
				((x1)(x1))
				((x2)(x2))
				((y)(y))
			)
		)
	)
	(_instantiation inv1 0 24 (_component inv_gate )
		(_port
			((x)(s3))
			((y)(y))
		)
		(_use (_implicit)
			(_generic
				((del)((ns 4616189618054758400)))
			)
			(_port
				((x)(x))
				((y)(y))
			)
		)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 2 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal v ~BIT_VECTOR{3~downto~0}~12 0 2 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_signal (_internal s1 ~extSTD.STANDARD.BIT 0 18 (_architecture (_uni ))))
		(_signal (_internal s2 ~extSTD.STANDARD.BIT 0 18 (_architecture (_uni ))))
		(_signal (_internal s3 ~extSTD.STANDARD.BIT 0 18 (_architecture (_uni ))))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
)
I 000036 55 551 0 cfg_circ_paritate
(_configuration VHDL (cfg_circ_paritate 0 27 (circ_paritate))
	(_version v147)
	(_time 1230507093943 2008.12.29 01:31:33)
	(_source (\./src/circuit_paritate.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 6c683b6c393b3f793a627f3634)
	(_architecture struct
		(_instantiation xor1
			(_entity . poarta_xor behave
			)
		)
		(_instantiation xor2
			(_entity . poarta_xor behave
			)
		)
		(_instantiation xor3
			(_entity . poarta_xor behave
			)
		)
		(_instantiation inv1
			(_entity . inversor behave
			)
		)
	)
)
I 000059 55 1366          1230507093975 comport_concurent1
(_unit VHDL (circ_paritate 0 1 (comport_concurent1 0 37 ))
	(_version v147)
	(_time 1230507093976 2008.12.29 01:31:33)
	(_source (\./src/circuit_paritate.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 8b8fdc85d0dddd9d88ddcdd0da)
	(_entity
		(_time 1230502866788)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 2 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal v ~BIT_VECTOR{3~downto~0}~12 0 2 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_signal (_internal t1 ~extSTD.STANDARD.BIT 0 38 (_architecture (_uni ))))
		(_signal (_internal t2 ~extSTD.STANDARD.BIT 0 38 (_architecture (_uni ))))
		(_signal (_internal t3 ~extSTD.STANDARD.BIT 0 38 (_architecture (_uni ))))
		(_process
			(line__40(_architecture 0 0 40 (_assignment (_simple)(_target(1))(_sensitivity(4)))))
			(line__41(_architecture 1 0 41 (_assignment (_simple)(_target(4))(_sensitivity(2)(3)))))
			(line__42(_architecture 2 0 42 (_assignment (_simple)(_target(3))(_sensitivity(0(3))(0(2))))))
			(line__43(_architecture 3 0 43 (_assignment (_simple)(_target(2))(_sensitivity(0(1))(0(0))))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_model . comport_concurent1 4 -1
	)
)
I 000059 55 862           1230507093979 comport_concurent2
(_unit VHDL (circ_paritate 0 1 (comport_concurent2 0 46 ))
	(_version v147)
	(_time 1230507093980 2008.12.29 01:31:33)
	(_source (\./src/circuit_paritate.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 8b8fdc85d0dddd9d8887cdd0da)
	(_entity
		(_time 1230502866788)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 2 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal v ~BIT_VECTOR{3~downto~0}~12 0 2 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_process
			(line__49(_architecture 0 0 49 (_assignment (_simple)(_target(1))(_sensitivity(0(3))(0(2))(0(1))(0(0))))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_model . comport_concurent2 1 -1
	)
)
I 000059 55 1035          1230507094160 comport_secvential
(_unit VHDL (circ_paritate 0 1 (comport_secvential 0 8 ))
	(_version v147)
	(_time 1230507094161 2008.12.29 01:31:34)
	(_source (\./src/circuit_paritate.vhd\(\./src/circuit_paritate_secvential.vhd\)))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 47431145491111514517011c16)
	(_entity
		(_time 1230502866788)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 2 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal v ~BIT_VECTOR{3~downto~0}~12 0 2 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_variable (_internal nr_de_1 ~extSTD.STANDARD.INTEGER 1 17 (_process 0 ((i 0)))))
		(_process
			(line__11(_architecture 0 1 11 (_process (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . comport_secvential 1 -1
	)
)
I 000045 55 1522          1230507094271 test
(_unit VHDL (test 0 9 (test 0 12 ))
	(_version v147)
	(_time 1230507094272 2008.12.29 01:31:34)
	(_source (\./src/test.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code b4b1e5e0b5e2e3a3b1b7a0eee0)
	(_entity
		(_time 1230502951618)
	)
	(_component
		(circ_paritate
			(_object
				(_port (_internal v ~BIT_VECTOR{3~downto~0}~13 0 14 (_entity (_in ))))
				(_port (_internal y ~extSTD.STANDARD.BIT 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation et 0 23 (_component circ_paritate )
		(_port
			((v)(vector))
			((y)(paritate_para))
		)
		(_use (_entity . circ_paritate)
		)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~13 0 14 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_type (_internal ~BIT_VECTOR{3~downto~0}~132 0 18 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_signal (_internal vector ~BIT_VECTOR{3~downto~0}~132 0 18 (_architecture (_uni ))))
		(_signal (_internal paritate_para ~extSTD.STANDARD.BIT 0 19 (_architecture (_uni ))))
		(_process
			(line__25(_architecture 0 0 25 (_assignment (_simple)(_target(0)))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_split (0)
	)
	(_static
		(16843009 )
		(65793 )
		(16777473 )
		(257 )
		(16842753 )
		(65537 )
		(16777217 )
		(1 )
		(16843008 )
		(65792 )
		(16777472 )
		(256 )
		(16842752 )
		(65536 )
		(16777216 )
		(0 )
	)
	(_model . test 1 -1
	)
)
I 000027 55 330 0 cfg_test
(_configuration VHDL (cfg_test 0 31 (test))
	(_version v147)
	(_time 1230507094275 2008.12.29 01:31:34)
	(_source (\./src/test.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code b4b0e2e0b6e3e7a1e2e2a0eee0)
	(_architecture test
		(_instantiation et
			(_entity . circ_paritate comport_concurent1
			)
		)
	)
)
I 000061 55 1540          1230507094347 schift_register_arch
(_unit VHDL (shift_register 0 1 (schift_register_arch 0 9 ))
	(_version v147)
	(_time 1230507094348 2008.12.29 01:31:34)
	(_source (\./src/shift.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 0207570408555f140507165b05)
	(_entity
		(_time 1230505916084)
	)
	(_object
		(_generic (_internal n ~extSTD.STANDARD.NATURAL 0 2 \4\ (_entity ((i 4)))))
		(_type (_internal ~BIT_VECTOR{n-1~downto~0}~12 0 3 (_array ~extSTD.STANDARD.BIT ((_downto (c 1 )(i 0))))))
		(_port (_internal p_in ~BIT_VECTOR{n-1~downto~0}~12 0 3 (_entity (_in ))))
		(_type (_internal ~BIT_VECTOR{n-1~downto~0}~122 0 4 (_array ~extSTD.STANDARD.BIT ((_downto (c 2 )(i 0))))))
		(_port (_internal p_out ~BIT_VECTOR{n-1~downto~0}~122 0 4 (_entity (_out ))))
		(_port (_internal reset ~extSTD.STANDARD.BIT 0 5 (_entity (_in ))))
		(_port (_internal clock ~extSTD.STANDARD.BIT 0 5 (_entity (_in ))))
		(_port (_internal shift ~extSTD.STANDARD.BIT 0 5 (_entity (_in ))))
		(_port (_internal LOAD ~extSTD.STANDARD.BIT 0 5 (_entity (_in ))))
		(_port (_internal s_in ~extSTD.STANDARD.BIT 0 6 (_entity (_in ))))
		(_process
			(line__11(_architecture 0 0 11 (_process (_simple)(_target(1(0)))(_sensitivity(3)))))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_model . schift_register_arch 3 -1
	)
)
I 000047 55 851           1230507119930 behave
(_unit VHDL (poarta_xor 0 1 (behave 0 7 ))
	(_version v147)
	(_time 1230507119931 2008.12.29 01:31:59)
	(_source (\./src/porti.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code f2fcf0a2a6a5a7e5f0a6e6a8a2)
	(_entity
		(_time 1230503357260)
	)
	(_object
		(_generic (_internal del ~extSTD.STANDARD.TIME 0 2 \3.0 ns\ (_entity ((ns 4613937818241073152)))))
		(_port (_internal x1 ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal x2 ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 4 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behave 1 -1
	)
)
I 000047 55 782           1230507119936 behave
(_unit VHDL (inversor 0 15 (behave 0 21 ))
	(_version v147)
	(_time 1230507119937 2008.12.29 01:31:59)
	(_source (\./src/porti.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code f2fdf9a2a5a4a0e4f7a4e0a9a0)
	(_entity
		(_time 1230501682329)
	)
	(_object
		(_generic (_internal del ~extSTD.STANDARD.TIME 0 16 \4.0 ns\ (_entity ((ns 4616189618054758400)))))
		(_port (_internal x ~extSTD.STANDARD.BIT 0 17 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 18 (_entity (_out ))))
		(_process
			(line__24(_architecture 0 0 24 (_assignment (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behave 1 -1
	)
)
I 000047 55 2697          1230507120073 struct
(_unit VHDL (circ_paritate 0 1 (struct 0 6 ))
	(_version v147)
	(_time 1230507120074 2008.12.29 01:32:00)
	(_source (\./src/circuit_paritate.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 7e717e7f222828687c7338252f)
	(_entity
		(_time 1230502866788)
	)
	(_component
		(xor_gate
			(_object
				(_generic (_internal del ~extSTD.STANDARD.TIME 0 8 (_entity -1 ((ns 4613937818241073152)))))
				(_port (_internal x1 ~extSTD.STANDARD.BIT 0 9 (_entity (_in ))))
				(_port (_internal x2 ~extSTD.STANDARD.BIT 0 9 (_entity (_in ))))
				(_port (_internal y ~extSTD.STANDARD.BIT 0 10 (_entity (_out ))))
			)
		)
		(inv_gate
			(_object
				(_generic (_internal del ~extSTD.STANDARD.TIME 0 14 (_entity -1 ((ns 4616189618054758400)))))
				(_port (_internal x ~extSTD.STANDARD.BIT 0 15 (_entity (_in ))))
				(_port (_internal y ~extSTD.STANDARD.BIT 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation xor1 0 21 (_component xor_gate )
		(_port
			((x1)(v(0)))
			((x2)(v(1)))
			((y)(s1))
		)
		(_use (_implicit)
			(_generic
				((del)((ns 4613937818241073152)))
			)
			(_port
				((x1)(x1))
				((x2)(x2))
				((y)(y))
			)
		)
	)
	(_instantiation xor2 0 22 (_component xor_gate )
		(_port
			((x1)(v(2)))
			((x2)(v(3)))
			((y)(s2))
		)
		(_use (_implicit)
			(_generic
				((del)((ns 4613937818241073152)))
			)
			(_port
				((x1)(x1))
				((x2)(x2))
				((y)(y))
			)
		)
	)
	(_instantiation xor3 0 23 (_component xor_gate )
		(_generic
			((del)((ns 4616189618054758400)))
		)
		(_port
			((x1)(s1))
			((x2)(s2))
			((y)(s3))
		)
		(_use (_implicit)
			(_generic
				((del)((ns 4616189618054758400)))
			)
			(_port
				((x1)(x1))
				((x2)(x2))
				((y)(y))
			)
		)
	)
	(_instantiation inv1 0 24 (_component inv_gate )
		(_port
			((x)(s3))
			((y)(y))
		)
		(_use (_implicit)
			(_generic
				((del)((ns 4616189618054758400)))
			)
			(_port
				((x)(x))
				((y)(y))
			)
		)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 2 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal v ~BIT_VECTOR{3~downto~0}~12 0 2 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_signal (_internal s1 ~extSTD.STANDARD.BIT 0 18 (_architecture (_uni ))))
		(_signal (_internal s2 ~extSTD.STANDARD.BIT 0 18 (_architecture (_uni ))))
		(_signal (_internal s3 ~extSTD.STANDARD.BIT 0 18 (_architecture (_uni ))))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
)
I 000036 55 551 0 cfg_circ_paritate
(_configuration VHDL (cfg_circ_paritate 0 27 (circ_paritate))
	(_version v147)
	(_time 1230507120077 2008.12.29 01:32:00)
	(_source (\./src/circuit_paritate.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 7e717e7f2d292d6b28706d2426)
	(_architecture struct
		(_instantiation xor1
			(_entity . poarta_xor behave
			)
		)
		(_instantiation xor2
			(_entity . poarta_xor behave
			)
		)
		(_instantiation xor3
			(_entity . poarta_xor behave
			)
		)
		(_instantiation inv1
			(_entity . inversor behave
			)
		)
	)
)
I 000059 55 1366          1230507120105 comport_concurent1
(_unit VHDL (circ_paritate 0 1 (comport_concurent1 0 37 ))
	(_version v147)
	(_time 1230507120106 2008.12.29 01:32:00)
	(_source (\./src/circuit_paritate.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 9e919e91c2c8c8889dc8d8c5cf)
	(_entity
		(_time 1230502866788)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 2 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal v ~BIT_VECTOR{3~downto~0}~12 0 2 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_signal (_internal t1 ~extSTD.STANDARD.BIT 0 38 (_architecture (_uni ))))
		(_signal (_internal t2 ~extSTD.STANDARD.BIT 0 38 (_architecture (_uni ))))
		(_signal (_internal t3 ~extSTD.STANDARD.BIT 0 38 (_architecture (_uni ))))
		(_process
			(line__40(_architecture 0 0 40 (_assignment (_simple)(_target(1))(_sensitivity(4)))))
			(line__41(_architecture 1 0 41 (_assignment (_simple)(_target(4))(_sensitivity(2)(3)))))
			(line__42(_architecture 2 0 42 (_assignment (_simple)(_target(3))(_sensitivity(0(3))(0(2))))))
			(line__43(_architecture 3 0 43 (_assignment (_simple)(_target(2))(_sensitivity(0(1))(0(0))))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_model . comport_concurent1 4 -1
	)
)
I 000059 55 862           1230507120109 comport_concurent2
(_unit VHDL (circ_paritate 0 1 (comport_concurent2 0 46 ))
	(_version v147)
	(_time 1230507120110 2008.12.29 01:32:00)
	(_source (\./src/circuit_paritate.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code ada2adfaf0fbfbbbaea1ebf6fc)
	(_entity
		(_time 1230502866788)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 2 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal v ~BIT_VECTOR{3~downto~0}~12 0 2 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_process
			(line__49(_architecture 0 0 49 (_assignment (_simple)(_target(1))(_sensitivity(0(3))(0(2))(0(1))(0(0))))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_model . comport_concurent2 1 -1
	)
)
I 000059 55 1035          1230507120187 comport_secvential
(_unit VHDL (circ_paritate 0 1 (comport_secvential 0 8 ))
	(_version v147)
	(_time 1230507120188 2008.12.29 01:32:00)
	(_source (\./src/circuit_paritate.vhd\(\./src/circuit_paritate_secvential.vhd\)))
	(_use (std(standard)))
	(_parameters dbg)
	(_code fbf4fbaba0adadedf9abbda0aa)
	(_entity
		(_time 1230502866788)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 2 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal v ~BIT_VECTOR{3~downto~0}~12 0 2 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_variable (_internal nr_de_1 ~extSTD.STANDARD.INTEGER 1 17 (_process 0 ((i 0)))))
		(_process
			(line__11(_architecture 0 1 11 (_process (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . comport_secvential 1 -1
	)
)
I 000045 55 1522          1230507120245 test
(_unit VHDL (test 0 9 (test 0 12 ))
	(_version v147)
	(_time 1230507120246 2008.12.29 01:32:00)
	(_source (\./src/test.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 2a242a2e7e7c7d3d2f293e707e)
	(_entity
		(_time 1230502951618)
	)
	(_component
		(circ_paritate
			(_object
				(_port (_internal v ~BIT_VECTOR{3~downto~0}~13 0 14 (_entity (_in ))))
				(_port (_internal y ~extSTD.STANDARD.BIT 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation et 0 23 (_component circ_paritate )
		(_port
			((v)(vector))
			((y)(paritate_para))
		)
		(_use (_entity . circ_paritate)
		)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~13 0 14 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_type (_internal ~BIT_VECTOR{3~downto~0}~132 0 18 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_signal (_internal vector ~BIT_VECTOR{3~downto~0}~132 0 18 (_architecture (_uni ))))
		(_signal (_internal paritate_para ~extSTD.STANDARD.BIT 0 19 (_architecture (_uni ))))
		(_process
			(line__25(_architecture 0 0 25 (_assignment (_simple)(_target(0)))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_split (0)
	)
	(_static
		(16843009 )
		(65793 )
		(16777473 )
		(257 )
		(16842753 )
		(65537 )
		(16777217 )
		(1 )
		(16843008 )
		(65792 )
		(16777472 )
		(256 )
		(16842752 )
		(65536 )
		(16777216 )
		(0 )
	)
	(_model . test 1 -1
	)
)
I 000027 55 330 0 cfg_test
(_configuration VHDL (cfg_test 0 31 (test))
	(_version v147)
	(_time 1230507120249 2008.12.29 01:32:00)
	(_source (\./src/test.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 2a252d2e7d7d793f7c7c3e707e)
	(_architecture test
		(_instantiation et
			(_entity . circ_paritate comport_concurent1
			)
		)
	)
)
I 000061 55 1540          1230507120314 schift_register_arch
(_unit VHDL (shift_register 0 1 (schift_register_arch 0 9 ))
	(_version v147)
	(_time 1230507120315 2008.12.29 01:32:00)
	(_source (\./src/shift.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 78767f79782f256e7f7d6c217f)
	(_entity
		(_time 1230505916084)
	)
	(_object
		(_generic (_internal n ~extSTD.STANDARD.NATURAL 0 2 \4\ (_entity ((i 4)))))
		(_type (_internal ~BIT_VECTOR{n-1~downto~0}~12 0 3 (_array ~extSTD.STANDARD.BIT ((_downto (c 1 )(i 0))))))
		(_port (_internal p_in ~BIT_VECTOR{n-1~downto~0}~12 0 3 (_entity (_in ))))
		(_type (_internal ~BIT_VECTOR{n-1~downto~0}~122 0 4 (_array ~extSTD.STANDARD.BIT ((_downto (c 2 )(i 0))))))
		(_port (_internal p_out ~BIT_VECTOR{n-1~downto~0}~122 0 4 (_entity (_out ))))
		(_port (_internal reset ~extSTD.STANDARD.BIT 0 5 (_entity (_in ))))
		(_port (_internal clock ~extSTD.STANDARD.BIT 0 5 (_entity (_in ))))
		(_port (_internal shift ~extSTD.STANDARD.BIT 0 5 (_entity (_in ))))
		(_port (_internal LOAD ~extSTD.STANDARD.BIT 0 5 (_entity (_in ))))
		(_port (_internal s_in ~extSTD.STANDARD.BIT 0 6 (_entity (_in ))))
		(_process
			(line__11(_architecture 0 0 11 (_process (_simple)(_target(1(0)))(_sensitivity(3)))))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_model . schift_register_arch 3 -1
	)
)
I 000056 55 975           1230507120373 shift_test_arch
(_unit VHDL (shift_test 0 1 (shift_test_arch 0 4 ))
	(_version v147)
	(_time 1230507120374 2008.12.29 01:32:00)
	(_source (\./src/shift_test.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code a7a9a0f0a8f0fab1a0a4b3fea0)
	(_entity
		(_time 1230506042688)
	)
	(_object
		(_signal (_internal clock ~extSTD.STANDARD.BIT 0 12 (_architecture (_uni ))))
		(_type (_internal ~BIT_VECTOR{3~downto~1}~13 0 13 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 1))))))
		(_signal (_internal p_out ~BIT_VECTOR{3~downto~1}~13 0 13 (_architecture (_uni ))))
		(_process
			(line__15(_architecture 0 0 15 (_process (_simple)(_target(0)))))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_model . shift_test_arch 1 -1
	)
)
I 000036 55 281 0 config_shift_test
(_configuration VHDL (config_shift_test 0 23 (shift_test))
	(_version v147)
	(_time 1230507120377 2008.12.29 01:32:00)
	(_source (\./src/shift_test.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code b6b9b1e2e6e1b7a0b0b7afece0)
	(_architecture shift_test_arch
	)
)
I 000047 55 851           1230507145560 behave
(_unit VHDL (poarta_xor 0 1 (behave 0 7 ))
	(_version v147)
	(_time 1230507145561 2008.12.29 01:32:25)
	(_source (\./src/porti.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 11401616464644061345054b41)
	(_entity
		(_time 1230503357260)
	)
	(_object
		(_generic (_internal del ~extSTD.STANDARD.TIME 0 2 \3.0 ns\ (_entity ((ns 4613937818241073152)))))
		(_port (_internal x1 ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal x2 ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 4 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behave 1 -1
	)
)
I 000047 55 782           1230507145566 behave
(_unit VHDL (inversor 0 15 (behave 0 21 ))
	(_version v147)
	(_time 1230507145567 2008.12.29 01:32:25)
	(_source (\./src/porti.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 11411f16454743071447034a43)
	(_entity
		(_time 1230501682329)
	)
	(_object
		(_generic (_internal del ~extSTD.STANDARD.TIME 0 16 \4.0 ns\ (_entity ((ns 4616189618054758400)))))
		(_port (_internal x ~extSTD.STANDARD.BIT 0 17 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 18 (_entity (_out ))))
		(_process
			(line__24(_architecture 0 0 24 (_assignment (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behave 1 -1
	)
)
I 000047 55 2697          1230507145661 struct
(_unit VHDL (circ_paritate 0 1 (struct 0 6 ))
	(_version v147)
	(_time 1230507145662 2008.12.29 01:32:25)
	(_source (\./src/circuit_paritate.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 7e2e7a7f222828687c7338252f)
	(_entity
		(_time 1230502866788)
	)
	(_component
		(xor_gate
			(_object
				(_generic (_internal del ~extSTD.STANDARD.TIME 0 8 (_entity -1 ((ns 4613937818241073152)))))
				(_port (_internal x1 ~extSTD.STANDARD.BIT 0 9 (_entity (_in ))))
				(_port (_internal x2 ~extSTD.STANDARD.BIT 0 9 (_entity (_in ))))
				(_port (_internal y ~extSTD.STANDARD.BIT 0 10 (_entity (_out ))))
			)
		)
		(inv_gate
			(_object
				(_generic (_internal del ~extSTD.STANDARD.TIME 0 14 (_entity -1 ((ns 4616189618054758400)))))
				(_port (_internal x ~extSTD.STANDARD.BIT 0 15 (_entity (_in ))))
				(_port (_internal y ~extSTD.STANDARD.BIT 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation xor1 0 21 (_component xor_gate )
		(_port
			((x1)(v(0)))
			((x2)(v(1)))
			((y)(s1))
		)
		(_use (_implicit)
			(_generic
				((del)((ns 4613937818241073152)))
			)
			(_port
				((x1)(x1))
				((x2)(x2))
				((y)(y))
			)
		)
	)
	(_instantiation xor2 0 22 (_component xor_gate )
		(_port
			((x1)(v(2)))
			((x2)(v(3)))
			((y)(s2))
		)
		(_use (_implicit)
			(_generic
				((del)((ns 4613937818241073152)))
			)
			(_port
				((x1)(x1))
				((x2)(x2))
				((y)(y))
			)
		)
	)
	(_instantiation xor3 0 23 (_component xor_gate )
		(_generic
			((del)((ns 4616189618054758400)))
		)
		(_port
			((x1)(s1))
			((x2)(s2))
			((y)(s3))
		)
		(_use (_implicit)
			(_generic
				((del)((ns 4616189618054758400)))
			)
			(_port
				((x1)(x1))
				((x2)(x2))
				((y)(y))
			)
		)
	)
	(_instantiation inv1 0 24 (_component inv_gate )
		(_port
			((x)(s3))
			((y)(y))
		)
		(_use (_implicit)
			(_generic
				((del)((ns 4616189618054758400)))
			)
			(_port
				((x)(x))
				((y)(y))
			)
		)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 2 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal v ~BIT_VECTOR{3~downto~0}~12 0 2 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_signal (_internal s1 ~extSTD.STANDARD.BIT 0 18 (_architecture (_uni ))))
		(_signal (_internal s2 ~extSTD.STANDARD.BIT 0 18 (_architecture (_uni ))))
		(_signal (_internal s3 ~extSTD.STANDARD.BIT 0 18 (_architecture (_uni ))))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
)
I 000036 55 551 0 cfg_circ_paritate
(_configuration VHDL (cfg_circ_paritate 0 27 (circ_paritate))
	(_version v147)
	(_time 1230507145665 2008.12.29 01:32:25)
	(_source (\./src/circuit_paritate.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 7e2e7a7f2d292d6b28706d2426)
	(_architecture struct
		(_instantiation xor1
			(_entity . poarta_xor behave
			)
		)
		(_instantiation xor2
			(_entity . poarta_xor behave
			)
		)
		(_instantiation xor3
			(_entity . poarta_xor behave
			)
		)
		(_instantiation inv1
			(_entity . inversor behave
			)
		)
	)
)
I 000059 55 1366          1230507145696 comport_concurent1
(_unit VHDL (circ_paritate 0 1 (comport_concurent1 0 37 ))
	(_version v147)
	(_time 1230507145697 2008.12.29 01:32:25)
	(_source (\./src/circuit_paritate.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 9dcd9992c0cbcb8b9ecbdbc6cc)
	(_entity
		(_time 1230502866788)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 2 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal v ~BIT_VECTOR{3~downto~0}~12 0 2 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_signal (_internal t1 ~extSTD.STANDARD.BIT 0 38 (_architecture (_uni ))))
		(_signal (_internal t2 ~extSTD.STANDARD.BIT 0 38 (_architecture (_uni ))))
		(_signal (_internal t3 ~extSTD.STANDARD.BIT 0 38 (_architecture (_uni ))))
		(_process
			(line__40(_architecture 0 0 40 (_assignment (_simple)(_target(1))(_sensitivity(4)))))
			(line__41(_architecture 1 0 41 (_assignment (_simple)(_target(4))(_sensitivity(2)(3)))))
			(line__42(_architecture 2 0 42 (_assignment (_simple)(_target(3))(_sensitivity(0(3))(0(2))))))
			(line__43(_architecture 3 0 43 (_assignment (_simple)(_target(2))(_sensitivity(0(1))(0(0))))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_model . comport_concurent1 4 -1
	)
)
I 000059 55 862           1230507145700 comport_concurent2
(_unit VHDL (circ_paritate 0 1 (comport_concurent2 0 46 ))
	(_version v147)
	(_time 1230507145701 2008.12.29 01:32:25)
	(_source (\./src/circuit_paritate.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 9dcd9992c0cbcb8b9e91dbc6cc)
	(_entity
		(_time 1230502866788)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 2 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal v ~BIT_VECTOR{3~downto~0}~12 0 2 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_process
			(line__49(_architecture 0 0 49 (_assignment (_simple)(_target(1))(_sensitivity(0(3))(0(2))(0(1))(0(0))))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_model . comport_concurent2 1 -1
	)
)
I 000059 55 1035          1230507145789 comport_secvential
(_unit VHDL (circ_paritate 0 1 (comport_secvential 0 8 ))
	(_version v147)
	(_time 1230507145790 2008.12.29 01:32:25)
	(_source (\./src/circuit_paritate.vhd\(\./src/circuit_paritate_secvential.vhd\)))
	(_use (std(standard)))
	(_parameters dbg)
	(_code fbabffaba0adadedf9abbda0aa)
	(_entity
		(_time 1230502866788)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 2 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal v ~BIT_VECTOR{3~downto~0}~12 0 2 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_variable (_internal nr_de_1 ~extSTD.STANDARD.INTEGER 1 17 (_process 0 ((i 0)))))
		(_process
			(line__11(_architecture 0 1 11 (_process (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . comport_secvential 1 -1
	)
)
I 000045 55 1522          1230507145848 test
(_unit VHDL (test 0 9 (test 0 12 ))
	(_version v147)
	(_time 1230507145849 2008.12.29 01:32:25)
	(_source (\./src/test.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 3968353c356f6e2e3c3a2d636d)
	(_entity
		(_time 1230502951618)
	)
	(_component
		(circ_paritate
			(_object
				(_port (_internal v ~BIT_VECTOR{3~downto~0}~13 0 14 (_entity (_in ))))
				(_port (_internal y ~extSTD.STANDARD.BIT 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation et 0 23 (_component circ_paritate )
		(_port
			((v)(vector))
			((y)(paritate_para))
		)
		(_use (_entity . circ_paritate)
		)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~13 0 14 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_type (_internal ~BIT_VECTOR{3~downto~0}~132 0 18 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_signal (_internal vector ~BIT_VECTOR{3~downto~0}~132 0 18 (_architecture (_uni ))))
		(_signal (_internal paritate_para ~extSTD.STANDARD.BIT 0 19 (_architecture (_uni ))))
		(_process
			(line__25(_architecture 0 0 25 (_assignment (_simple)(_target(0)))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_split (0)
	)
	(_static
		(16843009 )
		(65793 )
		(16777473 )
		(257 )
		(16842753 )
		(65537 )
		(16777217 )
		(1 )
		(16843008 )
		(65792 )
		(16777472 )
		(256 )
		(16842752 )
		(65536 )
		(16777216 )
		(0 )
	)
	(_model . test 1 -1
	)
)
I 000027 55 330 0 cfg_test
(_configuration VHDL (cfg_test 0 31 (test))
	(_version v147)
	(_time 1230507145852 2008.12.29 01:32:25)
	(_source (\./src/test.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 3969323c366e6a2c6f6f2d636d)
	(_architecture test
		(_instantiation et
			(_entity . circ_paritate comport_concurent1
			)
		)
	)
)
I 000061 55 1540          1230507145910 schift_register_arch
(_unit VHDL (shift_register 0 1 (schift_register_arch 0 9 ))
	(_version v147)
	(_time 1230507145911 2008.12.29 01:32:25)
	(_source (\./src/shift.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 78297379782f256e7f7d6c217f)
	(_entity
		(_time 1230505916084)
	)
	(_object
		(_generic (_internal n ~extSTD.STANDARD.NATURAL 0 2 \4\ (_entity ((i 4)))))
		(_type (_internal ~BIT_VECTOR{n-1~downto~0}~12 0 3 (_array ~extSTD.STANDARD.BIT ((_downto (c 1 )(i 0))))))
		(_port (_internal p_in ~BIT_VECTOR{n-1~downto~0}~12 0 3 (_entity (_in ))))
		(_type (_internal ~BIT_VECTOR{n-1~downto~0}~122 0 4 (_array ~extSTD.STANDARD.BIT ((_downto (c 2 )(i 0))))))
		(_port (_internal p_out ~BIT_VECTOR{n-1~downto~0}~122 0 4 (_entity (_out ))))
		(_port (_internal reset ~extSTD.STANDARD.BIT 0 5 (_entity (_in ))))
		(_port (_internal clock ~extSTD.STANDARD.BIT 0 5 (_entity (_in ))))
		(_port (_internal shift ~extSTD.STANDARD.BIT 0 5 (_entity (_in ))))
		(_port (_internal LOAD ~extSTD.STANDARD.BIT 0 5 (_entity (_in ))))
		(_port (_internal s_in ~extSTD.STANDARD.BIT 0 6 (_entity (_in ))))
		(_process
			(line__11(_architecture 0 0 11 (_process (_simple)(_target(1(0)))(_sensitivity(3)))))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_model . schift_register_arch 3 -1
	)
)
I 000036 55 281 0 config_shift_test
(_configuration VHDL (config_shift_test 0 25 (shift_test))
	(_version v147)
	(_time 1230507145974 2008.12.29 01:32:25)
	(_source (\./src/shift_test.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code b6e6bde2e6e1b7a0b0b7afece0)
	(_architecture shift_test_arch
	)
)
I 000047 55 851           1230507151963 behave
(_unit VHDL (poarta_xor 0 1 (behave 0 7 ))
	(_version v147)
	(_time 1230507151964 2008.12.29 01:32:31)
	(_source (\./src/porti.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 1d1b1d1a1f4a480a1f4909474d)
	(_entity
		(_time 1230503357260)
	)
	(_object
		(_generic (_internal del ~extSTD.STANDARD.TIME 0 2 \3.0 ns\ (_entity ((ns 4613937818241073152)))))
		(_port (_internal x1 ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal x2 ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 4 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behave 1 -1
	)
)
I 000047 55 782           1230507151969 behave
(_unit VHDL (inversor 0 15 (behave 0 21 ))
	(_version v147)
	(_time 1230507151970 2008.12.29 01:32:31)
	(_source (\./src/porti.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 1d1a141a1c4b4f0b184b0f464f)
	(_entity
		(_time 1230501682329)
	)
	(_object
		(_generic (_internal del ~extSTD.STANDARD.TIME 0 16 \4.0 ns\ (_entity ((ns 4616189618054758400)))))
		(_port (_internal x ~extSTD.STANDARD.BIT 0 17 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 18 (_entity (_out ))))
		(_process
			(line__24(_architecture 0 0 24 (_assignment (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behave 1 -1
	)
)
I 000047 55 2697          1230507152079 struct
(_unit VHDL (circ_paritate 0 1 (struct 0 6 ))
	(_version v147)
	(_time 1230507152080 2008.12.29 01:32:32)
	(_source (\./src/circuit_paritate.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 8a8d8984d2dcdc9c8887ccd1db)
	(_entity
		(_time 1230502866788)
	)
	(_component
		(xor_gate
			(_object
				(_generic (_internal del ~extSTD.STANDARD.TIME 0 8 (_entity -1 ((ns 4613937818241073152)))))
				(_port (_internal x1 ~extSTD.STANDARD.BIT 0 9 (_entity (_in ))))
				(_port (_internal x2 ~extSTD.STANDARD.BIT 0 9 (_entity (_in ))))
				(_port (_internal y ~extSTD.STANDARD.BIT 0 10 (_entity (_out ))))
			)
		)
		(inv_gate
			(_object
				(_generic (_internal del ~extSTD.STANDARD.TIME 0 14 (_entity -1 ((ns 4616189618054758400)))))
				(_port (_internal x ~extSTD.STANDARD.BIT 0 15 (_entity (_in ))))
				(_port (_internal y ~extSTD.STANDARD.BIT 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation xor1 0 21 (_component xor_gate )
		(_port
			((x1)(v(0)))
			((x2)(v(1)))
			((y)(s1))
		)
		(_use (_implicit)
			(_generic
				((del)((ns 4613937818241073152)))
			)
			(_port
				((x1)(x1))
				((x2)(x2))
				((y)(y))
			)
		)
	)
	(_instantiation xor2 0 22 (_component xor_gate )
		(_port
			((x1)(v(2)))
			((x2)(v(3)))
			((y)(s2))
		)
		(_use (_implicit)
			(_generic
				((del)((ns 4613937818241073152)))
			)
			(_port
				((x1)(x1))
				((x2)(x2))
				((y)(y))
			)
		)
	)
	(_instantiation xor3 0 23 (_component xor_gate )
		(_generic
			((del)((ns 4616189618054758400)))
		)
		(_port
			((x1)(s1))
			((x2)(s2))
			((y)(s3))
		)
		(_use (_implicit)
			(_generic
				((del)((ns 4616189618054758400)))
			)
			(_port
				((x1)(x1))
				((x2)(x2))
				((y)(y))
			)
		)
	)
	(_instantiation inv1 0 24 (_component inv_gate )
		(_port
			((x)(s3))
			((y)(y))
		)
		(_use (_implicit)
			(_generic
				((del)((ns 4616189618054758400)))
			)
			(_port
				((x)(x))
				((y)(y))
			)
		)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 2 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal v ~BIT_VECTOR{3~downto~0}~12 0 2 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_signal (_internal s1 ~extSTD.STANDARD.BIT 0 18 (_architecture (_uni ))))
		(_signal (_internal s2 ~extSTD.STANDARD.BIT 0 18 (_architecture (_uni ))))
		(_signal (_internal s3 ~extSTD.STANDARD.BIT 0 18 (_architecture (_uni ))))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
)
I 000036 55 551 0 cfg_circ_paritate
(_configuration VHDL (cfg_circ_paritate 0 27 (circ_paritate))
	(_version v147)
	(_time 1230507152083 2008.12.29 01:32:32)
	(_source (\./src/circuit_paritate.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 8a8d8984ddddd99fdc8499d0d2)
	(_architecture struct
		(_instantiation xor1
			(_entity . poarta_xor behave
			)
		)
		(_instantiation xor2
			(_entity . poarta_xor behave
			)
		)
		(_instantiation xor3
			(_entity . poarta_xor behave
			)
		)
		(_instantiation inv1
			(_entity . inversor behave
			)
		)
	)
)
I 000059 55 1366          1230507152098 comport_concurent1
(_unit VHDL (circ_paritate 0 1 (comport_concurent1 0 37 ))
	(_version v147)
	(_time 1230507152099 2008.12.29 01:32:32)
	(_source (\./src/circuit_paritate.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 999e9a9699cfcf8f9acfdfc2c8)
	(_entity
		(_time 1230502866788)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 2 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal v ~BIT_VECTOR{3~downto~0}~12 0 2 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_signal (_internal t1 ~extSTD.STANDARD.BIT 0 38 (_architecture (_uni ))))
		(_signal (_internal t2 ~extSTD.STANDARD.BIT 0 38 (_architecture (_uni ))))
		(_signal (_internal t3 ~extSTD.STANDARD.BIT 0 38 (_architecture (_uni ))))
		(_process
			(line__40(_architecture 0 0 40 (_assignment (_simple)(_target(1))(_sensitivity(4)))))
			(line__41(_architecture 1 0 41 (_assignment (_simple)(_target(4))(_sensitivity(2)(3)))))
			(line__42(_architecture 2 0 42 (_assignment (_simple)(_target(3))(_sensitivity(0(3))(0(2))))))
			(line__43(_architecture 3 0 43 (_assignment (_simple)(_target(2))(_sensitivity(0(1))(0(0))))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_model . comport_concurent1 4 -1
	)
)
I 000059 55 862           1230507152115 comport_concurent2
(_unit VHDL (circ_paritate 0 1 (comport_concurent2 0 46 ))
	(_version v147)
	(_time 1230507152116 2008.12.29 01:32:32)
	(_source (\./src/circuit_paritate.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code a9aeaafea9ffffbfaaa5eff2f8)
	(_entity
		(_time 1230502866788)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 2 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal v ~BIT_VECTOR{3~downto~0}~12 0 2 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_process
			(line__49(_architecture 0 0 49 (_assignment (_simple)(_target(1))(_sensitivity(0(3))(0(2))(0(1))(0(0))))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_model . comport_concurent2 1 -1
	)
)
I 000059 55 1035          1230507152187 comport_secvential
(_unit VHDL (circ_paritate 0 1 (comport_secvential 0 8 ))
	(_version v147)
	(_time 1230507152188 2008.12.29 01:32:32)
	(_source (\./src/circuit_paritate.vhd\(\./src/circuit_paritate_secvential.vhd\)))
	(_use (std(standard)))
	(_parameters dbg)
	(_code f7f0f4a7f9a1a1e1f5a7b1aca6)
	(_entity
		(_time 1230502866788)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 2 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal v ~BIT_VECTOR{3~downto~0}~12 0 2 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_variable (_internal nr_de_1 ~extSTD.STANDARD.INTEGER 1 17 (_process 0 ((i 0)))))
		(_process
			(line__11(_architecture 0 1 11 (_process (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . comport_secvential 1 -1
	)
)
I 000045 55 1522          1230507152250 test
(_unit VHDL (test 0 9 (test 0 12 ))
	(_version v147)
	(_time 1230507152251 2008.12.29 01:32:32)
	(_source (\./src/test.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 35333030356362223036216f61)
	(_entity
		(_time 1230502951618)
	)
	(_component
		(circ_paritate
			(_object
				(_port (_internal v ~BIT_VECTOR{3~downto~0}~13 0 14 (_entity (_in ))))
				(_port (_internal y ~extSTD.STANDARD.BIT 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation et 0 23 (_component circ_paritate )
		(_port
			((v)(vector))
			((y)(paritate_para))
		)
		(_use (_entity . circ_paritate)
		)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~13 0 14 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_type (_internal ~BIT_VECTOR{3~downto~0}~132 0 18 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_signal (_internal vector ~BIT_VECTOR{3~downto~0}~132 0 18 (_architecture (_uni ))))
		(_signal (_internal paritate_para ~extSTD.STANDARD.BIT 0 19 (_architecture (_uni ))))
		(_process
			(line__25(_architecture 0 0 25 (_assignment (_simple)(_target(0)))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_split (0)
	)
	(_static
		(16843009 )
		(65793 )
		(16777473 )
		(257 )
		(16842753 )
		(65537 )
		(16777217 )
		(1 )
		(16843008 )
		(65792 )
		(16777472 )
		(256 )
		(16842752 )
		(65536 )
		(16777216 )
		(0 )
	)
	(_model . test 1 -1
	)
)
I 000027 55 330 0 cfg_test
(_configuration VHDL (cfg_test 0 31 (test))
	(_version v147)
	(_time 1230507152254 2008.12.29 01:32:32)
	(_source (\./src/test.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 35323730366266206363216f61)
	(_architecture test
		(_instantiation et
			(_entity . circ_paritate comport_concurent1
			)
		)
	)
)
I 000061 55 1540          1230507152309 schift_register_arch
(_unit VHDL (shift_register 0 1 (schift_register_arch 0 9 ))
	(_version v147)
	(_time 1230507152310 2008.12.29 01:32:32)
	(_source (\./src/shift.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 74727675782329627371602d73)
	(_entity
		(_time 1230505916084)
	)
	(_object
		(_generic (_internal n ~extSTD.STANDARD.NATURAL 0 2 \4\ (_entity ((i 4)))))
		(_type (_internal ~BIT_VECTOR{n-1~downto~0}~12 0 3 (_array ~extSTD.STANDARD.BIT ((_downto (c 1 )(i 0))))))
		(_port (_internal p_in ~BIT_VECTOR{n-1~downto~0}~12 0 3 (_entity (_in ))))
		(_type (_internal ~BIT_VECTOR{n-1~downto~0}~122 0 4 (_array ~extSTD.STANDARD.BIT ((_downto (c 2 )(i 0))))))
		(_port (_internal p_out ~BIT_VECTOR{n-1~downto~0}~122 0 4 (_entity (_out ))))
		(_port (_internal reset ~extSTD.STANDARD.BIT 0 5 (_entity (_in ))))
		(_port (_internal clock ~extSTD.STANDARD.BIT 0 5 (_entity (_in ))))
		(_port (_internal shift ~extSTD.STANDARD.BIT 0 5 (_entity (_in ))))
		(_port (_internal LOAD ~extSTD.STANDARD.BIT 0 5 (_entity (_in ))))
		(_port (_internal s_in ~extSTD.STANDARD.BIT 0 6 (_entity (_in ))))
		(_process
			(line__11(_architecture 0 0 11 (_process (_simple)(_target(1(0)))(_sensitivity(3)))))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_model . schift_register_arch 3 -1
	)
)
I 000056 55 1178          1230507152359 shift_test_arch
(_unit VHDL (shift_test 0 1 (shift_test_arch 0 4 ))
	(_version v147)
	(_time 1230507152360 2008.12.29 01:32:32)
	(_source (\./src/shift_test.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code a3a5a1f4a8f4feb5a4a2b7faa4)
	(_entity
		(_time 1230506042688)
	)
	(_object
		(_signal (_internal clock ~extSTD.STANDARD.BIT 0 12 (_architecture (_uni ))))
		(_type (_internal ~BIT_VECTOR{3~downto~1}~13 0 13 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 1))))))
		(_signal (_internal p_out ~BIT_VECTOR{3~downto~1}~13 0 13 (_architecture (_uni ))))
		(_signal (_internal start ~extSTD.STANDARD.BIT 0 14 (_architecture (_uni ))))
		(_process
			(line__16(_architecture 0 0 16 (_assignment (_simple)(_alias((start)(_string \"1"\)))(_target(2)))))
			(line__17(_architecture 1 0 17 (_process (_simple)(_target(0))(_sensitivity(2)))))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_model . shift_test_arch 2 -1
	)
)
I 000036 55 281 0 config_shift_test
(_configuration VHDL (config_shift_test 0 25 (shift_test))
	(_version v147)
	(_time 1230507152363 2008.12.29 01:32:32)
	(_source (\./src/shift_test.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code a3a4a1f4f6f4a2b5a5a2baf9f5)
	(_architecture shift_test_arch
	)
)
I 000047 55 851           1230507156912 behave
(_unit VHDL (poarta_xor 0 1 (behave 0 7 ))
	(_version v147)
	(_time 1230507156913 2008.12.29 01:32:36)
	(_source (\./src/porti.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 6e6b6d6e6d393b796c3a7a343e)
	(_entity
		(_time 1230503357260)
	)
	(_object
		(_generic (_internal del ~extSTD.STANDARD.TIME 0 2 \3.0 ns\ (_entity ((ns 4613937818241073152)))))
		(_port (_internal x1 ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal x2 ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 4 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behave 1 -1
	)
)
I 000047 55 782           1230507156918 behave
(_unit VHDL (inversor 0 15 (behave 0 21 ))
	(_version v147)
	(_time 1230507156919 2008.12.29 01:32:36)
	(_source (\./src/porti.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 6e6a646e6e383c786b387c353c)
	(_entity
		(_time 1230501682329)
	)
	(_object
		(_generic (_internal del ~extSTD.STANDARD.TIME 0 16 \4.0 ns\ (_entity ((ns 4616189618054758400)))))
		(_port (_internal x ~extSTD.STANDARD.BIT 0 17 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 18 (_entity (_out ))))
		(_process
			(line__24(_architecture 0 0 24 (_assignment (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behave 1 -1
	)
)
I 000047 55 2697          1230507156992 struct
(_unit VHDL (circ_paritate 0 1 (struct 0 6 ))
	(_version v147)
	(_time 1230507156993 2008.12.29 01:32:36)
	(_source (\./src/circuit_paritate.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code bcb8bce8e6eaeaaabeb1fae7ed)
	(_entity
		(_time 1230502866788)
	)
	(_component
		(xor_gate
			(_object
				(_generic (_internal del ~extSTD.STANDARD.TIME 0 8 (_entity -1 ((ns 4613937818241073152)))))
				(_port (_internal x1 ~extSTD.STANDARD.BIT 0 9 (_entity (_in ))))
				(_port (_internal x2 ~extSTD.STANDARD.BIT 0 9 (_entity (_in ))))
				(_port (_internal y ~extSTD.STANDARD.BIT 0 10 (_entity (_out ))))
			)
		)
		(inv_gate
			(_object
				(_generic (_internal del ~extSTD.STANDARD.TIME 0 14 (_entity -1 ((ns 4616189618054758400)))))
				(_port (_internal x ~extSTD.STANDARD.BIT 0 15 (_entity (_in ))))
				(_port (_internal y ~extSTD.STANDARD.BIT 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation xor1 0 21 (_component xor_gate )
		(_port
			((x1)(v(0)))
			((x2)(v(1)))
			((y)(s1))
		)
		(_use (_implicit)
			(_generic
				((del)((ns 4613937818241073152)))
			)
			(_port
				((x1)(x1))
				((x2)(x2))
				((y)(y))
			)
		)
	)
	(_instantiation xor2 0 22 (_component xor_gate )
		(_port
			((x1)(v(2)))
			((x2)(v(3)))
			((y)(s2))
		)
		(_use (_implicit)
			(_generic
				((del)((ns 4613937818241073152)))
			)
			(_port
				((x1)(x1))
				((x2)(x2))
				((y)(y))
			)
		)
	)
	(_instantiation xor3 0 23 (_component xor_gate )
		(_generic
			((del)((ns 4616189618054758400)))
		)
		(_port
			((x1)(s1))
			((x2)(s2))
			((y)(s3))
		)
		(_use (_implicit)
			(_generic
				((del)((ns 4616189618054758400)))
			)
			(_port
				((x1)(x1))
				((x2)(x2))
				((y)(y))
			)
		)
	)
	(_instantiation inv1 0 24 (_component inv_gate )
		(_port
			((x)(s3))
			((y)(y))
		)
		(_use (_implicit)
			(_generic
				((del)((ns 4616189618054758400)))
			)
			(_port
				((x)(x))
				((y)(y))
			)
		)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 2 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal v ~BIT_VECTOR{3~downto~0}~12 0 2 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_signal (_internal s1 ~extSTD.STANDARD.BIT 0 18 (_architecture (_uni ))))
		(_signal (_internal s2 ~extSTD.STANDARD.BIT 0 18 (_architecture (_uni ))))
		(_signal (_internal s3 ~extSTD.STANDARD.BIT 0 18 (_architecture (_uni ))))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
)
I 000036 55 551 0 cfg_circ_paritate
(_configuration VHDL (cfg_circ_paritate 0 27 (circ_paritate))
	(_version v147)
	(_time 1230507156996 2008.12.29 01:32:36)
	(_source (\./src/circuit_paritate.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code bcb8bce8e9ebefa9eab2afe6e4)
	(_architecture struct
		(_instantiation xor1
			(_entity . poarta_xor behave
			)
		)
		(_instantiation xor2
			(_entity . poarta_xor behave
			)
		)
		(_instantiation xor3
			(_entity . poarta_xor behave
			)
		)
		(_instantiation inv1
			(_entity . inversor behave
			)
		)
	)
)
I 000059 55 1366          1230507157013 comport_concurent1
(_unit VHDL (circ_paritate 0 1 (comport_concurent1 0 37 ))
	(_version v147)
	(_time 1230507157014 2008.12.29 01:32:37)
	(_source (\./src/circuit_paritate.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code cbcfcb9e909d9dddc89d8d909a)
	(_entity
		(_time 1230502866788)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 2 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal v ~BIT_VECTOR{3~downto~0}~12 0 2 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_signal (_internal t1 ~extSTD.STANDARD.BIT 0 38 (_architecture (_uni ))))
		(_signal (_internal t2 ~extSTD.STANDARD.BIT 0 38 (_architecture (_uni ))))
		(_signal (_internal t3 ~extSTD.STANDARD.BIT 0 38 (_architecture (_uni ))))
		(_process
			(line__40(_architecture 0 0 40 (_assignment (_simple)(_target(1))(_sensitivity(4)))))
			(line__41(_architecture 1 0 41 (_assignment (_simple)(_target(4))(_sensitivity(2)(3)))))
			(line__42(_architecture 2 0 42 (_assignment (_simple)(_target(3))(_sensitivity(0(3))(0(2))))))
			(line__43(_architecture 3 0 43 (_assignment (_simple)(_target(2))(_sensitivity(0(1))(0(0))))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_model . comport_concurent1 4 -1
	)
)
I 000059 55 862           1230507157042 comport_concurent2
(_unit VHDL (circ_paritate 0 1 (comport_concurent2 0 46 ))
	(_version v147)
	(_time 1230507157043 2008.12.29 01:32:37)
	(_source (\./src/circuit_paritate.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code ebefebb8b0bdbdfde8e7adb0ba)
	(_entity
		(_time 1230502866788)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 2 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal v ~BIT_VECTOR{3~downto~0}~12 0 2 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_process
			(line__49(_architecture 0 0 49 (_assignment (_simple)(_target(1))(_sensitivity(0(3))(0(2))(0(1))(0(0))))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_model . comport_concurent2 1 -1
	)
)
I 000059 55 1035          1230507157121 comport_secvential
(_unit VHDL (circ_paritate 0 1 (comport_secvential 0 8 ))
	(_version v147)
	(_time 1230507157122 2008.12.29 01:32:37)
	(_source (\./src/circuit_paritate.vhd\(\./src/circuit_paritate_secvential.vhd\)))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 393d3e3c396f6f2f3b697f6268)
	(_entity
		(_time 1230502866788)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 2 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal v ~BIT_VECTOR{3~downto~0}~12 0 2 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_variable (_internal nr_de_1 ~extSTD.STANDARD.INTEGER 1 17 (_process 0 ((i 0)))))
		(_process
			(line__11(_architecture 0 1 11 (_process (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . comport_secvential 1 -1
	)
)
I 000045 55 1522          1230507157192 test
(_unit VHDL (test 0 9 (test 0 12 ))
	(_version v147)
	(_time 1230507157193 2008.12.29 01:32:37)
	(_source (\./src/test.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 8782878985d1d090828493ddd3)
	(_entity
		(_time 1230502951618)
	)
	(_component
		(circ_paritate
			(_object
				(_port (_internal v ~BIT_VECTOR{3~downto~0}~13 0 14 (_entity (_in ))))
				(_port (_internal y ~extSTD.STANDARD.BIT 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation et 0 23 (_component circ_paritate )
		(_port
			((v)(vector))
			((y)(paritate_para))
		)
		(_use (_entity . circ_paritate)
		)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~13 0 14 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_type (_internal ~BIT_VECTOR{3~downto~0}~132 0 18 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_signal (_internal vector ~BIT_VECTOR{3~downto~0}~132 0 18 (_architecture (_uni ))))
		(_signal (_internal paritate_para ~extSTD.STANDARD.BIT 0 19 (_architecture (_uni ))))
		(_process
			(line__25(_architecture 0 0 25 (_assignment (_simple)(_target(0)))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_split (0)
	)
	(_static
		(16843009 )
		(65793 )
		(16777473 )
		(257 )
		(16842753 )
		(65537 )
		(16777217 )
		(1 )
		(16843008 )
		(65792 )
		(16777472 )
		(256 )
		(16842752 )
		(65536 )
		(16777216 )
		(0 )
	)
	(_model . test 1 -1
	)
)
I 000027 55 330 0 cfg_test
(_configuration VHDL (cfg_test 0 31 (test))
	(_version v147)
	(_time 1230507157196 2008.12.29 01:32:37)
	(_source (\./src/test.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 8783808986d0d492d1d193ddd3)
	(_architecture test
		(_instantiation et
			(_entity . circ_paritate comport_concurent1
			)
		)
	)
)
I 000061 55 1540          1230507157249 schift_register_arch
(_unit VHDL (shift_register 0 1 (schift_register_arch 0 9 ))
	(_version v147)
	(_time 1230507157250 2008.12.29 01:32:37)
	(_source (\./src/shift.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code b5b0b2e1b8e2e8a3b2b0a1ecb2)
	(_entity
		(_time 1230505916084)
	)
	(_object
		(_generic (_internal n ~extSTD.STANDARD.NATURAL 0 2 \4\ (_entity ((i 4)))))
		(_type (_internal ~BIT_VECTOR{n-1~downto~0}~12 0 3 (_array ~extSTD.STANDARD.BIT ((_downto (c 1 )(i 0))))))
		(_port (_internal p_in ~BIT_VECTOR{n-1~downto~0}~12 0 3 (_entity (_in ))))
		(_type (_internal ~BIT_VECTOR{n-1~downto~0}~122 0 4 (_array ~extSTD.STANDARD.BIT ((_downto (c 2 )(i 0))))))
		(_port (_internal p_out ~BIT_VECTOR{n-1~downto~0}~122 0 4 (_entity (_out ))))
		(_port (_internal reset ~extSTD.STANDARD.BIT 0 5 (_entity (_in ))))
		(_port (_internal clock ~extSTD.STANDARD.BIT 0 5 (_entity (_in ))))
		(_port (_internal shift ~extSTD.STANDARD.BIT 0 5 (_entity (_in ))))
		(_port (_internal LOAD ~extSTD.STANDARD.BIT 0 5 (_entity (_in ))))
		(_port (_internal s_in ~extSTD.STANDARD.BIT 0 6 (_entity (_in ))))
		(_process
			(line__11(_architecture 0 0 11 (_process (_simple)(_target(1(0)))(_sensitivity(3)))))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_model . schift_register_arch 3 -1
	)
)
I 000056 55 1178          1230507157314 shift_test_arch
(_unit VHDL (shift_test 0 1 (shift_test_arch 0 4 ))
	(_version v147)
	(_time 1230507157315 2008.12.29 01:32:37)
	(_source (\./src/shift_test.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 0306050508545e150402175a04)
	(_entity
		(_time 1230506042688)
	)
	(_object
		(_signal (_internal clock ~extSTD.STANDARD.BIT 0 12 (_architecture (_uni ))))
		(_type (_internal ~BIT_VECTOR{3~downto~1}~13 0 13 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 1))))))
		(_signal (_internal p_out ~BIT_VECTOR{3~downto~1}~13 0 13 (_architecture (_uni ))))
		(_signal (_internal start ~extSTD.STANDARD.BIT 0 14 (_architecture (_uni ))))
		(_process
			(line__16(_architecture 0 0 16 (_assignment (_simple)(_alias((start)(_string \"1"\)))(_target(2)))))
			(line__17(_architecture 1 0 17 (_process (_simple)(_target(0))(_sensitivity(2)))))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_model . shift_test_arch 2 -1
	)
)
I 000036 55 281 0 config_shift_test
(_configuration VHDL (config_shift_test 0 25 (shift_test))
	(_version v147)
	(_time 1230507157318 2008.12.29 01:32:37)
	(_source (\./src/shift_test.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 030705055654021505021a5955)
	(_architecture shift_test_arch
	)
)
I 000056 55 1146          1230507176302 shift_test_arch
(_unit VHDL (shift_test 0 1 (shift_test_arch 0 4 ))
	(_version v147)
	(_time 1230507176303 2008.12.29 01:32:56)
	(_source (\./src/shift_test.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 2d2c7829717a703b2a2c39742a)
	(_entity
		(_time 1230506042688)
	)
	(_object
		(_signal (_internal clock ~extSTD.STANDARD.BIT 0 12 (_architecture (_uni ))))
		(_type (_internal ~BIT_VECTOR{3~downto~1}~13 0 13 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 1))))))
		(_signal (_internal p_out ~BIT_VECTOR{3~downto~1}~13 0 13 (_architecture (_uni ))))
		(_signal (_internal start ~extSTD.STANDARD.BIT 0 14 (_architecture (_uni ))))
		(_process
			(line__16(_architecture 0 0 16 (_assignment (_simple)(_target(2)))))
			(line__17(_architecture 1 0 17 (_process (_simple)(_target(0))(_sensitivity(2)))))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_model . shift_test_arch 2 -1
	)
)
I 000036 55 281 0 config_shift_test
(_configuration VHDL (config_shift_test 0 25 (shift_test))
	(_version v147)
	(_time 1230507176306 2008.12.29 01:32:56)
	(_source (\./src/shift_test.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 2d2d78292f7a2c3b2b2c34777b)
	(_architecture shift_test_arch
	)
)
I 000056 55 1146          1230507210408 shift_test_arch
(_unit VHDL (shift_test 0 1 (shift_test_arch 0 4 ))
	(_version v147)
	(_time 1230507210409 2008.12.29 01:33:30)
	(_source (\./src/shift_test.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 6332646368343e756462773a64)
	(_entity
		(_time 1230506042688)
	)
	(_object
		(_signal (_internal clock ~extSTD.STANDARD.BIT 0 12 (_architecture (_uni ))))
		(_type (_internal ~BIT_VECTOR{3~downto~1}~13 0 13 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 1))))))
		(_signal (_internal p_out ~BIT_VECTOR{3~downto~1}~13 0 13 (_architecture (_uni ))))
		(_signal (_internal start ~extSTD.STANDARD.BIT 0 14 (_architecture (_uni ))))
		(_process
			(line__16(_architecture 0 0 16 (_assignment (_simple)(_target(2)))))
			(line__17(_architecture 1 0 17 (_process (_simple)(_target(0))(_sensitivity(2)))))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_model . shift_test_arch 2 -1
	)
)
I 000036 55 281 0 config_shift_test
(_configuration VHDL (config_shift_test 0 25 (shift_test))
	(_version v147)
	(_time 1230507210412 2008.12.29 01:33:30)
	(_source (\./src/shift_test.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 722275732625736474736b2824)
	(_architecture shift_test_arch
	)
)
I 000047 55 851           1230507217139 behave
(_unit VHDL (poarta_xor 0 1 (behave 0 7 ))
	(_version v147)
	(_time 1230507217140 2008.12.29 01:33:37)
	(_source (\./src/porti.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code b6b1e3e2e6e1e3a1b4e2a2ece6)
	(_entity
		(_time 1230503357260)
	)
	(_object
		(_generic (_internal del ~extSTD.STANDARD.TIME 0 2 \3.0 ns\ (_entity ((ns 4613937818241073152)))))
		(_port (_internal x1 ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal x2 ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 4 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behave 1 -1
	)
)
I 000047 55 782           1230507217145 behave
(_unit VHDL (inversor 0 15 (behave 0 21 ))
	(_version v147)
	(_time 1230507217146 2008.12.29 01:33:37)
	(_source (\./src/porti.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code b6b0eae2e5e0e4a0b3e0a4ede4)
	(_entity
		(_time 1230501682329)
	)
	(_object
		(_generic (_internal del ~extSTD.STANDARD.TIME 0 16 \4.0 ns\ (_entity ((ns 4616189618054758400)))))
		(_port (_internal x ~extSTD.STANDARD.BIT 0 17 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 18 (_entity (_out ))))
		(_process
			(line__24(_architecture 0 0 24 (_assignment (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behave 1 -1
	)
)
I 000047 55 2697          1230507217231 struct
(_unit VHDL (circ_paritate 0 1 (struct 0 6 ))
	(_version v147)
	(_time 1230507217232 2008.12.29 01:33:37)
	(_source (\./src/circuit_paritate.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 1315461419454505111e554842)
	(_entity
		(_time 1230502866788)
	)
	(_component
		(xor_gate
			(_object
				(_generic (_internal del ~extSTD.STANDARD.TIME 0 8 (_entity -1 ((ns 4613937818241073152)))))
				(_port (_internal x1 ~extSTD.STANDARD.BIT 0 9 (_entity (_in ))))
				(_port (_internal x2 ~extSTD.STANDARD.BIT 0 9 (_entity (_in ))))
				(_port (_internal y ~extSTD.STANDARD.BIT 0 10 (_entity (_out ))))
			)
		)
		(inv_gate
			(_object
				(_generic (_internal del ~extSTD.STANDARD.TIME 0 14 (_entity -1 ((ns 4616189618054758400)))))
				(_port (_internal x ~extSTD.STANDARD.BIT 0 15 (_entity (_in ))))
				(_port (_internal y ~extSTD.STANDARD.BIT 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation xor1 0 21 (_component xor_gate )
		(_port
			((x1)(v(0)))
			((x2)(v(1)))
			((y)(s1))
		)
		(_use (_implicit)
			(_generic
				((del)((ns 4613937818241073152)))
			)
			(_port
				((x1)(x1))
				((x2)(x2))
				((y)(y))
			)
		)
	)
	(_instantiation xor2 0 22 (_component xor_gate )
		(_port
			((x1)(v(2)))
			((x2)(v(3)))
			((y)(s2))
		)
		(_use (_implicit)
			(_generic
				((del)((ns 4613937818241073152)))
			)
			(_port
				((x1)(x1))
				((x2)(x2))
				((y)(y))
			)
		)
	)
	(_instantiation xor3 0 23 (_component xor_gate )
		(_generic
			((del)((ns 4616189618054758400)))
		)
		(_port
			((x1)(s1))
			((x2)(s2))
			((y)(s3))
		)
		(_use (_implicit)
			(_generic
				((del)((ns 4616189618054758400)))
			)
			(_port
				((x1)(x1))
				((x2)(x2))
				((y)(y))
			)
		)
	)
	(_instantiation inv1 0 24 (_component inv_gate )
		(_port
			((x)(s3))
			((y)(y))
		)
		(_use (_implicit)
			(_generic
				((del)((ns 4616189618054758400)))
			)
			(_port
				((x)(x))
				((y)(y))
			)
		)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 2 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal v ~BIT_VECTOR{3~downto~0}~12 0 2 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_signal (_internal s1 ~extSTD.STANDARD.BIT 0 18 (_architecture (_uni ))))
		(_signal (_internal s2 ~extSTD.STANDARD.BIT 0 18 (_architecture (_uni ))))
		(_signal (_internal s3 ~extSTD.STANDARD.BIT 0 18 (_architecture (_uni ))))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
)
I 000036 55 551 0 cfg_circ_paritate
(_configuration VHDL (cfg_circ_paritate 0 27 (circ_paritate))
	(_version v147)
	(_time 1230507217235 2008.12.29 01:33:37)
	(_source (\./src/circuit_paritate.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 1315461416444006451d00494b)
	(_architecture struct
		(_instantiation xor1
			(_entity . poarta_xor behave
			)
		)
		(_instantiation xor2
			(_entity . poarta_xor behave
			)
		)
		(_instantiation xor3
			(_entity . poarta_xor behave
			)
		)
		(_instantiation inv1
			(_entity . inversor behave
			)
		)
	)
)
I 000059 55 1366          1230507217250 comport_concurent1
(_unit VHDL (circ_paritate 0 1 (comport_concurent1 0 37 ))
	(_version v147)
	(_time 1230507217251 2008.12.29 01:33:37)
	(_source (\./src/circuit_paritate.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 23257627297575352075657872)
	(_entity
		(_time 1230502866788)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 2 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal v ~BIT_VECTOR{3~downto~0}~12 0 2 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_signal (_internal t1 ~extSTD.STANDARD.BIT 0 38 (_architecture (_uni ))))
		(_signal (_internal t2 ~extSTD.STANDARD.BIT 0 38 (_architecture (_uni ))))
		(_signal (_internal t3 ~extSTD.STANDARD.BIT 0 38 (_architecture (_uni ))))
		(_process
			(line__40(_architecture 0 0 40 (_assignment (_simple)(_target(1))(_sensitivity(4)))))
			(line__41(_architecture 1 0 41 (_assignment (_simple)(_target(4))(_sensitivity(2)(3)))))
			(line__42(_architecture 2 0 42 (_assignment (_simple)(_target(3))(_sensitivity(0(3))(0(2))))))
			(line__43(_architecture 3 0 43 (_assignment (_simple)(_target(2))(_sensitivity(0(1))(0(0))))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_model . comport_concurent1 4 -1
	)
)
I 000059 55 862           1230507217254 comport_concurent2
(_unit VHDL (circ_paritate 0 1 (comport_concurent2 0 46 ))
	(_version v147)
	(_time 1230507217255 2008.12.29 01:33:37)
	(_source (\./src/circuit_paritate.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 2325762729757535202f657872)
	(_entity
		(_time 1230502866788)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 2 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal v ~BIT_VECTOR{3~downto~0}~12 0 2 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_process
			(line__49(_architecture 0 0 49 (_assignment (_simple)(_target(1))(_sensitivity(0(3))(0(2))(0(1))(0(0))))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_model . comport_concurent2 1 -1
	)
)
I 000059 55 1035          1230507217325 comport_secvential
(_unit VHDL (circ_paritate 0 1 (comport_secvential 0 8 ))
	(_version v147)
	(_time 1230507217326 2008.12.29 01:33:37)
	(_source (\./src/circuit_paritate.vhd\(\./src/circuit_paritate_secvential.vhd\)))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 71772470792727677321372a20)
	(_entity
		(_time 1230502866788)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 2 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal v ~BIT_VECTOR{3~downto~0}~12 0 2 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_variable (_internal nr_de_1 ~extSTD.STANDARD.INTEGER 1 17 (_process 0 ((i 0)))))
		(_process
			(line__11(_architecture 0 1 11 (_process (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . comport_secvential 1 -1
	)
)
I 000045 55 1522          1230507217378 test
(_unit VHDL (test 0 9 (test 0 12 ))
	(_version v147)
	(_time 1230507217379 2008.12.29 01:33:37)
	(_source (\./src/test.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code a0a7f2f7a5f6f7b7a5a3b4faf4)
	(_entity
		(_time 1230502951618)
	)
	(_component
		(circ_paritate
			(_object
				(_port (_internal v ~BIT_VECTOR{3~downto~0}~13 0 14 (_entity (_in ))))
				(_port (_internal y ~extSTD.STANDARD.BIT 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation et 0 23 (_component circ_paritate )
		(_port
			((v)(vector))
			((y)(paritate_para))
		)
		(_use (_entity . circ_paritate)
		)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~13 0 14 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_type (_internal ~BIT_VECTOR{3~downto~0}~132 0 18 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_signal (_internal vector ~BIT_VECTOR{3~downto~0}~132 0 18 (_architecture (_uni ))))
		(_signal (_internal paritate_para ~extSTD.STANDARD.BIT 0 19 (_architecture (_uni ))))
		(_process
			(line__25(_architecture 0 0 25 (_assignment (_simple)(_target(0)))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_split (0)
	)
	(_static
		(16843009 )
		(65793 )
		(16777473 )
		(257 )
		(16842753 )
		(65537 )
		(16777217 )
		(1 )
		(16843008 )
		(65792 )
		(16777472 )
		(256 )
		(16842752 )
		(65536 )
		(16777216 )
		(0 )
	)
	(_model . test 1 -1
	)
)
I 000027 55 330 0 cfg_test
(_configuration VHDL (cfg_test 0 31 (test))
	(_version v147)
	(_time 1230507217382 2008.12.29 01:33:37)
	(_source (\./src/test.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code a0a6f5f7a6f7f3b5f6f6b4faf4)
	(_architecture test
		(_instantiation et
			(_entity . circ_paritate comport_concurent1
			)
		)
	)
)
I 000061 55 1540          1230507217426 schift_register_arch
(_unit VHDL (shift_register 0 1 (schift_register_arch 0 9 ))
	(_version v147)
	(_time 1230507217427 2008.12.29 01:33:37)
	(_source (\./src/shift.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code cfc89a9a919892d9c8cadb96c8)
	(_entity
		(_time 1230505916084)
	)
	(_object
		(_generic (_internal n ~extSTD.STANDARD.NATURAL 0 2 \4\ (_entity ((i 4)))))
		(_type (_internal ~BIT_VECTOR{n-1~downto~0}~12 0 3 (_array ~extSTD.STANDARD.BIT ((_downto (c 1 )(i 0))))))
		(_port (_internal p_in ~BIT_VECTOR{n-1~downto~0}~12 0 3 (_entity (_in ))))
		(_type (_internal ~BIT_VECTOR{n-1~downto~0}~122 0 4 (_array ~extSTD.STANDARD.BIT ((_downto (c 2 )(i 0))))))
		(_port (_internal p_out ~BIT_VECTOR{n-1~downto~0}~122 0 4 (_entity (_out ))))
		(_port (_internal reset ~extSTD.STANDARD.BIT 0 5 (_entity (_in ))))
		(_port (_internal clock ~extSTD.STANDARD.BIT 0 5 (_entity (_in ))))
		(_port (_internal shift ~extSTD.STANDARD.BIT 0 5 (_entity (_in ))))
		(_port (_internal LOAD ~extSTD.STANDARD.BIT 0 5 (_entity (_in ))))
		(_port (_internal s_in ~extSTD.STANDARD.BIT 0 6 (_entity (_in ))))
		(_process
			(line__11(_architecture 0 0 11 (_process (_simple)(_target(1(0)))(_sensitivity(3)))))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_model . schift_register_arch 3 -1
	)
)
I 000056 55 1146          1230507217475 shift_test_arch
(_unit VHDL (shift_test 0 1 (shift_test_arch 0 4 ))
	(_version v147)
	(_time 1230507217476 2008.12.29 01:33:37)
	(_source (\./src/shift_test.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code fdfaa8ada1aaa0ebfafce9a4fa)
	(_entity
		(_time 1230506042688)
	)
	(_object
		(_signal (_internal clock ~extSTD.STANDARD.BIT 0 12 (_architecture (_uni ))))
		(_type (_internal ~BIT_VECTOR{3~downto~1}~13 0 13 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 1))))))
		(_signal (_internal p_out ~BIT_VECTOR{3~downto~1}~13 0 13 (_architecture (_uni ))))
		(_signal (_internal start ~extSTD.STANDARD.BIT 0 14 (_architecture (_uni ))))
		(_process
			(line__16(_architecture 0 0 16 (_assignment (_simple)(_target(2)))))
			(line__17(_architecture 1 0 17 (_process (_simple)(_target(0))(_sensitivity(2)))))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_model . shift_test_arch 2 -1
	)
)
I 000036 55 281 0 config_shift_test
(_configuration VHDL (config_shift_test 0 25 (shift_test))
	(_version v147)
	(_time 1230507217479 2008.12.29 01:33:37)
	(_source (\./src/shift_test.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code fdfba8adffaafcebfbfce4a7ab)
	(_architecture shift_test_arch
	)
)
I 000047 55 851           1230507792891 behave
(_unit VHDL (poarta_xor 0 1 (behave 0 7 ))
	(_version v147)
	(_time 1230507792892 2008.12.29 01:43:12)
	(_source (\./src/porti.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code de8dd98cdd898bc9dc8aca848e)
	(_entity
		(_time 1230503357260)
	)
	(_object
		(_generic (_internal del ~extSTD.STANDARD.TIME 0 2 \3.0 ns\ (_entity ((ns 4613937818241073152)))))
		(_port (_internal x1 ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal x2 ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 4 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behave 1 -1
	)
)
I 000047 55 782           1230507792897 behave
(_unit VHDL (inversor 0 15 (behave 0 21 ))
	(_version v147)
	(_time 1230507792898 2008.12.29 01:43:12)
	(_source (\./src/porti.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code de8cd08cde888cc8db88cc858c)
	(_entity
		(_time 1230501682329)
	)
	(_object
		(_generic (_internal del ~extSTD.STANDARD.TIME 0 16 \4.0 ns\ (_entity ((ns 4616189618054758400)))))
		(_port (_internal x ~extSTD.STANDARD.BIT 0 17 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 18 (_entity (_out ))))
		(_process
			(line__24(_architecture 0 0 24 (_assignment (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behave 1 -1
	)
)
I 000047 55 2697          1230507793353 struct
(_unit VHDL (circ_paritate 0 1 (struct 0 6 ))
	(_version v147)
	(_time 1230507793354 2008.12.29 01:43:13)
	(_source (\./src/circuit_paritate.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code a2f0a8f5a9f4f4b4a0afe4f9f3)
	(_entity
		(_time 1230502866788)
	)
	(_component
		(xor_gate
			(_object
				(_generic (_internal del ~extSTD.STANDARD.TIME 0 8 (_entity -1 ((ns 4613937818241073152)))))
				(_port (_internal x1 ~extSTD.STANDARD.BIT 0 9 (_entity (_in ))))
				(_port (_internal x2 ~extSTD.STANDARD.BIT 0 9 (_entity (_in ))))
				(_port (_internal y ~extSTD.STANDARD.BIT 0 10 (_entity (_out ))))
			)
		)
		(inv_gate
			(_object
				(_generic (_internal del ~extSTD.STANDARD.TIME 0 14 (_entity -1 ((ns 4616189618054758400)))))
				(_port (_internal x ~extSTD.STANDARD.BIT 0 15 (_entity (_in ))))
				(_port (_internal y ~extSTD.STANDARD.BIT 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation xor1 0 21 (_component xor_gate )
		(_port
			((x1)(v(0)))
			((x2)(v(1)))
			((y)(s1))
		)
		(_use (_implicit)
			(_generic
				((del)((ns 4613937818241073152)))
			)
			(_port
				((x1)(x1))
				((x2)(x2))
				((y)(y))
			)
		)
	)
	(_instantiation xor2 0 22 (_component xor_gate )
		(_port
			((x1)(v(2)))
			((x2)(v(3)))
			((y)(s2))
		)
		(_use (_implicit)
			(_generic
				((del)((ns 4613937818241073152)))
			)
			(_port
				((x1)(x1))
				((x2)(x2))
				((y)(y))
			)
		)
	)
	(_instantiation xor3 0 23 (_component xor_gate )
		(_generic
			((del)((ns 4616189618054758400)))
		)
		(_port
			((x1)(s1))
			((x2)(s2))
			((y)(s3))
		)
		(_use (_implicit)
			(_generic
				((del)((ns 4616189618054758400)))
			)
			(_port
				((x1)(x1))
				((x2)(x2))
				((y)(y))
			)
		)
	)
	(_instantiation inv1 0 24 (_component inv_gate )
		(_port
			((x)(s3))
			((y)(y))
		)
		(_use (_implicit)
			(_generic
				((del)((ns 4616189618054758400)))
			)
			(_port
				((x)(x))
				((y)(y))
			)
		)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 2 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal v ~BIT_VECTOR{3~downto~0}~12 0 2 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_signal (_internal s1 ~extSTD.STANDARD.BIT 0 18 (_architecture (_uni ))))
		(_signal (_internal s2 ~extSTD.STANDARD.BIT 0 18 (_architecture (_uni ))))
		(_signal (_internal s3 ~extSTD.STANDARD.BIT 0 18 (_architecture (_uni ))))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
)
I 000036 55 551 0 cfg_circ_paritate
(_configuration VHDL (cfg_circ_paritate 0 27 (circ_paritate))
	(_version v147)
	(_time 1230507793357 2008.12.29 01:43:13)
	(_source (\./src/circuit_paritate.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code b2e0b8e6b6e5e1a7e4bca1e8ea)
	(_architecture struct
		(_instantiation xor1
			(_entity . poarta_xor behave
			)
		)
		(_instantiation xor2
			(_entity . poarta_xor behave
			)
		)
		(_instantiation xor3
			(_entity . poarta_xor behave
			)
		)
		(_instantiation inv1
			(_entity . inversor behave
			)
		)
	)
)
I 000059 55 1366          1230507793374 comport_concurent1
(_unit VHDL (circ_paritate 0 1 (comport_concurent1 0 37 ))
	(_version v147)
	(_time 1230507793375 2008.12.29 01:43:13)
	(_source (\./src/circuit_paritate.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code c193cb94c99797d7c297879a90)
	(_entity
		(_time 1230502866788)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 2 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal v ~BIT_VECTOR{3~downto~0}~12 0 2 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_signal (_internal t1 ~extSTD.STANDARD.BIT 0 38 (_architecture (_uni ))))
		(_signal (_internal t2 ~extSTD.STANDARD.BIT 0 38 (_architecture (_uni ))))
		(_signal (_internal t3 ~extSTD.STANDARD.BIT 0 38 (_architecture (_uni ))))
		(_process
			(line__40(_architecture 0 0 40 (_assignment (_simple)(_target(1))(_sensitivity(4)))))
			(line__41(_architecture 1 0 41 (_assignment (_simple)(_target(4))(_sensitivity(2)(3)))))
			(line__42(_architecture 2 0 42 (_assignment (_simple)(_target(3))(_sensitivity(0(3))(0(2))))))
			(line__43(_architecture 3 0 43 (_assignment (_simple)(_target(2))(_sensitivity(0(1))(0(0))))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_model . comport_concurent1 4 -1
	)
)
I 000059 55 862           1230507793378 comport_concurent2
(_unit VHDL (circ_paritate 0 1 (comport_concurent2 0 46 ))
	(_version v147)
	(_time 1230507793379 2008.12.29 01:43:13)
	(_source (\./src/circuit_paritate.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code c193cb94c99797d7c2cd879a90)
	(_entity
		(_time 1230502866788)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 2 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal v ~BIT_VECTOR{3~downto~0}~12 0 2 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_process
			(line__49(_architecture 0 0 49 (_assignment (_simple)(_target(1))(_sensitivity(0(3))(0(2))(0(1))(0(0))))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_model . comport_concurent2 1 -1
	)
)
I 000059 55 1035          1230507793465 comport_secvential
(_unit VHDL (circ_paritate 0 1 (comport_secvential 0 8 ))
	(_version v147)
	(_time 1230507793466 2008.12.29 01:43:13)
	(_source (\./src/circuit_paritate.vhd\(\./src/circuit_paritate_secvential.vhd\)))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 1f4d4d18404949091d4f59444e)
	(_entity
		(_time 1230502866788)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 2 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal v ~BIT_VECTOR{3~downto~0}~12 0 2 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_variable (_internal nr_de_1 ~extSTD.STANDARD.INTEGER 1 17 (_process 0 ((i 0)))))
		(_process
			(line__11(_architecture 0 1 11 (_process (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . comport_secvential 1 -1
	)
)
I 000045 55 1522          1230507793522 test
(_unit VHDL (test 0 9 (test 0 12 ))
	(_version v147)
	(_time 1230507793523 2008.12.29 01:43:13)
	(_source (\./src/test.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 4e1d1b4c1e1819594b4d5a141a)
	(_entity
		(_time 1230502951618)
	)
	(_component
		(circ_paritate
			(_object
				(_port (_internal v ~BIT_VECTOR{3~downto~0}~13 0 14 (_entity (_in ))))
				(_port (_internal y ~extSTD.STANDARD.BIT 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation et 0 23 (_component circ_paritate )
		(_port
			((v)(vector))
			((y)(paritate_para))
		)
		(_use (_entity . circ_paritate)
		)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~13 0 14 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_type (_internal ~BIT_VECTOR{3~downto~0}~132 0 18 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_signal (_internal vector ~BIT_VECTOR{3~downto~0}~132 0 18 (_architecture (_uni ))))
		(_signal (_internal paritate_para ~extSTD.STANDARD.BIT 0 19 (_architecture (_uni ))))
		(_process
			(line__25(_architecture 0 0 25 (_assignment (_simple)(_target(0)))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_split (0)
	)
	(_static
		(16843009 )
		(65793 )
		(16777473 )
		(257 )
		(16842753 )
		(65537 )
		(16777217 )
		(1 )
		(16843008 )
		(65792 )
		(16777472 )
		(256 )
		(16842752 )
		(65536 )
		(16777216 )
		(0 )
	)
	(_model . test 1 -1
	)
)
I 000027 55 330 0 cfg_test
(_configuration VHDL (cfg_test 0 31 (test))
	(_version v147)
	(_time 1230507793526 2008.12.29 01:43:13)
	(_source (\./src/test.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 4e1c1c4c1d191d5b18185a141a)
	(_architecture test
		(_instantiation et
			(_entity . circ_paritate comport_concurent1
			)
		)
	)
)
I 000061 55 1540          1230507793572 schift_register_arch
(_unit VHDL (shift_register 0 1 (schift_register_arch 0 9 ))
	(_version v147)
	(_time 1230507793573 2008.12.29 01:43:13)
	(_source (\./src/shift.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 7d2e2f7c212a206b7a7869247a)
	(_entity
		(_time 1230505916084)
	)
	(_object
		(_generic (_internal n ~extSTD.STANDARD.NATURAL 0 2 \4\ (_entity ((i 4)))))
		(_type (_internal ~BIT_VECTOR{n-1~downto~0}~12 0 3 (_array ~extSTD.STANDARD.BIT ((_downto (c 1 )(i 0))))))
		(_port (_internal p_in ~BIT_VECTOR{n-1~downto~0}~12 0 3 (_entity (_in ))))
		(_type (_internal ~BIT_VECTOR{n-1~downto~0}~122 0 4 (_array ~extSTD.STANDARD.BIT ((_downto (c 2 )(i 0))))))
		(_port (_internal p_out ~BIT_VECTOR{n-1~downto~0}~122 0 4 (_entity (_out ))))
		(_port (_internal reset ~extSTD.STANDARD.BIT 0 5 (_entity (_in ))))
		(_port (_internal clock ~extSTD.STANDARD.BIT 0 5 (_entity (_in ))))
		(_port (_internal shift ~extSTD.STANDARD.BIT 0 5 (_entity (_in ))))
		(_port (_internal LOAD ~extSTD.STANDARD.BIT 0 5 (_entity (_in ))))
		(_port (_internal s_in ~extSTD.STANDARD.BIT 0 6 (_entity (_in ))))
		(_process
			(line__11(_architecture 0 0 11 (_process (_simple)(_target(1(0)))(_sensitivity(3)))))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_model . schift_register_arch 3 -1
	)
)
I 000055 55 1085          1230507793635 behave_clk_gen
(_unit VHDL (clk_gen 0 1 (behave_clk_gen 0 6 ))
	(_version v147)
	(_time 1230507793636 2008.12.29 01:43:13)
	(_source (\./src/shift_test.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code cb99999eca9ccdde9d98dc919f)
	(_entity
		(_time 1230507793620)
	)
	(_object
		(_generic (_internal t_high ~extSTD.STANDARD.TIME 0 2 \30.0 ns\ (_entity ((ns 4629137466983448576)))))
		(_generic (_internal t_period ~extSTD.STANDARD.TIME 0 2 \50.0 ns\ (_entity ((ns 4632233691727265792)))))
		(_generic (_internal t_reset ~extSTD.STANDARD.TIME 0 2 \10.0 ns\ (_entity ((ns 4621819117588971520)))))
		(_port (_internal clock ~extSTD.STANDARD.BIT 0 3 (_entity (_out ((i 1))))))
		(_port (_internal reset ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_process
			(line__8(_architecture 0 0 8 (_assignment (_simple)(_target(1)))))
			(line__10(_architecture 1 0 10 (_process (_wait_for)(_target(0)))))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behave_clk_gen 2 -1
	)
)
I 000056 55 997           1230507793641 shift_test_arch
(_unit VHDL (shift_test 0 1 (shift_test_arch 0 20 ))
	(_version v147)
	(_time 1230507793642 2008.12.29 01:43:13)
	(_source (\./src/shift_test.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code cb98999e919c96ddccc9df92cc)
	(_entity
		(_time 1230506042688)
	)
	(_object
		(_signal (_internal clock ~extSTD.STANDARD.BIT 0 34 (_architecture (_uni ))))
		(_type (_internal ~BIT_VECTOR{3~downto~1}~13 0 35 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 1))))))
		(_signal (_internal p_out ~BIT_VECTOR{3~downto~1}~13 0 35 (_architecture (_uni ))))
		(_signal (_internal start ~extSTD.STANDARD.BIT 0 36 (_architecture (_uni ))))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
)
I 000036 55 281 0 config_shift_test
(_configuration VHDL (config_shift_test 0 40 (shift_test))
	(_version v147)
	(_time 1230507793645 2008.12.29 01:43:13)
	(_source (\./src/shift_test.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code cb99999ecf9ccaddcd9cd2919d)
	(_architecture shift_test_arch
	)
)
I 000047 55 851           1230507909587 behave
(_unit VHDL (poarta_xor 0 1 (behave 0 7 ))
	(_version v147)
	(_time 1230507909588 2008.12.29 01:45:09)
	(_source (\./src/porti.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code beb0e8eabde9eba9bceaaae4ee)
	(_entity
		(_time 1230503357260)
	)
	(_object
		(_generic (_internal del ~extSTD.STANDARD.TIME 0 2 \3.0 ns\ (_entity ((ns 4613937818241073152)))))
		(_port (_internal x1 ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal x2 ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 4 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behave 1 -1
	)
)
I 000047 55 782           1230507909593 behave
(_unit VHDL (inversor 0 15 (behave 0 21 ))
	(_version v147)
	(_time 1230507909594 2008.12.29 01:45:09)
	(_source (\./src/porti.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code beb1e1eabee8eca8bbe8ace5ec)
	(_entity
		(_time 1230501682329)
	)
	(_object
		(_generic (_internal del ~extSTD.STANDARD.TIME 0 16 \4.0 ns\ (_entity ((ns 4616189618054758400)))))
		(_port (_internal x ~extSTD.STANDARD.BIT 0 17 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 18 (_entity (_out ))))
		(_process
			(line__24(_architecture 0 0 24 (_assignment (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behave 1 -1
	)
)
I 000047 55 2697          1230507909660 struct
(_unit VHDL (circ_paritate 0 1 (struct 0 6 ))
	(_version v147)
	(_time 1230507909661 2008.12.29 01:45:09)
	(_source (\./src/circuit_paritate.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code fdf2a8ada0ababebfff0bba6ac)
	(_entity
		(_time 1230502866788)
	)
	(_component
		(xor_gate
			(_object
				(_generic (_internal del ~extSTD.STANDARD.TIME 0 8 (_entity -1 ((ns 4613937818241073152)))))
				(_port (_internal x1 ~extSTD.STANDARD.BIT 0 9 (_entity (_in ))))
				(_port (_internal x2 ~extSTD.STANDARD.BIT 0 9 (_entity (_in ))))
				(_port (_internal y ~extSTD.STANDARD.BIT 0 10 (_entity (_out ))))
			)
		)
		(inv_gate
			(_object
				(_generic (_internal del ~extSTD.STANDARD.TIME 0 14 (_entity -1 ((ns 4616189618054758400)))))
				(_port (_internal x ~extSTD.STANDARD.BIT 0 15 (_entity (_in ))))
				(_port (_internal y ~extSTD.STANDARD.BIT 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation xor1 0 21 (_component xor_gate )
		(_port
			((x1)(v(0)))
			((x2)(v(1)))
			((y)(s1))
		)
		(_use (_implicit)
			(_generic
				((del)((ns 4613937818241073152)))
			)
			(_port
				((x1)(x1))
				((x2)(x2))
				((y)(y))
			)
		)
	)
	(_instantiation xor2 0 22 (_component xor_gate )
		(_port
			((x1)(v(2)))
			((x2)(v(3)))
			((y)(s2))
		)
		(_use (_implicit)
			(_generic
				((del)((ns 4613937818241073152)))
			)
			(_port
				((x1)(x1))
				((x2)(x2))
				((y)(y))
			)
		)
	)
	(_instantiation xor3 0 23 (_component xor_gate )
		(_generic
			((del)((ns 4616189618054758400)))
		)
		(_port
			((x1)(s1))
			((x2)(s2))
			((y)(s3))
		)
		(_use (_implicit)
			(_generic
				((del)((ns 4616189618054758400)))
			)
			(_port
				((x1)(x1))
				((x2)(x2))
				((y)(y))
			)
		)
	)
	(_instantiation inv1 0 24 (_component inv_gate )
		(_port
			((x)(s3))
			((y)(y))
		)
		(_use (_implicit)
			(_generic
				((del)((ns 4616189618054758400)))
			)
			(_port
				((x)(x))
				((y)(y))
			)
		)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 2 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal v ~BIT_VECTOR{3~downto~0}~12 0 2 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_signal (_internal s1 ~extSTD.STANDARD.BIT 0 18 (_architecture (_uni ))))
		(_signal (_internal s2 ~extSTD.STANDARD.BIT 0 18 (_architecture (_uni ))))
		(_signal (_internal s3 ~extSTD.STANDARD.BIT 0 18 (_architecture (_uni ))))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
)
I 000036 55 551 0 cfg_circ_paritate
(_configuration VHDL (cfg_circ_paritate 0 27 (circ_paritate))
	(_version v147)
	(_time 1230507909664 2008.12.29 01:45:09)
	(_source (\./src/circuit_paritate.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code fdf2a8adafaaaee8abf3eea7a5)
	(_architecture struct
		(_instantiation xor1
			(_entity . poarta_xor behave
			)
		)
		(_instantiation xor2
			(_entity . poarta_xor behave
			)
		)
		(_instantiation xor3
			(_entity . poarta_xor behave
			)
		)
		(_instantiation inv1
			(_entity . inversor behave
			)
		)
	)
)
I 000059 55 1366          1230507909723 comport_concurent1
(_unit VHDL (circ_paritate 0 1 (comport_concurent1 0 37 ))
	(_version v147)
	(_time 1230507909724 2008.12.29 01:45:09)
	(_source (\./src/circuit_paritate.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 3b6c383e606d6d2d386d7d606a)
	(_entity
		(_time 1230502866788)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 2 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal v ~BIT_VECTOR{3~downto~0}~12 0 2 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_signal (_internal t1 ~extSTD.STANDARD.BIT 0 38 (_architecture (_uni ))))
		(_signal (_internal t2 ~extSTD.STANDARD.BIT 0 38 (_architecture (_uni ))))
		(_signal (_internal t3 ~extSTD.STANDARD.BIT 0 38 (_architecture (_uni ))))
		(_process
			(line__40(_architecture 0 0 40 (_assignment (_simple)(_target(1))(_sensitivity(4)))))
			(line__41(_architecture 1 0 41 (_assignment (_simple)(_target(4))(_sensitivity(2)(3)))))
			(line__42(_architecture 2 0 42 (_assignment (_simple)(_target(3))(_sensitivity(0(3))(0(2))))))
			(line__43(_architecture 3 0 43 (_assignment (_simple)(_target(2))(_sensitivity(0(1))(0(0))))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_model . comport_concurent1 4 -1
	)
)
I 000059 55 862           1230507909727 comport_concurent2
(_unit VHDL (circ_paritate 0 1 (comport_concurent2 0 46 ))
	(_version v147)
	(_time 1230507909728 2008.12.29 01:45:09)
	(_source (\./src/circuit_paritate.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 4b1c4849101d1d5d48470d101a)
	(_entity
		(_time 1230502866788)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 2 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal v ~BIT_VECTOR{3~downto~0}~12 0 2 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_process
			(line__49(_architecture 0 0 49 (_assignment (_simple)(_target(1))(_sensitivity(0(3))(0(2))(0(1))(0(0))))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_model . comport_concurent2 1 -1
	)
)
I 000059 55 1035          1230507909795 comport_secvential
(_unit VHDL (circ_paritate 0 1 (comport_secvential 0 8 ))
	(_version v147)
	(_time 1230507909796 2008.12.29 01:45:09)
	(_source (\./src/circuit_paritate.vhd\(\./src/circuit_paritate_secvential.vhd\)))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 89de8a8789dfdf9f8bd9cfd2d8)
	(_entity
		(_time 1230502866788)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 2 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal v ~BIT_VECTOR{3~downto~0}~12 0 2 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_variable (_internal nr_de_1 ~extSTD.STANDARD.INTEGER 1 17 (_process 0 ((i 0)))))
		(_process
			(line__11(_architecture 0 1 11 (_process (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . comport_secvential 1 -1
	)
)
I 000045 55 1522          1230507909846 test
(_unit VHDL (test 0 9 (test 0 12 ))
	(_version v147)
	(_time 1230507909847 2008.12.29 01:45:09)
	(_source (\./src/test.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code b8eebcecb5eeefafbdbbace2ec)
	(_entity
		(_time 1230502951618)
	)
	(_component
		(circ_paritate
			(_object
				(_port (_internal v ~BIT_VECTOR{3~downto~0}~13 0 14 (_entity (_in ))))
				(_port (_internal y ~extSTD.STANDARD.BIT 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation et 0 23 (_component circ_paritate )
		(_port
			((v)(vector))
			((y)(paritate_para))
		)
		(_use (_entity . circ_paritate)
		)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~13 0 14 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_type (_internal ~BIT_VECTOR{3~downto~0}~132 0 18 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_signal (_internal vector ~BIT_VECTOR{3~downto~0}~132 0 18 (_architecture (_uni ))))
		(_signal (_internal paritate_para ~extSTD.STANDARD.BIT 0 19 (_architecture (_uni ))))
		(_process
			(line__25(_architecture 0 0 25 (_assignment (_simple)(_target(0)))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_split (0)
	)
	(_static
		(16843009 )
		(65793 )
		(16777473 )
		(257 )
		(16842753 )
		(65537 )
		(16777217 )
		(1 )
		(16843008 )
		(65792 )
		(16777472 )
		(256 )
		(16842752 )
		(65536 )
		(16777216 )
		(0 )
	)
	(_model . test 1 -1
	)
)
I 000027 55 330 0 cfg_test
(_configuration VHDL (cfg_test 0 31 (test))
	(_version v147)
	(_time 1230507909850 2008.12.29 01:45:09)
	(_source (\./src/test.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code b8efbbecb6efebadeeeeace2ec)
	(_architecture test
		(_instantiation et
			(_entity . circ_paritate comport_concurent1
			)
		)
	)
)
I 000061 55 1540          1230507909901 schift_register_arch
(_unit VHDL (shift_register 0 1 (schift_register_arch 0 9 ))
	(_version v147)
	(_time 1230507909902 2008.12.29 01:45:09)
	(_source (\./src/shift.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code f6a0f5a6f8a1abe0f1f3e2aff1)
	(_entity
		(_time 1230505916084)
	)
	(_object
		(_generic (_internal n ~extSTD.STANDARD.NATURAL 0 2 \4\ (_entity ((i 4)))))
		(_type (_internal ~BIT_VECTOR{n-1~downto~0}~12 0 3 (_array ~extSTD.STANDARD.BIT ((_downto (c 1 )(i 0))))))
		(_port (_internal p_in ~BIT_VECTOR{n-1~downto~0}~12 0 3 (_entity (_in ))))
		(_type (_internal ~BIT_VECTOR{n-1~downto~0}~122 0 4 (_array ~extSTD.STANDARD.BIT ((_downto (c 2 )(i 0))))))
		(_port (_internal p_out ~BIT_VECTOR{n-1~downto~0}~122 0 4 (_entity (_out ))))
		(_port (_internal reset ~extSTD.STANDARD.BIT 0 5 (_entity (_in ))))
		(_port (_internal clock ~extSTD.STANDARD.BIT 0 5 (_entity (_in ))))
		(_port (_internal shift ~extSTD.STANDARD.BIT 0 5 (_entity (_in ))))
		(_port (_internal LOAD ~extSTD.STANDARD.BIT 0 5 (_entity (_in ))))
		(_port (_internal s_in ~extSTD.STANDARD.BIT 0 6 (_entity (_in ))))
		(_process
			(line__11(_architecture 0 0 11 (_process (_simple)(_target(1(0)))(_sensitivity(3)))))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_model . schift_register_arch 3 -1
	)
)
I 000055 55 1085          1230507909950 behave_clk_gen
(_unit VHDL (clk_gen 0 1 (behave_clk_gen 0 6 ))
	(_version v147)
	(_time 1230507909951 2008.12.29 01:45:09)
	(_source (\./src/shift_test.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 25722721737223307376327f71)
	(_entity
		(_time 1230507793619)
	)
	(_object
		(_generic (_internal t_high ~extSTD.STANDARD.TIME 0 2 \30.0 ns\ (_entity ((ns 4629137466983448576)))))
		(_generic (_internal t_period ~extSTD.STANDARD.TIME 0 2 \50.0 ns\ (_entity ((ns 4632233691727265792)))))
		(_generic (_internal t_reset ~extSTD.STANDARD.TIME 0 2 \10.0 ns\ (_entity ((ns 4621819117588971520)))))
		(_port (_internal clock ~extSTD.STANDARD.BIT 0 3 (_entity (_out ((i 1))))))
		(_port (_internal reset ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_process
			(line__8(_architecture 0 0 8 (_assignment (_simple)(_target(1)))))
			(line__10(_architecture 1 0 10 (_process (_wait_for)(_target(0)))))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behave_clk_gen 2 -1
	)
)
I 000047 55 851           1230507941428 behave
(_unit VHDL (poarta_xor 0 1 (behave 0 7 ))
	(_version v147)
	(_time 1230507941429 2008.12.29 01:45:41)
	(_source (\./src/porti.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 1e184d191d494b091c4a0a444e)
	(_entity
		(_time 1230503357260)
	)
	(_object
		(_generic (_internal del ~extSTD.STANDARD.TIME 0 2 \3.0 ns\ (_entity ((ns 4613937818241073152)))))
		(_port (_internal x1 ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal x2 ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 4 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behave 1 -1
	)
)
I 000047 55 782           1230507941434 behave
(_unit VHDL (inversor 0 15 (behave 0 21 ))
	(_version v147)
	(_time 1230507941435 2008.12.29 01:45:41)
	(_source (\./src/porti.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 1e1944191e484c081b480c454c)
	(_entity
		(_time 1230501682329)
	)
	(_object
		(_generic (_internal del ~extSTD.STANDARD.TIME 0 16 \4.0 ns\ (_entity ((ns 4616189618054758400)))))
		(_port (_internal x ~extSTD.STANDARD.BIT 0 17 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 18 (_entity (_out ))))
		(_process
			(line__24(_architecture 0 0 24 (_assignment (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behave 1 -1
	)
)
I 000047 55 2697          1230507941553 struct
(_unit VHDL (circ_paritate 0 1 (struct 0 6 ))
	(_version v147)
	(_time 1230507941554 2008.12.29 01:45:41)
	(_source (\./src/circuit_paritate.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 9b9ccb94c0cdcd8d9996ddc0ca)
	(_entity
		(_time 1230502866788)
	)
	(_component
		(xor_gate
			(_object
				(_generic (_internal del ~extSTD.STANDARD.TIME 0 8 (_entity -1 ((ns 4613937818241073152)))))
				(_port (_internal x1 ~extSTD.STANDARD.BIT 0 9 (_entity (_in ))))
				(_port (_internal x2 ~extSTD.STANDARD.BIT 0 9 (_entity (_in ))))
				(_port (_internal y ~extSTD.STANDARD.BIT 0 10 (_entity (_out ))))
			)
		)
		(inv_gate
			(_object
				(_generic (_internal del ~extSTD.STANDARD.TIME 0 14 (_entity -1 ((ns 4616189618054758400)))))
				(_port (_internal x ~extSTD.STANDARD.BIT 0 15 (_entity (_in ))))
				(_port (_internal y ~extSTD.STANDARD.BIT 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation xor1 0 21 (_component xor_gate )
		(_port
			((x1)(v(0)))
			((x2)(v(1)))
			((y)(s1))
		)
		(_use (_implicit)
			(_generic
				((del)((ns 4613937818241073152)))
			)
			(_port
				((x1)(x1))
				((x2)(x2))
				((y)(y))
			)
		)
	)
	(_instantiation xor2 0 22 (_component xor_gate )
		(_port
			((x1)(v(2)))
			((x2)(v(3)))
			((y)(s2))
		)
		(_use (_implicit)
			(_generic
				((del)((ns 4613937818241073152)))
			)
			(_port
				((x1)(x1))
				((x2)(x2))
				((y)(y))
			)
		)
	)
	(_instantiation xor3 0 23 (_component xor_gate )
		(_generic
			((del)((ns 4616189618054758400)))
		)
		(_port
			((x1)(s1))
			((x2)(s2))
			((y)(s3))
		)
		(_use (_implicit)
			(_generic
				((del)((ns 4616189618054758400)))
			)
			(_port
				((x1)(x1))
				((x2)(x2))
				((y)(y))
			)
		)
	)
	(_instantiation inv1 0 24 (_component inv_gate )
		(_port
			((x)(s3))
			((y)(y))
		)
		(_use (_implicit)
			(_generic
				((del)((ns 4616189618054758400)))
			)
			(_port
				((x)(x))
				((y)(y))
			)
		)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 2 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal v ~BIT_VECTOR{3~downto~0}~12 0 2 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_signal (_internal s1 ~extSTD.STANDARD.BIT 0 18 (_architecture (_uni ))))
		(_signal (_internal s2 ~extSTD.STANDARD.BIT 0 18 (_architecture (_uni ))))
		(_signal (_internal s3 ~extSTD.STANDARD.BIT 0 18 (_architecture (_uni ))))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
)
I 000036 55 551 0 cfg_circ_paritate
(_configuration VHDL (cfg_circ_paritate 0 27 (circ_paritate))
	(_version v147)
	(_time 1230507941557 2008.12.29 01:45:41)
	(_source (\./src/circuit_paritate.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 9b9ccb94cfccc88ecd9588c1c3)
	(_architecture struct
		(_instantiation xor1
			(_entity . poarta_xor behave
			)
		)
		(_instantiation xor2
			(_entity . poarta_xor behave
			)
		)
		(_instantiation xor3
			(_entity . poarta_xor behave
			)
		)
		(_instantiation inv1
			(_entity . inversor behave
			)
		)
	)
)
I 000059 55 1366          1230507941571 comport_concurent1
(_unit VHDL (circ_paritate 0 1 (comport_concurent1 0 37 ))
	(_version v147)
	(_time 1230507941572 2008.12.29 01:45:41)
	(_source (\./src/circuit_paritate.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code aaadfafdf2fcfcbca9fcecf1fb)
	(_entity
		(_time 1230502866788)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 2 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal v ~BIT_VECTOR{3~downto~0}~12 0 2 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_signal (_internal t1 ~extSTD.STANDARD.BIT 0 38 (_architecture (_uni ))))
		(_signal (_internal t2 ~extSTD.STANDARD.BIT 0 38 (_architecture (_uni ))))
		(_signal (_internal t3 ~extSTD.STANDARD.BIT 0 38 (_architecture (_uni ))))
		(_process
			(line__40(_architecture 0 0 40 (_assignment (_simple)(_target(1))(_sensitivity(4)))))
			(line__41(_architecture 1 0 41 (_assignment (_simple)(_target(4))(_sensitivity(2)(3)))))
			(line__42(_architecture 2 0 42 (_assignment (_simple)(_target(3))(_sensitivity(0(3))(0(2))))))
			(line__43(_architecture 3 0 43 (_assignment (_simple)(_target(2))(_sensitivity(0(1))(0(0))))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_model . comport_concurent1 4 -1
	)
)
I 000059 55 862           1230507941575 comport_concurent2
(_unit VHDL (circ_paritate 0 1 (comport_concurent2 0 46 ))
	(_version v147)
	(_time 1230507941576 2008.12.29 01:45:41)
	(_source (\./src/circuit_paritate.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code aaadfafdf2fcfcbca9a6ecf1fb)
	(_entity
		(_time 1230502866788)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 2 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal v ~BIT_VECTOR{3~downto~0}~12 0 2 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_process
			(line__49(_architecture 0 0 49 (_assignment (_simple)(_target(1))(_sensitivity(0(3))(0(2))(0(1))(0(0))))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_model . comport_concurent2 1 -1
	)
)
I 000059 55 1035          1230507941637 comport_secvential
(_unit VHDL (circ_paritate 0 1 (comport_secvential 0 8 ))
	(_version v147)
	(_time 1230507941638 2008.12.29 01:45:41)
	(_source (\./src/circuit_paritate.vhd\(\./src/circuit_paritate_secvential.vhd\)))
	(_use (std(standard)))
	(_parameters dbg)
	(_code e9eeb9bae9bfbfffebb9afb2b8)
	(_entity
		(_time 1230502866788)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 2 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal v ~BIT_VECTOR{3~downto~0}~12 0 2 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_variable (_internal nr_de_1 ~extSTD.STANDARD.INTEGER 1 17 (_process 0 ((i 0)))))
		(_process
			(line__11(_architecture 0 1 11 (_process (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . comport_secvential 1 -1
	)
)
I 000045 55 1522          1230507941685 test
(_unit VHDL (test 0 9 (test 0 12 ))
	(_version v147)
	(_time 1230507941686 2008.12.29 01:45:41)
	(_source (\./src/test.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 181e481f154e4f0f1d1b0c424c)
	(_entity
		(_time 1230502951618)
	)
	(_component
		(circ_paritate
			(_object
				(_port (_internal v ~BIT_VECTOR{3~downto~0}~13 0 14 (_entity (_in ))))
				(_port (_internal y ~extSTD.STANDARD.BIT 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation et 0 23 (_component circ_paritate )
		(_port
			((v)(vector))
			((y)(paritate_para))
		)
		(_use (_entity . circ_paritate)
		)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~13 0 14 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_type (_internal ~BIT_VECTOR{3~downto~0}~132 0 18 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_signal (_internal vector ~BIT_VECTOR{3~downto~0}~132 0 18 (_architecture (_uni ))))
		(_signal (_internal paritate_para ~extSTD.STANDARD.BIT 0 19 (_architecture (_uni ))))
		(_process
			(line__25(_architecture 0 0 25 (_assignment (_simple)(_target(0)))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_split (0)
	)
	(_static
		(16843009 )
		(65793 )
		(16777473 )
		(257 )
		(16842753 )
		(65537 )
		(16777217 )
		(1 )
		(16843008 )
		(65792 )
		(16777472 )
		(256 )
		(16842752 )
		(65536 )
		(16777216 )
		(0 )
	)
	(_model . test 1 -1
	)
)
I 000027 55 330 0 cfg_test
(_configuration VHDL (cfg_test 0 31 (test))
	(_version v147)
	(_time 1230507941689 2008.12.29 01:45:41)
	(_source (\./src/test.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 181f4f1f164f4b0d4e4e0c424c)
	(_architecture test
		(_instantiation et
			(_entity . circ_paritate comport_concurent1
			)
		)
	)
)
I 000061 55 1540          1230507941733 schift_register_arch
(_unit VHDL (shift_register 0 1 (schift_register_arch 0 9 ))
	(_version v147)
	(_time 1230507941734 2008.12.29 01:45:41)
	(_source (\./src/shift.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 4640114448111b504143521f41)
	(_entity
		(_time 1230505916084)
	)
	(_object
		(_generic (_internal n ~extSTD.STANDARD.NATURAL 0 2 \4\ (_entity ((i 4)))))
		(_type (_internal ~BIT_VECTOR{n-1~downto~0}~12 0 3 (_array ~extSTD.STANDARD.BIT ((_downto (c 1 )(i 0))))))
		(_port (_internal p_in ~BIT_VECTOR{n-1~downto~0}~12 0 3 (_entity (_in ))))
		(_type (_internal ~BIT_VECTOR{n-1~downto~0}~122 0 4 (_array ~extSTD.STANDARD.BIT ((_downto (c 2 )(i 0))))))
		(_port (_internal p_out ~BIT_VECTOR{n-1~downto~0}~122 0 4 (_entity (_out ))))
		(_port (_internal reset ~extSTD.STANDARD.BIT 0 5 (_entity (_in ))))
		(_port (_internal clock ~extSTD.STANDARD.BIT 0 5 (_entity (_in ))))
		(_port (_internal shift ~extSTD.STANDARD.BIT 0 5 (_entity (_in ))))
		(_port (_internal LOAD ~extSTD.STANDARD.BIT 0 5 (_entity (_in ))))
		(_port (_internal s_in ~extSTD.STANDARD.BIT 0 6 (_entity (_in ))))
		(_process
			(line__11(_architecture 0 0 11 (_process (_simple)(_target(1(0)))(_sensitivity(3)))))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_model . schift_register_arch 3 -1
	)
)
I 000055 55 1085          1230507941788 behave_clk_gen
(_unit VHDL (clk_gen 0 1 (behave_clk_gen 0 6 ))
	(_version v147)
	(_time 1230507941789 2008.12.29 01:45:41)
	(_source (\./src/shift_test.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 8582d28bd3d28390d3d692dfd1)
	(_entity
		(_time 1230507793619)
	)
	(_object
		(_generic (_internal t_high ~extSTD.STANDARD.TIME 0 2 \30.0 ns\ (_entity ((ns 4629137466983448576)))))
		(_generic (_internal t_period ~extSTD.STANDARD.TIME 0 2 \50.0 ns\ (_entity ((ns 4632233691727265792)))))
		(_generic (_internal t_reset ~extSTD.STANDARD.TIME 0 2 \10.0 ns\ (_entity ((ns 4621819117588971520)))))
		(_port (_internal clock ~extSTD.STANDARD.BIT 0 3 (_entity (_out ((i 1))))))
		(_port (_internal reset ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_process
			(line__8(_architecture 0 0 8 (_assignment (_simple)(_target(1)))))
			(line__10(_architecture 1 0 10 (_process (_wait_for)(_target(0)))))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behave_clk_gen 2 -1
	)
)
I 000056 55 1639          1230507941797 shift_test_arch
(_unit VHDL (shift_test 0 1 (shift_test_arch 0 20 ))
	(_version v147)
	(_time 1230507941798 2008.12.29 01:45:41)
	(_source (\./src/shift_test.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 8583d28b88d2d893828491dc82)
	(_entity
		(_time 1230506042688)
	)
	(_component
		(clk_gen
			(_object
				(_generic (_internal t_high ~extSTD.STANDARD.TIME 0 30 (_entity -1 ((ns 4629137466983448576)))))
				(_generic (_internal t_period ~extSTD.STANDARD.TIME 0 30 (_entity -1 ((ns 4632233691727265792)))))
				(_generic (_internal t_reset ~extSTD.STANDARD.TIME 0 30 (_entity -1 ((ns 4621819117588971520)))))
				(_port (_internal clock ~extSTD.STANDARD.BIT 0 31 (_entity (_out ((i 1))))))
				(_port (_internal reset ~extSTD.STANDARD.BIT 0 31 (_entity (_out ))))
			)
		)
	)
	(_instantiation et 0 38 (_component clk_gen )
		(_port
			((clock)(clock))
		)
		(_use (_entity . clk_gen)
		)
	)
	(_object
		(_signal (_internal clock ~extSTD.STANDARD.BIT 0 34 (_architecture (_uni ))))
		(_type (_internal ~BIT_VECTOR{3~downto~1}~13 0 35 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 1))))))
		(_signal (_internal p_out ~BIT_VECTOR{3~downto~1}~13 0 35 (_architecture (_uni ))))
		(_signal (_internal start ~extSTD.STANDARD.BIT 0 36 (_architecture (_uni ))))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
)
I 000036 55 352 0 config_shift_test
(_configuration VHDL (config_shift_test 0 41 (shift_test))
	(_version v147)
	(_time 1230507941801 2008.12.29 01:45:41)
	(_source (\./src/shift_test.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 9493c39bc6c3958292c38dcec2)
	(_architecture shift_test_arch
		(_instantiation et
			(_entity . clk_gen behave_clk_gen
			)
		)
	)
)
I 000047 55 851           1230508875971 behave
(_unit VHDL (poarta_xor 0 1 (behave 0 7 ))
	(_version v147)
	(_time 1230508875972 2008.12.29 02:01:15)
	(_source (\./src/porti.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code e8eabdbbb6bfbdffeabcfcb2b8)
	(_entity
		(_time 1230503357260)
	)
	(_object
		(_generic (_internal del ~extSTD.STANDARD.TIME 0 2 \3.0 ns\ (_entity ((ns 4613937818241073152)))))
		(_port (_internal x1 ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal x2 ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 4 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behave 1 -1
	)
)
I 000047 55 782           1230508875977 behave
(_unit VHDL (inversor 0 15 (behave 0 21 ))
	(_version v147)
	(_time 1230508875978 2008.12.29 02:01:15)
	(_source (\./src/porti.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code e8ebb4bbb5bebafeedbefab3ba)
	(_entity
		(_time 1230501682329)
	)
	(_object
		(_generic (_internal del ~extSTD.STANDARD.TIME 0 16 \4.0 ns\ (_entity ((ns 4616189618054758400)))))
		(_port (_internal x ~extSTD.STANDARD.BIT 0 17 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 18 (_entity (_out ))))
		(_process
			(line__24(_architecture 0 0 24 (_assignment (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behave 1 -1
	)
)
I 000047 55 2697          1230508876088 struct
(_unit VHDL (circ_paritate 0 1 (struct 0 6 ))
	(_version v147)
	(_time 1230508876089 2008.12.29 02:01:16)
	(_source (\./src/circuit_paritate.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 55560056590303435758130e04)
	(_entity
		(_time 1230502866788)
	)
	(_component
		(xor_gate
			(_object
				(_generic (_internal del ~extSTD.STANDARD.TIME 0 8 (_entity -1 ((ns 4613937818241073152)))))
				(_port (_internal x1 ~extSTD.STANDARD.BIT 0 9 (_entity (_in ))))
				(_port (_internal x2 ~extSTD.STANDARD.BIT 0 9 (_entity (_in ))))
				(_port (_internal y ~extSTD.STANDARD.BIT 0 10 (_entity (_out ))))
			)
		)
		(inv_gate
			(_object
				(_generic (_internal del ~extSTD.STANDARD.TIME 0 14 (_entity -1 ((ns 4616189618054758400)))))
				(_port (_internal x ~extSTD.STANDARD.BIT 0 15 (_entity (_in ))))
				(_port (_internal y ~extSTD.STANDARD.BIT 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation xor1 0 21 (_component xor_gate )
		(_port
			((x1)(v(0)))
			((x2)(v(1)))
			((y)(s1))
		)
		(_use (_implicit)
			(_generic
				((del)((ns 4613937818241073152)))
			)
			(_port
				((x1)(x1))
				((x2)(x2))
				((y)(y))
			)
		)
	)
	(_instantiation xor2 0 22 (_component xor_gate )
		(_port
			((x1)(v(2)))
			((x2)(v(3)))
			((y)(s2))
		)
		(_use (_implicit)
			(_generic
				((del)((ns 4613937818241073152)))
			)
			(_port
				((x1)(x1))
				((x2)(x2))
				((y)(y))
			)
		)
	)
	(_instantiation xor3 0 23 (_component xor_gate )
		(_generic
			((del)((ns 4616189618054758400)))
		)
		(_port
			((x1)(s1))
			((x2)(s2))
			((y)(s3))
		)
		(_use (_implicit)
			(_generic
				((del)((ns 4616189618054758400)))
			)
			(_port
				((x1)(x1))
				((x2)(x2))
				((y)(y))
			)
		)
	)
	(_instantiation inv1 0 24 (_component inv_gate )
		(_port
			((x)(s3))
			((y)(y))
		)
		(_use (_implicit)
			(_generic
				((del)((ns 4616189618054758400)))
			)
			(_port
				((x)(x))
				((y)(y))
			)
		)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 2 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal v ~BIT_VECTOR{3~downto~0}~12 0 2 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_signal (_internal s1 ~extSTD.STANDARD.BIT 0 18 (_architecture (_uni ))))
		(_signal (_internal s2 ~extSTD.STANDARD.BIT 0 18 (_architecture (_uni ))))
		(_signal (_internal s3 ~extSTD.STANDARD.BIT 0 18 (_architecture (_uni ))))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
)
I 000036 55 551 0 cfg_circ_paritate
(_configuration VHDL (cfg_circ_paritate 0 27 (circ_paritate))
	(_version v147)
	(_time 1230508876092 2008.12.29 02:01:16)
	(_source (\./src/circuit_paritate.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 5556005656020640035b460f0d)
	(_architecture struct
		(_instantiation xor1
			(_entity . poarta_xor behave
			)
		)
		(_instantiation xor2
			(_entity . poarta_xor behave
			)
		)
		(_instantiation xor3
			(_entity . poarta_xor behave
			)
		)
		(_instantiation inv1
			(_entity . inversor behave
			)
		)
	)
)
I 000059 55 1366          1230508876115 comport_concurent1
(_unit VHDL (circ_paritate 0 1 (comport_concurent1 0 37 ))
	(_version v147)
	(_time 1230508876116 2008.12.29 02:01:16)
	(_source (\./src/circuit_paritate.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 74772175792222627722322f25)
	(_entity
		(_time 1230502866788)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 2 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal v ~BIT_VECTOR{3~downto~0}~12 0 2 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_signal (_internal t1 ~extSTD.STANDARD.BIT 0 38 (_architecture (_uni ))))
		(_signal (_internal t2 ~extSTD.STANDARD.BIT 0 38 (_architecture (_uni ))))
		(_signal (_internal t3 ~extSTD.STANDARD.BIT 0 38 (_architecture (_uni ))))
		(_process
			(line__40(_architecture 0 0 40 (_assignment (_simple)(_target(1))(_sensitivity(4)))))
			(line__41(_architecture 1 0 41 (_assignment (_simple)(_target(4))(_sensitivity(2)(3)))))
			(line__42(_architecture 2 0 42 (_assignment (_simple)(_target(3))(_sensitivity(0(3))(0(2))))))
			(line__43(_architecture 3 0 43 (_assignment (_simple)(_target(2))(_sensitivity(0(1))(0(0))))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_model . comport_concurent1 4 -1
	)
)
I 000059 55 862           1230508876119 comport_concurent2
(_unit VHDL (circ_paritate 0 1 (comport_concurent2 0 46 ))
	(_version v147)
	(_time 1230508876120 2008.12.29 02:01:16)
	(_source (\./src/circuit_paritate.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 74772175792222627778322f25)
	(_entity
		(_time 1230502866788)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 2 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal v ~BIT_VECTOR{3~downto~0}~12 0 2 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_process
			(line__49(_architecture 0 0 49 (_assignment (_simple)(_target(1))(_sensitivity(0(3))(0(2))(0(1))(0(0))))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_model . comport_concurent2 1 -1
	)
)
I 000059 55 1035          1230508876183 comport_secvential
(_unit VHDL (circ_paritate 0 1 (comport_secvential 0 8 ))
	(_version v147)
	(_time 1230508876184 2008.12.29 02:01:16)
	(_source (\./src/circuit_paritate.vhd\(\./src/circuit_paritate_secvential.vhd\)))
	(_use (std(standard)))
	(_parameters dbg)
	(_code b3b0e6e7b9e5e5a5b1e3f5e8e2)
	(_entity
		(_time 1230502866788)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 2 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal v ~BIT_VECTOR{3~downto~0}~12 0 2 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_variable (_internal nr_de_1 ~extSTD.STANDARD.INTEGER 1 17 (_process 0 ((i 0)))))
		(_process
			(line__11(_architecture 0 1 11 (_process (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . comport_secvential 1 -1
	)
)
I 000045 55 1522          1230508876234 test
(_unit VHDL (test 0 9 (test 0 12 ))
	(_version v147)
	(_time 1230508876235 2008.12.29 02:01:16)
	(_source (\./src/test.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code e2e0b0b1e5b4b5f5e7e1f6b8b6)
	(_entity
		(_time 1230502951618)
	)
	(_component
		(circ_paritate
			(_object
				(_port (_internal v ~BIT_VECTOR{3~downto~0}~13 0 14 (_entity (_in ))))
				(_port (_internal y ~extSTD.STANDARD.BIT 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation et 0 23 (_component circ_paritate )
		(_port
			((v)(vector))
			((y)(paritate_para))
		)
		(_use (_entity . circ_paritate)
		)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~13 0 14 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_type (_internal ~BIT_VECTOR{3~downto~0}~132 0 18 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_signal (_internal vector ~BIT_VECTOR{3~downto~0}~132 0 18 (_architecture (_uni ))))
		(_signal (_internal paritate_para ~extSTD.STANDARD.BIT 0 19 (_architecture (_uni ))))
		(_process
			(line__25(_architecture 0 0 25 (_assignment (_simple)(_target(0)))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_split (0)
	)
	(_static
		(16843009 )
		(65793 )
		(16777473 )
		(257 )
		(16842753 )
		(65537 )
		(16777217 )
		(1 )
		(16843008 )
		(65792 )
		(16777472 )
		(256 )
		(16842752 )
		(65536 )
		(16777216 )
		(0 )
	)
	(_model . test 1 -1
	)
)
I 000027 55 330 0 cfg_test
(_configuration VHDL (cfg_test 0 31 (test))
	(_version v147)
	(_time 1230508876238 2008.12.29 02:01:16)
	(_source (\./src/test.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code f1f2a4a1f6a6a2e4a7a7e5aba5)
	(_architecture test
		(_instantiation et
			(_entity . circ_paritate comport_concurent1
			)
		)
	)
)
I 000061 55 1540          1230508876282 schift_register_arch
(_unit VHDL (shift_register 0 1 (schift_register_arch 0 9 ))
	(_version v147)
	(_time 1230508876283 2008.12.29 02:01:16)
	(_source (\./src/shift.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 1011131718474d061715044917)
	(_entity
		(_time 1230505916084)
	)
	(_object
		(_generic (_internal n ~extSTD.STANDARD.NATURAL 0 2 \4\ (_entity ((i 4)))))
		(_type (_internal ~BIT_VECTOR{n-1~downto~0}~12 0 3 (_array ~extSTD.STANDARD.BIT ((_downto (c 1 )(i 0))))))
		(_port (_internal p_in ~BIT_VECTOR{n-1~downto~0}~12 0 3 (_entity (_in ))))
		(_type (_internal ~BIT_VECTOR{n-1~downto~0}~122 0 4 (_array ~extSTD.STANDARD.BIT ((_downto (c 2 )(i 0))))))
		(_port (_internal p_out ~BIT_VECTOR{n-1~downto~0}~122 0 4 (_entity (_out ))))
		(_port (_internal reset ~extSTD.STANDARD.BIT 0 5 (_entity (_in ))))
		(_port (_internal clock ~extSTD.STANDARD.BIT 0 5 (_entity (_in ))))
		(_port (_internal shift ~extSTD.STANDARD.BIT 0 5 (_entity (_in ))))
		(_port (_internal LOAD ~extSTD.STANDARD.BIT 0 5 (_entity (_in ))))
		(_port (_internal s_in ~extSTD.STANDARD.BIT 0 6 (_entity (_in ))))
		(_process
			(line__11(_architecture 0 0 11 (_process (_simple)(_target(1(0)))(_sensitivity(3)))))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_model . schift_register_arch 3 -1
	)
)
I 000055 55 1085          1230508876331 behave_clk_gen
(_unit VHDL (clk_gen 0 1 (behave_clk_gen 0 6 ))
	(_version v147)
	(_time 1230508876332 2008.12.29 02:01:16)
	(_source (\./src/shift_test.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 4f4f4c4d4a18495a191c58151b)
	(_entity
		(_time 1230507793619)
	)
	(_object
		(_generic (_internal t_high ~extSTD.STANDARD.TIME 0 2 \30.0 ns\ (_entity ((ns 4629137466983448576)))))
		(_generic (_internal t_period ~extSTD.STANDARD.TIME 0 2 \50.0 ns\ (_entity ((ns 4632233691727265792)))))
		(_generic (_internal t_reset ~extSTD.STANDARD.TIME 0 2 \10.0 ns\ (_entity ((ns 4621819117588971520)))))
		(_port (_internal clock ~extSTD.STANDARD.BIT 0 3 (_entity (_out ((i 1))))))
		(_port (_internal reset ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_process
			(line__8(_architecture 0 0 8 (_assignment (_simple)(_target(1)))))
			(line__10(_architecture 1 0 10 (_process (_wait_for)(_target(0)))))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behave_clk_gen 2 -1
	)
)
I 000056 55 3088          1230508876337 shift_test_arch
(_unit VHDL (shift_test 0 1 (shift_test_arch 0 20 ))
	(_version v147)
	(_time 1230508876338 2008.12.29 02:01:16)
	(_source (\./src/shift_test.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 4f4e4c4d1118125948405b1648)
	(_entity
		(_time 1230506042688)
	)
	(_component
		(clk_gen
			(_object
				(_generic (_internal t_high ~extSTD.STANDARD.TIME 0 30 (_entity -1 ((ns 4629137466983448576)))))
				(_generic (_internal t_period ~extSTD.STANDARD.TIME 0 30 (_entity -1 ((ns 4632233691727265792)))))
				(_generic (_internal t_reset ~extSTD.STANDARD.TIME 0 30 (_entity -1 ((ns 4621819117588971520)))))
				(_port (_internal clock ~extSTD.STANDARD.BIT 0 31 (_entity (_out ((i 1))))))
				(_port (_internal reset ~extSTD.STANDARD.BIT 0 31 (_entity (_out ))))
			)
		)
		(shifter
			(_object
				(_generic (_internal n ~extSTD.STANDARD.NATURAL 0 22 (_entity -1 ((i 4)))))
				(_type (_internal ~BIT_VECTOR{n-1~downto~0}~13 0 23 (_array ~extSTD.STANDARD.BIT ((_downto (c 0 )(i 0))))))
				(_port (_internal p_in ~BIT_VECTOR{n-1~downto~0}~13 0 23 (_entity (_in ))))
				(_type (_internal ~BIT_VECTOR{n-1~downto~0}~132 0 24 (_array ~extSTD.STANDARD.BIT ((_downto (c 1 )(i 0))))))
				(_port (_internal p_out ~BIT_VECTOR{n-1~downto~0}~132 0 24 (_entity (_out ))))
				(_port (_internal reset ~extSTD.STANDARD.BIT 0 25 (_entity (_in ))))
				(_port (_internal clock ~extSTD.STANDARD.BIT 0 25 (_entity (_in ))))
				(_port (_internal shift ~extSTD.STANDARD.BIT 0 25 (_entity (_in ))))
				(_port (_internal LOAD ~extSTD.STANDARD.BIT 0 25 (_entity (_in ))))
				(_port (_internal s_in ~extSTD.STANDARD.BIT 0 26 (_entity (_in ))))
			)
		)
	)
	(_instantiation m1 0 39 (_component clk_gen )
		(_port
			((clock)(clock))
		)
		(_use (_entity . clk_gen)
		)
	)
	(_instantiation m2 0 40 (_component shifter )
		(_port
			((p_in)((_others(i 1))))
			((p_out)(p_out))
			((reset)((i 0)))
			((clock)(clock))
			((shift)((i 0)))
			((LOAD)((i 0)))
			((s_in)((i 0)))
		)
		(_use (_implicit)
			(_generic
				((n)((i 4)))
			)
			(_port
				((p_in)(p_in))
				((p_out)(p_out))
				((reset)(reset))
				((clock)(clock))
				((shift)(shift))
				((LOAD)(LOAD))
				((s_in)(s_in))
			)
		)
	)
	(_object
		(_signal (_internal clock ~extSTD.STANDARD.BIT 0 34 (_architecture (_uni ))))
		(_type (_internal ~BIT_VECTOR{3~downto~1}~13 0 35 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 1))))))
		(_signal (_internal p_out ~BIT_VECTOR{3~downto~1}~13 0 35 (_architecture (_uni ))))
		(_signal (_internal p_in ~BIT_VECTOR{3~downto~1}~13 0 36 (_architecture (_uni ))))
		(_signal (_internal start ~extSTD.STANDARD.BIT 0 37 (_architecture (_uni ))))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
	(_model . shift_test_arch 2 -1
	)
)
I 000036 55 609 0 config_shift_test
(_configuration VHDL (config_shift_test 0 43 (shift_test))
	(_version v147)
	(_time 1230508876349 2008.12.29 02:01:16)
	(_source (\./src/shift_test.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 5e5e5d5d5d095f485809470408)
	(_architecture shift_test_arch
		(_instantiation m1
			(_entity . clk_gen behave_clk_gen
			)
		)
		(_instantiation m2
			(_entity . shift_register shift_register_arch
				(_port
					((p_in)(p_in))
					((p_out)(p_out))
					((reset)(reset))
					((clock)(clock))
					((shift)(shift))
					((LOAD)(LOAD))
					((s_in)(s_in))
				)
			)
		)
	)
)
I 000047 55 851           1230509069238 behave
(_unit VHDL (poarta_xor 0 1 (behave 0 7 ))
	(_version v147)
	(_time 1230509069239 2008.12.29 02:04:29)
	(_source (\./src/porti.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code dedcdf8cdd898bc9dc8aca848e)
	(_entity
		(_time 1230503357260)
	)
	(_object
		(_generic (_internal del ~extSTD.STANDARD.TIME 0 2 \3.0 ns\ (_entity ((ns 4613937818241073152)))))
		(_port (_internal x1 ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal x2 ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 4 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behave 1 -1
	)
)
I 000047 55 782           1230509069244 behave
(_unit VHDL (inversor 0 15 (behave 0 21 ))
	(_version v147)
	(_time 1230509069245 2008.12.29 02:04:29)
	(_source (\./src/porti.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code deddd68cde888cc8db88cc858c)
	(_entity
		(_time 1230501682329)
	)
	(_object
		(_generic (_internal del ~extSTD.STANDARD.TIME 0 16 \4.0 ns\ (_entity ((ns 4616189618054758400)))))
		(_port (_internal x ~extSTD.STANDARD.BIT 0 17 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 18 (_entity (_out ))))
		(_process
			(line__24(_architecture 0 0 24 (_assignment (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behave 1 -1
	)
)
I 000047 55 2697          1230509069355 struct
(_unit VHDL (circ_paritate 0 1 (struct 0 6 ))
	(_version v147)
	(_time 1230509069356 2008.12.29 02:04:29)
	(_source (\./src/circuit_paritate.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 5a595b59020c0c4c58571c010b)
	(_entity
		(_time 1230502866788)
	)
	(_component
		(xor_gate
			(_object
				(_generic (_internal del ~extSTD.STANDARD.TIME 0 8 (_entity -1 ((ns 4613937818241073152)))))
				(_port (_internal x1 ~extSTD.STANDARD.BIT 0 9 (_entity (_in ))))
				(_port (_internal x2 ~extSTD.STANDARD.BIT 0 9 (_entity (_in ))))
				(_port (_internal y ~extSTD.STANDARD.BIT 0 10 (_entity (_out ))))
			)
		)
		(inv_gate
			(_object
				(_generic (_internal del ~extSTD.STANDARD.TIME 0 14 (_entity -1 ((ns 4616189618054758400)))))
				(_port (_internal x ~extSTD.STANDARD.BIT 0 15 (_entity (_in ))))
				(_port (_internal y ~extSTD.STANDARD.BIT 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation xor1 0 21 (_component xor_gate )
		(_port
			((x1)(v(0)))
			((x2)(v(1)))
			((y)(s1))
		)
		(_use (_implicit)
			(_generic
				((del)((ns 4613937818241073152)))
			)
			(_port
				((x1)(x1))
				((x2)(x2))
				((y)(y))
			)
		)
	)
	(_instantiation xor2 0 22 (_component xor_gate )
		(_port
			((x1)(v(2)))
			((x2)(v(3)))
			((y)(s2))
		)
		(_use (_implicit)
			(_generic
				((del)((ns 4613937818241073152)))
			)
			(_port
				((x1)(x1))
				((x2)(x2))
				((y)(y))
			)
		)
	)
	(_instantiation xor3 0 23 (_component xor_gate )
		(_generic
			((del)((ns 4616189618054758400)))
		)
		(_port
			((x1)(s1))
			((x2)(s2))
			((y)(s3))
		)
		(_use (_implicit)
			(_generic
				((del)((ns 4616189618054758400)))
			)
			(_port
				((x1)(x1))
				((x2)(x2))
				((y)(y))
			)
		)
	)
	(_instantiation inv1 0 24 (_component inv_gate )
		(_port
			((x)(s3))
			((y)(y))
		)
		(_use (_implicit)
			(_generic
				((del)((ns 4616189618054758400)))
			)
			(_port
				((x)(x))
				((y)(y))
			)
		)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 2 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal v ~BIT_VECTOR{3~downto~0}~12 0 2 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_signal (_internal s1 ~extSTD.STANDARD.BIT 0 18 (_architecture (_uni ))))
		(_signal (_internal s2 ~extSTD.STANDARD.BIT 0 18 (_architecture (_uni ))))
		(_signal (_internal s3 ~extSTD.STANDARD.BIT 0 18 (_architecture (_uni ))))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
)
I 000036 55 551 0 cfg_circ_paritate
(_configuration VHDL (cfg_circ_paritate 0 27 (circ_paritate))
	(_version v147)
	(_time 1230509069359 2008.12.29 02:04:29)
	(_source (\./src/circuit_paritate.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 5a595b590d0d094f0c54490002)
	(_architecture struct
		(_instantiation xor1
			(_entity . poarta_xor behave
			)
		)
		(_instantiation xor2
			(_entity . poarta_xor behave
			)
		)
		(_instantiation xor3
			(_entity . poarta_xor behave
			)
		)
		(_instantiation inv1
			(_entity . inversor behave
			)
		)
	)
)
I 000059 55 1366          1230509069374 comport_concurent1
(_unit VHDL (circ_paritate 0 1 (comport_concurent1 0 37 ))
	(_version v147)
	(_time 1230509069375 2008.12.29 02:04:29)
	(_source (\./src/circuit_paritate.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 6a696b6a323c3c7c693c2c313b)
	(_entity
		(_time 1230502866788)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 2 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal v ~BIT_VECTOR{3~downto~0}~12 0 2 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_signal (_internal t1 ~extSTD.STANDARD.BIT 0 38 (_architecture (_uni ))))
		(_signal (_internal t2 ~extSTD.STANDARD.BIT 0 38 (_architecture (_uni ))))
		(_signal (_internal t3 ~extSTD.STANDARD.BIT 0 38 (_architecture (_uni ))))
		(_process
			(line__40(_architecture 0 0 40 (_assignment (_simple)(_target(1))(_sensitivity(4)))))
			(line__41(_architecture 1 0 41 (_assignment (_simple)(_target(4))(_sensitivity(2)(3)))))
			(line__42(_architecture 2 0 42 (_assignment (_simple)(_target(3))(_sensitivity(0(3))(0(2))))))
			(line__43(_architecture 3 0 43 (_assignment (_simple)(_target(2))(_sensitivity(0(1))(0(0))))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_model . comport_concurent1 4 -1
	)
)
I 000059 55 862           1230509069393 comport_concurent2
(_unit VHDL (circ_paritate 0 1 (comport_concurent2 0 46 ))
	(_version v147)
	(_time 1230509069394 2008.12.29 02:04:29)
	(_source (\./src/circuit_paritate.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 7a797b7b222c2c6c79763c212b)
	(_entity
		(_time 1230502866788)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 2 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal v ~BIT_VECTOR{3~downto~0}~12 0 2 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_process
			(line__49(_architecture 0 0 49 (_assignment (_simple)(_target(1))(_sensitivity(0(3))(0(2))(0(1))(0(0))))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_model . comport_concurent2 1 -1
	)
)
I 000059 55 1035          1230509069473 comport_secvential
(_unit VHDL (circ_paritate 0 1 (comport_secvential 0 8 ))
	(_version v147)
	(_time 1230509069474 2008.12.29 02:04:29)
	(_source (\./src/circuit_paritate.vhd\(\./src/circuit_paritate_secvential.vhd\)))
	(_use (std(standard)))
	(_parameters dbg)
	(_code c8cbc99dc99e9edeca988e9399)
	(_entity
		(_time 1230502866788)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 2 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal v ~BIT_VECTOR{3~downto~0}~12 0 2 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_variable (_internal nr_de_1 ~extSTD.STANDARD.INTEGER 1 17 (_process 0 ((i 0)))))
		(_process
			(line__11(_architecture 0 1 11 (_process (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . comport_secvential 1 -1
	)
)
I 000045 55 1522          1230509069543 test
(_unit VHDL (test 0 9 (test 0 12 ))
	(_version v147)
	(_time 1230509069544 2008.12.29 02:04:29)
	(_source (\./src/test.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 16141111154041011315024c42)
	(_entity
		(_time 1230502951618)
	)
	(_component
		(circ_paritate
			(_object
				(_port (_internal v ~BIT_VECTOR{3~downto~0}~13 0 14 (_entity (_in ))))
				(_port (_internal y ~extSTD.STANDARD.BIT 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation et 0 23 (_component circ_paritate )
		(_port
			((v)(vector))
			((y)(paritate_para))
		)
		(_use (_entity . circ_paritate)
		)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~13 0 14 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_type (_internal ~BIT_VECTOR{3~downto~0}~132 0 18 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_signal (_internal vector ~BIT_VECTOR{3~downto~0}~132 0 18 (_architecture (_uni ))))
		(_signal (_internal paritate_para ~extSTD.STANDARD.BIT 0 19 (_architecture (_uni ))))
		(_process
			(line__25(_architecture 0 0 25 (_assignment (_simple)(_target(0)))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_split (0)
	)
	(_static
		(16843009 )
		(65793 )
		(16777473 )
		(257 )
		(16842753 )
		(65537 )
		(16777217 )
		(1 )
		(16843008 )
		(65792 )
		(16777472 )
		(256 )
		(16842752 )
		(65536 )
		(16777216 )
		(0 )
	)
	(_model . test 1 -1
	)
)
I 000027 55 330 0 cfg_test
(_configuration VHDL (cfg_test 0 31 (test))
	(_version v147)
	(_time 1230509069547 2008.12.29 02:04:29)
	(_source (\./src/test.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 16151611164145034040024c42)
	(_architecture test
		(_instantiation et
			(_entity . circ_paritate comport_concurent1
			)
		)
	)
)
I 000061 55 1540          1230509069605 schift_register_arch
(_unit VHDL (shift_register 0 1 (schift_register_arch 0 9 ))
	(_version v147)
	(_time 1230509069606 2008.12.29 02:04:29)
	(_source (\./src/shift.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 54565457580309425351400d53)
	(_entity
		(_time 1230505916084)
	)
	(_object
		(_generic (_internal n ~extSTD.STANDARD.NATURAL 0 2 \4\ (_entity ((i 4)))))
		(_type (_internal ~BIT_VECTOR{n-1~downto~0}~12 0 3 (_array ~extSTD.STANDARD.BIT ((_downto (c 1 )(i 0))))))
		(_port (_internal p_in ~BIT_VECTOR{n-1~downto~0}~12 0 3 (_entity (_in ))))
		(_type (_internal ~BIT_VECTOR{n-1~downto~0}~122 0 4 (_array ~extSTD.STANDARD.BIT ((_downto (c 2 )(i 0))))))
		(_port (_internal p_out ~BIT_VECTOR{n-1~downto~0}~122 0 4 (_entity (_out ))))
		(_port (_internal reset ~extSTD.STANDARD.BIT 0 5 (_entity (_in ))))
		(_port (_internal clock ~extSTD.STANDARD.BIT 0 5 (_entity (_in ))))
		(_port (_internal shift ~extSTD.STANDARD.BIT 0 5 (_entity (_in ))))
		(_port (_internal LOAD ~extSTD.STANDARD.BIT 0 5 (_entity (_in ))))
		(_port (_internal s_in ~extSTD.STANDARD.BIT 0 6 (_entity (_in ))))
		(_process
			(line__11(_architecture 0 0 11 (_process (_simple)(_target(1(0)))(_sensitivity(3)))))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_model . schift_register_arch 3 -1
	)
)
I 000055 55 1085          1230509069664 behave_clk_gen
(_unit VHDL (clk_gen 0 1 (behave_clk_gen 0 6 ))
	(_version v147)
	(_time 1230509069665 2008.12.29 02:04:29)
	(_source (\./src/shift_test.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 8380838dd3d48596d5d094d9d7)
	(_entity
		(_time 1230507793619)
	)
	(_object
		(_generic (_internal t_high ~extSTD.STANDARD.TIME 0 2 \30.0 ns\ (_entity ((ns 4629137466983448576)))))
		(_generic (_internal t_period ~extSTD.STANDARD.TIME 0 2 \50.0 ns\ (_entity ((ns 4632233691727265792)))))
		(_generic (_internal t_reset ~extSTD.STANDARD.TIME 0 2 \10.0 ns\ (_entity ((ns 4621819117588971520)))))
		(_port (_internal clock ~extSTD.STANDARD.BIT 0 3 (_entity (_out ((i 1))))))
		(_port (_internal reset ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_process
			(line__8(_architecture 0 0 8 (_assignment (_simple)(_target(1)))))
			(line__10(_architecture 1 0 10 (_process (_wait_for)(_target(0)))))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behave_clk_gen 2 -1
	)
)
I 000047 55 851           1230509076406 behave
(_unit VHDL (poarta_xor 0 1 (behave 0 7 ))
	(_version v147)
	(_time 1230509076407 2008.12.29 02:04:36)
	(_source (\./src/porti.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code e6e7b2b5b6b1b3f1e4b2f2bcb6)
	(_entity
		(_time 1230503357260)
	)
	(_object
		(_generic (_internal del ~extSTD.STANDARD.TIME 0 2 \3.0 ns\ (_entity ((ns 4613937818241073152)))))
		(_port (_internal x1 ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal x2 ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 4 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behave 1 -1
	)
)
I 000047 55 782           1230509076412 behave
(_unit VHDL (inversor 0 15 (behave 0 21 ))
	(_version v147)
	(_time 1230509076413 2008.12.29 02:04:36)
	(_source (\./src/porti.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code e6e6bbb5b5b0b4f0e3b0f4bdb4)
	(_entity
		(_time 1230501682329)
	)
	(_object
		(_generic (_internal del ~extSTD.STANDARD.TIME 0 16 \4.0 ns\ (_entity ((ns 4616189618054758400)))))
		(_port (_internal x ~extSTD.STANDARD.BIT 0 17 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 18 (_entity (_out ))))
		(_process
			(line__24(_architecture 0 0 24 (_assignment (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behave 1 -1
	)
)
I 000047 55 2697          1230509076486 struct
(_unit VHDL (circ_paritate 0 1 (struct 0 6 ))
	(_version v147)
	(_time 1230509076487 2008.12.29 02:04:36)
	(_source (\./src/circuit_paritate.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 34346231396262223639726f65)
	(_entity
		(_time 1230502866788)
	)
	(_component
		(xor_gate
			(_object
				(_generic (_internal del ~extSTD.STANDARD.TIME 0 8 (_entity -1 ((ns 4613937818241073152)))))
				(_port (_internal x1 ~extSTD.STANDARD.BIT 0 9 (_entity (_in ))))
				(_port (_internal x2 ~extSTD.STANDARD.BIT 0 9 (_entity (_in ))))
				(_port (_internal y ~extSTD.STANDARD.BIT 0 10 (_entity (_out ))))
			)
		)
		(inv_gate
			(_object
				(_generic (_internal del ~extSTD.STANDARD.TIME 0 14 (_entity -1 ((ns 4616189618054758400)))))
				(_port (_internal x ~extSTD.STANDARD.BIT 0 15 (_entity (_in ))))
				(_port (_internal y ~extSTD.STANDARD.BIT 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation xor1 0 21 (_component xor_gate )
		(_port
			((x1)(v(0)))
			((x2)(v(1)))
			((y)(s1))
		)
		(_use (_implicit)
			(_generic
				((del)((ns 4613937818241073152)))
			)
			(_port
				((x1)(x1))
				((x2)(x2))
				((y)(y))
			)
		)
	)
	(_instantiation xor2 0 22 (_component xor_gate )
		(_port
			((x1)(v(2)))
			((x2)(v(3)))
			((y)(s2))
		)
		(_use (_implicit)
			(_generic
				((del)((ns 4613937818241073152)))
			)
			(_port
				((x1)(x1))
				((x2)(x2))
				((y)(y))
			)
		)
	)
	(_instantiation xor3 0 23 (_component xor_gate )
		(_generic
			((del)((ns 4616189618054758400)))
		)
		(_port
			((x1)(s1))
			((x2)(s2))
			((y)(s3))
		)
		(_use (_implicit)
			(_generic
				((del)((ns 4616189618054758400)))
			)
			(_port
				((x1)(x1))
				((x2)(x2))
				((y)(y))
			)
		)
	)
	(_instantiation inv1 0 24 (_component inv_gate )
		(_port
			((x)(s3))
			((y)(y))
		)
		(_use (_implicit)
			(_generic
				((del)((ns 4616189618054758400)))
			)
			(_port
				((x)(x))
				((y)(y))
			)
		)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 2 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal v ~BIT_VECTOR{3~downto~0}~12 0 2 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_signal (_internal s1 ~extSTD.STANDARD.BIT 0 18 (_architecture (_uni ))))
		(_signal (_internal s2 ~extSTD.STANDARD.BIT 0 18 (_architecture (_uni ))))
		(_signal (_internal s3 ~extSTD.STANDARD.BIT 0 18 (_architecture (_uni ))))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
)
I 000036 55 551 0 cfg_circ_paritate
(_configuration VHDL (cfg_circ_paritate 0 27 (circ_paritate))
	(_version v147)
	(_time 1230509076490 2008.12.29 02:04:36)
	(_source (\./src/circuit_paritate.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 3434623136636721623a276e6c)
	(_architecture struct
		(_instantiation xor1
			(_entity . poarta_xor behave
			)
		)
		(_instantiation xor2
			(_entity . poarta_xor behave
			)
		)
		(_instantiation xor3
			(_entity . poarta_xor behave
			)
		)
		(_instantiation inv1
			(_entity . inversor behave
			)
		)
	)
)
I 000059 55 1366          1230509076500 comport_concurent1
(_unit VHDL (circ_paritate 0 1 (comport_concurent1 0 37 ))
	(_version v147)
	(_time 1230509076501 2008.12.29 02:04:36)
	(_source (\./src/circuit_paritate.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 43431541491515554015051812)
	(_entity
		(_time 1230502866788)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 2 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal v ~BIT_VECTOR{3~downto~0}~12 0 2 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_signal (_internal t1 ~extSTD.STANDARD.BIT 0 38 (_architecture (_uni ))))
		(_signal (_internal t2 ~extSTD.STANDARD.BIT 0 38 (_architecture (_uni ))))
		(_signal (_internal t3 ~extSTD.STANDARD.BIT 0 38 (_architecture (_uni ))))
		(_process
			(line__40(_architecture 0 0 40 (_assignment (_simple)(_target(1))(_sensitivity(4)))))
			(line__41(_architecture 1 0 41 (_assignment (_simple)(_target(4))(_sensitivity(2)(3)))))
			(line__42(_architecture 2 0 42 (_assignment (_simple)(_target(3))(_sensitivity(0(3))(0(2))))))
			(line__43(_architecture 3 0 43 (_assignment (_simple)(_target(2))(_sensitivity(0(1))(0(0))))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_model . comport_concurent1 4 -1
	)
)
I 000059 55 862           1230509076504 comport_concurent2
(_unit VHDL (circ_paritate 0 1 (comport_concurent2 0 46 ))
	(_version v147)
	(_time 1230509076505 2008.12.29 02:04:36)
	(_source (\./src/circuit_paritate.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 4343154149151555404f051812)
	(_entity
		(_time 1230502866788)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 2 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal v ~BIT_VECTOR{3~downto~0}~12 0 2 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_process
			(line__49(_architecture 0 0 49 (_assignment (_simple)(_target(1))(_sensitivity(0(3))(0(2))(0(1))(0(0))))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_model . comport_concurent2 1 -1
	)
)
I 000059 55 1035          1230509076580 comport_secvential
(_unit VHDL (circ_paritate 0 1 (comport_secvential 0 8 ))
	(_version v147)
	(_time 1230509076581 2008.12.29 02:04:36)
	(_source (\./src/circuit_paritate.vhd\(\./src/circuit_paritate_secvential.vhd\)))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 9191c79e99c7c78793c1d7cac0)
	(_entity
		(_time 1230502866788)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 2 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal v ~BIT_VECTOR{3~downto~0}~12 0 2 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_variable (_internal nr_de_1 ~extSTD.STANDARD.INTEGER 1 17 (_process 0 ((i 0)))))
		(_process
			(line__11(_architecture 0 1 11 (_process (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . comport_secvential 1 -1
	)
)
I 000045 55 1522          1230509076629 test
(_unit VHDL (test 0 9 (test 0 12 ))
	(_version v147)
	(_time 1230509076630 2008.12.29 02:04:36)
	(_source (\./src/test.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code c0c19195c59697d7c5c3d49a94)
	(_entity
		(_time 1230502951618)
	)
	(_component
		(circ_paritate
			(_object
				(_port (_internal v ~BIT_VECTOR{3~downto~0}~13 0 14 (_entity (_in ))))
				(_port (_internal y ~extSTD.STANDARD.BIT 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation et 0 23 (_component circ_paritate )
		(_port
			((v)(vector))
			((y)(paritate_para))
		)
		(_use (_entity . circ_paritate)
		)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~13 0 14 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_type (_internal ~BIT_VECTOR{3~downto~0}~132 0 18 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_signal (_internal vector ~BIT_VECTOR{3~downto~0}~132 0 18 (_architecture (_uni ))))
		(_signal (_internal paritate_para ~extSTD.STANDARD.BIT 0 19 (_architecture (_uni ))))
		(_process
			(line__25(_architecture 0 0 25 (_assignment (_simple)(_target(0)))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_split (0)
	)
	(_static
		(16843009 )
		(65793 )
		(16777473 )
		(257 )
		(16842753 )
		(65537 )
		(16777217 )
		(1 )
		(16843008 )
		(65792 )
		(16777472 )
		(256 )
		(16842752 )
		(65536 )
		(16777216 )
		(0 )
	)
	(_model . test 1 -1
	)
)
I 000027 55 330 0 cfg_test
(_configuration VHDL (cfg_test 0 31 (test))
	(_version v147)
	(_time 1230509076633 2008.12.29 02:04:36)
	(_source (\./src/test.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code c0c09695c69793d59696d49a94)
	(_architecture test
		(_instantiation et
			(_entity . circ_paritate comport_concurent1
			)
		)
	)
)
I 000061 55 1540          1230509076676 schift_register_arch
(_unit VHDL (shift_register 0 1 (schift_register_arch 0 9 ))
	(_version v147)
	(_time 1230509076677 2008.12.29 02:04:36)
	(_source (\./src/shift.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code efeeb9bcb1b8b2f9e8eafbb6e8)
	(_entity
		(_time 1230505916084)
	)
	(_object
		(_generic (_internal n ~extSTD.STANDARD.NATURAL 0 2 \4\ (_entity ((i 4)))))
		(_type (_internal ~BIT_VECTOR{n-1~downto~0}~12 0 3 (_array ~extSTD.STANDARD.BIT ((_downto (c 1 )(i 0))))))
		(_port (_internal p_in ~BIT_VECTOR{n-1~downto~0}~12 0 3 (_entity (_in ))))
		(_type (_internal ~BIT_VECTOR{n-1~downto~0}~122 0 4 (_array ~extSTD.STANDARD.BIT ((_downto (c 2 )(i 0))))))
		(_port (_internal p_out ~BIT_VECTOR{n-1~downto~0}~122 0 4 (_entity (_out ))))
		(_port (_internal reset ~extSTD.STANDARD.BIT 0 5 (_entity (_in ))))
		(_port (_internal clock ~extSTD.STANDARD.BIT 0 5 (_entity (_in ))))
		(_port (_internal shift ~extSTD.STANDARD.BIT 0 5 (_entity (_in ))))
		(_port (_internal LOAD ~extSTD.STANDARD.BIT 0 5 (_entity (_in ))))
		(_port (_internal s_in ~extSTD.STANDARD.BIT 0 6 (_entity (_in ))))
		(_process
			(line__11(_architecture 0 0 11 (_process (_simple)(_target(1(0)))(_sensitivity(3)))))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_model . schift_register_arch 3 -1
	)
)
I 000055 55 1085          1230509076724 behave_clk_gen
(_unit VHDL (clk_gen 0 1 (behave_clk_gen 0 6 ))
	(_version v147)
	(_time 1230509076725 2008.12.29 02:04:36)
	(_source (\./src/shift_test.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 1e1e4b191849180b484d09444a)
	(_entity
		(_time 1230507793619)
	)
	(_object
		(_generic (_internal t_high ~extSTD.STANDARD.TIME 0 2 \30.0 ns\ (_entity ((ns 4629137466983448576)))))
		(_generic (_internal t_period ~extSTD.STANDARD.TIME 0 2 \50.0 ns\ (_entity ((ns 4632233691727265792)))))
		(_generic (_internal t_reset ~extSTD.STANDARD.TIME 0 2 \10.0 ns\ (_entity ((ns 4621819117588971520)))))
		(_port (_internal clock ~extSTD.STANDARD.BIT 0 3 (_entity (_out ((i 1))))))
		(_port (_internal reset ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_process
			(line__8(_architecture 0 0 8 (_assignment (_simple)(_target(1)))))
			(line__10(_architecture 1 0 10 (_process (_wait_for)(_target(0)))))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behave_clk_gen 2 -1
	)
)
I 000056 55 3089          1230509076730 shift_test_arch
(_unit VHDL (shift_test 0 1 (shift_test_arch 0 20 ))
	(_version v147)
	(_time 1230509076731 2008.12.29 02:04:36)
	(_source (\./src/shift_test.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 1e1f4b194349430819110a4719)
	(_entity
		(_time 1230506042688)
	)
	(_component
		(clk_gen
			(_object
				(_generic (_internal t_high ~extSTD.STANDARD.TIME 0 30 (_entity -1 ((ns 4629137466983448576)))))
				(_generic (_internal t_period ~extSTD.STANDARD.TIME 0 30 (_entity -1 ((ns 4632233691727265792)))))
				(_generic (_internal t_reset ~extSTD.STANDARD.TIME 0 30 (_entity -1 ((ns 4621819117588971520)))))
				(_port (_internal clock ~extSTD.STANDARD.BIT 0 31 (_entity (_out ((i 1))))))
				(_port (_internal reset ~extSTD.STANDARD.BIT 0 31 (_entity (_out ))))
			)
		)
		(shifter
			(_object
				(_generic (_internal n ~extSTD.STANDARD.NATURAL 0 22 (_entity -1 ((i 4)))))
				(_type (_internal ~BIT_VECTOR{n-1~downto~0}~13 0 23 (_array ~extSTD.STANDARD.BIT ((_downto (c 0 )(i 0))))))
				(_port (_internal p_in ~BIT_VECTOR{n-1~downto~0}~13 0 23 (_entity (_in ))))
				(_type (_internal ~BIT_VECTOR{n-1~downto~0}~132 0 24 (_array ~extSTD.STANDARD.BIT ((_downto (c 1 )(i 0))))))
				(_port (_internal p_out ~BIT_VECTOR{n-1~downto~0}~132 0 24 (_entity (_out ))))
				(_port (_internal reset ~extSTD.STANDARD.BIT 0 25 (_entity (_in ))))
				(_port (_internal clock ~extSTD.STANDARD.BIT 0 25 (_entity (_in ))))
				(_port (_internal shift ~extSTD.STANDARD.BIT 0 25 (_entity (_in ))))
				(_port (_internal LOAD ~extSTD.STANDARD.BIT 0 25 (_entity (_in ))))
				(_port (_internal s_in ~extSTD.STANDARD.BIT 0 26 (_entity (_in ))))
			)
		)
	)
	(_instantiation st 0 39 (_component clk_gen )
		(_port
			((clock)(clock))
		)
		(_use (_entity . clk_gen)
		)
	)
	(_instantiation st1 0 40 (_component shifter )
		(_port
			((p_in)((_others(i 1))))
			((p_out)(p_out))
			((reset)((i 0)))
			((clock)(clock))
			((shift)((i 0)))
			((LOAD)((i 0)))
			((s_in)((i 0)))
		)
		(_use (_implicit)
			(_generic
				((n)((i 4)))
			)
			(_port
				((p_in)(p_in))
				((p_out)(p_out))
				((reset)(reset))
				((clock)(clock))
				((shift)(shift))
				((LOAD)(LOAD))
				((s_in)(s_in))
			)
		)
	)
	(_object
		(_signal (_internal clock ~extSTD.STANDARD.BIT 0 34 (_architecture (_uni ))))
		(_type (_internal ~BIT_VECTOR{3~downto~1}~13 0 35 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 1))))))
		(_signal (_internal p_out ~BIT_VECTOR{3~downto~1}~13 0 35 (_architecture (_uni ))))
		(_signal (_internal p_in ~BIT_VECTOR{3~downto~1}~13 0 36 (_architecture (_uni ))))
		(_signal (_internal start ~extSTD.STANDARD.BIT 0 37 (_architecture (_uni ))))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
	(_model . shift_test_arch 2 -1
	)
)
I 000036 55 610 0 config_shift_test
(_configuration VHDL (config_shift_test 0 43 (shift_test))
	(_version v147)
	(_time 1230509076734 2008.12.29 02:04:36)
	(_source (\./src/shift_test.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 1e1e4b191d491f081849074448)
	(_architecture shift_test_arch
		(_instantiation st
			(_entity . clk_gen behave_clk_gen
			)
		)
		(_instantiation st1
			(_entity . shift_register shift_register_arch
				(_port
					((p_in)(p_in))
					((p_out)(p_out))
					((reset)(reset))
					((clock)(clock))
					((shift)(shift))
					((LOAD)(LOAD))
					((s_in)(s_in))
				)
			)
		)
	)
)
I 000047 55 851           1230509149347 behave
(_unit VHDL (poarta_xor 0 1 (behave 0 7 ))
	(_version v147)
	(_time 1230509149348 2008.12.29 02:05:49)
	(_source (\./src/porti.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code d8d7898a868f8dcfda8ccc8288)
	(_entity
		(_time 1230503357260)
	)
	(_object
		(_generic (_internal del ~extSTD.STANDARD.TIME 0 2 \3.0 ns\ (_entity ((ns 4613937818241073152)))))
		(_port (_internal x1 ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal x2 ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 4 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behave 1 -1
	)
)
I 000047 55 782           1230509149353 behave
(_unit VHDL (inversor 0 15 (behave 0 21 ))
	(_version v147)
	(_time 1230509149354 2008.12.29 02:05:49)
	(_source (\./src/porti.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code d8d6808a858e8acedd8eca838a)
	(_entity
		(_time 1230501682329)
	)
	(_object
		(_generic (_internal del ~extSTD.STANDARD.TIME 0 16 \4.0 ns\ (_entity ((ns 4616189618054758400)))))
		(_port (_internal x ~extSTD.STANDARD.BIT 0 17 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 18 (_entity (_out ))))
		(_process
			(line__24(_architecture 0 0 24 (_assignment (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behave 1 -1
	)
)
I 000047 55 2697          1230509149427 struct
(_unit VHDL (circ_paritate 0 1 (struct 0 6 ))
	(_version v147)
	(_time 1230509149428 2008.12.29 02:05:49)
	(_source (\./src/circuit_paritate.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 2628772229707030242b607d77)
	(_entity
		(_time 1230502866788)
	)
	(_component
		(xor_gate
			(_object
				(_generic (_internal del ~extSTD.STANDARD.TIME 0 8 (_entity -1 ((ns 4613937818241073152)))))
				(_port (_internal x1 ~extSTD.STANDARD.BIT 0 9 (_entity (_in ))))
				(_port (_internal x2 ~extSTD.STANDARD.BIT 0 9 (_entity (_in ))))
				(_port (_internal y ~extSTD.STANDARD.BIT 0 10 (_entity (_out ))))
			)
		)
		(inv_gate
			(_object
				(_generic (_internal del ~extSTD.STANDARD.TIME 0 14 (_entity -1 ((ns 4616189618054758400)))))
				(_port (_internal x ~extSTD.STANDARD.BIT 0 15 (_entity (_in ))))
				(_port (_internal y ~extSTD.STANDARD.BIT 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation xor1 0 21 (_component xor_gate )
		(_port
			((x1)(v(0)))
			((x2)(v(1)))
			((y)(s1))
		)
		(_use (_implicit)
			(_generic
				((del)((ns 4613937818241073152)))
			)
			(_port
				((x1)(x1))
				((x2)(x2))
				((y)(y))
			)
		)
	)
	(_instantiation xor2 0 22 (_component xor_gate )
		(_port
			((x1)(v(2)))
			((x2)(v(3)))
			((y)(s2))
		)
		(_use (_implicit)
			(_generic
				((del)((ns 4613937818241073152)))
			)
			(_port
				((x1)(x1))
				((x2)(x2))
				((y)(y))
			)
		)
	)
	(_instantiation xor3 0 23 (_component xor_gate )
		(_generic
			((del)((ns 4616189618054758400)))
		)
		(_port
			((x1)(s1))
			((x2)(s2))
			((y)(s3))
		)
		(_use (_implicit)
			(_generic
				((del)((ns 4616189618054758400)))
			)
			(_port
				((x1)(x1))
				((x2)(x2))
				((y)(y))
			)
		)
	)
	(_instantiation inv1 0 24 (_component inv_gate )
		(_port
			((x)(s3))
			((y)(y))
		)
		(_use (_implicit)
			(_generic
				((del)((ns 4616189618054758400)))
			)
			(_port
				((x)(x))
				((y)(y))
			)
		)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 2 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal v ~BIT_VECTOR{3~downto~0}~12 0 2 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_signal (_internal s1 ~extSTD.STANDARD.BIT 0 18 (_architecture (_uni ))))
		(_signal (_internal s2 ~extSTD.STANDARD.BIT 0 18 (_architecture (_uni ))))
		(_signal (_internal s3 ~extSTD.STANDARD.BIT 0 18 (_architecture (_uni ))))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
)
I 000036 55 551 0 cfg_circ_paritate
(_configuration VHDL (cfg_circ_paritate 0 27 (circ_paritate))
	(_version v147)
	(_time 1230509149431 2008.12.29 02:05:49)
	(_source (\./src/circuit_paritate.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 26287722267175337028357c7e)
	(_architecture struct
		(_instantiation xor1
			(_entity . poarta_xor behave
			)
		)
		(_instantiation xor2
			(_entity . poarta_xor behave
			)
		)
		(_instantiation xor3
			(_entity . poarta_xor behave
			)
		)
		(_instantiation inv1
			(_entity . inversor behave
			)
		)
	)
)
I 000059 55 1366          1230509149448 comport_concurent1
(_unit VHDL (circ_paritate 0 1 (comport_concurent1 0 37 ))
	(_version v147)
	(_time 1230509149449 2008.12.29 02:05:49)
	(_source (\./src/circuit_paritate.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 353b6430396363233663736e64)
	(_entity
		(_time 1230502866788)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 2 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal v ~BIT_VECTOR{3~downto~0}~12 0 2 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_signal (_internal t1 ~extSTD.STANDARD.BIT 0 38 (_architecture (_uni ))))
		(_signal (_internal t2 ~extSTD.STANDARD.BIT 0 38 (_architecture (_uni ))))
		(_signal (_internal t3 ~extSTD.STANDARD.BIT 0 38 (_architecture (_uni ))))
		(_process
			(line__40(_architecture 0 0 40 (_assignment (_simple)(_target(1))(_sensitivity(4)))))
			(line__41(_architecture 1 0 41 (_assignment (_simple)(_target(4))(_sensitivity(2)(3)))))
			(line__42(_architecture 2 0 42 (_assignment (_simple)(_target(3))(_sensitivity(0(3))(0(2))))))
			(line__43(_architecture 3 0 43 (_assignment (_simple)(_target(2))(_sensitivity(0(1))(0(0))))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_model . comport_concurent1 4 -1
	)
)
I 000059 55 862           1230509149452 comport_concurent2
(_unit VHDL (circ_paritate 0 1 (comport_concurent2 0 46 ))
	(_version v147)
	(_time 1230509149453 2008.12.29 02:05:49)
	(_source (\./src/circuit_paritate.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 353b6430396363233639736e64)
	(_entity
		(_time 1230502866788)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 2 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal v ~BIT_VECTOR{3~downto~0}~12 0 2 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_process
			(line__49(_architecture 0 0 49 (_assignment (_simple)(_target(1))(_sensitivity(0(3))(0(2))(0(1))(0(0))))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_model . comport_concurent2 1 -1
	)
)
I 000059 55 1035          1230509149516 comport_secvential
(_unit VHDL (circ_paritate 0 1 (comport_secvential 0 8 ))
	(_version v147)
	(_time 1230509149517 2008.12.29 02:05:49)
	(_source (\./src/circuit_paritate.vhd\(\./src/circuit_paritate_secvential.vhd\)))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 747a2575792222627624322f25)
	(_entity
		(_time 1230502866788)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 2 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal v ~BIT_VECTOR{3~downto~0}~12 0 2 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_variable (_internal nr_de_1 ~extSTD.STANDARD.INTEGER 1 17 (_process 0 ((i 0)))))
		(_process
			(line__11(_architecture 0 1 11 (_process (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . comport_secvential 1 -1
	)
)
I 000045 55 1522          1230509149568 test
(_unit VHDL (test 0 9 (test 0 12 ))
	(_version v147)
	(_time 1230509149569 2008.12.29 02:05:49)
	(_source (\./src/test.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code b2bde4e6b5e4e5a5b7b1a6e8e6)
	(_entity
		(_time 1230502951618)
	)
	(_component
		(circ_paritate
			(_object
				(_port (_internal v ~BIT_VECTOR{3~downto~0}~13 0 14 (_entity (_in ))))
				(_port (_internal y ~extSTD.STANDARD.BIT 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation et 0 23 (_component circ_paritate )
		(_port
			((v)(vector))
			((y)(paritate_para))
		)
		(_use (_entity . circ_paritate)
		)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~13 0 14 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_type (_internal ~BIT_VECTOR{3~downto~0}~132 0 18 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_signal (_internal vector ~BIT_VECTOR{3~downto~0}~132 0 18 (_architecture (_uni ))))
		(_signal (_internal paritate_para ~extSTD.STANDARD.BIT 0 19 (_architecture (_uni ))))
		(_process
			(line__25(_architecture 0 0 25 (_assignment (_simple)(_target(0)))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_split (0)
	)
	(_static
		(16843009 )
		(65793 )
		(16777473 )
		(257 )
		(16842753 )
		(65537 )
		(16777217 )
		(1 )
		(16843008 )
		(65792 )
		(16777472 )
		(256 )
		(16842752 )
		(65536 )
		(16777216 )
		(0 )
	)
	(_model . test 1 -1
	)
)
I 000027 55 330 0 cfg_test
(_configuration VHDL (cfg_test 0 31 (test))
	(_version v147)
	(_time 1230509149572 2008.12.29 02:05:49)
	(_source (\./src/test.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code b2bce3e6b6e5e1a7e4e4a6e8e6)
	(_architecture test
		(_instantiation et
			(_entity . circ_paritate comport_concurent1
			)
		)
	)
)
I 000061 55 1540          1230509149615 schift_register_arch
(_unit VHDL (shift_register 0 1 (schift_register_arch 0 9 ))
	(_version v147)
	(_time 1230509149616 2008.12.29 02:05:49)
	(_source (\./src/shift.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code e1eeb0b2e8b6bcf7e6e4f5b8e6)
	(_entity
		(_time 1230505916084)
	)
	(_object
		(_generic (_internal n ~extSTD.STANDARD.NATURAL 0 2 \4\ (_entity ((i 4)))))
		(_type (_internal ~BIT_VECTOR{n-1~downto~0}~12 0 3 (_array ~extSTD.STANDARD.BIT ((_downto (c 1 )(i 0))))))
		(_port (_internal p_in ~BIT_VECTOR{n-1~downto~0}~12 0 3 (_entity (_in ))))
		(_type (_internal ~BIT_VECTOR{n-1~downto~0}~122 0 4 (_array ~extSTD.STANDARD.BIT ((_downto (c 2 )(i 0))))))
		(_port (_internal p_out ~BIT_VECTOR{n-1~downto~0}~122 0 4 (_entity (_out ))))
		(_port (_internal reset ~extSTD.STANDARD.BIT 0 5 (_entity (_in ))))
		(_port (_internal clock ~extSTD.STANDARD.BIT 0 5 (_entity (_in ))))
		(_port (_internal shift ~extSTD.STANDARD.BIT 0 5 (_entity (_in ))))
		(_port (_internal LOAD ~extSTD.STANDARD.BIT 0 5 (_entity (_in ))))
		(_port (_internal s_in ~extSTD.STANDARD.BIT 0 6 (_entity (_in ))))
		(_process
			(line__11(_architecture 0 0 11 (_process (_simple)(_target(1(0)))(_sensitivity(3)))))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_model . schift_register_arch 3 -1
	)
)
I 000055 55 1085          1230509149664 behave_clk_gen
(_unit VHDL (clk_gen 0 1 (behave_clk_gen 0 6 ))
	(_version v147)
	(_time 1230509149665 2008.12.29 02:05:49)
	(_source (\./src/shift_test.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 101e4017434716054643074a44)
	(_entity
		(_time 1230507793619)
	)
	(_object
		(_generic (_internal t_high ~extSTD.STANDARD.TIME 0 2 \30.0 ns\ (_entity ((ns 4629137466983448576)))))
		(_generic (_internal t_period ~extSTD.STANDARD.TIME 0 2 \50.0 ns\ (_entity ((ns 4632233691727265792)))))
		(_generic (_internal t_reset ~extSTD.STANDARD.TIME 0 2 \10.0 ns\ (_entity ((ns 4621819117588971520)))))
		(_port (_internal clock ~extSTD.STANDARD.BIT 0 3 (_entity (_out ((i 1))))))
		(_port (_internal reset ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_process
			(line__8(_architecture 0 0 8 (_assignment (_simple)(_target(1)))))
			(line__10(_architecture 1 0 10 (_process (_wait_for)(_target(0)))))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behave_clk_gen 2 -1
	)
)
I 000056 55 3089          1230509149670 shift_test_arch
(_unit VHDL (shift_test 0 1 (shift_test_arch 0 20 ))
	(_version v147)
	(_time 1230509149671 2008.12.29 02:05:49)
	(_source (\./src/shift_test.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 101f401718474d06171f044917)
	(_entity
		(_time 1230506042688)
	)
	(_component
		(clk_gen
			(_object
				(_generic (_internal t_high ~extSTD.STANDARD.TIME 0 30 (_entity -1 ((ns 4629137466983448576)))))
				(_generic (_internal t_period ~extSTD.STANDARD.TIME 0 30 (_entity -1 ((ns 4632233691727265792)))))
				(_generic (_internal t_reset ~extSTD.STANDARD.TIME 0 30 (_entity -1 ((ns 4621819117588971520)))))
				(_port (_internal clock ~extSTD.STANDARD.BIT 0 31 (_entity (_out ((i 1))))))
				(_port (_internal reset ~extSTD.STANDARD.BIT 0 31 (_entity (_out ))))
			)
		)
		(shifter
			(_object
				(_generic (_internal n ~extSTD.STANDARD.NATURAL 0 22 (_entity -1 ((i 4)))))
				(_type (_internal ~BIT_VECTOR{n-1~downto~0}~13 0 23 (_array ~extSTD.STANDARD.BIT ((_downto (c 0 )(i 0))))))
				(_port (_internal p_in ~BIT_VECTOR{n-1~downto~0}~13 0 23 (_entity (_in ))))
				(_type (_internal ~BIT_VECTOR{n-1~downto~0}~132 0 24 (_array ~extSTD.STANDARD.BIT ((_downto (c 1 )(i 0))))))
				(_port (_internal p_out ~BIT_VECTOR{n-1~downto~0}~132 0 24 (_entity (_out ))))
				(_port (_internal reset ~extSTD.STANDARD.BIT 0 25 (_entity (_in ))))
				(_port (_internal clock ~extSTD.STANDARD.BIT 0 25 (_entity (_in ))))
				(_port (_internal shift ~extSTD.STANDARD.BIT 0 25 (_entity (_in ))))
				(_port (_internal LOAD ~extSTD.STANDARD.BIT 0 25 (_entity (_in ))))
				(_port (_internal s_in ~extSTD.STANDARD.BIT 0 26 (_entity (_in ))))
			)
		)
	)
	(_instantiation st 0 39 (_component clk_gen )
		(_port
			((clock)(clock))
		)
		(_use (_entity . clk_gen)
		)
	)
	(_instantiation st1 0 40 (_component shifter )
		(_port
			((p_in)((_others(i 1))))
			((p_out)(p_out))
			((reset)((i 0)))
			((clock)(clock))
			((shift)((i 0)))
			((LOAD)((i 0)))
			((s_in)((i 0)))
		)
		(_use (_implicit)
			(_generic
				((n)((i 4)))
			)
			(_port
				((p_in)(p_in))
				((p_out)(p_out))
				((reset)(reset))
				((clock)(clock))
				((shift)(shift))
				((LOAD)(LOAD))
				((s_in)(s_in))
			)
		)
	)
	(_object
		(_signal (_internal clock ~extSTD.STANDARD.BIT 0 34 (_architecture (_uni ))))
		(_type (_internal ~BIT_VECTOR{3~downto~1}~13 0 35 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 1))))))
		(_signal (_internal p_out ~BIT_VECTOR{3~downto~1}~13 0 35 (_architecture (_uni ))))
		(_signal (_internal p_in ~BIT_VECTOR{3~downto~1}~13 0 36 (_architecture (_uni ))))
		(_signal (_internal start ~extSTD.STANDARD.BIT 0 37 (_architecture (_uni ))))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
	(_model . shift_test_arch 2 -1
	)
)
V 000036 55 610 0 config_shift_test
(_configuration VHDL (config_shift_test 0 43 (shift_test))
	(_version v147)
	(_time 1230509149674 2008.12.29 02:05:49)
	(_source (\./src/shift_test.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 101e4017464711061647094a46)
	(_architecture shift_test_arch
		(_instantiation st
			(_entity . clk_gen behave_clk_gen
			)
		)
		(_instantiation st1
			(_entity . shift_register shift_register_arch
				(_port
					((p_in)(p_in))
					((p_out)(p_out))
					((reset)(reset))
					((clock)(clock))
					((shift)(shift))
					((LOAD)(LOAD))
					((s_in)(s_in))
				)
			)
		)
	)
)
I 000047 55 851           1230509184000 behave
(_unit VHDL (poarta_xor 0 1 (behave 0 7 ))
	(_version v147)
	(_time 1230509184001 2008.12.29 02:06:23)
	(_source (\./src/porti.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 30363235666765273264246a60)
	(_entity
		(_time 1230503357260)
	)
	(_object
		(_generic (_internal del ~extSTD.STANDARD.TIME 0 2 \3.0 ns\ (_entity ((ns 4613937818241073152)))))
		(_port (_internal x1 ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal x2 ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 4 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behave 1 -1
	)
)
I 000047 55 782           1230509184006 behave
(_unit VHDL (inversor 0 15 (behave 0 21 ))
	(_version v147)
	(_time 1230509184007 2008.12.29 02:06:24)
	(_source (\./src/porti.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 30373b35656662263566226b62)
	(_entity
		(_time 1230501682329)
	)
	(_object
		(_generic (_internal del ~extSTD.STANDARD.TIME 0 16 \4.0 ns\ (_entity ((ns 4616189618054758400)))))
		(_port (_internal x ~extSTD.STANDARD.BIT 0 17 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 18 (_entity (_out ))))
		(_process
			(line__24(_architecture 0 0 24 (_assignment (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behave 1 -1
	)
)
I 000047 55 2697          1230509184081 struct
(_unit VHDL (circ_paritate 0 1 (struct 0 6 ))
	(_version v147)
	(_time 1230509184082 2008.12.29 02:06:24)
	(_source (\./src/circuit_paritate.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 7e797f7f222828687c7338252f)
	(_entity
		(_time 1230502866788)
	)
	(_component
		(xor_gate
			(_object
				(_generic (_internal del ~extSTD.STANDARD.TIME 0 8 (_entity -1 ((ns 4613937818241073152)))))
				(_port (_internal x1 ~extSTD.STANDARD.BIT 0 9 (_entity (_in ))))
				(_port (_internal x2 ~extSTD.STANDARD.BIT 0 9 (_entity (_in ))))
				(_port (_internal y ~extSTD.STANDARD.BIT 0 10 (_entity (_out ))))
			)
		)
		(inv_gate
			(_object
				(_generic (_internal del ~extSTD.STANDARD.TIME 0 14 (_entity -1 ((ns 4616189618054758400)))))
				(_port (_internal x ~extSTD.STANDARD.BIT 0 15 (_entity (_in ))))
				(_port (_internal y ~extSTD.STANDARD.BIT 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation xor1 0 21 (_component xor_gate )
		(_port
			((x1)(v(0)))
			((x2)(v(1)))
			((y)(s1))
		)
		(_use (_implicit)
			(_generic
				((del)((ns 4613937818241073152)))
			)
			(_port
				((x1)(x1))
				((x2)(x2))
				((y)(y))
			)
		)
	)
	(_instantiation xor2 0 22 (_component xor_gate )
		(_port
			((x1)(v(2)))
			((x2)(v(3)))
			((y)(s2))
		)
		(_use (_implicit)
			(_generic
				((del)((ns 4613937818241073152)))
			)
			(_port
				((x1)(x1))
				((x2)(x2))
				((y)(y))
			)
		)
	)
	(_instantiation xor3 0 23 (_component xor_gate )
		(_generic
			((del)((ns 4616189618054758400)))
		)
		(_port
			((x1)(s1))
			((x2)(s2))
			((y)(s3))
		)
		(_use (_implicit)
			(_generic
				((del)((ns 4616189618054758400)))
			)
			(_port
				((x1)(x1))
				((x2)(x2))
				((y)(y))
			)
		)
	)
	(_instantiation inv1 0 24 (_component inv_gate )
		(_port
			((x)(s3))
			((y)(y))
		)
		(_use (_implicit)
			(_generic
				((del)((ns 4616189618054758400)))
			)
			(_port
				((x)(x))
				((y)(y))
			)
		)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 2 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal v ~BIT_VECTOR{3~downto~0}~12 0 2 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_signal (_internal s1 ~extSTD.STANDARD.BIT 0 18 (_architecture (_uni ))))
		(_signal (_internal s2 ~extSTD.STANDARD.BIT 0 18 (_architecture (_uni ))))
		(_signal (_internal s3 ~extSTD.STANDARD.BIT 0 18 (_architecture (_uni ))))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
)
I 000036 55 551 0 cfg_circ_paritate
(_configuration VHDL (cfg_circ_paritate 0 27 (circ_paritate))
	(_version v147)
	(_time 1230509184085 2008.12.29 02:06:24)
	(_source (\./src/circuit_paritate.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 7e797f7f2d292d6b28706d2426)
	(_architecture struct
		(_instantiation xor1
			(_entity . poarta_xor behave
			)
		)
		(_instantiation xor2
			(_entity . poarta_xor behave
			)
		)
		(_instantiation xor3
			(_entity . poarta_xor behave
			)
		)
		(_instantiation inv1
			(_entity . inversor behave
			)
		)
	)
)
I 000059 55 1366          1230509184100 comport_concurent1
(_unit VHDL (circ_paritate 0 1 (comport_concurent1 0 37 ))
	(_version v147)
	(_time 1230509184101 2008.12.29 02:06:24)
	(_source (\./src/circuit_paritate.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 8d8a8c83d0dbdb9b8edbcbd6dc)
	(_entity
		(_time 1230502866788)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 2 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal v ~BIT_VECTOR{3~downto~0}~12 0 2 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_signal (_internal t1 ~extSTD.STANDARD.BIT 0 38 (_architecture (_uni ))))
		(_signal (_internal t2 ~extSTD.STANDARD.BIT 0 38 (_architecture (_uni ))))
		(_signal (_internal t3 ~extSTD.STANDARD.BIT 0 38 (_architecture (_uni ))))
		(_process
			(line__40(_architecture 0 0 40 (_assignment (_simple)(_target(1))(_sensitivity(4)))))
			(line__41(_architecture 1 0 41 (_assignment (_simple)(_target(4))(_sensitivity(2)(3)))))
			(line__42(_architecture 2 0 42 (_assignment (_simple)(_target(3))(_sensitivity(0(3))(0(2))))))
			(line__43(_architecture 3 0 43 (_assignment (_simple)(_target(2))(_sensitivity(0(1))(0(0))))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_model . comport_concurent1 4 -1
	)
)
I 000059 55 862           1230509184104 comport_concurent2
(_unit VHDL (circ_paritate 0 1 (comport_concurent2 0 46 ))
	(_version v147)
	(_time 1230509184105 2008.12.29 02:06:24)
	(_source (\./src/circuit_paritate.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 9d9a9c92c0cbcb8b9e91dbc6cc)
	(_entity
		(_time 1230502866788)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 2 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal v ~BIT_VECTOR{3~downto~0}~12 0 2 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_process
			(line__49(_architecture 0 0 49 (_assignment (_simple)(_target(1))(_sensitivity(0(3))(0(2))(0(1))(0(0))))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_model . comport_concurent2 1 -1
	)
)
I 000059 55 1035          1230509184166 comport_secvential
(_unit VHDL (circ_paritate 0 1 (comport_secvential 0 8 ))
	(_version v147)
	(_time 1230509184167 2008.12.29 02:06:24)
	(_source (\./src/circuit_paritate.vhd\(\./src/circuit_paritate_secvential.vhd\)))
	(_use (std(standard)))
	(_parameters dbg)
	(_code dbdcda89808d8dcdd98b9d808a)
	(_entity
		(_time 1230502866788)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 2 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal v ~BIT_VECTOR{3~downto~0}~12 0 2 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_variable (_internal nr_de_1 ~extSTD.STANDARD.INTEGER 1 17 (_process 0 ((i 0)))))
		(_process
			(line__11(_architecture 0 1 11 (_process (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . comport_secvential 1 -1
	)
)
I 000045 55 1522          1230509184213 test
(_unit VHDL (test 0 9 (test 0 12 ))
	(_version v147)
	(_time 1230509184214 2008.12.29 02:06:24)
	(_source (\./src/test.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 0a0c0d0c5e5c5d1d0f091e505e)
	(_entity
		(_time 1230502951618)
	)
	(_component
		(circ_paritate
			(_object
				(_port (_internal v ~BIT_VECTOR{3~downto~0}~13 0 14 (_entity (_in ))))
				(_port (_internal y ~extSTD.STANDARD.BIT 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation et 0 23 (_component circ_paritate )
		(_port
			((v)(vector))
			((y)(paritate_para))
		)
		(_use (_entity . circ_paritate)
		)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~13 0 14 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_type (_internal ~BIT_VECTOR{3~downto~0}~132 0 18 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_signal (_internal vector ~BIT_VECTOR{3~downto~0}~132 0 18 (_architecture (_uni ))))
		(_signal (_internal paritate_para ~extSTD.STANDARD.BIT 0 19 (_architecture (_uni ))))
		(_process
			(line__25(_architecture 0 0 25 (_assignment (_simple)(_target(0)))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_split (0)
	)
	(_static
		(16843009 )
		(65793 )
		(16777473 )
		(257 )
		(16842753 )
		(65537 )
		(16777217 )
		(1 )
		(16843008 )
		(65792 )
		(16777472 )
		(256 )
		(16842752 )
		(65536 )
		(16777216 )
		(0 )
	)
	(_model . test 1 -1
	)
)
I 000027 55 330 0 cfg_test
(_configuration VHDL (cfg_test 0 31 (test))
	(_version v147)
	(_time 1230509184217 2008.12.29 02:06:24)
	(_source (\./src/test.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 0a0d0a0c5d5d591f5c5c1e505e)
	(_architecture test
		(_instantiation et
			(_entity . circ_paritate comport_concurent1
			)
		)
	)
)
I 000061 55 1540          1230509184260 schift_register_arch
(_unit VHDL (shift_register 0 1 (schift_register_arch 0 9 ))
	(_version v147)
	(_time 1230509184261 2008.12.29 02:06:24)
	(_source (\./src/shift.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 393f393c386e642f3e3c2d603e)
	(_entity
		(_time 1230505916084)
	)
	(_object
		(_generic (_internal n ~extSTD.STANDARD.NATURAL 0 2 \4\ (_entity ((i 4)))))
		(_type (_internal ~BIT_VECTOR{n-1~downto~0}~12 0 3 (_array ~extSTD.STANDARD.BIT ((_downto (c 1 )(i 0))))))
		(_port (_internal p_in ~BIT_VECTOR{n-1~downto~0}~12 0 3 (_entity (_in ))))
		(_type (_internal ~BIT_VECTOR{n-1~downto~0}~122 0 4 (_array ~extSTD.STANDARD.BIT ((_downto (c 2 )(i 0))))))
		(_port (_internal p_out ~BIT_VECTOR{n-1~downto~0}~122 0 4 (_entity (_out ))))
		(_port (_internal reset ~extSTD.STANDARD.BIT 0 5 (_entity (_in ))))
		(_port (_internal clock ~extSTD.STANDARD.BIT 0 5 (_entity (_in ))))
		(_port (_internal shift ~extSTD.STANDARD.BIT 0 5 (_entity (_in ))))
		(_port (_internal LOAD ~extSTD.STANDARD.BIT 0 5 (_entity (_in ))))
		(_port (_internal s_in ~extSTD.STANDARD.BIT 0 6 (_entity (_in ))))
		(_process
			(line__11(_architecture 0 0 11 (_process (_simple)(_target(1(0)))(_sensitivity(3)))))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_model . schift_register_arch 3 -1
	)
)
I 000055 55 1085          1230509184308 behave_clk_gen
(_unit VHDL (clk_gen 0 1 (behave_clk_gen 0 6 ))
	(_version v147)
	(_time 1230509184309 2008.12.29 02:06:24)
	(_source (\./src/shift_test.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 686f6868333f6e7d3e3b7f323c)
	(_entity
		(_time 1230507793619)
	)
	(_object
		(_generic (_internal t_high ~extSTD.STANDARD.TIME 0 2 \30.0 ns\ (_entity ((ns 4629137466983448576)))))
		(_generic (_internal t_period ~extSTD.STANDARD.TIME 0 2 \50.0 ns\ (_entity ((ns 4632233691727265792)))))
		(_generic (_internal t_reset ~extSTD.STANDARD.TIME 0 2 \10.0 ns\ (_entity ((ns 4621819117588971520)))))
		(_port (_internal clock ~extSTD.STANDARD.BIT 0 3 (_entity (_out ((i 1))))))
		(_port (_internal reset ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_process
			(line__8(_architecture 0 0 8 (_assignment (_simple)(_target(1)))))
			(line__10(_architecture 1 0 10 (_process (_wait_for)(_target(0)))))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behave_clk_gen 2 -1
	)
)
I 000047 55 851           1230509193832 behave
(_unit VHDL (poarta_xor 0 1 (behave 0 7 ))
	(_version v147)
	(_time 1230509193833 2008.12.29 02:06:33)
	(_source (\./src/porti.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 94909c9bc6c3c18396c080cec4)
	(_entity
		(_time 1230503357260)
	)
	(_object
		(_generic (_internal del ~extSTD.STANDARD.TIME 0 2 \3.0 ns\ (_entity ((ns 4613937818241073152)))))
		(_port (_internal x1 ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal x2 ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 4 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behave 1 -1
	)
)
I 000047 55 782           1230509193838 behave
(_unit VHDL (inversor 0 15 (behave 0 21 ))
	(_version v147)
	(_time 1230509193839 2008.12.29 02:06:33)
	(_source (\./src/porti.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 9491959bc5c2c68291c286cfc6)
	(_entity
		(_time 1230501682329)
	)
	(_object
		(_generic (_internal del ~extSTD.STANDARD.TIME 0 16 \4.0 ns\ (_entity ((ns 4616189618054758400)))))
		(_port (_internal x ~extSTD.STANDARD.BIT 0 17 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 18 (_entity (_out ))))
		(_process
			(line__24(_architecture 0 0 24 (_assignment (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behave 1 -1
	)
)
I 000047 55 2697          1230509193928 struct
(_unit VHDL (circ_paritate 0 1 (struct 0 6 ))
	(_version v147)
	(_time 1230509193929 2008.12.29 02:06:33)
	(_source (\./src/circuit_paritate.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code f1f4faa1f9a7a7e7f3fcb7aaa0)
	(_entity
		(_time 1230502866788)
	)
	(_component
		(xor_gate
			(_object
				(_generic (_internal del ~extSTD.STANDARD.TIME 0 8 (_entity -1 ((ns 4613937818241073152)))))
				(_port (_internal x1 ~extSTD.STANDARD.BIT 0 9 (_entity (_in ))))
				(_port (_internal x2 ~extSTD.STANDARD.BIT 0 9 (_entity (_in ))))
				(_port (_internal y ~extSTD.STANDARD.BIT 0 10 (_entity (_out ))))
			)
		)
		(inv_gate
			(_object
				(_generic (_internal del ~extSTD.STANDARD.TIME 0 14 (_entity -1 ((ns 4616189618054758400)))))
				(_port (_internal x ~extSTD.STANDARD.BIT 0 15 (_entity (_in ))))
				(_port (_internal y ~extSTD.STANDARD.BIT 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation xor1 0 21 (_component xor_gate )
		(_port
			((x1)(v(0)))
			((x2)(v(1)))
			((y)(s1))
		)
		(_use (_implicit)
			(_generic
				((del)((ns 4613937818241073152)))
			)
			(_port
				((x1)(x1))
				((x2)(x2))
				((y)(y))
			)
		)
	)
	(_instantiation xor2 0 22 (_component xor_gate )
		(_port
			((x1)(v(2)))
			((x2)(v(3)))
			((y)(s2))
		)
		(_use (_implicit)
			(_generic
				((del)((ns 4613937818241073152)))
			)
			(_port
				((x1)(x1))
				((x2)(x2))
				((y)(y))
			)
		)
	)
	(_instantiation xor3 0 23 (_component xor_gate )
		(_generic
			((del)((ns 4616189618054758400)))
		)
		(_port
			((x1)(s1))
			((x2)(s2))
			((y)(s3))
		)
		(_use (_implicit)
			(_generic
				((del)((ns 4616189618054758400)))
			)
			(_port
				((x1)(x1))
				((x2)(x2))
				((y)(y))
			)
		)
	)
	(_instantiation inv1 0 24 (_component inv_gate )
		(_port
			((x)(s3))
			((y)(y))
		)
		(_use (_implicit)
			(_generic
				((del)((ns 4616189618054758400)))
			)
			(_port
				((x)(x))
				((y)(y))
			)
		)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 2 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal v ~BIT_VECTOR{3~downto~0}~12 0 2 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_signal (_internal s1 ~extSTD.STANDARD.BIT 0 18 (_architecture (_uni ))))
		(_signal (_internal s2 ~extSTD.STANDARD.BIT 0 18 (_architecture (_uni ))))
		(_signal (_internal s3 ~extSTD.STANDARD.BIT 0 18 (_architecture (_uni ))))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
)
I 000036 55 551 0 cfg_circ_paritate
(_configuration VHDL (cfg_circ_paritate 0 27 (circ_paritate))
	(_version v147)
	(_time 1230509193932 2008.12.29 02:06:33)
	(_source (\./src/circuit_paritate.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 01040b0706565214570f125b59)
	(_architecture struct
		(_instantiation xor1
			(_entity . poarta_xor behave
			)
		)
		(_instantiation xor2
			(_entity . poarta_xor behave
			)
		)
		(_instantiation xor3
			(_entity . poarta_xor behave
			)
		)
		(_instantiation inv1
			(_entity . inversor behave
			)
		)
	)
)
I 000059 55 1366          1230509193942 comport_concurent1
(_unit VHDL (circ_paritate 0 1 (comport_concurent1 0 37 ))
	(_version v147)
	(_time 1230509193943 2008.12.29 02:06:33)
	(_source (\./src/circuit_paritate.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 01040b07095757170257475a50)
	(_entity
		(_time 1230502866788)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 2 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal v ~BIT_VECTOR{3~downto~0}~12 0 2 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_signal (_internal t1 ~extSTD.STANDARD.BIT 0 38 (_architecture (_uni ))))
		(_signal (_internal t2 ~extSTD.STANDARD.BIT 0 38 (_architecture (_uni ))))
		(_signal (_internal t3 ~extSTD.STANDARD.BIT 0 38 (_architecture (_uni ))))
		(_process
			(line__40(_architecture 0 0 40 (_assignment (_simple)(_target(1))(_sensitivity(4)))))
			(line__41(_architecture 1 0 41 (_assignment (_simple)(_target(4))(_sensitivity(2)(3)))))
			(line__42(_architecture 2 0 42 (_assignment (_simple)(_target(3))(_sensitivity(0(3))(0(2))))))
			(line__43(_architecture 3 0 43 (_assignment (_simple)(_target(2))(_sensitivity(0(1))(0(0))))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_model . comport_concurent1 4 -1
	)
)
I 000059 55 862           1230509193946 comport_concurent2
(_unit VHDL (circ_paritate 0 1 (comport_concurent2 0 46 ))
	(_version v147)
	(_time 1230509193947 2008.12.29 02:06:33)
	(_source (\./src/circuit_paritate.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 10151a1719464606131c564b41)
	(_entity
		(_time 1230502866788)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 2 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal v ~BIT_VECTOR{3~downto~0}~12 0 2 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_process
			(line__49(_architecture 0 0 49 (_assignment (_simple)(_target(1))(_sensitivity(0(3))(0(2))(0(1))(0(0))))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_model . comport_concurent2 1 -1
	)
)
I 000059 55 1035          1230509194019 comport_secvential
(_unit VHDL (circ_paritate 0 1 (comport_secvential 0 8 ))
	(_version v147)
	(_time 1230509194020 2008.12.29 02:06:34)
	(_source (\./src/circuit_paritate.vhd\(\./src/circuit_paritate_secvential.vhd\)))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 4f4a454d101919594d1f09141e)
	(_entity
		(_time 1230502866788)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 2 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal v ~BIT_VECTOR{3~downto~0}~12 0 2 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_variable (_internal nr_de_1 ~extSTD.STANDARD.INTEGER 1 17 (_process 0 ((i 0)))))
		(_process
			(line__11(_architecture 0 1 11 (_process (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . comport_secvential 1 -1
	)
)
I 000045 55 1522          1230509194069 test
(_unit VHDL (test 0 9 (test 0 12 ))
	(_version v147)
	(_time 1230509194070 2008.12.29 02:06:34)
	(_source (\./src/test.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 7e7a737f2e2829697b7d6a242a)
	(_entity
		(_time 1230502951618)
	)
	(_component
		(circ_paritate
			(_object
				(_port (_internal v ~BIT_VECTOR{3~downto~0}~13 0 14 (_entity (_in ))))
				(_port (_internal y ~extSTD.STANDARD.BIT 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation et 0 23 (_component circ_paritate )
		(_port
			((v)(vector))
			((y)(paritate_para))
		)
		(_use (_entity . circ_paritate)
		)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~13 0 14 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_type (_internal ~BIT_VECTOR{3~downto~0}~132 0 18 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_signal (_internal vector ~BIT_VECTOR{3~downto~0}~132 0 18 (_architecture (_uni ))))
		(_signal (_internal paritate_para ~extSTD.STANDARD.BIT 0 19 (_architecture (_uni ))))
		(_process
			(line__25(_architecture 0 0 25 (_assignment (_simple)(_target(0)))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_split (0)
	)
	(_static
		(16843009 )
		(65793 )
		(16777473 )
		(257 )
		(16842753 )
		(65537 )
		(16777217 )
		(1 )
		(16843008 )
		(65792 )
		(16777472 )
		(256 )
		(16842752 )
		(65536 )
		(16777216 )
		(0 )
	)
	(_model . test 1 -1
	)
)
I 000027 55 330 0 cfg_test
(_configuration VHDL (cfg_test 0 31 (test))
	(_version v147)
	(_time 1230509194073 2008.12.29 02:06:34)
	(_source (\./src/test.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 8d888783dfdade98dbdb99d7d9)
	(_architecture test
		(_instantiation et
			(_entity . circ_paritate comport_concurent1
			)
		)
	)
)
I 000061 55 1540          1230509194115 schift_register_arch
(_unit VHDL (shift_register 0 1 (schift_register_arch 0 9 ))
	(_version v147)
	(_time 1230509194116 2008.12.29 02:06:34)
	(_source (\./src/shift.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code aca8a6fbf7fbf1baaba9b8f5ab)
	(_entity
		(_time 1230505916084)
	)
	(_object
		(_generic (_internal n ~extSTD.STANDARD.NATURAL 0 2 \4\ (_entity ((i 4)))))
		(_type (_internal ~BIT_VECTOR{n-1~downto~0}~12 0 3 (_array ~extSTD.STANDARD.BIT ((_downto (c 1 )(i 0))))))
		(_port (_internal p_in ~BIT_VECTOR{n-1~downto~0}~12 0 3 (_entity (_in ))))
		(_type (_internal ~BIT_VECTOR{n-1~downto~0}~122 0 4 (_array ~extSTD.STANDARD.BIT ((_downto (c 2 )(i 0))))))
		(_port (_internal p_out ~BIT_VECTOR{n-1~downto~0}~122 0 4 (_entity (_out ))))
		(_port (_internal reset ~extSTD.STANDARD.BIT 0 5 (_entity (_in ))))
		(_port (_internal clock ~extSTD.STANDARD.BIT 0 5 (_entity (_in ))))
		(_port (_internal shift ~extSTD.STANDARD.BIT 0 5 (_entity (_in ))))
		(_port (_internal LOAD ~extSTD.STANDARD.BIT 0 5 (_entity (_in ))))
		(_port (_internal s_in ~extSTD.STANDARD.BIT 0 6 (_entity (_in ))))
		(_process
			(line__11(_architecture 0 0 11 (_process (_simple)(_target(1(0)))(_sensitivity(3)))))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_model . schift_register_arch 3 -1
	)
)
I 000055 55 1085          1230509194163 behave_clk_gen
(_unit VHDL (clk_gen 0 1 (behave_clk_gen 0 6 ))
	(_version v147)
	(_time 1230509194164 2008.12.29 02:06:34)
	(_source (\./src/shift_test.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code dbded189da8cddce8d88cc818f)
	(_entity
		(_time 1230507793619)
	)
	(_object
		(_generic (_internal t_high ~extSTD.STANDARD.TIME 0 2 \30.0 ns\ (_entity ((ns 4629137466983448576)))))
		(_generic (_internal t_period ~extSTD.STANDARD.TIME 0 2 \50.0 ns\ (_entity ((ns 4632233691727265792)))))
		(_generic (_internal t_reset ~extSTD.STANDARD.TIME 0 2 \10.0 ns\ (_entity ((ns 4621819117588971520)))))
		(_port (_internal clock ~extSTD.STANDARD.BIT 0 3 (_entity (_out ((i 1))))))
		(_port (_internal reset ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_process
			(line__8(_architecture 0 0 8 (_assignment (_simple)(_target(1)))))
			(line__10(_architecture 1 0 10 (_process (_wait_for)(_target(0)))))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behave_clk_gen 2 -1
	)
)
I 000056 55 3080          1230509194169 shift_test_arch
(_unit VHDL (shift_test 0 1 (shift_test_arch 0 20 ))
	(_version v147)
	(_time 1230509194170 2008.12.29 02:06:34)
	(_source (\./src/shift_test.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code ebefe1b8b1bcb6fdece4ffb2ec)
	(_entity
		(_time 1230506042688)
	)
	(_component
		(clk_gen
			(_object
				(_generic (_internal t_high ~extSTD.STANDARD.TIME 0 30 (_entity -1 ((ns 4629137466983448576)))))
				(_generic (_internal t_period ~extSTD.STANDARD.TIME 0 30 (_entity -1 ((ns 4632233691727265792)))))
				(_generic (_internal t_reset ~extSTD.STANDARD.TIME 0 30 (_entity -1 ((ns 4621819117588971520)))))
				(_port (_internal clock ~extSTD.STANDARD.BIT 0 31 (_entity (_out ((i 1))))))
				(_port (_internal reset ~extSTD.STANDARD.BIT 0 31 (_entity (_out ))))
			)
		)
		(shift_register
			(_object
				(_generic (_internal n ~extSTD.STANDARD.NATURAL 0 22 (_entity -1 ((i 4)))))
				(_type (_internal ~BIT_VECTOR{n-1~downto~0}~13 0 23 (_array ~extSTD.STANDARD.BIT ((_downto (c 0 )(i 0))))))
				(_port (_internal p_in ~BIT_VECTOR{n-1~downto~0}~13 0 23 (_entity (_in ))))
				(_type (_internal ~BIT_VECTOR{n-1~downto~0}~132 0 24 (_array ~extSTD.STANDARD.BIT ((_downto (c 1 )(i 0))))))
				(_port (_internal p_out ~BIT_VECTOR{n-1~downto~0}~132 0 24 (_entity (_out ))))
				(_port (_internal reset ~extSTD.STANDARD.BIT 0 25 (_entity (_in ))))
				(_port (_internal clock ~extSTD.STANDARD.BIT 0 25 (_entity (_in ))))
				(_port (_internal shift ~extSTD.STANDARD.BIT 0 25 (_entity (_in ))))
				(_port (_internal LOAD ~extSTD.STANDARD.BIT 0 25 (_entity (_in ))))
				(_port (_internal s_in ~extSTD.STANDARD.BIT 0 26 (_entity (_in ))))
			)
		)
	)
	(_instantiation st 0 39 (_component clk_gen )
		(_port
			((clock)(clock))
		)
		(_use (_entity . clk_gen)
		)
	)
	(_instantiation st1 0 40 (_component shift_register )
		(_port
			((p_in)((_others(i 1))))
			((p_out)(p_out))
			((reset)((i 0)))
			((clock)(clock))
			((shift)((i 0)))
			((LOAD)((i 0)))
			((s_in)((i 0)))
		)
		(_use (_entity . shift_register)
			(_port
				((p_in)(p_in))
				((p_out)(p_out))
				((reset)(reset))
				((clock)(clock))
				((shift)(shift))
				((LOAD)(LOAD))
				((s_in)(s_in))
			)
		)
	)
	(_object
		(_signal (_internal clock ~extSTD.STANDARD.BIT 0 34 (_architecture (_uni ))))
		(_type (_internal ~BIT_VECTOR{3~downto~1}~13 0 35 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 1))))))
		(_signal (_internal p_out ~BIT_VECTOR{3~downto~1}~13 0 35 (_architecture (_uni ))))
		(_signal (_internal p_in ~BIT_VECTOR{3~downto~1}~13 0 36 (_architecture (_uni ))))
		(_signal (_internal start ~extSTD.STANDARD.BIT 0 37 (_architecture (_uni ))))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
	(_model . shift_test_arch 2 -1
	)
)
I 000047 55 851           1230509219529 behave
(_unit VHDL (poarta_xor 0 1 (behave 0 7 ))
	(_version v147)
	(_time 1230509219530 2008.12.29 02:06:59)
	(_source (\./src/porti.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 010f5507565654160355155b51)
	(_entity
		(_time 1230503357260)
	)
	(_object
		(_generic (_internal del ~extSTD.STANDARD.TIME 0 2 \3.0 ns\ (_entity ((ns 4613937818241073152)))))
		(_port (_internal x1 ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal x2 ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 4 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behave 1 -1
	)
)
I 000047 55 782           1230509219535 behave
(_unit VHDL (inversor 0 15 (behave 0 21 ))
	(_version v147)
	(_time 1230509219536 2008.12.29 02:06:59)
	(_source (\./src/porti.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 010e5c07555753170457135a53)
	(_entity
		(_time 1230501682329)
	)
	(_object
		(_generic (_internal del ~extSTD.STANDARD.TIME 0 16 \4.0 ns\ (_entity ((ns 4616189618054758400)))))
		(_port (_internal x ~extSTD.STANDARD.BIT 0 17 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 18 (_entity (_out ))))
		(_process
			(line__24(_architecture 0 0 24 (_assignment (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behave 1 -1
	)
)
I 000047 55 2697          1230509219610 struct
(_unit VHDL (circ_paritate 0 1 (struct 0 6 ))
	(_version v147)
	(_time 1230509219611 2008.12.29 02:06:59)
	(_source (\./src/circuit_paritate.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 4f40184d101919594d4209141e)
	(_entity
		(_time 1230502866788)
	)
	(_component
		(xor_gate
			(_object
				(_generic (_internal del ~extSTD.STANDARD.TIME 0 8 (_entity -1 ((ns 4613937818241073152)))))
				(_port (_internal x1 ~extSTD.STANDARD.BIT 0 9 (_entity (_in ))))
				(_port (_internal x2 ~extSTD.STANDARD.BIT 0 9 (_entity (_in ))))
				(_port (_internal y ~extSTD.STANDARD.BIT 0 10 (_entity (_out ))))
			)
		)
		(inv_gate
			(_object
				(_generic (_internal del ~extSTD.STANDARD.TIME 0 14 (_entity -1 ((ns 4616189618054758400)))))
				(_port (_internal x ~extSTD.STANDARD.BIT 0 15 (_entity (_in ))))
				(_port (_internal y ~extSTD.STANDARD.BIT 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation xor1 0 21 (_component xor_gate )
		(_port
			((x1)(v(0)))
			((x2)(v(1)))
			((y)(s1))
		)
		(_use (_implicit)
			(_generic
				((del)((ns 4613937818241073152)))
			)
			(_port
				((x1)(x1))
				((x2)(x2))
				((y)(y))
			)
		)
	)
	(_instantiation xor2 0 22 (_component xor_gate )
		(_port
			((x1)(v(2)))
			((x2)(v(3)))
			((y)(s2))
		)
		(_use (_implicit)
			(_generic
				((del)((ns 4613937818241073152)))
			)
			(_port
				((x1)(x1))
				((x2)(x2))
				((y)(y))
			)
		)
	)
	(_instantiation xor3 0 23 (_component xor_gate )
		(_generic
			((del)((ns 4616189618054758400)))
		)
		(_port
			((x1)(s1))
			((x2)(s2))
			((y)(s3))
		)
		(_use (_implicit)
			(_generic
				((del)((ns 4616189618054758400)))
			)
			(_port
				((x1)(x1))
				((x2)(x2))
				((y)(y))
			)
		)
	)
	(_instantiation inv1 0 24 (_component inv_gate )
		(_port
			((x)(s3))
			((y)(y))
		)
		(_use (_implicit)
			(_generic
				((del)((ns 4616189618054758400)))
			)
			(_port
				((x)(x))
				((y)(y))
			)
		)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 2 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal v ~BIT_VECTOR{3~downto~0}~12 0 2 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_signal (_internal s1 ~extSTD.STANDARD.BIT 0 18 (_architecture (_uni ))))
		(_signal (_internal s2 ~extSTD.STANDARD.BIT 0 18 (_architecture (_uni ))))
		(_signal (_internal s3 ~extSTD.STANDARD.BIT 0 18 (_architecture (_uni ))))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
)
I 000036 55 551 0 cfg_circ_paritate
(_configuration VHDL (cfg_circ_paritate 0 27 (circ_paritate))
	(_version v147)
	(_time 1230509219614 2008.12.29 02:06:59)
	(_source (\./src/circuit_paritate.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 4f40184d1f181c5a19415c1517)
	(_architecture struct
		(_instantiation xor1
			(_entity . poarta_xor behave
			)
		)
		(_instantiation xor2
			(_entity . poarta_xor behave
			)
		)
		(_instantiation xor3
			(_entity . poarta_xor behave
			)
		)
		(_instantiation inv1
			(_entity . inversor behave
			)
		)
	)
)
I 000059 55 1366          1230509219628 comport_concurent1
(_unit VHDL (circ_paritate 0 1 (comport_concurent1 0 37 ))
	(_version v147)
	(_time 1230509219629 2008.12.29 02:06:59)
	(_source (\./src/circuit_paritate.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 5e51095d020808485d0818050f)
	(_entity
		(_time 1230502866788)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 2 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal v ~BIT_VECTOR{3~downto~0}~12 0 2 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_signal (_internal t1 ~extSTD.STANDARD.BIT 0 38 (_architecture (_uni ))))
		(_signal (_internal t2 ~extSTD.STANDARD.BIT 0 38 (_architecture (_uni ))))
		(_signal (_internal t3 ~extSTD.STANDARD.BIT 0 38 (_architecture (_uni ))))
		(_process
			(line__40(_architecture 0 0 40 (_assignment (_simple)(_target(1))(_sensitivity(4)))))
			(line__41(_architecture 1 0 41 (_assignment (_simple)(_target(4))(_sensitivity(2)(3)))))
			(line__42(_architecture 2 0 42 (_assignment (_simple)(_target(3))(_sensitivity(0(3))(0(2))))))
			(line__43(_architecture 3 0 43 (_assignment (_simple)(_target(2))(_sensitivity(0(1))(0(0))))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_model . comport_concurent1 4 -1
	)
)
I 000059 55 862           1230509219632 comport_concurent2
(_unit VHDL (circ_paritate 0 1 (comport_concurent2 0 46 ))
	(_version v147)
	(_time 1230509219633 2008.12.29 02:06:59)
	(_source (\./src/circuit_paritate.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 5e51095d020808485d5218050f)
	(_entity
		(_time 1230502866788)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 2 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal v ~BIT_VECTOR{3~downto~0}~12 0 2 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_process
			(line__49(_architecture 0 0 49 (_assignment (_simple)(_target(1))(_sensitivity(0(3))(0(2))(0(1))(0(0))))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_model . comport_concurent2 1 -1
	)
)
I 000059 55 1035          1230509219697 comport_secvential
(_unit VHDL (circ_paritate 0 1 (comport_secvential 0 8 ))
	(_version v147)
	(_time 1230509219698 2008.12.29 02:06:59)
	(_source (\./src/circuit_paritate.vhd\(\./src/circuit_paritate_secvential.vhd\)))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 9d92ca92c0cbcb8b9fcddbc6cc)
	(_entity
		(_time 1230502866788)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 2 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal v ~BIT_VECTOR{3~downto~0}~12 0 2 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_variable (_internal nr_de_1 ~extSTD.STANDARD.INTEGER 1 17 (_process 0 ((i 0)))))
		(_process
			(line__11(_architecture 0 1 11 (_process (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . comport_secvential 1 -1
	)
)
I 000045 55 1522          1230509219748 test
(_unit VHDL (test 0 9 (test 0 12 ))
	(_version v147)
	(_time 1230509219749 2008.12.29 02:06:59)
	(_source (\./src/test.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code dbd58b898c8d8cccded8cf818f)
	(_entity
		(_time 1230502951618)
	)
	(_component
		(circ_paritate
			(_object
				(_port (_internal v ~BIT_VECTOR{3~downto~0}~13 0 14 (_entity (_in ))))
				(_port (_internal y ~extSTD.STANDARD.BIT 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation et 0 23 (_component circ_paritate )
		(_port
			((v)(vector))
			((y)(paritate_para))
		)
		(_use (_entity . circ_paritate)
		)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~13 0 14 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_type (_internal ~BIT_VECTOR{3~downto~0}~132 0 18 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_signal (_internal vector ~BIT_VECTOR{3~downto~0}~132 0 18 (_architecture (_uni ))))
		(_signal (_internal paritate_para ~extSTD.STANDARD.BIT 0 19 (_architecture (_uni ))))
		(_process
			(line__25(_architecture 0 0 25 (_assignment (_simple)(_target(0)))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_split (0)
	)
	(_static
		(16843009 )
		(65793 )
		(16777473 )
		(257 )
		(16842753 )
		(65537 )
		(16777217 )
		(1 )
		(16843008 )
		(65792 )
		(16777472 )
		(256 )
		(16842752 )
		(65536 )
		(16777216 )
		(0 )
	)
	(_model . test 1 -1
	)
)
I 000027 55 330 0 cfg_test
(_configuration VHDL (cfg_test 0 31 (test))
	(_version v147)
	(_time 1230509219752 2008.12.29 02:06:59)
	(_source (\./src/test.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code dbd48c898f8c88ce8d8dcf818f)
	(_architecture test
		(_instantiation et
			(_entity . circ_paritate comport_concurent1
			)
		)
	)
)
I 000061 55 1540          1230509219798 schift_register_arch
(_unit VHDL (shift_register 0 1 (schift_register_arch 0 9 ))
	(_version v147)
	(_time 1230509219799 2008.12.29 02:06:59)
	(_source (\./src/shift.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 0a045c0c535d571c0d0f1e530d)
	(_entity
		(_time 1230505916084)
	)
	(_object
		(_generic (_internal n ~extSTD.STANDARD.NATURAL 0 2 \4\ (_entity ((i 4)))))
		(_type (_internal ~BIT_VECTOR{n-1~downto~0}~12 0 3 (_array ~extSTD.STANDARD.BIT ((_downto (c 1 )(i 0))))))
		(_port (_internal p_in ~BIT_VECTOR{n-1~downto~0}~12 0 3 (_entity (_in ))))
		(_type (_internal ~BIT_VECTOR{n-1~downto~0}~122 0 4 (_array ~extSTD.STANDARD.BIT ((_downto (c 2 )(i 0))))))
		(_port (_internal p_out ~BIT_VECTOR{n-1~downto~0}~122 0 4 (_entity (_out ))))
		(_port (_internal reset ~extSTD.STANDARD.BIT 0 5 (_entity (_in ))))
		(_port (_internal clock ~extSTD.STANDARD.BIT 0 5 (_entity (_in ))))
		(_port (_internal shift ~extSTD.STANDARD.BIT 0 5 (_entity (_in ))))
		(_port (_internal LOAD ~extSTD.STANDARD.BIT 0 5 (_entity (_in ))))
		(_port (_internal s_in ~extSTD.STANDARD.BIT 0 6 (_entity (_in ))))
		(_process
			(line__11(_architecture 0 0 11 (_process (_simple)(_target(1(0)))(_sensitivity(3)))))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_model . schift_register_arch 3 -1
	)
)
I 000055 55 1085          1230509219847 behave_clk_gen
(_unit VHDL (clk_gen 0 1 (behave_clk_gen 0 6 ))
	(_version v147)
	(_time 1230509219848 2008.12.29 02:06:59)
	(_source (\./src/shift_test.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 39366f3c636e3f2c6f6a2e636d)
	(_entity
		(_time 1230507793619)
	)
	(_object
		(_generic (_internal t_high ~extSTD.STANDARD.TIME 0 2 \30.0 ns\ (_entity ((ns 4629137466983448576)))))
		(_generic (_internal t_period ~extSTD.STANDARD.TIME 0 2 \50.0 ns\ (_entity ((ns 4632233691727265792)))))
		(_generic (_internal t_reset ~extSTD.STANDARD.TIME 0 2 \10.0 ns\ (_entity ((ns 4621819117588971520)))))
		(_port (_internal clock ~extSTD.STANDARD.BIT 0 3 (_entity (_out ((i 1))))))
		(_port (_internal reset ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_process
			(line__8(_architecture 0 0 8 (_assignment (_simple)(_target(1)))))
			(line__10(_architecture 1 0 10 (_process (_wait_for)(_target(0)))))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behave_clk_gen 2 -1
	)
)
I 000056 55 3080          1230509219853 shift_test_arch
(_unit VHDL (shift_test 0 1 (shift_test_arch 0 20 ))
	(_version v147)
	(_time 1230509219854 2008.12.29 02:06:59)
	(_source (\./src/shift_test.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 39376f3c386e642f3e362d603e)
	(_entity
		(_time 1230506042688)
	)
	(_component
		(clk_gen
			(_object
				(_generic (_internal t_high ~extSTD.STANDARD.TIME 0 30 (_entity -1 ((ns 4629137466983448576)))))
				(_generic (_internal t_period ~extSTD.STANDARD.TIME 0 30 (_entity -1 ((ns 4632233691727265792)))))
				(_generic (_internal t_reset ~extSTD.STANDARD.TIME 0 30 (_entity -1 ((ns 4621819117588971520)))))
				(_port (_internal clock ~extSTD.STANDARD.BIT 0 31 (_entity (_out ((i 1))))))
				(_port (_internal reset ~extSTD.STANDARD.BIT 0 31 (_entity (_out ))))
			)
		)
		(shift_register
			(_object
				(_generic (_internal n ~extSTD.STANDARD.NATURAL 0 22 (_entity -1 ((i 4)))))
				(_type (_internal ~BIT_VECTOR{n-1~downto~0}~13 0 23 (_array ~extSTD.STANDARD.BIT ((_downto (c 0 )(i 0))))))
				(_port (_internal p_in ~BIT_VECTOR{n-1~downto~0}~13 0 23 (_entity (_in ))))
				(_type (_internal ~BIT_VECTOR{n-1~downto~0}~132 0 24 (_array ~extSTD.STANDARD.BIT ((_downto (c 1 )(i 0))))))
				(_port (_internal p_out ~BIT_VECTOR{n-1~downto~0}~132 0 24 (_entity (_out ))))
				(_port (_internal reset ~extSTD.STANDARD.BIT 0 25 (_entity (_in ))))
				(_port (_internal clock ~extSTD.STANDARD.BIT 0 25 (_entity (_in ))))
				(_port (_internal shift ~extSTD.STANDARD.BIT 0 25 (_entity (_in ))))
				(_port (_internal LOAD ~extSTD.STANDARD.BIT 0 25 (_entity (_in ))))
				(_port (_internal s_in ~extSTD.STANDARD.BIT 0 26 (_entity (_in ))))
			)
		)
	)
	(_instantiation st 0 39 (_component clk_gen )
		(_port
			((clock)(clock))
		)
		(_use (_entity . clk_gen)
		)
	)
	(_instantiation st1 0 40 (_component shift_register )
		(_port
			((p_in)((_others(i 1))))
			((p_out)(p_out))
			((reset)((i 0)))
			((clock)(clock))
			((shift)((i 0)))
			((LOAD)((i 0)))
			((s_in)((i 0)))
		)
		(_use (_entity . shift_register)
			(_port
				((p_in)(p_in))
				((p_out)(p_out))
				((reset)(reset))
				((clock)(clock))
				((shift)(shift))
				((LOAD)(LOAD))
				((s_in)(s_in))
			)
		)
	)
	(_object
		(_signal (_internal clock ~extSTD.STANDARD.BIT 0 34 (_architecture (_uni ))))
		(_type (_internal ~BIT_VECTOR{3~downto~1}~13 0 35 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 1))))))
		(_signal (_internal p_out ~BIT_VECTOR{3~downto~1}~13 0 35 (_architecture (_uni ))))
		(_signal (_internal p_in ~BIT_VECTOR{3~downto~1}~13 0 36 (_architecture (_uni ))))
		(_signal (_internal start ~extSTD.STANDARD.BIT 0 37 (_architecture (_uni ))))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
	(_model . shift_test_arch 2 -1
	)
)
I 000047 55 851           1230509292636 behave
(_unit VHDL (poarta_xor 0 1 (behave 0 7 ))
	(_version v147)
	(_time 1230509292637 2008.12.29 02:08:12)
	(_source (\./src/porti.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 8fdade818fd8da988ddb9bd5df)
	(_entity
		(_time 1230503357260)
	)
	(_object
		(_generic (_internal del ~extSTD.STANDARD.TIME 0 2 \3.0 ns\ (_entity ((ns 4613937818241073152)))))
		(_port (_internal x1 ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal x2 ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 4 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behave 1 -1
	)
)
I 000047 55 782           1230509292642 behave
(_unit VHDL (inversor 0 15 (behave 0 21 ))
	(_version v147)
	(_time 1230509292643 2008.12.29 02:08:12)
	(_source (\./src/porti.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 8fdbd7818cd9dd998ad99dd4dd)
	(_entity
		(_time 1230501682329)
	)
	(_object
		(_generic (_internal del ~extSTD.STANDARD.TIME 0 16 \4.0 ns\ (_entity ((ns 4616189618054758400)))))
		(_port (_internal x ~extSTD.STANDARD.BIT 0 17 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 18 (_entity (_out ))))
		(_process
			(line__24(_architecture 0 0 24 (_assignment (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behave 1 -1
	)
)
I 000047 55 2697          1230509292713 struct
(_unit VHDL (circ_paritate 0 1 (struct 0 6 ))
	(_version v147)
	(_time 1230509292714 2008.12.29 02:08:12)
	(_source (\./src/circuit_paritate.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code dd898f8f808b8bcbdfd09b868c)
	(_entity
		(_time 1230502866788)
	)
	(_component
		(xor_gate
			(_object
				(_generic (_internal del ~extSTD.STANDARD.TIME 0 8 (_entity -1 ((ns 4613937818241073152)))))
				(_port (_internal x1 ~extSTD.STANDARD.BIT 0 9 (_entity (_in ))))
				(_port (_internal x2 ~extSTD.STANDARD.BIT 0 9 (_entity (_in ))))
				(_port (_internal y ~extSTD.STANDARD.BIT 0 10 (_entity (_out ))))
			)
		)
		(inv_gate
			(_object
				(_generic (_internal del ~extSTD.STANDARD.TIME 0 14 (_entity -1 ((ns 4616189618054758400)))))
				(_port (_internal x ~extSTD.STANDARD.BIT 0 15 (_entity (_in ))))
				(_port (_internal y ~extSTD.STANDARD.BIT 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation xor1 0 21 (_component xor_gate )
		(_port
			((x1)(v(0)))
			((x2)(v(1)))
			((y)(s1))
		)
		(_use (_implicit)
			(_generic
				((del)((ns 4613937818241073152)))
			)
			(_port
				((x1)(x1))
				((x2)(x2))
				((y)(y))
			)
		)
	)
	(_instantiation xor2 0 22 (_component xor_gate )
		(_port
			((x1)(v(2)))
			((x2)(v(3)))
			((y)(s2))
		)
		(_use (_implicit)
			(_generic
				((del)((ns 4613937818241073152)))
			)
			(_port
				((x1)(x1))
				((x2)(x2))
				((y)(y))
			)
		)
	)
	(_instantiation xor3 0 23 (_component xor_gate )
		(_generic
			((del)((ns 4616189618054758400)))
		)
		(_port
			((x1)(s1))
			((x2)(s2))
			((y)(s3))
		)
		(_use (_implicit)
			(_generic
				((del)((ns 4616189618054758400)))
			)
			(_port
				((x1)(x1))
				((x2)(x2))
				((y)(y))
			)
		)
	)
	(_instantiation inv1 0 24 (_component inv_gate )
		(_port
			((x)(s3))
			((y)(y))
		)
		(_use (_implicit)
			(_generic
				((del)((ns 4616189618054758400)))
			)
			(_port
				((x)(x))
				((y)(y))
			)
		)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 2 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal v ~BIT_VECTOR{3~downto~0}~12 0 2 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_signal (_internal s1 ~extSTD.STANDARD.BIT 0 18 (_architecture (_uni ))))
		(_signal (_internal s2 ~extSTD.STANDARD.BIT 0 18 (_architecture (_uni ))))
		(_signal (_internal s3 ~extSTD.STANDARD.BIT 0 18 (_architecture (_uni ))))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
)
I 000036 55 551 0 cfg_circ_paritate
(_configuration VHDL (cfg_circ_paritate 0 27 (circ_paritate))
	(_version v147)
	(_time 1230509292717 2008.12.29 02:08:12)
	(_source (\./src/circuit_paritate.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code dd898f8f8f8a8ec88bd3ce8785)
	(_architecture struct
		(_instantiation xor1
			(_entity . poarta_xor behave
			)
		)
		(_instantiation xor2
			(_entity . poarta_xor behave
			)
		)
		(_instantiation xor3
			(_entity . poarta_xor behave
			)
		)
		(_instantiation inv1
			(_entity . inversor behave
			)
		)
	)
)
I 000059 55 1366          1230509292743 comport_concurent1
(_unit VHDL (circ_paritate 0 1 (comport_concurent1 0 37 ))
	(_version v147)
	(_time 1230509292744 2008.12.29 02:08:12)
	(_source (\./src/circuit_paritate.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code fca8aeaca6aaaaeaffaabaa7ad)
	(_entity
		(_time 1230502866788)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 2 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal v ~BIT_VECTOR{3~downto~0}~12 0 2 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_signal (_internal t1 ~extSTD.STANDARD.BIT 0 38 (_architecture (_uni ))))
		(_signal (_internal t2 ~extSTD.STANDARD.BIT 0 38 (_architecture (_uni ))))
		(_signal (_internal t3 ~extSTD.STANDARD.BIT 0 38 (_architecture (_uni ))))
		(_process
			(line__40(_architecture 0 0 40 (_assignment (_simple)(_target(1))(_sensitivity(4)))))
			(line__41(_architecture 1 0 41 (_assignment (_simple)(_target(4))(_sensitivity(2)(3)))))
			(line__42(_architecture 2 0 42 (_assignment (_simple)(_target(3))(_sensitivity(0(3))(0(2))))))
			(line__43(_architecture 3 0 43 (_assignment (_simple)(_target(2))(_sensitivity(0(1))(0(0))))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_model . comport_concurent1 4 -1
	)
)
I 000059 55 862           1230509292747 comport_concurent2
(_unit VHDL (circ_paritate 0 1 (comport_concurent2 0 46 ))
	(_version v147)
	(_time 1230509292748 2008.12.29 02:08:12)
	(_source (\./src/circuit_paritate.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code fca8aeaca6aaaaeafff0baa7ad)
	(_entity
		(_time 1230502866788)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 2 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal v ~BIT_VECTOR{3~downto~0}~12 0 2 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_process
			(line__49(_architecture 0 0 49 (_assignment (_simple)(_target(1))(_sensitivity(0(3))(0(2))(0(1))(0(0))))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_model . comport_concurent2 1 -1
	)
)
I 000059 55 1035          1230509292809 comport_secvential
(_unit VHDL (circ_paritate 0 1 (comport_secvential 0 8 ))
	(_version v147)
	(_time 1230509292810 2008.12.29 02:08:12)
	(_source (\./src/circuit_paritate.vhd\(\./src/circuit_paritate_secvential.vhd\)))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 3a6e6b3f626c6c2c386a7c616b)
	(_entity
		(_time 1230502866788)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 2 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal v ~BIT_VECTOR{3~downto~0}~12 0 2 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_variable (_internal nr_de_1 ~extSTD.STANDARD.INTEGER 1 17 (_process 0 ((i 0)))))
		(_process
			(line__11(_architecture 0 1 11 (_process (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . comport_secvential 1 -1
	)
)
I 000045 55 1522          1230509292860 test
(_unit VHDL (test 0 9 (test 0 12 ))
	(_version v147)
	(_time 1230509292861 2008.12.29 02:08:12)
	(_source (\./src/test.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 693c3f69653f3e7e6c6a7d333d)
	(_entity
		(_time 1230502951618)
	)
	(_component
		(circ_paritate
			(_object
				(_port (_internal v ~BIT_VECTOR{3~downto~0}~13 0 14 (_entity (_in ))))
				(_port (_internal y ~extSTD.STANDARD.BIT 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation et 0 23 (_component circ_paritate )
		(_port
			((v)(vector))
			((y)(paritate_para))
		)
		(_use (_entity . circ_paritate)
		)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~13 0 14 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_type (_internal ~BIT_VECTOR{3~downto~0}~132 0 18 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_signal (_internal vector ~BIT_VECTOR{3~downto~0}~132 0 18 (_architecture (_uni ))))
		(_signal (_internal paritate_para ~extSTD.STANDARD.BIT 0 19 (_architecture (_uni ))))
		(_process
			(line__25(_architecture 0 0 25 (_assignment (_simple)(_target(0)))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_split (0)
	)
	(_static
		(16843009 )
		(65793 )
		(16777473 )
		(257 )
		(16842753 )
		(65537 )
		(16777217 )
		(1 )
		(16843008 )
		(65792 )
		(16777472 )
		(256 )
		(16842752 )
		(65536 )
		(16777216 )
		(0 )
	)
	(_model . test 1 -1
	)
)
I 000027 55 330 0 cfg_test
(_configuration VHDL (cfg_test 0 31 (test))
	(_version v147)
	(_time 1230509292864 2008.12.29 02:08:12)
	(_source (\./src/test.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 792d2878762e2a6c2f2f6d232d)
	(_architecture test
		(_instantiation et
			(_entity . circ_paritate comport_concurent1
			)
		)
	)
)
I 000061 55 1540          1230509292907 schift_register_arch
(_unit VHDL (shift_register 0 1 (schift_register_arch 0 9 ))
	(_version v147)
	(_time 1230509292908 2008.12.29 02:08:12)
	(_source (\./src/shift.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code a7f2f6f0a8f0fab1a0a2b3fea0)
	(_entity
		(_time 1230505916084)
	)
	(_object
		(_generic (_internal n ~extSTD.STANDARD.NATURAL 0 2 \4\ (_entity ((i 4)))))
		(_type (_internal ~BIT_VECTOR{n-1~downto~0}~12 0 3 (_array ~extSTD.STANDARD.BIT ((_downto (c 1 )(i 0))))))
		(_port (_internal p_in ~BIT_VECTOR{n-1~downto~0}~12 0 3 (_entity (_in ))))
		(_type (_internal ~BIT_VECTOR{n-1~downto~0}~122 0 4 (_array ~extSTD.STANDARD.BIT ((_downto (c 2 )(i 0))))))
		(_port (_internal p_out ~BIT_VECTOR{n-1~downto~0}~122 0 4 (_entity (_out ))))
		(_port (_internal reset ~extSTD.STANDARD.BIT 0 5 (_entity (_in ))))
		(_port (_internal clock ~extSTD.STANDARD.BIT 0 5 (_entity (_in ))))
		(_port (_internal shift ~extSTD.STANDARD.BIT 0 5 (_entity (_in ))))
		(_port (_internal LOAD ~extSTD.STANDARD.BIT 0 5 (_entity (_in ))))
		(_port (_internal s_in ~extSTD.STANDARD.BIT 0 6 (_entity (_in ))))
		(_process
			(line__11(_architecture 0 0 11 (_process (_simple)(_target(1(0)))(_sensitivity(3)))))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_model . schift_register_arch 3 -1
	)
)
I 000055 55 1085          1230509292955 behave_clk_gen
(_unit VHDL (clk_gen 0 1 (behave_clk_gen 0 6 ))
	(_version v147)
	(_time 1230509292956 2008.12.29 02:08:12)
	(_source (\./src/shift_test.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code d68287848381d0c38085c18c82)
	(_entity
		(_time 1230507793619)
	)
	(_object
		(_generic (_internal t_high ~extSTD.STANDARD.TIME 0 2 \30.0 ns\ (_entity ((ns 4629137466983448576)))))
		(_generic (_internal t_period ~extSTD.STANDARD.TIME 0 2 \50.0 ns\ (_entity ((ns 4632233691727265792)))))
		(_generic (_internal t_reset ~extSTD.STANDARD.TIME 0 2 \10.0 ns\ (_entity ((ns 4621819117588971520)))))
		(_port (_internal clock ~extSTD.STANDARD.BIT 0 3 (_entity (_out ((i 1))))))
		(_port (_internal reset ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_process
			(line__8(_architecture 0 0 8 (_assignment (_simple)(_target(1)))))
			(line__10(_architecture 1 0 10 (_process (_wait_for)(_target(0)))))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behave_clk_gen 2 -1
	)
)
I 000056 55 3080          1230509292961 shift_test_arch
(_unit VHDL (shift_test 0 1 (shift_test_arch 0 20 ))
	(_version v147)
	(_time 1230509292962 2008.12.29 02:08:12)
	(_source (\./src/shift_test.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code d6838784d8818bc0d1d9c28fd1)
	(_entity
		(_time 1230506042688)
	)
	(_component
		(clk_gen
			(_object
				(_generic (_internal t_high ~extSTD.STANDARD.TIME 0 30 (_entity -1 ((ns 4629137466983448576)))))
				(_generic (_internal t_period ~extSTD.STANDARD.TIME 0 30 (_entity -1 ((ns 4632233691727265792)))))
				(_generic (_internal t_reset ~extSTD.STANDARD.TIME 0 30 (_entity -1 ((ns 4621819117588971520)))))
				(_port (_internal clock ~extSTD.STANDARD.BIT 0 31 (_entity (_out ((i 1))))))
				(_port (_internal reset ~extSTD.STANDARD.BIT 0 31 (_entity (_out ))))
			)
		)
		(shift_register
			(_object
				(_generic (_internal n ~extSTD.STANDARD.NATURAL 0 22 (_entity -1 ((i 4)))))
				(_type (_internal ~BIT_VECTOR{n-1~downto~0}~13 0 23 (_array ~extSTD.STANDARD.BIT ((_downto (c 0 )(i 0))))))
				(_port (_internal p_in ~BIT_VECTOR{n-1~downto~0}~13 0 23 (_entity (_in ))))
				(_type (_internal ~BIT_VECTOR{n-1~downto~0}~132 0 24 (_array ~extSTD.STANDARD.BIT ((_downto (c 1 )(i 0))))))
				(_port (_internal p_out ~BIT_VECTOR{n-1~downto~0}~132 0 24 (_entity (_out ))))
				(_port (_internal reset ~extSTD.STANDARD.BIT 0 25 (_entity (_in ))))
				(_port (_internal clock ~extSTD.STANDARD.BIT 0 25 (_entity (_in ))))
				(_port (_internal shift ~extSTD.STANDARD.BIT 0 25 (_entity (_in ))))
				(_port (_internal LOAD ~extSTD.STANDARD.BIT 0 25 (_entity (_in ))))
				(_port (_internal s_in ~extSTD.STANDARD.BIT 0 26 (_entity (_in ))))
			)
		)
	)
	(_instantiation st 0 39 (_component clk_gen )
		(_port
			((clock)(clock))
		)
		(_use (_entity . clk_gen)
		)
	)
	(_instantiation st1 0 40 (_component shift_register )
		(_port
			((p_in)((_others(i 1))))
			((p_out)(p_out))
			((reset)((i 0)))
			((clock)(clock))
			((shift)((i 0)))
			((LOAD)((i 0)))
			((s_in)((i 0)))
		)
		(_use (_entity . shift_register)
			(_port
				((p_in)(p_in))
				((p_out)(p_out))
				((reset)(reset))
				((clock)(clock))
				((shift)(shift))
				((LOAD)(LOAD))
				((s_in)(s_in))
			)
		)
	)
	(_object
		(_signal (_internal clock ~extSTD.STANDARD.BIT 0 34 (_architecture (_uni ))))
		(_type (_internal ~BIT_VECTOR{3~downto~0}~13 0 35 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_signal (_internal p_out ~BIT_VECTOR{3~downto~0}~13 0 35 (_architecture (_uni ))))
		(_signal (_internal p_in ~BIT_VECTOR{3~downto~0}~13 0 36 (_architecture (_uni ))))
		(_signal (_internal start ~extSTD.STANDARD.BIT 0 37 (_architecture (_uni ))))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
	(_model . shift_test_arch 2 -1
	)
)
I 000047 55 851           1230509369902 behave
(_unit VHDL (poarta_xor 0 1 (behave 0 7 ))
	(_version v147)
	(_time 1230509369903 2008.12.29 02:09:29)
	(_source (\./src/porti.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 62306a62363537756036763832)
	(_entity
		(_time 1230503357260)
	)
	(_object
		(_generic (_internal del ~extSTD.STANDARD.TIME 0 2 \3.0 ns\ (_entity ((ns 4613937818241073152)))))
		(_port (_internal x1 ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal x2 ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 4 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behave 1 -1
	)
)
I 000047 55 782           1230509369908 behave
(_unit VHDL (inversor 0 15 (behave 0 21 ))
	(_version v147)
	(_time 1230509369909 2008.12.29 02:09:29)
	(_source (\./src/porti.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 72217373252420647724602920)
	(_entity
		(_time 1230501682329)
	)
	(_object
		(_generic (_internal del ~extSTD.STANDARD.TIME 0 16 \4.0 ns\ (_entity ((ns 4616189618054758400)))))
		(_port (_internal x ~extSTD.STANDARD.BIT 0 17 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 18 (_entity (_out ))))
		(_process
			(line__24(_architecture 0 0 24 (_assignment (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behave 1 -1
	)
)
I 000047 55 2697          1230509369995 struct
(_unit VHDL (circ_paritate 0 1 (struct 0 6 ))
	(_version v147)
	(_time 1230509369996 2008.12.29 02:09:29)
	(_source (\./src/circuit_paritate.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code c093cb95c99696d6c2cd869b91)
	(_entity
		(_time 1230502866788)
	)
	(_component
		(xor_gate
			(_object
				(_generic (_internal del ~extSTD.STANDARD.TIME 0 8 (_entity -1 ((ns 4613937818241073152)))))
				(_port (_internal x1 ~extSTD.STANDARD.BIT 0 9 (_entity (_in ))))
				(_port (_internal x2 ~extSTD.STANDARD.BIT 0 9 (_entity (_in ))))
				(_port (_internal y ~extSTD.STANDARD.BIT 0 10 (_entity (_out ))))
			)
		)
		(inv_gate
			(_object
				(_generic (_internal del ~extSTD.STANDARD.TIME 0 14 (_entity -1 ((ns 4616189618054758400)))))
				(_port (_internal x ~extSTD.STANDARD.BIT 0 15 (_entity (_in ))))
				(_port (_internal y ~extSTD.STANDARD.BIT 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation xor1 0 21 (_component xor_gate )
		(_port
			((x1)(v(0)))
			((x2)(v(1)))
			((y)(s1))
		)
		(_use (_implicit)
			(_generic
				((del)((ns 4613937818241073152)))
			)
			(_port
				((x1)(x1))
				((x2)(x2))
				((y)(y))
			)
		)
	)
	(_instantiation xor2 0 22 (_component xor_gate )
		(_port
			((x1)(v(2)))
			((x2)(v(3)))
			((y)(s2))
		)
		(_use (_implicit)
			(_generic
				((del)((ns 4613937818241073152)))
			)
			(_port
				((x1)(x1))
				((x2)(x2))
				((y)(y))
			)
		)
	)
	(_instantiation xor3 0 23 (_component xor_gate )
		(_generic
			((del)((ns 4616189618054758400)))
		)
		(_port
			((x1)(s1))
			((x2)(s2))
			((y)(s3))
		)
		(_use (_implicit)
			(_generic
				((del)((ns 4616189618054758400)))
			)
			(_port
				((x1)(x1))
				((x2)(x2))
				((y)(y))
			)
		)
	)
	(_instantiation inv1 0 24 (_component inv_gate )
		(_port
			((x)(s3))
			((y)(y))
		)
		(_use (_implicit)
			(_generic
				((del)((ns 4616189618054758400)))
			)
			(_port
				((x)(x))
				((y)(y))
			)
		)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 2 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal v ~BIT_VECTOR{3~downto~0}~12 0 2 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_signal (_internal s1 ~extSTD.STANDARD.BIT 0 18 (_architecture (_uni ))))
		(_signal (_internal s2 ~extSTD.STANDARD.BIT 0 18 (_architecture (_uni ))))
		(_signal (_internal s3 ~extSTD.STANDARD.BIT 0 18 (_architecture (_uni ))))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
)
I 000036 55 551 0 cfg_circ_paritate
(_configuration VHDL (cfg_circ_paritate 0 27 (circ_paritate))
	(_version v147)
	(_time 1230509369999 2008.12.29 02:09:29)
	(_source (\./src/circuit_paritate.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code c093cb95c69793d596ced39a98)
	(_architecture struct
		(_instantiation xor1
			(_entity . poarta_xor behave
			)
		)
		(_instantiation xor2
			(_entity . poarta_xor behave
			)
		)
		(_instantiation xor3
			(_entity . poarta_xor behave
			)
		)
		(_instantiation inv1
			(_entity . inversor behave
			)
		)
	)
)
I 000059 55 1366          1230509370007 comport_concurent1
(_unit VHDL (circ_paritate 0 1 (comport_concurent1 0 37 ))
	(_version v147)
	(_time 1230509370008 2008.12.29 02:09:30)
	(_source (\./src/circuit_paritate.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code cf9cc49a909999d9cc9989949e)
	(_entity
		(_time 1230502866788)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 2 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal v ~BIT_VECTOR{3~downto~0}~12 0 2 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_signal (_internal t1 ~extSTD.STANDARD.BIT 0 38 (_architecture (_uni ))))
		(_signal (_internal t2 ~extSTD.STANDARD.BIT 0 38 (_architecture (_uni ))))
		(_signal (_internal t3 ~extSTD.STANDARD.BIT 0 38 (_architecture (_uni ))))
		(_process
			(line__40(_architecture 0 0 40 (_assignment (_simple)(_target(1))(_sensitivity(4)))))
			(line__41(_architecture 1 0 41 (_assignment (_simple)(_target(4))(_sensitivity(2)(3)))))
			(line__42(_architecture 2 0 42 (_assignment (_simple)(_target(3))(_sensitivity(0(3))(0(2))))))
			(line__43(_architecture 3 0 43 (_assignment (_simple)(_target(2))(_sensitivity(0(1))(0(0))))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_model . comport_concurent1 4 -1
	)
)
I 000059 55 862           1230509370011 comport_concurent2
(_unit VHDL (circ_paritate 0 1 (comport_concurent2 0 46 ))
	(_version v147)
	(_time 1230509370012 2008.12.29 02:09:30)
	(_source (\./src/circuit_paritate.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code cf9cc49a909999d9ccc389949e)
	(_entity
		(_time 1230502866788)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 2 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal v ~BIT_VECTOR{3~downto~0}~12 0 2 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_process
			(line__49(_architecture 0 0 49 (_assignment (_simple)(_target(1))(_sensitivity(0(3))(0(2))(0(1))(0(0))))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_model . comport_concurent2 1 -1
	)
)
I 000059 55 1035          1230509370077 comport_secvential
(_unit VHDL (circ_paritate 0 1 (comport_secvential 0 8 ))
	(_version v147)
	(_time 1230509370078 2008.12.29 02:09:30)
	(_source (\./src/circuit_paritate.vhd\(\./src/circuit_paritate_secvential.vhd\)))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 1d4e171a404b4b0b1f4d5b464c)
	(_entity
		(_time 1230502866788)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 2 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal v ~BIT_VECTOR{3~downto~0}~12 0 2 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_variable (_internal nr_de_1 ~extSTD.STANDARD.INTEGER 1 17 (_process 0 ((i 0)))))
		(_process
			(line__11(_architecture 0 1 11 (_process (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . comport_secvential 1 -1
	)
)
I 000045 55 1522          1230509370135 test
(_unit VHDL (test 0 9 (test 0 12 ))
	(_version v147)
	(_time 1230509370136 2008.12.29 02:09:30)
	(_source (\./src/test.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 4c1e414e1a1a1b5b494f581618)
	(_entity
		(_time 1230502951618)
	)
	(_component
		(circ_paritate
			(_object
				(_port (_internal v ~BIT_VECTOR{3~downto~0}~13 0 14 (_entity (_in ))))
				(_port (_internal y ~extSTD.STANDARD.BIT 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation et 0 23 (_component circ_paritate )
		(_port
			((v)(vector))
			((y)(paritate_para))
		)
		(_use (_entity . circ_paritate)
		)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~13 0 14 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_type (_internal ~BIT_VECTOR{3~downto~0}~132 0 18 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_signal (_internal vector ~BIT_VECTOR{3~downto~0}~132 0 18 (_architecture (_uni ))))
		(_signal (_internal paritate_para ~extSTD.STANDARD.BIT 0 19 (_architecture (_uni ))))
		(_process
			(line__25(_architecture 0 0 25 (_assignment (_simple)(_target(0)))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_split (0)
	)
	(_static
		(16843009 )
		(65793 )
		(16777473 )
		(257 )
		(16842753 )
		(65537 )
		(16777217 )
		(1 )
		(16843008 )
		(65792 )
		(16777472 )
		(256 )
		(16842752 )
		(65536 )
		(16777216 )
		(0 )
	)
	(_model . test 1 -1
	)
)
I 000027 55 330 0 cfg_test
(_configuration VHDL (cfg_test 0 31 (test))
	(_version v147)
	(_time 1230509370139 2008.12.29 02:09:30)
	(_source (\./src/test.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 4c1f464e191b1f591a1a581618)
	(_architecture test
		(_instantiation et
			(_entity . circ_paritate comport_concurent1
			)
		)
	)
)
I 000061 55 1540          1230509370183 schift_register_arch
(_unit VHDL (shift_register 0 1 (schift_register_arch 0 9 ))
	(_version v147)
	(_time 1230509370184 2008.12.29 02:09:30)
	(_source (\./src/shift.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 7b29717a212c266d7c7e6f227c)
	(_entity
		(_time 1230505916084)
	)
	(_object
		(_generic (_internal n ~extSTD.STANDARD.NATURAL 0 2 \4\ (_entity ((i 4)))))
		(_type (_internal ~BIT_VECTOR{n-1~downto~0}~12 0 3 (_array ~extSTD.STANDARD.BIT ((_downto (c 1 )(i 0))))))
		(_port (_internal p_in ~BIT_VECTOR{n-1~downto~0}~12 0 3 (_entity (_in ))))
		(_type (_internal ~BIT_VECTOR{n-1~downto~0}~122 0 4 (_array ~extSTD.STANDARD.BIT ((_downto (c 2 )(i 0))))))
		(_port (_internal p_out ~BIT_VECTOR{n-1~downto~0}~122 0 4 (_entity (_out ))))
		(_port (_internal reset ~extSTD.STANDARD.BIT 0 5 (_entity (_in ))))
		(_port (_internal clock ~extSTD.STANDARD.BIT 0 5 (_entity (_in ))))
		(_port (_internal shift ~extSTD.STANDARD.BIT 0 5 (_entity (_in ))))
		(_port (_internal LOAD ~extSTD.STANDARD.BIT 0 5 (_entity (_in ))))
		(_port (_internal s_in ~extSTD.STANDARD.BIT 0 6 (_entity (_in ))))
		(_process
			(line__11(_architecture 0 0 11 (_process (_simple)(_target(1(0)))(_sensitivity(3)))))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_model . schift_register_arch 3 -1
	)
)
I 000055 55 1085          1230509370232 behave_clk_gen
(_unit VHDL (clk_gen 0 1 (behave_clk_gen 0 6 ))
	(_version v147)
	(_time 1230509370233 2008.12.29 02:09:30)
	(_source (\./src/shift_test.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code aaf9a0fda8fdacbffcf9bdf0fe)
	(_entity
		(_time 1230507793619)
	)
	(_object
		(_generic (_internal t_high ~extSTD.STANDARD.TIME 0 2 \30.0 ns\ (_entity ((ns 4629137466983448576)))))
		(_generic (_internal t_period ~extSTD.STANDARD.TIME 0 2 \50.0 ns\ (_entity ((ns 4632233691727265792)))))
		(_generic (_internal t_reset ~extSTD.STANDARD.TIME 0 2 \10.0 ns\ (_entity ((ns 4621819117588971520)))))
		(_port (_internal clock ~extSTD.STANDARD.BIT 0 3 (_entity (_out ((i 1))))))
		(_port (_internal reset ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_process
			(line__8(_architecture 0 0 8 (_assignment (_simple)(_target(1)))))
			(line__10(_architecture 1 0 10 (_process (_wait_for)(_target(0)))))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behave_clk_gen 2 -1
	)
)
I 000056 55 1725          1230509370238 shift_test_arch
(_unit VHDL (shift_test 0 1 (shift_test_arch 0 20 ))
	(_version v147)
	(_time 1230509370239 2008.12.29 02:09:30)
	(_source (\./src/shift_test.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code b9ebb3edb8eee4afbeb6ade0be)
	(_entity
		(_time 1230506042688)
	)
	(_component
		(clk_gen
			(_object
				(_generic (_internal t_high ~extSTD.STANDARD.TIME 0 30 (_entity -1 ((ns 4629137466983448576)))))
				(_generic (_internal t_period ~extSTD.STANDARD.TIME 0 30 (_entity -1 ((ns 4632233691727265792)))))
				(_generic (_internal t_reset ~extSTD.STANDARD.TIME 0 30 (_entity -1 ((ns 4621819117588971520)))))
				(_port (_internal clock ~extSTD.STANDARD.BIT 0 31 (_entity (_out ((i 1))))))
				(_port (_internal reset ~extSTD.STANDARD.BIT 0 31 (_entity (_out ))))
			)
		)
	)
	(_instantiation st 0 39 (_component clk_gen )
		(_port
			((clock)(clock))
		)
		(_use (_entity . clk_gen)
		)
	)
	(_object
		(_signal (_internal clock ~extSTD.STANDARD.BIT 0 34 (_architecture (_uni ))))
		(_type (_internal ~BIT_VECTOR{3~downto~0}~13 0 35 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_signal (_internal p_out ~BIT_VECTOR{3~downto~0}~13 0 35 (_architecture (_uni ))))
		(_signal (_internal p_in ~BIT_VECTOR{3~downto~0}~13 0 36 (_architecture (_uni ))))
		(_signal (_internal start ~extSTD.STANDARD.BIT 0 37 (_architecture (_uni ))))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
)
I 000047 55 851           1230509440755 behave
(_unit VHDL (poarta_xor 0 1 (behave 0 7 ))
	(_version v147)
	(_time 1230509440756 2008.12.29 02:10:40)
	(_source (\./src/porti.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 2a7b7e2e2d7d7f3d287e3e707a)
	(_entity
		(_time 1230503357260)
	)
	(_object
		(_generic (_internal del ~extSTD.STANDARD.TIME 0 2 \3.0 ns\ (_entity ((ns 4613937818241073152)))))
		(_port (_internal x1 ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal x2 ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 4 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behave 1 -1
	)
)
I 000047 55 782           1230509440761 behave
(_unit VHDL (inversor 0 15 (behave 0 21 ))
	(_version v147)
	(_time 1230509440762 2008.12.29 02:10:40)
	(_source (\./src/porti.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 3969643c656f6b2f3c6f2b626b)
	(_entity
		(_time 1230501682329)
	)
	(_object
		(_generic (_internal del ~extSTD.STANDARD.TIME 0 16 \4.0 ns\ (_entity ((ns 4616189618054758400)))))
		(_port (_internal x ~extSTD.STANDARD.BIT 0 17 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 18 (_entity (_out ))))
		(_process
			(line__24(_architecture 0 0 24 (_assignment (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behave 1 -1
	)
)
I 000047 55 2697          1230509440842 struct
(_unit VHDL (circ_paritate 0 1 (struct 0 6 ))
	(_version v147)
	(_time 1230509440843 2008.12.29 02:10:40)
	(_source (\./src/circuit_paritate.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 87d7d08989d1d191858ac1dcd6)
	(_entity
		(_time 1230502866788)
	)
	(_component
		(xor_gate
			(_object
				(_generic (_internal del ~extSTD.STANDARD.TIME 0 8 (_entity -1 ((ns 4613937818241073152)))))
				(_port (_internal x1 ~extSTD.STANDARD.BIT 0 9 (_entity (_in ))))
				(_port (_internal x2 ~extSTD.STANDARD.BIT 0 9 (_entity (_in ))))
				(_port (_internal y ~extSTD.STANDARD.BIT 0 10 (_entity (_out ))))
			)
		)
		(inv_gate
			(_object
				(_generic (_internal del ~extSTD.STANDARD.TIME 0 14 (_entity -1 ((ns 4616189618054758400)))))
				(_port (_internal x ~extSTD.STANDARD.BIT 0 15 (_entity (_in ))))
				(_port (_internal y ~extSTD.STANDARD.BIT 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation xor1 0 21 (_component xor_gate )
		(_port
			((x1)(v(0)))
			((x2)(v(1)))
			((y)(s1))
		)
		(_use (_implicit)
			(_generic
				((del)((ns 4613937818241073152)))
			)
			(_port
				((x1)(x1))
				((x2)(x2))
				((y)(y))
			)
		)
	)
	(_instantiation xor2 0 22 (_component xor_gate )
		(_port
			((x1)(v(2)))
			((x2)(v(3)))
			((y)(s2))
		)
		(_use (_implicit)
			(_generic
				((del)((ns 4613937818241073152)))
			)
			(_port
				((x1)(x1))
				((x2)(x2))
				((y)(y))
			)
		)
	)
	(_instantiation xor3 0 23 (_component xor_gate )
		(_generic
			((del)((ns 4616189618054758400)))
		)
		(_port
			((x1)(s1))
			((x2)(s2))
			((y)(s3))
		)
		(_use (_implicit)
			(_generic
				((del)((ns 4616189618054758400)))
			)
			(_port
				((x1)(x1))
				((x2)(x2))
				((y)(y))
			)
		)
	)
	(_instantiation inv1 0 24 (_component inv_gate )
		(_port
			((x)(s3))
			((y)(y))
		)
		(_use (_implicit)
			(_generic
				((del)((ns 4616189618054758400)))
			)
			(_port
				((x)(x))
				((y)(y))
			)
		)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 2 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal v ~BIT_VECTOR{3~downto~0}~12 0 2 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_signal (_internal s1 ~extSTD.STANDARD.BIT 0 18 (_architecture (_uni ))))
		(_signal (_internal s2 ~extSTD.STANDARD.BIT 0 18 (_architecture (_uni ))))
		(_signal (_internal s3 ~extSTD.STANDARD.BIT 0 18 (_architecture (_uni ))))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
)
I 000036 55 551 0 cfg_circ_paritate
(_configuration VHDL (cfg_circ_paritate 0 27 (circ_paritate))
	(_version v147)
	(_time 1230509440846 2008.12.29 02:10:40)
	(_source (\./src/circuit_paritate.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 87d7d08986d0d492d18994dddf)
	(_architecture struct
		(_instantiation xor1
			(_entity . poarta_xor behave
			)
		)
		(_instantiation xor2
			(_entity . poarta_xor behave
			)
		)
		(_instantiation xor3
			(_entity . poarta_xor behave
			)
		)
		(_instantiation inv1
			(_entity . inversor behave
			)
		)
	)
)
I 000059 55 1366          1230509440863 comport_concurent1
(_unit VHDL (circ_paritate 0 1 (comport_concurent1 0 37 ))
	(_version v147)
	(_time 1230509440864 2008.12.29 02:10:40)
	(_source (\./src/circuit_paritate.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 97c7c09899c1c18194c1d1ccc6)
	(_entity
		(_time 1230502866788)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 2 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal v ~BIT_VECTOR{3~downto~0}~12 0 2 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_signal (_internal t1 ~extSTD.STANDARD.BIT 0 38 (_architecture (_uni ))))
		(_signal (_internal t2 ~extSTD.STANDARD.BIT 0 38 (_architecture (_uni ))))
		(_signal (_internal t3 ~extSTD.STANDARD.BIT 0 38 (_architecture (_uni ))))
		(_process
			(line__40(_architecture 0 0 40 (_assignment (_simple)(_target(1))(_sensitivity(4)))))
			(line__41(_architecture 1 0 41 (_assignment (_simple)(_target(4))(_sensitivity(2)(3)))))
			(line__42(_architecture 2 0 42 (_assignment (_simple)(_target(3))(_sensitivity(0(3))(0(2))))))
			(line__43(_architecture 3 0 43 (_assignment (_simple)(_target(2))(_sensitivity(0(1))(0(0))))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_model . comport_concurent1 4 -1
	)
)
I 000059 55 862           1230509440867 comport_concurent2
(_unit VHDL (circ_paritate 0 1 (comport_concurent2 0 46 ))
	(_version v147)
	(_time 1230509440868 2008.12.29 02:10:40)
	(_source (\./src/circuit_paritate.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code a6f6f1f1a9f0f0b0a5aae0fdf7)
	(_entity
		(_time 1230502866788)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 2 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal v ~BIT_VECTOR{3~downto~0}~12 0 2 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_process
			(line__49(_architecture 0 0 49 (_assignment (_simple)(_target(1))(_sensitivity(0(3))(0(2))(0(1))(0(0))))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_model . comport_concurent2 1 -1
	)
)
I 000059 55 1035          1230509440930 comport_secvential
(_unit VHDL (circ_paritate 0 1 (comport_secvential 0 8 ))
	(_version v147)
	(_time 1230509440931 2008.12.29 02:10:40)
	(_source (\./src/circuit_paritate.vhd\(\./src/circuit_paritate_secvential.vhd\)))
	(_use (std(standard)))
	(_parameters dbg)
	(_code e5b5b2b6e9b3b3f3e7b5a3beb4)
	(_entity
		(_time 1230502866788)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 2 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal v ~BIT_VECTOR{3~downto~0}~12 0 2 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_variable (_internal nr_de_1 ~extSTD.STANDARD.INTEGER 1 17 (_process 0 ((i 0)))))
		(_process
			(line__11(_architecture 0 1 11 (_process (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . comport_secvential 1 -1
	)
)
I 000045 55 1522          1230509440985 test
(_unit VHDL (test 0 9 (test 0 12 ))
	(_version v147)
	(_time 1230509440986 2008.12.29 02:10:40)
	(_source (\./src/test.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 14454513154243031117004e40)
	(_entity
		(_time 1230502951618)
	)
	(_component
		(circ_paritate
			(_object
				(_port (_internal v ~BIT_VECTOR{3~downto~0}~13 0 14 (_entity (_in ))))
				(_port (_internal y ~extSTD.STANDARD.BIT 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation et 0 23 (_component circ_paritate )
		(_port
			((v)(vector))
			((y)(paritate_para))
		)
		(_use (_entity . circ_paritate)
		)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~13 0 14 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_type (_internal ~BIT_VECTOR{3~downto~0}~132 0 18 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_signal (_internal vector ~BIT_VECTOR{3~downto~0}~132 0 18 (_architecture (_uni ))))
		(_signal (_internal paritate_para ~extSTD.STANDARD.BIT 0 19 (_architecture (_uni ))))
		(_process
			(line__25(_architecture 0 0 25 (_assignment (_simple)(_target(0)))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_split (0)
	)
	(_static
		(16843009 )
		(65793 )
		(16777473 )
		(257 )
		(16842753 )
		(65537 )
		(16777217 )
		(1 )
		(16843008 )
		(65792 )
		(16777472 )
		(256 )
		(16842752 )
		(65536 )
		(16777216 )
		(0 )
	)
	(_model . test 1 -1
	)
)
I 000027 55 330 0 cfg_test
(_configuration VHDL (cfg_test 0 31 (test))
	(_version v147)
	(_time 1230509440989 2008.12.29 02:10:40)
	(_source (\./src/test.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 14444213164347014242004e40)
	(_architecture test
		(_instantiation et
			(_entity . circ_paritate comport_concurent1
			)
		)
	)
)
I 000061 55 1540          1230509441032 schift_register_arch
(_unit VHDL (shift_register 0 1 (schift_register_arch 0 9 ))
	(_version v147)
	(_time 1230509441033 2008.12.29 02:10:41)
	(_source (\./src/shift.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 4213144048151f544547561b45)
	(_entity
		(_time 1230505916084)
	)
	(_object
		(_generic (_internal n ~extSTD.STANDARD.NATURAL 0 2 \4\ (_entity ((i 4)))))
		(_type (_internal ~BIT_VECTOR{n-1~downto~0}~12 0 3 (_array ~extSTD.STANDARD.BIT ((_downto (c 1 )(i 0))))))
		(_port (_internal p_in ~BIT_VECTOR{n-1~downto~0}~12 0 3 (_entity (_in ))))
		(_type (_internal ~BIT_VECTOR{n-1~downto~0}~122 0 4 (_array ~extSTD.STANDARD.BIT ((_downto (c 2 )(i 0))))))
		(_port (_internal p_out ~BIT_VECTOR{n-1~downto~0}~122 0 4 (_entity (_out ))))
		(_port (_internal reset ~extSTD.STANDARD.BIT 0 5 (_entity (_in ))))
		(_port (_internal clock ~extSTD.STANDARD.BIT 0 5 (_entity (_in ))))
		(_port (_internal shift ~extSTD.STANDARD.BIT 0 5 (_entity (_in ))))
		(_port (_internal LOAD ~extSTD.STANDARD.BIT 0 5 (_entity (_in ))))
		(_port (_internal s_in ~extSTD.STANDARD.BIT 0 6 (_entity (_in ))))
		(_process
			(line__11(_architecture 0 0 11 (_process (_simple)(_target(1(0)))(_sensitivity(3)))))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_model . schift_register_arch 3 -1
	)
)
I 000055 55 1085          1230509441077 behave_clk_gen
(_unit VHDL (clk_gen 0 1 (behave_clk_gen 0 6 ))
	(_version v147)
	(_time 1230509441078 2008.12.29 02:10:41)
	(_source (\./src/shift_test.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 71212770232677642722662b25)
	(_entity
		(_time 1230507793619)
	)
	(_object
		(_generic (_internal t_high ~extSTD.STANDARD.TIME 0 2 \30.0 ns\ (_entity ((ns 4629137466983448576)))))
		(_generic (_internal t_period ~extSTD.STANDARD.TIME 0 2 \50.0 ns\ (_entity ((ns 4632233691727265792)))))
		(_generic (_internal t_reset ~extSTD.STANDARD.TIME 0 2 \10.0 ns\ (_entity ((ns 4621819117588971520)))))
		(_port (_internal clock ~extSTD.STANDARD.BIT 0 3 (_entity (_out ((i 1))))))
		(_port (_internal reset ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_process
			(line__8(_architecture 0 0 8 (_assignment (_simple)(_target(1)))))
			(line__10(_architecture 1 0 10 (_process (_wait_for)(_target(0)))))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behave_clk_gen 2 -1
	)
)
I 000056 55 3080          1230509441083 shift_test_arch
(_unit VHDL (shift_test 0 1 (shift_test_arch 0 20 ))
	(_version v147)
	(_time 1230509441084 2008.12.29 02:10:41)
	(_source (\./src/shift_test.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 7120277078262c67767e652876)
	(_entity
		(_time 1230506042688)
	)
	(_component
		(clk_gen
			(_object
				(_generic (_internal t_high ~extSTD.STANDARD.TIME 0 30 (_entity -1 ((ns 4629137466983448576)))))
				(_generic (_internal t_period ~extSTD.STANDARD.TIME 0 30 (_entity -1 ((ns 4632233691727265792)))))
				(_generic (_internal t_reset ~extSTD.STANDARD.TIME 0 30 (_entity -1 ((ns 4621819117588971520)))))
				(_port (_internal clock ~extSTD.STANDARD.BIT 0 31 (_entity (_out ((i 1))))))
				(_port (_internal reset ~extSTD.STANDARD.BIT 0 31 (_entity (_out ))))
			)
		)
		(shift_register
			(_object
				(_generic (_internal n ~extSTD.STANDARD.NATURAL 0 22 (_entity -1 ((i 4)))))
				(_type (_internal ~BIT_VECTOR{n-1~downto~0}~13 0 23 (_array ~extSTD.STANDARD.BIT ((_downto (c 0 )(i 0))))))
				(_port (_internal p_in ~BIT_VECTOR{n-1~downto~0}~13 0 23 (_entity (_in ))))
				(_type (_internal ~BIT_VECTOR{n-1~downto~0}~132 0 24 (_array ~extSTD.STANDARD.BIT ((_downto (c 1 )(i 0))))))
				(_port (_internal p_out ~BIT_VECTOR{n-1~downto~0}~132 0 24 (_entity (_out ))))
				(_port (_internal reset ~extSTD.STANDARD.BIT 0 25 (_entity (_in ))))
				(_port (_internal clock ~extSTD.STANDARD.BIT 0 25 (_entity (_in ))))
				(_port (_internal shift ~extSTD.STANDARD.BIT 0 25 (_entity (_in ))))
				(_port (_internal LOAD ~extSTD.STANDARD.BIT 0 25 (_entity (_in ))))
				(_port (_internal s_in ~extSTD.STANDARD.BIT 0 26 (_entity (_in ))))
			)
		)
	)
	(_instantiation st 0 39 (_component clk_gen )
		(_port
			((clock)(clock))
		)
		(_use (_entity . clk_gen)
		)
	)
	(_instantiation st1 0 40 (_component shift_register )
		(_port
			((p_in)((_others(i 1))))
			((p_out)(p_out))
			((reset)((i 0)))
			((clock)(clock))
			((shift)((i 0)))
			((LOAD)((i 0)))
			((s_in)((i 0)))
		)
		(_use (_entity . shift_register)
			(_port
				((p_in)(p_in))
				((p_out)(p_out))
				((reset)(reset))
				((clock)(clock))
				((shift)(shift))
				((LOAD)(LOAD))
				((s_in)(s_in))
			)
		)
	)
	(_object
		(_signal (_internal clock ~extSTD.STANDARD.BIT 0 34 (_architecture (_uni ))))
		(_type (_internal ~BIT_VECTOR{3~downto~0}~13 0 35 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_signal (_internal p_out ~BIT_VECTOR{3~downto~0}~13 0 35 (_architecture (_uni ))))
		(_signal (_internal p_in ~BIT_VECTOR{3~downto~0}~13 0 36 (_architecture (_uni ))))
		(_signal (_internal start ~extSTD.STANDARD.BIT 0 37 (_architecture (_uni ))))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
	(_model . shift_test_arch 2 -1
	)
)
I 000047 55 851           1230509517818 behave
(_unit VHDL (poarta_xor 0 1 (behave 0 7 ))
	(_version v147)
	(_time 1230509517819 2008.12.29 02:11:57)
	(_source (\./src/porti.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 42471340161517554016561812)
	(_entity
		(_time 1230503357260)
	)
	(_object
		(_generic (_internal del ~extSTD.STANDARD.TIME 0 2 \3.0 ns\ (_entity ((ns 4613937818241073152)))))
		(_port (_internal x1 ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal x2 ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 4 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behave 1 -1
	)
)
I 000047 55 782           1230509517824 behave
(_unit VHDL (inversor 0 15 (behave 0 21 ))
	(_version v147)
	(_time 1230509517825 2008.12.29 02:11:57)
	(_source (\./src/porti.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 42461a40151410544714501910)
	(_entity
		(_time 1230501682329)
	)
	(_object
		(_generic (_internal del ~extSTD.STANDARD.TIME 0 16 \4.0 ns\ (_entity ((ns 4616189618054758400)))))
		(_port (_internal x ~extSTD.STANDARD.BIT 0 17 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 18 (_entity (_out ))))
		(_process
			(line__24(_architecture 0 0 24 (_assignment (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behave 1 -1
	)
)
I 000047 55 2697          1230509517916 struct
(_unit VHDL (circ_paritate 0 1 (struct 0 6 ))
	(_version v147)
	(_time 1230509517917 2008.12.29 02:11:57)
	(_source (\./src/circuit_paritate.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 9f9bcd90c0c9c9899d92d9c4ce)
	(_entity
		(_time 1230502866788)
	)
	(_component
		(xor_gate
			(_object
				(_generic (_internal del ~extSTD.STANDARD.TIME 0 8 (_entity -1 ((ns 4613937818241073152)))))
				(_port (_internal x1 ~extSTD.STANDARD.BIT 0 9 (_entity (_in ))))
				(_port (_internal x2 ~extSTD.STANDARD.BIT 0 9 (_entity (_in ))))
				(_port (_internal y ~extSTD.STANDARD.BIT 0 10 (_entity (_out ))))
			)
		)
		(inv_gate
			(_object
				(_generic (_internal del ~extSTD.STANDARD.TIME 0 14 (_entity -1 ((ns 4616189618054758400)))))
				(_port (_internal x ~extSTD.STANDARD.BIT 0 15 (_entity (_in ))))
				(_port (_internal y ~extSTD.STANDARD.BIT 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation xor1 0 21 (_component xor_gate )
		(_port
			((x1)(v(0)))
			((x2)(v(1)))
			((y)(s1))
		)
		(_use (_implicit)
			(_generic
				((del)((ns 4613937818241073152)))
			)
			(_port
				((x1)(x1))
				((x2)(x2))
				((y)(y))
			)
		)
	)
	(_instantiation xor2 0 22 (_component xor_gate )
		(_port
			((x1)(v(2)))
			((x2)(v(3)))
			((y)(s2))
		)
		(_use (_implicit)
			(_generic
				((del)((ns 4613937818241073152)))
			)
			(_port
				((x1)(x1))
				((x2)(x2))
				((y)(y))
			)
		)
	)
	(_instantiation xor3 0 23 (_component xor_gate )
		(_generic
			((del)((ns 4616189618054758400)))
		)
		(_port
			((x1)(s1))
			((x2)(s2))
			((y)(s3))
		)
		(_use (_implicit)
			(_generic
				((del)((ns 4616189618054758400)))
			)
			(_port
				((x1)(x1))
				((x2)(x2))
				((y)(y))
			)
		)
	)
	(_instantiation inv1 0 24 (_component inv_gate )
		(_port
			((x)(s3))
			((y)(y))
		)
		(_use (_implicit)
			(_generic
				((del)((ns 4616189618054758400)))
			)
			(_port
				((x)(x))
				((y)(y))
			)
		)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 2 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal v ~BIT_VECTOR{3~downto~0}~12 0 2 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_signal (_internal s1 ~extSTD.STANDARD.BIT 0 18 (_architecture (_uni ))))
		(_signal (_internal s2 ~extSTD.STANDARD.BIT 0 18 (_architecture (_uni ))))
		(_signal (_internal s3 ~extSTD.STANDARD.BIT 0 18 (_architecture (_uni ))))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
)
I 000036 55 551 0 cfg_circ_paritate
(_configuration VHDL (cfg_circ_paritate 0 27 (circ_paritate))
	(_version v147)
	(_time 1230509517920 2008.12.29 02:11:57)
	(_source (\./src/circuit_paritate.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 9f9bcd90cfc8cc8ac9918cc5c7)
	(_architecture struct
		(_instantiation xor1
			(_entity . poarta_xor behave
			)
		)
		(_instantiation xor2
			(_entity . poarta_xor behave
			)
		)
		(_instantiation xor3
			(_entity . poarta_xor behave
			)
		)
		(_instantiation inv1
			(_entity . inversor behave
			)
		)
	)
)
I 000059 55 1366          1230509517936 comport_concurent1
(_unit VHDL (circ_paritate 0 1 (comport_concurent1 0 37 ))
	(_version v147)
	(_time 1230509517937 2008.12.29 02:11:57)
	(_source (\./src/circuit_paritate.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code afabfdf8f0f9f9b9acf9e9f4fe)
	(_entity
		(_time 1230502866788)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 2 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal v ~BIT_VECTOR{3~downto~0}~12 0 2 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_signal (_internal t1 ~extSTD.STANDARD.BIT 0 38 (_architecture (_uni ))))
		(_signal (_internal t2 ~extSTD.STANDARD.BIT 0 38 (_architecture (_uni ))))
		(_signal (_internal t3 ~extSTD.STANDARD.BIT 0 38 (_architecture (_uni ))))
		(_process
			(line__40(_architecture 0 0 40 (_assignment (_simple)(_target(1))(_sensitivity(4)))))
			(line__41(_architecture 1 0 41 (_assignment (_simple)(_target(4))(_sensitivity(2)(3)))))
			(line__42(_architecture 2 0 42 (_assignment (_simple)(_target(3))(_sensitivity(0(3))(0(2))))))
			(line__43(_architecture 3 0 43 (_assignment (_simple)(_target(2))(_sensitivity(0(1))(0(0))))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_model . comport_concurent1 4 -1
	)
)
I 000059 55 862           1230509517940 comport_concurent2
(_unit VHDL (circ_paritate 0 1 (comport_concurent2 0 46 ))
	(_version v147)
	(_time 1230509517941 2008.12.29 02:11:57)
	(_source (\./src/circuit_paritate.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code bfbbedebe0e9e9a9bcb3f9e4ee)
	(_entity
		(_time 1230502866788)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 2 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal v ~BIT_VECTOR{3~downto~0}~12 0 2 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_process
			(line__49(_architecture 0 0 49 (_assignment (_simple)(_target(1))(_sensitivity(0(3))(0(2))(0(1))(0(0))))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_model . comport_concurent2 1 -1
	)
)
I 000059 55 1035          1230509518004 comport_secvential
(_unit VHDL (circ_paritate 0 1 (comport_secvential 0 8 ))
	(_version v147)
	(_time 1230509518005 2008.12.29 02:11:58)
	(_source (\./src/circuit_paritate.vhd\(\./src/circuit_paritate_secvential.vhd\)))
	(_use (std(standard)))
	(_parameters dbg)
	(_code fdf9afada0ababebffadbba6ac)
	(_entity
		(_time 1230502866788)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 2 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal v ~BIT_VECTOR{3~downto~0}~12 0 2 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_variable (_internal nr_de_1 ~extSTD.STANDARD.INTEGER 1 17 (_process 0 ((i 0)))))
		(_process
			(line__11(_architecture 0 1 11 (_process (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . comport_secvential 1 -1
	)
)
I 000045 55 1522          1230509518055 test
(_unit VHDL (test 0 9 (test 0 12 ))
	(_version v147)
	(_time 1230509518056 2008.12.29 02:11:58)
	(_source (\./src/test.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 2c297a287a7a7b3b292f387678)
	(_entity
		(_time 1230502951618)
	)
	(_component
		(circ_paritate
			(_object
				(_port (_internal v ~BIT_VECTOR{3~downto~0}~13 0 14 (_entity (_in ))))
				(_port (_internal y ~extSTD.STANDARD.BIT 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation et 0 23 (_component circ_paritate )
		(_port
			((v)(vector))
			((y)(paritate_para))
		)
		(_use (_entity . circ_paritate)
		)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~13 0 14 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_type (_internal ~BIT_VECTOR{3~downto~0}~132 0 18 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_signal (_internal vector ~BIT_VECTOR{3~downto~0}~132 0 18 (_architecture (_uni ))))
		(_signal (_internal paritate_para ~extSTD.STANDARD.BIT 0 19 (_architecture (_uni ))))
		(_process
			(line__25(_architecture 0 0 25 (_assignment (_simple)(_target(0)))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_split (0)
	)
	(_static
		(16843009 )
		(65793 )
		(16777473 )
		(257 )
		(16842753 )
		(65537 )
		(16777217 )
		(1 )
		(16843008 )
		(65792 )
		(16777472 )
		(256 )
		(16842752 )
		(65536 )
		(16777216 )
		(0 )
	)
	(_model . test 1 -1
	)
)
I 000027 55 330 0 cfg_test
(_configuration VHDL (cfg_test 0 31 (test))
	(_version v147)
	(_time 1230509518059 2008.12.29 02:11:58)
	(_source (\./src/test.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 2c287d28797b7f397a7a387678)
	(_architecture test
		(_instantiation et
			(_entity . circ_paritate comport_concurent1
			)
		)
	)
)
I 000061 55 1540          1230509518100 schift_register_arch
(_unit VHDL (shift_register 0 1 (schift_register_arch 0 9 ))
	(_version v147)
	(_time 1230509518101 2008.12.29 02:11:58)
	(_source (\./src/shift.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 5b5e0a58010c064d5c5e4f025c)
	(_entity
		(_time 1230505916084)
	)
	(_object
		(_generic (_internal n ~extSTD.STANDARD.NATURAL 0 2 \4\ (_entity ((i 4)))))
		(_type (_internal ~BIT_VECTOR{n-1~downto~0}~12 0 3 (_array ~extSTD.STANDARD.BIT ((_downto (c 1 )(i 0))))))
		(_port (_internal p_in ~BIT_VECTOR{n-1~downto~0}~12 0 3 (_entity (_in ))))
		(_type (_internal ~BIT_VECTOR{n-1~downto~0}~122 0 4 (_array ~extSTD.STANDARD.BIT ((_downto (c 2 )(i 0))))))
		(_port (_internal p_out ~BIT_VECTOR{n-1~downto~0}~122 0 4 (_entity (_out ))))
		(_port (_internal reset ~extSTD.STANDARD.BIT 0 5 (_entity (_in ))))
		(_port (_internal clock ~extSTD.STANDARD.BIT 0 5 (_entity (_in ))))
		(_port (_internal shift ~extSTD.STANDARD.BIT 0 5 (_entity (_in ))))
		(_port (_internal LOAD ~extSTD.STANDARD.BIT 0 5 (_entity (_in ))))
		(_port (_internal s_in ~extSTD.STANDARD.BIT 0 6 (_entity (_in ))))
		(_process
			(line__11(_architecture 0 0 11 (_process (_simple)(_target(1(0)))(_sensitivity(3)))))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_model . schift_register_arch 3 -1
	)
)
I 000055 55 1085          1230509518149 behave_clk_gen
(_unit VHDL (clk_gen 0 1 (behave_clk_gen 0 6 ))
	(_version v147)
	(_time 1230509518150 2008.12.29 02:11:58)
	(_source (\./src/shift_test.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 898dd887d3de8f9cdfda9ed3dd)
	(_entity
		(_time 1230507793619)
	)
	(_object
		(_generic (_internal t_high ~extSTD.STANDARD.TIME 0 2 \30.0 ns\ (_entity ((ns 4629137466983448576)))))
		(_generic (_internal t_period ~extSTD.STANDARD.TIME 0 2 \50.0 ns\ (_entity ((ns 4632233691727265792)))))
		(_generic (_internal t_reset ~extSTD.STANDARD.TIME 0 2 \10.0 ns\ (_entity ((ns 4621819117588971520)))))
		(_port (_internal clock ~extSTD.STANDARD.BIT 0 3 (_entity (_out ((i 1))))))
		(_port (_internal reset ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_process
			(line__8(_architecture 0 0 8 (_assignment (_simple)(_target(1)))))
			(line__10(_architecture 1 0 10 (_process (_wait_for)(_target(0)))))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behave_clk_gen 2 -1
	)
)
I 000056 55 3080          1230509518155 shift_test_arch
(_unit VHDL (shift_test 0 1 (shift_test_arch 0 20 ))
	(_version v147)
	(_time 1230509518156 2008.12.29 02:11:58)
	(_source (\./src/shift_test.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 898cd88788ded49f8e869dd08e)
	(_entity
		(_time 1230506042688)
	)
	(_component
		(clk_gen
			(_object
				(_generic (_internal t_high ~extSTD.STANDARD.TIME 0 30 (_entity -1 ((ns 4629137466983448576)))))
				(_generic (_internal t_period ~extSTD.STANDARD.TIME 0 30 (_entity -1 ((ns 4632233691727265792)))))
				(_generic (_internal t_reset ~extSTD.STANDARD.TIME 0 30 (_entity -1 ((ns 4621819117588971520)))))
				(_port (_internal clock ~extSTD.STANDARD.BIT 0 31 (_entity (_out ((i 1))))))
				(_port (_internal reset ~extSTD.STANDARD.BIT 0 31 (_entity (_out ))))
			)
		)
		(shift_register
			(_object
				(_generic (_internal n ~extSTD.STANDARD.NATURAL 0 22 (_entity -1 ((i 4)))))
				(_type (_internal ~BIT_VECTOR{n-1~downto~0}~13 0 23 (_array ~extSTD.STANDARD.BIT ((_downto (c 0 )(i 0))))))
				(_port (_internal p_in ~BIT_VECTOR{n-1~downto~0}~13 0 23 (_entity (_in ))))
				(_type (_internal ~BIT_VECTOR{n-1~downto~0}~132 0 24 (_array ~extSTD.STANDARD.BIT ((_downto (c 1 )(i 0))))))
				(_port (_internal p_out ~BIT_VECTOR{n-1~downto~0}~132 0 24 (_entity (_out ))))
				(_port (_internal reset ~extSTD.STANDARD.BIT 0 25 (_entity (_in ))))
				(_port (_internal clock ~extSTD.STANDARD.BIT 0 25 (_entity (_in ))))
				(_port (_internal shift ~extSTD.STANDARD.BIT 0 25 (_entity (_in ))))
				(_port (_internal LOAD ~extSTD.STANDARD.BIT 0 25 (_entity (_in ))))
				(_port (_internal s_in ~extSTD.STANDARD.BIT 0 26 (_entity (_in ))))
			)
		)
	)
	(_instantiation st 0 39 (_component clk_gen )
		(_port
			((clock)(clock))
		)
		(_use (_entity . clk_gen)
		)
	)
	(_instantiation st1 0 40 (_component shift_register )
		(_port
			((p_in)((_others(i 1))))
			((p_out)(p_out))
			((reset)((i 0)))
			((clock)(clock))
			((shift)((i 0)))
			((LOAD)((i 0)))
			((s_in)((i 0)))
		)
		(_use (_entity . shift_register)
			(_port
				((p_in)(p_in))
				((p_out)(p_out))
				((reset)(reset))
				((clock)(clock))
				((shift)(shift))
				((LOAD)(LOAD))
				((s_in)(s_in))
			)
		)
	)
	(_object
		(_signal (_internal clock ~extSTD.STANDARD.BIT 0 34 (_architecture (_uni ))))
		(_type (_internal ~BIT_VECTOR{3~downto~0}~13 0 35 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_signal (_internal p_out ~BIT_VECTOR{3~downto~0}~13 0 35 (_architecture (_uni ))))
		(_signal (_internal p_in ~BIT_VECTOR{3~downto~0}~13 0 36 (_architecture (_uni ))))
		(_signal (_internal start ~extSTD.STANDARD.BIT 0 37 (_architecture (_uni ))))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
	(_model . shift_test_arch 2 -1
	)
)
I 000047 55 851           1230509588521 behave
(_unit VHDL (poarta_xor 0 1 (behave 0 7 ))
	(_version v147)
	(_time 1230509588522 2008.12.29 02:13:08)
	(_source (\./src/porti.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 6d69386d6f3a387a6f3979373d)
	(_entity
		(_time 1230503357260)
	)
	(_object
		(_generic (_internal del ~extSTD.STANDARD.TIME 0 2 \3.0 ns\ (_entity ((ns 4613937818241073152)))))
		(_port (_internal x1 ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal x2 ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 4 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behave 1 -1
	)
)
I 000047 55 782           1230509588527 behave
(_unit VHDL (inversor 0 15 (behave 0 21 ))
	(_version v147)
	(_time 1230509588528 2008.12.29 02:13:08)
	(_source (\./src/porti.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 6d68316d6c3b3f7b683b7f363f)
	(_entity
		(_time 1230501682329)
	)
	(_object
		(_generic (_internal del ~extSTD.STANDARD.TIME 0 16 \4.0 ns\ (_entity ((ns 4616189618054758400)))))
		(_port (_internal x ~extSTD.STANDARD.BIT 0 17 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 18 (_entity (_out ))))
		(_process
			(line__24(_architecture 0 0 24 (_assignment (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behave 1 -1
	)
)
I 000047 55 2697          1230509588605 struct
(_unit VHDL (circ_paritate 0 1 (struct 0 6 ))
	(_version v147)
	(_time 1230509588606 2008.12.29 02:13:08)
	(_source (\./src/circuit_paritate.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code bbbeedefe0ededadb9b6fde0ea)
	(_entity
		(_time 1230502866788)
	)
	(_component
		(xor_gate
			(_object
				(_generic (_internal del ~extSTD.STANDARD.TIME 0 8 (_entity -1 ((ns 4613937818241073152)))))
				(_port (_internal x1 ~extSTD.STANDARD.BIT 0 9 (_entity (_in ))))
				(_port (_internal x2 ~extSTD.STANDARD.BIT 0 9 (_entity (_in ))))
				(_port (_internal y ~extSTD.STANDARD.BIT 0 10 (_entity (_out ))))
			)
		)
		(inv_gate
			(_object
				(_generic (_internal del ~extSTD.STANDARD.TIME 0 14 (_entity -1 ((ns 4616189618054758400)))))
				(_port (_internal x ~extSTD.STANDARD.BIT 0 15 (_entity (_in ))))
				(_port (_internal y ~extSTD.STANDARD.BIT 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation xor1 0 21 (_component xor_gate )
		(_port
			((x1)(v(0)))
			((x2)(v(1)))
			((y)(s1))
		)
		(_use (_implicit)
			(_generic
				((del)((ns 4613937818241073152)))
			)
			(_port
				((x1)(x1))
				((x2)(x2))
				((y)(y))
			)
		)
	)
	(_instantiation xor2 0 22 (_component xor_gate )
		(_port
			((x1)(v(2)))
			((x2)(v(3)))
			((y)(s2))
		)
		(_use (_implicit)
			(_generic
				((del)((ns 4613937818241073152)))
			)
			(_port
				((x1)(x1))
				((x2)(x2))
				((y)(y))
			)
		)
	)
	(_instantiation xor3 0 23 (_component xor_gate )
		(_generic
			((del)((ns 4616189618054758400)))
		)
		(_port
			((x1)(s1))
			((x2)(s2))
			((y)(s3))
		)
		(_use (_implicit)
			(_generic
				((del)((ns 4616189618054758400)))
			)
			(_port
				((x1)(x1))
				((x2)(x2))
				((y)(y))
			)
		)
	)
	(_instantiation inv1 0 24 (_component inv_gate )
		(_port
			((x)(s3))
			((y)(y))
		)
		(_use (_implicit)
			(_generic
				((del)((ns 4616189618054758400)))
			)
			(_port
				((x)(x))
				((y)(y))
			)
		)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 2 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal v ~BIT_VECTOR{3~downto~0}~12 0 2 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_signal (_internal s1 ~extSTD.STANDARD.BIT 0 18 (_architecture (_uni ))))
		(_signal (_internal s2 ~extSTD.STANDARD.BIT 0 18 (_architecture (_uni ))))
		(_signal (_internal s3 ~extSTD.STANDARD.BIT 0 18 (_architecture (_uni ))))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
)
I 000036 55 551 0 cfg_circ_paritate
(_configuration VHDL (cfg_circ_paritate 0 27 (circ_paritate))
	(_version v147)
	(_time 1230509588609 2008.12.29 02:13:08)
	(_source (\./src/circuit_paritate.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code cbce9d9e9f9c98de9dc5d89193)
	(_architecture struct
		(_instantiation xor1
			(_entity . poarta_xor behave
			)
		)
		(_instantiation xor2
			(_entity . poarta_xor behave
			)
		)
		(_instantiation xor3
			(_entity . poarta_xor behave
			)
		)
		(_instantiation inv1
			(_entity . inversor behave
			)
		)
	)
)
I 000059 55 1366          1230509588624 comport_concurent1
(_unit VHDL (circ_paritate 0 1 (comport_concurent1 0 37 ))
	(_version v147)
	(_time 1230509588625 2008.12.29 02:13:08)
	(_source (\./src/circuit_paritate.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code dbde8d89808d8dcdd88d9d808a)
	(_entity
		(_time 1230502866788)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 2 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal v ~BIT_VECTOR{3~downto~0}~12 0 2 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_signal (_internal t1 ~extSTD.STANDARD.BIT 0 38 (_architecture (_uni ))))
		(_signal (_internal t2 ~extSTD.STANDARD.BIT 0 38 (_architecture (_uni ))))
		(_signal (_internal t3 ~extSTD.STANDARD.BIT 0 38 (_architecture (_uni ))))
		(_process
			(line__40(_architecture 0 0 40 (_assignment (_simple)(_target(1))(_sensitivity(4)))))
			(line__41(_architecture 1 0 41 (_assignment (_simple)(_target(4))(_sensitivity(2)(3)))))
			(line__42(_architecture 2 0 42 (_assignment (_simple)(_target(3))(_sensitivity(0(3))(0(2))))))
			(line__43(_architecture 3 0 43 (_assignment (_simple)(_target(2))(_sensitivity(0(1))(0(0))))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_model . comport_concurent1 4 -1
	)
)
I 000059 55 862           1230509588628 comport_concurent2
(_unit VHDL (circ_paritate 0 1 (comport_concurent2 0 46 ))
	(_version v147)
	(_time 1230509588629 2008.12.29 02:13:08)
	(_source (\./src/circuit_paritate.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code dbde8d89808d8dcdd8d79d808a)
	(_entity
		(_time 1230502866788)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 2 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal v ~BIT_VECTOR{3~downto~0}~12 0 2 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_process
			(line__49(_architecture 0 0 49 (_assignment (_simple)(_target(1))(_sensitivity(0(3))(0(2))(0(1))(0(0))))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_model . comport_concurent2 1 -1
	)
)
I 000059 55 1035          1230509588698 comport_secvential
(_unit VHDL (circ_paritate 0 1 (comport_secvential 0 8 ))
	(_version v147)
	(_time 1230509588699 2008.12.29 02:13:08)
	(_source (\./src/circuit_paritate.vhd\(\./src/circuit_paritate_secvential.vhd\)))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 292c7c2d297f7f3f2b796f7278)
	(_entity
		(_time 1230502866788)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 2 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal v ~BIT_VECTOR{3~downto~0}~12 0 2 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_variable (_internal nr_de_1 ~extSTD.STANDARD.INTEGER 1 17 (_process 0 ((i 0)))))
		(_process
			(line__11(_architecture 0 1 11 (_process (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . comport_secvential 1 -1
	)
)
I 000045 55 1522          1230509588748 test
(_unit VHDL (test 0 9 (test 0 12 ))
	(_version v147)
	(_time 1230509588749 2008.12.29 02:13:08)
	(_source (\./src/test.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 57530554550100405254430d03)
	(_entity
		(_time 1230502951618)
	)
	(_component
		(circ_paritate
			(_object
				(_port (_internal v ~BIT_VECTOR{3~downto~0}~13 0 14 (_entity (_in ))))
				(_port (_internal y ~extSTD.STANDARD.BIT 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation et 0 23 (_component circ_paritate )
		(_port
			((v)(vector))
			((y)(paritate_para))
		)
		(_use (_entity . circ_paritate)
		)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~13 0 14 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_type (_internal ~BIT_VECTOR{3~downto~0}~132 0 18 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_signal (_internal vector ~BIT_VECTOR{3~downto~0}~132 0 18 (_architecture (_uni ))))
		(_signal (_internal paritate_para ~extSTD.STANDARD.BIT 0 19 (_architecture (_uni ))))
		(_process
			(line__25(_architecture 0 0 25 (_assignment (_simple)(_target(0)))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_split (0)
	)
	(_static
		(16843009 )
		(65793 )
		(16777473 )
		(257 )
		(16842753 )
		(65537 )
		(16777217 )
		(1 )
		(16843008 )
		(65792 )
		(16777472 )
		(256 )
		(16842752 )
		(65536 )
		(16777216 )
		(0 )
	)
	(_model . test 1 -1
	)
)
I 000027 55 330 0 cfg_test
(_configuration VHDL (cfg_test 0 31 (test))
	(_version v147)
	(_time 1230509588752 2008.12.29 02:13:08)
	(_source (\./src/test.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 57520254560004420101430d03)
	(_architecture test
		(_instantiation et
			(_entity . circ_paritate comport_concurent1
			)
		)
	)
)
I 000061 55 1540          1230509588796 schift_register_arch
(_unit VHDL (shift_register 0 1 (schift_register_arch 0 9 ))
	(_version v147)
	(_time 1230509588797 2008.12.29 02:13:08)
	(_source (\./src/shift.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 8682d38888d1db90818392df81)
	(_entity
		(_time 1230505916084)
	)
	(_object
		(_generic (_internal n ~extSTD.STANDARD.NATURAL 0 2 \4\ (_entity ((i 4)))))
		(_type (_internal ~BIT_VECTOR{n-1~downto~0}~12 0 3 (_array ~extSTD.STANDARD.BIT ((_downto (c 1 )(i 0))))))
		(_port (_internal p_in ~BIT_VECTOR{n-1~downto~0}~12 0 3 (_entity (_in ))))
		(_type (_internal ~BIT_VECTOR{n-1~downto~0}~122 0 4 (_array ~extSTD.STANDARD.BIT ((_downto (c 2 )(i 0))))))
		(_port (_internal p_out ~BIT_VECTOR{n-1~downto~0}~122 0 4 (_entity (_out ))))
		(_port (_internal reset ~extSTD.STANDARD.BIT 0 5 (_entity (_in ))))
		(_port (_internal clock ~extSTD.STANDARD.BIT 0 5 (_entity (_in ))))
		(_port (_internal shift ~extSTD.STANDARD.BIT 0 5 (_entity (_in ))))
		(_port (_internal LOAD ~extSTD.STANDARD.BIT 0 5 (_entity (_in ))))
		(_port (_internal s_in ~extSTD.STANDARD.BIT 0 6 (_entity (_in ))))
		(_process
			(line__11(_architecture 0 0 11 (_process (_simple)(_target(1(0)))(_sensitivity(3)))))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_model . schift_register_arch 3 -1
	)
)
I 000055 55 1085          1230509588844 behave_clk_gen
(_unit VHDL (clk_gen 0 1 (behave_clk_gen 0 6 ))
	(_version v147)
	(_time 1230509588845 2008.12.29 02:13:08)
	(_source (\./src/shift_test.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code b5b0e0e1e3e2b3a0e3e6a2efe1)
	(_entity
		(_time 1230507793619)
	)
	(_object
		(_generic (_internal t_high ~extSTD.STANDARD.TIME 0 2 \30.0 ns\ (_entity ((ns 4629137466983448576)))))
		(_generic (_internal t_period ~extSTD.STANDARD.TIME 0 2 \50.0 ns\ (_entity ((ns 4632233691727265792)))))
		(_generic (_internal t_reset ~extSTD.STANDARD.TIME 0 2 \10.0 ns\ (_entity ((ns 4621819117588971520)))))
		(_port (_internal clock ~extSTD.STANDARD.BIT 0 3 (_entity (_out ((i 1))))))
		(_port (_internal reset ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_process
			(line__8(_architecture 0 0 8 (_assignment (_simple)(_target(1)))))
			(line__10(_architecture 1 0 10 (_process (_wait_for)(_target(0)))))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behave_clk_gen 2 -1
	)
)
I 000056 55 3080          1230509588850 shift_test_arch
(_unit VHDL (shift_test 0 1 (shift_test_arch 0 20 ))
	(_version v147)
	(_time 1230509588851 2008.12.29 02:13:08)
	(_source (\./src/shift_test.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code b5b1e0e1b8e2e8a3b2baa1ecb2)
	(_entity
		(_time 1230506042688)
	)
	(_component
		(clk_gen
			(_object
				(_generic (_internal t_high ~extSTD.STANDARD.TIME 0 30 (_entity -1 ((ns 4629137466983448576)))))
				(_generic (_internal t_period ~extSTD.STANDARD.TIME 0 30 (_entity -1 ((ns 4632233691727265792)))))
				(_generic (_internal t_reset ~extSTD.STANDARD.TIME 0 30 (_entity -1 ((ns 4621819117588971520)))))
				(_port (_internal clock ~extSTD.STANDARD.BIT 0 31 (_entity (_out ((i 1))))))
				(_port (_internal reset ~extSTD.STANDARD.BIT 0 31 (_entity (_out ))))
			)
		)
		(shift_register
			(_object
				(_generic (_internal n ~extSTD.STANDARD.NATURAL 0 22 (_entity -1 ((i 4)))))
				(_type (_internal ~BIT_VECTOR{n-1~downto~0}~13 0 23 (_array ~extSTD.STANDARD.BIT ((_downto (c 0 )(i 0))))))
				(_port (_internal p_in ~BIT_VECTOR{n-1~downto~0}~13 0 23 (_entity (_in ))))
				(_type (_internal ~BIT_VECTOR{n-1~downto~0}~132 0 24 (_array ~extSTD.STANDARD.BIT ((_downto (c 1 )(i 0))))))
				(_port (_internal p_out ~BIT_VECTOR{n-1~downto~0}~132 0 24 (_entity (_out ))))
				(_port (_internal reset ~extSTD.STANDARD.BIT 0 25 (_entity (_in ))))
				(_port (_internal clock ~extSTD.STANDARD.BIT 0 25 (_entity (_in ))))
				(_port (_internal shift ~extSTD.STANDARD.BIT 0 25 (_entity (_in ))))
				(_port (_internal LOAD ~extSTD.STANDARD.BIT 0 25 (_entity (_in ))))
				(_port (_internal s_in ~extSTD.STANDARD.BIT 0 26 (_entity (_in ))))
			)
		)
	)
	(_instantiation st 0 39 (_component clk_gen )
		(_port
			((clock)(clock))
		)
		(_use (_entity . clk_gen)
		)
	)
	(_instantiation st1 0 40 (_component shift_register )
		(_port
			((p_in)((_others(i 1))))
			((p_out)(p_out))
			((reset)((i 0)))
			((clock)(clock))
			((shift)((i 0)))
			((LOAD)((i 0)))
			((s_in)((i 0)))
		)
		(_use (_entity . shift_register)
			(_port
				((p_in)(p_in))
				((p_out)(p_out))
				((reset)(reset))
				((clock)(clock))
				((shift)(shift))
				((LOAD)(LOAD))
				((s_in)(s_in))
			)
		)
	)
	(_object
		(_signal (_internal clock ~extSTD.STANDARD.BIT 0 34 (_architecture (_uni ))))
		(_type (_internal ~BIT_VECTOR{3~downto~0}~13 0 35 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_signal (_internal p_out ~BIT_VECTOR{3~downto~0}~13 0 35 (_architecture (_uni ))))
		(_signal (_internal p_in ~BIT_VECTOR{3~downto~0}~13 0 36 (_architecture (_uni ))))
		(_signal (_internal start ~extSTD.STANDARD.BIT 0 37 (_architecture (_uni ))))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
	(_model . shift_test_arch 2 -1
	)
)
I 000047 55 851           1230509691803 behave
(_unit VHDL (poarta_xor 0 1 (behave 0 7 ))
	(_version v147)
	(_time 1230509691804 2008.12.29 02:14:51)
	(_source (\./src/porti.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code e6b5e7b5b6b1b3f1e4b2f2bcb6)
	(_entity
		(_time 1230503357260)
	)
	(_object
		(_generic (_internal del ~extSTD.STANDARD.TIME 0 2 \3.0 ns\ (_entity ((ns 4613937818241073152)))))
		(_port (_internal x1 ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal x2 ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 4 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behave 1 -1
	)
)
I 000047 55 782           1230509691809 behave
(_unit VHDL (inversor 0 15 (behave 0 21 ))
	(_version v147)
	(_time 1230509691810 2008.12.29 02:14:51)
	(_source (\./src/porti.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code e6b4eeb5b5b0b4f0e3b0f4bdb4)
	(_entity
		(_time 1230501682329)
	)
	(_object
		(_generic (_internal del ~extSTD.STANDARD.TIME 0 16 \4.0 ns\ (_entity ((ns 4616189618054758400)))))
		(_port (_internal x ~extSTD.STANDARD.BIT 0 17 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 18 (_entity (_out ))))
		(_process
			(line__24(_architecture 0 0 24 (_assignment (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behave 1 -1
	)
)
I 000047 55 2697          1230509691902 struct
(_unit VHDL (circ_paritate 0 1 (struct 0 6 ))
	(_version v147)
	(_time 1230509691903 2008.12.29 02:14:51)
	(_source (\./src/circuit_paritate.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 4311424149151555414e051812)
	(_entity
		(_time 1230502866788)
	)
	(_component
		(xor_gate
			(_object
				(_generic (_internal del ~extSTD.STANDARD.TIME 0 8 (_entity -1 ((ns 4613937818241073152)))))
				(_port (_internal x1 ~extSTD.STANDARD.BIT 0 9 (_entity (_in ))))
				(_port (_internal x2 ~extSTD.STANDARD.BIT 0 9 (_entity (_in ))))
				(_port (_internal y ~extSTD.STANDARD.BIT 0 10 (_entity (_out ))))
			)
		)
		(inv_gate
			(_object
				(_generic (_internal del ~extSTD.STANDARD.TIME 0 14 (_entity -1 ((ns 4616189618054758400)))))
				(_port (_internal x ~extSTD.STANDARD.BIT 0 15 (_entity (_in ))))
				(_port (_internal y ~extSTD.STANDARD.BIT 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation xor1 0 21 (_component xor_gate )
		(_port
			((x1)(v(0)))
			((x2)(v(1)))
			((y)(s1))
		)
		(_use (_implicit)
			(_generic
				((del)((ns 4613937818241073152)))
			)
			(_port
				((x1)(x1))
				((x2)(x2))
				((y)(y))
			)
		)
	)
	(_instantiation xor2 0 22 (_component xor_gate )
		(_port
			((x1)(v(2)))
			((x2)(v(3)))
			((y)(s2))
		)
		(_use (_implicit)
			(_generic
				((del)((ns 4613937818241073152)))
			)
			(_port
				((x1)(x1))
				((x2)(x2))
				((y)(y))
			)
		)
	)
	(_instantiation xor3 0 23 (_component xor_gate )
		(_generic
			((del)((ns 4616189618054758400)))
		)
		(_port
			((x1)(s1))
			((x2)(s2))
			((y)(s3))
		)
		(_use (_implicit)
			(_generic
				((del)((ns 4616189618054758400)))
			)
			(_port
				((x1)(x1))
				((x2)(x2))
				((y)(y))
			)
		)
	)
	(_instantiation inv1 0 24 (_component inv_gate )
		(_port
			((x)(s3))
			((y)(y))
		)
		(_use (_implicit)
			(_generic
				((del)((ns 4616189618054758400)))
			)
			(_port
				((x)(x))
				((y)(y))
			)
		)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 2 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal v ~BIT_VECTOR{3~downto~0}~12 0 2 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_signal (_internal s1 ~extSTD.STANDARD.BIT 0 18 (_architecture (_uni ))))
		(_signal (_internal s2 ~extSTD.STANDARD.BIT 0 18 (_architecture (_uni ))))
		(_signal (_internal s3 ~extSTD.STANDARD.BIT 0 18 (_architecture (_uni ))))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
)
I 000036 55 551 0 cfg_circ_paritate
(_configuration VHDL (cfg_circ_paritate 0 27 (circ_paritate))
	(_version v147)
	(_time 1230509691906 2008.12.29 02:14:51)
	(_source (\./src/circuit_paritate.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 5301525056040046055d40090b)
	(_architecture struct
		(_instantiation xor1
			(_entity . poarta_xor behave
			)
		)
		(_instantiation xor2
			(_entity . poarta_xor behave
			)
		)
		(_instantiation xor3
			(_entity . poarta_xor behave
			)
		)
		(_instantiation inv1
			(_entity . inversor behave
			)
		)
	)
)
I 000059 55 1366          1230509691919 comport_concurent1
(_unit VHDL (circ_paritate 0 1 (comport_concurent1 0 37 ))
	(_version v147)
	(_time 1230509691920 2008.12.29 02:14:51)
	(_source (\./src/circuit_paritate.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 62306362693434746134243933)
	(_entity
		(_time 1230502866788)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 2 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal v ~BIT_VECTOR{3~downto~0}~12 0 2 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_signal (_internal t1 ~extSTD.STANDARD.BIT 0 38 (_architecture (_uni ))))
		(_signal (_internal t2 ~extSTD.STANDARD.BIT 0 38 (_architecture (_uni ))))
		(_signal (_internal t3 ~extSTD.STANDARD.BIT 0 38 (_architecture (_uni ))))
		(_process
			(line__40(_architecture 0 0 40 (_assignment (_simple)(_target(1))(_sensitivity(4)))))
			(line__41(_architecture 1 0 41 (_assignment (_simple)(_target(4))(_sensitivity(2)(3)))))
			(line__42(_architecture 2 0 42 (_assignment (_simple)(_target(3))(_sensitivity(0(3))(0(2))))))
			(line__43(_architecture 3 0 43 (_assignment (_simple)(_target(2))(_sensitivity(0(1))(0(0))))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_model . comport_concurent1 4 -1
	)
)
I 000059 55 862           1230509691923 comport_concurent2
(_unit VHDL (circ_paritate 0 1 (comport_concurent2 0 46 ))
	(_version v147)
	(_time 1230509691924 2008.12.29 02:14:51)
	(_source (\./src/circuit_paritate.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 6230636269343474616e243933)
	(_entity
		(_time 1230502866788)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 2 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal v ~BIT_VECTOR{3~downto~0}~12 0 2 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_process
			(line__49(_architecture 0 0 49 (_assignment (_simple)(_target(1))(_sensitivity(0(3))(0(2))(0(1))(0(0))))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_model . comport_concurent2 1 -1
	)
)
I 000059 55 1035          1230509691981 comport_secvential
(_unit VHDL (circ_paritate 0 1 (comport_secvential 0 8 ))
	(_version v147)
	(_time 1230509691982 2008.12.29 02:14:51)
	(_source (\./src/circuit_paritate.vhd\(\./src/circuit_paritate_secvential.vhd\)))
	(_use (std(standard)))
	(_parameters dbg)
	(_code a1f3a0f6a9f7f7b7a3f1e7faf0)
	(_entity
		(_time 1230502866788)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 2 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal v ~BIT_VECTOR{3~downto~0}~12 0 2 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_variable (_internal nr_de_1 ~extSTD.STANDARD.INTEGER 1 17 (_process 0 ((i 0)))))
		(_process
			(line__11(_architecture 0 1 11 (_process (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . comport_secvential 1 -1
	)
)
I 000045 55 1522          1230509692038 test
(_unit VHDL (test 0 9 (test 0 12 ))
	(_version v147)
	(_time 1230509692039 2008.12.29 02:14:52)
	(_source (\./src/test.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code d083d682d58687c7d5d3c48a84)
	(_entity
		(_time 1230502951618)
	)
	(_component
		(circ_paritate
			(_object
				(_port (_internal v ~BIT_VECTOR{3~downto~0}~13 0 14 (_entity (_in ))))
				(_port (_internal y ~extSTD.STANDARD.BIT 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation et 0 23 (_component circ_paritate )
		(_port
			((v)(vector))
			((y)(paritate_para))
		)
		(_use (_entity . circ_paritate)
		)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~13 0 14 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_type (_internal ~BIT_VECTOR{3~downto~0}~132 0 18 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_signal (_internal vector ~BIT_VECTOR{3~downto~0}~132 0 18 (_architecture (_uni ))))
		(_signal (_internal paritate_para ~extSTD.STANDARD.BIT 0 19 (_architecture (_uni ))))
		(_process
			(line__25(_architecture 0 0 25 (_assignment (_simple)(_target(0)))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_split (0)
	)
	(_static
		(16843009 )
		(65793 )
		(16777473 )
		(257 )
		(16842753 )
		(65537 )
		(16777217 )
		(1 )
		(16843008 )
		(65792 )
		(16777472 )
		(256 )
		(16842752 )
		(65536 )
		(16777216 )
		(0 )
	)
	(_model . test 1 -1
	)
)
I 000027 55 330 0 cfg_test
(_configuration VHDL (cfg_test 0 31 (test))
	(_version v147)
	(_time 1230509692042 2008.12.29 02:14:52)
	(_source (\./src/test.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code d082d182d68783c58686c48a84)
	(_architecture test
		(_instantiation et
			(_entity . circ_paritate comport_concurent1
			)
		)
	)
)
I 000061 55 1540          1230509692086 schift_register_arch
(_unit VHDL (shift_register 0 1 (schift_register_arch 0 9 ))
	(_version v147)
	(_time 1230509692087 2008.12.29 02:14:52)
	(_source (\./src/shift.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code feadffaea3a9a3e8f9fbeaa7f9)
	(_entity
		(_time 1230505916084)
	)
	(_object
		(_generic (_internal n ~extSTD.STANDARD.NATURAL 0 2 \4\ (_entity ((i 4)))))
		(_type (_internal ~BIT_VECTOR{n-1~downto~0}~12 0 3 (_array ~extSTD.STANDARD.BIT ((_downto (c 1 )(i 0))))))
		(_port (_internal p_in ~BIT_VECTOR{n-1~downto~0}~12 0 3 (_entity (_in ))))
		(_type (_internal ~BIT_VECTOR{n-1~downto~0}~122 0 4 (_array ~extSTD.STANDARD.BIT ((_downto (c 2 )(i 0))))))
		(_port (_internal p_out ~BIT_VECTOR{n-1~downto~0}~122 0 4 (_entity (_out ))))
		(_port (_internal reset ~extSTD.STANDARD.BIT 0 5 (_entity (_in ))))
		(_port (_internal clock ~extSTD.STANDARD.BIT 0 5 (_entity (_in ))))
		(_port (_internal shift ~extSTD.STANDARD.BIT 0 5 (_entity (_in ))))
		(_port (_internal LOAD ~extSTD.STANDARD.BIT 0 5 (_entity (_in ))))
		(_port (_internal s_in ~extSTD.STANDARD.BIT 0 6 (_entity (_in ))))
		(_process
			(line__11(_architecture 0 0 11 (_process (_simple)(_target(1(0)))(_sensitivity(3)))))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_model . schift_register_arch 3 -1
	)
)
I 000055 55 1085          1230509692134 behave_clk_gen
(_unit VHDL (clk_gen 0 1 (behave_clk_gen 0 6 ))
	(_version v147)
	(_time 1230509692135 2008.12.29 02:14:52)
	(_source (\./src/shift_test.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 2d7f2d292a7a2b387b7e3a7779)
	(_entity
		(_time 1230507793619)
	)
	(_object
		(_generic (_internal t_high ~extSTD.STANDARD.TIME 0 2 \30.0 ns\ (_entity ((ns 4629137466983448576)))))
		(_generic (_internal t_period ~extSTD.STANDARD.TIME 0 2 \50.0 ns\ (_entity ((ns 4632233691727265792)))))
		(_generic (_internal t_reset ~extSTD.STANDARD.TIME 0 2 \10.0 ns\ (_entity ((ns 4621819117588971520)))))
		(_port (_internal clock ~extSTD.STANDARD.BIT 0 3 (_entity (_out ((i 1))))))
		(_port (_internal reset ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_process
			(line__8(_architecture 0 0 8 (_assignment (_simple)(_target(1)))))
			(line__10(_architecture 1 0 10 (_process (_wait_for)(_target(0)))))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behave_clk_gen 2 -1
	)
)
I 000056 55 3080          1230509692140 shift_test_arch
(_unit VHDL (shift_test 0 1 (shift_test_arch 0 20 ))
	(_version v147)
	(_time 1230509692141 2008.12.29 02:14:52)
	(_source (\./src/shift_test.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 2d7e2d29717a703b2a2239742a)
	(_entity
		(_time 1230506042688)
	)
	(_component
		(clk_gen
			(_object
				(_generic (_internal t_high ~extSTD.STANDARD.TIME 0 30 (_entity -1 ((ns 4629137466983448576)))))
				(_generic (_internal t_period ~extSTD.STANDARD.TIME 0 30 (_entity -1 ((ns 4632233691727265792)))))
				(_generic (_internal t_reset ~extSTD.STANDARD.TIME 0 30 (_entity -1 ((ns 4621819117588971520)))))
				(_port (_internal clock ~extSTD.STANDARD.BIT 0 31 (_entity (_out ((i 1))))))
				(_port (_internal reset ~extSTD.STANDARD.BIT 0 31 (_entity (_out ))))
			)
		)
		(shift_register
			(_object
				(_generic (_internal n ~extSTD.STANDARD.NATURAL 0 22 (_entity -1 ((i 4)))))
				(_type (_internal ~BIT_VECTOR{n-1~downto~0}~13 0 23 (_array ~extSTD.STANDARD.BIT ((_downto (c 0 )(i 0))))))
				(_port (_internal p_in ~BIT_VECTOR{n-1~downto~0}~13 0 23 (_entity (_in ))))
				(_type (_internal ~BIT_VECTOR{n-1~downto~0}~132 0 24 (_array ~extSTD.STANDARD.BIT ((_downto (c 1 )(i 0))))))
				(_port (_internal p_out ~BIT_VECTOR{n-1~downto~0}~132 0 24 (_entity (_out ))))
				(_port (_internal reset ~extSTD.STANDARD.BIT 0 25 (_entity (_in ))))
				(_port (_internal clock ~extSTD.STANDARD.BIT 0 25 (_entity (_in ))))
				(_port (_internal shift ~extSTD.STANDARD.BIT 0 25 (_entity (_in ))))
				(_port (_internal LOAD ~extSTD.STANDARD.BIT 0 25 (_entity (_in ))))
				(_port (_internal s_in ~extSTD.STANDARD.BIT 0 26 (_entity (_in ))))
			)
		)
	)
	(_instantiation st 0 39 (_component clk_gen )
		(_port
			((clock)(clock))
		)
		(_use (_entity . clk_gen)
		)
	)
	(_instantiation st1 0 40 (_component shift_register )
		(_port
			((p_in)((_others(i 1))))
			((p_out)(p_out))
			((reset)((i 0)))
			((clock)(clock))
			((shift)((i 0)))
			((LOAD)((i 0)))
			((s_in)((i 0)))
		)
		(_use (_entity . shift_register)
			(_port
				((p_in)(p_in))
				((p_out)(p_out))
				((reset)(reset))
				((clock)(clock))
				((shift)(shift))
				((LOAD)(LOAD))
				((s_in)(s_in))
			)
		)
	)
	(_object
		(_signal (_internal clock ~extSTD.STANDARD.BIT 0 34 (_architecture (_uni ))))
		(_type (_internal ~BIT_VECTOR{3~downto~0}~13 0 35 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_signal (_internal p_out ~BIT_VECTOR{3~downto~0}~13 0 35 (_architecture (_uni ))))
		(_signal (_internal p_in ~BIT_VECTOR{3~downto~0}~13 0 36 (_architecture (_uni ))))
		(_signal (_internal start ~extSTD.STANDARD.BIT 0 37 (_architecture (_uni ))))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
	(_model . shift_test_arch 2 -1
	)
)
I 000047 55 851           1230509770701 behave
(_unit VHDL (poarta_xor 0 1 (behave 0 7 ))
	(_version v147)
	(_time 1230509770702 2008.12.29 02:16:10)
	(_source (\./src/porti.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 1f1819181f484a081d4b0b454f)
	(_entity
		(_time 1230503357260)
	)
	(_object
		(_generic (_internal del ~extSTD.STANDARD.TIME 0 2 \3.0 ns\ (_entity ((ns 4613937818241073152)))))
		(_port (_internal x1 ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal x2 ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 4 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behave 1 -1
	)
)
I 000047 55 782           1230509770707 behave
(_unit VHDL (inversor 0 15 (behave 0 21 ))
	(_version v147)
	(_time 1230509770708 2008.12.29 02:16:10)
	(_source (\./src/porti.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 1f1910181c494d091a490d444d)
	(_entity
		(_time 1230501682329)
	)
	(_object
		(_generic (_internal del ~extSTD.STANDARD.TIME 0 16 \4.0 ns\ (_entity ((ns 4616189618054758400)))))
		(_port (_internal x ~extSTD.STANDARD.BIT 0 17 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 18 (_entity (_out ))))
		(_process
			(line__24(_architecture 0 0 24 (_assignment (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behave 1 -1
	)
)
I 000047 55 2697          1230509770789 struct
(_unit VHDL (circ_paritate 0 1 (struct 0 6 ))
	(_version v147)
	(_time 1230509770790 2008.12.29 02:16:10)
	(_source (\./src/circuit_paritate.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 7d7b787c202b2b6b7f703b262c)
	(_entity
		(_time 1230502866788)
	)
	(_component
		(xor_gate
			(_object
				(_generic (_internal del ~extSTD.STANDARD.TIME 0 8 (_entity -1 ((ns 4613937818241073152)))))
				(_port (_internal x1 ~extSTD.STANDARD.BIT 0 9 (_entity (_in ))))
				(_port (_internal x2 ~extSTD.STANDARD.BIT 0 9 (_entity (_in ))))
				(_port (_internal y ~extSTD.STANDARD.BIT 0 10 (_entity (_out ))))
			)
		)
		(inv_gate
			(_object
				(_generic (_internal del ~extSTD.STANDARD.TIME 0 14 (_entity -1 ((ns 4616189618054758400)))))
				(_port (_internal x ~extSTD.STANDARD.BIT 0 15 (_entity (_in ))))
				(_port (_internal y ~extSTD.STANDARD.BIT 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation xor1 0 21 (_component xor_gate )
		(_port
			((x1)(v(0)))
			((x2)(v(1)))
			((y)(s1))
		)
		(_use (_implicit)
			(_generic
				((del)((ns 4613937818241073152)))
			)
			(_port
				((x1)(x1))
				((x2)(x2))
				((y)(y))
			)
		)
	)
	(_instantiation xor2 0 22 (_component xor_gate )
		(_port
			((x1)(v(2)))
			((x2)(v(3)))
			((y)(s2))
		)
		(_use (_implicit)
			(_generic
				((del)((ns 4613937818241073152)))
			)
			(_port
				((x1)(x1))
				((x2)(x2))
				((y)(y))
			)
		)
	)
	(_instantiation xor3 0 23 (_component xor_gate )
		(_generic
			((del)((ns 4616189618054758400)))
		)
		(_port
			((x1)(s1))
			((x2)(s2))
			((y)(s3))
		)
		(_use (_implicit)
			(_generic
				((del)((ns 4616189618054758400)))
			)
			(_port
				((x1)(x1))
				((x2)(x2))
				((y)(y))
			)
		)
	)
	(_instantiation inv1 0 24 (_component inv_gate )
		(_port
			((x)(s3))
			((y)(y))
		)
		(_use (_implicit)
			(_generic
				((del)((ns 4616189618054758400)))
			)
			(_port
				((x)(x))
				((y)(y))
			)
		)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 2 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal v ~BIT_VECTOR{3~downto~0}~12 0 2 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_signal (_internal s1 ~extSTD.STANDARD.BIT 0 18 (_architecture (_uni ))))
		(_signal (_internal s2 ~extSTD.STANDARD.BIT 0 18 (_architecture (_uni ))))
		(_signal (_internal s3 ~extSTD.STANDARD.BIT 0 18 (_architecture (_uni ))))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
)
I 000036 55 551 0 cfg_circ_paritate
(_configuration VHDL (cfg_circ_paritate 0 27 (circ_paritate))
	(_version v147)
	(_time 1230509770793 2008.12.29 02:16:10)
	(_source (\./src/circuit_paritate.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 7d7b787c2f2a2e682b736e2725)
	(_architecture struct
		(_instantiation xor1
			(_entity . poarta_xor behave
			)
		)
		(_instantiation xor2
			(_entity . poarta_xor behave
			)
		)
		(_instantiation xor3
			(_entity . poarta_xor behave
			)
		)
		(_instantiation inv1
			(_entity . inversor behave
			)
		)
	)
)
I 000059 55 1366          1230509770817 comport_concurent1
(_unit VHDL (circ_paritate 0 1 (comport_concurent1 0 37 ))
	(_version v147)
	(_time 1230509770818 2008.12.29 02:16:10)
	(_source (\./src/circuit_paritate.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 8c8a8982d6dada9a8fdacad7dd)
	(_entity
		(_time 1230502866788)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 2 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal v ~BIT_VECTOR{3~downto~0}~12 0 2 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_signal (_internal t1 ~extSTD.STANDARD.BIT 0 38 (_architecture (_uni ))))
		(_signal (_internal t2 ~extSTD.STANDARD.BIT 0 38 (_architecture (_uni ))))
		(_signal (_internal t3 ~extSTD.STANDARD.BIT 0 38 (_architecture (_uni ))))
		(_process
			(line__40(_architecture 0 0 40 (_assignment (_simple)(_target(1))(_sensitivity(4)))))
			(line__41(_architecture 1 0 41 (_assignment (_simple)(_target(4))(_sensitivity(2)(3)))))
			(line__42(_architecture 2 0 42 (_assignment (_simple)(_target(3))(_sensitivity(0(3))(0(2))))))
			(line__43(_architecture 3 0 43 (_assignment (_simple)(_target(2))(_sensitivity(0(1))(0(0))))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_model . comport_concurent1 4 -1
	)
)
I 000059 55 862           1230509770821 comport_concurent2
(_unit VHDL (circ_paritate 0 1 (comport_concurent2 0 46 ))
	(_version v147)
	(_time 1230509770822 2008.12.29 02:16:10)
	(_source (\./src/circuit_paritate.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 9c9a9993c6caca8a9f90dac7cd)
	(_entity
		(_time 1230502866788)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 2 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal v ~BIT_VECTOR{3~downto~0}~12 0 2 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_process
			(line__49(_architecture 0 0 49 (_assignment (_simple)(_target(1))(_sensitivity(0(3))(0(2))(0(1))(0(0))))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_model . comport_concurent2 1 -1
	)
)
I 000059 55 1035          1230509770881 comport_secvential
(_unit VHDL (circ_paritate 0 1 (comport_secvential 0 8 ))
	(_version v147)
	(_time 1230509770882 2008.12.29 02:16:10)
	(_source (\./src/circuit_paritate.vhd\(\./src/circuit_paritate_secvential.vhd\)))
	(_use (std(standard)))
	(_parameters dbg)
	(_code dadcdf88828c8cccd88a9c818b)
	(_entity
		(_time 1230502866788)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 2 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal v ~BIT_VECTOR{3~downto~0}~12 0 2 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_variable (_internal nr_de_1 ~extSTD.STANDARD.INTEGER 1 17 (_process 0 ((i 0)))))
		(_process
			(line__11(_architecture 0 1 11 (_process (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . comport_secvential 1 -1
	)
)
I 000045 55 1522          1230509770932 test
(_unit VHDL (test 0 9 (test 0 12 ))
	(_version v147)
	(_time 1230509770933 2008.12.29 02:16:10)
	(_source (\./src/test.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 090e0a0f055f5e1e0c0a1d535d)
	(_entity
		(_time 1230502951618)
	)
	(_component
		(circ_paritate
			(_object
				(_port (_internal v ~BIT_VECTOR{3~downto~0}~13 0 14 (_entity (_in ))))
				(_port (_internal y ~extSTD.STANDARD.BIT 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation et 0 23 (_component circ_paritate )
		(_port
			((v)(vector))
			((y)(paritate_para))
		)
		(_use (_entity . circ_paritate)
		)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~13 0 14 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_type (_internal ~BIT_VECTOR{3~downto~0}~132 0 18 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_signal (_internal vector ~BIT_VECTOR{3~downto~0}~132 0 18 (_architecture (_uni ))))
		(_signal (_internal paritate_para ~extSTD.STANDARD.BIT 0 19 (_architecture (_uni ))))
		(_process
			(line__25(_architecture 0 0 25 (_assignment (_simple)(_target(0)))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_split (0)
	)
	(_static
		(16843009 )
		(65793 )
		(16777473 )
		(257 )
		(16842753 )
		(65537 )
		(16777217 )
		(1 )
		(16843008 )
		(65792 )
		(16777472 )
		(256 )
		(16842752 )
		(65536 )
		(16777216 )
		(0 )
	)
	(_model . test 1 -1
	)
)
I 000027 55 330 0 cfg_test
(_configuration VHDL (cfg_test 0 31 (test))
	(_version v147)
	(_time 1230509770936 2008.12.29 02:16:10)
	(_source (\./src/test.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 090f0d0f065e5a1c5f5f1d535d)
	(_architecture test
		(_instantiation et
			(_entity . circ_paritate comport_concurent1
			)
		)
	)
)
I 000061 55 1540          1230509770978 schift_register_arch
(_unit VHDL (shift_register 0 1 (schift_register_arch 0 9 ))
	(_version v147)
	(_time 1230509770979 2008.12.29 02:16:10)
	(_source (\./src/shift.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 383f3c3d386f652e3f3d2c613f)
	(_entity
		(_time 1230505916084)
	)
	(_object
		(_generic (_internal n ~extSTD.STANDARD.NATURAL 0 2 \4\ (_entity ((i 4)))))
		(_type (_internal ~BIT_VECTOR{n-1~downto~0}~12 0 3 (_array ~extSTD.STANDARD.BIT ((_downto (c 1 )(i 0))))))
		(_port (_internal p_in ~BIT_VECTOR{n-1~downto~0}~12 0 3 (_entity (_in ))))
		(_type (_internal ~BIT_VECTOR{n-1~downto~0}~122 0 4 (_array ~extSTD.STANDARD.BIT ((_downto (c 2 )(i 0))))))
		(_port (_internal p_out ~BIT_VECTOR{n-1~downto~0}~122 0 4 (_entity (_out ))))
		(_port (_internal reset ~extSTD.STANDARD.BIT 0 5 (_entity (_in ))))
		(_port (_internal clock ~extSTD.STANDARD.BIT 0 5 (_entity (_in ))))
		(_port (_internal shift ~extSTD.STANDARD.BIT 0 5 (_entity (_in ))))
		(_port (_internal LOAD ~extSTD.STANDARD.BIT 0 5 (_entity (_in ))))
		(_port (_internal s_in ~extSTD.STANDARD.BIT 0 6 (_entity (_in ))))
		(_process
			(line__11(_architecture 0 0 11 (_process (_simple)(_target(1(0)))(_sensitivity(3)))))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_model . schift_register_arch 3 -1
	)
)
I 000055 55 1085          1230509771027 behave_clk_gen
(_unit VHDL (clk_gen 0 1 (behave_clk_gen 0 6 ))
	(_version v147)
	(_time 1230509771028 2008.12.29 02:16:11)
	(_source (\./src/shift_test.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 67616367333061723134703d33)
	(_entity
		(_time 1230507793619)
	)
	(_object
		(_generic (_internal t_high ~extSTD.STANDARD.TIME 0 2 \30.0 ns\ (_entity ((ns 4629137466983448576)))))
		(_generic (_internal t_period ~extSTD.STANDARD.TIME 0 2 \50.0 ns\ (_entity ((ns 4632233691727265792)))))
		(_generic (_internal t_reset ~extSTD.STANDARD.TIME 0 2 \10.0 ns\ (_entity ((ns 4621819117588971520)))))
		(_port (_internal clock ~extSTD.STANDARD.BIT 0 3 (_entity (_out ((i 1))))))
		(_port (_internal reset ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_process
			(line__8(_architecture 0 0 8 (_assignment (_simple)(_target(1)))))
			(line__10(_architecture 1 0 10 (_process (_wait_for)(_target(0)))))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behave_clk_gen 2 -1
	)
)
I 000056 55 3080          1230509771033 shift_test_arch
(_unit VHDL (shift_test 0 1 (shift_test_arch 0 20 ))
	(_version v147)
	(_time 1230509771034 2008.12.29 02:16:11)
	(_source (\./src/shift_test.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 6760636768303a716068733e60)
	(_entity
		(_time 1230506042688)
	)
	(_component
		(clk_gen
			(_object
				(_generic (_internal t_high ~extSTD.STANDARD.TIME 0 30 (_entity -1 ((ns 4629137466983448576)))))
				(_generic (_internal t_period ~extSTD.STANDARD.TIME 0 30 (_entity -1 ((ns 4632233691727265792)))))
				(_generic (_internal t_reset ~extSTD.STANDARD.TIME 0 30 (_entity -1 ((ns 4621819117588971520)))))
				(_port (_internal clock ~extSTD.STANDARD.BIT 0 31 (_entity (_out ((i 1))))))
				(_port (_internal reset ~extSTD.STANDARD.BIT 0 31 (_entity (_out ))))
			)
		)
		(shift_register
			(_object
				(_generic (_internal n ~extSTD.STANDARD.NATURAL 0 22 (_entity -1 ((i 4)))))
				(_type (_internal ~BIT_VECTOR{n-1~downto~0}~13 0 23 (_array ~extSTD.STANDARD.BIT ((_downto (c 0 )(i 0))))))
				(_port (_internal p_in ~BIT_VECTOR{n-1~downto~0}~13 0 23 (_entity (_in ))))
				(_type (_internal ~BIT_VECTOR{n-1~downto~0}~132 0 24 (_array ~extSTD.STANDARD.BIT ((_downto (c 1 )(i 0))))))
				(_port (_internal p_out ~BIT_VECTOR{n-1~downto~0}~132 0 24 (_entity (_out ))))
				(_port (_internal reset ~extSTD.STANDARD.BIT 0 25 (_entity (_in ))))
				(_port (_internal clock ~extSTD.STANDARD.BIT 0 25 (_entity (_in ))))
				(_port (_internal shift ~extSTD.STANDARD.BIT 0 25 (_entity (_in ))))
				(_port (_internal LOAD ~extSTD.STANDARD.BIT 0 25 (_entity (_in ))))
				(_port (_internal s_in ~extSTD.STANDARD.BIT 0 26 (_entity (_in ))))
			)
		)
	)
	(_instantiation st 0 39 (_component clk_gen )
		(_port
			((clock)(clock))
		)
		(_use (_entity . clk_gen)
		)
	)
	(_instantiation st1 0 40 (_component shift_register )
		(_port
			((p_in)((_others(i 1))))
			((p_out)(p_out))
			((reset)((i 0)))
			((clock)(clock))
			((shift)((i 0)))
			((LOAD)((i 0)))
			((s_in)((i 0)))
		)
		(_use (_entity . shift_register)
			(_port
				((p_in)(p_in))
				((p_out)(p_out))
				((reset)(reset))
				((clock)(clock))
				((shift)(shift))
				((LOAD)(LOAD))
				((s_in)(s_in))
			)
		)
	)
	(_object
		(_signal (_internal clock ~extSTD.STANDARD.BIT 0 34 (_architecture (_uni ))))
		(_type (_internal ~BIT_VECTOR{3~downto~0}~13 0 35 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_signal (_internal p_out ~BIT_VECTOR{3~downto~0}~13 0 35 (_architecture (_uni ))))
		(_signal (_internal p_in ~BIT_VECTOR{3~downto~0}~13 0 36 (_architecture (_uni ))))
		(_signal (_internal start ~extSTD.STANDARD.BIT 0 37 (_architecture (_uni ))))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
	(_model . shift_test_arch 2 -1
	)
)
I 000047 55 851           1230510106553 behave
(_unit VHDL (poarta_xor 0 1 (behave 0 7 ))
	(_version v147)
	(_time 1230510106554 2008.12.29 02:21:46)
	(_source (\./src/porti.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 1d181b1a1f4a480a1f4909474d)
	(_entity
		(_time 1230503357260)
	)
	(_object
		(_generic (_internal del ~extSTD.STANDARD.TIME 0 2 \3.0 ns\ (_entity ((ns 4613937818241073152)))))
		(_port (_internal x1 ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal x2 ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 4 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behave 1 -1
	)
)
I 000047 55 782           1230510106559 behave
(_unit VHDL (inversor 0 15 (behave 0 21 ))
	(_version v147)
	(_time 1230510106560 2008.12.29 02:21:46)
	(_source (\./src/porti.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 1d19121a1c4b4f0b184b0f464f)
	(_entity
		(_time 1230501682329)
	)
	(_object
		(_generic (_internal del ~extSTD.STANDARD.TIME 0 16 \4.0 ns\ (_entity ((ns 4616189618054758400)))))
		(_port (_internal x ~extSTD.STANDARD.BIT 0 17 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 18 (_entity (_out ))))
		(_process
			(line__24(_architecture 0 0 24 (_assignment (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behave 1 -1
	)
)
I 000047 55 2697          1230510106654 struct
(_unit VHDL (circ_paritate 0 1 (struct 0 6 ))
	(_version v147)
	(_time 1230510106655 2008.12.29 02:21:46)
	(_source (\./src/circuit_paritate.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 7b7f7e7a202d2d6d79763d202a)
	(_entity
		(_time 1230502866788)
	)
	(_component
		(xor_gate
			(_object
				(_generic (_internal del ~extSTD.STANDARD.TIME 0 8 (_entity -1 ((ns 4613937818241073152)))))
				(_port (_internal x1 ~extSTD.STANDARD.BIT 0 9 (_entity (_in ))))
				(_port (_internal x2 ~extSTD.STANDARD.BIT 0 9 (_entity (_in ))))
				(_port (_internal y ~extSTD.STANDARD.BIT 0 10 (_entity (_out ))))
			)
		)
		(inv_gate
			(_object
				(_generic (_internal del ~extSTD.STANDARD.TIME 0 14 (_entity -1 ((ns 4616189618054758400)))))
				(_port (_internal x ~extSTD.STANDARD.BIT 0 15 (_entity (_in ))))
				(_port (_internal y ~extSTD.STANDARD.BIT 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation xor1 0 21 (_component xor_gate )
		(_port
			((x1)(v(0)))
			((x2)(v(1)))
			((y)(s1))
		)
		(_use (_implicit)
			(_generic
				((del)((ns 4613937818241073152)))
			)
			(_port
				((x1)(x1))
				((x2)(x2))
				((y)(y))
			)
		)
	)
	(_instantiation xor2 0 22 (_component xor_gate )
		(_port
			((x1)(v(2)))
			((x2)(v(3)))
			((y)(s2))
		)
		(_use (_implicit)
			(_generic
				((del)((ns 4613937818241073152)))
			)
			(_port
				((x1)(x1))
				((x2)(x2))
				((y)(y))
			)
		)
	)
	(_instantiation xor3 0 23 (_component xor_gate )
		(_generic
			((del)((ns 4616189618054758400)))
		)
		(_port
			((x1)(s1))
			((x2)(s2))
			((y)(s3))
		)
		(_use (_implicit)
			(_generic
				((del)((ns 4616189618054758400)))
			)
			(_port
				((x1)(x1))
				((x2)(x2))
				((y)(y))
			)
		)
	)
	(_instantiation inv1 0 24 (_component inv_gate )
		(_port
			((x)(s3))
			((y)(y))
		)
		(_use (_implicit)
			(_generic
				((del)((ns 4616189618054758400)))
			)
			(_port
				((x)(x))
				((y)(y))
			)
		)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 2 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal v ~BIT_VECTOR{3~downto~0}~12 0 2 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_signal (_internal s1 ~extSTD.STANDARD.BIT 0 18 (_architecture (_uni ))))
		(_signal (_internal s2 ~extSTD.STANDARD.BIT 0 18 (_architecture (_uni ))))
		(_signal (_internal s3 ~extSTD.STANDARD.BIT 0 18 (_architecture (_uni ))))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
)
I 000036 55 551 0 cfg_circ_paritate
(_configuration VHDL (cfg_circ_paritate 0 27 (circ_paritate))
	(_version v147)
	(_time 1230510106658 2008.12.29 02:21:46)
	(_source (\./src/circuit_paritate.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 8a8e8f84ddddd99fdc8499d0d2)
	(_architecture struct
		(_instantiation xor1
			(_entity . poarta_xor behave
			)
		)
		(_instantiation xor2
			(_entity . poarta_xor behave
			)
		)
		(_instantiation xor3
			(_entity . poarta_xor behave
			)
		)
		(_instantiation inv1
			(_entity . inversor behave
			)
		)
	)
)
I 000059 55 1366          1230510106677 comport_concurent1
(_unit VHDL (circ_paritate 0 1 (comport_concurent1 0 37 ))
	(_version v147)
	(_time 1230510106678 2008.12.29 02:21:46)
	(_source (\./src/circuit_paritate.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 9a9e9f95c2cccc8c99ccdcc1cb)
	(_entity
		(_time 1230502866788)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 2 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal v ~BIT_VECTOR{3~downto~0}~12 0 2 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_signal (_internal t1 ~extSTD.STANDARD.BIT 0 38 (_architecture (_uni ))))
		(_signal (_internal t2 ~extSTD.STANDARD.BIT 0 38 (_architecture (_uni ))))
		(_signal (_internal t3 ~extSTD.STANDARD.BIT 0 38 (_architecture (_uni ))))
		(_process
			(line__40(_architecture 0 0 40 (_assignment (_simple)(_target(1))(_sensitivity(4)))))
			(line__41(_architecture 1 0 41 (_assignment (_simple)(_target(4))(_sensitivity(2)(3)))))
			(line__42(_architecture 2 0 42 (_assignment (_simple)(_target(3))(_sensitivity(0(3))(0(2))))))
			(line__43(_architecture 3 0 43 (_assignment (_simple)(_target(2))(_sensitivity(0(1))(0(0))))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_model . comport_concurent1 4 -1
	)
)
I 000059 55 862           1230510106681 comport_concurent2
(_unit VHDL (circ_paritate 0 1 (comport_concurent2 0 46 ))
	(_version v147)
	(_time 1230510106682 2008.12.29 02:21:46)
	(_source (\./src/circuit_paritate.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 9a9e9f95c2cccc8c9996dcc1cb)
	(_entity
		(_time 1230502866788)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 2 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal v ~BIT_VECTOR{3~downto~0}~12 0 2 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_process
			(line__49(_architecture 0 0 49 (_assignment (_simple)(_target(1))(_sensitivity(0(3))(0(2))(0(1))(0(0))))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_model . comport_concurent2 1 -1
	)
)
I 000059 55 1035          1230510106740 comport_secvential
(_unit VHDL (circ_paritate 0 1 (comport_secvential 0 8 ))
	(_version v147)
	(_time 1230510106741 2008.12.29 02:21:46)
	(_source (\./src/circuit_paritate.vhd\(\./src/circuit_paritate_secvential.vhd\)))
	(_use (std(standard)))
	(_parameters dbg)
	(_code d8dcdd8ad98e8eceda889e8389)
	(_entity
		(_time 1230502866788)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 2 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal v ~BIT_VECTOR{3~downto~0}~12 0 2 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_variable (_internal nr_de_1 ~extSTD.STANDARD.INTEGER 1 17 (_process 0 ((i 0)))))
		(_process
			(line__11(_architecture 0 1 11 (_process (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . comport_secvential 1 -1
	)
)
I 000045 55 1522          1230510106789 test
(_unit VHDL (test 0 9 (test 0 12 ))
	(_version v147)
	(_time 1230510106790 2008.12.29 02:21:46)
	(_source (\./src/test.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 07020401055150100204135d53)
	(_entity
		(_time 1230502951618)
	)
	(_component
		(circ_paritate
			(_object
				(_port (_internal v ~BIT_VECTOR{3~downto~0}~13 0 14 (_entity (_in ))))
				(_port (_internal y ~extSTD.STANDARD.BIT 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation et 0 23 (_component circ_paritate )
		(_port
			((v)(vector))
			((y)(paritate_para))
		)
		(_use (_entity . circ_paritate)
		)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~13 0 14 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_type (_internal ~BIT_VECTOR{3~downto~0}~132 0 18 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_signal (_internal vector ~BIT_VECTOR{3~downto~0}~132 0 18 (_architecture (_uni ))))
		(_signal (_internal paritate_para ~extSTD.STANDARD.BIT 0 19 (_architecture (_uni ))))
		(_process
			(line__25(_architecture 0 0 25 (_assignment (_simple)(_target(0)))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_split (0)
	)
	(_static
		(16843009 )
		(65793 )
		(16777473 )
		(257 )
		(16842753 )
		(65537 )
		(16777217 )
		(1 )
		(16843008 )
		(65792 )
		(16777472 )
		(256 )
		(16842752 )
		(65536 )
		(16777216 )
		(0 )
	)
	(_model . test 1 -1
	)
)
I 000027 55 330 0 cfg_test
(_configuration VHDL (cfg_test 0 31 (test))
	(_version v147)
	(_time 1230510106793 2008.12.29 02:21:46)
	(_source (\./src/test.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 07030301065054125151135d53)
	(_architecture test
		(_instantiation et
			(_entity . circ_paritate comport_concurent1
			)
		)
	)
)
I 000061 55 1540          1230510106838 schift_register_arch
(_unit VHDL (shift_register 0 1 (schift_register_arch 0 9 ))
	(_version v147)
	(_time 1230510106839 2008.12.29 02:21:46)
	(_source (\./src/shift.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 3633323338616b203133226f31)
	(_entity
		(_time 1230505916084)
	)
	(_object
		(_generic (_internal n ~extSTD.STANDARD.NATURAL 0 2 \4\ (_entity ((i 4)))))
		(_type (_internal ~BIT_VECTOR{n-1~downto~0}~12 0 3 (_array ~extSTD.STANDARD.BIT ((_downto (c 1 )(i 0))))))
		(_port (_internal p_in ~BIT_VECTOR{n-1~downto~0}~12 0 3 (_entity (_in ))))
		(_type (_internal ~BIT_VECTOR{n-1~downto~0}~122 0 4 (_array ~extSTD.STANDARD.BIT ((_downto (c 2 )(i 0))))))
		(_port (_internal p_out ~BIT_VECTOR{n-1~downto~0}~122 0 4 (_entity (_out ))))
		(_port (_internal reset ~extSTD.STANDARD.BIT 0 5 (_entity (_in ))))
		(_port (_internal clock ~extSTD.STANDARD.BIT 0 5 (_entity (_in ))))
		(_port (_internal shift ~extSTD.STANDARD.BIT 0 5 (_entity (_in ))))
		(_port (_internal LOAD ~extSTD.STANDARD.BIT 0 5 (_entity (_in ))))
		(_port (_internal s_in ~extSTD.STANDARD.BIT 0 6 (_entity (_in ))))
		(_process
			(line__11(_architecture 0 0 11 (_process (_simple)(_target(1(0)))(_sensitivity(3)))))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_model . schift_register_arch 3 -1
	)
)
I 000055 55 1085          1230510106887 behave_clk_gen
(_unit VHDL (clk_gen 0 1 (behave_clk_gen 0 6 ))
	(_version v147)
	(_time 1230510106888 2008.12.29 02:21:46)
	(_source (\./src/shift_test.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 65616165333263703336723f31)
	(_entity
		(_time 1230507793619)
	)
	(_object
		(_generic (_internal t_high ~extSTD.STANDARD.TIME 0 2 \30.0 ns\ (_entity ((ns 4629137466983448576)))))
		(_generic (_internal t_period ~extSTD.STANDARD.TIME 0 2 \50.0 ns\ (_entity ((ns 4632233691727265792)))))
		(_generic (_internal t_reset ~extSTD.STANDARD.TIME 0 2 \10.0 ns\ (_entity ((ns 4621819117588971520)))))
		(_port (_internal clock ~extSTD.STANDARD.BIT 0 3 (_entity (_out ((i 1))))))
		(_port (_internal reset ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_process
			(line__8(_architecture 0 0 8 (_assignment (_simple)(_target(1)))))
			(line__10(_architecture 1 0 10 (_process (_wait_for)(_target(0)))))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behave_clk_gen 2 -1
	)
)
I 000056 55 3080          1230510106893 shift_test_arch
(_unit VHDL (shift_test 0 1 (shift_test_arch 0 20 ))
	(_version v147)
	(_time 1230510106894 2008.12.29 02:21:46)
	(_source (\./src/shift_test.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 7471707578232962737b602d73)
	(_entity
		(_time 1230506042688)
	)
	(_component
		(clk_gen
			(_object
				(_generic (_internal t_high ~extSTD.STANDARD.TIME 0 30 (_entity -1 ((ns 4629137466983448576)))))
				(_generic (_internal t_period ~extSTD.STANDARD.TIME 0 30 (_entity -1 ((ns 4632233691727265792)))))
				(_generic (_internal t_reset ~extSTD.STANDARD.TIME 0 30 (_entity -1 ((ns 4621819117588971520)))))
				(_port (_internal clock ~extSTD.STANDARD.BIT 0 31 (_entity (_out ((i 1))))))
				(_port (_internal reset ~extSTD.STANDARD.BIT 0 31 (_entity (_out ))))
			)
		)
		(shift_register
			(_object
				(_generic (_internal n ~extSTD.STANDARD.NATURAL 0 22 (_entity -1 ((i 4)))))
				(_type (_internal ~BIT_VECTOR{n-1~downto~0}~13 0 23 (_array ~extSTD.STANDARD.BIT ((_downto (c 0 )(i 0))))))
				(_port (_internal p_in ~BIT_VECTOR{n-1~downto~0}~13 0 23 (_entity (_in ))))
				(_type (_internal ~BIT_VECTOR{n-1~downto~0}~132 0 24 (_array ~extSTD.STANDARD.BIT ((_downto (c 1 )(i 0))))))
				(_port (_internal p_out ~BIT_VECTOR{n-1~downto~0}~132 0 24 (_entity (_out ))))
				(_port (_internal reset ~extSTD.STANDARD.BIT 0 25 (_entity (_in ))))
				(_port (_internal clock ~extSTD.STANDARD.BIT 0 25 (_entity (_in ))))
				(_port (_internal shift ~extSTD.STANDARD.BIT 0 25 (_entity (_in ))))
				(_port (_internal LOAD ~extSTD.STANDARD.BIT 0 25 (_entity (_in ))))
				(_port (_internal s_in ~extSTD.STANDARD.BIT 0 26 (_entity (_in ))))
			)
		)
	)
	(_instantiation st 0 39 (_component clk_gen )
		(_port
			((clock)(clock))
		)
		(_use (_entity . clk_gen)
		)
	)
	(_instantiation st1 0 40 (_component shift_register )
		(_port
			((p_in)((_others(i 1))))
			((p_out)(p_out))
			((reset)((i 0)))
			((clock)(clock))
			((shift)((i 0)))
			((LOAD)((i 0)))
			((s_in)((i 0)))
		)
		(_use (_entity . shift_register)
			(_port
				((p_in)(p_in))
				((p_out)(p_out))
				((reset)(reset))
				((clock)(clock))
				((shift)(shift))
				((LOAD)(LOAD))
				((s_in)(s_in))
			)
		)
	)
	(_object
		(_signal (_internal clock ~extSTD.STANDARD.BIT 0 34 (_architecture (_uni ))))
		(_type (_internal ~BIT_VECTOR{3~downto~0}~13 0 35 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_signal (_internal p_out ~BIT_VECTOR{3~downto~0}~13 0 35 (_architecture (_uni ))))
		(_signal (_internal p_in ~BIT_VECTOR{3~downto~0}~13 0 36 (_architecture (_uni ))))
		(_signal (_internal start ~extSTD.STANDARD.BIT 0 37 (_architecture (_uni ))))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
	(_model . shift_test_arch 2 -1
	)
)
I 000047 55 851           1230510132497 behave
(_unit VHDL (poarta_xor 0 1 (behave 0 7 ))
	(_version v147)
	(_time 1230510132498 2008.12.29 02:22:12)
	(_source (\./src/porti.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 747b2675262321637620602e24)
	(_entity
		(_time 1230503357260)
	)
	(_object
		(_generic (_internal del ~extSTD.STANDARD.TIME 0 2 \3.0 ns\ (_entity ((ns 4613937818241073152)))))
		(_port (_internal x1 ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal x2 ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 4 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behave 1 -1
	)
)
I 000047 55 782           1230510132503 behave
(_unit VHDL (inversor 0 15 (behave 0 21 ))
	(_version v147)
	(_time 1230510132504 2008.12.29 02:22:12)
	(_source (\./src/porti.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 747a2f75252226627122662f26)
	(_entity
		(_time 1230501682329)
	)
	(_object
		(_generic (_internal del ~extSTD.STANDARD.TIME 0 16 \4.0 ns\ (_entity ((ns 4616189618054758400)))))
		(_port (_internal x ~extSTD.STANDARD.BIT 0 17 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 18 (_entity (_out ))))
		(_process
			(line__24(_architecture 0 0 24 (_assignment (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behave 1 -1
	)
)
I 000047 55 2697          1230510132577 struct
(_unit VHDL (circ_paritate 0 1 (struct 0 6 ))
	(_version v147)
	(_time 1230510132578 2008.12.29 02:22:12)
	(_source (\./src/circuit_paritate.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code c2cc9397c99494d4c0cf849993)
	(_entity
		(_time 1230502866788)
	)
	(_component
		(xor_gate
			(_object
				(_generic (_internal del ~extSTD.STANDARD.TIME 0 8 (_entity -1 ((ns 4613937818241073152)))))
				(_port (_internal x1 ~extSTD.STANDARD.BIT 0 9 (_entity (_in ))))
				(_port (_internal x2 ~extSTD.STANDARD.BIT 0 9 (_entity (_in ))))
				(_port (_internal y ~extSTD.STANDARD.BIT 0 10 (_entity (_out ))))
			)
		)
		(inv_gate
			(_object
				(_generic (_internal del ~extSTD.STANDARD.TIME 0 14 (_entity -1 ((ns 4616189618054758400)))))
				(_port (_internal x ~extSTD.STANDARD.BIT 0 15 (_entity (_in ))))
				(_port (_internal y ~extSTD.STANDARD.BIT 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation xor1 0 21 (_component xor_gate )
		(_port
			((x1)(v(0)))
			((x2)(v(1)))
			((y)(s1))
		)
		(_use (_implicit)
			(_generic
				((del)((ns 4613937818241073152)))
			)
			(_port
				((x1)(x1))
				((x2)(x2))
				((y)(y))
			)
		)
	)
	(_instantiation xor2 0 22 (_component xor_gate )
		(_port
			((x1)(v(2)))
			((x2)(v(3)))
			((y)(s2))
		)
		(_use (_implicit)
			(_generic
				((del)((ns 4613937818241073152)))
			)
			(_port
				((x1)(x1))
				((x2)(x2))
				((y)(y))
			)
		)
	)
	(_instantiation xor3 0 23 (_component xor_gate )
		(_generic
			((del)((ns 4616189618054758400)))
		)
		(_port
			((x1)(s1))
			((x2)(s2))
			((y)(s3))
		)
		(_use (_implicit)
			(_generic
				((del)((ns 4616189618054758400)))
			)
			(_port
				((x1)(x1))
				((x2)(x2))
				((y)(y))
			)
		)
	)
	(_instantiation inv1 0 24 (_component inv_gate )
		(_port
			((x)(s3))
			((y)(y))
		)
		(_use (_implicit)
			(_generic
				((del)((ns 4616189618054758400)))
			)
			(_port
				((x)(x))
				((y)(y))
			)
		)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 2 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal v ~BIT_VECTOR{3~downto~0}~12 0 2 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_signal (_internal s1 ~extSTD.STANDARD.BIT 0 18 (_architecture (_uni ))))
		(_signal (_internal s2 ~extSTD.STANDARD.BIT 0 18 (_architecture (_uni ))))
		(_signal (_internal s3 ~extSTD.STANDARD.BIT 0 18 (_architecture (_uni ))))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
)
I 000036 55 551 0 cfg_circ_paritate
(_configuration VHDL (cfg_circ_paritate 0 27 (circ_paritate))
	(_version v147)
	(_time 1230510132581 2008.12.29 02:22:12)
	(_source (\./src/circuit_paritate.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code c2cc9397c69591d794ccd1989a)
	(_architecture struct
		(_instantiation xor1
			(_entity . poarta_xor behave
			)
		)
		(_instantiation xor2
			(_entity . poarta_xor behave
			)
		)
		(_instantiation xor3
			(_entity . poarta_xor behave
			)
		)
		(_instantiation inv1
			(_entity . inversor behave
			)
		)
	)
)
I 000059 55 1366          1230510132594 comport_concurent1
(_unit VHDL (circ_paritate 0 1 (comport_concurent1 0 37 ))
	(_version v147)
	(_time 1230510132595 2008.12.29 02:22:12)
	(_source (\./src/circuit_paritate.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code d2dc8380d98484c4d184948983)
	(_entity
		(_time 1230502866788)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 2 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal v ~BIT_VECTOR{3~downto~0}~12 0 2 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_signal (_internal t1 ~extSTD.STANDARD.BIT 0 38 (_architecture (_uni ))))
		(_signal (_internal t2 ~extSTD.STANDARD.BIT 0 38 (_architecture (_uni ))))
		(_signal (_internal t3 ~extSTD.STANDARD.BIT 0 38 (_architecture (_uni ))))
		(_process
			(line__40(_architecture 0 0 40 (_assignment (_simple)(_target(1))(_sensitivity(4)))))
			(line__41(_architecture 1 0 41 (_assignment (_simple)(_target(4))(_sensitivity(2)(3)))))
			(line__42(_architecture 2 0 42 (_assignment (_simple)(_target(3))(_sensitivity(0(3))(0(2))))))
			(line__43(_architecture 3 0 43 (_assignment (_simple)(_target(2))(_sensitivity(0(1))(0(0))))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_model . comport_concurent1 4 -1
	)
)
I 000059 55 862           1230510132598 comport_concurent2
(_unit VHDL (circ_paritate 0 1 (comport_concurent2 0 46 ))
	(_version v147)
	(_time 1230510132599 2008.12.29 02:22:12)
	(_source (\./src/circuit_paritate.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code e1efb0b2e9b7b7f7e2eda7bab0)
	(_entity
		(_time 1230502866788)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 2 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal v ~BIT_VECTOR{3~downto~0}~12 0 2 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_process
			(line__49(_architecture 0 0 49 (_assignment (_simple)(_target(1))(_sensitivity(0(3))(0(2))(0(1))(0(0))))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_model . comport_concurent2 1 -1
	)
)
I 000059 55 1035          1230510132658 comport_secvential
(_unit VHDL (circ_paritate 0 1 (comport_secvential 0 8 ))
	(_version v147)
	(_time 1230510132659 2008.12.29 02:22:12)
	(_source (\./src/circuit_paritate.vhd\(\./src/circuit_paritate_secvential.vhd\)))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 202e7024297676362270667b71)
	(_entity
		(_time 1230502866788)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 2 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal v ~BIT_VECTOR{3~downto~0}~12 0 2 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_variable (_internal nr_de_1 ~extSTD.STANDARD.INTEGER 1 17 (_process 0 ((i 0)))))
		(_process
			(line__11(_architecture 0 1 11 (_process (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . comport_secvential 1 -1
	)
)
I 000045 55 1522          1230510132709 test
(_unit VHDL (test 0 9 (test 0 12 ))
	(_version v147)
	(_time 1230510132710 2008.12.29 02:22:12)
	(_source (\./src/test.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 4e41194c1e1819594b4d5a141a)
	(_entity
		(_time 1230502951618)
	)
	(_component
		(circ_paritate
			(_object
				(_port (_internal v ~BIT_VECTOR{3~downto~0}~13 0 14 (_entity (_in ))))
				(_port (_internal y ~extSTD.STANDARD.BIT 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation et 0 23 (_component circ_paritate )
		(_port
			((v)(vector))
			((y)(paritate_para))
		)
		(_use (_entity . circ_paritate)
		)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~13 0 14 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_type (_internal ~BIT_VECTOR{3~downto~0}~132 0 18 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_signal (_internal vector ~BIT_VECTOR{3~downto~0}~132 0 18 (_architecture (_uni ))))
		(_signal (_internal paritate_para ~extSTD.STANDARD.BIT 0 19 (_architecture (_uni ))))
		(_process
			(line__25(_architecture 0 0 25 (_assignment (_simple)(_target(0)))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_split (0)
	)
	(_static
		(16843009 )
		(65793 )
		(16777473 )
		(257 )
		(16842753 )
		(65537 )
		(16777217 )
		(1 )
		(16843008 )
		(65792 )
		(16777472 )
		(256 )
		(16842752 )
		(65536 )
		(16777216 )
		(0 )
	)
	(_model . test 1 -1
	)
)
I 000027 55 330 0 cfg_test
(_configuration VHDL (cfg_test 0 31 (test))
	(_version v147)
	(_time 1230510132713 2008.12.29 02:22:12)
	(_source (\./src/test.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 4e401e4c1d191d5b18185a141a)
	(_architecture test
		(_instantiation et
			(_entity . circ_paritate comport_concurent1
			)
		)
	)
)
I 000061 55 1540          1230510132757 schift_register_arch
(_unit VHDL (shift_register 0 1 (schift_register_arch 0 9 ))
	(_version v147)
	(_time 1230510132758 2008.12.29 02:22:12)
	(_source (\./src/shift.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 7d722d7c212a206b7a7869247a)
	(_entity
		(_time 1230505916084)
	)
	(_object
		(_generic (_internal n ~extSTD.STANDARD.NATURAL 0 2 \4\ (_entity ((i 4)))))
		(_type (_internal ~BIT_VECTOR{n-1~downto~0}~12 0 3 (_array ~extSTD.STANDARD.BIT ((_downto (c 1 )(i 0))))))
		(_port (_internal p_in ~BIT_VECTOR{n-1~downto~0}~12 0 3 (_entity (_in ))))
		(_type (_internal ~BIT_VECTOR{n-1~downto~0}~122 0 4 (_array ~extSTD.STANDARD.BIT ((_downto (c 2 )(i 0))))))
		(_port (_internal p_out ~BIT_VECTOR{n-1~downto~0}~122 0 4 (_entity (_out ))))
		(_port (_internal reset ~extSTD.STANDARD.BIT 0 5 (_entity (_in ))))
		(_port (_internal clock ~extSTD.STANDARD.BIT 0 5 (_entity (_in ))))
		(_port (_internal shift ~extSTD.STANDARD.BIT 0 5 (_entity (_in ))))
		(_port (_internal LOAD ~extSTD.STANDARD.BIT 0 5 (_entity (_in ))))
		(_port (_internal s_in ~extSTD.STANDARD.BIT 0 6 (_entity (_in ))))
		(_process
			(line__11(_architecture 0 0 11 (_process (_simple)(_target(1(0)))(_sensitivity(3)))))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_model . schift_register_arch 3 -1
	)
)
I 000055 55 1085          1230510132806 behave_clk_gen
(_unit VHDL (clk_gen 0 1 (behave_clk_gen 0 6 ))
	(_version v147)
	(_time 1230510132807 2008.12.29 02:22:12)
	(_source (\./src/shift_test.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code aca2fcfbacfbaab9faffbbf6f8)
	(_entity
		(_time 1230507793619)
	)
	(_object
		(_generic (_internal t_high ~extSTD.STANDARD.TIME 0 2 \30.0 ns\ (_entity ((ns 4629137466983448576)))))
		(_generic (_internal t_period ~extSTD.STANDARD.TIME 0 2 \50.0 ns\ (_entity ((ns 4632233691727265792)))))
		(_generic (_internal t_reset ~extSTD.STANDARD.TIME 0 2 \10.0 ns\ (_entity ((ns 4621819117588971520)))))
		(_port (_internal clock ~extSTD.STANDARD.BIT 0 3 (_entity (_out ((i 1))))))
		(_port (_internal reset ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_process
			(line__8(_architecture 0 0 8 (_assignment (_simple)(_target(1)))))
			(line__10(_architecture 1 0 10 (_process (_wait_for)(_target(0)))))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behave_clk_gen 2 -1
	)
)
I 000056 55 3080          1230510132812 shift_test_arch
(_unit VHDL (shift_test 0 1 (shift_test_arch 0 20 ))
	(_version v147)
	(_time 1230510132813 2008.12.29 02:22:12)
	(_source (\./src/shift_test.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code aca3fcfbf7fbf1baaba3b8f5ab)
	(_entity
		(_time 1230506042688)
	)
	(_component
		(clk_gen
			(_object
				(_generic (_internal t_high ~extSTD.STANDARD.TIME 0 30 (_entity -1 ((ns 4629137466983448576)))))
				(_generic (_internal t_period ~extSTD.STANDARD.TIME 0 30 (_entity -1 ((ns 4632233691727265792)))))
				(_generic (_internal t_reset ~extSTD.STANDARD.TIME 0 30 (_entity -1 ((ns 4621819117588971520)))))
				(_port (_internal clock ~extSTD.STANDARD.BIT 0 31 (_entity (_out ((i 1))))))
				(_port (_internal reset ~extSTD.STANDARD.BIT 0 31 (_entity (_out ))))
			)
		)
		(shift_register
			(_object
				(_generic (_internal n ~extSTD.STANDARD.NATURAL 0 22 (_entity -1 ((i 4)))))
				(_type (_internal ~BIT_VECTOR{n-1~downto~0}~13 0 23 (_array ~extSTD.STANDARD.BIT ((_downto (c 0 )(i 0))))))
				(_port (_internal p_in ~BIT_VECTOR{n-1~downto~0}~13 0 23 (_entity (_in ))))
				(_type (_internal ~BIT_VECTOR{n-1~downto~0}~132 0 24 (_array ~extSTD.STANDARD.BIT ((_downto (c 1 )(i 0))))))
				(_port (_internal p_out ~BIT_VECTOR{n-1~downto~0}~132 0 24 (_entity (_out ))))
				(_port (_internal reset ~extSTD.STANDARD.BIT 0 25 (_entity (_in ))))
				(_port (_internal clock ~extSTD.STANDARD.BIT 0 25 (_entity (_in ))))
				(_port (_internal shift ~extSTD.STANDARD.BIT 0 25 (_entity (_in ))))
				(_port (_internal LOAD ~extSTD.STANDARD.BIT 0 25 (_entity (_in ))))
				(_port (_internal s_in ~extSTD.STANDARD.BIT 0 26 (_entity (_in ))))
			)
		)
	)
	(_instantiation st 0 39 (_component clk_gen )
		(_port
			((clock)(clock))
		)
		(_use (_entity . clk_gen)
		)
	)
	(_instantiation st1 0 40 (_component shift_register )
		(_port
			((p_in)((_others(i 1))))
			((p_out)(p_out))
			((reset)((i 0)))
			((clock)(clock))
			((shift)((i 0)))
			((LOAD)((i 0)))
			((s_in)((i 0)))
		)
		(_use (_entity . shift_register)
			(_port
				((p_in)(p_in))
				((p_out)(p_out))
				((reset)(reset))
				((clock)(clock))
				((shift)(shift))
				((LOAD)(LOAD))
				((s_in)(s_in))
			)
		)
	)
	(_object
		(_signal (_internal clock ~extSTD.STANDARD.BIT 0 34 (_architecture (_uni ))))
		(_type (_internal ~BIT_VECTOR{3~downto~0}~13 0 35 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_signal (_internal p_out ~BIT_VECTOR{3~downto~0}~13 0 35 (_architecture (_uni ))))
		(_signal (_internal p_in ~BIT_VECTOR{3~downto~0}~13 0 36 (_architecture (_uni ))))
		(_signal (_internal start ~extSTD.STANDARD.BIT 0 37 (_architecture (_uni ))))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
	(_model . shift_test_arch 2 -1
	)
)
I 000047 55 851           1230510135981 behave
(_unit VHDL (poarta_xor 0 1 (behave 0 7 ))
	(_version v147)
	(_time 1230510135982 2008.12.29 02:22:15)
	(_source (\./src/porti.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 1a14131d1d4d4f0d184e0e404a)
	(_entity
		(_time 1230503357260)
	)
	(_object
		(_generic (_internal del ~extSTD.STANDARD.TIME 0 2 \3.0 ns\ (_entity ((ns 4613937818241073152)))))
		(_port (_internal x1 ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal x2 ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 4 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behave 1 -1
	)
)
I 000047 55 782           1230510135987 behave
(_unit VHDL (inversor 0 15 (behave 0 21 ))
	(_version v147)
	(_time 1230510135988 2008.12.29 02:22:15)
	(_source (\./src/porti.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 1a151a1d1e4c480c1f4c084148)
	(_entity
		(_time 1230501682329)
	)
	(_object
		(_generic (_internal del ~extSTD.STANDARD.TIME 0 16 \4.0 ns\ (_entity ((ns 4616189618054758400)))))
		(_port (_internal x ~extSTD.STANDARD.BIT 0 17 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 18 (_entity (_out ))))
		(_process
			(line__24(_architecture 0 0 24 (_assignment (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behave 1 -1
	)
)
I 000047 55 2697          1230510136050 struct
(_unit VHDL (circ_paritate 0 1 (struct 0 6 ))
	(_version v147)
	(_time 1230510136051 2008.12.29 02:22:16)
	(_source (\./src/circuit_paritate.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 5956535a590f0f4f5b541f0208)
	(_entity
		(_time 1230502866788)
	)
	(_component
		(xor_gate
			(_object
				(_generic (_internal del ~extSTD.STANDARD.TIME 0 8 (_entity -1 ((ns 4613937818241073152)))))
				(_port (_internal x1 ~extSTD.STANDARD.BIT 0 9 (_entity (_in ))))
				(_port (_internal x2 ~extSTD.STANDARD.BIT 0 9 (_entity (_in ))))
				(_port (_internal y ~extSTD.STANDARD.BIT 0 10 (_entity (_out ))))
			)
		)
		(inv_gate
			(_object
				(_generic (_internal del ~extSTD.STANDARD.TIME 0 14 (_entity -1 ((ns 4616189618054758400)))))
				(_port (_internal x ~extSTD.STANDARD.BIT 0 15 (_entity (_in ))))
				(_port (_internal y ~extSTD.STANDARD.BIT 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation xor1 0 21 (_component xor_gate )
		(_port
			((x1)(v(0)))
			((x2)(v(1)))
			((y)(s1))
		)
		(_use (_implicit)
			(_generic
				((del)((ns 4613937818241073152)))
			)
			(_port
				((x1)(x1))
				((x2)(x2))
				((y)(y))
			)
		)
	)
	(_instantiation xor2 0 22 (_component xor_gate )
		(_port
			((x1)(v(2)))
			((x2)(v(3)))
			((y)(s2))
		)
		(_use (_implicit)
			(_generic
				((del)((ns 4613937818241073152)))
			)
			(_port
				((x1)(x1))
				((x2)(x2))
				((y)(y))
			)
		)
	)
	(_instantiation xor3 0 23 (_component xor_gate )
		(_generic
			((del)((ns 4616189618054758400)))
		)
		(_port
			((x1)(s1))
			((x2)(s2))
			((y)(s3))
		)
		(_use (_implicit)
			(_generic
				((del)((ns 4616189618054758400)))
			)
			(_port
				((x1)(x1))
				((x2)(x2))
				((y)(y))
			)
		)
	)
	(_instantiation inv1 0 24 (_component inv_gate )
		(_port
			((x)(s3))
			((y)(y))
		)
		(_use (_implicit)
			(_generic
				((del)((ns 4616189618054758400)))
			)
			(_port
				((x)(x))
				((y)(y))
			)
		)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 2 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal v ~BIT_VECTOR{3~downto~0}~12 0 2 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_signal (_internal s1 ~extSTD.STANDARD.BIT 0 18 (_architecture (_uni ))))
		(_signal (_internal s2 ~extSTD.STANDARD.BIT 0 18 (_architecture (_uni ))))
		(_signal (_internal s3 ~extSTD.STANDARD.BIT 0 18 (_architecture (_uni ))))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
)
I 000036 55 551 0 cfg_circ_paritate
(_configuration VHDL (cfg_circ_paritate 0 27 (circ_paritate))
	(_version v147)
	(_time 1230510136054 2008.12.29 02:22:16)
	(_source (\./src/circuit_paritate.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 5956535a560e0a4c0f574a0301)
	(_architecture struct
		(_instantiation xor1
			(_entity . poarta_xor behave
			)
		)
		(_instantiation xor2
			(_entity . poarta_xor behave
			)
		)
		(_instantiation xor3
			(_entity . poarta_xor behave
			)
		)
		(_instantiation inv1
			(_entity . inversor behave
			)
		)
	)
)
I 000059 55 1366          1230510136066 comport_concurent1
(_unit VHDL (circ_paritate 0 1 (comport_concurent1 0 37 ))
	(_version v147)
	(_time 1230510136067 2008.12.29 02:22:16)
	(_source (\./src/circuit_paritate.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 68676268693e3e7e6b3e2e3339)
	(_entity
		(_time 1230502866788)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 2 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal v ~BIT_VECTOR{3~downto~0}~12 0 2 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_signal (_internal t1 ~extSTD.STANDARD.BIT 0 38 (_architecture (_uni ))))
		(_signal (_internal t2 ~extSTD.STANDARD.BIT 0 38 (_architecture (_uni ))))
		(_signal (_internal t3 ~extSTD.STANDARD.BIT 0 38 (_architecture (_uni ))))
		(_process
			(line__40(_architecture 0 0 40 (_assignment (_simple)(_target(1))(_sensitivity(4)))))
			(line__41(_architecture 1 0 41 (_assignment (_simple)(_target(4))(_sensitivity(2)(3)))))
			(line__42(_architecture 2 0 42 (_assignment (_simple)(_target(3))(_sensitivity(0(3))(0(2))))))
			(line__43(_architecture 3 0 43 (_assignment (_simple)(_target(2))(_sensitivity(0(1))(0(0))))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_model . comport_concurent1 4 -1
	)
)
I 000059 55 862           1230510136070 comport_concurent2
(_unit VHDL (circ_paritate 0 1 (comport_concurent2 0 46 ))
	(_version v147)
	(_time 1230510136071 2008.12.29 02:22:16)
	(_source (\./src/circuit_paritate.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 68676268693e3e7e6b642e3339)
	(_entity
		(_time 1230502866788)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 2 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal v ~BIT_VECTOR{3~downto~0}~12 0 2 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_process
			(line__49(_architecture 0 0 49 (_assignment (_simple)(_target(1))(_sensitivity(0(3))(0(2))(0(1))(0(0))))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_model . comport_concurent2 1 -1
	)
)
I 000059 55 1035          1230510136131 comport_secvential
(_unit VHDL (circ_paritate 0 1 (comport_secvential 0 8 ))
	(_version v147)
	(_time 1230510136132 2008.12.29 02:22:16)
	(_source (\./src/circuit_paritate.vhd\(\./src/circuit_paritate_secvential.vhd\)))
	(_use (std(standard)))
	(_parameters dbg)
	(_code a7a8adf0a9f1f1b1a5f7e1fcf6)
	(_entity
		(_time 1230502866788)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 2 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal v ~BIT_VECTOR{3~downto~0}~12 0 2 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_variable (_internal nr_de_1 ~extSTD.STANDARD.INTEGER 1 17 (_process 0 ((i 0)))))
		(_process
			(line__11(_architecture 0 1 11 (_process (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . comport_secvential 1 -1
	)
)
I 000045 55 1522          1230510136180 test
(_unit VHDL (test 0 9 (test 0 12 ))
	(_version v147)
	(_time 1230510136181 2008.12.29 02:22:16)
	(_source (\./src/test.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code d6d8db84d58081c1d3d5c28c82)
	(_entity
		(_time 1230502951618)
	)
	(_component
		(circ_paritate
			(_object
				(_port (_internal v ~BIT_VECTOR{3~downto~0}~13 0 14 (_entity (_in ))))
				(_port (_internal y ~extSTD.STANDARD.BIT 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation et 0 23 (_component circ_paritate )
		(_port
			((v)(vector))
			((y)(paritate_para))
		)
		(_use (_entity . circ_paritate)
		)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~13 0 14 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_type (_internal ~BIT_VECTOR{3~downto~0}~132 0 18 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_signal (_internal vector ~BIT_VECTOR{3~downto~0}~132 0 18 (_architecture (_uni ))))
		(_signal (_internal paritate_para ~extSTD.STANDARD.BIT 0 19 (_architecture (_uni ))))
		(_process
			(line__25(_architecture 0 0 25 (_assignment (_simple)(_target(0)))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_split (0)
	)
	(_static
		(16843009 )
		(65793 )
		(16777473 )
		(257 )
		(16842753 )
		(65537 )
		(16777217 )
		(1 )
		(16843008 )
		(65792 )
		(16777472 )
		(256 )
		(16842752 )
		(65536 )
		(16777216 )
		(0 )
	)
	(_model . test 1 -1
	)
)
I 000027 55 330 0 cfg_test
(_configuration VHDL (cfg_test 0 31 (test))
	(_version v147)
	(_time 1230510136184 2008.12.29 02:22:16)
	(_source (\./src/test.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code d6d9dc84d68185c38080c28c82)
	(_architecture test
		(_instantiation et
			(_entity . circ_paritate comport_concurent1
			)
		)
	)
)
I 000061 55 1540          1230510136226 schift_register_arch
(_unit VHDL (shift_register 0 1 (schift_register_arch 0 9 ))
	(_version v147)
	(_time 1230510136227 2008.12.29 02:22:16)
	(_source (\./src/shift.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 040a5602085359120301105d03)
	(_entity
		(_time 1230505916084)
	)
	(_object
		(_generic (_internal n ~extSTD.STANDARD.NATURAL 0 2 \4\ (_entity ((i 4)))))
		(_type (_internal ~BIT_VECTOR{n-1~downto~0}~12 0 3 (_array ~extSTD.STANDARD.BIT ((_downto (c 1 )(i 0))))))
		(_port (_internal p_in ~BIT_VECTOR{n-1~downto~0}~12 0 3 (_entity (_in ))))
		(_type (_internal ~BIT_VECTOR{n-1~downto~0}~122 0 4 (_array ~extSTD.STANDARD.BIT ((_downto (c 2 )(i 0))))))
		(_port (_internal p_out ~BIT_VECTOR{n-1~downto~0}~122 0 4 (_entity (_out ))))
		(_port (_internal reset ~extSTD.STANDARD.BIT 0 5 (_entity (_in ))))
		(_port (_internal clock ~extSTD.STANDARD.BIT 0 5 (_entity (_in ))))
		(_port (_internal shift ~extSTD.STANDARD.BIT 0 5 (_entity (_in ))))
		(_port (_internal LOAD ~extSTD.STANDARD.BIT 0 5 (_entity (_in ))))
		(_port (_internal s_in ~extSTD.STANDARD.BIT 0 6 (_entity (_in ))))
		(_process
			(line__11(_architecture 0 0 11 (_process (_simple)(_target(1(0)))(_sensitivity(3)))))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_model . schift_register_arch 3 -1
	)
)
I 000055 55 1085          1230510136272 behave_clk_gen
(_unit VHDL (clk_gen 0 1 (behave_clk_gen 0 6 ))
	(_version v147)
	(_time 1230510136273 2008.12.29 02:22:16)
	(_source (\./src/shift_test.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 333c6136636435266560246967)
	(_entity
		(_time 1230507793619)
	)
	(_object
		(_generic (_internal t_high ~extSTD.STANDARD.TIME 0 2 \30.0 ns\ (_entity ((ns 4629137466983448576)))))
		(_generic (_internal t_period ~extSTD.STANDARD.TIME 0 2 \50.0 ns\ (_entity ((ns 4632233691727265792)))))
		(_generic (_internal t_reset ~extSTD.STANDARD.TIME 0 2 \10.0 ns\ (_entity ((ns 4621819117588971520)))))
		(_port (_internal clock ~extSTD.STANDARD.BIT 0 3 (_entity (_out ((i 1))))))
		(_port (_internal reset ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_process
			(line__8(_architecture 0 0 8 (_assignment (_simple)(_target(1)))))
			(line__10(_architecture 1 0 10 (_process (_wait_for)(_target(0)))))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behave_clk_gen 2 -1
	)
)
I 000056 55 3080          1230510136278 shift_test_arch
(_unit VHDL (shift_test 0 1 (shift_test_arch 0 20 ))
	(_version v147)
	(_time 1230510136279 2008.12.29 02:22:16)
	(_source (\./src/shift_test.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 333d613638646e25343c276a34)
	(_entity
		(_time 1230506042688)
	)
	(_component
		(clk_gen
			(_object
				(_generic (_internal t_high ~extSTD.STANDARD.TIME 0 30 (_entity -1 ((ns 4629137466983448576)))))
				(_generic (_internal t_period ~extSTD.STANDARD.TIME 0 30 (_entity -1 ((ns 4632233691727265792)))))
				(_generic (_internal t_reset ~extSTD.STANDARD.TIME 0 30 (_entity -1 ((ns 4621819117588971520)))))
				(_port (_internal clock ~extSTD.STANDARD.BIT 0 31 (_entity (_out ((i 1))))))
				(_port (_internal reset ~extSTD.STANDARD.BIT 0 31 (_entity (_out ))))
			)
		)
		(shift_register
			(_object
				(_generic (_internal n ~extSTD.STANDARD.NATURAL 0 22 (_entity -1 ((i 4)))))
				(_type (_internal ~BIT_VECTOR{n-1~downto~0}~13 0 23 (_array ~extSTD.STANDARD.BIT ((_downto (c 0 )(i 0))))))
				(_port (_internal p_in ~BIT_VECTOR{n-1~downto~0}~13 0 23 (_entity (_in ))))
				(_type (_internal ~BIT_VECTOR{n-1~downto~0}~132 0 24 (_array ~extSTD.STANDARD.BIT ((_downto (c 1 )(i 0))))))
				(_port (_internal p_out ~BIT_VECTOR{n-1~downto~0}~132 0 24 (_entity (_out ))))
				(_port (_internal reset ~extSTD.STANDARD.BIT 0 25 (_entity (_in ))))
				(_port (_internal clock ~extSTD.STANDARD.BIT 0 25 (_entity (_in ))))
				(_port (_internal shift ~extSTD.STANDARD.BIT 0 25 (_entity (_in ))))
				(_port (_internal LOAD ~extSTD.STANDARD.BIT 0 25 (_entity (_in ))))
				(_port (_internal s_in ~extSTD.STANDARD.BIT 0 26 (_entity (_in ))))
			)
		)
	)
	(_instantiation st 0 39 (_component clk_gen )
		(_port
			((clock)(clock))
		)
		(_use (_entity . clk_gen)
		)
	)
	(_instantiation st1 0 40 (_component shift_register )
		(_port
			((p_in)((_others(i 1))))
			((p_out)(p_out))
			((reset)((i 0)))
			((clock)(clock))
			((shift)((i 0)))
			((LOAD)((i 0)))
			((s_in)((i 0)))
		)
		(_use (_entity . shift_register)
			(_port
				((p_in)(p_in))
				((p_out)(p_out))
				((reset)(reset))
				((clock)(clock))
				((shift)(shift))
				((LOAD)(LOAD))
				((s_in)(s_in))
			)
		)
	)
	(_object
		(_signal (_internal clock ~extSTD.STANDARD.BIT 0 34 (_architecture (_uni ))))
		(_type (_internal ~BIT_VECTOR{3~downto~0}~13 0 35 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_signal (_internal p_out ~BIT_VECTOR{3~downto~0}~13 0 35 (_architecture (_uni ))))
		(_signal (_internal p_in ~BIT_VECTOR{3~downto~0}~13 0 36 (_architecture (_uni ))))
		(_signal (_internal start ~extSTD.STANDARD.BIT 0 37 (_architecture (_uni ))))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
	(_model . shift_test_arch 2 -1
	)
)
I 000047 55 851           1230510141023 behave
(_unit VHDL (poarta_xor 0 1 (behave 0 7 ))
	(_version v147)
	(_time 1230510141024 2008.12.29 02:22:21)
	(_source (\./src/porti.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code c99f9a9c969e9cdecb9ddd9399)
	(_entity
		(_time 1230503357260)
	)
	(_object
		(_generic (_internal del ~extSTD.STANDARD.TIME 0 2 \3.0 ns\ (_entity ((ns 4613937818241073152)))))
		(_port (_internal x1 ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal x2 ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 4 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behave 1 -1
	)
)
I 000047 55 782           1230510141029 behave
(_unit VHDL (inversor 0 15 (behave 0 21 ))
	(_version v147)
	(_time 1230510141030 2008.12.29 02:22:21)
	(_source (\./src/porti.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code c99e939c959f9bdfcc9fdb929b)
	(_entity
		(_time 1230501682329)
	)
	(_object
		(_generic (_internal del ~extSTD.STANDARD.TIME 0 16 \4.0 ns\ (_entity ((ns 4616189618054758400)))))
		(_port (_internal x ~extSTD.STANDARD.BIT 0 17 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 18 (_entity (_out ))))
		(_process
			(line__24(_architecture 0 0 24 (_assignment (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behave 1 -1
	)
)
I 000047 55 2697          1230510141105 struct
(_unit VHDL (circ_paritate 0 1 (struct 0 6 ))
	(_version v147)
	(_time 1230510141106 2008.12.29 02:22:21)
	(_source (\./src/circuit_paritate.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 1740401019414101151a514c46)
	(_entity
		(_time 1230502866788)
	)
	(_component
		(xor_gate
			(_object
				(_generic (_internal del ~extSTD.STANDARD.TIME 0 8 (_entity -1 ((ns 4613937818241073152)))))
				(_port (_internal x1 ~extSTD.STANDARD.BIT 0 9 (_entity (_in ))))
				(_port (_internal x2 ~extSTD.STANDARD.BIT 0 9 (_entity (_in ))))
				(_port (_internal y ~extSTD.STANDARD.BIT 0 10 (_entity (_out ))))
			)
		)
		(inv_gate
			(_object
				(_generic (_internal del ~extSTD.STANDARD.TIME 0 14 (_entity -1 ((ns 4616189618054758400)))))
				(_port (_internal x ~extSTD.STANDARD.BIT 0 15 (_entity (_in ))))
				(_port (_internal y ~extSTD.STANDARD.BIT 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation xor1 0 21 (_component xor_gate )
		(_port
			((x1)(v(0)))
			((x2)(v(1)))
			((y)(s1))
		)
		(_use (_implicit)
			(_generic
				((del)((ns 4613937818241073152)))
			)
			(_port
				((x1)(x1))
				((x2)(x2))
				((y)(y))
			)
		)
	)
	(_instantiation xor2 0 22 (_component xor_gate )
		(_port
			((x1)(v(2)))
			((x2)(v(3)))
			((y)(s2))
		)
		(_use (_implicit)
			(_generic
				((del)((ns 4613937818241073152)))
			)
			(_port
				((x1)(x1))
				((x2)(x2))
				((y)(y))
			)
		)
	)
	(_instantiation xor3 0 23 (_component xor_gate )
		(_generic
			((del)((ns 4616189618054758400)))
		)
		(_port
			((x1)(s1))
			((x2)(s2))
			((y)(s3))
		)
		(_use (_implicit)
			(_generic
				((del)((ns 4616189618054758400)))
			)
			(_port
				((x1)(x1))
				((x2)(x2))
				((y)(y))
			)
		)
	)
	(_instantiation inv1 0 24 (_component inv_gate )
		(_port
			((x)(s3))
			((y)(y))
		)
		(_use (_implicit)
			(_generic
				((del)((ns 4616189618054758400)))
			)
			(_port
				((x)(x))
				((y)(y))
			)
		)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 2 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal v ~BIT_VECTOR{3~downto~0}~12 0 2 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_signal (_internal s1 ~extSTD.STANDARD.BIT 0 18 (_architecture (_uni ))))
		(_signal (_internal s2 ~extSTD.STANDARD.BIT 0 18 (_architecture (_uni ))))
		(_signal (_internal s3 ~extSTD.STANDARD.BIT 0 18 (_architecture (_uni ))))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
)
I 000036 55 551 0 cfg_circ_paritate
(_configuration VHDL (cfg_circ_paritate 0 27 (circ_paritate))
	(_version v147)
	(_time 1230510141109 2008.12.29 02:22:21)
	(_source (\./src/circuit_paritate.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 17404010164044024119044d4f)
	(_architecture struct
		(_instantiation xor1
			(_entity . poarta_xor behave
			)
		)
		(_instantiation xor2
			(_entity . poarta_xor behave
			)
		)
		(_instantiation xor3
			(_entity . poarta_xor behave
			)
		)
		(_instantiation inv1
			(_entity . inversor behave
			)
		)
	)
)
I 000059 55 1366          1230510141136 comport_concurent1
(_unit VHDL (circ_paritate 0 1 (comport_concurent1 0 37 ))
	(_version v147)
	(_time 1230510141137 2008.12.29 02:22:21)
	(_source (\./src/circuit_paritate.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 37606032396161213461716c66)
	(_entity
		(_time 1230502866788)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 2 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal v ~BIT_VECTOR{3~downto~0}~12 0 2 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_signal (_internal t1 ~extSTD.STANDARD.BIT 0 38 (_architecture (_uni ))))
		(_signal (_internal t2 ~extSTD.STANDARD.BIT 0 38 (_architecture (_uni ))))
		(_signal (_internal t3 ~extSTD.STANDARD.BIT 0 38 (_architecture (_uni ))))
		(_process
			(line__40(_architecture 0 0 40 (_assignment (_simple)(_target(1))(_sensitivity(4)))))
			(line__41(_architecture 1 0 41 (_assignment (_simple)(_target(4))(_sensitivity(2)(3)))))
			(line__42(_architecture 2 0 42 (_assignment (_simple)(_target(3))(_sensitivity(0(3))(0(2))))))
			(line__43(_architecture 3 0 43 (_assignment (_simple)(_target(2))(_sensitivity(0(1))(0(0))))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_model . comport_concurent1 4 -1
	)
)
I 000059 55 862           1230510141140 comport_concurent2
(_unit VHDL (circ_paritate 0 1 (comport_concurent2 0 46 ))
	(_version v147)
	(_time 1230510141141 2008.12.29 02:22:21)
	(_source (\./src/circuit_paritate.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 3760603239616121343b716c66)
	(_entity
		(_time 1230502866788)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 2 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal v ~BIT_VECTOR{3~downto~0}~12 0 2 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_process
			(line__49(_architecture 0 0 49 (_assignment (_simple)(_target(1))(_sensitivity(0(3))(0(2))(0(1))(0(0))))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_model . comport_concurent2 1 -1
	)
)
I 000059 55 1035          1230510141198 comport_secvential
(_unit VHDL (circ_paritate 0 1 (comport_secvential 0 8 ))
	(_version v147)
	(_time 1230510141199 2008.12.29 02:22:21)
	(_source (\./src/circuit_paritate.vhd\(\./src/circuit_paritate_secvential.vhd\)))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 75222274792323637725332e24)
	(_entity
		(_time 1230502866788)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 2 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal v ~BIT_VECTOR{3~downto~0}~12 0 2 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_variable (_internal nr_de_1 ~extSTD.STANDARD.INTEGER 1 17 (_process 0 ((i 0)))))
		(_process
			(line__11(_architecture 0 1 11 (_process (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . comport_secvential 1 -1
	)
)
I 000045 55 1522          1230510141247 test
(_unit VHDL (test 0 9 (test 0 12 ))
	(_version v147)
	(_time 1230510141248 2008.12.29 02:22:21)
	(_source (\./src/test.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code a4f2f4f3a5f2f3b3a1a7b0fef0)
	(_entity
		(_time 1230502951618)
	)
	(_component
		(circ_paritate
			(_object
				(_port (_internal v ~BIT_VECTOR{3~downto~0}~13 0 14 (_entity (_in ))))
				(_port (_internal y ~extSTD.STANDARD.BIT 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation et 0 23 (_component circ_paritate )
		(_port
			((v)(vector))
			((y)(paritate_para))
		)
		(_use (_entity . circ_paritate)
		)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~13 0 14 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_type (_internal ~BIT_VECTOR{3~downto~0}~132 0 18 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_signal (_internal vector ~BIT_VECTOR{3~downto~0}~132 0 18 (_architecture (_uni ))))
		(_signal (_internal paritate_para ~extSTD.STANDARD.BIT 0 19 (_architecture (_uni ))))
		(_process
			(line__25(_architecture 0 0 25 (_assignment (_simple)(_target(0)))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_split (0)
	)
	(_static
		(16843009 )
		(65793 )
		(16777473 )
		(257 )
		(16842753 )
		(65537 )
		(16777217 )
		(1 )
		(16843008 )
		(65792 )
		(16777472 )
		(256 )
		(16842752 )
		(65536 )
		(16777216 )
		(0 )
	)
	(_model . test 1 -1
	)
)
I 000027 55 330 0 cfg_test
(_configuration VHDL (cfg_test 0 31 (test))
	(_version v147)
	(_time 1230510141251 2008.12.29 02:22:21)
	(_source (\./src/test.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code a4f3f3f3a6f3f7b1f2f2b0fef0)
	(_architecture test
		(_instantiation et
			(_entity . circ_paritate comport_concurent1
			)
		)
	)
)
I 000061 55 1540          1230510141296 schift_register_arch
(_unit VHDL (shift_register 0 1 (schift_register_arch 0 9 ))
	(_version v147)
	(_time 1230510141297 2008.12.29 02:22:21)
	(_source (\./src/shift.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code d3858481d8848ec5d4d6c78ad4)
	(_entity
		(_time 1230505916084)
	)
	(_object
		(_generic (_internal n ~extSTD.STANDARD.NATURAL 0 2 \4\ (_entity ((i 4)))))
		(_type (_internal ~BIT_VECTOR{n-1~downto~0}~12 0 3 (_array ~extSTD.STANDARD.BIT ((_downto (c 1 )(i 0))))))
		(_port (_internal p_in ~BIT_VECTOR{n-1~downto~0}~12 0 3 (_entity (_in ))))
		(_type (_internal ~BIT_VECTOR{n-1~downto~0}~122 0 4 (_array ~extSTD.STANDARD.BIT ((_downto (c 2 )(i 0))))))
		(_port (_internal p_out ~BIT_VECTOR{n-1~downto~0}~122 0 4 (_entity (_out ))))
		(_port (_internal reset ~extSTD.STANDARD.BIT 0 5 (_entity (_in ))))
		(_port (_internal clock ~extSTD.STANDARD.BIT 0 5 (_entity (_in ))))
		(_port (_internal shift ~extSTD.STANDARD.BIT 0 5 (_entity (_in ))))
		(_port (_internal LOAD ~extSTD.STANDARD.BIT 0 5 (_entity (_in ))))
		(_port (_internal s_in ~extSTD.STANDARD.BIT 0 6 (_entity (_in ))))
		(_process
			(line__11(_architecture 0 0 11 (_process (_simple)(_target(1(0)))(_sensitivity(3)))))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_model . schift_register_arch 3 -1
	)
)
I 000055 55 1085          1230510141344 behave_clk_gen
(_unit VHDL (clk_gen 0 1 (behave_clk_gen 0 6 ))
	(_version v147)
	(_time 1230510141345 2008.12.29 02:22:21)
	(_source (\./src/shift_test.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 01565707535607145752165b55)
	(_entity
		(_time 1230507793619)
	)
	(_object
		(_generic (_internal t_high ~extSTD.STANDARD.TIME 0 2 \30.0 ns\ (_entity ((ns 4629137466983448576)))))
		(_generic (_internal t_period ~extSTD.STANDARD.TIME 0 2 \50.0 ns\ (_entity ((ns 4632233691727265792)))))
		(_generic (_internal t_reset ~extSTD.STANDARD.TIME 0 2 \10.0 ns\ (_entity ((ns 4621819117588971520)))))
		(_port (_internal clock ~extSTD.STANDARD.BIT 0 3 (_entity (_out ((i 1))))))
		(_port (_internal reset ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_process
			(line__8(_architecture 0 0 8 (_assignment (_simple)(_target(1)))))
			(line__10(_architecture 1 0 10 (_process (_wait_for)(_target(0)))))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behave_clk_gen 2 -1
	)
)
I 000056 55 3080          1230510141350 shift_test_arch
(_unit VHDL (shift_test 0 1 (shift_test_arch 0 20 ))
	(_version v147)
	(_time 1230510141351 2008.12.29 02:22:21)
	(_source (\./src/shift_test.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 0157570708565c17060e155806)
	(_entity
		(_time 1230506042688)
	)
	(_component
		(clk_gen
			(_object
				(_generic (_internal t_high ~extSTD.STANDARD.TIME 0 30 (_entity -1 ((ns 4629137466983448576)))))
				(_generic (_internal t_period ~extSTD.STANDARD.TIME 0 30 (_entity -1 ((ns 4632233691727265792)))))
				(_generic (_internal t_reset ~extSTD.STANDARD.TIME 0 30 (_entity -1 ((ns 4621819117588971520)))))
				(_port (_internal clock ~extSTD.STANDARD.BIT 0 31 (_entity (_out ((i 1))))))
				(_port (_internal reset ~extSTD.STANDARD.BIT 0 31 (_entity (_out ))))
			)
		)
		(shift_register
			(_object
				(_generic (_internal n ~extSTD.STANDARD.NATURAL 0 22 (_entity -1 ((i 4)))))
				(_type (_internal ~BIT_VECTOR{n-1~downto~0}~13 0 23 (_array ~extSTD.STANDARD.BIT ((_downto (c 0 )(i 0))))))
				(_port (_internal p_in ~BIT_VECTOR{n-1~downto~0}~13 0 23 (_entity (_in ))))
				(_type (_internal ~BIT_VECTOR{n-1~downto~0}~132 0 24 (_array ~extSTD.STANDARD.BIT ((_downto (c 1 )(i 0))))))
				(_port (_internal p_out ~BIT_VECTOR{n-1~downto~0}~132 0 24 (_entity (_out ))))
				(_port (_internal reset ~extSTD.STANDARD.BIT 0 25 (_entity (_in ))))
				(_port (_internal clock ~extSTD.STANDARD.BIT 0 25 (_entity (_in ))))
				(_port (_internal shift ~extSTD.STANDARD.BIT 0 25 (_entity (_in ))))
				(_port (_internal LOAD ~extSTD.STANDARD.BIT 0 25 (_entity (_in ))))
				(_port (_internal s_in ~extSTD.STANDARD.BIT 0 26 (_entity (_in ))))
			)
		)
	)
	(_instantiation st 0 39 (_component clk_gen )
		(_port
			((clock)(clock))
		)
		(_use (_entity . clk_gen)
		)
	)
	(_instantiation st1 0 40 (_component shift_register )
		(_port
			((p_in)((_others(i 1))))
			((p_out)(p_out))
			((reset)((i 0)))
			((clock)(clock))
			((shift)((i 0)))
			((LOAD)((i 0)))
			((s_in)((i 0)))
		)
		(_use (_entity . shift_register)
			(_port
				((p_in)(p_in))
				((p_out)(p_out))
				((reset)(reset))
				((clock)(clock))
				((shift)(shift))
				((LOAD)(LOAD))
				((s_in)(s_in))
			)
		)
	)
	(_object
		(_signal (_internal clock ~extSTD.STANDARD.BIT 0 34 (_architecture (_uni ))))
		(_type (_internal ~BIT_VECTOR{3~downto~0}~13 0 35 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_signal (_internal p_out ~BIT_VECTOR{3~downto~0}~13 0 35 (_architecture (_uni ))))
		(_signal (_internal p_in ~BIT_VECTOR{3~downto~0}~13 0 36 (_architecture (_uni ))))
		(_signal (_internal start ~extSTD.STANDARD.BIT 0 37 (_architecture (_uni ))))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
	(_model . shift_test_arch 2 -1
	)
)
I 000047 55 851           1230510596865 behave
(_unit VHDL (poarta_xor 0 1 (behave 0 7 ))
	(_version v147)
	(_time 1230510596866 2008.12.29 02:29:56)
	(_source (\./src/porti.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 83d5828dd6d4d69481d797d9d3)
	(_entity
		(_time 1230503357260)
	)
	(_object
		(_generic (_internal del ~extSTD.STANDARD.TIME 0 2 \3.0 ns\ (_entity ((ns 4613937818241073152)))))
		(_port (_internal x1 ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal x2 ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 4 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behave 1 -1
	)
)
I 000047 55 782           1230510596871 behave
(_unit VHDL (inversor 0 15 (behave 0 21 ))
	(_version v147)
	(_time 1230510596872 2008.12.29 02:29:56)
	(_source (\./src/porti.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 83d48b8dd5d5d19586d591d8d1)
	(_entity
		(_time 1230501682329)
	)
	(_object
		(_generic (_internal del ~extSTD.STANDARD.TIME 0 16 \4.0 ns\ (_entity ((ns 4616189618054758400)))))
		(_port (_internal x ~extSTD.STANDARD.BIT 0 17 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 18 (_entity (_out ))))
		(_process
			(line__24(_architecture 0 0 24 (_assignment (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behave 1 -1
	)
)
I 000047 55 2697          1230510596992 struct
(_unit VHDL (circ_paritate 0 1 (struct 0 6 ))
	(_version v147)
	(_time 1230510596993 2008.12.29 02:29:56)
	(_source (\./src/circuit_paritate.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 0057010609565616020d465b51)
	(_entity
		(_time 1230502866788)
	)
	(_component
		(xor_gate
			(_object
				(_generic (_internal del ~extSTD.STANDARD.TIME 0 8 (_entity -1 ((ns 4613937818241073152)))))
				(_port (_internal x1 ~extSTD.STANDARD.BIT 0 9 (_entity (_in ))))
				(_port (_internal x2 ~extSTD.STANDARD.BIT 0 9 (_entity (_in ))))
				(_port (_internal y ~extSTD.STANDARD.BIT 0 10 (_entity (_out ))))
			)
		)
		(inv_gate
			(_object
				(_generic (_internal del ~extSTD.STANDARD.TIME 0 14 (_entity -1 ((ns 4616189618054758400)))))
				(_port (_internal x ~extSTD.STANDARD.BIT 0 15 (_entity (_in ))))
				(_port (_internal y ~extSTD.STANDARD.BIT 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation xor1 0 21 (_component xor_gate )
		(_port
			((x1)(v(0)))
			((x2)(v(1)))
			((y)(s1))
		)
		(_use (_implicit)
			(_generic
				((del)((ns 4613937818241073152)))
			)
			(_port
				((x1)(x1))
				((x2)(x2))
				((y)(y))
			)
		)
	)
	(_instantiation xor2 0 22 (_component xor_gate )
		(_port
			((x1)(v(2)))
			((x2)(v(3)))
			((y)(s2))
		)
		(_use (_implicit)
			(_generic
				((del)((ns 4613937818241073152)))
			)
			(_port
				((x1)(x1))
				((x2)(x2))
				((y)(y))
			)
		)
	)
	(_instantiation xor3 0 23 (_component xor_gate )
		(_generic
			((del)((ns 4616189618054758400)))
		)
		(_port
			((x1)(s1))
			((x2)(s2))
			((y)(s3))
		)
		(_use (_implicit)
			(_generic
				((del)((ns 4616189618054758400)))
			)
			(_port
				((x1)(x1))
				((x2)(x2))
				((y)(y))
			)
		)
	)
	(_instantiation inv1 0 24 (_component inv_gate )
		(_port
			((x)(s3))
			((y)(y))
		)
		(_use (_implicit)
			(_generic
				((del)((ns 4616189618054758400)))
			)
			(_port
				((x)(x))
				((y)(y))
			)
		)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 2 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal v ~BIT_VECTOR{3~downto~0}~12 0 2 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_signal (_internal s1 ~extSTD.STANDARD.BIT 0 18 (_architecture (_uni ))))
		(_signal (_internal s2 ~extSTD.STANDARD.BIT 0 18 (_architecture (_uni ))))
		(_signal (_internal s3 ~extSTD.STANDARD.BIT 0 18 (_architecture (_uni ))))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
)
I 000036 55 551 0 cfg_circ_paritate
(_configuration VHDL (cfg_circ_paritate 0 27 (circ_paritate))
	(_version v147)
	(_time 1230510596996 2008.12.29 02:29:56)
	(_source (\./src/circuit_paritate.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 0057010606575315560e135a58)
	(_architecture struct
		(_instantiation xor1
			(_entity . poarta_xor behave
			)
		)
		(_instantiation xor2
			(_entity . poarta_xor behave
			)
		)
		(_instantiation xor3
			(_entity . poarta_xor behave
			)
		)
		(_instantiation inv1
			(_entity . inversor behave
			)
		)
	)
)
I 000059 55 1366          1230510597009 comport_concurent1
(_unit VHDL (circ_paritate 0 1 (comport_concurent1 0 37 ))
	(_version v147)
	(_time 1230510597010 2008.12.29 02:29:57)
	(_source (\./src/circuit_paritate.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 10471117194646061346564b41)
	(_entity
		(_time 1230502866788)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 2 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal v ~BIT_VECTOR{3~downto~0}~12 0 2 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_signal (_internal t1 ~extSTD.STANDARD.BIT 0 38 (_architecture (_uni ))))
		(_signal (_internal t2 ~extSTD.STANDARD.BIT 0 38 (_architecture (_uni ))))
		(_signal (_internal t3 ~extSTD.STANDARD.BIT 0 38 (_architecture (_uni ))))
		(_process
			(line__40(_architecture 0 0 40 (_assignment (_simple)(_target(1))(_sensitivity(4)))))
			(line__41(_architecture 1 0 41 (_assignment (_simple)(_target(4))(_sensitivity(2)(3)))))
			(line__42(_architecture 2 0 42 (_assignment (_simple)(_target(3))(_sensitivity(0(3))(0(2))))))
			(line__43(_architecture 3 0 43 (_assignment (_simple)(_target(2))(_sensitivity(0(1))(0(0))))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_model . comport_concurent1 4 -1
	)
)
I 000059 55 862           1230510597013 comport_concurent2
(_unit VHDL (circ_paritate 0 1 (comport_concurent2 0 46 ))
	(_version v147)
	(_time 1230510597014 2008.12.29 02:29:57)
	(_source (\./src/circuit_paritate.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 1047111719464606131c564b41)
	(_entity
		(_time 1230502866788)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 2 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal v ~BIT_VECTOR{3~downto~0}~12 0 2 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_process
			(line__49(_architecture 0 0 49 (_assignment (_simple)(_target(1))(_sensitivity(0(3))(0(2))(0(1))(0(0))))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_model . comport_concurent2 1 -1
	)
)
I 000059 55 1035          1230510597074 comport_secvential
(_unit VHDL (circ_paritate 0 1 (comport_secvential 0 8 ))
	(_version v147)
	(_time 1230510597075 2008.12.29 02:29:57)
	(_source (\./src/circuit_paritate.vhd\(\./src/circuit_paritate_secvential.vhd\)))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 4e194f4c121818584c1e08151f)
	(_entity
		(_time 1230502866788)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 2 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal v ~BIT_VECTOR{3~downto~0}~12 0 2 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_variable (_internal nr_de_1 ~extSTD.STANDARD.INTEGER 1 17 (_process 0 ((i 0)))))
		(_process
			(line__11(_architecture 0 1 11 (_process (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . comport_secvential 1 -1
	)
)
I 000045 55 1522          1230510597122 test
(_unit VHDL (test 0 9 (test 0 12 ))
	(_version v147)
	(_time 1230510597123 2008.12.29 02:29:57)
	(_source (\./src/test.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 7d2b7b7c2c2b2a6a787e692729)
	(_entity
		(_time 1230502951618)
	)
	(_component
		(circ_paritate
			(_object
				(_port (_internal v ~BIT_VECTOR{3~downto~0}~13 0 14 (_entity (_in ))))
				(_port (_internal y ~extSTD.STANDARD.BIT 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation et 0 23 (_component circ_paritate )
		(_port
			((v)(vector))
			((y)(paritate_para))
		)
		(_use (_entity . circ_paritate)
		)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~13 0 14 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_type (_internal ~BIT_VECTOR{3~downto~0}~132 0 18 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_signal (_internal vector ~BIT_VECTOR{3~downto~0}~132 0 18 (_architecture (_uni ))))
		(_signal (_internal paritate_para ~extSTD.STANDARD.BIT 0 19 (_architecture (_uni ))))
		(_process
			(line__25(_architecture 0 0 25 (_assignment (_simple)(_target(0)))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_split (0)
	)
	(_static
		(16843009 )
		(65793 )
		(16777473 )
		(257 )
		(16842753 )
		(65537 )
		(16777217 )
		(1 )
		(16843008 )
		(65792 )
		(16777472 )
		(256 )
		(16842752 )
		(65536 )
		(16777216 )
		(0 )
	)
	(_model . test 1 -1
	)
)
I 000027 55 330 0 cfg_test
(_configuration VHDL (cfg_test 0 31 (test))
	(_version v147)
	(_time 1230510597126 2008.12.29 02:29:57)
	(_source (\./src/test.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 7d2a7c7c2f2a2e682b2b692729)
	(_architecture test
		(_instantiation et
			(_entity . circ_paritate comport_concurent1
			)
		)
	)
)
I 000061 55 1540          1230510597169 schift_register_arch
(_unit VHDL (shift_register 0 1 (schift_register_arch 0 9 ))
	(_version v147)
	(_time 1230510597170 2008.12.29 02:29:57)
	(_source (\./src/shift.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code acfaadfbf7fbf1baaba9b8f5ab)
	(_entity
		(_time 1230505916084)
	)
	(_object
		(_generic (_internal n ~extSTD.STANDARD.NATURAL 0 2 \4\ (_entity ((i 4)))))
		(_type (_internal ~BIT_VECTOR{n-1~downto~0}~12 0 3 (_array ~extSTD.STANDARD.BIT ((_downto (c 1 )(i 0))))))
		(_port (_internal p_in ~BIT_VECTOR{n-1~downto~0}~12 0 3 (_entity (_in ))))
		(_type (_internal ~BIT_VECTOR{n-1~downto~0}~122 0 4 (_array ~extSTD.STANDARD.BIT ((_downto (c 2 )(i 0))))))
		(_port (_internal p_out ~BIT_VECTOR{n-1~downto~0}~122 0 4 (_entity (_out ))))
		(_port (_internal reset ~extSTD.STANDARD.BIT 0 5 (_entity (_in ))))
		(_port (_internal clock ~extSTD.STANDARD.BIT 0 5 (_entity (_in ))))
		(_port (_internal shift ~extSTD.STANDARD.BIT 0 5 (_entity (_in ))))
		(_port (_internal LOAD ~extSTD.STANDARD.BIT 0 5 (_entity (_in ))))
		(_port (_internal s_in ~extSTD.STANDARD.BIT 0 6 (_entity (_in ))))
		(_process
			(line__11(_architecture 0 0 11 (_process (_simple)(_target(1(0)))(_sensitivity(3)))))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_model . schift_register_arch 3 -1
	)
)
I 000055 55 1085          1230510597218 behave_clk_gen
(_unit VHDL (clk_gen 0 1 (behave_clk_gen 0 6 ))
	(_version v147)
	(_time 1230510597219 2008.12.29 02:29:57)
	(_source (\./src/shift_test.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code db8cda89da8cddce8d88cc818f)
	(_entity
		(_time 1230507793619)
	)
	(_object
		(_generic (_internal t_high ~extSTD.STANDARD.TIME 0 2 \30.0 ns\ (_entity ((ns 4629137466983448576)))))
		(_generic (_internal t_period ~extSTD.STANDARD.TIME 0 2 \50.0 ns\ (_entity ((ns 4632233691727265792)))))
		(_generic (_internal t_reset ~extSTD.STANDARD.TIME 0 2 \10.0 ns\ (_entity ((ns 4621819117588971520)))))
		(_port (_internal clock ~extSTD.STANDARD.BIT 0 3 (_entity (_out ((i 1))))))
		(_port (_internal reset ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_process
			(line__8(_architecture 0 0 8 (_assignment (_simple)(_target(1)))))
			(line__10(_architecture 1 0 10 (_process (_wait_for)(_target(0)))))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behave_clk_gen 2 -1
	)
)
I 000056 55 3080          1230510597224 shift_test_arch
(_unit VHDL (shift_test 0 1 (shift_test_arch 0 20 ))
	(_version v147)
	(_time 1230510597225 2008.12.29 02:29:57)
	(_source (\./src/shift_test.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code eabcebb9b3bdb7fcede5feb3ed)
	(_entity
		(_time 1230506042688)
	)
	(_component
		(clk_gen
			(_object
				(_generic (_internal t_high ~extSTD.STANDARD.TIME 0 30 (_entity -1 ((ns 4629137466983448576)))))
				(_generic (_internal t_period ~extSTD.STANDARD.TIME 0 30 (_entity -1 ((ns 4632233691727265792)))))
				(_generic (_internal t_reset ~extSTD.STANDARD.TIME 0 30 (_entity -1 ((ns 4621819117588971520)))))
				(_port (_internal clock ~extSTD.STANDARD.BIT 0 31 (_entity (_out ((i 1))))))
				(_port (_internal reset ~extSTD.STANDARD.BIT 0 31 (_entity (_out ))))
			)
		)
		(shift_register
			(_object
				(_generic (_internal n ~extSTD.STANDARD.NATURAL 0 22 (_entity -1 ((i 4)))))
				(_type (_internal ~BIT_VECTOR{n-1~downto~0}~13 0 23 (_array ~extSTD.STANDARD.BIT ((_downto (c 0 )(i 0))))))
				(_port (_internal p_in ~BIT_VECTOR{n-1~downto~0}~13 0 23 (_entity (_in ))))
				(_type (_internal ~BIT_VECTOR{n-1~downto~0}~132 0 24 (_array ~extSTD.STANDARD.BIT ((_downto (c 1 )(i 0))))))
				(_port (_internal p_out ~BIT_VECTOR{n-1~downto~0}~132 0 24 (_entity (_out ))))
				(_port (_internal reset ~extSTD.STANDARD.BIT 0 25 (_entity (_in ))))
				(_port (_internal clock ~extSTD.STANDARD.BIT 0 25 (_entity (_in ))))
				(_port (_internal shift ~extSTD.STANDARD.BIT 0 25 (_entity (_in ))))
				(_port (_internal LOAD ~extSTD.STANDARD.BIT 0 25 (_entity (_in ))))
				(_port (_internal s_in ~extSTD.STANDARD.BIT 0 26 (_entity (_in ))))
			)
		)
	)
	(_instantiation st 0 39 (_component clk_gen )
		(_port
			((clock)(clock))
		)
		(_use (_entity . clk_gen)
		)
	)
	(_instantiation st1 0 40 (_component shift_register )
		(_port
			((p_in)((_others(i 1))))
			((p_out)(p_out))
			((reset)((i 0)))
			((clock)(clock))
			((shift)((i 0)))
			((LOAD)((i 0)))
			((s_in)((i 0)))
		)
		(_use (_entity . shift_register)
			(_port
				((p_in)(p_in))
				((p_out)(p_out))
				((reset)(reset))
				((clock)(clock))
				((shift)(shift))
				((LOAD)(LOAD))
				((s_in)(s_in))
			)
		)
	)
	(_object
		(_signal (_internal clock ~extSTD.STANDARD.BIT 0 34 (_architecture (_uni ))))
		(_type (_internal ~BIT_VECTOR{3~downto~0}~13 0 35 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_signal (_internal p_out ~BIT_VECTOR{3~downto~0}~13 0 35 (_architecture (_uni ))))
		(_signal (_internal p_in ~BIT_VECTOR{3~downto~0}~13 0 36 (_architecture (_uni ))))
		(_signal (_internal start ~extSTD.STANDARD.BIT 0 37 (_architecture (_uni ))))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
	(_model . shift_test_arch 2 -1
	)
)
I 000047 55 851           1230511593883 behave
(_unit VHDL (poarta_xor 0 1 (behave 0 7 ))
	(_version v147)
	(_time 1230511593884 2008.12.29 02:46:33)
	(_source (\./src/porti.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 5c0f545f590b094b5e0848060c)
	(_entity
		(_time 1230503357260)
	)
	(_object
		(_generic (_internal del ~extSTD.STANDARD.TIME 0 2 \3.0 ns\ (_entity ((ns 4613937818241073152)))))
		(_port (_internal x1 ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal x2 ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 4 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behave 1 -1
	)
)
I 000047 55 782           1230511593926 behave
(_unit VHDL (inversor 0 15 (behave 0 21 ))
	(_version v147)
	(_time 1230511593927 2008.12.29 02:46:33)
	(_source (\./src/porti.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 7b297a7a7c2d296d7e2d692029)
	(_entity
		(_time 1230501682329)
	)
	(_object
		(_generic (_internal del ~extSTD.STANDARD.TIME 0 16 \4.0 ns\ (_entity ((ns 4616189618054758400)))))
		(_port (_internal x ~extSTD.STANDARD.BIT 0 17 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 18 (_entity (_out ))))
		(_process
			(line__24(_architecture 0 0 24 (_assignment (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behave 1 -1
	)
)
I 000047 55 2697          1230511594147 struct
(_unit VHDL (circ_paritate 0 1 (struct 0 6 ))
	(_version v147)
	(_time 1230511594148 2008.12.29 02:46:34)
	(_source (\./src/circuit_paritate.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 55075f56590303435758130e04)
	(_entity
		(_time 1230502866788)
	)
	(_component
		(xor_gate
			(_object
				(_generic (_internal del ~extSTD.STANDARD.TIME 0 8 (_entity -1 ((ns 4613937818241073152)))))
				(_port (_internal x1 ~extSTD.STANDARD.BIT 0 9 (_entity (_in ))))
				(_port (_internal x2 ~extSTD.STANDARD.BIT 0 9 (_entity (_in ))))
				(_port (_internal y ~extSTD.STANDARD.BIT 0 10 (_entity (_out ))))
			)
		)
		(inv_gate
			(_object
				(_generic (_internal del ~extSTD.STANDARD.TIME 0 14 (_entity -1 ((ns 4616189618054758400)))))
				(_port (_internal x ~extSTD.STANDARD.BIT 0 15 (_entity (_in ))))
				(_port (_internal y ~extSTD.STANDARD.BIT 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation xor1 0 21 (_component xor_gate )
		(_port
			((x1)(v(0)))
			((x2)(v(1)))
			((y)(s1))
		)
		(_use (_implicit)
			(_generic
				((del)((ns 4613937818241073152)))
			)
			(_port
				((x1)(x1))
				((x2)(x2))
				((y)(y))
			)
		)
	)
	(_instantiation xor2 0 22 (_component xor_gate )
		(_port
			((x1)(v(2)))
			((x2)(v(3)))
			((y)(s2))
		)
		(_use (_implicit)
			(_generic
				((del)((ns 4613937818241073152)))
			)
			(_port
				((x1)(x1))
				((x2)(x2))
				((y)(y))
			)
		)
	)
	(_instantiation xor3 0 23 (_component xor_gate )
		(_generic
			((del)((ns 4616189618054758400)))
		)
		(_port
			((x1)(s1))
			((x2)(s2))
			((y)(s3))
		)
		(_use (_implicit)
			(_generic
				((del)((ns 4616189618054758400)))
			)
			(_port
				((x1)(x1))
				((x2)(x2))
				((y)(y))
			)
		)
	)
	(_instantiation inv1 0 24 (_component inv_gate )
		(_port
			((x)(s3))
			((y)(y))
		)
		(_use (_implicit)
			(_generic
				((del)((ns 4616189618054758400)))
			)
			(_port
				((x)(x))
				((y)(y))
			)
		)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 2 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal v ~BIT_VECTOR{3~downto~0}~12 0 2 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_signal (_internal s1 ~extSTD.STANDARD.BIT 0 18 (_architecture (_uni ))))
		(_signal (_internal s2 ~extSTD.STANDARD.BIT 0 18 (_architecture (_uni ))))
		(_signal (_internal s3 ~extSTD.STANDARD.BIT 0 18 (_architecture (_uni ))))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
)
I 000036 55 551 0 cfg_circ_paritate
(_configuration VHDL (cfg_circ_paritate 0 27 (circ_paritate))
	(_version v147)
	(_time 1230511594151 2008.12.29 02:46:34)
	(_source (\./src/circuit_paritate.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 65376f6566323670336b763f3d)
	(_architecture struct
		(_instantiation xor1
			(_entity . poarta_xor behave
			)
		)
		(_instantiation xor2
			(_entity . poarta_xor behave
			)
		)
		(_instantiation xor3
			(_entity . poarta_xor behave
			)
		)
		(_instantiation inv1
			(_entity . inversor behave
			)
		)
	)
)
I 000059 55 1366          1230511594231 comport_concurent1
(_unit VHDL (circ_paritate 0 1 (comport_concurent1 0 37 ))
	(_version v147)
	(_time 1230511594232 2008.12.29 02:46:34)
	(_source (\./src/circuit_paritate.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code b3e1b9e7b9e5e5a5b0e5f5e8e2)
	(_entity
		(_time 1230502866788)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 2 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal v ~BIT_VECTOR{3~downto~0}~12 0 2 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_signal (_internal t1 ~extSTD.STANDARD.BIT 0 38 (_architecture (_uni ))))
		(_signal (_internal t2 ~extSTD.STANDARD.BIT 0 38 (_architecture (_uni ))))
		(_signal (_internal t3 ~extSTD.STANDARD.BIT 0 38 (_architecture (_uni ))))
		(_process
			(line__40(_architecture 0 0 40 (_assignment (_simple)(_target(1))(_sensitivity(4)))))
			(line__41(_architecture 1 0 41 (_assignment (_simple)(_target(4))(_sensitivity(2)(3)))))
			(line__42(_architecture 2 0 42 (_assignment (_simple)(_target(3))(_sensitivity(0(3))(0(2))))))
			(line__43(_architecture 3 0 43 (_assignment (_simple)(_target(2))(_sensitivity(0(1))(0(0))))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_model . comport_concurent1 4 -1
	)
)
I 000059 55 862           1230511594235 comport_concurent2
(_unit VHDL (circ_paritate 0 1 (comport_concurent2 0 46 ))
	(_version v147)
	(_time 1230511594236 2008.12.29 02:46:34)
	(_source (\./src/circuit_paritate.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code b3e1b9e7b9e5e5a5b0bff5e8e2)
	(_entity
		(_time 1230502866788)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 2 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal v ~BIT_VECTOR{3~downto~0}~12 0 2 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_process
			(line__49(_architecture 0 0 49 (_assignment (_simple)(_target(1))(_sensitivity(0(3))(0(2))(0(1))(0(0))))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_model . comport_concurent2 1 -1
	)
)
I 000059 55 1035          1230511594345 comport_secvential
(_unit VHDL (circ_paritate 0 1 (comport_secvential 0 8 ))
	(_version v147)
	(_time 1230511594346 2008.12.29 02:46:34)
	(_source (\./src/circuit_paritate.vhd\(\./src/circuit_paritate_secvential.vhd\)))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 20727224297676362270667b71)
	(_entity
		(_time 1230502866788)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 2 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal v ~BIT_VECTOR{3~downto~0}~12 0 2 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_variable (_internal nr_de_1 ~extSTD.STANDARD.INTEGER 1 17 (_process 0 ((i 0)))))
		(_process
			(line__11(_architecture 0 1 11 (_process (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . comport_secvential 1 -1
	)
)
I 000045 55 1522          1230511594436 test
(_unit VHDL (test 0 9 (test 0 12 ))
	(_version v147)
	(_time 1230511594437 2008.12.29 02:46:34)
	(_source (\./src/test.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 7e2d2b7f2e2829697b7d6a242a)
	(_entity
		(_time 1230502951618)
	)
	(_component
		(circ_paritate
			(_object
				(_port (_internal v ~BIT_VECTOR{3~downto~0}~13 0 14 (_entity (_in ))))
				(_port (_internal y ~extSTD.STANDARD.BIT 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation et 0 23 (_component circ_paritate )
		(_port
			((v)(vector))
			((y)(paritate_para))
		)
		(_use (_entity . circ_paritate)
		)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~13 0 14 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_type (_internal ~BIT_VECTOR{3~downto~0}~132 0 18 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_signal (_internal vector ~BIT_VECTOR{3~downto~0}~132 0 18 (_architecture (_uni ))))
		(_signal (_internal paritate_para ~extSTD.STANDARD.BIT 0 19 (_architecture (_uni ))))
		(_process
			(line__25(_architecture 0 0 25 (_assignment (_simple)(_target(0)))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_split (0)
	)
	(_static
		(16843009 )
		(65793 )
		(16777473 )
		(257 )
		(16842753 )
		(65537 )
		(16777217 )
		(1 )
		(16843008 )
		(65792 )
		(16777472 )
		(256 )
		(16842752 )
		(65536 )
		(16777216 )
		(0 )
	)
	(_model . test 1 -1
	)
)
I 000027 55 330 0 cfg_test
(_configuration VHDL (cfg_test 0 31 (test))
	(_version v147)
	(_time 1230511594440 2008.12.29 02:46:34)
	(_source (\./src/test.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 7e2c2c7f2d292d6b28286a242a)
	(_architecture test
		(_instantiation et
			(_entity . circ_paritate comport_concurent1
			)
		)
	)
)
I 000061 55 1540          1230511594516 schift_register_arch
(_unit VHDL (shift_register 0 1 (schift_register_arch 0 9 ))
	(_version v147)
	(_time 1230511594517 2008.12.29 02:46:34)
	(_source (\./src/shift.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code cc9f9e99979b91dacbc9d895cb)
	(_entity
		(_time 1230505916084)
	)
	(_object
		(_generic (_internal n ~extSTD.STANDARD.NATURAL 0 2 \4\ (_entity ((i 4)))))
		(_type (_internal ~BIT_VECTOR{n-1~downto~0}~12 0 3 (_array ~extSTD.STANDARD.BIT ((_downto (c 1 )(i 0))))))
		(_port (_internal p_in ~BIT_VECTOR{n-1~downto~0}~12 0 3 (_entity (_in ))))
		(_type (_internal ~BIT_VECTOR{n-1~downto~0}~122 0 4 (_array ~extSTD.STANDARD.BIT ((_downto (c 2 )(i 0))))))
		(_port (_internal p_out ~BIT_VECTOR{n-1~downto~0}~122 0 4 (_entity (_out ))))
		(_port (_internal reset ~extSTD.STANDARD.BIT 0 5 (_entity (_in ))))
		(_port (_internal clock ~extSTD.STANDARD.BIT 0 5 (_entity (_in ))))
		(_port (_internal shift ~extSTD.STANDARD.BIT 0 5 (_entity (_in ))))
		(_port (_internal LOAD ~extSTD.STANDARD.BIT 0 5 (_entity (_in ))))
		(_port (_internal s_in ~extSTD.STANDARD.BIT 0 6 (_entity (_in ))))
		(_process
			(line__11(_architecture 0 0 11 (_process (_simple)(_target(1(0)))(_sensitivity(3)))))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_model . schift_register_arch 3 -1
	)
)
I 000055 55 1085          1230511594584 behave_clk_gen
(_unit VHDL (clk_gen 0 1 (behave_clk_gen 0 6 ))
	(_version v147)
	(_time 1230511594585 2008.12.29 02:46:34)
	(_source (\./src/shift_test.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 0a585b0c085d0c1f5c591d505e)
	(_entity
		(_time 1230507793619)
	)
	(_object
		(_generic (_internal t_high ~extSTD.STANDARD.TIME 0 2 \30.0 ns\ (_entity ((ns 4629137466983448576)))))
		(_generic (_internal t_period ~extSTD.STANDARD.TIME 0 2 \50.0 ns\ (_entity ((ns 4632233691727265792)))))
		(_generic (_internal t_reset ~extSTD.STANDARD.TIME 0 2 \10.0 ns\ (_entity ((ns 4621819117588971520)))))
		(_port (_internal clock ~extSTD.STANDARD.BIT 0 3 (_entity (_out ((i 1))))))
		(_port (_internal reset ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_process
			(line__8(_architecture 0 0 8 (_assignment (_simple)(_target(1)))))
			(line__10(_architecture 1 0 10 (_process (_wait_for)(_target(0)))))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behave_clk_gen 2 -1
	)
)
I 000056 55 3080          1230511594590 shift_test_arch
(_unit VHDL (shift_test 0 1 (shift_test_arch 0 20 ))
	(_version v147)
	(_time 1230511594591 2008.12.29 02:46:34)
	(_source (\./src/shift_test.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 1a494b1d434d470c1d150e431d)
	(_entity
		(_time 1230506042688)
	)
	(_component
		(clk_gen
			(_object
				(_generic (_internal t_high ~extSTD.STANDARD.TIME 0 30 (_entity -1 ((ns 4629137466983448576)))))
				(_generic (_internal t_period ~extSTD.STANDARD.TIME 0 30 (_entity -1 ((ns 4632233691727265792)))))
				(_generic (_internal t_reset ~extSTD.STANDARD.TIME 0 30 (_entity -1 ((ns 4621819117588971520)))))
				(_port (_internal clock ~extSTD.STANDARD.BIT 0 31 (_entity (_out ((i 1))))))
				(_port (_internal reset ~extSTD.STANDARD.BIT 0 31 (_entity (_out ))))
			)
		)
		(shift_register
			(_object
				(_generic (_internal n ~extSTD.STANDARD.NATURAL 0 22 (_entity -1 ((i 4)))))
				(_type (_internal ~BIT_VECTOR{n-1~downto~0}~13 0 23 (_array ~extSTD.STANDARD.BIT ((_downto (c 0 )(i 0))))))
				(_port (_internal p_in ~BIT_VECTOR{n-1~downto~0}~13 0 23 (_entity (_in ))))
				(_type (_internal ~BIT_VECTOR{n-1~downto~0}~132 0 24 (_array ~extSTD.STANDARD.BIT ((_downto (c 1 )(i 0))))))
				(_port (_internal p_out ~BIT_VECTOR{n-1~downto~0}~132 0 24 (_entity (_out ))))
				(_port (_internal reset ~extSTD.STANDARD.BIT 0 25 (_entity (_in ))))
				(_port (_internal clock ~extSTD.STANDARD.BIT 0 25 (_entity (_in ))))
				(_port (_internal shift ~extSTD.STANDARD.BIT 0 25 (_entity (_in ))))
				(_port (_internal LOAD ~extSTD.STANDARD.BIT 0 25 (_entity (_in ))))
				(_port (_internal s_in ~extSTD.STANDARD.BIT 0 26 (_entity (_in ))))
			)
		)
	)
	(_instantiation st 0 39 (_component clk_gen )
		(_port
			((clock)(clock))
		)
		(_use (_entity . clk_gen)
		)
	)
	(_instantiation st1 0 40 (_component shift_register )
		(_port
			((p_in)((_others(i 1))))
			((p_out)(p_out))
			((reset)((i 0)))
			((clock)(clock))
			((shift)((i 0)))
			((LOAD)((i 0)))
			((s_in)((i 0)))
		)
		(_use (_entity . shift_register)
			(_port
				((p_in)(p_in))
				((p_out)(p_out))
				((reset)(reset))
				((clock)(clock))
				((shift)(shift))
				((LOAD)(LOAD))
				((s_in)(s_in))
			)
		)
	)
	(_object
		(_signal (_internal clock ~extSTD.STANDARD.BIT 0 34 (_architecture (_uni ))))
		(_type (_internal ~BIT_VECTOR{3~downto~0}~13 0 35 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_signal (_internal p_out ~BIT_VECTOR{3~downto~0}~13 0 35 (_architecture (_uni ))))
		(_signal (_internal p_in ~BIT_VECTOR{3~downto~0}~13 0 36 (_architecture (_uni ))))
		(_signal (_internal start ~extSTD.STANDARD.BIT 0 37 (_architecture (_uni ))))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
	(_model . shift_test_arch 2 -1
	)
)
I 000047 55 851           1230511631407 behave
(_unit VHDL (poarta_xor 0 1 (behave 0 7 ))
	(_version v147)
	(_time 1230511631408 2008.12.29 02:47:11)
	(_source (\./src/porti.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code eaebbbb9edbdbffde8befeb0ba)
	(_entity
		(_time 1230503357260)
	)
	(_object
		(_generic (_internal del ~extSTD.STANDARD.TIME 0 2 \3.0 ns\ (_entity ((ns 4613937818241073152)))))
		(_port (_internal x1 ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal x2 ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 4 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behave 1 -1
	)
)
I 000047 55 782           1230511631417 behave
(_unit VHDL (inversor 0 15 (behave 0 21 ))
	(_version v147)
	(_time 1230511631418 2008.12.29 02:47:11)
	(_source (\./src/porti.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code fafaa2aafeaca8ecfface8a1a8)
	(_entity
		(_time 1230501682329)
	)
	(_object
		(_generic (_internal del ~extSTD.STANDARD.TIME 0 16 \4.0 ns\ (_entity ((ns 4616189618054758400)))))
		(_port (_internal x ~extSTD.STANDARD.BIT 0 17 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 18 (_entity (_out ))))
		(_process
			(line__24(_architecture 0 0 24 (_assignment (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behave 1 -1
	)
)
I 000047 55 2697          1230511631571 struct
(_unit VHDL (circ_paritate 0 1 (struct 0 6 ))
	(_version v147)
	(_time 1230511631572 2008.12.29 02:47:11)
	(_source (\./src/circuit_paritate.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 8686d78889d0d090848bc0ddd7)
	(_entity
		(_time 1230502866788)
	)
	(_component
		(xor_gate
			(_object
				(_generic (_internal del ~extSTD.STANDARD.TIME 0 8 (_entity -1 ((ns 4613937818241073152)))))
				(_port (_internal x1 ~extSTD.STANDARD.BIT 0 9 (_entity (_in ))))
				(_port (_internal x2 ~extSTD.STANDARD.BIT 0 9 (_entity (_in ))))
				(_port (_internal y ~extSTD.STANDARD.BIT 0 10 (_entity (_out ))))
			)
		)
		(inv_gate
			(_object
				(_generic (_internal del ~extSTD.STANDARD.TIME 0 14 (_entity -1 ((ns 4616189618054758400)))))
				(_port (_internal x ~extSTD.STANDARD.BIT 0 15 (_entity (_in ))))
				(_port (_internal y ~extSTD.STANDARD.BIT 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation xor1 0 21 (_component xor_gate )
		(_port
			((x1)(v(0)))
			((x2)(v(1)))
			((y)(s1))
		)
		(_use (_implicit)
			(_generic
				((del)((ns 4613937818241073152)))
			)
			(_port
				((x1)(x1))
				((x2)(x2))
				((y)(y))
			)
		)
	)
	(_instantiation xor2 0 22 (_component xor_gate )
		(_port
			((x1)(v(2)))
			((x2)(v(3)))
			((y)(s2))
		)
		(_use (_implicit)
			(_generic
				((del)((ns 4613937818241073152)))
			)
			(_port
				((x1)(x1))
				((x2)(x2))
				((y)(y))
			)
		)
	)
	(_instantiation xor3 0 23 (_component xor_gate )
		(_generic
			((del)((ns 4616189618054758400)))
		)
		(_port
			((x1)(s1))
			((x2)(s2))
			((y)(s3))
		)
		(_use (_implicit)
			(_generic
				((del)((ns 4616189618054758400)))
			)
			(_port
				((x1)(x1))
				((x2)(x2))
				((y)(y))
			)
		)
	)
	(_instantiation inv1 0 24 (_component inv_gate )
		(_port
			((x)(s3))
			((y)(y))
		)
		(_use (_implicit)
			(_generic
				((del)((ns 4616189618054758400)))
			)
			(_port
				((x)(x))
				((y)(y))
			)
		)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 2 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal v ~BIT_VECTOR{3~downto~0}~12 0 2 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_signal (_internal s1 ~extSTD.STANDARD.BIT 0 18 (_architecture (_uni ))))
		(_signal (_internal s2 ~extSTD.STANDARD.BIT 0 18 (_architecture (_uni ))))
		(_signal (_internal s3 ~extSTD.STANDARD.BIT 0 18 (_architecture (_uni ))))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
)
I 000036 55 551 0 cfg_circ_paritate
(_configuration VHDL (cfg_circ_paritate 0 27 (circ_paritate))
	(_version v147)
	(_time 1230511631575 2008.12.29 02:47:11)
	(_source (\./src/circuit_paritate.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 9696c79996c1c583c09885ccce)
	(_architecture struct
		(_instantiation xor1
			(_entity . poarta_xor behave
			)
		)
		(_instantiation xor2
			(_entity . poarta_xor behave
			)
		)
		(_instantiation xor3
			(_entity . poarta_xor behave
			)
		)
		(_instantiation inv1
			(_entity . inversor behave
			)
		)
	)
)
I 000059 55 1366          1230511631627 comport_concurent1
(_unit VHDL (circ_paritate 0 1 (comport_concurent1 0 37 ))
	(_version v147)
	(_time 1230511631628 2008.12.29 02:47:11)
	(_source (\./src/circuit_paritate.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code c4c49591c99292d2c792829f95)
	(_entity
		(_time 1230502866788)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 2 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal v ~BIT_VECTOR{3~downto~0}~12 0 2 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_signal (_internal t1 ~extSTD.STANDARD.BIT 0 38 (_architecture (_uni ))))
		(_signal (_internal t2 ~extSTD.STANDARD.BIT 0 38 (_architecture (_uni ))))
		(_signal (_internal t3 ~extSTD.STANDARD.BIT 0 38 (_architecture (_uni ))))
		(_process
			(line__40(_architecture 0 0 40 (_assignment (_simple)(_target(1))(_sensitivity(4)))))
			(line__41(_architecture 1 0 41 (_assignment (_simple)(_target(4))(_sensitivity(2)(3)))))
			(line__42(_architecture 2 0 42 (_assignment (_simple)(_target(3))(_sensitivity(0(3))(0(2))))))
			(line__43(_architecture 3 0 43 (_assignment (_simple)(_target(2))(_sensitivity(0(1))(0(0))))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_model . comport_concurent1 4 -1
	)
)
I 000059 55 862           1230511631631 comport_concurent2
(_unit VHDL (circ_paritate 0 1 (comport_concurent2 0 46 ))
	(_version v147)
	(_time 1230511631632 2008.12.29 02:47:11)
	(_source (\./src/circuit_paritate.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code c4c49591c99292d2c7c8829f95)
	(_entity
		(_time 1230502866788)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 2 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal v ~BIT_VECTOR{3~downto~0}~12 0 2 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_process
			(line__49(_architecture 0 0 49 (_assignment (_simple)(_target(1))(_sensitivity(0(3))(0(2))(0(1))(0(0))))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_model . comport_concurent2 1 -1
	)
)
I 000059 55 1035          1230511631765 comport_secvential
(_unit VHDL (circ_paritate 0 1 (comport_secvential 0 8 ))
	(_version v147)
	(_time 1230511631766 2008.12.29 02:47:11)
	(_source (\./src/circuit_paritate.vhd\(\./src/circuit_paritate_secvential.vhd\)))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 51510152590707475301170a00)
	(_entity
		(_time 1230502866788)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 2 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal v ~BIT_VECTOR{3~downto~0}~12 0 2 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_variable (_internal nr_de_1 ~extSTD.STANDARD.INTEGER 1 17 (_process 0 ((i 0)))))
		(_process
			(line__11(_architecture 0 1 11 (_process (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . comport_secvential 1 -1
	)
)
I 000045 55 1522          1230511631905 test
(_unit VHDL (test 0 9 (test 0 12 ))
	(_version v147)
	(_time 1230511631906 2008.12.29 02:47:11)
	(_source (\./src/test.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code dddc8a8f8c8b8acad8dec98789)
	(_entity
		(_time 1230502951618)
	)
	(_component
		(circ_paritate
			(_object
				(_port (_internal v ~BIT_VECTOR{3~downto~0}~13 0 14 (_entity (_in ))))
				(_port (_internal y ~extSTD.STANDARD.BIT 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation et 0 23 (_component circ_paritate )
		(_port
			((v)(vector))
			((y)(paritate_para))
		)
		(_use (_entity . circ_paritate)
		)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~13 0 14 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_type (_internal ~BIT_VECTOR{3~downto~0}~132 0 18 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_signal (_internal vector ~BIT_VECTOR{3~downto~0}~132 0 18 (_architecture (_uni ))))
		(_signal (_internal paritate_para ~extSTD.STANDARD.BIT 0 19 (_architecture (_uni ))))
		(_process
			(line__25(_architecture 0 0 25 (_assignment (_simple)(_target(0)))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_split (0)
	)
	(_static
		(16843009 )
		(65793 )
		(16777473 )
		(257 )
		(16842753 )
		(65537 )
		(16777217 )
		(1 )
		(16843008 )
		(65792 )
		(16777472 )
		(256 )
		(16842752 )
		(65536 )
		(16777216 )
		(0 )
	)
	(_model . test 1 -1
	)
)
I 000027 55 330 0 cfg_test
(_configuration VHDL (cfg_test 0 31 (test))
	(_version v147)
	(_time 1230511631923 2008.12.29 02:47:11)
	(_source (\./src/test.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code ededbdbebfbabef8bbbbf9b7b9)
	(_architecture test
		(_instantiation et
			(_entity . circ_paritate comport_concurent1
			)
		)
	)
)
I 000061 55 1540          1230511632112 schift_register_arch
(_unit VHDL (shift_register 0 1 (schift_register_arch 0 9 ))
	(_version v147)
	(_time 1230511632113 2008.12.29 02:47:12)
	(_source (\./src/shift.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code a8a9ffffa8fff5beafadbcf1af)
	(_entity
		(_time 1230505916084)
	)
	(_object
		(_generic (_internal n ~extSTD.STANDARD.NATURAL 0 2 \4\ (_entity ((i 4)))))
		(_type (_internal ~BIT_VECTOR{n-1~downto~0}~12 0 3 (_array ~extSTD.STANDARD.BIT ((_downto (c 1 )(i 0))))))
		(_port (_internal p_in ~BIT_VECTOR{n-1~downto~0}~12 0 3 (_entity (_in ))))
		(_type (_internal ~BIT_VECTOR{n-1~downto~0}~122 0 4 (_array ~extSTD.STANDARD.BIT ((_downto (c 2 )(i 0))))))
		(_port (_internal p_out ~BIT_VECTOR{n-1~downto~0}~122 0 4 (_entity (_out ))))
		(_port (_internal reset ~extSTD.STANDARD.BIT 0 5 (_entity (_in ))))
		(_port (_internal clock ~extSTD.STANDARD.BIT 0 5 (_entity (_in ))))
		(_port (_internal shift ~extSTD.STANDARD.BIT 0 5 (_entity (_in ))))
		(_port (_internal LOAD ~extSTD.STANDARD.BIT 0 5 (_entity (_in ))))
		(_port (_internal s_in ~extSTD.STANDARD.BIT 0 6 (_entity (_in ))))
		(_process
			(line__11(_architecture 0 0 11 (_process (_simple)(_target(1(0)))(_sensitivity(3)))))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_model . schift_register_arch 3 -1
	)
)
I 000055 55 1085          1230511632222 behave_clk_gen
(_unit VHDL (clk_gen 0 1 (behave_clk_gen 0 6 ))
	(_version v147)
	(_time 1230511632223 2008.12.29 02:47:12)
	(_source (\./src/shift_test.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 15154312434213004346024f41)
	(_entity
		(_time 1230507793619)
	)
	(_object
		(_generic (_internal t_high ~extSTD.STANDARD.TIME 0 2 \30.0 ns\ (_entity ((ns 4629137466983448576)))))
		(_generic (_internal t_period ~extSTD.STANDARD.TIME 0 2 \50.0 ns\ (_entity ((ns 4632233691727265792)))))
		(_generic (_internal t_reset ~extSTD.STANDARD.TIME 0 2 \10.0 ns\ (_entity ((ns 4621819117588971520)))))
		(_port (_internal clock ~extSTD.STANDARD.BIT 0 3 (_entity (_out ((i 1))))))
		(_port (_internal reset ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_process
			(line__8(_architecture 0 0 8 (_assignment (_simple)(_target(1)))))
			(line__10(_architecture 1 0 10 (_process (_wait_for)(_target(0)))))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behave_clk_gen 2 -1
	)
)
I 000056 55 3080          1230511632228 shift_test_arch
(_unit VHDL (shift_test 0 1 (shift_test_arch 0 20 ))
	(_version v147)
	(_time 1230511632229 2008.12.29 02:47:12)
	(_source (\./src/shift_test.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 2524732128727833222a317c22)
	(_entity
		(_time 1230506042688)
	)
	(_component
		(clk_gen
			(_object
				(_generic (_internal t_high ~extSTD.STANDARD.TIME 0 30 (_entity -1 ((ns 4629137466983448576)))))
				(_generic (_internal t_period ~extSTD.STANDARD.TIME 0 30 (_entity -1 ((ns 4632233691727265792)))))
				(_generic (_internal t_reset ~extSTD.STANDARD.TIME 0 30 (_entity -1 ((ns 4621819117588971520)))))
				(_port (_internal clock ~extSTD.STANDARD.BIT 0 31 (_entity (_out ((i 1))))))
				(_port (_internal reset ~extSTD.STANDARD.BIT 0 31 (_entity (_out ))))
			)
		)
		(shift_register
			(_object
				(_generic (_internal n ~extSTD.STANDARD.NATURAL 0 22 (_entity -1 ((i 4)))))
				(_type (_internal ~BIT_VECTOR{n-1~downto~0}~13 0 23 (_array ~extSTD.STANDARD.BIT ((_downto (c 0 )(i 0))))))
				(_port (_internal p_in ~BIT_VECTOR{n-1~downto~0}~13 0 23 (_entity (_in ))))
				(_type (_internal ~BIT_VECTOR{n-1~downto~0}~132 0 24 (_array ~extSTD.STANDARD.BIT ((_downto (c 1 )(i 0))))))
				(_port (_internal p_out ~BIT_VECTOR{n-1~downto~0}~132 0 24 (_entity (_out ))))
				(_port (_internal reset ~extSTD.STANDARD.BIT 0 25 (_entity (_in ))))
				(_port (_internal clock ~extSTD.STANDARD.BIT 0 25 (_entity (_in ))))
				(_port (_internal shift ~extSTD.STANDARD.BIT 0 25 (_entity (_in ))))
				(_port (_internal LOAD ~extSTD.STANDARD.BIT 0 25 (_entity (_in ))))
				(_port (_internal s_in ~extSTD.STANDARD.BIT 0 26 (_entity (_in ))))
			)
		)
	)
	(_instantiation st 0 39 (_component clk_gen )
		(_port
			((clock)(clock))
		)
		(_use (_entity . clk_gen)
		)
	)
	(_instantiation st1 0 40 (_component shift_register )
		(_port
			((p_in)((_others(i 1))))
			((p_out)(p_out))
			((reset)((i 0)))
			((clock)(clock))
			((shift)((i 0)))
			((LOAD)((i 0)))
			((s_in)((i 0)))
		)
		(_use (_entity . shift_register)
			(_port
				((p_in)(p_in))
				((p_out)(p_out))
				((reset)(reset))
				((clock)(clock))
				((shift)(shift))
				((LOAD)(LOAD))
				((s_in)(s_in))
			)
		)
	)
	(_object
		(_signal (_internal clock ~extSTD.STANDARD.BIT 0 34 (_architecture (_uni ))))
		(_type (_internal ~BIT_VECTOR{3~downto~0}~13 0 35 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_signal (_internal p_out ~BIT_VECTOR{3~downto~0}~13 0 35 (_architecture (_uni ))))
		(_signal (_internal p_in ~BIT_VECTOR{3~downto~0}~13 0 36 (_architecture (_uni ))))
		(_signal (_internal start ~extSTD.STANDARD.BIT 0 37 (_architecture (_uni ))))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
	(_model . shift_test_arch 2 -1
	)
)
I 000047 55 851           1230511653542 behave
(_unit VHDL (poarta_xor 0 1 (behave 0 7 ))
	(_version v147)
	(_time 1230511653543 2008.12.29 02:47:33)
	(_source (\./src/porti.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 63376263363436746137773933)
	(_entity
		(_time 1230503357260)
	)
	(_object
		(_generic (_internal del ~extSTD.STANDARD.TIME 0 2 \3.0 ns\ (_entity ((ns 4613937818241073152)))))
		(_port (_internal x1 ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal x2 ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 4 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behave 1 -1
	)
)
I 000047 55 782           1230511653558 behave
(_unit VHDL (inversor 0 15 (behave 0 21 ))
	(_version v147)
	(_time 1230511653559 2008.12.29 02:47:33)
	(_source (\./src/porti.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 72277a73252420647724602920)
	(_entity
		(_time 1230501682329)
	)
	(_object
		(_generic (_internal del ~extSTD.STANDARD.TIME 0 16 \4.0 ns\ (_entity ((ns 4616189618054758400)))))
		(_port (_internal x ~extSTD.STANDARD.BIT 0 17 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 18 (_entity (_out ))))
		(_process
			(line__24(_architecture 0 0 24 (_assignment (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behave 1 -1
	)
)
I 000047 55 2697          1230511653699 struct
(_unit VHDL (circ_paritate 0 1 (struct 0 6 ))
	(_version v147)
	(_time 1230511653700 2008.12.29 02:47:33)
	(_source (\./src/circuit_paritate.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code ffaafdafa0a9a9e9fdf2b9a4ae)
	(_entity
		(_time 1230502866788)
	)
	(_component
		(xor_gate
			(_object
				(_generic (_internal del ~extSTD.STANDARD.TIME 0 8 (_entity -1 ((ns 4613937818241073152)))))
				(_port (_internal x1 ~extSTD.STANDARD.BIT 0 9 (_entity (_in ))))
				(_port (_internal x2 ~extSTD.STANDARD.BIT 0 9 (_entity (_in ))))
				(_port (_internal y ~extSTD.STANDARD.BIT 0 10 (_entity (_out ))))
			)
		)
		(inv_gate
			(_object
				(_generic (_internal del ~extSTD.STANDARD.TIME 0 14 (_entity -1 ((ns 4616189618054758400)))))
				(_port (_internal x ~extSTD.STANDARD.BIT 0 15 (_entity (_in ))))
				(_port (_internal y ~extSTD.STANDARD.BIT 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation xor1 0 21 (_component xor_gate )
		(_port
			((x1)(v(0)))
			((x2)(v(1)))
			((y)(s1))
		)
		(_use (_implicit)
			(_generic
				((del)((ns 4613937818241073152)))
			)
			(_port
				((x1)(x1))
				((x2)(x2))
				((y)(y))
			)
		)
	)
	(_instantiation xor2 0 22 (_component xor_gate )
		(_port
			((x1)(v(2)))
			((x2)(v(3)))
			((y)(s2))
		)
		(_use (_implicit)
			(_generic
				((del)((ns 4613937818241073152)))
			)
			(_port
				((x1)(x1))
				((x2)(x2))
				((y)(y))
			)
		)
	)
	(_instantiation xor3 0 23 (_component xor_gate )
		(_generic
			((del)((ns 4616189618054758400)))
		)
		(_port
			((x1)(s1))
			((x2)(s2))
			((y)(s3))
		)
		(_use (_implicit)
			(_generic
				((del)((ns 4616189618054758400)))
			)
			(_port
				((x1)(x1))
				((x2)(x2))
				((y)(y))
			)
		)
	)
	(_instantiation inv1 0 24 (_component inv_gate )
		(_port
			((x)(s3))
			((y)(y))
		)
		(_use (_implicit)
			(_generic
				((del)((ns 4616189618054758400)))
			)
			(_port
				((x)(x))
				((y)(y))
			)
		)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 2 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal v ~BIT_VECTOR{3~downto~0}~12 0 2 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_signal (_internal s1 ~extSTD.STANDARD.BIT 0 18 (_architecture (_uni ))))
		(_signal (_internal s2 ~extSTD.STANDARD.BIT 0 18 (_architecture (_uni ))))
		(_signal (_internal s3 ~extSTD.STANDARD.BIT 0 18 (_architecture (_uni ))))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
)
I 000036 55 551 0 cfg_circ_paritate
(_configuration VHDL (cfg_circ_paritate 0 27 (circ_paritate))
	(_version v147)
	(_time 1230511653703 2008.12.29 02:47:33)
	(_source (\./src/circuit_paritate.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code ffaafdafafa8aceaa9f1eca5a7)
	(_architecture struct
		(_instantiation xor1
			(_entity . poarta_xor behave
			)
		)
		(_instantiation xor2
			(_entity . poarta_xor behave
			)
		)
		(_instantiation xor3
			(_entity . poarta_xor behave
			)
		)
		(_instantiation inv1
			(_entity . inversor behave
			)
		)
	)
)
I 000059 55 1366          1230511653780 comport_concurent1
(_unit VHDL (circ_paritate 0 1 (comport_concurent1 0 37 ))
	(_version v147)
	(_time 1230511653781 2008.12.29 02:47:33)
	(_source (\./src/circuit_paritate.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 4d184c4f101b1b5b4e1b0b161c)
	(_entity
		(_time 1230502866788)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 2 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal v ~BIT_VECTOR{3~downto~0}~12 0 2 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_signal (_internal t1 ~extSTD.STANDARD.BIT 0 38 (_architecture (_uni ))))
		(_signal (_internal t2 ~extSTD.STANDARD.BIT 0 38 (_architecture (_uni ))))
		(_signal (_internal t3 ~extSTD.STANDARD.BIT 0 38 (_architecture (_uni ))))
		(_process
			(line__40(_architecture 0 0 40 (_assignment (_simple)(_target(1))(_sensitivity(4)))))
			(line__41(_architecture 1 0 41 (_assignment (_simple)(_target(4))(_sensitivity(2)(3)))))
			(line__42(_architecture 2 0 42 (_assignment (_simple)(_target(3))(_sensitivity(0(3))(0(2))))))
			(line__43(_architecture 3 0 43 (_assignment (_simple)(_target(2))(_sensitivity(0(1))(0(0))))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_model . comport_concurent1 4 -1
	)
)
I 000059 55 862           1230511653784 comport_concurent2
(_unit VHDL (circ_paritate 0 1 (comport_concurent2 0 46 ))
	(_version v147)
	(_time 1230511653785 2008.12.29 02:47:33)
	(_source (\./src/circuit_paritate.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 4d184c4f101b1b5b4e410b161c)
	(_entity
		(_time 1230502866788)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 2 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal v ~BIT_VECTOR{3~downto~0}~12 0 2 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_process
			(line__49(_architecture 0 0 49 (_assignment (_simple)(_target(1))(_sensitivity(0(3))(0(2))(0(1))(0(0))))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_model . comport_concurent2 1 -1
	)
)
I 000059 55 1035          1230511653871 comport_secvential
(_unit VHDL (circ_paritate 0 1 (comport_secvential 0 8 ))
	(_version v147)
	(_time 1230511653872 2008.12.29 02:47:33)
	(_source (\./src/circuit_paritate.vhd\(\./src/circuit_paritate_secvential.vhd\)))
	(_use (std(standard)))
	(_parameters dbg)
	(_code aaffabfdf2fcfcbca8faecf1fb)
	(_entity
		(_time 1230502866788)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 2 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal v ~BIT_VECTOR{3~downto~0}~12 0 2 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_variable (_internal nr_de_1 ~extSTD.STANDARD.INTEGER 1 17 (_process 0 ((i 0)))))
		(_process
			(line__11(_architecture 0 1 11 (_process (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . comport_secvential 1 -1
	)
)
I 000045 55 1522          1230511653944 test
(_unit VHDL (test 0 9 (test 0 12 ))
	(_version v147)
	(_time 1230511653945 2008.12.29 02:47:33)
	(_source (\./src/test.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code f8acfea8f5aeafeffdfbeca2ac)
	(_entity
		(_time 1230502951618)
	)
	(_component
		(circ_paritate
			(_object
				(_port (_internal v ~BIT_VECTOR{3~downto~0}~13 0 14 (_entity (_in ))))
				(_port (_internal y ~extSTD.STANDARD.BIT 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation et 0 23 (_component circ_paritate )
		(_port
			((v)(vector))
			((y)(paritate_para))
		)
		(_use (_entity . circ_paritate)
		)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~13 0 14 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_type (_internal ~BIT_VECTOR{3~downto~0}~132 0 18 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_signal (_internal vector ~BIT_VECTOR{3~downto~0}~132 0 18 (_architecture (_uni ))))
		(_signal (_internal paritate_para ~extSTD.STANDARD.BIT 0 19 (_architecture (_uni ))))
		(_process
			(line__25(_architecture 0 0 25 (_assignment (_simple)(_target(0)))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_split (0)
	)
	(_static
		(16843009 )
		(65793 )
		(16777473 )
		(257 )
		(16842753 )
		(65537 )
		(16777217 )
		(1 )
		(16843008 )
		(65792 )
		(16777472 )
		(256 )
		(16842752 )
		(65536 )
		(16777216 )
		(0 )
	)
	(_model . test 1 -1
	)
)
I 000027 55 330 0 cfg_test
(_configuration VHDL (cfg_test 0 31 (test))
	(_version v147)
	(_time 1230511653948 2008.12.29 02:47:33)
	(_source (\./src/test.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code f8adf9a8f6afabedaeaeeca2ac)
	(_architecture test
		(_instantiation et
			(_entity . circ_paritate comport_concurent1
			)
		)
	)
)
I 000061 55 1540          1230511653996 schift_register_arch
(_unit VHDL (shift_register 0 1 (schift_register_arch 0 9 ))
	(_version v147)
	(_time 1230511653997 2008.12.29 02:47:33)
	(_source (\./src/shift.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 2773272328707a312022337e20)
	(_entity
		(_time 1230505916084)
	)
	(_object
		(_generic (_internal n ~extSTD.STANDARD.NATURAL 0 2 \4\ (_entity ((i 4)))))
		(_type (_internal ~BIT_VECTOR{n-1~downto~0}~12 0 3 (_array ~extSTD.STANDARD.BIT ((_downto (c 1 )(i 0))))))
		(_port (_internal p_in ~BIT_VECTOR{n-1~downto~0}~12 0 3 (_entity (_in ))))
		(_type (_internal ~BIT_VECTOR{n-1~downto~0}~122 0 4 (_array ~extSTD.STANDARD.BIT ((_downto (c 2 )(i 0))))))
		(_port (_internal p_out ~BIT_VECTOR{n-1~downto~0}~122 0 4 (_entity (_out ))))
		(_port (_internal reset ~extSTD.STANDARD.BIT 0 5 (_entity (_in ))))
		(_port (_internal clock ~extSTD.STANDARD.BIT 0 5 (_entity (_in ))))
		(_port (_internal shift ~extSTD.STANDARD.BIT 0 5 (_entity (_in ))))
		(_port (_internal LOAD ~extSTD.STANDARD.BIT 0 5 (_entity (_in ))))
		(_port (_internal s_in ~extSTD.STANDARD.BIT 0 6 (_entity (_in ))))
		(_process
			(line__11(_architecture 0 0 11 (_process (_simple)(_target(1(0)))(_sensitivity(3)))))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_model . schift_register_arch 3 -1
	)
)
I 000055 55 1085          1230511654113 behave_clk_gen
(_unit VHDL (clk_gen 0 1 (behave_clk_gen 0 6 ))
	(_version v147)
	(_time 1230511654114 2008.12.29 02:47:34)
	(_source (\./src/shift_test.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code a4f1a4f3f3f3a2b1f2f7b3fef0)
	(_entity
		(_time 1230507793619)
	)
	(_object
		(_generic (_internal t_high ~extSTD.STANDARD.TIME 0 2 \30.0 ns\ (_entity ((ns 4629137466983448576)))))
		(_generic (_internal t_period ~extSTD.STANDARD.TIME 0 2 \50.0 ns\ (_entity ((ns 4632233691727265792)))))
		(_generic (_internal t_reset ~extSTD.STANDARD.TIME 0 2 \10.0 ns\ (_entity ((ns 4621819117588971520)))))
		(_port (_internal clock ~extSTD.STANDARD.BIT 0 3 (_entity (_out ((i 1))))))
		(_port (_internal reset ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_process
			(line__8(_architecture 0 0 8 (_assignment (_simple)(_target(1)))))
			(line__10(_architecture 1 0 10 (_process (_wait_for)(_target(0)))))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behave_clk_gen 2 -1
	)
)
I 000056 55 3080          1230511654119 shift_test_arch
(_unit VHDL (shift_test 0 1 (shift_test_arch 0 20 ))
	(_version v147)
	(_time 1230511654120 2008.12.29 02:47:34)
	(_source (\./src/shift_test.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code a4f0a4f3a8f3f9b2a3abb0fda3)
	(_entity
		(_time 1230506042688)
	)
	(_component
		(clk_gen
			(_object
				(_generic (_internal t_high ~extSTD.STANDARD.TIME 0 30 (_entity -1 ((ns 4629137466983448576)))))
				(_generic (_internal t_period ~extSTD.STANDARD.TIME 0 30 (_entity -1 ((ns 4632233691727265792)))))
				(_generic (_internal t_reset ~extSTD.STANDARD.TIME 0 30 (_entity -1 ((ns 4621819117588971520)))))
				(_port (_internal clock ~extSTD.STANDARD.BIT 0 31 (_entity (_out ((i 1))))))
				(_port (_internal reset ~extSTD.STANDARD.BIT 0 31 (_entity (_out ))))
			)
		)
		(shift_register
			(_object
				(_generic (_internal n ~extSTD.STANDARD.NATURAL 0 22 (_entity -1 ((i 4)))))
				(_type (_internal ~BIT_VECTOR{n-1~downto~0}~13 0 23 (_array ~extSTD.STANDARD.BIT ((_downto (c 0 )(i 0))))))
				(_port (_internal p_in ~BIT_VECTOR{n-1~downto~0}~13 0 23 (_entity (_in ))))
				(_type (_internal ~BIT_VECTOR{n-1~downto~0}~132 0 24 (_array ~extSTD.STANDARD.BIT ((_downto (c 1 )(i 0))))))
				(_port (_internal p_out ~BIT_VECTOR{n-1~downto~0}~132 0 24 (_entity (_out ))))
				(_port (_internal reset ~extSTD.STANDARD.BIT 0 25 (_entity (_in ))))
				(_port (_internal clock ~extSTD.STANDARD.BIT 0 25 (_entity (_in ))))
				(_port (_internal shift ~extSTD.STANDARD.BIT 0 25 (_entity (_in ))))
				(_port (_internal LOAD ~extSTD.STANDARD.BIT 0 25 (_entity (_in ))))
				(_port (_internal s_in ~extSTD.STANDARD.BIT 0 26 (_entity (_in ))))
			)
		)
	)
	(_instantiation st 0 39 (_component clk_gen )
		(_port
			((clock)(clock))
		)
		(_use (_entity . clk_gen)
		)
	)
	(_instantiation st1 0 40 (_component shift_register )
		(_port
			((p_in)((_others(i 1))))
			((p_out)(p_out))
			((reset)((i 0)))
			((clock)(clock))
			((shift)((i 0)))
			((LOAD)((i 0)))
			((s_in)((i 0)))
		)
		(_use (_entity . shift_register)
			(_port
				((p_in)(p_in))
				((p_out)(p_out))
				((reset)(reset))
				((clock)(clock))
				((shift)(shift))
				((LOAD)(LOAD))
				((s_in)(s_in))
			)
		)
	)
	(_object
		(_signal (_internal clock ~extSTD.STANDARD.BIT 0 34 (_architecture (_uni ))))
		(_type (_internal ~BIT_VECTOR{3~downto~0}~13 0 35 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_signal (_internal p_out ~BIT_VECTOR{3~downto~0}~13 0 35 (_architecture (_uni ))))
		(_signal (_internal p_in ~BIT_VECTOR{3~downto~0}~13 0 36 (_architecture (_uni ))))
		(_signal (_internal start ~extSTD.STANDARD.BIT 0 37 (_architecture (_uni ))))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
	(_model . shift_test_arch 2 -1
	)
)
I 000047 55 851           1230511672550 behave
(_unit VHDL (poarta_xor 0 1 (behave 0 7 ))
	(_version v147)
	(_time 1230511672551 2008.12.29 02:47:52)
	(_source (\./src/porti.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code abacf9fcaffcfebca9ffbff1fb)
	(_entity
		(_time 1230503357260)
	)
	(_object
		(_generic (_internal del ~extSTD.STANDARD.TIME 0 2 \3.0 ns\ (_entity ((ns 4613937818241073152)))))
		(_port (_internal x1 ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal x2 ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 4 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behave 1 -1
	)
)
I 000047 55 782           1230511672556 behave
(_unit VHDL (inversor 0 15 (behave 0 21 ))
	(_version v147)
	(_time 1230511672557 2008.12.29 02:47:52)
	(_source (\./src/porti.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code abadf0fcacfdf9bdaefdb9f0f9)
	(_entity
		(_time 1230501682329)
	)
	(_object
		(_generic (_internal del ~extSTD.STANDARD.TIME 0 16 \4.0 ns\ (_entity ((ns 4616189618054758400)))))
		(_port (_internal x ~extSTD.STANDARD.BIT 0 17 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 18 (_entity (_out ))))
		(_process
			(line__24(_architecture 0 0 24 (_assignment (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behave 1 -1
	)
)
I 000047 55 2697          1230511672856 struct
(_unit VHDL (circ_paritate 0 1 (struct 0 6 ))
	(_version v147)
	(_time 1230511672857 2008.12.29 02:47:52)
	(_source (\./src/circuit_paritate.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code d4d28486d98282c2d6d9928f85)
	(_entity
		(_time 1230502866788)
	)
	(_component
		(xor_gate
			(_object
				(_generic (_internal del ~extSTD.STANDARD.TIME 0 8 (_entity -1 ((ns 4613937818241073152)))))
				(_port (_internal x1 ~extSTD.STANDARD.BIT 0 9 (_entity (_in ))))
				(_port (_internal x2 ~extSTD.STANDARD.BIT 0 9 (_entity (_in ))))
				(_port (_internal y ~extSTD.STANDARD.BIT 0 10 (_entity (_out ))))
			)
		)
		(inv_gate
			(_object
				(_generic (_internal del ~extSTD.STANDARD.TIME 0 14 (_entity -1 ((ns 4616189618054758400)))))
				(_port (_internal x ~extSTD.STANDARD.BIT 0 15 (_entity (_in ))))
				(_port (_internal y ~extSTD.STANDARD.BIT 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation xor1 0 21 (_component xor_gate )
		(_port
			((x1)(v(0)))
			((x2)(v(1)))
			((y)(s1))
		)
		(_use (_implicit)
			(_generic
				((del)((ns 4613937818241073152)))
			)
			(_port
				((x1)(x1))
				((x2)(x2))
				((y)(y))
			)
		)
	)
	(_instantiation xor2 0 22 (_component xor_gate )
		(_port
			((x1)(v(2)))
			((x2)(v(3)))
			((y)(s2))
		)
		(_use (_implicit)
			(_generic
				((del)((ns 4613937818241073152)))
			)
			(_port
				((x1)(x1))
				((x2)(x2))
				((y)(y))
			)
		)
	)
	(_instantiation xor3 0 23 (_component xor_gate )
		(_generic
			((del)((ns 4616189618054758400)))
		)
		(_port
			((x1)(s1))
			((x2)(s2))
			((y)(s3))
		)
		(_use (_implicit)
			(_generic
				((del)((ns 4616189618054758400)))
			)
			(_port
				((x1)(x1))
				((x2)(x2))
				((y)(y))
			)
		)
	)
	(_instantiation inv1 0 24 (_component inv_gate )
		(_port
			((x)(s3))
			((y)(y))
		)
		(_use (_implicit)
			(_generic
				((del)((ns 4616189618054758400)))
			)
			(_port
				((x)(x))
				((y)(y))
			)
		)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 2 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal v ~BIT_VECTOR{3~downto~0}~12 0 2 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_signal (_internal s1 ~extSTD.STANDARD.BIT 0 18 (_architecture (_uni ))))
		(_signal (_internal s2 ~extSTD.STANDARD.BIT 0 18 (_architecture (_uni ))))
		(_signal (_internal s3 ~extSTD.STANDARD.BIT 0 18 (_architecture (_uni ))))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
)
I 000036 55 551 0 cfg_circ_paritate
(_configuration VHDL (cfg_circ_paritate 0 27 (circ_paritate))
	(_version v147)
	(_time 1230511672860 2008.12.29 02:47:52)
	(_source (\./src/circuit_paritate.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code d4d28486d68387c182dac78e8c)
	(_architecture struct
		(_instantiation xor1
			(_entity . poarta_xor behave
			)
		)
		(_instantiation xor2
			(_entity . poarta_xor behave
			)
		)
		(_instantiation xor3
			(_entity . poarta_xor behave
			)
		)
		(_instantiation inv1
			(_entity . inversor behave
			)
		)
	)
)
I 000059 55 1366          1230511672874 comport_concurent1
(_unit VHDL (circ_paritate 0 1 (comport_concurent1 0 37 ))
	(_version v147)
	(_time 1230511672875 2008.12.29 02:47:52)
	(_source (\./src/circuit_paritate.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code e3e5b3b0e9b5b5f5e0b5a5b8b2)
	(_entity
		(_time 1230502866788)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 2 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal v ~BIT_VECTOR{3~downto~0}~12 0 2 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_signal (_internal t1 ~extSTD.STANDARD.BIT 0 38 (_architecture (_uni ))))
		(_signal (_internal t2 ~extSTD.STANDARD.BIT 0 38 (_architecture (_uni ))))
		(_signal (_internal t3 ~extSTD.STANDARD.BIT 0 38 (_architecture (_uni ))))
		(_process
			(line__40(_architecture 0 0 40 (_assignment (_simple)(_target(1))(_sensitivity(4)))))
			(line__41(_architecture 1 0 41 (_assignment (_simple)(_target(4))(_sensitivity(2)(3)))))
			(line__42(_architecture 2 0 42 (_assignment (_simple)(_target(3))(_sensitivity(0(3))(0(2))))))
			(line__43(_architecture 3 0 43 (_assignment (_simple)(_target(2))(_sensitivity(0(1))(0(0))))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_model . comport_concurent1 4 -1
	)
)
I 000059 55 862           1230511672878 comport_concurent2
(_unit VHDL (circ_paritate 0 1 (comport_concurent2 0 46 ))
	(_version v147)
	(_time 1230511672879 2008.12.29 02:47:52)
	(_source (\./src/circuit_paritate.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code f3f5a3a3f9a5a5e5f0ffb5a8a2)
	(_entity
		(_time 1230502866788)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 2 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal v ~BIT_VECTOR{3~downto~0}~12 0 2 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_process
			(line__49(_architecture 0 0 49 (_assignment (_simple)(_target(1))(_sensitivity(0(3))(0(2))(0(1))(0(0))))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_model . comport_concurent2 1 -1
	)
)
I 000059 55 1035          1230511673099 comport_secvential
(_unit VHDL (circ_paritate 0 1 (comport_secvential 0 8 ))
	(_version v147)
	(_time 1230511673100 2008.12.29 02:47:53)
	(_source (\./src/circuit_paritate.vhd\(\./src/circuit_paritate_secvential.vhd\)))
	(_use (std(standard)))
	(_parameters dbg)
	(_code cdcb9a98909b9bdbcf9d8b969c)
	(_entity
		(_time 1230502866788)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 2 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal v ~BIT_VECTOR{3~downto~0}~12 0 2 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_variable (_internal nr_de_1 ~extSTD.STANDARD.INTEGER 1 17 (_process 0 ((i 0)))))
		(_process
			(line__11(_architecture 0 1 11 (_process (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . comport_secvential 1 -1
	)
)
I 000045 55 1522          1230511673226 test
(_unit VHDL (test 0 9 (test 0 12 ))
	(_version v147)
	(_time 1230511673227 2008.12.29 02:47:53)
	(_source (\./src/test.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 4a4d1b481e1c1d5d4f495e101e)
	(_entity
		(_time 1230502951618)
	)
	(_component
		(circ_paritate
			(_object
				(_port (_internal v ~BIT_VECTOR{3~downto~0}~13 0 14 (_entity (_in ))))
				(_port (_internal y ~extSTD.STANDARD.BIT 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation et 0 23 (_component circ_paritate )
		(_port
			((v)(vector))
			((y)(paritate_para))
		)
		(_use (_entity . circ_paritate)
		)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~13 0 14 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_type (_internal ~BIT_VECTOR{3~downto~0}~132 0 18 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_signal (_internal vector ~BIT_VECTOR{3~downto~0}~132 0 18 (_architecture (_uni ))))
		(_signal (_internal paritate_para ~extSTD.STANDARD.BIT 0 19 (_architecture (_uni ))))
		(_process
			(line__25(_architecture 0 0 25 (_assignment (_simple)(_target(0)))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_split (0)
	)
	(_static
		(16843009 )
		(65793 )
		(16777473 )
		(257 )
		(16842753 )
		(65537 )
		(16777217 )
		(1 )
		(16843008 )
		(65792 )
		(16777472 )
		(256 )
		(16842752 )
		(65536 )
		(16777216 )
		(0 )
	)
	(_model . test 1 -1
	)
)
I 000027 55 330 0 cfg_test
(_configuration VHDL (cfg_test 0 31 (test))
	(_version v147)
	(_time 1230511673230 2008.12.29 02:47:53)
	(_source (\./src/test.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 4a4c1c481d1d195f1c1c5e101e)
	(_architecture test
		(_instantiation et
			(_entity . circ_paritate comport_concurent1
			)
		)
	)
)
I 000061 55 1540          1230511673377 schift_register_arch
(_unit VHDL (shift_register 0 1 (schift_register_arch 0 9 ))
	(_version v147)
	(_time 1230511673378 2008.12.29 02:47:53)
	(_source (\./src/shift.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code d6d18084d8818bc0d1d3c28fd1)
	(_entity
		(_time 1230505916084)
	)
	(_object
		(_generic (_internal n ~extSTD.STANDARD.NATURAL 0 2 \4\ (_entity ((i 4)))))
		(_type (_internal ~BIT_VECTOR{n-1~downto~0}~12 0 3 (_array ~extSTD.STANDARD.BIT ((_downto (c 1 )(i 0))))))
		(_port (_internal p_in ~BIT_VECTOR{n-1~downto~0}~12 0 3 (_entity (_in ))))
		(_type (_internal ~BIT_VECTOR{n-1~downto~0}~122 0 4 (_array ~extSTD.STANDARD.BIT ((_downto (c 2 )(i 0))))))
		(_port (_internal p_out ~BIT_VECTOR{n-1~downto~0}~122 0 4 (_entity (_out ))))
		(_port (_internal reset ~extSTD.STANDARD.BIT 0 5 (_entity (_in ))))
		(_port (_internal clock ~extSTD.STANDARD.BIT 0 5 (_entity (_in ))))
		(_port (_internal shift ~extSTD.STANDARD.BIT 0 5 (_entity (_in ))))
		(_port (_internal LOAD ~extSTD.STANDARD.BIT 0 5 (_entity (_in ))))
		(_port (_internal s_in ~extSTD.STANDARD.BIT 0 6 (_entity (_in ))))
		(_process
			(line__11(_architecture 0 0 11 (_process (_simple)(_target(1(0)))(_sensitivity(3)))))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_model . schift_register_arch 3 -1
	)
)
I 000055 55 1085          1230511673521 behave_clk_gen
(_unit VHDL (clk_gen 0 1 (behave_clk_gen 0 6 ))
	(_version v147)
	(_time 1230511673522 2008.12.29 02:47:53)
	(_source (\./src/shift_test.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 72742773232574672421652826)
	(_entity
		(_time 1230507793619)
	)
	(_object
		(_generic (_internal t_high ~extSTD.STANDARD.TIME 0 2 \30.0 ns\ (_entity ((ns 4629137466983448576)))))
		(_generic (_internal t_period ~extSTD.STANDARD.TIME 0 2 \50.0 ns\ (_entity ((ns 4632233691727265792)))))
		(_generic (_internal t_reset ~extSTD.STANDARD.TIME 0 2 \10.0 ns\ (_entity ((ns 4621819117588971520)))))
		(_port (_internal clock ~extSTD.STANDARD.BIT 0 3 (_entity (_out ((i 1))))))
		(_port (_internal reset ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_process
			(line__8(_architecture 0 0 8 (_assignment (_simple)(_target(1)))))
			(line__10(_architecture 1 0 10 (_process (_wait_for)(_target(0)))))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behave_clk_gen 2 -1
	)
)
I 000056 55 3080          1230511673527 shift_test_arch
(_unit VHDL (shift_test 0 1 (shift_test_arch 0 20 ))
	(_version v147)
	(_time 1230511673528 2008.12.29 02:47:53)
	(_source (\./src/shift_test.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 7275277378252f64757d662b75)
	(_entity
		(_time 1230506042688)
	)
	(_component
		(clk_gen
			(_object
				(_generic (_internal t_high ~extSTD.STANDARD.TIME 0 30 (_entity -1 ((ns 4629137466983448576)))))
				(_generic (_internal t_period ~extSTD.STANDARD.TIME 0 30 (_entity -1 ((ns 4632233691727265792)))))
				(_generic (_internal t_reset ~extSTD.STANDARD.TIME 0 30 (_entity -1 ((ns 4621819117588971520)))))
				(_port (_internal clock ~extSTD.STANDARD.BIT 0 31 (_entity (_out ((i 1))))))
				(_port (_internal reset ~extSTD.STANDARD.BIT 0 31 (_entity (_out ))))
			)
		)
		(shift_register
			(_object
				(_generic (_internal n ~extSTD.STANDARD.NATURAL 0 22 (_entity -1 ((i 4)))))
				(_type (_internal ~BIT_VECTOR{n-1~downto~0}~13 0 23 (_array ~extSTD.STANDARD.BIT ((_downto (c 0 )(i 0))))))
				(_port (_internal p_in ~BIT_VECTOR{n-1~downto~0}~13 0 23 (_entity (_in ))))
				(_type (_internal ~BIT_VECTOR{n-1~downto~0}~132 0 24 (_array ~extSTD.STANDARD.BIT ((_downto (c 1 )(i 0))))))
				(_port (_internal p_out ~BIT_VECTOR{n-1~downto~0}~132 0 24 (_entity (_out ))))
				(_port (_internal reset ~extSTD.STANDARD.BIT 0 25 (_entity (_in ))))
				(_port (_internal clock ~extSTD.STANDARD.BIT 0 25 (_entity (_in ))))
				(_port (_internal shift ~extSTD.STANDARD.BIT 0 25 (_entity (_in ))))
				(_port (_internal LOAD ~extSTD.STANDARD.BIT 0 25 (_entity (_in ))))
				(_port (_internal s_in ~extSTD.STANDARD.BIT 0 26 (_entity (_in ))))
			)
		)
	)
	(_instantiation st 0 39 (_component clk_gen )
		(_port
			((clock)(clock))
		)
		(_use (_entity . clk_gen)
		)
	)
	(_instantiation st1 0 40 (_component shift_register )
		(_port
			((p_in)((_others(i 1))))
			((p_out)(p_out))
			((reset)((i 0)))
			((clock)(clock))
			((shift)((i 0)))
			((LOAD)((i 0)))
			((s_in)((i 0)))
		)
		(_use (_entity . shift_register)
			(_port
				((p_in)(p_in))
				((p_out)(p_out))
				((reset)(reset))
				((clock)(clock))
				((shift)(shift))
				((LOAD)(LOAD))
				((s_in)(s_in))
			)
		)
	)
	(_object
		(_signal (_internal clock ~extSTD.STANDARD.BIT 0 34 (_architecture (_uni ))))
		(_type (_internal ~BIT_VECTOR{3~downto~0}~13 0 35 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_signal (_internal p_out ~BIT_VECTOR{3~downto~0}~13 0 35 (_architecture (_uni ))))
		(_signal (_internal p_in ~BIT_VECTOR{3~downto~0}~13 0 36 (_architecture (_uni ))))
		(_signal (_internal start ~extSTD.STANDARD.BIT 0 37 (_architecture (_uni ))))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
	(_model . shift_test_arch 2 -1
	)
)
I 000047 55 851           1230511721008 behave
(_unit VHDL (poarta_xor 0 1 (behave 0 7 ))
	(_version v147)
	(_time 1230511721009 2008.12.29 02:48:41)
	(_source (\./src/porti.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code f1a5f9a1a6a6a4e6f3a5e5aba1)
	(_entity
		(_time 1230503357260)
	)
	(_object
		(_generic (_internal del ~extSTD.STANDARD.TIME 0 2 \3.0 ns\ (_entity ((ns 4613937818241073152)))))
		(_port (_internal x1 ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal x2 ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 4 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behave 1 -1
	)
)
I 000047 55 782           1230511721014 behave
(_unit VHDL (inversor 0 15 (behave 0 21 ))
	(_version v147)
	(_time 1230511721015 2008.12.29 02:48:41)
	(_source (\./src/porti.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code f1a4f0a1a5a7a3e7f4a7e3aaa3)
	(_entity
		(_time 1230501682329)
	)
	(_object
		(_generic (_internal del ~extSTD.STANDARD.TIME 0 16 \4.0 ns\ (_entity ((ns 4616189618054758400)))))
		(_port (_internal x ~extSTD.STANDARD.BIT 0 17 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 18 (_entity (_out ))))
		(_process
			(line__24(_architecture 0 0 24 (_assignment (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behave 1 -1
	)
)
I 000047 55 2697          1230511724351 struct
(_unit VHDL (circ_paritate 0 1 (struct 0 6 ))
	(_version v147)
	(_time 1230511724352 2008.12.29 02:48:44)
	(_source (\./src/circuit_paritate.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code fba9fdaba0adadedf9f6bda0aa)
	(_entity
		(_time 1230502866788)
	)
	(_component
		(xor_gate
			(_object
				(_generic (_internal del ~extSTD.STANDARD.TIME 0 8 (_entity -1 ((ns 4613937818241073152)))))
				(_port (_internal x1 ~extSTD.STANDARD.BIT 0 9 (_entity (_in ))))
				(_port (_internal x2 ~extSTD.STANDARD.BIT 0 9 (_entity (_in ))))
				(_port (_internal y ~extSTD.STANDARD.BIT 0 10 (_entity (_out ))))
			)
		)
		(inv_gate
			(_object
				(_generic (_internal del ~extSTD.STANDARD.TIME 0 14 (_entity -1 ((ns 4616189618054758400)))))
				(_port (_internal x ~extSTD.STANDARD.BIT 0 15 (_entity (_in ))))
				(_port (_internal y ~extSTD.STANDARD.BIT 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation xor1 0 21 (_component xor_gate )
		(_port
			((x1)(v(0)))
			((x2)(v(1)))
			((y)(s1))
		)
		(_use (_implicit)
			(_generic
				((del)((ns 4613937818241073152)))
			)
			(_port
				((x1)(x1))
				((x2)(x2))
				((y)(y))
			)
		)
	)
	(_instantiation xor2 0 22 (_component xor_gate )
		(_port
			((x1)(v(2)))
			((x2)(v(3)))
			((y)(s2))
		)
		(_use (_implicit)
			(_generic
				((del)((ns 4613937818241073152)))
			)
			(_port
				((x1)(x1))
				((x2)(x2))
				((y)(y))
			)
		)
	)
	(_instantiation xor3 0 23 (_component xor_gate )
		(_generic
			((del)((ns 4616189618054758400)))
		)
		(_port
			((x1)(s1))
			((x2)(s2))
			((y)(s3))
		)
		(_use (_implicit)
			(_generic
				((del)((ns 4616189618054758400)))
			)
			(_port
				((x1)(x1))
				((x2)(x2))
				((y)(y))
			)
		)
	)
	(_instantiation inv1 0 24 (_component inv_gate )
		(_port
			((x)(s3))
			((y)(y))
		)
		(_use (_implicit)
			(_generic
				((del)((ns 4616189618054758400)))
			)
			(_port
				((x)(x))
				((y)(y))
			)
		)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 2 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal v ~BIT_VECTOR{3~downto~0}~12 0 2 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_signal (_internal s1 ~extSTD.STANDARD.BIT 0 18 (_architecture (_uni ))))
		(_signal (_internal s2 ~extSTD.STANDARD.BIT 0 18 (_architecture (_uni ))))
		(_signal (_internal s3 ~extSTD.STANDARD.BIT 0 18 (_architecture (_uni ))))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
)
I 000036 55 551 0 cfg_circ_paritate
(_configuration VHDL (cfg_circ_paritate 0 27 (circ_paritate))
	(_version v147)
	(_time 1230511724365 2008.12.29 02:48:44)
	(_source (\./src/circuit_paritate.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 0b590e0d5f5c581e5d05185153)
	(_architecture struct
		(_instantiation xor1
			(_entity . poarta_xor behave
			)
		)
		(_instantiation xor2
			(_entity . poarta_xor behave
			)
		)
		(_instantiation xor3
			(_entity . poarta_xor behave
			)
		)
		(_instantiation inv1
			(_entity . inversor behave
			)
		)
	)
)
I 000059 55 1366          1230511724446 comport_concurent1
(_unit VHDL (circ_paritate 0 1 (comport_concurent1 0 37 ))
	(_version v147)
	(_time 1230511724447 2008.12.29 02:48:44)
	(_source (\./src/circuit_paritate.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 590b5c5a590f0f4f5a0f1f0208)
	(_entity
		(_time 1230502866788)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 2 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal v ~BIT_VECTOR{3~downto~0}~12 0 2 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_signal (_internal t1 ~extSTD.STANDARD.BIT 0 38 (_architecture (_uni ))))
		(_signal (_internal t2 ~extSTD.STANDARD.BIT 0 38 (_architecture (_uni ))))
		(_signal (_internal t3 ~extSTD.STANDARD.BIT 0 38 (_architecture (_uni ))))
		(_process
			(line__40(_architecture 0 0 40 (_assignment (_simple)(_target(1))(_sensitivity(4)))))
			(line__41(_architecture 1 0 41 (_assignment (_simple)(_target(4))(_sensitivity(2)(3)))))
			(line__42(_architecture 2 0 42 (_assignment (_simple)(_target(3))(_sensitivity(0(3))(0(2))))))
			(line__43(_architecture 3 0 43 (_assignment (_simple)(_target(2))(_sensitivity(0(1))(0(0))))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_model . comport_concurent1 4 -1
	)
)
I 000059 55 862           1230511724450 comport_concurent2
(_unit VHDL (circ_paritate 0 1 (comport_concurent2 0 46 ))
	(_version v147)
	(_time 1230511724451 2008.12.29 02:48:44)
	(_source (\./src/circuit_paritate.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 693b6c69693f3f7f6a652f3238)
	(_entity
		(_time 1230502866788)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 2 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal v ~BIT_VECTOR{3~downto~0}~12 0 2 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_process
			(line__49(_architecture 0 0 49 (_assignment (_simple)(_target(1))(_sensitivity(0(3))(0(2))(0(1))(0(0))))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_model . comport_concurent2 1 -1
	)
)
I 000059 55 1035          1230511724770 comport_secvential
(_unit VHDL (circ_paritate 0 1 (comport_secvential 0 8 ))
	(_version v147)
	(_time 1230511724771 2008.12.29 02:48:44)
	(_source (\./src/circuit_paritate.vhd\(\./src/circuit_paritate_secvential.vhd\)))
	(_use (std(standard)))
	(_parameters dbg)
	(_code a1f3a5f6a9f7f7b7a3f1e7faf0)
	(_entity
		(_time 1230502866788)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 2 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal v ~BIT_VECTOR{3~downto~0}~12 0 2 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_variable (_internal nr_de_1 ~extSTD.STANDARD.INTEGER 1 17 (_process 0 ((i 0)))))
		(_process
			(line__11(_architecture 0 1 11 (_process (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . comport_secvential 1 -1
	)
)
I 000045 55 1522          1230511724943 test
(_unit VHDL (test 0 9 (test 0 12 ))
	(_version v147)
	(_time 1230511724944 2008.12.29 02:48:44)
	(_source (\./src/test.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 4c1f404e1a1a1b5b494f581618)
	(_entity
		(_time 1230502951618)
	)
	(_component
		(circ_paritate
			(_object
				(_port (_internal v ~BIT_VECTOR{3~downto~0}~13 0 14 (_entity (_in ))))
				(_port (_internal y ~extSTD.STANDARD.BIT 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation et 0 23 (_component circ_paritate )
		(_port
			((v)(vector))
			((y)(paritate_para))
		)
		(_use (_entity . circ_paritate)
		)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~13 0 14 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_type (_internal ~BIT_VECTOR{3~downto~0}~132 0 18 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_signal (_internal vector ~BIT_VECTOR{3~downto~0}~132 0 18 (_architecture (_uni ))))
		(_signal (_internal paritate_para ~extSTD.STANDARD.BIT 0 19 (_architecture (_uni ))))
		(_process
			(line__25(_architecture 0 0 25 (_assignment (_simple)(_target(0)))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_split (0)
	)
	(_static
		(16843009 )
		(65793 )
		(16777473 )
		(257 )
		(16842753 )
		(65537 )
		(16777217 )
		(1 )
		(16843008 )
		(65792 )
		(16777472 )
		(256 )
		(16842752 )
		(65536 )
		(16777216 )
		(0 )
	)
	(_model . test 1 -1
	)
)
I 000027 55 330 0 cfg_test
(_configuration VHDL (cfg_test 0 31 (test))
	(_version v147)
	(_time 1230511724971 2008.12.29 02:48:44)
	(_source (\./src/test.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 6b39606b3f3c387e3d3d7f313f)
	(_architecture test
		(_instantiation et
			(_entity . circ_paritate comport_concurent1
			)
		)
	)
)
I 000061 55 1540          1230511725034 schift_register_arch
(_unit VHDL (shift_register 0 1 (schift_register_arch 0 9 ))
	(_version v147)
	(_time 1230511725035 2008.12.29 02:48:45)
	(_source (\./src/shift.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code aaf9a1fdf3fdf7bcadafbef3ad)
	(_entity
		(_time 1230505916084)
	)
	(_object
		(_generic (_internal n ~extSTD.STANDARD.NATURAL 0 2 \4\ (_entity ((i 4)))))
		(_type (_internal ~BIT_VECTOR{n-1~downto~0}~12 0 3 (_array ~extSTD.STANDARD.BIT ((_downto (c 1 )(i 0))))))
		(_port (_internal p_in ~BIT_VECTOR{n-1~downto~0}~12 0 3 (_entity (_in ))))
		(_type (_internal ~BIT_VECTOR{n-1~downto~0}~122 0 4 (_array ~extSTD.STANDARD.BIT ((_downto (c 2 )(i 0))))))
		(_port (_internal p_out ~BIT_VECTOR{n-1~downto~0}~122 0 4 (_entity (_out ))))
		(_port (_internal reset ~extSTD.STANDARD.BIT 0 5 (_entity (_in ))))
		(_port (_internal clock ~extSTD.STANDARD.BIT 0 5 (_entity (_in ))))
		(_port (_internal shift ~extSTD.STANDARD.BIT 0 5 (_entity (_in ))))
		(_port (_internal LOAD ~extSTD.STANDARD.BIT 0 5 (_entity (_in ))))
		(_port (_internal s_in ~extSTD.STANDARD.BIT 0 6 (_entity (_in ))))
		(_process
			(line__11(_architecture 0 0 11 (_process (_simple)(_target(1(0)))(_sensitivity(3)))))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_model . schift_register_arch 3 -1
	)
)
I 000055 55 1085          1230511725111 behave_clk_gen
(_unit VHDL (clk_gen 0 1 (behave_clk_gen 0 6 ))
	(_version v147)
	(_time 1230511725112 2008.12.29 02:48:45)
	(_source (\./src/shift_test.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code f8aaf3a8a3affeedaeabefa2ac)
	(_entity
		(_time 1230507793619)
	)
	(_object
		(_generic (_internal t_high ~extSTD.STANDARD.TIME 0 2 \30.0 ns\ (_entity ((ns 4629137466983448576)))))
		(_generic (_internal t_period ~extSTD.STANDARD.TIME 0 2 \50.0 ns\ (_entity ((ns 4632233691727265792)))))
		(_generic (_internal t_reset ~extSTD.STANDARD.TIME 0 2 \10.0 ns\ (_entity ((ns 4621819117588971520)))))
		(_port (_internal clock ~extSTD.STANDARD.BIT 0 3 (_entity (_out ((i 1))))))
		(_port (_internal reset ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_process
			(line__8(_architecture 0 0 8 (_assignment (_simple)(_target(1)))))
			(line__10(_architecture 1 0 10 (_process (_wait_for)(_target(0)))))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behave_clk_gen 2 -1
	)
)
I 000056 55 3080          1230511725142 shift_test_arch
(_unit VHDL (shift_test 0 1 (shift_test_arch 0 20 ))
	(_version v147)
	(_time 1230511725143 2008.12.29 02:48:45)
	(_source (\./src/shift_test.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 17441d1018404a011018034e10)
	(_entity
		(_time 1230506042688)
	)
	(_component
		(clk_gen
			(_object
				(_generic (_internal t_high ~extSTD.STANDARD.TIME 0 30 (_entity -1 ((ns 4629137466983448576)))))
				(_generic (_internal t_period ~extSTD.STANDARD.TIME 0 30 (_entity -1 ((ns 4632233691727265792)))))
				(_generic (_internal t_reset ~extSTD.STANDARD.TIME 0 30 (_entity -1 ((ns 4621819117588971520)))))
				(_port (_internal clock ~extSTD.STANDARD.BIT 0 31 (_entity (_out ((i 1))))))
				(_port (_internal reset ~extSTD.STANDARD.BIT 0 31 (_entity (_out ))))
			)
		)
		(shift_register
			(_object
				(_generic (_internal n ~extSTD.STANDARD.NATURAL 0 22 (_entity -1 ((i 4)))))
				(_type (_internal ~BIT_VECTOR{n-1~downto~0}~13 0 23 (_array ~extSTD.STANDARD.BIT ((_downto (c 0 )(i 0))))))
				(_port (_internal p_in ~BIT_VECTOR{n-1~downto~0}~13 0 23 (_entity (_in ))))
				(_type (_internal ~BIT_VECTOR{n-1~downto~0}~132 0 24 (_array ~extSTD.STANDARD.BIT ((_downto (c 1 )(i 0))))))
				(_port (_internal p_out ~BIT_VECTOR{n-1~downto~0}~132 0 24 (_entity (_out ))))
				(_port (_internal reset ~extSTD.STANDARD.BIT 0 25 (_entity (_in ))))
				(_port (_internal clock ~extSTD.STANDARD.BIT 0 25 (_entity (_in ))))
				(_port (_internal shift ~extSTD.STANDARD.BIT 0 25 (_entity (_in ))))
				(_port (_internal LOAD ~extSTD.STANDARD.BIT 0 25 (_entity (_in ))))
				(_port (_internal s_in ~extSTD.STANDARD.BIT 0 26 (_entity (_in ))))
			)
		)
	)
	(_instantiation st 0 39 (_component clk_gen )
		(_port
			((clock)(clock))
		)
		(_use (_entity . clk_gen)
		)
	)
	(_instantiation st1 0 40 (_component shift_register )
		(_port
			((p_in)((_others(i 1))))
			((p_out)(p_out))
			((reset)((i 0)))
			((clock)(clock))
			((shift)((i 0)))
			((LOAD)((i 0)))
			((s_in)((i 0)))
		)
		(_use (_entity . shift_register)
			(_port
				((p_in)(p_in))
				((p_out)(p_out))
				((reset)(reset))
				((clock)(clock))
				((shift)(shift))
				((LOAD)(LOAD))
				((s_in)(s_in))
			)
		)
	)
	(_object
		(_signal (_internal clock ~extSTD.STANDARD.BIT 0 34 (_architecture (_uni ))))
		(_type (_internal ~BIT_VECTOR{3~downto~0}~13 0 35 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_signal (_internal p_out ~BIT_VECTOR{3~downto~0}~13 0 35 (_architecture (_uni ))))
		(_signal (_internal p_in ~BIT_VECTOR{3~downto~0}~13 0 36 (_architecture (_uni ))))
		(_signal (_internal start ~extSTD.STANDARD.BIT 0 37 (_architecture (_uni ))))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
	(_model . shift_test_arch 2 -1
	)
)
I 000047 55 851           1230511739023 behave
(_unit VHDL (poarta_xor 0 1 (behave 0 7 ))
	(_version v147)
	(_time 1230511739024 2008.12.29 02:48:59)
	(_source (\./src/porti.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 53540550060406445107470903)
	(_entity
		(_time 1230503357260)
	)
	(_object
		(_generic (_internal del ~extSTD.STANDARD.TIME 0 2 \3.0 ns\ (_entity ((ns 4613937818241073152)))))
		(_port (_internal x1 ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal x2 ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 4 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behave 1 -1
	)
)
I 000047 55 782           1230511739029 behave
(_unit VHDL (inversor 0 15 (behave 0 21 ))
	(_version v147)
	(_time 1230511739030 2008.12.29 02:48:59)
	(_source (\./src/porti.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 53550c50050501455605410801)
	(_entity
		(_time 1230501682329)
	)
	(_object
		(_generic (_internal del ~extSTD.STANDARD.TIME 0 16 \4.0 ns\ (_entity ((ns 4616189618054758400)))))
		(_port (_internal x ~extSTD.STANDARD.BIT 0 17 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 18 (_entity (_out ))))
		(_process
			(line__24(_architecture 0 0 24 (_assignment (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behave 1 -1
	)
)
I 000047 55 2697          1230511739180 struct
(_unit VHDL (circ_paritate 0 1 (struct 0 6 ))
	(_version v147)
	(_time 1230511739181 2008.12.29 02:48:59)
	(_source (\./src/circuit_paritate.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code efe9babcb0b9b9f9ede2a9b4be)
	(_entity
		(_time 1230502866788)
	)
	(_component
		(xor_gate
			(_object
				(_generic (_internal del ~extSTD.STANDARD.TIME 0 8 (_entity -1 ((ns 4613937818241073152)))))
				(_port (_internal x1 ~extSTD.STANDARD.BIT 0 9 (_entity (_in ))))
				(_port (_internal x2 ~extSTD.STANDARD.BIT 0 9 (_entity (_in ))))
				(_port (_internal y ~extSTD.STANDARD.BIT 0 10 (_entity (_out ))))
			)
		)
		(inv_gate
			(_object
				(_generic (_internal del ~extSTD.STANDARD.TIME 0 14 (_entity -1 ((ns 4616189618054758400)))))
				(_port (_internal x ~extSTD.STANDARD.BIT 0 15 (_entity (_in ))))
				(_port (_internal y ~extSTD.STANDARD.BIT 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation xor1 0 21 (_component xor_gate )
		(_port
			((x1)(v(0)))
			((x2)(v(1)))
			((y)(s1))
		)
		(_use (_implicit)
			(_generic
				((del)((ns 4613937818241073152)))
			)
			(_port
				((x1)(x1))
				((x2)(x2))
				((y)(y))
			)
		)
	)
	(_instantiation xor2 0 22 (_component xor_gate )
		(_port
			((x1)(v(2)))
			((x2)(v(3)))
			((y)(s2))
		)
		(_use (_implicit)
			(_generic
				((del)((ns 4613937818241073152)))
			)
			(_port
				((x1)(x1))
				((x2)(x2))
				((y)(y))
			)
		)
	)
	(_instantiation xor3 0 23 (_component xor_gate )
		(_generic
			((del)((ns 4616189618054758400)))
		)
		(_port
			((x1)(s1))
			((x2)(s2))
			((y)(s3))
		)
		(_use (_implicit)
			(_generic
				((del)((ns 4616189618054758400)))
			)
			(_port
				((x1)(x1))
				((x2)(x2))
				((y)(y))
			)
		)
	)
	(_instantiation inv1 0 24 (_component inv_gate )
		(_port
			((x)(s3))
			((y)(y))
		)
		(_use (_implicit)
			(_generic
				((del)((ns 4616189618054758400)))
			)
			(_port
				((x)(x))
				((y)(y))
			)
		)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 2 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal v ~BIT_VECTOR{3~downto~0}~12 0 2 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_signal (_internal s1 ~extSTD.STANDARD.BIT 0 18 (_architecture (_uni ))))
		(_signal (_internal s2 ~extSTD.STANDARD.BIT 0 18 (_architecture (_uni ))))
		(_signal (_internal s3 ~extSTD.STANDARD.BIT 0 18 (_architecture (_uni ))))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
)
I 000036 55 551 0 cfg_circ_paritate
(_configuration VHDL (cfg_circ_paritate 0 27 (circ_paritate))
	(_version v147)
	(_time 1230511739184 2008.12.29 02:48:59)
	(_source (\./src/circuit_paritate.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code efe9babcbfb8bcfab9e1fcb5b7)
	(_architecture struct
		(_instantiation xor1
			(_entity . poarta_xor behave
			)
		)
		(_instantiation xor2
			(_entity . poarta_xor behave
			)
		)
		(_instantiation xor3
			(_entity . poarta_xor behave
			)
		)
		(_instantiation inv1
			(_entity . inversor behave
			)
		)
	)
)
I 000059 55 1366          1230511739213 comport_concurent1
(_unit VHDL (circ_paritate 0 1 (comport_concurent1 0 37 ))
	(_version v147)
	(_time 1230511739214 2008.12.29 02:48:59)
	(_source (\./src/circuit_paritate.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 0e090d08525858180d5848555f)
	(_entity
		(_time 1230502866788)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 2 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal v ~BIT_VECTOR{3~downto~0}~12 0 2 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_signal (_internal t1 ~extSTD.STANDARD.BIT 0 38 (_architecture (_uni ))))
		(_signal (_internal t2 ~extSTD.STANDARD.BIT 0 38 (_architecture (_uni ))))
		(_signal (_internal t3 ~extSTD.STANDARD.BIT 0 38 (_architecture (_uni ))))
		(_process
			(line__40(_architecture 0 0 40 (_assignment (_simple)(_target(1))(_sensitivity(4)))))
			(line__41(_architecture 1 0 41 (_assignment (_simple)(_target(4))(_sensitivity(2)(3)))))
			(line__42(_architecture 2 0 42 (_assignment (_simple)(_target(3))(_sensitivity(0(3))(0(2))))))
			(line__43(_architecture 3 0 43 (_assignment (_simple)(_target(2))(_sensitivity(0(1))(0(0))))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_model . comport_concurent1 4 -1
	)
)
I 000059 55 862           1230511739219 comport_concurent2
(_unit VHDL (circ_paritate 0 1 (comport_concurent2 0 46 ))
	(_version v147)
	(_time 1230511739220 2008.12.29 02:48:59)
	(_source (\./src/circuit_paritate.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 0e090d08525858180d0248555f)
	(_entity
		(_time 1230502866788)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 2 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal v ~BIT_VECTOR{3~downto~0}~12 0 2 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_process
			(line__49(_architecture 0 0 49 (_assignment (_simple)(_target(1))(_sensitivity(0(3))(0(2))(0(1))(0(0))))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_model . comport_concurent2 1 -1
	)
)
I 000059 55 1035          1230511739351 comport_secvential
(_unit VHDL (circ_paritate 0 1 (comport_secvential 0 8 ))
	(_version v147)
	(_time 1230511739352 2008.12.29 02:48:59)
	(_source (\./src/circuit_paritate.vhd\(\./src/circuit_paritate_secvential.vhd\)))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 9b9c9894c0cdcd8d99cbddc0ca)
	(_entity
		(_time 1230502866788)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 2 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal v ~BIT_VECTOR{3~downto~0}~12 0 2 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_variable (_internal nr_de_1 ~extSTD.STANDARD.INTEGER 1 17 (_process 0 ((i 0)))))
		(_process
			(line__11(_architecture 0 1 11 (_process (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . comport_secvential 1 -1
	)
)
I 000045 55 1522          1230511739504 test
(_unit VHDL (test 0 9 (test 0 12 ))
	(_version v147)
	(_time 1230511739505 2008.12.29 02:48:59)
	(_source (\./src/test.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 37313232356160203234236d63)
	(_entity
		(_time 1230502951618)
	)
	(_component
		(circ_paritate
			(_object
				(_port (_internal v ~BIT_VECTOR{3~downto~0}~13 0 14 (_entity (_in ))))
				(_port (_internal y ~extSTD.STANDARD.BIT 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation et 0 23 (_component circ_paritate )
		(_port
			((v)(vector))
			((y)(paritate_para))
		)
		(_use (_entity . circ_paritate)
		)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~13 0 14 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_type (_internal ~BIT_VECTOR{3~downto~0}~132 0 18 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_signal (_internal vector ~BIT_VECTOR{3~downto~0}~132 0 18 (_architecture (_uni ))))
		(_signal (_internal paritate_para ~extSTD.STANDARD.BIT 0 19 (_architecture (_uni ))))
		(_process
			(line__25(_architecture 0 0 25 (_assignment (_simple)(_target(0)))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_split (0)
	)
	(_static
		(16843009 )
		(65793 )
		(16777473 )
		(257 )
		(16842753 )
		(65537 )
		(16777217 )
		(1 )
		(16843008 )
		(65792 )
		(16777472 )
		(256 )
		(16842752 )
		(65536 )
		(16777216 )
		(0 )
	)
	(_model . test 1 -1
	)
)
I 000027 55 330 0 cfg_test
(_configuration VHDL (cfg_test 0 31 (test))
	(_version v147)
	(_time 1230511739510 2008.12.29 02:48:59)
	(_source (\./src/test.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 37303532366064226161236d63)
	(_architecture test
		(_instantiation et
			(_entity . circ_paritate comport_concurent1
			)
		)
	)
)
I 000061 55 1540          1230511739616 schift_register_arch
(_unit VHDL (shift_register 0 1 (schift_register_arch 0 9 ))
	(_version v147)
	(_time 1230511739617 2008.12.29 02:48:59)
	(_source (\./src/shift.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code a4a2a6f3a8f3f9b2a3a1b0fda3)
	(_entity
		(_time 1230505916084)
	)
	(_object
		(_generic (_internal n ~extSTD.STANDARD.NATURAL 0 2 \4\ (_entity ((i 4)))))
		(_type (_internal ~BIT_VECTOR{n-1~downto~0}~12 0 3 (_array ~extSTD.STANDARD.BIT ((_downto (c 1 )(i 0))))))
		(_port (_internal p_in ~BIT_VECTOR{n-1~downto~0}~12 0 3 (_entity (_in ))))
		(_type (_internal ~BIT_VECTOR{n-1~downto~0}~122 0 4 (_array ~extSTD.STANDARD.BIT ((_downto (c 2 )(i 0))))))
		(_port (_internal p_out ~BIT_VECTOR{n-1~downto~0}~122 0 4 (_entity (_out ))))
		(_port (_internal reset ~extSTD.STANDARD.BIT 0 5 (_entity (_in ))))
		(_port (_internal clock ~extSTD.STANDARD.BIT 0 5 (_entity (_in ))))
		(_port (_internal shift ~extSTD.STANDARD.BIT 0 5 (_entity (_in ))))
		(_port (_internal LOAD ~extSTD.STANDARD.BIT 0 5 (_entity (_in ))))
		(_port (_internal s_in ~extSTD.STANDARD.BIT 0 6 (_entity (_in ))))
		(_process
			(line__11(_architecture 0 0 11 (_process (_simple)(_target(1(0)))(_sensitivity(3)))))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_model . schift_register_arch 3 -1
	)
)
I 000055 55 1085          1230511739770 behave_clk_gen
(_unit VHDL (clk_gen 0 1 (behave_clk_gen 0 6 ))
	(_version v147)
	(_time 1230511739771 2008.12.29 02:48:59)
	(_source (\./src/shift_test.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 40474142131746551613571a14)
	(_entity
		(_time 1230507793619)
	)
	(_object
		(_generic (_internal t_high ~extSTD.STANDARD.TIME 0 2 \30.0 ns\ (_entity ((ns 4629137466983448576)))))
		(_generic (_internal t_period ~extSTD.STANDARD.TIME 0 2 \50.0 ns\ (_entity ((ns 4632233691727265792)))))
		(_generic (_internal t_reset ~extSTD.STANDARD.TIME 0 2 \10.0 ns\ (_entity ((ns 4621819117588971520)))))
		(_port (_internal clock ~extSTD.STANDARD.BIT 0 3 (_entity (_out ((i 1))))))
		(_port (_internal reset ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_process
			(line__8(_architecture 0 0 8 (_assignment (_simple)(_target(1)))))
			(line__10(_architecture 1 0 10 (_process (_wait_for)(_target(0)))))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behave_clk_gen 2 -1
	)
)
I 000056 55 3080          1230511739776 shift_test_arch
(_unit VHDL (shift_test 0 1 (shift_test_arch 0 20 ))
	(_version v147)
	(_time 1230511739777 2008.12.29 02:48:59)
	(_source (\./src/shift_test.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 4046414248171d56474f541947)
	(_entity
		(_time 1230506042688)
	)
	(_component
		(clk_gen
			(_object
				(_generic (_internal t_high ~extSTD.STANDARD.TIME 0 30 (_entity -1 ((ns 4629137466983448576)))))
				(_generic (_internal t_period ~extSTD.STANDARD.TIME 0 30 (_entity -1 ((ns 4632233691727265792)))))
				(_generic (_internal t_reset ~extSTD.STANDARD.TIME 0 30 (_entity -1 ((ns 4621819117588971520)))))
				(_port (_internal clock ~extSTD.STANDARD.BIT 0 31 (_entity (_out ((i 1))))))
				(_port (_internal reset ~extSTD.STANDARD.BIT 0 31 (_entity (_out ))))
			)
		)
		(shift_register
			(_object
				(_generic (_internal n ~extSTD.STANDARD.NATURAL 0 22 (_entity -1 ((i 4)))))
				(_type (_internal ~BIT_VECTOR{n-1~downto~0}~13 0 23 (_array ~extSTD.STANDARD.BIT ((_downto (c 0 )(i 0))))))
				(_port (_internal p_in ~BIT_VECTOR{n-1~downto~0}~13 0 23 (_entity (_in ))))
				(_type (_internal ~BIT_VECTOR{n-1~downto~0}~132 0 24 (_array ~extSTD.STANDARD.BIT ((_downto (c 1 )(i 0))))))
				(_port (_internal p_out ~BIT_VECTOR{n-1~downto~0}~132 0 24 (_entity (_out ))))
				(_port (_internal reset ~extSTD.STANDARD.BIT 0 25 (_entity (_in ))))
				(_port (_internal clock ~extSTD.STANDARD.BIT 0 25 (_entity (_in ))))
				(_port (_internal shift ~extSTD.STANDARD.BIT 0 25 (_entity (_in ))))
				(_port (_internal LOAD ~extSTD.STANDARD.BIT 0 25 (_entity (_in ))))
				(_port (_internal s_in ~extSTD.STANDARD.BIT 0 26 (_entity (_in ))))
			)
		)
	)
	(_instantiation st 0 39 (_component clk_gen )
		(_port
			((clock)(clock))
		)
		(_use (_entity . clk_gen)
		)
	)
	(_instantiation st1 0 40 (_component shift_register )
		(_port
			((p_in)((_others(i 1))))
			((p_out)(p_out))
			((reset)((i 0)))
			((clock)(clock))
			((shift)((i 0)))
			((LOAD)((i 0)))
			((s_in)((i 0)))
		)
		(_use (_entity . shift_register)
			(_port
				((p_in)(p_in))
				((p_out)(p_out))
				((reset)(reset))
				((clock)(clock))
				((shift)(shift))
				((LOAD)(LOAD))
				((s_in)(s_in))
			)
		)
	)
	(_object
		(_signal (_internal clock ~extSTD.STANDARD.BIT 0 34 (_architecture (_uni ))))
		(_type (_internal ~BIT_VECTOR{3~downto~0}~13 0 35 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_signal (_internal p_out ~BIT_VECTOR{3~downto~0}~13 0 35 (_architecture (_uni ))))
		(_signal (_internal p_in ~BIT_VECTOR{3~downto~0}~13 0 36 (_architecture (_uni ))))
		(_signal (_internal start ~extSTD.STANDARD.BIT 0 37 (_architecture (_uni ))))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
	(_model . shift_test_arch 2 -1
	)
)
I 000047 55 851           1230511954219 behave
(_unit VHDL (poarta_xor 0 1 (behave 0 7 ))
	(_version v147)
	(_time 1230511954220 2008.12.29 02:52:34)
	(_source (\./src/porti.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code f7f5f0a7a6a0a2e0f5a3e3ada7)
	(_entity
		(_time 1230503357260)
	)
	(_object
		(_generic (_internal del ~extSTD.STANDARD.TIME 0 2 \3.0 ns\ (_entity ((ns 4613937818241073152)))))
		(_port (_internal x1 ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal x2 ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 4 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behave 1 -1
	)
)
I 000047 55 782           1230511954225 behave
(_unit VHDL (inversor 0 15 (behave 0 21 ))
	(_version v147)
	(_time 1230511954226 2008.12.29 02:52:34)
	(_source (\./src/porti.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code f7f4f9a7a5a1a5e1f2a1e5aca5)
	(_entity
		(_time 1230501682329)
	)
	(_object
		(_generic (_internal del ~extSTD.STANDARD.TIME 0 16 \4.0 ns\ (_entity ((ns 4616189618054758400)))))
		(_port (_internal x ~extSTD.STANDARD.BIT 0 17 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 18 (_entity (_out ))))
		(_process
			(line__24(_architecture 0 0 24 (_assignment (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behave 1 -1
	)
)
I 000047 55 2697          1230511954413 struct
(_unit VHDL (circ_paritate 0 1 (struct 0 6 ))
	(_version v147)
	(_time 1230511954414 2008.12.29 02:52:34)
	(_source (\./src/circuit_paritate.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code c1c2ca94c99797d7c3cc879a90)
	(_entity
		(_time 1230502866788)
	)
	(_component
		(xor_gate
			(_object
				(_generic (_internal del ~extSTD.STANDARD.TIME 0 8 (_entity -1 ((ns 4613937818241073152)))))
				(_port (_internal x1 ~extSTD.STANDARD.BIT 0 9 (_entity (_in ))))
				(_port (_internal x2 ~extSTD.STANDARD.BIT 0 9 (_entity (_in ))))
				(_port (_internal y ~extSTD.STANDARD.BIT 0 10 (_entity (_out ))))
			)
		)
		(inv_gate
			(_object
				(_generic (_internal del ~extSTD.STANDARD.TIME 0 14 (_entity -1 ((ns 4616189618054758400)))))
				(_port (_internal x ~extSTD.STANDARD.BIT 0 15 (_entity (_in ))))
				(_port (_internal y ~extSTD.STANDARD.BIT 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation xor1 0 21 (_component xor_gate )
		(_port
			((x1)(v(0)))
			((x2)(v(1)))
			((y)(s1))
		)
		(_use (_implicit)
			(_generic
				((del)((ns 4613937818241073152)))
			)
			(_port
				((x1)(x1))
				((x2)(x2))
				((y)(y))
			)
		)
	)
	(_instantiation xor2 0 22 (_component xor_gate )
		(_port
			((x1)(v(2)))
			((x2)(v(3)))
			((y)(s2))
		)
		(_use (_implicit)
			(_generic
				((del)((ns 4613937818241073152)))
			)
			(_port
				((x1)(x1))
				((x2)(x2))
				((y)(y))
			)
		)
	)
	(_instantiation xor3 0 23 (_component xor_gate )
		(_generic
			((del)((ns 4616189618054758400)))
		)
		(_port
			((x1)(s1))
			((x2)(s2))
			((y)(s3))
		)
		(_use (_implicit)
			(_generic
				((del)((ns 4616189618054758400)))
			)
			(_port
				((x1)(x1))
				((x2)(x2))
				((y)(y))
			)
		)
	)
	(_instantiation inv1 0 24 (_component inv_gate )
		(_port
			((x)(s3))
			((y)(y))
		)
		(_use (_implicit)
			(_generic
				((del)((ns 4616189618054758400)))
			)
			(_port
				((x)(x))
				((y)(y))
			)
		)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 2 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal v ~BIT_VECTOR{3~downto~0}~12 0 2 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_signal (_internal s1 ~extSTD.STANDARD.BIT 0 18 (_architecture (_uni ))))
		(_signal (_internal s2 ~extSTD.STANDARD.BIT 0 18 (_architecture (_uni ))))
		(_signal (_internal s3 ~extSTD.STANDARD.BIT 0 18 (_architecture (_uni ))))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
)
I 000036 55 551 0 cfg_circ_paritate
(_configuration VHDL (cfg_circ_paritate 0 27 (circ_paritate))
	(_version v147)
	(_time 1230511954417 2008.12.29 02:52:34)
	(_source (\./src/circuit_paritate.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code c1c2ca94c69692d497cfd29b99)
	(_architecture struct
		(_instantiation xor1
			(_entity . poarta_xor behave
			)
		)
		(_instantiation xor2
			(_entity . poarta_xor behave
			)
		)
		(_instantiation xor3
			(_entity . poarta_xor behave
			)
		)
		(_instantiation inv1
			(_entity . inversor behave
			)
		)
	)
)
I 000059 55 1366          1230511954467 comport_concurent1
(_unit VHDL (circ_paritate 0 1 (comport_concurent1 0 37 ))
	(_version v147)
	(_time 1230511954468 2008.12.29 02:52:34)
	(_source (\./src/circuit_paritate.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code f0f3fba0f9a6a6e6f3a6b6aba1)
	(_entity
		(_time 1230502866788)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 2 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal v ~BIT_VECTOR{3~downto~0}~12 0 2 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_signal (_internal t1 ~extSTD.STANDARD.BIT 0 38 (_architecture (_uni ))))
		(_signal (_internal t2 ~extSTD.STANDARD.BIT 0 38 (_architecture (_uni ))))
		(_signal (_internal t3 ~extSTD.STANDARD.BIT 0 38 (_architecture (_uni ))))
		(_process
			(line__40(_architecture 0 0 40 (_assignment (_simple)(_target(1))(_sensitivity(4)))))
			(line__41(_architecture 1 0 41 (_assignment (_simple)(_target(4))(_sensitivity(2)(3)))))
			(line__42(_architecture 2 0 42 (_assignment (_simple)(_target(3))(_sensitivity(0(3))(0(2))))))
			(line__43(_architecture 3 0 43 (_assignment (_simple)(_target(2))(_sensitivity(0(1))(0(0))))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_model . comport_concurent1 4 -1
	)
)
I 000059 55 862           1230511954488 comport_concurent2
(_unit VHDL (circ_paritate 0 1 (comport_concurent2 0 46 ))
	(_version v147)
	(_time 1230511954489 2008.12.29 02:52:34)
	(_source (\./src/circuit_paritate.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 00030a0609565616030c465b51)
	(_entity
		(_time 1230502866788)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 2 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal v ~BIT_VECTOR{3~downto~0}~12 0 2 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_process
			(line__49(_architecture 0 0 49 (_assignment (_simple)(_target(1))(_sensitivity(0(3))(0(2))(0(1))(0(0))))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_model . comport_concurent2 1 -1
	)
)
I 000059 55 1035          1230511954578 comport_secvential
(_unit VHDL (circ_paritate 0 1 (comport_secvential 0 8 ))
	(_version v147)
	(_time 1230511954579 2008.12.29 02:52:34)
	(_source (\./src/circuit_paritate.vhd\(\./src/circuit_paritate_secvential.vhd\)))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 5d5e575e000b0b4b5f0d1b060c)
	(_entity
		(_time 1230502866788)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 2 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal v ~BIT_VECTOR{3~downto~0}~12 0 2 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_variable (_internal nr_de_1 ~extSTD.STANDARD.INTEGER 1 17 (_process 0 ((i 0)))))
		(_process
			(line__11(_architecture 0 1 11 (_process (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . comport_secvential 1 -1
	)
)
I 000045 55 1522          1230511954654 test
(_unit VHDL (test 0 9 (test 0 12 ))
	(_version v147)
	(_time 1230511954655 2008.12.29 02:52:34)
	(_source (\./src/test.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code aba9a6fcfcfdfcbcaea8bff1ff)
	(_entity
		(_time 1230502951618)
	)
	(_component
		(circ_paritate
			(_object
				(_port (_internal v ~BIT_VECTOR{3~downto~0}~13 0 14 (_entity (_in ))))
				(_port (_internal y ~extSTD.STANDARD.BIT 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation et 0 23 (_component circ_paritate )
		(_port
			((v)(vector))
			((y)(paritate_para))
		)
		(_use (_entity . circ_paritate)
		)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~13 0 14 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_type (_internal ~BIT_VECTOR{3~downto~0}~132 0 18 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_signal (_internal vector ~BIT_VECTOR{3~downto~0}~132 0 18 (_architecture (_uni ))))
		(_signal (_internal paritate_para ~extSTD.STANDARD.BIT 0 19 (_architecture (_uni ))))
		(_process
			(line__25(_architecture 0 0 25 (_assignment (_simple)(_target(0)))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_split (0)
	)
	(_static
		(16843009 )
		(65793 )
		(16777473 )
		(257 )
		(16842753 )
		(65537 )
		(16777217 )
		(1 )
		(16843008 )
		(65792 )
		(16777472 )
		(256 )
		(16842752 )
		(65536 )
		(16777216 )
		(0 )
	)
	(_model . test 1 -1
	)
)
I 000027 55 330 0 cfg_test
(_configuration VHDL (cfg_test 0 31 (test))
	(_version v147)
	(_time 1230511954658 2008.12.29 02:52:34)
	(_source (\./src/test.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code aba8a1fcfffcf8befdfdbff1ff)
	(_architecture test
		(_instantiation et
			(_entity . circ_paritate comport_concurent1
			)
		)
	)
)
I 000055 55 1085          1230511954719 behave_clk_gen
(_unit VHDL (clk_gen 0 1 (behave_clk_gen 0 6 ))
	(_version v147)
	(_time 1230511954720 2008.12.29 02:52:34)
	(_source (\./src/shift_test.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code eae9e0b9e8bdecffbcb9fdb0be)
	(_entity
		(_time 1230507793619)
	)
	(_object
		(_generic (_internal t_high ~extSTD.STANDARD.TIME 0 2 \30.0 ns\ (_entity ((ns 4629137466983448576)))))
		(_generic (_internal t_period ~extSTD.STANDARD.TIME 0 2 \50.0 ns\ (_entity ((ns 4632233691727265792)))))
		(_generic (_internal t_reset ~extSTD.STANDARD.TIME 0 2 \10.0 ns\ (_entity ((ns 4621819117588971520)))))
		(_port (_internal clock ~extSTD.STANDARD.BIT 0 3 (_entity (_out ((i 1))))))
		(_port (_internal reset ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_process
			(line__8(_architecture 0 0 8 (_assignment (_simple)(_target(1)))))
			(line__10(_architecture 1 0 10 (_process (_wait_for)(_target(0)))))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behave_clk_gen 2 -1
	)
)
I 000056 55 3080          1230511954725 shift_test_arch
(_unit VHDL (shift_test 0 1 (shift_test_arch 0 20 ))
	(_version v147)
	(_time 1230511954726 2008.12.29 02:52:34)
	(_source (\./src/shift_test.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code eae8e0b9b3bdb7fcede5feb3ed)
	(_entity
		(_time 1230506042688)
	)
	(_component
		(clk_gen
			(_object
				(_generic (_internal t_high ~extSTD.STANDARD.TIME 0 30 (_entity -1 ((ns 4629137466983448576)))))
				(_generic (_internal t_period ~extSTD.STANDARD.TIME 0 30 (_entity -1 ((ns 4632233691727265792)))))
				(_generic (_internal t_reset ~extSTD.STANDARD.TIME 0 30 (_entity -1 ((ns 4621819117588971520)))))
				(_port (_internal clock ~extSTD.STANDARD.BIT 0 31 (_entity (_out ((i 1))))))
				(_port (_internal reset ~extSTD.STANDARD.BIT 0 31 (_entity (_out ))))
			)
		)
		(shift_register
			(_object
				(_generic (_internal n ~extSTD.STANDARD.NATURAL 0 22 (_entity -1 ((i 4)))))
				(_type (_internal ~BIT_VECTOR{n-1~downto~0}~13 0 23 (_array ~extSTD.STANDARD.BIT ((_downto (c 0 )(i 0))))))
				(_port (_internal p_in ~BIT_VECTOR{n-1~downto~0}~13 0 23 (_entity (_in ))))
				(_type (_internal ~BIT_VECTOR{n-1~downto~0}~132 0 24 (_array ~extSTD.STANDARD.BIT ((_downto (c 1 )(i 0))))))
				(_port (_internal p_out ~BIT_VECTOR{n-1~downto~0}~132 0 24 (_entity (_out ))))
				(_port (_internal reset ~extSTD.STANDARD.BIT 0 25 (_entity (_in ))))
				(_port (_internal clock ~extSTD.STANDARD.BIT 0 25 (_entity (_in ))))
				(_port (_internal shift ~extSTD.STANDARD.BIT 0 25 (_entity (_in ))))
				(_port (_internal LOAD ~extSTD.STANDARD.BIT 0 25 (_entity (_in ))))
				(_port (_internal s_in ~extSTD.STANDARD.BIT 0 26 (_entity (_in ))))
			)
		)
	)
	(_instantiation st 0 39 (_component clk_gen )
		(_port
			((clock)(clock))
		)
		(_use (_entity . clk_gen)
		)
	)
	(_instantiation st1 0 40 (_component shift_register )
		(_port
			((p_in)((_others(i 1))))
			((p_out)(p_out))
			((reset)((i 0)))
			((clock)(clock))
			((shift)((i 0)))
			((LOAD)((i 0)))
			((s_in)((i 0)))
		)
		(_use (_entity . shift_register)
			(_port
				((p_in)(p_in))
				((p_out)(p_out))
				((reset)(reset))
				((clock)(clock))
				((shift)(shift))
				((LOAD)(LOAD))
				((s_in)(s_in))
			)
		)
	)
	(_object
		(_signal (_internal clock ~extSTD.STANDARD.BIT 0 34 (_architecture (_uni ))))
		(_type (_internal ~BIT_VECTOR{3~downto~0}~13 0 35 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_signal (_internal p_out ~BIT_VECTOR{3~downto~0}~13 0 35 (_architecture (_uni ))))
		(_signal (_internal p_in ~BIT_VECTOR{3~downto~0}~13 0 36 (_architecture (_uni ))))
		(_signal (_internal start ~extSTD.STANDARD.BIT 0 37 (_architecture (_uni ))))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
	(_model . shift_test_arch 2 -1
	)
)
I 000047 55 851           1230511995361 behave
(_unit VHDL (poarta_xor 0 1 (behave 0 7 ))
	(_version v147)
	(_time 1230511995362 2008.12.29 02:53:15)
	(_source (\./src/porti.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code b8e9b0ece6efedafbaecace2e8)
	(_entity
		(_time 1230503357260)
	)
	(_object
		(_generic (_internal del ~extSTD.STANDARD.TIME 0 2 \3.0 ns\ (_entity ((ns 4613937818241073152)))))
		(_port (_internal x1 ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal x2 ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 4 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behave 1 -1
	)
)
I 000047 55 782           1230511995367 behave
(_unit VHDL (inversor 0 15 (behave 0 21 ))
	(_version v147)
	(_time 1230511995368 2008.12.29 02:53:15)
	(_source (\./src/porti.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code b8e8b9ece5eeeaaebdeeaae3ea)
	(_entity
		(_time 1230501682329)
	)
	(_object
		(_generic (_internal del ~extSTD.STANDARD.TIME 0 16 \4.0 ns\ (_entity ((ns 4616189618054758400)))))
		(_port (_internal x ~extSTD.STANDARD.BIT 0 17 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 18 (_entity (_out ))))
		(_process
			(line__24(_architecture 0 0 24 (_assignment (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behave 1 -1
	)
)
I 000047 55 2697          1230511995472 struct
(_unit VHDL (circ_paritate 0 1 (struct 0 6 ))
	(_version v147)
	(_time 1230511995473 2008.12.29 02:53:15)
	(_source (\./src/circuit_paritate.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 25752f21297373332728637e74)
	(_entity
		(_time 1230502866788)
	)
	(_component
		(xor_gate
			(_object
				(_generic (_internal del ~extSTD.STANDARD.TIME 0 8 (_entity -1 ((ns 4613937818241073152)))))
				(_port (_internal x1 ~extSTD.STANDARD.BIT 0 9 (_entity (_in ))))
				(_port (_internal x2 ~extSTD.STANDARD.BIT 0 9 (_entity (_in ))))
				(_port (_internal y ~extSTD.STANDARD.BIT 0 10 (_entity (_out ))))
			)
		)
		(inv_gate
			(_object
				(_generic (_internal del ~extSTD.STANDARD.TIME 0 14 (_entity -1 ((ns 4616189618054758400)))))
				(_port (_internal x ~extSTD.STANDARD.BIT 0 15 (_entity (_in ))))
				(_port (_internal y ~extSTD.STANDARD.BIT 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation xor1 0 21 (_component xor_gate )
		(_port
			((x1)(v(0)))
			((x2)(v(1)))
			((y)(s1))
		)
		(_use (_implicit)
			(_generic
				((del)((ns 4613937818241073152)))
			)
			(_port
				((x1)(x1))
				((x2)(x2))
				((y)(y))
			)
		)
	)
	(_instantiation xor2 0 22 (_component xor_gate )
		(_port
			((x1)(v(2)))
			((x2)(v(3)))
			((y)(s2))
		)
		(_use (_implicit)
			(_generic
				((del)((ns 4613937818241073152)))
			)
			(_port
				((x1)(x1))
				((x2)(x2))
				((y)(y))
			)
		)
	)
	(_instantiation xor3 0 23 (_component xor_gate )
		(_generic
			((del)((ns 4616189618054758400)))
		)
		(_port
			((x1)(s1))
			((x2)(s2))
			((y)(s3))
		)
		(_use (_implicit)
			(_generic
				((del)((ns 4616189618054758400)))
			)
			(_port
				((x1)(x1))
				((x2)(x2))
				((y)(y))
			)
		)
	)
	(_instantiation inv1 0 24 (_component inv_gate )
		(_port
			((x)(s3))
			((y)(y))
		)
		(_use (_implicit)
			(_generic
				((del)((ns 4616189618054758400)))
			)
			(_port
				((x)(x))
				((y)(y))
			)
		)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 2 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal v ~BIT_VECTOR{3~downto~0}~12 0 2 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_signal (_internal s1 ~extSTD.STANDARD.BIT 0 18 (_architecture (_uni ))))
		(_signal (_internal s2 ~extSTD.STANDARD.BIT 0 18 (_architecture (_uni ))))
		(_signal (_internal s3 ~extSTD.STANDARD.BIT 0 18 (_architecture (_uni ))))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
)
I 000036 55 551 0 cfg_circ_paritate
(_configuration VHDL (cfg_circ_paritate 0 27 (circ_paritate))
	(_version v147)
	(_time 1230511995476 2008.12.29 02:53:15)
	(_source (\./src/circuit_paritate.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 25752f2126727630732b367f7d)
	(_architecture struct
		(_instantiation xor1
			(_entity . poarta_xor behave
			)
		)
		(_instantiation xor2
			(_entity . poarta_xor behave
			)
		)
		(_instantiation xor3
			(_entity . poarta_xor behave
			)
		)
		(_instantiation inv1
			(_entity . inversor behave
			)
		)
	)
)
I 000059 55 1366          1230511995510 comport_concurent1
(_unit VHDL (circ_paritate 0 1 (comport_concurent1 0 37 ))
	(_version v147)
	(_time 1230511995511 2008.12.29 02:53:15)
	(_source (\./src/circuit_paritate.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 44144e46491212524712021f15)
	(_entity
		(_time 1230502866788)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 2 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal v ~BIT_VECTOR{3~downto~0}~12 0 2 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_signal (_internal t1 ~extSTD.STANDARD.BIT 0 38 (_architecture (_uni ))))
		(_signal (_internal t2 ~extSTD.STANDARD.BIT 0 38 (_architecture (_uni ))))
		(_signal (_internal t3 ~extSTD.STANDARD.BIT 0 38 (_architecture (_uni ))))
		(_process
			(line__40(_architecture 0 0 40 (_assignment (_simple)(_target(1))(_sensitivity(4)))))
			(line__41(_architecture 1 0 41 (_assignment (_simple)(_target(4))(_sensitivity(2)(3)))))
			(line__42(_architecture 2 0 42 (_assignment (_simple)(_target(3))(_sensitivity(0(3))(0(2))))))
			(line__43(_architecture 3 0 43 (_assignment (_simple)(_target(2))(_sensitivity(0(1))(0(0))))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_model . comport_concurent1 4 -1
	)
)
I 000059 55 862           1230511995514 comport_concurent2
(_unit VHDL (circ_paritate 0 1 (comport_concurent2 0 46 ))
	(_version v147)
	(_time 1230511995515 2008.12.29 02:53:15)
	(_source (\./src/circuit_paritate.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 44144e46491212524748021f15)
	(_entity
		(_time 1230502866788)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 2 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal v ~BIT_VECTOR{3~downto~0}~12 0 2 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_process
			(line__49(_architecture 0 0 49 (_assignment (_simple)(_target(1))(_sensitivity(0(3))(0(2))(0(1))(0(0))))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_model . comport_concurent2 1 -1
	)
)
I 000059 55 1035          1230511995658 comport_secvential
(_unit VHDL (circ_paritate 0 1 (comport_secvential 0 8 ))
	(_version v147)
	(_time 1230511995659 2008.12.29 02:53:15)
	(_source (\./src/circuit_paritate.vhd\(\./src/circuit_paritate_secvential.vhd\)))
	(_use (std(standard)))
	(_parameters dbg)
	(_code e0b0eab3e9b6b6f6e2b0a6bbb1)
	(_entity
		(_time 1230502866788)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 2 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal v ~BIT_VECTOR{3~downto~0}~12 0 2 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_variable (_internal nr_de_1 ~extSTD.STANDARD.INTEGER 1 17 (_process 0 ((i 0)))))
		(_process
			(line__11(_architecture 0 1 11 (_process (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . comport_secvential 1 -1
	)
)
I 000045 55 1522          1230511995722 test
(_unit VHDL (test 0 9 (test 0 12 ))
	(_version v147)
	(_time 1230511995723 2008.12.29 02:53:15)
	(_source (\./src/test.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 1e4f4b194e4849091b1d0a444a)
	(_entity
		(_time 1230502951618)
	)
	(_component
		(circ_paritate
			(_object
				(_port (_internal v ~BIT_VECTOR{3~downto~0}~13 0 14 (_entity (_in ))))
				(_port (_internal y ~extSTD.STANDARD.BIT 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation et 0 23 (_component circ_paritate )
		(_port
			((v)(vector))
			((y)(paritate_para))
		)
		(_use (_entity . circ_paritate)
		)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~13 0 14 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_type (_internal ~BIT_VECTOR{3~downto~0}~132 0 18 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_signal (_internal vector ~BIT_VECTOR{3~downto~0}~132 0 18 (_architecture (_uni ))))
		(_signal (_internal paritate_para ~extSTD.STANDARD.BIT 0 19 (_architecture (_uni ))))
		(_process
			(line__25(_architecture 0 0 25 (_assignment (_simple)(_target(0)))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_split (0)
	)
	(_static
		(16843009 )
		(65793 )
		(16777473 )
		(257 )
		(16842753 )
		(65537 )
		(16777217 )
		(1 )
		(16843008 )
		(65792 )
		(16777472 )
		(256 )
		(16842752 )
		(65536 )
		(16777216 )
		(0 )
	)
	(_model . test 1 -1
	)
)
I 000027 55 330 0 cfg_test
(_configuration VHDL (cfg_test 0 31 (test))
	(_version v147)
	(_time 1230511995729 2008.12.29 02:53:15)
	(_source (\./src/test.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 1e4e4c194d494d0b48480a444a)
	(_architecture test
		(_instantiation et
			(_entity . circ_paritate comport_concurent1
			)
		)
	)
)
I 000055 55 1085          1230511995796 behave_clk_gen
(_unit VHDL (clk_gen 0 1 (behave_clk_gen 0 6 ))
	(_version v147)
	(_time 1230511995797 2008.12.29 02:53:15)
	(_source (\./src/shift_test.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 5d0d0f5e5a0a5b480b0e4a0709)
	(_entity
		(_time 1230507793619)
	)
	(_object
		(_generic (_internal t_high ~extSTD.STANDARD.TIME 0 2 \30.0 ns\ (_entity ((ns 4629137466983448576)))))
		(_generic (_internal t_period ~extSTD.STANDARD.TIME 0 2 \50.0 ns\ (_entity ((ns 4632233691727265792)))))
		(_generic (_internal t_reset ~extSTD.STANDARD.TIME 0 2 \10.0 ns\ (_entity ((ns 4621819117588971520)))))
		(_port (_internal clock ~extSTD.STANDARD.BIT 0 3 (_entity (_out ((i 1))))))
		(_port (_internal reset ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_process
			(line__8(_architecture 0 0 8 (_assignment (_simple)(_target(1)))))
			(line__10(_architecture 1 0 10 (_process (_wait_for)(_target(0)))))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behave_clk_gen 2 -1
	)
)
I 000056 55 3080          1230511995815 shift_test_arch
(_unit VHDL (shift_test 0 1 (shift_test_arch 0 20 ))
	(_version v147)
	(_time 1230511995816 2008.12.29 02:53:15)
	(_source (\./src/shift_test.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 7c2d2e7d272b216a7b7368257b)
	(_entity
		(_time 1230506042688)
	)
	(_component
		(clk_gen
			(_object
				(_generic (_internal t_high ~extSTD.STANDARD.TIME 0 30 (_entity -1 ((ns 4629137466983448576)))))
				(_generic (_internal t_period ~extSTD.STANDARD.TIME 0 30 (_entity -1 ((ns 4632233691727265792)))))
				(_generic (_internal t_reset ~extSTD.STANDARD.TIME 0 30 (_entity -1 ((ns 4621819117588971520)))))
				(_port (_internal clock ~extSTD.STANDARD.BIT 0 31 (_entity (_out ((i 1))))))
				(_port (_internal reset ~extSTD.STANDARD.BIT 0 31 (_entity (_out ))))
			)
		)
		(shift_register
			(_object
				(_generic (_internal n ~extSTD.STANDARD.NATURAL 0 22 (_entity -1 ((i 4)))))
				(_type (_internal ~BIT_VECTOR{n-1~downto~0}~13 0 23 (_array ~extSTD.STANDARD.BIT ((_downto (c 0 )(i 0))))))
				(_port (_internal p_in ~BIT_VECTOR{n-1~downto~0}~13 0 23 (_entity (_in ))))
				(_type (_internal ~BIT_VECTOR{n-1~downto~0}~132 0 24 (_array ~extSTD.STANDARD.BIT ((_downto (c 1 )(i 0))))))
				(_port (_internal p_out ~BIT_VECTOR{n-1~downto~0}~132 0 24 (_entity (_out ))))
				(_port (_internal reset ~extSTD.STANDARD.BIT 0 25 (_entity (_in ))))
				(_port (_internal clock ~extSTD.STANDARD.BIT 0 25 (_entity (_in ))))
				(_port (_internal shift ~extSTD.STANDARD.BIT 0 25 (_entity (_in ))))
				(_port (_internal LOAD ~extSTD.STANDARD.BIT 0 25 (_entity (_in ))))
				(_port (_internal s_in ~extSTD.STANDARD.BIT 0 26 (_entity (_in ))))
			)
		)
	)
	(_instantiation st 0 39 (_component clk_gen )
		(_port
			((clock)(clock))
		)
		(_use (_entity . clk_gen)
		)
	)
	(_instantiation st1 0 40 (_component shift_register )
		(_port
			((p_in)((_others(i 1))))
			((p_out)(p_out))
			((reset)((i 0)))
			((clock)(clock))
			((shift)((i 0)))
			((LOAD)((i 0)))
			((s_in)((i 0)))
		)
		(_use (_entity . shift_register)
			(_port
				((p_in)(p_in))
				((p_out)(p_out))
				((reset)(reset))
				((clock)(clock))
				((shift)(shift))
				((LOAD)(LOAD))
				((s_in)(s_in))
			)
		)
	)
	(_object
		(_signal (_internal clock ~extSTD.STANDARD.BIT 0 34 (_architecture (_uni ))))
		(_type (_internal ~BIT_VECTOR{3~downto~0}~13 0 35 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_signal (_internal p_out ~BIT_VECTOR{3~downto~0}~13 0 35 (_architecture (_uni ))))
		(_signal (_internal p_in ~BIT_VECTOR{3~downto~0}~13 0 36 (_architecture (_uni ))))
		(_signal (_internal start ~extSTD.STANDARD.BIT 0 37 (_architecture (_uni ))))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
	(_model . shift_test_arch 2 -1
	)
)
I 000047 55 851           1230512004864 behave
(_unit VHDL (poarta_xor 0 1 (behave 0 7 ))
	(_version v147)
	(_time 1230512004865 2008.12.29 02:53:24)
	(_source (\./src/porti.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code d4d28086868381c3d680c08e84)
	(_entity
		(_time 1230503357260)
	)
	(_object
		(_generic (_internal del ~extSTD.STANDARD.TIME 0 2 \3.0 ns\ (_entity ((ns 4613937818241073152)))))
		(_port (_internal x1 ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal x2 ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 4 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behave 1 -1
	)
)
I 000047 55 782           1230512004870 behave
(_unit VHDL (inversor 0 15 (behave 0 21 ))
	(_version v147)
	(_time 1230512004871 2008.12.29 02:53:24)
	(_source (\./src/porti.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code d4d38986858286c2d182c68f86)
	(_entity
		(_time 1230501682329)
	)
	(_object
		(_generic (_internal del ~extSTD.STANDARD.TIME 0 16 \4.0 ns\ (_entity ((ns 4616189618054758400)))))
		(_port (_internal x ~extSTD.STANDARD.BIT 0 17 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 18 (_entity (_out ))))
		(_process
			(line__24(_architecture 0 0 24 (_assignment (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behave 1 -1
	)
)
I 000047 55 2697          1230512005025 struct
(_unit VHDL (circ_paritate 0 1 (struct 0 6 ))
	(_version v147)
	(_time 1230512005026 2008.12.29 02:53:25)
	(_source (\./src/circuit_paritate.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 7077267179262666727d362b21)
	(_entity
		(_time 1230502866788)
	)
	(_component
		(xor_gate
			(_object
				(_generic (_internal del ~extSTD.STANDARD.TIME 0 8 (_entity -1 ((ns 4613937818241073152)))))
				(_port (_internal x1 ~extSTD.STANDARD.BIT 0 9 (_entity (_in ))))
				(_port (_internal x2 ~extSTD.STANDARD.BIT 0 9 (_entity (_in ))))
				(_port (_internal y ~extSTD.STANDARD.BIT 0 10 (_entity (_out ))))
			)
		)
		(inv_gate
			(_object
				(_generic (_internal del ~extSTD.STANDARD.TIME 0 14 (_entity -1 ((ns 4616189618054758400)))))
				(_port (_internal x ~extSTD.STANDARD.BIT 0 15 (_entity (_in ))))
				(_port (_internal y ~extSTD.STANDARD.BIT 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation xor1 0 21 (_component xor_gate )
		(_port
			((x1)(v(0)))
			((x2)(v(1)))
			((y)(s1))
		)
		(_use (_implicit)
			(_generic
				((del)((ns 4613937818241073152)))
			)
			(_port
				((x1)(x1))
				((x2)(x2))
				((y)(y))
			)
		)
	)
	(_instantiation xor2 0 22 (_component xor_gate )
		(_port
			((x1)(v(2)))
			((x2)(v(3)))
			((y)(s2))
		)
		(_use (_implicit)
			(_generic
				((del)((ns 4613937818241073152)))
			)
			(_port
				((x1)(x1))
				((x2)(x2))
				((y)(y))
			)
		)
	)
	(_instantiation xor3 0 23 (_component xor_gate )
		(_generic
			((del)((ns 4616189618054758400)))
		)
		(_port
			((x1)(s1))
			((x2)(s2))
			((y)(s3))
		)
		(_use (_implicit)
			(_generic
				((del)((ns 4616189618054758400)))
			)
			(_port
				((x1)(x1))
				((x2)(x2))
				((y)(y))
			)
		)
	)
	(_instantiation inv1 0 24 (_component inv_gate )
		(_port
			((x)(s3))
			((y)(y))
		)
		(_use (_implicit)
			(_generic
				((del)((ns 4616189618054758400)))
			)
			(_port
				((x)(x))
				((y)(y))
			)
		)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 2 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal v ~BIT_VECTOR{3~downto~0}~12 0 2 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_signal (_internal s1 ~extSTD.STANDARD.BIT 0 18 (_architecture (_uni ))))
		(_signal (_internal s2 ~extSTD.STANDARD.BIT 0 18 (_architecture (_uni ))))
		(_signal (_internal s3 ~extSTD.STANDARD.BIT 0 18 (_architecture (_uni ))))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
)
I 000036 55 551 0 cfg_circ_paritate
(_configuration VHDL (cfg_circ_paritate 0 27 (circ_paritate))
	(_version v147)
	(_time 1230512005029 2008.12.29 02:53:25)
	(_source (\./src/circuit_paritate.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 7077267176272365267e632a28)
	(_architecture struct
		(_instantiation xor1
			(_entity . poarta_xor behave
			)
		)
		(_instantiation xor2
			(_entity . poarta_xor behave
			)
		)
		(_instantiation xor3
			(_entity . poarta_xor behave
			)
		)
		(_instantiation inv1
			(_entity . inversor behave
			)
		)
	)
)
I 000059 55 1366          1230512005046 comport_concurent1
(_unit VHDL (circ_paritate 0 1 (comport_concurent1 0 37 ))
	(_version v147)
	(_time 1230512005047 2008.12.29 02:53:25)
	(_source (\./src/circuit_paritate.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 8087d68e89d6d69683d6c6dbd1)
	(_entity
		(_time 1230502866788)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 2 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal v ~BIT_VECTOR{3~downto~0}~12 0 2 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_signal (_internal t1 ~extSTD.STANDARD.BIT 0 38 (_architecture (_uni ))))
		(_signal (_internal t2 ~extSTD.STANDARD.BIT 0 38 (_architecture (_uni ))))
		(_signal (_internal t3 ~extSTD.STANDARD.BIT 0 38 (_architecture (_uni ))))
		(_process
			(line__40(_architecture 0 0 40 (_assignment (_simple)(_target(1))(_sensitivity(4)))))
			(line__41(_architecture 1 0 41 (_assignment (_simple)(_target(4))(_sensitivity(2)(3)))))
			(line__42(_architecture 2 0 42 (_assignment (_simple)(_target(3))(_sensitivity(0(3))(0(2))))))
			(line__43(_architecture 3 0 43 (_assignment (_simple)(_target(2))(_sensitivity(0(1))(0(0))))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_model . comport_concurent1 4 -1
	)
)
I 000059 55 862           1230512005050 comport_concurent2
(_unit VHDL (circ_paritate 0 1 (comport_concurent2 0 46 ))
	(_version v147)
	(_time 1230512005051 2008.12.29 02:53:25)
	(_source (\./src/circuit_paritate.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 8f88d981d0d9d9998c83c9d4de)
	(_entity
		(_time 1230502866788)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 2 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal v ~BIT_VECTOR{3~downto~0}~12 0 2 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_process
			(line__49(_architecture 0 0 49 (_assignment (_simple)(_target(1))(_sensitivity(0(3))(0(2))(0(1))(0(0))))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_model . comport_concurent2 1 -1
	)
)
I 000059 55 1035          1230512005170 comport_secvential
(_unit VHDL (circ_paritate 0 1 (comport_secvential 0 8 ))
	(_version v147)
	(_time 1230512005171 2008.12.29 02:53:25)
	(_source (\./src/circuit_paritate.vhd\(\./src/circuit_paritate_secvential.vhd\)))
	(_use (std(standard)))
	(_parameters dbg)
	(_code fcfbaaaca6aaaaeafeacbaa7ad)
	(_entity
		(_time 1230502866788)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 2 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal v ~BIT_VECTOR{3~downto~0}~12 0 2 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_variable (_internal nr_de_1 ~extSTD.STANDARD.INTEGER 1 17 (_process 0 ((i 0)))))
		(_process
			(line__11(_architecture 0 1 11 (_process (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . comport_secvential 1 -1
	)
)
I 000045 55 1522          1230512005247 test
(_unit VHDL (test 0 9 (test 0 12 ))
	(_version v147)
	(_time 1230512005248 2008.12.29 02:53:25)
	(_source (\./src/test.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 4a4c18481e1c1d5d4f495e101e)
	(_entity
		(_time 1230502951618)
	)
	(_component
		(circ_paritate
			(_object
				(_port (_internal v ~BIT_VECTOR{3~downto~0}~13 0 14 (_entity (_in ))))
				(_port (_internal y ~extSTD.STANDARD.BIT 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation et 0 23 (_component circ_paritate )
		(_port
			((v)(vector))
			((y)(paritate_para))
		)
		(_use (_entity . circ_paritate)
		)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~13 0 14 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_type (_internal ~BIT_VECTOR{3~downto~0}~132 0 18 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_signal (_internal vector ~BIT_VECTOR{3~downto~0}~132 0 18 (_architecture (_uni ))))
		(_signal (_internal paritate_para ~extSTD.STANDARD.BIT 0 19 (_architecture (_uni ))))
		(_process
			(line__25(_architecture 0 0 25 (_assignment (_simple)(_target(0)))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_split (0)
	)
	(_static
		(16843009 )
		(65793 )
		(16777473 )
		(257 )
		(16842753 )
		(65537 )
		(16777217 )
		(1 )
		(16843008 )
		(65792 )
		(16777472 )
		(256 )
		(16842752 )
		(65536 )
		(16777216 )
		(0 )
	)
	(_model . test 1 -1
	)
)
I 000027 55 330 0 cfg_test
(_configuration VHDL (cfg_test 0 31 (test))
	(_version v147)
	(_time 1230512005251 2008.12.29 02:53:25)
	(_source (\./src/test.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 4a4d1f481d1d195f1c1c5e101e)
	(_architecture test
		(_instantiation et
			(_entity . circ_paritate comport_concurent1
			)
		)
	)
)
I 000055 55 1085          1230512005369 behave_clk_gen
(_unit VHDL (clk_gen 0 1 (behave_clk_gen 0 6 ))
	(_version v147)
	(_time 1230512005370 2008.12.29 02:53:25)
	(_source (\./src/shift_test.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code c7c092929390c1d29194d09d93)
	(_entity
		(_time 1230507793619)
	)
	(_object
		(_generic (_internal t_high ~extSTD.STANDARD.TIME 0 2 \30.0 ns\ (_entity ((ns 4629137466983448576)))))
		(_generic (_internal t_period ~extSTD.STANDARD.TIME 0 2 \50.0 ns\ (_entity ((ns 4632233691727265792)))))
		(_generic (_internal t_reset ~extSTD.STANDARD.TIME 0 2 \10.0 ns\ (_entity ((ns 4621819117588971520)))))
		(_port (_internal clock ~extSTD.STANDARD.BIT 0 3 (_entity (_out ((i 1))))))
		(_port (_internal reset ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_process
			(line__8(_architecture 0 0 8 (_assignment (_simple)(_target(1)))))
			(line__10(_architecture 1 0 10 (_process (_wait_for)(_target(0)))))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behave_clk_gen 2 -1
	)
)
I 000056 55 3080          1230512005375 shift_test_arch
(_unit VHDL (shift_test 0 1 (shift_test_arch 0 20 ))
	(_version v147)
	(_time 1230512005376 2008.12.29 02:53:25)
	(_source (\./src/shift_test.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code c7c19292c8909ad1c0c8d39ec0)
	(_entity
		(_time 1230506042688)
	)
	(_component
		(clk_gen
			(_object
				(_generic (_internal t_high ~extSTD.STANDARD.TIME 0 30 (_entity -1 ((ns 4629137466983448576)))))
				(_generic (_internal t_period ~extSTD.STANDARD.TIME 0 30 (_entity -1 ((ns 4632233691727265792)))))
				(_generic (_internal t_reset ~extSTD.STANDARD.TIME 0 30 (_entity -1 ((ns 4621819117588971520)))))
				(_port (_internal clock ~extSTD.STANDARD.BIT 0 31 (_entity (_out ((i 1))))))
				(_port (_internal reset ~extSTD.STANDARD.BIT 0 31 (_entity (_out ))))
			)
		)
		(shift_register
			(_object
				(_generic (_internal n ~extSTD.STANDARD.NATURAL 0 22 (_entity -1 ((i 4)))))
				(_type (_internal ~BIT_VECTOR{n-1~downto~0}~13 0 23 (_array ~extSTD.STANDARD.BIT ((_downto (c 0 )(i 0))))))
				(_port (_internal p_in ~BIT_VECTOR{n-1~downto~0}~13 0 23 (_entity (_in ))))
				(_type (_internal ~BIT_VECTOR{n-1~downto~0}~132 0 24 (_array ~extSTD.STANDARD.BIT ((_downto (c 1 )(i 0))))))
				(_port (_internal p_out ~BIT_VECTOR{n-1~downto~0}~132 0 24 (_entity (_out ))))
				(_port (_internal reset ~extSTD.STANDARD.BIT 0 25 (_entity (_in ))))
				(_port (_internal clock ~extSTD.STANDARD.BIT 0 25 (_entity (_in ))))
				(_port (_internal shift ~extSTD.STANDARD.BIT 0 25 (_entity (_in ))))
				(_port (_internal LOAD ~extSTD.STANDARD.BIT 0 25 (_entity (_in ))))
				(_port (_internal s_in ~extSTD.STANDARD.BIT 0 26 (_entity (_in ))))
			)
		)
	)
	(_instantiation st 0 39 (_component clk_gen )
		(_port
			((clock)(clock))
		)
		(_use (_entity . clk_gen)
		)
	)
	(_instantiation st1 0 40 (_component shift_register )
		(_port
			((p_in)((_others(i 1))))
			((p_out)(p_out))
			((reset)((i 0)))
			((clock)(clock))
			((shift)((i 0)))
			((LOAD)((i 0)))
			((s_in)((i 0)))
		)
		(_use (_entity . shift_register)
			(_port
				((p_in)(p_in))
				((p_out)(p_out))
				((reset)(reset))
				((clock)(clock))
				((shift)(shift))
				((LOAD)(LOAD))
				((s_in)(s_in))
			)
		)
	)
	(_object
		(_signal (_internal clock ~extSTD.STANDARD.BIT 0 34 (_architecture (_uni ))))
		(_type (_internal ~BIT_VECTOR{3~downto~0}~13 0 35 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_signal (_internal p_out ~BIT_VECTOR{3~downto~0}~13 0 35 (_architecture (_uni ))))
		(_signal (_internal p_in ~BIT_VECTOR{3~downto~0}~13 0 36 (_architecture (_uni ))))
		(_signal (_internal start ~extSTD.STANDARD.BIT 0 37 (_architecture (_uni ))))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
	(_model . shift_test_arch 2 -1
	)
)
I 000047 55 851           1230512029088 behave
(_unit VHDL (poarta_xor 0 1 (behave 0 7 ))
	(_version v147)
	(_time 1230512029089 2008.12.29 02:53:49)
	(_source (\./src/porti.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 77772476262022607523632d27)
	(_entity
		(_time 1230503357260)
	)
	(_object
		(_generic (_internal del ~extSTD.STANDARD.TIME 0 2 \3.0 ns\ (_entity ((ns 4613937818241073152)))))
		(_port (_internal x1 ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal x2 ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 4 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behave 1 -1
	)
)
I 000047 55 782           1230512029094 behave
(_unit VHDL (inversor 0 15 (behave 0 21 ))
	(_version v147)
	(_time 1230512029095 2008.12.29 02:53:49)
	(_source (\./src/porti.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 77762d76252125617221652c25)
	(_entity
		(_time 1230501682329)
	)
	(_object
		(_generic (_internal del ~extSTD.STANDARD.TIME 0 16 \4.0 ns\ (_entity ((ns 4616189618054758400)))))
		(_port (_internal x ~extSTD.STANDARD.BIT 0 17 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 18 (_entity (_out ))))
		(_process
			(line__24(_architecture 0 0 24 (_assignment (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behave 1 -1
	)
)
I 000047 55 2697          1230512029213 struct
(_unit VHDL (circ_paritate 0 1 (struct 0 6 ))
	(_version v147)
	(_time 1230512029214 2008.12.29 02:53:49)
	(_source (\./src/circuit_paritate.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code f4f5a4a4f9a2a2e2f6f9b2afa5)
	(_entity
		(_time 1230502866788)
	)
	(_component
		(xor_gate
			(_object
				(_generic (_internal del ~extSTD.STANDARD.TIME 0 8 (_entity -1 ((ns 4613937818241073152)))))
				(_port (_internal x1 ~extSTD.STANDARD.BIT 0 9 (_entity (_in ))))
				(_port (_internal x2 ~extSTD.STANDARD.BIT 0 9 (_entity (_in ))))
				(_port (_internal y ~extSTD.STANDARD.BIT 0 10 (_entity (_out ))))
			)
		)
		(inv_gate
			(_object
				(_generic (_internal del ~extSTD.STANDARD.TIME 0 14 (_entity -1 ((ns 4616189618054758400)))))
				(_port (_internal x ~extSTD.STANDARD.BIT 0 15 (_entity (_in ))))
				(_port (_internal y ~extSTD.STANDARD.BIT 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation xor1 0 21 (_component xor_gate )
		(_port
			((x1)(v(0)))
			((x2)(v(1)))
			((y)(s1))
		)
		(_use (_implicit)
			(_generic
				((del)((ns 4613937818241073152)))
			)
			(_port
				((x1)(x1))
				((x2)(x2))
				((y)(y))
			)
		)
	)
	(_instantiation xor2 0 22 (_component xor_gate )
		(_port
			((x1)(v(2)))
			((x2)(v(3)))
			((y)(s2))
		)
		(_use (_implicit)
			(_generic
				((del)((ns 4613937818241073152)))
			)
			(_port
				((x1)(x1))
				((x2)(x2))
				((y)(y))
			)
		)
	)
	(_instantiation xor3 0 23 (_component xor_gate )
		(_generic
			((del)((ns 4616189618054758400)))
		)
		(_port
			((x1)(s1))
			((x2)(s2))
			((y)(s3))
		)
		(_use (_implicit)
			(_generic
				((del)((ns 4616189618054758400)))
			)
			(_port
				((x1)(x1))
				((x2)(x2))
				((y)(y))
			)
		)
	)
	(_instantiation inv1 0 24 (_component inv_gate )
		(_port
			((x)(s3))
			((y)(y))
		)
		(_use (_implicit)
			(_generic
				((del)((ns 4616189618054758400)))
			)
			(_port
				((x)(x))
				((y)(y))
			)
		)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 2 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal v ~BIT_VECTOR{3~downto~0}~12 0 2 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_signal (_internal s1 ~extSTD.STANDARD.BIT 0 18 (_architecture (_uni ))))
		(_signal (_internal s2 ~extSTD.STANDARD.BIT 0 18 (_architecture (_uni ))))
		(_signal (_internal s3 ~extSTD.STANDARD.BIT 0 18 (_architecture (_uni ))))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
)
I 000036 55 551 0 cfg_circ_paritate
(_configuration VHDL (cfg_circ_paritate 0 27 (circ_paritate))
	(_version v147)
	(_time 1230512029217 2008.12.29 02:53:49)
	(_source (\./src/circuit_paritate.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code f4f5a4a4f6a3a7e1a2fae7aeac)
	(_architecture struct
		(_instantiation xor1
			(_entity . poarta_xor behave
			)
		)
		(_instantiation xor2
			(_entity . poarta_xor behave
			)
		)
		(_instantiation xor3
			(_entity . poarta_xor behave
			)
		)
		(_instantiation inv1
			(_entity . inversor behave
			)
		)
	)
)
I 000059 55 1366          1230512029262 comport_concurent1
(_unit VHDL (circ_paritate 0 1 (comport_concurent1 0 37 ))
	(_version v147)
	(_time 1230512029263 2008.12.29 02:53:49)
	(_source (\./src/circuit_paritate.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 23227427297575352075657872)
	(_entity
		(_time 1230502866788)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 2 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal v ~BIT_VECTOR{3~downto~0}~12 0 2 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_signal (_internal t1 ~extSTD.STANDARD.BIT 0 38 (_architecture (_uni ))))
		(_signal (_internal t2 ~extSTD.STANDARD.BIT 0 38 (_architecture (_uni ))))
		(_signal (_internal t3 ~extSTD.STANDARD.BIT 0 38 (_architecture (_uni ))))
		(_process
			(line__40(_architecture 0 0 40 (_assignment (_simple)(_target(1))(_sensitivity(4)))))
			(line__41(_architecture 1 0 41 (_assignment (_simple)(_target(4))(_sensitivity(2)(3)))))
			(line__42(_architecture 2 0 42 (_assignment (_simple)(_target(3))(_sensitivity(0(3))(0(2))))))
			(line__43(_architecture 3 0 43 (_assignment (_simple)(_target(2))(_sensitivity(0(1))(0(0))))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_model . comport_concurent1 4 -1
	)
)
I 000059 55 862           1230512029266 comport_concurent2
(_unit VHDL (circ_paritate 0 1 (comport_concurent2 0 46 ))
	(_version v147)
	(_time 1230512029267 2008.12.29 02:53:49)
	(_source (\./src/circuit_paritate.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 2322742729757535202f657872)
	(_entity
		(_time 1230502866788)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 2 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal v ~BIT_VECTOR{3~downto~0}~12 0 2 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_process
			(line__49(_architecture 0 0 49 (_assignment (_simple)(_target(1))(_sensitivity(0(3))(0(2))(0(1))(0(0))))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_model . comport_concurent2 1 -1
	)
)
I 000059 55 1035          1230512029343 comport_secvential
(_unit VHDL (circ_paritate 0 1 (comport_secvential 0 8 ))
	(_version v147)
	(_time 1230512029344 2008.12.29 02:53:49)
	(_source (\./src/circuit_paritate.vhd\(\./src/circuit_paritate_secvential.vhd\)))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 71702670792727677321372a20)
	(_entity
		(_time 1230502866788)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 2 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal v ~BIT_VECTOR{3~downto~0}~12 0 2 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_variable (_internal nr_de_1 ~extSTD.STANDARD.INTEGER 1 17 (_process 0 ((i 0)))))
		(_process
			(line__11(_architecture 0 1 11 (_process (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . comport_secvential 1 -1
	)
)
I 000045 55 1522          1230512029406 test
(_unit VHDL (test 0 9 (test 0 12 ))
	(_version v147)
	(_time 1230512029407 2008.12.29 02:53:49)
	(_source (\./src/test.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code afaffff8fcf9f8b8aaacbbf5fb)
	(_entity
		(_time 1230502951618)
	)
	(_component
		(circ_paritate
			(_object
				(_port (_internal v ~BIT_VECTOR{3~downto~0}~13 0 14 (_entity (_in ))))
				(_port (_internal y ~extSTD.STANDARD.BIT 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation et 0 23 (_component circ_paritate )
		(_port
			((v)(vector))
			((y)(paritate_para))
		)
		(_use (_entity . circ_paritate)
		)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~13 0 14 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_type (_internal ~BIT_VECTOR{3~downto~0}~132 0 18 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_signal (_internal vector ~BIT_VECTOR{3~downto~0}~132 0 18 (_architecture (_uni ))))
		(_signal (_internal paritate_para ~extSTD.STANDARD.BIT 0 19 (_architecture (_uni ))))
		(_process
			(line__25(_architecture 0 0 25 (_assignment (_simple)(_target(0)))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_split (0)
	)
	(_static
		(16843009 )
		(65793 )
		(16777473 )
		(257 )
		(16842753 )
		(65537 )
		(16777217 )
		(1 )
		(16843008 )
		(65792 )
		(16777472 )
		(256 )
		(16842752 )
		(65536 )
		(16777216 )
		(0 )
	)
	(_model . test 1 -1
	)
)
I 000027 55 330 0 cfg_test
(_configuration VHDL (cfg_test 0 31 (test))
	(_version v147)
	(_time 1230512029410 2008.12.29 02:53:49)
	(_source (\./src/test.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code afaef8f8fff8fcbaf9f9bbf5fb)
	(_architecture test
		(_instantiation et
			(_entity . circ_paritate comport_concurent1
			)
		)
	)
)
I 000061 55 1740          1230512029482 schift_register_arch
(_unit VHDL (shift_register 0 1 (schift_register_arch 0 9 ))
	(_version v147)
	(_time 1230512029483 2008.12.29 02:53:49)
	(_source (\./src/shift.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code fdfdaaada1aaa0ebfaffe9a4fa)
	(_entity
		(_time 1230505916084)
	)
	(_object
		(_generic (_internal n ~extSTD.STANDARD.NATURAL 0 2 \4\ (_entity ((i 4)))))
		(_type (_internal ~BIT_VECTOR{n-1~downto~0}~12 0 3 (_array ~extSTD.STANDARD.BIT ((_downto (c 1 )(i 0))))))
		(_port (_internal p_in ~BIT_VECTOR{n-1~downto~0}~12 0 3 (_entity (_in ))))
		(_type (_internal ~BIT_VECTOR{n-1~downto~0}~122 0 4 (_array ~extSTD.STANDARD.BIT ((_downto (c 2 )(i 0))))))
		(_port (_internal p_out ~BIT_VECTOR{n-1~downto~0}~122 0 4 (_entity (_out ))))
		(_port (_internal reset ~extSTD.STANDARD.BIT 0 5 (_entity (_in ))))
		(_port (_internal clock ~extSTD.STANDARD.BIT 0 5 (_entity (_in ))))
		(_port (_internal shift ~extSTD.STANDARD.BIT 0 5 (_entity (_in ))))
		(_port (_internal LOAD ~extSTD.STANDARD.BIT 0 5 (_entity (_in ))))
		(_port (_internal s_in ~extSTD.STANDARD.BIT 0 6 (_entity (_in ))))
		(_type (_internal ~BIT_VECTOR{n-1~downto~0}~13 0 12 (_array ~extSTD.STANDARD.BIT ((_downto (c 3 )(i 0))))))
		(_variable (_internal reg ~BIT_VECTOR{n-1~downto~0}~13 0 12 (_process 0 )))
		(_process
			(line__11(_architecture 0 0 11 (_process (_simple)(_target(1))(_sensitivity(3))(_read(0)(5)))))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_model . schift_register_arch 4 -1
	)
)
I 000055 55 1085          1230512029536 behave_clk_gen
(_unit VHDL (clk_gen 0 1 (behave_clk_gen 0 6 ))
	(_version v147)
	(_time 1230512029537 2008.12.29 02:53:49)
	(_source (\./src/shift_test.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 2c2d7a282c7b2a397a7f3b7678)
	(_entity
		(_time 1230507793619)
	)
	(_object
		(_generic (_internal t_high ~extSTD.STANDARD.TIME 0 2 \30.0 ns\ (_entity ((ns 4629137466983448576)))))
		(_generic (_internal t_period ~extSTD.STANDARD.TIME 0 2 \50.0 ns\ (_entity ((ns 4632233691727265792)))))
		(_generic (_internal t_reset ~extSTD.STANDARD.TIME 0 2 \10.0 ns\ (_entity ((ns 4621819117588971520)))))
		(_port (_internal clock ~extSTD.STANDARD.BIT 0 3 (_entity (_out ((i 1))))))
		(_port (_internal reset ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_process
			(line__8(_architecture 0 0 8 (_assignment (_simple)(_target(1)))))
			(line__10(_architecture 1 0 10 (_process (_wait_for)(_target(0)))))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behave_clk_gen 2 -1
	)
)
I 000056 55 3080          1230512029542 shift_test_arch
(_unit VHDL (shift_test 0 1 (shift_test_arch 0 20 ))
	(_version v147)
	(_time 1230512029543 2008.12.29 02:53:49)
	(_source (\./src/shift_test.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 3b3b6d3e616c662d3c342f623c)
	(_entity
		(_time 1230506042688)
	)
	(_component
		(clk_gen
			(_object
				(_generic (_internal t_high ~extSTD.STANDARD.TIME 0 30 (_entity -1 ((ns 4629137466983448576)))))
				(_generic (_internal t_period ~extSTD.STANDARD.TIME 0 30 (_entity -1 ((ns 4632233691727265792)))))
				(_generic (_internal t_reset ~extSTD.STANDARD.TIME 0 30 (_entity -1 ((ns 4621819117588971520)))))
				(_port (_internal clock ~extSTD.STANDARD.BIT 0 31 (_entity (_out ((i 1))))))
				(_port (_internal reset ~extSTD.STANDARD.BIT 0 31 (_entity (_out ))))
			)
		)
		(shift_register
			(_object
				(_generic (_internal n ~extSTD.STANDARD.NATURAL 0 22 (_entity -1 ((i 4)))))
				(_type (_internal ~BIT_VECTOR{n-1~downto~0}~13 0 23 (_array ~extSTD.STANDARD.BIT ((_downto (c 0 )(i 0))))))
				(_port (_internal p_in ~BIT_VECTOR{n-1~downto~0}~13 0 23 (_entity (_in ))))
				(_type (_internal ~BIT_VECTOR{n-1~downto~0}~132 0 24 (_array ~extSTD.STANDARD.BIT ((_downto (c 1 )(i 0))))))
				(_port (_internal p_out ~BIT_VECTOR{n-1~downto~0}~132 0 24 (_entity (_out ))))
				(_port (_internal reset ~extSTD.STANDARD.BIT 0 25 (_entity (_in ))))
				(_port (_internal clock ~extSTD.STANDARD.BIT 0 25 (_entity (_in ))))
				(_port (_internal shift ~extSTD.STANDARD.BIT 0 25 (_entity (_in ))))
				(_port (_internal LOAD ~extSTD.STANDARD.BIT 0 25 (_entity (_in ))))
				(_port (_internal s_in ~extSTD.STANDARD.BIT 0 26 (_entity (_in ))))
			)
		)
	)
	(_instantiation st 0 39 (_component clk_gen )
		(_port
			((clock)(clock))
		)
		(_use (_entity . clk_gen)
		)
	)
	(_instantiation st1 0 40 (_component shift_register )
		(_port
			((p_in)((_others(i 1))))
			((p_out)(p_out))
			((reset)((i 0)))
			((clock)(clock))
			((shift)((i 0)))
			((LOAD)((i 0)))
			((s_in)((i 0)))
		)
		(_use (_entity . shift_register)
			(_port
				((p_in)(p_in))
				((p_out)(p_out))
				((reset)(reset))
				((clock)(clock))
				((shift)(shift))
				((LOAD)(LOAD))
				((s_in)(s_in))
			)
		)
	)
	(_object
		(_signal (_internal clock ~extSTD.STANDARD.BIT 0 34 (_architecture (_uni ))))
		(_type (_internal ~BIT_VECTOR{3~downto~0}~13 0 35 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_signal (_internal p_out ~BIT_VECTOR{3~downto~0}~13 0 35 (_architecture (_uni ))))
		(_signal (_internal p_in ~BIT_VECTOR{3~downto~0}~13 0 36 (_architecture (_uni ))))
		(_signal (_internal start ~extSTD.STANDARD.BIT 0 37 (_architecture (_uni ))))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
	(_model . shift_test_arch 2 -1
	)
)
I 000047 55 851           1230512281168 behave
(_unit VHDL (poarta_xor 0 1 (behave 0 7 ))
	(_version v147)
	(_time 1230512281169 2008.12.29 02:58:01)
	(_source (\./src/porti.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 292b2c2d767e7c3e2b7d3d7379)
	(_entity
		(_time 1230503357260)
	)
	(_object
		(_generic (_internal del ~extSTD.STANDARD.TIME 0 2 \3.0 ns\ (_entity ((ns 4613937818241073152)))))
		(_port (_internal x1 ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal x2 ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 4 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behave 1 -1
	)
)
I 000047 55 782           1230512281174 behave
(_unit VHDL (inversor 0 15 (behave 0 21 ))
	(_version v147)
	(_time 1230512281175 2008.12.29 02:58:01)
	(_source (\./src/porti.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 393a353c656f6b2f3c6f2b626b)
	(_entity
		(_time 1230501682329)
	)
	(_object
		(_generic (_internal del ~extSTD.STANDARD.TIME 0 16 \4.0 ns\ (_entity ((ns 4616189618054758400)))))
		(_port (_internal x ~extSTD.STANDARD.BIT 0 17 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 18 (_entity (_out ))))
		(_process
			(line__24(_architecture 0 0 24 (_assignment (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behave 1 -1
	)
)
I 000047 55 2697          1230512281267 struct
(_unit VHDL (circ_paritate 0 1 (struct 0 6 ))
	(_version v147)
	(_time 1230512281268 2008.12.29 02:58:01)
	(_source (\./src/circuit_paritate.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 9695909999c0c080949bd0cdc7)
	(_entity
		(_time 1230502866788)
	)
	(_component
		(xor_gate
			(_object
				(_generic (_internal del ~extSTD.STANDARD.TIME 0 8 (_entity -1 ((ns 4613937818241073152)))))
				(_port (_internal x1 ~extSTD.STANDARD.BIT 0 9 (_entity (_in ))))
				(_port (_internal x2 ~extSTD.STANDARD.BIT 0 9 (_entity (_in ))))
				(_port (_internal y ~extSTD.STANDARD.BIT 0 10 (_entity (_out ))))
			)
		)
		(inv_gate
			(_object
				(_generic (_internal del ~extSTD.STANDARD.TIME 0 14 (_entity -1 ((ns 4616189618054758400)))))
				(_port (_internal x ~extSTD.STANDARD.BIT 0 15 (_entity (_in ))))
				(_port (_internal y ~extSTD.STANDARD.BIT 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation xor1 0 21 (_component xor_gate )
		(_port
			((x1)(v(0)))
			((x2)(v(1)))
			((y)(s1))
		)
		(_use (_implicit)
			(_generic
				((del)((ns 4613937818241073152)))
			)
			(_port
				((x1)(x1))
				((x2)(x2))
				((y)(y))
			)
		)
	)
	(_instantiation xor2 0 22 (_component xor_gate )
		(_port
			((x1)(v(2)))
			((x2)(v(3)))
			((y)(s2))
		)
		(_use (_implicit)
			(_generic
				((del)((ns 4613937818241073152)))
			)
			(_port
				((x1)(x1))
				((x2)(x2))
				((y)(y))
			)
		)
	)
	(_instantiation xor3 0 23 (_component xor_gate )
		(_generic
			((del)((ns 4616189618054758400)))
		)
		(_port
			((x1)(s1))
			((x2)(s2))
			((y)(s3))
		)
		(_use (_implicit)
			(_generic
				((del)((ns 4616189618054758400)))
			)
			(_port
				((x1)(x1))
				((x2)(x2))
				((y)(y))
			)
		)
	)
	(_instantiation inv1 0 24 (_component inv_gate )
		(_port
			((x)(s3))
			((y)(y))
		)
		(_use (_implicit)
			(_generic
				((del)((ns 4616189618054758400)))
			)
			(_port
				((x)(x))
				((y)(y))
			)
		)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 2 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal v ~BIT_VECTOR{3~downto~0}~12 0 2 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_signal (_internal s1 ~extSTD.STANDARD.BIT 0 18 (_architecture (_uni ))))
		(_signal (_internal s2 ~extSTD.STANDARD.BIT 0 18 (_architecture (_uni ))))
		(_signal (_internal s3 ~extSTD.STANDARD.BIT 0 18 (_architecture (_uni ))))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
)
I 000036 55 551 0 cfg_circ_paritate
(_configuration VHDL (cfg_circ_paritate 0 27 (circ_paritate))
	(_version v147)
	(_time 1230512281271 2008.12.29 02:58:01)
	(_source (\./src/circuit_paritate.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 9695909996c1c583c09885ccce)
	(_architecture struct
		(_instantiation xor1
			(_entity . poarta_xor behave
			)
		)
		(_instantiation xor2
			(_entity . poarta_xor behave
			)
		)
		(_instantiation xor3
			(_entity . poarta_xor behave
			)
		)
		(_instantiation inv1
			(_entity . inversor behave
			)
		)
	)
)
I 000059 55 1366          1230512281306 comport_concurent1
(_unit VHDL (circ_paritate 0 1 (comport_concurent1 0 37 ))
	(_version v147)
	(_time 1230512281307 2008.12.29 02:58:01)
	(_source (\./src/circuit_paritate.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code b5b6b3e1b9e3e3a3b6e3f3eee4)
	(_entity
		(_time 1230502866788)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 2 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal v ~BIT_VECTOR{3~downto~0}~12 0 2 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_signal (_internal t1 ~extSTD.STANDARD.BIT 0 38 (_architecture (_uni ))))
		(_signal (_internal t2 ~extSTD.STANDARD.BIT 0 38 (_architecture (_uni ))))
		(_signal (_internal t3 ~extSTD.STANDARD.BIT 0 38 (_architecture (_uni ))))
		(_process
			(line__40(_architecture 0 0 40 (_assignment (_simple)(_target(1))(_sensitivity(4)))))
			(line__41(_architecture 1 0 41 (_assignment (_simple)(_target(4))(_sensitivity(2)(3)))))
			(line__42(_architecture 2 0 42 (_assignment (_simple)(_target(3))(_sensitivity(0(3))(0(2))))))
			(line__43(_architecture 3 0 43 (_assignment (_simple)(_target(2))(_sensitivity(0(1))(0(0))))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_model . comport_concurent1 4 -1
	)
)
I 000059 55 862           1230512281310 comport_concurent2
(_unit VHDL (circ_paritate 0 1 (comport_concurent2 0 46 ))
	(_version v147)
	(_time 1230512281311 2008.12.29 02:58:01)
	(_source (\./src/circuit_paritate.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code c5c6c390c99393d3c6c9839e94)
	(_entity
		(_time 1230502866788)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 2 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal v ~BIT_VECTOR{3~downto~0}~12 0 2 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_process
			(line__49(_architecture 0 0 49 (_assignment (_simple)(_target(1))(_sensitivity(0(3))(0(2))(0(1))(0(0))))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_model . comport_concurent2 1 -1
	)
)
I 000059 55 1035          1230512281375 comport_secvential
(_unit VHDL (circ_paritate 0 1 (comport_secvential 0 8 ))
	(_version v147)
	(_time 1230512281376 2008.12.29 02:58:01)
	(_source (\./src/circuit_paritate.vhd\(\./src/circuit_paritate_secvential.vhd\)))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 03000605095555150153455852)
	(_entity
		(_time 1230502866788)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 2 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal v ~BIT_VECTOR{3~downto~0}~12 0 2 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_variable (_internal nr_de_1 ~extSTD.STANDARD.INTEGER 1 17 (_process 0 ((i 0)))))
		(_process
			(line__11(_architecture 0 1 11 (_process (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . comport_secvential 1 -1
	)
)
I 000045 55 1522          1230512281424 test
(_unit VHDL (test 0 9 (test 0 12 ))
	(_version v147)
	(_time 1230512281425 2008.12.29 02:58:01)
	(_source (\./src/test.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 32303037356465253731266866)
	(_entity
		(_time 1230502951618)
	)
	(_component
		(circ_paritate
			(_object
				(_port (_internal v ~BIT_VECTOR{3~downto~0}~13 0 14 (_entity (_in ))))
				(_port (_internal y ~extSTD.STANDARD.BIT 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation et 0 23 (_component circ_paritate )
		(_port
			((v)(vector))
			((y)(paritate_para))
		)
		(_use (_entity . circ_paritate)
		)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~13 0 14 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_type (_internal ~BIT_VECTOR{3~downto~0}~132 0 18 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_signal (_internal vector ~BIT_VECTOR{3~downto~0}~132 0 18 (_architecture (_uni ))))
		(_signal (_internal paritate_para ~extSTD.STANDARD.BIT 0 19 (_architecture (_uni ))))
		(_process
			(line__25(_architecture 0 0 25 (_assignment (_simple)(_target(0)))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_split (0)
	)
	(_static
		(16843009 )
		(65793 )
		(16777473 )
		(257 )
		(16842753 )
		(65537 )
		(16777217 )
		(1 )
		(16843008 )
		(65792 )
		(16777472 )
		(256 )
		(16842752 )
		(65536 )
		(16777216 )
		(0 )
	)
	(_model . test 1 -1
	)
)
I 000027 55 330 0 cfg_test
(_configuration VHDL (cfg_test 0 31 (test))
	(_version v147)
	(_time 1230512281428 2008.12.29 02:58:01)
	(_source (\./src/test.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 32313737366561276464266866)
	(_architecture test
		(_instantiation et
			(_entity . circ_paritate comport_concurent1
			)
		)
	)
)
I 000061 55 1740          1230512281473 schift_register_arch
(_unit VHDL (shift_register 0 1 (schift_register_arch 0 9 ))
	(_version v147)
	(_time 1230512281474 2008.12.29 02:58:01)
	(_source (\./src/shift.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 6163646168363c776663753866)
	(_entity
		(_time 1230505916084)
	)
	(_object
		(_generic (_internal n ~extSTD.STANDARD.NATURAL 0 2 \4\ (_entity ((i 4)))))
		(_type (_internal ~BIT_VECTOR{n-1~downto~0}~12 0 3 (_array ~extSTD.STANDARD.BIT ((_downto (c 1 )(i 0))))))
		(_port (_internal p_in ~BIT_VECTOR{n-1~downto~0}~12 0 3 (_entity (_in ))))
		(_type (_internal ~BIT_VECTOR{n-1~downto~0}~122 0 4 (_array ~extSTD.STANDARD.BIT ((_downto (c 2 )(i 0))))))
		(_port (_internal p_out ~BIT_VECTOR{n-1~downto~0}~122 0 4 (_entity (_out ))))
		(_port (_internal reset ~extSTD.STANDARD.BIT 0 5 (_entity (_in ))))
		(_port (_internal clock ~extSTD.STANDARD.BIT 0 5 (_entity (_in ))))
		(_port (_internal shift ~extSTD.STANDARD.BIT 0 5 (_entity (_in ))))
		(_port (_internal LOAD ~extSTD.STANDARD.BIT 0 5 (_entity (_in ))))
		(_port (_internal s_in ~extSTD.STANDARD.BIT 0 6 (_entity (_in ))))
		(_type (_internal ~BIT_VECTOR{n-1~downto~0}~13 0 12 (_array ~extSTD.STANDARD.BIT ((_downto (c 3 )(i 0))))))
		(_variable (_internal reg ~BIT_VECTOR{n-1~downto~0}~13 0 12 (_process 0 )))
		(_process
			(line__11(_architecture 0 0 11 (_process (_simple)(_target(1))(_sensitivity(3))(_read(0)(5)))))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_model . schift_register_arch 4 -1
	)
)
I 000055 55 1085          1230512281523 behave_clk_gen
(_unit VHDL (clk_gen 0 1 (behave_clk_gen 0 6 ))
	(_version v147)
	(_time 1230512281524 2008.12.29 02:58:01)
	(_source (\./src/shift_test.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 9093959fc3c79685c6c387cac4)
	(_entity
		(_time 1230507793619)
	)
	(_object
		(_generic (_internal t_high ~extSTD.STANDARD.TIME 0 2 \30.0 ns\ (_entity ((ns 4629137466983448576)))))
		(_generic (_internal t_period ~extSTD.STANDARD.TIME 0 2 \50.0 ns\ (_entity ((ns 4632233691727265792)))))
		(_generic (_internal t_reset ~extSTD.STANDARD.TIME 0 2 \10.0 ns\ (_entity ((ns 4621819117588971520)))))
		(_port (_internal clock ~extSTD.STANDARD.BIT 0 3 (_entity (_out ((i 1))))))
		(_port (_internal reset ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_process
			(line__8(_architecture 0 0 8 (_assignment (_simple)(_target(1)))))
			(line__10(_architecture 1 0 10 (_process (_wait_for)(_target(0)))))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behave_clk_gen 2 -1
	)
)
I 000047 55 851           1230512290162 behave
(_unit VHDL (poarta_xor 0 1 (behave 0 7 ))
	(_version v147)
	(_time 1230512290163 2008.12.29 02:58:10)
	(_source (\./src/porti.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 52525a51060507455006460802)
	(_entity
		(_time 1230503357260)
	)
	(_object
		(_generic (_internal del ~extSTD.STANDARD.TIME 0 2 \3.0 ns\ (_entity ((ns 4613937818241073152)))))
		(_port (_internal x1 ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal x2 ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 4 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behave 1 -1
	)
)
I 000047 55 782           1230512290168 behave
(_unit VHDL (inversor 0 15 (behave 0 21 ))
	(_version v147)
	(_time 1230512290169 2008.12.29 02:58:10)
	(_source (\./src/porti.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 52535351050400445704400900)
	(_entity
		(_time 1230501682329)
	)
	(_object
		(_generic (_internal del ~extSTD.STANDARD.TIME 0 16 \4.0 ns\ (_entity ((ns 4616189618054758400)))))
		(_port (_internal x ~extSTD.STANDARD.BIT 0 17 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 18 (_entity (_out ))))
		(_process
			(line__24(_architecture 0 0 24 (_assignment (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behave 1 -1
	)
)
I 000047 55 2697          1230512290242 struct
(_unit VHDL (circ_paritate 0 1 (struct 0 6 ))
	(_version v147)
	(_time 1230512290243 2008.12.29 02:58:10)
	(_source (\./src/circuit_paritate.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code a0a1abf7a9f6f6b6a2ade6fbf1)
	(_entity
		(_time 1230502866788)
	)
	(_component
		(xor_gate
			(_object
				(_generic (_internal del ~extSTD.STANDARD.TIME 0 8 (_entity -1 ((ns 4613937818241073152)))))
				(_port (_internal x1 ~extSTD.STANDARD.BIT 0 9 (_entity (_in ))))
				(_port (_internal x2 ~extSTD.STANDARD.BIT 0 9 (_entity (_in ))))
				(_port (_internal y ~extSTD.STANDARD.BIT 0 10 (_entity (_out ))))
			)
		)
		(inv_gate
			(_object
				(_generic (_internal del ~extSTD.STANDARD.TIME 0 14 (_entity -1 ((ns 4616189618054758400)))))
				(_port (_internal x ~extSTD.STANDARD.BIT 0 15 (_entity (_in ))))
				(_port (_internal y ~extSTD.STANDARD.BIT 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation xor1 0 21 (_component xor_gate )
		(_port
			((x1)(v(0)))
			((x2)(v(1)))
			((y)(s1))
		)
		(_use (_implicit)
			(_generic
				((del)((ns 4613937818241073152)))
			)
			(_port
				((x1)(x1))
				((x2)(x2))
				((y)(y))
			)
		)
	)
	(_instantiation xor2 0 22 (_component xor_gate )
		(_port
			((x1)(v(2)))
			((x2)(v(3)))
			((y)(s2))
		)
		(_use (_implicit)
			(_generic
				((del)((ns 4613937818241073152)))
			)
			(_port
				((x1)(x1))
				((x2)(x2))
				((y)(y))
			)
		)
	)
	(_instantiation xor3 0 23 (_component xor_gate )
		(_generic
			((del)((ns 4616189618054758400)))
		)
		(_port
			((x1)(s1))
			((x2)(s2))
			((y)(s3))
		)
		(_use (_implicit)
			(_generic
				((del)((ns 4616189618054758400)))
			)
			(_port
				((x1)(x1))
				((x2)(x2))
				((y)(y))
			)
		)
	)
	(_instantiation inv1 0 24 (_component inv_gate )
		(_port
			((x)(s3))
			((y)(y))
		)
		(_use (_implicit)
			(_generic
				((del)((ns 4616189618054758400)))
			)
			(_port
				((x)(x))
				((y)(y))
			)
		)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 2 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal v ~BIT_VECTOR{3~downto~0}~12 0 2 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_signal (_internal s1 ~extSTD.STANDARD.BIT 0 18 (_architecture (_uni ))))
		(_signal (_internal s2 ~extSTD.STANDARD.BIT 0 18 (_architecture (_uni ))))
		(_signal (_internal s3 ~extSTD.STANDARD.BIT 0 18 (_architecture (_uni ))))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
)
I 000036 55 551 0 cfg_circ_paritate
(_configuration VHDL (cfg_circ_paritate 0 27 (circ_paritate))
	(_version v147)
	(_time 1230512290246 2008.12.29 02:58:10)
	(_source (\./src/circuit_paritate.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code a0a1abf7a6f7f3b5f6aeb3faf8)
	(_architecture struct
		(_instantiation xor1
			(_entity . poarta_xor behave
			)
		)
		(_instantiation xor2
			(_entity . poarta_xor behave
			)
		)
		(_instantiation xor3
			(_entity . poarta_xor behave
			)
		)
		(_instantiation inv1
			(_entity . inversor behave
			)
		)
	)
)
I 000059 55 1366          1230512290261 comport_concurent1
(_unit VHDL (circ_paritate 0 1 (comport_concurent1 0 37 ))
	(_version v147)
	(_time 1230512290262 2008.12.29 02:58:10)
	(_source (\./src/circuit_paritate.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code b0b1bbe4b9e6e6a6b3e6f6ebe1)
	(_entity
		(_time 1230502866788)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 2 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal v ~BIT_VECTOR{3~downto~0}~12 0 2 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_signal (_internal t1 ~extSTD.STANDARD.BIT 0 38 (_architecture (_uni ))))
		(_signal (_internal t2 ~extSTD.STANDARD.BIT 0 38 (_architecture (_uni ))))
		(_signal (_internal t3 ~extSTD.STANDARD.BIT 0 38 (_architecture (_uni ))))
		(_process
			(line__40(_architecture 0 0 40 (_assignment (_simple)(_target(1))(_sensitivity(4)))))
			(line__41(_architecture 1 0 41 (_assignment (_simple)(_target(4))(_sensitivity(2)(3)))))
			(line__42(_architecture 2 0 42 (_assignment (_simple)(_target(3))(_sensitivity(0(3))(0(2))))))
			(line__43(_architecture 3 0 43 (_assignment (_simple)(_target(2))(_sensitivity(0(1))(0(0))))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_model . comport_concurent1 4 -1
	)
)
I 000059 55 862           1230512290265 comport_concurent2
(_unit VHDL (circ_paritate 0 1 (comport_concurent2 0 46 ))
	(_version v147)
	(_time 1230512290266 2008.12.29 02:58:10)
	(_source (\./src/circuit_paritate.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code c0c1cb95c99696d6c3cc869b91)
	(_entity
		(_time 1230502866788)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 2 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal v ~BIT_VECTOR{3~downto~0}~12 0 2 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_process
			(line__49(_architecture 0 0 49 (_assignment (_simple)(_target(1))(_sensitivity(0(3))(0(2))(0(1))(0(0))))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_model . comport_concurent2 1 -1
	)
)
I 000059 55 1035          1230512290332 comport_secvential
(_unit VHDL (circ_paritate 0 1 (comport_secvential 0 8 ))
	(_version v147)
	(_time 1230512290333 2008.12.29 02:58:10)
	(_source (\./src/circuit_paritate.vhd\(\./src/circuit_paritate_secvential.vhd\)))
	(_use (std(standard)))
	(_parameters dbg)
	(_code fefff5aea2a8a8e8fcaeb8a5af)
	(_entity
		(_time 1230502866788)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 2 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal v ~BIT_VECTOR{3~downto~0}~12 0 2 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_variable (_internal nr_de_1 ~extSTD.STANDARD.INTEGER 1 17 (_process 0 ((i 0)))))
		(_process
			(line__11(_architecture 0 1 11 (_process (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . comport_secvential 1 -1
	)
)
I 000045 55 1522          1230512290381 test
(_unit VHDL (test 0 9 (test 0 12 ))
	(_version v147)
	(_time 1230512290382 2008.12.29 02:58:10)
	(_source (\./src/test.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 2d2d20297c7b7a3a282e397779)
	(_entity
		(_time 1230502951618)
	)
	(_component
		(circ_paritate
			(_object
				(_port (_internal v ~BIT_VECTOR{3~downto~0}~13 0 14 (_entity (_in ))))
				(_port (_internal y ~extSTD.STANDARD.BIT 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation et 0 23 (_component circ_paritate )
		(_port
			((v)(vector))
			((y)(paritate_para))
		)
		(_use (_entity . circ_paritate)
		)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~13 0 14 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_type (_internal ~BIT_VECTOR{3~downto~0}~132 0 18 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_signal (_internal vector ~BIT_VECTOR{3~downto~0}~132 0 18 (_architecture (_uni ))))
		(_signal (_internal paritate_para ~extSTD.STANDARD.BIT 0 19 (_architecture (_uni ))))
		(_process
			(line__25(_architecture 0 0 25 (_assignment (_simple)(_target(0)))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_split (0)
	)
	(_static
		(16843009 )
		(65793 )
		(16777473 )
		(257 )
		(16842753 )
		(65537 )
		(16777217 )
		(1 )
		(16843008 )
		(65792 )
		(16777472 )
		(256 )
		(16842752 )
		(65536 )
		(16777216 )
		(0 )
	)
	(_model . test 1 -1
	)
)
I 000027 55 330 0 cfg_test
(_configuration VHDL (cfg_test 0 31 (test))
	(_version v147)
	(_time 1230512290385 2008.12.29 02:58:10)
	(_source (\./src/test.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 2d2c27297f7a7e387b7b397779)
	(_architecture test
		(_instantiation et
			(_entity . circ_paritate comport_concurent1
			)
		)
	)
)
I 000061 55 1740          1230512290429 schift_register_arch
(_unit VHDL (shift_register 0 1 (schift_register_arch 0 9 ))
	(_version v147)
	(_time 1230512290430 2008.12.29 02:58:10)
	(_source (\./src/shift.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 5c5c565f070b014a5b5e48055b)
	(_entity
		(_time 1230505916084)
	)
	(_object
		(_generic (_internal n ~extSTD.STANDARD.NATURAL 0 2 \4\ (_entity ((i 4)))))
		(_type (_internal ~BIT_VECTOR{n-1~downto~0}~12 0 3 (_array ~extSTD.STANDARD.BIT ((_downto (c 1 )(i 0))))))
		(_port (_internal p_in ~BIT_VECTOR{n-1~downto~0}~12 0 3 (_entity (_in ))))
		(_type (_internal ~BIT_VECTOR{n-1~downto~0}~122 0 4 (_array ~extSTD.STANDARD.BIT ((_downto (c 2 )(i 0))))))
		(_port (_internal p_out ~BIT_VECTOR{n-1~downto~0}~122 0 4 (_entity (_out ))))
		(_port (_internal reset ~extSTD.STANDARD.BIT 0 5 (_entity (_in ))))
		(_port (_internal clock ~extSTD.STANDARD.BIT 0 5 (_entity (_in ))))
		(_port (_internal shift ~extSTD.STANDARD.BIT 0 5 (_entity (_in ))))
		(_port (_internal LOAD ~extSTD.STANDARD.BIT 0 5 (_entity (_in ))))
		(_port (_internal s_in ~extSTD.STANDARD.BIT 0 6 (_entity (_in ))))
		(_type (_internal ~BIT_VECTOR{n-1~downto~0}~13 0 12 (_array ~extSTD.STANDARD.BIT ((_downto (c 3 )(i 0))))))
		(_variable (_internal reg ~BIT_VECTOR{n-1~downto~0}~13 0 12 (_process 0 )))
		(_process
			(line__11(_architecture 0 0 11 (_process (_simple)(_target(1))(_sensitivity(3))(_read(0)(5)))))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_model . schift_register_arch 4 -1
	)
)
I 000055 55 1085          1230512290477 behave_clk_gen
(_unit VHDL (clk_gen 0 1 (behave_clk_gen 0 6 ))
	(_version v147)
	(_time 1230512290478 2008.12.29 02:58:10)
	(_source (\./src/shift_test.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 8a8b808488dd8c9fdcd99dd0de)
	(_entity
		(_time 1230507793619)
	)
	(_object
		(_generic (_internal t_high ~extSTD.STANDARD.TIME 0 2 \30.0 ns\ (_entity ((ns 4629137466983448576)))))
		(_generic (_internal t_period ~extSTD.STANDARD.TIME 0 2 \50.0 ns\ (_entity ((ns 4632233691727265792)))))
		(_generic (_internal t_reset ~extSTD.STANDARD.TIME 0 2 \10.0 ns\ (_entity ((ns 4621819117588971520)))))
		(_port (_internal clock ~extSTD.STANDARD.BIT 0 3 (_entity (_out ((i 1))))))
		(_port (_internal reset ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_process
			(line__8(_architecture 0 0 8 (_assignment (_simple)(_target(1)))))
			(line__10(_architecture 1 0 10 (_process (_wait_for)(_target(0)))))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behave_clk_gen 2 -1
	)
)
I 000047 55 851           1230512298219 behave
(_unit VHDL (poarta_xor 0 1 (behave 0 7 ))
	(_version v147)
	(_time 1230512298220 2008.12.29 02:58:18)
	(_source (\./src/porti.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code d4dad386868381c3d680c08e84)
	(_entity
		(_time 1230503357260)
	)
	(_object
		(_generic (_internal del ~extSTD.STANDARD.TIME 0 2 \3.0 ns\ (_entity ((ns 4613937818241073152)))))
		(_port (_internal x1 ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal x2 ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 4 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behave 1 -1
	)
)
I 000047 55 782           1230512298225 behave
(_unit VHDL (inversor 0 15 (behave 0 21 ))
	(_version v147)
	(_time 1230512298226 2008.12.29 02:58:18)
	(_source (\./src/porti.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code d4dbda86858286c2d182c68f86)
	(_entity
		(_time 1230501682329)
	)
	(_object
		(_generic (_internal del ~extSTD.STANDARD.TIME 0 16 \4.0 ns\ (_entity ((ns 4616189618054758400)))))
		(_port (_internal x ~extSTD.STANDARD.BIT 0 17 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 18 (_entity (_out ))))
		(_process
			(line__24(_architecture 0 0 24 (_assignment (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behave 1 -1
	)
)
I 000047 55 2697          1230512298306 struct
(_unit VHDL (circ_paritate 0 1 (struct 0 6 ))
	(_version v147)
	(_time 1230512298307 2008.12.29 02:58:18)
	(_source (\./src/circuit_paritate.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 222d292629747434202f647973)
	(_entity
		(_time 1230502866788)
	)
	(_component
		(xor_gate
			(_object
				(_generic (_internal del ~extSTD.STANDARD.TIME 0 8 (_entity -1 ((ns 4613937818241073152)))))
				(_port (_internal x1 ~extSTD.STANDARD.BIT 0 9 (_entity (_in ))))
				(_port (_internal x2 ~extSTD.STANDARD.BIT 0 9 (_entity (_in ))))
				(_port (_internal y ~extSTD.STANDARD.BIT 0 10 (_entity (_out ))))
			)
		)
		(inv_gate
			(_object
				(_generic (_internal del ~extSTD.STANDARD.TIME 0 14 (_entity -1 ((ns 4616189618054758400)))))
				(_port (_internal x ~extSTD.STANDARD.BIT 0 15 (_entity (_in ))))
				(_port (_internal y ~extSTD.STANDARD.BIT 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation xor1 0 21 (_component xor_gate )
		(_port
			((x1)(v(0)))
			((x2)(v(1)))
			((y)(s1))
		)
		(_use (_implicit)
			(_generic
				((del)((ns 4613937818241073152)))
			)
			(_port
				((x1)(x1))
				((x2)(x2))
				((y)(y))
			)
		)
	)
	(_instantiation xor2 0 22 (_component xor_gate )
		(_port
			((x1)(v(2)))
			((x2)(v(3)))
			((y)(s2))
		)
		(_use (_implicit)
			(_generic
				((del)((ns 4613937818241073152)))
			)
			(_port
				((x1)(x1))
				((x2)(x2))
				((y)(y))
			)
		)
	)
	(_instantiation xor3 0 23 (_component xor_gate )
		(_generic
			((del)((ns 4616189618054758400)))
		)
		(_port
			((x1)(s1))
			((x2)(s2))
			((y)(s3))
		)
		(_use (_implicit)
			(_generic
				((del)((ns 4616189618054758400)))
			)
			(_port
				((x1)(x1))
				((x2)(x2))
				((y)(y))
			)
		)
	)
	(_instantiation inv1 0 24 (_component inv_gate )
		(_port
			((x)(s3))
			((y)(y))
		)
		(_use (_implicit)
			(_generic
				((del)((ns 4616189618054758400)))
			)
			(_port
				((x)(x))
				((y)(y))
			)
		)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 2 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal v ~BIT_VECTOR{3~downto~0}~12 0 2 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_signal (_internal s1 ~extSTD.STANDARD.BIT 0 18 (_architecture (_uni ))))
		(_signal (_internal s2 ~extSTD.STANDARD.BIT 0 18 (_architecture (_uni ))))
		(_signal (_internal s3 ~extSTD.STANDARD.BIT 0 18 (_architecture (_uni ))))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
)
I 000036 55 551 0 cfg_circ_paritate
(_configuration VHDL (cfg_circ_paritate 0 27 (circ_paritate))
	(_version v147)
	(_time 1230512298310 2008.12.29 02:58:18)
	(_source (\./src/circuit_paritate.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 222d292626757137742c31787a)
	(_architecture struct
		(_instantiation xor1
			(_entity . poarta_xor behave
			)
		)
		(_instantiation xor2
			(_entity . poarta_xor behave
			)
		)
		(_instantiation xor3
			(_entity . poarta_xor behave
			)
		)
		(_instantiation inv1
			(_entity . inversor behave
			)
		)
	)
)
I 000059 55 1366          1230512298322 comport_concurent1
(_unit VHDL (circ_paritate 0 1 (comport_concurent1 0 37 ))
	(_version v147)
	(_time 1230512298323 2008.12.29 02:58:18)
	(_source (\./src/circuit_paritate.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 313e3a34396767273267776a60)
	(_entity
		(_time 1230502866788)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 2 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal v ~BIT_VECTOR{3~downto~0}~12 0 2 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_signal (_internal t1 ~extSTD.STANDARD.BIT 0 38 (_architecture (_uni ))))
		(_signal (_internal t2 ~extSTD.STANDARD.BIT 0 38 (_architecture (_uni ))))
		(_signal (_internal t3 ~extSTD.STANDARD.BIT 0 38 (_architecture (_uni ))))
		(_process
			(line__40(_architecture 0 0 40 (_assignment (_simple)(_target(1))(_sensitivity(4)))))
			(line__41(_architecture 1 0 41 (_assignment (_simple)(_target(4))(_sensitivity(2)(3)))))
			(line__42(_architecture 2 0 42 (_assignment (_simple)(_target(3))(_sensitivity(0(3))(0(2))))))
			(line__43(_architecture 3 0 43 (_assignment (_simple)(_target(2))(_sensitivity(0(1))(0(0))))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_model . comport_concurent1 4 -1
	)
)
I 000059 55 862           1230512298326 comport_concurent2
(_unit VHDL (circ_paritate 0 1 (comport_concurent2 0 46 ))
	(_version v147)
	(_time 1230512298327 2008.12.29 02:58:18)
	(_source (\./src/circuit_paritate.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 313e3a3439676727323d776a60)
	(_entity
		(_time 1230502866788)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 2 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal v ~BIT_VECTOR{3~downto~0}~12 0 2 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_process
			(line__49(_architecture 0 0 49 (_assignment (_simple)(_target(1))(_sensitivity(0(3))(0(2))(0(1))(0(0))))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_model . comport_concurent2 1 -1
	)
)
I 000059 55 1035          1230512298383 comport_secvential
(_unit VHDL (circ_paritate 0 1 (comport_secvential 0 8 ))
	(_version v147)
	(_time 1230512298384 2008.12.29 02:58:18)
	(_source (\./src/circuit_paritate.vhd\(\./src/circuit_paritate_secvential.vhd\)))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 707f7b71792626667220362b21)
	(_entity
		(_time 1230502866788)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 2 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal v ~BIT_VECTOR{3~downto~0}~12 0 2 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_variable (_internal nr_de_1 ~extSTD.STANDARD.INTEGER 1 17 (_process 0 ((i 0)))))
		(_process
			(line__11(_architecture 0 1 11 (_process (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . comport_secvential 1 -1
	)
)
I 000045 55 1522          1230512298433 test
(_unit VHDL (test 0 9 (test 0 12 ))
	(_version v147)
	(_time 1230512298434 2008.12.29 02:58:18)
	(_source (\./src/test.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 9e909291cec8c9899b9d8ac4ca)
	(_entity
		(_time 1230502951618)
	)
	(_component
		(circ_paritate
			(_object
				(_port (_internal v ~BIT_VECTOR{3~downto~0}~13 0 14 (_entity (_in ))))
				(_port (_internal y ~extSTD.STANDARD.BIT 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation et 0 23 (_component circ_paritate )
		(_port
			((v)(vector))
			((y)(paritate_para))
		)
		(_use (_entity . circ_paritate)
		)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~13 0 14 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_type (_internal ~BIT_VECTOR{3~downto~0}~132 0 18 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_signal (_internal vector ~BIT_VECTOR{3~downto~0}~132 0 18 (_architecture (_uni ))))
		(_signal (_internal paritate_para ~extSTD.STANDARD.BIT 0 19 (_architecture (_uni ))))
		(_process
			(line__25(_architecture 0 0 25 (_assignment (_simple)(_target(0)))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_split (0)
	)
	(_static
		(16843009 )
		(65793 )
		(16777473 )
		(257 )
		(16842753 )
		(65537 )
		(16777217 )
		(1 )
		(16843008 )
		(65792 )
		(16777472 )
		(256 )
		(16842752 )
		(65536 )
		(16777216 )
		(0 )
	)
	(_model . test 1 -1
	)
)
I 000027 55 330 0 cfg_test
(_configuration VHDL (cfg_test 0 31 (test))
	(_version v147)
	(_time 1230512298437 2008.12.29 02:58:18)
	(_source (\./src/test.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 9e919591cdc9cd8bc8c88ac4ca)
	(_architecture test
		(_instantiation et
			(_entity . circ_paritate comport_concurent1
			)
		)
	)
)
I 000061 55 1740          1230512298481 schift_register_arch
(_unit VHDL (shift_register 0 1 (schift_register_arch 0 9 ))
	(_version v147)
	(_time 1230512298482 2008.12.29 02:58:18)
	(_source (\./src/shift.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code cdc3c698919a90dbcacfd994ca)
	(_entity
		(_time 1230505916084)
	)
	(_object
		(_generic (_internal n ~extSTD.STANDARD.NATURAL 0 2 \4\ (_entity ((i 4)))))
		(_type (_internal ~BIT_VECTOR{n-1~downto~0}~12 0 3 (_array ~extSTD.STANDARD.BIT ((_downto (c 1 )(i 0))))))
		(_port (_internal p_in ~BIT_VECTOR{n-1~downto~0}~12 0 3 (_entity (_in ))))
		(_type (_internal ~BIT_VECTOR{n-1~downto~0}~122 0 4 (_array ~extSTD.STANDARD.BIT ((_downto (c 2 )(i 0))))))
		(_port (_internal p_out ~BIT_VECTOR{n-1~downto~0}~122 0 4 (_entity (_out ))))
		(_port (_internal reset ~extSTD.STANDARD.BIT 0 5 (_entity (_in ))))
		(_port (_internal clock ~extSTD.STANDARD.BIT 0 5 (_entity (_in ))))
		(_port (_internal shift ~extSTD.STANDARD.BIT 0 5 (_entity (_in ))))
		(_port (_internal LOAD ~extSTD.STANDARD.BIT 0 5 (_entity (_in ))))
		(_port (_internal s_in ~extSTD.STANDARD.BIT 0 6 (_entity (_in ))))
		(_type (_internal ~BIT_VECTOR{n-1~downto~0}~13 0 12 (_array ~extSTD.STANDARD.BIT ((_downto (c 3 )(i 0))))))
		(_variable (_internal reg ~BIT_VECTOR{n-1~downto~0}~13 0 12 (_process 0 )))
		(_process
			(line__11(_architecture 0 0 11 (_process (_simple)(_target(1))(_sensitivity(3))(_read(0)(5)))))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_model . schift_register_arch 4 -1
	)
)
I 000055 55 1085          1230512298538 behave_clk_gen
(_unit VHDL (clk_gen 0 1 (behave_clk_gen 0 6 ))
	(_version v147)
	(_time 1230512298539 2008.12.29 02:58:18)
	(_source (\./src/shift_test.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 0c03060a0c5b0a195a5f1b5658)
	(_entity
		(_time 1230507793619)
	)
	(_object
		(_generic (_internal t_high ~extSTD.STANDARD.TIME 0 2 \30.0 ns\ (_entity ((ns 4629137466983448576)))))
		(_generic (_internal t_period ~extSTD.STANDARD.TIME 0 2 \50.0 ns\ (_entity ((ns 4632233691727265792)))))
		(_generic (_internal t_reset ~extSTD.STANDARD.TIME 0 2 \10.0 ns\ (_entity ((ns 4621819117588971520)))))
		(_port (_internal clock ~extSTD.STANDARD.BIT 0 3 (_entity (_out ((i 1))))))
		(_port (_internal reset ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_process
			(line__8(_architecture 0 0 8 (_assignment (_simple)(_target(1)))))
			(line__10(_architecture 1 0 10 (_process (_wait_for)(_target(0)))))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behave_clk_gen 2 -1
	)
)
I 000047 55 851           1230512307287 behave
(_unit VHDL (poarta_xor 0 1 (behave 0 7 ))
	(_version v147)
	(_time 1230512307288 2008.12.29 02:58:27)
	(_source (\./src/porti.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 3b6e693e3f6c6e2c396f2f616b)
	(_entity
		(_time 1230503357260)
	)
	(_object
		(_generic (_internal del ~extSTD.STANDARD.TIME 0 2 \3.0 ns\ (_entity ((ns 4613937818241073152)))))
		(_port (_internal x1 ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal x2 ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 4 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behave 1 -1
	)
)
I 000047 55 782           1230512307293 behave
(_unit VHDL (inversor 0 15 (behave 0 21 ))
	(_version v147)
	(_time 1230512307294 2008.12.29 02:58:27)
	(_source (\./src/porti.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 3b6f603e3c6d692d3e6d296069)
	(_entity
		(_time 1230501682329)
	)
	(_object
		(_generic (_internal del ~extSTD.STANDARD.TIME 0 16 \4.0 ns\ (_entity ((ns 4616189618054758400)))))
		(_port (_internal x ~extSTD.STANDARD.BIT 0 17 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 18 (_entity (_out ))))
		(_process
			(line__24(_architecture 0 0 24 (_assignment (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behave 1 -1
	)
)
I 000047 55 2697          1230512307358 struct
(_unit VHDL (circ_paritate 0 1 (struct 0 6 ))
	(_version v147)
	(_time 1230512307359 2008.12.29 02:58:27)
	(_source (\./src/circuit_paritate.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 7a2e2b7b222c2c6c78773c212b)
	(_entity
		(_time 1230502866788)
	)
	(_component
		(xor_gate
			(_object
				(_generic (_internal del ~extSTD.STANDARD.TIME 0 8 (_entity -1 ((ns 4613937818241073152)))))
				(_port (_internal x1 ~extSTD.STANDARD.BIT 0 9 (_entity (_in ))))
				(_port (_internal x2 ~extSTD.STANDARD.BIT 0 9 (_entity (_in ))))
				(_port (_internal y ~extSTD.STANDARD.BIT 0 10 (_entity (_out ))))
			)
		)
		(inv_gate
			(_object
				(_generic (_internal del ~extSTD.STANDARD.TIME 0 14 (_entity -1 ((ns 4616189618054758400)))))
				(_port (_internal x ~extSTD.STANDARD.BIT 0 15 (_entity (_in ))))
				(_port (_internal y ~extSTD.STANDARD.BIT 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation xor1 0 21 (_component xor_gate )
		(_port
			((x1)(v(0)))
			((x2)(v(1)))
			((y)(s1))
		)
		(_use (_implicit)
			(_generic
				((del)((ns 4613937818241073152)))
			)
			(_port
				((x1)(x1))
				((x2)(x2))
				((y)(y))
			)
		)
	)
	(_instantiation xor2 0 22 (_component xor_gate )
		(_port
			((x1)(v(2)))
			((x2)(v(3)))
			((y)(s2))
		)
		(_use (_implicit)
			(_generic
				((del)((ns 4613937818241073152)))
			)
			(_port
				((x1)(x1))
				((x2)(x2))
				((y)(y))
			)
		)
	)
	(_instantiation xor3 0 23 (_component xor_gate )
		(_generic
			((del)((ns 4616189618054758400)))
		)
		(_port
			((x1)(s1))
			((x2)(s2))
			((y)(s3))
		)
		(_use (_implicit)
			(_generic
				((del)((ns 4616189618054758400)))
			)
			(_port
				((x1)(x1))
				((x2)(x2))
				((y)(y))
			)
		)
	)
	(_instantiation inv1 0 24 (_component inv_gate )
		(_port
			((x)(s3))
			((y)(y))
		)
		(_use (_implicit)
			(_generic
				((del)((ns 4616189618054758400)))
			)
			(_port
				((x)(x))
				((y)(y))
			)
		)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 2 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal v ~BIT_VECTOR{3~downto~0}~12 0 2 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_signal (_internal s1 ~extSTD.STANDARD.BIT 0 18 (_architecture (_uni ))))
		(_signal (_internal s2 ~extSTD.STANDARD.BIT 0 18 (_architecture (_uni ))))
		(_signal (_internal s3 ~extSTD.STANDARD.BIT 0 18 (_architecture (_uni ))))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
)
I 000036 55 551 0 cfg_circ_paritate
(_configuration VHDL (cfg_circ_paritate 0 27 (circ_paritate))
	(_version v147)
	(_time 1230512307362 2008.12.29 02:58:27)
	(_source (\./src/circuit_paritate.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 7a2e2b7b2d2d296f2c74692022)
	(_architecture struct
		(_instantiation xor1
			(_entity . poarta_xor behave
			)
		)
		(_instantiation xor2
			(_entity . poarta_xor behave
			)
		)
		(_instantiation xor3
			(_entity . poarta_xor behave
			)
		)
		(_instantiation inv1
			(_entity . inversor behave
			)
		)
	)
)
I 000059 55 1366          1230512307377 comport_concurent1
(_unit VHDL (circ_paritate 0 1 (comport_concurent1 0 37 ))
	(_version v147)
	(_time 1230512307378 2008.12.29 02:58:27)
	(_source (\./src/circuit_paritate.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 99cdc89699cfcf8f9acfdfc2c8)
	(_entity
		(_time 1230502866788)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 2 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal v ~BIT_VECTOR{3~downto~0}~12 0 2 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_signal (_internal t1 ~extSTD.STANDARD.BIT 0 38 (_architecture (_uni ))))
		(_signal (_internal t2 ~extSTD.STANDARD.BIT 0 38 (_architecture (_uni ))))
		(_signal (_internal t3 ~extSTD.STANDARD.BIT 0 38 (_architecture (_uni ))))
		(_process
			(line__40(_architecture 0 0 40 (_assignment (_simple)(_target(1))(_sensitivity(4)))))
			(line__41(_architecture 1 0 41 (_assignment (_simple)(_target(4))(_sensitivity(2)(3)))))
			(line__42(_architecture 2 0 42 (_assignment (_simple)(_target(3))(_sensitivity(0(3))(0(2))))))
			(line__43(_architecture 3 0 43 (_assignment (_simple)(_target(2))(_sensitivity(0(1))(0(0))))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_model . comport_concurent1 4 -1
	)
)
I 000059 55 862           1230512307381 comport_concurent2
(_unit VHDL (circ_paritate 0 1 (comport_concurent2 0 46 ))
	(_version v147)
	(_time 1230512307382 2008.12.29 02:58:27)
	(_source (\./src/circuit_paritate.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 99cdc89699cfcf8f9a95dfc2c8)
	(_entity
		(_time 1230502866788)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 2 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal v ~BIT_VECTOR{3~downto~0}~12 0 2 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_process
			(line__49(_architecture 0 0 49 (_assignment (_simple)(_target(1))(_sensitivity(0(3))(0(2))(0(1))(0(0))))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_model . comport_concurent2 1 -1
	)
)
I 000059 55 1035          1230512307444 comport_secvential
(_unit VHDL (circ_paritate 0 1 (comport_secvential 0 8 ))
	(_version v147)
	(_time 1230512307445 2008.12.29 02:58:27)
	(_source (\./src/circuit_paritate.vhd\(\./src/circuit_paritate_secvential.vhd\)))
	(_use (std(standard)))
	(_parameters dbg)
	(_code d7838685d98181c1d587918c86)
	(_entity
		(_time 1230502866788)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 2 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal v ~BIT_VECTOR{3~downto~0}~12 0 2 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_variable (_internal nr_de_1 ~extSTD.STANDARD.INTEGER 1 17 (_process 0 ((i 0)))))
		(_process
			(line__11(_architecture 0 1 11 (_process (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . comport_secvential 1 -1
	)
)
I 000045 55 1522          1230512307493 test
(_unit VHDL (test 0 9 (test 0 12 ))
	(_version v147)
	(_time 1230512307494 2008.12.29 02:58:27)
	(_source (\./src/test.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 06535100055051110305125c52)
	(_entity
		(_time 1230502951618)
	)
	(_component
		(circ_paritate
			(_object
				(_port (_internal v ~BIT_VECTOR{3~downto~0}~13 0 14 (_entity (_in ))))
				(_port (_internal y ~extSTD.STANDARD.BIT 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation et 0 23 (_component circ_paritate )
		(_port
			((v)(vector))
			((y)(paritate_para))
		)
		(_use (_entity . circ_paritate)
		)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~13 0 14 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_type (_internal ~BIT_VECTOR{3~downto~0}~132 0 18 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_signal (_internal vector ~BIT_VECTOR{3~downto~0}~132 0 18 (_architecture (_uni ))))
		(_signal (_internal paritate_para ~extSTD.STANDARD.BIT 0 19 (_architecture (_uni ))))
		(_process
			(line__25(_architecture 0 0 25 (_assignment (_simple)(_target(0)))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_split (0)
	)
	(_static
		(16843009 )
		(65793 )
		(16777473 )
		(257 )
		(16842753 )
		(65537 )
		(16777217 )
		(1 )
		(16843008 )
		(65792 )
		(16777472 )
		(256 )
		(16842752 )
		(65536 )
		(16777216 )
		(0 )
	)
	(_model . test 1 -1
	)
)
I 000027 55 330 0 cfg_test
(_configuration VHDL (cfg_test 0 31 (test))
	(_version v147)
	(_time 1230512307497 2008.12.29 02:58:27)
	(_source (\./src/test.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 06525600065155135050125c52)
	(_architecture test
		(_instantiation et
			(_entity . circ_paritate comport_concurent1
			)
		)
	)
)
I 000061 55 1740          1230512307539 schift_register_arch
(_unit VHDL (shift_register 0 1 (schift_register_arch 0 9 ))
	(_version v147)
	(_time 1230512307540 2008.12.29 02:58:27)
	(_source (\./src/shift.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 35606530386268233237216c32)
	(_entity
		(_time 1230505916084)
	)
	(_object
		(_generic (_internal n ~extSTD.STANDARD.NATURAL 0 2 \4\ (_entity ((i 4)))))
		(_type (_internal ~BIT_VECTOR{n-1~downto~0}~12 0 3 (_array ~extSTD.STANDARD.BIT ((_downto (c 1 )(i 0))))))
		(_port (_internal p_in ~BIT_VECTOR{n-1~downto~0}~12 0 3 (_entity (_in ))))
		(_type (_internal ~BIT_VECTOR{n-1~downto~0}~122 0 4 (_array ~extSTD.STANDARD.BIT ((_downto (c 2 )(i 0))))))
		(_port (_internal p_out ~BIT_VECTOR{n-1~downto~0}~122 0 4 (_entity (_out ))))
		(_port (_internal reset ~extSTD.STANDARD.BIT 0 5 (_entity (_in ))))
		(_port (_internal clock ~extSTD.STANDARD.BIT 0 5 (_entity (_in ))))
		(_port (_internal shift ~extSTD.STANDARD.BIT 0 5 (_entity (_in ))))
		(_port (_internal LOAD ~extSTD.STANDARD.BIT 0 5 (_entity (_in ))))
		(_port (_internal s_in ~extSTD.STANDARD.BIT 0 6 (_entity (_in ))))
		(_type (_internal ~BIT_VECTOR{n-1~downto~0}~13 0 12 (_array ~extSTD.STANDARD.BIT ((_downto (c 3 )(i 0))))))
		(_variable (_internal reg ~BIT_VECTOR{n-1~downto~0}~13 0 12 (_process 0 )))
		(_process
			(line__11(_architecture 0 0 11 (_process (_simple)(_target(1))(_sensitivity(3))(_read(0)(5)))))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_model . schift_register_arch 4 -1
	)
)
I 000055 55 1085          1230512307586 behave_clk_gen
(_unit VHDL (clk_gen 0 1 (behave_clk_gen 0 6 ))
	(_version v147)
	(_time 1230512307587 2008.12.29 02:58:27)
	(_source (\./src/shift_test.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 64303464333362713237733e30)
	(_entity
		(_time 1230507793619)
	)
	(_object
		(_generic (_internal t_high ~extSTD.STANDARD.TIME 0 2 \30.0 ns\ (_entity ((ns 4629137466983448576)))))
		(_generic (_internal t_period ~extSTD.STANDARD.TIME 0 2 \50.0 ns\ (_entity ((ns 4632233691727265792)))))
		(_generic (_internal t_reset ~extSTD.STANDARD.TIME 0 2 \10.0 ns\ (_entity ((ns 4621819117588971520)))))
		(_port (_internal clock ~extSTD.STANDARD.BIT 0 3 (_entity (_out ((i 1))))))
		(_port (_internal reset ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_process
			(line__8(_architecture 0 0 8 (_assignment (_simple)(_target(1)))))
			(line__10(_architecture 1 0 10 (_process (_wait_for)(_target(0)))))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behave_clk_gen 2 -1
	)
)
I 000047 55 851           1230512321407 behave
(_unit VHDL (poarta_xor 0 1 (behave 0 7 ))
	(_version v147)
	(_time 1230512321408 2008.12.29 02:58:41)
	(_source (\./src/porti.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 61306361363634766335753b31)
	(_entity
		(_time 1230503357260)
	)
	(_object
		(_generic (_internal del ~extSTD.STANDARD.TIME 0 2 \3.0 ns\ (_entity ((ns 4613937818241073152)))))
		(_port (_internal x1 ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal x2 ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 4 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behave 1 -1
	)
)
I 000047 55 782           1230512321413 behave
(_unit VHDL (inversor 0 15 (behave 0 21 ))
	(_version v147)
	(_time 1230512321414 2008.12.29 02:58:41)
	(_source (\./src/porti.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 61316a61353733776437733a33)
	(_entity
		(_time 1230501682329)
	)
	(_object
		(_generic (_internal del ~extSTD.STANDARD.TIME 0 16 \4.0 ns\ (_entity ((ns 4616189618054758400)))))
		(_port (_internal x ~extSTD.STANDARD.BIT 0 17 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 18 (_entity (_out ))))
		(_process
			(line__24(_architecture 0 0 24 (_assignment (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behave 1 -1
	)
)
I 000047 55 2697          1230512321489 struct
(_unit VHDL (circ_paritate 0 1 (struct 0 6 ))
	(_version v147)
	(_time 1230512321490 2008.12.29 02:58:41)
	(_source (\./src/circuit_paritate.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code afffaef8f0f9f9b9ada2e9f4fe)
	(_entity
		(_time 1230502866788)
	)
	(_component
		(xor_gate
			(_object
				(_generic (_internal del ~extSTD.STANDARD.TIME 0 8 (_entity -1 ((ns 4613937818241073152)))))
				(_port (_internal x1 ~extSTD.STANDARD.BIT 0 9 (_entity (_in ))))
				(_port (_internal x2 ~extSTD.STANDARD.BIT 0 9 (_entity (_in ))))
				(_port (_internal y ~extSTD.STANDARD.BIT 0 10 (_entity (_out ))))
			)
		)
		(inv_gate
			(_object
				(_generic (_internal del ~extSTD.STANDARD.TIME 0 14 (_entity -1 ((ns 4616189618054758400)))))
				(_port (_internal x ~extSTD.STANDARD.BIT 0 15 (_entity (_in ))))
				(_port (_internal y ~extSTD.STANDARD.BIT 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation xor1 0 21 (_component xor_gate )
		(_port
			((x1)(v(0)))
			((x2)(v(1)))
			((y)(s1))
		)
		(_use (_implicit)
			(_generic
				((del)((ns 4613937818241073152)))
			)
			(_port
				((x1)(x1))
				((x2)(x2))
				((y)(y))
			)
		)
	)
	(_instantiation xor2 0 22 (_component xor_gate )
		(_port
			((x1)(v(2)))
			((x2)(v(3)))
			((y)(s2))
		)
		(_use (_implicit)
			(_generic
				((del)((ns 4613937818241073152)))
			)
			(_port
				((x1)(x1))
				((x2)(x2))
				((y)(y))
			)
		)
	)
	(_instantiation xor3 0 23 (_component xor_gate )
		(_generic
			((del)((ns 4616189618054758400)))
		)
		(_port
			((x1)(s1))
			((x2)(s2))
			((y)(s3))
		)
		(_use (_implicit)
			(_generic
				((del)((ns 4616189618054758400)))
			)
			(_port
				((x1)(x1))
				((x2)(x2))
				((y)(y))
			)
		)
	)
	(_instantiation inv1 0 24 (_component inv_gate )
		(_port
			((x)(s3))
			((y)(y))
		)
		(_use (_implicit)
			(_generic
				((del)((ns 4616189618054758400)))
			)
			(_port
				((x)(x))
				((y)(y))
			)
		)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 2 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal v ~BIT_VECTOR{3~downto~0}~12 0 2 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_signal (_internal s1 ~extSTD.STANDARD.BIT 0 18 (_architecture (_uni ))))
		(_signal (_internal s2 ~extSTD.STANDARD.BIT 0 18 (_architecture (_uni ))))
		(_signal (_internal s3 ~extSTD.STANDARD.BIT 0 18 (_architecture (_uni ))))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
)
I 000036 55 551 0 cfg_circ_paritate
(_configuration VHDL (cfg_circ_paritate 0 27 (circ_paritate))
	(_version v147)
	(_time 1230512321493 2008.12.29 02:58:41)
	(_source (\./src/circuit_paritate.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code afffaef8fff8fcbaf9a1bcf5f7)
	(_architecture struct
		(_instantiation xor1
			(_entity . poarta_xor behave
			)
		)
		(_instantiation xor2
			(_entity . poarta_xor behave
			)
		)
		(_instantiation xor3
			(_entity . poarta_xor behave
			)
		)
		(_instantiation inv1
			(_entity . inversor behave
			)
		)
	)
)
I 000059 55 1366          1230512321507 comport_concurent1
(_unit VHDL (circ_paritate 0 1 (comport_concurent1 0 37 ))
	(_version v147)
	(_time 1230512321508 2008.12.29 02:58:41)
	(_source (\./src/circuit_paritate.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code cf9fce9a909999d9cc9989949e)
	(_entity
		(_time 1230502866788)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 2 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal v ~BIT_VECTOR{3~downto~0}~12 0 2 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_signal (_internal t1 ~extSTD.STANDARD.BIT 0 38 (_architecture (_uni ))))
		(_signal (_internal t2 ~extSTD.STANDARD.BIT 0 38 (_architecture (_uni ))))
		(_signal (_internal t3 ~extSTD.STANDARD.BIT 0 38 (_architecture (_uni ))))
		(_process
			(line__40(_architecture 0 0 40 (_assignment (_simple)(_target(1))(_sensitivity(4)))))
			(line__41(_architecture 1 0 41 (_assignment (_simple)(_target(4))(_sensitivity(2)(3)))))
			(line__42(_architecture 2 0 42 (_assignment (_simple)(_target(3))(_sensitivity(0(3))(0(2))))))
			(line__43(_architecture 3 0 43 (_assignment (_simple)(_target(2))(_sensitivity(0(1))(0(0))))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_model . comport_concurent1 4 -1
	)
)
I 000059 55 862           1230512321511 comport_concurent2
(_unit VHDL (circ_paritate 0 1 (comport_concurent2 0 46 ))
	(_version v147)
	(_time 1230512321512 2008.12.29 02:58:41)
	(_source (\./src/circuit_paritate.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code cf9fce9a909999d9ccc389949e)
	(_entity
		(_time 1230502866788)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 2 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal v ~BIT_VECTOR{3~downto~0}~12 0 2 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_process
			(line__49(_architecture 0 0 49 (_assignment (_simple)(_target(1))(_sensitivity(0(3))(0(2))(0(1))(0(0))))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_model . comport_concurent2 1 -1
	)
)
I 000059 55 1035          1230512321579 comport_secvential
(_unit VHDL (circ_paritate 0 1 (comport_secvential 0 8 ))
	(_version v147)
	(_time 1230512321580 2008.12.29 02:58:41)
	(_source (\./src/circuit_paritate.vhd\(\./src/circuit_paritate_secvential.vhd\)))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 0d5d0d0b505b5b1b0f5d4b565c)
	(_entity
		(_time 1230502866788)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 2 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal v ~BIT_VECTOR{3~downto~0}~12 0 2 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_variable (_internal nr_de_1 ~extSTD.STANDARD.INTEGER 1 17 (_process 0 ((i 0)))))
		(_process
			(line__11(_architecture 0 1 11 (_process (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . comport_secvential 1 -1
	)
)
I 000045 55 1522          1230512321629 test
(_unit VHDL (test 0 9 (test 0 12 ))
	(_version v147)
	(_time 1230512321630 2008.12.29 02:58:41)
	(_source (\./src/test.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 3c6d3b396a6a6b2b393f286668)
	(_entity
		(_time 1230502951618)
	)
	(_component
		(circ_paritate
			(_object
				(_port (_internal v ~BIT_VECTOR{3~downto~0}~13 0 14 (_entity (_in ))))
				(_port (_internal y ~extSTD.STANDARD.BIT 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation et 0 23 (_component circ_paritate )
		(_port
			((v)(vector))
			((y)(paritate_para))
		)
		(_use (_entity . circ_paritate)
		)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~13 0 14 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_type (_internal ~BIT_VECTOR{3~downto~0}~132 0 18 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_signal (_internal vector ~BIT_VECTOR{3~downto~0}~132 0 18 (_architecture (_uni ))))
		(_signal (_internal paritate_para ~extSTD.STANDARD.BIT 0 19 (_architecture (_uni ))))
		(_process
			(line__25(_architecture 0 0 25 (_assignment (_simple)(_target(0)))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_split (0)
	)
	(_static
		(16843009 )
		(65793 )
		(16777473 )
		(257 )
		(16842753 )
		(65537 )
		(16777217 )
		(1 )
		(16843008 )
		(65792 )
		(16777472 )
		(256 )
		(16842752 )
		(65536 )
		(16777216 )
		(0 )
	)
	(_model . test 1 -1
	)
)
I 000027 55 330 0 cfg_test
(_configuration VHDL (cfg_test 0 31 (test))
	(_version v147)
	(_time 1230512321633 2008.12.29 02:58:41)
	(_source (\./src/test.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 3c6c3c39696b6f296a6a286668)
	(_architecture test
		(_instantiation et
			(_entity . circ_paritate comport_concurent1
			)
		)
	)
)
I 000061 55 1740          1230512321678 schift_register_arch
(_unit VHDL (shift_register 0 1 (schift_register_arch 0 9 ))
	(_version v147)
	(_time 1230512321679 2008.12.29 02:58:41)
	(_source (\./src/shift.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 6b3a6b6b313c367d6c697f326c)
	(_entity
		(_time 1230505916084)
	)
	(_object
		(_generic (_internal n ~extSTD.STANDARD.NATURAL 0 2 \4\ (_entity ((i 4)))))
		(_type (_internal ~BIT_VECTOR{n-1~downto~0}~12 0 3 (_array ~extSTD.STANDARD.BIT ((_downto (c 1 )(i 0))))))
		(_port (_internal p_in ~BIT_VECTOR{n-1~downto~0}~12 0 3 (_entity (_in ))))
		(_type (_internal ~BIT_VECTOR{n-1~downto~0}~122 0 4 (_array ~extSTD.STANDARD.BIT ((_downto (c 2 )(i 0))))))
		(_port (_internal p_out ~BIT_VECTOR{n-1~downto~0}~122 0 4 (_entity (_out ))))
		(_port (_internal reset ~extSTD.STANDARD.BIT 0 5 (_entity (_in ))))
		(_port (_internal clock ~extSTD.STANDARD.BIT 0 5 (_entity (_in ))))
		(_port (_internal shift ~extSTD.STANDARD.BIT 0 5 (_entity (_in ))))
		(_port (_internal LOAD ~extSTD.STANDARD.BIT 0 5 (_entity (_in ))))
		(_port (_internal s_in ~extSTD.STANDARD.BIT 0 6 (_entity (_in ))))
		(_type (_internal ~BIT_VECTOR{n-1~downto~0}~13 0 12 (_array ~extSTD.STANDARD.BIT ((_downto (c 3 )(i 0))))))
		(_variable (_internal reg ~BIT_VECTOR{n-1~downto~0}~13 0 12 (_process 0 )))
		(_process
			(line__11(_architecture 0 0 11 (_process (_simple)(_target(1))(_sensitivity(3))(_read(0)(5)))))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_model . schift_register_arch 4 -1
	)
)
I 000055 55 1085          1230512321727 behave_clk_gen
(_unit VHDL (clk_gen 0 1 (behave_clk_gen 0 6 ))
	(_version v147)
	(_time 1230512321728 2008.12.29 02:58:41)
	(_source (\./src/shift_test.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code a9f9a9fef3feafbcfffabef3fd)
	(_entity
		(_time 1230507793619)
	)
	(_object
		(_generic (_internal t_high ~extSTD.STANDARD.TIME 0 2 \30.0 ns\ (_entity ((ns 4629137466983448576)))))
		(_generic (_internal t_period ~extSTD.STANDARD.TIME 0 2 \50.0 ns\ (_entity ((ns 4632233691727265792)))))
		(_generic (_internal t_reset ~extSTD.STANDARD.TIME 0 2 \10.0 ns\ (_entity ((ns 4621819117588971520)))))
		(_port (_internal clock ~extSTD.STANDARD.BIT 0 3 (_entity (_out ((i 1))))))
		(_port (_internal reset ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_process
			(line__8(_architecture 0 0 8 (_assignment (_simple)(_target(1)))))
			(line__10(_architecture 1 0 10 (_process (_wait_for)(_target(0)))))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behave_clk_gen 2 -1
	)
)
I 000056 55 3304          1230512321743 shift_test_arch
(_unit VHDL (shift_test 0 1 (shift_test_arch 0 20 ))
	(_version v147)
	(_time 1230512321745 2008.12.29 02:58:41)
	(_source (\./src/shift_test.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code b9e8b9edb8eee4afbdbdade0be)
	(_entity
		(_time 1230506042688)
	)
	(_component
		(clk_gen
			(_object
				(_generic (_internal t_high ~extSTD.STANDARD.TIME 0 30 (_entity -1 ((ns 4629137466983448576)))))
				(_generic (_internal t_period ~extSTD.STANDARD.TIME 0 30 (_entity -1 ((ns 4632233691727265792)))))
				(_generic (_internal t_reset ~extSTD.STANDARD.TIME 0 30 (_entity -1 ((ns 4621819117588971520)))))
				(_port (_internal clock ~extSTD.STANDARD.BIT 0 31 (_entity (_out ((i 1))))))
				(_port (_internal reset ~extSTD.STANDARD.BIT 0 31 (_entity (_out ))))
			)
		)
		(shift_register
			(_object
				(_generic (_internal n ~extSTD.STANDARD.NATURAL 0 22 (_entity -1 ((i 4)))))
				(_type (_internal ~BIT_VECTOR{n-1~downto~0}~13 0 23 (_array ~extSTD.STANDARD.BIT ((_downto (c 1 )(i 0))))))
				(_port (_internal p_in ~BIT_VECTOR{n-1~downto~0}~13 0 23 (_entity (_in ))))
				(_type (_internal ~BIT_VECTOR{n-1~downto~0}~132 0 24 (_array ~extSTD.STANDARD.BIT ((_downto (c 2 )(i 0))))))
				(_port (_internal p_out ~BIT_VECTOR{n-1~downto~0}~132 0 24 (_entity (_out ))))
				(_port (_internal reset ~extSTD.STANDARD.BIT 0 25 (_entity (_in ))))
				(_port (_internal clock ~extSTD.STANDARD.BIT 0 25 (_entity (_in ))))
				(_port (_internal shift ~extSTD.STANDARD.BIT 0 25 (_entity (_in ))))
				(_port (_internal LOAD ~extSTD.STANDARD.BIT 0 25 (_entity (_in ))))
				(_port (_internal s_in ~extSTD.STANDARD.BIT 0 26 (_entity (_in ))))
			)
		)
	)
	(_instantiation st 0 40 (_component clk_gen )
		(_port
			((clock)(clock))
		)
		(_use (_entity . clk_gen)
		)
	)
	(_instantiation test1 0 41 (_component shift_register )
		(_port
			((p_in)(p_in))
			((p_out)(p_out))
			((reset)((i 0)))
			((clock)(clock))
			((shift)((i 0)))
			((LOAD)((i 0)))
			((s_in)((i 0)))
		)
		(_use (_entity . shift_register)
			(_port
				((p_in)(p_in))
				((p_out)(p_out))
				((reset)(reset))
				((clock)(clock))
				((shift)(shift))
				((LOAD)(LOAD))
				((s_in)(s_in))
			)
		)
	)
	(_object
		(_signal (_internal clock ~extSTD.STANDARD.BIT 0 34 (_architecture (_uni ))))
		(_type (_internal ~BIT_VECTOR{3~downto~0}~13 0 35 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_signal (_internal p_out ~BIT_VECTOR{3~downto~0}~13 0 35 (_architecture (_uni ))))
		(_signal (_internal p_in ~BIT_VECTOR{3~downto~0}~13 0 36 (_architecture (_uni ))))
		(_signal (_internal start ~extSTD.STANDARD.BIT 0 37 (_architecture (_uni ))))
		(_signal (_internal step_no ~extSTD.STANDARD.INTEGER 0 38 (_architecture (_uni ))))
		(_process
			(line__42(_architecture 0 0 42 (_process (_simple)(_target(2)(4))(_sensitivity(0))(_read(4)))))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
	(_static
		(65537 )
	)
	(_model . shift_test_arch 3 -1
	)
)
I 000047 55 851           1230512358294 behave
(_unit VHDL (poarta_xor 0 1 (behave 0 7 ))
	(_version v147)
	(_time 1230512358295 2008.12.29 02:59:18)
	(_source (\./src/porti.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 808f828ed6d7d59782d494dad0)
	(_entity
		(_time 1230503357260)
	)
	(_object
		(_generic (_internal del ~extSTD.STANDARD.TIME 0 2 \3.0 ns\ (_entity ((ns 4613937818241073152)))))
		(_port (_internal x1 ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal x2 ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 4 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behave 1 -1
	)
)
I 000047 55 782           1230512358300 behave
(_unit VHDL (inversor 0 15 (behave 0 21 ))
	(_version v147)
	(_time 1230512358301 2008.12.29 02:59:18)
	(_source (\./src/porti.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 808e8b8ed5d6d29685d692dbd2)
	(_entity
		(_time 1230501682329)
	)
	(_object
		(_generic (_internal del ~extSTD.STANDARD.TIME 0 16 \4.0 ns\ (_entity ((ns 4616189618054758400)))))
		(_port (_internal x ~extSTD.STANDARD.BIT 0 17 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 18 (_entity (_out ))))
		(_process
			(line__24(_architecture 0 0 24 (_assignment (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behave 1 -1
	)
)
I 000047 55 2697          1230512358378 struct
(_unit VHDL (circ_paritate 0 1 (struct 0 6 ))
	(_version v147)
	(_time 1230512358379 2008.12.29 02:59:18)
	(_source (\./src/circuit_paritate.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code cec0cf9b929898d8ccc388959f)
	(_entity
		(_time 1230502866788)
	)
	(_component
		(xor_gate
			(_object
				(_generic (_internal del ~extSTD.STANDARD.TIME 0 8 (_entity -1 ((ns 4613937818241073152)))))
				(_port (_internal x1 ~extSTD.STANDARD.BIT 0 9 (_entity (_in ))))
				(_port (_internal x2 ~extSTD.STANDARD.BIT 0 9 (_entity (_in ))))
				(_port (_internal y ~extSTD.STANDARD.BIT 0 10 (_entity (_out ))))
			)
		)
		(inv_gate
			(_object
				(_generic (_internal del ~extSTD.STANDARD.TIME 0 14 (_entity -1 ((ns 4616189618054758400)))))
				(_port (_internal x ~extSTD.STANDARD.BIT 0 15 (_entity (_in ))))
				(_port (_internal y ~extSTD.STANDARD.BIT 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation xor1 0 21 (_component xor_gate )
		(_port
			((x1)(v(0)))
			((x2)(v(1)))
			((y)(s1))
		)
		(_use (_implicit)
			(_generic
				((del)((ns 4613937818241073152)))
			)
			(_port
				((x1)(x1))
				((x2)(x2))
				((y)(y))
			)
		)
	)
	(_instantiation xor2 0 22 (_component xor_gate )
		(_port
			((x1)(v(2)))
			((x2)(v(3)))
			((y)(s2))
		)
		(_use (_implicit)
			(_generic
				((del)((ns 4613937818241073152)))
			)
			(_port
				((x1)(x1))
				((x2)(x2))
				((y)(y))
			)
		)
	)
	(_instantiation xor3 0 23 (_component xor_gate )
		(_generic
			((del)((ns 4616189618054758400)))
		)
		(_port
			((x1)(s1))
			((x2)(s2))
			((y)(s3))
		)
		(_use (_implicit)
			(_generic
				((del)((ns 4616189618054758400)))
			)
			(_port
				((x1)(x1))
				((x2)(x2))
				((y)(y))
			)
		)
	)
	(_instantiation inv1 0 24 (_component inv_gate )
		(_port
			((x)(s3))
			((y)(y))
		)
		(_use (_implicit)
			(_generic
				((del)((ns 4616189618054758400)))
			)
			(_port
				((x)(x))
				((y)(y))
			)
		)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 2 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal v ~BIT_VECTOR{3~downto~0}~12 0 2 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_signal (_internal s1 ~extSTD.STANDARD.BIT 0 18 (_architecture (_uni ))))
		(_signal (_internal s2 ~extSTD.STANDARD.BIT 0 18 (_architecture (_uni ))))
		(_signal (_internal s3 ~extSTD.STANDARD.BIT 0 18 (_architecture (_uni ))))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
)
I 000036 55 551 0 cfg_circ_paritate
(_configuration VHDL (cfg_circ_paritate 0 27 (circ_paritate))
	(_version v147)
	(_time 1230512358382 2008.12.29 02:59:18)
	(_source (\./src/circuit_paritate.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code cec0cf9b9d999ddb98c0dd9496)
	(_architecture struct
		(_instantiation xor1
			(_entity . poarta_xor behave
			)
		)
		(_instantiation xor2
			(_entity . poarta_xor behave
			)
		)
		(_instantiation xor3
			(_entity . poarta_xor behave
			)
		)
		(_instantiation inv1
			(_entity . inversor behave
			)
		)
	)
)
I 000059 55 1366          1230512358411 comport_concurent1
(_unit VHDL (circ_paritate 0 1 (comport_concurent1 0 37 ))
	(_version v147)
	(_time 1230512358412 2008.12.29 02:59:18)
	(_source (\./src/circuit_paritate.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code ede3ecbeb0bbbbfbeebbabb6bc)
	(_entity
		(_time 1230502866788)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 2 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal v ~BIT_VECTOR{3~downto~0}~12 0 2 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_signal (_internal t1 ~extSTD.STANDARD.BIT 0 38 (_architecture (_uni ))))
		(_signal (_internal t2 ~extSTD.STANDARD.BIT 0 38 (_architecture (_uni ))))
		(_signal (_internal t3 ~extSTD.STANDARD.BIT 0 38 (_architecture (_uni ))))
		(_process
			(line__40(_architecture 0 0 40 (_assignment (_simple)(_target(1))(_sensitivity(4)))))
			(line__41(_architecture 1 0 41 (_assignment (_simple)(_target(4))(_sensitivity(2)(3)))))
			(line__42(_architecture 2 0 42 (_assignment (_simple)(_target(3))(_sensitivity(0(3))(0(2))))))
			(line__43(_architecture 3 0 43 (_assignment (_simple)(_target(2))(_sensitivity(0(1))(0(0))))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_model . comport_concurent1 4 -1
	)
)
I 000059 55 862           1230512358415 comport_concurent2
(_unit VHDL (circ_paritate 0 1 (comport_concurent2 0 46 ))
	(_version v147)
	(_time 1230512358416 2008.12.29 02:59:18)
	(_source (\./src/circuit_paritate.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code ede3ecbeb0bbbbfbeee1abb6bc)
	(_entity
		(_time 1230502866788)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 2 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal v ~BIT_VECTOR{3~downto~0}~12 0 2 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_process
			(line__49(_architecture 0 0 49 (_assignment (_simple)(_target(1))(_sensitivity(0(3))(0(2))(0(1))(0(0))))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_model . comport_concurent2 1 -1
	)
)
I 000059 55 1035          1230512358477 comport_secvential
(_unit VHDL (circ_paritate 0 1 (comport_secvential 0 8 ))
	(_version v147)
	(_time 1230512358478 2008.12.29 02:59:18)
	(_source (\./src/circuit_paritate.vhd\(\./src/circuit_paritate_secvential.vhd\)))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 2b252b2f707d7d3d297b6d707a)
	(_entity
		(_time 1230502866788)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 2 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal v ~BIT_VECTOR{3~downto~0}~12 0 2 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_variable (_internal nr_de_1 ~extSTD.STANDARD.INTEGER 1 17 (_process 0 ((i 0)))))
		(_process
			(line__11(_architecture 0 1 11 (_process (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . comport_secvential 1 -1
	)
)
I 000045 55 1522          1230512358526 test
(_unit VHDL (test 0 9 (test 0 12 ))
	(_version v147)
	(_time 1230512358527 2008.12.29 02:59:18)
	(_source (\./src/test.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 6a656d6a3e3c3d7d6f697e303e)
	(_entity
		(_time 1230502951618)
	)
	(_component
		(circ_paritate
			(_object
				(_port (_internal v ~BIT_VECTOR{3~downto~0}~13 0 14 (_entity (_in ))))
				(_port (_internal y ~extSTD.STANDARD.BIT 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation et 0 23 (_component circ_paritate )
		(_port
			((v)(vector))
			((y)(paritate_para))
		)
		(_use (_entity . circ_paritate)
		)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~13 0 14 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_type (_internal ~BIT_VECTOR{3~downto~0}~132 0 18 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_signal (_internal vector ~BIT_VECTOR{3~downto~0}~132 0 18 (_architecture (_uni ))))
		(_signal (_internal paritate_para ~extSTD.STANDARD.BIT 0 19 (_architecture (_uni ))))
		(_process
			(line__25(_architecture 0 0 25 (_assignment (_simple)(_target(0)))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_split (0)
	)
	(_static
		(16843009 )
		(65793 )
		(16777473 )
		(257 )
		(16842753 )
		(65537 )
		(16777217 )
		(1 )
		(16843008 )
		(65792 )
		(16777472 )
		(256 )
		(16842752 )
		(65536 )
		(16777216 )
		(0 )
	)
	(_model . test 1 -1
	)
)
I 000027 55 330 0 cfg_test
(_configuration VHDL (cfg_test 0 31 (test))
	(_version v147)
	(_time 1230512358530 2008.12.29 02:59:18)
	(_source (\./src/test.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 6a646a6a3d3d397f3c3c7e303e)
	(_architecture test
		(_instantiation et
			(_entity . circ_paritate comport_concurent1
			)
		)
	)
)
I 000061 55 1740          1230512358575 schift_register_arch
(_unit VHDL (shift_register 0 1 (schift_register_arch 0 9 ))
	(_version v147)
	(_time 1230512358576 2008.12.29 02:59:18)
	(_source (\./src/shift.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 9897989798cfc58e9f9a8cc19f)
	(_entity
		(_time 1230505916084)
	)
	(_object
		(_generic (_internal n ~extSTD.STANDARD.NATURAL 0 2 \4\ (_entity ((i 4)))))
		(_type (_internal ~BIT_VECTOR{n-1~downto~0}~12 0 3 (_array ~extSTD.STANDARD.BIT ((_downto (c 1 )(i 0))))))
		(_port (_internal p_in ~BIT_VECTOR{n-1~downto~0}~12 0 3 (_entity (_in ))))
		(_type (_internal ~BIT_VECTOR{n-1~downto~0}~122 0 4 (_array ~extSTD.STANDARD.BIT ((_downto (c 2 )(i 0))))))
		(_port (_internal p_out ~BIT_VECTOR{n-1~downto~0}~122 0 4 (_entity (_out ))))
		(_port (_internal reset ~extSTD.STANDARD.BIT 0 5 (_entity (_in ))))
		(_port (_internal clock ~extSTD.STANDARD.BIT 0 5 (_entity (_in ))))
		(_port (_internal shift ~extSTD.STANDARD.BIT 0 5 (_entity (_in ))))
		(_port (_internal LOAD ~extSTD.STANDARD.BIT 0 5 (_entity (_in ))))
		(_port (_internal s_in ~extSTD.STANDARD.BIT 0 6 (_entity (_in ))))
		(_type (_internal ~BIT_VECTOR{n-1~downto~0}~13 0 12 (_array ~extSTD.STANDARD.BIT ((_downto (c 3 )(i 0))))))
		(_variable (_internal reg ~BIT_VECTOR{n-1~downto~0}~13 0 12 (_process 0 )))
		(_process
			(line__11(_architecture 0 0 11 (_process (_simple)(_target(1))(_sensitivity(3))(_read(0)(5)))))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_model . schift_register_arch 4 -1
	)
)
I 000055 55 1085          1230512358624 behave_clk_gen
(_unit VHDL (clk_gen 0 1 (behave_clk_gen 0 6 ))
	(_version v147)
	(_time 1230512358625 2008.12.29 02:59:18)
	(_source (\./src/shift_test.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code c7c9c7929390c1d29194d09d93)
	(_entity
		(_time 1230507793619)
	)
	(_object
		(_generic (_internal t_high ~extSTD.STANDARD.TIME 0 2 \30.0 ns\ (_entity ((ns 4629137466983448576)))))
		(_generic (_internal t_period ~extSTD.STANDARD.TIME 0 2 \50.0 ns\ (_entity ((ns 4632233691727265792)))))
		(_generic (_internal t_reset ~extSTD.STANDARD.TIME 0 2 \10.0 ns\ (_entity ((ns 4621819117588971520)))))
		(_port (_internal clock ~extSTD.STANDARD.BIT 0 3 (_entity (_out ((i 1))))))
		(_port (_internal reset ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_process
			(line__8(_architecture 0 0 8 (_assignment (_simple)(_target(1)))))
			(line__10(_architecture 1 0 10 (_process (_wait_for)(_target(0)))))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behave_clk_gen 2 -1
	)
)
I 000047 55 851           1230512375092 behave
(_unit VHDL (poarta_xor 0 1 (behave 0 7 ))
	(_version v147)
	(_time 1230512375093 2008.12.29 02:59:35)
	(_source (\./src/porti.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 21752525767674362375357b71)
	(_entity
		(_time 1230503357260)
	)
	(_object
		(_generic (_internal del ~extSTD.STANDARD.TIME 0 2 \3.0 ns\ (_entity ((ns 4613937818241073152)))))
		(_port (_internal x1 ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal x2 ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 4 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behave 1 -1
	)
)
I 000047 55 782           1230512375098 behave
(_unit VHDL (inversor 0 15 (behave 0 21 ))
	(_version v147)
	(_time 1230512375099 2008.12.29 02:59:35)
	(_source (\./src/porti.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 21742c25757773372477337a73)
	(_entity
		(_time 1230501682329)
	)
	(_object
		(_generic (_internal del ~extSTD.STANDARD.TIME 0 16 \4.0 ns\ (_entity ((ns 4616189618054758400)))))
		(_port (_internal x ~extSTD.STANDARD.BIT 0 17 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 18 (_entity (_out ))))
		(_process
			(line__24(_architecture 0 0 24 (_assignment (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behave 1 -1
	)
)
I 000047 55 2697          1230512375179 struct
(_unit VHDL (circ_paritate 0 1 (struct 0 6 ))
	(_version v147)
	(_time 1230512375180 2008.12.29 02:59:35)
	(_source (\./src/circuit_paritate.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 6f3a686f303939796d6229343e)
	(_entity
		(_time 1230502866788)
	)
	(_component
		(xor_gate
			(_object
				(_generic (_internal del ~extSTD.STANDARD.TIME 0 8 (_entity -1 ((ns 4613937818241073152)))))
				(_port (_internal x1 ~extSTD.STANDARD.BIT 0 9 (_entity (_in ))))
				(_port (_internal x2 ~extSTD.STANDARD.BIT 0 9 (_entity (_in ))))
				(_port (_internal y ~extSTD.STANDARD.BIT 0 10 (_entity (_out ))))
			)
		)
		(inv_gate
			(_object
				(_generic (_internal del ~extSTD.STANDARD.TIME 0 14 (_entity -1 ((ns 4616189618054758400)))))
				(_port (_internal x ~extSTD.STANDARD.BIT 0 15 (_entity (_in ))))
				(_port (_internal y ~extSTD.STANDARD.BIT 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation xor1 0 21 (_component xor_gate )
		(_port
			((x1)(v(0)))
			((x2)(v(1)))
			((y)(s1))
		)
		(_use (_implicit)
			(_generic
				((del)((ns 4613937818241073152)))
			)
			(_port
				((x1)(x1))
				((x2)(x2))
				((y)(y))
			)
		)
	)
	(_instantiation xor2 0 22 (_component xor_gate )
		(_port
			((x1)(v(2)))
			((x2)(v(3)))
			((y)(s2))
		)
		(_use (_implicit)
			(_generic
				((del)((ns 4613937818241073152)))
			)
			(_port
				((x1)(x1))
				((x2)(x2))
				((y)(y))
			)
		)
	)
	(_instantiation xor3 0 23 (_component xor_gate )
		(_generic
			((del)((ns 4616189618054758400)))
		)
		(_port
			((x1)(s1))
			((x2)(s2))
			((y)(s3))
		)
		(_use (_implicit)
			(_generic
				((del)((ns 4616189618054758400)))
			)
			(_port
				((x1)(x1))
				((x2)(x2))
				((y)(y))
			)
		)
	)
	(_instantiation inv1 0 24 (_component inv_gate )
		(_port
			((x)(s3))
			((y)(y))
		)
		(_use (_implicit)
			(_generic
				((del)((ns 4616189618054758400)))
			)
			(_port
				((x)(x))
				((y)(y))
			)
		)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 2 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal v ~BIT_VECTOR{3~downto~0}~12 0 2 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_signal (_internal s1 ~extSTD.STANDARD.BIT 0 18 (_architecture (_uni ))))
		(_signal (_internal s2 ~extSTD.STANDARD.BIT 0 18 (_architecture (_uni ))))
		(_signal (_internal s3 ~extSTD.STANDARD.BIT 0 18 (_architecture (_uni ))))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
)
I 000036 55 551 0 cfg_circ_paritate
(_configuration VHDL (cfg_circ_paritate 0 27 (circ_paritate))
	(_version v147)
	(_time 1230512375183 2008.12.29 02:59:35)
	(_source (\./src/circuit_paritate.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 6f3a686f3f383c7a39617c3537)
	(_architecture struct
		(_instantiation xor1
			(_entity . poarta_xor behave
			)
		)
		(_instantiation xor2
			(_entity . poarta_xor behave
			)
		)
		(_instantiation xor3
			(_entity . poarta_xor behave
			)
		)
		(_instantiation inv1
			(_entity . inversor behave
			)
		)
	)
)
I 000059 55 1366          1230512375229 comport_concurent1
(_unit VHDL (circ_paritate 0 1 (comport_concurent1 0 37 ))
	(_version v147)
	(_time 1230512375230 2008.12.29 02:59:35)
	(_source (\./src/circuit_paritate.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 9ecb9991c2c8c8889dc8d8c5cf)
	(_entity
		(_time 1230502866788)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 2 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal v ~BIT_VECTOR{3~downto~0}~12 0 2 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_signal (_internal t1 ~extSTD.STANDARD.BIT 0 38 (_architecture (_uni ))))
		(_signal (_internal t2 ~extSTD.STANDARD.BIT 0 38 (_architecture (_uni ))))
		(_signal (_internal t3 ~extSTD.STANDARD.BIT 0 38 (_architecture (_uni ))))
		(_process
			(line__40(_architecture 0 0 40 (_assignment (_simple)(_target(1))(_sensitivity(4)))))
			(line__41(_architecture 1 0 41 (_assignment (_simple)(_target(4))(_sensitivity(2)(3)))))
			(line__42(_architecture 2 0 42 (_assignment (_simple)(_target(3))(_sensitivity(0(3))(0(2))))))
			(line__43(_architecture 3 0 43 (_assignment (_simple)(_target(2))(_sensitivity(0(1))(0(0))))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_model . comport_concurent1 4 -1
	)
)
I 000059 55 862           1230512375233 comport_concurent2
(_unit VHDL (circ_paritate 0 1 (comport_concurent2 0 46 ))
	(_version v147)
	(_time 1230512375234 2008.12.29 02:59:35)
	(_source (\./src/circuit_paritate.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code adf8aafaf0fbfbbbaea1ebf6fc)
	(_entity
		(_time 1230502866788)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 2 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal v ~BIT_VECTOR{3~downto~0}~12 0 2 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_process
			(line__49(_architecture 0 0 49 (_assignment (_simple)(_target(1))(_sensitivity(0(3))(0(2))(0(1))(0(0))))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_model . comport_concurent2 1 -1
	)
)
I 000059 55 1035          1230512375291 comport_secvential
(_unit VHDL (circ_paritate 0 1 (comport_secvential 0 8 ))
	(_version v147)
	(_time 1230512375292 2008.12.29 02:59:35)
	(_source (\./src/circuit_paritate.vhd\(\./src/circuit_paritate_secvential.vhd\)))
	(_use (std(standard)))
	(_parameters dbg)
	(_code dc89db8e868a8acade8c9a878d)
	(_entity
		(_time 1230502866788)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 2 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal v ~BIT_VECTOR{3~downto~0}~12 0 2 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_variable (_internal nr_de_1 ~extSTD.STANDARD.INTEGER 1 17 (_process 0 ((i 0)))))
		(_process
			(line__11(_architecture 0 1 11 (_process (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . comport_secvential 1 -1
	)
)
I 000045 55 1522          1230512375341 test
(_unit VHDL (test 0 9 (test 0 12 ))
	(_version v147)
	(_time 1230512375342 2008.12.29 02:59:35)
	(_source (\./src/test.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 0b5f0a0d5c5d5c1c0e081f515f)
	(_entity
		(_time 1230502951618)
	)
	(_component
		(circ_paritate
			(_object
				(_port (_internal v ~BIT_VECTOR{3~downto~0}~13 0 14 (_entity (_in ))))
				(_port (_internal y ~extSTD.STANDARD.BIT 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation et 0 23 (_component circ_paritate )
		(_port
			((v)(vector))
			((y)(paritate_para))
		)
		(_use (_entity . circ_paritate)
		)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~13 0 14 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_type (_internal ~BIT_VECTOR{3~downto~0}~132 0 18 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_signal (_internal vector ~BIT_VECTOR{3~downto~0}~132 0 18 (_architecture (_uni ))))
		(_signal (_internal paritate_para ~extSTD.STANDARD.BIT 0 19 (_architecture (_uni ))))
		(_process
			(line__25(_architecture 0 0 25 (_assignment (_simple)(_target(0)))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_split (0)
	)
	(_static
		(16843009 )
		(65793 )
		(16777473 )
		(257 )
		(16842753 )
		(65537 )
		(16777217 )
		(1 )
		(16843008 )
		(65792 )
		(16777472 )
		(256 )
		(16842752 )
		(65536 )
		(16777216 )
		(0 )
	)
	(_model . test 1 -1
	)
)
I 000027 55 330 0 cfg_test
(_configuration VHDL (cfg_test 0 31 (test))
	(_version v147)
	(_time 1230512375345 2008.12.29 02:59:35)
	(_source (\./src/test.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 1a4f1c1d4d4d490f4c4c0e404e)
	(_architecture test
		(_instantiation et
			(_entity . circ_paritate comport_concurent1
			)
		)
	)
)
I 000061 55 1740          1230512375395 schift_register_arch
(_unit VHDL (shift_register 0 1 (schift_register_arch 0 9 ))
	(_version v147)
	(_time 1230512375396 2008.12.29 02:59:35)
	(_source (\./src/shift.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 491d4f4b481e145f4e4b5d104e)
	(_entity
		(_time 1230505916084)
	)
	(_object
		(_generic (_internal n ~extSTD.STANDARD.NATURAL 0 2 \4\ (_entity ((i 4)))))
		(_type (_internal ~BIT_VECTOR{n-1~downto~0}~12 0 3 (_array ~extSTD.STANDARD.BIT ((_downto (c 1 )(i 0))))))
		(_port (_internal p_in ~BIT_VECTOR{n-1~downto~0}~12 0 3 (_entity (_in ))))
		(_type (_internal ~BIT_VECTOR{n-1~downto~0}~122 0 4 (_array ~extSTD.STANDARD.BIT ((_downto (c 2 )(i 0))))))
		(_port (_internal p_out ~BIT_VECTOR{n-1~downto~0}~122 0 4 (_entity (_out ))))
		(_port (_internal reset ~extSTD.STANDARD.BIT 0 5 (_entity (_in ))))
		(_port (_internal clock ~extSTD.STANDARD.BIT 0 5 (_entity (_in ))))
		(_port (_internal shift ~extSTD.STANDARD.BIT 0 5 (_entity (_in ))))
		(_port (_internal LOAD ~extSTD.STANDARD.BIT 0 5 (_entity (_in ))))
		(_port (_internal s_in ~extSTD.STANDARD.BIT 0 6 (_entity (_in ))))
		(_type (_internal ~BIT_VECTOR{n-1~downto~0}~13 0 12 (_array ~extSTD.STANDARD.BIT ((_downto (c 3 )(i 0))))))
		(_variable (_internal reg ~BIT_VECTOR{n-1~downto~0}~13 0 12 (_process 0 )))
		(_process
			(line__11(_architecture 0 0 11 (_process (_simple)(_target(1))(_sensitivity(3))(_read(0)(5)))))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_model . schift_register_arch 4 -1
	)
)
I 000055 55 1085          1230512375444 behave_clk_gen
(_unit VHDL (clk_gen 0 1 (behave_clk_gen 0 6 ))
	(_version v147)
	(_time 1230512375445 2008.12.29 02:59:35)
	(_source (\./src/shift_test.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 782d7e79232f7e6d2e2b6f222c)
	(_entity
		(_time 1230507793619)
	)
	(_object
		(_generic (_internal t_high ~extSTD.STANDARD.TIME 0 2 \30.0 ns\ (_entity ((ns 4629137466983448576)))))
		(_generic (_internal t_period ~extSTD.STANDARD.TIME 0 2 \50.0 ns\ (_entity ((ns 4632233691727265792)))))
		(_generic (_internal t_reset ~extSTD.STANDARD.TIME 0 2 \10.0 ns\ (_entity ((ns 4621819117588971520)))))
		(_port (_internal clock ~extSTD.STANDARD.BIT 0 3 (_entity (_out ((i 1))))))
		(_port (_internal reset ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_process
			(line__8(_architecture 0 0 8 (_assignment (_simple)(_target(1)))))
			(line__10(_architecture 1 0 10 (_process (_wait_for)(_target(0)))))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behave_clk_gen 2 -1
	)
)
I 000056 55 3386          1230512375450 shift_test_arch
(_unit VHDL (shift_test 0 1 (shift_test_arch 0 20 ))
	(_version v147)
	(_time 1230512375451 2008.12.29 02:59:35)
	(_source (\./src/shift_test.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 782c7e79782f256e7c796c217f)
	(_entity
		(_time 1230506042688)
	)
	(_component
		(clk_gen
			(_object
				(_generic (_internal t_high ~extSTD.STANDARD.TIME 0 30 (_entity -1 ((ns 4629137466983448576)))))
				(_generic (_internal t_period ~extSTD.STANDARD.TIME 0 30 (_entity -1 ((ns 4632233691727265792)))))
				(_generic (_internal t_reset ~extSTD.STANDARD.TIME 0 30 (_entity -1 ((ns 4621819117588971520)))))
				(_port (_internal clock ~extSTD.STANDARD.BIT 0 31 (_entity (_out ((i 1))))))
				(_port (_internal reset ~extSTD.STANDARD.BIT 0 31 (_entity (_out ))))
			)
		)
		(shift_register
			(_object
				(_generic (_internal n ~extSTD.STANDARD.NATURAL 0 22 (_entity -1 ((i 4)))))
				(_type (_internal ~BIT_VECTOR{n-1~downto~0}~13 0 23 (_array ~extSTD.STANDARD.BIT ((_downto (c 1 )(i 0))))))
				(_port (_internal p_in ~BIT_VECTOR{n-1~downto~0}~13 0 23 (_entity (_in ))))
				(_type (_internal ~BIT_VECTOR{n-1~downto~0}~132 0 24 (_array ~extSTD.STANDARD.BIT ((_downto (c 2 )(i 0))))))
				(_port (_internal p_out ~BIT_VECTOR{n-1~downto~0}~132 0 24 (_entity (_out ))))
				(_port (_internal reset ~extSTD.STANDARD.BIT 0 25 (_entity (_in ))))
				(_port (_internal clock ~extSTD.STANDARD.BIT 0 25 (_entity (_in ))))
				(_port (_internal shift ~extSTD.STANDARD.BIT 0 25 (_entity (_in ))))
				(_port (_internal LOAD ~extSTD.STANDARD.BIT 0 25 (_entity (_in ))))
				(_port (_internal s_in ~extSTD.STANDARD.BIT 0 26 (_entity (_in ))))
			)
		)
	)
	(_instantiation st 0 41 (_component clk_gen )
		(_port
			((clock)(clock))
		)
		(_use (_entity . clk_gen)
		)
	)
	(_instantiation test1 0 42 (_component shift_register )
		(_port
			((p_in)(p_in))
			((p_out)(p_out))
			((reset)((i 0)))
			((clock)(clock))
			((shift)((i 0)))
			((LOAD)(load))
			((s_in)((i 0)))
		)
		(_use (_entity . shift_register)
			(_port
				((p_in)(p_in))
				((p_out)(p_out))
				((reset)(reset))
				((clock)(clock))
				((shift)(shift))
				((LOAD)(LOAD))
				((s_in)(s_in))
			)
		)
	)
	(_object
		(_signal (_internal clock ~extSTD.STANDARD.BIT 0 34 (_architecture (_uni ))))
		(_type (_internal ~BIT_VECTOR{3~downto~0}~13 0 35 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_signal (_internal p_out ~BIT_VECTOR{3~downto~0}~13 0 35 (_architecture (_uni ))))
		(_signal (_internal p_in ~BIT_VECTOR{3~downto~0}~13 0 36 (_architecture (_uni ))))
		(_signal (_internal start ~extSTD.STANDARD.BIT 0 37 (_architecture (_uni ))))
		(_signal (_internal step_no ~extSTD.STANDARD.INTEGER 0 38 (_architecture (_uni ))))
		(_signal (_internal load ~extSTD.STANDARD.BIT 0 39 (_architecture (_uni ))))
		(_process
			(line__43(_architecture 0 0 43 (_process (_simple)(_target(2)(4)(5))(_sensitivity(0))(_read(4)))))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
	(_static
		(65537 )
	)
	(_model . shift_test_arch 3 -1
	)
)
I 000055 55 1085          1230512598690 behave_clk_gen
(_unit VHDL (clk_gen 0 1 (behave_clk_gen 0 6 ))
	(_version v147)
	(_time 1230512598691 2008.12.29 03:03:18)
	(_source (\./src/shift_test.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 9d99ca929aca9b88cbce8ac7c9)
	(_entity
		(_time 1230507793619)
	)
	(_object
		(_generic (_internal t_high ~extSTD.STANDARD.TIME 0 2 \30.0 ns\ (_entity ((ns 4629137466983448576)))))
		(_generic (_internal t_period ~extSTD.STANDARD.TIME 0 2 \50.0 ns\ (_entity ((ns 4632233691727265792)))))
		(_generic (_internal t_reset ~extSTD.STANDARD.TIME 0 2 \10.0 ns\ (_entity ((ns 4621819117588971520)))))
		(_port (_internal clock ~extSTD.STANDARD.BIT 0 3 (_entity (_out ((i 1))))))
		(_port (_internal reset ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_process
			(line__8(_architecture 0 0 8 (_assignment (_simple)(_target(1)))))
			(line__10(_architecture 1 0 10 (_process (_wait_for)(_target(0)))))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behave_clk_gen 2 -1
	)
)
I 000056 55 3386          1230512598696 shift_test_arch
(_unit VHDL (shift_test 0 1 (shift_test_arch 0 20 ))
	(_version v147)
	(_time 1230512598697 2008.12.29 03:03:18)
	(_source (\./src/shift_test.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 9d98ca92c1cac08b999c89c49a)
	(_entity
		(_time 1230506042688)
	)
	(_component
		(clk_gen
			(_object
				(_generic (_internal t_high ~extSTD.STANDARD.TIME 0 30 (_entity -1 ((ns 4629137466983448576)))))
				(_generic (_internal t_period ~extSTD.STANDARD.TIME 0 30 (_entity -1 ((ns 4632233691727265792)))))
				(_generic (_internal t_reset ~extSTD.STANDARD.TIME 0 30 (_entity -1 ((ns 4621819117588971520)))))
				(_port (_internal clock ~extSTD.STANDARD.BIT 0 31 (_entity (_out ((i 1))))))
				(_port (_internal reset ~extSTD.STANDARD.BIT 0 31 (_entity (_out ))))
			)
		)
		(shift_register
			(_object
				(_generic (_internal n ~extSTD.STANDARD.NATURAL 0 22 (_entity -1 ((i 4)))))
				(_type (_internal ~BIT_VECTOR{n-1~downto~0}~13 0 23 (_array ~extSTD.STANDARD.BIT ((_downto (c 1 )(i 0))))))
				(_port (_internal p_in ~BIT_VECTOR{n-1~downto~0}~13 0 23 (_entity (_in ))))
				(_type (_internal ~BIT_VECTOR{n-1~downto~0}~132 0 24 (_array ~extSTD.STANDARD.BIT ((_downto (c 2 )(i 0))))))
				(_port (_internal p_out ~BIT_VECTOR{n-1~downto~0}~132 0 24 (_entity (_out ))))
				(_port (_internal reset ~extSTD.STANDARD.BIT 0 25 (_entity (_in ))))
				(_port (_internal clock ~extSTD.STANDARD.BIT 0 25 (_entity (_in ))))
				(_port (_internal shift ~extSTD.STANDARD.BIT 0 25 (_entity (_in ))))
				(_port (_internal LOAD ~extSTD.STANDARD.BIT 0 25 (_entity (_in ))))
				(_port (_internal s_in ~extSTD.STANDARD.BIT 0 26 (_entity (_in ))))
			)
		)
	)
	(_instantiation st 0 41 (_component clk_gen )
		(_port
			((clock)(clock))
		)
		(_use (_entity . clk_gen)
		)
	)
	(_instantiation test1 0 42 (_component shift_register )
		(_port
			((p_in)(p_in))
			((p_out)(p_out))
			((reset)((i 0)))
			((clock)(clock))
			((shift)((i 0)))
			((LOAD)(load))
			((s_in)((i 0)))
		)
		(_use (_entity . shift_register)
			(_port
				((p_in)(p_in))
				((p_out)(p_out))
				((reset)(reset))
				((clock)(clock))
				((shift)(shift))
				((LOAD)(LOAD))
				((s_in)(s_in))
			)
		)
	)
	(_object
		(_signal (_internal clock ~extSTD.STANDARD.BIT 0 34 (_architecture (_uni ))))
		(_type (_internal ~BIT_VECTOR{3~downto~0}~13 0 35 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_signal (_internal p_out ~BIT_VECTOR{3~downto~0}~13 0 35 (_architecture (_uni ))))
		(_signal (_internal p_in ~BIT_VECTOR{3~downto~0}~13 0 36 (_architecture (_uni ))))
		(_signal (_internal start ~extSTD.STANDARD.BIT 0 37 (_architecture (_uni ))))
		(_signal (_internal step_no ~extSTD.STANDARD.NATURAL 0 38 (_architecture (_uni ))))
		(_signal (_internal load ~extSTD.STANDARD.BIT 0 39 (_architecture (_uni ))))
		(_process
			(line__43(_architecture 0 0 43 (_process (_simple)(_target(2)(4)(5))(_sensitivity(0))(_read(4)))))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
	(_static
		(65537 )
	)
	(_model . shift_test_arch 3 -1
	)
)
I 000047 55 851           1230513033548 behave
(_unit VHDL (poarta_xor 0 1 (behave 0 7 ))
	(_version v147)
	(_time 1230513033549 2008.12.29 03:10:33)
	(_source (\./src/porti.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 51025152060604465305450b01)
	(_entity
		(_time 1230503357260)
	)
	(_object
		(_generic (_internal del ~extSTD.STANDARD.TIME 0 2 \3.0 ns\ (_entity ((ns 4613937818241073152)))))
		(_port (_internal x1 ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal x2 ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 4 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behave 1 -1
	)
)
I 000047 55 782           1230513033554 behave
(_unit VHDL (inversor 0 15 (behave 0 21 ))
	(_version v147)
	(_time 1230513033555 2008.12.29 03:10:33)
	(_source (\./src/porti.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 61336861353733776437733a33)
	(_entity
		(_time 1230501682329)
	)
	(_object
		(_generic (_internal del ~extSTD.STANDARD.TIME 0 16 \4.0 ns\ (_entity ((ns 4616189618054758400)))))
		(_port (_internal x ~extSTD.STANDARD.BIT 0 17 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 18 (_entity (_out ))))
		(_process
			(line__24(_architecture 0 0 24 (_assignment (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behave 1 -1
	)
)
I 000047 55 2697          1230513033646 struct
(_unit VHDL (circ_paritate 0 1 (struct 0 6 ))
	(_version v147)
	(_time 1230513033647 2008.12.29 03:10:33)
	(_source (\./src/circuit_paritate.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code beecbdeae2e8e8a8bcb3f8e5ef)
	(_entity
		(_time 1230502866788)
	)
	(_component
		(xor_gate
			(_object
				(_generic (_internal del ~extSTD.STANDARD.TIME 0 8 (_entity -1 ((ns 4613937818241073152)))))
				(_port (_internal x1 ~extSTD.STANDARD.BIT 0 9 (_entity (_in ))))
				(_port (_internal x2 ~extSTD.STANDARD.BIT 0 9 (_entity (_in ))))
				(_port (_internal y ~extSTD.STANDARD.BIT 0 10 (_entity (_out ))))
			)
		)
		(inv_gate
			(_object
				(_generic (_internal del ~extSTD.STANDARD.TIME 0 14 (_entity -1 ((ns 4616189618054758400)))))
				(_port (_internal x ~extSTD.STANDARD.BIT 0 15 (_entity (_in ))))
				(_port (_internal y ~extSTD.STANDARD.BIT 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation xor1 0 21 (_component xor_gate )
		(_port
			((x1)(v(0)))
			((x2)(v(1)))
			((y)(s1))
		)
		(_use (_implicit)
			(_generic
				((del)((ns 4613937818241073152)))
			)
			(_port
				((x1)(x1))
				((x2)(x2))
				((y)(y))
			)
		)
	)
	(_instantiation xor2 0 22 (_component xor_gate )
		(_port
			((x1)(v(2)))
			((x2)(v(3)))
			((y)(s2))
		)
		(_use (_implicit)
			(_generic
				((del)((ns 4613937818241073152)))
			)
			(_port
				((x1)(x1))
				((x2)(x2))
				((y)(y))
			)
		)
	)
	(_instantiation xor3 0 23 (_component xor_gate )
		(_generic
			((del)((ns 4616189618054758400)))
		)
		(_port
			((x1)(s1))
			((x2)(s2))
			((y)(s3))
		)
		(_use (_implicit)
			(_generic
				((del)((ns 4616189618054758400)))
			)
			(_port
				((x1)(x1))
				((x2)(x2))
				((y)(y))
			)
		)
	)
	(_instantiation inv1 0 24 (_component inv_gate )
		(_port
			((x)(s3))
			((y)(y))
		)
		(_use (_implicit)
			(_generic
				((del)((ns 4616189618054758400)))
			)
			(_port
				((x)(x))
				((y)(y))
			)
		)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 2 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal v ~BIT_VECTOR{3~downto~0}~12 0 2 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_signal (_internal s1 ~extSTD.STANDARD.BIT 0 18 (_architecture (_uni ))))
		(_signal (_internal s2 ~extSTD.STANDARD.BIT 0 18 (_architecture (_uni ))))
		(_signal (_internal s3 ~extSTD.STANDARD.BIT 0 18 (_architecture (_uni ))))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
)
I 000036 55 551 0 cfg_circ_paritate
(_configuration VHDL (cfg_circ_paritate 0 27 (circ_paritate))
	(_version v147)
	(_time 1230513033650 2008.12.29 03:10:33)
	(_source (\./src/circuit_paritate.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code beecbdeaede9edabe8b0ade4e6)
	(_architecture struct
		(_instantiation xor1
			(_entity . poarta_xor behave
			)
		)
		(_instantiation xor2
			(_entity . poarta_xor behave
			)
		)
		(_instantiation xor3
			(_entity . poarta_xor behave
			)
		)
		(_instantiation inv1
			(_entity . inversor behave
			)
		)
	)
)
I 000059 55 1366          1230513033665 comport_concurent1
(_unit VHDL (circ_paritate 0 1 (comport_concurent1 0 37 ))
	(_version v147)
	(_time 1230513033666 2008.12.29 03:10:33)
	(_source (\./src/circuit_paritate.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code ce9ccd9b929898d8cd9888959f)
	(_entity
		(_time 1230502866788)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 2 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal v ~BIT_VECTOR{3~downto~0}~12 0 2 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_signal (_internal t1 ~extSTD.STANDARD.BIT 0 38 (_architecture (_uni ))))
		(_signal (_internal t2 ~extSTD.STANDARD.BIT 0 38 (_architecture (_uni ))))
		(_signal (_internal t3 ~extSTD.STANDARD.BIT 0 38 (_architecture (_uni ))))
		(_process
			(line__40(_architecture 0 0 40 (_assignment (_simple)(_target(1))(_sensitivity(4)))))
			(line__41(_architecture 1 0 41 (_assignment (_simple)(_target(4))(_sensitivity(2)(3)))))
			(line__42(_architecture 2 0 42 (_assignment (_simple)(_target(3))(_sensitivity(0(3))(0(2))))))
			(line__43(_architecture 3 0 43 (_assignment (_simple)(_target(2))(_sensitivity(0(1))(0(0))))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_model . comport_concurent1 4 -1
	)
)
I 000059 55 862           1230513033669 comport_concurent2
(_unit VHDL (circ_paritate 0 1 (comport_concurent2 0 46 ))
	(_version v147)
	(_time 1230513033670 2008.12.29 03:10:33)
	(_source (\./src/circuit_paritate.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code ce9ccd9b929898d8cdc288959f)
	(_entity
		(_time 1230502866788)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 2 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal v ~BIT_VECTOR{3~downto~0}~12 0 2 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_process
			(line__49(_architecture 0 0 49 (_assignment (_simple)(_target(1))(_sensitivity(0(3))(0(2))(0(1))(0(0))))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_model . comport_concurent2 1 -1
	)
)
I 000059 55 1035          1230513033728 comport_secvential
(_unit VHDL (circ_paritate 0 1 (comport_secvential 0 8 ))
	(_version v147)
	(_time 1230513033729 2008.12.29 03:10:33)
	(_source (\./src/circuit_paritate.vhd\(\./src/circuit_paritate_secvential.vhd\)))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 0c5e0e0a565a5a1a0e5c4a575d)
	(_entity
		(_time 1230502866788)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 2 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal v ~BIT_VECTOR{3~downto~0}~12 0 2 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_variable (_internal nr_de_1 ~extSTD.STANDARD.INTEGER 1 17 (_process 0 ((i 0)))))
		(_process
			(line__11(_architecture 0 1 11 (_process (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . comport_secvential 1 -1
	)
)
I 000045 55 1522          1230513033777 test
(_unit VHDL (test 0 9 (test 0 12 ))
	(_version v147)
	(_time 1230513033778 2008.12.29 03:10:33)
	(_source (\./src/test.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 3b683e3e6c6d6c2c3e382f616f)
	(_entity
		(_time 1230502951618)
	)
	(_component
		(circ_paritate
			(_object
				(_port (_internal v ~BIT_VECTOR{3~downto~0}~13 0 14 (_entity (_in ))))
				(_port (_internal y ~extSTD.STANDARD.BIT 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation et 0 23 (_component circ_paritate )
		(_port
			((v)(vector))
			((y)(paritate_para))
		)
		(_use (_entity . circ_paritate)
		)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~13 0 14 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_type (_internal ~BIT_VECTOR{3~downto~0}~132 0 18 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_signal (_internal vector ~BIT_VECTOR{3~downto~0}~132 0 18 (_architecture (_uni ))))
		(_signal (_internal paritate_para ~extSTD.STANDARD.BIT 0 19 (_architecture (_uni ))))
		(_process
			(line__25(_architecture 0 0 25 (_assignment (_simple)(_target(0)))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_split (0)
	)
	(_static
		(16843009 )
		(65793 )
		(16777473 )
		(257 )
		(16842753 )
		(65537 )
		(16777217 )
		(1 )
		(16843008 )
		(65792 )
		(16777472 )
		(256 )
		(16842752 )
		(65536 )
		(16777216 )
		(0 )
	)
	(_model . test 1 -1
	)
)
I 000027 55 330 0 cfg_test
(_configuration VHDL (cfg_test 0 31 (test))
	(_version v147)
	(_time 1230513033781 2008.12.29 03:10:33)
	(_source (\./src/test.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 3b69393e6f6c682e6d6d2f616f)
	(_architecture test
		(_instantiation et
			(_entity . circ_paritate comport_concurent1
			)
		)
	)
)
I 000055 55 1085          1230513033843 behave_clk_gen
(_unit VHDL (clk_gen 0 1 (behave_clk_gen 0 6 ))
	(_version v147)
	(_time 1230513033844 2008.12.29 03:10:33)
	(_source (\./src/shift_test.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 792b7b78232e7f6c2f2a6e232d)
	(_entity
		(_time 1230507793619)
	)
	(_object
		(_generic (_internal t_high ~extSTD.STANDARD.TIME 0 2 \30.0 ns\ (_entity ((ns 4629137466983448576)))))
		(_generic (_internal t_period ~extSTD.STANDARD.TIME 0 2 \50.0 ns\ (_entity ((ns 4632233691727265792)))))
		(_generic (_internal t_reset ~extSTD.STANDARD.TIME 0 2 \10.0 ns\ (_entity ((ns 4621819117588971520)))))
		(_port (_internal clock ~extSTD.STANDARD.BIT 0 3 (_entity (_out ((i 1))))))
		(_port (_internal reset ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_process
			(line__8(_architecture 0 0 8 (_assignment (_simple)(_target(1)))))
			(line__10(_architecture 1 0 10 (_process (_wait_for)(_target(0)))))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behave_clk_gen 2 -1
	)
)
I 000047 55 851           1230513042967 behave
(_unit VHDL (poarta_xor 0 1 (behave 0 7 ))
	(_version v147)
	(_time 1230513042968 2008.12.29 03:10:42)
	(_source (\./src/porti.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 20712524767775372274347a70)
	(_entity
		(_time 1230503357260)
	)
	(_object
		(_generic (_internal del ~extSTD.STANDARD.TIME 0 2 \3.0 ns\ (_entity ((ns 4613937818241073152)))))
		(_port (_internal x1 ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal x2 ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 4 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behave 1 -1
	)
)
I 000047 55 782           1230513042973 behave
(_unit VHDL (inversor 0 15 (behave 0 21 ))
	(_version v147)
	(_time 1230513042974 2008.12.29 03:10:42)
	(_source (\./src/porti.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 2f7f232b2c797d392a793d747d)
	(_entity
		(_time 1230501682329)
	)
	(_object
		(_generic (_internal del ~extSTD.STANDARD.TIME 0 16 \4.0 ns\ (_entity ((ns 4616189618054758400)))))
		(_port (_internal x ~extSTD.STANDARD.BIT 0 17 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 18 (_entity (_out ))))
		(_process
			(line__24(_architecture 0 0 24 (_assignment (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behave 1 -1
	)
)
I 000047 55 2697          1230513043041 struct
(_unit VHDL (circ_paritate 0 1 (struct 0 6 ))
	(_version v147)
	(_time 1230513043042 2008.12.29 03:10:43)
	(_source (\./src/circuit_paritate.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 6e3e686e323838786c6328353f)
	(_entity
		(_time 1230502866788)
	)
	(_component
		(xor_gate
			(_object
				(_generic (_internal del ~extSTD.STANDARD.TIME 0 8 (_entity -1 ((ns 4613937818241073152)))))
				(_port (_internal x1 ~extSTD.STANDARD.BIT 0 9 (_entity (_in ))))
				(_port (_internal x2 ~extSTD.STANDARD.BIT 0 9 (_entity (_in ))))
				(_port (_internal y ~extSTD.STANDARD.BIT 0 10 (_entity (_out ))))
			)
		)
		(inv_gate
			(_object
				(_generic (_internal del ~extSTD.STANDARD.TIME 0 14 (_entity -1 ((ns 4616189618054758400)))))
				(_port (_internal x ~extSTD.STANDARD.BIT 0 15 (_entity (_in ))))
				(_port (_internal y ~extSTD.STANDARD.BIT 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation xor1 0 21 (_component xor_gate )
		(_port
			((x1)(v(0)))
			((x2)(v(1)))
			((y)(s1))
		)
		(_use (_implicit)
			(_generic
				((del)((ns 4613937818241073152)))
			)
			(_port
				((x1)(x1))
				((x2)(x2))
				((y)(y))
			)
		)
	)
	(_instantiation xor2 0 22 (_component xor_gate )
		(_port
			((x1)(v(2)))
			((x2)(v(3)))
			((y)(s2))
		)
		(_use (_implicit)
			(_generic
				((del)((ns 4613937818241073152)))
			)
			(_port
				((x1)(x1))
				((x2)(x2))
				((y)(y))
			)
		)
	)
	(_instantiation xor3 0 23 (_component xor_gate )
		(_generic
			((del)((ns 4616189618054758400)))
		)
		(_port
			((x1)(s1))
			((x2)(s2))
			((y)(s3))
		)
		(_use (_implicit)
			(_generic
				((del)((ns 4616189618054758400)))
			)
			(_port
				((x1)(x1))
				((x2)(x2))
				((y)(y))
			)
		)
	)
	(_instantiation inv1 0 24 (_component inv_gate )
		(_port
			((x)(s3))
			((y)(y))
		)
		(_use (_implicit)
			(_generic
				((del)((ns 4616189618054758400)))
			)
			(_port
				((x)(x))
				((y)(y))
			)
		)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 2 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal v ~BIT_VECTOR{3~downto~0}~12 0 2 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_signal (_internal s1 ~extSTD.STANDARD.BIT 0 18 (_architecture (_uni ))))
		(_signal (_internal s2 ~extSTD.STANDARD.BIT 0 18 (_architecture (_uni ))))
		(_signal (_internal s3 ~extSTD.STANDARD.BIT 0 18 (_architecture (_uni ))))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
)
I 000036 55 551 0 cfg_circ_paritate
(_configuration VHDL (cfg_circ_paritate 0 27 (circ_paritate))
	(_version v147)
	(_time 1230513043045 2008.12.29 03:10:43)
	(_source (\./src/circuit_paritate.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 6e3e686e3d393d7b38607d3436)
	(_architecture struct
		(_instantiation xor1
			(_entity . poarta_xor behave
			)
		)
		(_instantiation xor2
			(_entity . poarta_xor behave
			)
		)
		(_instantiation xor3
			(_entity . poarta_xor behave
			)
		)
		(_instantiation inv1
			(_entity . inversor behave
			)
		)
	)
)
I 000059 55 1366          1230513043054 comport_concurent1
(_unit VHDL (circ_paritate 0 1 (comport_concurent1 0 37 ))
	(_version v147)
	(_time 1230513043055 2008.12.29 03:10:43)
	(_source (\./src/circuit_paritate.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 7d2d7b7c202b2b6b7e2b3b262c)
	(_entity
		(_time 1230502866788)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 2 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal v ~BIT_VECTOR{3~downto~0}~12 0 2 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_signal (_internal t1 ~extSTD.STANDARD.BIT 0 38 (_architecture (_uni ))))
		(_signal (_internal t2 ~extSTD.STANDARD.BIT 0 38 (_architecture (_uni ))))
		(_signal (_internal t3 ~extSTD.STANDARD.BIT 0 38 (_architecture (_uni ))))
		(_process
			(line__40(_architecture 0 0 40 (_assignment (_simple)(_target(1))(_sensitivity(4)))))
			(line__41(_architecture 1 0 41 (_assignment (_simple)(_target(4))(_sensitivity(2)(3)))))
			(line__42(_architecture 2 0 42 (_assignment (_simple)(_target(3))(_sensitivity(0(3))(0(2))))))
			(line__43(_architecture 3 0 43 (_assignment (_simple)(_target(2))(_sensitivity(0(1))(0(0))))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_model . comport_concurent1 4 -1
	)
)
I 000059 55 862           1230513043062 comport_concurent2
(_unit VHDL (circ_paritate 0 1 (comport_concurent2 0 46 ))
	(_version v147)
	(_time 1230513043063 2008.12.29 03:10:43)
	(_source (\./src/circuit_paritate.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 7d2d7b7c202b2b6b7e713b262c)
	(_entity
		(_time 1230502866788)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 2 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal v ~BIT_VECTOR{3~downto~0}~12 0 2 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_process
			(line__49(_architecture 0 0 49 (_assignment (_simple)(_target(1))(_sensitivity(0(3))(0(2))(0(1))(0(0))))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_model . comport_concurent2 1 -1
	)
)
I 000059 55 1035          1230513043130 comport_secvential
(_unit VHDL (circ_paritate 0 1 (comport_secvential 0 8 ))
	(_version v147)
	(_time 1230513043131 2008.12.29 03:10:43)
	(_source (\./src/circuit_paritate.vhd\(\./src/circuit_paritate_secvential.vhd\)))
	(_use (std(standard)))
	(_parameters dbg)
	(_code cb9bcd9e909d9dddc99b8d909a)
	(_entity
		(_time 1230502866788)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 2 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal v ~BIT_VECTOR{3~downto~0}~12 0 2 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_variable (_internal nr_de_1 ~extSTD.STANDARD.INTEGER 1 17 (_process 0 ((i 0)))))
		(_process
			(line__11(_architecture 0 1 11 (_process (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . comport_secvential 1 -1
	)
)
I 000045 55 1522          1230513043182 test
(_unit VHDL (test 0 9 (test 0 12 ))
	(_version v147)
	(_time 1230513043183 2008.12.29 03:10:43)
	(_source (\./src/test.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code faabfbaaaeacadedfff9eea0ae)
	(_entity
		(_time 1230502951618)
	)
	(_component
		(circ_paritate
			(_object
				(_port (_internal v ~BIT_VECTOR{3~downto~0}~13 0 14 (_entity (_in ))))
				(_port (_internal y ~extSTD.STANDARD.BIT 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation et 0 23 (_component circ_paritate )
		(_port
			((v)(vector))
			((y)(paritate_para))
		)
		(_use (_entity . circ_paritate)
		)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~13 0 14 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_type (_internal ~BIT_VECTOR{3~downto~0}~132 0 18 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_signal (_internal vector ~BIT_VECTOR{3~downto~0}~132 0 18 (_architecture (_uni ))))
		(_signal (_internal paritate_para ~extSTD.STANDARD.BIT 0 19 (_architecture (_uni ))))
		(_process
			(line__25(_architecture 0 0 25 (_assignment (_simple)(_target(0)))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_split (0)
	)
	(_static
		(16843009 )
		(65793 )
		(16777473 )
		(257 )
		(16842753 )
		(65537 )
		(16777217 )
		(1 )
		(16843008 )
		(65792 )
		(16777472 )
		(256 )
		(16842752 )
		(65536 )
		(16777216 )
		(0 )
	)
	(_model . test 1 -1
	)
)
I 000027 55 330 0 cfg_test
(_configuration VHDL (cfg_test 0 31 (test))
	(_version v147)
	(_time 1230513043186 2008.12.29 03:10:43)
	(_source (\./src/test.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code faaafcaaadada9efacaceea0ae)
	(_architecture test
		(_instantiation et
			(_entity . circ_paritate comport_concurent1
			)
		)
	)
)
I 000061 55 1731          1230513043296 schift_register_arch
(_unit VHDL (shift_register 0 1 (schift_register_arch 0 9 ))
	(_version v147)
	(_time 1230513043297 2008.12.29 03:10:43)
	(_source (\./src/shift.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 6736626768303a716031733e60)
	(_entity
		(_time 1230505916084)
	)
	(_object
		(_generic (_internal n ~extSTD.STANDARD.NATURAL 0 2 \4\ (_entity ((i 4)))))
		(_type (_internal ~BIT_VECTOR{n-1~downto~0}~12 0 3 (_array ~extSTD.STANDARD.BIT ((_downto (c 1 )(i 0))))))
		(_port (_internal p_in ~BIT_VECTOR{n-1~downto~0}~12 0 3 (_entity (_in ))))
		(_type (_internal ~BIT_VECTOR{n-1~downto~0}~122 0 4 (_array ~extSTD.STANDARD.BIT ((_downto (c 2 )(i 0))))))
		(_port (_internal p_out ~BIT_VECTOR{n-1~downto~0}~122 0 4 (_entity (_out ))))
		(_port (_internal reset ~extSTD.STANDARD.BIT 0 5 (_entity (_in ))))
		(_port (_internal clock ~extSTD.STANDARD.BIT 0 5 (_entity (_in ))))
		(_port (_internal shift ~extSTD.STANDARD.BIT 0 5 (_entity (_in ))))
		(_port (_internal LOAD ~extSTD.STANDARD.BIT 0 5 (_entity (_in ))))
		(_port (_internal s_in ~extSTD.STANDARD.BIT 0 6 (_entity (_in ))))
		(_type (_internal ~BIT_VECTOR{n-1~downto~0}~13 0 12 (_array ~extSTD.STANDARD.BIT ((_downto (c 3 )(i 0))))))
		(_variable (_internal reg ~BIT_VECTOR{n-1~downto~0}~13 0 12 (_process 0 )))
		(_process
			(line__11(_architecture 0 0 11 (_process (_simple)(_sensitivity(3))(_read(0)(2)(5)))))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_model . schift_register_arch 4 -1
	)
)
I 000055 55 1085          1230513043363 behave_clk_gen
(_unit VHDL (clk_gen 0 1 (behave_clk_gen 0 6 ))
	(_version v147)
	(_time 1230513043364 2008.12.29 03:10:43)
	(_source (\./src/shift_test.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code b5e5b0e1e3e2b3a0e3e6a2efe1)
	(_entity
		(_time 1230507793619)
	)
	(_object
		(_generic (_internal t_high ~extSTD.STANDARD.TIME 0 2 \30.0 ns\ (_entity ((ns 4629137466983448576)))))
		(_generic (_internal t_period ~extSTD.STANDARD.TIME 0 2 \50.0 ns\ (_entity ((ns 4632233691727265792)))))
		(_generic (_internal t_reset ~extSTD.STANDARD.TIME 0 2 \10.0 ns\ (_entity ((ns 4621819117588971520)))))
		(_port (_internal clock ~extSTD.STANDARD.BIT 0 3 (_entity (_out ((i 1))))))
		(_port (_internal reset ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_process
			(line__8(_architecture 0 0 8 (_assignment (_simple)(_target(1)))))
			(line__10(_architecture 1 0 10 (_process (_wait_for)(_target(0)))))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behave_clk_gen 2 -1
	)
)
I 000047 55 851           1230513049885 behave
(_unit VHDL (poarta_xor 0 1 (behave 0 7 ))
	(_version v147)
	(_time 1230513049886 2008.12.29 03:10:49)
	(_source (\./src/porti.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 2e282e2a2d797b392c7a3a747e)
	(_entity
		(_time 1230503357260)
	)
	(_object
		(_generic (_internal del ~extSTD.STANDARD.TIME 0 2 \3.0 ns\ (_entity ((ns 4613937818241073152)))))
		(_port (_internal x1 ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal x2 ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 4 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behave 1 -1
	)
)
I 000047 55 782           1230513049891 behave
(_unit VHDL (inversor 0 15 (behave 0 21 ))
	(_version v147)
	(_time 1230513049892 2008.12.29 03:10:49)
	(_source (\./src/porti.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 2e29272a2e787c382b783c757c)
	(_entity
		(_time 1230501682329)
	)
	(_object
		(_generic (_internal del ~extSTD.STANDARD.TIME 0 16 \4.0 ns\ (_entity ((ns 4616189618054758400)))))
		(_port (_internal x ~extSTD.STANDARD.BIT 0 17 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 18 (_entity (_out ))))
		(_process
			(line__24(_architecture 0 0 24 (_assignment (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behave 1 -1
	)
)
I 000047 55 2697          1230513049953 struct
(_unit VHDL (circ_paritate 0 1 (struct 0 6 ))
	(_version v147)
	(_time 1230513049954 2008.12.29 03:10:49)
	(_source (\./src/circuit_paritate.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 6c6b6f6c363a3a7a6e612a373d)
	(_entity
		(_time 1230502866788)
	)
	(_component
		(xor_gate
			(_object
				(_generic (_internal del ~extSTD.STANDARD.TIME 0 8 (_entity -1 ((ns 4613937818241073152)))))
				(_port (_internal x1 ~extSTD.STANDARD.BIT 0 9 (_entity (_in ))))
				(_port (_internal x2 ~extSTD.STANDARD.BIT 0 9 (_entity (_in ))))
				(_port (_internal y ~extSTD.STANDARD.BIT 0 10 (_entity (_out ))))
			)
		)
		(inv_gate
			(_object
				(_generic (_internal del ~extSTD.STANDARD.TIME 0 14 (_entity -1 ((ns 4616189618054758400)))))
				(_port (_internal x ~extSTD.STANDARD.BIT 0 15 (_entity (_in ))))
				(_port (_internal y ~extSTD.STANDARD.BIT 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation xor1 0 21 (_component xor_gate )
		(_port
			((x1)(v(0)))
			((x2)(v(1)))
			((y)(s1))
		)
		(_use (_implicit)
			(_generic
				((del)((ns 4613937818241073152)))
			)
			(_port
				((x1)(x1))
				((x2)(x2))
				((y)(y))
			)
		)
	)
	(_instantiation xor2 0 22 (_component xor_gate )
		(_port
			((x1)(v(2)))
			((x2)(v(3)))
			((y)(s2))
		)
		(_use (_implicit)
			(_generic
				((del)((ns 4613937818241073152)))
			)
			(_port
				((x1)(x1))
				((x2)(x2))
				((y)(y))
			)
		)
	)
	(_instantiation xor3 0 23 (_component xor_gate )
		(_generic
			((del)((ns 4616189618054758400)))
		)
		(_port
			((x1)(s1))
			((x2)(s2))
			((y)(s3))
		)
		(_use (_implicit)
			(_generic
				((del)((ns 4616189618054758400)))
			)
			(_port
				((x1)(x1))
				((x2)(x2))
				((y)(y))
			)
		)
	)
	(_instantiation inv1 0 24 (_component inv_gate )
		(_port
			((x)(s3))
			((y)(y))
		)
		(_use (_implicit)
			(_generic
				((del)((ns 4616189618054758400)))
			)
			(_port
				((x)(x))
				((y)(y))
			)
		)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 2 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal v ~BIT_VECTOR{3~downto~0}~12 0 2 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_signal (_internal s1 ~extSTD.STANDARD.BIT 0 18 (_architecture (_uni ))))
		(_signal (_internal s2 ~extSTD.STANDARD.BIT 0 18 (_architecture (_uni ))))
		(_signal (_internal s3 ~extSTD.STANDARD.BIT 0 18 (_architecture (_uni ))))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
)
I 000036 55 551 0 cfg_circ_paritate
(_configuration VHDL (cfg_circ_paritate 0 27 (circ_paritate))
	(_version v147)
	(_time 1230513049957 2008.12.29 03:10:49)
	(_source (\./src/circuit_paritate.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 6c6b6f6c393b3f793a627f3634)
	(_architecture struct
		(_instantiation xor1
			(_entity . poarta_xor behave
			)
		)
		(_instantiation xor2
			(_entity . poarta_xor behave
			)
		)
		(_instantiation xor3
			(_entity . poarta_xor behave
			)
		)
		(_instantiation inv1
			(_entity . inversor behave
			)
		)
	)
)
I 000059 55 1366          1230513049975 comport_concurent1
(_unit VHDL (circ_paritate 0 1 (comport_concurent1 0 37 ))
	(_version v147)
	(_time 1230513049976 2008.12.29 03:10:49)
	(_source (\./src/circuit_paritate.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 8c8b8f82d6dada9a8fdacad7dd)
	(_entity
		(_time 1230502866788)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 2 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal v ~BIT_VECTOR{3~downto~0}~12 0 2 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_signal (_internal t1 ~extSTD.STANDARD.BIT 0 38 (_architecture (_uni ))))
		(_signal (_internal t2 ~extSTD.STANDARD.BIT 0 38 (_architecture (_uni ))))
		(_signal (_internal t3 ~extSTD.STANDARD.BIT 0 38 (_architecture (_uni ))))
		(_process
			(line__40(_architecture 0 0 40 (_assignment (_simple)(_target(1))(_sensitivity(4)))))
			(line__41(_architecture 1 0 41 (_assignment (_simple)(_target(4))(_sensitivity(2)(3)))))
			(line__42(_architecture 2 0 42 (_assignment (_simple)(_target(3))(_sensitivity(0(3))(0(2))))))
			(line__43(_architecture 3 0 43 (_assignment (_simple)(_target(2))(_sensitivity(0(1))(0(0))))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_model . comport_concurent1 4 -1
	)
)
I 000059 55 862           1230513049979 comport_concurent2
(_unit VHDL (circ_paritate 0 1 (comport_concurent2 0 46 ))
	(_version v147)
	(_time 1230513049980 2008.12.29 03:10:49)
	(_source (\./src/circuit_paritate.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 8c8b8f82d6dada9a8f80cad7dd)
	(_entity
		(_time 1230502866788)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 2 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal v ~BIT_VECTOR{3~downto~0}~12 0 2 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_process
			(line__49(_architecture 0 0 49 (_assignment (_simple)(_target(1))(_sensitivity(0(3))(0(2))(0(1))(0(0))))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_model . comport_concurent2 1 -1
	)
)
I 000059 55 1035          1230513050045 comport_secvential
(_unit VHDL (circ_paritate 0 1 (comport_secvential 0 8 ))
	(_version v147)
	(_time 1230513050046 2008.12.29 03:10:50)
	(_source (\./src/circuit_paritate.vhd\(\./src/circuit_paritate_secvential.vhd\)))
	(_use (std(standard)))
	(_parameters dbg)
	(_code cacdc99f929c9cdcc89a8c919b)
	(_entity
		(_time 1230502866788)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 2 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal v ~BIT_VECTOR{3~downto~0}~12 0 2 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_variable (_internal nr_de_1 ~extSTD.STANDARD.INTEGER 1 17 (_process 0 ((i 0)))))
		(_process
			(line__11(_architecture 0 1 11 (_process (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . comport_secvential 1 -1
	)
)
I 000045 55 1522          1230513050096 test
(_unit VHDL (test 0 9 (test 0 12 ))
	(_version v147)
	(_time 1230513050097 2008.12.29 03:10:50)
	(_source (\./src/test.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code f9fffda9f5afaeeefcfaeda3ad)
	(_entity
		(_time 1230502951618)
	)
	(_component
		(circ_paritate
			(_object
				(_port (_internal v ~BIT_VECTOR{3~downto~0}~13 0 14 (_entity (_in ))))
				(_port (_internal y ~extSTD.STANDARD.BIT 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation et 0 23 (_component circ_paritate )
		(_port
			((v)(vector))
			((y)(paritate_para))
		)
		(_use (_entity . circ_paritate)
		)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~13 0 14 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_type (_internal ~BIT_VECTOR{3~downto~0}~132 0 18 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_signal (_internal vector ~BIT_VECTOR{3~downto~0}~132 0 18 (_architecture (_uni ))))
		(_signal (_internal paritate_para ~extSTD.STANDARD.BIT 0 19 (_architecture (_uni ))))
		(_process
			(line__25(_architecture 0 0 25 (_assignment (_simple)(_target(0)))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_split (0)
	)
	(_static
		(16843009 )
		(65793 )
		(16777473 )
		(257 )
		(16842753 )
		(65537 )
		(16777217 )
		(1 )
		(16843008 )
		(65792 )
		(16777472 )
		(256 )
		(16842752 )
		(65536 )
		(16777216 )
		(0 )
	)
	(_model . test 1 -1
	)
)
I 000027 55 330 0 cfg_test
(_configuration VHDL (cfg_test 0 31 (test))
	(_version v147)
	(_time 1230513050100 2008.12.29 03:10:50)
	(_source (\./src/test.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code f9fefaa9f6aeaaecafafeda3ad)
	(_architecture test
		(_instantiation et
			(_entity . circ_paritate comport_concurent1
			)
		)
	)
)
I 000061 55 1731          1230513050144 schift_register_arch
(_unit VHDL (shift_register 0 1 (schift_register_arch 0 9 ))
	(_version v147)
	(_time 1230513050145 2008.12.29 03:10:50)
	(_source (\./src/shift.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 282e2a2c287f753e2f7e3c712f)
	(_entity
		(_time 1230505916084)
	)
	(_object
		(_generic (_internal n ~extSTD.STANDARD.NATURAL 0 2 \4\ (_entity ((i 4)))))
		(_type (_internal ~BIT_VECTOR{n-1~downto~0}~12 0 3 (_array ~extSTD.STANDARD.BIT ((_downto (c 1 )(i 0))))))
		(_port (_internal p_in ~BIT_VECTOR{n-1~downto~0}~12 0 3 (_entity (_in ))))
		(_type (_internal ~BIT_VECTOR{n-1~downto~0}~122 0 4 (_array ~extSTD.STANDARD.BIT ((_downto (c 2 )(i 0))))))
		(_port (_internal p_out ~BIT_VECTOR{n-1~downto~0}~122 0 4 (_entity (_out ))))
		(_port (_internal reset ~extSTD.STANDARD.BIT 0 5 (_entity (_in ))))
		(_port (_internal clock ~extSTD.STANDARD.BIT 0 5 (_entity (_in ))))
		(_port (_internal shift ~extSTD.STANDARD.BIT 0 5 (_entity (_in ))))
		(_port (_internal LOAD ~extSTD.STANDARD.BIT 0 5 (_entity (_in ))))
		(_port (_internal s_in ~extSTD.STANDARD.BIT 0 6 (_entity (_in ))))
		(_type (_internal ~BIT_VECTOR{n-1~downto~0}~13 0 12 (_array ~extSTD.STANDARD.BIT ((_downto (c 3 )(i 0))))))
		(_variable (_internal reg ~BIT_VECTOR{n-1~downto~0}~13 0 12 (_process 0 )))
		(_process
			(line__11(_architecture 0 0 11 (_process (_simple)(_sensitivity(3))(_read(0)(2)(5)))))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_model . schift_register_arch 4 -1
	)
)
I 000055 55 1085          1230513050193 behave_clk_gen
(_unit VHDL (clk_gen 0 1 (behave_clk_gen 0 6 ))
	(_version v147)
	(_time 1230513050194 2008.12.29 03:10:50)
	(_source (\./src/shift_test.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 56515455030150430005410c02)
	(_entity
		(_time 1230507793619)
	)
	(_object
		(_generic (_internal t_high ~extSTD.STANDARD.TIME 0 2 \30.0 ns\ (_entity ((ns 4629137466983448576)))))
		(_generic (_internal t_period ~extSTD.STANDARD.TIME 0 2 \50.0 ns\ (_entity ((ns 4632233691727265792)))))
		(_generic (_internal t_reset ~extSTD.STANDARD.TIME 0 2 \10.0 ns\ (_entity ((ns 4621819117588971520)))))
		(_port (_internal clock ~extSTD.STANDARD.BIT 0 3 (_entity (_out ((i 1))))))
		(_port (_internal reset ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_process
			(line__8(_architecture 0 0 8 (_assignment (_simple)(_target(1)))))
			(line__10(_architecture 1 0 10 (_process (_wait_for)(_target(0)))))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behave_clk_gen 2 -1
	)
)
I 000056 55 3455          1230513050199 shift_test_arch
(_unit VHDL (shift_test 0 1 (shift_test_arch 0 20 ))
	(_version v147)
	(_time 1230513050200 2008.12.29 03:10:50)
	(_source (\./src/shift_test.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 6660646668313b706230723f61)
	(_entity
		(_time 1230506042688)
	)
	(_component
		(clk_gen
			(_object
				(_generic (_internal t_high ~extSTD.STANDARD.TIME 0 30 (_entity -1 ((ns 4629137466983448576)))))
				(_generic (_internal t_period ~extSTD.STANDARD.TIME 0 30 (_entity -1 ((ns 4632233691727265792)))))
				(_generic (_internal t_reset ~extSTD.STANDARD.TIME 0 30 (_entity -1 ((ns 4621819117588971520)))))
				(_port (_internal clock ~extSTD.STANDARD.BIT 0 31 (_entity (_out ((i 1))))))
				(_port (_internal reset ~extSTD.STANDARD.BIT 0 31 (_entity (_out ))))
			)
		)
		(shift_register
			(_object
				(_generic (_internal n ~extSTD.STANDARD.NATURAL 0 22 (_entity -1 ((i 4)))))
				(_type (_internal ~BIT_VECTOR{n-1~downto~0}~13 0 23 (_array ~extSTD.STANDARD.BIT ((_downto (c 1 )(i 0))))))
				(_port (_internal p_in ~BIT_VECTOR{n-1~downto~0}~13 0 23 (_entity (_in ))))
				(_type (_internal ~BIT_VECTOR{n-1~downto~0}~132 0 24 (_array ~extSTD.STANDARD.BIT ((_downto (c 2 )(i 0))))))
				(_port (_internal p_out ~BIT_VECTOR{n-1~downto~0}~132 0 24 (_entity (_out ))))
				(_port (_internal reset ~extSTD.STANDARD.BIT 0 25 (_entity (_in ))))
				(_port (_internal clock ~extSTD.STANDARD.BIT 0 25 (_entity (_in ))))
				(_port (_internal shift ~extSTD.STANDARD.BIT 0 25 (_entity (_in ))))
				(_port (_internal LOAD ~extSTD.STANDARD.BIT 0 25 (_entity (_in ))))
				(_port (_internal s_in ~extSTD.STANDARD.BIT 0 26 (_entity (_in ))))
			)
		)
	)
	(_instantiation st 0 41 (_component clk_gen )
		(_port
			((clock)(clock))
		)
		(_use (_entity . clk_gen)
		)
	)
	(_instantiation test1 0 42 (_component shift_register )
		(_port
			((p_in)(p_in))
			((p_out)(p_out))
			((reset)((i 0)))
			((clock)(clock))
			((shift)((i 0)))
			((LOAD)(load))
			((s_in)((i 0)))
		)
		(_use (_entity . shift_register)
			(_port
				((p_in)(p_in))
				((p_out)(p_out))
				((reset)(reset))
				((clock)(clock))
				((shift)(shift))
				((LOAD)(LOAD))
				((s_in)(s_in))
			)
		)
	)
	(_object
		(_signal (_internal clock ~extSTD.STANDARD.BIT 0 34 (_architecture (_uni ))))
		(_type (_internal ~BIT_VECTOR{3~downto~0}~13 0 35 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_signal (_internal p_out ~BIT_VECTOR{3~downto~0}~13 0 35 (_architecture (_uni ))))
		(_signal (_internal p_in ~BIT_VECTOR{3~downto~0}~13 0 36 (_architecture (_uni ))))
		(_signal (_internal start ~extSTD.STANDARD.BIT 0 37 (_architecture (_uni ))))
		(_signal (_internal step_no ~extSTD.STANDARD.NATURAL 0 38 (_architecture (_uni ))))
		(_signal (_internal load ~extSTD.STANDARD.BIT 0 39 (_architecture (_uni ))))
		(_process
			(line__43(_architecture 0 0 43 (_process (_simple)(_target(2)(4)(5))(_sensitivity(0))(_read(1)(4)))))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
	(_static
		(65537 )
		(65537 )
		(1684107084 1701798944 1948741235 1919907616 107 )
	)
	(_model . shift_test_arch 3 -1
	)
)
I 000047 55 851           1230513093124 behave
(_unit VHDL (poarta_xor 0 1 (behave 0 7 ))
	(_version v147)
	(_time 1230513093125 2008.12.29 03:11:33)
	(_source (\./src/porti.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 194c101e464e4c0e1b4d0d4349)
	(_entity
		(_time 1230503357260)
	)
	(_object
		(_generic (_internal del ~extSTD.STANDARD.TIME 0 2 \3.0 ns\ (_entity ((ns 4613937818241073152)))))
		(_port (_internal x1 ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal x2 ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 4 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behave 1 -1
	)
)
I 000047 55 782           1230513093130 behave
(_unit VHDL (inversor 0 15 (behave 0 21 ))
	(_version v147)
	(_time 1230513093131 2008.12.29 03:11:33)
	(_source (\./src/porti.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 194d191e454f4b0f1c4f0b424b)
	(_entity
		(_time 1230501682329)
	)
	(_object
		(_generic (_internal del ~extSTD.STANDARD.TIME 0 16 \4.0 ns\ (_entity ((ns 4616189618054758400)))))
		(_port (_internal x ~extSTD.STANDARD.BIT 0 17 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 18 (_entity (_out ))))
		(_process
			(line__24(_architecture 0 0 24 (_assignment (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behave 1 -1
	)
)
I 000047 55 2697          1230513093202 struct
(_unit VHDL (circ_paritate 0 1 (struct 0 6 ))
	(_version v147)
	(_time 1230513093203 2008.12.29 03:11:33)
	(_source (\./src/circuit_paritate.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 67336d6769313171656a213c36)
	(_entity
		(_time 1230502866788)
	)
	(_component
		(xor_gate
			(_object
				(_generic (_internal del ~extSTD.STANDARD.TIME 0 8 (_entity -1 ((ns 4613937818241073152)))))
				(_port (_internal x1 ~extSTD.STANDARD.BIT 0 9 (_entity (_in ))))
				(_port (_internal x2 ~extSTD.STANDARD.BIT 0 9 (_entity (_in ))))
				(_port (_internal y ~extSTD.STANDARD.BIT 0 10 (_entity (_out ))))
			)
		)
		(inv_gate
			(_object
				(_generic (_internal del ~extSTD.STANDARD.TIME 0 14 (_entity -1 ((ns 4616189618054758400)))))
				(_port (_internal x ~extSTD.STANDARD.BIT 0 15 (_entity (_in ))))
				(_port (_internal y ~extSTD.STANDARD.BIT 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation xor1 0 21 (_component xor_gate )
		(_port
			((x1)(v(0)))
			((x2)(v(1)))
			((y)(s1))
		)
		(_use (_implicit)
			(_generic
				((del)((ns 4613937818241073152)))
			)
			(_port
				((x1)(x1))
				((x2)(x2))
				((y)(y))
			)
		)
	)
	(_instantiation xor2 0 22 (_component xor_gate )
		(_port
			((x1)(v(2)))
			((x2)(v(3)))
			((y)(s2))
		)
		(_use (_implicit)
			(_generic
				((del)((ns 4613937818241073152)))
			)
			(_port
				((x1)(x1))
				((x2)(x2))
				((y)(y))
			)
		)
	)
	(_instantiation xor3 0 23 (_component xor_gate )
		(_generic
			((del)((ns 4616189618054758400)))
		)
		(_port
			((x1)(s1))
			((x2)(s2))
			((y)(s3))
		)
		(_use (_implicit)
			(_generic
				((del)((ns 4616189618054758400)))
			)
			(_port
				((x1)(x1))
				((x2)(x2))
				((y)(y))
			)
		)
	)
	(_instantiation inv1 0 24 (_component inv_gate )
		(_port
			((x)(s3))
			((y)(y))
		)
		(_use (_implicit)
			(_generic
				((del)((ns 4616189618054758400)))
			)
			(_port
				((x)(x))
				((y)(y))
			)
		)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 2 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal v ~BIT_VECTOR{3~downto~0}~12 0 2 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_signal (_internal s1 ~extSTD.STANDARD.BIT 0 18 (_architecture (_uni ))))
		(_signal (_internal s2 ~extSTD.STANDARD.BIT 0 18 (_architecture (_uni ))))
		(_signal (_internal s3 ~extSTD.STANDARD.BIT 0 18 (_architecture (_uni ))))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
)
I 000036 55 551 0 cfg_circ_paritate
(_configuration VHDL (cfg_circ_paritate 0 27 (circ_paritate))
	(_version v147)
	(_time 1230513093206 2008.12.29 03:11:33)
	(_source (\./src/circuit_paritate.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 67336d67663034723169743d3f)
	(_architecture struct
		(_instantiation xor1
			(_entity . poarta_xor behave
			)
		)
		(_instantiation xor2
			(_entity . poarta_xor behave
			)
		)
		(_instantiation xor3
			(_entity . poarta_xor behave
			)
		)
		(_instantiation inv1
			(_entity . inversor behave
			)
		)
	)
)
I 000059 55 1366          1230513093222 comport_concurent1
(_unit VHDL (circ_paritate 0 1 (comport_concurent1 0 37 ))
	(_version v147)
	(_time 1230513093223 2008.12.29 03:11:33)
	(_source (\./src/circuit_paritate.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 77237d76792121617421312c26)
	(_entity
		(_time 1230502866788)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 2 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal v ~BIT_VECTOR{3~downto~0}~12 0 2 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_signal (_internal t1 ~extSTD.STANDARD.BIT 0 38 (_architecture (_uni ))))
		(_signal (_internal t2 ~extSTD.STANDARD.BIT 0 38 (_architecture (_uni ))))
		(_signal (_internal t3 ~extSTD.STANDARD.BIT 0 38 (_architecture (_uni ))))
		(_process
			(line__40(_architecture 0 0 40 (_assignment (_simple)(_target(1))(_sensitivity(4)))))
			(line__41(_architecture 1 0 41 (_assignment (_simple)(_target(4))(_sensitivity(2)(3)))))
			(line__42(_architecture 2 0 42 (_assignment (_simple)(_target(3))(_sensitivity(0(3))(0(2))))))
			(line__43(_architecture 3 0 43 (_assignment (_simple)(_target(2))(_sensitivity(0(1))(0(0))))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_model . comport_concurent1 4 -1
	)
)
I 000059 55 862           1230513093232 comport_concurent2
(_unit VHDL (circ_paritate 0 1 (comport_concurent2 0 46 ))
	(_version v147)
	(_time 1230513093233 2008.12.29 03:11:33)
	(_source (\./src/circuit_paritate.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 87d38d8989d1d191848bc1dcd6)
	(_entity
		(_time 1230502866788)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 2 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal v ~BIT_VECTOR{3~downto~0}~12 0 2 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_process
			(line__49(_architecture 0 0 49 (_assignment (_simple)(_target(1))(_sensitivity(0(3))(0(2))(0(1))(0(0))))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_model . comport_concurent2 1 -1
	)
)
I 000059 55 1035          1230513093296 comport_secvential
(_unit VHDL (circ_paritate 0 1 (comport_secvential 0 8 ))
	(_version v147)
	(_time 1230513093297 2008.12.29 03:11:33)
	(_source (\./src/circuit_paritate.vhd\(\./src/circuit_paritate_secvential.vhd\)))
	(_use (std(standard)))
	(_parameters dbg)
	(_code c591cf90c99393d3c795839e94)
	(_entity
		(_time 1230502866788)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 2 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal v ~BIT_VECTOR{3~downto~0}~12 0 2 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_variable (_internal nr_de_1 ~extSTD.STANDARD.INTEGER 1 17 (_process 0 ((i 0)))))
		(_process
			(line__11(_architecture 0 1 11 (_process (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . comport_secvential 1 -1
	)
)
I 000045 55 1522          1230513093347 test
(_unit VHDL (test 0 9 (test 0 12 ))
	(_version v147)
	(_time 1230513093348 2008.12.29 03:11:33)
	(_source (\./src/test.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code f4a1f9a4f5a2a3e3f1f7e0aea0)
	(_entity
		(_time 1230502951618)
	)
	(_component
		(circ_paritate
			(_object
				(_port (_internal v ~BIT_VECTOR{3~downto~0}~13 0 14 (_entity (_in ))))
				(_port (_internal y ~extSTD.STANDARD.BIT 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation et 0 23 (_component circ_paritate )
		(_port
			((v)(vector))
			((y)(paritate_para))
		)
		(_use (_entity . circ_paritate)
		)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~13 0 14 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_type (_internal ~BIT_VECTOR{3~downto~0}~132 0 18 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_signal (_internal vector ~BIT_VECTOR{3~downto~0}~132 0 18 (_architecture (_uni ))))
		(_signal (_internal paritate_para ~extSTD.STANDARD.BIT 0 19 (_architecture (_uni ))))
		(_process
			(line__25(_architecture 0 0 25 (_assignment (_simple)(_target(0)))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_split (0)
	)
	(_static
		(16843009 )
		(65793 )
		(16777473 )
		(257 )
		(16842753 )
		(65537 )
		(16777217 )
		(1 )
		(16843008 )
		(65792 )
		(16777472 )
		(256 )
		(16842752 )
		(65536 )
		(16777216 )
		(0 )
	)
	(_model . test 1 -1
	)
)
I 000027 55 330 0 cfg_test
(_configuration VHDL (cfg_test 0 31 (test))
	(_version v147)
	(_time 1230513093351 2008.12.29 03:11:33)
	(_source (\./src/test.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code f4a0fea4f6a3a7e1a2a2e0aea0)
	(_architecture test
		(_instantiation et
			(_entity . circ_paritate comport_concurent1
			)
		)
	)
)
I 000061 55 1731          1230513093393 schift_register_arch
(_unit VHDL (shift_register 0 1 (schift_register_arch 0 9 ))
	(_version v147)
	(_time 1230513093394 2008.12.29 03:11:33)
	(_source (\./src/shift.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 2376712728747e352475377a24)
	(_entity
		(_time 1230505916084)
	)
	(_object
		(_generic (_internal n ~extSTD.STANDARD.NATURAL 0 2 \4\ (_entity ((i 4)))))
		(_type (_internal ~BIT_VECTOR{n-1~downto~0}~12 0 3 (_array ~extSTD.STANDARD.BIT ((_downto (c 1 )(i 0))))))
		(_port (_internal p_in ~BIT_VECTOR{n-1~downto~0}~12 0 3 (_entity (_in ))))
		(_type (_internal ~BIT_VECTOR{n-1~downto~0}~122 0 4 (_array ~extSTD.STANDARD.BIT ((_downto (c 2 )(i 0))))))
		(_port (_internal p_out ~BIT_VECTOR{n-1~downto~0}~122 0 4 (_entity (_out ))))
		(_port (_internal reset ~extSTD.STANDARD.BIT 0 5 (_entity (_in ))))
		(_port (_internal clock ~extSTD.STANDARD.BIT 0 5 (_entity (_in ))))
		(_port (_internal shift ~extSTD.STANDARD.BIT 0 5 (_entity (_in ))))
		(_port (_internal LOAD ~extSTD.STANDARD.BIT 0 5 (_entity (_in ))))
		(_port (_internal s_in ~extSTD.STANDARD.BIT 0 6 (_entity (_in ))))
		(_type (_internal ~BIT_VECTOR{n-1~downto~0}~13 0 12 (_array ~extSTD.STANDARD.BIT ((_downto (c 3 )(i 0))))))
		(_variable (_internal reg ~BIT_VECTOR{n-1~downto~0}~13 0 12 (_process 0 )))
		(_process
			(line__11(_architecture 0 0 11 (_process (_simple)(_sensitivity(3))(_read(0)(2)(5)))))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_model . schift_register_arch 4 -1
	)
)
I 000055 55 1085          1230513093443 behave_clk_gen
(_unit VHDL (clk_gen 0 1 (behave_clk_gen 0 6 ))
	(_version v147)
	(_time 1230513093444 2008.12.29 03:11:33)
	(_source (\./src/shift_test.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 51050352030657440702460b05)
	(_entity
		(_time 1230507793619)
	)
	(_object
		(_generic (_internal t_high ~extSTD.STANDARD.TIME 0 2 \30.0 ns\ (_entity ((ns 4629137466983448576)))))
		(_generic (_internal t_period ~extSTD.STANDARD.TIME 0 2 \50.0 ns\ (_entity ((ns 4632233691727265792)))))
		(_generic (_internal t_reset ~extSTD.STANDARD.TIME 0 2 \10.0 ns\ (_entity ((ns 4621819117588971520)))))
		(_port (_internal clock ~extSTD.STANDARD.BIT 0 3 (_entity (_out ((i 1))))))
		(_port (_internal reset ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_process
			(line__8(_architecture 0 0 8 (_assignment (_simple)(_target(1)))))
			(line__10(_architecture 1 0 10 (_process (_wait_for)(_target(0)))))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behave_clk_gen 2 -1
	)
)
I 000056 55 3455          1230513093449 shift_test_arch
(_unit VHDL (shift_test 0 1 (shift_test_arch 0 20 ))
	(_version v147)
	(_time 1230513093450 2008.12.29 03:11:33)
	(_source (\./src/shift_test.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 5104035258060c475507450856)
	(_entity
		(_time 1230506042688)
	)
	(_component
		(clk_gen
			(_object
				(_generic (_internal t_high ~extSTD.STANDARD.TIME 0 30 (_entity -1 ((ns 4629137466983448576)))))
				(_generic (_internal t_period ~extSTD.STANDARD.TIME 0 30 (_entity -1 ((ns 4632233691727265792)))))
				(_generic (_internal t_reset ~extSTD.STANDARD.TIME 0 30 (_entity -1 ((ns 4621819117588971520)))))
				(_port (_internal clock ~extSTD.STANDARD.BIT 0 31 (_entity (_out ((i 1))))))
				(_port (_internal reset ~extSTD.STANDARD.BIT 0 31 (_entity (_out ))))
			)
		)
		(shift_register
			(_object
				(_generic (_internal n ~extSTD.STANDARD.NATURAL 0 22 (_entity -1 ((i 4)))))
				(_type (_internal ~BIT_VECTOR{n-1~downto~0}~13 0 23 (_array ~extSTD.STANDARD.BIT ((_downto (c 1 )(i 0))))))
				(_port (_internal p_in ~BIT_VECTOR{n-1~downto~0}~13 0 23 (_entity (_in ))))
				(_type (_internal ~BIT_VECTOR{n-1~downto~0}~132 0 24 (_array ~extSTD.STANDARD.BIT ((_downto (c 2 )(i 0))))))
				(_port (_internal p_out ~BIT_VECTOR{n-1~downto~0}~132 0 24 (_entity (_out ))))
				(_port (_internal reset ~extSTD.STANDARD.BIT 0 25 (_entity (_in ))))
				(_port (_internal clock ~extSTD.STANDARD.BIT 0 25 (_entity (_in ))))
				(_port (_internal shift ~extSTD.STANDARD.BIT 0 25 (_entity (_in ))))
				(_port (_internal LOAD ~extSTD.STANDARD.BIT 0 25 (_entity (_in ))))
				(_port (_internal s_in ~extSTD.STANDARD.BIT 0 26 (_entity (_in ))))
			)
		)
	)
	(_instantiation st 0 41 (_component clk_gen )
		(_port
			((clock)(clock))
		)
		(_use (_entity . clk_gen)
		)
	)
	(_instantiation test1 0 42 (_component shift_register )
		(_port
			((p_in)(p_in))
			((p_out)(p_out))
			((reset)((i 0)))
			((clock)(clock))
			((shift)((i 0)))
			((LOAD)(load))
			((s_in)((i 0)))
		)
		(_use (_entity . shift_register)
			(_port
				((p_in)(p_in))
				((p_out)(p_out))
				((reset)(reset))
				((clock)(clock))
				((shift)(shift))
				((LOAD)(LOAD))
				((s_in)(s_in))
			)
		)
	)
	(_object
		(_signal (_internal clock ~extSTD.STANDARD.BIT 0 34 (_architecture (_uni ))))
		(_type (_internal ~BIT_VECTOR{3~downto~0}~13 0 35 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_signal (_internal p_out ~BIT_VECTOR{3~downto~0}~13 0 35 (_architecture (_uni ))))
		(_signal (_internal p_in ~BIT_VECTOR{3~downto~0}~13 0 36 (_architecture (_uni ))))
		(_signal (_internal start ~extSTD.STANDARD.BIT 0 37 (_architecture (_uni ))))
		(_signal (_internal step_no ~extSTD.STANDARD.NATURAL 0 38 (_architecture (_uni ))))
		(_signal (_internal load ~extSTD.STANDARD.BIT 0 39 (_architecture (_uni ))))
		(_process
			(line__43(_architecture 0 0 43 (_process (_simple)(_target(2)(4)(5))(_sensitivity(0))(_read(1)(4)))))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
	(_static
		(65537 )
		(65537 )
		(1684107084 1701798944 1948741235 1919907616 107 )
	)
	(_model . shift_test_arch 3 -1
	)
)
I 000047 55 851           1230513165557 behave
(_unit VHDL (poarta_xor 0 1 (behave 0 7 ))
	(_version v147)
	(_time 1230513165558 2008.12.29 03:12:45)
	(_source (\./src/porti.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 095a0d0f565e5c1e0b5d1d5359)
	(_entity
		(_time 1230503357260)
	)
	(_object
		(_generic (_internal del ~extSTD.STANDARD.TIME 0 2 \3.0 ns\ (_entity ((ns 4613937818241073152)))))
		(_port (_internal x1 ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal x2 ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 4 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behave 1 -1
	)
)
I 000047 55 782           1230513165563 behave
(_unit VHDL (inversor 0 15 (behave 0 21 ))
	(_version v147)
	(_time 1230513165564 2008.12.29 03:12:45)
	(_source (\./src/porti.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 095b040f555f5b1f0c5f1b525b)
	(_entity
		(_time 1230501682329)
	)
	(_object
		(_generic (_internal del ~extSTD.STANDARD.TIME 0 16 \4.0 ns\ (_entity ((ns 4616189618054758400)))))
		(_port (_internal x ~extSTD.STANDARD.BIT 0 17 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 18 (_entity (_out ))))
		(_process
			(line__24(_architecture 0 0 24 (_assignment (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behave 1 -1
	)
)
I 000047 55 2697          1230513165650 struct
(_unit VHDL (circ_paritate 0 1 (struct 0 6 ))
	(_version v147)
	(_time 1230513165651 2008.12.29 03:12:45)
	(_source (\./src/circuit_paritate.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 6634616669303070646b203d37)
	(_entity
		(_time 1230502866788)
	)
	(_component
		(xor_gate
			(_object
				(_generic (_internal del ~extSTD.STANDARD.TIME 0 8 (_entity -1 ((ns 4613937818241073152)))))
				(_port (_internal x1 ~extSTD.STANDARD.BIT 0 9 (_entity (_in ))))
				(_port (_internal x2 ~extSTD.STANDARD.BIT 0 9 (_entity (_in ))))
				(_port (_internal y ~extSTD.STANDARD.BIT 0 10 (_entity (_out ))))
			)
		)
		(inv_gate
			(_object
				(_generic (_internal del ~extSTD.STANDARD.TIME 0 14 (_entity -1 ((ns 4616189618054758400)))))
				(_port (_internal x ~extSTD.STANDARD.BIT 0 15 (_entity (_in ))))
				(_port (_internal y ~extSTD.STANDARD.BIT 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation xor1 0 21 (_component xor_gate )
		(_port
			((x1)(v(0)))
			((x2)(v(1)))
			((y)(s1))
		)
		(_use (_implicit)
			(_generic
				((del)((ns 4613937818241073152)))
			)
			(_port
				((x1)(x1))
				((x2)(x2))
				((y)(y))
			)
		)
	)
	(_instantiation xor2 0 22 (_component xor_gate )
		(_port
			((x1)(v(2)))
			((x2)(v(3)))
			((y)(s2))
		)
		(_use (_implicit)
			(_generic
				((del)((ns 4613937818241073152)))
			)
			(_port
				((x1)(x1))
				((x2)(x2))
				((y)(y))
			)
		)
	)
	(_instantiation xor3 0 23 (_component xor_gate )
		(_generic
			((del)((ns 4616189618054758400)))
		)
		(_port
			((x1)(s1))
			((x2)(s2))
			((y)(s3))
		)
		(_use (_implicit)
			(_generic
				((del)((ns 4616189618054758400)))
			)
			(_port
				((x1)(x1))
				((x2)(x2))
				((y)(y))
			)
		)
	)
	(_instantiation inv1 0 24 (_component inv_gate )
		(_port
			((x)(s3))
			((y)(y))
		)
		(_use (_implicit)
			(_generic
				((del)((ns 4616189618054758400)))
			)
			(_port
				((x)(x))
				((y)(y))
			)
		)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 2 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal v ~BIT_VECTOR{3~downto~0}~12 0 2 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_signal (_internal s1 ~extSTD.STANDARD.BIT 0 18 (_architecture (_uni ))))
		(_signal (_internal s2 ~extSTD.STANDARD.BIT 0 18 (_architecture (_uni ))))
		(_signal (_internal s3 ~extSTD.STANDARD.BIT 0 18 (_architecture (_uni ))))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
)
I 000036 55 551 0 cfg_circ_paritate
(_configuration VHDL (cfg_circ_paritate 0 27 (circ_paritate))
	(_version v147)
	(_time 1230513165654 2008.12.29 03:12:45)
	(_source (\./src/circuit_paritate.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 66346166663135733068753c3e)
	(_architecture struct
		(_instantiation xor1
			(_entity . poarta_xor behave
			)
		)
		(_instantiation xor2
			(_entity . poarta_xor behave
			)
		)
		(_instantiation xor3
			(_entity . poarta_xor behave
			)
		)
		(_instantiation inv1
			(_entity . inversor behave
			)
		)
	)
)
I 000059 55 1366          1230513165673 comport_concurent1
(_unit VHDL (circ_paritate 0 1 (comport_concurent1 0 37 ))
	(_version v147)
	(_time 1230513165674 2008.12.29 03:12:45)
	(_source (\./src/circuit_paritate.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 76247177792020607520302d27)
	(_entity
		(_time 1230502866788)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 2 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal v ~BIT_VECTOR{3~downto~0}~12 0 2 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_signal (_internal t1 ~extSTD.STANDARD.BIT 0 38 (_architecture (_uni ))))
		(_signal (_internal t2 ~extSTD.STANDARD.BIT 0 38 (_architecture (_uni ))))
		(_signal (_internal t3 ~extSTD.STANDARD.BIT 0 38 (_architecture (_uni ))))
		(_process
			(line__40(_architecture 0 0 40 (_assignment (_simple)(_target(1))(_sensitivity(4)))))
			(line__41(_architecture 1 0 41 (_assignment (_simple)(_target(4))(_sensitivity(2)(3)))))
			(line__42(_architecture 2 0 42 (_assignment (_simple)(_target(3))(_sensitivity(0(3))(0(2))))))
			(line__43(_architecture 3 0 43 (_assignment (_simple)(_target(2))(_sensitivity(0(1))(0(0))))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_model . comport_concurent1 4 -1
	)
)
I 000059 55 862           1230513165677 comport_concurent2
(_unit VHDL (circ_paritate 0 1 (comport_concurent2 0 46 ))
	(_version v147)
	(_time 1230513165678 2008.12.29 03:12:45)
	(_source (\./src/circuit_paritate.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 86d4818889d0d090858ac0ddd7)
	(_entity
		(_time 1230502866788)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 2 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal v ~BIT_VECTOR{3~downto~0}~12 0 2 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_process
			(line__49(_architecture 0 0 49 (_assignment (_simple)(_target(1))(_sensitivity(0(3))(0(2))(0(1))(0(0))))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_model . comport_concurent2 1 -1
	)
)
I 000059 55 1035          1230513165739 comport_secvential
(_unit VHDL (circ_paritate 0 1 (comport_secvential 0 8 ))
	(_version v147)
	(_time 1230513165740 2008.12.29 03:12:45)
	(_source (\./src/circuit_paritate.vhd\(\./src/circuit_paritate_secvential.vhd\)))
	(_use (std(standard)))
	(_parameters dbg)
	(_code c496c391c99292d2c694829f95)
	(_entity
		(_time 1230502866788)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 2 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal v ~BIT_VECTOR{3~downto~0}~12 0 2 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_variable (_internal nr_de_1 ~extSTD.STANDARD.INTEGER 1 17 (_process 0 ((i 0)))))
		(_process
			(line__11(_architecture 0 1 11 (_process (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . comport_secvential 1 -1
	)
)
I 000045 55 1522          1230513165789 test
(_unit VHDL (test 0 9 (test 0 12 ))
	(_version v147)
	(_time 1230513165790 2008.12.29 03:12:45)
	(_source (\./src/test.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code f3a0f3a3f5a5a4e4f6f0e7a9a7)
	(_entity
		(_time 1230502951618)
	)
	(_component
		(circ_paritate
			(_object
				(_port (_internal v ~BIT_VECTOR{3~downto~0}~13 0 14 (_entity (_in ))))
				(_port (_internal y ~extSTD.STANDARD.BIT 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation et 0 23 (_component circ_paritate )
		(_port
			((v)(vector))
			((y)(paritate_para))
		)
		(_use (_entity . circ_paritate)
		)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~13 0 14 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_type (_internal ~BIT_VECTOR{3~downto~0}~132 0 18 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_signal (_internal vector ~BIT_VECTOR{3~downto~0}~132 0 18 (_architecture (_uni ))))
		(_signal (_internal paritate_para ~extSTD.STANDARD.BIT 0 19 (_architecture (_uni ))))
		(_process
			(line__25(_architecture 0 0 25 (_assignment (_simple)(_target(0)))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_split (0)
	)
	(_static
		(16843009 )
		(65793 )
		(16777473 )
		(257 )
		(16842753 )
		(65537 )
		(16777217 )
		(1 )
		(16843008 )
		(65792 )
		(16777472 )
		(256 )
		(16842752 )
		(65536 )
		(16777216 )
		(0 )
	)
	(_model . test 1 -1
	)
)
I 000027 55 330 0 cfg_test
(_configuration VHDL (cfg_test 0 31 (test))
	(_version v147)
	(_time 1230513165793 2008.12.29 03:12:45)
	(_source (\./src/test.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code f3a1f4a3f6a4a0e6a5a5e7a9a7)
	(_architecture test
		(_instantiation et
			(_entity . circ_paritate comport_concurent1
			)
		)
	)
)
I 000061 55 1743          1230513165837 schift_register_arch
(_unit VHDL (shift_register 0 1 (schift_register_arch 0 9 ))
	(_version v147)
	(_time 1230513165838 2008.12.29 03:12:45)
	(_source (\./src/shift.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 2271242628757f342577367b25)
	(_entity
		(_time 1230505916084)
	)
	(_object
		(_generic (_internal n ~extSTD.STANDARD.NATURAL 0 2 \4\ (_entity ((i 4)))))
		(_type (_internal ~BIT_VECTOR{n-1~downto~0}~12 0 3 (_array ~extSTD.STANDARD.BIT ((_downto (c 1 )(i 0))))))
		(_port (_internal p_in ~BIT_VECTOR{n-1~downto~0}~12 0 3 (_entity (_in ))))
		(_type (_internal ~BIT_VECTOR{n-1~downto~0}~122 0 4 (_array ~extSTD.STANDARD.BIT ((_downto (c 2 )(i 0))))))
		(_port (_internal p_out ~BIT_VECTOR{n-1~downto~0}~122 0 4 (_entity (_out ))))
		(_port (_internal reset ~extSTD.STANDARD.BIT 0 5 (_entity (_in ))))
		(_port (_internal clock ~extSTD.STANDARD.BIT 0 5 (_entity (_in ))))
		(_port (_internal shift ~extSTD.STANDARD.BIT 0 5 (_entity (_in ))))
		(_port (_internal LOAD ~extSTD.STANDARD.BIT 0 5 (_entity (_in ))))
		(_port (_internal s_in ~extSTD.STANDARD.BIT 0 6 (_entity (_in ))))
		(_type (_internal ~BIT_VECTOR{n-1~downto~0}~13 0 12 (_array ~extSTD.STANDARD.BIT ((_downto (c 3 )(i 0))))))
		(_variable (_internal reg ~BIT_VECTOR{n-1~downto~0}~13 0 12 (_process 0 )))
		(_process
			(line__11(_architecture 0 0 11 (_process (_simple)(_target(1))(_sensitivity(3))(_read(0)(2)(5)))))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_model . schift_register_arch 4 -1
	)
)
I 000055 55 1085          1230513165894 behave_clk_gen
(_unit VHDL (clk_gen 0 1 (behave_clk_gen 0 6 ))
	(_version v147)
	(_time 1230513165895 2008.12.29 03:12:45)
	(_source (\./src/shift_test.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 60326660333766753633773a34)
	(_entity
		(_time 1230507793619)
	)
	(_object
		(_generic (_internal t_high ~extSTD.STANDARD.TIME 0 2 \30.0 ns\ (_entity ((ns 4629137466983448576)))))
		(_generic (_internal t_period ~extSTD.STANDARD.TIME 0 2 \50.0 ns\ (_entity ((ns 4632233691727265792)))))
		(_generic (_internal t_reset ~extSTD.STANDARD.TIME 0 2 \10.0 ns\ (_entity ((ns 4621819117588971520)))))
		(_port (_internal clock ~extSTD.STANDARD.BIT 0 3 (_entity (_out ((i 1))))))
		(_port (_internal reset ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_process
			(line__8(_architecture 0 0 8 (_assignment (_simple)(_target(1)))))
			(line__10(_architecture 1 0 10 (_process (_wait_for)(_target(0)))))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behave_clk_gen 2 -1
	)
)
I 000056 55 3455          1230513165900 shift_test_arch
(_unit VHDL (shift_test 0 1 (shift_test_arch 0 20 ))
	(_version v147)
	(_time 1230513165901 2008.12.29 03:12:45)
	(_source (\./src/shift_test.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 6033666068373d76646e743967)
	(_entity
		(_time 1230506042688)
	)
	(_component
		(clk_gen
			(_object
				(_generic (_internal t_high ~extSTD.STANDARD.TIME 0 30 (_entity -1 ((ns 4629137466983448576)))))
				(_generic (_internal t_period ~extSTD.STANDARD.TIME 0 30 (_entity -1 ((ns 4632233691727265792)))))
				(_generic (_internal t_reset ~extSTD.STANDARD.TIME 0 30 (_entity -1 ((ns 4621819117588971520)))))
				(_port (_internal clock ~extSTD.STANDARD.BIT 0 31 (_entity (_out ((i 1))))))
				(_port (_internal reset ~extSTD.STANDARD.BIT 0 31 (_entity (_out ))))
			)
		)
		(shift_register
			(_object
				(_generic (_internal n ~extSTD.STANDARD.NATURAL 0 22 (_entity -1 ((i 4)))))
				(_type (_internal ~BIT_VECTOR{n-1~downto~0}~13 0 23 (_array ~extSTD.STANDARD.BIT ((_downto (c 1 )(i 0))))))
				(_port (_internal p_in ~BIT_VECTOR{n-1~downto~0}~13 0 23 (_entity (_in ))))
				(_type (_internal ~BIT_VECTOR{n-1~downto~0}~132 0 24 (_array ~extSTD.STANDARD.BIT ((_downto (c 2 )(i 0))))))
				(_port (_internal p_out ~BIT_VECTOR{n-1~downto~0}~132 0 24 (_entity (_out ))))
				(_port (_internal reset ~extSTD.STANDARD.BIT 0 25 (_entity (_in ))))
				(_port (_internal clock ~extSTD.STANDARD.BIT 0 25 (_entity (_in ))))
				(_port (_internal shift ~extSTD.STANDARD.BIT 0 25 (_entity (_in ))))
				(_port (_internal LOAD ~extSTD.STANDARD.BIT 0 25 (_entity (_in ))))
				(_port (_internal s_in ~extSTD.STANDARD.BIT 0 26 (_entity (_in ))))
			)
		)
	)
	(_instantiation st 0 41 (_component clk_gen )
		(_port
			((clock)(clock))
		)
		(_use (_entity . clk_gen)
		)
	)
	(_instantiation test1 0 42 (_component shift_register )
		(_port
			((p_in)(p_in))
			((p_out)(p_out))
			((reset)((i 0)))
			((clock)(clock))
			((shift)((i 0)))
			((LOAD)(load))
			((s_in)((i 0)))
		)
		(_use (_entity . shift_register)
			(_port
				((p_in)(p_in))
				((p_out)(p_out))
				((reset)(reset))
				((clock)(clock))
				((shift)(shift))
				((LOAD)(LOAD))
				((s_in)(s_in))
			)
		)
	)
	(_object
		(_signal (_internal clock ~extSTD.STANDARD.BIT 0 34 (_architecture (_uni ))))
		(_type (_internal ~BIT_VECTOR{3~downto~0}~13 0 35 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_signal (_internal p_out ~BIT_VECTOR{3~downto~0}~13 0 35 (_architecture (_uni ))))
		(_signal (_internal p_in ~BIT_VECTOR{3~downto~0}~13 0 36 (_architecture (_uni ))))
		(_signal (_internal start ~extSTD.STANDARD.BIT 0 37 (_architecture (_uni ))))
		(_signal (_internal step_no ~extSTD.STANDARD.NATURAL 0 38 (_architecture (_uni ))))
		(_signal (_internal load ~extSTD.STANDARD.BIT 0 39 (_architecture (_uni ))))
		(_process
			(line__43(_architecture 0 0 43 (_process (_simple)(_target(2)(4)(5))(_sensitivity(0))(_read(1)(4)))))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
	(_static
		(65537 )
		(65537 )
		(1684107084 1701798944 1948741235 1919907616 107 )
	)
	(_model . shift_test_arch 3 -1
	)
)
V 000047 55 851           1230513229577 behave
(_unit VHDL (poarta_xor 0 1 (behave 0 7 ))
	(_version v147)
	(_time 1230513229579 2008.12.29 03:13:49)
	(_source (\./src/porti.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 20747524767775372274347a70)
	(_entity
		(_time 1230503357260)
	)
	(_object
		(_generic (_internal del ~extSTD.STANDARD.TIME 0 2 \3.0 ns\ (_entity ((ns 4613937818241073152)))))
		(_port (_internal x1 ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal x2 ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 4 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behave 1 -1
	)
)
V 000047 55 782           1230513229584 behave
(_unit VHDL (inversor 0 15 (behave 0 21 ))
	(_version v147)
	(_time 1230513229585 2008.12.29 03:13:49)
	(_source (\./src/porti.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 20757c24757672362576327b72)
	(_entity
		(_time 1230501682329)
	)
	(_object
		(_generic (_internal del ~extSTD.STANDARD.TIME 0 16 \4.0 ns\ (_entity ((ns 4616189618054758400)))))
		(_port (_internal x ~extSTD.STANDARD.BIT 0 17 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 18 (_entity (_out ))))
		(_process
			(line__24(_architecture 0 0 24 (_assignment (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behave 1 -1
	)
)
V 000047 55 2697          1230513229654 struct
(_unit VHDL (circ_paritate 0 1 (struct 0 6 ))
	(_version v147)
	(_time 1230513229655 2008.12.29 03:13:49)
	(_source (\./src/circuit_paritate.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 6e3b386e323838786c6328353f)
	(_entity
		(_time 1230502866788)
	)
	(_component
		(xor_gate
			(_object
				(_generic (_internal del ~extSTD.STANDARD.TIME 0 8 (_entity -1 ((ns 4613937818241073152)))))
				(_port (_internal x1 ~extSTD.STANDARD.BIT 0 9 (_entity (_in ))))
				(_port (_internal x2 ~extSTD.STANDARD.BIT 0 9 (_entity (_in ))))
				(_port (_internal y ~extSTD.STANDARD.BIT 0 10 (_entity (_out ))))
			)
		)
		(inv_gate
			(_object
				(_generic (_internal del ~extSTD.STANDARD.TIME 0 14 (_entity -1 ((ns 4616189618054758400)))))
				(_port (_internal x ~extSTD.STANDARD.BIT 0 15 (_entity (_in ))))
				(_port (_internal y ~extSTD.STANDARD.BIT 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation xor1 0 21 (_component xor_gate )
		(_port
			((x1)(v(0)))
			((x2)(v(1)))
			((y)(s1))
		)
		(_use (_implicit)
			(_generic
				((del)((ns 4613937818241073152)))
			)
			(_port
				((x1)(x1))
				((x2)(x2))
				((y)(y))
			)
		)
	)
	(_instantiation xor2 0 22 (_component xor_gate )
		(_port
			((x1)(v(2)))
			((x2)(v(3)))
			((y)(s2))
		)
		(_use (_implicit)
			(_generic
				((del)((ns 4613937818241073152)))
			)
			(_port
				((x1)(x1))
				((x2)(x2))
				((y)(y))
			)
		)
	)
	(_instantiation xor3 0 23 (_component xor_gate )
		(_generic
			((del)((ns 4616189618054758400)))
		)
		(_port
			((x1)(s1))
			((x2)(s2))
			((y)(s3))
		)
		(_use (_implicit)
			(_generic
				((del)((ns 4616189618054758400)))
			)
			(_port
				((x1)(x1))
				((x2)(x2))
				((y)(y))
			)
		)
	)
	(_instantiation inv1 0 24 (_component inv_gate )
		(_port
			((x)(s3))
			((y)(y))
		)
		(_use (_implicit)
			(_generic
				((del)((ns 4616189618054758400)))
			)
			(_port
				((x)(x))
				((y)(y))
			)
		)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 2 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal v ~BIT_VECTOR{3~downto~0}~12 0 2 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_signal (_internal s1 ~extSTD.STANDARD.BIT 0 18 (_architecture (_uni ))))
		(_signal (_internal s2 ~extSTD.STANDARD.BIT 0 18 (_architecture (_uni ))))
		(_signal (_internal s3 ~extSTD.STANDARD.BIT 0 18 (_architecture (_uni ))))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
)
V 000036 55 551 0 cfg_circ_paritate
(_configuration VHDL (cfg_circ_paritate 0 27 (circ_paritate))
	(_version v147)
	(_time 1230513229658 2008.12.29 03:13:49)
	(_source (\./src/circuit_paritate.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 6e3b386e3d393d7b38607d3436)
	(_architecture struct
		(_instantiation xor1
			(_entity . poarta_xor behave
			)
		)
		(_instantiation xor2
			(_entity . poarta_xor behave
			)
		)
		(_instantiation xor3
			(_entity . poarta_xor behave
			)
		)
		(_instantiation inv1
			(_entity . inversor behave
			)
		)
	)
)
V 000059 55 1366          1230513229676 comport_concurent1
(_unit VHDL (circ_paritate 0 1 (comport_concurent1 0 37 ))
	(_version v147)
	(_time 1230513229677 2008.12.29 03:13:49)
	(_source (\./src/circuit_paritate.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 7d282b7c202b2b6b7e2b3b262c)
	(_entity
		(_time 1230502866788)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 2 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal v ~BIT_VECTOR{3~downto~0}~12 0 2 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_signal (_internal t1 ~extSTD.STANDARD.BIT 0 38 (_architecture (_uni ))))
		(_signal (_internal t2 ~extSTD.STANDARD.BIT 0 38 (_architecture (_uni ))))
		(_signal (_internal t3 ~extSTD.STANDARD.BIT 0 38 (_architecture (_uni ))))
		(_process
			(line__40(_architecture 0 0 40 (_assignment (_simple)(_target(1))(_sensitivity(4)))))
			(line__41(_architecture 1 0 41 (_assignment (_simple)(_target(4))(_sensitivity(2)(3)))))
			(line__42(_architecture 2 0 42 (_assignment (_simple)(_target(3))(_sensitivity(0(3))(0(2))))))
			(line__43(_architecture 3 0 43 (_assignment (_simple)(_target(2))(_sensitivity(0(1))(0(0))))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_model . comport_concurent1 4 -1
	)
)
V 000059 55 862           1230513229680 comport_concurent2
(_unit VHDL (circ_paritate 0 1 (comport_concurent2 0 46 ))
	(_version v147)
	(_time 1230513229681 2008.12.29 03:13:49)
	(_source (\./src/circuit_paritate.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 8dd8db83d0dbdb9b8e81cbd6dc)
	(_entity
		(_time 1230502866788)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 2 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal v ~BIT_VECTOR{3~downto~0}~12 0 2 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_process
			(line__49(_architecture 0 0 49 (_assignment (_simple)(_target(1))(_sensitivity(0(3))(0(2))(0(1))(0(0))))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_model . comport_concurent2 1 -1
	)
)
V 000059 55 1035          1230513229743 comport_secvential
(_unit VHDL (circ_paritate 0 1 (comport_secvential 0 8 ))
	(_version v147)
	(_time 1230513229744 2008.12.29 03:13:49)
	(_source (\./src/circuit_paritate.vhd\(\./src/circuit_paritate_secvential.vhd\)))
	(_use (std(standard)))
	(_parameters dbg)
	(_code cb9e9d9e909d9dddc99b8d909a)
	(_entity
		(_time 1230502866788)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 2 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal v ~BIT_VECTOR{3~downto~0}~12 0 2 (_entity (_in ))))
		(_port (_internal y ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_variable (_internal nr_de_1 ~extSTD.STANDARD.INTEGER 1 17 (_process 0 ((i 0)))))
		(_process
			(line__11(_architecture 0 1 11 (_process (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . comport_secvential 1 -1
	)
)
V 000045 55 1522          1230513229796 test
(_unit VHDL (test 0 9 (test 0 12 ))
	(_version v147)
	(_time 1230513229797 2008.12.29 03:13:49)
	(_source (\./src/test.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code faaeabaaaeacadedfff9eea0ae)
	(_entity
		(_time 1230502951618)
	)
	(_component
		(circ_paritate
			(_object
				(_port (_internal v ~BIT_VECTOR{3~downto~0}~13 0 14 (_entity (_in ))))
				(_port (_internal y ~extSTD.STANDARD.BIT 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation et 0 23 (_component circ_paritate )
		(_port
			((v)(vector))
			((y)(paritate_para))
		)
		(_use (_entity . circ_paritate)
		)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~13 0 14 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_type (_internal ~BIT_VECTOR{3~downto~0}~132 0 18 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_signal (_internal vector ~BIT_VECTOR{3~downto~0}~132 0 18 (_architecture (_uni ))))
		(_signal (_internal paritate_para ~extSTD.STANDARD.BIT 0 19 (_architecture (_uni ))))
		(_process
			(line__25(_architecture 0 0 25 (_assignment (_simple)(_target(0)))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_split (0)
	)
	(_static
		(16843009 )
		(65793 )
		(16777473 )
		(257 )
		(16842753 )
		(65537 )
		(16777217 )
		(1 )
		(16843008 )
		(65792 )
		(16777472 )
		(256 )
		(16842752 )
		(65536 )
		(16777216 )
		(0 )
	)
	(_model . test 1 -1
	)
)
V 000027 55 330 0 cfg_test
(_configuration VHDL (cfg_test 0 31 (test))
	(_version v147)
	(_time 1230513229800 2008.12.29 03:13:49)
	(_source (\./src/test.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code faafacaaadada9efacaceea0ae)
	(_architecture test
		(_instantiation et
			(_entity . circ_paritate comport_concurent1
			)
		)
	)
)
V 000061 55 1743          1230513229844 schift_register_arch
(_unit VHDL (shift_register 0 1 (schift_register_arch 0 9 ))
	(_version v147)
	(_time 1230513229845 2008.12.29 03:13:49)
	(_source (\./src/shift.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 297d7c2d287e743f2e7c3d702e)
	(_entity
		(_time 1230505916084)
	)
	(_object
		(_generic (_internal n ~extSTD.STANDARD.NATURAL 0 2 \4\ (_entity ((i 4)))))
		(_type (_internal ~BIT_VECTOR{n-1~downto~0}~12 0 3 (_array ~extSTD.STANDARD.BIT ((_downto (c 1 )(i 0))))))
		(_port (_internal p_in ~BIT_VECTOR{n-1~downto~0}~12 0 3 (_entity (_in ))))
		(_type (_internal ~BIT_VECTOR{n-1~downto~0}~122 0 4 (_array ~extSTD.STANDARD.BIT ((_downto (c 2 )(i 0))))))
		(_port (_internal p_out ~BIT_VECTOR{n-1~downto~0}~122 0 4 (_entity (_out ))))
		(_port (_internal reset ~extSTD.STANDARD.BIT 0 5 (_entity (_in ))))
		(_port (_internal clock ~extSTD.STANDARD.BIT 0 5 (_entity (_in ))))
		(_port (_internal shift ~extSTD.STANDARD.BIT 0 5 (_entity (_in ))))
		(_port (_internal LOAD ~extSTD.STANDARD.BIT 0 5 (_entity (_in ))))
		(_port (_internal s_in ~extSTD.STANDARD.BIT 0 6 (_entity (_in ))))
		(_type (_internal ~BIT_VECTOR{n-1~downto~0}~13 0 12 (_array ~extSTD.STANDARD.BIT ((_downto (c 3 )(i 0))))))
		(_variable (_internal reg ~BIT_VECTOR{n-1~downto~0}~13 0 12 (_process 0 )))
		(_process
			(line__11(_architecture 0 0 11 (_process (_simple)(_target(1))(_sensitivity(3))(_read(0)(2)(5)))))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_model . schift_register_arch 4 -1
	)
)
V 000055 55 1085          1230513229892 behave_clk_gen
(_unit VHDL (clk_gen 0 1 (behave_clk_gen 0 6 ))
	(_version v147)
	(_time 1230513229893 2008.12.29 03:13:49)
	(_source (\./src/shift_test.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 580d0d5b030f5e4d0e0b4f020c)
	(_entity
		(_time 1230507793619)
	)
	(_object
		(_generic (_internal t_high ~extSTD.STANDARD.TIME 0 2 \30.0 ns\ (_entity ((ns 4629137466983448576)))))
		(_generic (_internal t_period ~extSTD.STANDARD.TIME 0 2 \50.0 ns\ (_entity ((ns 4632233691727265792)))))
		(_generic (_internal t_reset ~extSTD.STANDARD.TIME 0 2 \10.0 ns\ (_entity ((ns 4621819117588971520)))))
		(_port (_internal clock ~extSTD.STANDARD.BIT 0 3 (_entity (_out ((i 1))))))
		(_port (_internal reset ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_process
			(line__8(_architecture 0 0 8 (_assignment (_simple)(_target(1)))))
			(line__10(_architecture 1 0 10 (_process (_wait_for)(_target(0)))))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behave_clk_gen 2 -1
	)
)
V 000056 55 3455          1230513229898 shift_test_arch
(_unit VHDL (shift_test 0 1 (shift_test_arch 0 20 ))
	(_version v147)
	(_time 1230513229899 2008.12.29 03:13:49)
	(_source (\./src/shift_test.vhd\))
	(_use (std(standard)))
	(_parameters dbg)
	(_code 580c0d5b580f054e5c564c015f)
	(_entity
		(_time 1230506042688)
	)
	(_component
		(clk_gen
			(_object
				(_generic (_internal t_high ~extSTD.STANDARD.TIME 0 30 (_entity -1 ((ns 4629137466983448576)))))
				(_generic (_internal t_period ~extSTD.STANDARD.TIME 0 30 (_entity -1 ((ns 4632233691727265792)))))
				(_generic (_internal t_reset ~extSTD.STANDARD.TIME 0 30 (_entity -1 ((ns 4621819117588971520)))))
				(_port (_internal clock ~extSTD.STANDARD.BIT 0 31 (_entity (_out ((i 1))))))
				(_port (_internal reset ~extSTD.STANDARD.BIT 0 31 (_entity (_out ))))
			)
		)
		(shift_register
			(_object
				(_generic (_internal n ~extSTD.STANDARD.NATURAL 0 22 (_entity -1 ((i 4)))))
				(_type (_internal ~BIT_VECTOR{n-1~downto~0}~13 0 23 (_array ~extSTD.STANDARD.BIT ((_downto (c 1 )(i 0))))))
				(_port (_internal p_in ~BIT_VECTOR{n-1~downto~0}~13 0 23 (_entity (_in ))))
				(_type (_internal ~BIT_VECTOR{n-1~downto~0}~132 0 24 (_array ~extSTD.STANDARD.BIT ((_downto (c 2 )(i 0))))))
				(_port (_internal p_out ~BIT_VECTOR{n-1~downto~0}~132 0 24 (_entity (_out ))))
				(_port (_internal reset ~extSTD.STANDARD.BIT 0 25 (_entity (_in ))))
				(_port (_internal clock ~extSTD.STANDARD.BIT 0 25 (_entity (_in ))))
				(_port (_internal shift ~extSTD.STANDARD.BIT 0 25 (_entity (_in ))))
				(_port (_internal LOAD ~extSTD.STANDARD.BIT 0 25 (_entity (_in ))))
				(_port (_internal s_in ~extSTD.STANDARD.BIT 0 26 (_entity (_in ))))
			)
		)
	)
	(_instantiation st 0 41 (_component clk_gen )
		(_port
			((clock)(clock))
		)
		(_use (_entity . clk_gen)
		)
	)
	(_instantiation test1 0 42 (_component shift_register )
		(_port
			((p_in)(p_in))
			((p_out)(p_out))
			((reset)((i 0)))
			((clock)(clock))
			((shift)((i 0)))
			((LOAD)(load))
			((s_in)((i 0)))
		)
		(_use (_entity . shift_register)
			(_port
				((p_in)(p_in))
				((p_out)(p_out))
				((reset)(reset))
				((clock)(clock))
				((shift)(shift))
				((LOAD)(LOAD))
				((s_in)(s_in))
			)
		)
	)
	(_object
		(_signal (_internal clock ~extSTD.STANDARD.BIT 0 34 (_architecture (_uni ))))
		(_type (_internal ~BIT_VECTOR{3~downto~0}~13 0 35 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_signal (_internal p_out ~BIT_VECTOR{3~downto~0}~13 0 35 (_architecture (_uni ))))
		(_signal (_internal p_in ~BIT_VECTOR{3~downto~0}~13 0 36 (_architecture (_uni ))))
		(_signal (_internal start ~extSTD.STANDARD.BIT 0 37 (_architecture (_uni ))))
		(_signal (_internal step_no ~extSTD.STANDARD.NATURAL 0 38 (_architecture (_uni ))))
		(_signal (_internal load ~extSTD.STANDARD.BIT 0 39 (_architecture (_uni ))))
		(_process
			(line__43(_architecture 0 0 43 (_process (_simple)(_target(2)(4)(5))(_sensitivity(0))(_read(1)(4)))))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
	(_static
		(65537 )
		(65537 )
		(1684107084 1701798944 1948741235 1919907616 107 )
	)
	(_model . shift_test_arch 3 -1
	)
)
