==962== Cachegrind, a cache and branch-prediction profiler
==962== Copyright (C) 2002-2017, and GNU GPL'd, by Nicholas Nethercote et al.
==962== Using Valgrind-3.16.1 and LibVEX; rerun with -h for copyright info
==962== Command: ./mser .
==962== 
--962-- warning: L3 cache found, using its data for the LL simulation.
--962-- warning: specified LL cache: line_size 64  assoc 11  total_size 25,952,256
--962-- warning: simulated LL cache: line_size 64  assoc 12  total_size 25,165,824
BIP cache replacement will be used
BIP Throttle parameter is set to 0.031250
==962== 
==962== I   refs:      3,434,253,570
==962== I1  misses:       37,436,892
==962== LLi misses:            1,841
==962== I1  miss rate:          1.09%
==962== LLi miss rate:          0.00%
==962== 
==962== D   refs:      1,308,839,721  (891,688,009 rd   + 417,151,712 wr)
==962== D1  misses:       51,291,535  ( 41,240,358 rd   +  10,051,177 wr)
==962== LLd misses:        8,414,763  (  6,400,887 rd   +   2,013,876 wr)
==962== D1  miss rate:           3.9% (        4.6%     +         2.4%  )
==962== LLd miss rate:           0.6% (        0.7%     +         0.5%  )
==962== 
==962== LL refs:          88,728,427  ( 78,677,250 rd   +  10,051,177 wr)
==962== LL misses:         8,416,604  (  6,402,728 rd   +   2,013,876 wr)
==962== LL miss rate:            0.2% (        0.1%     +         0.5%  )
