
OV7670_Nucleo_H7.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0001f558  080002a0  080002a0  000012a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00003884  0801f7f8  0801f7f8  000207f8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  0802307c  0802307c  0002407c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  08023084  08023084  00024084  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .fini_array   00000004  08023088  08023088  00024088  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  6 .data         00000090  24000000  0802308c  00025000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          000089b0  24000090  0802311c  00025090  2**2
                  ALLOC
  8 ._user_heap_stack 00000600  24008a40  0802311c  00025a40  2**0
                  ALLOC
  9 .myRAMBlock   00025800  24009040  0802311c  00026040  2**2
                  ALLOC
 10 .lwip_sec     00004a83  30000000  30000000  00026000  2**2
                  ALLOC
 11 .ARM.attributes 0000002e  00000000  00000000  00025090  2**0
                  CONTENTS, READONLY
 12 .debug_info   0004afda  00000000  00000000  000250be  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00009eff  00000000  00000000  00070098  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000032b8  00000000  00000000  00079f98  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000280d  00000000  00000000  0007d250  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000524ef  00000000  00000000  0007fa5d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000543c6  00000000  00000000  000d1f4c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    001a73f7  00000000  00000000  00126312  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  002cd709  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000deb8  00000000  00000000  002cd74c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000070  00000000  00000000  002db604  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002a0 <__do_global_dtors_aux>:
 80002a0:	b510      	push	{r4, lr}
 80002a2:	4c05      	ldr	r4, [pc, #20]	@ (80002b8 <__do_global_dtors_aux+0x18>)
 80002a4:	7823      	ldrb	r3, [r4, #0]
 80002a6:	b933      	cbnz	r3, 80002b6 <__do_global_dtors_aux+0x16>
 80002a8:	4b04      	ldr	r3, [pc, #16]	@ (80002bc <__do_global_dtors_aux+0x1c>)
 80002aa:	b113      	cbz	r3, 80002b2 <__do_global_dtors_aux+0x12>
 80002ac:	4804      	ldr	r0, [pc, #16]	@ (80002c0 <__do_global_dtors_aux+0x20>)
 80002ae:	f3af 8000 	nop.w
 80002b2:	2301      	movs	r3, #1
 80002b4:	7023      	strb	r3, [r4, #0]
 80002b6:	bd10      	pop	{r4, pc}
 80002b8:	24000090 	.word	0x24000090
 80002bc:	00000000 	.word	0x00000000
 80002c0:	0801f7e0 	.word	0x0801f7e0

080002c4 <frame_dummy>:
 80002c4:	b508      	push	{r3, lr}
 80002c6:	4b03      	ldr	r3, [pc, #12]	@ (80002d4 <frame_dummy+0x10>)
 80002c8:	b11b      	cbz	r3, 80002d2 <frame_dummy+0xe>
 80002ca:	4903      	ldr	r1, [pc, #12]	@ (80002d8 <frame_dummy+0x14>)
 80002cc:	4803      	ldr	r0, [pc, #12]	@ (80002dc <frame_dummy+0x18>)
 80002ce:	f3af 8000 	nop.w
 80002d2:	bd08      	pop	{r3, pc}
 80002d4:	00000000 	.word	0x00000000
 80002d8:	24000094 	.word	0x24000094
 80002dc:	0801f7e0 	.word	0x0801f7e0

080002e0 <memchr>:
 80002e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80002e4:	2a10      	cmp	r2, #16
 80002e6:	db2b      	blt.n	8000340 <memchr+0x60>
 80002e8:	f010 0f07 	tst.w	r0, #7
 80002ec:	d008      	beq.n	8000300 <memchr+0x20>
 80002ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002f2:	3a01      	subs	r2, #1
 80002f4:	428b      	cmp	r3, r1
 80002f6:	d02d      	beq.n	8000354 <memchr+0x74>
 80002f8:	f010 0f07 	tst.w	r0, #7
 80002fc:	b342      	cbz	r2, 8000350 <memchr+0x70>
 80002fe:	d1f6      	bne.n	80002ee <memchr+0xe>
 8000300:	b4f0      	push	{r4, r5, r6, r7}
 8000302:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000306:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800030a:	f022 0407 	bic.w	r4, r2, #7
 800030e:	f07f 0700 	mvns.w	r7, #0
 8000312:	2300      	movs	r3, #0
 8000314:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000318:	3c08      	subs	r4, #8
 800031a:	ea85 0501 	eor.w	r5, r5, r1
 800031e:	ea86 0601 	eor.w	r6, r6, r1
 8000322:	fa85 f547 	uadd8	r5, r5, r7
 8000326:	faa3 f587 	sel	r5, r3, r7
 800032a:	fa86 f647 	uadd8	r6, r6, r7
 800032e:	faa5 f687 	sel	r6, r5, r7
 8000332:	b98e      	cbnz	r6, 8000358 <memchr+0x78>
 8000334:	d1ee      	bne.n	8000314 <memchr+0x34>
 8000336:	bcf0      	pop	{r4, r5, r6, r7}
 8000338:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800033c:	f002 0207 	and.w	r2, r2, #7
 8000340:	b132      	cbz	r2, 8000350 <memchr+0x70>
 8000342:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000346:	3a01      	subs	r2, #1
 8000348:	ea83 0301 	eor.w	r3, r3, r1
 800034c:	b113      	cbz	r3, 8000354 <memchr+0x74>
 800034e:	d1f8      	bne.n	8000342 <memchr+0x62>
 8000350:	2000      	movs	r0, #0
 8000352:	4770      	bx	lr
 8000354:	3801      	subs	r0, #1
 8000356:	4770      	bx	lr
 8000358:	2d00      	cmp	r5, #0
 800035a:	bf06      	itte	eq
 800035c:	4635      	moveq	r5, r6
 800035e:	3803      	subeq	r0, #3
 8000360:	3807      	subne	r0, #7
 8000362:	f015 0f01 	tst.w	r5, #1
 8000366:	d107      	bne.n	8000378 <memchr+0x98>
 8000368:	3001      	adds	r0, #1
 800036a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800036e:	bf02      	ittt	eq
 8000370:	3001      	addeq	r0, #1
 8000372:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000376:	3001      	addeq	r0, #1
 8000378:	bcf0      	pop	{r4, r5, r6, r7}
 800037a:	3801      	subs	r0, #1
 800037c:	4770      	bx	lr
 800037e:	bf00      	nop

08000380 <__aeabi_uldivmod>:
 8000380:	b953      	cbnz	r3, 8000398 <__aeabi_uldivmod+0x18>
 8000382:	b94a      	cbnz	r2, 8000398 <__aeabi_uldivmod+0x18>
 8000384:	2900      	cmp	r1, #0
 8000386:	bf08      	it	eq
 8000388:	2800      	cmpeq	r0, #0
 800038a:	bf1c      	itt	ne
 800038c:	f04f 31ff 	movne.w	r1, #4294967295
 8000390:	f04f 30ff 	movne.w	r0, #4294967295
 8000394:	f000 b96a 	b.w	800066c <__aeabi_idiv0>
 8000398:	f1ad 0c08 	sub.w	ip, sp, #8
 800039c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80003a0:	f000 f806 	bl	80003b0 <__udivmoddi4>
 80003a4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80003a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80003ac:	b004      	add	sp, #16
 80003ae:	4770      	bx	lr

080003b0 <__udivmoddi4>:
 80003b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80003b4:	9d08      	ldr	r5, [sp, #32]
 80003b6:	460c      	mov	r4, r1
 80003b8:	2b00      	cmp	r3, #0
 80003ba:	d14e      	bne.n	800045a <__udivmoddi4+0xaa>
 80003bc:	4694      	mov	ip, r2
 80003be:	458c      	cmp	ip, r1
 80003c0:	4686      	mov	lr, r0
 80003c2:	fab2 f282 	clz	r2, r2
 80003c6:	d962      	bls.n	800048e <__udivmoddi4+0xde>
 80003c8:	b14a      	cbz	r2, 80003de <__udivmoddi4+0x2e>
 80003ca:	f1c2 0320 	rsb	r3, r2, #32
 80003ce:	4091      	lsls	r1, r2
 80003d0:	fa20 f303 	lsr.w	r3, r0, r3
 80003d4:	fa0c fc02 	lsl.w	ip, ip, r2
 80003d8:	4319      	orrs	r1, r3
 80003da:	fa00 fe02 	lsl.w	lr, r0, r2
 80003de:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80003e2:	fa1f f68c 	uxth.w	r6, ip
 80003e6:	fbb1 f4f7 	udiv	r4, r1, r7
 80003ea:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80003ee:	fb07 1114 	mls	r1, r7, r4, r1
 80003f2:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80003f6:	fb04 f106 	mul.w	r1, r4, r6
 80003fa:	4299      	cmp	r1, r3
 80003fc:	d90a      	bls.n	8000414 <__udivmoddi4+0x64>
 80003fe:	eb1c 0303 	adds.w	r3, ip, r3
 8000402:	f104 30ff 	add.w	r0, r4, #4294967295
 8000406:	f080 8112 	bcs.w	800062e <__udivmoddi4+0x27e>
 800040a:	4299      	cmp	r1, r3
 800040c:	f240 810f 	bls.w	800062e <__udivmoddi4+0x27e>
 8000410:	3c02      	subs	r4, #2
 8000412:	4463      	add	r3, ip
 8000414:	1a59      	subs	r1, r3, r1
 8000416:	fa1f f38e 	uxth.w	r3, lr
 800041a:	fbb1 f0f7 	udiv	r0, r1, r7
 800041e:	fb07 1110 	mls	r1, r7, r0, r1
 8000422:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000426:	fb00 f606 	mul.w	r6, r0, r6
 800042a:	429e      	cmp	r6, r3
 800042c:	d90a      	bls.n	8000444 <__udivmoddi4+0x94>
 800042e:	eb1c 0303 	adds.w	r3, ip, r3
 8000432:	f100 31ff 	add.w	r1, r0, #4294967295
 8000436:	f080 80fc 	bcs.w	8000632 <__udivmoddi4+0x282>
 800043a:	429e      	cmp	r6, r3
 800043c:	f240 80f9 	bls.w	8000632 <__udivmoddi4+0x282>
 8000440:	4463      	add	r3, ip
 8000442:	3802      	subs	r0, #2
 8000444:	1b9b      	subs	r3, r3, r6
 8000446:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 800044a:	2100      	movs	r1, #0
 800044c:	b11d      	cbz	r5, 8000456 <__udivmoddi4+0xa6>
 800044e:	40d3      	lsrs	r3, r2
 8000450:	2200      	movs	r2, #0
 8000452:	e9c5 3200 	strd	r3, r2, [r5]
 8000456:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800045a:	428b      	cmp	r3, r1
 800045c:	d905      	bls.n	800046a <__udivmoddi4+0xba>
 800045e:	b10d      	cbz	r5, 8000464 <__udivmoddi4+0xb4>
 8000460:	e9c5 0100 	strd	r0, r1, [r5]
 8000464:	2100      	movs	r1, #0
 8000466:	4608      	mov	r0, r1
 8000468:	e7f5      	b.n	8000456 <__udivmoddi4+0xa6>
 800046a:	fab3 f183 	clz	r1, r3
 800046e:	2900      	cmp	r1, #0
 8000470:	d146      	bne.n	8000500 <__udivmoddi4+0x150>
 8000472:	42a3      	cmp	r3, r4
 8000474:	d302      	bcc.n	800047c <__udivmoddi4+0xcc>
 8000476:	4290      	cmp	r0, r2
 8000478:	f0c0 80f0 	bcc.w	800065c <__udivmoddi4+0x2ac>
 800047c:	1a86      	subs	r6, r0, r2
 800047e:	eb64 0303 	sbc.w	r3, r4, r3
 8000482:	2001      	movs	r0, #1
 8000484:	2d00      	cmp	r5, #0
 8000486:	d0e6      	beq.n	8000456 <__udivmoddi4+0xa6>
 8000488:	e9c5 6300 	strd	r6, r3, [r5]
 800048c:	e7e3      	b.n	8000456 <__udivmoddi4+0xa6>
 800048e:	2a00      	cmp	r2, #0
 8000490:	f040 8090 	bne.w	80005b4 <__udivmoddi4+0x204>
 8000494:	eba1 040c 	sub.w	r4, r1, ip
 8000498:	ea4f 481c 	mov.w	r8, ip, lsr #16
 800049c:	fa1f f78c 	uxth.w	r7, ip
 80004a0:	2101      	movs	r1, #1
 80004a2:	fbb4 f6f8 	udiv	r6, r4, r8
 80004a6:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80004aa:	fb08 4416 	mls	r4, r8, r6, r4
 80004ae:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80004b2:	fb07 f006 	mul.w	r0, r7, r6
 80004b6:	4298      	cmp	r0, r3
 80004b8:	d908      	bls.n	80004cc <__udivmoddi4+0x11c>
 80004ba:	eb1c 0303 	adds.w	r3, ip, r3
 80004be:	f106 34ff 	add.w	r4, r6, #4294967295
 80004c2:	d202      	bcs.n	80004ca <__udivmoddi4+0x11a>
 80004c4:	4298      	cmp	r0, r3
 80004c6:	f200 80cd 	bhi.w	8000664 <__udivmoddi4+0x2b4>
 80004ca:	4626      	mov	r6, r4
 80004cc:	1a1c      	subs	r4, r3, r0
 80004ce:	fa1f f38e 	uxth.w	r3, lr
 80004d2:	fbb4 f0f8 	udiv	r0, r4, r8
 80004d6:	fb08 4410 	mls	r4, r8, r0, r4
 80004da:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80004de:	fb00 f707 	mul.w	r7, r0, r7
 80004e2:	429f      	cmp	r7, r3
 80004e4:	d908      	bls.n	80004f8 <__udivmoddi4+0x148>
 80004e6:	eb1c 0303 	adds.w	r3, ip, r3
 80004ea:	f100 34ff 	add.w	r4, r0, #4294967295
 80004ee:	d202      	bcs.n	80004f6 <__udivmoddi4+0x146>
 80004f0:	429f      	cmp	r7, r3
 80004f2:	f200 80b0 	bhi.w	8000656 <__udivmoddi4+0x2a6>
 80004f6:	4620      	mov	r0, r4
 80004f8:	1bdb      	subs	r3, r3, r7
 80004fa:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 80004fe:	e7a5      	b.n	800044c <__udivmoddi4+0x9c>
 8000500:	f1c1 0620 	rsb	r6, r1, #32
 8000504:	408b      	lsls	r3, r1
 8000506:	fa22 f706 	lsr.w	r7, r2, r6
 800050a:	431f      	orrs	r7, r3
 800050c:	fa20 fc06 	lsr.w	ip, r0, r6
 8000510:	fa04 f301 	lsl.w	r3, r4, r1
 8000514:	ea43 030c 	orr.w	r3, r3, ip
 8000518:	40f4      	lsrs	r4, r6
 800051a:	fa00 f801 	lsl.w	r8, r0, r1
 800051e:	0c38      	lsrs	r0, r7, #16
 8000520:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000524:	fbb4 fef0 	udiv	lr, r4, r0
 8000528:	fa1f fc87 	uxth.w	ip, r7
 800052c:	fb00 441e 	mls	r4, r0, lr, r4
 8000530:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000534:	fb0e f90c 	mul.w	r9, lr, ip
 8000538:	45a1      	cmp	r9, r4
 800053a:	fa02 f201 	lsl.w	r2, r2, r1
 800053e:	d90a      	bls.n	8000556 <__udivmoddi4+0x1a6>
 8000540:	193c      	adds	r4, r7, r4
 8000542:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000546:	f080 8084 	bcs.w	8000652 <__udivmoddi4+0x2a2>
 800054a:	45a1      	cmp	r9, r4
 800054c:	f240 8081 	bls.w	8000652 <__udivmoddi4+0x2a2>
 8000550:	f1ae 0e02 	sub.w	lr, lr, #2
 8000554:	443c      	add	r4, r7
 8000556:	eba4 0409 	sub.w	r4, r4, r9
 800055a:	fa1f f983 	uxth.w	r9, r3
 800055e:	fbb4 f3f0 	udiv	r3, r4, r0
 8000562:	fb00 4413 	mls	r4, r0, r3, r4
 8000566:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 800056a:	fb03 fc0c 	mul.w	ip, r3, ip
 800056e:	45a4      	cmp	ip, r4
 8000570:	d907      	bls.n	8000582 <__udivmoddi4+0x1d2>
 8000572:	193c      	adds	r4, r7, r4
 8000574:	f103 30ff 	add.w	r0, r3, #4294967295
 8000578:	d267      	bcs.n	800064a <__udivmoddi4+0x29a>
 800057a:	45a4      	cmp	ip, r4
 800057c:	d965      	bls.n	800064a <__udivmoddi4+0x29a>
 800057e:	3b02      	subs	r3, #2
 8000580:	443c      	add	r4, r7
 8000582:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000586:	fba0 9302 	umull	r9, r3, r0, r2
 800058a:	eba4 040c 	sub.w	r4, r4, ip
 800058e:	429c      	cmp	r4, r3
 8000590:	46ce      	mov	lr, r9
 8000592:	469c      	mov	ip, r3
 8000594:	d351      	bcc.n	800063a <__udivmoddi4+0x28a>
 8000596:	d04e      	beq.n	8000636 <__udivmoddi4+0x286>
 8000598:	b155      	cbz	r5, 80005b0 <__udivmoddi4+0x200>
 800059a:	ebb8 030e 	subs.w	r3, r8, lr
 800059e:	eb64 040c 	sbc.w	r4, r4, ip
 80005a2:	fa04 f606 	lsl.w	r6, r4, r6
 80005a6:	40cb      	lsrs	r3, r1
 80005a8:	431e      	orrs	r6, r3
 80005aa:	40cc      	lsrs	r4, r1
 80005ac:	e9c5 6400 	strd	r6, r4, [r5]
 80005b0:	2100      	movs	r1, #0
 80005b2:	e750      	b.n	8000456 <__udivmoddi4+0xa6>
 80005b4:	f1c2 0320 	rsb	r3, r2, #32
 80005b8:	fa20 f103 	lsr.w	r1, r0, r3
 80005bc:	fa0c fc02 	lsl.w	ip, ip, r2
 80005c0:	fa24 f303 	lsr.w	r3, r4, r3
 80005c4:	4094      	lsls	r4, r2
 80005c6:	430c      	orrs	r4, r1
 80005c8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80005cc:	fa00 fe02 	lsl.w	lr, r0, r2
 80005d0:	fa1f f78c 	uxth.w	r7, ip
 80005d4:	fbb3 f0f8 	udiv	r0, r3, r8
 80005d8:	fb08 3110 	mls	r1, r8, r0, r3
 80005dc:	0c23      	lsrs	r3, r4, #16
 80005de:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80005e2:	fb00 f107 	mul.w	r1, r0, r7
 80005e6:	4299      	cmp	r1, r3
 80005e8:	d908      	bls.n	80005fc <__udivmoddi4+0x24c>
 80005ea:	eb1c 0303 	adds.w	r3, ip, r3
 80005ee:	f100 36ff 	add.w	r6, r0, #4294967295
 80005f2:	d22c      	bcs.n	800064e <__udivmoddi4+0x29e>
 80005f4:	4299      	cmp	r1, r3
 80005f6:	d92a      	bls.n	800064e <__udivmoddi4+0x29e>
 80005f8:	3802      	subs	r0, #2
 80005fa:	4463      	add	r3, ip
 80005fc:	1a5b      	subs	r3, r3, r1
 80005fe:	b2a4      	uxth	r4, r4
 8000600:	fbb3 f1f8 	udiv	r1, r3, r8
 8000604:	fb08 3311 	mls	r3, r8, r1, r3
 8000608:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 800060c:	fb01 f307 	mul.w	r3, r1, r7
 8000610:	42a3      	cmp	r3, r4
 8000612:	d908      	bls.n	8000626 <__udivmoddi4+0x276>
 8000614:	eb1c 0404 	adds.w	r4, ip, r4
 8000618:	f101 36ff 	add.w	r6, r1, #4294967295
 800061c:	d213      	bcs.n	8000646 <__udivmoddi4+0x296>
 800061e:	42a3      	cmp	r3, r4
 8000620:	d911      	bls.n	8000646 <__udivmoddi4+0x296>
 8000622:	3902      	subs	r1, #2
 8000624:	4464      	add	r4, ip
 8000626:	1ae4      	subs	r4, r4, r3
 8000628:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800062c:	e739      	b.n	80004a2 <__udivmoddi4+0xf2>
 800062e:	4604      	mov	r4, r0
 8000630:	e6f0      	b.n	8000414 <__udivmoddi4+0x64>
 8000632:	4608      	mov	r0, r1
 8000634:	e706      	b.n	8000444 <__udivmoddi4+0x94>
 8000636:	45c8      	cmp	r8, r9
 8000638:	d2ae      	bcs.n	8000598 <__udivmoddi4+0x1e8>
 800063a:	ebb9 0e02 	subs.w	lr, r9, r2
 800063e:	eb63 0c07 	sbc.w	ip, r3, r7
 8000642:	3801      	subs	r0, #1
 8000644:	e7a8      	b.n	8000598 <__udivmoddi4+0x1e8>
 8000646:	4631      	mov	r1, r6
 8000648:	e7ed      	b.n	8000626 <__udivmoddi4+0x276>
 800064a:	4603      	mov	r3, r0
 800064c:	e799      	b.n	8000582 <__udivmoddi4+0x1d2>
 800064e:	4630      	mov	r0, r6
 8000650:	e7d4      	b.n	80005fc <__udivmoddi4+0x24c>
 8000652:	46d6      	mov	lr, sl
 8000654:	e77f      	b.n	8000556 <__udivmoddi4+0x1a6>
 8000656:	4463      	add	r3, ip
 8000658:	3802      	subs	r0, #2
 800065a:	e74d      	b.n	80004f8 <__udivmoddi4+0x148>
 800065c:	4606      	mov	r6, r0
 800065e:	4623      	mov	r3, r4
 8000660:	4608      	mov	r0, r1
 8000662:	e70f      	b.n	8000484 <__udivmoddi4+0xd4>
 8000664:	3e02      	subs	r6, #2
 8000666:	4463      	add	r3, ip
 8000668:	e730      	b.n	80004cc <__udivmoddi4+0x11c>
 800066a:	bf00      	nop

0800066c <__aeabi_idiv0>:
 800066c:	4770      	bx	lr
 800066e:	bf00      	nop

08000670 <LL_GPIO_IsInputPinSet>:
  *         @arg @ref LL_GPIO_PIN_15
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_GPIO_IsInputPinSet(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
 8000670:	b480      	push	{r7}
 8000672:	b083      	sub	sp, #12
 8000674:	af00      	add	r7, sp, #0
 8000676:	6078      	str	r0, [r7, #4]
 8000678:	6039      	str	r1, [r7, #0]
  return ((READ_BIT(GPIOx->IDR, PinMask) == (PinMask)) ? 1UL : 0UL);
 800067a:	687b      	ldr	r3, [r7, #4]
 800067c:	691a      	ldr	r2, [r3, #16]
 800067e:	683b      	ldr	r3, [r7, #0]
 8000680:	4013      	ands	r3, r2
 8000682:	683a      	ldr	r2, [r7, #0]
 8000684:	429a      	cmp	r2, r3
 8000686:	d101      	bne.n	800068c <LL_GPIO_IsInputPinSet+0x1c>
 8000688:	2301      	movs	r3, #1
 800068a:	e000      	b.n	800068e <LL_GPIO_IsInputPinSet+0x1e>
 800068c:	2300      	movs	r3, #0
}
 800068e:	4618      	mov	r0, r3
 8000690:	370c      	adds	r7, #12
 8000692:	46bd      	mov	sp, r7
 8000694:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000698:	4770      	bx	lr
	...

0800069c <OV7670_Init_Pixel_Array>:
enum IMG_SENSOR_STATE OV7670_State = IMG_SENSOR_STOP;
uint16_t vs_count = 0, hs_count = 0, pclk_count = 0;
__attribute__((section(".Img_Frame_Buffer"))) uint8_t pix_array[240][640];

void OV7670_Init_Pixel_Array(void)
{
 800069c:	b480      	push	{r7}
 800069e:	b083      	sub	sp, #12
 80006a0:	af00      	add	r7, sp, #0
	uint16_t i, j;
	for(i = 0; i < 240; i++){
 80006a2:	2300      	movs	r3, #0
 80006a4:	80fb      	strh	r3, [r7, #6]
 80006a6:	e017      	b.n	80006d8 <OV7670_Init_Pixel_Array+0x3c>
		for(j = 0; j < 640; j++){
 80006a8:	2300      	movs	r3, #0
 80006aa:	80bb      	strh	r3, [r7, #4]
 80006ac:	e00d      	b.n	80006ca <OV7670_Init_Pixel_Array+0x2e>
			pix_array[i][j] = 0x00;	// set all to black
 80006ae:	88fa      	ldrh	r2, [r7, #6]
 80006b0:	88b9      	ldrh	r1, [r7, #4]
 80006b2:	480e      	ldr	r0, [pc, #56]	@ (80006ec <OV7670_Init_Pixel_Array+0x50>)
 80006b4:	4613      	mov	r3, r2
 80006b6:	009b      	lsls	r3, r3, #2
 80006b8:	4413      	add	r3, r2
 80006ba:	01db      	lsls	r3, r3, #7
 80006bc:	4403      	add	r3, r0
 80006be:	440b      	add	r3, r1
 80006c0:	2200      	movs	r2, #0
 80006c2:	701a      	strb	r2, [r3, #0]
		for(j = 0; j < 640; j++){
 80006c4:	88bb      	ldrh	r3, [r7, #4]
 80006c6:	3301      	adds	r3, #1
 80006c8:	80bb      	strh	r3, [r7, #4]
 80006ca:	88bb      	ldrh	r3, [r7, #4]
 80006cc:	f5b3 7f20 	cmp.w	r3, #640	@ 0x280
 80006d0:	d3ed      	bcc.n	80006ae <OV7670_Init_Pixel_Array+0x12>
	for(i = 0; i < 240; i++){
 80006d2:	88fb      	ldrh	r3, [r7, #6]
 80006d4:	3301      	adds	r3, #1
 80006d6:	80fb      	strh	r3, [r7, #6]
 80006d8:	88fb      	ldrh	r3, [r7, #6]
 80006da:	2bef      	cmp	r3, #239	@ 0xef
 80006dc:	d9e4      	bls.n	80006a8 <OV7670_Init_Pixel_Array+0xc>
		}
	}
}
 80006de:	bf00      	nop
 80006e0:	bf00      	nop
 80006e2:	370c      	adds	r7, #12
 80006e4:	46bd      	mov	sp, r7
 80006e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006ea:	4770      	bx	lr
 80006ec:	24009040 	.word	0x24009040

080006f0 <OV7670_Init_Setting>:

bool OV7670_Init_Setting(void)
{
 80006f0:	b580      	push	{r7, lr}
 80006f2:	b086      	sub	sp, #24
 80006f4:	af02      	add	r7, sp, #8
	uint16_t sccb_ip_address = 0x0042;	// 0x42
 80006f6:	2342      	movs	r3, #66	@ 0x42
 80006f8:	817b      	strh	r3, [r7, #10]
	uint8_t sccb_sub_address = 0x0A;	// PID register
 80006fa:	230a      	movs	r3, #10
 80006fc:	727b      	strb	r3, [r7, #9]
	uint8_t sccb_read_data = 0;
 80006fe:	2300      	movs	r3, #0
 8000700:	723b      	strb	r3, [r7, #8]
	uint8_t sccb_write_data[2] = {0, 0};
 8000702:	2300      	movs	r3, #0
 8000704:	80bb      	strh	r3, [r7, #4]
	uint32_t error_stat = HAL_I2C_ERROR_NONE;
 8000706:	2300      	movs	r3, #0
 8000708:	60fb      	str	r3, [r7, #12]

/** Register PID (0x0A) **/
	if(HAL_I2C_Master_Transmit(&hi2c1, sccb_ip_address, &sccb_sub_address, 1, 5) != HAL_OK)		/* 2-Phase Write */
 800070a:	f107 0209 	add.w	r2, r7, #9
 800070e:	8979      	ldrh	r1, [r7, #10]
 8000710:	2305      	movs	r3, #5
 8000712:	9300      	str	r3, [sp, #0]
 8000714:	2301      	movs	r3, #1
 8000716:	4895      	ldr	r0, [pc, #596]	@ (800096c <OV7670_Init_Setting+0x27c>)
 8000718:	f004 fadc 	bl	8004cd4 <HAL_I2C_Master_Transmit>
 800071c:	4603      	mov	r3, r0
 800071e:	2b00      	cmp	r3, #0
 8000720:	d003      	beq.n	800072a <OV7670_Init_Setting+0x3a>
	{	error_stat = HAL_I2C_GetError(&hi2c1);	}
 8000722:	4892      	ldr	r0, [pc, #584]	@ (800096c <OV7670_Init_Setting+0x27c>)
 8000724:	f004 fce4 	bl	80050f0 <HAL_I2C_GetError>
 8000728:	60f8      	str	r0, [r7, #12]
	Delay_us_Rough(100);
 800072a:	2064      	movs	r0, #100	@ 0x64
 800072c:	f001 f956 	bl	80019dc <Delay_us_Rough>
	if(error_stat != HAL_I2C_ERROR_NONE){	return false;	}
 8000730:	68fb      	ldr	r3, [r7, #12]
 8000732:	2b00      	cmp	r3, #0
 8000734:	d001      	beq.n	800073a <OV7670_Init_Setting+0x4a>
 8000736:	2300      	movs	r3, #0
 8000738:	e114      	b.n	8000964 <OV7670_Init_Setting+0x274>

	if(HAL_I2C_Master_Receive(&hi2c1, (sccb_ip_address | 0x0001), &sccb_read_data, 1, 5) != HAL_OK)		/* 2-Phase Read */
 800073a:	897b      	ldrh	r3, [r7, #10]
 800073c:	f043 0301 	orr.w	r3, r3, #1
 8000740:	b299      	uxth	r1, r3
 8000742:	f107 0208 	add.w	r2, r7, #8
 8000746:	2305      	movs	r3, #5
 8000748:	9300      	str	r3, [sp, #0]
 800074a:	2301      	movs	r3, #1
 800074c:	4887      	ldr	r0, [pc, #540]	@ (800096c <OV7670_Init_Setting+0x27c>)
 800074e:	f004 fbd9 	bl	8004f04 <HAL_I2C_Master_Receive>
 8000752:	4603      	mov	r3, r0
 8000754:	2b00      	cmp	r3, #0
 8000756:	d003      	beq.n	8000760 <OV7670_Init_Setting+0x70>
	{	error_stat = HAL_I2C_GetError(&hi2c1);	}
 8000758:	4884      	ldr	r0, [pc, #528]	@ (800096c <OV7670_Init_Setting+0x27c>)
 800075a:	f004 fcc9 	bl	80050f0 <HAL_I2C_GetError>
 800075e:	60f8      	str	r0, [r7, #12]
	Delay_us_Rough(100);
 8000760:	2064      	movs	r0, #100	@ 0x64
 8000762:	f001 f93b 	bl	80019dc <Delay_us_Rough>
	if(error_stat != HAL_I2C_ERROR_NONE){	return false;	}
 8000766:	68fb      	ldr	r3, [r7, #12]
 8000768:	2b00      	cmp	r3, #0
 800076a:	d001      	beq.n	8000770 <OV7670_Init_Setting+0x80>
 800076c:	2300      	movs	r3, #0
 800076e:	e0f9      	b.n	8000964 <OV7670_Init_Setting+0x274>

	if(sccb_read_data != 0x76){	return false;	}	// Verify the PID is correct = 0x76
 8000770:	7a3b      	ldrb	r3, [r7, #8]
 8000772:	2b76      	cmp	r3, #118	@ 0x76
 8000774:	d001      	beq.n	800077a <OV7670_Init_Setting+0x8a>
 8000776:	2300      	movs	r3, #0
 8000778:	e0f4      	b.n	8000964 <OV7670_Init_Setting+0x274>
	//if(error_stat != HAL_I2C_ERROR_NONE){	return false;	}

	//if(sccb_read_data != 0x4A){	return false;	}	// Verify that DBLV register has been written to 0x4A

/** Register CLKRC (0x11) **/
	sccb_sub_address = 0x11;
 800077a:	2311      	movs	r3, #17
 800077c:	727b      	strb	r3, [r7, #9]
	sccb_write_data[0] = sccb_sub_address;
 800077e:	7a7b      	ldrb	r3, [r7, #9]
 8000780:	713b      	strb	r3, [r7, #4]
	sccb_write_data[1] = 0x97;	// Set internal clock prescaler to 59 so we'd expect PCLK = XCLK x PLL / 2*(59 + 1) = 15 MHz x 4 / (2x60) = 0.5 MHz
 8000782:	2397      	movs	r3, #151	@ 0x97
 8000784:	717b      	strb	r3, [r7, #5]

	if(HAL_I2C_Master_Transmit(&hi2c1, sccb_ip_address, sccb_write_data, 2, 5) != HAL_OK)		/* 3-Phase Write */
 8000786:	1d3a      	adds	r2, r7, #4
 8000788:	8979      	ldrh	r1, [r7, #10]
 800078a:	2305      	movs	r3, #5
 800078c:	9300      	str	r3, [sp, #0]
 800078e:	2302      	movs	r3, #2
 8000790:	4876      	ldr	r0, [pc, #472]	@ (800096c <OV7670_Init_Setting+0x27c>)
 8000792:	f004 fa9f 	bl	8004cd4 <HAL_I2C_Master_Transmit>
 8000796:	4603      	mov	r3, r0
 8000798:	2b00      	cmp	r3, #0
 800079a:	d003      	beq.n	80007a4 <OV7670_Init_Setting+0xb4>
	{	error_stat = HAL_I2C_GetError(&hi2c1);	}
 800079c:	4873      	ldr	r0, [pc, #460]	@ (800096c <OV7670_Init_Setting+0x27c>)
 800079e:	f004 fca7 	bl	80050f0 <HAL_I2C_GetError>
 80007a2:	60f8      	str	r0, [r7, #12]
	Delay_us_Rough(100);
 80007a4:	2064      	movs	r0, #100	@ 0x64
 80007a6:	f001 f919 	bl	80019dc <Delay_us_Rough>
	if(error_stat != HAL_I2C_ERROR_NONE){	return false;	}
 80007aa:	68fb      	ldr	r3, [r7, #12]
 80007ac:	2b00      	cmp	r3, #0
 80007ae:	d001      	beq.n	80007b4 <OV7670_Init_Setting+0xc4>
 80007b0:	2300      	movs	r3, #0
 80007b2:	e0d7      	b.n	8000964 <OV7670_Init_Setting+0x274>

	if(HAL_I2C_Master_Receive(&hi2c1, (sccb_ip_address | 0x0001), &sccb_read_data, 1, 5) != HAL_OK)		/* 2-Phase Read */
 80007b4:	897b      	ldrh	r3, [r7, #10]
 80007b6:	f043 0301 	orr.w	r3, r3, #1
 80007ba:	b299      	uxth	r1, r3
 80007bc:	f107 0208 	add.w	r2, r7, #8
 80007c0:	2305      	movs	r3, #5
 80007c2:	9300      	str	r3, [sp, #0]
 80007c4:	2301      	movs	r3, #1
 80007c6:	4869      	ldr	r0, [pc, #420]	@ (800096c <OV7670_Init_Setting+0x27c>)
 80007c8:	f004 fb9c 	bl	8004f04 <HAL_I2C_Master_Receive>
 80007cc:	4603      	mov	r3, r0
 80007ce:	2b00      	cmp	r3, #0
 80007d0:	d003      	beq.n	80007da <OV7670_Init_Setting+0xea>
	{	error_stat = HAL_I2C_GetError(&hi2c1);	}
 80007d2:	4866      	ldr	r0, [pc, #408]	@ (800096c <OV7670_Init_Setting+0x27c>)
 80007d4:	f004 fc8c 	bl	80050f0 <HAL_I2C_GetError>
 80007d8:	60f8      	str	r0, [r7, #12]
	Delay_us_Rough(100);
 80007da:	2064      	movs	r0, #100	@ 0x64
 80007dc:	f001 f8fe 	bl	80019dc <Delay_us_Rough>
	if(error_stat != HAL_I2C_ERROR_NONE){	return false;	}
 80007e0:	68fb      	ldr	r3, [r7, #12]
 80007e2:	2b00      	cmp	r3, #0
 80007e4:	d001      	beq.n	80007ea <OV7670_Init_Setting+0xfa>
 80007e6:	2300      	movs	r3, #0
 80007e8:	e0bc      	b.n	8000964 <OV7670_Init_Setting+0x274>

	if(sccb_read_data != 0x97){	return false;	}	// Verify that CLKRC register has been written to 0x9D
 80007ea:	7a3b      	ldrb	r3, [r7, #8]
 80007ec:	2b97      	cmp	r3, #151	@ 0x97
 80007ee:	d001      	beq.n	80007f4 <OV7670_Init_Setting+0x104>
 80007f0:	2300      	movs	r3, #0
 80007f2:	e0b7      	b.n	8000964 <OV7670_Init_Setting+0x274>

/** Register COM7 (0x12) **/
	sccb_sub_address = 0x12;
 80007f4:	2312      	movs	r3, #18
 80007f6:	727b      	strb	r3, [r7, #9]
	sccb_write_data[0] = sccb_sub_address;
 80007f8:	7a7b      	ldrb	r3, [r7, #9]
 80007fa:	713b      	strb	r3, [r7, #4]
	sccb_write_data[1] = 0x14;		// Use pre-defined QVGA resolution scaler setting. Output format RGB selection.
 80007fc:	2314      	movs	r3, #20
 80007fe:	717b      	strb	r3, [r7, #5]

	if(HAL_I2C_Master_Transmit(&hi2c1, sccb_ip_address, sccb_write_data, 2, 5) != HAL_OK)		/* 3-Phase Write */
 8000800:	1d3a      	adds	r2, r7, #4
 8000802:	8979      	ldrh	r1, [r7, #10]
 8000804:	2305      	movs	r3, #5
 8000806:	9300      	str	r3, [sp, #0]
 8000808:	2302      	movs	r3, #2
 800080a:	4858      	ldr	r0, [pc, #352]	@ (800096c <OV7670_Init_Setting+0x27c>)
 800080c:	f004 fa62 	bl	8004cd4 <HAL_I2C_Master_Transmit>
 8000810:	4603      	mov	r3, r0
 8000812:	2b00      	cmp	r3, #0
 8000814:	d003      	beq.n	800081e <OV7670_Init_Setting+0x12e>
	{	error_stat = HAL_I2C_GetError(&hi2c1);	}
 8000816:	4855      	ldr	r0, [pc, #340]	@ (800096c <OV7670_Init_Setting+0x27c>)
 8000818:	f004 fc6a 	bl	80050f0 <HAL_I2C_GetError>
 800081c:	60f8      	str	r0, [r7, #12]
	Delay_us_Rough(100);
 800081e:	2064      	movs	r0, #100	@ 0x64
 8000820:	f001 f8dc 	bl	80019dc <Delay_us_Rough>
	if(error_stat != HAL_I2C_ERROR_NONE){	return false;	}
 8000824:	68fb      	ldr	r3, [r7, #12]
 8000826:	2b00      	cmp	r3, #0
 8000828:	d001      	beq.n	800082e <OV7670_Init_Setting+0x13e>
 800082a:	2300      	movs	r3, #0
 800082c:	e09a      	b.n	8000964 <OV7670_Init_Setting+0x274>

	if(HAL_I2C_Master_Receive(&hi2c1, (sccb_ip_address | 0x0001), &sccb_read_data, 1, 5) != HAL_OK)		/* 2-Phase Read */
 800082e:	897b      	ldrh	r3, [r7, #10]
 8000830:	f043 0301 	orr.w	r3, r3, #1
 8000834:	b299      	uxth	r1, r3
 8000836:	f107 0208 	add.w	r2, r7, #8
 800083a:	2305      	movs	r3, #5
 800083c:	9300      	str	r3, [sp, #0]
 800083e:	2301      	movs	r3, #1
 8000840:	484a      	ldr	r0, [pc, #296]	@ (800096c <OV7670_Init_Setting+0x27c>)
 8000842:	f004 fb5f 	bl	8004f04 <HAL_I2C_Master_Receive>
 8000846:	4603      	mov	r3, r0
 8000848:	2b00      	cmp	r3, #0
 800084a:	d003      	beq.n	8000854 <OV7670_Init_Setting+0x164>
	{	error_stat = HAL_I2C_GetError(&hi2c1);	}
 800084c:	4847      	ldr	r0, [pc, #284]	@ (800096c <OV7670_Init_Setting+0x27c>)
 800084e:	f004 fc4f 	bl	80050f0 <HAL_I2C_GetError>
 8000852:	60f8      	str	r0, [r7, #12]
	Delay_us_Rough(100);
 8000854:	2064      	movs	r0, #100	@ 0x64
 8000856:	f001 f8c1 	bl	80019dc <Delay_us_Rough>
	if(error_stat != HAL_I2C_ERROR_NONE){	return false;	}
 800085a:	68fb      	ldr	r3, [r7, #12]
 800085c:	2b00      	cmp	r3, #0
 800085e:	d001      	beq.n	8000864 <OV7670_Init_Setting+0x174>
 8000860:	2300      	movs	r3, #0
 8000862:	e07f      	b.n	8000964 <OV7670_Init_Setting+0x274>

	if(sccb_read_data != 0x14){	return false;	}	// Verify that COM7 register has been written to 0x14
 8000864:	7a3b      	ldrb	r3, [r7, #8]
 8000866:	2b14      	cmp	r3, #20
 8000868:	d001      	beq.n	800086e <OV7670_Init_Setting+0x17e>
 800086a:	2300      	movs	r3, #0
 800086c:	e07a      	b.n	8000964 <OV7670_Init_Setting+0x274>

/** Register COM15 (0x40) **/
	sccb_sub_address = 0x40;
 800086e:	2340      	movs	r3, #64	@ 0x40
 8000870:	727b      	strb	r3, [r7, #9]
	sccb_write_data[0] = sccb_sub_address;
 8000872:	7a7b      	ldrb	r3, [r7, #9]
 8000874:	713b      	strb	r3, [r7, #4]
	sccb_write_data[1] = 0xD0;		// Output range: [00] to [FF]. RGB565 output format option.
 8000876:	23d0      	movs	r3, #208	@ 0xd0
 8000878:	717b      	strb	r3, [r7, #5]

	if(HAL_I2C_Master_Transmit(&hi2c1, sccb_ip_address, sccb_write_data, 2, 5) != HAL_OK)		/* 3-Phase Write */
 800087a:	1d3a      	adds	r2, r7, #4
 800087c:	8979      	ldrh	r1, [r7, #10]
 800087e:	2305      	movs	r3, #5
 8000880:	9300      	str	r3, [sp, #0]
 8000882:	2302      	movs	r3, #2
 8000884:	4839      	ldr	r0, [pc, #228]	@ (800096c <OV7670_Init_Setting+0x27c>)
 8000886:	f004 fa25 	bl	8004cd4 <HAL_I2C_Master_Transmit>
 800088a:	4603      	mov	r3, r0
 800088c:	2b00      	cmp	r3, #0
 800088e:	d003      	beq.n	8000898 <OV7670_Init_Setting+0x1a8>
	{	error_stat = HAL_I2C_GetError(&hi2c1);	}
 8000890:	4836      	ldr	r0, [pc, #216]	@ (800096c <OV7670_Init_Setting+0x27c>)
 8000892:	f004 fc2d 	bl	80050f0 <HAL_I2C_GetError>
 8000896:	60f8      	str	r0, [r7, #12]
	Delay_us_Rough(100);
 8000898:	2064      	movs	r0, #100	@ 0x64
 800089a:	f001 f89f 	bl	80019dc <Delay_us_Rough>
	if(error_stat != HAL_I2C_ERROR_NONE){	return false;	}
 800089e:	68fb      	ldr	r3, [r7, #12]
 80008a0:	2b00      	cmp	r3, #0
 80008a2:	d001      	beq.n	80008a8 <OV7670_Init_Setting+0x1b8>
 80008a4:	2300      	movs	r3, #0
 80008a6:	e05d      	b.n	8000964 <OV7670_Init_Setting+0x274>

	if(HAL_I2C_Master_Receive(&hi2c1, (sccb_ip_address | 0x0001), &sccb_read_data, 1, 5) != HAL_OK)		/* 2-Phase Read */
 80008a8:	897b      	ldrh	r3, [r7, #10]
 80008aa:	f043 0301 	orr.w	r3, r3, #1
 80008ae:	b299      	uxth	r1, r3
 80008b0:	f107 0208 	add.w	r2, r7, #8
 80008b4:	2305      	movs	r3, #5
 80008b6:	9300      	str	r3, [sp, #0]
 80008b8:	2301      	movs	r3, #1
 80008ba:	482c      	ldr	r0, [pc, #176]	@ (800096c <OV7670_Init_Setting+0x27c>)
 80008bc:	f004 fb22 	bl	8004f04 <HAL_I2C_Master_Receive>
 80008c0:	4603      	mov	r3, r0
 80008c2:	2b00      	cmp	r3, #0
 80008c4:	d003      	beq.n	80008ce <OV7670_Init_Setting+0x1de>
	{	error_stat = HAL_I2C_GetError(&hi2c1);	}
 80008c6:	4829      	ldr	r0, [pc, #164]	@ (800096c <OV7670_Init_Setting+0x27c>)
 80008c8:	f004 fc12 	bl	80050f0 <HAL_I2C_GetError>
 80008cc:	60f8      	str	r0, [r7, #12]
	Delay_us_Rough(100);
 80008ce:	2064      	movs	r0, #100	@ 0x64
 80008d0:	f001 f884 	bl	80019dc <Delay_us_Rough>
	if(error_stat != HAL_I2C_ERROR_NONE){	return false;	}
 80008d4:	68fb      	ldr	r3, [r7, #12]
 80008d6:	2b00      	cmp	r3, #0
 80008d8:	d001      	beq.n	80008de <OV7670_Init_Setting+0x1ee>
 80008da:	2300      	movs	r3, #0
 80008dc:	e042      	b.n	8000964 <OV7670_Init_Setting+0x274>

	if(sccb_read_data != 0xD0){	return false;	}	// Verify that COM15 register has been written to 0xD0
 80008de:	7a3b      	ldrb	r3, [r7, #8]
 80008e0:	2bd0      	cmp	r3, #208	@ 0xd0
 80008e2:	d001      	beq.n	80008e8 <OV7670_Init_Setting+0x1f8>
 80008e4:	2300      	movs	r3, #0
 80008e6:	e03d      	b.n	8000964 <OV7670_Init_Setting+0x274>
	//if(error_stat != HAL_I2C_ERROR_NONE){	return false;	}

	//if(sccb_read_data != 0xF4){	return false;	}	// Verify that SCALING_PCLK_DIV register has been written to 0xF4
	
/** Register COM16 (0x41) **/
	sccb_sub_address = 0x41;
 80008e8:	2341      	movs	r3, #65	@ 0x41
 80008ea:	727b      	strb	r3, [r7, #9]
	sccb_write_data[0] = sccb_sub_address;
 80008ec:	7a7b      	ldrb	r3, [r7, #9]
 80008ee:	713b      	strb	r3, [r7, #4]
	sccb_write_data[1] = 0x18;		// De-noise function to reduce noise level is set to automatic mode
 80008f0:	2318      	movs	r3, #24
 80008f2:	717b      	strb	r3, [r7, #5]
	
	if(HAL_I2C_Master_Transmit(&hi2c1, sccb_ip_address, sccb_write_data, 2, 5) != HAL_OK)		/* 3-Phase Write */
 80008f4:	1d3a      	adds	r2, r7, #4
 80008f6:	8979      	ldrh	r1, [r7, #10]
 80008f8:	2305      	movs	r3, #5
 80008fa:	9300      	str	r3, [sp, #0]
 80008fc:	2302      	movs	r3, #2
 80008fe:	481b      	ldr	r0, [pc, #108]	@ (800096c <OV7670_Init_Setting+0x27c>)
 8000900:	f004 f9e8 	bl	8004cd4 <HAL_I2C_Master_Transmit>
 8000904:	4603      	mov	r3, r0
 8000906:	2b00      	cmp	r3, #0
 8000908:	d003      	beq.n	8000912 <OV7670_Init_Setting+0x222>
	{	error_stat = HAL_I2C_GetError(&hi2c1);	}
 800090a:	4818      	ldr	r0, [pc, #96]	@ (800096c <OV7670_Init_Setting+0x27c>)
 800090c:	f004 fbf0 	bl	80050f0 <HAL_I2C_GetError>
 8000910:	60f8      	str	r0, [r7, #12]
	Delay_us_Rough(100);
 8000912:	2064      	movs	r0, #100	@ 0x64
 8000914:	f001 f862 	bl	80019dc <Delay_us_Rough>
	if(error_stat != HAL_I2C_ERROR_NONE){	return false;	}
 8000918:	68fb      	ldr	r3, [r7, #12]
 800091a:	2b00      	cmp	r3, #0
 800091c:	d001      	beq.n	8000922 <OV7670_Init_Setting+0x232>
 800091e:	2300      	movs	r3, #0
 8000920:	e020      	b.n	8000964 <OV7670_Init_Setting+0x274>

	if(HAL_I2C_Master_Receive(&hi2c1, (sccb_ip_address | 0x0001), &sccb_read_data, 1, 5) != HAL_OK)		/* 2-Phase Read */
 8000922:	897b      	ldrh	r3, [r7, #10]
 8000924:	f043 0301 	orr.w	r3, r3, #1
 8000928:	b299      	uxth	r1, r3
 800092a:	f107 0208 	add.w	r2, r7, #8
 800092e:	2305      	movs	r3, #5
 8000930:	9300      	str	r3, [sp, #0]
 8000932:	2301      	movs	r3, #1
 8000934:	480d      	ldr	r0, [pc, #52]	@ (800096c <OV7670_Init_Setting+0x27c>)
 8000936:	f004 fae5 	bl	8004f04 <HAL_I2C_Master_Receive>
 800093a:	4603      	mov	r3, r0
 800093c:	2b00      	cmp	r3, #0
 800093e:	d003      	beq.n	8000948 <OV7670_Init_Setting+0x258>
	{	error_stat = HAL_I2C_GetError(&hi2c1);	}
 8000940:	480a      	ldr	r0, [pc, #40]	@ (800096c <OV7670_Init_Setting+0x27c>)
 8000942:	f004 fbd5 	bl	80050f0 <HAL_I2C_GetError>
 8000946:	60f8      	str	r0, [r7, #12]
	Delay_us_Rough(100);
 8000948:	2064      	movs	r0, #100	@ 0x64
 800094a:	f001 f847 	bl	80019dc <Delay_us_Rough>
	if(error_stat != HAL_I2C_ERROR_NONE){	return false;	}
 800094e:	68fb      	ldr	r3, [r7, #12]
 8000950:	2b00      	cmp	r3, #0
 8000952:	d001      	beq.n	8000958 <OV7670_Init_Setting+0x268>
 8000954:	2300      	movs	r3, #0
 8000956:	e005      	b.n	8000964 <OV7670_Init_Setting+0x274>

	if(sccb_read_data != 0x18){	return false;	}	// Verify that COM16 register has been written to 0x18
 8000958:	7a3b      	ldrb	r3, [r7, #8]
 800095a:	2b18      	cmp	r3, #24
 800095c:	d001      	beq.n	8000962 <OV7670_Init_Setting+0x272>
 800095e:	2300      	movs	r3, #0
 8000960:	e000      	b.n	8000964 <OV7670_Init_Setting+0x274>

	//OV7670_Init_Pixel_Array();
	return true;
 8000962:	2301      	movs	r3, #1
}
 8000964:	4618      	mov	r0, r3
 8000966:	3710      	adds	r7, #16
 8000968:	46bd      	mov	sp, r7
 800096a:	bd80      	pop	{r7, pc}
 800096c:	240000b4 	.word	0x240000b4

08000970 <OV7670_Sync_Output_Detection>:

void OV7670_Sync_Output_Detection(TIM_HandleTypeDef *htim)
{
 8000970:	b480      	push	{r7}
 8000972:	b083      	sub	sp, #12
 8000974:	af00      	add	r7, sp, #0
 8000976:	6078      	str	r0, [r7, #4]
	if(htim->Channel == HAL_TIM_ACTIVE_CHANNEL_1){// VSYNC
 8000978:	687b      	ldr	r3, [r7, #4]
 800097a:	7f1b      	ldrb	r3, [r3, #28]
 800097c:	2b01      	cmp	r3, #1
 800097e:	d113      	bne.n	80009a8 <OV7670_Sync_Output_Detection+0x38>
		if(OV7670_State == IMG_SENSOR_WAIT_VSYNC)
 8000980:	4b12      	ldr	r3, [pc, #72]	@ (80009cc <OV7670_Sync_Output_Detection+0x5c>)
 8000982:	781b      	ldrb	r3, [r3, #0]
 8000984:	2b02      	cmp	r3, #2
 8000986:	d103      	bne.n	8000990 <OV7670_Sync_Output_Detection+0x20>
		{	OV7670_State = IMG_SENSOR_VSYNC;	}
 8000988:	4b10      	ldr	r3, [pc, #64]	@ (80009cc <OV7670_Sync_Output_Detection+0x5c>)
 800098a:	2203      	movs	r2, #3
 800098c:	701a      	strb	r2, [r3, #0]
	}
	else if(htim->Channel == HAL_TIM_ACTIVE_CHANNEL_3){// HREF
		if(OV7670_State == IMG_SENSOR_WAIT_HREF)
		{	OV7670_State = IMG_SENSOR_HREF;	}
	}
}
 800098e:	e016      	b.n	80009be <OV7670_Sync_Output_Detection+0x4e>
		else if((OV7670_State > IMG_SENSOR_WAIT_VSYNC) && (OV7670_State < IMG_SENSOR_COMPLETE))
 8000990:	4b0e      	ldr	r3, [pc, #56]	@ (80009cc <OV7670_Sync_Output_Detection+0x5c>)
 8000992:	781b      	ldrb	r3, [r3, #0]
 8000994:	2b02      	cmp	r3, #2
 8000996:	d912      	bls.n	80009be <OV7670_Sync_Output_Detection+0x4e>
 8000998:	4b0c      	ldr	r3, [pc, #48]	@ (80009cc <OV7670_Sync_Output_Detection+0x5c>)
 800099a:	781b      	ldrb	r3, [r3, #0]
 800099c:	2b06      	cmp	r3, #6
 800099e:	d80e      	bhi.n	80009be <OV7670_Sync_Output_Detection+0x4e>
		{	OV7670_State = IMG_SENSOR_COMPLETE;	}
 80009a0:	4b0a      	ldr	r3, [pc, #40]	@ (80009cc <OV7670_Sync_Output_Detection+0x5c>)
 80009a2:	2207      	movs	r2, #7
 80009a4:	701a      	strb	r2, [r3, #0]
}
 80009a6:	e00a      	b.n	80009be <OV7670_Sync_Output_Detection+0x4e>
	else if(htim->Channel == HAL_TIM_ACTIVE_CHANNEL_3){// HREF
 80009a8:	687b      	ldr	r3, [r7, #4]
 80009aa:	7f1b      	ldrb	r3, [r3, #28]
 80009ac:	2b04      	cmp	r3, #4
 80009ae:	d106      	bne.n	80009be <OV7670_Sync_Output_Detection+0x4e>
		if(OV7670_State == IMG_SENSOR_WAIT_HREF)
 80009b0:	4b06      	ldr	r3, [pc, #24]	@ (80009cc <OV7670_Sync_Output_Detection+0x5c>)
 80009b2:	781b      	ldrb	r3, [r3, #0]
 80009b4:	2b04      	cmp	r3, #4
 80009b6:	d102      	bne.n	80009be <OV7670_Sync_Output_Detection+0x4e>
		{	OV7670_State = IMG_SENSOR_HREF;	}
 80009b8:	4b04      	ldr	r3, [pc, #16]	@ (80009cc <OV7670_Sync_Output_Detection+0x5c>)
 80009ba:	2205      	movs	r2, #5
 80009bc:	701a      	strb	r2, [r3, #0]
}
 80009be:	bf00      	nop
 80009c0:	370c      	adds	r7, #12
 80009c2:	46bd      	mov	sp, r7
 80009c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009c8:	4770      	bx	lr
 80009ca:	bf00      	nop
 80009cc:	240000ac 	.word	0x240000ac

080009d0 <OV7670_Grab_Pixel_Byte_Output>:

void OV7670_Grab_Pixel_Byte_Output(void)
{
 80009d0:	b590      	push	{r4, r7, lr}
 80009d2:	b083      	sub	sp, #12
 80009d4:	af00      	add	r7, sp, #0
	uint8_t byte;

	byte = (LL_GPIO_IsInputPinSet(D0_GPIO_Port, D0_Pin) ? 0x01 : 0x00) |
 80009d6:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80009da:	483c      	ldr	r0, [pc, #240]	@ (8000acc <OV7670_Grab_Pixel_Byte_Output+0xfc>)
 80009dc:	f7ff fe48 	bl	8000670 <LL_GPIO_IsInputPinSet>
 80009e0:	4603      	mov	r3, r0
 80009e2:	2b00      	cmp	r3, #0
 80009e4:	bf14      	ite	ne
 80009e6:	2301      	movne	r3, #1
 80009e8:	2300      	moveq	r3, #0
 80009ea:	b2db      	uxtb	r3, r3
 80009ec:	b25c      	sxtb	r4, r3
			(LL_GPIO_IsInputPinSet(D1_GPIO_Port, D1_Pin) ? 0x02 : 0x00) |
 80009ee:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80009f2:	4836      	ldr	r0, [pc, #216]	@ (8000acc <OV7670_Grab_Pixel_Byte_Output+0xfc>)
 80009f4:	f7ff fe3c 	bl	8000670 <LL_GPIO_IsInputPinSet>
 80009f8:	4603      	mov	r3, r0
	byte = (LL_GPIO_IsInputPinSet(D0_GPIO_Port, D0_Pin) ? 0x01 : 0x00) |
 80009fa:	2b00      	cmp	r3, #0
 80009fc:	d001      	beq.n	8000a02 <OV7670_Grab_Pixel_Byte_Output+0x32>
 80009fe:	2302      	movs	r3, #2
 8000a00:	e000      	b.n	8000a04 <OV7670_Grab_Pixel_Byte_Output+0x34>
 8000a02:	2300      	movs	r3, #0
 8000a04:	4323      	orrs	r3, r4
 8000a06:	b25c      	sxtb	r4, r3
			(LL_GPIO_IsInputPinSet(D2_GPIO_Port, D2_Pin) ? 0x04 : 0x00) |
 8000a08:	2180      	movs	r1, #128	@ 0x80
 8000a0a:	4830      	ldr	r0, [pc, #192]	@ (8000acc <OV7670_Grab_Pixel_Byte_Output+0xfc>)
 8000a0c:	f7ff fe30 	bl	8000670 <LL_GPIO_IsInputPinSet>
 8000a10:	4603      	mov	r3, r0
			(LL_GPIO_IsInputPinSet(D1_GPIO_Port, D1_Pin) ? 0x02 : 0x00) |
 8000a12:	2b00      	cmp	r3, #0
 8000a14:	d001      	beq.n	8000a1a <OV7670_Grab_Pixel_Byte_Output+0x4a>
 8000a16:	2304      	movs	r3, #4
 8000a18:	e000      	b.n	8000a1c <OV7670_Grab_Pixel_Byte_Output+0x4c>
 8000a1a:	2300      	movs	r3, #0
 8000a1c:	4323      	orrs	r3, r4
 8000a1e:	b25c      	sxtb	r4, r3
			(LL_GPIO_IsInputPinSet(D3_GPIO_Port, D3_Pin) ? 0x08 : 0x00) |
 8000a20:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000a24:	4829      	ldr	r0, [pc, #164]	@ (8000acc <OV7670_Grab_Pixel_Byte_Output+0xfc>)
 8000a26:	f7ff fe23 	bl	8000670 <LL_GPIO_IsInputPinSet>
 8000a2a:	4603      	mov	r3, r0
			(LL_GPIO_IsInputPinSet(D2_GPIO_Port, D2_Pin) ? 0x04 : 0x00) |
 8000a2c:	2b00      	cmp	r3, #0
 8000a2e:	d001      	beq.n	8000a34 <OV7670_Grab_Pixel_Byte_Output+0x64>
 8000a30:	2308      	movs	r3, #8
 8000a32:	e000      	b.n	8000a36 <OV7670_Grab_Pixel_Byte_Output+0x66>
 8000a34:	2300      	movs	r3, #0
 8000a36:	4323      	orrs	r3, r4
 8000a38:	b25c      	sxtb	r4, r3
			(LL_GPIO_IsInputPinSet(D4_GPIO_Port, D4_Pin) ? 0x10 : 0x00) |
 8000a3a:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000a3e:	4823      	ldr	r0, [pc, #140]	@ (8000acc <OV7670_Grab_Pixel_Byte_Output+0xfc>)
 8000a40:	f7ff fe16 	bl	8000670 <LL_GPIO_IsInputPinSet>
 8000a44:	4603      	mov	r3, r0
			(LL_GPIO_IsInputPinSet(D3_GPIO_Port, D3_Pin) ? 0x08 : 0x00) |
 8000a46:	2b00      	cmp	r3, #0
 8000a48:	d001      	beq.n	8000a4e <OV7670_Grab_Pixel_Byte_Output+0x7e>
 8000a4a:	2310      	movs	r3, #16
 8000a4c:	e000      	b.n	8000a50 <OV7670_Grab_Pixel_Byte_Output+0x80>
 8000a4e:	2300      	movs	r3, #0
 8000a50:	4323      	orrs	r3, r4
 8000a52:	b25c      	sxtb	r4, r3
			(LL_GPIO_IsInputPinSet(D5_GPIO_Port, D5_Pin) ? 0x20 : 0x00) |
 8000a54:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000a58:	481c      	ldr	r0, [pc, #112]	@ (8000acc <OV7670_Grab_Pixel_Byte_Output+0xfc>)
 8000a5a:	f7ff fe09 	bl	8000670 <LL_GPIO_IsInputPinSet>
 8000a5e:	4603      	mov	r3, r0
			(LL_GPIO_IsInputPinSet(D4_GPIO_Port, D4_Pin) ? 0x10 : 0x00) |
 8000a60:	2b00      	cmp	r3, #0
 8000a62:	d001      	beq.n	8000a68 <OV7670_Grab_Pixel_Byte_Output+0x98>
 8000a64:	2320      	movs	r3, #32
 8000a66:	e000      	b.n	8000a6a <OV7670_Grab_Pixel_Byte_Output+0x9a>
 8000a68:	2300      	movs	r3, #0
 8000a6a:	4323      	orrs	r3, r4
 8000a6c:	b25c      	sxtb	r4, r3
			(LL_GPIO_IsInputPinSet(D6_GPIO_Port, D6_Pin) ? 0x40 : 0x00) |
 8000a6e:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8000a72:	4816      	ldr	r0, [pc, #88]	@ (8000acc <OV7670_Grab_Pixel_Byte_Output+0xfc>)
 8000a74:	f7ff fdfc 	bl	8000670 <LL_GPIO_IsInputPinSet>
 8000a78:	4603      	mov	r3, r0
			(LL_GPIO_IsInputPinSet(D5_GPIO_Port, D5_Pin) ? 0x20 : 0x00) |
 8000a7a:	2b00      	cmp	r3, #0
 8000a7c:	d001      	beq.n	8000a82 <OV7670_Grab_Pixel_Byte_Output+0xb2>
 8000a7e:	2340      	movs	r3, #64	@ 0x40
 8000a80:	e000      	b.n	8000a84 <OV7670_Grab_Pixel_Byte_Output+0xb4>
 8000a82:	2300      	movs	r3, #0
 8000a84:	4323      	orrs	r3, r4
 8000a86:	b25c      	sxtb	r4, r3
			(LL_GPIO_IsInputPinSet(D7_GPIO_Port, D7_Pin) ? 0x80 : 0x00);
 8000a88:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000a8c:	480f      	ldr	r0, [pc, #60]	@ (8000acc <OV7670_Grab_Pixel_Byte_Output+0xfc>)
 8000a8e:	f7ff fdef 	bl	8000670 <LL_GPIO_IsInputPinSet>
 8000a92:	4603      	mov	r3, r0
			(LL_GPIO_IsInputPinSet(D6_GPIO_Port, D6_Pin) ? 0x40 : 0x00) |
 8000a94:	2b00      	cmp	r3, #0
 8000a96:	d002      	beq.n	8000a9e <OV7670_Grab_Pixel_Byte_Output+0xce>
 8000a98:	f06f 037f 	mvn.w	r3, #127	@ 0x7f
 8000a9c:	e000      	b.n	8000aa0 <OV7670_Grab_Pixel_Byte_Output+0xd0>
 8000a9e:	2300      	movs	r3, #0
 8000aa0:	4323      	orrs	r3, r4
 8000aa2:	b25b      	sxtb	r3, r3
	byte = (LL_GPIO_IsInputPinSet(D0_GPIO_Port, D0_Pin) ? 0x01 : 0x00) |
 8000aa4:	71fb      	strb	r3, [r7, #7]

	pix_array[hs_count][pclk_count] = byte;
 8000aa6:	4b0a      	ldr	r3, [pc, #40]	@ (8000ad0 <OV7670_Grab_Pixel_Byte_Output+0x100>)
 8000aa8:	881b      	ldrh	r3, [r3, #0]
 8000aaa:	4619      	mov	r1, r3
 8000aac:	4b09      	ldr	r3, [pc, #36]	@ (8000ad4 <OV7670_Grab_Pixel_Byte_Output+0x104>)
 8000aae:	881b      	ldrh	r3, [r3, #0]
 8000ab0:	4618      	mov	r0, r3
 8000ab2:	4a09      	ldr	r2, [pc, #36]	@ (8000ad8 <OV7670_Grab_Pixel_Byte_Output+0x108>)
 8000ab4:	460b      	mov	r3, r1
 8000ab6:	009b      	lsls	r3, r3, #2
 8000ab8:	440b      	add	r3, r1
 8000aba:	01db      	lsls	r3, r3, #7
 8000abc:	4413      	add	r3, r2
 8000abe:	4403      	add	r3, r0
 8000ac0:	79fa      	ldrb	r2, [r7, #7]
 8000ac2:	701a      	strb	r2, [r3, #0]
}
 8000ac4:	bf00      	nop
 8000ac6:	370c      	adds	r7, #12
 8000ac8:	46bd      	mov	sp, r7
 8000aca:	bd90      	pop	{r4, r7, pc}
 8000acc:	58021000 	.word	0x58021000
 8000ad0:	240000b0 	.word	0x240000b0
 8000ad4:	240000b2 	.word	0x240000b2
 8000ad8:	24009040 	.word	0x24009040

08000adc <OV7670_Get_Pix_Array_By_Row>:

uint8_t* OV7670_Get_Pix_Array_By_Row(uint16_t row)
{
 8000adc:	b480      	push	{r7}
 8000ade:	b083      	sub	sp, #12
 8000ae0:	af00      	add	r7, sp, #0
 8000ae2:	4603      	mov	r3, r0
 8000ae4:	80fb      	strh	r3, [r7, #6]
	return (&pix_array[row][0]);
 8000ae6:	88fa      	ldrh	r2, [r7, #6]
 8000ae8:	4613      	mov	r3, r2
 8000aea:	009b      	lsls	r3, r3, #2
 8000aec:	4413      	add	r3, r2
 8000aee:	01db      	lsls	r3, r3, #7
 8000af0:	4a03      	ldr	r2, [pc, #12]	@ (8000b00 <OV7670_Get_Pix_Array_By_Row+0x24>)
 8000af2:	4413      	add	r3, r2
}
 8000af4:	4618      	mov	r0, r3
 8000af6:	370c      	adds	r7, #12
 8000af8:	46bd      	mov	sp, r7
 8000afa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000afe:	4770      	bx	lr
 8000b00:	24009040 	.word	0x24009040

08000b04 <tcpecho_thread>:

#include "lwip/sys.h"
#include "lwip/api.h"

static void tcpecho_thread(void *arg)
{
 8000b04:	b590      	push	{r4, r7, lr}
 8000b06:	b08d      	sub	sp, #52	@ 0x34
 8000b08:	af02      	add	r7, sp, #8
 8000b0a:	6078      	str	r0, [r7, #4]
	u8_t row;
	
	LWIP_UNUSED_ARG(arg);

	/* Create a new connection identifier. */
	conn = netconn_new(NETCONN_TCP);
 8000b0c:	2200      	movs	r2, #0
 8000b0e:	2100      	movs	r1, #0
 8000b10:	2010      	movs	r0, #16
 8000b12:	f010 fa5f 	bl	8010fd4 <netconn_new_with_proto_and_callback>
 8000b16:	6238      	str	r0, [r7, #32]
	if(conn == NULL){
 8000b18:	6a3b      	ldr	r3, [r7, #32]
 8000b1a:	2b00      	cmp	r3, #0
 8000b1c:	d05e      	beq.n	8000bdc <tcpecho_thread+0xd8>
		return;
	}
	/* Bind connection to well known port number 7. */
	err = netconn_bind(conn, IP_ADDR_ANY, 7);
 8000b1e:	2207      	movs	r2, #7
 8000b20:	4930      	ldr	r1, [pc, #192]	@ (8000be4 <tcpecho_thread+0xe0>)
 8000b22:	6a38      	ldr	r0, [r7, #32]
 8000b24:	f010 fb10 	bl	8011148 <netconn_bind>
 8000b28:	4603      	mov	r3, r0
 8000b2a:	77fb      	strb	r3, [r7, #31]
	
	if(err == ERR_OK){
 8000b2c:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8000b30:	2b00      	cmp	r3, #0
 8000b32:	d14f      	bne.n	8000bd4 <tcpecho_thread+0xd0>
		/* Tell connection to go into listening mode. */
		netconn_listen(conn);
 8000b34:	21ff      	movs	r1, #255	@ 0xff
 8000b36:	6a38      	ldr	r0, [r7, #32]
 8000b38:	f010 fb3e 	bl	80111b8 <netconn_listen_with_backlog>
	
		while(1){
			/* Grab new connection. */
			err = netconn_accept(conn, &newconn);
 8000b3c:	f107 0310 	add.w	r3, r7, #16
 8000b40:	4619      	mov	r1, r3
 8000b42:	6a38      	ldr	r0, [r7, #32]
 8000b44:	f010 fb64 	bl	8011210 <netconn_accept>
 8000b48:	4603      	mov	r3, r0
 8000b4a:	77fb      	strb	r3, [r7, #31]
			/* Process the new connection. */
			if(err == ERR_OK){
 8000b4c:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8000b50:	2b00      	cmp	r3, #0
 8000b52:	d1f3      	bne.n	8000b3c <tcpecho_thread+0x38>
				while(netconn_recv(newconn, &buf) == ERR_OK){
 8000b54:	e02b      	b.n	8000bae <tcpecho_thread+0xaa>
					do {
						//memset(msg, '\0', 100);  // clear the buffer
						//strncpy(msg, buf->p->payload, buf->p->len);   // get the message from the client
						//strcat(msg, "3.");
						//len = (buf->p->len) + 2;
						row_p = buf->p->payload;
 8000b56:	68fb      	ldr	r3, [r7, #12]
 8000b58:	681b      	ldr	r3, [r3, #0]
 8000b5a:	685b      	ldr	r3, [r3, #4]
 8000b5c:	61bb      	str	r3, [r7, #24]
						row = *row_p;
 8000b5e:	69bb      	ldr	r3, [r7, #24]
 8000b60:	781b      	ldrb	r3, [r3, #0]
 8000b62:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
						if(row >= 240){	row = 239;	}	// row index is 0-239 in qvga format
 8000b66:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8000b6a:	2bef      	cmp	r3, #239	@ 0xef
 8000b6c:	d902      	bls.n	8000b74 <tcpecho_thread+0x70>
 8000b6e:	23ef      	movs	r3, #239	@ 0xef
 8000b70:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
						len = 640;
 8000b74:	f44f 7320 	mov.w	r3, #640	@ 0x280
 8000b78:	82fb      	strh	r3, [r7, #22]
						netconn_write(newconn, OV7670_Get_Pix_Array_By_Row(row), len, NETCONN_COPY);
 8000b7a:	693c      	ldr	r4, [r7, #16]
 8000b7c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8000b80:	b29b      	uxth	r3, r3
 8000b82:	4618      	mov	r0, r3
 8000b84:	f7ff ffaa 	bl	8000adc <OV7670_Get_Pix_Array_By_Row>
 8000b88:	4601      	mov	r1, r0
 8000b8a:	8afa      	ldrh	r2, [r7, #22]
 8000b8c:	2300      	movs	r3, #0
 8000b8e:	9300      	str	r3, [sp, #0]
 8000b90:	2301      	movs	r3, #1
 8000b92:	4620      	mov	r0, r4
 8000b94:	f010 fdbe 	bl	8011714 <netconn_write_partly>
					} while (netbuf_next(buf) > 0);
 8000b98:	68fb      	ldr	r3, [r7, #12]
 8000b9a:	4618      	mov	r0, r3
 8000b9c:	f012 fae0 	bl	8013160 <netbuf_next>
 8000ba0:	4603      	mov	r3, r0
 8000ba2:	2b00      	cmp	r3, #0
 8000ba4:	dcd7      	bgt.n	8000b56 <tcpecho_thread+0x52>
					netbuf_delete(buf);
 8000ba6:	68fb      	ldr	r3, [r7, #12]
 8000ba8:	4618      	mov	r0, r3
 8000baa:	f012 fab9 	bl	8013120 <netbuf_delete>
				while(netconn_recv(newconn, &buf) == ERR_OK){
 8000bae:	693b      	ldr	r3, [r7, #16]
 8000bb0:	f107 020c 	add.w	r2, r7, #12
 8000bb4:	4611      	mov	r1, r2
 8000bb6:	4618      	mov	r0, r3
 8000bb8:	f010 fd32 	bl	8011620 <netconn_recv>
 8000bbc:	4603      	mov	r3, r0
 8000bbe:	2b00      	cmp	r3, #0
 8000bc0:	d0c9      	beq.n	8000b56 <tcpecho_thread+0x52>
				}
				/* Close connection and discard connection identifier. */
				netconn_close(newconn);
 8000bc2:	693b      	ldr	r3, [r7, #16]
 8000bc4:	4618      	mov	r0, r3
 8000bc6:	f010 fea7 	bl	8011918 <netconn_close>
				netconn_delete(newconn);
 8000bca:	693b      	ldr	r3, [r7, #16]
 8000bcc:	4618      	mov	r0, r3
 8000bce:	f010 fa9f 	bl	8011110 <netconn_delete>
			err = netconn_accept(conn, &newconn);
 8000bd2:	e7b3      	b.n	8000b3c <tcpecho_thread+0x38>
			}
		}
	} else {
		netconn_delete(conn);
 8000bd4:	6a38      	ldr	r0, [r7, #32]
 8000bd6:	f010 fa9b 	bl	8011110 <netconn_delete>
 8000bda:	e000      	b.n	8000bde <tcpecho_thread+0xda>
		return;
 8000bdc:	bf00      	nop
	}
}
 8000bde:	372c      	adds	r7, #44	@ 0x2c
 8000be0:	46bd      	mov	sp, r7
 8000be2:	bd90      	pop	{r4, r7, pc}
 8000be4:	08022f8c 	.word	0x08022f8c

08000be8 <TCP_Server_Init>:

void TCP_Server_Init(void)
{
 8000be8:	b580      	push	{r7, lr}
 8000bea:	b082      	sub	sp, #8
 8000bec:	af02      	add	r7, sp, #8
	sys_thread_new("tcpecho_thread", tcpecho_thread, NULL, (configMINIMAL_STACK_SIZE*8), osPriorityAboveNormal);
 8000bee:	2320      	movs	r3, #32
 8000bf0:	9300      	str	r3, [sp, #0]
 8000bf2:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000bf6:	2200      	movs	r2, #0
 8000bf8:	4903      	ldr	r1, [pc, #12]	@ (8000c08 <TCP_Server_Init+0x20>)
 8000bfa:	4804      	ldr	r0, [pc, #16]	@ (8000c0c <TCP_Server_Init+0x24>)
 8000bfc:	f01d fd52 	bl	801e6a4 <sys_thread_new>
}
 8000c00:	bf00      	nop
 8000c02:	46bd      	mov	sp, r7
 8000c04:	bd80      	pop	{r7, pc}
 8000c06:	bf00      	nop
 8000c08:	08000b05 	.word	0x08000b05
 8000c0c:	0801f7f8 	.word	0x0801f7f8

08000c10 <vApplicationStackOverflowHook>:
/* Hook prototypes */
void vApplicationStackOverflowHook(xTaskHandle xTask, signed char *pcTaskName);

/* USER CODE BEGIN 4 */
void vApplicationStackOverflowHook(xTaskHandle xTask, signed char *pcTaskName)
{
 8000c10:	b480      	push	{r7}
 8000c12:	b083      	sub	sp, #12
 8000c14:	af00      	add	r7, sp, #0
 8000c16:	6078      	str	r0, [r7, #4]
 8000c18:	6039      	str	r1, [r7, #0]
   /* Run time stack overflow checking is performed if
   configCHECK_FOR_STACK_OVERFLOW is defined to 1 or 2. This hook function is
   called if a stack overflow is detected. */
}
 8000c1a:	bf00      	nop
 8000c1c:	370c      	adds	r7, #12
 8000c1e:	46bd      	mov	sp, r7
 8000c20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c24:	4770      	bx	lr

08000c26 <LL_TIM_EnableCounter>:
  * @rmtoll CR1          CEN           LL_TIM_EnableCounter
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_EnableCounter(TIM_TypeDef *TIMx)
{
 8000c26:	b480      	push	{r7}
 8000c28:	b083      	sub	sp, #12
 8000c2a:	af00      	add	r7, sp, #0
 8000c2c:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->CR1, TIM_CR1_CEN);
 8000c2e:	687b      	ldr	r3, [r7, #4]
 8000c30:	681b      	ldr	r3, [r3, #0]
 8000c32:	f043 0201 	orr.w	r2, r3, #1
 8000c36:	687b      	ldr	r3, [r7, #4]
 8000c38:	601a      	str	r2, [r3, #0]
}
 8000c3a:	bf00      	nop
 8000c3c:	370c      	adds	r7, #12
 8000c3e:	46bd      	mov	sp, r7
 8000c40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c44:	4770      	bx	lr

08000c46 <LL_TIM_DisableUpdateEvent>:
  * @rmtoll CR1          UDIS          LL_TIM_DisableUpdateEvent
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_DisableUpdateEvent(TIM_TypeDef *TIMx)
{
 8000c46:	b480      	push	{r7}
 8000c48:	b083      	sub	sp, #12
 8000c4a:	af00      	add	r7, sp, #0
 8000c4c:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->CR1, TIM_CR1_UDIS);
 8000c4e:	687b      	ldr	r3, [r7, #4]
 8000c50:	681b      	ldr	r3, [r3, #0]
 8000c52:	f043 0202 	orr.w	r2, r3, #2
 8000c56:	687b      	ldr	r3, [r7, #4]
 8000c58:	601a      	str	r2, [r3, #0]
}
 8000c5a:	bf00      	nop
 8000c5c:	370c      	adds	r7, #12
 8000c5e:	46bd      	mov	sp, r7
 8000c60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c64:	4770      	bx	lr

08000c66 <LL_TIM_DisableARRPreload>:
  * @rmtoll CR1          ARPE          LL_TIM_DisableARRPreload
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_DisableARRPreload(TIM_TypeDef *TIMx)
{
 8000c66:	b480      	push	{r7}
 8000c68:	b083      	sub	sp, #12
 8000c6a:	af00      	add	r7, sp, #0
 8000c6c:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(TIMx->CR1, TIM_CR1_ARPE);
 8000c6e:	687b      	ldr	r3, [r7, #4]
 8000c70:	681b      	ldr	r3, [r3, #0]
 8000c72:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8000c76:	687b      	ldr	r3, [r7, #4]
 8000c78:	601a      	str	r2, [r3, #0]
}
 8000c7a:	bf00      	nop
 8000c7c:	370c      	adds	r7, #12
 8000c7e:	46bd      	mov	sp, r7
 8000c80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c84:	4770      	bx	lr

08000c86 <LL_TIM_CC_EnableChannel>:
  *         @arg @ref LL_TIM_CHANNEL_CH5
  *         @arg @ref LL_TIM_CHANNEL_CH6
  * @retval None
  */
__STATIC_INLINE void LL_TIM_CC_EnableChannel(TIM_TypeDef *TIMx, uint32_t Channels)
{
 8000c86:	b480      	push	{r7}
 8000c88:	b083      	sub	sp, #12
 8000c8a:	af00      	add	r7, sp, #0
 8000c8c:	6078      	str	r0, [r7, #4]
 8000c8e:	6039      	str	r1, [r7, #0]
  SET_BIT(TIMx->CCER, Channels);
 8000c90:	687b      	ldr	r3, [r7, #4]
 8000c92:	6a1a      	ldr	r2, [r3, #32]
 8000c94:	683b      	ldr	r3, [r7, #0]
 8000c96:	431a      	orrs	r2, r3
 8000c98:	687b      	ldr	r3, [r7, #4]
 8000c9a:	621a      	str	r2, [r3, #32]
}
 8000c9c:	bf00      	nop
 8000c9e:	370c      	adds	r7, #12
 8000ca0:	46bd      	mov	sp, r7
 8000ca2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ca6:	4770      	bx	lr

08000ca8 <LL_TIM_CC_DisableChannel>:
  *         @arg @ref LL_TIM_CHANNEL_CH5
  *         @arg @ref LL_TIM_CHANNEL_CH6
  * @retval None
  */
__STATIC_INLINE void LL_TIM_CC_DisableChannel(TIM_TypeDef *TIMx, uint32_t Channels)
{
 8000ca8:	b480      	push	{r7}
 8000caa:	b083      	sub	sp, #12
 8000cac:	af00      	add	r7, sp, #0
 8000cae:	6078      	str	r0, [r7, #4]
 8000cb0:	6039      	str	r1, [r7, #0]
  CLEAR_BIT(TIMx->CCER, Channels);
 8000cb2:	687b      	ldr	r3, [r7, #4]
 8000cb4:	6a1a      	ldr	r2, [r3, #32]
 8000cb6:	683b      	ldr	r3, [r7, #0]
 8000cb8:	43db      	mvns	r3, r3
 8000cba:	401a      	ands	r2, r3
 8000cbc:	687b      	ldr	r3, [r7, #4]
 8000cbe:	621a      	str	r2, [r3, #32]
}
 8000cc0:	bf00      	nop
 8000cc2:	370c      	adds	r7, #12
 8000cc4:	46bd      	mov	sp, r7
 8000cc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cca:	4770      	bx	lr

08000ccc <LL_TIM_IC_SetActiveInput>:
  *         @arg @ref LL_TIM_ACTIVEINPUT_INDIRECTTI
  *         @arg @ref LL_TIM_ACTIVEINPUT_TRC
  * @retval None
  */
__STATIC_INLINE void LL_TIM_IC_SetActiveInput(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ICActiveInput)
{
 8000ccc:	b480      	push	{r7}
 8000cce:	b087      	sub	sp, #28
 8000cd0:	af00      	add	r7, sp, #0
 8000cd2:	60f8      	str	r0, [r7, #12]
 8000cd4:	60b9      	str	r1, [r7, #8]
 8000cd6:	607a      	str	r2, [r7, #4]
  uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
 8000cd8:	68bb      	ldr	r3, [r7, #8]
 8000cda:	2b01      	cmp	r3, #1
 8000cdc:	d028      	beq.n	8000d30 <LL_TIM_IC_SetActiveInput+0x64>
 8000cde:	68bb      	ldr	r3, [r7, #8]
 8000ce0:	2b04      	cmp	r3, #4
 8000ce2:	d023      	beq.n	8000d2c <LL_TIM_IC_SetActiveInput+0x60>
 8000ce4:	68bb      	ldr	r3, [r7, #8]
 8000ce6:	2b10      	cmp	r3, #16
 8000ce8:	d01e      	beq.n	8000d28 <LL_TIM_IC_SetActiveInput+0x5c>
 8000cea:	68bb      	ldr	r3, [r7, #8]
 8000cec:	2b40      	cmp	r3, #64	@ 0x40
 8000cee:	d019      	beq.n	8000d24 <LL_TIM_IC_SetActiveInput+0x58>
 8000cf0:	68bb      	ldr	r3, [r7, #8]
 8000cf2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8000cf6:	d013      	beq.n	8000d20 <LL_TIM_IC_SetActiveInput+0x54>
 8000cf8:	68bb      	ldr	r3, [r7, #8]
 8000cfa:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8000cfe:	d00d      	beq.n	8000d1c <LL_TIM_IC_SetActiveInput+0x50>
 8000d00:	68bb      	ldr	r3, [r7, #8]
 8000d02:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8000d06:	d007      	beq.n	8000d18 <LL_TIM_IC_SetActiveInput+0x4c>
 8000d08:	68bb      	ldr	r3, [r7, #8]
 8000d0a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8000d0e:	d101      	bne.n	8000d14 <LL_TIM_IC_SetActiveInput+0x48>
 8000d10:	2307      	movs	r3, #7
 8000d12:	e00e      	b.n	8000d32 <LL_TIM_IC_SetActiveInput+0x66>
 8000d14:	2308      	movs	r3, #8
 8000d16:	e00c      	b.n	8000d32 <LL_TIM_IC_SetActiveInput+0x66>
 8000d18:	2306      	movs	r3, #6
 8000d1a:	e00a      	b.n	8000d32 <LL_TIM_IC_SetActiveInput+0x66>
 8000d1c:	2305      	movs	r3, #5
 8000d1e:	e008      	b.n	8000d32 <LL_TIM_IC_SetActiveInput+0x66>
 8000d20:	2304      	movs	r3, #4
 8000d22:	e006      	b.n	8000d32 <LL_TIM_IC_SetActiveInput+0x66>
 8000d24:	2303      	movs	r3, #3
 8000d26:	e004      	b.n	8000d32 <LL_TIM_IC_SetActiveInput+0x66>
 8000d28:	2302      	movs	r3, #2
 8000d2a:	e002      	b.n	8000d32 <LL_TIM_IC_SetActiveInput+0x66>
 8000d2c:	2301      	movs	r3, #1
 8000d2e:	e000      	b.n	8000d32 <LL_TIM_IC_SetActiveInput+0x66>
 8000d30:	2300      	movs	r3, #0
 8000d32:	75fb      	strb	r3, [r7, #23]
  __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iChannel]));
 8000d34:	68fb      	ldr	r3, [r7, #12]
 8000d36:	3318      	adds	r3, #24
 8000d38:	4619      	mov	r1, r3
 8000d3a:	7dfb      	ldrb	r3, [r7, #23]
 8000d3c:	4a0e      	ldr	r2, [pc, #56]	@ (8000d78 <LL_TIM_IC_SetActiveInput+0xac>)
 8000d3e:	5cd3      	ldrb	r3, [r2, r3]
 8000d40:	440b      	add	r3, r1
 8000d42:	613b      	str	r3, [r7, #16]
  MODIFY_REG(*pReg, ((TIM_CCMR1_CC1S) << SHIFT_TAB_ICxx[iChannel]), (ICActiveInput >> 16U) << SHIFT_TAB_ICxx[iChannel]);
 8000d44:	693b      	ldr	r3, [r7, #16]
 8000d46:	681a      	ldr	r2, [r3, #0]
 8000d48:	7dfb      	ldrb	r3, [r7, #23]
 8000d4a:	490c      	ldr	r1, [pc, #48]	@ (8000d7c <LL_TIM_IC_SetActiveInput+0xb0>)
 8000d4c:	5ccb      	ldrb	r3, [r1, r3]
 8000d4e:	4619      	mov	r1, r3
 8000d50:	2303      	movs	r3, #3
 8000d52:	408b      	lsls	r3, r1
 8000d54:	43db      	mvns	r3, r3
 8000d56:	401a      	ands	r2, r3
 8000d58:	687b      	ldr	r3, [r7, #4]
 8000d5a:	0c1b      	lsrs	r3, r3, #16
 8000d5c:	7df9      	ldrb	r1, [r7, #23]
 8000d5e:	4807      	ldr	r0, [pc, #28]	@ (8000d7c <LL_TIM_IC_SetActiveInput+0xb0>)
 8000d60:	5c41      	ldrb	r1, [r0, r1]
 8000d62:	408b      	lsls	r3, r1
 8000d64:	431a      	orrs	r2, r3
 8000d66:	693b      	ldr	r3, [r7, #16]
 8000d68:	601a      	str	r2, [r3, #0]
}
 8000d6a:	bf00      	nop
 8000d6c:	371c      	adds	r7, #28
 8000d6e:	46bd      	mov	sp, r7
 8000d70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d74:	4770      	bx	lr
 8000d76:	bf00      	nop
 8000d78:	08022d94 	.word	0x08022d94
 8000d7c:	08022da0 	.word	0x08022da0

08000d80 <LL_TIM_IC_SetPrescaler>:
  *         @arg @ref LL_TIM_ICPSC_DIV4
  *         @arg @ref LL_TIM_ICPSC_DIV8
  * @retval None
  */
__STATIC_INLINE void LL_TIM_IC_SetPrescaler(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ICPrescaler)
{
 8000d80:	b480      	push	{r7}
 8000d82:	b087      	sub	sp, #28
 8000d84:	af00      	add	r7, sp, #0
 8000d86:	60f8      	str	r0, [r7, #12]
 8000d88:	60b9      	str	r1, [r7, #8]
 8000d8a:	607a      	str	r2, [r7, #4]
  uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
 8000d8c:	68bb      	ldr	r3, [r7, #8]
 8000d8e:	2b01      	cmp	r3, #1
 8000d90:	d028      	beq.n	8000de4 <LL_TIM_IC_SetPrescaler+0x64>
 8000d92:	68bb      	ldr	r3, [r7, #8]
 8000d94:	2b04      	cmp	r3, #4
 8000d96:	d023      	beq.n	8000de0 <LL_TIM_IC_SetPrescaler+0x60>
 8000d98:	68bb      	ldr	r3, [r7, #8]
 8000d9a:	2b10      	cmp	r3, #16
 8000d9c:	d01e      	beq.n	8000ddc <LL_TIM_IC_SetPrescaler+0x5c>
 8000d9e:	68bb      	ldr	r3, [r7, #8]
 8000da0:	2b40      	cmp	r3, #64	@ 0x40
 8000da2:	d019      	beq.n	8000dd8 <LL_TIM_IC_SetPrescaler+0x58>
 8000da4:	68bb      	ldr	r3, [r7, #8]
 8000da6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8000daa:	d013      	beq.n	8000dd4 <LL_TIM_IC_SetPrescaler+0x54>
 8000dac:	68bb      	ldr	r3, [r7, #8]
 8000dae:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8000db2:	d00d      	beq.n	8000dd0 <LL_TIM_IC_SetPrescaler+0x50>
 8000db4:	68bb      	ldr	r3, [r7, #8]
 8000db6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8000dba:	d007      	beq.n	8000dcc <LL_TIM_IC_SetPrescaler+0x4c>
 8000dbc:	68bb      	ldr	r3, [r7, #8]
 8000dbe:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8000dc2:	d101      	bne.n	8000dc8 <LL_TIM_IC_SetPrescaler+0x48>
 8000dc4:	2307      	movs	r3, #7
 8000dc6:	e00e      	b.n	8000de6 <LL_TIM_IC_SetPrescaler+0x66>
 8000dc8:	2308      	movs	r3, #8
 8000dca:	e00c      	b.n	8000de6 <LL_TIM_IC_SetPrescaler+0x66>
 8000dcc:	2306      	movs	r3, #6
 8000dce:	e00a      	b.n	8000de6 <LL_TIM_IC_SetPrescaler+0x66>
 8000dd0:	2305      	movs	r3, #5
 8000dd2:	e008      	b.n	8000de6 <LL_TIM_IC_SetPrescaler+0x66>
 8000dd4:	2304      	movs	r3, #4
 8000dd6:	e006      	b.n	8000de6 <LL_TIM_IC_SetPrescaler+0x66>
 8000dd8:	2303      	movs	r3, #3
 8000dda:	e004      	b.n	8000de6 <LL_TIM_IC_SetPrescaler+0x66>
 8000ddc:	2302      	movs	r3, #2
 8000dde:	e002      	b.n	8000de6 <LL_TIM_IC_SetPrescaler+0x66>
 8000de0:	2301      	movs	r3, #1
 8000de2:	e000      	b.n	8000de6 <LL_TIM_IC_SetPrescaler+0x66>
 8000de4:	2300      	movs	r3, #0
 8000de6:	75fb      	strb	r3, [r7, #23]
  __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iChannel]));
 8000de8:	68fb      	ldr	r3, [r7, #12]
 8000dea:	3318      	adds	r3, #24
 8000dec:	4619      	mov	r1, r3
 8000dee:	7dfb      	ldrb	r3, [r7, #23]
 8000df0:	4a0e      	ldr	r2, [pc, #56]	@ (8000e2c <LL_TIM_IC_SetPrescaler+0xac>)
 8000df2:	5cd3      	ldrb	r3, [r2, r3]
 8000df4:	440b      	add	r3, r1
 8000df6:	613b      	str	r3, [r7, #16]
  MODIFY_REG(*pReg, ((TIM_CCMR1_IC1PSC) << SHIFT_TAB_ICxx[iChannel]), (ICPrescaler >> 16U) << SHIFT_TAB_ICxx[iChannel]);
 8000df8:	693b      	ldr	r3, [r7, #16]
 8000dfa:	681a      	ldr	r2, [r3, #0]
 8000dfc:	7dfb      	ldrb	r3, [r7, #23]
 8000dfe:	490c      	ldr	r1, [pc, #48]	@ (8000e30 <LL_TIM_IC_SetPrescaler+0xb0>)
 8000e00:	5ccb      	ldrb	r3, [r1, r3]
 8000e02:	4619      	mov	r1, r3
 8000e04:	230c      	movs	r3, #12
 8000e06:	408b      	lsls	r3, r1
 8000e08:	43db      	mvns	r3, r3
 8000e0a:	401a      	ands	r2, r3
 8000e0c:	687b      	ldr	r3, [r7, #4]
 8000e0e:	0c1b      	lsrs	r3, r3, #16
 8000e10:	7df9      	ldrb	r1, [r7, #23]
 8000e12:	4807      	ldr	r0, [pc, #28]	@ (8000e30 <LL_TIM_IC_SetPrescaler+0xb0>)
 8000e14:	5c41      	ldrb	r1, [r0, r1]
 8000e16:	408b      	lsls	r3, r1
 8000e18:	431a      	orrs	r2, r3
 8000e1a:	693b      	ldr	r3, [r7, #16]
 8000e1c:	601a      	str	r2, [r3, #0]
}
 8000e1e:	bf00      	nop
 8000e20:	371c      	adds	r7, #28
 8000e22:	46bd      	mov	sp, r7
 8000e24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e28:	4770      	bx	lr
 8000e2a:	bf00      	nop
 8000e2c:	08022d94 	.word	0x08022d94
 8000e30:	08022da0 	.word	0x08022da0

08000e34 <LL_TIM_IC_SetFilter>:
  *         @arg @ref LL_TIM_IC_FILTER_FDIV32_N6
  *         @arg @ref LL_TIM_IC_FILTER_FDIV32_N8
  * @retval None
  */
__STATIC_INLINE void LL_TIM_IC_SetFilter(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ICFilter)
{
 8000e34:	b480      	push	{r7}
 8000e36:	b087      	sub	sp, #28
 8000e38:	af00      	add	r7, sp, #0
 8000e3a:	60f8      	str	r0, [r7, #12]
 8000e3c:	60b9      	str	r1, [r7, #8]
 8000e3e:	607a      	str	r2, [r7, #4]
  uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
 8000e40:	68bb      	ldr	r3, [r7, #8]
 8000e42:	2b01      	cmp	r3, #1
 8000e44:	d028      	beq.n	8000e98 <LL_TIM_IC_SetFilter+0x64>
 8000e46:	68bb      	ldr	r3, [r7, #8]
 8000e48:	2b04      	cmp	r3, #4
 8000e4a:	d023      	beq.n	8000e94 <LL_TIM_IC_SetFilter+0x60>
 8000e4c:	68bb      	ldr	r3, [r7, #8]
 8000e4e:	2b10      	cmp	r3, #16
 8000e50:	d01e      	beq.n	8000e90 <LL_TIM_IC_SetFilter+0x5c>
 8000e52:	68bb      	ldr	r3, [r7, #8]
 8000e54:	2b40      	cmp	r3, #64	@ 0x40
 8000e56:	d019      	beq.n	8000e8c <LL_TIM_IC_SetFilter+0x58>
 8000e58:	68bb      	ldr	r3, [r7, #8]
 8000e5a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8000e5e:	d013      	beq.n	8000e88 <LL_TIM_IC_SetFilter+0x54>
 8000e60:	68bb      	ldr	r3, [r7, #8]
 8000e62:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8000e66:	d00d      	beq.n	8000e84 <LL_TIM_IC_SetFilter+0x50>
 8000e68:	68bb      	ldr	r3, [r7, #8]
 8000e6a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8000e6e:	d007      	beq.n	8000e80 <LL_TIM_IC_SetFilter+0x4c>
 8000e70:	68bb      	ldr	r3, [r7, #8]
 8000e72:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8000e76:	d101      	bne.n	8000e7c <LL_TIM_IC_SetFilter+0x48>
 8000e78:	2307      	movs	r3, #7
 8000e7a:	e00e      	b.n	8000e9a <LL_TIM_IC_SetFilter+0x66>
 8000e7c:	2308      	movs	r3, #8
 8000e7e:	e00c      	b.n	8000e9a <LL_TIM_IC_SetFilter+0x66>
 8000e80:	2306      	movs	r3, #6
 8000e82:	e00a      	b.n	8000e9a <LL_TIM_IC_SetFilter+0x66>
 8000e84:	2305      	movs	r3, #5
 8000e86:	e008      	b.n	8000e9a <LL_TIM_IC_SetFilter+0x66>
 8000e88:	2304      	movs	r3, #4
 8000e8a:	e006      	b.n	8000e9a <LL_TIM_IC_SetFilter+0x66>
 8000e8c:	2303      	movs	r3, #3
 8000e8e:	e004      	b.n	8000e9a <LL_TIM_IC_SetFilter+0x66>
 8000e90:	2302      	movs	r3, #2
 8000e92:	e002      	b.n	8000e9a <LL_TIM_IC_SetFilter+0x66>
 8000e94:	2301      	movs	r3, #1
 8000e96:	e000      	b.n	8000e9a <LL_TIM_IC_SetFilter+0x66>
 8000e98:	2300      	movs	r3, #0
 8000e9a:	75fb      	strb	r3, [r7, #23]
  __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iChannel]));
 8000e9c:	68fb      	ldr	r3, [r7, #12]
 8000e9e:	3318      	adds	r3, #24
 8000ea0:	4619      	mov	r1, r3
 8000ea2:	7dfb      	ldrb	r3, [r7, #23]
 8000ea4:	4a0e      	ldr	r2, [pc, #56]	@ (8000ee0 <LL_TIM_IC_SetFilter+0xac>)
 8000ea6:	5cd3      	ldrb	r3, [r2, r3]
 8000ea8:	440b      	add	r3, r1
 8000eaa:	613b      	str	r3, [r7, #16]
  MODIFY_REG(*pReg, ((TIM_CCMR1_IC1F) << SHIFT_TAB_ICxx[iChannel]), (ICFilter >> 16U) << SHIFT_TAB_ICxx[iChannel]);
 8000eac:	693b      	ldr	r3, [r7, #16]
 8000eae:	681a      	ldr	r2, [r3, #0]
 8000eb0:	7dfb      	ldrb	r3, [r7, #23]
 8000eb2:	490c      	ldr	r1, [pc, #48]	@ (8000ee4 <LL_TIM_IC_SetFilter+0xb0>)
 8000eb4:	5ccb      	ldrb	r3, [r1, r3]
 8000eb6:	4619      	mov	r1, r3
 8000eb8:	23f0      	movs	r3, #240	@ 0xf0
 8000eba:	408b      	lsls	r3, r1
 8000ebc:	43db      	mvns	r3, r3
 8000ebe:	401a      	ands	r2, r3
 8000ec0:	687b      	ldr	r3, [r7, #4]
 8000ec2:	0c1b      	lsrs	r3, r3, #16
 8000ec4:	7df9      	ldrb	r1, [r7, #23]
 8000ec6:	4807      	ldr	r0, [pc, #28]	@ (8000ee4 <LL_TIM_IC_SetFilter+0xb0>)
 8000ec8:	5c41      	ldrb	r1, [r0, r1]
 8000eca:	408b      	lsls	r3, r1
 8000ecc:	431a      	orrs	r2, r3
 8000ece:	693b      	ldr	r3, [r7, #16]
 8000ed0:	601a      	str	r2, [r3, #0]
}
 8000ed2:	bf00      	nop
 8000ed4:	371c      	adds	r7, #28
 8000ed6:	46bd      	mov	sp, r7
 8000ed8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000edc:	4770      	bx	lr
 8000ede:	bf00      	nop
 8000ee0:	08022d94 	.word	0x08022d94
 8000ee4:	08022da0 	.word	0x08022da0

08000ee8 <LL_TIM_IC_SetPolarity>:
  *         @arg @ref LL_TIM_IC_POLARITY_FALLING
  *         @arg @ref LL_TIM_IC_POLARITY_BOTHEDGE
  * @retval None
  */
__STATIC_INLINE void LL_TIM_IC_SetPolarity(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ICPolarity)
{
 8000ee8:	b480      	push	{r7}
 8000eea:	b087      	sub	sp, #28
 8000eec:	af00      	add	r7, sp, #0
 8000eee:	60f8      	str	r0, [r7, #12]
 8000ef0:	60b9      	str	r1, [r7, #8]
 8000ef2:	607a      	str	r2, [r7, #4]
  uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
 8000ef4:	68bb      	ldr	r3, [r7, #8]
 8000ef6:	2b01      	cmp	r3, #1
 8000ef8:	d028      	beq.n	8000f4c <LL_TIM_IC_SetPolarity+0x64>
 8000efa:	68bb      	ldr	r3, [r7, #8]
 8000efc:	2b04      	cmp	r3, #4
 8000efe:	d023      	beq.n	8000f48 <LL_TIM_IC_SetPolarity+0x60>
 8000f00:	68bb      	ldr	r3, [r7, #8]
 8000f02:	2b10      	cmp	r3, #16
 8000f04:	d01e      	beq.n	8000f44 <LL_TIM_IC_SetPolarity+0x5c>
 8000f06:	68bb      	ldr	r3, [r7, #8]
 8000f08:	2b40      	cmp	r3, #64	@ 0x40
 8000f0a:	d019      	beq.n	8000f40 <LL_TIM_IC_SetPolarity+0x58>
 8000f0c:	68bb      	ldr	r3, [r7, #8]
 8000f0e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8000f12:	d013      	beq.n	8000f3c <LL_TIM_IC_SetPolarity+0x54>
 8000f14:	68bb      	ldr	r3, [r7, #8]
 8000f16:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8000f1a:	d00d      	beq.n	8000f38 <LL_TIM_IC_SetPolarity+0x50>
 8000f1c:	68bb      	ldr	r3, [r7, #8]
 8000f1e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8000f22:	d007      	beq.n	8000f34 <LL_TIM_IC_SetPolarity+0x4c>
 8000f24:	68bb      	ldr	r3, [r7, #8]
 8000f26:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8000f2a:	d101      	bne.n	8000f30 <LL_TIM_IC_SetPolarity+0x48>
 8000f2c:	2307      	movs	r3, #7
 8000f2e:	e00e      	b.n	8000f4e <LL_TIM_IC_SetPolarity+0x66>
 8000f30:	2308      	movs	r3, #8
 8000f32:	e00c      	b.n	8000f4e <LL_TIM_IC_SetPolarity+0x66>
 8000f34:	2306      	movs	r3, #6
 8000f36:	e00a      	b.n	8000f4e <LL_TIM_IC_SetPolarity+0x66>
 8000f38:	2305      	movs	r3, #5
 8000f3a:	e008      	b.n	8000f4e <LL_TIM_IC_SetPolarity+0x66>
 8000f3c:	2304      	movs	r3, #4
 8000f3e:	e006      	b.n	8000f4e <LL_TIM_IC_SetPolarity+0x66>
 8000f40:	2303      	movs	r3, #3
 8000f42:	e004      	b.n	8000f4e <LL_TIM_IC_SetPolarity+0x66>
 8000f44:	2302      	movs	r3, #2
 8000f46:	e002      	b.n	8000f4e <LL_TIM_IC_SetPolarity+0x66>
 8000f48:	2301      	movs	r3, #1
 8000f4a:	e000      	b.n	8000f4e <LL_TIM_IC_SetPolarity+0x66>
 8000f4c:	2300      	movs	r3, #0
 8000f4e:	75fb      	strb	r3, [r7, #23]
  MODIFY_REG(TIMx->CCER, ((TIM_CCER_CC1NP | TIM_CCER_CC1P) << SHIFT_TAB_CCxP[iChannel]),
 8000f50:	68fb      	ldr	r3, [r7, #12]
 8000f52:	6a1a      	ldr	r2, [r3, #32]
 8000f54:	7dfb      	ldrb	r3, [r7, #23]
 8000f56:	490b      	ldr	r1, [pc, #44]	@ (8000f84 <LL_TIM_IC_SetPolarity+0x9c>)
 8000f58:	5ccb      	ldrb	r3, [r1, r3]
 8000f5a:	4619      	mov	r1, r3
 8000f5c:	230a      	movs	r3, #10
 8000f5e:	408b      	lsls	r3, r1
 8000f60:	43db      	mvns	r3, r3
 8000f62:	401a      	ands	r2, r3
 8000f64:	7dfb      	ldrb	r3, [r7, #23]
 8000f66:	4907      	ldr	r1, [pc, #28]	@ (8000f84 <LL_TIM_IC_SetPolarity+0x9c>)
 8000f68:	5ccb      	ldrb	r3, [r1, r3]
 8000f6a:	4619      	mov	r1, r3
 8000f6c:	687b      	ldr	r3, [r7, #4]
 8000f6e:	408b      	lsls	r3, r1
 8000f70:	431a      	orrs	r2, r3
 8000f72:	68fb      	ldr	r3, [r7, #12]
 8000f74:	621a      	str	r2, [r3, #32]
             ICPolarity << SHIFT_TAB_CCxP[iChannel]);
}
 8000f76:	bf00      	nop
 8000f78:	371c      	adds	r7, #28
 8000f7a:	46bd      	mov	sp, r7
 8000f7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f80:	4770      	bx	lr
 8000f82:	bf00      	nop
 8000f84:	08022dac 	.word	0x08022dac

08000f88 <LL_TIM_SetClockSource>:
  *         @arg @ref LL_TIM_CLOCKSOURCE_EXT_MODE1
  *         @arg @ref LL_TIM_CLOCKSOURCE_EXT_MODE2
  * @retval None
  */
__STATIC_INLINE void LL_TIM_SetClockSource(TIM_TypeDef *TIMx, uint32_t ClockSource)
{
 8000f88:	b480      	push	{r7}
 8000f8a:	b083      	sub	sp, #12
 8000f8c:	af00      	add	r7, sp, #0
 8000f8e:	6078      	str	r0, [r7, #4]
 8000f90:	6039      	str	r1, [r7, #0]
  MODIFY_REG(TIMx->SMCR, TIM_SMCR_SMS | TIM_SMCR_ECE, ClockSource);
 8000f92:	687b      	ldr	r3, [r7, #4]
 8000f94:	689a      	ldr	r2, [r3, #8]
 8000f96:	4b06      	ldr	r3, [pc, #24]	@ (8000fb0 <LL_TIM_SetClockSource+0x28>)
 8000f98:	4013      	ands	r3, r2
 8000f9a:	683a      	ldr	r2, [r7, #0]
 8000f9c:	431a      	orrs	r2, r3
 8000f9e:	687b      	ldr	r3, [r7, #4]
 8000fa0:	609a      	str	r2, [r3, #8]
}
 8000fa2:	bf00      	nop
 8000fa4:	370c      	adds	r7, #12
 8000fa6:	46bd      	mov	sp, r7
 8000fa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fac:	4770      	bx	lr
 8000fae:	bf00      	nop
 8000fb0:	fffebff8 	.word	0xfffebff8

08000fb4 <LL_TIM_SetTriggerOutput>:
  *         @arg @ref LL_TIM_TRGO_OC3REF
  *         @arg @ref LL_TIM_TRGO_OC4REF
  * @retval None
  */
__STATIC_INLINE void LL_TIM_SetTriggerOutput(TIM_TypeDef *TIMx, uint32_t TimerSynchronization)
{
 8000fb4:	b480      	push	{r7}
 8000fb6:	b083      	sub	sp, #12
 8000fb8:	af00      	add	r7, sp, #0
 8000fba:	6078      	str	r0, [r7, #4]
 8000fbc:	6039      	str	r1, [r7, #0]
  MODIFY_REG(TIMx->CR2, TIM_CR2_MMS, TimerSynchronization);
 8000fbe:	687b      	ldr	r3, [r7, #4]
 8000fc0:	685b      	ldr	r3, [r3, #4]
 8000fc2:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8000fc6:	683b      	ldr	r3, [r7, #0]
 8000fc8:	431a      	orrs	r2, r3
 8000fca:	687b      	ldr	r3, [r7, #4]
 8000fcc:	605a      	str	r2, [r3, #4]
}
 8000fce:	bf00      	nop
 8000fd0:	370c      	adds	r7, #12
 8000fd2:	46bd      	mov	sp, r7
 8000fd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fd8:	4770      	bx	lr

08000fda <LL_TIM_DisableMasterSlaveMode>:
  * @rmtoll SMCR         MSM           LL_TIM_DisableMasterSlaveMode
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_DisableMasterSlaveMode(TIM_TypeDef *TIMx)
{
 8000fda:	b480      	push	{r7}
 8000fdc:	b083      	sub	sp, #12
 8000fde:	af00      	add	r7, sp, #0
 8000fe0:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(TIMx->SMCR, TIM_SMCR_MSM);
 8000fe2:	687b      	ldr	r3, [r7, #4]
 8000fe4:	689b      	ldr	r3, [r3, #8]
 8000fe6:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8000fea:	687b      	ldr	r3, [r7, #4]
 8000fec:	609a      	str	r2, [r3, #8]
}
 8000fee:	bf00      	nop
 8000ff0:	370c      	adds	r7, #12
 8000ff2:	46bd      	mov	sp, r7
 8000ff4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ff8:	4770      	bx	lr

08000ffa <LL_TIM_ClearFlag_CC4>:
  * @rmtoll SR           CC4IF         LL_TIM_ClearFlag_CC4
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_ClearFlag_CC4(TIM_TypeDef *TIMx)
{
 8000ffa:	b480      	push	{r7}
 8000ffc:	b083      	sub	sp, #12
 8000ffe:	af00      	add	r7, sp, #0
 8001000:	6078      	str	r0, [r7, #4]
  WRITE_REG(TIMx->SR, ~(TIM_SR_CC4IF));
 8001002:	687b      	ldr	r3, [r7, #4]
 8001004:	f06f 0210 	mvn.w	r2, #16
 8001008:	611a      	str	r2, [r3, #16]
}
 800100a:	bf00      	nop
 800100c:	370c      	adds	r7, #12
 800100e:	46bd      	mov	sp, r7
 8001010:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001014:	4770      	bx	lr

08001016 <LL_TIM_IsActiveFlag_CC4>:
  * @rmtoll SR           CC4IF         LL_TIM_IsActiveFlag_CC4
  * @param  TIMx Timer instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_TIM_IsActiveFlag_CC4(const TIM_TypeDef *TIMx)
{
 8001016:	b480      	push	{r7}
 8001018:	b083      	sub	sp, #12
 800101a:	af00      	add	r7, sp, #0
 800101c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(TIMx->SR, TIM_SR_CC4IF) == (TIM_SR_CC4IF)) ? 1UL : 0UL);
 800101e:	687b      	ldr	r3, [r7, #4]
 8001020:	691b      	ldr	r3, [r3, #16]
 8001022:	f003 0310 	and.w	r3, r3, #16
 8001026:	2b10      	cmp	r3, #16
 8001028:	d101      	bne.n	800102e <LL_TIM_IsActiveFlag_CC4+0x18>
 800102a:	2301      	movs	r3, #1
 800102c:	e000      	b.n	8001030 <LL_TIM_IsActiveFlag_CC4+0x1a>
 800102e:	2300      	movs	r3, #0
}
 8001030:	4618      	mov	r0, r3
 8001032:	370c      	adds	r7, #12
 8001034:	46bd      	mov	sp, r7
 8001036:	f85d 7b04 	ldr.w	r7, [sp], #4
 800103a:	4770      	bx	lr

0800103c <LL_AHB4_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_AHB4_GRP1_EnableClock(uint32_t Periphs)
{
 800103c:	b480      	push	{r7}
 800103e:	b085      	sub	sp, #20
 8001040:	af00      	add	r7, sp, #0
 8001042:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHB4ENR, Periphs);
 8001044:	4b0a      	ldr	r3, [pc, #40]	@ (8001070 <LL_AHB4_GRP1_EnableClock+0x34>)
 8001046:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 800104a:	4909      	ldr	r1, [pc, #36]	@ (8001070 <LL_AHB4_GRP1_EnableClock+0x34>)
 800104c:	687b      	ldr	r3, [r7, #4]
 800104e:	4313      	orrs	r3, r2
 8001050:	f8c1 30e0 	str.w	r3, [r1, #224]	@ 0xe0
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHB4ENR, Periphs);
 8001054:	4b06      	ldr	r3, [pc, #24]	@ (8001070 <LL_AHB4_GRP1_EnableClock+0x34>)
 8001056:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 800105a:	687b      	ldr	r3, [r7, #4]
 800105c:	4013      	ands	r3, r2
 800105e:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001060:	68fb      	ldr	r3, [r7, #12]
}
 8001062:	bf00      	nop
 8001064:	3714      	adds	r7, #20
 8001066:	46bd      	mov	sp, r7
 8001068:	f85d 7b04 	ldr.w	r7, [sp], #4
 800106c:	4770      	bx	lr
 800106e:	bf00      	nop
 8001070:	58024400 	.word	0x58024400

08001074 <LL_APB1_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_APB1_GRP1_EnableClock(uint32_t Periphs)
{
 8001074:	b480      	push	{r7}
 8001076:	b085      	sub	sp, #20
 8001078:	af00      	add	r7, sp, #0
 800107a:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB1LENR, Periphs);
 800107c:	4b0a      	ldr	r3, [pc, #40]	@ (80010a8 <LL_APB1_GRP1_EnableClock+0x34>)
 800107e:	f8d3 20e8 	ldr.w	r2, [r3, #232]	@ 0xe8
 8001082:	4909      	ldr	r1, [pc, #36]	@ (80010a8 <LL_APB1_GRP1_EnableClock+0x34>)
 8001084:	687b      	ldr	r3, [r7, #4]
 8001086:	4313      	orrs	r3, r2
 8001088:	f8c1 30e8 	str.w	r3, [r1, #232]	@ 0xe8
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB1LENR, Periphs);
 800108c:	4b06      	ldr	r3, [pc, #24]	@ (80010a8 <LL_APB1_GRP1_EnableClock+0x34>)
 800108e:	f8d3 20e8 	ldr.w	r2, [r3, #232]	@ 0xe8
 8001092:	687b      	ldr	r3, [r7, #4]
 8001094:	4013      	ands	r3, r2
 8001096:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001098:	68fb      	ldr	r3, [r7, #12]
}
 800109a:	bf00      	nop
 800109c:	3714      	adds	r7, #20
 800109e:	46bd      	mov	sp, r7
 80010a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010a4:	4770      	bx	lr
 80010a6:	bf00      	nop
 80010a8:	58024400 	.word	0x58024400

080010ac <LL_GPIO_IsInputPinSet>:
{
 80010ac:	b480      	push	{r7}
 80010ae:	b083      	sub	sp, #12
 80010b0:	af00      	add	r7, sp, #0
 80010b2:	6078      	str	r0, [r7, #4]
 80010b4:	6039      	str	r1, [r7, #0]
  return ((READ_BIT(GPIOx->IDR, PinMask) == (PinMask)) ? 1UL : 0UL);
 80010b6:	687b      	ldr	r3, [r7, #4]
 80010b8:	691a      	ldr	r2, [r3, #16]
 80010ba:	683b      	ldr	r3, [r7, #0]
 80010bc:	4013      	ands	r3, r2
 80010be:	683a      	ldr	r2, [r7, #0]
 80010c0:	429a      	cmp	r2, r3
 80010c2:	d101      	bne.n	80010c8 <LL_GPIO_IsInputPinSet+0x1c>
 80010c4:	2301      	movs	r3, #1
 80010c6:	e000      	b.n	80010ca <LL_GPIO_IsInputPinSet+0x1e>
 80010c8:	2300      	movs	r3, #0
}
 80010ca:	4618      	mov	r0, r3
 80010cc:	370c      	adds	r7, #12
 80010ce:	46bd      	mov	sp, r7
 80010d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010d4:	4770      	bx	lr

080010d6 <LL_GPIO_TogglePin>:
  *         @arg @ref LL_GPIO_PIN_15
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
 80010d6:	b480      	push	{r7}
 80010d8:	b085      	sub	sp, #20
 80010da:	af00      	add	r7, sp, #0
 80010dc:	6078      	str	r0, [r7, #4]
 80010de:	6039      	str	r1, [r7, #0]
  uint32_t odr = READ_REG(GPIOx->ODR);
 80010e0:	687b      	ldr	r3, [r7, #4]
 80010e2:	695b      	ldr	r3, [r3, #20]
 80010e4:	60fb      	str	r3, [r7, #12]
  WRITE_REG(GPIOx->BSRR, ((odr & PinMask) << 16u) | (~odr & PinMask));
 80010e6:	68fa      	ldr	r2, [r7, #12]
 80010e8:	683b      	ldr	r3, [r7, #0]
 80010ea:	4013      	ands	r3, r2
 80010ec:	041a      	lsls	r2, r3, #16
 80010ee:	68fb      	ldr	r3, [r7, #12]
 80010f0:	43d9      	mvns	r1, r3
 80010f2:	683b      	ldr	r3, [r7, #0]
 80010f4:	400b      	ands	r3, r1
 80010f6:	431a      	orrs	r2, r3
 80010f8:	687b      	ldr	r3, [r7, #4]
 80010fa:	619a      	str	r2, [r3, #24]
}
 80010fc:	bf00      	nop
 80010fe:	3714      	adds	r7, #20
 8001100:	46bd      	mov	sp, r7
 8001102:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001106:	4770      	bx	lr

08001108 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001108:	b580      	push	{r7, lr}
 800110a:	b084      	sub	sp, #16
 800110c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */

  /* USER CODE END 1 */

  /* MPU Configuration--------------------------------------------------------*/
  MPU_Config();
 800110e:	f000 fdd3 	bl	8001cb8 <MPU_Config>
  \details Turns on I-Cache
  */
__STATIC_FORCEINLINE void SCB_EnableICache (void)
{
  #if defined (__ICACHE_PRESENT) && (__ICACHE_PRESENT == 1U)
    if (SCB->CCR & SCB_CCR_IC_Msk) return;  /* return if ICache is already enabled */
 8001112:	4b52      	ldr	r3, [pc, #328]	@ (800125c <main+0x154>)
 8001114:	695b      	ldr	r3, [r3, #20]
 8001116:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800111a:	2b00      	cmp	r3, #0
 800111c:	d11b      	bne.n	8001156 <main+0x4e>
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 800111e:	f3bf 8f4f 	dsb	sy
}
 8001122:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8001124:	f3bf 8f6f 	isb	sy
}
 8001128:	bf00      	nop

    __DSB();
    __ISB();
    SCB->ICIALLU = 0UL;                     /* invalidate I-Cache */
 800112a:	4b4c      	ldr	r3, [pc, #304]	@ (800125c <main+0x154>)
 800112c:	2200      	movs	r2, #0
 800112e:	f8c3 2250 	str.w	r2, [r3, #592]	@ 0x250
  __ASM volatile ("dsb 0xF":::"memory");
 8001132:	f3bf 8f4f 	dsb	sy
}
 8001136:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8001138:	f3bf 8f6f 	isb	sy
}
 800113c:	bf00      	nop
    __DSB();
    __ISB();
    SCB->CCR |=  (uint32_t)SCB_CCR_IC_Msk;  /* enable I-Cache */
 800113e:	4b47      	ldr	r3, [pc, #284]	@ (800125c <main+0x154>)
 8001140:	695b      	ldr	r3, [r3, #20]
 8001142:	4a46      	ldr	r2, [pc, #280]	@ (800125c <main+0x154>)
 8001144:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001148:	6153      	str	r3, [r2, #20]
  __ASM volatile ("dsb 0xF":::"memory");
 800114a:	f3bf 8f4f 	dsb	sy
}
 800114e:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8001150:	f3bf 8f6f 	isb	sy
}
 8001154:	e000      	b.n	8001158 <main+0x50>
    if (SCB->CCR & SCB_CCR_IC_Msk) return;  /* return if ICache is already enabled */
 8001156:	bf00      	nop
  #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
    uint32_t ccsidr;
    uint32_t sets;
    uint32_t ways;

    if (SCB->CCR & SCB_CCR_DC_Msk) return;  /* return if DCache is already enabled */
 8001158:	4b40      	ldr	r3, [pc, #256]	@ (800125c <main+0x154>)
 800115a:	695b      	ldr	r3, [r3, #20]
 800115c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001160:	2b00      	cmp	r3, #0
 8001162:	d138      	bne.n	80011d6 <main+0xce>

    SCB->CSSELR = 0U;                       /* select Level 1 data cache */
 8001164:	4b3d      	ldr	r3, [pc, #244]	@ (800125c <main+0x154>)
 8001166:	2200      	movs	r2, #0
 8001168:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  __ASM volatile ("dsb 0xF":::"memory");
 800116c:	f3bf 8f4f 	dsb	sy
}
 8001170:	bf00      	nop
    __DSB();

    ccsidr = SCB->CCSIDR;
 8001172:	4b3a      	ldr	r3, [pc, #232]	@ (800125c <main+0x154>)
 8001174:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001178:	60fb      	str	r3, [r7, #12]

                                            /* invalidate D-Cache */
    sets = (uint32_t)(CCSIDR_SETS(ccsidr));
 800117a:	68fb      	ldr	r3, [r7, #12]
 800117c:	0b5b      	lsrs	r3, r3, #13
 800117e:	f3c3 030e 	ubfx	r3, r3, #0, #15
 8001182:	60bb      	str	r3, [r7, #8]
    do {
      ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
 8001184:	68fb      	ldr	r3, [r7, #12]
 8001186:	08db      	lsrs	r3, r3, #3
 8001188:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800118c:	607b      	str	r3, [r7, #4]
      do {
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 800118e:	68bb      	ldr	r3, [r7, #8]
 8001190:	015a      	lsls	r2, r3, #5
 8001192:	f643 73e0 	movw	r3, #16352	@ 0x3fe0
 8001196:	4013      	ands	r3, r2
                      ((ways << SCB_DCISW_WAY_Pos) & SCB_DCISW_WAY_Msk)  );
 8001198:	687a      	ldr	r2, [r7, #4]
 800119a:	0792      	lsls	r2, r2, #30
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 800119c:	492f      	ldr	r1, [pc, #188]	@ (800125c <main+0x154>)
 800119e:	4313      	orrs	r3, r2
 80011a0:	f8c1 3260 	str.w	r3, [r1, #608]	@ 0x260
        #if defined ( __CC_ARM )
          __schedule_barrier();
        #endif
      } while (ways-- != 0U);
 80011a4:	687b      	ldr	r3, [r7, #4]
 80011a6:	1e5a      	subs	r2, r3, #1
 80011a8:	607a      	str	r2, [r7, #4]
 80011aa:	2b00      	cmp	r3, #0
 80011ac:	d1ef      	bne.n	800118e <main+0x86>
    } while(sets-- != 0U);
 80011ae:	68bb      	ldr	r3, [r7, #8]
 80011b0:	1e5a      	subs	r2, r3, #1
 80011b2:	60ba      	str	r2, [r7, #8]
 80011b4:	2b00      	cmp	r3, #0
 80011b6:	d1e5      	bne.n	8001184 <main+0x7c>
  __ASM volatile ("dsb 0xF":::"memory");
 80011b8:	f3bf 8f4f 	dsb	sy
}
 80011bc:	bf00      	nop
    __DSB();

    SCB->CCR |=  (uint32_t)SCB_CCR_DC_Msk;  /* enable D-Cache */
 80011be:	4b27      	ldr	r3, [pc, #156]	@ (800125c <main+0x154>)
 80011c0:	695b      	ldr	r3, [r3, #20]
 80011c2:	4a26      	ldr	r2, [pc, #152]	@ (800125c <main+0x154>)
 80011c4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80011c8:	6153      	str	r3, [r2, #20]
  __ASM volatile ("dsb 0xF":::"memory");
 80011ca:	f3bf 8f4f 	dsb	sy
}
 80011ce:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 80011d0:	f3bf 8f6f 	isb	sy
}
 80011d4:	e000      	b.n	80011d8 <main+0xd0>
    if (SCB->CCR & SCB_CCR_DC_Msk) return;  /* return if DCache is already enabled */
 80011d6:	bf00      	nop
  SCB_EnableDCache();

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80011d8:	f001 fb86 	bl	80028e8 <HAL_Init>
  /* USER CODE BEGIN Init */
  //HAL_Delay(1000);    
  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80011dc:	f000 f85a 	bl	8001294 <SystemClock_Config>

  /* USER CODE BEGIN SysInit */
  HAL_Delay(2000);
 80011e0:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 80011e4:	f001 fbdc 	bl	80029a0 <HAL_Delay>
  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80011e8:	f000 fae2 	bl	80017b0 <MX_GPIO_Init>
  MX_USART3_UART_Init();
 80011ec:	f000 fa62 	bl	80016b4 <MX_USART3_UART_Init>
  MX_USB_OTG_FS_PCD_Init();
 80011f0:	f000 faac 	bl	800174c <MX_USB_OTG_FS_PCD_Init>
  MX_TIM4_Init();
 80011f4:	f000 f9f0 	bl	80015d8 <MX_TIM4_Init>
  MX_TIM2_Init();
 80011f8:	f000 f93a 	bl	8001470 <MX_TIM2_Init>
  MX_I2C1_Init();
 80011fc:	f000 f8f8 	bl	80013f0 <MX_I2C1_Init>
  /* USER CODE BEGIN 2 */
  LL_TIM_EnableCounter(TIM4);		// Set TIMx_CR1 CEN bit
 8001200:	4817      	ldr	r0, [pc, #92]	@ (8001260 <main+0x158>)
 8001202:	f7ff fd10 	bl	8000c26 <LL_TIM_EnableCounter>
  HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_4);
 8001206:	210c      	movs	r1, #12
 8001208:	4816      	ldr	r0, [pc, #88]	@ (8001264 <main+0x15c>)
 800120a:	f007 fbd3 	bl	80089b4 <HAL_TIM_PWM_Start>
  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 800120e:	f00b ffcd 	bl	800d1ac <osKernelInitialize>
  /* add mutexes, ... */
  /* USER CODE END RTOS_MUTEX */

  /* Create the semaphores(s) */
  /* creation of OV7670BinarySemaphore */
  OV7670BinarySemaphoreHandle = osSemaphoreNew(1, 0, &OV7670BinarySemaphore_attributes);
 8001212:	4a15      	ldr	r2, [pc, #84]	@ (8001268 <main+0x160>)
 8001214:	2100      	movs	r1, #0
 8001216:	2001      	movs	r0, #1
 8001218:	f00c fa03 	bl	800d622 <osSemaphoreNew>
 800121c:	4603      	mov	r3, r0
 800121e:	4a13      	ldr	r2, [pc, #76]	@ (800126c <main+0x164>)
 8001220:	6013      	str	r3, [r2, #0]
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 8001222:	4a13      	ldr	r2, [pc, #76]	@ (8001270 <main+0x168>)
 8001224:	2100      	movs	r1, #0
 8001226:	4813      	ldr	r0, [pc, #76]	@ (8001274 <main+0x16c>)
 8001228:	f00c f81f 	bl	800d26a <osThreadNew>
 800122c:	4603      	mov	r3, r0
 800122e:	4a12      	ldr	r2, [pc, #72]	@ (8001278 <main+0x170>)
 8001230:	6013      	str	r3, [r2, #0]

  /* creation of UserButtonTask */
  UserButtonTaskHandle = osThreadNew(User_Button_Activity, NULL, &UserButtonTask_attributes);
 8001232:	4a12      	ldr	r2, [pc, #72]	@ (800127c <main+0x174>)
 8001234:	2100      	movs	r1, #0
 8001236:	4812      	ldr	r0, [pc, #72]	@ (8001280 <main+0x178>)
 8001238:	f00c f817 	bl	800d26a <osThreadNew>
 800123c:	4603      	mov	r3, r0
 800123e:	4a11      	ldr	r2, [pc, #68]	@ (8001284 <main+0x17c>)
 8001240:	6013      	str	r3, [r2, #0]

  /* creation of OV7670Task */
  OV7670TaskHandle = osThreadNew(OV7670_Image_Sensor, NULL, &OV7670Task_attributes);
 8001242:	4a11      	ldr	r2, [pc, #68]	@ (8001288 <main+0x180>)
 8001244:	2100      	movs	r1, #0
 8001246:	4811      	ldr	r0, [pc, #68]	@ (800128c <main+0x184>)
 8001248:	f00c f80f 	bl	800d26a <osThreadNew>
 800124c:	4603      	mov	r3, r0
 800124e:	4a10      	ldr	r2, [pc, #64]	@ (8001290 <main+0x188>)
 8001250:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 8001252:	f00b ffcf 	bl	800d1f4 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8001256:	bf00      	nop
 8001258:	e7fd      	b.n	8001256 <main+0x14e>
 800125a:	bf00      	nop
 800125c:	e000ed00 	.word	0xe000ed00
 8001260:	40000800 	.word	0x40000800
 8001264:	24000108 	.word	0x24000108
 8001268:	08022e24 	.word	0x08022e24
 800126c:	24000748 	.word	0x24000748
 8001270:	08022db8 	.word	0x08022db8
 8001274:	08001a35 	.word	0x08001a35
 8001278:	2400073c 	.word	0x2400073c
 800127c:	08022ddc 	.word	0x08022ddc
 8001280:	08001a59 	.word	0x08001a59
 8001284:	24000740 	.word	0x24000740
 8001288:	08022e00 	.word	0x08022e00
 800128c:	08001b1d 	.word	0x08001b1d
 8001290:	24000744 	.word	0x24000744

08001294 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001294:	b580      	push	{r7, lr}
 8001296:	b09e      	sub	sp, #120	@ 0x78
 8001298:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800129a:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800129e:	224c      	movs	r2, #76	@ 0x4c
 80012a0:	2100      	movs	r1, #0
 80012a2:	4618      	mov	r0, r3
 80012a4:	f01d fba1 	bl	801e9ea <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80012a8:	f107 030c 	add.w	r3, r7, #12
 80012ac:	2220      	movs	r2, #32
 80012ae:	2100      	movs	r1, #0
 80012b0:	4618      	mov	r0, r3
 80012b2:	f01d fb9a 	bl	801e9ea <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 80012b6:	2002      	movs	r0, #2
 80012b8:	f004 fb94 	bl	80059e4 <HAL_PWREx_ConfigSupply>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80012bc:	2300      	movs	r3, #0
 80012be:	60bb      	str	r3, [r7, #8]
 80012c0:	4b48      	ldr	r3, [pc, #288]	@ (80013e4 <SystemClock_Config+0x150>)
 80012c2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80012c4:	4a47      	ldr	r2, [pc, #284]	@ (80013e4 <SystemClock_Config+0x150>)
 80012c6:	f023 0301 	bic.w	r3, r3, #1
 80012ca:	62d3      	str	r3, [r2, #44]	@ 0x2c
 80012cc:	4b45      	ldr	r3, [pc, #276]	@ (80013e4 <SystemClock_Config+0x150>)
 80012ce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80012d0:	f003 0301 	and.w	r3, r3, #1
 80012d4:	60bb      	str	r3, [r7, #8]
 80012d6:	4b44      	ldr	r3, [pc, #272]	@ (80013e8 <SystemClock_Config+0x154>)
 80012d8:	699b      	ldr	r3, [r3, #24]
 80012da:	4a43      	ldr	r2, [pc, #268]	@ (80013e8 <SystemClock_Config+0x154>)
 80012dc:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80012e0:	6193      	str	r3, [r2, #24]
 80012e2:	4b41      	ldr	r3, [pc, #260]	@ (80013e8 <SystemClock_Config+0x154>)
 80012e4:	699b      	ldr	r3, [r3, #24]
 80012e6:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80012ea:	60bb      	str	r3, [r7, #8]
 80012ec:	68bb      	ldr	r3, [r7, #8]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 80012ee:	bf00      	nop
 80012f0:	4b3d      	ldr	r3, [pc, #244]	@ (80013e8 <SystemClock_Config+0x154>)
 80012f2:	699b      	ldr	r3, [r3, #24]
 80012f4:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80012f8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80012fc:	d1f8      	bne.n	80012f0 <SystemClock_Config+0x5c>

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80012fe:	4b3b      	ldr	r3, [pc, #236]	@ (80013ec <SystemClock_Config+0x158>)
 8001300:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8001304:	4a39      	ldr	r2, [pc, #228]	@ (80013ec <SystemClock_Config+0x158>)
 8001306:	f043 0302 	orr.w	r3, r3, #2
 800130a:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 800130e:	4b37      	ldr	r3, [pc, #220]	@ (80013ec <SystemClock_Config+0x158>)
 8001310:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8001314:	f003 0302 	and.w	r3, r3, #2
 8001318:	607b      	str	r3, [r7, #4]
 800131a:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE0);
 800131c:	2300      	movs	r3, #0
 800131e:	603b      	str	r3, [r7, #0]
 8001320:	4b31      	ldr	r3, [pc, #196]	@ (80013e8 <SystemClock_Config+0x154>)
 8001322:	699b      	ldr	r3, [r3, #24]
 8001324:	4a30      	ldr	r2, [pc, #192]	@ (80013e8 <SystemClock_Config+0x154>)
 8001326:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800132a:	6193      	str	r3, [r2, #24]
 800132c:	4b2e      	ldr	r3, [pc, #184]	@ (80013e8 <SystemClock_Config+0x154>)
 800132e:	699b      	ldr	r3, [r3, #24]
 8001330:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8001334:	603b      	str	r3, [r7, #0]
 8001336:	4b2b      	ldr	r3, [pc, #172]	@ (80013e4 <SystemClock_Config+0x150>)
 8001338:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800133a:	4a2a      	ldr	r2, [pc, #168]	@ (80013e4 <SystemClock_Config+0x150>)
 800133c:	f043 0301 	orr.w	r3, r3, #1
 8001340:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8001342:	4b28      	ldr	r3, [pc, #160]	@ (80013e4 <SystemClock_Config+0x150>)
 8001344:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001346:	f003 0301 	and.w	r3, r3, #1
 800134a:	603b      	str	r3, [r7, #0]
 800134c:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 800134e:	bf00      	nop
 8001350:	4b25      	ldr	r3, [pc, #148]	@ (80013e8 <SystemClock_Config+0x154>)
 8001352:	699b      	ldr	r3, [r3, #24]
 8001354:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001358:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800135c:	d1f8      	bne.n	8001350 <SystemClock_Config+0xbc>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800135e:	2301      	movs	r3, #1
 8001360:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 8001362:	f44f 23a0 	mov.w	r3, #327680	@ 0x50000
 8001366:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001368:	2302      	movs	r3, #2
 800136a:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800136c:	2302      	movs	r3, #2
 800136e:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.PLL.PLLM = 1;
 8001370:	2301      	movs	r3, #1
 8001372:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLN = 120;
 8001374:	2378      	movs	r3, #120	@ 0x78
 8001376:	65fb      	str	r3, [r7, #92]	@ 0x5c
  RCC_OscInitStruct.PLL.PLLP = 2;
 8001378:	2302      	movs	r3, #2
 800137a:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_OscInitStruct.PLL.PLLQ = 15;
 800137c:	230f      	movs	r3, #15
 800137e:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_OscInitStruct.PLL.PLLR = 2;
 8001380:	2302      	movs	r3, #2
 8001382:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 8001384:	230c      	movs	r3, #12
 8001386:	66fb      	str	r3, [r7, #108]	@ 0x6c
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 8001388:	2300      	movs	r3, #0
 800138a:	673b      	str	r3, [r7, #112]	@ 0x70
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 800138c:	2300      	movs	r3, #0
 800138e:	677b      	str	r3, [r7, #116]	@ 0x74
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001390:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001394:	4618      	mov	r0, r3
 8001396:	f004 fb6f 	bl	8005a78 <HAL_RCC_OscConfig>
 800139a:	4603      	mov	r3, r0
 800139c:	2b00      	cmp	r3, #0
 800139e:	d001      	beq.n	80013a4 <SystemClock_Config+0x110>
  {
    Error_Handler();
 80013a0:	f000 fcee 	bl	8001d80 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80013a4:	233f      	movs	r3, #63	@ 0x3f
 80013a6:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80013a8:	2303      	movs	r3, #3
 80013aa:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 80013ac:	2300      	movs	r3, #0
 80013ae:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV2;
 80013b0:	2308      	movs	r3, #8
 80013b2:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;
 80013b4:	2340      	movs	r3, #64	@ 0x40
 80013b6:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 80013b8:	2340      	movs	r3, #64	@ 0x40
 80013ba:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 80013bc:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80013c0:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 80013c2:	2340      	movs	r3, #64	@ 0x40
 80013c4:	62bb      	str	r3, [r7, #40]	@ 0x28

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 80013c6:	f107 030c 	add.w	r3, r7, #12
 80013ca:	2104      	movs	r1, #4
 80013cc:	4618      	mov	r0, r3
 80013ce:	f004 ffad 	bl	800632c <HAL_RCC_ClockConfig>
 80013d2:	4603      	mov	r3, r0
 80013d4:	2b00      	cmp	r3, #0
 80013d6:	d001      	beq.n	80013dc <SystemClock_Config+0x148>
  {
    Error_Handler();
 80013d8:	f000 fcd2 	bl	8001d80 <Error_Handler>
  }
}
 80013dc:	bf00      	nop
 80013de:	3778      	adds	r7, #120	@ 0x78
 80013e0:	46bd      	mov	sp, r7
 80013e2:	bd80      	pop	{r7, pc}
 80013e4:	58000400 	.word	0x58000400
 80013e8:	58024800 	.word	0x58024800
 80013ec:	58024400 	.word	0x58024400

080013f0 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80013f0:	b580      	push	{r7, lr}
 80013f2:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80013f4:	4b1b      	ldr	r3, [pc, #108]	@ (8001464 <MX_I2C1_Init+0x74>)
 80013f6:	4a1c      	ldr	r2, [pc, #112]	@ (8001468 <MX_I2C1_Init+0x78>)
 80013f8:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x20303D54;
 80013fa:	4b1a      	ldr	r3, [pc, #104]	@ (8001464 <MX_I2C1_Init+0x74>)
 80013fc:	4a1b      	ldr	r2, [pc, #108]	@ (800146c <MX_I2C1_Init+0x7c>)
 80013fe:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8001400:	4b18      	ldr	r3, [pc, #96]	@ (8001464 <MX_I2C1_Init+0x74>)
 8001402:	2200      	movs	r2, #0
 8001404:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001406:	4b17      	ldr	r3, [pc, #92]	@ (8001464 <MX_I2C1_Init+0x74>)
 8001408:	2201      	movs	r2, #1
 800140a:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800140c:	4b15      	ldr	r3, [pc, #84]	@ (8001464 <MX_I2C1_Init+0x74>)
 800140e:	2200      	movs	r2, #0
 8001410:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8001412:	4b14      	ldr	r3, [pc, #80]	@ (8001464 <MX_I2C1_Init+0x74>)
 8001414:	2200      	movs	r2, #0
 8001416:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8001418:	4b12      	ldr	r3, [pc, #72]	@ (8001464 <MX_I2C1_Init+0x74>)
 800141a:	2200      	movs	r2, #0
 800141c:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800141e:	4b11      	ldr	r3, [pc, #68]	@ (8001464 <MX_I2C1_Init+0x74>)
 8001420:	2200      	movs	r2, #0
 8001422:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001424:	4b0f      	ldr	r3, [pc, #60]	@ (8001464 <MX_I2C1_Init+0x74>)
 8001426:	2200      	movs	r2, #0
 8001428:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800142a:	480e      	ldr	r0, [pc, #56]	@ (8001464 <MX_I2C1_Init+0x74>)
 800142c:	f003 fbb6 	bl	8004b9c <HAL_I2C_Init>
 8001430:	4603      	mov	r3, r0
 8001432:	2b00      	cmp	r3, #0
 8001434:	d001      	beq.n	800143a <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8001436:	f000 fca3 	bl	8001d80 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 800143a:	2100      	movs	r1, #0
 800143c:	4809      	ldr	r0, [pc, #36]	@ (8001464 <MX_I2C1_Init+0x74>)
 800143e:	f004 f909 	bl	8005654 <HAL_I2CEx_ConfigAnalogFilter>
 8001442:	4603      	mov	r3, r0
 8001444:	2b00      	cmp	r3, #0
 8001446:	d001      	beq.n	800144c <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8001448:	f000 fc9a 	bl	8001d80 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 15) != HAL_OK)
 800144c:	210f      	movs	r1, #15
 800144e:	4805      	ldr	r0, [pc, #20]	@ (8001464 <MX_I2C1_Init+0x74>)
 8001450:	f004 f94b 	bl	80056ea <HAL_I2CEx_ConfigDigitalFilter>
 8001454:	4603      	mov	r3, r0
 8001456:	2b00      	cmp	r3, #0
 8001458:	d001      	beq.n	800145e <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 800145a:	f000 fc91 	bl	8001d80 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 800145e:	bf00      	nop
 8001460:	bd80      	pop	{r7, pc}
 8001462:	bf00      	nop
 8001464:	240000b4 	.word	0x240000b4
 8001468:	40005400 	.word	0x40005400
 800146c:	20303d54 	.word	0x20303d54

08001470 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001470:	b580      	push	{r7, lr}
 8001472:	b092      	sub	sp, #72	@ 0x48
 8001474:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001476:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 800147a:	2200      	movs	r2, #0
 800147c:	601a      	str	r2, [r3, #0]
 800147e:	605a      	str	r2, [r3, #4]
 8001480:	609a      	str	r2, [r3, #8]
 8001482:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001484:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001488:	2200      	movs	r2, #0
 800148a:	601a      	str	r2, [r3, #0]
 800148c:	605a      	str	r2, [r3, #4]
 800148e:	609a      	str	r2, [r3, #8]
  TIM_IC_InitTypeDef sConfigIC = {0};
 8001490:	f107 031c 	add.w	r3, r7, #28
 8001494:	2200      	movs	r2, #0
 8001496:	601a      	str	r2, [r3, #0]
 8001498:	605a      	str	r2, [r3, #4]
 800149a:	609a      	str	r2, [r3, #8]
 800149c:	60da      	str	r2, [r3, #12]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800149e:	463b      	mov	r3, r7
 80014a0:	2200      	movs	r2, #0
 80014a2:	601a      	str	r2, [r3, #0]
 80014a4:	605a      	str	r2, [r3, #4]
 80014a6:	609a      	str	r2, [r3, #8]
 80014a8:	60da      	str	r2, [r3, #12]
 80014aa:	611a      	str	r2, [r3, #16]
 80014ac:	615a      	str	r2, [r3, #20]
 80014ae:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80014b0:	4b47      	ldr	r3, [pc, #284]	@ (80015d0 <MX_TIM2_Init+0x160>)
 80014b2:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80014b6:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 80014b8:	4b45      	ldr	r3, [pc, #276]	@ (80015d0 <MX_TIM2_Init+0x160>)
 80014ba:	2200      	movs	r2, #0
 80014bc:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80014be:	4b44      	ldr	r3, [pc, #272]	@ (80015d0 <MX_TIM2_Init+0x160>)
 80014c0:	2200      	movs	r2, #0
 80014c2:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 20;
 80014c4:	4b42      	ldr	r3, [pc, #264]	@ (80015d0 <MX_TIM2_Init+0x160>)
 80014c6:	2214      	movs	r2, #20
 80014c8:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80014ca:	4b41      	ldr	r3, [pc, #260]	@ (80015d0 <MX_TIM2_Init+0x160>)
 80014cc:	2200      	movs	r2, #0
 80014ce:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80014d0:	4b3f      	ldr	r3, [pc, #252]	@ (80015d0 <MX_TIM2_Init+0x160>)
 80014d2:	2200      	movs	r2, #0
 80014d4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80014d6:	483e      	ldr	r0, [pc, #248]	@ (80015d0 <MX_TIM2_Init+0x160>)
 80014d8:	f007 f922 	bl	8008720 <HAL_TIM_Base_Init>
 80014dc:	4603      	mov	r3, r0
 80014de:	2b00      	cmp	r3, #0
 80014e0:	d001      	beq.n	80014e6 <MX_TIM2_Init+0x76>
  {
    Error_Handler();
 80014e2:	f000 fc4d 	bl	8001d80 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80014e6:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80014ea:	63bb      	str	r3, [r7, #56]	@ 0x38
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80014ec:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 80014f0:	4619      	mov	r1, r3
 80014f2:	4837      	ldr	r0, [pc, #220]	@ (80015d0 <MX_TIM2_Init+0x160>)
 80014f4:	f008 f8c2 	bl	800967c <HAL_TIM_ConfigClockSource>
 80014f8:	4603      	mov	r3, r0
 80014fa:	2b00      	cmp	r3, #0
 80014fc:	d001      	beq.n	8001502 <MX_TIM2_Init+0x92>
  {
    Error_Handler();
 80014fe:	f000 fc3f 	bl	8001d80 <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim2) != HAL_OK)
 8001502:	4833      	ldr	r0, [pc, #204]	@ (80015d0 <MX_TIM2_Init+0x160>)
 8001504:	f007 fb64 	bl	8008bd0 <HAL_TIM_IC_Init>
 8001508:	4603      	mov	r3, r0
 800150a:	2b00      	cmp	r3, #0
 800150c:	d001      	beq.n	8001512 <MX_TIM2_Init+0xa2>
  {
    Error_Handler();
 800150e:	f000 fc37 	bl	8001d80 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8001512:	482f      	ldr	r0, [pc, #188]	@ (80015d0 <MX_TIM2_Init+0x160>)
 8001514:	f007 f9e0 	bl	80088d8 <HAL_TIM_PWM_Init>
 8001518:	4603      	mov	r3, r0
 800151a:	2b00      	cmp	r3, #0
 800151c:	d001      	beq.n	8001522 <MX_TIM2_Init+0xb2>
  {
    Error_Handler();
 800151e:	f000 fc2f 	bl	8001d80 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001522:	2300      	movs	r3, #0
 8001524:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001526:	2300      	movs	r3, #0
 8001528:	637b      	str	r3, [r7, #52]	@ 0x34
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800152a:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800152e:	4619      	mov	r1, r3
 8001530:	4827      	ldr	r0, [pc, #156]	@ (80015d0 <MX_TIM2_Init+0x160>)
 8001532:	f009 f901 	bl	800a738 <HAL_TIMEx_MasterConfigSynchronization>
 8001536:	4603      	mov	r3, r0
 8001538:	2b00      	cmp	r3, #0
 800153a:	d001      	beq.n	8001540 <MX_TIM2_Init+0xd0>
  {
    Error_Handler();
 800153c:	f000 fc20 	bl	8001d80 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8001540:	2300      	movs	r3, #0
 8001542:	61fb      	str	r3, [r7, #28]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8001544:	2301      	movs	r3, #1
 8001546:	623b      	str	r3, [r7, #32]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8001548:	2300      	movs	r3, #0
 800154a:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfigIC.ICFilter = 3;
 800154c:	2303      	movs	r3, #3
 800154e:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 8001550:	f107 031c 	add.w	r3, r7, #28
 8001554:	2200      	movs	r2, #0
 8001556:	4619      	mov	r1, r3
 8001558:	481d      	ldr	r0, [pc, #116]	@ (80015d0 <MX_TIM2_Init+0x160>)
 800155a:	f007 fede 	bl	800931a <HAL_TIM_IC_ConfigChannel>
 800155e:	4603      	mov	r3, r0
 8001560:	2b00      	cmp	r3, #0
 8001562:	d001      	beq.n	8001568 <MX_TIM2_Init+0xf8>
  {
    Error_Handler();
 8001564:	f000 fc0c 	bl	8001d80 <Error_Handler>
  }
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_3) != HAL_OK)
 8001568:	f107 031c 	add.w	r3, r7, #28
 800156c:	2208      	movs	r2, #8
 800156e:	4619      	mov	r1, r3
 8001570:	4817      	ldr	r0, [pc, #92]	@ (80015d0 <MX_TIM2_Init+0x160>)
 8001572:	f007 fed2 	bl	800931a <HAL_TIM_IC_ConfigChannel>
 8001576:	4603      	mov	r3, r0
 8001578:	2b00      	cmp	r3, #0
 800157a:	d001      	beq.n	8001580 <MX_TIM2_Init+0x110>
  {
    Error_Handler();
 800157c:	f000 fc00 	bl	8001d80 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM2;
 8001580:	2370      	movs	r3, #112	@ 0x70
 8001582:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 10;
 8001584:	230a      	movs	r3, #10
 8001586:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001588:	2300      	movs	r3, #0
 800158a:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800158c:	2300      	movs	r3, #0
 800158e:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8001590:	463b      	mov	r3, r7
 8001592:	220c      	movs	r2, #12
 8001594:	4619      	mov	r1, r3
 8001596:	480e      	ldr	r0, [pc, #56]	@ (80015d0 <MX_TIM2_Init+0x160>)
 8001598:	f007 ff5c 	bl	8009454 <HAL_TIM_PWM_ConfigChannel>
 800159c:	4603      	mov	r3, r0
 800159e:	2b00      	cmp	r3, #0
 80015a0:	d001      	beq.n	80015a6 <MX_TIM2_Init+0x136>
  {
    Error_Handler();
 80015a2:	f000 fbed 	bl	8001d80 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */
  htim2.Instance->CR1 |= TIM_CR1_UDIS;	// disable update event generation
 80015a6:	4b0a      	ldr	r3, [pc, #40]	@ (80015d0 <MX_TIM2_Init+0x160>)
 80015a8:	681b      	ldr	r3, [r3, #0]
 80015aa:	681a      	ldr	r2, [r3, #0]
 80015ac:	4b08      	ldr	r3, [pc, #32]	@ (80015d0 <MX_TIM2_Init+0x160>)
 80015ae:	681b      	ldr	r3, [r3, #0]
 80015b0:	f042 0202 	orr.w	r2, r2, #2
 80015b4:	601a      	str	r2, [r3, #0]
  HAL_TIM_RegisterCallback(&htim2, HAL_TIM_IC_CAPTURE_CB_ID, OV7670_Sync_Output_Detection);
 80015b6:	4a07      	ldr	r2, [pc, #28]	@ (80015d4 <MX_TIM2_Init+0x164>)
 80015b8:	2112      	movs	r1, #18
 80015ba:	4805      	ldr	r0, [pc, #20]	@ (80015d0 <MX_TIM2_Init+0x160>)
 80015bc:	f008 f9b0 	bl	8009920 <HAL_TIM_RegisterCallback>
  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 80015c0:	4803      	ldr	r0, [pc, #12]	@ (80015d0 <MX_TIM2_Init+0x160>)
 80015c2:	f000 fd17 	bl	8001ff4 <HAL_TIM_MspPostInit>

}
 80015c6:	bf00      	nop
 80015c8:	3748      	adds	r7, #72	@ 0x48
 80015ca:	46bd      	mov	sp, r7
 80015cc:	bd80      	pop	{r7, pc}
 80015ce:	bf00      	nop
 80015d0:	24000108 	.word	0x24000108
 80015d4:	08000971 	.word	0x08000971

080015d8 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 80015d8:	b580      	push	{r7, lr}
 80015da:	b08c      	sub	sp, #48	@ 0x30
 80015dc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  LL_TIM_InitTypeDef TIM_InitStruct = {0};
 80015de:	f107 031c 	add.w	r3, r7, #28
 80015e2:	2200      	movs	r2, #0
 80015e4:	601a      	str	r2, [r3, #0]
 80015e6:	605a      	str	r2, [r3, #4]
 80015e8:	609a      	str	r2, [r3, #8]
 80015ea:	60da      	str	r2, [r3, #12]
 80015ec:	611a      	str	r2, [r3, #16]

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 80015ee:	1d3b      	adds	r3, r7, #4
 80015f0:	2200      	movs	r2, #0
 80015f2:	601a      	str	r2, [r3, #0]
 80015f4:	605a      	str	r2, [r3, #4]
 80015f6:	609a      	str	r2, [r3, #8]
 80015f8:	60da      	str	r2, [r3, #12]
 80015fa:	611a      	str	r2, [r3, #16]
 80015fc:	615a      	str	r2, [r3, #20]

  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_TIM4);
 80015fe:	2004      	movs	r0, #4
 8001600:	f7ff fd38 	bl	8001074 <LL_APB1_GRP1_EnableClock>

  LL_AHB4_GRP1_EnableClock(LL_AHB4_GRP1_PERIPH_GPIOD);
 8001604:	2008      	movs	r0, #8
 8001606:	f7ff fd19 	bl	800103c <LL_AHB4_GRP1_EnableClock>
  /**TIM4 GPIO Configuration
  PD15   ------> TIM4_CH4
  */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_15;
 800160a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800160e:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8001610:	2302      	movs	r3, #2
 8001612:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 8001614:	2303      	movs	r3, #3
 8001616:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8001618:	2300      	movs	r3, #0
 800161a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 800161c:	2300      	movs	r3, #0
 800161e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_2;
 8001620:	2302      	movs	r3, #2
 8001622:	61bb      	str	r3, [r7, #24]
  LL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001624:	1d3b      	adds	r3, r7, #4
 8001626:	4619      	mov	r1, r3
 8001628:	4820      	ldr	r0, [pc, #128]	@ (80016ac <MX_TIM4_Init+0xd4>)
 800162a:	f00a faf1 	bl	800bc10 <LL_GPIO_Init>

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  TIM_InitStruct.Prescaler = 480;
 800162e:	f44f 73f0 	mov.w	r3, #480	@ 0x1e0
 8001632:	83bb      	strh	r3, [r7, #28]
  TIM_InitStruct.CounterMode = LL_TIM_COUNTERMODE_UP;
 8001634:	2300      	movs	r3, #0
 8001636:	623b      	str	r3, [r7, #32]
  TIM_InitStruct.Autoreload = 65535;
 8001638:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800163c:	627b      	str	r3, [r7, #36]	@ 0x24
  TIM_InitStruct.ClockDivision = LL_TIM_CLOCKDIVISION_DIV1;
 800163e:	2300      	movs	r3, #0
 8001640:	62bb      	str	r3, [r7, #40]	@ 0x28
  LL_TIM_Init(TIM4, &TIM_InitStruct);
 8001642:	f107 031c 	add.w	r3, r7, #28
 8001646:	4619      	mov	r1, r3
 8001648:	4819      	ldr	r0, [pc, #100]	@ (80016b0 <MX_TIM4_Init+0xd8>)
 800164a:	f00a fb89 	bl	800bd60 <LL_TIM_Init>
  LL_TIM_DisableARRPreload(TIM4);
 800164e:	4818      	ldr	r0, [pc, #96]	@ (80016b0 <MX_TIM4_Init+0xd8>)
 8001650:	f7ff fb09 	bl	8000c66 <LL_TIM_DisableARRPreload>
  LL_TIM_SetClockSource(TIM4, LL_TIM_CLOCKSOURCE_INTERNAL);
 8001654:	2100      	movs	r1, #0
 8001656:	4816      	ldr	r0, [pc, #88]	@ (80016b0 <MX_TIM4_Init+0xd8>)
 8001658:	f7ff fc96 	bl	8000f88 <LL_TIM_SetClockSource>
  LL_TIM_SetTriggerOutput(TIM4, LL_TIM_TRGO_RESET);
 800165c:	2100      	movs	r1, #0
 800165e:	4814      	ldr	r0, [pc, #80]	@ (80016b0 <MX_TIM4_Init+0xd8>)
 8001660:	f7ff fca8 	bl	8000fb4 <LL_TIM_SetTriggerOutput>
  LL_TIM_DisableMasterSlaveMode(TIM4);
 8001664:	4812      	ldr	r0, [pc, #72]	@ (80016b0 <MX_TIM4_Init+0xd8>)
 8001666:	f7ff fcb8 	bl	8000fda <LL_TIM_DisableMasterSlaveMode>
  LL_TIM_IC_SetActiveInput(TIM4, LL_TIM_CHANNEL_CH4, LL_TIM_ACTIVEINPUT_DIRECTTI);
 800166a:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 800166e:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8001672:	480f      	ldr	r0, [pc, #60]	@ (80016b0 <MX_TIM4_Init+0xd8>)
 8001674:	f7ff fb2a 	bl	8000ccc <LL_TIM_IC_SetActiveInput>
  LL_TIM_IC_SetPrescaler(TIM4, LL_TIM_CHANNEL_CH4, LL_TIM_ICPSC_DIV1);
 8001678:	2200      	movs	r2, #0
 800167a:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 800167e:	480c      	ldr	r0, [pc, #48]	@ (80016b0 <MX_TIM4_Init+0xd8>)
 8001680:	f7ff fb7e 	bl	8000d80 <LL_TIM_IC_SetPrescaler>
  LL_TIM_IC_SetFilter(TIM4, LL_TIM_CHANNEL_CH4, LL_TIM_IC_FILTER_FDIV1_N4);
 8001684:	f44f 1200 	mov.w	r2, #2097152	@ 0x200000
 8001688:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 800168c:	4808      	ldr	r0, [pc, #32]	@ (80016b0 <MX_TIM4_Init+0xd8>)
 800168e:	f7ff fbd1 	bl	8000e34 <LL_TIM_IC_SetFilter>
  LL_TIM_IC_SetPolarity(TIM4, LL_TIM_CHANNEL_CH4, LL_TIM_IC_POLARITY_RISING);
 8001692:	2200      	movs	r2, #0
 8001694:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8001698:	4805      	ldr	r0, [pc, #20]	@ (80016b0 <MX_TIM4_Init+0xd8>)
 800169a:	f7ff fc25 	bl	8000ee8 <LL_TIM_IC_SetPolarity>
  /* USER CODE BEGIN TIM4_Init 2 */
  LL_TIM_DisableUpdateEvent(TIM4);
 800169e:	4804      	ldr	r0, [pc, #16]	@ (80016b0 <MX_TIM4_Init+0xd8>)
 80016a0:	f7ff fad1 	bl	8000c46 <LL_TIM_DisableUpdateEvent>
  /* USER CODE END TIM4_Init 2 */

}
 80016a4:	bf00      	nop
 80016a6:	3730      	adds	r7, #48	@ 0x30
 80016a8:	46bd      	mov	sp, r7
 80016aa:	bd80      	pop	{r7, pc}
 80016ac:	58020c00 	.word	0x58020c00
 80016b0:	40000800 	.word	0x40000800

080016b4 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 80016b4:	b580      	push	{r7, lr}
 80016b6:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 80016b8:	4b22      	ldr	r3, [pc, #136]	@ (8001744 <MX_USART3_UART_Init+0x90>)
 80016ba:	4a23      	ldr	r2, [pc, #140]	@ (8001748 <MX_USART3_UART_Init+0x94>)
 80016bc:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 80016be:	4b21      	ldr	r3, [pc, #132]	@ (8001744 <MX_USART3_UART_Init+0x90>)
 80016c0:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80016c4:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 80016c6:	4b1f      	ldr	r3, [pc, #124]	@ (8001744 <MX_USART3_UART_Init+0x90>)
 80016c8:	2200      	movs	r2, #0
 80016ca:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 80016cc:	4b1d      	ldr	r3, [pc, #116]	@ (8001744 <MX_USART3_UART_Init+0x90>)
 80016ce:	2200      	movs	r2, #0
 80016d0:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 80016d2:	4b1c      	ldr	r3, [pc, #112]	@ (8001744 <MX_USART3_UART_Init+0x90>)
 80016d4:	2200      	movs	r2, #0
 80016d6:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 80016d8:	4b1a      	ldr	r3, [pc, #104]	@ (8001744 <MX_USART3_UART_Init+0x90>)
 80016da:	220c      	movs	r2, #12
 80016dc:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80016de:	4b19      	ldr	r3, [pc, #100]	@ (8001744 <MX_USART3_UART_Init+0x90>)
 80016e0:	2200      	movs	r2, #0
 80016e2:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 80016e4:	4b17      	ldr	r3, [pc, #92]	@ (8001744 <MX_USART3_UART_Init+0x90>)
 80016e6:	2200      	movs	r2, #0
 80016e8:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80016ea:	4b16      	ldr	r3, [pc, #88]	@ (8001744 <MX_USART3_UART_Init+0x90>)
 80016ec:	2200      	movs	r2, #0
 80016ee:	621a      	str	r2, [r3, #32]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80016f0:	4b14      	ldr	r3, [pc, #80]	@ (8001744 <MX_USART3_UART_Init+0x90>)
 80016f2:	2200      	movs	r2, #0
 80016f4:	625a      	str	r2, [r3, #36]	@ 0x24
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80016f6:	4b13      	ldr	r3, [pc, #76]	@ (8001744 <MX_USART3_UART_Init+0x90>)
 80016f8:	2200      	movs	r2, #0
 80016fa:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart3) != HAL_OK)
 80016fc:	4811      	ldr	r0, [pc, #68]	@ (8001744 <MX_USART3_UART_Init+0x90>)
 80016fe:	f009 f8d1 	bl	800a8a4 <HAL_UART_Init>
 8001702:	4603      	mov	r3, r0
 8001704:	2b00      	cmp	r3, #0
 8001706:	d001      	beq.n	800170c <MX_USART3_UART_Init+0x58>
  {
    Error_Handler();
 8001708:	f000 fb3a 	bl	8001d80 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 800170c:	2100      	movs	r1, #0
 800170e:	480d      	ldr	r0, [pc, #52]	@ (8001744 <MX_USART3_UART_Init+0x90>)
 8001710:	f00a f8d9 	bl	800b8c6 <HAL_UARTEx_SetTxFifoThreshold>
 8001714:	4603      	mov	r3, r0
 8001716:	2b00      	cmp	r3, #0
 8001718:	d001      	beq.n	800171e <MX_USART3_UART_Init+0x6a>
  {
    Error_Handler();
 800171a:	f000 fb31 	bl	8001d80 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 800171e:	2100      	movs	r1, #0
 8001720:	4808      	ldr	r0, [pc, #32]	@ (8001744 <MX_USART3_UART_Init+0x90>)
 8001722:	f00a f90e 	bl	800b942 <HAL_UARTEx_SetRxFifoThreshold>
 8001726:	4603      	mov	r3, r0
 8001728:	2b00      	cmp	r3, #0
 800172a:	d001      	beq.n	8001730 <MX_USART3_UART_Init+0x7c>
  {
    Error_Handler();
 800172c:	f000 fb28 	bl	8001d80 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 8001730:	4804      	ldr	r0, [pc, #16]	@ (8001744 <MX_USART3_UART_Init+0x90>)
 8001732:	f00a f88f 	bl	800b854 <HAL_UARTEx_DisableFifoMode>
 8001736:	4603      	mov	r3, r0
 8001738:	2b00      	cmp	r3, #0
 800173a:	d001      	beq.n	8001740 <MX_USART3_UART_Init+0x8c>
  {
    Error_Handler();
 800173c:	f000 fb20 	bl	8001d80 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8001740:	bf00      	nop
 8001742:	bd80      	pop	{r7, pc}
 8001744:	240001c4 	.word	0x240001c4
 8001748:	40004800 	.word	0x40004800

0800174c <MX_USB_OTG_FS_PCD_Init>:
  * @brief USB_OTG_FS Initialization Function
  * @param None
  * @retval None
  */
static void MX_USB_OTG_FS_PCD_Init(void)
{
 800174c:	b580      	push	{r7, lr}
 800174e:	af00      	add	r7, sp, #0
  /* USER CODE END USB_OTG_FS_Init 0 */

  /* USER CODE BEGIN USB_OTG_FS_Init 1 */

  /* USER CODE END USB_OTG_FS_Init 1 */
  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8001750:	4b15      	ldr	r3, [pc, #84]	@ (80017a8 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8001752:	4a16      	ldr	r2, [pc, #88]	@ (80017ac <MX_USB_OTG_FS_PCD_Init+0x60>)
 8001754:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 9;
 8001756:	4b14      	ldr	r3, [pc, #80]	@ (80017a8 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8001758:	2209      	movs	r2, #9
 800175a:	711a      	strb	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 800175c:	4b12      	ldr	r3, [pc, #72]	@ (80017a8 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 800175e:	2202      	movs	r2, #2
 8001760:	71da      	strb	r2, [r3, #7]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 8001762:	4b11      	ldr	r3, [pc, #68]	@ (80017a8 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8001764:	2200      	movs	r2, #0
 8001766:	719a      	strb	r2, [r3, #6]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8001768:	4b0f      	ldr	r3, [pc, #60]	@ (80017a8 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 800176a:	2202      	movs	r2, #2
 800176c:	725a      	strb	r2, [r3, #9]
  hpcd_USB_OTG_FS.Init.Sof_enable = ENABLE;
 800176e:	4b0e      	ldr	r3, [pc, #56]	@ (80017a8 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8001770:	2201      	movs	r2, #1
 8001772:	729a      	strb	r2, [r3, #10]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 8001774:	4b0c      	ldr	r3, [pc, #48]	@ (80017a8 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8001776:	2200      	movs	r2, #0
 8001778:	72da      	strb	r2, [r3, #11]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 800177a:	4b0b      	ldr	r3, [pc, #44]	@ (80017a8 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 800177c:	2200      	movs	r2, #0
 800177e:	731a      	strb	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.battery_charging_enable = ENABLE;
 8001780:	4b09      	ldr	r3, [pc, #36]	@ (80017a8 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8001782:	2201      	movs	r2, #1
 8001784:	735a      	strb	r2, [r3, #13]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = ENABLE;
 8001786:	4b08      	ldr	r3, [pc, #32]	@ (80017a8 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8001788:	2201      	movs	r2, #1
 800178a:	739a      	strb	r2, [r3, #14]
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 800178c:	4b06      	ldr	r3, [pc, #24]	@ (80017a8 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 800178e:	2200      	movs	r2, #0
 8001790:	73da      	strb	r2, [r3, #15]
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 8001792:	4805      	ldr	r0, [pc, #20]	@ (80017a8 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8001794:	f003 fff5 	bl	8005782 <HAL_PCD_Init>
 8001798:	4603      	mov	r3, r0
 800179a:	2b00      	cmp	r3, #0
 800179c:	d001      	beq.n	80017a2 <MX_USB_OTG_FS_PCD_Init+0x56>
  {
    Error_Handler();
 800179e:	f000 faef 	bl	8001d80 <Error_Handler>
  }
  /* USER CODE BEGIN USB_OTG_FS_Init 2 */

  /* USER CODE END USB_OTG_FS_Init 2 */

}
 80017a2:	bf00      	nop
 80017a4:	bd80      	pop	{r7, pc}
 80017a6:	bf00      	nop
 80017a8:	24000258 	.word	0x24000258
 80017ac:	40080000 	.word	0x40080000

080017b0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80017b0:	b580      	push	{r7, lr}
 80017b2:	b08e      	sub	sp, #56	@ 0x38
 80017b4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80017b6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80017ba:	2200      	movs	r2, #0
 80017bc:	601a      	str	r2, [r3, #0]
 80017be:	605a      	str	r2, [r3, #4]
 80017c0:	609a      	str	r2, [r3, #8]
 80017c2:	60da      	str	r2, [r3, #12]
 80017c4:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80017c6:	4b7e      	ldr	r3, [pc, #504]	@ (80019c0 <MX_GPIO_Init+0x210>)
 80017c8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80017cc:	4a7c      	ldr	r2, [pc, #496]	@ (80019c0 <MX_GPIO_Init+0x210>)
 80017ce:	f043 0304 	orr.w	r3, r3, #4
 80017d2:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80017d6:	4b7a      	ldr	r3, [pc, #488]	@ (80019c0 <MX_GPIO_Init+0x210>)
 80017d8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80017dc:	f003 0304 	and.w	r3, r3, #4
 80017e0:	623b      	str	r3, [r7, #32]
 80017e2:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80017e4:	4b76      	ldr	r3, [pc, #472]	@ (80019c0 <MX_GPIO_Init+0x210>)
 80017e6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80017ea:	4a75      	ldr	r2, [pc, #468]	@ (80019c0 <MX_GPIO_Init+0x210>)
 80017ec:	f043 0320 	orr.w	r3, r3, #32
 80017f0:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80017f4:	4b72      	ldr	r3, [pc, #456]	@ (80019c0 <MX_GPIO_Init+0x210>)
 80017f6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80017fa:	f003 0320 	and.w	r3, r3, #32
 80017fe:	61fb      	str	r3, [r7, #28]
 8001800:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001802:	4b6f      	ldr	r3, [pc, #444]	@ (80019c0 <MX_GPIO_Init+0x210>)
 8001804:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001808:	4a6d      	ldr	r2, [pc, #436]	@ (80019c0 <MX_GPIO_Init+0x210>)
 800180a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800180e:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001812:	4b6b      	ldr	r3, [pc, #428]	@ (80019c0 <MX_GPIO_Init+0x210>)
 8001814:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001818:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800181c:	61bb      	str	r3, [r7, #24]
 800181e:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001820:	4b67      	ldr	r3, [pc, #412]	@ (80019c0 <MX_GPIO_Init+0x210>)
 8001822:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001826:	4a66      	ldr	r2, [pc, #408]	@ (80019c0 <MX_GPIO_Init+0x210>)
 8001828:	f043 0301 	orr.w	r3, r3, #1
 800182c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001830:	4b63      	ldr	r3, [pc, #396]	@ (80019c0 <MX_GPIO_Init+0x210>)
 8001832:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001836:	f003 0301 	and.w	r3, r3, #1
 800183a:	617b      	str	r3, [r7, #20]
 800183c:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800183e:	4b60      	ldr	r3, [pc, #384]	@ (80019c0 <MX_GPIO_Init+0x210>)
 8001840:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001844:	4a5e      	ldr	r2, [pc, #376]	@ (80019c0 <MX_GPIO_Init+0x210>)
 8001846:	f043 0302 	orr.w	r3, r3, #2
 800184a:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800184e:	4b5c      	ldr	r3, [pc, #368]	@ (80019c0 <MX_GPIO_Init+0x210>)
 8001850:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001854:	f003 0302 	and.w	r3, r3, #2
 8001858:	613b      	str	r3, [r7, #16]
 800185a:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800185c:	4b58      	ldr	r3, [pc, #352]	@ (80019c0 <MX_GPIO_Init+0x210>)
 800185e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001862:	4a57      	ldr	r2, [pc, #348]	@ (80019c0 <MX_GPIO_Init+0x210>)
 8001864:	f043 0310 	orr.w	r3, r3, #16
 8001868:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800186c:	4b54      	ldr	r3, [pc, #336]	@ (80019c0 <MX_GPIO_Init+0x210>)
 800186e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001872:	f003 0310 	and.w	r3, r3, #16
 8001876:	60fb      	str	r3, [r7, #12]
 8001878:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800187a:	4b51      	ldr	r3, [pc, #324]	@ (80019c0 <MX_GPIO_Init+0x210>)
 800187c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001880:	4a4f      	ldr	r2, [pc, #316]	@ (80019c0 <MX_GPIO_Init+0x210>)
 8001882:	f043 0308 	orr.w	r3, r3, #8
 8001886:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800188a:	4b4d      	ldr	r3, [pc, #308]	@ (80019c0 <MX_GPIO_Init+0x210>)
 800188c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001890:	f003 0308 	and.w	r3, r3, #8
 8001894:	60bb      	str	r3, [r7, #8]
 8001896:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8001898:	4b49      	ldr	r3, [pc, #292]	@ (80019c0 <MX_GPIO_Init+0x210>)
 800189a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800189e:	4a48      	ldr	r2, [pc, #288]	@ (80019c0 <MX_GPIO_Init+0x210>)
 80018a0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80018a4:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80018a8:	4b45      	ldr	r3, [pc, #276]	@ (80019c0 <MX_GPIO_Init+0x210>)
 80018aa:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80018ae:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80018b2:	607b      	str	r3, [r7, #4]
 80018b4:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(RESET_GPIO_Port, RESET_Pin, GPIO_PIN_SET);
 80018b6:	2201      	movs	r2, #1
 80018b8:	2180      	movs	r1, #128	@ 0x80
 80018ba:	4842      	ldr	r0, [pc, #264]	@ (80019c4 <MX_GPIO_Init+0x214>)
 80018bc:	f003 f930 	bl	8004b20 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD1_Pin|LD3_Pin, GPIO_PIN_RESET);
 80018c0:	2200      	movs	r2, #0
 80018c2:	f244 0101 	movw	r1, #16385	@ 0x4001
 80018c6:	4840      	ldr	r0, [pc, #256]	@ (80019c8 <MX_GPIO_Init+0x218>)
 80018c8:	f003 f92a 	bl	8004b20 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(USB_OTG_FS_PWR_EN_GPIO_Port, USB_OTG_FS_PWR_EN_Pin, GPIO_PIN_RESET);
 80018cc:	2200      	movs	r2, #0
 80018ce:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80018d2:	483e      	ldr	r0, [pc, #248]	@ (80019cc <MX_GPIO_Init+0x21c>)
 80018d4:	f003 f924 	bl	8004b20 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 80018d8:	2200      	movs	r2, #0
 80018da:	2102      	movs	r1, #2
 80018dc:	483c      	ldr	r0, [pc, #240]	@ (80019d0 <MX_GPIO_Init+0x220>)
 80018de:	f003 f91f 	bl	8004b20 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 80018e2:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80018e6:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80018e8:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 80018ec:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018ee:	2300      	movs	r3, #0
 80018f0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80018f2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80018f6:	4619      	mov	r1, r3
 80018f8:	4836      	ldr	r0, [pc, #216]	@ (80019d4 <MX_GPIO_Init+0x224>)
 80018fa:	f002 ff49 	bl	8004790 <HAL_GPIO_Init>

  /*Configure GPIO pin : RESET_Pin */
  GPIO_InitStruct.Pin = RESET_Pin;
 80018fe:	2380      	movs	r3, #128	@ 0x80
 8001900:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 8001902:	2311      	movs	r3, #17
 8001904:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001906:	2301      	movs	r3, #1
 8001908:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
 800190a:	2301      	movs	r3, #1
 800190c:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(RESET_GPIO_Port, &GPIO_InitStruct);
 800190e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001912:	4619      	mov	r1, r3
 8001914:	482b      	ldr	r0, [pc, #172]	@ (80019c4 <MX_GPIO_Init+0x214>)
 8001916:	f002 ff3b 	bl	8004790 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD1_Pin LD3_Pin */
  GPIO_InitStruct.Pin = LD1_Pin|LD3_Pin;
 800191a:	f244 0301 	movw	r3, #16385	@ 0x4001
 800191e:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001920:	2301      	movs	r3, #1
 8001922:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001924:	2300      	movs	r3, #0
 8001926:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001928:	2300      	movs	r3, #0
 800192a:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800192c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001930:	4619      	mov	r1, r3
 8001932:	4825      	ldr	r0, [pc, #148]	@ (80019c8 <MX_GPIO_Init+0x218>)
 8001934:	f002 ff2c 	bl	8004790 <HAL_GPIO_Init>

  /*Configure GPIO pins : D2_Pin D3_Pin D7_Pin D1_Pin
                           D6_Pin D0_Pin D4_Pin D5_Pin */
  GPIO_InitStruct.Pin = D2_Pin|D3_Pin|D7_Pin|D1_Pin
 8001938:	f44f 43ff 	mov.w	r3, #32640	@ 0x7f80
 800193c:	627b      	str	r3, [r7, #36]	@ 0x24
                          |D6_Pin|D0_Pin|D4_Pin|D5_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800193e:	2300      	movs	r3, #0
 8001940:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001942:	2300      	movs	r3, #0
 8001944:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001946:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800194a:	4619      	mov	r1, r3
 800194c:	4820      	ldr	r0, [pc, #128]	@ (80019d0 <MX_GPIO_Init+0x220>)
 800194e:	f002 ff1f 	bl	8004790 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_OTG_FS_PWR_EN_Pin */
  GPIO_InitStruct.Pin = USB_OTG_FS_PWR_EN_Pin;
 8001952:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001956:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001958:	2301      	movs	r3, #1
 800195a:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800195c:	2300      	movs	r3, #0
 800195e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001960:	2300      	movs	r3, #0
 8001962:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(USB_OTG_FS_PWR_EN_GPIO_Port, &GPIO_InitStruct);
 8001964:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001968:	4619      	mov	r1, r3
 800196a:	4818      	ldr	r0, [pc, #96]	@ (80019cc <MX_GPIO_Init+0x21c>)
 800196c:	f002 ff10 	bl	8004790 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_OTG_FS_OVCR_Pin */
  GPIO_InitStruct.Pin = USB_OTG_FS_OVCR_Pin;
 8001970:	2380      	movs	r3, #128	@ 0x80
 8001972:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001974:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8001978:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800197a:	2300      	movs	r3, #0
 800197c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(USB_OTG_FS_OVCR_GPIO_Port, &GPIO_InitStruct);
 800197e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001982:	4619      	mov	r1, r3
 8001984:	4814      	ldr	r0, [pc, #80]	@ (80019d8 <MX_GPIO_Init+0x228>)
 8001986:	f002 ff03 	bl	8004790 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 800198a:	2302      	movs	r3, #2
 800198c:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800198e:	2301      	movs	r3, #1
 8001990:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001992:	2300      	movs	r3, #0
 8001994:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001996:	2300      	movs	r3, #0
 8001998:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 800199a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800199e:	4619      	mov	r1, r3
 80019a0:	480b      	ldr	r0, [pc, #44]	@ (80019d0 <MX_GPIO_Init+0x220>)
 80019a2:	f002 fef5 	bl	8004790 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 2, 0);
 80019a6:	2200      	movs	r2, #0
 80019a8:	2102      	movs	r1, #2
 80019aa:	2028      	movs	r0, #40	@ 0x28
 80019ac:	f001 f8f4 	bl	8002b98 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 80019b0:	2028      	movs	r0, #40	@ 0x28
 80019b2:	f001 f90b 	bl	8002bcc <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80019b6:	bf00      	nop
 80019b8:	3738      	adds	r7, #56	@ 0x38
 80019ba:	46bd      	mov	sp, r7
 80019bc:	bd80      	pop	{r7, pc}
 80019be:	bf00      	nop
 80019c0:	58024400 	.word	0x58024400
 80019c4:	58021400 	.word	0x58021400
 80019c8:	58020400 	.word	0x58020400
 80019cc:	58020c00 	.word	0x58020c00
 80019d0:	58021000 	.word	0x58021000
 80019d4:	58020800 	.word	0x58020800
 80019d8:	58021800 	.word	0x58021800

080019dc <Delay_us_Rough>:

/* USER CODE BEGIN 4 */
void Delay_us_Rough(uint16_t delay_us)
{
 80019dc:	b480      	push	{r7}
 80019de:	b087      	sub	sp, #28
 80019e0:	af00      	add	r7, sp, #0
 80019e2:	4603      	mov	r3, r0
 80019e4:	80fb      	strh	r3, [r7, #6]
	uint16_t cycle;
	uint32_t one_us = SystemCoreClock / 1000000;
 80019e6:	4b11      	ldr	r3, [pc, #68]	@ (8001a2c <Delay_us_Rough+0x50>)
 80019e8:	681b      	ldr	r3, [r3, #0]
 80019ea:	4a11      	ldr	r2, [pc, #68]	@ (8001a30 <Delay_us_Rough+0x54>)
 80019ec:	fba2 2303 	umull	r2, r3, r2, r3
 80019f0:	0c9b      	lsrs	r3, r3, #18
 80019f2:	60fb      	str	r3, [r7, #12]
	uint32_t count;

	for(cycle = 0; cycle < delay_us; cycle++){
 80019f4:	2300      	movs	r3, #0
 80019f6:	82fb      	strh	r3, [r7, #22]
 80019f8:	e00c      	b.n	8001a14 <Delay_us_Rough+0x38>
		for(count = 0; count < one_us; count++){
 80019fa:	2300      	movs	r3, #0
 80019fc:	613b      	str	r3, [r7, #16]
 80019fe:	e002      	b.n	8001a06 <Delay_us_Rough+0x2a>
 8001a00:	693b      	ldr	r3, [r7, #16]
 8001a02:	3301      	adds	r3, #1
 8001a04:	613b      	str	r3, [r7, #16]
 8001a06:	693a      	ldr	r2, [r7, #16]
 8001a08:	68fb      	ldr	r3, [r7, #12]
 8001a0a:	429a      	cmp	r2, r3
 8001a0c:	d3f8      	bcc.n	8001a00 <Delay_us_Rough+0x24>
	for(cycle = 0; cycle < delay_us; cycle++){
 8001a0e:	8afb      	ldrh	r3, [r7, #22]
 8001a10:	3301      	adds	r3, #1
 8001a12:	82fb      	strh	r3, [r7, #22]
 8001a14:	8afa      	ldrh	r2, [r7, #22]
 8001a16:	88fb      	ldrh	r3, [r7, #6]
 8001a18:	429a      	cmp	r2, r3
 8001a1a:	d3ee      	bcc.n	80019fa <Delay_us_Rough+0x1e>
			// This should produce ~1 us or more delay
		}
	}
}
 8001a1c:	bf00      	nop
 8001a1e:	bf00      	nop
 8001a20:	371c      	adds	r7, #28
 8001a22:	46bd      	mov	sp, r7
 8001a24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a28:	4770      	bx	lr
 8001a2a:	bf00      	nop
 8001a2c:	24000000 	.word	0x24000000
 8001a30:	431bde83 	.word	0x431bde83

08001a34 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 8001a34:	b580      	push	{r7, lr}
 8001a36:	b082      	sub	sp, #8
 8001a38:	af00      	add	r7, sp, #0
 8001a3a:	6078      	str	r0, [r7, #4]
  /* init code for LWIP */
  MX_LWIP_Init();
 8001a3c:	f00a fd2c 	bl	800c498 <MX_LWIP_Init>
  /* USER CODE BEGIN 5 */
  TCP_Server_Init();
 8001a40:	f7ff f8d2 	bl	8000be8 <TCP_Server_Init>
  LL_GPIO_TogglePin(LD1_GPIO_Port, LD1_Pin);
 8001a44:	2101      	movs	r1, #1
 8001a46:	4803      	ldr	r0, [pc, #12]	@ (8001a54 <StartDefaultTask+0x20>)
 8001a48:	f7ff fb45 	bl	80010d6 <LL_GPIO_TogglePin>
  /* Infinite loop */
  for(;;)
  {
	//HAL_GPIO_TogglePin(LD1_GPIO_Port, LD1_Pin);	// for debug breakpoint purpose only
	//osThreadTerminate(NULL);	// delete this task
    osThreadYield();
 8001a4c:	f00b fca0 	bl	800d390 <osThreadYield>
 8001a50:	e7fc      	b.n	8001a4c <StartDefaultTask+0x18>
 8001a52:	bf00      	nop
 8001a54:	58020400 	.word	0x58020400

08001a58 <User_Button_Activity>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_User_Button_Activity */
void User_Button_Activity(void *argument)
{
 8001a58:	b580      	push	{r7, lr}
 8001a5a:	b082      	sub	sp, #8
 8001a5c:	af00      	add	r7, sp, #0
 8001a5e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN User_Button_Activity */
  /* Infinite loop */
  for(;;)
  {
	switch(User_Button_State){
 8001a60:	4b2a      	ldr	r3, [pc, #168]	@ (8001b0c <User_Button_Activity+0xb4>)
 8001a62:	781b      	ldrb	r3, [r3, #0]
 8001a64:	2b03      	cmp	r3, #3
 8001a66:	d84a      	bhi.n	8001afe <User_Button_Activity+0xa6>
 8001a68:	a201      	add	r2, pc, #4	@ (adr r2, 8001a70 <User_Button_Activity+0x18>)
 8001a6a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001a6e:	bf00      	nop
 8001a70:	08001a81 	.word	0x08001a81
 8001a74:	08001a89 	.word	0x08001a89
 8001a78:	08001ab7 	.word	0x08001ab7
 8001a7c:	08001acf 	.word	0x08001acf
	case USR_BTN_UNPRESSED:	// do nothing (Look at Sch, PC13 pulled down by R64 100k res, so it'd be logic 0 at this moment)
							osDelay( pdMS_TO_TICKS(50) );
 8001a80:	2005      	movs	r0, #5
 8001a82:	f00b fca5 	bl	800d3d0 <osDelay>
							break;
 8001a86:	e03f      	b.n	8001b08 <User_Button_Activity+0xb0>
	case DEBOUNCE_UNPRESSED:	HAL_Delay(100);
 8001a88:	2064      	movs	r0, #100	@ 0x64
 8001a8a:	f000 ff89 	bl	80029a0 <HAL_Delay>
								if(HAL_GPIO_ReadPin(B1_GPIO_Port, B1_Pin) == GPIO_PIN_SET){	// Check if PC13 is really pulled high
 8001a8e:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001a92:	481f      	ldr	r0, [pc, #124]	@ (8001b10 <User_Button_Activity+0xb8>)
 8001a94:	f003 f82c 	bl	8004af0 <HAL_GPIO_ReadPin>
 8001a98:	4603      	mov	r3, r0
 8001a9a:	2b01      	cmp	r3, #1
 8001a9c:	d107      	bne.n	8001aae <User_Button_Activity+0x56>
									LL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);
 8001a9e:	2102      	movs	r1, #2
 8001aa0:	481c      	ldr	r0, [pc, #112]	@ (8001b14 <User_Button_Activity+0xbc>)
 8001aa2:	f7ff fb18 	bl	80010d6 <LL_GPIO_TogglePin>
									User_Button_State = USR_BTN_PRESSED;
 8001aa6:	4b19      	ldr	r3, [pc, #100]	@ (8001b0c <User_Button_Activity+0xb4>)
 8001aa8:	2202      	movs	r2, #2
 8001aaa:	701a      	strb	r2, [r3, #0]
								} else {	User_Button_State = USR_BTN_UNPRESSED;	}	// go back to previous state
								break;
 8001aac:	e02c      	b.n	8001b08 <User_Button_Activity+0xb0>
								} else {	User_Button_State = USR_BTN_UNPRESSED;	}	// go back to previous state
 8001aae:	4b17      	ldr	r3, [pc, #92]	@ (8001b0c <User_Button_Activity+0xb4>)
 8001ab0:	2200      	movs	r2, #0
 8001ab2:	701a      	strb	r2, [r3, #0]
								break;
 8001ab4:	e028      	b.n	8001b08 <User_Button_Activity+0xb0>
	case USR_BTN_PRESSED:	// if user btn is pressed, PC13 pin should be pulled high to logic 1 by R74 330Ohm res
							if(HAL_GPIO_ReadPin(B1_GPIO_Port, B1_Pin) == GPIO_PIN_RESET){	// Check if user button unpressed/released
 8001ab6:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001aba:	4815      	ldr	r0, [pc, #84]	@ (8001b10 <User_Button_Activity+0xb8>)
 8001abc:	f003 f818 	bl	8004af0 <HAL_GPIO_ReadPin>
 8001ac0:	4603      	mov	r3, r0
 8001ac2:	2b00      	cmp	r3, #0
 8001ac4:	d11f      	bne.n	8001b06 <User_Button_Activity+0xae>
								User_Button_State = DEBOUNCE_PRESSED;
 8001ac6:	4b11      	ldr	r3, [pc, #68]	@ (8001b0c <User_Button_Activity+0xb4>)
 8001ac8:	2203      	movs	r2, #3
 8001aca:	701a      	strb	r2, [r3, #0]
							}
							break;
 8001acc:	e01b      	b.n	8001b06 <User_Button_Activity+0xae>
	case DEBOUNCE_PRESSED:	HAL_Delay(100);
 8001ace:	2064      	movs	r0, #100	@ 0x64
 8001ad0:	f000 ff66 	bl	80029a0 <HAL_Delay>
							if(HAL_GPIO_ReadPin(B1_GPIO_Port, B1_Pin) == GPIO_PIN_RESET){
 8001ad4:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001ad8:	480d      	ldr	r0, [pc, #52]	@ (8001b10 <User_Button_Activity+0xb8>)
 8001ada:	f003 f809 	bl	8004af0 <HAL_GPIO_ReadPin>
 8001ade:	4603      	mov	r3, r0
 8001ae0:	2b00      	cmp	r3, #0
 8001ae2:	d108      	bne.n	8001af6 <User_Button_Activity+0x9e>
								User_Button_State = USR_BTN_UNPRESSED;
 8001ae4:	4b09      	ldr	r3, [pc, #36]	@ (8001b0c <User_Button_Activity+0xb4>)
 8001ae6:	2200      	movs	r2, #0
 8001ae8:	701a      	strb	r2, [r3, #0]
								osSemaphoreRelease(OV7670BinarySemaphoreHandle);	// give the semaphore
 8001aea:	4b0b      	ldr	r3, [pc, #44]	@ (8001b18 <User_Button_Activity+0xc0>)
 8001aec:	681b      	ldr	r3, [r3, #0]
 8001aee:	4618      	mov	r0, r3
 8001af0:	f00b fe72 	bl	800d7d8 <osSemaphoreRelease>
							} else {	User_Button_State = USR_BTN_PRESSED;	}	// go back to previous state
							break;
 8001af4:	e008      	b.n	8001b08 <User_Button_Activity+0xb0>
							} else {	User_Button_State = USR_BTN_PRESSED;	}	// go back to previous state
 8001af6:	4b05      	ldr	r3, [pc, #20]	@ (8001b0c <User_Button_Activity+0xb4>)
 8001af8:	2202      	movs	r2, #2
 8001afa:	701a      	strb	r2, [r3, #0]
							break;
 8001afc:	e004      	b.n	8001b08 <User_Button_Activity+0xb0>
	default:	User_Button_State = USR_BTN_UNPRESSED;
 8001afe:	4b03      	ldr	r3, [pc, #12]	@ (8001b0c <User_Button_Activity+0xb4>)
 8001b00:	2200      	movs	r2, #0
 8001b02:	701a      	strb	r2, [r3, #0]
				break;
 8001b04:	e000      	b.n	8001b08 <User_Button_Activity+0xb0>
							break;
 8001b06:	bf00      	nop
	switch(User_Button_State){
 8001b08:	e7aa      	b.n	8001a60 <User_Button_Activity+0x8>
 8001b0a:	bf00      	nop
 8001b0c:	2400074c 	.word	0x2400074c
 8001b10:	58020800 	.word	0x58020800
 8001b14:	58021000 	.word	0x58021000
 8001b18:	24000748 	.word	0x24000748

08001b1c <OV7670_Image_Sensor>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_OV7670_Image_Sensor */
void OV7670_Image_Sensor(void *argument)
{
 8001b1c:	b580      	push	{r7, lr}
 8001b1e:	b082      	sub	sp, #8
 8001b20:	af00      	add	r7, sp, #0
 8001b22:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN OV7670_Image_Sensor */
  /* Infinite loop */
  for(;;)
  {
    switch(OV7670_State){
 8001b24:	4b5c      	ldr	r3, [pc, #368]	@ (8001c98 <OV7670_Image_Sensor+0x17c>)
 8001b26:	781b      	ldrb	r3, [r3, #0]
 8001b28:	2b08      	cmp	r3, #8
 8001b2a:	f200 80b2 	bhi.w	8001c92 <OV7670_Image_Sensor+0x176>
 8001b2e:	a201      	add	r2, pc, #4	@ (adr r2, 8001b34 <OV7670_Image_Sensor+0x18>)
 8001b30:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001b34:	08001b59 	.word	0x08001b59
 8001b38:	08001b73 	.word	0x08001b73
 8001b3c:	08001c93 	.word	0x08001c93
 8001b40:	08001b9b 	.word	0x08001b9b
 8001b44:	08001c93 	.word	0x08001c93
 8001b48:	08001bcd 	.word	0x08001bcd
 8001b4c:	08001be5 	.word	0x08001be5
 8001b50:	08001c43 	.word	0x08001c43
 8001b54:	08001c83 	.word	0x08001c83
	case IMG_SENSOR_STOP:
		OV7670_Init_Pixel_Array();
 8001b58:	f7fe fda0 	bl	800069c <OV7670_Init_Pixel_Array>
		osSemaphoreAcquire(OV7670BinarySemaphoreHandle, osWaitForever);		// wait for semaphore passed
 8001b5c:	4b4f      	ldr	r3, [pc, #316]	@ (8001c9c <OV7670_Image_Sensor+0x180>)
 8001b5e:	681b      	ldr	r3, [r3, #0]
 8001b60:	f04f 31ff 	mov.w	r1, #4294967295
 8001b64:	4618      	mov	r0, r3
 8001b66:	f00b fde5 	bl	800d734 <osSemaphoreAcquire>
		OV7670_State = IMG_SENSOR_INIT;
 8001b6a:	4b4b      	ldr	r3, [pc, #300]	@ (8001c98 <OV7670_Image_Sensor+0x17c>)
 8001b6c:	2201      	movs	r2, #1
 8001b6e:	701a      	strb	r2, [r3, #0]
		break;
 8001b70:	e090      	b.n	8001c94 <OV7670_Image_Sensor+0x178>
	case IMG_SENSOR_INIT:
		if(OV7670_Init_Setting() == false){
 8001b72:	f7fe fdbd 	bl	80006f0 <OV7670_Init_Setting>
 8001b76:	4603      	mov	r3, r0
 8001b78:	f083 0301 	eor.w	r3, r3, #1
 8001b7c:	b2db      	uxtb	r3, r3
 8001b7e:	2b00      	cmp	r3, #0
 8001b80:	d003      	beq.n	8001b8a <OV7670_Image_Sensor+0x6e>
			OV7670_State = IMG_SENSOR_STOP;
 8001b82:	4b45      	ldr	r3, [pc, #276]	@ (8001c98 <OV7670_Image_Sensor+0x17c>)
 8001b84:	2200      	movs	r2, #0
 8001b86:	701a      	strb	r2, [r3, #0]
			break;
 8001b88:	e084      	b.n	8001c94 <OV7670_Image_Sensor+0x178>
		}
		HAL_TIM_IC_Start_IT(&htim2, TIM_CHANNEL_1);	// Enable Input Capture for VSYNC pin
 8001b8a:	2100      	movs	r1, #0
 8001b8c:	4844      	ldr	r0, [pc, #272]	@ (8001ca0 <OV7670_Image_Sensor+0x184>)
 8001b8e:	f007 f88d 	bl	8008cac <HAL_TIM_IC_Start_IT>
		OV7670_State = IMG_SENSOR_WAIT_VSYNC;
 8001b92:	4b41      	ldr	r3, [pc, #260]	@ (8001c98 <OV7670_Image_Sensor+0x17c>)
 8001b94:	2202      	movs	r2, #2
 8001b96:	701a      	strb	r2, [r3, #0]
		break;
 8001b98:	e07c      	b.n	8001c94 <OV7670_Image_Sensor+0x178>
	case IMG_SENSOR_WAIT_VSYNC:
		break;
	case IMG_SENSOR_VSYNC:
		vs_count++;
 8001b9a:	4b42      	ldr	r3, [pc, #264]	@ (8001ca4 <OV7670_Image_Sensor+0x188>)
 8001b9c:	881b      	ldrh	r3, [r3, #0]
 8001b9e:	3301      	adds	r3, #1
 8001ba0:	b29a      	uxth	r2, r3
 8001ba2:	4b40      	ldr	r3, [pc, #256]	@ (8001ca4 <OV7670_Image_Sensor+0x188>)
 8001ba4:	801a      	strh	r2, [r3, #0]
		if(vs_count <= 1){		// Skip the first frame when the new setting just applied
 8001ba6:	4b3f      	ldr	r3, [pc, #252]	@ (8001ca4 <OV7670_Image_Sensor+0x188>)
 8001ba8:	881b      	ldrh	r3, [r3, #0]
 8001baa:	2b01      	cmp	r3, #1
 8001bac:	d803      	bhi.n	8001bb6 <OV7670_Image_Sensor+0x9a>
			OV7670_State = IMG_SENSOR_WAIT_VSYNC;
 8001bae:	4b3a      	ldr	r3, [pc, #232]	@ (8001c98 <OV7670_Image_Sensor+0x17c>)
 8001bb0:	2202      	movs	r2, #2
 8001bb2:	701a      	strb	r2, [r3, #0]
			break;
 8001bb4:	e06e      	b.n	8001c94 <OV7670_Image_Sensor+0x178>
		}
		HAL_TIM_IC_Start_IT(&htim2, TIM_CHANNEL_3);	// Enable Input Capture for HREF pin
 8001bb6:	2108      	movs	r1, #8
 8001bb8:	4839      	ldr	r0, [pc, #228]	@ (8001ca0 <OV7670_Image_Sensor+0x184>)
 8001bba:	f007 f877 	bl	8008cac <HAL_TIM_IC_Start_IT>
		OV7670_State = IMG_SENSOR_WAIT_HREF;
 8001bbe:	4b36      	ldr	r3, [pc, #216]	@ (8001c98 <OV7670_Image_Sensor+0x17c>)
 8001bc0:	2204      	movs	r2, #4
 8001bc2:	701a      	strb	r2, [r3, #0]
		hs_count = 0;
 8001bc4:	4b38      	ldr	r3, [pc, #224]	@ (8001ca8 <OV7670_Image_Sensor+0x18c>)
 8001bc6:	2200      	movs	r2, #0
 8001bc8:	801a      	strh	r2, [r3, #0]
		break;
 8001bca:	e063      	b.n	8001c94 <OV7670_Image_Sensor+0x178>
	case IMG_SENSOR_WAIT_HREF:
		break;
	case IMG_SENSOR_HREF:
		pclk_count = 0;
 8001bcc:	4b37      	ldr	r3, [pc, #220]	@ (8001cac <OV7670_Image_Sensor+0x190>)
 8001bce:	2200      	movs	r2, #0
 8001bd0:	801a      	strh	r2, [r3, #0]
		LL_TIM_CC_EnableChannel(TIM4, LL_TIM_CHANNEL_CH4);
 8001bd2:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8001bd6:	4836      	ldr	r0, [pc, #216]	@ (8001cb0 <OV7670_Image_Sensor+0x194>)
 8001bd8:	f7ff f855 	bl	8000c86 <LL_TIM_CC_EnableChannel>
		OV7670_State = IMG_SENSOR_PCLK;
 8001bdc:	4b2e      	ldr	r3, [pc, #184]	@ (8001c98 <OV7670_Image_Sensor+0x17c>)
 8001bde:	2206      	movs	r2, #6
 8001be0:	701a      	strb	r2, [r3, #0]
		break;
 8001be2:	e057      	b.n	8001c94 <OV7670_Image_Sensor+0x178>
	case IMG_SENSOR_PCLK:
		do {
			if(LL_TIM_IsActiveFlag_CC4(TIM4) == 1UL){
 8001be4:	4832      	ldr	r0, [pc, #200]	@ (8001cb0 <OV7670_Image_Sensor+0x194>)
 8001be6:	f7ff fa16 	bl	8001016 <LL_TIM_IsActiveFlag_CC4>
 8001bea:	4603      	mov	r3, r0
 8001bec:	2b01      	cmp	r3, #1
 8001bee:	d10a      	bne.n	8001c06 <OV7670_Image_Sensor+0xea>
				LL_TIM_ClearFlag_CC4(TIM4);
 8001bf0:	482f      	ldr	r0, [pc, #188]	@ (8001cb0 <OV7670_Image_Sensor+0x194>)
 8001bf2:	f7ff fa02 	bl	8000ffa <LL_TIM_ClearFlag_CC4>
				OV7670_Grab_Pixel_Byte_Output();		// Grab it!
 8001bf6:	f7fe feeb 	bl	80009d0 <OV7670_Grab_Pixel_Byte_Output>
				pclk_count++;
 8001bfa:	4b2c      	ldr	r3, [pc, #176]	@ (8001cac <OV7670_Image_Sensor+0x190>)
 8001bfc:	881b      	ldrh	r3, [r3, #0]
 8001bfe:	3301      	adds	r3, #1
 8001c00:	b29a      	uxth	r2, r3
 8001c02:	4b2a      	ldr	r3, [pc, #168]	@ (8001cac <OV7670_Image_Sensor+0x190>)
 8001c04:	801a      	strh	r2, [r3, #0]
			}
		} while(LL_GPIO_IsInputPinSet(HREF_GPIO_Port, HREF_Pin) == 1UL);
 8001c06:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8001c0a:	482a      	ldr	r0, [pc, #168]	@ (8001cb4 <OV7670_Image_Sensor+0x198>)
 8001c0c:	f7ff fa4e 	bl	80010ac <LL_GPIO_IsInputPinSet>
 8001c10:	4603      	mov	r3, r0
 8001c12:	2b01      	cmp	r3, #1
 8001c14:	d101      	bne.n	8001c1a <OV7670_Image_Sensor+0xfe>
	case IMG_SENSOR_PCLK:
 8001c16:	bf00      	nop
 8001c18:	e7e4      	b.n	8001be4 <OV7670_Image_Sensor+0xc8>

		OV7670_Grab_Pixel_Byte_Output();		// Grab the last one!
 8001c1a:	f7fe fed9 	bl	80009d0 <OV7670_Grab_Pixel_Byte_Output>

		// hs_count should be incremented after pixels grab due to used as pix_array row index
		hs_count++;
 8001c1e:	4b22      	ldr	r3, [pc, #136]	@ (8001ca8 <OV7670_Image_Sensor+0x18c>)
 8001c20:	881b      	ldrh	r3, [r3, #0]
 8001c22:	3301      	adds	r3, #1
 8001c24:	b29a      	uxth	r2, r3
 8001c26:	4b20      	ldr	r3, [pc, #128]	@ (8001ca8 <OV7670_Image_Sensor+0x18c>)
 8001c28:	801a      	strh	r2, [r3, #0]

		LL_TIM_CC_DisableChannel(TIM4, LL_TIM_CHANNEL_CH4);
 8001c2a:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8001c2e:	4820      	ldr	r0, [pc, #128]	@ (8001cb0 <OV7670_Image_Sensor+0x194>)
 8001c30:	f7ff f83a 	bl	8000ca8 <LL_TIM_CC_DisableChannel>
		LL_TIM_ClearFlag_CC4(TIM4);
 8001c34:	481e      	ldr	r0, [pc, #120]	@ (8001cb0 <OV7670_Image_Sensor+0x194>)
 8001c36:	f7ff f9e0 	bl	8000ffa <LL_TIM_ClearFlag_CC4>
		OV7670_State = IMG_SENSOR_WAIT_HREF;
 8001c3a:	4b17      	ldr	r3, [pc, #92]	@ (8001c98 <OV7670_Image_Sensor+0x17c>)
 8001c3c:	2204      	movs	r2, #4
 8001c3e:	701a      	strb	r2, [r3, #0]
		break;
 8001c40:	e028      	b.n	8001c94 <OV7670_Image_Sensor+0x178>
	case IMG_SENSOR_COMPLETE:
		HAL_TIM_IC_Stop_IT(&htim2, TIM_CHANNEL_1);
 8001c42:	2100      	movs	r1, #0
 8001c44:	4816      	ldr	r0, [pc, #88]	@ (8001ca0 <OV7670_Image_Sensor+0x184>)
 8001c46:	f007 f981 	bl	8008f4c <HAL_TIM_IC_Stop_IT>
		HAL_TIM_IC_Stop_IT(&htim2, TIM_CHANNEL_3);
 8001c4a:	2108      	movs	r1, #8
 8001c4c:	4814      	ldr	r0, [pc, #80]	@ (8001ca0 <OV7670_Image_Sensor+0x184>)
 8001c4e:	f007 f97d 	bl	8008f4c <HAL_TIM_IC_Stop_IT>

		LL_TIM_CC_DisableChannel(TIM4, LL_TIM_CHANNEL_CH4);
 8001c52:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8001c56:	4816      	ldr	r0, [pc, #88]	@ (8001cb0 <OV7670_Image_Sensor+0x194>)
 8001c58:	f7ff f826 	bl	8000ca8 <LL_TIM_CC_DisableChannel>
		LL_TIM_ClearFlag_CC4(TIM4);
 8001c5c:	4814      	ldr	r0, [pc, #80]	@ (8001cb0 <OV7670_Image_Sensor+0x194>)
 8001c5e:	f7ff f9cc 	bl	8000ffa <LL_TIM_ClearFlag_CC4>

		LL_GPIO_TogglePin(LD3_GPIO_Port, LD3_Pin);
 8001c62:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8001c66:	4813      	ldr	r0, [pc, #76]	@ (8001cb4 <OV7670_Image_Sensor+0x198>)
 8001c68:	f7ff fa35 	bl	80010d6 <LL_GPIO_TogglePin>
		osSemaphoreAcquire(OV7670BinarySemaphoreHandle, osWaitForever);		// wait for semaphore passed
 8001c6c:	4b0b      	ldr	r3, [pc, #44]	@ (8001c9c <OV7670_Image_Sensor+0x180>)
 8001c6e:	681b      	ldr	r3, [r3, #0]
 8001c70:	f04f 31ff 	mov.w	r1, #4294967295
 8001c74:	4618      	mov	r0, r3
 8001c76:	f00b fd5d 	bl	800d734 <osSemaphoreAcquire>
		OV7670_State = IMG_SENSOR_RESTART;
 8001c7a:	4b07      	ldr	r3, [pc, #28]	@ (8001c98 <OV7670_Image_Sensor+0x17c>)
 8001c7c:	2208      	movs	r2, #8
 8001c7e:	701a      	strb	r2, [r3, #0]
		break;
 8001c80:	e008      	b.n	8001c94 <OV7670_Image_Sensor+0x178>
	case IMG_SENSOR_RESTART:
		HAL_TIM_IC_Start_IT(&htim2, TIM_CHANNEL_1);	// Enable Input Capture for VSYNC pin
 8001c82:	2100      	movs	r1, #0
 8001c84:	4806      	ldr	r0, [pc, #24]	@ (8001ca0 <OV7670_Image_Sensor+0x184>)
 8001c86:	f007 f811 	bl	8008cac <HAL_TIM_IC_Start_IT>
		OV7670_State = IMG_SENSOR_WAIT_VSYNC;
 8001c8a:	4b03      	ldr	r3, [pc, #12]	@ (8001c98 <OV7670_Image_Sensor+0x17c>)
 8001c8c:	2202      	movs	r2, #2
 8001c8e:	701a      	strb	r2, [r3, #0]
		break;
 8001c90:	e000      	b.n	8001c94 <OV7670_Image_Sensor+0x178>
	default:
		break;
 8001c92:	bf00      	nop
    switch(OV7670_State){
 8001c94:	e746      	b.n	8001b24 <OV7670_Image_Sensor+0x8>
 8001c96:	bf00      	nop
 8001c98:	240000ac 	.word	0x240000ac
 8001c9c:	24000748 	.word	0x24000748
 8001ca0:	24000108 	.word	0x24000108
 8001ca4:	240000ae 	.word	0x240000ae
 8001ca8:	240000b0 	.word	0x240000b0
 8001cac:	240000b2 	.word	0x240000b2
 8001cb0:	40000800 	.word	0x40000800
 8001cb4:	58020400 	.word	0x58020400

08001cb8 <MPU_Config>:
}

 /* MPU Configuration */

void MPU_Config(void)
{
 8001cb8:	b580      	push	{r7, lr}
 8001cba:	b084      	sub	sp, #16
 8001cbc:	af00      	add	r7, sp, #0
  MPU_Region_InitTypeDef MPU_InitStruct = {0};
 8001cbe:	463b      	mov	r3, r7
 8001cc0:	2200      	movs	r2, #0
 8001cc2:	601a      	str	r2, [r3, #0]
 8001cc4:	605a      	str	r2, [r3, #4]
 8001cc6:	609a      	str	r2, [r3, #8]
 8001cc8:	60da      	str	r2, [r3, #12]

  /* Disables the MPU */
  HAL_MPU_Disable();
 8001cca:	f000 ff8d 	bl	8002be8 <HAL_MPU_Disable>

  /** Initializes and configures the Region and the memory to be protected
  */
  MPU_InitStruct.Enable = MPU_REGION_ENABLE;
 8001cce:	2301      	movs	r3, #1
 8001cd0:	703b      	strb	r3, [r7, #0]
  MPU_InitStruct.Number = MPU_REGION_NUMBER0;
 8001cd2:	2300      	movs	r3, #0
 8001cd4:	707b      	strb	r3, [r7, #1]
  MPU_InitStruct.BaseAddress = 0x0;
 8001cd6:	2300      	movs	r3, #0
 8001cd8:	607b      	str	r3, [r7, #4]
  MPU_InitStruct.Size = MPU_REGION_SIZE_4GB;
 8001cda:	231f      	movs	r3, #31
 8001cdc:	723b      	strb	r3, [r7, #8]
  MPU_InitStruct.SubRegionDisable = 0x87;
 8001cde:	2387      	movs	r3, #135	@ 0x87
 8001ce0:	727b      	strb	r3, [r7, #9]
  MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL0;
 8001ce2:	2300      	movs	r3, #0
 8001ce4:	72bb      	strb	r3, [r7, #10]
  MPU_InitStruct.AccessPermission = MPU_REGION_NO_ACCESS;
 8001ce6:	2300      	movs	r3, #0
 8001ce8:	72fb      	strb	r3, [r7, #11]
  MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_DISABLE;
 8001cea:	2301      	movs	r3, #1
 8001cec:	733b      	strb	r3, [r7, #12]
  MPU_InitStruct.IsShareable = MPU_ACCESS_SHAREABLE;
 8001cee:	2301      	movs	r3, #1
 8001cf0:	737b      	strb	r3, [r7, #13]
  MPU_InitStruct.IsCacheable = MPU_ACCESS_NOT_CACHEABLE;
 8001cf2:	2300      	movs	r3, #0
 8001cf4:	73bb      	strb	r3, [r7, #14]
  MPU_InitStruct.IsBufferable = MPU_ACCESS_NOT_BUFFERABLE;
 8001cf6:	2300      	movs	r3, #0
 8001cf8:	73fb      	strb	r3, [r7, #15]

  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 8001cfa:	463b      	mov	r3, r7
 8001cfc:	4618      	mov	r0, r3
 8001cfe:	f000 ffab 	bl	8002c58 <HAL_MPU_ConfigRegion>

  /** Initializes and configures the Region and the memory to be protected
  */
  MPU_InitStruct.Number = MPU_REGION_NUMBER1;
 8001d02:	2301      	movs	r3, #1
 8001d04:	707b      	strb	r3, [r7, #1]
  MPU_InitStruct.BaseAddress = 0x30005000;
 8001d06:	4b14      	ldr	r3, [pc, #80]	@ (8001d58 <MPU_Config+0xa0>)
 8001d08:	607b      	str	r3, [r7, #4]
  MPU_InitStruct.Size = MPU_REGION_SIZE_16KB;
 8001d0a:	230d      	movs	r3, #13
 8001d0c:	723b      	strb	r3, [r7, #8]
  MPU_InitStruct.SubRegionDisable = 0x0;
 8001d0e:	2300      	movs	r3, #0
 8001d10:	727b      	strb	r3, [r7, #9]
  MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL1;
 8001d12:	2301      	movs	r3, #1
 8001d14:	72bb      	strb	r3, [r7, #10]
  MPU_InitStruct.AccessPermission = MPU_REGION_FULL_ACCESS;
 8001d16:	2303      	movs	r3, #3
 8001d18:	72fb      	strb	r3, [r7, #11]
  MPU_InitStruct.IsShareable = MPU_ACCESS_NOT_SHAREABLE;
 8001d1a:	2300      	movs	r3, #0
 8001d1c:	737b      	strb	r3, [r7, #13]

  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 8001d1e:	463b      	mov	r3, r7
 8001d20:	4618      	mov	r0, r3
 8001d22:	f000 ff99 	bl	8002c58 <HAL_MPU_ConfigRegion>

  /** Initializes and configures the Region and the memory to be protected
  */
  MPU_InitStruct.Number = MPU_REGION_NUMBER2;
 8001d26:	2302      	movs	r3, #2
 8001d28:	707b      	strb	r3, [r7, #1]
  MPU_InitStruct.BaseAddress = 0x30000000;
 8001d2a:	f04f 5340 	mov.w	r3, #805306368	@ 0x30000000
 8001d2e:	607b      	str	r3, [r7, #4]
  MPU_InitStruct.Size = MPU_REGION_SIZE_256B;
 8001d30:	2307      	movs	r3, #7
 8001d32:	723b      	strb	r3, [r7, #8]
  MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL0;
 8001d34:	2300      	movs	r3, #0
 8001d36:	72bb      	strb	r3, [r7, #10]
  MPU_InitStruct.IsShareable = MPU_ACCESS_SHAREABLE;
 8001d38:	2301      	movs	r3, #1
 8001d3a:	737b      	strb	r3, [r7, #13]
  MPU_InitStruct.IsBufferable = MPU_ACCESS_BUFFERABLE;
 8001d3c:	2301      	movs	r3, #1
 8001d3e:	73fb      	strb	r3, [r7, #15]

  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 8001d40:	463b      	mov	r3, r7
 8001d42:	4618      	mov	r0, r3
 8001d44:	f000 ff88 	bl	8002c58 <HAL_MPU_ConfigRegion>
  /* Enables the MPU */
  HAL_MPU_Enable(MPU_PRIVILEGED_DEFAULT);
 8001d48:	2004      	movs	r0, #4
 8001d4a:	f000 ff65 	bl	8002c18 <HAL_MPU_Enable>

}
 8001d4e:	bf00      	nop
 8001d50:	3710      	adds	r7, #16
 8001d52:	46bd      	mov	sp, r7
 8001d54:	bd80      	pop	{r7, pc}
 8001d56:	bf00      	nop
 8001d58:	30005000 	.word	0x30005000

08001d5c <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001d5c:	b580      	push	{r7, lr}
 8001d5e:	b082      	sub	sp, #8
 8001d60:	af00      	add	r7, sp, #0
 8001d62:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM7) {
 8001d64:	687b      	ldr	r3, [r7, #4]
 8001d66:	681b      	ldr	r3, [r3, #0]
 8001d68:	4a04      	ldr	r2, [pc, #16]	@ (8001d7c <HAL_TIM_PeriodElapsedCallback+0x20>)
 8001d6a:	4293      	cmp	r3, r2
 8001d6c:	d101      	bne.n	8001d72 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8001d6e:	f000 fdf7 	bl	8002960 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8001d72:	bf00      	nop
 8001d74:	3708      	adds	r7, #8
 8001d76:	46bd      	mov	sp, r7
 8001d78:	bd80      	pop	{r7, pc}
 8001d7a:	bf00      	nop
 8001d7c:	40001400 	.word	0x40001400

08001d80 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001d80:	b480      	push	{r7}
 8001d82:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8001d84:	b672      	cpsid	i
}
 8001d86:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001d88:	bf00      	nop
 8001d8a:	e7fd      	b.n	8001d88 <Error_Handler+0x8>

08001d8c <LL_GPIO_SetPinPull>:
{
 8001d8c:	b480      	push	{r7}
 8001d8e:	b085      	sub	sp, #20
 8001d90:	af00      	add	r7, sp, #0
 8001d92:	60f8      	str	r0, [r7, #12]
 8001d94:	60b9      	str	r1, [r7, #8]
 8001d96:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->PUPDR, ((Pin * Pin) * GPIO_PUPDR_PUPD0), ((Pin * Pin) * Pull));
 8001d98:	68fb      	ldr	r3, [r7, #12]
 8001d9a:	68d9      	ldr	r1, [r3, #12]
 8001d9c:	68bb      	ldr	r3, [r7, #8]
 8001d9e:	fb03 f203 	mul.w	r2, r3, r3
 8001da2:	4613      	mov	r3, r2
 8001da4:	005b      	lsls	r3, r3, #1
 8001da6:	4413      	add	r3, r2
 8001da8:	43db      	mvns	r3, r3
 8001daa:	ea01 0203 	and.w	r2, r1, r3
 8001dae:	68bb      	ldr	r3, [r7, #8]
 8001db0:	fb03 f303 	mul.w	r3, r3, r3
 8001db4:	6879      	ldr	r1, [r7, #4]
 8001db6:	fb01 f303 	mul.w	r3, r1, r3
 8001dba:	431a      	orrs	r2, r3
 8001dbc:	68fb      	ldr	r3, [r7, #12]
 8001dbe:	60da      	str	r2, [r3, #12]
}
 8001dc0:	bf00      	nop
 8001dc2:	3714      	adds	r7, #20
 8001dc4:	46bd      	mov	sp, r7
 8001dc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dca:	4770      	bx	lr

08001dcc <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001dcc:	b580      	push	{r7, lr}
 8001dce:	b082      	sub	sp, #8
 8001dd0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001dd2:	4b0c      	ldr	r3, [pc, #48]	@ (8001e04 <HAL_MspInit+0x38>)
 8001dd4:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8001dd8:	4a0a      	ldr	r2, [pc, #40]	@ (8001e04 <HAL_MspInit+0x38>)
 8001dda:	f043 0302 	orr.w	r3, r3, #2
 8001dde:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8001de2:	4b08      	ldr	r3, [pc, #32]	@ (8001e04 <HAL_MspInit+0x38>)
 8001de4:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8001de8:	f003 0302 	and.w	r3, r3, #2
 8001dec:	607b      	str	r3, [r7, #4]
 8001dee:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8001df0:	2200      	movs	r2, #0
 8001df2:	210f      	movs	r1, #15
 8001df4:	f06f 0001 	mvn.w	r0, #1
 8001df8:	f000 fece 	bl	8002b98 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001dfc:	bf00      	nop
 8001dfe:	3708      	adds	r7, #8
 8001e00:	46bd      	mov	sp, r7
 8001e02:	bd80      	pop	{r7, pc}
 8001e04:	58024400 	.word	0x58024400

08001e08 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001e08:	b580      	push	{r7, lr}
 8001e0a:	b0ba      	sub	sp, #232	@ 0xe8
 8001e0c:	af00      	add	r7, sp, #0
 8001e0e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001e10:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8001e14:	2200      	movs	r2, #0
 8001e16:	601a      	str	r2, [r3, #0]
 8001e18:	605a      	str	r2, [r3, #4]
 8001e1a:	609a      	str	r2, [r3, #8]
 8001e1c:	60da      	str	r2, [r3, #12]
 8001e1e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001e20:	f107 0310 	add.w	r3, r7, #16
 8001e24:	22c0      	movs	r2, #192	@ 0xc0
 8001e26:	2100      	movs	r1, #0
 8001e28:	4618      	mov	r0, r3
 8001e2a:	f01c fdde 	bl	801e9ea <memset>
  if(hi2c->Instance==I2C1)
 8001e2e:	687b      	ldr	r3, [r7, #4]
 8001e30:	681b      	ldr	r3, [r3, #0]
 8001e32:	4a34      	ldr	r2, [pc, #208]	@ (8001f04 <HAL_I2C_MspInit+0xfc>)
 8001e34:	4293      	cmp	r3, r2
 8001e36:	d161      	bne.n	8001efc <HAL_I2C_MspInit+0xf4>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8001e38:	f04f 0208 	mov.w	r2, #8
 8001e3c:	f04f 0300 	mov.w	r3, #0
 8001e40:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.PLL3.PLL3M = 2;
 8001e44:	2302      	movs	r3, #2
 8001e46:	63bb      	str	r3, [r7, #56]	@ 0x38
    PeriphClkInitStruct.PLL3.PLL3N = 48;
 8001e48:	2330      	movs	r3, #48	@ 0x30
 8001e4a:	63fb      	str	r3, [r7, #60]	@ 0x3c
    PeriphClkInitStruct.PLL3.PLL3P = 2;
 8001e4c:	2302      	movs	r3, #2
 8001e4e:	643b      	str	r3, [r7, #64]	@ 0x40
    PeriphClkInitStruct.PLL3.PLL3Q = 2;
 8001e50:	2302      	movs	r3, #2
 8001e52:	647b      	str	r3, [r7, #68]	@ 0x44
    PeriphClkInitStruct.PLL3.PLL3R = 4;
 8001e54:	2304      	movs	r3, #4
 8001e56:	64bb      	str	r3, [r7, #72]	@ 0x48
    PeriphClkInitStruct.PLL3.PLL3RGE = RCC_PLL3VCIRANGE_2;
 8001e58:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8001e5c:	64fb      	str	r3, [r7, #76]	@ 0x4c
    PeriphClkInitStruct.PLL3.PLL3VCOSEL = RCC_PLL3VCOWIDE;
 8001e5e:	2300      	movs	r3, #0
 8001e60:	653b      	str	r3, [r7, #80]	@ 0x50
    PeriphClkInitStruct.PLL3.PLL3FRACN = 0;
 8001e62:	2300      	movs	r3, #0
 8001e64:	657b      	str	r3, [r7, #84]	@ 0x54
    PeriphClkInitStruct.I2c123ClockSelection = RCC_I2C123CLKSOURCE_PLL3;
 8001e66:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001e6a:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001e6e:	f107 0310 	add.w	r3, r7, #16
 8001e72:	4618      	mov	r0, r3
 8001e74:	f004 fe28 	bl	8006ac8 <HAL_RCCEx_PeriphCLKConfig>
 8001e78:	4603      	mov	r3, r0
 8001e7a:	2b00      	cmp	r3, #0
 8001e7c:	d001      	beq.n	8001e82 <HAL_I2C_MspInit+0x7a>
    {
      Error_Handler();
 8001e7e:	f7ff ff7f 	bl	8001d80 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001e82:	4b21      	ldr	r3, [pc, #132]	@ (8001f08 <HAL_I2C_MspInit+0x100>)
 8001e84:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001e88:	4a1f      	ldr	r2, [pc, #124]	@ (8001f08 <HAL_I2C_MspInit+0x100>)
 8001e8a:	f043 0302 	orr.w	r3, r3, #2
 8001e8e:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001e92:	4b1d      	ldr	r3, [pc, #116]	@ (8001f08 <HAL_I2C_MspInit+0x100>)
 8001e94:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001e98:	f003 0302 	and.w	r3, r3, #2
 8001e9c:	60fb      	str	r3, [r7, #12]
 8001e9e:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001ea0:	23c0      	movs	r3, #192	@ 0xc0
 8001ea2:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001ea6:	2312      	movs	r3, #18
 8001ea8:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001eac:	2300      	movs	r3, #0
 8001eae:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001eb2:	2302      	movs	r3, #2
 8001eb4:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001eb8:	2304      	movs	r3, #4
 8001eba:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001ebe:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8001ec2:	4619      	mov	r1, r3
 8001ec4:	4811      	ldr	r0, [pc, #68]	@ (8001f0c <HAL_I2C_MspInit+0x104>)
 8001ec6:	f002 fc63 	bl	8004790 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001eca:	4b0f      	ldr	r3, [pc, #60]	@ (8001f08 <HAL_I2C_MspInit+0x100>)
 8001ecc:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8001ed0:	4a0d      	ldr	r2, [pc, #52]	@ (8001f08 <HAL_I2C_MspInit+0x100>)
 8001ed2:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001ed6:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8001eda:	4b0b      	ldr	r3, [pc, #44]	@ (8001f08 <HAL_I2C_MspInit+0x100>)
 8001edc:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8001ee0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001ee4:	60bb      	str	r3, [r7, #8]
 8001ee6:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C1_MspInit 1 */
    LL_GPIO_SetPinPull(GPIOB, LL_GPIO_PIN_6, LL_GPIO_PULL_UP);	// turn on pull up for SCL & SDA
 8001ee8:	2201      	movs	r2, #1
 8001eea:	2140      	movs	r1, #64	@ 0x40
 8001eec:	4807      	ldr	r0, [pc, #28]	@ (8001f0c <HAL_I2C_MspInit+0x104>)
 8001eee:	f7ff ff4d 	bl	8001d8c <LL_GPIO_SetPinPull>
    LL_GPIO_SetPinPull(GPIOB, LL_GPIO_PIN_7, LL_GPIO_PULL_UP);
 8001ef2:	2201      	movs	r2, #1
 8001ef4:	2180      	movs	r1, #128	@ 0x80
 8001ef6:	4805      	ldr	r0, [pc, #20]	@ (8001f0c <HAL_I2C_MspInit+0x104>)
 8001ef8:	f7ff ff48 	bl	8001d8c <LL_GPIO_SetPinPull>
  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8001efc:	bf00      	nop
 8001efe:	37e8      	adds	r7, #232	@ 0xe8
 8001f00:	46bd      	mov	sp, r7
 8001f02:	bd80      	pop	{r7, pc}
 8001f04:	40005400 	.word	0x40005400
 8001f08:	58024400 	.word	0x58024400
 8001f0c:	58020400 	.word	0x58020400

08001f10 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001f10:	b580      	push	{r7, lr}
 8001f12:	b08a      	sub	sp, #40	@ 0x28
 8001f14:	af00      	add	r7, sp, #0
 8001f16:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001f18:	f107 0314 	add.w	r3, r7, #20
 8001f1c:	2200      	movs	r2, #0
 8001f1e:	601a      	str	r2, [r3, #0]
 8001f20:	605a      	str	r2, [r3, #4]
 8001f22:	609a      	str	r2, [r3, #8]
 8001f24:	60da      	str	r2, [r3, #12]
 8001f26:	611a      	str	r2, [r3, #16]
  if(htim_base->Instance==TIM2)
 8001f28:	687b      	ldr	r3, [r7, #4]
 8001f2a:	681b      	ldr	r3, [r3, #0]
 8001f2c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001f30:	d155      	bne.n	8001fde <HAL_TIM_Base_MspInit+0xce>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001f32:	4b2d      	ldr	r3, [pc, #180]	@ (8001fe8 <HAL_TIM_Base_MspInit+0xd8>)
 8001f34:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8001f38:	4a2b      	ldr	r2, [pc, #172]	@ (8001fe8 <HAL_TIM_Base_MspInit+0xd8>)
 8001f3a:	f043 0301 	orr.w	r3, r3, #1
 8001f3e:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8001f42:	4b29      	ldr	r3, [pc, #164]	@ (8001fe8 <HAL_TIM_Base_MspInit+0xd8>)
 8001f44:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8001f48:	f003 0301 	and.w	r3, r3, #1
 8001f4c:	613b      	str	r3, [r7, #16]
 8001f4e:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001f50:	4b25      	ldr	r3, [pc, #148]	@ (8001fe8 <HAL_TIM_Base_MspInit+0xd8>)
 8001f52:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001f56:	4a24      	ldr	r2, [pc, #144]	@ (8001fe8 <HAL_TIM_Base_MspInit+0xd8>)
 8001f58:	f043 0301 	orr.w	r3, r3, #1
 8001f5c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001f60:	4b21      	ldr	r3, [pc, #132]	@ (8001fe8 <HAL_TIM_Base_MspInit+0xd8>)
 8001f62:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001f66:	f003 0301 	and.w	r3, r3, #1
 8001f6a:	60fb      	str	r3, [r7, #12]
 8001f6c:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001f6e:	4b1e      	ldr	r3, [pc, #120]	@ (8001fe8 <HAL_TIM_Base_MspInit+0xd8>)
 8001f70:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001f74:	4a1c      	ldr	r2, [pc, #112]	@ (8001fe8 <HAL_TIM_Base_MspInit+0xd8>)
 8001f76:	f043 0302 	orr.w	r3, r3, #2
 8001f7a:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001f7e:	4b1a      	ldr	r3, [pc, #104]	@ (8001fe8 <HAL_TIM_Base_MspInit+0xd8>)
 8001f80:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001f84:	f003 0302 	and.w	r3, r3, #2
 8001f88:	60bb      	str	r3, [r7, #8]
 8001f8a:	68bb      	ldr	r3, [r7, #8]
    /**TIM2 GPIO Configuration
    PA0     ------> TIM2_CH1
    PB10     ------> TIM2_CH3
    */
    GPIO_InitStruct.Pin = VSYNC_Pin;
 8001f8c:	2301      	movs	r3, #1
 8001f8e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f90:	2302      	movs	r3, #2
 8001f92:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f94:	2300      	movs	r3, #0
 8001f96:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001f98:	2303      	movs	r3, #3
 8001f9a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8001f9c:	2301      	movs	r3, #1
 8001f9e:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(VSYNC_GPIO_Port, &GPIO_InitStruct);
 8001fa0:	f107 0314 	add.w	r3, r7, #20
 8001fa4:	4619      	mov	r1, r3
 8001fa6:	4811      	ldr	r0, [pc, #68]	@ (8001fec <HAL_TIM_Base_MspInit+0xdc>)
 8001fa8:	f002 fbf2 	bl	8004790 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = HREF_Pin;
 8001fac:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001fb0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001fb2:	2302      	movs	r3, #2
 8001fb4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001fb6:	2300      	movs	r3, #0
 8001fb8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001fba:	2303      	movs	r3, #3
 8001fbc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8001fbe:	2301      	movs	r3, #1
 8001fc0:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(HREF_GPIO_Port, &GPIO_InitStruct);
 8001fc2:	f107 0314 	add.w	r3, r7, #20
 8001fc6:	4619      	mov	r1, r3
 8001fc8:	4809      	ldr	r0, [pc, #36]	@ (8001ff0 <HAL_TIM_Base_MspInit+0xe0>)
 8001fca:	f002 fbe1 	bl	8004790 <HAL_GPIO_Init>

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 1, 0);
 8001fce:	2200      	movs	r2, #0
 8001fd0:	2101      	movs	r1, #1
 8001fd2:	201c      	movs	r0, #28
 8001fd4:	f000 fde0 	bl	8002b98 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8001fd8:	201c      	movs	r0, #28
 8001fda:	f000 fdf7 	bl	8002bcc <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 8001fde:	bf00      	nop
 8001fe0:	3728      	adds	r7, #40	@ 0x28
 8001fe2:	46bd      	mov	sp, r7
 8001fe4:	bd80      	pop	{r7, pc}
 8001fe6:	bf00      	nop
 8001fe8:	58024400 	.word	0x58024400
 8001fec:	58020000 	.word	0x58020000
 8001ff0:	58020400 	.word	0x58020400

08001ff4 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8001ff4:	b580      	push	{r7, lr}
 8001ff6:	b088      	sub	sp, #32
 8001ff8:	af00      	add	r7, sp, #0
 8001ffa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ffc:	f107 030c 	add.w	r3, r7, #12
 8002000:	2200      	movs	r2, #0
 8002002:	601a      	str	r2, [r3, #0]
 8002004:	605a      	str	r2, [r3, #4]
 8002006:	609a      	str	r2, [r3, #8]
 8002008:	60da      	str	r2, [r3, #12]
 800200a:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM2)
 800200c:	687b      	ldr	r3, [r7, #4]
 800200e:	681b      	ldr	r3, [r3, #0]
 8002010:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002014:	d11f      	bne.n	8002056 <HAL_TIM_MspPostInit+0x62>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002016:	4b12      	ldr	r3, [pc, #72]	@ (8002060 <HAL_TIM_MspPostInit+0x6c>)
 8002018:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800201c:	4a10      	ldr	r2, [pc, #64]	@ (8002060 <HAL_TIM_MspPostInit+0x6c>)
 800201e:	f043 0302 	orr.w	r3, r3, #2
 8002022:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8002026:	4b0e      	ldr	r3, [pc, #56]	@ (8002060 <HAL_TIM_MspPostInit+0x6c>)
 8002028:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800202c:	f003 0302 	and.w	r3, r3, #2
 8002030:	60bb      	str	r3, [r7, #8]
 8002032:	68bb      	ldr	r3, [r7, #8]
    /**TIM2 GPIO Configuration
    PB11     ------> TIM2_CH4
    */
    GPIO_InitStruct.Pin = XCLK_Pin;
 8002034:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8002038:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800203a:	2302      	movs	r3, #2
 800203c:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800203e:	2300      	movs	r3, #0
 8002040:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002042:	2303      	movs	r3, #3
 8002044:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8002046:	2301      	movs	r3, #1
 8002048:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(XCLK_GPIO_Port, &GPIO_InitStruct);
 800204a:	f107 030c 	add.w	r3, r7, #12
 800204e:	4619      	mov	r1, r3
 8002050:	4804      	ldr	r0, [pc, #16]	@ (8002064 <HAL_TIM_MspPostInit+0x70>)
 8002052:	f002 fb9d 	bl	8004790 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 8002056:	bf00      	nop
 8002058:	3720      	adds	r7, #32
 800205a:	46bd      	mov	sp, r7
 800205c:	bd80      	pop	{r7, pc}
 800205e:	bf00      	nop
 8002060:	58024400 	.word	0x58024400
 8002064:	58020400 	.word	0x58020400

08002068 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002068:	b580      	push	{r7, lr}
 800206a:	b0ba      	sub	sp, #232	@ 0xe8
 800206c:	af00      	add	r7, sp, #0
 800206e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002070:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8002074:	2200      	movs	r2, #0
 8002076:	601a      	str	r2, [r3, #0]
 8002078:	605a      	str	r2, [r3, #4]
 800207a:	609a      	str	r2, [r3, #8]
 800207c:	60da      	str	r2, [r3, #12]
 800207e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8002080:	f107 0310 	add.w	r3, r7, #16
 8002084:	22c0      	movs	r2, #192	@ 0xc0
 8002086:	2100      	movs	r1, #0
 8002088:	4618      	mov	r0, r3
 800208a:	f01c fcae 	bl	801e9ea <memset>
  if(huart->Instance==USART3)
 800208e:	687b      	ldr	r3, [r7, #4]
 8002090:	681b      	ldr	r3, [r3, #0]
 8002092:	4a27      	ldr	r2, [pc, #156]	@ (8002130 <HAL_UART_MspInit+0xc8>)
 8002094:	4293      	cmp	r3, r2
 8002096:	d146      	bne.n	8002126 <HAL_UART_MspInit+0xbe>

  /* USER CODE END USART3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8002098:	f04f 0202 	mov.w	r2, #2
 800209c:	f04f 0300 	mov.w	r3, #0
 80020a0:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 80020a4:	2300      	movs	r3, #0
 80020a6:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80020aa:	f107 0310 	add.w	r3, r7, #16
 80020ae:	4618      	mov	r0, r3
 80020b0:	f004 fd0a 	bl	8006ac8 <HAL_RCCEx_PeriphCLKConfig>
 80020b4:	4603      	mov	r3, r0
 80020b6:	2b00      	cmp	r3, #0
 80020b8:	d001      	beq.n	80020be <HAL_UART_MspInit+0x56>
    {
      Error_Handler();
 80020ba:	f7ff fe61 	bl	8001d80 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 80020be:	4b1d      	ldr	r3, [pc, #116]	@ (8002134 <HAL_UART_MspInit+0xcc>)
 80020c0:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80020c4:	4a1b      	ldr	r2, [pc, #108]	@ (8002134 <HAL_UART_MspInit+0xcc>)
 80020c6:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80020ca:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 80020ce:	4b19      	ldr	r3, [pc, #100]	@ (8002134 <HAL_UART_MspInit+0xcc>)
 80020d0:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80020d4:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80020d8:	60fb      	str	r3, [r7, #12]
 80020da:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 80020dc:	4b15      	ldr	r3, [pc, #84]	@ (8002134 <HAL_UART_MspInit+0xcc>)
 80020de:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80020e2:	4a14      	ldr	r2, [pc, #80]	@ (8002134 <HAL_UART_MspInit+0xcc>)
 80020e4:	f043 0308 	orr.w	r3, r3, #8
 80020e8:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80020ec:	4b11      	ldr	r3, [pc, #68]	@ (8002134 <HAL_UART_MspInit+0xcc>)
 80020ee:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80020f2:	f003 0308 	and.w	r3, r3, #8
 80020f6:	60bb      	str	r3, [r7, #8]
 80020f8:	68bb      	ldr	r3, [r7, #8]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = STLINK_RX_Pin|STLINK_TX_Pin;
 80020fa:	f44f 7340 	mov.w	r3, #768	@ 0x300
 80020fe:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002102:	2302      	movs	r3, #2
 8002104:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002108:	2300      	movs	r3, #0
 800210a:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800210e:	2300      	movs	r3, #0
 8002110:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8002114:	2307      	movs	r3, #7
 8002116:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800211a:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 800211e:	4619      	mov	r1, r3
 8002120:	4805      	ldr	r0, [pc, #20]	@ (8002138 <HAL_UART_MspInit+0xd0>)
 8002122:	f002 fb35 	bl	8004790 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 8002126:	bf00      	nop
 8002128:	37e8      	adds	r7, #232	@ 0xe8
 800212a:	46bd      	mov	sp, r7
 800212c:	bd80      	pop	{r7, pc}
 800212e:	bf00      	nop
 8002130:	40004800 	.word	0x40004800
 8002134:	58024400 	.word	0x58024400
 8002138:	58020c00 	.word	0x58020c00

0800213c <HAL_PCD_MspInit>:
* This function configures the hardware resources used in this example
* @param hpcd: PCD handle pointer
* @retval None
*/
void HAL_PCD_MspInit(PCD_HandleTypeDef* hpcd)
{
 800213c:	b580      	push	{r7, lr}
 800213e:	b0ba      	sub	sp, #232	@ 0xe8
 8002140:	af00      	add	r7, sp, #0
 8002142:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002144:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8002148:	2200      	movs	r2, #0
 800214a:	601a      	str	r2, [r3, #0]
 800214c:	605a      	str	r2, [r3, #4]
 800214e:	609a      	str	r2, [r3, #8]
 8002150:	60da      	str	r2, [r3, #12]
 8002152:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8002154:	f107 0310 	add.w	r3, r7, #16
 8002158:	22c0      	movs	r2, #192	@ 0xc0
 800215a:	2100      	movs	r1, #0
 800215c:	4618      	mov	r0, r3
 800215e:	f01c fc44 	bl	801e9ea <memset>
  if(hpcd->Instance==USB_OTG_FS)
 8002162:	687b      	ldr	r3, [r7, #4]
 8002164:	681b      	ldr	r3, [r3, #0]
 8002166:	4a30      	ldr	r2, [pc, #192]	@ (8002228 <HAL_PCD_MspInit+0xec>)
 8002168:	4293      	cmp	r3, r2
 800216a:	d159      	bne.n	8002220 <HAL_PCD_MspInit+0xe4>

  /* USER CODE END USB_OTG_FS_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USB;
 800216c:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 8002170:	f04f 0300 	mov.w	r3, #0
 8002174:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.UsbClockSelection = RCC_USBCLKSOURCE_PLL;
 8002178:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 800217c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002180:	f107 0310 	add.w	r3, r7, #16
 8002184:	4618      	mov	r0, r3
 8002186:	f004 fc9f 	bl	8006ac8 <HAL_RCCEx_PeriphCLKConfig>
 800218a:	4603      	mov	r3, r0
 800218c:	2b00      	cmp	r3, #0
 800218e:	d001      	beq.n	8002194 <HAL_PCD_MspInit+0x58>
    {
      Error_Handler();
 8002190:	f7ff fdf6 	bl	8001d80 <Error_Handler>
    }

  /** Enable USB Voltage detector
  */
    HAL_PWREx_EnableUSBVoltageDetector();
 8002194:	f003 fc60 	bl	8005a58 <HAL_PWREx_EnableUSBVoltageDetector>

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002198:	4b24      	ldr	r3, [pc, #144]	@ (800222c <HAL_PCD_MspInit+0xf0>)
 800219a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800219e:	4a23      	ldr	r2, [pc, #140]	@ (800222c <HAL_PCD_MspInit+0xf0>)
 80021a0:	f043 0301 	orr.w	r3, r3, #1
 80021a4:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80021a8:	4b20      	ldr	r3, [pc, #128]	@ (800222c <HAL_PCD_MspInit+0xf0>)
 80021aa:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80021ae:	f003 0301 	and.w	r3, r3, #1
 80021b2:	60fb      	str	r3, [r7, #12]
 80021b4:	68fb      	ldr	r3, [r7, #12]
    PA8     ------> USB_OTG_FS_SOF
    PA9     ------> USB_OTG_FS_VBUS
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_11|GPIO_PIN_12;
 80021b6:	f44f 53c8 	mov.w	r3, #6400	@ 0x1900
 80021ba:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80021be:	2302      	movs	r3, #2
 80021c0:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021c4:	2300      	movs	r3, #0
 80021c6:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80021ca:	2300      	movs	r3, #0
 80021cc:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG1_FS;
 80021d0:	230a      	movs	r3, #10
 80021d2:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80021d6:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 80021da:	4619      	mov	r1, r3
 80021dc:	4814      	ldr	r0, [pc, #80]	@ (8002230 <HAL_PCD_MspInit+0xf4>)
 80021de:	f002 fad7 	bl	8004790 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_9;
 80021e2:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80021e6:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80021ea:	2300      	movs	r3, #0
 80021ec:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021f0:	2300      	movs	r3, #0
 80021f2:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80021f6:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 80021fa:	4619      	mov	r1, r3
 80021fc:	480c      	ldr	r0, [pc, #48]	@ (8002230 <HAL_PCD_MspInit+0xf4>)
 80021fe:	f002 fac7 	bl	8004790 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8002202:	4b0a      	ldr	r3, [pc, #40]	@ (800222c <HAL_PCD_MspInit+0xf0>)
 8002204:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8002208:	4a08      	ldr	r2, [pc, #32]	@ (800222c <HAL_PCD_MspInit+0xf0>)
 800220a:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800220e:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8002212:	4b06      	ldr	r3, [pc, #24]	@ (800222c <HAL_PCD_MspInit+0xf0>)
 8002214:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8002218:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800221c:	60bb      	str	r3, [r7, #8]
 800221e:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }

}
 8002220:	bf00      	nop
 8002222:	37e8      	adds	r7, #232	@ 0xe8
 8002224:	46bd      	mov	sp, r7
 8002226:	bd80      	pop	{r7, pc}
 8002228:	40080000 	.word	0x40080000
 800222c:	58024400 	.word	0x58024400
 8002230:	58020000 	.word	0x58020000

08002234 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002234:	b580      	push	{r7, lr}
 8002236:	b090      	sub	sp, #64	@ 0x40
 8002238:	af00      	add	r7, sp, #0
 800223a:	6078      	str	r0, [r7, #4]
  uint32_t              uwTimclock, uwAPB1Prescaler;

  uint32_t              uwPrescalerValue;
  uint32_t              pFLatency;
/*Configure the TIM7 IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800223c:	687b      	ldr	r3, [r7, #4]
 800223e:	2b0f      	cmp	r3, #15
 8002240:	d827      	bhi.n	8002292 <HAL_InitTick+0x5e>
  {
  HAL_NVIC_SetPriority(TIM7_IRQn, TickPriority ,0U);
 8002242:	2200      	movs	r2, #0
 8002244:	6879      	ldr	r1, [r7, #4]
 8002246:	2037      	movs	r0, #55	@ 0x37
 8002248:	f000 fca6 	bl	8002b98 <HAL_NVIC_SetPriority>

  /* Enable the TIM7 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM7_IRQn);
 800224c:	2037      	movs	r0, #55	@ 0x37
 800224e:	f000 fcbd 	bl	8002bcc <HAL_NVIC_EnableIRQ>
    uwTickPrio = TickPriority;
 8002252:	4a2b      	ldr	r2, [pc, #172]	@ (8002300 <HAL_InitTick+0xcc>)
 8002254:	687b      	ldr	r3, [r7, #4]
 8002256:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Enable TIM7 clock */
  __HAL_RCC_TIM7_CLK_ENABLE();
 8002258:	4b2a      	ldr	r3, [pc, #168]	@ (8002304 <HAL_InitTick+0xd0>)
 800225a:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800225e:	4a29      	ldr	r2, [pc, #164]	@ (8002304 <HAL_InitTick+0xd0>)
 8002260:	f043 0320 	orr.w	r3, r3, #32
 8002264:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8002268:	4b26      	ldr	r3, [pc, #152]	@ (8002304 <HAL_InitTick+0xd0>)
 800226a:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800226e:	f003 0320 	and.w	r3, r3, #32
 8002272:	60fb      	str	r3, [r7, #12]
 8002274:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8002276:	f107 0210 	add.w	r2, r7, #16
 800227a:	f107 0314 	add.w	r3, r7, #20
 800227e:	4611      	mov	r1, r2
 8002280:	4618      	mov	r0, r3
 8002282:	f004 fbdf 	bl	8006a44 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8002286:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002288:	63bb      	str	r3, [r7, #56]	@ 0x38
  /* Compute TIM7 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 800228a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800228c:	2b00      	cmp	r3, #0
 800228e:	d106      	bne.n	800229e <HAL_InitTick+0x6a>
 8002290:	e001      	b.n	8002296 <HAL_InitTick+0x62>
    return HAL_ERROR;
 8002292:	2301      	movs	r3, #1
 8002294:	e030      	b.n	80022f8 <HAL_InitTick+0xc4>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8002296:	f004 fba9 	bl	80069ec <HAL_RCC_GetPCLK1Freq>
 800229a:	63f8      	str	r0, [r7, #60]	@ 0x3c
 800229c:	e004      	b.n	80022a8 <HAL_InitTick+0x74>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 800229e:	f004 fba5 	bl	80069ec <HAL_RCC_GetPCLK1Freq>
 80022a2:	4603      	mov	r3, r0
 80022a4:	005b      	lsls	r3, r3, #1
 80022a6:	63fb      	str	r3, [r7, #60]	@ 0x3c
  }

  /* Compute the prescaler value to have TIM7 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 80022a8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80022aa:	4a17      	ldr	r2, [pc, #92]	@ (8002308 <HAL_InitTick+0xd4>)
 80022ac:	fba2 2303 	umull	r2, r3, r2, r3
 80022b0:	0c9b      	lsrs	r3, r3, #18
 80022b2:	3b01      	subs	r3, #1
 80022b4:	637b      	str	r3, [r7, #52]	@ 0x34

  /* Initialize TIM7 */
  htim7.Instance = TIM7;
 80022b6:	4b15      	ldr	r3, [pc, #84]	@ (800230c <HAL_InitTick+0xd8>)
 80022b8:	4a15      	ldr	r2, [pc, #84]	@ (8002310 <HAL_InitTick+0xdc>)
 80022ba:	601a      	str	r2, [r3, #0]
  + Period = [(TIM7CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim7.Init.Period = (1000000U / 1000U) - 1U;
 80022bc:	4b13      	ldr	r3, [pc, #76]	@ (800230c <HAL_InitTick+0xd8>)
 80022be:	f240 32e7 	movw	r2, #999	@ 0x3e7
 80022c2:	60da      	str	r2, [r3, #12]
  htim7.Init.Prescaler = uwPrescalerValue;
 80022c4:	4a11      	ldr	r2, [pc, #68]	@ (800230c <HAL_InitTick+0xd8>)
 80022c6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80022c8:	6053      	str	r3, [r2, #4]
  htim7.Init.ClockDivision = 0;
 80022ca:	4b10      	ldr	r3, [pc, #64]	@ (800230c <HAL_InitTick+0xd8>)
 80022cc:	2200      	movs	r2, #0
 80022ce:	611a      	str	r2, [r3, #16]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 80022d0:	4b0e      	ldr	r3, [pc, #56]	@ (800230c <HAL_InitTick+0xd8>)
 80022d2:	2200      	movs	r2, #0
 80022d4:	609a      	str	r2, [r3, #8]

  if(HAL_TIM_Base_Init(&htim7) == HAL_OK)
 80022d6:	480d      	ldr	r0, [pc, #52]	@ (800230c <HAL_InitTick+0xd8>)
 80022d8:	f006 fa22 	bl	8008720 <HAL_TIM_Base_Init>
 80022dc:	4603      	mov	r3, r0
 80022de:	2b00      	cmp	r3, #0
 80022e0:	d104      	bne.n	80022ec <HAL_InitTick+0xb8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim7);
 80022e2:	480a      	ldr	r0, [pc, #40]	@ (800230c <HAL_InitTick+0xd8>)
 80022e4:	f006 fa80 	bl	80087e8 <HAL_TIM_Base_Start_IT>
 80022e8:	4603      	mov	r3, r0
 80022ea:	e005      	b.n	80022f8 <HAL_InitTick+0xc4>
  }
  HAL_TIM_RegisterCallback(&htim7, HAL_TIM_PERIOD_ELAPSED_CB_ID, TimeBase_TIM_PeriodElapsedCallback);
 80022ec:	4a09      	ldr	r2, [pc, #36]	@ (8002314 <HAL_InitTick+0xe0>)
 80022ee:	210e      	movs	r1, #14
 80022f0:	4806      	ldr	r0, [pc, #24]	@ (800230c <HAL_InitTick+0xd8>)
 80022f2:	f007 fb15 	bl	8009920 <HAL_TIM_RegisterCallback>

  /* Return function status */
  return HAL_ERROR;
 80022f6:	2301      	movs	r3, #1
}
 80022f8:	4618      	mov	r0, r3
 80022fa:	3740      	adds	r7, #64	@ 0x40
 80022fc:	46bd      	mov	sp, r7
 80022fe:	bd80      	pop	{r7, pc}
 8002300:	24000008 	.word	0x24000008
 8002304:	58024400 	.word	0x58024400
 8002308:	431bde83 	.word	0x431bde83
 800230c:	24000750 	.word	0x24000750
 8002310:	40001400 	.word	0x40001400
 8002314:	08002319 	.word	0x08002319

08002318 <TimeBase_TIM_PeriodElapsedCallback>:
  * @param  htim TIM handle
  * @retval None
  */

void TimeBase_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002318:	b580      	push	{r7, lr}
 800231a:	b082      	sub	sp, #8
 800231c:	af00      	add	r7, sp, #0
 800231e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(htim);

  HAL_IncTick();
 8002320:	f000 fb1e 	bl	8002960 <HAL_IncTick>
}
 8002324:	bf00      	nop
 8002326:	3708      	adds	r7, #8
 8002328:	46bd      	mov	sp, r7
 800232a:	bd80      	pop	{r7, pc}

0800232c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800232c:	b480      	push	{r7}
 800232e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002330:	bf00      	nop
 8002332:	e7fd      	b.n	8002330 <NMI_Handler+0x4>

08002334 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002334:	b480      	push	{r7}
 8002336:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002338:	bf00      	nop
 800233a:	e7fd      	b.n	8002338 <HardFault_Handler+0x4>

0800233c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800233c:	b480      	push	{r7}
 800233e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002340:	bf00      	nop
 8002342:	e7fd      	b.n	8002340 <MemManage_Handler+0x4>

08002344 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002344:	b480      	push	{r7}
 8002346:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002348:	bf00      	nop
 800234a:	e7fd      	b.n	8002348 <BusFault_Handler+0x4>

0800234c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800234c:	b480      	push	{r7}
 800234e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002350:	bf00      	nop
 8002352:	e7fd      	b.n	8002350 <UsageFault_Handler+0x4>

08002354 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002354:	b480      	push	{r7}
 8002356:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002358:	bf00      	nop
 800235a:	46bd      	mov	sp, r7
 800235c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002360:	4770      	bx	lr
	...

08002364 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8002364:	b580      	push	{r7, lr}
 8002366:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8002368:	4802      	ldr	r0, [pc, #8]	@ (8002374 <TIM2_IRQHandler+0x10>)
 800236a:	f006 fead 	bl	80090c8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 800236e:	bf00      	nop
 8002370:	bd80      	pop	{r7, pc}
 8002372:	bf00      	nop
 8002374:	24000108 	.word	0x24000108

08002378 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8002378:	b580      	push	{r7, lr}
 800237a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */
  if(User_Button_State == USR_BTN_UNPRESSED){
 800237c:	4b06      	ldr	r3, [pc, #24]	@ (8002398 <EXTI15_10_IRQHandler+0x20>)
 800237e:	781b      	ldrb	r3, [r3, #0]
 8002380:	2b00      	cmp	r3, #0
 8002382:	d102      	bne.n	800238a <EXTI15_10_IRQHandler+0x12>
	User_Button_State = DEBOUNCE_UNPRESSED;
 8002384:	4b04      	ldr	r3, [pc, #16]	@ (8002398 <EXTI15_10_IRQHandler+0x20>)
 8002386:	2201      	movs	r2, #1
 8002388:	701a      	strb	r2, [r3, #0]
  }
  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(B1_Pin);
 800238a:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 800238e:	f002 fbe0 	bl	8004b52 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8002392:	bf00      	nop
 8002394:	bd80      	pop	{r7, pc}
 8002396:	bf00      	nop
 8002398:	2400074c 	.word	0x2400074c

0800239c <TIM7_IRQHandler>:

/**
  * @brief This function handles TIM7 global interrupt.
  */
void TIM7_IRQHandler(void)
{
 800239c:	b580      	push	{r7, lr}
 800239e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM7_IRQn 0 */

  /* USER CODE END TIM7_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 80023a0:	4802      	ldr	r0, [pc, #8]	@ (80023ac <TIM7_IRQHandler+0x10>)
 80023a2:	f006 fe91 	bl	80090c8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM7_IRQn 1 */

  /* USER CODE END TIM7_IRQn 1 */
}
 80023a6:	bf00      	nop
 80023a8:	bd80      	pop	{r7, pc}
 80023aa:	bf00      	nop
 80023ac:	24000750 	.word	0x24000750

080023b0 <ETH_IRQHandler>:

/**
  * @brief This function handles Ethernet global interrupt.
  */
void ETH_IRQHandler(void)
{
 80023b0:	b580      	push	{r7, lr}
 80023b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ETH_IRQn 0 */

  /* USER CODE END ETH_IRQn 0 */
  HAL_ETH_IRQHandler(&heth);
 80023b4:	4802      	ldr	r0, [pc, #8]	@ (80023c0 <ETH_IRQHandler+0x10>)
 80023b6:	f001 f863 	bl	8003480 <HAL_ETH_IRQHandler>
  /* USER CODE BEGIN ETH_IRQn 1 */

  /* USER CODE END ETH_IRQn 1 */
}
 80023ba:	bf00      	nop
 80023bc:	bd80      	pop	{r7, pc}
 80023be:	bf00      	nop
 80023c0:	24000894 	.word	0x24000894

080023c4 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80023c4:	b480      	push	{r7}
 80023c6:	af00      	add	r7, sp, #0
  return 1;
 80023c8:	2301      	movs	r3, #1
}
 80023ca:	4618      	mov	r0, r3
 80023cc:	46bd      	mov	sp, r7
 80023ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023d2:	4770      	bx	lr

080023d4 <_kill>:

int _kill(int pid, int sig)
{
 80023d4:	b480      	push	{r7}
 80023d6:	b083      	sub	sp, #12
 80023d8:	af00      	add	r7, sp, #0
 80023da:	6078      	str	r0, [r7, #4]
 80023dc:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80023de:	4b05      	ldr	r3, [pc, #20]	@ (80023f4 <_kill+0x20>)
 80023e0:	2216      	movs	r2, #22
 80023e2:	601a      	str	r2, [r3, #0]
  return -1;
 80023e4:	f04f 33ff 	mov.w	r3, #4294967295
}
 80023e8:	4618      	mov	r0, r3
 80023ea:	370c      	adds	r7, #12
 80023ec:	46bd      	mov	sp, r7
 80023ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023f2:	4770      	bx	lr
 80023f4:	24008a30 	.word	0x24008a30

080023f8 <_exit>:

void _exit (int status)
{
 80023f8:	b580      	push	{r7, lr}
 80023fa:	b082      	sub	sp, #8
 80023fc:	af00      	add	r7, sp, #0
 80023fe:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8002400:	f04f 31ff 	mov.w	r1, #4294967295
 8002404:	6878      	ldr	r0, [r7, #4]
 8002406:	f7ff ffe5 	bl	80023d4 <_kill>
  while (1) {}    /* Make sure we hang here */
 800240a:	bf00      	nop
 800240c:	e7fd      	b.n	800240a <_exit+0x12>

0800240e <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800240e:	b580      	push	{r7, lr}
 8002410:	b086      	sub	sp, #24
 8002412:	af00      	add	r7, sp, #0
 8002414:	60f8      	str	r0, [r7, #12]
 8002416:	60b9      	str	r1, [r7, #8]
 8002418:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800241a:	2300      	movs	r3, #0
 800241c:	617b      	str	r3, [r7, #20]
 800241e:	e00a      	b.n	8002436 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8002420:	f3af 8000 	nop.w
 8002424:	4601      	mov	r1, r0
 8002426:	68bb      	ldr	r3, [r7, #8]
 8002428:	1c5a      	adds	r2, r3, #1
 800242a:	60ba      	str	r2, [r7, #8]
 800242c:	b2ca      	uxtb	r2, r1
 800242e:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002430:	697b      	ldr	r3, [r7, #20]
 8002432:	3301      	adds	r3, #1
 8002434:	617b      	str	r3, [r7, #20]
 8002436:	697a      	ldr	r2, [r7, #20]
 8002438:	687b      	ldr	r3, [r7, #4]
 800243a:	429a      	cmp	r2, r3
 800243c:	dbf0      	blt.n	8002420 <_read+0x12>
  }

  return len;
 800243e:	687b      	ldr	r3, [r7, #4]
}
 8002440:	4618      	mov	r0, r3
 8002442:	3718      	adds	r7, #24
 8002444:	46bd      	mov	sp, r7
 8002446:	bd80      	pop	{r7, pc}

08002448 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002448:	b580      	push	{r7, lr}
 800244a:	b086      	sub	sp, #24
 800244c:	af00      	add	r7, sp, #0
 800244e:	60f8      	str	r0, [r7, #12]
 8002450:	60b9      	str	r1, [r7, #8]
 8002452:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002454:	2300      	movs	r3, #0
 8002456:	617b      	str	r3, [r7, #20]
 8002458:	e009      	b.n	800246e <_write+0x26>
  {
    __io_putchar(*ptr++);
 800245a:	68bb      	ldr	r3, [r7, #8]
 800245c:	1c5a      	adds	r2, r3, #1
 800245e:	60ba      	str	r2, [r7, #8]
 8002460:	781b      	ldrb	r3, [r3, #0]
 8002462:	4618      	mov	r0, r3
 8002464:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002468:	697b      	ldr	r3, [r7, #20]
 800246a:	3301      	adds	r3, #1
 800246c:	617b      	str	r3, [r7, #20]
 800246e:	697a      	ldr	r2, [r7, #20]
 8002470:	687b      	ldr	r3, [r7, #4]
 8002472:	429a      	cmp	r2, r3
 8002474:	dbf1      	blt.n	800245a <_write+0x12>
  }
  return len;
 8002476:	687b      	ldr	r3, [r7, #4]
}
 8002478:	4618      	mov	r0, r3
 800247a:	3718      	adds	r7, #24
 800247c:	46bd      	mov	sp, r7
 800247e:	bd80      	pop	{r7, pc}

08002480 <_close>:

int _close(int file)
{
 8002480:	b480      	push	{r7}
 8002482:	b083      	sub	sp, #12
 8002484:	af00      	add	r7, sp, #0
 8002486:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8002488:	f04f 33ff 	mov.w	r3, #4294967295
}
 800248c:	4618      	mov	r0, r3
 800248e:	370c      	adds	r7, #12
 8002490:	46bd      	mov	sp, r7
 8002492:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002496:	4770      	bx	lr

08002498 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002498:	b480      	push	{r7}
 800249a:	b083      	sub	sp, #12
 800249c:	af00      	add	r7, sp, #0
 800249e:	6078      	str	r0, [r7, #4]
 80024a0:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80024a2:	683b      	ldr	r3, [r7, #0]
 80024a4:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80024a8:	605a      	str	r2, [r3, #4]
  return 0;
 80024aa:	2300      	movs	r3, #0
}
 80024ac:	4618      	mov	r0, r3
 80024ae:	370c      	adds	r7, #12
 80024b0:	46bd      	mov	sp, r7
 80024b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024b6:	4770      	bx	lr

080024b8 <_isatty>:

int _isatty(int file)
{
 80024b8:	b480      	push	{r7}
 80024ba:	b083      	sub	sp, #12
 80024bc:	af00      	add	r7, sp, #0
 80024be:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80024c0:	2301      	movs	r3, #1
}
 80024c2:	4618      	mov	r0, r3
 80024c4:	370c      	adds	r7, #12
 80024c6:	46bd      	mov	sp, r7
 80024c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024cc:	4770      	bx	lr

080024ce <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80024ce:	b480      	push	{r7}
 80024d0:	b085      	sub	sp, #20
 80024d2:	af00      	add	r7, sp, #0
 80024d4:	60f8      	str	r0, [r7, #12]
 80024d6:	60b9      	str	r1, [r7, #8]
 80024d8:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80024da:	2300      	movs	r3, #0
}
 80024dc:	4618      	mov	r0, r3
 80024de:	3714      	adds	r7, #20
 80024e0:	46bd      	mov	sp, r7
 80024e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024e6:	4770      	bx	lr

080024e8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80024e8:	b480      	push	{r7}
 80024ea:	b087      	sub	sp, #28
 80024ec:	af00      	add	r7, sp, #0
 80024ee:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80024f0:	4a14      	ldr	r2, [pc, #80]	@ (8002544 <_sbrk+0x5c>)
 80024f2:	4b15      	ldr	r3, [pc, #84]	@ (8002548 <_sbrk+0x60>)
 80024f4:	1ad3      	subs	r3, r2, r3
 80024f6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80024f8:	697b      	ldr	r3, [r7, #20]
 80024fa:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80024fc:	4b13      	ldr	r3, [pc, #76]	@ (800254c <_sbrk+0x64>)
 80024fe:	681b      	ldr	r3, [r3, #0]
 8002500:	2b00      	cmp	r3, #0
 8002502:	d102      	bne.n	800250a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002504:	4b11      	ldr	r3, [pc, #68]	@ (800254c <_sbrk+0x64>)
 8002506:	4a12      	ldr	r2, [pc, #72]	@ (8002550 <_sbrk+0x68>)
 8002508:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800250a:	4b10      	ldr	r3, [pc, #64]	@ (800254c <_sbrk+0x64>)
 800250c:	681a      	ldr	r2, [r3, #0]
 800250e:	687b      	ldr	r3, [r7, #4]
 8002510:	4413      	add	r3, r2
 8002512:	693a      	ldr	r2, [r7, #16]
 8002514:	429a      	cmp	r2, r3
 8002516:	d205      	bcs.n	8002524 <_sbrk+0x3c>
  {
    errno = ENOMEM;
 8002518:	4b0e      	ldr	r3, [pc, #56]	@ (8002554 <_sbrk+0x6c>)
 800251a:	220c      	movs	r2, #12
 800251c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800251e:	f04f 33ff 	mov.w	r3, #4294967295
 8002522:	e009      	b.n	8002538 <_sbrk+0x50>
  }

  prev_heap_end = __sbrk_heap_end;
 8002524:	4b09      	ldr	r3, [pc, #36]	@ (800254c <_sbrk+0x64>)
 8002526:	681b      	ldr	r3, [r3, #0]
 8002528:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800252a:	4b08      	ldr	r3, [pc, #32]	@ (800254c <_sbrk+0x64>)
 800252c:	681a      	ldr	r2, [r3, #0]
 800252e:	687b      	ldr	r3, [r7, #4]
 8002530:	4413      	add	r3, r2
 8002532:	4a06      	ldr	r2, [pc, #24]	@ (800254c <_sbrk+0x64>)
 8002534:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002536:	68fb      	ldr	r3, [r7, #12]
}
 8002538:	4618      	mov	r0, r3
 800253a:	371c      	adds	r7, #28
 800253c:	46bd      	mov	sp, r7
 800253e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002542:	4770      	bx	lr
 8002544:	24080000 	.word	0x24080000
 8002548:	00000400 	.word	0x00000400
 800254c:	2400080c 	.word	0x2400080c
 8002550:	24008a40 	.word	0x24008a40
 8002554:	24008a30 	.word	0x24008a30

08002558 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8002558:	b480      	push	{r7}
 800255a:	b083      	sub	sp, #12
 800255c:	af00      	add	r7, sp, #0
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 800255e:	4b3f      	ldr	r3, [pc, #252]	@ (800265c <SystemInit+0x104>)
 8002560:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002564:	4a3d      	ldr	r2, [pc, #244]	@ (800265c <SystemInit+0x104>)
 8002566:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800256a:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/

   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 800256e:	4b3c      	ldr	r3, [pc, #240]	@ (8002660 <SystemInit+0x108>)
 8002570:	681b      	ldr	r3, [r3, #0]
 8002572:	f003 030f 	and.w	r3, r3, #15
 8002576:	2b06      	cmp	r3, #6
 8002578:	d807      	bhi.n	800258a <SystemInit+0x32>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 800257a:	4b39      	ldr	r3, [pc, #228]	@ (8002660 <SystemInit+0x108>)
 800257c:	681b      	ldr	r3, [r3, #0]
 800257e:	f023 030f 	bic.w	r3, r3, #15
 8002582:	4a37      	ldr	r2, [pc, #220]	@ (8002660 <SystemInit+0x108>)
 8002584:	f043 0307 	orr.w	r3, r3, #7
 8002588:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 800258a:	4b36      	ldr	r3, [pc, #216]	@ (8002664 <SystemInit+0x10c>)
 800258c:	681b      	ldr	r3, [r3, #0]
 800258e:	4a35      	ldr	r2, [pc, #212]	@ (8002664 <SystemInit+0x10c>)
 8002590:	f043 0301 	orr.w	r3, r3, #1
 8002594:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8002596:	4b33      	ldr	r3, [pc, #204]	@ (8002664 <SystemInit+0x10c>)
 8002598:	2200      	movs	r2, #0
 800259a:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 800259c:	4b31      	ldr	r3, [pc, #196]	@ (8002664 <SystemInit+0x10c>)
 800259e:	681a      	ldr	r2, [r3, #0]
 80025a0:	4930      	ldr	r1, [pc, #192]	@ (8002664 <SystemInit+0x10c>)
 80025a2:	4b31      	ldr	r3, [pc, #196]	@ (8002668 <SystemInit+0x110>)
 80025a4:	4013      	ands	r3, r2
 80025a6:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 80025a8:	4b2d      	ldr	r3, [pc, #180]	@ (8002660 <SystemInit+0x108>)
 80025aa:	681b      	ldr	r3, [r3, #0]
 80025ac:	f003 0308 	and.w	r3, r3, #8
 80025b0:	2b00      	cmp	r3, #0
 80025b2:	d007      	beq.n	80025c4 <SystemInit+0x6c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 80025b4:	4b2a      	ldr	r3, [pc, #168]	@ (8002660 <SystemInit+0x108>)
 80025b6:	681b      	ldr	r3, [r3, #0]
 80025b8:	f023 030f 	bic.w	r3, r3, #15
 80025bc:	4a28      	ldr	r2, [pc, #160]	@ (8002660 <SystemInit+0x108>)
 80025be:	f043 0307 	orr.w	r3, r3, #7
 80025c2:	6013      	str	r3, [r2, #0]
  }

#if defined(D3_SRAM_BASE)
  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 80025c4:	4b27      	ldr	r3, [pc, #156]	@ (8002664 <SystemInit+0x10c>)
 80025c6:	2200      	movs	r2, #0
 80025c8:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 80025ca:	4b26      	ldr	r3, [pc, #152]	@ (8002664 <SystemInit+0x10c>)
 80025cc:	2200      	movs	r2, #0
 80025ce:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 80025d0:	4b24      	ldr	r3, [pc, #144]	@ (8002664 <SystemInit+0x10c>)
 80025d2:	2200      	movs	r2, #0
 80025d4:	621a      	str	r2, [r3, #32]

  /* Reset SRDCFGR register */
  RCC->SRDCFGR = 0x00000000;
#endif
  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 80025d6:	4b23      	ldr	r3, [pc, #140]	@ (8002664 <SystemInit+0x10c>)
 80025d8:	4a24      	ldr	r2, [pc, #144]	@ (800266c <SystemInit+0x114>)
 80025da:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 80025dc:	4b21      	ldr	r3, [pc, #132]	@ (8002664 <SystemInit+0x10c>)
 80025de:	4a24      	ldr	r2, [pc, #144]	@ (8002670 <SystemInit+0x118>)
 80025e0:	62da      	str	r2, [r3, #44]	@ 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 80025e2:	4b20      	ldr	r3, [pc, #128]	@ (8002664 <SystemInit+0x10c>)
 80025e4:	4a23      	ldr	r2, [pc, #140]	@ (8002674 <SystemInit+0x11c>)
 80025e6:	631a      	str	r2, [r3, #48]	@ 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 80025e8:	4b1e      	ldr	r3, [pc, #120]	@ (8002664 <SystemInit+0x10c>)
 80025ea:	2200      	movs	r2, #0
 80025ec:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 80025ee:	4b1d      	ldr	r3, [pc, #116]	@ (8002664 <SystemInit+0x10c>)
 80025f0:	4a20      	ldr	r2, [pc, #128]	@ (8002674 <SystemInit+0x11c>)
 80025f2:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 80025f4:	4b1b      	ldr	r3, [pc, #108]	@ (8002664 <SystemInit+0x10c>)
 80025f6:	2200      	movs	r2, #0
 80025f8:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 80025fa:	4b1a      	ldr	r3, [pc, #104]	@ (8002664 <SystemInit+0x10c>)
 80025fc:	4a1d      	ldr	r2, [pc, #116]	@ (8002674 <SystemInit+0x11c>)
 80025fe:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 8002600:	4b18      	ldr	r3, [pc, #96]	@ (8002664 <SystemInit+0x10c>)
 8002602:	2200      	movs	r2, #0
 8002604:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8002606:	4b17      	ldr	r3, [pc, #92]	@ (8002664 <SystemInit+0x10c>)
 8002608:	681b      	ldr	r3, [r3, #0]
 800260a:	4a16      	ldr	r2, [pc, #88]	@ (8002664 <SystemInit+0x10c>)
 800260c:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002610:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 8002612:	4b14      	ldr	r3, [pc, #80]	@ (8002664 <SystemInit+0x10c>)
 8002614:	2200      	movs	r2, #0
 8002616:	661a      	str	r2, [r3, #96]	@ 0x60

#if (STM32H7_DEV_ID == 0x450UL)
  /* dual core CM7 or single core line */
  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 8002618:	4b17      	ldr	r3, [pc, #92]	@ (8002678 <SystemInit+0x120>)
 800261a:	681a      	ldr	r2, [r3, #0]
 800261c:	4b17      	ldr	r3, [pc, #92]	@ (800267c <SystemInit+0x124>)
 800261e:	4013      	ands	r3, r2
 8002620:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8002624:	d202      	bcs.n	800262c <SystemInit+0xd4>
  {
    /* if stm32h7 revY*/
    /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
    *((__IO uint32_t*)0x51008108) = 0x000000001U;
 8002626:	4b16      	ldr	r3, [pc, #88]	@ (8002680 <SystemInit+0x128>)
 8002628:	2201      	movs	r2, #1
 800262a:	601a      	str	r2, [r3, #0]
#endif /* STM32H7_DEV_ID */

#if defined(DATA_IN_D2_SRAM)
  /* in case of initialized data in D2 SRAM (AHB SRAM), enable the D2 SRAM clock (AHB SRAM clock) */
#if defined(RCC_AHB2ENR_D2SRAM3EN)
  RCC->AHB2ENR |= (RCC_AHB2ENR_D2SRAM1EN | RCC_AHB2ENR_D2SRAM2EN | RCC_AHB2ENR_D2SRAM3EN);
 800262c:	4b0d      	ldr	r3, [pc, #52]	@ (8002664 <SystemInit+0x10c>)
 800262e:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8002632:	4a0c      	ldr	r2, [pc, #48]	@ (8002664 <SystemInit+0x10c>)
 8002634:	f043 4360 	orr.w	r3, r3, #3758096384	@ 0xe0000000
 8002638:	f8c2 30dc 	str.w	r3, [r2, #220]	@ 0xdc
  RCC->AHB2ENR |= (RCC_AHB2ENR_D2SRAM1EN | RCC_AHB2ENR_D2SRAM2EN);
#else
  RCC->AHB2ENR |= (RCC_AHB2ENR_AHBSRAM1EN | RCC_AHB2ENR_AHBSRAM2EN);
#endif /* RCC_AHB2ENR_D2SRAM3EN */

  tmpreg = RCC->AHB2ENR;
 800263c:	4b09      	ldr	r3, [pc, #36]	@ (8002664 <SystemInit+0x10c>)
 800263e:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8002642:	607b      	str	r3, [r7, #4]
  (void) tmpreg;
 8002644:	687b      	ldr	r3, [r7, #4]
  /*
   * Disable the FMC bank1 (enabled after reset).
   * This, prevents CPU speculation access on this bank which blocks the use of FMC during
   * 24us. During this time the others FMC master (such as LTDC) cannot use it!
   */
  FMC_Bank1_R->BTCR[0] = 0x000030D2;
 8002646:	4b0f      	ldr	r3, [pc, #60]	@ (8002684 <SystemInit+0x12c>)
 8002648:	f243 02d2 	movw	r2, #12498	@ 0x30d2
 800264c:	601a      	str	r2, [r3, #0]
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D1 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#endif /*DUAL_CORE && CORE_CM4*/
}
 800264e:	bf00      	nop
 8002650:	370c      	adds	r7, #12
 8002652:	46bd      	mov	sp, r7
 8002654:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002658:	4770      	bx	lr
 800265a:	bf00      	nop
 800265c:	e000ed00 	.word	0xe000ed00
 8002660:	52002000 	.word	0x52002000
 8002664:	58024400 	.word	0x58024400
 8002668:	eaf6ed7f 	.word	0xeaf6ed7f
 800266c:	02020200 	.word	0x02020200
 8002670:	01ff0000 	.word	0x01ff0000
 8002674:	01010280 	.word	0x01010280
 8002678:	5c001000 	.word	0x5c001000
 800267c:	ffff0000 	.word	0xffff0000
 8002680:	51008108 	.word	0x51008108
 8002684:	52004000 	.word	0x52004000

08002688 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 8002688:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80026c0 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit
 800268c:	f7ff ff64 	bl	8002558 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002690:	480c      	ldr	r0, [pc, #48]	@ (80026c4 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8002692:	490d      	ldr	r1, [pc, #52]	@ (80026c8 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8002694:	4a0d      	ldr	r2, [pc, #52]	@ (80026cc <LoopFillZerobss+0x1a>)
  movs r3, #0
 8002696:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002698:	e002      	b.n	80026a0 <LoopCopyDataInit>

0800269a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800269a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800269c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800269e:	3304      	adds	r3, #4

080026a0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80026a0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80026a2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80026a4:	d3f9      	bcc.n	800269a <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80026a6:	4a0a      	ldr	r2, [pc, #40]	@ (80026d0 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80026a8:	4c0a      	ldr	r4, [pc, #40]	@ (80026d4 <LoopFillZerobss+0x22>)
  movs r3, #0
 80026aa:	2300      	movs	r3, #0
  b LoopFillZerobss
 80026ac:	e001      	b.n	80026b2 <LoopFillZerobss>

080026ae <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80026ae:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80026b0:	3204      	adds	r2, #4

080026b2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80026b2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80026b4:	d3fb      	bcc.n	80026ae <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80026b6:	f01c fa3d 	bl	801eb34 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80026ba:	f7fe fd25 	bl	8001108 <main>
  bx  lr
 80026be:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80026c0:	24080000 	.word	0x24080000
  ldr r0, =_sdata
 80026c4:	24000000 	.word	0x24000000
  ldr r1, =_edata
 80026c8:	24000090 	.word	0x24000090
  ldr r2, =_sidata
 80026cc:	0802308c 	.word	0x0802308c
  ldr r2, =_sbss
 80026d0:	24000090 	.word	0x24000090
  ldr r4, =_ebss
 80026d4:	24008a40 	.word	0x24008a40

080026d8 <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80026d8:	e7fe      	b.n	80026d8 <ADC3_IRQHandler>

080026da <LAN8742_RegisterBusIO>:
  * @param  ioctx: holds device IO functions.
  * @retval LAN8742_STATUS_OK  if OK
  *         LAN8742_STATUS_ERROR if missing mandatory function
  */
int32_t  LAN8742_RegisterBusIO(lan8742_Object_t *pObj, lan8742_IOCtx_t *ioctx)
{
 80026da:	b480      	push	{r7}
 80026dc:	b083      	sub	sp, #12
 80026de:	af00      	add	r7, sp, #0
 80026e0:	6078      	str	r0, [r7, #4]
 80026e2:	6039      	str	r1, [r7, #0]
  if(!pObj || !ioctx->ReadReg || !ioctx->WriteReg || !ioctx->GetTick)
 80026e4:	687b      	ldr	r3, [r7, #4]
 80026e6:	2b00      	cmp	r3, #0
 80026e8:	d00b      	beq.n	8002702 <LAN8742_RegisterBusIO+0x28>
 80026ea:	683b      	ldr	r3, [r7, #0]
 80026ec:	68db      	ldr	r3, [r3, #12]
 80026ee:	2b00      	cmp	r3, #0
 80026f0:	d007      	beq.n	8002702 <LAN8742_RegisterBusIO+0x28>
 80026f2:	683b      	ldr	r3, [r7, #0]
 80026f4:	689b      	ldr	r3, [r3, #8]
 80026f6:	2b00      	cmp	r3, #0
 80026f8:	d003      	beq.n	8002702 <LAN8742_RegisterBusIO+0x28>
 80026fa:	683b      	ldr	r3, [r7, #0]
 80026fc:	691b      	ldr	r3, [r3, #16]
 80026fe:	2b00      	cmp	r3, #0
 8002700:	d102      	bne.n	8002708 <LAN8742_RegisterBusIO+0x2e>
  {
    return LAN8742_STATUS_ERROR;
 8002702:	f04f 33ff 	mov.w	r3, #4294967295
 8002706:	e014      	b.n	8002732 <LAN8742_RegisterBusIO+0x58>
  }

  pObj->IO.Init = ioctx->Init;
 8002708:	683b      	ldr	r3, [r7, #0]
 800270a:	681a      	ldr	r2, [r3, #0]
 800270c:	687b      	ldr	r3, [r7, #4]
 800270e:	609a      	str	r2, [r3, #8]
  pObj->IO.DeInit = ioctx->DeInit;
 8002710:	683b      	ldr	r3, [r7, #0]
 8002712:	685a      	ldr	r2, [r3, #4]
 8002714:	687b      	ldr	r3, [r7, #4]
 8002716:	60da      	str	r2, [r3, #12]
  pObj->IO.ReadReg = ioctx->ReadReg;
 8002718:	683b      	ldr	r3, [r7, #0]
 800271a:	68da      	ldr	r2, [r3, #12]
 800271c:	687b      	ldr	r3, [r7, #4]
 800271e:	615a      	str	r2, [r3, #20]
  pObj->IO.WriteReg = ioctx->WriteReg;
 8002720:	683b      	ldr	r3, [r7, #0]
 8002722:	689a      	ldr	r2, [r3, #8]
 8002724:	687b      	ldr	r3, [r7, #4]
 8002726:	611a      	str	r2, [r3, #16]
  pObj->IO.GetTick = ioctx->GetTick;
 8002728:	683b      	ldr	r3, [r7, #0]
 800272a:	691a      	ldr	r2, [r3, #16]
 800272c:	687b      	ldr	r3, [r7, #4]
 800272e:	619a      	str	r2, [r3, #24]

  return LAN8742_STATUS_OK;
 8002730:	2300      	movs	r3, #0
}
 8002732:	4618      	mov	r0, r3
 8002734:	370c      	adds	r7, #12
 8002736:	46bd      	mov	sp, r7
 8002738:	f85d 7b04 	ldr.w	r7, [sp], #4
 800273c:	4770      	bx	lr

0800273e <LAN8742_Init>:
  * @retval LAN8742_STATUS_OK  if OK
  *         LAN8742_STATUS_ADDRESS_ERROR if cannot find device address
  *         LAN8742_STATUS_READ_ERROR if cannot read register
  */
 int32_t LAN8742_Init(lan8742_Object_t *pObj)
 {
 800273e:	b580      	push	{r7, lr}
 8002740:	b086      	sub	sp, #24
 8002742:	af00      	add	r7, sp, #0
 8002744:	6078      	str	r0, [r7, #4]
   uint32_t regvalue = 0, addr = 0;
 8002746:	2300      	movs	r3, #0
 8002748:	60fb      	str	r3, [r7, #12]
 800274a:	2300      	movs	r3, #0
 800274c:	617b      	str	r3, [r7, #20]
   int32_t status = LAN8742_STATUS_OK;
 800274e:	2300      	movs	r3, #0
 8002750:	613b      	str	r3, [r7, #16]

   if(pObj->Is_Initialized == 0)
 8002752:	687b      	ldr	r3, [r7, #4]
 8002754:	685b      	ldr	r3, [r3, #4]
 8002756:	2b00      	cmp	r3, #0
 8002758:	d139      	bne.n	80027ce <LAN8742_Init+0x90>
   {
     if(pObj->IO.Init != 0)
 800275a:	687b      	ldr	r3, [r7, #4]
 800275c:	689b      	ldr	r3, [r3, #8]
 800275e:	2b00      	cmp	r3, #0
 8002760:	d002      	beq.n	8002768 <LAN8742_Init+0x2a>
     {
       /* GPIO and Clocks initialization */
       pObj->IO.Init();
 8002762:	687b      	ldr	r3, [r7, #4]
 8002764:	689b      	ldr	r3, [r3, #8]
 8002766:	4798      	blx	r3
     }

     /* for later check */
     pObj->DevAddr = LAN8742_MAX_DEV_ADDR + 1;
 8002768:	687b      	ldr	r3, [r7, #4]
 800276a:	2220      	movs	r2, #32
 800276c:	601a      	str	r2, [r3, #0]

     /* Get the device address from special mode register */
     for(addr = 0; addr <= LAN8742_MAX_DEV_ADDR; addr ++)
 800276e:	2300      	movs	r3, #0
 8002770:	617b      	str	r3, [r7, #20]
 8002772:	e01c      	b.n	80027ae <LAN8742_Init+0x70>
     {
       if(pObj->IO.ReadReg(addr, LAN8742_SMR, &regvalue) < 0)
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	695b      	ldr	r3, [r3, #20]
 8002778:	f107 020c 	add.w	r2, r7, #12
 800277c:	2112      	movs	r1, #18
 800277e:	6978      	ldr	r0, [r7, #20]
 8002780:	4798      	blx	r3
 8002782:	4603      	mov	r3, r0
 8002784:	2b00      	cmp	r3, #0
 8002786:	da03      	bge.n	8002790 <LAN8742_Init+0x52>
       {
         status = LAN8742_STATUS_READ_ERROR;
 8002788:	f06f 0304 	mvn.w	r3, #4
 800278c:	613b      	str	r3, [r7, #16]
         /* Can't read from this device address
            continue with next address */
         continue;
 800278e:	e00b      	b.n	80027a8 <LAN8742_Init+0x6a>
       }

       if((regvalue & LAN8742_SMR_PHY_ADDR) == addr)
 8002790:	68fb      	ldr	r3, [r7, #12]
 8002792:	f003 031f 	and.w	r3, r3, #31
 8002796:	697a      	ldr	r2, [r7, #20]
 8002798:	429a      	cmp	r2, r3
 800279a:	d105      	bne.n	80027a8 <LAN8742_Init+0x6a>
       {
         pObj->DevAddr = addr;
 800279c:	687b      	ldr	r3, [r7, #4]
 800279e:	697a      	ldr	r2, [r7, #20]
 80027a0:	601a      	str	r2, [r3, #0]
         status = LAN8742_STATUS_OK;
 80027a2:	2300      	movs	r3, #0
 80027a4:	613b      	str	r3, [r7, #16]
         break;
 80027a6:	e005      	b.n	80027b4 <LAN8742_Init+0x76>
     for(addr = 0; addr <= LAN8742_MAX_DEV_ADDR; addr ++)
 80027a8:	697b      	ldr	r3, [r7, #20]
 80027aa:	3301      	adds	r3, #1
 80027ac:	617b      	str	r3, [r7, #20]
 80027ae:	697b      	ldr	r3, [r7, #20]
 80027b0:	2b1f      	cmp	r3, #31
 80027b2:	d9df      	bls.n	8002774 <LAN8742_Init+0x36>
       }
     }

     if(pObj->DevAddr > LAN8742_MAX_DEV_ADDR)
 80027b4:	687b      	ldr	r3, [r7, #4]
 80027b6:	681b      	ldr	r3, [r3, #0]
 80027b8:	2b1f      	cmp	r3, #31
 80027ba:	d902      	bls.n	80027c2 <LAN8742_Init+0x84>
     {
       status = LAN8742_STATUS_ADDRESS_ERROR;
 80027bc:	f06f 0302 	mvn.w	r3, #2
 80027c0:	613b      	str	r3, [r7, #16]
     }

     /* if device address is matched */
     if(status == LAN8742_STATUS_OK)
 80027c2:	693b      	ldr	r3, [r7, #16]
 80027c4:	2b00      	cmp	r3, #0
 80027c6:	d102      	bne.n	80027ce <LAN8742_Init+0x90>
     {
       pObj->Is_Initialized = 1;
 80027c8:	687b      	ldr	r3, [r7, #4]
 80027ca:	2201      	movs	r2, #1
 80027cc:	605a      	str	r2, [r3, #4]
     }
   }

   return status;
 80027ce:	693b      	ldr	r3, [r7, #16]
 }
 80027d0:	4618      	mov	r0, r3
 80027d2:	3718      	adds	r7, #24
 80027d4:	46bd      	mov	sp, r7
 80027d6:	bd80      	pop	{r7, pc}

080027d8 <LAN8742_GetLinkState>:
  *         LAN8742_STATUS_10MBITS_HALFDUPLEX  if 10Mb/s HD
  *         LAN8742_STATUS_READ_ERROR if cannot read register
  *         LAN8742_STATUS_WRITE_ERROR if cannot write to register
  */
int32_t LAN8742_GetLinkState(lan8742_Object_t *pObj)
{
 80027d8:	b580      	push	{r7, lr}
 80027da:	b084      	sub	sp, #16
 80027dc:	af00      	add	r7, sp, #0
 80027de:	6078      	str	r0, [r7, #4]
  uint32_t readval = 0;
 80027e0:	2300      	movs	r3, #0
 80027e2:	60fb      	str	r3, [r7, #12]

  /* Read Status register  */
  if(pObj->IO.ReadReg(pObj->DevAddr, LAN8742_BSR, &readval) < 0)
 80027e4:	687b      	ldr	r3, [r7, #4]
 80027e6:	695b      	ldr	r3, [r3, #20]
 80027e8:	687a      	ldr	r2, [r7, #4]
 80027ea:	6810      	ldr	r0, [r2, #0]
 80027ec:	f107 020c 	add.w	r2, r7, #12
 80027f0:	2101      	movs	r1, #1
 80027f2:	4798      	blx	r3
 80027f4:	4603      	mov	r3, r0
 80027f6:	2b00      	cmp	r3, #0
 80027f8:	da02      	bge.n	8002800 <LAN8742_GetLinkState+0x28>
  {
    return LAN8742_STATUS_READ_ERROR;
 80027fa:	f06f 0304 	mvn.w	r3, #4
 80027fe:	e06e      	b.n	80028de <LAN8742_GetLinkState+0x106>
  }

  /* Read Status register again */
  if(pObj->IO.ReadReg(pObj->DevAddr, LAN8742_BSR, &readval) < 0)
 8002800:	687b      	ldr	r3, [r7, #4]
 8002802:	695b      	ldr	r3, [r3, #20]
 8002804:	687a      	ldr	r2, [r7, #4]
 8002806:	6810      	ldr	r0, [r2, #0]
 8002808:	f107 020c 	add.w	r2, r7, #12
 800280c:	2101      	movs	r1, #1
 800280e:	4798      	blx	r3
 8002810:	4603      	mov	r3, r0
 8002812:	2b00      	cmp	r3, #0
 8002814:	da02      	bge.n	800281c <LAN8742_GetLinkState+0x44>
  {
    return LAN8742_STATUS_READ_ERROR;
 8002816:	f06f 0304 	mvn.w	r3, #4
 800281a:	e060      	b.n	80028de <LAN8742_GetLinkState+0x106>
  }

  if((readval & LAN8742_BSR_LINK_STATUS) == 0)
 800281c:	68fb      	ldr	r3, [r7, #12]
 800281e:	f003 0304 	and.w	r3, r3, #4
 8002822:	2b00      	cmp	r3, #0
 8002824:	d101      	bne.n	800282a <LAN8742_GetLinkState+0x52>
  {
    /* Return Link Down status */
    return LAN8742_STATUS_LINK_DOWN;
 8002826:	2301      	movs	r3, #1
 8002828:	e059      	b.n	80028de <LAN8742_GetLinkState+0x106>
  }

  /* Check Auto negotiation */
  if(pObj->IO.ReadReg(pObj->DevAddr, LAN8742_BCR, &readval) < 0)
 800282a:	687b      	ldr	r3, [r7, #4]
 800282c:	695b      	ldr	r3, [r3, #20]
 800282e:	687a      	ldr	r2, [r7, #4]
 8002830:	6810      	ldr	r0, [r2, #0]
 8002832:	f107 020c 	add.w	r2, r7, #12
 8002836:	2100      	movs	r1, #0
 8002838:	4798      	blx	r3
 800283a:	4603      	mov	r3, r0
 800283c:	2b00      	cmp	r3, #0
 800283e:	da02      	bge.n	8002846 <LAN8742_GetLinkState+0x6e>
  {
    return LAN8742_STATUS_READ_ERROR;
 8002840:	f06f 0304 	mvn.w	r3, #4
 8002844:	e04b      	b.n	80028de <LAN8742_GetLinkState+0x106>
  }

  if((readval & LAN8742_BCR_AUTONEGO_EN) != LAN8742_BCR_AUTONEGO_EN)
 8002846:	68fb      	ldr	r3, [r7, #12]
 8002848:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800284c:	2b00      	cmp	r3, #0
 800284e:	d11b      	bne.n	8002888 <LAN8742_GetLinkState+0xb0>
  {
    if(((readval & LAN8742_BCR_SPEED_SELECT) == LAN8742_BCR_SPEED_SELECT) && ((readval & LAN8742_BCR_DUPLEX_MODE) == LAN8742_BCR_DUPLEX_MODE))
 8002850:	68fb      	ldr	r3, [r7, #12]
 8002852:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002856:	2b00      	cmp	r3, #0
 8002858:	d006      	beq.n	8002868 <LAN8742_GetLinkState+0x90>
 800285a:	68fb      	ldr	r3, [r7, #12]
 800285c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002860:	2b00      	cmp	r3, #0
 8002862:	d001      	beq.n	8002868 <LAN8742_GetLinkState+0x90>
    {
      return LAN8742_STATUS_100MBITS_FULLDUPLEX;
 8002864:	2302      	movs	r3, #2
 8002866:	e03a      	b.n	80028de <LAN8742_GetLinkState+0x106>
    }
    else if ((readval & LAN8742_BCR_SPEED_SELECT) == LAN8742_BCR_SPEED_SELECT)
 8002868:	68fb      	ldr	r3, [r7, #12]
 800286a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800286e:	2b00      	cmp	r3, #0
 8002870:	d001      	beq.n	8002876 <LAN8742_GetLinkState+0x9e>
    {
      return LAN8742_STATUS_100MBITS_HALFDUPLEX;
 8002872:	2303      	movs	r3, #3
 8002874:	e033      	b.n	80028de <LAN8742_GetLinkState+0x106>
    }
    else if ((readval & LAN8742_BCR_DUPLEX_MODE) == LAN8742_BCR_DUPLEX_MODE)
 8002876:	68fb      	ldr	r3, [r7, #12]
 8002878:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800287c:	2b00      	cmp	r3, #0
 800287e:	d001      	beq.n	8002884 <LAN8742_GetLinkState+0xac>
    {
      return LAN8742_STATUS_10MBITS_FULLDUPLEX;
 8002880:	2304      	movs	r3, #4
 8002882:	e02c      	b.n	80028de <LAN8742_GetLinkState+0x106>
    }
    else
    {
      return LAN8742_STATUS_10MBITS_HALFDUPLEX;
 8002884:	2305      	movs	r3, #5
 8002886:	e02a      	b.n	80028de <LAN8742_GetLinkState+0x106>
    }
  }
  else /* Auto Nego enabled */
  {
    if(pObj->IO.ReadReg(pObj->DevAddr, LAN8742_PHYSCSR, &readval) < 0)
 8002888:	687b      	ldr	r3, [r7, #4]
 800288a:	695b      	ldr	r3, [r3, #20]
 800288c:	687a      	ldr	r2, [r7, #4]
 800288e:	6810      	ldr	r0, [r2, #0]
 8002890:	f107 020c 	add.w	r2, r7, #12
 8002894:	211f      	movs	r1, #31
 8002896:	4798      	blx	r3
 8002898:	4603      	mov	r3, r0
 800289a:	2b00      	cmp	r3, #0
 800289c:	da02      	bge.n	80028a4 <LAN8742_GetLinkState+0xcc>
    {
      return LAN8742_STATUS_READ_ERROR;
 800289e:	f06f 0304 	mvn.w	r3, #4
 80028a2:	e01c      	b.n	80028de <LAN8742_GetLinkState+0x106>
    }

    /* Check if auto nego not done */
    if((readval & LAN8742_PHYSCSR_AUTONEGO_DONE) == 0)
 80028a4:	68fb      	ldr	r3, [r7, #12]
 80028a6:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80028aa:	2b00      	cmp	r3, #0
 80028ac:	d101      	bne.n	80028b2 <LAN8742_GetLinkState+0xda>
    {
      return LAN8742_STATUS_AUTONEGO_NOTDONE;
 80028ae:	2306      	movs	r3, #6
 80028b0:	e015      	b.n	80028de <LAN8742_GetLinkState+0x106>
    }

    if((readval & LAN8742_PHYSCSR_HCDSPEEDMASK) == LAN8742_PHYSCSR_100BTX_FD)
 80028b2:	68fb      	ldr	r3, [r7, #12]
 80028b4:	f003 031c 	and.w	r3, r3, #28
 80028b8:	2b18      	cmp	r3, #24
 80028ba:	d101      	bne.n	80028c0 <LAN8742_GetLinkState+0xe8>
    {
      return LAN8742_STATUS_100MBITS_FULLDUPLEX;
 80028bc:	2302      	movs	r3, #2
 80028be:	e00e      	b.n	80028de <LAN8742_GetLinkState+0x106>
    }
    else if ((readval & LAN8742_PHYSCSR_HCDSPEEDMASK) == LAN8742_PHYSCSR_100BTX_HD)
 80028c0:	68fb      	ldr	r3, [r7, #12]
 80028c2:	f003 031c 	and.w	r3, r3, #28
 80028c6:	2b08      	cmp	r3, #8
 80028c8:	d101      	bne.n	80028ce <LAN8742_GetLinkState+0xf6>
    {
      return LAN8742_STATUS_100MBITS_HALFDUPLEX;
 80028ca:	2303      	movs	r3, #3
 80028cc:	e007      	b.n	80028de <LAN8742_GetLinkState+0x106>
    }
    else if ((readval & LAN8742_PHYSCSR_HCDSPEEDMASK) == LAN8742_PHYSCSR_10BT_FD)
 80028ce:	68fb      	ldr	r3, [r7, #12]
 80028d0:	f003 031c 	and.w	r3, r3, #28
 80028d4:	2b14      	cmp	r3, #20
 80028d6:	d101      	bne.n	80028dc <LAN8742_GetLinkState+0x104>
    {
      return LAN8742_STATUS_10MBITS_FULLDUPLEX;
 80028d8:	2304      	movs	r3, #4
 80028da:	e000      	b.n	80028de <LAN8742_GetLinkState+0x106>
    }
    else
    {
      return LAN8742_STATUS_10MBITS_HALFDUPLEX;
 80028dc:	2305      	movs	r3, #5
    }
  }
}
 80028de:	4618      	mov	r0, r3
 80028e0:	3710      	adds	r7, #16
 80028e2:	46bd      	mov	sp, r7
 80028e4:	bd80      	pop	{r7, pc}
	...

080028e8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80028e8:	b580      	push	{r7, lr}
 80028ea:	b082      	sub	sp, #8
 80028ec:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80028ee:	2003      	movs	r0, #3
 80028f0:	f000 f947 	bl	8002b82 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 80028f4:	f003 fed0 	bl	8006698 <HAL_RCC_GetSysClockFreq>
 80028f8:	4602      	mov	r2, r0
 80028fa:	4b15      	ldr	r3, [pc, #84]	@ (8002950 <HAL_Init+0x68>)
 80028fc:	699b      	ldr	r3, [r3, #24]
 80028fe:	0a1b      	lsrs	r3, r3, #8
 8002900:	f003 030f 	and.w	r3, r3, #15
 8002904:	4913      	ldr	r1, [pc, #76]	@ (8002954 <HAL_Init+0x6c>)
 8002906:	5ccb      	ldrb	r3, [r1, r3]
 8002908:	f003 031f 	and.w	r3, r3, #31
 800290c:	fa22 f303 	lsr.w	r3, r2, r3
 8002910:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8002912:	4b0f      	ldr	r3, [pc, #60]	@ (8002950 <HAL_Init+0x68>)
 8002914:	699b      	ldr	r3, [r3, #24]
 8002916:	f003 030f 	and.w	r3, r3, #15
 800291a:	4a0e      	ldr	r2, [pc, #56]	@ (8002954 <HAL_Init+0x6c>)
 800291c:	5cd3      	ldrb	r3, [r2, r3]
 800291e:	f003 031f 	and.w	r3, r3, #31
 8002922:	687a      	ldr	r2, [r7, #4]
 8002924:	fa22 f303 	lsr.w	r3, r2, r3
 8002928:	4a0b      	ldr	r2, [pc, #44]	@ (8002958 <HAL_Init+0x70>)
 800292a:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 800292c:	4a0b      	ldr	r2, [pc, #44]	@ (800295c <HAL_Init+0x74>)
 800292e:	687b      	ldr	r3, [r7, #4]
 8002930:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8002932:	200f      	movs	r0, #15
 8002934:	f7ff fc7e 	bl	8002234 <HAL_InitTick>
 8002938:	4603      	mov	r3, r0
 800293a:	2b00      	cmp	r3, #0
 800293c:	d001      	beq.n	8002942 <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 800293e:	2301      	movs	r3, #1
 8002940:	e002      	b.n	8002948 <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 8002942:	f7ff fa43 	bl	8001dcc <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002946:	2300      	movs	r3, #0
}
 8002948:	4618      	mov	r0, r3
 800294a:	3708      	adds	r7, #8
 800294c:	46bd      	mov	sp, r7
 800294e:	bd80      	pop	{r7, pc}
 8002950:	58024400 	.word	0x58024400
 8002954:	08022e34 	.word	0x08022e34
 8002958:	24000004 	.word	0x24000004
 800295c:	24000000 	.word	0x24000000

08002960 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002960:	b480      	push	{r7}
 8002962:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8002964:	4b06      	ldr	r3, [pc, #24]	@ (8002980 <HAL_IncTick+0x20>)
 8002966:	781b      	ldrb	r3, [r3, #0]
 8002968:	461a      	mov	r2, r3
 800296a:	4b06      	ldr	r3, [pc, #24]	@ (8002984 <HAL_IncTick+0x24>)
 800296c:	681b      	ldr	r3, [r3, #0]
 800296e:	4413      	add	r3, r2
 8002970:	4a04      	ldr	r2, [pc, #16]	@ (8002984 <HAL_IncTick+0x24>)
 8002972:	6013      	str	r3, [r2, #0]
}
 8002974:	bf00      	nop
 8002976:	46bd      	mov	sp, r7
 8002978:	f85d 7b04 	ldr.w	r7, [sp], #4
 800297c:	4770      	bx	lr
 800297e:	bf00      	nop
 8002980:	2400000c 	.word	0x2400000c
 8002984:	24000810 	.word	0x24000810

08002988 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002988:	b480      	push	{r7}
 800298a:	af00      	add	r7, sp, #0
  return uwTick;
 800298c:	4b03      	ldr	r3, [pc, #12]	@ (800299c <HAL_GetTick+0x14>)
 800298e:	681b      	ldr	r3, [r3, #0]
}
 8002990:	4618      	mov	r0, r3
 8002992:	46bd      	mov	sp, r7
 8002994:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002998:	4770      	bx	lr
 800299a:	bf00      	nop
 800299c:	24000810 	.word	0x24000810

080029a0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80029a0:	b580      	push	{r7, lr}
 80029a2:	b084      	sub	sp, #16
 80029a4:	af00      	add	r7, sp, #0
 80029a6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80029a8:	f7ff ffee 	bl	8002988 <HAL_GetTick>
 80029ac:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80029ae:	687b      	ldr	r3, [r7, #4]
 80029b0:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80029b2:	68fb      	ldr	r3, [r7, #12]
 80029b4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80029b8:	d005      	beq.n	80029c6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80029ba:	4b0a      	ldr	r3, [pc, #40]	@ (80029e4 <HAL_Delay+0x44>)
 80029bc:	781b      	ldrb	r3, [r3, #0]
 80029be:	461a      	mov	r2, r3
 80029c0:	68fb      	ldr	r3, [r7, #12]
 80029c2:	4413      	add	r3, r2
 80029c4:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80029c6:	bf00      	nop
 80029c8:	f7ff ffde 	bl	8002988 <HAL_GetTick>
 80029cc:	4602      	mov	r2, r0
 80029ce:	68bb      	ldr	r3, [r7, #8]
 80029d0:	1ad3      	subs	r3, r2, r3
 80029d2:	68fa      	ldr	r2, [r7, #12]
 80029d4:	429a      	cmp	r2, r3
 80029d6:	d8f7      	bhi.n	80029c8 <HAL_Delay+0x28>
  {
  }
}
 80029d8:	bf00      	nop
 80029da:	bf00      	nop
 80029dc:	3710      	adds	r7, #16
 80029de:	46bd      	mov	sp, r7
 80029e0:	bd80      	pop	{r7, pc}
 80029e2:	bf00      	nop
 80029e4:	2400000c 	.word	0x2400000c

080029e8 <HAL_GetREVID>:
/**
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
 80029e8:	b480      	push	{r7}
 80029ea:	af00      	add	r7, sp, #0
   return((DBGMCU->IDCODE) >> 16);
 80029ec:	4b03      	ldr	r3, [pc, #12]	@ (80029fc <HAL_GetREVID+0x14>)
 80029ee:	681b      	ldr	r3, [r3, #0]
 80029f0:	0c1b      	lsrs	r3, r3, #16
}
 80029f2:	4618      	mov	r0, r3
 80029f4:	46bd      	mov	sp, r7
 80029f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029fa:	4770      	bx	lr
 80029fc:	5c001000 	.word	0x5c001000

08002a00 <HAL_SYSCFG_ETHInterfaceSelect>:
  *   @arg SYSCFG_ETH_MII : Select the Media Independent Interface
  *   @arg SYSCFG_ETH_RMII: Select the Reduced Media Independent Interface
  * @retval None
  */
void HAL_SYSCFG_ETHInterfaceSelect(uint32_t SYSCFG_ETHInterface)
{
 8002a00:	b480      	push	{r7}
 8002a02:	b083      	sub	sp, #12
 8002a04:	af00      	add	r7, sp, #0
 8002a06:	6078      	str	r0, [r7, #4]
  /* Check the parameter */
  assert_param(IS_SYSCFG_ETHERNET_CONFIG(SYSCFG_ETHInterface));

  MODIFY_REG(SYSCFG->PMCR, SYSCFG_PMCR_EPIS_SEL, (uint32_t)(SYSCFG_ETHInterface));
 8002a08:	4b06      	ldr	r3, [pc, #24]	@ (8002a24 <HAL_SYSCFG_ETHInterfaceSelect+0x24>)
 8002a0a:	685b      	ldr	r3, [r3, #4]
 8002a0c:	f423 0260 	bic.w	r2, r3, #14680064	@ 0xe00000
 8002a10:	4904      	ldr	r1, [pc, #16]	@ (8002a24 <HAL_SYSCFG_ETHInterfaceSelect+0x24>)
 8002a12:	687b      	ldr	r3, [r7, #4]
 8002a14:	4313      	orrs	r3, r2
 8002a16:	604b      	str	r3, [r1, #4]
}
 8002a18:	bf00      	nop
 8002a1a:	370c      	adds	r7, #12
 8002a1c:	46bd      	mov	sp, r7
 8002a1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a22:	4770      	bx	lr
 8002a24:	58000400 	.word	0x58000400

08002a28 <__NVIC_SetPriorityGrouping>:
{
 8002a28:	b480      	push	{r7}
 8002a2a:	b085      	sub	sp, #20
 8002a2c:	af00      	add	r7, sp, #0
 8002a2e:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002a30:	687b      	ldr	r3, [r7, #4]
 8002a32:	f003 0307 	and.w	r3, r3, #7
 8002a36:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002a38:	4b0b      	ldr	r3, [pc, #44]	@ (8002a68 <__NVIC_SetPriorityGrouping+0x40>)
 8002a3a:	68db      	ldr	r3, [r3, #12]
 8002a3c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002a3e:	68ba      	ldr	r2, [r7, #8]
 8002a40:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002a44:	4013      	ands	r3, r2
 8002a46:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002a48:	68fb      	ldr	r3, [r7, #12]
 8002a4a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002a4c:	68bb      	ldr	r3, [r7, #8]
 8002a4e:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8002a50:	4b06      	ldr	r3, [pc, #24]	@ (8002a6c <__NVIC_SetPriorityGrouping+0x44>)
 8002a52:	4313      	orrs	r3, r2
 8002a54:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002a56:	4a04      	ldr	r2, [pc, #16]	@ (8002a68 <__NVIC_SetPriorityGrouping+0x40>)
 8002a58:	68bb      	ldr	r3, [r7, #8]
 8002a5a:	60d3      	str	r3, [r2, #12]
}
 8002a5c:	bf00      	nop
 8002a5e:	3714      	adds	r7, #20
 8002a60:	46bd      	mov	sp, r7
 8002a62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a66:	4770      	bx	lr
 8002a68:	e000ed00 	.word	0xe000ed00
 8002a6c:	05fa0000 	.word	0x05fa0000

08002a70 <__NVIC_GetPriorityGrouping>:
{
 8002a70:	b480      	push	{r7}
 8002a72:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002a74:	4b04      	ldr	r3, [pc, #16]	@ (8002a88 <__NVIC_GetPriorityGrouping+0x18>)
 8002a76:	68db      	ldr	r3, [r3, #12]
 8002a78:	0a1b      	lsrs	r3, r3, #8
 8002a7a:	f003 0307 	and.w	r3, r3, #7
}
 8002a7e:	4618      	mov	r0, r3
 8002a80:	46bd      	mov	sp, r7
 8002a82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a86:	4770      	bx	lr
 8002a88:	e000ed00 	.word	0xe000ed00

08002a8c <__NVIC_EnableIRQ>:
{
 8002a8c:	b480      	push	{r7}
 8002a8e:	b083      	sub	sp, #12
 8002a90:	af00      	add	r7, sp, #0
 8002a92:	4603      	mov	r3, r0
 8002a94:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8002a96:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002a9a:	2b00      	cmp	r3, #0
 8002a9c:	db0b      	blt.n	8002ab6 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002a9e:	88fb      	ldrh	r3, [r7, #6]
 8002aa0:	f003 021f 	and.w	r2, r3, #31
 8002aa4:	4907      	ldr	r1, [pc, #28]	@ (8002ac4 <__NVIC_EnableIRQ+0x38>)
 8002aa6:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002aaa:	095b      	lsrs	r3, r3, #5
 8002aac:	2001      	movs	r0, #1
 8002aae:	fa00 f202 	lsl.w	r2, r0, r2
 8002ab2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8002ab6:	bf00      	nop
 8002ab8:	370c      	adds	r7, #12
 8002aba:	46bd      	mov	sp, r7
 8002abc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ac0:	4770      	bx	lr
 8002ac2:	bf00      	nop
 8002ac4:	e000e100 	.word	0xe000e100

08002ac8 <__NVIC_SetPriority>:
{
 8002ac8:	b480      	push	{r7}
 8002aca:	b083      	sub	sp, #12
 8002acc:	af00      	add	r7, sp, #0
 8002ace:	4603      	mov	r3, r0
 8002ad0:	6039      	str	r1, [r7, #0]
 8002ad2:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8002ad4:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002ad8:	2b00      	cmp	r3, #0
 8002ada:	db0a      	blt.n	8002af2 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002adc:	683b      	ldr	r3, [r7, #0]
 8002ade:	b2da      	uxtb	r2, r3
 8002ae0:	490c      	ldr	r1, [pc, #48]	@ (8002b14 <__NVIC_SetPriority+0x4c>)
 8002ae2:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002ae6:	0112      	lsls	r2, r2, #4
 8002ae8:	b2d2      	uxtb	r2, r2
 8002aea:	440b      	add	r3, r1
 8002aec:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8002af0:	e00a      	b.n	8002b08 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002af2:	683b      	ldr	r3, [r7, #0]
 8002af4:	b2da      	uxtb	r2, r3
 8002af6:	4908      	ldr	r1, [pc, #32]	@ (8002b18 <__NVIC_SetPriority+0x50>)
 8002af8:	88fb      	ldrh	r3, [r7, #6]
 8002afa:	f003 030f 	and.w	r3, r3, #15
 8002afe:	3b04      	subs	r3, #4
 8002b00:	0112      	lsls	r2, r2, #4
 8002b02:	b2d2      	uxtb	r2, r2
 8002b04:	440b      	add	r3, r1
 8002b06:	761a      	strb	r2, [r3, #24]
}
 8002b08:	bf00      	nop
 8002b0a:	370c      	adds	r7, #12
 8002b0c:	46bd      	mov	sp, r7
 8002b0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b12:	4770      	bx	lr
 8002b14:	e000e100 	.word	0xe000e100
 8002b18:	e000ed00 	.word	0xe000ed00

08002b1c <NVIC_EncodePriority>:
{
 8002b1c:	b480      	push	{r7}
 8002b1e:	b089      	sub	sp, #36	@ 0x24
 8002b20:	af00      	add	r7, sp, #0
 8002b22:	60f8      	str	r0, [r7, #12]
 8002b24:	60b9      	str	r1, [r7, #8]
 8002b26:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002b28:	68fb      	ldr	r3, [r7, #12]
 8002b2a:	f003 0307 	and.w	r3, r3, #7
 8002b2e:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002b30:	69fb      	ldr	r3, [r7, #28]
 8002b32:	f1c3 0307 	rsb	r3, r3, #7
 8002b36:	2b04      	cmp	r3, #4
 8002b38:	bf28      	it	cs
 8002b3a:	2304      	movcs	r3, #4
 8002b3c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002b3e:	69fb      	ldr	r3, [r7, #28]
 8002b40:	3304      	adds	r3, #4
 8002b42:	2b06      	cmp	r3, #6
 8002b44:	d902      	bls.n	8002b4c <NVIC_EncodePriority+0x30>
 8002b46:	69fb      	ldr	r3, [r7, #28]
 8002b48:	3b03      	subs	r3, #3
 8002b4a:	e000      	b.n	8002b4e <NVIC_EncodePriority+0x32>
 8002b4c:	2300      	movs	r3, #0
 8002b4e:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002b50:	f04f 32ff 	mov.w	r2, #4294967295
 8002b54:	69bb      	ldr	r3, [r7, #24]
 8002b56:	fa02 f303 	lsl.w	r3, r2, r3
 8002b5a:	43da      	mvns	r2, r3
 8002b5c:	68bb      	ldr	r3, [r7, #8]
 8002b5e:	401a      	ands	r2, r3
 8002b60:	697b      	ldr	r3, [r7, #20]
 8002b62:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002b64:	f04f 31ff 	mov.w	r1, #4294967295
 8002b68:	697b      	ldr	r3, [r7, #20]
 8002b6a:	fa01 f303 	lsl.w	r3, r1, r3
 8002b6e:	43d9      	mvns	r1, r3
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002b74:	4313      	orrs	r3, r2
}
 8002b76:	4618      	mov	r0, r3
 8002b78:	3724      	adds	r7, #36	@ 0x24
 8002b7a:	46bd      	mov	sp, r7
 8002b7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b80:	4770      	bx	lr

08002b82 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002b82:	b580      	push	{r7, lr}
 8002b84:	b082      	sub	sp, #8
 8002b86:	af00      	add	r7, sp, #0
 8002b88:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002b8a:	6878      	ldr	r0, [r7, #4]
 8002b8c:	f7ff ff4c 	bl	8002a28 <__NVIC_SetPriorityGrouping>
}
 8002b90:	bf00      	nop
 8002b92:	3708      	adds	r7, #8
 8002b94:	46bd      	mov	sp, r7
 8002b96:	bd80      	pop	{r7, pc}

08002b98 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002b98:	b580      	push	{r7, lr}
 8002b9a:	b086      	sub	sp, #24
 8002b9c:	af00      	add	r7, sp, #0
 8002b9e:	4603      	mov	r3, r0
 8002ba0:	60b9      	str	r1, [r7, #8]
 8002ba2:	607a      	str	r2, [r7, #4]
 8002ba4:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8002ba6:	f7ff ff63 	bl	8002a70 <__NVIC_GetPriorityGrouping>
 8002baa:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002bac:	687a      	ldr	r2, [r7, #4]
 8002bae:	68b9      	ldr	r1, [r7, #8]
 8002bb0:	6978      	ldr	r0, [r7, #20]
 8002bb2:	f7ff ffb3 	bl	8002b1c <NVIC_EncodePriority>
 8002bb6:	4602      	mov	r2, r0
 8002bb8:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8002bbc:	4611      	mov	r1, r2
 8002bbe:	4618      	mov	r0, r3
 8002bc0:	f7ff ff82 	bl	8002ac8 <__NVIC_SetPriority>
}
 8002bc4:	bf00      	nop
 8002bc6:	3718      	adds	r7, #24
 8002bc8:	46bd      	mov	sp, r7
 8002bca:	bd80      	pop	{r7, pc}

08002bcc <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002bcc:	b580      	push	{r7, lr}
 8002bce:	b082      	sub	sp, #8
 8002bd0:	af00      	add	r7, sp, #0
 8002bd2:	4603      	mov	r3, r0
 8002bd4:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002bd6:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002bda:	4618      	mov	r0, r3
 8002bdc:	f7ff ff56 	bl	8002a8c <__NVIC_EnableIRQ>
}
 8002be0:	bf00      	nop
 8002be2:	3708      	adds	r7, #8
 8002be4:	46bd      	mov	sp, r7
 8002be6:	bd80      	pop	{r7, pc}

08002be8 <HAL_MPU_Disable>:
/**
  * @brief  Disables the MPU
  * @retval None
  */
void HAL_MPU_Disable(void)
{
 8002be8:	b480      	push	{r7}
 8002bea:	af00      	add	r7, sp, #0
  \details Ensures the apparent order of the explicit memory operations before
           and after the instruction, without ensuring their completion.
 */
__STATIC_FORCEINLINE void __DMB(void)
{
  __ASM volatile ("dmb 0xF":::"memory");
 8002bec:	f3bf 8f5f 	dmb	sy
}
 8002bf0:	bf00      	nop
  /* Make sure outstanding transfers are done */
  __DMB();

  /* Disable fault exceptions */
  SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
 8002bf2:	4b07      	ldr	r3, [pc, #28]	@ (8002c10 <HAL_MPU_Disable+0x28>)
 8002bf4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002bf6:	4a06      	ldr	r2, [pc, #24]	@ (8002c10 <HAL_MPU_Disable+0x28>)
 8002bf8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002bfc:	6253      	str	r3, [r2, #36]	@ 0x24

  /* Disable the MPU and clear the control register*/
  MPU->CTRL = 0;
 8002bfe:	4b05      	ldr	r3, [pc, #20]	@ (8002c14 <HAL_MPU_Disable+0x2c>)
 8002c00:	2200      	movs	r2, #0
 8002c02:	605a      	str	r2, [r3, #4]
}
 8002c04:	bf00      	nop
 8002c06:	46bd      	mov	sp, r7
 8002c08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c0c:	4770      	bx	lr
 8002c0e:	bf00      	nop
 8002c10:	e000ed00 	.word	0xe000ed00
 8002c14:	e000ed90 	.word	0xe000ed90

08002c18 <HAL_MPU_Enable>:
  *            @arg MPU_PRIVILEGED_DEFAULT
  *            @arg MPU_HFNMI_PRIVDEF
  * @retval None
  */
void HAL_MPU_Enable(uint32_t MPU_Control)
{
 8002c18:	b480      	push	{r7}
 8002c1a:	b083      	sub	sp, #12
 8002c1c:	af00      	add	r7, sp, #0
 8002c1e:	6078      	str	r0, [r7, #4]
  /* Enable the MPU */
  MPU->CTRL = MPU_Control | MPU_CTRL_ENABLE_Msk;
 8002c20:	4a0b      	ldr	r2, [pc, #44]	@ (8002c50 <HAL_MPU_Enable+0x38>)
 8002c22:	687b      	ldr	r3, [r7, #4]
 8002c24:	f043 0301 	orr.w	r3, r3, #1
 8002c28:	6053      	str	r3, [r2, #4]

  /* Enable fault exceptions */
  SCB->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk;
 8002c2a:	4b0a      	ldr	r3, [pc, #40]	@ (8002c54 <HAL_MPU_Enable+0x3c>)
 8002c2c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002c2e:	4a09      	ldr	r2, [pc, #36]	@ (8002c54 <HAL_MPU_Enable+0x3c>)
 8002c30:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002c34:	6253      	str	r3, [r2, #36]	@ 0x24
  __ASM volatile ("dsb 0xF":::"memory");
 8002c36:	f3bf 8f4f 	dsb	sy
}
 8002c3a:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8002c3c:	f3bf 8f6f 	isb	sy
}
 8002c40:	bf00      	nop

  /* Ensure MPU setting take effects */
  __DSB();
  __ISB();
}
 8002c42:	bf00      	nop
 8002c44:	370c      	adds	r7, #12
 8002c46:	46bd      	mov	sp, r7
 8002c48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c4c:	4770      	bx	lr
 8002c4e:	bf00      	nop
 8002c50:	e000ed90 	.word	0xe000ed90
 8002c54:	e000ed00 	.word	0xe000ed00

08002c58 <HAL_MPU_ConfigRegion>:
  * @param MPU_Init Pointer to a MPU_Region_InitTypeDef structure that contains
  *                the initialization and configuration information.
  * @retval None
  */
void HAL_MPU_ConfigRegion(MPU_Region_InitTypeDef *MPU_Init)
{
 8002c58:	b480      	push	{r7}
 8002c5a:	b083      	sub	sp, #12
 8002c5c:	af00      	add	r7, sp, #0
 8002c5e:	6078      	str	r0, [r7, #4]
  assert_param(IS_MPU_ACCESS_BUFFERABLE(MPU_Init->IsBufferable));
  assert_param(IS_MPU_SUB_REGION_DISABLE(MPU_Init->SubRegionDisable));
  assert_param(IS_MPU_REGION_SIZE(MPU_Init->Size));

  /* Set the Region number */
  MPU->RNR = MPU_Init->Number;
 8002c60:	687b      	ldr	r3, [r7, #4]
 8002c62:	785a      	ldrb	r2, [r3, #1]
 8002c64:	4b1b      	ldr	r3, [pc, #108]	@ (8002cd4 <HAL_MPU_ConfigRegion+0x7c>)
 8002c66:	609a      	str	r2, [r3, #8]

  /* Disable the Region */
  CLEAR_BIT(MPU->RASR, MPU_RASR_ENABLE_Msk);
 8002c68:	4b1a      	ldr	r3, [pc, #104]	@ (8002cd4 <HAL_MPU_ConfigRegion+0x7c>)
 8002c6a:	691b      	ldr	r3, [r3, #16]
 8002c6c:	4a19      	ldr	r2, [pc, #100]	@ (8002cd4 <HAL_MPU_ConfigRegion+0x7c>)
 8002c6e:	f023 0301 	bic.w	r3, r3, #1
 8002c72:	6113      	str	r3, [r2, #16]

  /* Apply configuration */
  MPU->RBAR = MPU_Init->BaseAddress;
 8002c74:	4a17      	ldr	r2, [pc, #92]	@ (8002cd4 <HAL_MPU_ConfigRegion+0x7c>)
 8002c76:	687b      	ldr	r3, [r7, #4]
 8002c78:	685b      	ldr	r3, [r3, #4]
 8002c7a:	60d3      	str	r3, [r2, #12]
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8002c7c:	687b      	ldr	r3, [r7, #4]
 8002c7e:	7b1b      	ldrb	r3, [r3, #12]
 8002c80:	071a      	lsls	r2, r3, #28
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8002c82:	687b      	ldr	r3, [r7, #4]
 8002c84:	7adb      	ldrb	r3, [r3, #11]
 8002c86:	061b      	lsls	r3, r3, #24
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8002c88:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8002c8a:	687b      	ldr	r3, [r7, #4]
 8002c8c:	7a9b      	ldrb	r3, [r3, #10]
 8002c8e:	04db      	lsls	r3, r3, #19
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8002c90:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8002c92:	687b      	ldr	r3, [r7, #4]
 8002c94:	7b5b      	ldrb	r3, [r3, #13]
 8002c96:	049b      	lsls	r3, r3, #18
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8002c98:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8002c9a:	687b      	ldr	r3, [r7, #4]
 8002c9c:	7b9b      	ldrb	r3, [r3, #14]
 8002c9e:	045b      	lsls	r3, r3, #17
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8002ca0:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8002ca2:	687b      	ldr	r3, [r7, #4]
 8002ca4:	7bdb      	ldrb	r3, [r3, #15]
 8002ca6:	041b      	lsls	r3, r3, #16
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8002ca8:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8002caa:	687b      	ldr	r3, [r7, #4]
 8002cac:	7a5b      	ldrb	r3, [r3, #9]
 8002cae:	021b      	lsls	r3, r3, #8
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8002cb0:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8002cb2:	687b      	ldr	r3, [r7, #4]
 8002cb4:	7a1b      	ldrb	r3, [r3, #8]
 8002cb6:	005b      	lsls	r3, r3, #1
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8002cb8:	4313      	orrs	r3, r2
              ((uint32_t)MPU_Init->Enable                  << MPU_RASR_ENABLE_Pos);
 8002cba:	687a      	ldr	r2, [r7, #4]
 8002cbc:	7812      	ldrb	r2, [r2, #0]
 8002cbe:	4611      	mov	r1, r2
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8002cc0:	4a04      	ldr	r2, [pc, #16]	@ (8002cd4 <HAL_MPU_ConfigRegion+0x7c>)
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8002cc2:	430b      	orrs	r3, r1
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8002cc4:	6113      	str	r3, [r2, #16]
}
 8002cc6:	bf00      	nop
 8002cc8:	370c      	adds	r7, #12
 8002cca:	46bd      	mov	sp, r7
 8002ccc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cd0:	4770      	bx	lr
 8002cd2:	bf00      	nop
 8002cd4:	e000ed90 	.word	0xe000ed90

08002cd8 <HAL_ETH_Init>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Init(ETH_HandleTypeDef *heth)
{
 8002cd8:	b580      	push	{r7, lr}
 8002cda:	b084      	sub	sp, #16
 8002cdc:	af00      	add	r7, sp, #0
 8002cde:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (heth == NULL)
 8002ce0:	687b      	ldr	r3, [r7, #4]
 8002ce2:	2b00      	cmp	r3, #0
 8002ce4:	d101      	bne.n	8002cea <HAL_ETH_Init+0x12>
  {
    return HAL_ERROR;
 8002ce6:	2301      	movs	r3, #1
 8002ce8:	e0e3      	b.n	8002eb2 <HAL_ETH_Init+0x1da>
  }
  if (heth->gState == HAL_ETH_STATE_RESET)
 8002cea:	687b      	ldr	r3, [r7, #4]
 8002cec:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8002cf0:	2b00      	cmp	r3, #0
 8002cf2:	d106      	bne.n	8002d02 <HAL_ETH_Init+0x2a>
  {
    heth->gState = HAL_ETH_STATE_BUSY;
 8002cf4:	687b      	ldr	r3, [r7, #4]
 8002cf6:	2223      	movs	r2, #35	@ 0x23
 8002cf8:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    heth->MspInitCallback(heth);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC. */
    HAL_ETH_MspInit(heth);
 8002cfc:	6878      	ldr	r0, [r7, #4]
 8002cfe:	f009 ffbb 	bl	800cc78 <HAL_ETH_MspInit>

#endif /* (USE_HAL_ETH_REGISTER_CALLBACKS) */
  }

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002d02:	4b6e      	ldr	r3, [pc, #440]	@ (8002ebc <HAL_ETH_Init+0x1e4>)
 8002d04:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8002d08:	4a6c      	ldr	r2, [pc, #432]	@ (8002ebc <HAL_ETH_Init+0x1e4>)
 8002d0a:	f043 0302 	orr.w	r3, r3, #2
 8002d0e:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8002d12:	4b6a      	ldr	r3, [pc, #424]	@ (8002ebc <HAL_ETH_Init+0x1e4>)
 8002d14:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8002d18:	f003 0302 	and.w	r3, r3, #2
 8002d1c:	60bb      	str	r3, [r7, #8]
 8002d1e:	68bb      	ldr	r3, [r7, #8]

  if (heth->Init.MediaInterface == HAL_ETH_MII_MODE)
 8002d20:	687b      	ldr	r3, [r7, #4]
 8002d22:	7a1b      	ldrb	r3, [r3, #8]
 8002d24:	2b00      	cmp	r3, #0
 8002d26:	d103      	bne.n	8002d30 <HAL_ETH_Init+0x58>
  {
    HAL_SYSCFG_ETHInterfaceSelect(SYSCFG_ETH_MII);
 8002d28:	2000      	movs	r0, #0
 8002d2a:	f7ff fe69 	bl	8002a00 <HAL_SYSCFG_ETHInterfaceSelect>
 8002d2e:	e003      	b.n	8002d38 <HAL_ETH_Init+0x60>
  }
  else
  {
    HAL_SYSCFG_ETHInterfaceSelect(SYSCFG_ETH_RMII);
 8002d30:	f44f 0000 	mov.w	r0, #8388608	@ 0x800000
 8002d34:	f7ff fe64 	bl	8002a00 <HAL_SYSCFG_ETHInterfaceSelect>
  }

  /* Dummy read to sync with ETH */
  (void)SYSCFG->PMCR;
 8002d38:	4b61      	ldr	r3, [pc, #388]	@ (8002ec0 <HAL_ETH_Init+0x1e8>)
 8002d3a:	685b      	ldr	r3, [r3, #4]

  /* Ethernet Software reset */
  /* Set the SWR bit: resets all MAC subsystem internal registers and logic */
  /* After reset all the registers holds their respective reset values */
  SET_BIT(heth->Instance->DMAMR, ETH_DMAMR_SWR);
 8002d3c:	687b      	ldr	r3, [r7, #4]
 8002d3e:	681b      	ldr	r3, [r3, #0]
 8002d40:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002d44:	681b      	ldr	r3, [r3, #0]
 8002d46:	687a      	ldr	r2, [r7, #4]
 8002d48:	6812      	ldr	r2, [r2, #0]
 8002d4a:	f043 0301 	orr.w	r3, r3, #1
 8002d4e:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8002d52:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8002d54:	f7ff fe18 	bl	8002988 <HAL_GetTick>
 8002d58:	60f8      	str	r0, [r7, #12]

  /* Wait for software reset */
  while (READ_BIT(heth->Instance->DMAMR, ETH_DMAMR_SWR) > 0U)
 8002d5a:	e011      	b.n	8002d80 <HAL_ETH_Init+0xa8>
  {
    if (((HAL_GetTick() - tickstart) > ETH_SWRESET_TIMEOUT))
 8002d5c:	f7ff fe14 	bl	8002988 <HAL_GetTick>
 8002d60:	4602      	mov	r2, r0
 8002d62:	68fb      	ldr	r3, [r7, #12]
 8002d64:	1ad3      	subs	r3, r2, r3
 8002d66:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 8002d6a:	d909      	bls.n	8002d80 <HAL_ETH_Init+0xa8>
    {
      /* Set Error Code */
      heth->ErrorCode = HAL_ETH_ERROR_TIMEOUT;
 8002d6c:	687b      	ldr	r3, [r7, #4]
 8002d6e:	2204      	movs	r2, #4
 8002d70:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
      /* Set State as Error */
      heth->gState = HAL_ETH_STATE_ERROR;
 8002d74:	687b      	ldr	r3, [r7, #4]
 8002d76:	22e0      	movs	r2, #224	@ 0xe0
 8002d78:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      /* Return Error */
      return HAL_ERROR;
 8002d7c:	2301      	movs	r3, #1
 8002d7e:	e098      	b.n	8002eb2 <HAL_ETH_Init+0x1da>
  while (READ_BIT(heth->Instance->DMAMR, ETH_DMAMR_SWR) > 0U)
 8002d80:	687b      	ldr	r3, [r7, #4]
 8002d82:	681b      	ldr	r3, [r3, #0]
 8002d84:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002d88:	681b      	ldr	r3, [r3, #0]
 8002d8a:	f003 0301 	and.w	r3, r3, #1
 8002d8e:	2b00      	cmp	r3, #0
 8002d90:	d1e4      	bne.n	8002d5c <HAL_ETH_Init+0x84>
    }
  }

  /*------------------ MDIO CSR Clock Range Configuration --------------------*/
  HAL_ETH_SetMDIOClockRange(heth);
 8002d92:	6878      	ldr	r0, [r7, #4]
 8002d94:	f000 ff1c 	bl	8003bd0 <HAL_ETH_SetMDIOClockRange>

  /*------------------ MAC LPI 1US Tic Counter Configuration --------------------*/
  WRITE_REG(heth->Instance->MAC1USTCR, (((uint32_t)HAL_RCC_GetHCLKFreq() / ETH_MAC_US_TICK) - 1U));
 8002d98:	f003 fdf8 	bl	800698c <HAL_RCC_GetHCLKFreq>
 8002d9c:	4603      	mov	r3, r0
 8002d9e:	4a49      	ldr	r2, [pc, #292]	@ (8002ec4 <HAL_ETH_Init+0x1ec>)
 8002da0:	fba2 2303 	umull	r2, r3, r2, r3
 8002da4:	0c9a      	lsrs	r2, r3, #18
 8002da6:	687b      	ldr	r3, [r7, #4]
 8002da8:	681b      	ldr	r3, [r3, #0]
 8002daa:	3a01      	subs	r2, #1
 8002dac:	f8c3 20dc 	str.w	r2, [r3, #220]	@ 0xdc

  /*------------------ MAC, MTL and DMA default Configuration ----------------*/
  ETH_MACDMAConfig(heth);
 8002db0:	6878      	ldr	r0, [r7, #4]
 8002db2:	f001 f90d 	bl	8003fd0 <ETH_MACDMAConfig>

  /* SET DSL to 64 bit */
  MODIFY_REG(heth->Instance->DMACCR, ETH_DMACCR_DSL, ETH_DMACCR_DSL_64BIT);
 8002db6:	687b      	ldr	r3, [r7, #4]
 8002db8:	681b      	ldr	r3, [r3, #0]
 8002dba:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002dbe:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
 8002dc2:	f423 13e0 	bic.w	r3, r3, #1835008	@ 0x1c0000
 8002dc6:	687a      	ldr	r2, [r7, #4]
 8002dc8:	6812      	ldr	r2, [r2, #0]
 8002dca:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8002dce:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8002dd2:	f8c2 3100 	str.w	r3, [r2, #256]	@ 0x100

  /* Set Receive Buffers Length (must be a multiple of 4) */
  if ((heth->Init.RxBuffLen % 0x4U) != 0x0U)
 8002dd6:	687b      	ldr	r3, [r7, #4]
 8002dd8:	695b      	ldr	r3, [r3, #20]
 8002dda:	f003 0303 	and.w	r3, r3, #3
 8002dde:	2b00      	cmp	r3, #0
 8002de0:	d009      	beq.n	8002df6 <HAL_ETH_Init+0x11e>
  {
    /* Set Error Code */
    heth->ErrorCode = HAL_ETH_ERROR_PARAM;
 8002de2:	687b      	ldr	r3, [r7, #4]
 8002de4:	2201      	movs	r2, #1
 8002de6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
    /* Set State as Error */
    heth->gState = HAL_ETH_STATE_ERROR;
 8002dea:	687b      	ldr	r3, [r7, #4]
 8002dec:	22e0      	movs	r2, #224	@ 0xe0
 8002dee:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    /* Return Error */
    return HAL_ERROR;
 8002df2:	2301      	movs	r3, #1
 8002df4:	e05d      	b.n	8002eb2 <HAL_ETH_Init+0x1da>
  }
  else
  {
    MODIFY_REG(heth->Instance->DMACRCR, ETH_DMACRCR_RBSZ, ((heth->Init.RxBuffLen) << 1));
 8002df6:	687b      	ldr	r3, [r7, #4]
 8002df8:	681b      	ldr	r3, [r3, #0]
 8002dfa:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002dfe:	f8d3 2108 	ldr.w	r2, [r3, #264]	@ 0x108
 8002e02:	4b31      	ldr	r3, [pc, #196]	@ (8002ec8 <HAL_ETH_Init+0x1f0>)
 8002e04:	4013      	ands	r3, r2
 8002e06:	687a      	ldr	r2, [r7, #4]
 8002e08:	6952      	ldr	r2, [r2, #20]
 8002e0a:	0051      	lsls	r1, r2, #1
 8002e0c:	687a      	ldr	r2, [r7, #4]
 8002e0e:	6812      	ldr	r2, [r2, #0]
 8002e10:	430b      	orrs	r3, r1
 8002e12:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8002e16:	f8c2 3108 	str.w	r3, [r2, #264]	@ 0x108
  }

  /*------------------ DMA Tx Descriptors Configuration ----------------------*/
  ETH_DMATxDescListInit(heth);
 8002e1a:	6878      	ldr	r0, [r7, #4]
 8002e1c:	f001 f975 	bl	800410a <ETH_DMATxDescListInit>

  /*------------------ DMA Rx Descriptors Configuration ----------------------*/
  ETH_DMARxDescListInit(heth);
 8002e20:	6878      	ldr	r0, [r7, #4]
 8002e22:	f001 f9bb 	bl	800419c <ETH_DMARxDescListInit>

  /*--------------------- ETHERNET MAC Address Configuration ------------------*/
  /* Set MAC addr bits 32 to 47 */
  heth->Instance->MACA0HR = (((uint32_t)(heth->Init.MACAddr[5]) << 8) | (uint32_t)heth->Init.MACAddr[4]);
 8002e26:	687b      	ldr	r3, [r7, #4]
 8002e28:	685b      	ldr	r3, [r3, #4]
 8002e2a:	3305      	adds	r3, #5
 8002e2c:	781b      	ldrb	r3, [r3, #0]
 8002e2e:	021a      	lsls	r2, r3, #8
 8002e30:	687b      	ldr	r3, [r7, #4]
 8002e32:	685b      	ldr	r3, [r3, #4]
 8002e34:	3304      	adds	r3, #4
 8002e36:	781b      	ldrb	r3, [r3, #0]
 8002e38:	4619      	mov	r1, r3
 8002e3a:	687b      	ldr	r3, [r7, #4]
 8002e3c:	681b      	ldr	r3, [r3, #0]
 8002e3e:	430a      	orrs	r2, r1
 8002e40:	f8c3 2300 	str.w	r2, [r3, #768]	@ 0x300
  /* Set MAC addr bits 0 to 31 */
  heth->Instance->MACA0LR = (((uint32_t)(heth->Init.MACAddr[3]) << 24) | ((uint32_t)(heth->Init.MACAddr[2]) << 16) |
 8002e44:	687b      	ldr	r3, [r7, #4]
 8002e46:	685b      	ldr	r3, [r3, #4]
 8002e48:	3303      	adds	r3, #3
 8002e4a:	781b      	ldrb	r3, [r3, #0]
 8002e4c:	061a      	lsls	r2, r3, #24
 8002e4e:	687b      	ldr	r3, [r7, #4]
 8002e50:	685b      	ldr	r3, [r3, #4]
 8002e52:	3302      	adds	r3, #2
 8002e54:	781b      	ldrb	r3, [r3, #0]
 8002e56:	041b      	lsls	r3, r3, #16
 8002e58:	431a      	orrs	r2, r3
                             ((uint32_t)(heth->Init.MACAddr[1]) << 8) | (uint32_t)heth->Init.MACAddr[0]);
 8002e5a:	687b      	ldr	r3, [r7, #4]
 8002e5c:	685b      	ldr	r3, [r3, #4]
 8002e5e:	3301      	adds	r3, #1
 8002e60:	781b      	ldrb	r3, [r3, #0]
 8002e62:	021b      	lsls	r3, r3, #8
  heth->Instance->MACA0LR = (((uint32_t)(heth->Init.MACAddr[3]) << 24) | ((uint32_t)(heth->Init.MACAddr[2]) << 16) |
 8002e64:	431a      	orrs	r2, r3
                             ((uint32_t)(heth->Init.MACAddr[1]) << 8) | (uint32_t)heth->Init.MACAddr[0]);
 8002e66:	687b      	ldr	r3, [r7, #4]
 8002e68:	685b      	ldr	r3, [r3, #4]
 8002e6a:	781b      	ldrb	r3, [r3, #0]
 8002e6c:	4619      	mov	r1, r3
  heth->Instance->MACA0LR = (((uint32_t)(heth->Init.MACAddr[3]) << 24) | ((uint32_t)(heth->Init.MACAddr[2]) << 16) |
 8002e6e:	687b      	ldr	r3, [r7, #4]
 8002e70:	681b      	ldr	r3, [r3, #0]
                             ((uint32_t)(heth->Init.MACAddr[1]) << 8) | (uint32_t)heth->Init.MACAddr[0]);
 8002e72:	430a      	orrs	r2, r1
  heth->Instance->MACA0LR = (((uint32_t)(heth->Init.MACAddr[3]) << 24) | ((uint32_t)(heth->Init.MACAddr[2]) << 16) |
 8002e74:	f8c3 2304 	str.w	r2, [r3, #772]	@ 0x304

  /* Disable Rx MMC Interrupts */
  SET_BIT(heth->Instance->MMCRIMR, ETH_MMCRIMR_RXLPITRCIM | ETH_MMCRIMR_RXLPIUSCIM | \
 8002e78:	687b      	ldr	r3, [r7, #4]
 8002e7a:	681b      	ldr	r3, [r3, #0]
 8002e7c:	f8d3 170c 	ldr.w	r1, [r3, #1804]	@ 0x70c
 8002e80:	687b      	ldr	r3, [r7, #4]
 8002e82:	681a      	ldr	r2, [r3, #0]
 8002e84:	4b11      	ldr	r3, [pc, #68]	@ (8002ecc <HAL_ETH_Init+0x1f4>)
 8002e86:	430b      	orrs	r3, r1
 8002e88:	f8c2 370c 	str.w	r3, [r2, #1804]	@ 0x70c
          ETH_MMCRIMR_RXUCGPIM | ETH_MMCRIMR_RXALGNERPIM | ETH_MMCRIMR_RXCRCERPIM);

  /* Disable Tx MMC Interrupts */
  SET_BIT(heth->Instance->MMCTIMR, ETH_MMCTIMR_TXLPITRCIM | ETH_MMCTIMR_TXLPIUSCIM | \
 8002e8c:	687b      	ldr	r3, [r7, #4]
 8002e8e:	681b      	ldr	r3, [r3, #0]
 8002e90:	f8d3 1710 	ldr.w	r1, [r3, #1808]	@ 0x710
 8002e94:	687b      	ldr	r3, [r7, #4]
 8002e96:	681a      	ldr	r2, [r3, #0]
 8002e98:	4b0d      	ldr	r3, [pc, #52]	@ (8002ed0 <HAL_ETH_Init+0x1f8>)
 8002e9a:	430b      	orrs	r3, r1
 8002e9c:	f8c2 3710 	str.w	r3, [r2, #1808]	@ 0x710
          ETH_MMCTIMR_TXGPKTIM | ETH_MMCTIMR_TXMCOLGPIM | ETH_MMCTIMR_TXSCOLGPIM);

  heth->ErrorCode = HAL_ETH_ERROR_NONE;
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	2200      	movs	r2, #0
 8002ea4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  heth->gState = HAL_ETH_STATE_READY;
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	2210      	movs	r2, #16
 8002eac:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8002eb0:	2300      	movs	r3, #0
}
 8002eb2:	4618      	mov	r0, r3
 8002eb4:	3710      	adds	r7, #16
 8002eb6:	46bd      	mov	sp, r7
 8002eb8:	bd80      	pop	{r7, pc}
 8002eba:	bf00      	nop
 8002ebc:	58024400 	.word	0x58024400
 8002ec0:	58000400 	.word	0x58000400
 8002ec4:	431bde83 	.word	0x431bde83
 8002ec8:	ffff8001 	.word	0xffff8001
 8002ecc:	0c020060 	.word	0x0c020060
 8002ed0:	0c20c000 	.word	0x0c20c000

08002ed4 <HAL_ETH_Start_IT>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Start_IT(ETH_HandleTypeDef *heth)
{
 8002ed4:	b580      	push	{r7, lr}
 8002ed6:	b082      	sub	sp, #8
 8002ed8:	af00      	add	r7, sp, #0
 8002eda:	6078      	str	r0, [r7, #4]
  if (heth->gState == HAL_ETH_STATE_READY)
 8002edc:	687b      	ldr	r3, [r7, #4]
 8002ede:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8002ee2:	2b10      	cmp	r3, #16
 8002ee4:	d165      	bne.n	8002fb2 <HAL_ETH_Start_IT+0xde>
  {
    heth->gState = HAL_ETH_STATE_BUSY;
 8002ee6:	687b      	ldr	r3, [r7, #4]
 8002ee8:	2223      	movs	r2, #35	@ 0x23
 8002eea:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

    /* save IT mode to ETH Handle */
    heth->RxDescList.ItMode = 1U;
 8002eee:	687b      	ldr	r3, [r7, #4]
 8002ef0:	2201      	movs	r2, #1
 8002ef2:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Set number of descriptors to build */
    heth->RxDescList.RxBuildDescCnt = ETH_RX_DESC_CNT;
 8002ef4:	687b      	ldr	r3, [r7, #4]
 8002ef6:	2204      	movs	r2, #4
 8002ef8:	66da      	str	r2, [r3, #108]	@ 0x6c

    /* Build all descriptors */
    ETH_UpdateDescriptor(heth);
 8002efa:	6878      	ldr	r0, [r7, #4]
 8002efc:	f000 f9e4 	bl	80032c8 <ETH_UpdateDescriptor>

    /* Enable the DMA transmission */
    SET_BIT(heth->Instance->DMACTCR, ETH_DMACTCR_ST);
 8002f00:	687b      	ldr	r3, [r7, #4]
 8002f02:	681b      	ldr	r3, [r3, #0]
 8002f04:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002f08:	f8d3 3104 	ldr.w	r3, [r3, #260]	@ 0x104
 8002f0c:	687a      	ldr	r2, [r7, #4]
 8002f0e:	6812      	ldr	r2, [r2, #0]
 8002f10:	f043 0301 	orr.w	r3, r3, #1
 8002f14:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8002f18:	f8c2 3104 	str.w	r3, [r2, #260]	@ 0x104

    /* Enable the DMA reception */
    SET_BIT(heth->Instance->DMACRCR, ETH_DMACRCR_SR);
 8002f1c:	687b      	ldr	r3, [r7, #4]
 8002f1e:	681b      	ldr	r3, [r3, #0]
 8002f20:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002f24:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 8002f28:	687a      	ldr	r2, [r7, #4]
 8002f2a:	6812      	ldr	r2, [r2, #0]
 8002f2c:	f043 0301 	orr.w	r3, r3, #1
 8002f30:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8002f34:	f8c2 3108 	str.w	r3, [r2, #264]	@ 0x108

    /* Clear Tx and Rx process stopped flags */
    heth->Instance->DMACSR |= (ETH_DMACSR_TPS | ETH_DMACSR_RPS);
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	681b      	ldr	r3, [r3, #0]
 8002f3c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002f40:	f8d3 3160 	ldr.w	r3, [r3, #352]	@ 0x160
 8002f44:	687a      	ldr	r2, [r7, #4]
 8002f46:	6812      	ldr	r2, [r2, #0]
 8002f48:	f443 7381 	orr.w	r3, r3, #258	@ 0x102
 8002f4c:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8002f50:	f8c2 3160 	str.w	r3, [r2, #352]	@ 0x160

    /* Set the Flush Transmit FIFO bit */
    SET_BIT(heth->Instance->MTLTQOMR, ETH_MTLTQOMR_FTQ);
 8002f54:	687b      	ldr	r3, [r7, #4]
 8002f56:	681b      	ldr	r3, [r3, #0]
 8002f58:	f8d3 2d00 	ldr.w	r2, [r3, #3328]	@ 0xd00
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	681b      	ldr	r3, [r3, #0]
 8002f60:	f042 0201 	orr.w	r2, r2, #1
 8002f64:	f8c3 2d00 	str.w	r2, [r3, #3328]	@ 0xd00

    /* Enable the MAC transmission */
    SET_BIT(heth->Instance->MACCR, ETH_MACCR_TE);
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	681b      	ldr	r3, [r3, #0]
 8002f6c:	681a      	ldr	r2, [r3, #0]
 8002f6e:	687b      	ldr	r3, [r7, #4]
 8002f70:	681b      	ldr	r3, [r3, #0]
 8002f72:	f042 0202 	orr.w	r2, r2, #2
 8002f76:	601a      	str	r2, [r3, #0]

    /* Enable the MAC reception */
    SET_BIT(heth->Instance->MACCR, ETH_MACCR_RE);
 8002f78:	687b      	ldr	r3, [r7, #4]
 8002f7a:	681b      	ldr	r3, [r3, #0]
 8002f7c:	681a      	ldr	r2, [r3, #0]
 8002f7e:	687b      	ldr	r3, [r7, #4]
 8002f80:	681b      	ldr	r3, [r3, #0]
 8002f82:	f042 0201 	orr.w	r2, r2, #1
 8002f86:	601a      	str	r2, [r3, #0]
    /* Enable ETH DMA interrupts:
    - Tx complete interrupt
    - Rx complete interrupt
    - Fatal bus interrupt
    */
    __HAL_ETH_DMA_ENABLE_IT(heth, (ETH_DMACIER_NIE | ETH_DMACIER_RIE | ETH_DMACIER_TIE  |
 8002f88:	687b      	ldr	r3, [r7, #4]
 8002f8a:	681b      	ldr	r3, [r3, #0]
 8002f8c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002f90:	f8d3 1134 	ldr.w	r1, [r3, #308]	@ 0x134
 8002f94:	687b      	ldr	r3, [r7, #4]
 8002f96:	681a      	ldr	r2, [r3, #0]
 8002f98:	f24d 03c1 	movw	r3, #53441	@ 0xd0c1
 8002f9c:	430b      	orrs	r3, r1
 8002f9e:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8002fa2:	f8c2 3134 	str.w	r3, [r2, #308]	@ 0x134
                                   ETH_DMACIER_FBEE | ETH_DMACIER_AIE | ETH_DMACIER_RBUE));

    heth->gState = HAL_ETH_STATE_STARTED;
 8002fa6:	687b      	ldr	r3, [r7, #4]
 8002fa8:	2223      	movs	r2, #35	@ 0x23
 8002faa:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    return HAL_OK;
 8002fae:	2300      	movs	r3, #0
 8002fb0:	e000      	b.n	8002fb4 <HAL_ETH_Start_IT+0xe0>
  }
  else
  {
    return HAL_ERROR;
 8002fb2:	2301      	movs	r3, #1
  }
}
 8002fb4:	4618      	mov	r0, r3
 8002fb6:	3708      	adds	r7, #8
 8002fb8:	46bd      	mov	sp, r7
 8002fba:	bd80      	pop	{r7, pc}

08002fbc <HAL_ETH_Stop_IT>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Stop_IT(ETH_HandleTypeDef *heth)
{
 8002fbc:	b480      	push	{r7}
 8002fbe:	b085      	sub	sp, #20
 8002fc0:	af00      	add	r7, sp, #0
 8002fc2:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmarxdesc;
  uint32_t descindex;

  if (heth->gState == HAL_ETH_STATE_STARTED)
 8002fc4:	687b      	ldr	r3, [r7, #4]
 8002fc6:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8002fca:	2b23      	cmp	r3, #35	@ 0x23
 8002fcc:	d165      	bne.n	800309a <HAL_ETH_Stop_IT+0xde>
  {
    /* Set the ETH peripheral state to BUSY */
    heth->gState = HAL_ETH_STATE_BUSY;
 8002fce:	687b      	ldr	r3, [r7, #4]
 8002fd0:	2223      	movs	r2, #35	@ 0x23
 8002fd2:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    /* Disable interrupts:
    - Tx complete interrupt
    - Rx complete interrupt
    - Fatal bus interrupt
    */
    __HAL_ETH_DMA_DISABLE_IT(heth, (ETH_DMACIER_NIE | ETH_DMACIER_RIE | ETH_DMACIER_TIE  |
 8002fd6:	687b      	ldr	r3, [r7, #4]
 8002fd8:	681b      	ldr	r3, [r3, #0]
 8002fda:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002fde:	f8d3 1134 	ldr.w	r1, [r3, #308]	@ 0x134
 8002fe2:	687b      	ldr	r3, [r7, #4]
 8002fe4:	681a      	ldr	r2, [r3, #0]
 8002fe6:	4b30      	ldr	r3, [pc, #192]	@ (80030a8 <HAL_ETH_Stop_IT+0xec>)
 8002fe8:	400b      	ands	r3, r1
 8002fea:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8002fee:	f8c2 3134 	str.w	r3, [r2, #308]	@ 0x134
                                    ETH_DMACIER_FBEE | ETH_DMACIER_AIE | ETH_DMACIER_RBUE));

    /* Disable the DMA transmission */
    CLEAR_BIT(heth->Instance->DMACTCR, ETH_DMACTCR_ST);
 8002ff2:	687b      	ldr	r3, [r7, #4]
 8002ff4:	681b      	ldr	r3, [r3, #0]
 8002ff6:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002ffa:	f8d3 3104 	ldr.w	r3, [r3, #260]	@ 0x104
 8002ffe:	687a      	ldr	r2, [r7, #4]
 8003000:	6812      	ldr	r2, [r2, #0]
 8003002:	f023 0301 	bic.w	r3, r3, #1
 8003006:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 800300a:	f8c2 3104 	str.w	r3, [r2, #260]	@ 0x104

    /* Disable the DMA reception */
    CLEAR_BIT(heth->Instance->DMACRCR, ETH_DMACRCR_SR);
 800300e:	687b      	ldr	r3, [r7, #4]
 8003010:	681b      	ldr	r3, [r3, #0]
 8003012:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8003016:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 800301a:	687a      	ldr	r2, [r7, #4]
 800301c:	6812      	ldr	r2, [r2, #0]
 800301e:	f023 0301 	bic.w	r3, r3, #1
 8003022:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8003026:	f8c2 3108 	str.w	r3, [r2, #264]	@ 0x108

    /* Disable the MAC reception */
    CLEAR_BIT(heth->Instance->MACCR, ETH_MACCR_RE);
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	681b      	ldr	r3, [r3, #0]
 800302e:	681a      	ldr	r2, [r3, #0]
 8003030:	687b      	ldr	r3, [r7, #4]
 8003032:	681b      	ldr	r3, [r3, #0]
 8003034:	f022 0201 	bic.w	r2, r2, #1
 8003038:	601a      	str	r2, [r3, #0]

    /* Set the Flush Transmit FIFO bit */
    SET_BIT(heth->Instance->MTLTQOMR, ETH_MTLTQOMR_FTQ);
 800303a:	687b      	ldr	r3, [r7, #4]
 800303c:	681b      	ldr	r3, [r3, #0]
 800303e:	f8d3 2d00 	ldr.w	r2, [r3, #3328]	@ 0xd00
 8003042:	687b      	ldr	r3, [r7, #4]
 8003044:	681b      	ldr	r3, [r3, #0]
 8003046:	f042 0201 	orr.w	r2, r2, #1
 800304a:	f8c3 2d00 	str.w	r2, [r3, #3328]	@ 0xd00

    /* Disable the MAC transmission */
    CLEAR_BIT(heth->Instance->MACCR, ETH_MACCR_TE);
 800304e:	687b      	ldr	r3, [r7, #4]
 8003050:	681b      	ldr	r3, [r3, #0]
 8003052:	681a      	ldr	r2, [r3, #0]
 8003054:	687b      	ldr	r3, [r7, #4]
 8003056:	681b      	ldr	r3, [r3, #0]
 8003058:	f022 0202 	bic.w	r2, r2, #2
 800305c:	601a      	str	r2, [r3, #0]

    /* Clear IOC bit to all Rx descriptors */
    for (descindex = 0; descindex < (uint32_t)ETH_RX_DESC_CNT; descindex++)
 800305e:	2300      	movs	r3, #0
 8003060:	60fb      	str	r3, [r7, #12]
 8003062:	e00e      	b.n	8003082 <HAL_ETH_Stop_IT+0xc6>
    {
      dmarxdesc = (ETH_DMADescTypeDef *)heth->RxDescList.RxDesc[descindex];
 8003064:	687b      	ldr	r3, [r7, #4]
 8003066:	68fa      	ldr	r2, [r7, #12]
 8003068:	3212      	adds	r2, #18
 800306a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800306e:	60bb      	str	r3, [r7, #8]
      CLEAR_BIT(dmarxdesc->DESC3, ETH_DMARXNDESCRF_IOC);
 8003070:	68bb      	ldr	r3, [r7, #8]
 8003072:	68db      	ldr	r3, [r3, #12]
 8003074:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 8003078:	68bb      	ldr	r3, [r7, #8]
 800307a:	60da      	str	r2, [r3, #12]
    for (descindex = 0; descindex < (uint32_t)ETH_RX_DESC_CNT; descindex++)
 800307c:	68fb      	ldr	r3, [r7, #12]
 800307e:	3301      	adds	r3, #1
 8003080:	60fb      	str	r3, [r7, #12]
 8003082:	68fb      	ldr	r3, [r7, #12]
 8003084:	2b03      	cmp	r3, #3
 8003086:	d9ed      	bls.n	8003064 <HAL_ETH_Stop_IT+0xa8>
    }

    heth->RxDescList.ItMode = 0U;
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	2200      	movs	r2, #0
 800308c:	659a      	str	r2, [r3, #88]	@ 0x58

    heth->gState = HAL_ETH_STATE_READY;
 800308e:	687b      	ldr	r3, [r7, #4]
 8003090:	2210      	movs	r2, #16
 8003092:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

    /* Return function status */
    return HAL_OK;
 8003096:	2300      	movs	r3, #0
 8003098:	e000      	b.n	800309c <HAL_ETH_Stop_IT+0xe0>
  }
  else
  {
    return HAL_ERROR;
 800309a:	2301      	movs	r3, #1
  }
}
 800309c:	4618      	mov	r0, r3
 800309e:	3714      	adds	r7, #20
 80030a0:	46bd      	mov	sp, r7
 80030a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030a6:	4770      	bx	lr
 80030a8:	ffff2f3e 	.word	0xffff2f3e

080030ac <HAL_ETH_Transmit_IT>:
  *         the configuration information for ETHERNET module
  * @param  pTxConfig: Hold the configuration of packet to be transmitted
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Transmit_IT(ETH_HandleTypeDef *heth, ETH_TxPacketConfigTypeDef *pTxConfig)
{
 80030ac:	b580      	push	{r7, lr}
 80030ae:	b082      	sub	sp, #8
 80030b0:	af00      	add	r7, sp, #0
 80030b2:	6078      	str	r0, [r7, #4]
 80030b4:	6039      	str	r1, [r7, #0]
  if (pTxConfig == NULL)
 80030b6:	683b      	ldr	r3, [r7, #0]
 80030b8:	2b00      	cmp	r3, #0
 80030ba:	d109      	bne.n	80030d0 <HAL_ETH_Transmit_IT+0x24>
  {
    heth->ErrorCode |= HAL_ETH_ERROR_PARAM;
 80030bc:	687b      	ldr	r3, [r7, #4]
 80030be:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80030c2:	f043 0201 	orr.w	r2, r3, #1
 80030c6:	687b      	ldr	r3, [r7, #4]
 80030c8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
    return HAL_ERROR;
 80030cc:	2301      	movs	r3, #1
 80030ce:	e03a      	b.n	8003146 <HAL_ETH_Transmit_IT+0x9a>
  }

  if (heth->gState == HAL_ETH_STATE_STARTED)
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80030d6:	2b23      	cmp	r3, #35	@ 0x23
 80030d8:	d134      	bne.n	8003144 <HAL_ETH_Transmit_IT+0x98>
  {
    /* Save the packet pointer to release.  */
    heth->TxDescList.CurrentPacketAddress = (uint32_t *)pTxConfig->pData;
 80030da:	683b      	ldr	r3, [r7, #0]
 80030dc:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80030de:	687b      	ldr	r3, [r7, #4]
 80030e0:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Config DMA Tx descriptor by Tx Packet info */
    if (ETH_Prepare_Tx_Descriptors(heth, pTxConfig, 1) != HAL_ETH_ERROR_NONE)
 80030e2:	2201      	movs	r2, #1
 80030e4:	6839      	ldr	r1, [r7, #0]
 80030e6:	6878      	ldr	r0, [r7, #4]
 80030e8:	f001 f8b6 	bl	8004258 <ETH_Prepare_Tx_Descriptors>
 80030ec:	4603      	mov	r3, r0
 80030ee:	2b00      	cmp	r3, #0
 80030f0:	d009      	beq.n	8003106 <HAL_ETH_Transmit_IT+0x5a>
    {
      heth->ErrorCode |= HAL_ETH_ERROR_BUSY;
 80030f2:	687b      	ldr	r3, [r7, #4]
 80030f4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80030f8:	f043 0202 	orr.w	r2, r3, #2
 80030fc:	687b      	ldr	r3, [r7, #4]
 80030fe:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
      return HAL_ERROR;
 8003102:	2301      	movs	r3, #1
 8003104:	e01f      	b.n	8003146 <HAL_ETH_Transmit_IT+0x9a>
  __ASM volatile ("dsb 0xF":::"memory");
 8003106:	f3bf 8f4f 	dsb	sy
}
 800310a:	bf00      	nop

    /* Ensure completion of descriptor preparation before transmission start */
    __DSB();

    /* Incr current tx desc index */
    INCR_TX_DESC_INDEX(heth->TxDescList.CurTxDesc, 1U);
 800310c:	687b      	ldr	r3, [r7, #4]
 800310e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003110:	1c5a      	adds	r2, r3, #1
 8003112:	687b      	ldr	r3, [r7, #4]
 8003114:	629a      	str	r2, [r3, #40]	@ 0x28
 8003116:	687b      	ldr	r3, [r7, #4]
 8003118:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800311a:	2b03      	cmp	r3, #3
 800311c:	d904      	bls.n	8003128 <HAL_ETH_Transmit_IT+0x7c>
 800311e:	687b      	ldr	r3, [r7, #4]
 8003120:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003122:	1f1a      	subs	r2, r3, #4
 8003124:	687b      	ldr	r3, [r7, #4]
 8003126:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Start transmission */
    /* issue a poll command to Tx DMA by writing address of next immediate free descriptor */
    WRITE_REG(heth->Instance->DMACTDTPR, (uint32_t)(heth->TxDescList.TxDesc[heth->TxDescList.CurTxDesc]));
 8003128:	687b      	ldr	r3, [r7, #4]
 800312a:	6a99      	ldr	r1, [r3, #40]	@ 0x28
 800312c:	687b      	ldr	r3, [r7, #4]
 800312e:	681a      	ldr	r2, [r3, #0]
 8003130:	687b      	ldr	r3, [r7, #4]
 8003132:	3106      	adds	r1, #6
 8003134:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8003138:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 800313c:	f8c2 3120 	str.w	r3, [r2, #288]	@ 0x120

    return HAL_OK;
 8003140:	2300      	movs	r3, #0
 8003142:	e000      	b.n	8003146 <HAL_ETH_Transmit_IT+0x9a>

  }
  else
  {
    return HAL_ERROR;
 8003144:	2301      	movs	r3, #1
  }
}
 8003146:	4618      	mov	r0, r3
 8003148:	3708      	adds	r7, #8
 800314a:	46bd      	mov	sp, r7
 800314c:	bd80      	pop	{r7, pc}

0800314e <HAL_ETH_ReadData>:
  *         the configuration information for ETHERNET module
  * @param  pAppBuff: Pointer to an application buffer to receive the packet.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_ReadData(ETH_HandleTypeDef *heth, void **pAppBuff)
{
 800314e:	b580      	push	{r7, lr}
 8003150:	b088      	sub	sp, #32
 8003152:	af00      	add	r7, sp, #0
 8003154:	6078      	str	r0, [r7, #4]
 8003156:	6039      	str	r1, [r7, #0]
  uint32_t descidx;
  ETH_DMADescTypeDef *dmarxdesc;
  uint32_t desccnt = 0U;
 8003158:	2300      	movs	r3, #0
 800315a:	617b      	str	r3, [r7, #20]
  uint32_t desccntmax;
  uint32_t bufflength;
  uint8_t rxdataready = 0U;
 800315c:	2300      	movs	r3, #0
 800315e:	74fb      	strb	r3, [r7, #19]

  if (pAppBuff == NULL)
 8003160:	683b      	ldr	r3, [r7, #0]
 8003162:	2b00      	cmp	r3, #0
 8003164:	d109      	bne.n	800317a <HAL_ETH_ReadData+0x2c>
  {
    heth->ErrorCode |= HAL_ETH_ERROR_PARAM;
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800316c:	f043 0201 	orr.w	r2, r3, #1
 8003170:	687b      	ldr	r3, [r7, #4]
 8003172:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
    return HAL_ERROR;
 8003176:	2301      	movs	r3, #1
 8003178:	e0a2      	b.n	80032c0 <HAL_ETH_ReadData+0x172>
  }

  if (heth->gState != HAL_ETH_STATE_STARTED)
 800317a:	687b      	ldr	r3, [r7, #4]
 800317c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003180:	2b23      	cmp	r3, #35	@ 0x23
 8003182:	d001      	beq.n	8003188 <HAL_ETH_ReadData+0x3a>
  {
    return HAL_ERROR;
 8003184:	2301      	movs	r3, #1
 8003186:	e09b      	b.n	80032c0 <HAL_ETH_ReadData+0x172>
  }

  descidx = heth->RxDescList.RxDescIdx;
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800318c:	61fb      	str	r3, [r7, #28]
  dmarxdesc = (ETH_DMADescTypeDef *)heth->RxDescList.RxDesc[descidx];
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	69fa      	ldr	r2, [r7, #28]
 8003192:	3212      	adds	r2, #18
 8003194:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003198:	61bb      	str	r3, [r7, #24]
  desccntmax = ETH_RX_DESC_CNT - heth->RxDescList.RxBuildDescCnt;
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800319e:	f1c3 0304 	rsb	r3, r3, #4
 80031a2:	60fb      	str	r3, [r7, #12]

  /* Check if descriptor is not owned by DMA */
  while ((READ_BIT(dmarxdesc->DESC3, ETH_DMARXNDESCWBF_OWN) == (uint32_t)RESET) && (desccnt < desccntmax)
 80031a4:	e064      	b.n	8003270 <HAL_ETH_ReadData+0x122>
         && (rxdataready == 0U))
  {
    if (READ_BIT(dmarxdesc->DESC3,  ETH_DMARXNDESCWBF_CTXT)  != (uint32_t)RESET)
 80031a6:	69bb      	ldr	r3, [r7, #24]
 80031a8:	68db      	ldr	r3, [r3, #12]
 80031aa:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 80031ae:	2b00      	cmp	r3, #0
 80031b0:	d007      	beq.n	80031c2 <HAL_ETH_ReadData+0x74>
    {
      /* Get timestamp high */
      heth->RxDescList.TimeStamp.TimeStampHigh = dmarxdesc->DESC1;
 80031b2:	69bb      	ldr	r3, [r7, #24]
 80031b4:	685a      	ldr	r2, [r3, #4]
 80031b6:	687b      	ldr	r3, [r7, #4]
 80031b8:	679a      	str	r2, [r3, #120]	@ 0x78
      /* Get timestamp low */
      heth->RxDescList.TimeStamp.TimeStampLow  = dmarxdesc->DESC0;
 80031ba:	69bb      	ldr	r3, [r7, #24]
 80031bc:	681a      	ldr	r2, [r3, #0]
 80031be:	687b      	ldr	r3, [r7, #4]
 80031c0:	675a      	str	r2, [r3, #116]	@ 0x74
    }
    if ((READ_BIT(dmarxdesc->DESC3, ETH_DMARXNDESCWBF_FD) != (uint32_t)RESET) || (heth->RxDescList.pRxStart != NULL))
 80031c2:	69bb      	ldr	r3, [r7, #24]
 80031c4:	68db      	ldr	r3, [r3, #12]
 80031c6:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80031ca:	2b00      	cmp	r3, #0
 80031cc:	d103      	bne.n	80031d6 <HAL_ETH_ReadData+0x88>
 80031ce:	687b      	ldr	r3, [r7, #4]
 80031d0:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80031d2:	2b00      	cmp	r3, #0
 80031d4:	d03a      	beq.n	800324c <HAL_ETH_ReadData+0xfe>
    {
      /* Check if first descriptor */
      if (READ_BIT(dmarxdesc->DESC3, ETH_DMARXNDESCWBF_FD) != (uint32_t)RESET)
 80031d6:	69bb      	ldr	r3, [r7, #24]
 80031d8:	68db      	ldr	r3, [r3, #12]
 80031da:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80031de:	2b00      	cmp	r3, #0
 80031e0:	d005      	beq.n	80031ee <HAL_ETH_ReadData+0xa0>
      {
        heth->RxDescList.RxDescCnt = 0;
 80031e2:	687b      	ldr	r3, [r7, #4]
 80031e4:	2200      	movs	r2, #0
 80031e6:	661a      	str	r2, [r3, #96]	@ 0x60
        heth->RxDescList.RxDataLength = 0;
 80031e8:	687b      	ldr	r3, [r7, #4]
 80031ea:	2200      	movs	r2, #0
 80031ec:	665a      	str	r2, [r3, #100]	@ 0x64
      }

      /* Get the Frame Length of the received packet: substruct 4 bytes of the CRC */
      bufflength = READ_BIT(dmarxdesc->DESC3, ETH_DMARXNDESCWBF_PL) - heth->RxDescList.RxDataLength;
 80031ee:	69bb      	ldr	r3, [r7, #24]
 80031f0:	68db      	ldr	r3, [r3, #12]
 80031f2:	f3c3 020e 	ubfx	r2, r3, #0, #15
 80031f6:	687b      	ldr	r3, [r7, #4]
 80031f8:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80031fa:	1ad3      	subs	r3, r2, r3
 80031fc:	60bb      	str	r3, [r7, #8]

      /* Check if last descriptor */
      if (READ_BIT(dmarxdesc->DESC3, ETH_DMARXNDESCWBF_LD) != (uint32_t)RESET)
 80031fe:	69bb      	ldr	r3, [r7, #24]
 8003200:	68db      	ldr	r3, [r3, #12]
 8003202:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003206:	2b00      	cmp	r3, #0
 8003208:	d005      	beq.n	8003216 <HAL_ETH_ReadData+0xc8>
      {
        /* Save Last descriptor index */
        heth->RxDescList.pRxLastRxDesc = dmarxdesc->DESC3;
 800320a:	69bb      	ldr	r3, [r7, #24]
 800320c:	68da      	ldr	r2, [r3, #12]
 800320e:	687b      	ldr	r3, [r7, #4]
 8003210:	671a      	str	r2, [r3, #112]	@ 0x70

        /* Packet ready */
        rxdataready = 1;
 8003212:	2301      	movs	r3, #1
 8003214:	74fb      	strb	r3, [r7, #19]
      /*Call registered Link callback*/
      heth->rxLinkCallback(&heth->RxDescList.pRxStart, &heth->RxDescList.pRxEnd,
                           (uint8_t *)dmarxdesc->BackupAddr0, bufflength);
#else
      /* Link callback */
      HAL_ETH_RxLinkCallback(&heth->RxDescList.pRxStart, &heth->RxDescList.pRxEnd,
 8003216:	687b      	ldr	r3, [r7, #4]
 8003218:	f103 007c 	add.w	r0, r3, #124	@ 0x7c
 800321c:	687b      	ldr	r3, [r7, #4]
 800321e:	f103 0180 	add.w	r1, r3, #128	@ 0x80
                             (uint8_t *)dmarxdesc->BackupAddr0, (uint16_t) bufflength);
 8003222:	69bb      	ldr	r3, [r7, #24]
 8003224:	691b      	ldr	r3, [r3, #16]
      HAL_ETH_RxLinkCallback(&heth->RxDescList.pRxStart, &heth->RxDescList.pRxEnd,
 8003226:	461a      	mov	r2, r3
 8003228:	68bb      	ldr	r3, [r7, #8]
 800322a:	b29b      	uxth	r3, r3
 800322c:	f009 ff06 	bl	800d03c <HAL_ETH_RxLinkCallback>
#endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */
      heth->RxDescList.RxDescCnt++;
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003234:	1c5a      	adds	r2, r3, #1
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	661a      	str	r2, [r3, #96]	@ 0x60
      heth->RxDescList.RxDataLength += bufflength;
 800323a:	687b      	ldr	r3, [r7, #4]
 800323c:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 800323e:	68bb      	ldr	r3, [r7, #8]
 8003240:	441a      	add	r2, r3
 8003242:	687b      	ldr	r3, [r7, #4]
 8003244:	665a      	str	r2, [r3, #100]	@ 0x64

      /* Clear buffer pointer */
      dmarxdesc->BackupAddr0 = 0;
 8003246:	69bb      	ldr	r3, [r7, #24]
 8003248:	2200      	movs	r2, #0
 800324a:	611a      	str	r2, [r3, #16]
    }

    /* Increment current rx descriptor index */
    INCR_RX_DESC_INDEX(descidx, 1U);
 800324c:	69fb      	ldr	r3, [r7, #28]
 800324e:	3301      	adds	r3, #1
 8003250:	61fb      	str	r3, [r7, #28]
 8003252:	69fb      	ldr	r3, [r7, #28]
 8003254:	2b03      	cmp	r3, #3
 8003256:	d902      	bls.n	800325e <HAL_ETH_ReadData+0x110>
 8003258:	69fb      	ldr	r3, [r7, #28]
 800325a:	3b04      	subs	r3, #4
 800325c:	61fb      	str	r3, [r7, #28]
    /* Get current descriptor address */
    dmarxdesc = (ETH_DMADescTypeDef *)heth->RxDescList.RxDesc[descidx];
 800325e:	687b      	ldr	r3, [r7, #4]
 8003260:	69fa      	ldr	r2, [r7, #28]
 8003262:	3212      	adds	r2, #18
 8003264:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003268:	61bb      	str	r3, [r7, #24]
    desccnt++;
 800326a:	697b      	ldr	r3, [r7, #20]
 800326c:	3301      	adds	r3, #1
 800326e:	617b      	str	r3, [r7, #20]
  while ((READ_BIT(dmarxdesc->DESC3, ETH_DMARXNDESCWBF_OWN) == (uint32_t)RESET) && (desccnt < desccntmax)
 8003270:	69bb      	ldr	r3, [r7, #24]
 8003272:	68db      	ldr	r3, [r3, #12]
         && (rxdataready == 0U))
 8003274:	2b00      	cmp	r3, #0
 8003276:	db06      	blt.n	8003286 <HAL_ETH_ReadData+0x138>
  while ((READ_BIT(dmarxdesc->DESC3, ETH_DMARXNDESCWBF_OWN) == (uint32_t)RESET) && (desccnt < desccntmax)
 8003278:	697a      	ldr	r2, [r7, #20]
 800327a:	68fb      	ldr	r3, [r7, #12]
 800327c:	429a      	cmp	r2, r3
 800327e:	d202      	bcs.n	8003286 <HAL_ETH_ReadData+0x138>
         && (rxdataready == 0U))
 8003280:	7cfb      	ldrb	r3, [r7, #19]
 8003282:	2b00      	cmp	r3, #0
 8003284:	d08f      	beq.n	80031a6 <HAL_ETH_ReadData+0x58>
  }

  heth->RxDescList.RxBuildDescCnt += desccnt;
 8003286:	687b      	ldr	r3, [r7, #4]
 8003288:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 800328a:	697b      	ldr	r3, [r7, #20]
 800328c:	441a      	add	r2, r3
 800328e:	687b      	ldr	r3, [r7, #4]
 8003290:	66da      	str	r2, [r3, #108]	@ 0x6c
  if ((heth->RxDescList.RxBuildDescCnt) != 0U)
 8003292:	687b      	ldr	r3, [r7, #4]
 8003294:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003296:	2b00      	cmp	r3, #0
 8003298:	d002      	beq.n	80032a0 <HAL_ETH_ReadData+0x152>
  {
    /* Update Descriptors */
    ETH_UpdateDescriptor(heth);
 800329a:	6878      	ldr	r0, [r7, #4]
 800329c:	f000 f814 	bl	80032c8 <ETH_UpdateDescriptor>
  }

  heth->RxDescList.RxDescIdx = descidx;
 80032a0:	687b      	ldr	r3, [r7, #4]
 80032a2:	69fa      	ldr	r2, [r7, #28]
 80032a4:	65da      	str	r2, [r3, #92]	@ 0x5c

  if (rxdataready == 1U)
 80032a6:	7cfb      	ldrb	r3, [r7, #19]
 80032a8:	2b01      	cmp	r3, #1
 80032aa:	d108      	bne.n	80032be <HAL_ETH_ReadData+0x170>
  {
    /* Return received packet */
    *pAppBuff = heth->RxDescList.pRxStart;
 80032ac:	687b      	ldr	r3, [r7, #4]
 80032ae:	6fda      	ldr	r2, [r3, #124]	@ 0x7c
 80032b0:	683b      	ldr	r3, [r7, #0]
 80032b2:	601a      	str	r2, [r3, #0]
    /* Reset first element */
    heth->RxDescList.pRxStart = NULL;
 80032b4:	687b      	ldr	r3, [r7, #4]
 80032b6:	2200      	movs	r2, #0
 80032b8:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 80032ba:	2300      	movs	r3, #0
 80032bc:	e000      	b.n	80032c0 <HAL_ETH_ReadData+0x172>
  }

  /* Packet not ready */
  return HAL_ERROR;
 80032be:	2301      	movs	r3, #1
}
 80032c0:	4618      	mov	r0, r3
 80032c2:	3720      	adds	r7, #32
 80032c4:	46bd      	mov	sp, r7
 80032c6:	bd80      	pop	{r7, pc}

080032c8 <ETH_UpdateDescriptor>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
static void ETH_UpdateDescriptor(ETH_HandleTypeDef *heth)
{
 80032c8:	b580      	push	{r7, lr}
 80032ca:	b088      	sub	sp, #32
 80032cc:	af00      	add	r7, sp, #0
 80032ce:	6078      	str	r0, [r7, #4]
  uint32_t descidx;
  uint32_t tailidx;
  uint32_t desccount;
  ETH_DMADescTypeDef *dmarxdesc;
  uint8_t *buff = NULL;
 80032d0:	2300      	movs	r3, #0
 80032d2:	60bb      	str	r3, [r7, #8]
  uint8_t allocStatus = 1U;
 80032d4:	2301      	movs	r3, #1
 80032d6:	74fb      	strb	r3, [r7, #19]

  descidx = heth->RxDescList.RxBuildDescIdx;
 80032d8:	687b      	ldr	r3, [r7, #4]
 80032da:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80032dc:	61fb      	str	r3, [r7, #28]
  dmarxdesc = (ETH_DMADescTypeDef *)heth->RxDescList.RxDesc[descidx];
 80032de:	687b      	ldr	r3, [r7, #4]
 80032e0:	69fa      	ldr	r2, [r7, #28]
 80032e2:	3212      	adds	r2, #18
 80032e4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80032e8:	617b      	str	r3, [r7, #20]
  desccount = heth->RxDescList.RxBuildDescCnt;
 80032ea:	687b      	ldr	r3, [r7, #4]
 80032ec:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80032ee:	61bb      	str	r3, [r7, #24]

  while ((desccount > 0U) && (allocStatus != 0U))
 80032f0:	e038      	b.n	8003364 <ETH_UpdateDescriptor+0x9c>
  {
    /* Check if a buffer's attached the descriptor */
    if (READ_REG(dmarxdesc->BackupAddr0) == 0U)
 80032f2:	697b      	ldr	r3, [r7, #20]
 80032f4:	691b      	ldr	r3, [r3, #16]
 80032f6:	2b00      	cmp	r3, #0
 80032f8:	d112      	bne.n	8003320 <ETH_UpdateDescriptor+0x58>
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
      /*Call registered Allocate callback*/
      heth->rxAllocateCallback(&buff);
#else
      /* Allocate callback */
      HAL_ETH_RxAllocateCallback(&buff);
 80032fa:	f107 0308 	add.w	r3, r7, #8
 80032fe:	4618      	mov	r0, r3
 8003300:	f009 fe6c 	bl	800cfdc <HAL_ETH_RxAllocateCallback>
#endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */
      if (buff == NULL)
 8003304:	68bb      	ldr	r3, [r7, #8]
 8003306:	2b00      	cmp	r3, #0
 8003308:	d102      	bne.n	8003310 <ETH_UpdateDescriptor+0x48>
      {
        allocStatus = 0U;
 800330a:	2300      	movs	r3, #0
 800330c:	74fb      	strb	r3, [r7, #19]
 800330e:	e007      	b.n	8003320 <ETH_UpdateDescriptor+0x58>
      }
      else
      {
        WRITE_REG(dmarxdesc->BackupAddr0, (uint32_t)buff);
 8003310:	68bb      	ldr	r3, [r7, #8]
 8003312:	461a      	mov	r2, r3
 8003314:	697b      	ldr	r3, [r7, #20]
 8003316:	611a      	str	r2, [r3, #16]
        WRITE_REG(dmarxdesc->DESC0, (uint32_t)buff);
 8003318:	68bb      	ldr	r3, [r7, #8]
 800331a:	461a      	mov	r2, r3
 800331c:	697b      	ldr	r3, [r7, #20]
 800331e:	601a      	str	r2, [r3, #0]
      }
    }

    if (allocStatus != 0U)
 8003320:	7cfb      	ldrb	r3, [r7, #19]
 8003322:	2b00      	cmp	r3, #0
 8003324:	d01e      	beq.n	8003364 <ETH_UpdateDescriptor+0x9c>
    {

      if (heth->RxDescList.ItMode != 0U)
 8003326:	687b      	ldr	r3, [r7, #4]
 8003328:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800332a:	2b00      	cmp	r3, #0
 800332c:	d004      	beq.n	8003338 <ETH_UpdateDescriptor+0x70>
      {
        WRITE_REG(dmarxdesc->DESC3, ETH_DMARXNDESCRF_OWN | ETH_DMARXNDESCRF_BUF1V | ETH_DMARXNDESCRF_IOC);
 800332e:	697b      	ldr	r3, [r7, #20]
 8003330:	f04f 4241 	mov.w	r2, #3238002688	@ 0xc1000000
 8003334:	60da      	str	r2, [r3, #12]
 8003336:	e003      	b.n	8003340 <ETH_UpdateDescriptor+0x78>
      }
      else
      {
        WRITE_REG(dmarxdesc->DESC3, ETH_DMARXNDESCRF_OWN | ETH_DMARXNDESCRF_BUF1V);
 8003338:	697b      	ldr	r3, [r7, #20]
 800333a:	f04f 4201 	mov.w	r2, #2164260864	@ 0x81000000
 800333e:	60da      	str	r2, [r3, #12]
      }

      /* Increment current rx descriptor index */
      INCR_RX_DESC_INDEX(descidx, 1U);
 8003340:	69fb      	ldr	r3, [r7, #28]
 8003342:	3301      	adds	r3, #1
 8003344:	61fb      	str	r3, [r7, #28]
 8003346:	69fb      	ldr	r3, [r7, #28]
 8003348:	2b03      	cmp	r3, #3
 800334a:	d902      	bls.n	8003352 <ETH_UpdateDescriptor+0x8a>
 800334c:	69fb      	ldr	r3, [r7, #28]
 800334e:	3b04      	subs	r3, #4
 8003350:	61fb      	str	r3, [r7, #28]
      /* Get current descriptor address */
      dmarxdesc = (ETH_DMADescTypeDef *)heth->RxDescList.RxDesc[descidx];
 8003352:	687b      	ldr	r3, [r7, #4]
 8003354:	69fa      	ldr	r2, [r7, #28]
 8003356:	3212      	adds	r2, #18
 8003358:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800335c:	617b      	str	r3, [r7, #20]
      desccount--;
 800335e:	69bb      	ldr	r3, [r7, #24]
 8003360:	3b01      	subs	r3, #1
 8003362:	61bb      	str	r3, [r7, #24]
  while ((desccount > 0U) && (allocStatus != 0U))
 8003364:	69bb      	ldr	r3, [r7, #24]
 8003366:	2b00      	cmp	r3, #0
 8003368:	d002      	beq.n	8003370 <ETH_UpdateDescriptor+0xa8>
 800336a:	7cfb      	ldrb	r3, [r7, #19]
 800336c:	2b00      	cmp	r3, #0
 800336e:	d1c0      	bne.n	80032f2 <ETH_UpdateDescriptor+0x2a>
    }
  }

  if (heth->RxDescList.RxBuildDescCnt != desccount)
 8003370:	687b      	ldr	r3, [r7, #4]
 8003372:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003374:	69ba      	ldr	r2, [r7, #24]
 8003376:	429a      	cmp	r2, r3
 8003378:	d01b      	beq.n	80033b2 <ETH_UpdateDescriptor+0xea>
  {
    /* Set the tail pointer index */
    tailidx = (descidx + 1U) % ETH_RX_DESC_CNT;
 800337a:	69fb      	ldr	r3, [r7, #28]
 800337c:	3301      	adds	r3, #1
 800337e:	f003 0303 	and.w	r3, r3, #3
 8003382:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("dmb 0xF":::"memory");
 8003384:	f3bf 8f5f 	dmb	sy
}
 8003388:	bf00      	nop

    /* DMB instruction to avoid race condition */
    __DMB();

    /* Set the Tail pointer address */
    WRITE_REG(heth->Instance->DMACRDTPR, ((uint32_t)(heth->Init.RxDesc + (tailidx))));
 800338a:	687b      	ldr	r3, [r7, #4]
 800338c:	6919      	ldr	r1, [r3, #16]
 800338e:	68fa      	ldr	r2, [r7, #12]
 8003390:	4613      	mov	r3, r2
 8003392:	005b      	lsls	r3, r3, #1
 8003394:	4413      	add	r3, r2
 8003396:	00db      	lsls	r3, r3, #3
 8003398:	18ca      	adds	r2, r1, r3
 800339a:	687b      	ldr	r3, [r7, #4]
 800339c:	681b      	ldr	r3, [r3, #0]
 800339e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80033a2:	f8c3 2128 	str.w	r2, [r3, #296]	@ 0x128

    heth->RxDescList.RxBuildDescIdx = descidx;
 80033a6:	687b      	ldr	r3, [r7, #4]
 80033a8:	69fa      	ldr	r2, [r7, #28]
 80033aa:	669a      	str	r2, [r3, #104]	@ 0x68
    heth->RxDescList.RxBuildDescCnt = desccount;
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	69ba      	ldr	r2, [r7, #24]
 80033b0:	66da      	str	r2, [r3, #108]	@ 0x6c
  }
}
 80033b2:	bf00      	nop
 80033b4:	3720      	adds	r7, #32
 80033b6:	46bd      	mov	sp, r7
 80033b8:	bd80      	pop	{r7, pc}

080033ba <HAL_ETH_ReleaseTxPacket>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_ReleaseTxPacket(ETH_HandleTypeDef *heth)
{
 80033ba:	b580      	push	{r7, lr}
 80033bc:	b086      	sub	sp, #24
 80033be:	af00      	add	r7, sp, #0
 80033c0:	6078      	str	r0, [r7, #4]
  ETH_TxDescListTypeDef *dmatxdesclist = &heth->TxDescList;
 80033c2:	687b      	ldr	r3, [r7, #4]
 80033c4:	3318      	adds	r3, #24
 80033c6:	60bb      	str	r3, [r7, #8]
  uint32_t numOfBuf =  dmatxdesclist->BuffersInUse;
 80033c8:	68bb      	ldr	r3, [r7, #8]
 80033ca:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80033cc:	617b      	str	r3, [r7, #20]
  uint32_t idx =       dmatxdesclist->releaseIndex;
 80033ce:	68bb      	ldr	r3, [r7, #8]
 80033d0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80033d2:	613b      	str	r3, [r7, #16]
  uint8_t pktTxStatus = 1U;
 80033d4:	2301      	movs	r3, #1
 80033d6:	73fb      	strb	r3, [r7, #15]
#ifdef HAL_ETH_USE_PTP
  ETH_TimeStampTypeDef *timestamp = &heth->TxTimestamp;
#endif /* HAL_ETH_USE_PTP */

  /* Loop through buffers in use.  */
  while ((numOfBuf != 0U) && (pktTxStatus != 0U))
 80033d8:	e047      	b.n	800346a <HAL_ETH_ReleaseTxPacket+0xb0>
  {
    pktInUse = 1U;
 80033da:	2301      	movs	r3, #1
 80033dc:	73bb      	strb	r3, [r7, #14]
    numOfBuf--;
 80033de:	697b      	ldr	r3, [r7, #20]
 80033e0:	3b01      	subs	r3, #1
 80033e2:	617b      	str	r3, [r7, #20]
    /* If no packet, just examine the next packet.  */
    if (dmatxdesclist->PacketAddress[idx] == NULL)
 80033e4:	68ba      	ldr	r2, [r7, #8]
 80033e6:	693b      	ldr	r3, [r7, #16]
 80033e8:	3304      	adds	r3, #4
 80033ea:	009b      	lsls	r3, r3, #2
 80033ec:	4413      	add	r3, r2
 80033ee:	685b      	ldr	r3, [r3, #4]
 80033f0:	2b00      	cmp	r3, #0
 80033f2:	d10a      	bne.n	800340a <HAL_ETH_ReleaseTxPacket+0x50>
    {
      /* No packet in use, skip to next.  */
      INCR_TX_DESC_INDEX(idx, 1U);
 80033f4:	693b      	ldr	r3, [r7, #16]
 80033f6:	3301      	adds	r3, #1
 80033f8:	613b      	str	r3, [r7, #16]
 80033fa:	693b      	ldr	r3, [r7, #16]
 80033fc:	2b03      	cmp	r3, #3
 80033fe:	d902      	bls.n	8003406 <HAL_ETH_ReleaseTxPacket+0x4c>
 8003400:	693b      	ldr	r3, [r7, #16]
 8003402:	3b04      	subs	r3, #4
 8003404:	613b      	str	r3, [r7, #16]
      pktInUse = 0U;
 8003406:	2300      	movs	r3, #0
 8003408:	73bb      	strb	r3, [r7, #14]
    }

    if (pktInUse != 0U)
 800340a:	7bbb      	ldrb	r3, [r7, #14]
 800340c:	2b00      	cmp	r3, #0
 800340e:	d02c      	beq.n	800346a <HAL_ETH_ReleaseTxPacket+0xb0>
    {
      /* Determine if the packet has been transmitted.  */
      if ((heth->Init.TxDesc[idx].DESC3 & ETH_DMATXNDESCRF_OWN) == 0U)
 8003410:	687b      	ldr	r3, [r7, #4]
 8003412:	68d9      	ldr	r1, [r3, #12]
 8003414:	693a      	ldr	r2, [r7, #16]
 8003416:	4613      	mov	r3, r2
 8003418:	005b      	lsls	r3, r3, #1
 800341a:	4413      	add	r3, r2
 800341c:	00db      	lsls	r3, r3, #3
 800341e:	440b      	add	r3, r1
 8003420:	68db      	ldr	r3, [r3, #12]
 8003422:	2b00      	cmp	r3, #0
 8003424:	db1f      	blt.n	8003466 <HAL_ETH_ReleaseTxPacket+0xac>
        {
          HAL_ETH_TxPtpCallback(dmatxdesclist->PacketAddress[idx], timestamp);
        }
#endif  /* HAL_ETH_USE_PTP */
        /* Release the packet.  */
        HAL_ETH_TxFreeCallback(dmatxdesclist->PacketAddress[idx]);
 8003426:	68ba      	ldr	r2, [r7, #8]
 8003428:	693b      	ldr	r3, [r7, #16]
 800342a:	3304      	adds	r3, #4
 800342c:	009b      	lsls	r3, r3, #2
 800342e:	4413      	add	r3, r2
 8003430:	685b      	ldr	r3, [r3, #4]
 8003432:	4618      	mov	r0, r3
 8003434:	f009 fe6a 	bl	800d10c <HAL_ETH_TxFreeCallback>
#endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */

        /* Clear the entry in the in-use array.  */
        dmatxdesclist->PacketAddress[idx] = NULL;
 8003438:	68ba      	ldr	r2, [r7, #8]
 800343a:	693b      	ldr	r3, [r7, #16]
 800343c:	3304      	adds	r3, #4
 800343e:	009b      	lsls	r3, r3, #2
 8003440:	4413      	add	r3, r2
 8003442:	2200      	movs	r2, #0
 8003444:	605a      	str	r2, [r3, #4]

        /* Update the transmit relesae index and number of buffers in use.  */
        INCR_TX_DESC_INDEX(idx, 1U);
 8003446:	693b      	ldr	r3, [r7, #16]
 8003448:	3301      	adds	r3, #1
 800344a:	613b      	str	r3, [r7, #16]
 800344c:	693b      	ldr	r3, [r7, #16]
 800344e:	2b03      	cmp	r3, #3
 8003450:	d902      	bls.n	8003458 <HAL_ETH_ReleaseTxPacket+0x9e>
 8003452:	693b      	ldr	r3, [r7, #16]
 8003454:	3b04      	subs	r3, #4
 8003456:	613b      	str	r3, [r7, #16]
        dmatxdesclist->BuffersInUse = numOfBuf;
 8003458:	68bb      	ldr	r3, [r7, #8]
 800345a:	697a      	ldr	r2, [r7, #20]
 800345c:	629a      	str	r2, [r3, #40]	@ 0x28
        dmatxdesclist->releaseIndex = idx;
 800345e:	68bb      	ldr	r3, [r7, #8]
 8003460:	693a      	ldr	r2, [r7, #16]
 8003462:	62da      	str	r2, [r3, #44]	@ 0x2c
 8003464:	e001      	b.n	800346a <HAL_ETH_ReleaseTxPacket+0xb0>
      }
      else
      {
        /* Get out of the loop!  */
        pktTxStatus = 0U;
 8003466:	2300      	movs	r3, #0
 8003468:	73fb      	strb	r3, [r7, #15]
  while ((numOfBuf != 0U) && (pktTxStatus != 0U))
 800346a:	697b      	ldr	r3, [r7, #20]
 800346c:	2b00      	cmp	r3, #0
 800346e:	d002      	beq.n	8003476 <HAL_ETH_ReleaseTxPacket+0xbc>
 8003470:	7bfb      	ldrb	r3, [r7, #15]
 8003472:	2b00      	cmp	r3, #0
 8003474:	d1b1      	bne.n	80033da <HAL_ETH_ReleaseTxPacket+0x20>
      }
    }
  }
  return HAL_OK;
 8003476:	2300      	movs	r3, #0
}
 8003478:	4618      	mov	r0, r3
 800347a:	3718      	adds	r7, #24
 800347c:	46bd      	mov	sp, r7
 800347e:	bd80      	pop	{r7, pc}

08003480 <HAL_ETH_IRQHandler>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
void HAL_ETH_IRQHandler(ETH_HandleTypeDef *heth)
{
 8003480:	b580      	push	{r7, lr}
 8003482:	b086      	sub	sp, #24
 8003484:	af00      	add	r7, sp, #0
 8003486:	6078      	str	r0, [r7, #4]
  uint32_t mac_flag = READ_REG(heth->Instance->MACISR);
 8003488:	687b      	ldr	r3, [r7, #4]
 800348a:	681b      	ldr	r3, [r3, #0]
 800348c:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8003490:	617b      	str	r3, [r7, #20]
  uint32_t dma_flag = READ_REG(heth->Instance->DMACSR);
 8003492:	687b      	ldr	r3, [r7, #4]
 8003494:	681b      	ldr	r3, [r3, #0]
 8003496:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800349a:	f8d3 3160 	ldr.w	r3, [r3, #352]	@ 0x160
 800349e:	613b      	str	r3, [r7, #16]
  uint32_t dma_itsource = READ_REG(heth->Instance->DMACIER);
 80034a0:	687b      	ldr	r3, [r7, #4]
 80034a2:	681b      	ldr	r3, [r3, #0]
 80034a4:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80034a8:	f8d3 3134 	ldr.w	r3, [r3, #308]	@ 0x134
 80034ac:	60fb      	str	r3, [r7, #12]
  uint32_t exti_d1_flag = READ_REG(EXTI_D1->PR3);
 80034ae:	4b6d      	ldr	r3, [pc, #436]	@ (8003664 <HAL_ETH_IRQHandler+0x1e4>)
 80034b0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80034b2:	60bb      	str	r3, [r7, #8]
#if defined(DUAL_CORE)
  uint32_t exti_d2_flag = READ_REG(EXTI_D2->PR3);
#endif /* DUAL_CORE */

  /* Packet received */
  if (((dma_flag & ETH_DMACSR_RI) != 0U) && ((dma_itsource & ETH_DMACIER_RIE) != 0U))
 80034b4:	693b      	ldr	r3, [r7, #16]
 80034b6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80034ba:	2b00      	cmp	r3, #0
 80034bc:	d010      	beq.n	80034e0 <HAL_ETH_IRQHandler+0x60>
 80034be:	68fb      	ldr	r3, [r7, #12]
 80034c0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80034c4:	2b00      	cmp	r3, #0
 80034c6:	d00b      	beq.n	80034e0 <HAL_ETH_IRQHandler+0x60>
  {
    /* Clear the Eth DMA Rx IT pending bits */
    __HAL_ETH_DMA_CLEAR_IT(heth, ETH_DMACSR_RI | ETH_DMACSR_NIS);
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	681b      	ldr	r3, [r3, #0]
 80034cc:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80034d0:	461a      	mov	r2, r3
 80034d2:	f248 0340 	movw	r3, #32832	@ 0x8040
 80034d6:	f8c2 3160 	str.w	r3, [r2, #352]	@ 0x160
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
    /*Call registered Receive complete callback*/
    heth->RxCpltCallback(heth);
#else
    /* Receive complete callback */
    HAL_ETH_RxCpltCallback(heth);
 80034da:	6878      	ldr	r0, [r7, #4]
 80034dc:	f009 f928 	bl	800c730 <HAL_ETH_RxCpltCallback>
#endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */
  }

  /* Packet transmitted */
  if (((dma_flag & ETH_DMACSR_TI) != 0U) && ((dma_itsource & ETH_DMACIER_TIE) != 0U))
 80034e0:	693b      	ldr	r3, [r7, #16]
 80034e2:	f003 0301 	and.w	r3, r3, #1
 80034e6:	2b00      	cmp	r3, #0
 80034e8:	d010      	beq.n	800350c <HAL_ETH_IRQHandler+0x8c>
 80034ea:	68fb      	ldr	r3, [r7, #12]
 80034ec:	f003 0301 	and.w	r3, r3, #1
 80034f0:	2b00      	cmp	r3, #0
 80034f2:	d00b      	beq.n	800350c <HAL_ETH_IRQHandler+0x8c>
  {
    /* Clear the Eth DMA Tx IT pending bits */
    __HAL_ETH_DMA_CLEAR_IT(heth, ETH_DMACSR_TI | ETH_DMACSR_NIS);
 80034f4:	687b      	ldr	r3, [r7, #4]
 80034f6:	681b      	ldr	r3, [r3, #0]
 80034f8:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80034fc:	461a      	mov	r2, r3
 80034fe:	f248 0301 	movw	r3, #32769	@ 0x8001
 8003502:	f8c2 3160 	str.w	r3, [r2, #352]	@ 0x160
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
    /*Call registered Transmit complete callback*/
    heth->TxCpltCallback(heth);
#else
    /* Transfer complete callback */
    HAL_ETH_TxCpltCallback(heth);
 8003506:	6878      	ldr	r0, [r7, #4]
 8003508:	f009 f922 	bl	800c750 <HAL_ETH_TxCpltCallback>
#endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */
  }

  /* ETH DMA Error */
  if (((dma_flag & ETH_DMACSR_AIS) != 0U) && ((dma_itsource & ETH_DMACIER_AIE) != 0U))
 800350c:	693b      	ldr	r3, [r7, #16]
 800350e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003512:	2b00      	cmp	r3, #0
 8003514:	d047      	beq.n	80035a6 <HAL_ETH_IRQHandler+0x126>
 8003516:	68fb      	ldr	r3, [r7, #12]
 8003518:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800351c:	2b00      	cmp	r3, #0
 800351e:	d042      	beq.n	80035a6 <HAL_ETH_IRQHandler+0x126>
  {
    heth->ErrorCode |= HAL_ETH_ERROR_DMA;
 8003520:	687b      	ldr	r3, [r7, #4]
 8003522:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003526:	f043 0208 	orr.w	r2, r3, #8
 800352a:	687b      	ldr	r3, [r7, #4]
 800352c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
    /* if fatal bus error occurred */
    if ((dma_flag & ETH_DMACSR_FBE) != 0U)
 8003530:	693b      	ldr	r3, [r7, #16]
 8003532:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003536:	2b00      	cmp	r3, #0
 8003538:	d01e      	beq.n	8003578 <HAL_ETH_IRQHandler+0xf8>
    {
      /* Get DMA error code  */
      heth->DMAErrorCode = READ_BIT(heth->Instance->DMACSR, (ETH_DMACSR_FBE | ETH_DMACSR_TPS | ETH_DMACSR_RPS));
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	681b      	ldr	r3, [r3, #0]
 800353e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8003542:	f8d3 2160 	ldr.w	r2, [r3, #352]	@ 0x160
 8003546:	f241 1302 	movw	r3, #4354	@ 0x1102
 800354a:	4013      	ands	r3, r2
 800354c:	687a      	ldr	r2, [r7, #4]
 800354e:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c

      /* Disable all interrupts */
      __HAL_ETH_DMA_DISABLE_IT(heth, ETH_DMACIER_NIE | ETH_DMACIER_AIE);
 8003552:	687b      	ldr	r3, [r7, #4]
 8003554:	681b      	ldr	r3, [r3, #0]
 8003556:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800355a:	f8d3 3134 	ldr.w	r3, [r3, #308]	@ 0x134
 800355e:	687a      	ldr	r2, [r7, #4]
 8003560:	6812      	ldr	r2, [r2, #0]
 8003562:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8003566:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 800356a:	f8c2 3134 	str.w	r3, [r2, #308]	@ 0x134

      /* Set HAL state to ERROR */
      heth->gState = HAL_ETH_STATE_ERROR;
 800356e:	687b      	ldr	r3, [r7, #4]
 8003570:	22e0      	movs	r2, #224	@ 0xe0
 8003572:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
 8003576:	e013      	b.n	80035a0 <HAL_ETH_IRQHandler+0x120>
    }
    else
    {
      /* Get DMA error status  */
      heth->DMAErrorCode = READ_BIT(heth->Instance->DMACSR, (ETH_DMACSR_CDE | ETH_DMACSR_ETI | ETH_DMACSR_RWT |
 8003578:	687b      	ldr	r3, [r7, #4]
 800357a:	681b      	ldr	r3, [r3, #0]
 800357c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8003580:	f8d3 3160 	ldr.w	r3, [r3, #352]	@ 0x160
 8003584:	f403 42cd 	and.w	r2, r3, #26240	@ 0x6680
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
                                                             ETH_DMACSR_RBU | ETH_DMACSR_AIS));

      /* Clear the interrupt summary flag */
      __HAL_ETH_DMA_CLEAR_IT(heth, (ETH_DMACSR_CDE | ETH_DMACSR_ETI | ETH_DMACSR_RWT |
 800358e:	687b      	ldr	r3, [r7, #4]
 8003590:	681b      	ldr	r3, [r3, #0]
 8003592:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8003596:	461a      	mov	r2, r3
 8003598:	f44f 43cd 	mov.w	r3, #26240	@ 0x6680
 800359c:	f8c2 3160 	str.w	r3, [r2, #352]	@ 0x160
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
    /* Call registered Error callback*/
    heth->ErrorCallback(heth);
#else
    /* Ethernet DMA Error callback */
    HAL_ETH_ErrorCallback(heth);
 80035a0:	6878      	ldr	r0, [r7, #4]
 80035a2:	f009 f8e5 	bl	800c770 <HAL_ETH_ErrorCallback>
#endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */
  }

  /* ETH MAC Error IT */
  if (((mac_flag & ETH_MACIER_RXSTSIE) == ETH_MACIER_RXSTSIE) || \
 80035a6:	697b      	ldr	r3, [r7, #20]
 80035a8:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80035ac:	2b00      	cmp	r3, #0
 80035ae:	d104      	bne.n	80035ba <HAL_ETH_IRQHandler+0x13a>
      ((mac_flag & ETH_MACIER_TXSTSIE) == ETH_MACIER_TXSTSIE))
 80035b0:	697b      	ldr	r3, [r7, #20]
 80035b2:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((mac_flag & ETH_MACIER_RXSTSIE) == ETH_MACIER_RXSTSIE) || \
 80035b6:	2b00      	cmp	r3, #0
 80035b8:	d019      	beq.n	80035ee <HAL_ETH_IRQHandler+0x16e>
  {
    heth->ErrorCode |= HAL_ETH_ERROR_MAC;
 80035ba:	687b      	ldr	r3, [r7, #4]
 80035bc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80035c0:	f043 0210 	orr.w	r2, r3, #16
 80035c4:	687b      	ldr	r3, [r7, #4]
 80035c6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Get MAC Rx Tx status and clear Status register pending bit */
    heth->MACErrorCode = READ_REG(heth->Instance->MACRXTXSR);
 80035ca:	687b      	ldr	r3, [r7, #4]
 80035cc:	681b      	ldr	r3, [r3, #0]
 80035ce:	f8d3 20b8 	ldr.w	r2, [r3, #184]	@ 0xb8
 80035d2:	687b      	ldr	r3, [r7, #4]
 80035d4:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

    heth->gState = HAL_ETH_STATE_ERROR;
 80035d8:	687b      	ldr	r3, [r7, #4]
 80035da:	22e0      	movs	r2, #224	@ 0xe0
 80035dc:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
    /* Call registered Error callback*/
    heth->ErrorCallback(heth);
#else
    /* Ethernet Error callback */
    HAL_ETH_ErrorCallback(heth);
 80035e0:	6878      	ldr	r0, [r7, #4]
 80035e2:	f009 f8c5 	bl	800c770 <HAL_ETH_ErrorCallback>
#endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */
    heth->MACErrorCode = (uint32_t)(0x0U);
 80035e6:	687b      	ldr	r3, [r7, #4]
 80035e8:	2200      	movs	r2, #0
 80035ea:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  }

  /* ETH PMT IT */
  if ((mac_flag & ETH_MAC_PMT_IT) != 0U)
 80035ee:	697b      	ldr	r3, [r7, #20]
 80035f0:	f003 0310 	and.w	r3, r3, #16
 80035f4:	2b00      	cmp	r3, #0
 80035f6:	d00f      	beq.n	8003618 <HAL_ETH_IRQHandler+0x198>
  {
    /* Get MAC Wake-up source and clear the status register pending bit */
    heth->MACWakeUpEvent = READ_BIT(heth->Instance->MACPCSR, (ETH_MACPCSR_RWKPRCVD | ETH_MACPCSR_MGKPRCVD));
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	681b      	ldr	r3, [r3, #0]
 80035fc:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8003600:	f003 0260 	and.w	r2, r3, #96	@ 0x60
 8003604:	687b      	ldr	r3, [r7, #4]
 8003606:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
    /* Call registered PMT callback*/
    heth->PMTCallback(heth);
#else
    /* Ethernet PMT callback */
    HAL_ETH_PMTCallback(heth);
 800360a:	6878      	ldr	r0, [r7, #4]
 800360c:	f000 f82c 	bl	8003668 <HAL_ETH_PMTCallback>
#endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */

    heth->MACWakeUpEvent = (uint32_t)(0x0U);
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	2200      	movs	r2, #0
 8003614:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
  }

  /* ETH EEE IT */
  if ((mac_flag & ETH_MAC_LPI_IT) != 0U)
 8003618:	697b      	ldr	r3, [r7, #20]
 800361a:	f003 0320 	and.w	r3, r3, #32
 800361e:	2b00      	cmp	r3, #0
 8003620:	d00f      	beq.n	8003642 <HAL_ETH_IRQHandler+0x1c2>
  {
    /* Get MAC LPI interrupt source and clear the status register pending bit */
    heth->MACLPIEvent = READ_BIT(heth->Instance->MACLCSR, 0x0000000FU);
 8003622:	687b      	ldr	r3, [r7, #4]
 8003624:	681b      	ldr	r3, [r3, #0]
 8003626:	f8d3 30d0 	ldr.w	r3, [r3, #208]	@ 0xd0
 800362a:	f003 020f 	and.w	r2, r3, #15
 800362e:	687b      	ldr	r3, [r7, #4]
 8003630:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
    /* Call registered EEE callback*/
    heth->EEECallback(heth);
#else
    /* Ethernet EEE callback */
    HAL_ETH_EEECallback(heth);
 8003634:	6878      	ldr	r0, [r7, #4]
 8003636:	f000 f821 	bl	800367c <HAL_ETH_EEECallback>
#endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */

    heth->MACLPIEvent = (uint32_t)(0x0U);
 800363a:	687b      	ldr	r3, [r7, #4]
 800363c:	2200      	movs	r2, #0
 800363e:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
#endif /* USE_HAL_ETH_REGISTER_CALLBACKS */
    }
  }
#else /* DUAL_CORE not defined */
  /* check ETH WAKEUP exti flag */
  if ((exti_d1_flag & ETH_WAKEUP_EXTI_LINE) != 0U)
 8003642:	68bb      	ldr	r3, [r7, #8]
 8003644:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003648:	2b00      	cmp	r3, #0
 800364a:	d006      	beq.n	800365a <HAL_ETH_IRQHandler+0x1da>
  {
    /* Clear ETH WAKEUP Exti pending bit */
    __HAL_ETH_WAKEUP_EXTI_CLEAR_FLAG(ETH_WAKEUP_EXTI_LINE);
 800364c:	4b05      	ldr	r3, [pc, #20]	@ (8003664 <HAL_ETH_IRQHandler+0x1e4>)
 800364e:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 8003652:	629a      	str	r2, [r3, #40]	@ 0x28
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
    /* Call registered WakeUp callback*/
    heth->WakeUpCallback(heth);
#else
    /* ETH WAKEUP callback */
    HAL_ETH_WakeUpCallback(heth);
 8003654:	6878      	ldr	r0, [r7, #4]
 8003656:	f000 f81b 	bl	8003690 <HAL_ETH_WakeUpCallback>
#endif /* USE_HAL_ETH_REGISTER_CALLBACKS */
  }
#endif /* DUAL_CORE */
}
 800365a:	bf00      	nop
 800365c:	3718      	adds	r7, #24
 800365e:	46bd      	mov	sp, r7
 8003660:	bd80      	pop	{r7, pc}
 8003662:	bf00      	nop
 8003664:	58000080 	.word	0x58000080

08003668 <HAL_ETH_PMTCallback>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
__weak void HAL_ETH_PMTCallback(ETH_HandleTypeDef *heth)
{
 8003668:	b480      	push	{r7}
 800366a:	b083      	sub	sp, #12
 800366c:	af00      	add	r7, sp, #0
 800366e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);
  /* NOTE : This function Should not be modified, when the callback is needed,
  the HAL_ETH_PMTCallback could be implemented in the user file
  */
}
 8003670:	bf00      	nop
 8003672:	370c      	adds	r7, #12
 8003674:	46bd      	mov	sp, r7
 8003676:	f85d 7b04 	ldr.w	r7, [sp], #4
 800367a:	4770      	bx	lr

0800367c <HAL_ETH_EEECallback>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
__weak void HAL_ETH_EEECallback(ETH_HandleTypeDef *heth)
{
 800367c:	b480      	push	{r7}
 800367e:	b083      	sub	sp, #12
 8003680:	af00      	add	r7, sp, #0
 8003682:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);
  /* NOTE : This function Should not be modified, when the callback is needed,
  the HAL_ETH_EEECallback could be implemented in the user file
  */
}
 8003684:	bf00      	nop
 8003686:	370c      	adds	r7, #12
 8003688:	46bd      	mov	sp, r7
 800368a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800368e:	4770      	bx	lr

08003690 <HAL_ETH_WakeUpCallback>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
__weak void HAL_ETH_WakeUpCallback(ETH_HandleTypeDef *heth)
{
 8003690:	b480      	push	{r7}
 8003692:	b083      	sub	sp, #12
 8003694:	af00      	add	r7, sp, #0
 8003696:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ETH_WakeUpCallback could be implemented in the user file
   */
}
 8003698:	bf00      	nop
 800369a:	370c      	adds	r7, #12
 800369c:	46bd      	mov	sp, r7
 800369e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036a2:	4770      	bx	lr

080036a4 <HAL_ETH_ReadPHYRegister>:
  * @param pRegValue: parameter to hold read value
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_ReadPHYRegister(ETH_HandleTypeDef *heth, uint32_t PHYAddr, uint32_t PHYReg,
                                          uint32_t *pRegValue)
{
 80036a4:	b580      	push	{r7, lr}
 80036a6:	b086      	sub	sp, #24
 80036a8:	af00      	add	r7, sp, #0
 80036aa:	60f8      	str	r0, [r7, #12]
 80036ac:	60b9      	str	r1, [r7, #8]
 80036ae:	607a      	str	r2, [r7, #4]
 80036b0:	603b      	str	r3, [r7, #0]
  uint32_t tickstart;
  uint32_t tmpreg;

  /* Check for the Busy flag */
  if (READ_BIT(heth->Instance->MACMDIOAR, ETH_MACMDIOAR_MB) != (uint32_t)RESET)
 80036b2:	68fb      	ldr	r3, [r7, #12]
 80036b4:	681b      	ldr	r3, [r3, #0]
 80036b6:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 80036ba:	f003 0301 	and.w	r3, r3, #1
 80036be:	2b00      	cmp	r3, #0
 80036c0:	d001      	beq.n	80036c6 <HAL_ETH_ReadPHYRegister+0x22>
  {
    return HAL_ERROR;
 80036c2:	2301      	movs	r3, #1
 80036c4:	e03e      	b.n	8003744 <HAL_ETH_ReadPHYRegister+0xa0>
  }

  /* Get the  MACMDIOAR value */
  WRITE_REG(tmpreg, heth->Instance->MACMDIOAR);
 80036c6:	68fb      	ldr	r3, [r7, #12]
 80036c8:	681b      	ldr	r3, [r3, #0]
 80036ca:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 80036ce:	617b      	str	r3, [r7, #20]
     - Set the PHY device address
     - Set the PHY register address
     - Set the read mode
     - Set the MII Busy bit */

  MODIFY_REG(tmpreg, ETH_MACMDIOAR_PA, (PHYAddr << 21));
 80036d0:	697b      	ldr	r3, [r7, #20]
 80036d2:	f023 7278 	bic.w	r2, r3, #65011712	@ 0x3e00000
 80036d6:	68bb      	ldr	r3, [r7, #8]
 80036d8:	055b      	lsls	r3, r3, #21
 80036da:	4313      	orrs	r3, r2
 80036dc:	617b      	str	r3, [r7, #20]
  MODIFY_REG(tmpreg, ETH_MACMDIOAR_RDA, (PHYReg << 16));
 80036de:	697b      	ldr	r3, [r7, #20]
 80036e0:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 80036e4:	687b      	ldr	r3, [r7, #4]
 80036e6:	041b      	lsls	r3, r3, #16
 80036e8:	4313      	orrs	r3, r2
 80036ea:	617b      	str	r3, [r7, #20]
  MODIFY_REG(tmpreg, ETH_MACMDIOAR_MOC, ETH_MACMDIOAR_MOC_RD);
 80036ec:	697b      	ldr	r3, [r7, #20]
 80036ee:	f043 030c 	orr.w	r3, r3, #12
 80036f2:	617b      	str	r3, [r7, #20]
  SET_BIT(tmpreg, ETH_MACMDIOAR_MB);
 80036f4:	697b      	ldr	r3, [r7, #20]
 80036f6:	f043 0301 	orr.w	r3, r3, #1
 80036fa:	617b      	str	r3, [r7, #20]

  /* Write the result value into the MDII Address register */
  WRITE_REG(heth->Instance->MACMDIOAR, tmpreg);
 80036fc:	68fb      	ldr	r3, [r7, #12]
 80036fe:	681b      	ldr	r3, [r3, #0]
 8003700:	697a      	ldr	r2, [r7, #20]
 8003702:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200

  tickstart = HAL_GetTick();
 8003706:	f7ff f93f 	bl	8002988 <HAL_GetTick>
 800370a:	6138      	str	r0, [r7, #16]

  /* Wait for the Busy flag */
  while (READ_BIT(heth->Instance->MACMDIOAR, ETH_MACMDIOAR_MB) > 0U)
 800370c:	e009      	b.n	8003722 <HAL_ETH_ReadPHYRegister+0x7e>
  {
    if (((HAL_GetTick() - tickstart) > ETH_MDIO_BUS_TIMEOUT))
 800370e:	f7ff f93b 	bl	8002988 <HAL_GetTick>
 8003712:	4602      	mov	r2, r0
 8003714:	693b      	ldr	r3, [r7, #16]
 8003716:	1ad3      	subs	r3, r2, r3
 8003718:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800371c:	d901      	bls.n	8003722 <HAL_ETH_ReadPHYRegister+0x7e>
    {
      return HAL_ERROR;
 800371e:	2301      	movs	r3, #1
 8003720:	e010      	b.n	8003744 <HAL_ETH_ReadPHYRegister+0xa0>
  while (READ_BIT(heth->Instance->MACMDIOAR, ETH_MACMDIOAR_MB) > 0U)
 8003722:	68fb      	ldr	r3, [r7, #12]
 8003724:	681b      	ldr	r3, [r3, #0]
 8003726:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 800372a:	f003 0301 	and.w	r3, r3, #1
 800372e:	2b00      	cmp	r3, #0
 8003730:	d1ed      	bne.n	800370e <HAL_ETH_ReadPHYRegister+0x6a>
    }
  }

  /* Get MACMIIDR value */
  WRITE_REG(*pRegValue, (uint16_t)heth->Instance->MACMDIODR);
 8003732:	68fb      	ldr	r3, [r7, #12]
 8003734:	681b      	ldr	r3, [r3, #0]
 8003736:	f8d3 3204 	ldr.w	r3, [r3, #516]	@ 0x204
 800373a:	b29b      	uxth	r3, r3
 800373c:	461a      	mov	r2, r3
 800373e:	683b      	ldr	r3, [r7, #0]
 8003740:	601a      	str	r2, [r3, #0]

  return HAL_OK;
 8003742:	2300      	movs	r3, #0
}
 8003744:	4618      	mov	r0, r3
 8003746:	3718      	adds	r7, #24
 8003748:	46bd      	mov	sp, r7
 800374a:	bd80      	pop	{r7, pc}

0800374c <HAL_ETH_WritePHYRegister>:
  * @param  RegValue: the value to write
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_WritePHYRegister(const ETH_HandleTypeDef *heth, uint32_t PHYAddr, uint32_t PHYReg,
                                           uint32_t RegValue)
{
 800374c:	b580      	push	{r7, lr}
 800374e:	b086      	sub	sp, #24
 8003750:	af00      	add	r7, sp, #0
 8003752:	60f8      	str	r0, [r7, #12]
 8003754:	60b9      	str	r1, [r7, #8]
 8003756:	607a      	str	r2, [r7, #4]
 8003758:	603b      	str	r3, [r7, #0]
  uint32_t tickstart;
  uint32_t tmpreg;

  /* Check for the Busy flag */
  if (READ_BIT(heth->Instance->MACMDIOAR, ETH_MACMDIOAR_MB) != (uint32_t)RESET)
 800375a:	68fb      	ldr	r3, [r7, #12]
 800375c:	681b      	ldr	r3, [r3, #0]
 800375e:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 8003762:	f003 0301 	and.w	r3, r3, #1
 8003766:	2b00      	cmp	r3, #0
 8003768:	d001      	beq.n	800376e <HAL_ETH_WritePHYRegister+0x22>
  {
    return HAL_ERROR;
 800376a:	2301      	movs	r3, #1
 800376c:	e03c      	b.n	80037e8 <HAL_ETH_WritePHYRegister+0x9c>
  }

  /* Get the  MACMDIOAR value */
  WRITE_REG(tmpreg, heth->Instance->MACMDIOAR);
 800376e:	68fb      	ldr	r3, [r7, #12]
 8003770:	681b      	ldr	r3, [r3, #0]
 8003772:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 8003776:	617b      	str	r3, [r7, #20]
     - Set the PHY device address
     - Set the PHY register address
     - Set the write mode
     - Set the MII Busy bit */

  MODIFY_REG(tmpreg, ETH_MACMDIOAR_PA, (PHYAddr << 21));
 8003778:	697b      	ldr	r3, [r7, #20]
 800377a:	f023 7278 	bic.w	r2, r3, #65011712	@ 0x3e00000
 800377e:	68bb      	ldr	r3, [r7, #8]
 8003780:	055b      	lsls	r3, r3, #21
 8003782:	4313      	orrs	r3, r2
 8003784:	617b      	str	r3, [r7, #20]
  MODIFY_REG(tmpreg, ETH_MACMDIOAR_RDA, (PHYReg << 16));
 8003786:	697b      	ldr	r3, [r7, #20]
 8003788:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 800378c:	687b      	ldr	r3, [r7, #4]
 800378e:	041b      	lsls	r3, r3, #16
 8003790:	4313      	orrs	r3, r2
 8003792:	617b      	str	r3, [r7, #20]
  MODIFY_REG(tmpreg, ETH_MACMDIOAR_MOC, ETH_MACMDIOAR_MOC_WR);
 8003794:	697b      	ldr	r3, [r7, #20]
 8003796:	f023 030c 	bic.w	r3, r3, #12
 800379a:	f043 0304 	orr.w	r3, r3, #4
 800379e:	617b      	str	r3, [r7, #20]
  SET_BIT(tmpreg, ETH_MACMDIOAR_MB);
 80037a0:	697b      	ldr	r3, [r7, #20]
 80037a2:	f043 0301 	orr.w	r3, r3, #1
 80037a6:	617b      	str	r3, [r7, #20]

  /* Give the value to the MII data register */
  WRITE_REG(ETH->MACMDIODR, (uint16_t)RegValue);
 80037a8:	683b      	ldr	r3, [r7, #0]
 80037aa:	b29a      	uxth	r2, r3
 80037ac:	4b10      	ldr	r3, [pc, #64]	@ (80037f0 <HAL_ETH_WritePHYRegister+0xa4>)
 80037ae:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  /* Write the result value into the MII Address register */
  WRITE_REG(ETH->MACMDIOAR, tmpreg);
 80037b2:	4a0f      	ldr	r2, [pc, #60]	@ (80037f0 <HAL_ETH_WritePHYRegister+0xa4>)
 80037b4:	697b      	ldr	r3, [r7, #20]
 80037b6:	f8c2 3200 	str.w	r3, [r2, #512]	@ 0x200

  tickstart = HAL_GetTick();
 80037ba:	f7ff f8e5 	bl	8002988 <HAL_GetTick>
 80037be:	6138      	str	r0, [r7, #16]

  /* Wait for the Busy flag */
  while (READ_BIT(heth->Instance->MACMDIOAR, ETH_MACMDIOAR_MB) > 0U)
 80037c0:	e009      	b.n	80037d6 <HAL_ETH_WritePHYRegister+0x8a>
  {
    if (((HAL_GetTick() - tickstart) > ETH_MDIO_BUS_TIMEOUT))
 80037c2:	f7ff f8e1 	bl	8002988 <HAL_GetTick>
 80037c6:	4602      	mov	r2, r0
 80037c8:	693b      	ldr	r3, [r7, #16]
 80037ca:	1ad3      	subs	r3, r2, r3
 80037cc:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80037d0:	d901      	bls.n	80037d6 <HAL_ETH_WritePHYRegister+0x8a>
    {
      return HAL_ERROR;
 80037d2:	2301      	movs	r3, #1
 80037d4:	e008      	b.n	80037e8 <HAL_ETH_WritePHYRegister+0x9c>
  while (READ_BIT(heth->Instance->MACMDIOAR, ETH_MACMDIOAR_MB) > 0U)
 80037d6:	68fb      	ldr	r3, [r7, #12]
 80037d8:	681b      	ldr	r3, [r3, #0]
 80037da:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 80037de:	f003 0301 	and.w	r3, r3, #1
 80037e2:	2b00      	cmp	r3, #0
 80037e4:	d1ed      	bne.n	80037c2 <HAL_ETH_WritePHYRegister+0x76>
    }
  }

  return HAL_OK;
 80037e6:	2300      	movs	r3, #0
}
 80037e8:	4618      	mov	r0, r3
 80037ea:	3718      	adds	r7, #24
 80037ec:	46bd      	mov	sp, r7
 80037ee:	bd80      	pop	{r7, pc}
 80037f0:	40028000 	.word	0x40028000

080037f4 <HAL_ETH_GetMACConfig>:
  * @param  macconf: pointer to a ETH_MACConfigTypeDef structure that will hold
  *         the configuration of the MAC.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_ETH_GetMACConfig(const ETH_HandleTypeDef *heth, ETH_MACConfigTypeDef *macconf)
{
 80037f4:	b480      	push	{r7}
 80037f6:	b083      	sub	sp, #12
 80037f8:	af00      	add	r7, sp, #0
 80037fa:	6078      	str	r0, [r7, #4]
 80037fc:	6039      	str	r1, [r7, #0]
  if (macconf == NULL)
 80037fe:	683b      	ldr	r3, [r7, #0]
 8003800:	2b00      	cmp	r3, #0
 8003802:	d101      	bne.n	8003808 <HAL_ETH_GetMACConfig+0x14>
  {
    return HAL_ERROR;
 8003804:	2301      	movs	r3, #1
 8003806:	e1c3      	b.n	8003b90 <HAL_ETH_GetMACConfig+0x39c>
  }

  /* Get MAC parameters */
  macconf->PreambleLength = READ_BIT(heth->Instance->MACCR, ETH_MACCR_PRELEN);
 8003808:	687b      	ldr	r3, [r7, #4]
 800380a:	681b      	ldr	r3, [r3, #0]
 800380c:	681b      	ldr	r3, [r3, #0]
 800380e:	f003 020c 	and.w	r2, r3, #12
 8003812:	683b      	ldr	r3, [r7, #0]
 8003814:	62da      	str	r2, [r3, #44]	@ 0x2c
  macconf->DeferralCheck = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_DC) >> 4) > 0U) ? ENABLE : DISABLE;
 8003816:	687b      	ldr	r3, [r7, #4]
 8003818:	681b      	ldr	r3, [r3, #0]
 800381a:	681b      	ldr	r3, [r3, #0]
 800381c:	f003 0310 	and.w	r3, r3, #16
 8003820:	2b00      	cmp	r3, #0
 8003822:	bf14      	ite	ne
 8003824:	2301      	movne	r3, #1
 8003826:	2300      	moveq	r3, #0
 8003828:	b2db      	uxtb	r3, r3
 800382a:	461a      	mov	r2, r3
 800382c:	683b      	ldr	r3, [r7, #0]
 800382e:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
  macconf->BackOffLimit = READ_BIT(heth->Instance->MACCR, ETH_MACCR_BL);
 8003832:	687b      	ldr	r3, [r7, #4]
 8003834:	681b      	ldr	r3, [r3, #0]
 8003836:	681b      	ldr	r3, [r3, #0]
 8003838:	f003 0260 	and.w	r2, r3, #96	@ 0x60
 800383c:	683b      	ldr	r3, [r7, #0]
 800383e:	625a      	str	r2, [r3, #36]	@ 0x24
  macconf->RetryTransmission = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_DR) >> 8) == 0U) ? ENABLE : DISABLE;
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	681b      	ldr	r3, [r3, #0]
 8003844:	681b      	ldr	r3, [r3, #0]
 8003846:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800384a:	2b00      	cmp	r3, #0
 800384c:	bf0c      	ite	eq
 800384e:	2301      	moveq	r3, #1
 8003850:	2300      	movne	r3, #0
 8003852:	b2db      	uxtb	r3, r3
 8003854:	461a      	mov	r2, r3
 8003856:	683b      	ldr	r3, [r7, #0]
 8003858:	f883 2020 	strb.w	r2, [r3, #32]
  macconf->CarrierSenseDuringTransmit = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_DCRS) >> 9) > 0U)
 800385c:	687b      	ldr	r3, [r7, #4]
 800385e:	681b      	ldr	r3, [r3, #0]
 8003860:	681b      	ldr	r3, [r3, #0]
 8003862:	f403 7300 	and.w	r3, r3, #512	@ 0x200
                                        ? ENABLE : DISABLE;
 8003866:	2b00      	cmp	r3, #0
 8003868:	bf14      	ite	ne
 800386a:	2301      	movne	r3, #1
 800386c:	2300      	moveq	r3, #0
 800386e:	b2db      	uxtb	r3, r3
 8003870:	461a      	mov	r2, r3
  macconf->CarrierSenseDuringTransmit = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_DCRS) >> 9) > 0U)
 8003872:	683b      	ldr	r3, [r7, #0]
 8003874:	77da      	strb	r2, [r3, #31]
  macconf->ReceiveOwn = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_DO) >> 10) == 0U) ? ENABLE : DISABLE;
 8003876:	687b      	ldr	r3, [r7, #4]
 8003878:	681b      	ldr	r3, [r3, #0]
 800387a:	681b      	ldr	r3, [r3, #0]
 800387c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003880:	2b00      	cmp	r3, #0
 8003882:	bf0c      	ite	eq
 8003884:	2301      	moveq	r3, #1
 8003886:	2300      	movne	r3, #0
 8003888:	b2db      	uxtb	r3, r3
 800388a:	461a      	mov	r2, r3
 800388c:	683b      	ldr	r3, [r7, #0]
 800388e:	779a      	strb	r2, [r3, #30]
  macconf->CarrierSenseBeforeTransmit = ((READ_BIT(heth->Instance->MACCR,
 8003890:	687b      	ldr	r3, [r7, #4]
 8003892:	681b      	ldr	r3, [r3, #0]
 8003894:	681b      	ldr	r3, [r3, #0]
                                                   ETH_MACCR_ECRSFD) >> 11) > 0U) ? ENABLE : DISABLE;
 8003896:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800389a:	2b00      	cmp	r3, #0
 800389c:	bf14      	ite	ne
 800389e:	2301      	movne	r3, #1
 80038a0:	2300      	moveq	r3, #0
 80038a2:	b2db      	uxtb	r3, r3
 80038a4:	461a      	mov	r2, r3
  macconf->CarrierSenseBeforeTransmit = ((READ_BIT(heth->Instance->MACCR,
 80038a6:	683b      	ldr	r3, [r7, #0]
 80038a8:	775a      	strb	r2, [r3, #29]
  macconf->LoopbackMode = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_LM) >> 12) > 0U) ? ENABLE : DISABLE;
 80038aa:	687b      	ldr	r3, [r7, #4]
 80038ac:	681b      	ldr	r3, [r3, #0]
 80038ae:	681b      	ldr	r3, [r3, #0]
 80038b0:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80038b4:	2b00      	cmp	r3, #0
 80038b6:	bf14      	ite	ne
 80038b8:	2301      	movne	r3, #1
 80038ba:	2300      	moveq	r3, #0
 80038bc:	b2db      	uxtb	r3, r3
 80038be:	461a      	mov	r2, r3
 80038c0:	683b      	ldr	r3, [r7, #0]
 80038c2:	771a      	strb	r2, [r3, #28]
  macconf->DuplexMode = READ_BIT(heth->Instance->MACCR, ETH_MACCR_DM);
 80038c4:	687b      	ldr	r3, [r7, #4]
 80038c6:	681b      	ldr	r3, [r3, #0]
 80038c8:	681b      	ldr	r3, [r3, #0]
 80038ca:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 80038ce:	683b      	ldr	r3, [r7, #0]
 80038d0:	619a      	str	r2, [r3, #24]
  macconf->Speed = READ_BIT(heth->Instance->MACCR, ETH_MACCR_FES);
 80038d2:	687b      	ldr	r3, [r7, #4]
 80038d4:	681b      	ldr	r3, [r3, #0]
 80038d6:	681b      	ldr	r3, [r3, #0]
 80038d8:	f403 4280 	and.w	r2, r3, #16384	@ 0x4000
 80038dc:	683b      	ldr	r3, [r7, #0]
 80038de:	615a      	str	r2, [r3, #20]
  macconf->JumboPacket = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_JE) >> 16) > 0U) ? ENABLE : DISABLE;
 80038e0:	687b      	ldr	r3, [r7, #4]
 80038e2:	681b      	ldr	r3, [r3, #0]
 80038e4:	681b      	ldr	r3, [r3, #0]
 80038e6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80038ea:	2b00      	cmp	r3, #0
 80038ec:	bf14      	ite	ne
 80038ee:	2301      	movne	r3, #1
 80038f0:	2300      	moveq	r3, #0
 80038f2:	b2db      	uxtb	r3, r3
 80038f4:	461a      	mov	r2, r3
 80038f6:	683b      	ldr	r3, [r7, #0]
 80038f8:	749a      	strb	r2, [r3, #18]
  macconf->Jabber = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_JD) >> 17) == 0U) ? ENABLE : DISABLE;
 80038fa:	687b      	ldr	r3, [r7, #4]
 80038fc:	681b      	ldr	r3, [r3, #0]
 80038fe:	681b      	ldr	r3, [r3, #0]
 8003900:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003904:	2b00      	cmp	r3, #0
 8003906:	bf0c      	ite	eq
 8003908:	2301      	moveq	r3, #1
 800390a:	2300      	movne	r3, #0
 800390c:	b2db      	uxtb	r3, r3
 800390e:	461a      	mov	r2, r3
 8003910:	683b      	ldr	r3, [r7, #0]
 8003912:	745a      	strb	r2, [r3, #17]
  macconf->Watchdog = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_WD) >> 19) == 0U) ? ENABLE : DISABLE;
 8003914:	687b      	ldr	r3, [r7, #4]
 8003916:	681b      	ldr	r3, [r3, #0]
 8003918:	681b      	ldr	r3, [r3, #0]
 800391a:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800391e:	2b00      	cmp	r3, #0
 8003920:	bf0c      	ite	eq
 8003922:	2301      	moveq	r3, #1
 8003924:	2300      	movne	r3, #0
 8003926:	b2db      	uxtb	r3, r3
 8003928:	461a      	mov	r2, r3
 800392a:	683b      	ldr	r3, [r7, #0]
 800392c:	741a      	strb	r2, [r3, #16]
  macconf->AutomaticPadCRCStrip = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_ACS) >> 20) > 0U) ? ENABLE : DISABLE;
 800392e:	687b      	ldr	r3, [r7, #4]
 8003930:	681b      	ldr	r3, [r3, #0]
 8003932:	681b      	ldr	r3, [r3, #0]
 8003934:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003938:	2b00      	cmp	r3, #0
 800393a:	bf14      	ite	ne
 800393c:	2301      	movne	r3, #1
 800393e:	2300      	moveq	r3, #0
 8003940:	b2db      	uxtb	r3, r3
 8003942:	461a      	mov	r2, r3
 8003944:	683b      	ldr	r3, [r7, #0]
 8003946:	73da      	strb	r2, [r3, #15]
  macconf->CRCStripTypePacket = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_CST) >> 21) > 0U) ? ENABLE : DISABLE;
 8003948:	687b      	ldr	r3, [r7, #4]
 800394a:	681b      	ldr	r3, [r3, #0]
 800394c:	681b      	ldr	r3, [r3, #0]
 800394e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003952:	2b00      	cmp	r3, #0
 8003954:	bf14      	ite	ne
 8003956:	2301      	movne	r3, #1
 8003958:	2300      	moveq	r3, #0
 800395a:	b2db      	uxtb	r3, r3
 800395c:	461a      	mov	r2, r3
 800395e:	683b      	ldr	r3, [r7, #0]
 8003960:	739a      	strb	r2, [r3, #14]
  macconf->Support2KPacket = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_S2KP) >> 22) > 0U) ? ENABLE : DISABLE;
 8003962:	687b      	ldr	r3, [r7, #4]
 8003964:	681b      	ldr	r3, [r3, #0]
 8003966:	681b      	ldr	r3, [r3, #0]
 8003968:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800396c:	2b00      	cmp	r3, #0
 800396e:	bf14      	ite	ne
 8003970:	2301      	movne	r3, #1
 8003972:	2300      	moveq	r3, #0
 8003974:	b2db      	uxtb	r3, r3
 8003976:	461a      	mov	r2, r3
 8003978:	683b      	ldr	r3, [r7, #0]
 800397a:	735a      	strb	r2, [r3, #13]
  macconf->GiantPacketSizeLimitControl = ((READ_BIT(heth->Instance->MACCR,
 800397c:	687b      	ldr	r3, [r7, #4]
 800397e:	681b      	ldr	r3, [r3, #0]
 8003980:	681b      	ldr	r3, [r3, #0]
                                                    ETH_MACCR_GPSLCE) >> 23) > 0U) ? ENABLE : DISABLE;
 8003982:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8003986:	2b00      	cmp	r3, #0
 8003988:	bf14      	ite	ne
 800398a:	2301      	movne	r3, #1
 800398c:	2300      	moveq	r3, #0
 800398e:	b2db      	uxtb	r3, r3
 8003990:	461a      	mov	r2, r3
  macconf->GiantPacketSizeLimitControl = ((READ_BIT(heth->Instance->MACCR,
 8003992:	683b      	ldr	r3, [r7, #0]
 8003994:	731a      	strb	r2, [r3, #12]
  macconf->InterPacketGapVal = READ_BIT(heth->Instance->MACCR, ETH_MACCR_IPG);
 8003996:	687b      	ldr	r3, [r7, #4]
 8003998:	681b      	ldr	r3, [r3, #0]
 800399a:	681b      	ldr	r3, [r3, #0]
 800399c:	f003 62e0 	and.w	r2, r3, #117440512	@ 0x7000000
 80039a0:	683b      	ldr	r3, [r7, #0]
 80039a2:	609a      	str	r2, [r3, #8]
  macconf->ChecksumOffload = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_IPC) >> 27) > 0U) ? ENABLE : DISABLE;
 80039a4:	687b      	ldr	r3, [r7, #4]
 80039a6:	681b      	ldr	r3, [r3, #0]
 80039a8:	681b      	ldr	r3, [r3, #0]
 80039aa:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80039ae:	2b00      	cmp	r3, #0
 80039b0:	bf14      	ite	ne
 80039b2:	2301      	movne	r3, #1
 80039b4:	2300      	moveq	r3, #0
 80039b6:	b2db      	uxtb	r3, r3
 80039b8:	461a      	mov	r2, r3
 80039ba:	683b      	ldr	r3, [r7, #0]
 80039bc:	711a      	strb	r2, [r3, #4]
  macconf->SourceAddrControl = READ_BIT(heth->Instance->MACCR, ETH_MACCR_SARC);
 80039be:	687b      	ldr	r3, [r7, #4]
 80039c0:	681b      	ldr	r3, [r3, #0]
 80039c2:	681b      	ldr	r3, [r3, #0]
 80039c4:	f003 42e0 	and.w	r2, r3, #1879048192	@ 0x70000000
 80039c8:	683b      	ldr	r3, [r7, #0]
 80039ca:	601a      	str	r2, [r3, #0]

  macconf->GiantPacketSizeLimit = READ_BIT(heth->Instance->MACECR, ETH_MACECR_GPSL);
 80039cc:	687b      	ldr	r3, [r7, #4]
 80039ce:	681b      	ldr	r3, [r3, #0]
 80039d0:	685b      	ldr	r3, [r3, #4]
 80039d2:	f3c3 020d 	ubfx	r2, r3, #0, #14
 80039d6:	683b      	ldr	r3, [r7, #0]
 80039d8:	635a      	str	r2, [r3, #52]	@ 0x34
  macconf->CRCCheckingRxPackets = ((READ_BIT(heth->Instance->MACECR, ETH_MACECR_DCRCC) >> 16) == 0U) ? ENABLE : DISABLE;
 80039da:	687b      	ldr	r3, [r7, #4]
 80039dc:	681b      	ldr	r3, [r3, #0]
 80039de:	685b      	ldr	r3, [r3, #4]
 80039e0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80039e4:	2b00      	cmp	r3, #0
 80039e6:	bf0c      	ite	eq
 80039e8:	2301      	moveq	r3, #1
 80039ea:	2300      	movne	r3, #0
 80039ec:	b2db      	uxtb	r3, r3
 80039ee:	461a      	mov	r2, r3
 80039f0:	683b      	ldr	r3, [r7, #0]
 80039f2:	f883 2032 	strb.w	r2, [r3, #50]	@ 0x32
  macconf->SlowProtocolDetect = ((READ_BIT(heth->Instance->MACECR, ETH_MACECR_SPEN) >> 17) > 0U) ? ENABLE : DISABLE;
 80039f6:	687b      	ldr	r3, [r7, #4]
 80039f8:	681b      	ldr	r3, [r3, #0]
 80039fa:	685b      	ldr	r3, [r3, #4]
 80039fc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003a00:	2b00      	cmp	r3, #0
 8003a02:	bf14      	ite	ne
 8003a04:	2301      	movne	r3, #1
 8003a06:	2300      	moveq	r3, #0
 8003a08:	b2db      	uxtb	r3, r3
 8003a0a:	461a      	mov	r2, r3
 8003a0c:	683b      	ldr	r3, [r7, #0]
 8003a0e:	f883 2031 	strb.w	r2, [r3, #49]	@ 0x31
  macconf->UnicastSlowProtocolPacketDetect = ((READ_BIT(heth->Instance->MACECR,
 8003a12:	687b      	ldr	r3, [r7, #4]
 8003a14:	681b      	ldr	r3, [r3, #0]
 8003a16:	685b      	ldr	r3, [r3, #4]
                                                        ETH_MACECR_USP) >> 18) > 0U) ? ENABLE : DISABLE;
 8003a18:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003a1c:	2b00      	cmp	r3, #0
 8003a1e:	bf14      	ite	ne
 8003a20:	2301      	movne	r3, #1
 8003a22:	2300      	moveq	r3, #0
 8003a24:	b2db      	uxtb	r3, r3
 8003a26:	461a      	mov	r2, r3
  macconf->UnicastSlowProtocolPacketDetect = ((READ_BIT(heth->Instance->MACECR,
 8003a28:	683b      	ldr	r3, [r7, #0]
 8003a2a:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  macconf->ExtendedInterPacketGap = ((READ_BIT(heth->Instance->MACECR, ETH_MACECR_EIPGEN) >> 24) > 0U)
 8003a2e:	687b      	ldr	r3, [r7, #4]
 8003a30:	681b      	ldr	r3, [r3, #0]
 8003a32:	685b      	ldr	r3, [r3, #4]
 8003a34:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
                                    ? ENABLE : DISABLE;
 8003a38:	2b00      	cmp	r3, #0
 8003a3a:	bf14      	ite	ne
 8003a3c:	2301      	movne	r3, #1
 8003a3e:	2300      	moveq	r3, #0
 8003a40:	b2db      	uxtb	r3, r3
 8003a42:	461a      	mov	r2, r3
  macconf->ExtendedInterPacketGap = ((READ_BIT(heth->Instance->MACECR, ETH_MACECR_EIPGEN) >> 24) > 0U)
 8003a44:	683b      	ldr	r3, [r7, #0]
 8003a46:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  macconf->ExtendedInterPacketGapVal = READ_BIT(heth->Instance->MACECR, ETH_MACECR_EIPG) >> 25;
 8003a4a:	687b      	ldr	r3, [r7, #4]
 8003a4c:	681b      	ldr	r3, [r3, #0]
 8003a4e:	685b      	ldr	r3, [r3, #4]
 8003a50:	0e5b      	lsrs	r3, r3, #25
 8003a52:	f003 021f 	and.w	r2, r3, #31
 8003a56:	683b      	ldr	r3, [r7, #0]
 8003a58:	63da      	str	r2, [r3, #60]	@ 0x3c

  macconf->ProgrammableWatchdog = ((READ_BIT(heth->Instance->MACWTR, ETH_MACWTR_PWE) >> 8) > 0U) ? ENABLE : DISABLE;
 8003a5a:	687b      	ldr	r3, [r7, #4]
 8003a5c:	681b      	ldr	r3, [r3, #0]
 8003a5e:	68db      	ldr	r3, [r3, #12]
 8003a60:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003a64:	2b00      	cmp	r3, #0
 8003a66:	bf14      	ite	ne
 8003a68:	2301      	movne	r3, #1
 8003a6a:	2300      	moveq	r3, #0
 8003a6c:	b2db      	uxtb	r3, r3
 8003a6e:	461a      	mov	r2, r3
 8003a70:	683b      	ldr	r3, [r7, #0]
 8003a72:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  macconf->WatchdogTimeout = READ_BIT(heth->Instance->MACWTR, ETH_MACWTR_WTO);
 8003a76:	687b      	ldr	r3, [r7, #4]
 8003a78:	681b      	ldr	r3, [r3, #0]
 8003a7a:	68db      	ldr	r3, [r3, #12]
 8003a7c:	f003 020f 	and.w	r2, r3, #15
 8003a80:	683b      	ldr	r3, [r7, #0]
 8003a82:	645a      	str	r2, [r3, #68]	@ 0x44

  macconf->TransmitFlowControl = ((READ_BIT(heth->Instance->MACTFCR, ETH_MACTFCR_TFE) >> 1) > 0U) ? ENABLE : DISABLE;
 8003a84:	687b      	ldr	r3, [r7, #4]
 8003a86:	681b      	ldr	r3, [r3, #0]
 8003a88:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003a8a:	f003 0302 	and.w	r3, r3, #2
 8003a8e:	2b00      	cmp	r3, #0
 8003a90:	bf14      	ite	ne
 8003a92:	2301      	movne	r3, #1
 8003a94:	2300      	moveq	r3, #0
 8003a96:	b2db      	uxtb	r3, r3
 8003a98:	461a      	mov	r2, r3
 8003a9a:	683b      	ldr	r3, [r7, #0]
 8003a9c:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
  macconf->ZeroQuantaPause = ((READ_BIT(heth->Instance->MACTFCR, ETH_MACTFCR_DZPQ) >> 7) == 0U) ? ENABLE : DISABLE;
 8003aa0:	687b      	ldr	r3, [r7, #4]
 8003aa2:	681b      	ldr	r3, [r3, #0]
 8003aa4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003aa6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003aaa:	2b00      	cmp	r3, #0
 8003aac:	bf0c      	ite	eq
 8003aae:	2301      	moveq	r3, #1
 8003ab0:	2300      	movne	r3, #0
 8003ab2:	b2db      	uxtb	r3, r3
 8003ab4:	461a      	mov	r2, r3
 8003ab6:	683b      	ldr	r3, [r7, #0]
 8003ab8:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
  macconf->PauseLowThreshold = READ_BIT(heth->Instance->MACTFCR, ETH_MACTFCR_PLT);
 8003abc:	687b      	ldr	r3, [r7, #4]
 8003abe:	681b      	ldr	r3, [r3, #0]
 8003ac0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003ac2:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8003ac6:	683b      	ldr	r3, [r7, #0]
 8003ac8:	651a      	str	r2, [r3, #80]	@ 0x50
  macconf->PauseTime = (READ_BIT(heth->Instance->MACTFCR, ETH_MACTFCR_PT) >> 16);
 8003aca:	687b      	ldr	r3, [r7, #4]
 8003acc:	681b      	ldr	r3, [r3, #0]
 8003ace:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003ad0:	0c1b      	lsrs	r3, r3, #16
 8003ad2:	b29a      	uxth	r2, r3
 8003ad4:	683b      	ldr	r3, [r7, #0]
 8003ad6:	649a      	str	r2, [r3, #72]	@ 0x48
  macconf->ReceiveFlowControl = (READ_BIT(heth->Instance->MACRFCR, ETH_MACRFCR_RFE) > 0U) ? ENABLE : DISABLE;
 8003ad8:	687b      	ldr	r3, [r7, #4]
 8003ada:	681b      	ldr	r3, [r3, #0]
 8003adc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003ae0:	f003 0301 	and.w	r3, r3, #1
 8003ae4:	2b00      	cmp	r3, #0
 8003ae6:	bf14      	ite	ne
 8003ae8:	2301      	movne	r3, #1
 8003aea:	2300      	moveq	r3, #0
 8003aec:	b2db      	uxtb	r3, r3
 8003aee:	461a      	mov	r2, r3
 8003af0:	683b      	ldr	r3, [r7, #0]
 8003af2:	f883 2056 	strb.w	r2, [r3, #86]	@ 0x56
  macconf->UnicastPausePacketDetect = ((READ_BIT(heth->Instance->MACRFCR, ETH_MACRFCR_UP) >> 1) > 0U)
 8003af6:	687b      	ldr	r3, [r7, #4]
 8003af8:	681b      	ldr	r3, [r3, #0]
 8003afa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003afe:	f003 0302 	and.w	r3, r3, #2
                                      ? ENABLE : DISABLE;
 8003b02:	2b00      	cmp	r3, #0
 8003b04:	bf14      	ite	ne
 8003b06:	2301      	movne	r3, #1
 8003b08:	2300      	moveq	r3, #0
 8003b0a:	b2db      	uxtb	r3, r3
 8003b0c:	461a      	mov	r2, r3
  macconf->UnicastPausePacketDetect = ((READ_BIT(heth->Instance->MACRFCR, ETH_MACRFCR_UP) >> 1) > 0U)
 8003b0e:	683b      	ldr	r3, [r7, #0]
 8003b10:	f883 2055 	strb.w	r2, [r3, #85]	@ 0x55

  macconf->TransmitQueueMode = READ_BIT(heth->Instance->MTLTQOMR, (ETH_MTLTQOMR_TTC | ETH_MTLTQOMR_TSF));
 8003b14:	687b      	ldr	r3, [r7, #4]
 8003b16:	681b      	ldr	r3, [r3, #0]
 8003b18:	f8d3 3d00 	ldr.w	r3, [r3, #3328]	@ 0xd00
 8003b1c:	f003 0272 	and.w	r2, r3, #114	@ 0x72
 8003b20:	683b      	ldr	r3, [r7, #0]
 8003b22:	659a      	str	r2, [r3, #88]	@ 0x58

  macconf->ReceiveQueueMode = READ_BIT(heth->Instance->MTLRQOMR, (ETH_MTLRQOMR_RTC | ETH_MTLRQOMR_RSF));
 8003b24:	687b      	ldr	r3, [r7, #4]
 8003b26:	681b      	ldr	r3, [r3, #0]
 8003b28:	f8d3 3d30 	ldr.w	r3, [r3, #3376]	@ 0xd30
 8003b2c:	f003 0223 	and.w	r2, r3, #35	@ 0x23
 8003b30:	683b      	ldr	r3, [r7, #0]
 8003b32:	65da      	str	r2, [r3, #92]	@ 0x5c
  macconf->ForwardRxUndersizedGoodPacket = ((READ_BIT(heth->Instance->MTLRQOMR,
 8003b34:	687b      	ldr	r3, [r7, #4]
 8003b36:	681b      	ldr	r3, [r3, #0]
 8003b38:	f8d3 3d30 	ldr.w	r3, [r3, #3376]	@ 0xd30
                                                      ETH_MTLRQOMR_FUP) >> 3) > 0U) ? ENABLE : DISABLE;
 8003b3c:	f003 0308 	and.w	r3, r3, #8
 8003b40:	2b00      	cmp	r3, #0
 8003b42:	bf14      	ite	ne
 8003b44:	2301      	movne	r3, #1
 8003b46:	2300      	moveq	r3, #0
 8003b48:	b2db      	uxtb	r3, r3
 8003b4a:	461a      	mov	r2, r3
  macconf->ForwardRxUndersizedGoodPacket = ((READ_BIT(heth->Instance->MTLRQOMR,
 8003b4c:	683b      	ldr	r3, [r7, #0]
 8003b4e:	f883 2062 	strb.w	r2, [r3, #98]	@ 0x62
  macconf->ForwardRxErrorPacket = ((READ_BIT(heth->Instance->MTLRQOMR, ETH_MTLRQOMR_FEP) >> 4) > 0U) ? ENABLE : DISABLE;
 8003b52:	687b      	ldr	r3, [r7, #4]
 8003b54:	681b      	ldr	r3, [r3, #0]
 8003b56:	f8d3 3d30 	ldr.w	r3, [r3, #3376]	@ 0xd30
 8003b5a:	f003 0310 	and.w	r3, r3, #16
 8003b5e:	2b00      	cmp	r3, #0
 8003b60:	bf14      	ite	ne
 8003b62:	2301      	movne	r3, #1
 8003b64:	2300      	moveq	r3, #0
 8003b66:	b2db      	uxtb	r3, r3
 8003b68:	461a      	mov	r2, r3
 8003b6a:	683b      	ldr	r3, [r7, #0]
 8003b6c:	f883 2061 	strb.w	r2, [r3, #97]	@ 0x61
  macconf->DropTCPIPChecksumErrorPacket = ((READ_BIT(heth->Instance->MTLRQOMR,
 8003b70:	687b      	ldr	r3, [r7, #4]
 8003b72:	681b      	ldr	r3, [r3, #0]
 8003b74:	f8d3 3d30 	ldr.w	r3, [r3, #3376]	@ 0xd30
                                                     ETH_MTLRQOMR_DISTCPEF) >> 6) == 0U) ? ENABLE : DISABLE;
 8003b78:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003b7c:	2b00      	cmp	r3, #0
 8003b7e:	bf0c      	ite	eq
 8003b80:	2301      	moveq	r3, #1
 8003b82:	2300      	movne	r3, #0
 8003b84:	b2db      	uxtb	r3, r3
 8003b86:	461a      	mov	r2, r3
  macconf->DropTCPIPChecksumErrorPacket = ((READ_BIT(heth->Instance->MTLRQOMR,
 8003b88:	683b      	ldr	r3, [r7, #0]
 8003b8a:	f883 2060 	strb.w	r2, [r3, #96]	@ 0x60

  return HAL_OK;
 8003b8e:	2300      	movs	r3, #0
}
 8003b90:	4618      	mov	r0, r3
 8003b92:	370c      	adds	r7, #12
 8003b94:	46bd      	mov	sp, r7
 8003b96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b9a:	4770      	bx	lr

08003b9c <HAL_ETH_SetMACConfig>:
  * @param  macconf: pointer to a ETH_MACConfigTypeDef structure that contains
  *         the configuration of the MAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_SetMACConfig(ETH_HandleTypeDef *heth,  ETH_MACConfigTypeDef *macconf)
{
 8003b9c:	b580      	push	{r7, lr}
 8003b9e:	b082      	sub	sp, #8
 8003ba0:	af00      	add	r7, sp, #0
 8003ba2:	6078      	str	r0, [r7, #4]
 8003ba4:	6039      	str	r1, [r7, #0]
  if (macconf == NULL)
 8003ba6:	683b      	ldr	r3, [r7, #0]
 8003ba8:	2b00      	cmp	r3, #0
 8003baa:	d101      	bne.n	8003bb0 <HAL_ETH_SetMACConfig+0x14>
  {
    return HAL_ERROR;
 8003bac:	2301      	movs	r3, #1
 8003bae:	e00b      	b.n	8003bc8 <HAL_ETH_SetMACConfig+0x2c>
  }

  if (heth->gState == HAL_ETH_STATE_READY)
 8003bb0:	687b      	ldr	r3, [r7, #4]
 8003bb2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003bb6:	2b10      	cmp	r3, #16
 8003bb8:	d105      	bne.n	8003bc6 <HAL_ETH_SetMACConfig+0x2a>
  {
    ETH_SetMACConfig(heth, macconf);
 8003bba:	6839      	ldr	r1, [r7, #0]
 8003bbc:	6878      	ldr	r0, [r7, #4]
 8003bbe:	f000 f865 	bl	8003c8c <ETH_SetMACConfig>

    return HAL_OK;
 8003bc2:	2300      	movs	r3, #0
 8003bc4:	e000      	b.n	8003bc8 <HAL_ETH_SetMACConfig+0x2c>
  }
  else
  {
    return HAL_ERROR;
 8003bc6:	2301      	movs	r3, #1
  }
}
 8003bc8:	4618      	mov	r0, r3
 8003bca:	3708      	adds	r7, #8
 8003bcc:	46bd      	mov	sp, r7
 8003bce:	bd80      	pop	{r7, pc}

08003bd0 <HAL_ETH_SetMDIOClockRange>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
void HAL_ETH_SetMDIOClockRange(ETH_HandleTypeDef *heth)
{
 8003bd0:	b580      	push	{r7, lr}
 8003bd2:	b084      	sub	sp, #16
 8003bd4:	af00      	add	r7, sp, #0
 8003bd6:	6078      	str	r0, [r7, #4]
  uint32_t hclk;
  uint32_t tmpreg;

  /* Get the ETHERNET MACMDIOAR value */
  tmpreg = (heth->Instance)->MACMDIOAR;
 8003bd8:	687b      	ldr	r3, [r7, #4]
 8003bda:	681b      	ldr	r3, [r3, #0]
 8003bdc:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 8003be0:	60fb      	str	r3, [r7, #12]

  /* Clear CSR Clock Range bits */
  tmpreg &= ~ETH_MACMDIOAR_CR;
 8003be2:	68fb      	ldr	r3, [r7, #12]
 8003be4:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8003be8:	60fb      	str	r3, [r7, #12]

  /* Get hclk frequency value */
  hclk = HAL_RCC_GetHCLKFreq();
 8003bea:	f002 fecf 	bl	800698c <HAL_RCC_GetHCLKFreq>
 8003bee:	60b8      	str	r0, [r7, #8]

  /* Set CR bits depending on hclk value */
  if (hclk < 35000000U)
 8003bf0:	68bb      	ldr	r3, [r7, #8]
 8003bf2:	4a1a      	ldr	r2, [pc, #104]	@ (8003c5c <HAL_ETH_SetMDIOClockRange+0x8c>)
 8003bf4:	4293      	cmp	r3, r2
 8003bf6:	d804      	bhi.n	8003c02 <HAL_ETH_SetMDIOClockRange+0x32>
  {
    /* CSR Clock Range between 0-35 MHz */
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV16;
 8003bf8:	68fb      	ldr	r3, [r7, #12]
 8003bfa:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8003bfe:	60fb      	str	r3, [r7, #12]
 8003c00:	e022      	b.n	8003c48 <HAL_ETH_SetMDIOClockRange+0x78>
  }
  else if (hclk < 60000000U)
 8003c02:	68bb      	ldr	r3, [r7, #8]
 8003c04:	4a16      	ldr	r2, [pc, #88]	@ (8003c60 <HAL_ETH_SetMDIOClockRange+0x90>)
 8003c06:	4293      	cmp	r3, r2
 8003c08:	d204      	bcs.n	8003c14 <HAL_ETH_SetMDIOClockRange+0x44>
  {
    /* CSR Clock Range between 35-60 MHz */
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV26;
 8003c0a:	68fb      	ldr	r3, [r7, #12]
 8003c0c:	f443 7340 	orr.w	r3, r3, #768	@ 0x300
 8003c10:	60fb      	str	r3, [r7, #12]
 8003c12:	e019      	b.n	8003c48 <HAL_ETH_SetMDIOClockRange+0x78>
  }
  else if (hclk < 100000000U)
 8003c14:	68bb      	ldr	r3, [r7, #8]
 8003c16:	4a13      	ldr	r2, [pc, #76]	@ (8003c64 <HAL_ETH_SetMDIOClockRange+0x94>)
 8003c18:	4293      	cmp	r3, r2
 8003c1a:	d915      	bls.n	8003c48 <HAL_ETH_SetMDIOClockRange+0x78>
  {
    /* CSR Clock Range between 60-100 MHz */
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV42;
  }
  else if (hclk < 150000000U)
 8003c1c:	68bb      	ldr	r3, [r7, #8]
 8003c1e:	4a12      	ldr	r2, [pc, #72]	@ (8003c68 <HAL_ETH_SetMDIOClockRange+0x98>)
 8003c20:	4293      	cmp	r3, r2
 8003c22:	d804      	bhi.n	8003c2e <HAL_ETH_SetMDIOClockRange+0x5e>
  {
    /* CSR Clock Range between 100-150 MHz */
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV62;
 8003c24:	68fb      	ldr	r3, [r7, #12]
 8003c26:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003c2a:	60fb      	str	r3, [r7, #12]
 8003c2c:	e00c      	b.n	8003c48 <HAL_ETH_SetMDIOClockRange+0x78>
  }
  else if (hclk < 250000000U)
 8003c2e:	68bb      	ldr	r3, [r7, #8]
 8003c30:	4a0e      	ldr	r2, [pc, #56]	@ (8003c6c <HAL_ETH_SetMDIOClockRange+0x9c>)
 8003c32:	4293      	cmp	r3, r2
 8003c34:	d804      	bhi.n	8003c40 <HAL_ETH_SetMDIOClockRange+0x70>
  {
    /* CSR Clock Range between 150-250 MHz */
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV102;
 8003c36:	68fb      	ldr	r3, [r7, #12]
 8003c38:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8003c3c:	60fb      	str	r3, [r7, #12]
 8003c3e:	e003      	b.n	8003c48 <HAL_ETH_SetMDIOClockRange+0x78>
  }
  else /* (hclk >= 250000000U) */
  {
    /* CSR Clock >= 250 MHz */
    tmpreg |= (uint32_t)(ETH_MACMDIOAR_CR_DIV124);
 8003c40:	68fb      	ldr	r3, [r7, #12]
 8003c42:	f443 63a0 	orr.w	r3, r3, #1280	@ 0x500
 8003c46:	60fb      	str	r3, [r7, #12]
  }

  /* Configure the CSR Clock Range */
  (heth->Instance)->MACMDIOAR = (uint32_t)tmpreg;
 8003c48:	687b      	ldr	r3, [r7, #4]
 8003c4a:	681b      	ldr	r3, [r3, #0]
 8003c4c:	68fa      	ldr	r2, [r7, #12]
 8003c4e:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200
}
 8003c52:	bf00      	nop
 8003c54:	3710      	adds	r7, #16
 8003c56:	46bd      	mov	sp, r7
 8003c58:	bd80      	pop	{r7, pc}
 8003c5a:	bf00      	nop
 8003c5c:	02160ebf 	.word	0x02160ebf
 8003c60:	03938700 	.word	0x03938700
 8003c64:	05f5e0ff 	.word	0x05f5e0ff
 8003c68:	08f0d17f 	.word	0x08f0d17f
 8003c6c:	0ee6b27f 	.word	0x0ee6b27f

08003c70 <HAL_ETH_GetDMAError>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval ETH DMA Error Code
  */
uint32_t HAL_ETH_GetDMAError(const ETH_HandleTypeDef *heth)
{
 8003c70:	b480      	push	{r7}
 8003c72:	b083      	sub	sp, #12
 8003c74:	af00      	add	r7, sp, #0
 8003c76:	6078      	str	r0, [r7, #4]
  return heth->DMAErrorCode;
 8003c78:	687b      	ldr	r3, [r7, #4]
 8003c7a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
}
 8003c7e:	4618      	mov	r0, r3
 8003c80:	370c      	adds	r7, #12
 8003c82:	46bd      	mov	sp, r7
 8003c84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c88:	4770      	bx	lr
	...

08003c8c <ETH_SetMACConfig>:
/** @addtogroup ETH_Private_Functions   ETH Private Functions
  * @{
  */

static void ETH_SetMACConfig(ETH_HandleTypeDef *heth, const ETH_MACConfigTypeDef *macconf)
{
 8003c8c:	b480      	push	{r7}
 8003c8e:	b085      	sub	sp, #20
 8003c90:	af00      	add	r7, sp, #0
 8003c92:	6078      	str	r0, [r7, #4]
 8003c94:	6039      	str	r1, [r7, #0]
  uint32_t macregval;

  /*------------------------ MACCR Configuration --------------------*/
  macregval = (macconf->InterPacketGapVal |
 8003c96:	683b      	ldr	r3, [r7, #0]
 8003c98:	689a      	ldr	r2, [r3, #8]
               macconf->SourceAddrControl |
 8003c9a:	683b      	ldr	r3, [r7, #0]
 8003c9c:	681b      	ldr	r3, [r3, #0]
  macregval = (macconf->InterPacketGapVal |
 8003c9e:	431a      	orrs	r2, r3
               ((uint32_t)macconf->ChecksumOffload << 27) |
 8003ca0:	683b      	ldr	r3, [r7, #0]
 8003ca2:	791b      	ldrb	r3, [r3, #4]
 8003ca4:	06db      	lsls	r3, r3, #27
               macconf->SourceAddrControl |
 8003ca6:	431a      	orrs	r2, r3
               ((uint32_t)macconf->GiantPacketSizeLimitControl << 23) |
 8003ca8:	683b      	ldr	r3, [r7, #0]
 8003caa:	7b1b      	ldrb	r3, [r3, #12]
 8003cac:	05db      	lsls	r3, r3, #23
               ((uint32_t)macconf->ChecksumOffload << 27) |
 8003cae:	431a      	orrs	r2, r3
               ((uint32_t)macconf->Support2KPacket  << 22) |
 8003cb0:	683b      	ldr	r3, [r7, #0]
 8003cb2:	7b5b      	ldrb	r3, [r3, #13]
 8003cb4:	059b      	lsls	r3, r3, #22
               ((uint32_t)macconf->GiantPacketSizeLimitControl << 23) |
 8003cb6:	431a      	orrs	r2, r3
               ((uint32_t)macconf->CRCStripTypePacket << 21) |
 8003cb8:	683b      	ldr	r3, [r7, #0]
 8003cba:	7b9b      	ldrb	r3, [r3, #14]
 8003cbc:	055b      	lsls	r3, r3, #21
               ((uint32_t)macconf->Support2KPacket  << 22) |
 8003cbe:	431a      	orrs	r2, r3
               ((uint32_t)macconf->AutomaticPadCRCStrip << 20) |
 8003cc0:	683b      	ldr	r3, [r7, #0]
 8003cc2:	7bdb      	ldrb	r3, [r3, #15]
 8003cc4:	051b      	lsls	r3, r3, #20
               ((uint32_t)macconf->CRCStripTypePacket << 21) |
 8003cc6:	4313      	orrs	r3, r2
               ((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 19) |
 8003cc8:	683a      	ldr	r2, [r7, #0]
 8003cca:	7c12      	ldrb	r2, [r2, #16]
 8003ccc:	2a00      	cmp	r2, #0
 8003cce:	d102      	bne.n	8003cd6 <ETH_SetMACConfig+0x4a>
 8003cd0:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 8003cd4:	e000      	b.n	8003cd8 <ETH_SetMACConfig+0x4c>
 8003cd6:	2200      	movs	r2, #0
               ((uint32_t)macconf->AutomaticPadCRCStrip << 20) |
 8003cd8:	4313      	orrs	r3, r2
               ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 17) |
 8003cda:	683a      	ldr	r2, [r7, #0]
 8003cdc:	7c52      	ldrb	r2, [r2, #17]
 8003cde:	2a00      	cmp	r2, #0
 8003ce0:	d102      	bne.n	8003ce8 <ETH_SetMACConfig+0x5c>
 8003ce2:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8003ce6:	e000      	b.n	8003cea <ETH_SetMACConfig+0x5e>
 8003ce8:	2200      	movs	r2, #0
               ((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 19) |
 8003cea:	431a      	orrs	r2, r3
               ((uint32_t)macconf->JumboPacket << 16) |
 8003cec:	683b      	ldr	r3, [r7, #0]
 8003cee:	7c9b      	ldrb	r3, [r3, #18]
 8003cf0:	041b      	lsls	r3, r3, #16
               ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 17) |
 8003cf2:	431a      	orrs	r2, r3
               macconf->Speed |
 8003cf4:	683b      	ldr	r3, [r7, #0]
 8003cf6:	695b      	ldr	r3, [r3, #20]
               ((uint32_t)macconf->JumboPacket << 16) |
 8003cf8:	431a      	orrs	r2, r3
               macconf->DuplexMode |
 8003cfa:	683b      	ldr	r3, [r7, #0]
 8003cfc:	699b      	ldr	r3, [r3, #24]
               macconf->Speed |
 8003cfe:	431a      	orrs	r2, r3
               ((uint32_t)macconf->LoopbackMode << 12) |
 8003d00:	683b      	ldr	r3, [r7, #0]
 8003d02:	7f1b      	ldrb	r3, [r3, #28]
 8003d04:	031b      	lsls	r3, r3, #12
               macconf->DuplexMode |
 8003d06:	431a      	orrs	r2, r3
               ((uint32_t)macconf->CarrierSenseBeforeTransmit << 11) |
 8003d08:	683b      	ldr	r3, [r7, #0]
 8003d0a:	7f5b      	ldrb	r3, [r3, #29]
 8003d0c:	02db      	lsls	r3, r3, #11
               ((uint32_t)macconf->LoopbackMode << 12) |
 8003d0e:	4313      	orrs	r3, r2
               ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 10) |
 8003d10:	683a      	ldr	r2, [r7, #0]
 8003d12:	7f92      	ldrb	r2, [r2, #30]
 8003d14:	2a00      	cmp	r2, #0
 8003d16:	d102      	bne.n	8003d1e <ETH_SetMACConfig+0x92>
 8003d18:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8003d1c:	e000      	b.n	8003d20 <ETH_SetMACConfig+0x94>
 8003d1e:	2200      	movs	r2, #0
               ((uint32_t)macconf->CarrierSenseBeforeTransmit << 11) |
 8003d20:	431a      	orrs	r2, r3
               ((uint32_t)macconf->CarrierSenseDuringTransmit << 9) |
 8003d22:	683b      	ldr	r3, [r7, #0]
 8003d24:	7fdb      	ldrb	r3, [r3, #31]
 8003d26:	025b      	lsls	r3, r3, #9
               ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 10) |
 8003d28:	4313      	orrs	r3, r2
               ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 8) |
 8003d2a:	683a      	ldr	r2, [r7, #0]
 8003d2c:	f892 2020 	ldrb.w	r2, [r2, #32]
 8003d30:	2a00      	cmp	r2, #0
 8003d32:	d102      	bne.n	8003d3a <ETH_SetMACConfig+0xae>
 8003d34:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8003d38:	e000      	b.n	8003d3c <ETH_SetMACConfig+0xb0>
 8003d3a:	2200      	movs	r2, #0
               ((uint32_t)macconf->CarrierSenseDuringTransmit << 9) |
 8003d3c:	431a      	orrs	r2, r3
               macconf->BackOffLimit |
 8003d3e:	683b      	ldr	r3, [r7, #0]
 8003d40:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
               ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 8) |
 8003d42:	431a      	orrs	r2, r3
               ((uint32_t)macconf->DeferralCheck << 4) |
 8003d44:	683b      	ldr	r3, [r7, #0]
 8003d46:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8003d4a:	011b      	lsls	r3, r3, #4
               macconf->BackOffLimit |
 8003d4c:	431a      	orrs	r2, r3
               macconf->PreambleLength);
 8003d4e:	683b      	ldr	r3, [r7, #0]
 8003d50:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
  macregval = (macconf->InterPacketGapVal |
 8003d52:	4313      	orrs	r3, r2
 8003d54:	60fb      	str	r3, [r7, #12]

  /* Write to MACCR */
  MODIFY_REG(heth->Instance->MACCR, ETH_MACCR_MASK, macregval);
 8003d56:	687b      	ldr	r3, [r7, #4]
 8003d58:	681b      	ldr	r3, [r3, #0]
 8003d5a:	681a      	ldr	r2, [r3, #0]
 8003d5c:	4b56      	ldr	r3, [pc, #344]	@ (8003eb8 <ETH_SetMACConfig+0x22c>)
 8003d5e:	4013      	ands	r3, r2
 8003d60:	687a      	ldr	r2, [r7, #4]
 8003d62:	6812      	ldr	r2, [r2, #0]
 8003d64:	68f9      	ldr	r1, [r7, #12]
 8003d66:	430b      	orrs	r3, r1
 8003d68:	6013      	str	r3, [r2, #0]

  /*------------------------ MACECR Configuration --------------------*/
  macregval = ((macconf->ExtendedInterPacketGapVal << 25) |
 8003d6a:	683b      	ldr	r3, [r7, #0]
 8003d6c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003d6e:	065a      	lsls	r2, r3, #25
               ((uint32_t)macconf->ExtendedInterPacketGap << 24) |
 8003d70:	683b      	ldr	r3, [r7, #0]
 8003d72:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8003d76:	061b      	lsls	r3, r3, #24
  macregval = ((macconf->ExtendedInterPacketGapVal << 25) |
 8003d78:	431a      	orrs	r2, r3
               ((uint32_t)macconf->UnicastSlowProtocolPacketDetect << 18) |
 8003d7a:	683b      	ldr	r3, [r7, #0]
 8003d7c:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8003d80:	049b      	lsls	r3, r3, #18
               ((uint32_t)macconf->ExtendedInterPacketGap << 24) |
 8003d82:	431a      	orrs	r2, r3
               ((uint32_t)macconf->SlowProtocolDetect << 17) |
 8003d84:	683b      	ldr	r3, [r7, #0]
 8003d86:	f893 3031 	ldrb.w	r3, [r3, #49]	@ 0x31
 8003d8a:	045b      	lsls	r3, r3, #17
               ((uint32_t)macconf->UnicastSlowProtocolPacketDetect << 18) |
 8003d8c:	4313      	orrs	r3, r2
               ((uint32_t)((macconf->CRCCheckingRxPackets == DISABLE) ? 1U : 0U) << 16) |
 8003d8e:	683a      	ldr	r2, [r7, #0]
 8003d90:	f892 2032 	ldrb.w	r2, [r2, #50]	@ 0x32
 8003d94:	2a00      	cmp	r2, #0
 8003d96:	d102      	bne.n	8003d9e <ETH_SetMACConfig+0x112>
 8003d98:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8003d9c:	e000      	b.n	8003da0 <ETH_SetMACConfig+0x114>
 8003d9e:	2200      	movs	r2, #0
               ((uint32_t)macconf->SlowProtocolDetect << 17) |
 8003da0:	431a      	orrs	r2, r3
               macconf->GiantPacketSizeLimit);
 8003da2:	683b      	ldr	r3, [r7, #0]
 8003da4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
  macregval = ((macconf->ExtendedInterPacketGapVal << 25) |
 8003da6:	4313      	orrs	r3, r2
 8003da8:	60fb      	str	r3, [r7, #12]

  /* Write to MACECR */
  MODIFY_REG(heth->Instance->MACECR, ETH_MACECR_MASK, macregval);
 8003daa:	687b      	ldr	r3, [r7, #4]
 8003dac:	681b      	ldr	r3, [r3, #0]
 8003dae:	685a      	ldr	r2, [r3, #4]
 8003db0:	4b42      	ldr	r3, [pc, #264]	@ (8003ebc <ETH_SetMACConfig+0x230>)
 8003db2:	4013      	ands	r3, r2
 8003db4:	687a      	ldr	r2, [r7, #4]
 8003db6:	6812      	ldr	r2, [r2, #0]
 8003db8:	68f9      	ldr	r1, [r7, #12]
 8003dba:	430b      	orrs	r3, r1
 8003dbc:	6053      	str	r3, [r2, #4]

  /*------------------------ MACWTR Configuration --------------------*/
  macregval = (((uint32_t)macconf->ProgrammableWatchdog << 8) |
 8003dbe:	683b      	ldr	r3, [r7, #0]
 8003dc0:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003dc4:	021a      	lsls	r2, r3, #8
               macconf->WatchdogTimeout);
 8003dc6:	683b      	ldr	r3, [r7, #0]
 8003dc8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
  macregval = (((uint32_t)macconf->ProgrammableWatchdog << 8) |
 8003dca:	4313      	orrs	r3, r2
 8003dcc:	60fb      	str	r3, [r7, #12]

  /* Write to MACWTR */
  MODIFY_REG(heth->Instance->MACWTR, ETH_MACWTR_MASK, macregval);
 8003dce:	687b      	ldr	r3, [r7, #4]
 8003dd0:	681b      	ldr	r3, [r3, #0]
 8003dd2:	68da      	ldr	r2, [r3, #12]
 8003dd4:	4b3a      	ldr	r3, [pc, #232]	@ (8003ec0 <ETH_SetMACConfig+0x234>)
 8003dd6:	4013      	ands	r3, r2
 8003dd8:	687a      	ldr	r2, [r7, #4]
 8003dda:	6812      	ldr	r2, [r2, #0]
 8003ddc:	68f9      	ldr	r1, [r7, #12]
 8003dde:	430b      	orrs	r3, r1
 8003de0:	60d3      	str	r3, [r2, #12]

  /*------------------------ MACTFCR Configuration --------------------*/
  macregval = (((uint32_t)macconf->TransmitFlowControl << 1) |
 8003de2:	683b      	ldr	r3, [r7, #0]
 8003de4:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 8003de8:	005a      	lsls	r2, r3, #1
               macconf->PauseLowThreshold |
 8003dea:	683b      	ldr	r3, [r7, #0]
 8003dec:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
  macregval = (((uint32_t)macconf->TransmitFlowControl << 1) |
 8003dee:	4313      	orrs	r3, r2
               ((uint32_t)((macconf->ZeroQuantaPause == DISABLE) ? 1U : 0U) << 7) |
 8003df0:	683a      	ldr	r2, [r7, #0]
 8003df2:	f892 204c 	ldrb.w	r2, [r2, #76]	@ 0x4c
 8003df6:	2a00      	cmp	r2, #0
 8003df8:	d101      	bne.n	8003dfe <ETH_SetMACConfig+0x172>
 8003dfa:	2280      	movs	r2, #128	@ 0x80
 8003dfc:	e000      	b.n	8003e00 <ETH_SetMACConfig+0x174>
 8003dfe:	2200      	movs	r2, #0
               macconf->PauseLowThreshold |
 8003e00:	431a      	orrs	r2, r3
               (macconf->PauseTime << 16));
 8003e02:	683b      	ldr	r3, [r7, #0]
 8003e04:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003e06:	041b      	lsls	r3, r3, #16
  macregval = (((uint32_t)macconf->TransmitFlowControl << 1) |
 8003e08:	4313      	orrs	r3, r2
 8003e0a:	60fb      	str	r3, [r7, #12]

  /* Write to MACTFCR */
  MODIFY_REG(heth->Instance->MACTFCR, ETH_MACTFCR_MASK, macregval);
 8003e0c:	687b      	ldr	r3, [r7, #4]
 8003e0e:	681b      	ldr	r3, [r3, #0]
 8003e10:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8003e12:	f64f 730d 	movw	r3, #65293	@ 0xff0d
 8003e16:	4013      	ands	r3, r2
 8003e18:	687a      	ldr	r2, [r7, #4]
 8003e1a:	6812      	ldr	r2, [r2, #0]
 8003e1c:	68f9      	ldr	r1, [r7, #12]
 8003e1e:	430b      	orrs	r3, r1
 8003e20:	6713      	str	r3, [r2, #112]	@ 0x70

  /*------------------------ MACRFCR Configuration --------------------*/
  macregval = ((uint32_t)macconf->ReceiveFlowControl |
 8003e22:	683b      	ldr	r3, [r7, #0]
 8003e24:	f893 3056 	ldrb.w	r3, [r3, #86]	@ 0x56
 8003e28:	461a      	mov	r2, r3
               ((uint32_t)macconf->UnicastPausePacketDetect << 1));
 8003e2a:	683b      	ldr	r3, [r7, #0]
 8003e2c:	f893 3055 	ldrb.w	r3, [r3, #85]	@ 0x55
 8003e30:	005b      	lsls	r3, r3, #1
  macregval = ((uint32_t)macconf->ReceiveFlowControl |
 8003e32:	4313      	orrs	r3, r2
 8003e34:	60fb      	str	r3, [r7, #12]

  /* Write to MACRFCR */
  MODIFY_REG(heth->Instance->MACRFCR, ETH_MACRFCR_MASK, macregval);
 8003e36:	687b      	ldr	r3, [r7, #4]
 8003e38:	681b      	ldr	r3, [r3, #0]
 8003e3a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003e3e:	f023 0103 	bic.w	r1, r3, #3
 8003e42:	687b      	ldr	r3, [r7, #4]
 8003e44:	681b      	ldr	r3, [r3, #0]
 8003e46:	68fa      	ldr	r2, [r7, #12]
 8003e48:	430a      	orrs	r2, r1
 8003e4a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /*------------------------ MTLTQOMR Configuration --------------------*/
  /* Write to MTLTQOMR */
  MODIFY_REG(heth->Instance->MTLTQOMR, ETH_MTLTQOMR_MASK, macconf->TransmitQueueMode);
 8003e4e:	687b      	ldr	r3, [r7, #4]
 8003e50:	681b      	ldr	r3, [r3, #0]
 8003e52:	f8d3 3d00 	ldr.w	r3, [r3, #3328]	@ 0xd00
 8003e56:	f023 0172 	bic.w	r1, r3, #114	@ 0x72
 8003e5a:	683b      	ldr	r3, [r7, #0]
 8003e5c:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8003e5e:	687b      	ldr	r3, [r7, #4]
 8003e60:	681b      	ldr	r3, [r3, #0]
 8003e62:	430a      	orrs	r2, r1
 8003e64:	f8c3 2d00 	str.w	r2, [r3, #3328]	@ 0xd00

  /*------------------------ MTLRQOMR Configuration --------------------*/
  macregval = (macconf->ReceiveQueueMode |
 8003e68:	683b      	ldr	r3, [r7, #0]
 8003e6a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
               ((uint32_t)((macconf->DropTCPIPChecksumErrorPacket == DISABLE) ? 1U : 0U) << 6) |
 8003e6c:	683a      	ldr	r2, [r7, #0]
 8003e6e:	f892 2060 	ldrb.w	r2, [r2, #96]	@ 0x60
 8003e72:	2a00      	cmp	r2, #0
 8003e74:	d101      	bne.n	8003e7a <ETH_SetMACConfig+0x1ee>
 8003e76:	2240      	movs	r2, #64	@ 0x40
 8003e78:	e000      	b.n	8003e7c <ETH_SetMACConfig+0x1f0>
 8003e7a:	2200      	movs	r2, #0
  macregval = (macconf->ReceiveQueueMode |
 8003e7c:	431a      	orrs	r2, r3
               ((uint32_t)macconf->ForwardRxErrorPacket << 4) |
 8003e7e:	683b      	ldr	r3, [r7, #0]
 8003e80:	f893 3061 	ldrb.w	r3, [r3, #97]	@ 0x61
 8003e84:	011b      	lsls	r3, r3, #4
               ((uint32_t)((macconf->DropTCPIPChecksumErrorPacket == DISABLE) ? 1U : 0U) << 6) |
 8003e86:	431a      	orrs	r2, r3
               ((uint32_t)macconf->ForwardRxUndersizedGoodPacket << 3));
 8003e88:	683b      	ldr	r3, [r7, #0]
 8003e8a:	f893 3062 	ldrb.w	r3, [r3, #98]	@ 0x62
 8003e8e:	00db      	lsls	r3, r3, #3
  macregval = (macconf->ReceiveQueueMode |
 8003e90:	4313      	orrs	r3, r2
 8003e92:	60fb      	str	r3, [r7, #12]

  /* Write to MTLRQOMR */
  MODIFY_REG(heth->Instance->MTLRQOMR, ETH_MTLRQOMR_MASK, macregval);
 8003e94:	687b      	ldr	r3, [r7, #4]
 8003e96:	681b      	ldr	r3, [r3, #0]
 8003e98:	f8d3 3d30 	ldr.w	r3, [r3, #3376]	@ 0xd30
 8003e9c:	f023 017b 	bic.w	r1, r3, #123	@ 0x7b
 8003ea0:	687b      	ldr	r3, [r7, #4]
 8003ea2:	681b      	ldr	r3, [r3, #0]
 8003ea4:	68fa      	ldr	r2, [r7, #12]
 8003ea6:	430a      	orrs	r2, r1
 8003ea8:	f8c3 2d30 	str.w	r2, [r3, #3376]	@ 0xd30
}
 8003eac:	bf00      	nop
 8003eae:	3714      	adds	r7, #20
 8003eb0:	46bd      	mov	sp, r7
 8003eb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003eb6:	4770      	bx	lr
 8003eb8:	00048083 	.word	0x00048083
 8003ebc:	c0f88000 	.word	0xc0f88000
 8003ec0:	fffffef0 	.word	0xfffffef0

08003ec4 <ETH_SetDMAConfig>:

static void ETH_SetDMAConfig(ETH_HandleTypeDef *heth, const ETH_DMAConfigTypeDef *dmaconf)
{
 8003ec4:	b480      	push	{r7}
 8003ec6:	b085      	sub	sp, #20
 8003ec8:	af00      	add	r7, sp, #0
 8003eca:	6078      	str	r0, [r7, #4]
 8003ecc:	6039      	str	r1, [r7, #0]
  uint32_t dmaregval;

  /*------------------------ DMAMR Configuration --------------------*/
  MODIFY_REG(heth->Instance->DMAMR, ETH_DMAMR_MASK, dmaconf->DMAArbitration);
 8003ece:	687b      	ldr	r3, [r7, #4]
 8003ed0:	681b      	ldr	r3, [r3, #0]
 8003ed2:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8003ed6:	681a      	ldr	r2, [r3, #0]
 8003ed8:	4b38      	ldr	r3, [pc, #224]	@ (8003fbc <ETH_SetDMAConfig+0xf8>)
 8003eda:	4013      	ands	r3, r2
 8003edc:	683a      	ldr	r2, [r7, #0]
 8003ede:	6811      	ldr	r1, [r2, #0]
 8003ee0:	687a      	ldr	r2, [r7, #4]
 8003ee2:	6812      	ldr	r2, [r2, #0]
 8003ee4:	430b      	orrs	r3, r1
 8003ee6:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8003eea:	6013      	str	r3, [r2, #0]

  /*------------------------ DMASBMR Configuration --------------------*/
  dmaregval = (((uint32_t)dmaconf->AddressAlignedBeats << 12) |
 8003eec:	683b      	ldr	r3, [r7, #0]
 8003eee:	791b      	ldrb	r3, [r3, #4]
 8003ef0:	031a      	lsls	r2, r3, #12
               dmaconf->BurstMode |
 8003ef2:	683b      	ldr	r3, [r7, #0]
 8003ef4:	689b      	ldr	r3, [r3, #8]
  dmaregval = (((uint32_t)dmaconf->AddressAlignedBeats << 12) |
 8003ef6:	431a      	orrs	r2, r3
               ((uint32_t)dmaconf->RebuildINCRxBurst << 15));
 8003ef8:	683b      	ldr	r3, [r7, #0]
 8003efa:	7b1b      	ldrb	r3, [r3, #12]
 8003efc:	03db      	lsls	r3, r3, #15
  dmaregval = (((uint32_t)dmaconf->AddressAlignedBeats << 12) |
 8003efe:	4313      	orrs	r3, r2
 8003f00:	60fb      	str	r3, [r7, #12]

  MODIFY_REG(heth->Instance->DMASBMR, ETH_DMASBMR_MASK, dmaregval);
 8003f02:	687b      	ldr	r3, [r7, #4]
 8003f04:	681b      	ldr	r3, [r3, #0]
 8003f06:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8003f0a:	685a      	ldr	r2, [r3, #4]
 8003f0c:	4b2c      	ldr	r3, [pc, #176]	@ (8003fc0 <ETH_SetDMAConfig+0xfc>)
 8003f0e:	4013      	ands	r3, r2
 8003f10:	687a      	ldr	r2, [r7, #4]
 8003f12:	6812      	ldr	r2, [r2, #0]
 8003f14:	68f9      	ldr	r1, [r7, #12]
 8003f16:	430b      	orrs	r3, r1
 8003f18:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8003f1c:	6053      	str	r3, [r2, #4]

  /*------------------------ DMACCR Configuration --------------------*/
  dmaregval = (((uint32_t)dmaconf->PBLx8Mode << 16) |
 8003f1e:	683b      	ldr	r3, [r7, #0]
 8003f20:	7b5b      	ldrb	r3, [r3, #13]
 8003f22:	041a      	lsls	r2, r3, #16
               dmaconf->MaximumSegmentSize);
 8003f24:	683b      	ldr	r3, [r7, #0]
 8003f26:	6a1b      	ldr	r3, [r3, #32]
  dmaregval = (((uint32_t)dmaconf->PBLx8Mode << 16) |
 8003f28:	4313      	orrs	r3, r2
 8003f2a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(heth->Instance->DMACCR, ETH_DMACCR_MASK, dmaregval);
 8003f2c:	687b      	ldr	r3, [r7, #4]
 8003f2e:	681b      	ldr	r3, [r3, #0]
 8003f30:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8003f34:	f8d3 2100 	ldr.w	r2, [r3, #256]	@ 0x100
 8003f38:	4b22      	ldr	r3, [pc, #136]	@ (8003fc4 <ETH_SetDMAConfig+0x100>)
 8003f3a:	4013      	ands	r3, r2
 8003f3c:	687a      	ldr	r2, [r7, #4]
 8003f3e:	6812      	ldr	r2, [r2, #0]
 8003f40:	68f9      	ldr	r1, [r7, #12]
 8003f42:	430b      	orrs	r3, r1
 8003f44:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8003f48:	f8c2 3100 	str.w	r3, [r2, #256]	@ 0x100

  /*------------------------ DMACTCR Configuration --------------------*/
  dmaregval = (dmaconf->TxDMABurstLength |
 8003f4c:	683b      	ldr	r3, [r7, #0]
 8003f4e:	691a      	ldr	r2, [r3, #16]
               ((uint32_t)dmaconf->SecondPacketOperate << 4) |
 8003f50:	683b      	ldr	r3, [r7, #0]
 8003f52:	7d1b      	ldrb	r3, [r3, #20]
 8003f54:	011b      	lsls	r3, r3, #4
  dmaregval = (dmaconf->TxDMABurstLength |
 8003f56:	431a      	orrs	r2, r3
               ((uint32_t)dmaconf->TCPSegmentation << 12));
 8003f58:	683b      	ldr	r3, [r7, #0]
 8003f5a:	7f5b      	ldrb	r3, [r3, #29]
 8003f5c:	031b      	lsls	r3, r3, #12
  dmaregval = (dmaconf->TxDMABurstLength |
 8003f5e:	4313      	orrs	r3, r2
 8003f60:	60fb      	str	r3, [r7, #12]

  MODIFY_REG(heth->Instance->DMACTCR, ETH_DMACTCR_MASK, dmaregval);
 8003f62:	687b      	ldr	r3, [r7, #4]
 8003f64:	681b      	ldr	r3, [r3, #0]
 8003f66:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8003f6a:	f8d3 2104 	ldr.w	r2, [r3, #260]	@ 0x104
 8003f6e:	4b16      	ldr	r3, [pc, #88]	@ (8003fc8 <ETH_SetDMAConfig+0x104>)
 8003f70:	4013      	ands	r3, r2
 8003f72:	687a      	ldr	r2, [r7, #4]
 8003f74:	6812      	ldr	r2, [r2, #0]
 8003f76:	68f9      	ldr	r1, [r7, #12]
 8003f78:	430b      	orrs	r3, r1
 8003f7a:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8003f7e:	f8c2 3104 	str.w	r3, [r2, #260]	@ 0x104

  /*------------------------ DMACRCR Configuration --------------------*/
  dmaregval = (((uint32_t)dmaconf->FlushRxPacket  << 31) |
 8003f82:	683b      	ldr	r3, [r7, #0]
 8003f84:	7f1b      	ldrb	r3, [r3, #28]
 8003f86:	07da      	lsls	r2, r3, #31
               dmaconf->RxDMABurstLength);
 8003f88:	683b      	ldr	r3, [r7, #0]
 8003f8a:	699b      	ldr	r3, [r3, #24]
  dmaregval = (((uint32_t)dmaconf->FlushRxPacket  << 31) |
 8003f8c:	4313      	orrs	r3, r2
 8003f8e:	60fb      	str	r3, [r7, #12]

  /* Write to DMACRCR */
  MODIFY_REG(heth->Instance->DMACRCR, ETH_DMACRCR_MASK, dmaregval);
 8003f90:	687b      	ldr	r3, [r7, #4]
 8003f92:	681b      	ldr	r3, [r3, #0]
 8003f94:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8003f98:	f8d3 2108 	ldr.w	r2, [r3, #264]	@ 0x108
 8003f9c:	4b0b      	ldr	r3, [pc, #44]	@ (8003fcc <ETH_SetDMAConfig+0x108>)
 8003f9e:	4013      	ands	r3, r2
 8003fa0:	687a      	ldr	r2, [r7, #4]
 8003fa2:	6812      	ldr	r2, [r2, #0]
 8003fa4:	68f9      	ldr	r1, [r7, #12]
 8003fa6:	430b      	orrs	r3, r1
 8003fa8:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8003fac:	f8c2 3108 	str.w	r3, [r2, #264]	@ 0x108
}
 8003fb0:	bf00      	nop
 8003fb2:	3714      	adds	r7, #20
 8003fb4:	46bd      	mov	sp, r7
 8003fb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fba:	4770      	bx	lr
 8003fbc:	ffff87fd 	.word	0xffff87fd
 8003fc0:	ffff2ffe 	.word	0xffff2ffe
 8003fc4:	fffec000 	.word	0xfffec000
 8003fc8:	ffc0efef 	.word	0xffc0efef
 8003fcc:	7fc0ffff 	.word	0x7fc0ffff

08003fd0 <ETH_MACDMAConfig>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
static void ETH_MACDMAConfig(ETH_HandleTypeDef *heth)
{
 8003fd0:	b580      	push	{r7, lr}
 8003fd2:	b0a4      	sub	sp, #144	@ 0x90
 8003fd4:	af00      	add	r7, sp, #0
 8003fd6:	6078      	str	r0, [r7, #4]
  ETH_MACConfigTypeDef macDefaultConf;
  ETH_DMAConfigTypeDef dmaDefaultConf;

  /*--------------- ETHERNET MAC registers default Configuration --------------*/
  macDefaultConf.AutomaticPadCRCStrip = ENABLE;
 8003fd8:	2301      	movs	r3, #1
 8003fda:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b
  macDefaultConf.BackOffLimit = ETH_BACKOFFLIMIT_10;
 8003fde:	2300      	movs	r3, #0
 8003fe0:	653b      	str	r3, [r7, #80]	@ 0x50
  macDefaultConf.CarrierSenseBeforeTransmit = DISABLE;
 8003fe2:	2300      	movs	r3, #0
 8003fe4:	f887 3049 	strb.w	r3, [r7, #73]	@ 0x49
  macDefaultConf.CarrierSenseDuringTransmit = DISABLE;
 8003fe8:	2300      	movs	r3, #0
 8003fea:	f887 304b 	strb.w	r3, [r7, #75]	@ 0x4b
  macDefaultConf.ChecksumOffload = ENABLE;
 8003fee:	2301      	movs	r3, #1
 8003ff0:	f887 3030 	strb.w	r3, [r7, #48]	@ 0x30
  macDefaultConf.CRCCheckingRxPackets = ENABLE;
 8003ff4:	2301      	movs	r3, #1
 8003ff6:	f887 305e 	strb.w	r3, [r7, #94]	@ 0x5e
  macDefaultConf.CRCStripTypePacket = ENABLE;
 8003ffa:	2301      	movs	r3, #1
 8003ffc:	f887 303a 	strb.w	r3, [r7, #58]	@ 0x3a
  macDefaultConf.DeferralCheck = DISABLE;
 8004000:	2300      	movs	r3, #0
 8004002:	f887 3054 	strb.w	r3, [r7, #84]	@ 0x54
  macDefaultConf.DropTCPIPChecksumErrorPacket = ENABLE;
 8004006:	2301      	movs	r3, #1
 8004008:	f887 308c 	strb.w	r3, [r7, #140]	@ 0x8c
  macDefaultConf.DuplexMode = ETH_FULLDUPLEX_MODE;
 800400c:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8004010:	647b      	str	r3, [r7, #68]	@ 0x44
  macDefaultConf.ExtendedInterPacketGap = DISABLE;
 8004012:	2300      	movs	r3, #0
 8004014:	f887 3064 	strb.w	r3, [r7, #100]	@ 0x64
  macDefaultConf.ExtendedInterPacketGapVal = 0x0U;
 8004018:	2300      	movs	r3, #0
 800401a:	66bb      	str	r3, [r7, #104]	@ 0x68
  macDefaultConf.ForwardRxErrorPacket = DISABLE;
 800401c:	2300      	movs	r3, #0
 800401e:	f887 308d 	strb.w	r3, [r7, #141]	@ 0x8d
  macDefaultConf.ForwardRxUndersizedGoodPacket = DISABLE;
 8004022:	2300      	movs	r3, #0
 8004024:	f887 308e 	strb.w	r3, [r7, #142]	@ 0x8e
  macDefaultConf.GiantPacketSizeLimit = 0x618U;
 8004028:	f44f 63c3 	mov.w	r3, #1560	@ 0x618
 800402c:	663b      	str	r3, [r7, #96]	@ 0x60
  macDefaultConf.GiantPacketSizeLimitControl = DISABLE;
 800402e:	2300      	movs	r3, #0
 8004030:	f887 3038 	strb.w	r3, [r7, #56]	@ 0x38
  macDefaultConf.InterPacketGapVal = ETH_INTERPACKETGAP_96BIT;
 8004034:	2300      	movs	r3, #0
 8004036:	637b      	str	r3, [r7, #52]	@ 0x34
  macDefaultConf.Jabber = ENABLE;
 8004038:	2301      	movs	r3, #1
 800403a:	f887 303d 	strb.w	r3, [r7, #61]	@ 0x3d
  macDefaultConf.JumboPacket = DISABLE;
 800403e:	2300      	movs	r3, #0
 8004040:	f887 303e 	strb.w	r3, [r7, #62]	@ 0x3e
  macDefaultConf.LoopbackMode = DISABLE;
 8004044:	2300      	movs	r3, #0
 8004046:	f887 3048 	strb.w	r3, [r7, #72]	@ 0x48
  macDefaultConf.PauseLowThreshold = ETH_PAUSELOWTHRESHOLD_MINUS_4;
 800404a:	2300      	movs	r3, #0
 800404c:	67fb      	str	r3, [r7, #124]	@ 0x7c
  macDefaultConf.PauseTime = 0x0U;
 800404e:	2300      	movs	r3, #0
 8004050:	677b      	str	r3, [r7, #116]	@ 0x74
  macDefaultConf.PreambleLength = ETH_PREAMBLELENGTH_7;
 8004052:	2300      	movs	r3, #0
 8004054:	65bb      	str	r3, [r7, #88]	@ 0x58
  macDefaultConf.ProgrammableWatchdog = DISABLE;
 8004056:	2300      	movs	r3, #0
 8004058:	f887 306c 	strb.w	r3, [r7, #108]	@ 0x6c
  macDefaultConf.ReceiveFlowControl = DISABLE;
 800405c:	2300      	movs	r3, #0
 800405e:	f887 3082 	strb.w	r3, [r7, #130]	@ 0x82
  macDefaultConf.ReceiveOwn = ENABLE;
 8004062:	2301      	movs	r3, #1
 8004064:	f887 304a 	strb.w	r3, [r7, #74]	@ 0x4a
  macDefaultConf.ReceiveQueueMode = ETH_RECEIVESTOREFORWARD;
 8004068:	2320      	movs	r3, #32
 800406a:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  macDefaultConf.RetryTransmission = ENABLE;
 800406e:	2301      	movs	r3, #1
 8004070:	f887 304c 	strb.w	r3, [r7, #76]	@ 0x4c
  macDefaultConf.SlowProtocolDetect = DISABLE;
 8004074:	2300      	movs	r3, #0
 8004076:	f887 305d 	strb.w	r3, [r7, #93]	@ 0x5d
  macDefaultConf.SourceAddrControl = ETH_SOURCEADDRESS_REPLACE_ADDR0;
 800407a:	f04f 5340 	mov.w	r3, #805306368	@ 0x30000000
 800407e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  macDefaultConf.Speed = ETH_SPEED_100M;
 8004080:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8004084:	643b      	str	r3, [r7, #64]	@ 0x40
  macDefaultConf.Support2KPacket = DISABLE;
 8004086:	2300      	movs	r3, #0
 8004088:	f887 3039 	strb.w	r3, [r7, #57]	@ 0x39
  macDefaultConf.TransmitQueueMode = ETH_TRANSMITSTOREFORWARD;
 800408c:	2302      	movs	r3, #2
 800408e:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  macDefaultConf.TransmitFlowControl = DISABLE;
 8004092:	2300      	movs	r3, #0
 8004094:	f887 3080 	strb.w	r3, [r7, #128]	@ 0x80
  macDefaultConf.UnicastPausePacketDetect = DISABLE;
 8004098:	2300      	movs	r3, #0
 800409a:	f887 3081 	strb.w	r3, [r7, #129]	@ 0x81
  macDefaultConf.UnicastSlowProtocolPacketDetect = DISABLE;
 800409e:	2300      	movs	r3, #0
 80040a0:	f887 305c 	strb.w	r3, [r7, #92]	@ 0x5c
  macDefaultConf.Watchdog = ENABLE;
 80040a4:	2301      	movs	r3, #1
 80040a6:	f887 303c 	strb.w	r3, [r7, #60]	@ 0x3c
  macDefaultConf.WatchdogTimeout =  ETH_MACWTR_WTO_2KB;
 80040aa:	2300      	movs	r3, #0
 80040ac:	673b      	str	r3, [r7, #112]	@ 0x70
  macDefaultConf.ZeroQuantaPause = ENABLE;
 80040ae:	2301      	movs	r3, #1
 80040b0:	f887 3078 	strb.w	r3, [r7, #120]	@ 0x78

  /* MAC default configuration */
  ETH_SetMACConfig(heth, &macDefaultConf);
 80040b4:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80040b8:	4619      	mov	r1, r3
 80040ba:	6878      	ldr	r0, [r7, #4]
 80040bc:	f7ff fde6 	bl	8003c8c <ETH_SetMACConfig>

  /*--------------- ETHERNET DMA registers default Configuration --------------*/
  dmaDefaultConf.AddressAlignedBeats = ENABLE;
 80040c0:	2301      	movs	r3, #1
 80040c2:	733b      	strb	r3, [r7, #12]
  dmaDefaultConf.BurstMode = ETH_BURSTLENGTH_FIXED;
 80040c4:	2301      	movs	r3, #1
 80040c6:	613b      	str	r3, [r7, #16]
  dmaDefaultConf.DMAArbitration = ETH_DMAARBITRATION_RX1_TX1;
 80040c8:	2300      	movs	r3, #0
 80040ca:	60bb      	str	r3, [r7, #8]
  dmaDefaultConf.FlushRxPacket = DISABLE;
 80040cc:	2300      	movs	r3, #0
 80040ce:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
  dmaDefaultConf.PBLx8Mode = DISABLE;
 80040d2:	2300      	movs	r3, #0
 80040d4:	757b      	strb	r3, [r7, #21]
  dmaDefaultConf.RebuildINCRxBurst = DISABLE;
 80040d6:	2300      	movs	r3, #0
 80040d8:	753b      	strb	r3, [r7, #20]
  dmaDefaultConf.RxDMABurstLength = ETH_RXDMABURSTLENGTH_32BEAT;
 80040da:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 80040de:	623b      	str	r3, [r7, #32]
  dmaDefaultConf.SecondPacketOperate = DISABLE;
 80040e0:	2300      	movs	r3, #0
 80040e2:	773b      	strb	r3, [r7, #28]
  dmaDefaultConf.TxDMABurstLength = ETH_TXDMABURSTLENGTH_32BEAT;
 80040e4:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 80040e8:	61bb      	str	r3, [r7, #24]
  dmaDefaultConf.TCPSegmentation = DISABLE;
 80040ea:	2300      	movs	r3, #0
 80040ec:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
  dmaDefaultConf.MaximumSegmentSize = ETH_SEGMENT_SIZE_DEFAULT;
 80040f0:	f44f 7306 	mov.w	r3, #536	@ 0x218
 80040f4:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* DMA default configuration */
  ETH_SetDMAConfig(heth, &dmaDefaultConf);
 80040f6:	f107 0308 	add.w	r3, r7, #8
 80040fa:	4619      	mov	r1, r3
 80040fc:	6878      	ldr	r0, [r7, #4]
 80040fe:	f7ff fee1 	bl	8003ec4 <ETH_SetDMAConfig>
}
 8004102:	bf00      	nop
 8004104:	3790      	adds	r7, #144	@ 0x90
 8004106:	46bd      	mov	sp, r7
 8004108:	bd80      	pop	{r7, pc}

0800410a <ETH_DMATxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMATxDescListInit(ETH_HandleTypeDef *heth)
{
 800410a:	b480      	push	{r7}
 800410c:	b085      	sub	sp, #20
 800410e:	af00      	add	r7, sp, #0
 8004110:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmatxdesc;
  uint32_t i;

  /* Fill each DMATxDesc descriptor with the right values */
  for (i = 0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 8004112:	2300      	movs	r3, #0
 8004114:	60fb      	str	r3, [r7, #12]
 8004116:	e01d      	b.n	8004154 <ETH_DMATxDescListInit+0x4a>
  {
    dmatxdesc = heth->Init.TxDesc + i;
 8004118:	687b      	ldr	r3, [r7, #4]
 800411a:	68d9      	ldr	r1, [r3, #12]
 800411c:	68fa      	ldr	r2, [r7, #12]
 800411e:	4613      	mov	r3, r2
 8004120:	005b      	lsls	r3, r3, #1
 8004122:	4413      	add	r3, r2
 8004124:	00db      	lsls	r3, r3, #3
 8004126:	440b      	add	r3, r1
 8004128:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmatxdesc->DESC0, 0x0U);
 800412a:	68bb      	ldr	r3, [r7, #8]
 800412c:	2200      	movs	r2, #0
 800412e:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmatxdesc->DESC1, 0x0U);
 8004130:	68bb      	ldr	r3, [r7, #8]
 8004132:	2200      	movs	r2, #0
 8004134:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmatxdesc->DESC2, 0x0U);
 8004136:	68bb      	ldr	r3, [r7, #8]
 8004138:	2200      	movs	r2, #0
 800413a:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmatxdesc->DESC3, 0x0U);
 800413c:	68bb      	ldr	r3, [r7, #8]
 800413e:	2200      	movs	r2, #0
 8004140:	60da      	str	r2, [r3, #12]

    WRITE_REG(heth->TxDescList.TxDesc[i], (uint32_t)dmatxdesc);
 8004142:	68b9      	ldr	r1, [r7, #8]
 8004144:	687b      	ldr	r3, [r7, #4]
 8004146:	68fa      	ldr	r2, [r7, #12]
 8004148:	3206      	adds	r2, #6
 800414a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  for (i = 0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 800414e:	68fb      	ldr	r3, [r7, #12]
 8004150:	3301      	adds	r3, #1
 8004152:	60fb      	str	r3, [r7, #12]
 8004154:	68fb      	ldr	r3, [r7, #12]
 8004156:	2b03      	cmp	r3, #3
 8004158:	d9de      	bls.n	8004118 <ETH_DMATxDescListInit+0xe>

  }

  heth->TxDescList.CurTxDesc = 0;
 800415a:	687b      	ldr	r3, [r7, #4]
 800415c:	2200      	movs	r2, #0
 800415e:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Set Transmit Descriptor Ring Length */
  WRITE_REG(heth->Instance->DMACTDRLR, (ETH_TX_DESC_CNT - 1U));
 8004160:	687b      	ldr	r3, [r7, #4]
 8004162:	681b      	ldr	r3, [r3, #0]
 8004164:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8004168:	461a      	mov	r2, r3
 800416a:	2303      	movs	r3, #3
 800416c:	f8c2 312c 	str.w	r3, [r2, #300]	@ 0x12c

  /* Set Transmit Descriptor List Address */
  WRITE_REG(heth->Instance->DMACTDLAR, (uint32_t) heth->Init.TxDesc);
 8004170:	687b      	ldr	r3, [r7, #4]
 8004172:	68da      	ldr	r2, [r3, #12]
 8004174:	687b      	ldr	r3, [r7, #4]
 8004176:	681b      	ldr	r3, [r3, #0]
 8004178:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800417c:	f8c3 2114 	str.w	r2, [r3, #276]	@ 0x114

  /* Set Transmit Descriptor Tail pointer */
  WRITE_REG(heth->Instance->DMACTDTPR, (uint32_t) heth->Init.TxDesc);
 8004180:	687b      	ldr	r3, [r7, #4]
 8004182:	68da      	ldr	r2, [r3, #12]
 8004184:	687b      	ldr	r3, [r7, #4]
 8004186:	681b      	ldr	r3, [r3, #0]
 8004188:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800418c:	f8c3 2120 	str.w	r2, [r3, #288]	@ 0x120
}
 8004190:	bf00      	nop
 8004192:	3714      	adds	r7, #20
 8004194:	46bd      	mov	sp, r7
 8004196:	f85d 7b04 	ldr.w	r7, [sp], #4
 800419a:	4770      	bx	lr

0800419c <ETH_DMARxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMARxDescListInit(ETH_HandleTypeDef *heth)
{
 800419c:	b480      	push	{r7}
 800419e:	b085      	sub	sp, #20
 80041a0:	af00      	add	r7, sp, #0
 80041a2:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmarxdesc;
  uint32_t i;

  for (i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 80041a4:	2300      	movs	r3, #0
 80041a6:	60fb      	str	r3, [r7, #12]
 80041a8:	e023      	b.n	80041f2 <ETH_DMARxDescListInit+0x56>
  {
    dmarxdesc =  heth->Init.RxDesc + i;
 80041aa:	687b      	ldr	r3, [r7, #4]
 80041ac:	6919      	ldr	r1, [r3, #16]
 80041ae:	68fa      	ldr	r2, [r7, #12]
 80041b0:	4613      	mov	r3, r2
 80041b2:	005b      	lsls	r3, r3, #1
 80041b4:	4413      	add	r3, r2
 80041b6:	00db      	lsls	r3, r3, #3
 80041b8:	440b      	add	r3, r1
 80041ba:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmarxdesc->DESC0, 0x0U);
 80041bc:	68bb      	ldr	r3, [r7, #8]
 80041be:	2200      	movs	r2, #0
 80041c0:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmarxdesc->DESC1, 0x0U);
 80041c2:	68bb      	ldr	r3, [r7, #8]
 80041c4:	2200      	movs	r2, #0
 80041c6:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmarxdesc->DESC2, 0x0U);
 80041c8:	68bb      	ldr	r3, [r7, #8]
 80041ca:	2200      	movs	r2, #0
 80041cc:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmarxdesc->DESC3, 0x0U);
 80041ce:	68bb      	ldr	r3, [r7, #8]
 80041d0:	2200      	movs	r2, #0
 80041d2:	60da      	str	r2, [r3, #12]
    WRITE_REG(dmarxdesc->BackupAddr0, 0x0U);
 80041d4:	68bb      	ldr	r3, [r7, #8]
 80041d6:	2200      	movs	r2, #0
 80041d8:	611a      	str	r2, [r3, #16]
    WRITE_REG(dmarxdesc->BackupAddr1, 0x0U);
 80041da:	68bb      	ldr	r3, [r7, #8]
 80041dc:	2200      	movs	r2, #0
 80041de:	615a      	str	r2, [r3, #20]

    /* Set Rx descritors addresses */
    WRITE_REG(heth->RxDescList.RxDesc[i], (uint32_t)dmarxdesc);
 80041e0:	68b9      	ldr	r1, [r7, #8]
 80041e2:	687b      	ldr	r3, [r7, #4]
 80041e4:	68fa      	ldr	r2, [r7, #12]
 80041e6:	3212      	adds	r2, #18
 80041e8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  for (i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 80041ec:	68fb      	ldr	r3, [r7, #12]
 80041ee:	3301      	adds	r3, #1
 80041f0:	60fb      	str	r3, [r7, #12]
 80041f2:	68fb      	ldr	r3, [r7, #12]
 80041f4:	2b03      	cmp	r3, #3
 80041f6:	d9d8      	bls.n	80041aa <ETH_DMARxDescListInit+0xe>

  }

  WRITE_REG(heth->RxDescList.RxDescIdx, 0U);
 80041f8:	687b      	ldr	r3, [r7, #4]
 80041fa:	2200      	movs	r2, #0
 80041fc:	65da      	str	r2, [r3, #92]	@ 0x5c
  WRITE_REG(heth->RxDescList.RxDescCnt, 0U);
 80041fe:	687b      	ldr	r3, [r7, #4]
 8004200:	2200      	movs	r2, #0
 8004202:	661a      	str	r2, [r3, #96]	@ 0x60
  WRITE_REG(heth->RxDescList.RxBuildDescIdx, 0U);
 8004204:	687b      	ldr	r3, [r7, #4]
 8004206:	2200      	movs	r2, #0
 8004208:	669a      	str	r2, [r3, #104]	@ 0x68
  WRITE_REG(heth->RxDescList.RxBuildDescCnt, 0U);
 800420a:	687b      	ldr	r3, [r7, #4]
 800420c:	2200      	movs	r2, #0
 800420e:	66da      	str	r2, [r3, #108]	@ 0x6c
  WRITE_REG(heth->RxDescList.ItMode, 0U);
 8004210:	687b      	ldr	r3, [r7, #4]
 8004212:	2200      	movs	r2, #0
 8004214:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Set Receive Descriptor Ring Length */
  WRITE_REG(heth->Instance->DMACRDRLR, ((uint32_t)(ETH_RX_DESC_CNT - 1U)));
 8004216:	687b      	ldr	r3, [r7, #4]
 8004218:	681b      	ldr	r3, [r3, #0]
 800421a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800421e:	461a      	mov	r2, r3
 8004220:	2303      	movs	r3, #3
 8004222:	f8c2 3130 	str.w	r3, [r2, #304]	@ 0x130

  /* Set Receive Descriptor List Address */
  WRITE_REG(heth->Instance->DMACRDLAR, (uint32_t) heth->Init.RxDesc);
 8004226:	687b      	ldr	r3, [r7, #4]
 8004228:	691a      	ldr	r2, [r3, #16]
 800422a:	687b      	ldr	r3, [r7, #4]
 800422c:	681b      	ldr	r3, [r3, #0]
 800422e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8004232:	f8c3 211c 	str.w	r2, [r3, #284]	@ 0x11c

  /* Set Receive Descriptor Tail pointer Address */
  WRITE_REG(heth->Instance->DMACRDTPR, ((uint32_t)(heth->Init.RxDesc + (uint32_t)(ETH_RX_DESC_CNT - 1U))));
 8004236:	687b      	ldr	r3, [r7, #4]
 8004238:	691b      	ldr	r3, [r3, #16]
 800423a:	f103 0248 	add.w	r2, r3, #72	@ 0x48
 800423e:	687b      	ldr	r3, [r7, #4]
 8004240:	681b      	ldr	r3, [r3, #0]
 8004242:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8004246:	f8c3 2128 	str.w	r2, [r3, #296]	@ 0x128
}
 800424a:	bf00      	nop
 800424c:	3714      	adds	r7, #20
 800424e:	46bd      	mov	sp, r7
 8004250:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004254:	4770      	bx	lr
	...

08004258 <ETH_Prepare_Tx_Descriptors>:
  * @param  ItMode: Enable or disable Tx EOT interrept
  * @retval Status
  */
static uint32_t ETH_Prepare_Tx_Descriptors(ETH_HandleTypeDef *heth, const ETH_TxPacketConfigTypeDef *pTxConfig,
                                           uint32_t ItMode)
{
 8004258:	b480      	push	{r7}
 800425a:	b091      	sub	sp, #68	@ 0x44
 800425c:	af00      	add	r7, sp, #0
 800425e:	60f8      	str	r0, [r7, #12]
 8004260:	60b9      	str	r1, [r7, #8]
 8004262:	607a      	str	r2, [r7, #4]
  ETH_TxDescListTypeDef *dmatxdesclist = &heth->TxDescList;
 8004264:	68fb      	ldr	r3, [r7, #12]
 8004266:	3318      	adds	r3, #24
 8004268:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t descidx = dmatxdesclist->CurTxDesc;
 800426a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800426c:	691b      	ldr	r3, [r3, #16]
 800426e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  uint32_t firstdescidx = dmatxdesclist->CurTxDesc;
 8004270:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004272:	691b      	ldr	r3, [r3, #16]
 8004274:	623b      	str	r3, [r7, #32]
  uint32_t idx;
  uint32_t descnbr = 0;
 8004276:	2300      	movs	r3, #0
 8004278:	637b      	str	r3, [r7, #52]	@ 0x34
  ETH_DMADescTypeDef *dmatxdesc = (ETH_DMADescTypeDef *)dmatxdesclist->TxDesc[descidx];
 800427a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800427c:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800427e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004282:	633b      	str	r3, [r7, #48]	@ 0x30

  ETH_BufferTypeDef  *txbuffer = pTxConfig->TxBuffer;
 8004284:	68bb      	ldr	r3, [r7, #8]
 8004286:	689b      	ldr	r3, [r3, #8]
 8004288:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint32_t           bd_count = 0;
 800428a:	2300      	movs	r3, #0
 800428c:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t primask_bit;

  /* Current Tx Descriptor Owned by DMA: cannot be used by the application  */
  if ((READ_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCWBF_OWN) == ETH_DMATXNDESCWBF_OWN)
 800428e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004290:	68db      	ldr	r3, [r3, #12]
 8004292:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8004296:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800429a:	d007      	beq.n	80042ac <ETH_Prepare_Tx_Descriptors+0x54>
      || (dmatxdesclist->PacketAddress[descidx] != NULL))
 800429c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800429e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80042a0:	3304      	adds	r3, #4
 80042a2:	009b      	lsls	r3, r3, #2
 80042a4:	4413      	add	r3, r2
 80042a6:	685b      	ldr	r3, [r3, #4]
 80042a8:	2b00      	cmp	r3, #0
 80042aa:	d001      	beq.n	80042b0 <ETH_Prepare_Tx_Descriptors+0x58>
  {
    return HAL_ETH_ERROR_BUSY;
 80042ac:	2302      	movs	r3, #2
 80042ae:	e266      	b.n	800477e <ETH_Prepare_Tx_Descriptors+0x526>

  /***************************************************************************/
  /*****************    Context descriptor configuration (Optional) **********/
  /***************************************************************************/
  /* If VLAN tag is enabled for this packet */
  if (READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_VLANTAG) != (uint32_t)RESET)
 80042b0:	68bb      	ldr	r3, [r7, #8]
 80042b2:	681b      	ldr	r3, [r3, #0]
 80042b4:	f003 0304 	and.w	r3, r3, #4
 80042b8:	2b00      	cmp	r3, #0
 80042ba:	d044      	beq.n	8004346 <ETH_Prepare_Tx_Descriptors+0xee>
  {
    /* Set vlan tag value */
    MODIFY_REG(dmatxdesc->DESC3, ETH_DMATXCDESC_VT, pTxConfig->VlanTag);
 80042bc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80042be:	68da      	ldr	r2, [r3, #12]
 80042c0:	4b75      	ldr	r3, [pc, #468]	@ (8004498 <ETH_Prepare_Tx_Descriptors+0x240>)
 80042c2:	4013      	ands	r3, r2
 80042c4:	68ba      	ldr	r2, [r7, #8]
 80042c6:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80042c8:	431a      	orrs	r2, r3
 80042ca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80042cc:	60da      	str	r2, [r3, #12]
    /* Set vlan tag valid bit */
    SET_BIT(dmatxdesc->DESC3, ETH_DMATXCDESC_VLTV);
 80042ce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80042d0:	68db      	ldr	r3, [r3, #12]
 80042d2:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 80042d6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80042d8:	60da      	str	r2, [r3, #12]
    /* Set the descriptor as the vlan input source */
    SET_BIT(heth->Instance->MACVIR, ETH_MACVIR_VLTI);
 80042da:	68fb      	ldr	r3, [r7, #12]
 80042dc:	681b      	ldr	r3, [r3, #0]
 80042de:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 80042e0:	68fb      	ldr	r3, [r7, #12]
 80042e2:	681b      	ldr	r3, [r3, #0]
 80042e4:	f442 1280 	orr.w	r2, r2, #1048576	@ 0x100000
 80042e8:	661a      	str	r2, [r3, #96]	@ 0x60

    /* if inner VLAN is enabled */
    if (READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_INNERVLANTAG) != (uint32_t)RESET)
 80042ea:	68bb      	ldr	r3, [r7, #8]
 80042ec:	681b      	ldr	r3, [r3, #0]
 80042ee:	f003 0308 	and.w	r3, r3, #8
 80042f2:	2b00      	cmp	r3, #0
 80042f4:	d027      	beq.n	8004346 <ETH_Prepare_Tx_Descriptors+0xee>
    {
      /* Set inner vlan tag value */
      MODIFY_REG(dmatxdesc->DESC2, ETH_DMATXCDESC_IVT, (pTxConfig->InnerVlanTag << 16));
 80042f6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80042f8:	689b      	ldr	r3, [r3, #8]
 80042fa:	b29a      	uxth	r2, r3
 80042fc:	68bb      	ldr	r3, [r7, #8]
 80042fe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004300:	041b      	lsls	r3, r3, #16
 8004302:	431a      	orrs	r2, r3
 8004304:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004306:	609a      	str	r2, [r3, #8]
      /* Set inner vlan tag valid bit */
      SET_BIT(dmatxdesc->DESC3, ETH_DMATXCDESC_IVLTV);
 8004308:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800430a:	68db      	ldr	r3, [r3, #12]
 800430c:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8004310:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004312:	60da      	str	r2, [r3, #12]

      /* Set Vlan Tag control */
      MODIFY_REG(dmatxdesc->DESC3, ETH_DMATXCDESC_IVTIR, pTxConfig->InnerVlanCtrl);
 8004314:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004316:	68db      	ldr	r3, [r3, #12]
 8004318:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 800431c:	68bb      	ldr	r3, [r7, #8]
 800431e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004320:	431a      	orrs	r2, r3
 8004322:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004324:	60da      	str	r2, [r3, #12]

      /* Set the descriptor as the inner vlan input source */
      SET_BIT(heth->Instance->MACIVIR, ETH_MACIVIR_VLTI);
 8004326:	68fb      	ldr	r3, [r7, #12]
 8004328:	681b      	ldr	r3, [r3, #0]
 800432a:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 800432c:	68fb      	ldr	r3, [r7, #12]
 800432e:	681b      	ldr	r3, [r3, #0]
 8004330:	f442 1280 	orr.w	r2, r2, #1048576	@ 0x100000
 8004334:	665a      	str	r2, [r3, #100]	@ 0x64
      /* Enable double VLAN processing */
      SET_BIT(heth->Instance->MACVTR, ETH_MACVTR_EDVLP);
 8004336:	68fb      	ldr	r3, [r7, #12]
 8004338:	681b      	ldr	r3, [r3, #0]
 800433a:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800433c:	68fb      	ldr	r3, [r7, #12]
 800433e:	681b      	ldr	r3, [r3, #0]
 8004340:	f042 6280 	orr.w	r2, r2, #67108864	@ 0x4000000
 8004344:	651a      	str	r2, [r3, #80]	@ 0x50
    }
  }

  /* if tcp segmentation is enabled for this packet */
  if (READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_TSO) != (uint32_t)RESET)
 8004346:	68bb      	ldr	r3, [r7, #8]
 8004348:	681b      	ldr	r3, [r3, #0]
 800434a:	f003 0310 	and.w	r3, r3, #16
 800434e:	2b00      	cmp	r3, #0
 8004350:	d00e      	beq.n	8004370 <ETH_Prepare_Tx_Descriptors+0x118>
  {
    /* Set MSS value */
    MODIFY_REG(dmatxdesc->DESC2, ETH_DMATXCDESC_MSS, pTxConfig->MaxSegmentSize);
 8004352:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004354:	689a      	ldr	r2, [r3, #8]
 8004356:	4b51      	ldr	r3, [pc, #324]	@ (800449c <ETH_Prepare_Tx_Descriptors+0x244>)
 8004358:	4013      	ands	r3, r2
 800435a:	68ba      	ldr	r2, [r7, #8]
 800435c:	6992      	ldr	r2, [r2, #24]
 800435e:	431a      	orrs	r2, r3
 8004360:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004362:	609a      	str	r2, [r3, #8]
    /* Set MSS valid bit */
    SET_BIT(dmatxdesc->DESC3, ETH_DMATXCDESC_TCMSSV);
 8004364:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004366:	68db      	ldr	r3, [r3, #12]
 8004368:	f043 6280 	orr.w	r2, r3, #67108864	@ 0x4000000
 800436c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800436e:	60da      	str	r2, [r3, #12]
  }

  if ((READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_VLANTAG) != (uint32_t)RESET)
 8004370:	68bb      	ldr	r3, [r7, #8]
 8004372:	681b      	ldr	r3, [r3, #0]
 8004374:	f003 0304 	and.w	r3, r3, #4
 8004378:	2b00      	cmp	r3, #0
 800437a:	d105      	bne.n	8004388 <ETH_Prepare_Tx_Descriptors+0x130>
      || (READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_TSO) != (uint32_t)RESET))
 800437c:	68bb      	ldr	r3, [r7, #8]
 800437e:	681b      	ldr	r3, [r3, #0]
 8004380:	f003 0310 	and.w	r3, r3, #16
 8004384:	2b00      	cmp	r3, #0
 8004386:	d036      	beq.n	80043f6 <ETH_Prepare_Tx_Descriptors+0x19e>
  {
    /* Set as context descriptor */
    SET_BIT(dmatxdesc->DESC3, ETH_DMATXCDESC_CTXT);
 8004388:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800438a:	68db      	ldr	r3, [r3, #12]
 800438c:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8004390:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004392:	60da      	str	r2, [r3, #12]
  __ASM volatile ("dmb 0xF":::"memory");
 8004394:	f3bf 8f5f 	dmb	sy
}
 8004398:	bf00      	nop
    /* Ensure rest of descriptor is written to RAM before the OWN bit */
    __DMB();
    /* Set own bit */
    SET_BIT(dmatxdesc->DESC3, ETH_DMATXCDESC_OWN);
 800439a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800439c:	68db      	ldr	r3, [r3, #12]
 800439e:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 80043a2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80043a4:	60da      	str	r2, [r3, #12]
    /* Increment current tx descriptor index */
    INCR_TX_DESC_INDEX(descidx, 1U);
 80043a6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80043a8:	3301      	adds	r3, #1
 80043aa:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80043ac:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80043ae:	2b03      	cmp	r3, #3
 80043b0:	d902      	bls.n	80043b8 <ETH_Prepare_Tx_Descriptors+0x160>
 80043b2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80043b4:	3b04      	subs	r3, #4
 80043b6:	63fb      	str	r3, [r7, #60]	@ 0x3c
    /* Get current descriptor address */
    dmatxdesc = (ETH_DMADescTypeDef *)dmatxdesclist->TxDesc[descidx];
 80043b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80043ba:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80043bc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80043c0:	633b      	str	r3, [r7, #48]	@ 0x30

    descnbr += 1U;
 80043c2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80043c4:	3301      	adds	r3, #1
 80043c6:	637b      	str	r3, [r7, #52]	@ 0x34

    /* Current Tx Descriptor Owned by DMA: cannot be used by the application  */
    if (READ_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCWBF_OWN) == ETH_DMATXNDESCWBF_OWN)
 80043c8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80043ca:	68db      	ldr	r3, [r3, #12]
 80043cc:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80043d0:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80043d4:	d10f      	bne.n	80043f6 <ETH_Prepare_Tx_Descriptors+0x19e>
    {
      dmatxdesc = (ETH_DMADescTypeDef *)dmatxdesclist->TxDesc[firstdescidx];
 80043d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80043d8:	6a3a      	ldr	r2, [r7, #32]
 80043da:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80043de:	633b      	str	r3, [r7, #48]	@ 0x30
  __ASM volatile ("dmb 0xF":::"memory");
 80043e0:	f3bf 8f5f 	dmb	sy
}
 80043e4:	bf00      	nop
      /* Ensure rest of descriptor is written to RAM before the OWN bit */
      __DMB();
      /* Clear own bit */
      CLEAR_BIT(dmatxdesc->DESC3, ETH_DMATXCDESC_OWN);
 80043e6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80043e8:	68db      	ldr	r3, [r3, #12]
 80043ea:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 80043ee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80043f0:	60da      	str	r2, [r3, #12]

      return HAL_ETH_ERROR_BUSY;
 80043f2:	2302      	movs	r3, #2
 80043f4:	e1c3      	b.n	800477e <ETH_Prepare_Tx_Descriptors+0x526>

  /***************************************************************************/
  /*****************    Normal descriptors configuration     *****************/
  /***************************************************************************/

  descnbr += 1U;
 80043f6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80043f8:	3301      	adds	r3, #1
 80043fa:	637b      	str	r3, [r7, #52]	@ 0x34

  /* Set header or buffer 1 address */
  WRITE_REG(dmatxdesc->DESC0, (uint32_t)txbuffer->buffer);
 80043fc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80043fe:	681b      	ldr	r3, [r3, #0]
 8004400:	461a      	mov	r2, r3
 8004402:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004404:	601a      	str	r2, [r3, #0]
  /* Set header or buffer 1 Length */
  MODIFY_REG(dmatxdesc->DESC2, ETH_DMATXNDESCRF_B1L, txbuffer->len);
 8004406:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004408:	689a      	ldr	r2, [r3, #8]
 800440a:	4b24      	ldr	r3, [pc, #144]	@ (800449c <ETH_Prepare_Tx_Descriptors+0x244>)
 800440c:	4013      	ands	r3, r2
 800440e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004410:	6852      	ldr	r2, [r2, #4]
 8004412:	431a      	orrs	r2, r3
 8004414:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004416:	609a      	str	r2, [r3, #8]

  if (txbuffer->next != NULL)
 8004418:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800441a:	689b      	ldr	r3, [r3, #8]
 800441c:	2b00      	cmp	r3, #0
 800441e:	d012      	beq.n	8004446 <ETH_Prepare_Tx_Descriptors+0x1ee>
  {
    txbuffer = txbuffer->next;
 8004420:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004422:	689b      	ldr	r3, [r3, #8]
 8004424:	62fb      	str	r3, [r7, #44]	@ 0x2c
    /* Set buffer 2 address */
    WRITE_REG(dmatxdesc->DESC1, (uint32_t)txbuffer->buffer);
 8004426:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004428:	681b      	ldr	r3, [r3, #0]
 800442a:	461a      	mov	r2, r3
 800442c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800442e:	605a      	str	r2, [r3, #4]
    /* Set buffer 2 Length */
    MODIFY_REG(dmatxdesc->DESC2, ETH_DMATXNDESCRF_B2L, (txbuffer->len << 16));
 8004430:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004432:	689a      	ldr	r2, [r3, #8]
 8004434:	4b1a      	ldr	r3, [pc, #104]	@ (80044a0 <ETH_Prepare_Tx_Descriptors+0x248>)
 8004436:	4013      	ands	r3, r2
 8004438:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800443a:	6852      	ldr	r2, [r2, #4]
 800443c:	0412      	lsls	r2, r2, #16
 800443e:	431a      	orrs	r2, r3
 8004440:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004442:	609a      	str	r2, [r3, #8]
 8004444:	e008      	b.n	8004458 <ETH_Prepare_Tx_Descriptors+0x200>
  }
  else
  {
    WRITE_REG(dmatxdesc->DESC1, 0x0U);
 8004446:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004448:	2200      	movs	r2, #0
 800444a:	605a      	str	r2, [r3, #4]
    /* Set buffer 2 Length */
    MODIFY_REG(dmatxdesc->DESC2, ETH_DMATXNDESCRF_B2L, 0x0U);
 800444c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800444e:	689a      	ldr	r2, [r3, #8]
 8004450:	4b13      	ldr	r3, [pc, #76]	@ (80044a0 <ETH_Prepare_Tx_Descriptors+0x248>)
 8004452:	4013      	ands	r3, r2
 8004454:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004456:	6093      	str	r3, [r2, #8]
  }

  if (READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_TSO) != (uint32_t)RESET)
 8004458:	68bb      	ldr	r3, [r7, #8]
 800445a:	681b      	ldr	r3, [r3, #0]
 800445c:	f003 0310 	and.w	r3, r3, #16
 8004460:	2b00      	cmp	r3, #0
 8004462:	d021      	beq.n	80044a8 <ETH_Prepare_Tx_Descriptors+0x250>
  {
    /* Set TCP Header length */
    MODIFY_REG(dmatxdesc->DESC3, ETH_DMATXNDESCRF_THL, (pTxConfig->TCPHeaderLen << 19));
 8004464:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004466:	68db      	ldr	r3, [r3, #12]
 8004468:	f423 02f0 	bic.w	r2, r3, #7864320	@ 0x780000
 800446c:	68bb      	ldr	r3, [r7, #8]
 800446e:	6a1b      	ldr	r3, [r3, #32]
 8004470:	04db      	lsls	r3, r3, #19
 8004472:	431a      	orrs	r2, r3
 8004474:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004476:	60da      	str	r2, [r3, #12]
    /* Set TCP payload length */
    MODIFY_REG(dmatxdesc->DESC3, ETH_DMATXNDESCRF_TPL, pTxConfig->PayloadLen);
 8004478:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800447a:	68da      	ldr	r2, [r3, #12]
 800447c:	4b09      	ldr	r3, [pc, #36]	@ (80044a4 <ETH_Prepare_Tx_Descriptors+0x24c>)
 800447e:	4013      	ands	r3, r2
 8004480:	68ba      	ldr	r2, [r7, #8]
 8004482:	69d2      	ldr	r2, [r2, #28]
 8004484:	431a      	orrs	r2, r3
 8004486:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004488:	60da      	str	r2, [r3, #12]
    /* Set TCP Segmentation Enabled bit */
    SET_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCRF_TSE);
 800448a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800448c:	68db      	ldr	r3, [r3, #12]
 800448e:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8004492:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004494:	60da      	str	r2, [r3, #12]
 8004496:	e02e      	b.n	80044f6 <ETH_Prepare_Tx_Descriptors+0x29e>
 8004498:	ffff0000 	.word	0xffff0000
 800449c:	ffffc000 	.word	0xffffc000
 80044a0:	c000ffff 	.word	0xc000ffff
 80044a4:	fffc0000 	.word	0xfffc0000
  }
  else
  {
    MODIFY_REG(dmatxdesc->DESC3, ETH_DMATXNDESCRF_FL, pTxConfig->Length);
 80044a8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80044aa:	68da      	ldr	r2, [r3, #12]
 80044ac:	4b7b      	ldr	r3, [pc, #492]	@ (800469c <ETH_Prepare_Tx_Descriptors+0x444>)
 80044ae:	4013      	ands	r3, r2
 80044b0:	68ba      	ldr	r2, [r7, #8]
 80044b2:	6852      	ldr	r2, [r2, #4]
 80044b4:	431a      	orrs	r2, r3
 80044b6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80044b8:	60da      	str	r2, [r3, #12]

    if (READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_CSUM) != (uint32_t)RESET)
 80044ba:	68bb      	ldr	r3, [r7, #8]
 80044bc:	681b      	ldr	r3, [r3, #0]
 80044be:	f003 0301 	and.w	r3, r3, #1
 80044c2:	2b00      	cmp	r3, #0
 80044c4:	d008      	beq.n	80044d8 <ETH_Prepare_Tx_Descriptors+0x280>
    {
      MODIFY_REG(dmatxdesc->DESC3, ETH_DMATXNDESCRF_CIC, pTxConfig->ChecksumCtrl);
 80044c6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80044c8:	68db      	ldr	r3, [r3, #12]
 80044ca:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80044ce:	68bb      	ldr	r3, [r7, #8]
 80044d0:	695b      	ldr	r3, [r3, #20]
 80044d2:	431a      	orrs	r2, r3
 80044d4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80044d6:	60da      	str	r2, [r3, #12]
    }

    if (READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_CRCPAD) != (uint32_t)RESET)
 80044d8:	68bb      	ldr	r3, [r7, #8]
 80044da:	681b      	ldr	r3, [r3, #0]
 80044dc:	f003 0320 	and.w	r3, r3, #32
 80044e0:	2b00      	cmp	r3, #0
 80044e2:	d008      	beq.n	80044f6 <ETH_Prepare_Tx_Descriptors+0x29e>
    {
      MODIFY_REG(dmatxdesc->DESC3, ETH_DMATXNDESCRF_CPC, pTxConfig->CRCPadCtrl);
 80044e4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80044e6:	68db      	ldr	r3, [r3, #12]
 80044e8:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80044ec:	68bb      	ldr	r3, [r7, #8]
 80044ee:	691b      	ldr	r3, [r3, #16]
 80044f0:	431a      	orrs	r2, r3
 80044f2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80044f4:	60da      	str	r2, [r3, #12]
    }
  }

  if (READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_VLANTAG) != (uint32_t)RESET)
 80044f6:	68bb      	ldr	r3, [r7, #8]
 80044f8:	681b      	ldr	r3, [r3, #0]
 80044fa:	f003 0304 	and.w	r3, r3, #4
 80044fe:	2b00      	cmp	r3, #0
 8004500:	d008      	beq.n	8004514 <ETH_Prepare_Tx_Descriptors+0x2bc>
  {
    /* Set Vlan Tag control */
    MODIFY_REG(dmatxdesc->DESC2, ETH_DMATXNDESCRF_VTIR, pTxConfig->VlanCtrl);
 8004502:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004504:	689b      	ldr	r3, [r3, #8]
 8004506:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 800450a:	68bb      	ldr	r3, [r7, #8]
 800450c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800450e:	431a      	orrs	r2, r3
 8004510:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004512:	609a      	str	r2, [r3, #8]
  }

  /* Mark it as First Descriptor */
  SET_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCRF_FD);
 8004514:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004516:	68db      	ldr	r3, [r3, #12]
 8004518:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 800451c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800451e:	60da      	str	r2, [r3, #12]
  /* Mark it as NORMAL descriptor */
  CLEAR_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCRF_CTXT);
 8004520:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004522:	68db      	ldr	r3, [r3, #12]
 8004524:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 8004528:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800452a:	60da      	str	r2, [r3, #12]
  __ASM volatile ("dmb 0xF":::"memory");
 800452c:	f3bf 8f5f 	dmb	sy
}
 8004530:	bf00      	nop
  /* Ensure rest of descriptor is written to RAM before the OWN bit */
  __DMB();
  /* set OWN bit of FIRST descriptor */
  SET_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCRF_OWN);
 8004532:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004534:	68db      	ldr	r3, [r3, #12]
 8004536:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 800453a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800453c:	60da      	str	r2, [r3, #12]

  /* If source address insertion/replacement is enabled for this packet */
  if (READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_SAIC) != (uint32_t)RESET)
 800453e:	68bb      	ldr	r3, [r7, #8]
 8004540:	681b      	ldr	r3, [r3, #0]
 8004542:	f003 0302 	and.w	r3, r3, #2
 8004546:	2b00      	cmp	r3, #0
 8004548:	f000 80da 	beq.w	8004700 <ETH_Prepare_Tx_Descriptors+0x4a8>
  {
    MODIFY_REG(dmatxdesc->DESC3, ETH_DMATXNDESCRF_SAIC, pTxConfig->SrcAddrCtrl);
 800454c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800454e:	68db      	ldr	r3, [r3, #12]
 8004550:	f023 7260 	bic.w	r2, r3, #58720256	@ 0x3800000
 8004554:	68bb      	ldr	r3, [r7, #8]
 8004556:	68db      	ldr	r3, [r3, #12]
 8004558:	431a      	orrs	r2, r3
 800455a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800455c:	60da      	str	r2, [r3, #12]
  }

  /* only if the packet is split into more than one descriptors > 1 */
  while (txbuffer->next != NULL)
 800455e:	e0cf      	b.n	8004700 <ETH_Prepare_Tx_Descriptors+0x4a8>
  {
    /* Clear the LD bit of previous descriptor */
    CLEAR_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCRF_LD);
 8004560:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004562:	68db      	ldr	r3, [r3, #12]
 8004564:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 8004568:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800456a:	60da      	str	r2, [r3, #12]
    /* Increment current tx descriptor index */
    INCR_TX_DESC_INDEX(descidx, 1U);
 800456c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800456e:	3301      	adds	r3, #1
 8004570:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004572:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004574:	2b03      	cmp	r3, #3
 8004576:	d902      	bls.n	800457e <ETH_Prepare_Tx_Descriptors+0x326>
 8004578:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800457a:	3b04      	subs	r3, #4
 800457c:	63fb      	str	r3, [r7, #60]	@ 0x3c
    /* Get current descriptor address */
    dmatxdesc = (ETH_DMADescTypeDef *)dmatxdesclist->TxDesc[descidx];
 800457e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004580:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8004582:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004586:	633b      	str	r3, [r7, #48]	@ 0x30

    /* Clear the FD bit of new Descriptor */
    CLEAR_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCRF_FD);
 8004588:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800458a:	68db      	ldr	r3, [r3, #12]
 800458c:	f023 5200 	bic.w	r2, r3, #536870912	@ 0x20000000
 8004590:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004592:	60da      	str	r2, [r3, #12]

    /* Current Tx Descriptor Owned by DMA: cannot be used by the application  */
    if ((READ_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCRF_OWN) == ETH_DMATXNDESCRF_OWN)
 8004594:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004596:	68db      	ldr	r3, [r3, #12]
 8004598:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800459c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80045a0:	d007      	beq.n	80045b2 <ETH_Prepare_Tx_Descriptors+0x35a>
        || (dmatxdesclist->PacketAddress[descidx] != NULL))
 80045a2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80045a4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80045a6:	3304      	adds	r3, #4
 80045a8:	009b      	lsls	r3, r3, #2
 80045aa:	4413      	add	r3, r2
 80045ac:	685b      	ldr	r3, [r3, #4]
 80045ae:	2b00      	cmp	r3, #0
 80045b0:	d029      	beq.n	8004606 <ETH_Prepare_Tx_Descriptors+0x3ae>
    {
      descidx = firstdescidx;
 80045b2:	6a3b      	ldr	r3, [r7, #32]
 80045b4:	63fb      	str	r3, [r7, #60]	@ 0x3c
      dmatxdesc = (ETH_DMADescTypeDef *)dmatxdesclist->TxDesc[descidx];
 80045b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80045b8:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80045ba:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80045be:	633b      	str	r3, [r7, #48]	@ 0x30

      /* clear previous desc own bit */
      for (idx = 0; idx < descnbr; idx ++)
 80045c0:	2300      	movs	r3, #0
 80045c2:	63bb      	str	r3, [r7, #56]	@ 0x38
 80045c4:	e019      	b.n	80045fa <ETH_Prepare_Tx_Descriptors+0x3a2>
  __ASM volatile ("dmb 0xF":::"memory");
 80045c6:	f3bf 8f5f 	dmb	sy
}
 80045ca:	bf00      	nop
      {
        /* Ensure rest of descriptor is written to RAM before the OWN bit */
        __DMB();

        CLEAR_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCRF_OWN);
 80045cc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80045ce:	68db      	ldr	r3, [r3, #12]
 80045d0:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 80045d4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80045d6:	60da      	str	r2, [r3, #12]

        /* Increment current tx descriptor index */
        INCR_TX_DESC_INDEX(descidx, 1U);
 80045d8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80045da:	3301      	adds	r3, #1
 80045dc:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80045de:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80045e0:	2b03      	cmp	r3, #3
 80045e2:	d902      	bls.n	80045ea <ETH_Prepare_Tx_Descriptors+0x392>
 80045e4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80045e6:	3b04      	subs	r3, #4
 80045e8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        /* Get current descriptor address */
        dmatxdesc = (ETH_DMADescTypeDef *)dmatxdesclist->TxDesc[descidx];
 80045ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80045ec:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80045ee:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80045f2:	633b      	str	r3, [r7, #48]	@ 0x30
      for (idx = 0; idx < descnbr; idx ++)
 80045f4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80045f6:	3301      	adds	r3, #1
 80045f8:	63bb      	str	r3, [r7, #56]	@ 0x38
 80045fa:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80045fc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80045fe:	429a      	cmp	r2, r3
 8004600:	d3e1      	bcc.n	80045c6 <ETH_Prepare_Tx_Descriptors+0x36e>
      }

      return HAL_ETH_ERROR_BUSY;
 8004602:	2302      	movs	r3, #2
 8004604:	e0bb      	b.n	800477e <ETH_Prepare_Tx_Descriptors+0x526>
    }

    descnbr += 1U;
 8004606:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004608:	3301      	adds	r3, #1
 800460a:	637b      	str	r3, [r7, #52]	@ 0x34

    /* Get the next Tx buffer in the list */
    txbuffer = txbuffer->next;
 800460c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800460e:	689b      	ldr	r3, [r3, #8]
 8004610:	62fb      	str	r3, [r7, #44]	@ 0x2c

    /* Set header or buffer 1 address */
    WRITE_REG(dmatxdesc->DESC0, (uint32_t)txbuffer->buffer);
 8004612:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004614:	681b      	ldr	r3, [r3, #0]
 8004616:	461a      	mov	r2, r3
 8004618:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800461a:	601a      	str	r2, [r3, #0]
    /* Set header or buffer 1 Length */
    MODIFY_REG(dmatxdesc->DESC2, ETH_DMATXNDESCRF_B1L, txbuffer->len);
 800461c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800461e:	689a      	ldr	r2, [r3, #8]
 8004620:	4b1f      	ldr	r3, [pc, #124]	@ (80046a0 <ETH_Prepare_Tx_Descriptors+0x448>)
 8004622:	4013      	ands	r3, r2
 8004624:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004626:	6852      	ldr	r2, [r2, #4]
 8004628:	431a      	orrs	r2, r3
 800462a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800462c:	609a      	str	r2, [r3, #8]

    if (txbuffer->next != NULL)
 800462e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004630:	689b      	ldr	r3, [r3, #8]
 8004632:	2b00      	cmp	r3, #0
 8004634:	d012      	beq.n	800465c <ETH_Prepare_Tx_Descriptors+0x404>
    {
      /* Get the next Tx buffer in the list */
      txbuffer = txbuffer->next;
 8004636:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004638:	689b      	ldr	r3, [r3, #8]
 800463a:	62fb      	str	r3, [r7, #44]	@ 0x2c
      /* Set buffer 2 address */
      WRITE_REG(dmatxdesc->DESC1, (uint32_t)txbuffer->buffer);
 800463c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800463e:	681b      	ldr	r3, [r3, #0]
 8004640:	461a      	mov	r2, r3
 8004642:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004644:	605a      	str	r2, [r3, #4]
      /* Set buffer 2 Length */
      MODIFY_REG(dmatxdesc->DESC2, ETH_DMATXNDESCRF_B2L, (txbuffer->len << 16));
 8004646:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004648:	689a      	ldr	r2, [r3, #8]
 800464a:	4b16      	ldr	r3, [pc, #88]	@ (80046a4 <ETH_Prepare_Tx_Descriptors+0x44c>)
 800464c:	4013      	ands	r3, r2
 800464e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004650:	6852      	ldr	r2, [r2, #4]
 8004652:	0412      	lsls	r2, r2, #16
 8004654:	431a      	orrs	r2, r3
 8004656:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004658:	609a      	str	r2, [r3, #8]
 800465a:	e008      	b.n	800466e <ETH_Prepare_Tx_Descriptors+0x416>
    }
    else
    {
      WRITE_REG(dmatxdesc->DESC1, 0x0U);
 800465c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800465e:	2200      	movs	r2, #0
 8004660:	605a      	str	r2, [r3, #4]
      /* Set buffer 2 Length */
      MODIFY_REG(dmatxdesc->DESC2, ETH_DMATXNDESCRF_B2L, 0x0U);
 8004662:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004664:	689a      	ldr	r2, [r3, #8]
 8004666:	4b0f      	ldr	r3, [pc, #60]	@ (80046a4 <ETH_Prepare_Tx_Descriptors+0x44c>)
 8004668:	4013      	ands	r3, r2
 800466a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800466c:	6093      	str	r3, [r2, #8]
    }

    if (READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_TSO) != (uint32_t)RESET)
 800466e:	68bb      	ldr	r3, [r7, #8]
 8004670:	681b      	ldr	r3, [r3, #0]
 8004672:	f003 0310 	and.w	r3, r3, #16
 8004676:	2b00      	cmp	r3, #0
 8004678:	d018      	beq.n	80046ac <ETH_Prepare_Tx_Descriptors+0x454>
    {
      /* Set TCP payload length */
      MODIFY_REG(dmatxdesc->DESC3, ETH_DMATXNDESCRF_TPL, pTxConfig->PayloadLen);
 800467a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800467c:	68da      	ldr	r2, [r3, #12]
 800467e:	4b0a      	ldr	r3, [pc, #40]	@ (80046a8 <ETH_Prepare_Tx_Descriptors+0x450>)
 8004680:	4013      	ands	r3, r2
 8004682:	68ba      	ldr	r2, [r7, #8]
 8004684:	69d2      	ldr	r2, [r2, #28]
 8004686:	431a      	orrs	r2, r3
 8004688:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800468a:	60da      	str	r2, [r3, #12]
      /* Set TCP Segmentation Enabled bit */
      SET_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCRF_TSE);
 800468c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800468e:	68db      	ldr	r3, [r3, #12]
 8004690:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8004694:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004696:	60da      	str	r2, [r3, #12]
 8004698:	e020      	b.n	80046dc <ETH_Prepare_Tx_Descriptors+0x484>
 800469a:	bf00      	nop
 800469c:	ffff8000 	.word	0xffff8000
 80046a0:	ffffc000 	.word	0xffffc000
 80046a4:	c000ffff 	.word	0xc000ffff
 80046a8:	fffc0000 	.word	0xfffc0000
    }
    else
    {
      /* Set the packet length */
      MODIFY_REG(dmatxdesc->DESC3, ETH_DMATXNDESCRF_FL, pTxConfig->Length);
 80046ac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80046ae:	68da      	ldr	r2, [r3, #12]
 80046b0:	4b36      	ldr	r3, [pc, #216]	@ (800478c <ETH_Prepare_Tx_Descriptors+0x534>)
 80046b2:	4013      	ands	r3, r2
 80046b4:	68ba      	ldr	r2, [r7, #8]
 80046b6:	6852      	ldr	r2, [r2, #4]
 80046b8:	431a      	orrs	r2, r3
 80046ba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80046bc:	60da      	str	r2, [r3, #12]

      if (READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_CSUM) != (uint32_t)RESET)
 80046be:	68bb      	ldr	r3, [r7, #8]
 80046c0:	681b      	ldr	r3, [r3, #0]
 80046c2:	f003 0301 	and.w	r3, r3, #1
 80046c6:	2b00      	cmp	r3, #0
 80046c8:	d008      	beq.n	80046dc <ETH_Prepare_Tx_Descriptors+0x484>
      {
        /* Checksum Insertion Control */
        MODIFY_REG(dmatxdesc->DESC3, ETH_DMATXNDESCRF_CIC, pTxConfig->ChecksumCtrl);
 80046ca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80046cc:	68db      	ldr	r3, [r3, #12]
 80046ce:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80046d2:	68bb      	ldr	r3, [r7, #8]
 80046d4:	695b      	ldr	r3, [r3, #20]
 80046d6:	431a      	orrs	r2, r3
 80046d8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80046da:	60da      	str	r2, [r3, #12]
      }
    }

    bd_count += 1U;
 80046dc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80046de:	3301      	adds	r3, #1
 80046e0:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("dmb 0xF":::"memory");
 80046e2:	f3bf 8f5f 	dmb	sy
}
 80046e6:	bf00      	nop

    /* Ensure rest of descriptor is written to RAM before the OWN bit */
    __DMB();
    /* Set Own bit */
    SET_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCRF_OWN);
 80046e8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80046ea:	68db      	ldr	r3, [r3, #12]
 80046ec:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 80046f0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80046f2:	60da      	str	r2, [r3, #12]
    /* Mark it as NORMAL descriptor */
    CLEAR_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCRF_CTXT);
 80046f4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80046f6:	68db      	ldr	r3, [r3, #12]
 80046f8:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 80046fc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80046fe:	60da      	str	r2, [r3, #12]
  while (txbuffer->next != NULL)
 8004700:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004702:	689b      	ldr	r3, [r3, #8]
 8004704:	2b00      	cmp	r3, #0
 8004706:	f47f af2b 	bne.w	8004560 <ETH_Prepare_Tx_Descriptors+0x308>
  }

  if (ItMode != ((uint32_t)RESET))
 800470a:	687b      	ldr	r3, [r7, #4]
 800470c:	2b00      	cmp	r3, #0
 800470e:	d006      	beq.n	800471e <ETH_Prepare_Tx_Descriptors+0x4c6>
  {
    /* Set Interrupt on completion bit */
    SET_BIT(dmatxdesc->DESC2, ETH_DMATXNDESCRF_IOC);
 8004710:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004712:	689b      	ldr	r3, [r3, #8]
 8004714:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8004718:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800471a:	609a      	str	r2, [r3, #8]
 800471c:	e005      	b.n	800472a <ETH_Prepare_Tx_Descriptors+0x4d2>
  }
  else
  {
    /* Clear Interrupt on completion bit */
    CLEAR_BIT(dmatxdesc->DESC2, ETH_DMATXNDESCRF_IOC);
 800471e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004720:	689b      	ldr	r3, [r3, #8]
 8004722:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8004726:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004728:	609a      	str	r2, [r3, #8]
  }

  /* Mark it as LAST descriptor */
  SET_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCRF_LD);
 800472a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800472c:	68db      	ldr	r3, [r3, #12]
 800472e:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8004732:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004734:	60da      	str	r2, [r3, #12]
  /* Save the current packet address to expose it to the application */
  dmatxdesclist->PacketAddress[descidx] = dmatxdesclist->CurrentPacketAddress;
 8004736:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004738:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800473a:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800473c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800473e:	3304      	adds	r3, #4
 8004740:	009b      	lsls	r3, r3, #2
 8004742:	440b      	add	r3, r1
 8004744:	605a      	str	r2, [r3, #4]

  dmatxdesclist->CurTxDesc = descidx;
 8004746:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004748:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800474a:	611a      	str	r2, [r3, #16]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800474c:	f3ef 8310 	mrs	r3, PRIMASK
 8004750:	613b      	str	r3, [r7, #16]
  return(result);
 8004752:	693b      	ldr	r3, [r7, #16]

  /* Enter critical section */
  primask_bit = __get_PRIMASK();
 8004754:	61fb      	str	r3, [r7, #28]
 8004756:	2301      	movs	r3, #1
 8004758:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800475a:	697b      	ldr	r3, [r7, #20]
 800475c:	f383 8810 	msr	PRIMASK, r3
}
 8004760:	bf00      	nop
  __set_PRIMASK(1);

  dmatxdesclist->BuffersInUse += bd_count + 1U;
 8004762:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004764:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8004766:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004768:	4413      	add	r3, r2
 800476a:	1c5a      	adds	r2, r3, #1
 800476c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800476e:	629a      	str	r2, [r3, #40]	@ 0x28
 8004770:	69fb      	ldr	r3, [r7, #28]
 8004772:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004774:	69bb      	ldr	r3, [r7, #24]
 8004776:	f383 8810 	msr	PRIMASK, r3
}
 800477a:	bf00      	nop

  /* Exit critical section: restore previous priority mask */
  __set_PRIMASK(primask_bit);

  /* Return function status */
  return HAL_ETH_ERROR_NONE;
 800477c:	2300      	movs	r3, #0
}
 800477e:	4618      	mov	r0, r3
 8004780:	3744      	adds	r7, #68	@ 0x44
 8004782:	46bd      	mov	sp, r7
 8004784:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004788:	4770      	bx	lr
 800478a:	bf00      	nop
 800478c:	ffff8000 	.word	0xffff8000

08004790 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004790:	b480      	push	{r7}
 8004792:	b089      	sub	sp, #36	@ 0x24
 8004794:	af00      	add	r7, sp, #0
 8004796:	6078      	str	r0, [r7, #4]
 8004798:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 800479a:	2300      	movs	r3, #0
 800479c:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 800479e:	4b89      	ldr	r3, [pc, #548]	@ (80049c4 <HAL_GPIO_Init+0x234>)
 80047a0:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 80047a2:	e194      	b.n	8004ace <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 80047a4:	683b      	ldr	r3, [r7, #0]
 80047a6:	681a      	ldr	r2, [r3, #0]
 80047a8:	2101      	movs	r1, #1
 80047aa:	69fb      	ldr	r3, [r7, #28]
 80047ac:	fa01 f303 	lsl.w	r3, r1, r3
 80047b0:	4013      	ands	r3, r2
 80047b2:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 80047b4:	693b      	ldr	r3, [r7, #16]
 80047b6:	2b00      	cmp	r3, #0
 80047b8:	f000 8186 	beq.w	8004ac8 <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80047bc:	683b      	ldr	r3, [r7, #0]
 80047be:	685b      	ldr	r3, [r3, #4]
 80047c0:	f003 0303 	and.w	r3, r3, #3
 80047c4:	2b01      	cmp	r3, #1
 80047c6:	d005      	beq.n	80047d4 <HAL_GPIO_Init+0x44>
 80047c8:	683b      	ldr	r3, [r7, #0]
 80047ca:	685b      	ldr	r3, [r3, #4]
 80047cc:	f003 0303 	and.w	r3, r3, #3
 80047d0:	2b02      	cmp	r3, #2
 80047d2:	d130      	bne.n	8004836 <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80047d4:	687b      	ldr	r3, [r7, #4]
 80047d6:	689b      	ldr	r3, [r3, #8]
 80047d8:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 80047da:	69fb      	ldr	r3, [r7, #28]
 80047dc:	005b      	lsls	r3, r3, #1
 80047de:	2203      	movs	r2, #3
 80047e0:	fa02 f303 	lsl.w	r3, r2, r3
 80047e4:	43db      	mvns	r3, r3
 80047e6:	69ba      	ldr	r2, [r7, #24]
 80047e8:	4013      	ands	r3, r2
 80047ea:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80047ec:	683b      	ldr	r3, [r7, #0]
 80047ee:	68da      	ldr	r2, [r3, #12]
 80047f0:	69fb      	ldr	r3, [r7, #28]
 80047f2:	005b      	lsls	r3, r3, #1
 80047f4:	fa02 f303 	lsl.w	r3, r2, r3
 80047f8:	69ba      	ldr	r2, [r7, #24]
 80047fa:	4313      	orrs	r3, r2
 80047fc:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80047fe:	687b      	ldr	r3, [r7, #4]
 8004800:	69ba      	ldr	r2, [r7, #24]
 8004802:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004804:	687b      	ldr	r3, [r7, #4]
 8004806:	685b      	ldr	r3, [r3, #4]
 8004808:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800480a:	2201      	movs	r2, #1
 800480c:	69fb      	ldr	r3, [r7, #28]
 800480e:	fa02 f303 	lsl.w	r3, r2, r3
 8004812:	43db      	mvns	r3, r3
 8004814:	69ba      	ldr	r2, [r7, #24]
 8004816:	4013      	ands	r3, r2
 8004818:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800481a:	683b      	ldr	r3, [r7, #0]
 800481c:	685b      	ldr	r3, [r3, #4]
 800481e:	091b      	lsrs	r3, r3, #4
 8004820:	f003 0201 	and.w	r2, r3, #1
 8004824:	69fb      	ldr	r3, [r7, #28]
 8004826:	fa02 f303 	lsl.w	r3, r2, r3
 800482a:	69ba      	ldr	r2, [r7, #24]
 800482c:	4313      	orrs	r3, r2
 800482e:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8004830:	687b      	ldr	r3, [r7, #4]
 8004832:	69ba      	ldr	r2, [r7, #24]
 8004834:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8004836:	683b      	ldr	r3, [r7, #0]
 8004838:	685b      	ldr	r3, [r3, #4]
 800483a:	f003 0303 	and.w	r3, r3, #3
 800483e:	2b03      	cmp	r3, #3
 8004840:	d017      	beq.n	8004872 <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8004842:	687b      	ldr	r3, [r7, #4]
 8004844:	68db      	ldr	r3, [r3, #12]
 8004846:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8004848:	69fb      	ldr	r3, [r7, #28]
 800484a:	005b      	lsls	r3, r3, #1
 800484c:	2203      	movs	r2, #3
 800484e:	fa02 f303 	lsl.w	r3, r2, r3
 8004852:	43db      	mvns	r3, r3
 8004854:	69ba      	ldr	r2, [r7, #24]
 8004856:	4013      	ands	r3, r2
 8004858:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 800485a:	683b      	ldr	r3, [r7, #0]
 800485c:	689a      	ldr	r2, [r3, #8]
 800485e:	69fb      	ldr	r3, [r7, #28]
 8004860:	005b      	lsls	r3, r3, #1
 8004862:	fa02 f303 	lsl.w	r3, r2, r3
 8004866:	69ba      	ldr	r2, [r7, #24]
 8004868:	4313      	orrs	r3, r2
 800486a:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 800486c:	687b      	ldr	r3, [r7, #4]
 800486e:	69ba      	ldr	r2, [r7, #24]
 8004870:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004872:	683b      	ldr	r3, [r7, #0]
 8004874:	685b      	ldr	r3, [r3, #4]
 8004876:	f003 0303 	and.w	r3, r3, #3
 800487a:	2b02      	cmp	r3, #2
 800487c:	d123      	bne.n	80048c6 <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800487e:	69fb      	ldr	r3, [r7, #28]
 8004880:	08da      	lsrs	r2, r3, #3
 8004882:	687b      	ldr	r3, [r7, #4]
 8004884:	3208      	adds	r2, #8
 8004886:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800488a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 800488c:	69fb      	ldr	r3, [r7, #28]
 800488e:	f003 0307 	and.w	r3, r3, #7
 8004892:	009b      	lsls	r3, r3, #2
 8004894:	220f      	movs	r2, #15
 8004896:	fa02 f303 	lsl.w	r3, r2, r3
 800489a:	43db      	mvns	r3, r3
 800489c:	69ba      	ldr	r2, [r7, #24]
 800489e:	4013      	ands	r3, r2
 80048a0:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 80048a2:	683b      	ldr	r3, [r7, #0]
 80048a4:	691a      	ldr	r2, [r3, #16]
 80048a6:	69fb      	ldr	r3, [r7, #28]
 80048a8:	f003 0307 	and.w	r3, r3, #7
 80048ac:	009b      	lsls	r3, r3, #2
 80048ae:	fa02 f303 	lsl.w	r3, r2, r3
 80048b2:	69ba      	ldr	r2, [r7, #24]
 80048b4:	4313      	orrs	r3, r2
 80048b6:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80048b8:	69fb      	ldr	r3, [r7, #28]
 80048ba:	08da      	lsrs	r2, r3, #3
 80048bc:	687b      	ldr	r3, [r7, #4]
 80048be:	3208      	adds	r2, #8
 80048c0:	69b9      	ldr	r1, [r7, #24]
 80048c2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80048c6:	687b      	ldr	r3, [r7, #4]
 80048c8:	681b      	ldr	r3, [r3, #0]
 80048ca:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 80048cc:	69fb      	ldr	r3, [r7, #28]
 80048ce:	005b      	lsls	r3, r3, #1
 80048d0:	2203      	movs	r2, #3
 80048d2:	fa02 f303 	lsl.w	r3, r2, r3
 80048d6:	43db      	mvns	r3, r3
 80048d8:	69ba      	ldr	r2, [r7, #24]
 80048da:	4013      	ands	r3, r2
 80048dc:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80048de:	683b      	ldr	r3, [r7, #0]
 80048e0:	685b      	ldr	r3, [r3, #4]
 80048e2:	f003 0203 	and.w	r2, r3, #3
 80048e6:	69fb      	ldr	r3, [r7, #28]
 80048e8:	005b      	lsls	r3, r3, #1
 80048ea:	fa02 f303 	lsl.w	r3, r2, r3
 80048ee:	69ba      	ldr	r2, [r7, #24]
 80048f0:	4313      	orrs	r3, r2
 80048f2:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80048f4:	687b      	ldr	r3, [r7, #4]
 80048f6:	69ba      	ldr	r2, [r7, #24]
 80048f8:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80048fa:	683b      	ldr	r3, [r7, #0]
 80048fc:	685b      	ldr	r3, [r3, #4]
 80048fe:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8004902:	2b00      	cmp	r3, #0
 8004904:	f000 80e0 	beq.w	8004ac8 <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004908:	4b2f      	ldr	r3, [pc, #188]	@ (80049c8 <HAL_GPIO_Init+0x238>)
 800490a:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800490e:	4a2e      	ldr	r2, [pc, #184]	@ (80049c8 <HAL_GPIO_Init+0x238>)
 8004910:	f043 0302 	orr.w	r3, r3, #2
 8004914:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8004918:	4b2b      	ldr	r3, [pc, #172]	@ (80049c8 <HAL_GPIO_Init+0x238>)
 800491a:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800491e:	f003 0302 	and.w	r3, r3, #2
 8004922:	60fb      	str	r3, [r7, #12]
 8004924:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8004926:	4a29      	ldr	r2, [pc, #164]	@ (80049cc <HAL_GPIO_Init+0x23c>)
 8004928:	69fb      	ldr	r3, [r7, #28]
 800492a:	089b      	lsrs	r3, r3, #2
 800492c:	3302      	adds	r3, #2
 800492e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004932:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8004934:	69fb      	ldr	r3, [r7, #28]
 8004936:	f003 0303 	and.w	r3, r3, #3
 800493a:	009b      	lsls	r3, r3, #2
 800493c:	220f      	movs	r2, #15
 800493e:	fa02 f303 	lsl.w	r3, r2, r3
 8004942:	43db      	mvns	r3, r3
 8004944:	69ba      	ldr	r2, [r7, #24]
 8004946:	4013      	ands	r3, r2
 8004948:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 800494a:	687b      	ldr	r3, [r7, #4]
 800494c:	4a20      	ldr	r2, [pc, #128]	@ (80049d0 <HAL_GPIO_Init+0x240>)
 800494e:	4293      	cmp	r3, r2
 8004950:	d052      	beq.n	80049f8 <HAL_GPIO_Init+0x268>
 8004952:	687b      	ldr	r3, [r7, #4]
 8004954:	4a1f      	ldr	r2, [pc, #124]	@ (80049d4 <HAL_GPIO_Init+0x244>)
 8004956:	4293      	cmp	r3, r2
 8004958:	d031      	beq.n	80049be <HAL_GPIO_Init+0x22e>
 800495a:	687b      	ldr	r3, [r7, #4]
 800495c:	4a1e      	ldr	r2, [pc, #120]	@ (80049d8 <HAL_GPIO_Init+0x248>)
 800495e:	4293      	cmp	r3, r2
 8004960:	d02b      	beq.n	80049ba <HAL_GPIO_Init+0x22a>
 8004962:	687b      	ldr	r3, [r7, #4]
 8004964:	4a1d      	ldr	r2, [pc, #116]	@ (80049dc <HAL_GPIO_Init+0x24c>)
 8004966:	4293      	cmp	r3, r2
 8004968:	d025      	beq.n	80049b6 <HAL_GPIO_Init+0x226>
 800496a:	687b      	ldr	r3, [r7, #4]
 800496c:	4a1c      	ldr	r2, [pc, #112]	@ (80049e0 <HAL_GPIO_Init+0x250>)
 800496e:	4293      	cmp	r3, r2
 8004970:	d01f      	beq.n	80049b2 <HAL_GPIO_Init+0x222>
 8004972:	687b      	ldr	r3, [r7, #4]
 8004974:	4a1b      	ldr	r2, [pc, #108]	@ (80049e4 <HAL_GPIO_Init+0x254>)
 8004976:	4293      	cmp	r3, r2
 8004978:	d019      	beq.n	80049ae <HAL_GPIO_Init+0x21e>
 800497a:	687b      	ldr	r3, [r7, #4]
 800497c:	4a1a      	ldr	r2, [pc, #104]	@ (80049e8 <HAL_GPIO_Init+0x258>)
 800497e:	4293      	cmp	r3, r2
 8004980:	d013      	beq.n	80049aa <HAL_GPIO_Init+0x21a>
 8004982:	687b      	ldr	r3, [r7, #4]
 8004984:	4a19      	ldr	r2, [pc, #100]	@ (80049ec <HAL_GPIO_Init+0x25c>)
 8004986:	4293      	cmp	r3, r2
 8004988:	d00d      	beq.n	80049a6 <HAL_GPIO_Init+0x216>
 800498a:	687b      	ldr	r3, [r7, #4]
 800498c:	4a18      	ldr	r2, [pc, #96]	@ (80049f0 <HAL_GPIO_Init+0x260>)
 800498e:	4293      	cmp	r3, r2
 8004990:	d007      	beq.n	80049a2 <HAL_GPIO_Init+0x212>
 8004992:	687b      	ldr	r3, [r7, #4]
 8004994:	4a17      	ldr	r2, [pc, #92]	@ (80049f4 <HAL_GPIO_Init+0x264>)
 8004996:	4293      	cmp	r3, r2
 8004998:	d101      	bne.n	800499e <HAL_GPIO_Init+0x20e>
 800499a:	2309      	movs	r3, #9
 800499c:	e02d      	b.n	80049fa <HAL_GPIO_Init+0x26a>
 800499e:	230a      	movs	r3, #10
 80049a0:	e02b      	b.n	80049fa <HAL_GPIO_Init+0x26a>
 80049a2:	2308      	movs	r3, #8
 80049a4:	e029      	b.n	80049fa <HAL_GPIO_Init+0x26a>
 80049a6:	2307      	movs	r3, #7
 80049a8:	e027      	b.n	80049fa <HAL_GPIO_Init+0x26a>
 80049aa:	2306      	movs	r3, #6
 80049ac:	e025      	b.n	80049fa <HAL_GPIO_Init+0x26a>
 80049ae:	2305      	movs	r3, #5
 80049b0:	e023      	b.n	80049fa <HAL_GPIO_Init+0x26a>
 80049b2:	2304      	movs	r3, #4
 80049b4:	e021      	b.n	80049fa <HAL_GPIO_Init+0x26a>
 80049b6:	2303      	movs	r3, #3
 80049b8:	e01f      	b.n	80049fa <HAL_GPIO_Init+0x26a>
 80049ba:	2302      	movs	r3, #2
 80049bc:	e01d      	b.n	80049fa <HAL_GPIO_Init+0x26a>
 80049be:	2301      	movs	r3, #1
 80049c0:	e01b      	b.n	80049fa <HAL_GPIO_Init+0x26a>
 80049c2:	bf00      	nop
 80049c4:	58000080 	.word	0x58000080
 80049c8:	58024400 	.word	0x58024400
 80049cc:	58000400 	.word	0x58000400
 80049d0:	58020000 	.word	0x58020000
 80049d4:	58020400 	.word	0x58020400
 80049d8:	58020800 	.word	0x58020800
 80049dc:	58020c00 	.word	0x58020c00
 80049e0:	58021000 	.word	0x58021000
 80049e4:	58021400 	.word	0x58021400
 80049e8:	58021800 	.word	0x58021800
 80049ec:	58021c00 	.word	0x58021c00
 80049f0:	58022000 	.word	0x58022000
 80049f4:	58022400 	.word	0x58022400
 80049f8:	2300      	movs	r3, #0
 80049fa:	69fa      	ldr	r2, [r7, #28]
 80049fc:	f002 0203 	and.w	r2, r2, #3
 8004a00:	0092      	lsls	r2, r2, #2
 8004a02:	4093      	lsls	r3, r2
 8004a04:	69ba      	ldr	r2, [r7, #24]
 8004a06:	4313      	orrs	r3, r2
 8004a08:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8004a0a:	4938      	ldr	r1, [pc, #224]	@ (8004aec <HAL_GPIO_Init+0x35c>)
 8004a0c:	69fb      	ldr	r3, [r7, #28]
 8004a0e:	089b      	lsrs	r3, r3, #2
 8004a10:	3302      	adds	r3, #2
 8004a12:	69ba      	ldr	r2, [r7, #24]
 8004a14:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8004a18:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004a1c:	681b      	ldr	r3, [r3, #0]
 8004a1e:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8004a20:	693b      	ldr	r3, [r7, #16]
 8004a22:	43db      	mvns	r3, r3
 8004a24:	69ba      	ldr	r2, [r7, #24]
 8004a26:	4013      	ands	r3, r2
 8004a28:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8004a2a:	683b      	ldr	r3, [r7, #0]
 8004a2c:	685b      	ldr	r3, [r3, #4]
 8004a2e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8004a32:	2b00      	cmp	r3, #0
 8004a34:	d003      	beq.n	8004a3e <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 8004a36:	69ba      	ldr	r2, [r7, #24]
 8004a38:	693b      	ldr	r3, [r7, #16]
 8004a3a:	4313      	orrs	r3, r2
 8004a3c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 8004a3e:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8004a42:	69bb      	ldr	r3, [r7, #24]
 8004a44:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 8004a46:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004a4a:	685b      	ldr	r3, [r3, #4]
 8004a4c:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8004a4e:	693b      	ldr	r3, [r7, #16]
 8004a50:	43db      	mvns	r3, r3
 8004a52:	69ba      	ldr	r2, [r7, #24]
 8004a54:	4013      	ands	r3, r2
 8004a56:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8004a58:	683b      	ldr	r3, [r7, #0]
 8004a5a:	685b      	ldr	r3, [r3, #4]
 8004a5c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8004a60:	2b00      	cmp	r3, #0
 8004a62:	d003      	beq.n	8004a6c <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8004a64:	69ba      	ldr	r2, [r7, #24]
 8004a66:	693b      	ldr	r3, [r7, #16]
 8004a68:	4313      	orrs	r3, r2
 8004a6a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 8004a6c:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8004a70:	69bb      	ldr	r3, [r7, #24]
 8004a72:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 8004a74:	697b      	ldr	r3, [r7, #20]
 8004a76:	685b      	ldr	r3, [r3, #4]
 8004a78:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8004a7a:	693b      	ldr	r3, [r7, #16]
 8004a7c:	43db      	mvns	r3, r3
 8004a7e:	69ba      	ldr	r2, [r7, #24]
 8004a80:	4013      	ands	r3, r2
 8004a82:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8004a84:	683b      	ldr	r3, [r7, #0]
 8004a86:	685b      	ldr	r3, [r3, #4]
 8004a88:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004a8c:	2b00      	cmp	r3, #0
 8004a8e:	d003      	beq.n	8004a98 <HAL_GPIO_Init+0x308>
        {
          temp |= iocurrent;
 8004a90:	69ba      	ldr	r2, [r7, #24]
 8004a92:	693b      	ldr	r3, [r7, #16]
 8004a94:	4313      	orrs	r3, r2
 8004a96:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 8004a98:	697b      	ldr	r3, [r7, #20]
 8004a9a:	69ba      	ldr	r2, [r7, #24]
 8004a9c:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 8004a9e:	697b      	ldr	r3, [r7, #20]
 8004aa0:	681b      	ldr	r3, [r3, #0]
 8004aa2:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8004aa4:	693b      	ldr	r3, [r7, #16]
 8004aa6:	43db      	mvns	r3, r3
 8004aa8:	69ba      	ldr	r2, [r7, #24]
 8004aaa:	4013      	ands	r3, r2
 8004aac:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8004aae:	683b      	ldr	r3, [r7, #0]
 8004ab0:	685b      	ldr	r3, [r3, #4]
 8004ab2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004ab6:	2b00      	cmp	r3, #0
 8004ab8:	d003      	beq.n	8004ac2 <HAL_GPIO_Init+0x332>
        {
          temp |= iocurrent;
 8004aba:	69ba      	ldr	r2, [r7, #24]
 8004abc:	693b      	ldr	r3, [r7, #16]
 8004abe:	4313      	orrs	r3, r2
 8004ac0:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 8004ac2:	697b      	ldr	r3, [r7, #20]
 8004ac4:	69ba      	ldr	r2, [r7, #24]
 8004ac6:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 8004ac8:	69fb      	ldr	r3, [r7, #28]
 8004aca:	3301      	adds	r3, #1
 8004acc:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8004ace:	683b      	ldr	r3, [r7, #0]
 8004ad0:	681a      	ldr	r2, [r3, #0]
 8004ad2:	69fb      	ldr	r3, [r7, #28]
 8004ad4:	fa22 f303 	lsr.w	r3, r2, r3
 8004ad8:	2b00      	cmp	r3, #0
 8004ada:	f47f ae63 	bne.w	80047a4 <HAL_GPIO_Init+0x14>
  }
}
 8004ade:	bf00      	nop
 8004ae0:	bf00      	nop
 8004ae2:	3724      	adds	r7, #36	@ 0x24
 8004ae4:	46bd      	mov	sp, r7
 8004ae6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004aea:	4770      	bx	lr
 8004aec:	58000400 	.word	0x58000400

08004af0 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8004af0:	b480      	push	{r7}
 8004af2:	b085      	sub	sp, #20
 8004af4:	af00      	add	r7, sp, #0
 8004af6:	6078      	str	r0, [r7, #4]
 8004af8:	460b      	mov	r3, r1
 8004afa:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00U)
 8004afc:	687b      	ldr	r3, [r7, #4]
 8004afe:	691a      	ldr	r2, [r3, #16]
 8004b00:	887b      	ldrh	r3, [r7, #2]
 8004b02:	4013      	ands	r3, r2
 8004b04:	2b00      	cmp	r3, #0
 8004b06:	d002      	beq.n	8004b0e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8004b08:	2301      	movs	r3, #1
 8004b0a:	73fb      	strb	r3, [r7, #15]
 8004b0c:	e001      	b.n	8004b12 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8004b0e:	2300      	movs	r3, #0
 8004b10:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8004b12:	7bfb      	ldrb	r3, [r7, #15]
}
 8004b14:	4618      	mov	r0, r3
 8004b16:	3714      	adds	r7, #20
 8004b18:	46bd      	mov	sp, r7
 8004b1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b1e:	4770      	bx	lr

08004b20 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004b20:	b480      	push	{r7}
 8004b22:	b083      	sub	sp, #12
 8004b24:	af00      	add	r7, sp, #0
 8004b26:	6078      	str	r0, [r7, #4]
 8004b28:	460b      	mov	r3, r1
 8004b2a:	807b      	strh	r3, [r7, #2]
 8004b2c:	4613      	mov	r3, r2
 8004b2e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8004b30:	787b      	ldrb	r3, [r7, #1]
 8004b32:	2b00      	cmp	r3, #0
 8004b34:	d003      	beq.n	8004b3e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8004b36:	887a      	ldrh	r2, [r7, #2]
 8004b38:	687b      	ldr	r3, [r7, #4]
 8004b3a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 8004b3c:	e003      	b.n	8004b46 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 8004b3e:	887b      	ldrh	r3, [r7, #2]
 8004b40:	041a      	lsls	r2, r3, #16
 8004b42:	687b      	ldr	r3, [r7, #4]
 8004b44:	619a      	str	r2, [r3, #24]
}
 8004b46:	bf00      	nop
 8004b48:	370c      	adds	r7, #12
 8004b4a:	46bd      	mov	sp, r7
 8004b4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b50:	4770      	bx	lr

08004b52 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8004b52:	b580      	push	{r7, lr}
 8004b54:	b082      	sub	sp, #8
 8004b56:	af00      	add	r7, sp, #0
 8004b58:	4603      	mov	r3, r0
 8004b5a:	80fb      	strh	r3, [r7, #6]
    __HAL_GPIO_EXTID2_CLEAR_IT(GPIO_Pin);
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
  }
#else
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00U)
 8004b5c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004b60:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 8004b64:	88fb      	ldrh	r3, [r7, #6]
 8004b66:	4013      	ands	r3, r2
 8004b68:	2b00      	cmp	r3, #0
 8004b6a:	d008      	beq.n	8004b7e <HAL_GPIO_EXTI_IRQHandler+0x2c>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8004b6c:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8004b70:	88fb      	ldrh	r3, [r7, #6]
 8004b72:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8004b76:	88fb      	ldrh	r3, [r7, #6]
 8004b78:	4618      	mov	r0, r3
 8004b7a:	f000 f804 	bl	8004b86 <HAL_GPIO_EXTI_Callback>
  }
#endif
}
 8004b7e:	bf00      	nop
 8004b80:	3708      	adds	r7, #8
 8004b82:	46bd      	mov	sp, r7
 8004b84:	bd80      	pop	{r7, pc}

08004b86 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callback.
  * @param  GPIO_Pin: Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8004b86:	b480      	push	{r7}
 8004b88:	b083      	sub	sp, #12
 8004b8a:	af00      	add	r7, sp, #0
 8004b8c:	4603      	mov	r3, r0
 8004b8e:	80fb      	strh	r3, [r7, #6]
  UNUSED(GPIO_Pin);

  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 8004b90:	bf00      	nop
 8004b92:	370c      	adds	r7, #12
 8004b94:	46bd      	mov	sp, r7
 8004b96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b9a:	4770      	bx	lr

08004b9c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8004b9c:	b580      	push	{r7, lr}
 8004b9e:	b082      	sub	sp, #8
 8004ba0:	af00      	add	r7, sp, #0
 8004ba2:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8004ba4:	687b      	ldr	r3, [r7, #4]
 8004ba6:	2b00      	cmp	r3, #0
 8004ba8:	d101      	bne.n	8004bae <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8004baa:	2301      	movs	r3, #1
 8004bac:	e08b      	b.n	8004cc6 <HAL_I2C_Init+0x12a>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8004bae:	687b      	ldr	r3, [r7, #4]
 8004bb0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004bb4:	b2db      	uxtb	r3, r3
 8004bb6:	2b00      	cmp	r3, #0
 8004bb8:	d106      	bne.n	8004bc8 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8004bba:	687b      	ldr	r3, [r7, #4]
 8004bbc:	2200      	movs	r2, #0
 8004bbe:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8004bc2:	6878      	ldr	r0, [r7, #4]
 8004bc4:	f7fd f920 	bl	8001e08 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8004bc8:	687b      	ldr	r3, [r7, #4]
 8004bca:	2224      	movs	r2, #36	@ 0x24
 8004bcc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8004bd0:	687b      	ldr	r3, [r7, #4]
 8004bd2:	681b      	ldr	r3, [r3, #0]
 8004bd4:	681a      	ldr	r2, [r3, #0]
 8004bd6:	687b      	ldr	r3, [r7, #4]
 8004bd8:	681b      	ldr	r3, [r3, #0]
 8004bda:	f022 0201 	bic.w	r2, r2, #1
 8004bde:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8004be0:	687b      	ldr	r3, [r7, #4]
 8004be2:	685a      	ldr	r2, [r3, #4]
 8004be4:	687b      	ldr	r3, [r7, #4]
 8004be6:	681b      	ldr	r3, [r3, #0]
 8004be8:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8004bec:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8004bee:	687b      	ldr	r3, [r7, #4]
 8004bf0:	681b      	ldr	r3, [r3, #0]
 8004bf2:	689a      	ldr	r2, [r3, #8]
 8004bf4:	687b      	ldr	r3, [r7, #4]
 8004bf6:	681b      	ldr	r3, [r3, #0]
 8004bf8:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8004bfc:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8004bfe:	687b      	ldr	r3, [r7, #4]
 8004c00:	68db      	ldr	r3, [r3, #12]
 8004c02:	2b01      	cmp	r3, #1
 8004c04:	d107      	bne.n	8004c16 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8004c06:	687b      	ldr	r3, [r7, #4]
 8004c08:	689a      	ldr	r2, [r3, #8]
 8004c0a:	687b      	ldr	r3, [r7, #4]
 8004c0c:	681b      	ldr	r3, [r3, #0]
 8004c0e:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8004c12:	609a      	str	r2, [r3, #8]
 8004c14:	e006      	b.n	8004c24 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8004c16:	687b      	ldr	r3, [r7, #4]
 8004c18:	689a      	ldr	r2, [r3, #8]
 8004c1a:	687b      	ldr	r3, [r7, #4]
 8004c1c:	681b      	ldr	r3, [r3, #0]
 8004c1e:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 8004c22:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8004c24:	687b      	ldr	r3, [r7, #4]
 8004c26:	68db      	ldr	r3, [r3, #12]
 8004c28:	2b02      	cmp	r3, #2
 8004c2a:	d108      	bne.n	8004c3e <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8004c2c:	687b      	ldr	r3, [r7, #4]
 8004c2e:	681b      	ldr	r3, [r3, #0]
 8004c30:	685a      	ldr	r2, [r3, #4]
 8004c32:	687b      	ldr	r3, [r7, #4]
 8004c34:	681b      	ldr	r3, [r3, #0]
 8004c36:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004c3a:	605a      	str	r2, [r3, #4]
 8004c3c:	e007      	b.n	8004c4e <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8004c3e:	687b      	ldr	r3, [r7, #4]
 8004c40:	681b      	ldr	r3, [r3, #0]
 8004c42:	685a      	ldr	r2, [r3, #4]
 8004c44:	687b      	ldr	r3, [r7, #4]
 8004c46:	681b      	ldr	r3, [r3, #0]
 8004c48:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004c4c:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8004c4e:	687b      	ldr	r3, [r7, #4]
 8004c50:	681b      	ldr	r3, [r3, #0]
 8004c52:	6859      	ldr	r1, [r3, #4]
 8004c54:	687b      	ldr	r3, [r7, #4]
 8004c56:	681a      	ldr	r2, [r3, #0]
 8004c58:	4b1d      	ldr	r3, [pc, #116]	@ (8004cd0 <HAL_I2C_Init+0x134>)
 8004c5a:	430b      	orrs	r3, r1
 8004c5c:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8004c5e:	687b      	ldr	r3, [r7, #4]
 8004c60:	681b      	ldr	r3, [r3, #0]
 8004c62:	68da      	ldr	r2, [r3, #12]
 8004c64:	687b      	ldr	r3, [r7, #4]
 8004c66:	681b      	ldr	r3, [r3, #0]
 8004c68:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8004c6c:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8004c6e:	687b      	ldr	r3, [r7, #4]
 8004c70:	691a      	ldr	r2, [r3, #16]
 8004c72:	687b      	ldr	r3, [r7, #4]
 8004c74:	695b      	ldr	r3, [r3, #20]
 8004c76:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8004c7a:	687b      	ldr	r3, [r7, #4]
 8004c7c:	699b      	ldr	r3, [r3, #24]
 8004c7e:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8004c80:	687b      	ldr	r3, [r7, #4]
 8004c82:	681b      	ldr	r3, [r3, #0]
 8004c84:	430a      	orrs	r2, r1
 8004c86:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8004c88:	687b      	ldr	r3, [r7, #4]
 8004c8a:	69d9      	ldr	r1, [r3, #28]
 8004c8c:	687b      	ldr	r3, [r7, #4]
 8004c8e:	6a1a      	ldr	r2, [r3, #32]
 8004c90:	687b      	ldr	r3, [r7, #4]
 8004c92:	681b      	ldr	r3, [r3, #0]
 8004c94:	430a      	orrs	r2, r1
 8004c96:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8004c98:	687b      	ldr	r3, [r7, #4]
 8004c9a:	681b      	ldr	r3, [r3, #0]
 8004c9c:	681a      	ldr	r2, [r3, #0]
 8004c9e:	687b      	ldr	r3, [r7, #4]
 8004ca0:	681b      	ldr	r3, [r3, #0]
 8004ca2:	f042 0201 	orr.w	r2, r2, #1
 8004ca6:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004ca8:	687b      	ldr	r3, [r7, #4]
 8004caa:	2200      	movs	r2, #0
 8004cac:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8004cae:	687b      	ldr	r3, [r7, #4]
 8004cb0:	2220      	movs	r2, #32
 8004cb2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8004cb6:	687b      	ldr	r3, [r7, #4]
 8004cb8:	2200      	movs	r2, #0
 8004cba:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004cbc:	687b      	ldr	r3, [r7, #4]
 8004cbe:	2200      	movs	r2, #0
 8004cc0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 8004cc4:	2300      	movs	r3, #0
}
 8004cc6:	4618      	mov	r0, r3
 8004cc8:	3708      	adds	r7, #8
 8004cca:	46bd      	mov	sp, r7
 8004ccc:	bd80      	pop	{r7, pc}
 8004cce:	bf00      	nop
 8004cd0:	02008000 	.word	0x02008000

08004cd4 <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 8004cd4:	b580      	push	{r7, lr}
 8004cd6:	b088      	sub	sp, #32
 8004cd8:	af02      	add	r7, sp, #8
 8004cda:	60f8      	str	r0, [r7, #12]
 8004cdc:	607a      	str	r2, [r7, #4]
 8004cde:	461a      	mov	r2, r3
 8004ce0:	460b      	mov	r3, r1
 8004ce2:	817b      	strh	r3, [r7, #10]
 8004ce4:	4613      	mov	r3, r2
 8004ce6:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;
  uint32_t xfermode;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004ce8:	68fb      	ldr	r3, [r7, #12]
 8004cea:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004cee:	b2db      	uxtb	r3, r3
 8004cf0:	2b20      	cmp	r3, #32
 8004cf2:	f040 80fd 	bne.w	8004ef0 <HAL_I2C_Master_Transmit+0x21c>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004cf6:	68fb      	ldr	r3, [r7, #12]
 8004cf8:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8004cfc:	2b01      	cmp	r3, #1
 8004cfe:	d101      	bne.n	8004d04 <HAL_I2C_Master_Transmit+0x30>
 8004d00:	2302      	movs	r3, #2
 8004d02:	e0f6      	b.n	8004ef2 <HAL_I2C_Master_Transmit+0x21e>
 8004d04:	68fb      	ldr	r3, [r7, #12]
 8004d06:	2201      	movs	r2, #1
 8004d08:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8004d0c:	f7fd fe3c 	bl	8002988 <HAL_GetTick>
 8004d10:	6138      	str	r0, [r7, #16]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8004d12:	693b      	ldr	r3, [r7, #16]
 8004d14:	9300      	str	r3, [sp, #0]
 8004d16:	2319      	movs	r3, #25
 8004d18:	2201      	movs	r2, #1
 8004d1a:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8004d1e:	68f8      	ldr	r0, [r7, #12]
 8004d20:	f000 fa16 	bl	8005150 <I2C_WaitOnFlagUntilTimeout>
 8004d24:	4603      	mov	r3, r0
 8004d26:	2b00      	cmp	r3, #0
 8004d28:	d001      	beq.n	8004d2e <HAL_I2C_Master_Transmit+0x5a>
    {
      return HAL_ERROR;
 8004d2a:	2301      	movs	r3, #1
 8004d2c:	e0e1      	b.n	8004ef2 <HAL_I2C_Master_Transmit+0x21e>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8004d2e:	68fb      	ldr	r3, [r7, #12]
 8004d30:	2221      	movs	r2, #33	@ 0x21
 8004d32:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8004d36:	68fb      	ldr	r3, [r7, #12]
 8004d38:	2210      	movs	r2, #16
 8004d3a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004d3e:	68fb      	ldr	r3, [r7, #12]
 8004d40:	2200      	movs	r2, #0
 8004d42:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8004d44:	68fb      	ldr	r3, [r7, #12]
 8004d46:	687a      	ldr	r2, [r7, #4]
 8004d48:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8004d4a:	68fb      	ldr	r3, [r7, #12]
 8004d4c:	893a      	ldrh	r2, [r7, #8]
 8004d4e:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8004d50:	68fb      	ldr	r3, [r7, #12]
 8004d52:	2200      	movs	r2, #0
 8004d54:	635a      	str	r2, [r3, #52]	@ 0x34

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8004d56:	68fb      	ldr	r3, [r7, #12]
 8004d58:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004d5a:	b29b      	uxth	r3, r3
 8004d5c:	2bff      	cmp	r3, #255	@ 0xff
 8004d5e:	d906      	bls.n	8004d6e <HAL_I2C_Master_Transmit+0x9a>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8004d60:	68fb      	ldr	r3, [r7, #12]
 8004d62:	22ff      	movs	r2, #255	@ 0xff
 8004d64:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_RELOAD_MODE;
 8004d66:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8004d6a:	617b      	str	r3, [r7, #20]
 8004d6c:	e007      	b.n	8004d7e <HAL_I2C_Master_Transmit+0xaa>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8004d6e:	68fb      	ldr	r3, [r7, #12]
 8004d70:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004d72:	b29a      	uxth	r2, r3
 8004d74:	68fb      	ldr	r3, [r7, #12]
 8004d76:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_AUTOEND_MODE;
 8004d78:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8004d7c:	617b      	str	r3, [r7, #20]
    }

    if (hi2c->XferSize > 0U)
 8004d7e:	68fb      	ldr	r3, [r7, #12]
 8004d80:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004d82:	2b00      	cmp	r3, #0
 8004d84:	d024      	beq.n	8004dd0 <HAL_I2C_Master_Transmit+0xfc>
    {
      /* Preload TX register */
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8004d86:	68fb      	ldr	r3, [r7, #12]
 8004d88:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004d8a:	781a      	ldrb	r2, [r3, #0]
 8004d8c:	68fb      	ldr	r3, [r7, #12]
 8004d8e:	681b      	ldr	r3, [r3, #0]
 8004d90:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004d92:	68fb      	ldr	r3, [r7, #12]
 8004d94:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004d96:	1c5a      	adds	r2, r3, #1
 8004d98:	68fb      	ldr	r3, [r7, #12]
 8004d9a:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8004d9c:	68fb      	ldr	r3, [r7, #12]
 8004d9e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004da0:	b29b      	uxth	r3, r3
 8004da2:	3b01      	subs	r3, #1
 8004da4:	b29a      	uxth	r2, r3
 8004da6:	68fb      	ldr	r3, [r7, #12]
 8004da8:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8004daa:	68fb      	ldr	r3, [r7, #12]
 8004dac:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004dae:	3b01      	subs	r3, #1
 8004db0:	b29a      	uxth	r2, r3
 8004db2:	68fb      	ldr	r3, [r7, #12]
 8004db4:	851a      	strh	r2, [r3, #40]	@ 0x28

      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)(hi2c->XferSize + 1U), xfermode,
 8004db6:	68fb      	ldr	r3, [r7, #12]
 8004db8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004dba:	b2db      	uxtb	r3, r3
 8004dbc:	3301      	adds	r3, #1
 8004dbe:	b2da      	uxtb	r2, r3
 8004dc0:	8979      	ldrh	r1, [r7, #10]
 8004dc2:	4b4e      	ldr	r3, [pc, #312]	@ (8004efc <HAL_I2C_Master_Transmit+0x228>)
 8004dc4:	9300      	str	r3, [sp, #0]
 8004dc6:	697b      	ldr	r3, [r7, #20]
 8004dc8:	68f8      	ldr	r0, [r7, #12]
 8004dca:	f000 fc11 	bl	80055f0 <I2C_TransferConfig>
 8004dce:	e066      	b.n	8004e9e <HAL_I2C_Master_Transmit+0x1ca>
    }
    else
    {
      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode,
 8004dd0:	68fb      	ldr	r3, [r7, #12]
 8004dd2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004dd4:	b2da      	uxtb	r2, r3
 8004dd6:	8979      	ldrh	r1, [r7, #10]
 8004dd8:	4b48      	ldr	r3, [pc, #288]	@ (8004efc <HAL_I2C_Master_Transmit+0x228>)
 8004dda:	9300      	str	r3, [sp, #0]
 8004ddc:	697b      	ldr	r3, [r7, #20]
 8004dde:	68f8      	ldr	r0, [r7, #12]
 8004de0:	f000 fc06 	bl	80055f0 <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 8004de4:	e05b      	b.n	8004e9e <HAL_I2C_Master_Transmit+0x1ca>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004de6:	693a      	ldr	r2, [r7, #16]
 8004de8:	6a39      	ldr	r1, [r7, #32]
 8004dea:	68f8      	ldr	r0, [r7, #12]
 8004dec:	f000 fa09 	bl	8005202 <I2C_WaitOnTXISFlagUntilTimeout>
 8004df0:	4603      	mov	r3, r0
 8004df2:	2b00      	cmp	r3, #0
 8004df4:	d001      	beq.n	8004dfa <HAL_I2C_Master_Transmit+0x126>
      {
        return HAL_ERROR;
 8004df6:	2301      	movs	r3, #1
 8004df8:	e07b      	b.n	8004ef2 <HAL_I2C_Master_Transmit+0x21e>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8004dfa:	68fb      	ldr	r3, [r7, #12]
 8004dfc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004dfe:	781a      	ldrb	r2, [r3, #0]
 8004e00:	68fb      	ldr	r3, [r7, #12]
 8004e02:	681b      	ldr	r3, [r3, #0]
 8004e04:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004e06:	68fb      	ldr	r3, [r7, #12]
 8004e08:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004e0a:	1c5a      	adds	r2, r3, #1
 8004e0c:	68fb      	ldr	r3, [r7, #12]
 8004e0e:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8004e10:	68fb      	ldr	r3, [r7, #12]
 8004e12:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004e14:	b29b      	uxth	r3, r3
 8004e16:	3b01      	subs	r3, #1
 8004e18:	b29a      	uxth	r2, r3
 8004e1a:	68fb      	ldr	r3, [r7, #12]
 8004e1c:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8004e1e:	68fb      	ldr	r3, [r7, #12]
 8004e20:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004e22:	3b01      	subs	r3, #1
 8004e24:	b29a      	uxth	r2, r3
 8004e26:	68fb      	ldr	r3, [r7, #12]
 8004e28:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8004e2a:	68fb      	ldr	r3, [r7, #12]
 8004e2c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004e2e:	b29b      	uxth	r3, r3
 8004e30:	2b00      	cmp	r3, #0
 8004e32:	d034      	beq.n	8004e9e <HAL_I2C_Master_Transmit+0x1ca>
 8004e34:	68fb      	ldr	r3, [r7, #12]
 8004e36:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004e38:	2b00      	cmp	r3, #0
 8004e3a:	d130      	bne.n	8004e9e <HAL_I2C_Master_Transmit+0x1ca>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8004e3c:	693b      	ldr	r3, [r7, #16]
 8004e3e:	9300      	str	r3, [sp, #0]
 8004e40:	6a3b      	ldr	r3, [r7, #32]
 8004e42:	2200      	movs	r2, #0
 8004e44:	2180      	movs	r1, #128	@ 0x80
 8004e46:	68f8      	ldr	r0, [r7, #12]
 8004e48:	f000 f982 	bl	8005150 <I2C_WaitOnFlagUntilTimeout>
 8004e4c:	4603      	mov	r3, r0
 8004e4e:	2b00      	cmp	r3, #0
 8004e50:	d001      	beq.n	8004e56 <HAL_I2C_Master_Transmit+0x182>
        {
          return HAL_ERROR;
 8004e52:	2301      	movs	r3, #1
 8004e54:	e04d      	b.n	8004ef2 <HAL_I2C_Master_Transmit+0x21e>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8004e56:	68fb      	ldr	r3, [r7, #12]
 8004e58:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004e5a:	b29b      	uxth	r3, r3
 8004e5c:	2bff      	cmp	r3, #255	@ 0xff
 8004e5e:	d90e      	bls.n	8004e7e <HAL_I2C_Master_Transmit+0x1aa>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8004e60:	68fb      	ldr	r3, [r7, #12]
 8004e62:	22ff      	movs	r2, #255	@ 0xff
 8004e64:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8004e66:	68fb      	ldr	r3, [r7, #12]
 8004e68:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004e6a:	b2da      	uxtb	r2, r3
 8004e6c:	8979      	ldrh	r1, [r7, #10]
 8004e6e:	2300      	movs	r3, #0
 8004e70:	9300      	str	r3, [sp, #0]
 8004e72:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8004e76:	68f8      	ldr	r0, [r7, #12]
 8004e78:	f000 fbba 	bl	80055f0 <I2C_TransferConfig>
 8004e7c:	e00f      	b.n	8004e9e <HAL_I2C_Master_Transmit+0x1ca>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8004e7e:	68fb      	ldr	r3, [r7, #12]
 8004e80:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004e82:	b29a      	uxth	r2, r3
 8004e84:	68fb      	ldr	r3, [r7, #12]
 8004e86:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8004e88:	68fb      	ldr	r3, [r7, #12]
 8004e8a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004e8c:	b2da      	uxtb	r2, r3
 8004e8e:	8979      	ldrh	r1, [r7, #10]
 8004e90:	2300      	movs	r3, #0
 8004e92:	9300      	str	r3, [sp, #0]
 8004e94:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8004e98:	68f8      	ldr	r0, [r7, #12]
 8004e9a:	f000 fba9 	bl	80055f0 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8004e9e:	68fb      	ldr	r3, [r7, #12]
 8004ea0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004ea2:	b29b      	uxth	r3, r3
 8004ea4:	2b00      	cmp	r3, #0
 8004ea6:	d19e      	bne.n	8004de6 <HAL_I2C_Master_Transmit+0x112>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004ea8:	693a      	ldr	r2, [r7, #16]
 8004eaa:	6a39      	ldr	r1, [r7, #32]
 8004eac:	68f8      	ldr	r0, [r7, #12]
 8004eae:	f000 f9ef 	bl	8005290 <I2C_WaitOnSTOPFlagUntilTimeout>
 8004eb2:	4603      	mov	r3, r0
 8004eb4:	2b00      	cmp	r3, #0
 8004eb6:	d001      	beq.n	8004ebc <HAL_I2C_Master_Transmit+0x1e8>
    {
      return HAL_ERROR;
 8004eb8:	2301      	movs	r3, #1
 8004eba:	e01a      	b.n	8004ef2 <HAL_I2C_Master_Transmit+0x21e>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004ebc:	68fb      	ldr	r3, [r7, #12]
 8004ebe:	681b      	ldr	r3, [r3, #0]
 8004ec0:	2220      	movs	r2, #32
 8004ec2:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8004ec4:	68fb      	ldr	r3, [r7, #12]
 8004ec6:	681b      	ldr	r3, [r3, #0]
 8004ec8:	6859      	ldr	r1, [r3, #4]
 8004eca:	68fb      	ldr	r3, [r7, #12]
 8004ecc:	681a      	ldr	r2, [r3, #0]
 8004ece:	4b0c      	ldr	r3, [pc, #48]	@ (8004f00 <HAL_I2C_Master_Transmit+0x22c>)
 8004ed0:	400b      	ands	r3, r1
 8004ed2:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8004ed4:	68fb      	ldr	r3, [r7, #12]
 8004ed6:	2220      	movs	r2, #32
 8004ed8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8004edc:	68fb      	ldr	r3, [r7, #12]
 8004ede:	2200      	movs	r2, #0
 8004ee0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004ee4:	68fb      	ldr	r3, [r7, #12]
 8004ee6:	2200      	movs	r2, #0
 8004ee8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8004eec:	2300      	movs	r3, #0
 8004eee:	e000      	b.n	8004ef2 <HAL_I2C_Master_Transmit+0x21e>
  }
  else
  {
    return HAL_BUSY;
 8004ef0:	2302      	movs	r3, #2
  }
}
 8004ef2:	4618      	mov	r0, r3
 8004ef4:	3718      	adds	r7, #24
 8004ef6:	46bd      	mov	sp, r7
 8004ef8:	bd80      	pop	{r7, pc}
 8004efa:	bf00      	nop
 8004efc:	80002000 	.word	0x80002000
 8004f00:	fe00e800 	.word	0xfe00e800

08004f04 <HAL_I2C_Master_Receive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                         uint16_t Size, uint32_t Timeout)
{
 8004f04:	b580      	push	{r7, lr}
 8004f06:	b088      	sub	sp, #32
 8004f08:	af02      	add	r7, sp, #8
 8004f0a:	60f8      	str	r0, [r7, #12]
 8004f0c:	607a      	str	r2, [r7, #4]
 8004f0e:	461a      	mov	r2, r3
 8004f10:	460b      	mov	r3, r1
 8004f12:	817b      	strh	r3, [r7, #10]
 8004f14:	4613      	mov	r3, r2
 8004f16:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004f18:	68fb      	ldr	r3, [r7, #12]
 8004f1a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004f1e:	b2db      	uxtb	r3, r3
 8004f20:	2b20      	cmp	r3, #32
 8004f22:	f040 80db 	bne.w	80050dc <HAL_I2C_Master_Receive+0x1d8>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004f26:	68fb      	ldr	r3, [r7, #12]
 8004f28:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8004f2c:	2b01      	cmp	r3, #1
 8004f2e:	d101      	bne.n	8004f34 <HAL_I2C_Master_Receive+0x30>
 8004f30:	2302      	movs	r3, #2
 8004f32:	e0d4      	b.n	80050de <HAL_I2C_Master_Receive+0x1da>
 8004f34:	68fb      	ldr	r3, [r7, #12]
 8004f36:	2201      	movs	r2, #1
 8004f38:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8004f3c:	f7fd fd24 	bl	8002988 <HAL_GetTick>
 8004f40:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8004f42:	697b      	ldr	r3, [r7, #20]
 8004f44:	9300      	str	r3, [sp, #0]
 8004f46:	2319      	movs	r3, #25
 8004f48:	2201      	movs	r2, #1
 8004f4a:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8004f4e:	68f8      	ldr	r0, [r7, #12]
 8004f50:	f000 f8fe 	bl	8005150 <I2C_WaitOnFlagUntilTimeout>
 8004f54:	4603      	mov	r3, r0
 8004f56:	2b00      	cmp	r3, #0
 8004f58:	d001      	beq.n	8004f5e <HAL_I2C_Master_Receive+0x5a>
    {
      return HAL_ERROR;
 8004f5a:	2301      	movs	r3, #1
 8004f5c:	e0bf      	b.n	80050de <HAL_I2C_Master_Receive+0x1da>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8004f5e:	68fb      	ldr	r3, [r7, #12]
 8004f60:	2222      	movs	r2, #34	@ 0x22
 8004f62:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8004f66:	68fb      	ldr	r3, [r7, #12]
 8004f68:	2210      	movs	r2, #16
 8004f6a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004f6e:	68fb      	ldr	r3, [r7, #12]
 8004f70:	2200      	movs	r2, #0
 8004f72:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8004f74:	68fb      	ldr	r3, [r7, #12]
 8004f76:	687a      	ldr	r2, [r7, #4]
 8004f78:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8004f7a:	68fb      	ldr	r3, [r7, #12]
 8004f7c:	893a      	ldrh	r2, [r7, #8]
 8004f7e:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8004f80:	68fb      	ldr	r3, [r7, #12]
 8004f82:	2200      	movs	r2, #0
 8004f84:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8004f86:	68fb      	ldr	r3, [r7, #12]
 8004f88:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004f8a:	b29b      	uxth	r3, r3
 8004f8c:	2bff      	cmp	r3, #255	@ 0xff
 8004f8e:	d90e      	bls.n	8004fae <HAL_I2C_Master_Receive+0xaa>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8004f90:	68fb      	ldr	r3, [r7, #12]
 8004f92:	22ff      	movs	r2, #255	@ 0xff
 8004f94:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8004f96:	68fb      	ldr	r3, [r7, #12]
 8004f98:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004f9a:	b2da      	uxtb	r2, r3
 8004f9c:	8979      	ldrh	r1, [r7, #10]
 8004f9e:	4b52      	ldr	r3, [pc, #328]	@ (80050e8 <HAL_I2C_Master_Receive+0x1e4>)
 8004fa0:	9300      	str	r3, [sp, #0]
 8004fa2:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8004fa6:	68f8      	ldr	r0, [r7, #12]
 8004fa8:	f000 fb22 	bl	80055f0 <I2C_TransferConfig>
 8004fac:	e06d      	b.n	800508a <HAL_I2C_Master_Receive+0x186>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8004fae:	68fb      	ldr	r3, [r7, #12]
 8004fb0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004fb2:	b29a      	uxth	r2, r3
 8004fb4:	68fb      	ldr	r3, [r7, #12]
 8004fb6:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8004fb8:	68fb      	ldr	r3, [r7, #12]
 8004fba:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004fbc:	b2da      	uxtb	r2, r3
 8004fbe:	8979      	ldrh	r1, [r7, #10]
 8004fc0:	4b49      	ldr	r3, [pc, #292]	@ (80050e8 <HAL_I2C_Master_Receive+0x1e4>)
 8004fc2:	9300      	str	r3, [sp, #0]
 8004fc4:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8004fc8:	68f8      	ldr	r0, [r7, #12]
 8004fca:	f000 fb11 	bl	80055f0 <I2C_TransferConfig>
                         I2C_GENERATE_START_READ);
    }

    while (hi2c->XferCount > 0U)
 8004fce:	e05c      	b.n	800508a <HAL_I2C_Master_Receive+0x186>
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004fd0:	697a      	ldr	r2, [r7, #20]
 8004fd2:	6a39      	ldr	r1, [r7, #32]
 8004fd4:	68f8      	ldr	r0, [r7, #12]
 8004fd6:	f000 f99f 	bl	8005318 <I2C_WaitOnRXNEFlagUntilTimeout>
 8004fda:	4603      	mov	r3, r0
 8004fdc:	2b00      	cmp	r3, #0
 8004fde:	d001      	beq.n	8004fe4 <HAL_I2C_Master_Receive+0xe0>
      {
        return HAL_ERROR;
 8004fe0:	2301      	movs	r3, #1
 8004fe2:	e07c      	b.n	80050de <HAL_I2C_Master_Receive+0x1da>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8004fe4:	68fb      	ldr	r3, [r7, #12]
 8004fe6:	681b      	ldr	r3, [r3, #0]
 8004fe8:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8004fea:	68fb      	ldr	r3, [r7, #12]
 8004fec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004fee:	b2d2      	uxtb	r2, r2
 8004ff0:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004ff2:	68fb      	ldr	r3, [r7, #12]
 8004ff4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004ff6:	1c5a      	adds	r2, r3, #1
 8004ff8:	68fb      	ldr	r3, [r7, #12]
 8004ffa:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 8004ffc:	68fb      	ldr	r3, [r7, #12]
 8004ffe:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005000:	3b01      	subs	r3, #1
 8005002:	b29a      	uxth	r2, r3
 8005004:	68fb      	ldr	r3, [r7, #12]
 8005006:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8005008:	68fb      	ldr	r3, [r7, #12]
 800500a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800500c:	b29b      	uxth	r3, r3
 800500e:	3b01      	subs	r3, #1
 8005010:	b29a      	uxth	r2, r3
 8005012:	68fb      	ldr	r3, [r7, #12]
 8005014:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8005016:	68fb      	ldr	r3, [r7, #12]
 8005018:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800501a:	b29b      	uxth	r3, r3
 800501c:	2b00      	cmp	r3, #0
 800501e:	d034      	beq.n	800508a <HAL_I2C_Master_Receive+0x186>
 8005020:	68fb      	ldr	r3, [r7, #12]
 8005022:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005024:	2b00      	cmp	r3, #0
 8005026:	d130      	bne.n	800508a <HAL_I2C_Master_Receive+0x186>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8005028:	697b      	ldr	r3, [r7, #20]
 800502a:	9300      	str	r3, [sp, #0]
 800502c:	6a3b      	ldr	r3, [r7, #32]
 800502e:	2200      	movs	r2, #0
 8005030:	2180      	movs	r1, #128	@ 0x80
 8005032:	68f8      	ldr	r0, [r7, #12]
 8005034:	f000 f88c 	bl	8005150 <I2C_WaitOnFlagUntilTimeout>
 8005038:	4603      	mov	r3, r0
 800503a:	2b00      	cmp	r3, #0
 800503c:	d001      	beq.n	8005042 <HAL_I2C_Master_Receive+0x13e>
        {
          return HAL_ERROR;
 800503e:	2301      	movs	r3, #1
 8005040:	e04d      	b.n	80050de <HAL_I2C_Master_Receive+0x1da>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8005042:	68fb      	ldr	r3, [r7, #12]
 8005044:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005046:	b29b      	uxth	r3, r3
 8005048:	2bff      	cmp	r3, #255	@ 0xff
 800504a:	d90e      	bls.n	800506a <HAL_I2C_Master_Receive+0x166>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800504c:	68fb      	ldr	r3, [r7, #12]
 800504e:	22ff      	movs	r2, #255	@ 0xff
 8005050:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8005052:	68fb      	ldr	r3, [r7, #12]
 8005054:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005056:	b2da      	uxtb	r2, r3
 8005058:	8979      	ldrh	r1, [r7, #10]
 800505a:	2300      	movs	r3, #0
 800505c:	9300      	str	r3, [sp, #0]
 800505e:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8005062:	68f8      	ldr	r0, [r7, #12]
 8005064:	f000 fac4 	bl	80055f0 <I2C_TransferConfig>
 8005068:	e00f      	b.n	800508a <HAL_I2C_Master_Receive+0x186>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 800506a:	68fb      	ldr	r3, [r7, #12]
 800506c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800506e:	b29a      	uxth	r2, r3
 8005070:	68fb      	ldr	r3, [r7, #12]
 8005072:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8005074:	68fb      	ldr	r3, [r7, #12]
 8005076:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005078:	b2da      	uxtb	r2, r3
 800507a:	8979      	ldrh	r1, [r7, #10]
 800507c:	2300      	movs	r3, #0
 800507e:	9300      	str	r3, [sp, #0]
 8005080:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8005084:	68f8      	ldr	r0, [r7, #12]
 8005086:	f000 fab3 	bl	80055f0 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 800508a:	68fb      	ldr	r3, [r7, #12]
 800508c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800508e:	b29b      	uxth	r3, r3
 8005090:	2b00      	cmp	r3, #0
 8005092:	d19d      	bne.n	8004fd0 <HAL_I2C_Master_Receive+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005094:	697a      	ldr	r2, [r7, #20]
 8005096:	6a39      	ldr	r1, [r7, #32]
 8005098:	68f8      	ldr	r0, [r7, #12]
 800509a:	f000 f8f9 	bl	8005290 <I2C_WaitOnSTOPFlagUntilTimeout>
 800509e:	4603      	mov	r3, r0
 80050a0:	2b00      	cmp	r3, #0
 80050a2:	d001      	beq.n	80050a8 <HAL_I2C_Master_Receive+0x1a4>
    {
      return HAL_ERROR;
 80050a4:	2301      	movs	r3, #1
 80050a6:	e01a      	b.n	80050de <HAL_I2C_Master_Receive+0x1da>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80050a8:	68fb      	ldr	r3, [r7, #12]
 80050aa:	681b      	ldr	r3, [r3, #0]
 80050ac:	2220      	movs	r2, #32
 80050ae:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80050b0:	68fb      	ldr	r3, [r7, #12]
 80050b2:	681b      	ldr	r3, [r3, #0]
 80050b4:	6859      	ldr	r1, [r3, #4]
 80050b6:	68fb      	ldr	r3, [r7, #12]
 80050b8:	681a      	ldr	r2, [r3, #0]
 80050ba:	4b0c      	ldr	r3, [pc, #48]	@ (80050ec <HAL_I2C_Master_Receive+0x1e8>)
 80050bc:	400b      	ands	r3, r1
 80050be:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80050c0:	68fb      	ldr	r3, [r7, #12]
 80050c2:	2220      	movs	r2, #32
 80050c4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80050c8:	68fb      	ldr	r3, [r7, #12]
 80050ca:	2200      	movs	r2, #0
 80050cc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80050d0:	68fb      	ldr	r3, [r7, #12]
 80050d2:	2200      	movs	r2, #0
 80050d4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80050d8:	2300      	movs	r3, #0
 80050da:	e000      	b.n	80050de <HAL_I2C_Master_Receive+0x1da>
  }
  else
  {
    return HAL_BUSY;
 80050dc:	2302      	movs	r3, #2
  }
}
 80050de:	4618      	mov	r0, r3
 80050e0:	3718      	adds	r7, #24
 80050e2:	46bd      	mov	sp, r7
 80050e4:	bd80      	pop	{r7, pc}
 80050e6:	bf00      	nop
 80050e8:	80002400 	.word	0x80002400
 80050ec:	fe00e800 	.word	0xfe00e800

080050f0 <HAL_I2C_GetError>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *              the configuration information for the specified I2C.
  * @retval I2C Error Code
  */
uint32_t HAL_I2C_GetError(const I2C_HandleTypeDef *hi2c)
{
 80050f0:	b480      	push	{r7}
 80050f2:	b083      	sub	sp, #12
 80050f4:	af00      	add	r7, sp, #0
 80050f6:	6078      	str	r0, [r7, #4]
  return hi2c->ErrorCode;
 80050f8:	687b      	ldr	r3, [r7, #4]
 80050fa:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
}
 80050fc:	4618      	mov	r0, r3
 80050fe:	370c      	adds	r7, #12
 8005100:	46bd      	mov	sp, r7
 8005102:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005106:	4770      	bx	lr

08005108 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8005108:	b480      	push	{r7}
 800510a:	b083      	sub	sp, #12
 800510c:	af00      	add	r7, sp, #0
 800510e:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8005110:	687b      	ldr	r3, [r7, #4]
 8005112:	681b      	ldr	r3, [r3, #0]
 8005114:	699b      	ldr	r3, [r3, #24]
 8005116:	f003 0302 	and.w	r3, r3, #2
 800511a:	2b02      	cmp	r3, #2
 800511c:	d103      	bne.n	8005126 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 800511e:	687b      	ldr	r3, [r7, #4]
 8005120:	681b      	ldr	r3, [r3, #0]
 8005122:	2200      	movs	r2, #0
 8005124:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8005126:	687b      	ldr	r3, [r7, #4]
 8005128:	681b      	ldr	r3, [r3, #0]
 800512a:	699b      	ldr	r3, [r3, #24]
 800512c:	f003 0301 	and.w	r3, r3, #1
 8005130:	2b01      	cmp	r3, #1
 8005132:	d007      	beq.n	8005144 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8005134:	687b      	ldr	r3, [r7, #4]
 8005136:	681b      	ldr	r3, [r3, #0]
 8005138:	699a      	ldr	r2, [r3, #24]
 800513a:	687b      	ldr	r3, [r7, #4]
 800513c:	681b      	ldr	r3, [r3, #0]
 800513e:	f042 0201 	orr.w	r2, r2, #1
 8005142:	619a      	str	r2, [r3, #24]
  }
}
 8005144:	bf00      	nop
 8005146:	370c      	adds	r7, #12
 8005148:	46bd      	mov	sp, r7
 800514a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800514e:	4770      	bx	lr

08005150 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8005150:	b580      	push	{r7, lr}
 8005152:	b084      	sub	sp, #16
 8005154:	af00      	add	r7, sp, #0
 8005156:	60f8      	str	r0, [r7, #12]
 8005158:	60b9      	str	r1, [r7, #8]
 800515a:	603b      	str	r3, [r7, #0]
 800515c:	4613      	mov	r3, r2
 800515e:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005160:	e03b      	b.n	80051da <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8005162:	69ba      	ldr	r2, [r7, #24]
 8005164:	6839      	ldr	r1, [r7, #0]
 8005166:	68f8      	ldr	r0, [r7, #12]
 8005168:	f000 f962 	bl	8005430 <I2C_IsErrorOccurred>
 800516c:	4603      	mov	r3, r0
 800516e:	2b00      	cmp	r3, #0
 8005170:	d001      	beq.n	8005176 <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 8005172:	2301      	movs	r3, #1
 8005174:	e041      	b.n	80051fa <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005176:	683b      	ldr	r3, [r7, #0]
 8005178:	f1b3 3fff 	cmp.w	r3, #4294967295
 800517c:	d02d      	beq.n	80051da <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800517e:	f7fd fc03 	bl	8002988 <HAL_GetTick>
 8005182:	4602      	mov	r2, r0
 8005184:	69bb      	ldr	r3, [r7, #24]
 8005186:	1ad3      	subs	r3, r2, r3
 8005188:	683a      	ldr	r2, [r7, #0]
 800518a:	429a      	cmp	r2, r3
 800518c:	d302      	bcc.n	8005194 <I2C_WaitOnFlagUntilTimeout+0x44>
 800518e:	683b      	ldr	r3, [r7, #0]
 8005190:	2b00      	cmp	r3, #0
 8005192:	d122      	bne.n	80051da <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8005194:	68fb      	ldr	r3, [r7, #12]
 8005196:	681b      	ldr	r3, [r3, #0]
 8005198:	699a      	ldr	r2, [r3, #24]
 800519a:	68bb      	ldr	r3, [r7, #8]
 800519c:	4013      	ands	r3, r2
 800519e:	68ba      	ldr	r2, [r7, #8]
 80051a0:	429a      	cmp	r2, r3
 80051a2:	bf0c      	ite	eq
 80051a4:	2301      	moveq	r3, #1
 80051a6:	2300      	movne	r3, #0
 80051a8:	b2db      	uxtb	r3, r3
 80051aa:	461a      	mov	r2, r3
 80051ac:	79fb      	ldrb	r3, [r7, #7]
 80051ae:	429a      	cmp	r2, r3
 80051b0:	d113      	bne.n	80051da <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80051b2:	68fb      	ldr	r3, [r7, #12]
 80051b4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80051b6:	f043 0220 	orr.w	r2, r3, #32
 80051ba:	68fb      	ldr	r3, [r7, #12]
 80051bc:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 80051be:	68fb      	ldr	r3, [r7, #12]
 80051c0:	2220      	movs	r2, #32
 80051c2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80051c6:	68fb      	ldr	r3, [r7, #12]
 80051c8:	2200      	movs	r2, #0
 80051ca:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80051ce:	68fb      	ldr	r3, [r7, #12]
 80051d0:	2200      	movs	r2, #0
 80051d2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 80051d6:	2301      	movs	r3, #1
 80051d8:	e00f      	b.n	80051fa <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80051da:	68fb      	ldr	r3, [r7, #12]
 80051dc:	681b      	ldr	r3, [r3, #0]
 80051de:	699a      	ldr	r2, [r3, #24]
 80051e0:	68bb      	ldr	r3, [r7, #8]
 80051e2:	4013      	ands	r3, r2
 80051e4:	68ba      	ldr	r2, [r7, #8]
 80051e6:	429a      	cmp	r2, r3
 80051e8:	bf0c      	ite	eq
 80051ea:	2301      	moveq	r3, #1
 80051ec:	2300      	movne	r3, #0
 80051ee:	b2db      	uxtb	r3, r3
 80051f0:	461a      	mov	r2, r3
 80051f2:	79fb      	ldrb	r3, [r7, #7]
 80051f4:	429a      	cmp	r2, r3
 80051f6:	d0b4      	beq.n	8005162 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80051f8:	2300      	movs	r3, #0
}
 80051fa:	4618      	mov	r0, r3
 80051fc:	3710      	adds	r7, #16
 80051fe:	46bd      	mov	sp, r7
 8005200:	bd80      	pop	{r7, pc}

08005202 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8005202:	b580      	push	{r7, lr}
 8005204:	b084      	sub	sp, #16
 8005206:	af00      	add	r7, sp, #0
 8005208:	60f8      	str	r0, [r7, #12]
 800520a:	60b9      	str	r1, [r7, #8]
 800520c:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800520e:	e033      	b.n	8005278 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8005210:	687a      	ldr	r2, [r7, #4]
 8005212:	68b9      	ldr	r1, [r7, #8]
 8005214:	68f8      	ldr	r0, [r7, #12]
 8005216:	f000 f90b 	bl	8005430 <I2C_IsErrorOccurred>
 800521a:	4603      	mov	r3, r0
 800521c:	2b00      	cmp	r3, #0
 800521e:	d001      	beq.n	8005224 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8005220:	2301      	movs	r3, #1
 8005222:	e031      	b.n	8005288 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005224:	68bb      	ldr	r3, [r7, #8]
 8005226:	f1b3 3fff 	cmp.w	r3, #4294967295
 800522a:	d025      	beq.n	8005278 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800522c:	f7fd fbac 	bl	8002988 <HAL_GetTick>
 8005230:	4602      	mov	r2, r0
 8005232:	687b      	ldr	r3, [r7, #4]
 8005234:	1ad3      	subs	r3, r2, r3
 8005236:	68ba      	ldr	r2, [r7, #8]
 8005238:	429a      	cmp	r2, r3
 800523a:	d302      	bcc.n	8005242 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 800523c:	68bb      	ldr	r3, [r7, #8]
 800523e:	2b00      	cmp	r3, #0
 8005240:	d11a      	bne.n	8005278 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 8005242:	68fb      	ldr	r3, [r7, #12]
 8005244:	681b      	ldr	r3, [r3, #0]
 8005246:	699b      	ldr	r3, [r3, #24]
 8005248:	f003 0302 	and.w	r3, r3, #2
 800524c:	2b02      	cmp	r3, #2
 800524e:	d013      	beq.n	8005278 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8005250:	68fb      	ldr	r3, [r7, #12]
 8005252:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005254:	f043 0220 	orr.w	r2, r3, #32
 8005258:	68fb      	ldr	r3, [r7, #12]
 800525a:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 800525c:	68fb      	ldr	r3, [r7, #12]
 800525e:	2220      	movs	r2, #32
 8005260:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8005264:	68fb      	ldr	r3, [r7, #12]
 8005266:	2200      	movs	r2, #0
 8005268:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800526c:	68fb      	ldr	r3, [r7, #12]
 800526e:	2200      	movs	r2, #0
 8005270:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8005274:	2301      	movs	r3, #1
 8005276:	e007      	b.n	8005288 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8005278:	68fb      	ldr	r3, [r7, #12]
 800527a:	681b      	ldr	r3, [r3, #0]
 800527c:	699b      	ldr	r3, [r3, #24]
 800527e:	f003 0302 	and.w	r3, r3, #2
 8005282:	2b02      	cmp	r3, #2
 8005284:	d1c4      	bne.n	8005210 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8005286:	2300      	movs	r3, #0
}
 8005288:	4618      	mov	r0, r3
 800528a:	3710      	adds	r7, #16
 800528c:	46bd      	mov	sp, r7
 800528e:	bd80      	pop	{r7, pc}

08005290 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8005290:	b580      	push	{r7, lr}
 8005292:	b084      	sub	sp, #16
 8005294:	af00      	add	r7, sp, #0
 8005296:	60f8      	str	r0, [r7, #12]
 8005298:	60b9      	str	r1, [r7, #8]
 800529a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800529c:	e02f      	b.n	80052fe <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800529e:	687a      	ldr	r2, [r7, #4]
 80052a0:	68b9      	ldr	r1, [r7, #8]
 80052a2:	68f8      	ldr	r0, [r7, #12]
 80052a4:	f000 f8c4 	bl	8005430 <I2C_IsErrorOccurred>
 80052a8:	4603      	mov	r3, r0
 80052aa:	2b00      	cmp	r3, #0
 80052ac:	d001      	beq.n	80052b2 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80052ae:	2301      	movs	r3, #1
 80052b0:	e02d      	b.n	800530e <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80052b2:	f7fd fb69 	bl	8002988 <HAL_GetTick>
 80052b6:	4602      	mov	r2, r0
 80052b8:	687b      	ldr	r3, [r7, #4]
 80052ba:	1ad3      	subs	r3, r2, r3
 80052bc:	68ba      	ldr	r2, [r7, #8]
 80052be:	429a      	cmp	r2, r3
 80052c0:	d302      	bcc.n	80052c8 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 80052c2:	68bb      	ldr	r3, [r7, #8]
 80052c4:	2b00      	cmp	r3, #0
 80052c6:	d11a      	bne.n	80052fe <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 80052c8:	68fb      	ldr	r3, [r7, #12]
 80052ca:	681b      	ldr	r3, [r3, #0]
 80052cc:	699b      	ldr	r3, [r3, #24]
 80052ce:	f003 0320 	and.w	r3, r3, #32
 80052d2:	2b20      	cmp	r3, #32
 80052d4:	d013      	beq.n	80052fe <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80052d6:	68fb      	ldr	r3, [r7, #12]
 80052d8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80052da:	f043 0220 	orr.w	r2, r3, #32
 80052de:	68fb      	ldr	r3, [r7, #12]
 80052e0:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 80052e2:	68fb      	ldr	r3, [r7, #12]
 80052e4:	2220      	movs	r2, #32
 80052e6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80052ea:	68fb      	ldr	r3, [r7, #12]
 80052ec:	2200      	movs	r2, #0
 80052ee:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80052f2:	68fb      	ldr	r3, [r7, #12]
 80052f4:	2200      	movs	r2, #0
 80052f6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 80052fa:	2301      	movs	r3, #1
 80052fc:	e007      	b.n	800530e <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80052fe:	68fb      	ldr	r3, [r7, #12]
 8005300:	681b      	ldr	r3, [r3, #0]
 8005302:	699b      	ldr	r3, [r3, #24]
 8005304:	f003 0320 	and.w	r3, r3, #32
 8005308:	2b20      	cmp	r3, #32
 800530a:	d1c8      	bne.n	800529e <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800530c:	2300      	movs	r3, #0
}
 800530e:	4618      	mov	r0, r3
 8005310:	3710      	adds	r7, #16
 8005312:	46bd      	mov	sp, r7
 8005314:	bd80      	pop	{r7, pc}
	...

08005318 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8005318:	b580      	push	{r7, lr}
 800531a:	b086      	sub	sp, #24
 800531c:	af00      	add	r7, sp, #0
 800531e:	60f8      	str	r0, [r7, #12]
 8005320:	60b9      	str	r1, [r7, #8]
 8005322:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005324:	2300      	movs	r3, #0
 8005326:	75fb      	strb	r3, [r7, #23]

  while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET) && (status == HAL_OK))
 8005328:	e071      	b.n	800540e <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800532a:	687a      	ldr	r2, [r7, #4]
 800532c:	68b9      	ldr	r1, [r7, #8]
 800532e:	68f8      	ldr	r0, [r7, #12]
 8005330:	f000 f87e 	bl	8005430 <I2C_IsErrorOccurred>
 8005334:	4603      	mov	r3, r0
 8005336:	2b00      	cmp	r3, #0
 8005338:	d001      	beq.n	800533e <I2C_WaitOnRXNEFlagUntilTimeout+0x26>
    {
      status = HAL_ERROR;
 800533a:	2301      	movs	r3, #1
 800533c:	75fb      	strb	r3, [r7, #23]
    }

    /* Check if a STOPF is detected */
    if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET) && (status == HAL_OK))
 800533e:	68fb      	ldr	r3, [r7, #12]
 8005340:	681b      	ldr	r3, [r3, #0]
 8005342:	699b      	ldr	r3, [r3, #24]
 8005344:	f003 0320 	and.w	r3, r3, #32
 8005348:	2b20      	cmp	r3, #32
 800534a:	d13b      	bne.n	80053c4 <I2C_WaitOnRXNEFlagUntilTimeout+0xac>
 800534c:	7dfb      	ldrb	r3, [r7, #23]
 800534e:	2b00      	cmp	r3, #0
 8005350:	d138      	bne.n	80053c4 <I2C_WaitOnRXNEFlagUntilTimeout+0xac>
    {
      /* Check if an RXNE is pending */
      /* Store Last receive data if any */
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET) && (hi2c->XferSize > 0U))
 8005352:	68fb      	ldr	r3, [r7, #12]
 8005354:	681b      	ldr	r3, [r3, #0]
 8005356:	699b      	ldr	r3, [r3, #24]
 8005358:	f003 0304 	and.w	r3, r3, #4
 800535c:	2b04      	cmp	r3, #4
 800535e:	d105      	bne.n	800536c <I2C_WaitOnRXNEFlagUntilTimeout+0x54>
 8005360:	68fb      	ldr	r3, [r7, #12]
 8005362:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005364:	2b00      	cmp	r3, #0
 8005366:	d001      	beq.n	800536c <I2C_WaitOnRXNEFlagUntilTimeout+0x54>
      {
        /* Return HAL_OK */
        /* The Reading of data from RXDR will be done in caller function */
        status = HAL_OK;
 8005368:	2300      	movs	r3, #0
 800536a:	75fb      	strb	r3, [r7, #23]
      }

      /* Check a no-acknowledge have been detected */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800536c:	68fb      	ldr	r3, [r7, #12]
 800536e:	681b      	ldr	r3, [r3, #0]
 8005370:	699b      	ldr	r3, [r3, #24]
 8005372:	f003 0310 	and.w	r3, r3, #16
 8005376:	2b10      	cmp	r3, #16
 8005378:	d121      	bne.n	80053be <I2C_WaitOnRXNEFlagUntilTimeout+0xa6>
      {
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800537a:	68fb      	ldr	r3, [r7, #12]
 800537c:	681b      	ldr	r3, [r3, #0]
 800537e:	2210      	movs	r2, #16
 8005380:	61da      	str	r2, [r3, #28]
        hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 8005382:	68fb      	ldr	r3, [r7, #12]
 8005384:	2204      	movs	r2, #4
 8005386:	645a      	str	r2, [r3, #68]	@ 0x44

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8005388:	68fb      	ldr	r3, [r7, #12]
 800538a:	681b      	ldr	r3, [r3, #0]
 800538c:	2220      	movs	r2, #32
 800538e:	61da      	str	r2, [r3, #28]

        /* Clear Configuration Register 2 */
        I2C_RESET_CR2(hi2c);
 8005390:	68fb      	ldr	r3, [r7, #12]
 8005392:	681b      	ldr	r3, [r3, #0]
 8005394:	6859      	ldr	r1, [r3, #4]
 8005396:	68fb      	ldr	r3, [r7, #12]
 8005398:	681a      	ldr	r2, [r3, #0]
 800539a:	4b24      	ldr	r3, [pc, #144]	@ (800542c <I2C_WaitOnRXNEFlagUntilTimeout+0x114>)
 800539c:	400b      	ands	r3, r1
 800539e:	6053      	str	r3, [r2, #4]

        hi2c->State = HAL_I2C_STATE_READY;
 80053a0:	68fb      	ldr	r3, [r7, #12]
 80053a2:	2220      	movs	r2, #32
 80053a4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80053a8:	68fb      	ldr	r3, [r7, #12]
 80053aa:	2200      	movs	r2, #0
 80053ac:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80053b0:	68fb      	ldr	r3, [r7, #12]
 80053b2:	2200      	movs	r2, #0
 80053b4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        status = HAL_ERROR;
 80053b8:	2301      	movs	r3, #1
 80053ba:	75fb      	strb	r3, [r7, #23]
 80053bc:	e002      	b.n	80053c4 <I2C_WaitOnRXNEFlagUntilTimeout+0xac>
      }
      else
      {
        hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80053be:	68fb      	ldr	r3, [r7, #12]
 80053c0:	2200      	movs	r2, #0
 80053c2:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }

    /* Check for the Timeout */
    if ((((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U)) && (status == HAL_OK))
 80053c4:	f7fd fae0 	bl	8002988 <HAL_GetTick>
 80053c8:	4602      	mov	r2, r0
 80053ca:	687b      	ldr	r3, [r7, #4]
 80053cc:	1ad3      	subs	r3, r2, r3
 80053ce:	68ba      	ldr	r2, [r7, #8]
 80053d0:	429a      	cmp	r2, r3
 80053d2:	d302      	bcc.n	80053da <I2C_WaitOnRXNEFlagUntilTimeout+0xc2>
 80053d4:	68bb      	ldr	r3, [r7, #8]
 80053d6:	2b00      	cmp	r3, #0
 80053d8:	d119      	bne.n	800540e <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
 80053da:	7dfb      	ldrb	r3, [r7, #23]
 80053dc:	2b00      	cmp	r3, #0
 80053de:	d116      	bne.n	800540e <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 80053e0:	68fb      	ldr	r3, [r7, #12]
 80053e2:	681b      	ldr	r3, [r3, #0]
 80053e4:	699b      	ldr	r3, [r3, #24]
 80053e6:	f003 0304 	and.w	r3, r3, #4
 80053ea:	2b04      	cmp	r3, #4
 80053ec:	d00f      	beq.n	800540e <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80053ee:	68fb      	ldr	r3, [r7, #12]
 80053f0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80053f2:	f043 0220 	orr.w	r2, r3, #32
 80053f6:	68fb      	ldr	r3, [r7, #12]
 80053f8:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 80053fa:	68fb      	ldr	r3, [r7, #12]
 80053fc:	2220      	movs	r2, #32
 80053fe:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005402:	68fb      	ldr	r3, [r7, #12]
 8005404:	2200      	movs	r2, #0
 8005406:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        status = HAL_ERROR;
 800540a:	2301      	movs	r3, #1
 800540c:	75fb      	strb	r3, [r7, #23]
  while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET) && (status == HAL_OK))
 800540e:	68fb      	ldr	r3, [r7, #12]
 8005410:	681b      	ldr	r3, [r3, #0]
 8005412:	699b      	ldr	r3, [r3, #24]
 8005414:	f003 0304 	and.w	r3, r3, #4
 8005418:	2b04      	cmp	r3, #4
 800541a:	d002      	beq.n	8005422 <I2C_WaitOnRXNEFlagUntilTimeout+0x10a>
 800541c:	7dfb      	ldrb	r3, [r7, #23]
 800541e:	2b00      	cmp	r3, #0
 8005420:	d083      	beq.n	800532a <I2C_WaitOnRXNEFlagUntilTimeout+0x12>
      }
    }
  }
  return status;
 8005422:	7dfb      	ldrb	r3, [r7, #23]
}
 8005424:	4618      	mov	r0, r3
 8005426:	3718      	adds	r7, #24
 8005428:	46bd      	mov	sp, r7
 800542a:	bd80      	pop	{r7, pc}
 800542c:	fe00e800 	.word	0xfe00e800

08005430 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005430:	b580      	push	{r7, lr}
 8005432:	b08a      	sub	sp, #40	@ 0x28
 8005434:	af00      	add	r7, sp, #0
 8005436:	60f8      	str	r0, [r7, #12]
 8005438:	60b9      	str	r1, [r7, #8]
 800543a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800543c:	2300      	movs	r3, #0
 800543e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 8005442:	68fb      	ldr	r3, [r7, #12]
 8005444:	681b      	ldr	r3, [r3, #0]
 8005446:	699b      	ldr	r3, [r3, #24]
 8005448:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 800544a:	2300      	movs	r3, #0
 800544c:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 800544e:	687b      	ldr	r3, [r7, #4]
 8005450:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8005452:	69bb      	ldr	r3, [r7, #24]
 8005454:	f003 0310 	and.w	r3, r3, #16
 8005458:	2b00      	cmp	r3, #0
 800545a:	d068      	beq.n	800552e <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800545c:	68fb      	ldr	r3, [r7, #12]
 800545e:	681b      	ldr	r3, [r3, #0]
 8005460:	2210      	movs	r2, #16
 8005462:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8005464:	e049      	b.n	80054fa <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8005466:	68bb      	ldr	r3, [r7, #8]
 8005468:	f1b3 3fff 	cmp.w	r3, #4294967295
 800546c:	d045      	beq.n	80054fa <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 800546e:	f7fd fa8b 	bl	8002988 <HAL_GetTick>
 8005472:	4602      	mov	r2, r0
 8005474:	69fb      	ldr	r3, [r7, #28]
 8005476:	1ad3      	subs	r3, r2, r3
 8005478:	68ba      	ldr	r2, [r7, #8]
 800547a:	429a      	cmp	r2, r3
 800547c:	d302      	bcc.n	8005484 <I2C_IsErrorOccurred+0x54>
 800547e:	68bb      	ldr	r3, [r7, #8]
 8005480:	2b00      	cmp	r3, #0
 8005482:	d13a      	bne.n	80054fa <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8005484:	68fb      	ldr	r3, [r7, #12]
 8005486:	681b      	ldr	r3, [r3, #0]
 8005488:	685b      	ldr	r3, [r3, #4]
 800548a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800548e:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8005490:	68fb      	ldr	r3, [r7, #12]
 8005492:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8005496:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8005498:	68fb      	ldr	r3, [r7, #12]
 800549a:	681b      	ldr	r3, [r3, #0]
 800549c:	699b      	ldr	r3, [r3, #24]
 800549e:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80054a2:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80054a6:	d121      	bne.n	80054ec <I2C_IsErrorOccurred+0xbc>
 80054a8:	697b      	ldr	r3, [r7, #20]
 80054aa:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80054ae:	d01d      	beq.n	80054ec <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 80054b0:	7cfb      	ldrb	r3, [r7, #19]
 80054b2:	2b20      	cmp	r3, #32
 80054b4:	d01a      	beq.n	80054ec <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 80054b6:	68fb      	ldr	r3, [r7, #12]
 80054b8:	681b      	ldr	r3, [r3, #0]
 80054ba:	685a      	ldr	r2, [r3, #4]
 80054bc:	68fb      	ldr	r3, [r7, #12]
 80054be:	681b      	ldr	r3, [r3, #0]
 80054c0:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80054c4:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 80054c6:	f7fd fa5f 	bl	8002988 <HAL_GetTick>
 80054ca:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80054cc:	e00e      	b.n	80054ec <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 80054ce:	f7fd fa5b 	bl	8002988 <HAL_GetTick>
 80054d2:	4602      	mov	r2, r0
 80054d4:	69fb      	ldr	r3, [r7, #28]
 80054d6:	1ad3      	subs	r3, r2, r3
 80054d8:	2b19      	cmp	r3, #25
 80054da:	d907      	bls.n	80054ec <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 80054dc:	6a3b      	ldr	r3, [r7, #32]
 80054de:	f043 0320 	orr.w	r3, r3, #32
 80054e2:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 80054e4:	2301      	movs	r3, #1
 80054e6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 80054ea:	e006      	b.n	80054fa <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80054ec:	68fb      	ldr	r3, [r7, #12]
 80054ee:	681b      	ldr	r3, [r3, #0]
 80054f0:	699b      	ldr	r3, [r3, #24]
 80054f2:	f003 0320 	and.w	r3, r3, #32
 80054f6:	2b20      	cmp	r3, #32
 80054f8:	d1e9      	bne.n	80054ce <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 80054fa:	68fb      	ldr	r3, [r7, #12]
 80054fc:	681b      	ldr	r3, [r3, #0]
 80054fe:	699b      	ldr	r3, [r3, #24]
 8005500:	f003 0320 	and.w	r3, r3, #32
 8005504:	2b20      	cmp	r3, #32
 8005506:	d003      	beq.n	8005510 <I2C_IsErrorOccurred+0xe0>
 8005508:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800550c:	2b00      	cmp	r3, #0
 800550e:	d0aa      	beq.n	8005466 <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8005510:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8005514:	2b00      	cmp	r3, #0
 8005516:	d103      	bne.n	8005520 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8005518:	68fb      	ldr	r3, [r7, #12]
 800551a:	681b      	ldr	r3, [r3, #0]
 800551c:	2220      	movs	r2, #32
 800551e:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8005520:	6a3b      	ldr	r3, [r7, #32]
 8005522:	f043 0304 	orr.w	r3, r3, #4
 8005526:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8005528:	2301      	movs	r3, #1
 800552a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 800552e:	68fb      	ldr	r3, [r7, #12]
 8005530:	681b      	ldr	r3, [r3, #0]
 8005532:	699b      	ldr	r3, [r3, #24]
 8005534:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8005536:	69bb      	ldr	r3, [r7, #24]
 8005538:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800553c:	2b00      	cmp	r3, #0
 800553e:	d00b      	beq.n	8005558 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8005540:	6a3b      	ldr	r3, [r7, #32]
 8005542:	f043 0301 	orr.w	r3, r3, #1
 8005546:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8005548:	68fb      	ldr	r3, [r7, #12]
 800554a:	681b      	ldr	r3, [r3, #0]
 800554c:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8005550:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8005552:	2301      	movs	r3, #1
 8005554:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8005558:	69bb      	ldr	r3, [r7, #24]
 800555a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800555e:	2b00      	cmp	r3, #0
 8005560:	d00b      	beq.n	800557a <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8005562:	6a3b      	ldr	r3, [r7, #32]
 8005564:	f043 0308 	orr.w	r3, r3, #8
 8005568:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 800556a:	68fb      	ldr	r3, [r7, #12]
 800556c:	681b      	ldr	r3, [r3, #0]
 800556e:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8005572:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8005574:	2301      	movs	r3, #1
 8005576:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 800557a:	69bb      	ldr	r3, [r7, #24]
 800557c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005580:	2b00      	cmp	r3, #0
 8005582:	d00b      	beq.n	800559c <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8005584:	6a3b      	ldr	r3, [r7, #32]
 8005586:	f043 0302 	orr.w	r3, r3, #2
 800558a:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 800558c:	68fb      	ldr	r3, [r7, #12]
 800558e:	681b      	ldr	r3, [r3, #0]
 8005590:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8005594:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8005596:	2301      	movs	r3, #1
 8005598:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 800559c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80055a0:	2b00      	cmp	r3, #0
 80055a2:	d01c      	beq.n	80055de <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 80055a4:	68f8      	ldr	r0, [r7, #12]
 80055a6:	f7ff fdaf 	bl	8005108 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80055aa:	68fb      	ldr	r3, [r7, #12]
 80055ac:	681b      	ldr	r3, [r3, #0]
 80055ae:	6859      	ldr	r1, [r3, #4]
 80055b0:	68fb      	ldr	r3, [r7, #12]
 80055b2:	681a      	ldr	r2, [r3, #0]
 80055b4:	4b0d      	ldr	r3, [pc, #52]	@ (80055ec <I2C_IsErrorOccurred+0x1bc>)
 80055b6:	400b      	ands	r3, r1
 80055b8:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 80055ba:	68fb      	ldr	r3, [r7, #12]
 80055bc:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80055be:	6a3b      	ldr	r3, [r7, #32]
 80055c0:	431a      	orrs	r2, r3
 80055c2:	68fb      	ldr	r3, [r7, #12]
 80055c4:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 80055c6:	68fb      	ldr	r3, [r7, #12]
 80055c8:	2220      	movs	r2, #32
 80055ca:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80055ce:	68fb      	ldr	r3, [r7, #12]
 80055d0:	2200      	movs	r2, #0
 80055d2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80055d6:	68fb      	ldr	r3, [r7, #12]
 80055d8:	2200      	movs	r2, #0
 80055da:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 80055de:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 80055e2:	4618      	mov	r0, r3
 80055e4:	3728      	adds	r7, #40	@ 0x28
 80055e6:	46bd      	mov	sp, r7
 80055e8:	bd80      	pop	{r7, pc}
 80055ea:	bf00      	nop
 80055ec:	fe00e800 	.word	0xfe00e800

080055f0 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 80055f0:	b480      	push	{r7}
 80055f2:	b087      	sub	sp, #28
 80055f4:	af00      	add	r7, sp, #0
 80055f6:	60f8      	str	r0, [r7, #12]
 80055f8:	607b      	str	r3, [r7, #4]
 80055fa:	460b      	mov	r3, r1
 80055fc:	817b      	strh	r3, [r7, #10]
 80055fe:	4613      	mov	r3, r2
 8005600:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8005602:	897b      	ldrh	r3, [r7, #10]
 8005604:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8005608:	7a7b      	ldrb	r3, [r7, #9]
 800560a:	041b      	lsls	r3, r3, #16
 800560c:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8005610:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8005612:	687b      	ldr	r3, [r7, #4]
 8005614:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8005616:	6a3b      	ldr	r3, [r7, #32]
 8005618:	4313      	orrs	r3, r2
 800561a:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800561e:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8005620:	68fb      	ldr	r3, [r7, #12]
 8005622:	681b      	ldr	r3, [r3, #0]
 8005624:	685a      	ldr	r2, [r3, #4]
 8005626:	6a3b      	ldr	r3, [r7, #32]
 8005628:	0d5b      	lsrs	r3, r3, #21
 800562a:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 800562e:	4b08      	ldr	r3, [pc, #32]	@ (8005650 <I2C_TransferConfig+0x60>)
 8005630:	430b      	orrs	r3, r1
 8005632:	43db      	mvns	r3, r3
 8005634:	ea02 0103 	and.w	r1, r2, r3
 8005638:	68fb      	ldr	r3, [r7, #12]
 800563a:	681b      	ldr	r3, [r3, #0]
 800563c:	697a      	ldr	r2, [r7, #20]
 800563e:	430a      	orrs	r2, r1
 8005640:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8005642:	bf00      	nop
 8005644:	371c      	adds	r7, #28
 8005646:	46bd      	mov	sp, r7
 8005648:	f85d 7b04 	ldr.w	r7, [sp], #4
 800564c:	4770      	bx	lr
 800564e:	bf00      	nop
 8005650:	03ff63ff 	.word	0x03ff63ff

08005654 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8005654:	b480      	push	{r7}
 8005656:	b083      	sub	sp, #12
 8005658:	af00      	add	r7, sp, #0
 800565a:	6078      	str	r0, [r7, #4]
 800565c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800565e:	687b      	ldr	r3, [r7, #4]
 8005660:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005664:	b2db      	uxtb	r3, r3
 8005666:	2b20      	cmp	r3, #32
 8005668:	d138      	bne.n	80056dc <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800566a:	687b      	ldr	r3, [r7, #4]
 800566c:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8005670:	2b01      	cmp	r3, #1
 8005672:	d101      	bne.n	8005678 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8005674:	2302      	movs	r3, #2
 8005676:	e032      	b.n	80056de <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8005678:	687b      	ldr	r3, [r7, #4]
 800567a:	2201      	movs	r2, #1
 800567c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8005680:	687b      	ldr	r3, [r7, #4]
 8005682:	2224      	movs	r2, #36	@ 0x24
 8005684:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8005688:	687b      	ldr	r3, [r7, #4]
 800568a:	681b      	ldr	r3, [r3, #0]
 800568c:	681a      	ldr	r2, [r3, #0]
 800568e:	687b      	ldr	r3, [r7, #4]
 8005690:	681b      	ldr	r3, [r3, #0]
 8005692:	f022 0201 	bic.w	r2, r2, #1
 8005696:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8005698:	687b      	ldr	r3, [r7, #4]
 800569a:	681b      	ldr	r3, [r3, #0]
 800569c:	681a      	ldr	r2, [r3, #0]
 800569e:	687b      	ldr	r3, [r7, #4]
 80056a0:	681b      	ldr	r3, [r3, #0]
 80056a2:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 80056a6:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 80056a8:	687b      	ldr	r3, [r7, #4]
 80056aa:	681b      	ldr	r3, [r3, #0]
 80056ac:	6819      	ldr	r1, [r3, #0]
 80056ae:	687b      	ldr	r3, [r7, #4]
 80056b0:	681b      	ldr	r3, [r3, #0]
 80056b2:	683a      	ldr	r2, [r7, #0]
 80056b4:	430a      	orrs	r2, r1
 80056b6:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80056b8:	687b      	ldr	r3, [r7, #4]
 80056ba:	681b      	ldr	r3, [r3, #0]
 80056bc:	681a      	ldr	r2, [r3, #0]
 80056be:	687b      	ldr	r3, [r7, #4]
 80056c0:	681b      	ldr	r3, [r3, #0]
 80056c2:	f042 0201 	orr.w	r2, r2, #1
 80056c6:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80056c8:	687b      	ldr	r3, [r7, #4]
 80056ca:	2220      	movs	r2, #32
 80056cc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80056d0:	687b      	ldr	r3, [r7, #4]
 80056d2:	2200      	movs	r2, #0
 80056d4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80056d8:	2300      	movs	r3, #0
 80056da:	e000      	b.n	80056de <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 80056dc:	2302      	movs	r3, #2
  }
}
 80056de:	4618      	mov	r0, r3
 80056e0:	370c      	adds	r7, #12
 80056e2:	46bd      	mov	sp, r7
 80056e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056e8:	4770      	bx	lr

080056ea <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 80056ea:	b480      	push	{r7}
 80056ec:	b085      	sub	sp, #20
 80056ee:	af00      	add	r7, sp, #0
 80056f0:	6078      	str	r0, [r7, #4]
 80056f2:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80056f4:	687b      	ldr	r3, [r7, #4]
 80056f6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80056fa:	b2db      	uxtb	r3, r3
 80056fc:	2b20      	cmp	r3, #32
 80056fe:	d139      	bne.n	8005774 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005700:	687b      	ldr	r3, [r7, #4]
 8005702:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8005706:	2b01      	cmp	r3, #1
 8005708:	d101      	bne.n	800570e <HAL_I2CEx_ConfigDigitalFilter+0x24>
 800570a:	2302      	movs	r3, #2
 800570c:	e033      	b.n	8005776 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 800570e:	687b      	ldr	r3, [r7, #4]
 8005710:	2201      	movs	r2, #1
 8005712:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8005716:	687b      	ldr	r3, [r7, #4]
 8005718:	2224      	movs	r2, #36	@ 0x24
 800571a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800571e:	687b      	ldr	r3, [r7, #4]
 8005720:	681b      	ldr	r3, [r3, #0]
 8005722:	681a      	ldr	r2, [r3, #0]
 8005724:	687b      	ldr	r3, [r7, #4]
 8005726:	681b      	ldr	r3, [r3, #0]
 8005728:	f022 0201 	bic.w	r2, r2, #1
 800572c:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 800572e:	687b      	ldr	r3, [r7, #4]
 8005730:	681b      	ldr	r3, [r3, #0]
 8005732:	681b      	ldr	r3, [r3, #0]
 8005734:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8005736:	68fb      	ldr	r3, [r7, #12]
 8005738:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 800573c:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 800573e:	683b      	ldr	r3, [r7, #0]
 8005740:	021b      	lsls	r3, r3, #8
 8005742:	68fa      	ldr	r2, [r7, #12]
 8005744:	4313      	orrs	r3, r2
 8005746:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8005748:	687b      	ldr	r3, [r7, #4]
 800574a:	681b      	ldr	r3, [r3, #0]
 800574c:	68fa      	ldr	r2, [r7, #12]
 800574e:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8005750:	687b      	ldr	r3, [r7, #4]
 8005752:	681b      	ldr	r3, [r3, #0]
 8005754:	681a      	ldr	r2, [r3, #0]
 8005756:	687b      	ldr	r3, [r7, #4]
 8005758:	681b      	ldr	r3, [r3, #0]
 800575a:	f042 0201 	orr.w	r2, r2, #1
 800575e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8005760:	687b      	ldr	r3, [r7, #4]
 8005762:	2220      	movs	r2, #32
 8005764:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005768:	687b      	ldr	r3, [r7, #4]
 800576a:	2200      	movs	r2, #0
 800576c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8005770:	2300      	movs	r3, #0
 8005772:	e000      	b.n	8005776 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8005774:	2302      	movs	r3, #2
  }
}
 8005776:	4618      	mov	r0, r3
 8005778:	3714      	adds	r7, #20
 800577a:	46bd      	mov	sp, r7
 800577c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005780:	4770      	bx	lr

08005782 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8005782:	b580      	push	{r7, lr}
 8005784:	b086      	sub	sp, #24
 8005786:	af02      	add	r7, sp, #8
 8005788:	6078      	str	r0, [r7, #4]
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 800578a:	687b      	ldr	r3, [r7, #4]
 800578c:	2b00      	cmp	r3, #0
 800578e:	d101      	bne.n	8005794 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8005790:	2301      	movs	r3, #1
 8005792:	e0fe      	b.n	8005992 <HAL_PCD_Init+0x210>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8005794:	687b      	ldr	r3, [r7, #4]
 8005796:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 800579a:	b2db      	uxtb	r3, r3
 800579c:	2b00      	cmp	r3, #0
 800579e:	d106      	bne.n	80057ae <HAL_PCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 80057a0:	687b      	ldr	r3, [r7, #4]
 80057a2:	2200      	movs	r2, #0
 80057a4:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 80057a8:	6878      	ldr	r0, [r7, #4]
 80057aa:	f7fc fcc7 	bl	800213c <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 80057ae:	687b      	ldr	r3, [r7, #4]
 80057b0:	2203      	movs	r2, #3
 80057b2:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 80057b6:	687b      	ldr	r3, [r7, #4]
 80057b8:	681b      	ldr	r3, [r3, #0]
 80057ba:	4618      	mov	r0, r3
 80057bc:	f006 fbd6 	bl	800bf6c <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80057c0:	687b      	ldr	r3, [r7, #4]
 80057c2:	6818      	ldr	r0, [r3, #0]
 80057c4:	687b      	ldr	r3, [r7, #4]
 80057c6:	7c1a      	ldrb	r2, [r3, #16]
 80057c8:	f88d 2000 	strb.w	r2, [sp]
 80057cc:	3304      	adds	r3, #4
 80057ce:	cb0e      	ldmia	r3, {r1, r2, r3}
 80057d0:	f006 fb5a 	bl	800be88 <USB_CoreInit>
 80057d4:	4603      	mov	r3, r0
 80057d6:	2b00      	cmp	r3, #0
 80057d8:	d005      	beq.n	80057e6 <HAL_PCD_Init+0x64>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80057da:	687b      	ldr	r3, [r7, #4]
 80057dc:	2202      	movs	r2, #2
 80057de:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 80057e2:	2301      	movs	r3, #1
 80057e4:	e0d5      	b.n	8005992 <HAL_PCD_Init+0x210>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 80057e6:	687b      	ldr	r3, [r7, #4]
 80057e8:	681b      	ldr	r3, [r3, #0]
 80057ea:	2100      	movs	r1, #0
 80057ec:	4618      	mov	r0, r3
 80057ee:	f006 fbce 	bl	800bf8e <USB_SetCurrentMode>
 80057f2:	4603      	mov	r3, r0
 80057f4:	2b00      	cmp	r3, #0
 80057f6:	d005      	beq.n	8005804 <HAL_PCD_Init+0x82>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80057f8:	687b      	ldr	r3, [r7, #4]
 80057fa:	2202      	movs	r2, #2
 80057fc:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8005800:	2301      	movs	r3, #1
 8005802:	e0c6      	b.n	8005992 <HAL_PCD_Init+0x210>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8005804:	2300      	movs	r3, #0
 8005806:	73fb      	strb	r3, [r7, #15]
 8005808:	e04a      	b.n	80058a0 <HAL_PCD_Init+0x11e>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 800580a:	7bfa      	ldrb	r2, [r7, #15]
 800580c:	6879      	ldr	r1, [r7, #4]
 800580e:	4613      	mov	r3, r2
 8005810:	00db      	lsls	r3, r3, #3
 8005812:	4413      	add	r3, r2
 8005814:	009b      	lsls	r3, r3, #2
 8005816:	440b      	add	r3, r1
 8005818:	3315      	adds	r3, #21
 800581a:	2201      	movs	r2, #1
 800581c:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 800581e:	7bfa      	ldrb	r2, [r7, #15]
 8005820:	6879      	ldr	r1, [r7, #4]
 8005822:	4613      	mov	r3, r2
 8005824:	00db      	lsls	r3, r3, #3
 8005826:	4413      	add	r3, r2
 8005828:	009b      	lsls	r3, r3, #2
 800582a:	440b      	add	r3, r1
 800582c:	3314      	adds	r3, #20
 800582e:	7bfa      	ldrb	r2, [r7, #15]
 8005830:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8005832:	7bfa      	ldrb	r2, [r7, #15]
 8005834:	7bfb      	ldrb	r3, [r7, #15]
 8005836:	b298      	uxth	r0, r3
 8005838:	6879      	ldr	r1, [r7, #4]
 800583a:	4613      	mov	r3, r2
 800583c:	00db      	lsls	r3, r3, #3
 800583e:	4413      	add	r3, r2
 8005840:	009b      	lsls	r3, r3, #2
 8005842:	440b      	add	r3, r1
 8005844:	332e      	adds	r3, #46	@ 0x2e
 8005846:	4602      	mov	r2, r0
 8005848:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 800584a:	7bfa      	ldrb	r2, [r7, #15]
 800584c:	6879      	ldr	r1, [r7, #4]
 800584e:	4613      	mov	r3, r2
 8005850:	00db      	lsls	r3, r3, #3
 8005852:	4413      	add	r3, r2
 8005854:	009b      	lsls	r3, r3, #2
 8005856:	440b      	add	r3, r1
 8005858:	3318      	adds	r3, #24
 800585a:	2200      	movs	r2, #0
 800585c:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 800585e:	7bfa      	ldrb	r2, [r7, #15]
 8005860:	6879      	ldr	r1, [r7, #4]
 8005862:	4613      	mov	r3, r2
 8005864:	00db      	lsls	r3, r3, #3
 8005866:	4413      	add	r3, r2
 8005868:	009b      	lsls	r3, r3, #2
 800586a:	440b      	add	r3, r1
 800586c:	331c      	adds	r3, #28
 800586e:	2200      	movs	r2, #0
 8005870:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8005872:	7bfa      	ldrb	r2, [r7, #15]
 8005874:	6879      	ldr	r1, [r7, #4]
 8005876:	4613      	mov	r3, r2
 8005878:	00db      	lsls	r3, r3, #3
 800587a:	4413      	add	r3, r2
 800587c:	009b      	lsls	r3, r3, #2
 800587e:	440b      	add	r3, r1
 8005880:	3320      	adds	r3, #32
 8005882:	2200      	movs	r2, #0
 8005884:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8005886:	7bfa      	ldrb	r2, [r7, #15]
 8005888:	6879      	ldr	r1, [r7, #4]
 800588a:	4613      	mov	r3, r2
 800588c:	00db      	lsls	r3, r3, #3
 800588e:	4413      	add	r3, r2
 8005890:	009b      	lsls	r3, r3, #2
 8005892:	440b      	add	r3, r1
 8005894:	3324      	adds	r3, #36	@ 0x24
 8005896:	2200      	movs	r2, #0
 8005898:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800589a:	7bfb      	ldrb	r3, [r7, #15]
 800589c:	3301      	adds	r3, #1
 800589e:	73fb      	strb	r3, [r7, #15]
 80058a0:	687b      	ldr	r3, [r7, #4]
 80058a2:	791b      	ldrb	r3, [r3, #4]
 80058a4:	7bfa      	ldrb	r2, [r7, #15]
 80058a6:	429a      	cmp	r2, r3
 80058a8:	d3af      	bcc.n	800580a <HAL_PCD_Init+0x88>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80058aa:	2300      	movs	r3, #0
 80058ac:	73fb      	strb	r3, [r7, #15]
 80058ae:	e044      	b.n	800593a <HAL_PCD_Init+0x1b8>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 80058b0:	7bfa      	ldrb	r2, [r7, #15]
 80058b2:	6879      	ldr	r1, [r7, #4]
 80058b4:	4613      	mov	r3, r2
 80058b6:	00db      	lsls	r3, r3, #3
 80058b8:	4413      	add	r3, r2
 80058ba:	009b      	lsls	r3, r3, #2
 80058bc:	440b      	add	r3, r1
 80058be:	f203 2355 	addw	r3, r3, #597	@ 0x255
 80058c2:	2200      	movs	r2, #0
 80058c4:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 80058c6:	7bfa      	ldrb	r2, [r7, #15]
 80058c8:	6879      	ldr	r1, [r7, #4]
 80058ca:	4613      	mov	r3, r2
 80058cc:	00db      	lsls	r3, r3, #3
 80058ce:	4413      	add	r3, r2
 80058d0:	009b      	lsls	r3, r3, #2
 80058d2:	440b      	add	r3, r1
 80058d4:	f503 7315 	add.w	r3, r3, #596	@ 0x254
 80058d8:	7bfa      	ldrb	r2, [r7, #15]
 80058da:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 80058dc:	7bfa      	ldrb	r2, [r7, #15]
 80058de:	6879      	ldr	r1, [r7, #4]
 80058e0:	4613      	mov	r3, r2
 80058e2:	00db      	lsls	r3, r3, #3
 80058e4:	4413      	add	r3, r2
 80058e6:	009b      	lsls	r3, r3, #2
 80058e8:	440b      	add	r3, r1
 80058ea:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 80058ee:	2200      	movs	r2, #0
 80058f0:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 80058f2:	7bfa      	ldrb	r2, [r7, #15]
 80058f4:	6879      	ldr	r1, [r7, #4]
 80058f6:	4613      	mov	r3, r2
 80058f8:	00db      	lsls	r3, r3, #3
 80058fa:	4413      	add	r3, r2
 80058fc:	009b      	lsls	r3, r3, #2
 80058fe:	440b      	add	r3, r1
 8005900:	f503 7317 	add.w	r3, r3, #604	@ 0x25c
 8005904:	2200      	movs	r2, #0
 8005906:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8005908:	7bfa      	ldrb	r2, [r7, #15]
 800590a:	6879      	ldr	r1, [r7, #4]
 800590c:	4613      	mov	r3, r2
 800590e:	00db      	lsls	r3, r3, #3
 8005910:	4413      	add	r3, r2
 8005912:	009b      	lsls	r3, r3, #2
 8005914:	440b      	add	r3, r1
 8005916:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 800591a:	2200      	movs	r2, #0
 800591c:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 800591e:	7bfa      	ldrb	r2, [r7, #15]
 8005920:	6879      	ldr	r1, [r7, #4]
 8005922:	4613      	mov	r3, r2
 8005924:	00db      	lsls	r3, r3, #3
 8005926:	4413      	add	r3, r2
 8005928:	009b      	lsls	r3, r3, #2
 800592a:	440b      	add	r3, r1
 800592c:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 8005930:	2200      	movs	r2, #0
 8005932:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8005934:	7bfb      	ldrb	r3, [r7, #15]
 8005936:	3301      	adds	r3, #1
 8005938:	73fb      	strb	r3, [r7, #15]
 800593a:	687b      	ldr	r3, [r7, #4]
 800593c:	791b      	ldrb	r3, [r3, #4]
 800593e:	7bfa      	ldrb	r2, [r7, #15]
 8005940:	429a      	cmp	r2, r3
 8005942:	d3b5      	bcc.n	80058b0 <HAL_PCD_Init+0x12e>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8005944:	687b      	ldr	r3, [r7, #4]
 8005946:	6818      	ldr	r0, [r3, #0]
 8005948:	687b      	ldr	r3, [r7, #4]
 800594a:	7c1a      	ldrb	r2, [r3, #16]
 800594c:	f88d 2000 	strb.w	r2, [sp]
 8005950:	3304      	adds	r3, #4
 8005952:	cb0e      	ldmia	r3, {r1, r2, r3}
 8005954:	f006 fb68 	bl	800c028 <USB_DevInit>
 8005958:	4603      	mov	r3, r0
 800595a:	2b00      	cmp	r3, #0
 800595c:	d005      	beq.n	800596a <HAL_PCD_Init+0x1e8>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 800595e:	687b      	ldr	r3, [r7, #4]
 8005960:	2202      	movs	r2, #2
 8005962:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8005966:	2301      	movs	r3, #1
 8005968:	e013      	b.n	8005992 <HAL_PCD_Init+0x210>
  }

  hpcd->USB_Address = 0U;
 800596a:	687b      	ldr	r3, [r7, #4]
 800596c:	2200      	movs	r2, #0
 800596e:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 8005970:	687b      	ldr	r3, [r7, #4]
 8005972:	2201      	movs	r2, #1
 8005974:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 8005978:	687b      	ldr	r3, [r7, #4]
 800597a:	7b1b      	ldrb	r3, [r3, #12]
 800597c:	2b01      	cmp	r3, #1
 800597e:	d102      	bne.n	8005986 <HAL_PCD_Init+0x204>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 8005980:	6878      	ldr	r0, [r7, #4]
 8005982:	f000 f80b 	bl	800599c <HAL_PCDEx_ActivateLPM>
  }

  (void)USB_DevDisconnect(hpcd->Instance);
 8005986:	687b      	ldr	r3, [r7, #4]
 8005988:	681b      	ldr	r3, [r3, #0]
 800598a:	4618      	mov	r0, r3
 800598c:	f006 fd23 	bl	800c3d6 <USB_DevDisconnect>

  return HAL_OK;
 8005990:	2300      	movs	r3, #0
}
 8005992:	4618      	mov	r0, r3
 8005994:	3710      	adds	r7, #16
 8005996:	46bd      	mov	sp, r7
 8005998:	bd80      	pop	{r7, pc}
	...

0800599c <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 800599c:	b480      	push	{r7}
 800599e:	b085      	sub	sp, #20
 80059a0:	af00      	add	r7, sp, #0
 80059a2:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80059a4:	687b      	ldr	r3, [r7, #4]
 80059a6:	681b      	ldr	r3, [r3, #0]
 80059a8:	60fb      	str	r3, [r7, #12]

  hpcd->lpm_active = 1U;
 80059aa:	687b      	ldr	r3, [r7, #4]
 80059ac:	2201      	movs	r2, #1
 80059ae:	f8c3 24d8 	str.w	r2, [r3, #1240]	@ 0x4d8
  hpcd->LPM_State = LPM_L0;
 80059b2:	687b      	ldr	r3, [r7, #4]
 80059b4:	2200      	movs	r2, #0
 80059b6:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 80059ba:	68fb      	ldr	r3, [r7, #12]
 80059bc:	699b      	ldr	r3, [r3, #24]
 80059be:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 80059c2:	68fb      	ldr	r3, [r7, #12]
 80059c4:	619a      	str	r2, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 80059c6:	68fb      	ldr	r3, [r7, #12]
 80059c8:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80059ca:	4b05      	ldr	r3, [pc, #20]	@ (80059e0 <HAL_PCDEx_ActivateLPM+0x44>)
 80059cc:	4313      	orrs	r3, r2
 80059ce:	68fa      	ldr	r2, [r7, #12]
 80059d0:	6553      	str	r3, [r2, #84]	@ 0x54

  return HAL_OK;
 80059d2:	2300      	movs	r3, #0
}
 80059d4:	4618      	mov	r0, r3
 80059d6:	3714      	adds	r7, #20
 80059d8:	46bd      	mov	sp, r7
 80059da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059de:	4770      	bx	lr
 80059e0:	10000003 	.word	0x10000003

080059e4 <HAL_PWREx_ConfigSupply>:
  *         PWR_SMPS_2V5_SUPPLIES_EXT are used only for lines that supports SMPS
  *         regulator.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 80059e4:	b580      	push	{r7, lr}
 80059e6:	b084      	sub	sp, #16
 80059e8:	af00      	add	r7, sp, #0
 80059ea:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param (IS_PWR_SUPPLY (SupplySource));

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 80059ec:	4b19      	ldr	r3, [pc, #100]	@ (8005a54 <HAL_PWREx_ConfigSupply+0x70>)
 80059ee:	68db      	ldr	r3, [r3, #12]
 80059f0:	f003 0304 	and.w	r3, r3, #4
 80059f4:	2b04      	cmp	r3, #4
 80059f6:	d00a      	beq.n	8005a0e <HAL_PWREx_ConfigSupply+0x2a>
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 80059f8:	4b16      	ldr	r3, [pc, #88]	@ (8005a54 <HAL_PWREx_ConfigSupply+0x70>)
 80059fa:	68db      	ldr	r3, [r3, #12]
 80059fc:	f003 0307 	and.w	r3, r3, #7
 8005a00:	687a      	ldr	r2, [r7, #4]
 8005a02:	429a      	cmp	r2, r3
 8005a04:	d001      	beq.n	8005a0a <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 8005a06:	2301      	movs	r3, #1
 8005a08:	e01f      	b.n	8005a4a <HAL_PWREx_ConfigSupply+0x66>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 8005a0a:	2300      	movs	r3, #0
 8005a0c:	e01d      	b.n	8005a4a <HAL_PWREx_ConfigSupply+0x66>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 8005a0e:	4b11      	ldr	r3, [pc, #68]	@ (8005a54 <HAL_PWREx_ConfigSupply+0x70>)
 8005a10:	68db      	ldr	r3, [r3, #12]
 8005a12:	f023 0207 	bic.w	r2, r3, #7
 8005a16:	490f      	ldr	r1, [pc, #60]	@ (8005a54 <HAL_PWREx_ConfigSupply+0x70>)
 8005a18:	687b      	ldr	r3, [r7, #4]
 8005a1a:	4313      	orrs	r3, r2
 8005a1c:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 8005a1e:	f7fc ffb3 	bl	8002988 <HAL_GetTick>
 8005a22:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8005a24:	e009      	b.n	8005a3a <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 8005a26:	f7fc ffaf 	bl	8002988 <HAL_GetTick>
 8005a2a:	4602      	mov	r2, r0
 8005a2c:	68fb      	ldr	r3, [r7, #12]
 8005a2e:	1ad3      	subs	r3, r2, r3
 8005a30:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8005a34:	d901      	bls.n	8005a3a <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 8005a36:	2301      	movs	r3, #1
 8005a38:	e007      	b.n	8005a4a <HAL_PWREx_ConfigSupply+0x66>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8005a3a:	4b06      	ldr	r3, [pc, #24]	@ (8005a54 <HAL_PWREx_ConfigSupply+0x70>)
 8005a3c:	685b      	ldr	r3, [r3, #4]
 8005a3e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8005a42:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005a46:	d1ee      	bne.n	8005a26 <HAL_PWREx_ConfigSupply+0x42>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 8005a48:	2300      	movs	r3, #0
}
 8005a4a:	4618      	mov	r0, r3
 8005a4c:	3710      	adds	r7, #16
 8005a4e:	46bd      	mov	sp, r7
 8005a50:	bd80      	pop	{r7, pc}
 8005a52:	bf00      	nop
 8005a54:	58024800 	.word	0x58024800

08005a58 <HAL_PWREx_EnableUSBVoltageDetector>:
/**
  * @brief Enable the USB voltage level detector.
  * @retval None.
  */
void HAL_PWREx_EnableUSBVoltageDetector (void)
{
 8005a58:	b480      	push	{r7}
 8005a5a:	af00      	add	r7, sp, #0
  /* Enable the USB voltage detector */
  SET_BIT (PWR->CR3, PWR_CR3_USB33DEN);
 8005a5c:	4b05      	ldr	r3, [pc, #20]	@ (8005a74 <HAL_PWREx_EnableUSBVoltageDetector+0x1c>)
 8005a5e:	68db      	ldr	r3, [r3, #12]
 8005a60:	4a04      	ldr	r2, [pc, #16]	@ (8005a74 <HAL_PWREx_EnableUSBVoltageDetector+0x1c>)
 8005a62:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8005a66:	60d3      	str	r3, [r2, #12]
}
 8005a68:	bf00      	nop
 8005a6a:	46bd      	mov	sp, r7
 8005a6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a70:	4770      	bx	lr
 8005a72:	bf00      	nop
 8005a74:	58024800 	.word	0x58024800

08005a78 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005a78:	b580      	push	{r7, lr}
 8005a7a:	b08c      	sub	sp, #48	@ 0x30
 8005a7c:	af00      	add	r7, sp, #0
 8005a7e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8005a80:	687b      	ldr	r3, [r7, #4]
 8005a82:	2b00      	cmp	r3, #0
 8005a84:	d102      	bne.n	8005a8c <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8005a86:	2301      	movs	r3, #1
 8005a88:	f000 bc48 	b.w	800631c <HAL_RCC_OscConfig+0x8a4>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005a8c:	687b      	ldr	r3, [r7, #4]
 8005a8e:	681b      	ldr	r3, [r3, #0]
 8005a90:	f003 0301 	and.w	r3, r3, #1
 8005a94:	2b00      	cmp	r3, #0
 8005a96:	f000 8088 	beq.w	8005baa <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8005a9a:	4b99      	ldr	r3, [pc, #612]	@ (8005d00 <HAL_RCC_OscConfig+0x288>)
 8005a9c:	691b      	ldr	r3, [r3, #16]
 8005a9e:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8005aa2:	62fb      	str	r3, [r7, #44]	@ 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8005aa4:	4b96      	ldr	r3, [pc, #600]	@ (8005d00 <HAL_RCC_OscConfig+0x288>)
 8005aa6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005aa8:	62bb      	str	r3, [r7, #40]	@ 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 8005aaa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005aac:	2b10      	cmp	r3, #16
 8005aae:	d007      	beq.n	8005ac0 <HAL_RCC_OscConfig+0x48>
 8005ab0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005ab2:	2b18      	cmp	r3, #24
 8005ab4:	d111      	bne.n	8005ada <HAL_RCC_OscConfig+0x62>
 8005ab6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005ab8:	f003 0303 	and.w	r3, r3, #3
 8005abc:	2b02      	cmp	r3, #2
 8005abe:	d10c      	bne.n	8005ada <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005ac0:	4b8f      	ldr	r3, [pc, #572]	@ (8005d00 <HAL_RCC_OscConfig+0x288>)
 8005ac2:	681b      	ldr	r3, [r3, #0]
 8005ac4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005ac8:	2b00      	cmp	r3, #0
 8005aca:	d06d      	beq.n	8005ba8 <HAL_RCC_OscConfig+0x130>
 8005acc:	687b      	ldr	r3, [r7, #4]
 8005ace:	685b      	ldr	r3, [r3, #4]
 8005ad0:	2b00      	cmp	r3, #0
 8005ad2:	d169      	bne.n	8005ba8 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8005ad4:	2301      	movs	r3, #1
 8005ad6:	f000 bc21 	b.w	800631c <HAL_RCC_OscConfig+0x8a4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005ada:	687b      	ldr	r3, [r7, #4]
 8005adc:	685b      	ldr	r3, [r3, #4]
 8005ade:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005ae2:	d106      	bne.n	8005af2 <HAL_RCC_OscConfig+0x7a>
 8005ae4:	4b86      	ldr	r3, [pc, #536]	@ (8005d00 <HAL_RCC_OscConfig+0x288>)
 8005ae6:	681b      	ldr	r3, [r3, #0]
 8005ae8:	4a85      	ldr	r2, [pc, #532]	@ (8005d00 <HAL_RCC_OscConfig+0x288>)
 8005aea:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005aee:	6013      	str	r3, [r2, #0]
 8005af0:	e02e      	b.n	8005b50 <HAL_RCC_OscConfig+0xd8>
 8005af2:	687b      	ldr	r3, [r7, #4]
 8005af4:	685b      	ldr	r3, [r3, #4]
 8005af6:	2b00      	cmp	r3, #0
 8005af8:	d10c      	bne.n	8005b14 <HAL_RCC_OscConfig+0x9c>
 8005afa:	4b81      	ldr	r3, [pc, #516]	@ (8005d00 <HAL_RCC_OscConfig+0x288>)
 8005afc:	681b      	ldr	r3, [r3, #0]
 8005afe:	4a80      	ldr	r2, [pc, #512]	@ (8005d00 <HAL_RCC_OscConfig+0x288>)
 8005b00:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005b04:	6013      	str	r3, [r2, #0]
 8005b06:	4b7e      	ldr	r3, [pc, #504]	@ (8005d00 <HAL_RCC_OscConfig+0x288>)
 8005b08:	681b      	ldr	r3, [r3, #0]
 8005b0a:	4a7d      	ldr	r2, [pc, #500]	@ (8005d00 <HAL_RCC_OscConfig+0x288>)
 8005b0c:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8005b10:	6013      	str	r3, [r2, #0]
 8005b12:	e01d      	b.n	8005b50 <HAL_RCC_OscConfig+0xd8>
 8005b14:	687b      	ldr	r3, [r7, #4]
 8005b16:	685b      	ldr	r3, [r3, #4]
 8005b18:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8005b1c:	d10c      	bne.n	8005b38 <HAL_RCC_OscConfig+0xc0>
 8005b1e:	4b78      	ldr	r3, [pc, #480]	@ (8005d00 <HAL_RCC_OscConfig+0x288>)
 8005b20:	681b      	ldr	r3, [r3, #0]
 8005b22:	4a77      	ldr	r2, [pc, #476]	@ (8005d00 <HAL_RCC_OscConfig+0x288>)
 8005b24:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8005b28:	6013      	str	r3, [r2, #0]
 8005b2a:	4b75      	ldr	r3, [pc, #468]	@ (8005d00 <HAL_RCC_OscConfig+0x288>)
 8005b2c:	681b      	ldr	r3, [r3, #0]
 8005b2e:	4a74      	ldr	r2, [pc, #464]	@ (8005d00 <HAL_RCC_OscConfig+0x288>)
 8005b30:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005b34:	6013      	str	r3, [r2, #0]
 8005b36:	e00b      	b.n	8005b50 <HAL_RCC_OscConfig+0xd8>
 8005b38:	4b71      	ldr	r3, [pc, #452]	@ (8005d00 <HAL_RCC_OscConfig+0x288>)
 8005b3a:	681b      	ldr	r3, [r3, #0]
 8005b3c:	4a70      	ldr	r2, [pc, #448]	@ (8005d00 <HAL_RCC_OscConfig+0x288>)
 8005b3e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005b42:	6013      	str	r3, [r2, #0]
 8005b44:	4b6e      	ldr	r3, [pc, #440]	@ (8005d00 <HAL_RCC_OscConfig+0x288>)
 8005b46:	681b      	ldr	r3, [r3, #0]
 8005b48:	4a6d      	ldr	r2, [pc, #436]	@ (8005d00 <HAL_RCC_OscConfig+0x288>)
 8005b4a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8005b4e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8005b50:	687b      	ldr	r3, [r7, #4]
 8005b52:	685b      	ldr	r3, [r3, #4]
 8005b54:	2b00      	cmp	r3, #0
 8005b56:	d013      	beq.n	8005b80 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005b58:	f7fc ff16 	bl	8002988 <HAL_GetTick>
 8005b5c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8005b5e:	e008      	b.n	8005b72 <HAL_RCC_OscConfig+0xfa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005b60:	f7fc ff12 	bl	8002988 <HAL_GetTick>
 8005b64:	4602      	mov	r2, r0
 8005b66:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005b68:	1ad3      	subs	r3, r2, r3
 8005b6a:	2b64      	cmp	r3, #100	@ 0x64
 8005b6c:	d901      	bls.n	8005b72 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8005b6e:	2303      	movs	r3, #3
 8005b70:	e3d4      	b.n	800631c <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8005b72:	4b63      	ldr	r3, [pc, #396]	@ (8005d00 <HAL_RCC_OscConfig+0x288>)
 8005b74:	681b      	ldr	r3, [r3, #0]
 8005b76:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005b7a:	2b00      	cmp	r3, #0
 8005b7c:	d0f0      	beq.n	8005b60 <HAL_RCC_OscConfig+0xe8>
 8005b7e:	e014      	b.n	8005baa <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005b80:	f7fc ff02 	bl	8002988 <HAL_GetTick>
 8005b84:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8005b86:	e008      	b.n	8005b9a <HAL_RCC_OscConfig+0x122>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005b88:	f7fc fefe 	bl	8002988 <HAL_GetTick>
 8005b8c:	4602      	mov	r2, r0
 8005b8e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005b90:	1ad3      	subs	r3, r2, r3
 8005b92:	2b64      	cmp	r3, #100	@ 0x64
 8005b94:	d901      	bls.n	8005b9a <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8005b96:	2303      	movs	r3, #3
 8005b98:	e3c0      	b.n	800631c <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8005b9a:	4b59      	ldr	r3, [pc, #356]	@ (8005d00 <HAL_RCC_OscConfig+0x288>)
 8005b9c:	681b      	ldr	r3, [r3, #0]
 8005b9e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005ba2:	2b00      	cmp	r3, #0
 8005ba4:	d1f0      	bne.n	8005b88 <HAL_RCC_OscConfig+0x110>
 8005ba6:	e000      	b.n	8005baa <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005ba8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005baa:	687b      	ldr	r3, [r7, #4]
 8005bac:	681b      	ldr	r3, [r3, #0]
 8005bae:	f003 0302 	and.w	r3, r3, #2
 8005bb2:	2b00      	cmp	r3, #0
 8005bb4:	f000 80ca 	beq.w	8005d4c <HAL_RCC_OscConfig+0x2d4>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8005bb8:	4b51      	ldr	r3, [pc, #324]	@ (8005d00 <HAL_RCC_OscConfig+0x288>)
 8005bba:	691b      	ldr	r3, [r3, #16]
 8005bbc:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8005bc0:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8005bc2:	4b4f      	ldr	r3, [pc, #316]	@ (8005d00 <HAL_RCC_OscConfig+0x288>)
 8005bc4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005bc6:	61fb      	str	r3, [r7, #28]
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 8005bc8:	6a3b      	ldr	r3, [r7, #32]
 8005bca:	2b00      	cmp	r3, #0
 8005bcc:	d007      	beq.n	8005bde <HAL_RCC_OscConfig+0x166>
 8005bce:	6a3b      	ldr	r3, [r7, #32]
 8005bd0:	2b18      	cmp	r3, #24
 8005bd2:	d156      	bne.n	8005c82 <HAL_RCC_OscConfig+0x20a>
 8005bd4:	69fb      	ldr	r3, [r7, #28]
 8005bd6:	f003 0303 	and.w	r3, r3, #3
 8005bda:	2b00      	cmp	r3, #0
 8005bdc:	d151      	bne.n	8005c82 <HAL_RCC_OscConfig+0x20a>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8005bde:	4b48      	ldr	r3, [pc, #288]	@ (8005d00 <HAL_RCC_OscConfig+0x288>)
 8005be0:	681b      	ldr	r3, [r3, #0]
 8005be2:	f003 0304 	and.w	r3, r3, #4
 8005be6:	2b00      	cmp	r3, #0
 8005be8:	d005      	beq.n	8005bf6 <HAL_RCC_OscConfig+0x17e>
 8005bea:	687b      	ldr	r3, [r7, #4]
 8005bec:	68db      	ldr	r3, [r3, #12]
 8005bee:	2b00      	cmp	r3, #0
 8005bf0:	d101      	bne.n	8005bf6 <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 8005bf2:	2301      	movs	r3, #1
 8005bf4:	e392      	b.n	800631c <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8005bf6:	4b42      	ldr	r3, [pc, #264]	@ (8005d00 <HAL_RCC_OscConfig+0x288>)
 8005bf8:	681b      	ldr	r3, [r3, #0]
 8005bfa:	f023 0219 	bic.w	r2, r3, #25
 8005bfe:	687b      	ldr	r3, [r7, #4]
 8005c00:	68db      	ldr	r3, [r3, #12]
 8005c02:	493f      	ldr	r1, [pc, #252]	@ (8005d00 <HAL_RCC_OscConfig+0x288>)
 8005c04:	4313      	orrs	r3, r2
 8005c06:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005c08:	f7fc febe 	bl	8002988 <HAL_GetTick>
 8005c0c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8005c0e:	e008      	b.n	8005c22 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005c10:	f7fc feba 	bl	8002988 <HAL_GetTick>
 8005c14:	4602      	mov	r2, r0
 8005c16:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005c18:	1ad3      	subs	r3, r2, r3
 8005c1a:	2b02      	cmp	r3, #2
 8005c1c:	d901      	bls.n	8005c22 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 8005c1e:	2303      	movs	r3, #3
 8005c20:	e37c      	b.n	800631c <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8005c22:	4b37      	ldr	r3, [pc, #220]	@ (8005d00 <HAL_RCC_OscConfig+0x288>)
 8005c24:	681b      	ldr	r3, [r3, #0]
 8005c26:	f003 0304 	and.w	r3, r3, #4
 8005c2a:	2b00      	cmp	r3, #0
 8005c2c:	d0f0      	beq.n	8005c10 <HAL_RCC_OscConfig+0x198>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005c2e:	f7fc fedb 	bl	80029e8 <HAL_GetREVID>
 8005c32:	4603      	mov	r3, r0
 8005c34:	f241 0203 	movw	r2, #4099	@ 0x1003
 8005c38:	4293      	cmp	r3, r2
 8005c3a:	d817      	bhi.n	8005c6c <HAL_RCC_OscConfig+0x1f4>
 8005c3c:	687b      	ldr	r3, [r7, #4]
 8005c3e:	691b      	ldr	r3, [r3, #16]
 8005c40:	2b40      	cmp	r3, #64	@ 0x40
 8005c42:	d108      	bne.n	8005c56 <HAL_RCC_OscConfig+0x1de>
 8005c44:	4b2e      	ldr	r3, [pc, #184]	@ (8005d00 <HAL_RCC_OscConfig+0x288>)
 8005c46:	685b      	ldr	r3, [r3, #4]
 8005c48:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 8005c4c:	4a2c      	ldr	r2, [pc, #176]	@ (8005d00 <HAL_RCC_OscConfig+0x288>)
 8005c4e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005c52:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8005c54:	e07a      	b.n	8005d4c <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005c56:	4b2a      	ldr	r3, [pc, #168]	@ (8005d00 <HAL_RCC_OscConfig+0x288>)
 8005c58:	685b      	ldr	r3, [r3, #4]
 8005c5a:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 8005c5e:	687b      	ldr	r3, [r7, #4]
 8005c60:	691b      	ldr	r3, [r3, #16]
 8005c62:	031b      	lsls	r3, r3, #12
 8005c64:	4926      	ldr	r1, [pc, #152]	@ (8005d00 <HAL_RCC_OscConfig+0x288>)
 8005c66:	4313      	orrs	r3, r2
 8005c68:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8005c6a:	e06f      	b.n	8005d4c <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005c6c:	4b24      	ldr	r3, [pc, #144]	@ (8005d00 <HAL_RCC_OscConfig+0x288>)
 8005c6e:	685b      	ldr	r3, [r3, #4]
 8005c70:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8005c74:	687b      	ldr	r3, [r7, #4]
 8005c76:	691b      	ldr	r3, [r3, #16]
 8005c78:	061b      	lsls	r3, r3, #24
 8005c7a:	4921      	ldr	r1, [pc, #132]	@ (8005d00 <HAL_RCC_OscConfig+0x288>)
 8005c7c:	4313      	orrs	r3, r2
 8005c7e:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8005c80:	e064      	b.n	8005d4c <HAL_RCC_OscConfig+0x2d4>
    }

    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8005c82:	687b      	ldr	r3, [r7, #4]
 8005c84:	68db      	ldr	r3, [r3, #12]
 8005c86:	2b00      	cmp	r3, #0
 8005c88:	d047      	beq.n	8005d1a <HAL_RCC_OscConfig+0x2a2>
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8005c8a:	4b1d      	ldr	r3, [pc, #116]	@ (8005d00 <HAL_RCC_OscConfig+0x288>)
 8005c8c:	681b      	ldr	r3, [r3, #0]
 8005c8e:	f023 0219 	bic.w	r2, r3, #25
 8005c92:	687b      	ldr	r3, [r7, #4]
 8005c94:	68db      	ldr	r3, [r3, #12]
 8005c96:	491a      	ldr	r1, [pc, #104]	@ (8005d00 <HAL_RCC_OscConfig+0x288>)
 8005c98:	4313      	orrs	r3, r2
 8005c9a:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005c9c:	f7fc fe74 	bl	8002988 <HAL_GetTick>
 8005ca0:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8005ca2:	e008      	b.n	8005cb6 <HAL_RCC_OscConfig+0x23e>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005ca4:	f7fc fe70 	bl	8002988 <HAL_GetTick>
 8005ca8:	4602      	mov	r2, r0
 8005caa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005cac:	1ad3      	subs	r3, r2, r3
 8005cae:	2b02      	cmp	r3, #2
 8005cb0:	d901      	bls.n	8005cb6 <HAL_RCC_OscConfig+0x23e>
          {
            return HAL_TIMEOUT;
 8005cb2:	2303      	movs	r3, #3
 8005cb4:	e332      	b.n	800631c <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8005cb6:	4b12      	ldr	r3, [pc, #72]	@ (8005d00 <HAL_RCC_OscConfig+0x288>)
 8005cb8:	681b      	ldr	r3, [r3, #0]
 8005cba:	f003 0304 	and.w	r3, r3, #4
 8005cbe:	2b00      	cmp	r3, #0
 8005cc0:	d0f0      	beq.n	8005ca4 <HAL_RCC_OscConfig+0x22c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005cc2:	f7fc fe91 	bl	80029e8 <HAL_GetREVID>
 8005cc6:	4603      	mov	r3, r0
 8005cc8:	f241 0203 	movw	r2, #4099	@ 0x1003
 8005ccc:	4293      	cmp	r3, r2
 8005cce:	d819      	bhi.n	8005d04 <HAL_RCC_OscConfig+0x28c>
 8005cd0:	687b      	ldr	r3, [r7, #4]
 8005cd2:	691b      	ldr	r3, [r3, #16]
 8005cd4:	2b40      	cmp	r3, #64	@ 0x40
 8005cd6:	d108      	bne.n	8005cea <HAL_RCC_OscConfig+0x272>
 8005cd8:	4b09      	ldr	r3, [pc, #36]	@ (8005d00 <HAL_RCC_OscConfig+0x288>)
 8005cda:	685b      	ldr	r3, [r3, #4]
 8005cdc:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 8005ce0:	4a07      	ldr	r2, [pc, #28]	@ (8005d00 <HAL_RCC_OscConfig+0x288>)
 8005ce2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005ce6:	6053      	str	r3, [r2, #4]
 8005ce8:	e030      	b.n	8005d4c <HAL_RCC_OscConfig+0x2d4>
 8005cea:	4b05      	ldr	r3, [pc, #20]	@ (8005d00 <HAL_RCC_OscConfig+0x288>)
 8005cec:	685b      	ldr	r3, [r3, #4]
 8005cee:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 8005cf2:	687b      	ldr	r3, [r7, #4]
 8005cf4:	691b      	ldr	r3, [r3, #16]
 8005cf6:	031b      	lsls	r3, r3, #12
 8005cf8:	4901      	ldr	r1, [pc, #4]	@ (8005d00 <HAL_RCC_OscConfig+0x288>)
 8005cfa:	4313      	orrs	r3, r2
 8005cfc:	604b      	str	r3, [r1, #4]
 8005cfe:	e025      	b.n	8005d4c <HAL_RCC_OscConfig+0x2d4>
 8005d00:	58024400 	.word	0x58024400
 8005d04:	4b9a      	ldr	r3, [pc, #616]	@ (8005f70 <HAL_RCC_OscConfig+0x4f8>)
 8005d06:	685b      	ldr	r3, [r3, #4]
 8005d08:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8005d0c:	687b      	ldr	r3, [r7, #4]
 8005d0e:	691b      	ldr	r3, [r3, #16]
 8005d10:	061b      	lsls	r3, r3, #24
 8005d12:	4997      	ldr	r1, [pc, #604]	@ (8005f70 <HAL_RCC_OscConfig+0x4f8>)
 8005d14:	4313      	orrs	r3, r2
 8005d16:	604b      	str	r3, [r1, #4]
 8005d18:	e018      	b.n	8005d4c <HAL_RCC_OscConfig+0x2d4>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005d1a:	4b95      	ldr	r3, [pc, #596]	@ (8005f70 <HAL_RCC_OscConfig+0x4f8>)
 8005d1c:	681b      	ldr	r3, [r3, #0]
 8005d1e:	4a94      	ldr	r2, [pc, #592]	@ (8005f70 <HAL_RCC_OscConfig+0x4f8>)
 8005d20:	f023 0301 	bic.w	r3, r3, #1
 8005d24:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005d26:	f7fc fe2f 	bl	8002988 <HAL_GetTick>
 8005d2a:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8005d2c:	e008      	b.n	8005d40 <HAL_RCC_OscConfig+0x2c8>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005d2e:	f7fc fe2b 	bl	8002988 <HAL_GetTick>
 8005d32:	4602      	mov	r2, r0
 8005d34:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005d36:	1ad3      	subs	r3, r2, r3
 8005d38:	2b02      	cmp	r3, #2
 8005d3a:	d901      	bls.n	8005d40 <HAL_RCC_OscConfig+0x2c8>
          {
            return HAL_TIMEOUT;
 8005d3c:	2303      	movs	r3, #3
 8005d3e:	e2ed      	b.n	800631c <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8005d40:	4b8b      	ldr	r3, [pc, #556]	@ (8005f70 <HAL_RCC_OscConfig+0x4f8>)
 8005d42:	681b      	ldr	r3, [r3, #0]
 8005d44:	f003 0304 	and.w	r3, r3, #4
 8005d48:	2b00      	cmp	r3, #0
 8005d4a:	d1f0      	bne.n	8005d2e <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8005d4c:	687b      	ldr	r3, [r7, #4]
 8005d4e:	681b      	ldr	r3, [r3, #0]
 8005d50:	f003 0310 	and.w	r3, r3, #16
 8005d54:	2b00      	cmp	r3, #0
 8005d56:	f000 80a9 	beq.w	8005eac <HAL_RCC_OscConfig+0x434>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8005d5a:	4b85      	ldr	r3, [pc, #532]	@ (8005f70 <HAL_RCC_OscConfig+0x4f8>)
 8005d5c:	691b      	ldr	r3, [r3, #16]
 8005d5e:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8005d62:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8005d64:	4b82      	ldr	r3, [pc, #520]	@ (8005f70 <HAL_RCC_OscConfig+0x4f8>)
 8005d66:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005d68:	617b      	str	r3, [r7, #20]
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 8005d6a:	69bb      	ldr	r3, [r7, #24]
 8005d6c:	2b08      	cmp	r3, #8
 8005d6e:	d007      	beq.n	8005d80 <HAL_RCC_OscConfig+0x308>
 8005d70:	69bb      	ldr	r3, [r7, #24]
 8005d72:	2b18      	cmp	r3, #24
 8005d74:	d13a      	bne.n	8005dec <HAL_RCC_OscConfig+0x374>
 8005d76:	697b      	ldr	r3, [r7, #20]
 8005d78:	f003 0303 	and.w	r3, r3, #3
 8005d7c:	2b01      	cmp	r3, #1
 8005d7e:	d135      	bne.n	8005dec <HAL_RCC_OscConfig+0x374>
    {
      /* When CSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8005d80:	4b7b      	ldr	r3, [pc, #492]	@ (8005f70 <HAL_RCC_OscConfig+0x4f8>)
 8005d82:	681b      	ldr	r3, [r3, #0]
 8005d84:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005d88:	2b00      	cmp	r3, #0
 8005d8a:	d005      	beq.n	8005d98 <HAL_RCC_OscConfig+0x320>
 8005d8c:	687b      	ldr	r3, [r7, #4]
 8005d8e:	69db      	ldr	r3, [r3, #28]
 8005d90:	2b80      	cmp	r3, #128	@ 0x80
 8005d92:	d001      	beq.n	8005d98 <HAL_RCC_OscConfig+0x320>
      {
        return HAL_ERROR;
 8005d94:	2301      	movs	r3, #1
 8005d96:	e2c1      	b.n	800631c <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8005d98:	f7fc fe26 	bl	80029e8 <HAL_GetREVID>
 8005d9c:	4603      	mov	r3, r0
 8005d9e:	f241 0203 	movw	r2, #4099	@ 0x1003
 8005da2:	4293      	cmp	r3, r2
 8005da4:	d817      	bhi.n	8005dd6 <HAL_RCC_OscConfig+0x35e>
 8005da6:	687b      	ldr	r3, [r7, #4]
 8005da8:	6a1b      	ldr	r3, [r3, #32]
 8005daa:	2b20      	cmp	r3, #32
 8005dac:	d108      	bne.n	8005dc0 <HAL_RCC_OscConfig+0x348>
 8005dae:	4b70      	ldr	r3, [pc, #448]	@ (8005f70 <HAL_RCC_OscConfig+0x4f8>)
 8005db0:	685b      	ldr	r3, [r3, #4]
 8005db2:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 8005db6:	4a6e      	ldr	r2, [pc, #440]	@ (8005f70 <HAL_RCC_OscConfig+0x4f8>)
 8005db8:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8005dbc:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8005dbe:	e075      	b.n	8005eac <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8005dc0:	4b6b      	ldr	r3, [pc, #428]	@ (8005f70 <HAL_RCC_OscConfig+0x4f8>)
 8005dc2:	685b      	ldr	r3, [r3, #4]
 8005dc4:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 8005dc8:	687b      	ldr	r3, [r7, #4]
 8005dca:	6a1b      	ldr	r3, [r3, #32]
 8005dcc:	069b      	lsls	r3, r3, #26
 8005dce:	4968      	ldr	r1, [pc, #416]	@ (8005f70 <HAL_RCC_OscConfig+0x4f8>)
 8005dd0:	4313      	orrs	r3, r2
 8005dd2:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8005dd4:	e06a      	b.n	8005eac <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8005dd6:	4b66      	ldr	r3, [pc, #408]	@ (8005f70 <HAL_RCC_OscConfig+0x4f8>)
 8005dd8:	68db      	ldr	r3, [r3, #12]
 8005dda:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 8005dde:	687b      	ldr	r3, [r7, #4]
 8005de0:	6a1b      	ldr	r3, [r3, #32]
 8005de2:	061b      	lsls	r3, r3, #24
 8005de4:	4962      	ldr	r1, [pc, #392]	@ (8005f70 <HAL_RCC_OscConfig+0x4f8>)
 8005de6:	4313      	orrs	r3, r2
 8005de8:	60cb      	str	r3, [r1, #12]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8005dea:	e05f      	b.n	8005eac <HAL_RCC_OscConfig+0x434>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 8005dec:	687b      	ldr	r3, [r7, #4]
 8005dee:	69db      	ldr	r3, [r3, #28]
 8005df0:	2b00      	cmp	r3, #0
 8005df2:	d042      	beq.n	8005e7a <HAL_RCC_OscConfig+0x402>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 8005df4:	4b5e      	ldr	r3, [pc, #376]	@ (8005f70 <HAL_RCC_OscConfig+0x4f8>)
 8005df6:	681b      	ldr	r3, [r3, #0]
 8005df8:	4a5d      	ldr	r2, [pc, #372]	@ (8005f70 <HAL_RCC_OscConfig+0x4f8>)
 8005dfa:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005dfe:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005e00:	f7fc fdc2 	bl	8002988 <HAL_GetTick>
 8005e04:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8005e06:	e008      	b.n	8005e1a <HAL_RCC_OscConfig+0x3a2>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8005e08:	f7fc fdbe 	bl	8002988 <HAL_GetTick>
 8005e0c:	4602      	mov	r2, r0
 8005e0e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005e10:	1ad3      	subs	r3, r2, r3
 8005e12:	2b02      	cmp	r3, #2
 8005e14:	d901      	bls.n	8005e1a <HAL_RCC_OscConfig+0x3a2>
          {
            return HAL_TIMEOUT;
 8005e16:	2303      	movs	r3, #3
 8005e18:	e280      	b.n	800631c <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8005e1a:	4b55      	ldr	r3, [pc, #340]	@ (8005f70 <HAL_RCC_OscConfig+0x4f8>)
 8005e1c:	681b      	ldr	r3, [r3, #0]
 8005e1e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005e22:	2b00      	cmp	r3, #0
 8005e24:	d0f0      	beq.n	8005e08 <HAL_RCC_OscConfig+0x390>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8005e26:	f7fc fddf 	bl	80029e8 <HAL_GetREVID>
 8005e2a:	4603      	mov	r3, r0
 8005e2c:	f241 0203 	movw	r2, #4099	@ 0x1003
 8005e30:	4293      	cmp	r3, r2
 8005e32:	d817      	bhi.n	8005e64 <HAL_RCC_OscConfig+0x3ec>
 8005e34:	687b      	ldr	r3, [r7, #4]
 8005e36:	6a1b      	ldr	r3, [r3, #32]
 8005e38:	2b20      	cmp	r3, #32
 8005e3a:	d108      	bne.n	8005e4e <HAL_RCC_OscConfig+0x3d6>
 8005e3c:	4b4c      	ldr	r3, [pc, #304]	@ (8005f70 <HAL_RCC_OscConfig+0x4f8>)
 8005e3e:	685b      	ldr	r3, [r3, #4]
 8005e40:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 8005e44:	4a4a      	ldr	r2, [pc, #296]	@ (8005f70 <HAL_RCC_OscConfig+0x4f8>)
 8005e46:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8005e4a:	6053      	str	r3, [r2, #4]
 8005e4c:	e02e      	b.n	8005eac <HAL_RCC_OscConfig+0x434>
 8005e4e:	4b48      	ldr	r3, [pc, #288]	@ (8005f70 <HAL_RCC_OscConfig+0x4f8>)
 8005e50:	685b      	ldr	r3, [r3, #4]
 8005e52:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 8005e56:	687b      	ldr	r3, [r7, #4]
 8005e58:	6a1b      	ldr	r3, [r3, #32]
 8005e5a:	069b      	lsls	r3, r3, #26
 8005e5c:	4944      	ldr	r1, [pc, #272]	@ (8005f70 <HAL_RCC_OscConfig+0x4f8>)
 8005e5e:	4313      	orrs	r3, r2
 8005e60:	604b      	str	r3, [r1, #4]
 8005e62:	e023      	b.n	8005eac <HAL_RCC_OscConfig+0x434>
 8005e64:	4b42      	ldr	r3, [pc, #264]	@ (8005f70 <HAL_RCC_OscConfig+0x4f8>)
 8005e66:	68db      	ldr	r3, [r3, #12]
 8005e68:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 8005e6c:	687b      	ldr	r3, [r7, #4]
 8005e6e:	6a1b      	ldr	r3, [r3, #32]
 8005e70:	061b      	lsls	r3, r3, #24
 8005e72:	493f      	ldr	r1, [pc, #252]	@ (8005f70 <HAL_RCC_OscConfig+0x4f8>)
 8005e74:	4313      	orrs	r3, r2
 8005e76:	60cb      	str	r3, [r1, #12]
 8005e78:	e018      	b.n	8005eac <HAL_RCC_OscConfig+0x434>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 8005e7a:	4b3d      	ldr	r3, [pc, #244]	@ (8005f70 <HAL_RCC_OscConfig+0x4f8>)
 8005e7c:	681b      	ldr	r3, [r3, #0]
 8005e7e:	4a3c      	ldr	r2, [pc, #240]	@ (8005f70 <HAL_RCC_OscConfig+0x4f8>)
 8005e80:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005e84:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005e86:	f7fc fd7f 	bl	8002988 <HAL_GetTick>
 8005e8a:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8005e8c:	e008      	b.n	8005ea0 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8005e8e:	f7fc fd7b 	bl	8002988 <HAL_GetTick>
 8005e92:	4602      	mov	r2, r0
 8005e94:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005e96:	1ad3      	subs	r3, r2, r3
 8005e98:	2b02      	cmp	r3, #2
 8005e9a:	d901      	bls.n	8005ea0 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8005e9c:	2303      	movs	r3, #3
 8005e9e:	e23d      	b.n	800631c <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8005ea0:	4b33      	ldr	r3, [pc, #204]	@ (8005f70 <HAL_RCC_OscConfig+0x4f8>)
 8005ea2:	681b      	ldr	r3, [r3, #0]
 8005ea4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005ea8:	2b00      	cmp	r3, #0
 8005eaa:	d1f0      	bne.n	8005e8e <HAL_RCC_OscConfig+0x416>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005eac:	687b      	ldr	r3, [r7, #4]
 8005eae:	681b      	ldr	r3, [r3, #0]
 8005eb0:	f003 0308 	and.w	r3, r3, #8
 8005eb4:	2b00      	cmp	r3, #0
 8005eb6:	d036      	beq.n	8005f26 <HAL_RCC_OscConfig+0x4ae>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8005eb8:	687b      	ldr	r3, [r7, #4]
 8005eba:	695b      	ldr	r3, [r3, #20]
 8005ebc:	2b00      	cmp	r3, #0
 8005ebe:	d019      	beq.n	8005ef4 <HAL_RCC_OscConfig+0x47c>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005ec0:	4b2b      	ldr	r3, [pc, #172]	@ (8005f70 <HAL_RCC_OscConfig+0x4f8>)
 8005ec2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005ec4:	4a2a      	ldr	r2, [pc, #168]	@ (8005f70 <HAL_RCC_OscConfig+0x4f8>)
 8005ec6:	f043 0301 	orr.w	r3, r3, #1
 8005eca:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005ecc:	f7fc fd5c 	bl	8002988 <HAL_GetTick>
 8005ed0:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8005ed2:	e008      	b.n	8005ee6 <HAL_RCC_OscConfig+0x46e>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005ed4:	f7fc fd58 	bl	8002988 <HAL_GetTick>
 8005ed8:	4602      	mov	r2, r0
 8005eda:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005edc:	1ad3      	subs	r3, r2, r3
 8005ede:	2b02      	cmp	r3, #2
 8005ee0:	d901      	bls.n	8005ee6 <HAL_RCC_OscConfig+0x46e>
        {
          return HAL_TIMEOUT;
 8005ee2:	2303      	movs	r3, #3
 8005ee4:	e21a      	b.n	800631c <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8005ee6:	4b22      	ldr	r3, [pc, #136]	@ (8005f70 <HAL_RCC_OscConfig+0x4f8>)
 8005ee8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005eea:	f003 0302 	and.w	r3, r3, #2
 8005eee:	2b00      	cmp	r3, #0
 8005ef0:	d0f0      	beq.n	8005ed4 <HAL_RCC_OscConfig+0x45c>
 8005ef2:	e018      	b.n	8005f26 <HAL_RCC_OscConfig+0x4ae>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005ef4:	4b1e      	ldr	r3, [pc, #120]	@ (8005f70 <HAL_RCC_OscConfig+0x4f8>)
 8005ef6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005ef8:	4a1d      	ldr	r2, [pc, #116]	@ (8005f70 <HAL_RCC_OscConfig+0x4f8>)
 8005efa:	f023 0301 	bic.w	r3, r3, #1
 8005efe:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005f00:	f7fc fd42 	bl	8002988 <HAL_GetTick>
 8005f04:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8005f06:	e008      	b.n	8005f1a <HAL_RCC_OscConfig+0x4a2>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005f08:	f7fc fd3e 	bl	8002988 <HAL_GetTick>
 8005f0c:	4602      	mov	r2, r0
 8005f0e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005f10:	1ad3      	subs	r3, r2, r3
 8005f12:	2b02      	cmp	r3, #2
 8005f14:	d901      	bls.n	8005f1a <HAL_RCC_OscConfig+0x4a2>
        {
          return HAL_TIMEOUT;
 8005f16:	2303      	movs	r3, #3
 8005f18:	e200      	b.n	800631c <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8005f1a:	4b15      	ldr	r3, [pc, #84]	@ (8005f70 <HAL_RCC_OscConfig+0x4f8>)
 8005f1c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005f1e:	f003 0302 	and.w	r3, r3, #2
 8005f22:	2b00      	cmp	r3, #0
 8005f24:	d1f0      	bne.n	8005f08 <HAL_RCC_OscConfig+0x490>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8005f26:	687b      	ldr	r3, [r7, #4]
 8005f28:	681b      	ldr	r3, [r3, #0]
 8005f2a:	f003 0320 	and.w	r3, r3, #32
 8005f2e:	2b00      	cmp	r3, #0
 8005f30:	d039      	beq.n	8005fa6 <HAL_RCC_OscConfig+0x52e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 8005f32:	687b      	ldr	r3, [r7, #4]
 8005f34:	699b      	ldr	r3, [r3, #24]
 8005f36:	2b00      	cmp	r3, #0
 8005f38:	d01c      	beq.n	8005f74 <HAL_RCC_OscConfig+0x4fc>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8005f3a:	4b0d      	ldr	r3, [pc, #52]	@ (8005f70 <HAL_RCC_OscConfig+0x4f8>)
 8005f3c:	681b      	ldr	r3, [r3, #0]
 8005f3e:	4a0c      	ldr	r2, [pc, #48]	@ (8005f70 <HAL_RCC_OscConfig+0x4f8>)
 8005f40:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8005f44:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8005f46:	f7fc fd1f 	bl	8002988 <HAL_GetTick>
 8005f4a:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8005f4c:	e008      	b.n	8005f60 <HAL_RCC_OscConfig+0x4e8>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8005f4e:	f7fc fd1b 	bl	8002988 <HAL_GetTick>
 8005f52:	4602      	mov	r2, r0
 8005f54:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005f56:	1ad3      	subs	r3, r2, r3
 8005f58:	2b02      	cmp	r3, #2
 8005f5a:	d901      	bls.n	8005f60 <HAL_RCC_OscConfig+0x4e8>
        {
          return HAL_TIMEOUT;
 8005f5c:	2303      	movs	r3, #3
 8005f5e:	e1dd      	b.n	800631c <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8005f60:	4b03      	ldr	r3, [pc, #12]	@ (8005f70 <HAL_RCC_OscConfig+0x4f8>)
 8005f62:	681b      	ldr	r3, [r3, #0]
 8005f64:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8005f68:	2b00      	cmp	r3, #0
 8005f6a:	d0f0      	beq.n	8005f4e <HAL_RCC_OscConfig+0x4d6>
 8005f6c:	e01b      	b.n	8005fa6 <HAL_RCC_OscConfig+0x52e>
 8005f6e:	bf00      	nop
 8005f70:	58024400 	.word	0x58024400
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8005f74:	4b9b      	ldr	r3, [pc, #620]	@ (80061e4 <HAL_RCC_OscConfig+0x76c>)
 8005f76:	681b      	ldr	r3, [r3, #0]
 8005f78:	4a9a      	ldr	r2, [pc, #616]	@ (80061e4 <HAL_RCC_OscConfig+0x76c>)
 8005f7a:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8005f7e:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8005f80:	f7fc fd02 	bl	8002988 <HAL_GetTick>
 8005f84:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8005f86:	e008      	b.n	8005f9a <HAL_RCC_OscConfig+0x522>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8005f88:	f7fc fcfe 	bl	8002988 <HAL_GetTick>
 8005f8c:	4602      	mov	r2, r0
 8005f8e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005f90:	1ad3      	subs	r3, r2, r3
 8005f92:	2b02      	cmp	r3, #2
 8005f94:	d901      	bls.n	8005f9a <HAL_RCC_OscConfig+0x522>
        {
          return HAL_TIMEOUT;
 8005f96:	2303      	movs	r3, #3
 8005f98:	e1c0      	b.n	800631c <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8005f9a:	4b92      	ldr	r3, [pc, #584]	@ (80061e4 <HAL_RCC_OscConfig+0x76c>)
 8005f9c:	681b      	ldr	r3, [r3, #0]
 8005f9e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8005fa2:	2b00      	cmp	r3, #0
 8005fa4:	d1f0      	bne.n	8005f88 <HAL_RCC_OscConfig+0x510>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005fa6:	687b      	ldr	r3, [r7, #4]
 8005fa8:	681b      	ldr	r3, [r3, #0]
 8005faa:	f003 0304 	and.w	r3, r3, #4
 8005fae:	2b00      	cmp	r3, #0
 8005fb0:	f000 8081 	beq.w	80060b6 <HAL_RCC_OscConfig+0x63e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8005fb4:	4b8c      	ldr	r3, [pc, #560]	@ (80061e8 <HAL_RCC_OscConfig+0x770>)
 8005fb6:	681b      	ldr	r3, [r3, #0]
 8005fb8:	4a8b      	ldr	r2, [pc, #556]	@ (80061e8 <HAL_RCC_OscConfig+0x770>)
 8005fba:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005fbe:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8005fc0:	f7fc fce2 	bl	8002988 <HAL_GetTick>
 8005fc4:	6278      	str	r0, [r7, #36]	@ 0x24

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8005fc6:	e008      	b.n	8005fda <HAL_RCC_OscConfig+0x562>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005fc8:	f7fc fcde 	bl	8002988 <HAL_GetTick>
 8005fcc:	4602      	mov	r2, r0
 8005fce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005fd0:	1ad3      	subs	r3, r2, r3
 8005fd2:	2b64      	cmp	r3, #100	@ 0x64
 8005fd4:	d901      	bls.n	8005fda <HAL_RCC_OscConfig+0x562>
      {
        return HAL_TIMEOUT;
 8005fd6:	2303      	movs	r3, #3
 8005fd8:	e1a0      	b.n	800631c <HAL_RCC_OscConfig+0x8a4>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8005fda:	4b83      	ldr	r3, [pc, #524]	@ (80061e8 <HAL_RCC_OscConfig+0x770>)
 8005fdc:	681b      	ldr	r3, [r3, #0]
 8005fde:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005fe2:	2b00      	cmp	r3, #0
 8005fe4:	d0f0      	beq.n	8005fc8 <HAL_RCC_OscConfig+0x550>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005fe6:	687b      	ldr	r3, [r7, #4]
 8005fe8:	689b      	ldr	r3, [r3, #8]
 8005fea:	2b01      	cmp	r3, #1
 8005fec:	d106      	bne.n	8005ffc <HAL_RCC_OscConfig+0x584>
 8005fee:	4b7d      	ldr	r3, [pc, #500]	@ (80061e4 <HAL_RCC_OscConfig+0x76c>)
 8005ff0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005ff2:	4a7c      	ldr	r2, [pc, #496]	@ (80061e4 <HAL_RCC_OscConfig+0x76c>)
 8005ff4:	f043 0301 	orr.w	r3, r3, #1
 8005ff8:	6713      	str	r3, [r2, #112]	@ 0x70
 8005ffa:	e02d      	b.n	8006058 <HAL_RCC_OscConfig+0x5e0>
 8005ffc:	687b      	ldr	r3, [r7, #4]
 8005ffe:	689b      	ldr	r3, [r3, #8]
 8006000:	2b00      	cmp	r3, #0
 8006002:	d10c      	bne.n	800601e <HAL_RCC_OscConfig+0x5a6>
 8006004:	4b77      	ldr	r3, [pc, #476]	@ (80061e4 <HAL_RCC_OscConfig+0x76c>)
 8006006:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006008:	4a76      	ldr	r2, [pc, #472]	@ (80061e4 <HAL_RCC_OscConfig+0x76c>)
 800600a:	f023 0301 	bic.w	r3, r3, #1
 800600e:	6713      	str	r3, [r2, #112]	@ 0x70
 8006010:	4b74      	ldr	r3, [pc, #464]	@ (80061e4 <HAL_RCC_OscConfig+0x76c>)
 8006012:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006014:	4a73      	ldr	r2, [pc, #460]	@ (80061e4 <HAL_RCC_OscConfig+0x76c>)
 8006016:	f023 0304 	bic.w	r3, r3, #4
 800601a:	6713      	str	r3, [r2, #112]	@ 0x70
 800601c:	e01c      	b.n	8006058 <HAL_RCC_OscConfig+0x5e0>
 800601e:	687b      	ldr	r3, [r7, #4]
 8006020:	689b      	ldr	r3, [r3, #8]
 8006022:	2b05      	cmp	r3, #5
 8006024:	d10c      	bne.n	8006040 <HAL_RCC_OscConfig+0x5c8>
 8006026:	4b6f      	ldr	r3, [pc, #444]	@ (80061e4 <HAL_RCC_OscConfig+0x76c>)
 8006028:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800602a:	4a6e      	ldr	r2, [pc, #440]	@ (80061e4 <HAL_RCC_OscConfig+0x76c>)
 800602c:	f043 0304 	orr.w	r3, r3, #4
 8006030:	6713      	str	r3, [r2, #112]	@ 0x70
 8006032:	4b6c      	ldr	r3, [pc, #432]	@ (80061e4 <HAL_RCC_OscConfig+0x76c>)
 8006034:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006036:	4a6b      	ldr	r2, [pc, #428]	@ (80061e4 <HAL_RCC_OscConfig+0x76c>)
 8006038:	f043 0301 	orr.w	r3, r3, #1
 800603c:	6713      	str	r3, [r2, #112]	@ 0x70
 800603e:	e00b      	b.n	8006058 <HAL_RCC_OscConfig+0x5e0>
 8006040:	4b68      	ldr	r3, [pc, #416]	@ (80061e4 <HAL_RCC_OscConfig+0x76c>)
 8006042:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006044:	4a67      	ldr	r2, [pc, #412]	@ (80061e4 <HAL_RCC_OscConfig+0x76c>)
 8006046:	f023 0301 	bic.w	r3, r3, #1
 800604a:	6713      	str	r3, [r2, #112]	@ 0x70
 800604c:	4b65      	ldr	r3, [pc, #404]	@ (80061e4 <HAL_RCC_OscConfig+0x76c>)
 800604e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006050:	4a64      	ldr	r2, [pc, #400]	@ (80061e4 <HAL_RCC_OscConfig+0x76c>)
 8006052:	f023 0304 	bic.w	r3, r3, #4
 8006056:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8006058:	687b      	ldr	r3, [r7, #4]
 800605a:	689b      	ldr	r3, [r3, #8]
 800605c:	2b00      	cmp	r3, #0
 800605e:	d015      	beq.n	800608c <HAL_RCC_OscConfig+0x614>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006060:	f7fc fc92 	bl	8002988 <HAL_GetTick>
 8006064:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8006066:	e00a      	b.n	800607e <HAL_RCC_OscConfig+0x606>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006068:	f7fc fc8e 	bl	8002988 <HAL_GetTick>
 800606c:	4602      	mov	r2, r0
 800606e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006070:	1ad3      	subs	r3, r2, r3
 8006072:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006076:	4293      	cmp	r3, r2
 8006078:	d901      	bls.n	800607e <HAL_RCC_OscConfig+0x606>
        {
          return HAL_TIMEOUT;
 800607a:	2303      	movs	r3, #3
 800607c:	e14e      	b.n	800631c <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800607e:	4b59      	ldr	r3, [pc, #356]	@ (80061e4 <HAL_RCC_OscConfig+0x76c>)
 8006080:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006082:	f003 0302 	and.w	r3, r3, #2
 8006086:	2b00      	cmp	r3, #0
 8006088:	d0ee      	beq.n	8006068 <HAL_RCC_OscConfig+0x5f0>
 800608a:	e014      	b.n	80060b6 <HAL_RCC_OscConfig+0x63e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800608c:	f7fc fc7c 	bl	8002988 <HAL_GetTick>
 8006090:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8006092:	e00a      	b.n	80060aa <HAL_RCC_OscConfig+0x632>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006094:	f7fc fc78 	bl	8002988 <HAL_GetTick>
 8006098:	4602      	mov	r2, r0
 800609a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800609c:	1ad3      	subs	r3, r2, r3
 800609e:	f241 3288 	movw	r2, #5000	@ 0x1388
 80060a2:	4293      	cmp	r3, r2
 80060a4:	d901      	bls.n	80060aa <HAL_RCC_OscConfig+0x632>
        {
          return HAL_TIMEOUT;
 80060a6:	2303      	movs	r3, #3
 80060a8:	e138      	b.n	800631c <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 80060aa:	4b4e      	ldr	r3, [pc, #312]	@ (80061e4 <HAL_RCC_OscConfig+0x76c>)
 80060ac:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80060ae:	f003 0302 	and.w	r3, r3, #2
 80060b2:	2b00      	cmp	r3, #0
 80060b4:	d1ee      	bne.n	8006094 <HAL_RCC_OscConfig+0x61c>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80060b6:	687b      	ldr	r3, [r7, #4]
 80060b8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80060ba:	2b00      	cmp	r3, #0
 80060bc:	f000 812d 	beq.w	800631a <HAL_RCC_OscConfig+0x8a2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 80060c0:	4b48      	ldr	r3, [pc, #288]	@ (80061e4 <HAL_RCC_OscConfig+0x76c>)
 80060c2:	691b      	ldr	r3, [r3, #16]
 80060c4:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80060c8:	2b18      	cmp	r3, #24
 80060ca:	f000 80bd 	beq.w	8006248 <HAL_RCC_OscConfig+0x7d0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80060ce:	687b      	ldr	r3, [r7, #4]
 80060d0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80060d2:	2b02      	cmp	r3, #2
 80060d4:	f040 809e 	bne.w	8006214 <HAL_RCC_OscConfig+0x79c>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80060d8:	4b42      	ldr	r3, [pc, #264]	@ (80061e4 <HAL_RCC_OscConfig+0x76c>)
 80060da:	681b      	ldr	r3, [r3, #0]
 80060dc:	4a41      	ldr	r2, [pc, #260]	@ (80061e4 <HAL_RCC_OscConfig+0x76c>)
 80060de:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80060e2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80060e4:	f7fc fc50 	bl	8002988 <HAL_GetTick>
 80060e8:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80060ea:	e008      	b.n	80060fe <HAL_RCC_OscConfig+0x686>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80060ec:	f7fc fc4c 	bl	8002988 <HAL_GetTick>
 80060f0:	4602      	mov	r2, r0
 80060f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80060f4:	1ad3      	subs	r3, r2, r3
 80060f6:	2b02      	cmp	r3, #2
 80060f8:	d901      	bls.n	80060fe <HAL_RCC_OscConfig+0x686>
          {
            return HAL_TIMEOUT;
 80060fa:	2303      	movs	r3, #3
 80060fc:	e10e      	b.n	800631c <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80060fe:	4b39      	ldr	r3, [pc, #228]	@ (80061e4 <HAL_RCC_OscConfig+0x76c>)
 8006100:	681b      	ldr	r3, [r3, #0]
 8006102:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006106:	2b00      	cmp	r3, #0
 8006108:	d1f0      	bne.n	80060ec <HAL_RCC_OscConfig+0x674>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800610a:	4b36      	ldr	r3, [pc, #216]	@ (80061e4 <HAL_RCC_OscConfig+0x76c>)
 800610c:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800610e:	4b37      	ldr	r3, [pc, #220]	@ (80061ec <HAL_RCC_OscConfig+0x774>)
 8006110:	4013      	ands	r3, r2
 8006112:	687a      	ldr	r2, [r7, #4]
 8006114:	6a91      	ldr	r1, [r2, #40]	@ 0x28
 8006116:	687a      	ldr	r2, [r7, #4]
 8006118:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 800611a:	0112      	lsls	r2, r2, #4
 800611c:	430a      	orrs	r2, r1
 800611e:	4931      	ldr	r1, [pc, #196]	@ (80061e4 <HAL_RCC_OscConfig+0x76c>)
 8006120:	4313      	orrs	r3, r2
 8006122:	628b      	str	r3, [r1, #40]	@ 0x28
 8006124:	687b      	ldr	r3, [r7, #4]
 8006126:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006128:	3b01      	subs	r3, #1
 800612a:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800612e:	687b      	ldr	r3, [r7, #4]
 8006130:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006132:	3b01      	subs	r3, #1
 8006134:	025b      	lsls	r3, r3, #9
 8006136:	b29b      	uxth	r3, r3
 8006138:	431a      	orrs	r2, r3
 800613a:	687b      	ldr	r3, [r7, #4]
 800613c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800613e:	3b01      	subs	r3, #1
 8006140:	041b      	lsls	r3, r3, #16
 8006142:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8006146:	431a      	orrs	r2, r3
 8006148:	687b      	ldr	r3, [r7, #4]
 800614a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800614c:	3b01      	subs	r3, #1
 800614e:	061b      	lsls	r3, r3, #24
 8006150:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8006154:	4923      	ldr	r1, [pc, #140]	@ (80061e4 <HAL_RCC_OscConfig+0x76c>)
 8006156:	4313      	orrs	r3, r2
 8006158:	630b      	str	r3, [r1, #48]	@ 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Disable PLLFRACN . */
        __HAL_RCC_PLLFRACN_DISABLE();
 800615a:	4b22      	ldr	r3, [pc, #136]	@ (80061e4 <HAL_RCC_OscConfig+0x76c>)
 800615c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800615e:	4a21      	ldr	r2, [pc, #132]	@ (80061e4 <HAL_RCC_OscConfig+0x76c>)
 8006160:	f023 0301 	bic.w	r3, r3, #1
 8006164:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8006166:	4b1f      	ldr	r3, [pc, #124]	@ (80061e4 <HAL_RCC_OscConfig+0x76c>)
 8006168:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800616a:	4b21      	ldr	r3, [pc, #132]	@ (80061f0 <HAL_RCC_OscConfig+0x778>)
 800616c:	4013      	ands	r3, r2
 800616e:	687a      	ldr	r2, [r7, #4]
 8006170:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8006172:	00d2      	lsls	r2, r2, #3
 8006174:	491b      	ldr	r1, [pc, #108]	@ (80061e4 <HAL_RCC_OscConfig+0x76c>)
 8006176:	4313      	orrs	r3, r2
 8006178:	634b      	str	r3, [r1, #52]	@ 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 800617a:	4b1a      	ldr	r3, [pc, #104]	@ (80061e4 <HAL_RCC_OscConfig+0x76c>)
 800617c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800617e:	f023 020c 	bic.w	r2, r3, #12
 8006182:	687b      	ldr	r3, [r7, #4]
 8006184:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006186:	4917      	ldr	r1, [pc, #92]	@ (80061e4 <HAL_RCC_OscConfig+0x76c>)
 8006188:	4313      	orrs	r3, r2
 800618a:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 800618c:	4b15      	ldr	r3, [pc, #84]	@ (80061e4 <HAL_RCC_OscConfig+0x76c>)
 800618e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006190:	f023 0202 	bic.w	r2, r3, #2
 8006194:	687b      	ldr	r3, [r7, #4]
 8006196:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006198:	4912      	ldr	r1, [pc, #72]	@ (80061e4 <HAL_RCC_OscConfig+0x76c>)
 800619a:	4313      	orrs	r3, r2
 800619c:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 800619e:	4b11      	ldr	r3, [pc, #68]	@ (80061e4 <HAL_RCC_OscConfig+0x76c>)
 80061a0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80061a2:	4a10      	ldr	r2, [pc, #64]	@ (80061e4 <HAL_RCC_OscConfig+0x76c>)
 80061a4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80061a8:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1Q Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80061aa:	4b0e      	ldr	r3, [pc, #56]	@ (80061e4 <HAL_RCC_OscConfig+0x76c>)
 80061ac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80061ae:	4a0d      	ldr	r2, [pc, #52]	@ (80061e4 <HAL_RCC_OscConfig+0x76c>)
 80061b0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80061b4:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1R  Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 80061b6:	4b0b      	ldr	r3, [pc, #44]	@ (80061e4 <HAL_RCC_OscConfig+0x76c>)
 80061b8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80061ba:	4a0a      	ldr	r2, [pc, #40]	@ (80061e4 <HAL_RCC_OscConfig+0x76c>)
 80061bc:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80061c0:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLLFRACN_ENABLE();
 80061c2:	4b08      	ldr	r3, [pc, #32]	@ (80061e4 <HAL_RCC_OscConfig+0x76c>)
 80061c4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80061c6:	4a07      	ldr	r2, [pc, #28]	@ (80061e4 <HAL_RCC_OscConfig+0x76c>)
 80061c8:	f043 0301 	orr.w	r3, r3, #1
 80061cc:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80061ce:	4b05      	ldr	r3, [pc, #20]	@ (80061e4 <HAL_RCC_OscConfig+0x76c>)
 80061d0:	681b      	ldr	r3, [r3, #0]
 80061d2:	4a04      	ldr	r2, [pc, #16]	@ (80061e4 <HAL_RCC_OscConfig+0x76c>)
 80061d4:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80061d8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80061da:	f7fc fbd5 	bl	8002988 <HAL_GetTick>
 80061de:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80061e0:	e011      	b.n	8006206 <HAL_RCC_OscConfig+0x78e>
 80061e2:	bf00      	nop
 80061e4:	58024400 	.word	0x58024400
 80061e8:	58024800 	.word	0x58024800
 80061ec:	fffffc0c 	.word	0xfffffc0c
 80061f0:	ffff0007 	.word	0xffff0007
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80061f4:	f7fc fbc8 	bl	8002988 <HAL_GetTick>
 80061f8:	4602      	mov	r2, r0
 80061fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80061fc:	1ad3      	subs	r3, r2, r3
 80061fe:	2b02      	cmp	r3, #2
 8006200:	d901      	bls.n	8006206 <HAL_RCC_OscConfig+0x78e>
          {
            return HAL_TIMEOUT;
 8006202:	2303      	movs	r3, #3
 8006204:	e08a      	b.n	800631c <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8006206:	4b47      	ldr	r3, [pc, #284]	@ (8006324 <HAL_RCC_OscConfig+0x8ac>)
 8006208:	681b      	ldr	r3, [r3, #0]
 800620a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800620e:	2b00      	cmp	r3, #0
 8006210:	d0f0      	beq.n	80061f4 <HAL_RCC_OscConfig+0x77c>
 8006212:	e082      	b.n	800631a <HAL_RCC_OscConfig+0x8a2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006214:	4b43      	ldr	r3, [pc, #268]	@ (8006324 <HAL_RCC_OscConfig+0x8ac>)
 8006216:	681b      	ldr	r3, [r3, #0]
 8006218:	4a42      	ldr	r2, [pc, #264]	@ (8006324 <HAL_RCC_OscConfig+0x8ac>)
 800621a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800621e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006220:	f7fc fbb2 	bl	8002988 <HAL_GetTick>
 8006224:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8006226:	e008      	b.n	800623a <HAL_RCC_OscConfig+0x7c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006228:	f7fc fbae 	bl	8002988 <HAL_GetTick>
 800622c:	4602      	mov	r2, r0
 800622e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006230:	1ad3      	subs	r3, r2, r3
 8006232:	2b02      	cmp	r3, #2
 8006234:	d901      	bls.n	800623a <HAL_RCC_OscConfig+0x7c2>
          {
            return HAL_TIMEOUT;
 8006236:	2303      	movs	r3, #3
 8006238:	e070      	b.n	800631c <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800623a:	4b3a      	ldr	r3, [pc, #232]	@ (8006324 <HAL_RCC_OscConfig+0x8ac>)
 800623c:	681b      	ldr	r3, [r3, #0]
 800623e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006242:	2b00      	cmp	r3, #0
 8006244:	d1f0      	bne.n	8006228 <HAL_RCC_OscConfig+0x7b0>
 8006246:	e068      	b.n	800631a <HAL_RCC_OscConfig+0x8a2>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 8006248:	4b36      	ldr	r3, [pc, #216]	@ (8006324 <HAL_RCC_OscConfig+0x8ac>)
 800624a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800624c:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 800624e:	4b35      	ldr	r3, [pc, #212]	@ (8006324 <HAL_RCC_OscConfig+0x8ac>)
 8006250:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006252:	60fb      	str	r3, [r7, #12]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8006254:	687b      	ldr	r3, [r7, #4]
 8006256:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006258:	2b01      	cmp	r3, #1
 800625a:	d031      	beq.n	80062c0 <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800625c:	693b      	ldr	r3, [r7, #16]
 800625e:	f003 0203 	and.w	r2, r3, #3
 8006262:	687b      	ldr	r3, [r7, #4]
 8006264:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8006266:	429a      	cmp	r2, r3
 8006268:	d12a      	bne.n	80062c0 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 800626a:	693b      	ldr	r3, [r7, #16]
 800626c:	091b      	lsrs	r3, r3, #4
 800626e:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8006272:	687b      	ldr	r3, [r7, #4]
 8006274:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006276:	429a      	cmp	r2, r3
 8006278:	d122      	bne.n	80062c0 <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 800627a:	68fb      	ldr	r3, [r7, #12]
 800627c:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8006280:	687b      	ldr	r3, [r7, #4]
 8006282:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006284:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8006286:	429a      	cmp	r2, r3
 8006288:	d11a      	bne.n	80062c0 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 800628a:	68fb      	ldr	r3, [r7, #12]
 800628c:	0a5b      	lsrs	r3, r3, #9
 800628e:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8006292:	687b      	ldr	r3, [r7, #4]
 8006294:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006296:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8006298:	429a      	cmp	r2, r3
 800629a:	d111      	bne.n	80062c0 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 800629c:	68fb      	ldr	r3, [r7, #12]
 800629e:	0c1b      	lsrs	r3, r3, #16
 80062a0:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 80062a4:	687b      	ldr	r3, [r7, #4]
 80062a6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80062a8:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 80062aa:	429a      	cmp	r2, r3
 80062ac:	d108      	bne.n	80062c0 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 80062ae:	68fb      	ldr	r3, [r7, #12]
 80062b0:	0e1b      	lsrs	r3, r3, #24
 80062b2:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 80062b6:	687b      	ldr	r3, [r7, #4]
 80062b8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80062ba:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 80062bc:	429a      	cmp	r2, r3
 80062be:	d001      	beq.n	80062c4 <HAL_RCC_OscConfig+0x84c>
      {
        return HAL_ERROR;
 80062c0:	2301      	movs	r3, #1
 80062c2:	e02b      	b.n	800631c <HAL_RCC_OscConfig+0x8a4>
      }
      else
      {
        /* Check if only fractional part needs to be updated  */
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 80062c4:	4b17      	ldr	r3, [pc, #92]	@ (8006324 <HAL_RCC_OscConfig+0x8ac>)
 80062c6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80062c8:	08db      	lsrs	r3, r3, #3
 80062ca:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80062ce:	613b      	str	r3, [r7, #16]
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 80062d0:	687b      	ldr	r3, [r7, #4]
 80062d2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80062d4:	693a      	ldr	r2, [r7, #16]
 80062d6:	429a      	cmp	r2, r3
 80062d8:	d01f      	beq.n	800631a <HAL_RCC_OscConfig+0x8a2>
        {
          assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));
          /* Disable PLL1FRACEN */
          __HAL_RCC_PLLFRACN_DISABLE();
 80062da:	4b12      	ldr	r3, [pc, #72]	@ (8006324 <HAL_RCC_OscConfig+0x8ac>)
 80062dc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80062de:	4a11      	ldr	r2, [pc, #68]	@ (8006324 <HAL_RCC_OscConfig+0x8ac>)
 80062e0:	f023 0301 	bic.w	r3, r3, #1
 80062e4:	62d3      	str	r3, [r2, #44]	@ 0x2c
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 80062e6:	f7fc fb4f 	bl	8002988 <HAL_GetTick>
 80062ea:	6278      	str	r0, [r7, #36]	@ 0x24
          /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value will be taken into account. */
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 80062ec:	bf00      	nop
 80062ee:	f7fc fb4b 	bl	8002988 <HAL_GetTick>
 80062f2:	4602      	mov	r2, r0
 80062f4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80062f6:	4293      	cmp	r3, r2
 80062f8:	d0f9      	beq.n	80062ee <HAL_RCC_OscConfig+0x876>
          {
          }
          /* Configure PLL1 PLL1FRACN */
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 80062fa:	4b0a      	ldr	r3, [pc, #40]	@ (8006324 <HAL_RCC_OscConfig+0x8ac>)
 80062fc:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80062fe:	4b0a      	ldr	r3, [pc, #40]	@ (8006328 <HAL_RCC_OscConfig+0x8b0>)
 8006300:	4013      	ands	r3, r2
 8006302:	687a      	ldr	r2, [r7, #4]
 8006304:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8006306:	00d2      	lsls	r2, r2, #3
 8006308:	4906      	ldr	r1, [pc, #24]	@ (8006324 <HAL_RCC_OscConfig+0x8ac>)
 800630a:	4313      	orrs	r3, r2
 800630c:	634b      	str	r3, [r1, #52]	@ 0x34
          /* Enable PLL1FRACEN to latch new value. */
          __HAL_RCC_PLLFRACN_ENABLE();
 800630e:	4b05      	ldr	r3, [pc, #20]	@ (8006324 <HAL_RCC_OscConfig+0x8ac>)
 8006310:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006312:	4a04      	ldr	r2, [pc, #16]	@ (8006324 <HAL_RCC_OscConfig+0x8ac>)
 8006314:	f043 0301 	orr.w	r3, r3, #1
 8006318:	62d3      	str	r3, [r2, #44]	@ 0x2c
        }
      }
    }
  }
  return HAL_OK;
 800631a:	2300      	movs	r3, #0
}
 800631c:	4618      	mov	r0, r3
 800631e:	3730      	adds	r7, #48	@ 0x30
 8006320:	46bd      	mov	sp, r7
 8006322:	bd80      	pop	{r7, pc}
 8006324:	58024400 	.word	0x58024400
 8006328:	ffff0007 	.word	0xffff0007

0800632c <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800632c:	b580      	push	{r7, lr}
 800632e:	b086      	sub	sp, #24
 8006330:	af00      	add	r7, sp, #0
 8006332:	6078      	str	r0, [r7, #4]
 8006334:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8006336:	687b      	ldr	r3, [r7, #4]
 8006338:	2b00      	cmp	r3, #0
 800633a:	d101      	bne.n	8006340 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800633c:	2301      	movs	r3, #1
 800633e:	e19c      	b.n	800667a <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8006340:	4b8a      	ldr	r3, [pc, #552]	@ (800656c <HAL_RCC_ClockConfig+0x240>)
 8006342:	681b      	ldr	r3, [r3, #0]
 8006344:	f003 030f 	and.w	r3, r3, #15
 8006348:	683a      	ldr	r2, [r7, #0]
 800634a:	429a      	cmp	r2, r3
 800634c:	d910      	bls.n	8006370 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800634e:	4b87      	ldr	r3, [pc, #540]	@ (800656c <HAL_RCC_ClockConfig+0x240>)
 8006350:	681b      	ldr	r3, [r3, #0]
 8006352:	f023 020f 	bic.w	r2, r3, #15
 8006356:	4985      	ldr	r1, [pc, #532]	@ (800656c <HAL_RCC_ClockConfig+0x240>)
 8006358:	683b      	ldr	r3, [r7, #0]
 800635a:	4313      	orrs	r3, r2
 800635c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800635e:	4b83      	ldr	r3, [pc, #524]	@ (800656c <HAL_RCC_ClockConfig+0x240>)
 8006360:	681b      	ldr	r3, [r3, #0]
 8006362:	f003 030f 	and.w	r3, r3, #15
 8006366:	683a      	ldr	r2, [r7, #0]
 8006368:	429a      	cmp	r2, r3
 800636a:	d001      	beq.n	8006370 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 800636c:	2301      	movs	r3, #1
 800636e:	e184      	b.n	800667a <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8006370:	687b      	ldr	r3, [r7, #4]
 8006372:	681b      	ldr	r3, [r3, #0]
 8006374:	f003 0304 	and.w	r3, r3, #4
 8006378:	2b00      	cmp	r3, #0
 800637a:	d010      	beq.n	800639e <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 800637c:	687b      	ldr	r3, [r7, #4]
 800637e:	691a      	ldr	r2, [r3, #16]
 8006380:	4b7b      	ldr	r3, [pc, #492]	@ (8006570 <HAL_RCC_ClockConfig+0x244>)
 8006382:	699b      	ldr	r3, [r3, #24]
 8006384:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8006388:	429a      	cmp	r2, r3
 800638a:	d908      	bls.n	800639e <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 800638c:	4b78      	ldr	r3, [pc, #480]	@ (8006570 <HAL_RCC_ClockConfig+0x244>)
 800638e:	699b      	ldr	r3, [r3, #24]
 8006390:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8006394:	687b      	ldr	r3, [r7, #4]
 8006396:	691b      	ldr	r3, [r3, #16]
 8006398:	4975      	ldr	r1, [pc, #468]	@ (8006570 <HAL_RCC_ClockConfig+0x244>)
 800639a:	4313      	orrs	r3, r2
 800639c:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800639e:	687b      	ldr	r3, [r7, #4]
 80063a0:	681b      	ldr	r3, [r3, #0]
 80063a2:	f003 0308 	and.w	r3, r3, #8
 80063a6:	2b00      	cmp	r3, #0
 80063a8:	d010      	beq.n	80063cc <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 80063aa:	687b      	ldr	r3, [r7, #4]
 80063ac:	695a      	ldr	r2, [r3, #20]
 80063ae:	4b70      	ldr	r3, [pc, #448]	@ (8006570 <HAL_RCC_ClockConfig+0x244>)
 80063b0:	69db      	ldr	r3, [r3, #28]
 80063b2:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80063b6:	429a      	cmp	r2, r3
 80063b8:	d908      	bls.n	80063cc <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 80063ba:	4b6d      	ldr	r3, [pc, #436]	@ (8006570 <HAL_RCC_ClockConfig+0x244>)
 80063bc:	69db      	ldr	r3, [r3, #28]
 80063be:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80063c2:	687b      	ldr	r3, [r7, #4]
 80063c4:	695b      	ldr	r3, [r3, #20]
 80063c6:	496a      	ldr	r1, [pc, #424]	@ (8006570 <HAL_RCC_ClockConfig+0x244>)
 80063c8:	4313      	orrs	r3, r2
 80063ca:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#endif
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80063cc:	687b      	ldr	r3, [r7, #4]
 80063ce:	681b      	ldr	r3, [r3, #0]
 80063d0:	f003 0310 	and.w	r3, r3, #16
 80063d4:	2b00      	cmp	r3, #0
 80063d6:	d010      	beq.n	80063fa <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 80063d8:	687b      	ldr	r3, [r7, #4]
 80063da:	699a      	ldr	r2, [r3, #24]
 80063dc:	4b64      	ldr	r3, [pc, #400]	@ (8006570 <HAL_RCC_ClockConfig+0x244>)
 80063de:	69db      	ldr	r3, [r3, #28]
 80063e0:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 80063e4:	429a      	cmp	r2, r3
 80063e6:	d908      	bls.n	80063fa <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 80063e8:	4b61      	ldr	r3, [pc, #388]	@ (8006570 <HAL_RCC_ClockConfig+0x244>)
 80063ea:	69db      	ldr	r3, [r3, #28]
 80063ec:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80063f0:	687b      	ldr	r3, [r7, #4]
 80063f2:	699b      	ldr	r3, [r3, #24]
 80063f4:	495e      	ldr	r1, [pc, #376]	@ (8006570 <HAL_RCC_ClockConfig+0x244>)
 80063f6:	4313      	orrs	r3, r2
 80063f8:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 80063fa:	687b      	ldr	r3, [r7, #4]
 80063fc:	681b      	ldr	r3, [r3, #0]
 80063fe:	f003 0320 	and.w	r3, r3, #32
 8006402:	2b00      	cmp	r3, #0
 8006404:	d010      	beq.n	8006428 <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8006406:	687b      	ldr	r3, [r7, #4]
 8006408:	69da      	ldr	r2, [r3, #28]
 800640a:	4b59      	ldr	r3, [pc, #356]	@ (8006570 <HAL_RCC_ClockConfig+0x244>)
 800640c:	6a1b      	ldr	r3, [r3, #32]
 800640e:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8006412:	429a      	cmp	r2, r3
 8006414:	d908      	bls.n	8006428 <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8006416:	4b56      	ldr	r3, [pc, #344]	@ (8006570 <HAL_RCC_ClockConfig+0x244>)
 8006418:	6a1b      	ldr	r3, [r3, #32]
 800641a:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800641e:	687b      	ldr	r3, [r7, #4]
 8006420:	69db      	ldr	r3, [r3, #28]
 8006422:	4953      	ldr	r1, [pc, #332]	@ (8006570 <HAL_RCC_ClockConfig+0x244>)
 8006424:	4313      	orrs	r3, r2
 8006426:	620b      	str	r3, [r1, #32]
    }
#endif
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006428:	687b      	ldr	r3, [r7, #4]
 800642a:	681b      	ldr	r3, [r3, #0]
 800642c:	f003 0302 	and.w	r3, r3, #2
 8006430:	2b00      	cmp	r3, #0
 8006432:	d010      	beq.n	8006456 <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8006434:	687b      	ldr	r3, [r7, #4]
 8006436:	68da      	ldr	r2, [r3, #12]
 8006438:	4b4d      	ldr	r3, [pc, #308]	@ (8006570 <HAL_RCC_ClockConfig+0x244>)
 800643a:	699b      	ldr	r3, [r3, #24]
 800643c:	f003 030f 	and.w	r3, r3, #15
 8006440:	429a      	cmp	r2, r3
 8006442:	d908      	bls.n	8006456 <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006444:	4b4a      	ldr	r3, [pc, #296]	@ (8006570 <HAL_RCC_ClockConfig+0x244>)
 8006446:	699b      	ldr	r3, [r3, #24]
 8006448:	f023 020f 	bic.w	r2, r3, #15
 800644c:	687b      	ldr	r3, [r7, #4]
 800644e:	68db      	ldr	r3, [r3, #12]
 8006450:	4947      	ldr	r1, [pc, #284]	@ (8006570 <HAL_RCC_ClockConfig+0x244>)
 8006452:	4313      	orrs	r3, r2
 8006454:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*------------------------- SYSCLK Configuration -------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8006456:	687b      	ldr	r3, [r7, #4]
 8006458:	681b      	ldr	r3, [r3, #0]
 800645a:	f003 0301 	and.w	r3, r3, #1
 800645e:	2b00      	cmp	r3, #0
 8006460:	d055      	beq.n	800650e <HAL_RCC_ClockConfig+0x1e2>
  {
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 8006462:	4b43      	ldr	r3, [pc, #268]	@ (8006570 <HAL_RCC_ClockConfig+0x244>)
 8006464:	699b      	ldr	r3, [r3, #24]
 8006466:	f423 6270 	bic.w	r2, r3, #3840	@ 0xf00
 800646a:	687b      	ldr	r3, [r7, #4]
 800646c:	689b      	ldr	r3, [r3, #8]
 800646e:	4940      	ldr	r1, [pc, #256]	@ (8006570 <HAL_RCC_ClockConfig+0x244>)
 8006470:	4313      	orrs	r3, r2
 8006472:	618b      	str	r3, [r1, #24]
#else
    MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8006474:	687b      	ldr	r3, [r7, #4]
 8006476:	685b      	ldr	r3, [r3, #4]
 8006478:	2b02      	cmp	r3, #2
 800647a:	d107      	bne.n	800648c <HAL_RCC_ClockConfig+0x160>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800647c:	4b3c      	ldr	r3, [pc, #240]	@ (8006570 <HAL_RCC_ClockConfig+0x244>)
 800647e:	681b      	ldr	r3, [r3, #0]
 8006480:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006484:	2b00      	cmp	r3, #0
 8006486:	d121      	bne.n	80064cc <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8006488:	2301      	movs	r3, #1
 800648a:	e0f6      	b.n	800667a <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800648c:	687b      	ldr	r3, [r7, #4]
 800648e:	685b      	ldr	r3, [r3, #4]
 8006490:	2b03      	cmp	r3, #3
 8006492:	d107      	bne.n	80064a4 <HAL_RCC_ClockConfig+0x178>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8006494:	4b36      	ldr	r3, [pc, #216]	@ (8006570 <HAL_RCC_ClockConfig+0x244>)
 8006496:	681b      	ldr	r3, [r3, #0]
 8006498:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800649c:	2b00      	cmp	r3, #0
 800649e:	d115      	bne.n	80064cc <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 80064a0:	2301      	movs	r3, #1
 80064a2:	e0ea      	b.n	800667a <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* CSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 80064a4:	687b      	ldr	r3, [r7, #4]
 80064a6:	685b      	ldr	r3, [r3, #4]
 80064a8:	2b01      	cmp	r3, #1
 80064aa:	d107      	bne.n	80064bc <HAL_RCC_ClockConfig+0x190>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 80064ac:	4b30      	ldr	r3, [pc, #192]	@ (8006570 <HAL_RCC_ClockConfig+0x244>)
 80064ae:	681b      	ldr	r3, [r3, #0]
 80064b0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80064b4:	2b00      	cmp	r3, #0
 80064b6:	d109      	bne.n	80064cc <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 80064b8:	2301      	movs	r3, #1
 80064ba:	e0de      	b.n	800667a <HAL_RCC_ClockConfig+0x34e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80064bc:	4b2c      	ldr	r3, [pc, #176]	@ (8006570 <HAL_RCC_ClockConfig+0x244>)
 80064be:	681b      	ldr	r3, [r3, #0]
 80064c0:	f003 0304 	and.w	r3, r3, #4
 80064c4:	2b00      	cmp	r3, #0
 80064c6:	d101      	bne.n	80064cc <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 80064c8:	2301      	movs	r3, #1
 80064ca:	e0d6      	b.n	800667a <HAL_RCC_ClockConfig+0x34e>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80064cc:	4b28      	ldr	r3, [pc, #160]	@ (8006570 <HAL_RCC_ClockConfig+0x244>)
 80064ce:	691b      	ldr	r3, [r3, #16]
 80064d0:	f023 0207 	bic.w	r2, r3, #7
 80064d4:	687b      	ldr	r3, [r7, #4]
 80064d6:	685b      	ldr	r3, [r3, #4]
 80064d8:	4925      	ldr	r1, [pc, #148]	@ (8006570 <HAL_RCC_ClockConfig+0x244>)
 80064da:	4313      	orrs	r3, r2
 80064dc:	610b      	str	r3, [r1, #16]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80064de:	f7fc fa53 	bl	8002988 <HAL_GetTick>
 80064e2:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80064e4:	e00a      	b.n	80064fc <HAL_RCC_ClockConfig+0x1d0>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80064e6:	f7fc fa4f 	bl	8002988 <HAL_GetTick>
 80064ea:	4602      	mov	r2, r0
 80064ec:	697b      	ldr	r3, [r7, #20]
 80064ee:	1ad3      	subs	r3, r2, r3
 80064f0:	f241 3288 	movw	r2, #5000	@ 0x1388
 80064f4:	4293      	cmp	r3, r2
 80064f6:	d901      	bls.n	80064fc <HAL_RCC_ClockConfig+0x1d0>
      {
        return HAL_TIMEOUT;
 80064f8:	2303      	movs	r3, #3
 80064fa:	e0be      	b.n	800667a <HAL_RCC_ClockConfig+0x34e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80064fc:	4b1c      	ldr	r3, [pc, #112]	@ (8006570 <HAL_RCC_ClockConfig+0x244>)
 80064fe:	691b      	ldr	r3, [r3, #16]
 8006500:	f003 0238 	and.w	r2, r3, #56	@ 0x38
 8006504:	687b      	ldr	r3, [r7, #4]
 8006506:	685b      	ldr	r3, [r3, #4]
 8006508:	00db      	lsls	r3, r3, #3
 800650a:	429a      	cmp	r2, r3
 800650c:	d1eb      	bne.n	80064e6 <HAL_RCC_ClockConfig+0x1ba>

  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800650e:	687b      	ldr	r3, [r7, #4]
 8006510:	681b      	ldr	r3, [r3, #0]
 8006512:	f003 0302 	and.w	r3, r3, #2
 8006516:	2b00      	cmp	r3, #0
 8006518:	d010      	beq.n	800653c <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 800651a:	687b      	ldr	r3, [r7, #4]
 800651c:	68da      	ldr	r2, [r3, #12]
 800651e:	4b14      	ldr	r3, [pc, #80]	@ (8006570 <HAL_RCC_ClockConfig+0x244>)
 8006520:	699b      	ldr	r3, [r3, #24]
 8006522:	f003 030f 	and.w	r3, r3, #15
 8006526:	429a      	cmp	r2, r3
 8006528:	d208      	bcs.n	800653c <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800652a:	4b11      	ldr	r3, [pc, #68]	@ (8006570 <HAL_RCC_ClockConfig+0x244>)
 800652c:	699b      	ldr	r3, [r3, #24]
 800652e:	f023 020f 	bic.w	r2, r3, #15
 8006532:	687b      	ldr	r3, [r7, #4]
 8006534:	68db      	ldr	r3, [r3, #12]
 8006536:	490e      	ldr	r1, [pc, #56]	@ (8006570 <HAL_RCC_ClockConfig+0x244>)
 8006538:	4313      	orrs	r3, r2
 800653a:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800653c:	4b0b      	ldr	r3, [pc, #44]	@ (800656c <HAL_RCC_ClockConfig+0x240>)
 800653e:	681b      	ldr	r3, [r3, #0]
 8006540:	f003 030f 	and.w	r3, r3, #15
 8006544:	683a      	ldr	r2, [r7, #0]
 8006546:	429a      	cmp	r2, r3
 8006548:	d214      	bcs.n	8006574 <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800654a:	4b08      	ldr	r3, [pc, #32]	@ (800656c <HAL_RCC_ClockConfig+0x240>)
 800654c:	681b      	ldr	r3, [r3, #0]
 800654e:	f023 020f 	bic.w	r2, r3, #15
 8006552:	4906      	ldr	r1, [pc, #24]	@ (800656c <HAL_RCC_ClockConfig+0x240>)
 8006554:	683b      	ldr	r3, [r7, #0]
 8006556:	4313      	orrs	r3, r2
 8006558:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800655a:	4b04      	ldr	r3, [pc, #16]	@ (800656c <HAL_RCC_ClockConfig+0x240>)
 800655c:	681b      	ldr	r3, [r3, #0]
 800655e:	f003 030f 	and.w	r3, r3, #15
 8006562:	683a      	ldr	r2, [r7, #0]
 8006564:	429a      	cmp	r2, r3
 8006566:	d005      	beq.n	8006574 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 8006568:	2301      	movs	r3, #1
 800656a:	e086      	b.n	800667a <HAL_RCC_ClockConfig+0x34e>
 800656c:	52002000 	.word	0x52002000
 8006570:	58024400 	.word	0x58024400
    }
  }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8006574:	687b      	ldr	r3, [r7, #4]
 8006576:	681b      	ldr	r3, [r3, #0]
 8006578:	f003 0304 	and.w	r3, r3, #4
 800657c:	2b00      	cmp	r3, #0
 800657e:	d010      	beq.n	80065a2 <HAL_RCC_ClockConfig+0x276>
  {
#if defined(RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8006580:	687b      	ldr	r3, [r7, #4]
 8006582:	691a      	ldr	r2, [r3, #16]
 8006584:	4b3f      	ldr	r3, [pc, #252]	@ (8006684 <HAL_RCC_ClockConfig+0x358>)
 8006586:	699b      	ldr	r3, [r3, #24]
 8006588:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800658c:	429a      	cmp	r2, r3
 800658e:	d208      	bcs.n	80065a2 <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8006590:	4b3c      	ldr	r3, [pc, #240]	@ (8006684 <HAL_RCC_ClockConfig+0x358>)
 8006592:	699b      	ldr	r3, [r3, #24]
 8006594:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8006598:	687b      	ldr	r3, [r7, #4]
 800659a:	691b      	ldr	r3, [r3, #16]
 800659c:	4939      	ldr	r1, [pc, #228]	@ (8006684 <HAL_RCC_ClockConfig+0x358>)
 800659e:	4313      	orrs	r3, r2
 80065a0:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80065a2:	687b      	ldr	r3, [r7, #4]
 80065a4:	681b      	ldr	r3, [r3, #0]
 80065a6:	f003 0308 	and.w	r3, r3, #8
 80065aa:	2b00      	cmp	r3, #0
 80065ac:	d010      	beq.n	80065d0 <HAL_RCC_ClockConfig+0x2a4>
  {
#if defined(RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 80065ae:	687b      	ldr	r3, [r7, #4]
 80065b0:	695a      	ldr	r2, [r3, #20]
 80065b2:	4b34      	ldr	r3, [pc, #208]	@ (8006684 <HAL_RCC_ClockConfig+0x358>)
 80065b4:	69db      	ldr	r3, [r3, #28]
 80065b6:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80065ba:	429a      	cmp	r2, r3
 80065bc:	d208      	bcs.n	80065d0 <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 80065be:	4b31      	ldr	r3, [pc, #196]	@ (8006684 <HAL_RCC_ClockConfig+0x358>)
 80065c0:	69db      	ldr	r3, [r3, #28]
 80065c2:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80065c6:	687b      	ldr	r3, [r7, #4]
 80065c8:	695b      	ldr	r3, [r3, #20]
 80065ca:	492e      	ldr	r1, [pc, #184]	@ (8006684 <HAL_RCC_ClockConfig+0x358>)
 80065cc:	4313      	orrs	r3, r2
 80065ce:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80065d0:	687b      	ldr	r3, [r7, #4]
 80065d2:	681b      	ldr	r3, [r3, #0]
 80065d4:	f003 0310 	and.w	r3, r3, #16
 80065d8:	2b00      	cmp	r3, #0
 80065da:	d010      	beq.n	80065fe <HAL_RCC_ClockConfig+0x2d2>
  {
#if defined (RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 80065dc:	687b      	ldr	r3, [r7, #4]
 80065de:	699a      	ldr	r2, [r3, #24]
 80065e0:	4b28      	ldr	r3, [pc, #160]	@ (8006684 <HAL_RCC_ClockConfig+0x358>)
 80065e2:	69db      	ldr	r3, [r3, #28]
 80065e4:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 80065e8:	429a      	cmp	r2, r3
 80065ea:	d208      	bcs.n	80065fe <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 80065ec:	4b25      	ldr	r3, [pc, #148]	@ (8006684 <HAL_RCC_ClockConfig+0x358>)
 80065ee:	69db      	ldr	r3, [r3, #28]
 80065f0:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80065f4:	687b      	ldr	r3, [r7, #4]
 80065f6:	699b      	ldr	r3, [r3, #24]
 80065f8:	4922      	ldr	r1, [pc, #136]	@ (8006684 <HAL_RCC_ClockConfig+0x358>)
 80065fa:	4313      	orrs	r3, r2
 80065fc:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 80065fe:	687b      	ldr	r3, [r7, #4]
 8006600:	681b      	ldr	r3, [r3, #0]
 8006602:	f003 0320 	and.w	r3, r3, #32
 8006606:	2b00      	cmp	r3, #0
 8006608:	d010      	beq.n	800662c <HAL_RCC_ClockConfig+0x300>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 800660a:	687b      	ldr	r3, [r7, #4]
 800660c:	69da      	ldr	r2, [r3, #28]
 800660e:	4b1d      	ldr	r3, [pc, #116]	@ (8006684 <HAL_RCC_ClockConfig+0x358>)
 8006610:	6a1b      	ldr	r3, [r3, #32]
 8006612:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8006616:	429a      	cmp	r2, r3
 8006618:	d208      	bcs.n	800662c <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 800661a:	4b1a      	ldr	r3, [pc, #104]	@ (8006684 <HAL_RCC_ClockConfig+0x358>)
 800661c:	6a1b      	ldr	r3, [r3, #32]
 800661e:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8006622:	687b      	ldr	r3, [r7, #4]
 8006624:	69db      	ldr	r3, [r3, #28]
 8006626:	4917      	ldr	r1, [pc, #92]	@ (8006684 <HAL_RCC_ClockConfig+0x358>)
 8006628:	4313      	orrs	r3, r2
 800662a:	620b      	str	r3, [r1, #32]
#endif
  }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 800662c:	f000 f834 	bl	8006698 <HAL_RCC_GetSysClockFreq>
 8006630:	4602      	mov	r2, r0
 8006632:	4b14      	ldr	r3, [pc, #80]	@ (8006684 <HAL_RCC_ClockConfig+0x358>)
 8006634:	699b      	ldr	r3, [r3, #24]
 8006636:	0a1b      	lsrs	r3, r3, #8
 8006638:	f003 030f 	and.w	r3, r3, #15
 800663c:	4912      	ldr	r1, [pc, #72]	@ (8006688 <HAL_RCC_ClockConfig+0x35c>)
 800663e:	5ccb      	ldrb	r3, [r1, r3]
 8006640:	f003 031f 	and.w	r3, r3, #31
 8006644:	fa22 f303 	lsr.w	r3, r2, r3
 8006648:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800664a:	4b0e      	ldr	r3, [pc, #56]	@ (8006684 <HAL_RCC_ClockConfig+0x358>)
 800664c:	699b      	ldr	r3, [r3, #24]
 800664e:	f003 030f 	and.w	r3, r3, #15
 8006652:	4a0d      	ldr	r2, [pc, #52]	@ (8006688 <HAL_RCC_ClockConfig+0x35c>)
 8006654:	5cd3      	ldrb	r3, [r2, r3]
 8006656:	f003 031f 	and.w	r3, r3, #31
 800665a:	693a      	ldr	r2, [r7, #16]
 800665c:	fa22 f303 	lsr.w	r3, r2, r3
 8006660:	4a0a      	ldr	r2, [pc, #40]	@ (800668c <HAL_RCC_ClockConfig+0x360>)
 8006662:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8006664:	4a0a      	ldr	r2, [pc, #40]	@ (8006690 <HAL_RCC_ClockConfig+0x364>)
 8006666:	693b      	ldr	r3, [r7, #16]
 8006668:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 800666a:	4b0a      	ldr	r3, [pc, #40]	@ (8006694 <HAL_RCC_ClockConfig+0x368>)
 800666c:	681b      	ldr	r3, [r3, #0]
 800666e:	4618      	mov	r0, r3
 8006670:	f7fb fde0 	bl	8002234 <HAL_InitTick>
 8006674:	4603      	mov	r3, r0
 8006676:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 8006678:	7bfb      	ldrb	r3, [r7, #15]
}
 800667a:	4618      	mov	r0, r3
 800667c:	3718      	adds	r7, #24
 800667e:	46bd      	mov	sp, r7
 8006680:	bd80      	pop	{r7, pc}
 8006682:	bf00      	nop
 8006684:	58024400 	.word	0x58024400
 8006688:	08022e34 	.word	0x08022e34
 800668c:	24000004 	.word	0x24000004
 8006690:	24000000 	.word	0x24000000
 8006694:	24000008 	.word	0x24000008

08006698 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006698:	b480      	push	{r7}
 800669a:	b089      	sub	sp, #36	@ 0x24
 800669c:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 800669e:	4bb3      	ldr	r3, [pc, #716]	@ (800696c <HAL_RCC_GetSysClockFreq+0x2d4>)
 80066a0:	691b      	ldr	r3, [r3, #16]
 80066a2:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80066a6:	2b18      	cmp	r3, #24
 80066a8:	f200 8155 	bhi.w	8006956 <HAL_RCC_GetSysClockFreq+0x2be>
 80066ac:	a201      	add	r2, pc, #4	@ (adr r2, 80066b4 <HAL_RCC_GetSysClockFreq+0x1c>)
 80066ae:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80066b2:	bf00      	nop
 80066b4:	08006719 	.word	0x08006719
 80066b8:	08006957 	.word	0x08006957
 80066bc:	08006957 	.word	0x08006957
 80066c0:	08006957 	.word	0x08006957
 80066c4:	08006957 	.word	0x08006957
 80066c8:	08006957 	.word	0x08006957
 80066cc:	08006957 	.word	0x08006957
 80066d0:	08006957 	.word	0x08006957
 80066d4:	0800673f 	.word	0x0800673f
 80066d8:	08006957 	.word	0x08006957
 80066dc:	08006957 	.word	0x08006957
 80066e0:	08006957 	.word	0x08006957
 80066e4:	08006957 	.word	0x08006957
 80066e8:	08006957 	.word	0x08006957
 80066ec:	08006957 	.word	0x08006957
 80066f0:	08006957 	.word	0x08006957
 80066f4:	08006745 	.word	0x08006745
 80066f8:	08006957 	.word	0x08006957
 80066fc:	08006957 	.word	0x08006957
 8006700:	08006957 	.word	0x08006957
 8006704:	08006957 	.word	0x08006957
 8006708:	08006957 	.word	0x08006957
 800670c:	08006957 	.word	0x08006957
 8006710:	08006957 	.word	0x08006957
 8006714:	0800674b 	.word	0x0800674b
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8006718:	4b94      	ldr	r3, [pc, #592]	@ (800696c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800671a:	681b      	ldr	r3, [r3, #0]
 800671c:	f003 0320 	and.w	r3, r3, #32
 8006720:	2b00      	cmp	r3, #0
 8006722:	d009      	beq.n	8006738 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8006724:	4b91      	ldr	r3, [pc, #580]	@ (800696c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006726:	681b      	ldr	r3, [r3, #0]
 8006728:	08db      	lsrs	r3, r3, #3
 800672a:	f003 0303 	and.w	r3, r3, #3
 800672e:	4a90      	ldr	r2, [pc, #576]	@ (8006970 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8006730:	fa22 f303 	lsr.w	r3, r2, r3
 8006734:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 8006736:	e111      	b.n	800695c <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 8006738:	4b8d      	ldr	r3, [pc, #564]	@ (8006970 <HAL_RCC_GetSysClockFreq+0x2d8>)
 800673a:	61bb      	str	r3, [r7, #24]
      break;
 800673c:	e10e      	b.n	800695c <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 800673e:	4b8d      	ldr	r3, [pc, #564]	@ (8006974 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8006740:	61bb      	str	r3, [r7, #24]
      break;
 8006742:	e10b      	b.n	800695c <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 8006744:	4b8c      	ldr	r3, [pc, #560]	@ (8006978 <HAL_RCC_GetSysClockFreq+0x2e0>)
 8006746:	61bb      	str	r3, [r7, #24]
      break;
 8006748:	e108      	b.n	800695c <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800674a:	4b88      	ldr	r3, [pc, #544]	@ (800696c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800674c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800674e:	f003 0303 	and.w	r3, r3, #3
 8006752:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 8006754:	4b85      	ldr	r3, [pc, #532]	@ (800696c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006756:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006758:	091b      	lsrs	r3, r3, #4
 800675a:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800675e:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 8006760:	4b82      	ldr	r3, [pc, #520]	@ (800696c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006762:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006764:	f003 0301 	and.w	r3, r3, #1
 8006768:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 800676a:	4b80      	ldr	r3, [pc, #512]	@ (800696c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800676c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800676e:	08db      	lsrs	r3, r3, #3
 8006770:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8006774:	68fa      	ldr	r2, [r7, #12]
 8006776:	fb02 f303 	mul.w	r3, r2, r3
 800677a:	ee07 3a90 	vmov	s15, r3
 800677e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006782:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 8006786:	693b      	ldr	r3, [r7, #16]
 8006788:	2b00      	cmp	r3, #0
 800678a:	f000 80e1 	beq.w	8006950 <HAL_RCC_GetSysClockFreq+0x2b8>
 800678e:	697b      	ldr	r3, [r7, #20]
 8006790:	2b02      	cmp	r3, #2
 8006792:	f000 8083 	beq.w	800689c <HAL_RCC_GetSysClockFreq+0x204>
 8006796:	697b      	ldr	r3, [r7, #20]
 8006798:	2b02      	cmp	r3, #2
 800679a:	f200 80a1 	bhi.w	80068e0 <HAL_RCC_GetSysClockFreq+0x248>
 800679e:	697b      	ldr	r3, [r7, #20]
 80067a0:	2b00      	cmp	r3, #0
 80067a2:	d003      	beq.n	80067ac <HAL_RCC_GetSysClockFreq+0x114>
 80067a4:	697b      	ldr	r3, [r7, #20]
 80067a6:	2b01      	cmp	r3, #1
 80067a8:	d056      	beq.n	8006858 <HAL_RCC_GetSysClockFreq+0x1c0>
 80067aa:	e099      	b.n	80068e0 <HAL_RCC_GetSysClockFreq+0x248>
      {
        switch (pllsource)
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80067ac:	4b6f      	ldr	r3, [pc, #444]	@ (800696c <HAL_RCC_GetSysClockFreq+0x2d4>)
 80067ae:	681b      	ldr	r3, [r3, #0]
 80067b0:	f003 0320 	and.w	r3, r3, #32
 80067b4:	2b00      	cmp	r3, #0
 80067b6:	d02d      	beq.n	8006814 <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80067b8:	4b6c      	ldr	r3, [pc, #432]	@ (800696c <HAL_RCC_GetSysClockFreq+0x2d4>)
 80067ba:	681b      	ldr	r3, [r3, #0]
 80067bc:	08db      	lsrs	r3, r3, #3
 80067be:	f003 0303 	and.w	r3, r3, #3
 80067c2:	4a6b      	ldr	r2, [pc, #428]	@ (8006970 <HAL_RCC_GetSysClockFreq+0x2d8>)
 80067c4:	fa22 f303 	lsr.w	r3, r2, r3
 80067c8:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80067ca:	687b      	ldr	r3, [r7, #4]
 80067cc:	ee07 3a90 	vmov	s15, r3
 80067d0:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80067d4:	693b      	ldr	r3, [r7, #16]
 80067d6:	ee07 3a90 	vmov	s15, r3
 80067da:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80067de:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80067e2:	4b62      	ldr	r3, [pc, #392]	@ (800696c <HAL_RCC_GetSysClockFreq+0x2d4>)
 80067e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80067e6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80067ea:	ee07 3a90 	vmov	s15, r3
 80067ee:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80067f2:	ed97 6a02 	vldr	s12, [r7, #8]
 80067f6:	eddf 5a61 	vldr	s11, [pc, #388]	@ 800697c <HAL_RCC_GetSysClockFreq+0x2e4>
 80067fa:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80067fe:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006802:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006806:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800680a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800680e:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 8006812:	e087      	b.n	8006924 <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8006814:	693b      	ldr	r3, [r7, #16]
 8006816:	ee07 3a90 	vmov	s15, r3
 800681a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800681e:	eddf 6a58 	vldr	s13, [pc, #352]	@ 8006980 <HAL_RCC_GetSysClockFreq+0x2e8>
 8006822:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006826:	4b51      	ldr	r3, [pc, #324]	@ (800696c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006828:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800682a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800682e:	ee07 3a90 	vmov	s15, r3
 8006832:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006836:	ed97 6a02 	vldr	s12, [r7, #8]
 800683a:	eddf 5a50 	vldr	s11, [pc, #320]	@ 800697c <HAL_RCC_GetSysClockFreq+0x2e4>
 800683e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006842:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006846:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800684a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800684e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006852:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8006856:	e065      	b.n	8006924 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8006858:	693b      	ldr	r3, [r7, #16]
 800685a:	ee07 3a90 	vmov	s15, r3
 800685e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006862:	eddf 6a48 	vldr	s13, [pc, #288]	@ 8006984 <HAL_RCC_GetSysClockFreq+0x2ec>
 8006866:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800686a:	4b40      	ldr	r3, [pc, #256]	@ (800696c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800686c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800686e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006872:	ee07 3a90 	vmov	s15, r3
 8006876:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800687a:	ed97 6a02 	vldr	s12, [r7, #8]
 800687e:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 800697c <HAL_RCC_GetSysClockFreq+0x2e4>
 8006882:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006886:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800688a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800688e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006892:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006896:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800689a:	e043      	b.n	8006924 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800689c:	693b      	ldr	r3, [r7, #16]
 800689e:	ee07 3a90 	vmov	s15, r3
 80068a2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80068a6:	eddf 6a38 	vldr	s13, [pc, #224]	@ 8006988 <HAL_RCC_GetSysClockFreq+0x2f0>
 80068aa:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80068ae:	4b2f      	ldr	r3, [pc, #188]	@ (800696c <HAL_RCC_GetSysClockFreq+0x2d4>)
 80068b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80068b2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80068b6:	ee07 3a90 	vmov	s15, r3
 80068ba:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80068be:	ed97 6a02 	vldr	s12, [r7, #8]
 80068c2:	eddf 5a2e 	vldr	s11, [pc, #184]	@ 800697c <HAL_RCC_GetSysClockFreq+0x2e4>
 80068c6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80068ca:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80068ce:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80068d2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80068d6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80068da:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 80068de:	e021      	b.n	8006924 <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80068e0:	693b      	ldr	r3, [r7, #16]
 80068e2:	ee07 3a90 	vmov	s15, r3
 80068e6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80068ea:	eddf 6a26 	vldr	s13, [pc, #152]	@ 8006984 <HAL_RCC_GetSysClockFreq+0x2ec>
 80068ee:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80068f2:	4b1e      	ldr	r3, [pc, #120]	@ (800696c <HAL_RCC_GetSysClockFreq+0x2d4>)
 80068f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80068f6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80068fa:	ee07 3a90 	vmov	s15, r3
 80068fe:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006902:	ed97 6a02 	vldr	s12, [r7, #8]
 8006906:	eddf 5a1d 	vldr	s11, [pc, #116]	@ 800697c <HAL_RCC_GetSysClockFreq+0x2e4>
 800690a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800690e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006912:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006916:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800691a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800691e:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8006922:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 8006924:	4b11      	ldr	r3, [pc, #68]	@ (800696c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006926:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006928:	0a5b      	lsrs	r3, r3, #9
 800692a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800692e:	3301      	adds	r3, #1
 8006930:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 8006932:	683b      	ldr	r3, [r7, #0]
 8006934:	ee07 3a90 	vmov	s15, r3
 8006938:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800693c:	edd7 6a07 	vldr	s13, [r7, #28]
 8006940:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006944:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006948:	ee17 3a90 	vmov	r3, s15
 800694c:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 800694e:	e005      	b.n	800695c <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 8006950:	2300      	movs	r3, #0
 8006952:	61bb      	str	r3, [r7, #24]
      break;
 8006954:	e002      	b.n	800695c <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 8006956:	4b07      	ldr	r3, [pc, #28]	@ (8006974 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8006958:	61bb      	str	r3, [r7, #24]
      break;
 800695a:	bf00      	nop
  }

  return sysclockfreq;
 800695c:	69bb      	ldr	r3, [r7, #24]
}
 800695e:	4618      	mov	r0, r3
 8006960:	3724      	adds	r7, #36	@ 0x24
 8006962:	46bd      	mov	sp, r7
 8006964:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006968:	4770      	bx	lr
 800696a:	bf00      	nop
 800696c:	58024400 	.word	0x58024400
 8006970:	03d09000 	.word	0x03d09000
 8006974:	003d0900 	.word	0x003d0900
 8006978:	007a1200 	.word	0x007a1200
 800697c:	46000000 	.word	0x46000000
 8006980:	4c742400 	.word	0x4c742400
 8006984:	4a742400 	.word	0x4a742400
 8006988:	4af42400 	.word	0x4af42400

0800698c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800698c:	b580      	push	{r7, lr}
 800698e:	b082      	sub	sp, #8
 8006990:	af00      	add	r7, sp, #0
  uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 8006992:	f7ff fe81 	bl	8006698 <HAL_RCC_GetSysClockFreq>
 8006996:	4602      	mov	r2, r0
 8006998:	4b10      	ldr	r3, [pc, #64]	@ (80069dc <HAL_RCC_GetHCLKFreq+0x50>)
 800699a:	699b      	ldr	r3, [r3, #24]
 800699c:	0a1b      	lsrs	r3, r3, #8
 800699e:	f003 030f 	and.w	r3, r3, #15
 80069a2:	490f      	ldr	r1, [pc, #60]	@ (80069e0 <HAL_RCC_GetHCLKFreq+0x54>)
 80069a4:	5ccb      	ldrb	r3, [r1, r3]
 80069a6:	f003 031f 	and.w	r3, r3, #31
 80069aa:	fa22 f303 	lsr.w	r3, r2, r3
 80069ae:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80069b0:	4b0a      	ldr	r3, [pc, #40]	@ (80069dc <HAL_RCC_GetHCLKFreq+0x50>)
 80069b2:	699b      	ldr	r3, [r3, #24]
 80069b4:	f003 030f 	and.w	r3, r3, #15
 80069b8:	4a09      	ldr	r2, [pc, #36]	@ (80069e0 <HAL_RCC_GetHCLKFreq+0x54>)
 80069ba:	5cd3      	ldrb	r3, [r2, r3]
 80069bc:	f003 031f 	and.w	r3, r3, #31
 80069c0:	687a      	ldr	r2, [r7, #4]
 80069c2:	fa22 f303 	lsr.w	r3, r2, r3
 80069c6:	4a07      	ldr	r2, [pc, #28]	@ (80069e4 <HAL_RCC_GetHCLKFreq+0x58>)
 80069c8:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 80069ca:	4a07      	ldr	r2, [pc, #28]	@ (80069e8 <HAL_RCC_GetHCLKFreq+0x5c>)
 80069cc:	687b      	ldr	r3, [r7, #4]
 80069ce:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 80069d0:	4b04      	ldr	r3, [pc, #16]	@ (80069e4 <HAL_RCC_GetHCLKFreq+0x58>)
 80069d2:	681b      	ldr	r3, [r3, #0]
}
 80069d4:	4618      	mov	r0, r3
 80069d6:	3708      	adds	r7, #8
 80069d8:	46bd      	mov	sp, r7
 80069da:	bd80      	pop	{r7, pc}
 80069dc:	58024400 	.word	0x58024400
 80069e0:	08022e34 	.word	0x08022e34
 80069e4:	24000004 	.word	0x24000004
 80069e8:	24000000 	.word	0x24000000

080069ec <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80069ec:	b580      	push	{r7, lr}
 80069ee:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1) >> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 80069f0:	f7ff ffcc 	bl	800698c <HAL_RCC_GetHCLKFreq>
 80069f4:	4602      	mov	r2, r0
 80069f6:	4b06      	ldr	r3, [pc, #24]	@ (8006a10 <HAL_RCC_GetPCLK1Freq+0x24>)
 80069f8:	69db      	ldr	r3, [r3, #28]
 80069fa:	091b      	lsrs	r3, r3, #4
 80069fc:	f003 0307 	and.w	r3, r3, #7
 8006a00:	4904      	ldr	r1, [pc, #16]	@ (8006a14 <HAL_RCC_GetPCLK1Freq+0x28>)
 8006a02:	5ccb      	ldrb	r3, [r1, r3]
 8006a04:	f003 031f 	and.w	r3, r3, #31
 8006a08:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1) >> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 8006a0c:	4618      	mov	r0, r3
 8006a0e:	bd80      	pop	{r7, pc}
 8006a10:	58024400 	.word	0x58024400
 8006a14:	08022e34 	.word	0x08022e34

08006a18 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8006a18:	b580      	push	{r7, lr}
 8006a1a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2) >> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 8006a1c:	f7ff ffb6 	bl	800698c <HAL_RCC_GetHCLKFreq>
 8006a20:	4602      	mov	r2, r0
 8006a22:	4b06      	ldr	r3, [pc, #24]	@ (8006a3c <HAL_RCC_GetPCLK2Freq+0x24>)
 8006a24:	69db      	ldr	r3, [r3, #28]
 8006a26:	0a1b      	lsrs	r3, r3, #8
 8006a28:	f003 0307 	and.w	r3, r3, #7
 8006a2c:	4904      	ldr	r1, [pc, #16]	@ (8006a40 <HAL_RCC_GetPCLK2Freq+0x28>)
 8006a2e:	5ccb      	ldrb	r3, [r1, r3]
 8006a30:	f003 031f 	and.w	r3, r3, #31
 8006a34:	fa22 f303 	lsr.w	r3, r2, r3
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2) >> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 8006a38:	4618      	mov	r0, r3
 8006a3a:	bd80      	pop	{r7, pc}
 8006a3c:	58024400 	.word	0x58024400
 8006a40:	08022e34 	.word	0x08022e34

08006a44 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency: Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8006a44:	b480      	push	{r7}
 8006a46:	b083      	sub	sp, #12
 8006a48:	af00      	add	r7, sp, #0
 8006a4a:	6078      	str	r0, [r7, #4]
 8006a4c:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_D1PCLK1 | RCC_CLOCKTYPE_PCLK1 |
 8006a4e:	687b      	ldr	r3, [r7, #4]
 8006a50:	223f      	movs	r2, #63	@ 0x3f
 8006a52:	601a      	str	r2, [r3, #0]
                                 RCC_CLOCKTYPE_PCLK2 |  RCC_CLOCKTYPE_D3PCLK1  ;

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8006a54:	4b1a      	ldr	r3, [pc, #104]	@ (8006ac0 <HAL_RCC_GetClockConfig+0x7c>)
 8006a56:	691b      	ldr	r3, [r3, #16]
 8006a58:	f003 0207 	and.w	r2, r3, #7
 8006a5c:	687b      	ldr	r3, [r7, #4]
 8006a5e:	605a      	str	r2, [r3, #4]

#if defined(RCC_D1CFGR_D1CPRE)
  /* Get the SYSCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKDivider = (uint32_t)(RCC->D1CFGR & RCC_D1CFGR_D1CPRE);
 8006a60:	4b17      	ldr	r3, [pc, #92]	@ (8006ac0 <HAL_RCC_GetClockConfig+0x7c>)
 8006a62:	699b      	ldr	r3, [r3, #24]
 8006a64:	f403 6270 	and.w	r2, r3, #3840	@ 0xf00
 8006a68:	687b      	ldr	r3, [r7, #4]
 8006a6a:	609a      	str	r2, [r3, #8]

  /* Get the D1HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->D1CFGR & RCC_D1CFGR_HPRE);
 8006a6c:	4b14      	ldr	r3, [pc, #80]	@ (8006ac0 <HAL_RCC_GetClockConfig+0x7c>)
 8006a6e:	699b      	ldr	r3, [r3, #24]
 8006a70:	f003 020f 	and.w	r2, r3, #15
 8006a74:	687b      	ldr	r3, [r7, #4]
 8006a76:	60da      	str	r2, [r3, #12]

  /* Get the APB3 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB3CLKDivider = (uint32_t)(RCC->D1CFGR & RCC_D1CFGR_D1PPRE);
 8006a78:	4b11      	ldr	r3, [pc, #68]	@ (8006ac0 <HAL_RCC_GetClockConfig+0x7c>)
 8006a7a:	699b      	ldr	r3, [r3, #24]
 8006a7c:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8006a80:	687b      	ldr	r3, [r7, #4]
 8006a82:	611a      	str	r2, [r3, #16]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1);
 8006a84:	4b0e      	ldr	r3, [pc, #56]	@ (8006ac0 <HAL_RCC_GetClockConfig+0x7c>)
 8006a86:	69db      	ldr	r3, [r3, #28]
 8006a88:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8006a8c:	687b      	ldr	r3, [r7, #4]
 8006a8e:	615a      	str	r2, [r3, #20]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2);
 8006a90:	4b0b      	ldr	r3, [pc, #44]	@ (8006ac0 <HAL_RCC_GetClockConfig+0x7c>)
 8006a92:	69db      	ldr	r3, [r3, #28]
 8006a94:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8006a98:	687b      	ldr	r3, [r7, #4]
 8006a9a:	619a      	str	r2, [r3, #24]

  /* Get the APB4 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB4CLKDivider = (uint32_t)(RCC->D3CFGR & RCC_D3CFGR_D3PPRE);
 8006a9c:	4b08      	ldr	r3, [pc, #32]	@ (8006ac0 <HAL_RCC_GetClockConfig+0x7c>)
 8006a9e:	6a1b      	ldr	r3, [r3, #32]
 8006aa0:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8006aa4:	687b      	ldr	r3, [r7, #4]
 8006aa6:	61da      	str	r2, [r3, #28]
  /* Get the APB4 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB4CLKDivider = (uint32_t)(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE);
#endif

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8006aa8:	4b06      	ldr	r3, [pc, #24]	@ (8006ac4 <HAL_RCC_GetClockConfig+0x80>)
 8006aaa:	681b      	ldr	r3, [r3, #0]
 8006aac:	f003 020f 	and.w	r2, r3, #15
 8006ab0:	683b      	ldr	r3, [r7, #0]
 8006ab2:	601a      	str	r2, [r3, #0]
}
 8006ab4:	bf00      	nop
 8006ab6:	370c      	adds	r7, #12
 8006ab8:	46bd      	mov	sp, r7
 8006aba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006abe:	4770      	bx	lr
 8006ac0:	58024400 	.word	0x58024400
 8006ac4:	52002000 	.word	0x52002000

08006ac8 <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8006ac8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006acc:	b0ca      	sub	sp, #296	@ 0x128
 8006ace:	af00      	add	r7, sp, #0
 8006ad0:	f8c7 0114 	str.w	r0, [r7, #276]	@ 0x114
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8006ad4:	2300      	movs	r3, #0
 8006ad6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8006ada:	2300      	movs	r3, #0
 8006adc:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8006ae0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006ae4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006ae8:	f002 6400 	and.w	r4, r2, #134217728	@ 0x8000000
 8006aec:	2500      	movs	r5, #0
 8006aee:	ea54 0305 	orrs.w	r3, r4, r5
 8006af2:	d049      	beq.n	8006b88 <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {

    switch (PeriphClkInit->SpdifrxClockSelection)
 8006af4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006af8:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8006afa:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8006afe:	d02f      	beq.n	8006b60 <HAL_RCCEx_PeriphCLKConfig+0x98>
 8006b00:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8006b04:	d828      	bhi.n	8006b58 <HAL_RCCEx_PeriphCLKConfig+0x90>
 8006b06:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8006b0a:	d01a      	beq.n	8006b42 <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8006b0c:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8006b10:	d822      	bhi.n	8006b58 <HAL_RCCEx_PeriphCLKConfig+0x90>
 8006b12:	2b00      	cmp	r3, #0
 8006b14:	d003      	beq.n	8006b1e <HAL_RCCEx_PeriphCLKConfig+0x56>
 8006b16:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8006b1a:	d007      	beq.n	8006b2c <HAL_RCCEx_PeriphCLKConfig+0x64>
 8006b1c:	e01c      	b.n	8006b58 <HAL_RCCEx_PeriphCLKConfig+0x90>
    {
      case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
        /* Enable PLL1Q Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006b1e:	4bb8      	ldr	r3, [pc, #736]	@ (8006e00 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8006b20:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006b22:	4ab7      	ldr	r2, [pc, #732]	@ (8006e00 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8006b24:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8006b28:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8006b2a:	e01a      	b.n	8006b62 <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8006b2c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006b30:	3308      	adds	r3, #8
 8006b32:	2102      	movs	r1, #2
 8006b34:	4618      	mov	r0, r3
 8006b36:	f001 fc8f 	bl	8008458 <RCCEx_PLL2_Config>
 8006b3a:	4603      	mov	r3, r0
 8006b3c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8006b40:	e00f      	b.n	8006b62 <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8006b42:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006b46:	3328      	adds	r3, #40	@ 0x28
 8006b48:	2102      	movs	r1, #2
 8006b4a:	4618      	mov	r0, r3
 8006b4c:	f001 fd36 	bl	80085bc <RCCEx_PLL3_Config>
 8006b50:	4603      	mov	r3, r0
 8006b52:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8006b56:	e004      	b.n	8006b62 <HAL_RCCEx_PeriphCLKConfig+0x9a>
        /* Internal OSC clock is used as source of SPDIFRX clock*/
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006b58:	2301      	movs	r3, #1
 8006b5a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8006b5e:	e000      	b.n	8006b62 <HAL_RCCEx_PeriphCLKConfig+0x9a>
        break;
 8006b60:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006b62:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006b66:	2b00      	cmp	r3, #0
 8006b68:	d10a      	bne.n	8006b80 <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 8006b6a:	4ba5      	ldr	r3, [pc, #660]	@ (8006e00 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8006b6c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006b6e:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 8006b72:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006b76:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8006b78:	4aa1      	ldr	r2, [pc, #644]	@ (8006e00 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8006b7a:	430b      	orrs	r3, r1
 8006b7c:	6513      	str	r3, [r2, #80]	@ 0x50
 8006b7e:	e003      	b.n	8006b88 <HAL_RCCEx_PeriphCLKConfig+0xc0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006b80:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006b84:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8006b88:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006b8c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006b90:	f402 7880 	and.w	r8, r2, #256	@ 0x100
 8006b94:	f04f 0900 	mov.w	r9, #0
 8006b98:	ea58 0309 	orrs.w	r3, r8, r9
 8006b9c:	d047      	beq.n	8006c2e <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    switch (PeriphClkInit->Sai1ClockSelection)
 8006b9e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006ba2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006ba4:	2b04      	cmp	r3, #4
 8006ba6:	d82a      	bhi.n	8006bfe <HAL_RCCEx_PeriphCLKConfig+0x136>
 8006ba8:	a201      	add	r2, pc, #4	@ (adr r2, 8006bb0 <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 8006baa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006bae:	bf00      	nop
 8006bb0:	08006bc5 	.word	0x08006bc5
 8006bb4:	08006bd3 	.word	0x08006bd3
 8006bb8:	08006be9 	.word	0x08006be9
 8006bbc:	08006c07 	.word	0x08006c07
 8006bc0:	08006c07 	.word	0x08006c07
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006bc4:	4b8e      	ldr	r3, [pc, #568]	@ (8006e00 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8006bc6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006bc8:	4a8d      	ldr	r2, [pc, #564]	@ (8006e00 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8006bca:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8006bce:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8006bd0:	e01a      	b.n	8006c08 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8006bd2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006bd6:	3308      	adds	r3, #8
 8006bd8:	2100      	movs	r1, #0
 8006bda:	4618      	mov	r0, r3
 8006bdc:	f001 fc3c 	bl	8008458 <RCCEx_PLL2_Config>
 8006be0:	4603      	mov	r3, r0
 8006be2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8006be6:	e00f      	b.n	8006c08 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8006be8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006bec:	3328      	adds	r3, #40	@ 0x28
 8006bee:	2100      	movs	r1, #0
 8006bf0:	4618      	mov	r0, r3
 8006bf2:	f001 fce3 	bl	80085bc <RCCEx_PLL3_Config>
 8006bf6:	4603      	mov	r3, r0
 8006bf8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8006bfc:	e004      	b.n	8006c08 <HAL_RCCEx_PeriphCLKConfig+0x140>
        /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
        /* SAI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006bfe:	2301      	movs	r3, #1
 8006c00:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8006c04:	e000      	b.n	8006c08 <HAL_RCCEx_PeriphCLKConfig+0x140>
        break;
 8006c06:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006c08:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006c0c:	2b00      	cmp	r3, #0
 8006c0e:	d10a      	bne.n	8006c26 <HAL_RCCEx_PeriphCLKConfig+0x15e>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8006c10:	4b7b      	ldr	r3, [pc, #492]	@ (8006e00 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8006c12:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006c14:	f023 0107 	bic.w	r1, r3, #7
 8006c18:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006c1c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006c1e:	4a78      	ldr	r2, [pc, #480]	@ (8006e00 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8006c20:	430b      	orrs	r3, r1
 8006c22:	6513      	str	r3, [r2, #80]	@ 0x50
 8006c24:	e003      	b.n	8006c2e <HAL_RCCEx_PeriphCLKConfig+0x166>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006c26:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006c2a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(SAI3)
  /*---------------------------- SAI2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 8006c2e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006c32:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006c36:	f402 7a00 	and.w	sl, r2, #512	@ 0x200
 8006c3a:	f04f 0b00 	mov.w	fp, #0
 8006c3e:	ea5a 030b 	orrs.w	r3, sl, fp
 8006c42:	d04c      	beq.n	8006cde <HAL_RCCEx_PeriphCLKConfig+0x216>
  {
    switch (PeriphClkInit->Sai23ClockSelection)
 8006c44:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006c48:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006c4a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006c4e:	d030      	beq.n	8006cb2 <HAL_RCCEx_PeriphCLKConfig+0x1ea>
 8006c50:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006c54:	d829      	bhi.n	8006caa <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 8006c56:	2bc0      	cmp	r3, #192	@ 0xc0
 8006c58:	d02d      	beq.n	8006cb6 <HAL_RCCEx_PeriphCLKConfig+0x1ee>
 8006c5a:	2bc0      	cmp	r3, #192	@ 0xc0
 8006c5c:	d825      	bhi.n	8006caa <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 8006c5e:	2b80      	cmp	r3, #128	@ 0x80
 8006c60:	d018      	beq.n	8006c94 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
 8006c62:	2b80      	cmp	r3, #128	@ 0x80
 8006c64:	d821      	bhi.n	8006caa <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 8006c66:	2b00      	cmp	r3, #0
 8006c68:	d002      	beq.n	8006c70 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
 8006c6a:	2b40      	cmp	r3, #64	@ 0x40
 8006c6c:	d007      	beq.n	8006c7e <HAL_RCCEx_PeriphCLKConfig+0x1b6>
 8006c6e:	e01c      	b.n	8006caa <HAL_RCCEx_PeriphCLKConfig+0x1e2>
    {
      case RCC_SAI23CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2/3 */
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006c70:	4b63      	ldr	r3, [pc, #396]	@ (8006e00 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8006c72:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006c74:	4a62      	ldr	r2, [pc, #392]	@ (8006e00 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8006c76:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8006c7a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8006c7c:	e01c      	b.n	8006cb8 <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2/3 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8006c7e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006c82:	3308      	adds	r3, #8
 8006c84:	2100      	movs	r1, #0
 8006c86:	4618      	mov	r0, r3
 8006c88:	f001 fbe6 	bl	8008458 <RCCEx_PLL2_Config>
 8006c8c:	4603      	mov	r3, r0
 8006c8e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8006c92:	e011      	b.n	8006cb8 <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8006c94:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006c98:	3328      	adds	r3, #40	@ 0x28
 8006c9a:	2100      	movs	r1, #0
 8006c9c:	4618      	mov	r0, r3
 8006c9e:	f001 fc8d 	bl	80085bc <RCCEx_PLL3_Config>
 8006ca2:	4603      	mov	r3, r0
 8006ca4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8006ca8:	e006      	b.n	8006cb8 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        /* HSI, HSE, or CSI oscillator is used as source of SAI2/3 clock */
        /* SAI2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006caa:	2301      	movs	r3, #1
 8006cac:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8006cb0:	e002      	b.n	8006cb8 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 8006cb2:	bf00      	nop
 8006cb4:	e000      	b.n	8006cb8 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 8006cb6:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006cb8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006cbc:	2b00      	cmp	r3, #0
 8006cbe:	d10a      	bne.n	8006cd6 <HAL_RCCEx_PeriphCLKConfig+0x20e>
    {
      /* Set the source of SAI2/3 clock*/
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 8006cc0:	4b4f      	ldr	r3, [pc, #316]	@ (8006e00 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8006cc2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006cc4:	f423 71e0 	bic.w	r1, r3, #448	@ 0x1c0
 8006cc8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006ccc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006cce:	4a4c      	ldr	r2, [pc, #304]	@ (8006e00 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8006cd0:	430b      	orrs	r3, r1
 8006cd2:	6513      	str	r3, [r2, #80]	@ 0x50
 8006cd4:	e003      	b.n	8006cde <HAL_RCCEx_PeriphCLKConfig+0x216>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006cd6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006cda:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 8006cde:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006ce2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006ce6:	f402 6380 	and.w	r3, r2, #1024	@ 0x400
 8006cea:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
 8006cee:	2300      	movs	r3, #0
 8006cf0:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
 8006cf4:	e9d7 1242 	ldrd	r1, r2, [r7, #264]	@ 0x108
 8006cf8:	460b      	mov	r3, r1
 8006cfa:	4313      	orrs	r3, r2
 8006cfc:	d053      	beq.n	8006da6 <HAL_RCCEx_PeriphCLKConfig+0x2de>
  {
    switch (PeriphClkInit->Sai4AClockSelection)
 8006cfe:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006d02:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8006d06:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8006d0a:	d035      	beq.n	8006d78 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
 8006d0c:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8006d10:	d82e      	bhi.n	8006d70 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 8006d12:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8006d16:	d031      	beq.n	8006d7c <HAL_RCCEx_PeriphCLKConfig+0x2b4>
 8006d18:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8006d1c:	d828      	bhi.n	8006d70 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 8006d1e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8006d22:	d01a      	beq.n	8006d5a <HAL_RCCEx_PeriphCLKConfig+0x292>
 8006d24:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8006d28:	d822      	bhi.n	8006d70 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 8006d2a:	2b00      	cmp	r3, #0
 8006d2c:	d003      	beq.n	8006d36 <HAL_RCCEx_PeriphCLKConfig+0x26e>
 8006d2e:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8006d32:	d007      	beq.n	8006d44 <HAL_RCCEx_PeriphCLKConfig+0x27c>
 8006d34:	e01c      	b.n	8006d70 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
    {
      case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006d36:	4b32      	ldr	r3, [pc, #200]	@ (8006e00 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8006d38:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006d3a:	4a31      	ldr	r2, [pc, #196]	@ (8006e00 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8006d3c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8006d40:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8006d42:	e01c      	b.n	8006d7e <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8006d44:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006d48:	3308      	adds	r3, #8
 8006d4a:	2100      	movs	r1, #0
 8006d4c:	4618      	mov	r0, r3
 8006d4e:	f001 fb83 	bl	8008458 <RCCEx_PLL2_Config>
 8006d52:	4603      	mov	r3, r0
 8006d54:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 8006d58:	e011      	b.n	8006d7e <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8006d5a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006d5e:	3328      	adds	r3, #40	@ 0x28
 8006d60:	2100      	movs	r1, #0
 8006d62:	4618      	mov	r0, r3
 8006d64:	f001 fc2a 	bl	80085bc <RCCEx_PLL3_Config>
 8006d68:	4603      	mov	r3, r0
 8006d6a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8006d6e:	e006      	b.n	8006d7e <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        /* SAI4A clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 8006d70:	2301      	movs	r3, #1
 8006d72:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8006d76:	e002      	b.n	8006d7e <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 8006d78:	bf00      	nop
 8006d7a:	e000      	b.n	8006d7e <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 8006d7c:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006d7e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006d82:	2b00      	cmp	r3, #0
 8006d84:	d10b      	bne.n	8006d9e <HAL_RCCEx_PeriphCLKConfig+0x2d6>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 8006d86:	4b1e      	ldr	r3, [pc, #120]	@ (8006e00 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8006d88:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006d8a:	f423 0160 	bic.w	r1, r3, #14680064	@ 0xe00000
 8006d8e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006d92:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8006d96:	4a1a      	ldr	r2, [pc, #104]	@ (8006e00 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8006d98:	430b      	orrs	r3, r1
 8006d9a:	6593      	str	r3, [r2, #88]	@ 0x58
 8006d9c:	e003      	b.n	8006da6 <HAL_RCCEx_PeriphCLKConfig+0x2de>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006d9e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006da2:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 8006da6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006daa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006dae:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 8006db2:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 8006db6:	2300      	movs	r3, #0
 8006db8:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 8006dbc:	e9d7 1240 	ldrd	r1, r2, [r7, #256]	@ 0x100
 8006dc0:	460b      	mov	r3, r1
 8006dc2:	4313      	orrs	r3, r2
 8006dc4:	d056      	beq.n	8006e74 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
  {
    switch (PeriphClkInit->Sai4BClockSelection)
 8006dc6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006dca:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8006dce:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8006dd2:	d038      	beq.n	8006e46 <HAL_RCCEx_PeriphCLKConfig+0x37e>
 8006dd4:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8006dd8:	d831      	bhi.n	8006e3e <HAL_RCCEx_PeriphCLKConfig+0x376>
 8006dda:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8006dde:	d034      	beq.n	8006e4a <HAL_RCCEx_PeriphCLKConfig+0x382>
 8006de0:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8006de4:	d82b      	bhi.n	8006e3e <HAL_RCCEx_PeriphCLKConfig+0x376>
 8006de6:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8006dea:	d01d      	beq.n	8006e28 <HAL_RCCEx_PeriphCLKConfig+0x360>
 8006dec:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8006df0:	d825      	bhi.n	8006e3e <HAL_RCCEx_PeriphCLKConfig+0x376>
 8006df2:	2b00      	cmp	r3, #0
 8006df4:	d006      	beq.n	8006e04 <HAL_RCCEx_PeriphCLKConfig+0x33c>
 8006df6:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8006dfa:	d00a      	beq.n	8006e12 <HAL_RCCEx_PeriphCLKConfig+0x34a>
 8006dfc:	e01f      	b.n	8006e3e <HAL_RCCEx_PeriphCLKConfig+0x376>
 8006dfe:	bf00      	nop
 8006e00:	58024400 	.word	0x58024400
    {
      case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006e04:	4ba2      	ldr	r3, [pc, #648]	@ (8007090 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8006e06:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006e08:	4aa1      	ldr	r2, [pc, #644]	@ (8007090 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8006e0a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8006e0e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8006e10:	e01c      	b.n	8006e4c <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8006e12:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006e16:	3308      	adds	r3, #8
 8006e18:	2100      	movs	r1, #0
 8006e1a:	4618      	mov	r0, r3
 8006e1c:	f001 fb1c 	bl	8008458 <RCCEx_PLL2_Config>
 8006e20:	4603      	mov	r3, r0
 8006e22:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 8006e26:	e011      	b.n	8006e4c <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8006e28:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006e2c:	3328      	adds	r3, #40	@ 0x28
 8006e2e:	2100      	movs	r1, #0
 8006e30:	4618      	mov	r0, r3
 8006e32:	f001 fbc3 	bl	80085bc <RCCEx_PLL3_Config>
 8006e36:	4603      	mov	r3, r0
 8006e38:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8006e3c:	e006      	b.n	8006e4c <HAL_RCCEx_PeriphCLKConfig+0x384>
        /* SAI4B clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 8006e3e:	2301      	movs	r3, #1
 8006e40:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8006e44:	e002      	b.n	8006e4c <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 8006e46:	bf00      	nop
 8006e48:	e000      	b.n	8006e4c <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 8006e4a:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006e4c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006e50:	2b00      	cmp	r3, #0
 8006e52:	d10b      	bne.n	8006e6c <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 8006e54:	4b8e      	ldr	r3, [pc, #568]	@ (8007090 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8006e56:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006e58:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 8006e5c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006e60:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8006e64:	4a8a      	ldr	r2, [pc, #552]	@ (8007090 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8006e66:	430b      	orrs	r3, r1
 8006e68:	6593      	str	r3, [r2, #88]	@ 0x58
 8006e6a:	e003      	b.n	8006e74 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006e6c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006e70:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI4*/

#if defined(QUADSPI)
  /*---------------------------- QSPI configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8006e74:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006e78:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006e7c:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 8006e80:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 8006e84:	2300      	movs	r3, #0
 8006e86:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 8006e8a:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	@ 0xf8
 8006e8e:	460b      	mov	r3, r1
 8006e90:	4313      	orrs	r3, r2
 8006e92:	d03a      	beq.n	8006f0a <HAL_RCCEx_PeriphCLKConfig+0x442>
  {
    switch (PeriphClkInit->QspiClockSelection)
 8006e94:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006e98:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006e9a:	2b30      	cmp	r3, #48	@ 0x30
 8006e9c:	d01f      	beq.n	8006ede <HAL_RCCEx_PeriphCLKConfig+0x416>
 8006e9e:	2b30      	cmp	r3, #48	@ 0x30
 8006ea0:	d819      	bhi.n	8006ed6 <HAL_RCCEx_PeriphCLKConfig+0x40e>
 8006ea2:	2b20      	cmp	r3, #32
 8006ea4:	d00c      	beq.n	8006ec0 <HAL_RCCEx_PeriphCLKConfig+0x3f8>
 8006ea6:	2b20      	cmp	r3, #32
 8006ea8:	d815      	bhi.n	8006ed6 <HAL_RCCEx_PeriphCLKConfig+0x40e>
 8006eaa:	2b00      	cmp	r3, #0
 8006eac:	d019      	beq.n	8006ee2 <HAL_RCCEx_PeriphCLKConfig+0x41a>
 8006eae:	2b10      	cmp	r3, #16
 8006eb0:	d111      	bne.n	8006ed6 <HAL_RCCEx_PeriphCLKConfig+0x40e>
    {
      case RCC_QSPICLKSOURCE_PLL:      /* PLL is used as clock source for QSPI*/
        /* Enable QSPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006eb2:	4b77      	ldr	r3, [pc, #476]	@ (8007090 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8006eb4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006eb6:	4a76      	ldr	r2, [pc, #472]	@ (8007090 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8006eb8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8006ebc:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* QSPI clock source configuration done later after clock selection check */
        break;
 8006ebe:	e011      	b.n	8006ee4 <HAL_RCCEx_PeriphCLKConfig+0x41c>

      case RCC_QSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for QSPI*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8006ec0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006ec4:	3308      	adds	r3, #8
 8006ec6:	2102      	movs	r1, #2
 8006ec8:	4618      	mov	r0, r3
 8006eca:	f001 fac5 	bl	8008458 <RCCEx_PLL2_Config>
 8006ece:	4603      	mov	r3, r0
 8006ed0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* QSPI clock source configuration done later after clock selection check */
        break;
 8006ed4:	e006      	b.n	8006ee4 <HAL_RCCEx_PeriphCLKConfig+0x41c>
      case RCC_QSPICLKSOURCE_D1HCLK:
        /* Domain1 HCLK  clock selected as QSPI kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 8006ed6:	2301      	movs	r3, #1
 8006ed8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8006edc:	e002      	b.n	8006ee4 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 8006ede:	bf00      	nop
 8006ee0:	e000      	b.n	8006ee4 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 8006ee2:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006ee4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006ee8:	2b00      	cmp	r3, #0
 8006eea:	d10a      	bne.n	8006f02 <HAL_RCCEx_PeriphCLKConfig+0x43a>
    {
      /* Set the source of QSPI clock*/
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8006eec:	4b68      	ldr	r3, [pc, #416]	@ (8007090 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8006eee:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006ef0:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 8006ef4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006ef8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006efa:	4a65      	ldr	r2, [pc, #404]	@ (8007090 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8006efc:	430b      	orrs	r3, r1
 8006efe:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8006f00:	e003      	b.n	8006f0a <HAL_RCCEx_PeriphCLKConfig+0x442>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006f02:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006f06:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 8006f0a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006f0e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006f12:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 8006f16:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 8006f1a:	2300      	movs	r3, #0
 8006f1c:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 8006f20:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	@ 0xf0
 8006f24:	460b      	mov	r3, r1
 8006f26:	4313      	orrs	r3, r2
 8006f28:	d051      	beq.n	8006fce <HAL_RCCEx_PeriphCLKConfig+0x506>
  {
    switch (PeriphClkInit->Spi123ClockSelection)
 8006f2a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006f2e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006f30:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8006f34:	d035      	beq.n	8006fa2 <HAL_RCCEx_PeriphCLKConfig+0x4da>
 8006f36:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8006f3a:	d82e      	bhi.n	8006f9a <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8006f3c:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8006f40:	d031      	beq.n	8006fa6 <HAL_RCCEx_PeriphCLKConfig+0x4de>
 8006f42:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8006f46:	d828      	bhi.n	8006f9a <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8006f48:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006f4c:	d01a      	beq.n	8006f84 <HAL_RCCEx_PeriphCLKConfig+0x4bc>
 8006f4e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006f52:	d822      	bhi.n	8006f9a <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8006f54:	2b00      	cmp	r3, #0
 8006f56:	d003      	beq.n	8006f60 <HAL_RCCEx_PeriphCLKConfig+0x498>
 8006f58:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006f5c:	d007      	beq.n	8006f6e <HAL_RCCEx_PeriphCLKConfig+0x4a6>
 8006f5e:	e01c      	b.n	8006f9a <HAL_RCCEx_PeriphCLKConfig+0x4d2>
    {
      case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006f60:	4b4b      	ldr	r3, [pc, #300]	@ (8007090 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8006f62:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006f64:	4a4a      	ldr	r2, [pc, #296]	@ (8007090 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8006f66:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8006f6a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8006f6c:	e01c      	b.n	8006fa8 <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8006f6e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006f72:	3308      	adds	r3, #8
 8006f74:	2100      	movs	r1, #0
 8006f76:	4618      	mov	r0, r3
 8006f78:	f001 fa6e 	bl	8008458 <RCCEx_PLL2_Config>
 8006f7c:	4603      	mov	r3, r0
 8006f7e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8006f82:	e011      	b.n	8006fa8 <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8006f84:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006f88:	3328      	adds	r3, #40	@ 0x28
 8006f8a:	2100      	movs	r1, #0
 8006f8c:	4618      	mov	r0, r3
 8006f8e:	f001 fb15 	bl	80085bc <RCCEx_PLL3_Config>
 8006f92:	4603      	mov	r3, r0
 8006f94:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8006f98:	e006      	b.n	8006fa8 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006f9a:	2301      	movs	r3, #1
 8006f9c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8006fa0:	e002      	b.n	8006fa8 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 8006fa2:	bf00      	nop
 8006fa4:	e000      	b.n	8006fa8 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 8006fa6:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006fa8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006fac:	2b00      	cmp	r3, #0
 8006fae:	d10a      	bne.n	8006fc6 <HAL_RCCEx_PeriphCLKConfig+0x4fe>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 8006fb0:	4b37      	ldr	r3, [pc, #220]	@ (8007090 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8006fb2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006fb4:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 8006fb8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006fbc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006fbe:	4a34      	ldr	r2, [pc, #208]	@ (8007090 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8006fc0:	430b      	orrs	r3, r1
 8006fc2:	6513      	str	r3, [r2, #80]	@ 0x50
 8006fc4:	e003      	b.n	8006fce <HAL_RCCEx_PeriphCLKConfig+0x506>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006fc6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006fca:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 8006fce:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006fd2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006fd6:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 8006fda:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8006fde:	2300      	movs	r3, #0
 8006fe0:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 8006fe4:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	@ 0xe8
 8006fe8:	460b      	mov	r3, r1
 8006fea:	4313      	orrs	r3, r2
 8006fec:	d056      	beq.n	800709c <HAL_RCCEx_PeriphCLKConfig+0x5d4>
  {
    switch (PeriphClkInit->Spi45ClockSelection)
 8006fee:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006ff2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8006ff4:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8006ff8:	d033      	beq.n	8007062 <HAL_RCCEx_PeriphCLKConfig+0x59a>
 8006ffa:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8006ffe:	d82c      	bhi.n	800705a <HAL_RCCEx_PeriphCLKConfig+0x592>
 8007000:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8007004:	d02f      	beq.n	8007066 <HAL_RCCEx_PeriphCLKConfig+0x59e>
 8007006:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800700a:	d826      	bhi.n	800705a <HAL_RCCEx_PeriphCLKConfig+0x592>
 800700c:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8007010:	d02b      	beq.n	800706a <HAL_RCCEx_PeriphCLKConfig+0x5a2>
 8007012:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8007016:	d820      	bhi.n	800705a <HAL_RCCEx_PeriphCLKConfig+0x592>
 8007018:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800701c:	d012      	beq.n	8007044 <HAL_RCCEx_PeriphCLKConfig+0x57c>
 800701e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8007022:	d81a      	bhi.n	800705a <HAL_RCCEx_PeriphCLKConfig+0x592>
 8007024:	2b00      	cmp	r3, #0
 8007026:	d022      	beq.n	800706e <HAL_RCCEx_PeriphCLKConfig+0x5a6>
 8007028:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800702c:	d115      	bne.n	800705a <HAL_RCCEx_PeriphCLKConfig+0x592>
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800702e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007032:	3308      	adds	r3, #8
 8007034:	2101      	movs	r1, #1
 8007036:	4618      	mov	r0, r3
 8007038:	f001 fa0e 	bl	8008458 <RCCEx_PLL2_Config>
 800703c:	4603      	mov	r3, r0
 800703e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 8007042:	e015      	b.n	8007070 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
      case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8007044:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007048:	3328      	adds	r3, #40	@ 0x28
 800704a:	2101      	movs	r1, #1
 800704c:	4618      	mov	r0, r3
 800704e:	f001 fab5 	bl	80085bc <RCCEx_PLL3_Config>
 8007052:	4603      	mov	r3, r0
 8007054:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 8007058:	e00a      	b.n	8007070 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        /* HSE,  oscillator is used as source of SPI4/5 clock */
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800705a:	2301      	movs	r3, #1
 800705c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8007060:	e006      	b.n	8007070 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8007062:	bf00      	nop
 8007064:	e004      	b.n	8007070 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8007066:	bf00      	nop
 8007068:	e002      	b.n	8007070 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 800706a:	bf00      	nop
 800706c:	e000      	b.n	8007070 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 800706e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007070:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007074:	2b00      	cmp	r3, #0
 8007076:	d10d      	bne.n	8007094 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 8007078:	4b05      	ldr	r3, [pc, #20]	@ (8007090 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800707a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800707c:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 8007080:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007084:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8007086:	4a02      	ldr	r2, [pc, #8]	@ (8007090 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8007088:	430b      	orrs	r3, r1
 800708a:	6513      	str	r3, [r2, #80]	@ 0x50
 800708c:	e006      	b.n	800709c <HAL_RCCEx_PeriphCLKConfig+0x5d4>
 800708e:	bf00      	nop
 8007090:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007094:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007098:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 800709c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80070a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80070a4:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 80070a8:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 80070ac:	2300      	movs	r3, #0
 80070ae:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 80070b2:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	@ 0xe0
 80070b6:	460b      	mov	r3, r1
 80070b8:	4313      	orrs	r3, r2
 80070ba:	d055      	beq.n	8007168 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
  {
    switch (PeriphClkInit->Spi6ClockSelection)
 80070bc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80070c0:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 80070c4:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80070c8:	d033      	beq.n	8007132 <HAL_RCCEx_PeriphCLKConfig+0x66a>
 80070ca:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80070ce:	d82c      	bhi.n	800712a <HAL_RCCEx_PeriphCLKConfig+0x662>
 80070d0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80070d4:	d02f      	beq.n	8007136 <HAL_RCCEx_PeriphCLKConfig+0x66e>
 80070d6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80070da:	d826      	bhi.n	800712a <HAL_RCCEx_PeriphCLKConfig+0x662>
 80070dc:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 80070e0:	d02b      	beq.n	800713a <HAL_RCCEx_PeriphCLKConfig+0x672>
 80070e2:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 80070e6:	d820      	bhi.n	800712a <HAL_RCCEx_PeriphCLKConfig+0x662>
 80070e8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80070ec:	d012      	beq.n	8007114 <HAL_RCCEx_PeriphCLKConfig+0x64c>
 80070ee:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80070f2:	d81a      	bhi.n	800712a <HAL_RCCEx_PeriphCLKConfig+0x662>
 80070f4:	2b00      	cmp	r3, #0
 80070f6:	d022      	beq.n	800713e <HAL_RCCEx_PeriphCLKConfig+0x676>
 80070f8:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80070fc:	d115      	bne.n	800712a <HAL_RCCEx_PeriphCLKConfig+0x662>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80070fe:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007102:	3308      	adds	r3, #8
 8007104:	2101      	movs	r1, #1
 8007106:	4618      	mov	r0, r3
 8007108:	f001 f9a6 	bl	8008458 <RCCEx_PLL2_Config>
 800710c:	4603      	mov	r3, r0
 800710e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8007112:	e015      	b.n	8007140 <HAL_RCCEx_PeriphCLKConfig+0x678>
      case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8007114:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007118:	3328      	adds	r3, #40	@ 0x28
 800711a:	2101      	movs	r1, #1
 800711c:	4618      	mov	r0, r3
 800711e:	f001 fa4d 	bl	80085bc <RCCEx_PLL3_Config>
 8007122:	4603      	mov	r3, r0
 8007124:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8007128:	e00a      	b.n	8007140 <HAL_RCCEx_PeriphCLKConfig+0x678>
        /* SPI6 clock source configuration done later after clock selection check */
        break;
#endif

      default:
        ret = HAL_ERROR;
 800712a:	2301      	movs	r3, #1
 800712c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8007130:	e006      	b.n	8007140 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8007132:	bf00      	nop
 8007134:	e004      	b.n	8007140 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8007136:	bf00      	nop
 8007138:	e002      	b.n	8007140 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 800713a:	bf00      	nop
 800713c:	e000      	b.n	8007140 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 800713e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007140:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007144:	2b00      	cmp	r3, #0
 8007146:	d10b      	bne.n	8007160 <HAL_RCCEx_PeriphCLKConfig+0x698>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 8007148:	4ba3      	ldr	r3, [pc, #652]	@ (80073d8 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800714a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800714c:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 8007150:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007154:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8007158:	4a9f      	ldr	r2, [pc, #636]	@ (80073d8 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800715a:	430b      	orrs	r3, r1
 800715c:	6593      	str	r3, [r2, #88]	@ 0x58
 800715e:	e003      	b.n	8007168 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007160:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007164:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8007168:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800716c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007170:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 8007174:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8007178:	2300      	movs	r3, #0
 800717a:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 800717e:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8007182:	460b      	mov	r3, r1
 8007184:	4313      	orrs	r3, r2
 8007186:	d037      	beq.n	80071f8 <HAL_RCCEx_PeriphCLKConfig+0x730>
  {
    switch (PeriphClkInit->FdcanClockSelection)
 8007188:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800718c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800718e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007192:	d00e      	beq.n	80071b2 <HAL_RCCEx_PeriphCLKConfig+0x6ea>
 8007194:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007198:	d816      	bhi.n	80071c8 <HAL_RCCEx_PeriphCLKConfig+0x700>
 800719a:	2b00      	cmp	r3, #0
 800719c:	d018      	beq.n	80071d0 <HAL_RCCEx_PeriphCLKConfig+0x708>
 800719e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80071a2:	d111      	bne.n	80071c8 <HAL_RCCEx_PeriphCLKConfig+0x700>
    {
      case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
        /* Enable FDCAN Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80071a4:	4b8c      	ldr	r3, [pc, #560]	@ (80073d8 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80071a6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80071a8:	4a8b      	ldr	r2, [pc, #556]	@ (80073d8 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80071aa:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80071ae:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 80071b0:	e00f      	b.n	80071d2 <HAL_RCCEx_PeriphCLKConfig+0x70a>

      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80071b2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80071b6:	3308      	adds	r3, #8
 80071b8:	2101      	movs	r1, #1
 80071ba:	4618      	mov	r0, r3
 80071bc:	f001 f94c 	bl	8008458 <RCCEx_PLL2_Config>
 80071c0:	4603      	mov	r3, r0
 80071c2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 80071c6:	e004      	b.n	80071d2 <HAL_RCCEx_PeriphCLKConfig+0x70a>
        /* HSE is used as clock source for FDCAN*/
        /* FDCAN clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80071c8:	2301      	movs	r3, #1
 80071ca:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80071ce:	e000      	b.n	80071d2 <HAL_RCCEx_PeriphCLKConfig+0x70a>
        break;
 80071d0:	bf00      	nop
    }

    if (ret == HAL_OK)
 80071d2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80071d6:	2b00      	cmp	r3, #0
 80071d8:	d10a      	bne.n	80071f0 <HAL_RCCEx_PeriphCLKConfig+0x728>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 80071da:	4b7f      	ldr	r3, [pc, #508]	@ (80073d8 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80071dc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80071de:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 80071e2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80071e6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80071e8:	4a7b      	ldr	r2, [pc, #492]	@ (80073d8 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80071ea:	430b      	orrs	r3, r1
 80071ec:	6513      	str	r3, [r2, #80]	@ 0x50
 80071ee:	e003      	b.n	80071f8 <HAL_RCCEx_PeriphCLKConfig+0x730>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80071f0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80071f4:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 80071f8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80071fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007200:	f002 7380 	and.w	r3, r2, #16777216	@ 0x1000000
 8007204:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8007208:	2300      	movs	r3, #0
 800720a:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 800720e:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	@ 0xd0
 8007212:	460b      	mov	r3, r1
 8007214:	4313      	orrs	r3, r2
 8007216:	d039      	beq.n	800728c <HAL_RCCEx_PeriphCLKConfig+0x7c4>
  {
    switch (PeriphClkInit->FmcClockSelection)
 8007218:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800721c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800721e:	2b03      	cmp	r3, #3
 8007220:	d81c      	bhi.n	800725c <HAL_RCCEx_PeriphCLKConfig+0x794>
 8007222:	a201      	add	r2, pc, #4	@ (adr r2, 8007228 <HAL_RCCEx_PeriphCLKConfig+0x760>)
 8007224:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007228:	08007265 	.word	0x08007265
 800722c:	08007239 	.word	0x08007239
 8007230:	08007247 	.word	0x08007247
 8007234:	08007265 	.word	0x08007265
    {
      case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
        /* Enable FMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007238:	4b67      	ldr	r3, [pc, #412]	@ (80073d8 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800723a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800723c:	4a66      	ldr	r2, [pc, #408]	@ (80073d8 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800723e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8007242:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FMC clock source configuration done later after clock selection check */
        break;
 8007244:	e00f      	b.n	8007266 <HAL_RCCEx_PeriphCLKConfig+0x79e>

      case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8007246:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800724a:	3308      	adds	r3, #8
 800724c:	2102      	movs	r1, #2
 800724e:	4618      	mov	r0, r3
 8007250:	f001 f902 	bl	8008458 <RCCEx_PLL2_Config>
 8007254:	4603      	mov	r3, r0
 8007256:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FMC clock source configuration done later after clock selection check */
        break;
 800725a:	e004      	b.n	8007266 <HAL_RCCEx_PeriphCLKConfig+0x79e>
      case RCC_FMCCLKSOURCE_HCLK:
        /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 800725c:	2301      	movs	r3, #1
 800725e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8007262:	e000      	b.n	8007266 <HAL_RCCEx_PeriphCLKConfig+0x79e>
        break;
 8007264:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007266:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800726a:	2b00      	cmp	r3, #0
 800726c:	d10a      	bne.n	8007284 <HAL_RCCEx_PeriphCLKConfig+0x7bc>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 800726e:	4b5a      	ldr	r3, [pc, #360]	@ (80073d8 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8007270:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007272:	f023 0103 	bic.w	r1, r3, #3
 8007276:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800727a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800727c:	4a56      	ldr	r2, [pc, #344]	@ (80073d8 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800727e:	430b      	orrs	r3, r1
 8007280:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8007282:	e003      	b.n	800728c <HAL_RCCEx_PeriphCLKConfig+0x7c4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007284:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007288:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800728c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007290:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007294:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 8007298:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800729c:	2300      	movs	r3, #0
 800729e:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 80072a2:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 80072a6:	460b      	mov	r3, r1
 80072a8:	4313      	orrs	r3, r2
 80072aa:	f000 809f 	beq.w	80073ec <HAL_RCCEx_PeriphCLKConfig+0x924>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80072ae:	4b4b      	ldr	r3, [pc, #300]	@ (80073dc <HAL_RCCEx_PeriphCLKConfig+0x914>)
 80072b0:	681b      	ldr	r3, [r3, #0]
 80072b2:	4a4a      	ldr	r2, [pc, #296]	@ (80073dc <HAL_RCCEx_PeriphCLKConfig+0x914>)
 80072b4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80072b8:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80072ba:	f7fb fb65 	bl	8002988 <HAL_GetTick>
 80072be:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80072c2:	e00b      	b.n	80072dc <HAL_RCCEx_PeriphCLKConfig+0x814>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80072c4:	f7fb fb60 	bl	8002988 <HAL_GetTick>
 80072c8:	4602      	mov	r2, r0
 80072ca:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 80072ce:	1ad3      	subs	r3, r2, r3
 80072d0:	2b64      	cmp	r3, #100	@ 0x64
 80072d2:	d903      	bls.n	80072dc <HAL_RCCEx_PeriphCLKConfig+0x814>
      {
        ret = HAL_TIMEOUT;
 80072d4:	2303      	movs	r3, #3
 80072d6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80072da:	e005      	b.n	80072e8 <HAL_RCCEx_PeriphCLKConfig+0x820>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80072dc:	4b3f      	ldr	r3, [pc, #252]	@ (80073dc <HAL_RCCEx_PeriphCLKConfig+0x914>)
 80072de:	681b      	ldr	r3, [r3, #0]
 80072e0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80072e4:	2b00      	cmp	r3, #0
 80072e6:	d0ed      	beq.n	80072c4 <HAL_RCCEx_PeriphCLKConfig+0x7fc>
      }
    }

    if (ret == HAL_OK)
 80072e8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80072ec:	2b00      	cmp	r3, #0
 80072ee:	d179      	bne.n	80073e4 <HAL_RCCEx_PeriphCLKConfig+0x91c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 80072f0:	4b39      	ldr	r3, [pc, #228]	@ (80073d8 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80072f2:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 80072f4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80072f8:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 80072fc:	4053      	eors	r3, r2
 80072fe:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007302:	2b00      	cmp	r3, #0
 8007304:	d015      	beq.n	8007332 <HAL_RCCEx_PeriphCLKConfig+0x86a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8007306:	4b34      	ldr	r3, [pc, #208]	@ (80073d8 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8007308:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800730a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800730e:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8007312:	4b31      	ldr	r3, [pc, #196]	@ (80073d8 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8007314:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007316:	4a30      	ldr	r2, [pc, #192]	@ (80073d8 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8007318:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800731c:	6713      	str	r3, [r2, #112]	@ 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 800731e:	4b2e      	ldr	r3, [pc, #184]	@ (80073d8 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8007320:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007322:	4a2d      	ldr	r2, [pc, #180]	@ (80073d8 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8007324:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8007328:	6713      	str	r3, [r2, #112]	@ 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 800732a:	4a2b      	ldr	r2, [pc, #172]	@ (80073d8 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800732c:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8007330:	6713      	str	r3, [r2, #112]	@ 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 8007332:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007336:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800733a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800733e:	d118      	bne.n	8007372 <HAL_RCCEx_PeriphCLKConfig+0x8aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007340:	f7fb fb22 	bl	8002988 <HAL_GetTick>
 8007344:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8007348:	e00d      	b.n	8007366 <HAL_RCCEx_PeriphCLKConfig+0x89e>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800734a:	f7fb fb1d 	bl	8002988 <HAL_GetTick>
 800734e:	4602      	mov	r2, r0
 8007350:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8007354:	1ad2      	subs	r2, r2, r3
 8007356:	f241 3388 	movw	r3, #5000	@ 0x1388
 800735a:	429a      	cmp	r2, r3
 800735c:	d903      	bls.n	8007366 <HAL_RCCEx_PeriphCLKConfig+0x89e>
          {
            ret = HAL_TIMEOUT;
 800735e:	2303      	movs	r3, #3
 8007360:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
            break;
 8007364:	e005      	b.n	8007372 <HAL_RCCEx_PeriphCLKConfig+0x8aa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8007366:	4b1c      	ldr	r3, [pc, #112]	@ (80073d8 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8007368:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800736a:	f003 0302 	and.w	r3, r3, #2
 800736e:	2b00      	cmp	r3, #0
 8007370:	d0eb      	beq.n	800734a <HAL_RCCEx_PeriphCLKConfig+0x882>
          }
        }
      }

      if (ret == HAL_OK)
 8007372:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007376:	2b00      	cmp	r3, #0
 8007378:	d129      	bne.n	80073ce <HAL_RCCEx_PeriphCLKConfig+0x906>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800737a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800737e:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8007382:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007386:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800738a:	d10e      	bne.n	80073aa <HAL_RCCEx_PeriphCLKConfig+0x8e2>
 800738c:	4b12      	ldr	r3, [pc, #72]	@ (80073d8 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800738e:	691b      	ldr	r3, [r3, #16]
 8007390:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
 8007394:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007398:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800739c:	091a      	lsrs	r2, r3, #4
 800739e:	4b10      	ldr	r3, [pc, #64]	@ (80073e0 <HAL_RCCEx_PeriphCLKConfig+0x918>)
 80073a0:	4013      	ands	r3, r2
 80073a2:	4a0d      	ldr	r2, [pc, #52]	@ (80073d8 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80073a4:	430b      	orrs	r3, r1
 80073a6:	6113      	str	r3, [r2, #16]
 80073a8:	e005      	b.n	80073b6 <HAL_RCCEx_PeriphCLKConfig+0x8ee>
 80073aa:	4b0b      	ldr	r3, [pc, #44]	@ (80073d8 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80073ac:	691b      	ldr	r3, [r3, #16]
 80073ae:	4a0a      	ldr	r2, [pc, #40]	@ (80073d8 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80073b0:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 80073b4:	6113      	str	r3, [r2, #16]
 80073b6:	4b08      	ldr	r3, [pc, #32]	@ (80073d8 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80073b8:	6f19      	ldr	r1, [r3, #112]	@ 0x70
 80073ba:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80073be:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 80073c2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80073c6:	4a04      	ldr	r2, [pc, #16]	@ (80073d8 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80073c8:	430b      	orrs	r3, r1
 80073ca:	6713      	str	r3, [r2, #112]	@ 0x70
 80073cc:	e00e      	b.n	80073ec <HAL_RCCEx_PeriphCLKConfig+0x924>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80073ce:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80073d2:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
 80073d6:	e009      	b.n	80073ec <HAL_RCCEx_PeriphCLKConfig+0x924>
 80073d8:	58024400 	.word	0x58024400
 80073dc:	58024800 	.word	0x58024800
 80073e0:	00ffffcf 	.word	0x00ffffcf
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80073e4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80073e8:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 80073ec:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80073f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80073f4:	f002 0301 	and.w	r3, r2, #1
 80073f8:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80073fc:	2300      	movs	r3, #0
 80073fe:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8007402:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8007406:	460b      	mov	r3, r1
 8007408:	4313      	orrs	r3, r2
 800740a:	f000 8089 	beq.w	8007520 <HAL_RCCEx_PeriphCLKConfig+0xa58>
  {
    switch (PeriphClkInit->Usart16ClockSelection)
 800740e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007412:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8007414:	2b28      	cmp	r3, #40	@ 0x28
 8007416:	d86b      	bhi.n	80074f0 <HAL_RCCEx_PeriphCLKConfig+0xa28>
 8007418:	a201      	add	r2, pc, #4	@ (adr r2, 8007420 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 800741a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800741e:	bf00      	nop
 8007420:	080074f9 	.word	0x080074f9
 8007424:	080074f1 	.word	0x080074f1
 8007428:	080074f1 	.word	0x080074f1
 800742c:	080074f1 	.word	0x080074f1
 8007430:	080074f1 	.word	0x080074f1
 8007434:	080074f1 	.word	0x080074f1
 8007438:	080074f1 	.word	0x080074f1
 800743c:	080074f1 	.word	0x080074f1
 8007440:	080074c5 	.word	0x080074c5
 8007444:	080074f1 	.word	0x080074f1
 8007448:	080074f1 	.word	0x080074f1
 800744c:	080074f1 	.word	0x080074f1
 8007450:	080074f1 	.word	0x080074f1
 8007454:	080074f1 	.word	0x080074f1
 8007458:	080074f1 	.word	0x080074f1
 800745c:	080074f1 	.word	0x080074f1
 8007460:	080074db 	.word	0x080074db
 8007464:	080074f1 	.word	0x080074f1
 8007468:	080074f1 	.word	0x080074f1
 800746c:	080074f1 	.word	0x080074f1
 8007470:	080074f1 	.word	0x080074f1
 8007474:	080074f1 	.word	0x080074f1
 8007478:	080074f1 	.word	0x080074f1
 800747c:	080074f1 	.word	0x080074f1
 8007480:	080074f9 	.word	0x080074f9
 8007484:	080074f1 	.word	0x080074f1
 8007488:	080074f1 	.word	0x080074f1
 800748c:	080074f1 	.word	0x080074f1
 8007490:	080074f1 	.word	0x080074f1
 8007494:	080074f1 	.word	0x080074f1
 8007498:	080074f1 	.word	0x080074f1
 800749c:	080074f1 	.word	0x080074f1
 80074a0:	080074f9 	.word	0x080074f9
 80074a4:	080074f1 	.word	0x080074f1
 80074a8:	080074f1 	.word	0x080074f1
 80074ac:	080074f1 	.word	0x080074f1
 80074b0:	080074f1 	.word	0x080074f1
 80074b4:	080074f1 	.word	0x080074f1
 80074b8:	080074f1 	.word	0x080074f1
 80074bc:	080074f1 	.word	0x080074f1
 80074c0:	080074f9 	.word	0x080074f9
      case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80074c4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80074c8:	3308      	adds	r3, #8
 80074ca:	2101      	movs	r1, #1
 80074cc:	4618      	mov	r0, r3
 80074ce:	f000 ffc3 	bl	8008458 <RCCEx_PLL2_Config>
 80074d2:	4603      	mov	r3, r0
 80074d4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 80074d8:	e00f      	b.n	80074fa <HAL_RCCEx_PeriphCLKConfig+0xa32>

      case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80074da:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80074de:	3328      	adds	r3, #40	@ 0x28
 80074e0:	2101      	movs	r1, #1
 80074e2:	4618      	mov	r0, r3
 80074e4:	f001 f86a 	bl	80085bc <RCCEx_PLL3_Config>
 80074e8:	4603      	mov	r3, r0
 80074ea:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 80074ee:	e004      	b.n	80074fa <HAL_RCCEx_PeriphCLKConfig+0xa32>
        /* LSE,  oscillator is used as source of USART1/6 clock */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80074f0:	2301      	movs	r3, #1
 80074f2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80074f6:	e000      	b.n	80074fa <HAL_RCCEx_PeriphCLKConfig+0xa32>
        break;
 80074f8:	bf00      	nop
    }

    if (ret == HAL_OK)
 80074fa:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80074fe:	2b00      	cmp	r3, #0
 8007500:	d10a      	bne.n	8007518 <HAL_RCCEx_PeriphCLKConfig+0xa50>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 8007502:	4bbf      	ldr	r3, [pc, #764]	@ (8007800 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8007504:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007506:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 800750a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800750e:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8007510:	4abb      	ldr	r2, [pc, #748]	@ (8007800 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8007512:	430b      	orrs	r3, r1
 8007514:	6553      	str	r3, [r2, #84]	@ 0x54
 8007516:	e003      	b.n	8007520 <HAL_RCCEx_PeriphCLKConfig+0xa58>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007518:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800751c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 8007520:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007524:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007528:	f002 0302 	and.w	r3, r2, #2
 800752c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8007530:	2300      	movs	r3, #0
 8007532:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 8007536:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 800753a:	460b      	mov	r3, r1
 800753c:	4313      	orrs	r3, r2
 800753e:	d041      	beq.n	80075c4 <HAL_RCCEx_PeriphCLKConfig+0xafc>
  {
    switch (PeriphClkInit->Usart234578ClockSelection)
 8007540:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007544:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8007546:	2b05      	cmp	r3, #5
 8007548:	d824      	bhi.n	8007594 <HAL_RCCEx_PeriphCLKConfig+0xacc>
 800754a:	a201      	add	r2, pc, #4	@ (adr r2, 8007550 <HAL_RCCEx_PeriphCLKConfig+0xa88>)
 800754c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007550:	0800759d 	.word	0x0800759d
 8007554:	08007569 	.word	0x08007569
 8007558:	0800757f 	.word	0x0800757f
 800755c:	0800759d 	.word	0x0800759d
 8007560:	0800759d 	.word	0x0800759d
 8007564:	0800759d 	.word	0x0800759d
      case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8007568:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800756c:	3308      	adds	r3, #8
 800756e:	2101      	movs	r1, #1
 8007570:	4618      	mov	r0, r3
 8007572:	f000 ff71 	bl	8008458 <RCCEx_PLL2_Config>
 8007576:	4603      	mov	r3, r0
 8007578:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 800757c:	e00f      	b.n	800759e <HAL_RCCEx_PeriphCLKConfig+0xad6>

      case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800757e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007582:	3328      	adds	r3, #40	@ 0x28
 8007584:	2101      	movs	r1, #1
 8007586:	4618      	mov	r0, r3
 8007588:	f001 f818 	bl	80085bc <RCCEx_PLL3_Config>
 800758c:	4603      	mov	r3, r0
 800758e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 8007592:	e004      	b.n	800759e <HAL_RCCEx_PeriphCLKConfig+0xad6>
        /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007594:	2301      	movs	r3, #1
 8007596:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800759a:	e000      	b.n	800759e <HAL_RCCEx_PeriphCLKConfig+0xad6>
        break;
 800759c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800759e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80075a2:	2b00      	cmp	r3, #0
 80075a4:	d10a      	bne.n	80075bc <HAL_RCCEx_PeriphCLKConfig+0xaf4>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 80075a6:	4b96      	ldr	r3, [pc, #600]	@ (8007800 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80075a8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80075aa:	f023 0107 	bic.w	r1, r3, #7
 80075ae:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80075b2:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80075b4:	4a92      	ldr	r2, [pc, #584]	@ (8007800 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80075b6:	430b      	orrs	r3, r1
 80075b8:	6553      	str	r3, [r2, #84]	@ 0x54
 80075ba:	e003      	b.n	80075c4 <HAL_RCCEx_PeriphCLKConfig+0xafc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80075bc:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80075c0:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80075c4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80075c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80075cc:	f002 0304 	and.w	r3, r2, #4
 80075d0:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80075d4:	2300      	movs	r3, #0
 80075d6:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80075da:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 80075de:	460b      	mov	r3, r1
 80075e0:	4313      	orrs	r3, r2
 80075e2:	d044      	beq.n	800766e <HAL_RCCEx_PeriphCLKConfig+0xba6>
  {
    switch (PeriphClkInit->Lpuart1ClockSelection)
 80075e4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80075e8:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80075ec:	2b05      	cmp	r3, #5
 80075ee:	d825      	bhi.n	800763c <HAL_RCCEx_PeriphCLKConfig+0xb74>
 80075f0:	a201      	add	r2, pc, #4	@ (adr r2, 80075f8 <HAL_RCCEx_PeriphCLKConfig+0xb30>)
 80075f2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80075f6:	bf00      	nop
 80075f8:	08007645 	.word	0x08007645
 80075fc:	08007611 	.word	0x08007611
 8007600:	08007627 	.word	0x08007627
 8007604:	08007645 	.word	0x08007645
 8007608:	08007645 	.word	0x08007645
 800760c:	08007645 	.word	0x08007645
      case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8007610:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007614:	3308      	adds	r3, #8
 8007616:	2101      	movs	r1, #1
 8007618:	4618      	mov	r0, r3
 800761a:	f000 ff1d 	bl	8008458 <RCCEx_PLL2_Config>
 800761e:	4603      	mov	r3, r0
 8007620:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 8007624:	e00f      	b.n	8007646 <HAL_RCCEx_PeriphCLKConfig+0xb7e>

      case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8007626:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800762a:	3328      	adds	r3, #40	@ 0x28
 800762c:	2101      	movs	r1, #1
 800762e:	4618      	mov	r0, r3
 8007630:	f000 ffc4 	bl	80085bc <RCCEx_PLL3_Config>
 8007634:	4603      	mov	r3, r0
 8007636:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 800763a:	e004      	b.n	8007646 <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        /* LSE,  oscillator is used as source of LPUART1 clock */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800763c:	2301      	movs	r3, #1
 800763e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8007642:	e000      	b.n	8007646 <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        break;
 8007644:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007646:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800764a:	2b00      	cmp	r3, #0
 800764c:	d10b      	bne.n	8007666 <HAL_RCCEx_PeriphCLKConfig+0xb9e>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800764e:	4b6c      	ldr	r3, [pc, #432]	@ (8007800 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8007650:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007652:	f023 0107 	bic.w	r1, r3, #7
 8007656:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800765a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800765e:	4a68      	ldr	r2, [pc, #416]	@ (8007800 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8007660:	430b      	orrs	r3, r1
 8007662:	6593      	str	r3, [r2, #88]	@ 0x58
 8007664:	e003      	b.n	800766e <HAL_RCCEx_PeriphCLKConfig+0xba6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007666:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800766a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800766e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007672:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007676:	f002 0320 	and.w	r3, r2, #32
 800767a:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800767e:	2300      	movs	r3, #0
 8007680:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8007684:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8007688:	460b      	mov	r3, r1
 800768a:	4313      	orrs	r3, r2
 800768c:	d055      	beq.n	800773a <HAL_RCCEx_PeriphCLKConfig+0xc72>
  {
    switch (PeriphClkInit->Lptim1ClockSelection)
 800768e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007692:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007696:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800769a:	d033      	beq.n	8007704 <HAL_RCCEx_PeriphCLKConfig+0xc3c>
 800769c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80076a0:	d82c      	bhi.n	80076fc <HAL_RCCEx_PeriphCLKConfig+0xc34>
 80076a2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80076a6:	d02f      	beq.n	8007708 <HAL_RCCEx_PeriphCLKConfig+0xc40>
 80076a8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80076ac:	d826      	bhi.n	80076fc <HAL_RCCEx_PeriphCLKConfig+0xc34>
 80076ae:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 80076b2:	d02b      	beq.n	800770c <HAL_RCCEx_PeriphCLKConfig+0xc44>
 80076b4:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 80076b8:	d820      	bhi.n	80076fc <HAL_RCCEx_PeriphCLKConfig+0xc34>
 80076ba:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80076be:	d012      	beq.n	80076e6 <HAL_RCCEx_PeriphCLKConfig+0xc1e>
 80076c0:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80076c4:	d81a      	bhi.n	80076fc <HAL_RCCEx_PeriphCLKConfig+0xc34>
 80076c6:	2b00      	cmp	r3, #0
 80076c8:	d022      	beq.n	8007710 <HAL_RCCEx_PeriphCLKConfig+0xc48>
 80076ca:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80076ce:	d115      	bne.n	80076fc <HAL_RCCEx_PeriphCLKConfig+0xc34>
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80076d0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80076d4:	3308      	adds	r3, #8
 80076d6:	2100      	movs	r1, #0
 80076d8:	4618      	mov	r0, r3
 80076da:	f000 febd 	bl	8008458 <RCCEx_PLL2_Config>
 80076de:	4603      	mov	r3, r0
 80076e0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 80076e4:	e015      	b.n	8007712 <HAL_RCCEx_PeriphCLKConfig+0xc4a>

      case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80076e6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80076ea:	3328      	adds	r3, #40	@ 0x28
 80076ec:	2102      	movs	r1, #2
 80076ee:	4618      	mov	r0, r3
 80076f0:	f000 ff64 	bl	80085bc <RCCEx_PLL3_Config>
 80076f4:	4603      	mov	r3, r0
 80076f6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 80076fa:	e00a      	b.n	8007712 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80076fc:	2301      	movs	r3, #1
 80076fe:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8007702:	e006      	b.n	8007712 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8007704:	bf00      	nop
 8007706:	e004      	b.n	8007712 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8007708:	bf00      	nop
 800770a:	e002      	b.n	8007712 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 800770c:	bf00      	nop
 800770e:	e000      	b.n	8007712 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8007710:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007712:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007716:	2b00      	cmp	r3, #0
 8007718:	d10b      	bne.n	8007732 <HAL_RCCEx_PeriphCLKConfig+0xc6a>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800771a:	4b39      	ldr	r3, [pc, #228]	@ (8007800 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800771c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800771e:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 8007722:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007726:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800772a:	4a35      	ldr	r2, [pc, #212]	@ (8007800 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800772c:	430b      	orrs	r3, r1
 800772e:	6553      	str	r3, [r2, #84]	@ 0x54
 8007730:	e003      	b.n	800773a <HAL_RCCEx_PeriphCLKConfig+0xc72>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007732:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007736:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 800773a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800773e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007742:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 8007746:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800774a:	2300      	movs	r3, #0
 800774c:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8007750:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 8007754:	460b      	mov	r3, r1
 8007756:	4313      	orrs	r3, r2
 8007758:	d058      	beq.n	800780c <HAL_RCCEx_PeriphCLKConfig+0xd44>
  {
    switch (PeriphClkInit->Lptim2ClockSelection)
 800775a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800775e:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8007762:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 8007766:	d033      	beq.n	80077d0 <HAL_RCCEx_PeriphCLKConfig+0xd08>
 8007768:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 800776c:	d82c      	bhi.n	80077c8 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 800776e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007772:	d02f      	beq.n	80077d4 <HAL_RCCEx_PeriphCLKConfig+0xd0c>
 8007774:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007778:	d826      	bhi.n	80077c8 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 800777a:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800777e:	d02b      	beq.n	80077d8 <HAL_RCCEx_PeriphCLKConfig+0xd10>
 8007780:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8007784:	d820      	bhi.n	80077c8 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8007786:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800778a:	d012      	beq.n	80077b2 <HAL_RCCEx_PeriphCLKConfig+0xcea>
 800778c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007790:	d81a      	bhi.n	80077c8 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8007792:	2b00      	cmp	r3, #0
 8007794:	d022      	beq.n	80077dc <HAL_RCCEx_PeriphCLKConfig+0xd14>
 8007796:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800779a:	d115      	bne.n	80077c8 <HAL_RCCEx_PeriphCLKConfig+0xd00>
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800779c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80077a0:	3308      	adds	r3, #8
 80077a2:	2100      	movs	r1, #0
 80077a4:	4618      	mov	r0, r3
 80077a6:	f000 fe57 	bl	8008458 <RCCEx_PLL2_Config>
 80077aa:	4603      	mov	r3, r0
 80077ac:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 80077b0:	e015      	b.n	80077de <HAL_RCCEx_PeriphCLKConfig+0xd16>

      case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80077b2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80077b6:	3328      	adds	r3, #40	@ 0x28
 80077b8:	2102      	movs	r1, #2
 80077ba:	4618      	mov	r0, r3
 80077bc:	f000 fefe 	bl	80085bc <RCCEx_PLL3_Config>
 80077c0:	4603      	mov	r3, r0
 80077c2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 80077c6:	e00a      	b.n	80077de <HAL_RCCEx_PeriphCLKConfig+0xd16>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80077c8:	2301      	movs	r3, #1
 80077ca:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80077ce:	e006      	b.n	80077de <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 80077d0:	bf00      	nop
 80077d2:	e004      	b.n	80077de <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 80077d4:	bf00      	nop
 80077d6:	e002      	b.n	80077de <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 80077d8:	bf00      	nop
 80077da:	e000      	b.n	80077de <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 80077dc:	bf00      	nop
    }

    if (ret == HAL_OK)
 80077de:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80077e2:	2b00      	cmp	r3, #0
 80077e4:	d10e      	bne.n	8007804 <HAL_RCCEx_PeriphCLKConfig+0xd3c>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80077e6:	4b06      	ldr	r3, [pc, #24]	@ (8007800 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80077e8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80077ea:	f423 51e0 	bic.w	r1, r3, #7168	@ 0x1c00
 80077ee:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80077f2:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80077f6:	4a02      	ldr	r2, [pc, #8]	@ (8007800 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80077f8:	430b      	orrs	r3, r1
 80077fa:	6593      	str	r3, [r2, #88]	@ 0x58
 80077fc:	e006      	b.n	800780c <HAL_RCCEx_PeriphCLKConfig+0xd44>
 80077fe:	bf00      	nop
 8007800:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007804:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007808:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 800780c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007810:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007814:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 8007818:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800781c:	2300      	movs	r3, #0
 800781e:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8007822:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 8007826:	460b      	mov	r3, r1
 8007828:	4313      	orrs	r3, r2
 800782a:	d055      	beq.n	80078d8 <HAL_RCCEx_PeriphCLKConfig+0xe10>
  {
    switch (PeriphClkInit->Lptim345ClockSelection)
 800782c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007830:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8007834:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 8007838:	d033      	beq.n	80078a2 <HAL_RCCEx_PeriphCLKConfig+0xdda>
 800783a:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 800783e:	d82c      	bhi.n	800789a <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8007840:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007844:	d02f      	beq.n	80078a6 <HAL_RCCEx_PeriphCLKConfig+0xdde>
 8007846:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800784a:	d826      	bhi.n	800789a <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 800784c:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 8007850:	d02b      	beq.n	80078aa <HAL_RCCEx_PeriphCLKConfig+0xde2>
 8007852:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 8007856:	d820      	bhi.n	800789a <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8007858:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800785c:	d012      	beq.n	8007884 <HAL_RCCEx_PeriphCLKConfig+0xdbc>
 800785e:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8007862:	d81a      	bhi.n	800789a <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8007864:	2b00      	cmp	r3, #0
 8007866:	d022      	beq.n	80078ae <HAL_RCCEx_PeriphCLKConfig+0xde6>
 8007868:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800786c:	d115      	bne.n	800789a <HAL_RCCEx_PeriphCLKConfig+0xdd2>
      case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800786e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007872:	3308      	adds	r3, #8
 8007874:	2100      	movs	r1, #0
 8007876:	4618      	mov	r0, r3
 8007878:	f000 fdee 	bl	8008458 <RCCEx_PLL2_Config>
 800787c:	4603      	mov	r3, r0
 800787e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 8007882:	e015      	b.n	80078b0 <HAL_RCCEx_PeriphCLKConfig+0xde8>

      case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8007884:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007888:	3328      	adds	r3, #40	@ 0x28
 800788a:	2102      	movs	r1, #2
 800788c:	4618      	mov	r0, r3
 800788e:	f000 fe95 	bl	80085bc <RCCEx_PLL3_Config>
 8007892:	4603      	mov	r3, r0
 8007894:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 8007898:	e00a      	b.n	80078b0 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800789a:	2301      	movs	r3, #1
 800789c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80078a0:	e006      	b.n	80078b0 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 80078a2:	bf00      	nop
 80078a4:	e004      	b.n	80078b0 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 80078a6:	bf00      	nop
 80078a8:	e002      	b.n	80078b0 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 80078aa:	bf00      	nop
 80078ac:	e000      	b.n	80078b0 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 80078ae:	bf00      	nop
    }

    if (ret == HAL_OK)
 80078b0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80078b4:	2b00      	cmp	r3, #0
 80078b6:	d10b      	bne.n	80078d0 <HAL_RCCEx_PeriphCLKConfig+0xe08>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 80078b8:	4ba1      	ldr	r3, [pc, #644]	@ (8007b40 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80078ba:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80078bc:	f423 4160 	bic.w	r1, r3, #57344	@ 0xe000
 80078c0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80078c4:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 80078c8:	4a9d      	ldr	r2, [pc, #628]	@ (8007b40 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80078ca:	430b      	orrs	r3, r1
 80078cc:	6593      	str	r3, [r2, #88]	@ 0x58
 80078ce:	e003      	b.n	80078d8 <HAL_RCCEx_PeriphCLKConfig+0xe10>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80078d0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80078d4:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

    __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);

  }
#else
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 80078d8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80078dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80078e0:	f002 0308 	and.w	r3, r2, #8
 80078e4:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80078e8:	2300      	movs	r3, #0
 80078ea:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80078ee:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 80078f2:	460b      	mov	r3, r1
 80078f4:	4313      	orrs	r3, r2
 80078f6:	d01e      	beq.n	8007936 <HAL_RCCEx_PeriphCLKConfig+0xe6e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C123CLKSOURCE(PeriphClkInit->I2c123ClockSelection));

    if ((PeriphClkInit->I2c123ClockSelection) == RCC_I2C123CLKSOURCE_PLL3)
 80078f8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80078fc:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007900:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007904:	d10c      	bne.n	8007920 <HAL_RCCEx_PeriphCLKConfig+0xe58>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8007906:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800790a:	3328      	adds	r3, #40	@ 0x28
 800790c:	2102      	movs	r1, #2
 800790e:	4618      	mov	r0, r3
 8007910:	f000 fe54 	bl	80085bc <RCCEx_PLL3_Config>
 8007914:	4603      	mov	r3, r0
 8007916:	2b00      	cmp	r3, #0
 8007918:	d002      	beq.n	8007920 <HAL_RCCEx_PeriphCLKConfig+0xe58>
      {
        status = HAL_ERROR;
 800791a:	2301      	movs	r3, #1
 800791c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 8007920:	4b87      	ldr	r3, [pc, #540]	@ (8007b40 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8007922:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007924:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8007928:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800792c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007930:	4a83      	ldr	r2, [pc, #524]	@ (8007b40 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8007932:	430b      	orrs	r3, r1
 8007934:	6553      	str	r3, [r2, #84]	@ 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8007936:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800793a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800793e:	f002 0310 	and.w	r3, r2, #16
 8007942:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8007946:	2300      	movs	r3, #0
 8007948:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800794c:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 8007950:	460b      	mov	r3, r1
 8007952:	4313      	orrs	r3, r2
 8007954:	d01e      	beq.n	8007994 <HAL_RCCEx_PeriphCLKConfig+0xecc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 8007956:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800795a:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800795e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007962:	d10c      	bne.n	800797e <HAL_RCCEx_PeriphCLKConfig+0xeb6>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8007964:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007968:	3328      	adds	r3, #40	@ 0x28
 800796a:	2102      	movs	r1, #2
 800796c:	4618      	mov	r0, r3
 800796e:	f000 fe25 	bl	80085bc <RCCEx_PLL3_Config>
 8007972:	4603      	mov	r3, r0
 8007974:	2b00      	cmp	r3, #0
 8007976:	d002      	beq.n	800797e <HAL_RCCEx_PeriphCLKConfig+0xeb6>
      {
        status = HAL_ERROR;
 8007978:	2301      	movs	r3, #1
 800797a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 800797e:	4b70      	ldr	r3, [pc, #448]	@ (8007b40 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8007980:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007982:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8007986:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800798a:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800798e:	4a6c      	ldr	r2, [pc, #432]	@ (8007b40 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8007990:	430b      	orrs	r3, r1
 8007992:	6593      	str	r3, [r2, #88]	@ 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8007994:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007998:	e9d3 2300 	ldrd	r2, r3, [r3]
 800799c:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 80079a0:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80079a4:	2300      	movs	r3, #0
 80079a6:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80079aa:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 80079ae:	460b      	mov	r3, r1
 80079b0:	4313      	orrs	r3, r2
 80079b2:	d03e      	beq.n	8007a32 <HAL_RCCEx_PeriphCLKConfig+0xf6a>
  {
    switch (PeriphClkInit->AdcClockSelection)
 80079b4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80079b8:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 80079bc:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80079c0:	d022      	beq.n	8007a08 <HAL_RCCEx_PeriphCLKConfig+0xf40>
 80079c2:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80079c6:	d81b      	bhi.n	8007a00 <HAL_RCCEx_PeriphCLKConfig+0xf38>
 80079c8:	2b00      	cmp	r3, #0
 80079ca:	d003      	beq.n	80079d4 <HAL_RCCEx_PeriphCLKConfig+0xf0c>
 80079cc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80079d0:	d00b      	beq.n	80079ea <HAL_RCCEx_PeriphCLKConfig+0xf22>
 80079d2:	e015      	b.n	8007a00 <HAL_RCCEx_PeriphCLKConfig+0xf38>
    {

      case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80079d4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80079d8:	3308      	adds	r3, #8
 80079da:	2100      	movs	r1, #0
 80079dc:	4618      	mov	r0, r3
 80079de:	f000 fd3b 	bl	8008458 <RCCEx_PLL2_Config>
 80079e2:	4603      	mov	r3, r0
 80079e4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 80079e8:	e00f      	b.n	8007a0a <HAL_RCCEx_PeriphCLKConfig+0xf42>

      case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80079ea:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80079ee:	3328      	adds	r3, #40	@ 0x28
 80079f0:	2102      	movs	r1, #2
 80079f2:	4618      	mov	r0, r3
 80079f4:	f000 fde2 	bl	80085bc <RCCEx_PLL3_Config>
 80079f8:	4603      	mov	r3, r0
 80079fa:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 80079fe:	e004      	b.n	8007a0a <HAL_RCCEx_PeriphCLKConfig+0xf42>
        /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
        /* ADC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007a00:	2301      	movs	r3, #1
 8007a02:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8007a06:	e000      	b.n	8007a0a <HAL_RCCEx_PeriphCLKConfig+0xf42>
        break;
 8007a08:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007a0a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007a0e:	2b00      	cmp	r3, #0
 8007a10:	d10b      	bne.n	8007a2a <HAL_RCCEx_PeriphCLKConfig+0xf62>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8007a12:	4b4b      	ldr	r3, [pc, #300]	@ (8007b40 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8007a14:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007a16:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 8007a1a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007a1e:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8007a22:	4a47      	ldr	r2, [pc, #284]	@ (8007b40 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8007a24:	430b      	orrs	r3, r1
 8007a26:	6593      	str	r3, [r2, #88]	@ 0x58
 8007a28:	e003      	b.n	8007a32 <HAL_RCCEx_PeriphCLKConfig+0xf6a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007a2a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007a2e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8007a32:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007a36:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007a3a:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 8007a3e:	67bb      	str	r3, [r7, #120]	@ 0x78
 8007a40:	2300      	movs	r3, #0
 8007a42:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8007a44:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 8007a48:	460b      	mov	r3, r1
 8007a4a:	4313      	orrs	r3, r2
 8007a4c:	d03b      	beq.n	8007ac6 <HAL_RCCEx_PeriphCLKConfig+0xffe>
  {

    switch (PeriphClkInit->UsbClockSelection)
 8007a4e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007a52:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007a56:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8007a5a:	d01f      	beq.n	8007a9c <HAL_RCCEx_PeriphCLKConfig+0xfd4>
 8007a5c:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8007a60:	d818      	bhi.n	8007a94 <HAL_RCCEx_PeriphCLKConfig+0xfcc>
 8007a62:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8007a66:	d003      	beq.n	8007a70 <HAL_RCCEx_PeriphCLKConfig+0xfa8>
 8007a68:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8007a6c:	d007      	beq.n	8007a7e <HAL_RCCEx_PeriphCLKConfig+0xfb6>
 8007a6e:	e011      	b.n	8007a94 <HAL_RCCEx_PeriphCLKConfig+0xfcc>
    {
      case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007a70:	4b33      	ldr	r3, [pc, #204]	@ (8007b40 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8007a72:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007a74:	4a32      	ldr	r2, [pc, #200]	@ (8007b40 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8007a76:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8007a7a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* USB clock source configuration done later after clock selection check */
        break;
 8007a7c:	e00f      	b.n	8007a9e <HAL_RCCEx_PeriphCLKConfig+0xfd6>

      case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8007a7e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007a82:	3328      	adds	r3, #40	@ 0x28
 8007a84:	2101      	movs	r1, #1
 8007a86:	4618      	mov	r0, r3
 8007a88:	f000 fd98 	bl	80085bc <RCCEx_PLL3_Config>
 8007a8c:	4603      	mov	r3, r0
 8007a8e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* USB clock source configuration done later after clock selection check */
        break;
 8007a92:	e004      	b.n	8007a9e <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007a94:	2301      	movs	r3, #1
 8007a96:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8007a9a:	e000      	b.n	8007a9e <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        break;
 8007a9c:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007a9e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007aa2:	2b00      	cmp	r3, #0
 8007aa4:	d10b      	bne.n	8007abe <HAL_RCCEx_PeriphCLKConfig+0xff6>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8007aa6:	4b26      	ldr	r3, [pc, #152]	@ (8007b40 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8007aa8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007aaa:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 8007aae:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007ab2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007ab6:	4a22      	ldr	r2, [pc, #136]	@ (8007b40 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8007ab8:	430b      	orrs	r3, r1
 8007aba:	6553      	str	r3, [r2, #84]	@ 0x54
 8007abc:	e003      	b.n	8007ac6 <HAL_RCCEx_PeriphCLKConfig+0xffe>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007abe:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007ac2:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 8007ac6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007aca:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007ace:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 8007ad2:	673b      	str	r3, [r7, #112]	@ 0x70
 8007ad4:	2300      	movs	r3, #0
 8007ad6:	677b      	str	r3, [r7, #116]	@ 0x74
 8007ad8:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 8007adc:	460b      	mov	r3, r1
 8007ade:	4313      	orrs	r3, r2
 8007ae0:	d034      	beq.n	8007b4c <HAL_RCCEx_PeriphCLKConfig+0x1084>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch (PeriphClkInit->SdmmcClockSelection)
 8007ae2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007ae6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007ae8:	2b00      	cmp	r3, #0
 8007aea:	d003      	beq.n	8007af4 <HAL_RCCEx_PeriphCLKConfig+0x102c>
 8007aec:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007af0:	d007      	beq.n	8007b02 <HAL_RCCEx_PeriphCLKConfig+0x103a>
 8007af2:	e011      	b.n	8007b18 <HAL_RCCEx_PeriphCLKConfig+0x1050>
    {
      case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
        /* Enable SDMMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007af4:	4b12      	ldr	r3, [pc, #72]	@ (8007b40 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8007af6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007af8:	4a11      	ldr	r2, [pc, #68]	@ (8007b40 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8007afa:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8007afe:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 8007b00:	e00e      	b.n	8007b20 <HAL_RCCEx_PeriphCLKConfig+0x1058>

      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8007b02:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007b06:	3308      	adds	r3, #8
 8007b08:	2102      	movs	r1, #2
 8007b0a:	4618      	mov	r0, r3
 8007b0c:	f000 fca4 	bl	8008458 <RCCEx_PLL2_Config>
 8007b10:	4603      	mov	r3, r0
 8007b12:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 8007b16:	e003      	b.n	8007b20 <HAL_RCCEx_PeriphCLKConfig+0x1058>

      default:
        ret = HAL_ERROR;
 8007b18:	2301      	movs	r3, #1
 8007b1a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8007b1e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007b20:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007b24:	2b00      	cmp	r3, #0
 8007b26:	d10d      	bne.n	8007b44 <HAL_RCCEx_PeriphCLKConfig+0x107c>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 8007b28:	4b05      	ldr	r3, [pc, #20]	@ (8007b40 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8007b2a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007b2c:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8007b30:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007b34:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007b36:	4a02      	ldr	r2, [pc, #8]	@ (8007b40 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8007b38:	430b      	orrs	r3, r1
 8007b3a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8007b3c:	e006      	b.n	8007b4c <HAL_RCCEx_PeriphCLKConfig+0x1084>
 8007b3e:	bf00      	nop
 8007b40:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007b44:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007b48:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8007b4c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007b50:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007b54:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
 8007b58:	66bb      	str	r3, [r7, #104]	@ 0x68
 8007b5a:	2300      	movs	r3, #0
 8007b5c:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8007b5e:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 8007b62:	460b      	mov	r3, r1
 8007b64:	4313      	orrs	r3, r2
 8007b66:	d00c      	beq.n	8007b82 <HAL_RCCEx_PeriphCLKConfig+0x10ba>
  {
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8007b68:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007b6c:	3328      	adds	r3, #40	@ 0x28
 8007b6e:	2102      	movs	r1, #2
 8007b70:	4618      	mov	r0, r3
 8007b72:	f000 fd23 	bl	80085bc <RCCEx_PLL3_Config>
 8007b76:	4603      	mov	r3, r0
 8007b78:	2b00      	cmp	r3, #0
 8007b7a:	d002      	beq.n	8007b82 <HAL_RCCEx_PeriphCLKConfig+0x10ba>
    {
      status = HAL_ERROR;
 8007b7c:	2301      	movs	r3, #1
 8007b7e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 8007b82:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007b86:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007b8a:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 8007b8e:	663b      	str	r3, [r7, #96]	@ 0x60
 8007b90:	2300      	movs	r3, #0
 8007b92:	667b      	str	r3, [r7, #100]	@ 0x64
 8007b94:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 8007b98:	460b      	mov	r3, r1
 8007b9a:	4313      	orrs	r3, r2
 8007b9c:	d038      	beq.n	8007c10 <HAL_RCCEx_PeriphCLKConfig+0x1148>
  {

    switch (PeriphClkInit->RngClockSelection)
 8007b9e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007ba2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007ba6:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8007baa:	d018      	beq.n	8007bde <HAL_RCCEx_PeriphCLKConfig+0x1116>
 8007bac:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8007bb0:	d811      	bhi.n	8007bd6 <HAL_RCCEx_PeriphCLKConfig+0x110e>
 8007bb2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007bb6:	d014      	beq.n	8007be2 <HAL_RCCEx_PeriphCLKConfig+0x111a>
 8007bb8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007bbc:	d80b      	bhi.n	8007bd6 <HAL_RCCEx_PeriphCLKConfig+0x110e>
 8007bbe:	2b00      	cmp	r3, #0
 8007bc0:	d011      	beq.n	8007be6 <HAL_RCCEx_PeriphCLKConfig+0x111e>
 8007bc2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007bc6:	d106      	bne.n	8007bd6 <HAL_RCCEx_PeriphCLKConfig+0x110e>
    {
      case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
        /* Enable RNG Clock output generated form System RNG . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007bc8:	4bc3      	ldr	r3, [pc, #780]	@ (8007ed8 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8007bca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007bcc:	4ac2      	ldr	r2, [pc, #776]	@ (8007ed8 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8007bce:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8007bd2:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* RNG clock source configuration done later after clock selection check */
        break;
 8007bd4:	e008      	b.n	8007be8 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007bd6:	2301      	movs	r3, #1
 8007bd8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8007bdc:	e004      	b.n	8007be8 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 8007bde:	bf00      	nop
 8007be0:	e002      	b.n	8007be8 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 8007be2:	bf00      	nop
 8007be4:	e000      	b.n	8007be8 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 8007be6:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007be8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007bec:	2b00      	cmp	r3, #0
 8007bee:	d10b      	bne.n	8007c08 <HAL_RCCEx_PeriphCLKConfig+0x1140>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8007bf0:	4bb9      	ldr	r3, [pc, #740]	@ (8007ed8 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8007bf2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007bf4:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8007bf8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007bfc:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007c00:	4ab5      	ldr	r2, [pc, #724]	@ (8007ed8 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8007c02:	430b      	orrs	r3, r1
 8007c04:	6553      	str	r3, [r2, #84]	@ 0x54
 8007c06:	e003      	b.n	8007c10 <HAL_RCCEx_PeriphCLKConfig+0x1148>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007c08:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007c0c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8007c10:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007c14:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007c18:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 8007c1c:	65bb      	str	r3, [r7, #88]	@ 0x58
 8007c1e:	2300      	movs	r3, #0
 8007c20:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8007c22:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 8007c26:	460b      	mov	r3, r1
 8007c28:	4313      	orrs	r3, r2
 8007c2a:	d009      	beq.n	8007c40 <HAL_RCCEx_PeriphCLKConfig+0x1178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8007c2c:	4baa      	ldr	r3, [pc, #680]	@ (8007ed8 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8007c2e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007c30:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 8007c34:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007c38:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007c3a:	4aa7      	ldr	r2, [pc, #668]	@ (8007ed8 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8007c3c:	430b      	orrs	r3, r1
 8007c3e:	6513      	str	r3, [r2, #80]	@ 0x50
  }
#if defined(HRTIM1)
  /*------------------------------ HRTIM1 clock Configuration ----------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 8007c40:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007c44:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007c48:	f002 5380 	and.w	r3, r2, #268435456	@ 0x10000000
 8007c4c:	653b      	str	r3, [r7, #80]	@ 0x50
 8007c4e:	2300      	movs	r3, #0
 8007c50:	657b      	str	r3, [r7, #84]	@ 0x54
 8007c52:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 8007c56:	460b      	mov	r3, r1
 8007c58:	4313      	orrs	r3, r2
 8007c5a:	d00a      	beq.n	8007c72 <HAL_RCCEx_PeriphCLKConfig+0x11aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HRTIM1CLKSOURCE(PeriphClkInit->Hrtim1ClockSelection));

    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 8007c5c:	4b9e      	ldr	r3, [pc, #632]	@ (8007ed8 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8007c5e:	691b      	ldr	r3, [r3, #16]
 8007c60:	f423 4180 	bic.w	r1, r3, #16384	@ 0x4000
 8007c64:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007c68:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 8007c6c:	4a9a      	ldr	r2, [pc, #616]	@ (8007ed8 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8007c6e:	430b      	orrs	r3, r1
 8007c70:	6113      	str	r3, [r2, #16]
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8007c72:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007c76:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007c7a:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 8007c7e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007c80:	2300      	movs	r3, #0
 8007c82:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007c84:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 8007c88:	460b      	mov	r3, r1
 8007c8a:	4313      	orrs	r3, r2
 8007c8c:	d009      	beq.n	8007ca2 <HAL_RCCEx_PeriphCLKConfig+0x11da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8007c8e:	4b92      	ldr	r3, [pc, #584]	@ (8007ed8 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8007c90:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007c92:	f023 7180 	bic.w	r1, r3, #16777216	@ 0x1000000
 8007c96:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007c9a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007c9c:	4a8e      	ldr	r2, [pc, #568]	@ (8007ed8 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8007c9e:	430b      	orrs	r3, r1
 8007ca0:	6513      	str	r3, [r2, #80]	@ 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 8007ca2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007ca6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007caa:	f002 4380 	and.w	r3, r2, #1073741824	@ 0x40000000
 8007cae:	643b      	str	r3, [r7, #64]	@ 0x40
 8007cb0:	2300      	movs	r3, #0
 8007cb2:	647b      	str	r3, [r7, #68]	@ 0x44
 8007cb4:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 8007cb8:	460b      	mov	r3, r1
 8007cba:	4313      	orrs	r3, r2
 8007cbc:	d00e      	beq.n	8007cdc <HAL_RCCEx_PeriphCLKConfig+0x1214>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8007cbe:	4b86      	ldr	r3, [pc, #536]	@ (8007ed8 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8007cc0:	691b      	ldr	r3, [r3, #16]
 8007cc2:	4a85      	ldr	r2, [pc, #532]	@ (8007ed8 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8007cc4:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8007cc8:	6113      	str	r3, [r2, #16]
 8007cca:	4b83      	ldr	r3, [pc, #524]	@ (8007ed8 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8007ccc:	6919      	ldr	r1, [r3, #16]
 8007cce:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007cd2:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 8007cd6:	4a80      	ldr	r2, [pc, #512]	@ (8007ed8 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8007cd8:	430b      	orrs	r3, r1
 8007cda:	6113      	str	r3, [r2, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 8007cdc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007ce0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007ce4:	f002 4300 	and.w	r3, r2, #2147483648	@ 0x80000000
 8007ce8:	63bb      	str	r3, [r7, #56]	@ 0x38
 8007cea:	2300      	movs	r3, #0
 8007cec:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8007cee:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 8007cf2:	460b      	mov	r3, r1
 8007cf4:	4313      	orrs	r3, r2
 8007cf6:	d009      	beq.n	8007d0c <HAL_RCCEx_PeriphCLKConfig+0x1244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 8007cf8:	4b77      	ldr	r3, [pc, #476]	@ (8007ed8 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8007cfa:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007cfc:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 8007d00:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007d04:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007d06:	4a74      	ldr	r2, [pc, #464]	@ (8007ed8 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8007d08:	430b      	orrs	r3, r1
 8007d0a:	64d3      	str	r3, [r2, #76]	@ 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8007d0c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007d10:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007d14:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 8007d18:	633b      	str	r3, [r7, #48]	@ 0x30
 8007d1a:	2300      	movs	r3, #0
 8007d1c:	637b      	str	r3, [r7, #52]	@ 0x34
 8007d1e:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 8007d22:	460b      	mov	r3, r1
 8007d24:	4313      	orrs	r3, r2
 8007d26:	d00a      	beq.n	8007d3e <HAL_RCCEx_PeriphCLKConfig+0x1276>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8007d28:	4b6b      	ldr	r3, [pc, #428]	@ (8007ed8 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8007d2a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007d2c:	f423 0140 	bic.w	r1, r3, #12582912	@ 0xc00000
 8007d30:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007d34:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8007d38:	4a67      	ldr	r2, [pc, #412]	@ (8007ed8 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8007d3a:	430b      	orrs	r3, r1
 8007d3c:	6553      	str	r3, [r2, #84]	@ 0x54
  }

  /*---------------------------- PLL2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 8007d3e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007d42:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007d46:	2100      	movs	r1, #0
 8007d48:	62b9      	str	r1, [r7, #40]	@ 0x28
 8007d4a:	f003 0301 	and.w	r3, r3, #1
 8007d4e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8007d50:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 8007d54:	460b      	mov	r3, r1
 8007d56:	4313      	orrs	r3, r2
 8007d58:	d011      	beq.n	8007d7e <HAL_RCCEx_PeriphCLKConfig+0x12b6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8007d5a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007d5e:	3308      	adds	r3, #8
 8007d60:	2100      	movs	r1, #0
 8007d62:	4618      	mov	r0, r3
 8007d64:	f000 fb78 	bl	8008458 <RCCEx_PLL2_Config>
 8007d68:	4603      	mov	r3, r0
 8007d6a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8007d6e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007d72:	2b00      	cmp	r3, #0
 8007d74:	d003      	beq.n	8007d7e <HAL_RCCEx_PeriphCLKConfig+0x12b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007d76:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007d7a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 8007d7e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007d82:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007d86:	2100      	movs	r1, #0
 8007d88:	6239      	str	r1, [r7, #32]
 8007d8a:	f003 0302 	and.w	r3, r3, #2
 8007d8e:	627b      	str	r3, [r7, #36]	@ 0x24
 8007d90:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 8007d94:	460b      	mov	r3, r1
 8007d96:	4313      	orrs	r3, r2
 8007d98:	d011      	beq.n	8007dbe <HAL_RCCEx_PeriphCLKConfig+0x12f6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8007d9a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007d9e:	3308      	adds	r3, #8
 8007da0:	2101      	movs	r1, #1
 8007da2:	4618      	mov	r0, r3
 8007da4:	f000 fb58 	bl	8008458 <RCCEx_PLL2_Config>
 8007da8:	4603      	mov	r3, r0
 8007daa:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8007dae:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007db2:	2b00      	cmp	r3, #0
 8007db4:	d003      	beq.n	8007dbe <HAL_RCCEx_PeriphCLKConfig+0x12f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007db6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007dba:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 8007dbe:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007dc2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007dc6:	2100      	movs	r1, #0
 8007dc8:	61b9      	str	r1, [r7, #24]
 8007dca:	f003 0304 	and.w	r3, r3, #4
 8007dce:	61fb      	str	r3, [r7, #28]
 8007dd0:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 8007dd4:	460b      	mov	r3, r1
 8007dd6:	4313      	orrs	r3, r2
 8007dd8:	d011      	beq.n	8007dfe <HAL_RCCEx_PeriphCLKConfig+0x1336>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8007dda:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007dde:	3308      	adds	r3, #8
 8007de0:	2102      	movs	r1, #2
 8007de2:	4618      	mov	r0, r3
 8007de4:	f000 fb38 	bl	8008458 <RCCEx_PLL2_Config>
 8007de8:	4603      	mov	r3, r0
 8007dea:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8007dee:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007df2:	2b00      	cmp	r3, #0
 8007df4:	d003      	beq.n	8007dfe <HAL_RCCEx_PeriphCLKConfig+0x1336>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007df6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007dfa:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  

  /*---------------------------- PLL3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 8007dfe:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007e02:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007e06:	2100      	movs	r1, #0
 8007e08:	6139      	str	r1, [r7, #16]
 8007e0a:	f003 0308 	and.w	r3, r3, #8
 8007e0e:	617b      	str	r3, [r7, #20]
 8007e10:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 8007e14:	460b      	mov	r3, r1
 8007e16:	4313      	orrs	r3, r2
 8007e18:	d011      	beq.n	8007e3e <HAL_RCCEx_PeriphCLKConfig+0x1376>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8007e1a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007e1e:	3328      	adds	r3, #40	@ 0x28
 8007e20:	2100      	movs	r1, #0
 8007e22:	4618      	mov	r0, r3
 8007e24:	f000 fbca 	bl	80085bc <RCCEx_PLL3_Config>
 8007e28:	4603      	mov	r3, r0
 8007e2a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  
    if (ret == HAL_OK)
 8007e2e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007e32:	2b00      	cmp	r3, #0
 8007e34:	d003      	beq.n	8007e3e <HAL_RCCEx_PeriphCLKConfig+0x1376>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007e36:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007e3a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 8007e3e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007e42:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007e46:	2100      	movs	r1, #0
 8007e48:	60b9      	str	r1, [r7, #8]
 8007e4a:	f003 0310 	and.w	r3, r3, #16
 8007e4e:	60fb      	str	r3, [r7, #12]
 8007e50:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 8007e54:	460b      	mov	r3, r1
 8007e56:	4313      	orrs	r3, r2
 8007e58:	d011      	beq.n	8007e7e <HAL_RCCEx_PeriphCLKConfig+0x13b6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8007e5a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007e5e:	3328      	adds	r3, #40	@ 0x28
 8007e60:	2101      	movs	r1, #1
 8007e62:	4618      	mov	r0, r3
 8007e64:	f000 fbaa 	bl	80085bc <RCCEx_PLL3_Config>
 8007e68:	4603      	mov	r3, r0
 8007e6a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8007e6e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007e72:	2b00      	cmp	r3, #0
 8007e74:	d003      	beq.n	8007e7e <HAL_RCCEx_PeriphCLKConfig+0x13b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007e76:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007e7a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 8007e7e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007e82:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007e86:	2100      	movs	r1, #0
 8007e88:	6039      	str	r1, [r7, #0]
 8007e8a:	f003 0320 	and.w	r3, r3, #32
 8007e8e:	607b      	str	r3, [r7, #4]
 8007e90:	e9d7 1200 	ldrd	r1, r2, [r7]
 8007e94:	460b      	mov	r3, r1
 8007e96:	4313      	orrs	r3, r2
 8007e98:	d011      	beq.n	8007ebe <HAL_RCCEx_PeriphCLKConfig+0x13f6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8007e9a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007e9e:	3328      	adds	r3, #40	@ 0x28
 8007ea0:	2102      	movs	r1, #2
 8007ea2:	4618      	mov	r0, r3
 8007ea4:	f000 fb8a 	bl	80085bc <RCCEx_PLL3_Config>
 8007ea8:	4603      	mov	r3, r0
 8007eaa:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8007eae:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007eb2:	2b00      	cmp	r3, #0
 8007eb4:	d003      	beq.n	8007ebe <HAL_RCCEx_PeriphCLKConfig+0x13f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007eb6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007eba:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }

  if (status == HAL_OK)
 8007ebe:	f897 3126 	ldrb.w	r3, [r7, #294]	@ 0x126
 8007ec2:	2b00      	cmp	r3, #0
 8007ec4:	d101      	bne.n	8007eca <HAL_RCCEx_PeriphCLKConfig+0x1402>
  {
    return HAL_OK;
 8007ec6:	2300      	movs	r3, #0
 8007ec8:	e000      	b.n	8007ecc <HAL_RCCEx_PeriphCLKConfig+0x1404>
  }
  return HAL_ERROR;
 8007eca:	2301      	movs	r3, #1
}
 8007ecc:	4618      	mov	r0, r3
 8007ece:	f507 7794 	add.w	r7, r7, #296	@ 0x128
 8007ed2:	46bd      	mov	sp, r7
 8007ed4:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8007ed8:	58024400 	.word	0x58024400

08007edc <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 8007edc:	b580      	push	{r7, lr}
 8007ede:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE) >> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 8007ee0:	f7fe fd54 	bl	800698c <HAL_RCC_GetHCLKFreq>
 8007ee4:	4602      	mov	r2, r0
 8007ee6:	4b06      	ldr	r3, [pc, #24]	@ (8007f00 <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 8007ee8:	6a1b      	ldr	r3, [r3, #32]
 8007eea:	091b      	lsrs	r3, r3, #4
 8007eec:	f003 0307 	and.w	r3, r3, #7
 8007ef0:	4904      	ldr	r1, [pc, #16]	@ (8007f04 <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 8007ef2:	5ccb      	ldrb	r3, [r1, r3]
 8007ef4:	f003 031f 	and.w	r3, r3, #31
 8007ef8:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE) >> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 8007efc:	4618      	mov	r0, r3
 8007efe:	bd80      	pop	{r7, pc}
 8007f00:	58024400 	.word	0x58024400
 8007f04:	08022e34 	.word	0x08022e34

08007f08 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *PLL2_Clocks)
{
 8007f08:	b480      	push	{r7}
 8007f0a:	b089      	sub	sp, #36	@ 0x24
 8007f0c:	af00      	add	r7, sp, #0
 8007f0e:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8007f10:	4ba1      	ldr	r3, [pc, #644]	@ (8008198 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007f12:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007f14:	f003 0303 	and.w	r3, r3, #3
 8007f18:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 8007f1a:	4b9f      	ldr	r3, [pc, #636]	@ (8008198 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007f1c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007f1e:	0b1b      	lsrs	r3, r3, #12
 8007f20:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8007f24:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 8007f26:	4b9c      	ldr	r3, [pc, #624]	@ (8008198 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007f28:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007f2a:	091b      	lsrs	r3, r3, #4
 8007f2c:	f003 0301 	and.w	r3, r3, #1
 8007f30:	613b      	str	r3, [r7, #16]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 8007f32:	4b99      	ldr	r3, [pc, #612]	@ (8008198 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007f34:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007f36:	08db      	lsrs	r3, r3, #3
 8007f38:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8007f3c:	693a      	ldr	r2, [r7, #16]
 8007f3e:	fb02 f303 	mul.w	r3, r2, r3
 8007f42:	ee07 3a90 	vmov	s15, r3
 8007f46:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007f4a:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 8007f4e:	697b      	ldr	r3, [r7, #20]
 8007f50:	2b00      	cmp	r3, #0
 8007f52:	f000 8111 	beq.w	8008178 <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 8007f56:	69bb      	ldr	r3, [r7, #24]
 8007f58:	2b02      	cmp	r3, #2
 8007f5a:	f000 8083 	beq.w	8008064 <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 8007f5e:	69bb      	ldr	r3, [r7, #24]
 8007f60:	2b02      	cmp	r3, #2
 8007f62:	f200 80a1 	bhi.w	80080a8 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 8007f66:	69bb      	ldr	r3, [r7, #24]
 8007f68:	2b00      	cmp	r3, #0
 8007f6a:	d003      	beq.n	8007f74 <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 8007f6c:	69bb      	ldr	r3, [r7, #24]
 8007f6e:	2b01      	cmp	r3, #1
 8007f70:	d056      	beq.n	8008020 <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 8007f72:	e099      	b.n	80080a8 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8007f74:	4b88      	ldr	r3, [pc, #544]	@ (8008198 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007f76:	681b      	ldr	r3, [r3, #0]
 8007f78:	f003 0320 	and.w	r3, r3, #32
 8007f7c:	2b00      	cmp	r3, #0
 8007f7e:	d02d      	beq.n	8007fdc <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8007f80:	4b85      	ldr	r3, [pc, #532]	@ (8008198 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007f82:	681b      	ldr	r3, [r3, #0]
 8007f84:	08db      	lsrs	r3, r3, #3
 8007f86:	f003 0303 	and.w	r3, r3, #3
 8007f8a:	4a84      	ldr	r2, [pc, #528]	@ (800819c <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 8007f8c:	fa22 f303 	lsr.w	r3, r2, r3
 8007f90:	60bb      	str	r3, [r7, #8]
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8007f92:	68bb      	ldr	r3, [r7, #8]
 8007f94:	ee07 3a90 	vmov	s15, r3
 8007f98:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007f9c:	697b      	ldr	r3, [r7, #20]
 8007f9e:	ee07 3a90 	vmov	s15, r3
 8007fa2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007fa6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007faa:	4b7b      	ldr	r3, [pc, #492]	@ (8008198 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007fac:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007fae:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007fb2:	ee07 3a90 	vmov	s15, r3
 8007fb6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007fba:	ed97 6a03 	vldr	s12, [r7, #12]
 8007fbe:	eddf 5a78 	vldr	s11, [pc, #480]	@ 80081a0 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8007fc2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007fc6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007fca:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007fce:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007fd2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007fd6:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
        }
        break;
 8007fda:	e087      	b.n	80080ec <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8007fdc:	697b      	ldr	r3, [r7, #20]
 8007fde:	ee07 3a90 	vmov	s15, r3
 8007fe2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007fe6:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 80081a4 <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 8007fea:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007fee:	4b6a      	ldr	r3, [pc, #424]	@ (8008198 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007ff0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007ff2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007ff6:	ee07 3a90 	vmov	s15, r3
 8007ffa:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007ffe:	ed97 6a03 	vldr	s12, [r7, #12]
 8008002:	eddf 5a67 	vldr	s11, [pc, #412]	@ 80081a0 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8008006:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800800a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800800e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8008012:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008016:	ee67 7a27 	vmul.f32	s15, s14, s15
 800801a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800801e:	e065      	b.n	80080ec <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8008020:	697b      	ldr	r3, [r7, #20]
 8008022:	ee07 3a90 	vmov	s15, r3
 8008026:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800802a:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 80081a8 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 800802e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008032:	4b59      	ldr	r3, [pc, #356]	@ (8008198 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8008034:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008036:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800803a:	ee07 3a90 	vmov	s15, r3
 800803e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008042:	ed97 6a03 	vldr	s12, [r7, #12]
 8008046:	eddf 5a56 	vldr	s11, [pc, #344]	@ 80081a0 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800804a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800804e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008052:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8008056:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800805a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800805e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8008062:	e043      	b.n	80080ec <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8008064:	697b      	ldr	r3, [r7, #20]
 8008066:	ee07 3a90 	vmov	s15, r3
 800806a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800806e:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 80081ac <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 8008072:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008076:	4b48      	ldr	r3, [pc, #288]	@ (8008198 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8008078:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800807a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800807e:	ee07 3a90 	vmov	s15, r3
 8008082:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008086:	ed97 6a03 	vldr	s12, [r7, #12]
 800808a:	eddf 5a45 	vldr	s11, [pc, #276]	@ 80081a0 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800808e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008092:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008096:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800809a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800809e:	ee67 7a27 	vmul.f32	s15, s14, s15
 80080a2:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80080a6:	e021      	b.n	80080ec <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      default:
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 80080a8:	697b      	ldr	r3, [r7, #20]
 80080aa:	ee07 3a90 	vmov	s15, r3
 80080ae:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80080b2:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 80081a8 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 80080b6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80080ba:	4b37      	ldr	r3, [pc, #220]	@ (8008198 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80080bc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80080be:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80080c2:	ee07 3a90 	vmov	s15, r3
 80080c6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80080ca:	ed97 6a03 	vldr	s12, [r7, #12]
 80080ce:	eddf 5a34 	vldr	s11, [pc, #208]	@ 80081a0 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 80080d2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80080d6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80080da:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80080de:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80080e2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80080e6:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80080ea:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> 9)  + (float_t)1)) ;
 80080ec:	4b2a      	ldr	r3, [pc, #168]	@ (8008198 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80080ee:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80080f0:	0a5b      	lsrs	r3, r3, #9
 80080f2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80080f6:	ee07 3a90 	vmov	s15, r3
 80080fa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80080fe:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8008102:	ee37 7a87 	vadd.f32	s14, s15, s14
 8008106:	edd7 6a07 	vldr	s13, [r7, #28]
 800810a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800810e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8008112:	ee17 2a90 	vmov	r2, s15
 8008116:	687b      	ldr	r3, [r7, #4]
 8008118:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >> 16) + (float_t)1)) ;
 800811a:	4b1f      	ldr	r3, [pc, #124]	@ (8008198 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800811c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800811e:	0c1b      	lsrs	r3, r3, #16
 8008120:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8008124:	ee07 3a90 	vmov	s15, r3
 8008128:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800812c:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8008130:	ee37 7a87 	vadd.f32	s14, s15, s14
 8008134:	edd7 6a07 	vldr	s13, [r7, #28]
 8008138:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800813c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8008140:	ee17 2a90 	vmov	r2, s15
 8008144:	687b      	ldr	r3, [r7, #4]
 8008146:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> 24) + (float_t)1)) ;
 8008148:	4b13      	ldr	r3, [pc, #76]	@ (8008198 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800814a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800814c:	0e1b      	lsrs	r3, r3, #24
 800814e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8008152:	ee07 3a90 	vmov	s15, r3
 8008156:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800815a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800815e:	ee37 7a87 	vadd.f32	s14, s15, s14
 8008162:	edd7 6a07 	vldr	s13, [r7, #28]
 8008166:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800816a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800816e:	ee17 2a90 	vmov	r2, s15
 8008172:	687b      	ldr	r3, [r7, #4]
 8008174:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 8008176:	e008      	b.n	800818a <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 8008178:	687b      	ldr	r3, [r7, #4]
 800817a:	2200      	movs	r2, #0
 800817c:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 800817e:	687b      	ldr	r3, [r7, #4]
 8008180:	2200      	movs	r2, #0
 8008182:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 8008184:	687b      	ldr	r3, [r7, #4]
 8008186:	2200      	movs	r2, #0
 8008188:	609a      	str	r2, [r3, #8]
}
 800818a:	bf00      	nop
 800818c:	3724      	adds	r7, #36	@ 0x24
 800818e:	46bd      	mov	sp, r7
 8008190:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008194:	4770      	bx	lr
 8008196:	bf00      	nop
 8008198:	58024400 	.word	0x58024400
 800819c:	03d09000 	.word	0x03d09000
 80081a0:	46000000 	.word	0x46000000
 80081a4:	4c742400 	.word	0x4c742400
 80081a8:	4a742400 	.word	0x4a742400
 80081ac:	4af42400 	.word	0x4af42400

080081b0 <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *PLL3_Clocks)
{
 80081b0:	b480      	push	{r7}
 80081b2:	b089      	sub	sp, #36	@ 0x24
 80081b4:	af00      	add	r7, sp, #0
 80081b6:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 80081b8:	4ba1      	ldr	r3, [pc, #644]	@ (8008440 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80081ba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80081bc:	f003 0303 	and.w	r3, r3, #3
 80081c0:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 80081c2:	4b9f      	ldr	r3, [pc, #636]	@ (8008440 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80081c4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80081c6:	0d1b      	lsrs	r3, r3, #20
 80081c8:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80081cc:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 80081ce:	4b9c      	ldr	r3, [pc, #624]	@ (8008440 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80081d0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80081d2:	0a1b      	lsrs	r3, r3, #8
 80081d4:	f003 0301 	and.w	r3, r3, #1
 80081d8:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 80081da:	4b99      	ldr	r3, [pc, #612]	@ (8008440 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80081dc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80081de:	08db      	lsrs	r3, r3, #3
 80081e0:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80081e4:	693a      	ldr	r2, [r7, #16]
 80081e6:	fb02 f303 	mul.w	r3, r2, r3
 80081ea:	ee07 3a90 	vmov	s15, r3
 80081ee:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80081f2:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 80081f6:	697b      	ldr	r3, [r7, #20]
 80081f8:	2b00      	cmp	r3, #0
 80081fa:	f000 8111 	beq.w	8008420 <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 80081fe:	69bb      	ldr	r3, [r7, #24]
 8008200:	2b02      	cmp	r3, #2
 8008202:	f000 8083 	beq.w	800830c <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 8008206:	69bb      	ldr	r3, [r7, #24]
 8008208:	2b02      	cmp	r3, #2
 800820a:	f200 80a1 	bhi.w	8008350 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 800820e:	69bb      	ldr	r3, [r7, #24]
 8008210:	2b00      	cmp	r3, #0
 8008212:	d003      	beq.n	800821c <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 8008214:	69bb      	ldr	r3, [r7, #24]
 8008216:	2b01      	cmp	r3, #1
 8008218:	d056      	beq.n	80082c8 <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 800821a:	e099      	b.n	8008350 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800821c:	4b88      	ldr	r3, [pc, #544]	@ (8008440 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800821e:	681b      	ldr	r3, [r3, #0]
 8008220:	f003 0320 	and.w	r3, r3, #32
 8008224:	2b00      	cmp	r3, #0
 8008226:	d02d      	beq.n	8008284 <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8008228:	4b85      	ldr	r3, [pc, #532]	@ (8008440 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800822a:	681b      	ldr	r3, [r3, #0]
 800822c:	08db      	lsrs	r3, r3, #3
 800822e:	f003 0303 	and.w	r3, r3, #3
 8008232:	4a84      	ldr	r2, [pc, #528]	@ (8008444 <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 8008234:	fa22 f303 	lsr.w	r3, r2, r3
 8008238:	60bb      	str	r3, [r7, #8]
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800823a:	68bb      	ldr	r3, [r7, #8]
 800823c:	ee07 3a90 	vmov	s15, r3
 8008240:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008244:	697b      	ldr	r3, [r7, #20]
 8008246:	ee07 3a90 	vmov	s15, r3
 800824a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800824e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008252:	4b7b      	ldr	r3, [pc, #492]	@ (8008440 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8008254:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008256:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800825a:	ee07 3a90 	vmov	s15, r3
 800825e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008262:	ed97 6a03 	vldr	s12, [r7, #12]
 8008266:	eddf 5a78 	vldr	s11, [pc, #480]	@ 8008448 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800826a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800826e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008272:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8008276:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800827a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800827e:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
        }
        break;
 8008282:	e087      	b.n	8008394 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8008284:	697b      	ldr	r3, [r7, #20]
 8008286:	ee07 3a90 	vmov	s15, r3
 800828a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800828e:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 800844c <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 8008292:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008296:	4b6a      	ldr	r3, [pc, #424]	@ (8008440 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8008298:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800829a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800829e:	ee07 3a90 	vmov	s15, r3
 80082a2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80082a6:	ed97 6a03 	vldr	s12, [r7, #12]
 80082aa:	eddf 5a67 	vldr	s11, [pc, #412]	@ 8008448 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 80082ae:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80082b2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80082b6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80082ba:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80082be:	ee67 7a27 	vmul.f32	s15, s14, s15
 80082c2:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80082c6:	e065      	b.n	8008394 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 80082c8:	697b      	ldr	r3, [r7, #20]
 80082ca:	ee07 3a90 	vmov	s15, r3
 80082ce:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80082d2:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 8008450 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 80082d6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80082da:	4b59      	ldr	r3, [pc, #356]	@ (8008440 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80082dc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80082de:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80082e2:	ee07 3a90 	vmov	s15, r3
 80082e6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80082ea:	ed97 6a03 	vldr	s12, [r7, #12]
 80082ee:	eddf 5a56 	vldr	s11, [pc, #344]	@ 8008448 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 80082f2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80082f6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80082fa:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80082fe:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008302:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008306:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800830a:	e043      	b.n	8008394 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800830c:	697b      	ldr	r3, [r7, #20]
 800830e:	ee07 3a90 	vmov	s15, r3
 8008312:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008316:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 8008454 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 800831a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800831e:	4b48      	ldr	r3, [pc, #288]	@ (8008440 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8008320:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008322:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008326:	ee07 3a90 	vmov	s15, r3
 800832a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800832e:	ed97 6a03 	vldr	s12, [r7, #12]
 8008332:	eddf 5a45 	vldr	s11, [pc, #276]	@ 8008448 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8008336:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800833a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800833e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8008342:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008346:	ee67 7a27 	vmul.f32	s15, s14, s15
 800834a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800834e:	e021      	b.n	8008394 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      default:
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8008350:	697b      	ldr	r3, [r7, #20]
 8008352:	ee07 3a90 	vmov	s15, r3
 8008356:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800835a:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 8008450 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 800835e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008362:	4b37      	ldr	r3, [pc, #220]	@ (8008440 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8008364:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008366:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800836a:	ee07 3a90 	vmov	s15, r3
 800836e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008372:	ed97 6a03 	vldr	s12, [r7, #12]
 8008376:	eddf 5a34 	vldr	s11, [pc, #208]	@ 8008448 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800837a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800837e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008382:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8008386:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800838a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800838e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8008392:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> 9)  + (float_t)1)) ;
 8008394:	4b2a      	ldr	r3, [pc, #168]	@ (8008440 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8008396:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008398:	0a5b      	lsrs	r3, r3, #9
 800839a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800839e:	ee07 3a90 	vmov	s15, r3
 80083a2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80083a6:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80083aa:	ee37 7a87 	vadd.f32	s14, s15, s14
 80083ae:	edd7 6a07 	vldr	s13, [r7, #28]
 80083b2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80083b6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80083ba:	ee17 2a90 	vmov	r2, s15
 80083be:	687b      	ldr	r3, [r7, #4]
 80083c0:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >> 16) + (float_t)1)) ;
 80083c2:	4b1f      	ldr	r3, [pc, #124]	@ (8008440 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80083c4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80083c6:	0c1b      	lsrs	r3, r3, #16
 80083c8:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80083cc:	ee07 3a90 	vmov	s15, r3
 80083d0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80083d4:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80083d8:	ee37 7a87 	vadd.f32	s14, s15, s14
 80083dc:	edd7 6a07 	vldr	s13, [r7, #28]
 80083e0:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80083e4:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80083e8:	ee17 2a90 	vmov	r2, s15
 80083ec:	687b      	ldr	r3, [r7, #4]
 80083ee:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> 24) + (float_t)1)) ;
 80083f0:	4b13      	ldr	r3, [pc, #76]	@ (8008440 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80083f2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80083f4:	0e1b      	lsrs	r3, r3, #24
 80083f6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80083fa:	ee07 3a90 	vmov	s15, r3
 80083fe:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008402:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8008406:	ee37 7a87 	vadd.f32	s14, s15, s14
 800840a:	edd7 6a07 	vldr	s13, [r7, #28]
 800840e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8008412:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8008416:	ee17 2a90 	vmov	r2, s15
 800841a:	687b      	ldr	r3, [r7, #4]
 800841c:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 800841e:	e008      	b.n	8008432 <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 8008420:	687b      	ldr	r3, [r7, #4]
 8008422:	2200      	movs	r2, #0
 8008424:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 8008426:	687b      	ldr	r3, [r7, #4]
 8008428:	2200      	movs	r2, #0
 800842a:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 800842c:	687b      	ldr	r3, [r7, #4]
 800842e:	2200      	movs	r2, #0
 8008430:	609a      	str	r2, [r3, #8]
}
 8008432:	bf00      	nop
 8008434:	3724      	adds	r7, #36	@ 0x24
 8008436:	46bd      	mov	sp, r7
 8008438:	f85d 7b04 	ldr.w	r7, [sp], #4
 800843c:	4770      	bx	lr
 800843e:	bf00      	nop
 8008440:	58024400 	.word	0x58024400
 8008444:	03d09000 	.word	0x03d09000
 8008448:	46000000 	.word	0x46000000
 800844c:	4c742400 	.word	0x4c742400
 8008450:	4a742400 	.word	0x4a742400
 8008454:	4af42400 	.word	0x4af42400

08008458 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 8008458:	b580      	push	{r7, lr}
 800845a:	b084      	sub	sp, #16
 800845c:	af00      	add	r7, sp, #0
 800845e:	6078      	str	r0, [r7, #4]
 8008460:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8008462:	2300      	movs	r3, #0
 8008464:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8008466:	4b53      	ldr	r3, [pc, #332]	@ (80085b4 <RCCEx_PLL2_Config+0x15c>)
 8008468:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800846a:	f003 0303 	and.w	r3, r3, #3
 800846e:	2b03      	cmp	r3, #3
 8008470:	d101      	bne.n	8008476 <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 8008472:	2301      	movs	r3, #1
 8008474:	e099      	b.n	80085aa <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 8008476:	4b4f      	ldr	r3, [pc, #316]	@ (80085b4 <RCCEx_PLL2_Config+0x15c>)
 8008478:	681b      	ldr	r3, [r3, #0]
 800847a:	4a4e      	ldr	r2, [pc, #312]	@ (80085b4 <RCCEx_PLL2_Config+0x15c>)
 800847c:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8008480:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8008482:	f7fa fa81 	bl	8002988 <HAL_GetTick>
 8008486:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8008488:	e008      	b.n	800849c <RCCEx_PLL2_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 800848a:	f7fa fa7d 	bl	8002988 <HAL_GetTick>
 800848e:	4602      	mov	r2, r0
 8008490:	68bb      	ldr	r3, [r7, #8]
 8008492:	1ad3      	subs	r3, r2, r3
 8008494:	2b02      	cmp	r3, #2
 8008496:	d901      	bls.n	800849c <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 8008498:	2303      	movs	r3, #3
 800849a:	e086      	b.n	80085aa <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 800849c:	4b45      	ldr	r3, [pc, #276]	@ (80085b4 <RCCEx_PLL2_Config+0x15c>)
 800849e:	681b      	ldr	r3, [r3, #0]
 80084a0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80084a4:	2b00      	cmp	r3, #0
 80084a6:	d1f0      	bne.n	800848a <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 80084a8:	4b42      	ldr	r3, [pc, #264]	@ (80085b4 <RCCEx_PLL2_Config+0x15c>)
 80084aa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80084ac:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 80084b0:	687b      	ldr	r3, [r7, #4]
 80084b2:	681b      	ldr	r3, [r3, #0]
 80084b4:	031b      	lsls	r3, r3, #12
 80084b6:	493f      	ldr	r1, [pc, #252]	@ (80085b4 <RCCEx_PLL2_Config+0x15c>)
 80084b8:	4313      	orrs	r3, r2
 80084ba:	628b      	str	r3, [r1, #40]	@ 0x28
 80084bc:	687b      	ldr	r3, [r7, #4]
 80084be:	685b      	ldr	r3, [r3, #4]
 80084c0:	3b01      	subs	r3, #1
 80084c2:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80084c6:	687b      	ldr	r3, [r7, #4]
 80084c8:	689b      	ldr	r3, [r3, #8]
 80084ca:	3b01      	subs	r3, #1
 80084cc:	025b      	lsls	r3, r3, #9
 80084ce:	b29b      	uxth	r3, r3
 80084d0:	431a      	orrs	r2, r3
 80084d2:	687b      	ldr	r3, [r7, #4]
 80084d4:	68db      	ldr	r3, [r3, #12]
 80084d6:	3b01      	subs	r3, #1
 80084d8:	041b      	lsls	r3, r3, #16
 80084da:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 80084de:	431a      	orrs	r2, r3
 80084e0:	687b      	ldr	r3, [r7, #4]
 80084e2:	691b      	ldr	r3, [r3, #16]
 80084e4:	3b01      	subs	r3, #1
 80084e6:	061b      	lsls	r3, r3, #24
 80084e8:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 80084ec:	4931      	ldr	r1, [pc, #196]	@ (80085b4 <RCCEx_PLL2_Config+0x15c>)
 80084ee:	4313      	orrs	r3, r2
 80084f0:	638b      	str	r3, [r1, #56]	@ 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 80084f2:	4b30      	ldr	r3, [pc, #192]	@ (80085b4 <RCCEx_PLL2_Config+0x15c>)
 80084f4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80084f6:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 80084fa:	687b      	ldr	r3, [r7, #4]
 80084fc:	695b      	ldr	r3, [r3, #20]
 80084fe:	492d      	ldr	r1, [pc, #180]	@ (80085b4 <RCCEx_PLL2_Config+0x15c>)
 8008500:	4313      	orrs	r3, r2
 8008502:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 8008504:	4b2b      	ldr	r3, [pc, #172]	@ (80085b4 <RCCEx_PLL2_Config+0x15c>)
 8008506:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008508:	f023 0220 	bic.w	r2, r3, #32
 800850c:	687b      	ldr	r3, [r7, #4]
 800850e:	699b      	ldr	r3, [r3, #24]
 8008510:	4928      	ldr	r1, [pc, #160]	@ (80085b4 <RCCEx_PLL2_Config+0x15c>)
 8008512:	4313      	orrs	r3, r2
 8008514:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 8008516:	4b27      	ldr	r3, [pc, #156]	@ (80085b4 <RCCEx_PLL2_Config+0x15c>)
 8008518:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800851a:	4a26      	ldr	r2, [pc, #152]	@ (80085b4 <RCCEx_PLL2_Config+0x15c>)
 800851c:	f023 0310 	bic.w	r3, r3, #16
 8008520:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 8008522:	4b24      	ldr	r3, [pc, #144]	@ (80085b4 <RCCEx_PLL2_Config+0x15c>)
 8008524:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8008526:	4b24      	ldr	r3, [pc, #144]	@ (80085b8 <RCCEx_PLL2_Config+0x160>)
 8008528:	4013      	ands	r3, r2
 800852a:	687a      	ldr	r2, [r7, #4]
 800852c:	69d2      	ldr	r2, [r2, #28]
 800852e:	00d2      	lsls	r2, r2, #3
 8008530:	4920      	ldr	r1, [pc, #128]	@ (80085b4 <RCCEx_PLL2_Config+0x15c>)
 8008532:	4313      	orrs	r3, r2
 8008534:	63cb      	str	r3, [r1, #60]	@ 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 8008536:	4b1f      	ldr	r3, [pc, #124]	@ (80085b4 <RCCEx_PLL2_Config+0x15c>)
 8008538:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800853a:	4a1e      	ldr	r2, [pc, #120]	@ (80085b4 <RCCEx_PLL2_Config+0x15c>)
 800853c:	f043 0310 	orr.w	r3, r3, #16
 8008540:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 8008542:	683b      	ldr	r3, [r7, #0]
 8008544:	2b00      	cmp	r3, #0
 8008546:	d106      	bne.n	8008556 <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 8008548:	4b1a      	ldr	r3, [pc, #104]	@ (80085b4 <RCCEx_PLL2_Config+0x15c>)
 800854a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800854c:	4a19      	ldr	r2, [pc, #100]	@ (80085b4 <RCCEx_PLL2_Config+0x15c>)
 800854e:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8008552:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8008554:	e00f      	b.n	8008576 <RCCEx_PLL2_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 8008556:	683b      	ldr	r3, [r7, #0]
 8008558:	2b01      	cmp	r3, #1
 800855a:	d106      	bne.n	800856a <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 800855c:	4b15      	ldr	r3, [pc, #84]	@ (80085b4 <RCCEx_PLL2_Config+0x15c>)
 800855e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008560:	4a14      	ldr	r2, [pc, #80]	@ (80085b4 <RCCEx_PLL2_Config+0x15c>)
 8008562:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8008566:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8008568:	e005      	b.n	8008576 <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 800856a:	4b12      	ldr	r3, [pc, #72]	@ (80085b4 <RCCEx_PLL2_Config+0x15c>)
 800856c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800856e:	4a11      	ldr	r2, [pc, #68]	@ (80085b4 <RCCEx_PLL2_Config+0x15c>)
 8008570:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8008574:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 8008576:	4b0f      	ldr	r3, [pc, #60]	@ (80085b4 <RCCEx_PLL2_Config+0x15c>)
 8008578:	681b      	ldr	r3, [r3, #0]
 800857a:	4a0e      	ldr	r2, [pc, #56]	@ (80085b4 <RCCEx_PLL2_Config+0x15c>)
 800857c:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8008580:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8008582:	f7fa fa01 	bl	8002988 <HAL_GetTick>
 8008586:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8008588:	e008      	b.n	800859c <RCCEx_PLL2_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 800858a:	f7fa f9fd 	bl	8002988 <HAL_GetTick>
 800858e:	4602      	mov	r2, r0
 8008590:	68bb      	ldr	r3, [r7, #8]
 8008592:	1ad3      	subs	r3, r2, r3
 8008594:	2b02      	cmp	r3, #2
 8008596:	d901      	bls.n	800859c <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 8008598:	2303      	movs	r3, #3
 800859a:	e006      	b.n	80085aa <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 800859c:	4b05      	ldr	r3, [pc, #20]	@ (80085b4 <RCCEx_PLL2_Config+0x15c>)
 800859e:	681b      	ldr	r3, [r3, #0]
 80085a0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80085a4:	2b00      	cmp	r3, #0
 80085a6:	d0f0      	beq.n	800858a <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 80085a8:	7bfb      	ldrb	r3, [r7, #15]
}
 80085aa:	4618      	mov	r0, r3
 80085ac:	3710      	adds	r7, #16
 80085ae:	46bd      	mov	sp, r7
 80085b0:	bd80      	pop	{r7, pc}
 80085b2:	bf00      	nop
 80085b4:	58024400 	.word	0x58024400
 80085b8:	ffff0007 	.word	0xffff0007

080085bc <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 80085bc:	b580      	push	{r7, lr}
 80085be:	b084      	sub	sp, #16
 80085c0:	af00      	add	r7, sp, #0
 80085c2:	6078      	str	r0, [r7, #4]
 80085c4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80085c6:	2300      	movs	r3, #0
 80085c8:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 80085ca:	4b53      	ldr	r3, [pc, #332]	@ (8008718 <RCCEx_PLL3_Config+0x15c>)
 80085cc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80085ce:	f003 0303 	and.w	r3, r3, #3
 80085d2:	2b03      	cmp	r3, #3
 80085d4:	d101      	bne.n	80085da <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 80085d6:	2301      	movs	r3, #1
 80085d8:	e099      	b.n	800870e <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 80085da:	4b4f      	ldr	r3, [pc, #316]	@ (8008718 <RCCEx_PLL3_Config+0x15c>)
 80085dc:	681b      	ldr	r3, [r3, #0]
 80085de:	4a4e      	ldr	r2, [pc, #312]	@ (8008718 <RCCEx_PLL3_Config+0x15c>)
 80085e0:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80085e4:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80085e6:	f7fa f9cf 	bl	8002988 <HAL_GetTick>
 80085ea:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 80085ec:	e008      	b.n	8008600 <RCCEx_PLL3_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 80085ee:	f7fa f9cb 	bl	8002988 <HAL_GetTick>
 80085f2:	4602      	mov	r2, r0
 80085f4:	68bb      	ldr	r3, [r7, #8]
 80085f6:	1ad3      	subs	r3, r2, r3
 80085f8:	2b02      	cmp	r3, #2
 80085fa:	d901      	bls.n	8008600 <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 80085fc:	2303      	movs	r3, #3
 80085fe:	e086      	b.n	800870e <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8008600:	4b45      	ldr	r3, [pc, #276]	@ (8008718 <RCCEx_PLL3_Config+0x15c>)
 8008602:	681b      	ldr	r3, [r3, #0]
 8008604:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8008608:	2b00      	cmp	r3, #0
 800860a:	d1f0      	bne.n	80085ee <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 800860c:	4b42      	ldr	r3, [pc, #264]	@ (8008718 <RCCEx_PLL3_Config+0x15c>)
 800860e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008610:	f023 727c 	bic.w	r2, r3, #66060288	@ 0x3f00000
 8008614:	687b      	ldr	r3, [r7, #4]
 8008616:	681b      	ldr	r3, [r3, #0]
 8008618:	051b      	lsls	r3, r3, #20
 800861a:	493f      	ldr	r1, [pc, #252]	@ (8008718 <RCCEx_PLL3_Config+0x15c>)
 800861c:	4313      	orrs	r3, r2
 800861e:	628b      	str	r3, [r1, #40]	@ 0x28
 8008620:	687b      	ldr	r3, [r7, #4]
 8008622:	685b      	ldr	r3, [r3, #4]
 8008624:	3b01      	subs	r3, #1
 8008626:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800862a:	687b      	ldr	r3, [r7, #4]
 800862c:	689b      	ldr	r3, [r3, #8]
 800862e:	3b01      	subs	r3, #1
 8008630:	025b      	lsls	r3, r3, #9
 8008632:	b29b      	uxth	r3, r3
 8008634:	431a      	orrs	r2, r3
 8008636:	687b      	ldr	r3, [r7, #4]
 8008638:	68db      	ldr	r3, [r3, #12]
 800863a:	3b01      	subs	r3, #1
 800863c:	041b      	lsls	r3, r3, #16
 800863e:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8008642:	431a      	orrs	r2, r3
 8008644:	687b      	ldr	r3, [r7, #4]
 8008646:	691b      	ldr	r3, [r3, #16]
 8008648:	3b01      	subs	r3, #1
 800864a:	061b      	lsls	r3, r3, #24
 800864c:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8008650:	4931      	ldr	r1, [pc, #196]	@ (8008718 <RCCEx_PLL3_Config+0x15c>)
 8008652:	4313      	orrs	r3, r2
 8008654:	640b      	str	r3, [r1, #64]	@ 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 8008656:	4b30      	ldr	r3, [pc, #192]	@ (8008718 <RCCEx_PLL3_Config+0x15c>)
 8008658:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800865a:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 800865e:	687b      	ldr	r3, [r7, #4]
 8008660:	695b      	ldr	r3, [r3, #20]
 8008662:	492d      	ldr	r1, [pc, #180]	@ (8008718 <RCCEx_PLL3_Config+0x15c>)
 8008664:	4313      	orrs	r3, r2
 8008666:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 8008668:	4b2b      	ldr	r3, [pc, #172]	@ (8008718 <RCCEx_PLL3_Config+0x15c>)
 800866a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800866c:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 8008670:	687b      	ldr	r3, [r7, #4]
 8008672:	699b      	ldr	r3, [r3, #24]
 8008674:	4928      	ldr	r1, [pc, #160]	@ (8008718 <RCCEx_PLL3_Config+0x15c>)
 8008676:	4313      	orrs	r3, r2
 8008678:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 800867a:	4b27      	ldr	r3, [pc, #156]	@ (8008718 <RCCEx_PLL3_Config+0x15c>)
 800867c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800867e:	4a26      	ldr	r2, [pc, #152]	@ (8008718 <RCCEx_PLL3_Config+0x15c>)
 8008680:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8008684:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 8008686:	4b24      	ldr	r3, [pc, #144]	@ (8008718 <RCCEx_PLL3_Config+0x15c>)
 8008688:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800868a:	4b24      	ldr	r3, [pc, #144]	@ (800871c <RCCEx_PLL3_Config+0x160>)
 800868c:	4013      	ands	r3, r2
 800868e:	687a      	ldr	r2, [r7, #4]
 8008690:	69d2      	ldr	r2, [r2, #28]
 8008692:	00d2      	lsls	r2, r2, #3
 8008694:	4920      	ldr	r1, [pc, #128]	@ (8008718 <RCCEx_PLL3_Config+0x15c>)
 8008696:	4313      	orrs	r3, r2
 8008698:	644b      	str	r3, [r1, #68]	@ 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 800869a:	4b1f      	ldr	r3, [pc, #124]	@ (8008718 <RCCEx_PLL3_Config+0x15c>)
 800869c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800869e:	4a1e      	ldr	r2, [pc, #120]	@ (8008718 <RCCEx_PLL3_Config+0x15c>)
 80086a0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80086a4:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 80086a6:	683b      	ldr	r3, [r7, #0]
 80086a8:	2b00      	cmp	r3, #0
 80086aa:	d106      	bne.n	80086ba <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 80086ac:	4b1a      	ldr	r3, [pc, #104]	@ (8008718 <RCCEx_PLL3_Config+0x15c>)
 80086ae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80086b0:	4a19      	ldr	r2, [pc, #100]	@ (8008718 <RCCEx_PLL3_Config+0x15c>)
 80086b2:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80086b6:	62d3      	str	r3, [r2, #44]	@ 0x2c
 80086b8:	e00f      	b.n	80086da <RCCEx_PLL3_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 80086ba:	683b      	ldr	r3, [r7, #0]
 80086bc:	2b01      	cmp	r3, #1
 80086be:	d106      	bne.n	80086ce <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 80086c0:	4b15      	ldr	r3, [pc, #84]	@ (8008718 <RCCEx_PLL3_Config+0x15c>)
 80086c2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80086c4:	4a14      	ldr	r2, [pc, #80]	@ (8008718 <RCCEx_PLL3_Config+0x15c>)
 80086c6:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80086ca:	62d3      	str	r3, [r2, #44]	@ 0x2c
 80086cc:	e005      	b.n	80086da <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 80086ce:	4b12      	ldr	r3, [pc, #72]	@ (8008718 <RCCEx_PLL3_Config+0x15c>)
 80086d0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80086d2:	4a11      	ldr	r2, [pc, #68]	@ (8008718 <RCCEx_PLL3_Config+0x15c>)
 80086d4:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80086d8:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 80086da:	4b0f      	ldr	r3, [pc, #60]	@ (8008718 <RCCEx_PLL3_Config+0x15c>)
 80086dc:	681b      	ldr	r3, [r3, #0]
 80086de:	4a0e      	ldr	r2, [pc, #56]	@ (8008718 <RCCEx_PLL3_Config+0x15c>)
 80086e0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80086e4:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80086e6:	f7fa f94f 	bl	8002988 <HAL_GetTick>
 80086ea:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 80086ec:	e008      	b.n	8008700 <RCCEx_PLL3_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 80086ee:	f7fa f94b 	bl	8002988 <HAL_GetTick>
 80086f2:	4602      	mov	r2, r0
 80086f4:	68bb      	ldr	r3, [r7, #8]
 80086f6:	1ad3      	subs	r3, r2, r3
 80086f8:	2b02      	cmp	r3, #2
 80086fa:	d901      	bls.n	8008700 <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 80086fc:	2303      	movs	r3, #3
 80086fe:	e006      	b.n	800870e <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8008700:	4b05      	ldr	r3, [pc, #20]	@ (8008718 <RCCEx_PLL3_Config+0x15c>)
 8008702:	681b      	ldr	r3, [r3, #0]
 8008704:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8008708:	2b00      	cmp	r3, #0
 800870a:	d0f0      	beq.n	80086ee <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 800870c:	7bfb      	ldrb	r3, [r7, #15]
}
 800870e:	4618      	mov	r0, r3
 8008710:	3710      	adds	r7, #16
 8008712:	46bd      	mov	sp, r7
 8008714:	bd80      	pop	{r7, pc}
 8008716:	bf00      	nop
 8008718:	58024400 	.word	0x58024400
 800871c:	ffff0007 	.word	0xffff0007

08008720 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8008720:	b580      	push	{r7, lr}
 8008722:	b082      	sub	sp, #8
 8008724:	af00      	add	r7, sp, #0
 8008726:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8008728:	687b      	ldr	r3, [r7, #4]
 800872a:	2b00      	cmp	r3, #0
 800872c:	d101      	bne.n	8008732 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800872e:	2301      	movs	r3, #1
 8008730:	e054      	b.n	80087dc <HAL_TIM_Base_Init+0xbc>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8008732:	687b      	ldr	r3, [r7, #4]
 8008734:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8008738:	b2db      	uxtb	r3, r3
 800873a:	2b00      	cmp	r3, #0
 800873c:	d111      	bne.n	8008762 <HAL_TIM_Base_Init+0x42>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800873e:	687b      	ldr	r3, [r7, #4]
 8008740:	2200      	movs	r2, #0
 8008742:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
    /* Reset interrupt callbacks to legacy weak callbacks */
    TIM_ResetCallback(htim);
 8008746:	6878      	ldr	r0, [r7, #4]
 8008748:	f001 ff98 	bl	800a67c <TIM_ResetCallback>

    if (htim->Base_MspInitCallback == NULL)
 800874c:	687b      	ldr	r3, [r7, #4]
 800874e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008750:	2b00      	cmp	r3, #0
 8008752:	d102      	bne.n	800875a <HAL_TIM_Base_Init+0x3a>
    {
      htim->Base_MspInitCallback = HAL_TIM_Base_MspInit;
 8008754:	687b      	ldr	r3, [r7, #4]
 8008756:	4a23      	ldr	r2, [pc, #140]	@ (80087e4 <HAL_TIM_Base_Init+0xc4>)
 8008758:	64da      	str	r2, [r3, #76]	@ 0x4c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
 800875a:	687b      	ldr	r3, [r7, #4]
 800875c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800875e:	6878      	ldr	r0, [r7, #4]
 8008760:	4798      	blx	r3
    HAL_TIM_Base_MspInit(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008762:	687b      	ldr	r3, [r7, #4]
 8008764:	2202      	movs	r2, #2
 8008766:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800876a:	687b      	ldr	r3, [r7, #4]
 800876c:	681a      	ldr	r2, [r3, #0]
 800876e:	687b      	ldr	r3, [r7, #4]
 8008770:	3304      	adds	r3, #4
 8008772:	4619      	mov	r1, r3
 8008774:	4610      	mov	r0, r2
 8008776:	f001 fa17 	bl	8009ba8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800877a:	687b      	ldr	r3, [r7, #4]
 800877c:	2201      	movs	r2, #1
 800877e:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008782:	687b      	ldr	r3, [r7, #4]
 8008784:	2201      	movs	r2, #1
 8008786:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800878a:	687b      	ldr	r3, [r7, #4]
 800878c:	2201      	movs	r2, #1
 800878e:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8008792:	687b      	ldr	r3, [r7, #4]
 8008794:	2201      	movs	r2, #1
 8008796:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800879a:	687b      	ldr	r3, [r7, #4]
 800879c:	2201      	movs	r2, #1
 800879e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80087a2:	687b      	ldr	r3, [r7, #4]
 80087a4:	2201      	movs	r2, #1
 80087a6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80087aa:	687b      	ldr	r3, [r7, #4]
 80087ac:	2201      	movs	r2, #1
 80087ae:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80087b2:	687b      	ldr	r3, [r7, #4]
 80087b4:	2201      	movs	r2, #1
 80087b6:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80087ba:	687b      	ldr	r3, [r7, #4]
 80087bc:	2201      	movs	r2, #1
 80087be:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80087c2:	687b      	ldr	r3, [r7, #4]
 80087c4:	2201      	movs	r2, #1
 80087c6:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 80087ca:	687b      	ldr	r3, [r7, #4]
 80087cc:	2201      	movs	r2, #1
 80087ce:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80087d2:	687b      	ldr	r3, [r7, #4]
 80087d4:	2201      	movs	r2, #1
 80087d6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80087da:	2300      	movs	r3, #0
}
 80087dc:	4618      	mov	r0, r3
 80087de:	3708      	adds	r7, #8
 80087e0:	46bd      	mov	sp, r7
 80087e2:	bd80      	pop	{r7, pc}
 80087e4:	08001f11 	.word	0x08001f11

080087e8 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80087e8:	b480      	push	{r7}
 80087ea:	b085      	sub	sp, #20
 80087ec:	af00      	add	r7, sp, #0
 80087ee:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80087f0:	687b      	ldr	r3, [r7, #4]
 80087f2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80087f6:	b2db      	uxtb	r3, r3
 80087f8:	2b01      	cmp	r3, #1
 80087fa:	d001      	beq.n	8008800 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80087fc:	2301      	movs	r3, #1
 80087fe:	e054      	b.n	80088aa <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008800:	687b      	ldr	r3, [r7, #4]
 8008802:	2202      	movs	r2, #2
 8008804:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8008808:	687b      	ldr	r3, [r7, #4]
 800880a:	681b      	ldr	r3, [r3, #0]
 800880c:	68da      	ldr	r2, [r3, #12]
 800880e:	687b      	ldr	r3, [r7, #4]
 8008810:	681b      	ldr	r3, [r3, #0]
 8008812:	f042 0201 	orr.w	r2, r2, #1
 8008816:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008818:	687b      	ldr	r3, [r7, #4]
 800881a:	681b      	ldr	r3, [r3, #0]
 800881c:	4a26      	ldr	r2, [pc, #152]	@ (80088b8 <HAL_TIM_Base_Start_IT+0xd0>)
 800881e:	4293      	cmp	r3, r2
 8008820:	d022      	beq.n	8008868 <HAL_TIM_Base_Start_IT+0x80>
 8008822:	687b      	ldr	r3, [r7, #4]
 8008824:	681b      	ldr	r3, [r3, #0]
 8008826:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800882a:	d01d      	beq.n	8008868 <HAL_TIM_Base_Start_IT+0x80>
 800882c:	687b      	ldr	r3, [r7, #4]
 800882e:	681b      	ldr	r3, [r3, #0]
 8008830:	4a22      	ldr	r2, [pc, #136]	@ (80088bc <HAL_TIM_Base_Start_IT+0xd4>)
 8008832:	4293      	cmp	r3, r2
 8008834:	d018      	beq.n	8008868 <HAL_TIM_Base_Start_IT+0x80>
 8008836:	687b      	ldr	r3, [r7, #4]
 8008838:	681b      	ldr	r3, [r3, #0]
 800883a:	4a21      	ldr	r2, [pc, #132]	@ (80088c0 <HAL_TIM_Base_Start_IT+0xd8>)
 800883c:	4293      	cmp	r3, r2
 800883e:	d013      	beq.n	8008868 <HAL_TIM_Base_Start_IT+0x80>
 8008840:	687b      	ldr	r3, [r7, #4]
 8008842:	681b      	ldr	r3, [r3, #0]
 8008844:	4a1f      	ldr	r2, [pc, #124]	@ (80088c4 <HAL_TIM_Base_Start_IT+0xdc>)
 8008846:	4293      	cmp	r3, r2
 8008848:	d00e      	beq.n	8008868 <HAL_TIM_Base_Start_IT+0x80>
 800884a:	687b      	ldr	r3, [r7, #4]
 800884c:	681b      	ldr	r3, [r3, #0]
 800884e:	4a1e      	ldr	r2, [pc, #120]	@ (80088c8 <HAL_TIM_Base_Start_IT+0xe0>)
 8008850:	4293      	cmp	r3, r2
 8008852:	d009      	beq.n	8008868 <HAL_TIM_Base_Start_IT+0x80>
 8008854:	687b      	ldr	r3, [r7, #4]
 8008856:	681b      	ldr	r3, [r3, #0]
 8008858:	4a1c      	ldr	r2, [pc, #112]	@ (80088cc <HAL_TIM_Base_Start_IT+0xe4>)
 800885a:	4293      	cmp	r3, r2
 800885c:	d004      	beq.n	8008868 <HAL_TIM_Base_Start_IT+0x80>
 800885e:	687b      	ldr	r3, [r7, #4]
 8008860:	681b      	ldr	r3, [r3, #0]
 8008862:	4a1b      	ldr	r2, [pc, #108]	@ (80088d0 <HAL_TIM_Base_Start_IT+0xe8>)
 8008864:	4293      	cmp	r3, r2
 8008866:	d115      	bne.n	8008894 <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8008868:	687b      	ldr	r3, [r7, #4]
 800886a:	681b      	ldr	r3, [r3, #0]
 800886c:	689a      	ldr	r2, [r3, #8]
 800886e:	4b19      	ldr	r3, [pc, #100]	@ (80088d4 <HAL_TIM_Base_Start_IT+0xec>)
 8008870:	4013      	ands	r3, r2
 8008872:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008874:	68fb      	ldr	r3, [r7, #12]
 8008876:	2b06      	cmp	r3, #6
 8008878:	d015      	beq.n	80088a6 <HAL_TIM_Base_Start_IT+0xbe>
 800887a:	68fb      	ldr	r3, [r7, #12]
 800887c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008880:	d011      	beq.n	80088a6 <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 8008882:	687b      	ldr	r3, [r7, #4]
 8008884:	681b      	ldr	r3, [r3, #0]
 8008886:	681a      	ldr	r2, [r3, #0]
 8008888:	687b      	ldr	r3, [r7, #4]
 800888a:	681b      	ldr	r3, [r3, #0]
 800888c:	f042 0201 	orr.w	r2, r2, #1
 8008890:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008892:	e008      	b.n	80088a6 <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8008894:	687b      	ldr	r3, [r7, #4]
 8008896:	681b      	ldr	r3, [r3, #0]
 8008898:	681a      	ldr	r2, [r3, #0]
 800889a:	687b      	ldr	r3, [r7, #4]
 800889c:	681b      	ldr	r3, [r3, #0]
 800889e:	f042 0201 	orr.w	r2, r2, #1
 80088a2:	601a      	str	r2, [r3, #0]
 80088a4:	e000      	b.n	80088a8 <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80088a6:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80088a8:	2300      	movs	r3, #0
}
 80088aa:	4618      	mov	r0, r3
 80088ac:	3714      	adds	r7, #20
 80088ae:	46bd      	mov	sp, r7
 80088b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088b4:	4770      	bx	lr
 80088b6:	bf00      	nop
 80088b8:	40010000 	.word	0x40010000
 80088bc:	40000400 	.word	0x40000400
 80088c0:	40000800 	.word	0x40000800
 80088c4:	40000c00 	.word	0x40000c00
 80088c8:	40010400 	.word	0x40010400
 80088cc:	40001800 	.word	0x40001800
 80088d0:	40014000 	.word	0x40014000
 80088d4:	00010007 	.word	0x00010007

080088d8 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80088d8:	b580      	push	{r7, lr}
 80088da:	b082      	sub	sp, #8
 80088dc:	af00      	add	r7, sp, #0
 80088de:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80088e0:	687b      	ldr	r3, [r7, #4]
 80088e2:	2b00      	cmp	r3, #0
 80088e4:	d101      	bne.n	80088ea <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80088e6:	2301      	movs	r3, #1
 80088e8:	e054      	b.n	8008994 <HAL_TIM_PWM_Init+0xbc>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80088ea:	687b      	ldr	r3, [r7, #4]
 80088ec:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80088f0:	b2db      	uxtb	r3, r3
 80088f2:	2b00      	cmp	r3, #0
 80088f4:	d111      	bne.n	800891a <HAL_TIM_PWM_Init+0x42>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80088f6:	687b      	ldr	r3, [r7, #4]
 80088f8:	2200      	movs	r2, #0
 80088fa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
    /* Reset interrupt callbacks to legacy weak callbacks */
    TIM_ResetCallback(htim);
 80088fe:	6878      	ldr	r0, [r7, #4]
 8008900:	f001 febc 	bl	800a67c <TIM_ResetCallback>

    if (htim->PWM_MspInitCallback == NULL)
 8008904:	687b      	ldr	r3, [r7, #4]
 8008906:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8008908:	2b00      	cmp	r3, #0
 800890a:	d102      	bne.n	8008912 <HAL_TIM_PWM_Init+0x3a>
    {
      htim->PWM_MspInitCallback = HAL_TIM_PWM_MspInit;
 800890c:	687b      	ldr	r3, [r7, #4]
 800890e:	4a23      	ldr	r2, [pc, #140]	@ (800899c <HAL_TIM_PWM_Init+0xc4>)
 8008910:	665a      	str	r2, [r3, #100]	@ 0x64
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
 8008912:	687b      	ldr	r3, [r7, #4]
 8008914:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8008916:	6878      	ldr	r0, [r7, #4]
 8008918:	4798      	blx	r3
    HAL_TIM_PWM_MspInit(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800891a:	687b      	ldr	r3, [r7, #4]
 800891c:	2202      	movs	r2, #2
 800891e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8008922:	687b      	ldr	r3, [r7, #4]
 8008924:	681a      	ldr	r2, [r3, #0]
 8008926:	687b      	ldr	r3, [r7, #4]
 8008928:	3304      	adds	r3, #4
 800892a:	4619      	mov	r1, r3
 800892c:	4610      	mov	r0, r2
 800892e:	f001 f93b 	bl	8009ba8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8008932:	687b      	ldr	r3, [r7, #4]
 8008934:	2201      	movs	r2, #1
 8008936:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800893a:	687b      	ldr	r3, [r7, #4]
 800893c:	2201      	movs	r2, #1
 800893e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8008942:	687b      	ldr	r3, [r7, #4]
 8008944:	2201      	movs	r2, #1
 8008946:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800894a:	687b      	ldr	r3, [r7, #4]
 800894c:	2201      	movs	r2, #1
 800894e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8008952:	687b      	ldr	r3, [r7, #4]
 8008954:	2201      	movs	r2, #1
 8008956:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800895a:	687b      	ldr	r3, [r7, #4]
 800895c:	2201      	movs	r2, #1
 800895e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8008962:	687b      	ldr	r3, [r7, #4]
 8008964:	2201      	movs	r2, #1
 8008966:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800896a:	687b      	ldr	r3, [r7, #4]
 800896c:	2201      	movs	r2, #1
 800896e:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8008972:	687b      	ldr	r3, [r7, #4]
 8008974:	2201      	movs	r2, #1
 8008976:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800897a:	687b      	ldr	r3, [r7, #4]
 800897c:	2201      	movs	r2, #1
 800897e:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8008982:	687b      	ldr	r3, [r7, #4]
 8008984:	2201      	movs	r2, #1
 8008986:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800898a:	687b      	ldr	r3, [r7, #4]
 800898c:	2201      	movs	r2, #1
 800898e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8008992:	2300      	movs	r3, #0
}
 8008994:	4618      	mov	r0, r3
 8008996:	3708      	adds	r7, #8
 8008998:	46bd      	mov	sp, r7
 800899a:	bd80      	pop	{r7, pc}
 800899c:	080089a1 	.word	0x080089a1

080089a0 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 80089a0:	b480      	push	{r7}
 80089a2:	b083      	sub	sp, #12
 80089a4:	af00      	add	r7, sp, #0
 80089a6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 80089a8:	bf00      	nop
 80089aa:	370c      	adds	r7, #12
 80089ac:	46bd      	mov	sp, r7
 80089ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089b2:	4770      	bx	lr

080089b4 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80089b4:	b580      	push	{r7, lr}
 80089b6:	b084      	sub	sp, #16
 80089b8:	af00      	add	r7, sp, #0
 80089ba:	6078      	str	r0, [r7, #4]
 80089bc:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80089be:	683b      	ldr	r3, [r7, #0]
 80089c0:	2b00      	cmp	r3, #0
 80089c2:	d109      	bne.n	80089d8 <HAL_TIM_PWM_Start+0x24>
 80089c4:	687b      	ldr	r3, [r7, #4]
 80089c6:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80089ca:	b2db      	uxtb	r3, r3
 80089cc:	2b01      	cmp	r3, #1
 80089ce:	bf14      	ite	ne
 80089d0:	2301      	movne	r3, #1
 80089d2:	2300      	moveq	r3, #0
 80089d4:	b2db      	uxtb	r3, r3
 80089d6:	e03c      	b.n	8008a52 <HAL_TIM_PWM_Start+0x9e>
 80089d8:	683b      	ldr	r3, [r7, #0]
 80089da:	2b04      	cmp	r3, #4
 80089dc:	d109      	bne.n	80089f2 <HAL_TIM_PWM_Start+0x3e>
 80089de:	687b      	ldr	r3, [r7, #4]
 80089e0:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 80089e4:	b2db      	uxtb	r3, r3
 80089e6:	2b01      	cmp	r3, #1
 80089e8:	bf14      	ite	ne
 80089ea:	2301      	movne	r3, #1
 80089ec:	2300      	moveq	r3, #0
 80089ee:	b2db      	uxtb	r3, r3
 80089f0:	e02f      	b.n	8008a52 <HAL_TIM_PWM_Start+0x9e>
 80089f2:	683b      	ldr	r3, [r7, #0]
 80089f4:	2b08      	cmp	r3, #8
 80089f6:	d109      	bne.n	8008a0c <HAL_TIM_PWM_Start+0x58>
 80089f8:	687b      	ldr	r3, [r7, #4]
 80089fa:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80089fe:	b2db      	uxtb	r3, r3
 8008a00:	2b01      	cmp	r3, #1
 8008a02:	bf14      	ite	ne
 8008a04:	2301      	movne	r3, #1
 8008a06:	2300      	moveq	r3, #0
 8008a08:	b2db      	uxtb	r3, r3
 8008a0a:	e022      	b.n	8008a52 <HAL_TIM_PWM_Start+0x9e>
 8008a0c:	683b      	ldr	r3, [r7, #0]
 8008a0e:	2b0c      	cmp	r3, #12
 8008a10:	d109      	bne.n	8008a26 <HAL_TIM_PWM_Start+0x72>
 8008a12:	687b      	ldr	r3, [r7, #4]
 8008a14:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8008a18:	b2db      	uxtb	r3, r3
 8008a1a:	2b01      	cmp	r3, #1
 8008a1c:	bf14      	ite	ne
 8008a1e:	2301      	movne	r3, #1
 8008a20:	2300      	moveq	r3, #0
 8008a22:	b2db      	uxtb	r3, r3
 8008a24:	e015      	b.n	8008a52 <HAL_TIM_PWM_Start+0x9e>
 8008a26:	683b      	ldr	r3, [r7, #0]
 8008a28:	2b10      	cmp	r3, #16
 8008a2a:	d109      	bne.n	8008a40 <HAL_TIM_PWM_Start+0x8c>
 8008a2c:	687b      	ldr	r3, [r7, #4]
 8008a2e:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8008a32:	b2db      	uxtb	r3, r3
 8008a34:	2b01      	cmp	r3, #1
 8008a36:	bf14      	ite	ne
 8008a38:	2301      	movne	r3, #1
 8008a3a:	2300      	moveq	r3, #0
 8008a3c:	b2db      	uxtb	r3, r3
 8008a3e:	e008      	b.n	8008a52 <HAL_TIM_PWM_Start+0x9e>
 8008a40:	687b      	ldr	r3, [r7, #4]
 8008a42:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8008a46:	b2db      	uxtb	r3, r3
 8008a48:	2b01      	cmp	r3, #1
 8008a4a:	bf14      	ite	ne
 8008a4c:	2301      	movne	r3, #1
 8008a4e:	2300      	moveq	r3, #0
 8008a50:	b2db      	uxtb	r3, r3
 8008a52:	2b00      	cmp	r3, #0
 8008a54:	d001      	beq.n	8008a5a <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 8008a56:	2301      	movs	r3, #1
 8008a58:	e0a1      	b.n	8008b9e <HAL_TIM_PWM_Start+0x1ea>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8008a5a:	683b      	ldr	r3, [r7, #0]
 8008a5c:	2b00      	cmp	r3, #0
 8008a5e:	d104      	bne.n	8008a6a <HAL_TIM_PWM_Start+0xb6>
 8008a60:	687b      	ldr	r3, [r7, #4]
 8008a62:	2202      	movs	r2, #2
 8008a64:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8008a68:	e023      	b.n	8008ab2 <HAL_TIM_PWM_Start+0xfe>
 8008a6a:	683b      	ldr	r3, [r7, #0]
 8008a6c:	2b04      	cmp	r3, #4
 8008a6e:	d104      	bne.n	8008a7a <HAL_TIM_PWM_Start+0xc6>
 8008a70:	687b      	ldr	r3, [r7, #4]
 8008a72:	2202      	movs	r2, #2
 8008a74:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8008a78:	e01b      	b.n	8008ab2 <HAL_TIM_PWM_Start+0xfe>
 8008a7a:	683b      	ldr	r3, [r7, #0]
 8008a7c:	2b08      	cmp	r3, #8
 8008a7e:	d104      	bne.n	8008a8a <HAL_TIM_PWM_Start+0xd6>
 8008a80:	687b      	ldr	r3, [r7, #4]
 8008a82:	2202      	movs	r2, #2
 8008a84:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8008a88:	e013      	b.n	8008ab2 <HAL_TIM_PWM_Start+0xfe>
 8008a8a:	683b      	ldr	r3, [r7, #0]
 8008a8c:	2b0c      	cmp	r3, #12
 8008a8e:	d104      	bne.n	8008a9a <HAL_TIM_PWM_Start+0xe6>
 8008a90:	687b      	ldr	r3, [r7, #4]
 8008a92:	2202      	movs	r2, #2
 8008a94:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8008a98:	e00b      	b.n	8008ab2 <HAL_TIM_PWM_Start+0xfe>
 8008a9a:	683b      	ldr	r3, [r7, #0]
 8008a9c:	2b10      	cmp	r3, #16
 8008a9e:	d104      	bne.n	8008aaa <HAL_TIM_PWM_Start+0xf6>
 8008aa0:	687b      	ldr	r3, [r7, #4]
 8008aa2:	2202      	movs	r2, #2
 8008aa4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8008aa8:	e003      	b.n	8008ab2 <HAL_TIM_PWM_Start+0xfe>
 8008aaa:	687b      	ldr	r3, [r7, #4]
 8008aac:	2202      	movs	r2, #2
 8008aae:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8008ab2:	687b      	ldr	r3, [r7, #4]
 8008ab4:	681b      	ldr	r3, [r3, #0]
 8008ab6:	2201      	movs	r2, #1
 8008ab8:	6839      	ldr	r1, [r7, #0]
 8008aba:	4618      	mov	r0, r3
 8008abc:	f001 fdb8 	bl	800a630 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8008ac0:	687b      	ldr	r3, [r7, #4]
 8008ac2:	681b      	ldr	r3, [r3, #0]
 8008ac4:	4a38      	ldr	r2, [pc, #224]	@ (8008ba8 <HAL_TIM_PWM_Start+0x1f4>)
 8008ac6:	4293      	cmp	r3, r2
 8008ac8:	d013      	beq.n	8008af2 <HAL_TIM_PWM_Start+0x13e>
 8008aca:	687b      	ldr	r3, [r7, #4]
 8008acc:	681b      	ldr	r3, [r3, #0]
 8008ace:	4a37      	ldr	r2, [pc, #220]	@ (8008bac <HAL_TIM_PWM_Start+0x1f8>)
 8008ad0:	4293      	cmp	r3, r2
 8008ad2:	d00e      	beq.n	8008af2 <HAL_TIM_PWM_Start+0x13e>
 8008ad4:	687b      	ldr	r3, [r7, #4]
 8008ad6:	681b      	ldr	r3, [r3, #0]
 8008ad8:	4a35      	ldr	r2, [pc, #212]	@ (8008bb0 <HAL_TIM_PWM_Start+0x1fc>)
 8008ada:	4293      	cmp	r3, r2
 8008adc:	d009      	beq.n	8008af2 <HAL_TIM_PWM_Start+0x13e>
 8008ade:	687b      	ldr	r3, [r7, #4]
 8008ae0:	681b      	ldr	r3, [r3, #0]
 8008ae2:	4a34      	ldr	r2, [pc, #208]	@ (8008bb4 <HAL_TIM_PWM_Start+0x200>)
 8008ae4:	4293      	cmp	r3, r2
 8008ae6:	d004      	beq.n	8008af2 <HAL_TIM_PWM_Start+0x13e>
 8008ae8:	687b      	ldr	r3, [r7, #4]
 8008aea:	681b      	ldr	r3, [r3, #0]
 8008aec:	4a32      	ldr	r2, [pc, #200]	@ (8008bb8 <HAL_TIM_PWM_Start+0x204>)
 8008aee:	4293      	cmp	r3, r2
 8008af0:	d101      	bne.n	8008af6 <HAL_TIM_PWM_Start+0x142>
 8008af2:	2301      	movs	r3, #1
 8008af4:	e000      	b.n	8008af8 <HAL_TIM_PWM_Start+0x144>
 8008af6:	2300      	movs	r3, #0
 8008af8:	2b00      	cmp	r3, #0
 8008afa:	d007      	beq.n	8008b0c <HAL_TIM_PWM_Start+0x158>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8008afc:	687b      	ldr	r3, [r7, #4]
 8008afe:	681b      	ldr	r3, [r3, #0]
 8008b00:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8008b02:	687b      	ldr	r3, [r7, #4]
 8008b04:	681b      	ldr	r3, [r3, #0]
 8008b06:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8008b0a:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008b0c:	687b      	ldr	r3, [r7, #4]
 8008b0e:	681b      	ldr	r3, [r3, #0]
 8008b10:	4a25      	ldr	r2, [pc, #148]	@ (8008ba8 <HAL_TIM_PWM_Start+0x1f4>)
 8008b12:	4293      	cmp	r3, r2
 8008b14:	d022      	beq.n	8008b5c <HAL_TIM_PWM_Start+0x1a8>
 8008b16:	687b      	ldr	r3, [r7, #4]
 8008b18:	681b      	ldr	r3, [r3, #0]
 8008b1a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008b1e:	d01d      	beq.n	8008b5c <HAL_TIM_PWM_Start+0x1a8>
 8008b20:	687b      	ldr	r3, [r7, #4]
 8008b22:	681b      	ldr	r3, [r3, #0]
 8008b24:	4a25      	ldr	r2, [pc, #148]	@ (8008bbc <HAL_TIM_PWM_Start+0x208>)
 8008b26:	4293      	cmp	r3, r2
 8008b28:	d018      	beq.n	8008b5c <HAL_TIM_PWM_Start+0x1a8>
 8008b2a:	687b      	ldr	r3, [r7, #4]
 8008b2c:	681b      	ldr	r3, [r3, #0]
 8008b2e:	4a24      	ldr	r2, [pc, #144]	@ (8008bc0 <HAL_TIM_PWM_Start+0x20c>)
 8008b30:	4293      	cmp	r3, r2
 8008b32:	d013      	beq.n	8008b5c <HAL_TIM_PWM_Start+0x1a8>
 8008b34:	687b      	ldr	r3, [r7, #4]
 8008b36:	681b      	ldr	r3, [r3, #0]
 8008b38:	4a22      	ldr	r2, [pc, #136]	@ (8008bc4 <HAL_TIM_PWM_Start+0x210>)
 8008b3a:	4293      	cmp	r3, r2
 8008b3c:	d00e      	beq.n	8008b5c <HAL_TIM_PWM_Start+0x1a8>
 8008b3e:	687b      	ldr	r3, [r7, #4]
 8008b40:	681b      	ldr	r3, [r3, #0]
 8008b42:	4a1a      	ldr	r2, [pc, #104]	@ (8008bac <HAL_TIM_PWM_Start+0x1f8>)
 8008b44:	4293      	cmp	r3, r2
 8008b46:	d009      	beq.n	8008b5c <HAL_TIM_PWM_Start+0x1a8>
 8008b48:	687b      	ldr	r3, [r7, #4]
 8008b4a:	681b      	ldr	r3, [r3, #0]
 8008b4c:	4a1e      	ldr	r2, [pc, #120]	@ (8008bc8 <HAL_TIM_PWM_Start+0x214>)
 8008b4e:	4293      	cmp	r3, r2
 8008b50:	d004      	beq.n	8008b5c <HAL_TIM_PWM_Start+0x1a8>
 8008b52:	687b      	ldr	r3, [r7, #4]
 8008b54:	681b      	ldr	r3, [r3, #0]
 8008b56:	4a16      	ldr	r2, [pc, #88]	@ (8008bb0 <HAL_TIM_PWM_Start+0x1fc>)
 8008b58:	4293      	cmp	r3, r2
 8008b5a:	d115      	bne.n	8008b88 <HAL_TIM_PWM_Start+0x1d4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8008b5c:	687b      	ldr	r3, [r7, #4]
 8008b5e:	681b      	ldr	r3, [r3, #0]
 8008b60:	689a      	ldr	r2, [r3, #8]
 8008b62:	4b1a      	ldr	r3, [pc, #104]	@ (8008bcc <HAL_TIM_PWM_Start+0x218>)
 8008b64:	4013      	ands	r3, r2
 8008b66:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008b68:	68fb      	ldr	r3, [r7, #12]
 8008b6a:	2b06      	cmp	r3, #6
 8008b6c:	d015      	beq.n	8008b9a <HAL_TIM_PWM_Start+0x1e6>
 8008b6e:	68fb      	ldr	r3, [r7, #12]
 8008b70:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008b74:	d011      	beq.n	8008b9a <HAL_TIM_PWM_Start+0x1e6>
    {
      __HAL_TIM_ENABLE(htim);
 8008b76:	687b      	ldr	r3, [r7, #4]
 8008b78:	681b      	ldr	r3, [r3, #0]
 8008b7a:	681a      	ldr	r2, [r3, #0]
 8008b7c:	687b      	ldr	r3, [r7, #4]
 8008b7e:	681b      	ldr	r3, [r3, #0]
 8008b80:	f042 0201 	orr.w	r2, r2, #1
 8008b84:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008b86:	e008      	b.n	8008b9a <HAL_TIM_PWM_Start+0x1e6>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8008b88:	687b      	ldr	r3, [r7, #4]
 8008b8a:	681b      	ldr	r3, [r3, #0]
 8008b8c:	681a      	ldr	r2, [r3, #0]
 8008b8e:	687b      	ldr	r3, [r7, #4]
 8008b90:	681b      	ldr	r3, [r3, #0]
 8008b92:	f042 0201 	orr.w	r2, r2, #1
 8008b96:	601a      	str	r2, [r3, #0]
 8008b98:	e000      	b.n	8008b9c <HAL_TIM_PWM_Start+0x1e8>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008b9a:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8008b9c:	2300      	movs	r3, #0
}
 8008b9e:	4618      	mov	r0, r3
 8008ba0:	3710      	adds	r7, #16
 8008ba2:	46bd      	mov	sp, r7
 8008ba4:	bd80      	pop	{r7, pc}
 8008ba6:	bf00      	nop
 8008ba8:	40010000 	.word	0x40010000
 8008bac:	40010400 	.word	0x40010400
 8008bb0:	40014000 	.word	0x40014000
 8008bb4:	40014400 	.word	0x40014400
 8008bb8:	40014800 	.word	0x40014800
 8008bbc:	40000400 	.word	0x40000400
 8008bc0:	40000800 	.word	0x40000800
 8008bc4:	40000c00 	.word	0x40000c00
 8008bc8:	40001800 	.word	0x40001800
 8008bcc:	00010007 	.word	0x00010007

08008bd0 <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 8008bd0:	b580      	push	{r7, lr}
 8008bd2:	b082      	sub	sp, #8
 8008bd4:	af00      	add	r7, sp, #0
 8008bd6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8008bd8:	687b      	ldr	r3, [r7, #4]
 8008bda:	2b00      	cmp	r3, #0
 8008bdc:	d101      	bne.n	8008be2 <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 8008bde:	2301      	movs	r3, #1
 8008be0:	e054      	b.n	8008c8c <HAL_TIM_IC_Init+0xbc>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8008be2:	687b      	ldr	r3, [r7, #4]
 8008be4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8008be8:	b2db      	uxtb	r3, r3
 8008bea:	2b00      	cmp	r3, #0
 8008bec:	d111      	bne.n	8008c12 <HAL_TIM_IC_Init+0x42>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8008bee:	687b      	ldr	r3, [r7, #4]
 8008bf0:	2200      	movs	r2, #0
 8008bf2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
    /* Reset interrupt callbacks to legacy weak callbacks */
    TIM_ResetCallback(htim);
 8008bf6:	6878      	ldr	r0, [r7, #4]
 8008bf8:	f001 fd40 	bl	800a67c <TIM_ResetCallback>

    if (htim->IC_MspInitCallback == NULL)
 8008bfc:	687b      	ldr	r3, [r7, #4]
 8008bfe:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008c00:	2b00      	cmp	r3, #0
 8008c02:	d102      	bne.n	8008c0a <HAL_TIM_IC_Init+0x3a>
    {
      htim->IC_MspInitCallback = HAL_TIM_IC_MspInit;
 8008c04:	687b      	ldr	r3, [r7, #4]
 8008c06:	4a23      	ldr	r2, [pc, #140]	@ (8008c94 <HAL_TIM_IC_Init+0xc4>)
 8008c08:	655a      	str	r2, [r3, #84]	@ 0x54
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
 8008c0a:	687b      	ldr	r3, [r7, #4]
 8008c0c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008c0e:	6878      	ldr	r0, [r7, #4]
 8008c10:	4798      	blx	r3
    HAL_TIM_IC_MspInit(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008c12:	687b      	ldr	r3, [r7, #4]
 8008c14:	2202      	movs	r2, #2
 8008c16:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8008c1a:	687b      	ldr	r3, [r7, #4]
 8008c1c:	681a      	ldr	r2, [r3, #0]
 8008c1e:	687b      	ldr	r3, [r7, #4]
 8008c20:	3304      	adds	r3, #4
 8008c22:	4619      	mov	r1, r3
 8008c24:	4610      	mov	r0, r2
 8008c26:	f000 ffbf 	bl	8009ba8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8008c2a:	687b      	ldr	r3, [r7, #4]
 8008c2c:	2201      	movs	r2, #1
 8008c2e:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008c32:	687b      	ldr	r3, [r7, #4]
 8008c34:	2201      	movs	r2, #1
 8008c36:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8008c3a:	687b      	ldr	r3, [r7, #4]
 8008c3c:	2201      	movs	r2, #1
 8008c3e:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8008c42:	687b      	ldr	r3, [r7, #4]
 8008c44:	2201      	movs	r2, #1
 8008c46:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8008c4a:	687b      	ldr	r3, [r7, #4]
 8008c4c:	2201      	movs	r2, #1
 8008c4e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8008c52:	687b      	ldr	r3, [r7, #4]
 8008c54:	2201      	movs	r2, #1
 8008c56:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8008c5a:	687b      	ldr	r3, [r7, #4]
 8008c5c:	2201      	movs	r2, #1
 8008c5e:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008c62:	687b      	ldr	r3, [r7, #4]
 8008c64:	2201      	movs	r2, #1
 8008c66:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8008c6a:	687b      	ldr	r3, [r7, #4]
 8008c6c:	2201      	movs	r2, #1
 8008c6e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8008c72:	687b      	ldr	r3, [r7, #4]
 8008c74:	2201      	movs	r2, #1
 8008c76:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8008c7a:	687b      	ldr	r3, [r7, #4]
 8008c7c:	2201      	movs	r2, #1
 8008c7e:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8008c82:	687b      	ldr	r3, [r7, #4]
 8008c84:	2201      	movs	r2, #1
 8008c86:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8008c8a:	2300      	movs	r3, #0
}
 8008c8c:	4618      	mov	r0, r3
 8008c8e:	3708      	adds	r7, #8
 8008c90:	46bd      	mov	sp, r7
 8008c92:	bd80      	pop	{r7, pc}
 8008c94:	08008c99 	.word	0x08008c99

08008c98 <HAL_TIM_IC_MspInit>:
  * @brief  Initializes the TIM Input Capture MSP.
  * @param  htim TIM Input Capture handle
  * @retval None
  */
__weak void HAL_TIM_IC_MspInit(TIM_HandleTypeDef *htim)
{
 8008c98:	b480      	push	{r7}
 8008c9a:	b083      	sub	sp, #12
 8008c9c:	af00      	add	r7, sp, #0
 8008c9e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_MspInit could be implemented in the user file
   */
}
 8008ca0:	bf00      	nop
 8008ca2:	370c      	adds	r7, #12
 8008ca4:	46bd      	mov	sp, r7
 8008ca6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008caa:	4770      	bx	lr

08008cac <HAL_TIM_IC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8008cac:	b580      	push	{r7, lr}
 8008cae:	b084      	sub	sp, #16
 8008cb0:	af00      	add	r7, sp, #0
 8008cb2:	6078      	str	r0, [r7, #4]
 8008cb4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8008cb6:	2300      	movs	r3, #0
 8008cb8:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 8008cba:	683b      	ldr	r3, [r7, #0]
 8008cbc:	2b00      	cmp	r3, #0
 8008cbe:	d104      	bne.n	8008cca <HAL_TIM_IC_Start_IT+0x1e>
 8008cc0:	687b      	ldr	r3, [r7, #4]
 8008cc2:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8008cc6:	b2db      	uxtb	r3, r3
 8008cc8:	e023      	b.n	8008d12 <HAL_TIM_IC_Start_IT+0x66>
 8008cca:	683b      	ldr	r3, [r7, #0]
 8008ccc:	2b04      	cmp	r3, #4
 8008cce:	d104      	bne.n	8008cda <HAL_TIM_IC_Start_IT+0x2e>
 8008cd0:	687b      	ldr	r3, [r7, #4]
 8008cd2:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8008cd6:	b2db      	uxtb	r3, r3
 8008cd8:	e01b      	b.n	8008d12 <HAL_TIM_IC_Start_IT+0x66>
 8008cda:	683b      	ldr	r3, [r7, #0]
 8008cdc:	2b08      	cmp	r3, #8
 8008cde:	d104      	bne.n	8008cea <HAL_TIM_IC_Start_IT+0x3e>
 8008ce0:	687b      	ldr	r3, [r7, #4]
 8008ce2:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8008ce6:	b2db      	uxtb	r3, r3
 8008ce8:	e013      	b.n	8008d12 <HAL_TIM_IC_Start_IT+0x66>
 8008cea:	683b      	ldr	r3, [r7, #0]
 8008cec:	2b0c      	cmp	r3, #12
 8008cee:	d104      	bne.n	8008cfa <HAL_TIM_IC_Start_IT+0x4e>
 8008cf0:	687b      	ldr	r3, [r7, #4]
 8008cf2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8008cf6:	b2db      	uxtb	r3, r3
 8008cf8:	e00b      	b.n	8008d12 <HAL_TIM_IC_Start_IT+0x66>
 8008cfa:	683b      	ldr	r3, [r7, #0]
 8008cfc:	2b10      	cmp	r3, #16
 8008cfe:	d104      	bne.n	8008d0a <HAL_TIM_IC_Start_IT+0x5e>
 8008d00:	687b      	ldr	r3, [r7, #4]
 8008d02:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8008d06:	b2db      	uxtb	r3, r3
 8008d08:	e003      	b.n	8008d12 <HAL_TIM_IC_Start_IT+0x66>
 8008d0a:	687b      	ldr	r3, [r7, #4]
 8008d0c:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8008d10:	b2db      	uxtb	r3, r3
 8008d12:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 8008d14:	683b      	ldr	r3, [r7, #0]
 8008d16:	2b00      	cmp	r3, #0
 8008d18:	d104      	bne.n	8008d24 <HAL_TIM_IC_Start_IT+0x78>
 8008d1a:	687b      	ldr	r3, [r7, #4]
 8008d1c:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8008d20:	b2db      	uxtb	r3, r3
 8008d22:	e013      	b.n	8008d4c <HAL_TIM_IC_Start_IT+0xa0>
 8008d24:	683b      	ldr	r3, [r7, #0]
 8008d26:	2b04      	cmp	r3, #4
 8008d28:	d104      	bne.n	8008d34 <HAL_TIM_IC_Start_IT+0x88>
 8008d2a:	687b      	ldr	r3, [r7, #4]
 8008d2c:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8008d30:	b2db      	uxtb	r3, r3
 8008d32:	e00b      	b.n	8008d4c <HAL_TIM_IC_Start_IT+0xa0>
 8008d34:	683b      	ldr	r3, [r7, #0]
 8008d36:	2b08      	cmp	r3, #8
 8008d38:	d104      	bne.n	8008d44 <HAL_TIM_IC_Start_IT+0x98>
 8008d3a:	687b      	ldr	r3, [r7, #4]
 8008d3c:	f893 3046 	ldrb.w	r3, [r3, #70]	@ 0x46
 8008d40:	b2db      	uxtb	r3, r3
 8008d42:	e003      	b.n	8008d4c <HAL_TIM_IC_Start_IT+0xa0>
 8008d44:	687b      	ldr	r3, [r7, #4]
 8008d46:	f893 3047 	ldrb.w	r3, [r3, #71]	@ 0x47
 8008d4a:	b2db      	uxtb	r3, r3
 8008d4c:	737b      	strb	r3, [r7, #13]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_CHANNEL(htim->Instance, Channel));

  /* Check the TIM channel state */
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 8008d4e:	7bbb      	ldrb	r3, [r7, #14]
 8008d50:	2b01      	cmp	r3, #1
 8008d52:	d102      	bne.n	8008d5a <HAL_TIM_IC_Start_IT+0xae>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 8008d54:	7b7b      	ldrb	r3, [r7, #13]
 8008d56:	2b01      	cmp	r3, #1
 8008d58:	d001      	beq.n	8008d5e <HAL_TIM_IC_Start_IT+0xb2>
  {
    return HAL_ERROR;
 8008d5a:	2301      	movs	r3, #1
 8008d5c:	e0e2      	b.n	8008f24 <HAL_TIM_IC_Start_IT+0x278>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8008d5e:	683b      	ldr	r3, [r7, #0]
 8008d60:	2b00      	cmp	r3, #0
 8008d62:	d104      	bne.n	8008d6e <HAL_TIM_IC_Start_IT+0xc2>
 8008d64:	687b      	ldr	r3, [r7, #4]
 8008d66:	2202      	movs	r2, #2
 8008d68:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8008d6c:	e023      	b.n	8008db6 <HAL_TIM_IC_Start_IT+0x10a>
 8008d6e:	683b      	ldr	r3, [r7, #0]
 8008d70:	2b04      	cmp	r3, #4
 8008d72:	d104      	bne.n	8008d7e <HAL_TIM_IC_Start_IT+0xd2>
 8008d74:	687b      	ldr	r3, [r7, #4]
 8008d76:	2202      	movs	r2, #2
 8008d78:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8008d7c:	e01b      	b.n	8008db6 <HAL_TIM_IC_Start_IT+0x10a>
 8008d7e:	683b      	ldr	r3, [r7, #0]
 8008d80:	2b08      	cmp	r3, #8
 8008d82:	d104      	bne.n	8008d8e <HAL_TIM_IC_Start_IT+0xe2>
 8008d84:	687b      	ldr	r3, [r7, #4]
 8008d86:	2202      	movs	r2, #2
 8008d88:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8008d8c:	e013      	b.n	8008db6 <HAL_TIM_IC_Start_IT+0x10a>
 8008d8e:	683b      	ldr	r3, [r7, #0]
 8008d90:	2b0c      	cmp	r3, #12
 8008d92:	d104      	bne.n	8008d9e <HAL_TIM_IC_Start_IT+0xf2>
 8008d94:	687b      	ldr	r3, [r7, #4]
 8008d96:	2202      	movs	r2, #2
 8008d98:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8008d9c:	e00b      	b.n	8008db6 <HAL_TIM_IC_Start_IT+0x10a>
 8008d9e:	683b      	ldr	r3, [r7, #0]
 8008da0:	2b10      	cmp	r3, #16
 8008da2:	d104      	bne.n	8008dae <HAL_TIM_IC_Start_IT+0x102>
 8008da4:	687b      	ldr	r3, [r7, #4]
 8008da6:	2202      	movs	r2, #2
 8008da8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8008dac:	e003      	b.n	8008db6 <HAL_TIM_IC_Start_IT+0x10a>
 8008dae:	687b      	ldr	r3, [r7, #4]
 8008db0:	2202      	movs	r2, #2
 8008db2:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8008db6:	683b      	ldr	r3, [r7, #0]
 8008db8:	2b00      	cmp	r3, #0
 8008dba:	d104      	bne.n	8008dc6 <HAL_TIM_IC_Start_IT+0x11a>
 8008dbc:	687b      	ldr	r3, [r7, #4]
 8008dbe:	2202      	movs	r2, #2
 8008dc0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8008dc4:	e013      	b.n	8008dee <HAL_TIM_IC_Start_IT+0x142>
 8008dc6:	683b      	ldr	r3, [r7, #0]
 8008dc8:	2b04      	cmp	r3, #4
 8008dca:	d104      	bne.n	8008dd6 <HAL_TIM_IC_Start_IT+0x12a>
 8008dcc:	687b      	ldr	r3, [r7, #4]
 8008dce:	2202      	movs	r2, #2
 8008dd0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8008dd4:	e00b      	b.n	8008dee <HAL_TIM_IC_Start_IT+0x142>
 8008dd6:	683b      	ldr	r3, [r7, #0]
 8008dd8:	2b08      	cmp	r3, #8
 8008dda:	d104      	bne.n	8008de6 <HAL_TIM_IC_Start_IT+0x13a>
 8008ddc:	687b      	ldr	r3, [r7, #4]
 8008dde:	2202      	movs	r2, #2
 8008de0:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8008de4:	e003      	b.n	8008dee <HAL_TIM_IC_Start_IT+0x142>
 8008de6:	687b      	ldr	r3, [r7, #4]
 8008de8:	2202      	movs	r2, #2
 8008dea:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  switch (Channel)
 8008dee:	683b      	ldr	r3, [r7, #0]
 8008df0:	2b0c      	cmp	r3, #12
 8008df2:	d841      	bhi.n	8008e78 <HAL_TIM_IC_Start_IT+0x1cc>
 8008df4:	a201      	add	r2, pc, #4	@ (adr r2, 8008dfc <HAL_TIM_IC_Start_IT+0x150>)
 8008df6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008dfa:	bf00      	nop
 8008dfc:	08008e31 	.word	0x08008e31
 8008e00:	08008e79 	.word	0x08008e79
 8008e04:	08008e79 	.word	0x08008e79
 8008e08:	08008e79 	.word	0x08008e79
 8008e0c:	08008e43 	.word	0x08008e43
 8008e10:	08008e79 	.word	0x08008e79
 8008e14:	08008e79 	.word	0x08008e79
 8008e18:	08008e79 	.word	0x08008e79
 8008e1c:	08008e55 	.word	0x08008e55
 8008e20:	08008e79 	.word	0x08008e79
 8008e24:	08008e79 	.word	0x08008e79
 8008e28:	08008e79 	.word	0x08008e79
 8008e2c:	08008e67 	.word	0x08008e67
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8008e30:	687b      	ldr	r3, [r7, #4]
 8008e32:	681b      	ldr	r3, [r3, #0]
 8008e34:	68da      	ldr	r2, [r3, #12]
 8008e36:	687b      	ldr	r3, [r7, #4]
 8008e38:	681b      	ldr	r3, [r3, #0]
 8008e3a:	f042 0202 	orr.w	r2, r2, #2
 8008e3e:	60da      	str	r2, [r3, #12]
      break;
 8008e40:	e01d      	b.n	8008e7e <HAL_TIM_IC_Start_IT+0x1d2>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8008e42:	687b      	ldr	r3, [r7, #4]
 8008e44:	681b      	ldr	r3, [r3, #0]
 8008e46:	68da      	ldr	r2, [r3, #12]
 8008e48:	687b      	ldr	r3, [r7, #4]
 8008e4a:	681b      	ldr	r3, [r3, #0]
 8008e4c:	f042 0204 	orr.w	r2, r2, #4
 8008e50:	60da      	str	r2, [r3, #12]
      break;
 8008e52:	e014      	b.n	8008e7e <HAL_TIM_IC_Start_IT+0x1d2>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 8008e54:	687b      	ldr	r3, [r7, #4]
 8008e56:	681b      	ldr	r3, [r3, #0]
 8008e58:	68da      	ldr	r2, [r3, #12]
 8008e5a:	687b      	ldr	r3, [r7, #4]
 8008e5c:	681b      	ldr	r3, [r3, #0]
 8008e5e:	f042 0208 	orr.w	r2, r2, #8
 8008e62:	60da      	str	r2, [r3, #12]
      break;
 8008e64:	e00b      	b.n	8008e7e <HAL_TIM_IC_Start_IT+0x1d2>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 8008e66:	687b      	ldr	r3, [r7, #4]
 8008e68:	681b      	ldr	r3, [r3, #0]
 8008e6a:	68da      	ldr	r2, [r3, #12]
 8008e6c:	687b      	ldr	r3, [r7, #4]
 8008e6e:	681b      	ldr	r3, [r3, #0]
 8008e70:	f042 0210 	orr.w	r2, r2, #16
 8008e74:	60da      	str	r2, [r3, #12]
      break;
 8008e76:	e002      	b.n	8008e7e <HAL_TIM_IC_Start_IT+0x1d2>
    }

    default:
      status = HAL_ERROR;
 8008e78:	2301      	movs	r3, #1
 8008e7a:	73fb      	strb	r3, [r7, #15]
      break;
 8008e7c:	bf00      	nop
  }

  if (status == HAL_OK)
 8008e7e:	7bfb      	ldrb	r3, [r7, #15]
 8008e80:	2b00      	cmp	r3, #0
 8008e82:	d14e      	bne.n	8008f22 <HAL_TIM_IC_Start_IT+0x276>
  {
    /* Enable the Input Capture channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8008e84:	687b      	ldr	r3, [r7, #4]
 8008e86:	681b      	ldr	r3, [r3, #0]
 8008e88:	2201      	movs	r2, #1
 8008e8a:	6839      	ldr	r1, [r7, #0]
 8008e8c:	4618      	mov	r0, r3
 8008e8e:	f001 fbcf 	bl	800a630 <TIM_CCxChannelCmd>

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008e92:	687b      	ldr	r3, [r7, #4]
 8008e94:	681b      	ldr	r3, [r3, #0]
 8008e96:	4a25      	ldr	r2, [pc, #148]	@ (8008f2c <HAL_TIM_IC_Start_IT+0x280>)
 8008e98:	4293      	cmp	r3, r2
 8008e9a:	d022      	beq.n	8008ee2 <HAL_TIM_IC_Start_IT+0x236>
 8008e9c:	687b      	ldr	r3, [r7, #4]
 8008e9e:	681b      	ldr	r3, [r3, #0]
 8008ea0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008ea4:	d01d      	beq.n	8008ee2 <HAL_TIM_IC_Start_IT+0x236>
 8008ea6:	687b      	ldr	r3, [r7, #4]
 8008ea8:	681b      	ldr	r3, [r3, #0]
 8008eaa:	4a21      	ldr	r2, [pc, #132]	@ (8008f30 <HAL_TIM_IC_Start_IT+0x284>)
 8008eac:	4293      	cmp	r3, r2
 8008eae:	d018      	beq.n	8008ee2 <HAL_TIM_IC_Start_IT+0x236>
 8008eb0:	687b      	ldr	r3, [r7, #4]
 8008eb2:	681b      	ldr	r3, [r3, #0]
 8008eb4:	4a1f      	ldr	r2, [pc, #124]	@ (8008f34 <HAL_TIM_IC_Start_IT+0x288>)
 8008eb6:	4293      	cmp	r3, r2
 8008eb8:	d013      	beq.n	8008ee2 <HAL_TIM_IC_Start_IT+0x236>
 8008eba:	687b      	ldr	r3, [r7, #4]
 8008ebc:	681b      	ldr	r3, [r3, #0]
 8008ebe:	4a1e      	ldr	r2, [pc, #120]	@ (8008f38 <HAL_TIM_IC_Start_IT+0x28c>)
 8008ec0:	4293      	cmp	r3, r2
 8008ec2:	d00e      	beq.n	8008ee2 <HAL_TIM_IC_Start_IT+0x236>
 8008ec4:	687b      	ldr	r3, [r7, #4]
 8008ec6:	681b      	ldr	r3, [r3, #0]
 8008ec8:	4a1c      	ldr	r2, [pc, #112]	@ (8008f3c <HAL_TIM_IC_Start_IT+0x290>)
 8008eca:	4293      	cmp	r3, r2
 8008ecc:	d009      	beq.n	8008ee2 <HAL_TIM_IC_Start_IT+0x236>
 8008ece:	687b      	ldr	r3, [r7, #4]
 8008ed0:	681b      	ldr	r3, [r3, #0]
 8008ed2:	4a1b      	ldr	r2, [pc, #108]	@ (8008f40 <HAL_TIM_IC_Start_IT+0x294>)
 8008ed4:	4293      	cmp	r3, r2
 8008ed6:	d004      	beq.n	8008ee2 <HAL_TIM_IC_Start_IT+0x236>
 8008ed8:	687b      	ldr	r3, [r7, #4]
 8008eda:	681b      	ldr	r3, [r3, #0]
 8008edc:	4a19      	ldr	r2, [pc, #100]	@ (8008f44 <HAL_TIM_IC_Start_IT+0x298>)
 8008ede:	4293      	cmp	r3, r2
 8008ee0:	d115      	bne.n	8008f0e <HAL_TIM_IC_Start_IT+0x262>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8008ee2:	687b      	ldr	r3, [r7, #4]
 8008ee4:	681b      	ldr	r3, [r3, #0]
 8008ee6:	689a      	ldr	r2, [r3, #8]
 8008ee8:	4b17      	ldr	r3, [pc, #92]	@ (8008f48 <HAL_TIM_IC_Start_IT+0x29c>)
 8008eea:	4013      	ands	r3, r2
 8008eec:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008eee:	68bb      	ldr	r3, [r7, #8]
 8008ef0:	2b06      	cmp	r3, #6
 8008ef2:	d015      	beq.n	8008f20 <HAL_TIM_IC_Start_IT+0x274>
 8008ef4:	68bb      	ldr	r3, [r7, #8]
 8008ef6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008efa:	d011      	beq.n	8008f20 <HAL_TIM_IC_Start_IT+0x274>
      {
        __HAL_TIM_ENABLE(htim);
 8008efc:	687b      	ldr	r3, [r7, #4]
 8008efe:	681b      	ldr	r3, [r3, #0]
 8008f00:	681a      	ldr	r2, [r3, #0]
 8008f02:	687b      	ldr	r3, [r7, #4]
 8008f04:	681b      	ldr	r3, [r3, #0]
 8008f06:	f042 0201 	orr.w	r2, r2, #1
 8008f0a:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008f0c:	e008      	b.n	8008f20 <HAL_TIM_IC_Start_IT+0x274>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 8008f0e:	687b      	ldr	r3, [r7, #4]
 8008f10:	681b      	ldr	r3, [r3, #0]
 8008f12:	681a      	ldr	r2, [r3, #0]
 8008f14:	687b      	ldr	r3, [r7, #4]
 8008f16:	681b      	ldr	r3, [r3, #0]
 8008f18:	f042 0201 	orr.w	r2, r2, #1
 8008f1c:	601a      	str	r2, [r3, #0]
 8008f1e:	e000      	b.n	8008f22 <HAL_TIM_IC_Start_IT+0x276>
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008f20:	bf00      	nop
    }
  }

  /* Return function status */
  return status;
 8008f22:	7bfb      	ldrb	r3, [r7, #15]
}
 8008f24:	4618      	mov	r0, r3
 8008f26:	3710      	adds	r7, #16
 8008f28:	46bd      	mov	sp, r7
 8008f2a:	bd80      	pop	{r7, pc}
 8008f2c:	40010000 	.word	0x40010000
 8008f30:	40000400 	.word	0x40000400
 8008f34:	40000800 	.word	0x40000800
 8008f38:	40000c00 	.word	0x40000c00
 8008f3c:	40010400 	.word	0x40010400
 8008f40:	40001800 	.word	0x40001800
 8008f44:	40014000 	.word	0x40014000
 8008f48:	00010007 	.word	0x00010007

08008f4c <HAL_TIM_IC_Stop_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Stop_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8008f4c:	b580      	push	{r7, lr}
 8008f4e:	b084      	sub	sp, #16
 8008f50:	af00      	add	r7, sp, #0
 8008f52:	6078      	str	r0, [r7, #4]
 8008f54:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8008f56:	2300      	movs	r3, #0
 8008f58:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_CHANNEL(htim->Instance, Channel));

  switch (Channel)
 8008f5a:	683b      	ldr	r3, [r7, #0]
 8008f5c:	2b0c      	cmp	r3, #12
 8008f5e:	d841      	bhi.n	8008fe4 <HAL_TIM_IC_Stop_IT+0x98>
 8008f60:	a201      	add	r2, pc, #4	@ (adr r2, 8008f68 <HAL_TIM_IC_Stop_IT+0x1c>)
 8008f62:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008f66:	bf00      	nop
 8008f68:	08008f9d 	.word	0x08008f9d
 8008f6c:	08008fe5 	.word	0x08008fe5
 8008f70:	08008fe5 	.word	0x08008fe5
 8008f74:	08008fe5 	.word	0x08008fe5
 8008f78:	08008faf 	.word	0x08008faf
 8008f7c:	08008fe5 	.word	0x08008fe5
 8008f80:	08008fe5 	.word	0x08008fe5
 8008f84:	08008fe5 	.word	0x08008fe5
 8008f88:	08008fc1 	.word	0x08008fc1
 8008f8c:	08008fe5 	.word	0x08008fe5
 8008f90:	08008fe5 	.word	0x08008fe5
 8008f94:	08008fe5 	.word	0x08008fe5
 8008f98:	08008fd3 	.word	0x08008fd3
  {
    case TIM_CHANNEL_1:
    {
      /* Disable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC1);
 8008f9c:	687b      	ldr	r3, [r7, #4]
 8008f9e:	681b      	ldr	r3, [r3, #0]
 8008fa0:	68da      	ldr	r2, [r3, #12]
 8008fa2:	687b      	ldr	r3, [r7, #4]
 8008fa4:	681b      	ldr	r3, [r3, #0]
 8008fa6:	f022 0202 	bic.w	r2, r2, #2
 8008faa:	60da      	str	r2, [r3, #12]
      break;
 8008fac:	e01d      	b.n	8008fea <HAL_TIM_IC_Stop_IT+0x9e>
    }

    case TIM_CHANNEL_2:
    {
      /* Disable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC2);
 8008fae:	687b      	ldr	r3, [r7, #4]
 8008fb0:	681b      	ldr	r3, [r3, #0]
 8008fb2:	68da      	ldr	r2, [r3, #12]
 8008fb4:	687b      	ldr	r3, [r7, #4]
 8008fb6:	681b      	ldr	r3, [r3, #0]
 8008fb8:	f022 0204 	bic.w	r2, r2, #4
 8008fbc:	60da      	str	r2, [r3, #12]
      break;
 8008fbe:	e014      	b.n	8008fea <HAL_TIM_IC_Stop_IT+0x9e>
    }

    case TIM_CHANNEL_3:
    {
      /* Disable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC3);
 8008fc0:	687b      	ldr	r3, [r7, #4]
 8008fc2:	681b      	ldr	r3, [r3, #0]
 8008fc4:	68da      	ldr	r2, [r3, #12]
 8008fc6:	687b      	ldr	r3, [r7, #4]
 8008fc8:	681b      	ldr	r3, [r3, #0]
 8008fca:	f022 0208 	bic.w	r2, r2, #8
 8008fce:	60da      	str	r2, [r3, #12]
      break;
 8008fd0:	e00b      	b.n	8008fea <HAL_TIM_IC_Stop_IT+0x9e>
    }

    case TIM_CHANNEL_4:
    {
      /* Disable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC4);
 8008fd2:	687b      	ldr	r3, [r7, #4]
 8008fd4:	681b      	ldr	r3, [r3, #0]
 8008fd6:	68da      	ldr	r2, [r3, #12]
 8008fd8:	687b      	ldr	r3, [r7, #4]
 8008fda:	681b      	ldr	r3, [r3, #0]
 8008fdc:	f022 0210 	bic.w	r2, r2, #16
 8008fe0:	60da      	str	r2, [r3, #12]
      break;
 8008fe2:	e002      	b.n	8008fea <HAL_TIM_IC_Stop_IT+0x9e>
    }

    default:
      status = HAL_ERROR;
 8008fe4:	2301      	movs	r3, #1
 8008fe6:	73fb      	strb	r3, [r7, #15]
      break;
 8008fe8:	bf00      	nop
  }

  if (status == HAL_OK)
 8008fea:	7bfb      	ldrb	r3, [r7, #15]
 8008fec:	2b00      	cmp	r3, #0
 8008fee:	d166      	bne.n	80090be <HAL_TIM_IC_Stop_IT+0x172>
  {
    /* Disable the Input Capture channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 8008ff0:	687b      	ldr	r3, [r7, #4]
 8008ff2:	681b      	ldr	r3, [r3, #0]
 8008ff4:	2200      	movs	r2, #0
 8008ff6:	6839      	ldr	r1, [r7, #0]
 8008ff8:	4618      	mov	r0, r3
 8008ffa:	f001 fb19 	bl	800a630 <TIM_CCxChannelCmd>

    /* Disable the Peripheral */
    __HAL_TIM_DISABLE(htim);
 8008ffe:	687b      	ldr	r3, [r7, #4]
 8009000:	681b      	ldr	r3, [r3, #0]
 8009002:	6a1a      	ldr	r2, [r3, #32]
 8009004:	f241 1311 	movw	r3, #4369	@ 0x1111
 8009008:	4013      	ands	r3, r2
 800900a:	2b00      	cmp	r3, #0
 800900c:	d10f      	bne.n	800902e <HAL_TIM_IC_Stop_IT+0xe2>
 800900e:	687b      	ldr	r3, [r7, #4]
 8009010:	681b      	ldr	r3, [r3, #0]
 8009012:	6a1a      	ldr	r2, [r3, #32]
 8009014:	f240 4344 	movw	r3, #1092	@ 0x444
 8009018:	4013      	ands	r3, r2
 800901a:	2b00      	cmp	r3, #0
 800901c:	d107      	bne.n	800902e <HAL_TIM_IC_Stop_IT+0xe2>
 800901e:	687b      	ldr	r3, [r7, #4]
 8009020:	681b      	ldr	r3, [r3, #0]
 8009022:	681a      	ldr	r2, [r3, #0]
 8009024:	687b      	ldr	r3, [r7, #4]
 8009026:	681b      	ldr	r3, [r3, #0]
 8009028:	f022 0201 	bic.w	r2, r2, #1
 800902c:	601a      	str	r2, [r3, #0]

    /* Set the TIM channel state */
    TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 800902e:	683b      	ldr	r3, [r7, #0]
 8009030:	2b00      	cmp	r3, #0
 8009032:	d104      	bne.n	800903e <HAL_TIM_IC_Stop_IT+0xf2>
 8009034:	687b      	ldr	r3, [r7, #4]
 8009036:	2201      	movs	r2, #1
 8009038:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800903c:	e023      	b.n	8009086 <HAL_TIM_IC_Stop_IT+0x13a>
 800903e:	683b      	ldr	r3, [r7, #0]
 8009040:	2b04      	cmp	r3, #4
 8009042:	d104      	bne.n	800904e <HAL_TIM_IC_Stop_IT+0x102>
 8009044:	687b      	ldr	r3, [r7, #4]
 8009046:	2201      	movs	r2, #1
 8009048:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800904c:	e01b      	b.n	8009086 <HAL_TIM_IC_Stop_IT+0x13a>
 800904e:	683b      	ldr	r3, [r7, #0]
 8009050:	2b08      	cmp	r3, #8
 8009052:	d104      	bne.n	800905e <HAL_TIM_IC_Stop_IT+0x112>
 8009054:	687b      	ldr	r3, [r7, #4]
 8009056:	2201      	movs	r2, #1
 8009058:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800905c:	e013      	b.n	8009086 <HAL_TIM_IC_Stop_IT+0x13a>
 800905e:	683b      	ldr	r3, [r7, #0]
 8009060:	2b0c      	cmp	r3, #12
 8009062:	d104      	bne.n	800906e <HAL_TIM_IC_Stop_IT+0x122>
 8009064:	687b      	ldr	r3, [r7, #4]
 8009066:	2201      	movs	r2, #1
 8009068:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800906c:	e00b      	b.n	8009086 <HAL_TIM_IC_Stop_IT+0x13a>
 800906e:	683b      	ldr	r3, [r7, #0]
 8009070:	2b10      	cmp	r3, #16
 8009072:	d104      	bne.n	800907e <HAL_TIM_IC_Stop_IT+0x132>
 8009074:	687b      	ldr	r3, [r7, #4]
 8009076:	2201      	movs	r2, #1
 8009078:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800907c:	e003      	b.n	8009086 <HAL_TIM_IC_Stop_IT+0x13a>
 800907e:	687b      	ldr	r3, [r7, #4]
 8009080:	2201      	movs	r2, #1
 8009082:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
    TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8009086:	683b      	ldr	r3, [r7, #0]
 8009088:	2b00      	cmp	r3, #0
 800908a:	d104      	bne.n	8009096 <HAL_TIM_IC_Stop_IT+0x14a>
 800908c:	687b      	ldr	r3, [r7, #4]
 800908e:	2201      	movs	r2, #1
 8009090:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8009094:	e013      	b.n	80090be <HAL_TIM_IC_Stop_IT+0x172>
 8009096:	683b      	ldr	r3, [r7, #0]
 8009098:	2b04      	cmp	r3, #4
 800909a:	d104      	bne.n	80090a6 <HAL_TIM_IC_Stop_IT+0x15a>
 800909c:	687b      	ldr	r3, [r7, #4]
 800909e:	2201      	movs	r2, #1
 80090a0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80090a4:	e00b      	b.n	80090be <HAL_TIM_IC_Stop_IT+0x172>
 80090a6:	683b      	ldr	r3, [r7, #0]
 80090a8:	2b08      	cmp	r3, #8
 80090aa:	d104      	bne.n	80090b6 <HAL_TIM_IC_Stop_IT+0x16a>
 80090ac:	687b      	ldr	r3, [r7, #4]
 80090ae:	2201      	movs	r2, #1
 80090b0:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 80090b4:	e003      	b.n	80090be <HAL_TIM_IC_Stop_IT+0x172>
 80090b6:	687b      	ldr	r3, [r7, #4]
 80090b8:	2201      	movs	r2, #1
 80090ba:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47
  }

  /* Return function status */
  return status;
 80090be:	7bfb      	ldrb	r3, [r7, #15]
}
 80090c0:	4618      	mov	r0, r3
 80090c2:	3710      	adds	r7, #16
 80090c4:	46bd      	mov	sp, r7
 80090c6:	bd80      	pop	{r7, pc}

080090c8 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80090c8:	b580      	push	{r7, lr}
 80090ca:	b084      	sub	sp, #16
 80090cc:	af00      	add	r7, sp, #0
 80090ce:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80090d0:	687b      	ldr	r3, [r7, #4]
 80090d2:	681b      	ldr	r3, [r3, #0]
 80090d4:	68db      	ldr	r3, [r3, #12]
 80090d6:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80090d8:	687b      	ldr	r3, [r7, #4]
 80090da:	681b      	ldr	r3, [r3, #0]
 80090dc:	691b      	ldr	r3, [r3, #16]
 80090de:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80090e0:	68bb      	ldr	r3, [r7, #8]
 80090e2:	f003 0302 	and.w	r3, r3, #2
 80090e6:	2b00      	cmp	r3, #0
 80090e8:	d026      	beq.n	8009138 <HAL_TIM_IRQHandler+0x70>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80090ea:	68fb      	ldr	r3, [r7, #12]
 80090ec:	f003 0302 	and.w	r3, r3, #2
 80090f0:	2b00      	cmp	r3, #0
 80090f2:	d021      	beq.n	8009138 <HAL_TIM_IRQHandler+0x70>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80090f4:	687b      	ldr	r3, [r7, #4]
 80090f6:	681b      	ldr	r3, [r3, #0]
 80090f8:	f06f 0202 	mvn.w	r2, #2
 80090fc:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80090fe:	687b      	ldr	r3, [r7, #4]
 8009100:	2201      	movs	r2, #1
 8009102:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8009104:	687b      	ldr	r3, [r7, #4]
 8009106:	681b      	ldr	r3, [r3, #0]
 8009108:	699b      	ldr	r3, [r3, #24]
 800910a:	f003 0303 	and.w	r3, r3, #3
 800910e:	2b00      	cmp	r3, #0
 8009110:	d005      	beq.n	800911e <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
 8009112:	687b      	ldr	r3, [r7, #4]
 8009114:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8009118:	6878      	ldr	r0, [r7, #4]
 800911a:	4798      	blx	r3
 800911c:	e009      	b.n	8009132 <HAL_TIM_IRQHandler+0x6a>
        }
        /* Output compare event */
        else
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
 800911e:	687b      	ldr	r3, [r7, #4]
 8009120:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8009124:	6878      	ldr	r0, [r7, #4]
 8009126:	4798      	blx	r3
          htim->PWM_PulseFinishedCallback(htim);
 8009128:	687b      	ldr	r3, [r7, #4]
 800912a:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800912e:	6878      	ldr	r0, [r7, #4]
 8009130:	4798      	blx	r3
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
          HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009132:	687b      	ldr	r3, [r7, #4]
 8009134:	2200      	movs	r2, #0
 8009136:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8009138:	68bb      	ldr	r3, [r7, #8]
 800913a:	f003 0304 	and.w	r3, r3, #4
 800913e:	2b00      	cmp	r3, #0
 8009140:	d026      	beq.n	8009190 <HAL_TIM_IRQHandler+0xc8>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8009142:	68fb      	ldr	r3, [r7, #12]
 8009144:	f003 0304 	and.w	r3, r3, #4
 8009148:	2b00      	cmp	r3, #0
 800914a:	d021      	beq.n	8009190 <HAL_TIM_IRQHandler+0xc8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 800914c:	687b      	ldr	r3, [r7, #4]
 800914e:	681b      	ldr	r3, [r3, #0]
 8009150:	f06f 0204 	mvn.w	r2, #4
 8009154:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8009156:	687b      	ldr	r3, [r7, #4]
 8009158:	2202      	movs	r2, #2
 800915a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800915c:	687b      	ldr	r3, [r7, #4]
 800915e:	681b      	ldr	r3, [r3, #0]
 8009160:	699b      	ldr	r3, [r3, #24]
 8009162:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8009166:	2b00      	cmp	r3, #0
 8009168:	d005      	beq.n	8009176 <HAL_TIM_IRQHandler+0xae>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
 800916a:	687b      	ldr	r3, [r7, #4]
 800916c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8009170:	6878      	ldr	r0, [r7, #4]
 8009172:	4798      	blx	r3
 8009174:	e009      	b.n	800918a <HAL_TIM_IRQHandler+0xc2>
      }
      /* Output compare event */
      else
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
 8009176:	687b      	ldr	r3, [r7, #4]
 8009178:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800917c:	6878      	ldr	r0, [r7, #4]
 800917e:	4798      	blx	r3
        htim->PWM_PulseFinishedCallback(htim);
 8009180:	687b      	ldr	r3, [r7, #4]
 8009182:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8009186:	6878      	ldr	r0, [r7, #4]
 8009188:	4798      	blx	r3
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800918a:	687b      	ldr	r3, [r7, #4]
 800918c:	2200      	movs	r2, #0
 800918e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8009190:	68bb      	ldr	r3, [r7, #8]
 8009192:	f003 0308 	and.w	r3, r3, #8
 8009196:	2b00      	cmp	r3, #0
 8009198:	d026      	beq.n	80091e8 <HAL_TIM_IRQHandler+0x120>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800919a:	68fb      	ldr	r3, [r7, #12]
 800919c:	f003 0308 	and.w	r3, r3, #8
 80091a0:	2b00      	cmp	r3, #0
 80091a2:	d021      	beq.n	80091e8 <HAL_TIM_IRQHandler+0x120>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80091a4:	687b      	ldr	r3, [r7, #4]
 80091a6:	681b      	ldr	r3, [r3, #0]
 80091a8:	f06f 0208 	mvn.w	r2, #8
 80091ac:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80091ae:	687b      	ldr	r3, [r7, #4]
 80091b0:	2204      	movs	r2, #4
 80091b2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80091b4:	687b      	ldr	r3, [r7, #4]
 80091b6:	681b      	ldr	r3, [r3, #0]
 80091b8:	69db      	ldr	r3, [r3, #28]
 80091ba:	f003 0303 	and.w	r3, r3, #3
 80091be:	2b00      	cmp	r3, #0
 80091c0:	d005      	beq.n	80091ce <HAL_TIM_IRQHandler+0x106>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
 80091c2:	687b      	ldr	r3, [r7, #4]
 80091c4:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80091c8:	6878      	ldr	r0, [r7, #4]
 80091ca:	4798      	blx	r3
 80091cc:	e009      	b.n	80091e2 <HAL_TIM_IRQHandler+0x11a>
      }
      /* Output compare event */
      else
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
 80091ce:	687b      	ldr	r3, [r7, #4]
 80091d0:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80091d4:	6878      	ldr	r0, [r7, #4]
 80091d6:	4798      	blx	r3
        htim->PWM_PulseFinishedCallback(htim);
 80091d8:	687b      	ldr	r3, [r7, #4]
 80091da:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 80091de:	6878      	ldr	r0, [r7, #4]
 80091e0:	4798      	blx	r3
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80091e2:	687b      	ldr	r3, [r7, #4]
 80091e4:	2200      	movs	r2, #0
 80091e6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80091e8:	68bb      	ldr	r3, [r7, #8]
 80091ea:	f003 0310 	and.w	r3, r3, #16
 80091ee:	2b00      	cmp	r3, #0
 80091f0:	d026      	beq.n	8009240 <HAL_TIM_IRQHandler+0x178>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80091f2:	68fb      	ldr	r3, [r7, #12]
 80091f4:	f003 0310 	and.w	r3, r3, #16
 80091f8:	2b00      	cmp	r3, #0
 80091fa:	d021      	beq.n	8009240 <HAL_TIM_IRQHandler+0x178>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80091fc:	687b      	ldr	r3, [r7, #4]
 80091fe:	681b      	ldr	r3, [r3, #0]
 8009200:	f06f 0210 	mvn.w	r2, #16
 8009204:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8009206:	687b      	ldr	r3, [r7, #4]
 8009208:	2208      	movs	r2, #8
 800920a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800920c:	687b      	ldr	r3, [r7, #4]
 800920e:	681b      	ldr	r3, [r3, #0]
 8009210:	69db      	ldr	r3, [r3, #28]
 8009212:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8009216:	2b00      	cmp	r3, #0
 8009218:	d005      	beq.n	8009226 <HAL_TIM_IRQHandler+0x15e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
 800921a:	687b      	ldr	r3, [r7, #4]
 800921c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8009220:	6878      	ldr	r0, [r7, #4]
 8009222:	4798      	blx	r3
 8009224:	e009      	b.n	800923a <HAL_TIM_IRQHandler+0x172>
      }
      /* Output compare event */
      else
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
 8009226:	687b      	ldr	r3, [r7, #4]
 8009228:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800922c:	6878      	ldr	r0, [r7, #4]
 800922e:	4798      	blx	r3
        htim->PWM_PulseFinishedCallback(htim);
 8009230:	687b      	ldr	r3, [r7, #4]
 8009232:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8009236:	6878      	ldr	r0, [r7, #4]
 8009238:	4798      	blx	r3
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800923a:	687b      	ldr	r3, [r7, #4]
 800923c:	2200      	movs	r2, #0
 800923e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8009240:	68bb      	ldr	r3, [r7, #8]
 8009242:	f003 0301 	and.w	r3, r3, #1
 8009246:	2b00      	cmp	r3, #0
 8009248:	d00e      	beq.n	8009268 <HAL_TIM_IRQHandler+0x1a0>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800924a:	68fb      	ldr	r3, [r7, #12]
 800924c:	f003 0301 	and.w	r3, r3, #1
 8009250:	2b00      	cmp	r3, #0
 8009252:	d009      	beq.n	8009268 <HAL_TIM_IRQHandler+0x1a0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8009254:	687b      	ldr	r3, [r7, #4]
 8009256:	681b      	ldr	r3, [r3, #0]
 8009258:	f06f 0201 	mvn.w	r2, #1
 800925c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
 800925e:	687b      	ldr	r3, [r7, #4]
 8009260:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8009264:	6878      	ldr	r0, [r7, #4]
 8009266:	4798      	blx	r3
      HAL_TIM_PeriodElapsedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8009268:	68bb      	ldr	r3, [r7, #8]
 800926a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800926e:	2b00      	cmp	r3, #0
 8009270:	d104      	bne.n	800927c <HAL_TIM_IRQHandler+0x1b4>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 8009272:	68bb      	ldr	r3, [r7, #8]
 8009274:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8009278:	2b00      	cmp	r3, #0
 800927a:	d00e      	beq.n	800929a <HAL_TIM_IRQHandler+0x1d2>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800927c:	68fb      	ldr	r3, [r7, #12]
 800927e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009282:	2b00      	cmp	r3, #0
 8009284:	d009      	beq.n	800929a <HAL_TIM_IRQHandler+0x1d2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 8009286:	687b      	ldr	r3, [r7, #4]
 8009288:	681b      	ldr	r3, [r3, #0]
 800928a:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 800928e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
 8009290:	687b      	ldr	r3, [r7, #4]
 8009292:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8009296:	6878      	ldr	r0, [r7, #4]
 8009298:	4798      	blx	r3
      HAL_TIMEx_BreakCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 800929a:	68bb      	ldr	r3, [r7, #8]
 800929c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80092a0:	2b00      	cmp	r3, #0
 80092a2:	d00e      	beq.n	80092c2 <HAL_TIM_IRQHandler+0x1fa>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80092a4:	68fb      	ldr	r3, [r7, #12]
 80092a6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80092aa:	2b00      	cmp	r3, #0
 80092ac:	d009      	beq.n	80092c2 <HAL_TIM_IRQHandler+0x1fa>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 80092ae:	687b      	ldr	r3, [r7, #4]
 80092b0:	681b      	ldr	r3, [r3, #0]
 80092b2:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 80092b6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
 80092b8:	687b      	ldr	r3, [r7, #4]
 80092ba:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 80092be:	6878      	ldr	r0, [r7, #4]
 80092c0:	4798      	blx	r3
      HAL_TIMEx_Break2Callback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80092c2:	68bb      	ldr	r3, [r7, #8]
 80092c4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80092c8:	2b00      	cmp	r3, #0
 80092ca:	d00e      	beq.n	80092ea <HAL_TIM_IRQHandler+0x222>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80092cc:	68fb      	ldr	r3, [r7, #12]
 80092ce:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80092d2:	2b00      	cmp	r3, #0
 80092d4:	d009      	beq.n	80092ea <HAL_TIM_IRQHandler+0x222>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80092d6:	687b      	ldr	r3, [r7, #4]
 80092d8:	681b      	ldr	r3, [r3, #0]
 80092da:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 80092de:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
 80092e0:	687b      	ldr	r3, [r7, #4]
 80092e2:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80092e6:	6878      	ldr	r0, [r7, #4]
 80092e8:	4798      	blx	r3
      HAL_TIM_TriggerCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80092ea:	68bb      	ldr	r3, [r7, #8]
 80092ec:	f003 0320 	and.w	r3, r3, #32
 80092f0:	2b00      	cmp	r3, #0
 80092f2:	d00e      	beq.n	8009312 <HAL_TIM_IRQHandler+0x24a>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80092f4:	68fb      	ldr	r3, [r7, #12]
 80092f6:	f003 0320 	and.w	r3, r3, #32
 80092fa:	2b00      	cmp	r3, #0
 80092fc:	d009      	beq.n	8009312 <HAL_TIM_IRQHandler+0x24a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80092fe:	687b      	ldr	r3, [r7, #4]
 8009300:	681b      	ldr	r3, [r3, #0]
 8009302:	f06f 0220 	mvn.w	r2, #32
 8009306:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
 8009308:	687b      	ldr	r3, [r7, #4]
 800930a:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 800930e:	6878      	ldr	r0, [r7, #4]
 8009310:	4798      	blx	r3
#else
      HAL_TIMEx_CommutCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8009312:	bf00      	nop
 8009314:	3710      	adds	r7, #16
 8009316:	46bd      	mov	sp, r7
 8009318:	bd80      	pop	{r7, pc}

0800931a <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, const TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 800931a:	b580      	push	{r7, lr}
 800931c:	b086      	sub	sp, #24
 800931e:	af00      	add	r7, sp, #0
 8009320:	60f8      	str	r0, [r7, #12]
 8009322:	60b9      	str	r1, [r7, #8]
 8009324:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8009326:	2300      	movs	r3, #0
 8009328:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 800932a:	68fb      	ldr	r3, [r7, #12]
 800932c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8009330:	2b01      	cmp	r3, #1
 8009332:	d101      	bne.n	8009338 <HAL_TIM_IC_ConfigChannel+0x1e>
 8009334:	2302      	movs	r3, #2
 8009336:	e088      	b.n	800944a <HAL_TIM_IC_ConfigChannel+0x130>
 8009338:	68fb      	ldr	r3, [r7, #12]
 800933a:	2201      	movs	r2, #1
 800933c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  if (Channel == TIM_CHANNEL_1)
 8009340:	687b      	ldr	r3, [r7, #4]
 8009342:	2b00      	cmp	r3, #0
 8009344:	d11b      	bne.n	800937e <HAL_TIM_IC_ConfigChannel+0x64>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 8009346:	68fb      	ldr	r3, [r7, #12]
 8009348:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 800934a:	68bb      	ldr	r3, [r7, #8]
 800934c:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 800934e:	68bb      	ldr	r3, [r7, #8]
 8009350:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8009352:	68bb      	ldr	r3, [r7, #8]
 8009354:	68db      	ldr	r3, [r3, #12]
    TIM_TI1_SetConfig(htim->Instance,
 8009356:	f000 ffa3 	bl	800a2a0 <TIM_TI1_SetConfig>

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 800935a:	68fb      	ldr	r3, [r7, #12]
 800935c:	681b      	ldr	r3, [r3, #0]
 800935e:	699a      	ldr	r2, [r3, #24]
 8009360:	68fb      	ldr	r3, [r7, #12]
 8009362:	681b      	ldr	r3, [r3, #0]
 8009364:	f022 020c 	bic.w	r2, r2, #12
 8009368:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 800936a:	68fb      	ldr	r3, [r7, #12]
 800936c:	681b      	ldr	r3, [r3, #0]
 800936e:	6999      	ldr	r1, [r3, #24]
 8009370:	68bb      	ldr	r3, [r7, #8]
 8009372:	689a      	ldr	r2, [r3, #8]
 8009374:	68fb      	ldr	r3, [r7, #12]
 8009376:	681b      	ldr	r3, [r3, #0]
 8009378:	430a      	orrs	r2, r1
 800937a:	619a      	str	r2, [r3, #24]
 800937c:	e060      	b.n	8009440 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_2)
 800937e:	687b      	ldr	r3, [r7, #4]
 8009380:	2b04      	cmp	r3, #4
 8009382:	d11c      	bne.n	80093be <HAL_TIM_IC_ConfigChannel+0xa4>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 8009384:	68fb      	ldr	r3, [r7, #12]
 8009386:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8009388:	68bb      	ldr	r3, [r7, #8]
 800938a:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 800938c:	68bb      	ldr	r3, [r7, #8]
 800938e:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8009390:	68bb      	ldr	r3, [r7, #8]
 8009392:	68db      	ldr	r3, [r3, #12]
    TIM_TI2_SetConfig(htim->Instance,
 8009394:	f001 f827 	bl	800a3e6 <TIM_TI2_SetConfig>

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 8009398:	68fb      	ldr	r3, [r7, #12]
 800939a:	681b      	ldr	r3, [r3, #0]
 800939c:	699a      	ldr	r2, [r3, #24]
 800939e:	68fb      	ldr	r3, [r7, #12]
 80093a0:	681b      	ldr	r3, [r3, #0]
 80093a2:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 80093a6:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 80093a8:	68fb      	ldr	r3, [r7, #12]
 80093aa:	681b      	ldr	r3, [r3, #0]
 80093ac:	6999      	ldr	r1, [r3, #24]
 80093ae:	68bb      	ldr	r3, [r7, #8]
 80093b0:	689b      	ldr	r3, [r3, #8]
 80093b2:	021a      	lsls	r2, r3, #8
 80093b4:	68fb      	ldr	r3, [r7, #12]
 80093b6:	681b      	ldr	r3, [r3, #0]
 80093b8:	430a      	orrs	r2, r1
 80093ba:	619a      	str	r2, [r3, #24]
 80093bc:	e040      	b.n	8009440 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_3)
 80093be:	687b      	ldr	r3, [r7, #4]
 80093c0:	2b08      	cmp	r3, #8
 80093c2:	d11b      	bne.n	80093fc <HAL_TIM_IC_ConfigChannel+0xe2>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 80093c4:	68fb      	ldr	r3, [r7, #12]
 80093c6:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 80093c8:	68bb      	ldr	r3, [r7, #8]
 80093ca:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 80093cc:	68bb      	ldr	r3, [r7, #8]
 80093ce:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 80093d0:	68bb      	ldr	r3, [r7, #8]
 80093d2:	68db      	ldr	r3, [r3, #12]
    TIM_TI3_SetConfig(htim->Instance,
 80093d4:	f001 f874 	bl	800a4c0 <TIM_TI3_SetConfig>

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 80093d8:	68fb      	ldr	r3, [r7, #12]
 80093da:	681b      	ldr	r3, [r3, #0]
 80093dc:	69da      	ldr	r2, [r3, #28]
 80093de:	68fb      	ldr	r3, [r7, #12]
 80093e0:	681b      	ldr	r3, [r3, #0]
 80093e2:	f022 020c 	bic.w	r2, r2, #12
 80093e6:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 80093e8:	68fb      	ldr	r3, [r7, #12]
 80093ea:	681b      	ldr	r3, [r3, #0]
 80093ec:	69d9      	ldr	r1, [r3, #28]
 80093ee:	68bb      	ldr	r3, [r7, #8]
 80093f0:	689a      	ldr	r2, [r3, #8]
 80093f2:	68fb      	ldr	r3, [r7, #12]
 80093f4:	681b      	ldr	r3, [r3, #0]
 80093f6:	430a      	orrs	r2, r1
 80093f8:	61da      	str	r2, [r3, #28]
 80093fa:	e021      	b.n	8009440 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_4)
 80093fc:	687b      	ldr	r3, [r7, #4]
 80093fe:	2b0c      	cmp	r3, #12
 8009400:	d11c      	bne.n	800943c <HAL_TIM_IC_ConfigChannel+0x122>
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 8009402:	68fb      	ldr	r3, [r7, #12]
 8009404:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8009406:	68bb      	ldr	r3, [r7, #8]
 8009408:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 800940a:	68bb      	ldr	r3, [r7, #8]
 800940c:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 800940e:	68bb      	ldr	r3, [r7, #8]
 8009410:	68db      	ldr	r3, [r3, #12]
    TIM_TI4_SetConfig(htim->Instance,
 8009412:	f001 f891 	bl	800a538 <TIM_TI4_SetConfig>

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 8009416:	68fb      	ldr	r3, [r7, #12]
 8009418:	681b      	ldr	r3, [r3, #0]
 800941a:	69da      	ldr	r2, [r3, #28]
 800941c:	68fb      	ldr	r3, [r7, #12]
 800941e:	681b      	ldr	r3, [r3, #0]
 8009420:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 8009424:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 8009426:	68fb      	ldr	r3, [r7, #12]
 8009428:	681b      	ldr	r3, [r3, #0]
 800942a:	69d9      	ldr	r1, [r3, #28]
 800942c:	68bb      	ldr	r3, [r7, #8]
 800942e:	689b      	ldr	r3, [r3, #8]
 8009430:	021a      	lsls	r2, r3, #8
 8009432:	68fb      	ldr	r3, [r7, #12]
 8009434:	681b      	ldr	r3, [r3, #0]
 8009436:	430a      	orrs	r2, r1
 8009438:	61da      	str	r2, [r3, #28]
 800943a:	e001      	b.n	8009440 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else
  {
    status = HAL_ERROR;
 800943c:	2301      	movs	r3, #1
 800943e:	75fb      	strb	r3, [r7, #23]
  }

  __HAL_UNLOCK(htim);
 8009440:	68fb      	ldr	r3, [r7, #12]
 8009442:	2200      	movs	r2, #0
 8009444:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8009448:	7dfb      	ldrb	r3, [r7, #23]
}
 800944a:	4618      	mov	r0, r3
 800944c:	3718      	adds	r7, #24
 800944e:	46bd      	mov	sp, r7
 8009450:	bd80      	pop	{r7, pc}
	...

08009454 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8009454:	b580      	push	{r7, lr}
 8009456:	b086      	sub	sp, #24
 8009458:	af00      	add	r7, sp, #0
 800945a:	60f8      	str	r0, [r7, #12]
 800945c:	60b9      	str	r1, [r7, #8]
 800945e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8009460:	2300      	movs	r3, #0
 8009462:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8009464:	68fb      	ldr	r3, [r7, #12]
 8009466:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800946a:	2b01      	cmp	r3, #1
 800946c:	d101      	bne.n	8009472 <HAL_TIM_PWM_ConfigChannel+0x1e>
 800946e:	2302      	movs	r3, #2
 8009470:	e0ff      	b.n	8009672 <HAL_TIM_PWM_ConfigChannel+0x21e>
 8009472:	68fb      	ldr	r3, [r7, #12]
 8009474:	2201      	movs	r2, #1
 8009476:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 800947a:	687b      	ldr	r3, [r7, #4]
 800947c:	2b14      	cmp	r3, #20
 800947e:	f200 80f0 	bhi.w	8009662 <HAL_TIM_PWM_ConfigChannel+0x20e>
 8009482:	a201      	add	r2, pc, #4	@ (adr r2, 8009488 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8009484:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009488:	080094dd 	.word	0x080094dd
 800948c:	08009663 	.word	0x08009663
 8009490:	08009663 	.word	0x08009663
 8009494:	08009663 	.word	0x08009663
 8009498:	0800951d 	.word	0x0800951d
 800949c:	08009663 	.word	0x08009663
 80094a0:	08009663 	.word	0x08009663
 80094a4:	08009663 	.word	0x08009663
 80094a8:	0800955f 	.word	0x0800955f
 80094ac:	08009663 	.word	0x08009663
 80094b0:	08009663 	.word	0x08009663
 80094b4:	08009663 	.word	0x08009663
 80094b8:	0800959f 	.word	0x0800959f
 80094bc:	08009663 	.word	0x08009663
 80094c0:	08009663 	.word	0x08009663
 80094c4:	08009663 	.word	0x08009663
 80094c8:	080095e1 	.word	0x080095e1
 80094cc:	08009663 	.word	0x08009663
 80094d0:	08009663 	.word	0x08009663
 80094d4:	08009663 	.word	0x08009663
 80094d8:	08009621 	.word	0x08009621
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80094dc:	68fb      	ldr	r3, [r7, #12]
 80094de:	681b      	ldr	r3, [r3, #0]
 80094e0:	68b9      	ldr	r1, [r7, #8]
 80094e2:	4618      	mov	r0, r3
 80094e4:	f000 fc06 	bl	8009cf4 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80094e8:	68fb      	ldr	r3, [r7, #12]
 80094ea:	681b      	ldr	r3, [r3, #0]
 80094ec:	699a      	ldr	r2, [r3, #24]
 80094ee:	68fb      	ldr	r3, [r7, #12]
 80094f0:	681b      	ldr	r3, [r3, #0]
 80094f2:	f042 0208 	orr.w	r2, r2, #8
 80094f6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80094f8:	68fb      	ldr	r3, [r7, #12]
 80094fa:	681b      	ldr	r3, [r3, #0]
 80094fc:	699a      	ldr	r2, [r3, #24]
 80094fe:	68fb      	ldr	r3, [r7, #12]
 8009500:	681b      	ldr	r3, [r3, #0]
 8009502:	f022 0204 	bic.w	r2, r2, #4
 8009506:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8009508:	68fb      	ldr	r3, [r7, #12]
 800950a:	681b      	ldr	r3, [r3, #0]
 800950c:	6999      	ldr	r1, [r3, #24]
 800950e:	68bb      	ldr	r3, [r7, #8]
 8009510:	691a      	ldr	r2, [r3, #16]
 8009512:	68fb      	ldr	r3, [r7, #12]
 8009514:	681b      	ldr	r3, [r3, #0]
 8009516:	430a      	orrs	r2, r1
 8009518:	619a      	str	r2, [r3, #24]
      break;
 800951a:	e0a5      	b.n	8009668 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800951c:	68fb      	ldr	r3, [r7, #12]
 800951e:	681b      	ldr	r3, [r3, #0]
 8009520:	68b9      	ldr	r1, [r7, #8]
 8009522:	4618      	mov	r0, r3
 8009524:	f000 fc76 	bl	8009e14 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8009528:	68fb      	ldr	r3, [r7, #12]
 800952a:	681b      	ldr	r3, [r3, #0]
 800952c:	699a      	ldr	r2, [r3, #24]
 800952e:	68fb      	ldr	r3, [r7, #12]
 8009530:	681b      	ldr	r3, [r3, #0]
 8009532:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8009536:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8009538:	68fb      	ldr	r3, [r7, #12]
 800953a:	681b      	ldr	r3, [r3, #0]
 800953c:	699a      	ldr	r2, [r3, #24]
 800953e:	68fb      	ldr	r3, [r7, #12]
 8009540:	681b      	ldr	r3, [r3, #0]
 8009542:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8009546:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8009548:	68fb      	ldr	r3, [r7, #12]
 800954a:	681b      	ldr	r3, [r3, #0]
 800954c:	6999      	ldr	r1, [r3, #24]
 800954e:	68bb      	ldr	r3, [r7, #8]
 8009550:	691b      	ldr	r3, [r3, #16]
 8009552:	021a      	lsls	r2, r3, #8
 8009554:	68fb      	ldr	r3, [r7, #12]
 8009556:	681b      	ldr	r3, [r3, #0]
 8009558:	430a      	orrs	r2, r1
 800955a:	619a      	str	r2, [r3, #24]
      break;
 800955c:	e084      	b.n	8009668 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800955e:	68fb      	ldr	r3, [r7, #12]
 8009560:	681b      	ldr	r3, [r3, #0]
 8009562:	68b9      	ldr	r1, [r7, #8]
 8009564:	4618      	mov	r0, r3
 8009566:	f000 fcdf 	bl	8009f28 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800956a:	68fb      	ldr	r3, [r7, #12]
 800956c:	681b      	ldr	r3, [r3, #0]
 800956e:	69da      	ldr	r2, [r3, #28]
 8009570:	68fb      	ldr	r3, [r7, #12]
 8009572:	681b      	ldr	r3, [r3, #0]
 8009574:	f042 0208 	orr.w	r2, r2, #8
 8009578:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800957a:	68fb      	ldr	r3, [r7, #12]
 800957c:	681b      	ldr	r3, [r3, #0]
 800957e:	69da      	ldr	r2, [r3, #28]
 8009580:	68fb      	ldr	r3, [r7, #12]
 8009582:	681b      	ldr	r3, [r3, #0]
 8009584:	f022 0204 	bic.w	r2, r2, #4
 8009588:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800958a:	68fb      	ldr	r3, [r7, #12]
 800958c:	681b      	ldr	r3, [r3, #0]
 800958e:	69d9      	ldr	r1, [r3, #28]
 8009590:	68bb      	ldr	r3, [r7, #8]
 8009592:	691a      	ldr	r2, [r3, #16]
 8009594:	68fb      	ldr	r3, [r7, #12]
 8009596:	681b      	ldr	r3, [r3, #0]
 8009598:	430a      	orrs	r2, r1
 800959a:	61da      	str	r2, [r3, #28]
      break;
 800959c:	e064      	b.n	8009668 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800959e:	68fb      	ldr	r3, [r7, #12]
 80095a0:	681b      	ldr	r3, [r3, #0]
 80095a2:	68b9      	ldr	r1, [r7, #8]
 80095a4:	4618      	mov	r0, r3
 80095a6:	f000 fd47 	bl	800a038 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80095aa:	68fb      	ldr	r3, [r7, #12]
 80095ac:	681b      	ldr	r3, [r3, #0]
 80095ae:	69da      	ldr	r2, [r3, #28]
 80095b0:	68fb      	ldr	r3, [r7, #12]
 80095b2:	681b      	ldr	r3, [r3, #0]
 80095b4:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80095b8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80095ba:	68fb      	ldr	r3, [r7, #12]
 80095bc:	681b      	ldr	r3, [r3, #0]
 80095be:	69da      	ldr	r2, [r3, #28]
 80095c0:	68fb      	ldr	r3, [r7, #12]
 80095c2:	681b      	ldr	r3, [r3, #0]
 80095c4:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80095c8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80095ca:	68fb      	ldr	r3, [r7, #12]
 80095cc:	681b      	ldr	r3, [r3, #0]
 80095ce:	69d9      	ldr	r1, [r3, #28]
 80095d0:	68bb      	ldr	r3, [r7, #8]
 80095d2:	691b      	ldr	r3, [r3, #16]
 80095d4:	021a      	lsls	r2, r3, #8
 80095d6:	68fb      	ldr	r3, [r7, #12]
 80095d8:	681b      	ldr	r3, [r3, #0]
 80095da:	430a      	orrs	r2, r1
 80095dc:	61da      	str	r2, [r3, #28]
      break;
 80095de:	e043      	b.n	8009668 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 80095e0:	68fb      	ldr	r3, [r7, #12]
 80095e2:	681b      	ldr	r3, [r3, #0]
 80095e4:	68b9      	ldr	r1, [r7, #8]
 80095e6:	4618      	mov	r0, r3
 80095e8:	f000 fd90 	bl	800a10c <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 80095ec:	68fb      	ldr	r3, [r7, #12]
 80095ee:	681b      	ldr	r3, [r3, #0]
 80095f0:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80095f2:	68fb      	ldr	r3, [r7, #12]
 80095f4:	681b      	ldr	r3, [r3, #0]
 80095f6:	f042 0208 	orr.w	r2, r2, #8
 80095fa:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 80095fc:	68fb      	ldr	r3, [r7, #12]
 80095fe:	681b      	ldr	r3, [r3, #0]
 8009600:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8009602:	68fb      	ldr	r3, [r7, #12]
 8009604:	681b      	ldr	r3, [r3, #0]
 8009606:	f022 0204 	bic.w	r2, r2, #4
 800960a:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 800960c:	68fb      	ldr	r3, [r7, #12]
 800960e:	681b      	ldr	r3, [r3, #0]
 8009610:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8009612:	68bb      	ldr	r3, [r7, #8]
 8009614:	691a      	ldr	r2, [r3, #16]
 8009616:	68fb      	ldr	r3, [r7, #12]
 8009618:	681b      	ldr	r3, [r3, #0]
 800961a:	430a      	orrs	r2, r1
 800961c:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 800961e:	e023      	b.n	8009668 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8009620:	68fb      	ldr	r3, [r7, #12]
 8009622:	681b      	ldr	r3, [r3, #0]
 8009624:	68b9      	ldr	r1, [r7, #8]
 8009626:	4618      	mov	r0, r3
 8009628:	f000 fdd4 	bl	800a1d4 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 800962c:	68fb      	ldr	r3, [r7, #12]
 800962e:	681b      	ldr	r3, [r3, #0]
 8009630:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8009632:	68fb      	ldr	r3, [r7, #12]
 8009634:	681b      	ldr	r3, [r3, #0]
 8009636:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800963a:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 800963c:	68fb      	ldr	r3, [r7, #12]
 800963e:	681b      	ldr	r3, [r3, #0]
 8009640:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8009642:	68fb      	ldr	r3, [r7, #12]
 8009644:	681b      	ldr	r3, [r3, #0]
 8009646:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800964a:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 800964c:	68fb      	ldr	r3, [r7, #12]
 800964e:	681b      	ldr	r3, [r3, #0]
 8009650:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8009652:	68bb      	ldr	r3, [r7, #8]
 8009654:	691b      	ldr	r3, [r3, #16]
 8009656:	021a      	lsls	r2, r3, #8
 8009658:	68fb      	ldr	r3, [r7, #12]
 800965a:	681b      	ldr	r3, [r3, #0]
 800965c:	430a      	orrs	r2, r1
 800965e:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 8009660:	e002      	b.n	8009668 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 8009662:	2301      	movs	r3, #1
 8009664:	75fb      	strb	r3, [r7, #23]
      break;
 8009666:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8009668:	68fb      	ldr	r3, [r7, #12]
 800966a:	2200      	movs	r2, #0
 800966c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8009670:	7dfb      	ldrb	r3, [r7, #23]
}
 8009672:	4618      	mov	r0, r3
 8009674:	3718      	adds	r7, #24
 8009676:	46bd      	mov	sp, r7
 8009678:	bd80      	pop	{r7, pc}
 800967a:	bf00      	nop

0800967c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800967c:	b580      	push	{r7, lr}
 800967e:	b084      	sub	sp, #16
 8009680:	af00      	add	r7, sp, #0
 8009682:	6078      	str	r0, [r7, #4]
 8009684:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8009686:	2300      	movs	r3, #0
 8009688:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800968a:	687b      	ldr	r3, [r7, #4]
 800968c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8009690:	2b01      	cmp	r3, #1
 8009692:	d101      	bne.n	8009698 <HAL_TIM_ConfigClockSource+0x1c>
 8009694:	2302      	movs	r3, #2
 8009696:	e0dc      	b.n	8009852 <HAL_TIM_ConfigClockSource+0x1d6>
 8009698:	687b      	ldr	r3, [r7, #4]
 800969a:	2201      	movs	r2, #1
 800969c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80096a0:	687b      	ldr	r3, [r7, #4]
 80096a2:	2202      	movs	r2, #2
 80096a4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80096a8:	687b      	ldr	r3, [r7, #4]
 80096aa:	681b      	ldr	r3, [r3, #0]
 80096ac:	689b      	ldr	r3, [r3, #8]
 80096ae:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80096b0:	68ba      	ldr	r2, [r7, #8]
 80096b2:	4b6a      	ldr	r3, [pc, #424]	@ (800985c <HAL_TIM_ConfigClockSource+0x1e0>)
 80096b4:	4013      	ands	r3, r2
 80096b6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80096b8:	68bb      	ldr	r3, [r7, #8]
 80096ba:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80096be:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80096c0:	687b      	ldr	r3, [r7, #4]
 80096c2:	681b      	ldr	r3, [r3, #0]
 80096c4:	68ba      	ldr	r2, [r7, #8]
 80096c6:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80096c8:	683b      	ldr	r3, [r7, #0]
 80096ca:	681b      	ldr	r3, [r3, #0]
 80096cc:	4a64      	ldr	r2, [pc, #400]	@ (8009860 <HAL_TIM_ConfigClockSource+0x1e4>)
 80096ce:	4293      	cmp	r3, r2
 80096d0:	f000 80a9 	beq.w	8009826 <HAL_TIM_ConfigClockSource+0x1aa>
 80096d4:	4a62      	ldr	r2, [pc, #392]	@ (8009860 <HAL_TIM_ConfigClockSource+0x1e4>)
 80096d6:	4293      	cmp	r3, r2
 80096d8:	f200 80ae 	bhi.w	8009838 <HAL_TIM_ConfigClockSource+0x1bc>
 80096dc:	4a61      	ldr	r2, [pc, #388]	@ (8009864 <HAL_TIM_ConfigClockSource+0x1e8>)
 80096de:	4293      	cmp	r3, r2
 80096e0:	f000 80a1 	beq.w	8009826 <HAL_TIM_ConfigClockSource+0x1aa>
 80096e4:	4a5f      	ldr	r2, [pc, #380]	@ (8009864 <HAL_TIM_ConfigClockSource+0x1e8>)
 80096e6:	4293      	cmp	r3, r2
 80096e8:	f200 80a6 	bhi.w	8009838 <HAL_TIM_ConfigClockSource+0x1bc>
 80096ec:	4a5e      	ldr	r2, [pc, #376]	@ (8009868 <HAL_TIM_ConfigClockSource+0x1ec>)
 80096ee:	4293      	cmp	r3, r2
 80096f0:	f000 8099 	beq.w	8009826 <HAL_TIM_ConfigClockSource+0x1aa>
 80096f4:	4a5c      	ldr	r2, [pc, #368]	@ (8009868 <HAL_TIM_ConfigClockSource+0x1ec>)
 80096f6:	4293      	cmp	r3, r2
 80096f8:	f200 809e 	bhi.w	8009838 <HAL_TIM_ConfigClockSource+0x1bc>
 80096fc:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 8009700:	f000 8091 	beq.w	8009826 <HAL_TIM_ConfigClockSource+0x1aa>
 8009704:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 8009708:	f200 8096 	bhi.w	8009838 <HAL_TIM_ConfigClockSource+0x1bc>
 800970c:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8009710:	f000 8089 	beq.w	8009826 <HAL_TIM_ConfigClockSource+0x1aa>
 8009714:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8009718:	f200 808e 	bhi.w	8009838 <HAL_TIM_ConfigClockSource+0x1bc>
 800971c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8009720:	d03e      	beq.n	80097a0 <HAL_TIM_ConfigClockSource+0x124>
 8009722:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8009726:	f200 8087 	bhi.w	8009838 <HAL_TIM_ConfigClockSource+0x1bc>
 800972a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800972e:	f000 8086 	beq.w	800983e <HAL_TIM_ConfigClockSource+0x1c2>
 8009732:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8009736:	d87f      	bhi.n	8009838 <HAL_TIM_ConfigClockSource+0x1bc>
 8009738:	2b70      	cmp	r3, #112	@ 0x70
 800973a:	d01a      	beq.n	8009772 <HAL_TIM_ConfigClockSource+0xf6>
 800973c:	2b70      	cmp	r3, #112	@ 0x70
 800973e:	d87b      	bhi.n	8009838 <HAL_TIM_ConfigClockSource+0x1bc>
 8009740:	2b60      	cmp	r3, #96	@ 0x60
 8009742:	d050      	beq.n	80097e6 <HAL_TIM_ConfigClockSource+0x16a>
 8009744:	2b60      	cmp	r3, #96	@ 0x60
 8009746:	d877      	bhi.n	8009838 <HAL_TIM_ConfigClockSource+0x1bc>
 8009748:	2b50      	cmp	r3, #80	@ 0x50
 800974a:	d03c      	beq.n	80097c6 <HAL_TIM_ConfigClockSource+0x14a>
 800974c:	2b50      	cmp	r3, #80	@ 0x50
 800974e:	d873      	bhi.n	8009838 <HAL_TIM_ConfigClockSource+0x1bc>
 8009750:	2b40      	cmp	r3, #64	@ 0x40
 8009752:	d058      	beq.n	8009806 <HAL_TIM_ConfigClockSource+0x18a>
 8009754:	2b40      	cmp	r3, #64	@ 0x40
 8009756:	d86f      	bhi.n	8009838 <HAL_TIM_ConfigClockSource+0x1bc>
 8009758:	2b30      	cmp	r3, #48	@ 0x30
 800975a:	d064      	beq.n	8009826 <HAL_TIM_ConfigClockSource+0x1aa>
 800975c:	2b30      	cmp	r3, #48	@ 0x30
 800975e:	d86b      	bhi.n	8009838 <HAL_TIM_ConfigClockSource+0x1bc>
 8009760:	2b20      	cmp	r3, #32
 8009762:	d060      	beq.n	8009826 <HAL_TIM_ConfigClockSource+0x1aa>
 8009764:	2b20      	cmp	r3, #32
 8009766:	d867      	bhi.n	8009838 <HAL_TIM_ConfigClockSource+0x1bc>
 8009768:	2b00      	cmp	r3, #0
 800976a:	d05c      	beq.n	8009826 <HAL_TIM_ConfigClockSource+0x1aa>
 800976c:	2b10      	cmp	r3, #16
 800976e:	d05a      	beq.n	8009826 <HAL_TIM_ConfigClockSource+0x1aa>
 8009770:	e062      	b.n	8009838 <HAL_TIM_ConfigClockSource+0x1bc>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8009772:	687b      	ldr	r3, [r7, #4]
 8009774:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8009776:	683b      	ldr	r3, [r7, #0]
 8009778:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800977a:	683b      	ldr	r3, [r7, #0]
 800977c:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800977e:	683b      	ldr	r3, [r7, #0]
 8009780:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8009782:	f000 ff35 	bl	800a5f0 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8009786:	687b      	ldr	r3, [r7, #4]
 8009788:	681b      	ldr	r3, [r3, #0]
 800978a:	689b      	ldr	r3, [r3, #8]
 800978c:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800978e:	68bb      	ldr	r3, [r7, #8]
 8009790:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8009794:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8009796:	687b      	ldr	r3, [r7, #4]
 8009798:	681b      	ldr	r3, [r3, #0]
 800979a:	68ba      	ldr	r2, [r7, #8]
 800979c:	609a      	str	r2, [r3, #8]
      break;
 800979e:	e04f      	b.n	8009840 <HAL_TIM_ConfigClockSource+0x1c4>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80097a0:	687b      	ldr	r3, [r7, #4]
 80097a2:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80097a4:	683b      	ldr	r3, [r7, #0]
 80097a6:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80097a8:	683b      	ldr	r3, [r7, #0]
 80097aa:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80097ac:	683b      	ldr	r3, [r7, #0]
 80097ae:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80097b0:	f000 ff1e 	bl	800a5f0 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80097b4:	687b      	ldr	r3, [r7, #4]
 80097b6:	681b      	ldr	r3, [r3, #0]
 80097b8:	689a      	ldr	r2, [r3, #8]
 80097ba:	687b      	ldr	r3, [r7, #4]
 80097bc:	681b      	ldr	r3, [r3, #0]
 80097be:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80097c2:	609a      	str	r2, [r3, #8]
      break;
 80097c4:	e03c      	b.n	8009840 <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80097c6:	687b      	ldr	r3, [r7, #4]
 80097c8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80097ca:	683b      	ldr	r3, [r7, #0]
 80097cc:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80097ce:	683b      	ldr	r3, [r7, #0]
 80097d0:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80097d2:	461a      	mov	r2, r3
 80097d4:	f000 fdd8 	bl	800a388 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80097d8:	687b      	ldr	r3, [r7, #4]
 80097da:	681b      	ldr	r3, [r3, #0]
 80097dc:	2150      	movs	r1, #80	@ 0x50
 80097de:	4618      	mov	r0, r3
 80097e0:	f000 fee8 	bl	800a5b4 <TIM_ITRx_SetConfig>
      break;
 80097e4:	e02c      	b.n	8009840 <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80097e6:	687b      	ldr	r3, [r7, #4]
 80097e8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80097ea:	683b      	ldr	r3, [r7, #0]
 80097ec:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80097ee:	683b      	ldr	r3, [r7, #0]
 80097f0:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80097f2:	461a      	mov	r2, r3
 80097f4:	f000 fe34 	bl	800a460 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80097f8:	687b      	ldr	r3, [r7, #4]
 80097fa:	681b      	ldr	r3, [r3, #0]
 80097fc:	2160      	movs	r1, #96	@ 0x60
 80097fe:	4618      	mov	r0, r3
 8009800:	f000 fed8 	bl	800a5b4 <TIM_ITRx_SetConfig>
      break;
 8009804:	e01c      	b.n	8009840 <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8009806:	687b      	ldr	r3, [r7, #4]
 8009808:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800980a:	683b      	ldr	r3, [r7, #0]
 800980c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800980e:	683b      	ldr	r3, [r7, #0]
 8009810:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8009812:	461a      	mov	r2, r3
 8009814:	f000 fdb8 	bl	800a388 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8009818:	687b      	ldr	r3, [r7, #4]
 800981a:	681b      	ldr	r3, [r3, #0]
 800981c:	2140      	movs	r1, #64	@ 0x40
 800981e:	4618      	mov	r0, r3
 8009820:	f000 fec8 	bl	800a5b4 <TIM_ITRx_SetConfig>
      break;
 8009824:	e00c      	b.n	8009840 <HAL_TIM_ConfigClockSource+0x1c4>
    case TIM_CLOCKSOURCE_ITR8:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8009826:	687b      	ldr	r3, [r7, #4]
 8009828:	681a      	ldr	r2, [r3, #0]
 800982a:	683b      	ldr	r3, [r7, #0]
 800982c:	681b      	ldr	r3, [r3, #0]
 800982e:	4619      	mov	r1, r3
 8009830:	4610      	mov	r0, r2
 8009832:	f000 febf 	bl	800a5b4 <TIM_ITRx_SetConfig>
      break;
 8009836:	e003      	b.n	8009840 <HAL_TIM_ConfigClockSource+0x1c4>
    }

    default:
      status = HAL_ERROR;
 8009838:	2301      	movs	r3, #1
 800983a:	73fb      	strb	r3, [r7, #15]
      break;
 800983c:	e000      	b.n	8009840 <HAL_TIM_ConfigClockSource+0x1c4>
      break;
 800983e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8009840:	687b      	ldr	r3, [r7, #4]
 8009842:	2201      	movs	r2, #1
 8009844:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8009848:	687b      	ldr	r3, [r7, #4]
 800984a:	2200      	movs	r2, #0
 800984c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8009850:	7bfb      	ldrb	r3, [r7, #15]
}
 8009852:	4618      	mov	r0, r3
 8009854:	3710      	adds	r7, #16
 8009856:	46bd      	mov	sp, r7
 8009858:	bd80      	pop	{r7, pc}
 800985a:	bf00      	nop
 800985c:	ffceff88 	.word	0xffceff88
 8009860:	00100040 	.word	0x00100040
 8009864:	00100030 	.word	0x00100030
 8009868:	00100020 	.word	0x00100020

0800986c <HAL_TIM_PeriodElapsedHalfCpltCallback>:
  * @brief  Period elapsed half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 800986c:	b480      	push	{r7}
 800986e:	b083      	sub	sp, #12
 8009870:	af00      	add	r7, sp, #0
 8009872:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedHalfCpltCallback could be implemented in the user file
   */
}
 8009874:	bf00      	nop
 8009876:	370c      	adds	r7, #12
 8009878:	46bd      	mov	sp, r7
 800987a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800987e:	4770      	bx	lr

08009880 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8009880:	b480      	push	{r7}
 8009882:	b083      	sub	sp, #12
 8009884:	af00      	add	r7, sp, #0
 8009886:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8009888:	bf00      	nop
 800988a:	370c      	adds	r7, #12
 800988c:	46bd      	mov	sp, r7
 800988e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009892:	4770      	bx	lr

08009894 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8009894:	b480      	push	{r7}
 8009896:	b083      	sub	sp, #12
 8009898:	af00      	add	r7, sp, #0
 800989a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800989c:	bf00      	nop
 800989e:	370c      	adds	r7, #12
 80098a0:	46bd      	mov	sp, r7
 80098a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098a6:	4770      	bx	lr

080098a8 <HAL_TIM_IC_CaptureHalfCpltCallback>:
  * @brief  Input Capture half complete callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 80098a8:	b480      	push	{r7}
 80098aa:	b083      	sub	sp, #12
 80098ac:	af00      	add	r7, sp, #0
 80098ae:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureHalfCpltCallback could be implemented in the user file
   */
}
 80098b0:	bf00      	nop
 80098b2:	370c      	adds	r7, #12
 80098b4:	46bd      	mov	sp, r7
 80098b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098ba:	4770      	bx	lr

080098bc <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80098bc:	b480      	push	{r7}
 80098be:	b083      	sub	sp, #12
 80098c0:	af00      	add	r7, sp, #0
 80098c2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80098c4:	bf00      	nop
 80098c6:	370c      	adds	r7, #12
 80098c8:	46bd      	mov	sp, r7
 80098ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098ce:	4770      	bx	lr

080098d0 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>:
  * @brief  PWM Pulse finished half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 80098d0:	b480      	push	{r7}
 80098d2:	b083      	sub	sp, #12
 80098d4:	af00      	add	r7, sp, #0
 80098d6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedHalfCpltCallback could be implemented in the user file
   */
}
 80098d8:	bf00      	nop
 80098da:	370c      	adds	r7, #12
 80098dc:	46bd      	mov	sp, r7
 80098de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098e2:	4770      	bx	lr

080098e4 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80098e4:	b480      	push	{r7}
 80098e6:	b083      	sub	sp, #12
 80098e8:	af00      	add	r7, sp, #0
 80098ea:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80098ec:	bf00      	nop
 80098ee:	370c      	adds	r7, #12
 80098f0:	46bd      	mov	sp, r7
 80098f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098f6:	4770      	bx	lr

080098f8 <HAL_TIM_TriggerHalfCpltCallback>:
  * @brief  Hall Trigger detection half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 80098f8:	b480      	push	{r7}
 80098fa:	b083      	sub	sp, #12
 80098fc:	af00      	add	r7, sp, #0
 80098fe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerHalfCpltCallback could be implemented in the user file
   */
}
 8009900:	bf00      	nop
 8009902:	370c      	adds	r7, #12
 8009904:	46bd      	mov	sp, r7
 8009906:	f85d 7b04 	ldr.w	r7, [sp], #4
 800990a:	4770      	bx	lr

0800990c <HAL_TIM_ErrorCallback>:
  * @brief  Timer error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_ErrorCallback(TIM_HandleTypeDef *htim)
{
 800990c:	b480      	push	{r7}
 800990e:	b083      	sub	sp, #12
 8009910:	af00      	add	r7, sp, #0
 8009912:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_ErrorCallback could be implemented in the user file
   */
}
 8009914:	bf00      	nop
 8009916:	370c      	adds	r7, #12
 8009918:	46bd      	mov	sp, r7
 800991a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800991e:	4770      	bx	lr

08009920 <HAL_TIM_RegisterCallback>:
  *          @param pCallback pointer to the callback function
  *          @retval status
  */
HAL_StatusTypeDef HAL_TIM_RegisterCallback(TIM_HandleTypeDef *htim, HAL_TIM_CallbackIDTypeDef CallbackID,
                                           pTIM_CallbackTypeDef pCallback)
{
 8009920:	b480      	push	{r7}
 8009922:	b087      	sub	sp, #28
 8009924:	af00      	add	r7, sp, #0
 8009926:	60f8      	str	r0, [r7, #12]
 8009928:	460b      	mov	r3, r1
 800992a:	607a      	str	r2, [r7, #4]
 800992c:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef status = HAL_OK;
 800992e:	2300      	movs	r3, #0
 8009930:	75fb      	strb	r3, [r7, #23]

  if (pCallback == NULL)
 8009932:	687b      	ldr	r3, [r7, #4]
 8009934:	2b00      	cmp	r3, #0
 8009936:	d101      	bne.n	800993c <HAL_TIM_RegisterCallback+0x1c>
  {
    return HAL_ERROR;
 8009938:	2301      	movs	r3, #1
 800993a:	e12e      	b.n	8009b9a <HAL_TIM_RegisterCallback+0x27a>
  }

  if (htim->State == HAL_TIM_STATE_READY)
 800993c:	68fb      	ldr	r3, [r7, #12]
 800993e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8009942:	b2db      	uxtb	r3, r3
 8009944:	2b01      	cmp	r3, #1
 8009946:	f040 80c1 	bne.w	8009acc <HAL_TIM_RegisterCallback+0x1ac>
  {
    switch (CallbackID)
 800994a:	7afb      	ldrb	r3, [r7, #11]
 800994c:	2b1b      	cmp	r3, #27
 800994e:	f200 80ba 	bhi.w	8009ac6 <HAL_TIM_RegisterCallback+0x1a6>
 8009952:	a201      	add	r2, pc, #4	@ (adr r2, 8009958 <HAL_TIM_RegisterCallback+0x38>)
 8009954:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009958:	080099c9 	.word	0x080099c9
 800995c:	080099d1 	.word	0x080099d1
 8009960:	080099d9 	.word	0x080099d9
 8009964:	080099e1 	.word	0x080099e1
 8009968:	080099e9 	.word	0x080099e9
 800996c:	080099f1 	.word	0x080099f1
 8009970:	080099f9 	.word	0x080099f9
 8009974:	08009a01 	.word	0x08009a01
 8009978:	08009a09 	.word	0x08009a09
 800997c:	08009a11 	.word	0x08009a11
 8009980:	08009a19 	.word	0x08009a19
 8009984:	08009a21 	.word	0x08009a21
 8009988:	08009a29 	.word	0x08009a29
 800998c:	08009a31 	.word	0x08009a31
 8009990:	08009a3b 	.word	0x08009a3b
 8009994:	08009a45 	.word	0x08009a45
 8009998:	08009a4f 	.word	0x08009a4f
 800999c:	08009a59 	.word	0x08009a59
 80099a0:	08009a63 	.word	0x08009a63
 80099a4:	08009a6d 	.word	0x08009a6d
 80099a8:	08009a77 	.word	0x08009a77
 80099ac:	08009a81 	.word	0x08009a81
 80099b0:	08009a8b 	.word	0x08009a8b
 80099b4:	08009a95 	.word	0x08009a95
 80099b8:	08009a9f 	.word	0x08009a9f
 80099bc:	08009aa9 	.word	0x08009aa9
 80099c0:	08009ab3 	.word	0x08009ab3
 80099c4:	08009abd 	.word	0x08009abd
    {
      case HAL_TIM_BASE_MSPINIT_CB_ID :
        htim->Base_MspInitCallback                 = pCallback;
 80099c8:	68fb      	ldr	r3, [r7, #12]
 80099ca:	687a      	ldr	r2, [r7, #4]
 80099cc:	64da      	str	r2, [r3, #76]	@ 0x4c
        break;
 80099ce:	e0e3      	b.n	8009b98 <HAL_TIM_RegisterCallback+0x278>

      case HAL_TIM_BASE_MSPDEINIT_CB_ID :
        htim->Base_MspDeInitCallback               = pCallback;
 80099d0:	68fb      	ldr	r3, [r7, #12]
 80099d2:	687a      	ldr	r2, [r7, #4]
 80099d4:	651a      	str	r2, [r3, #80]	@ 0x50
        break;
 80099d6:	e0df      	b.n	8009b98 <HAL_TIM_RegisterCallback+0x278>

      case HAL_TIM_IC_MSPINIT_CB_ID :
        htim->IC_MspInitCallback                   = pCallback;
 80099d8:	68fb      	ldr	r3, [r7, #12]
 80099da:	687a      	ldr	r2, [r7, #4]
 80099dc:	655a      	str	r2, [r3, #84]	@ 0x54
        break;
 80099de:	e0db      	b.n	8009b98 <HAL_TIM_RegisterCallback+0x278>

      case HAL_TIM_IC_MSPDEINIT_CB_ID :
        htim->IC_MspDeInitCallback                 = pCallback;
 80099e0:	68fb      	ldr	r3, [r7, #12]
 80099e2:	687a      	ldr	r2, [r7, #4]
 80099e4:	659a      	str	r2, [r3, #88]	@ 0x58
        break;
 80099e6:	e0d7      	b.n	8009b98 <HAL_TIM_RegisterCallback+0x278>

      case HAL_TIM_OC_MSPINIT_CB_ID :
        htim->OC_MspInitCallback                   = pCallback;
 80099e8:	68fb      	ldr	r3, [r7, #12]
 80099ea:	687a      	ldr	r2, [r7, #4]
 80099ec:	65da      	str	r2, [r3, #92]	@ 0x5c
        break;
 80099ee:	e0d3      	b.n	8009b98 <HAL_TIM_RegisterCallback+0x278>

      case HAL_TIM_OC_MSPDEINIT_CB_ID :
        htim->OC_MspDeInitCallback                 = pCallback;
 80099f0:	68fb      	ldr	r3, [r7, #12]
 80099f2:	687a      	ldr	r2, [r7, #4]
 80099f4:	661a      	str	r2, [r3, #96]	@ 0x60
        break;
 80099f6:	e0cf      	b.n	8009b98 <HAL_TIM_RegisterCallback+0x278>

      case HAL_TIM_PWM_MSPINIT_CB_ID :
        htim->PWM_MspInitCallback                  = pCallback;
 80099f8:	68fb      	ldr	r3, [r7, #12]
 80099fa:	687a      	ldr	r2, [r7, #4]
 80099fc:	665a      	str	r2, [r3, #100]	@ 0x64
        break;
 80099fe:	e0cb      	b.n	8009b98 <HAL_TIM_RegisterCallback+0x278>

      case HAL_TIM_PWM_MSPDEINIT_CB_ID :
        htim->PWM_MspDeInitCallback                = pCallback;
 8009a00:	68fb      	ldr	r3, [r7, #12]
 8009a02:	687a      	ldr	r2, [r7, #4]
 8009a04:	669a      	str	r2, [r3, #104]	@ 0x68
        break;
 8009a06:	e0c7      	b.n	8009b98 <HAL_TIM_RegisterCallback+0x278>

      case HAL_TIM_ONE_PULSE_MSPINIT_CB_ID :
        htim->OnePulse_MspInitCallback             = pCallback;
 8009a08:	68fb      	ldr	r3, [r7, #12]
 8009a0a:	687a      	ldr	r2, [r7, #4]
 8009a0c:	66da      	str	r2, [r3, #108]	@ 0x6c
        break;
 8009a0e:	e0c3      	b.n	8009b98 <HAL_TIM_RegisterCallback+0x278>

      case HAL_TIM_ONE_PULSE_MSPDEINIT_CB_ID :
        htim->OnePulse_MspDeInitCallback           = pCallback;
 8009a10:	68fb      	ldr	r3, [r7, #12]
 8009a12:	687a      	ldr	r2, [r7, #4]
 8009a14:	671a      	str	r2, [r3, #112]	@ 0x70
        break;
 8009a16:	e0bf      	b.n	8009b98 <HAL_TIM_RegisterCallback+0x278>

      case HAL_TIM_ENCODER_MSPINIT_CB_ID :
        htim->Encoder_MspInitCallback              = pCallback;
 8009a18:	68fb      	ldr	r3, [r7, #12]
 8009a1a:	687a      	ldr	r2, [r7, #4]
 8009a1c:	675a      	str	r2, [r3, #116]	@ 0x74
        break;
 8009a1e:	e0bb      	b.n	8009b98 <HAL_TIM_RegisterCallback+0x278>

      case HAL_TIM_ENCODER_MSPDEINIT_CB_ID :
        htim->Encoder_MspDeInitCallback            = pCallback;
 8009a20:	68fb      	ldr	r3, [r7, #12]
 8009a22:	687a      	ldr	r2, [r7, #4]
 8009a24:	679a      	str	r2, [r3, #120]	@ 0x78
        break;
 8009a26:	e0b7      	b.n	8009b98 <HAL_TIM_RegisterCallback+0x278>

      case HAL_TIM_HALL_SENSOR_MSPINIT_CB_ID :
        htim->HallSensor_MspInitCallback           = pCallback;
 8009a28:	68fb      	ldr	r3, [r7, #12]
 8009a2a:	687a      	ldr	r2, [r7, #4]
 8009a2c:	67da      	str	r2, [r3, #124]	@ 0x7c
        break;
 8009a2e:	e0b3      	b.n	8009b98 <HAL_TIM_RegisterCallback+0x278>

      case HAL_TIM_HALL_SENSOR_MSPDEINIT_CB_ID :
        htim->HallSensor_MspDeInitCallback         = pCallback;
 8009a30:	68fb      	ldr	r3, [r7, #12]
 8009a32:	687a      	ldr	r2, [r7, #4]
 8009a34:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
        break;
 8009a38:	e0ae      	b.n	8009b98 <HAL_TIM_RegisterCallback+0x278>

      case HAL_TIM_PERIOD_ELAPSED_CB_ID :
        htim->PeriodElapsedCallback                = pCallback;
 8009a3a:	68fb      	ldr	r3, [r7, #12]
 8009a3c:	687a      	ldr	r2, [r7, #4]
 8009a3e:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
        break;
 8009a42:	e0a9      	b.n	8009b98 <HAL_TIM_RegisterCallback+0x278>

      case HAL_TIM_PERIOD_ELAPSED_HALF_CB_ID :
        htim->PeriodElapsedHalfCpltCallback        = pCallback;
 8009a44:	68fb      	ldr	r3, [r7, #12]
 8009a46:	687a      	ldr	r2, [r7, #4]
 8009a48:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
        break;
 8009a4c:	e0a4      	b.n	8009b98 <HAL_TIM_RegisterCallback+0x278>

      case HAL_TIM_TRIGGER_CB_ID :
        htim->TriggerCallback                      = pCallback;
 8009a4e:	68fb      	ldr	r3, [r7, #12]
 8009a50:	687a      	ldr	r2, [r7, #4]
 8009a52:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        break;
 8009a56:	e09f      	b.n	8009b98 <HAL_TIM_RegisterCallback+0x278>

      case HAL_TIM_TRIGGER_HALF_CB_ID :
        htim->TriggerHalfCpltCallback              = pCallback;
 8009a58:	68fb      	ldr	r3, [r7, #12]
 8009a5a:	687a      	ldr	r2, [r7, #4]
 8009a5c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        break;
 8009a60:	e09a      	b.n	8009b98 <HAL_TIM_RegisterCallback+0x278>

      case HAL_TIM_IC_CAPTURE_CB_ID :
        htim->IC_CaptureCallback                   = pCallback;
 8009a62:	68fb      	ldr	r3, [r7, #12]
 8009a64:	687a      	ldr	r2, [r7, #4]
 8009a66:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
        break;
 8009a6a:	e095      	b.n	8009b98 <HAL_TIM_RegisterCallback+0x278>

      case HAL_TIM_IC_CAPTURE_HALF_CB_ID :
        htim->IC_CaptureHalfCpltCallback           = pCallback;
 8009a6c:	68fb      	ldr	r3, [r7, #12]
 8009a6e:	687a      	ldr	r2, [r7, #4]
 8009a70:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
        break;
 8009a74:	e090      	b.n	8009b98 <HAL_TIM_RegisterCallback+0x278>

      case HAL_TIM_OC_DELAY_ELAPSED_CB_ID :
        htim->OC_DelayElapsedCallback              = pCallback;
 8009a76:	68fb      	ldr	r3, [r7, #12]
 8009a78:	687a      	ldr	r2, [r7, #4]
 8009a7a:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
        break;
 8009a7e:	e08b      	b.n	8009b98 <HAL_TIM_RegisterCallback+0x278>

      case HAL_TIM_PWM_PULSE_FINISHED_CB_ID :
        htim->PWM_PulseFinishedCallback            = pCallback;
 8009a80:	68fb      	ldr	r3, [r7, #12]
 8009a82:	687a      	ldr	r2, [r7, #4]
 8009a84:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
        break;
 8009a88:	e086      	b.n	8009b98 <HAL_TIM_RegisterCallback+0x278>

      case HAL_TIM_PWM_PULSE_FINISHED_HALF_CB_ID :
        htim->PWM_PulseFinishedHalfCpltCallback    = pCallback;
 8009a8a:	68fb      	ldr	r3, [r7, #12]
 8009a8c:	687a      	ldr	r2, [r7, #4]
 8009a8e:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4
        break;
 8009a92:	e081      	b.n	8009b98 <HAL_TIM_RegisterCallback+0x278>

      case HAL_TIM_ERROR_CB_ID :
        htim->ErrorCallback                        = pCallback;
 8009a94:	68fb      	ldr	r3, [r7, #12]
 8009a96:	687a      	ldr	r2, [r7, #4]
 8009a98:	f8c3 20a8 	str.w	r2, [r3, #168]	@ 0xa8
        break;
 8009a9c:	e07c      	b.n	8009b98 <HAL_TIM_RegisterCallback+0x278>

      case HAL_TIM_COMMUTATION_CB_ID :
        htim->CommutationCallback                  = pCallback;
 8009a9e:	68fb      	ldr	r3, [r7, #12]
 8009aa0:	687a      	ldr	r2, [r7, #4]
 8009aa2:	f8c3 20ac 	str.w	r2, [r3, #172]	@ 0xac
        break;
 8009aa6:	e077      	b.n	8009b98 <HAL_TIM_RegisterCallback+0x278>

      case HAL_TIM_COMMUTATION_HALF_CB_ID :
        htim->CommutationHalfCpltCallback          = pCallback;
 8009aa8:	68fb      	ldr	r3, [r7, #12]
 8009aaa:	687a      	ldr	r2, [r7, #4]
 8009aac:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
        break;
 8009ab0:	e072      	b.n	8009b98 <HAL_TIM_RegisterCallback+0x278>

      case HAL_TIM_BREAK_CB_ID :
        htim->BreakCallback                        = pCallback;
 8009ab2:	68fb      	ldr	r3, [r7, #12]
 8009ab4:	687a      	ldr	r2, [r7, #4]
 8009ab6:	f8c3 20b4 	str.w	r2, [r3, #180]	@ 0xb4
        break;
 8009aba:	e06d      	b.n	8009b98 <HAL_TIM_RegisterCallback+0x278>

      case HAL_TIM_BREAK2_CB_ID :
        htim->Break2Callback                       = pCallback;
 8009abc:	68fb      	ldr	r3, [r7, #12]
 8009abe:	687a      	ldr	r2, [r7, #4]
 8009ac0:	f8c3 20b8 	str.w	r2, [r3, #184]	@ 0xb8
        break;
 8009ac4:	e068      	b.n	8009b98 <HAL_TIM_RegisterCallback+0x278>

      default :
        /* Return error status */
        status = HAL_ERROR;
 8009ac6:	2301      	movs	r3, #1
 8009ac8:	75fb      	strb	r3, [r7, #23]
        break;
 8009aca:	e065      	b.n	8009b98 <HAL_TIM_RegisterCallback+0x278>
    }
  }
  else if (htim->State == HAL_TIM_STATE_RESET)
 8009acc:	68fb      	ldr	r3, [r7, #12]
 8009ace:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8009ad2:	b2db      	uxtb	r3, r3
 8009ad4:	2b00      	cmp	r3, #0
 8009ad6:	d15d      	bne.n	8009b94 <HAL_TIM_RegisterCallback+0x274>
  {
    switch (CallbackID)
 8009ad8:	7afb      	ldrb	r3, [r7, #11]
 8009ada:	2b0d      	cmp	r3, #13
 8009adc:	d857      	bhi.n	8009b8e <HAL_TIM_RegisterCallback+0x26e>
 8009ade:	a201      	add	r2, pc, #4	@ (adr r2, 8009ae4 <HAL_TIM_RegisterCallback+0x1c4>)
 8009ae0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009ae4:	08009b1d 	.word	0x08009b1d
 8009ae8:	08009b25 	.word	0x08009b25
 8009aec:	08009b2d 	.word	0x08009b2d
 8009af0:	08009b35 	.word	0x08009b35
 8009af4:	08009b3d 	.word	0x08009b3d
 8009af8:	08009b45 	.word	0x08009b45
 8009afc:	08009b4d 	.word	0x08009b4d
 8009b00:	08009b55 	.word	0x08009b55
 8009b04:	08009b5d 	.word	0x08009b5d
 8009b08:	08009b65 	.word	0x08009b65
 8009b0c:	08009b6d 	.word	0x08009b6d
 8009b10:	08009b75 	.word	0x08009b75
 8009b14:	08009b7d 	.word	0x08009b7d
 8009b18:	08009b85 	.word	0x08009b85
    {
      case HAL_TIM_BASE_MSPINIT_CB_ID :
        htim->Base_MspInitCallback         = pCallback;
 8009b1c:	68fb      	ldr	r3, [r7, #12]
 8009b1e:	687a      	ldr	r2, [r7, #4]
 8009b20:	64da      	str	r2, [r3, #76]	@ 0x4c
        break;
 8009b22:	e039      	b.n	8009b98 <HAL_TIM_RegisterCallback+0x278>

      case HAL_TIM_BASE_MSPDEINIT_CB_ID :
        htim->Base_MspDeInitCallback       = pCallback;
 8009b24:	68fb      	ldr	r3, [r7, #12]
 8009b26:	687a      	ldr	r2, [r7, #4]
 8009b28:	651a      	str	r2, [r3, #80]	@ 0x50
        break;
 8009b2a:	e035      	b.n	8009b98 <HAL_TIM_RegisterCallback+0x278>

      case HAL_TIM_IC_MSPINIT_CB_ID :
        htim->IC_MspInitCallback           = pCallback;
 8009b2c:	68fb      	ldr	r3, [r7, #12]
 8009b2e:	687a      	ldr	r2, [r7, #4]
 8009b30:	655a      	str	r2, [r3, #84]	@ 0x54
        break;
 8009b32:	e031      	b.n	8009b98 <HAL_TIM_RegisterCallback+0x278>

      case HAL_TIM_IC_MSPDEINIT_CB_ID :
        htim->IC_MspDeInitCallback         = pCallback;
 8009b34:	68fb      	ldr	r3, [r7, #12]
 8009b36:	687a      	ldr	r2, [r7, #4]
 8009b38:	659a      	str	r2, [r3, #88]	@ 0x58
        break;
 8009b3a:	e02d      	b.n	8009b98 <HAL_TIM_RegisterCallback+0x278>

      case HAL_TIM_OC_MSPINIT_CB_ID :
        htim->OC_MspInitCallback           = pCallback;
 8009b3c:	68fb      	ldr	r3, [r7, #12]
 8009b3e:	687a      	ldr	r2, [r7, #4]
 8009b40:	65da      	str	r2, [r3, #92]	@ 0x5c
        break;
 8009b42:	e029      	b.n	8009b98 <HAL_TIM_RegisterCallback+0x278>

      case HAL_TIM_OC_MSPDEINIT_CB_ID :
        htim->OC_MspDeInitCallback         = pCallback;
 8009b44:	68fb      	ldr	r3, [r7, #12]
 8009b46:	687a      	ldr	r2, [r7, #4]
 8009b48:	661a      	str	r2, [r3, #96]	@ 0x60
        break;
 8009b4a:	e025      	b.n	8009b98 <HAL_TIM_RegisterCallback+0x278>

      case HAL_TIM_PWM_MSPINIT_CB_ID :
        htim->PWM_MspInitCallback          = pCallback;
 8009b4c:	68fb      	ldr	r3, [r7, #12]
 8009b4e:	687a      	ldr	r2, [r7, #4]
 8009b50:	665a      	str	r2, [r3, #100]	@ 0x64
        break;
 8009b52:	e021      	b.n	8009b98 <HAL_TIM_RegisterCallback+0x278>

      case HAL_TIM_PWM_MSPDEINIT_CB_ID :
        htim->PWM_MspDeInitCallback        = pCallback;
 8009b54:	68fb      	ldr	r3, [r7, #12]
 8009b56:	687a      	ldr	r2, [r7, #4]
 8009b58:	669a      	str	r2, [r3, #104]	@ 0x68
        break;
 8009b5a:	e01d      	b.n	8009b98 <HAL_TIM_RegisterCallback+0x278>

      case HAL_TIM_ONE_PULSE_MSPINIT_CB_ID :
        htim->OnePulse_MspInitCallback     = pCallback;
 8009b5c:	68fb      	ldr	r3, [r7, #12]
 8009b5e:	687a      	ldr	r2, [r7, #4]
 8009b60:	66da      	str	r2, [r3, #108]	@ 0x6c
        break;
 8009b62:	e019      	b.n	8009b98 <HAL_TIM_RegisterCallback+0x278>

      case HAL_TIM_ONE_PULSE_MSPDEINIT_CB_ID :
        htim->OnePulse_MspDeInitCallback   = pCallback;
 8009b64:	68fb      	ldr	r3, [r7, #12]
 8009b66:	687a      	ldr	r2, [r7, #4]
 8009b68:	671a      	str	r2, [r3, #112]	@ 0x70
        break;
 8009b6a:	e015      	b.n	8009b98 <HAL_TIM_RegisterCallback+0x278>

      case HAL_TIM_ENCODER_MSPINIT_CB_ID :
        htim->Encoder_MspInitCallback      = pCallback;
 8009b6c:	68fb      	ldr	r3, [r7, #12]
 8009b6e:	687a      	ldr	r2, [r7, #4]
 8009b70:	675a      	str	r2, [r3, #116]	@ 0x74
        break;
 8009b72:	e011      	b.n	8009b98 <HAL_TIM_RegisterCallback+0x278>

      case HAL_TIM_ENCODER_MSPDEINIT_CB_ID :
        htim->Encoder_MspDeInitCallback    = pCallback;
 8009b74:	68fb      	ldr	r3, [r7, #12]
 8009b76:	687a      	ldr	r2, [r7, #4]
 8009b78:	679a      	str	r2, [r3, #120]	@ 0x78
        break;
 8009b7a:	e00d      	b.n	8009b98 <HAL_TIM_RegisterCallback+0x278>

      case HAL_TIM_HALL_SENSOR_MSPINIT_CB_ID :
        htim->HallSensor_MspInitCallback   = pCallback;
 8009b7c:	68fb      	ldr	r3, [r7, #12]
 8009b7e:	687a      	ldr	r2, [r7, #4]
 8009b80:	67da      	str	r2, [r3, #124]	@ 0x7c
        break;
 8009b82:	e009      	b.n	8009b98 <HAL_TIM_RegisterCallback+0x278>

      case HAL_TIM_HALL_SENSOR_MSPDEINIT_CB_ID :
        htim->HallSensor_MspDeInitCallback = pCallback;
 8009b84:	68fb      	ldr	r3, [r7, #12]
 8009b86:	687a      	ldr	r2, [r7, #4]
 8009b88:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
        break;
 8009b8c:	e004      	b.n	8009b98 <HAL_TIM_RegisterCallback+0x278>

      default :
        /* Return error status */
        status = HAL_ERROR;
 8009b8e:	2301      	movs	r3, #1
 8009b90:	75fb      	strb	r3, [r7, #23]
        break;
 8009b92:	e001      	b.n	8009b98 <HAL_TIM_RegisterCallback+0x278>
    }
  }
  else
  {
    /* Return error status */
    status = HAL_ERROR;
 8009b94:	2301      	movs	r3, #1
 8009b96:	75fb      	strb	r3, [r7, #23]
  }

  return status;
 8009b98:	7dfb      	ldrb	r3, [r7, #23]
}
 8009b9a:	4618      	mov	r0, r3
 8009b9c:	371c      	adds	r7, #28
 8009b9e:	46bd      	mov	sp, r7
 8009ba0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ba4:	4770      	bx	lr
 8009ba6:	bf00      	nop

08009ba8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8009ba8:	b480      	push	{r7}
 8009baa:	b085      	sub	sp, #20
 8009bac:	af00      	add	r7, sp, #0
 8009bae:	6078      	str	r0, [r7, #4]
 8009bb0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8009bb2:	687b      	ldr	r3, [r7, #4]
 8009bb4:	681b      	ldr	r3, [r3, #0]
 8009bb6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8009bb8:	687b      	ldr	r3, [r7, #4]
 8009bba:	4a46      	ldr	r2, [pc, #280]	@ (8009cd4 <TIM_Base_SetConfig+0x12c>)
 8009bbc:	4293      	cmp	r3, r2
 8009bbe:	d013      	beq.n	8009be8 <TIM_Base_SetConfig+0x40>
 8009bc0:	687b      	ldr	r3, [r7, #4]
 8009bc2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009bc6:	d00f      	beq.n	8009be8 <TIM_Base_SetConfig+0x40>
 8009bc8:	687b      	ldr	r3, [r7, #4]
 8009bca:	4a43      	ldr	r2, [pc, #268]	@ (8009cd8 <TIM_Base_SetConfig+0x130>)
 8009bcc:	4293      	cmp	r3, r2
 8009bce:	d00b      	beq.n	8009be8 <TIM_Base_SetConfig+0x40>
 8009bd0:	687b      	ldr	r3, [r7, #4]
 8009bd2:	4a42      	ldr	r2, [pc, #264]	@ (8009cdc <TIM_Base_SetConfig+0x134>)
 8009bd4:	4293      	cmp	r3, r2
 8009bd6:	d007      	beq.n	8009be8 <TIM_Base_SetConfig+0x40>
 8009bd8:	687b      	ldr	r3, [r7, #4]
 8009bda:	4a41      	ldr	r2, [pc, #260]	@ (8009ce0 <TIM_Base_SetConfig+0x138>)
 8009bdc:	4293      	cmp	r3, r2
 8009bde:	d003      	beq.n	8009be8 <TIM_Base_SetConfig+0x40>
 8009be0:	687b      	ldr	r3, [r7, #4]
 8009be2:	4a40      	ldr	r2, [pc, #256]	@ (8009ce4 <TIM_Base_SetConfig+0x13c>)
 8009be4:	4293      	cmp	r3, r2
 8009be6:	d108      	bne.n	8009bfa <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8009be8:	68fb      	ldr	r3, [r7, #12]
 8009bea:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8009bee:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8009bf0:	683b      	ldr	r3, [r7, #0]
 8009bf2:	685b      	ldr	r3, [r3, #4]
 8009bf4:	68fa      	ldr	r2, [r7, #12]
 8009bf6:	4313      	orrs	r3, r2
 8009bf8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8009bfa:	687b      	ldr	r3, [r7, #4]
 8009bfc:	4a35      	ldr	r2, [pc, #212]	@ (8009cd4 <TIM_Base_SetConfig+0x12c>)
 8009bfe:	4293      	cmp	r3, r2
 8009c00:	d01f      	beq.n	8009c42 <TIM_Base_SetConfig+0x9a>
 8009c02:	687b      	ldr	r3, [r7, #4]
 8009c04:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009c08:	d01b      	beq.n	8009c42 <TIM_Base_SetConfig+0x9a>
 8009c0a:	687b      	ldr	r3, [r7, #4]
 8009c0c:	4a32      	ldr	r2, [pc, #200]	@ (8009cd8 <TIM_Base_SetConfig+0x130>)
 8009c0e:	4293      	cmp	r3, r2
 8009c10:	d017      	beq.n	8009c42 <TIM_Base_SetConfig+0x9a>
 8009c12:	687b      	ldr	r3, [r7, #4]
 8009c14:	4a31      	ldr	r2, [pc, #196]	@ (8009cdc <TIM_Base_SetConfig+0x134>)
 8009c16:	4293      	cmp	r3, r2
 8009c18:	d013      	beq.n	8009c42 <TIM_Base_SetConfig+0x9a>
 8009c1a:	687b      	ldr	r3, [r7, #4]
 8009c1c:	4a30      	ldr	r2, [pc, #192]	@ (8009ce0 <TIM_Base_SetConfig+0x138>)
 8009c1e:	4293      	cmp	r3, r2
 8009c20:	d00f      	beq.n	8009c42 <TIM_Base_SetConfig+0x9a>
 8009c22:	687b      	ldr	r3, [r7, #4]
 8009c24:	4a2f      	ldr	r2, [pc, #188]	@ (8009ce4 <TIM_Base_SetConfig+0x13c>)
 8009c26:	4293      	cmp	r3, r2
 8009c28:	d00b      	beq.n	8009c42 <TIM_Base_SetConfig+0x9a>
 8009c2a:	687b      	ldr	r3, [r7, #4]
 8009c2c:	4a2e      	ldr	r2, [pc, #184]	@ (8009ce8 <TIM_Base_SetConfig+0x140>)
 8009c2e:	4293      	cmp	r3, r2
 8009c30:	d007      	beq.n	8009c42 <TIM_Base_SetConfig+0x9a>
 8009c32:	687b      	ldr	r3, [r7, #4]
 8009c34:	4a2d      	ldr	r2, [pc, #180]	@ (8009cec <TIM_Base_SetConfig+0x144>)
 8009c36:	4293      	cmp	r3, r2
 8009c38:	d003      	beq.n	8009c42 <TIM_Base_SetConfig+0x9a>
 8009c3a:	687b      	ldr	r3, [r7, #4]
 8009c3c:	4a2c      	ldr	r2, [pc, #176]	@ (8009cf0 <TIM_Base_SetConfig+0x148>)
 8009c3e:	4293      	cmp	r3, r2
 8009c40:	d108      	bne.n	8009c54 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8009c42:	68fb      	ldr	r3, [r7, #12]
 8009c44:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8009c48:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8009c4a:	683b      	ldr	r3, [r7, #0]
 8009c4c:	68db      	ldr	r3, [r3, #12]
 8009c4e:	68fa      	ldr	r2, [r7, #12]
 8009c50:	4313      	orrs	r3, r2
 8009c52:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8009c54:	68fb      	ldr	r3, [r7, #12]
 8009c56:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8009c5a:	683b      	ldr	r3, [r7, #0]
 8009c5c:	695b      	ldr	r3, [r3, #20]
 8009c5e:	4313      	orrs	r3, r2
 8009c60:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8009c62:	687b      	ldr	r3, [r7, #4]
 8009c64:	68fa      	ldr	r2, [r7, #12]
 8009c66:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8009c68:	683b      	ldr	r3, [r7, #0]
 8009c6a:	689a      	ldr	r2, [r3, #8]
 8009c6c:	687b      	ldr	r3, [r7, #4]
 8009c6e:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8009c70:	683b      	ldr	r3, [r7, #0]
 8009c72:	681a      	ldr	r2, [r3, #0]
 8009c74:	687b      	ldr	r3, [r7, #4]
 8009c76:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8009c78:	687b      	ldr	r3, [r7, #4]
 8009c7a:	4a16      	ldr	r2, [pc, #88]	@ (8009cd4 <TIM_Base_SetConfig+0x12c>)
 8009c7c:	4293      	cmp	r3, r2
 8009c7e:	d00f      	beq.n	8009ca0 <TIM_Base_SetConfig+0xf8>
 8009c80:	687b      	ldr	r3, [r7, #4]
 8009c82:	4a18      	ldr	r2, [pc, #96]	@ (8009ce4 <TIM_Base_SetConfig+0x13c>)
 8009c84:	4293      	cmp	r3, r2
 8009c86:	d00b      	beq.n	8009ca0 <TIM_Base_SetConfig+0xf8>
 8009c88:	687b      	ldr	r3, [r7, #4]
 8009c8a:	4a17      	ldr	r2, [pc, #92]	@ (8009ce8 <TIM_Base_SetConfig+0x140>)
 8009c8c:	4293      	cmp	r3, r2
 8009c8e:	d007      	beq.n	8009ca0 <TIM_Base_SetConfig+0xf8>
 8009c90:	687b      	ldr	r3, [r7, #4]
 8009c92:	4a16      	ldr	r2, [pc, #88]	@ (8009cec <TIM_Base_SetConfig+0x144>)
 8009c94:	4293      	cmp	r3, r2
 8009c96:	d003      	beq.n	8009ca0 <TIM_Base_SetConfig+0xf8>
 8009c98:	687b      	ldr	r3, [r7, #4]
 8009c9a:	4a15      	ldr	r2, [pc, #84]	@ (8009cf0 <TIM_Base_SetConfig+0x148>)
 8009c9c:	4293      	cmp	r3, r2
 8009c9e:	d103      	bne.n	8009ca8 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8009ca0:	683b      	ldr	r3, [r7, #0]
 8009ca2:	691a      	ldr	r2, [r3, #16]
 8009ca4:	687b      	ldr	r3, [r7, #4]
 8009ca6:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8009ca8:	687b      	ldr	r3, [r7, #4]
 8009caa:	2201      	movs	r2, #1
 8009cac:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8009cae:	687b      	ldr	r3, [r7, #4]
 8009cb0:	691b      	ldr	r3, [r3, #16]
 8009cb2:	f003 0301 	and.w	r3, r3, #1
 8009cb6:	2b01      	cmp	r3, #1
 8009cb8:	d105      	bne.n	8009cc6 <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8009cba:	687b      	ldr	r3, [r7, #4]
 8009cbc:	691b      	ldr	r3, [r3, #16]
 8009cbe:	f023 0201 	bic.w	r2, r3, #1
 8009cc2:	687b      	ldr	r3, [r7, #4]
 8009cc4:	611a      	str	r2, [r3, #16]
  }
}
 8009cc6:	bf00      	nop
 8009cc8:	3714      	adds	r7, #20
 8009cca:	46bd      	mov	sp, r7
 8009ccc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009cd0:	4770      	bx	lr
 8009cd2:	bf00      	nop
 8009cd4:	40010000 	.word	0x40010000
 8009cd8:	40000400 	.word	0x40000400
 8009cdc:	40000800 	.word	0x40000800
 8009ce0:	40000c00 	.word	0x40000c00
 8009ce4:	40010400 	.word	0x40010400
 8009ce8:	40014000 	.word	0x40014000
 8009cec:	40014400 	.word	0x40014400
 8009cf0:	40014800 	.word	0x40014800

08009cf4 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8009cf4:	b480      	push	{r7}
 8009cf6:	b087      	sub	sp, #28
 8009cf8:	af00      	add	r7, sp, #0
 8009cfa:	6078      	str	r0, [r7, #4]
 8009cfc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009cfe:	687b      	ldr	r3, [r7, #4]
 8009d00:	6a1b      	ldr	r3, [r3, #32]
 8009d02:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8009d04:	687b      	ldr	r3, [r7, #4]
 8009d06:	6a1b      	ldr	r3, [r3, #32]
 8009d08:	f023 0201 	bic.w	r2, r3, #1
 8009d0c:	687b      	ldr	r3, [r7, #4]
 8009d0e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009d10:	687b      	ldr	r3, [r7, #4]
 8009d12:	685b      	ldr	r3, [r3, #4]
 8009d14:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8009d16:	687b      	ldr	r3, [r7, #4]
 8009d18:	699b      	ldr	r3, [r3, #24]
 8009d1a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8009d1c:	68fa      	ldr	r2, [r7, #12]
 8009d1e:	4b37      	ldr	r3, [pc, #220]	@ (8009dfc <TIM_OC1_SetConfig+0x108>)
 8009d20:	4013      	ands	r3, r2
 8009d22:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8009d24:	68fb      	ldr	r3, [r7, #12]
 8009d26:	f023 0303 	bic.w	r3, r3, #3
 8009d2a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8009d2c:	683b      	ldr	r3, [r7, #0]
 8009d2e:	681b      	ldr	r3, [r3, #0]
 8009d30:	68fa      	ldr	r2, [r7, #12]
 8009d32:	4313      	orrs	r3, r2
 8009d34:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8009d36:	697b      	ldr	r3, [r7, #20]
 8009d38:	f023 0302 	bic.w	r3, r3, #2
 8009d3c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8009d3e:	683b      	ldr	r3, [r7, #0]
 8009d40:	689b      	ldr	r3, [r3, #8]
 8009d42:	697a      	ldr	r2, [r7, #20]
 8009d44:	4313      	orrs	r3, r2
 8009d46:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8009d48:	687b      	ldr	r3, [r7, #4]
 8009d4a:	4a2d      	ldr	r2, [pc, #180]	@ (8009e00 <TIM_OC1_SetConfig+0x10c>)
 8009d4c:	4293      	cmp	r3, r2
 8009d4e:	d00f      	beq.n	8009d70 <TIM_OC1_SetConfig+0x7c>
 8009d50:	687b      	ldr	r3, [r7, #4]
 8009d52:	4a2c      	ldr	r2, [pc, #176]	@ (8009e04 <TIM_OC1_SetConfig+0x110>)
 8009d54:	4293      	cmp	r3, r2
 8009d56:	d00b      	beq.n	8009d70 <TIM_OC1_SetConfig+0x7c>
 8009d58:	687b      	ldr	r3, [r7, #4]
 8009d5a:	4a2b      	ldr	r2, [pc, #172]	@ (8009e08 <TIM_OC1_SetConfig+0x114>)
 8009d5c:	4293      	cmp	r3, r2
 8009d5e:	d007      	beq.n	8009d70 <TIM_OC1_SetConfig+0x7c>
 8009d60:	687b      	ldr	r3, [r7, #4]
 8009d62:	4a2a      	ldr	r2, [pc, #168]	@ (8009e0c <TIM_OC1_SetConfig+0x118>)
 8009d64:	4293      	cmp	r3, r2
 8009d66:	d003      	beq.n	8009d70 <TIM_OC1_SetConfig+0x7c>
 8009d68:	687b      	ldr	r3, [r7, #4]
 8009d6a:	4a29      	ldr	r2, [pc, #164]	@ (8009e10 <TIM_OC1_SetConfig+0x11c>)
 8009d6c:	4293      	cmp	r3, r2
 8009d6e:	d10c      	bne.n	8009d8a <TIM_OC1_SetConfig+0x96>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8009d70:	697b      	ldr	r3, [r7, #20]
 8009d72:	f023 0308 	bic.w	r3, r3, #8
 8009d76:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8009d78:	683b      	ldr	r3, [r7, #0]
 8009d7a:	68db      	ldr	r3, [r3, #12]
 8009d7c:	697a      	ldr	r2, [r7, #20]
 8009d7e:	4313      	orrs	r3, r2
 8009d80:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8009d82:	697b      	ldr	r3, [r7, #20]
 8009d84:	f023 0304 	bic.w	r3, r3, #4
 8009d88:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009d8a:	687b      	ldr	r3, [r7, #4]
 8009d8c:	4a1c      	ldr	r2, [pc, #112]	@ (8009e00 <TIM_OC1_SetConfig+0x10c>)
 8009d8e:	4293      	cmp	r3, r2
 8009d90:	d00f      	beq.n	8009db2 <TIM_OC1_SetConfig+0xbe>
 8009d92:	687b      	ldr	r3, [r7, #4]
 8009d94:	4a1b      	ldr	r2, [pc, #108]	@ (8009e04 <TIM_OC1_SetConfig+0x110>)
 8009d96:	4293      	cmp	r3, r2
 8009d98:	d00b      	beq.n	8009db2 <TIM_OC1_SetConfig+0xbe>
 8009d9a:	687b      	ldr	r3, [r7, #4]
 8009d9c:	4a1a      	ldr	r2, [pc, #104]	@ (8009e08 <TIM_OC1_SetConfig+0x114>)
 8009d9e:	4293      	cmp	r3, r2
 8009da0:	d007      	beq.n	8009db2 <TIM_OC1_SetConfig+0xbe>
 8009da2:	687b      	ldr	r3, [r7, #4]
 8009da4:	4a19      	ldr	r2, [pc, #100]	@ (8009e0c <TIM_OC1_SetConfig+0x118>)
 8009da6:	4293      	cmp	r3, r2
 8009da8:	d003      	beq.n	8009db2 <TIM_OC1_SetConfig+0xbe>
 8009daa:	687b      	ldr	r3, [r7, #4]
 8009dac:	4a18      	ldr	r2, [pc, #96]	@ (8009e10 <TIM_OC1_SetConfig+0x11c>)
 8009dae:	4293      	cmp	r3, r2
 8009db0:	d111      	bne.n	8009dd6 <TIM_OC1_SetConfig+0xe2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8009db2:	693b      	ldr	r3, [r7, #16]
 8009db4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8009db8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8009dba:	693b      	ldr	r3, [r7, #16]
 8009dbc:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8009dc0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8009dc2:	683b      	ldr	r3, [r7, #0]
 8009dc4:	695b      	ldr	r3, [r3, #20]
 8009dc6:	693a      	ldr	r2, [r7, #16]
 8009dc8:	4313      	orrs	r3, r2
 8009dca:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8009dcc:	683b      	ldr	r3, [r7, #0]
 8009dce:	699b      	ldr	r3, [r3, #24]
 8009dd0:	693a      	ldr	r2, [r7, #16]
 8009dd2:	4313      	orrs	r3, r2
 8009dd4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009dd6:	687b      	ldr	r3, [r7, #4]
 8009dd8:	693a      	ldr	r2, [r7, #16]
 8009dda:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8009ddc:	687b      	ldr	r3, [r7, #4]
 8009dde:	68fa      	ldr	r2, [r7, #12]
 8009de0:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8009de2:	683b      	ldr	r3, [r7, #0]
 8009de4:	685a      	ldr	r2, [r3, #4]
 8009de6:	687b      	ldr	r3, [r7, #4]
 8009de8:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009dea:	687b      	ldr	r3, [r7, #4]
 8009dec:	697a      	ldr	r2, [r7, #20]
 8009dee:	621a      	str	r2, [r3, #32]
}
 8009df0:	bf00      	nop
 8009df2:	371c      	adds	r7, #28
 8009df4:	46bd      	mov	sp, r7
 8009df6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009dfa:	4770      	bx	lr
 8009dfc:	fffeff8f 	.word	0xfffeff8f
 8009e00:	40010000 	.word	0x40010000
 8009e04:	40010400 	.word	0x40010400
 8009e08:	40014000 	.word	0x40014000
 8009e0c:	40014400 	.word	0x40014400
 8009e10:	40014800 	.word	0x40014800

08009e14 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8009e14:	b480      	push	{r7}
 8009e16:	b087      	sub	sp, #28
 8009e18:	af00      	add	r7, sp, #0
 8009e1a:	6078      	str	r0, [r7, #4]
 8009e1c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009e1e:	687b      	ldr	r3, [r7, #4]
 8009e20:	6a1b      	ldr	r3, [r3, #32]
 8009e22:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8009e24:	687b      	ldr	r3, [r7, #4]
 8009e26:	6a1b      	ldr	r3, [r3, #32]
 8009e28:	f023 0210 	bic.w	r2, r3, #16
 8009e2c:	687b      	ldr	r3, [r7, #4]
 8009e2e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009e30:	687b      	ldr	r3, [r7, #4]
 8009e32:	685b      	ldr	r3, [r3, #4]
 8009e34:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8009e36:	687b      	ldr	r3, [r7, #4]
 8009e38:	699b      	ldr	r3, [r3, #24]
 8009e3a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8009e3c:	68fa      	ldr	r2, [r7, #12]
 8009e3e:	4b34      	ldr	r3, [pc, #208]	@ (8009f10 <TIM_OC2_SetConfig+0xfc>)
 8009e40:	4013      	ands	r3, r2
 8009e42:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8009e44:	68fb      	ldr	r3, [r7, #12]
 8009e46:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8009e4a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8009e4c:	683b      	ldr	r3, [r7, #0]
 8009e4e:	681b      	ldr	r3, [r3, #0]
 8009e50:	021b      	lsls	r3, r3, #8
 8009e52:	68fa      	ldr	r2, [r7, #12]
 8009e54:	4313      	orrs	r3, r2
 8009e56:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8009e58:	697b      	ldr	r3, [r7, #20]
 8009e5a:	f023 0320 	bic.w	r3, r3, #32
 8009e5e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8009e60:	683b      	ldr	r3, [r7, #0]
 8009e62:	689b      	ldr	r3, [r3, #8]
 8009e64:	011b      	lsls	r3, r3, #4
 8009e66:	697a      	ldr	r2, [r7, #20]
 8009e68:	4313      	orrs	r3, r2
 8009e6a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8009e6c:	687b      	ldr	r3, [r7, #4]
 8009e6e:	4a29      	ldr	r2, [pc, #164]	@ (8009f14 <TIM_OC2_SetConfig+0x100>)
 8009e70:	4293      	cmp	r3, r2
 8009e72:	d003      	beq.n	8009e7c <TIM_OC2_SetConfig+0x68>
 8009e74:	687b      	ldr	r3, [r7, #4]
 8009e76:	4a28      	ldr	r2, [pc, #160]	@ (8009f18 <TIM_OC2_SetConfig+0x104>)
 8009e78:	4293      	cmp	r3, r2
 8009e7a:	d10d      	bne.n	8009e98 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8009e7c:	697b      	ldr	r3, [r7, #20]
 8009e7e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8009e82:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8009e84:	683b      	ldr	r3, [r7, #0]
 8009e86:	68db      	ldr	r3, [r3, #12]
 8009e88:	011b      	lsls	r3, r3, #4
 8009e8a:	697a      	ldr	r2, [r7, #20]
 8009e8c:	4313      	orrs	r3, r2
 8009e8e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8009e90:	697b      	ldr	r3, [r7, #20]
 8009e92:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8009e96:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009e98:	687b      	ldr	r3, [r7, #4]
 8009e9a:	4a1e      	ldr	r2, [pc, #120]	@ (8009f14 <TIM_OC2_SetConfig+0x100>)
 8009e9c:	4293      	cmp	r3, r2
 8009e9e:	d00f      	beq.n	8009ec0 <TIM_OC2_SetConfig+0xac>
 8009ea0:	687b      	ldr	r3, [r7, #4]
 8009ea2:	4a1d      	ldr	r2, [pc, #116]	@ (8009f18 <TIM_OC2_SetConfig+0x104>)
 8009ea4:	4293      	cmp	r3, r2
 8009ea6:	d00b      	beq.n	8009ec0 <TIM_OC2_SetConfig+0xac>
 8009ea8:	687b      	ldr	r3, [r7, #4]
 8009eaa:	4a1c      	ldr	r2, [pc, #112]	@ (8009f1c <TIM_OC2_SetConfig+0x108>)
 8009eac:	4293      	cmp	r3, r2
 8009eae:	d007      	beq.n	8009ec0 <TIM_OC2_SetConfig+0xac>
 8009eb0:	687b      	ldr	r3, [r7, #4]
 8009eb2:	4a1b      	ldr	r2, [pc, #108]	@ (8009f20 <TIM_OC2_SetConfig+0x10c>)
 8009eb4:	4293      	cmp	r3, r2
 8009eb6:	d003      	beq.n	8009ec0 <TIM_OC2_SetConfig+0xac>
 8009eb8:	687b      	ldr	r3, [r7, #4]
 8009eba:	4a1a      	ldr	r2, [pc, #104]	@ (8009f24 <TIM_OC2_SetConfig+0x110>)
 8009ebc:	4293      	cmp	r3, r2
 8009ebe:	d113      	bne.n	8009ee8 <TIM_OC2_SetConfig+0xd4>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8009ec0:	693b      	ldr	r3, [r7, #16]
 8009ec2:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8009ec6:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8009ec8:	693b      	ldr	r3, [r7, #16]
 8009eca:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8009ece:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8009ed0:	683b      	ldr	r3, [r7, #0]
 8009ed2:	695b      	ldr	r3, [r3, #20]
 8009ed4:	009b      	lsls	r3, r3, #2
 8009ed6:	693a      	ldr	r2, [r7, #16]
 8009ed8:	4313      	orrs	r3, r2
 8009eda:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8009edc:	683b      	ldr	r3, [r7, #0]
 8009ede:	699b      	ldr	r3, [r3, #24]
 8009ee0:	009b      	lsls	r3, r3, #2
 8009ee2:	693a      	ldr	r2, [r7, #16]
 8009ee4:	4313      	orrs	r3, r2
 8009ee6:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009ee8:	687b      	ldr	r3, [r7, #4]
 8009eea:	693a      	ldr	r2, [r7, #16]
 8009eec:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8009eee:	687b      	ldr	r3, [r7, #4]
 8009ef0:	68fa      	ldr	r2, [r7, #12]
 8009ef2:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8009ef4:	683b      	ldr	r3, [r7, #0]
 8009ef6:	685a      	ldr	r2, [r3, #4]
 8009ef8:	687b      	ldr	r3, [r7, #4]
 8009efa:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009efc:	687b      	ldr	r3, [r7, #4]
 8009efe:	697a      	ldr	r2, [r7, #20]
 8009f00:	621a      	str	r2, [r3, #32]
}
 8009f02:	bf00      	nop
 8009f04:	371c      	adds	r7, #28
 8009f06:	46bd      	mov	sp, r7
 8009f08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f0c:	4770      	bx	lr
 8009f0e:	bf00      	nop
 8009f10:	feff8fff 	.word	0xfeff8fff
 8009f14:	40010000 	.word	0x40010000
 8009f18:	40010400 	.word	0x40010400
 8009f1c:	40014000 	.word	0x40014000
 8009f20:	40014400 	.word	0x40014400
 8009f24:	40014800 	.word	0x40014800

08009f28 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8009f28:	b480      	push	{r7}
 8009f2a:	b087      	sub	sp, #28
 8009f2c:	af00      	add	r7, sp, #0
 8009f2e:	6078      	str	r0, [r7, #4]
 8009f30:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009f32:	687b      	ldr	r3, [r7, #4]
 8009f34:	6a1b      	ldr	r3, [r3, #32]
 8009f36:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8009f38:	687b      	ldr	r3, [r7, #4]
 8009f3a:	6a1b      	ldr	r3, [r3, #32]
 8009f3c:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8009f40:	687b      	ldr	r3, [r7, #4]
 8009f42:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009f44:	687b      	ldr	r3, [r7, #4]
 8009f46:	685b      	ldr	r3, [r3, #4]
 8009f48:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8009f4a:	687b      	ldr	r3, [r7, #4]
 8009f4c:	69db      	ldr	r3, [r3, #28]
 8009f4e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8009f50:	68fa      	ldr	r2, [r7, #12]
 8009f52:	4b33      	ldr	r3, [pc, #204]	@ (800a020 <TIM_OC3_SetConfig+0xf8>)
 8009f54:	4013      	ands	r3, r2
 8009f56:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8009f58:	68fb      	ldr	r3, [r7, #12]
 8009f5a:	f023 0303 	bic.w	r3, r3, #3
 8009f5e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8009f60:	683b      	ldr	r3, [r7, #0]
 8009f62:	681b      	ldr	r3, [r3, #0]
 8009f64:	68fa      	ldr	r2, [r7, #12]
 8009f66:	4313      	orrs	r3, r2
 8009f68:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8009f6a:	697b      	ldr	r3, [r7, #20]
 8009f6c:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8009f70:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8009f72:	683b      	ldr	r3, [r7, #0]
 8009f74:	689b      	ldr	r3, [r3, #8]
 8009f76:	021b      	lsls	r3, r3, #8
 8009f78:	697a      	ldr	r2, [r7, #20]
 8009f7a:	4313      	orrs	r3, r2
 8009f7c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8009f7e:	687b      	ldr	r3, [r7, #4]
 8009f80:	4a28      	ldr	r2, [pc, #160]	@ (800a024 <TIM_OC3_SetConfig+0xfc>)
 8009f82:	4293      	cmp	r3, r2
 8009f84:	d003      	beq.n	8009f8e <TIM_OC3_SetConfig+0x66>
 8009f86:	687b      	ldr	r3, [r7, #4]
 8009f88:	4a27      	ldr	r2, [pc, #156]	@ (800a028 <TIM_OC3_SetConfig+0x100>)
 8009f8a:	4293      	cmp	r3, r2
 8009f8c:	d10d      	bne.n	8009faa <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8009f8e:	697b      	ldr	r3, [r7, #20]
 8009f90:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8009f94:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8009f96:	683b      	ldr	r3, [r7, #0]
 8009f98:	68db      	ldr	r3, [r3, #12]
 8009f9a:	021b      	lsls	r3, r3, #8
 8009f9c:	697a      	ldr	r2, [r7, #20]
 8009f9e:	4313      	orrs	r3, r2
 8009fa0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8009fa2:	697b      	ldr	r3, [r7, #20]
 8009fa4:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8009fa8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009faa:	687b      	ldr	r3, [r7, #4]
 8009fac:	4a1d      	ldr	r2, [pc, #116]	@ (800a024 <TIM_OC3_SetConfig+0xfc>)
 8009fae:	4293      	cmp	r3, r2
 8009fb0:	d00f      	beq.n	8009fd2 <TIM_OC3_SetConfig+0xaa>
 8009fb2:	687b      	ldr	r3, [r7, #4]
 8009fb4:	4a1c      	ldr	r2, [pc, #112]	@ (800a028 <TIM_OC3_SetConfig+0x100>)
 8009fb6:	4293      	cmp	r3, r2
 8009fb8:	d00b      	beq.n	8009fd2 <TIM_OC3_SetConfig+0xaa>
 8009fba:	687b      	ldr	r3, [r7, #4]
 8009fbc:	4a1b      	ldr	r2, [pc, #108]	@ (800a02c <TIM_OC3_SetConfig+0x104>)
 8009fbe:	4293      	cmp	r3, r2
 8009fc0:	d007      	beq.n	8009fd2 <TIM_OC3_SetConfig+0xaa>
 8009fc2:	687b      	ldr	r3, [r7, #4]
 8009fc4:	4a1a      	ldr	r2, [pc, #104]	@ (800a030 <TIM_OC3_SetConfig+0x108>)
 8009fc6:	4293      	cmp	r3, r2
 8009fc8:	d003      	beq.n	8009fd2 <TIM_OC3_SetConfig+0xaa>
 8009fca:	687b      	ldr	r3, [r7, #4]
 8009fcc:	4a19      	ldr	r2, [pc, #100]	@ (800a034 <TIM_OC3_SetConfig+0x10c>)
 8009fce:	4293      	cmp	r3, r2
 8009fd0:	d113      	bne.n	8009ffa <TIM_OC3_SetConfig+0xd2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8009fd2:	693b      	ldr	r3, [r7, #16]
 8009fd4:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8009fd8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8009fda:	693b      	ldr	r3, [r7, #16]
 8009fdc:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8009fe0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8009fe2:	683b      	ldr	r3, [r7, #0]
 8009fe4:	695b      	ldr	r3, [r3, #20]
 8009fe6:	011b      	lsls	r3, r3, #4
 8009fe8:	693a      	ldr	r2, [r7, #16]
 8009fea:	4313      	orrs	r3, r2
 8009fec:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8009fee:	683b      	ldr	r3, [r7, #0]
 8009ff0:	699b      	ldr	r3, [r3, #24]
 8009ff2:	011b      	lsls	r3, r3, #4
 8009ff4:	693a      	ldr	r2, [r7, #16]
 8009ff6:	4313      	orrs	r3, r2
 8009ff8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009ffa:	687b      	ldr	r3, [r7, #4]
 8009ffc:	693a      	ldr	r2, [r7, #16]
 8009ffe:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800a000:	687b      	ldr	r3, [r7, #4]
 800a002:	68fa      	ldr	r2, [r7, #12]
 800a004:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800a006:	683b      	ldr	r3, [r7, #0]
 800a008:	685a      	ldr	r2, [r3, #4]
 800a00a:	687b      	ldr	r3, [r7, #4]
 800a00c:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800a00e:	687b      	ldr	r3, [r7, #4]
 800a010:	697a      	ldr	r2, [r7, #20]
 800a012:	621a      	str	r2, [r3, #32]
}
 800a014:	bf00      	nop
 800a016:	371c      	adds	r7, #28
 800a018:	46bd      	mov	sp, r7
 800a01a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a01e:	4770      	bx	lr
 800a020:	fffeff8f 	.word	0xfffeff8f
 800a024:	40010000 	.word	0x40010000
 800a028:	40010400 	.word	0x40010400
 800a02c:	40014000 	.word	0x40014000
 800a030:	40014400 	.word	0x40014400
 800a034:	40014800 	.word	0x40014800

0800a038 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800a038:	b480      	push	{r7}
 800a03a:	b087      	sub	sp, #28
 800a03c:	af00      	add	r7, sp, #0
 800a03e:	6078      	str	r0, [r7, #4]
 800a040:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800a042:	687b      	ldr	r3, [r7, #4]
 800a044:	6a1b      	ldr	r3, [r3, #32]
 800a046:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800a048:	687b      	ldr	r3, [r7, #4]
 800a04a:	6a1b      	ldr	r3, [r3, #32]
 800a04c:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800a050:	687b      	ldr	r3, [r7, #4]
 800a052:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800a054:	687b      	ldr	r3, [r7, #4]
 800a056:	685b      	ldr	r3, [r3, #4]
 800a058:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800a05a:	687b      	ldr	r3, [r7, #4]
 800a05c:	69db      	ldr	r3, [r3, #28]
 800a05e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800a060:	68fa      	ldr	r2, [r7, #12]
 800a062:	4b24      	ldr	r3, [pc, #144]	@ (800a0f4 <TIM_OC4_SetConfig+0xbc>)
 800a064:	4013      	ands	r3, r2
 800a066:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800a068:	68fb      	ldr	r3, [r7, #12]
 800a06a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800a06e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800a070:	683b      	ldr	r3, [r7, #0]
 800a072:	681b      	ldr	r3, [r3, #0]
 800a074:	021b      	lsls	r3, r3, #8
 800a076:	68fa      	ldr	r2, [r7, #12]
 800a078:	4313      	orrs	r3, r2
 800a07a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800a07c:	693b      	ldr	r3, [r7, #16]
 800a07e:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800a082:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800a084:	683b      	ldr	r3, [r7, #0]
 800a086:	689b      	ldr	r3, [r3, #8]
 800a088:	031b      	lsls	r3, r3, #12
 800a08a:	693a      	ldr	r2, [r7, #16]
 800a08c:	4313      	orrs	r3, r2
 800a08e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800a090:	687b      	ldr	r3, [r7, #4]
 800a092:	4a19      	ldr	r2, [pc, #100]	@ (800a0f8 <TIM_OC4_SetConfig+0xc0>)
 800a094:	4293      	cmp	r3, r2
 800a096:	d00f      	beq.n	800a0b8 <TIM_OC4_SetConfig+0x80>
 800a098:	687b      	ldr	r3, [r7, #4]
 800a09a:	4a18      	ldr	r2, [pc, #96]	@ (800a0fc <TIM_OC4_SetConfig+0xc4>)
 800a09c:	4293      	cmp	r3, r2
 800a09e:	d00b      	beq.n	800a0b8 <TIM_OC4_SetConfig+0x80>
 800a0a0:	687b      	ldr	r3, [r7, #4]
 800a0a2:	4a17      	ldr	r2, [pc, #92]	@ (800a100 <TIM_OC4_SetConfig+0xc8>)
 800a0a4:	4293      	cmp	r3, r2
 800a0a6:	d007      	beq.n	800a0b8 <TIM_OC4_SetConfig+0x80>
 800a0a8:	687b      	ldr	r3, [r7, #4]
 800a0aa:	4a16      	ldr	r2, [pc, #88]	@ (800a104 <TIM_OC4_SetConfig+0xcc>)
 800a0ac:	4293      	cmp	r3, r2
 800a0ae:	d003      	beq.n	800a0b8 <TIM_OC4_SetConfig+0x80>
 800a0b0:	687b      	ldr	r3, [r7, #4]
 800a0b2:	4a15      	ldr	r2, [pc, #84]	@ (800a108 <TIM_OC4_SetConfig+0xd0>)
 800a0b4:	4293      	cmp	r3, r2
 800a0b6:	d109      	bne.n	800a0cc <TIM_OC4_SetConfig+0x94>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800a0b8:	697b      	ldr	r3, [r7, #20]
 800a0ba:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800a0be:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800a0c0:	683b      	ldr	r3, [r7, #0]
 800a0c2:	695b      	ldr	r3, [r3, #20]
 800a0c4:	019b      	lsls	r3, r3, #6
 800a0c6:	697a      	ldr	r2, [r7, #20]
 800a0c8:	4313      	orrs	r3, r2
 800a0ca:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800a0cc:	687b      	ldr	r3, [r7, #4]
 800a0ce:	697a      	ldr	r2, [r7, #20]
 800a0d0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800a0d2:	687b      	ldr	r3, [r7, #4]
 800a0d4:	68fa      	ldr	r2, [r7, #12]
 800a0d6:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800a0d8:	683b      	ldr	r3, [r7, #0]
 800a0da:	685a      	ldr	r2, [r3, #4]
 800a0dc:	687b      	ldr	r3, [r7, #4]
 800a0de:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800a0e0:	687b      	ldr	r3, [r7, #4]
 800a0e2:	693a      	ldr	r2, [r7, #16]
 800a0e4:	621a      	str	r2, [r3, #32]
}
 800a0e6:	bf00      	nop
 800a0e8:	371c      	adds	r7, #28
 800a0ea:	46bd      	mov	sp, r7
 800a0ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a0f0:	4770      	bx	lr
 800a0f2:	bf00      	nop
 800a0f4:	feff8fff 	.word	0xfeff8fff
 800a0f8:	40010000 	.word	0x40010000
 800a0fc:	40010400 	.word	0x40010400
 800a100:	40014000 	.word	0x40014000
 800a104:	40014400 	.word	0x40014400
 800a108:	40014800 	.word	0x40014800

0800a10c <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800a10c:	b480      	push	{r7}
 800a10e:	b087      	sub	sp, #28
 800a110:	af00      	add	r7, sp, #0
 800a112:	6078      	str	r0, [r7, #4]
 800a114:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800a116:	687b      	ldr	r3, [r7, #4]
 800a118:	6a1b      	ldr	r3, [r3, #32]
 800a11a:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800a11c:	687b      	ldr	r3, [r7, #4]
 800a11e:	6a1b      	ldr	r3, [r3, #32]
 800a120:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800a124:	687b      	ldr	r3, [r7, #4]
 800a126:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800a128:	687b      	ldr	r3, [r7, #4]
 800a12a:	685b      	ldr	r3, [r3, #4]
 800a12c:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800a12e:	687b      	ldr	r3, [r7, #4]
 800a130:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a132:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 800a134:	68fa      	ldr	r2, [r7, #12]
 800a136:	4b21      	ldr	r3, [pc, #132]	@ (800a1bc <TIM_OC5_SetConfig+0xb0>)
 800a138:	4013      	ands	r3, r2
 800a13a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800a13c:	683b      	ldr	r3, [r7, #0]
 800a13e:	681b      	ldr	r3, [r3, #0]
 800a140:	68fa      	ldr	r2, [r7, #12]
 800a142:	4313      	orrs	r3, r2
 800a144:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 800a146:	693b      	ldr	r3, [r7, #16]
 800a148:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 800a14c:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800a14e:	683b      	ldr	r3, [r7, #0]
 800a150:	689b      	ldr	r3, [r3, #8]
 800a152:	041b      	lsls	r3, r3, #16
 800a154:	693a      	ldr	r2, [r7, #16]
 800a156:	4313      	orrs	r3, r2
 800a158:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800a15a:	687b      	ldr	r3, [r7, #4]
 800a15c:	4a18      	ldr	r2, [pc, #96]	@ (800a1c0 <TIM_OC5_SetConfig+0xb4>)
 800a15e:	4293      	cmp	r3, r2
 800a160:	d00f      	beq.n	800a182 <TIM_OC5_SetConfig+0x76>
 800a162:	687b      	ldr	r3, [r7, #4]
 800a164:	4a17      	ldr	r2, [pc, #92]	@ (800a1c4 <TIM_OC5_SetConfig+0xb8>)
 800a166:	4293      	cmp	r3, r2
 800a168:	d00b      	beq.n	800a182 <TIM_OC5_SetConfig+0x76>
 800a16a:	687b      	ldr	r3, [r7, #4]
 800a16c:	4a16      	ldr	r2, [pc, #88]	@ (800a1c8 <TIM_OC5_SetConfig+0xbc>)
 800a16e:	4293      	cmp	r3, r2
 800a170:	d007      	beq.n	800a182 <TIM_OC5_SetConfig+0x76>
 800a172:	687b      	ldr	r3, [r7, #4]
 800a174:	4a15      	ldr	r2, [pc, #84]	@ (800a1cc <TIM_OC5_SetConfig+0xc0>)
 800a176:	4293      	cmp	r3, r2
 800a178:	d003      	beq.n	800a182 <TIM_OC5_SetConfig+0x76>
 800a17a:	687b      	ldr	r3, [r7, #4]
 800a17c:	4a14      	ldr	r2, [pc, #80]	@ (800a1d0 <TIM_OC5_SetConfig+0xc4>)
 800a17e:	4293      	cmp	r3, r2
 800a180:	d109      	bne.n	800a196 <TIM_OC5_SetConfig+0x8a>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800a182:	697b      	ldr	r3, [r7, #20]
 800a184:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800a188:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800a18a:	683b      	ldr	r3, [r7, #0]
 800a18c:	695b      	ldr	r3, [r3, #20]
 800a18e:	021b      	lsls	r3, r3, #8
 800a190:	697a      	ldr	r2, [r7, #20]
 800a192:	4313      	orrs	r3, r2
 800a194:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800a196:	687b      	ldr	r3, [r7, #4]
 800a198:	697a      	ldr	r2, [r7, #20]
 800a19a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800a19c:	687b      	ldr	r3, [r7, #4]
 800a19e:	68fa      	ldr	r2, [r7, #12]
 800a1a0:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800a1a2:	683b      	ldr	r3, [r7, #0]
 800a1a4:	685a      	ldr	r2, [r3, #4]
 800a1a6:	687b      	ldr	r3, [r7, #4]
 800a1a8:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800a1aa:	687b      	ldr	r3, [r7, #4]
 800a1ac:	693a      	ldr	r2, [r7, #16]
 800a1ae:	621a      	str	r2, [r3, #32]
}
 800a1b0:	bf00      	nop
 800a1b2:	371c      	adds	r7, #28
 800a1b4:	46bd      	mov	sp, r7
 800a1b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a1ba:	4770      	bx	lr
 800a1bc:	fffeff8f 	.word	0xfffeff8f
 800a1c0:	40010000 	.word	0x40010000
 800a1c4:	40010400 	.word	0x40010400
 800a1c8:	40014000 	.word	0x40014000
 800a1cc:	40014400 	.word	0x40014400
 800a1d0:	40014800 	.word	0x40014800

0800a1d4 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800a1d4:	b480      	push	{r7}
 800a1d6:	b087      	sub	sp, #28
 800a1d8:	af00      	add	r7, sp, #0
 800a1da:	6078      	str	r0, [r7, #4]
 800a1dc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800a1de:	687b      	ldr	r3, [r7, #4]
 800a1e0:	6a1b      	ldr	r3, [r3, #32]
 800a1e2:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800a1e4:	687b      	ldr	r3, [r7, #4]
 800a1e6:	6a1b      	ldr	r3, [r3, #32]
 800a1e8:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 800a1ec:	687b      	ldr	r3, [r7, #4]
 800a1ee:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800a1f0:	687b      	ldr	r3, [r7, #4]
 800a1f2:	685b      	ldr	r3, [r3, #4]
 800a1f4:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800a1f6:	687b      	ldr	r3, [r7, #4]
 800a1f8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a1fa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 800a1fc:	68fa      	ldr	r2, [r7, #12]
 800a1fe:	4b22      	ldr	r3, [pc, #136]	@ (800a288 <TIM_OC6_SetConfig+0xb4>)
 800a200:	4013      	ands	r3, r2
 800a202:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800a204:	683b      	ldr	r3, [r7, #0]
 800a206:	681b      	ldr	r3, [r3, #0]
 800a208:	021b      	lsls	r3, r3, #8
 800a20a:	68fa      	ldr	r2, [r7, #12]
 800a20c:	4313      	orrs	r3, r2
 800a20e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 800a210:	693b      	ldr	r3, [r7, #16]
 800a212:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800a216:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 800a218:	683b      	ldr	r3, [r7, #0]
 800a21a:	689b      	ldr	r3, [r3, #8]
 800a21c:	051b      	lsls	r3, r3, #20
 800a21e:	693a      	ldr	r2, [r7, #16]
 800a220:	4313      	orrs	r3, r2
 800a222:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800a224:	687b      	ldr	r3, [r7, #4]
 800a226:	4a19      	ldr	r2, [pc, #100]	@ (800a28c <TIM_OC6_SetConfig+0xb8>)
 800a228:	4293      	cmp	r3, r2
 800a22a:	d00f      	beq.n	800a24c <TIM_OC6_SetConfig+0x78>
 800a22c:	687b      	ldr	r3, [r7, #4]
 800a22e:	4a18      	ldr	r2, [pc, #96]	@ (800a290 <TIM_OC6_SetConfig+0xbc>)
 800a230:	4293      	cmp	r3, r2
 800a232:	d00b      	beq.n	800a24c <TIM_OC6_SetConfig+0x78>
 800a234:	687b      	ldr	r3, [r7, #4]
 800a236:	4a17      	ldr	r2, [pc, #92]	@ (800a294 <TIM_OC6_SetConfig+0xc0>)
 800a238:	4293      	cmp	r3, r2
 800a23a:	d007      	beq.n	800a24c <TIM_OC6_SetConfig+0x78>
 800a23c:	687b      	ldr	r3, [r7, #4]
 800a23e:	4a16      	ldr	r2, [pc, #88]	@ (800a298 <TIM_OC6_SetConfig+0xc4>)
 800a240:	4293      	cmp	r3, r2
 800a242:	d003      	beq.n	800a24c <TIM_OC6_SetConfig+0x78>
 800a244:	687b      	ldr	r3, [r7, #4]
 800a246:	4a15      	ldr	r2, [pc, #84]	@ (800a29c <TIM_OC6_SetConfig+0xc8>)
 800a248:	4293      	cmp	r3, r2
 800a24a:	d109      	bne.n	800a260 <TIM_OC6_SetConfig+0x8c>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 800a24c:	697b      	ldr	r3, [r7, #20]
 800a24e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800a252:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 800a254:	683b      	ldr	r3, [r7, #0]
 800a256:	695b      	ldr	r3, [r3, #20]
 800a258:	029b      	lsls	r3, r3, #10
 800a25a:	697a      	ldr	r2, [r7, #20]
 800a25c:	4313      	orrs	r3, r2
 800a25e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800a260:	687b      	ldr	r3, [r7, #4]
 800a262:	697a      	ldr	r2, [r7, #20]
 800a264:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800a266:	687b      	ldr	r3, [r7, #4]
 800a268:	68fa      	ldr	r2, [r7, #12]
 800a26a:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 800a26c:	683b      	ldr	r3, [r7, #0]
 800a26e:	685a      	ldr	r2, [r3, #4]
 800a270:	687b      	ldr	r3, [r7, #4]
 800a272:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800a274:	687b      	ldr	r3, [r7, #4]
 800a276:	693a      	ldr	r2, [r7, #16]
 800a278:	621a      	str	r2, [r3, #32]
}
 800a27a:	bf00      	nop
 800a27c:	371c      	adds	r7, #28
 800a27e:	46bd      	mov	sp, r7
 800a280:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a284:	4770      	bx	lr
 800a286:	bf00      	nop
 800a288:	feff8fff 	.word	0xfeff8fff
 800a28c:	40010000 	.word	0x40010000
 800a290:	40010400 	.word	0x40010400
 800a294:	40014000 	.word	0x40014000
 800a298:	40014400 	.word	0x40014400
 800a29c:	40014800 	.word	0x40014800

0800a2a0 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 800a2a0:	b480      	push	{r7}
 800a2a2:	b087      	sub	sp, #28
 800a2a4:	af00      	add	r7, sp, #0
 800a2a6:	60f8      	str	r0, [r7, #12]
 800a2a8:	60b9      	str	r1, [r7, #8]
 800a2aa:	607a      	str	r2, [r7, #4]
 800a2ac:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800a2ae:	68fb      	ldr	r3, [r7, #12]
 800a2b0:	6a1b      	ldr	r3, [r3, #32]
 800a2b2:	613b      	str	r3, [r7, #16]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800a2b4:	68fb      	ldr	r3, [r7, #12]
 800a2b6:	6a1b      	ldr	r3, [r3, #32]
 800a2b8:	f023 0201 	bic.w	r2, r3, #1
 800a2bc:	68fb      	ldr	r3, [r7, #12]
 800a2be:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800a2c0:	68fb      	ldr	r3, [r7, #12]
 800a2c2:	699b      	ldr	r3, [r3, #24]
 800a2c4:	617b      	str	r3, [r7, #20]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 800a2c6:	68fb      	ldr	r3, [r7, #12]
 800a2c8:	4a28      	ldr	r2, [pc, #160]	@ (800a36c <TIM_TI1_SetConfig+0xcc>)
 800a2ca:	4293      	cmp	r3, r2
 800a2cc:	d01b      	beq.n	800a306 <TIM_TI1_SetConfig+0x66>
 800a2ce:	68fb      	ldr	r3, [r7, #12]
 800a2d0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800a2d4:	d017      	beq.n	800a306 <TIM_TI1_SetConfig+0x66>
 800a2d6:	68fb      	ldr	r3, [r7, #12]
 800a2d8:	4a25      	ldr	r2, [pc, #148]	@ (800a370 <TIM_TI1_SetConfig+0xd0>)
 800a2da:	4293      	cmp	r3, r2
 800a2dc:	d013      	beq.n	800a306 <TIM_TI1_SetConfig+0x66>
 800a2de:	68fb      	ldr	r3, [r7, #12]
 800a2e0:	4a24      	ldr	r2, [pc, #144]	@ (800a374 <TIM_TI1_SetConfig+0xd4>)
 800a2e2:	4293      	cmp	r3, r2
 800a2e4:	d00f      	beq.n	800a306 <TIM_TI1_SetConfig+0x66>
 800a2e6:	68fb      	ldr	r3, [r7, #12]
 800a2e8:	4a23      	ldr	r2, [pc, #140]	@ (800a378 <TIM_TI1_SetConfig+0xd8>)
 800a2ea:	4293      	cmp	r3, r2
 800a2ec:	d00b      	beq.n	800a306 <TIM_TI1_SetConfig+0x66>
 800a2ee:	68fb      	ldr	r3, [r7, #12]
 800a2f0:	4a22      	ldr	r2, [pc, #136]	@ (800a37c <TIM_TI1_SetConfig+0xdc>)
 800a2f2:	4293      	cmp	r3, r2
 800a2f4:	d007      	beq.n	800a306 <TIM_TI1_SetConfig+0x66>
 800a2f6:	68fb      	ldr	r3, [r7, #12]
 800a2f8:	4a21      	ldr	r2, [pc, #132]	@ (800a380 <TIM_TI1_SetConfig+0xe0>)
 800a2fa:	4293      	cmp	r3, r2
 800a2fc:	d003      	beq.n	800a306 <TIM_TI1_SetConfig+0x66>
 800a2fe:	68fb      	ldr	r3, [r7, #12]
 800a300:	4a20      	ldr	r2, [pc, #128]	@ (800a384 <TIM_TI1_SetConfig+0xe4>)
 800a302:	4293      	cmp	r3, r2
 800a304:	d101      	bne.n	800a30a <TIM_TI1_SetConfig+0x6a>
 800a306:	2301      	movs	r3, #1
 800a308:	e000      	b.n	800a30c <TIM_TI1_SetConfig+0x6c>
 800a30a:	2300      	movs	r3, #0
 800a30c:	2b00      	cmp	r3, #0
 800a30e:	d008      	beq.n	800a322 <TIM_TI1_SetConfig+0x82>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 800a310:	697b      	ldr	r3, [r7, #20]
 800a312:	f023 0303 	bic.w	r3, r3, #3
 800a316:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 800a318:	697a      	ldr	r2, [r7, #20]
 800a31a:	687b      	ldr	r3, [r7, #4]
 800a31c:	4313      	orrs	r3, r2
 800a31e:	617b      	str	r3, [r7, #20]
 800a320:	e003      	b.n	800a32a <TIM_TI1_SetConfig+0x8a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 800a322:	697b      	ldr	r3, [r7, #20]
 800a324:	f043 0301 	orr.w	r3, r3, #1
 800a328:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800a32a:	697b      	ldr	r3, [r7, #20]
 800a32c:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800a330:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 800a332:	683b      	ldr	r3, [r7, #0]
 800a334:	011b      	lsls	r3, r3, #4
 800a336:	b2db      	uxtb	r3, r3
 800a338:	697a      	ldr	r2, [r7, #20]
 800a33a:	4313      	orrs	r3, r2
 800a33c:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800a33e:	693b      	ldr	r3, [r7, #16]
 800a340:	f023 030a 	bic.w	r3, r3, #10
 800a344:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 800a346:	68bb      	ldr	r3, [r7, #8]
 800a348:	f003 030a 	and.w	r3, r3, #10
 800a34c:	693a      	ldr	r2, [r7, #16]
 800a34e:	4313      	orrs	r3, r2
 800a350:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800a352:	68fb      	ldr	r3, [r7, #12]
 800a354:	697a      	ldr	r2, [r7, #20]
 800a356:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800a358:	68fb      	ldr	r3, [r7, #12]
 800a35a:	693a      	ldr	r2, [r7, #16]
 800a35c:	621a      	str	r2, [r3, #32]
}
 800a35e:	bf00      	nop
 800a360:	371c      	adds	r7, #28
 800a362:	46bd      	mov	sp, r7
 800a364:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a368:	4770      	bx	lr
 800a36a:	bf00      	nop
 800a36c:	40010000 	.word	0x40010000
 800a370:	40000400 	.word	0x40000400
 800a374:	40000800 	.word	0x40000800
 800a378:	40000c00 	.word	0x40000c00
 800a37c:	40010400 	.word	0x40010400
 800a380:	40001800 	.word	0x40001800
 800a384:	40014000 	.word	0x40014000

0800a388 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800a388:	b480      	push	{r7}
 800a38a:	b087      	sub	sp, #28
 800a38c:	af00      	add	r7, sp, #0
 800a38e:	60f8      	str	r0, [r7, #12]
 800a390:	60b9      	str	r1, [r7, #8]
 800a392:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800a394:	68fb      	ldr	r3, [r7, #12]
 800a396:	6a1b      	ldr	r3, [r3, #32]
 800a398:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800a39a:	68fb      	ldr	r3, [r7, #12]
 800a39c:	6a1b      	ldr	r3, [r3, #32]
 800a39e:	f023 0201 	bic.w	r2, r3, #1
 800a3a2:	68fb      	ldr	r3, [r7, #12]
 800a3a4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800a3a6:	68fb      	ldr	r3, [r7, #12]
 800a3a8:	699b      	ldr	r3, [r3, #24]
 800a3aa:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800a3ac:	693b      	ldr	r3, [r7, #16]
 800a3ae:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800a3b2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800a3b4:	687b      	ldr	r3, [r7, #4]
 800a3b6:	011b      	lsls	r3, r3, #4
 800a3b8:	693a      	ldr	r2, [r7, #16]
 800a3ba:	4313      	orrs	r3, r2
 800a3bc:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800a3be:	697b      	ldr	r3, [r7, #20]
 800a3c0:	f023 030a 	bic.w	r3, r3, #10
 800a3c4:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800a3c6:	697a      	ldr	r2, [r7, #20]
 800a3c8:	68bb      	ldr	r3, [r7, #8]
 800a3ca:	4313      	orrs	r3, r2
 800a3cc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800a3ce:	68fb      	ldr	r3, [r7, #12]
 800a3d0:	693a      	ldr	r2, [r7, #16]
 800a3d2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800a3d4:	68fb      	ldr	r3, [r7, #12]
 800a3d6:	697a      	ldr	r2, [r7, #20]
 800a3d8:	621a      	str	r2, [r3, #32]
}
 800a3da:	bf00      	nop
 800a3dc:	371c      	adds	r7, #28
 800a3de:	46bd      	mov	sp, r7
 800a3e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a3e4:	4770      	bx	lr

0800a3e6 <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 800a3e6:	b480      	push	{r7}
 800a3e8:	b087      	sub	sp, #28
 800a3ea:	af00      	add	r7, sp, #0
 800a3ec:	60f8      	str	r0, [r7, #12]
 800a3ee:	60b9      	str	r1, [r7, #8]
 800a3f0:	607a      	str	r2, [r7, #4]
 800a3f2:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800a3f4:	68fb      	ldr	r3, [r7, #12]
 800a3f6:	6a1b      	ldr	r3, [r3, #32]
 800a3f8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800a3fa:	68fb      	ldr	r3, [r7, #12]
 800a3fc:	6a1b      	ldr	r3, [r3, #32]
 800a3fe:	f023 0210 	bic.w	r2, r3, #16
 800a402:	68fb      	ldr	r3, [r7, #12]
 800a404:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800a406:	68fb      	ldr	r3, [r7, #12]
 800a408:	699b      	ldr	r3, [r3, #24]
 800a40a:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 800a40c:	693b      	ldr	r3, [r7, #16]
 800a40e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800a412:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 800a414:	687b      	ldr	r3, [r7, #4]
 800a416:	021b      	lsls	r3, r3, #8
 800a418:	693a      	ldr	r2, [r7, #16]
 800a41a:	4313      	orrs	r3, r2
 800a41c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800a41e:	693b      	ldr	r3, [r7, #16]
 800a420:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800a424:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 800a426:	683b      	ldr	r3, [r7, #0]
 800a428:	031b      	lsls	r3, r3, #12
 800a42a:	b29b      	uxth	r3, r3
 800a42c:	693a      	ldr	r2, [r7, #16]
 800a42e:	4313      	orrs	r3, r2
 800a430:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800a432:	697b      	ldr	r3, [r7, #20]
 800a434:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800a438:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 800a43a:	68bb      	ldr	r3, [r7, #8]
 800a43c:	011b      	lsls	r3, r3, #4
 800a43e:	f003 03a0 	and.w	r3, r3, #160	@ 0xa0
 800a442:	697a      	ldr	r2, [r7, #20]
 800a444:	4313      	orrs	r3, r2
 800a446:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800a448:	68fb      	ldr	r3, [r7, #12]
 800a44a:	693a      	ldr	r2, [r7, #16]
 800a44c:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800a44e:	68fb      	ldr	r3, [r7, #12]
 800a450:	697a      	ldr	r2, [r7, #20]
 800a452:	621a      	str	r2, [r3, #32]
}
 800a454:	bf00      	nop
 800a456:	371c      	adds	r7, #28
 800a458:	46bd      	mov	sp, r7
 800a45a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a45e:	4770      	bx	lr

0800a460 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800a460:	b480      	push	{r7}
 800a462:	b087      	sub	sp, #28
 800a464:	af00      	add	r7, sp, #0
 800a466:	60f8      	str	r0, [r7, #12]
 800a468:	60b9      	str	r1, [r7, #8]
 800a46a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800a46c:	68fb      	ldr	r3, [r7, #12]
 800a46e:	6a1b      	ldr	r3, [r3, #32]
 800a470:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800a472:	68fb      	ldr	r3, [r7, #12]
 800a474:	6a1b      	ldr	r3, [r3, #32]
 800a476:	f023 0210 	bic.w	r2, r3, #16
 800a47a:	68fb      	ldr	r3, [r7, #12]
 800a47c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800a47e:	68fb      	ldr	r3, [r7, #12]
 800a480:	699b      	ldr	r3, [r3, #24]
 800a482:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800a484:	693b      	ldr	r3, [r7, #16]
 800a486:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800a48a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800a48c:	687b      	ldr	r3, [r7, #4]
 800a48e:	031b      	lsls	r3, r3, #12
 800a490:	693a      	ldr	r2, [r7, #16]
 800a492:	4313      	orrs	r3, r2
 800a494:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800a496:	697b      	ldr	r3, [r7, #20]
 800a498:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800a49c:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800a49e:	68bb      	ldr	r3, [r7, #8]
 800a4a0:	011b      	lsls	r3, r3, #4
 800a4a2:	697a      	ldr	r2, [r7, #20]
 800a4a4:	4313      	orrs	r3, r2
 800a4a6:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800a4a8:	68fb      	ldr	r3, [r7, #12]
 800a4aa:	693a      	ldr	r2, [r7, #16]
 800a4ac:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800a4ae:	68fb      	ldr	r3, [r7, #12]
 800a4b0:	697a      	ldr	r2, [r7, #20]
 800a4b2:	621a      	str	r2, [r3, #32]
}
 800a4b4:	bf00      	nop
 800a4b6:	371c      	adds	r7, #28
 800a4b8:	46bd      	mov	sp, r7
 800a4ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a4be:	4770      	bx	lr

0800a4c0 <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 800a4c0:	b480      	push	{r7}
 800a4c2:	b087      	sub	sp, #28
 800a4c4:	af00      	add	r7, sp, #0
 800a4c6:	60f8      	str	r0, [r7, #12]
 800a4c8:	60b9      	str	r1, [r7, #8]
 800a4ca:	607a      	str	r2, [r7, #4]
 800a4cc:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  tmpccer = TIMx->CCER;
 800a4ce:	68fb      	ldr	r3, [r7, #12]
 800a4d0:	6a1b      	ldr	r3, [r3, #32]
 800a4d2:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800a4d4:	68fb      	ldr	r3, [r7, #12]
 800a4d6:	6a1b      	ldr	r3, [r3, #32]
 800a4d8:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800a4dc:	68fb      	ldr	r3, [r7, #12]
 800a4de:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 800a4e0:	68fb      	ldr	r3, [r7, #12]
 800a4e2:	69db      	ldr	r3, [r3, #28]
 800a4e4:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 800a4e6:	693b      	ldr	r3, [r7, #16]
 800a4e8:	f023 0303 	bic.w	r3, r3, #3
 800a4ec:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= TIM_ICSelection;
 800a4ee:	693a      	ldr	r2, [r7, #16]
 800a4f0:	687b      	ldr	r3, [r7, #4]
 800a4f2:	4313      	orrs	r3, r2
 800a4f4:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 800a4f6:	693b      	ldr	r3, [r7, #16]
 800a4f8:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800a4fc:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 800a4fe:	683b      	ldr	r3, [r7, #0]
 800a500:	011b      	lsls	r3, r3, #4
 800a502:	b2db      	uxtb	r3, r3
 800a504:	693a      	ldr	r2, [r7, #16]
 800a506:	4313      	orrs	r3, r2
 800a508:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 800a50a:	697b      	ldr	r3, [r7, #20]
 800a50c:	f423 6320 	bic.w	r3, r3, #2560	@ 0xa00
 800a510:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 800a512:	68bb      	ldr	r3, [r7, #8]
 800a514:	021b      	lsls	r3, r3, #8
 800a516:	f403 6320 	and.w	r3, r3, #2560	@ 0xa00
 800a51a:	697a      	ldr	r2, [r7, #20]
 800a51c:	4313      	orrs	r3, r2
 800a51e:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 800a520:	68fb      	ldr	r3, [r7, #12]
 800a522:	693a      	ldr	r2, [r7, #16]
 800a524:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 800a526:	68fb      	ldr	r3, [r7, #12]
 800a528:	697a      	ldr	r2, [r7, #20]
 800a52a:	621a      	str	r2, [r3, #32]
}
 800a52c:	bf00      	nop
 800a52e:	371c      	adds	r7, #28
 800a530:	46bd      	mov	sp, r7
 800a532:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a536:	4770      	bx	lr

0800a538 <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 800a538:	b480      	push	{r7}
 800a53a:	b087      	sub	sp, #28
 800a53c:	af00      	add	r7, sp, #0
 800a53e:	60f8      	str	r0, [r7, #12]
 800a540:	60b9      	str	r1, [r7, #8]
 800a542:	607a      	str	r2, [r7, #4]
 800a544:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  tmpccer = TIMx->CCER;
 800a546:	68fb      	ldr	r3, [r7, #12]
 800a548:	6a1b      	ldr	r3, [r3, #32]
 800a54a:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800a54c:	68fb      	ldr	r3, [r7, #12]
 800a54e:	6a1b      	ldr	r3, [r3, #32]
 800a550:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800a554:	68fb      	ldr	r3, [r7, #12]
 800a556:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 800a558:	68fb      	ldr	r3, [r7, #12]
 800a55a:	69db      	ldr	r3, [r3, #28]
 800a55c:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 800a55e:	693b      	ldr	r3, [r7, #16]
 800a560:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800a564:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 800a566:	687b      	ldr	r3, [r7, #4]
 800a568:	021b      	lsls	r3, r3, #8
 800a56a:	693a      	ldr	r2, [r7, #16]
 800a56c:	4313      	orrs	r3, r2
 800a56e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 800a570:	693b      	ldr	r3, [r7, #16]
 800a572:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800a576:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 800a578:	683b      	ldr	r3, [r7, #0]
 800a57a:	031b      	lsls	r3, r3, #12
 800a57c:	b29b      	uxth	r3, r3
 800a57e:	693a      	ldr	r2, [r7, #16]
 800a580:	4313      	orrs	r3, r2
 800a582:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 800a584:	697b      	ldr	r3, [r7, #20]
 800a586:	f423 4320 	bic.w	r3, r3, #40960	@ 0xa000
 800a58a:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 800a58c:	68bb      	ldr	r3, [r7, #8]
 800a58e:	031b      	lsls	r3, r3, #12
 800a590:	f403 4320 	and.w	r3, r3, #40960	@ 0xa000
 800a594:	697a      	ldr	r2, [r7, #20]
 800a596:	4313      	orrs	r3, r2
 800a598:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 800a59a:	68fb      	ldr	r3, [r7, #12]
 800a59c:	693a      	ldr	r2, [r7, #16]
 800a59e:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 800a5a0:	68fb      	ldr	r3, [r7, #12]
 800a5a2:	697a      	ldr	r2, [r7, #20]
 800a5a4:	621a      	str	r2, [r3, #32]
}
 800a5a6:	bf00      	nop
 800a5a8:	371c      	adds	r7, #28
 800a5aa:	46bd      	mov	sp, r7
 800a5ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a5b0:	4770      	bx	lr
	...

0800a5b4 <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800a5b4:	b480      	push	{r7}
 800a5b6:	b085      	sub	sp, #20
 800a5b8:	af00      	add	r7, sp, #0
 800a5ba:	6078      	str	r0, [r7, #4]
 800a5bc:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800a5be:	687b      	ldr	r3, [r7, #4]
 800a5c0:	689b      	ldr	r3, [r3, #8]
 800a5c2:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800a5c4:	68fa      	ldr	r2, [r7, #12]
 800a5c6:	4b09      	ldr	r3, [pc, #36]	@ (800a5ec <TIM_ITRx_SetConfig+0x38>)
 800a5c8:	4013      	ands	r3, r2
 800a5ca:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800a5cc:	683a      	ldr	r2, [r7, #0]
 800a5ce:	68fb      	ldr	r3, [r7, #12]
 800a5d0:	4313      	orrs	r3, r2
 800a5d2:	f043 0307 	orr.w	r3, r3, #7
 800a5d6:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800a5d8:	687b      	ldr	r3, [r7, #4]
 800a5da:	68fa      	ldr	r2, [r7, #12]
 800a5dc:	609a      	str	r2, [r3, #8]
}
 800a5de:	bf00      	nop
 800a5e0:	3714      	adds	r7, #20
 800a5e2:	46bd      	mov	sp, r7
 800a5e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a5e8:	4770      	bx	lr
 800a5ea:	bf00      	nop
 800a5ec:	ffcfff8f 	.word	0xffcfff8f

0800a5f0 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800a5f0:	b480      	push	{r7}
 800a5f2:	b087      	sub	sp, #28
 800a5f4:	af00      	add	r7, sp, #0
 800a5f6:	60f8      	str	r0, [r7, #12]
 800a5f8:	60b9      	str	r1, [r7, #8]
 800a5fa:	607a      	str	r2, [r7, #4]
 800a5fc:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800a5fe:	68fb      	ldr	r3, [r7, #12]
 800a600:	689b      	ldr	r3, [r3, #8]
 800a602:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800a604:	697b      	ldr	r3, [r7, #20]
 800a606:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800a60a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800a60c:	683b      	ldr	r3, [r7, #0]
 800a60e:	021a      	lsls	r2, r3, #8
 800a610:	687b      	ldr	r3, [r7, #4]
 800a612:	431a      	orrs	r2, r3
 800a614:	68bb      	ldr	r3, [r7, #8]
 800a616:	4313      	orrs	r3, r2
 800a618:	697a      	ldr	r2, [r7, #20]
 800a61a:	4313      	orrs	r3, r2
 800a61c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800a61e:	68fb      	ldr	r3, [r7, #12]
 800a620:	697a      	ldr	r2, [r7, #20]
 800a622:	609a      	str	r2, [r3, #8]
}
 800a624:	bf00      	nop
 800a626:	371c      	adds	r7, #28
 800a628:	46bd      	mov	sp, r7
 800a62a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a62e:	4770      	bx	lr

0800a630 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800a630:	b480      	push	{r7}
 800a632:	b087      	sub	sp, #28
 800a634:	af00      	add	r7, sp, #0
 800a636:	60f8      	str	r0, [r7, #12]
 800a638:	60b9      	str	r1, [r7, #8]
 800a63a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800a63c:	68bb      	ldr	r3, [r7, #8]
 800a63e:	f003 031f 	and.w	r3, r3, #31
 800a642:	2201      	movs	r2, #1
 800a644:	fa02 f303 	lsl.w	r3, r2, r3
 800a648:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800a64a:	68fb      	ldr	r3, [r7, #12]
 800a64c:	6a1a      	ldr	r2, [r3, #32]
 800a64e:	697b      	ldr	r3, [r7, #20]
 800a650:	43db      	mvns	r3, r3
 800a652:	401a      	ands	r2, r3
 800a654:	68fb      	ldr	r3, [r7, #12]
 800a656:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800a658:	68fb      	ldr	r3, [r7, #12]
 800a65a:	6a1a      	ldr	r2, [r3, #32]
 800a65c:	68bb      	ldr	r3, [r7, #8]
 800a65e:	f003 031f 	and.w	r3, r3, #31
 800a662:	6879      	ldr	r1, [r7, #4]
 800a664:	fa01 f303 	lsl.w	r3, r1, r3
 800a668:	431a      	orrs	r2, r3
 800a66a:	68fb      	ldr	r3, [r7, #12]
 800a66c:	621a      	str	r2, [r3, #32]
}
 800a66e:	bf00      	nop
 800a670:	371c      	adds	r7, #28
 800a672:	46bd      	mov	sp, r7
 800a674:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a678:	4770      	bx	lr
	...

0800a67c <TIM_ResetCallback>:
  * @param  htim pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval None
  */
void TIM_ResetCallback(TIM_HandleTypeDef *htim)
{
 800a67c:	b480      	push	{r7}
 800a67e:	b083      	sub	sp, #12
 800a680:	af00      	add	r7, sp, #0
 800a682:	6078      	str	r0, [r7, #4]
  /* Reset the TIM callback to the legacy weak callbacks */
  htim->PeriodElapsedCallback             = HAL_TIM_PeriodElapsedCallback;
 800a684:	687b      	ldr	r3, [r7, #4]
 800a686:	4a1e      	ldr	r2, [pc, #120]	@ (800a700 <TIM_ResetCallback+0x84>)
 800a688:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  htim->PeriodElapsedHalfCpltCallback     = HAL_TIM_PeriodElapsedHalfCpltCallback;
 800a68c:	687b      	ldr	r3, [r7, #4]
 800a68e:	4a1d      	ldr	r2, [pc, #116]	@ (800a704 <TIM_ResetCallback+0x88>)
 800a690:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  htim->TriggerCallback                   = HAL_TIM_TriggerCallback;
 800a694:	687b      	ldr	r3, [r7, #4]
 800a696:	4a1c      	ldr	r2, [pc, #112]	@ (800a708 <TIM_ResetCallback+0x8c>)
 800a698:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  htim->TriggerHalfCpltCallback           = HAL_TIM_TriggerHalfCpltCallback;
 800a69c:	687b      	ldr	r3, [r7, #4]
 800a69e:	4a1b      	ldr	r2, [pc, #108]	@ (800a70c <TIM_ResetCallback+0x90>)
 800a6a0:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  htim->IC_CaptureCallback                = HAL_TIM_IC_CaptureCallback;
 800a6a4:	687b      	ldr	r3, [r7, #4]
 800a6a6:	4a1a      	ldr	r2, [pc, #104]	@ (800a710 <TIM_ResetCallback+0x94>)
 800a6a8:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
  htim->IC_CaptureHalfCpltCallback        = HAL_TIM_IC_CaptureHalfCpltCallback;
 800a6ac:	687b      	ldr	r3, [r7, #4]
 800a6ae:	4a19      	ldr	r2, [pc, #100]	@ (800a714 <TIM_ResetCallback+0x98>)
 800a6b0:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
  htim->OC_DelayElapsedCallback           = HAL_TIM_OC_DelayElapsedCallback;
 800a6b4:	687b      	ldr	r3, [r7, #4]
 800a6b6:	4a18      	ldr	r2, [pc, #96]	@ (800a718 <TIM_ResetCallback+0x9c>)
 800a6b8:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
  htim->PWM_PulseFinishedCallback         = HAL_TIM_PWM_PulseFinishedCallback;
 800a6bc:	687b      	ldr	r3, [r7, #4]
 800a6be:	4a17      	ldr	r2, [pc, #92]	@ (800a71c <TIM_ResetCallback+0xa0>)
 800a6c0:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
  htim->PWM_PulseFinishedHalfCpltCallback = HAL_TIM_PWM_PulseFinishedHalfCpltCallback;
 800a6c4:	687b      	ldr	r3, [r7, #4]
 800a6c6:	4a16      	ldr	r2, [pc, #88]	@ (800a720 <TIM_ResetCallback+0xa4>)
 800a6c8:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4
  htim->ErrorCallback                     = HAL_TIM_ErrorCallback;
 800a6cc:	687b      	ldr	r3, [r7, #4]
 800a6ce:	4a15      	ldr	r2, [pc, #84]	@ (800a724 <TIM_ResetCallback+0xa8>)
 800a6d0:	f8c3 20a8 	str.w	r2, [r3, #168]	@ 0xa8
  htim->CommutationCallback               = HAL_TIMEx_CommutCallback;
 800a6d4:	687b      	ldr	r3, [r7, #4]
 800a6d6:	4a14      	ldr	r2, [pc, #80]	@ (800a728 <TIM_ResetCallback+0xac>)
 800a6d8:	f8c3 20ac 	str.w	r2, [r3, #172]	@ 0xac
  htim->CommutationHalfCpltCallback       = HAL_TIMEx_CommutHalfCpltCallback;
 800a6dc:	687b      	ldr	r3, [r7, #4]
 800a6de:	4a13      	ldr	r2, [pc, #76]	@ (800a72c <TIM_ResetCallback+0xb0>)
 800a6e0:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
  htim->BreakCallback                     = HAL_TIMEx_BreakCallback;
 800a6e4:	687b      	ldr	r3, [r7, #4]
 800a6e6:	4a12      	ldr	r2, [pc, #72]	@ (800a730 <TIM_ResetCallback+0xb4>)
 800a6e8:	f8c3 20b4 	str.w	r2, [r3, #180]	@ 0xb4
  htim->Break2Callback                    = HAL_TIMEx_Break2Callback;
 800a6ec:	687b      	ldr	r3, [r7, #4]
 800a6ee:	4a11      	ldr	r2, [pc, #68]	@ (800a734 <TIM_ResetCallback+0xb8>)
 800a6f0:	f8c3 20b8 	str.w	r2, [r3, #184]	@ 0xb8
}
 800a6f4:	bf00      	nop
 800a6f6:	370c      	adds	r7, #12
 800a6f8:	46bd      	mov	sp, r7
 800a6fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a6fe:	4770      	bx	lr
 800a700:	08001d5d 	.word	0x08001d5d
 800a704:	0800986d 	.word	0x0800986d
 800a708:	080098e5 	.word	0x080098e5
 800a70c:	080098f9 	.word	0x080098f9
 800a710:	08009895 	.word	0x08009895
 800a714:	080098a9 	.word	0x080098a9
 800a718:	08009881 	.word	0x08009881
 800a71c:	080098bd 	.word	0x080098bd
 800a720:	080098d1 	.word	0x080098d1
 800a724:	0800990d 	.word	0x0800990d
 800a728:	0800a855 	.word	0x0800a855
 800a72c:	0800a869 	.word	0x0800a869
 800a730:	0800a87d 	.word	0x0800a87d
 800a734:	0800a891 	.word	0x0800a891

0800a738 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800a738:	b480      	push	{r7}
 800a73a:	b085      	sub	sp, #20
 800a73c:	af00      	add	r7, sp, #0
 800a73e:	6078      	str	r0, [r7, #4]
 800a740:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800a742:	687b      	ldr	r3, [r7, #4]
 800a744:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800a748:	2b01      	cmp	r3, #1
 800a74a:	d101      	bne.n	800a750 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800a74c:	2302      	movs	r3, #2
 800a74e:	e06d      	b.n	800a82c <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 800a750:	687b      	ldr	r3, [r7, #4]
 800a752:	2201      	movs	r2, #1
 800a754:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800a758:	687b      	ldr	r3, [r7, #4]
 800a75a:	2202      	movs	r2, #2
 800a75c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800a760:	687b      	ldr	r3, [r7, #4]
 800a762:	681b      	ldr	r3, [r3, #0]
 800a764:	685b      	ldr	r3, [r3, #4]
 800a766:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800a768:	687b      	ldr	r3, [r7, #4]
 800a76a:	681b      	ldr	r3, [r3, #0]
 800a76c:	689b      	ldr	r3, [r3, #8]
 800a76e:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800a770:	687b      	ldr	r3, [r7, #4]
 800a772:	681b      	ldr	r3, [r3, #0]
 800a774:	4a30      	ldr	r2, [pc, #192]	@ (800a838 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800a776:	4293      	cmp	r3, r2
 800a778:	d004      	beq.n	800a784 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 800a77a:	687b      	ldr	r3, [r7, #4]
 800a77c:	681b      	ldr	r3, [r3, #0]
 800a77e:	4a2f      	ldr	r2, [pc, #188]	@ (800a83c <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 800a780:	4293      	cmp	r3, r2
 800a782:	d108      	bne.n	800a796 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800a784:	68fb      	ldr	r3, [r7, #12]
 800a786:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 800a78a:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800a78c:	683b      	ldr	r3, [r7, #0]
 800a78e:	685b      	ldr	r3, [r3, #4]
 800a790:	68fa      	ldr	r2, [r7, #12]
 800a792:	4313      	orrs	r3, r2
 800a794:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800a796:	68fb      	ldr	r3, [r7, #12]
 800a798:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800a79c:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800a79e:	683b      	ldr	r3, [r7, #0]
 800a7a0:	681b      	ldr	r3, [r3, #0]
 800a7a2:	68fa      	ldr	r2, [r7, #12]
 800a7a4:	4313      	orrs	r3, r2
 800a7a6:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800a7a8:	687b      	ldr	r3, [r7, #4]
 800a7aa:	681b      	ldr	r3, [r3, #0]
 800a7ac:	68fa      	ldr	r2, [r7, #12]
 800a7ae:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800a7b0:	687b      	ldr	r3, [r7, #4]
 800a7b2:	681b      	ldr	r3, [r3, #0]
 800a7b4:	4a20      	ldr	r2, [pc, #128]	@ (800a838 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800a7b6:	4293      	cmp	r3, r2
 800a7b8:	d022      	beq.n	800a800 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800a7ba:	687b      	ldr	r3, [r7, #4]
 800a7bc:	681b      	ldr	r3, [r3, #0]
 800a7be:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800a7c2:	d01d      	beq.n	800a800 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800a7c4:	687b      	ldr	r3, [r7, #4]
 800a7c6:	681b      	ldr	r3, [r3, #0]
 800a7c8:	4a1d      	ldr	r2, [pc, #116]	@ (800a840 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 800a7ca:	4293      	cmp	r3, r2
 800a7cc:	d018      	beq.n	800a800 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800a7ce:	687b      	ldr	r3, [r7, #4]
 800a7d0:	681b      	ldr	r3, [r3, #0]
 800a7d2:	4a1c      	ldr	r2, [pc, #112]	@ (800a844 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 800a7d4:	4293      	cmp	r3, r2
 800a7d6:	d013      	beq.n	800a800 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800a7d8:	687b      	ldr	r3, [r7, #4]
 800a7da:	681b      	ldr	r3, [r3, #0]
 800a7dc:	4a1a      	ldr	r2, [pc, #104]	@ (800a848 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 800a7de:	4293      	cmp	r3, r2
 800a7e0:	d00e      	beq.n	800a800 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800a7e2:	687b      	ldr	r3, [r7, #4]
 800a7e4:	681b      	ldr	r3, [r3, #0]
 800a7e6:	4a15      	ldr	r2, [pc, #84]	@ (800a83c <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 800a7e8:	4293      	cmp	r3, r2
 800a7ea:	d009      	beq.n	800a800 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800a7ec:	687b      	ldr	r3, [r7, #4]
 800a7ee:	681b      	ldr	r3, [r3, #0]
 800a7f0:	4a16      	ldr	r2, [pc, #88]	@ (800a84c <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800a7f2:	4293      	cmp	r3, r2
 800a7f4:	d004      	beq.n	800a800 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800a7f6:	687b      	ldr	r3, [r7, #4]
 800a7f8:	681b      	ldr	r3, [r3, #0]
 800a7fa:	4a15      	ldr	r2, [pc, #84]	@ (800a850 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 800a7fc:	4293      	cmp	r3, r2
 800a7fe:	d10c      	bne.n	800a81a <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800a800:	68bb      	ldr	r3, [r7, #8]
 800a802:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800a806:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800a808:	683b      	ldr	r3, [r7, #0]
 800a80a:	689b      	ldr	r3, [r3, #8]
 800a80c:	68ba      	ldr	r2, [r7, #8]
 800a80e:	4313      	orrs	r3, r2
 800a810:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800a812:	687b      	ldr	r3, [r7, #4]
 800a814:	681b      	ldr	r3, [r3, #0]
 800a816:	68ba      	ldr	r2, [r7, #8]
 800a818:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800a81a:	687b      	ldr	r3, [r7, #4]
 800a81c:	2201      	movs	r2, #1
 800a81e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800a822:	687b      	ldr	r3, [r7, #4]
 800a824:	2200      	movs	r2, #0
 800a826:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800a82a:	2300      	movs	r3, #0
}
 800a82c:	4618      	mov	r0, r3
 800a82e:	3714      	adds	r7, #20
 800a830:	46bd      	mov	sp, r7
 800a832:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a836:	4770      	bx	lr
 800a838:	40010000 	.word	0x40010000
 800a83c:	40010400 	.word	0x40010400
 800a840:	40000400 	.word	0x40000400
 800a844:	40000800 	.word	0x40000800
 800a848:	40000c00 	.word	0x40000c00
 800a84c:	40001800 	.word	0x40001800
 800a850:	40014000 	.word	0x40014000

0800a854 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800a854:	b480      	push	{r7}
 800a856:	b083      	sub	sp, #12
 800a858:	af00      	add	r7, sp, #0
 800a85a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800a85c:	bf00      	nop
 800a85e:	370c      	adds	r7, #12
 800a860:	46bd      	mov	sp, r7
 800a862:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a866:	4770      	bx	lr

0800a868 <HAL_TIMEx_CommutHalfCpltCallback>:
  * @brief  Commutation half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 800a868:	b480      	push	{r7}
 800a86a:	b083      	sub	sp, #12
 800a86c:	af00      	add	r7, sp, #0
 800a86e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutHalfCpltCallback could be implemented in the user file
   */
}
 800a870:	bf00      	nop
 800a872:	370c      	adds	r7, #12
 800a874:	46bd      	mov	sp, r7
 800a876:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a87a:	4770      	bx	lr

0800a87c <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800a87c:	b480      	push	{r7}
 800a87e:	b083      	sub	sp, #12
 800a880:	af00      	add	r7, sp, #0
 800a882:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800a884:	bf00      	nop
 800a886:	370c      	adds	r7, #12
 800a888:	46bd      	mov	sp, r7
 800a88a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a88e:	4770      	bx	lr

0800a890 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800a890:	b480      	push	{r7}
 800a892:	b083      	sub	sp, #12
 800a894:	af00      	add	r7, sp, #0
 800a896:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800a898:	bf00      	nop
 800a89a:	370c      	adds	r7, #12
 800a89c:	46bd      	mov	sp, r7
 800a89e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a8a2:	4770      	bx	lr

0800a8a4 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800a8a4:	b580      	push	{r7, lr}
 800a8a6:	b082      	sub	sp, #8
 800a8a8:	af00      	add	r7, sp, #0
 800a8aa:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800a8ac:	687b      	ldr	r3, [r7, #4]
 800a8ae:	2b00      	cmp	r3, #0
 800a8b0:	d101      	bne.n	800a8b6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800a8b2:	2301      	movs	r3, #1
 800a8b4:	e042      	b.n	800a93c <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800a8b6:	687b      	ldr	r3, [r7, #4]
 800a8b8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a8bc:	2b00      	cmp	r3, #0
 800a8be:	d106      	bne.n	800a8ce <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800a8c0:	687b      	ldr	r3, [r7, #4]
 800a8c2:	2200      	movs	r2, #0
 800a8c4:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800a8c8:	6878      	ldr	r0, [r7, #4]
 800a8ca:	f7f7 fbcd 	bl	8002068 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800a8ce:	687b      	ldr	r3, [r7, #4]
 800a8d0:	2224      	movs	r2, #36	@ 0x24
 800a8d2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 800a8d6:	687b      	ldr	r3, [r7, #4]
 800a8d8:	681b      	ldr	r3, [r3, #0]
 800a8da:	681a      	ldr	r2, [r3, #0]
 800a8dc:	687b      	ldr	r3, [r7, #4]
 800a8de:	681b      	ldr	r3, [r3, #0]
 800a8e0:	f022 0201 	bic.w	r2, r2, #1
 800a8e4:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800a8e6:	687b      	ldr	r3, [r7, #4]
 800a8e8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a8ea:	2b00      	cmp	r3, #0
 800a8ec:	d002      	beq.n	800a8f4 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 800a8ee:	6878      	ldr	r0, [r7, #4]
 800a8f0:	f000 fd90 	bl	800b414 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800a8f4:	6878      	ldr	r0, [r7, #4]
 800a8f6:	f000 f825 	bl	800a944 <UART_SetConfig>
 800a8fa:	4603      	mov	r3, r0
 800a8fc:	2b01      	cmp	r3, #1
 800a8fe:	d101      	bne.n	800a904 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 800a900:	2301      	movs	r3, #1
 800a902:	e01b      	b.n	800a93c <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800a904:	687b      	ldr	r3, [r7, #4]
 800a906:	681b      	ldr	r3, [r3, #0]
 800a908:	685a      	ldr	r2, [r3, #4]
 800a90a:	687b      	ldr	r3, [r7, #4]
 800a90c:	681b      	ldr	r3, [r3, #0]
 800a90e:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800a912:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800a914:	687b      	ldr	r3, [r7, #4]
 800a916:	681b      	ldr	r3, [r3, #0]
 800a918:	689a      	ldr	r2, [r3, #8]
 800a91a:	687b      	ldr	r3, [r7, #4]
 800a91c:	681b      	ldr	r3, [r3, #0]
 800a91e:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800a922:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800a924:	687b      	ldr	r3, [r7, #4]
 800a926:	681b      	ldr	r3, [r3, #0]
 800a928:	681a      	ldr	r2, [r3, #0]
 800a92a:	687b      	ldr	r3, [r7, #4]
 800a92c:	681b      	ldr	r3, [r3, #0]
 800a92e:	f042 0201 	orr.w	r2, r2, #1
 800a932:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800a934:	6878      	ldr	r0, [r7, #4]
 800a936:	f000 fe0f 	bl	800b558 <UART_CheckIdleState>
 800a93a:	4603      	mov	r3, r0
}
 800a93c:	4618      	mov	r0, r3
 800a93e:	3708      	adds	r7, #8
 800a940:	46bd      	mov	sp, r7
 800a942:	bd80      	pop	{r7, pc}

0800a944 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800a944:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800a948:	b092      	sub	sp, #72	@ 0x48
 800a94a:	af00      	add	r7, sp, #0
 800a94c:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800a94e:	2300      	movs	r3, #0
 800a950:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800a954:	697b      	ldr	r3, [r7, #20]
 800a956:	689a      	ldr	r2, [r3, #8]
 800a958:	697b      	ldr	r3, [r7, #20]
 800a95a:	691b      	ldr	r3, [r3, #16]
 800a95c:	431a      	orrs	r2, r3
 800a95e:	697b      	ldr	r3, [r7, #20]
 800a960:	695b      	ldr	r3, [r3, #20]
 800a962:	431a      	orrs	r2, r3
 800a964:	697b      	ldr	r3, [r7, #20]
 800a966:	69db      	ldr	r3, [r3, #28]
 800a968:	4313      	orrs	r3, r2
 800a96a:	647b      	str	r3, [r7, #68]	@ 0x44
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800a96c:	697b      	ldr	r3, [r7, #20]
 800a96e:	681b      	ldr	r3, [r3, #0]
 800a970:	681a      	ldr	r2, [r3, #0]
 800a972:	4bbe      	ldr	r3, [pc, #760]	@ (800ac6c <UART_SetConfig+0x328>)
 800a974:	4013      	ands	r3, r2
 800a976:	697a      	ldr	r2, [r7, #20]
 800a978:	6812      	ldr	r2, [r2, #0]
 800a97a:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800a97c:	430b      	orrs	r3, r1
 800a97e:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800a980:	697b      	ldr	r3, [r7, #20]
 800a982:	681b      	ldr	r3, [r3, #0]
 800a984:	685b      	ldr	r3, [r3, #4]
 800a986:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800a98a:	697b      	ldr	r3, [r7, #20]
 800a98c:	68da      	ldr	r2, [r3, #12]
 800a98e:	697b      	ldr	r3, [r7, #20]
 800a990:	681b      	ldr	r3, [r3, #0]
 800a992:	430a      	orrs	r2, r1
 800a994:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800a996:	697b      	ldr	r3, [r7, #20]
 800a998:	699b      	ldr	r3, [r3, #24]
 800a99a:	647b      	str	r3, [r7, #68]	@ 0x44

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800a99c:	697b      	ldr	r3, [r7, #20]
 800a99e:	681b      	ldr	r3, [r3, #0]
 800a9a0:	4ab3      	ldr	r2, [pc, #716]	@ (800ac70 <UART_SetConfig+0x32c>)
 800a9a2:	4293      	cmp	r3, r2
 800a9a4:	d004      	beq.n	800a9b0 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800a9a6:	697b      	ldr	r3, [r7, #20]
 800a9a8:	6a1b      	ldr	r3, [r3, #32]
 800a9aa:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800a9ac:	4313      	orrs	r3, r2
 800a9ae:	647b      	str	r3, [r7, #68]	@ 0x44
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800a9b0:	697b      	ldr	r3, [r7, #20]
 800a9b2:	681b      	ldr	r3, [r3, #0]
 800a9b4:	689a      	ldr	r2, [r3, #8]
 800a9b6:	4baf      	ldr	r3, [pc, #700]	@ (800ac74 <UART_SetConfig+0x330>)
 800a9b8:	4013      	ands	r3, r2
 800a9ba:	697a      	ldr	r2, [r7, #20]
 800a9bc:	6812      	ldr	r2, [r2, #0]
 800a9be:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800a9c0:	430b      	orrs	r3, r1
 800a9c2:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800a9c4:	697b      	ldr	r3, [r7, #20]
 800a9c6:	681b      	ldr	r3, [r3, #0]
 800a9c8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a9ca:	f023 010f 	bic.w	r1, r3, #15
 800a9ce:	697b      	ldr	r3, [r7, #20]
 800a9d0:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800a9d2:	697b      	ldr	r3, [r7, #20]
 800a9d4:	681b      	ldr	r3, [r3, #0]
 800a9d6:	430a      	orrs	r2, r1
 800a9d8:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800a9da:	697b      	ldr	r3, [r7, #20]
 800a9dc:	681b      	ldr	r3, [r3, #0]
 800a9de:	4aa6      	ldr	r2, [pc, #664]	@ (800ac78 <UART_SetConfig+0x334>)
 800a9e0:	4293      	cmp	r3, r2
 800a9e2:	d177      	bne.n	800aad4 <UART_SetConfig+0x190>
 800a9e4:	4ba5      	ldr	r3, [pc, #660]	@ (800ac7c <UART_SetConfig+0x338>)
 800a9e6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a9e8:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800a9ec:	2b28      	cmp	r3, #40	@ 0x28
 800a9ee:	d86d      	bhi.n	800aacc <UART_SetConfig+0x188>
 800a9f0:	a201      	add	r2, pc, #4	@ (adr r2, 800a9f8 <UART_SetConfig+0xb4>)
 800a9f2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a9f6:	bf00      	nop
 800a9f8:	0800aa9d 	.word	0x0800aa9d
 800a9fc:	0800aacd 	.word	0x0800aacd
 800aa00:	0800aacd 	.word	0x0800aacd
 800aa04:	0800aacd 	.word	0x0800aacd
 800aa08:	0800aacd 	.word	0x0800aacd
 800aa0c:	0800aacd 	.word	0x0800aacd
 800aa10:	0800aacd 	.word	0x0800aacd
 800aa14:	0800aacd 	.word	0x0800aacd
 800aa18:	0800aaa5 	.word	0x0800aaa5
 800aa1c:	0800aacd 	.word	0x0800aacd
 800aa20:	0800aacd 	.word	0x0800aacd
 800aa24:	0800aacd 	.word	0x0800aacd
 800aa28:	0800aacd 	.word	0x0800aacd
 800aa2c:	0800aacd 	.word	0x0800aacd
 800aa30:	0800aacd 	.word	0x0800aacd
 800aa34:	0800aacd 	.word	0x0800aacd
 800aa38:	0800aaad 	.word	0x0800aaad
 800aa3c:	0800aacd 	.word	0x0800aacd
 800aa40:	0800aacd 	.word	0x0800aacd
 800aa44:	0800aacd 	.word	0x0800aacd
 800aa48:	0800aacd 	.word	0x0800aacd
 800aa4c:	0800aacd 	.word	0x0800aacd
 800aa50:	0800aacd 	.word	0x0800aacd
 800aa54:	0800aacd 	.word	0x0800aacd
 800aa58:	0800aab5 	.word	0x0800aab5
 800aa5c:	0800aacd 	.word	0x0800aacd
 800aa60:	0800aacd 	.word	0x0800aacd
 800aa64:	0800aacd 	.word	0x0800aacd
 800aa68:	0800aacd 	.word	0x0800aacd
 800aa6c:	0800aacd 	.word	0x0800aacd
 800aa70:	0800aacd 	.word	0x0800aacd
 800aa74:	0800aacd 	.word	0x0800aacd
 800aa78:	0800aabd 	.word	0x0800aabd
 800aa7c:	0800aacd 	.word	0x0800aacd
 800aa80:	0800aacd 	.word	0x0800aacd
 800aa84:	0800aacd 	.word	0x0800aacd
 800aa88:	0800aacd 	.word	0x0800aacd
 800aa8c:	0800aacd 	.word	0x0800aacd
 800aa90:	0800aacd 	.word	0x0800aacd
 800aa94:	0800aacd 	.word	0x0800aacd
 800aa98:	0800aac5 	.word	0x0800aac5
 800aa9c:	2301      	movs	r3, #1
 800aa9e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800aaa2:	e222      	b.n	800aeea <UART_SetConfig+0x5a6>
 800aaa4:	2304      	movs	r3, #4
 800aaa6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800aaaa:	e21e      	b.n	800aeea <UART_SetConfig+0x5a6>
 800aaac:	2308      	movs	r3, #8
 800aaae:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800aab2:	e21a      	b.n	800aeea <UART_SetConfig+0x5a6>
 800aab4:	2310      	movs	r3, #16
 800aab6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800aaba:	e216      	b.n	800aeea <UART_SetConfig+0x5a6>
 800aabc:	2320      	movs	r3, #32
 800aabe:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800aac2:	e212      	b.n	800aeea <UART_SetConfig+0x5a6>
 800aac4:	2340      	movs	r3, #64	@ 0x40
 800aac6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800aaca:	e20e      	b.n	800aeea <UART_SetConfig+0x5a6>
 800aacc:	2380      	movs	r3, #128	@ 0x80
 800aace:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800aad2:	e20a      	b.n	800aeea <UART_SetConfig+0x5a6>
 800aad4:	697b      	ldr	r3, [r7, #20]
 800aad6:	681b      	ldr	r3, [r3, #0]
 800aad8:	4a69      	ldr	r2, [pc, #420]	@ (800ac80 <UART_SetConfig+0x33c>)
 800aada:	4293      	cmp	r3, r2
 800aadc:	d130      	bne.n	800ab40 <UART_SetConfig+0x1fc>
 800aade:	4b67      	ldr	r3, [pc, #412]	@ (800ac7c <UART_SetConfig+0x338>)
 800aae0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800aae2:	f003 0307 	and.w	r3, r3, #7
 800aae6:	2b05      	cmp	r3, #5
 800aae8:	d826      	bhi.n	800ab38 <UART_SetConfig+0x1f4>
 800aaea:	a201      	add	r2, pc, #4	@ (adr r2, 800aaf0 <UART_SetConfig+0x1ac>)
 800aaec:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800aaf0:	0800ab09 	.word	0x0800ab09
 800aaf4:	0800ab11 	.word	0x0800ab11
 800aaf8:	0800ab19 	.word	0x0800ab19
 800aafc:	0800ab21 	.word	0x0800ab21
 800ab00:	0800ab29 	.word	0x0800ab29
 800ab04:	0800ab31 	.word	0x0800ab31
 800ab08:	2300      	movs	r3, #0
 800ab0a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ab0e:	e1ec      	b.n	800aeea <UART_SetConfig+0x5a6>
 800ab10:	2304      	movs	r3, #4
 800ab12:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ab16:	e1e8      	b.n	800aeea <UART_SetConfig+0x5a6>
 800ab18:	2308      	movs	r3, #8
 800ab1a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ab1e:	e1e4      	b.n	800aeea <UART_SetConfig+0x5a6>
 800ab20:	2310      	movs	r3, #16
 800ab22:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ab26:	e1e0      	b.n	800aeea <UART_SetConfig+0x5a6>
 800ab28:	2320      	movs	r3, #32
 800ab2a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ab2e:	e1dc      	b.n	800aeea <UART_SetConfig+0x5a6>
 800ab30:	2340      	movs	r3, #64	@ 0x40
 800ab32:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ab36:	e1d8      	b.n	800aeea <UART_SetConfig+0x5a6>
 800ab38:	2380      	movs	r3, #128	@ 0x80
 800ab3a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ab3e:	e1d4      	b.n	800aeea <UART_SetConfig+0x5a6>
 800ab40:	697b      	ldr	r3, [r7, #20]
 800ab42:	681b      	ldr	r3, [r3, #0]
 800ab44:	4a4f      	ldr	r2, [pc, #316]	@ (800ac84 <UART_SetConfig+0x340>)
 800ab46:	4293      	cmp	r3, r2
 800ab48:	d130      	bne.n	800abac <UART_SetConfig+0x268>
 800ab4a:	4b4c      	ldr	r3, [pc, #304]	@ (800ac7c <UART_SetConfig+0x338>)
 800ab4c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800ab4e:	f003 0307 	and.w	r3, r3, #7
 800ab52:	2b05      	cmp	r3, #5
 800ab54:	d826      	bhi.n	800aba4 <UART_SetConfig+0x260>
 800ab56:	a201      	add	r2, pc, #4	@ (adr r2, 800ab5c <UART_SetConfig+0x218>)
 800ab58:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ab5c:	0800ab75 	.word	0x0800ab75
 800ab60:	0800ab7d 	.word	0x0800ab7d
 800ab64:	0800ab85 	.word	0x0800ab85
 800ab68:	0800ab8d 	.word	0x0800ab8d
 800ab6c:	0800ab95 	.word	0x0800ab95
 800ab70:	0800ab9d 	.word	0x0800ab9d
 800ab74:	2300      	movs	r3, #0
 800ab76:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ab7a:	e1b6      	b.n	800aeea <UART_SetConfig+0x5a6>
 800ab7c:	2304      	movs	r3, #4
 800ab7e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ab82:	e1b2      	b.n	800aeea <UART_SetConfig+0x5a6>
 800ab84:	2308      	movs	r3, #8
 800ab86:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ab8a:	e1ae      	b.n	800aeea <UART_SetConfig+0x5a6>
 800ab8c:	2310      	movs	r3, #16
 800ab8e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ab92:	e1aa      	b.n	800aeea <UART_SetConfig+0x5a6>
 800ab94:	2320      	movs	r3, #32
 800ab96:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ab9a:	e1a6      	b.n	800aeea <UART_SetConfig+0x5a6>
 800ab9c:	2340      	movs	r3, #64	@ 0x40
 800ab9e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800aba2:	e1a2      	b.n	800aeea <UART_SetConfig+0x5a6>
 800aba4:	2380      	movs	r3, #128	@ 0x80
 800aba6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800abaa:	e19e      	b.n	800aeea <UART_SetConfig+0x5a6>
 800abac:	697b      	ldr	r3, [r7, #20]
 800abae:	681b      	ldr	r3, [r3, #0]
 800abb0:	4a35      	ldr	r2, [pc, #212]	@ (800ac88 <UART_SetConfig+0x344>)
 800abb2:	4293      	cmp	r3, r2
 800abb4:	d130      	bne.n	800ac18 <UART_SetConfig+0x2d4>
 800abb6:	4b31      	ldr	r3, [pc, #196]	@ (800ac7c <UART_SetConfig+0x338>)
 800abb8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800abba:	f003 0307 	and.w	r3, r3, #7
 800abbe:	2b05      	cmp	r3, #5
 800abc0:	d826      	bhi.n	800ac10 <UART_SetConfig+0x2cc>
 800abc2:	a201      	add	r2, pc, #4	@ (adr r2, 800abc8 <UART_SetConfig+0x284>)
 800abc4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800abc8:	0800abe1 	.word	0x0800abe1
 800abcc:	0800abe9 	.word	0x0800abe9
 800abd0:	0800abf1 	.word	0x0800abf1
 800abd4:	0800abf9 	.word	0x0800abf9
 800abd8:	0800ac01 	.word	0x0800ac01
 800abdc:	0800ac09 	.word	0x0800ac09
 800abe0:	2300      	movs	r3, #0
 800abe2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800abe6:	e180      	b.n	800aeea <UART_SetConfig+0x5a6>
 800abe8:	2304      	movs	r3, #4
 800abea:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800abee:	e17c      	b.n	800aeea <UART_SetConfig+0x5a6>
 800abf0:	2308      	movs	r3, #8
 800abf2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800abf6:	e178      	b.n	800aeea <UART_SetConfig+0x5a6>
 800abf8:	2310      	movs	r3, #16
 800abfa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800abfe:	e174      	b.n	800aeea <UART_SetConfig+0x5a6>
 800ac00:	2320      	movs	r3, #32
 800ac02:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ac06:	e170      	b.n	800aeea <UART_SetConfig+0x5a6>
 800ac08:	2340      	movs	r3, #64	@ 0x40
 800ac0a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ac0e:	e16c      	b.n	800aeea <UART_SetConfig+0x5a6>
 800ac10:	2380      	movs	r3, #128	@ 0x80
 800ac12:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ac16:	e168      	b.n	800aeea <UART_SetConfig+0x5a6>
 800ac18:	697b      	ldr	r3, [r7, #20]
 800ac1a:	681b      	ldr	r3, [r3, #0]
 800ac1c:	4a1b      	ldr	r2, [pc, #108]	@ (800ac8c <UART_SetConfig+0x348>)
 800ac1e:	4293      	cmp	r3, r2
 800ac20:	d142      	bne.n	800aca8 <UART_SetConfig+0x364>
 800ac22:	4b16      	ldr	r3, [pc, #88]	@ (800ac7c <UART_SetConfig+0x338>)
 800ac24:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800ac26:	f003 0307 	and.w	r3, r3, #7
 800ac2a:	2b05      	cmp	r3, #5
 800ac2c:	d838      	bhi.n	800aca0 <UART_SetConfig+0x35c>
 800ac2e:	a201      	add	r2, pc, #4	@ (adr r2, 800ac34 <UART_SetConfig+0x2f0>)
 800ac30:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ac34:	0800ac4d 	.word	0x0800ac4d
 800ac38:	0800ac55 	.word	0x0800ac55
 800ac3c:	0800ac5d 	.word	0x0800ac5d
 800ac40:	0800ac65 	.word	0x0800ac65
 800ac44:	0800ac91 	.word	0x0800ac91
 800ac48:	0800ac99 	.word	0x0800ac99
 800ac4c:	2300      	movs	r3, #0
 800ac4e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ac52:	e14a      	b.n	800aeea <UART_SetConfig+0x5a6>
 800ac54:	2304      	movs	r3, #4
 800ac56:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ac5a:	e146      	b.n	800aeea <UART_SetConfig+0x5a6>
 800ac5c:	2308      	movs	r3, #8
 800ac5e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ac62:	e142      	b.n	800aeea <UART_SetConfig+0x5a6>
 800ac64:	2310      	movs	r3, #16
 800ac66:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ac6a:	e13e      	b.n	800aeea <UART_SetConfig+0x5a6>
 800ac6c:	cfff69f3 	.word	0xcfff69f3
 800ac70:	58000c00 	.word	0x58000c00
 800ac74:	11fff4ff 	.word	0x11fff4ff
 800ac78:	40011000 	.word	0x40011000
 800ac7c:	58024400 	.word	0x58024400
 800ac80:	40004400 	.word	0x40004400
 800ac84:	40004800 	.word	0x40004800
 800ac88:	40004c00 	.word	0x40004c00
 800ac8c:	40005000 	.word	0x40005000
 800ac90:	2320      	movs	r3, #32
 800ac92:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ac96:	e128      	b.n	800aeea <UART_SetConfig+0x5a6>
 800ac98:	2340      	movs	r3, #64	@ 0x40
 800ac9a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ac9e:	e124      	b.n	800aeea <UART_SetConfig+0x5a6>
 800aca0:	2380      	movs	r3, #128	@ 0x80
 800aca2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800aca6:	e120      	b.n	800aeea <UART_SetConfig+0x5a6>
 800aca8:	697b      	ldr	r3, [r7, #20]
 800acaa:	681b      	ldr	r3, [r3, #0]
 800acac:	4acb      	ldr	r2, [pc, #812]	@ (800afdc <UART_SetConfig+0x698>)
 800acae:	4293      	cmp	r3, r2
 800acb0:	d176      	bne.n	800ada0 <UART_SetConfig+0x45c>
 800acb2:	4bcb      	ldr	r3, [pc, #812]	@ (800afe0 <UART_SetConfig+0x69c>)
 800acb4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800acb6:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800acba:	2b28      	cmp	r3, #40	@ 0x28
 800acbc:	d86c      	bhi.n	800ad98 <UART_SetConfig+0x454>
 800acbe:	a201      	add	r2, pc, #4	@ (adr r2, 800acc4 <UART_SetConfig+0x380>)
 800acc0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800acc4:	0800ad69 	.word	0x0800ad69
 800acc8:	0800ad99 	.word	0x0800ad99
 800accc:	0800ad99 	.word	0x0800ad99
 800acd0:	0800ad99 	.word	0x0800ad99
 800acd4:	0800ad99 	.word	0x0800ad99
 800acd8:	0800ad99 	.word	0x0800ad99
 800acdc:	0800ad99 	.word	0x0800ad99
 800ace0:	0800ad99 	.word	0x0800ad99
 800ace4:	0800ad71 	.word	0x0800ad71
 800ace8:	0800ad99 	.word	0x0800ad99
 800acec:	0800ad99 	.word	0x0800ad99
 800acf0:	0800ad99 	.word	0x0800ad99
 800acf4:	0800ad99 	.word	0x0800ad99
 800acf8:	0800ad99 	.word	0x0800ad99
 800acfc:	0800ad99 	.word	0x0800ad99
 800ad00:	0800ad99 	.word	0x0800ad99
 800ad04:	0800ad79 	.word	0x0800ad79
 800ad08:	0800ad99 	.word	0x0800ad99
 800ad0c:	0800ad99 	.word	0x0800ad99
 800ad10:	0800ad99 	.word	0x0800ad99
 800ad14:	0800ad99 	.word	0x0800ad99
 800ad18:	0800ad99 	.word	0x0800ad99
 800ad1c:	0800ad99 	.word	0x0800ad99
 800ad20:	0800ad99 	.word	0x0800ad99
 800ad24:	0800ad81 	.word	0x0800ad81
 800ad28:	0800ad99 	.word	0x0800ad99
 800ad2c:	0800ad99 	.word	0x0800ad99
 800ad30:	0800ad99 	.word	0x0800ad99
 800ad34:	0800ad99 	.word	0x0800ad99
 800ad38:	0800ad99 	.word	0x0800ad99
 800ad3c:	0800ad99 	.word	0x0800ad99
 800ad40:	0800ad99 	.word	0x0800ad99
 800ad44:	0800ad89 	.word	0x0800ad89
 800ad48:	0800ad99 	.word	0x0800ad99
 800ad4c:	0800ad99 	.word	0x0800ad99
 800ad50:	0800ad99 	.word	0x0800ad99
 800ad54:	0800ad99 	.word	0x0800ad99
 800ad58:	0800ad99 	.word	0x0800ad99
 800ad5c:	0800ad99 	.word	0x0800ad99
 800ad60:	0800ad99 	.word	0x0800ad99
 800ad64:	0800ad91 	.word	0x0800ad91
 800ad68:	2301      	movs	r3, #1
 800ad6a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ad6e:	e0bc      	b.n	800aeea <UART_SetConfig+0x5a6>
 800ad70:	2304      	movs	r3, #4
 800ad72:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ad76:	e0b8      	b.n	800aeea <UART_SetConfig+0x5a6>
 800ad78:	2308      	movs	r3, #8
 800ad7a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ad7e:	e0b4      	b.n	800aeea <UART_SetConfig+0x5a6>
 800ad80:	2310      	movs	r3, #16
 800ad82:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ad86:	e0b0      	b.n	800aeea <UART_SetConfig+0x5a6>
 800ad88:	2320      	movs	r3, #32
 800ad8a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ad8e:	e0ac      	b.n	800aeea <UART_SetConfig+0x5a6>
 800ad90:	2340      	movs	r3, #64	@ 0x40
 800ad92:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ad96:	e0a8      	b.n	800aeea <UART_SetConfig+0x5a6>
 800ad98:	2380      	movs	r3, #128	@ 0x80
 800ad9a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ad9e:	e0a4      	b.n	800aeea <UART_SetConfig+0x5a6>
 800ada0:	697b      	ldr	r3, [r7, #20]
 800ada2:	681b      	ldr	r3, [r3, #0]
 800ada4:	4a8f      	ldr	r2, [pc, #572]	@ (800afe4 <UART_SetConfig+0x6a0>)
 800ada6:	4293      	cmp	r3, r2
 800ada8:	d130      	bne.n	800ae0c <UART_SetConfig+0x4c8>
 800adaa:	4b8d      	ldr	r3, [pc, #564]	@ (800afe0 <UART_SetConfig+0x69c>)
 800adac:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800adae:	f003 0307 	and.w	r3, r3, #7
 800adb2:	2b05      	cmp	r3, #5
 800adb4:	d826      	bhi.n	800ae04 <UART_SetConfig+0x4c0>
 800adb6:	a201      	add	r2, pc, #4	@ (adr r2, 800adbc <UART_SetConfig+0x478>)
 800adb8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800adbc:	0800add5 	.word	0x0800add5
 800adc0:	0800addd 	.word	0x0800addd
 800adc4:	0800ade5 	.word	0x0800ade5
 800adc8:	0800aded 	.word	0x0800aded
 800adcc:	0800adf5 	.word	0x0800adf5
 800add0:	0800adfd 	.word	0x0800adfd
 800add4:	2300      	movs	r3, #0
 800add6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800adda:	e086      	b.n	800aeea <UART_SetConfig+0x5a6>
 800addc:	2304      	movs	r3, #4
 800adde:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ade2:	e082      	b.n	800aeea <UART_SetConfig+0x5a6>
 800ade4:	2308      	movs	r3, #8
 800ade6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800adea:	e07e      	b.n	800aeea <UART_SetConfig+0x5a6>
 800adec:	2310      	movs	r3, #16
 800adee:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800adf2:	e07a      	b.n	800aeea <UART_SetConfig+0x5a6>
 800adf4:	2320      	movs	r3, #32
 800adf6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800adfa:	e076      	b.n	800aeea <UART_SetConfig+0x5a6>
 800adfc:	2340      	movs	r3, #64	@ 0x40
 800adfe:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ae02:	e072      	b.n	800aeea <UART_SetConfig+0x5a6>
 800ae04:	2380      	movs	r3, #128	@ 0x80
 800ae06:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ae0a:	e06e      	b.n	800aeea <UART_SetConfig+0x5a6>
 800ae0c:	697b      	ldr	r3, [r7, #20]
 800ae0e:	681b      	ldr	r3, [r3, #0]
 800ae10:	4a75      	ldr	r2, [pc, #468]	@ (800afe8 <UART_SetConfig+0x6a4>)
 800ae12:	4293      	cmp	r3, r2
 800ae14:	d130      	bne.n	800ae78 <UART_SetConfig+0x534>
 800ae16:	4b72      	ldr	r3, [pc, #456]	@ (800afe0 <UART_SetConfig+0x69c>)
 800ae18:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800ae1a:	f003 0307 	and.w	r3, r3, #7
 800ae1e:	2b05      	cmp	r3, #5
 800ae20:	d826      	bhi.n	800ae70 <UART_SetConfig+0x52c>
 800ae22:	a201      	add	r2, pc, #4	@ (adr r2, 800ae28 <UART_SetConfig+0x4e4>)
 800ae24:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ae28:	0800ae41 	.word	0x0800ae41
 800ae2c:	0800ae49 	.word	0x0800ae49
 800ae30:	0800ae51 	.word	0x0800ae51
 800ae34:	0800ae59 	.word	0x0800ae59
 800ae38:	0800ae61 	.word	0x0800ae61
 800ae3c:	0800ae69 	.word	0x0800ae69
 800ae40:	2300      	movs	r3, #0
 800ae42:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ae46:	e050      	b.n	800aeea <UART_SetConfig+0x5a6>
 800ae48:	2304      	movs	r3, #4
 800ae4a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ae4e:	e04c      	b.n	800aeea <UART_SetConfig+0x5a6>
 800ae50:	2308      	movs	r3, #8
 800ae52:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ae56:	e048      	b.n	800aeea <UART_SetConfig+0x5a6>
 800ae58:	2310      	movs	r3, #16
 800ae5a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ae5e:	e044      	b.n	800aeea <UART_SetConfig+0x5a6>
 800ae60:	2320      	movs	r3, #32
 800ae62:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ae66:	e040      	b.n	800aeea <UART_SetConfig+0x5a6>
 800ae68:	2340      	movs	r3, #64	@ 0x40
 800ae6a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ae6e:	e03c      	b.n	800aeea <UART_SetConfig+0x5a6>
 800ae70:	2380      	movs	r3, #128	@ 0x80
 800ae72:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ae76:	e038      	b.n	800aeea <UART_SetConfig+0x5a6>
 800ae78:	697b      	ldr	r3, [r7, #20]
 800ae7a:	681b      	ldr	r3, [r3, #0]
 800ae7c:	4a5b      	ldr	r2, [pc, #364]	@ (800afec <UART_SetConfig+0x6a8>)
 800ae7e:	4293      	cmp	r3, r2
 800ae80:	d130      	bne.n	800aee4 <UART_SetConfig+0x5a0>
 800ae82:	4b57      	ldr	r3, [pc, #348]	@ (800afe0 <UART_SetConfig+0x69c>)
 800ae84:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800ae86:	f003 0307 	and.w	r3, r3, #7
 800ae8a:	2b05      	cmp	r3, #5
 800ae8c:	d826      	bhi.n	800aedc <UART_SetConfig+0x598>
 800ae8e:	a201      	add	r2, pc, #4	@ (adr r2, 800ae94 <UART_SetConfig+0x550>)
 800ae90:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ae94:	0800aead 	.word	0x0800aead
 800ae98:	0800aeb5 	.word	0x0800aeb5
 800ae9c:	0800aebd 	.word	0x0800aebd
 800aea0:	0800aec5 	.word	0x0800aec5
 800aea4:	0800aecd 	.word	0x0800aecd
 800aea8:	0800aed5 	.word	0x0800aed5
 800aeac:	2302      	movs	r3, #2
 800aeae:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800aeb2:	e01a      	b.n	800aeea <UART_SetConfig+0x5a6>
 800aeb4:	2304      	movs	r3, #4
 800aeb6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800aeba:	e016      	b.n	800aeea <UART_SetConfig+0x5a6>
 800aebc:	2308      	movs	r3, #8
 800aebe:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800aec2:	e012      	b.n	800aeea <UART_SetConfig+0x5a6>
 800aec4:	2310      	movs	r3, #16
 800aec6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800aeca:	e00e      	b.n	800aeea <UART_SetConfig+0x5a6>
 800aecc:	2320      	movs	r3, #32
 800aece:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800aed2:	e00a      	b.n	800aeea <UART_SetConfig+0x5a6>
 800aed4:	2340      	movs	r3, #64	@ 0x40
 800aed6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800aeda:	e006      	b.n	800aeea <UART_SetConfig+0x5a6>
 800aedc:	2380      	movs	r3, #128	@ 0x80
 800aede:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800aee2:	e002      	b.n	800aeea <UART_SetConfig+0x5a6>
 800aee4:	2380      	movs	r3, #128	@ 0x80
 800aee6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800aeea:	697b      	ldr	r3, [r7, #20]
 800aeec:	681b      	ldr	r3, [r3, #0]
 800aeee:	4a3f      	ldr	r2, [pc, #252]	@ (800afec <UART_SetConfig+0x6a8>)
 800aef0:	4293      	cmp	r3, r2
 800aef2:	f040 80f8 	bne.w	800b0e6 <UART_SetConfig+0x7a2>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800aef6:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800aefa:	2b20      	cmp	r3, #32
 800aefc:	dc46      	bgt.n	800af8c <UART_SetConfig+0x648>
 800aefe:	2b02      	cmp	r3, #2
 800af00:	f2c0 8082 	blt.w	800b008 <UART_SetConfig+0x6c4>
 800af04:	3b02      	subs	r3, #2
 800af06:	2b1e      	cmp	r3, #30
 800af08:	d87e      	bhi.n	800b008 <UART_SetConfig+0x6c4>
 800af0a:	a201      	add	r2, pc, #4	@ (adr r2, 800af10 <UART_SetConfig+0x5cc>)
 800af0c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800af10:	0800af93 	.word	0x0800af93
 800af14:	0800b009 	.word	0x0800b009
 800af18:	0800af9b 	.word	0x0800af9b
 800af1c:	0800b009 	.word	0x0800b009
 800af20:	0800b009 	.word	0x0800b009
 800af24:	0800b009 	.word	0x0800b009
 800af28:	0800afab 	.word	0x0800afab
 800af2c:	0800b009 	.word	0x0800b009
 800af30:	0800b009 	.word	0x0800b009
 800af34:	0800b009 	.word	0x0800b009
 800af38:	0800b009 	.word	0x0800b009
 800af3c:	0800b009 	.word	0x0800b009
 800af40:	0800b009 	.word	0x0800b009
 800af44:	0800b009 	.word	0x0800b009
 800af48:	0800afbb 	.word	0x0800afbb
 800af4c:	0800b009 	.word	0x0800b009
 800af50:	0800b009 	.word	0x0800b009
 800af54:	0800b009 	.word	0x0800b009
 800af58:	0800b009 	.word	0x0800b009
 800af5c:	0800b009 	.word	0x0800b009
 800af60:	0800b009 	.word	0x0800b009
 800af64:	0800b009 	.word	0x0800b009
 800af68:	0800b009 	.word	0x0800b009
 800af6c:	0800b009 	.word	0x0800b009
 800af70:	0800b009 	.word	0x0800b009
 800af74:	0800b009 	.word	0x0800b009
 800af78:	0800b009 	.word	0x0800b009
 800af7c:	0800b009 	.word	0x0800b009
 800af80:	0800b009 	.word	0x0800b009
 800af84:	0800b009 	.word	0x0800b009
 800af88:	0800affb 	.word	0x0800affb
 800af8c:	2b40      	cmp	r3, #64	@ 0x40
 800af8e:	d037      	beq.n	800b000 <UART_SetConfig+0x6bc>
 800af90:	e03a      	b.n	800b008 <UART_SetConfig+0x6c4>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 800af92:	f7fc ffa3 	bl	8007edc <HAL_RCCEx_GetD3PCLK1Freq>
 800af96:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800af98:	e03c      	b.n	800b014 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800af9a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800af9e:	4618      	mov	r0, r3
 800afa0:	f7fc ffb2 	bl	8007f08 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800afa4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800afa6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800afa8:	e034      	b.n	800b014 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800afaa:	f107 0318 	add.w	r3, r7, #24
 800afae:	4618      	mov	r0, r3
 800afb0:	f7fd f8fe 	bl	80081b0 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800afb4:	69fb      	ldr	r3, [r7, #28]
 800afb6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800afb8:	e02c      	b.n	800b014 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800afba:	4b09      	ldr	r3, [pc, #36]	@ (800afe0 <UART_SetConfig+0x69c>)
 800afbc:	681b      	ldr	r3, [r3, #0]
 800afbe:	f003 0320 	and.w	r3, r3, #32
 800afc2:	2b00      	cmp	r3, #0
 800afc4:	d016      	beq.n	800aff4 <UART_SetConfig+0x6b0>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800afc6:	4b06      	ldr	r3, [pc, #24]	@ (800afe0 <UART_SetConfig+0x69c>)
 800afc8:	681b      	ldr	r3, [r3, #0]
 800afca:	08db      	lsrs	r3, r3, #3
 800afcc:	f003 0303 	and.w	r3, r3, #3
 800afd0:	4a07      	ldr	r2, [pc, #28]	@ (800aff0 <UART_SetConfig+0x6ac>)
 800afd2:	fa22 f303 	lsr.w	r3, r2, r3
 800afd6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800afd8:	e01c      	b.n	800b014 <UART_SetConfig+0x6d0>
 800afda:	bf00      	nop
 800afdc:	40011400 	.word	0x40011400
 800afe0:	58024400 	.word	0x58024400
 800afe4:	40007800 	.word	0x40007800
 800afe8:	40007c00 	.word	0x40007c00
 800afec:	58000c00 	.word	0x58000c00
 800aff0:	03d09000 	.word	0x03d09000
          pclk = (uint32_t) HSI_VALUE;
 800aff4:	4b9d      	ldr	r3, [pc, #628]	@ (800b26c <UART_SetConfig+0x928>)
 800aff6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800aff8:	e00c      	b.n	800b014 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800affa:	4b9d      	ldr	r3, [pc, #628]	@ (800b270 <UART_SetConfig+0x92c>)
 800affc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800affe:	e009      	b.n	800b014 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800b000:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800b004:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b006:	e005      	b.n	800b014 <UART_SetConfig+0x6d0>
      default:
        pclk = 0U;
 800b008:	2300      	movs	r3, #0
 800b00a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 800b00c:	2301      	movs	r3, #1
 800b00e:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 800b012:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800b014:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b016:	2b00      	cmp	r3, #0
 800b018:	f000 81de 	beq.w	800b3d8 <UART_SetConfig+0xa94>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800b01c:	697b      	ldr	r3, [r7, #20]
 800b01e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b020:	4a94      	ldr	r2, [pc, #592]	@ (800b274 <UART_SetConfig+0x930>)
 800b022:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800b026:	461a      	mov	r2, r3
 800b028:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b02a:	fbb3 f3f2 	udiv	r3, r3, r2
 800b02e:	633b      	str	r3, [r7, #48]	@ 0x30

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800b030:	697b      	ldr	r3, [r7, #20]
 800b032:	685a      	ldr	r2, [r3, #4]
 800b034:	4613      	mov	r3, r2
 800b036:	005b      	lsls	r3, r3, #1
 800b038:	4413      	add	r3, r2
 800b03a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800b03c:	429a      	cmp	r2, r3
 800b03e:	d305      	bcc.n	800b04c <UART_SetConfig+0x708>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800b040:	697b      	ldr	r3, [r7, #20]
 800b042:	685b      	ldr	r3, [r3, #4]
 800b044:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800b046:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800b048:	429a      	cmp	r2, r3
 800b04a:	d903      	bls.n	800b054 <UART_SetConfig+0x710>
      {
        ret = HAL_ERROR;
 800b04c:	2301      	movs	r3, #1
 800b04e:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 800b052:	e1c1      	b.n	800b3d8 <UART_SetConfig+0xa94>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800b054:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b056:	2200      	movs	r2, #0
 800b058:	60bb      	str	r3, [r7, #8]
 800b05a:	60fa      	str	r2, [r7, #12]
 800b05c:	697b      	ldr	r3, [r7, #20]
 800b05e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b060:	4a84      	ldr	r2, [pc, #528]	@ (800b274 <UART_SetConfig+0x930>)
 800b062:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800b066:	b29b      	uxth	r3, r3
 800b068:	2200      	movs	r2, #0
 800b06a:	603b      	str	r3, [r7, #0]
 800b06c:	607a      	str	r2, [r7, #4]
 800b06e:	e9d7 2300 	ldrd	r2, r3, [r7]
 800b072:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800b076:	f7f5 f983 	bl	8000380 <__aeabi_uldivmod>
 800b07a:	4602      	mov	r2, r0
 800b07c:	460b      	mov	r3, r1
 800b07e:	4610      	mov	r0, r2
 800b080:	4619      	mov	r1, r3
 800b082:	f04f 0200 	mov.w	r2, #0
 800b086:	f04f 0300 	mov.w	r3, #0
 800b08a:	020b      	lsls	r3, r1, #8
 800b08c:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800b090:	0202      	lsls	r2, r0, #8
 800b092:	6979      	ldr	r1, [r7, #20]
 800b094:	6849      	ldr	r1, [r1, #4]
 800b096:	0849      	lsrs	r1, r1, #1
 800b098:	2000      	movs	r0, #0
 800b09a:	460c      	mov	r4, r1
 800b09c:	4605      	mov	r5, r0
 800b09e:	eb12 0804 	adds.w	r8, r2, r4
 800b0a2:	eb43 0905 	adc.w	r9, r3, r5
 800b0a6:	697b      	ldr	r3, [r7, #20]
 800b0a8:	685b      	ldr	r3, [r3, #4]
 800b0aa:	2200      	movs	r2, #0
 800b0ac:	469a      	mov	sl, r3
 800b0ae:	4693      	mov	fp, r2
 800b0b0:	4652      	mov	r2, sl
 800b0b2:	465b      	mov	r3, fp
 800b0b4:	4640      	mov	r0, r8
 800b0b6:	4649      	mov	r1, r9
 800b0b8:	f7f5 f962 	bl	8000380 <__aeabi_uldivmod>
 800b0bc:	4602      	mov	r2, r0
 800b0be:	460b      	mov	r3, r1
 800b0c0:	4613      	mov	r3, r2
 800b0c2:	63bb      	str	r3, [r7, #56]	@ 0x38
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800b0c4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b0c6:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800b0ca:	d308      	bcc.n	800b0de <UART_SetConfig+0x79a>
 800b0cc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b0ce:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800b0d2:	d204      	bcs.n	800b0de <UART_SetConfig+0x79a>
        {
          huart->Instance->BRR = usartdiv;
 800b0d4:	697b      	ldr	r3, [r7, #20]
 800b0d6:	681b      	ldr	r3, [r3, #0]
 800b0d8:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800b0da:	60da      	str	r2, [r3, #12]
 800b0dc:	e17c      	b.n	800b3d8 <UART_SetConfig+0xa94>
        }
        else
        {
          ret = HAL_ERROR;
 800b0de:	2301      	movs	r3, #1
 800b0e0:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 800b0e4:	e178      	b.n	800b3d8 <UART_SetConfig+0xa94>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800b0e6:	697b      	ldr	r3, [r7, #20]
 800b0e8:	69db      	ldr	r3, [r3, #28]
 800b0ea:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800b0ee:	f040 80c5 	bne.w	800b27c <UART_SetConfig+0x938>
  {
    switch (clocksource)
 800b0f2:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800b0f6:	2b20      	cmp	r3, #32
 800b0f8:	dc48      	bgt.n	800b18c <UART_SetConfig+0x848>
 800b0fa:	2b00      	cmp	r3, #0
 800b0fc:	db7b      	blt.n	800b1f6 <UART_SetConfig+0x8b2>
 800b0fe:	2b20      	cmp	r3, #32
 800b100:	d879      	bhi.n	800b1f6 <UART_SetConfig+0x8b2>
 800b102:	a201      	add	r2, pc, #4	@ (adr r2, 800b108 <UART_SetConfig+0x7c4>)
 800b104:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b108:	0800b193 	.word	0x0800b193
 800b10c:	0800b19b 	.word	0x0800b19b
 800b110:	0800b1f7 	.word	0x0800b1f7
 800b114:	0800b1f7 	.word	0x0800b1f7
 800b118:	0800b1a3 	.word	0x0800b1a3
 800b11c:	0800b1f7 	.word	0x0800b1f7
 800b120:	0800b1f7 	.word	0x0800b1f7
 800b124:	0800b1f7 	.word	0x0800b1f7
 800b128:	0800b1b3 	.word	0x0800b1b3
 800b12c:	0800b1f7 	.word	0x0800b1f7
 800b130:	0800b1f7 	.word	0x0800b1f7
 800b134:	0800b1f7 	.word	0x0800b1f7
 800b138:	0800b1f7 	.word	0x0800b1f7
 800b13c:	0800b1f7 	.word	0x0800b1f7
 800b140:	0800b1f7 	.word	0x0800b1f7
 800b144:	0800b1f7 	.word	0x0800b1f7
 800b148:	0800b1c3 	.word	0x0800b1c3
 800b14c:	0800b1f7 	.word	0x0800b1f7
 800b150:	0800b1f7 	.word	0x0800b1f7
 800b154:	0800b1f7 	.word	0x0800b1f7
 800b158:	0800b1f7 	.word	0x0800b1f7
 800b15c:	0800b1f7 	.word	0x0800b1f7
 800b160:	0800b1f7 	.word	0x0800b1f7
 800b164:	0800b1f7 	.word	0x0800b1f7
 800b168:	0800b1f7 	.word	0x0800b1f7
 800b16c:	0800b1f7 	.word	0x0800b1f7
 800b170:	0800b1f7 	.word	0x0800b1f7
 800b174:	0800b1f7 	.word	0x0800b1f7
 800b178:	0800b1f7 	.word	0x0800b1f7
 800b17c:	0800b1f7 	.word	0x0800b1f7
 800b180:	0800b1f7 	.word	0x0800b1f7
 800b184:	0800b1f7 	.word	0x0800b1f7
 800b188:	0800b1e9 	.word	0x0800b1e9
 800b18c:	2b40      	cmp	r3, #64	@ 0x40
 800b18e:	d02e      	beq.n	800b1ee <UART_SetConfig+0x8aa>
 800b190:	e031      	b.n	800b1f6 <UART_SetConfig+0x8b2>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800b192:	f7fb fc2b 	bl	80069ec <HAL_RCC_GetPCLK1Freq>
 800b196:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800b198:	e033      	b.n	800b202 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800b19a:	f7fb fc3d 	bl	8006a18 <HAL_RCC_GetPCLK2Freq>
 800b19e:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800b1a0:	e02f      	b.n	800b202 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800b1a2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800b1a6:	4618      	mov	r0, r3
 800b1a8:	f7fc feae 	bl	8007f08 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800b1ac:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b1ae:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b1b0:	e027      	b.n	800b202 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800b1b2:	f107 0318 	add.w	r3, r7, #24
 800b1b6:	4618      	mov	r0, r3
 800b1b8:	f7fc fffa 	bl	80081b0 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800b1bc:	69fb      	ldr	r3, [r7, #28]
 800b1be:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b1c0:	e01f      	b.n	800b202 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800b1c2:	4b2d      	ldr	r3, [pc, #180]	@ (800b278 <UART_SetConfig+0x934>)
 800b1c4:	681b      	ldr	r3, [r3, #0]
 800b1c6:	f003 0320 	and.w	r3, r3, #32
 800b1ca:	2b00      	cmp	r3, #0
 800b1cc:	d009      	beq.n	800b1e2 <UART_SetConfig+0x89e>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800b1ce:	4b2a      	ldr	r3, [pc, #168]	@ (800b278 <UART_SetConfig+0x934>)
 800b1d0:	681b      	ldr	r3, [r3, #0]
 800b1d2:	08db      	lsrs	r3, r3, #3
 800b1d4:	f003 0303 	and.w	r3, r3, #3
 800b1d8:	4a24      	ldr	r2, [pc, #144]	@ (800b26c <UART_SetConfig+0x928>)
 800b1da:	fa22 f303 	lsr.w	r3, r2, r3
 800b1de:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800b1e0:	e00f      	b.n	800b202 <UART_SetConfig+0x8be>
          pclk = (uint32_t) HSI_VALUE;
 800b1e2:	4b22      	ldr	r3, [pc, #136]	@ (800b26c <UART_SetConfig+0x928>)
 800b1e4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b1e6:	e00c      	b.n	800b202 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800b1e8:	4b21      	ldr	r3, [pc, #132]	@ (800b270 <UART_SetConfig+0x92c>)
 800b1ea:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b1ec:	e009      	b.n	800b202 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800b1ee:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800b1f2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b1f4:	e005      	b.n	800b202 <UART_SetConfig+0x8be>
      default:
        pclk = 0U;
 800b1f6:	2300      	movs	r3, #0
 800b1f8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 800b1fa:	2301      	movs	r3, #1
 800b1fc:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 800b200:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800b202:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b204:	2b00      	cmp	r3, #0
 800b206:	f000 80e7 	beq.w	800b3d8 <UART_SetConfig+0xa94>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800b20a:	697b      	ldr	r3, [r7, #20]
 800b20c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b20e:	4a19      	ldr	r2, [pc, #100]	@ (800b274 <UART_SetConfig+0x930>)
 800b210:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800b214:	461a      	mov	r2, r3
 800b216:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b218:	fbb3 f3f2 	udiv	r3, r3, r2
 800b21c:	005a      	lsls	r2, r3, #1
 800b21e:	697b      	ldr	r3, [r7, #20]
 800b220:	685b      	ldr	r3, [r3, #4]
 800b222:	085b      	lsrs	r3, r3, #1
 800b224:	441a      	add	r2, r3
 800b226:	697b      	ldr	r3, [r7, #20]
 800b228:	685b      	ldr	r3, [r3, #4]
 800b22a:	fbb2 f3f3 	udiv	r3, r2, r3
 800b22e:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800b230:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b232:	2b0f      	cmp	r3, #15
 800b234:	d916      	bls.n	800b264 <UART_SetConfig+0x920>
 800b236:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b238:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800b23c:	d212      	bcs.n	800b264 <UART_SetConfig+0x920>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800b23e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b240:	b29b      	uxth	r3, r3
 800b242:	f023 030f 	bic.w	r3, r3, #15
 800b246:	86fb      	strh	r3, [r7, #54]	@ 0x36
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800b248:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b24a:	085b      	lsrs	r3, r3, #1
 800b24c:	b29b      	uxth	r3, r3
 800b24e:	f003 0307 	and.w	r3, r3, #7
 800b252:	b29a      	uxth	r2, r3
 800b254:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800b256:	4313      	orrs	r3, r2
 800b258:	86fb      	strh	r3, [r7, #54]	@ 0x36
        huart->Instance->BRR = brrtemp;
 800b25a:	697b      	ldr	r3, [r7, #20]
 800b25c:	681b      	ldr	r3, [r3, #0]
 800b25e:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 800b260:	60da      	str	r2, [r3, #12]
 800b262:	e0b9      	b.n	800b3d8 <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 800b264:	2301      	movs	r3, #1
 800b266:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 800b26a:	e0b5      	b.n	800b3d8 <UART_SetConfig+0xa94>
 800b26c:	03d09000 	.word	0x03d09000
 800b270:	003d0900 	.word	0x003d0900
 800b274:	08022e44 	.word	0x08022e44
 800b278:	58024400 	.word	0x58024400
      }
    }
  }
  else
  {
    switch (clocksource)
 800b27c:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800b280:	2b20      	cmp	r3, #32
 800b282:	dc49      	bgt.n	800b318 <UART_SetConfig+0x9d4>
 800b284:	2b00      	cmp	r3, #0
 800b286:	db7c      	blt.n	800b382 <UART_SetConfig+0xa3e>
 800b288:	2b20      	cmp	r3, #32
 800b28a:	d87a      	bhi.n	800b382 <UART_SetConfig+0xa3e>
 800b28c:	a201      	add	r2, pc, #4	@ (adr r2, 800b294 <UART_SetConfig+0x950>)
 800b28e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b292:	bf00      	nop
 800b294:	0800b31f 	.word	0x0800b31f
 800b298:	0800b327 	.word	0x0800b327
 800b29c:	0800b383 	.word	0x0800b383
 800b2a0:	0800b383 	.word	0x0800b383
 800b2a4:	0800b32f 	.word	0x0800b32f
 800b2a8:	0800b383 	.word	0x0800b383
 800b2ac:	0800b383 	.word	0x0800b383
 800b2b0:	0800b383 	.word	0x0800b383
 800b2b4:	0800b33f 	.word	0x0800b33f
 800b2b8:	0800b383 	.word	0x0800b383
 800b2bc:	0800b383 	.word	0x0800b383
 800b2c0:	0800b383 	.word	0x0800b383
 800b2c4:	0800b383 	.word	0x0800b383
 800b2c8:	0800b383 	.word	0x0800b383
 800b2cc:	0800b383 	.word	0x0800b383
 800b2d0:	0800b383 	.word	0x0800b383
 800b2d4:	0800b34f 	.word	0x0800b34f
 800b2d8:	0800b383 	.word	0x0800b383
 800b2dc:	0800b383 	.word	0x0800b383
 800b2e0:	0800b383 	.word	0x0800b383
 800b2e4:	0800b383 	.word	0x0800b383
 800b2e8:	0800b383 	.word	0x0800b383
 800b2ec:	0800b383 	.word	0x0800b383
 800b2f0:	0800b383 	.word	0x0800b383
 800b2f4:	0800b383 	.word	0x0800b383
 800b2f8:	0800b383 	.word	0x0800b383
 800b2fc:	0800b383 	.word	0x0800b383
 800b300:	0800b383 	.word	0x0800b383
 800b304:	0800b383 	.word	0x0800b383
 800b308:	0800b383 	.word	0x0800b383
 800b30c:	0800b383 	.word	0x0800b383
 800b310:	0800b383 	.word	0x0800b383
 800b314:	0800b375 	.word	0x0800b375
 800b318:	2b40      	cmp	r3, #64	@ 0x40
 800b31a:	d02e      	beq.n	800b37a <UART_SetConfig+0xa36>
 800b31c:	e031      	b.n	800b382 <UART_SetConfig+0xa3e>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800b31e:	f7fb fb65 	bl	80069ec <HAL_RCC_GetPCLK1Freq>
 800b322:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800b324:	e033      	b.n	800b38e <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800b326:	f7fb fb77 	bl	8006a18 <HAL_RCC_GetPCLK2Freq>
 800b32a:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800b32c:	e02f      	b.n	800b38e <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800b32e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800b332:	4618      	mov	r0, r3
 800b334:	f7fc fde8 	bl	8007f08 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800b338:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b33a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b33c:	e027      	b.n	800b38e <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800b33e:	f107 0318 	add.w	r3, r7, #24
 800b342:	4618      	mov	r0, r3
 800b344:	f7fc ff34 	bl	80081b0 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800b348:	69fb      	ldr	r3, [r7, #28]
 800b34a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b34c:	e01f      	b.n	800b38e <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800b34e:	4b2d      	ldr	r3, [pc, #180]	@ (800b404 <UART_SetConfig+0xac0>)
 800b350:	681b      	ldr	r3, [r3, #0]
 800b352:	f003 0320 	and.w	r3, r3, #32
 800b356:	2b00      	cmp	r3, #0
 800b358:	d009      	beq.n	800b36e <UART_SetConfig+0xa2a>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800b35a:	4b2a      	ldr	r3, [pc, #168]	@ (800b404 <UART_SetConfig+0xac0>)
 800b35c:	681b      	ldr	r3, [r3, #0]
 800b35e:	08db      	lsrs	r3, r3, #3
 800b360:	f003 0303 	and.w	r3, r3, #3
 800b364:	4a28      	ldr	r2, [pc, #160]	@ (800b408 <UART_SetConfig+0xac4>)
 800b366:	fa22 f303 	lsr.w	r3, r2, r3
 800b36a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800b36c:	e00f      	b.n	800b38e <UART_SetConfig+0xa4a>
          pclk = (uint32_t) HSI_VALUE;
 800b36e:	4b26      	ldr	r3, [pc, #152]	@ (800b408 <UART_SetConfig+0xac4>)
 800b370:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b372:	e00c      	b.n	800b38e <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800b374:	4b25      	ldr	r3, [pc, #148]	@ (800b40c <UART_SetConfig+0xac8>)
 800b376:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b378:	e009      	b.n	800b38e <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800b37a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800b37e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b380:	e005      	b.n	800b38e <UART_SetConfig+0xa4a>
      default:
        pclk = 0U;
 800b382:	2300      	movs	r3, #0
 800b384:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 800b386:	2301      	movs	r3, #1
 800b388:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 800b38c:	bf00      	nop
    }

    if (pclk != 0U)
 800b38e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b390:	2b00      	cmp	r3, #0
 800b392:	d021      	beq.n	800b3d8 <UART_SetConfig+0xa94>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800b394:	697b      	ldr	r3, [r7, #20]
 800b396:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b398:	4a1d      	ldr	r2, [pc, #116]	@ (800b410 <UART_SetConfig+0xacc>)
 800b39a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800b39e:	461a      	mov	r2, r3
 800b3a0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b3a2:	fbb3 f2f2 	udiv	r2, r3, r2
 800b3a6:	697b      	ldr	r3, [r7, #20]
 800b3a8:	685b      	ldr	r3, [r3, #4]
 800b3aa:	085b      	lsrs	r3, r3, #1
 800b3ac:	441a      	add	r2, r3
 800b3ae:	697b      	ldr	r3, [r7, #20]
 800b3b0:	685b      	ldr	r3, [r3, #4]
 800b3b2:	fbb2 f3f3 	udiv	r3, r2, r3
 800b3b6:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800b3b8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b3ba:	2b0f      	cmp	r3, #15
 800b3bc:	d909      	bls.n	800b3d2 <UART_SetConfig+0xa8e>
 800b3be:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b3c0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800b3c4:	d205      	bcs.n	800b3d2 <UART_SetConfig+0xa8e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800b3c6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b3c8:	b29a      	uxth	r2, r3
 800b3ca:	697b      	ldr	r3, [r7, #20]
 800b3cc:	681b      	ldr	r3, [r3, #0]
 800b3ce:	60da      	str	r2, [r3, #12]
 800b3d0:	e002      	b.n	800b3d8 <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 800b3d2:	2301      	movs	r3, #1
 800b3d4:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800b3d8:	697b      	ldr	r3, [r7, #20]
 800b3da:	2201      	movs	r2, #1
 800b3dc:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 800b3e0:	697b      	ldr	r3, [r7, #20]
 800b3e2:	2201      	movs	r2, #1
 800b3e4:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800b3e8:	697b      	ldr	r3, [r7, #20]
 800b3ea:	2200      	movs	r2, #0
 800b3ec:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 800b3ee:	697b      	ldr	r3, [r7, #20]
 800b3f0:	2200      	movs	r2, #0
 800b3f2:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 800b3f4:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
}
 800b3f8:	4618      	mov	r0, r3
 800b3fa:	3748      	adds	r7, #72	@ 0x48
 800b3fc:	46bd      	mov	sp, r7
 800b3fe:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800b402:	bf00      	nop
 800b404:	58024400 	.word	0x58024400
 800b408:	03d09000 	.word	0x03d09000
 800b40c:	003d0900 	.word	0x003d0900
 800b410:	08022e44 	.word	0x08022e44

0800b414 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800b414:	b480      	push	{r7}
 800b416:	b083      	sub	sp, #12
 800b418:	af00      	add	r7, sp, #0
 800b41a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800b41c:	687b      	ldr	r3, [r7, #4]
 800b41e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b420:	f003 0308 	and.w	r3, r3, #8
 800b424:	2b00      	cmp	r3, #0
 800b426:	d00a      	beq.n	800b43e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800b428:	687b      	ldr	r3, [r7, #4]
 800b42a:	681b      	ldr	r3, [r3, #0]
 800b42c:	685b      	ldr	r3, [r3, #4]
 800b42e:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800b432:	687b      	ldr	r3, [r7, #4]
 800b434:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800b436:	687b      	ldr	r3, [r7, #4]
 800b438:	681b      	ldr	r3, [r3, #0]
 800b43a:	430a      	orrs	r2, r1
 800b43c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800b43e:	687b      	ldr	r3, [r7, #4]
 800b440:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b442:	f003 0301 	and.w	r3, r3, #1
 800b446:	2b00      	cmp	r3, #0
 800b448:	d00a      	beq.n	800b460 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800b44a:	687b      	ldr	r3, [r7, #4]
 800b44c:	681b      	ldr	r3, [r3, #0]
 800b44e:	685b      	ldr	r3, [r3, #4]
 800b450:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 800b454:	687b      	ldr	r3, [r7, #4]
 800b456:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b458:	687b      	ldr	r3, [r7, #4]
 800b45a:	681b      	ldr	r3, [r3, #0]
 800b45c:	430a      	orrs	r2, r1
 800b45e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800b460:	687b      	ldr	r3, [r7, #4]
 800b462:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b464:	f003 0302 	and.w	r3, r3, #2
 800b468:	2b00      	cmp	r3, #0
 800b46a:	d00a      	beq.n	800b482 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800b46c:	687b      	ldr	r3, [r7, #4]
 800b46e:	681b      	ldr	r3, [r3, #0]
 800b470:	685b      	ldr	r3, [r3, #4]
 800b472:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800b476:	687b      	ldr	r3, [r7, #4]
 800b478:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800b47a:	687b      	ldr	r3, [r7, #4]
 800b47c:	681b      	ldr	r3, [r3, #0]
 800b47e:	430a      	orrs	r2, r1
 800b480:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800b482:	687b      	ldr	r3, [r7, #4]
 800b484:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b486:	f003 0304 	and.w	r3, r3, #4
 800b48a:	2b00      	cmp	r3, #0
 800b48c:	d00a      	beq.n	800b4a4 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800b48e:	687b      	ldr	r3, [r7, #4]
 800b490:	681b      	ldr	r3, [r3, #0]
 800b492:	685b      	ldr	r3, [r3, #4]
 800b494:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 800b498:	687b      	ldr	r3, [r7, #4]
 800b49a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800b49c:	687b      	ldr	r3, [r7, #4]
 800b49e:	681b      	ldr	r3, [r3, #0]
 800b4a0:	430a      	orrs	r2, r1
 800b4a2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800b4a4:	687b      	ldr	r3, [r7, #4]
 800b4a6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b4a8:	f003 0310 	and.w	r3, r3, #16
 800b4ac:	2b00      	cmp	r3, #0
 800b4ae:	d00a      	beq.n	800b4c6 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800b4b0:	687b      	ldr	r3, [r7, #4]
 800b4b2:	681b      	ldr	r3, [r3, #0]
 800b4b4:	689b      	ldr	r3, [r3, #8]
 800b4b6:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800b4ba:	687b      	ldr	r3, [r7, #4]
 800b4bc:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800b4be:	687b      	ldr	r3, [r7, #4]
 800b4c0:	681b      	ldr	r3, [r3, #0]
 800b4c2:	430a      	orrs	r2, r1
 800b4c4:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800b4c6:	687b      	ldr	r3, [r7, #4]
 800b4c8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b4ca:	f003 0320 	and.w	r3, r3, #32
 800b4ce:	2b00      	cmp	r3, #0
 800b4d0:	d00a      	beq.n	800b4e8 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800b4d2:	687b      	ldr	r3, [r7, #4]
 800b4d4:	681b      	ldr	r3, [r3, #0]
 800b4d6:	689b      	ldr	r3, [r3, #8]
 800b4d8:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 800b4dc:	687b      	ldr	r3, [r7, #4]
 800b4de:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800b4e0:	687b      	ldr	r3, [r7, #4]
 800b4e2:	681b      	ldr	r3, [r3, #0]
 800b4e4:	430a      	orrs	r2, r1
 800b4e6:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800b4e8:	687b      	ldr	r3, [r7, #4]
 800b4ea:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b4ec:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b4f0:	2b00      	cmp	r3, #0
 800b4f2:	d01a      	beq.n	800b52a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800b4f4:	687b      	ldr	r3, [r7, #4]
 800b4f6:	681b      	ldr	r3, [r3, #0]
 800b4f8:	685b      	ldr	r3, [r3, #4]
 800b4fa:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800b4fe:	687b      	ldr	r3, [r7, #4]
 800b500:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800b502:	687b      	ldr	r3, [r7, #4]
 800b504:	681b      	ldr	r3, [r3, #0]
 800b506:	430a      	orrs	r2, r1
 800b508:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800b50a:	687b      	ldr	r3, [r7, #4]
 800b50c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b50e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800b512:	d10a      	bne.n	800b52a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800b514:	687b      	ldr	r3, [r7, #4]
 800b516:	681b      	ldr	r3, [r3, #0]
 800b518:	685b      	ldr	r3, [r3, #4]
 800b51a:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800b51e:	687b      	ldr	r3, [r7, #4]
 800b520:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800b522:	687b      	ldr	r3, [r7, #4]
 800b524:	681b      	ldr	r3, [r3, #0]
 800b526:	430a      	orrs	r2, r1
 800b528:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800b52a:	687b      	ldr	r3, [r7, #4]
 800b52c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b52e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800b532:	2b00      	cmp	r3, #0
 800b534:	d00a      	beq.n	800b54c <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800b536:	687b      	ldr	r3, [r7, #4]
 800b538:	681b      	ldr	r3, [r3, #0]
 800b53a:	685b      	ldr	r3, [r3, #4]
 800b53c:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 800b540:	687b      	ldr	r3, [r7, #4]
 800b542:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800b544:	687b      	ldr	r3, [r7, #4]
 800b546:	681b      	ldr	r3, [r3, #0]
 800b548:	430a      	orrs	r2, r1
 800b54a:	605a      	str	r2, [r3, #4]
  }
}
 800b54c:	bf00      	nop
 800b54e:	370c      	adds	r7, #12
 800b550:	46bd      	mov	sp, r7
 800b552:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b556:	4770      	bx	lr

0800b558 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800b558:	b580      	push	{r7, lr}
 800b55a:	b098      	sub	sp, #96	@ 0x60
 800b55c:	af02      	add	r7, sp, #8
 800b55e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800b560:	687b      	ldr	r3, [r7, #4]
 800b562:	2200      	movs	r2, #0
 800b564:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800b568:	f7f7 fa0e 	bl	8002988 <HAL_GetTick>
 800b56c:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800b56e:	687b      	ldr	r3, [r7, #4]
 800b570:	681b      	ldr	r3, [r3, #0]
 800b572:	681b      	ldr	r3, [r3, #0]
 800b574:	f003 0308 	and.w	r3, r3, #8
 800b578:	2b08      	cmp	r3, #8
 800b57a:	d12f      	bne.n	800b5dc <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800b57c:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800b580:	9300      	str	r3, [sp, #0]
 800b582:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800b584:	2200      	movs	r2, #0
 800b586:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800b58a:	6878      	ldr	r0, [r7, #4]
 800b58c:	f000 f88e 	bl	800b6ac <UART_WaitOnFlagUntilTimeout>
 800b590:	4603      	mov	r3, r0
 800b592:	2b00      	cmp	r3, #0
 800b594:	d022      	beq.n	800b5dc <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800b596:	687b      	ldr	r3, [r7, #4]
 800b598:	681b      	ldr	r3, [r3, #0]
 800b59a:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b59c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b59e:	e853 3f00 	ldrex	r3, [r3]
 800b5a2:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800b5a4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b5a6:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800b5aa:	653b      	str	r3, [r7, #80]	@ 0x50
 800b5ac:	687b      	ldr	r3, [r7, #4]
 800b5ae:	681b      	ldr	r3, [r3, #0]
 800b5b0:	461a      	mov	r2, r3
 800b5b2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800b5b4:	647b      	str	r3, [r7, #68]	@ 0x44
 800b5b6:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b5b8:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800b5ba:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800b5bc:	e841 2300 	strex	r3, r2, [r1]
 800b5c0:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800b5c2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b5c4:	2b00      	cmp	r3, #0
 800b5c6:	d1e6      	bne.n	800b596 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 800b5c8:	687b      	ldr	r3, [r7, #4]
 800b5ca:	2220      	movs	r2, #32
 800b5cc:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 800b5d0:	687b      	ldr	r3, [r7, #4]
 800b5d2:	2200      	movs	r2, #0
 800b5d4:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800b5d8:	2303      	movs	r3, #3
 800b5da:	e063      	b.n	800b6a4 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800b5dc:	687b      	ldr	r3, [r7, #4]
 800b5de:	681b      	ldr	r3, [r3, #0]
 800b5e0:	681b      	ldr	r3, [r3, #0]
 800b5e2:	f003 0304 	and.w	r3, r3, #4
 800b5e6:	2b04      	cmp	r3, #4
 800b5e8:	d149      	bne.n	800b67e <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800b5ea:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800b5ee:	9300      	str	r3, [sp, #0]
 800b5f0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800b5f2:	2200      	movs	r2, #0
 800b5f4:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800b5f8:	6878      	ldr	r0, [r7, #4]
 800b5fa:	f000 f857 	bl	800b6ac <UART_WaitOnFlagUntilTimeout>
 800b5fe:	4603      	mov	r3, r0
 800b600:	2b00      	cmp	r3, #0
 800b602:	d03c      	beq.n	800b67e <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800b604:	687b      	ldr	r3, [r7, #4]
 800b606:	681b      	ldr	r3, [r3, #0]
 800b608:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b60a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b60c:	e853 3f00 	ldrex	r3, [r3]
 800b610:	623b      	str	r3, [r7, #32]
   return(result);
 800b612:	6a3b      	ldr	r3, [r7, #32]
 800b614:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800b618:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800b61a:	687b      	ldr	r3, [r7, #4]
 800b61c:	681b      	ldr	r3, [r3, #0]
 800b61e:	461a      	mov	r2, r3
 800b620:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800b622:	633b      	str	r3, [r7, #48]	@ 0x30
 800b624:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b626:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800b628:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800b62a:	e841 2300 	strex	r3, r2, [r1]
 800b62e:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800b630:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b632:	2b00      	cmp	r3, #0
 800b634:	d1e6      	bne.n	800b604 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800b636:	687b      	ldr	r3, [r7, #4]
 800b638:	681b      	ldr	r3, [r3, #0]
 800b63a:	3308      	adds	r3, #8
 800b63c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b63e:	693b      	ldr	r3, [r7, #16]
 800b640:	e853 3f00 	ldrex	r3, [r3]
 800b644:	60fb      	str	r3, [r7, #12]
   return(result);
 800b646:	68fb      	ldr	r3, [r7, #12]
 800b648:	f023 0301 	bic.w	r3, r3, #1
 800b64c:	64bb      	str	r3, [r7, #72]	@ 0x48
 800b64e:	687b      	ldr	r3, [r7, #4]
 800b650:	681b      	ldr	r3, [r3, #0]
 800b652:	3308      	adds	r3, #8
 800b654:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800b656:	61fa      	str	r2, [r7, #28]
 800b658:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b65a:	69b9      	ldr	r1, [r7, #24]
 800b65c:	69fa      	ldr	r2, [r7, #28]
 800b65e:	e841 2300 	strex	r3, r2, [r1]
 800b662:	617b      	str	r3, [r7, #20]
   return(result);
 800b664:	697b      	ldr	r3, [r7, #20]
 800b666:	2b00      	cmp	r3, #0
 800b668:	d1e5      	bne.n	800b636 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 800b66a:	687b      	ldr	r3, [r7, #4]
 800b66c:	2220      	movs	r2, #32
 800b66e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 800b672:	687b      	ldr	r3, [r7, #4]
 800b674:	2200      	movs	r2, #0
 800b676:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800b67a:	2303      	movs	r3, #3
 800b67c:	e012      	b.n	800b6a4 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800b67e:	687b      	ldr	r3, [r7, #4]
 800b680:	2220      	movs	r2, #32
 800b682:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 800b686:	687b      	ldr	r3, [r7, #4]
 800b688:	2220      	movs	r2, #32
 800b68a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800b68e:	687b      	ldr	r3, [r7, #4]
 800b690:	2200      	movs	r2, #0
 800b692:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800b694:	687b      	ldr	r3, [r7, #4]
 800b696:	2200      	movs	r2, #0
 800b698:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 800b69a:	687b      	ldr	r3, [r7, #4]
 800b69c:	2200      	movs	r2, #0
 800b69e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800b6a2:	2300      	movs	r3, #0
}
 800b6a4:	4618      	mov	r0, r3
 800b6a6:	3758      	adds	r7, #88	@ 0x58
 800b6a8:	46bd      	mov	sp, r7
 800b6aa:	bd80      	pop	{r7, pc}

0800b6ac <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800b6ac:	b580      	push	{r7, lr}
 800b6ae:	b084      	sub	sp, #16
 800b6b0:	af00      	add	r7, sp, #0
 800b6b2:	60f8      	str	r0, [r7, #12]
 800b6b4:	60b9      	str	r1, [r7, #8]
 800b6b6:	603b      	str	r3, [r7, #0]
 800b6b8:	4613      	mov	r3, r2
 800b6ba:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800b6bc:	e04f      	b.n	800b75e <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800b6be:	69bb      	ldr	r3, [r7, #24]
 800b6c0:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b6c4:	d04b      	beq.n	800b75e <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800b6c6:	f7f7 f95f 	bl	8002988 <HAL_GetTick>
 800b6ca:	4602      	mov	r2, r0
 800b6cc:	683b      	ldr	r3, [r7, #0]
 800b6ce:	1ad3      	subs	r3, r2, r3
 800b6d0:	69ba      	ldr	r2, [r7, #24]
 800b6d2:	429a      	cmp	r2, r3
 800b6d4:	d302      	bcc.n	800b6dc <UART_WaitOnFlagUntilTimeout+0x30>
 800b6d6:	69bb      	ldr	r3, [r7, #24]
 800b6d8:	2b00      	cmp	r3, #0
 800b6da:	d101      	bne.n	800b6e0 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800b6dc:	2303      	movs	r3, #3
 800b6de:	e04e      	b.n	800b77e <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800b6e0:	68fb      	ldr	r3, [r7, #12]
 800b6e2:	681b      	ldr	r3, [r3, #0]
 800b6e4:	681b      	ldr	r3, [r3, #0]
 800b6e6:	f003 0304 	and.w	r3, r3, #4
 800b6ea:	2b00      	cmp	r3, #0
 800b6ec:	d037      	beq.n	800b75e <UART_WaitOnFlagUntilTimeout+0xb2>
 800b6ee:	68bb      	ldr	r3, [r7, #8]
 800b6f0:	2b80      	cmp	r3, #128	@ 0x80
 800b6f2:	d034      	beq.n	800b75e <UART_WaitOnFlagUntilTimeout+0xb2>
 800b6f4:	68bb      	ldr	r3, [r7, #8]
 800b6f6:	2b40      	cmp	r3, #64	@ 0x40
 800b6f8:	d031      	beq.n	800b75e <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800b6fa:	68fb      	ldr	r3, [r7, #12]
 800b6fc:	681b      	ldr	r3, [r3, #0]
 800b6fe:	69db      	ldr	r3, [r3, #28]
 800b700:	f003 0308 	and.w	r3, r3, #8
 800b704:	2b08      	cmp	r3, #8
 800b706:	d110      	bne.n	800b72a <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800b708:	68fb      	ldr	r3, [r7, #12]
 800b70a:	681b      	ldr	r3, [r3, #0]
 800b70c:	2208      	movs	r2, #8
 800b70e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800b710:	68f8      	ldr	r0, [r7, #12]
 800b712:	f000 f839 	bl	800b788 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800b716:	68fb      	ldr	r3, [r7, #12]
 800b718:	2208      	movs	r2, #8
 800b71a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800b71e:	68fb      	ldr	r3, [r7, #12]
 800b720:	2200      	movs	r2, #0
 800b722:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 800b726:	2301      	movs	r3, #1
 800b728:	e029      	b.n	800b77e <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800b72a:	68fb      	ldr	r3, [r7, #12]
 800b72c:	681b      	ldr	r3, [r3, #0]
 800b72e:	69db      	ldr	r3, [r3, #28]
 800b730:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800b734:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800b738:	d111      	bne.n	800b75e <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800b73a:	68fb      	ldr	r3, [r7, #12]
 800b73c:	681b      	ldr	r3, [r3, #0]
 800b73e:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800b742:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800b744:	68f8      	ldr	r0, [r7, #12]
 800b746:	f000 f81f 	bl	800b788 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800b74a:	68fb      	ldr	r3, [r7, #12]
 800b74c:	2220      	movs	r2, #32
 800b74e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800b752:	68fb      	ldr	r3, [r7, #12]
 800b754:	2200      	movs	r2, #0
 800b756:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 800b75a:	2303      	movs	r3, #3
 800b75c:	e00f      	b.n	800b77e <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800b75e:	68fb      	ldr	r3, [r7, #12]
 800b760:	681b      	ldr	r3, [r3, #0]
 800b762:	69da      	ldr	r2, [r3, #28]
 800b764:	68bb      	ldr	r3, [r7, #8]
 800b766:	4013      	ands	r3, r2
 800b768:	68ba      	ldr	r2, [r7, #8]
 800b76a:	429a      	cmp	r2, r3
 800b76c:	bf0c      	ite	eq
 800b76e:	2301      	moveq	r3, #1
 800b770:	2300      	movne	r3, #0
 800b772:	b2db      	uxtb	r3, r3
 800b774:	461a      	mov	r2, r3
 800b776:	79fb      	ldrb	r3, [r7, #7]
 800b778:	429a      	cmp	r2, r3
 800b77a:	d0a0      	beq.n	800b6be <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800b77c:	2300      	movs	r3, #0
}
 800b77e:	4618      	mov	r0, r3
 800b780:	3710      	adds	r7, #16
 800b782:	46bd      	mov	sp, r7
 800b784:	bd80      	pop	{r7, pc}
	...

0800b788 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800b788:	b480      	push	{r7}
 800b78a:	b095      	sub	sp, #84	@ 0x54
 800b78c:	af00      	add	r7, sp, #0
 800b78e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800b790:	687b      	ldr	r3, [r7, #4]
 800b792:	681b      	ldr	r3, [r3, #0]
 800b794:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b796:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b798:	e853 3f00 	ldrex	r3, [r3]
 800b79c:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800b79e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b7a0:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800b7a4:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800b7a6:	687b      	ldr	r3, [r7, #4]
 800b7a8:	681b      	ldr	r3, [r3, #0]
 800b7aa:	461a      	mov	r2, r3
 800b7ac:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800b7ae:	643b      	str	r3, [r7, #64]	@ 0x40
 800b7b0:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b7b2:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800b7b4:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800b7b6:	e841 2300 	strex	r3, r2, [r1]
 800b7ba:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800b7bc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b7be:	2b00      	cmp	r3, #0
 800b7c0:	d1e6      	bne.n	800b790 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800b7c2:	687b      	ldr	r3, [r7, #4]
 800b7c4:	681b      	ldr	r3, [r3, #0]
 800b7c6:	3308      	adds	r3, #8
 800b7c8:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b7ca:	6a3b      	ldr	r3, [r7, #32]
 800b7cc:	e853 3f00 	ldrex	r3, [r3]
 800b7d0:	61fb      	str	r3, [r7, #28]
   return(result);
 800b7d2:	69fa      	ldr	r2, [r7, #28]
 800b7d4:	4b1e      	ldr	r3, [pc, #120]	@ (800b850 <UART_EndRxTransfer+0xc8>)
 800b7d6:	4013      	ands	r3, r2
 800b7d8:	64bb      	str	r3, [r7, #72]	@ 0x48
 800b7da:	687b      	ldr	r3, [r7, #4]
 800b7dc:	681b      	ldr	r3, [r3, #0]
 800b7de:	3308      	adds	r3, #8
 800b7e0:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800b7e2:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800b7e4:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b7e6:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800b7e8:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800b7ea:	e841 2300 	strex	r3, r2, [r1]
 800b7ee:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800b7f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b7f2:	2b00      	cmp	r3, #0
 800b7f4:	d1e5      	bne.n	800b7c2 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800b7f6:	687b      	ldr	r3, [r7, #4]
 800b7f8:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800b7fa:	2b01      	cmp	r3, #1
 800b7fc:	d118      	bne.n	800b830 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800b7fe:	687b      	ldr	r3, [r7, #4]
 800b800:	681b      	ldr	r3, [r3, #0]
 800b802:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b804:	68fb      	ldr	r3, [r7, #12]
 800b806:	e853 3f00 	ldrex	r3, [r3]
 800b80a:	60bb      	str	r3, [r7, #8]
   return(result);
 800b80c:	68bb      	ldr	r3, [r7, #8]
 800b80e:	f023 0310 	bic.w	r3, r3, #16
 800b812:	647b      	str	r3, [r7, #68]	@ 0x44
 800b814:	687b      	ldr	r3, [r7, #4]
 800b816:	681b      	ldr	r3, [r3, #0]
 800b818:	461a      	mov	r2, r3
 800b81a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800b81c:	61bb      	str	r3, [r7, #24]
 800b81e:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b820:	6979      	ldr	r1, [r7, #20]
 800b822:	69ba      	ldr	r2, [r7, #24]
 800b824:	e841 2300 	strex	r3, r2, [r1]
 800b828:	613b      	str	r3, [r7, #16]
   return(result);
 800b82a:	693b      	ldr	r3, [r7, #16]
 800b82c:	2b00      	cmp	r3, #0
 800b82e:	d1e6      	bne.n	800b7fe <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800b830:	687b      	ldr	r3, [r7, #4]
 800b832:	2220      	movs	r2, #32
 800b834:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800b838:	687b      	ldr	r3, [r7, #4]
 800b83a:	2200      	movs	r2, #0
 800b83c:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800b83e:	687b      	ldr	r3, [r7, #4]
 800b840:	2200      	movs	r2, #0
 800b842:	675a      	str	r2, [r3, #116]	@ 0x74
}
 800b844:	bf00      	nop
 800b846:	3754      	adds	r7, #84	@ 0x54
 800b848:	46bd      	mov	sp, r7
 800b84a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b84e:	4770      	bx	lr
 800b850:	effffffe 	.word	0xeffffffe

0800b854 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800b854:	b480      	push	{r7}
 800b856:	b085      	sub	sp, #20
 800b858:	af00      	add	r7, sp, #0
 800b85a:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800b85c:	687b      	ldr	r3, [r7, #4]
 800b85e:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800b862:	2b01      	cmp	r3, #1
 800b864:	d101      	bne.n	800b86a <HAL_UARTEx_DisableFifoMode+0x16>
 800b866:	2302      	movs	r3, #2
 800b868:	e027      	b.n	800b8ba <HAL_UARTEx_DisableFifoMode+0x66>
 800b86a:	687b      	ldr	r3, [r7, #4]
 800b86c:	2201      	movs	r2, #1
 800b86e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800b872:	687b      	ldr	r3, [r7, #4]
 800b874:	2224      	movs	r2, #36	@ 0x24
 800b876:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800b87a:	687b      	ldr	r3, [r7, #4]
 800b87c:	681b      	ldr	r3, [r3, #0]
 800b87e:	681b      	ldr	r3, [r3, #0]
 800b880:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800b882:	687b      	ldr	r3, [r7, #4]
 800b884:	681b      	ldr	r3, [r3, #0]
 800b886:	681a      	ldr	r2, [r3, #0]
 800b888:	687b      	ldr	r3, [r7, #4]
 800b88a:	681b      	ldr	r3, [r3, #0]
 800b88c:	f022 0201 	bic.w	r2, r2, #1
 800b890:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800b892:	68fb      	ldr	r3, [r7, #12]
 800b894:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 800b898:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800b89a:	687b      	ldr	r3, [r7, #4]
 800b89c:	2200      	movs	r2, #0
 800b89e:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800b8a0:	687b      	ldr	r3, [r7, #4]
 800b8a2:	681b      	ldr	r3, [r3, #0]
 800b8a4:	68fa      	ldr	r2, [r7, #12]
 800b8a6:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800b8a8:	687b      	ldr	r3, [r7, #4]
 800b8aa:	2220      	movs	r2, #32
 800b8ac:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800b8b0:	687b      	ldr	r3, [r7, #4]
 800b8b2:	2200      	movs	r2, #0
 800b8b4:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800b8b8:	2300      	movs	r3, #0
}
 800b8ba:	4618      	mov	r0, r3
 800b8bc:	3714      	adds	r7, #20
 800b8be:	46bd      	mov	sp, r7
 800b8c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b8c4:	4770      	bx	lr

0800b8c6 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800b8c6:	b580      	push	{r7, lr}
 800b8c8:	b084      	sub	sp, #16
 800b8ca:	af00      	add	r7, sp, #0
 800b8cc:	6078      	str	r0, [r7, #4]
 800b8ce:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800b8d0:	687b      	ldr	r3, [r7, #4]
 800b8d2:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800b8d6:	2b01      	cmp	r3, #1
 800b8d8:	d101      	bne.n	800b8de <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800b8da:	2302      	movs	r3, #2
 800b8dc:	e02d      	b.n	800b93a <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800b8de:	687b      	ldr	r3, [r7, #4]
 800b8e0:	2201      	movs	r2, #1
 800b8e2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800b8e6:	687b      	ldr	r3, [r7, #4]
 800b8e8:	2224      	movs	r2, #36	@ 0x24
 800b8ea:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800b8ee:	687b      	ldr	r3, [r7, #4]
 800b8f0:	681b      	ldr	r3, [r3, #0]
 800b8f2:	681b      	ldr	r3, [r3, #0]
 800b8f4:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800b8f6:	687b      	ldr	r3, [r7, #4]
 800b8f8:	681b      	ldr	r3, [r3, #0]
 800b8fa:	681a      	ldr	r2, [r3, #0]
 800b8fc:	687b      	ldr	r3, [r7, #4]
 800b8fe:	681b      	ldr	r3, [r3, #0]
 800b900:	f022 0201 	bic.w	r2, r2, #1
 800b904:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800b906:	687b      	ldr	r3, [r7, #4]
 800b908:	681b      	ldr	r3, [r3, #0]
 800b90a:	689b      	ldr	r3, [r3, #8]
 800b90c:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 800b910:	687b      	ldr	r3, [r7, #4]
 800b912:	681b      	ldr	r3, [r3, #0]
 800b914:	683a      	ldr	r2, [r7, #0]
 800b916:	430a      	orrs	r2, r1
 800b918:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800b91a:	6878      	ldr	r0, [r7, #4]
 800b91c:	f000 f850 	bl	800b9c0 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800b920:	687b      	ldr	r3, [r7, #4]
 800b922:	681b      	ldr	r3, [r3, #0]
 800b924:	68fa      	ldr	r2, [r7, #12]
 800b926:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800b928:	687b      	ldr	r3, [r7, #4]
 800b92a:	2220      	movs	r2, #32
 800b92c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800b930:	687b      	ldr	r3, [r7, #4]
 800b932:	2200      	movs	r2, #0
 800b934:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800b938:	2300      	movs	r3, #0
}
 800b93a:	4618      	mov	r0, r3
 800b93c:	3710      	adds	r7, #16
 800b93e:	46bd      	mov	sp, r7
 800b940:	bd80      	pop	{r7, pc}

0800b942 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800b942:	b580      	push	{r7, lr}
 800b944:	b084      	sub	sp, #16
 800b946:	af00      	add	r7, sp, #0
 800b948:	6078      	str	r0, [r7, #4]
 800b94a:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800b94c:	687b      	ldr	r3, [r7, #4]
 800b94e:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800b952:	2b01      	cmp	r3, #1
 800b954:	d101      	bne.n	800b95a <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800b956:	2302      	movs	r3, #2
 800b958:	e02d      	b.n	800b9b6 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800b95a:	687b      	ldr	r3, [r7, #4]
 800b95c:	2201      	movs	r2, #1
 800b95e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800b962:	687b      	ldr	r3, [r7, #4]
 800b964:	2224      	movs	r2, #36	@ 0x24
 800b966:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800b96a:	687b      	ldr	r3, [r7, #4]
 800b96c:	681b      	ldr	r3, [r3, #0]
 800b96e:	681b      	ldr	r3, [r3, #0]
 800b970:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800b972:	687b      	ldr	r3, [r7, #4]
 800b974:	681b      	ldr	r3, [r3, #0]
 800b976:	681a      	ldr	r2, [r3, #0]
 800b978:	687b      	ldr	r3, [r7, #4]
 800b97a:	681b      	ldr	r3, [r3, #0]
 800b97c:	f022 0201 	bic.w	r2, r2, #1
 800b980:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800b982:	687b      	ldr	r3, [r7, #4]
 800b984:	681b      	ldr	r3, [r3, #0]
 800b986:	689b      	ldr	r3, [r3, #8]
 800b988:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 800b98c:	687b      	ldr	r3, [r7, #4]
 800b98e:	681b      	ldr	r3, [r3, #0]
 800b990:	683a      	ldr	r2, [r7, #0]
 800b992:	430a      	orrs	r2, r1
 800b994:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800b996:	6878      	ldr	r0, [r7, #4]
 800b998:	f000 f812 	bl	800b9c0 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800b99c:	687b      	ldr	r3, [r7, #4]
 800b99e:	681b      	ldr	r3, [r3, #0]
 800b9a0:	68fa      	ldr	r2, [r7, #12]
 800b9a2:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800b9a4:	687b      	ldr	r3, [r7, #4]
 800b9a6:	2220      	movs	r2, #32
 800b9a8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800b9ac:	687b      	ldr	r3, [r7, #4]
 800b9ae:	2200      	movs	r2, #0
 800b9b0:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800b9b4:	2300      	movs	r3, #0
}
 800b9b6:	4618      	mov	r0, r3
 800b9b8:	3710      	adds	r7, #16
 800b9ba:	46bd      	mov	sp, r7
 800b9bc:	bd80      	pop	{r7, pc}
	...

0800b9c0 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800b9c0:	b480      	push	{r7}
 800b9c2:	b085      	sub	sp, #20
 800b9c4:	af00      	add	r7, sp, #0
 800b9c6:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800b9c8:	687b      	ldr	r3, [r7, #4]
 800b9ca:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800b9cc:	2b00      	cmp	r3, #0
 800b9ce:	d108      	bne.n	800b9e2 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800b9d0:	687b      	ldr	r3, [r7, #4]
 800b9d2:	2201      	movs	r2, #1
 800b9d4:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 800b9d8:	687b      	ldr	r3, [r7, #4]
 800b9da:	2201      	movs	r2, #1
 800b9dc:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800b9e0:	e031      	b.n	800ba46 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800b9e2:	2310      	movs	r3, #16
 800b9e4:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800b9e6:	2310      	movs	r3, #16
 800b9e8:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800b9ea:	687b      	ldr	r3, [r7, #4]
 800b9ec:	681b      	ldr	r3, [r3, #0]
 800b9ee:	689b      	ldr	r3, [r3, #8]
 800b9f0:	0e5b      	lsrs	r3, r3, #25
 800b9f2:	b2db      	uxtb	r3, r3
 800b9f4:	f003 0307 	and.w	r3, r3, #7
 800b9f8:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800b9fa:	687b      	ldr	r3, [r7, #4]
 800b9fc:	681b      	ldr	r3, [r3, #0]
 800b9fe:	689b      	ldr	r3, [r3, #8]
 800ba00:	0f5b      	lsrs	r3, r3, #29
 800ba02:	b2db      	uxtb	r3, r3
 800ba04:	f003 0307 	and.w	r3, r3, #7
 800ba08:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800ba0a:	7bbb      	ldrb	r3, [r7, #14]
 800ba0c:	7b3a      	ldrb	r2, [r7, #12]
 800ba0e:	4911      	ldr	r1, [pc, #68]	@ (800ba54 <UARTEx_SetNbDataToProcess+0x94>)
 800ba10:	5c8a      	ldrb	r2, [r1, r2]
 800ba12:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800ba16:	7b3a      	ldrb	r2, [r7, #12]
 800ba18:	490f      	ldr	r1, [pc, #60]	@ (800ba58 <UARTEx_SetNbDataToProcess+0x98>)
 800ba1a:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800ba1c:	fb93 f3f2 	sdiv	r3, r3, r2
 800ba20:	b29a      	uxth	r2, r3
 800ba22:	687b      	ldr	r3, [r7, #4]
 800ba24:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800ba28:	7bfb      	ldrb	r3, [r7, #15]
 800ba2a:	7b7a      	ldrb	r2, [r7, #13]
 800ba2c:	4909      	ldr	r1, [pc, #36]	@ (800ba54 <UARTEx_SetNbDataToProcess+0x94>)
 800ba2e:	5c8a      	ldrb	r2, [r1, r2]
 800ba30:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 800ba34:	7b7a      	ldrb	r2, [r7, #13]
 800ba36:	4908      	ldr	r1, [pc, #32]	@ (800ba58 <UARTEx_SetNbDataToProcess+0x98>)
 800ba38:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800ba3a:	fb93 f3f2 	sdiv	r3, r3, r2
 800ba3e:	b29a      	uxth	r2, r3
 800ba40:	687b      	ldr	r3, [r7, #4]
 800ba42:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 800ba46:	bf00      	nop
 800ba48:	3714      	adds	r7, #20
 800ba4a:	46bd      	mov	sp, r7
 800ba4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ba50:	4770      	bx	lr
 800ba52:	bf00      	nop
 800ba54:	08022e5c 	.word	0x08022e5c
 800ba58:	08022e64 	.word	0x08022e64

0800ba5c <LL_GPIO_SetPinMode>:
{
 800ba5c:	b480      	push	{r7}
 800ba5e:	b085      	sub	sp, #20
 800ba60:	af00      	add	r7, sp, #0
 800ba62:	60f8      	str	r0, [r7, #12]
 800ba64:	60b9      	str	r1, [r7, #8]
 800ba66:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->MODER, ((Pin * Pin) * GPIO_MODER_MODE0), ((Pin * Pin) * Mode));
 800ba68:	68fb      	ldr	r3, [r7, #12]
 800ba6a:	6819      	ldr	r1, [r3, #0]
 800ba6c:	68bb      	ldr	r3, [r7, #8]
 800ba6e:	fb03 f203 	mul.w	r2, r3, r3
 800ba72:	4613      	mov	r3, r2
 800ba74:	005b      	lsls	r3, r3, #1
 800ba76:	4413      	add	r3, r2
 800ba78:	43db      	mvns	r3, r3
 800ba7a:	ea01 0203 	and.w	r2, r1, r3
 800ba7e:	68bb      	ldr	r3, [r7, #8]
 800ba80:	fb03 f303 	mul.w	r3, r3, r3
 800ba84:	6879      	ldr	r1, [r7, #4]
 800ba86:	fb01 f303 	mul.w	r3, r1, r3
 800ba8a:	431a      	orrs	r2, r3
 800ba8c:	68fb      	ldr	r3, [r7, #12]
 800ba8e:	601a      	str	r2, [r3, #0]
}
 800ba90:	bf00      	nop
 800ba92:	3714      	adds	r7, #20
 800ba94:	46bd      	mov	sp, r7
 800ba96:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ba9a:	4770      	bx	lr

0800ba9c <LL_GPIO_SetPinOutputType>:
{
 800ba9c:	b480      	push	{r7}
 800ba9e:	b085      	sub	sp, #20
 800baa0:	af00      	add	r7, sp, #0
 800baa2:	60f8      	str	r0, [r7, #12]
 800baa4:	60b9      	str	r1, [r7, #8]
 800baa6:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OTYPER, PinMask, (PinMask * OutputType));
 800baa8:	68fb      	ldr	r3, [r7, #12]
 800baaa:	685a      	ldr	r2, [r3, #4]
 800baac:	68bb      	ldr	r3, [r7, #8]
 800baae:	43db      	mvns	r3, r3
 800bab0:	401a      	ands	r2, r3
 800bab2:	68bb      	ldr	r3, [r7, #8]
 800bab4:	6879      	ldr	r1, [r7, #4]
 800bab6:	fb01 f303 	mul.w	r3, r1, r3
 800baba:	431a      	orrs	r2, r3
 800babc:	68fb      	ldr	r3, [r7, #12]
 800babe:	605a      	str	r2, [r3, #4]
}
 800bac0:	bf00      	nop
 800bac2:	3714      	adds	r7, #20
 800bac4:	46bd      	mov	sp, r7
 800bac6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800baca:	4770      	bx	lr

0800bacc <LL_GPIO_SetPinSpeed>:
{
 800bacc:	b480      	push	{r7}
 800bace:	b085      	sub	sp, #20
 800bad0:	af00      	add	r7, sp, #0
 800bad2:	60f8      	str	r0, [r7, #12]
 800bad4:	60b9      	str	r1, [r7, #8]
 800bad6:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OSPEEDR, ((Pin * Pin) * GPIO_OSPEEDR_OSPEED0), ((Pin * Pin) * Speed));
 800bad8:	68fb      	ldr	r3, [r7, #12]
 800bada:	6899      	ldr	r1, [r3, #8]
 800badc:	68bb      	ldr	r3, [r7, #8]
 800bade:	fb03 f203 	mul.w	r2, r3, r3
 800bae2:	4613      	mov	r3, r2
 800bae4:	005b      	lsls	r3, r3, #1
 800bae6:	4413      	add	r3, r2
 800bae8:	43db      	mvns	r3, r3
 800baea:	ea01 0203 	and.w	r2, r1, r3
 800baee:	68bb      	ldr	r3, [r7, #8]
 800baf0:	fb03 f303 	mul.w	r3, r3, r3
 800baf4:	6879      	ldr	r1, [r7, #4]
 800baf6:	fb01 f303 	mul.w	r3, r1, r3
 800bafa:	431a      	orrs	r2, r3
 800bafc:	68fb      	ldr	r3, [r7, #12]
 800bafe:	609a      	str	r2, [r3, #8]
}
 800bb00:	bf00      	nop
 800bb02:	3714      	adds	r7, #20
 800bb04:	46bd      	mov	sp, r7
 800bb06:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb0a:	4770      	bx	lr

0800bb0c <LL_GPIO_SetPinPull>:
{
 800bb0c:	b480      	push	{r7}
 800bb0e:	b085      	sub	sp, #20
 800bb10:	af00      	add	r7, sp, #0
 800bb12:	60f8      	str	r0, [r7, #12]
 800bb14:	60b9      	str	r1, [r7, #8]
 800bb16:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->PUPDR, ((Pin * Pin) * GPIO_PUPDR_PUPD0), ((Pin * Pin) * Pull));
 800bb18:	68fb      	ldr	r3, [r7, #12]
 800bb1a:	68d9      	ldr	r1, [r3, #12]
 800bb1c:	68bb      	ldr	r3, [r7, #8]
 800bb1e:	fb03 f203 	mul.w	r2, r3, r3
 800bb22:	4613      	mov	r3, r2
 800bb24:	005b      	lsls	r3, r3, #1
 800bb26:	4413      	add	r3, r2
 800bb28:	43db      	mvns	r3, r3
 800bb2a:	ea01 0203 	and.w	r2, r1, r3
 800bb2e:	68bb      	ldr	r3, [r7, #8]
 800bb30:	fb03 f303 	mul.w	r3, r3, r3
 800bb34:	6879      	ldr	r1, [r7, #4]
 800bb36:	fb01 f303 	mul.w	r3, r1, r3
 800bb3a:	431a      	orrs	r2, r3
 800bb3c:	68fb      	ldr	r3, [r7, #12]
 800bb3e:	60da      	str	r2, [r3, #12]
}
 800bb40:	bf00      	nop
 800bb42:	3714      	adds	r7, #20
 800bb44:	46bd      	mov	sp, r7
 800bb46:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb4a:	4770      	bx	lr

0800bb4c <LL_GPIO_SetAFPin_0_7>:
{
 800bb4c:	b480      	push	{r7}
 800bb4e:	b085      	sub	sp, #20
 800bb50:	af00      	add	r7, sp, #0
 800bb52:	60f8      	str	r0, [r7, #12]
 800bb54:	60b9      	str	r1, [r7, #8]
 800bb56:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[0], ((((Pin * Pin) * Pin) * Pin) * GPIO_AFRL_AFSEL0),
 800bb58:	68fb      	ldr	r3, [r7, #12]
 800bb5a:	6a19      	ldr	r1, [r3, #32]
 800bb5c:	68bb      	ldr	r3, [r7, #8]
 800bb5e:	fb03 f303 	mul.w	r3, r3, r3
 800bb62:	68ba      	ldr	r2, [r7, #8]
 800bb64:	fb02 f303 	mul.w	r3, r2, r3
 800bb68:	68ba      	ldr	r2, [r7, #8]
 800bb6a:	fb03 f202 	mul.w	r2, r3, r2
 800bb6e:	4613      	mov	r3, r2
 800bb70:	011b      	lsls	r3, r3, #4
 800bb72:	1a9b      	subs	r3, r3, r2
 800bb74:	43db      	mvns	r3, r3
 800bb76:	ea01 0203 	and.w	r2, r1, r3
 800bb7a:	68bb      	ldr	r3, [r7, #8]
 800bb7c:	fb03 f303 	mul.w	r3, r3, r3
 800bb80:	68b9      	ldr	r1, [r7, #8]
 800bb82:	fb01 f303 	mul.w	r3, r1, r3
 800bb86:	68b9      	ldr	r1, [r7, #8]
 800bb88:	fb01 f303 	mul.w	r3, r1, r3
 800bb8c:	6879      	ldr	r1, [r7, #4]
 800bb8e:	fb01 f303 	mul.w	r3, r1, r3
 800bb92:	431a      	orrs	r2, r3
 800bb94:	68fb      	ldr	r3, [r7, #12]
 800bb96:	621a      	str	r2, [r3, #32]
}
 800bb98:	bf00      	nop
 800bb9a:	3714      	adds	r7, #20
 800bb9c:	46bd      	mov	sp, r7
 800bb9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bba2:	4770      	bx	lr

0800bba4 <LL_GPIO_SetAFPin_8_15>:
{
 800bba4:	b480      	push	{r7}
 800bba6:	b085      	sub	sp, #20
 800bba8:	af00      	add	r7, sp, #0
 800bbaa:	60f8      	str	r0, [r7, #12]
 800bbac:	60b9      	str	r1, [r7, #8]
 800bbae:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[1], (((((Pin >> 8U) * (Pin >> 8U)) * (Pin >> 8U)) * (Pin >> 8U)) * GPIO_AFRH_AFSEL8),
 800bbb0:	68fb      	ldr	r3, [r7, #12]
 800bbb2:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 800bbb4:	68bb      	ldr	r3, [r7, #8]
 800bbb6:	0a1b      	lsrs	r3, r3, #8
 800bbb8:	68ba      	ldr	r2, [r7, #8]
 800bbba:	0a12      	lsrs	r2, r2, #8
 800bbbc:	fb02 f303 	mul.w	r3, r2, r3
 800bbc0:	68ba      	ldr	r2, [r7, #8]
 800bbc2:	0a12      	lsrs	r2, r2, #8
 800bbc4:	fb02 f303 	mul.w	r3, r2, r3
 800bbc8:	68ba      	ldr	r2, [r7, #8]
 800bbca:	0a12      	lsrs	r2, r2, #8
 800bbcc:	fb03 f202 	mul.w	r2, r3, r2
 800bbd0:	4613      	mov	r3, r2
 800bbd2:	011b      	lsls	r3, r3, #4
 800bbd4:	1a9b      	subs	r3, r3, r2
 800bbd6:	43db      	mvns	r3, r3
 800bbd8:	ea01 0203 	and.w	r2, r1, r3
 800bbdc:	68bb      	ldr	r3, [r7, #8]
 800bbde:	0a1b      	lsrs	r3, r3, #8
 800bbe0:	68b9      	ldr	r1, [r7, #8]
 800bbe2:	0a09      	lsrs	r1, r1, #8
 800bbe4:	fb01 f303 	mul.w	r3, r1, r3
 800bbe8:	68b9      	ldr	r1, [r7, #8]
 800bbea:	0a09      	lsrs	r1, r1, #8
 800bbec:	fb01 f303 	mul.w	r3, r1, r3
 800bbf0:	68b9      	ldr	r1, [r7, #8]
 800bbf2:	0a09      	lsrs	r1, r1, #8
 800bbf4:	fb01 f303 	mul.w	r3, r1, r3
 800bbf8:	6879      	ldr	r1, [r7, #4]
 800bbfa:	fb01 f303 	mul.w	r3, r1, r3
 800bbfe:	431a      	orrs	r2, r3
 800bc00:	68fb      	ldr	r3, [r7, #12]
 800bc02:	625a      	str	r2, [r3, #36]	@ 0x24
}
 800bc04:	bf00      	nop
 800bc06:	3714      	adds	r7, #20
 800bc08:	46bd      	mov	sp, r7
 800bc0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bc0e:	4770      	bx	lr

0800bc10 <LL_GPIO_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: GPIO registers are initialized according to GPIO_InitStruct content
  *          - ERROR:   Not applicable
  */
ErrorStatus LL_GPIO_Init(GPIO_TypeDef *GPIOx, LL_GPIO_InitTypeDef *GPIO_InitStruct)
{
 800bc10:	b580      	push	{r7, lr}
 800bc12:	b088      	sub	sp, #32
 800bc14:	af00      	add	r7, sp, #0
 800bc16:	6078      	str	r0, [r7, #4]
 800bc18:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_GPIO_MODE(GPIO_InitStruct->Mode));
  assert_param(IS_LL_GPIO_PULL(GPIO_InitStruct->Pull));

  /* ------------------------- Configure the port pins ---------------- */
  /* Initialize  pinpos on first pin set */
  pinpos = POSITION_VAL(GPIO_InitStruct->Pin);
 800bc1a:	683b      	ldr	r3, [r7, #0]
 800bc1c:	681b      	ldr	r3, [r3, #0]
 800bc1e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800bc20:	693b      	ldr	r3, [r7, #16]
 800bc22:	fa93 f3a3 	rbit	r3, r3
 800bc26:	60fb      	str	r3, [r7, #12]
  return result;
 800bc28:	68fb      	ldr	r3, [r7, #12]
 800bc2a:	617b      	str	r3, [r7, #20]
  if (value == 0U)
 800bc2c:	697b      	ldr	r3, [r7, #20]
 800bc2e:	2b00      	cmp	r3, #0
 800bc30:	d101      	bne.n	800bc36 <LL_GPIO_Init+0x26>
    return 32U;
 800bc32:	2320      	movs	r3, #32
 800bc34:	e003      	b.n	800bc3e <LL_GPIO_Init+0x2e>
  return __builtin_clz(value);
 800bc36:	697b      	ldr	r3, [r7, #20]
 800bc38:	fab3 f383 	clz	r3, r3
 800bc3c:	b2db      	uxtb	r3, r3
 800bc3e:	61fb      	str	r3, [r7, #28]

  /* Configure the port pins */
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00000000U)
 800bc40:	e048      	b.n	800bcd4 <LL_GPIO_Init+0xc4>
  {
    /* Get current io position */
    currentpin = (GPIO_InitStruct->Pin) & (0x00000001UL << pinpos);
 800bc42:	683b      	ldr	r3, [r7, #0]
 800bc44:	681a      	ldr	r2, [r3, #0]
 800bc46:	2101      	movs	r1, #1
 800bc48:	69fb      	ldr	r3, [r7, #28]
 800bc4a:	fa01 f303 	lsl.w	r3, r1, r3
 800bc4e:	4013      	ands	r3, r2
 800bc50:	61bb      	str	r3, [r7, #24]

    if (currentpin != 0x00000000U)
 800bc52:	69bb      	ldr	r3, [r7, #24]
 800bc54:	2b00      	cmp	r3, #0
 800bc56:	d03a      	beq.n	800bcce <LL_GPIO_Init+0xbe>
    {

      if ((GPIO_InitStruct->Mode == LL_GPIO_MODE_OUTPUT) || (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE))
 800bc58:	683b      	ldr	r3, [r7, #0]
 800bc5a:	685b      	ldr	r3, [r3, #4]
 800bc5c:	2b01      	cmp	r3, #1
 800bc5e:	d003      	beq.n	800bc68 <LL_GPIO_Init+0x58>
 800bc60:	683b      	ldr	r3, [r7, #0]
 800bc62:	685b      	ldr	r3, [r3, #4]
 800bc64:	2b02      	cmp	r3, #2
 800bc66:	d10e      	bne.n	800bc86 <LL_GPIO_Init+0x76>
      {
        /* Check Speed mode parameters */
        assert_param(IS_LL_GPIO_SPEED(GPIO_InitStruct->Speed));

        /* Speed mode configuration */
        LL_GPIO_SetPinSpeed(GPIOx, currentpin, GPIO_InitStruct->Speed);
 800bc68:	683b      	ldr	r3, [r7, #0]
 800bc6a:	689b      	ldr	r3, [r3, #8]
 800bc6c:	461a      	mov	r2, r3
 800bc6e:	69b9      	ldr	r1, [r7, #24]
 800bc70:	6878      	ldr	r0, [r7, #4]
 800bc72:	f7ff ff2b 	bl	800bacc <LL_GPIO_SetPinSpeed>

        /* Check Output mode parameters */
        assert_param(IS_LL_GPIO_OUTPUT_TYPE(GPIO_InitStruct->OutputType));

        /* Output mode configuration*/
        LL_GPIO_SetPinOutputType(GPIOx, GPIO_InitStruct->Pin, GPIO_InitStruct->OutputType);
 800bc76:	683b      	ldr	r3, [r7, #0]
 800bc78:	6819      	ldr	r1, [r3, #0]
 800bc7a:	683b      	ldr	r3, [r7, #0]
 800bc7c:	68db      	ldr	r3, [r3, #12]
 800bc7e:	461a      	mov	r2, r3
 800bc80:	6878      	ldr	r0, [r7, #4]
 800bc82:	f7ff ff0b 	bl	800ba9c <LL_GPIO_SetPinOutputType>

      }

      /* Pull-up Pull down resistor configuration*/
      LL_GPIO_SetPinPull(GPIOx, currentpin, GPIO_InitStruct->Pull);
 800bc86:	683b      	ldr	r3, [r7, #0]
 800bc88:	691b      	ldr	r3, [r3, #16]
 800bc8a:	461a      	mov	r2, r3
 800bc8c:	69b9      	ldr	r1, [r7, #24]
 800bc8e:	6878      	ldr	r0, [r7, #4]
 800bc90:	f7ff ff3c 	bl	800bb0c <LL_GPIO_SetPinPull>

      if (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE)
 800bc94:	683b      	ldr	r3, [r7, #0]
 800bc96:	685b      	ldr	r3, [r3, #4]
 800bc98:	2b02      	cmp	r3, #2
 800bc9a:	d111      	bne.n	800bcc0 <LL_GPIO_Init+0xb0>
      {
        /* Check Alternate parameter */
        assert_param(IS_LL_GPIO_ALTERNATE(GPIO_InitStruct->Alternate));

        /* Alternate function configuration */
        if (currentpin < LL_GPIO_PIN_8)
 800bc9c:	69bb      	ldr	r3, [r7, #24]
 800bc9e:	2bff      	cmp	r3, #255	@ 0xff
 800bca0:	d807      	bhi.n	800bcb2 <LL_GPIO_Init+0xa2>
        {
          LL_GPIO_SetAFPin_0_7(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 800bca2:	683b      	ldr	r3, [r7, #0]
 800bca4:	695b      	ldr	r3, [r3, #20]
 800bca6:	461a      	mov	r2, r3
 800bca8:	69b9      	ldr	r1, [r7, #24]
 800bcaa:	6878      	ldr	r0, [r7, #4]
 800bcac:	f7ff ff4e 	bl	800bb4c <LL_GPIO_SetAFPin_0_7>
 800bcb0:	e006      	b.n	800bcc0 <LL_GPIO_Init+0xb0>
        }
        else
        {
          LL_GPIO_SetAFPin_8_15(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 800bcb2:	683b      	ldr	r3, [r7, #0]
 800bcb4:	695b      	ldr	r3, [r3, #20]
 800bcb6:	461a      	mov	r2, r3
 800bcb8:	69b9      	ldr	r1, [r7, #24]
 800bcba:	6878      	ldr	r0, [r7, #4]
 800bcbc:	f7ff ff72 	bl	800bba4 <LL_GPIO_SetAFPin_8_15>
        }
      }

      /* Pin Mode configuration */
      LL_GPIO_SetPinMode(GPIOx, currentpin, GPIO_InitStruct->Mode);
 800bcc0:	683b      	ldr	r3, [r7, #0]
 800bcc2:	685b      	ldr	r3, [r3, #4]
 800bcc4:	461a      	mov	r2, r3
 800bcc6:	69b9      	ldr	r1, [r7, #24]
 800bcc8:	6878      	ldr	r0, [r7, #4]
 800bcca:	f7ff fec7 	bl	800ba5c <LL_GPIO_SetPinMode>
    }
    pinpos++;
 800bcce:	69fb      	ldr	r3, [r7, #28]
 800bcd0:	3301      	adds	r3, #1
 800bcd2:	61fb      	str	r3, [r7, #28]
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00000000U)
 800bcd4:	683b      	ldr	r3, [r7, #0]
 800bcd6:	681a      	ldr	r2, [r3, #0]
 800bcd8:	69fb      	ldr	r3, [r7, #28]
 800bcda:	fa22 f303 	lsr.w	r3, r2, r3
 800bcde:	2b00      	cmp	r3, #0
 800bce0:	d1af      	bne.n	800bc42 <LL_GPIO_Init+0x32>
  }

  return (SUCCESS);
 800bce2:	2300      	movs	r3, #0
}
 800bce4:	4618      	mov	r0, r3
 800bce6:	3720      	adds	r7, #32
 800bce8:	46bd      	mov	sp, r7
 800bcea:	bd80      	pop	{r7, pc}

0800bcec <LL_TIM_SetPrescaler>:
{
 800bcec:	b480      	push	{r7}
 800bcee:	b083      	sub	sp, #12
 800bcf0:	af00      	add	r7, sp, #0
 800bcf2:	6078      	str	r0, [r7, #4]
 800bcf4:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->PSC, Prescaler);
 800bcf6:	687b      	ldr	r3, [r7, #4]
 800bcf8:	683a      	ldr	r2, [r7, #0]
 800bcfa:	629a      	str	r2, [r3, #40]	@ 0x28
}
 800bcfc:	bf00      	nop
 800bcfe:	370c      	adds	r7, #12
 800bd00:	46bd      	mov	sp, r7
 800bd02:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bd06:	4770      	bx	lr

0800bd08 <LL_TIM_SetAutoReload>:
{
 800bd08:	b480      	push	{r7}
 800bd0a:	b083      	sub	sp, #12
 800bd0c:	af00      	add	r7, sp, #0
 800bd0e:	6078      	str	r0, [r7, #4]
 800bd10:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->ARR, AutoReload);
 800bd12:	687b      	ldr	r3, [r7, #4]
 800bd14:	683a      	ldr	r2, [r7, #0]
 800bd16:	62da      	str	r2, [r3, #44]	@ 0x2c
}
 800bd18:	bf00      	nop
 800bd1a:	370c      	adds	r7, #12
 800bd1c:	46bd      	mov	sp, r7
 800bd1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bd22:	4770      	bx	lr

0800bd24 <LL_TIM_SetRepetitionCounter>:
{
 800bd24:	b480      	push	{r7}
 800bd26:	b083      	sub	sp, #12
 800bd28:	af00      	add	r7, sp, #0
 800bd2a:	6078      	str	r0, [r7, #4]
 800bd2c:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->RCR, RepetitionCounter);
 800bd2e:	687b      	ldr	r3, [r7, #4]
 800bd30:	683a      	ldr	r2, [r7, #0]
 800bd32:	631a      	str	r2, [r3, #48]	@ 0x30
}
 800bd34:	bf00      	nop
 800bd36:	370c      	adds	r7, #12
 800bd38:	46bd      	mov	sp, r7
 800bd3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bd3e:	4770      	bx	lr

0800bd40 <LL_TIM_GenerateEvent_UPDATE>:
  * @rmtoll EGR          UG            LL_TIM_GenerateEvent_UPDATE
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_GenerateEvent_UPDATE(TIM_TypeDef *TIMx)
{
 800bd40:	b480      	push	{r7}
 800bd42:	b083      	sub	sp, #12
 800bd44:	af00      	add	r7, sp, #0
 800bd46:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->EGR, TIM_EGR_UG);
 800bd48:	687b      	ldr	r3, [r7, #4]
 800bd4a:	695b      	ldr	r3, [r3, #20]
 800bd4c:	f043 0201 	orr.w	r2, r3, #1
 800bd50:	687b      	ldr	r3, [r7, #4]
 800bd52:	615a      	str	r2, [r3, #20]
}
 800bd54:	bf00      	nop
 800bd56:	370c      	adds	r7, #12
 800bd58:	46bd      	mov	sp, r7
 800bd5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bd5e:	4770      	bx	lr

0800bd60 <LL_TIM_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
ErrorStatus LL_TIM_Init(TIM_TypeDef *TIMx, const LL_TIM_InitTypeDef *TIM_InitStruct)
{
 800bd60:	b580      	push	{r7, lr}
 800bd62:	b084      	sub	sp, #16
 800bd64:	af00      	add	r7, sp, #0
 800bd66:	6078      	str	r0, [r7, #4]
 800bd68:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(TIMx));
  assert_param(IS_LL_TIM_COUNTERMODE(TIM_InitStruct->CounterMode));
  assert_param(IS_LL_TIM_CLOCKDIVISION(TIM_InitStruct->ClockDivision));

  tmpcr1 = LL_TIM_ReadReg(TIMx, CR1);
 800bd6a:	687b      	ldr	r3, [r7, #4]
 800bd6c:	681b      	ldr	r3, [r3, #0]
 800bd6e:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800bd70:	687b      	ldr	r3, [r7, #4]
 800bd72:	4a3d      	ldr	r2, [pc, #244]	@ (800be68 <LL_TIM_Init+0x108>)
 800bd74:	4293      	cmp	r3, r2
 800bd76:	d013      	beq.n	800bda0 <LL_TIM_Init+0x40>
 800bd78:	687b      	ldr	r3, [r7, #4]
 800bd7a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800bd7e:	d00f      	beq.n	800bda0 <LL_TIM_Init+0x40>
 800bd80:	687b      	ldr	r3, [r7, #4]
 800bd82:	4a3a      	ldr	r2, [pc, #232]	@ (800be6c <LL_TIM_Init+0x10c>)
 800bd84:	4293      	cmp	r3, r2
 800bd86:	d00b      	beq.n	800bda0 <LL_TIM_Init+0x40>
 800bd88:	687b      	ldr	r3, [r7, #4]
 800bd8a:	4a39      	ldr	r2, [pc, #228]	@ (800be70 <LL_TIM_Init+0x110>)
 800bd8c:	4293      	cmp	r3, r2
 800bd8e:	d007      	beq.n	800bda0 <LL_TIM_Init+0x40>
 800bd90:	687b      	ldr	r3, [r7, #4]
 800bd92:	4a38      	ldr	r2, [pc, #224]	@ (800be74 <LL_TIM_Init+0x114>)
 800bd94:	4293      	cmp	r3, r2
 800bd96:	d003      	beq.n	800bda0 <LL_TIM_Init+0x40>
 800bd98:	687b      	ldr	r3, [r7, #4]
 800bd9a:	4a37      	ldr	r2, [pc, #220]	@ (800be78 <LL_TIM_Init+0x118>)
 800bd9c:	4293      	cmp	r3, r2
 800bd9e:	d106      	bne.n	800bdae <LL_TIM_Init+0x4e>
  {
    /* Select the Counter Mode */
    MODIFY_REG(tmpcr1, (TIM_CR1_DIR | TIM_CR1_CMS), TIM_InitStruct->CounterMode);
 800bda0:	68fb      	ldr	r3, [r7, #12]
 800bda2:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800bda6:	683b      	ldr	r3, [r7, #0]
 800bda8:	685b      	ldr	r3, [r3, #4]
 800bdaa:	4313      	orrs	r3, r2
 800bdac:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800bdae:	687b      	ldr	r3, [r7, #4]
 800bdb0:	4a2d      	ldr	r2, [pc, #180]	@ (800be68 <LL_TIM_Init+0x108>)
 800bdb2:	4293      	cmp	r3, r2
 800bdb4:	d01f      	beq.n	800bdf6 <LL_TIM_Init+0x96>
 800bdb6:	687b      	ldr	r3, [r7, #4]
 800bdb8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800bdbc:	d01b      	beq.n	800bdf6 <LL_TIM_Init+0x96>
 800bdbe:	687b      	ldr	r3, [r7, #4]
 800bdc0:	4a2a      	ldr	r2, [pc, #168]	@ (800be6c <LL_TIM_Init+0x10c>)
 800bdc2:	4293      	cmp	r3, r2
 800bdc4:	d017      	beq.n	800bdf6 <LL_TIM_Init+0x96>
 800bdc6:	687b      	ldr	r3, [r7, #4]
 800bdc8:	4a29      	ldr	r2, [pc, #164]	@ (800be70 <LL_TIM_Init+0x110>)
 800bdca:	4293      	cmp	r3, r2
 800bdcc:	d013      	beq.n	800bdf6 <LL_TIM_Init+0x96>
 800bdce:	687b      	ldr	r3, [r7, #4]
 800bdd0:	4a28      	ldr	r2, [pc, #160]	@ (800be74 <LL_TIM_Init+0x114>)
 800bdd2:	4293      	cmp	r3, r2
 800bdd4:	d00f      	beq.n	800bdf6 <LL_TIM_Init+0x96>
 800bdd6:	687b      	ldr	r3, [r7, #4]
 800bdd8:	4a27      	ldr	r2, [pc, #156]	@ (800be78 <LL_TIM_Init+0x118>)
 800bdda:	4293      	cmp	r3, r2
 800bddc:	d00b      	beq.n	800bdf6 <LL_TIM_Init+0x96>
 800bdde:	687b      	ldr	r3, [r7, #4]
 800bde0:	4a26      	ldr	r2, [pc, #152]	@ (800be7c <LL_TIM_Init+0x11c>)
 800bde2:	4293      	cmp	r3, r2
 800bde4:	d007      	beq.n	800bdf6 <LL_TIM_Init+0x96>
 800bde6:	687b      	ldr	r3, [r7, #4]
 800bde8:	4a25      	ldr	r2, [pc, #148]	@ (800be80 <LL_TIM_Init+0x120>)
 800bdea:	4293      	cmp	r3, r2
 800bdec:	d003      	beq.n	800bdf6 <LL_TIM_Init+0x96>
 800bdee:	687b      	ldr	r3, [r7, #4]
 800bdf0:	4a24      	ldr	r2, [pc, #144]	@ (800be84 <LL_TIM_Init+0x124>)
 800bdf2:	4293      	cmp	r3, r2
 800bdf4:	d106      	bne.n	800be04 <LL_TIM_Init+0xa4>
  {
    /* Set the clock division */
    MODIFY_REG(tmpcr1, TIM_CR1_CKD, TIM_InitStruct->ClockDivision);
 800bdf6:	68fb      	ldr	r3, [r7, #12]
 800bdf8:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800bdfc:	683b      	ldr	r3, [r7, #0]
 800bdfe:	68db      	ldr	r3, [r3, #12]
 800be00:	4313      	orrs	r3, r2
 800be02:	60fb      	str	r3, [r7, #12]
  }

  /* Write to TIMx CR1 */
  LL_TIM_WriteReg(TIMx, CR1, tmpcr1);
 800be04:	687b      	ldr	r3, [r7, #4]
 800be06:	68fa      	ldr	r2, [r7, #12]
 800be08:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  LL_TIM_SetAutoReload(TIMx, TIM_InitStruct->Autoreload);
 800be0a:	683b      	ldr	r3, [r7, #0]
 800be0c:	689b      	ldr	r3, [r3, #8]
 800be0e:	4619      	mov	r1, r3
 800be10:	6878      	ldr	r0, [r7, #4]
 800be12:	f7ff ff79 	bl	800bd08 <LL_TIM_SetAutoReload>

  /* Set the Prescaler value */
  LL_TIM_SetPrescaler(TIMx, TIM_InitStruct->Prescaler);
 800be16:	683b      	ldr	r3, [r7, #0]
 800be18:	881b      	ldrh	r3, [r3, #0]
 800be1a:	4619      	mov	r1, r3
 800be1c:	6878      	ldr	r0, [r7, #4]
 800be1e:	f7ff ff65 	bl	800bcec <LL_TIM_SetPrescaler>

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800be22:	687b      	ldr	r3, [r7, #4]
 800be24:	4a10      	ldr	r2, [pc, #64]	@ (800be68 <LL_TIM_Init+0x108>)
 800be26:	4293      	cmp	r3, r2
 800be28:	d00f      	beq.n	800be4a <LL_TIM_Init+0xea>
 800be2a:	687b      	ldr	r3, [r7, #4]
 800be2c:	4a12      	ldr	r2, [pc, #72]	@ (800be78 <LL_TIM_Init+0x118>)
 800be2e:	4293      	cmp	r3, r2
 800be30:	d00b      	beq.n	800be4a <LL_TIM_Init+0xea>
 800be32:	687b      	ldr	r3, [r7, #4]
 800be34:	4a11      	ldr	r2, [pc, #68]	@ (800be7c <LL_TIM_Init+0x11c>)
 800be36:	4293      	cmp	r3, r2
 800be38:	d007      	beq.n	800be4a <LL_TIM_Init+0xea>
 800be3a:	687b      	ldr	r3, [r7, #4]
 800be3c:	4a10      	ldr	r2, [pc, #64]	@ (800be80 <LL_TIM_Init+0x120>)
 800be3e:	4293      	cmp	r3, r2
 800be40:	d003      	beq.n	800be4a <LL_TIM_Init+0xea>
 800be42:	687b      	ldr	r3, [r7, #4]
 800be44:	4a0f      	ldr	r2, [pc, #60]	@ (800be84 <LL_TIM_Init+0x124>)
 800be46:	4293      	cmp	r3, r2
 800be48:	d105      	bne.n	800be56 <LL_TIM_Init+0xf6>
  {
    /* Set the Repetition Counter value */
    LL_TIM_SetRepetitionCounter(TIMx, TIM_InitStruct->RepetitionCounter);
 800be4a:	683b      	ldr	r3, [r7, #0]
 800be4c:	691b      	ldr	r3, [r3, #16]
 800be4e:	4619      	mov	r1, r3
 800be50:	6878      	ldr	r0, [r7, #4]
 800be52:	f7ff ff67 	bl	800bd24 <LL_TIM_SetRepetitionCounter>
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter value (if applicable) immediately */
  LL_TIM_GenerateEvent_UPDATE(TIMx);
 800be56:	6878      	ldr	r0, [r7, #4]
 800be58:	f7ff ff72 	bl	800bd40 <LL_TIM_GenerateEvent_UPDATE>

  return SUCCESS;
 800be5c:	2300      	movs	r3, #0
}
 800be5e:	4618      	mov	r0, r3
 800be60:	3710      	adds	r7, #16
 800be62:	46bd      	mov	sp, r7
 800be64:	bd80      	pop	{r7, pc}
 800be66:	bf00      	nop
 800be68:	40010000 	.word	0x40010000
 800be6c:	40000400 	.word	0x40000400
 800be70:	40000800 	.word	0x40000800
 800be74:	40000c00 	.word	0x40000c00
 800be78:	40010400 	.word	0x40010400
 800be7c:	40014000 	.word	0x40014000
 800be80:	40014400 	.word	0x40014400
 800be84:	40014800 	.word	0x40014800

0800be88 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800be88:	b084      	sub	sp, #16
 800be8a:	b580      	push	{r7, lr}
 800be8c:	b084      	sub	sp, #16
 800be8e:	af00      	add	r7, sp, #0
 800be90:	6078      	str	r0, [r7, #4]
 800be92:	f107 001c 	add.w	r0, r7, #28
 800be96:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800be9a:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 800be9e:	2b01      	cmp	r3, #1
 800bea0:	d121      	bne.n	800bee6 <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800bea2:	687b      	ldr	r3, [r7, #4]
 800bea4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800bea6:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800beaa:	687b      	ldr	r3, [r7, #4]
 800beac:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 800beae:	687b      	ldr	r3, [r7, #4]
 800beb0:	68da      	ldr	r2, [r3, #12]
 800beb2:	4b2c      	ldr	r3, [pc, #176]	@ (800bf64 <USB_CoreInit+0xdc>)
 800beb4:	4013      	ands	r3, r2
 800beb6:	687a      	ldr	r2, [r7, #4]
 800beb8:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 800beba:	687b      	ldr	r3, [r7, #4]
 800bebc:	68db      	ldr	r3, [r3, #12]
 800bebe:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800bec2:	687b      	ldr	r3, [r7, #4]
 800bec4:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 800bec6:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800beca:	2b01      	cmp	r3, #1
 800becc:	d105      	bne.n	800beda <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 800bece:	687b      	ldr	r3, [r7, #4]
 800bed0:	68db      	ldr	r3, [r3, #12]
 800bed2:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 800bed6:	687b      	ldr	r3, [r7, #4]
 800bed8:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800beda:	6878      	ldr	r0, [r7, #4]
 800bedc:	f000 faaa 	bl	800c434 <USB_CoreReset>
 800bee0:	4603      	mov	r3, r0
 800bee2:	73fb      	strb	r3, [r7, #15]
 800bee4:	e01b      	b.n	800bf1e <USB_CoreInit+0x96>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 800bee6:	687b      	ldr	r3, [r7, #4]
 800bee8:	68db      	ldr	r3, [r3, #12]
 800beea:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800beee:	687b      	ldr	r3, [r7, #4]
 800bef0:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800bef2:	6878      	ldr	r0, [r7, #4]
 800bef4:	f000 fa9e 	bl	800c434 <USB_CoreReset>
 800bef8:	4603      	mov	r3, r0
 800befa:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 800befc:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 800bf00:	2b00      	cmp	r3, #0
 800bf02:	d106      	bne.n	800bf12 <USB_CoreInit+0x8a>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 800bf04:	687b      	ldr	r3, [r7, #4]
 800bf06:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800bf08:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 800bf0c:	687b      	ldr	r3, [r7, #4]
 800bf0e:	639a      	str	r2, [r3, #56]	@ 0x38
 800bf10:	e005      	b.n	800bf1e <USB_CoreInit+0x96>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800bf12:	687b      	ldr	r3, [r7, #4]
 800bf14:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800bf16:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800bf1a:	687b      	ldr	r3, [r7, #4]
 800bf1c:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 800bf1e:	7fbb      	ldrb	r3, [r7, #30]
 800bf20:	2b01      	cmp	r3, #1
 800bf22:	d116      	bne.n	800bf52 <USB_CoreInit+0xca>
  {
    /* make sure to reserve 18 fifo Locations for DMA buffers */
    USBx->GDFIFOCFG &= ~(0xFFFFU << 16);
 800bf24:	687b      	ldr	r3, [r7, #4]
 800bf26:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800bf28:	b29a      	uxth	r2, r3
 800bf2a:	687b      	ldr	r3, [r7, #4]
 800bf2c:	65da      	str	r2, [r3, #92]	@ 0x5c
    USBx->GDFIFOCFG |= 0x3EEU << 16;
 800bf2e:	687b      	ldr	r3, [r7, #4]
 800bf30:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800bf32:	4b0d      	ldr	r3, [pc, #52]	@ (800bf68 <USB_CoreInit+0xe0>)
 800bf34:	4313      	orrs	r3, r2
 800bf36:	687a      	ldr	r2, [r7, #4]
 800bf38:	65d3      	str	r3, [r2, #92]	@ 0x5c

    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 800bf3a:	687b      	ldr	r3, [r7, #4]
 800bf3c:	689b      	ldr	r3, [r3, #8]
 800bf3e:	f043 0206 	orr.w	r2, r3, #6
 800bf42:	687b      	ldr	r3, [r7, #4]
 800bf44:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 800bf46:	687b      	ldr	r3, [r7, #4]
 800bf48:	689b      	ldr	r3, [r3, #8]
 800bf4a:	f043 0220 	orr.w	r2, r3, #32
 800bf4e:	687b      	ldr	r3, [r7, #4]
 800bf50:	609a      	str	r2, [r3, #8]
  }

  return ret;
 800bf52:	7bfb      	ldrb	r3, [r7, #15]
}
 800bf54:	4618      	mov	r0, r3
 800bf56:	3710      	adds	r7, #16
 800bf58:	46bd      	mov	sp, r7
 800bf5a:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800bf5e:	b004      	add	sp, #16
 800bf60:	4770      	bx	lr
 800bf62:	bf00      	nop
 800bf64:	ffbdffbf 	.word	0xffbdffbf
 800bf68:	03ee0000 	.word	0x03ee0000

0800bf6c <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800bf6c:	b480      	push	{r7}
 800bf6e:	b083      	sub	sp, #12
 800bf70:	af00      	add	r7, sp, #0
 800bf72:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 800bf74:	687b      	ldr	r3, [r7, #4]
 800bf76:	689b      	ldr	r3, [r3, #8]
 800bf78:	f023 0201 	bic.w	r2, r3, #1
 800bf7c:	687b      	ldr	r3, [r7, #4]
 800bf7e:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800bf80:	2300      	movs	r3, #0
}
 800bf82:	4618      	mov	r0, r3
 800bf84:	370c      	adds	r7, #12
 800bf86:	46bd      	mov	sp, r7
 800bf88:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bf8c:	4770      	bx	lr

0800bf8e <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 800bf8e:	b580      	push	{r7, lr}
 800bf90:	b084      	sub	sp, #16
 800bf92:	af00      	add	r7, sp, #0
 800bf94:	6078      	str	r0, [r7, #4]
 800bf96:	460b      	mov	r3, r1
 800bf98:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 800bf9a:	2300      	movs	r3, #0
 800bf9c:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 800bf9e:	687b      	ldr	r3, [r7, #4]
 800bfa0:	68db      	ldr	r3, [r3, #12]
 800bfa2:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 800bfa6:	687b      	ldr	r3, [r7, #4]
 800bfa8:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 800bfaa:	78fb      	ldrb	r3, [r7, #3]
 800bfac:	2b01      	cmp	r3, #1
 800bfae:	d115      	bne.n	800bfdc <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 800bfb0:	687b      	ldr	r3, [r7, #4]
 800bfb2:	68db      	ldr	r3, [r3, #12]
 800bfb4:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 800bfb8:	687b      	ldr	r3, [r7, #4]
 800bfba:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 800bfbc:	200a      	movs	r0, #10
 800bfbe:	f7f6 fcef 	bl	80029a0 <HAL_Delay>
      ms += 10U;
 800bfc2:	68fb      	ldr	r3, [r7, #12]
 800bfc4:	330a      	adds	r3, #10
 800bfc6:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 800bfc8:	6878      	ldr	r0, [r7, #4]
 800bfca:	f000 fa25 	bl	800c418 <USB_GetMode>
 800bfce:	4603      	mov	r3, r0
 800bfd0:	2b01      	cmp	r3, #1
 800bfd2:	d01e      	beq.n	800c012 <USB_SetCurrentMode+0x84>
 800bfd4:	68fb      	ldr	r3, [r7, #12]
 800bfd6:	2bc7      	cmp	r3, #199	@ 0xc7
 800bfd8:	d9f0      	bls.n	800bfbc <USB_SetCurrentMode+0x2e>
 800bfda:	e01a      	b.n	800c012 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 800bfdc:	78fb      	ldrb	r3, [r7, #3]
 800bfde:	2b00      	cmp	r3, #0
 800bfe0:	d115      	bne.n	800c00e <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 800bfe2:	687b      	ldr	r3, [r7, #4]
 800bfe4:	68db      	ldr	r3, [r3, #12]
 800bfe6:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 800bfea:	687b      	ldr	r3, [r7, #4]
 800bfec:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 800bfee:	200a      	movs	r0, #10
 800bff0:	f7f6 fcd6 	bl	80029a0 <HAL_Delay>
      ms += 10U;
 800bff4:	68fb      	ldr	r3, [r7, #12]
 800bff6:	330a      	adds	r3, #10
 800bff8:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 800bffa:	6878      	ldr	r0, [r7, #4]
 800bffc:	f000 fa0c 	bl	800c418 <USB_GetMode>
 800c000:	4603      	mov	r3, r0
 800c002:	2b00      	cmp	r3, #0
 800c004:	d005      	beq.n	800c012 <USB_SetCurrentMode+0x84>
 800c006:	68fb      	ldr	r3, [r7, #12]
 800c008:	2bc7      	cmp	r3, #199	@ 0xc7
 800c00a:	d9f0      	bls.n	800bfee <USB_SetCurrentMode+0x60>
 800c00c:	e001      	b.n	800c012 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 800c00e:	2301      	movs	r3, #1
 800c010:	e005      	b.n	800c01e <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 800c012:	68fb      	ldr	r3, [r7, #12]
 800c014:	2bc8      	cmp	r3, #200	@ 0xc8
 800c016:	d101      	bne.n	800c01c <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 800c018:	2301      	movs	r3, #1
 800c01a:	e000      	b.n	800c01e <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 800c01c:	2300      	movs	r3, #0
}
 800c01e:	4618      	mov	r0, r3
 800c020:	3710      	adds	r7, #16
 800c022:	46bd      	mov	sp, r7
 800c024:	bd80      	pop	{r7, pc}
	...

0800c028 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800c028:	b084      	sub	sp, #16
 800c02a:	b580      	push	{r7, lr}
 800c02c:	b086      	sub	sp, #24
 800c02e:	af00      	add	r7, sp, #0
 800c030:	6078      	str	r0, [r7, #4]
 800c032:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 800c036:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 800c03a:	2300      	movs	r3, #0
 800c03c:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800c03e:	687b      	ldr	r3, [r7, #4]
 800c040:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 800c042:	2300      	movs	r3, #0
 800c044:	613b      	str	r3, [r7, #16]
 800c046:	e009      	b.n	800c05c <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 800c048:	687a      	ldr	r2, [r7, #4]
 800c04a:	693b      	ldr	r3, [r7, #16]
 800c04c:	3340      	adds	r3, #64	@ 0x40
 800c04e:	009b      	lsls	r3, r3, #2
 800c050:	4413      	add	r3, r2
 800c052:	2200      	movs	r2, #0
 800c054:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 800c056:	693b      	ldr	r3, [r7, #16]
 800c058:	3301      	adds	r3, #1
 800c05a:	613b      	str	r3, [r7, #16]
 800c05c:	693b      	ldr	r3, [r7, #16]
 800c05e:	2b0e      	cmp	r3, #14
 800c060:	d9f2      	bls.n	800c048 <USB_DevInit+0x20>
  }

  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 800c062:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800c066:	2b00      	cmp	r3, #0
 800c068:	d11c      	bne.n	800c0a4 <USB_DevInit+0x7c>
  {
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800c06a:	68fb      	ldr	r3, [r7, #12]
 800c06c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800c070:	685b      	ldr	r3, [r3, #4]
 800c072:	68fa      	ldr	r2, [r7, #12]
 800c074:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800c078:	f043 0302 	orr.w	r3, r3, #2
 800c07c:	6053      	str	r3, [r2, #4]

    /* Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 800c07e:	687b      	ldr	r3, [r7, #4]
 800c080:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c082:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 800c086:	687b      	ldr	r3, [r7, #4]
 800c088:	639a      	str	r2, [r3, #56]	@ 0x38

    /* B-peripheral session valid override enable */
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 800c08a:	687b      	ldr	r3, [r7, #4]
 800c08c:	681b      	ldr	r3, [r3, #0]
 800c08e:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800c092:	687b      	ldr	r3, [r7, #4]
 800c094:	601a      	str	r2, [r3, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 800c096:	687b      	ldr	r3, [r7, #4]
 800c098:	681b      	ldr	r3, [r3, #0]
 800c09a:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 800c09e:	687b      	ldr	r3, [r7, #4]
 800c0a0:	601a      	str	r2, [r3, #0]
 800c0a2:	e005      	b.n	800c0b0 <USB_DevInit+0x88>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 800c0a4:	687b      	ldr	r3, [r7, #4]
 800c0a6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c0a8:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 800c0ac:	687b      	ldr	r3, [r7, #4]
 800c0ae:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 800c0b0:	68fb      	ldr	r3, [r7, #12]
 800c0b2:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800c0b6:	461a      	mov	r2, r3
 800c0b8:	2300      	movs	r3, #0
 800c0ba:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800c0bc:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 800c0c0:	2b01      	cmp	r3, #1
 800c0c2:	d10d      	bne.n	800c0e0 <USB_DevInit+0xb8>
  {
    if (cfg.speed == USBD_HS_SPEED)
 800c0c4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800c0c8:	2b00      	cmp	r3, #0
 800c0ca:	d104      	bne.n	800c0d6 <USB_DevInit+0xae>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 800c0cc:	2100      	movs	r1, #0
 800c0ce:	6878      	ldr	r0, [r7, #4]
 800c0d0:	f000 f968 	bl	800c3a4 <USB_SetDevSpeed>
 800c0d4:	e008      	b.n	800c0e8 <USB_DevInit+0xc0>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 800c0d6:	2101      	movs	r1, #1
 800c0d8:	6878      	ldr	r0, [r7, #4]
 800c0da:	f000 f963 	bl	800c3a4 <USB_SetDevSpeed>
 800c0de:	e003      	b.n	800c0e8 <USB_DevInit+0xc0>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 800c0e0:	2103      	movs	r1, #3
 800c0e2:	6878      	ldr	r0, [r7, #4]
 800c0e4:	f000 f95e 	bl	800c3a4 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 800c0e8:	2110      	movs	r1, #16
 800c0ea:	6878      	ldr	r0, [r7, #4]
 800c0ec:	f000 f8fa 	bl	800c2e4 <USB_FlushTxFifo>
 800c0f0:	4603      	mov	r3, r0
 800c0f2:	2b00      	cmp	r3, #0
 800c0f4:	d001      	beq.n	800c0fa <USB_DevInit+0xd2>
  {
    ret = HAL_ERROR;
 800c0f6:	2301      	movs	r3, #1
 800c0f8:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 800c0fa:	6878      	ldr	r0, [r7, #4]
 800c0fc:	f000 f924 	bl	800c348 <USB_FlushRxFifo>
 800c100:	4603      	mov	r3, r0
 800c102:	2b00      	cmp	r3, #0
 800c104:	d001      	beq.n	800c10a <USB_DevInit+0xe2>
  {
    ret = HAL_ERROR;
 800c106:	2301      	movs	r3, #1
 800c108:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 800c10a:	68fb      	ldr	r3, [r7, #12]
 800c10c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800c110:	461a      	mov	r2, r3
 800c112:	2300      	movs	r3, #0
 800c114:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 800c116:	68fb      	ldr	r3, [r7, #12]
 800c118:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800c11c:	461a      	mov	r2, r3
 800c11e:	2300      	movs	r3, #0
 800c120:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 800c122:	68fb      	ldr	r3, [r7, #12]
 800c124:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800c128:	461a      	mov	r2, r3
 800c12a:	2300      	movs	r3, #0
 800c12c:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800c12e:	2300      	movs	r3, #0
 800c130:	613b      	str	r3, [r7, #16]
 800c132:	e043      	b.n	800c1bc <USB_DevInit+0x194>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800c134:	693b      	ldr	r3, [r7, #16]
 800c136:	015a      	lsls	r2, r3, #5
 800c138:	68fb      	ldr	r3, [r7, #12]
 800c13a:	4413      	add	r3, r2
 800c13c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800c140:	681b      	ldr	r3, [r3, #0]
 800c142:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800c146:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800c14a:	d118      	bne.n	800c17e <USB_DevInit+0x156>
    {
      if (i == 0U)
 800c14c:	693b      	ldr	r3, [r7, #16]
 800c14e:	2b00      	cmp	r3, #0
 800c150:	d10a      	bne.n	800c168 <USB_DevInit+0x140>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 800c152:	693b      	ldr	r3, [r7, #16]
 800c154:	015a      	lsls	r2, r3, #5
 800c156:	68fb      	ldr	r3, [r7, #12]
 800c158:	4413      	add	r3, r2
 800c15a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800c15e:	461a      	mov	r2, r3
 800c160:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 800c164:	6013      	str	r3, [r2, #0]
 800c166:	e013      	b.n	800c190 <USB_DevInit+0x168>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 800c168:	693b      	ldr	r3, [r7, #16]
 800c16a:	015a      	lsls	r2, r3, #5
 800c16c:	68fb      	ldr	r3, [r7, #12]
 800c16e:	4413      	add	r3, r2
 800c170:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800c174:	461a      	mov	r2, r3
 800c176:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 800c17a:	6013      	str	r3, [r2, #0]
 800c17c:	e008      	b.n	800c190 <USB_DevInit+0x168>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 800c17e:	693b      	ldr	r3, [r7, #16]
 800c180:	015a      	lsls	r2, r3, #5
 800c182:	68fb      	ldr	r3, [r7, #12]
 800c184:	4413      	add	r3, r2
 800c186:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800c18a:	461a      	mov	r2, r3
 800c18c:	2300      	movs	r3, #0
 800c18e:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 800c190:	693b      	ldr	r3, [r7, #16]
 800c192:	015a      	lsls	r2, r3, #5
 800c194:	68fb      	ldr	r3, [r7, #12]
 800c196:	4413      	add	r3, r2
 800c198:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800c19c:	461a      	mov	r2, r3
 800c19e:	2300      	movs	r3, #0
 800c1a0:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 800c1a2:	693b      	ldr	r3, [r7, #16]
 800c1a4:	015a      	lsls	r2, r3, #5
 800c1a6:	68fb      	ldr	r3, [r7, #12]
 800c1a8:	4413      	add	r3, r2
 800c1aa:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800c1ae:	461a      	mov	r2, r3
 800c1b0:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 800c1b4:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800c1b6:	693b      	ldr	r3, [r7, #16]
 800c1b8:	3301      	adds	r3, #1
 800c1ba:	613b      	str	r3, [r7, #16]
 800c1bc:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800c1c0:	461a      	mov	r2, r3
 800c1c2:	693b      	ldr	r3, [r7, #16]
 800c1c4:	4293      	cmp	r3, r2
 800c1c6:	d3b5      	bcc.n	800c134 <USB_DevInit+0x10c>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800c1c8:	2300      	movs	r3, #0
 800c1ca:	613b      	str	r3, [r7, #16]
 800c1cc:	e043      	b.n	800c256 <USB_DevInit+0x22e>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800c1ce:	693b      	ldr	r3, [r7, #16]
 800c1d0:	015a      	lsls	r2, r3, #5
 800c1d2:	68fb      	ldr	r3, [r7, #12]
 800c1d4:	4413      	add	r3, r2
 800c1d6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c1da:	681b      	ldr	r3, [r3, #0]
 800c1dc:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800c1e0:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800c1e4:	d118      	bne.n	800c218 <USB_DevInit+0x1f0>
    {
      if (i == 0U)
 800c1e6:	693b      	ldr	r3, [r7, #16]
 800c1e8:	2b00      	cmp	r3, #0
 800c1ea:	d10a      	bne.n	800c202 <USB_DevInit+0x1da>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 800c1ec:	693b      	ldr	r3, [r7, #16]
 800c1ee:	015a      	lsls	r2, r3, #5
 800c1f0:	68fb      	ldr	r3, [r7, #12]
 800c1f2:	4413      	add	r3, r2
 800c1f4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c1f8:	461a      	mov	r2, r3
 800c1fa:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 800c1fe:	6013      	str	r3, [r2, #0]
 800c200:	e013      	b.n	800c22a <USB_DevInit+0x202>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 800c202:	693b      	ldr	r3, [r7, #16]
 800c204:	015a      	lsls	r2, r3, #5
 800c206:	68fb      	ldr	r3, [r7, #12]
 800c208:	4413      	add	r3, r2
 800c20a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c20e:	461a      	mov	r2, r3
 800c210:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 800c214:	6013      	str	r3, [r2, #0]
 800c216:	e008      	b.n	800c22a <USB_DevInit+0x202>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 800c218:	693b      	ldr	r3, [r7, #16]
 800c21a:	015a      	lsls	r2, r3, #5
 800c21c:	68fb      	ldr	r3, [r7, #12]
 800c21e:	4413      	add	r3, r2
 800c220:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c224:	461a      	mov	r2, r3
 800c226:	2300      	movs	r3, #0
 800c228:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 800c22a:	693b      	ldr	r3, [r7, #16]
 800c22c:	015a      	lsls	r2, r3, #5
 800c22e:	68fb      	ldr	r3, [r7, #12]
 800c230:	4413      	add	r3, r2
 800c232:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c236:	461a      	mov	r2, r3
 800c238:	2300      	movs	r3, #0
 800c23a:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 800c23c:	693b      	ldr	r3, [r7, #16]
 800c23e:	015a      	lsls	r2, r3, #5
 800c240:	68fb      	ldr	r3, [r7, #12]
 800c242:	4413      	add	r3, r2
 800c244:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c248:	461a      	mov	r2, r3
 800c24a:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 800c24e:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800c250:	693b      	ldr	r3, [r7, #16]
 800c252:	3301      	adds	r3, #1
 800c254:	613b      	str	r3, [r7, #16]
 800c256:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800c25a:	461a      	mov	r2, r3
 800c25c:	693b      	ldr	r3, [r7, #16]
 800c25e:	4293      	cmp	r3, r2
 800c260:	d3b5      	bcc.n	800c1ce <USB_DevInit+0x1a6>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 800c262:	68fb      	ldr	r3, [r7, #12]
 800c264:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800c268:	691b      	ldr	r3, [r3, #16]
 800c26a:	68fa      	ldr	r2, [r7, #12]
 800c26c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800c270:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800c274:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 800c276:	687b      	ldr	r3, [r7, #4]
 800c278:	2200      	movs	r2, #0
 800c27a:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 800c27c:	687b      	ldr	r3, [r7, #4]
 800c27e:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 800c282:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 800c284:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800c288:	2b00      	cmp	r3, #0
 800c28a:	d105      	bne.n	800c298 <USB_DevInit+0x270>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 800c28c:	687b      	ldr	r3, [r7, #4]
 800c28e:	699b      	ldr	r3, [r3, #24]
 800c290:	f043 0210 	orr.w	r2, r3, #16
 800c294:	687b      	ldr	r3, [r7, #4]
 800c296:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 800c298:	687b      	ldr	r3, [r7, #4]
 800c29a:	699a      	ldr	r2, [r3, #24]
 800c29c:	4b0f      	ldr	r3, [pc, #60]	@ (800c2dc <USB_DevInit+0x2b4>)
 800c29e:	4313      	orrs	r3, r2
 800c2a0:	687a      	ldr	r2, [r7, #4]
 800c2a2:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 800c2a4:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 800c2a8:	2b00      	cmp	r3, #0
 800c2aa:	d005      	beq.n	800c2b8 <USB_DevInit+0x290>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 800c2ac:	687b      	ldr	r3, [r7, #4]
 800c2ae:	699b      	ldr	r3, [r3, #24]
 800c2b0:	f043 0208 	orr.w	r2, r3, #8
 800c2b4:	687b      	ldr	r3, [r7, #4]
 800c2b6:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 800c2b8:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800c2bc:	2b01      	cmp	r3, #1
 800c2be:	d105      	bne.n	800c2cc <USB_DevInit+0x2a4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 800c2c0:	687b      	ldr	r3, [r7, #4]
 800c2c2:	699a      	ldr	r2, [r3, #24]
 800c2c4:	4b06      	ldr	r3, [pc, #24]	@ (800c2e0 <USB_DevInit+0x2b8>)
 800c2c6:	4313      	orrs	r3, r2
 800c2c8:	687a      	ldr	r2, [r7, #4]
 800c2ca:	6193      	str	r3, [r2, #24]
  }

  return ret;
 800c2cc:	7dfb      	ldrb	r3, [r7, #23]
}
 800c2ce:	4618      	mov	r0, r3
 800c2d0:	3718      	adds	r7, #24
 800c2d2:	46bd      	mov	sp, r7
 800c2d4:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800c2d8:	b004      	add	sp, #16
 800c2da:	4770      	bx	lr
 800c2dc:	803c3800 	.word	0x803c3800
 800c2e0:	40000004 	.word	0x40000004

0800c2e4 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 800c2e4:	b480      	push	{r7}
 800c2e6:	b085      	sub	sp, #20
 800c2e8:	af00      	add	r7, sp, #0
 800c2ea:	6078      	str	r0, [r7, #4]
 800c2ec:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 800c2ee:	2300      	movs	r3, #0
 800c2f0:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800c2f2:	68fb      	ldr	r3, [r7, #12]
 800c2f4:	3301      	adds	r3, #1
 800c2f6:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800c2f8:	68fb      	ldr	r3, [r7, #12]
 800c2fa:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800c2fe:	d901      	bls.n	800c304 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 800c300:	2303      	movs	r3, #3
 800c302:	e01b      	b.n	800c33c <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800c304:	687b      	ldr	r3, [r7, #4]
 800c306:	691b      	ldr	r3, [r3, #16]
 800c308:	2b00      	cmp	r3, #0
 800c30a:	daf2      	bge.n	800c2f2 <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 800c30c:	2300      	movs	r3, #0
 800c30e:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 800c310:	683b      	ldr	r3, [r7, #0]
 800c312:	019b      	lsls	r3, r3, #6
 800c314:	f043 0220 	orr.w	r2, r3, #32
 800c318:	687b      	ldr	r3, [r7, #4]
 800c31a:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800c31c:	68fb      	ldr	r3, [r7, #12]
 800c31e:	3301      	adds	r3, #1
 800c320:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800c322:	68fb      	ldr	r3, [r7, #12]
 800c324:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800c328:	d901      	bls.n	800c32e <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 800c32a:	2303      	movs	r3, #3
 800c32c:	e006      	b.n	800c33c <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 800c32e:	687b      	ldr	r3, [r7, #4]
 800c330:	691b      	ldr	r3, [r3, #16]
 800c332:	f003 0320 	and.w	r3, r3, #32
 800c336:	2b20      	cmp	r3, #32
 800c338:	d0f0      	beq.n	800c31c <USB_FlushTxFifo+0x38>

  return HAL_OK;
 800c33a:	2300      	movs	r3, #0
}
 800c33c:	4618      	mov	r0, r3
 800c33e:	3714      	adds	r7, #20
 800c340:	46bd      	mov	sp, r7
 800c342:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c346:	4770      	bx	lr

0800c348 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 800c348:	b480      	push	{r7}
 800c34a:	b085      	sub	sp, #20
 800c34c:	af00      	add	r7, sp, #0
 800c34e:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800c350:	2300      	movs	r3, #0
 800c352:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800c354:	68fb      	ldr	r3, [r7, #12]
 800c356:	3301      	adds	r3, #1
 800c358:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800c35a:	68fb      	ldr	r3, [r7, #12]
 800c35c:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800c360:	d901      	bls.n	800c366 <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 800c362:	2303      	movs	r3, #3
 800c364:	e018      	b.n	800c398 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800c366:	687b      	ldr	r3, [r7, #4]
 800c368:	691b      	ldr	r3, [r3, #16]
 800c36a:	2b00      	cmp	r3, #0
 800c36c:	daf2      	bge.n	800c354 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 800c36e:	2300      	movs	r3, #0
 800c370:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 800c372:	687b      	ldr	r3, [r7, #4]
 800c374:	2210      	movs	r2, #16
 800c376:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800c378:	68fb      	ldr	r3, [r7, #12]
 800c37a:	3301      	adds	r3, #1
 800c37c:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800c37e:	68fb      	ldr	r3, [r7, #12]
 800c380:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800c384:	d901      	bls.n	800c38a <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 800c386:	2303      	movs	r3, #3
 800c388:	e006      	b.n	800c398 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 800c38a:	687b      	ldr	r3, [r7, #4]
 800c38c:	691b      	ldr	r3, [r3, #16]
 800c38e:	f003 0310 	and.w	r3, r3, #16
 800c392:	2b10      	cmp	r3, #16
 800c394:	d0f0      	beq.n	800c378 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 800c396:	2300      	movs	r3, #0
}
 800c398:	4618      	mov	r0, r3
 800c39a:	3714      	adds	r7, #20
 800c39c:	46bd      	mov	sp, r7
 800c39e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c3a2:	4770      	bx	lr

0800c3a4 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(const USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 800c3a4:	b480      	push	{r7}
 800c3a6:	b085      	sub	sp, #20
 800c3a8:	af00      	add	r7, sp, #0
 800c3aa:	6078      	str	r0, [r7, #4]
 800c3ac:	460b      	mov	r3, r1
 800c3ae:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800c3b0:	687b      	ldr	r3, [r7, #4]
 800c3b2:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 800c3b4:	68fb      	ldr	r3, [r7, #12]
 800c3b6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800c3ba:	681a      	ldr	r2, [r3, #0]
 800c3bc:	78fb      	ldrb	r3, [r7, #3]
 800c3be:	68f9      	ldr	r1, [r7, #12]
 800c3c0:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800c3c4:	4313      	orrs	r3, r2
 800c3c6:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 800c3c8:	2300      	movs	r3, #0
}
 800c3ca:	4618      	mov	r0, r3
 800c3cc:	3714      	adds	r7, #20
 800c3ce:	46bd      	mov	sp, r7
 800c3d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c3d4:	4770      	bx	lr

0800c3d6 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(const USB_OTG_GlobalTypeDef *USBx)
{
 800c3d6:	b480      	push	{r7}
 800c3d8:	b085      	sub	sp, #20
 800c3da:	af00      	add	r7, sp, #0
 800c3dc:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800c3de:	687b      	ldr	r3, [r7, #4]
 800c3e0:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800c3e2:	68fb      	ldr	r3, [r7, #12]
 800c3e4:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800c3e8:	681b      	ldr	r3, [r3, #0]
 800c3ea:	68fa      	ldr	r2, [r7, #12]
 800c3ec:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800c3f0:	f023 0303 	bic.w	r3, r3, #3
 800c3f4:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800c3f6:	68fb      	ldr	r3, [r7, #12]
 800c3f8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800c3fc:	685b      	ldr	r3, [r3, #4]
 800c3fe:	68fa      	ldr	r2, [r7, #12]
 800c400:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800c404:	f043 0302 	orr.w	r3, r3, #2
 800c408:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800c40a:	2300      	movs	r3, #0
}
 800c40c:	4618      	mov	r0, r3
 800c40e:	3714      	adds	r7, #20
 800c410:	46bd      	mov	sp, r7
 800c412:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c416:	4770      	bx	lr

0800c418 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 800c418:	b480      	push	{r7}
 800c41a:	b083      	sub	sp, #12
 800c41c:	af00      	add	r7, sp, #0
 800c41e:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 800c420:	687b      	ldr	r3, [r7, #4]
 800c422:	695b      	ldr	r3, [r3, #20]
 800c424:	f003 0301 	and.w	r3, r3, #1
}
 800c428:	4618      	mov	r0, r3
 800c42a:	370c      	adds	r7, #12
 800c42c:	46bd      	mov	sp, r7
 800c42e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c432:	4770      	bx	lr

0800c434 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 800c434:	b480      	push	{r7}
 800c436:	b085      	sub	sp, #20
 800c438:	af00      	add	r7, sp, #0
 800c43a:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800c43c:	2300      	movs	r3, #0
 800c43e:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800c440:	68fb      	ldr	r3, [r7, #12]
 800c442:	3301      	adds	r3, #1
 800c444:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800c446:	68fb      	ldr	r3, [r7, #12]
 800c448:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800c44c:	d901      	bls.n	800c452 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 800c44e:	2303      	movs	r3, #3
 800c450:	e01b      	b.n	800c48a <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800c452:	687b      	ldr	r3, [r7, #4]
 800c454:	691b      	ldr	r3, [r3, #16]
 800c456:	2b00      	cmp	r3, #0
 800c458:	daf2      	bge.n	800c440 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 800c45a:	2300      	movs	r3, #0
 800c45c:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 800c45e:	687b      	ldr	r3, [r7, #4]
 800c460:	691b      	ldr	r3, [r3, #16]
 800c462:	f043 0201 	orr.w	r2, r3, #1
 800c466:	687b      	ldr	r3, [r7, #4]
 800c468:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800c46a:	68fb      	ldr	r3, [r7, #12]
 800c46c:	3301      	adds	r3, #1
 800c46e:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800c470:	68fb      	ldr	r3, [r7, #12]
 800c472:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800c476:	d901      	bls.n	800c47c <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 800c478:	2303      	movs	r3, #3
 800c47a:	e006      	b.n	800c48a <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 800c47c:	687b      	ldr	r3, [r7, #4]
 800c47e:	691b      	ldr	r3, [r3, #16]
 800c480:	f003 0301 	and.w	r3, r3, #1
 800c484:	2b01      	cmp	r3, #1
 800c486:	d0f0      	beq.n	800c46a <USB_CoreReset+0x36>

  return HAL_OK;
 800c488:	2300      	movs	r3, #0
}
 800c48a:	4618      	mov	r0, r3
 800c48c:	3714      	adds	r7, #20
 800c48e:	46bd      	mov	sp, r7
 800c490:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c494:	4770      	bx	lr
	...

0800c498 <MX_LWIP_Init>:

/**
  * LwIP initialization function
  */
void MX_LWIP_Init(void)
{
 800c498:	b580      	push	{r7, lr}
 800c49a:	b084      	sub	sp, #16
 800c49c:	af04      	add	r7, sp, #16
  /* IP addresses initialization */
  IP_ADDRESS[0] = 192;
 800c49e:	4b92      	ldr	r3, [pc, #584]	@ (800c6e8 <MX_LWIP_Init+0x250>)
 800c4a0:	22c0      	movs	r2, #192	@ 0xc0
 800c4a2:	701a      	strb	r2, [r3, #0]
  IP_ADDRESS[1] = 168;
 800c4a4:	4b90      	ldr	r3, [pc, #576]	@ (800c6e8 <MX_LWIP_Init+0x250>)
 800c4a6:	22a8      	movs	r2, #168	@ 0xa8
 800c4a8:	705a      	strb	r2, [r3, #1]
  IP_ADDRESS[2] = 8;
 800c4aa:	4b8f      	ldr	r3, [pc, #572]	@ (800c6e8 <MX_LWIP_Init+0x250>)
 800c4ac:	2208      	movs	r2, #8
 800c4ae:	709a      	strb	r2, [r3, #2]
  IP_ADDRESS[3] = 2;
 800c4b0:	4b8d      	ldr	r3, [pc, #564]	@ (800c6e8 <MX_LWIP_Init+0x250>)
 800c4b2:	2202      	movs	r2, #2
 800c4b4:	70da      	strb	r2, [r3, #3]
  NETMASK_ADDRESS[0] = 255;
 800c4b6:	4b8d      	ldr	r3, [pc, #564]	@ (800c6ec <MX_LWIP_Init+0x254>)
 800c4b8:	22ff      	movs	r2, #255	@ 0xff
 800c4ba:	701a      	strb	r2, [r3, #0]
  NETMASK_ADDRESS[1] = 255;
 800c4bc:	4b8b      	ldr	r3, [pc, #556]	@ (800c6ec <MX_LWIP_Init+0x254>)
 800c4be:	22ff      	movs	r2, #255	@ 0xff
 800c4c0:	705a      	strb	r2, [r3, #1]
  NETMASK_ADDRESS[2] = 255;
 800c4c2:	4b8a      	ldr	r3, [pc, #552]	@ (800c6ec <MX_LWIP_Init+0x254>)
 800c4c4:	22ff      	movs	r2, #255	@ 0xff
 800c4c6:	709a      	strb	r2, [r3, #2]
  NETMASK_ADDRESS[3] = 0;
 800c4c8:	4b88      	ldr	r3, [pc, #544]	@ (800c6ec <MX_LWIP_Init+0x254>)
 800c4ca:	2200      	movs	r2, #0
 800c4cc:	70da      	strb	r2, [r3, #3]
  GATEWAY_ADDRESS[0] = 192;
 800c4ce:	4b88      	ldr	r3, [pc, #544]	@ (800c6f0 <MX_LWIP_Init+0x258>)
 800c4d0:	22c0      	movs	r2, #192	@ 0xc0
 800c4d2:	701a      	strb	r2, [r3, #0]
  GATEWAY_ADDRESS[1] = 168;
 800c4d4:	4b86      	ldr	r3, [pc, #536]	@ (800c6f0 <MX_LWIP_Init+0x258>)
 800c4d6:	22a8      	movs	r2, #168	@ 0xa8
 800c4d8:	705a      	strb	r2, [r3, #1]
  GATEWAY_ADDRESS[2] = 8;
 800c4da:	4b85      	ldr	r3, [pc, #532]	@ (800c6f0 <MX_LWIP_Init+0x258>)
 800c4dc:	2208      	movs	r2, #8
 800c4de:	709a      	strb	r2, [r3, #2]
  GATEWAY_ADDRESS[3] = 3;
 800c4e0:	4b83      	ldr	r3, [pc, #524]	@ (800c6f0 <MX_LWIP_Init+0x258>)
 800c4e2:	2203      	movs	r2, #3
 800c4e4:	70da      	strb	r2, [r3, #3]

/* USER CODE BEGIN IP_ADDRESSES */
/* USER CODE END IP_ADDRESSES */

  /* Initialize the LwIP stack with RTOS */
  tcpip_init( NULL, NULL );
 800c4e6:	2100      	movs	r1, #0
 800c4e8:	2000      	movs	r0, #0
 800c4ea:	f006 ffd7 	bl	801349c <tcpip_init>

  /* IP addresses initialization without DHCP (IPv4) */
  IP4_ADDR(&ipaddr, IP_ADDRESS[0], IP_ADDRESS[1], IP_ADDRESS[2], IP_ADDRESS[3]);
 800c4ee:	4b7e      	ldr	r3, [pc, #504]	@ (800c6e8 <MX_LWIP_Init+0x250>)
 800c4f0:	781b      	ldrb	r3, [r3, #0]
 800c4f2:	061a      	lsls	r2, r3, #24
 800c4f4:	4b7c      	ldr	r3, [pc, #496]	@ (800c6e8 <MX_LWIP_Init+0x250>)
 800c4f6:	785b      	ldrb	r3, [r3, #1]
 800c4f8:	041b      	lsls	r3, r3, #16
 800c4fa:	431a      	orrs	r2, r3
 800c4fc:	4b7a      	ldr	r3, [pc, #488]	@ (800c6e8 <MX_LWIP_Init+0x250>)
 800c4fe:	789b      	ldrb	r3, [r3, #2]
 800c500:	021b      	lsls	r3, r3, #8
 800c502:	4313      	orrs	r3, r2
 800c504:	4a78      	ldr	r2, [pc, #480]	@ (800c6e8 <MX_LWIP_Init+0x250>)
 800c506:	78d2      	ldrb	r2, [r2, #3]
 800c508:	4313      	orrs	r3, r2
 800c50a:	061a      	lsls	r2, r3, #24
 800c50c:	4b76      	ldr	r3, [pc, #472]	@ (800c6e8 <MX_LWIP_Init+0x250>)
 800c50e:	781b      	ldrb	r3, [r3, #0]
 800c510:	0619      	lsls	r1, r3, #24
 800c512:	4b75      	ldr	r3, [pc, #468]	@ (800c6e8 <MX_LWIP_Init+0x250>)
 800c514:	785b      	ldrb	r3, [r3, #1]
 800c516:	041b      	lsls	r3, r3, #16
 800c518:	4319      	orrs	r1, r3
 800c51a:	4b73      	ldr	r3, [pc, #460]	@ (800c6e8 <MX_LWIP_Init+0x250>)
 800c51c:	789b      	ldrb	r3, [r3, #2]
 800c51e:	021b      	lsls	r3, r3, #8
 800c520:	430b      	orrs	r3, r1
 800c522:	4971      	ldr	r1, [pc, #452]	@ (800c6e8 <MX_LWIP_Init+0x250>)
 800c524:	78c9      	ldrb	r1, [r1, #3]
 800c526:	430b      	orrs	r3, r1
 800c528:	021b      	lsls	r3, r3, #8
 800c52a:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 800c52e:	431a      	orrs	r2, r3
 800c530:	4b6d      	ldr	r3, [pc, #436]	@ (800c6e8 <MX_LWIP_Init+0x250>)
 800c532:	781b      	ldrb	r3, [r3, #0]
 800c534:	0619      	lsls	r1, r3, #24
 800c536:	4b6c      	ldr	r3, [pc, #432]	@ (800c6e8 <MX_LWIP_Init+0x250>)
 800c538:	785b      	ldrb	r3, [r3, #1]
 800c53a:	041b      	lsls	r3, r3, #16
 800c53c:	4319      	orrs	r1, r3
 800c53e:	4b6a      	ldr	r3, [pc, #424]	@ (800c6e8 <MX_LWIP_Init+0x250>)
 800c540:	789b      	ldrb	r3, [r3, #2]
 800c542:	021b      	lsls	r3, r3, #8
 800c544:	430b      	orrs	r3, r1
 800c546:	4968      	ldr	r1, [pc, #416]	@ (800c6e8 <MX_LWIP_Init+0x250>)
 800c548:	78c9      	ldrb	r1, [r1, #3]
 800c54a:	430b      	orrs	r3, r1
 800c54c:	0a1b      	lsrs	r3, r3, #8
 800c54e:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
 800c552:	431a      	orrs	r2, r3
 800c554:	4b64      	ldr	r3, [pc, #400]	@ (800c6e8 <MX_LWIP_Init+0x250>)
 800c556:	781b      	ldrb	r3, [r3, #0]
 800c558:	0619      	lsls	r1, r3, #24
 800c55a:	4b63      	ldr	r3, [pc, #396]	@ (800c6e8 <MX_LWIP_Init+0x250>)
 800c55c:	785b      	ldrb	r3, [r3, #1]
 800c55e:	041b      	lsls	r3, r3, #16
 800c560:	4319      	orrs	r1, r3
 800c562:	4b61      	ldr	r3, [pc, #388]	@ (800c6e8 <MX_LWIP_Init+0x250>)
 800c564:	789b      	ldrb	r3, [r3, #2]
 800c566:	021b      	lsls	r3, r3, #8
 800c568:	430b      	orrs	r3, r1
 800c56a:	495f      	ldr	r1, [pc, #380]	@ (800c6e8 <MX_LWIP_Init+0x250>)
 800c56c:	78c9      	ldrb	r1, [r1, #3]
 800c56e:	430b      	orrs	r3, r1
 800c570:	0e1b      	lsrs	r3, r3, #24
 800c572:	4313      	orrs	r3, r2
 800c574:	4a5f      	ldr	r2, [pc, #380]	@ (800c6f4 <MX_LWIP_Init+0x25c>)
 800c576:	6013      	str	r3, [r2, #0]
  IP4_ADDR(&netmask, NETMASK_ADDRESS[0], NETMASK_ADDRESS[1] , NETMASK_ADDRESS[2], NETMASK_ADDRESS[3]);
 800c578:	4b5c      	ldr	r3, [pc, #368]	@ (800c6ec <MX_LWIP_Init+0x254>)
 800c57a:	781b      	ldrb	r3, [r3, #0]
 800c57c:	061a      	lsls	r2, r3, #24
 800c57e:	4b5b      	ldr	r3, [pc, #364]	@ (800c6ec <MX_LWIP_Init+0x254>)
 800c580:	785b      	ldrb	r3, [r3, #1]
 800c582:	041b      	lsls	r3, r3, #16
 800c584:	431a      	orrs	r2, r3
 800c586:	4b59      	ldr	r3, [pc, #356]	@ (800c6ec <MX_LWIP_Init+0x254>)
 800c588:	789b      	ldrb	r3, [r3, #2]
 800c58a:	021b      	lsls	r3, r3, #8
 800c58c:	4313      	orrs	r3, r2
 800c58e:	4a57      	ldr	r2, [pc, #348]	@ (800c6ec <MX_LWIP_Init+0x254>)
 800c590:	78d2      	ldrb	r2, [r2, #3]
 800c592:	4313      	orrs	r3, r2
 800c594:	061a      	lsls	r2, r3, #24
 800c596:	4b55      	ldr	r3, [pc, #340]	@ (800c6ec <MX_LWIP_Init+0x254>)
 800c598:	781b      	ldrb	r3, [r3, #0]
 800c59a:	0619      	lsls	r1, r3, #24
 800c59c:	4b53      	ldr	r3, [pc, #332]	@ (800c6ec <MX_LWIP_Init+0x254>)
 800c59e:	785b      	ldrb	r3, [r3, #1]
 800c5a0:	041b      	lsls	r3, r3, #16
 800c5a2:	4319      	orrs	r1, r3
 800c5a4:	4b51      	ldr	r3, [pc, #324]	@ (800c6ec <MX_LWIP_Init+0x254>)
 800c5a6:	789b      	ldrb	r3, [r3, #2]
 800c5a8:	021b      	lsls	r3, r3, #8
 800c5aa:	430b      	orrs	r3, r1
 800c5ac:	494f      	ldr	r1, [pc, #316]	@ (800c6ec <MX_LWIP_Init+0x254>)
 800c5ae:	78c9      	ldrb	r1, [r1, #3]
 800c5b0:	430b      	orrs	r3, r1
 800c5b2:	021b      	lsls	r3, r3, #8
 800c5b4:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 800c5b8:	431a      	orrs	r2, r3
 800c5ba:	4b4c      	ldr	r3, [pc, #304]	@ (800c6ec <MX_LWIP_Init+0x254>)
 800c5bc:	781b      	ldrb	r3, [r3, #0]
 800c5be:	0619      	lsls	r1, r3, #24
 800c5c0:	4b4a      	ldr	r3, [pc, #296]	@ (800c6ec <MX_LWIP_Init+0x254>)
 800c5c2:	785b      	ldrb	r3, [r3, #1]
 800c5c4:	041b      	lsls	r3, r3, #16
 800c5c6:	4319      	orrs	r1, r3
 800c5c8:	4b48      	ldr	r3, [pc, #288]	@ (800c6ec <MX_LWIP_Init+0x254>)
 800c5ca:	789b      	ldrb	r3, [r3, #2]
 800c5cc:	021b      	lsls	r3, r3, #8
 800c5ce:	430b      	orrs	r3, r1
 800c5d0:	4946      	ldr	r1, [pc, #280]	@ (800c6ec <MX_LWIP_Init+0x254>)
 800c5d2:	78c9      	ldrb	r1, [r1, #3]
 800c5d4:	430b      	orrs	r3, r1
 800c5d6:	0a1b      	lsrs	r3, r3, #8
 800c5d8:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
 800c5dc:	431a      	orrs	r2, r3
 800c5de:	4b43      	ldr	r3, [pc, #268]	@ (800c6ec <MX_LWIP_Init+0x254>)
 800c5e0:	781b      	ldrb	r3, [r3, #0]
 800c5e2:	0619      	lsls	r1, r3, #24
 800c5e4:	4b41      	ldr	r3, [pc, #260]	@ (800c6ec <MX_LWIP_Init+0x254>)
 800c5e6:	785b      	ldrb	r3, [r3, #1]
 800c5e8:	041b      	lsls	r3, r3, #16
 800c5ea:	4319      	orrs	r1, r3
 800c5ec:	4b3f      	ldr	r3, [pc, #252]	@ (800c6ec <MX_LWIP_Init+0x254>)
 800c5ee:	789b      	ldrb	r3, [r3, #2]
 800c5f0:	021b      	lsls	r3, r3, #8
 800c5f2:	430b      	orrs	r3, r1
 800c5f4:	493d      	ldr	r1, [pc, #244]	@ (800c6ec <MX_LWIP_Init+0x254>)
 800c5f6:	78c9      	ldrb	r1, [r1, #3]
 800c5f8:	430b      	orrs	r3, r1
 800c5fa:	0e1b      	lsrs	r3, r3, #24
 800c5fc:	4313      	orrs	r3, r2
 800c5fe:	4a3e      	ldr	r2, [pc, #248]	@ (800c6f8 <MX_LWIP_Init+0x260>)
 800c600:	6013      	str	r3, [r2, #0]
  IP4_ADDR(&gw, GATEWAY_ADDRESS[0], GATEWAY_ADDRESS[1], GATEWAY_ADDRESS[2], GATEWAY_ADDRESS[3]);
 800c602:	4b3b      	ldr	r3, [pc, #236]	@ (800c6f0 <MX_LWIP_Init+0x258>)
 800c604:	781b      	ldrb	r3, [r3, #0]
 800c606:	061a      	lsls	r2, r3, #24
 800c608:	4b39      	ldr	r3, [pc, #228]	@ (800c6f0 <MX_LWIP_Init+0x258>)
 800c60a:	785b      	ldrb	r3, [r3, #1]
 800c60c:	041b      	lsls	r3, r3, #16
 800c60e:	431a      	orrs	r2, r3
 800c610:	4b37      	ldr	r3, [pc, #220]	@ (800c6f0 <MX_LWIP_Init+0x258>)
 800c612:	789b      	ldrb	r3, [r3, #2]
 800c614:	021b      	lsls	r3, r3, #8
 800c616:	4313      	orrs	r3, r2
 800c618:	4a35      	ldr	r2, [pc, #212]	@ (800c6f0 <MX_LWIP_Init+0x258>)
 800c61a:	78d2      	ldrb	r2, [r2, #3]
 800c61c:	4313      	orrs	r3, r2
 800c61e:	061a      	lsls	r2, r3, #24
 800c620:	4b33      	ldr	r3, [pc, #204]	@ (800c6f0 <MX_LWIP_Init+0x258>)
 800c622:	781b      	ldrb	r3, [r3, #0]
 800c624:	0619      	lsls	r1, r3, #24
 800c626:	4b32      	ldr	r3, [pc, #200]	@ (800c6f0 <MX_LWIP_Init+0x258>)
 800c628:	785b      	ldrb	r3, [r3, #1]
 800c62a:	041b      	lsls	r3, r3, #16
 800c62c:	4319      	orrs	r1, r3
 800c62e:	4b30      	ldr	r3, [pc, #192]	@ (800c6f0 <MX_LWIP_Init+0x258>)
 800c630:	789b      	ldrb	r3, [r3, #2]
 800c632:	021b      	lsls	r3, r3, #8
 800c634:	430b      	orrs	r3, r1
 800c636:	492e      	ldr	r1, [pc, #184]	@ (800c6f0 <MX_LWIP_Init+0x258>)
 800c638:	78c9      	ldrb	r1, [r1, #3]
 800c63a:	430b      	orrs	r3, r1
 800c63c:	021b      	lsls	r3, r3, #8
 800c63e:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 800c642:	431a      	orrs	r2, r3
 800c644:	4b2a      	ldr	r3, [pc, #168]	@ (800c6f0 <MX_LWIP_Init+0x258>)
 800c646:	781b      	ldrb	r3, [r3, #0]
 800c648:	0619      	lsls	r1, r3, #24
 800c64a:	4b29      	ldr	r3, [pc, #164]	@ (800c6f0 <MX_LWIP_Init+0x258>)
 800c64c:	785b      	ldrb	r3, [r3, #1]
 800c64e:	041b      	lsls	r3, r3, #16
 800c650:	4319      	orrs	r1, r3
 800c652:	4b27      	ldr	r3, [pc, #156]	@ (800c6f0 <MX_LWIP_Init+0x258>)
 800c654:	789b      	ldrb	r3, [r3, #2]
 800c656:	021b      	lsls	r3, r3, #8
 800c658:	430b      	orrs	r3, r1
 800c65a:	4925      	ldr	r1, [pc, #148]	@ (800c6f0 <MX_LWIP_Init+0x258>)
 800c65c:	78c9      	ldrb	r1, [r1, #3]
 800c65e:	430b      	orrs	r3, r1
 800c660:	0a1b      	lsrs	r3, r3, #8
 800c662:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
 800c666:	431a      	orrs	r2, r3
 800c668:	4b21      	ldr	r3, [pc, #132]	@ (800c6f0 <MX_LWIP_Init+0x258>)
 800c66a:	781b      	ldrb	r3, [r3, #0]
 800c66c:	0619      	lsls	r1, r3, #24
 800c66e:	4b20      	ldr	r3, [pc, #128]	@ (800c6f0 <MX_LWIP_Init+0x258>)
 800c670:	785b      	ldrb	r3, [r3, #1]
 800c672:	041b      	lsls	r3, r3, #16
 800c674:	4319      	orrs	r1, r3
 800c676:	4b1e      	ldr	r3, [pc, #120]	@ (800c6f0 <MX_LWIP_Init+0x258>)
 800c678:	789b      	ldrb	r3, [r3, #2]
 800c67a:	021b      	lsls	r3, r3, #8
 800c67c:	430b      	orrs	r3, r1
 800c67e:	491c      	ldr	r1, [pc, #112]	@ (800c6f0 <MX_LWIP_Init+0x258>)
 800c680:	78c9      	ldrb	r1, [r1, #3]
 800c682:	430b      	orrs	r3, r1
 800c684:	0e1b      	lsrs	r3, r3, #24
 800c686:	4313      	orrs	r3, r2
 800c688:	4a1c      	ldr	r2, [pc, #112]	@ (800c6fc <MX_LWIP_Init+0x264>)
 800c68a:	6013      	str	r3, [r2, #0]

  /* add the network interface (IPv4/IPv6) with RTOS */
  netif_add(&gnetif, &ipaddr, &netmask, &gw, NULL, &ethernetif_init, &tcpip_input);
 800c68c:	4b1c      	ldr	r3, [pc, #112]	@ (800c700 <MX_LWIP_Init+0x268>)
 800c68e:	9302      	str	r3, [sp, #8]
 800c690:	4b1c      	ldr	r3, [pc, #112]	@ (800c704 <MX_LWIP_Init+0x26c>)
 800c692:	9301      	str	r3, [sp, #4]
 800c694:	2300      	movs	r3, #0
 800c696:	9300      	str	r3, [sp, #0]
 800c698:	4b18      	ldr	r3, [pc, #96]	@ (800c6fc <MX_LWIP_Init+0x264>)
 800c69a:	4a17      	ldr	r2, [pc, #92]	@ (800c6f8 <MX_LWIP_Init+0x260>)
 800c69c:	4915      	ldr	r1, [pc, #84]	@ (800c6f4 <MX_LWIP_Init+0x25c>)
 800c69e:	481a      	ldr	r0, [pc, #104]	@ (800c708 <MX_LWIP_Init+0x270>)
 800c6a0:	f007 fd8e 	bl	80141c0 <netif_add>

  /* Registers the default network interface */
  netif_set_default(&gnetif);
 800c6a4:	4818      	ldr	r0, [pc, #96]	@ (800c708 <MX_LWIP_Init+0x270>)
 800c6a6:	f007 ff3d 	bl	8014524 <netif_set_default>

  /* We must always bring the network interface up connection or not... */
  netif_set_up(&gnetif);
 800c6aa:	4817      	ldr	r0, [pc, #92]	@ (800c708 <MX_LWIP_Init+0x270>)
 800c6ac:	f007 ff4a 	bl	8014544 <netif_set_up>

  /* Set the link callback function, this function is called on change of link status*/
  netif_set_link_callback(&gnetif, ethernet_link_status_updated);
 800c6b0:	4916      	ldr	r1, [pc, #88]	@ (800c70c <MX_LWIP_Init+0x274>)
 800c6b2:	4815      	ldr	r0, [pc, #84]	@ (800c708 <MX_LWIP_Init+0x270>)
 800c6b4:	f008 f848 	bl	8014748 <netif_set_link_callback>

  /* Create the Ethernet link handler thread */
/* USER CODE BEGIN H7_OS_THREAD_NEW_CMSIS_RTOS_V2 */
  memset(&attributes, 0x0, sizeof(osThreadAttr_t));
 800c6b8:	2224      	movs	r2, #36	@ 0x24
 800c6ba:	2100      	movs	r1, #0
 800c6bc:	4814      	ldr	r0, [pc, #80]	@ (800c710 <MX_LWIP_Init+0x278>)
 800c6be:	f012 f994 	bl	801e9ea <memset>
  attributes.name = "EthLink";
 800c6c2:	4b13      	ldr	r3, [pc, #76]	@ (800c710 <MX_LWIP_Init+0x278>)
 800c6c4:	4a13      	ldr	r2, [pc, #76]	@ (800c714 <MX_LWIP_Init+0x27c>)
 800c6c6:	601a      	str	r2, [r3, #0]
  attributes.stack_size = INTERFACE_THREAD_STACK_SIZE;
 800c6c8:	4b11      	ldr	r3, [pc, #68]	@ (800c710 <MX_LWIP_Init+0x278>)
 800c6ca:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800c6ce:	615a      	str	r2, [r3, #20]
  attributes.priority = osPriorityBelowNormal;
 800c6d0:	4b0f      	ldr	r3, [pc, #60]	@ (800c710 <MX_LWIP_Init+0x278>)
 800c6d2:	2210      	movs	r2, #16
 800c6d4:	619a      	str	r2, [r3, #24]
  osThreadNew(ethernet_link_thread, &gnetif, &attributes);
 800c6d6:	4a0e      	ldr	r2, [pc, #56]	@ (800c710 <MX_LWIP_Init+0x278>)
 800c6d8:	490b      	ldr	r1, [pc, #44]	@ (800c708 <MX_LWIP_Init+0x270>)
 800c6da:	480f      	ldr	r0, [pc, #60]	@ (800c718 <MX_LWIP_Init+0x280>)
 800c6dc:	f000 fdc5 	bl	800d26a <osThreadNew>
/* USER CODE END H7_OS_THREAD_NEW_CMSIS_RTOS_V2 */

/* USER CODE BEGIN 3 */

/* USER CODE END 3 */
}
 800c6e0:	bf00      	nop
 800c6e2:	46bd      	mov	sp, r7
 800c6e4:	bd80      	pop	{r7, pc}
 800c6e6:	bf00      	nop
 800c6e8:	24000854 	.word	0x24000854
 800c6ec:	24000858 	.word	0x24000858
 800c6f0:	2400085c 	.word	0x2400085c
 800c6f4:	24000848 	.word	0x24000848
 800c6f8:	2400084c 	.word	0x2400084c
 800c6fc:	24000850 	.word	0x24000850
 800c700:	080133ad 	.word	0x080133ad
 800c704:	0800cbcd 	.word	0x0800cbcd
 800c708:	24000814 	.word	0x24000814
 800c70c:	0800c71d 	.word	0x0800c71d
 800c710:	24000860 	.word	0x24000860
 800c714:	0801f848 	.word	0x0801f848
 800c718:	0800cec1 	.word	0x0800cec1

0800c71c <ethernet_link_status_updated>:
  * @brief  Notify the User about the network interface config status
  * @param  netif: the network interface
  * @retval None
  */
static void ethernet_link_status_updated(struct netif *netif)
{
 800c71c:	b480      	push	{r7}
 800c71e:	b083      	sub	sp, #12
 800c720:	af00      	add	r7, sp, #0
 800c722:	6078      	str	r0, [r7, #4]
  else /* netif is down */
  {
/* USER CODE BEGIN 6 */
/* USER CODE END 6 */
  }
}
 800c724:	bf00      	nop
 800c726:	370c      	adds	r7, #12
 800c728:	46bd      	mov	sp, r7
 800c72a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c72e:	4770      	bx	lr

0800c730 <HAL_ETH_RxCpltCallback>:
  * @brief  Ethernet Rx Transfer completed callback
  * @param  handlerEth: ETH handler
  * @retval None
  */
void HAL_ETH_RxCpltCallback(ETH_HandleTypeDef *handlerEth)
{
 800c730:	b580      	push	{r7, lr}
 800c732:	b082      	sub	sp, #8
 800c734:	af00      	add	r7, sp, #0
 800c736:	6078      	str	r0, [r7, #4]
  osSemaphoreRelease(RxPktSemaphore);
 800c738:	4b04      	ldr	r3, [pc, #16]	@ (800c74c <HAL_ETH_RxCpltCallback+0x1c>)
 800c73a:	681b      	ldr	r3, [r3, #0]
 800c73c:	4618      	mov	r0, r3
 800c73e:	f001 f84b 	bl	800d7d8 <osSemaphoreRelease>
}
 800c742:	bf00      	nop
 800c744:	3708      	adds	r7, #8
 800c746:	46bd      	mov	sp, r7
 800c748:	bd80      	pop	{r7, pc}
 800c74a:	bf00      	nop
 800c74c:	2400088c 	.word	0x2400088c

0800c750 <HAL_ETH_TxCpltCallback>:
  * @brief  Ethernet Tx Transfer completed callback
  * @param  handlerEth: ETH handler
  * @retval None
  */
void HAL_ETH_TxCpltCallback(ETH_HandleTypeDef *handlerEth)
{
 800c750:	b580      	push	{r7, lr}
 800c752:	b082      	sub	sp, #8
 800c754:	af00      	add	r7, sp, #0
 800c756:	6078      	str	r0, [r7, #4]
  osSemaphoreRelease(TxPktSemaphore);
 800c758:	4b04      	ldr	r3, [pc, #16]	@ (800c76c <HAL_ETH_TxCpltCallback+0x1c>)
 800c75a:	681b      	ldr	r3, [r3, #0]
 800c75c:	4618      	mov	r0, r3
 800c75e:	f001 f83b 	bl	800d7d8 <osSemaphoreRelease>
}
 800c762:	bf00      	nop
 800c764:	3708      	adds	r7, #8
 800c766:	46bd      	mov	sp, r7
 800c768:	bd80      	pop	{r7, pc}
 800c76a:	bf00      	nop
 800c76c:	24000890 	.word	0x24000890

0800c770 <HAL_ETH_ErrorCallback>:
  * @brief  Ethernet DMA transfer error callback
  * @param  handlerEth: ETH handler
  * @retval None
  */
void HAL_ETH_ErrorCallback(ETH_HandleTypeDef *handlerEth)
{
 800c770:	b580      	push	{r7, lr}
 800c772:	b082      	sub	sp, #8
 800c774:	af00      	add	r7, sp, #0
 800c776:	6078      	str	r0, [r7, #4]
  if((HAL_ETH_GetDMAError(handlerEth) & ETH_DMACSR_RBU) == ETH_DMACSR_RBU)
 800c778:	6878      	ldr	r0, [r7, #4]
 800c77a:	f7f7 fa79 	bl	8003c70 <HAL_ETH_GetDMAError>
 800c77e:	4603      	mov	r3, r0
 800c780:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800c784:	2b80      	cmp	r3, #128	@ 0x80
 800c786:	d104      	bne.n	800c792 <HAL_ETH_ErrorCallback+0x22>
  {
     osSemaphoreRelease(RxPktSemaphore);
 800c788:	4b04      	ldr	r3, [pc, #16]	@ (800c79c <HAL_ETH_ErrorCallback+0x2c>)
 800c78a:	681b      	ldr	r3, [r3, #0]
 800c78c:	4618      	mov	r0, r3
 800c78e:	f001 f823 	bl	800d7d8 <osSemaphoreRelease>
  }
}
 800c792:	bf00      	nop
 800c794:	3708      	adds	r7, #8
 800c796:	46bd      	mov	sp, r7
 800c798:	bd80      	pop	{r7, pc}
 800c79a:	bf00      	nop
 800c79c:	2400088c 	.word	0x2400088c

0800c7a0 <low_level_init>:
 *
 * @param netif the already initialized lwip network interface structure
 *        for this ethernetif
 */
static void low_level_init(struct netif *netif)
{
 800c7a0:	b580      	push	{r7, lr}
 800c7a2:	b0aa      	sub	sp, #168	@ 0xa8
 800c7a4:	af00      	add	r7, sp, #0
 800c7a6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_eth_init_status = HAL_OK;
 800c7a8:	2300      	movs	r3, #0
 800c7aa:	f887 309f 	strb.w	r3, [r7, #159]	@ 0x9f
/* USER CODE BEGIN OS_THREAD_ATTR_CMSIS_RTOS_V2 */
  osThreadAttr_t attributes;
/* USER CODE END OS_THREAD_ATTR_CMSIS_RTOS_V2 */
  uint32_t duplex, speed = 0;
 800c7ae:	2300      	movs	r3, #0
 800c7b0:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
  int32_t PHYLinkState = 0;
 800c7b4:	2300      	movs	r3, #0
 800c7b6:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
  ETH_MACConfigTypeDef MACConf = {0};
 800c7ba:	f107 0310 	add.w	r3, r7, #16
 800c7be:	2264      	movs	r2, #100	@ 0x64
 800c7c0:	2100      	movs	r1, #0
 800c7c2:	4618      	mov	r0, r3
 800c7c4:	f012 f911 	bl	801e9ea <memset>
  /* Start ETH HAL Init */

   uint8_t MACAddr[6] ;
  heth.Instance = ETH;
 800c7c8:	4b85      	ldr	r3, [pc, #532]	@ (800c9e0 <low_level_init+0x240>)
 800c7ca:	4a86      	ldr	r2, [pc, #536]	@ (800c9e4 <low_level_init+0x244>)
 800c7cc:	601a      	str	r2, [r3, #0]
  MACAddr[0] = 0x00;
 800c7ce:	2300      	movs	r3, #0
 800c7d0:	723b      	strb	r3, [r7, #8]
  MACAddr[1] = 0x80;
 800c7d2:	2380      	movs	r3, #128	@ 0x80
 800c7d4:	727b      	strb	r3, [r7, #9]
  MACAddr[2] = 0xE1;
 800c7d6:	23e1      	movs	r3, #225	@ 0xe1
 800c7d8:	72bb      	strb	r3, [r7, #10]
  MACAddr[3] = 0x00;
 800c7da:	2300      	movs	r3, #0
 800c7dc:	72fb      	strb	r3, [r7, #11]
  MACAddr[4] = 0x00;
 800c7de:	2300      	movs	r3, #0
 800c7e0:	733b      	strb	r3, [r7, #12]
  MACAddr[5] = 0x00;
 800c7e2:	2300      	movs	r3, #0
 800c7e4:	737b      	strb	r3, [r7, #13]
  heth.Init.MACAddr = &MACAddr[0];
 800c7e6:	4a7e      	ldr	r2, [pc, #504]	@ (800c9e0 <low_level_init+0x240>)
 800c7e8:	f107 0308 	add.w	r3, r7, #8
 800c7ec:	6053      	str	r3, [r2, #4]
  heth.Init.MediaInterface = HAL_ETH_RMII_MODE;
 800c7ee:	4b7c      	ldr	r3, [pc, #496]	@ (800c9e0 <low_level_init+0x240>)
 800c7f0:	2201      	movs	r2, #1
 800c7f2:	721a      	strb	r2, [r3, #8]
  heth.Init.TxDesc = DMATxDscrTab;
 800c7f4:	4b7a      	ldr	r3, [pc, #488]	@ (800c9e0 <low_level_init+0x240>)
 800c7f6:	4a7c      	ldr	r2, [pc, #496]	@ (800c9e8 <low_level_init+0x248>)
 800c7f8:	60da      	str	r2, [r3, #12]
  heth.Init.RxDesc = DMARxDscrTab;
 800c7fa:	4b79      	ldr	r3, [pc, #484]	@ (800c9e0 <low_level_init+0x240>)
 800c7fc:	4a7b      	ldr	r2, [pc, #492]	@ (800c9ec <low_level_init+0x24c>)
 800c7fe:	611a      	str	r2, [r3, #16]
  heth.Init.RxBuffLen = 1536;
 800c800:	4b77      	ldr	r3, [pc, #476]	@ (800c9e0 <low_level_init+0x240>)
 800c802:	f44f 62c0 	mov.w	r2, #1536	@ 0x600
 800c806:	615a      	str	r2, [r3, #20]

  /* USER CODE BEGIN MACADDRESS */

  /* USER CODE END MACADDRESS */

  hal_eth_init_status = HAL_ETH_Init(&heth);
 800c808:	4875      	ldr	r0, [pc, #468]	@ (800c9e0 <low_level_init+0x240>)
 800c80a:	f7f6 fa65 	bl	8002cd8 <HAL_ETH_Init>
 800c80e:	4603      	mov	r3, r0
 800c810:	f887 309f 	strb.w	r3, [r7, #159]	@ 0x9f

  memset(&TxConfig, 0 , sizeof(ETH_TxPacketConfig));
 800c814:	2238      	movs	r2, #56	@ 0x38
 800c816:	2100      	movs	r1, #0
 800c818:	4875      	ldr	r0, [pc, #468]	@ (800c9f0 <low_level_init+0x250>)
 800c81a:	f012 f8e6 	bl	801e9ea <memset>
  TxConfig.Attributes = ETH_TX_PACKETS_FEATURES_CSUM | ETH_TX_PACKETS_FEATURES_CRCPAD;
 800c81e:	4b74      	ldr	r3, [pc, #464]	@ (800c9f0 <low_level_init+0x250>)
 800c820:	2221      	movs	r2, #33	@ 0x21
 800c822:	601a      	str	r2, [r3, #0]
  TxConfig.ChecksumCtrl = ETH_CHECKSUM_IPHDR_PAYLOAD_INSERT_PHDR_CALC;
 800c824:	4b72      	ldr	r3, [pc, #456]	@ (800c9f0 <low_level_init+0x250>)
 800c826:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 800c82a:	615a      	str	r2, [r3, #20]
  TxConfig.CRCPadCtrl = ETH_CRC_PAD_INSERT;
 800c82c:	4b70      	ldr	r3, [pc, #448]	@ (800c9f0 <low_level_init+0x250>)
 800c82e:	2200      	movs	r2, #0
 800c830:	611a      	str	r2, [r3, #16]

  /* End ETH HAL Init */

  /* Initialize the RX POOL */
  LWIP_MEMPOOL_INIT(RX_POOL);
 800c832:	4870      	ldr	r0, [pc, #448]	@ (800c9f4 <low_level_init+0x254>)
 800c834:	f007 fb7e 	bl	8013f34 <memp_init_pool>

#if LWIP_ARP || LWIP_ETHERNET

  /* set MAC hardware address length */
  netif->hwaddr_len = ETH_HWADDR_LEN;
 800c838:	687b      	ldr	r3, [r7, #4]
 800c83a:	2206      	movs	r2, #6
 800c83c:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

  /* set MAC hardware address */
  netif->hwaddr[0] =  heth.Init.MACAddr[0];
 800c840:	4b67      	ldr	r3, [pc, #412]	@ (800c9e0 <low_level_init+0x240>)
 800c842:	685b      	ldr	r3, [r3, #4]
 800c844:	781a      	ldrb	r2, [r3, #0]
 800c846:	687b      	ldr	r3, [r7, #4]
 800c848:	f883 2026 	strb.w	r2, [r3, #38]	@ 0x26
  netif->hwaddr[1] =  heth.Init.MACAddr[1];
 800c84c:	4b64      	ldr	r3, [pc, #400]	@ (800c9e0 <low_level_init+0x240>)
 800c84e:	685b      	ldr	r3, [r3, #4]
 800c850:	785a      	ldrb	r2, [r3, #1]
 800c852:	687b      	ldr	r3, [r7, #4]
 800c854:	f883 2027 	strb.w	r2, [r3, #39]	@ 0x27
  netif->hwaddr[2] =  heth.Init.MACAddr[2];
 800c858:	4b61      	ldr	r3, [pc, #388]	@ (800c9e0 <low_level_init+0x240>)
 800c85a:	685b      	ldr	r3, [r3, #4]
 800c85c:	789a      	ldrb	r2, [r3, #2]
 800c85e:	687b      	ldr	r3, [r7, #4]
 800c860:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
  netif->hwaddr[3] =  heth.Init.MACAddr[3];
 800c864:	4b5e      	ldr	r3, [pc, #376]	@ (800c9e0 <low_level_init+0x240>)
 800c866:	685b      	ldr	r3, [r3, #4]
 800c868:	78da      	ldrb	r2, [r3, #3]
 800c86a:	687b      	ldr	r3, [r7, #4]
 800c86c:	f883 2029 	strb.w	r2, [r3, #41]	@ 0x29
  netif->hwaddr[4] =  heth.Init.MACAddr[4];
 800c870:	4b5b      	ldr	r3, [pc, #364]	@ (800c9e0 <low_level_init+0x240>)
 800c872:	685b      	ldr	r3, [r3, #4]
 800c874:	791a      	ldrb	r2, [r3, #4]
 800c876:	687b      	ldr	r3, [r7, #4]
 800c878:	f883 202a 	strb.w	r2, [r3, #42]	@ 0x2a
  netif->hwaddr[5] =  heth.Init.MACAddr[5];
 800c87c:	4b58      	ldr	r3, [pc, #352]	@ (800c9e0 <low_level_init+0x240>)
 800c87e:	685b      	ldr	r3, [r3, #4]
 800c880:	795a      	ldrb	r2, [r3, #5]
 800c882:	687b      	ldr	r3, [r7, #4]
 800c884:	f883 202b 	strb.w	r2, [r3, #43]	@ 0x2b

  /* maximum transfer unit */
  netif->mtu = ETH_MAX_PAYLOAD;
 800c888:	687b      	ldr	r3, [r7, #4]
 800c88a:	f240 52dc 	movw	r2, #1500	@ 0x5dc
 800c88e:	849a      	strh	r2, [r3, #36]	@ 0x24

  /* Accept broadcast address and ARP traffic */
  /* don't set NETIF_FLAG_ETHARP if this device is not an ethernet one */
  #if LWIP_ARP
    netif->flags |= NETIF_FLAG_BROADCAST | NETIF_FLAG_ETHARP;
 800c890:	687b      	ldr	r3, [r7, #4]
 800c892:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 800c896:	f043 030a 	orr.w	r3, r3, #10
 800c89a:	b2da      	uxtb	r2, r3
 800c89c:	687b      	ldr	r3, [r7, #4]
 800c89e:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
  #else
    netif->flags |= NETIF_FLAG_BROADCAST;
  #endif /* LWIP_ARP */

  /* create a binary semaphore used for informing ethernetif of frame reception */
  RxPktSemaphore = osSemaphoreNew(1, 0, NULL);
 800c8a2:	2200      	movs	r2, #0
 800c8a4:	2100      	movs	r1, #0
 800c8a6:	2001      	movs	r0, #1
 800c8a8:	f000 febb 	bl	800d622 <osSemaphoreNew>
 800c8ac:	4603      	mov	r3, r0
 800c8ae:	4a52      	ldr	r2, [pc, #328]	@ (800c9f8 <low_level_init+0x258>)
 800c8b0:	6013      	str	r3, [r2, #0]

  /* create a binary semaphore used for informing ethernetif of frame transmission */
  TxPktSemaphore = osSemaphoreNew(1, 0, NULL);
 800c8b2:	2200      	movs	r2, #0
 800c8b4:	2100      	movs	r1, #0
 800c8b6:	2001      	movs	r0, #1
 800c8b8:	f000 feb3 	bl	800d622 <osSemaphoreNew>
 800c8bc:	4603      	mov	r3, r0
 800c8be:	4a4f      	ldr	r2, [pc, #316]	@ (800c9fc <low_level_init+0x25c>)
 800c8c0:	6013      	str	r3, [r2, #0]

  /* create the task that handles the ETH_MAC */
/* USER CODE BEGIN OS_THREAD_NEW_CMSIS_RTOS_V2 */
  memset(&attributes, 0x0, sizeof(osThreadAttr_t));
 800c8c2:	f107 0374 	add.w	r3, r7, #116	@ 0x74
 800c8c6:	2224      	movs	r2, #36	@ 0x24
 800c8c8:	2100      	movs	r1, #0
 800c8ca:	4618      	mov	r0, r3
 800c8cc:	f012 f88d 	bl	801e9ea <memset>
  attributes.name = "EthIf";
 800c8d0:	4b4b      	ldr	r3, [pc, #300]	@ (800ca00 <low_level_init+0x260>)
 800c8d2:	677b      	str	r3, [r7, #116]	@ 0x74
  attributes.stack_size = INTERFACE_THREAD_STACK_SIZE;
 800c8d4:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800c8d8:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  attributes.priority = osPriorityRealtime;
 800c8dc:	2330      	movs	r3, #48	@ 0x30
 800c8de:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
  osThreadNew(ethernetif_input, netif, &attributes);
 800c8e2:	f107 0374 	add.w	r3, r7, #116	@ 0x74
 800c8e6:	461a      	mov	r2, r3
 800c8e8:	6879      	ldr	r1, [r7, #4]
 800c8ea:	4846      	ldr	r0, [pc, #280]	@ (800ca04 <low_level_init+0x264>)
 800c8ec:	f000 fcbd 	bl	800d26a <osThreadNew>

/* USER CODE BEGIN PHY_PRE_CONFIG */

/* USER CODE END PHY_PRE_CONFIG */
  /* Set PHY IO functions */
  LAN8742_RegisterBusIO(&LAN8742, &LAN8742_IOCtx);
 800c8f0:	4945      	ldr	r1, [pc, #276]	@ (800ca08 <low_level_init+0x268>)
 800c8f2:	4846      	ldr	r0, [pc, #280]	@ (800ca0c <low_level_init+0x26c>)
 800c8f4:	f7f5 fef1 	bl	80026da <LAN8742_RegisterBusIO>

  /* Initialize the LAN8742 ETH PHY */
  LAN8742_Init(&LAN8742);
 800c8f8:	4844      	ldr	r0, [pc, #272]	@ (800ca0c <low_level_init+0x26c>)
 800c8fa:	f7f5 ff20 	bl	800273e <LAN8742_Init>

  if (hal_eth_init_status == HAL_OK)
 800c8fe:	f897 309f 	ldrb.w	r3, [r7, #159]	@ 0x9f
 800c902:	2b00      	cmp	r3, #0
 800c904:	d165      	bne.n	800c9d2 <low_level_init+0x232>
  {
    PHYLinkState = LAN8742_GetLinkState(&LAN8742);
 800c906:	4841      	ldr	r0, [pc, #260]	@ (800ca0c <low_level_init+0x26c>)
 800c908:	f7f5 ff66 	bl	80027d8 <LAN8742_GetLinkState>
 800c90c:	f8c7 0098 	str.w	r0, [r7, #152]	@ 0x98

    /* Get link state */
    if(PHYLinkState <= LAN8742_STATUS_LINK_DOWN)
 800c910:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800c914:	2b01      	cmp	r3, #1
 800c916:	dc06      	bgt.n	800c926 <low_level_init+0x186>
    {
      netif_set_link_down(netif);
 800c918:	6878      	ldr	r0, [r7, #4]
 800c91a:	f007 fee5 	bl	80146e8 <netif_set_link_down>
      netif_set_down(netif);
 800c91e:	6878      	ldr	r0, [r7, #4]
 800c920:	f007 fe7c 	bl	801461c <netif_set_down>
#endif /* LWIP_ARP || LWIP_ETHERNET */

/* USER CODE BEGIN LOW_LEVEL_INIT */

/* USER CODE END LOW_LEVEL_INIT */
}
 800c924:	e057      	b.n	800c9d6 <low_level_init+0x236>
      switch (PHYLinkState)
 800c926:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800c92a:	3b02      	subs	r3, #2
 800c92c:	2b03      	cmp	r3, #3
 800c92e:	d82b      	bhi.n	800c988 <low_level_init+0x1e8>
 800c930:	a201      	add	r2, pc, #4	@ (adr r2, 800c938 <low_level_init+0x198>)
 800c932:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c936:	bf00      	nop
 800c938:	0800c949 	.word	0x0800c949
 800c93c:	0800c95b 	.word	0x0800c95b
 800c940:	0800c96b 	.word	0x0800c96b
 800c944:	0800c97b 	.word	0x0800c97b
        duplex = ETH_FULLDUPLEX_MODE;
 800c948:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800c94c:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
        speed = ETH_SPEED_100M;
 800c950:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 800c954:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
        break;
 800c958:	e01f      	b.n	800c99a <low_level_init+0x1fa>
        duplex = ETH_HALFDUPLEX_MODE;
 800c95a:	2300      	movs	r3, #0
 800c95c:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
        speed = ETH_SPEED_100M;
 800c960:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 800c964:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
        break;
 800c968:	e017      	b.n	800c99a <low_level_init+0x1fa>
        duplex = ETH_FULLDUPLEX_MODE;
 800c96a:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800c96e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
        speed = ETH_SPEED_10M;
 800c972:	2300      	movs	r3, #0
 800c974:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
        break;
 800c978:	e00f      	b.n	800c99a <low_level_init+0x1fa>
        duplex = ETH_HALFDUPLEX_MODE;
 800c97a:	2300      	movs	r3, #0
 800c97c:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
        speed = ETH_SPEED_10M;
 800c980:	2300      	movs	r3, #0
 800c982:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
        break;
 800c986:	e008      	b.n	800c99a <low_level_init+0x1fa>
        duplex = ETH_FULLDUPLEX_MODE;
 800c988:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800c98c:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
        speed = ETH_SPEED_100M;
 800c990:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 800c994:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
        break;
 800c998:	bf00      	nop
    HAL_ETH_GetMACConfig(&heth, &MACConf);
 800c99a:	f107 0310 	add.w	r3, r7, #16
 800c99e:	4619      	mov	r1, r3
 800c9a0:	480f      	ldr	r0, [pc, #60]	@ (800c9e0 <low_level_init+0x240>)
 800c9a2:	f7f6 ff27 	bl	80037f4 <HAL_ETH_GetMACConfig>
    MACConf.DuplexMode = duplex;
 800c9a6:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800c9aa:	62bb      	str	r3, [r7, #40]	@ 0x28
    MACConf.Speed = speed;
 800c9ac:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800c9b0:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_ETH_SetMACConfig(&heth, &MACConf);
 800c9b2:	f107 0310 	add.w	r3, r7, #16
 800c9b6:	4619      	mov	r1, r3
 800c9b8:	4809      	ldr	r0, [pc, #36]	@ (800c9e0 <low_level_init+0x240>)
 800c9ba:	f7f7 f8ef 	bl	8003b9c <HAL_ETH_SetMACConfig>
    HAL_ETH_Start_IT(&heth);
 800c9be:	4808      	ldr	r0, [pc, #32]	@ (800c9e0 <low_level_init+0x240>)
 800c9c0:	f7f6 fa88 	bl	8002ed4 <HAL_ETH_Start_IT>
    netif_set_up(netif);
 800c9c4:	6878      	ldr	r0, [r7, #4]
 800c9c6:	f007 fdbd 	bl	8014544 <netif_set_up>
    netif_set_link_up(netif);
 800c9ca:	6878      	ldr	r0, [r7, #4]
 800c9cc:	f007 fe58 	bl	8014680 <netif_set_link_up>
}
 800c9d0:	e001      	b.n	800c9d6 <low_level_init+0x236>
    Error_Handler();
 800c9d2:	f7f5 f9d5 	bl	8001d80 <Error_Handler>
}
 800c9d6:	bf00      	nop
 800c9d8:	37a8      	adds	r7, #168	@ 0xa8
 800c9da:	46bd      	mov	sp, r7
 800c9dc:	bd80      	pop	{r7, pc}
 800c9de:	bf00      	nop
 800c9e0:	24000894 	.word	0x24000894
 800c9e4:	40028000 	.word	0x40028000
 800c9e8:	30000080 	.word	0x30000080
 800c9ec:	30000000 	.word	0x30000000
 800c9f0:	24000944 	.word	0x24000944
 800c9f4:	08022e6c 	.word	0x08022e6c
 800c9f8:	2400088c 	.word	0x2400088c
 800c9fc:	24000890 	.word	0x24000890
 800ca00:	0801f850 	.word	0x0801f850
 800ca04:	0800cb79 	.word	0x0800cb79
 800ca08:	24000010 	.word	0x24000010
 800ca0c:	2400097c 	.word	0x2400097c

0800ca10 <low_level_output>:
 *       to become available since the stack doesn't retry to send a packet
 *       dropped because of memory failure (except for the TCP timers).
 */

static err_t low_level_output(struct netif *netif, struct pbuf *p)
{
 800ca10:	b580      	push	{r7, lr}
 800ca12:	b092      	sub	sp, #72	@ 0x48
 800ca14:	af00      	add	r7, sp, #0
 800ca16:	6078      	str	r0, [r7, #4]
 800ca18:	6039      	str	r1, [r7, #0]
  uint32_t i = 0U;
 800ca1a:	2300      	movs	r3, #0
 800ca1c:	647b      	str	r3, [r7, #68]	@ 0x44
  struct pbuf *q = NULL;
 800ca1e:	2300      	movs	r3, #0
 800ca20:	643b      	str	r3, [r7, #64]	@ 0x40
  err_t errval = ERR_OK;
 800ca22:	2300      	movs	r3, #0
 800ca24:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
  ETH_BufferTypeDef Txbuffer[ETH_TX_DESC_CNT] = {0};
 800ca28:	f107 030c 	add.w	r3, r7, #12
 800ca2c:	2230      	movs	r2, #48	@ 0x30
 800ca2e:	2100      	movs	r1, #0
 800ca30:	4618      	mov	r0, r3
 800ca32:	f011 ffda 	bl	801e9ea <memset>

  memset(Txbuffer, 0 , ETH_TX_DESC_CNT*sizeof(ETH_BufferTypeDef));
 800ca36:	f107 030c 	add.w	r3, r7, #12
 800ca3a:	2230      	movs	r2, #48	@ 0x30
 800ca3c:	2100      	movs	r1, #0
 800ca3e:	4618      	mov	r0, r3
 800ca40:	f011 ffd3 	bl	801e9ea <memset>

  for(q = p; q != NULL; q = q->next)
 800ca44:	683b      	ldr	r3, [r7, #0]
 800ca46:	643b      	str	r3, [r7, #64]	@ 0x40
 800ca48:	e045      	b.n	800cad6 <low_level_output+0xc6>
  {
    if(i >= ETH_TX_DESC_CNT)
 800ca4a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800ca4c:	2b03      	cmp	r3, #3
 800ca4e:	d902      	bls.n	800ca56 <low_level_output+0x46>
      return ERR_IF;
 800ca50:	f06f 030b 	mvn.w	r3, #11
 800ca54:	e06c      	b.n	800cb30 <low_level_output+0x120>

    Txbuffer[i].buffer = q->payload;
 800ca56:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800ca58:	6859      	ldr	r1, [r3, #4]
 800ca5a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800ca5c:	4613      	mov	r3, r2
 800ca5e:	005b      	lsls	r3, r3, #1
 800ca60:	4413      	add	r3, r2
 800ca62:	009b      	lsls	r3, r3, #2
 800ca64:	3348      	adds	r3, #72	@ 0x48
 800ca66:	443b      	add	r3, r7
 800ca68:	3b3c      	subs	r3, #60	@ 0x3c
 800ca6a:	6019      	str	r1, [r3, #0]
    Txbuffer[i].len = q->len;
 800ca6c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800ca6e:	895b      	ldrh	r3, [r3, #10]
 800ca70:	4619      	mov	r1, r3
 800ca72:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800ca74:	4613      	mov	r3, r2
 800ca76:	005b      	lsls	r3, r3, #1
 800ca78:	4413      	add	r3, r2
 800ca7a:	009b      	lsls	r3, r3, #2
 800ca7c:	3348      	adds	r3, #72	@ 0x48
 800ca7e:	443b      	add	r3, r7
 800ca80:	3b38      	subs	r3, #56	@ 0x38
 800ca82:	6019      	str	r1, [r3, #0]

    if(i>0)
 800ca84:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800ca86:	2b00      	cmp	r3, #0
 800ca88:	d011      	beq.n	800caae <low_level_output+0x9e>
    {
      Txbuffer[i-1].next = &Txbuffer[i];
 800ca8a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800ca8c:	1e5a      	subs	r2, r3, #1
 800ca8e:	f107 000c 	add.w	r0, r7, #12
 800ca92:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800ca94:	460b      	mov	r3, r1
 800ca96:	005b      	lsls	r3, r3, #1
 800ca98:	440b      	add	r3, r1
 800ca9a:	009b      	lsls	r3, r3, #2
 800ca9c:	18c1      	adds	r1, r0, r3
 800ca9e:	4613      	mov	r3, r2
 800caa0:	005b      	lsls	r3, r3, #1
 800caa2:	4413      	add	r3, r2
 800caa4:	009b      	lsls	r3, r3, #2
 800caa6:	3348      	adds	r3, #72	@ 0x48
 800caa8:	443b      	add	r3, r7
 800caaa:	3b34      	subs	r3, #52	@ 0x34
 800caac:	6019      	str	r1, [r3, #0]
    }

    if(q->next == NULL)
 800caae:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800cab0:	681b      	ldr	r3, [r3, #0]
 800cab2:	2b00      	cmp	r3, #0
 800cab4:	d109      	bne.n	800caca <low_level_output+0xba>
    {
      Txbuffer[i].next = NULL;
 800cab6:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800cab8:	4613      	mov	r3, r2
 800caba:	005b      	lsls	r3, r3, #1
 800cabc:	4413      	add	r3, r2
 800cabe:	009b      	lsls	r3, r3, #2
 800cac0:	3348      	adds	r3, #72	@ 0x48
 800cac2:	443b      	add	r3, r7
 800cac4:	3b34      	subs	r3, #52	@ 0x34
 800cac6:	2200      	movs	r2, #0
 800cac8:	601a      	str	r2, [r3, #0]
    }

    i++;
 800caca:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800cacc:	3301      	adds	r3, #1
 800cace:	647b      	str	r3, [r7, #68]	@ 0x44
  for(q = p; q != NULL; q = q->next)
 800cad0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800cad2:	681b      	ldr	r3, [r3, #0]
 800cad4:	643b      	str	r3, [r7, #64]	@ 0x40
 800cad6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800cad8:	2b00      	cmp	r3, #0
 800cada:	d1b6      	bne.n	800ca4a <low_level_output+0x3a>
  }

  TxConfig.Length = p->tot_len;
 800cadc:	683b      	ldr	r3, [r7, #0]
 800cade:	891b      	ldrh	r3, [r3, #8]
 800cae0:	461a      	mov	r2, r3
 800cae2:	4b15      	ldr	r3, [pc, #84]	@ (800cb38 <low_level_output+0x128>)
 800cae4:	605a      	str	r2, [r3, #4]
  TxConfig.TxBuffer = Txbuffer;
 800cae6:	4a14      	ldr	r2, [pc, #80]	@ (800cb38 <low_level_output+0x128>)
 800cae8:	f107 030c 	add.w	r3, r7, #12
 800caec:	6093      	str	r3, [r2, #8]
  TxConfig.pData = p;
 800caee:	4a12      	ldr	r2, [pc, #72]	@ (800cb38 <low_level_output+0x128>)
 800caf0:	683b      	ldr	r3, [r7, #0]
 800caf2:	6353      	str	r3, [r2, #52]	@ 0x34

  pbuf_ref(p);
 800caf4:	6838      	ldr	r0, [r7, #0]
 800caf6:	f008 fa7b 	bl	8014ff0 <pbuf_ref>

  if (HAL_ETH_Transmit_IT(&heth, &TxConfig) == HAL_OK) {
 800cafa:	490f      	ldr	r1, [pc, #60]	@ (800cb38 <low_level_output+0x128>)
 800cafc:	480f      	ldr	r0, [pc, #60]	@ (800cb3c <low_level_output+0x12c>)
 800cafe:	f7f6 fad5 	bl	80030ac <HAL_ETH_Transmit_IT>
 800cb02:	4603      	mov	r3, r0
 800cb04:	2b00      	cmp	r3, #0
 800cb06:	d10e      	bne.n	800cb26 <low_level_output+0x116>
    while(osSemaphoreAcquire(TxPktSemaphore, TIME_WAITING_FOR_INPUT)!=osOK)
 800cb08:	bf00      	nop
 800cb0a:	4b0d      	ldr	r3, [pc, #52]	@ (800cb40 <low_level_output+0x130>)
 800cb0c:	681b      	ldr	r3, [r3, #0]
 800cb0e:	f04f 31ff 	mov.w	r1, #4294967295
 800cb12:	4618      	mov	r0, r3
 800cb14:	f000 fe0e 	bl	800d734 <osSemaphoreAcquire>
 800cb18:	4603      	mov	r3, r0
 800cb1a:	2b00      	cmp	r3, #0
 800cb1c:	d1f5      	bne.n	800cb0a <low_level_output+0xfa>

    {
    }

    HAL_ETH_ReleaseTxPacket(&heth);
 800cb1e:	4807      	ldr	r0, [pc, #28]	@ (800cb3c <low_level_output+0x12c>)
 800cb20:	f7f6 fc4b 	bl	80033ba <HAL_ETH_ReleaseTxPacket>
 800cb24:	e002      	b.n	800cb2c <low_level_output+0x11c>
  } else {
    pbuf_free(p);
 800cb26:	6838      	ldr	r0, [r7, #0]
 800cb28:	f008 f9bc 	bl	8014ea4 <pbuf_free>
  }

  return errval;
 800cb2c:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
}
 800cb30:	4618      	mov	r0, r3
 800cb32:	3748      	adds	r7, #72	@ 0x48
 800cb34:	46bd      	mov	sp, r7
 800cb36:	bd80      	pop	{r7, pc}
 800cb38:	24000944 	.word	0x24000944
 800cb3c:	24000894 	.word	0x24000894
 800cb40:	24000890 	.word	0x24000890

0800cb44 <low_level_input>:
 * @param netif the lwip network interface structure for this ethernetif
 * @return a pbuf filled with the received packet (including MAC header)
 *         NULL on memory error
   */
static struct pbuf * low_level_input(struct netif *netif)
{
 800cb44:	b580      	push	{r7, lr}
 800cb46:	b084      	sub	sp, #16
 800cb48:	af00      	add	r7, sp, #0
 800cb4a:	6078      	str	r0, [r7, #4]
  struct pbuf *p = NULL;
 800cb4c:	2300      	movs	r3, #0
 800cb4e:	60fb      	str	r3, [r7, #12]

  if(RxAllocStatus == RX_ALLOC_OK)
 800cb50:	4b07      	ldr	r3, [pc, #28]	@ (800cb70 <low_level_input+0x2c>)
 800cb52:	781b      	ldrb	r3, [r3, #0]
 800cb54:	2b00      	cmp	r3, #0
 800cb56:	d105      	bne.n	800cb64 <low_level_input+0x20>
  {
    HAL_ETH_ReadData(&heth, (void **)&p);
 800cb58:	f107 030c 	add.w	r3, r7, #12
 800cb5c:	4619      	mov	r1, r3
 800cb5e:	4805      	ldr	r0, [pc, #20]	@ (800cb74 <low_level_input+0x30>)
 800cb60:	f7f6 faf5 	bl	800314e <HAL_ETH_ReadData>
  }

  return p;
 800cb64:	68fb      	ldr	r3, [r7, #12]
}
 800cb66:	4618      	mov	r0, r3
 800cb68:	3710      	adds	r7, #16
 800cb6a:	46bd      	mov	sp, r7
 800cb6c:	bd80      	pop	{r7, pc}
 800cb6e:	bf00      	nop
 800cb70:	24000888 	.word	0x24000888
 800cb74:	24000894 	.word	0x24000894

0800cb78 <ethernetif_input>:
 * the appropriate input function is called.
 *
 * @param netif the lwip network interface structure for this ethernetif
 */
void ethernetif_input(void* argument)
{
 800cb78:	b580      	push	{r7, lr}
 800cb7a:	b084      	sub	sp, #16
 800cb7c:	af00      	add	r7, sp, #0
 800cb7e:	6078      	str	r0, [r7, #4]
  struct pbuf *p = NULL;
 800cb80:	2300      	movs	r3, #0
 800cb82:	60fb      	str	r3, [r7, #12]
  struct netif *netif = (struct netif *) argument;
 800cb84:	687b      	ldr	r3, [r7, #4]
 800cb86:	60bb      	str	r3, [r7, #8]

  for( ;; )
  {
    if (osSemaphoreAcquire(RxPktSemaphore, TIME_WAITING_FOR_INPUT) == osOK)
 800cb88:	4b0f      	ldr	r3, [pc, #60]	@ (800cbc8 <ethernetif_input+0x50>)
 800cb8a:	681b      	ldr	r3, [r3, #0]
 800cb8c:	f04f 31ff 	mov.w	r1, #4294967295
 800cb90:	4618      	mov	r0, r3
 800cb92:	f000 fdcf 	bl	800d734 <osSemaphoreAcquire>
 800cb96:	4603      	mov	r3, r0
 800cb98:	2b00      	cmp	r3, #0
 800cb9a:	d1f5      	bne.n	800cb88 <ethernetif_input+0x10>
    {
      do
      {
        p = low_level_input( netif );
 800cb9c:	68b8      	ldr	r0, [r7, #8]
 800cb9e:	f7ff ffd1 	bl	800cb44 <low_level_input>
 800cba2:	60f8      	str	r0, [r7, #12]
        if (p != NULL)
 800cba4:	68fb      	ldr	r3, [r7, #12]
 800cba6:	2b00      	cmp	r3, #0
 800cba8:	d00a      	beq.n	800cbc0 <ethernetif_input+0x48>
        {
          if (netif->input( p, netif) != ERR_OK )
 800cbaa:	68bb      	ldr	r3, [r7, #8]
 800cbac:	691b      	ldr	r3, [r3, #16]
 800cbae:	68b9      	ldr	r1, [r7, #8]
 800cbb0:	68f8      	ldr	r0, [r7, #12]
 800cbb2:	4798      	blx	r3
 800cbb4:	4603      	mov	r3, r0
 800cbb6:	2b00      	cmp	r3, #0
 800cbb8:	d002      	beq.n	800cbc0 <ethernetif_input+0x48>
          {
            pbuf_free(p);
 800cbba:	68f8      	ldr	r0, [r7, #12]
 800cbbc:	f008 f972 	bl	8014ea4 <pbuf_free>
          }
        }
      } while(p!=NULL);
 800cbc0:	68fb      	ldr	r3, [r7, #12]
 800cbc2:	2b00      	cmp	r3, #0
 800cbc4:	d1ea      	bne.n	800cb9c <ethernetif_input+0x24>
    if (osSemaphoreAcquire(RxPktSemaphore, TIME_WAITING_FOR_INPUT) == osOK)
 800cbc6:	e7df      	b.n	800cb88 <ethernetif_input+0x10>
 800cbc8:	2400088c 	.word	0x2400088c

0800cbcc <ethernetif_init>:
 * @return ERR_OK if the loopif is initialized
 *         ERR_MEM if private data couldn't be allocated
 *         any other err_t on error
 */
err_t ethernetif_init(struct netif *netif)
{
 800cbcc:	b580      	push	{r7, lr}
 800cbce:	b082      	sub	sp, #8
 800cbd0:	af00      	add	r7, sp, #0
 800cbd2:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("netif != NULL", (netif != NULL));
 800cbd4:	687b      	ldr	r3, [r7, #4]
 800cbd6:	2b00      	cmp	r3, #0
 800cbd8:	d106      	bne.n	800cbe8 <ethernetif_init+0x1c>
 800cbda:	4b0e      	ldr	r3, [pc, #56]	@ (800cc14 <ethernetif_init+0x48>)
 800cbdc:	f240 2202 	movw	r2, #514	@ 0x202
 800cbe0:	490d      	ldr	r1, [pc, #52]	@ (800cc18 <ethernetif_init+0x4c>)
 800cbe2:	480e      	ldr	r0, [pc, #56]	@ (800cc1c <ethernetif_init+0x50>)
 800cbe4:	f011 fe9c 	bl	801e920 <iprintf>
   * The last argument should be replaced with your link speed, in units
   * of bits per second.
   */
  // MIB2_INIT_NETIF(netif, snmp_ifType_ethernet_csmacd, LINK_SPEED_OF_YOUR_NETIF_IN_BPS);

  netif->name[0] = IFNAME0;
 800cbe8:	687b      	ldr	r3, [r7, #4]
 800cbea:	2273      	movs	r2, #115	@ 0x73
 800cbec:	f883 202e 	strb.w	r2, [r3, #46]	@ 0x2e
  netif->name[1] = IFNAME1;
 800cbf0:	687b      	ldr	r3, [r7, #4]
 800cbf2:	2274      	movs	r2, #116	@ 0x74
 800cbf4:	f883 202f 	strb.w	r2, [r3, #47]	@ 0x2f
   * is available...) */

#if LWIP_IPV4
#if LWIP_ARP || LWIP_ETHERNET
#if LWIP_ARP
  netif->output = etharp_output;
 800cbf8:	687b      	ldr	r3, [r7, #4]
 800cbfa:	4a09      	ldr	r2, [pc, #36]	@ (800cc20 <ethernetif_init+0x54>)
 800cbfc:	615a      	str	r2, [r3, #20]

#if LWIP_IPV6
  netif->output_ip6 = ethip6_output;
#endif /* LWIP_IPV6 */

  netif->linkoutput = low_level_output;
 800cbfe:	687b      	ldr	r3, [r7, #4]
 800cc00:	4a08      	ldr	r2, [pc, #32]	@ (800cc24 <ethernetif_init+0x58>)
 800cc02:	619a      	str	r2, [r3, #24]

  /* initialize the hardware */
  low_level_init(netif);
 800cc04:	6878      	ldr	r0, [r7, #4]
 800cc06:	f7ff fdcb 	bl	800c7a0 <low_level_init>

  return ERR_OK;
 800cc0a:	2300      	movs	r3, #0
}
 800cc0c:	4618      	mov	r0, r3
 800cc0e:	3708      	adds	r7, #8
 800cc10:	46bd      	mov	sp, r7
 800cc12:	bd80      	pop	{r7, pc}
 800cc14:	0801f858 	.word	0x0801f858
 800cc18:	0801f874 	.word	0x0801f874
 800cc1c:	0801f884 	.word	0x0801f884
 800cc20:	0801c675 	.word	0x0801c675
 800cc24:	0800ca11 	.word	0x0800ca11

0800cc28 <pbuf_free_custom>:
  * @brief  Custom Rx pbuf free callback
  * @param  pbuf: pbuf to be freed
  * @retval None
  */
void pbuf_free_custom(struct pbuf *p)
{
 800cc28:	b580      	push	{r7, lr}
 800cc2a:	b084      	sub	sp, #16
 800cc2c:	af00      	add	r7, sp, #0
 800cc2e:	6078      	str	r0, [r7, #4]
  struct pbuf_custom* custom_pbuf = (struct pbuf_custom*)p;
 800cc30:	687b      	ldr	r3, [r7, #4]
 800cc32:	60fb      	str	r3, [r7, #12]
  LWIP_MEMPOOL_FREE(RX_POOL, custom_pbuf);
 800cc34:	68f9      	ldr	r1, [r7, #12]
 800cc36:	4809      	ldr	r0, [pc, #36]	@ (800cc5c <pbuf_free_custom+0x34>)
 800cc38:	f007 fa6c 	bl	8014114 <memp_free_pool>

  /* If the Rx Buffer Pool was exhausted, signal the ethernetif_input task to
   * call HAL_ETH_GetRxDataBuffer to rebuild the Rx descriptors. */

  if (RxAllocStatus == RX_ALLOC_ERROR)
 800cc3c:	4b08      	ldr	r3, [pc, #32]	@ (800cc60 <pbuf_free_custom+0x38>)
 800cc3e:	781b      	ldrb	r3, [r3, #0]
 800cc40:	2b01      	cmp	r3, #1
 800cc42:	d107      	bne.n	800cc54 <pbuf_free_custom+0x2c>
  {
    RxAllocStatus = RX_ALLOC_OK;
 800cc44:	4b06      	ldr	r3, [pc, #24]	@ (800cc60 <pbuf_free_custom+0x38>)
 800cc46:	2200      	movs	r2, #0
 800cc48:	701a      	strb	r2, [r3, #0]
    osSemaphoreRelease(RxPktSemaphore);
 800cc4a:	4b06      	ldr	r3, [pc, #24]	@ (800cc64 <pbuf_free_custom+0x3c>)
 800cc4c:	681b      	ldr	r3, [r3, #0]
 800cc4e:	4618      	mov	r0, r3
 800cc50:	f000 fdc2 	bl	800d7d8 <osSemaphoreRelease>
  }
}
 800cc54:	bf00      	nop
 800cc56:	3710      	adds	r7, #16
 800cc58:	46bd      	mov	sp, r7
 800cc5a:	bd80      	pop	{r7, pc}
 800cc5c:	08022e6c 	.word	0x08022e6c
 800cc60:	24000888 	.word	0x24000888
 800cc64:	2400088c 	.word	0x2400088c

0800cc68 <sys_now>:
*         when LWIP_TIMERS == 1 and NO_SYS == 1
* @param  None
* @retval Current Time value
*/
u32_t sys_now(void)
{
 800cc68:	b580      	push	{r7, lr}
 800cc6a:	af00      	add	r7, sp, #0
  return HAL_GetTick();
 800cc6c:	f7f5 fe8c 	bl	8002988 <HAL_GetTick>
 800cc70:	4603      	mov	r3, r0
}
 800cc72:	4618      	mov	r0, r3
 800cc74:	bd80      	pop	{r7, pc}
	...

0800cc78 <HAL_ETH_MspInit>:
  * @param  ethHandle: ETH handle
  * @retval None
  */

void HAL_ETH_MspInit(ETH_HandleTypeDef* ethHandle)
{
 800cc78:	b580      	push	{r7, lr}
 800cc7a:	b08e      	sub	sp, #56	@ 0x38
 800cc7c:	af00      	add	r7, sp, #0
 800cc7e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800cc80:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800cc84:	2200      	movs	r2, #0
 800cc86:	601a      	str	r2, [r3, #0]
 800cc88:	605a      	str	r2, [r3, #4]
 800cc8a:	609a      	str	r2, [r3, #8]
 800cc8c:	60da      	str	r2, [r3, #12]
 800cc8e:	611a      	str	r2, [r3, #16]
  if(ethHandle->Instance==ETH)
 800cc90:	687b      	ldr	r3, [r7, #4]
 800cc92:	681b      	ldr	r3, [r3, #0]
 800cc94:	4a5d      	ldr	r2, [pc, #372]	@ (800ce0c <HAL_ETH_MspInit+0x194>)
 800cc96:	4293      	cmp	r3, r2
 800cc98:	f040 80b3 	bne.w	800ce02 <HAL_ETH_MspInit+0x18a>
  {
  /* USER CODE BEGIN ETH_MspInit 0 */

  /* USER CODE END ETH_MspInit 0 */
    /* Enable Peripheral clock */
    __HAL_RCC_ETH1MAC_CLK_ENABLE();
 800cc9c:	4b5c      	ldr	r3, [pc, #368]	@ (800ce10 <HAL_ETH_MspInit+0x198>)
 800cc9e:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 800cca2:	4a5b      	ldr	r2, [pc, #364]	@ (800ce10 <HAL_ETH_MspInit+0x198>)
 800cca4:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800cca8:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 800ccac:	4b58      	ldr	r3, [pc, #352]	@ (800ce10 <HAL_ETH_MspInit+0x198>)
 800ccae:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 800ccb2:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800ccb6:	623b      	str	r3, [r7, #32]
 800ccb8:	6a3b      	ldr	r3, [r7, #32]
    __HAL_RCC_ETH1TX_CLK_ENABLE();
 800ccba:	4b55      	ldr	r3, [pc, #340]	@ (800ce10 <HAL_ETH_MspInit+0x198>)
 800ccbc:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 800ccc0:	4a53      	ldr	r2, [pc, #332]	@ (800ce10 <HAL_ETH_MspInit+0x198>)
 800ccc2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800ccc6:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 800ccca:	4b51      	ldr	r3, [pc, #324]	@ (800ce10 <HAL_ETH_MspInit+0x198>)
 800cccc:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 800ccd0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800ccd4:	61fb      	str	r3, [r7, #28]
 800ccd6:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_ETH1RX_CLK_ENABLE();
 800ccd8:	4b4d      	ldr	r3, [pc, #308]	@ (800ce10 <HAL_ETH_MspInit+0x198>)
 800ccda:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 800ccde:	4a4c      	ldr	r2, [pc, #304]	@ (800ce10 <HAL_ETH_MspInit+0x198>)
 800cce0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800cce4:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 800cce8:	4b49      	ldr	r3, [pc, #292]	@ (800ce10 <HAL_ETH_MspInit+0x198>)
 800ccea:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 800ccee:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800ccf2:	61bb      	str	r3, [r7, #24]
 800ccf4:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800ccf6:	4b46      	ldr	r3, [pc, #280]	@ (800ce10 <HAL_ETH_MspInit+0x198>)
 800ccf8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800ccfc:	4a44      	ldr	r2, [pc, #272]	@ (800ce10 <HAL_ETH_MspInit+0x198>)
 800ccfe:	f043 0304 	orr.w	r3, r3, #4
 800cd02:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800cd06:	4b42      	ldr	r3, [pc, #264]	@ (800ce10 <HAL_ETH_MspInit+0x198>)
 800cd08:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800cd0c:	f003 0304 	and.w	r3, r3, #4
 800cd10:	617b      	str	r3, [r7, #20]
 800cd12:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800cd14:	4b3e      	ldr	r3, [pc, #248]	@ (800ce10 <HAL_ETH_MspInit+0x198>)
 800cd16:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800cd1a:	4a3d      	ldr	r2, [pc, #244]	@ (800ce10 <HAL_ETH_MspInit+0x198>)
 800cd1c:	f043 0301 	orr.w	r3, r3, #1
 800cd20:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800cd24:	4b3a      	ldr	r3, [pc, #232]	@ (800ce10 <HAL_ETH_MspInit+0x198>)
 800cd26:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800cd2a:	f003 0301 	and.w	r3, r3, #1
 800cd2e:	613b      	str	r3, [r7, #16]
 800cd30:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800cd32:	4b37      	ldr	r3, [pc, #220]	@ (800ce10 <HAL_ETH_MspInit+0x198>)
 800cd34:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800cd38:	4a35      	ldr	r2, [pc, #212]	@ (800ce10 <HAL_ETH_MspInit+0x198>)
 800cd3a:	f043 0302 	orr.w	r3, r3, #2
 800cd3e:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800cd42:	4b33      	ldr	r3, [pc, #204]	@ (800ce10 <HAL_ETH_MspInit+0x198>)
 800cd44:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800cd48:	f003 0302 	and.w	r3, r3, #2
 800cd4c:	60fb      	str	r3, [r7, #12]
 800cd4e:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 800cd50:	4b2f      	ldr	r3, [pc, #188]	@ (800ce10 <HAL_ETH_MspInit+0x198>)
 800cd52:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800cd56:	4a2e      	ldr	r2, [pc, #184]	@ (800ce10 <HAL_ETH_MspInit+0x198>)
 800cd58:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800cd5c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800cd60:	4b2b      	ldr	r3, [pc, #172]	@ (800ce10 <HAL_ETH_MspInit+0x198>)
 800cd62:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800cd66:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800cd6a:	60bb      	str	r3, [r7, #8]
 800cd6c:	68bb      	ldr	r3, [r7, #8]
    PC5     ------> ETH_RXD1
    PB13     ------> ETH_TXD1
    PG11     ------> ETH_TX_EN
    PG13     ------> ETH_TXD0
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_4|GPIO_PIN_5;
 800cd6e:	2332      	movs	r3, #50	@ 0x32
 800cd70:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800cd72:	2302      	movs	r3, #2
 800cd74:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800cd76:	2300      	movs	r3, #0
 800cd78:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800cd7a:	2303      	movs	r3, #3
 800cd7c:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800cd7e:	230b      	movs	r3, #11
 800cd80:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800cd82:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800cd86:	4619      	mov	r1, r3
 800cd88:	4822      	ldr	r0, [pc, #136]	@ (800ce14 <HAL_ETH_MspInit+0x19c>)
 800cd8a:	f7f7 fd01 	bl	8004790 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_7;
 800cd8e:	2386      	movs	r3, #134	@ 0x86
 800cd90:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800cd92:	2302      	movs	r3, #2
 800cd94:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800cd96:	2300      	movs	r3, #0
 800cd98:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800cd9a:	2303      	movs	r3, #3
 800cd9c:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800cd9e:	230b      	movs	r3, #11
 800cda0:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800cda2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800cda6:	4619      	mov	r1, r3
 800cda8:	481b      	ldr	r0, [pc, #108]	@ (800ce18 <HAL_ETH_MspInit+0x1a0>)
 800cdaa:	f7f7 fcf1 	bl	8004790 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_13;
 800cdae:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800cdb2:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800cdb4:	2302      	movs	r3, #2
 800cdb6:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800cdb8:	2300      	movs	r3, #0
 800cdba:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800cdbc:	2303      	movs	r3, #3
 800cdbe:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800cdc0:	230b      	movs	r3, #11
 800cdc2:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800cdc4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800cdc8:	4619      	mov	r1, r3
 800cdca:	4814      	ldr	r0, [pc, #80]	@ (800ce1c <HAL_ETH_MspInit+0x1a4>)
 800cdcc:	f7f7 fce0 	bl	8004790 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_13;
 800cdd0:	f44f 5320 	mov.w	r3, #10240	@ 0x2800
 800cdd4:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800cdd6:	2302      	movs	r3, #2
 800cdd8:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800cdda:	2300      	movs	r3, #0
 800cddc:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800cdde:	2303      	movs	r3, #3
 800cde0:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800cde2:	230b      	movs	r3, #11
 800cde4:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 800cde6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800cdea:	4619      	mov	r1, r3
 800cdec:	480c      	ldr	r0, [pc, #48]	@ (800ce20 <HAL_ETH_MspInit+0x1a8>)
 800cdee:	f7f7 fccf 	bl	8004790 <HAL_GPIO_Init>

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(ETH_IRQn, 5, 0);
 800cdf2:	2200      	movs	r2, #0
 800cdf4:	2105      	movs	r1, #5
 800cdf6:	203d      	movs	r0, #61	@ 0x3d
 800cdf8:	f7f5 fece 	bl	8002b98 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ETH_IRQn);
 800cdfc:	203d      	movs	r0, #61	@ 0x3d
 800cdfe:	f7f5 fee5 	bl	8002bcc <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ETH_MspInit 1 */

  /* USER CODE END ETH_MspInit 1 */
  }
}
 800ce02:	bf00      	nop
 800ce04:	3738      	adds	r7, #56	@ 0x38
 800ce06:	46bd      	mov	sp, r7
 800ce08:	bd80      	pop	{r7, pc}
 800ce0a:	bf00      	nop
 800ce0c:	40028000 	.word	0x40028000
 800ce10:	58024400 	.word	0x58024400
 800ce14:	58020800 	.word	0x58020800
 800ce18:	58020000 	.word	0x58020000
 800ce1c:	58020400 	.word	0x58020400
 800ce20:	58021800 	.word	0x58021800

0800ce24 <ETH_PHY_IO_Init>:
  * @brief  Initializes the MDIO interface GPIO and clocks.
  * @param  None
  * @retval 0 if OK, -1 if ERROR
  */
int32_t ETH_PHY_IO_Init(void)
{
 800ce24:	b580      	push	{r7, lr}
 800ce26:	af00      	add	r7, sp, #0
  /* We assume that MDIO GPIO configuration is already done
     in the ETH_MspInit() else it should be done here
  */

  /* Configure the MDIO Clock */
  HAL_ETH_SetMDIOClockRange(&heth);
 800ce28:	4802      	ldr	r0, [pc, #8]	@ (800ce34 <ETH_PHY_IO_Init+0x10>)
 800ce2a:	f7f6 fed1 	bl	8003bd0 <HAL_ETH_SetMDIOClockRange>

  return 0;
 800ce2e:	2300      	movs	r3, #0
}
 800ce30:	4618      	mov	r0, r3
 800ce32:	bd80      	pop	{r7, pc}
 800ce34:	24000894 	.word	0x24000894

0800ce38 <ETH_PHY_IO_DeInit>:
  * @brief  De-Initializes the MDIO interface .
  * @param  None
  * @retval 0 if OK, -1 if ERROR
  */
int32_t ETH_PHY_IO_DeInit (void)
{
 800ce38:	b480      	push	{r7}
 800ce3a:	af00      	add	r7, sp, #0
  return 0;
 800ce3c:	2300      	movs	r3, #0
}
 800ce3e:	4618      	mov	r0, r3
 800ce40:	46bd      	mov	sp, r7
 800ce42:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ce46:	4770      	bx	lr

0800ce48 <ETH_PHY_IO_ReadReg>:
  * @param  RegAddr: PHY register address
  * @param  pRegVal: pointer to hold the register value
  * @retval 0 if OK -1 if Error
  */
int32_t ETH_PHY_IO_ReadReg(uint32_t DevAddr, uint32_t RegAddr, uint32_t *pRegVal)
{
 800ce48:	b580      	push	{r7, lr}
 800ce4a:	b084      	sub	sp, #16
 800ce4c:	af00      	add	r7, sp, #0
 800ce4e:	60f8      	str	r0, [r7, #12]
 800ce50:	60b9      	str	r1, [r7, #8]
 800ce52:	607a      	str	r2, [r7, #4]
  if(HAL_ETH_ReadPHYRegister(&heth, DevAddr, RegAddr, pRegVal) != HAL_OK)
 800ce54:	687b      	ldr	r3, [r7, #4]
 800ce56:	68ba      	ldr	r2, [r7, #8]
 800ce58:	68f9      	ldr	r1, [r7, #12]
 800ce5a:	4807      	ldr	r0, [pc, #28]	@ (800ce78 <ETH_PHY_IO_ReadReg+0x30>)
 800ce5c:	f7f6 fc22 	bl	80036a4 <HAL_ETH_ReadPHYRegister>
 800ce60:	4603      	mov	r3, r0
 800ce62:	2b00      	cmp	r3, #0
 800ce64:	d002      	beq.n	800ce6c <ETH_PHY_IO_ReadReg+0x24>
  {
    return -1;
 800ce66:	f04f 33ff 	mov.w	r3, #4294967295
 800ce6a:	e000      	b.n	800ce6e <ETH_PHY_IO_ReadReg+0x26>
  }

  return 0;
 800ce6c:	2300      	movs	r3, #0
}
 800ce6e:	4618      	mov	r0, r3
 800ce70:	3710      	adds	r7, #16
 800ce72:	46bd      	mov	sp, r7
 800ce74:	bd80      	pop	{r7, pc}
 800ce76:	bf00      	nop
 800ce78:	24000894 	.word	0x24000894

0800ce7c <ETH_PHY_IO_WriteReg>:
  * @param  RegAddr: PHY register address
  * @param  RegVal: Value to be written
  * @retval 0 if OK -1 if Error
  */
int32_t ETH_PHY_IO_WriteReg(uint32_t DevAddr, uint32_t RegAddr, uint32_t RegVal)
{
 800ce7c:	b580      	push	{r7, lr}
 800ce7e:	b084      	sub	sp, #16
 800ce80:	af00      	add	r7, sp, #0
 800ce82:	60f8      	str	r0, [r7, #12]
 800ce84:	60b9      	str	r1, [r7, #8]
 800ce86:	607a      	str	r2, [r7, #4]
  if(HAL_ETH_WritePHYRegister(&heth, DevAddr, RegAddr, RegVal) != HAL_OK)
 800ce88:	687b      	ldr	r3, [r7, #4]
 800ce8a:	68ba      	ldr	r2, [r7, #8]
 800ce8c:	68f9      	ldr	r1, [r7, #12]
 800ce8e:	4807      	ldr	r0, [pc, #28]	@ (800ceac <ETH_PHY_IO_WriteReg+0x30>)
 800ce90:	f7f6 fc5c 	bl	800374c <HAL_ETH_WritePHYRegister>
 800ce94:	4603      	mov	r3, r0
 800ce96:	2b00      	cmp	r3, #0
 800ce98:	d002      	beq.n	800cea0 <ETH_PHY_IO_WriteReg+0x24>
  {
    return -1;
 800ce9a:	f04f 33ff 	mov.w	r3, #4294967295
 800ce9e:	e000      	b.n	800cea2 <ETH_PHY_IO_WriteReg+0x26>
  }

  return 0;
 800cea0:	2300      	movs	r3, #0
}
 800cea2:	4618      	mov	r0, r3
 800cea4:	3710      	adds	r7, #16
 800cea6:	46bd      	mov	sp, r7
 800cea8:	bd80      	pop	{r7, pc}
 800ceaa:	bf00      	nop
 800ceac:	24000894 	.word	0x24000894

0800ceb0 <ETH_PHY_IO_GetTick>:
/**
  * @brief  Get the time in millisecons used for internal PHY driver process.
  * @retval Time value
  */
int32_t ETH_PHY_IO_GetTick(void)
{
 800ceb0:	b580      	push	{r7, lr}
 800ceb2:	af00      	add	r7, sp, #0
  return HAL_GetTick();
 800ceb4:	f7f5 fd68 	bl	8002988 <HAL_GetTick>
 800ceb8:	4603      	mov	r3, r0
}
 800ceba:	4618      	mov	r0, r3
 800cebc:	bd80      	pop	{r7, pc}
	...

0800cec0 <ethernet_link_thread>:
/**
  * @brief  Check the ETH link state then update ETH driver and netif link accordingly.
  * @retval None
  */
void ethernet_link_thread(void* argument)
{
 800cec0:	b580      	push	{r7, lr}
 800cec2:	b0a0      	sub	sp, #128	@ 0x80
 800cec4:	af00      	add	r7, sp, #0
 800cec6:	6078      	str	r0, [r7, #4]
  ETH_MACConfigTypeDef MACConf = {0};
 800cec8:	f107 0308 	add.w	r3, r7, #8
 800cecc:	2264      	movs	r2, #100	@ 0x64
 800cece:	2100      	movs	r1, #0
 800ced0:	4618      	mov	r0, r3
 800ced2:	f011 fd8a 	bl	801e9ea <memset>
  int32_t PHYLinkState = 0;
 800ced6:	2300      	movs	r3, #0
 800ced8:	673b      	str	r3, [r7, #112]	@ 0x70
  uint32_t linkchanged = 0U, speed = 0U, duplex = 0U;
 800ceda:	2300      	movs	r3, #0
 800cedc:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800cede:	2300      	movs	r3, #0
 800cee0:	67bb      	str	r3, [r7, #120]	@ 0x78
 800cee2:	2300      	movs	r3, #0
 800cee4:	677b      	str	r3, [r7, #116]	@ 0x74

  struct netif *netif = (struct netif *) argument;
 800cee6:	687b      	ldr	r3, [r7, #4]
 800cee8:	66fb      	str	r3, [r7, #108]	@ 0x6c

/* USER CODE END ETH link init */

  for(;;)
  {
  PHYLinkState = LAN8742_GetLinkState(&LAN8742);
 800ceea:	483a      	ldr	r0, [pc, #232]	@ (800cfd4 <ethernet_link_thread+0x114>)
 800ceec:	f7f5 fc74 	bl	80027d8 <LAN8742_GetLinkState>
 800cef0:	6738      	str	r0, [r7, #112]	@ 0x70

  if(netif_is_link_up(netif) && (PHYLinkState <= LAN8742_STATUS_LINK_DOWN))
 800cef2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800cef4:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 800cef8:	089b      	lsrs	r3, r3, #2
 800cefa:	f003 0301 	and.w	r3, r3, #1
 800cefe:	b2db      	uxtb	r3, r3
 800cf00:	2b00      	cmp	r3, #0
 800cf02:	d00c      	beq.n	800cf1e <ethernet_link_thread+0x5e>
 800cf04:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800cf06:	2b01      	cmp	r3, #1
 800cf08:	dc09      	bgt.n	800cf1e <ethernet_link_thread+0x5e>
  {
    HAL_ETH_Stop_IT(&heth);
 800cf0a:	4833      	ldr	r0, [pc, #204]	@ (800cfd8 <ethernet_link_thread+0x118>)
 800cf0c:	f7f6 f856 	bl	8002fbc <HAL_ETH_Stop_IT>
    netif_set_down(netif);
 800cf10:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 800cf12:	f007 fb83 	bl	801461c <netif_set_down>
    netif_set_link_down(netif);
 800cf16:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 800cf18:	f007 fbe6 	bl	80146e8 <netif_set_link_down>
 800cf1c:	e055      	b.n	800cfca <ethernet_link_thread+0x10a>
  }
  else if(!netif_is_link_up(netif) && (PHYLinkState > LAN8742_STATUS_LINK_DOWN))
 800cf1e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800cf20:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 800cf24:	f003 0304 	and.w	r3, r3, #4
 800cf28:	2b00      	cmp	r3, #0
 800cf2a:	d14e      	bne.n	800cfca <ethernet_link_thread+0x10a>
 800cf2c:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800cf2e:	2b01      	cmp	r3, #1
 800cf30:	dd4b      	ble.n	800cfca <ethernet_link_thread+0x10a>
  {
    switch (PHYLinkState)
 800cf32:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800cf34:	3b02      	subs	r3, #2
 800cf36:	2b03      	cmp	r3, #3
 800cf38:	d82a      	bhi.n	800cf90 <ethernet_link_thread+0xd0>
 800cf3a:	a201      	add	r2, pc, #4	@ (adr r2, 800cf40 <ethernet_link_thread+0x80>)
 800cf3c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800cf40:	0800cf51 	.word	0x0800cf51
 800cf44:	0800cf63 	.word	0x0800cf63
 800cf48:	0800cf73 	.word	0x0800cf73
 800cf4c:	0800cf83 	.word	0x0800cf83
    {
    case LAN8742_STATUS_100MBITS_FULLDUPLEX:
      duplex = ETH_FULLDUPLEX_MODE;
 800cf50:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800cf54:	677b      	str	r3, [r7, #116]	@ 0x74
      speed = ETH_SPEED_100M;
 800cf56:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 800cf5a:	67bb      	str	r3, [r7, #120]	@ 0x78
      linkchanged = 1;
 800cf5c:	2301      	movs	r3, #1
 800cf5e:	67fb      	str	r3, [r7, #124]	@ 0x7c
      break;
 800cf60:	e017      	b.n	800cf92 <ethernet_link_thread+0xd2>
    case LAN8742_STATUS_100MBITS_HALFDUPLEX:
      duplex = ETH_HALFDUPLEX_MODE;
 800cf62:	2300      	movs	r3, #0
 800cf64:	677b      	str	r3, [r7, #116]	@ 0x74
      speed = ETH_SPEED_100M;
 800cf66:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 800cf6a:	67bb      	str	r3, [r7, #120]	@ 0x78
      linkchanged = 1;
 800cf6c:	2301      	movs	r3, #1
 800cf6e:	67fb      	str	r3, [r7, #124]	@ 0x7c
      break;
 800cf70:	e00f      	b.n	800cf92 <ethernet_link_thread+0xd2>
    case LAN8742_STATUS_10MBITS_FULLDUPLEX:
      duplex = ETH_FULLDUPLEX_MODE;
 800cf72:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800cf76:	677b      	str	r3, [r7, #116]	@ 0x74
      speed = ETH_SPEED_10M;
 800cf78:	2300      	movs	r3, #0
 800cf7a:	67bb      	str	r3, [r7, #120]	@ 0x78
      linkchanged = 1;
 800cf7c:	2301      	movs	r3, #1
 800cf7e:	67fb      	str	r3, [r7, #124]	@ 0x7c
      break;
 800cf80:	e007      	b.n	800cf92 <ethernet_link_thread+0xd2>
    case LAN8742_STATUS_10MBITS_HALFDUPLEX:
      duplex = ETH_HALFDUPLEX_MODE;
 800cf82:	2300      	movs	r3, #0
 800cf84:	677b      	str	r3, [r7, #116]	@ 0x74
      speed = ETH_SPEED_10M;
 800cf86:	2300      	movs	r3, #0
 800cf88:	67bb      	str	r3, [r7, #120]	@ 0x78
      linkchanged = 1;
 800cf8a:	2301      	movs	r3, #1
 800cf8c:	67fb      	str	r3, [r7, #124]	@ 0x7c
      break;
 800cf8e:	e000      	b.n	800cf92 <ethernet_link_thread+0xd2>
    default:
      break;
 800cf90:	bf00      	nop
    }

    if(linkchanged)
 800cf92:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800cf94:	2b00      	cmp	r3, #0
 800cf96:	d018      	beq.n	800cfca <ethernet_link_thread+0x10a>
    {
      /* Get MAC Config MAC */
      HAL_ETH_GetMACConfig(&heth, &MACConf);
 800cf98:	f107 0308 	add.w	r3, r7, #8
 800cf9c:	4619      	mov	r1, r3
 800cf9e:	480e      	ldr	r0, [pc, #56]	@ (800cfd8 <ethernet_link_thread+0x118>)
 800cfa0:	f7f6 fc28 	bl	80037f4 <HAL_ETH_GetMACConfig>
      MACConf.DuplexMode = duplex;
 800cfa4:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800cfa6:	623b      	str	r3, [r7, #32]
      MACConf.Speed = speed;
 800cfa8:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800cfaa:	61fb      	str	r3, [r7, #28]
      HAL_ETH_SetMACConfig(&heth, &MACConf);
 800cfac:	f107 0308 	add.w	r3, r7, #8
 800cfb0:	4619      	mov	r1, r3
 800cfb2:	4809      	ldr	r0, [pc, #36]	@ (800cfd8 <ethernet_link_thread+0x118>)
 800cfb4:	f7f6 fdf2 	bl	8003b9c <HAL_ETH_SetMACConfig>
      HAL_ETH_Start_IT(&heth);
 800cfb8:	4807      	ldr	r0, [pc, #28]	@ (800cfd8 <ethernet_link_thread+0x118>)
 800cfba:	f7f5 ff8b 	bl	8002ed4 <HAL_ETH_Start_IT>
      netif_set_up(netif);
 800cfbe:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 800cfc0:	f007 fac0 	bl	8014544 <netif_set_up>
      netif_set_link_up(netif);
 800cfc4:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 800cfc6:	f007 fb5b 	bl	8014680 <netif_set_link_up>

/* USER CODE BEGIN ETH link Thread core code for User BSP */

/* USER CODE END ETH link Thread core code for User BSP */

    osDelay(100);
 800cfca:	2064      	movs	r0, #100	@ 0x64
 800cfcc:	f000 fa00 	bl	800d3d0 <osDelay>
  PHYLinkState = LAN8742_GetLinkState(&LAN8742);
 800cfd0:	e78b      	b.n	800ceea <ethernet_link_thread+0x2a>
 800cfd2:	bf00      	nop
 800cfd4:	2400097c 	.word	0x2400097c
 800cfd8:	24000894 	.word	0x24000894

0800cfdc <HAL_ETH_RxAllocateCallback>:
  }
}

void HAL_ETH_RxAllocateCallback(uint8_t **buff)
{
 800cfdc:	b580      	push	{r7, lr}
 800cfde:	b086      	sub	sp, #24
 800cfe0:	af02      	add	r7, sp, #8
 800cfe2:	6078      	str	r0, [r7, #4]
/* USER CODE BEGIN HAL ETH RxAllocateCallback */
  struct pbuf_custom *p = LWIP_MEMPOOL_ALLOC(RX_POOL);
 800cfe4:	4812      	ldr	r0, [pc, #72]	@ (800d030 <HAL_ETH_RxAllocateCallback+0x54>)
 800cfe6:	f007 f821 	bl	801402c <memp_malloc_pool>
 800cfea:	60f8      	str	r0, [r7, #12]
  if (p)
 800cfec:	68fb      	ldr	r3, [r7, #12]
 800cfee:	2b00      	cmp	r3, #0
 800cff0:	d014      	beq.n	800d01c <HAL_ETH_RxAllocateCallback+0x40>
  {
    /* Get the buff from the struct pbuf address. */
    *buff = (uint8_t *)p + offsetof(RxBuff_t, buff);
 800cff2:	68fb      	ldr	r3, [r7, #12]
 800cff4:	f103 0220 	add.w	r2, r3, #32
 800cff8:	687b      	ldr	r3, [r7, #4]
 800cffa:	601a      	str	r2, [r3, #0]
    p->custom_free_function = pbuf_free_custom;
 800cffc:	68fb      	ldr	r3, [r7, #12]
 800cffe:	4a0d      	ldr	r2, [pc, #52]	@ (800d034 <HAL_ETH_RxAllocateCallback+0x58>)
 800d000:	611a      	str	r2, [r3, #16]
    /* Initialize the struct pbuf.
    * This must be performed whenever a buffer's allocated because it may be
    * changed by lwIP or the app, e.g., pbuf_free decrements ref. */
    pbuf_alloced_custom(PBUF_RAW, 0, PBUF_REF, p, *buff, ETH_RX_BUFFER_SIZE);
 800d002:	687b      	ldr	r3, [r7, #4]
 800d004:	681b      	ldr	r3, [r3, #0]
 800d006:	f44f 62c0 	mov.w	r2, #1536	@ 0x600
 800d00a:	9201      	str	r2, [sp, #4]
 800d00c:	9300      	str	r3, [sp, #0]
 800d00e:	68fb      	ldr	r3, [r7, #12]
 800d010:	2241      	movs	r2, #65	@ 0x41
 800d012:	2100      	movs	r1, #0
 800d014:	2000      	movs	r0, #0
 800d016:	f007 fd8b 	bl	8014b30 <pbuf_alloced_custom>
  {
    RxAllocStatus = RX_ALLOC_ERROR;
    *buff = NULL;
  }
/* USER CODE END HAL ETH RxAllocateCallback */
}
 800d01a:	e005      	b.n	800d028 <HAL_ETH_RxAllocateCallback+0x4c>
    RxAllocStatus = RX_ALLOC_ERROR;
 800d01c:	4b06      	ldr	r3, [pc, #24]	@ (800d038 <HAL_ETH_RxAllocateCallback+0x5c>)
 800d01e:	2201      	movs	r2, #1
 800d020:	701a      	strb	r2, [r3, #0]
    *buff = NULL;
 800d022:	687b      	ldr	r3, [r7, #4]
 800d024:	2200      	movs	r2, #0
 800d026:	601a      	str	r2, [r3, #0]
}
 800d028:	bf00      	nop
 800d02a:	3710      	adds	r7, #16
 800d02c:	46bd      	mov	sp, r7
 800d02e:	bd80      	pop	{r7, pc}
 800d030:	08022e6c 	.word	0x08022e6c
 800d034:	0800cc29 	.word	0x0800cc29
 800d038:	24000888 	.word	0x24000888

0800d03c <HAL_ETH_RxLinkCallback>:

void HAL_ETH_RxLinkCallback(void **pStart, void **pEnd, uint8_t *buff, uint16_t Length)
{
 800d03c:	b480      	push	{r7}
 800d03e:	b08d      	sub	sp, #52	@ 0x34
 800d040:	af00      	add	r7, sp, #0
 800d042:	60f8      	str	r0, [r7, #12]
 800d044:	60b9      	str	r1, [r7, #8]
 800d046:	607a      	str	r2, [r7, #4]
 800d048:	807b      	strh	r3, [r7, #2]
/* USER CODE BEGIN HAL ETH RxLinkCallback */

  struct pbuf **ppStart = (struct pbuf **)pStart;
 800d04a:	68fb      	ldr	r3, [r7, #12]
 800d04c:	62bb      	str	r3, [r7, #40]	@ 0x28
  struct pbuf **ppEnd = (struct pbuf **)pEnd;
 800d04e:	68bb      	ldr	r3, [r7, #8]
 800d050:	627b      	str	r3, [r7, #36]	@ 0x24
  struct pbuf *p = NULL;
 800d052:	2300      	movs	r3, #0
 800d054:	62fb      	str	r3, [r7, #44]	@ 0x2c

  /* Get the struct pbuf from the buff address. */
  p = (struct pbuf *)(buff - offsetof(RxBuff_t, buff));
 800d056:	687b      	ldr	r3, [r7, #4]
 800d058:	3b20      	subs	r3, #32
 800d05a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  p->next = NULL;
 800d05c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d05e:	2200      	movs	r2, #0
 800d060:	601a      	str	r2, [r3, #0]
  p->tot_len = 0;
 800d062:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d064:	2200      	movs	r2, #0
 800d066:	811a      	strh	r2, [r3, #8]
  p->len = Length;
 800d068:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d06a:	887a      	ldrh	r2, [r7, #2]
 800d06c:	815a      	strh	r2, [r3, #10]

  /* Chain the buffer. */
  if (!*ppStart)
 800d06e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d070:	681b      	ldr	r3, [r3, #0]
 800d072:	2b00      	cmp	r3, #0
 800d074:	d103      	bne.n	800d07e <HAL_ETH_RxLinkCallback+0x42>
  {
    /* The first buffer of the packet. */
    *ppStart = p;
 800d076:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d078:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800d07a:	601a      	str	r2, [r3, #0]
 800d07c:	e003      	b.n	800d086 <HAL_ETH_RxLinkCallback+0x4a>
  }
  else
  {
    /* Chain the buffer to the end of the packet. */
    (*ppEnd)->next = p;
 800d07e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d080:	681b      	ldr	r3, [r3, #0]
 800d082:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800d084:	601a      	str	r2, [r3, #0]
  }
  *ppEnd  = p;
 800d086:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d088:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800d08a:	601a      	str	r2, [r3, #0]

  /* Update the total length of all the buffers of the chain. Each pbuf in the chain should have its tot_len
   * set to its own length, plus the length of all the following pbufs in the chain. */
  for (p = *ppStart; p != NULL; p = p->next)
 800d08c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d08e:	681b      	ldr	r3, [r3, #0]
 800d090:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800d092:	e009      	b.n	800d0a8 <HAL_ETH_RxLinkCallback+0x6c>
  {
    p->tot_len += Length;
 800d094:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d096:	891a      	ldrh	r2, [r3, #8]
 800d098:	887b      	ldrh	r3, [r7, #2]
 800d09a:	4413      	add	r3, r2
 800d09c:	b29a      	uxth	r2, r3
 800d09e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d0a0:	811a      	strh	r2, [r3, #8]
  for (p = *ppStart; p != NULL; p = p->next)
 800d0a2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d0a4:	681b      	ldr	r3, [r3, #0]
 800d0a6:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800d0a8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d0aa:	2b00      	cmp	r3, #0
 800d0ac:	d1f2      	bne.n	800d094 <HAL_ETH_RxLinkCallback+0x58>
  }

  /* Invalidate data cache because Rx DMA's writing to physical memory makes it stale. */
  SCB_InvalidateDCache_by_Addr((uint32_t *)buff, Length);
 800d0ae:	887b      	ldrh	r3, [r7, #2]
 800d0b0:	687a      	ldr	r2, [r7, #4]
 800d0b2:	623a      	str	r2, [r7, #32]
 800d0b4:	61fb      	str	r3, [r7, #28]
  \param[in]   dsize   size of memory block (in number of bytes)
*/
__STATIC_FORCEINLINE void SCB_InvalidateDCache_by_Addr (void *addr, int32_t dsize)
{
  #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
    if ( dsize > 0 ) { 
 800d0b6:	69fb      	ldr	r3, [r7, #28]
 800d0b8:	2b00      	cmp	r3, #0
 800d0ba:	dd1d      	ble.n	800d0f8 <HAL_ETH_RxLinkCallback+0xbc>
       int32_t op_size = dsize + (((uint32_t)addr) & (__SCB_DCACHE_LINE_SIZE - 1U));
 800d0bc:	6a3b      	ldr	r3, [r7, #32]
 800d0be:	f003 021f 	and.w	r2, r3, #31
 800d0c2:	69fb      	ldr	r3, [r7, #28]
 800d0c4:	4413      	add	r3, r2
 800d0c6:	61bb      	str	r3, [r7, #24]
      uint32_t op_addr = (uint32_t)addr /* & ~(__SCB_DCACHE_LINE_SIZE - 1U) */;
 800d0c8:	6a3b      	ldr	r3, [r7, #32]
 800d0ca:	617b      	str	r3, [r7, #20]
  __ASM volatile ("dsb 0xF":::"memory");
 800d0cc:	f3bf 8f4f 	dsb	sy
}
 800d0d0:	bf00      	nop
    
      __DSB();

      do {
        SCB->DCIMVAC = op_addr;             /* register accepts only 32byte aligned values, only bits 31..5 are valid */
 800d0d2:	4a0d      	ldr	r2, [pc, #52]	@ (800d108 <HAL_ETH_RxLinkCallback+0xcc>)
 800d0d4:	697b      	ldr	r3, [r7, #20]
 800d0d6:	f8c2 325c 	str.w	r3, [r2, #604]	@ 0x25c
        op_addr += __SCB_DCACHE_LINE_SIZE;
 800d0da:	697b      	ldr	r3, [r7, #20]
 800d0dc:	3320      	adds	r3, #32
 800d0de:	617b      	str	r3, [r7, #20]
        op_size -= __SCB_DCACHE_LINE_SIZE;
 800d0e0:	69bb      	ldr	r3, [r7, #24]
 800d0e2:	3b20      	subs	r3, #32
 800d0e4:	61bb      	str	r3, [r7, #24]
      } while ( op_size > 0 );
 800d0e6:	69bb      	ldr	r3, [r7, #24]
 800d0e8:	2b00      	cmp	r3, #0
 800d0ea:	dcf2      	bgt.n	800d0d2 <HAL_ETH_RxLinkCallback+0x96>
  __ASM volatile ("dsb 0xF":::"memory");
 800d0ec:	f3bf 8f4f 	dsb	sy
}
 800d0f0:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 800d0f2:	f3bf 8f6f 	isb	sy
}
 800d0f6:	bf00      	nop

      __DSB();
      __ISB();
    }
  #endif
}
 800d0f8:	bf00      	nop

/* USER CODE END HAL ETH RxLinkCallback */
}
 800d0fa:	bf00      	nop
 800d0fc:	3734      	adds	r7, #52	@ 0x34
 800d0fe:	46bd      	mov	sp, r7
 800d100:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d104:	4770      	bx	lr
 800d106:	bf00      	nop
 800d108:	e000ed00 	.word	0xe000ed00

0800d10c <HAL_ETH_TxFreeCallback>:

void HAL_ETH_TxFreeCallback(uint32_t * buff)
{
 800d10c:	b580      	push	{r7, lr}
 800d10e:	b082      	sub	sp, #8
 800d110:	af00      	add	r7, sp, #0
 800d112:	6078      	str	r0, [r7, #4]
/* USER CODE BEGIN HAL ETH TxFreeCallback */

  pbuf_free((struct pbuf *)buff);
 800d114:	6878      	ldr	r0, [r7, #4]
 800d116:	f007 fec5 	bl	8014ea4 <pbuf_free>

/* USER CODE END HAL ETH TxFreeCallback */
}
 800d11a:	bf00      	nop
 800d11c:	3708      	adds	r7, #8
 800d11e:	46bd      	mov	sp, r7
 800d120:	bd80      	pop	{r7, pc}
	...

0800d124 <__NVIC_SetPriority>:
{
 800d124:	b480      	push	{r7}
 800d126:	b083      	sub	sp, #12
 800d128:	af00      	add	r7, sp, #0
 800d12a:	4603      	mov	r3, r0
 800d12c:	6039      	str	r1, [r7, #0]
 800d12e:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 800d130:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800d134:	2b00      	cmp	r3, #0
 800d136:	db0a      	blt.n	800d14e <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800d138:	683b      	ldr	r3, [r7, #0]
 800d13a:	b2da      	uxtb	r2, r3
 800d13c:	490c      	ldr	r1, [pc, #48]	@ (800d170 <__NVIC_SetPriority+0x4c>)
 800d13e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800d142:	0112      	lsls	r2, r2, #4
 800d144:	b2d2      	uxtb	r2, r2
 800d146:	440b      	add	r3, r1
 800d148:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 800d14c:	e00a      	b.n	800d164 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800d14e:	683b      	ldr	r3, [r7, #0]
 800d150:	b2da      	uxtb	r2, r3
 800d152:	4908      	ldr	r1, [pc, #32]	@ (800d174 <__NVIC_SetPriority+0x50>)
 800d154:	88fb      	ldrh	r3, [r7, #6]
 800d156:	f003 030f 	and.w	r3, r3, #15
 800d15a:	3b04      	subs	r3, #4
 800d15c:	0112      	lsls	r2, r2, #4
 800d15e:	b2d2      	uxtb	r2, r2
 800d160:	440b      	add	r3, r1
 800d162:	761a      	strb	r2, [r3, #24]
}
 800d164:	bf00      	nop
 800d166:	370c      	adds	r7, #12
 800d168:	46bd      	mov	sp, r7
 800d16a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d16e:	4770      	bx	lr
 800d170:	e000e100 	.word	0xe000e100
 800d174:	e000ed00 	.word	0xe000ed00

0800d178 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 800d178:	b580      	push	{r7, lr}
 800d17a:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 800d17c:	4b05      	ldr	r3, [pc, #20]	@ (800d194 <SysTick_Handler+0x1c>)
 800d17e:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 800d180:	f002 fd8c 	bl	800fc9c <xTaskGetSchedulerState>
 800d184:	4603      	mov	r3, r0
 800d186:	2b01      	cmp	r3, #1
 800d188:	d001      	beq.n	800d18e <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 800d18a:	f003 fc85 	bl	8010a98 <xPortSysTickHandler>
  }
}
 800d18e:	bf00      	nop
 800d190:	bd80      	pop	{r7, pc}
 800d192:	bf00      	nop
 800d194:	e000e010 	.word	0xe000e010

0800d198 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 800d198:	b580      	push	{r7, lr}
 800d19a:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 800d19c:	2100      	movs	r1, #0
 800d19e:	f06f 0004 	mvn.w	r0, #4
 800d1a2:	f7ff ffbf 	bl	800d124 <__NVIC_SetPriority>
#endif
}
 800d1a6:	bf00      	nop
 800d1a8:	bd80      	pop	{r7, pc}
	...

0800d1ac <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 800d1ac:	b480      	push	{r7}
 800d1ae:	b083      	sub	sp, #12
 800d1b0:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800d1b2:	f3ef 8305 	mrs	r3, IPSR
 800d1b6:	603b      	str	r3, [r7, #0]
  return(result);
 800d1b8:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800d1ba:	2b00      	cmp	r3, #0
 800d1bc:	d003      	beq.n	800d1c6 <osKernelInitialize+0x1a>
    stat = osErrorISR;
 800d1be:	f06f 0305 	mvn.w	r3, #5
 800d1c2:	607b      	str	r3, [r7, #4]
 800d1c4:	e00c      	b.n	800d1e0 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 800d1c6:	4b0a      	ldr	r3, [pc, #40]	@ (800d1f0 <osKernelInitialize+0x44>)
 800d1c8:	681b      	ldr	r3, [r3, #0]
 800d1ca:	2b00      	cmp	r3, #0
 800d1cc:	d105      	bne.n	800d1da <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 800d1ce:	4b08      	ldr	r3, [pc, #32]	@ (800d1f0 <osKernelInitialize+0x44>)
 800d1d0:	2201      	movs	r2, #1
 800d1d2:	601a      	str	r2, [r3, #0]
      stat = osOK;
 800d1d4:	2300      	movs	r3, #0
 800d1d6:	607b      	str	r3, [r7, #4]
 800d1d8:	e002      	b.n	800d1e0 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 800d1da:	f04f 33ff 	mov.w	r3, #4294967295
 800d1de:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 800d1e0:	687b      	ldr	r3, [r7, #4]
}
 800d1e2:	4618      	mov	r0, r3
 800d1e4:	370c      	adds	r7, #12
 800d1e6:	46bd      	mov	sp, r7
 800d1e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d1ec:	4770      	bx	lr
 800d1ee:	bf00      	nop
 800d1f0:	2400099c 	.word	0x2400099c

0800d1f4 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 800d1f4:	b580      	push	{r7, lr}
 800d1f6:	b082      	sub	sp, #8
 800d1f8:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800d1fa:	f3ef 8305 	mrs	r3, IPSR
 800d1fe:	603b      	str	r3, [r7, #0]
  return(result);
 800d200:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800d202:	2b00      	cmp	r3, #0
 800d204:	d003      	beq.n	800d20e <osKernelStart+0x1a>
    stat = osErrorISR;
 800d206:	f06f 0305 	mvn.w	r3, #5
 800d20a:	607b      	str	r3, [r7, #4]
 800d20c:	e010      	b.n	800d230 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 800d20e:	4b0b      	ldr	r3, [pc, #44]	@ (800d23c <osKernelStart+0x48>)
 800d210:	681b      	ldr	r3, [r3, #0]
 800d212:	2b01      	cmp	r3, #1
 800d214:	d109      	bne.n	800d22a <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 800d216:	f7ff ffbf 	bl	800d198 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 800d21a:	4b08      	ldr	r3, [pc, #32]	@ (800d23c <osKernelStart+0x48>)
 800d21c:	2202      	movs	r2, #2
 800d21e:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 800d220:	f002 f8b6 	bl	800f390 <vTaskStartScheduler>
      stat = osOK;
 800d224:	2300      	movs	r3, #0
 800d226:	607b      	str	r3, [r7, #4]
 800d228:	e002      	b.n	800d230 <osKernelStart+0x3c>
    } else {
      stat = osError;
 800d22a:	f04f 33ff 	mov.w	r3, #4294967295
 800d22e:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 800d230:	687b      	ldr	r3, [r7, #4]
}
 800d232:	4618      	mov	r0, r3
 800d234:	3708      	adds	r7, #8
 800d236:	46bd      	mov	sp, r7
 800d238:	bd80      	pop	{r7, pc}
 800d23a:	bf00      	nop
 800d23c:	2400099c 	.word	0x2400099c

0800d240 <osKernelGetTickCount>:
  }

  return (lock);
}

uint32_t osKernelGetTickCount (void) {
 800d240:	b580      	push	{r7, lr}
 800d242:	b082      	sub	sp, #8
 800d244:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800d246:	f3ef 8305 	mrs	r3, IPSR
 800d24a:	603b      	str	r3, [r7, #0]
  return(result);
 800d24c:	683b      	ldr	r3, [r7, #0]
  TickType_t ticks;

  if (IS_IRQ()) {
 800d24e:	2b00      	cmp	r3, #0
 800d250:	d003      	beq.n	800d25a <osKernelGetTickCount+0x1a>
    ticks = xTaskGetTickCountFromISR();
 800d252:	f002 f9c9 	bl	800f5e8 <xTaskGetTickCountFromISR>
 800d256:	6078      	str	r0, [r7, #4]
 800d258:	e002      	b.n	800d260 <osKernelGetTickCount+0x20>
  } else {
    ticks = xTaskGetTickCount();
 800d25a:	f002 f9b5 	bl	800f5c8 <xTaskGetTickCount>
 800d25e:	6078      	str	r0, [r7, #4]
  }

  return (ticks);
 800d260:	687b      	ldr	r3, [r7, #4]
}
 800d262:	4618      	mov	r0, r3
 800d264:	3708      	adds	r7, #8
 800d266:	46bd      	mov	sp, r7
 800d268:	bd80      	pop	{r7, pc}

0800d26a <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 800d26a:	b580      	push	{r7, lr}
 800d26c:	b08e      	sub	sp, #56	@ 0x38
 800d26e:	af04      	add	r7, sp, #16
 800d270:	60f8      	str	r0, [r7, #12]
 800d272:	60b9      	str	r1, [r7, #8]
 800d274:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 800d276:	2300      	movs	r3, #0
 800d278:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800d27a:	f3ef 8305 	mrs	r3, IPSR
 800d27e:	617b      	str	r3, [r7, #20]
  return(result);
 800d280:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 800d282:	2b00      	cmp	r3, #0
 800d284:	d17e      	bne.n	800d384 <osThreadNew+0x11a>
 800d286:	68fb      	ldr	r3, [r7, #12]
 800d288:	2b00      	cmp	r3, #0
 800d28a:	d07b      	beq.n	800d384 <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 800d28c:	2380      	movs	r3, #128	@ 0x80
 800d28e:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 800d290:	2318      	movs	r3, #24
 800d292:	61fb      	str	r3, [r7, #28]

    name = NULL;
 800d294:	2300      	movs	r3, #0
 800d296:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 800d298:	f04f 33ff 	mov.w	r3, #4294967295
 800d29c:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 800d29e:	687b      	ldr	r3, [r7, #4]
 800d2a0:	2b00      	cmp	r3, #0
 800d2a2:	d045      	beq.n	800d330 <osThreadNew+0xc6>
      if (attr->name != NULL) {
 800d2a4:	687b      	ldr	r3, [r7, #4]
 800d2a6:	681b      	ldr	r3, [r3, #0]
 800d2a8:	2b00      	cmp	r3, #0
 800d2aa:	d002      	beq.n	800d2b2 <osThreadNew+0x48>
        name = attr->name;
 800d2ac:	687b      	ldr	r3, [r7, #4]
 800d2ae:	681b      	ldr	r3, [r3, #0]
 800d2b0:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 800d2b2:	687b      	ldr	r3, [r7, #4]
 800d2b4:	699b      	ldr	r3, [r3, #24]
 800d2b6:	2b00      	cmp	r3, #0
 800d2b8:	d002      	beq.n	800d2c0 <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 800d2ba:	687b      	ldr	r3, [r7, #4]
 800d2bc:	699b      	ldr	r3, [r3, #24]
 800d2be:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 800d2c0:	69fb      	ldr	r3, [r7, #28]
 800d2c2:	2b00      	cmp	r3, #0
 800d2c4:	d008      	beq.n	800d2d8 <osThreadNew+0x6e>
 800d2c6:	69fb      	ldr	r3, [r7, #28]
 800d2c8:	2b38      	cmp	r3, #56	@ 0x38
 800d2ca:	d805      	bhi.n	800d2d8 <osThreadNew+0x6e>
 800d2cc:	687b      	ldr	r3, [r7, #4]
 800d2ce:	685b      	ldr	r3, [r3, #4]
 800d2d0:	f003 0301 	and.w	r3, r3, #1
 800d2d4:	2b00      	cmp	r3, #0
 800d2d6:	d001      	beq.n	800d2dc <osThreadNew+0x72>
        return (NULL);
 800d2d8:	2300      	movs	r3, #0
 800d2da:	e054      	b.n	800d386 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 800d2dc:	687b      	ldr	r3, [r7, #4]
 800d2de:	695b      	ldr	r3, [r3, #20]
 800d2e0:	2b00      	cmp	r3, #0
 800d2e2:	d003      	beq.n	800d2ec <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 800d2e4:	687b      	ldr	r3, [r7, #4]
 800d2e6:	695b      	ldr	r3, [r3, #20]
 800d2e8:	089b      	lsrs	r3, r3, #2
 800d2ea:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800d2ec:	687b      	ldr	r3, [r7, #4]
 800d2ee:	689b      	ldr	r3, [r3, #8]
 800d2f0:	2b00      	cmp	r3, #0
 800d2f2:	d00e      	beq.n	800d312 <osThreadNew+0xa8>
 800d2f4:	687b      	ldr	r3, [r7, #4]
 800d2f6:	68db      	ldr	r3, [r3, #12]
 800d2f8:	2ba7      	cmp	r3, #167	@ 0xa7
 800d2fa:	d90a      	bls.n	800d312 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800d2fc:	687b      	ldr	r3, [r7, #4]
 800d2fe:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800d300:	2b00      	cmp	r3, #0
 800d302:	d006      	beq.n	800d312 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800d304:	687b      	ldr	r3, [r7, #4]
 800d306:	695b      	ldr	r3, [r3, #20]
 800d308:	2b00      	cmp	r3, #0
 800d30a:	d002      	beq.n	800d312 <osThreadNew+0xa8>
        mem = 1;
 800d30c:	2301      	movs	r3, #1
 800d30e:	61bb      	str	r3, [r7, #24]
 800d310:	e010      	b.n	800d334 <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 800d312:	687b      	ldr	r3, [r7, #4]
 800d314:	689b      	ldr	r3, [r3, #8]
 800d316:	2b00      	cmp	r3, #0
 800d318:	d10c      	bne.n	800d334 <osThreadNew+0xca>
 800d31a:	687b      	ldr	r3, [r7, #4]
 800d31c:	68db      	ldr	r3, [r3, #12]
 800d31e:	2b00      	cmp	r3, #0
 800d320:	d108      	bne.n	800d334 <osThreadNew+0xca>
 800d322:	687b      	ldr	r3, [r7, #4]
 800d324:	691b      	ldr	r3, [r3, #16]
 800d326:	2b00      	cmp	r3, #0
 800d328:	d104      	bne.n	800d334 <osThreadNew+0xca>
          mem = 0;
 800d32a:	2300      	movs	r3, #0
 800d32c:	61bb      	str	r3, [r7, #24]
 800d32e:	e001      	b.n	800d334 <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 800d330:	2300      	movs	r3, #0
 800d332:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 800d334:	69bb      	ldr	r3, [r7, #24]
 800d336:	2b01      	cmp	r3, #1
 800d338:	d110      	bne.n	800d35c <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800d33a:	687b      	ldr	r3, [r7, #4]
 800d33c:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 800d33e:	687a      	ldr	r2, [r7, #4]
 800d340:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800d342:	9202      	str	r2, [sp, #8]
 800d344:	9301      	str	r3, [sp, #4]
 800d346:	69fb      	ldr	r3, [r7, #28]
 800d348:	9300      	str	r3, [sp, #0]
 800d34a:	68bb      	ldr	r3, [r7, #8]
 800d34c:	6a3a      	ldr	r2, [r7, #32]
 800d34e:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800d350:	68f8      	ldr	r0, [r7, #12]
 800d352:	f001 fe29 	bl	800efa8 <xTaskCreateStatic>
 800d356:	4603      	mov	r3, r0
 800d358:	613b      	str	r3, [r7, #16]
 800d35a:	e013      	b.n	800d384 <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 800d35c:	69bb      	ldr	r3, [r7, #24]
 800d35e:	2b00      	cmp	r3, #0
 800d360:	d110      	bne.n	800d384 <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 800d362:	6a3b      	ldr	r3, [r7, #32]
 800d364:	b29a      	uxth	r2, r3
 800d366:	f107 0310 	add.w	r3, r7, #16
 800d36a:	9301      	str	r3, [sp, #4]
 800d36c:	69fb      	ldr	r3, [r7, #28]
 800d36e:	9300      	str	r3, [sp, #0]
 800d370:	68bb      	ldr	r3, [r7, #8]
 800d372:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800d374:	68f8      	ldr	r0, [r7, #12]
 800d376:	f001 fe77 	bl	800f068 <xTaskCreate>
 800d37a:	4603      	mov	r3, r0
 800d37c:	2b01      	cmp	r3, #1
 800d37e:	d001      	beq.n	800d384 <osThreadNew+0x11a>
            hTask = NULL;
 800d380:	2300      	movs	r3, #0
 800d382:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 800d384:	693b      	ldr	r3, [r7, #16]
}
 800d386:	4618      	mov	r0, r3
 800d388:	3728      	adds	r7, #40	@ 0x28
 800d38a:	46bd      	mov	sp, r7
 800d38c:	bd80      	pop	{r7, pc}
	...

0800d390 <osThreadYield>:
  }

  return (prio);
}

osStatus_t osThreadYield (void) {
 800d390:	b480      	push	{r7}
 800d392:	b083      	sub	sp, #12
 800d394:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800d396:	f3ef 8305 	mrs	r3, IPSR
 800d39a:	603b      	str	r3, [r7, #0]
  return(result);
 800d39c:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800d39e:	2b00      	cmp	r3, #0
 800d3a0:	d003      	beq.n	800d3aa <osThreadYield+0x1a>
    stat = osErrorISR;
 800d3a2:	f06f 0305 	mvn.w	r3, #5
 800d3a6:	607b      	str	r3, [r7, #4]
 800d3a8:	e009      	b.n	800d3be <osThreadYield+0x2e>
  } else {
    stat = osOK;
 800d3aa:	2300      	movs	r3, #0
 800d3ac:	607b      	str	r3, [r7, #4]
    taskYIELD();
 800d3ae:	4b07      	ldr	r3, [pc, #28]	@ (800d3cc <osThreadYield+0x3c>)
 800d3b0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800d3b4:	601a      	str	r2, [r3, #0]
 800d3b6:	f3bf 8f4f 	dsb	sy
 800d3ba:	f3bf 8f6f 	isb	sy
  }

  return (stat);
 800d3be:	687b      	ldr	r3, [r7, #4]
}
 800d3c0:	4618      	mov	r0, r3
 800d3c2:	370c      	adds	r7, #12
 800d3c4:	46bd      	mov	sp, r7
 800d3c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d3ca:	4770      	bx	lr
 800d3cc:	e000ed04 	.word	0xe000ed04

0800d3d0 <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 800d3d0:	b580      	push	{r7, lr}
 800d3d2:	b084      	sub	sp, #16
 800d3d4:	af00      	add	r7, sp, #0
 800d3d6:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800d3d8:	f3ef 8305 	mrs	r3, IPSR
 800d3dc:	60bb      	str	r3, [r7, #8]
  return(result);
 800d3de:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 800d3e0:	2b00      	cmp	r3, #0
 800d3e2:	d003      	beq.n	800d3ec <osDelay+0x1c>
    stat = osErrorISR;
 800d3e4:	f06f 0305 	mvn.w	r3, #5
 800d3e8:	60fb      	str	r3, [r7, #12]
 800d3ea:	e007      	b.n	800d3fc <osDelay+0x2c>
  }
  else {
    stat = osOK;
 800d3ec:	2300      	movs	r3, #0
 800d3ee:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 800d3f0:	687b      	ldr	r3, [r7, #4]
 800d3f2:	2b00      	cmp	r3, #0
 800d3f4:	d002      	beq.n	800d3fc <osDelay+0x2c>
      vTaskDelay(ticks);
 800d3f6:	6878      	ldr	r0, [r7, #4]
 800d3f8:	f001 ff94 	bl	800f324 <vTaskDelay>
    }
  }

  return (stat);
 800d3fc:	68fb      	ldr	r3, [r7, #12]
}
 800d3fe:	4618      	mov	r0, r3
 800d400:	3710      	adds	r7, #16
 800d402:	46bd      	mov	sp, r7
 800d404:	bd80      	pop	{r7, pc}

0800d406 <osMutexNew>:
}

/*---------------------------------------------------------------------------*/
#if (configUSE_OS2_MUTEX == 1)

osMutexId_t osMutexNew (const osMutexAttr_t *attr) {
 800d406:	b580      	push	{r7, lr}
 800d408:	b088      	sub	sp, #32
 800d40a:	af00      	add	r7, sp, #0
 800d40c:	6078      	str	r0, [r7, #4]
  int32_t  mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hMutex = NULL;
 800d40e:	2300      	movs	r3, #0
 800d410:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800d412:	f3ef 8305 	mrs	r3, IPSR
 800d416:	60bb      	str	r3, [r7, #8]
  return(result);
 800d418:	68bb      	ldr	r3, [r7, #8]

  if (!IS_IRQ()) {
 800d41a:	2b00      	cmp	r3, #0
 800d41c:	d174      	bne.n	800d508 <osMutexNew+0x102>
    if (attr != NULL) {
 800d41e:	687b      	ldr	r3, [r7, #4]
 800d420:	2b00      	cmp	r3, #0
 800d422:	d003      	beq.n	800d42c <osMutexNew+0x26>
      type = attr->attr_bits;
 800d424:	687b      	ldr	r3, [r7, #4]
 800d426:	685b      	ldr	r3, [r3, #4]
 800d428:	61bb      	str	r3, [r7, #24]
 800d42a:	e001      	b.n	800d430 <osMutexNew+0x2a>
    } else {
      type = 0U;
 800d42c:	2300      	movs	r3, #0
 800d42e:	61bb      	str	r3, [r7, #24]
    }

    if ((type & osMutexRecursive) == osMutexRecursive) {
 800d430:	69bb      	ldr	r3, [r7, #24]
 800d432:	f003 0301 	and.w	r3, r3, #1
 800d436:	2b00      	cmp	r3, #0
 800d438:	d002      	beq.n	800d440 <osMutexNew+0x3a>
      rmtx = 1U;
 800d43a:	2301      	movs	r3, #1
 800d43c:	617b      	str	r3, [r7, #20]
 800d43e:	e001      	b.n	800d444 <osMutexNew+0x3e>
    } else {
      rmtx = 0U;
 800d440:	2300      	movs	r3, #0
 800d442:	617b      	str	r3, [r7, #20]
    }

    if ((type & osMutexRobust) != osMutexRobust) {
 800d444:	69bb      	ldr	r3, [r7, #24]
 800d446:	f003 0308 	and.w	r3, r3, #8
 800d44a:	2b00      	cmp	r3, #0
 800d44c:	d15c      	bne.n	800d508 <osMutexNew+0x102>
      mem = -1;
 800d44e:	f04f 33ff 	mov.w	r3, #4294967295
 800d452:	613b      	str	r3, [r7, #16]

      if (attr != NULL) {
 800d454:	687b      	ldr	r3, [r7, #4]
 800d456:	2b00      	cmp	r3, #0
 800d458:	d015      	beq.n	800d486 <osMutexNew+0x80>
        if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticSemaphore_t))) {
 800d45a:	687b      	ldr	r3, [r7, #4]
 800d45c:	689b      	ldr	r3, [r3, #8]
 800d45e:	2b00      	cmp	r3, #0
 800d460:	d006      	beq.n	800d470 <osMutexNew+0x6a>
 800d462:	687b      	ldr	r3, [r7, #4]
 800d464:	68db      	ldr	r3, [r3, #12]
 800d466:	2b4f      	cmp	r3, #79	@ 0x4f
 800d468:	d902      	bls.n	800d470 <osMutexNew+0x6a>
          mem = 1;
 800d46a:	2301      	movs	r3, #1
 800d46c:	613b      	str	r3, [r7, #16]
 800d46e:	e00c      	b.n	800d48a <osMutexNew+0x84>
        }
        else {
          if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 800d470:	687b      	ldr	r3, [r7, #4]
 800d472:	689b      	ldr	r3, [r3, #8]
 800d474:	2b00      	cmp	r3, #0
 800d476:	d108      	bne.n	800d48a <osMutexNew+0x84>
 800d478:	687b      	ldr	r3, [r7, #4]
 800d47a:	68db      	ldr	r3, [r3, #12]
 800d47c:	2b00      	cmp	r3, #0
 800d47e:	d104      	bne.n	800d48a <osMutexNew+0x84>
            mem = 0;
 800d480:	2300      	movs	r3, #0
 800d482:	613b      	str	r3, [r7, #16]
 800d484:	e001      	b.n	800d48a <osMutexNew+0x84>
          }
        }
      }
      else {
        mem = 0;
 800d486:	2300      	movs	r3, #0
 800d488:	613b      	str	r3, [r7, #16]
      }

      if (mem == 1) {
 800d48a:	693b      	ldr	r3, [r7, #16]
 800d48c:	2b01      	cmp	r3, #1
 800d48e:	d112      	bne.n	800d4b6 <osMutexNew+0xb0>
        #if (configSUPPORT_STATIC_ALLOCATION == 1)
          if (rmtx != 0U) {
 800d490:	697b      	ldr	r3, [r7, #20]
 800d492:	2b00      	cmp	r3, #0
 800d494:	d007      	beq.n	800d4a6 <osMutexNew+0xa0>
            #if (configUSE_RECURSIVE_MUTEXES == 1)
            hMutex = xSemaphoreCreateRecursiveMutexStatic (attr->cb_mem);
 800d496:	687b      	ldr	r3, [r7, #4]
 800d498:	689b      	ldr	r3, [r3, #8]
 800d49a:	4619      	mov	r1, r3
 800d49c:	2004      	movs	r0, #4
 800d49e:	f000 fdd8 	bl	800e052 <xQueueCreateMutexStatic>
 800d4a2:	61f8      	str	r0, [r7, #28]
 800d4a4:	e016      	b.n	800d4d4 <osMutexNew+0xce>
            #endif
          }
          else {
            hMutex = xSemaphoreCreateMutexStatic (attr->cb_mem);
 800d4a6:	687b      	ldr	r3, [r7, #4]
 800d4a8:	689b      	ldr	r3, [r3, #8]
 800d4aa:	4619      	mov	r1, r3
 800d4ac:	2001      	movs	r0, #1
 800d4ae:	f000 fdd0 	bl	800e052 <xQueueCreateMutexStatic>
 800d4b2:	61f8      	str	r0, [r7, #28]
 800d4b4:	e00e      	b.n	800d4d4 <osMutexNew+0xce>
          }
        #endif
      }
      else {
        if (mem == 0) {
 800d4b6:	693b      	ldr	r3, [r7, #16]
 800d4b8:	2b00      	cmp	r3, #0
 800d4ba:	d10b      	bne.n	800d4d4 <osMutexNew+0xce>
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            if (rmtx != 0U) {
 800d4bc:	697b      	ldr	r3, [r7, #20]
 800d4be:	2b00      	cmp	r3, #0
 800d4c0:	d004      	beq.n	800d4cc <osMutexNew+0xc6>
              #if (configUSE_RECURSIVE_MUTEXES == 1)
              hMutex = xSemaphoreCreateRecursiveMutex ();
 800d4c2:	2004      	movs	r0, #4
 800d4c4:	f000 fdad 	bl	800e022 <xQueueCreateMutex>
 800d4c8:	61f8      	str	r0, [r7, #28]
 800d4ca:	e003      	b.n	800d4d4 <osMutexNew+0xce>
              #endif
            } else {
              hMutex = xSemaphoreCreateMutex ();
 800d4cc:	2001      	movs	r0, #1
 800d4ce:	f000 fda8 	bl	800e022 <xQueueCreateMutex>
 800d4d2:	61f8      	str	r0, [r7, #28]
          #endif
        }
      }

      #if (configQUEUE_REGISTRY_SIZE > 0)
      if (hMutex != NULL) {
 800d4d4:	69fb      	ldr	r3, [r7, #28]
 800d4d6:	2b00      	cmp	r3, #0
 800d4d8:	d00c      	beq.n	800d4f4 <osMutexNew+0xee>
        if (attr != NULL) {
 800d4da:	687b      	ldr	r3, [r7, #4]
 800d4dc:	2b00      	cmp	r3, #0
 800d4de:	d003      	beq.n	800d4e8 <osMutexNew+0xe2>
          name = attr->name;
 800d4e0:	687b      	ldr	r3, [r7, #4]
 800d4e2:	681b      	ldr	r3, [r3, #0]
 800d4e4:	60fb      	str	r3, [r7, #12]
 800d4e6:	e001      	b.n	800d4ec <osMutexNew+0xe6>
        } else {
          name = NULL;
 800d4e8:	2300      	movs	r3, #0
 800d4ea:	60fb      	str	r3, [r7, #12]
        }
        vQueueAddToRegistry (hMutex, name);
 800d4ec:	68f9      	ldr	r1, [r7, #12]
 800d4ee:	69f8      	ldr	r0, [r7, #28]
 800d4f0:	f001 fcd2 	bl	800ee98 <vQueueAddToRegistry>
      }
      #endif

      if ((hMutex != NULL) && (rmtx != 0U)) {
 800d4f4:	69fb      	ldr	r3, [r7, #28]
 800d4f6:	2b00      	cmp	r3, #0
 800d4f8:	d006      	beq.n	800d508 <osMutexNew+0x102>
 800d4fa:	697b      	ldr	r3, [r7, #20]
 800d4fc:	2b00      	cmp	r3, #0
 800d4fe:	d003      	beq.n	800d508 <osMutexNew+0x102>
        hMutex = (SemaphoreHandle_t)((uint32_t)hMutex | 1U);
 800d500:	69fb      	ldr	r3, [r7, #28]
 800d502:	f043 0301 	orr.w	r3, r3, #1
 800d506:	61fb      	str	r3, [r7, #28]
      }
    }
  }

  return ((osMutexId_t)hMutex);
 800d508:	69fb      	ldr	r3, [r7, #28]
}
 800d50a:	4618      	mov	r0, r3
 800d50c:	3720      	adds	r7, #32
 800d50e:	46bd      	mov	sp, r7
 800d510:	bd80      	pop	{r7, pc}

0800d512 <osMutexAcquire>:

osStatus_t osMutexAcquire (osMutexId_t mutex_id, uint32_t timeout) {
 800d512:	b580      	push	{r7, lr}
 800d514:	b086      	sub	sp, #24
 800d516:	af00      	add	r7, sp, #0
 800d518:	6078      	str	r0, [r7, #4]
 800d51a:	6039      	str	r1, [r7, #0]
  SemaphoreHandle_t hMutex;
  osStatus_t stat;
  uint32_t rmtx;

  hMutex = (SemaphoreHandle_t)((uint32_t)mutex_id & ~1U);
 800d51c:	687b      	ldr	r3, [r7, #4]
 800d51e:	f023 0301 	bic.w	r3, r3, #1
 800d522:	613b      	str	r3, [r7, #16]

  rmtx = (uint32_t)mutex_id & 1U;
 800d524:	687b      	ldr	r3, [r7, #4]
 800d526:	f003 0301 	and.w	r3, r3, #1
 800d52a:	60fb      	str	r3, [r7, #12]

  stat = osOK;
 800d52c:	2300      	movs	r3, #0
 800d52e:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800d530:	f3ef 8305 	mrs	r3, IPSR
 800d534:	60bb      	str	r3, [r7, #8]
  return(result);
 800d536:	68bb      	ldr	r3, [r7, #8]

  if (IS_IRQ()) {
 800d538:	2b00      	cmp	r3, #0
 800d53a:	d003      	beq.n	800d544 <osMutexAcquire+0x32>
    stat = osErrorISR;
 800d53c:	f06f 0305 	mvn.w	r3, #5
 800d540:	617b      	str	r3, [r7, #20]
 800d542:	e02c      	b.n	800d59e <osMutexAcquire+0x8c>
  }
  else if (hMutex == NULL) {
 800d544:	693b      	ldr	r3, [r7, #16]
 800d546:	2b00      	cmp	r3, #0
 800d548:	d103      	bne.n	800d552 <osMutexAcquire+0x40>
    stat = osErrorParameter;
 800d54a:	f06f 0303 	mvn.w	r3, #3
 800d54e:	617b      	str	r3, [r7, #20]
 800d550:	e025      	b.n	800d59e <osMutexAcquire+0x8c>
  }
  else {
    if (rmtx != 0U) {
 800d552:	68fb      	ldr	r3, [r7, #12]
 800d554:	2b00      	cmp	r3, #0
 800d556:	d011      	beq.n	800d57c <osMutexAcquire+0x6a>
      #if (configUSE_RECURSIVE_MUTEXES == 1)
      if (xSemaphoreTakeRecursive (hMutex, timeout) != pdPASS) {
 800d558:	6839      	ldr	r1, [r7, #0]
 800d55a:	6938      	ldr	r0, [r7, #16]
 800d55c:	f000 fdc9 	bl	800e0f2 <xQueueTakeMutexRecursive>
 800d560:	4603      	mov	r3, r0
 800d562:	2b01      	cmp	r3, #1
 800d564:	d01b      	beq.n	800d59e <osMutexAcquire+0x8c>
        if (timeout != 0U) {
 800d566:	683b      	ldr	r3, [r7, #0]
 800d568:	2b00      	cmp	r3, #0
 800d56a:	d003      	beq.n	800d574 <osMutexAcquire+0x62>
          stat = osErrorTimeout;
 800d56c:	f06f 0301 	mvn.w	r3, #1
 800d570:	617b      	str	r3, [r7, #20]
 800d572:	e014      	b.n	800d59e <osMutexAcquire+0x8c>
        } else {
          stat = osErrorResource;
 800d574:	f06f 0302 	mvn.w	r3, #2
 800d578:	617b      	str	r3, [r7, #20]
 800d57a:	e010      	b.n	800d59e <osMutexAcquire+0x8c>
        }
      }
      #endif
    }
    else {
      if (xSemaphoreTake (hMutex, timeout) != pdPASS) {
 800d57c:	6839      	ldr	r1, [r7, #0]
 800d57e:	6938      	ldr	r0, [r7, #16]
 800d580:	f001 f96e 	bl	800e860 <xQueueSemaphoreTake>
 800d584:	4603      	mov	r3, r0
 800d586:	2b01      	cmp	r3, #1
 800d588:	d009      	beq.n	800d59e <osMutexAcquire+0x8c>
        if (timeout != 0U) {
 800d58a:	683b      	ldr	r3, [r7, #0]
 800d58c:	2b00      	cmp	r3, #0
 800d58e:	d003      	beq.n	800d598 <osMutexAcquire+0x86>
          stat = osErrorTimeout;
 800d590:	f06f 0301 	mvn.w	r3, #1
 800d594:	617b      	str	r3, [r7, #20]
 800d596:	e002      	b.n	800d59e <osMutexAcquire+0x8c>
        } else {
          stat = osErrorResource;
 800d598:	f06f 0302 	mvn.w	r3, #2
 800d59c:	617b      	str	r3, [r7, #20]
        }
      }
    }
  }

  return (stat);
 800d59e:	697b      	ldr	r3, [r7, #20]
}
 800d5a0:	4618      	mov	r0, r3
 800d5a2:	3718      	adds	r7, #24
 800d5a4:	46bd      	mov	sp, r7
 800d5a6:	bd80      	pop	{r7, pc}

0800d5a8 <osMutexRelease>:

osStatus_t osMutexRelease (osMutexId_t mutex_id) {
 800d5a8:	b580      	push	{r7, lr}
 800d5aa:	b086      	sub	sp, #24
 800d5ac:	af00      	add	r7, sp, #0
 800d5ae:	6078      	str	r0, [r7, #4]
  SemaphoreHandle_t hMutex;
  osStatus_t stat;
  uint32_t rmtx;

  hMutex = (SemaphoreHandle_t)((uint32_t)mutex_id & ~1U);
 800d5b0:	687b      	ldr	r3, [r7, #4]
 800d5b2:	f023 0301 	bic.w	r3, r3, #1
 800d5b6:	613b      	str	r3, [r7, #16]

  rmtx = (uint32_t)mutex_id & 1U;
 800d5b8:	687b      	ldr	r3, [r7, #4]
 800d5ba:	f003 0301 	and.w	r3, r3, #1
 800d5be:	60fb      	str	r3, [r7, #12]

  stat = osOK;
 800d5c0:	2300      	movs	r3, #0
 800d5c2:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800d5c4:	f3ef 8305 	mrs	r3, IPSR
 800d5c8:	60bb      	str	r3, [r7, #8]
  return(result);
 800d5ca:	68bb      	ldr	r3, [r7, #8]

  if (IS_IRQ()) {
 800d5cc:	2b00      	cmp	r3, #0
 800d5ce:	d003      	beq.n	800d5d8 <osMutexRelease+0x30>
    stat = osErrorISR;
 800d5d0:	f06f 0305 	mvn.w	r3, #5
 800d5d4:	617b      	str	r3, [r7, #20]
 800d5d6:	e01f      	b.n	800d618 <osMutexRelease+0x70>
  }
  else if (hMutex == NULL) {
 800d5d8:	693b      	ldr	r3, [r7, #16]
 800d5da:	2b00      	cmp	r3, #0
 800d5dc:	d103      	bne.n	800d5e6 <osMutexRelease+0x3e>
    stat = osErrorParameter;
 800d5de:	f06f 0303 	mvn.w	r3, #3
 800d5e2:	617b      	str	r3, [r7, #20]
 800d5e4:	e018      	b.n	800d618 <osMutexRelease+0x70>
  }
  else {
    if (rmtx != 0U) {
 800d5e6:	68fb      	ldr	r3, [r7, #12]
 800d5e8:	2b00      	cmp	r3, #0
 800d5ea:	d009      	beq.n	800d600 <osMutexRelease+0x58>
      #if (configUSE_RECURSIVE_MUTEXES == 1)
      if (xSemaphoreGiveRecursive (hMutex) != pdPASS) {
 800d5ec:	6938      	ldr	r0, [r7, #16]
 800d5ee:	f000 fd4b 	bl	800e088 <xQueueGiveMutexRecursive>
 800d5f2:	4603      	mov	r3, r0
 800d5f4:	2b01      	cmp	r3, #1
 800d5f6:	d00f      	beq.n	800d618 <osMutexRelease+0x70>
        stat = osErrorResource;
 800d5f8:	f06f 0302 	mvn.w	r3, #2
 800d5fc:	617b      	str	r3, [r7, #20]
 800d5fe:	e00b      	b.n	800d618 <osMutexRelease+0x70>
      }
      #endif
    }
    else {
      if (xSemaphoreGive (hMutex) != pdPASS) {
 800d600:	2300      	movs	r3, #0
 800d602:	2200      	movs	r2, #0
 800d604:	2100      	movs	r1, #0
 800d606:	6938      	ldr	r0, [r7, #16]
 800d608:	f000 fe18 	bl	800e23c <xQueueGenericSend>
 800d60c:	4603      	mov	r3, r0
 800d60e:	2b01      	cmp	r3, #1
 800d610:	d002      	beq.n	800d618 <osMutexRelease+0x70>
        stat = osErrorResource;
 800d612:	f06f 0302 	mvn.w	r3, #2
 800d616:	617b      	str	r3, [r7, #20]
      }
    }
  }

  return (stat);
 800d618:	697b      	ldr	r3, [r7, #20]
}
 800d61a:	4618      	mov	r0, r3
 800d61c:	3718      	adds	r7, #24
 800d61e:	46bd      	mov	sp, r7
 800d620:	bd80      	pop	{r7, pc}

0800d622 <osSemaphoreNew>:
}
#endif /* (configUSE_OS2_MUTEX == 1) */

/*---------------------------------------------------------------------------*/

osSemaphoreId_t osSemaphoreNew (uint32_t max_count, uint32_t initial_count, const osSemaphoreAttr_t *attr) {
 800d622:	b580      	push	{r7, lr}
 800d624:	b08a      	sub	sp, #40	@ 0x28
 800d626:	af02      	add	r7, sp, #8
 800d628:	60f8      	str	r0, [r7, #12]
 800d62a:	60b9      	str	r1, [r7, #8]
 800d62c:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hSemaphore = NULL;
 800d62e:	2300      	movs	r3, #0
 800d630:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800d632:	f3ef 8305 	mrs	r3, IPSR
 800d636:	613b      	str	r3, [r7, #16]
  return(result);
 800d638:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (max_count > 0U) && (initial_count <= max_count)) {
 800d63a:	2b00      	cmp	r3, #0
 800d63c:	d175      	bne.n	800d72a <osSemaphoreNew+0x108>
 800d63e:	68fb      	ldr	r3, [r7, #12]
 800d640:	2b00      	cmp	r3, #0
 800d642:	d072      	beq.n	800d72a <osSemaphoreNew+0x108>
 800d644:	68ba      	ldr	r2, [r7, #8]
 800d646:	68fb      	ldr	r3, [r7, #12]
 800d648:	429a      	cmp	r2, r3
 800d64a:	d86e      	bhi.n	800d72a <osSemaphoreNew+0x108>
    mem = -1;
 800d64c:	f04f 33ff 	mov.w	r3, #4294967295
 800d650:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 800d652:	687b      	ldr	r3, [r7, #4]
 800d654:	2b00      	cmp	r3, #0
 800d656:	d015      	beq.n	800d684 <osSemaphoreNew+0x62>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticSemaphore_t))) {
 800d658:	687b      	ldr	r3, [r7, #4]
 800d65a:	689b      	ldr	r3, [r3, #8]
 800d65c:	2b00      	cmp	r3, #0
 800d65e:	d006      	beq.n	800d66e <osSemaphoreNew+0x4c>
 800d660:	687b      	ldr	r3, [r7, #4]
 800d662:	68db      	ldr	r3, [r3, #12]
 800d664:	2b4f      	cmp	r3, #79	@ 0x4f
 800d666:	d902      	bls.n	800d66e <osSemaphoreNew+0x4c>
        mem = 1;
 800d668:	2301      	movs	r3, #1
 800d66a:	61bb      	str	r3, [r7, #24]
 800d66c:	e00c      	b.n	800d688 <osSemaphoreNew+0x66>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 800d66e:	687b      	ldr	r3, [r7, #4]
 800d670:	689b      	ldr	r3, [r3, #8]
 800d672:	2b00      	cmp	r3, #0
 800d674:	d108      	bne.n	800d688 <osSemaphoreNew+0x66>
 800d676:	687b      	ldr	r3, [r7, #4]
 800d678:	68db      	ldr	r3, [r3, #12]
 800d67a:	2b00      	cmp	r3, #0
 800d67c:	d104      	bne.n	800d688 <osSemaphoreNew+0x66>
          mem = 0;
 800d67e:	2300      	movs	r3, #0
 800d680:	61bb      	str	r3, [r7, #24]
 800d682:	e001      	b.n	800d688 <osSemaphoreNew+0x66>
        }
      }
    }
    else {
      mem = 0;
 800d684:	2300      	movs	r3, #0
 800d686:	61bb      	str	r3, [r7, #24]
    }

    if (mem != -1) {
 800d688:	69bb      	ldr	r3, [r7, #24]
 800d68a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d68e:	d04c      	beq.n	800d72a <osSemaphoreNew+0x108>
      if (max_count == 1U) {
 800d690:	68fb      	ldr	r3, [r7, #12]
 800d692:	2b01      	cmp	r3, #1
 800d694:	d128      	bne.n	800d6e8 <osSemaphoreNew+0xc6>
        if (mem == 1) {
 800d696:	69bb      	ldr	r3, [r7, #24]
 800d698:	2b01      	cmp	r3, #1
 800d69a:	d10a      	bne.n	800d6b2 <osSemaphoreNew+0x90>
          #if (configSUPPORT_STATIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateBinaryStatic ((StaticSemaphore_t *)attr->cb_mem);
 800d69c:	687b      	ldr	r3, [r7, #4]
 800d69e:	689b      	ldr	r3, [r3, #8]
 800d6a0:	2203      	movs	r2, #3
 800d6a2:	9200      	str	r2, [sp, #0]
 800d6a4:	2200      	movs	r2, #0
 800d6a6:	2100      	movs	r1, #0
 800d6a8:	2001      	movs	r0, #1
 800d6aa:	f000 fbc5 	bl	800de38 <xQueueGenericCreateStatic>
 800d6ae:	61f8      	str	r0, [r7, #28]
 800d6b0:	e005      	b.n	800d6be <osSemaphoreNew+0x9c>
          #endif
        }
        else {
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateBinary();
 800d6b2:	2203      	movs	r2, #3
 800d6b4:	2100      	movs	r1, #0
 800d6b6:	2001      	movs	r0, #1
 800d6b8:	f000 fc3b 	bl	800df32 <xQueueGenericCreate>
 800d6bc:	61f8      	str	r0, [r7, #28]
          #endif
        }

        if ((hSemaphore != NULL) && (initial_count != 0U)) {
 800d6be:	69fb      	ldr	r3, [r7, #28]
 800d6c0:	2b00      	cmp	r3, #0
 800d6c2:	d022      	beq.n	800d70a <osSemaphoreNew+0xe8>
 800d6c4:	68bb      	ldr	r3, [r7, #8]
 800d6c6:	2b00      	cmp	r3, #0
 800d6c8:	d01f      	beq.n	800d70a <osSemaphoreNew+0xe8>
          if (xSemaphoreGive (hSemaphore) != pdPASS) {
 800d6ca:	2300      	movs	r3, #0
 800d6cc:	2200      	movs	r2, #0
 800d6ce:	2100      	movs	r1, #0
 800d6d0:	69f8      	ldr	r0, [r7, #28]
 800d6d2:	f000 fdb3 	bl	800e23c <xQueueGenericSend>
 800d6d6:	4603      	mov	r3, r0
 800d6d8:	2b01      	cmp	r3, #1
 800d6da:	d016      	beq.n	800d70a <osSemaphoreNew+0xe8>
            vSemaphoreDelete (hSemaphore);
 800d6dc:	69f8      	ldr	r0, [r7, #28]
 800d6de:	f001 fa8f 	bl	800ec00 <vQueueDelete>
            hSemaphore = NULL;
 800d6e2:	2300      	movs	r3, #0
 800d6e4:	61fb      	str	r3, [r7, #28]
 800d6e6:	e010      	b.n	800d70a <osSemaphoreNew+0xe8>
          }
        }
      }
      else {
        if (mem == 1) {
 800d6e8:	69bb      	ldr	r3, [r7, #24]
 800d6ea:	2b01      	cmp	r3, #1
 800d6ec:	d108      	bne.n	800d700 <osSemaphoreNew+0xde>
          #if (configSUPPORT_STATIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateCountingStatic (max_count, initial_count, (StaticSemaphore_t *)attr->cb_mem);
 800d6ee:	687b      	ldr	r3, [r7, #4]
 800d6f0:	689b      	ldr	r3, [r3, #8]
 800d6f2:	461a      	mov	r2, r3
 800d6f4:	68b9      	ldr	r1, [r7, #8]
 800d6f6:	68f8      	ldr	r0, [r7, #12]
 800d6f8:	f000 fd32 	bl	800e160 <xQueueCreateCountingSemaphoreStatic>
 800d6fc:	61f8      	str	r0, [r7, #28]
 800d6fe:	e004      	b.n	800d70a <osSemaphoreNew+0xe8>
          #endif
        }
        else {
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateCounting (max_count, initial_count);
 800d700:	68b9      	ldr	r1, [r7, #8]
 800d702:	68f8      	ldr	r0, [r7, #12]
 800d704:	f000 fd65 	bl	800e1d2 <xQueueCreateCountingSemaphore>
 800d708:	61f8      	str	r0, [r7, #28]
          #endif
        }
      }
      
      #if (configQUEUE_REGISTRY_SIZE > 0)
      if (hSemaphore != NULL) {
 800d70a:	69fb      	ldr	r3, [r7, #28]
 800d70c:	2b00      	cmp	r3, #0
 800d70e:	d00c      	beq.n	800d72a <osSemaphoreNew+0x108>
        if (attr != NULL) {
 800d710:	687b      	ldr	r3, [r7, #4]
 800d712:	2b00      	cmp	r3, #0
 800d714:	d003      	beq.n	800d71e <osSemaphoreNew+0xfc>
          name = attr->name;
 800d716:	687b      	ldr	r3, [r7, #4]
 800d718:	681b      	ldr	r3, [r3, #0]
 800d71a:	617b      	str	r3, [r7, #20]
 800d71c:	e001      	b.n	800d722 <osSemaphoreNew+0x100>
        } else {
          name = NULL;
 800d71e:	2300      	movs	r3, #0
 800d720:	617b      	str	r3, [r7, #20]
        }
        vQueueAddToRegistry (hSemaphore, name);
 800d722:	6979      	ldr	r1, [r7, #20]
 800d724:	69f8      	ldr	r0, [r7, #28]
 800d726:	f001 fbb7 	bl	800ee98 <vQueueAddToRegistry>
      }
      #endif
    }
  }

  return ((osSemaphoreId_t)hSemaphore);
 800d72a:	69fb      	ldr	r3, [r7, #28]
}
 800d72c:	4618      	mov	r0, r3
 800d72e:	3720      	adds	r7, #32
 800d730:	46bd      	mov	sp, r7
 800d732:	bd80      	pop	{r7, pc}

0800d734 <osSemaphoreAcquire>:

osStatus_t osSemaphoreAcquire (osSemaphoreId_t semaphore_id, uint32_t timeout) {
 800d734:	b580      	push	{r7, lr}
 800d736:	b086      	sub	sp, #24
 800d738:	af00      	add	r7, sp, #0
 800d73a:	6078      	str	r0, [r7, #4]
 800d73c:	6039      	str	r1, [r7, #0]
  SemaphoreHandle_t hSemaphore = (SemaphoreHandle_t)semaphore_id;
 800d73e:	687b      	ldr	r3, [r7, #4]
 800d740:	613b      	str	r3, [r7, #16]
  osStatus_t stat;
  BaseType_t yield;

  stat = osOK;
 800d742:	2300      	movs	r3, #0
 800d744:	617b      	str	r3, [r7, #20]

  if (hSemaphore == NULL) {
 800d746:	693b      	ldr	r3, [r7, #16]
 800d748:	2b00      	cmp	r3, #0
 800d74a:	d103      	bne.n	800d754 <osSemaphoreAcquire+0x20>
    stat = osErrorParameter;
 800d74c:	f06f 0303 	mvn.w	r3, #3
 800d750:	617b      	str	r3, [r7, #20]
 800d752:	e039      	b.n	800d7c8 <osSemaphoreAcquire+0x94>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800d754:	f3ef 8305 	mrs	r3, IPSR
 800d758:	60fb      	str	r3, [r7, #12]
  return(result);
 800d75a:	68fb      	ldr	r3, [r7, #12]
  }
  else if (IS_IRQ()) {
 800d75c:	2b00      	cmp	r3, #0
 800d75e:	d022      	beq.n	800d7a6 <osSemaphoreAcquire+0x72>
    if (timeout != 0U) {
 800d760:	683b      	ldr	r3, [r7, #0]
 800d762:	2b00      	cmp	r3, #0
 800d764:	d003      	beq.n	800d76e <osSemaphoreAcquire+0x3a>
      stat = osErrorParameter;
 800d766:	f06f 0303 	mvn.w	r3, #3
 800d76a:	617b      	str	r3, [r7, #20]
 800d76c:	e02c      	b.n	800d7c8 <osSemaphoreAcquire+0x94>
    }
    else {
      yield = pdFALSE;
 800d76e:	2300      	movs	r3, #0
 800d770:	60bb      	str	r3, [r7, #8]

      if (xSemaphoreTakeFromISR (hSemaphore, &yield) != pdPASS) {
 800d772:	f107 0308 	add.w	r3, r7, #8
 800d776:	461a      	mov	r2, r3
 800d778:	2100      	movs	r1, #0
 800d77a:	6938      	ldr	r0, [r7, #16]
 800d77c:	f001 f980 	bl	800ea80 <xQueueReceiveFromISR>
 800d780:	4603      	mov	r3, r0
 800d782:	2b01      	cmp	r3, #1
 800d784:	d003      	beq.n	800d78e <osSemaphoreAcquire+0x5a>
        stat = osErrorResource;
 800d786:	f06f 0302 	mvn.w	r3, #2
 800d78a:	617b      	str	r3, [r7, #20]
 800d78c:	e01c      	b.n	800d7c8 <osSemaphoreAcquire+0x94>
      } else {
        portYIELD_FROM_ISR (yield);
 800d78e:	68bb      	ldr	r3, [r7, #8]
 800d790:	2b00      	cmp	r3, #0
 800d792:	d019      	beq.n	800d7c8 <osSemaphoreAcquire+0x94>
 800d794:	4b0f      	ldr	r3, [pc, #60]	@ (800d7d4 <osSemaphoreAcquire+0xa0>)
 800d796:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800d79a:	601a      	str	r2, [r3, #0]
 800d79c:	f3bf 8f4f 	dsb	sy
 800d7a0:	f3bf 8f6f 	isb	sy
 800d7a4:	e010      	b.n	800d7c8 <osSemaphoreAcquire+0x94>
      }
    }
  }
  else {
    if (xSemaphoreTake (hSemaphore, (TickType_t)timeout) != pdPASS) {
 800d7a6:	6839      	ldr	r1, [r7, #0]
 800d7a8:	6938      	ldr	r0, [r7, #16]
 800d7aa:	f001 f859 	bl	800e860 <xQueueSemaphoreTake>
 800d7ae:	4603      	mov	r3, r0
 800d7b0:	2b01      	cmp	r3, #1
 800d7b2:	d009      	beq.n	800d7c8 <osSemaphoreAcquire+0x94>
      if (timeout != 0U) {
 800d7b4:	683b      	ldr	r3, [r7, #0]
 800d7b6:	2b00      	cmp	r3, #0
 800d7b8:	d003      	beq.n	800d7c2 <osSemaphoreAcquire+0x8e>
        stat = osErrorTimeout;
 800d7ba:	f06f 0301 	mvn.w	r3, #1
 800d7be:	617b      	str	r3, [r7, #20]
 800d7c0:	e002      	b.n	800d7c8 <osSemaphoreAcquire+0x94>
      } else {
        stat = osErrorResource;
 800d7c2:	f06f 0302 	mvn.w	r3, #2
 800d7c6:	617b      	str	r3, [r7, #20]
      }
    }
  }

  return (stat);
 800d7c8:	697b      	ldr	r3, [r7, #20]
}
 800d7ca:	4618      	mov	r0, r3
 800d7cc:	3718      	adds	r7, #24
 800d7ce:	46bd      	mov	sp, r7
 800d7d0:	bd80      	pop	{r7, pc}
 800d7d2:	bf00      	nop
 800d7d4:	e000ed04 	.word	0xe000ed04

0800d7d8 <osSemaphoreRelease>:

osStatus_t osSemaphoreRelease (osSemaphoreId_t semaphore_id) {
 800d7d8:	b580      	push	{r7, lr}
 800d7da:	b086      	sub	sp, #24
 800d7dc:	af00      	add	r7, sp, #0
 800d7de:	6078      	str	r0, [r7, #4]
  SemaphoreHandle_t hSemaphore = (SemaphoreHandle_t)semaphore_id;
 800d7e0:	687b      	ldr	r3, [r7, #4]
 800d7e2:	613b      	str	r3, [r7, #16]
  osStatus_t stat;
  BaseType_t yield;

  stat = osOK;
 800d7e4:	2300      	movs	r3, #0
 800d7e6:	617b      	str	r3, [r7, #20]

  if (hSemaphore == NULL) {
 800d7e8:	693b      	ldr	r3, [r7, #16]
 800d7ea:	2b00      	cmp	r3, #0
 800d7ec:	d103      	bne.n	800d7f6 <osSemaphoreRelease+0x1e>
    stat = osErrorParameter;
 800d7ee:	f06f 0303 	mvn.w	r3, #3
 800d7f2:	617b      	str	r3, [r7, #20]
 800d7f4:	e02c      	b.n	800d850 <osSemaphoreRelease+0x78>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800d7f6:	f3ef 8305 	mrs	r3, IPSR
 800d7fa:	60fb      	str	r3, [r7, #12]
  return(result);
 800d7fc:	68fb      	ldr	r3, [r7, #12]
  }
  else if (IS_IRQ()) {
 800d7fe:	2b00      	cmp	r3, #0
 800d800:	d01a      	beq.n	800d838 <osSemaphoreRelease+0x60>
    yield = pdFALSE;
 800d802:	2300      	movs	r3, #0
 800d804:	60bb      	str	r3, [r7, #8]

    if (xSemaphoreGiveFromISR (hSemaphore, &yield) != pdTRUE) {
 800d806:	f107 0308 	add.w	r3, r7, #8
 800d80a:	4619      	mov	r1, r3
 800d80c:	6938      	ldr	r0, [r7, #16]
 800d80e:	f000 feb5 	bl	800e57c <xQueueGiveFromISR>
 800d812:	4603      	mov	r3, r0
 800d814:	2b01      	cmp	r3, #1
 800d816:	d003      	beq.n	800d820 <osSemaphoreRelease+0x48>
      stat = osErrorResource;
 800d818:	f06f 0302 	mvn.w	r3, #2
 800d81c:	617b      	str	r3, [r7, #20]
 800d81e:	e017      	b.n	800d850 <osSemaphoreRelease+0x78>
    } else {
      portYIELD_FROM_ISR (yield);
 800d820:	68bb      	ldr	r3, [r7, #8]
 800d822:	2b00      	cmp	r3, #0
 800d824:	d014      	beq.n	800d850 <osSemaphoreRelease+0x78>
 800d826:	4b0d      	ldr	r3, [pc, #52]	@ (800d85c <osSemaphoreRelease+0x84>)
 800d828:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800d82c:	601a      	str	r2, [r3, #0]
 800d82e:	f3bf 8f4f 	dsb	sy
 800d832:	f3bf 8f6f 	isb	sy
 800d836:	e00b      	b.n	800d850 <osSemaphoreRelease+0x78>
    }
  }
  else {
    if (xSemaphoreGive (hSemaphore) != pdPASS) {
 800d838:	2300      	movs	r3, #0
 800d83a:	2200      	movs	r2, #0
 800d83c:	2100      	movs	r1, #0
 800d83e:	6938      	ldr	r0, [r7, #16]
 800d840:	f000 fcfc 	bl	800e23c <xQueueGenericSend>
 800d844:	4603      	mov	r3, r0
 800d846:	2b01      	cmp	r3, #1
 800d848:	d002      	beq.n	800d850 <osSemaphoreRelease+0x78>
      stat = osErrorResource;
 800d84a:	f06f 0302 	mvn.w	r3, #2
 800d84e:	617b      	str	r3, [r7, #20]
    }
  }

  return (stat);
 800d850:	697b      	ldr	r3, [r7, #20]
}
 800d852:	4618      	mov	r0, r3
 800d854:	3718      	adds	r7, #24
 800d856:	46bd      	mov	sp, r7
 800d858:	bd80      	pop	{r7, pc}
 800d85a:	bf00      	nop
 800d85c:	e000ed04 	.word	0xe000ed04

0800d860 <osSemaphoreDelete>:
  }

  return (count);
}

osStatus_t osSemaphoreDelete (osSemaphoreId_t semaphore_id) {
 800d860:	b580      	push	{r7, lr}
 800d862:	b086      	sub	sp, #24
 800d864:	af00      	add	r7, sp, #0
 800d866:	6078      	str	r0, [r7, #4]
  SemaphoreHandle_t hSemaphore = (SemaphoreHandle_t)semaphore_id;
 800d868:	687b      	ldr	r3, [r7, #4]
 800d86a:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800d86c:	f3ef 8305 	mrs	r3, IPSR
 800d870:	60fb      	str	r3, [r7, #12]
  return(result);
 800d872:	68fb      	ldr	r3, [r7, #12]
  osStatus_t stat;

#ifndef USE_FreeRTOS_HEAP_1
  if (IS_IRQ()) {
 800d874:	2b00      	cmp	r3, #0
 800d876:	d003      	beq.n	800d880 <osSemaphoreDelete+0x20>
    stat = osErrorISR;
 800d878:	f06f 0305 	mvn.w	r3, #5
 800d87c:	617b      	str	r3, [r7, #20]
 800d87e:	e00e      	b.n	800d89e <osSemaphoreDelete+0x3e>
  }
  else if (hSemaphore == NULL) {
 800d880:	693b      	ldr	r3, [r7, #16]
 800d882:	2b00      	cmp	r3, #0
 800d884:	d103      	bne.n	800d88e <osSemaphoreDelete+0x2e>
    stat = osErrorParameter;
 800d886:	f06f 0303 	mvn.w	r3, #3
 800d88a:	617b      	str	r3, [r7, #20]
 800d88c:	e007      	b.n	800d89e <osSemaphoreDelete+0x3e>
  }
  else {
    #if (configQUEUE_REGISTRY_SIZE > 0)
    vQueueUnregisterQueue (hSemaphore);
 800d88e:	6938      	ldr	r0, [r7, #16]
 800d890:	f001 fb2c 	bl	800eeec <vQueueUnregisterQueue>
    #endif

    stat = osOK;
 800d894:	2300      	movs	r3, #0
 800d896:	617b      	str	r3, [r7, #20]
    vSemaphoreDelete (hSemaphore);
 800d898:	6938      	ldr	r0, [r7, #16]
 800d89a:	f001 f9b1 	bl	800ec00 <vQueueDelete>
  }
#else
  stat = osError;
#endif

  return (stat);
 800d89e:	697b      	ldr	r3, [r7, #20]
}
 800d8a0:	4618      	mov	r0, r3
 800d8a2:	3718      	adds	r7, #24
 800d8a4:	46bd      	mov	sp, r7
 800d8a6:	bd80      	pop	{r7, pc}

0800d8a8 <osMessageQueueNew>:

/*---------------------------------------------------------------------------*/

osMessageQueueId_t osMessageQueueNew (uint32_t msg_count, uint32_t msg_size, const osMessageQueueAttr_t *attr) {
 800d8a8:	b580      	push	{r7, lr}
 800d8aa:	b08a      	sub	sp, #40	@ 0x28
 800d8ac:	af02      	add	r7, sp, #8
 800d8ae:	60f8      	str	r0, [r7, #12]
 800d8b0:	60b9      	str	r1, [r7, #8]
 800d8b2:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hQueue = NULL;
 800d8b4:	2300      	movs	r3, #0
 800d8b6:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800d8b8:	f3ef 8305 	mrs	r3, IPSR
 800d8bc:	613b      	str	r3, [r7, #16]
  return(result);
 800d8be:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (msg_count > 0U) && (msg_size > 0U)) {
 800d8c0:	2b00      	cmp	r3, #0
 800d8c2:	d15f      	bne.n	800d984 <osMessageQueueNew+0xdc>
 800d8c4:	68fb      	ldr	r3, [r7, #12]
 800d8c6:	2b00      	cmp	r3, #0
 800d8c8:	d05c      	beq.n	800d984 <osMessageQueueNew+0xdc>
 800d8ca:	68bb      	ldr	r3, [r7, #8]
 800d8cc:	2b00      	cmp	r3, #0
 800d8ce:	d059      	beq.n	800d984 <osMessageQueueNew+0xdc>
    mem = -1;
 800d8d0:	f04f 33ff 	mov.w	r3, #4294967295
 800d8d4:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 800d8d6:	687b      	ldr	r3, [r7, #4]
 800d8d8:	2b00      	cmp	r3, #0
 800d8da:	d029      	beq.n	800d930 <osMessageQueueNew+0x88>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 800d8dc:	687b      	ldr	r3, [r7, #4]
 800d8de:	689b      	ldr	r3, [r3, #8]
 800d8e0:	2b00      	cmp	r3, #0
 800d8e2:	d012      	beq.n	800d90a <osMessageQueueNew+0x62>
 800d8e4:	687b      	ldr	r3, [r7, #4]
 800d8e6:	68db      	ldr	r3, [r3, #12]
 800d8e8:	2b4f      	cmp	r3, #79	@ 0x4f
 800d8ea:	d90e      	bls.n	800d90a <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 800d8ec:	687b      	ldr	r3, [r7, #4]
 800d8ee:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 800d8f0:	2b00      	cmp	r3, #0
 800d8f2:	d00a      	beq.n	800d90a <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 800d8f4:	687b      	ldr	r3, [r7, #4]
 800d8f6:	695a      	ldr	r2, [r3, #20]
 800d8f8:	68fb      	ldr	r3, [r7, #12]
 800d8fa:	68b9      	ldr	r1, [r7, #8]
 800d8fc:	fb01 f303 	mul.w	r3, r1, r3
 800d900:	429a      	cmp	r2, r3
 800d902:	d302      	bcc.n	800d90a <osMessageQueueNew+0x62>
        mem = 1;
 800d904:	2301      	movs	r3, #1
 800d906:	61bb      	str	r3, [r7, #24]
 800d908:	e014      	b.n	800d934 <osMessageQueueNew+0x8c>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 800d90a:	687b      	ldr	r3, [r7, #4]
 800d90c:	689b      	ldr	r3, [r3, #8]
 800d90e:	2b00      	cmp	r3, #0
 800d910:	d110      	bne.n	800d934 <osMessageQueueNew+0x8c>
 800d912:	687b      	ldr	r3, [r7, #4]
 800d914:	68db      	ldr	r3, [r3, #12]
 800d916:	2b00      	cmp	r3, #0
 800d918:	d10c      	bne.n	800d934 <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 800d91a:	687b      	ldr	r3, [r7, #4]
 800d91c:	691b      	ldr	r3, [r3, #16]
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 800d91e:	2b00      	cmp	r3, #0
 800d920:	d108      	bne.n	800d934 <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 800d922:	687b      	ldr	r3, [r7, #4]
 800d924:	695b      	ldr	r3, [r3, #20]
 800d926:	2b00      	cmp	r3, #0
 800d928:	d104      	bne.n	800d934 <osMessageQueueNew+0x8c>
          mem = 0;
 800d92a:	2300      	movs	r3, #0
 800d92c:	61bb      	str	r3, [r7, #24]
 800d92e:	e001      	b.n	800d934 <osMessageQueueNew+0x8c>
        }
      }
    }
    else {
      mem = 0;
 800d930:	2300      	movs	r3, #0
 800d932:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 800d934:	69bb      	ldr	r3, [r7, #24]
 800d936:	2b01      	cmp	r3, #1
 800d938:	d10b      	bne.n	800d952 <osMessageQueueNew+0xaa>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hQueue = xQueueCreateStatic (msg_count, msg_size, attr->mq_mem, attr->cb_mem);
 800d93a:	687b      	ldr	r3, [r7, #4]
 800d93c:	691a      	ldr	r2, [r3, #16]
 800d93e:	687b      	ldr	r3, [r7, #4]
 800d940:	689b      	ldr	r3, [r3, #8]
 800d942:	2100      	movs	r1, #0
 800d944:	9100      	str	r1, [sp, #0]
 800d946:	68b9      	ldr	r1, [r7, #8]
 800d948:	68f8      	ldr	r0, [r7, #12]
 800d94a:	f000 fa75 	bl	800de38 <xQueueGenericCreateStatic>
 800d94e:	61f8      	str	r0, [r7, #28]
 800d950:	e008      	b.n	800d964 <osMessageQueueNew+0xbc>
      #endif
    }
    else {
      if (mem == 0) {
 800d952:	69bb      	ldr	r3, [r7, #24]
 800d954:	2b00      	cmp	r3, #0
 800d956:	d105      	bne.n	800d964 <osMessageQueueNew+0xbc>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          hQueue = xQueueCreate (msg_count, msg_size);
 800d958:	2200      	movs	r2, #0
 800d95a:	68b9      	ldr	r1, [r7, #8]
 800d95c:	68f8      	ldr	r0, [r7, #12]
 800d95e:	f000 fae8 	bl	800df32 <xQueueGenericCreate>
 800d962:	61f8      	str	r0, [r7, #28]
        #endif
      }
    }

    #if (configQUEUE_REGISTRY_SIZE > 0)
    if (hQueue != NULL) {
 800d964:	69fb      	ldr	r3, [r7, #28]
 800d966:	2b00      	cmp	r3, #0
 800d968:	d00c      	beq.n	800d984 <osMessageQueueNew+0xdc>
      if (attr != NULL) {
 800d96a:	687b      	ldr	r3, [r7, #4]
 800d96c:	2b00      	cmp	r3, #0
 800d96e:	d003      	beq.n	800d978 <osMessageQueueNew+0xd0>
        name = attr->name;
 800d970:	687b      	ldr	r3, [r7, #4]
 800d972:	681b      	ldr	r3, [r3, #0]
 800d974:	617b      	str	r3, [r7, #20]
 800d976:	e001      	b.n	800d97c <osMessageQueueNew+0xd4>
      } else {
        name = NULL;
 800d978:	2300      	movs	r3, #0
 800d97a:	617b      	str	r3, [r7, #20]
      }
      vQueueAddToRegistry (hQueue, name);
 800d97c:	6979      	ldr	r1, [r7, #20]
 800d97e:	69f8      	ldr	r0, [r7, #28]
 800d980:	f001 fa8a 	bl	800ee98 <vQueueAddToRegistry>
    }
    #endif

  }

  return ((osMessageQueueId_t)hQueue);
 800d984:	69fb      	ldr	r3, [r7, #28]
}
 800d986:	4618      	mov	r0, r3
 800d988:	3720      	adds	r7, #32
 800d98a:	46bd      	mov	sp, r7
 800d98c:	bd80      	pop	{r7, pc}
	...

0800d990 <osMessageQueuePut>:

osStatus_t osMessageQueuePut (osMessageQueueId_t mq_id, const void *msg_ptr, uint8_t msg_prio, uint32_t timeout) {
 800d990:	b580      	push	{r7, lr}
 800d992:	b088      	sub	sp, #32
 800d994:	af00      	add	r7, sp, #0
 800d996:	60f8      	str	r0, [r7, #12]
 800d998:	60b9      	str	r1, [r7, #8]
 800d99a:	603b      	str	r3, [r7, #0]
 800d99c:	4613      	mov	r3, r2
 800d99e:	71fb      	strb	r3, [r7, #7]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 800d9a0:	68fb      	ldr	r3, [r7, #12]
 800d9a2:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 800d9a4:	2300      	movs	r3, #0
 800d9a6:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800d9a8:	f3ef 8305 	mrs	r3, IPSR
 800d9ac:	617b      	str	r3, [r7, #20]
  return(result);
 800d9ae:	697b      	ldr	r3, [r7, #20]

  if (IS_IRQ()) {
 800d9b0:	2b00      	cmp	r3, #0
 800d9b2:	d028      	beq.n	800da06 <osMessageQueuePut+0x76>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 800d9b4:	69bb      	ldr	r3, [r7, #24]
 800d9b6:	2b00      	cmp	r3, #0
 800d9b8:	d005      	beq.n	800d9c6 <osMessageQueuePut+0x36>
 800d9ba:	68bb      	ldr	r3, [r7, #8]
 800d9bc:	2b00      	cmp	r3, #0
 800d9be:	d002      	beq.n	800d9c6 <osMessageQueuePut+0x36>
 800d9c0:	683b      	ldr	r3, [r7, #0]
 800d9c2:	2b00      	cmp	r3, #0
 800d9c4:	d003      	beq.n	800d9ce <osMessageQueuePut+0x3e>
      stat = osErrorParameter;
 800d9c6:	f06f 0303 	mvn.w	r3, #3
 800d9ca:	61fb      	str	r3, [r7, #28]
 800d9cc:	e038      	b.n	800da40 <osMessageQueuePut+0xb0>
    }
    else {
      yield = pdFALSE;
 800d9ce:	2300      	movs	r3, #0
 800d9d0:	613b      	str	r3, [r7, #16]

      if (xQueueSendToBackFromISR (hQueue, msg_ptr, &yield) != pdTRUE) {
 800d9d2:	f107 0210 	add.w	r2, r7, #16
 800d9d6:	2300      	movs	r3, #0
 800d9d8:	68b9      	ldr	r1, [r7, #8]
 800d9da:	69b8      	ldr	r0, [r7, #24]
 800d9dc:	f000 fd30 	bl	800e440 <xQueueGenericSendFromISR>
 800d9e0:	4603      	mov	r3, r0
 800d9e2:	2b01      	cmp	r3, #1
 800d9e4:	d003      	beq.n	800d9ee <osMessageQueuePut+0x5e>
        stat = osErrorResource;
 800d9e6:	f06f 0302 	mvn.w	r3, #2
 800d9ea:	61fb      	str	r3, [r7, #28]
 800d9ec:	e028      	b.n	800da40 <osMessageQueuePut+0xb0>
      } else {
        portYIELD_FROM_ISR (yield);
 800d9ee:	693b      	ldr	r3, [r7, #16]
 800d9f0:	2b00      	cmp	r3, #0
 800d9f2:	d025      	beq.n	800da40 <osMessageQueuePut+0xb0>
 800d9f4:	4b15      	ldr	r3, [pc, #84]	@ (800da4c <osMessageQueuePut+0xbc>)
 800d9f6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800d9fa:	601a      	str	r2, [r3, #0]
 800d9fc:	f3bf 8f4f 	dsb	sy
 800da00:	f3bf 8f6f 	isb	sy
 800da04:	e01c      	b.n	800da40 <osMessageQueuePut+0xb0>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 800da06:	69bb      	ldr	r3, [r7, #24]
 800da08:	2b00      	cmp	r3, #0
 800da0a:	d002      	beq.n	800da12 <osMessageQueuePut+0x82>
 800da0c:	68bb      	ldr	r3, [r7, #8]
 800da0e:	2b00      	cmp	r3, #0
 800da10:	d103      	bne.n	800da1a <osMessageQueuePut+0x8a>
      stat = osErrorParameter;
 800da12:	f06f 0303 	mvn.w	r3, #3
 800da16:	61fb      	str	r3, [r7, #28]
 800da18:	e012      	b.n	800da40 <osMessageQueuePut+0xb0>
    }
    else {
      if (xQueueSendToBack (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 800da1a:	2300      	movs	r3, #0
 800da1c:	683a      	ldr	r2, [r7, #0]
 800da1e:	68b9      	ldr	r1, [r7, #8]
 800da20:	69b8      	ldr	r0, [r7, #24]
 800da22:	f000 fc0b 	bl	800e23c <xQueueGenericSend>
 800da26:	4603      	mov	r3, r0
 800da28:	2b01      	cmp	r3, #1
 800da2a:	d009      	beq.n	800da40 <osMessageQueuePut+0xb0>
        if (timeout != 0U) {
 800da2c:	683b      	ldr	r3, [r7, #0]
 800da2e:	2b00      	cmp	r3, #0
 800da30:	d003      	beq.n	800da3a <osMessageQueuePut+0xaa>
          stat = osErrorTimeout;
 800da32:	f06f 0301 	mvn.w	r3, #1
 800da36:	61fb      	str	r3, [r7, #28]
 800da38:	e002      	b.n	800da40 <osMessageQueuePut+0xb0>
        } else {
          stat = osErrorResource;
 800da3a:	f06f 0302 	mvn.w	r3, #2
 800da3e:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (stat);
 800da40:	69fb      	ldr	r3, [r7, #28]
}
 800da42:	4618      	mov	r0, r3
 800da44:	3720      	adds	r7, #32
 800da46:	46bd      	mov	sp, r7
 800da48:	bd80      	pop	{r7, pc}
 800da4a:	bf00      	nop
 800da4c:	e000ed04 	.word	0xe000ed04

0800da50 <osMessageQueueGet>:

osStatus_t osMessageQueueGet (osMessageQueueId_t mq_id, void *msg_ptr, uint8_t *msg_prio, uint32_t timeout) {
 800da50:	b580      	push	{r7, lr}
 800da52:	b088      	sub	sp, #32
 800da54:	af00      	add	r7, sp, #0
 800da56:	60f8      	str	r0, [r7, #12]
 800da58:	60b9      	str	r1, [r7, #8]
 800da5a:	607a      	str	r2, [r7, #4]
 800da5c:	603b      	str	r3, [r7, #0]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 800da5e:	68fb      	ldr	r3, [r7, #12]
 800da60:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 800da62:	2300      	movs	r3, #0
 800da64:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800da66:	f3ef 8305 	mrs	r3, IPSR
 800da6a:	617b      	str	r3, [r7, #20]
  return(result);
 800da6c:	697b      	ldr	r3, [r7, #20]

  if (IS_IRQ()) {
 800da6e:	2b00      	cmp	r3, #0
 800da70:	d028      	beq.n	800dac4 <osMessageQueueGet+0x74>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 800da72:	69bb      	ldr	r3, [r7, #24]
 800da74:	2b00      	cmp	r3, #0
 800da76:	d005      	beq.n	800da84 <osMessageQueueGet+0x34>
 800da78:	68bb      	ldr	r3, [r7, #8]
 800da7a:	2b00      	cmp	r3, #0
 800da7c:	d002      	beq.n	800da84 <osMessageQueueGet+0x34>
 800da7e:	683b      	ldr	r3, [r7, #0]
 800da80:	2b00      	cmp	r3, #0
 800da82:	d003      	beq.n	800da8c <osMessageQueueGet+0x3c>
      stat = osErrorParameter;
 800da84:	f06f 0303 	mvn.w	r3, #3
 800da88:	61fb      	str	r3, [r7, #28]
 800da8a:	e037      	b.n	800dafc <osMessageQueueGet+0xac>
    }
    else {
      yield = pdFALSE;
 800da8c:	2300      	movs	r3, #0
 800da8e:	613b      	str	r3, [r7, #16]

      if (xQueueReceiveFromISR (hQueue, msg_ptr, &yield) != pdPASS) {
 800da90:	f107 0310 	add.w	r3, r7, #16
 800da94:	461a      	mov	r2, r3
 800da96:	68b9      	ldr	r1, [r7, #8]
 800da98:	69b8      	ldr	r0, [r7, #24]
 800da9a:	f000 fff1 	bl	800ea80 <xQueueReceiveFromISR>
 800da9e:	4603      	mov	r3, r0
 800daa0:	2b01      	cmp	r3, #1
 800daa2:	d003      	beq.n	800daac <osMessageQueueGet+0x5c>
        stat = osErrorResource;
 800daa4:	f06f 0302 	mvn.w	r3, #2
 800daa8:	61fb      	str	r3, [r7, #28]
 800daaa:	e027      	b.n	800dafc <osMessageQueueGet+0xac>
      } else {
        portYIELD_FROM_ISR (yield);
 800daac:	693b      	ldr	r3, [r7, #16]
 800daae:	2b00      	cmp	r3, #0
 800dab0:	d024      	beq.n	800dafc <osMessageQueueGet+0xac>
 800dab2:	4b15      	ldr	r3, [pc, #84]	@ (800db08 <osMessageQueueGet+0xb8>)
 800dab4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800dab8:	601a      	str	r2, [r3, #0]
 800daba:	f3bf 8f4f 	dsb	sy
 800dabe:	f3bf 8f6f 	isb	sy
 800dac2:	e01b      	b.n	800dafc <osMessageQueueGet+0xac>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 800dac4:	69bb      	ldr	r3, [r7, #24]
 800dac6:	2b00      	cmp	r3, #0
 800dac8:	d002      	beq.n	800dad0 <osMessageQueueGet+0x80>
 800daca:	68bb      	ldr	r3, [r7, #8]
 800dacc:	2b00      	cmp	r3, #0
 800dace:	d103      	bne.n	800dad8 <osMessageQueueGet+0x88>
      stat = osErrorParameter;
 800dad0:	f06f 0303 	mvn.w	r3, #3
 800dad4:	61fb      	str	r3, [r7, #28]
 800dad6:	e011      	b.n	800dafc <osMessageQueueGet+0xac>
    }
    else {
      if (xQueueReceive (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 800dad8:	683a      	ldr	r2, [r7, #0]
 800dada:	68b9      	ldr	r1, [r7, #8]
 800dadc:	69b8      	ldr	r0, [r7, #24]
 800dade:	f000 fddd 	bl	800e69c <xQueueReceive>
 800dae2:	4603      	mov	r3, r0
 800dae4:	2b01      	cmp	r3, #1
 800dae6:	d009      	beq.n	800dafc <osMessageQueueGet+0xac>
        if (timeout != 0U) {
 800dae8:	683b      	ldr	r3, [r7, #0]
 800daea:	2b00      	cmp	r3, #0
 800daec:	d003      	beq.n	800daf6 <osMessageQueueGet+0xa6>
          stat = osErrorTimeout;
 800daee:	f06f 0301 	mvn.w	r3, #1
 800daf2:	61fb      	str	r3, [r7, #28]
 800daf4:	e002      	b.n	800dafc <osMessageQueueGet+0xac>
        } else {
          stat = osErrorResource;
 800daf6:	f06f 0302 	mvn.w	r3, #2
 800dafa:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (stat);
 800dafc:	69fb      	ldr	r3, [r7, #28]
}
 800dafe:	4618      	mov	r0, r3
 800db00:	3720      	adds	r7, #32
 800db02:	46bd      	mov	sp, r7
 800db04:	bd80      	pop	{r7, pc}
 800db06:	bf00      	nop
 800db08:	e000ed04 	.word	0xe000ed04

0800db0c <osMessageQueueGetCount>:
  }

  return (size);
}

uint32_t osMessageQueueGetCount (osMessageQueueId_t mq_id) {
 800db0c:	b580      	push	{r7, lr}
 800db0e:	b086      	sub	sp, #24
 800db10:	af00      	add	r7, sp, #0
 800db12:	6078      	str	r0, [r7, #4]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 800db14:	687b      	ldr	r3, [r7, #4]
 800db16:	613b      	str	r3, [r7, #16]
  UBaseType_t count;

  if (hQueue == NULL) {
 800db18:	693b      	ldr	r3, [r7, #16]
 800db1a:	2b00      	cmp	r3, #0
 800db1c:	d102      	bne.n	800db24 <osMessageQueueGetCount+0x18>
    count = 0U;
 800db1e:	2300      	movs	r3, #0
 800db20:	617b      	str	r3, [r7, #20]
 800db22:	e00e      	b.n	800db42 <osMessageQueueGetCount+0x36>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800db24:	f3ef 8305 	mrs	r3, IPSR
 800db28:	60fb      	str	r3, [r7, #12]
  return(result);
 800db2a:	68fb      	ldr	r3, [r7, #12]
  }
  else if (IS_IRQ()) {
 800db2c:	2b00      	cmp	r3, #0
 800db2e:	d004      	beq.n	800db3a <osMessageQueueGetCount+0x2e>
    count = uxQueueMessagesWaitingFromISR (hQueue);
 800db30:	6938      	ldr	r0, [r7, #16]
 800db32:	f001 f846 	bl	800ebc2 <uxQueueMessagesWaitingFromISR>
 800db36:	6178      	str	r0, [r7, #20]
 800db38:	e003      	b.n	800db42 <osMessageQueueGetCount+0x36>
  }
  else {
    count = uxQueueMessagesWaiting (hQueue);
 800db3a:	6938      	ldr	r0, [r7, #16]
 800db3c:	f001 f822 	bl	800eb84 <uxQueueMessagesWaiting>
 800db40:	6178      	str	r0, [r7, #20]
  }

  return ((uint32_t)count);
 800db42:	697b      	ldr	r3, [r7, #20]
}
 800db44:	4618      	mov	r0, r3
 800db46:	3718      	adds	r7, #24
 800db48:	46bd      	mov	sp, r7
 800db4a:	bd80      	pop	{r7, pc}

0800db4c <osMessageQueueDelete>:
  }

  return (stat);
}

osStatus_t osMessageQueueDelete (osMessageQueueId_t mq_id) {
 800db4c:	b580      	push	{r7, lr}
 800db4e:	b086      	sub	sp, #24
 800db50:	af00      	add	r7, sp, #0
 800db52:	6078      	str	r0, [r7, #4]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 800db54:	687b      	ldr	r3, [r7, #4]
 800db56:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800db58:	f3ef 8305 	mrs	r3, IPSR
 800db5c:	60fb      	str	r3, [r7, #12]
  return(result);
 800db5e:	68fb      	ldr	r3, [r7, #12]
  osStatus_t stat;

#ifndef USE_FreeRTOS_HEAP_1
  if (IS_IRQ()) {
 800db60:	2b00      	cmp	r3, #0
 800db62:	d003      	beq.n	800db6c <osMessageQueueDelete+0x20>
    stat = osErrorISR;
 800db64:	f06f 0305 	mvn.w	r3, #5
 800db68:	617b      	str	r3, [r7, #20]
 800db6a:	e00e      	b.n	800db8a <osMessageQueueDelete+0x3e>
  }
  else if (hQueue == NULL) {
 800db6c:	693b      	ldr	r3, [r7, #16]
 800db6e:	2b00      	cmp	r3, #0
 800db70:	d103      	bne.n	800db7a <osMessageQueueDelete+0x2e>
    stat = osErrorParameter;
 800db72:	f06f 0303 	mvn.w	r3, #3
 800db76:	617b      	str	r3, [r7, #20]
 800db78:	e007      	b.n	800db8a <osMessageQueueDelete+0x3e>
  }
  else {
    #if (configQUEUE_REGISTRY_SIZE > 0)
    vQueueUnregisterQueue (hQueue);
 800db7a:	6938      	ldr	r0, [r7, #16]
 800db7c:	f001 f9b6 	bl	800eeec <vQueueUnregisterQueue>
    #endif

    stat = osOK;
 800db80:	2300      	movs	r3, #0
 800db82:	617b      	str	r3, [r7, #20]
    vQueueDelete (hQueue);
 800db84:	6938      	ldr	r0, [r7, #16]
 800db86:	f001 f83b 	bl	800ec00 <vQueueDelete>
  }
#else
  stat = osError;
#endif

  return (stat);
 800db8a:	697b      	ldr	r3, [r7, #20]
}
 800db8c:	4618      	mov	r0, r3
 800db8e:	3718      	adds	r7, #24
 800db90:	46bd      	mov	sp, r7
 800db92:	bd80      	pop	{r7, pc}

0800db94 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 800db94:	b480      	push	{r7}
 800db96:	b085      	sub	sp, #20
 800db98:	af00      	add	r7, sp, #0
 800db9a:	60f8      	str	r0, [r7, #12]
 800db9c:	60b9      	str	r1, [r7, #8]
 800db9e:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 800dba0:	68fb      	ldr	r3, [r7, #12]
 800dba2:	4a07      	ldr	r2, [pc, #28]	@ (800dbc0 <vApplicationGetIdleTaskMemory+0x2c>)
 800dba4:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 800dba6:	68bb      	ldr	r3, [r7, #8]
 800dba8:	4a06      	ldr	r2, [pc, #24]	@ (800dbc4 <vApplicationGetIdleTaskMemory+0x30>)
 800dbaa:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 800dbac:	687b      	ldr	r3, [r7, #4]
 800dbae:	2280      	movs	r2, #128	@ 0x80
 800dbb0:	601a      	str	r2, [r3, #0]
}
 800dbb2:	bf00      	nop
 800dbb4:	3714      	adds	r7, #20
 800dbb6:	46bd      	mov	sp, r7
 800dbb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dbbc:	4770      	bx	lr
 800dbbe:	bf00      	nop
 800dbc0:	240009a0 	.word	0x240009a0
 800dbc4:	24000a48 	.word	0x24000a48

0800dbc8 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 800dbc8:	b480      	push	{r7}
 800dbca:	b085      	sub	sp, #20
 800dbcc:	af00      	add	r7, sp, #0
 800dbce:	60f8      	str	r0, [r7, #12]
 800dbd0:	60b9      	str	r1, [r7, #8]
 800dbd2:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 800dbd4:	68fb      	ldr	r3, [r7, #12]
 800dbd6:	4a07      	ldr	r2, [pc, #28]	@ (800dbf4 <vApplicationGetTimerTaskMemory+0x2c>)
 800dbd8:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 800dbda:	68bb      	ldr	r3, [r7, #8]
 800dbdc:	4a06      	ldr	r2, [pc, #24]	@ (800dbf8 <vApplicationGetTimerTaskMemory+0x30>)
 800dbde:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 800dbe0:	687b      	ldr	r3, [r7, #4]
 800dbe2:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800dbe6:	601a      	str	r2, [r3, #0]
}
 800dbe8:	bf00      	nop
 800dbea:	3714      	adds	r7, #20
 800dbec:	46bd      	mov	sp, r7
 800dbee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dbf2:	4770      	bx	lr
 800dbf4:	24000c48 	.word	0x24000c48
 800dbf8:	24000cf0 	.word	0x24000cf0

0800dbfc <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800dbfc:	b480      	push	{r7}
 800dbfe:	b083      	sub	sp, #12
 800dc00:	af00      	add	r7, sp, #0
 800dc02:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800dc04:	687b      	ldr	r3, [r7, #4]
 800dc06:	f103 0208 	add.w	r2, r3, #8
 800dc0a:	687b      	ldr	r3, [r7, #4]
 800dc0c:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800dc0e:	687b      	ldr	r3, [r7, #4]
 800dc10:	f04f 32ff 	mov.w	r2, #4294967295
 800dc14:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800dc16:	687b      	ldr	r3, [r7, #4]
 800dc18:	f103 0208 	add.w	r2, r3, #8
 800dc1c:	687b      	ldr	r3, [r7, #4]
 800dc1e:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800dc20:	687b      	ldr	r3, [r7, #4]
 800dc22:	f103 0208 	add.w	r2, r3, #8
 800dc26:	687b      	ldr	r3, [r7, #4]
 800dc28:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800dc2a:	687b      	ldr	r3, [r7, #4]
 800dc2c:	2200      	movs	r2, #0
 800dc2e:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800dc30:	bf00      	nop
 800dc32:	370c      	adds	r7, #12
 800dc34:	46bd      	mov	sp, r7
 800dc36:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dc3a:	4770      	bx	lr

0800dc3c <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800dc3c:	b480      	push	{r7}
 800dc3e:	b083      	sub	sp, #12
 800dc40:	af00      	add	r7, sp, #0
 800dc42:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 800dc44:	687b      	ldr	r3, [r7, #4]
 800dc46:	2200      	movs	r2, #0
 800dc48:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800dc4a:	bf00      	nop
 800dc4c:	370c      	adds	r7, #12
 800dc4e:	46bd      	mov	sp, r7
 800dc50:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dc54:	4770      	bx	lr

0800dc56 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800dc56:	b480      	push	{r7}
 800dc58:	b085      	sub	sp, #20
 800dc5a:	af00      	add	r7, sp, #0
 800dc5c:	6078      	str	r0, [r7, #4]
 800dc5e:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800dc60:	687b      	ldr	r3, [r7, #4]
 800dc62:	685b      	ldr	r3, [r3, #4]
 800dc64:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800dc66:	683b      	ldr	r3, [r7, #0]
 800dc68:	68fa      	ldr	r2, [r7, #12]
 800dc6a:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800dc6c:	68fb      	ldr	r3, [r7, #12]
 800dc6e:	689a      	ldr	r2, [r3, #8]
 800dc70:	683b      	ldr	r3, [r7, #0]
 800dc72:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800dc74:	68fb      	ldr	r3, [r7, #12]
 800dc76:	689b      	ldr	r3, [r3, #8]
 800dc78:	683a      	ldr	r2, [r7, #0]
 800dc7a:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800dc7c:	68fb      	ldr	r3, [r7, #12]
 800dc7e:	683a      	ldr	r2, [r7, #0]
 800dc80:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800dc82:	683b      	ldr	r3, [r7, #0]
 800dc84:	687a      	ldr	r2, [r7, #4]
 800dc86:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800dc88:	687b      	ldr	r3, [r7, #4]
 800dc8a:	681b      	ldr	r3, [r3, #0]
 800dc8c:	1c5a      	adds	r2, r3, #1
 800dc8e:	687b      	ldr	r3, [r7, #4]
 800dc90:	601a      	str	r2, [r3, #0]
}
 800dc92:	bf00      	nop
 800dc94:	3714      	adds	r7, #20
 800dc96:	46bd      	mov	sp, r7
 800dc98:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dc9c:	4770      	bx	lr

0800dc9e <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800dc9e:	b480      	push	{r7}
 800dca0:	b085      	sub	sp, #20
 800dca2:	af00      	add	r7, sp, #0
 800dca4:	6078      	str	r0, [r7, #4]
 800dca6:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800dca8:	683b      	ldr	r3, [r7, #0]
 800dcaa:	681b      	ldr	r3, [r3, #0]
 800dcac:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800dcae:	68bb      	ldr	r3, [r7, #8]
 800dcb0:	f1b3 3fff 	cmp.w	r3, #4294967295
 800dcb4:	d103      	bne.n	800dcbe <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800dcb6:	687b      	ldr	r3, [r7, #4]
 800dcb8:	691b      	ldr	r3, [r3, #16]
 800dcba:	60fb      	str	r3, [r7, #12]
 800dcbc:	e00c      	b.n	800dcd8 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800dcbe:	687b      	ldr	r3, [r7, #4]
 800dcc0:	3308      	adds	r3, #8
 800dcc2:	60fb      	str	r3, [r7, #12]
 800dcc4:	e002      	b.n	800dccc <vListInsert+0x2e>
 800dcc6:	68fb      	ldr	r3, [r7, #12]
 800dcc8:	685b      	ldr	r3, [r3, #4]
 800dcca:	60fb      	str	r3, [r7, #12]
 800dccc:	68fb      	ldr	r3, [r7, #12]
 800dcce:	685b      	ldr	r3, [r3, #4]
 800dcd0:	681b      	ldr	r3, [r3, #0]
 800dcd2:	68ba      	ldr	r2, [r7, #8]
 800dcd4:	429a      	cmp	r2, r3
 800dcd6:	d2f6      	bcs.n	800dcc6 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800dcd8:	68fb      	ldr	r3, [r7, #12]
 800dcda:	685a      	ldr	r2, [r3, #4]
 800dcdc:	683b      	ldr	r3, [r7, #0]
 800dcde:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800dce0:	683b      	ldr	r3, [r7, #0]
 800dce2:	685b      	ldr	r3, [r3, #4]
 800dce4:	683a      	ldr	r2, [r7, #0]
 800dce6:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800dce8:	683b      	ldr	r3, [r7, #0]
 800dcea:	68fa      	ldr	r2, [r7, #12]
 800dcec:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800dcee:	68fb      	ldr	r3, [r7, #12]
 800dcf0:	683a      	ldr	r2, [r7, #0]
 800dcf2:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 800dcf4:	683b      	ldr	r3, [r7, #0]
 800dcf6:	687a      	ldr	r2, [r7, #4]
 800dcf8:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800dcfa:	687b      	ldr	r3, [r7, #4]
 800dcfc:	681b      	ldr	r3, [r3, #0]
 800dcfe:	1c5a      	adds	r2, r3, #1
 800dd00:	687b      	ldr	r3, [r7, #4]
 800dd02:	601a      	str	r2, [r3, #0]
}
 800dd04:	bf00      	nop
 800dd06:	3714      	adds	r7, #20
 800dd08:	46bd      	mov	sp, r7
 800dd0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dd0e:	4770      	bx	lr

0800dd10 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800dd10:	b480      	push	{r7}
 800dd12:	b085      	sub	sp, #20
 800dd14:	af00      	add	r7, sp, #0
 800dd16:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 800dd18:	687b      	ldr	r3, [r7, #4]
 800dd1a:	691b      	ldr	r3, [r3, #16]
 800dd1c:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800dd1e:	687b      	ldr	r3, [r7, #4]
 800dd20:	685b      	ldr	r3, [r3, #4]
 800dd22:	687a      	ldr	r2, [r7, #4]
 800dd24:	6892      	ldr	r2, [r2, #8]
 800dd26:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800dd28:	687b      	ldr	r3, [r7, #4]
 800dd2a:	689b      	ldr	r3, [r3, #8]
 800dd2c:	687a      	ldr	r2, [r7, #4]
 800dd2e:	6852      	ldr	r2, [r2, #4]
 800dd30:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800dd32:	68fb      	ldr	r3, [r7, #12]
 800dd34:	685b      	ldr	r3, [r3, #4]
 800dd36:	687a      	ldr	r2, [r7, #4]
 800dd38:	429a      	cmp	r2, r3
 800dd3a:	d103      	bne.n	800dd44 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800dd3c:	687b      	ldr	r3, [r7, #4]
 800dd3e:	689a      	ldr	r2, [r3, #8]
 800dd40:	68fb      	ldr	r3, [r7, #12]
 800dd42:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 800dd44:	687b      	ldr	r3, [r7, #4]
 800dd46:	2200      	movs	r2, #0
 800dd48:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800dd4a:	68fb      	ldr	r3, [r7, #12]
 800dd4c:	681b      	ldr	r3, [r3, #0]
 800dd4e:	1e5a      	subs	r2, r3, #1
 800dd50:	68fb      	ldr	r3, [r7, #12]
 800dd52:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 800dd54:	68fb      	ldr	r3, [r7, #12]
 800dd56:	681b      	ldr	r3, [r3, #0]
}
 800dd58:	4618      	mov	r0, r3
 800dd5a:	3714      	adds	r7, #20
 800dd5c:	46bd      	mov	sp, r7
 800dd5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dd62:	4770      	bx	lr

0800dd64 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 800dd64:	b580      	push	{r7, lr}
 800dd66:	b084      	sub	sp, #16
 800dd68:	af00      	add	r7, sp, #0
 800dd6a:	6078      	str	r0, [r7, #4]
 800dd6c:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 800dd6e:	687b      	ldr	r3, [r7, #4]
 800dd70:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800dd72:	68fb      	ldr	r3, [r7, #12]
 800dd74:	2b00      	cmp	r3, #0
 800dd76:	d10b      	bne.n	800dd90 <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 800dd78:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800dd7c:	f383 8811 	msr	BASEPRI, r3
 800dd80:	f3bf 8f6f 	isb	sy
 800dd84:	f3bf 8f4f 	dsb	sy
 800dd88:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 800dd8a:	bf00      	nop
 800dd8c:	bf00      	nop
 800dd8e:	e7fd      	b.n	800dd8c <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 800dd90:	f002 fdf2 	bl	8010978 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800dd94:	68fb      	ldr	r3, [r7, #12]
 800dd96:	681a      	ldr	r2, [r3, #0]
 800dd98:	68fb      	ldr	r3, [r7, #12]
 800dd9a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800dd9c:	68f9      	ldr	r1, [r7, #12]
 800dd9e:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 800dda0:	fb01 f303 	mul.w	r3, r1, r3
 800dda4:	441a      	add	r2, r3
 800dda6:	68fb      	ldr	r3, [r7, #12]
 800dda8:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800ddaa:	68fb      	ldr	r3, [r7, #12]
 800ddac:	2200      	movs	r2, #0
 800ddae:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 800ddb0:	68fb      	ldr	r3, [r7, #12]
 800ddb2:	681a      	ldr	r2, [r3, #0]
 800ddb4:	68fb      	ldr	r3, [r7, #12]
 800ddb6:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800ddb8:	68fb      	ldr	r3, [r7, #12]
 800ddba:	681a      	ldr	r2, [r3, #0]
 800ddbc:	68fb      	ldr	r3, [r7, #12]
 800ddbe:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800ddc0:	3b01      	subs	r3, #1
 800ddc2:	68f9      	ldr	r1, [r7, #12]
 800ddc4:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 800ddc6:	fb01 f303 	mul.w	r3, r1, r3
 800ddca:	441a      	add	r2, r3
 800ddcc:	68fb      	ldr	r3, [r7, #12]
 800ddce:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 800ddd0:	68fb      	ldr	r3, [r7, #12]
 800ddd2:	22ff      	movs	r2, #255	@ 0xff
 800ddd4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 800ddd8:	68fb      	ldr	r3, [r7, #12]
 800ddda:	22ff      	movs	r2, #255	@ 0xff
 800dddc:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 800dde0:	683b      	ldr	r3, [r7, #0]
 800dde2:	2b00      	cmp	r3, #0
 800dde4:	d114      	bne.n	800de10 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800dde6:	68fb      	ldr	r3, [r7, #12]
 800dde8:	691b      	ldr	r3, [r3, #16]
 800ddea:	2b00      	cmp	r3, #0
 800ddec:	d01a      	beq.n	800de24 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800ddee:	68fb      	ldr	r3, [r7, #12]
 800ddf0:	3310      	adds	r3, #16
 800ddf2:	4618      	mov	r0, r3
 800ddf4:	f001 fd7c 	bl	800f8f0 <xTaskRemoveFromEventList>
 800ddf8:	4603      	mov	r3, r0
 800ddfa:	2b00      	cmp	r3, #0
 800ddfc:	d012      	beq.n	800de24 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800ddfe:	4b0d      	ldr	r3, [pc, #52]	@ (800de34 <xQueueGenericReset+0xd0>)
 800de00:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800de04:	601a      	str	r2, [r3, #0]
 800de06:	f3bf 8f4f 	dsb	sy
 800de0a:	f3bf 8f6f 	isb	sy
 800de0e:	e009      	b.n	800de24 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800de10:	68fb      	ldr	r3, [r7, #12]
 800de12:	3310      	adds	r3, #16
 800de14:	4618      	mov	r0, r3
 800de16:	f7ff fef1 	bl	800dbfc <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800de1a:	68fb      	ldr	r3, [r7, #12]
 800de1c:	3324      	adds	r3, #36	@ 0x24
 800de1e:	4618      	mov	r0, r3
 800de20:	f7ff feec 	bl	800dbfc <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 800de24:	f002 fdda 	bl	80109dc <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 800de28:	2301      	movs	r3, #1
}
 800de2a:	4618      	mov	r0, r3
 800de2c:	3710      	adds	r7, #16
 800de2e:	46bd      	mov	sp, r7
 800de30:	bd80      	pop	{r7, pc}
 800de32:	bf00      	nop
 800de34:	e000ed04 	.word	0xe000ed04

0800de38 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 800de38:	b580      	push	{r7, lr}
 800de3a:	b08e      	sub	sp, #56	@ 0x38
 800de3c:	af02      	add	r7, sp, #8
 800de3e:	60f8      	str	r0, [r7, #12]
 800de40:	60b9      	str	r1, [r7, #8]
 800de42:	607a      	str	r2, [r7, #4]
 800de44:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800de46:	68fb      	ldr	r3, [r7, #12]
 800de48:	2b00      	cmp	r3, #0
 800de4a:	d10b      	bne.n	800de64 <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 800de4c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800de50:	f383 8811 	msr	BASEPRI, r3
 800de54:	f3bf 8f6f 	isb	sy
 800de58:	f3bf 8f4f 	dsb	sy
 800de5c:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800de5e:	bf00      	nop
 800de60:	bf00      	nop
 800de62:	e7fd      	b.n	800de60 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 800de64:	683b      	ldr	r3, [r7, #0]
 800de66:	2b00      	cmp	r3, #0
 800de68:	d10b      	bne.n	800de82 <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 800de6a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800de6e:	f383 8811 	msr	BASEPRI, r3
 800de72:	f3bf 8f6f 	isb	sy
 800de76:	f3bf 8f4f 	dsb	sy
 800de7a:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800de7c:	bf00      	nop
 800de7e:	bf00      	nop
 800de80:	e7fd      	b.n	800de7e <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800de82:	687b      	ldr	r3, [r7, #4]
 800de84:	2b00      	cmp	r3, #0
 800de86:	d002      	beq.n	800de8e <xQueueGenericCreateStatic+0x56>
 800de88:	68bb      	ldr	r3, [r7, #8]
 800de8a:	2b00      	cmp	r3, #0
 800de8c:	d001      	beq.n	800de92 <xQueueGenericCreateStatic+0x5a>
 800de8e:	2301      	movs	r3, #1
 800de90:	e000      	b.n	800de94 <xQueueGenericCreateStatic+0x5c>
 800de92:	2300      	movs	r3, #0
 800de94:	2b00      	cmp	r3, #0
 800de96:	d10b      	bne.n	800deb0 <xQueueGenericCreateStatic+0x78>
	__asm volatile
 800de98:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800de9c:	f383 8811 	msr	BASEPRI, r3
 800dea0:	f3bf 8f6f 	isb	sy
 800dea4:	f3bf 8f4f 	dsb	sy
 800dea8:	623b      	str	r3, [r7, #32]
}
 800deaa:	bf00      	nop
 800deac:	bf00      	nop
 800deae:	e7fd      	b.n	800deac <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 800deb0:	687b      	ldr	r3, [r7, #4]
 800deb2:	2b00      	cmp	r3, #0
 800deb4:	d102      	bne.n	800debc <xQueueGenericCreateStatic+0x84>
 800deb6:	68bb      	ldr	r3, [r7, #8]
 800deb8:	2b00      	cmp	r3, #0
 800deba:	d101      	bne.n	800dec0 <xQueueGenericCreateStatic+0x88>
 800debc:	2301      	movs	r3, #1
 800debe:	e000      	b.n	800dec2 <xQueueGenericCreateStatic+0x8a>
 800dec0:	2300      	movs	r3, #0
 800dec2:	2b00      	cmp	r3, #0
 800dec4:	d10b      	bne.n	800dede <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 800dec6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800deca:	f383 8811 	msr	BASEPRI, r3
 800dece:	f3bf 8f6f 	isb	sy
 800ded2:	f3bf 8f4f 	dsb	sy
 800ded6:	61fb      	str	r3, [r7, #28]
}
 800ded8:	bf00      	nop
 800deda:	bf00      	nop
 800dedc:	e7fd      	b.n	800deda <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 800dede:	2350      	movs	r3, #80	@ 0x50
 800dee0:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 800dee2:	697b      	ldr	r3, [r7, #20]
 800dee4:	2b50      	cmp	r3, #80	@ 0x50
 800dee6:	d00b      	beq.n	800df00 <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 800dee8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800deec:	f383 8811 	msr	BASEPRI, r3
 800def0:	f3bf 8f6f 	isb	sy
 800def4:	f3bf 8f4f 	dsb	sy
 800def8:	61bb      	str	r3, [r7, #24]
}
 800defa:	bf00      	nop
 800defc:	bf00      	nop
 800defe:	e7fd      	b.n	800defc <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 800df00:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800df02:	683b      	ldr	r3, [r7, #0]
 800df04:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 800df06:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800df08:	2b00      	cmp	r3, #0
 800df0a:	d00d      	beq.n	800df28 <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 800df0c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800df0e:	2201      	movs	r2, #1
 800df10:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800df14:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 800df18:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800df1a:	9300      	str	r3, [sp, #0]
 800df1c:	4613      	mov	r3, r2
 800df1e:	687a      	ldr	r2, [r7, #4]
 800df20:	68b9      	ldr	r1, [r7, #8]
 800df22:	68f8      	ldr	r0, [r7, #12]
 800df24:	f000 f840 	bl	800dfa8 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800df28:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 800df2a:	4618      	mov	r0, r3
 800df2c:	3730      	adds	r7, #48	@ 0x30
 800df2e:	46bd      	mov	sp, r7
 800df30:	bd80      	pop	{r7, pc}

0800df32 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 800df32:	b580      	push	{r7, lr}
 800df34:	b08a      	sub	sp, #40	@ 0x28
 800df36:	af02      	add	r7, sp, #8
 800df38:	60f8      	str	r0, [r7, #12]
 800df3a:	60b9      	str	r1, [r7, #8]
 800df3c:	4613      	mov	r3, r2
 800df3e:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800df40:	68fb      	ldr	r3, [r7, #12]
 800df42:	2b00      	cmp	r3, #0
 800df44:	d10b      	bne.n	800df5e <xQueueGenericCreate+0x2c>
	__asm volatile
 800df46:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800df4a:	f383 8811 	msr	BASEPRI, r3
 800df4e:	f3bf 8f6f 	isb	sy
 800df52:	f3bf 8f4f 	dsb	sy
 800df56:	613b      	str	r3, [r7, #16]
}
 800df58:	bf00      	nop
 800df5a:	bf00      	nop
 800df5c:	e7fd      	b.n	800df5a <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800df5e:	68fb      	ldr	r3, [r7, #12]
 800df60:	68ba      	ldr	r2, [r7, #8]
 800df62:	fb02 f303 	mul.w	r3, r2, r3
 800df66:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 800df68:	69fb      	ldr	r3, [r7, #28]
 800df6a:	3350      	adds	r3, #80	@ 0x50
 800df6c:	4618      	mov	r0, r3
 800df6e:	f002 fe25 	bl	8010bbc <pvPortMalloc>
 800df72:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 800df74:	69bb      	ldr	r3, [r7, #24]
 800df76:	2b00      	cmp	r3, #0
 800df78:	d011      	beq.n	800df9e <xQueueGenericCreate+0x6c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 800df7a:	69bb      	ldr	r3, [r7, #24]
 800df7c:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800df7e:	697b      	ldr	r3, [r7, #20]
 800df80:	3350      	adds	r3, #80	@ 0x50
 800df82:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 800df84:	69bb      	ldr	r3, [r7, #24]
 800df86:	2200      	movs	r2, #0
 800df88:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800df8c:	79fa      	ldrb	r2, [r7, #7]
 800df8e:	69bb      	ldr	r3, [r7, #24]
 800df90:	9300      	str	r3, [sp, #0]
 800df92:	4613      	mov	r3, r2
 800df94:	697a      	ldr	r2, [r7, #20]
 800df96:	68b9      	ldr	r1, [r7, #8]
 800df98:	68f8      	ldr	r0, [r7, #12]
 800df9a:	f000 f805 	bl	800dfa8 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800df9e:	69bb      	ldr	r3, [r7, #24]
	}
 800dfa0:	4618      	mov	r0, r3
 800dfa2:	3720      	adds	r7, #32
 800dfa4:	46bd      	mov	sp, r7
 800dfa6:	bd80      	pop	{r7, pc}

0800dfa8 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 800dfa8:	b580      	push	{r7, lr}
 800dfaa:	b084      	sub	sp, #16
 800dfac:	af00      	add	r7, sp, #0
 800dfae:	60f8      	str	r0, [r7, #12]
 800dfb0:	60b9      	str	r1, [r7, #8]
 800dfb2:	607a      	str	r2, [r7, #4]
 800dfb4:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 800dfb6:	68bb      	ldr	r3, [r7, #8]
 800dfb8:	2b00      	cmp	r3, #0
 800dfba:	d103      	bne.n	800dfc4 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800dfbc:	69bb      	ldr	r3, [r7, #24]
 800dfbe:	69ba      	ldr	r2, [r7, #24]
 800dfc0:	601a      	str	r2, [r3, #0]
 800dfc2:	e002      	b.n	800dfca <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800dfc4:	69bb      	ldr	r3, [r7, #24]
 800dfc6:	687a      	ldr	r2, [r7, #4]
 800dfc8:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 800dfca:	69bb      	ldr	r3, [r7, #24]
 800dfcc:	68fa      	ldr	r2, [r7, #12]
 800dfce:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 800dfd0:	69bb      	ldr	r3, [r7, #24]
 800dfd2:	68ba      	ldr	r2, [r7, #8]
 800dfd4:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800dfd6:	2101      	movs	r1, #1
 800dfd8:	69b8      	ldr	r0, [r7, #24]
 800dfda:	f7ff fec3 	bl	800dd64 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 800dfde:	69bb      	ldr	r3, [r7, #24]
 800dfe0:	78fa      	ldrb	r2, [r7, #3]
 800dfe2:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800dfe6:	bf00      	nop
 800dfe8:	3710      	adds	r7, #16
 800dfea:	46bd      	mov	sp, r7
 800dfec:	bd80      	pop	{r7, pc}

0800dfee <prvInitialiseMutex>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static void prvInitialiseMutex( Queue_t *pxNewQueue )
	{
 800dfee:	b580      	push	{r7, lr}
 800dff0:	b082      	sub	sp, #8
 800dff2:	af00      	add	r7, sp, #0
 800dff4:	6078      	str	r0, [r7, #4]
		if( pxNewQueue != NULL )
 800dff6:	687b      	ldr	r3, [r7, #4]
 800dff8:	2b00      	cmp	r3, #0
 800dffa:	d00e      	beq.n	800e01a <prvInitialiseMutex+0x2c>
		{
			/* The queue create function will set all the queue structure members
			correctly for a generic queue, but this function is creating a
			mutex.  Overwrite those members that need to be set differently -
			in particular the information required for priority inheritance. */
			pxNewQueue->u.xSemaphore.xMutexHolder = NULL;
 800dffc:	687b      	ldr	r3, [r7, #4]
 800dffe:	2200      	movs	r2, #0
 800e000:	609a      	str	r2, [r3, #8]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 800e002:	687b      	ldr	r3, [r7, #4]
 800e004:	2200      	movs	r2, #0
 800e006:	601a      	str	r2, [r3, #0]

			/* In case this is a recursive mutex. */
			pxNewQueue->u.xSemaphore.uxRecursiveCallCount = 0;
 800e008:	687b      	ldr	r3, [r7, #4]
 800e00a:	2200      	movs	r2, #0
 800e00c:	60da      	str	r2, [r3, #12]

			traceCREATE_MUTEX( pxNewQueue );

			/* Start with the semaphore in the expected state. */
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 800e00e:	2300      	movs	r3, #0
 800e010:	2200      	movs	r2, #0
 800e012:	2100      	movs	r1, #0
 800e014:	6878      	ldr	r0, [r7, #4]
 800e016:	f000 f911 	bl	800e23c <xQueueGenericSend>
		}
		else
		{
			traceCREATE_MUTEX_FAILED();
		}
	}
 800e01a:	bf00      	nop
 800e01c:	3708      	adds	r7, #8
 800e01e:	46bd      	mov	sp, r7
 800e020:	bd80      	pop	{r7, pc}

0800e022 <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutex( const uint8_t ucQueueType )
	{
 800e022:	b580      	push	{r7, lr}
 800e024:	b086      	sub	sp, #24
 800e026:	af00      	add	r7, sp, #0
 800e028:	4603      	mov	r3, r0
 800e02a:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 800e02c:	2301      	movs	r3, #1
 800e02e:	617b      	str	r3, [r7, #20]
 800e030:	2300      	movs	r3, #0
 800e032:	613b      	str	r3, [r7, #16]

		xNewQueue = xQueueGenericCreate( uxMutexLength, uxMutexSize, ucQueueType );
 800e034:	79fb      	ldrb	r3, [r7, #7]
 800e036:	461a      	mov	r2, r3
 800e038:	6939      	ldr	r1, [r7, #16]
 800e03a:	6978      	ldr	r0, [r7, #20]
 800e03c:	f7ff ff79 	bl	800df32 <xQueueGenericCreate>
 800e040:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 800e042:	68f8      	ldr	r0, [r7, #12]
 800e044:	f7ff ffd3 	bl	800dfee <prvInitialiseMutex>

		return xNewQueue;
 800e048:	68fb      	ldr	r3, [r7, #12]
	}
 800e04a:	4618      	mov	r0, r3
 800e04c:	3718      	adds	r7, #24
 800e04e:	46bd      	mov	sp, r7
 800e050:	bd80      	pop	{r7, pc}

0800e052 <xQueueCreateMutexStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutexStatic( const uint8_t ucQueueType, StaticQueue_t *pxStaticQueue )
	{
 800e052:	b580      	push	{r7, lr}
 800e054:	b088      	sub	sp, #32
 800e056:	af02      	add	r7, sp, #8
 800e058:	4603      	mov	r3, r0
 800e05a:	6039      	str	r1, [r7, #0]
 800e05c:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 800e05e:	2301      	movs	r3, #1
 800e060:	617b      	str	r3, [r7, #20]
 800e062:	2300      	movs	r3, #0
 800e064:	613b      	str	r3, [r7, #16]

		/* Prevent compiler warnings about unused parameters if
		configUSE_TRACE_FACILITY does not equal 1. */
		( void ) ucQueueType;

		xNewQueue = xQueueGenericCreateStatic( uxMutexLength, uxMutexSize, NULL, pxStaticQueue, ucQueueType );
 800e066:	79fb      	ldrb	r3, [r7, #7]
 800e068:	9300      	str	r3, [sp, #0]
 800e06a:	683b      	ldr	r3, [r7, #0]
 800e06c:	2200      	movs	r2, #0
 800e06e:	6939      	ldr	r1, [r7, #16]
 800e070:	6978      	ldr	r0, [r7, #20]
 800e072:	f7ff fee1 	bl	800de38 <xQueueGenericCreateStatic>
 800e076:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 800e078:	68f8      	ldr	r0, [r7, #12]
 800e07a:	f7ff ffb8 	bl	800dfee <prvInitialiseMutex>

		return xNewQueue;
 800e07e:	68fb      	ldr	r3, [r7, #12]
	}
 800e080:	4618      	mov	r0, r3
 800e082:	3718      	adds	r7, #24
 800e084:	46bd      	mov	sp, r7
 800e086:	bd80      	pop	{r7, pc}

0800e088 <xQueueGiveMutexRecursive>:
/*-----------------------------------------------------------*/

#if ( configUSE_RECURSIVE_MUTEXES == 1 )

	BaseType_t xQueueGiveMutexRecursive( QueueHandle_t xMutex )
	{
 800e088:	b590      	push	{r4, r7, lr}
 800e08a:	b087      	sub	sp, #28
 800e08c:	af00      	add	r7, sp, #0
 800e08e:	6078      	str	r0, [r7, #4]
	BaseType_t xReturn;
	Queue_t * const pxMutex = ( Queue_t * ) xMutex;
 800e090:	687b      	ldr	r3, [r7, #4]
 800e092:	613b      	str	r3, [r7, #16]

		configASSERT( pxMutex );
 800e094:	693b      	ldr	r3, [r7, #16]
 800e096:	2b00      	cmp	r3, #0
 800e098:	d10b      	bne.n	800e0b2 <xQueueGiveMutexRecursive+0x2a>
	__asm volatile
 800e09a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e09e:	f383 8811 	msr	BASEPRI, r3
 800e0a2:	f3bf 8f6f 	isb	sy
 800e0a6:	f3bf 8f4f 	dsb	sy
 800e0aa:	60fb      	str	r3, [r7, #12]
}
 800e0ac:	bf00      	nop
 800e0ae:	bf00      	nop
 800e0b0:	e7fd      	b.n	800e0ae <xQueueGiveMutexRecursive+0x26>
		change outside of this task.  If this task does not hold the mutex then
		pxMutexHolder can never coincidentally equal the tasks handle, and as
		this is the only condition we are interested in it does not matter if
		pxMutexHolder is accessed simultaneously by another task.  Therefore no
		mutual exclusion is required to test the pxMutexHolder variable. */
		if( pxMutex->u.xSemaphore.xMutexHolder == xTaskGetCurrentTaskHandle() )
 800e0b2:	693b      	ldr	r3, [r7, #16]
 800e0b4:	689c      	ldr	r4, [r3, #8]
 800e0b6:	f001 fde1 	bl	800fc7c <xTaskGetCurrentTaskHandle>
 800e0ba:	4603      	mov	r3, r0
 800e0bc:	429c      	cmp	r4, r3
 800e0be:	d111      	bne.n	800e0e4 <xQueueGiveMutexRecursive+0x5c>
			/* uxRecursiveCallCount cannot be zero if xMutexHolder is equal to
			the task handle, therefore no underflow check is required.  Also,
			uxRecursiveCallCount is only modified by the mutex holder, and as
			there can only be one, no mutual exclusion is required to modify the
			uxRecursiveCallCount member. */
			( pxMutex->u.xSemaphore.uxRecursiveCallCount )--;
 800e0c0:	693b      	ldr	r3, [r7, #16]
 800e0c2:	68db      	ldr	r3, [r3, #12]
 800e0c4:	1e5a      	subs	r2, r3, #1
 800e0c6:	693b      	ldr	r3, [r7, #16]
 800e0c8:	60da      	str	r2, [r3, #12]

			/* Has the recursive call count unwound to 0? */
			if( pxMutex->u.xSemaphore.uxRecursiveCallCount == ( UBaseType_t ) 0 )
 800e0ca:	693b      	ldr	r3, [r7, #16]
 800e0cc:	68db      	ldr	r3, [r3, #12]
 800e0ce:	2b00      	cmp	r3, #0
 800e0d0:	d105      	bne.n	800e0de <xQueueGiveMutexRecursive+0x56>
			{
				/* Return the mutex.  This will automatically unblock any other
				task that might be waiting to access the mutex. */
				( void ) xQueueGenericSend( pxMutex, NULL, queueMUTEX_GIVE_BLOCK_TIME, queueSEND_TO_BACK );
 800e0d2:	2300      	movs	r3, #0
 800e0d4:	2200      	movs	r2, #0
 800e0d6:	2100      	movs	r1, #0
 800e0d8:	6938      	ldr	r0, [r7, #16]
 800e0da:	f000 f8af 	bl	800e23c <xQueueGenericSend>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			xReturn = pdPASS;
 800e0de:	2301      	movs	r3, #1
 800e0e0:	617b      	str	r3, [r7, #20]
 800e0e2:	e001      	b.n	800e0e8 <xQueueGiveMutexRecursive+0x60>
		}
		else
		{
			/* The mutex cannot be given because the calling task is not the
			holder. */
			xReturn = pdFAIL;
 800e0e4:	2300      	movs	r3, #0
 800e0e6:	617b      	str	r3, [r7, #20]

			traceGIVE_MUTEX_RECURSIVE_FAILED( pxMutex );
		}

		return xReturn;
 800e0e8:	697b      	ldr	r3, [r7, #20]
	}
 800e0ea:	4618      	mov	r0, r3
 800e0ec:	371c      	adds	r7, #28
 800e0ee:	46bd      	mov	sp, r7
 800e0f0:	bd90      	pop	{r4, r7, pc}

0800e0f2 <xQueueTakeMutexRecursive>:
/*-----------------------------------------------------------*/

#if ( configUSE_RECURSIVE_MUTEXES == 1 )

	BaseType_t xQueueTakeMutexRecursive( QueueHandle_t xMutex, TickType_t xTicksToWait )
	{
 800e0f2:	b590      	push	{r4, r7, lr}
 800e0f4:	b087      	sub	sp, #28
 800e0f6:	af00      	add	r7, sp, #0
 800e0f8:	6078      	str	r0, [r7, #4]
 800e0fa:	6039      	str	r1, [r7, #0]
	BaseType_t xReturn;
	Queue_t * const pxMutex = ( Queue_t * ) xMutex;
 800e0fc:	687b      	ldr	r3, [r7, #4]
 800e0fe:	613b      	str	r3, [r7, #16]

		configASSERT( pxMutex );
 800e100:	693b      	ldr	r3, [r7, #16]
 800e102:	2b00      	cmp	r3, #0
 800e104:	d10b      	bne.n	800e11e <xQueueTakeMutexRecursive+0x2c>
	__asm volatile
 800e106:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e10a:	f383 8811 	msr	BASEPRI, r3
 800e10e:	f3bf 8f6f 	isb	sy
 800e112:	f3bf 8f4f 	dsb	sy
 800e116:	60fb      	str	r3, [r7, #12]
}
 800e118:	bf00      	nop
 800e11a:	bf00      	nop
 800e11c:	e7fd      	b.n	800e11a <xQueueTakeMutexRecursive+0x28>
		/* Comments regarding mutual exclusion as per those within
		xQueueGiveMutexRecursive(). */

		traceTAKE_MUTEX_RECURSIVE( pxMutex );

		if( pxMutex->u.xSemaphore.xMutexHolder == xTaskGetCurrentTaskHandle() )
 800e11e:	693b      	ldr	r3, [r7, #16]
 800e120:	689c      	ldr	r4, [r3, #8]
 800e122:	f001 fdab 	bl	800fc7c <xTaskGetCurrentTaskHandle>
 800e126:	4603      	mov	r3, r0
 800e128:	429c      	cmp	r4, r3
 800e12a:	d107      	bne.n	800e13c <xQueueTakeMutexRecursive+0x4a>
		{
			( pxMutex->u.xSemaphore.uxRecursiveCallCount )++;
 800e12c:	693b      	ldr	r3, [r7, #16]
 800e12e:	68db      	ldr	r3, [r3, #12]
 800e130:	1c5a      	adds	r2, r3, #1
 800e132:	693b      	ldr	r3, [r7, #16]
 800e134:	60da      	str	r2, [r3, #12]
			xReturn = pdPASS;
 800e136:	2301      	movs	r3, #1
 800e138:	617b      	str	r3, [r7, #20]
 800e13a:	e00c      	b.n	800e156 <xQueueTakeMutexRecursive+0x64>
		}
		else
		{
			xReturn = xQueueSemaphoreTake( pxMutex, xTicksToWait );
 800e13c:	6839      	ldr	r1, [r7, #0]
 800e13e:	6938      	ldr	r0, [r7, #16]
 800e140:	f000 fb8e 	bl	800e860 <xQueueSemaphoreTake>
 800e144:	6178      	str	r0, [r7, #20]

			/* pdPASS will only be returned if the mutex was successfully
			obtained.  The calling task may have entered the Blocked state
			before reaching here. */
			if( xReturn != pdFAIL )
 800e146:	697b      	ldr	r3, [r7, #20]
 800e148:	2b00      	cmp	r3, #0
 800e14a:	d004      	beq.n	800e156 <xQueueTakeMutexRecursive+0x64>
			{
				( pxMutex->u.xSemaphore.uxRecursiveCallCount )++;
 800e14c:	693b      	ldr	r3, [r7, #16]
 800e14e:	68db      	ldr	r3, [r3, #12]
 800e150:	1c5a      	adds	r2, r3, #1
 800e152:	693b      	ldr	r3, [r7, #16]
 800e154:	60da      	str	r2, [r3, #12]
			{
				traceTAKE_MUTEX_RECURSIVE_FAILED( pxMutex );
			}
		}

		return xReturn;
 800e156:	697b      	ldr	r3, [r7, #20]
	}
 800e158:	4618      	mov	r0, r3
 800e15a:	371c      	adds	r7, #28
 800e15c:	46bd      	mov	sp, r7
 800e15e:	bd90      	pop	{r4, r7, pc}

0800e160 <xQueueCreateCountingSemaphoreStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphoreStatic( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount, StaticQueue_t *pxStaticQueue )
	{
 800e160:	b580      	push	{r7, lr}
 800e162:	b08a      	sub	sp, #40	@ 0x28
 800e164:	af02      	add	r7, sp, #8
 800e166:	60f8      	str	r0, [r7, #12]
 800e168:	60b9      	str	r1, [r7, #8]
 800e16a:	607a      	str	r2, [r7, #4]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 800e16c:	68fb      	ldr	r3, [r7, #12]
 800e16e:	2b00      	cmp	r3, #0
 800e170:	d10b      	bne.n	800e18a <xQueueCreateCountingSemaphoreStatic+0x2a>
	__asm volatile
 800e172:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e176:	f383 8811 	msr	BASEPRI, r3
 800e17a:	f3bf 8f6f 	isb	sy
 800e17e:	f3bf 8f4f 	dsb	sy
 800e182:	61bb      	str	r3, [r7, #24]
}
 800e184:	bf00      	nop
 800e186:	bf00      	nop
 800e188:	e7fd      	b.n	800e186 <xQueueCreateCountingSemaphoreStatic+0x26>
		configASSERT( uxInitialCount <= uxMaxCount );
 800e18a:	68ba      	ldr	r2, [r7, #8]
 800e18c:	68fb      	ldr	r3, [r7, #12]
 800e18e:	429a      	cmp	r2, r3
 800e190:	d90b      	bls.n	800e1aa <xQueueCreateCountingSemaphoreStatic+0x4a>
	__asm volatile
 800e192:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e196:	f383 8811 	msr	BASEPRI, r3
 800e19a:	f3bf 8f6f 	isb	sy
 800e19e:	f3bf 8f4f 	dsb	sy
 800e1a2:	617b      	str	r3, [r7, #20]
}
 800e1a4:	bf00      	nop
 800e1a6:	bf00      	nop
 800e1a8:	e7fd      	b.n	800e1a6 <xQueueCreateCountingSemaphoreStatic+0x46>

		xHandle = xQueueGenericCreateStatic( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, NULL, pxStaticQueue, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 800e1aa:	2302      	movs	r3, #2
 800e1ac:	9300      	str	r3, [sp, #0]
 800e1ae:	687b      	ldr	r3, [r7, #4]
 800e1b0:	2200      	movs	r2, #0
 800e1b2:	2100      	movs	r1, #0
 800e1b4:	68f8      	ldr	r0, [r7, #12]
 800e1b6:	f7ff fe3f 	bl	800de38 <xQueueGenericCreateStatic>
 800e1ba:	61f8      	str	r0, [r7, #28]

		if( xHandle != NULL )
 800e1bc:	69fb      	ldr	r3, [r7, #28]
 800e1be:	2b00      	cmp	r3, #0
 800e1c0:	d002      	beq.n	800e1c8 <xQueueCreateCountingSemaphoreStatic+0x68>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 800e1c2:	69fb      	ldr	r3, [r7, #28]
 800e1c4:	68ba      	ldr	r2, [r7, #8]
 800e1c6:	639a      	str	r2, [r3, #56]	@ 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 800e1c8:	69fb      	ldr	r3, [r7, #28]
	}
 800e1ca:	4618      	mov	r0, r3
 800e1cc:	3720      	adds	r7, #32
 800e1ce:	46bd      	mov	sp, r7
 800e1d0:	bd80      	pop	{r7, pc}

0800e1d2 <xQueueCreateCountingSemaphore>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphore( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount )
	{
 800e1d2:	b580      	push	{r7, lr}
 800e1d4:	b086      	sub	sp, #24
 800e1d6:	af00      	add	r7, sp, #0
 800e1d8:	6078      	str	r0, [r7, #4]
 800e1da:	6039      	str	r1, [r7, #0]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 800e1dc:	687b      	ldr	r3, [r7, #4]
 800e1de:	2b00      	cmp	r3, #0
 800e1e0:	d10b      	bne.n	800e1fa <xQueueCreateCountingSemaphore+0x28>
	__asm volatile
 800e1e2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e1e6:	f383 8811 	msr	BASEPRI, r3
 800e1ea:	f3bf 8f6f 	isb	sy
 800e1ee:	f3bf 8f4f 	dsb	sy
 800e1f2:	613b      	str	r3, [r7, #16]
}
 800e1f4:	bf00      	nop
 800e1f6:	bf00      	nop
 800e1f8:	e7fd      	b.n	800e1f6 <xQueueCreateCountingSemaphore+0x24>
		configASSERT( uxInitialCount <= uxMaxCount );
 800e1fa:	683a      	ldr	r2, [r7, #0]
 800e1fc:	687b      	ldr	r3, [r7, #4]
 800e1fe:	429a      	cmp	r2, r3
 800e200:	d90b      	bls.n	800e21a <xQueueCreateCountingSemaphore+0x48>
	__asm volatile
 800e202:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e206:	f383 8811 	msr	BASEPRI, r3
 800e20a:	f3bf 8f6f 	isb	sy
 800e20e:	f3bf 8f4f 	dsb	sy
 800e212:	60fb      	str	r3, [r7, #12]
}
 800e214:	bf00      	nop
 800e216:	bf00      	nop
 800e218:	e7fd      	b.n	800e216 <xQueueCreateCountingSemaphore+0x44>

		xHandle = xQueueGenericCreate( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 800e21a:	2202      	movs	r2, #2
 800e21c:	2100      	movs	r1, #0
 800e21e:	6878      	ldr	r0, [r7, #4]
 800e220:	f7ff fe87 	bl	800df32 <xQueueGenericCreate>
 800e224:	6178      	str	r0, [r7, #20]

		if( xHandle != NULL )
 800e226:	697b      	ldr	r3, [r7, #20]
 800e228:	2b00      	cmp	r3, #0
 800e22a:	d002      	beq.n	800e232 <xQueueCreateCountingSemaphore+0x60>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 800e22c:	697b      	ldr	r3, [r7, #20]
 800e22e:	683a      	ldr	r2, [r7, #0]
 800e230:	639a      	str	r2, [r3, #56]	@ 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 800e232:	697b      	ldr	r3, [r7, #20]
	}
 800e234:	4618      	mov	r0, r3
 800e236:	3718      	adds	r7, #24
 800e238:	46bd      	mov	sp, r7
 800e23a:	bd80      	pop	{r7, pc}

0800e23c <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 800e23c:	b580      	push	{r7, lr}
 800e23e:	b08e      	sub	sp, #56	@ 0x38
 800e240:	af00      	add	r7, sp, #0
 800e242:	60f8      	str	r0, [r7, #12]
 800e244:	60b9      	str	r1, [r7, #8]
 800e246:	607a      	str	r2, [r7, #4]
 800e248:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800e24a:	2300      	movs	r3, #0
 800e24c:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800e24e:	68fb      	ldr	r3, [r7, #12]
 800e250:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 800e252:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e254:	2b00      	cmp	r3, #0
 800e256:	d10b      	bne.n	800e270 <xQueueGenericSend+0x34>
	__asm volatile
 800e258:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e25c:	f383 8811 	msr	BASEPRI, r3
 800e260:	f3bf 8f6f 	isb	sy
 800e264:	f3bf 8f4f 	dsb	sy
 800e268:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800e26a:	bf00      	nop
 800e26c:	bf00      	nop
 800e26e:	e7fd      	b.n	800e26c <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800e270:	68bb      	ldr	r3, [r7, #8]
 800e272:	2b00      	cmp	r3, #0
 800e274:	d103      	bne.n	800e27e <xQueueGenericSend+0x42>
 800e276:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e278:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800e27a:	2b00      	cmp	r3, #0
 800e27c:	d101      	bne.n	800e282 <xQueueGenericSend+0x46>
 800e27e:	2301      	movs	r3, #1
 800e280:	e000      	b.n	800e284 <xQueueGenericSend+0x48>
 800e282:	2300      	movs	r3, #0
 800e284:	2b00      	cmp	r3, #0
 800e286:	d10b      	bne.n	800e2a0 <xQueueGenericSend+0x64>
	__asm volatile
 800e288:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e28c:	f383 8811 	msr	BASEPRI, r3
 800e290:	f3bf 8f6f 	isb	sy
 800e294:	f3bf 8f4f 	dsb	sy
 800e298:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800e29a:	bf00      	nop
 800e29c:	bf00      	nop
 800e29e:	e7fd      	b.n	800e29c <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800e2a0:	683b      	ldr	r3, [r7, #0]
 800e2a2:	2b02      	cmp	r3, #2
 800e2a4:	d103      	bne.n	800e2ae <xQueueGenericSend+0x72>
 800e2a6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e2a8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800e2aa:	2b01      	cmp	r3, #1
 800e2ac:	d101      	bne.n	800e2b2 <xQueueGenericSend+0x76>
 800e2ae:	2301      	movs	r3, #1
 800e2b0:	e000      	b.n	800e2b4 <xQueueGenericSend+0x78>
 800e2b2:	2300      	movs	r3, #0
 800e2b4:	2b00      	cmp	r3, #0
 800e2b6:	d10b      	bne.n	800e2d0 <xQueueGenericSend+0x94>
	__asm volatile
 800e2b8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e2bc:	f383 8811 	msr	BASEPRI, r3
 800e2c0:	f3bf 8f6f 	isb	sy
 800e2c4:	f3bf 8f4f 	dsb	sy
 800e2c8:	623b      	str	r3, [r7, #32]
}
 800e2ca:	bf00      	nop
 800e2cc:	bf00      	nop
 800e2ce:	e7fd      	b.n	800e2cc <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800e2d0:	f001 fce4 	bl	800fc9c <xTaskGetSchedulerState>
 800e2d4:	4603      	mov	r3, r0
 800e2d6:	2b00      	cmp	r3, #0
 800e2d8:	d102      	bne.n	800e2e0 <xQueueGenericSend+0xa4>
 800e2da:	687b      	ldr	r3, [r7, #4]
 800e2dc:	2b00      	cmp	r3, #0
 800e2de:	d101      	bne.n	800e2e4 <xQueueGenericSend+0xa8>
 800e2e0:	2301      	movs	r3, #1
 800e2e2:	e000      	b.n	800e2e6 <xQueueGenericSend+0xaa>
 800e2e4:	2300      	movs	r3, #0
 800e2e6:	2b00      	cmp	r3, #0
 800e2e8:	d10b      	bne.n	800e302 <xQueueGenericSend+0xc6>
	__asm volatile
 800e2ea:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e2ee:	f383 8811 	msr	BASEPRI, r3
 800e2f2:	f3bf 8f6f 	isb	sy
 800e2f6:	f3bf 8f4f 	dsb	sy
 800e2fa:	61fb      	str	r3, [r7, #28]
}
 800e2fc:	bf00      	nop
 800e2fe:	bf00      	nop
 800e300:	e7fd      	b.n	800e2fe <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800e302:	f002 fb39 	bl	8010978 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800e306:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e308:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800e30a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e30c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800e30e:	429a      	cmp	r2, r3
 800e310:	d302      	bcc.n	800e318 <xQueueGenericSend+0xdc>
 800e312:	683b      	ldr	r3, [r7, #0]
 800e314:	2b02      	cmp	r3, #2
 800e316:	d129      	bne.n	800e36c <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800e318:	683a      	ldr	r2, [r7, #0]
 800e31a:	68b9      	ldr	r1, [r7, #8]
 800e31c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800e31e:	f000 fcab 	bl	800ec78 <prvCopyDataToQueue>
 800e322:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800e324:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e326:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800e328:	2b00      	cmp	r3, #0
 800e32a:	d010      	beq.n	800e34e <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800e32c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e32e:	3324      	adds	r3, #36	@ 0x24
 800e330:	4618      	mov	r0, r3
 800e332:	f001 fadd 	bl	800f8f0 <xTaskRemoveFromEventList>
 800e336:	4603      	mov	r3, r0
 800e338:	2b00      	cmp	r3, #0
 800e33a:	d013      	beq.n	800e364 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 800e33c:	4b3f      	ldr	r3, [pc, #252]	@ (800e43c <xQueueGenericSend+0x200>)
 800e33e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800e342:	601a      	str	r2, [r3, #0]
 800e344:	f3bf 8f4f 	dsb	sy
 800e348:	f3bf 8f6f 	isb	sy
 800e34c:	e00a      	b.n	800e364 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800e34e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e350:	2b00      	cmp	r3, #0
 800e352:	d007      	beq.n	800e364 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 800e354:	4b39      	ldr	r3, [pc, #228]	@ (800e43c <xQueueGenericSend+0x200>)
 800e356:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800e35a:	601a      	str	r2, [r3, #0]
 800e35c:	f3bf 8f4f 	dsb	sy
 800e360:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 800e364:	f002 fb3a 	bl	80109dc <vPortExitCritical>
				return pdPASS;
 800e368:	2301      	movs	r3, #1
 800e36a:	e063      	b.n	800e434 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800e36c:	687b      	ldr	r3, [r7, #4]
 800e36e:	2b00      	cmp	r3, #0
 800e370:	d103      	bne.n	800e37a <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800e372:	f002 fb33 	bl	80109dc <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800e376:	2300      	movs	r3, #0
 800e378:	e05c      	b.n	800e434 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 800e37a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e37c:	2b00      	cmp	r3, #0
 800e37e:	d106      	bne.n	800e38e <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800e380:	f107 0314 	add.w	r3, r7, #20
 800e384:	4618      	mov	r0, r3
 800e386:	f001 fb17 	bl	800f9b8 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800e38a:	2301      	movs	r3, #1
 800e38c:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800e38e:	f002 fb25 	bl	80109dc <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800e392:	f001 f86d 	bl	800f470 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800e396:	f002 faef 	bl	8010978 <vPortEnterCritical>
 800e39a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e39c:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800e3a0:	b25b      	sxtb	r3, r3
 800e3a2:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e3a6:	d103      	bne.n	800e3b0 <xQueueGenericSend+0x174>
 800e3a8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e3aa:	2200      	movs	r2, #0
 800e3ac:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800e3b0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e3b2:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800e3b6:	b25b      	sxtb	r3, r3
 800e3b8:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e3bc:	d103      	bne.n	800e3c6 <xQueueGenericSend+0x18a>
 800e3be:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e3c0:	2200      	movs	r2, #0
 800e3c2:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800e3c6:	f002 fb09 	bl	80109dc <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800e3ca:	1d3a      	adds	r2, r7, #4
 800e3cc:	f107 0314 	add.w	r3, r7, #20
 800e3d0:	4611      	mov	r1, r2
 800e3d2:	4618      	mov	r0, r3
 800e3d4:	f001 fb06 	bl	800f9e4 <xTaskCheckForTimeOut>
 800e3d8:	4603      	mov	r3, r0
 800e3da:	2b00      	cmp	r3, #0
 800e3dc:	d124      	bne.n	800e428 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800e3de:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800e3e0:	f000 fd42 	bl	800ee68 <prvIsQueueFull>
 800e3e4:	4603      	mov	r3, r0
 800e3e6:	2b00      	cmp	r3, #0
 800e3e8:	d018      	beq.n	800e41c <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800e3ea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e3ec:	3310      	adds	r3, #16
 800e3ee:	687a      	ldr	r2, [r7, #4]
 800e3f0:	4611      	mov	r1, r2
 800e3f2:	4618      	mov	r0, r3
 800e3f4:	f001 fa2a 	bl	800f84c <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 800e3f8:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800e3fa:	f000 fccd 	bl	800ed98 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800e3fe:	f001 f845 	bl	800f48c <xTaskResumeAll>
 800e402:	4603      	mov	r3, r0
 800e404:	2b00      	cmp	r3, #0
 800e406:	f47f af7c 	bne.w	800e302 <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 800e40a:	4b0c      	ldr	r3, [pc, #48]	@ (800e43c <xQueueGenericSend+0x200>)
 800e40c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800e410:	601a      	str	r2, [r3, #0]
 800e412:	f3bf 8f4f 	dsb	sy
 800e416:	f3bf 8f6f 	isb	sy
 800e41a:	e772      	b.n	800e302 <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 800e41c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800e41e:	f000 fcbb 	bl	800ed98 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800e422:	f001 f833 	bl	800f48c <xTaskResumeAll>
 800e426:	e76c      	b.n	800e302 <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 800e428:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800e42a:	f000 fcb5 	bl	800ed98 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800e42e:	f001 f82d 	bl	800f48c <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800e432:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 800e434:	4618      	mov	r0, r3
 800e436:	3738      	adds	r7, #56	@ 0x38
 800e438:	46bd      	mov	sp, r7
 800e43a:	bd80      	pop	{r7, pc}
 800e43c:	e000ed04 	.word	0xe000ed04

0800e440 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 800e440:	b580      	push	{r7, lr}
 800e442:	b090      	sub	sp, #64	@ 0x40
 800e444:	af00      	add	r7, sp, #0
 800e446:	60f8      	str	r0, [r7, #12]
 800e448:	60b9      	str	r1, [r7, #8]
 800e44a:	607a      	str	r2, [r7, #4]
 800e44c:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800e44e:	68fb      	ldr	r3, [r7, #12]
 800e450:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 800e452:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e454:	2b00      	cmp	r3, #0
 800e456:	d10b      	bne.n	800e470 <xQueueGenericSendFromISR+0x30>
	__asm volatile
 800e458:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e45c:	f383 8811 	msr	BASEPRI, r3
 800e460:	f3bf 8f6f 	isb	sy
 800e464:	f3bf 8f4f 	dsb	sy
 800e468:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800e46a:	bf00      	nop
 800e46c:	bf00      	nop
 800e46e:	e7fd      	b.n	800e46c <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800e470:	68bb      	ldr	r3, [r7, #8]
 800e472:	2b00      	cmp	r3, #0
 800e474:	d103      	bne.n	800e47e <xQueueGenericSendFromISR+0x3e>
 800e476:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e478:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800e47a:	2b00      	cmp	r3, #0
 800e47c:	d101      	bne.n	800e482 <xQueueGenericSendFromISR+0x42>
 800e47e:	2301      	movs	r3, #1
 800e480:	e000      	b.n	800e484 <xQueueGenericSendFromISR+0x44>
 800e482:	2300      	movs	r3, #0
 800e484:	2b00      	cmp	r3, #0
 800e486:	d10b      	bne.n	800e4a0 <xQueueGenericSendFromISR+0x60>
	__asm volatile
 800e488:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e48c:	f383 8811 	msr	BASEPRI, r3
 800e490:	f3bf 8f6f 	isb	sy
 800e494:	f3bf 8f4f 	dsb	sy
 800e498:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800e49a:	bf00      	nop
 800e49c:	bf00      	nop
 800e49e:	e7fd      	b.n	800e49c <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800e4a0:	683b      	ldr	r3, [r7, #0]
 800e4a2:	2b02      	cmp	r3, #2
 800e4a4:	d103      	bne.n	800e4ae <xQueueGenericSendFromISR+0x6e>
 800e4a6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e4a8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800e4aa:	2b01      	cmp	r3, #1
 800e4ac:	d101      	bne.n	800e4b2 <xQueueGenericSendFromISR+0x72>
 800e4ae:	2301      	movs	r3, #1
 800e4b0:	e000      	b.n	800e4b4 <xQueueGenericSendFromISR+0x74>
 800e4b2:	2300      	movs	r3, #0
 800e4b4:	2b00      	cmp	r3, #0
 800e4b6:	d10b      	bne.n	800e4d0 <xQueueGenericSendFromISR+0x90>
	__asm volatile
 800e4b8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e4bc:	f383 8811 	msr	BASEPRI, r3
 800e4c0:	f3bf 8f6f 	isb	sy
 800e4c4:	f3bf 8f4f 	dsb	sy
 800e4c8:	623b      	str	r3, [r7, #32]
}
 800e4ca:	bf00      	nop
 800e4cc:	bf00      	nop
 800e4ce:	e7fd      	b.n	800e4cc <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800e4d0:	f002 fb32 	bl	8010b38 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 800e4d4:	f3ef 8211 	mrs	r2, BASEPRI
 800e4d8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e4dc:	f383 8811 	msr	BASEPRI, r3
 800e4e0:	f3bf 8f6f 	isb	sy
 800e4e4:	f3bf 8f4f 	dsb	sy
 800e4e8:	61fa      	str	r2, [r7, #28]
 800e4ea:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 800e4ec:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800e4ee:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800e4f0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e4f2:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800e4f4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e4f6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800e4f8:	429a      	cmp	r2, r3
 800e4fa:	d302      	bcc.n	800e502 <xQueueGenericSendFromISR+0xc2>
 800e4fc:	683b      	ldr	r3, [r7, #0]
 800e4fe:	2b02      	cmp	r3, #2
 800e500:	d12f      	bne.n	800e562 <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800e502:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e504:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800e508:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 800e50c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e50e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e510:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800e512:	683a      	ldr	r2, [r7, #0]
 800e514:	68b9      	ldr	r1, [r7, #8]
 800e516:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800e518:	f000 fbae 	bl	800ec78 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800e51c:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 800e520:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e524:	d112      	bne.n	800e54c <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800e526:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e528:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800e52a:	2b00      	cmp	r3, #0
 800e52c:	d016      	beq.n	800e55c <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800e52e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e530:	3324      	adds	r3, #36	@ 0x24
 800e532:	4618      	mov	r0, r3
 800e534:	f001 f9dc 	bl	800f8f0 <xTaskRemoveFromEventList>
 800e538:	4603      	mov	r3, r0
 800e53a:	2b00      	cmp	r3, #0
 800e53c:	d00e      	beq.n	800e55c <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800e53e:	687b      	ldr	r3, [r7, #4]
 800e540:	2b00      	cmp	r3, #0
 800e542:	d00b      	beq.n	800e55c <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800e544:	687b      	ldr	r3, [r7, #4]
 800e546:	2201      	movs	r2, #1
 800e548:	601a      	str	r2, [r3, #0]
 800e54a:	e007      	b.n	800e55c <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800e54c:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 800e550:	3301      	adds	r3, #1
 800e552:	b2db      	uxtb	r3, r3
 800e554:	b25a      	sxtb	r2, r3
 800e556:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e558:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 800e55c:	2301      	movs	r3, #1
 800e55e:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 800e560:	e001      	b.n	800e566 <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800e562:	2300      	movs	r3, #0
 800e564:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800e566:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e568:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800e56a:	697b      	ldr	r3, [r7, #20]
 800e56c:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 800e570:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800e572:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 800e574:	4618      	mov	r0, r3
 800e576:	3740      	adds	r7, #64	@ 0x40
 800e578:	46bd      	mov	sp, r7
 800e57a:	bd80      	pop	{r7, pc}

0800e57c <xQueueGiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 800e57c:	b580      	push	{r7, lr}
 800e57e:	b08e      	sub	sp, #56	@ 0x38
 800e580:	af00      	add	r7, sp, #0
 800e582:	6078      	str	r0, [r7, #4]
 800e584:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800e586:	687b      	ldr	r3, [r7, #4]
 800e588:	633b      	str	r3, [r7, #48]	@ 0x30
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 800e58a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e58c:	2b00      	cmp	r3, #0
 800e58e:	d10b      	bne.n	800e5a8 <xQueueGiveFromISR+0x2c>
	__asm volatile
 800e590:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e594:	f383 8811 	msr	BASEPRI, r3
 800e598:	f3bf 8f6f 	isb	sy
 800e59c:	f3bf 8f4f 	dsb	sy
 800e5a0:	623b      	str	r3, [r7, #32]
}
 800e5a2:	bf00      	nop
 800e5a4:	bf00      	nop
 800e5a6:	e7fd      	b.n	800e5a4 <xQueueGiveFromISR+0x28>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 800e5a8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e5aa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800e5ac:	2b00      	cmp	r3, #0
 800e5ae:	d00b      	beq.n	800e5c8 <xQueueGiveFromISR+0x4c>
	__asm volatile
 800e5b0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e5b4:	f383 8811 	msr	BASEPRI, r3
 800e5b8:	f3bf 8f6f 	isb	sy
 800e5bc:	f3bf 8f4f 	dsb	sy
 800e5c0:	61fb      	str	r3, [r7, #28]
}
 800e5c2:	bf00      	nop
 800e5c4:	bf00      	nop
 800e5c6:	e7fd      	b.n	800e5c4 <xQueueGiveFromISR+0x48>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 800e5c8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e5ca:	681b      	ldr	r3, [r3, #0]
 800e5cc:	2b00      	cmp	r3, #0
 800e5ce:	d103      	bne.n	800e5d8 <xQueueGiveFromISR+0x5c>
 800e5d0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e5d2:	689b      	ldr	r3, [r3, #8]
 800e5d4:	2b00      	cmp	r3, #0
 800e5d6:	d101      	bne.n	800e5dc <xQueueGiveFromISR+0x60>
 800e5d8:	2301      	movs	r3, #1
 800e5da:	e000      	b.n	800e5de <xQueueGiveFromISR+0x62>
 800e5dc:	2300      	movs	r3, #0
 800e5de:	2b00      	cmp	r3, #0
 800e5e0:	d10b      	bne.n	800e5fa <xQueueGiveFromISR+0x7e>
	__asm volatile
 800e5e2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e5e6:	f383 8811 	msr	BASEPRI, r3
 800e5ea:	f3bf 8f6f 	isb	sy
 800e5ee:	f3bf 8f4f 	dsb	sy
 800e5f2:	61bb      	str	r3, [r7, #24]
}
 800e5f4:	bf00      	nop
 800e5f6:	bf00      	nop
 800e5f8:	e7fd      	b.n	800e5f6 <xQueueGiveFromISR+0x7a>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800e5fa:	f002 fa9d 	bl	8010b38 <vPortValidateInterruptPriority>
	__asm volatile
 800e5fe:	f3ef 8211 	mrs	r2, BASEPRI
 800e602:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e606:	f383 8811 	msr	BASEPRI, r3
 800e60a:	f3bf 8f6f 	isb	sy
 800e60e:	f3bf 8f4f 	dsb	sy
 800e612:	617a      	str	r2, [r7, #20]
 800e614:	613b      	str	r3, [r7, #16]
	return ulOriginalBASEPRI;
 800e616:	697b      	ldr	r3, [r7, #20]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800e618:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800e61a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e61c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e61e:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 800e620:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e622:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800e624:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800e626:	429a      	cmp	r2, r3
 800e628:	d22b      	bcs.n	800e682 <xQueueGiveFromISR+0x106>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800e62a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e62c:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800e630:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800e634:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e636:	1c5a      	adds	r2, r3, #1
 800e638:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e63a:	639a      	str	r2, [r3, #56]	@ 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800e63c:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 800e640:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e644:	d112      	bne.n	800e66c <xQueueGiveFromISR+0xf0>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800e646:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e648:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800e64a:	2b00      	cmp	r3, #0
 800e64c:	d016      	beq.n	800e67c <xQueueGiveFromISR+0x100>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800e64e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e650:	3324      	adds	r3, #36	@ 0x24
 800e652:	4618      	mov	r0, r3
 800e654:	f001 f94c 	bl	800f8f0 <xTaskRemoveFromEventList>
 800e658:	4603      	mov	r3, r0
 800e65a:	2b00      	cmp	r3, #0
 800e65c:	d00e      	beq.n	800e67c <xQueueGiveFromISR+0x100>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800e65e:	683b      	ldr	r3, [r7, #0]
 800e660:	2b00      	cmp	r3, #0
 800e662:	d00b      	beq.n	800e67c <xQueueGiveFromISR+0x100>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800e664:	683b      	ldr	r3, [r7, #0]
 800e666:	2201      	movs	r2, #1
 800e668:	601a      	str	r2, [r3, #0]
 800e66a:	e007      	b.n	800e67c <xQueueGiveFromISR+0x100>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800e66c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800e670:	3301      	adds	r3, #1
 800e672:	b2db      	uxtb	r3, r3
 800e674:	b25a      	sxtb	r2, r3
 800e676:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e678:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 800e67c:	2301      	movs	r3, #1
 800e67e:	637b      	str	r3, [r7, #52]	@ 0x34
 800e680:	e001      	b.n	800e686 <xQueueGiveFromISR+0x10a>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800e682:	2300      	movs	r3, #0
 800e684:	637b      	str	r3, [r7, #52]	@ 0x34
 800e686:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e688:	60fb      	str	r3, [r7, #12]
	__asm volatile
 800e68a:	68fb      	ldr	r3, [r7, #12]
 800e68c:	f383 8811 	msr	BASEPRI, r3
}
 800e690:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800e692:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 800e694:	4618      	mov	r0, r3
 800e696:	3738      	adds	r7, #56	@ 0x38
 800e698:	46bd      	mov	sp, r7
 800e69a:	bd80      	pop	{r7, pc}

0800e69c <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 800e69c:	b580      	push	{r7, lr}
 800e69e:	b08c      	sub	sp, #48	@ 0x30
 800e6a0:	af00      	add	r7, sp, #0
 800e6a2:	60f8      	str	r0, [r7, #12]
 800e6a4:	60b9      	str	r1, [r7, #8]
 800e6a6:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 800e6a8:	2300      	movs	r3, #0
 800e6aa:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800e6ac:	68fb      	ldr	r3, [r7, #12]
 800e6ae:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800e6b0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e6b2:	2b00      	cmp	r3, #0
 800e6b4:	d10b      	bne.n	800e6ce <xQueueReceive+0x32>
	__asm volatile
 800e6b6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e6ba:	f383 8811 	msr	BASEPRI, r3
 800e6be:	f3bf 8f6f 	isb	sy
 800e6c2:	f3bf 8f4f 	dsb	sy
 800e6c6:	623b      	str	r3, [r7, #32]
}
 800e6c8:	bf00      	nop
 800e6ca:	bf00      	nop
 800e6cc:	e7fd      	b.n	800e6ca <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800e6ce:	68bb      	ldr	r3, [r7, #8]
 800e6d0:	2b00      	cmp	r3, #0
 800e6d2:	d103      	bne.n	800e6dc <xQueueReceive+0x40>
 800e6d4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e6d6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800e6d8:	2b00      	cmp	r3, #0
 800e6da:	d101      	bne.n	800e6e0 <xQueueReceive+0x44>
 800e6dc:	2301      	movs	r3, #1
 800e6de:	e000      	b.n	800e6e2 <xQueueReceive+0x46>
 800e6e0:	2300      	movs	r3, #0
 800e6e2:	2b00      	cmp	r3, #0
 800e6e4:	d10b      	bne.n	800e6fe <xQueueReceive+0x62>
	__asm volatile
 800e6e6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e6ea:	f383 8811 	msr	BASEPRI, r3
 800e6ee:	f3bf 8f6f 	isb	sy
 800e6f2:	f3bf 8f4f 	dsb	sy
 800e6f6:	61fb      	str	r3, [r7, #28]
}
 800e6f8:	bf00      	nop
 800e6fa:	bf00      	nop
 800e6fc:	e7fd      	b.n	800e6fa <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800e6fe:	f001 facd 	bl	800fc9c <xTaskGetSchedulerState>
 800e702:	4603      	mov	r3, r0
 800e704:	2b00      	cmp	r3, #0
 800e706:	d102      	bne.n	800e70e <xQueueReceive+0x72>
 800e708:	687b      	ldr	r3, [r7, #4]
 800e70a:	2b00      	cmp	r3, #0
 800e70c:	d101      	bne.n	800e712 <xQueueReceive+0x76>
 800e70e:	2301      	movs	r3, #1
 800e710:	e000      	b.n	800e714 <xQueueReceive+0x78>
 800e712:	2300      	movs	r3, #0
 800e714:	2b00      	cmp	r3, #0
 800e716:	d10b      	bne.n	800e730 <xQueueReceive+0x94>
	__asm volatile
 800e718:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e71c:	f383 8811 	msr	BASEPRI, r3
 800e720:	f3bf 8f6f 	isb	sy
 800e724:	f3bf 8f4f 	dsb	sy
 800e728:	61bb      	str	r3, [r7, #24]
}
 800e72a:	bf00      	nop
 800e72c:	bf00      	nop
 800e72e:	e7fd      	b.n	800e72c <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800e730:	f002 f922 	bl	8010978 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800e734:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e736:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e738:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800e73a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e73c:	2b00      	cmp	r3, #0
 800e73e:	d01f      	beq.n	800e780 <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800e740:	68b9      	ldr	r1, [r7, #8]
 800e742:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800e744:	f000 fb02 	bl	800ed4c <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800e748:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e74a:	1e5a      	subs	r2, r3, #1
 800e74c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e74e:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800e750:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e752:	691b      	ldr	r3, [r3, #16]
 800e754:	2b00      	cmp	r3, #0
 800e756:	d00f      	beq.n	800e778 <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800e758:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e75a:	3310      	adds	r3, #16
 800e75c:	4618      	mov	r0, r3
 800e75e:	f001 f8c7 	bl	800f8f0 <xTaskRemoveFromEventList>
 800e762:	4603      	mov	r3, r0
 800e764:	2b00      	cmp	r3, #0
 800e766:	d007      	beq.n	800e778 <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800e768:	4b3c      	ldr	r3, [pc, #240]	@ (800e85c <xQueueReceive+0x1c0>)
 800e76a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800e76e:	601a      	str	r2, [r3, #0]
 800e770:	f3bf 8f4f 	dsb	sy
 800e774:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800e778:	f002 f930 	bl	80109dc <vPortExitCritical>
				return pdPASS;
 800e77c:	2301      	movs	r3, #1
 800e77e:	e069      	b.n	800e854 <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800e780:	687b      	ldr	r3, [r7, #4]
 800e782:	2b00      	cmp	r3, #0
 800e784:	d103      	bne.n	800e78e <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800e786:	f002 f929 	bl	80109dc <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800e78a:	2300      	movs	r3, #0
 800e78c:	e062      	b.n	800e854 <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 800e78e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e790:	2b00      	cmp	r3, #0
 800e792:	d106      	bne.n	800e7a2 <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800e794:	f107 0310 	add.w	r3, r7, #16
 800e798:	4618      	mov	r0, r3
 800e79a:	f001 f90d 	bl	800f9b8 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800e79e:	2301      	movs	r3, #1
 800e7a0:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800e7a2:	f002 f91b 	bl	80109dc <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800e7a6:	f000 fe63 	bl	800f470 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800e7aa:	f002 f8e5 	bl	8010978 <vPortEnterCritical>
 800e7ae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e7b0:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800e7b4:	b25b      	sxtb	r3, r3
 800e7b6:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e7ba:	d103      	bne.n	800e7c4 <xQueueReceive+0x128>
 800e7bc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e7be:	2200      	movs	r2, #0
 800e7c0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800e7c4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e7c6:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800e7ca:	b25b      	sxtb	r3, r3
 800e7cc:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e7d0:	d103      	bne.n	800e7da <xQueueReceive+0x13e>
 800e7d2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e7d4:	2200      	movs	r2, #0
 800e7d6:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800e7da:	f002 f8ff 	bl	80109dc <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800e7de:	1d3a      	adds	r2, r7, #4
 800e7e0:	f107 0310 	add.w	r3, r7, #16
 800e7e4:	4611      	mov	r1, r2
 800e7e6:	4618      	mov	r0, r3
 800e7e8:	f001 f8fc 	bl	800f9e4 <xTaskCheckForTimeOut>
 800e7ec:	4603      	mov	r3, r0
 800e7ee:	2b00      	cmp	r3, #0
 800e7f0:	d123      	bne.n	800e83a <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800e7f2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800e7f4:	f000 fb22 	bl	800ee3c <prvIsQueueEmpty>
 800e7f8:	4603      	mov	r3, r0
 800e7fa:	2b00      	cmp	r3, #0
 800e7fc:	d017      	beq.n	800e82e <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800e7fe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e800:	3324      	adds	r3, #36	@ 0x24
 800e802:	687a      	ldr	r2, [r7, #4]
 800e804:	4611      	mov	r1, r2
 800e806:	4618      	mov	r0, r3
 800e808:	f001 f820 	bl	800f84c <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800e80c:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800e80e:	f000 fac3 	bl	800ed98 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800e812:	f000 fe3b 	bl	800f48c <xTaskResumeAll>
 800e816:	4603      	mov	r3, r0
 800e818:	2b00      	cmp	r3, #0
 800e81a:	d189      	bne.n	800e730 <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 800e81c:	4b0f      	ldr	r3, [pc, #60]	@ (800e85c <xQueueReceive+0x1c0>)
 800e81e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800e822:	601a      	str	r2, [r3, #0]
 800e824:	f3bf 8f4f 	dsb	sy
 800e828:	f3bf 8f6f 	isb	sy
 800e82c:	e780      	b.n	800e730 <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 800e82e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800e830:	f000 fab2 	bl	800ed98 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800e834:	f000 fe2a 	bl	800f48c <xTaskResumeAll>
 800e838:	e77a      	b.n	800e730 <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 800e83a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800e83c:	f000 faac 	bl	800ed98 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800e840:	f000 fe24 	bl	800f48c <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800e844:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800e846:	f000 faf9 	bl	800ee3c <prvIsQueueEmpty>
 800e84a:	4603      	mov	r3, r0
 800e84c:	2b00      	cmp	r3, #0
 800e84e:	f43f af6f 	beq.w	800e730 <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800e852:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800e854:	4618      	mov	r0, r3
 800e856:	3730      	adds	r7, #48	@ 0x30
 800e858:	46bd      	mov	sp, r7
 800e85a:	bd80      	pop	{r7, pc}
 800e85c:	e000ed04 	.word	0xe000ed04

0800e860 <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 800e860:	b580      	push	{r7, lr}
 800e862:	b08e      	sub	sp, #56	@ 0x38
 800e864:	af00      	add	r7, sp, #0
 800e866:	6078      	str	r0, [r7, #4]
 800e868:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 800e86a:	2300      	movs	r3, #0
 800e86c:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800e86e:	687b      	ldr	r3, [r7, #4]
 800e870:	62fb      	str	r3, [r7, #44]	@ 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 800e872:	2300      	movs	r3, #0
 800e874:	633b      	str	r3, [r7, #48]	@ 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800e876:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e878:	2b00      	cmp	r3, #0
 800e87a:	d10b      	bne.n	800e894 <xQueueSemaphoreTake+0x34>
	__asm volatile
 800e87c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e880:	f383 8811 	msr	BASEPRI, r3
 800e884:	f3bf 8f6f 	isb	sy
 800e888:	f3bf 8f4f 	dsb	sy
 800e88c:	623b      	str	r3, [r7, #32]
}
 800e88e:	bf00      	nop
 800e890:	bf00      	nop
 800e892:	e7fd      	b.n	800e890 <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 800e894:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e896:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800e898:	2b00      	cmp	r3, #0
 800e89a:	d00b      	beq.n	800e8b4 <xQueueSemaphoreTake+0x54>
	__asm volatile
 800e89c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e8a0:	f383 8811 	msr	BASEPRI, r3
 800e8a4:	f3bf 8f6f 	isb	sy
 800e8a8:	f3bf 8f4f 	dsb	sy
 800e8ac:	61fb      	str	r3, [r7, #28]
}
 800e8ae:	bf00      	nop
 800e8b0:	bf00      	nop
 800e8b2:	e7fd      	b.n	800e8b0 <xQueueSemaphoreTake+0x50>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800e8b4:	f001 f9f2 	bl	800fc9c <xTaskGetSchedulerState>
 800e8b8:	4603      	mov	r3, r0
 800e8ba:	2b00      	cmp	r3, #0
 800e8bc:	d102      	bne.n	800e8c4 <xQueueSemaphoreTake+0x64>
 800e8be:	683b      	ldr	r3, [r7, #0]
 800e8c0:	2b00      	cmp	r3, #0
 800e8c2:	d101      	bne.n	800e8c8 <xQueueSemaphoreTake+0x68>
 800e8c4:	2301      	movs	r3, #1
 800e8c6:	e000      	b.n	800e8ca <xQueueSemaphoreTake+0x6a>
 800e8c8:	2300      	movs	r3, #0
 800e8ca:	2b00      	cmp	r3, #0
 800e8cc:	d10b      	bne.n	800e8e6 <xQueueSemaphoreTake+0x86>
	__asm volatile
 800e8ce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e8d2:	f383 8811 	msr	BASEPRI, r3
 800e8d6:	f3bf 8f6f 	isb	sy
 800e8da:	f3bf 8f4f 	dsb	sy
 800e8de:	61bb      	str	r3, [r7, #24]
}
 800e8e0:	bf00      	nop
 800e8e2:	bf00      	nop
 800e8e4:	e7fd      	b.n	800e8e2 <xQueueSemaphoreTake+0x82>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800e8e6:	f002 f847 	bl	8010978 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 800e8ea:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e8ec:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e8ee:	62bb      	str	r3, [r7, #40]	@ 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 800e8f0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e8f2:	2b00      	cmp	r3, #0
 800e8f4:	d024      	beq.n	800e940 <xQueueSemaphoreTake+0xe0>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 800e8f6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e8f8:	1e5a      	subs	r2, r3, #1
 800e8fa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e8fc:	639a      	str	r2, [r3, #56]	@ 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800e8fe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e900:	681b      	ldr	r3, [r3, #0]
 800e902:	2b00      	cmp	r3, #0
 800e904:	d104      	bne.n	800e910 <xQueueSemaphoreTake+0xb0>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 800e906:	f001 fb43 	bl	800ff90 <pvTaskIncrementMutexHeldCount>
 800e90a:	4602      	mov	r2, r0
 800e90c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e90e:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800e910:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e912:	691b      	ldr	r3, [r3, #16]
 800e914:	2b00      	cmp	r3, #0
 800e916:	d00f      	beq.n	800e938 <xQueueSemaphoreTake+0xd8>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800e918:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e91a:	3310      	adds	r3, #16
 800e91c:	4618      	mov	r0, r3
 800e91e:	f000 ffe7 	bl	800f8f0 <xTaskRemoveFromEventList>
 800e922:	4603      	mov	r3, r0
 800e924:	2b00      	cmp	r3, #0
 800e926:	d007      	beq.n	800e938 <xQueueSemaphoreTake+0xd8>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800e928:	4b54      	ldr	r3, [pc, #336]	@ (800ea7c <xQueueSemaphoreTake+0x21c>)
 800e92a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800e92e:	601a      	str	r2, [r3, #0]
 800e930:	f3bf 8f4f 	dsb	sy
 800e934:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800e938:	f002 f850 	bl	80109dc <vPortExitCritical>
				return pdPASS;
 800e93c:	2301      	movs	r3, #1
 800e93e:	e098      	b.n	800ea72 <xQueueSemaphoreTake+0x212>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800e940:	683b      	ldr	r3, [r7, #0]
 800e942:	2b00      	cmp	r3, #0
 800e944:	d112      	bne.n	800e96c <xQueueSemaphoreTake+0x10c>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 800e946:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e948:	2b00      	cmp	r3, #0
 800e94a:	d00b      	beq.n	800e964 <xQueueSemaphoreTake+0x104>
	__asm volatile
 800e94c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e950:	f383 8811 	msr	BASEPRI, r3
 800e954:	f3bf 8f6f 	isb	sy
 800e958:	f3bf 8f4f 	dsb	sy
 800e95c:	617b      	str	r3, [r7, #20]
}
 800e95e:	bf00      	nop
 800e960:	bf00      	nop
 800e962:	e7fd      	b.n	800e960 <xQueueSemaphoreTake+0x100>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 800e964:	f002 f83a 	bl	80109dc <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800e968:	2300      	movs	r3, #0
 800e96a:	e082      	b.n	800ea72 <xQueueSemaphoreTake+0x212>
				}
				else if( xEntryTimeSet == pdFALSE )
 800e96c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e96e:	2b00      	cmp	r3, #0
 800e970:	d106      	bne.n	800e980 <xQueueSemaphoreTake+0x120>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800e972:	f107 030c 	add.w	r3, r7, #12
 800e976:	4618      	mov	r0, r3
 800e978:	f001 f81e 	bl	800f9b8 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800e97c:	2301      	movs	r3, #1
 800e97e:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800e980:	f002 f82c 	bl	80109dc <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 800e984:	f000 fd74 	bl	800f470 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800e988:	f001 fff6 	bl	8010978 <vPortEnterCritical>
 800e98c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e98e:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800e992:	b25b      	sxtb	r3, r3
 800e994:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e998:	d103      	bne.n	800e9a2 <xQueueSemaphoreTake+0x142>
 800e99a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e99c:	2200      	movs	r2, #0
 800e99e:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800e9a2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e9a4:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800e9a8:	b25b      	sxtb	r3, r3
 800e9aa:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e9ae:	d103      	bne.n	800e9b8 <xQueueSemaphoreTake+0x158>
 800e9b0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e9b2:	2200      	movs	r2, #0
 800e9b4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800e9b8:	f002 f810 	bl	80109dc <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800e9bc:	463a      	mov	r2, r7
 800e9be:	f107 030c 	add.w	r3, r7, #12
 800e9c2:	4611      	mov	r1, r2
 800e9c4:	4618      	mov	r0, r3
 800e9c6:	f001 f80d 	bl	800f9e4 <xTaskCheckForTimeOut>
 800e9ca:	4603      	mov	r3, r0
 800e9cc:	2b00      	cmp	r3, #0
 800e9ce:	d132      	bne.n	800ea36 <xQueueSemaphoreTake+0x1d6>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800e9d0:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800e9d2:	f000 fa33 	bl	800ee3c <prvIsQueueEmpty>
 800e9d6:	4603      	mov	r3, r0
 800e9d8:	2b00      	cmp	r3, #0
 800e9da:	d026      	beq.n	800ea2a <xQueueSemaphoreTake+0x1ca>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800e9dc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e9de:	681b      	ldr	r3, [r3, #0]
 800e9e0:	2b00      	cmp	r3, #0
 800e9e2:	d109      	bne.n	800e9f8 <xQueueSemaphoreTake+0x198>
					{
						taskENTER_CRITICAL();
 800e9e4:	f001 ffc8 	bl	8010978 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 800e9e8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e9ea:	689b      	ldr	r3, [r3, #8]
 800e9ec:	4618      	mov	r0, r3
 800e9ee:	f001 f973 	bl	800fcd8 <xTaskPriorityInherit>
 800e9f2:	6338      	str	r0, [r7, #48]	@ 0x30
						}
						taskEXIT_CRITICAL();
 800e9f4:	f001 fff2 	bl	80109dc <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800e9f8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e9fa:	3324      	adds	r3, #36	@ 0x24
 800e9fc:	683a      	ldr	r2, [r7, #0]
 800e9fe:	4611      	mov	r1, r2
 800ea00:	4618      	mov	r0, r3
 800ea02:	f000 ff23 	bl	800f84c <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800ea06:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800ea08:	f000 f9c6 	bl	800ed98 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800ea0c:	f000 fd3e 	bl	800f48c <xTaskResumeAll>
 800ea10:	4603      	mov	r3, r0
 800ea12:	2b00      	cmp	r3, #0
 800ea14:	f47f af67 	bne.w	800e8e6 <xQueueSemaphoreTake+0x86>
				{
					portYIELD_WITHIN_API();
 800ea18:	4b18      	ldr	r3, [pc, #96]	@ (800ea7c <xQueueSemaphoreTake+0x21c>)
 800ea1a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800ea1e:	601a      	str	r2, [r3, #0]
 800ea20:	f3bf 8f4f 	dsb	sy
 800ea24:	f3bf 8f6f 	isb	sy
 800ea28:	e75d      	b.n	800e8e6 <xQueueSemaphoreTake+0x86>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 800ea2a:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800ea2c:	f000 f9b4 	bl	800ed98 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800ea30:	f000 fd2c 	bl	800f48c <xTaskResumeAll>
 800ea34:	e757      	b.n	800e8e6 <xQueueSemaphoreTake+0x86>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 800ea36:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800ea38:	f000 f9ae 	bl	800ed98 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800ea3c:	f000 fd26 	bl	800f48c <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800ea40:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800ea42:	f000 f9fb 	bl	800ee3c <prvIsQueueEmpty>
 800ea46:	4603      	mov	r3, r0
 800ea48:	2b00      	cmp	r3, #0
 800ea4a:	f43f af4c 	beq.w	800e8e6 <xQueueSemaphoreTake+0x86>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 800ea4e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ea50:	2b00      	cmp	r3, #0
 800ea52:	d00d      	beq.n	800ea70 <xQueueSemaphoreTake+0x210>
					{
						taskENTER_CRITICAL();
 800ea54:	f001 ff90 	bl	8010978 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 800ea58:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800ea5a:	f000 f8f5 	bl	800ec48 <prvGetDisinheritPriorityAfterTimeout>
 800ea5e:	6278      	str	r0, [r7, #36]	@ 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 800ea60:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ea62:	689b      	ldr	r3, [r3, #8]
 800ea64:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800ea66:	4618      	mov	r0, r3
 800ea68:	f001 fa0e 	bl	800fe88 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 800ea6c:	f001 ffb6 	bl	80109dc <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800ea70:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800ea72:	4618      	mov	r0, r3
 800ea74:	3738      	adds	r7, #56	@ 0x38
 800ea76:	46bd      	mov	sp, r7
 800ea78:	bd80      	pop	{r7, pc}
 800ea7a:	bf00      	nop
 800ea7c:	e000ed04 	.word	0xe000ed04

0800ea80 <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 800ea80:	b580      	push	{r7, lr}
 800ea82:	b08e      	sub	sp, #56	@ 0x38
 800ea84:	af00      	add	r7, sp, #0
 800ea86:	60f8      	str	r0, [r7, #12]
 800ea88:	60b9      	str	r1, [r7, #8]
 800ea8a:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800ea8c:	68fb      	ldr	r3, [r7, #12]
 800ea8e:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 800ea90:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ea92:	2b00      	cmp	r3, #0
 800ea94:	d10b      	bne.n	800eaae <xQueueReceiveFromISR+0x2e>
	__asm volatile
 800ea96:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ea9a:	f383 8811 	msr	BASEPRI, r3
 800ea9e:	f3bf 8f6f 	isb	sy
 800eaa2:	f3bf 8f4f 	dsb	sy
 800eaa6:	623b      	str	r3, [r7, #32]
}
 800eaa8:	bf00      	nop
 800eaaa:	bf00      	nop
 800eaac:	e7fd      	b.n	800eaaa <xQueueReceiveFromISR+0x2a>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800eaae:	68bb      	ldr	r3, [r7, #8]
 800eab0:	2b00      	cmp	r3, #0
 800eab2:	d103      	bne.n	800eabc <xQueueReceiveFromISR+0x3c>
 800eab4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800eab6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800eab8:	2b00      	cmp	r3, #0
 800eaba:	d101      	bne.n	800eac0 <xQueueReceiveFromISR+0x40>
 800eabc:	2301      	movs	r3, #1
 800eabe:	e000      	b.n	800eac2 <xQueueReceiveFromISR+0x42>
 800eac0:	2300      	movs	r3, #0
 800eac2:	2b00      	cmp	r3, #0
 800eac4:	d10b      	bne.n	800eade <xQueueReceiveFromISR+0x5e>
	__asm volatile
 800eac6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800eaca:	f383 8811 	msr	BASEPRI, r3
 800eace:	f3bf 8f6f 	isb	sy
 800ead2:	f3bf 8f4f 	dsb	sy
 800ead6:	61fb      	str	r3, [r7, #28]
}
 800ead8:	bf00      	nop
 800eada:	bf00      	nop
 800eadc:	e7fd      	b.n	800eada <xQueueReceiveFromISR+0x5a>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800eade:	f002 f82b 	bl	8010b38 <vPortValidateInterruptPriority>
	__asm volatile
 800eae2:	f3ef 8211 	mrs	r2, BASEPRI
 800eae6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800eaea:	f383 8811 	msr	BASEPRI, r3
 800eaee:	f3bf 8f6f 	isb	sy
 800eaf2:	f3bf 8f4f 	dsb	sy
 800eaf6:	61ba      	str	r2, [r7, #24]
 800eaf8:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 800eafa:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800eafc:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800eafe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800eb00:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800eb02:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800eb04:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800eb06:	2b00      	cmp	r3, #0
 800eb08:	d02f      	beq.n	800eb6a <xQueueReceiveFromISR+0xea>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 800eb0a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800eb0c:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800eb10:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 800eb14:	68b9      	ldr	r1, [r7, #8]
 800eb16:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800eb18:	f000 f918 	bl	800ed4c <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800eb1c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800eb1e:	1e5a      	subs	r2, r3, #1
 800eb20:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800eb22:	639a      	str	r2, [r3, #56]	@ 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 800eb24:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 800eb28:	f1b3 3fff 	cmp.w	r3, #4294967295
 800eb2c:	d112      	bne.n	800eb54 <xQueueReceiveFromISR+0xd4>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800eb2e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800eb30:	691b      	ldr	r3, [r3, #16]
 800eb32:	2b00      	cmp	r3, #0
 800eb34:	d016      	beq.n	800eb64 <xQueueReceiveFromISR+0xe4>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800eb36:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800eb38:	3310      	adds	r3, #16
 800eb3a:	4618      	mov	r0, r3
 800eb3c:	f000 fed8 	bl	800f8f0 <xTaskRemoveFromEventList>
 800eb40:	4603      	mov	r3, r0
 800eb42:	2b00      	cmp	r3, #0
 800eb44:	d00e      	beq.n	800eb64 <xQueueReceiveFromISR+0xe4>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 800eb46:	687b      	ldr	r3, [r7, #4]
 800eb48:	2b00      	cmp	r3, #0
 800eb4a:	d00b      	beq.n	800eb64 <xQueueReceiveFromISR+0xe4>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 800eb4c:	687b      	ldr	r3, [r7, #4]
 800eb4e:	2201      	movs	r2, #1
 800eb50:	601a      	str	r2, [r3, #0]
 800eb52:	e007      	b.n	800eb64 <xQueueReceiveFromISR+0xe4>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 800eb54:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800eb58:	3301      	adds	r3, #1
 800eb5a:	b2db      	uxtb	r3, r3
 800eb5c:	b25a      	sxtb	r2, r3
 800eb5e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800eb60:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
			}

			xReturn = pdPASS;
 800eb64:	2301      	movs	r3, #1
 800eb66:	637b      	str	r3, [r7, #52]	@ 0x34
 800eb68:	e001      	b.n	800eb6e <xQueueReceiveFromISR+0xee>
		}
		else
		{
			xReturn = pdFAIL;
 800eb6a:	2300      	movs	r3, #0
 800eb6c:	637b      	str	r3, [r7, #52]	@ 0x34
 800eb6e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800eb70:	613b      	str	r3, [r7, #16]
	__asm volatile
 800eb72:	693b      	ldr	r3, [r7, #16]
 800eb74:	f383 8811 	msr	BASEPRI, r3
}
 800eb78:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800eb7a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 800eb7c:	4618      	mov	r0, r3
 800eb7e:	3738      	adds	r7, #56	@ 0x38
 800eb80:	46bd      	mov	sp, r7
 800eb82:	bd80      	pop	{r7, pc}

0800eb84 <uxQueueMessagesWaiting>:
	return xReturn;
}
/*-----------------------------------------------------------*/

UBaseType_t uxQueueMessagesWaiting( const QueueHandle_t xQueue )
{
 800eb84:	b580      	push	{r7, lr}
 800eb86:	b084      	sub	sp, #16
 800eb88:	af00      	add	r7, sp, #0
 800eb8a:	6078      	str	r0, [r7, #4]
UBaseType_t uxReturn;

	configASSERT( xQueue );
 800eb8c:	687b      	ldr	r3, [r7, #4]
 800eb8e:	2b00      	cmp	r3, #0
 800eb90:	d10b      	bne.n	800ebaa <uxQueueMessagesWaiting+0x26>
	__asm volatile
 800eb92:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800eb96:	f383 8811 	msr	BASEPRI, r3
 800eb9a:	f3bf 8f6f 	isb	sy
 800eb9e:	f3bf 8f4f 	dsb	sy
 800eba2:	60bb      	str	r3, [r7, #8]
}
 800eba4:	bf00      	nop
 800eba6:	bf00      	nop
 800eba8:	e7fd      	b.n	800eba6 <uxQueueMessagesWaiting+0x22>

	taskENTER_CRITICAL();
 800ebaa:	f001 fee5 	bl	8010978 <vPortEnterCritical>
	{
		uxReturn = ( ( Queue_t * ) xQueue )->uxMessagesWaiting;
 800ebae:	687b      	ldr	r3, [r7, #4]
 800ebb0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ebb2:	60fb      	str	r3, [r7, #12]
	}
	taskEXIT_CRITICAL();
 800ebb4:	f001 ff12 	bl	80109dc <vPortExitCritical>

	return uxReturn;
 800ebb8:	68fb      	ldr	r3, [r7, #12]
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
 800ebba:	4618      	mov	r0, r3
 800ebbc:	3710      	adds	r7, #16
 800ebbe:	46bd      	mov	sp, r7
 800ebc0:	bd80      	pop	{r7, pc}

0800ebc2 <uxQueueMessagesWaitingFromISR>:
	return uxReturn;
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
/*-----------------------------------------------------------*/

UBaseType_t uxQueueMessagesWaitingFromISR( const QueueHandle_t xQueue )
{
 800ebc2:	b480      	push	{r7}
 800ebc4:	b087      	sub	sp, #28
 800ebc6:	af00      	add	r7, sp, #0
 800ebc8:	6078      	str	r0, [r7, #4]
UBaseType_t uxReturn;
Queue_t * const pxQueue = xQueue;
 800ebca:	687b      	ldr	r3, [r7, #4]
 800ebcc:	617b      	str	r3, [r7, #20]

	configASSERT( pxQueue );
 800ebce:	697b      	ldr	r3, [r7, #20]
 800ebd0:	2b00      	cmp	r3, #0
 800ebd2:	d10b      	bne.n	800ebec <uxQueueMessagesWaitingFromISR+0x2a>
	__asm volatile
 800ebd4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ebd8:	f383 8811 	msr	BASEPRI, r3
 800ebdc:	f3bf 8f6f 	isb	sy
 800ebe0:	f3bf 8f4f 	dsb	sy
 800ebe4:	60fb      	str	r3, [r7, #12]
}
 800ebe6:	bf00      	nop
 800ebe8:	bf00      	nop
 800ebea:	e7fd      	b.n	800ebe8 <uxQueueMessagesWaitingFromISR+0x26>
	uxReturn = pxQueue->uxMessagesWaiting;
 800ebec:	697b      	ldr	r3, [r7, #20]
 800ebee:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ebf0:	613b      	str	r3, [r7, #16]

	return uxReturn;
 800ebf2:	693b      	ldr	r3, [r7, #16]
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
 800ebf4:	4618      	mov	r0, r3
 800ebf6:	371c      	adds	r7, #28
 800ebf8:	46bd      	mov	sp, r7
 800ebfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ebfe:	4770      	bx	lr

0800ec00 <vQueueDelete>:
/*-----------------------------------------------------------*/

void vQueueDelete( QueueHandle_t xQueue )
{
 800ec00:	b580      	push	{r7, lr}
 800ec02:	b084      	sub	sp, #16
 800ec04:	af00      	add	r7, sp, #0
 800ec06:	6078      	str	r0, [r7, #4]
Queue_t * const pxQueue = xQueue;
 800ec08:	687b      	ldr	r3, [r7, #4]
 800ec0a:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800ec0c:	68fb      	ldr	r3, [r7, #12]
 800ec0e:	2b00      	cmp	r3, #0
 800ec10:	d10b      	bne.n	800ec2a <vQueueDelete+0x2a>
	__asm volatile
 800ec12:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ec16:	f383 8811 	msr	BASEPRI, r3
 800ec1a:	f3bf 8f6f 	isb	sy
 800ec1e:	f3bf 8f4f 	dsb	sy
 800ec22:	60bb      	str	r3, [r7, #8]
}
 800ec24:	bf00      	nop
 800ec26:	bf00      	nop
 800ec28:	e7fd      	b.n	800ec26 <vQueueDelete+0x26>
	traceQUEUE_DELETE( pxQueue );

	#if ( configQUEUE_REGISTRY_SIZE > 0 )
	{
		vQueueUnregisterQueue( pxQueue );
 800ec2a:	68f8      	ldr	r0, [r7, #12]
 800ec2c:	f000 f95e 	bl	800eeec <vQueueUnregisterQueue>
	}
	#elif( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )
	{
		/* The queue could have been allocated statically or dynamically, so
		check before attempting to free the memory. */
		if( pxQueue->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
 800ec30:	68fb      	ldr	r3, [r7, #12]
 800ec32:	f893 3046 	ldrb.w	r3, [r3, #70]	@ 0x46
 800ec36:	2b00      	cmp	r3, #0
 800ec38:	d102      	bne.n	800ec40 <vQueueDelete+0x40>
		{
			vPortFree( pxQueue );
 800ec3a:	68f8      	ldr	r0, [r7, #12]
 800ec3c:	f002 f88c 	bl	8010d58 <vPortFree>
		/* The queue must have been statically allocated, so is not going to be
		deleted.  Avoid compiler warnings about the unused parameter. */
		( void ) pxQueue;
	}
	#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
}
 800ec40:	bf00      	nop
 800ec42:	3710      	adds	r7, #16
 800ec44:	46bd      	mov	sp, r7
 800ec46:	bd80      	pop	{r7, pc}

0800ec48 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 800ec48:	b480      	push	{r7}
 800ec4a:	b085      	sub	sp, #20
 800ec4c:	af00      	add	r7, sp, #0
 800ec4e:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 800ec50:	687b      	ldr	r3, [r7, #4]
 800ec52:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ec54:	2b00      	cmp	r3, #0
 800ec56:	d006      	beq.n	800ec66 <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 800ec58:	687b      	ldr	r3, [r7, #4]
 800ec5a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ec5c:	681b      	ldr	r3, [r3, #0]
 800ec5e:	f1c3 0338 	rsb	r3, r3, #56	@ 0x38
 800ec62:	60fb      	str	r3, [r7, #12]
 800ec64:	e001      	b.n	800ec6a <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 800ec66:	2300      	movs	r3, #0
 800ec68:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 800ec6a:	68fb      	ldr	r3, [r7, #12]
	}
 800ec6c:	4618      	mov	r0, r3
 800ec6e:	3714      	adds	r7, #20
 800ec70:	46bd      	mov	sp, r7
 800ec72:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ec76:	4770      	bx	lr

0800ec78 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 800ec78:	b580      	push	{r7, lr}
 800ec7a:	b086      	sub	sp, #24
 800ec7c:	af00      	add	r7, sp, #0
 800ec7e:	60f8      	str	r0, [r7, #12]
 800ec80:	60b9      	str	r1, [r7, #8]
 800ec82:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 800ec84:	2300      	movs	r3, #0
 800ec86:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800ec88:	68fb      	ldr	r3, [r7, #12]
 800ec8a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ec8c:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800ec8e:	68fb      	ldr	r3, [r7, #12]
 800ec90:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ec92:	2b00      	cmp	r3, #0
 800ec94:	d10d      	bne.n	800ecb2 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800ec96:	68fb      	ldr	r3, [r7, #12]
 800ec98:	681b      	ldr	r3, [r3, #0]
 800ec9a:	2b00      	cmp	r3, #0
 800ec9c:	d14d      	bne.n	800ed3a <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800ec9e:	68fb      	ldr	r3, [r7, #12]
 800eca0:	689b      	ldr	r3, [r3, #8]
 800eca2:	4618      	mov	r0, r3
 800eca4:	f001 f880 	bl	800fda8 <xTaskPriorityDisinherit>
 800eca8:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800ecaa:	68fb      	ldr	r3, [r7, #12]
 800ecac:	2200      	movs	r2, #0
 800ecae:	609a      	str	r2, [r3, #8]
 800ecb0:	e043      	b.n	800ed3a <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800ecb2:	687b      	ldr	r3, [r7, #4]
 800ecb4:	2b00      	cmp	r3, #0
 800ecb6:	d119      	bne.n	800ecec <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800ecb8:	68fb      	ldr	r3, [r7, #12]
 800ecba:	6858      	ldr	r0, [r3, #4]
 800ecbc:	68fb      	ldr	r3, [r7, #12]
 800ecbe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ecc0:	461a      	mov	r2, r3
 800ecc2:	68b9      	ldr	r1, [r7, #8]
 800ecc4:	f00f ff5d 	bl	801eb82 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800ecc8:	68fb      	ldr	r3, [r7, #12]
 800ecca:	685a      	ldr	r2, [r3, #4]
 800eccc:	68fb      	ldr	r3, [r7, #12]
 800ecce:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ecd0:	441a      	add	r2, r3
 800ecd2:	68fb      	ldr	r3, [r7, #12]
 800ecd4:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800ecd6:	68fb      	ldr	r3, [r7, #12]
 800ecd8:	685a      	ldr	r2, [r3, #4]
 800ecda:	68fb      	ldr	r3, [r7, #12]
 800ecdc:	689b      	ldr	r3, [r3, #8]
 800ecde:	429a      	cmp	r2, r3
 800ece0:	d32b      	bcc.n	800ed3a <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800ece2:	68fb      	ldr	r3, [r7, #12]
 800ece4:	681a      	ldr	r2, [r3, #0]
 800ece6:	68fb      	ldr	r3, [r7, #12]
 800ece8:	605a      	str	r2, [r3, #4]
 800ecea:	e026      	b.n	800ed3a <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 800ecec:	68fb      	ldr	r3, [r7, #12]
 800ecee:	68d8      	ldr	r0, [r3, #12]
 800ecf0:	68fb      	ldr	r3, [r7, #12]
 800ecf2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ecf4:	461a      	mov	r2, r3
 800ecf6:	68b9      	ldr	r1, [r7, #8]
 800ecf8:	f00f ff43 	bl	801eb82 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 800ecfc:	68fb      	ldr	r3, [r7, #12]
 800ecfe:	68da      	ldr	r2, [r3, #12]
 800ed00:	68fb      	ldr	r3, [r7, #12]
 800ed02:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ed04:	425b      	negs	r3, r3
 800ed06:	441a      	add	r2, r3
 800ed08:	68fb      	ldr	r3, [r7, #12]
 800ed0a:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800ed0c:	68fb      	ldr	r3, [r7, #12]
 800ed0e:	68da      	ldr	r2, [r3, #12]
 800ed10:	68fb      	ldr	r3, [r7, #12]
 800ed12:	681b      	ldr	r3, [r3, #0]
 800ed14:	429a      	cmp	r2, r3
 800ed16:	d207      	bcs.n	800ed28 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 800ed18:	68fb      	ldr	r3, [r7, #12]
 800ed1a:	689a      	ldr	r2, [r3, #8]
 800ed1c:	68fb      	ldr	r3, [r7, #12]
 800ed1e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ed20:	425b      	negs	r3, r3
 800ed22:	441a      	add	r2, r3
 800ed24:	68fb      	ldr	r3, [r7, #12]
 800ed26:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 800ed28:	687b      	ldr	r3, [r7, #4]
 800ed2a:	2b02      	cmp	r3, #2
 800ed2c:	d105      	bne.n	800ed3a <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800ed2e:	693b      	ldr	r3, [r7, #16]
 800ed30:	2b00      	cmp	r3, #0
 800ed32:	d002      	beq.n	800ed3a <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 800ed34:	693b      	ldr	r3, [r7, #16]
 800ed36:	3b01      	subs	r3, #1
 800ed38:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800ed3a:	693b      	ldr	r3, [r7, #16]
 800ed3c:	1c5a      	adds	r2, r3, #1
 800ed3e:	68fb      	ldr	r3, [r7, #12]
 800ed40:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 800ed42:	697b      	ldr	r3, [r7, #20]
}
 800ed44:	4618      	mov	r0, r3
 800ed46:	3718      	adds	r7, #24
 800ed48:	46bd      	mov	sp, r7
 800ed4a:	bd80      	pop	{r7, pc}

0800ed4c <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 800ed4c:	b580      	push	{r7, lr}
 800ed4e:	b082      	sub	sp, #8
 800ed50:	af00      	add	r7, sp, #0
 800ed52:	6078      	str	r0, [r7, #4]
 800ed54:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800ed56:	687b      	ldr	r3, [r7, #4]
 800ed58:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ed5a:	2b00      	cmp	r3, #0
 800ed5c:	d018      	beq.n	800ed90 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800ed5e:	687b      	ldr	r3, [r7, #4]
 800ed60:	68da      	ldr	r2, [r3, #12]
 800ed62:	687b      	ldr	r3, [r7, #4]
 800ed64:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ed66:	441a      	add	r2, r3
 800ed68:	687b      	ldr	r3, [r7, #4]
 800ed6a:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800ed6c:	687b      	ldr	r3, [r7, #4]
 800ed6e:	68da      	ldr	r2, [r3, #12]
 800ed70:	687b      	ldr	r3, [r7, #4]
 800ed72:	689b      	ldr	r3, [r3, #8]
 800ed74:	429a      	cmp	r2, r3
 800ed76:	d303      	bcc.n	800ed80 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 800ed78:	687b      	ldr	r3, [r7, #4]
 800ed7a:	681a      	ldr	r2, [r3, #0]
 800ed7c:	687b      	ldr	r3, [r7, #4]
 800ed7e:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800ed80:	687b      	ldr	r3, [r7, #4]
 800ed82:	68d9      	ldr	r1, [r3, #12]
 800ed84:	687b      	ldr	r3, [r7, #4]
 800ed86:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ed88:	461a      	mov	r2, r3
 800ed8a:	6838      	ldr	r0, [r7, #0]
 800ed8c:	f00f fef9 	bl	801eb82 <memcpy>
	}
}
 800ed90:	bf00      	nop
 800ed92:	3708      	adds	r7, #8
 800ed94:	46bd      	mov	sp, r7
 800ed96:	bd80      	pop	{r7, pc}

0800ed98 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800ed98:	b580      	push	{r7, lr}
 800ed9a:	b084      	sub	sp, #16
 800ed9c:	af00      	add	r7, sp, #0
 800ed9e:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 800eda0:	f001 fdea 	bl	8010978 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 800eda4:	687b      	ldr	r3, [r7, #4]
 800eda6:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800edaa:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800edac:	e011      	b.n	800edd2 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800edae:	687b      	ldr	r3, [r7, #4]
 800edb0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800edb2:	2b00      	cmp	r3, #0
 800edb4:	d012      	beq.n	800eddc <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800edb6:	687b      	ldr	r3, [r7, #4]
 800edb8:	3324      	adds	r3, #36	@ 0x24
 800edba:	4618      	mov	r0, r3
 800edbc:	f000 fd98 	bl	800f8f0 <xTaskRemoveFromEventList>
 800edc0:	4603      	mov	r3, r0
 800edc2:	2b00      	cmp	r3, #0
 800edc4:	d001      	beq.n	800edca <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800edc6:	f000 fe71 	bl	800faac <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800edca:	7bfb      	ldrb	r3, [r7, #15]
 800edcc:	3b01      	subs	r3, #1
 800edce:	b2db      	uxtb	r3, r3
 800edd0:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800edd2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800edd6:	2b00      	cmp	r3, #0
 800edd8:	dce9      	bgt.n	800edae <prvUnlockQueue+0x16>
 800edda:	e000      	b.n	800edde <prvUnlockQueue+0x46>
					break;
 800eddc:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800edde:	687b      	ldr	r3, [r7, #4]
 800ede0:	22ff      	movs	r2, #255	@ 0xff
 800ede2:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 800ede6:	f001 fdf9 	bl	80109dc <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800edea:	f001 fdc5 	bl	8010978 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800edee:	687b      	ldr	r3, [r7, #4]
 800edf0:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800edf4:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800edf6:	e011      	b.n	800ee1c <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800edf8:	687b      	ldr	r3, [r7, #4]
 800edfa:	691b      	ldr	r3, [r3, #16]
 800edfc:	2b00      	cmp	r3, #0
 800edfe:	d012      	beq.n	800ee26 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800ee00:	687b      	ldr	r3, [r7, #4]
 800ee02:	3310      	adds	r3, #16
 800ee04:	4618      	mov	r0, r3
 800ee06:	f000 fd73 	bl	800f8f0 <xTaskRemoveFromEventList>
 800ee0a:	4603      	mov	r3, r0
 800ee0c:	2b00      	cmp	r3, #0
 800ee0e:	d001      	beq.n	800ee14 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 800ee10:	f000 fe4c 	bl	800faac <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 800ee14:	7bbb      	ldrb	r3, [r7, #14]
 800ee16:	3b01      	subs	r3, #1
 800ee18:	b2db      	uxtb	r3, r3
 800ee1a:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800ee1c:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800ee20:	2b00      	cmp	r3, #0
 800ee22:	dce9      	bgt.n	800edf8 <prvUnlockQueue+0x60>
 800ee24:	e000      	b.n	800ee28 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800ee26:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 800ee28:	687b      	ldr	r3, [r7, #4]
 800ee2a:	22ff      	movs	r2, #255	@ 0xff
 800ee2c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 800ee30:	f001 fdd4 	bl	80109dc <vPortExitCritical>
}
 800ee34:	bf00      	nop
 800ee36:	3710      	adds	r7, #16
 800ee38:	46bd      	mov	sp, r7
 800ee3a:	bd80      	pop	{r7, pc}

0800ee3c <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 800ee3c:	b580      	push	{r7, lr}
 800ee3e:	b084      	sub	sp, #16
 800ee40:	af00      	add	r7, sp, #0
 800ee42:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800ee44:	f001 fd98 	bl	8010978 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800ee48:	687b      	ldr	r3, [r7, #4]
 800ee4a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ee4c:	2b00      	cmp	r3, #0
 800ee4e:	d102      	bne.n	800ee56 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 800ee50:	2301      	movs	r3, #1
 800ee52:	60fb      	str	r3, [r7, #12]
 800ee54:	e001      	b.n	800ee5a <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800ee56:	2300      	movs	r3, #0
 800ee58:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800ee5a:	f001 fdbf 	bl	80109dc <vPortExitCritical>

	return xReturn;
 800ee5e:	68fb      	ldr	r3, [r7, #12]
}
 800ee60:	4618      	mov	r0, r3
 800ee62:	3710      	adds	r7, #16
 800ee64:	46bd      	mov	sp, r7
 800ee66:	bd80      	pop	{r7, pc}

0800ee68 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 800ee68:	b580      	push	{r7, lr}
 800ee6a:	b084      	sub	sp, #16
 800ee6c:	af00      	add	r7, sp, #0
 800ee6e:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800ee70:	f001 fd82 	bl	8010978 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800ee74:	687b      	ldr	r3, [r7, #4]
 800ee76:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800ee78:	687b      	ldr	r3, [r7, #4]
 800ee7a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800ee7c:	429a      	cmp	r2, r3
 800ee7e:	d102      	bne.n	800ee86 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 800ee80:	2301      	movs	r3, #1
 800ee82:	60fb      	str	r3, [r7, #12]
 800ee84:	e001      	b.n	800ee8a <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800ee86:	2300      	movs	r3, #0
 800ee88:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800ee8a:	f001 fda7 	bl	80109dc <vPortExitCritical>

	return xReturn;
 800ee8e:	68fb      	ldr	r3, [r7, #12]
}
 800ee90:	4618      	mov	r0, r3
 800ee92:	3710      	adds	r7, #16
 800ee94:	46bd      	mov	sp, r7
 800ee96:	bd80      	pop	{r7, pc}

0800ee98 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 800ee98:	b480      	push	{r7}
 800ee9a:	b085      	sub	sp, #20
 800ee9c:	af00      	add	r7, sp, #0
 800ee9e:	6078      	str	r0, [r7, #4]
 800eea0:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800eea2:	2300      	movs	r3, #0
 800eea4:	60fb      	str	r3, [r7, #12]
 800eea6:	e014      	b.n	800eed2 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 800eea8:	4a0f      	ldr	r2, [pc, #60]	@ (800eee8 <vQueueAddToRegistry+0x50>)
 800eeaa:	68fb      	ldr	r3, [r7, #12]
 800eeac:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 800eeb0:	2b00      	cmp	r3, #0
 800eeb2:	d10b      	bne.n	800eecc <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 800eeb4:	490c      	ldr	r1, [pc, #48]	@ (800eee8 <vQueueAddToRegistry+0x50>)
 800eeb6:	68fb      	ldr	r3, [r7, #12]
 800eeb8:	683a      	ldr	r2, [r7, #0]
 800eeba:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 800eebe:	4a0a      	ldr	r2, [pc, #40]	@ (800eee8 <vQueueAddToRegistry+0x50>)
 800eec0:	68fb      	ldr	r3, [r7, #12]
 800eec2:	00db      	lsls	r3, r3, #3
 800eec4:	4413      	add	r3, r2
 800eec6:	687a      	ldr	r2, [r7, #4]
 800eec8:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 800eeca:	e006      	b.n	800eeda <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800eecc:	68fb      	ldr	r3, [r7, #12]
 800eece:	3301      	adds	r3, #1
 800eed0:	60fb      	str	r3, [r7, #12]
 800eed2:	68fb      	ldr	r3, [r7, #12]
 800eed4:	2b07      	cmp	r3, #7
 800eed6:	d9e7      	bls.n	800eea8 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 800eed8:	bf00      	nop
 800eeda:	bf00      	nop
 800eedc:	3714      	adds	r7, #20
 800eede:	46bd      	mov	sp, r7
 800eee0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eee4:	4770      	bx	lr
 800eee6:	bf00      	nop
 800eee8:	240010f0 	.word	0x240010f0

0800eeec <vQueueUnregisterQueue>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueUnregisterQueue( QueueHandle_t xQueue )
	{
 800eeec:	b480      	push	{r7}
 800eeee:	b085      	sub	sp, #20
 800eef0:	af00      	add	r7, sp, #0
 800eef2:	6078      	str	r0, [r7, #4]
	UBaseType_t ux;

		/* See if the handle of the queue being unregistered in actually in the
		registry. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800eef4:	2300      	movs	r3, #0
 800eef6:	60fb      	str	r3, [r7, #12]
 800eef8:	e016      	b.n	800ef28 <vQueueUnregisterQueue+0x3c>
		{
			if( xQueueRegistry[ ux ].xHandle == xQueue )
 800eefa:	4a10      	ldr	r2, [pc, #64]	@ (800ef3c <vQueueUnregisterQueue+0x50>)
 800eefc:	68fb      	ldr	r3, [r7, #12]
 800eefe:	00db      	lsls	r3, r3, #3
 800ef00:	4413      	add	r3, r2
 800ef02:	685b      	ldr	r3, [r3, #4]
 800ef04:	687a      	ldr	r2, [r7, #4]
 800ef06:	429a      	cmp	r2, r3
 800ef08:	d10b      	bne.n	800ef22 <vQueueUnregisterQueue+0x36>
			{
				/* Set the name to NULL to show that this slot if free again. */
				xQueueRegistry[ ux ].pcQueueName = NULL;
 800ef0a:	4a0c      	ldr	r2, [pc, #48]	@ (800ef3c <vQueueUnregisterQueue+0x50>)
 800ef0c:	68fb      	ldr	r3, [r7, #12]
 800ef0e:	2100      	movs	r1, #0
 800ef10:	f842 1033 	str.w	r1, [r2, r3, lsl #3]

				/* Set the handle to NULL to ensure the same queue handle cannot
				appear in the registry twice if it is added, removed, then
				added again. */
				xQueueRegistry[ ux ].xHandle = ( QueueHandle_t ) 0;
 800ef14:	4a09      	ldr	r2, [pc, #36]	@ (800ef3c <vQueueUnregisterQueue+0x50>)
 800ef16:	68fb      	ldr	r3, [r7, #12]
 800ef18:	00db      	lsls	r3, r3, #3
 800ef1a:	4413      	add	r3, r2
 800ef1c:	2200      	movs	r2, #0
 800ef1e:	605a      	str	r2, [r3, #4]
				break;
 800ef20:	e006      	b.n	800ef30 <vQueueUnregisterQueue+0x44>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800ef22:	68fb      	ldr	r3, [r7, #12]
 800ef24:	3301      	adds	r3, #1
 800ef26:	60fb      	str	r3, [r7, #12]
 800ef28:	68fb      	ldr	r3, [r7, #12]
 800ef2a:	2b07      	cmp	r3, #7
 800ef2c:	d9e5      	bls.n	800eefa <vQueueUnregisterQueue+0xe>
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

	} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
 800ef2e:	bf00      	nop
 800ef30:	bf00      	nop
 800ef32:	3714      	adds	r7, #20
 800ef34:	46bd      	mov	sp, r7
 800ef36:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ef3a:	4770      	bx	lr
 800ef3c:	240010f0 	.word	0x240010f0

0800ef40 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800ef40:	b580      	push	{r7, lr}
 800ef42:	b086      	sub	sp, #24
 800ef44:	af00      	add	r7, sp, #0
 800ef46:	60f8      	str	r0, [r7, #12]
 800ef48:	60b9      	str	r1, [r7, #8]
 800ef4a:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 800ef4c:	68fb      	ldr	r3, [r7, #12]
 800ef4e:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 800ef50:	f001 fd12 	bl	8010978 <vPortEnterCritical>
 800ef54:	697b      	ldr	r3, [r7, #20]
 800ef56:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800ef5a:	b25b      	sxtb	r3, r3
 800ef5c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ef60:	d103      	bne.n	800ef6a <vQueueWaitForMessageRestricted+0x2a>
 800ef62:	697b      	ldr	r3, [r7, #20]
 800ef64:	2200      	movs	r2, #0
 800ef66:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800ef6a:	697b      	ldr	r3, [r7, #20]
 800ef6c:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800ef70:	b25b      	sxtb	r3, r3
 800ef72:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ef76:	d103      	bne.n	800ef80 <vQueueWaitForMessageRestricted+0x40>
 800ef78:	697b      	ldr	r3, [r7, #20]
 800ef7a:	2200      	movs	r2, #0
 800ef7c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800ef80:	f001 fd2c 	bl	80109dc <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 800ef84:	697b      	ldr	r3, [r7, #20]
 800ef86:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ef88:	2b00      	cmp	r3, #0
 800ef8a:	d106      	bne.n	800ef9a <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 800ef8c:	697b      	ldr	r3, [r7, #20]
 800ef8e:	3324      	adds	r3, #36	@ 0x24
 800ef90:	687a      	ldr	r2, [r7, #4]
 800ef92:	68b9      	ldr	r1, [r7, #8]
 800ef94:	4618      	mov	r0, r3
 800ef96:	f000 fc7f 	bl	800f898 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 800ef9a:	6978      	ldr	r0, [r7, #20]
 800ef9c:	f7ff fefc 	bl	800ed98 <prvUnlockQueue>
	}
 800efa0:	bf00      	nop
 800efa2:	3718      	adds	r7, #24
 800efa4:	46bd      	mov	sp, r7
 800efa6:	bd80      	pop	{r7, pc}

0800efa8 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 800efa8:	b580      	push	{r7, lr}
 800efaa:	b08e      	sub	sp, #56	@ 0x38
 800efac:	af04      	add	r7, sp, #16
 800efae:	60f8      	str	r0, [r7, #12]
 800efb0:	60b9      	str	r1, [r7, #8]
 800efb2:	607a      	str	r2, [r7, #4]
 800efb4:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800efb6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800efb8:	2b00      	cmp	r3, #0
 800efba:	d10b      	bne.n	800efd4 <xTaskCreateStatic+0x2c>
	__asm volatile
 800efbc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800efc0:	f383 8811 	msr	BASEPRI, r3
 800efc4:	f3bf 8f6f 	isb	sy
 800efc8:	f3bf 8f4f 	dsb	sy
 800efcc:	623b      	str	r3, [r7, #32]
}
 800efce:	bf00      	nop
 800efd0:	bf00      	nop
 800efd2:	e7fd      	b.n	800efd0 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 800efd4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800efd6:	2b00      	cmp	r3, #0
 800efd8:	d10b      	bne.n	800eff2 <xTaskCreateStatic+0x4a>
	__asm volatile
 800efda:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800efde:	f383 8811 	msr	BASEPRI, r3
 800efe2:	f3bf 8f6f 	isb	sy
 800efe6:	f3bf 8f4f 	dsb	sy
 800efea:	61fb      	str	r3, [r7, #28]
}
 800efec:	bf00      	nop
 800efee:	bf00      	nop
 800eff0:	e7fd      	b.n	800efee <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800eff2:	23a8      	movs	r3, #168	@ 0xa8
 800eff4:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800eff6:	693b      	ldr	r3, [r7, #16]
 800eff8:	2ba8      	cmp	r3, #168	@ 0xa8
 800effa:	d00b      	beq.n	800f014 <xTaskCreateStatic+0x6c>
	__asm volatile
 800effc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f000:	f383 8811 	msr	BASEPRI, r3
 800f004:	f3bf 8f6f 	isb	sy
 800f008:	f3bf 8f4f 	dsb	sy
 800f00c:	61bb      	str	r3, [r7, #24]
}
 800f00e:	bf00      	nop
 800f010:	bf00      	nop
 800f012:	e7fd      	b.n	800f010 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800f014:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800f016:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f018:	2b00      	cmp	r3, #0
 800f01a:	d01e      	beq.n	800f05a <xTaskCreateStatic+0xb2>
 800f01c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800f01e:	2b00      	cmp	r3, #0
 800f020:	d01b      	beq.n	800f05a <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800f022:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f024:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800f026:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f028:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800f02a:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800f02c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f02e:	2202      	movs	r2, #2
 800f030:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800f034:	2300      	movs	r3, #0
 800f036:	9303      	str	r3, [sp, #12]
 800f038:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f03a:	9302      	str	r3, [sp, #8]
 800f03c:	f107 0314 	add.w	r3, r7, #20
 800f040:	9301      	str	r3, [sp, #4]
 800f042:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f044:	9300      	str	r3, [sp, #0]
 800f046:	683b      	ldr	r3, [r7, #0]
 800f048:	687a      	ldr	r2, [r7, #4]
 800f04a:	68b9      	ldr	r1, [r7, #8]
 800f04c:	68f8      	ldr	r0, [r7, #12]
 800f04e:	f000 f851 	bl	800f0f4 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800f052:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800f054:	f000 f8f6 	bl	800f244 <prvAddNewTaskToReadyList>
 800f058:	e001      	b.n	800f05e <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 800f05a:	2300      	movs	r3, #0
 800f05c:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800f05e:	697b      	ldr	r3, [r7, #20]
	}
 800f060:	4618      	mov	r0, r3
 800f062:	3728      	adds	r7, #40	@ 0x28
 800f064:	46bd      	mov	sp, r7
 800f066:	bd80      	pop	{r7, pc}

0800f068 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800f068:	b580      	push	{r7, lr}
 800f06a:	b08c      	sub	sp, #48	@ 0x30
 800f06c:	af04      	add	r7, sp, #16
 800f06e:	60f8      	str	r0, [r7, #12]
 800f070:	60b9      	str	r1, [r7, #8]
 800f072:	603b      	str	r3, [r7, #0]
 800f074:	4613      	mov	r3, r2
 800f076:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800f078:	88fb      	ldrh	r3, [r7, #6]
 800f07a:	009b      	lsls	r3, r3, #2
 800f07c:	4618      	mov	r0, r3
 800f07e:	f001 fd9d 	bl	8010bbc <pvPortMalloc>
 800f082:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800f084:	697b      	ldr	r3, [r7, #20]
 800f086:	2b00      	cmp	r3, #0
 800f088:	d00e      	beq.n	800f0a8 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800f08a:	20a8      	movs	r0, #168	@ 0xa8
 800f08c:	f001 fd96 	bl	8010bbc <pvPortMalloc>
 800f090:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800f092:	69fb      	ldr	r3, [r7, #28]
 800f094:	2b00      	cmp	r3, #0
 800f096:	d003      	beq.n	800f0a0 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800f098:	69fb      	ldr	r3, [r7, #28]
 800f09a:	697a      	ldr	r2, [r7, #20]
 800f09c:	631a      	str	r2, [r3, #48]	@ 0x30
 800f09e:	e005      	b.n	800f0ac <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800f0a0:	6978      	ldr	r0, [r7, #20]
 800f0a2:	f001 fe59 	bl	8010d58 <vPortFree>
 800f0a6:	e001      	b.n	800f0ac <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800f0a8:	2300      	movs	r3, #0
 800f0aa:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800f0ac:	69fb      	ldr	r3, [r7, #28]
 800f0ae:	2b00      	cmp	r3, #0
 800f0b0:	d017      	beq.n	800f0e2 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800f0b2:	69fb      	ldr	r3, [r7, #28]
 800f0b4:	2200      	movs	r2, #0
 800f0b6:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800f0ba:	88fa      	ldrh	r2, [r7, #6]
 800f0bc:	2300      	movs	r3, #0
 800f0be:	9303      	str	r3, [sp, #12]
 800f0c0:	69fb      	ldr	r3, [r7, #28]
 800f0c2:	9302      	str	r3, [sp, #8]
 800f0c4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f0c6:	9301      	str	r3, [sp, #4]
 800f0c8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f0ca:	9300      	str	r3, [sp, #0]
 800f0cc:	683b      	ldr	r3, [r7, #0]
 800f0ce:	68b9      	ldr	r1, [r7, #8]
 800f0d0:	68f8      	ldr	r0, [r7, #12]
 800f0d2:	f000 f80f 	bl	800f0f4 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800f0d6:	69f8      	ldr	r0, [r7, #28]
 800f0d8:	f000 f8b4 	bl	800f244 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800f0dc:	2301      	movs	r3, #1
 800f0de:	61bb      	str	r3, [r7, #24]
 800f0e0:	e002      	b.n	800f0e8 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800f0e2:	f04f 33ff 	mov.w	r3, #4294967295
 800f0e6:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800f0e8:	69bb      	ldr	r3, [r7, #24]
	}
 800f0ea:	4618      	mov	r0, r3
 800f0ec:	3720      	adds	r7, #32
 800f0ee:	46bd      	mov	sp, r7
 800f0f0:	bd80      	pop	{r7, pc}
	...

0800f0f4 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800f0f4:	b580      	push	{r7, lr}
 800f0f6:	b088      	sub	sp, #32
 800f0f8:	af00      	add	r7, sp, #0
 800f0fa:	60f8      	str	r0, [r7, #12]
 800f0fc:	60b9      	str	r1, [r7, #8]
 800f0fe:	607a      	str	r2, [r7, #4]
 800f100:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 800f102:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f104:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 800f106:	687b      	ldr	r3, [r7, #4]
 800f108:	009b      	lsls	r3, r3, #2
 800f10a:	461a      	mov	r2, r3
 800f10c:	21a5      	movs	r1, #165	@ 0xa5
 800f10e:	f00f fc6c 	bl	801e9ea <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800f112:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f114:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800f116:	6879      	ldr	r1, [r7, #4]
 800f118:	f06f 4340 	mvn.w	r3, #3221225472	@ 0xc0000000
 800f11c:	440b      	add	r3, r1
 800f11e:	009b      	lsls	r3, r3, #2
 800f120:	4413      	add	r3, r2
 800f122:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800f124:	69bb      	ldr	r3, [r7, #24]
 800f126:	f023 0307 	bic.w	r3, r3, #7
 800f12a:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800f12c:	69bb      	ldr	r3, [r7, #24]
 800f12e:	f003 0307 	and.w	r3, r3, #7
 800f132:	2b00      	cmp	r3, #0
 800f134:	d00b      	beq.n	800f14e <prvInitialiseNewTask+0x5a>
	__asm volatile
 800f136:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f13a:	f383 8811 	msr	BASEPRI, r3
 800f13e:	f3bf 8f6f 	isb	sy
 800f142:	f3bf 8f4f 	dsb	sy
 800f146:	617b      	str	r3, [r7, #20]
}
 800f148:	bf00      	nop
 800f14a:	bf00      	nop
 800f14c:	e7fd      	b.n	800f14a <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800f14e:	68bb      	ldr	r3, [r7, #8]
 800f150:	2b00      	cmp	r3, #0
 800f152:	d01f      	beq.n	800f194 <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800f154:	2300      	movs	r3, #0
 800f156:	61fb      	str	r3, [r7, #28]
 800f158:	e012      	b.n	800f180 <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800f15a:	68ba      	ldr	r2, [r7, #8]
 800f15c:	69fb      	ldr	r3, [r7, #28]
 800f15e:	4413      	add	r3, r2
 800f160:	7819      	ldrb	r1, [r3, #0]
 800f162:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800f164:	69fb      	ldr	r3, [r7, #28]
 800f166:	4413      	add	r3, r2
 800f168:	3334      	adds	r3, #52	@ 0x34
 800f16a:	460a      	mov	r2, r1
 800f16c:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800f16e:	68ba      	ldr	r2, [r7, #8]
 800f170:	69fb      	ldr	r3, [r7, #28]
 800f172:	4413      	add	r3, r2
 800f174:	781b      	ldrb	r3, [r3, #0]
 800f176:	2b00      	cmp	r3, #0
 800f178:	d006      	beq.n	800f188 <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800f17a:	69fb      	ldr	r3, [r7, #28]
 800f17c:	3301      	adds	r3, #1
 800f17e:	61fb      	str	r3, [r7, #28]
 800f180:	69fb      	ldr	r3, [r7, #28]
 800f182:	2b0f      	cmp	r3, #15
 800f184:	d9e9      	bls.n	800f15a <prvInitialiseNewTask+0x66>
 800f186:	e000      	b.n	800f18a <prvInitialiseNewTask+0x96>
			{
				break;
 800f188:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800f18a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f18c:	2200      	movs	r2, #0
 800f18e:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800f192:	e003      	b.n	800f19c <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800f194:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f196:	2200      	movs	r2, #0
 800f198:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800f19c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f19e:	2b37      	cmp	r3, #55	@ 0x37
 800f1a0:	d901      	bls.n	800f1a6 <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800f1a2:	2337      	movs	r3, #55	@ 0x37
 800f1a4:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800f1a6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f1a8:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800f1aa:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800f1ac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f1ae:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800f1b0:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 800f1b2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f1b4:	2200      	movs	r2, #0
 800f1b6:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800f1b8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f1ba:	3304      	adds	r3, #4
 800f1bc:	4618      	mov	r0, r3
 800f1be:	f7fe fd3d 	bl	800dc3c <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800f1c2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f1c4:	3318      	adds	r3, #24
 800f1c6:	4618      	mov	r0, r3
 800f1c8:	f7fe fd38 	bl	800dc3c <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800f1cc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f1ce:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800f1d0:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800f1d2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f1d4:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800f1d8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f1da:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800f1dc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f1de:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800f1e0:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800f1e2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f1e4:	2200      	movs	r2, #0
 800f1e6:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800f1ea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f1ec:	2200      	movs	r2, #0
 800f1ee:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 800f1f2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f1f4:	3354      	adds	r3, #84	@ 0x54
 800f1f6:	224c      	movs	r2, #76	@ 0x4c
 800f1f8:	2100      	movs	r1, #0
 800f1fa:	4618      	mov	r0, r3
 800f1fc:	f00f fbf5 	bl	801e9ea <memset>
 800f200:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f202:	4a0d      	ldr	r2, [pc, #52]	@ (800f238 <prvInitialiseNewTask+0x144>)
 800f204:	659a      	str	r2, [r3, #88]	@ 0x58
 800f206:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f208:	4a0c      	ldr	r2, [pc, #48]	@ (800f23c <prvInitialiseNewTask+0x148>)
 800f20a:	65da      	str	r2, [r3, #92]	@ 0x5c
 800f20c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f20e:	4a0c      	ldr	r2, [pc, #48]	@ (800f240 <prvInitialiseNewTask+0x14c>)
 800f210:	661a      	str	r2, [r3, #96]	@ 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800f212:	683a      	ldr	r2, [r7, #0]
 800f214:	68f9      	ldr	r1, [r7, #12]
 800f216:	69b8      	ldr	r0, [r7, #24]
 800f218:	f001 fa7c 	bl	8010714 <pxPortInitialiseStack>
 800f21c:	4602      	mov	r2, r0
 800f21e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f220:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800f222:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f224:	2b00      	cmp	r3, #0
 800f226:	d002      	beq.n	800f22e <prvInitialiseNewTask+0x13a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800f228:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f22a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800f22c:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800f22e:	bf00      	nop
 800f230:	3720      	adds	r7, #32
 800f232:	46bd      	mov	sp, r7
 800f234:	bd80      	pop	{r7, pc}
 800f236:	bf00      	nop
 800f238:	240088f4 	.word	0x240088f4
 800f23c:	2400895c 	.word	0x2400895c
 800f240:	240089c4 	.word	0x240089c4

0800f244 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800f244:	b580      	push	{r7, lr}
 800f246:	b082      	sub	sp, #8
 800f248:	af00      	add	r7, sp, #0
 800f24a:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800f24c:	f001 fb94 	bl	8010978 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800f250:	4b2d      	ldr	r3, [pc, #180]	@ (800f308 <prvAddNewTaskToReadyList+0xc4>)
 800f252:	681b      	ldr	r3, [r3, #0]
 800f254:	3301      	adds	r3, #1
 800f256:	4a2c      	ldr	r2, [pc, #176]	@ (800f308 <prvAddNewTaskToReadyList+0xc4>)
 800f258:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800f25a:	4b2c      	ldr	r3, [pc, #176]	@ (800f30c <prvAddNewTaskToReadyList+0xc8>)
 800f25c:	681b      	ldr	r3, [r3, #0]
 800f25e:	2b00      	cmp	r3, #0
 800f260:	d109      	bne.n	800f276 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800f262:	4a2a      	ldr	r2, [pc, #168]	@ (800f30c <prvAddNewTaskToReadyList+0xc8>)
 800f264:	687b      	ldr	r3, [r7, #4]
 800f266:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800f268:	4b27      	ldr	r3, [pc, #156]	@ (800f308 <prvAddNewTaskToReadyList+0xc4>)
 800f26a:	681b      	ldr	r3, [r3, #0]
 800f26c:	2b01      	cmp	r3, #1
 800f26e:	d110      	bne.n	800f292 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800f270:	f000 fc40 	bl	800faf4 <prvInitialiseTaskLists>
 800f274:	e00d      	b.n	800f292 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800f276:	4b26      	ldr	r3, [pc, #152]	@ (800f310 <prvAddNewTaskToReadyList+0xcc>)
 800f278:	681b      	ldr	r3, [r3, #0]
 800f27a:	2b00      	cmp	r3, #0
 800f27c:	d109      	bne.n	800f292 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800f27e:	4b23      	ldr	r3, [pc, #140]	@ (800f30c <prvAddNewTaskToReadyList+0xc8>)
 800f280:	681b      	ldr	r3, [r3, #0]
 800f282:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800f284:	687b      	ldr	r3, [r7, #4]
 800f286:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f288:	429a      	cmp	r2, r3
 800f28a:	d802      	bhi.n	800f292 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800f28c:	4a1f      	ldr	r2, [pc, #124]	@ (800f30c <prvAddNewTaskToReadyList+0xc8>)
 800f28e:	687b      	ldr	r3, [r7, #4]
 800f290:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800f292:	4b20      	ldr	r3, [pc, #128]	@ (800f314 <prvAddNewTaskToReadyList+0xd0>)
 800f294:	681b      	ldr	r3, [r3, #0]
 800f296:	3301      	adds	r3, #1
 800f298:	4a1e      	ldr	r2, [pc, #120]	@ (800f314 <prvAddNewTaskToReadyList+0xd0>)
 800f29a:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 800f29c:	4b1d      	ldr	r3, [pc, #116]	@ (800f314 <prvAddNewTaskToReadyList+0xd0>)
 800f29e:	681a      	ldr	r2, [r3, #0]
 800f2a0:	687b      	ldr	r3, [r7, #4]
 800f2a2:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800f2a4:	687b      	ldr	r3, [r7, #4]
 800f2a6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800f2a8:	4b1b      	ldr	r3, [pc, #108]	@ (800f318 <prvAddNewTaskToReadyList+0xd4>)
 800f2aa:	681b      	ldr	r3, [r3, #0]
 800f2ac:	429a      	cmp	r2, r3
 800f2ae:	d903      	bls.n	800f2b8 <prvAddNewTaskToReadyList+0x74>
 800f2b0:	687b      	ldr	r3, [r7, #4]
 800f2b2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f2b4:	4a18      	ldr	r2, [pc, #96]	@ (800f318 <prvAddNewTaskToReadyList+0xd4>)
 800f2b6:	6013      	str	r3, [r2, #0]
 800f2b8:	687b      	ldr	r3, [r7, #4]
 800f2ba:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800f2bc:	4613      	mov	r3, r2
 800f2be:	009b      	lsls	r3, r3, #2
 800f2c0:	4413      	add	r3, r2
 800f2c2:	009b      	lsls	r3, r3, #2
 800f2c4:	4a15      	ldr	r2, [pc, #84]	@ (800f31c <prvAddNewTaskToReadyList+0xd8>)
 800f2c6:	441a      	add	r2, r3
 800f2c8:	687b      	ldr	r3, [r7, #4]
 800f2ca:	3304      	adds	r3, #4
 800f2cc:	4619      	mov	r1, r3
 800f2ce:	4610      	mov	r0, r2
 800f2d0:	f7fe fcc1 	bl	800dc56 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800f2d4:	f001 fb82 	bl	80109dc <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800f2d8:	4b0d      	ldr	r3, [pc, #52]	@ (800f310 <prvAddNewTaskToReadyList+0xcc>)
 800f2da:	681b      	ldr	r3, [r3, #0]
 800f2dc:	2b00      	cmp	r3, #0
 800f2de:	d00e      	beq.n	800f2fe <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800f2e0:	4b0a      	ldr	r3, [pc, #40]	@ (800f30c <prvAddNewTaskToReadyList+0xc8>)
 800f2e2:	681b      	ldr	r3, [r3, #0]
 800f2e4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800f2e6:	687b      	ldr	r3, [r7, #4]
 800f2e8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f2ea:	429a      	cmp	r2, r3
 800f2ec:	d207      	bcs.n	800f2fe <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800f2ee:	4b0c      	ldr	r3, [pc, #48]	@ (800f320 <prvAddNewTaskToReadyList+0xdc>)
 800f2f0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800f2f4:	601a      	str	r2, [r3, #0]
 800f2f6:	f3bf 8f4f 	dsb	sy
 800f2fa:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800f2fe:	bf00      	nop
 800f300:	3708      	adds	r7, #8
 800f302:	46bd      	mov	sp, r7
 800f304:	bd80      	pop	{r7, pc}
 800f306:	bf00      	nop
 800f308:	24001604 	.word	0x24001604
 800f30c:	24001130 	.word	0x24001130
 800f310:	24001610 	.word	0x24001610
 800f314:	24001620 	.word	0x24001620
 800f318:	2400160c 	.word	0x2400160c
 800f31c:	24001134 	.word	0x24001134
 800f320:	e000ed04 	.word	0xe000ed04

0800f324 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800f324:	b580      	push	{r7, lr}
 800f326:	b084      	sub	sp, #16
 800f328:	af00      	add	r7, sp, #0
 800f32a:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800f32c:	2300      	movs	r3, #0
 800f32e:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 800f330:	687b      	ldr	r3, [r7, #4]
 800f332:	2b00      	cmp	r3, #0
 800f334:	d018      	beq.n	800f368 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800f336:	4b14      	ldr	r3, [pc, #80]	@ (800f388 <vTaskDelay+0x64>)
 800f338:	681b      	ldr	r3, [r3, #0]
 800f33a:	2b00      	cmp	r3, #0
 800f33c:	d00b      	beq.n	800f356 <vTaskDelay+0x32>
	__asm volatile
 800f33e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f342:	f383 8811 	msr	BASEPRI, r3
 800f346:	f3bf 8f6f 	isb	sy
 800f34a:	f3bf 8f4f 	dsb	sy
 800f34e:	60bb      	str	r3, [r7, #8]
}
 800f350:	bf00      	nop
 800f352:	bf00      	nop
 800f354:	e7fd      	b.n	800f352 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 800f356:	f000 f88b 	bl	800f470 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800f35a:	2100      	movs	r1, #0
 800f35c:	6878      	ldr	r0, [r7, #4]
 800f35e:	f000 fe2b 	bl	800ffb8 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800f362:	f000 f893 	bl	800f48c <xTaskResumeAll>
 800f366:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800f368:	68fb      	ldr	r3, [r7, #12]
 800f36a:	2b00      	cmp	r3, #0
 800f36c:	d107      	bne.n	800f37e <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 800f36e:	4b07      	ldr	r3, [pc, #28]	@ (800f38c <vTaskDelay+0x68>)
 800f370:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800f374:	601a      	str	r2, [r3, #0]
 800f376:	f3bf 8f4f 	dsb	sy
 800f37a:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800f37e:	bf00      	nop
 800f380:	3710      	adds	r7, #16
 800f382:	46bd      	mov	sp, r7
 800f384:	bd80      	pop	{r7, pc}
 800f386:	bf00      	nop
 800f388:	2400162c 	.word	0x2400162c
 800f38c:	e000ed04 	.word	0xe000ed04

0800f390 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800f390:	b580      	push	{r7, lr}
 800f392:	b08a      	sub	sp, #40	@ 0x28
 800f394:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800f396:	2300      	movs	r3, #0
 800f398:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800f39a:	2300      	movs	r3, #0
 800f39c:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800f39e:	463a      	mov	r2, r7
 800f3a0:	1d39      	adds	r1, r7, #4
 800f3a2:	f107 0308 	add.w	r3, r7, #8
 800f3a6:	4618      	mov	r0, r3
 800f3a8:	f7fe fbf4 	bl	800db94 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800f3ac:	6839      	ldr	r1, [r7, #0]
 800f3ae:	687b      	ldr	r3, [r7, #4]
 800f3b0:	68ba      	ldr	r2, [r7, #8]
 800f3b2:	9202      	str	r2, [sp, #8]
 800f3b4:	9301      	str	r3, [sp, #4]
 800f3b6:	2300      	movs	r3, #0
 800f3b8:	9300      	str	r3, [sp, #0]
 800f3ba:	2300      	movs	r3, #0
 800f3bc:	460a      	mov	r2, r1
 800f3be:	4924      	ldr	r1, [pc, #144]	@ (800f450 <vTaskStartScheduler+0xc0>)
 800f3c0:	4824      	ldr	r0, [pc, #144]	@ (800f454 <vTaskStartScheduler+0xc4>)
 800f3c2:	f7ff fdf1 	bl	800efa8 <xTaskCreateStatic>
 800f3c6:	4603      	mov	r3, r0
 800f3c8:	4a23      	ldr	r2, [pc, #140]	@ (800f458 <vTaskStartScheduler+0xc8>)
 800f3ca:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 800f3cc:	4b22      	ldr	r3, [pc, #136]	@ (800f458 <vTaskStartScheduler+0xc8>)
 800f3ce:	681b      	ldr	r3, [r3, #0]
 800f3d0:	2b00      	cmp	r3, #0
 800f3d2:	d002      	beq.n	800f3da <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 800f3d4:	2301      	movs	r3, #1
 800f3d6:	617b      	str	r3, [r7, #20]
 800f3d8:	e001      	b.n	800f3de <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800f3da:	2300      	movs	r3, #0
 800f3dc:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 800f3de:	697b      	ldr	r3, [r7, #20]
 800f3e0:	2b01      	cmp	r3, #1
 800f3e2:	d102      	bne.n	800f3ea <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 800f3e4:	f000 fe3c 	bl	8010060 <xTimerCreateTimerTask>
 800f3e8:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800f3ea:	697b      	ldr	r3, [r7, #20]
 800f3ec:	2b01      	cmp	r3, #1
 800f3ee:	d11b      	bne.n	800f428 <vTaskStartScheduler+0x98>
	__asm volatile
 800f3f0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f3f4:	f383 8811 	msr	BASEPRI, r3
 800f3f8:	f3bf 8f6f 	isb	sy
 800f3fc:	f3bf 8f4f 	dsb	sy
 800f400:	613b      	str	r3, [r7, #16]
}
 800f402:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800f404:	4b15      	ldr	r3, [pc, #84]	@ (800f45c <vTaskStartScheduler+0xcc>)
 800f406:	681b      	ldr	r3, [r3, #0]
 800f408:	3354      	adds	r3, #84	@ 0x54
 800f40a:	4a15      	ldr	r2, [pc, #84]	@ (800f460 <vTaskStartScheduler+0xd0>)
 800f40c:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800f40e:	4b15      	ldr	r3, [pc, #84]	@ (800f464 <vTaskStartScheduler+0xd4>)
 800f410:	f04f 32ff 	mov.w	r2, #4294967295
 800f414:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800f416:	4b14      	ldr	r3, [pc, #80]	@ (800f468 <vTaskStartScheduler+0xd8>)
 800f418:	2201      	movs	r2, #1
 800f41a:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800f41c:	4b13      	ldr	r3, [pc, #76]	@ (800f46c <vTaskStartScheduler+0xdc>)
 800f41e:	2200      	movs	r2, #0
 800f420:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800f422:	f001 fa05 	bl	8010830 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800f426:	e00f      	b.n	800f448 <vTaskStartScheduler+0xb8>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800f428:	697b      	ldr	r3, [r7, #20]
 800f42a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f42e:	d10b      	bne.n	800f448 <vTaskStartScheduler+0xb8>
	__asm volatile
 800f430:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f434:	f383 8811 	msr	BASEPRI, r3
 800f438:	f3bf 8f6f 	isb	sy
 800f43c:	f3bf 8f4f 	dsb	sy
 800f440:	60fb      	str	r3, [r7, #12]
}
 800f442:	bf00      	nop
 800f444:	bf00      	nop
 800f446:	e7fd      	b.n	800f444 <vTaskStartScheduler+0xb4>
}
 800f448:	bf00      	nop
 800f44a:	3718      	adds	r7, #24
 800f44c:	46bd      	mov	sp, r7
 800f44e:	bd80      	pop	{r7, pc}
 800f450:	0801f8ac 	.word	0x0801f8ac
 800f454:	0800fac5 	.word	0x0800fac5
 800f458:	24001628 	.word	0x24001628
 800f45c:	24001130 	.word	0x24001130
 800f460:	24000040 	.word	0x24000040
 800f464:	24001624 	.word	0x24001624
 800f468:	24001610 	.word	0x24001610
 800f46c:	24001608 	.word	0x24001608

0800f470 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800f470:	b480      	push	{r7}
 800f472:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 800f474:	4b04      	ldr	r3, [pc, #16]	@ (800f488 <vTaskSuspendAll+0x18>)
 800f476:	681b      	ldr	r3, [r3, #0]
 800f478:	3301      	adds	r3, #1
 800f47a:	4a03      	ldr	r2, [pc, #12]	@ (800f488 <vTaskSuspendAll+0x18>)
 800f47c:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 800f47e:	bf00      	nop
 800f480:	46bd      	mov	sp, r7
 800f482:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f486:	4770      	bx	lr
 800f488:	2400162c 	.word	0x2400162c

0800f48c <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800f48c:	b580      	push	{r7, lr}
 800f48e:	b084      	sub	sp, #16
 800f490:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800f492:	2300      	movs	r3, #0
 800f494:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800f496:	2300      	movs	r3, #0
 800f498:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800f49a:	4b42      	ldr	r3, [pc, #264]	@ (800f5a4 <xTaskResumeAll+0x118>)
 800f49c:	681b      	ldr	r3, [r3, #0]
 800f49e:	2b00      	cmp	r3, #0
 800f4a0:	d10b      	bne.n	800f4ba <xTaskResumeAll+0x2e>
	__asm volatile
 800f4a2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f4a6:	f383 8811 	msr	BASEPRI, r3
 800f4aa:	f3bf 8f6f 	isb	sy
 800f4ae:	f3bf 8f4f 	dsb	sy
 800f4b2:	603b      	str	r3, [r7, #0]
}
 800f4b4:	bf00      	nop
 800f4b6:	bf00      	nop
 800f4b8:	e7fd      	b.n	800f4b6 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800f4ba:	f001 fa5d 	bl	8010978 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800f4be:	4b39      	ldr	r3, [pc, #228]	@ (800f5a4 <xTaskResumeAll+0x118>)
 800f4c0:	681b      	ldr	r3, [r3, #0]
 800f4c2:	3b01      	subs	r3, #1
 800f4c4:	4a37      	ldr	r2, [pc, #220]	@ (800f5a4 <xTaskResumeAll+0x118>)
 800f4c6:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800f4c8:	4b36      	ldr	r3, [pc, #216]	@ (800f5a4 <xTaskResumeAll+0x118>)
 800f4ca:	681b      	ldr	r3, [r3, #0]
 800f4cc:	2b00      	cmp	r3, #0
 800f4ce:	d162      	bne.n	800f596 <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800f4d0:	4b35      	ldr	r3, [pc, #212]	@ (800f5a8 <xTaskResumeAll+0x11c>)
 800f4d2:	681b      	ldr	r3, [r3, #0]
 800f4d4:	2b00      	cmp	r3, #0
 800f4d6:	d05e      	beq.n	800f596 <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800f4d8:	e02f      	b.n	800f53a <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800f4da:	4b34      	ldr	r3, [pc, #208]	@ (800f5ac <xTaskResumeAll+0x120>)
 800f4dc:	68db      	ldr	r3, [r3, #12]
 800f4de:	68db      	ldr	r3, [r3, #12]
 800f4e0:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800f4e2:	68fb      	ldr	r3, [r7, #12]
 800f4e4:	3318      	adds	r3, #24
 800f4e6:	4618      	mov	r0, r3
 800f4e8:	f7fe fc12 	bl	800dd10 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800f4ec:	68fb      	ldr	r3, [r7, #12]
 800f4ee:	3304      	adds	r3, #4
 800f4f0:	4618      	mov	r0, r3
 800f4f2:	f7fe fc0d 	bl	800dd10 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800f4f6:	68fb      	ldr	r3, [r7, #12]
 800f4f8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800f4fa:	4b2d      	ldr	r3, [pc, #180]	@ (800f5b0 <xTaskResumeAll+0x124>)
 800f4fc:	681b      	ldr	r3, [r3, #0]
 800f4fe:	429a      	cmp	r2, r3
 800f500:	d903      	bls.n	800f50a <xTaskResumeAll+0x7e>
 800f502:	68fb      	ldr	r3, [r7, #12]
 800f504:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f506:	4a2a      	ldr	r2, [pc, #168]	@ (800f5b0 <xTaskResumeAll+0x124>)
 800f508:	6013      	str	r3, [r2, #0]
 800f50a:	68fb      	ldr	r3, [r7, #12]
 800f50c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800f50e:	4613      	mov	r3, r2
 800f510:	009b      	lsls	r3, r3, #2
 800f512:	4413      	add	r3, r2
 800f514:	009b      	lsls	r3, r3, #2
 800f516:	4a27      	ldr	r2, [pc, #156]	@ (800f5b4 <xTaskResumeAll+0x128>)
 800f518:	441a      	add	r2, r3
 800f51a:	68fb      	ldr	r3, [r7, #12]
 800f51c:	3304      	adds	r3, #4
 800f51e:	4619      	mov	r1, r3
 800f520:	4610      	mov	r0, r2
 800f522:	f7fe fb98 	bl	800dc56 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800f526:	68fb      	ldr	r3, [r7, #12]
 800f528:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800f52a:	4b23      	ldr	r3, [pc, #140]	@ (800f5b8 <xTaskResumeAll+0x12c>)
 800f52c:	681b      	ldr	r3, [r3, #0]
 800f52e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f530:	429a      	cmp	r2, r3
 800f532:	d302      	bcc.n	800f53a <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 800f534:	4b21      	ldr	r3, [pc, #132]	@ (800f5bc <xTaskResumeAll+0x130>)
 800f536:	2201      	movs	r2, #1
 800f538:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800f53a:	4b1c      	ldr	r3, [pc, #112]	@ (800f5ac <xTaskResumeAll+0x120>)
 800f53c:	681b      	ldr	r3, [r3, #0]
 800f53e:	2b00      	cmp	r3, #0
 800f540:	d1cb      	bne.n	800f4da <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800f542:	68fb      	ldr	r3, [r7, #12]
 800f544:	2b00      	cmp	r3, #0
 800f546:	d001      	beq.n	800f54c <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800f548:	f000 fb78 	bl	800fc3c <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 800f54c:	4b1c      	ldr	r3, [pc, #112]	@ (800f5c0 <xTaskResumeAll+0x134>)
 800f54e:	681b      	ldr	r3, [r3, #0]
 800f550:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 800f552:	687b      	ldr	r3, [r7, #4]
 800f554:	2b00      	cmp	r3, #0
 800f556:	d010      	beq.n	800f57a <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800f558:	f000 f858 	bl	800f60c <xTaskIncrementTick>
 800f55c:	4603      	mov	r3, r0
 800f55e:	2b00      	cmp	r3, #0
 800f560:	d002      	beq.n	800f568 <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 800f562:	4b16      	ldr	r3, [pc, #88]	@ (800f5bc <xTaskResumeAll+0x130>)
 800f564:	2201      	movs	r2, #1
 800f566:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 800f568:	687b      	ldr	r3, [r7, #4]
 800f56a:	3b01      	subs	r3, #1
 800f56c:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 800f56e:	687b      	ldr	r3, [r7, #4]
 800f570:	2b00      	cmp	r3, #0
 800f572:	d1f1      	bne.n	800f558 <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 800f574:	4b12      	ldr	r3, [pc, #72]	@ (800f5c0 <xTaskResumeAll+0x134>)
 800f576:	2200      	movs	r2, #0
 800f578:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800f57a:	4b10      	ldr	r3, [pc, #64]	@ (800f5bc <xTaskResumeAll+0x130>)
 800f57c:	681b      	ldr	r3, [r3, #0]
 800f57e:	2b00      	cmp	r3, #0
 800f580:	d009      	beq.n	800f596 <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800f582:	2301      	movs	r3, #1
 800f584:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800f586:	4b0f      	ldr	r3, [pc, #60]	@ (800f5c4 <xTaskResumeAll+0x138>)
 800f588:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800f58c:	601a      	str	r2, [r3, #0]
 800f58e:	f3bf 8f4f 	dsb	sy
 800f592:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800f596:	f001 fa21 	bl	80109dc <vPortExitCritical>

	return xAlreadyYielded;
 800f59a:	68bb      	ldr	r3, [r7, #8]
}
 800f59c:	4618      	mov	r0, r3
 800f59e:	3710      	adds	r7, #16
 800f5a0:	46bd      	mov	sp, r7
 800f5a2:	bd80      	pop	{r7, pc}
 800f5a4:	2400162c 	.word	0x2400162c
 800f5a8:	24001604 	.word	0x24001604
 800f5ac:	240015c4 	.word	0x240015c4
 800f5b0:	2400160c 	.word	0x2400160c
 800f5b4:	24001134 	.word	0x24001134
 800f5b8:	24001130 	.word	0x24001130
 800f5bc:	24001618 	.word	0x24001618
 800f5c0:	24001614 	.word	0x24001614
 800f5c4:	e000ed04 	.word	0xe000ed04

0800f5c8 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 800f5c8:	b480      	push	{r7}
 800f5ca:	b083      	sub	sp, #12
 800f5cc:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800f5ce:	4b05      	ldr	r3, [pc, #20]	@ (800f5e4 <xTaskGetTickCount+0x1c>)
 800f5d0:	681b      	ldr	r3, [r3, #0]
 800f5d2:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 800f5d4:	687b      	ldr	r3, [r7, #4]
}
 800f5d6:	4618      	mov	r0, r3
 800f5d8:	370c      	adds	r7, #12
 800f5da:	46bd      	mov	sp, r7
 800f5dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f5e0:	4770      	bx	lr
 800f5e2:	bf00      	nop
 800f5e4:	24001608 	.word	0x24001608

0800f5e8 <xTaskGetTickCountFromISR>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCountFromISR( void )
{
 800f5e8:	b580      	push	{r7, lr}
 800f5ea:	b082      	sub	sp, #8
 800f5ec:	af00      	add	r7, sp, #0
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: https://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800f5ee:	f001 faa3 	bl	8010b38 <vPortValidateInterruptPriority>

	uxSavedInterruptStatus = portTICK_TYPE_SET_INTERRUPT_MASK_FROM_ISR();
 800f5f2:	2300      	movs	r3, #0
 800f5f4:	607b      	str	r3, [r7, #4]
	{
		xReturn = xTickCount;
 800f5f6:	4b04      	ldr	r3, [pc, #16]	@ (800f608 <xTaskGetTickCountFromISR+0x20>)
 800f5f8:	681b      	ldr	r3, [r3, #0]
 800f5fa:	603b      	str	r3, [r7, #0]
	}
	portTICK_TYPE_CLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800f5fc:	683b      	ldr	r3, [r7, #0]
}
 800f5fe:	4618      	mov	r0, r3
 800f600:	3708      	adds	r7, #8
 800f602:	46bd      	mov	sp, r7
 800f604:	bd80      	pop	{r7, pc}
 800f606:	bf00      	nop
 800f608:	24001608 	.word	0x24001608

0800f60c <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800f60c:	b580      	push	{r7, lr}
 800f60e:	b086      	sub	sp, #24
 800f610:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800f612:	2300      	movs	r3, #0
 800f614:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800f616:	4b48      	ldr	r3, [pc, #288]	@ (800f738 <xTaskIncrementTick+0x12c>)
 800f618:	681b      	ldr	r3, [r3, #0]
 800f61a:	2b00      	cmp	r3, #0
 800f61c:	f040 8082 	bne.w	800f724 <xTaskIncrementTick+0x118>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800f620:	4b46      	ldr	r3, [pc, #280]	@ (800f73c <xTaskIncrementTick+0x130>)
 800f622:	681b      	ldr	r3, [r3, #0]
 800f624:	3301      	adds	r3, #1
 800f626:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800f628:	4a44      	ldr	r2, [pc, #272]	@ (800f73c <xTaskIncrementTick+0x130>)
 800f62a:	693b      	ldr	r3, [r7, #16]
 800f62c:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800f62e:	693b      	ldr	r3, [r7, #16]
 800f630:	2b00      	cmp	r3, #0
 800f632:	d121      	bne.n	800f678 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 800f634:	4b42      	ldr	r3, [pc, #264]	@ (800f740 <xTaskIncrementTick+0x134>)
 800f636:	681b      	ldr	r3, [r3, #0]
 800f638:	681b      	ldr	r3, [r3, #0]
 800f63a:	2b00      	cmp	r3, #0
 800f63c:	d00b      	beq.n	800f656 <xTaskIncrementTick+0x4a>
	__asm volatile
 800f63e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f642:	f383 8811 	msr	BASEPRI, r3
 800f646:	f3bf 8f6f 	isb	sy
 800f64a:	f3bf 8f4f 	dsb	sy
 800f64e:	603b      	str	r3, [r7, #0]
}
 800f650:	bf00      	nop
 800f652:	bf00      	nop
 800f654:	e7fd      	b.n	800f652 <xTaskIncrementTick+0x46>
 800f656:	4b3a      	ldr	r3, [pc, #232]	@ (800f740 <xTaskIncrementTick+0x134>)
 800f658:	681b      	ldr	r3, [r3, #0]
 800f65a:	60fb      	str	r3, [r7, #12]
 800f65c:	4b39      	ldr	r3, [pc, #228]	@ (800f744 <xTaskIncrementTick+0x138>)
 800f65e:	681b      	ldr	r3, [r3, #0]
 800f660:	4a37      	ldr	r2, [pc, #220]	@ (800f740 <xTaskIncrementTick+0x134>)
 800f662:	6013      	str	r3, [r2, #0]
 800f664:	4a37      	ldr	r2, [pc, #220]	@ (800f744 <xTaskIncrementTick+0x138>)
 800f666:	68fb      	ldr	r3, [r7, #12]
 800f668:	6013      	str	r3, [r2, #0]
 800f66a:	4b37      	ldr	r3, [pc, #220]	@ (800f748 <xTaskIncrementTick+0x13c>)
 800f66c:	681b      	ldr	r3, [r3, #0]
 800f66e:	3301      	adds	r3, #1
 800f670:	4a35      	ldr	r2, [pc, #212]	@ (800f748 <xTaskIncrementTick+0x13c>)
 800f672:	6013      	str	r3, [r2, #0]
 800f674:	f000 fae2 	bl	800fc3c <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800f678:	4b34      	ldr	r3, [pc, #208]	@ (800f74c <xTaskIncrementTick+0x140>)
 800f67a:	681b      	ldr	r3, [r3, #0]
 800f67c:	693a      	ldr	r2, [r7, #16]
 800f67e:	429a      	cmp	r2, r3
 800f680:	d349      	bcc.n	800f716 <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800f682:	4b2f      	ldr	r3, [pc, #188]	@ (800f740 <xTaskIncrementTick+0x134>)
 800f684:	681b      	ldr	r3, [r3, #0]
 800f686:	681b      	ldr	r3, [r3, #0]
 800f688:	2b00      	cmp	r3, #0
 800f68a:	d104      	bne.n	800f696 <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800f68c:	4b2f      	ldr	r3, [pc, #188]	@ (800f74c <xTaskIncrementTick+0x140>)
 800f68e:	f04f 32ff 	mov.w	r2, #4294967295
 800f692:	601a      	str	r2, [r3, #0]
					break;
 800f694:	e03f      	b.n	800f716 <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800f696:	4b2a      	ldr	r3, [pc, #168]	@ (800f740 <xTaskIncrementTick+0x134>)
 800f698:	681b      	ldr	r3, [r3, #0]
 800f69a:	68db      	ldr	r3, [r3, #12]
 800f69c:	68db      	ldr	r3, [r3, #12]
 800f69e:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800f6a0:	68bb      	ldr	r3, [r7, #8]
 800f6a2:	685b      	ldr	r3, [r3, #4]
 800f6a4:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800f6a6:	693a      	ldr	r2, [r7, #16]
 800f6a8:	687b      	ldr	r3, [r7, #4]
 800f6aa:	429a      	cmp	r2, r3
 800f6ac:	d203      	bcs.n	800f6b6 <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800f6ae:	4a27      	ldr	r2, [pc, #156]	@ (800f74c <xTaskIncrementTick+0x140>)
 800f6b0:	687b      	ldr	r3, [r7, #4]
 800f6b2:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800f6b4:	e02f      	b.n	800f716 <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800f6b6:	68bb      	ldr	r3, [r7, #8]
 800f6b8:	3304      	adds	r3, #4
 800f6ba:	4618      	mov	r0, r3
 800f6bc:	f7fe fb28 	bl	800dd10 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800f6c0:	68bb      	ldr	r3, [r7, #8]
 800f6c2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800f6c4:	2b00      	cmp	r3, #0
 800f6c6:	d004      	beq.n	800f6d2 <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800f6c8:	68bb      	ldr	r3, [r7, #8]
 800f6ca:	3318      	adds	r3, #24
 800f6cc:	4618      	mov	r0, r3
 800f6ce:	f7fe fb1f 	bl	800dd10 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800f6d2:	68bb      	ldr	r3, [r7, #8]
 800f6d4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800f6d6:	4b1e      	ldr	r3, [pc, #120]	@ (800f750 <xTaskIncrementTick+0x144>)
 800f6d8:	681b      	ldr	r3, [r3, #0]
 800f6da:	429a      	cmp	r2, r3
 800f6dc:	d903      	bls.n	800f6e6 <xTaskIncrementTick+0xda>
 800f6de:	68bb      	ldr	r3, [r7, #8]
 800f6e0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f6e2:	4a1b      	ldr	r2, [pc, #108]	@ (800f750 <xTaskIncrementTick+0x144>)
 800f6e4:	6013      	str	r3, [r2, #0]
 800f6e6:	68bb      	ldr	r3, [r7, #8]
 800f6e8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800f6ea:	4613      	mov	r3, r2
 800f6ec:	009b      	lsls	r3, r3, #2
 800f6ee:	4413      	add	r3, r2
 800f6f0:	009b      	lsls	r3, r3, #2
 800f6f2:	4a18      	ldr	r2, [pc, #96]	@ (800f754 <xTaskIncrementTick+0x148>)
 800f6f4:	441a      	add	r2, r3
 800f6f6:	68bb      	ldr	r3, [r7, #8]
 800f6f8:	3304      	adds	r3, #4
 800f6fa:	4619      	mov	r1, r3
 800f6fc:	4610      	mov	r0, r2
 800f6fe:	f7fe faaa 	bl	800dc56 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800f702:	68bb      	ldr	r3, [r7, #8]
 800f704:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800f706:	4b14      	ldr	r3, [pc, #80]	@ (800f758 <xTaskIncrementTick+0x14c>)
 800f708:	681b      	ldr	r3, [r3, #0]
 800f70a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f70c:	429a      	cmp	r2, r3
 800f70e:	d3b8      	bcc.n	800f682 <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 800f710:	2301      	movs	r3, #1
 800f712:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800f714:	e7b5      	b.n	800f682 <xTaskIncrementTick+0x76>
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 800f716:	4b11      	ldr	r3, [pc, #68]	@ (800f75c <xTaskIncrementTick+0x150>)
 800f718:	681b      	ldr	r3, [r3, #0]
 800f71a:	2b00      	cmp	r3, #0
 800f71c:	d007      	beq.n	800f72e <xTaskIncrementTick+0x122>
			{
				xSwitchRequired = pdTRUE;
 800f71e:	2301      	movs	r3, #1
 800f720:	617b      	str	r3, [r7, #20]
 800f722:	e004      	b.n	800f72e <xTaskIncrementTick+0x122>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 800f724:	4b0e      	ldr	r3, [pc, #56]	@ (800f760 <xTaskIncrementTick+0x154>)
 800f726:	681b      	ldr	r3, [r3, #0]
 800f728:	3301      	adds	r3, #1
 800f72a:	4a0d      	ldr	r2, [pc, #52]	@ (800f760 <xTaskIncrementTick+0x154>)
 800f72c:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 800f72e:	697b      	ldr	r3, [r7, #20]
}
 800f730:	4618      	mov	r0, r3
 800f732:	3718      	adds	r7, #24
 800f734:	46bd      	mov	sp, r7
 800f736:	bd80      	pop	{r7, pc}
 800f738:	2400162c 	.word	0x2400162c
 800f73c:	24001608 	.word	0x24001608
 800f740:	240015bc 	.word	0x240015bc
 800f744:	240015c0 	.word	0x240015c0
 800f748:	2400161c 	.word	0x2400161c
 800f74c:	24001624 	.word	0x24001624
 800f750:	2400160c 	.word	0x2400160c
 800f754:	24001134 	.word	0x24001134
 800f758:	24001130 	.word	0x24001130
 800f75c:	24001618 	.word	0x24001618
 800f760:	24001614 	.word	0x24001614

0800f764 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800f764:	b580      	push	{r7, lr}
 800f766:	b084      	sub	sp, #16
 800f768:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800f76a:	4b32      	ldr	r3, [pc, #200]	@ (800f834 <vTaskSwitchContext+0xd0>)
 800f76c:	681b      	ldr	r3, [r3, #0]
 800f76e:	2b00      	cmp	r3, #0
 800f770:	d003      	beq.n	800f77a <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800f772:	4b31      	ldr	r3, [pc, #196]	@ (800f838 <vTaskSwitchContext+0xd4>)
 800f774:	2201      	movs	r2, #1
 800f776:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800f778:	e058      	b.n	800f82c <vTaskSwitchContext+0xc8>
		xYieldPending = pdFALSE;
 800f77a:	4b2f      	ldr	r3, [pc, #188]	@ (800f838 <vTaskSwitchContext+0xd4>)
 800f77c:	2200      	movs	r2, #0
 800f77e:	601a      	str	r2, [r3, #0]
		taskCHECK_FOR_STACK_OVERFLOW();
 800f780:	4b2e      	ldr	r3, [pc, #184]	@ (800f83c <vTaskSwitchContext+0xd8>)
 800f782:	681b      	ldr	r3, [r3, #0]
 800f784:	681a      	ldr	r2, [r3, #0]
 800f786:	4b2d      	ldr	r3, [pc, #180]	@ (800f83c <vTaskSwitchContext+0xd8>)
 800f788:	681b      	ldr	r3, [r3, #0]
 800f78a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800f78c:	429a      	cmp	r2, r3
 800f78e:	d808      	bhi.n	800f7a2 <vTaskSwitchContext+0x3e>
 800f790:	4b2a      	ldr	r3, [pc, #168]	@ (800f83c <vTaskSwitchContext+0xd8>)
 800f792:	681a      	ldr	r2, [r3, #0]
 800f794:	4b29      	ldr	r3, [pc, #164]	@ (800f83c <vTaskSwitchContext+0xd8>)
 800f796:	681b      	ldr	r3, [r3, #0]
 800f798:	3334      	adds	r3, #52	@ 0x34
 800f79a:	4619      	mov	r1, r3
 800f79c:	4610      	mov	r0, r2
 800f79e:	f7f1 fa37 	bl	8000c10 <vApplicationStackOverflowHook>
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800f7a2:	4b27      	ldr	r3, [pc, #156]	@ (800f840 <vTaskSwitchContext+0xdc>)
 800f7a4:	681b      	ldr	r3, [r3, #0]
 800f7a6:	60fb      	str	r3, [r7, #12]
 800f7a8:	e011      	b.n	800f7ce <vTaskSwitchContext+0x6a>
 800f7aa:	68fb      	ldr	r3, [r7, #12]
 800f7ac:	2b00      	cmp	r3, #0
 800f7ae:	d10b      	bne.n	800f7c8 <vTaskSwitchContext+0x64>
	__asm volatile
 800f7b0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f7b4:	f383 8811 	msr	BASEPRI, r3
 800f7b8:	f3bf 8f6f 	isb	sy
 800f7bc:	f3bf 8f4f 	dsb	sy
 800f7c0:	607b      	str	r3, [r7, #4]
}
 800f7c2:	bf00      	nop
 800f7c4:	bf00      	nop
 800f7c6:	e7fd      	b.n	800f7c4 <vTaskSwitchContext+0x60>
 800f7c8:	68fb      	ldr	r3, [r7, #12]
 800f7ca:	3b01      	subs	r3, #1
 800f7cc:	60fb      	str	r3, [r7, #12]
 800f7ce:	491d      	ldr	r1, [pc, #116]	@ (800f844 <vTaskSwitchContext+0xe0>)
 800f7d0:	68fa      	ldr	r2, [r7, #12]
 800f7d2:	4613      	mov	r3, r2
 800f7d4:	009b      	lsls	r3, r3, #2
 800f7d6:	4413      	add	r3, r2
 800f7d8:	009b      	lsls	r3, r3, #2
 800f7da:	440b      	add	r3, r1
 800f7dc:	681b      	ldr	r3, [r3, #0]
 800f7de:	2b00      	cmp	r3, #0
 800f7e0:	d0e3      	beq.n	800f7aa <vTaskSwitchContext+0x46>
 800f7e2:	68fa      	ldr	r2, [r7, #12]
 800f7e4:	4613      	mov	r3, r2
 800f7e6:	009b      	lsls	r3, r3, #2
 800f7e8:	4413      	add	r3, r2
 800f7ea:	009b      	lsls	r3, r3, #2
 800f7ec:	4a15      	ldr	r2, [pc, #84]	@ (800f844 <vTaskSwitchContext+0xe0>)
 800f7ee:	4413      	add	r3, r2
 800f7f0:	60bb      	str	r3, [r7, #8]
 800f7f2:	68bb      	ldr	r3, [r7, #8]
 800f7f4:	685b      	ldr	r3, [r3, #4]
 800f7f6:	685a      	ldr	r2, [r3, #4]
 800f7f8:	68bb      	ldr	r3, [r7, #8]
 800f7fa:	605a      	str	r2, [r3, #4]
 800f7fc:	68bb      	ldr	r3, [r7, #8]
 800f7fe:	685a      	ldr	r2, [r3, #4]
 800f800:	68bb      	ldr	r3, [r7, #8]
 800f802:	3308      	adds	r3, #8
 800f804:	429a      	cmp	r2, r3
 800f806:	d104      	bne.n	800f812 <vTaskSwitchContext+0xae>
 800f808:	68bb      	ldr	r3, [r7, #8]
 800f80a:	685b      	ldr	r3, [r3, #4]
 800f80c:	685a      	ldr	r2, [r3, #4]
 800f80e:	68bb      	ldr	r3, [r7, #8]
 800f810:	605a      	str	r2, [r3, #4]
 800f812:	68bb      	ldr	r3, [r7, #8]
 800f814:	685b      	ldr	r3, [r3, #4]
 800f816:	68db      	ldr	r3, [r3, #12]
 800f818:	4a08      	ldr	r2, [pc, #32]	@ (800f83c <vTaskSwitchContext+0xd8>)
 800f81a:	6013      	str	r3, [r2, #0]
 800f81c:	4a08      	ldr	r2, [pc, #32]	@ (800f840 <vTaskSwitchContext+0xdc>)
 800f81e:	68fb      	ldr	r3, [r7, #12]
 800f820:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800f822:	4b06      	ldr	r3, [pc, #24]	@ (800f83c <vTaskSwitchContext+0xd8>)
 800f824:	681b      	ldr	r3, [r3, #0]
 800f826:	3354      	adds	r3, #84	@ 0x54
 800f828:	4a07      	ldr	r2, [pc, #28]	@ (800f848 <vTaskSwitchContext+0xe4>)
 800f82a:	6013      	str	r3, [r2, #0]
}
 800f82c:	bf00      	nop
 800f82e:	3710      	adds	r7, #16
 800f830:	46bd      	mov	sp, r7
 800f832:	bd80      	pop	{r7, pc}
 800f834:	2400162c 	.word	0x2400162c
 800f838:	24001618 	.word	0x24001618
 800f83c:	24001130 	.word	0x24001130
 800f840:	2400160c 	.word	0x2400160c
 800f844:	24001134 	.word	0x24001134
 800f848:	24000040 	.word	0x24000040

0800f84c <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800f84c:	b580      	push	{r7, lr}
 800f84e:	b084      	sub	sp, #16
 800f850:	af00      	add	r7, sp, #0
 800f852:	6078      	str	r0, [r7, #4]
 800f854:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800f856:	687b      	ldr	r3, [r7, #4]
 800f858:	2b00      	cmp	r3, #0
 800f85a:	d10b      	bne.n	800f874 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 800f85c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f860:	f383 8811 	msr	BASEPRI, r3
 800f864:	f3bf 8f6f 	isb	sy
 800f868:	f3bf 8f4f 	dsb	sy
 800f86c:	60fb      	str	r3, [r7, #12]
}
 800f86e:	bf00      	nop
 800f870:	bf00      	nop
 800f872:	e7fd      	b.n	800f870 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800f874:	4b07      	ldr	r3, [pc, #28]	@ (800f894 <vTaskPlaceOnEventList+0x48>)
 800f876:	681b      	ldr	r3, [r3, #0]
 800f878:	3318      	adds	r3, #24
 800f87a:	4619      	mov	r1, r3
 800f87c:	6878      	ldr	r0, [r7, #4]
 800f87e:	f7fe fa0e 	bl	800dc9e <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800f882:	2101      	movs	r1, #1
 800f884:	6838      	ldr	r0, [r7, #0]
 800f886:	f000 fb97 	bl	800ffb8 <prvAddCurrentTaskToDelayedList>
}
 800f88a:	bf00      	nop
 800f88c:	3710      	adds	r7, #16
 800f88e:	46bd      	mov	sp, r7
 800f890:	bd80      	pop	{r7, pc}
 800f892:	bf00      	nop
 800f894:	24001130 	.word	0x24001130

0800f898 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800f898:	b580      	push	{r7, lr}
 800f89a:	b086      	sub	sp, #24
 800f89c:	af00      	add	r7, sp, #0
 800f89e:	60f8      	str	r0, [r7, #12]
 800f8a0:	60b9      	str	r1, [r7, #8]
 800f8a2:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 800f8a4:	68fb      	ldr	r3, [r7, #12]
 800f8a6:	2b00      	cmp	r3, #0
 800f8a8:	d10b      	bne.n	800f8c2 <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 800f8aa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f8ae:	f383 8811 	msr	BASEPRI, r3
 800f8b2:	f3bf 8f6f 	isb	sy
 800f8b6:	f3bf 8f4f 	dsb	sy
 800f8ba:	617b      	str	r3, [r7, #20]
}
 800f8bc:	bf00      	nop
 800f8be:	bf00      	nop
 800f8c0:	e7fd      	b.n	800f8be <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800f8c2:	4b0a      	ldr	r3, [pc, #40]	@ (800f8ec <vTaskPlaceOnEventListRestricted+0x54>)
 800f8c4:	681b      	ldr	r3, [r3, #0]
 800f8c6:	3318      	adds	r3, #24
 800f8c8:	4619      	mov	r1, r3
 800f8ca:	68f8      	ldr	r0, [r7, #12]
 800f8cc:	f7fe f9c3 	bl	800dc56 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 800f8d0:	687b      	ldr	r3, [r7, #4]
 800f8d2:	2b00      	cmp	r3, #0
 800f8d4:	d002      	beq.n	800f8dc <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 800f8d6:	f04f 33ff 	mov.w	r3, #4294967295
 800f8da:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 800f8dc:	6879      	ldr	r1, [r7, #4]
 800f8de:	68b8      	ldr	r0, [r7, #8]
 800f8e0:	f000 fb6a 	bl	800ffb8 <prvAddCurrentTaskToDelayedList>
	}
 800f8e4:	bf00      	nop
 800f8e6:	3718      	adds	r7, #24
 800f8e8:	46bd      	mov	sp, r7
 800f8ea:	bd80      	pop	{r7, pc}
 800f8ec:	24001130 	.word	0x24001130

0800f8f0 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800f8f0:	b580      	push	{r7, lr}
 800f8f2:	b086      	sub	sp, #24
 800f8f4:	af00      	add	r7, sp, #0
 800f8f6:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800f8f8:	687b      	ldr	r3, [r7, #4]
 800f8fa:	68db      	ldr	r3, [r3, #12]
 800f8fc:	68db      	ldr	r3, [r3, #12]
 800f8fe:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800f900:	693b      	ldr	r3, [r7, #16]
 800f902:	2b00      	cmp	r3, #0
 800f904:	d10b      	bne.n	800f91e <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 800f906:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f90a:	f383 8811 	msr	BASEPRI, r3
 800f90e:	f3bf 8f6f 	isb	sy
 800f912:	f3bf 8f4f 	dsb	sy
 800f916:	60fb      	str	r3, [r7, #12]
}
 800f918:	bf00      	nop
 800f91a:	bf00      	nop
 800f91c:	e7fd      	b.n	800f91a <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800f91e:	693b      	ldr	r3, [r7, #16]
 800f920:	3318      	adds	r3, #24
 800f922:	4618      	mov	r0, r3
 800f924:	f7fe f9f4 	bl	800dd10 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800f928:	4b1d      	ldr	r3, [pc, #116]	@ (800f9a0 <xTaskRemoveFromEventList+0xb0>)
 800f92a:	681b      	ldr	r3, [r3, #0]
 800f92c:	2b00      	cmp	r3, #0
 800f92e:	d11d      	bne.n	800f96c <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800f930:	693b      	ldr	r3, [r7, #16]
 800f932:	3304      	adds	r3, #4
 800f934:	4618      	mov	r0, r3
 800f936:	f7fe f9eb 	bl	800dd10 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800f93a:	693b      	ldr	r3, [r7, #16]
 800f93c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800f93e:	4b19      	ldr	r3, [pc, #100]	@ (800f9a4 <xTaskRemoveFromEventList+0xb4>)
 800f940:	681b      	ldr	r3, [r3, #0]
 800f942:	429a      	cmp	r2, r3
 800f944:	d903      	bls.n	800f94e <xTaskRemoveFromEventList+0x5e>
 800f946:	693b      	ldr	r3, [r7, #16]
 800f948:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f94a:	4a16      	ldr	r2, [pc, #88]	@ (800f9a4 <xTaskRemoveFromEventList+0xb4>)
 800f94c:	6013      	str	r3, [r2, #0]
 800f94e:	693b      	ldr	r3, [r7, #16]
 800f950:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800f952:	4613      	mov	r3, r2
 800f954:	009b      	lsls	r3, r3, #2
 800f956:	4413      	add	r3, r2
 800f958:	009b      	lsls	r3, r3, #2
 800f95a:	4a13      	ldr	r2, [pc, #76]	@ (800f9a8 <xTaskRemoveFromEventList+0xb8>)
 800f95c:	441a      	add	r2, r3
 800f95e:	693b      	ldr	r3, [r7, #16]
 800f960:	3304      	adds	r3, #4
 800f962:	4619      	mov	r1, r3
 800f964:	4610      	mov	r0, r2
 800f966:	f7fe f976 	bl	800dc56 <vListInsertEnd>
 800f96a:	e005      	b.n	800f978 <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800f96c:	693b      	ldr	r3, [r7, #16]
 800f96e:	3318      	adds	r3, #24
 800f970:	4619      	mov	r1, r3
 800f972:	480e      	ldr	r0, [pc, #56]	@ (800f9ac <xTaskRemoveFromEventList+0xbc>)
 800f974:	f7fe f96f 	bl	800dc56 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800f978:	693b      	ldr	r3, [r7, #16]
 800f97a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800f97c:	4b0c      	ldr	r3, [pc, #48]	@ (800f9b0 <xTaskRemoveFromEventList+0xc0>)
 800f97e:	681b      	ldr	r3, [r3, #0]
 800f980:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f982:	429a      	cmp	r2, r3
 800f984:	d905      	bls.n	800f992 <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800f986:	2301      	movs	r3, #1
 800f988:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800f98a:	4b0a      	ldr	r3, [pc, #40]	@ (800f9b4 <xTaskRemoveFromEventList+0xc4>)
 800f98c:	2201      	movs	r2, #1
 800f98e:	601a      	str	r2, [r3, #0]
 800f990:	e001      	b.n	800f996 <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 800f992:	2300      	movs	r3, #0
 800f994:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 800f996:	697b      	ldr	r3, [r7, #20]
}
 800f998:	4618      	mov	r0, r3
 800f99a:	3718      	adds	r7, #24
 800f99c:	46bd      	mov	sp, r7
 800f99e:	bd80      	pop	{r7, pc}
 800f9a0:	2400162c 	.word	0x2400162c
 800f9a4:	2400160c 	.word	0x2400160c
 800f9a8:	24001134 	.word	0x24001134
 800f9ac:	240015c4 	.word	0x240015c4
 800f9b0:	24001130 	.word	0x24001130
 800f9b4:	24001618 	.word	0x24001618

0800f9b8 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800f9b8:	b480      	push	{r7}
 800f9ba:	b083      	sub	sp, #12
 800f9bc:	af00      	add	r7, sp, #0
 800f9be:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800f9c0:	4b06      	ldr	r3, [pc, #24]	@ (800f9dc <vTaskInternalSetTimeOutState+0x24>)
 800f9c2:	681a      	ldr	r2, [r3, #0]
 800f9c4:	687b      	ldr	r3, [r7, #4]
 800f9c6:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800f9c8:	4b05      	ldr	r3, [pc, #20]	@ (800f9e0 <vTaskInternalSetTimeOutState+0x28>)
 800f9ca:	681a      	ldr	r2, [r3, #0]
 800f9cc:	687b      	ldr	r3, [r7, #4]
 800f9ce:	605a      	str	r2, [r3, #4]
}
 800f9d0:	bf00      	nop
 800f9d2:	370c      	adds	r7, #12
 800f9d4:	46bd      	mov	sp, r7
 800f9d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f9da:	4770      	bx	lr
 800f9dc:	2400161c 	.word	0x2400161c
 800f9e0:	24001608 	.word	0x24001608

0800f9e4 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 800f9e4:	b580      	push	{r7, lr}
 800f9e6:	b088      	sub	sp, #32
 800f9e8:	af00      	add	r7, sp, #0
 800f9ea:	6078      	str	r0, [r7, #4]
 800f9ec:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800f9ee:	687b      	ldr	r3, [r7, #4]
 800f9f0:	2b00      	cmp	r3, #0
 800f9f2:	d10b      	bne.n	800fa0c <xTaskCheckForTimeOut+0x28>
	__asm volatile
 800f9f4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f9f8:	f383 8811 	msr	BASEPRI, r3
 800f9fc:	f3bf 8f6f 	isb	sy
 800fa00:	f3bf 8f4f 	dsb	sy
 800fa04:	613b      	str	r3, [r7, #16]
}
 800fa06:	bf00      	nop
 800fa08:	bf00      	nop
 800fa0a:	e7fd      	b.n	800fa08 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 800fa0c:	683b      	ldr	r3, [r7, #0]
 800fa0e:	2b00      	cmp	r3, #0
 800fa10:	d10b      	bne.n	800fa2a <xTaskCheckForTimeOut+0x46>
	__asm volatile
 800fa12:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800fa16:	f383 8811 	msr	BASEPRI, r3
 800fa1a:	f3bf 8f6f 	isb	sy
 800fa1e:	f3bf 8f4f 	dsb	sy
 800fa22:	60fb      	str	r3, [r7, #12]
}
 800fa24:	bf00      	nop
 800fa26:	bf00      	nop
 800fa28:	e7fd      	b.n	800fa26 <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 800fa2a:	f000 ffa5 	bl	8010978 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800fa2e:	4b1d      	ldr	r3, [pc, #116]	@ (800faa4 <xTaskCheckForTimeOut+0xc0>)
 800fa30:	681b      	ldr	r3, [r3, #0]
 800fa32:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800fa34:	687b      	ldr	r3, [r7, #4]
 800fa36:	685b      	ldr	r3, [r3, #4]
 800fa38:	69ba      	ldr	r2, [r7, #24]
 800fa3a:	1ad3      	subs	r3, r2, r3
 800fa3c:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800fa3e:	683b      	ldr	r3, [r7, #0]
 800fa40:	681b      	ldr	r3, [r3, #0]
 800fa42:	f1b3 3fff 	cmp.w	r3, #4294967295
 800fa46:	d102      	bne.n	800fa4e <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800fa48:	2300      	movs	r3, #0
 800fa4a:	61fb      	str	r3, [r7, #28]
 800fa4c:	e023      	b.n	800fa96 <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800fa4e:	687b      	ldr	r3, [r7, #4]
 800fa50:	681a      	ldr	r2, [r3, #0]
 800fa52:	4b15      	ldr	r3, [pc, #84]	@ (800faa8 <xTaskCheckForTimeOut+0xc4>)
 800fa54:	681b      	ldr	r3, [r3, #0]
 800fa56:	429a      	cmp	r2, r3
 800fa58:	d007      	beq.n	800fa6a <xTaskCheckForTimeOut+0x86>
 800fa5a:	687b      	ldr	r3, [r7, #4]
 800fa5c:	685b      	ldr	r3, [r3, #4]
 800fa5e:	69ba      	ldr	r2, [r7, #24]
 800fa60:	429a      	cmp	r2, r3
 800fa62:	d302      	bcc.n	800fa6a <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800fa64:	2301      	movs	r3, #1
 800fa66:	61fb      	str	r3, [r7, #28]
 800fa68:	e015      	b.n	800fa96 <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800fa6a:	683b      	ldr	r3, [r7, #0]
 800fa6c:	681b      	ldr	r3, [r3, #0]
 800fa6e:	697a      	ldr	r2, [r7, #20]
 800fa70:	429a      	cmp	r2, r3
 800fa72:	d20b      	bcs.n	800fa8c <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800fa74:	683b      	ldr	r3, [r7, #0]
 800fa76:	681a      	ldr	r2, [r3, #0]
 800fa78:	697b      	ldr	r3, [r7, #20]
 800fa7a:	1ad2      	subs	r2, r2, r3
 800fa7c:	683b      	ldr	r3, [r7, #0]
 800fa7e:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800fa80:	6878      	ldr	r0, [r7, #4]
 800fa82:	f7ff ff99 	bl	800f9b8 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800fa86:	2300      	movs	r3, #0
 800fa88:	61fb      	str	r3, [r7, #28]
 800fa8a:	e004      	b.n	800fa96 <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 800fa8c:	683b      	ldr	r3, [r7, #0]
 800fa8e:	2200      	movs	r2, #0
 800fa90:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800fa92:	2301      	movs	r3, #1
 800fa94:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800fa96:	f000 ffa1 	bl	80109dc <vPortExitCritical>

	return xReturn;
 800fa9a:	69fb      	ldr	r3, [r7, #28]
}
 800fa9c:	4618      	mov	r0, r3
 800fa9e:	3720      	adds	r7, #32
 800faa0:	46bd      	mov	sp, r7
 800faa2:	bd80      	pop	{r7, pc}
 800faa4:	24001608 	.word	0x24001608
 800faa8:	2400161c 	.word	0x2400161c

0800faac <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800faac:	b480      	push	{r7}
 800faae:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800fab0:	4b03      	ldr	r3, [pc, #12]	@ (800fac0 <vTaskMissedYield+0x14>)
 800fab2:	2201      	movs	r2, #1
 800fab4:	601a      	str	r2, [r3, #0]
}
 800fab6:	bf00      	nop
 800fab8:	46bd      	mov	sp, r7
 800faba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fabe:	4770      	bx	lr
 800fac0:	24001618 	.word	0x24001618

0800fac4 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800fac4:	b580      	push	{r7, lr}
 800fac6:	b082      	sub	sp, #8
 800fac8:	af00      	add	r7, sp, #0
 800faca:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800facc:	f000 f852 	bl	800fb74 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800fad0:	4b06      	ldr	r3, [pc, #24]	@ (800faec <prvIdleTask+0x28>)
 800fad2:	681b      	ldr	r3, [r3, #0]
 800fad4:	2b01      	cmp	r3, #1
 800fad6:	d9f9      	bls.n	800facc <prvIdleTask+0x8>
			{
				taskYIELD();
 800fad8:	4b05      	ldr	r3, [pc, #20]	@ (800faf0 <prvIdleTask+0x2c>)
 800fada:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800fade:	601a      	str	r2, [r3, #0]
 800fae0:	f3bf 8f4f 	dsb	sy
 800fae4:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800fae8:	e7f0      	b.n	800facc <prvIdleTask+0x8>
 800faea:	bf00      	nop
 800faec:	24001134 	.word	0x24001134
 800faf0:	e000ed04 	.word	0xe000ed04

0800faf4 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800faf4:	b580      	push	{r7, lr}
 800faf6:	b082      	sub	sp, #8
 800faf8:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800fafa:	2300      	movs	r3, #0
 800fafc:	607b      	str	r3, [r7, #4]
 800fafe:	e00c      	b.n	800fb1a <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800fb00:	687a      	ldr	r2, [r7, #4]
 800fb02:	4613      	mov	r3, r2
 800fb04:	009b      	lsls	r3, r3, #2
 800fb06:	4413      	add	r3, r2
 800fb08:	009b      	lsls	r3, r3, #2
 800fb0a:	4a12      	ldr	r2, [pc, #72]	@ (800fb54 <prvInitialiseTaskLists+0x60>)
 800fb0c:	4413      	add	r3, r2
 800fb0e:	4618      	mov	r0, r3
 800fb10:	f7fe f874 	bl	800dbfc <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800fb14:	687b      	ldr	r3, [r7, #4]
 800fb16:	3301      	adds	r3, #1
 800fb18:	607b      	str	r3, [r7, #4]
 800fb1a:	687b      	ldr	r3, [r7, #4]
 800fb1c:	2b37      	cmp	r3, #55	@ 0x37
 800fb1e:	d9ef      	bls.n	800fb00 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800fb20:	480d      	ldr	r0, [pc, #52]	@ (800fb58 <prvInitialiseTaskLists+0x64>)
 800fb22:	f7fe f86b 	bl	800dbfc <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800fb26:	480d      	ldr	r0, [pc, #52]	@ (800fb5c <prvInitialiseTaskLists+0x68>)
 800fb28:	f7fe f868 	bl	800dbfc <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800fb2c:	480c      	ldr	r0, [pc, #48]	@ (800fb60 <prvInitialiseTaskLists+0x6c>)
 800fb2e:	f7fe f865 	bl	800dbfc <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800fb32:	480c      	ldr	r0, [pc, #48]	@ (800fb64 <prvInitialiseTaskLists+0x70>)
 800fb34:	f7fe f862 	bl	800dbfc <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800fb38:	480b      	ldr	r0, [pc, #44]	@ (800fb68 <prvInitialiseTaskLists+0x74>)
 800fb3a:	f7fe f85f 	bl	800dbfc <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800fb3e:	4b0b      	ldr	r3, [pc, #44]	@ (800fb6c <prvInitialiseTaskLists+0x78>)
 800fb40:	4a05      	ldr	r2, [pc, #20]	@ (800fb58 <prvInitialiseTaskLists+0x64>)
 800fb42:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800fb44:	4b0a      	ldr	r3, [pc, #40]	@ (800fb70 <prvInitialiseTaskLists+0x7c>)
 800fb46:	4a05      	ldr	r2, [pc, #20]	@ (800fb5c <prvInitialiseTaskLists+0x68>)
 800fb48:	601a      	str	r2, [r3, #0]
}
 800fb4a:	bf00      	nop
 800fb4c:	3708      	adds	r7, #8
 800fb4e:	46bd      	mov	sp, r7
 800fb50:	bd80      	pop	{r7, pc}
 800fb52:	bf00      	nop
 800fb54:	24001134 	.word	0x24001134
 800fb58:	24001594 	.word	0x24001594
 800fb5c:	240015a8 	.word	0x240015a8
 800fb60:	240015c4 	.word	0x240015c4
 800fb64:	240015d8 	.word	0x240015d8
 800fb68:	240015f0 	.word	0x240015f0
 800fb6c:	240015bc 	.word	0x240015bc
 800fb70:	240015c0 	.word	0x240015c0

0800fb74 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800fb74:	b580      	push	{r7, lr}
 800fb76:	b082      	sub	sp, #8
 800fb78:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800fb7a:	e019      	b.n	800fbb0 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800fb7c:	f000 fefc 	bl	8010978 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800fb80:	4b10      	ldr	r3, [pc, #64]	@ (800fbc4 <prvCheckTasksWaitingTermination+0x50>)
 800fb82:	68db      	ldr	r3, [r3, #12]
 800fb84:	68db      	ldr	r3, [r3, #12]
 800fb86:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800fb88:	687b      	ldr	r3, [r7, #4]
 800fb8a:	3304      	adds	r3, #4
 800fb8c:	4618      	mov	r0, r3
 800fb8e:	f7fe f8bf 	bl	800dd10 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800fb92:	4b0d      	ldr	r3, [pc, #52]	@ (800fbc8 <prvCheckTasksWaitingTermination+0x54>)
 800fb94:	681b      	ldr	r3, [r3, #0]
 800fb96:	3b01      	subs	r3, #1
 800fb98:	4a0b      	ldr	r2, [pc, #44]	@ (800fbc8 <prvCheckTasksWaitingTermination+0x54>)
 800fb9a:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800fb9c:	4b0b      	ldr	r3, [pc, #44]	@ (800fbcc <prvCheckTasksWaitingTermination+0x58>)
 800fb9e:	681b      	ldr	r3, [r3, #0]
 800fba0:	3b01      	subs	r3, #1
 800fba2:	4a0a      	ldr	r2, [pc, #40]	@ (800fbcc <prvCheckTasksWaitingTermination+0x58>)
 800fba4:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800fba6:	f000 ff19 	bl	80109dc <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800fbaa:	6878      	ldr	r0, [r7, #4]
 800fbac:	f000 f810 	bl	800fbd0 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800fbb0:	4b06      	ldr	r3, [pc, #24]	@ (800fbcc <prvCheckTasksWaitingTermination+0x58>)
 800fbb2:	681b      	ldr	r3, [r3, #0]
 800fbb4:	2b00      	cmp	r3, #0
 800fbb6:	d1e1      	bne.n	800fb7c <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800fbb8:	bf00      	nop
 800fbba:	bf00      	nop
 800fbbc:	3708      	adds	r7, #8
 800fbbe:	46bd      	mov	sp, r7
 800fbc0:	bd80      	pop	{r7, pc}
 800fbc2:	bf00      	nop
 800fbc4:	240015d8 	.word	0x240015d8
 800fbc8:	24001604 	.word	0x24001604
 800fbcc:	240015ec 	.word	0x240015ec

0800fbd0 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800fbd0:	b580      	push	{r7, lr}
 800fbd2:	b084      	sub	sp, #16
 800fbd4:	af00      	add	r7, sp, #0
 800fbd6:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 800fbd8:	687b      	ldr	r3, [r7, #4]
 800fbda:	3354      	adds	r3, #84	@ 0x54
 800fbdc:	4618      	mov	r0, r3
 800fbde:	f00e ff1d 	bl	801ea1c <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800fbe2:	687b      	ldr	r3, [r7, #4]
 800fbe4:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 800fbe8:	2b00      	cmp	r3, #0
 800fbea:	d108      	bne.n	800fbfe <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800fbec:	687b      	ldr	r3, [r7, #4]
 800fbee:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800fbf0:	4618      	mov	r0, r3
 800fbf2:	f001 f8b1 	bl	8010d58 <vPortFree>
				vPortFree( pxTCB );
 800fbf6:	6878      	ldr	r0, [r7, #4]
 800fbf8:	f001 f8ae 	bl	8010d58 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800fbfc:	e019      	b.n	800fc32 <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800fbfe:	687b      	ldr	r3, [r7, #4]
 800fc00:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 800fc04:	2b01      	cmp	r3, #1
 800fc06:	d103      	bne.n	800fc10 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 800fc08:	6878      	ldr	r0, [r7, #4]
 800fc0a:	f001 f8a5 	bl	8010d58 <vPortFree>
	}
 800fc0e:	e010      	b.n	800fc32 <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800fc10:	687b      	ldr	r3, [r7, #4]
 800fc12:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 800fc16:	2b02      	cmp	r3, #2
 800fc18:	d00b      	beq.n	800fc32 <prvDeleteTCB+0x62>
	__asm volatile
 800fc1a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800fc1e:	f383 8811 	msr	BASEPRI, r3
 800fc22:	f3bf 8f6f 	isb	sy
 800fc26:	f3bf 8f4f 	dsb	sy
 800fc2a:	60fb      	str	r3, [r7, #12]
}
 800fc2c:	bf00      	nop
 800fc2e:	bf00      	nop
 800fc30:	e7fd      	b.n	800fc2e <prvDeleteTCB+0x5e>
	}
 800fc32:	bf00      	nop
 800fc34:	3710      	adds	r7, #16
 800fc36:	46bd      	mov	sp, r7
 800fc38:	bd80      	pop	{r7, pc}
	...

0800fc3c <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800fc3c:	b480      	push	{r7}
 800fc3e:	b083      	sub	sp, #12
 800fc40:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800fc42:	4b0c      	ldr	r3, [pc, #48]	@ (800fc74 <prvResetNextTaskUnblockTime+0x38>)
 800fc44:	681b      	ldr	r3, [r3, #0]
 800fc46:	681b      	ldr	r3, [r3, #0]
 800fc48:	2b00      	cmp	r3, #0
 800fc4a:	d104      	bne.n	800fc56 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800fc4c:	4b0a      	ldr	r3, [pc, #40]	@ (800fc78 <prvResetNextTaskUnblockTime+0x3c>)
 800fc4e:	f04f 32ff 	mov.w	r2, #4294967295
 800fc52:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800fc54:	e008      	b.n	800fc68 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800fc56:	4b07      	ldr	r3, [pc, #28]	@ (800fc74 <prvResetNextTaskUnblockTime+0x38>)
 800fc58:	681b      	ldr	r3, [r3, #0]
 800fc5a:	68db      	ldr	r3, [r3, #12]
 800fc5c:	68db      	ldr	r3, [r3, #12]
 800fc5e:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800fc60:	687b      	ldr	r3, [r7, #4]
 800fc62:	685b      	ldr	r3, [r3, #4]
 800fc64:	4a04      	ldr	r2, [pc, #16]	@ (800fc78 <prvResetNextTaskUnblockTime+0x3c>)
 800fc66:	6013      	str	r3, [r2, #0]
}
 800fc68:	bf00      	nop
 800fc6a:	370c      	adds	r7, #12
 800fc6c:	46bd      	mov	sp, r7
 800fc6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fc72:	4770      	bx	lr
 800fc74:	240015bc 	.word	0x240015bc
 800fc78:	24001624 	.word	0x24001624

0800fc7c <xTaskGetCurrentTaskHandle>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetCurrentTaskHandle == 1 ) || ( configUSE_MUTEXES == 1 ) )

	TaskHandle_t xTaskGetCurrentTaskHandle( void )
	{
 800fc7c:	b480      	push	{r7}
 800fc7e:	b083      	sub	sp, #12
 800fc80:	af00      	add	r7, sp, #0
	TaskHandle_t xReturn;

		/* A critical section is not required as this is not called from
		an interrupt and the current TCB will always be the same for any
		individual execution thread. */
		xReturn = pxCurrentTCB;
 800fc82:	4b05      	ldr	r3, [pc, #20]	@ (800fc98 <xTaskGetCurrentTaskHandle+0x1c>)
 800fc84:	681b      	ldr	r3, [r3, #0]
 800fc86:	607b      	str	r3, [r7, #4]

		return xReturn;
 800fc88:	687b      	ldr	r3, [r7, #4]
	}
 800fc8a:	4618      	mov	r0, r3
 800fc8c:	370c      	adds	r7, #12
 800fc8e:	46bd      	mov	sp, r7
 800fc90:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fc94:	4770      	bx	lr
 800fc96:	bf00      	nop
 800fc98:	24001130 	.word	0x24001130

0800fc9c <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800fc9c:	b480      	push	{r7}
 800fc9e:	b083      	sub	sp, #12
 800fca0:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800fca2:	4b0b      	ldr	r3, [pc, #44]	@ (800fcd0 <xTaskGetSchedulerState+0x34>)
 800fca4:	681b      	ldr	r3, [r3, #0]
 800fca6:	2b00      	cmp	r3, #0
 800fca8:	d102      	bne.n	800fcb0 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800fcaa:	2301      	movs	r3, #1
 800fcac:	607b      	str	r3, [r7, #4]
 800fcae:	e008      	b.n	800fcc2 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800fcb0:	4b08      	ldr	r3, [pc, #32]	@ (800fcd4 <xTaskGetSchedulerState+0x38>)
 800fcb2:	681b      	ldr	r3, [r3, #0]
 800fcb4:	2b00      	cmp	r3, #0
 800fcb6:	d102      	bne.n	800fcbe <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800fcb8:	2302      	movs	r3, #2
 800fcba:	607b      	str	r3, [r7, #4]
 800fcbc:	e001      	b.n	800fcc2 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800fcbe:	2300      	movs	r3, #0
 800fcc0:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800fcc2:	687b      	ldr	r3, [r7, #4]
	}
 800fcc4:	4618      	mov	r0, r3
 800fcc6:	370c      	adds	r7, #12
 800fcc8:	46bd      	mov	sp, r7
 800fcca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fcce:	4770      	bx	lr
 800fcd0:	24001610 	.word	0x24001610
 800fcd4:	2400162c 	.word	0x2400162c

0800fcd8 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 800fcd8:	b580      	push	{r7, lr}
 800fcda:	b084      	sub	sp, #16
 800fcdc:	af00      	add	r7, sp, #0
 800fcde:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 800fce0:	687b      	ldr	r3, [r7, #4]
 800fce2:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 800fce4:	2300      	movs	r3, #0
 800fce6:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 800fce8:	687b      	ldr	r3, [r7, #4]
 800fcea:	2b00      	cmp	r3, #0
 800fcec:	d051      	beq.n	800fd92 <xTaskPriorityInherit+0xba>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 800fcee:	68bb      	ldr	r3, [r7, #8]
 800fcf0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800fcf2:	4b2a      	ldr	r3, [pc, #168]	@ (800fd9c <xTaskPriorityInherit+0xc4>)
 800fcf4:	681b      	ldr	r3, [r3, #0]
 800fcf6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800fcf8:	429a      	cmp	r2, r3
 800fcfa:	d241      	bcs.n	800fd80 <xTaskPriorityInherit+0xa8>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800fcfc:	68bb      	ldr	r3, [r7, #8]
 800fcfe:	699b      	ldr	r3, [r3, #24]
 800fd00:	2b00      	cmp	r3, #0
 800fd02:	db06      	blt.n	800fd12 <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800fd04:	4b25      	ldr	r3, [pc, #148]	@ (800fd9c <xTaskPriorityInherit+0xc4>)
 800fd06:	681b      	ldr	r3, [r3, #0]
 800fd08:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800fd0a:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800fd0e:	68bb      	ldr	r3, [r7, #8]
 800fd10:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 800fd12:	68bb      	ldr	r3, [r7, #8]
 800fd14:	6959      	ldr	r1, [r3, #20]
 800fd16:	68bb      	ldr	r3, [r7, #8]
 800fd18:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800fd1a:	4613      	mov	r3, r2
 800fd1c:	009b      	lsls	r3, r3, #2
 800fd1e:	4413      	add	r3, r2
 800fd20:	009b      	lsls	r3, r3, #2
 800fd22:	4a1f      	ldr	r2, [pc, #124]	@ (800fda0 <xTaskPriorityInherit+0xc8>)
 800fd24:	4413      	add	r3, r2
 800fd26:	4299      	cmp	r1, r3
 800fd28:	d122      	bne.n	800fd70 <xTaskPriorityInherit+0x98>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800fd2a:	68bb      	ldr	r3, [r7, #8]
 800fd2c:	3304      	adds	r3, #4
 800fd2e:	4618      	mov	r0, r3
 800fd30:	f7fd ffee 	bl	800dd10 <uxListRemove>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800fd34:	4b19      	ldr	r3, [pc, #100]	@ (800fd9c <xTaskPriorityInherit+0xc4>)
 800fd36:	681b      	ldr	r3, [r3, #0]
 800fd38:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800fd3a:	68bb      	ldr	r3, [r7, #8]
 800fd3c:	62da      	str	r2, [r3, #44]	@ 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 800fd3e:	68bb      	ldr	r3, [r7, #8]
 800fd40:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800fd42:	4b18      	ldr	r3, [pc, #96]	@ (800fda4 <xTaskPriorityInherit+0xcc>)
 800fd44:	681b      	ldr	r3, [r3, #0]
 800fd46:	429a      	cmp	r2, r3
 800fd48:	d903      	bls.n	800fd52 <xTaskPriorityInherit+0x7a>
 800fd4a:	68bb      	ldr	r3, [r7, #8]
 800fd4c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800fd4e:	4a15      	ldr	r2, [pc, #84]	@ (800fda4 <xTaskPriorityInherit+0xcc>)
 800fd50:	6013      	str	r3, [r2, #0]
 800fd52:	68bb      	ldr	r3, [r7, #8]
 800fd54:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800fd56:	4613      	mov	r3, r2
 800fd58:	009b      	lsls	r3, r3, #2
 800fd5a:	4413      	add	r3, r2
 800fd5c:	009b      	lsls	r3, r3, #2
 800fd5e:	4a10      	ldr	r2, [pc, #64]	@ (800fda0 <xTaskPriorityInherit+0xc8>)
 800fd60:	441a      	add	r2, r3
 800fd62:	68bb      	ldr	r3, [r7, #8]
 800fd64:	3304      	adds	r3, #4
 800fd66:	4619      	mov	r1, r3
 800fd68:	4610      	mov	r0, r2
 800fd6a:	f7fd ff74 	bl	800dc56 <vListInsertEnd>
 800fd6e:	e004      	b.n	800fd7a <xTaskPriorityInherit+0xa2>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800fd70:	4b0a      	ldr	r3, [pc, #40]	@ (800fd9c <xTaskPriorityInherit+0xc4>)
 800fd72:	681b      	ldr	r3, [r3, #0]
 800fd74:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800fd76:	68bb      	ldr	r3, [r7, #8]
 800fd78:	62da      	str	r2, [r3, #44]	@ 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 800fd7a:	2301      	movs	r3, #1
 800fd7c:	60fb      	str	r3, [r7, #12]
 800fd7e:	e008      	b.n	800fd92 <xTaskPriorityInherit+0xba>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 800fd80:	68bb      	ldr	r3, [r7, #8]
 800fd82:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800fd84:	4b05      	ldr	r3, [pc, #20]	@ (800fd9c <xTaskPriorityInherit+0xc4>)
 800fd86:	681b      	ldr	r3, [r3, #0]
 800fd88:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800fd8a:	429a      	cmp	r2, r3
 800fd8c:	d201      	bcs.n	800fd92 <xTaskPriorityInherit+0xba>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 800fd8e:	2301      	movs	r3, #1
 800fd90:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800fd92:	68fb      	ldr	r3, [r7, #12]
	}
 800fd94:	4618      	mov	r0, r3
 800fd96:	3710      	adds	r7, #16
 800fd98:	46bd      	mov	sp, r7
 800fd9a:	bd80      	pop	{r7, pc}
 800fd9c:	24001130 	.word	0x24001130
 800fda0:	24001134 	.word	0x24001134
 800fda4:	2400160c 	.word	0x2400160c

0800fda8 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800fda8:	b580      	push	{r7, lr}
 800fdaa:	b086      	sub	sp, #24
 800fdac:	af00      	add	r7, sp, #0
 800fdae:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 800fdb0:	687b      	ldr	r3, [r7, #4]
 800fdb2:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800fdb4:	2300      	movs	r3, #0
 800fdb6:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800fdb8:	687b      	ldr	r3, [r7, #4]
 800fdba:	2b00      	cmp	r3, #0
 800fdbc:	d058      	beq.n	800fe70 <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800fdbe:	4b2f      	ldr	r3, [pc, #188]	@ (800fe7c <xTaskPriorityDisinherit+0xd4>)
 800fdc0:	681b      	ldr	r3, [r3, #0]
 800fdc2:	693a      	ldr	r2, [r7, #16]
 800fdc4:	429a      	cmp	r2, r3
 800fdc6:	d00b      	beq.n	800fde0 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 800fdc8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800fdcc:	f383 8811 	msr	BASEPRI, r3
 800fdd0:	f3bf 8f6f 	isb	sy
 800fdd4:	f3bf 8f4f 	dsb	sy
 800fdd8:	60fb      	str	r3, [r7, #12]
}
 800fdda:	bf00      	nop
 800fddc:	bf00      	nop
 800fdde:	e7fd      	b.n	800fddc <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 800fde0:	693b      	ldr	r3, [r7, #16]
 800fde2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800fde4:	2b00      	cmp	r3, #0
 800fde6:	d10b      	bne.n	800fe00 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 800fde8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800fdec:	f383 8811 	msr	BASEPRI, r3
 800fdf0:	f3bf 8f6f 	isb	sy
 800fdf4:	f3bf 8f4f 	dsb	sy
 800fdf8:	60bb      	str	r3, [r7, #8]
}
 800fdfa:	bf00      	nop
 800fdfc:	bf00      	nop
 800fdfe:	e7fd      	b.n	800fdfc <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 800fe00:	693b      	ldr	r3, [r7, #16]
 800fe02:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800fe04:	1e5a      	subs	r2, r3, #1
 800fe06:	693b      	ldr	r3, [r7, #16]
 800fe08:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800fe0a:	693b      	ldr	r3, [r7, #16]
 800fe0c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800fe0e:	693b      	ldr	r3, [r7, #16]
 800fe10:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800fe12:	429a      	cmp	r2, r3
 800fe14:	d02c      	beq.n	800fe70 <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800fe16:	693b      	ldr	r3, [r7, #16]
 800fe18:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800fe1a:	2b00      	cmp	r3, #0
 800fe1c:	d128      	bne.n	800fe70 <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800fe1e:	693b      	ldr	r3, [r7, #16]
 800fe20:	3304      	adds	r3, #4
 800fe22:	4618      	mov	r0, r3
 800fe24:	f7fd ff74 	bl	800dd10 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800fe28:	693b      	ldr	r3, [r7, #16]
 800fe2a:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800fe2c:	693b      	ldr	r3, [r7, #16]
 800fe2e:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800fe30:	693b      	ldr	r3, [r7, #16]
 800fe32:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800fe34:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800fe38:	693b      	ldr	r3, [r7, #16]
 800fe3a:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800fe3c:	693b      	ldr	r3, [r7, #16]
 800fe3e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800fe40:	4b0f      	ldr	r3, [pc, #60]	@ (800fe80 <xTaskPriorityDisinherit+0xd8>)
 800fe42:	681b      	ldr	r3, [r3, #0]
 800fe44:	429a      	cmp	r2, r3
 800fe46:	d903      	bls.n	800fe50 <xTaskPriorityDisinherit+0xa8>
 800fe48:	693b      	ldr	r3, [r7, #16]
 800fe4a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800fe4c:	4a0c      	ldr	r2, [pc, #48]	@ (800fe80 <xTaskPriorityDisinherit+0xd8>)
 800fe4e:	6013      	str	r3, [r2, #0]
 800fe50:	693b      	ldr	r3, [r7, #16]
 800fe52:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800fe54:	4613      	mov	r3, r2
 800fe56:	009b      	lsls	r3, r3, #2
 800fe58:	4413      	add	r3, r2
 800fe5a:	009b      	lsls	r3, r3, #2
 800fe5c:	4a09      	ldr	r2, [pc, #36]	@ (800fe84 <xTaskPriorityDisinherit+0xdc>)
 800fe5e:	441a      	add	r2, r3
 800fe60:	693b      	ldr	r3, [r7, #16]
 800fe62:	3304      	adds	r3, #4
 800fe64:	4619      	mov	r1, r3
 800fe66:	4610      	mov	r0, r2
 800fe68:	f7fd fef5 	bl	800dc56 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800fe6c:	2301      	movs	r3, #1
 800fe6e:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800fe70:	697b      	ldr	r3, [r7, #20]
	}
 800fe72:	4618      	mov	r0, r3
 800fe74:	3718      	adds	r7, #24
 800fe76:	46bd      	mov	sp, r7
 800fe78:	bd80      	pop	{r7, pc}
 800fe7a:	bf00      	nop
 800fe7c:	24001130 	.word	0x24001130
 800fe80:	2400160c 	.word	0x2400160c
 800fe84:	24001134 	.word	0x24001134

0800fe88 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 800fe88:	b580      	push	{r7, lr}
 800fe8a:	b088      	sub	sp, #32
 800fe8c:	af00      	add	r7, sp, #0
 800fe8e:	6078      	str	r0, [r7, #4]
 800fe90:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 800fe92:	687b      	ldr	r3, [r7, #4]
 800fe94:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 800fe96:	2301      	movs	r3, #1
 800fe98:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800fe9a:	687b      	ldr	r3, [r7, #4]
 800fe9c:	2b00      	cmp	r3, #0
 800fe9e:	d06c      	beq.n	800ff7a <vTaskPriorityDisinheritAfterTimeout+0xf2>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 800fea0:	69bb      	ldr	r3, [r7, #24]
 800fea2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800fea4:	2b00      	cmp	r3, #0
 800fea6:	d10b      	bne.n	800fec0 <vTaskPriorityDisinheritAfterTimeout+0x38>
	__asm volatile
 800fea8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800feac:	f383 8811 	msr	BASEPRI, r3
 800feb0:	f3bf 8f6f 	isb	sy
 800feb4:	f3bf 8f4f 	dsb	sy
 800feb8:	60fb      	str	r3, [r7, #12]
}
 800feba:	bf00      	nop
 800febc:	bf00      	nop
 800febe:	e7fd      	b.n	800febc <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 800fec0:	69bb      	ldr	r3, [r7, #24]
 800fec2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800fec4:	683a      	ldr	r2, [r7, #0]
 800fec6:	429a      	cmp	r2, r3
 800fec8:	d902      	bls.n	800fed0 <vTaskPriorityDisinheritAfterTimeout+0x48>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 800feca:	683b      	ldr	r3, [r7, #0]
 800fecc:	61fb      	str	r3, [r7, #28]
 800fece:	e002      	b.n	800fed6 <vTaskPriorityDisinheritAfterTimeout+0x4e>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 800fed0:	69bb      	ldr	r3, [r7, #24]
 800fed2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800fed4:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 800fed6:	69bb      	ldr	r3, [r7, #24]
 800fed8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800feda:	69fa      	ldr	r2, [r7, #28]
 800fedc:	429a      	cmp	r2, r3
 800fede:	d04c      	beq.n	800ff7a <vTaskPriorityDisinheritAfterTimeout+0xf2>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 800fee0:	69bb      	ldr	r3, [r7, #24]
 800fee2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800fee4:	697a      	ldr	r2, [r7, #20]
 800fee6:	429a      	cmp	r2, r3
 800fee8:	d147      	bne.n	800ff7a <vTaskPriorityDisinheritAfterTimeout+0xf2>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 800feea:	4b26      	ldr	r3, [pc, #152]	@ (800ff84 <vTaskPriorityDisinheritAfterTimeout+0xfc>)
 800feec:	681b      	ldr	r3, [r3, #0]
 800feee:	69ba      	ldr	r2, [r7, #24]
 800fef0:	429a      	cmp	r2, r3
 800fef2:	d10b      	bne.n	800ff0c <vTaskPriorityDisinheritAfterTimeout+0x84>
	__asm volatile
 800fef4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800fef8:	f383 8811 	msr	BASEPRI, r3
 800fefc:	f3bf 8f6f 	isb	sy
 800ff00:	f3bf 8f4f 	dsb	sy
 800ff04:	60bb      	str	r3, [r7, #8]
}
 800ff06:	bf00      	nop
 800ff08:	bf00      	nop
 800ff0a:	e7fd      	b.n	800ff08 <vTaskPriorityDisinheritAfterTimeout+0x80>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 800ff0c:	69bb      	ldr	r3, [r7, #24]
 800ff0e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ff10:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 800ff12:	69bb      	ldr	r3, [r7, #24]
 800ff14:	69fa      	ldr	r2, [r7, #28]
 800ff16:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800ff18:	69bb      	ldr	r3, [r7, #24]
 800ff1a:	699b      	ldr	r3, [r3, #24]
 800ff1c:	2b00      	cmp	r3, #0
 800ff1e:	db04      	blt.n	800ff2a <vTaskPriorityDisinheritAfterTimeout+0xa2>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800ff20:	69fb      	ldr	r3, [r7, #28]
 800ff22:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800ff26:	69bb      	ldr	r3, [r7, #24]
 800ff28:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 800ff2a:	69bb      	ldr	r3, [r7, #24]
 800ff2c:	6959      	ldr	r1, [r3, #20]
 800ff2e:	693a      	ldr	r2, [r7, #16]
 800ff30:	4613      	mov	r3, r2
 800ff32:	009b      	lsls	r3, r3, #2
 800ff34:	4413      	add	r3, r2
 800ff36:	009b      	lsls	r3, r3, #2
 800ff38:	4a13      	ldr	r2, [pc, #76]	@ (800ff88 <vTaskPriorityDisinheritAfterTimeout+0x100>)
 800ff3a:	4413      	add	r3, r2
 800ff3c:	4299      	cmp	r1, r3
 800ff3e:	d11c      	bne.n	800ff7a <vTaskPriorityDisinheritAfterTimeout+0xf2>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800ff40:	69bb      	ldr	r3, [r7, #24]
 800ff42:	3304      	adds	r3, #4
 800ff44:	4618      	mov	r0, r3
 800ff46:	f7fd fee3 	bl	800dd10 <uxListRemove>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 800ff4a:	69bb      	ldr	r3, [r7, #24]
 800ff4c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800ff4e:	4b0f      	ldr	r3, [pc, #60]	@ (800ff8c <vTaskPriorityDisinheritAfterTimeout+0x104>)
 800ff50:	681b      	ldr	r3, [r3, #0]
 800ff52:	429a      	cmp	r2, r3
 800ff54:	d903      	bls.n	800ff5e <vTaskPriorityDisinheritAfterTimeout+0xd6>
 800ff56:	69bb      	ldr	r3, [r7, #24]
 800ff58:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ff5a:	4a0c      	ldr	r2, [pc, #48]	@ (800ff8c <vTaskPriorityDisinheritAfterTimeout+0x104>)
 800ff5c:	6013      	str	r3, [r2, #0]
 800ff5e:	69bb      	ldr	r3, [r7, #24]
 800ff60:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800ff62:	4613      	mov	r3, r2
 800ff64:	009b      	lsls	r3, r3, #2
 800ff66:	4413      	add	r3, r2
 800ff68:	009b      	lsls	r3, r3, #2
 800ff6a:	4a07      	ldr	r2, [pc, #28]	@ (800ff88 <vTaskPriorityDisinheritAfterTimeout+0x100>)
 800ff6c:	441a      	add	r2, r3
 800ff6e:	69bb      	ldr	r3, [r7, #24]
 800ff70:	3304      	adds	r3, #4
 800ff72:	4619      	mov	r1, r3
 800ff74:	4610      	mov	r0, r2
 800ff76:	f7fd fe6e 	bl	800dc56 <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800ff7a:	bf00      	nop
 800ff7c:	3720      	adds	r7, #32
 800ff7e:	46bd      	mov	sp, r7
 800ff80:	bd80      	pop	{r7, pc}
 800ff82:	bf00      	nop
 800ff84:	24001130 	.word	0x24001130
 800ff88:	24001134 	.word	0x24001134
 800ff8c:	2400160c 	.word	0x2400160c

0800ff90 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 800ff90:	b480      	push	{r7}
 800ff92:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 800ff94:	4b07      	ldr	r3, [pc, #28]	@ (800ffb4 <pvTaskIncrementMutexHeldCount+0x24>)
 800ff96:	681b      	ldr	r3, [r3, #0]
 800ff98:	2b00      	cmp	r3, #0
 800ff9a:	d004      	beq.n	800ffa6 <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 800ff9c:	4b05      	ldr	r3, [pc, #20]	@ (800ffb4 <pvTaskIncrementMutexHeldCount+0x24>)
 800ff9e:	681b      	ldr	r3, [r3, #0]
 800ffa0:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800ffa2:	3201      	adds	r2, #1
 800ffa4:	651a      	str	r2, [r3, #80]	@ 0x50
		}

		return pxCurrentTCB;
 800ffa6:	4b03      	ldr	r3, [pc, #12]	@ (800ffb4 <pvTaskIncrementMutexHeldCount+0x24>)
 800ffa8:	681b      	ldr	r3, [r3, #0]
	}
 800ffaa:	4618      	mov	r0, r3
 800ffac:	46bd      	mov	sp, r7
 800ffae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ffb2:	4770      	bx	lr
 800ffb4:	24001130 	.word	0x24001130

0800ffb8 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800ffb8:	b580      	push	{r7, lr}
 800ffba:	b084      	sub	sp, #16
 800ffbc:	af00      	add	r7, sp, #0
 800ffbe:	6078      	str	r0, [r7, #4]
 800ffc0:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800ffc2:	4b21      	ldr	r3, [pc, #132]	@ (8010048 <prvAddCurrentTaskToDelayedList+0x90>)
 800ffc4:	681b      	ldr	r3, [r3, #0]
 800ffc6:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800ffc8:	4b20      	ldr	r3, [pc, #128]	@ (801004c <prvAddCurrentTaskToDelayedList+0x94>)
 800ffca:	681b      	ldr	r3, [r3, #0]
 800ffcc:	3304      	adds	r3, #4
 800ffce:	4618      	mov	r0, r3
 800ffd0:	f7fd fe9e 	bl	800dd10 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800ffd4:	687b      	ldr	r3, [r7, #4]
 800ffd6:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ffda:	d10a      	bne.n	800fff2 <prvAddCurrentTaskToDelayedList+0x3a>
 800ffdc:	683b      	ldr	r3, [r7, #0]
 800ffde:	2b00      	cmp	r3, #0
 800ffe0:	d007      	beq.n	800fff2 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800ffe2:	4b1a      	ldr	r3, [pc, #104]	@ (801004c <prvAddCurrentTaskToDelayedList+0x94>)
 800ffe4:	681b      	ldr	r3, [r3, #0]
 800ffe6:	3304      	adds	r3, #4
 800ffe8:	4619      	mov	r1, r3
 800ffea:	4819      	ldr	r0, [pc, #100]	@ (8010050 <prvAddCurrentTaskToDelayedList+0x98>)
 800ffec:	f7fd fe33 	bl	800dc56 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800fff0:	e026      	b.n	8010040 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800fff2:	68fa      	ldr	r2, [r7, #12]
 800fff4:	687b      	ldr	r3, [r7, #4]
 800fff6:	4413      	add	r3, r2
 800fff8:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800fffa:	4b14      	ldr	r3, [pc, #80]	@ (801004c <prvAddCurrentTaskToDelayedList+0x94>)
 800fffc:	681b      	ldr	r3, [r3, #0]
 800fffe:	68ba      	ldr	r2, [r7, #8]
 8010000:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8010002:	68ba      	ldr	r2, [r7, #8]
 8010004:	68fb      	ldr	r3, [r7, #12]
 8010006:	429a      	cmp	r2, r3
 8010008:	d209      	bcs.n	801001e <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 801000a:	4b12      	ldr	r3, [pc, #72]	@ (8010054 <prvAddCurrentTaskToDelayedList+0x9c>)
 801000c:	681a      	ldr	r2, [r3, #0]
 801000e:	4b0f      	ldr	r3, [pc, #60]	@ (801004c <prvAddCurrentTaskToDelayedList+0x94>)
 8010010:	681b      	ldr	r3, [r3, #0]
 8010012:	3304      	adds	r3, #4
 8010014:	4619      	mov	r1, r3
 8010016:	4610      	mov	r0, r2
 8010018:	f7fd fe41 	bl	800dc9e <vListInsert>
}
 801001c:	e010      	b.n	8010040 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 801001e:	4b0e      	ldr	r3, [pc, #56]	@ (8010058 <prvAddCurrentTaskToDelayedList+0xa0>)
 8010020:	681a      	ldr	r2, [r3, #0]
 8010022:	4b0a      	ldr	r3, [pc, #40]	@ (801004c <prvAddCurrentTaskToDelayedList+0x94>)
 8010024:	681b      	ldr	r3, [r3, #0]
 8010026:	3304      	adds	r3, #4
 8010028:	4619      	mov	r1, r3
 801002a:	4610      	mov	r0, r2
 801002c:	f7fd fe37 	bl	800dc9e <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8010030:	4b0a      	ldr	r3, [pc, #40]	@ (801005c <prvAddCurrentTaskToDelayedList+0xa4>)
 8010032:	681b      	ldr	r3, [r3, #0]
 8010034:	68ba      	ldr	r2, [r7, #8]
 8010036:	429a      	cmp	r2, r3
 8010038:	d202      	bcs.n	8010040 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 801003a:	4a08      	ldr	r2, [pc, #32]	@ (801005c <prvAddCurrentTaskToDelayedList+0xa4>)
 801003c:	68bb      	ldr	r3, [r7, #8]
 801003e:	6013      	str	r3, [r2, #0]
}
 8010040:	bf00      	nop
 8010042:	3710      	adds	r7, #16
 8010044:	46bd      	mov	sp, r7
 8010046:	bd80      	pop	{r7, pc}
 8010048:	24001608 	.word	0x24001608
 801004c:	24001130 	.word	0x24001130
 8010050:	240015f0 	.word	0x240015f0
 8010054:	240015c0 	.word	0x240015c0
 8010058:	240015bc 	.word	0x240015bc
 801005c:	24001624 	.word	0x24001624

08010060 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8010060:	b580      	push	{r7, lr}
 8010062:	b08a      	sub	sp, #40	@ 0x28
 8010064:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 8010066:	2300      	movs	r3, #0
 8010068:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 801006a:	f000 fb13 	bl	8010694 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 801006e:	4b1d      	ldr	r3, [pc, #116]	@ (80100e4 <xTimerCreateTimerTask+0x84>)
 8010070:	681b      	ldr	r3, [r3, #0]
 8010072:	2b00      	cmp	r3, #0
 8010074:	d021      	beq.n	80100ba <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8010076:	2300      	movs	r3, #0
 8010078:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 801007a:	2300      	movs	r3, #0
 801007c:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 801007e:	1d3a      	adds	r2, r7, #4
 8010080:	f107 0108 	add.w	r1, r7, #8
 8010084:	f107 030c 	add.w	r3, r7, #12
 8010088:	4618      	mov	r0, r3
 801008a:	f7fd fd9d 	bl	800dbc8 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 801008e:	6879      	ldr	r1, [r7, #4]
 8010090:	68bb      	ldr	r3, [r7, #8]
 8010092:	68fa      	ldr	r2, [r7, #12]
 8010094:	9202      	str	r2, [sp, #8]
 8010096:	9301      	str	r3, [sp, #4]
 8010098:	2302      	movs	r3, #2
 801009a:	9300      	str	r3, [sp, #0]
 801009c:	2300      	movs	r3, #0
 801009e:	460a      	mov	r2, r1
 80100a0:	4911      	ldr	r1, [pc, #68]	@ (80100e8 <xTimerCreateTimerTask+0x88>)
 80100a2:	4812      	ldr	r0, [pc, #72]	@ (80100ec <xTimerCreateTimerTask+0x8c>)
 80100a4:	f7fe ff80 	bl	800efa8 <xTaskCreateStatic>
 80100a8:	4603      	mov	r3, r0
 80100aa:	4a11      	ldr	r2, [pc, #68]	@ (80100f0 <xTimerCreateTimerTask+0x90>)
 80100ac:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 80100ae:	4b10      	ldr	r3, [pc, #64]	@ (80100f0 <xTimerCreateTimerTask+0x90>)
 80100b0:	681b      	ldr	r3, [r3, #0]
 80100b2:	2b00      	cmp	r3, #0
 80100b4:	d001      	beq.n	80100ba <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 80100b6:	2301      	movs	r3, #1
 80100b8:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 80100ba:	697b      	ldr	r3, [r7, #20]
 80100bc:	2b00      	cmp	r3, #0
 80100be:	d10b      	bne.n	80100d8 <xTimerCreateTimerTask+0x78>
	__asm volatile
 80100c0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80100c4:	f383 8811 	msr	BASEPRI, r3
 80100c8:	f3bf 8f6f 	isb	sy
 80100cc:	f3bf 8f4f 	dsb	sy
 80100d0:	613b      	str	r3, [r7, #16]
}
 80100d2:	bf00      	nop
 80100d4:	bf00      	nop
 80100d6:	e7fd      	b.n	80100d4 <xTimerCreateTimerTask+0x74>
	return xReturn;
 80100d8:	697b      	ldr	r3, [r7, #20]
}
 80100da:	4618      	mov	r0, r3
 80100dc:	3718      	adds	r7, #24
 80100de:	46bd      	mov	sp, r7
 80100e0:	bd80      	pop	{r7, pc}
 80100e2:	bf00      	nop
 80100e4:	24001660 	.word	0x24001660
 80100e8:	0801f8b4 	.word	0x0801f8b4
 80100ec:	0801022d 	.word	0x0801022d
 80100f0:	24001664 	.word	0x24001664

080100f4 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 80100f4:	b580      	push	{r7, lr}
 80100f6:	b08a      	sub	sp, #40	@ 0x28
 80100f8:	af00      	add	r7, sp, #0
 80100fa:	60f8      	str	r0, [r7, #12]
 80100fc:	60b9      	str	r1, [r7, #8]
 80100fe:	607a      	str	r2, [r7, #4]
 8010100:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 8010102:	2300      	movs	r3, #0
 8010104:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 8010106:	68fb      	ldr	r3, [r7, #12]
 8010108:	2b00      	cmp	r3, #0
 801010a:	d10b      	bne.n	8010124 <xTimerGenericCommand+0x30>
	__asm volatile
 801010c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010110:	f383 8811 	msr	BASEPRI, r3
 8010114:	f3bf 8f6f 	isb	sy
 8010118:	f3bf 8f4f 	dsb	sy
 801011c:	623b      	str	r3, [r7, #32]
}
 801011e:	bf00      	nop
 8010120:	bf00      	nop
 8010122:	e7fd      	b.n	8010120 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8010124:	4b19      	ldr	r3, [pc, #100]	@ (801018c <xTimerGenericCommand+0x98>)
 8010126:	681b      	ldr	r3, [r3, #0]
 8010128:	2b00      	cmp	r3, #0
 801012a:	d02a      	beq.n	8010182 <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 801012c:	68bb      	ldr	r3, [r7, #8]
 801012e:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8010130:	687b      	ldr	r3, [r7, #4]
 8010132:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8010134:	68fb      	ldr	r3, [r7, #12]
 8010136:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8010138:	68bb      	ldr	r3, [r7, #8]
 801013a:	2b05      	cmp	r3, #5
 801013c:	dc18      	bgt.n	8010170 <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 801013e:	f7ff fdad 	bl	800fc9c <xTaskGetSchedulerState>
 8010142:	4603      	mov	r3, r0
 8010144:	2b02      	cmp	r3, #2
 8010146:	d109      	bne.n	801015c <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8010148:	4b10      	ldr	r3, [pc, #64]	@ (801018c <xTimerGenericCommand+0x98>)
 801014a:	6818      	ldr	r0, [r3, #0]
 801014c:	f107 0110 	add.w	r1, r7, #16
 8010150:	2300      	movs	r3, #0
 8010152:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8010154:	f7fe f872 	bl	800e23c <xQueueGenericSend>
 8010158:	6278      	str	r0, [r7, #36]	@ 0x24
 801015a:	e012      	b.n	8010182 <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 801015c:	4b0b      	ldr	r3, [pc, #44]	@ (801018c <xTimerGenericCommand+0x98>)
 801015e:	6818      	ldr	r0, [r3, #0]
 8010160:	f107 0110 	add.w	r1, r7, #16
 8010164:	2300      	movs	r3, #0
 8010166:	2200      	movs	r2, #0
 8010168:	f7fe f868 	bl	800e23c <xQueueGenericSend>
 801016c:	6278      	str	r0, [r7, #36]	@ 0x24
 801016e:	e008      	b.n	8010182 <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8010170:	4b06      	ldr	r3, [pc, #24]	@ (801018c <xTimerGenericCommand+0x98>)
 8010172:	6818      	ldr	r0, [r3, #0]
 8010174:	f107 0110 	add.w	r1, r7, #16
 8010178:	2300      	movs	r3, #0
 801017a:	683a      	ldr	r2, [r7, #0]
 801017c:	f7fe f960 	bl	800e440 <xQueueGenericSendFromISR>
 8010180:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8010182:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8010184:	4618      	mov	r0, r3
 8010186:	3728      	adds	r7, #40	@ 0x28
 8010188:	46bd      	mov	sp, r7
 801018a:	bd80      	pop	{r7, pc}
 801018c:	24001660 	.word	0x24001660

08010190 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8010190:	b580      	push	{r7, lr}
 8010192:	b088      	sub	sp, #32
 8010194:	af02      	add	r7, sp, #8
 8010196:	6078      	str	r0, [r7, #4]
 8010198:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 801019a:	4b23      	ldr	r3, [pc, #140]	@ (8010228 <prvProcessExpiredTimer+0x98>)
 801019c:	681b      	ldr	r3, [r3, #0]
 801019e:	68db      	ldr	r3, [r3, #12]
 80101a0:	68db      	ldr	r3, [r3, #12]
 80101a2:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80101a4:	697b      	ldr	r3, [r7, #20]
 80101a6:	3304      	adds	r3, #4
 80101a8:	4618      	mov	r0, r3
 80101aa:	f7fd fdb1 	bl	800dd10 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80101ae:	697b      	ldr	r3, [r7, #20]
 80101b0:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80101b4:	f003 0304 	and.w	r3, r3, #4
 80101b8:	2b00      	cmp	r3, #0
 80101ba:	d023      	beq.n	8010204 <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 80101bc:	697b      	ldr	r3, [r7, #20]
 80101be:	699a      	ldr	r2, [r3, #24]
 80101c0:	687b      	ldr	r3, [r7, #4]
 80101c2:	18d1      	adds	r1, r2, r3
 80101c4:	687b      	ldr	r3, [r7, #4]
 80101c6:	683a      	ldr	r2, [r7, #0]
 80101c8:	6978      	ldr	r0, [r7, #20]
 80101ca:	f000 f8d5 	bl	8010378 <prvInsertTimerInActiveList>
 80101ce:	4603      	mov	r3, r0
 80101d0:	2b00      	cmp	r3, #0
 80101d2:	d020      	beq.n	8010216 <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 80101d4:	2300      	movs	r3, #0
 80101d6:	9300      	str	r3, [sp, #0]
 80101d8:	2300      	movs	r3, #0
 80101da:	687a      	ldr	r2, [r7, #4]
 80101dc:	2100      	movs	r1, #0
 80101de:	6978      	ldr	r0, [r7, #20]
 80101e0:	f7ff ff88 	bl	80100f4 <xTimerGenericCommand>
 80101e4:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 80101e6:	693b      	ldr	r3, [r7, #16]
 80101e8:	2b00      	cmp	r3, #0
 80101ea:	d114      	bne.n	8010216 <prvProcessExpiredTimer+0x86>
	__asm volatile
 80101ec:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80101f0:	f383 8811 	msr	BASEPRI, r3
 80101f4:	f3bf 8f6f 	isb	sy
 80101f8:	f3bf 8f4f 	dsb	sy
 80101fc:	60fb      	str	r3, [r7, #12]
}
 80101fe:	bf00      	nop
 8010200:	bf00      	nop
 8010202:	e7fd      	b.n	8010200 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8010204:	697b      	ldr	r3, [r7, #20]
 8010206:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 801020a:	f023 0301 	bic.w	r3, r3, #1
 801020e:	b2da      	uxtb	r2, r3
 8010210:	697b      	ldr	r3, [r7, #20]
 8010212:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8010216:	697b      	ldr	r3, [r7, #20]
 8010218:	6a1b      	ldr	r3, [r3, #32]
 801021a:	6978      	ldr	r0, [r7, #20]
 801021c:	4798      	blx	r3
}
 801021e:	bf00      	nop
 8010220:	3718      	adds	r7, #24
 8010222:	46bd      	mov	sp, r7
 8010224:	bd80      	pop	{r7, pc}
 8010226:	bf00      	nop
 8010228:	24001658 	.word	0x24001658

0801022c <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 801022c:	b580      	push	{r7, lr}
 801022e:	b084      	sub	sp, #16
 8010230:	af00      	add	r7, sp, #0
 8010232:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8010234:	f107 0308 	add.w	r3, r7, #8
 8010238:	4618      	mov	r0, r3
 801023a:	f000 f859 	bl	80102f0 <prvGetNextExpireTime>
 801023e:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8010240:	68bb      	ldr	r3, [r7, #8]
 8010242:	4619      	mov	r1, r3
 8010244:	68f8      	ldr	r0, [r7, #12]
 8010246:	f000 f805 	bl	8010254 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 801024a:	f000 f8d7 	bl	80103fc <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 801024e:	bf00      	nop
 8010250:	e7f0      	b.n	8010234 <prvTimerTask+0x8>
	...

08010254 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8010254:	b580      	push	{r7, lr}
 8010256:	b084      	sub	sp, #16
 8010258:	af00      	add	r7, sp, #0
 801025a:	6078      	str	r0, [r7, #4]
 801025c:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 801025e:	f7ff f907 	bl	800f470 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8010262:	f107 0308 	add.w	r3, r7, #8
 8010266:	4618      	mov	r0, r3
 8010268:	f000 f866 	bl	8010338 <prvSampleTimeNow>
 801026c:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 801026e:	68bb      	ldr	r3, [r7, #8]
 8010270:	2b00      	cmp	r3, #0
 8010272:	d130      	bne.n	80102d6 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8010274:	683b      	ldr	r3, [r7, #0]
 8010276:	2b00      	cmp	r3, #0
 8010278:	d10a      	bne.n	8010290 <prvProcessTimerOrBlockTask+0x3c>
 801027a:	687a      	ldr	r2, [r7, #4]
 801027c:	68fb      	ldr	r3, [r7, #12]
 801027e:	429a      	cmp	r2, r3
 8010280:	d806      	bhi.n	8010290 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 8010282:	f7ff f903 	bl	800f48c <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8010286:	68f9      	ldr	r1, [r7, #12]
 8010288:	6878      	ldr	r0, [r7, #4]
 801028a:	f7ff ff81 	bl	8010190 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 801028e:	e024      	b.n	80102da <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8010290:	683b      	ldr	r3, [r7, #0]
 8010292:	2b00      	cmp	r3, #0
 8010294:	d008      	beq.n	80102a8 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8010296:	4b13      	ldr	r3, [pc, #76]	@ (80102e4 <prvProcessTimerOrBlockTask+0x90>)
 8010298:	681b      	ldr	r3, [r3, #0]
 801029a:	681b      	ldr	r3, [r3, #0]
 801029c:	2b00      	cmp	r3, #0
 801029e:	d101      	bne.n	80102a4 <prvProcessTimerOrBlockTask+0x50>
 80102a0:	2301      	movs	r3, #1
 80102a2:	e000      	b.n	80102a6 <prvProcessTimerOrBlockTask+0x52>
 80102a4:	2300      	movs	r3, #0
 80102a6:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 80102a8:	4b0f      	ldr	r3, [pc, #60]	@ (80102e8 <prvProcessTimerOrBlockTask+0x94>)
 80102aa:	6818      	ldr	r0, [r3, #0]
 80102ac:	687a      	ldr	r2, [r7, #4]
 80102ae:	68fb      	ldr	r3, [r7, #12]
 80102b0:	1ad3      	subs	r3, r2, r3
 80102b2:	683a      	ldr	r2, [r7, #0]
 80102b4:	4619      	mov	r1, r3
 80102b6:	f7fe fe43 	bl	800ef40 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 80102ba:	f7ff f8e7 	bl	800f48c <xTaskResumeAll>
 80102be:	4603      	mov	r3, r0
 80102c0:	2b00      	cmp	r3, #0
 80102c2:	d10a      	bne.n	80102da <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 80102c4:	4b09      	ldr	r3, [pc, #36]	@ (80102ec <prvProcessTimerOrBlockTask+0x98>)
 80102c6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80102ca:	601a      	str	r2, [r3, #0]
 80102cc:	f3bf 8f4f 	dsb	sy
 80102d0:	f3bf 8f6f 	isb	sy
}
 80102d4:	e001      	b.n	80102da <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 80102d6:	f7ff f8d9 	bl	800f48c <xTaskResumeAll>
}
 80102da:	bf00      	nop
 80102dc:	3710      	adds	r7, #16
 80102de:	46bd      	mov	sp, r7
 80102e0:	bd80      	pop	{r7, pc}
 80102e2:	bf00      	nop
 80102e4:	2400165c 	.word	0x2400165c
 80102e8:	24001660 	.word	0x24001660
 80102ec:	e000ed04 	.word	0xe000ed04

080102f0 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 80102f0:	b480      	push	{r7}
 80102f2:	b085      	sub	sp, #20
 80102f4:	af00      	add	r7, sp, #0
 80102f6:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 80102f8:	4b0e      	ldr	r3, [pc, #56]	@ (8010334 <prvGetNextExpireTime+0x44>)
 80102fa:	681b      	ldr	r3, [r3, #0]
 80102fc:	681b      	ldr	r3, [r3, #0]
 80102fe:	2b00      	cmp	r3, #0
 8010300:	d101      	bne.n	8010306 <prvGetNextExpireTime+0x16>
 8010302:	2201      	movs	r2, #1
 8010304:	e000      	b.n	8010308 <prvGetNextExpireTime+0x18>
 8010306:	2200      	movs	r2, #0
 8010308:	687b      	ldr	r3, [r7, #4]
 801030a:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 801030c:	687b      	ldr	r3, [r7, #4]
 801030e:	681b      	ldr	r3, [r3, #0]
 8010310:	2b00      	cmp	r3, #0
 8010312:	d105      	bne.n	8010320 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8010314:	4b07      	ldr	r3, [pc, #28]	@ (8010334 <prvGetNextExpireTime+0x44>)
 8010316:	681b      	ldr	r3, [r3, #0]
 8010318:	68db      	ldr	r3, [r3, #12]
 801031a:	681b      	ldr	r3, [r3, #0]
 801031c:	60fb      	str	r3, [r7, #12]
 801031e:	e001      	b.n	8010324 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8010320:	2300      	movs	r3, #0
 8010322:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8010324:	68fb      	ldr	r3, [r7, #12]
}
 8010326:	4618      	mov	r0, r3
 8010328:	3714      	adds	r7, #20
 801032a:	46bd      	mov	sp, r7
 801032c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010330:	4770      	bx	lr
 8010332:	bf00      	nop
 8010334:	24001658 	.word	0x24001658

08010338 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8010338:	b580      	push	{r7, lr}
 801033a:	b084      	sub	sp, #16
 801033c:	af00      	add	r7, sp, #0
 801033e:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8010340:	f7ff f942 	bl	800f5c8 <xTaskGetTickCount>
 8010344:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 8010346:	4b0b      	ldr	r3, [pc, #44]	@ (8010374 <prvSampleTimeNow+0x3c>)
 8010348:	681b      	ldr	r3, [r3, #0]
 801034a:	68fa      	ldr	r2, [r7, #12]
 801034c:	429a      	cmp	r2, r3
 801034e:	d205      	bcs.n	801035c <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8010350:	f000 f93a 	bl	80105c8 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8010354:	687b      	ldr	r3, [r7, #4]
 8010356:	2201      	movs	r2, #1
 8010358:	601a      	str	r2, [r3, #0]
 801035a:	e002      	b.n	8010362 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 801035c:	687b      	ldr	r3, [r7, #4]
 801035e:	2200      	movs	r2, #0
 8010360:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8010362:	4a04      	ldr	r2, [pc, #16]	@ (8010374 <prvSampleTimeNow+0x3c>)
 8010364:	68fb      	ldr	r3, [r7, #12]
 8010366:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8010368:	68fb      	ldr	r3, [r7, #12]
}
 801036a:	4618      	mov	r0, r3
 801036c:	3710      	adds	r7, #16
 801036e:	46bd      	mov	sp, r7
 8010370:	bd80      	pop	{r7, pc}
 8010372:	bf00      	nop
 8010374:	24001668 	.word	0x24001668

08010378 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8010378:	b580      	push	{r7, lr}
 801037a:	b086      	sub	sp, #24
 801037c:	af00      	add	r7, sp, #0
 801037e:	60f8      	str	r0, [r7, #12]
 8010380:	60b9      	str	r1, [r7, #8]
 8010382:	607a      	str	r2, [r7, #4]
 8010384:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 8010386:	2300      	movs	r3, #0
 8010388:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 801038a:	68fb      	ldr	r3, [r7, #12]
 801038c:	68ba      	ldr	r2, [r7, #8]
 801038e:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8010390:	68fb      	ldr	r3, [r7, #12]
 8010392:	68fa      	ldr	r2, [r7, #12]
 8010394:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8010396:	68ba      	ldr	r2, [r7, #8]
 8010398:	687b      	ldr	r3, [r7, #4]
 801039a:	429a      	cmp	r2, r3
 801039c:	d812      	bhi.n	80103c4 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 801039e:	687a      	ldr	r2, [r7, #4]
 80103a0:	683b      	ldr	r3, [r7, #0]
 80103a2:	1ad2      	subs	r2, r2, r3
 80103a4:	68fb      	ldr	r3, [r7, #12]
 80103a6:	699b      	ldr	r3, [r3, #24]
 80103a8:	429a      	cmp	r2, r3
 80103aa:	d302      	bcc.n	80103b2 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 80103ac:	2301      	movs	r3, #1
 80103ae:	617b      	str	r3, [r7, #20]
 80103b0:	e01b      	b.n	80103ea <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 80103b2:	4b10      	ldr	r3, [pc, #64]	@ (80103f4 <prvInsertTimerInActiveList+0x7c>)
 80103b4:	681a      	ldr	r2, [r3, #0]
 80103b6:	68fb      	ldr	r3, [r7, #12]
 80103b8:	3304      	adds	r3, #4
 80103ba:	4619      	mov	r1, r3
 80103bc:	4610      	mov	r0, r2
 80103be:	f7fd fc6e 	bl	800dc9e <vListInsert>
 80103c2:	e012      	b.n	80103ea <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 80103c4:	687a      	ldr	r2, [r7, #4]
 80103c6:	683b      	ldr	r3, [r7, #0]
 80103c8:	429a      	cmp	r2, r3
 80103ca:	d206      	bcs.n	80103da <prvInsertTimerInActiveList+0x62>
 80103cc:	68ba      	ldr	r2, [r7, #8]
 80103ce:	683b      	ldr	r3, [r7, #0]
 80103d0:	429a      	cmp	r2, r3
 80103d2:	d302      	bcc.n	80103da <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 80103d4:	2301      	movs	r3, #1
 80103d6:	617b      	str	r3, [r7, #20]
 80103d8:	e007      	b.n	80103ea <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 80103da:	4b07      	ldr	r3, [pc, #28]	@ (80103f8 <prvInsertTimerInActiveList+0x80>)
 80103dc:	681a      	ldr	r2, [r3, #0]
 80103de:	68fb      	ldr	r3, [r7, #12]
 80103e0:	3304      	adds	r3, #4
 80103e2:	4619      	mov	r1, r3
 80103e4:	4610      	mov	r0, r2
 80103e6:	f7fd fc5a 	bl	800dc9e <vListInsert>
		}
	}

	return xProcessTimerNow;
 80103ea:	697b      	ldr	r3, [r7, #20]
}
 80103ec:	4618      	mov	r0, r3
 80103ee:	3718      	adds	r7, #24
 80103f0:	46bd      	mov	sp, r7
 80103f2:	bd80      	pop	{r7, pc}
 80103f4:	2400165c 	.word	0x2400165c
 80103f8:	24001658 	.word	0x24001658

080103fc <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 80103fc:	b580      	push	{r7, lr}
 80103fe:	b08e      	sub	sp, #56	@ 0x38
 8010400:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8010402:	e0ce      	b.n	80105a2 <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8010404:	687b      	ldr	r3, [r7, #4]
 8010406:	2b00      	cmp	r3, #0
 8010408:	da19      	bge.n	801043e <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 801040a:	1d3b      	adds	r3, r7, #4
 801040c:	3304      	adds	r3, #4
 801040e:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8010410:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010412:	2b00      	cmp	r3, #0
 8010414:	d10b      	bne.n	801042e <prvProcessReceivedCommands+0x32>
	__asm volatile
 8010416:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801041a:	f383 8811 	msr	BASEPRI, r3
 801041e:	f3bf 8f6f 	isb	sy
 8010422:	f3bf 8f4f 	dsb	sy
 8010426:	61fb      	str	r3, [r7, #28]
}
 8010428:	bf00      	nop
 801042a:	bf00      	nop
 801042c:	e7fd      	b.n	801042a <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 801042e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010430:	681b      	ldr	r3, [r3, #0]
 8010432:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8010434:	6850      	ldr	r0, [r2, #4]
 8010436:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8010438:	6892      	ldr	r2, [r2, #8]
 801043a:	4611      	mov	r1, r2
 801043c:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 801043e:	687b      	ldr	r3, [r7, #4]
 8010440:	2b00      	cmp	r3, #0
 8010442:	f2c0 80ae 	blt.w	80105a2 <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8010446:	68fb      	ldr	r3, [r7, #12]
 8010448:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 801044a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801044c:	695b      	ldr	r3, [r3, #20]
 801044e:	2b00      	cmp	r3, #0
 8010450:	d004      	beq.n	801045c <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8010452:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010454:	3304      	adds	r3, #4
 8010456:	4618      	mov	r0, r3
 8010458:	f7fd fc5a 	bl	800dd10 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 801045c:	463b      	mov	r3, r7
 801045e:	4618      	mov	r0, r3
 8010460:	f7ff ff6a 	bl	8010338 <prvSampleTimeNow>
 8010464:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 8010466:	687b      	ldr	r3, [r7, #4]
 8010468:	2b09      	cmp	r3, #9
 801046a:	f200 8097 	bhi.w	801059c <prvProcessReceivedCommands+0x1a0>
 801046e:	a201      	add	r2, pc, #4	@ (adr r2, 8010474 <prvProcessReceivedCommands+0x78>)
 8010470:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010474:	0801049d 	.word	0x0801049d
 8010478:	0801049d 	.word	0x0801049d
 801047c:	0801049d 	.word	0x0801049d
 8010480:	08010513 	.word	0x08010513
 8010484:	08010527 	.word	0x08010527
 8010488:	08010573 	.word	0x08010573
 801048c:	0801049d 	.word	0x0801049d
 8010490:	0801049d 	.word	0x0801049d
 8010494:	08010513 	.word	0x08010513
 8010498:	08010527 	.word	0x08010527
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 801049c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801049e:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80104a2:	f043 0301 	orr.w	r3, r3, #1
 80104a6:	b2da      	uxtb	r2, r3
 80104a8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80104aa:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 80104ae:	68ba      	ldr	r2, [r7, #8]
 80104b0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80104b2:	699b      	ldr	r3, [r3, #24]
 80104b4:	18d1      	adds	r1, r2, r3
 80104b6:	68bb      	ldr	r3, [r7, #8]
 80104b8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80104ba:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80104bc:	f7ff ff5c 	bl	8010378 <prvInsertTimerInActiveList>
 80104c0:	4603      	mov	r3, r0
 80104c2:	2b00      	cmp	r3, #0
 80104c4:	d06c      	beq.n	80105a0 <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80104c6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80104c8:	6a1b      	ldr	r3, [r3, #32]
 80104ca:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80104cc:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80104ce:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80104d0:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80104d4:	f003 0304 	and.w	r3, r3, #4
 80104d8:	2b00      	cmp	r3, #0
 80104da:	d061      	beq.n	80105a0 <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 80104dc:	68ba      	ldr	r2, [r7, #8]
 80104de:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80104e0:	699b      	ldr	r3, [r3, #24]
 80104e2:	441a      	add	r2, r3
 80104e4:	2300      	movs	r3, #0
 80104e6:	9300      	str	r3, [sp, #0]
 80104e8:	2300      	movs	r3, #0
 80104ea:	2100      	movs	r1, #0
 80104ec:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80104ee:	f7ff fe01 	bl	80100f4 <xTimerGenericCommand>
 80104f2:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 80104f4:	6a3b      	ldr	r3, [r7, #32]
 80104f6:	2b00      	cmp	r3, #0
 80104f8:	d152      	bne.n	80105a0 <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 80104fa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80104fe:	f383 8811 	msr	BASEPRI, r3
 8010502:	f3bf 8f6f 	isb	sy
 8010506:	f3bf 8f4f 	dsb	sy
 801050a:	61bb      	str	r3, [r7, #24]
}
 801050c:	bf00      	nop
 801050e:	bf00      	nop
 8010510:	e7fd      	b.n	801050e <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8010512:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010514:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8010518:	f023 0301 	bic.w	r3, r3, #1
 801051c:	b2da      	uxtb	r2, r3
 801051e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010520:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8010524:	e03d      	b.n	80105a2 <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8010526:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010528:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 801052c:	f043 0301 	orr.w	r3, r3, #1
 8010530:	b2da      	uxtb	r2, r3
 8010532:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010534:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8010538:	68ba      	ldr	r2, [r7, #8]
 801053a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801053c:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 801053e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010540:	699b      	ldr	r3, [r3, #24]
 8010542:	2b00      	cmp	r3, #0
 8010544:	d10b      	bne.n	801055e <prvProcessReceivedCommands+0x162>
	__asm volatile
 8010546:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801054a:	f383 8811 	msr	BASEPRI, r3
 801054e:	f3bf 8f6f 	isb	sy
 8010552:	f3bf 8f4f 	dsb	sy
 8010556:	617b      	str	r3, [r7, #20]
}
 8010558:	bf00      	nop
 801055a:	bf00      	nop
 801055c:	e7fd      	b.n	801055a <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 801055e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010560:	699a      	ldr	r2, [r3, #24]
 8010562:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010564:	18d1      	adds	r1, r2, r3
 8010566:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010568:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 801056a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 801056c:	f7ff ff04 	bl	8010378 <prvInsertTimerInActiveList>
					break;
 8010570:	e017      	b.n	80105a2 <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8010572:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010574:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8010578:	f003 0302 	and.w	r3, r3, #2
 801057c:	2b00      	cmp	r3, #0
 801057e:	d103      	bne.n	8010588 <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 8010580:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8010582:	f000 fbe9 	bl	8010d58 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8010586:	e00c      	b.n	80105a2 <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8010588:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801058a:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 801058e:	f023 0301 	bic.w	r3, r3, #1
 8010592:	b2da      	uxtb	r2, r3
 8010594:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010596:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 801059a:	e002      	b.n	80105a2 <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 801059c:	bf00      	nop
 801059e:	e000      	b.n	80105a2 <prvProcessReceivedCommands+0x1a6>
					break;
 80105a0:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 80105a2:	4b08      	ldr	r3, [pc, #32]	@ (80105c4 <prvProcessReceivedCommands+0x1c8>)
 80105a4:	681b      	ldr	r3, [r3, #0]
 80105a6:	1d39      	adds	r1, r7, #4
 80105a8:	2200      	movs	r2, #0
 80105aa:	4618      	mov	r0, r3
 80105ac:	f7fe f876 	bl	800e69c <xQueueReceive>
 80105b0:	4603      	mov	r3, r0
 80105b2:	2b00      	cmp	r3, #0
 80105b4:	f47f af26 	bne.w	8010404 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 80105b8:	bf00      	nop
 80105ba:	bf00      	nop
 80105bc:	3730      	adds	r7, #48	@ 0x30
 80105be:	46bd      	mov	sp, r7
 80105c0:	bd80      	pop	{r7, pc}
 80105c2:	bf00      	nop
 80105c4:	24001660 	.word	0x24001660

080105c8 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 80105c8:	b580      	push	{r7, lr}
 80105ca:	b088      	sub	sp, #32
 80105cc:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 80105ce:	e049      	b.n	8010664 <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80105d0:	4b2e      	ldr	r3, [pc, #184]	@ (801068c <prvSwitchTimerLists+0xc4>)
 80105d2:	681b      	ldr	r3, [r3, #0]
 80105d4:	68db      	ldr	r3, [r3, #12]
 80105d6:	681b      	ldr	r3, [r3, #0]
 80105d8:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80105da:	4b2c      	ldr	r3, [pc, #176]	@ (801068c <prvSwitchTimerLists+0xc4>)
 80105dc:	681b      	ldr	r3, [r3, #0]
 80105de:	68db      	ldr	r3, [r3, #12]
 80105e0:	68db      	ldr	r3, [r3, #12]
 80105e2:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80105e4:	68fb      	ldr	r3, [r7, #12]
 80105e6:	3304      	adds	r3, #4
 80105e8:	4618      	mov	r0, r3
 80105ea:	f7fd fb91 	bl	800dd10 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80105ee:	68fb      	ldr	r3, [r7, #12]
 80105f0:	6a1b      	ldr	r3, [r3, #32]
 80105f2:	68f8      	ldr	r0, [r7, #12]
 80105f4:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80105f6:	68fb      	ldr	r3, [r7, #12]
 80105f8:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80105fc:	f003 0304 	and.w	r3, r3, #4
 8010600:	2b00      	cmp	r3, #0
 8010602:	d02f      	beq.n	8010664 <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8010604:	68fb      	ldr	r3, [r7, #12]
 8010606:	699b      	ldr	r3, [r3, #24]
 8010608:	693a      	ldr	r2, [r7, #16]
 801060a:	4413      	add	r3, r2
 801060c:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 801060e:	68ba      	ldr	r2, [r7, #8]
 8010610:	693b      	ldr	r3, [r7, #16]
 8010612:	429a      	cmp	r2, r3
 8010614:	d90e      	bls.n	8010634 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8010616:	68fb      	ldr	r3, [r7, #12]
 8010618:	68ba      	ldr	r2, [r7, #8]
 801061a:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 801061c:	68fb      	ldr	r3, [r7, #12]
 801061e:	68fa      	ldr	r2, [r7, #12]
 8010620:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8010622:	4b1a      	ldr	r3, [pc, #104]	@ (801068c <prvSwitchTimerLists+0xc4>)
 8010624:	681a      	ldr	r2, [r3, #0]
 8010626:	68fb      	ldr	r3, [r7, #12]
 8010628:	3304      	adds	r3, #4
 801062a:	4619      	mov	r1, r3
 801062c:	4610      	mov	r0, r2
 801062e:	f7fd fb36 	bl	800dc9e <vListInsert>
 8010632:	e017      	b.n	8010664 <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8010634:	2300      	movs	r3, #0
 8010636:	9300      	str	r3, [sp, #0]
 8010638:	2300      	movs	r3, #0
 801063a:	693a      	ldr	r2, [r7, #16]
 801063c:	2100      	movs	r1, #0
 801063e:	68f8      	ldr	r0, [r7, #12]
 8010640:	f7ff fd58 	bl	80100f4 <xTimerGenericCommand>
 8010644:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 8010646:	687b      	ldr	r3, [r7, #4]
 8010648:	2b00      	cmp	r3, #0
 801064a:	d10b      	bne.n	8010664 <prvSwitchTimerLists+0x9c>
	__asm volatile
 801064c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010650:	f383 8811 	msr	BASEPRI, r3
 8010654:	f3bf 8f6f 	isb	sy
 8010658:	f3bf 8f4f 	dsb	sy
 801065c:	603b      	str	r3, [r7, #0]
}
 801065e:	bf00      	nop
 8010660:	bf00      	nop
 8010662:	e7fd      	b.n	8010660 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8010664:	4b09      	ldr	r3, [pc, #36]	@ (801068c <prvSwitchTimerLists+0xc4>)
 8010666:	681b      	ldr	r3, [r3, #0]
 8010668:	681b      	ldr	r3, [r3, #0]
 801066a:	2b00      	cmp	r3, #0
 801066c:	d1b0      	bne.n	80105d0 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 801066e:	4b07      	ldr	r3, [pc, #28]	@ (801068c <prvSwitchTimerLists+0xc4>)
 8010670:	681b      	ldr	r3, [r3, #0]
 8010672:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8010674:	4b06      	ldr	r3, [pc, #24]	@ (8010690 <prvSwitchTimerLists+0xc8>)
 8010676:	681b      	ldr	r3, [r3, #0]
 8010678:	4a04      	ldr	r2, [pc, #16]	@ (801068c <prvSwitchTimerLists+0xc4>)
 801067a:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 801067c:	4a04      	ldr	r2, [pc, #16]	@ (8010690 <prvSwitchTimerLists+0xc8>)
 801067e:	697b      	ldr	r3, [r7, #20]
 8010680:	6013      	str	r3, [r2, #0]
}
 8010682:	bf00      	nop
 8010684:	3718      	adds	r7, #24
 8010686:	46bd      	mov	sp, r7
 8010688:	bd80      	pop	{r7, pc}
 801068a:	bf00      	nop
 801068c:	24001658 	.word	0x24001658
 8010690:	2400165c 	.word	0x2400165c

08010694 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8010694:	b580      	push	{r7, lr}
 8010696:	b082      	sub	sp, #8
 8010698:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 801069a:	f000 f96d 	bl	8010978 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 801069e:	4b15      	ldr	r3, [pc, #84]	@ (80106f4 <prvCheckForValidListAndQueue+0x60>)
 80106a0:	681b      	ldr	r3, [r3, #0]
 80106a2:	2b00      	cmp	r3, #0
 80106a4:	d120      	bne.n	80106e8 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 80106a6:	4814      	ldr	r0, [pc, #80]	@ (80106f8 <prvCheckForValidListAndQueue+0x64>)
 80106a8:	f7fd faa8 	bl	800dbfc <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 80106ac:	4813      	ldr	r0, [pc, #76]	@ (80106fc <prvCheckForValidListAndQueue+0x68>)
 80106ae:	f7fd faa5 	bl	800dbfc <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 80106b2:	4b13      	ldr	r3, [pc, #76]	@ (8010700 <prvCheckForValidListAndQueue+0x6c>)
 80106b4:	4a10      	ldr	r2, [pc, #64]	@ (80106f8 <prvCheckForValidListAndQueue+0x64>)
 80106b6:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 80106b8:	4b12      	ldr	r3, [pc, #72]	@ (8010704 <prvCheckForValidListAndQueue+0x70>)
 80106ba:	4a10      	ldr	r2, [pc, #64]	@ (80106fc <prvCheckForValidListAndQueue+0x68>)
 80106bc:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 80106be:	2300      	movs	r3, #0
 80106c0:	9300      	str	r3, [sp, #0]
 80106c2:	4b11      	ldr	r3, [pc, #68]	@ (8010708 <prvCheckForValidListAndQueue+0x74>)
 80106c4:	4a11      	ldr	r2, [pc, #68]	@ (801070c <prvCheckForValidListAndQueue+0x78>)
 80106c6:	2110      	movs	r1, #16
 80106c8:	200a      	movs	r0, #10
 80106ca:	f7fd fbb5 	bl	800de38 <xQueueGenericCreateStatic>
 80106ce:	4603      	mov	r3, r0
 80106d0:	4a08      	ldr	r2, [pc, #32]	@ (80106f4 <prvCheckForValidListAndQueue+0x60>)
 80106d2:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 80106d4:	4b07      	ldr	r3, [pc, #28]	@ (80106f4 <prvCheckForValidListAndQueue+0x60>)
 80106d6:	681b      	ldr	r3, [r3, #0]
 80106d8:	2b00      	cmp	r3, #0
 80106da:	d005      	beq.n	80106e8 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 80106dc:	4b05      	ldr	r3, [pc, #20]	@ (80106f4 <prvCheckForValidListAndQueue+0x60>)
 80106de:	681b      	ldr	r3, [r3, #0]
 80106e0:	490b      	ldr	r1, [pc, #44]	@ (8010710 <prvCheckForValidListAndQueue+0x7c>)
 80106e2:	4618      	mov	r0, r3
 80106e4:	f7fe fbd8 	bl	800ee98 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80106e8:	f000 f978 	bl	80109dc <vPortExitCritical>
}
 80106ec:	bf00      	nop
 80106ee:	46bd      	mov	sp, r7
 80106f0:	bd80      	pop	{r7, pc}
 80106f2:	bf00      	nop
 80106f4:	24001660 	.word	0x24001660
 80106f8:	24001630 	.word	0x24001630
 80106fc:	24001644 	.word	0x24001644
 8010700:	24001658 	.word	0x24001658
 8010704:	2400165c 	.word	0x2400165c
 8010708:	2400170c 	.word	0x2400170c
 801070c:	2400166c 	.word	0x2400166c
 8010710:	0801f8bc 	.word	0x0801f8bc

08010714 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8010714:	b480      	push	{r7}
 8010716:	b085      	sub	sp, #20
 8010718:	af00      	add	r7, sp, #0
 801071a:	60f8      	str	r0, [r7, #12]
 801071c:	60b9      	str	r1, [r7, #8]
 801071e:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8010720:	68fb      	ldr	r3, [r7, #12]
 8010722:	3b04      	subs	r3, #4
 8010724:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8010726:	68fb      	ldr	r3, [r7, #12]
 8010728:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 801072c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 801072e:	68fb      	ldr	r3, [r7, #12]
 8010730:	3b04      	subs	r3, #4
 8010732:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8010734:	68bb      	ldr	r3, [r7, #8]
 8010736:	f023 0201 	bic.w	r2, r3, #1
 801073a:	68fb      	ldr	r3, [r7, #12]
 801073c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 801073e:	68fb      	ldr	r3, [r7, #12]
 8010740:	3b04      	subs	r3, #4
 8010742:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8010744:	4a0c      	ldr	r2, [pc, #48]	@ (8010778 <pxPortInitialiseStack+0x64>)
 8010746:	68fb      	ldr	r3, [r7, #12]
 8010748:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 801074a:	68fb      	ldr	r3, [r7, #12]
 801074c:	3b14      	subs	r3, #20
 801074e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8010750:	687a      	ldr	r2, [r7, #4]
 8010752:	68fb      	ldr	r3, [r7, #12]
 8010754:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8010756:	68fb      	ldr	r3, [r7, #12]
 8010758:	3b04      	subs	r3, #4
 801075a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 801075c:	68fb      	ldr	r3, [r7, #12]
 801075e:	f06f 0202 	mvn.w	r2, #2
 8010762:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8010764:	68fb      	ldr	r3, [r7, #12]
 8010766:	3b20      	subs	r3, #32
 8010768:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 801076a:	68fb      	ldr	r3, [r7, #12]
}
 801076c:	4618      	mov	r0, r3
 801076e:	3714      	adds	r7, #20
 8010770:	46bd      	mov	sp, r7
 8010772:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010776:	4770      	bx	lr
 8010778:	0801077d 	.word	0x0801077d

0801077c <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 801077c:	b480      	push	{r7}
 801077e:	b085      	sub	sp, #20
 8010780:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8010782:	2300      	movs	r3, #0
 8010784:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8010786:	4b13      	ldr	r3, [pc, #76]	@ (80107d4 <prvTaskExitError+0x58>)
 8010788:	681b      	ldr	r3, [r3, #0]
 801078a:	f1b3 3fff 	cmp.w	r3, #4294967295
 801078e:	d00b      	beq.n	80107a8 <prvTaskExitError+0x2c>
	__asm volatile
 8010790:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010794:	f383 8811 	msr	BASEPRI, r3
 8010798:	f3bf 8f6f 	isb	sy
 801079c:	f3bf 8f4f 	dsb	sy
 80107a0:	60fb      	str	r3, [r7, #12]
}
 80107a2:	bf00      	nop
 80107a4:	bf00      	nop
 80107a6:	e7fd      	b.n	80107a4 <prvTaskExitError+0x28>
	__asm volatile
 80107a8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80107ac:	f383 8811 	msr	BASEPRI, r3
 80107b0:	f3bf 8f6f 	isb	sy
 80107b4:	f3bf 8f4f 	dsb	sy
 80107b8:	60bb      	str	r3, [r7, #8]
}
 80107ba:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 80107bc:	bf00      	nop
 80107be:	687b      	ldr	r3, [r7, #4]
 80107c0:	2b00      	cmp	r3, #0
 80107c2:	d0fc      	beq.n	80107be <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 80107c4:	bf00      	nop
 80107c6:	bf00      	nop
 80107c8:	3714      	adds	r7, #20
 80107ca:	46bd      	mov	sp, r7
 80107cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80107d0:	4770      	bx	lr
 80107d2:	bf00      	nop
 80107d4:	24000024 	.word	0x24000024
	...

080107e0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 80107e0:	4b07      	ldr	r3, [pc, #28]	@ (8010800 <pxCurrentTCBConst2>)
 80107e2:	6819      	ldr	r1, [r3, #0]
 80107e4:	6808      	ldr	r0, [r1, #0]
 80107e6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80107ea:	f380 8809 	msr	PSP, r0
 80107ee:	f3bf 8f6f 	isb	sy
 80107f2:	f04f 0000 	mov.w	r0, #0
 80107f6:	f380 8811 	msr	BASEPRI, r0
 80107fa:	4770      	bx	lr
 80107fc:	f3af 8000 	nop.w

08010800 <pxCurrentTCBConst2>:
 8010800:	24001130 	.word	0x24001130
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8010804:	bf00      	nop
 8010806:	bf00      	nop

08010808 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8010808:	4808      	ldr	r0, [pc, #32]	@ (801082c <prvPortStartFirstTask+0x24>)
 801080a:	6800      	ldr	r0, [r0, #0]
 801080c:	6800      	ldr	r0, [r0, #0]
 801080e:	f380 8808 	msr	MSP, r0
 8010812:	f04f 0000 	mov.w	r0, #0
 8010816:	f380 8814 	msr	CONTROL, r0
 801081a:	b662      	cpsie	i
 801081c:	b661      	cpsie	f
 801081e:	f3bf 8f4f 	dsb	sy
 8010822:	f3bf 8f6f 	isb	sy
 8010826:	df00      	svc	0
 8010828:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 801082a:	bf00      	nop
 801082c:	e000ed08 	.word	0xe000ed08

08010830 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8010830:	b580      	push	{r7, lr}
 8010832:	b086      	sub	sp, #24
 8010834:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8010836:	4b47      	ldr	r3, [pc, #284]	@ (8010954 <xPortStartScheduler+0x124>)
 8010838:	681b      	ldr	r3, [r3, #0]
 801083a:	4a47      	ldr	r2, [pc, #284]	@ (8010958 <xPortStartScheduler+0x128>)
 801083c:	4293      	cmp	r3, r2
 801083e:	d10b      	bne.n	8010858 <xPortStartScheduler+0x28>
	__asm volatile
 8010840:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010844:	f383 8811 	msr	BASEPRI, r3
 8010848:	f3bf 8f6f 	isb	sy
 801084c:	f3bf 8f4f 	dsb	sy
 8010850:	613b      	str	r3, [r7, #16]
}
 8010852:	bf00      	nop
 8010854:	bf00      	nop
 8010856:	e7fd      	b.n	8010854 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8010858:	4b3e      	ldr	r3, [pc, #248]	@ (8010954 <xPortStartScheduler+0x124>)
 801085a:	681b      	ldr	r3, [r3, #0]
 801085c:	4a3f      	ldr	r2, [pc, #252]	@ (801095c <xPortStartScheduler+0x12c>)
 801085e:	4293      	cmp	r3, r2
 8010860:	d10b      	bne.n	801087a <xPortStartScheduler+0x4a>
	__asm volatile
 8010862:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010866:	f383 8811 	msr	BASEPRI, r3
 801086a:	f3bf 8f6f 	isb	sy
 801086e:	f3bf 8f4f 	dsb	sy
 8010872:	60fb      	str	r3, [r7, #12]
}
 8010874:	bf00      	nop
 8010876:	bf00      	nop
 8010878:	e7fd      	b.n	8010876 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 801087a:	4b39      	ldr	r3, [pc, #228]	@ (8010960 <xPortStartScheduler+0x130>)
 801087c:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 801087e:	697b      	ldr	r3, [r7, #20]
 8010880:	781b      	ldrb	r3, [r3, #0]
 8010882:	b2db      	uxtb	r3, r3
 8010884:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8010886:	697b      	ldr	r3, [r7, #20]
 8010888:	22ff      	movs	r2, #255	@ 0xff
 801088a:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 801088c:	697b      	ldr	r3, [r7, #20]
 801088e:	781b      	ldrb	r3, [r3, #0]
 8010890:	b2db      	uxtb	r3, r3
 8010892:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8010894:	78fb      	ldrb	r3, [r7, #3]
 8010896:	b2db      	uxtb	r3, r3
 8010898:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 801089c:	b2da      	uxtb	r2, r3
 801089e:	4b31      	ldr	r3, [pc, #196]	@ (8010964 <xPortStartScheduler+0x134>)
 80108a0:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 80108a2:	4b31      	ldr	r3, [pc, #196]	@ (8010968 <xPortStartScheduler+0x138>)
 80108a4:	2207      	movs	r2, #7
 80108a6:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80108a8:	e009      	b.n	80108be <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 80108aa:	4b2f      	ldr	r3, [pc, #188]	@ (8010968 <xPortStartScheduler+0x138>)
 80108ac:	681b      	ldr	r3, [r3, #0]
 80108ae:	3b01      	subs	r3, #1
 80108b0:	4a2d      	ldr	r2, [pc, #180]	@ (8010968 <xPortStartScheduler+0x138>)
 80108b2:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 80108b4:	78fb      	ldrb	r3, [r7, #3]
 80108b6:	b2db      	uxtb	r3, r3
 80108b8:	005b      	lsls	r3, r3, #1
 80108ba:	b2db      	uxtb	r3, r3
 80108bc:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80108be:	78fb      	ldrb	r3, [r7, #3]
 80108c0:	b2db      	uxtb	r3, r3
 80108c2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80108c6:	2b80      	cmp	r3, #128	@ 0x80
 80108c8:	d0ef      	beq.n	80108aa <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 80108ca:	4b27      	ldr	r3, [pc, #156]	@ (8010968 <xPortStartScheduler+0x138>)
 80108cc:	681b      	ldr	r3, [r3, #0]
 80108ce:	f1c3 0307 	rsb	r3, r3, #7
 80108d2:	2b04      	cmp	r3, #4
 80108d4:	d00b      	beq.n	80108ee <xPortStartScheduler+0xbe>
	__asm volatile
 80108d6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80108da:	f383 8811 	msr	BASEPRI, r3
 80108de:	f3bf 8f6f 	isb	sy
 80108e2:	f3bf 8f4f 	dsb	sy
 80108e6:	60bb      	str	r3, [r7, #8]
}
 80108e8:	bf00      	nop
 80108ea:	bf00      	nop
 80108ec:	e7fd      	b.n	80108ea <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 80108ee:	4b1e      	ldr	r3, [pc, #120]	@ (8010968 <xPortStartScheduler+0x138>)
 80108f0:	681b      	ldr	r3, [r3, #0]
 80108f2:	021b      	lsls	r3, r3, #8
 80108f4:	4a1c      	ldr	r2, [pc, #112]	@ (8010968 <xPortStartScheduler+0x138>)
 80108f6:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 80108f8:	4b1b      	ldr	r3, [pc, #108]	@ (8010968 <xPortStartScheduler+0x138>)
 80108fa:	681b      	ldr	r3, [r3, #0]
 80108fc:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8010900:	4a19      	ldr	r2, [pc, #100]	@ (8010968 <xPortStartScheduler+0x138>)
 8010902:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8010904:	687b      	ldr	r3, [r7, #4]
 8010906:	b2da      	uxtb	r2, r3
 8010908:	697b      	ldr	r3, [r7, #20]
 801090a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 801090c:	4b17      	ldr	r3, [pc, #92]	@ (801096c <xPortStartScheduler+0x13c>)
 801090e:	681b      	ldr	r3, [r3, #0]
 8010910:	4a16      	ldr	r2, [pc, #88]	@ (801096c <xPortStartScheduler+0x13c>)
 8010912:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8010916:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8010918:	4b14      	ldr	r3, [pc, #80]	@ (801096c <xPortStartScheduler+0x13c>)
 801091a:	681b      	ldr	r3, [r3, #0]
 801091c:	4a13      	ldr	r2, [pc, #76]	@ (801096c <xPortStartScheduler+0x13c>)
 801091e:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8010922:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8010924:	f000 f8da 	bl	8010adc <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8010928:	4b11      	ldr	r3, [pc, #68]	@ (8010970 <xPortStartScheduler+0x140>)
 801092a:	2200      	movs	r2, #0
 801092c:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 801092e:	f000 f8f9 	bl	8010b24 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8010932:	4b10      	ldr	r3, [pc, #64]	@ (8010974 <xPortStartScheduler+0x144>)
 8010934:	681b      	ldr	r3, [r3, #0]
 8010936:	4a0f      	ldr	r2, [pc, #60]	@ (8010974 <xPortStartScheduler+0x144>)
 8010938:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 801093c:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 801093e:	f7ff ff63 	bl	8010808 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8010942:	f7fe ff0f 	bl	800f764 <vTaskSwitchContext>
	prvTaskExitError();
 8010946:	f7ff ff19 	bl	801077c <prvTaskExitError>

	/* Should not get here! */
	return 0;
 801094a:	2300      	movs	r3, #0
}
 801094c:	4618      	mov	r0, r3
 801094e:	3718      	adds	r7, #24
 8010950:	46bd      	mov	sp, r7
 8010952:	bd80      	pop	{r7, pc}
 8010954:	e000ed00 	.word	0xe000ed00
 8010958:	410fc271 	.word	0x410fc271
 801095c:	410fc270 	.word	0x410fc270
 8010960:	e000e400 	.word	0xe000e400
 8010964:	2400175c 	.word	0x2400175c
 8010968:	24001760 	.word	0x24001760
 801096c:	e000ed20 	.word	0xe000ed20
 8010970:	24000024 	.word	0x24000024
 8010974:	e000ef34 	.word	0xe000ef34

08010978 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8010978:	b480      	push	{r7}
 801097a:	b083      	sub	sp, #12
 801097c:	af00      	add	r7, sp, #0
	__asm volatile
 801097e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010982:	f383 8811 	msr	BASEPRI, r3
 8010986:	f3bf 8f6f 	isb	sy
 801098a:	f3bf 8f4f 	dsb	sy
 801098e:	607b      	str	r3, [r7, #4]
}
 8010990:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8010992:	4b10      	ldr	r3, [pc, #64]	@ (80109d4 <vPortEnterCritical+0x5c>)
 8010994:	681b      	ldr	r3, [r3, #0]
 8010996:	3301      	adds	r3, #1
 8010998:	4a0e      	ldr	r2, [pc, #56]	@ (80109d4 <vPortEnterCritical+0x5c>)
 801099a:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 801099c:	4b0d      	ldr	r3, [pc, #52]	@ (80109d4 <vPortEnterCritical+0x5c>)
 801099e:	681b      	ldr	r3, [r3, #0]
 80109a0:	2b01      	cmp	r3, #1
 80109a2:	d110      	bne.n	80109c6 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 80109a4:	4b0c      	ldr	r3, [pc, #48]	@ (80109d8 <vPortEnterCritical+0x60>)
 80109a6:	681b      	ldr	r3, [r3, #0]
 80109a8:	b2db      	uxtb	r3, r3
 80109aa:	2b00      	cmp	r3, #0
 80109ac:	d00b      	beq.n	80109c6 <vPortEnterCritical+0x4e>
	__asm volatile
 80109ae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80109b2:	f383 8811 	msr	BASEPRI, r3
 80109b6:	f3bf 8f6f 	isb	sy
 80109ba:	f3bf 8f4f 	dsb	sy
 80109be:	603b      	str	r3, [r7, #0]
}
 80109c0:	bf00      	nop
 80109c2:	bf00      	nop
 80109c4:	e7fd      	b.n	80109c2 <vPortEnterCritical+0x4a>
	}
}
 80109c6:	bf00      	nop
 80109c8:	370c      	adds	r7, #12
 80109ca:	46bd      	mov	sp, r7
 80109cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80109d0:	4770      	bx	lr
 80109d2:	bf00      	nop
 80109d4:	24000024 	.word	0x24000024
 80109d8:	e000ed04 	.word	0xe000ed04

080109dc <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 80109dc:	b480      	push	{r7}
 80109de:	b083      	sub	sp, #12
 80109e0:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 80109e2:	4b12      	ldr	r3, [pc, #72]	@ (8010a2c <vPortExitCritical+0x50>)
 80109e4:	681b      	ldr	r3, [r3, #0]
 80109e6:	2b00      	cmp	r3, #0
 80109e8:	d10b      	bne.n	8010a02 <vPortExitCritical+0x26>
	__asm volatile
 80109ea:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80109ee:	f383 8811 	msr	BASEPRI, r3
 80109f2:	f3bf 8f6f 	isb	sy
 80109f6:	f3bf 8f4f 	dsb	sy
 80109fa:	607b      	str	r3, [r7, #4]
}
 80109fc:	bf00      	nop
 80109fe:	bf00      	nop
 8010a00:	e7fd      	b.n	80109fe <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8010a02:	4b0a      	ldr	r3, [pc, #40]	@ (8010a2c <vPortExitCritical+0x50>)
 8010a04:	681b      	ldr	r3, [r3, #0]
 8010a06:	3b01      	subs	r3, #1
 8010a08:	4a08      	ldr	r2, [pc, #32]	@ (8010a2c <vPortExitCritical+0x50>)
 8010a0a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8010a0c:	4b07      	ldr	r3, [pc, #28]	@ (8010a2c <vPortExitCritical+0x50>)
 8010a0e:	681b      	ldr	r3, [r3, #0]
 8010a10:	2b00      	cmp	r3, #0
 8010a12:	d105      	bne.n	8010a20 <vPortExitCritical+0x44>
 8010a14:	2300      	movs	r3, #0
 8010a16:	603b      	str	r3, [r7, #0]
	__asm volatile
 8010a18:	683b      	ldr	r3, [r7, #0]
 8010a1a:	f383 8811 	msr	BASEPRI, r3
}
 8010a1e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8010a20:	bf00      	nop
 8010a22:	370c      	adds	r7, #12
 8010a24:	46bd      	mov	sp, r7
 8010a26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010a2a:	4770      	bx	lr
 8010a2c:	24000024 	.word	0x24000024

08010a30 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8010a30:	f3ef 8009 	mrs	r0, PSP
 8010a34:	f3bf 8f6f 	isb	sy
 8010a38:	4b15      	ldr	r3, [pc, #84]	@ (8010a90 <pxCurrentTCBConst>)
 8010a3a:	681a      	ldr	r2, [r3, #0]
 8010a3c:	f01e 0f10 	tst.w	lr, #16
 8010a40:	bf08      	it	eq
 8010a42:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8010a46:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010a4a:	6010      	str	r0, [r2, #0]
 8010a4c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8010a50:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8010a54:	f380 8811 	msr	BASEPRI, r0
 8010a58:	f3bf 8f4f 	dsb	sy
 8010a5c:	f3bf 8f6f 	isb	sy
 8010a60:	f7fe fe80 	bl	800f764 <vTaskSwitchContext>
 8010a64:	f04f 0000 	mov.w	r0, #0
 8010a68:	f380 8811 	msr	BASEPRI, r0
 8010a6c:	bc09      	pop	{r0, r3}
 8010a6e:	6819      	ldr	r1, [r3, #0]
 8010a70:	6808      	ldr	r0, [r1, #0]
 8010a72:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010a76:	f01e 0f10 	tst.w	lr, #16
 8010a7a:	bf08      	it	eq
 8010a7c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8010a80:	f380 8809 	msr	PSP, r0
 8010a84:	f3bf 8f6f 	isb	sy
 8010a88:	4770      	bx	lr
 8010a8a:	bf00      	nop
 8010a8c:	f3af 8000 	nop.w

08010a90 <pxCurrentTCBConst>:
 8010a90:	24001130 	.word	0x24001130
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8010a94:	bf00      	nop
 8010a96:	bf00      	nop

08010a98 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8010a98:	b580      	push	{r7, lr}
 8010a9a:	b082      	sub	sp, #8
 8010a9c:	af00      	add	r7, sp, #0
	__asm volatile
 8010a9e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010aa2:	f383 8811 	msr	BASEPRI, r3
 8010aa6:	f3bf 8f6f 	isb	sy
 8010aaa:	f3bf 8f4f 	dsb	sy
 8010aae:	607b      	str	r3, [r7, #4]
}
 8010ab0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8010ab2:	f7fe fdab 	bl	800f60c <xTaskIncrementTick>
 8010ab6:	4603      	mov	r3, r0
 8010ab8:	2b00      	cmp	r3, #0
 8010aba:	d003      	beq.n	8010ac4 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8010abc:	4b06      	ldr	r3, [pc, #24]	@ (8010ad8 <xPortSysTickHandler+0x40>)
 8010abe:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8010ac2:	601a      	str	r2, [r3, #0]
 8010ac4:	2300      	movs	r3, #0
 8010ac6:	603b      	str	r3, [r7, #0]
	__asm volatile
 8010ac8:	683b      	ldr	r3, [r7, #0]
 8010aca:	f383 8811 	msr	BASEPRI, r3
}
 8010ace:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8010ad0:	bf00      	nop
 8010ad2:	3708      	adds	r7, #8
 8010ad4:	46bd      	mov	sp, r7
 8010ad6:	bd80      	pop	{r7, pc}
 8010ad8:	e000ed04 	.word	0xe000ed04

08010adc <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8010adc:	b480      	push	{r7}
 8010ade:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8010ae0:	4b0b      	ldr	r3, [pc, #44]	@ (8010b10 <vPortSetupTimerInterrupt+0x34>)
 8010ae2:	2200      	movs	r2, #0
 8010ae4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8010ae6:	4b0b      	ldr	r3, [pc, #44]	@ (8010b14 <vPortSetupTimerInterrupt+0x38>)
 8010ae8:	2200      	movs	r2, #0
 8010aea:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8010aec:	4b0a      	ldr	r3, [pc, #40]	@ (8010b18 <vPortSetupTimerInterrupt+0x3c>)
 8010aee:	681b      	ldr	r3, [r3, #0]
 8010af0:	4a0a      	ldr	r2, [pc, #40]	@ (8010b1c <vPortSetupTimerInterrupt+0x40>)
 8010af2:	fba2 2303 	umull	r2, r3, r2, r3
 8010af6:	095b      	lsrs	r3, r3, #5
 8010af8:	4a09      	ldr	r2, [pc, #36]	@ (8010b20 <vPortSetupTimerInterrupt+0x44>)
 8010afa:	3b01      	subs	r3, #1
 8010afc:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8010afe:	4b04      	ldr	r3, [pc, #16]	@ (8010b10 <vPortSetupTimerInterrupt+0x34>)
 8010b00:	2207      	movs	r2, #7
 8010b02:	601a      	str	r2, [r3, #0]
}
 8010b04:	bf00      	nop
 8010b06:	46bd      	mov	sp, r7
 8010b08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010b0c:	4770      	bx	lr
 8010b0e:	bf00      	nop
 8010b10:	e000e010 	.word	0xe000e010
 8010b14:	e000e018 	.word	0xe000e018
 8010b18:	24000000 	.word	0x24000000
 8010b1c:	51eb851f 	.word	0x51eb851f
 8010b20:	e000e014 	.word	0xe000e014

08010b24 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8010b24:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8010b34 <vPortEnableVFP+0x10>
 8010b28:	6801      	ldr	r1, [r0, #0]
 8010b2a:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8010b2e:	6001      	str	r1, [r0, #0]
 8010b30:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8010b32:	bf00      	nop
 8010b34:	e000ed88 	.word	0xe000ed88

08010b38 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8010b38:	b480      	push	{r7}
 8010b3a:	b085      	sub	sp, #20
 8010b3c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8010b3e:	f3ef 8305 	mrs	r3, IPSR
 8010b42:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8010b44:	68fb      	ldr	r3, [r7, #12]
 8010b46:	2b0f      	cmp	r3, #15
 8010b48:	d915      	bls.n	8010b76 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8010b4a:	4a18      	ldr	r2, [pc, #96]	@ (8010bac <vPortValidateInterruptPriority+0x74>)
 8010b4c:	68fb      	ldr	r3, [r7, #12]
 8010b4e:	4413      	add	r3, r2
 8010b50:	781b      	ldrb	r3, [r3, #0]
 8010b52:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8010b54:	4b16      	ldr	r3, [pc, #88]	@ (8010bb0 <vPortValidateInterruptPriority+0x78>)
 8010b56:	781b      	ldrb	r3, [r3, #0]
 8010b58:	7afa      	ldrb	r2, [r7, #11]
 8010b5a:	429a      	cmp	r2, r3
 8010b5c:	d20b      	bcs.n	8010b76 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 8010b5e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010b62:	f383 8811 	msr	BASEPRI, r3
 8010b66:	f3bf 8f6f 	isb	sy
 8010b6a:	f3bf 8f4f 	dsb	sy
 8010b6e:	607b      	str	r3, [r7, #4]
}
 8010b70:	bf00      	nop
 8010b72:	bf00      	nop
 8010b74:	e7fd      	b.n	8010b72 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8010b76:	4b0f      	ldr	r3, [pc, #60]	@ (8010bb4 <vPortValidateInterruptPriority+0x7c>)
 8010b78:	681b      	ldr	r3, [r3, #0]
 8010b7a:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8010b7e:	4b0e      	ldr	r3, [pc, #56]	@ (8010bb8 <vPortValidateInterruptPriority+0x80>)
 8010b80:	681b      	ldr	r3, [r3, #0]
 8010b82:	429a      	cmp	r2, r3
 8010b84:	d90b      	bls.n	8010b9e <vPortValidateInterruptPriority+0x66>
	__asm volatile
 8010b86:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010b8a:	f383 8811 	msr	BASEPRI, r3
 8010b8e:	f3bf 8f6f 	isb	sy
 8010b92:	f3bf 8f4f 	dsb	sy
 8010b96:	603b      	str	r3, [r7, #0]
}
 8010b98:	bf00      	nop
 8010b9a:	bf00      	nop
 8010b9c:	e7fd      	b.n	8010b9a <vPortValidateInterruptPriority+0x62>
	}
 8010b9e:	bf00      	nop
 8010ba0:	3714      	adds	r7, #20
 8010ba2:	46bd      	mov	sp, r7
 8010ba4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010ba8:	4770      	bx	lr
 8010baa:	bf00      	nop
 8010bac:	e000e3f0 	.word	0xe000e3f0
 8010bb0:	2400175c 	.word	0x2400175c
 8010bb4:	e000ed0c 	.word	0xe000ed0c
 8010bb8:	24001760 	.word	0x24001760

08010bbc <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8010bbc:	b580      	push	{r7, lr}
 8010bbe:	b08a      	sub	sp, #40	@ 0x28
 8010bc0:	af00      	add	r7, sp, #0
 8010bc2:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8010bc4:	2300      	movs	r3, #0
 8010bc6:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8010bc8:	f7fe fc52 	bl	800f470 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8010bcc:	4b5c      	ldr	r3, [pc, #368]	@ (8010d40 <pvPortMalloc+0x184>)
 8010bce:	681b      	ldr	r3, [r3, #0]
 8010bd0:	2b00      	cmp	r3, #0
 8010bd2:	d101      	bne.n	8010bd8 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8010bd4:	f000 f924 	bl	8010e20 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8010bd8:	4b5a      	ldr	r3, [pc, #360]	@ (8010d44 <pvPortMalloc+0x188>)
 8010bda:	681a      	ldr	r2, [r3, #0]
 8010bdc:	687b      	ldr	r3, [r7, #4]
 8010bde:	4013      	ands	r3, r2
 8010be0:	2b00      	cmp	r3, #0
 8010be2:	f040 8095 	bne.w	8010d10 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8010be6:	687b      	ldr	r3, [r7, #4]
 8010be8:	2b00      	cmp	r3, #0
 8010bea:	d01e      	beq.n	8010c2a <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 8010bec:	2208      	movs	r2, #8
 8010bee:	687b      	ldr	r3, [r7, #4]
 8010bf0:	4413      	add	r3, r2
 8010bf2:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8010bf4:	687b      	ldr	r3, [r7, #4]
 8010bf6:	f003 0307 	and.w	r3, r3, #7
 8010bfa:	2b00      	cmp	r3, #0
 8010bfc:	d015      	beq.n	8010c2a <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8010bfe:	687b      	ldr	r3, [r7, #4]
 8010c00:	f023 0307 	bic.w	r3, r3, #7
 8010c04:	3308      	adds	r3, #8
 8010c06:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8010c08:	687b      	ldr	r3, [r7, #4]
 8010c0a:	f003 0307 	and.w	r3, r3, #7
 8010c0e:	2b00      	cmp	r3, #0
 8010c10:	d00b      	beq.n	8010c2a <pvPortMalloc+0x6e>
	__asm volatile
 8010c12:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010c16:	f383 8811 	msr	BASEPRI, r3
 8010c1a:	f3bf 8f6f 	isb	sy
 8010c1e:	f3bf 8f4f 	dsb	sy
 8010c22:	617b      	str	r3, [r7, #20]
}
 8010c24:	bf00      	nop
 8010c26:	bf00      	nop
 8010c28:	e7fd      	b.n	8010c26 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8010c2a:	687b      	ldr	r3, [r7, #4]
 8010c2c:	2b00      	cmp	r3, #0
 8010c2e:	d06f      	beq.n	8010d10 <pvPortMalloc+0x154>
 8010c30:	4b45      	ldr	r3, [pc, #276]	@ (8010d48 <pvPortMalloc+0x18c>)
 8010c32:	681b      	ldr	r3, [r3, #0]
 8010c34:	687a      	ldr	r2, [r7, #4]
 8010c36:	429a      	cmp	r2, r3
 8010c38:	d86a      	bhi.n	8010d10 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8010c3a:	4b44      	ldr	r3, [pc, #272]	@ (8010d4c <pvPortMalloc+0x190>)
 8010c3c:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8010c3e:	4b43      	ldr	r3, [pc, #268]	@ (8010d4c <pvPortMalloc+0x190>)
 8010c40:	681b      	ldr	r3, [r3, #0]
 8010c42:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8010c44:	e004      	b.n	8010c50 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 8010c46:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010c48:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8010c4a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010c4c:	681b      	ldr	r3, [r3, #0]
 8010c4e:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8010c50:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010c52:	685b      	ldr	r3, [r3, #4]
 8010c54:	687a      	ldr	r2, [r7, #4]
 8010c56:	429a      	cmp	r2, r3
 8010c58:	d903      	bls.n	8010c62 <pvPortMalloc+0xa6>
 8010c5a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010c5c:	681b      	ldr	r3, [r3, #0]
 8010c5e:	2b00      	cmp	r3, #0
 8010c60:	d1f1      	bne.n	8010c46 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8010c62:	4b37      	ldr	r3, [pc, #220]	@ (8010d40 <pvPortMalloc+0x184>)
 8010c64:	681b      	ldr	r3, [r3, #0]
 8010c66:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8010c68:	429a      	cmp	r2, r3
 8010c6a:	d051      	beq.n	8010d10 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8010c6c:	6a3b      	ldr	r3, [r7, #32]
 8010c6e:	681b      	ldr	r3, [r3, #0]
 8010c70:	2208      	movs	r2, #8
 8010c72:	4413      	add	r3, r2
 8010c74:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8010c76:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010c78:	681a      	ldr	r2, [r3, #0]
 8010c7a:	6a3b      	ldr	r3, [r7, #32]
 8010c7c:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8010c7e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010c80:	685a      	ldr	r2, [r3, #4]
 8010c82:	687b      	ldr	r3, [r7, #4]
 8010c84:	1ad2      	subs	r2, r2, r3
 8010c86:	2308      	movs	r3, #8
 8010c88:	005b      	lsls	r3, r3, #1
 8010c8a:	429a      	cmp	r2, r3
 8010c8c:	d920      	bls.n	8010cd0 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8010c8e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8010c90:	687b      	ldr	r3, [r7, #4]
 8010c92:	4413      	add	r3, r2
 8010c94:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8010c96:	69bb      	ldr	r3, [r7, #24]
 8010c98:	f003 0307 	and.w	r3, r3, #7
 8010c9c:	2b00      	cmp	r3, #0
 8010c9e:	d00b      	beq.n	8010cb8 <pvPortMalloc+0xfc>
	__asm volatile
 8010ca0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010ca4:	f383 8811 	msr	BASEPRI, r3
 8010ca8:	f3bf 8f6f 	isb	sy
 8010cac:	f3bf 8f4f 	dsb	sy
 8010cb0:	613b      	str	r3, [r7, #16]
}
 8010cb2:	bf00      	nop
 8010cb4:	bf00      	nop
 8010cb6:	e7fd      	b.n	8010cb4 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8010cb8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010cba:	685a      	ldr	r2, [r3, #4]
 8010cbc:	687b      	ldr	r3, [r7, #4]
 8010cbe:	1ad2      	subs	r2, r2, r3
 8010cc0:	69bb      	ldr	r3, [r7, #24]
 8010cc2:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8010cc4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010cc6:	687a      	ldr	r2, [r7, #4]
 8010cc8:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8010cca:	69b8      	ldr	r0, [r7, #24]
 8010ccc:	f000 f90a 	bl	8010ee4 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8010cd0:	4b1d      	ldr	r3, [pc, #116]	@ (8010d48 <pvPortMalloc+0x18c>)
 8010cd2:	681a      	ldr	r2, [r3, #0]
 8010cd4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010cd6:	685b      	ldr	r3, [r3, #4]
 8010cd8:	1ad3      	subs	r3, r2, r3
 8010cda:	4a1b      	ldr	r2, [pc, #108]	@ (8010d48 <pvPortMalloc+0x18c>)
 8010cdc:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8010cde:	4b1a      	ldr	r3, [pc, #104]	@ (8010d48 <pvPortMalloc+0x18c>)
 8010ce0:	681a      	ldr	r2, [r3, #0]
 8010ce2:	4b1b      	ldr	r3, [pc, #108]	@ (8010d50 <pvPortMalloc+0x194>)
 8010ce4:	681b      	ldr	r3, [r3, #0]
 8010ce6:	429a      	cmp	r2, r3
 8010ce8:	d203      	bcs.n	8010cf2 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8010cea:	4b17      	ldr	r3, [pc, #92]	@ (8010d48 <pvPortMalloc+0x18c>)
 8010cec:	681b      	ldr	r3, [r3, #0]
 8010cee:	4a18      	ldr	r2, [pc, #96]	@ (8010d50 <pvPortMalloc+0x194>)
 8010cf0:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8010cf2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010cf4:	685a      	ldr	r2, [r3, #4]
 8010cf6:	4b13      	ldr	r3, [pc, #76]	@ (8010d44 <pvPortMalloc+0x188>)
 8010cf8:	681b      	ldr	r3, [r3, #0]
 8010cfa:	431a      	orrs	r2, r3
 8010cfc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010cfe:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8010d00:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010d02:	2200      	movs	r2, #0
 8010d04:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8010d06:	4b13      	ldr	r3, [pc, #76]	@ (8010d54 <pvPortMalloc+0x198>)
 8010d08:	681b      	ldr	r3, [r3, #0]
 8010d0a:	3301      	adds	r3, #1
 8010d0c:	4a11      	ldr	r2, [pc, #68]	@ (8010d54 <pvPortMalloc+0x198>)
 8010d0e:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8010d10:	f7fe fbbc 	bl	800f48c <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8010d14:	69fb      	ldr	r3, [r7, #28]
 8010d16:	f003 0307 	and.w	r3, r3, #7
 8010d1a:	2b00      	cmp	r3, #0
 8010d1c:	d00b      	beq.n	8010d36 <pvPortMalloc+0x17a>
	__asm volatile
 8010d1e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010d22:	f383 8811 	msr	BASEPRI, r3
 8010d26:	f3bf 8f6f 	isb	sy
 8010d2a:	f3bf 8f4f 	dsb	sy
 8010d2e:	60fb      	str	r3, [r7, #12]
}
 8010d30:	bf00      	nop
 8010d32:	bf00      	nop
 8010d34:	e7fd      	b.n	8010d32 <pvPortMalloc+0x176>
	return pvReturn;
 8010d36:	69fb      	ldr	r3, [r7, #28]
}
 8010d38:	4618      	mov	r0, r3
 8010d3a:	3728      	adds	r7, #40	@ 0x28
 8010d3c:	46bd      	mov	sp, r7
 8010d3e:	bd80      	pop	{r7, pc}
 8010d40:	2400536c 	.word	0x2400536c
 8010d44:	24005380 	.word	0x24005380
 8010d48:	24005370 	.word	0x24005370
 8010d4c:	24005364 	.word	0x24005364
 8010d50:	24005374 	.word	0x24005374
 8010d54:	24005378 	.word	0x24005378

08010d58 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8010d58:	b580      	push	{r7, lr}
 8010d5a:	b086      	sub	sp, #24
 8010d5c:	af00      	add	r7, sp, #0
 8010d5e:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8010d60:	687b      	ldr	r3, [r7, #4]
 8010d62:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8010d64:	687b      	ldr	r3, [r7, #4]
 8010d66:	2b00      	cmp	r3, #0
 8010d68:	d04f      	beq.n	8010e0a <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8010d6a:	2308      	movs	r3, #8
 8010d6c:	425b      	negs	r3, r3
 8010d6e:	697a      	ldr	r2, [r7, #20]
 8010d70:	4413      	add	r3, r2
 8010d72:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8010d74:	697b      	ldr	r3, [r7, #20]
 8010d76:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8010d78:	693b      	ldr	r3, [r7, #16]
 8010d7a:	685a      	ldr	r2, [r3, #4]
 8010d7c:	4b25      	ldr	r3, [pc, #148]	@ (8010e14 <vPortFree+0xbc>)
 8010d7e:	681b      	ldr	r3, [r3, #0]
 8010d80:	4013      	ands	r3, r2
 8010d82:	2b00      	cmp	r3, #0
 8010d84:	d10b      	bne.n	8010d9e <vPortFree+0x46>
	__asm volatile
 8010d86:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010d8a:	f383 8811 	msr	BASEPRI, r3
 8010d8e:	f3bf 8f6f 	isb	sy
 8010d92:	f3bf 8f4f 	dsb	sy
 8010d96:	60fb      	str	r3, [r7, #12]
}
 8010d98:	bf00      	nop
 8010d9a:	bf00      	nop
 8010d9c:	e7fd      	b.n	8010d9a <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8010d9e:	693b      	ldr	r3, [r7, #16]
 8010da0:	681b      	ldr	r3, [r3, #0]
 8010da2:	2b00      	cmp	r3, #0
 8010da4:	d00b      	beq.n	8010dbe <vPortFree+0x66>
	__asm volatile
 8010da6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010daa:	f383 8811 	msr	BASEPRI, r3
 8010dae:	f3bf 8f6f 	isb	sy
 8010db2:	f3bf 8f4f 	dsb	sy
 8010db6:	60bb      	str	r3, [r7, #8]
}
 8010db8:	bf00      	nop
 8010dba:	bf00      	nop
 8010dbc:	e7fd      	b.n	8010dba <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8010dbe:	693b      	ldr	r3, [r7, #16]
 8010dc0:	685a      	ldr	r2, [r3, #4]
 8010dc2:	4b14      	ldr	r3, [pc, #80]	@ (8010e14 <vPortFree+0xbc>)
 8010dc4:	681b      	ldr	r3, [r3, #0]
 8010dc6:	4013      	ands	r3, r2
 8010dc8:	2b00      	cmp	r3, #0
 8010dca:	d01e      	beq.n	8010e0a <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8010dcc:	693b      	ldr	r3, [r7, #16]
 8010dce:	681b      	ldr	r3, [r3, #0]
 8010dd0:	2b00      	cmp	r3, #0
 8010dd2:	d11a      	bne.n	8010e0a <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8010dd4:	693b      	ldr	r3, [r7, #16]
 8010dd6:	685a      	ldr	r2, [r3, #4]
 8010dd8:	4b0e      	ldr	r3, [pc, #56]	@ (8010e14 <vPortFree+0xbc>)
 8010dda:	681b      	ldr	r3, [r3, #0]
 8010ddc:	43db      	mvns	r3, r3
 8010dde:	401a      	ands	r2, r3
 8010de0:	693b      	ldr	r3, [r7, #16]
 8010de2:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8010de4:	f7fe fb44 	bl	800f470 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8010de8:	693b      	ldr	r3, [r7, #16]
 8010dea:	685a      	ldr	r2, [r3, #4]
 8010dec:	4b0a      	ldr	r3, [pc, #40]	@ (8010e18 <vPortFree+0xc0>)
 8010dee:	681b      	ldr	r3, [r3, #0]
 8010df0:	4413      	add	r3, r2
 8010df2:	4a09      	ldr	r2, [pc, #36]	@ (8010e18 <vPortFree+0xc0>)
 8010df4:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8010df6:	6938      	ldr	r0, [r7, #16]
 8010df8:	f000 f874 	bl	8010ee4 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8010dfc:	4b07      	ldr	r3, [pc, #28]	@ (8010e1c <vPortFree+0xc4>)
 8010dfe:	681b      	ldr	r3, [r3, #0]
 8010e00:	3301      	adds	r3, #1
 8010e02:	4a06      	ldr	r2, [pc, #24]	@ (8010e1c <vPortFree+0xc4>)
 8010e04:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8010e06:	f7fe fb41 	bl	800f48c <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8010e0a:	bf00      	nop
 8010e0c:	3718      	adds	r7, #24
 8010e0e:	46bd      	mov	sp, r7
 8010e10:	bd80      	pop	{r7, pc}
 8010e12:	bf00      	nop
 8010e14:	24005380 	.word	0x24005380
 8010e18:	24005370 	.word	0x24005370
 8010e1c:	2400537c 	.word	0x2400537c

08010e20 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8010e20:	b480      	push	{r7}
 8010e22:	b085      	sub	sp, #20
 8010e24:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8010e26:	f44f 5370 	mov.w	r3, #15360	@ 0x3c00
 8010e2a:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8010e2c:	4b27      	ldr	r3, [pc, #156]	@ (8010ecc <prvHeapInit+0xac>)
 8010e2e:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8010e30:	68fb      	ldr	r3, [r7, #12]
 8010e32:	f003 0307 	and.w	r3, r3, #7
 8010e36:	2b00      	cmp	r3, #0
 8010e38:	d00c      	beq.n	8010e54 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8010e3a:	68fb      	ldr	r3, [r7, #12]
 8010e3c:	3307      	adds	r3, #7
 8010e3e:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8010e40:	68fb      	ldr	r3, [r7, #12]
 8010e42:	f023 0307 	bic.w	r3, r3, #7
 8010e46:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8010e48:	68ba      	ldr	r2, [r7, #8]
 8010e4a:	68fb      	ldr	r3, [r7, #12]
 8010e4c:	1ad3      	subs	r3, r2, r3
 8010e4e:	4a1f      	ldr	r2, [pc, #124]	@ (8010ecc <prvHeapInit+0xac>)
 8010e50:	4413      	add	r3, r2
 8010e52:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8010e54:	68fb      	ldr	r3, [r7, #12]
 8010e56:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8010e58:	4a1d      	ldr	r2, [pc, #116]	@ (8010ed0 <prvHeapInit+0xb0>)
 8010e5a:	687b      	ldr	r3, [r7, #4]
 8010e5c:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8010e5e:	4b1c      	ldr	r3, [pc, #112]	@ (8010ed0 <prvHeapInit+0xb0>)
 8010e60:	2200      	movs	r2, #0
 8010e62:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8010e64:	687b      	ldr	r3, [r7, #4]
 8010e66:	68ba      	ldr	r2, [r7, #8]
 8010e68:	4413      	add	r3, r2
 8010e6a:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8010e6c:	2208      	movs	r2, #8
 8010e6e:	68fb      	ldr	r3, [r7, #12]
 8010e70:	1a9b      	subs	r3, r3, r2
 8010e72:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8010e74:	68fb      	ldr	r3, [r7, #12]
 8010e76:	f023 0307 	bic.w	r3, r3, #7
 8010e7a:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8010e7c:	68fb      	ldr	r3, [r7, #12]
 8010e7e:	4a15      	ldr	r2, [pc, #84]	@ (8010ed4 <prvHeapInit+0xb4>)
 8010e80:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8010e82:	4b14      	ldr	r3, [pc, #80]	@ (8010ed4 <prvHeapInit+0xb4>)
 8010e84:	681b      	ldr	r3, [r3, #0]
 8010e86:	2200      	movs	r2, #0
 8010e88:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8010e8a:	4b12      	ldr	r3, [pc, #72]	@ (8010ed4 <prvHeapInit+0xb4>)
 8010e8c:	681b      	ldr	r3, [r3, #0]
 8010e8e:	2200      	movs	r2, #0
 8010e90:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8010e92:	687b      	ldr	r3, [r7, #4]
 8010e94:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8010e96:	683b      	ldr	r3, [r7, #0]
 8010e98:	68fa      	ldr	r2, [r7, #12]
 8010e9a:	1ad2      	subs	r2, r2, r3
 8010e9c:	683b      	ldr	r3, [r7, #0]
 8010e9e:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8010ea0:	4b0c      	ldr	r3, [pc, #48]	@ (8010ed4 <prvHeapInit+0xb4>)
 8010ea2:	681a      	ldr	r2, [r3, #0]
 8010ea4:	683b      	ldr	r3, [r7, #0]
 8010ea6:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8010ea8:	683b      	ldr	r3, [r7, #0]
 8010eaa:	685b      	ldr	r3, [r3, #4]
 8010eac:	4a0a      	ldr	r2, [pc, #40]	@ (8010ed8 <prvHeapInit+0xb8>)
 8010eae:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8010eb0:	683b      	ldr	r3, [r7, #0]
 8010eb2:	685b      	ldr	r3, [r3, #4]
 8010eb4:	4a09      	ldr	r2, [pc, #36]	@ (8010edc <prvHeapInit+0xbc>)
 8010eb6:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8010eb8:	4b09      	ldr	r3, [pc, #36]	@ (8010ee0 <prvHeapInit+0xc0>)
 8010eba:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 8010ebe:	601a      	str	r2, [r3, #0]
}
 8010ec0:	bf00      	nop
 8010ec2:	3714      	adds	r7, #20
 8010ec4:	46bd      	mov	sp, r7
 8010ec6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010eca:	4770      	bx	lr
 8010ecc:	24001764 	.word	0x24001764
 8010ed0:	24005364 	.word	0x24005364
 8010ed4:	2400536c 	.word	0x2400536c
 8010ed8:	24005374 	.word	0x24005374
 8010edc:	24005370 	.word	0x24005370
 8010ee0:	24005380 	.word	0x24005380

08010ee4 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8010ee4:	b480      	push	{r7}
 8010ee6:	b085      	sub	sp, #20
 8010ee8:	af00      	add	r7, sp, #0
 8010eea:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8010eec:	4b28      	ldr	r3, [pc, #160]	@ (8010f90 <prvInsertBlockIntoFreeList+0xac>)
 8010eee:	60fb      	str	r3, [r7, #12]
 8010ef0:	e002      	b.n	8010ef8 <prvInsertBlockIntoFreeList+0x14>
 8010ef2:	68fb      	ldr	r3, [r7, #12]
 8010ef4:	681b      	ldr	r3, [r3, #0]
 8010ef6:	60fb      	str	r3, [r7, #12]
 8010ef8:	68fb      	ldr	r3, [r7, #12]
 8010efa:	681b      	ldr	r3, [r3, #0]
 8010efc:	687a      	ldr	r2, [r7, #4]
 8010efe:	429a      	cmp	r2, r3
 8010f00:	d8f7      	bhi.n	8010ef2 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8010f02:	68fb      	ldr	r3, [r7, #12]
 8010f04:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8010f06:	68fb      	ldr	r3, [r7, #12]
 8010f08:	685b      	ldr	r3, [r3, #4]
 8010f0a:	68ba      	ldr	r2, [r7, #8]
 8010f0c:	4413      	add	r3, r2
 8010f0e:	687a      	ldr	r2, [r7, #4]
 8010f10:	429a      	cmp	r2, r3
 8010f12:	d108      	bne.n	8010f26 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8010f14:	68fb      	ldr	r3, [r7, #12]
 8010f16:	685a      	ldr	r2, [r3, #4]
 8010f18:	687b      	ldr	r3, [r7, #4]
 8010f1a:	685b      	ldr	r3, [r3, #4]
 8010f1c:	441a      	add	r2, r3
 8010f1e:	68fb      	ldr	r3, [r7, #12]
 8010f20:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8010f22:	68fb      	ldr	r3, [r7, #12]
 8010f24:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8010f26:	687b      	ldr	r3, [r7, #4]
 8010f28:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8010f2a:	687b      	ldr	r3, [r7, #4]
 8010f2c:	685b      	ldr	r3, [r3, #4]
 8010f2e:	68ba      	ldr	r2, [r7, #8]
 8010f30:	441a      	add	r2, r3
 8010f32:	68fb      	ldr	r3, [r7, #12]
 8010f34:	681b      	ldr	r3, [r3, #0]
 8010f36:	429a      	cmp	r2, r3
 8010f38:	d118      	bne.n	8010f6c <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8010f3a:	68fb      	ldr	r3, [r7, #12]
 8010f3c:	681a      	ldr	r2, [r3, #0]
 8010f3e:	4b15      	ldr	r3, [pc, #84]	@ (8010f94 <prvInsertBlockIntoFreeList+0xb0>)
 8010f40:	681b      	ldr	r3, [r3, #0]
 8010f42:	429a      	cmp	r2, r3
 8010f44:	d00d      	beq.n	8010f62 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8010f46:	687b      	ldr	r3, [r7, #4]
 8010f48:	685a      	ldr	r2, [r3, #4]
 8010f4a:	68fb      	ldr	r3, [r7, #12]
 8010f4c:	681b      	ldr	r3, [r3, #0]
 8010f4e:	685b      	ldr	r3, [r3, #4]
 8010f50:	441a      	add	r2, r3
 8010f52:	687b      	ldr	r3, [r7, #4]
 8010f54:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8010f56:	68fb      	ldr	r3, [r7, #12]
 8010f58:	681b      	ldr	r3, [r3, #0]
 8010f5a:	681a      	ldr	r2, [r3, #0]
 8010f5c:	687b      	ldr	r3, [r7, #4]
 8010f5e:	601a      	str	r2, [r3, #0]
 8010f60:	e008      	b.n	8010f74 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8010f62:	4b0c      	ldr	r3, [pc, #48]	@ (8010f94 <prvInsertBlockIntoFreeList+0xb0>)
 8010f64:	681a      	ldr	r2, [r3, #0]
 8010f66:	687b      	ldr	r3, [r7, #4]
 8010f68:	601a      	str	r2, [r3, #0]
 8010f6a:	e003      	b.n	8010f74 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8010f6c:	68fb      	ldr	r3, [r7, #12]
 8010f6e:	681a      	ldr	r2, [r3, #0]
 8010f70:	687b      	ldr	r3, [r7, #4]
 8010f72:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8010f74:	68fa      	ldr	r2, [r7, #12]
 8010f76:	687b      	ldr	r3, [r7, #4]
 8010f78:	429a      	cmp	r2, r3
 8010f7a:	d002      	beq.n	8010f82 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8010f7c:	68fb      	ldr	r3, [r7, #12]
 8010f7e:	687a      	ldr	r2, [r7, #4]
 8010f80:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8010f82:	bf00      	nop
 8010f84:	3714      	adds	r7, #20
 8010f86:	46bd      	mov	sp, r7
 8010f88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010f8c:	4770      	bx	lr
 8010f8e:	bf00      	nop
 8010f90:	24005364 	.word	0x24005364
 8010f94:	2400536c 	.word	0x2400536c

08010f98 <netconn_apimsg>:
 * @param apimsg a struct containing the function to call and its parameters
 * @return ERR_OK if the function was called, another err_t if not
 */
static err_t
netconn_apimsg(tcpip_callback_fn fn, struct api_msg *apimsg)
{
 8010f98:	b580      	push	{r7, lr}
 8010f9a:	b084      	sub	sp, #16
 8010f9c:	af00      	add	r7, sp, #0
 8010f9e:	6078      	str	r0, [r7, #4]
 8010fa0:	6039      	str	r1, [r7, #0]

#if LWIP_NETCONN_SEM_PER_THREAD
  apimsg->op_completed_sem = LWIP_NETCONN_THREAD_SEM_GET();
#endif /* LWIP_NETCONN_SEM_PER_THREAD */

  err = tcpip_send_msg_wait_sem(fn, apimsg, LWIP_API_MSG_SEM(apimsg));
 8010fa2:	683b      	ldr	r3, [r7, #0]
 8010fa4:	681b      	ldr	r3, [r3, #0]
 8010fa6:	330c      	adds	r3, #12
 8010fa8:	461a      	mov	r2, r3
 8010faa:	6839      	ldr	r1, [r7, #0]
 8010fac:	6878      	ldr	r0, [r7, #4]
 8010fae:	f002 fa5f 	bl	8013470 <tcpip_send_msg_wait_sem>
 8010fb2:	4603      	mov	r3, r0
 8010fb4:	73fb      	strb	r3, [r7, #15]
  if (err == ERR_OK) {
 8010fb6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8010fba:	2b00      	cmp	r3, #0
 8010fbc:	d103      	bne.n	8010fc6 <netconn_apimsg+0x2e>
    return apimsg->err;
 8010fbe:	683b      	ldr	r3, [r7, #0]
 8010fc0:	f993 3004 	ldrsb.w	r3, [r3, #4]
 8010fc4:	e001      	b.n	8010fca <netconn_apimsg+0x32>
  }
  return err;
 8010fc6:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8010fca:	4618      	mov	r0, r3
 8010fcc:	3710      	adds	r7, #16
 8010fce:	46bd      	mov	sp, r7
 8010fd0:	bd80      	pop	{r7, pc}
	...

08010fd4 <netconn_new_with_proto_and_callback>:
 * @return a newly allocated struct netconn or
 *         NULL on memory error
 */
struct netconn *
netconn_new_with_proto_and_callback(enum netconn_type t, u8_t proto, netconn_callback callback)
{
 8010fd4:	b580      	push	{r7, lr}
 8010fd6:	b08c      	sub	sp, #48	@ 0x30
 8010fd8:	af00      	add	r7, sp, #0
 8010fda:	4603      	mov	r3, r0
 8010fdc:	603a      	str	r2, [r7, #0]
 8010fde:	71fb      	strb	r3, [r7, #7]
 8010fe0:	460b      	mov	r3, r1
 8010fe2:	71bb      	strb	r3, [r7, #6]
  struct netconn *conn;
  API_MSG_VAR_DECLARE(msg);
  API_MSG_VAR_ALLOC_RETURN_NULL(msg);

  conn = netconn_alloc(t, callback);
 8010fe4:	79fb      	ldrb	r3, [r7, #7]
 8010fe6:	6839      	ldr	r1, [r7, #0]
 8010fe8:	4618      	mov	r0, r3
 8010fea:	f001 f927 	bl	801223c <netconn_alloc>
 8010fee:	62f8      	str	r0, [r7, #44]	@ 0x2c
  if (conn != NULL) {
 8010ff0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010ff2:	2b00      	cmp	r3, #0
 8010ff4:	d054      	beq.n	80110a0 <netconn_new_with_proto_and_callback+0xcc>
    err_t err;

    API_MSG_VAR_REF(msg).msg.n.proto = proto;
 8010ff6:	79bb      	ldrb	r3, [r7, #6]
 8010ff8:	743b      	strb	r3, [r7, #16]
    API_MSG_VAR_REF(msg).conn = conn;
 8010ffa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010ffc:	60bb      	str	r3, [r7, #8]
    err = netconn_apimsg(lwip_netconn_do_newconn, &API_MSG_VAR_REF(msg));
 8010ffe:	f107 0308 	add.w	r3, r7, #8
 8011002:	4619      	mov	r1, r3
 8011004:	4829      	ldr	r0, [pc, #164]	@ (80110ac <netconn_new_with_proto_and_callback+0xd8>)
 8011006:	f7ff ffc7 	bl	8010f98 <netconn_apimsg>
 801100a:	4603      	mov	r3, r0
 801100c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
    if (err != ERR_OK) {
 8011010:	f997 302b 	ldrsb.w	r3, [r7, #43]	@ 0x2b
 8011014:	2b00      	cmp	r3, #0
 8011016:	d043      	beq.n	80110a0 <netconn_new_with_proto_and_callback+0xcc>
      LWIP_ASSERT("freeing conn without freeing pcb", conn->pcb.tcp == NULL);
 8011018:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801101a:	685b      	ldr	r3, [r3, #4]
 801101c:	2b00      	cmp	r3, #0
 801101e:	d005      	beq.n	801102c <netconn_new_with_proto_and_callback+0x58>
 8011020:	4b23      	ldr	r3, [pc, #140]	@ (80110b0 <netconn_new_with_proto_and_callback+0xdc>)
 8011022:	22a3      	movs	r2, #163	@ 0xa3
 8011024:	4923      	ldr	r1, [pc, #140]	@ (80110b4 <netconn_new_with_proto_and_callback+0xe0>)
 8011026:	4824      	ldr	r0, [pc, #144]	@ (80110b8 <netconn_new_with_proto_and_callback+0xe4>)
 8011028:	f00d fc7a 	bl	801e920 <iprintf>
      LWIP_ASSERT("conn has no recvmbox", sys_mbox_valid(&conn->recvmbox));
 801102c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801102e:	3310      	adds	r3, #16
 8011030:	4618      	mov	r0, r3
 8011032:	f00d fa4d 	bl	801e4d0 <sys_mbox_valid>
 8011036:	4603      	mov	r3, r0
 8011038:	2b00      	cmp	r3, #0
 801103a:	d105      	bne.n	8011048 <netconn_new_with_proto_and_callback+0x74>
 801103c:	4b1c      	ldr	r3, [pc, #112]	@ (80110b0 <netconn_new_with_proto_and_callback+0xdc>)
 801103e:	22a4      	movs	r2, #164	@ 0xa4
 8011040:	491e      	ldr	r1, [pc, #120]	@ (80110bc <netconn_new_with_proto_and_callback+0xe8>)
 8011042:	481d      	ldr	r0, [pc, #116]	@ (80110b8 <netconn_new_with_proto_and_callback+0xe4>)
 8011044:	f00d fc6c 	bl	801e920 <iprintf>
#if LWIP_TCP
      LWIP_ASSERT("conn->acceptmbox shouldn't exist", !sys_mbox_valid(&conn->acceptmbox));
 8011048:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801104a:	3314      	adds	r3, #20
 801104c:	4618      	mov	r0, r3
 801104e:	f00d fa3f 	bl	801e4d0 <sys_mbox_valid>
 8011052:	4603      	mov	r3, r0
 8011054:	2b00      	cmp	r3, #0
 8011056:	d005      	beq.n	8011064 <netconn_new_with_proto_and_callback+0x90>
 8011058:	4b15      	ldr	r3, [pc, #84]	@ (80110b0 <netconn_new_with_proto_and_callback+0xdc>)
 801105a:	22a6      	movs	r2, #166	@ 0xa6
 801105c:	4918      	ldr	r1, [pc, #96]	@ (80110c0 <netconn_new_with_proto_and_callback+0xec>)
 801105e:	4816      	ldr	r0, [pc, #88]	@ (80110b8 <netconn_new_with_proto_and_callback+0xe4>)
 8011060:	f00d fc5e 	bl	801e920 <iprintf>
#endif /* LWIP_TCP */
#if !LWIP_NETCONN_SEM_PER_THREAD
      LWIP_ASSERT("conn has no op_completed", sys_sem_valid(&conn->op_completed));
 8011064:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8011066:	330c      	adds	r3, #12
 8011068:	4618      	mov	r0, r3
 801106a:	f00d fabf 	bl	801e5ec <sys_sem_valid>
 801106e:	4603      	mov	r3, r0
 8011070:	2b00      	cmp	r3, #0
 8011072:	d105      	bne.n	8011080 <netconn_new_with_proto_and_callback+0xac>
 8011074:	4b0e      	ldr	r3, [pc, #56]	@ (80110b0 <netconn_new_with_proto_and_callback+0xdc>)
 8011076:	22a9      	movs	r2, #169	@ 0xa9
 8011078:	4912      	ldr	r1, [pc, #72]	@ (80110c4 <netconn_new_with_proto_and_callback+0xf0>)
 801107a:	480f      	ldr	r0, [pc, #60]	@ (80110b8 <netconn_new_with_proto_and_callback+0xe4>)
 801107c:	f00d fc50 	bl	801e920 <iprintf>
      sys_sem_free(&conn->op_completed);
 8011080:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8011082:	330c      	adds	r3, #12
 8011084:	4618      	mov	r0, r3
 8011086:	f00d faa4 	bl	801e5d2 <sys_sem_free>
#endif /* !LWIP_NETCONN_SEM_PER_THREAD */
      sys_mbox_free(&conn->recvmbox);
 801108a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801108c:	3310      	adds	r3, #16
 801108e:	4618      	mov	r0, r3
 8011090:	f00d f9aa 	bl	801e3e8 <sys_mbox_free>
      memp_free(MEMP_NETCONN, conn);
 8011094:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8011096:	2007      	movs	r0, #7
 8011098:	f003 f860 	bl	801415c <memp_free>
      API_MSG_VAR_FREE(msg);
      return NULL;
 801109c:	2300      	movs	r3, #0
 801109e:	e000      	b.n	80110a2 <netconn_new_with_proto_and_callback+0xce>
    }
  }
  API_MSG_VAR_FREE(msg);
  return conn;
 80110a0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
}
 80110a2:	4618      	mov	r0, r3
 80110a4:	3730      	adds	r7, #48	@ 0x30
 80110a6:	46bd      	mov	sp, r7
 80110a8:	bd80      	pop	{r7, pc}
 80110aa:	bf00      	nop
 80110ac:	08012211 	.word	0x08012211
 80110b0:	0801f8c4 	.word	0x0801f8c4
 80110b4:	0801f8f8 	.word	0x0801f8f8
 80110b8:	0801f91c 	.word	0x0801f91c
 80110bc:	0801f944 	.word	0x0801f944
 80110c0:	0801f95c 	.word	0x0801f95c
 80110c4:	0801f980 	.word	0x0801f980

080110c8 <netconn_prepare_delete>:
 * @param conn the netconn to delete
 * @return ERR_OK if the connection was deleted
 */
err_t
netconn_prepare_delete(struct netconn *conn)
{
 80110c8:	b580      	push	{r7, lr}
 80110ca:	b08c      	sub	sp, #48	@ 0x30
 80110cc:	af00      	add	r7, sp, #0
 80110ce:	6078      	str	r0, [r7, #4]
  err_t err;
  API_MSG_VAR_DECLARE(msg);

  /* No ASSERT here because possible to get a (conn == NULL) if we got an accept error */
  if (conn == NULL) {
 80110d0:	687b      	ldr	r3, [r7, #4]
 80110d2:	2b00      	cmp	r3, #0
 80110d4:	d101      	bne.n	80110da <netconn_prepare_delete+0x12>
    return ERR_OK;
 80110d6:	2300      	movs	r3, #0
 80110d8:	e014      	b.n	8011104 <netconn_prepare_delete+0x3c>
  }

  API_MSG_VAR_ALLOC(msg);
  API_MSG_VAR_REF(msg).conn = conn;
 80110da:	687b      	ldr	r3, [r7, #4]
 80110dc:	60fb      	str	r3, [r7, #12]
  /* get the time we started, which is later compared to
     sys_now() + conn->send_timeout */
  API_MSG_VAR_REF(msg).msg.sd.time_started = sys_now();
#else /* LWIP_SO_SNDTIMEO || LWIP_SO_LINGER */
#if LWIP_TCP
  API_MSG_VAR_REF(msg).msg.sd.polls_left =
 80110de:	2329      	movs	r3, #41	@ 0x29
 80110e0:	757b      	strb	r3, [r7, #21]
    ((LWIP_TCP_CLOSE_TIMEOUT_MS_DEFAULT + TCP_SLOW_INTERVAL - 1) / TCP_SLOW_INTERVAL) + 1;
#endif /* LWIP_TCP */
#endif /* LWIP_SO_SNDTIMEO || LWIP_SO_LINGER */
  err = netconn_apimsg(lwip_netconn_do_delconn, &API_MSG_VAR_REF(msg));
 80110e2:	f107 030c 	add.w	r3, r7, #12
 80110e6:	4619      	mov	r1, r3
 80110e8:	4808      	ldr	r0, [pc, #32]	@ (801110c <netconn_prepare_delete+0x44>)
 80110ea:	f7ff ff55 	bl	8010f98 <netconn_apimsg>
 80110ee:	4603      	mov	r3, r0
 80110f0:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  API_MSG_VAR_FREE(msg);

  if (err != ERR_OK) {
 80110f4:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
 80110f8:	2b00      	cmp	r3, #0
 80110fa:	d002      	beq.n	8011102 <netconn_prepare_delete+0x3a>
    return err;
 80110fc:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
 8011100:	e000      	b.n	8011104 <netconn_prepare_delete+0x3c>
  }
  return ERR_OK;
 8011102:	2300      	movs	r3, #0
}
 8011104:	4618      	mov	r0, r3
 8011106:	3730      	adds	r7, #48	@ 0x30
 8011108:	46bd      	mov	sp, r7
 801110a:	bd80      	pop	{r7, pc}
 801110c:	0801277d 	.word	0x0801277d

08011110 <netconn_delete>:
 * @param conn the netconn to delete
 * @return ERR_OK if the connection was deleted
 */
err_t
netconn_delete(struct netconn *conn)
{
 8011110:	b580      	push	{r7, lr}
 8011112:	b084      	sub	sp, #16
 8011114:	af00      	add	r7, sp, #0
 8011116:	6078      	str	r0, [r7, #4]
  err_t err;

  /* No ASSERT here because possible to get a (conn == NULL) if we got an accept error */
  if (conn == NULL) {
 8011118:	687b      	ldr	r3, [r7, #4]
 801111a:	2b00      	cmp	r3, #0
 801111c:	d101      	bne.n	8011122 <netconn_delete+0x12>
    return ERR_OK;
 801111e:	2300      	movs	r3, #0
 8011120:	e00d      	b.n	801113e <netconn_delete+0x2e>
    /* Already called netconn_prepare_delete() before */
    err = ERR_OK;
  } else
#endif /* LWIP_NETCONN_FULLDUPLEX */
  {
    err = netconn_prepare_delete(conn);
 8011122:	6878      	ldr	r0, [r7, #4]
 8011124:	f7ff ffd0 	bl	80110c8 <netconn_prepare_delete>
 8011128:	4603      	mov	r3, r0
 801112a:	73fb      	strb	r3, [r7, #15]
  }
  if (err == ERR_OK) {
 801112c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8011130:	2b00      	cmp	r3, #0
 8011132:	d102      	bne.n	801113a <netconn_delete+0x2a>
    netconn_free(conn);
 8011134:	6878      	ldr	r0, [r7, #4]
 8011136:	f001 f8ef 	bl	8012318 <netconn_free>
  }
  return err;
 801113a:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 801113e:	4618      	mov	r0, r3
 8011140:	3710      	adds	r7, #16
 8011142:	46bd      	mov	sp, r7
 8011144:	bd80      	pop	{r7, pc}
	...

08011148 <netconn_bind>:
 * @param port the local port to bind the netconn to (not used for RAW)
 * @return ERR_OK if bound, any other err_t on failure
 */
err_t
netconn_bind(struct netconn *conn, const ip_addr_t *addr, u16_t port)
{
 8011148:	b580      	push	{r7, lr}
 801114a:	b08e      	sub	sp, #56	@ 0x38
 801114c:	af00      	add	r7, sp, #0
 801114e:	60f8      	str	r0, [r7, #12]
 8011150:	60b9      	str	r1, [r7, #8]
 8011152:	4613      	mov	r3, r2
 8011154:	80fb      	strh	r3, [r7, #6]
  API_MSG_VAR_DECLARE(msg);
  err_t err;

  LWIP_ERROR("netconn_bind: invalid conn", (conn != NULL), return ERR_ARG;);
 8011156:	68fb      	ldr	r3, [r7, #12]
 8011158:	2b00      	cmp	r3, #0
 801115a:	d109      	bne.n	8011170 <netconn_bind+0x28>
 801115c:	4b11      	ldr	r3, [pc, #68]	@ (80111a4 <netconn_bind+0x5c>)
 801115e:	f44f 729c 	mov.w	r2, #312	@ 0x138
 8011162:	4911      	ldr	r1, [pc, #68]	@ (80111a8 <netconn_bind+0x60>)
 8011164:	4811      	ldr	r0, [pc, #68]	@ (80111ac <netconn_bind+0x64>)
 8011166:	f00d fbdb 	bl	801e920 <iprintf>
 801116a:	f06f 030f 	mvn.w	r3, #15
 801116e:	e015      	b.n	801119c <netconn_bind+0x54>

#if LWIP_IPV4
  /* Don't propagate NULL pointer (IP_ADDR_ANY alias) to subsequent functions */
  if (addr == NULL) {
 8011170:	68bb      	ldr	r3, [r7, #8]
 8011172:	2b00      	cmp	r3, #0
 8011174:	d101      	bne.n	801117a <netconn_bind+0x32>
    addr = IP4_ADDR_ANY;
 8011176:	4b0e      	ldr	r3, [pc, #56]	@ (80111b0 <netconn_bind+0x68>)
 8011178:	60bb      	str	r3, [r7, #8]
    addr = IP_ANY_TYPE;
  }
#endif /* LWIP_IPV4 && LWIP_IPV6 */

  API_MSG_VAR_ALLOC(msg);
  API_MSG_VAR_REF(msg).conn = conn;
 801117a:	68fb      	ldr	r3, [r7, #12]
 801117c:	617b      	str	r3, [r7, #20]
  API_MSG_VAR_REF(msg).msg.bc.ipaddr = API_MSG_VAR_REF(addr);
 801117e:	68bb      	ldr	r3, [r7, #8]
 8011180:	61fb      	str	r3, [r7, #28]
  API_MSG_VAR_REF(msg).msg.bc.port = port;
 8011182:	88fb      	ldrh	r3, [r7, #6]
 8011184:	843b      	strh	r3, [r7, #32]
  err = netconn_apimsg(lwip_netconn_do_bind, &API_MSG_VAR_REF(msg));
 8011186:	f107 0314 	add.w	r3, r7, #20
 801118a:	4619      	mov	r1, r3
 801118c:	4809      	ldr	r0, [pc, #36]	@ (80111b4 <netconn_bind+0x6c>)
 801118e:	f7ff ff03 	bl	8010f98 <netconn_apimsg>
 8011192:	4603      	mov	r3, r0
 8011194:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
  API_MSG_VAR_FREE(msg);

  return err;
 8011198:	f997 3037 	ldrsb.w	r3, [r7, #55]	@ 0x37
}
 801119c:	4618      	mov	r0, r3
 801119e:	3738      	adds	r7, #56	@ 0x38
 80111a0:	46bd      	mov	sp, r7
 80111a2:	bd80      	pop	{r7, pc}
 80111a4:	0801f8c4 	.word	0x0801f8c4
 80111a8:	0801f9fc 	.word	0x0801f9fc
 80111ac:	0801f91c 	.word	0x0801f91c
 80111b0:	08022f8c 	.word	0x08022f8c
 80111b4:	08012945 	.word	0x08012945

080111b8 <netconn_listen_with_backlog>:
 * @return ERR_OK if the netconn was set to listen (UDP and RAW netconns
 *         don't return any error (yet?))
 */
err_t
netconn_listen_with_backlog(struct netconn *conn, u8_t backlog)
{
 80111b8:	b580      	push	{r7, lr}
 80111ba:	b08c      	sub	sp, #48	@ 0x30
 80111bc:	af00      	add	r7, sp, #0
 80111be:	6078      	str	r0, [r7, #4]
 80111c0:	460b      	mov	r3, r1
 80111c2:	70fb      	strb	r3, [r7, #3]
  err_t err;

  /* This does no harm. If TCP_LISTEN_BACKLOG is off, backlog is unused. */
  LWIP_UNUSED_ARG(backlog);

  LWIP_ERROR("netconn_listen: invalid conn", (conn != NULL), return ERR_ARG;);
 80111c4:	687b      	ldr	r3, [r7, #4]
 80111c6:	2b00      	cmp	r3, #0
 80111c8:	d109      	bne.n	80111de <netconn_listen_with_backlog+0x26>
 80111ca:	4b0d      	ldr	r3, [pc, #52]	@ (8011200 <netconn_listen_with_backlog+0x48>)
 80111cc:	f240 12bb 	movw	r2, #443	@ 0x1bb
 80111d0:	490c      	ldr	r1, [pc, #48]	@ (8011204 <netconn_listen_with_backlog+0x4c>)
 80111d2:	480d      	ldr	r0, [pc, #52]	@ (8011208 <netconn_listen_with_backlog+0x50>)
 80111d4:	f00d fba4 	bl	801e920 <iprintf>
 80111d8:	f06f 030f 	mvn.w	r3, #15
 80111dc:	e00c      	b.n	80111f8 <netconn_listen_with_backlog+0x40>

  API_MSG_VAR_ALLOC(msg);
  API_MSG_VAR_REF(msg).conn = conn;
 80111de:	687b      	ldr	r3, [r7, #4]
 80111e0:	60fb      	str	r3, [r7, #12]
#if TCP_LISTEN_BACKLOG
  API_MSG_VAR_REF(msg).msg.lb.backlog = backlog;
#endif /* TCP_LISTEN_BACKLOG */
  err = netconn_apimsg(lwip_netconn_do_listen, &API_MSG_VAR_REF(msg));
 80111e2:	f107 030c 	add.w	r3, r7, #12
 80111e6:	4619      	mov	r1, r3
 80111e8:	4808      	ldr	r0, [pc, #32]	@ (801120c <netconn_listen_with_backlog+0x54>)
 80111ea:	f7ff fed5 	bl	8010f98 <netconn_apimsg>
 80111ee:	4603      	mov	r3, r0
 80111f0:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  API_MSG_VAR_FREE(msg);

  return err;
 80111f4:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
#else /* LWIP_TCP */
  LWIP_UNUSED_ARG(conn);
  LWIP_UNUSED_ARG(backlog);
  return ERR_ARG;
#endif /* LWIP_TCP */
}
 80111f8:	4618      	mov	r0, r3
 80111fa:	3730      	adds	r7, #48	@ 0x30
 80111fc:	46bd      	mov	sp, r7
 80111fe:	bd80      	pop	{r7, pc}
 8011200:	0801f8c4 	.word	0x0801f8c4
 8011204:	0801fa7c 	.word	0x0801fa7c
 8011208:	0801f91c 	.word	0x0801f91c
 801120c:	080129b9 	.word	0x080129b9

08011210 <netconn_accept>:
 * @return ERR_OK if a new connection has been received or an error
 *                code otherwise
 */
err_t
netconn_accept(struct netconn *conn, struct netconn **new_conn)
{
 8011210:	b580      	push	{r7, lr}
 8011212:	b086      	sub	sp, #24
 8011214:	af00      	add	r7, sp, #0
 8011216:	6078      	str	r0, [r7, #4]
 8011218:	6039      	str	r1, [r7, #0]
  struct netconn *newconn;
#if TCP_LISTEN_BACKLOG
  API_MSG_VAR_DECLARE(msg);
#endif /* TCP_LISTEN_BACKLOG */

  LWIP_ERROR("netconn_accept: invalid pointer",    (new_conn != NULL),                  return ERR_ARG;);
 801121a:	683b      	ldr	r3, [r7, #0]
 801121c:	2b00      	cmp	r3, #0
 801121e:	d109      	bne.n	8011234 <netconn_accept+0x24>
 8011220:	4b3d      	ldr	r3, [pc, #244]	@ (8011318 <netconn_accept+0x108>)
 8011222:	f240 12e1 	movw	r2, #481	@ 0x1e1
 8011226:	493d      	ldr	r1, [pc, #244]	@ (801131c <netconn_accept+0x10c>)
 8011228:	483d      	ldr	r0, [pc, #244]	@ (8011320 <netconn_accept+0x110>)
 801122a:	f00d fb79 	bl	801e920 <iprintf>
 801122e:	f06f 030f 	mvn.w	r3, #15
 8011232:	e06c      	b.n	801130e <netconn_accept+0xfe>
  *new_conn = NULL;
 8011234:	683b      	ldr	r3, [r7, #0]
 8011236:	2200      	movs	r2, #0
 8011238:	601a      	str	r2, [r3, #0]
  LWIP_ERROR("netconn_accept: invalid conn",       (conn != NULL),                      return ERR_ARG;);
 801123a:	687b      	ldr	r3, [r7, #4]
 801123c:	2b00      	cmp	r3, #0
 801123e:	d109      	bne.n	8011254 <netconn_accept+0x44>
 8011240:	4b35      	ldr	r3, [pc, #212]	@ (8011318 <netconn_accept+0x108>)
 8011242:	f240 12e3 	movw	r2, #483	@ 0x1e3
 8011246:	4937      	ldr	r1, [pc, #220]	@ (8011324 <netconn_accept+0x114>)
 8011248:	4835      	ldr	r0, [pc, #212]	@ (8011320 <netconn_accept+0x110>)
 801124a:	f00d fb69 	bl	801e920 <iprintf>
 801124e:	f06f 030f 	mvn.w	r3, #15
 8011252:	e05c      	b.n	801130e <netconn_accept+0xfe>

  /* NOTE: Although the opengroup spec says a pending error shall be returned to
           send/recv/getsockopt(SO_ERROR) only, we return it for listening
           connections also, to handle embedded-system errors */
  err = netconn_err(conn);
 8011254:	6878      	ldr	r0, [r7, #4]
 8011256:	f000 fb6c 	bl	8011932 <netconn_err>
 801125a:	4603      	mov	r3, r0
 801125c:	74fb      	strb	r3, [r7, #19]
  if (err != ERR_OK) {
 801125e:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8011262:	2b00      	cmp	r3, #0
 8011264:	d002      	beq.n	801126c <netconn_accept+0x5c>
    /* return pending error */
    return err;
 8011266:	f997 3013 	ldrsb.w	r3, [r7, #19]
 801126a:	e050      	b.n	801130e <netconn_accept+0xfe>
  }
  if (!NETCONN_ACCEPTMBOX_WAITABLE(conn)) {
 801126c:	687b      	ldr	r3, [r7, #4]
 801126e:	3314      	adds	r3, #20
 8011270:	4618      	mov	r0, r3
 8011272:	f00d f92d 	bl	801e4d0 <sys_mbox_valid>
 8011276:	4603      	mov	r3, r0
 8011278:	2b00      	cmp	r3, #0
 801127a:	d005      	beq.n	8011288 <netconn_accept+0x78>
 801127c:	687b      	ldr	r3, [r7, #4]
 801127e:	7f1b      	ldrb	r3, [r3, #28]
 8011280:	f003 0301 	and.w	r3, r3, #1
 8011284:	2b00      	cmp	r3, #0
 8011286:	d002      	beq.n	801128e <netconn_accept+0x7e>
    /* don't accept if closed: this might block the application task
       waiting on acceptmbox forever! */
    return ERR_CLSD;
 8011288:	f06f 030e 	mvn.w	r3, #14
 801128c:	e03f      	b.n	801130e <netconn_accept+0xfe>
  }

  API_MSG_VAR_ALLOC_ACCEPT(msg);

  NETCONN_MBOX_WAITING_INC(conn);
  if (netconn_is_nonblocking(conn)) {
 801128e:	687b      	ldr	r3, [r7, #4]
 8011290:	7f1b      	ldrb	r3, [r3, #28]
 8011292:	f003 0302 	and.w	r3, r3, #2
 8011296:	2b00      	cmp	r3, #0
 8011298:	d00e      	beq.n	80112b8 <netconn_accept+0xa8>
    if (sys_arch_mbox_tryfetch(&conn->acceptmbox, &accept_ptr) == SYS_ARCH_TIMEOUT) {
 801129a:	687b      	ldr	r3, [r7, #4]
 801129c:	3314      	adds	r3, #20
 801129e:	f107 020c 	add.w	r2, r7, #12
 80112a2:	4611      	mov	r1, r2
 80112a4:	4618      	mov	r0, r3
 80112a6:	f00d f8fc 	bl	801e4a2 <sys_arch_mbox_tryfetch>
 80112aa:	4603      	mov	r3, r0
 80112ac:	f1b3 3fff 	cmp.w	r3, #4294967295
 80112b0:	d10a      	bne.n	80112c8 <netconn_accept+0xb8>
      API_MSG_VAR_FREE_ACCEPT(msg);
      NETCONN_MBOX_WAITING_DEC(conn);
      return ERR_WOULDBLOCK;
 80112b2:	f06f 0306 	mvn.w	r3, #6
 80112b6:	e02a      	b.n	801130e <netconn_accept+0xfe>
      API_MSG_VAR_FREE_ACCEPT(msg);
      NETCONN_MBOX_WAITING_DEC(conn);
      return ERR_TIMEOUT;
    }
#else
    sys_arch_mbox_fetch(&conn->acceptmbox, &accept_ptr, 0);
 80112b8:	687b      	ldr	r3, [r7, #4]
 80112ba:	3314      	adds	r3, #20
 80112bc:	f107 010c 	add.w	r1, r7, #12
 80112c0:	2200      	movs	r2, #0
 80112c2:	4618      	mov	r0, r3
 80112c4:	f00d f8bc 	bl	801e440 <sys_arch_mbox_fetch>
    }
  }
#endif

  /* Register event with callback */
  API_EVENT(conn, NETCONN_EVT_RCVMINUS, 0);
 80112c8:	687b      	ldr	r3, [r7, #4]
 80112ca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80112cc:	2b00      	cmp	r3, #0
 80112ce:	d005      	beq.n	80112dc <netconn_accept+0xcc>
 80112d0:	687b      	ldr	r3, [r7, #4]
 80112d2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80112d4:	2200      	movs	r2, #0
 80112d6:	2101      	movs	r1, #1
 80112d8:	6878      	ldr	r0, [r7, #4]
 80112da:	4798      	blx	r3

  if (lwip_netconn_is_err_msg(accept_ptr, &err)) {
 80112dc:	68fb      	ldr	r3, [r7, #12]
 80112de:	f107 0213 	add.w	r2, r7, #19
 80112e2:	4611      	mov	r1, r2
 80112e4:	4618      	mov	r0, r3
 80112e6:	f000 fb75 	bl	80119d4 <lwip_netconn_is_err_msg>
 80112ea:	4603      	mov	r3, r0
 80112ec:	2b00      	cmp	r3, #0
 80112ee:	d002      	beq.n	80112f6 <netconn_accept+0xe6>
    /* a connection has been aborted: e.g. out of pcbs or out of netconns during accept */
    API_MSG_VAR_FREE_ACCEPT(msg);
    return err;
 80112f0:	f997 3013 	ldrsb.w	r3, [r7, #19]
 80112f4:	e00b      	b.n	801130e <netconn_accept+0xfe>
  }
  if (accept_ptr == NULL) {
 80112f6:	68fb      	ldr	r3, [r7, #12]
 80112f8:	2b00      	cmp	r3, #0
 80112fa:	d102      	bne.n	8011302 <netconn_accept+0xf2>
    /* connection has been aborted */
    API_MSG_VAR_FREE_ACCEPT(msg);
    return ERR_CLSD;
 80112fc:	f06f 030e 	mvn.w	r3, #14
 8011300:	e005      	b.n	801130e <netconn_accept+0xfe>
  }
  newconn = (struct netconn *)accept_ptr;
 8011302:	68fb      	ldr	r3, [r7, #12]
 8011304:	617b      	str	r3, [r7, #20]
  /* don't care for the return value of lwip_netconn_do_recv */
  netconn_apimsg(lwip_netconn_do_accepted, &API_MSG_VAR_REF(msg));
  API_MSG_VAR_FREE(msg);
#endif /* TCP_LISTEN_BACKLOG */

  *new_conn = newconn;
 8011306:	683b      	ldr	r3, [r7, #0]
 8011308:	697a      	ldr	r2, [r7, #20]
 801130a:	601a      	str	r2, [r3, #0]
  /* don't set conn->last_err: it's only ERR_OK, anyway */
  return ERR_OK;
 801130c:	2300      	movs	r3, #0
#else /* LWIP_TCP */
  LWIP_UNUSED_ARG(conn);
  LWIP_UNUSED_ARG(new_conn);
  return ERR_ARG;
#endif /* LWIP_TCP */
}
 801130e:	4618      	mov	r0, r3
 8011310:	3718      	adds	r7, #24
 8011312:	46bd      	mov	sp, r7
 8011314:	bd80      	pop	{r7, pc}
 8011316:	bf00      	nop
 8011318:	0801f8c4 	.word	0x0801f8c4
 801131c:	0801fa9c 	.word	0x0801fa9c
 8011320:	0801f91c 	.word	0x0801f91c
 8011324:	0801fabc 	.word	0x0801fabc

08011328 <netconn_recv_data>:
 *         ERR_WOULDBLOCK if the netconn is nonblocking but would block to wait for data
 *         ERR_TIMEOUT if the netconn has a receive timeout and no data was received
 */
static err_t
netconn_recv_data(struct netconn *conn, void **new_buf, u8_t apiflags)
{
 8011328:	b580      	push	{r7, lr}
 801132a:	b088      	sub	sp, #32
 801132c:	af00      	add	r7, sp, #0
 801132e:	60f8      	str	r0, [r7, #12]
 8011330:	60b9      	str	r1, [r7, #8]
 8011332:	4613      	mov	r3, r2
 8011334:	71fb      	strb	r3, [r7, #7]
  void *buf = NULL;
 8011336:	2300      	movs	r3, #0
 8011338:	61bb      	str	r3, [r7, #24]
  u16_t len;

  LWIP_ERROR("netconn_recv: invalid pointer", (new_buf != NULL), return ERR_ARG;);
 801133a:	68bb      	ldr	r3, [r7, #8]
 801133c:	2b00      	cmp	r3, #0
 801133e:	d109      	bne.n	8011354 <netconn_recv_data+0x2c>
 8011340:	4b58      	ldr	r3, [pc, #352]	@ (80114a4 <netconn_recv_data+0x17c>)
 8011342:	f44f 7212 	mov.w	r2, #584	@ 0x248
 8011346:	4958      	ldr	r1, [pc, #352]	@ (80114a8 <netconn_recv_data+0x180>)
 8011348:	4858      	ldr	r0, [pc, #352]	@ (80114ac <netconn_recv_data+0x184>)
 801134a:	f00d fae9 	bl	801e920 <iprintf>
 801134e:	f06f 030f 	mvn.w	r3, #15
 8011352:	e0a2      	b.n	801149a <netconn_recv_data+0x172>
  *new_buf = NULL;
 8011354:	68bb      	ldr	r3, [r7, #8]
 8011356:	2200      	movs	r2, #0
 8011358:	601a      	str	r2, [r3, #0]
  LWIP_ERROR("netconn_recv: invalid conn",    (conn != NULL),    return ERR_ARG;);
 801135a:	68fb      	ldr	r3, [r7, #12]
 801135c:	2b00      	cmp	r3, #0
 801135e:	d109      	bne.n	8011374 <netconn_recv_data+0x4c>
 8011360:	4b50      	ldr	r3, [pc, #320]	@ (80114a4 <netconn_recv_data+0x17c>)
 8011362:	f240 224a 	movw	r2, #586	@ 0x24a
 8011366:	4952      	ldr	r1, [pc, #328]	@ (80114b0 <netconn_recv_data+0x188>)
 8011368:	4850      	ldr	r0, [pc, #320]	@ (80114ac <netconn_recv_data+0x184>)
 801136a:	f00d fad9 	bl	801e920 <iprintf>
 801136e:	f06f 030f 	mvn.w	r3, #15
 8011372:	e092      	b.n	801149a <netconn_recv_data+0x172>

  if (!NETCONN_RECVMBOX_WAITABLE(conn)) {
 8011374:	68fb      	ldr	r3, [r7, #12]
 8011376:	3310      	adds	r3, #16
 8011378:	4618      	mov	r0, r3
 801137a:	f00d f8a9 	bl	801e4d0 <sys_mbox_valid>
 801137e:	4603      	mov	r3, r0
 8011380:	2b00      	cmp	r3, #0
 8011382:	d10e      	bne.n	80113a2 <netconn_recv_data+0x7a>
    err_t err = netconn_err(conn);
 8011384:	68f8      	ldr	r0, [r7, #12]
 8011386:	f000 fad4 	bl	8011932 <netconn_err>
 801138a:	4603      	mov	r3, r0
 801138c:	773b      	strb	r3, [r7, #28]
    if (err != ERR_OK) {
 801138e:	f997 301c 	ldrsb.w	r3, [r7, #28]
 8011392:	2b00      	cmp	r3, #0
 8011394:	d002      	beq.n	801139c <netconn_recv_data+0x74>
      /* return pending error */
      return err;
 8011396:	f997 301c 	ldrsb.w	r3, [r7, #28]
 801139a:	e07e      	b.n	801149a <netconn_recv_data+0x172>
    }
    return ERR_CONN;
 801139c:	f06f 030a 	mvn.w	r3, #10
 80113a0:	e07b      	b.n	801149a <netconn_recv_data+0x172>
  }

  NETCONN_MBOX_WAITING_INC(conn);
  if (netconn_is_nonblocking(conn) || (apiflags & NETCONN_DONTBLOCK) ||
 80113a2:	68fb      	ldr	r3, [r7, #12]
 80113a4:	7f1b      	ldrb	r3, [r3, #28]
 80113a6:	f003 0302 	and.w	r3, r3, #2
 80113aa:	2b00      	cmp	r3, #0
 80113ac:	d10f      	bne.n	80113ce <netconn_recv_data+0xa6>
 80113ae:	79fb      	ldrb	r3, [r7, #7]
 80113b0:	f003 0304 	and.w	r3, r3, #4
 80113b4:	2b00      	cmp	r3, #0
 80113b6:	d10a      	bne.n	80113ce <netconn_recv_data+0xa6>
      (conn->flags & NETCONN_FLAG_MBOXCLOSED) || (conn->pending_err != ERR_OK)) {
 80113b8:	68fb      	ldr	r3, [r7, #12]
 80113ba:	7f1b      	ldrb	r3, [r3, #28]
 80113bc:	f003 0301 	and.w	r3, r3, #1
  if (netconn_is_nonblocking(conn) || (apiflags & NETCONN_DONTBLOCK) ||
 80113c0:	2b00      	cmp	r3, #0
 80113c2:	d104      	bne.n	80113ce <netconn_recv_data+0xa6>
      (conn->flags & NETCONN_FLAG_MBOXCLOSED) || (conn->pending_err != ERR_OK)) {
 80113c4:	68fb      	ldr	r3, [r7, #12]
 80113c6:	f993 3008 	ldrsb.w	r3, [r3, #8]
 80113ca:	2b00      	cmp	r3, #0
 80113cc:	d023      	beq.n	8011416 <netconn_recv_data+0xee>
    if (sys_arch_mbox_tryfetch(&conn->recvmbox, &buf) == SYS_ARCH_TIMEOUT) {
 80113ce:	68fb      	ldr	r3, [r7, #12]
 80113d0:	3310      	adds	r3, #16
 80113d2:	f107 0218 	add.w	r2, r7, #24
 80113d6:	4611      	mov	r1, r2
 80113d8:	4618      	mov	r0, r3
 80113da:	f00d f862 	bl	801e4a2 <sys_arch_mbox_tryfetch>
 80113de:	4603      	mov	r3, r0
 80113e0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80113e4:	d11f      	bne.n	8011426 <netconn_recv_data+0xfe>
      err_t err;
      NETCONN_MBOX_WAITING_DEC(conn);
      err = netconn_err(conn);
 80113e6:	68f8      	ldr	r0, [r7, #12]
 80113e8:	f000 faa3 	bl	8011932 <netconn_err>
 80113ec:	4603      	mov	r3, r0
 80113ee:	777b      	strb	r3, [r7, #29]
      if (err != ERR_OK) {
 80113f0:	f997 301d 	ldrsb.w	r3, [r7, #29]
 80113f4:	2b00      	cmp	r3, #0
 80113f6:	d002      	beq.n	80113fe <netconn_recv_data+0xd6>
        /* return pending error */
        return err;
 80113f8:	f997 301d 	ldrsb.w	r3, [r7, #29]
 80113fc:	e04d      	b.n	801149a <netconn_recv_data+0x172>
      }
      if (conn->flags & NETCONN_FLAG_MBOXCLOSED) {
 80113fe:	68fb      	ldr	r3, [r7, #12]
 8011400:	7f1b      	ldrb	r3, [r3, #28]
 8011402:	f003 0301 	and.w	r3, r3, #1
 8011406:	2b00      	cmp	r3, #0
 8011408:	d002      	beq.n	8011410 <netconn_recv_data+0xe8>
        return ERR_CONN;
 801140a:	f06f 030a 	mvn.w	r3, #10
 801140e:	e044      	b.n	801149a <netconn_recv_data+0x172>
      }
      return ERR_WOULDBLOCK;
 8011410:	f06f 0306 	mvn.w	r3, #6
 8011414:	e041      	b.n	801149a <netconn_recv_data+0x172>
    if (sys_arch_mbox_fetch(&conn->recvmbox, &buf, conn->recv_timeout) == SYS_ARCH_TIMEOUT) {
      NETCONN_MBOX_WAITING_DEC(conn);
      return ERR_TIMEOUT;
    }
#else
    sys_arch_mbox_fetch(&conn->recvmbox, &buf, 0);
 8011416:	68fb      	ldr	r3, [r7, #12]
 8011418:	3310      	adds	r3, #16
 801141a:	f107 0118 	add.w	r1, r7, #24
 801141e:	2200      	movs	r2, #0
 8011420:	4618      	mov	r0, r3
 8011422:	f00d f80d 	bl	801e440 <sys_arch_mbox_fetch>
  }
#endif

#if LWIP_TCP
#if (LWIP_UDP || LWIP_RAW)
  if (NETCONNTYPE_GROUP(conn->type) == NETCONN_TCP)
 8011426:	68fb      	ldr	r3, [r7, #12]
 8011428:	781b      	ldrb	r3, [r3, #0]
 801142a:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 801142e:	2b10      	cmp	r3, #16
 8011430:	d117      	bne.n	8011462 <netconn_recv_data+0x13a>
#endif /* (LWIP_UDP || LWIP_RAW) */
  {
    err_t err;
    /* Check if this is an error message or a pbuf */
    if (lwip_netconn_is_err_msg(buf, &err)) {
 8011432:	69bb      	ldr	r3, [r7, #24]
 8011434:	f107 0217 	add.w	r2, r7, #23
 8011438:	4611      	mov	r1, r2
 801143a:	4618      	mov	r0, r3
 801143c:	f000 faca 	bl	80119d4 <lwip_netconn_is_err_msg>
 8011440:	4603      	mov	r3, r0
 8011442:	2b00      	cmp	r3, #0
 8011444:	d009      	beq.n	801145a <netconn_recv_data+0x132>
      /* new_buf has been zeroed above already */
      if (err == ERR_CLSD) {
 8011446:	f997 3017 	ldrsb.w	r3, [r7, #23]
 801144a:	f113 0f0f 	cmn.w	r3, #15
 801144e:	d101      	bne.n	8011454 <netconn_recv_data+0x12c>
        /* connection closed translates to ERR_OK with *new_buf == NULL */
        return ERR_OK;
 8011450:	2300      	movs	r3, #0
 8011452:	e022      	b.n	801149a <netconn_recv_data+0x172>
      }
      return err;
 8011454:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8011458:	e01f      	b.n	801149a <netconn_recv_data+0x172>
    }
    len = ((struct pbuf *)buf)->tot_len;
 801145a:	69bb      	ldr	r3, [r7, #24]
 801145c:	891b      	ldrh	r3, [r3, #8]
 801145e:	83fb      	strh	r3, [r7, #30]
 8011460:	e00d      	b.n	801147e <netconn_recv_data+0x156>
#if LWIP_TCP && (LWIP_UDP || LWIP_RAW)
  else
#endif /* LWIP_TCP && (LWIP_UDP || LWIP_RAW) */
#if (LWIP_UDP || LWIP_RAW)
  {
    LWIP_ASSERT("buf != NULL", buf != NULL);
 8011462:	69bb      	ldr	r3, [r7, #24]
 8011464:	2b00      	cmp	r3, #0
 8011466:	d106      	bne.n	8011476 <netconn_recv_data+0x14e>
 8011468:	4b0e      	ldr	r3, [pc, #56]	@ (80114a4 <netconn_recv_data+0x17c>)
 801146a:	f240 2291 	movw	r2, #657	@ 0x291
 801146e:	4911      	ldr	r1, [pc, #68]	@ (80114b4 <netconn_recv_data+0x18c>)
 8011470:	480e      	ldr	r0, [pc, #56]	@ (80114ac <netconn_recv_data+0x184>)
 8011472:	f00d fa55 	bl	801e920 <iprintf>
    len = netbuf_len((struct netbuf *)buf);
 8011476:	69bb      	ldr	r3, [r7, #24]
 8011478:	681b      	ldr	r3, [r3, #0]
 801147a:	891b      	ldrh	r3, [r3, #8]
 801147c:	83fb      	strh	r3, [r7, #30]

#if LWIP_SO_RCVBUF
  SYS_ARCH_DEC(conn->recv_avail, len);
#endif /* LWIP_SO_RCVBUF */
  /* Register event with callback */
  API_EVENT(conn, NETCONN_EVT_RCVMINUS, len);
 801147e:	68fb      	ldr	r3, [r7, #12]
 8011480:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8011482:	2b00      	cmp	r3, #0
 8011484:	d005      	beq.n	8011492 <netconn_recv_data+0x16a>
 8011486:	68fb      	ldr	r3, [r7, #12]
 8011488:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801148a:	8bfa      	ldrh	r2, [r7, #30]
 801148c:	2101      	movs	r1, #1
 801148e:	68f8      	ldr	r0, [r7, #12]
 8011490:	4798      	blx	r3

  LWIP_DEBUGF(API_LIB_DEBUG, ("netconn_recv_data: received %p, len=%"U16_F"\n", buf, len));

  *new_buf = buf;
 8011492:	69ba      	ldr	r2, [r7, #24]
 8011494:	68bb      	ldr	r3, [r7, #8]
 8011496:	601a      	str	r2, [r3, #0]
  /* don't set conn->last_err: it's only ERR_OK, anyway */
  return ERR_OK;
 8011498:	2300      	movs	r3, #0
}
 801149a:	4618      	mov	r0, r3
 801149c:	3720      	adds	r7, #32
 801149e:	46bd      	mov	sp, r7
 80114a0:	bd80      	pop	{r7, pc}
 80114a2:	bf00      	nop
 80114a4:	0801f8c4 	.word	0x0801f8c4
 80114a8:	0801fadc 	.word	0x0801fadc
 80114ac:	0801f91c 	.word	0x0801f91c
 80114b0:	0801fafc 	.word	0x0801fafc
 80114b4:	0801fb18 	.word	0x0801fb18

080114b8 <netconn_tcp_recvd_msg>:

#if LWIP_TCP
static err_t
netconn_tcp_recvd_msg(struct netconn *conn, size_t len, struct api_msg *msg)
{
 80114b8:	b580      	push	{r7, lr}
 80114ba:	b084      	sub	sp, #16
 80114bc:	af00      	add	r7, sp, #0
 80114be:	60f8      	str	r0, [r7, #12]
 80114c0:	60b9      	str	r1, [r7, #8]
 80114c2:	607a      	str	r2, [r7, #4]
  LWIP_ERROR("netconn_recv_tcp_pbuf: invalid conn", (conn != NULL) &&
 80114c4:	68fb      	ldr	r3, [r7, #12]
 80114c6:	2b00      	cmp	r3, #0
 80114c8:	d005      	beq.n	80114d6 <netconn_tcp_recvd_msg+0x1e>
 80114ca:	68fb      	ldr	r3, [r7, #12]
 80114cc:	781b      	ldrb	r3, [r3, #0]
 80114ce:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80114d2:	2b10      	cmp	r3, #16
 80114d4:	d009      	beq.n	80114ea <netconn_tcp_recvd_msg+0x32>
 80114d6:	4b0c      	ldr	r3, [pc, #48]	@ (8011508 <netconn_tcp_recvd_msg+0x50>)
 80114d8:	f240 22a7 	movw	r2, #679	@ 0x2a7
 80114dc:	490b      	ldr	r1, [pc, #44]	@ (801150c <netconn_tcp_recvd_msg+0x54>)
 80114de:	480c      	ldr	r0, [pc, #48]	@ (8011510 <netconn_tcp_recvd_msg+0x58>)
 80114e0:	f00d fa1e 	bl	801e920 <iprintf>
 80114e4:	f06f 030f 	mvn.w	r3, #15
 80114e8:	e00a      	b.n	8011500 <netconn_tcp_recvd_msg+0x48>
             NETCONNTYPE_GROUP(netconn_type(conn)) == NETCONN_TCP, return ERR_ARG;);

  msg->conn = conn;
 80114ea:	687b      	ldr	r3, [r7, #4]
 80114ec:	68fa      	ldr	r2, [r7, #12]
 80114ee:	601a      	str	r2, [r3, #0]
  msg->msg.r.len = len;
 80114f0:	687b      	ldr	r3, [r7, #4]
 80114f2:	68ba      	ldr	r2, [r7, #8]
 80114f4:	609a      	str	r2, [r3, #8]

  return netconn_apimsg(lwip_netconn_do_recv, msg);
 80114f6:	6879      	ldr	r1, [r7, #4]
 80114f8:	4806      	ldr	r0, [pc, #24]	@ (8011514 <netconn_tcp_recvd_msg+0x5c>)
 80114fa:	f7ff fd4d 	bl	8010f98 <netconn_apimsg>
 80114fe:	4603      	mov	r3, r0
}
 8011500:	4618      	mov	r0, r3
 8011502:	3710      	adds	r7, #16
 8011504:	46bd      	mov	sp, r7
 8011506:	bd80      	pop	{r7, pc}
 8011508:	0801f8c4 	.word	0x0801f8c4
 801150c:	0801fb24 	.word	0x0801fb24
 8011510:	0801f91c 	.word	0x0801f91c
 8011514:	08012ae9 	.word	0x08012ae9

08011518 <netconn_recv_data_tcp>:
  return err;
}

static err_t
netconn_recv_data_tcp(struct netconn *conn, struct pbuf **new_buf, u8_t apiflags)
{
 8011518:	b580      	push	{r7, lr}
 801151a:	b090      	sub	sp, #64	@ 0x40
 801151c:	af00      	add	r7, sp, #0
 801151e:	60f8      	str	r0, [r7, #12]
 8011520:	60b9      	str	r1, [r7, #8]
 8011522:	4613      	mov	r3, r2
 8011524:	71fb      	strb	r3, [r7, #7]
  API_MSG_VAR_DECLARE(msg);
#if LWIP_MPU_COMPATIBLE
  msg = NULL;
#endif

  if (!NETCONN_RECVMBOX_WAITABLE(conn)) {
 8011526:	68fb      	ldr	r3, [r7, #12]
 8011528:	3310      	adds	r3, #16
 801152a:	4618      	mov	r0, r3
 801152c:	f00c ffd0 	bl	801e4d0 <sys_mbox_valid>
 8011530:	4603      	mov	r3, r0
 8011532:	2b00      	cmp	r3, #0
 8011534:	d102      	bne.n	801153c <netconn_recv_data_tcp+0x24>
    /* This only happens when calling this function more than once *after* receiving FIN */
    return ERR_CONN;
 8011536:	f06f 030a 	mvn.w	r3, #10
 801153a:	e06d      	b.n	8011618 <netconn_recv_data_tcp+0x100>
  }
  if (netconn_is_flag_set(conn, NETCONN_FIN_RX_PENDING)) {
 801153c:	68fb      	ldr	r3, [r7, #12]
 801153e:	7f1b      	ldrb	r3, [r3, #28]
 8011540:	b25b      	sxtb	r3, r3
 8011542:	2b00      	cmp	r3, #0
 8011544:	da07      	bge.n	8011556 <netconn_recv_data_tcp+0x3e>
    netconn_clear_flags(conn, NETCONN_FIN_RX_PENDING);
 8011546:	68fb      	ldr	r3, [r7, #12]
 8011548:	7f1b      	ldrb	r3, [r3, #28]
 801154a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 801154e:	b2da      	uxtb	r2, r3
 8011550:	68fb      	ldr	r3, [r7, #12]
 8011552:	771a      	strb	r2, [r3, #28]
    goto handle_fin;
 8011554:	e039      	b.n	80115ca <netconn_recv_data_tcp+0xb2>
    /* need to allocate API message here so empty message pool does not result in event loss
      * see bug #47512: MPU_COMPATIBLE may fail on empty pool */
    API_MSG_VAR_ALLOC(msg);
  }

  err = netconn_recv_data(conn, (void **)new_buf, apiflags);
 8011556:	79fb      	ldrb	r3, [r7, #7]
 8011558:	461a      	mov	r2, r3
 801155a:	68b9      	ldr	r1, [r7, #8]
 801155c:	68f8      	ldr	r0, [r7, #12]
 801155e:	f7ff fee3 	bl	8011328 <netconn_recv_data>
 8011562:	4603      	mov	r3, r0
 8011564:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
  if (err != ERR_OK) {
 8011568:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 801156c:	2b00      	cmp	r3, #0
 801156e:	d002      	beq.n	8011576 <netconn_recv_data_tcp+0x5e>
    if (!(apiflags & NETCONN_NOAUTORCVD)) {
      API_MSG_VAR_FREE(msg);
    }
    return err;
 8011570:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 8011574:	e050      	b.n	8011618 <netconn_recv_data_tcp+0x100>
  }
  buf = *new_buf;
 8011576:	68bb      	ldr	r3, [r7, #8]
 8011578:	681b      	ldr	r3, [r3, #0]
 801157a:	63bb      	str	r3, [r7, #56]	@ 0x38
  if (!(apiflags & NETCONN_NOAUTORCVD)) {
 801157c:	79fb      	ldrb	r3, [r7, #7]
 801157e:	f003 0308 	and.w	r3, r3, #8
 8011582:	2b00      	cmp	r3, #0
 8011584:	d10e      	bne.n	80115a4 <netconn_recv_data_tcp+0x8c>
    /* Let the stack know that we have taken the data. */
    u16_t len = buf ? buf->tot_len : 1;
 8011586:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011588:	2b00      	cmp	r3, #0
 801158a:	d002      	beq.n	8011592 <netconn_recv_data_tcp+0x7a>
 801158c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801158e:	891b      	ldrh	r3, [r3, #8]
 8011590:	e000      	b.n	8011594 <netconn_recv_data_tcp+0x7c>
 8011592:	2301      	movs	r3, #1
 8011594:	86fb      	strh	r3, [r7, #54]	@ 0x36
    /* don't care for the return value of lwip_netconn_do_recv */
    /* @todo: this should really be fixed, e.g. by retrying in poll on error */
    netconn_tcp_recvd_msg(conn, len,  &API_VAR_REF(msg));
 8011596:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8011598:	f107 0214 	add.w	r2, r7, #20
 801159c:	4619      	mov	r1, r3
 801159e:	68f8      	ldr	r0, [r7, #12]
 80115a0:	f7ff ff8a 	bl	80114b8 <netconn_tcp_recvd_msg>
    API_MSG_VAR_FREE(msg);
  }

  /* If we are closed, we indicate that we no longer wish to use the socket */
  if (buf == NULL) {
 80115a4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80115a6:	2b00      	cmp	r3, #0
 80115a8:	d134      	bne.n	8011614 <netconn_recv_data_tcp+0xfc>
    if (apiflags & NETCONN_NOFIN) {
 80115aa:	79fb      	ldrb	r3, [r7, #7]
 80115ac:	f003 0310 	and.w	r3, r3, #16
 80115b0:	2b00      	cmp	r3, #0
 80115b2:	d009      	beq.n	80115c8 <netconn_recv_data_tcp+0xb0>
      /* received a FIN but the caller cannot handle it right now:
         re-enqueue it and return "no data" */
      netconn_set_flags(conn, NETCONN_FIN_RX_PENDING);
 80115b4:	68fb      	ldr	r3, [r7, #12]
 80115b6:	7f1b      	ldrb	r3, [r3, #28]
 80115b8:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80115bc:	b2da      	uxtb	r2, r3
 80115be:	68fb      	ldr	r3, [r7, #12]
 80115c0:	771a      	strb	r2, [r3, #28]
      return ERR_WOULDBLOCK;
 80115c2:	f06f 0306 	mvn.w	r3, #6
 80115c6:	e027      	b.n	8011618 <netconn_recv_data_tcp+0x100>
    } else {
handle_fin:
 80115c8:	bf00      	nop
      API_EVENT(conn, NETCONN_EVT_RCVMINUS, 0);
 80115ca:	68fb      	ldr	r3, [r7, #12]
 80115cc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80115ce:	2b00      	cmp	r3, #0
 80115d0:	d005      	beq.n	80115de <netconn_recv_data_tcp+0xc6>
 80115d2:	68fb      	ldr	r3, [r7, #12]
 80115d4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80115d6:	2200      	movs	r2, #0
 80115d8:	2101      	movs	r1, #1
 80115da:	68f8      	ldr	r0, [r7, #12]
 80115dc:	4798      	blx	r3
      if (conn->pcb.ip == NULL) {
 80115de:	68fb      	ldr	r3, [r7, #12]
 80115e0:	685b      	ldr	r3, [r3, #4]
 80115e2:	2b00      	cmp	r3, #0
 80115e4:	d10f      	bne.n	8011606 <netconn_recv_data_tcp+0xee>
        /* race condition: RST during recv */
        err = netconn_err(conn);
 80115e6:	68f8      	ldr	r0, [r7, #12]
 80115e8:	f000 f9a3 	bl	8011932 <netconn_err>
 80115ec:	4603      	mov	r3, r0
 80115ee:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
        if (err != ERR_OK) {
 80115f2:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 80115f6:	2b00      	cmp	r3, #0
 80115f8:	d002      	beq.n	8011600 <netconn_recv_data_tcp+0xe8>
          return err;
 80115fa:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 80115fe:	e00b      	b.n	8011618 <netconn_recv_data_tcp+0x100>
        }
        return ERR_RST;
 8011600:	f06f 030d 	mvn.w	r3, #13
 8011604:	e008      	b.n	8011618 <netconn_recv_data_tcp+0x100>
      }
      /* RX side is closed, so deallocate the recvmbox */
      netconn_close_shutdown(conn, NETCONN_SHUT_RD);
 8011606:	2101      	movs	r1, #1
 8011608:	68f8      	ldr	r0, [r7, #12]
 801160a:	f000 f955 	bl	80118b8 <netconn_close_shutdown>
      /* Don' store ERR_CLSD as conn->err since we are only half-closed */
      return ERR_CLSD;
 801160e:	f06f 030e 	mvn.w	r3, #14
 8011612:	e001      	b.n	8011618 <netconn_recv_data_tcp+0x100>
    }
  }
  return err;
 8011614:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
}
 8011618:	4618      	mov	r0, r3
 801161a:	3740      	adds	r7, #64	@ 0x40
 801161c:	46bd      	mov	sp, r7
 801161e:	bd80      	pop	{r7, pc}

08011620 <netconn_recv>:
 * @return ERR_OK if data has been received, an error code otherwise (timeout,
 *                memory error or another error)
 */
err_t
netconn_recv(struct netconn *conn, struct netbuf **new_buf)
{
 8011620:	b580      	push	{r7, lr}
 8011622:	b086      	sub	sp, #24
 8011624:	af00      	add	r7, sp, #0
 8011626:	6078      	str	r0, [r7, #4]
 8011628:	6039      	str	r1, [r7, #0]
#if LWIP_TCP
  struct netbuf *buf = NULL;
 801162a:	2300      	movs	r3, #0
 801162c:	617b      	str	r3, [r7, #20]
  err_t err;
#endif /* LWIP_TCP */

  LWIP_ERROR("netconn_recv: invalid pointer", (new_buf != NULL), return ERR_ARG;);
 801162e:	683b      	ldr	r3, [r7, #0]
 8011630:	2b00      	cmp	r3, #0
 8011632:	d109      	bne.n	8011648 <netconn_recv+0x28>
 8011634:	4b32      	ldr	r3, [pc, #200]	@ (8011700 <netconn_recv+0xe0>)
 8011636:	f240 3263 	movw	r2, #867	@ 0x363
 801163a:	4932      	ldr	r1, [pc, #200]	@ (8011704 <netconn_recv+0xe4>)
 801163c:	4832      	ldr	r0, [pc, #200]	@ (8011708 <netconn_recv+0xe8>)
 801163e:	f00d f96f 	bl	801e920 <iprintf>
 8011642:	f06f 030f 	mvn.w	r3, #15
 8011646:	e056      	b.n	80116f6 <netconn_recv+0xd6>
  *new_buf = NULL;
 8011648:	683b      	ldr	r3, [r7, #0]
 801164a:	2200      	movs	r2, #0
 801164c:	601a      	str	r2, [r3, #0]
  LWIP_ERROR("netconn_recv: invalid conn",    (conn != NULL),    return ERR_ARG;);
 801164e:	687b      	ldr	r3, [r7, #4]
 8011650:	2b00      	cmp	r3, #0
 8011652:	d109      	bne.n	8011668 <netconn_recv+0x48>
 8011654:	4b2a      	ldr	r3, [pc, #168]	@ (8011700 <netconn_recv+0xe0>)
 8011656:	f240 3265 	movw	r2, #869	@ 0x365
 801165a:	492c      	ldr	r1, [pc, #176]	@ (801170c <netconn_recv+0xec>)
 801165c:	482a      	ldr	r0, [pc, #168]	@ (8011708 <netconn_recv+0xe8>)
 801165e:	f00d f95f 	bl	801e920 <iprintf>
 8011662:	f06f 030f 	mvn.w	r3, #15
 8011666:	e046      	b.n	80116f6 <netconn_recv+0xd6>

#if LWIP_TCP
#if (LWIP_UDP || LWIP_RAW)
  if (NETCONNTYPE_GROUP(conn->type) == NETCONN_TCP)
 8011668:	687b      	ldr	r3, [r7, #4]
 801166a:	781b      	ldrb	r3, [r3, #0]
 801166c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8011670:	2b10      	cmp	r3, #16
 8011672:	d13a      	bne.n	80116ea <netconn_recv+0xca>
#endif /* (LWIP_UDP || LWIP_RAW) */
  {
    struct pbuf *p = NULL;
 8011674:	2300      	movs	r3, #0
 8011676:	60fb      	str	r3, [r7, #12]
    /* This is not a listening netconn, since recvmbox is set */

    buf = (struct netbuf *)memp_malloc(MEMP_NETBUF);
 8011678:	2006      	movs	r0, #6
 801167a:	f002 fcf9 	bl	8014070 <memp_malloc>
 801167e:	6178      	str	r0, [r7, #20]
    if (buf == NULL) {
 8011680:	697b      	ldr	r3, [r7, #20]
 8011682:	2b00      	cmp	r3, #0
 8011684:	d102      	bne.n	801168c <netconn_recv+0x6c>
      return ERR_MEM;
 8011686:	f04f 33ff 	mov.w	r3, #4294967295
 801168a:	e034      	b.n	80116f6 <netconn_recv+0xd6>
    }

    err = netconn_recv_data_tcp(conn, &p, 0);
 801168c:	f107 030c 	add.w	r3, r7, #12
 8011690:	2200      	movs	r2, #0
 8011692:	4619      	mov	r1, r3
 8011694:	6878      	ldr	r0, [r7, #4]
 8011696:	f7ff ff3f 	bl	8011518 <netconn_recv_data_tcp>
 801169a:	4603      	mov	r3, r0
 801169c:	74fb      	strb	r3, [r7, #19]
    if (err != ERR_OK) {
 801169e:	f997 3013 	ldrsb.w	r3, [r7, #19]
 80116a2:	2b00      	cmp	r3, #0
 80116a4:	d006      	beq.n	80116b4 <netconn_recv+0x94>
      memp_free(MEMP_NETBUF, buf);
 80116a6:	6979      	ldr	r1, [r7, #20]
 80116a8:	2006      	movs	r0, #6
 80116aa:	f002 fd57 	bl	801415c <memp_free>
      return err;
 80116ae:	f997 3013 	ldrsb.w	r3, [r7, #19]
 80116b2:	e020      	b.n	80116f6 <netconn_recv+0xd6>
    }
    LWIP_ASSERT("p != NULL", p != NULL);
 80116b4:	68fb      	ldr	r3, [r7, #12]
 80116b6:	2b00      	cmp	r3, #0
 80116b8:	d106      	bne.n	80116c8 <netconn_recv+0xa8>
 80116ba:	4b11      	ldr	r3, [pc, #68]	@ (8011700 <netconn_recv+0xe0>)
 80116bc:	f240 3279 	movw	r2, #889	@ 0x379
 80116c0:	4913      	ldr	r1, [pc, #76]	@ (8011710 <netconn_recv+0xf0>)
 80116c2:	4811      	ldr	r0, [pc, #68]	@ (8011708 <netconn_recv+0xe8>)
 80116c4:	f00d f92c 	bl	801e920 <iprintf>

    buf->p = p;
 80116c8:	68fa      	ldr	r2, [r7, #12]
 80116ca:	697b      	ldr	r3, [r7, #20]
 80116cc:	601a      	str	r2, [r3, #0]
    buf->ptr = p;
 80116ce:	68fa      	ldr	r2, [r7, #12]
 80116d0:	697b      	ldr	r3, [r7, #20]
 80116d2:	605a      	str	r2, [r3, #4]
    buf->port = 0;
 80116d4:	697b      	ldr	r3, [r7, #20]
 80116d6:	2200      	movs	r2, #0
 80116d8:	819a      	strh	r2, [r3, #12]
    ip_addr_set_zero(&buf->addr);
 80116da:	697b      	ldr	r3, [r7, #20]
 80116dc:	2200      	movs	r2, #0
 80116de:	609a      	str	r2, [r3, #8]
    *new_buf = buf;
 80116e0:	683b      	ldr	r3, [r7, #0]
 80116e2:	697a      	ldr	r2, [r7, #20]
 80116e4:	601a      	str	r2, [r3, #0]
    /* don't set conn->last_err: it's only ERR_OK, anyway */
    return ERR_OK;
 80116e6:	2300      	movs	r3, #0
 80116e8:	e005      	b.n	80116f6 <netconn_recv+0xd6>
#if LWIP_TCP && (LWIP_UDP || LWIP_RAW)
  else
#endif /* LWIP_TCP && (LWIP_UDP || LWIP_RAW) */
  {
#if (LWIP_UDP || LWIP_RAW)
    return netconn_recv_data(conn, (void **)new_buf, 0);
 80116ea:	2200      	movs	r2, #0
 80116ec:	6839      	ldr	r1, [r7, #0]
 80116ee:	6878      	ldr	r0, [r7, #4]
 80116f0:	f7ff fe1a 	bl	8011328 <netconn_recv_data>
 80116f4:	4603      	mov	r3, r0
#endif /* (LWIP_UDP || LWIP_RAW) */
  }
}
 80116f6:	4618      	mov	r0, r3
 80116f8:	3718      	adds	r7, #24
 80116fa:	46bd      	mov	sp, r7
 80116fc:	bd80      	pop	{r7, pc}
 80116fe:	bf00      	nop
 8011700:	0801f8c4 	.word	0x0801f8c4
 8011704:	0801fadc 	.word	0x0801fadc
 8011708:	0801f91c 	.word	0x0801f91c
 801170c:	0801fafc 	.word	0x0801fafc
 8011710:	0801fb74 	.word	0x0801fb74

08011714 <netconn_write_partly>:
 * @return ERR_OK if data was sent, any other err_t on error
 */
err_t
netconn_write_partly(struct netconn *conn, const void *dataptr, size_t size,
                     u8_t apiflags, size_t *bytes_written)
{
 8011714:	b580      	push	{r7, lr}
 8011716:	b088      	sub	sp, #32
 8011718:	af02      	add	r7, sp, #8
 801171a:	60f8      	str	r0, [r7, #12]
 801171c:	60b9      	str	r1, [r7, #8]
 801171e:	607a      	str	r2, [r7, #4]
 8011720:	70fb      	strb	r3, [r7, #3]
  struct netvector vector;
  vector.ptr = dataptr;
 8011722:	68bb      	ldr	r3, [r7, #8]
 8011724:	613b      	str	r3, [r7, #16]
  vector.len = size;
 8011726:	687b      	ldr	r3, [r7, #4]
 8011728:	617b      	str	r3, [r7, #20]
  return netconn_write_vectors_partly(conn, &vector, 1, apiflags, bytes_written);
 801172a:	78fa      	ldrb	r2, [r7, #3]
 801172c:	f107 0110 	add.w	r1, r7, #16
 8011730:	6a3b      	ldr	r3, [r7, #32]
 8011732:	9300      	str	r3, [sp, #0]
 8011734:	4613      	mov	r3, r2
 8011736:	2201      	movs	r2, #1
 8011738:	68f8      	ldr	r0, [r7, #12]
 801173a:	f000 f805 	bl	8011748 <netconn_write_vectors_partly>
 801173e:	4603      	mov	r3, r0
}
 8011740:	4618      	mov	r0, r3
 8011742:	3718      	adds	r7, #24
 8011744:	46bd      	mov	sp, r7
 8011746:	bd80      	pop	{r7, pc}

08011748 <netconn_write_vectors_partly>:
 * @return ERR_OK if data was sent, any other err_t on error
 */
err_t
netconn_write_vectors_partly(struct netconn *conn, struct netvector *vectors, u16_t vectorcnt,
                             u8_t apiflags, size_t *bytes_written)
{
 8011748:	b580      	push	{r7, lr}
 801174a:	b092      	sub	sp, #72	@ 0x48
 801174c:	af00      	add	r7, sp, #0
 801174e:	60f8      	str	r0, [r7, #12]
 8011750:	60b9      	str	r1, [r7, #8]
 8011752:	4611      	mov	r1, r2
 8011754:	461a      	mov	r2, r3
 8011756:	460b      	mov	r3, r1
 8011758:	80fb      	strh	r3, [r7, #6]
 801175a:	4613      	mov	r3, r2
 801175c:	717b      	strb	r3, [r7, #5]
  err_t err;
  u8_t dontblock;
  size_t size;
  int i;

  LWIP_ERROR("netconn_write: invalid conn",  (conn != NULL), return ERR_ARG;);
 801175e:	68fb      	ldr	r3, [r7, #12]
 8011760:	2b00      	cmp	r3, #0
 8011762:	d109      	bne.n	8011778 <netconn_write_vectors_partly+0x30>
 8011764:	4b4e      	ldr	r3, [pc, #312]	@ (80118a0 <netconn_write_vectors_partly+0x158>)
 8011766:	f240 32ee 	movw	r2, #1006	@ 0x3ee
 801176a:	494e      	ldr	r1, [pc, #312]	@ (80118a4 <netconn_write_vectors_partly+0x15c>)
 801176c:	484e      	ldr	r0, [pc, #312]	@ (80118a8 <netconn_write_vectors_partly+0x160>)
 801176e:	f00d f8d7 	bl	801e920 <iprintf>
 8011772:	f06f 030f 	mvn.w	r3, #15
 8011776:	e08e      	b.n	8011896 <netconn_write_vectors_partly+0x14e>
  LWIP_ERROR("netconn_write: invalid conn->type",  (NETCONNTYPE_GROUP(conn->type) == NETCONN_TCP), return ERR_VAL;);
 8011778:	68fb      	ldr	r3, [r7, #12]
 801177a:	781b      	ldrb	r3, [r3, #0]
 801177c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8011780:	2b10      	cmp	r3, #16
 8011782:	d009      	beq.n	8011798 <netconn_write_vectors_partly+0x50>
 8011784:	4b46      	ldr	r3, [pc, #280]	@ (80118a0 <netconn_write_vectors_partly+0x158>)
 8011786:	f240 32ef 	movw	r2, #1007	@ 0x3ef
 801178a:	4948      	ldr	r1, [pc, #288]	@ (80118ac <netconn_write_vectors_partly+0x164>)
 801178c:	4846      	ldr	r0, [pc, #280]	@ (80118a8 <netconn_write_vectors_partly+0x160>)
 801178e:	f00d f8c7 	bl	801e920 <iprintf>
 8011792:	f06f 0305 	mvn.w	r3, #5
 8011796:	e07e      	b.n	8011896 <netconn_write_vectors_partly+0x14e>
  dontblock = netconn_is_nonblocking(conn) || (apiflags & NETCONN_DONTBLOCK);
 8011798:	68fb      	ldr	r3, [r7, #12]
 801179a:	7f1b      	ldrb	r3, [r3, #28]
 801179c:	f003 0302 	and.w	r3, r3, #2
 80117a0:	2b00      	cmp	r3, #0
 80117a2:	d104      	bne.n	80117ae <netconn_write_vectors_partly+0x66>
 80117a4:	797b      	ldrb	r3, [r7, #5]
 80117a6:	f003 0304 	and.w	r3, r3, #4
 80117aa:	2b00      	cmp	r3, #0
 80117ac:	d001      	beq.n	80117b2 <netconn_write_vectors_partly+0x6a>
 80117ae:	2301      	movs	r3, #1
 80117b0:	e000      	b.n	80117b4 <netconn_write_vectors_partly+0x6c>
 80117b2:	2300      	movs	r3, #0
 80117b4:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
#if LWIP_SO_SNDTIMEO
  if (conn->send_timeout != 0) {
    dontblock = 1;
  }
#endif /* LWIP_SO_SNDTIMEO */
  if (dontblock && !bytes_written) {
 80117b8:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 80117bc:	2b00      	cmp	r3, #0
 80117be:	d005      	beq.n	80117cc <netconn_write_vectors_partly+0x84>
 80117c0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80117c2:	2b00      	cmp	r3, #0
 80117c4:	d102      	bne.n	80117cc <netconn_write_vectors_partly+0x84>
    /* This implies netconn_write() cannot be used for non-blocking send, since
       it has no way to return the number of bytes written. */
    return ERR_VAL;
 80117c6:	f06f 0305 	mvn.w	r3, #5
 80117ca:	e064      	b.n	8011896 <netconn_write_vectors_partly+0x14e>
  }

  /* sum up the total size */
  size = 0;
 80117cc:	2300      	movs	r3, #0
 80117ce:	647b      	str	r3, [r7, #68]	@ 0x44
  for (i = 0; i < vectorcnt; i++) {
 80117d0:	2300      	movs	r3, #0
 80117d2:	643b      	str	r3, [r7, #64]	@ 0x40
 80117d4:	e015      	b.n	8011802 <netconn_write_vectors_partly+0xba>
    size += vectors[i].len;
 80117d6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80117d8:	00db      	lsls	r3, r3, #3
 80117da:	68ba      	ldr	r2, [r7, #8]
 80117dc:	4413      	add	r3, r2
 80117de:	685b      	ldr	r3, [r3, #4]
 80117e0:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80117e2:	4413      	add	r3, r2
 80117e4:	647b      	str	r3, [r7, #68]	@ 0x44
    if (size < vectors[i].len) {
 80117e6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80117e8:	00db      	lsls	r3, r3, #3
 80117ea:	68ba      	ldr	r2, [r7, #8]
 80117ec:	4413      	add	r3, r2
 80117ee:	685b      	ldr	r3, [r3, #4]
 80117f0:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80117f2:	429a      	cmp	r2, r3
 80117f4:	d202      	bcs.n	80117fc <netconn_write_vectors_partly+0xb4>
      /* overflow */
      return ERR_VAL;
 80117f6:	f06f 0305 	mvn.w	r3, #5
 80117fa:	e04c      	b.n	8011896 <netconn_write_vectors_partly+0x14e>
  for (i = 0; i < vectorcnt; i++) {
 80117fc:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80117fe:	3301      	adds	r3, #1
 8011800:	643b      	str	r3, [r7, #64]	@ 0x40
 8011802:	88fb      	ldrh	r3, [r7, #6]
 8011804:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8011806:	429a      	cmp	r2, r3
 8011808:	dbe5      	blt.n	80117d6 <netconn_write_vectors_partly+0x8e>
    }
  }
  if (size == 0) {
 801180a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801180c:	2b00      	cmp	r3, #0
 801180e:	d101      	bne.n	8011814 <netconn_write_vectors_partly+0xcc>
    return ERR_OK;
 8011810:	2300      	movs	r3, #0
 8011812:	e040      	b.n	8011896 <netconn_write_vectors_partly+0x14e>
  } else if (size > SSIZE_MAX) {
 8011814:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8011816:	2b00      	cmp	r3, #0
 8011818:	da0a      	bge.n	8011830 <netconn_write_vectors_partly+0xe8>
    ssize_t limited;
    /* this is required by the socket layer (cannot send full size_t range) */
    if (!bytes_written) {
 801181a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 801181c:	2b00      	cmp	r3, #0
 801181e:	d102      	bne.n	8011826 <netconn_write_vectors_partly+0xde>
      return ERR_VAL;
 8011820:	f06f 0305 	mvn.w	r3, #5
 8011824:	e037      	b.n	8011896 <netconn_write_vectors_partly+0x14e>
    }
    /* limit the amount of data to send */
    limited = SSIZE_MAX;
 8011826:	f06f 4300 	mvn.w	r3, #2147483648	@ 0x80000000
 801182a:	63bb      	str	r3, [r7, #56]	@ 0x38
    size = (size_t)limited;
 801182c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801182e:	647b      	str	r3, [r7, #68]	@ 0x44
  }

  API_MSG_VAR_ALLOC(msg);
  /* non-blocking write sends as much  */
  API_MSG_VAR_REF(msg).conn = conn;
 8011830:	68fb      	ldr	r3, [r7, #12]
 8011832:	617b      	str	r3, [r7, #20]
  API_MSG_VAR_REF(msg).msg.w.vector = vectors;
 8011834:	68bb      	ldr	r3, [r7, #8]
 8011836:	61fb      	str	r3, [r7, #28]
  API_MSG_VAR_REF(msg).msg.w.vector_cnt = vectorcnt;
 8011838:	88fb      	ldrh	r3, [r7, #6]
 801183a:	843b      	strh	r3, [r7, #32]
  API_MSG_VAR_REF(msg).msg.w.vector_off = 0;
 801183c:	2300      	movs	r3, #0
 801183e:	627b      	str	r3, [r7, #36]	@ 0x24
  API_MSG_VAR_REF(msg).msg.w.apiflags = apiflags;
 8011840:	797b      	ldrb	r3, [r7, #5]
 8011842:	f887 3030 	strb.w	r3, [r7, #48]	@ 0x30
  API_MSG_VAR_REF(msg).msg.w.len = size;
 8011846:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8011848:	62bb      	str	r3, [r7, #40]	@ 0x28
  API_MSG_VAR_REF(msg).msg.w.offset = 0;
 801184a:	2300      	movs	r3, #0
 801184c:	62fb      	str	r3, [r7, #44]	@ 0x2c
#endif /* LWIP_SO_SNDTIMEO */

  /* For locking the core: this _can_ be delayed on low memory/low send buffer,
     but if it is, this is done inside api_msg.c:do_write(), so we can use the
     non-blocking version here. */
  err = netconn_apimsg(lwip_netconn_do_write, &API_MSG_VAR_REF(msg));
 801184e:	f107 0314 	add.w	r3, r7, #20
 8011852:	4619      	mov	r1, r3
 8011854:	4816      	ldr	r0, [pc, #88]	@ (80118b0 <netconn_write_vectors_partly+0x168>)
 8011856:	f7ff fb9f 	bl	8010f98 <netconn_apimsg>
 801185a:	4603      	mov	r3, r0
 801185c:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
  if (err == ERR_OK) {
 8011860:	f997 3037 	ldrsb.w	r3, [r7, #55]	@ 0x37
 8011864:	2b00      	cmp	r3, #0
 8011866:	d114      	bne.n	8011892 <netconn_write_vectors_partly+0x14a>
    if (bytes_written != NULL) {
 8011868:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 801186a:	2b00      	cmp	r3, #0
 801186c:	d002      	beq.n	8011874 <netconn_write_vectors_partly+0x12c>
      *bytes_written = API_MSG_VAR_REF(msg).msg.w.offset;
 801186e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8011870:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8011872:	601a      	str	r2, [r3, #0]
    }
    /* for blocking, check all requested bytes were written, NOTE: send_timeout is
       treated as dontblock (see dontblock assignment above) */
    if (!dontblock) {
 8011874:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8011878:	2b00      	cmp	r3, #0
 801187a:	d10a      	bne.n	8011892 <netconn_write_vectors_partly+0x14a>
      LWIP_ASSERT("do_write failed to write all bytes", API_MSG_VAR_REF(msg).msg.w.offset == size);
 801187c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801187e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8011880:	429a      	cmp	r2, r3
 8011882:	d006      	beq.n	8011892 <netconn_write_vectors_partly+0x14a>
 8011884:	4b06      	ldr	r3, [pc, #24]	@ (80118a0 <netconn_write_vectors_partly+0x158>)
 8011886:	f44f 6286 	mov.w	r2, #1072	@ 0x430
 801188a:	490a      	ldr	r1, [pc, #40]	@ (80118b4 <netconn_write_vectors_partly+0x16c>)
 801188c:	4806      	ldr	r0, [pc, #24]	@ (80118a8 <netconn_write_vectors_partly+0x160>)
 801188e:	f00d f847 	bl	801e920 <iprintf>
    }
  }
  API_MSG_VAR_FREE(msg);

  return err;
 8011892:	f997 3037 	ldrsb.w	r3, [r7, #55]	@ 0x37
}
 8011896:	4618      	mov	r0, r3
 8011898:	3748      	adds	r7, #72	@ 0x48
 801189a:	46bd      	mov	sp, r7
 801189c:	bd80      	pop	{r7, pc}
 801189e:	bf00      	nop
 80118a0:	0801f8c4 	.word	0x0801f8c4
 80118a4:	0801fb9c 	.word	0x0801fb9c
 80118a8:	0801f91c 	.word	0x0801f91c
 80118ac:	0801fbb8 	.word	0x0801fbb8
 80118b0:	08012ef1 	.word	0x08012ef1
 80118b4:	0801fbdc 	.word	0x0801fbdc

080118b8 <netconn_close_shutdown>:
 * @param how fully close or only shutdown one side?
 * @return ERR_OK if the netconn was closed, any other err_t on error
 */
static err_t
netconn_close_shutdown(struct netconn *conn, u8_t how)
{
 80118b8:	b580      	push	{r7, lr}
 80118ba:	b08c      	sub	sp, #48	@ 0x30
 80118bc:	af00      	add	r7, sp, #0
 80118be:	6078      	str	r0, [r7, #4]
 80118c0:	460b      	mov	r3, r1
 80118c2:	70fb      	strb	r3, [r7, #3]
  API_MSG_VAR_DECLARE(msg);
  err_t err;
  LWIP_UNUSED_ARG(how);

  LWIP_ERROR("netconn_close: invalid conn",  (conn != NULL), return ERR_ARG;);
 80118c4:	687b      	ldr	r3, [r7, #4]
 80118c6:	2b00      	cmp	r3, #0
 80118c8:	d109      	bne.n	80118de <netconn_close_shutdown+0x26>
 80118ca:	4b0f      	ldr	r3, [pc, #60]	@ (8011908 <netconn_close_shutdown+0x50>)
 80118cc:	f240 4247 	movw	r2, #1095	@ 0x447
 80118d0:	490e      	ldr	r1, [pc, #56]	@ (801190c <netconn_close_shutdown+0x54>)
 80118d2:	480f      	ldr	r0, [pc, #60]	@ (8011910 <netconn_close_shutdown+0x58>)
 80118d4:	f00d f824 	bl	801e920 <iprintf>
 80118d8:	f06f 030f 	mvn.w	r3, #15
 80118dc:	e010      	b.n	8011900 <netconn_close_shutdown+0x48>

  API_MSG_VAR_ALLOC(msg);
  API_MSG_VAR_REF(msg).conn = conn;
 80118de:	687b      	ldr	r3, [r7, #4]
 80118e0:	60fb      	str	r3, [r7, #12]
#if LWIP_TCP
  /* shutting down both ends is the same as closing */
  API_MSG_VAR_REF(msg).msg.sd.shut = how;
 80118e2:	78fb      	ldrb	r3, [r7, #3]
 80118e4:	753b      	strb	r3, [r7, #20]
#if LWIP_SO_SNDTIMEO || LWIP_SO_LINGER
  /* get the time we started, which is later compared to
     sys_now() + conn->send_timeout */
  API_MSG_VAR_REF(msg).msg.sd.time_started = sys_now();
#else /* LWIP_SO_SNDTIMEO || LWIP_SO_LINGER */
  API_MSG_VAR_REF(msg).msg.sd.polls_left =
 80118e6:	2329      	movs	r3, #41	@ 0x29
 80118e8:	757b      	strb	r3, [r7, #21]
    ((LWIP_TCP_CLOSE_TIMEOUT_MS_DEFAULT + TCP_SLOW_INTERVAL - 1) / TCP_SLOW_INTERVAL) + 1;
#endif /* LWIP_SO_SNDTIMEO || LWIP_SO_LINGER */
#endif /* LWIP_TCP */
  err = netconn_apimsg(lwip_netconn_do_close, &API_MSG_VAR_REF(msg));
 80118ea:	f107 030c 	add.w	r3, r7, #12
 80118ee:	4619      	mov	r1, r3
 80118f0:	4808      	ldr	r0, [pc, #32]	@ (8011914 <netconn_close_shutdown+0x5c>)
 80118f2:	f7ff fb51 	bl	8010f98 <netconn_apimsg>
 80118f6:	4603      	mov	r3, r0
 80118f8:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  API_MSG_VAR_FREE(msg);

  return err;
 80118fc:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
}
 8011900:	4618      	mov	r0, r3
 8011902:	3730      	adds	r7, #48	@ 0x30
 8011904:	46bd      	mov	sp, r7
 8011906:	bd80      	pop	{r7, pc}
 8011908:	0801f8c4 	.word	0x0801f8c4
 801190c:	0801fc00 	.word	0x0801fc00
 8011910:	0801f91c 	.word	0x0801f91c
 8011914:	08013009 	.word	0x08013009

08011918 <netconn_close>:
 * @param conn the TCP netconn to close
 * @return ERR_OK if the netconn was closed, any other err_t on error
 */
err_t
netconn_close(struct netconn *conn)
{
 8011918:	b580      	push	{r7, lr}
 801191a:	b082      	sub	sp, #8
 801191c:	af00      	add	r7, sp, #0
 801191e:	6078      	str	r0, [r7, #4]
  /* shutting down both ends is the same as closing */
  return netconn_close_shutdown(conn, NETCONN_SHUT_RDWR);
 8011920:	2103      	movs	r1, #3
 8011922:	6878      	ldr	r0, [r7, #4]
 8011924:	f7ff ffc8 	bl	80118b8 <netconn_close_shutdown>
 8011928:	4603      	mov	r3, r0
}
 801192a:	4618      	mov	r0, r3
 801192c:	3708      	adds	r7, #8
 801192e:	46bd      	mov	sp, r7
 8011930:	bd80      	pop	{r7, pc}

08011932 <netconn_err>:
 * @param conn the netconn to get the error from
 * @return and pending error or ERR_OK if no error was pending
 */
err_t
netconn_err(struct netconn *conn)
{
 8011932:	b580      	push	{r7, lr}
 8011934:	b084      	sub	sp, #16
 8011936:	af00      	add	r7, sp, #0
 8011938:	6078      	str	r0, [r7, #4]
  err_t err;
  SYS_ARCH_DECL_PROTECT(lev);
  if (conn == NULL) {
 801193a:	687b      	ldr	r3, [r7, #4]
 801193c:	2b00      	cmp	r3, #0
 801193e:	d101      	bne.n	8011944 <netconn_err+0x12>
    return ERR_OK;
 8011940:	2300      	movs	r3, #0
 8011942:	e00d      	b.n	8011960 <netconn_err+0x2e>
  }
  SYS_ARCH_PROTECT(lev);
 8011944:	f00c fece 	bl	801e6e4 <sys_arch_protect>
 8011948:	60f8      	str	r0, [r7, #12]
  err = conn->pending_err;
 801194a:	687b      	ldr	r3, [r7, #4]
 801194c:	7a1b      	ldrb	r3, [r3, #8]
 801194e:	72fb      	strb	r3, [r7, #11]
  conn->pending_err = ERR_OK;
 8011950:	687b      	ldr	r3, [r7, #4]
 8011952:	2200      	movs	r2, #0
 8011954:	721a      	strb	r2, [r3, #8]
  SYS_ARCH_UNPROTECT(lev);
 8011956:	68f8      	ldr	r0, [r7, #12]
 8011958:	f00c fed2 	bl	801e700 <sys_arch_unprotect>
  return err;
 801195c:	f997 300b 	ldrsb.w	r3, [r7, #11]
}
 8011960:	4618      	mov	r0, r3
 8011962:	3710      	adds	r7, #16
 8011964:	46bd      	mov	sp, r7
 8011966:	bd80      	pop	{r7, pc}

08011968 <lwip_netconn_err_to_msg>:
const u8_t netconn_closed = 0;

/** Translate an error to a unique void* passed via an mbox */
static void *
lwip_netconn_err_to_msg(err_t err)
{
 8011968:	b580      	push	{r7, lr}
 801196a:	b082      	sub	sp, #8
 801196c:	af00      	add	r7, sp, #0
 801196e:	4603      	mov	r3, r0
 8011970:	71fb      	strb	r3, [r7, #7]
  switch (err) {
 8011972:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8011976:	f113 0f0d 	cmn.w	r3, #13
 801197a:	d009      	beq.n	8011990 <lwip_netconn_err_to_msg+0x28>
 801197c:	f113 0f0d 	cmn.w	r3, #13
 8011980:	dc0c      	bgt.n	801199c <lwip_netconn_err_to_msg+0x34>
 8011982:	f113 0f0f 	cmn.w	r3, #15
 8011986:	d007      	beq.n	8011998 <lwip_netconn_err_to_msg+0x30>
 8011988:	f113 0f0e 	cmn.w	r3, #14
 801198c:	d002      	beq.n	8011994 <lwip_netconn_err_to_msg+0x2c>
 801198e:	e005      	b.n	801199c <lwip_netconn_err_to_msg+0x34>
    case ERR_ABRT:
      return LWIP_CONST_CAST(void *, &netconn_aborted);
 8011990:	4b0a      	ldr	r3, [pc, #40]	@ (80119bc <lwip_netconn_err_to_msg+0x54>)
 8011992:	e00e      	b.n	80119b2 <lwip_netconn_err_to_msg+0x4a>
    case ERR_RST:
      return LWIP_CONST_CAST(void *, &netconn_reset);
 8011994:	4b0a      	ldr	r3, [pc, #40]	@ (80119c0 <lwip_netconn_err_to_msg+0x58>)
 8011996:	e00c      	b.n	80119b2 <lwip_netconn_err_to_msg+0x4a>
    case ERR_CLSD:
      return LWIP_CONST_CAST(void *, &netconn_closed);
 8011998:	4b0a      	ldr	r3, [pc, #40]	@ (80119c4 <lwip_netconn_err_to_msg+0x5c>)
 801199a:	e00a      	b.n	80119b2 <lwip_netconn_err_to_msg+0x4a>
    default:
      LWIP_ASSERT("unhandled error", err == ERR_OK);
 801199c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80119a0:	2b00      	cmp	r3, #0
 80119a2:	d005      	beq.n	80119b0 <lwip_netconn_err_to_msg+0x48>
 80119a4:	4b08      	ldr	r3, [pc, #32]	@ (80119c8 <lwip_netconn_err_to_msg+0x60>)
 80119a6:	227d      	movs	r2, #125	@ 0x7d
 80119a8:	4908      	ldr	r1, [pc, #32]	@ (80119cc <lwip_netconn_err_to_msg+0x64>)
 80119aa:	4809      	ldr	r0, [pc, #36]	@ (80119d0 <lwip_netconn_err_to_msg+0x68>)
 80119ac:	f00c ffb8 	bl	801e920 <iprintf>
      return NULL;
 80119b0:	2300      	movs	r3, #0
  }
}
 80119b2:	4618      	mov	r0, r3
 80119b4:	3708      	adds	r7, #8
 80119b6:	46bd      	mov	sp, r7
 80119b8:	bd80      	pop	{r7, pc}
 80119ba:	bf00      	nop
 80119bc:	08022e78 	.word	0x08022e78
 80119c0:	08022e79 	.word	0x08022e79
 80119c4:	08022e7a 	.word	0x08022e7a
 80119c8:	0801fc1c 	.word	0x0801fc1c
 80119cc:	0801fc50 	.word	0x0801fc50
 80119d0:	0801fc60 	.word	0x0801fc60

080119d4 <lwip_netconn_is_err_msg>:

int
lwip_netconn_is_err_msg(void *msg, err_t *err)
{
 80119d4:	b580      	push	{r7, lr}
 80119d6:	b082      	sub	sp, #8
 80119d8:	af00      	add	r7, sp, #0
 80119da:	6078      	str	r0, [r7, #4]
 80119dc:	6039      	str	r1, [r7, #0]
  LWIP_ASSERT("err != NULL", err != NULL);
 80119de:	683b      	ldr	r3, [r7, #0]
 80119e0:	2b00      	cmp	r3, #0
 80119e2:	d105      	bne.n	80119f0 <lwip_netconn_is_err_msg+0x1c>
 80119e4:	4b12      	ldr	r3, [pc, #72]	@ (8011a30 <lwip_netconn_is_err_msg+0x5c>)
 80119e6:	2285      	movs	r2, #133	@ 0x85
 80119e8:	4912      	ldr	r1, [pc, #72]	@ (8011a34 <lwip_netconn_is_err_msg+0x60>)
 80119ea:	4813      	ldr	r0, [pc, #76]	@ (8011a38 <lwip_netconn_is_err_msg+0x64>)
 80119ec:	f00c ff98 	bl	801e920 <iprintf>

  if (msg == &netconn_aborted) {
 80119f0:	687b      	ldr	r3, [r7, #4]
 80119f2:	4a12      	ldr	r2, [pc, #72]	@ (8011a3c <lwip_netconn_is_err_msg+0x68>)
 80119f4:	4293      	cmp	r3, r2
 80119f6:	d104      	bne.n	8011a02 <lwip_netconn_is_err_msg+0x2e>
    *err = ERR_ABRT;
 80119f8:	683b      	ldr	r3, [r7, #0]
 80119fa:	22f3      	movs	r2, #243	@ 0xf3
 80119fc:	701a      	strb	r2, [r3, #0]
    return 1;
 80119fe:	2301      	movs	r3, #1
 8011a00:	e012      	b.n	8011a28 <lwip_netconn_is_err_msg+0x54>
  } else if (msg == &netconn_reset) {
 8011a02:	687b      	ldr	r3, [r7, #4]
 8011a04:	4a0e      	ldr	r2, [pc, #56]	@ (8011a40 <lwip_netconn_is_err_msg+0x6c>)
 8011a06:	4293      	cmp	r3, r2
 8011a08:	d104      	bne.n	8011a14 <lwip_netconn_is_err_msg+0x40>
    *err = ERR_RST;
 8011a0a:	683b      	ldr	r3, [r7, #0]
 8011a0c:	22f2      	movs	r2, #242	@ 0xf2
 8011a0e:	701a      	strb	r2, [r3, #0]
    return 1;
 8011a10:	2301      	movs	r3, #1
 8011a12:	e009      	b.n	8011a28 <lwip_netconn_is_err_msg+0x54>
  } else if (msg == &netconn_closed) {
 8011a14:	687b      	ldr	r3, [r7, #4]
 8011a16:	4a0b      	ldr	r2, [pc, #44]	@ (8011a44 <lwip_netconn_is_err_msg+0x70>)
 8011a18:	4293      	cmp	r3, r2
 8011a1a:	d104      	bne.n	8011a26 <lwip_netconn_is_err_msg+0x52>
    *err = ERR_CLSD;
 8011a1c:	683b      	ldr	r3, [r7, #0]
 8011a1e:	22f1      	movs	r2, #241	@ 0xf1
 8011a20:	701a      	strb	r2, [r3, #0]
    return 1;
 8011a22:	2301      	movs	r3, #1
 8011a24:	e000      	b.n	8011a28 <lwip_netconn_is_err_msg+0x54>
  }
  return 0;
 8011a26:	2300      	movs	r3, #0
}
 8011a28:	4618      	mov	r0, r3
 8011a2a:	3708      	adds	r7, #8
 8011a2c:	46bd      	mov	sp, r7
 8011a2e:	bd80      	pop	{r7, pc}
 8011a30:	0801fc1c 	.word	0x0801fc1c
 8011a34:	0801fc88 	.word	0x0801fc88
 8011a38:	0801fc60 	.word	0x0801fc60
 8011a3c:	08022e78 	.word	0x08022e78
 8011a40:	08022e79 	.word	0x08022e79
 8011a44:	08022e7a 	.word	0x08022e7a

08011a48 <recv_udp>:
 * @see udp.h (struct udp_pcb.recv) for parameters
 */
static void
recv_udp(void *arg, struct udp_pcb *pcb, struct pbuf *p,
         const ip_addr_t *addr, u16_t port)
{
 8011a48:	b580      	push	{r7, lr}
 8011a4a:	b088      	sub	sp, #32
 8011a4c:	af00      	add	r7, sp, #0
 8011a4e:	60f8      	str	r0, [r7, #12]
 8011a50:	60b9      	str	r1, [r7, #8]
 8011a52:	607a      	str	r2, [r7, #4]
 8011a54:	603b      	str	r3, [r7, #0]
#if LWIP_SO_RCVBUF
  int recv_avail;
#endif /* LWIP_SO_RCVBUF */

  LWIP_UNUSED_ARG(pcb); /* only used for asserts... */
  LWIP_ASSERT("recv_udp must have a pcb argument", pcb != NULL);
 8011a56:	68bb      	ldr	r3, [r7, #8]
 8011a58:	2b00      	cmp	r3, #0
 8011a5a:	d105      	bne.n	8011a68 <recv_udp+0x20>
 8011a5c:	4b34      	ldr	r3, [pc, #208]	@ (8011b30 <recv_udp+0xe8>)
 8011a5e:	22e5      	movs	r2, #229	@ 0xe5
 8011a60:	4934      	ldr	r1, [pc, #208]	@ (8011b34 <recv_udp+0xec>)
 8011a62:	4835      	ldr	r0, [pc, #212]	@ (8011b38 <recv_udp+0xf0>)
 8011a64:	f00c ff5c 	bl	801e920 <iprintf>
  LWIP_ASSERT("recv_udp must have an argument", arg != NULL);
 8011a68:	68fb      	ldr	r3, [r7, #12]
 8011a6a:	2b00      	cmp	r3, #0
 8011a6c:	d105      	bne.n	8011a7a <recv_udp+0x32>
 8011a6e:	4b30      	ldr	r3, [pc, #192]	@ (8011b30 <recv_udp+0xe8>)
 8011a70:	22e6      	movs	r2, #230	@ 0xe6
 8011a72:	4932      	ldr	r1, [pc, #200]	@ (8011b3c <recv_udp+0xf4>)
 8011a74:	4830      	ldr	r0, [pc, #192]	@ (8011b38 <recv_udp+0xf0>)
 8011a76:	f00c ff53 	bl	801e920 <iprintf>
  conn = (struct netconn *)arg;
 8011a7a:	68fb      	ldr	r3, [r7, #12]
 8011a7c:	61fb      	str	r3, [r7, #28]

  if (conn == NULL) {
 8011a7e:	69fb      	ldr	r3, [r7, #28]
 8011a80:	2b00      	cmp	r3, #0
 8011a82:	d103      	bne.n	8011a8c <recv_udp+0x44>
    pbuf_free(p);
 8011a84:	6878      	ldr	r0, [r7, #4]
 8011a86:	f003 fa0d 	bl	8014ea4 <pbuf_free>
    return;
 8011a8a:	e04d      	b.n	8011b28 <recv_udp+0xe0>
  }

  LWIP_ASSERT("recv_udp: recv for wrong pcb!", conn->pcb.udp == pcb);
 8011a8c:	69fb      	ldr	r3, [r7, #28]
 8011a8e:	685b      	ldr	r3, [r3, #4]
 8011a90:	68ba      	ldr	r2, [r7, #8]
 8011a92:	429a      	cmp	r2, r3
 8011a94:	d005      	beq.n	8011aa2 <recv_udp+0x5a>
 8011a96:	4b26      	ldr	r3, [pc, #152]	@ (8011b30 <recv_udp+0xe8>)
 8011a98:	22ee      	movs	r2, #238	@ 0xee
 8011a9a:	4929      	ldr	r1, [pc, #164]	@ (8011b40 <recv_udp+0xf8>)
 8011a9c:	4826      	ldr	r0, [pc, #152]	@ (8011b38 <recv_udp+0xf0>)
 8011a9e:	f00c ff3f 	bl	801e920 <iprintf>
#if LWIP_SO_RCVBUF
  SYS_ARCH_GET(conn->recv_avail, recv_avail);
  if (!NETCONN_MBOX_VALID(conn, &conn->recvmbox) ||
      ((recv_avail + (int)(p->tot_len)) > conn->recv_bufsize)) {
#else  /* LWIP_SO_RCVBUF */
  if (!NETCONN_MBOX_VALID(conn, &conn->recvmbox)) {
 8011aa2:	69fb      	ldr	r3, [r7, #28]
 8011aa4:	3310      	adds	r3, #16
 8011aa6:	4618      	mov	r0, r3
 8011aa8:	f00c fd12 	bl	801e4d0 <sys_mbox_valid>
 8011aac:	4603      	mov	r3, r0
 8011aae:	2b00      	cmp	r3, #0
 8011ab0:	d103      	bne.n	8011aba <recv_udp+0x72>
#endif /* LWIP_SO_RCVBUF */
    pbuf_free(p);
 8011ab2:	6878      	ldr	r0, [r7, #4]
 8011ab4:	f003 f9f6 	bl	8014ea4 <pbuf_free>
    return;
 8011ab8:	e036      	b.n	8011b28 <recv_udp+0xe0>
  }

  buf = (struct netbuf *)memp_malloc(MEMP_NETBUF);
 8011aba:	2006      	movs	r0, #6
 8011abc:	f002 fad8 	bl	8014070 <memp_malloc>
 8011ac0:	61b8      	str	r0, [r7, #24]
  if (buf == NULL) {
 8011ac2:	69bb      	ldr	r3, [r7, #24]
 8011ac4:	2b00      	cmp	r3, #0
 8011ac6:	d103      	bne.n	8011ad0 <recv_udp+0x88>
    pbuf_free(p);
 8011ac8:	6878      	ldr	r0, [r7, #4]
 8011aca:	f003 f9eb 	bl	8014ea4 <pbuf_free>
    return;
 8011ace:	e02b      	b.n	8011b28 <recv_udp+0xe0>
  } else {
    buf->p = p;
 8011ad0:	69bb      	ldr	r3, [r7, #24]
 8011ad2:	687a      	ldr	r2, [r7, #4]
 8011ad4:	601a      	str	r2, [r3, #0]
    buf->ptr = p;
 8011ad6:	69bb      	ldr	r3, [r7, #24]
 8011ad8:	687a      	ldr	r2, [r7, #4]
 8011ada:	605a      	str	r2, [r3, #4]
    ip_addr_set(&buf->addr, addr);
 8011adc:	683b      	ldr	r3, [r7, #0]
 8011ade:	2b00      	cmp	r3, #0
 8011ae0:	d002      	beq.n	8011ae8 <recv_udp+0xa0>
 8011ae2:	683b      	ldr	r3, [r7, #0]
 8011ae4:	681b      	ldr	r3, [r3, #0]
 8011ae6:	e000      	b.n	8011aea <recv_udp+0xa2>
 8011ae8:	2300      	movs	r3, #0
 8011aea:	69ba      	ldr	r2, [r7, #24]
 8011aec:	6093      	str	r3, [r2, #8]
    buf->port = port;
 8011aee:	69bb      	ldr	r3, [r7, #24]
 8011af0:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 8011af2:	819a      	strh	r2, [r3, #12]
      buf->toport_chksum = udphdr->dest;
    }
#endif /* LWIP_NETBUF_RECVINFO */
  }

  len = p->tot_len;
 8011af4:	687b      	ldr	r3, [r7, #4]
 8011af6:	891b      	ldrh	r3, [r3, #8]
 8011af8:	82fb      	strh	r3, [r7, #22]
  if (sys_mbox_trypost(&conn->recvmbox, buf) != ERR_OK) {
 8011afa:	69fb      	ldr	r3, [r7, #28]
 8011afc:	3310      	adds	r3, #16
 8011afe:	69b9      	ldr	r1, [r7, #24]
 8011b00:	4618      	mov	r0, r3
 8011b02:	f00c fc83 	bl	801e40c <sys_mbox_trypost>
 8011b06:	4603      	mov	r3, r0
 8011b08:	2b00      	cmp	r3, #0
 8011b0a:	d003      	beq.n	8011b14 <recv_udp+0xcc>
    netbuf_delete(buf);
 8011b0c:	69b8      	ldr	r0, [r7, #24]
 8011b0e:	f001 fb07 	bl	8013120 <netbuf_delete>
    return;
 8011b12:	e009      	b.n	8011b28 <recv_udp+0xe0>
  } else {
#if LWIP_SO_RCVBUF
    SYS_ARCH_INC(conn->recv_avail, len);
#endif /* LWIP_SO_RCVBUF */
    /* Register event with callback */
    API_EVENT(conn, NETCONN_EVT_RCVPLUS, len);
 8011b14:	69fb      	ldr	r3, [r7, #28]
 8011b16:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8011b18:	2b00      	cmp	r3, #0
 8011b1a:	d005      	beq.n	8011b28 <recv_udp+0xe0>
 8011b1c:	69fb      	ldr	r3, [r7, #28]
 8011b1e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8011b20:	8afa      	ldrh	r2, [r7, #22]
 8011b22:	2100      	movs	r1, #0
 8011b24:	69f8      	ldr	r0, [r7, #28]
 8011b26:	4798      	blx	r3
  }
}
 8011b28:	3720      	adds	r7, #32
 8011b2a:	46bd      	mov	sp, r7
 8011b2c:	bd80      	pop	{r7, pc}
 8011b2e:	bf00      	nop
 8011b30:	0801fc1c 	.word	0x0801fc1c
 8011b34:	0801fc94 	.word	0x0801fc94
 8011b38:	0801fc60 	.word	0x0801fc60
 8011b3c:	0801fcb8 	.word	0x0801fcb8
 8011b40:	0801fcd8 	.word	0x0801fcd8

08011b44 <recv_tcp>:
 *
 * @see tcp.h (struct tcp_pcb.recv) for parameters and return value
 */
static err_t
recv_tcp(void *arg, struct tcp_pcb *pcb, struct pbuf *p, err_t err)
{
 8011b44:	b580      	push	{r7, lr}
 8011b46:	b088      	sub	sp, #32
 8011b48:	af00      	add	r7, sp, #0
 8011b4a:	60f8      	str	r0, [r7, #12]
 8011b4c:	60b9      	str	r1, [r7, #8]
 8011b4e:	607a      	str	r2, [r7, #4]
 8011b50:	70fb      	strb	r3, [r7, #3]
  struct netconn *conn;
  u16_t len;
  void *msg;

  LWIP_UNUSED_ARG(pcb);
  LWIP_ASSERT("recv_tcp must have a pcb argument", pcb != NULL);
 8011b52:	68bb      	ldr	r3, [r7, #8]
 8011b54:	2b00      	cmp	r3, #0
 8011b56:	d106      	bne.n	8011b66 <recv_tcp+0x22>
 8011b58:	4b36      	ldr	r3, [pc, #216]	@ (8011c34 <recv_tcp+0xf0>)
 8011b5a:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8011b5e:	4936      	ldr	r1, [pc, #216]	@ (8011c38 <recv_tcp+0xf4>)
 8011b60:	4836      	ldr	r0, [pc, #216]	@ (8011c3c <recv_tcp+0xf8>)
 8011b62:	f00c fedd 	bl	801e920 <iprintf>
  LWIP_ASSERT("recv_tcp must have an argument", arg != NULL);
 8011b66:	68fb      	ldr	r3, [r7, #12]
 8011b68:	2b00      	cmp	r3, #0
 8011b6a:	d106      	bne.n	8011b7a <recv_tcp+0x36>
 8011b6c:	4b31      	ldr	r3, [pc, #196]	@ (8011c34 <recv_tcp+0xf0>)
 8011b6e:	f240 122d 	movw	r2, #301	@ 0x12d
 8011b72:	4933      	ldr	r1, [pc, #204]	@ (8011c40 <recv_tcp+0xfc>)
 8011b74:	4831      	ldr	r0, [pc, #196]	@ (8011c3c <recv_tcp+0xf8>)
 8011b76:	f00c fed3 	bl	801e920 <iprintf>
  LWIP_ASSERT("err != ERR_OK unhandled", err == ERR_OK);
 8011b7a:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8011b7e:	2b00      	cmp	r3, #0
 8011b80:	d006      	beq.n	8011b90 <recv_tcp+0x4c>
 8011b82:	4b2c      	ldr	r3, [pc, #176]	@ (8011c34 <recv_tcp+0xf0>)
 8011b84:	f44f 7297 	mov.w	r2, #302	@ 0x12e
 8011b88:	492e      	ldr	r1, [pc, #184]	@ (8011c44 <recv_tcp+0x100>)
 8011b8a:	482c      	ldr	r0, [pc, #176]	@ (8011c3c <recv_tcp+0xf8>)
 8011b8c:	f00c fec8 	bl	801e920 <iprintf>
  LWIP_UNUSED_ARG(err); /* for LWIP_NOASSERT */
  conn = (struct netconn *)arg;
 8011b90:	68fb      	ldr	r3, [r7, #12]
 8011b92:	617b      	str	r3, [r7, #20]

  if (conn == NULL) {
 8011b94:	697b      	ldr	r3, [r7, #20]
 8011b96:	2b00      	cmp	r3, #0
 8011b98:	d102      	bne.n	8011ba0 <recv_tcp+0x5c>
    return ERR_VAL;
 8011b9a:	f06f 0305 	mvn.w	r3, #5
 8011b9e:	e045      	b.n	8011c2c <recv_tcp+0xe8>
  }
  LWIP_ASSERT("recv_tcp: recv for wrong pcb!", conn->pcb.tcp == pcb);
 8011ba0:	697b      	ldr	r3, [r7, #20]
 8011ba2:	685b      	ldr	r3, [r3, #4]
 8011ba4:	68ba      	ldr	r2, [r7, #8]
 8011ba6:	429a      	cmp	r2, r3
 8011ba8:	d006      	beq.n	8011bb8 <recv_tcp+0x74>
 8011baa:	4b22      	ldr	r3, [pc, #136]	@ (8011c34 <recv_tcp+0xf0>)
 8011bac:	f240 1235 	movw	r2, #309	@ 0x135
 8011bb0:	4925      	ldr	r1, [pc, #148]	@ (8011c48 <recv_tcp+0x104>)
 8011bb2:	4822      	ldr	r0, [pc, #136]	@ (8011c3c <recv_tcp+0xf8>)
 8011bb4:	f00c feb4 	bl	801e920 <iprintf>

  if (!NETCONN_MBOX_VALID(conn, &conn->recvmbox)) {
 8011bb8:	697b      	ldr	r3, [r7, #20]
 8011bba:	3310      	adds	r3, #16
 8011bbc:	4618      	mov	r0, r3
 8011bbe:	f00c fc87 	bl	801e4d0 <sys_mbox_valid>
 8011bc2:	4603      	mov	r3, r0
 8011bc4:	2b00      	cmp	r3, #0
 8011bc6:	d10d      	bne.n	8011be4 <recv_tcp+0xa0>
    /* recvmbox already deleted */
    if (p != NULL) {
 8011bc8:	687b      	ldr	r3, [r7, #4]
 8011bca:	2b00      	cmp	r3, #0
 8011bcc:	d008      	beq.n	8011be0 <recv_tcp+0x9c>
      tcp_recved(pcb, p->tot_len);
 8011bce:	687b      	ldr	r3, [r7, #4]
 8011bd0:	891b      	ldrh	r3, [r3, #8]
 8011bd2:	4619      	mov	r1, r3
 8011bd4:	68b8      	ldr	r0, [r7, #8]
 8011bd6:	f004 f91d 	bl	8015e14 <tcp_recved>
      pbuf_free(p);
 8011bda:	6878      	ldr	r0, [r7, #4]
 8011bdc:	f003 f962 	bl	8014ea4 <pbuf_free>
    }
    return ERR_OK;
 8011be0:	2300      	movs	r3, #0
 8011be2:	e023      	b.n	8011c2c <recv_tcp+0xe8>
  }
  /* Unlike for UDP or RAW pcbs, don't check for available space
     using recv_avail since that could break the connection
     (data is already ACKed) */

  if (p != NULL) {
 8011be4:	687b      	ldr	r3, [r7, #4]
 8011be6:	2b00      	cmp	r3, #0
 8011be8:	d005      	beq.n	8011bf6 <recv_tcp+0xb2>
    msg = p;
 8011bea:	687b      	ldr	r3, [r7, #4]
 8011bec:	61bb      	str	r3, [r7, #24]
    len = p->tot_len;
 8011bee:	687b      	ldr	r3, [r7, #4]
 8011bf0:	891b      	ldrh	r3, [r3, #8]
 8011bf2:	83fb      	strh	r3, [r7, #30]
 8011bf4:	e003      	b.n	8011bfe <recv_tcp+0xba>
  } else {
    msg = LWIP_CONST_CAST(void *, &netconn_closed);
 8011bf6:	4b15      	ldr	r3, [pc, #84]	@ (8011c4c <recv_tcp+0x108>)
 8011bf8:	61bb      	str	r3, [r7, #24]
    len = 0;
 8011bfa:	2300      	movs	r3, #0
 8011bfc:	83fb      	strh	r3, [r7, #30]
  }

  if (sys_mbox_trypost(&conn->recvmbox, msg) != ERR_OK) {
 8011bfe:	697b      	ldr	r3, [r7, #20]
 8011c00:	3310      	adds	r3, #16
 8011c02:	69b9      	ldr	r1, [r7, #24]
 8011c04:	4618      	mov	r0, r3
 8011c06:	f00c fc01 	bl	801e40c <sys_mbox_trypost>
 8011c0a:	4603      	mov	r3, r0
 8011c0c:	2b00      	cmp	r3, #0
 8011c0e:	d002      	beq.n	8011c16 <recv_tcp+0xd2>
    /* don't deallocate p: it is presented to us later again from tcp_fasttmr! */
    return ERR_MEM;
 8011c10:	f04f 33ff 	mov.w	r3, #4294967295
 8011c14:	e00a      	b.n	8011c2c <recv_tcp+0xe8>
  } else {
#if LWIP_SO_RCVBUF
    SYS_ARCH_INC(conn->recv_avail, len);
#endif /* LWIP_SO_RCVBUF */
    /* Register event with callback */
    API_EVENT(conn, NETCONN_EVT_RCVPLUS, len);
 8011c16:	697b      	ldr	r3, [r7, #20]
 8011c18:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8011c1a:	2b00      	cmp	r3, #0
 8011c1c:	d005      	beq.n	8011c2a <recv_tcp+0xe6>
 8011c1e:	697b      	ldr	r3, [r7, #20]
 8011c20:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8011c22:	8bfa      	ldrh	r2, [r7, #30]
 8011c24:	2100      	movs	r1, #0
 8011c26:	6978      	ldr	r0, [r7, #20]
 8011c28:	4798      	blx	r3
  }

  return ERR_OK;
 8011c2a:	2300      	movs	r3, #0
}
 8011c2c:	4618      	mov	r0, r3
 8011c2e:	3720      	adds	r7, #32
 8011c30:	46bd      	mov	sp, r7
 8011c32:	bd80      	pop	{r7, pc}
 8011c34:	0801fc1c 	.word	0x0801fc1c
 8011c38:	0801fcf8 	.word	0x0801fcf8
 8011c3c:	0801fc60 	.word	0x0801fc60
 8011c40:	0801fd1c 	.word	0x0801fd1c
 8011c44:	0801fd3c 	.word	0x0801fd3c
 8011c48:	0801fd54 	.word	0x0801fd54
 8011c4c:	08022e7a 	.word	0x08022e7a

08011c50 <poll_tcp>:
 *
 * @see tcp.h (struct tcp_pcb.poll) for parameters and return value
 */
static err_t
poll_tcp(void *arg, struct tcp_pcb *pcb)
{
 8011c50:	b580      	push	{r7, lr}
 8011c52:	b084      	sub	sp, #16
 8011c54:	af00      	add	r7, sp, #0
 8011c56:	6078      	str	r0, [r7, #4]
 8011c58:	6039      	str	r1, [r7, #0]
  struct netconn *conn = (struct netconn *)arg;
 8011c5a:	687b      	ldr	r3, [r7, #4]
 8011c5c:	60fb      	str	r3, [r7, #12]

  LWIP_UNUSED_ARG(pcb);
  LWIP_ASSERT("conn != NULL", (conn != NULL));
 8011c5e:	68fb      	ldr	r3, [r7, #12]
 8011c60:	2b00      	cmp	r3, #0
 8011c62:	d106      	bne.n	8011c72 <poll_tcp+0x22>
 8011c64:	4b2a      	ldr	r3, [pc, #168]	@ (8011d10 <poll_tcp+0xc0>)
 8011c66:	f44f 72b5 	mov.w	r2, #362	@ 0x16a
 8011c6a:	492a      	ldr	r1, [pc, #168]	@ (8011d14 <poll_tcp+0xc4>)
 8011c6c:	482a      	ldr	r0, [pc, #168]	@ (8011d18 <poll_tcp+0xc8>)
 8011c6e:	f00c fe57 	bl	801e920 <iprintf>

  if (conn->state == NETCONN_WRITE) {
 8011c72:	68fb      	ldr	r3, [r7, #12]
 8011c74:	785b      	ldrb	r3, [r3, #1]
 8011c76:	2b01      	cmp	r3, #1
 8011c78:	d104      	bne.n	8011c84 <poll_tcp+0x34>
    lwip_netconn_do_writemore(conn  WRITE_DELAYED);
 8011c7a:	2101      	movs	r1, #1
 8011c7c:	68f8      	ldr	r0, [r7, #12]
 8011c7e:	f000 ff69 	bl	8012b54 <lwip_netconn_do_writemore>
 8011c82:	e016      	b.n	8011cb2 <poll_tcp+0x62>
  } else if (conn->state == NETCONN_CLOSE) {
 8011c84:	68fb      	ldr	r3, [r7, #12]
 8011c86:	785b      	ldrb	r3, [r3, #1]
 8011c88:	2b04      	cmp	r3, #4
 8011c8a:	d112      	bne.n	8011cb2 <poll_tcp+0x62>
#if !LWIP_SO_SNDTIMEO && !LWIP_SO_LINGER
    if (conn->current_msg && conn->current_msg->msg.sd.polls_left) {
 8011c8c:	68fb      	ldr	r3, [r7, #12]
 8011c8e:	6a1b      	ldr	r3, [r3, #32]
 8011c90:	2b00      	cmp	r3, #0
 8011c92:	d00a      	beq.n	8011caa <poll_tcp+0x5a>
 8011c94:	68fb      	ldr	r3, [r7, #12]
 8011c96:	6a1b      	ldr	r3, [r3, #32]
 8011c98:	7a5b      	ldrb	r3, [r3, #9]
 8011c9a:	2b00      	cmp	r3, #0
 8011c9c:	d005      	beq.n	8011caa <poll_tcp+0x5a>
      conn->current_msg->msg.sd.polls_left--;
 8011c9e:	68fb      	ldr	r3, [r7, #12]
 8011ca0:	6a1b      	ldr	r3, [r3, #32]
 8011ca2:	7a5a      	ldrb	r2, [r3, #9]
 8011ca4:	3a01      	subs	r2, #1
 8011ca6:	b2d2      	uxtb	r2, r2
 8011ca8:	725a      	strb	r2, [r3, #9]
    }
#endif /* !LWIP_SO_SNDTIMEO && !LWIP_SO_LINGER */
    lwip_netconn_do_close_internal(conn  WRITE_DELAYED);
 8011caa:	2101      	movs	r1, #1
 8011cac:	68f8      	ldr	r0, [r7, #12]
 8011cae:	f000 fbfb 	bl	80124a8 <lwip_netconn_do_close_internal>
  }
  /* @todo: implement connect timeout here? */

  /* Did a nonblocking write fail before? Then check available write-space. */
  if (conn->flags & NETCONN_FLAG_CHECK_WRITESPACE) {
 8011cb2:	68fb      	ldr	r3, [r7, #12]
 8011cb4:	7f1b      	ldrb	r3, [r3, #28]
 8011cb6:	f003 0310 	and.w	r3, r3, #16
 8011cba:	2b00      	cmp	r3, #0
 8011cbc:	d022      	beq.n	8011d04 <poll_tcp+0xb4>
    /* If the queued byte- or pbuf-count drops below the configured low-water limit,
       let select mark this pcb as writable again. */
    if ((conn->pcb.tcp != NULL) && (tcp_sndbuf(conn->pcb.tcp) > TCP_SNDLOWAT) &&
 8011cbe:	68fb      	ldr	r3, [r7, #12]
 8011cc0:	685b      	ldr	r3, [r3, #4]
 8011cc2:	2b00      	cmp	r3, #0
 8011cc4:	d01e      	beq.n	8011d04 <poll_tcp+0xb4>
 8011cc6:	68fb      	ldr	r3, [r7, #12]
 8011cc8:	685b      	ldr	r3, [r3, #4]
 8011cca:	f8b3 3064 	ldrh.w	r3, [r3, #100]	@ 0x64
 8011cce:	f640 3269 	movw	r2, #2921	@ 0xb69
 8011cd2:	4293      	cmp	r3, r2
 8011cd4:	d916      	bls.n	8011d04 <poll_tcp+0xb4>
        (tcp_sndqueuelen(conn->pcb.tcp) < TCP_SNDQUEUELOWAT)) {
 8011cd6:	68fb      	ldr	r3, [r7, #12]
 8011cd8:	685b      	ldr	r3, [r3, #4]
 8011cda:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
    if ((conn->pcb.tcp != NULL) && (tcp_sndbuf(conn->pcb.tcp) > TCP_SNDLOWAT) &&
 8011cde:	2b07      	cmp	r3, #7
 8011ce0:	d810      	bhi.n	8011d04 <poll_tcp+0xb4>
      netconn_clear_flags(conn, NETCONN_FLAG_CHECK_WRITESPACE);
 8011ce2:	68fb      	ldr	r3, [r7, #12]
 8011ce4:	7f1b      	ldrb	r3, [r3, #28]
 8011ce6:	f023 0310 	bic.w	r3, r3, #16
 8011cea:	b2da      	uxtb	r2, r3
 8011cec:	68fb      	ldr	r3, [r7, #12]
 8011cee:	771a      	strb	r2, [r3, #28]
      API_EVENT(conn, NETCONN_EVT_SENDPLUS, 0);
 8011cf0:	68fb      	ldr	r3, [r7, #12]
 8011cf2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8011cf4:	2b00      	cmp	r3, #0
 8011cf6:	d005      	beq.n	8011d04 <poll_tcp+0xb4>
 8011cf8:	68fb      	ldr	r3, [r7, #12]
 8011cfa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8011cfc:	2200      	movs	r2, #0
 8011cfe:	2102      	movs	r1, #2
 8011d00:	68f8      	ldr	r0, [r7, #12]
 8011d02:	4798      	blx	r3
    }
  }

  return ERR_OK;
 8011d04:	2300      	movs	r3, #0
}
 8011d06:	4618      	mov	r0, r3
 8011d08:	3710      	adds	r7, #16
 8011d0a:	46bd      	mov	sp, r7
 8011d0c:	bd80      	pop	{r7, pc}
 8011d0e:	bf00      	nop
 8011d10:	0801fc1c 	.word	0x0801fc1c
 8011d14:	0801fd74 	.word	0x0801fd74
 8011d18:	0801fc60 	.word	0x0801fc60

08011d1c <sent_tcp>:
 *
 * @see tcp.h (struct tcp_pcb.sent) for parameters and return value
 */
static err_t
sent_tcp(void *arg, struct tcp_pcb *pcb, u16_t len)
{
 8011d1c:	b580      	push	{r7, lr}
 8011d1e:	b086      	sub	sp, #24
 8011d20:	af00      	add	r7, sp, #0
 8011d22:	60f8      	str	r0, [r7, #12]
 8011d24:	60b9      	str	r1, [r7, #8]
 8011d26:	4613      	mov	r3, r2
 8011d28:	80fb      	strh	r3, [r7, #6]
  struct netconn *conn = (struct netconn *)arg;
 8011d2a:	68fb      	ldr	r3, [r7, #12]
 8011d2c:	617b      	str	r3, [r7, #20]

  LWIP_UNUSED_ARG(pcb);
  LWIP_ASSERT("conn != NULL", (conn != NULL));
 8011d2e:	697b      	ldr	r3, [r7, #20]
 8011d30:	2b00      	cmp	r3, #0
 8011d32:	d106      	bne.n	8011d42 <sent_tcp+0x26>
 8011d34:	4b21      	ldr	r3, [pc, #132]	@ (8011dbc <sent_tcp+0xa0>)
 8011d36:	f240 1293 	movw	r2, #403	@ 0x193
 8011d3a:	4921      	ldr	r1, [pc, #132]	@ (8011dc0 <sent_tcp+0xa4>)
 8011d3c:	4821      	ldr	r0, [pc, #132]	@ (8011dc4 <sent_tcp+0xa8>)
 8011d3e:	f00c fdef 	bl	801e920 <iprintf>

  if (conn) {
 8011d42:	697b      	ldr	r3, [r7, #20]
 8011d44:	2b00      	cmp	r3, #0
 8011d46:	d033      	beq.n	8011db0 <sent_tcp+0x94>
    if (conn->state == NETCONN_WRITE) {
 8011d48:	697b      	ldr	r3, [r7, #20]
 8011d4a:	785b      	ldrb	r3, [r3, #1]
 8011d4c:	2b01      	cmp	r3, #1
 8011d4e:	d104      	bne.n	8011d5a <sent_tcp+0x3e>
      lwip_netconn_do_writemore(conn  WRITE_DELAYED);
 8011d50:	2101      	movs	r1, #1
 8011d52:	6978      	ldr	r0, [r7, #20]
 8011d54:	f000 fefe 	bl	8012b54 <lwip_netconn_do_writemore>
 8011d58:	e007      	b.n	8011d6a <sent_tcp+0x4e>
    } else if (conn->state == NETCONN_CLOSE) {
 8011d5a:	697b      	ldr	r3, [r7, #20]
 8011d5c:	785b      	ldrb	r3, [r3, #1]
 8011d5e:	2b04      	cmp	r3, #4
 8011d60:	d103      	bne.n	8011d6a <sent_tcp+0x4e>
      lwip_netconn_do_close_internal(conn  WRITE_DELAYED);
 8011d62:	2101      	movs	r1, #1
 8011d64:	6978      	ldr	r0, [r7, #20]
 8011d66:	f000 fb9f 	bl	80124a8 <lwip_netconn_do_close_internal>
    }

    /* If the queued byte- or pbuf-count drops below the configured low-water limit,
       let select mark this pcb as writable again. */
    if ((conn->pcb.tcp != NULL) && (tcp_sndbuf(conn->pcb.tcp) > TCP_SNDLOWAT) &&
 8011d6a:	697b      	ldr	r3, [r7, #20]
 8011d6c:	685b      	ldr	r3, [r3, #4]
 8011d6e:	2b00      	cmp	r3, #0
 8011d70:	d01e      	beq.n	8011db0 <sent_tcp+0x94>
 8011d72:	697b      	ldr	r3, [r7, #20]
 8011d74:	685b      	ldr	r3, [r3, #4]
 8011d76:	f8b3 3064 	ldrh.w	r3, [r3, #100]	@ 0x64
 8011d7a:	f640 3269 	movw	r2, #2921	@ 0xb69
 8011d7e:	4293      	cmp	r3, r2
 8011d80:	d916      	bls.n	8011db0 <sent_tcp+0x94>
        (tcp_sndqueuelen(conn->pcb.tcp) < TCP_SNDQUEUELOWAT)) {
 8011d82:	697b      	ldr	r3, [r7, #20]
 8011d84:	685b      	ldr	r3, [r3, #4]
 8011d86:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
    if ((conn->pcb.tcp != NULL) && (tcp_sndbuf(conn->pcb.tcp) > TCP_SNDLOWAT) &&
 8011d8a:	2b07      	cmp	r3, #7
 8011d8c:	d810      	bhi.n	8011db0 <sent_tcp+0x94>
      netconn_clear_flags(conn, NETCONN_FLAG_CHECK_WRITESPACE);
 8011d8e:	697b      	ldr	r3, [r7, #20]
 8011d90:	7f1b      	ldrb	r3, [r3, #28]
 8011d92:	f023 0310 	bic.w	r3, r3, #16
 8011d96:	b2da      	uxtb	r2, r3
 8011d98:	697b      	ldr	r3, [r7, #20]
 8011d9a:	771a      	strb	r2, [r3, #28]
      API_EVENT(conn, NETCONN_EVT_SENDPLUS, len);
 8011d9c:	697b      	ldr	r3, [r7, #20]
 8011d9e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8011da0:	2b00      	cmp	r3, #0
 8011da2:	d005      	beq.n	8011db0 <sent_tcp+0x94>
 8011da4:	697b      	ldr	r3, [r7, #20]
 8011da6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8011da8:	88fa      	ldrh	r2, [r7, #6]
 8011daa:	2102      	movs	r1, #2
 8011dac:	6978      	ldr	r0, [r7, #20]
 8011dae:	4798      	blx	r3
    }
  }

  return ERR_OK;
 8011db0:	2300      	movs	r3, #0
}
 8011db2:	4618      	mov	r0, r3
 8011db4:	3718      	adds	r7, #24
 8011db6:	46bd      	mov	sp, r7
 8011db8:	bd80      	pop	{r7, pc}
 8011dba:	bf00      	nop
 8011dbc:	0801fc1c 	.word	0x0801fc1c
 8011dc0:	0801fd74 	.word	0x0801fd74
 8011dc4:	0801fc60 	.word	0x0801fc60

08011dc8 <err_tcp>:
 *
 * @see tcp.h (struct tcp_pcb.err) for parameters
 */
static void
err_tcp(void *arg, err_t err)
{
 8011dc8:	b580      	push	{r7, lr}
 8011dca:	b088      	sub	sp, #32
 8011dcc:	af00      	add	r7, sp, #0
 8011dce:	6078      	str	r0, [r7, #4]
 8011dd0:	460b      	mov	r3, r1
 8011dd2:	70fb      	strb	r3, [r7, #3]
  struct netconn *conn;
  enum netconn_state old_state;
  void *mbox_msg;
  SYS_ARCH_DECL_PROTECT(lev);

  conn = (struct netconn *)arg;
 8011dd4:	687b      	ldr	r3, [r7, #4]
 8011dd6:	61fb      	str	r3, [r7, #28]
  LWIP_ASSERT("conn != NULL", (conn != NULL));
 8011dd8:	69fb      	ldr	r3, [r7, #28]
 8011dda:	2b00      	cmp	r3, #0
 8011ddc:	d106      	bne.n	8011dec <err_tcp+0x24>
 8011dde:	4b5f      	ldr	r3, [pc, #380]	@ (8011f5c <err_tcp+0x194>)
 8011de0:	f44f 72dc 	mov.w	r2, #440	@ 0x1b8
 8011de4:	495e      	ldr	r1, [pc, #376]	@ (8011f60 <err_tcp+0x198>)
 8011de6:	485f      	ldr	r0, [pc, #380]	@ (8011f64 <err_tcp+0x19c>)
 8011de8:	f00c fd9a 	bl	801e920 <iprintf>

  SYS_ARCH_PROTECT(lev);
 8011dec:	f00c fc7a 	bl	801e6e4 <sys_arch_protect>
 8011df0:	61b8      	str	r0, [r7, #24]

  /* when err is called, the pcb is deallocated, so delete the reference */
  conn->pcb.tcp = NULL;
 8011df2:	69fb      	ldr	r3, [r7, #28]
 8011df4:	2200      	movs	r2, #0
 8011df6:	605a      	str	r2, [r3, #4]
  /* store pending error */
  conn->pending_err = err;
 8011df8:	69fb      	ldr	r3, [r7, #28]
 8011dfa:	78fa      	ldrb	r2, [r7, #3]
 8011dfc:	721a      	strb	r2, [r3, #8]
  /* prevent application threads from blocking on 'recvmbox'/'acceptmbox' */
  conn->flags |= NETCONN_FLAG_MBOXCLOSED;
 8011dfe:	69fb      	ldr	r3, [r7, #28]
 8011e00:	7f1b      	ldrb	r3, [r3, #28]
 8011e02:	f043 0301 	orr.w	r3, r3, #1
 8011e06:	b2da      	uxtb	r2, r3
 8011e08:	69fb      	ldr	r3, [r7, #28]
 8011e0a:	771a      	strb	r2, [r3, #28]

  /* reset conn->state now before waking up other threads */
  old_state = conn->state;
 8011e0c:	69fb      	ldr	r3, [r7, #28]
 8011e0e:	785b      	ldrb	r3, [r3, #1]
 8011e10:	75fb      	strb	r3, [r7, #23]
  conn->state = NETCONN_NONE;
 8011e12:	69fb      	ldr	r3, [r7, #28]
 8011e14:	2200      	movs	r2, #0
 8011e16:	705a      	strb	r2, [r3, #1]

  SYS_ARCH_UNPROTECT(lev);
 8011e18:	69b8      	ldr	r0, [r7, #24]
 8011e1a:	f00c fc71 	bl	801e700 <sys_arch_unprotect>

  /* Notify the user layer about a connection error. Used to signal select. */
  API_EVENT(conn, NETCONN_EVT_ERROR, 0);
 8011e1e:	69fb      	ldr	r3, [r7, #28]
 8011e20:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8011e22:	2b00      	cmp	r3, #0
 8011e24:	d005      	beq.n	8011e32 <err_tcp+0x6a>
 8011e26:	69fb      	ldr	r3, [r7, #28]
 8011e28:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8011e2a:	2200      	movs	r2, #0
 8011e2c:	2104      	movs	r1, #4
 8011e2e:	69f8      	ldr	r0, [r7, #28]
 8011e30:	4798      	blx	r3
  /* Try to release selects pending on 'read' or 'write', too.
     They will get an error if they actually try to read or write. */
  API_EVENT(conn, NETCONN_EVT_RCVPLUS, 0);
 8011e32:	69fb      	ldr	r3, [r7, #28]
 8011e34:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8011e36:	2b00      	cmp	r3, #0
 8011e38:	d005      	beq.n	8011e46 <err_tcp+0x7e>
 8011e3a:	69fb      	ldr	r3, [r7, #28]
 8011e3c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8011e3e:	2200      	movs	r2, #0
 8011e40:	2100      	movs	r1, #0
 8011e42:	69f8      	ldr	r0, [r7, #28]
 8011e44:	4798      	blx	r3
  API_EVENT(conn, NETCONN_EVT_SENDPLUS, 0);
 8011e46:	69fb      	ldr	r3, [r7, #28]
 8011e48:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8011e4a:	2b00      	cmp	r3, #0
 8011e4c:	d005      	beq.n	8011e5a <err_tcp+0x92>
 8011e4e:	69fb      	ldr	r3, [r7, #28]
 8011e50:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8011e52:	2200      	movs	r2, #0
 8011e54:	2102      	movs	r1, #2
 8011e56:	69f8      	ldr	r0, [r7, #28]
 8011e58:	4798      	blx	r3

  mbox_msg = lwip_netconn_err_to_msg(err);
 8011e5a:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8011e5e:	4618      	mov	r0, r3
 8011e60:	f7ff fd82 	bl	8011968 <lwip_netconn_err_to_msg>
 8011e64:	6138      	str	r0, [r7, #16]
  /* pass error message to recvmbox to wake up pending recv */
  if (NETCONN_MBOX_VALID(conn, &conn->recvmbox)) {
 8011e66:	69fb      	ldr	r3, [r7, #28]
 8011e68:	3310      	adds	r3, #16
 8011e6a:	4618      	mov	r0, r3
 8011e6c:	f00c fb30 	bl	801e4d0 <sys_mbox_valid>
 8011e70:	4603      	mov	r3, r0
 8011e72:	2b00      	cmp	r3, #0
 8011e74:	d005      	beq.n	8011e82 <err_tcp+0xba>
    /* use trypost to prevent deadlock */
    sys_mbox_trypost(&conn->recvmbox, mbox_msg);
 8011e76:	69fb      	ldr	r3, [r7, #28]
 8011e78:	3310      	adds	r3, #16
 8011e7a:	6939      	ldr	r1, [r7, #16]
 8011e7c:	4618      	mov	r0, r3
 8011e7e:	f00c fac5 	bl	801e40c <sys_mbox_trypost>
  }
  /* pass error message to acceptmbox to wake up pending accept */
  if (NETCONN_MBOX_VALID(conn, &conn->acceptmbox)) {
 8011e82:	69fb      	ldr	r3, [r7, #28]
 8011e84:	3314      	adds	r3, #20
 8011e86:	4618      	mov	r0, r3
 8011e88:	f00c fb22 	bl	801e4d0 <sys_mbox_valid>
 8011e8c:	4603      	mov	r3, r0
 8011e8e:	2b00      	cmp	r3, #0
 8011e90:	d005      	beq.n	8011e9e <err_tcp+0xd6>
    /* use trypost to preven deadlock */
    sys_mbox_trypost(&conn->acceptmbox, mbox_msg);
 8011e92:	69fb      	ldr	r3, [r7, #28]
 8011e94:	3314      	adds	r3, #20
 8011e96:	6939      	ldr	r1, [r7, #16]
 8011e98:	4618      	mov	r0, r3
 8011e9a:	f00c fab7 	bl	801e40c <sys_mbox_trypost>
  }

  if ((old_state == NETCONN_WRITE) || (old_state == NETCONN_CLOSE) ||
 8011e9e:	7dfb      	ldrb	r3, [r7, #23]
 8011ea0:	2b01      	cmp	r3, #1
 8011ea2:	d005      	beq.n	8011eb0 <err_tcp+0xe8>
 8011ea4:	7dfb      	ldrb	r3, [r7, #23]
 8011ea6:	2b04      	cmp	r3, #4
 8011ea8:	d002      	beq.n	8011eb0 <err_tcp+0xe8>
 8011eaa:	7dfb      	ldrb	r3, [r7, #23]
 8011eac:	2b03      	cmp	r3, #3
 8011eae:	d143      	bne.n	8011f38 <err_tcp+0x170>
      (old_state == NETCONN_CONNECT)) {
    /* calling lwip_netconn_do_writemore/lwip_netconn_do_close_internal is not necessary
       since the pcb has already been deleted! */
    int was_nonblocking_connect = IN_NONBLOCKING_CONNECT(conn);
 8011eb0:	69fb      	ldr	r3, [r7, #28]
 8011eb2:	7f1b      	ldrb	r3, [r3, #28]
 8011eb4:	f003 0304 	and.w	r3, r3, #4
 8011eb8:	2b00      	cmp	r3, #0
 8011eba:	bf14      	ite	ne
 8011ebc:	2301      	movne	r3, #1
 8011ebe:	2300      	moveq	r3, #0
 8011ec0:	b2db      	uxtb	r3, r3
 8011ec2:	60fb      	str	r3, [r7, #12]
    SET_NONBLOCKING_CONNECT(conn, 0);
 8011ec4:	69fb      	ldr	r3, [r7, #28]
 8011ec6:	7f1b      	ldrb	r3, [r3, #28]
 8011ec8:	f023 0304 	bic.w	r3, r3, #4
 8011ecc:	b2da      	uxtb	r2, r3
 8011ece:	69fb      	ldr	r3, [r7, #28]
 8011ed0:	771a      	strb	r2, [r3, #28]

    if (!was_nonblocking_connect) {
 8011ed2:	68fb      	ldr	r3, [r7, #12]
 8011ed4:	2b00      	cmp	r3, #0
 8011ed6:	d13b      	bne.n	8011f50 <err_tcp+0x188>
      sys_sem_t *op_completed_sem;
      /* set error return code */
      LWIP_ASSERT("conn->current_msg != NULL", conn->current_msg != NULL);
 8011ed8:	69fb      	ldr	r3, [r7, #28]
 8011eda:	6a1b      	ldr	r3, [r3, #32]
 8011edc:	2b00      	cmp	r3, #0
 8011ede:	d106      	bne.n	8011eee <err_tcp+0x126>
 8011ee0:	4b1e      	ldr	r3, [pc, #120]	@ (8011f5c <err_tcp+0x194>)
 8011ee2:	f44f 72f3 	mov.w	r2, #486	@ 0x1e6
 8011ee6:	4920      	ldr	r1, [pc, #128]	@ (8011f68 <err_tcp+0x1a0>)
 8011ee8:	481e      	ldr	r0, [pc, #120]	@ (8011f64 <err_tcp+0x19c>)
 8011eea:	f00c fd19 	bl	801e920 <iprintf>
      if (old_state == NETCONN_CLOSE) {
 8011eee:	7dfb      	ldrb	r3, [r7, #23]
 8011ef0:	2b04      	cmp	r3, #4
 8011ef2:	d104      	bne.n	8011efe <err_tcp+0x136>
        /* let close succeed: the connection is closed after all... */
        conn->current_msg->err = ERR_OK;
 8011ef4:	69fb      	ldr	r3, [r7, #28]
 8011ef6:	6a1b      	ldr	r3, [r3, #32]
 8011ef8:	2200      	movs	r2, #0
 8011efa:	711a      	strb	r2, [r3, #4]
 8011efc:	e003      	b.n	8011f06 <err_tcp+0x13e>
      } else {
        /* Write and connect fail */
        conn->current_msg->err = err;
 8011efe:	69fb      	ldr	r3, [r7, #28]
 8011f00:	6a1b      	ldr	r3, [r3, #32]
 8011f02:	78fa      	ldrb	r2, [r7, #3]
 8011f04:	711a      	strb	r2, [r3, #4]
      }
      op_completed_sem = LWIP_API_MSG_SEM(conn->current_msg);
 8011f06:	69fb      	ldr	r3, [r7, #28]
 8011f08:	6a1b      	ldr	r3, [r3, #32]
 8011f0a:	681b      	ldr	r3, [r3, #0]
 8011f0c:	330c      	adds	r3, #12
 8011f0e:	60bb      	str	r3, [r7, #8]
      LWIP_ASSERT("inavlid op_completed_sem", sys_sem_valid(op_completed_sem));
 8011f10:	68b8      	ldr	r0, [r7, #8]
 8011f12:	f00c fb6b 	bl	801e5ec <sys_sem_valid>
 8011f16:	4603      	mov	r3, r0
 8011f18:	2b00      	cmp	r3, #0
 8011f1a:	d106      	bne.n	8011f2a <err_tcp+0x162>
 8011f1c:	4b0f      	ldr	r3, [pc, #60]	@ (8011f5c <err_tcp+0x194>)
 8011f1e:	f240 12ef 	movw	r2, #495	@ 0x1ef
 8011f22:	4912      	ldr	r1, [pc, #72]	@ (8011f6c <err_tcp+0x1a4>)
 8011f24:	480f      	ldr	r0, [pc, #60]	@ (8011f64 <err_tcp+0x19c>)
 8011f26:	f00c fcfb 	bl	801e920 <iprintf>
      conn->current_msg = NULL;
 8011f2a:	69fb      	ldr	r3, [r7, #28]
 8011f2c:	2200      	movs	r2, #0
 8011f2e:	621a      	str	r2, [r3, #32]
      /* wake up the waiting task */
      sys_sem_signal(op_completed_sem);
 8011f30:	68b8      	ldr	r0, [r7, #8]
 8011f32:	f00c fb41 	bl	801e5b8 <sys_sem_signal>
      (old_state == NETCONN_CONNECT)) {
 8011f36:	e00b      	b.n	8011f50 <err_tcp+0x188>
    } else {
      /* @todo: test what happens for error on nonblocking connect */
    }
  } else {
    LWIP_ASSERT("conn->current_msg == NULL", conn->current_msg == NULL);
 8011f38:	69fb      	ldr	r3, [r7, #28]
 8011f3a:	6a1b      	ldr	r3, [r3, #32]
 8011f3c:	2b00      	cmp	r3, #0
 8011f3e:	d008      	beq.n	8011f52 <err_tcp+0x18a>
 8011f40:	4b06      	ldr	r3, [pc, #24]	@ (8011f5c <err_tcp+0x194>)
 8011f42:	f240 12f7 	movw	r2, #503	@ 0x1f7
 8011f46:	490a      	ldr	r1, [pc, #40]	@ (8011f70 <err_tcp+0x1a8>)
 8011f48:	4806      	ldr	r0, [pc, #24]	@ (8011f64 <err_tcp+0x19c>)
 8011f4a:	f00c fce9 	bl	801e920 <iprintf>
  }
}
 8011f4e:	e000      	b.n	8011f52 <err_tcp+0x18a>
      (old_state == NETCONN_CONNECT)) {
 8011f50:	bf00      	nop
}
 8011f52:	bf00      	nop
 8011f54:	3720      	adds	r7, #32
 8011f56:	46bd      	mov	sp, r7
 8011f58:	bd80      	pop	{r7, pc}
 8011f5a:	bf00      	nop
 8011f5c:	0801fc1c 	.word	0x0801fc1c
 8011f60:	0801fd74 	.word	0x0801fd74
 8011f64:	0801fc60 	.word	0x0801fc60
 8011f68:	0801fd84 	.word	0x0801fd84
 8011f6c:	0801fda0 	.word	0x0801fda0
 8011f70:	0801fdbc 	.word	0x0801fdbc

08011f74 <setup_tcp>:
 *
 * @param conn the TCP netconn to setup
 */
static void
setup_tcp(struct netconn *conn)
{
 8011f74:	b580      	push	{r7, lr}
 8011f76:	b084      	sub	sp, #16
 8011f78:	af00      	add	r7, sp, #0
 8011f7a:	6078      	str	r0, [r7, #4]
  struct tcp_pcb *pcb;

  pcb = conn->pcb.tcp;
 8011f7c:	687b      	ldr	r3, [r7, #4]
 8011f7e:	685b      	ldr	r3, [r3, #4]
 8011f80:	60fb      	str	r3, [r7, #12]
  tcp_arg(pcb, conn);
 8011f82:	6879      	ldr	r1, [r7, #4]
 8011f84:	68f8      	ldr	r0, [r7, #12]
 8011f86:	f004 fe11 	bl	8016bac <tcp_arg>
  tcp_recv(pcb, recv_tcp);
 8011f8a:	490a      	ldr	r1, [pc, #40]	@ (8011fb4 <setup_tcp+0x40>)
 8011f8c:	68f8      	ldr	r0, [r7, #12]
 8011f8e:	f004 fe1f 	bl	8016bd0 <tcp_recv>
  tcp_sent(pcb, sent_tcp);
 8011f92:	4909      	ldr	r1, [pc, #36]	@ (8011fb8 <setup_tcp+0x44>)
 8011f94:	68f8      	ldr	r0, [r7, #12]
 8011f96:	f004 fe3d 	bl	8016c14 <tcp_sent>
  tcp_poll(pcb, poll_tcp, NETCONN_TCP_POLL_INTERVAL);
 8011f9a:	2202      	movs	r2, #2
 8011f9c:	4907      	ldr	r1, [pc, #28]	@ (8011fbc <setup_tcp+0x48>)
 8011f9e:	68f8      	ldr	r0, [r7, #12]
 8011fa0:	f004 fe94 	bl	8016ccc <tcp_poll>
  tcp_err(pcb, err_tcp);
 8011fa4:	4906      	ldr	r1, [pc, #24]	@ (8011fc0 <setup_tcp+0x4c>)
 8011fa6:	68f8      	ldr	r0, [r7, #12]
 8011fa8:	f004 fe56 	bl	8016c58 <tcp_err>
}
 8011fac:	bf00      	nop
 8011fae:	3710      	adds	r7, #16
 8011fb0:	46bd      	mov	sp, r7
 8011fb2:	bd80      	pop	{r7, pc}
 8011fb4:	08011b45 	.word	0x08011b45
 8011fb8:	08011d1d 	.word	0x08011d1d
 8011fbc:	08011c51 	.word	0x08011c51
 8011fc0:	08011dc9 	.word	0x08011dc9

08011fc4 <accept_function>:
 *
 * @see tcp.h (struct tcp_pcb_listen.accept) for parameters and return value
 */
static err_t
accept_function(void *arg, struct tcp_pcb *newpcb, err_t err)
{
 8011fc4:	b590      	push	{r4, r7, lr}
 8011fc6:	b089      	sub	sp, #36	@ 0x24
 8011fc8:	af00      	add	r7, sp, #0
 8011fca:	60f8      	str	r0, [r7, #12]
 8011fcc:	60b9      	str	r1, [r7, #8]
 8011fce:	4613      	mov	r3, r2
 8011fd0:	71fb      	strb	r3, [r7, #7]
  struct netconn *newconn;
  struct netconn *conn = (struct netconn *)arg;
 8011fd2:	68fb      	ldr	r3, [r7, #12]
 8011fd4:	61fb      	str	r3, [r7, #28]

  if (conn == NULL) {
 8011fd6:	69fb      	ldr	r3, [r7, #28]
 8011fd8:	2b00      	cmp	r3, #0
 8011fda:	d102      	bne.n	8011fe2 <accept_function+0x1e>
    return ERR_VAL;
 8011fdc:	f06f 0305 	mvn.w	r3, #5
 8011fe0:	e0a1      	b.n	8012126 <accept_function+0x162>
  }
  if (!NETCONN_MBOX_VALID(conn, &conn->acceptmbox)) {
 8011fe2:	69fb      	ldr	r3, [r7, #28]
 8011fe4:	3314      	adds	r3, #20
 8011fe6:	4618      	mov	r0, r3
 8011fe8:	f00c fa72 	bl	801e4d0 <sys_mbox_valid>
 8011fec:	4603      	mov	r3, r0
 8011fee:	2b00      	cmp	r3, #0
 8011ff0:	d102      	bne.n	8011ff8 <accept_function+0x34>
    LWIP_DEBUGF(API_MSG_DEBUG, ("accept_function: acceptmbox already deleted\n"));
    return ERR_VAL;
 8011ff2:	f06f 0305 	mvn.w	r3, #5
 8011ff6:	e096      	b.n	8012126 <accept_function+0x162>
  }

  if (newpcb == NULL) {
 8011ff8:	68bb      	ldr	r3, [r7, #8]
 8011ffa:	2b00      	cmp	r3, #0
 8011ffc:	d11b      	bne.n	8012036 <accept_function+0x72>
    /* out-of-pcbs during connect: pass on this error to the application */
    if (sys_mbox_trypost(&conn->acceptmbox, lwip_netconn_err_to_msg(ERR_ABRT)) == ERR_OK) {
 8011ffe:	69fb      	ldr	r3, [r7, #28]
 8012000:	f103 0414 	add.w	r4, r3, #20
 8012004:	f06f 000c 	mvn.w	r0, #12
 8012008:	f7ff fcae 	bl	8011968 <lwip_netconn_err_to_msg>
 801200c:	4603      	mov	r3, r0
 801200e:	4619      	mov	r1, r3
 8012010:	4620      	mov	r0, r4
 8012012:	f00c f9fb 	bl	801e40c <sys_mbox_trypost>
 8012016:	4603      	mov	r3, r0
 8012018:	2b00      	cmp	r3, #0
 801201a:	d109      	bne.n	8012030 <accept_function+0x6c>
      /* Register event with callback */
      API_EVENT(conn, NETCONN_EVT_RCVPLUS, 0);
 801201c:	69fb      	ldr	r3, [r7, #28]
 801201e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8012020:	2b00      	cmp	r3, #0
 8012022:	d005      	beq.n	8012030 <accept_function+0x6c>
 8012024:	69fb      	ldr	r3, [r7, #28]
 8012026:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8012028:	2200      	movs	r2, #0
 801202a:	2100      	movs	r1, #0
 801202c:	69f8      	ldr	r0, [r7, #28]
 801202e:	4798      	blx	r3
    }
    return ERR_VAL;
 8012030:	f06f 0305 	mvn.w	r3, #5
 8012034:	e077      	b.n	8012126 <accept_function+0x162>
  }
  LWIP_ASSERT("expect newpcb == NULL or err == ERR_OK", err == ERR_OK);
 8012036:	f997 3007 	ldrsb.w	r3, [r7, #7]
 801203a:	2b00      	cmp	r3, #0
 801203c:	d006      	beq.n	801204c <accept_function+0x88>
 801203e:	4b3c      	ldr	r3, [pc, #240]	@ (8012130 <accept_function+0x16c>)
 8012040:	f240 222a 	movw	r2, #554	@ 0x22a
 8012044:	493b      	ldr	r1, [pc, #236]	@ (8012134 <accept_function+0x170>)
 8012046:	483c      	ldr	r0, [pc, #240]	@ (8012138 <accept_function+0x174>)
 8012048:	f00c fc6a 	bl	801e920 <iprintf>

  LWIP_DEBUGF(API_MSG_DEBUG, ("accept_function: newpcb->state: %s\n", tcp_debug_state_str(newpcb->state)));

  /* We have to set the callback here even though
   * the new socket is unknown. newconn->socket is marked as -1. */
  newconn = netconn_alloc(conn->type, conn->callback);
 801204c:	69fb      	ldr	r3, [r7, #28]
 801204e:	781a      	ldrb	r2, [r3, #0]
 8012050:	69fb      	ldr	r3, [r7, #28]
 8012052:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8012054:	4619      	mov	r1, r3
 8012056:	4610      	mov	r0, r2
 8012058:	f000 f8f0 	bl	801223c <netconn_alloc>
 801205c:	61b8      	str	r0, [r7, #24]
  if (newconn == NULL) {
 801205e:	69bb      	ldr	r3, [r7, #24]
 8012060:	2b00      	cmp	r3, #0
 8012062:	d11b      	bne.n	801209c <accept_function+0xd8>
    /* outof netconns: pass on this error to the application */
    if (sys_mbox_trypost(&conn->acceptmbox, lwip_netconn_err_to_msg(ERR_ABRT)) == ERR_OK) {
 8012064:	69fb      	ldr	r3, [r7, #28]
 8012066:	f103 0414 	add.w	r4, r3, #20
 801206a:	f06f 000c 	mvn.w	r0, #12
 801206e:	f7ff fc7b 	bl	8011968 <lwip_netconn_err_to_msg>
 8012072:	4603      	mov	r3, r0
 8012074:	4619      	mov	r1, r3
 8012076:	4620      	mov	r0, r4
 8012078:	f00c f9c8 	bl	801e40c <sys_mbox_trypost>
 801207c:	4603      	mov	r3, r0
 801207e:	2b00      	cmp	r3, #0
 8012080:	d109      	bne.n	8012096 <accept_function+0xd2>
      /* Register event with callback */
      API_EVENT(conn, NETCONN_EVT_RCVPLUS, 0);
 8012082:	69fb      	ldr	r3, [r7, #28]
 8012084:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8012086:	2b00      	cmp	r3, #0
 8012088:	d005      	beq.n	8012096 <accept_function+0xd2>
 801208a:	69fb      	ldr	r3, [r7, #28]
 801208c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801208e:	2200      	movs	r2, #0
 8012090:	2100      	movs	r1, #0
 8012092:	69f8      	ldr	r0, [r7, #28]
 8012094:	4798      	blx	r3
    }
    return ERR_MEM;
 8012096:	f04f 33ff 	mov.w	r3, #4294967295
 801209a:	e044      	b.n	8012126 <accept_function+0x162>
  }
  newconn->pcb.tcp = newpcb;
 801209c:	69bb      	ldr	r3, [r7, #24]
 801209e:	68ba      	ldr	r2, [r7, #8]
 80120a0:	605a      	str	r2, [r3, #4]
  setup_tcp(newconn);
 80120a2:	69b8      	ldr	r0, [r7, #24]
 80120a4:	f7ff ff66 	bl	8011f74 <setup_tcp>

  /* handle backlog counter */
  tcp_backlog_delayed(newpcb);

  if (sys_mbox_trypost(&conn->acceptmbox, newconn) != ERR_OK) {
 80120a8:	69fb      	ldr	r3, [r7, #28]
 80120aa:	3314      	adds	r3, #20
 80120ac:	69b9      	ldr	r1, [r7, #24]
 80120ae:	4618      	mov	r0, r3
 80120b0:	f00c f9ac 	bl	801e40c <sys_mbox_trypost>
 80120b4:	4603      	mov	r3, r0
 80120b6:	2b00      	cmp	r3, #0
 80120b8:	d02a      	beq.n	8012110 <accept_function+0x14c>
    /* When returning != ERR_OK, the pcb is aborted in tcp_process(),
       so do nothing here! */
    /* remove all references to this netconn from the pcb */
    struct tcp_pcb *pcb = newconn->pcb.tcp;
 80120ba:	69bb      	ldr	r3, [r7, #24]
 80120bc:	685b      	ldr	r3, [r3, #4]
 80120be:	617b      	str	r3, [r7, #20]
    tcp_arg(pcb, NULL);
 80120c0:	2100      	movs	r1, #0
 80120c2:	6978      	ldr	r0, [r7, #20]
 80120c4:	f004 fd72 	bl	8016bac <tcp_arg>
    tcp_recv(pcb, NULL);
 80120c8:	2100      	movs	r1, #0
 80120ca:	6978      	ldr	r0, [r7, #20]
 80120cc:	f004 fd80 	bl	8016bd0 <tcp_recv>
    tcp_sent(pcb, NULL);
 80120d0:	2100      	movs	r1, #0
 80120d2:	6978      	ldr	r0, [r7, #20]
 80120d4:	f004 fd9e 	bl	8016c14 <tcp_sent>
    tcp_poll(pcb, NULL, 0);
 80120d8:	2200      	movs	r2, #0
 80120da:	2100      	movs	r1, #0
 80120dc:	6978      	ldr	r0, [r7, #20]
 80120de:	f004 fdf5 	bl	8016ccc <tcp_poll>
    tcp_err(pcb, NULL);
 80120e2:	2100      	movs	r1, #0
 80120e4:	6978      	ldr	r0, [r7, #20]
 80120e6:	f004 fdb7 	bl	8016c58 <tcp_err>
    /* remove reference from to the pcb from this netconn */
    newconn->pcb.tcp = NULL;
 80120ea:	69bb      	ldr	r3, [r7, #24]
 80120ec:	2200      	movs	r2, #0
 80120ee:	605a      	str	r2, [r3, #4]
    /* no need to drain since we know the recvmbox is empty. */
    sys_mbox_free(&newconn->recvmbox);
 80120f0:	69bb      	ldr	r3, [r7, #24]
 80120f2:	3310      	adds	r3, #16
 80120f4:	4618      	mov	r0, r3
 80120f6:	f00c f977 	bl	801e3e8 <sys_mbox_free>
    sys_mbox_set_invalid(&newconn->recvmbox);
 80120fa:	69bb      	ldr	r3, [r7, #24]
 80120fc:	3310      	adds	r3, #16
 80120fe:	4618      	mov	r0, r3
 8012100:	f00c f9f7 	bl	801e4f2 <sys_mbox_set_invalid>
    netconn_free(newconn);
 8012104:	69b8      	ldr	r0, [r7, #24]
 8012106:	f000 f907 	bl	8012318 <netconn_free>
    return ERR_MEM;
 801210a:	f04f 33ff 	mov.w	r3, #4294967295
 801210e:	e00a      	b.n	8012126 <accept_function+0x162>
  } else {
    /* Register event with callback */
    API_EVENT(conn, NETCONN_EVT_RCVPLUS, 0);
 8012110:	69fb      	ldr	r3, [r7, #28]
 8012112:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8012114:	2b00      	cmp	r3, #0
 8012116:	d005      	beq.n	8012124 <accept_function+0x160>
 8012118:	69fb      	ldr	r3, [r7, #28]
 801211a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801211c:	2200      	movs	r2, #0
 801211e:	2100      	movs	r1, #0
 8012120:	69f8      	ldr	r0, [r7, #28]
 8012122:	4798      	blx	r3
  }

  return ERR_OK;
 8012124:	2300      	movs	r3, #0
}
 8012126:	4618      	mov	r0, r3
 8012128:	3724      	adds	r7, #36	@ 0x24
 801212a:	46bd      	mov	sp, r7
 801212c:	bd90      	pop	{r4, r7, pc}
 801212e:	bf00      	nop
 8012130:	0801fc1c 	.word	0x0801fc1c
 8012134:	0801fdd8 	.word	0x0801fdd8
 8012138:	0801fc60 	.word	0x0801fc60

0801213c <pcb_new>:
 *
 * @param msg the api_msg describing the connection type
 */
static void
pcb_new(struct api_msg *msg)
{
 801213c:	b590      	push	{r4, r7, lr}
 801213e:	b085      	sub	sp, #20
 8012140:	af00      	add	r7, sp, #0
 8012142:	6078      	str	r0, [r7, #4]
  enum lwip_ip_addr_type iptype = IPADDR_TYPE_V4;
 8012144:	2300      	movs	r3, #0
 8012146:	73fb      	strb	r3, [r7, #15]

  LWIP_ASSERT("pcb_new: pcb already allocated", msg->conn->pcb.tcp == NULL);
 8012148:	687b      	ldr	r3, [r7, #4]
 801214a:	681b      	ldr	r3, [r3, #0]
 801214c:	685b      	ldr	r3, [r3, #4]
 801214e:	2b00      	cmp	r3, #0
 8012150:	d006      	beq.n	8012160 <pcb_new+0x24>
 8012152:	4b2b      	ldr	r3, [pc, #172]	@ (8012200 <pcb_new+0xc4>)
 8012154:	f240 2265 	movw	r2, #613	@ 0x265
 8012158:	492a      	ldr	r1, [pc, #168]	@ (8012204 <pcb_new+0xc8>)
 801215a:	482b      	ldr	r0, [pc, #172]	@ (8012208 <pcb_new+0xcc>)
 801215c:	f00c fbe0 	bl	801e920 <iprintf>
    iptype = IPADDR_TYPE_ANY;
  }
#endif

  /* Allocate a PCB for this connection */
  switch (NETCONNTYPE_GROUP(msg->conn->type)) {
 8012160:	687b      	ldr	r3, [r7, #4]
 8012162:	681b      	ldr	r3, [r3, #0]
 8012164:	781b      	ldrb	r3, [r3, #0]
 8012166:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 801216a:	2b10      	cmp	r3, #16
 801216c:	d022      	beq.n	80121b4 <pcb_new+0x78>
 801216e:	2b20      	cmp	r3, #32
 8012170:	d133      	bne.n	80121da <pcb_new+0x9e>
      }
      break;
#endif /* LWIP_RAW */
#if LWIP_UDP
    case NETCONN_UDP:
      msg->conn->pcb.udp = udp_new_ip_type(iptype);
 8012172:	687b      	ldr	r3, [r7, #4]
 8012174:	681c      	ldr	r4, [r3, #0]
 8012176:	7bfb      	ldrb	r3, [r7, #15]
 8012178:	4618      	mov	r0, r3
 801217a:	f009 fdf2 	bl	801bd62 <udp_new_ip_type>
 801217e:	4603      	mov	r3, r0
 8012180:	6063      	str	r3, [r4, #4]
      if (msg->conn->pcb.udp != NULL) {
 8012182:	687b      	ldr	r3, [r7, #4]
 8012184:	681b      	ldr	r3, [r3, #0]
 8012186:	685b      	ldr	r3, [r3, #4]
 8012188:	2b00      	cmp	r3, #0
 801218a:	d02a      	beq.n	80121e2 <pcb_new+0xa6>
#if LWIP_UDPLITE
        if (NETCONNTYPE_ISUDPLITE(msg->conn->type)) {
          udp_setflags(msg->conn->pcb.udp, UDP_FLAGS_UDPLITE);
        }
#endif /* LWIP_UDPLITE */
        if (NETCONNTYPE_ISUDPNOCHKSUM(msg->conn->type)) {
 801218c:	687b      	ldr	r3, [r7, #4]
 801218e:	681b      	ldr	r3, [r3, #0]
 8012190:	781b      	ldrb	r3, [r3, #0]
 8012192:	2b22      	cmp	r3, #34	@ 0x22
 8012194:	d104      	bne.n	80121a0 <pcb_new+0x64>
          udp_setflags(msg->conn->pcb.udp, UDP_FLAGS_NOCHKSUM);
 8012196:	687b      	ldr	r3, [r7, #4]
 8012198:	681b      	ldr	r3, [r3, #0]
 801219a:	685b      	ldr	r3, [r3, #4]
 801219c:	2201      	movs	r2, #1
 801219e:	741a      	strb	r2, [r3, #16]
        }
        udp_recv(msg->conn->pcb.udp, recv_udp, msg->conn);
 80121a0:	687b      	ldr	r3, [r7, #4]
 80121a2:	681b      	ldr	r3, [r3, #0]
 80121a4:	6858      	ldr	r0, [r3, #4]
 80121a6:	687b      	ldr	r3, [r7, #4]
 80121a8:	681b      	ldr	r3, [r3, #0]
 80121aa:	461a      	mov	r2, r3
 80121ac:	4917      	ldr	r1, [pc, #92]	@ (801220c <pcb_new+0xd0>)
 80121ae:	f009 fd5f 	bl	801bc70 <udp_recv>
      }
      break;
 80121b2:	e016      	b.n	80121e2 <pcb_new+0xa6>
#endif /* LWIP_UDP */
#if LWIP_TCP
    case NETCONN_TCP:
      msg->conn->pcb.tcp = tcp_new_ip_type(iptype);
 80121b4:	687b      	ldr	r3, [r7, #4]
 80121b6:	681c      	ldr	r4, [r3, #0]
 80121b8:	7bfb      	ldrb	r3, [r7, #15]
 80121ba:	4618      	mov	r0, r3
 80121bc:	f004 fce8 	bl	8016b90 <tcp_new_ip_type>
 80121c0:	4603      	mov	r3, r0
 80121c2:	6063      	str	r3, [r4, #4]
      if (msg->conn->pcb.tcp != NULL) {
 80121c4:	687b      	ldr	r3, [r7, #4]
 80121c6:	681b      	ldr	r3, [r3, #0]
 80121c8:	685b      	ldr	r3, [r3, #4]
 80121ca:	2b00      	cmp	r3, #0
 80121cc:	d00b      	beq.n	80121e6 <pcb_new+0xaa>
        setup_tcp(msg->conn);
 80121ce:	687b      	ldr	r3, [r7, #4]
 80121d0:	681b      	ldr	r3, [r3, #0]
 80121d2:	4618      	mov	r0, r3
 80121d4:	f7ff fece 	bl	8011f74 <setup_tcp>
      }
      break;
 80121d8:	e005      	b.n	80121e6 <pcb_new+0xaa>
#endif /* LWIP_TCP */
    default:
      /* Unsupported netconn type, e.g. protocol disabled */
      msg->err = ERR_VAL;
 80121da:	687b      	ldr	r3, [r7, #4]
 80121dc:	22fa      	movs	r2, #250	@ 0xfa
 80121de:	711a      	strb	r2, [r3, #4]
      return;
 80121e0:	e00a      	b.n	80121f8 <pcb_new+0xbc>
      break;
 80121e2:	bf00      	nop
 80121e4:	e000      	b.n	80121e8 <pcb_new+0xac>
      break;
 80121e6:	bf00      	nop
  }
  if (msg->conn->pcb.ip == NULL) {
 80121e8:	687b      	ldr	r3, [r7, #4]
 80121ea:	681b      	ldr	r3, [r3, #0]
 80121ec:	685b      	ldr	r3, [r3, #4]
 80121ee:	2b00      	cmp	r3, #0
 80121f0:	d102      	bne.n	80121f8 <pcb_new+0xbc>
    msg->err = ERR_MEM;
 80121f2:	687b      	ldr	r3, [r7, #4]
 80121f4:	22ff      	movs	r2, #255	@ 0xff
 80121f6:	711a      	strb	r2, [r3, #4]
  }
}
 80121f8:	3714      	adds	r7, #20
 80121fa:	46bd      	mov	sp, r7
 80121fc:	bd90      	pop	{r4, r7, pc}
 80121fe:	bf00      	nop
 8012200:	0801fc1c 	.word	0x0801fc1c
 8012204:	0801fe00 	.word	0x0801fe00
 8012208:	0801fc60 	.word	0x0801fc60
 801220c:	08011a49 	.word	0x08011a49

08012210 <lwip_netconn_do_newconn>:
 *
 * @param m the api_msg describing the connection type
 */
void
lwip_netconn_do_newconn(void *m)
{
 8012210:	b580      	push	{r7, lr}
 8012212:	b084      	sub	sp, #16
 8012214:	af00      	add	r7, sp, #0
 8012216:	6078      	str	r0, [r7, #4]
  struct api_msg *msg = (struct api_msg *)m;
 8012218:	687b      	ldr	r3, [r7, #4]
 801221a:	60fb      	str	r3, [r7, #12]

  msg->err = ERR_OK;
 801221c:	68fb      	ldr	r3, [r7, #12]
 801221e:	2200      	movs	r2, #0
 8012220:	711a      	strb	r2, [r3, #4]
  if (msg->conn->pcb.tcp == NULL) {
 8012222:	68fb      	ldr	r3, [r7, #12]
 8012224:	681b      	ldr	r3, [r3, #0]
 8012226:	685b      	ldr	r3, [r3, #4]
 8012228:	2b00      	cmp	r3, #0
 801222a:	d102      	bne.n	8012232 <lwip_netconn_do_newconn+0x22>
    pcb_new(msg);
 801222c:	68f8      	ldr	r0, [r7, #12]
 801222e:	f7ff ff85 	bl	801213c <pcb_new>
  /* Else? This "new" connection already has a PCB allocated. */
  /* Is this an error condition? Should it be deleted? */
  /* We currently just are happy and return. */

  TCPIP_APIMSG_ACK(msg);
}
 8012232:	bf00      	nop
 8012234:	3710      	adds	r7, #16
 8012236:	46bd      	mov	sp, r7
 8012238:	bd80      	pop	{r7, pc}
	...

0801223c <netconn_alloc>:
 * @return a newly allocated struct netconn or
 *         NULL on memory error
 */
struct netconn *
netconn_alloc(enum netconn_type t, netconn_callback callback)
{
 801223c:	b580      	push	{r7, lr}
 801223e:	b086      	sub	sp, #24
 8012240:	af00      	add	r7, sp, #0
 8012242:	4603      	mov	r3, r0
 8012244:	6039      	str	r1, [r7, #0]
 8012246:	71fb      	strb	r3, [r7, #7]
  struct netconn *conn;
  int size;
  u8_t init_flags = 0;
 8012248:	2300      	movs	r3, #0
 801224a:	74fb      	strb	r3, [r7, #19]

  conn = (struct netconn *)memp_malloc(MEMP_NETCONN);
 801224c:	2007      	movs	r0, #7
 801224e:	f001 ff0f 	bl	8014070 <memp_malloc>
 8012252:	60f8      	str	r0, [r7, #12]
  if (conn == NULL) {
 8012254:	68fb      	ldr	r3, [r7, #12]
 8012256:	2b00      	cmp	r3, #0
 8012258:	d101      	bne.n	801225e <netconn_alloc+0x22>
    return NULL;
 801225a:	2300      	movs	r3, #0
 801225c:	e052      	b.n	8012304 <netconn_alloc+0xc8>
  }

  conn->pending_err = ERR_OK;
 801225e:	68fb      	ldr	r3, [r7, #12]
 8012260:	2200      	movs	r2, #0
 8012262:	721a      	strb	r2, [r3, #8]
  conn->type = t;
 8012264:	68fb      	ldr	r3, [r7, #12]
 8012266:	79fa      	ldrb	r2, [r7, #7]
 8012268:	701a      	strb	r2, [r3, #0]
  conn->pcb.tcp = NULL;
 801226a:	68fb      	ldr	r3, [r7, #12]
 801226c:	2200      	movs	r2, #0
 801226e:	605a      	str	r2, [r3, #4]

  /* If all sizes are the same, every compiler should optimize this switch to nothing */
  switch (NETCONNTYPE_GROUP(t)) {
 8012270:	79fb      	ldrb	r3, [r7, #7]
 8012272:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8012276:	2b10      	cmp	r3, #16
 8012278:	d004      	beq.n	8012284 <netconn_alloc+0x48>
 801227a:	2b20      	cmp	r3, #32
 801227c:	d105      	bne.n	801228a <netconn_alloc+0x4e>
      size = DEFAULT_RAW_RECVMBOX_SIZE;
      break;
#endif /* LWIP_RAW */
#if LWIP_UDP
    case NETCONN_UDP:
      size = DEFAULT_UDP_RECVMBOX_SIZE;
 801227e:	2306      	movs	r3, #6
 8012280:	617b      	str	r3, [r7, #20]
#if LWIP_NETBUF_RECVINFO
      init_flags |= NETCONN_FLAG_PKTINFO;
#endif /* LWIP_NETBUF_RECVINFO */
      break;
 8012282:	e00a      	b.n	801229a <netconn_alloc+0x5e>
#endif /* LWIP_UDP */
#if LWIP_TCP
    case NETCONN_TCP:
      size = DEFAULT_TCP_RECVMBOX_SIZE;
 8012284:	2306      	movs	r3, #6
 8012286:	617b      	str	r3, [r7, #20]
      break;
 8012288:	e007      	b.n	801229a <netconn_alloc+0x5e>
#endif /* LWIP_TCP */
    default:
      LWIP_ASSERT("netconn_alloc: undefined netconn_type", 0);
 801228a:	4b20      	ldr	r3, [pc, #128]	@ (801230c <netconn_alloc+0xd0>)
 801228c:	f240 22e5 	movw	r2, #741	@ 0x2e5
 8012290:	491f      	ldr	r1, [pc, #124]	@ (8012310 <netconn_alloc+0xd4>)
 8012292:	4820      	ldr	r0, [pc, #128]	@ (8012314 <netconn_alloc+0xd8>)
 8012294:	f00c fb44 	bl	801e920 <iprintf>
      goto free_and_return;
 8012298:	e02f      	b.n	80122fa <netconn_alloc+0xbe>
  }

  if (sys_mbox_new(&conn->recvmbox, size) != ERR_OK) {
 801229a:	68fb      	ldr	r3, [r7, #12]
 801229c:	3310      	adds	r3, #16
 801229e:	6979      	ldr	r1, [r7, #20]
 80122a0:	4618      	mov	r0, r3
 80122a2:	f00c f887 	bl	801e3b4 <sys_mbox_new>
 80122a6:	4603      	mov	r3, r0
 80122a8:	2b00      	cmp	r3, #0
 80122aa:	d125      	bne.n	80122f8 <netconn_alloc+0xbc>
    goto free_and_return;
  }
#if !LWIP_NETCONN_SEM_PER_THREAD
  if (sys_sem_new(&conn->op_completed, 0) != ERR_OK) {
 80122ac:	68fb      	ldr	r3, [r7, #12]
 80122ae:	330c      	adds	r3, #12
 80122b0:	2100      	movs	r1, #0
 80122b2:	4618      	mov	r0, r3
 80122b4:	f00c f92a 	bl	801e50c <sys_sem_new>
 80122b8:	4603      	mov	r3, r0
 80122ba:	2b00      	cmp	r3, #0
 80122bc:	d005      	beq.n	80122ca <netconn_alloc+0x8e>
    sys_mbox_free(&conn->recvmbox);
 80122be:	68fb      	ldr	r3, [r7, #12]
 80122c0:	3310      	adds	r3, #16
 80122c2:	4618      	mov	r0, r3
 80122c4:	f00c f890 	bl	801e3e8 <sys_mbox_free>
    goto free_and_return;
 80122c8:	e017      	b.n	80122fa <netconn_alloc+0xbe>
  }
#endif

#if LWIP_TCP
  sys_mbox_set_invalid(&conn->acceptmbox);
 80122ca:	68fb      	ldr	r3, [r7, #12]
 80122cc:	3314      	adds	r3, #20
 80122ce:	4618      	mov	r0, r3
 80122d0:	f00c f90f 	bl	801e4f2 <sys_mbox_set_invalid>
#endif
  conn->state        = NETCONN_NONE;
 80122d4:	68fb      	ldr	r3, [r7, #12]
 80122d6:	2200      	movs	r2, #0
 80122d8:	705a      	strb	r2, [r3, #1]
#if LWIP_SOCKET
  /* initialize socket to -1 since 0 is a valid socket */
  conn->socket       = -1;
 80122da:	68fb      	ldr	r3, [r7, #12]
 80122dc:	f04f 32ff 	mov.w	r2, #4294967295
 80122e0:	619a      	str	r2, [r3, #24]
#endif /* LWIP_SOCKET */
  conn->callback     = callback;
 80122e2:	68fb      	ldr	r3, [r7, #12]
 80122e4:	683a      	ldr	r2, [r7, #0]
 80122e6:	625a      	str	r2, [r3, #36]	@ 0x24
#if LWIP_TCP
  conn->current_msg  = NULL;
 80122e8:	68fb      	ldr	r3, [r7, #12]
 80122ea:	2200      	movs	r2, #0
 80122ec:	621a      	str	r2, [r3, #32]
  conn->recv_avail   = 0;
#endif /* LWIP_SO_RCVBUF */
#if LWIP_SO_LINGER
  conn->linger = -1;
#endif /* LWIP_SO_LINGER */
  conn->flags = init_flags;
 80122ee:	68fb      	ldr	r3, [r7, #12]
 80122f0:	7cfa      	ldrb	r2, [r7, #19]
 80122f2:	771a      	strb	r2, [r3, #28]
  return conn;
 80122f4:	68fb      	ldr	r3, [r7, #12]
 80122f6:	e005      	b.n	8012304 <netconn_alloc+0xc8>
    goto free_and_return;
 80122f8:	bf00      	nop
free_and_return:
  memp_free(MEMP_NETCONN, conn);
 80122fa:	68f9      	ldr	r1, [r7, #12]
 80122fc:	2007      	movs	r0, #7
 80122fe:	f001 ff2d 	bl	801415c <memp_free>
  return NULL;
 8012302:	2300      	movs	r3, #0
}
 8012304:	4618      	mov	r0, r3
 8012306:	3718      	adds	r7, #24
 8012308:	46bd      	mov	sp, r7
 801230a:	bd80      	pop	{r7, pc}
 801230c:	0801fc1c 	.word	0x0801fc1c
 8012310:	0801fe20 	.word	0x0801fe20
 8012314:	0801fc60 	.word	0x0801fc60

08012318 <netconn_free>:
 *
 * @param conn the netconn to free
 */
void
netconn_free(struct netconn *conn)
{
 8012318:	b580      	push	{r7, lr}
 801231a:	b082      	sub	sp, #8
 801231c:	af00      	add	r7, sp, #0
 801231e:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("PCB must be deallocated outside this function", conn->pcb.tcp == NULL);
 8012320:	687b      	ldr	r3, [r7, #4]
 8012322:	685b      	ldr	r3, [r3, #4]
 8012324:	2b00      	cmp	r3, #0
 8012326:	d006      	beq.n	8012336 <netconn_free+0x1e>
 8012328:	4b1b      	ldr	r3, [pc, #108]	@ (8012398 <netconn_free+0x80>)
 801232a:	f44f 7247 	mov.w	r2, #796	@ 0x31c
 801232e:	491b      	ldr	r1, [pc, #108]	@ (801239c <netconn_free+0x84>)
 8012330:	481b      	ldr	r0, [pc, #108]	@ (80123a0 <netconn_free+0x88>)
 8012332:	f00c faf5 	bl	801e920 <iprintf>
#if LWIP_NETCONN_FULLDUPLEX
  /* in fullduplex, netconn is drained here */
  netconn_drain(conn);
#endif /* LWIP_NETCONN_FULLDUPLEX */

  LWIP_ASSERT("recvmbox must be deallocated before calling this function",
 8012336:	687b      	ldr	r3, [r7, #4]
 8012338:	3310      	adds	r3, #16
 801233a:	4618      	mov	r0, r3
 801233c:	f00c f8c8 	bl	801e4d0 <sys_mbox_valid>
 8012340:	4603      	mov	r3, r0
 8012342:	2b00      	cmp	r3, #0
 8012344:	d006      	beq.n	8012354 <netconn_free+0x3c>
 8012346:	4b14      	ldr	r3, [pc, #80]	@ (8012398 <netconn_free+0x80>)
 8012348:	f240 3223 	movw	r2, #803	@ 0x323
 801234c:	4915      	ldr	r1, [pc, #84]	@ (80123a4 <netconn_free+0x8c>)
 801234e:	4814      	ldr	r0, [pc, #80]	@ (80123a0 <netconn_free+0x88>)
 8012350:	f00c fae6 	bl	801e920 <iprintf>
              !sys_mbox_valid(&conn->recvmbox));
#if LWIP_TCP
  LWIP_ASSERT("acceptmbox must be deallocated before calling this function",
 8012354:	687b      	ldr	r3, [r7, #4]
 8012356:	3314      	adds	r3, #20
 8012358:	4618      	mov	r0, r3
 801235a:	f00c f8b9 	bl	801e4d0 <sys_mbox_valid>
 801235e:	4603      	mov	r3, r0
 8012360:	2b00      	cmp	r3, #0
 8012362:	d006      	beq.n	8012372 <netconn_free+0x5a>
 8012364:	4b0c      	ldr	r3, [pc, #48]	@ (8012398 <netconn_free+0x80>)
 8012366:	f240 3226 	movw	r2, #806	@ 0x326
 801236a:	490f      	ldr	r1, [pc, #60]	@ (80123a8 <netconn_free+0x90>)
 801236c:	480c      	ldr	r0, [pc, #48]	@ (80123a0 <netconn_free+0x88>)
 801236e:	f00c fad7 	bl	801e920 <iprintf>
              !sys_mbox_valid(&conn->acceptmbox));
#endif /* LWIP_TCP */

#if !LWIP_NETCONN_SEM_PER_THREAD
  sys_sem_free(&conn->op_completed);
 8012372:	687b      	ldr	r3, [r7, #4]
 8012374:	330c      	adds	r3, #12
 8012376:	4618      	mov	r0, r3
 8012378:	f00c f92b 	bl	801e5d2 <sys_sem_free>
  sys_sem_set_invalid(&conn->op_completed);
 801237c:	687b      	ldr	r3, [r7, #4]
 801237e:	330c      	adds	r3, #12
 8012380:	4618      	mov	r0, r3
 8012382:	f00c f944 	bl	801e60e <sys_sem_set_invalid>
#endif

  memp_free(MEMP_NETCONN, conn);
 8012386:	6879      	ldr	r1, [r7, #4]
 8012388:	2007      	movs	r0, #7
 801238a:	f001 fee7 	bl	801415c <memp_free>
}
 801238e:	bf00      	nop
 8012390:	3708      	adds	r7, #8
 8012392:	46bd      	mov	sp, r7
 8012394:	bd80      	pop	{r7, pc}
 8012396:	bf00      	nop
 8012398:	0801fc1c 	.word	0x0801fc1c
 801239c:	0801fe48 	.word	0x0801fe48
 80123a0:	0801fc60 	.word	0x0801fc60
 80123a4:	0801fe78 	.word	0x0801fe78
 80123a8:	0801feb4 	.word	0x0801feb4

080123ac <netconn_drain>:
 * @bytes_drained bytes drained from recvmbox
 * @accepts_drained pending connections drained from acceptmbox
 */
static void
netconn_drain(struct netconn *conn)
{
 80123ac:	b580      	push	{r7, lr}
 80123ae:	b086      	sub	sp, #24
 80123b0:	af00      	add	r7, sp, #0
 80123b2:	6078      	str	r0, [r7, #4]
#if LWIP_NETCONN_FULLDUPLEX
  LWIP_ASSERT("netconn marked closed", conn->flags & NETCONN_FLAG_MBOXINVALID);
#endif /* LWIP_NETCONN_FULLDUPLEX */

  /* Delete and drain the recvmbox. */
  if (sys_mbox_valid(&conn->recvmbox)) {
 80123b4:	687b      	ldr	r3, [r7, #4]
 80123b6:	3310      	adds	r3, #16
 80123b8:	4618      	mov	r0, r3
 80123ba:	f00c f889 	bl	801e4d0 <sys_mbox_valid>
 80123be:	4603      	mov	r3, r0
 80123c0:	2b00      	cmp	r3, #0
 80123c2:	d02f      	beq.n	8012424 <netconn_drain+0x78>
    while (sys_mbox_tryfetch(&conn->recvmbox, &mem) != SYS_MBOX_EMPTY) {
 80123c4:	e018      	b.n	80123f8 <netconn_drain+0x4c>
#if LWIP_NETCONN_FULLDUPLEX
      if (!lwip_netconn_is_deallocated_msg(mem))
#endif /* LWIP_NETCONN_FULLDUPLEX */
      {
#if LWIP_TCP
        if (NETCONNTYPE_GROUP(conn->type) == NETCONN_TCP) {
 80123c6:	687b      	ldr	r3, [r7, #4]
 80123c8:	781b      	ldrb	r3, [r3, #0]
 80123ca:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80123ce:	2b10      	cmp	r3, #16
 80123d0:	d10e      	bne.n	80123f0 <netconn_drain+0x44>
          err_t err;
          if (!lwip_netconn_is_err_msg(mem, &err)) {
 80123d2:	693b      	ldr	r3, [r7, #16]
 80123d4:	f107 020f 	add.w	r2, r7, #15
 80123d8:	4611      	mov	r1, r2
 80123da:	4618      	mov	r0, r3
 80123dc:	f7ff fafa 	bl	80119d4 <lwip_netconn_is_err_msg>
 80123e0:	4603      	mov	r3, r0
 80123e2:	2b00      	cmp	r3, #0
 80123e4:	d108      	bne.n	80123f8 <netconn_drain+0x4c>
            pbuf_free((struct pbuf *)mem);
 80123e6:	693b      	ldr	r3, [r7, #16]
 80123e8:	4618      	mov	r0, r3
 80123ea:	f002 fd5b 	bl	8014ea4 <pbuf_free>
 80123ee:	e003      	b.n	80123f8 <netconn_drain+0x4c>
          }
        } else
#endif /* LWIP_TCP */
        {
          netbuf_delete((struct netbuf *)mem);
 80123f0:	693b      	ldr	r3, [r7, #16]
 80123f2:	4618      	mov	r0, r3
 80123f4:	f000 fe94 	bl	8013120 <netbuf_delete>
    while (sys_mbox_tryfetch(&conn->recvmbox, &mem) != SYS_MBOX_EMPTY) {
 80123f8:	687b      	ldr	r3, [r7, #4]
 80123fa:	3310      	adds	r3, #16
 80123fc:	f107 0210 	add.w	r2, r7, #16
 8012400:	4611      	mov	r1, r2
 8012402:	4618      	mov	r0, r3
 8012404:	f00c f84d 	bl	801e4a2 <sys_arch_mbox_tryfetch>
 8012408:	4603      	mov	r3, r0
 801240a:	f1b3 3fff 	cmp.w	r3, #4294967295
 801240e:	d1da      	bne.n	80123c6 <netconn_drain+0x1a>
        }
      }
    }
    sys_mbox_free(&conn->recvmbox);
 8012410:	687b      	ldr	r3, [r7, #4]
 8012412:	3310      	adds	r3, #16
 8012414:	4618      	mov	r0, r3
 8012416:	f00b ffe7 	bl	801e3e8 <sys_mbox_free>
    sys_mbox_set_invalid(&conn->recvmbox);
 801241a:	687b      	ldr	r3, [r7, #4]
 801241c:	3310      	adds	r3, #16
 801241e:	4618      	mov	r0, r3
 8012420:	f00c f867 	bl	801e4f2 <sys_mbox_set_invalid>
  }

  /* Delete and drain the acceptmbox. */
#if LWIP_TCP
  if (sys_mbox_valid(&conn->acceptmbox)) {
 8012424:	687b      	ldr	r3, [r7, #4]
 8012426:	3314      	adds	r3, #20
 8012428:	4618      	mov	r0, r3
 801242a:	f00c f851 	bl	801e4d0 <sys_mbox_valid>
 801242e:	4603      	mov	r3, r0
 8012430:	2b00      	cmp	r3, #0
 8012432:	d034      	beq.n	801249e <netconn_drain+0xf2>
    while (sys_mbox_tryfetch(&conn->acceptmbox, &mem) != SYS_MBOX_EMPTY) {
 8012434:	e01d      	b.n	8012472 <netconn_drain+0xc6>
#if LWIP_NETCONN_FULLDUPLEX
      if (!lwip_netconn_is_deallocated_msg(mem))
#endif /* LWIP_NETCONN_FULLDUPLEX */
      {
        err_t err;
        if (!lwip_netconn_is_err_msg(mem, &err)) {
 8012436:	693b      	ldr	r3, [r7, #16]
 8012438:	f107 020e 	add.w	r2, r7, #14
 801243c:	4611      	mov	r1, r2
 801243e:	4618      	mov	r0, r3
 8012440:	f7ff fac8 	bl	80119d4 <lwip_netconn_is_err_msg>
 8012444:	4603      	mov	r3, r0
 8012446:	2b00      	cmp	r3, #0
 8012448:	d113      	bne.n	8012472 <netconn_drain+0xc6>
          struct netconn *newconn = (struct netconn *)mem;
 801244a:	693b      	ldr	r3, [r7, #16]
 801244c:	617b      	str	r3, [r7, #20]
          /* Only tcp pcbs have an acceptmbox, so no need to check conn->type */
          /* pcb might be set to NULL already by err_tcp() */
          /* drain recvmbox */
          netconn_drain(newconn);
 801244e:	6978      	ldr	r0, [r7, #20]
 8012450:	f7ff ffac 	bl	80123ac <netconn_drain>
          if (newconn->pcb.tcp != NULL) {
 8012454:	697b      	ldr	r3, [r7, #20]
 8012456:	685b      	ldr	r3, [r3, #4]
 8012458:	2b00      	cmp	r3, #0
 801245a:	d007      	beq.n	801246c <netconn_drain+0xc0>
            tcp_abort(newconn->pcb.tcp);
 801245c:	697b      	ldr	r3, [r7, #20]
 801245e:	685b      	ldr	r3, [r3, #4]
 8012460:	4618      	mov	r0, r3
 8012462:	f003 fb0f 	bl	8015a84 <tcp_abort>
            newconn->pcb.tcp = NULL;
 8012466:	697b      	ldr	r3, [r7, #20]
 8012468:	2200      	movs	r2, #0
 801246a:	605a      	str	r2, [r3, #4]
          }
          netconn_free(newconn);
 801246c:	6978      	ldr	r0, [r7, #20]
 801246e:	f7ff ff53 	bl	8012318 <netconn_free>
    while (sys_mbox_tryfetch(&conn->acceptmbox, &mem) != SYS_MBOX_EMPTY) {
 8012472:	687b      	ldr	r3, [r7, #4]
 8012474:	3314      	adds	r3, #20
 8012476:	f107 0210 	add.w	r2, r7, #16
 801247a:	4611      	mov	r1, r2
 801247c:	4618      	mov	r0, r3
 801247e:	f00c f810 	bl	801e4a2 <sys_arch_mbox_tryfetch>
 8012482:	4603      	mov	r3, r0
 8012484:	f1b3 3fff 	cmp.w	r3, #4294967295
 8012488:	d1d5      	bne.n	8012436 <netconn_drain+0x8a>
        }
      }
    }
    sys_mbox_free(&conn->acceptmbox);
 801248a:	687b      	ldr	r3, [r7, #4]
 801248c:	3314      	adds	r3, #20
 801248e:	4618      	mov	r0, r3
 8012490:	f00b ffaa 	bl	801e3e8 <sys_mbox_free>
    sys_mbox_set_invalid(&conn->acceptmbox);
 8012494:	687b      	ldr	r3, [r7, #4]
 8012496:	3314      	adds	r3, #20
 8012498:	4618      	mov	r0, r3
 801249a:	f00c f82a 	bl	801e4f2 <sys_mbox_set_invalid>
  }
#endif /* LWIP_TCP */
}
 801249e:	bf00      	nop
 80124a0:	3718      	adds	r7, #24
 80124a2:	46bd      	mov	sp, r7
 80124a4:	bd80      	pop	{r7, pc}
	...

080124a8 <lwip_netconn_do_close_internal>:
 *
 * @param conn the TCP netconn to close
 */
static err_t
lwip_netconn_do_close_internal(struct netconn *conn  WRITE_DELAYED_PARAM)
{
 80124a8:	b580      	push	{r7, lr}
 80124aa:	b086      	sub	sp, #24
 80124ac:	af00      	add	r7, sp, #0
 80124ae:	6078      	str	r0, [r7, #4]
 80124b0:	460b      	mov	r3, r1
 80124b2:	70fb      	strb	r3, [r7, #3]
  err_t err;
  u8_t shut, shut_rx, shut_tx, shut_close;
  u8_t close_finished = 0;
 80124b4:	2300      	movs	r3, #0
 80124b6:	757b      	strb	r3, [r7, #21]
  struct tcp_pcb *tpcb;
#if LWIP_SO_LINGER
  u8_t linger_wait_required = 0;
#endif /* LWIP_SO_LINGER */

  LWIP_ASSERT("invalid conn", (conn != NULL));
 80124b8:	687b      	ldr	r3, [r7, #4]
 80124ba:	2b00      	cmp	r3, #0
 80124bc:	d106      	bne.n	80124cc <lwip_netconn_do_close_internal+0x24>
 80124be:	4b87      	ldr	r3, [pc, #540]	@ (80126dc <lwip_netconn_do_close_internal+0x234>)
 80124c0:	f240 32a2 	movw	r2, #930	@ 0x3a2
 80124c4:	4986      	ldr	r1, [pc, #536]	@ (80126e0 <lwip_netconn_do_close_internal+0x238>)
 80124c6:	4887      	ldr	r0, [pc, #540]	@ (80126e4 <lwip_netconn_do_close_internal+0x23c>)
 80124c8:	f00c fa2a 	bl	801e920 <iprintf>
  LWIP_ASSERT("this is for tcp netconns only", (NETCONNTYPE_GROUP(conn->type) == NETCONN_TCP));
 80124cc:	687b      	ldr	r3, [r7, #4]
 80124ce:	781b      	ldrb	r3, [r3, #0]
 80124d0:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80124d4:	2b10      	cmp	r3, #16
 80124d6:	d006      	beq.n	80124e6 <lwip_netconn_do_close_internal+0x3e>
 80124d8:	4b80      	ldr	r3, [pc, #512]	@ (80126dc <lwip_netconn_do_close_internal+0x234>)
 80124da:	f240 32a3 	movw	r2, #931	@ 0x3a3
 80124de:	4982      	ldr	r1, [pc, #520]	@ (80126e8 <lwip_netconn_do_close_internal+0x240>)
 80124e0:	4880      	ldr	r0, [pc, #512]	@ (80126e4 <lwip_netconn_do_close_internal+0x23c>)
 80124e2:	f00c fa1d 	bl	801e920 <iprintf>
  LWIP_ASSERT("conn must be in state NETCONN_CLOSE", (conn->state == NETCONN_CLOSE));
 80124e6:	687b      	ldr	r3, [r7, #4]
 80124e8:	785b      	ldrb	r3, [r3, #1]
 80124ea:	2b04      	cmp	r3, #4
 80124ec:	d006      	beq.n	80124fc <lwip_netconn_do_close_internal+0x54>
 80124ee:	4b7b      	ldr	r3, [pc, #492]	@ (80126dc <lwip_netconn_do_close_internal+0x234>)
 80124f0:	f44f 7269 	mov.w	r2, #932	@ 0x3a4
 80124f4:	497d      	ldr	r1, [pc, #500]	@ (80126ec <lwip_netconn_do_close_internal+0x244>)
 80124f6:	487b      	ldr	r0, [pc, #492]	@ (80126e4 <lwip_netconn_do_close_internal+0x23c>)
 80124f8:	f00c fa12 	bl	801e920 <iprintf>
  LWIP_ASSERT("pcb already closed", (conn->pcb.tcp != NULL));
 80124fc:	687b      	ldr	r3, [r7, #4]
 80124fe:	685b      	ldr	r3, [r3, #4]
 8012500:	2b00      	cmp	r3, #0
 8012502:	d106      	bne.n	8012512 <lwip_netconn_do_close_internal+0x6a>
 8012504:	4b75      	ldr	r3, [pc, #468]	@ (80126dc <lwip_netconn_do_close_internal+0x234>)
 8012506:	f240 32a5 	movw	r2, #933	@ 0x3a5
 801250a:	4979      	ldr	r1, [pc, #484]	@ (80126f0 <lwip_netconn_do_close_internal+0x248>)
 801250c:	4875      	ldr	r0, [pc, #468]	@ (80126e4 <lwip_netconn_do_close_internal+0x23c>)
 801250e:	f00c fa07 	bl	801e920 <iprintf>
  LWIP_ASSERT("conn->current_msg != NULL", conn->current_msg != NULL);
 8012512:	687b      	ldr	r3, [r7, #4]
 8012514:	6a1b      	ldr	r3, [r3, #32]
 8012516:	2b00      	cmp	r3, #0
 8012518:	d106      	bne.n	8012528 <lwip_netconn_do_close_internal+0x80>
 801251a:	4b70      	ldr	r3, [pc, #448]	@ (80126dc <lwip_netconn_do_close_internal+0x234>)
 801251c:	f240 32a6 	movw	r2, #934	@ 0x3a6
 8012520:	4974      	ldr	r1, [pc, #464]	@ (80126f4 <lwip_netconn_do_close_internal+0x24c>)
 8012522:	4870      	ldr	r0, [pc, #448]	@ (80126e4 <lwip_netconn_do_close_internal+0x23c>)
 8012524:	f00c f9fc 	bl	801e920 <iprintf>

  tpcb = conn->pcb.tcp;
 8012528:	687b      	ldr	r3, [r7, #4]
 801252a:	685b      	ldr	r3, [r3, #4]
 801252c:	613b      	str	r3, [r7, #16]
  shut = conn->current_msg->msg.sd.shut;
 801252e:	687b      	ldr	r3, [r7, #4]
 8012530:	6a1b      	ldr	r3, [r3, #32]
 8012532:	7a1b      	ldrb	r3, [r3, #8]
 8012534:	73fb      	strb	r3, [r7, #15]
  shut_rx = shut & NETCONN_SHUT_RD;
 8012536:	7bfb      	ldrb	r3, [r7, #15]
 8012538:	f003 0301 	and.w	r3, r3, #1
 801253c:	73bb      	strb	r3, [r7, #14]
  shut_tx = shut & NETCONN_SHUT_WR;
 801253e:	7bfb      	ldrb	r3, [r7, #15]
 8012540:	f003 0302 	and.w	r3, r3, #2
 8012544:	737b      	strb	r3, [r7, #13]
  /* shutting down both ends is the same as closing
     (also if RD or WR side was shut down before already) */
  if (shut == NETCONN_SHUT_RDWR) {
 8012546:	7bfb      	ldrb	r3, [r7, #15]
 8012548:	2b03      	cmp	r3, #3
 801254a:	d102      	bne.n	8012552 <lwip_netconn_do_close_internal+0xaa>
    shut_close = 1;
 801254c:	2301      	movs	r3, #1
 801254e:	75bb      	strb	r3, [r7, #22]
 8012550:	e01f      	b.n	8012592 <lwip_netconn_do_close_internal+0xea>
  } else if (shut_rx &&
 8012552:	7bbb      	ldrb	r3, [r7, #14]
 8012554:	2b00      	cmp	r3, #0
 8012556:	d00e      	beq.n	8012576 <lwip_netconn_do_close_internal+0xce>
             ((tpcb->state == FIN_WAIT_1) ||
 8012558:	693b      	ldr	r3, [r7, #16]
 801255a:	7d1b      	ldrb	r3, [r3, #20]
  } else if (shut_rx &&
 801255c:	2b05      	cmp	r3, #5
 801255e:	d007      	beq.n	8012570 <lwip_netconn_do_close_internal+0xc8>
              (tpcb->state == FIN_WAIT_2) ||
 8012560:	693b      	ldr	r3, [r7, #16]
 8012562:	7d1b      	ldrb	r3, [r3, #20]
             ((tpcb->state == FIN_WAIT_1) ||
 8012564:	2b06      	cmp	r3, #6
 8012566:	d003      	beq.n	8012570 <lwip_netconn_do_close_internal+0xc8>
              (tpcb->state == CLOSING))) {
 8012568:	693b      	ldr	r3, [r7, #16]
 801256a:	7d1b      	ldrb	r3, [r3, #20]
              (tpcb->state == FIN_WAIT_2) ||
 801256c:	2b08      	cmp	r3, #8
 801256e:	d102      	bne.n	8012576 <lwip_netconn_do_close_internal+0xce>
    shut_close = 1;
 8012570:	2301      	movs	r3, #1
 8012572:	75bb      	strb	r3, [r7, #22]
 8012574:	e00d      	b.n	8012592 <lwip_netconn_do_close_internal+0xea>
  } else if (shut_tx && ((tpcb->flags & TF_RXCLOSED) != 0)) {
 8012576:	7b7b      	ldrb	r3, [r7, #13]
 8012578:	2b00      	cmp	r3, #0
 801257a:	d008      	beq.n	801258e <lwip_netconn_do_close_internal+0xe6>
 801257c:	693b      	ldr	r3, [r7, #16]
 801257e:	8b5b      	ldrh	r3, [r3, #26]
 8012580:	f003 0310 	and.w	r3, r3, #16
 8012584:	2b00      	cmp	r3, #0
 8012586:	d002      	beq.n	801258e <lwip_netconn_do_close_internal+0xe6>
    shut_close = 1;
 8012588:	2301      	movs	r3, #1
 801258a:	75bb      	strb	r3, [r7, #22]
 801258c:	e001      	b.n	8012592 <lwip_netconn_do_close_internal+0xea>
  } else {
    shut_close = 0;
 801258e:	2300      	movs	r3, #0
 8012590:	75bb      	strb	r3, [r7, #22]
  }

  /* Set back some callback pointers */
  if (shut_close) {
 8012592:	7dbb      	ldrb	r3, [r7, #22]
 8012594:	2b00      	cmp	r3, #0
 8012596:	d003      	beq.n	80125a0 <lwip_netconn_do_close_internal+0xf8>
    tcp_arg(tpcb, NULL);
 8012598:	2100      	movs	r1, #0
 801259a:	6938      	ldr	r0, [r7, #16]
 801259c:	f004 fb06 	bl	8016bac <tcp_arg>
  }
  if (tpcb->state == LISTEN) {
 80125a0:	693b      	ldr	r3, [r7, #16]
 80125a2:	7d1b      	ldrb	r3, [r3, #20]
 80125a4:	2b01      	cmp	r3, #1
 80125a6:	d104      	bne.n	80125b2 <lwip_netconn_do_close_internal+0x10a>
    tcp_accept(tpcb, NULL);
 80125a8:	2100      	movs	r1, #0
 80125aa:	6938      	ldr	r0, [r7, #16]
 80125ac:	f004 fb76 	bl	8016c9c <tcp_accept>
 80125b0:	e01d      	b.n	80125ee <lwip_netconn_do_close_internal+0x146>
  } else {
    /* some callbacks have to be reset if tcp_close is not successful */
    if (shut_rx) {
 80125b2:	7bbb      	ldrb	r3, [r7, #14]
 80125b4:	2b00      	cmp	r3, #0
 80125b6:	d007      	beq.n	80125c8 <lwip_netconn_do_close_internal+0x120>
      tcp_recv(tpcb, NULL);
 80125b8:	2100      	movs	r1, #0
 80125ba:	6938      	ldr	r0, [r7, #16]
 80125bc:	f004 fb08 	bl	8016bd0 <tcp_recv>
      tcp_accept(tpcb, NULL);
 80125c0:	2100      	movs	r1, #0
 80125c2:	6938      	ldr	r0, [r7, #16]
 80125c4:	f004 fb6a 	bl	8016c9c <tcp_accept>
    }
    if (shut_tx) {
 80125c8:	7b7b      	ldrb	r3, [r7, #13]
 80125ca:	2b00      	cmp	r3, #0
 80125cc:	d003      	beq.n	80125d6 <lwip_netconn_do_close_internal+0x12e>
      tcp_sent(tpcb, NULL);
 80125ce:	2100      	movs	r1, #0
 80125d0:	6938      	ldr	r0, [r7, #16]
 80125d2:	f004 fb1f 	bl	8016c14 <tcp_sent>
    }
    if (shut_close) {
 80125d6:	7dbb      	ldrb	r3, [r7, #22]
 80125d8:	2b00      	cmp	r3, #0
 80125da:	d008      	beq.n	80125ee <lwip_netconn_do_close_internal+0x146>
      tcp_poll(tpcb, NULL, 0);
 80125dc:	2200      	movs	r2, #0
 80125de:	2100      	movs	r1, #0
 80125e0:	6938      	ldr	r0, [r7, #16]
 80125e2:	f004 fb73 	bl	8016ccc <tcp_poll>
      tcp_err(tpcb, NULL);
 80125e6:	2100      	movs	r1, #0
 80125e8:	6938      	ldr	r0, [r7, #16]
 80125ea:	f004 fb35 	bl	8016c58 <tcp_err>
    }
  }
  /* Try to close the connection */
  if (shut_close) {
 80125ee:	7dbb      	ldrb	r3, [r7, #22]
 80125f0:	2b00      	cmp	r3, #0
 80125f2:	d005      	beq.n	8012600 <lwip_netconn_do_close_internal+0x158>
      }
    }
    if ((err == ERR_OK) && (tpcb != NULL))
#endif /* LWIP_SO_LINGER */
    {
      err = tcp_close(tpcb);
 80125f4:	6938      	ldr	r0, [r7, #16]
 80125f6:	f003 f8ff 	bl	80157f8 <tcp_close>
 80125fa:	4603      	mov	r3, r0
 80125fc:	75fb      	strb	r3, [r7, #23]
 80125fe:	e007      	b.n	8012610 <lwip_netconn_do_close_internal+0x168>
    }
  } else {
    err = tcp_shutdown(tpcb, shut_rx, shut_tx);
 8012600:	7bbb      	ldrb	r3, [r7, #14]
 8012602:	7b7a      	ldrb	r2, [r7, #13]
 8012604:	4619      	mov	r1, r3
 8012606:	6938      	ldr	r0, [r7, #16]
 8012608:	f003 f922 	bl	8015850 <tcp_shutdown>
 801260c:	4603      	mov	r3, r0
 801260e:	75fb      	strb	r3, [r7, #23]
  }
  if (err == ERR_OK) {
 8012610:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8012614:	2b00      	cmp	r3, #0
 8012616:	d102      	bne.n	801261e <lwip_netconn_do_close_internal+0x176>
    close_finished = 1;
 8012618:	2301      	movs	r3, #1
 801261a:	757b      	strb	r3, [r7, #21]
 801261c:	e016      	b.n	801264c <lwip_netconn_do_close_internal+0x1a4>
      close_finished = 0;
      err = ERR_INPROGRESS;
    }
#endif /* LWIP_SO_LINGER */
  } else {
    if (err == ERR_MEM) {
 801261e:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8012622:	f1b3 3fff 	cmp.w	r3, #4294967295
 8012626:	d10f      	bne.n	8012648 <lwip_netconn_do_close_internal+0x1a0>
        close_timeout = conn->linger * 1000U;
      }
#endif
      if ((s32_t)(sys_now() - conn->current_msg->msg.sd.time_started) >= close_timeout) {
#else /* LWIP_SO_SNDTIMEO || LWIP_SO_LINGER */
      if (conn->current_msg->msg.sd.polls_left == 0) {
 8012628:	687b      	ldr	r3, [r7, #4]
 801262a:	6a1b      	ldr	r3, [r3, #32]
 801262c:	7a5b      	ldrb	r3, [r3, #9]
 801262e:	2b00      	cmp	r3, #0
 8012630:	d10c      	bne.n	801264c <lwip_netconn_do_close_internal+0x1a4>
#endif /* LWIP_SO_SNDTIMEO || LWIP_SO_LINGER */
        close_finished = 1;
 8012632:	2301      	movs	r3, #1
 8012634:	757b      	strb	r3, [r7, #21]
        if (shut_close) {
 8012636:	7dbb      	ldrb	r3, [r7, #22]
 8012638:	2b00      	cmp	r3, #0
 801263a:	d007      	beq.n	801264c <lwip_netconn_do_close_internal+0x1a4>
          /* in this case, we want to RST the connection */
          tcp_abort(tpcb);
 801263c:	6938      	ldr	r0, [r7, #16]
 801263e:	f003 fa21 	bl	8015a84 <tcp_abort>
          err = ERR_OK;
 8012642:	2300      	movs	r3, #0
 8012644:	75fb      	strb	r3, [r7, #23]
 8012646:	e001      	b.n	801264c <lwip_netconn_do_close_internal+0x1a4>
        }
      }
    } else {
      /* Closing failed for a non-memory error: give up */
      close_finished = 1;
 8012648:	2301      	movs	r3, #1
 801264a:	757b      	strb	r3, [r7, #21]
    }
  }
  if (close_finished) {
 801264c:	7d7b      	ldrb	r3, [r7, #21]
 801264e:	2b00      	cmp	r3, #0
 8012650:	d052      	beq.n	80126f8 <lwip_netconn_do_close_internal+0x250>
    /* Closing done (succeeded, non-memory error, nonblocking error or timeout) */
    sys_sem_t *op_completed_sem = LWIP_API_MSG_SEM(conn->current_msg);
 8012652:	687b      	ldr	r3, [r7, #4]
 8012654:	6a1b      	ldr	r3, [r3, #32]
 8012656:	681b      	ldr	r3, [r3, #0]
 8012658:	330c      	adds	r3, #12
 801265a:	60bb      	str	r3, [r7, #8]
    conn->current_msg->err = err;
 801265c:	687b      	ldr	r3, [r7, #4]
 801265e:	6a1b      	ldr	r3, [r3, #32]
 8012660:	7dfa      	ldrb	r2, [r7, #23]
 8012662:	711a      	strb	r2, [r3, #4]
    conn->current_msg = NULL;
 8012664:	687b      	ldr	r3, [r7, #4]
 8012666:	2200      	movs	r2, #0
 8012668:	621a      	str	r2, [r3, #32]
    conn->state = NETCONN_NONE;
 801266a:	687b      	ldr	r3, [r7, #4]
 801266c:	2200      	movs	r2, #0
 801266e:	705a      	strb	r2, [r3, #1]
    if (err == ERR_OK) {
 8012670:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8012674:	2b00      	cmp	r3, #0
 8012676:	d129      	bne.n	80126cc <lwip_netconn_do_close_internal+0x224>
      if (shut_close) {
 8012678:	7dbb      	ldrb	r3, [r7, #22]
 801267a:	2b00      	cmp	r3, #0
 801267c:	d00c      	beq.n	8012698 <lwip_netconn_do_close_internal+0x1f0>
        /* Set back some callback pointers as conn is going away */
        conn->pcb.tcp = NULL;
 801267e:	687b      	ldr	r3, [r7, #4]
 8012680:	2200      	movs	r2, #0
 8012682:	605a      	str	r2, [r3, #4]
        /* Trigger select() in socket layer. Make sure everybody notices activity
         on the connection, error first! */
        API_EVENT(conn, NETCONN_EVT_ERROR, 0);
 8012684:	687b      	ldr	r3, [r7, #4]
 8012686:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8012688:	2b00      	cmp	r3, #0
 801268a:	d005      	beq.n	8012698 <lwip_netconn_do_close_internal+0x1f0>
 801268c:	687b      	ldr	r3, [r7, #4]
 801268e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8012690:	2200      	movs	r2, #0
 8012692:	2104      	movs	r1, #4
 8012694:	6878      	ldr	r0, [r7, #4]
 8012696:	4798      	blx	r3
      }
      if (shut_rx) {
 8012698:	7bbb      	ldrb	r3, [r7, #14]
 801269a:	2b00      	cmp	r3, #0
 801269c:	d009      	beq.n	80126b2 <lwip_netconn_do_close_internal+0x20a>
        API_EVENT(conn, NETCONN_EVT_RCVPLUS, 0);
 801269e:	687b      	ldr	r3, [r7, #4]
 80126a0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80126a2:	2b00      	cmp	r3, #0
 80126a4:	d005      	beq.n	80126b2 <lwip_netconn_do_close_internal+0x20a>
 80126a6:	687b      	ldr	r3, [r7, #4]
 80126a8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80126aa:	2200      	movs	r2, #0
 80126ac:	2100      	movs	r1, #0
 80126ae:	6878      	ldr	r0, [r7, #4]
 80126b0:	4798      	blx	r3
      }
      if (shut_tx) {
 80126b2:	7b7b      	ldrb	r3, [r7, #13]
 80126b4:	2b00      	cmp	r3, #0
 80126b6:	d009      	beq.n	80126cc <lwip_netconn_do_close_internal+0x224>
        API_EVENT(conn, NETCONN_EVT_SENDPLUS, 0);
 80126b8:	687b      	ldr	r3, [r7, #4]
 80126ba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80126bc:	2b00      	cmp	r3, #0
 80126be:	d005      	beq.n	80126cc <lwip_netconn_do_close_internal+0x224>
 80126c0:	687b      	ldr	r3, [r7, #4]
 80126c2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80126c4:	2200      	movs	r2, #0
 80126c6:	2102      	movs	r1, #2
 80126c8:	6878      	ldr	r0, [r7, #4]
 80126ca:	4798      	blx	r3
      }
    }
#if LWIP_TCPIP_CORE_LOCKING
    if (delayed)
 80126cc:	78fb      	ldrb	r3, [r7, #3]
 80126ce:	2b00      	cmp	r3, #0
 80126d0:	d002      	beq.n	80126d8 <lwip_netconn_do_close_internal+0x230>
#endif
    {
      /* wake up the application task */
      sys_sem_signal(op_completed_sem);
 80126d2:	68b8      	ldr	r0, [r7, #8]
 80126d4:	f00b ff70 	bl	801e5b8 <sys_sem_signal>
    }
    return ERR_OK;
 80126d8:	2300      	movs	r3, #0
 80126da:	e03c      	b.n	8012756 <lwip_netconn_do_close_internal+0x2ae>
 80126dc:	0801fc1c 	.word	0x0801fc1c
 80126e0:	0801fef0 	.word	0x0801fef0
 80126e4:	0801fc60 	.word	0x0801fc60
 80126e8:	0801ff00 	.word	0x0801ff00
 80126ec:	0801ff20 	.word	0x0801ff20
 80126f0:	0801ff44 	.word	0x0801ff44
 80126f4:	0801fd84 	.word	0x0801fd84
  }
  if (!close_finished) {
 80126f8:	7d7b      	ldrb	r3, [r7, #21]
 80126fa:	2b00      	cmp	r3, #0
 80126fc:	d11e      	bne.n	801273c <lwip_netconn_do_close_internal+0x294>
    /* Closing failed and we want to wait: restore some of the callbacks */
    /* Closing of listen pcb will never fail! */
    LWIP_ASSERT("Closing a listen pcb may not fail!", (tpcb->state != LISTEN));
 80126fe:	693b      	ldr	r3, [r7, #16]
 8012700:	7d1b      	ldrb	r3, [r3, #20]
 8012702:	2b01      	cmp	r3, #1
 8012704:	d106      	bne.n	8012714 <lwip_netconn_do_close_internal+0x26c>
 8012706:	4b16      	ldr	r3, [pc, #88]	@ (8012760 <lwip_netconn_do_close_internal+0x2b8>)
 8012708:	f240 4241 	movw	r2, #1089	@ 0x441
 801270c:	4915      	ldr	r1, [pc, #84]	@ (8012764 <lwip_netconn_do_close_internal+0x2bc>)
 801270e:	4816      	ldr	r0, [pc, #88]	@ (8012768 <lwip_netconn_do_close_internal+0x2c0>)
 8012710:	f00c f906 	bl	801e920 <iprintf>
    if (shut_tx) {
 8012714:	7b7b      	ldrb	r3, [r7, #13]
 8012716:	2b00      	cmp	r3, #0
 8012718:	d003      	beq.n	8012722 <lwip_netconn_do_close_internal+0x27a>
      tcp_sent(tpcb, sent_tcp);
 801271a:	4914      	ldr	r1, [pc, #80]	@ (801276c <lwip_netconn_do_close_internal+0x2c4>)
 801271c:	6938      	ldr	r0, [r7, #16]
 801271e:	f004 fa79 	bl	8016c14 <tcp_sent>
    }
    /* when waiting for close, set up poll interval to 500ms */
    tcp_poll(tpcb, poll_tcp, 1);
 8012722:	2201      	movs	r2, #1
 8012724:	4912      	ldr	r1, [pc, #72]	@ (8012770 <lwip_netconn_do_close_internal+0x2c8>)
 8012726:	6938      	ldr	r0, [r7, #16]
 8012728:	f004 fad0 	bl	8016ccc <tcp_poll>
    tcp_err(tpcb, err_tcp);
 801272c:	4911      	ldr	r1, [pc, #68]	@ (8012774 <lwip_netconn_do_close_internal+0x2cc>)
 801272e:	6938      	ldr	r0, [r7, #16]
 8012730:	f004 fa92 	bl	8016c58 <tcp_err>
    tcp_arg(tpcb, conn);
 8012734:	6879      	ldr	r1, [r7, #4]
 8012736:	6938      	ldr	r0, [r7, #16]
 8012738:	f004 fa38 	bl	8016bac <tcp_arg>
    /* don't restore recv callback: we don't want to receive any more data */
  }
  /* If closing didn't succeed, we get called again either
     from poll_tcp or from sent_tcp */
  LWIP_ASSERT("err != ERR_OK", err != ERR_OK);
 801273c:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8012740:	2b00      	cmp	r3, #0
 8012742:	d106      	bne.n	8012752 <lwip_netconn_do_close_internal+0x2aa>
 8012744:	4b06      	ldr	r3, [pc, #24]	@ (8012760 <lwip_netconn_do_close_internal+0x2b8>)
 8012746:	f240 424d 	movw	r2, #1101	@ 0x44d
 801274a:	490b      	ldr	r1, [pc, #44]	@ (8012778 <lwip_netconn_do_close_internal+0x2d0>)
 801274c:	4806      	ldr	r0, [pc, #24]	@ (8012768 <lwip_netconn_do_close_internal+0x2c0>)
 801274e:	f00c f8e7 	bl	801e920 <iprintf>
  return err;
 8012752:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8012756:	4618      	mov	r0, r3
 8012758:	3718      	adds	r7, #24
 801275a:	46bd      	mov	sp, r7
 801275c:	bd80      	pop	{r7, pc}
 801275e:	bf00      	nop
 8012760:	0801fc1c 	.word	0x0801fc1c
 8012764:	0801ff58 	.word	0x0801ff58
 8012768:	0801fc60 	.word	0x0801fc60
 801276c:	08011d1d 	.word	0x08011d1d
 8012770:	08011c51 	.word	0x08011c51
 8012774:	08011dc9 	.word	0x08011dc9
 8012778:	0801ff7c 	.word	0x0801ff7c

0801277c <lwip_netconn_do_delconn>:
 *
 * @param m the api_msg pointing to the connection
 */
void
lwip_netconn_do_delconn(void *m)
{
 801277c:	b580      	push	{r7, lr}
 801277e:	b084      	sub	sp, #16
 8012780:	af00      	add	r7, sp, #0
 8012782:	6078      	str	r0, [r7, #4]
  struct api_msg *msg = (struct api_msg *)m;
 8012784:	687b      	ldr	r3, [r7, #4]
 8012786:	60fb      	str	r3, [r7, #12]

  enum netconn_state state = msg->conn->state;
 8012788:	68fb      	ldr	r3, [r7, #12]
 801278a:	681b      	ldr	r3, [r3, #0]
 801278c:	785b      	ldrb	r3, [r3, #1]
 801278e:	72fb      	strb	r3, [r7, #11]
  LWIP_ASSERT("netconn state error", /* this only happens for TCP netconns */
 8012790:	7afb      	ldrb	r3, [r7, #11]
 8012792:	2b00      	cmp	r3, #0
 8012794:	d00d      	beq.n	80127b2 <lwip_netconn_do_delconn+0x36>
 8012796:	68fb      	ldr	r3, [r7, #12]
 8012798:	681b      	ldr	r3, [r3, #0]
 801279a:	781b      	ldrb	r3, [r3, #0]
 801279c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80127a0:	2b10      	cmp	r3, #16
 80127a2:	d006      	beq.n	80127b2 <lwip_netconn_do_delconn+0x36>
 80127a4:	4b60      	ldr	r3, [pc, #384]	@ (8012928 <lwip_netconn_do_delconn+0x1ac>)
 80127a6:	f240 425e 	movw	r2, #1118	@ 0x45e
 80127aa:	4960      	ldr	r1, [pc, #384]	@ (801292c <lwip_netconn_do_delconn+0x1b0>)
 80127ac:	4860      	ldr	r0, [pc, #384]	@ (8012930 <lwip_netconn_do_delconn+0x1b4>)
 80127ae:	f00c f8b7 	bl	801e920 <iprintf>
      msg->conn->state = NETCONN_NONE;
      sys_sem_signal(op_completed_sem);
    }
  }
#else /* LWIP_NETCONN_FULLDUPLEX */
  if (((state != NETCONN_NONE) &&
 80127b2:	7afb      	ldrb	r3, [r7, #11]
 80127b4:	2b00      	cmp	r3, #0
 80127b6:	d005      	beq.n	80127c4 <lwip_netconn_do_delconn+0x48>
 80127b8:	7afb      	ldrb	r3, [r7, #11]
 80127ba:	2b02      	cmp	r3, #2
 80127bc:	d002      	beq.n	80127c4 <lwip_netconn_do_delconn+0x48>
       (state != NETCONN_LISTEN) &&
 80127be:	7afb      	ldrb	r3, [r7, #11]
 80127c0:	2b03      	cmp	r3, #3
 80127c2:	d109      	bne.n	80127d8 <lwip_netconn_do_delconn+0x5c>
       (state != NETCONN_CONNECT)) ||
 80127c4:	7afb      	ldrb	r3, [r7, #11]
 80127c6:	2b03      	cmp	r3, #3
 80127c8:	d10a      	bne.n	80127e0 <lwip_netconn_do_delconn+0x64>
      ((state == NETCONN_CONNECT) && !IN_NONBLOCKING_CONNECT(msg->conn))) {
 80127ca:	68fb      	ldr	r3, [r7, #12]
 80127cc:	681b      	ldr	r3, [r3, #0]
 80127ce:	7f1b      	ldrb	r3, [r3, #28]
 80127d0:	f003 0304 	and.w	r3, r3, #4
 80127d4:	2b00      	cmp	r3, #0
 80127d6:	d103      	bne.n	80127e0 <lwip_netconn_do_delconn+0x64>
    /* This means either a blocking write or blocking connect is running
       (nonblocking write returns and sets state to NONE) */
    msg->err = ERR_INPROGRESS;
 80127d8:	68fb      	ldr	r3, [r7, #12]
 80127da:	22fb      	movs	r2, #251	@ 0xfb
 80127dc:	711a      	strb	r2, [r3, #4]
 80127de:	e097      	b.n	8012910 <lwip_netconn_do_delconn+0x194>
  } else
#endif /* LWIP_NETCONN_FULLDUPLEX */
  {
    LWIP_ASSERT("blocking connect in progress",
 80127e0:	7afb      	ldrb	r3, [r7, #11]
 80127e2:	2b03      	cmp	r3, #3
 80127e4:	d10d      	bne.n	8012802 <lwip_netconn_do_delconn+0x86>
 80127e6:	68fb      	ldr	r3, [r7, #12]
 80127e8:	681b      	ldr	r3, [r3, #0]
 80127ea:	7f1b      	ldrb	r3, [r3, #28]
 80127ec:	f003 0304 	and.w	r3, r3, #4
 80127f0:	2b00      	cmp	r3, #0
 80127f2:	d106      	bne.n	8012802 <lwip_netconn_do_delconn+0x86>
 80127f4:	4b4c      	ldr	r3, [pc, #304]	@ (8012928 <lwip_netconn_do_delconn+0x1ac>)
 80127f6:	f240 427a 	movw	r2, #1146	@ 0x47a
 80127fa:	494e      	ldr	r1, [pc, #312]	@ (8012934 <lwip_netconn_do_delconn+0x1b8>)
 80127fc:	484c      	ldr	r0, [pc, #304]	@ (8012930 <lwip_netconn_do_delconn+0x1b4>)
 80127fe:	f00c f88f 	bl	801e920 <iprintf>
                (state != NETCONN_CONNECT) || IN_NONBLOCKING_CONNECT(msg->conn));
    msg->err = ERR_OK;
 8012802:	68fb      	ldr	r3, [r7, #12]
 8012804:	2200      	movs	r2, #0
 8012806:	711a      	strb	r2, [r3, #4]
#if LWIP_NETCONN_FULLDUPLEX
    /* Mark mboxes invalid */
    netconn_mark_mbox_invalid(msg->conn);
#else /* LWIP_NETCONN_FULLDUPLEX */
    netconn_drain(msg->conn);
 8012808:	68fb      	ldr	r3, [r7, #12]
 801280a:	681b      	ldr	r3, [r3, #0]
 801280c:	4618      	mov	r0, r3
 801280e:	f7ff fdcd 	bl	80123ac <netconn_drain>
#endif /* LWIP_NETCONN_FULLDUPLEX */

    if (msg->conn->pcb.tcp != NULL) {
 8012812:	68fb      	ldr	r3, [r7, #12]
 8012814:	681b      	ldr	r3, [r3, #0]
 8012816:	685b      	ldr	r3, [r3, #4]
 8012818:	2b00      	cmp	r3, #0
 801281a:	d05f      	beq.n	80128dc <lwip_netconn_do_delconn+0x160>

      switch (NETCONNTYPE_GROUP(msg->conn->type)) {
 801281c:	68fb      	ldr	r3, [r7, #12]
 801281e:	681b      	ldr	r3, [r3, #0]
 8012820:	781b      	ldrb	r3, [r3, #0]
 8012822:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8012826:	2b10      	cmp	r3, #16
 8012828:	d00d      	beq.n	8012846 <lwip_netconn_do_delconn+0xca>
 801282a:	2b20      	cmp	r3, #32
 801282c:	d151      	bne.n	80128d2 <lwip_netconn_do_delconn+0x156>
          raw_remove(msg->conn->pcb.raw);
          break;
#endif /* LWIP_RAW */
#if LWIP_UDP
        case NETCONN_UDP:
          msg->conn->pcb.udp->recv_arg = NULL;
 801282e:	68fb      	ldr	r3, [r7, #12]
 8012830:	681b      	ldr	r3, [r3, #0]
 8012832:	685b      	ldr	r3, [r3, #4]
 8012834:	2200      	movs	r2, #0
 8012836:	61da      	str	r2, [r3, #28]
          udp_remove(msg->conn->pcb.udp);
 8012838:	68fb      	ldr	r3, [r7, #12]
 801283a:	681b      	ldr	r3, [r3, #0]
 801283c:	685b      	ldr	r3, [r3, #4]
 801283e:	4618      	mov	r0, r3
 8012840:	f009 fa36 	bl	801bcb0 <udp_remove>
          break;
 8012844:	e046      	b.n	80128d4 <lwip_netconn_do_delconn+0x158>
#endif /* LWIP_UDP */
#if LWIP_TCP
        case NETCONN_TCP:
          LWIP_ASSERT("already writing or closing", msg->conn->current_msg == NULL);
 8012846:	68fb      	ldr	r3, [r7, #12]
 8012848:	681b      	ldr	r3, [r3, #0]
 801284a:	6a1b      	ldr	r3, [r3, #32]
 801284c:	2b00      	cmp	r3, #0
 801284e:	d006      	beq.n	801285e <lwip_netconn_do_delconn+0xe2>
 8012850:	4b35      	ldr	r3, [pc, #212]	@ (8012928 <lwip_netconn_do_delconn+0x1ac>)
 8012852:	f240 4294 	movw	r2, #1172	@ 0x494
 8012856:	4938      	ldr	r1, [pc, #224]	@ (8012938 <lwip_netconn_do_delconn+0x1bc>)
 8012858:	4835      	ldr	r0, [pc, #212]	@ (8012930 <lwip_netconn_do_delconn+0x1b4>)
 801285a:	f00c f861 	bl	801e920 <iprintf>
          msg->conn->state = NETCONN_CLOSE;
 801285e:	68fb      	ldr	r3, [r7, #12]
 8012860:	681b      	ldr	r3, [r3, #0]
 8012862:	2204      	movs	r2, #4
 8012864:	705a      	strb	r2, [r3, #1]
          msg->msg.sd.shut = NETCONN_SHUT_RDWR;
 8012866:	68fb      	ldr	r3, [r7, #12]
 8012868:	2203      	movs	r2, #3
 801286a:	721a      	strb	r2, [r3, #8]
          msg->conn->current_msg = msg;
 801286c:	68fb      	ldr	r3, [r7, #12]
 801286e:	681b      	ldr	r3, [r3, #0]
 8012870:	68fa      	ldr	r2, [r7, #12]
 8012872:	621a      	str	r2, [r3, #32]
#if LWIP_TCPIP_CORE_LOCKING
          if (lwip_netconn_do_close_internal(msg->conn, 0) != ERR_OK) {
 8012874:	68fb      	ldr	r3, [r7, #12]
 8012876:	681b      	ldr	r3, [r3, #0]
 8012878:	2100      	movs	r1, #0
 801287a:	4618      	mov	r0, r3
 801287c:	f7ff fe14 	bl	80124a8 <lwip_netconn_do_close_internal>
 8012880:	4603      	mov	r3, r0
 8012882:	2b00      	cmp	r3, #0
 8012884:	d04b      	beq.n	801291e <lwip_netconn_do_delconn+0x1a2>
            LWIP_ASSERT("state!", msg->conn->state == NETCONN_CLOSE);
 8012886:	68fb      	ldr	r3, [r7, #12]
 8012888:	681b      	ldr	r3, [r3, #0]
 801288a:	785b      	ldrb	r3, [r3, #1]
 801288c:	2b04      	cmp	r3, #4
 801288e:	d006      	beq.n	801289e <lwip_netconn_do_delconn+0x122>
 8012890:	4b25      	ldr	r3, [pc, #148]	@ (8012928 <lwip_netconn_do_delconn+0x1ac>)
 8012892:	f240 429a 	movw	r2, #1178	@ 0x49a
 8012896:	4929      	ldr	r1, [pc, #164]	@ (801293c <lwip_netconn_do_delconn+0x1c0>)
 8012898:	4825      	ldr	r0, [pc, #148]	@ (8012930 <lwip_netconn_do_delconn+0x1b4>)
 801289a:	f00c f841 	bl	801e920 <iprintf>
            UNLOCK_TCPIP_CORE();
 801289e:	4828      	ldr	r0, [pc, #160]	@ (8012940 <lwip_netconn_do_delconn+0x1c4>)
 80128a0:	f00b fef3 	bl	801e68a <sys_mutex_unlock>
            sys_arch_sem_wait(LWIP_API_MSG_SEM(msg), 0);
 80128a4:	68fb      	ldr	r3, [r7, #12]
 80128a6:	681b      	ldr	r3, [r3, #0]
 80128a8:	330c      	adds	r3, #12
 80128aa:	2100      	movs	r1, #0
 80128ac:	4618      	mov	r0, r3
 80128ae:	f00b fe52 	bl	801e556 <sys_arch_sem_wait>
            LOCK_TCPIP_CORE();
 80128b2:	4823      	ldr	r0, [pc, #140]	@ (8012940 <lwip_netconn_do_delconn+0x1c4>)
 80128b4:	f00b feda 	bl	801e66c <sys_mutex_lock>
            LWIP_ASSERT("state!", msg->conn->state == NETCONN_NONE);
 80128b8:	68fb      	ldr	r3, [r7, #12]
 80128ba:	681b      	ldr	r3, [r3, #0]
 80128bc:	785b      	ldrb	r3, [r3, #1]
 80128be:	2b00      	cmp	r3, #0
 80128c0:	d02d      	beq.n	801291e <lwip_netconn_do_delconn+0x1a2>
 80128c2:	4b19      	ldr	r3, [pc, #100]	@ (8012928 <lwip_netconn_do_delconn+0x1ac>)
 80128c4:	f240 429e 	movw	r2, #1182	@ 0x49e
 80128c8:	491c      	ldr	r1, [pc, #112]	@ (801293c <lwip_netconn_do_delconn+0x1c0>)
 80128ca:	4819      	ldr	r0, [pc, #100]	@ (8012930 <lwip_netconn_do_delconn+0x1b4>)
 80128cc:	f00c f828 	bl	801e920 <iprintf>
#else /* LWIP_TCPIP_CORE_LOCKING */
          lwip_netconn_do_close_internal(msg->conn);
#endif /* LWIP_TCPIP_CORE_LOCKING */
          /* API_EVENT is called inside lwip_netconn_do_close_internal, before releasing
             the application thread, so we can return at this point! */
          return;
 80128d0:	e025      	b.n	801291e <lwip_netconn_do_delconn+0x1a2>
#endif /* LWIP_TCP */
        default:
          break;
 80128d2:	bf00      	nop
      }
      msg->conn->pcb.tcp = NULL;
 80128d4:	68fb      	ldr	r3, [r7, #12]
 80128d6:	681b      	ldr	r3, [r3, #0]
 80128d8:	2200      	movs	r2, #0
 80128da:	605a      	str	r2, [r3, #4]
    }
    /* tcp netconns don't come here! */

    /* @todo: this lets select make the socket readable and writable,
       which is wrong! errfd instead? */
    API_EVENT(msg->conn, NETCONN_EVT_RCVPLUS, 0);
 80128dc:	68fb      	ldr	r3, [r7, #12]
 80128de:	681b      	ldr	r3, [r3, #0]
 80128e0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80128e2:	2b00      	cmp	r3, #0
 80128e4:	d007      	beq.n	80128f6 <lwip_netconn_do_delconn+0x17a>
 80128e6:	68fb      	ldr	r3, [r7, #12]
 80128e8:	681b      	ldr	r3, [r3, #0]
 80128ea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80128ec:	68fa      	ldr	r2, [r7, #12]
 80128ee:	6810      	ldr	r0, [r2, #0]
 80128f0:	2200      	movs	r2, #0
 80128f2:	2100      	movs	r1, #0
 80128f4:	4798      	blx	r3
    API_EVENT(msg->conn, NETCONN_EVT_SENDPLUS, 0);
 80128f6:	68fb      	ldr	r3, [r7, #12]
 80128f8:	681b      	ldr	r3, [r3, #0]
 80128fa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80128fc:	2b00      	cmp	r3, #0
 80128fe:	d007      	beq.n	8012910 <lwip_netconn_do_delconn+0x194>
 8012900:	68fb      	ldr	r3, [r7, #12]
 8012902:	681b      	ldr	r3, [r3, #0]
 8012904:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8012906:	68fa      	ldr	r2, [r7, #12]
 8012908:	6810      	ldr	r0, [r2, #0]
 801290a:	2200      	movs	r2, #0
 801290c:	2102      	movs	r1, #2
 801290e:	4798      	blx	r3
  }
  if (sys_sem_valid(LWIP_API_MSG_SEM(msg))) {
 8012910:	68fb      	ldr	r3, [r7, #12]
 8012912:	681b      	ldr	r3, [r3, #0]
 8012914:	330c      	adds	r3, #12
 8012916:	4618      	mov	r0, r3
 8012918:	f00b fe68 	bl	801e5ec <sys_sem_valid>
 801291c:	e000      	b.n	8012920 <lwip_netconn_do_delconn+0x1a4>
          return;
 801291e:	bf00      	nop
    TCPIP_APIMSG_ACK(msg);
  }
}
 8012920:	3710      	adds	r7, #16
 8012922:	46bd      	mov	sp, r7
 8012924:	bd80      	pop	{r7, pc}
 8012926:	bf00      	nop
 8012928:	0801fc1c 	.word	0x0801fc1c
 801292c:	0801ff8c 	.word	0x0801ff8c
 8012930:	0801fc60 	.word	0x0801fc60
 8012934:	0801ffa0 	.word	0x0801ffa0
 8012938:	0801ffc0 	.word	0x0801ffc0
 801293c:	0801ffdc 	.word	0x0801ffdc
 8012940:	24005390 	.word	0x24005390

08012944 <lwip_netconn_do_bind>:
 * @param m the api_msg pointing to the connection and containing
 *          the IP address and port to bind to
 */
void
lwip_netconn_do_bind(void *m)
{
 8012944:	b580      	push	{r7, lr}
 8012946:	b084      	sub	sp, #16
 8012948:	af00      	add	r7, sp, #0
 801294a:	6078      	str	r0, [r7, #4]
  struct api_msg *msg = (struct api_msg *)m;
 801294c:	687b      	ldr	r3, [r7, #4]
 801294e:	60bb      	str	r3, [r7, #8]
  err_t err;

  if (msg->conn->pcb.tcp != NULL) {
 8012950:	68bb      	ldr	r3, [r7, #8]
 8012952:	681b      	ldr	r3, [r3, #0]
 8012954:	685b      	ldr	r3, [r3, #4]
 8012956:	2b00      	cmp	r3, #0
 8012958:	d025      	beq.n	80129a6 <lwip_netconn_do_bind+0x62>
    switch (NETCONNTYPE_GROUP(msg->conn->type)) {
 801295a:	68bb      	ldr	r3, [r7, #8]
 801295c:	681b      	ldr	r3, [r3, #0]
 801295e:	781b      	ldrb	r3, [r3, #0]
 8012960:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8012964:	2b10      	cmp	r3, #16
 8012966:	d00e      	beq.n	8012986 <lwip_netconn_do_bind+0x42>
 8012968:	2b20      	cmp	r3, #32
 801296a:	d119      	bne.n	80129a0 <lwip_netconn_do_bind+0x5c>
        err = raw_bind(msg->conn->pcb.raw, API_EXPR_REF(msg->msg.bc.ipaddr));
        break;
#endif /* LWIP_RAW */
#if LWIP_UDP
      case NETCONN_UDP:
        err = udp_bind(msg->conn->pcb.udp, API_EXPR_REF(msg->msg.bc.ipaddr), msg->msg.bc.port);
 801296c:	68bb      	ldr	r3, [r7, #8]
 801296e:	681b      	ldr	r3, [r3, #0]
 8012970:	6858      	ldr	r0, [r3, #4]
 8012972:	68bb      	ldr	r3, [r7, #8]
 8012974:	6899      	ldr	r1, [r3, #8]
 8012976:	68bb      	ldr	r3, [r7, #8]
 8012978:	899b      	ldrh	r3, [r3, #12]
 801297a:	461a      	mov	r2, r3
 801297c:	f009 f8f0 	bl	801bb60 <udp_bind>
 8012980:	4603      	mov	r3, r0
 8012982:	73fb      	strb	r3, [r7, #15]
        break;
 8012984:	e011      	b.n	80129aa <lwip_netconn_do_bind+0x66>
#endif /* LWIP_UDP */
#if LWIP_TCP
      case NETCONN_TCP:
        err = tcp_bind(msg->conn->pcb.tcp, API_EXPR_REF(msg->msg.bc.ipaddr), msg->msg.bc.port);
 8012986:	68bb      	ldr	r3, [r7, #8]
 8012988:	681b      	ldr	r3, [r3, #0]
 801298a:	6858      	ldr	r0, [r3, #4]
 801298c:	68bb      	ldr	r3, [r7, #8]
 801298e:	6899      	ldr	r1, [r3, #8]
 8012990:	68bb      	ldr	r3, [r7, #8]
 8012992:	899b      	ldrh	r3, [r3, #12]
 8012994:	461a      	mov	r2, r3
 8012996:	f003 f881 	bl	8015a9c <tcp_bind>
 801299a:	4603      	mov	r3, r0
 801299c:	73fb      	strb	r3, [r7, #15]
        break;
 801299e:	e004      	b.n	80129aa <lwip_netconn_do_bind+0x66>
#endif /* LWIP_TCP */
      default:
        err = ERR_VAL;
 80129a0:	23fa      	movs	r3, #250	@ 0xfa
 80129a2:	73fb      	strb	r3, [r7, #15]
        break;
 80129a4:	e001      	b.n	80129aa <lwip_netconn_do_bind+0x66>
    }
  } else {
    err = ERR_VAL;
 80129a6:	23fa      	movs	r3, #250	@ 0xfa
 80129a8:	73fb      	strb	r3, [r7, #15]
  }
  msg->err = err;
 80129aa:	68bb      	ldr	r3, [r7, #8]
 80129ac:	7bfa      	ldrb	r2, [r7, #15]
 80129ae:	711a      	strb	r2, [r3, #4]
  TCPIP_APIMSG_ACK(msg);
}
 80129b0:	bf00      	nop
 80129b2:	3710      	adds	r7, #16
 80129b4:	46bd      	mov	sp, r7
 80129b6:	bd80      	pop	{r7, pc}

080129b8 <lwip_netconn_do_listen>:
 *
 * @param m the api_msg pointing to the connection
 */
void
lwip_netconn_do_listen(void *m)
{
 80129b8:	b580      	push	{r7, lr}
 80129ba:	b086      	sub	sp, #24
 80129bc:	af00      	add	r7, sp, #0
 80129be:	6078      	str	r0, [r7, #4]
  struct api_msg *msg = (struct api_msg *)m;
 80129c0:	687b      	ldr	r3, [r7, #4]
 80129c2:	617b      	str	r3, [r7, #20]
  err_t err;

  if (msg->conn->pcb.tcp != NULL) {
 80129c4:	697b      	ldr	r3, [r7, #20]
 80129c6:	681b      	ldr	r3, [r3, #0]
 80129c8:	685b      	ldr	r3, [r3, #4]
 80129ca:	2b00      	cmp	r3, #0
 80129cc:	d07f      	beq.n	8012ace <lwip_netconn_do_listen+0x116>
    if (NETCONNTYPE_GROUP(msg->conn->type) == NETCONN_TCP) {
 80129ce:	697b      	ldr	r3, [r7, #20]
 80129d0:	681b      	ldr	r3, [r3, #0]
 80129d2:	781b      	ldrb	r3, [r3, #0]
 80129d4:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80129d8:	2b10      	cmp	r3, #16
 80129da:	d175      	bne.n	8012ac8 <lwip_netconn_do_listen+0x110>
      if (msg->conn->state == NETCONN_NONE) {
 80129dc:	697b      	ldr	r3, [r7, #20]
 80129de:	681b      	ldr	r3, [r3, #0]
 80129e0:	785b      	ldrb	r3, [r3, #1]
 80129e2:	2b00      	cmp	r3, #0
 80129e4:	d165      	bne.n	8012ab2 <lwip_netconn_do_listen+0xfa>
        struct tcp_pcb *lpcb;
        if (msg->conn->pcb.tcp->state != CLOSED) {
 80129e6:	697b      	ldr	r3, [r7, #20]
 80129e8:	681b      	ldr	r3, [r3, #0]
 80129ea:	685b      	ldr	r3, [r3, #4]
 80129ec:	7d1b      	ldrb	r3, [r3, #20]
 80129ee:	2b00      	cmp	r3, #0
 80129f0:	d002      	beq.n	80129f8 <lwip_netconn_do_listen+0x40>
          /* connection is not closed, cannot listen */
          err = ERR_VAL;
 80129f2:	23fa      	movs	r3, #250	@ 0xfa
 80129f4:	72fb      	strb	r3, [r7, #11]
 80129f6:	e06c      	b.n	8012ad2 <lwip_netconn_do_listen+0x11a>
        } else {
          u8_t backlog;
#if TCP_LISTEN_BACKLOG
          backlog = msg->msg.lb.backlog;
#else  /* TCP_LISTEN_BACKLOG */
          backlog = TCP_DEFAULT_LISTEN_BACKLOG;
 80129f8:	23ff      	movs	r3, #255	@ 0xff
 80129fa:	74fb      	strb	r3, [r7, #19]
            IP_SET_TYPE_VAL(msg->conn->pcb.tcp->local_ip,  IPADDR_TYPE_ANY);
            IP_SET_TYPE_VAL(msg->conn->pcb.tcp->remote_ip, IPADDR_TYPE_ANY);
          }
#endif /* LWIP_IPV4 && LWIP_IPV6 */

          lpcb = tcp_listen_with_backlog_and_err(msg->conn->pcb.tcp, backlog, &err);
 80129fc:	697b      	ldr	r3, [r7, #20]
 80129fe:	681b      	ldr	r3, [r3, #0]
 8012a00:	685b      	ldr	r3, [r3, #4]
 8012a02:	f107 020b 	add.w	r2, r7, #11
 8012a06:	7cf9      	ldrb	r1, [r7, #19]
 8012a08:	4618      	mov	r0, r3
 8012a0a:	f003 f8ff 	bl	8015c0c <tcp_listen_with_backlog_and_err>
 8012a0e:	60f8      	str	r0, [r7, #12]

          if (lpcb == NULL) {
 8012a10:	68fb      	ldr	r3, [r7, #12]
 8012a12:	2b00      	cmp	r3, #0
 8012a14:	d05d      	beq.n	8012ad2 <lwip_netconn_do_listen+0x11a>
            /* in this case, the old pcb is still allocated */
          } else {
            /* delete the recvmbox and allocate the acceptmbox */
            if (sys_mbox_valid(&msg->conn->recvmbox)) {
 8012a16:	697b      	ldr	r3, [r7, #20]
 8012a18:	681b      	ldr	r3, [r3, #0]
 8012a1a:	3310      	adds	r3, #16
 8012a1c:	4618      	mov	r0, r3
 8012a1e:	f00b fd57 	bl	801e4d0 <sys_mbox_valid>
 8012a22:	4603      	mov	r3, r0
 8012a24:	2b00      	cmp	r3, #0
 8012a26:	d00b      	beq.n	8012a40 <lwip_netconn_do_listen+0x88>
              /** @todo: should we drain the recvmbox here? */
              sys_mbox_free(&msg->conn->recvmbox);
 8012a28:	697b      	ldr	r3, [r7, #20]
 8012a2a:	681b      	ldr	r3, [r3, #0]
 8012a2c:	3310      	adds	r3, #16
 8012a2e:	4618      	mov	r0, r3
 8012a30:	f00b fcda 	bl	801e3e8 <sys_mbox_free>
              sys_mbox_set_invalid(&msg->conn->recvmbox);
 8012a34:	697b      	ldr	r3, [r7, #20]
 8012a36:	681b      	ldr	r3, [r3, #0]
 8012a38:	3310      	adds	r3, #16
 8012a3a:	4618      	mov	r0, r3
 8012a3c:	f00b fd59 	bl	801e4f2 <sys_mbox_set_invalid>
            }
            err = ERR_OK;
 8012a40:	2300      	movs	r3, #0
 8012a42:	72fb      	strb	r3, [r7, #11]
            if (!sys_mbox_valid(&msg->conn->acceptmbox)) {
 8012a44:	697b      	ldr	r3, [r7, #20]
 8012a46:	681b      	ldr	r3, [r3, #0]
 8012a48:	3314      	adds	r3, #20
 8012a4a:	4618      	mov	r0, r3
 8012a4c:	f00b fd40 	bl	801e4d0 <sys_mbox_valid>
 8012a50:	4603      	mov	r3, r0
 8012a52:	2b00      	cmp	r3, #0
 8012a54:	d108      	bne.n	8012a68 <lwip_netconn_do_listen+0xb0>
              err = sys_mbox_new(&msg->conn->acceptmbox, DEFAULT_ACCEPTMBOX_SIZE);
 8012a56:	697b      	ldr	r3, [r7, #20]
 8012a58:	681b      	ldr	r3, [r3, #0]
 8012a5a:	3314      	adds	r3, #20
 8012a5c:	2106      	movs	r1, #6
 8012a5e:	4618      	mov	r0, r3
 8012a60:	f00b fca8 	bl	801e3b4 <sys_mbox_new>
 8012a64:	4603      	mov	r3, r0
 8012a66:	72fb      	strb	r3, [r7, #11]
            }
            if (err == ERR_OK) {
 8012a68:	f997 300b 	ldrsb.w	r3, [r7, #11]
 8012a6c:	2b00      	cmp	r3, #0
 8012a6e:	d118      	bne.n	8012aa2 <lwip_netconn_do_listen+0xea>
              msg->conn->state = NETCONN_LISTEN;
 8012a70:	697b      	ldr	r3, [r7, #20]
 8012a72:	681b      	ldr	r3, [r3, #0]
 8012a74:	2202      	movs	r2, #2
 8012a76:	705a      	strb	r2, [r3, #1]
              msg->conn->pcb.tcp = lpcb;
 8012a78:	697b      	ldr	r3, [r7, #20]
 8012a7a:	681b      	ldr	r3, [r3, #0]
 8012a7c:	68fa      	ldr	r2, [r7, #12]
 8012a7e:	605a      	str	r2, [r3, #4]
              tcp_arg(msg->conn->pcb.tcp, msg->conn);
 8012a80:	697b      	ldr	r3, [r7, #20]
 8012a82:	681b      	ldr	r3, [r3, #0]
 8012a84:	685a      	ldr	r2, [r3, #4]
 8012a86:	697b      	ldr	r3, [r7, #20]
 8012a88:	681b      	ldr	r3, [r3, #0]
 8012a8a:	4619      	mov	r1, r3
 8012a8c:	4610      	mov	r0, r2
 8012a8e:	f004 f88d 	bl	8016bac <tcp_arg>
              tcp_accept(msg->conn->pcb.tcp, accept_function);
 8012a92:	697b      	ldr	r3, [r7, #20]
 8012a94:	681b      	ldr	r3, [r3, #0]
 8012a96:	685b      	ldr	r3, [r3, #4]
 8012a98:	4912      	ldr	r1, [pc, #72]	@ (8012ae4 <lwip_netconn_do_listen+0x12c>)
 8012a9a:	4618      	mov	r0, r3
 8012a9c:	f004 f8fe 	bl	8016c9c <tcp_accept>
 8012aa0:	e017      	b.n	8012ad2 <lwip_netconn_do_listen+0x11a>
            } else {
              /* since the old pcb is already deallocated, free lpcb now */
              tcp_close(lpcb);
 8012aa2:	68f8      	ldr	r0, [r7, #12]
 8012aa4:	f002 fea8 	bl	80157f8 <tcp_close>
              msg->conn->pcb.tcp = NULL;
 8012aa8:	697b      	ldr	r3, [r7, #20]
 8012aaa:	681b      	ldr	r3, [r3, #0]
 8012aac:	2200      	movs	r2, #0
 8012aae:	605a      	str	r2, [r3, #4]
 8012ab0:	e00f      	b.n	8012ad2 <lwip_netconn_do_listen+0x11a>
            }
          }
        }
      } else if (msg->conn->state == NETCONN_LISTEN) {
 8012ab2:	697b      	ldr	r3, [r7, #20]
 8012ab4:	681b      	ldr	r3, [r3, #0]
 8012ab6:	785b      	ldrb	r3, [r3, #1]
 8012ab8:	2b02      	cmp	r3, #2
 8012aba:	d102      	bne.n	8012ac2 <lwip_netconn_do_listen+0x10a>
        /* already listening, allow updating of the backlog */
        err = ERR_OK;
 8012abc:	2300      	movs	r3, #0
 8012abe:	72fb      	strb	r3, [r7, #11]
 8012ac0:	e007      	b.n	8012ad2 <lwip_netconn_do_listen+0x11a>
        tcp_backlog_set(msg->conn->pcb.tcp, msg->msg.lb.backlog);
      } else {
        err = ERR_CONN;
 8012ac2:	23f5      	movs	r3, #245	@ 0xf5
 8012ac4:	72fb      	strb	r3, [r7, #11]
 8012ac6:	e004      	b.n	8012ad2 <lwip_netconn_do_listen+0x11a>
      }
    } else {
      err = ERR_ARG;
 8012ac8:	23f0      	movs	r3, #240	@ 0xf0
 8012aca:	72fb      	strb	r3, [r7, #11]
 8012acc:	e001      	b.n	8012ad2 <lwip_netconn_do_listen+0x11a>
    }
  } else {
    err = ERR_CONN;
 8012ace:	23f5      	movs	r3, #245	@ 0xf5
 8012ad0:	72fb      	strb	r3, [r7, #11]
  }
  msg->err = err;
 8012ad2:	f997 200b 	ldrsb.w	r2, [r7, #11]
 8012ad6:	697b      	ldr	r3, [r7, #20]
 8012ad8:	711a      	strb	r2, [r3, #4]
  TCPIP_APIMSG_ACK(msg);
}
 8012ada:	bf00      	nop
 8012adc:	3718      	adds	r7, #24
 8012ade:	46bd      	mov	sp, r7
 8012ae0:	bd80      	pop	{r7, pc}
 8012ae2:	bf00      	nop
 8012ae4:	08011fc5 	.word	0x08011fc5

08012ae8 <lwip_netconn_do_recv>:
 *
 * @param m the api_msg pointing to the connection
 */
void
lwip_netconn_do_recv(void *m)
{
 8012ae8:	b580      	push	{r7, lr}
 8012aea:	b086      	sub	sp, #24
 8012aec:	af00      	add	r7, sp, #0
 8012aee:	6078      	str	r0, [r7, #4]
  struct api_msg *msg = (struct api_msg *)m;
 8012af0:	687b      	ldr	r3, [r7, #4]
 8012af2:	613b      	str	r3, [r7, #16]

  msg->err = ERR_OK;
 8012af4:	693b      	ldr	r3, [r7, #16]
 8012af6:	2200      	movs	r2, #0
 8012af8:	711a      	strb	r2, [r3, #4]
  if (msg->conn->pcb.tcp != NULL) {
 8012afa:	693b      	ldr	r3, [r7, #16]
 8012afc:	681b      	ldr	r3, [r3, #0]
 8012afe:	685b      	ldr	r3, [r3, #4]
 8012b00:	2b00      	cmp	r3, #0
 8012b02:	d022      	beq.n	8012b4a <lwip_netconn_do_recv+0x62>
    if (NETCONNTYPE_GROUP(msg->conn->type) == NETCONN_TCP) {
 8012b04:	693b      	ldr	r3, [r7, #16]
 8012b06:	681b      	ldr	r3, [r3, #0]
 8012b08:	781b      	ldrb	r3, [r3, #0]
 8012b0a:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8012b0e:	2b10      	cmp	r3, #16
 8012b10:	d11b      	bne.n	8012b4a <lwip_netconn_do_recv+0x62>
      size_t remaining = msg->msg.r.len;
 8012b12:	693b      	ldr	r3, [r7, #16]
 8012b14:	689b      	ldr	r3, [r3, #8]
 8012b16:	617b      	str	r3, [r7, #20]
      do {
        u16_t recved = (u16_t)((remaining > 0xffff) ? 0xffff : remaining);
 8012b18:	697b      	ldr	r3, [r7, #20]
 8012b1a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8012b1e:	d202      	bcs.n	8012b26 <lwip_netconn_do_recv+0x3e>
 8012b20:	697b      	ldr	r3, [r7, #20]
 8012b22:	b29b      	uxth	r3, r3
 8012b24:	e001      	b.n	8012b2a <lwip_netconn_do_recv+0x42>
 8012b26:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8012b2a:	81fb      	strh	r3, [r7, #14]
        tcp_recved(msg->conn->pcb.tcp, recved);
 8012b2c:	693b      	ldr	r3, [r7, #16]
 8012b2e:	681b      	ldr	r3, [r3, #0]
 8012b30:	685b      	ldr	r3, [r3, #4]
 8012b32:	89fa      	ldrh	r2, [r7, #14]
 8012b34:	4611      	mov	r1, r2
 8012b36:	4618      	mov	r0, r3
 8012b38:	f003 f96c 	bl	8015e14 <tcp_recved>
        remaining -= recved;
 8012b3c:	89fb      	ldrh	r3, [r7, #14]
 8012b3e:	697a      	ldr	r2, [r7, #20]
 8012b40:	1ad3      	subs	r3, r2, r3
 8012b42:	617b      	str	r3, [r7, #20]
      } while (remaining != 0);
 8012b44:	697b      	ldr	r3, [r7, #20]
 8012b46:	2b00      	cmp	r3, #0
 8012b48:	d1e6      	bne.n	8012b18 <lwip_netconn_do_recv+0x30>
    }
  }
  TCPIP_APIMSG_ACK(msg);
}
 8012b4a:	bf00      	nop
 8012b4c:	3718      	adds	r7, #24
 8012b4e:	46bd      	mov	sp, r7
 8012b50:	bd80      	pop	{r7, pc}
	...

08012b54 <lwip_netconn_do_writemore>:
 * @return ERR_OK
 *         ERR_MEM if LWIP_TCPIP_CORE_LOCKING=1 and sending hasn't yet finished
 */
static err_t
lwip_netconn_do_writemore(struct netconn *conn  WRITE_DELAYED_PARAM)
{
 8012b54:	b580      	push	{r7, lr}
 8012b56:	b088      	sub	sp, #32
 8012b58:	af00      	add	r7, sp, #0
 8012b5a:	6078      	str	r0, [r7, #4]
 8012b5c:	460b      	mov	r3, r1
 8012b5e:	70fb      	strb	r3, [r7, #3]
  err_t err;
  const void *dataptr;
  u16_t len, available;
  u8_t write_finished = 0;
 8012b60:	2300      	movs	r3, #0
 8012b62:	76fb      	strb	r3, [r7, #27]
  size_t diff;
  u8_t dontblock;
  u8_t apiflags;
  u8_t write_more;

  LWIP_ASSERT("conn != NULL", conn != NULL);
 8012b64:	687b      	ldr	r3, [r7, #4]
 8012b66:	2b00      	cmp	r3, #0
 8012b68:	d106      	bne.n	8012b78 <lwip_netconn_do_writemore+0x24>
 8012b6a:	4b96      	ldr	r3, [pc, #600]	@ (8012dc4 <lwip_netconn_do_writemore+0x270>)
 8012b6c:	f240 6273 	movw	r2, #1651	@ 0x673
 8012b70:	4995      	ldr	r1, [pc, #596]	@ (8012dc8 <lwip_netconn_do_writemore+0x274>)
 8012b72:	4896      	ldr	r0, [pc, #600]	@ (8012dcc <lwip_netconn_do_writemore+0x278>)
 8012b74:	f00b fed4 	bl	801e920 <iprintf>
  LWIP_ASSERT("conn->state == NETCONN_WRITE", (conn->state == NETCONN_WRITE));
 8012b78:	687b      	ldr	r3, [r7, #4]
 8012b7a:	785b      	ldrb	r3, [r3, #1]
 8012b7c:	2b01      	cmp	r3, #1
 8012b7e:	d006      	beq.n	8012b8e <lwip_netconn_do_writemore+0x3a>
 8012b80:	4b90      	ldr	r3, [pc, #576]	@ (8012dc4 <lwip_netconn_do_writemore+0x270>)
 8012b82:	f240 6274 	movw	r2, #1652	@ 0x674
 8012b86:	4992      	ldr	r1, [pc, #584]	@ (8012dd0 <lwip_netconn_do_writemore+0x27c>)
 8012b88:	4890      	ldr	r0, [pc, #576]	@ (8012dcc <lwip_netconn_do_writemore+0x278>)
 8012b8a:	f00b fec9 	bl	801e920 <iprintf>
  LWIP_ASSERT("conn->current_msg != NULL", conn->current_msg != NULL);
 8012b8e:	687b      	ldr	r3, [r7, #4]
 8012b90:	6a1b      	ldr	r3, [r3, #32]
 8012b92:	2b00      	cmp	r3, #0
 8012b94:	d106      	bne.n	8012ba4 <lwip_netconn_do_writemore+0x50>
 8012b96:	4b8b      	ldr	r3, [pc, #556]	@ (8012dc4 <lwip_netconn_do_writemore+0x270>)
 8012b98:	f240 6275 	movw	r2, #1653	@ 0x675
 8012b9c:	498d      	ldr	r1, [pc, #564]	@ (8012dd4 <lwip_netconn_do_writemore+0x280>)
 8012b9e:	488b      	ldr	r0, [pc, #556]	@ (8012dcc <lwip_netconn_do_writemore+0x278>)
 8012ba0:	f00b febe 	bl	801e920 <iprintf>
  LWIP_ASSERT("conn->pcb.tcp != NULL", conn->pcb.tcp != NULL);
 8012ba4:	687b      	ldr	r3, [r7, #4]
 8012ba6:	685b      	ldr	r3, [r3, #4]
 8012ba8:	2b00      	cmp	r3, #0
 8012baa:	d106      	bne.n	8012bba <lwip_netconn_do_writemore+0x66>
 8012bac:	4b85      	ldr	r3, [pc, #532]	@ (8012dc4 <lwip_netconn_do_writemore+0x270>)
 8012bae:	f240 6276 	movw	r2, #1654	@ 0x676
 8012bb2:	4989      	ldr	r1, [pc, #548]	@ (8012dd8 <lwip_netconn_do_writemore+0x284>)
 8012bb4:	4885      	ldr	r0, [pc, #532]	@ (8012dcc <lwip_netconn_do_writemore+0x278>)
 8012bb6:	f00b feb3 	bl	801e920 <iprintf>
  LWIP_ASSERT("conn->current_msg->msg.w.offset < conn->current_msg->msg.w.len",
 8012bba:	687b      	ldr	r3, [r7, #4]
 8012bbc:	6a1b      	ldr	r3, [r3, #32]
 8012bbe:	699a      	ldr	r2, [r3, #24]
 8012bc0:	687b      	ldr	r3, [r7, #4]
 8012bc2:	6a1b      	ldr	r3, [r3, #32]
 8012bc4:	695b      	ldr	r3, [r3, #20]
 8012bc6:	429a      	cmp	r2, r3
 8012bc8:	d306      	bcc.n	8012bd8 <lwip_netconn_do_writemore+0x84>
 8012bca:	4b7e      	ldr	r3, [pc, #504]	@ (8012dc4 <lwip_netconn_do_writemore+0x270>)
 8012bcc:	f240 6277 	movw	r2, #1655	@ 0x677
 8012bd0:	4982      	ldr	r1, [pc, #520]	@ (8012ddc <lwip_netconn_do_writemore+0x288>)
 8012bd2:	487e      	ldr	r0, [pc, #504]	@ (8012dcc <lwip_netconn_do_writemore+0x278>)
 8012bd4:	f00b fea4 	bl	801e920 <iprintf>
              conn->current_msg->msg.w.offset < conn->current_msg->msg.w.len);
  LWIP_ASSERT("conn->current_msg->msg.w.vector_cnt > 0", conn->current_msg->msg.w.vector_cnt > 0);
 8012bd8:	687b      	ldr	r3, [r7, #4]
 8012bda:	6a1b      	ldr	r3, [r3, #32]
 8012bdc:	899b      	ldrh	r3, [r3, #12]
 8012bde:	2b00      	cmp	r3, #0
 8012be0:	d106      	bne.n	8012bf0 <lwip_netconn_do_writemore+0x9c>
 8012be2:	4b78      	ldr	r3, [pc, #480]	@ (8012dc4 <lwip_netconn_do_writemore+0x270>)
 8012be4:	f240 6279 	movw	r2, #1657	@ 0x679
 8012be8:	497d      	ldr	r1, [pc, #500]	@ (8012de0 <lwip_netconn_do_writemore+0x28c>)
 8012bea:	4878      	ldr	r0, [pc, #480]	@ (8012dcc <lwip_netconn_do_writemore+0x278>)
 8012bec:	f00b fe98 	bl	801e920 <iprintf>

  apiflags = conn->current_msg->msg.w.apiflags;
 8012bf0:	687b      	ldr	r3, [r7, #4]
 8012bf2:	6a1b      	ldr	r3, [r3, #32]
 8012bf4:	7f1b      	ldrb	r3, [r3, #28]
 8012bf6:	76bb      	strb	r3, [r7, #26]
  dontblock = netconn_is_nonblocking(conn) || (apiflags & NETCONN_DONTBLOCK);
 8012bf8:	687b      	ldr	r3, [r7, #4]
 8012bfa:	7f1b      	ldrb	r3, [r3, #28]
 8012bfc:	f003 0302 	and.w	r3, r3, #2
 8012c00:	2b00      	cmp	r3, #0
 8012c02:	d104      	bne.n	8012c0e <lwip_netconn_do_writemore+0xba>
 8012c04:	7ebb      	ldrb	r3, [r7, #26]
 8012c06:	f003 0304 	and.w	r3, r3, #4
 8012c0a:	2b00      	cmp	r3, #0
 8012c0c:	d001      	beq.n	8012c12 <lwip_netconn_do_writemore+0xbe>
 8012c0e:	2301      	movs	r3, #1
 8012c10:	e000      	b.n	8012c14 <lwip_netconn_do_writemore+0xc0>
 8012c12:	2300      	movs	r3, #0
 8012c14:	763b      	strb	r3, [r7, #24]
    }
  } else
#endif /* LWIP_SO_SNDTIMEO */
  {
    do {
      dataptr = (const u8_t *)conn->current_msg->msg.w.vector->ptr + conn->current_msg->msg.w.vector_off;
 8012c16:	687b      	ldr	r3, [r7, #4]
 8012c18:	6a1b      	ldr	r3, [r3, #32]
 8012c1a:	689b      	ldr	r3, [r3, #8]
 8012c1c:	681a      	ldr	r2, [r3, #0]
 8012c1e:	687b      	ldr	r3, [r7, #4]
 8012c20:	6a1b      	ldr	r3, [r3, #32]
 8012c22:	691b      	ldr	r3, [r3, #16]
 8012c24:	4413      	add	r3, r2
 8012c26:	617b      	str	r3, [r7, #20]
      diff = conn->current_msg->msg.w.vector->len - conn->current_msg->msg.w.vector_off;
 8012c28:	687b      	ldr	r3, [r7, #4]
 8012c2a:	6a1b      	ldr	r3, [r3, #32]
 8012c2c:	689b      	ldr	r3, [r3, #8]
 8012c2e:	685a      	ldr	r2, [r3, #4]
 8012c30:	687b      	ldr	r3, [r7, #4]
 8012c32:	6a1b      	ldr	r3, [r3, #32]
 8012c34:	691b      	ldr	r3, [r3, #16]
 8012c36:	1ad3      	subs	r3, r2, r3
 8012c38:	613b      	str	r3, [r7, #16]
      if (diff > 0xffffUL) { /* max_u16_t */
 8012c3a:	693b      	ldr	r3, [r7, #16]
 8012c3c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8012c40:	d307      	bcc.n	8012c52 <lwip_netconn_do_writemore+0xfe>
        len = 0xffff;
 8012c42:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8012c46:	83bb      	strh	r3, [r7, #28]
        apiflags |= TCP_WRITE_FLAG_MORE;
 8012c48:	7ebb      	ldrb	r3, [r7, #26]
 8012c4a:	f043 0302 	orr.w	r3, r3, #2
 8012c4e:	76bb      	strb	r3, [r7, #26]
 8012c50:	e001      	b.n	8012c56 <lwip_netconn_do_writemore+0x102>
      } else {
        len = (u16_t)diff;
 8012c52:	693b      	ldr	r3, [r7, #16]
 8012c54:	83bb      	strh	r3, [r7, #28]
      }
      available = tcp_sndbuf(conn->pcb.tcp);
 8012c56:	687b      	ldr	r3, [r7, #4]
 8012c58:	685b      	ldr	r3, [r3, #4]
 8012c5a:	f8b3 3064 	ldrh.w	r3, [r3, #100]	@ 0x64
 8012c5e:	81fb      	strh	r3, [r7, #14]
      if (available < len) {
 8012c60:	89fa      	ldrh	r2, [r7, #14]
 8012c62:	8bbb      	ldrh	r3, [r7, #28]
 8012c64:	429a      	cmp	r2, r3
 8012c66:	d216      	bcs.n	8012c96 <lwip_netconn_do_writemore+0x142>
        /* don't try to write more than sendbuf */
        len = available;
 8012c68:	89fb      	ldrh	r3, [r7, #14]
 8012c6a:	83bb      	strh	r3, [r7, #28]
        if (dontblock) {
 8012c6c:	7e3b      	ldrb	r3, [r7, #24]
 8012c6e:	2b00      	cmp	r3, #0
 8012c70:	d00d      	beq.n	8012c8e <lwip_netconn_do_writemore+0x13a>
          if (!len) {
 8012c72:	8bbb      	ldrh	r3, [r7, #28]
 8012c74:	2b00      	cmp	r3, #0
 8012c76:	d10e      	bne.n	8012c96 <lwip_netconn_do_writemore+0x142>
            /* set error according to partial write or not */
            err = (conn->current_msg->msg.w.offset == 0) ? ERR_WOULDBLOCK : ERR_OK;
 8012c78:	687b      	ldr	r3, [r7, #4]
 8012c7a:	6a1b      	ldr	r3, [r3, #32]
 8012c7c:	699b      	ldr	r3, [r3, #24]
 8012c7e:	2b00      	cmp	r3, #0
 8012c80:	d102      	bne.n	8012c88 <lwip_netconn_do_writemore+0x134>
 8012c82:	f06f 0306 	mvn.w	r3, #6
 8012c86:	e000      	b.n	8012c8a <lwip_netconn_do_writemore+0x136>
 8012c88:	2300      	movs	r3, #0
 8012c8a:	77fb      	strb	r3, [r7, #31]
            goto err_mem;
 8012c8c:	e07d      	b.n	8012d8a <lwip_netconn_do_writemore+0x236>
          }
        } else {
          apiflags |= TCP_WRITE_FLAG_MORE;
 8012c8e:	7ebb      	ldrb	r3, [r7, #26]
 8012c90:	f043 0302 	orr.w	r3, r3, #2
 8012c94:	76bb      	strb	r3, [r7, #26]
        }
      }
      LWIP_ASSERT("lwip_netconn_do_writemore: invalid length!",
 8012c96:	687b      	ldr	r3, [r7, #4]
 8012c98:	6a1b      	ldr	r3, [r3, #32]
 8012c9a:	691a      	ldr	r2, [r3, #16]
 8012c9c:	8bbb      	ldrh	r3, [r7, #28]
 8012c9e:	441a      	add	r2, r3
 8012ca0:	687b      	ldr	r3, [r7, #4]
 8012ca2:	6a1b      	ldr	r3, [r3, #32]
 8012ca4:	689b      	ldr	r3, [r3, #8]
 8012ca6:	685b      	ldr	r3, [r3, #4]
 8012ca8:	429a      	cmp	r2, r3
 8012caa:	d906      	bls.n	8012cba <lwip_netconn_do_writemore+0x166>
 8012cac:	4b45      	ldr	r3, [pc, #276]	@ (8012dc4 <lwip_netconn_do_writemore+0x270>)
 8012cae:	f240 62a3 	movw	r2, #1699	@ 0x6a3
 8012cb2:	494c      	ldr	r1, [pc, #304]	@ (8012de4 <lwip_netconn_do_writemore+0x290>)
 8012cb4:	4845      	ldr	r0, [pc, #276]	@ (8012dcc <lwip_netconn_do_writemore+0x278>)
 8012cb6:	f00b fe33 	bl	801e920 <iprintf>
                  ((conn->current_msg->msg.w.vector_off + len) <= conn->current_msg->msg.w.vector->len));
      /* we should loop around for more sending in the following cases:
           1) We couldn't finish the current vector because of 16-bit size limitations.
              tcp_write() and tcp_sndbuf() both are limited to 16-bit sizes
           2) We are sending the remainder of the current vector and have more */
      if ((len == 0xffff && diff > 0xffffUL) ||
 8012cba:	8bbb      	ldrh	r3, [r7, #28]
 8012cbc:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8012cc0:	4293      	cmp	r3, r2
 8012cc2:	d103      	bne.n	8012ccc <lwip_netconn_do_writemore+0x178>
 8012cc4:	693b      	ldr	r3, [r7, #16]
 8012cc6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8012cca:	d209      	bcs.n	8012ce0 <lwip_netconn_do_writemore+0x18c>
          (len == (u16_t)diff && conn->current_msg->msg.w.vector_cnt > 1)) {
 8012ccc:	693b      	ldr	r3, [r7, #16]
 8012cce:	b29b      	uxth	r3, r3
      if ((len == 0xffff && diff > 0xffffUL) ||
 8012cd0:	8bba      	ldrh	r2, [r7, #28]
 8012cd2:	429a      	cmp	r2, r3
 8012cd4:	d10b      	bne.n	8012cee <lwip_netconn_do_writemore+0x19a>
          (len == (u16_t)diff && conn->current_msg->msg.w.vector_cnt > 1)) {
 8012cd6:	687b      	ldr	r3, [r7, #4]
 8012cd8:	6a1b      	ldr	r3, [r3, #32]
 8012cda:	899b      	ldrh	r3, [r3, #12]
 8012cdc:	2b01      	cmp	r3, #1
 8012cde:	d906      	bls.n	8012cee <lwip_netconn_do_writemore+0x19a>
        write_more = 1;
 8012ce0:	2301      	movs	r3, #1
 8012ce2:	767b      	strb	r3, [r7, #25]
        apiflags |= TCP_WRITE_FLAG_MORE;
 8012ce4:	7ebb      	ldrb	r3, [r7, #26]
 8012ce6:	f043 0302 	orr.w	r3, r3, #2
 8012cea:	76bb      	strb	r3, [r7, #26]
 8012cec:	e001      	b.n	8012cf2 <lwip_netconn_do_writemore+0x19e>
      } else {
        write_more = 0;
 8012cee:	2300      	movs	r3, #0
 8012cf0:	767b      	strb	r3, [r7, #25]
      }
      err = tcp_write(conn->pcb.tcp, dataptr, len, apiflags);
 8012cf2:	687b      	ldr	r3, [r7, #4]
 8012cf4:	6858      	ldr	r0, [r3, #4]
 8012cf6:	7ebb      	ldrb	r3, [r7, #26]
 8012cf8:	8bba      	ldrh	r2, [r7, #28]
 8012cfa:	6979      	ldr	r1, [r7, #20]
 8012cfc:	f006 fe94 	bl	8019a28 <tcp_write>
 8012d00:	4603      	mov	r3, r0
 8012d02:	77fb      	strb	r3, [r7, #31]
      if (err == ERR_OK) {
 8012d04:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8012d08:	2b00      	cmp	r3, #0
 8012d0a:	d12c      	bne.n	8012d66 <lwip_netconn_do_writemore+0x212>
        conn->current_msg->msg.w.offset += len;
 8012d0c:	687b      	ldr	r3, [r7, #4]
 8012d0e:	6a1b      	ldr	r3, [r3, #32]
 8012d10:	6999      	ldr	r1, [r3, #24]
 8012d12:	8bba      	ldrh	r2, [r7, #28]
 8012d14:	687b      	ldr	r3, [r7, #4]
 8012d16:	6a1b      	ldr	r3, [r3, #32]
 8012d18:	440a      	add	r2, r1
 8012d1a:	619a      	str	r2, [r3, #24]
        conn->current_msg->msg.w.vector_off += len;
 8012d1c:	687b      	ldr	r3, [r7, #4]
 8012d1e:	6a1b      	ldr	r3, [r3, #32]
 8012d20:	6919      	ldr	r1, [r3, #16]
 8012d22:	8bba      	ldrh	r2, [r7, #28]
 8012d24:	687b      	ldr	r3, [r7, #4]
 8012d26:	6a1b      	ldr	r3, [r3, #32]
 8012d28:	440a      	add	r2, r1
 8012d2a:	611a      	str	r2, [r3, #16]
        /* check if current vector is finished */
        if (conn->current_msg->msg.w.vector_off == conn->current_msg->msg.w.vector->len) {
 8012d2c:	687b      	ldr	r3, [r7, #4]
 8012d2e:	6a1b      	ldr	r3, [r3, #32]
 8012d30:	691a      	ldr	r2, [r3, #16]
 8012d32:	687b      	ldr	r3, [r7, #4]
 8012d34:	6a1b      	ldr	r3, [r3, #32]
 8012d36:	689b      	ldr	r3, [r3, #8]
 8012d38:	685b      	ldr	r3, [r3, #4]
 8012d3a:	429a      	cmp	r2, r3
 8012d3c:	d113      	bne.n	8012d66 <lwip_netconn_do_writemore+0x212>
          conn->current_msg->msg.w.vector_cnt--;
 8012d3e:	687b      	ldr	r3, [r7, #4]
 8012d40:	6a1b      	ldr	r3, [r3, #32]
 8012d42:	899a      	ldrh	r2, [r3, #12]
 8012d44:	3a01      	subs	r2, #1
 8012d46:	b292      	uxth	r2, r2
 8012d48:	819a      	strh	r2, [r3, #12]
          /* if we have additional vectors, move on to them */
          if (conn->current_msg->msg.w.vector_cnt > 0) {
 8012d4a:	687b      	ldr	r3, [r7, #4]
 8012d4c:	6a1b      	ldr	r3, [r3, #32]
 8012d4e:	899b      	ldrh	r3, [r3, #12]
 8012d50:	2b00      	cmp	r3, #0
 8012d52:	d008      	beq.n	8012d66 <lwip_netconn_do_writemore+0x212>
            conn->current_msg->msg.w.vector++;
 8012d54:	687b      	ldr	r3, [r7, #4]
 8012d56:	6a1b      	ldr	r3, [r3, #32]
 8012d58:	689a      	ldr	r2, [r3, #8]
 8012d5a:	3208      	adds	r2, #8
 8012d5c:	609a      	str	r2, [r3, #8]
            conn->current_msg->msg.w.vector_off = 0;
 8012d5e:	687b      	ldr	r3, [r7, #4]
 8012d60:	6a1b      	ldr	r3, [r3, #32]
 8012d62:	2200      	movs	r2, #0
 8012d64:	611a      	str	r2, [r3, #16]
          }
        }
      }
    } while (write_more && err == ERR_OK);
 8012d66:	7e7b      	ldrb	r3, [r7, #25]
 8012d68:	2b00      	cmp	r3, #0
 8012d6a:	d004      	beq.n	8012d76 <lwip_netconn_do_writemore+0x222>
 8012d6c:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8012d70:	2b00      	cmp	r3, #0
 8012d72:	f43f af50 	beq.w	8012c16 <lwip_netconn_do_writemore+0xc2>
    /* if OK or memory error, check available space */
    if ((err == ERR_OK) || (err == ERR_MEM)) {
 8012d76:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8012d7a:	2b00      	cmp	r3, #0
 8012d7c:	d004      	beq.n	8012d88 <lwip_netconn_do_writemore+0x234>
 8012d7e:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8012d82:	f1b3 3fff 	cmp.w	r3, #4294967295
 8012d86:	d147      	bne.n	8012e18 <lwip_netconn_do_writemore+0x2c4>
err_mem:
 8012d88:	bf00      	nop
      if (dontblock && (conn->current_msg->msg.w.offset < conn->current_msg->msg.w.len)) {
 8012d8a:	7e3b      	ldrb	r3, [r7, #24]
 8012d8c:	2b00      	cmp	r3, #0
 8012d8e:	d02b      	beq.n	8012de8 <lwip_netconn_do_writemore+0x294>
 8012d90:	687b      	ldr	r3, [r7, #4]
 8012d92:	6a1b      	ldr	r3, [r3, #32]
 8012d94:	699a      	ldr	r2, [r3, #24]
 8012d96:	687b      	ldr	r3, [r7, #4]
 8012d98:	6a1b      	ldr	r3, [r3, #32]
 8012d9a:	695b      	ldr	r3, [r3, #20]
 8012d9c:	429a      	cmp	r2, r3
 8012d9e:	d223      	bcs.n	8012de8 <lwip_netconn_do_writemore+0x294>
        /* non-blocking write did not write everything: mark the pcb non-writable
           and let poll_tcp check writable space to mark the pcb writable again */
        API_EVENT(conn, NETCONN_EVT_SENDMINUS, 0);
 8012da0:	687b      	ldr	r3, [r7, #4]
 8012da2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8012da4:	2b00      	cmp	r3, #0
 8012da6:	d005      	beq.n	8012db4 <lwip_netconn_do_writemore+0x260>
 8012da8:	687b      	ldr	r3, [r7, #4]
 8012daa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8012dac:	2200      	movs	r2, #0
 8012dae:	2103      	movs	r1, #3
 8012db0:	6878      	ldr	r0, [r7, #4]
 8012db2:	4798      	blx	r3
        conn->flags |= NETCONN_FLAG_CHECK_WRITESPACE;
 8012db4:	687b      	ldr	r3, [r7, #4]
 8012db6:	7f1b      	ldrb	r3, [r3, #28]
 8012db8:	f043 0310 	orr.w	r3, r3, #16
 8012dbc:	b2da      	uxtb	r2, r3
 8012dbe:	687b      	ldr	r3, [r7, #4]
 8012dc0:	771a      	strb	r2, [r3, #28]
 8012dc2:	e029      	b.n	8012e18 <lwip_netconn_do_writemore+0x2c4>
 8012dc4:	0801fc1c 	.word	0x0801fc1c
 8012dc8:	0801fd74 	.word	0x0801fd74
 8012dcc:	0801fc60 	.word	0x0801fc60
 8012dd0:	0802007c 	.word	0x0802007c
 8012dd4:	0801fd84 	.word	0x0801fd84
 8012dd8:	0802009c 	.word	0x0802009c
 8012ddc:	080200b4 	.word	0x080200b4
 8012de0:	080200f4 	.word	0x080200f4
 8012de4:	0802011c 	.word	0x0802011c
      } else if ((tcp_sndbuf(conn->pcb.tcp) <= TCP_SNDLOWAT) ||
 8012de8:	687b      	ldr	r3, [r7, #4]
 8012dea:	685b      	ldr	r3, [r3, #4]
 8012dec:	f8b3 3064 	ldrh.w	r3, [r3, #100]	@ 0x64
 8012df0:	f640 3269 	movw	r2, #2921	@ 0xb69
 8012df4:	4293      	cmp	r3, r2
 8012df6:	d905      	bls.n	8012e04 <lwip_netconn_do_writemore+0x2b0>
                 (tcp_sndqueuelen(conn->pcb.tcp) >= TCP_SNDQUEUELOWAT)) {
 8012df8:	687b      	ldr	r3, [r7, #4]
 8012dfa:	685b      	ldr	r3, [r3, #4]
 8012dfc:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
      } else if ((tcp_sndbuf(conn->pcb.tcp) <= TCP_SNDLOWAT) ||
 8012e00:	2b07      	cmp	r3, #7
 8012e02:	d909      	bls.n	8012e18 <lwip_netconn_do_writemore+0x2c4>
        /* The queued byte- or pbuf-count exceeds the configured low-water limit,
           let select mark this pcb as non-writable. */
        API_EVENT(conn, NETCONN_EVT_SENDMINUS, 0);
 8012e04:	687b      	ldr	r3, [r7, #4]
 8012e06:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8012e08:	2b00      	cmp	r3, #0
 8012e0a:	d005      	beq.n	8012e18 <lwip_netconn_do_writemore+0x2c4>
 8012e0c:	687b      	ldr	r3, [r7, #4]
 8012e0e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8012e10:	2200      	movs	r2, #0
 8012e12:	2103      	movs	r1, #3
 8012e14:	6878      	ldr	r0, [r7, #4]
 8012e16:	4798      	blx	r3
      }
    }

    if (err == ERR_OK) {
 8012e18:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8012e1c:	2b00      	cmp	r3, #0
 8012e1e:	d11d      	bne.n	8012e5c <lwip_netconn_do_writemore+0x308>
      err_t out_err;
      if ((conn->current_msg->msg.w.offset == conn->current_msg->msg.w.len) || dontblock) {
 8012e20:	687b      	ldr	r3, [r7, #4]
 8012e22:	6a1b      	ldr	r3, [r3, #32]
 8012e24:	699a      	ldr	r2, [r3, #24]
 8012e26:	687b      	ldr	r3, [r7, #4]
 8012e28:	6a1b      	ldr	r3, [r3, #32]
 8012e2a:	695b      	ldr	r3, [r3, #20]
 8012e2c:	429a      	cmp	r2, r3
 8012e2e:	d002      	beq.n	8012e36 <lwip_netconn_do_writemore+0x2e2>
 8012e30:	7e3b      	ldrb	r3, [r7, #24]
 8012e32:	2b00      	cmp	r3, #0
 8012e34:	d001      	beq.n	8012e3a <lwip_netconn_do_writemore+0x2e6>
        /* return sent length (caller reads length from msg.w.offset) */
        write_finished = 1;
 8012e36:	2301      	movs	r3, #1
 8012e38:	76fb      	strb	r3, [r7, #27]
      }
      out_err = tcp_output(conn->pcb.tcp);
 8012e3a:	687b      	ldr	r3, [r7, #4]
 8012e3c:	685b      	ldr	r3, [r3, #4]
 8012e3e:	4618      	mov	r0, r3
 8012e40:	f007 fbdc 	bl	801a5fc <tcp_output>
 8012e44:	4603      	mov	r3, r0
 8012e46:	733b      	strb	r3, [r7, #12]
      if (out_err == ERR_RTE) {
 8012e48:	f997 300c 	ldrsb.w	r3, [r7, #12]
 8012e4c:	f113 0f04 	cmn.w	r3, #4
 8012e50:	d12c      	bne.n	8012eac <lwip_netconn_do_writemore+0x358>
        /* If tcp_output fails because no route is found,
           don't try writing any more but return the error
           to the application thread. */
        err = out_err;
 8012e52:	7b3b      	ldrb	r3, [r7, #12]
 8012e54:	77fb      	strb	r3, [r7, #31]
        write_finished = 1;
 8012e56:	2301      	movs	r3, #1
 8012e58:	76fb      	strb	r3, [r7, #27]
 8012e5a:	e027      	b.n	8012eac <lwip_netconn_do_writemore+0x358>
      }
    } else if (err == ERR_MEM) {
 8012e5c:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8012e60:	f1b3 3fff 	cmp.w	r3, #4294967295
 8012e64:	d120      	bne.n	8012ea8 <lwip_netconn_do_writemore+0x354>
         For blocking sockets, we do NOT return to the application
         thread, since ERR_MEM is only a temporary error! Non-blocking
         will remain non-writable until sent_tcp/poll_tcp is called */

      /* tcp_write returned ERR_MEM, try tcp_output anyway */
      err_t out_err = tcp_output(conn->pcb.tcp);
 8012e66:	687b      	ldr	r3, [r7, #4]
 8012e68:	685b      	ldr	r3, [r3, #4]
 8012e6a:	4618      	mov	r0, r3
 8012e6c:	f007 fbc6 	bl	801a5fc <tcp_output>
 8012e70:	4603      	mov	r3, r0
 8012e72:	737b      	strb	r3, [r7, #13]
      if (out_err == ERR_RTE) {
 8012e74:	f997 300d 	ldrsb.w	r3, [r7, #13]
 8012e78:	f113 0f04 	cmn.w	r3, #4
 8012e7c:	d104      	bne.n	8012e88 <lwip_netconn_do_writemore+0x334>
        /* If tcp_output fails because no route is found,
           don't try writing any more but return the error
           to the application thread. */
        err = out_err;
 8012e7e:	7b7b      	ldrb	r3, [r7, #13]
 8012e80:	77fb      	strb	r3, [r7, #31]
        write_finished = 1;
 8012e82:	2301      	movs	r3, #1
 8012e84:	76fb      	strb	r3, [r7, #27]
 8012e86:	e011      	b.n	8012eac <lwip_netconn_do_writemore+0x358>
      } else if (dontblock) {
 8012e88:	7e3b      	ldrb	r3, [r7, #24]
 8012e8a:	2b00      	cmp	r3, #0
 8012e8c:	d00e      	beq.n	8012eac <lwip_netconn_do_writemore+0x358>
        /* non-blocking write is done on ERR_MEM, set error according
           to partial write or not */
        err = (conn->current_msg->msg.w.offset == 0) ? ERR_WOULDBLOCK : ERR_OK;
 8012e8e:	687b      	ldr	r3, [r7, #4]
 8012e90:	6a1b      	ldr	r3, [r3, #32]
 8012e92:	699b      	ldr	r3, [r3, #24]
 8012e94:	2b00      	cmp	r3, #0
 8012e96:	d102      	bne.n	8012e9e <lwip_netconn_do_writemore+0x34a>
 8012e98:	f06f 0306 	mvn.w	r3, #6
 8012e9c:	e000      	b.n	8012ea0 <lwip_netconn_do_writemore+0x34c>
 8012e9e:	2300      	movs	r3, #0
 8012ea0:	77fb      	strb	r3, [r7, #31]
        write_finished = 1;
 8012ea2:	2301      	movs	r3, #1
 8012ea4:	76fb      	strb	r3, [r7, #27]
 8012ea6:	e001      	b.n	8012eac <lwip_netconn_do_writemore+0x358>
      }
    } else {
      /* On errors != ERR_MEM, we don't try writing any more but return
         the error to the application thread. */
      write_finished = 1;
 8012ea8:	2301      	movs	r3, #1
 8012eaa:	76fb      	strb	r3, [r7, #27]
    }
  }
  if (write_finished) {
 8012eac:	7efb      	ldrb	r3, [r7, #27]
 8012eae:	2b00      	cmp	r3, #0
 8012eb0:	d015      	beq.n	8012ede <lwip_netconn_do_writemore+0x38a>
    /* everything was written: set back connection state
       and back to application task */
    sys_sem_t *op_completed_sem = LWIP_API_MSG_SEM(conn->current_msg);
 8012eb2:	687b      	ldr	r3, [r7, #4]
 8012eb4:	6a1b      	ldr	r3, [r3, #32]
 8012eb6:	681b      	ldr	r3, [r3, #0]
 8012eb8:	330c      	adds	r3, #12
 8012eba:	60bb      	str	r3, [r7, #8]
    conn->current_msg->err = err;
 8012ebc:	687b      	ldr	r3, [r7, #4]
 8012ebe:	6a1b      	ldr	r3, [r3, #32]
 8012ec0:	7ffa      	ldrb	r2, [r7, #31]
 8012ec2:	711a      	strb	r2, [r3, #4]
    conn->current_msg = NULL;
 8012ec4:	687b      	ldr	r3, [r7, #4]
 8012ec6:	2200      	movs	r2, #0
 8012ec8:	621a      	str	r2, [r3, #32]
    conn->state = NETCONN_NONE;
 8012eca:	687b      	ldr	r3, [r7, #4]
 8012ecc:	2200      	movs	r2, #0
 8012ece:	705a      	strb	r2, [r3, #1]
#if LWIP_TCPIP_CORE_LOCKING
    if (delayed)
 8012ed0:	78fb      	ldrb	r3, [r7, #3]
 8012ed2:	2b00      	cmp	r3, #0
 8012ed4:	d006      	beq.n	8012ee4 <lwip_netconn_do_writemore+0x390>
#endif
    {
      sys_sem_signal(op_completed_sem);
 8012ed6:	68b8      	ldr	r0, [r7, #8]
 8012ed8:	f00b fb6e 	bl	801e5b8 <sys_sem_signal>
 8012edc:	e002      	b.n	8012ee4 <lwip_netconn_do_writemore+0x390>
    }
  }
#if LWIP_TCPIP_CORE_LOCKING
  else {
    return ERR_MEM;
 8012ede:	f04f 33ff 	mov.w	r3, #4294967295
 8012ee2:	e000      	b.n	8012ee6 <lwip_netconn_do_writemore+0x392>
  }
#endif
  return ERR_OK;
 8012ee4:	2300      	movs	r3, #0
}
 8012ee6:	4618      	mov	r0, r3
 8012ee8:	3720      	adds	r7, #32
 8012eea:	46bd      	mov	sp, r7
 8012eec:	bd80      	pop	{r7, pc}
 8012eee:	bf00      	nop

08012ef0 <lwip_netconn_do_write>:
 *
 * @param m the api_msg pointing to the connection
 */
void
lwip_netconn_do_write(void *m)
{
 8012ef0:	b580      	push	{r7, lr}
 8012ef2:	b084      	sub	sp, #16
 8012ef4:	af00      	add	r7, sp, #0
 8012ef6:	6078      	str	r0, [r7, #4]
  struct api_msg *msg = (struct api_msg *)m;
 8012ef8:	687b      	ldr	r3, [r7, #4]
 8012efa:	60bb      	str	r3, [r7, #8]

  err_t err = netconn_err(msg->conn);
 8012efc:	68bb      	ldr	r3, [r7, #8]
 8012efe:	681b      	ldr	r3, [r3, #0]
 8012f00:	4618      	mov	r0, r3
 8012f02:	f7fe fd16 	bl	8011932 <netconn_err>
 8012f06:	4603      	mov	r3, r0
 8012f08:	73fb      	strb	r3, [r7, #15]
  if (err == ERR_OK) {
 8012f0a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8012f0e:	2b00      	cmp	r3, #0
 8012f10:	d166      	bne.n	8012fe0 <lwip_netconn_do_write+0xf0>
    if (NETCONNTYPE_GROUP(msg->conn->type) == NETCONN_TCP) {
 8012f12:	68bb      	ldr	r3, [r7, #8]
 8012f14:	681b      	ldr	r3, [r3, #0]
 8012f16:	781b      	ldrb	r3, [r3, #0]
 8012f18:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8012f1c:	2b10      	cmp	r3, #16
 8012f1e:	d15d      	bne.n	8012fdc <lwip_netconn_do_write+0xec>
#if LWIP_TCP
      if (msg->conn->state != NETCONN_NONE) {
 8012f20:	68bb      	ldr	r3, [r7, #8]
 8012f22:	681b      	ldr	r3, [r3, #0]
 8012f24:	785b      	ldrb	r3, [r3, #1]
 8012f26:	2b00      	cmp	r3, #0
 8012f28:	d002      	beq.n	8012f30 <lwip_netconn_do_write+0x40>
        /* netconn is connecting, closing or in blocking write */
        err = ERR_INPROGRESS;
 8012f2a:	23fb      	movs	r3, #251	@ 0xfb
 8012f2c:	73fb      	strb	r3, [r7, #15]
 8012f2e:	e057      	b.n	8012fe0 <lwip_netconn_do_write+0xf0>
      } else if (msg->conn->pcb.tcp != NULL) {
 8012f30:	68bb      	ldr	r3, [r7, #8]
 8012f32:	681b      	ldr	r3, [r3, #0]
 8012f34:	685b      	ldr	r3, [r3, #4]
 8012f36:	2b00      	cmp	r3, #0
 8012f38:	d04d      	beq.n	8012fd6 <lwip_netconn_do_write+0xe6>
        msg->conn->state = NETCONN_WRITE;
 8012f3a:	68bb      	ldr	r3, [r7, #8]
 8012f3c:	681b      	ldr	r3, [r3, #0]
 8012f3e:	2201      	movs	r2, #1
 8012f40:	705a      	strb	r2, [r3, #1]
        /* set all the variables used by lwip_netconn_do_writemore */
        LWIP_ASSERT("already writing or closing", msg->conn->current_msg == NULL);
 8012f42:	68bb      	ldr	r3, [r7, #8]
 8012f44:	681b      	ldr	r3, [r3, #0]
 8012f46:	6a1b      	ldr	r3, [r3, #32]
 8012f48:	2b00      	cmp	r3, #0
 8012f4a:	d006      	beq.n	8012f5a <lwip_netconn_do_write+0x6a>
 8012f4c:	4b28      	ldr	r3, [pc, #160]	@ (8012ff0 <lwip_netconn_do_write+0x100>)
 8012f4e:	f240 7223 	movw	r2, #1827	@ 0x723
 8012f52:	4928      	ldr	r1, [pc, #160]	@ (8012ff4 <lwip_netconn_do_write+0x104>)
 8012f54:	4828      	ldr	r0, [pc, #160]	@ (8012ff8 <lwip_netconn_do_write+0x108>)
 8012f56:	f00b fce3 	bl	801e920 <iprintf>
        LWIP_ASSERT("msg->msg.w.len != 0", msg->msg.w.len != 0);
 8012f5a:	68bb      	ldr	r3, [r7, #8]
 8012f5c:	695b      	ldr	r3, [r3, #20]
 8012f5e:	2b00      	cmp	r3, #0
 8012f60:	d106      	bne.n	8012f70 <lwip_netconn_do_write+0x80>
 8012f62:	4b23      	ldr	r3, [pc, #140]	@ (8012ff0 <lwip_netconn_do_write+0x100>)
 8012f64:	f240 7224 	movw	r2, #1828	@ 0x724
 8012f68:	4924      	ldr	r1, [pc, #144]	@ (8012ffc <lwip_netconn_do_write+0x10c>)
 8012f6a:	4823      	ldr	r0, [pc, #140]	@ (8012ff8 <lwip_netconn_do_write+0x108>)
 8012f6c:	f00b fcd8 	bl	801e920 <iprintf>
        msg->conn->current_msg = msg;
 8012f70:	68bb      	ldr	r3, [r7, #8]
 8012f72:	681b      	ldr	r3, [r3, #0]
 8012f74:	68ba      	ldr	r2, [r7, #8]
 8012f76:	621a      	str	r2, [r3, #32]
#if LWIP_TCPIP_CORE_LOCKING
        if (lwip_netconn_do_writemore(msg->conn, 0) != ERR_OK) {
 8012f78:	68bb      	ldr	r3, [r7, #8]
 8012f7a:	681b      	ldr	r3, [r3, #0]
 8012f7c:	2100      	movs	r1, #0
 8012f7e:	4618      	mov	r0, r3
 8012f80:	f7ff fde8 	bl	8012b54 <lwip_netconn_do_writemore>
 8012f84:	4603      	mov	r3, r0
 8012f86:	2b00      	cmp	r3, #0
 8012f88:	d02e      	beq.n	8012fe8 <lwip_netconn_do_write+0xf8>
          LWIP_ASSERT("state!", msg->conn->state == NETCONN_WRITE);
 8012f8a:	68bb      	ldr	r3, [r7, #8]
 8012f8c:	681b      	ldr	r3, [r3, #0]
 8012f8e:	785b      	ldrb	r3, [r3, #1]
 8012f90:	2b01      	cmp	r3, #1
 8012f92:	d006      	beq.n	8012fa2 <lwip_netconn_do_write+0xb2>
 8012f94:	4b16      	ldr	r3, [pc, #88]	@ (8012ff0 <lwip_netconn_do_write+0x100>)
 8012f96:	f44f 62e5 	mov.w	r2, #1832	@ 0x728
 8012f9a:	4919      	ldr	r1, [pc, #100]	@ (8013000 <lwip_netconn_do_write+0x110>)
 8012f9c:	4816      	ldr	r0, [pc, #88]	@ (8012ff8 <lwip_netconn_do_write+0x108>)
 8012f9e:	f00b fcbf 	bl	801e920 <iprintf>
          UNLOCK_TCPIP_CORE();
 8012fa2:	4818      	ldr	r0, [pc, #96]	@ (8013004 <lwip_netconn_do_write+0x114>)
 8012fa4:	f00b fb71 	bl	801e68a <sys_mutex_unlock>
          sys_arch_sem_wait(LWIP_API_MSG_SEM(msg), 0);
 8012fa8:	68bb      	ldr	r3, [r7, #8]
 8012faa:	681b      	ldr	r3, [r3, #0]
 8012fac:	330c      	adds	r3, #12
 8012fae:	2100      	movs	r1, #0
 8012fb0:	4618      	mov	r0, r3
 8012fb2:	f00b fad0 	bl	801e556 <sys_arch_sem_wait>
          LOCK_TCPIP_CORE();
 8012fb6:	4813      	ldr	r0, [pc, #76]	@ (8013004 <lwip_netconn_do_write+0x114>)
 8012fb8:	f00b fb58 	bl	801e66c <sys_mutex_lock>
          LWIP_ASSERT("state!", msg->conn->state != NETCONN_WRITE);
 8012fbc:	68bb      	ldr	r3, [r7, #8]
 8012fbe:	681b      	ldr	r3, [r3, #0]
 8012fc0:	785b      	ldrb	r3, [r3, #1]
 8012fc2:	2b01      	cmp	r3, #1
 8012fc4:	d110      	bne.n	8012fe8 <lwip_netconn_do_write+0xf8>
 8012fc6:	4b0a      	ldr	r3, [pc, #40]	@ (8012ff0 <lwip_netconn_do_write+0x100>)
 8012fc8:	f240 722c 	movw	r2, #1836	@ 0x72c
 8012fcc:	490c      	ldr	r1, [pc, #48]	@ (8013000 <lwip_netconn_do_write+0x110>)
 8012fce:	480a      	ldr	r0, [pc, #40]	@ (8012ff8 <lwip_netconn_do_write+0x108>)
 8012fd0:	f00b fca6 	bl	801e920 <iprintf>
#else /* LWIP_TCPIP_CORE_LOCKING */
        lwip_netconn_do_writemore(msg->conn);
#endif /* LWIP_TCPIP_CORE_LOCKING */
        /* for both cases: if lwip_netconn_do_writemore was called, don't ACK the APIMSG
           since lwip_netconn_do_writemore ACKs it! */
        return;
 8012fd4:	e008      	b.n	8012fe8 <lwip_netconn_do_write+0xf8>
      } else {
        err = ERR_CONN;
 8012fd6:	23f5      	movs	r3, #245	@ 0xf5
 8012fd8:	73fb      	strb	r3, [r7, #15]
 8012fda:	e001      	b.n	8012fe0 <lwip_netconn_do_write+0xf0>
#else /* LWIP_TCP */
      err = ERR_VAL;
#endif /* LWIP_TCP */
#if (LWIP_UDP || LWIP_RAW)
    } else {
      err = ERR_VAL;
 8012fdc:	23fa      	movs	r3, #250	@ 0xfa
 8012fde:	73fb      	strb	r3, [r7, #15]
#endif /* (LWIP_UDP || LWIP_RAW) */
    }
  }
  msg->err = err;
 8012fe0:	68bb      	ldr	r3, [r7, #8]
 8012fe2:	7bfa      	ldrb	r2, [r7, #15]
 8012fe4:	711a      	strb	r2, [r3, #4]
 8012fe6:	e000      	b.n	8012fea <lwip_netconn_do_write+0xfa>
        return;
 8012fe8:	bf00      	nop
  TCPIP_APIMSG_ACK(msg);
}
 8012fea:	3710      	adds	r7, #16
 8012fec:	46bd      	mov	sp, r7
 8012fee:	bd80      	pop	{r7, pc}
 8012ff0:	0801fc1c 	.word	0x0801fc1c
 8012ff4:	0801ffc0 	.word	0x0801ffc0
 8012ff8:	0801fc60 	.word	0x0801fc60
 8012ffc:	08020148 	.word	0x08020148
 8013000:	0801ffdc 	.word	0x0801ffdc
 8013004:	24005390 	.word	0x24005390

08013008 <lwip_netconn_do_close>:
 *
 * @param m the api_msg pointing to the connection
 */
void
lwip_netconn_do_close(void *m)
{
 8013008:	b580      	push	{r7, lr}
 801300a:	b084      	sub	sp, #16
 801300c:	af00      	add	r7, sp, #0
 801300e:	6078      	str	r0, [r7, #4]
  struct api_msg *msg = (struct api_msg *)m;
 8013010:	687b      	ldr	r3, [r7, #4]
 8013012:	60fb      	str	r3, [r7, #12]

#if LWIP_TCP
  enum netconn_state state = msg->conn->state;
 8013014:	68fb      	ldr	r3, [r7, #12]
 8013016:	681b      	ldr	r3, [r3, #0]
 8013018:	785b      	ldrb	r3, [r3, #1]
 801301a:	72fb      	strb	r3, [r7, #11]
  /* First check if this is a TCP netconn and if it is in a correct state
      (LISTEN doesn't support half shutdown) */
  if ((msg->conn->pcb.tcp != NULL) &&
 801301c:	68fb      	ldr	r3, [r7, #12]
 801301e:	681b      	ldr	r3, [r3, #0]
 8013020:	685b      	ldr	r3, [r3, #4]
 8013022:	2b00      	cmp	r3, #0
 8013024:	d069      	beq.n	80130fa <lwip_netconn_do_close+0xf2>
      (NETCONNTYPE_GROUP(msg->conn->type) == NETCONN_TCP) &&
 8013026:	68fb      	ldr	r3, [r7, #12]
 8013028:	681b      	ldr	r3, [r3, #0]
 801302a:	781b      	ldrb	r3, [r3, #0]
 801302c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
  if ((msg->conn->pcb.tcp != NULL) &&
 8013030:	2b10      	cmp	r3, #16
 8013032:	d162      	bne.n	80130fa <lwip_netconn_do_close+0xf2>
      ((msg->msg.sd.shut == NETCONN_SHUT_RDWR) || (state != NETCONN_LISTEN))) {
 8013034:	68fb      	ldr	r3, [r7, #12]
 8013036:	7a1b      	ldrb	r3, [r3, #8]
      (NETCONNTYPE_GROUP(msg->conn->type) == NETCONN_TCP) &&
 8013038:	2b03      	cmp	r3, #3
 801303a:	d002      	beq.n	8013042 <lwip_netconn_do_close+0x3a>
      ((msg->msg.sd.shut == NETCONN_SHUT_RDWR) || (state != NETCONN_LISTEN))) {
 801303c:	7afb      	ldrb	r3, [r7, #11]
 801303e:	2b02      	cmp	r3, #2
 8013040:	d05b      	beq.n	80130fa <lwip_netconn_do_close+0xf2>
    /* Check if we are in a connected state */
    if (state == NETCONN_CONNECT) {
 8013042:	7afb      	ldrb	r3, [r7, #11]
 8013044:	2b03      	cmp	r3, #3
 8013046:	d103      	bne.n	8013050 <lwip_netconn_do_close+0x48>
      /* TCP connect in progress: cannot shutdown */
      msg->err = ERR_CONN;
 8013048:	68fb      	ldr	r3, [r7, #12]
 801304a:	22f5      	movs	r2, #245	@ 0xf5
 801304c:	711a      	strb	r2, [r3, #4]
    if (state == NETCONN_CONNECT) {
 801304e:	e059      	b.n	8013104 <lwip_netconn_do_close+0xfc>
    } else if (state == NETCONN_WRITE) {
 8013050:	7afb      	ldrb	r3, [r7, #11]
 8013052:	2b01      	cmp	r3, #1
 8013054:	d103      	bne.n	801305e <lwip_netconn_do_close+0x56>
        msg->err = tcp_shutdown(msg->conn->pcb.tcp, 1, 0);
      }
    }
    if (state == NETCONN_NONE) {
#else /* LWIP_NETCONN_FULLDUPLEX */
      msg->err = ERR_INPROGRESS;
 8013056:	68fb      	ldr	r3, [r7, #12]
 8013058:	22fb      	movs	r2, #251	@ 0xfb
 801305a:	711a      	strb	r2, [r3, #4]
    if (state == NETCONN_CONNECT) {
 801305c:	e052      	b.n	8013104 <lwip_netconn_do_close+0xfc>
    } else {
#endif /* LWIP_NETCONN_FULLDUPLEX */
      if (msg->msg.sd.shut & NETCONN_SHUT_RD) {
 801305e:	68fb      	ldr	r3, [r7, #12]
 8013060:	7a1b      	ldrb	r3, [r3, #8]
 8013062:	f003 0301 	and.w	r3, r3, #1
 8013066:	2b00      	cmp	r3, #0
 8013068:	d004      	beq.n	8013074 <lwip_netconn_do_close+0x6c>
#if LWIP_NETCONN_FULLDUPLEX
        /* Mark mboxes invalid */
        netconn_mark_mbox_invalid(msg->conn);
#else /* LWIP_NETCONN_FULLDUPLEX */
        netconn_drain(msg->conn);
 801306a:	68fb      	ldr	r3, [r7, #12]
 801306c:	681b      	ldr	r3, [r3, #0]
 801306e:	4618      	mov	r0, r3
 8013070:	f7ff f99c 	bl	80123ac <netconn_drain>
#endif /* LWIP_NETCONN_FULLDUPLEX */
      }
      LWIP_ASSERT("already writing or closing", msg->conn->current_msg == NULL);
 8013074:	68fb      	ldr	r3, [r7, #12]
 8013076:	681b      	ldr	r3, [r3, #0]
 8013078:	6a1b      	ldr	r3, [r3, #32]
 801307a:	2b00      	cmp	r3, #0
 801307c:	d006      	beq.n	801308c <lwip_netconn_do_close+0x84>
 801307e:	4b23      	ldr	r3, [pc, #140]	@ (801310c <lwip_netconn_do_close+0x104>)
 8013080:	f240 72bd 	movw	r2, #1981	@ 0x7bd
 8013084:	4922      	ldr	r1, [pc, #136]	@ (8013110 <lwip_netconn_do_close+0x108>)
 8013086:	4823      	ldr	r0, [pc, #140]	@ (8013114 <lwip_netconn_do_close+0x10c>)
 8013088:	f00b fc4a 	bl	801e920 <iprintf>
      msg->conn->state = NETCONN_CLOSE;
 801308c:	68fb      	ldr	r3, [r7, #12]
 801308e:	681b      	ldr	r3, [r3, #0]
 8013090:	2204      	movs	r2, #4
 8013092:	705a      	strb	r2, [r3, #1]
      msg->conn->current_msg = msg;
 8013094:	68fb      	ldr	r3, [r7, #12]
 8013096:	681b      	ldr	r3, [r3, #0]
 8013098:	68fa      	ldr	r2, [r7, #12]
 801309a:	621a      	str	r2, [r3, #32]
#if LWIP_TCPIP_CORE_LOCKING
      if (lwip_netconn_do_close_internal(msg->conn, 0) != ERR_OK) {
 801309c:	68fb      	ldr	r3, [r7, #12]
 801309e:	681b      	ldr	r3, [r3, #0]
 80130a0:	2100      	movs	r1, #0
 80130a2:	4618      	mov	r0, r3
 80130a4:	f7ff fa00 	bl	80124a8 <lwip_netconn_do_close_internal>
 80130a8:	4603      	mov	r3, r0
 80130aa:	2b00      	cmp	r3, #0
 80130ac:	d029      	beq.n	8013102 <lwip_netconn_do_close+0xfa>
        LWIP_ASSERT("state!", msg->conn->state == NETCONN_CLOSE);
 80130ae:	68fb      	ldr	r3, [r7, #12]
 80130b0:	681b      	ldr	r3, [r3, #0]
 80130b2:	785b      	ldrb	r3, [r3, #1]
 80130b4:	2b04      	cmp	r3, #4
 80130b6:	d006      	beq.n	80130c6 <lwip_netconn_do_close+0xbe>
 80130b8:	4b14      	ldr	r3, [pc, #80]	@ (801310c <lwip_netconn_do_close+0x104>)
 80130ba:	f240 72c2 	movw	r2, #1986	@ 0x7c2
 80130be:	4916      	ldr	r1, [pc, #88]	@ (8013118 <lwip_netconn_do_close+0x110>)
 80130c0:	4814      	ldr	r0, [pc, #80]	@ (8013114 <lwip_netconn_do_close+0x10c>)
 80130c2:	f00b fc2d 	bl	801e920 <iprintf>
        UNLOCK_TCPIP_CORE();
 80130c6:	4815      	ldr	r0, [pc, #84]	@ (801311c <lwip_netconn_do_close+0x114>)
 80130c8:	f00b fadf 	bl	801e68a <sys_mutex_unlock>
        sys_arch_sem_wait(LWIP_API_MSG_SEM(msg), 0);
 80130cc:	68fb      	ldr	r3, [r7, #12]
 80130ce:	681b      	ldr	r3, [r3, #0]
 80130d0:	330c      	adds	r3, #12
 80130d2:	2100      	movs	r1, #0
 80130d4:	4618      	mov	r0, r3
 80130d6:	f00b fa3e 	bl	801e556 <sys_arch_sem_wait>
        LOCK_TCPIP_CORE();
 80130da:	4810      	ldr	r0, [pc, #64]	@ (801311c <lwip_netconn_do_close+0x114>)
 80130dc:	f00b fac6 	bl	801e66c <sys_mutex_lock>
        LWIP_ASSERT("state!", msg->conn->state == NETCONN_NONE);
 80130e0:	68fb      	ldr	r3, [r7, #12]
 80130e2:	681b      	ldr	r3, [r3, #0]
 80130e4:	785b      	ldrb	r3, [r3, #1]
 80130e6:	2b00      	cmp	r3, #0
 80130e8:	d00b      	beq.n	8013102 <lwip_netconn_do_close+0xfa>
 80130ea:	4b08      	ldr	r3, [pc, #32]	@ (801310c <lwip_netconn_do_close+0x104>)
 80130ec:	f240 72c6 	movw	r2, #1990	@ 0x7c6
 80130f0:	4909      	ldr	r1, [pc, #36]	@ (8013118 <lwip_netconn_do_close+0x110>)
 80130f2:	4808      	ldr	r0, [pc, #32]	@ (8013114 <lwip_netconn_do_close+0x10c>)
 80130f4:	f00b fc14 	bl	801e920 <iprintf>
      }
#else /* LWIP_TCPIP_CORE_LOCKING */
      lwip_netconn_do_close_internal(msg->conn);
#endif /* LWIP_TCPIP_CORE_LOCKING */
      /* for tcp netconns, lwip_netconn_do_close_internal ACKs the message */
      return;
 80130f8:	e003      	b.n	8013102 <lwip_netconn_do_close+0xfa>
    }
  } else
#endif /* LWIP_TCP */
  {
    msg->err = ERR_CONN;
 80130fa:	68fb      	ldr	r3, [r7, #12]
 80130fc:	22f5      	movs	r2, #245	@ 0xf5
 80130fe:	711a      	strb	r2, [r3, #4]
 8013100:	e000      	b.n	8013104 <lwip_netconn_do_close+0xfc>
      return;
 8013102:	bf00      	nop
  }
  TCPIP_APIMSG_ACK(msg);
}
 8013104:	3710      	adds	r7, #16
 8013106:	46bd      	mov	sp, r7
 8013108:	bd80      	pop	{r7, pc}
 801310a:	bf00      	nop
 801310c:	0801fc1c 	.word	0x0801fc1c
 8013110:	0801ffc0 	.word	0x0801ffc0
 8013114:	0801fc60 	.word	0x0801fc60
 8013118:	0801ffdc 	.word	0x0801ffdc
 801311c:	24005390 	.word	0x24005390

08013120 <netbuf_delete>:
 *
 * @param buf pointer to a netbuf allocated by netbuf_new()
 */
void
netbuf_delete(struct netbuf *buf)
{
 8013120:	b580      	push	{r7, lr}
 8013122:	b082      	sub	sp, #8
 8013124:	af00      	add	r7, sp, #0
 8013126:	6078      	str	r0, [r7, #4]
  if (buf != NULL) {
 8013128:	687b      	ldr	r3, [r7, #4]
 801312a:	2b00      	cmp	r3, #0
 801312c:	d013      	beq.n	8013156 <netbuf_delete+0x36>
    if (buf->p != NULL) {
 801312e:	687b      	ldr	r3, [r7, #4]
 8013130:	681b      	ldr	r3, [r3, #0]
 8013132:	2b00      	cmp	r3, #0
 8013134:	d00b      	beq.n	801314e <netbuf_delete+0x2e>
      pbuf_free(buf->p);
 8013136:	687b      	ldr	r3, [r7, #4]
 8013138:	681b      	ldr	r3, [r3, #0]
 801313a:	4618      	mov	r0, r3
 801313c:	f001 feb2 	bl	8014ea4 <pbuf_free>
      buf->p = buf->ptr = NULL;
 8013140:	687b      	ldr	r3, [r7, #4]
 8013142:	2200      	movs	r2, #0
 8013144:	605a      	str	r2, [r3, #4]
 8013146:	687b      	ldr	r3, [r7, #4]
 8013148:	685a      	ldr	r2, [r3, #4]
 801314a:	687b      	ldr	r3, [r7, #4]
 801314c:	601a      	str	r2, [r3, #0]
    }
    memp_free(MEMP_NETBUF, buf);
 801314e:	6879      	ldr	r1, [r7, #4]
 8013150:	2006      	movs	r0, #6
 8013152:	f001 f803 	bl	801415c <memp_free>
  }
}
 8013156:	bf00      	nop
 8013158:	3708      	adds	r7, #8
 801315a:	46bd      	mov	sp, r7
 801315c:	bd80      	pop	{r7, pc}
	...

08013160 <netbuf_next>:
 *         1  if moved to the next part but now there is no next part
 *         0  if moved to the next part and there are still more parts
 */
s8_t
netbuf_next(struct netbuf *buf)
{
 8013160:	b580      	push	{r7, lr}
 8013162:	b082      	sub	sp, #8
 8013164:	af00      	add	r7, sp, #0
 8013166:	6078      	str	r0, [r7, #4]
  LWIP_ERROR("netbuf_next: invalid buf", (buf != NULL), return -1;);
 8013168:	687b      	ldr	r3, [r7, #4]
 801316a:	2b00      	cmp	r3, #0
 801316c:	d108      	bne.n	8013180 <netbuf_next+0x20>
 801316e:	4b11      	ldr	r3, [pc, #68]	@ (80131b4 <netbuf_next+0x54>)
 8013170:	22e0      	movs	r2, #224	@ 0xe0
 8013172:	4911      	ldr	r1, [pc, #68]	@ (80131b8 <netbuf_next+0x58>)
 8013174:	4811      	ldr	r0, [pc, #68]	@ (80131bc <netbuf_next+0x5c>)
 8013176:	f00b fbd3 	bl	801e920 <iprintf>
 801317a:	f04f 33ff 	mov.w	r3, #4294967295
 801317e:	e014      	b.n	80131aa <netbuf_next+0x4a>
  if (buf->ptr->next == NULL) {
 8013180:	687b      	ldr	r3, [r7, #4]
 8013182:	685b      	ldr	r3, [r3, #4]
 8013184:	681b      	ldr	r3, [r3, #0]
 8013186:	2b00      	cmp	r3, #0
 8013188:	d102      	bne.n	8013190 <netbuf_next+0x30>
    return -1;
 801318a:	f04f 33ff 	mov.w	r3, #4294967295
 801318e:	e00c      	b.n	80131aa <netbuf_next+0x4a>
  }
  buf->ptr = buf->ptr->next;
 8013190:	687b      	ldr	r3, [r7, #4]
 8013192:	685b      	ldr	r3, [r3, #4]
 8013194:	681a      	ldr	r2, [r3, #0]
 8013196:	687b      	ldr	r3, [r7, #4]
 8013198:	605a      	str	r2, [r3, #4]
  if (buf->ptr->next == NULL) {
 801319a:	687b      	ldr	r3, [r7, #4]
 801319c:	685b      	ldr	r3, [r3, #4]
 801319e:	681b      	ldr	r3, [r3, #0]
 80131a0:	2b00      	cmp	r3, #0
 80131a2:	d101      	bne.n	80131a8 <netbuf_next+0x48>
    return 1;
 80131a4:	2301      	movs	r3, #1
 80131a6:	e000      	b.n	80131aa <netbuf_next+0x4a>
  }
  return 0;
 80131a8:	2300      	movs	r3, #0
}
 80131aa:	4618      	mov	r0, r3
 80131ac:	3708      	adds	r7, #8
 80131ae:	46bd      	mov	sp, r7
 80131b0:	bd80      	pop	{r7, pc}
 80131b2:	bf00      	nop
 80131b4:	08020174 	.word	0x08020174
 80131b8:	080202d4 	.word	0x080202d4
 80131bc:	080201c4 	.word	0x080201c4

080131c0 <tcpip_timeouts_mbox_fetch>:
 * @param mbox the mbox to fetch the message from
 * @param msg the place to store the message
 */
static void
tcpip_timeouts_mbox_fetch(sys_mbox_t *mbox, void **msg)
{
 80131c0:	b580      	push	{r7, lr}
 80131c2:	b084      	sub	sp, #16
 80131c4:	af00      	add	r7, sp, #0
 80131c6:	6078      	str	r0, [r7, #4]
 80131c8:	6039      	str	r1, [r7, #0]
  u32_t sleeptime, res;

again:
  LWIP_ASSERT_CORE_LOCKED();

  sleeptime = sys_timeouts_sleeptime();
 80131ca:	f008 facf 	bl	801b76c <sys_timeouts_sleeptime>
 80131ce:	60f8      	str	r0, [r7, #12]
  if (sleeptime == SYS_TIMEOUTS_SLEEPTIME_INFINITE) {
 80131d0:	68fb      	ldr	r3, [r7, #12]
 80131d2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80131d6:	d10b      	bne.n	80131f0 <tcpip_timeouts_mbox_fetch+0x30>
    UNLOCK_TCPIP_CORE();
 80131d8:	4813      	ldr	r0, [pc, #76]	@ (8013228 <tcpip_timeouts_mbox_fetch+0x68>)
 80131da:	f00b fa56 	bl	801e68a <sys_mutex_unlock>
    sys_arch_mbox_fetch(mbox, msg, 0);
 80131de:	2200      	movs	r2, #0
 80131e0:	6839      	ldr	r1, [r7, #0]
 80131e2:	6878      	ldr	r0, [r7, #4]
 80131e4:	f00b f92c 	bl	801e440 <sys_arch_mbox_fetch>
    LOCK_TCPIP_CORE();
 80131e8:	480f      	ldr	r0, [pc, #60]	@ (8013228 <tcpip_timeouts_mbox_fetch+0x68>)
 80131ea:	f00b fa3f 	bl	801e66c <sys_mutex_lock>
    return;
 80131ee:	e018      	b.n	8013222 <tcpip_timeouts_mbox_fetch+0x62>
  } else if (sleeptime == 0) {
 80131f0:	68fb      	ldr	r3, [r7, #12]
 80131f2:	2b00      	cmp	r3, #0
 80131f4:	d102      	bne.n	80131fc <tcpip_timeouts_mbox_fetch+0x3c>
    sys_check_timeouts();
 80131f6:	f008 fa7f 	bl	801b6f8 <sys_check_timeouts>
    /* We try again to fetch a message from the mbox. */
    goto again;
 80131fa:	e7e6      	b.n	80131ca <tcpip_timeouts_mbox_fetch+0xa>
  }

  UNLOCK_TCPIP_CORE();
 80131fc:	480a      	ldr	r0, [pc, #40]	@ (8013228 <tcpip_timeouts_mbox_fetch+0x68>)
 80131fe:	f00b fa44 	bl	801e68a <sys_mutex_unlock>
  res = sys_arch_mbox_fetch(mbox, msg, sleeptime);
 8013202:	68fa      	ldr	r2, [r7, #12]
 8013204:	6839      	ldr	r1, [r7, #0]
 8013206:	6878      	ldr	r0, [r7, #4]
 8013208:	f00b f91a 	bl	801e440 <sys_arch_mbox_fetch>
 801320c:	60b8      	str	r0, [r7, #8]
  LOCK_TCPIP_CORE();
 801320e:	4806      	ldr	r0, [pc, #24]	@ (8013228 <tcpip_timeouts_mbox_fetch+0x68>)
 8013210:	f00b fa2c 	bl	801e66c <sys_mutex_lock>
  if (res == SYS_ARCH_TIMEOUT) {
 8013214:	68bb      	ldr	r3, [r7, #8]
 8013216:	f1b3 3fff 	cmp.w	r3, #4294967295
 801321a:	d102      	bne.n	8013222 <tcpip_timeouts_mbox_fetch+0x62>
    /* If a SYS_ARCH_TIMEOUT value is returned, a timeout occurred
       before a message could be fetched. */
    sys_check_timeouts();
 801321c:	f008 fa6c 	bl	801b6f8 <sys_check_timeouts>
    /* We try again to fetch a message from the mbox. */
    goto again;
 8013220:	e7d3      	b.n	80131ca <tcpip_timeouts_mbox_fetch+0xa>
  }
}
 8013222:	3710      	adds	r7, #16
 8013224:	46bd      	mov	sp, r7
 8013226:	bd80      	pop	{r7, pc}
 8013228:	24005390 	.word	0x24005390

0801322c <tcpip_thread>:
 *
 * @param arg unused argument
 */
static void
tcpip_thread(void *arg)
{
 801322c:	b580      	push	{r7, lr}
 801322e:	b084      	sub	sp, #16
 8013230:	af00      	add	r7, sp, #0
 8013232:	6078      	str	r0, [r7, #4]
  struct tcpip_msg *msg;
  LWIP_UNUSED_ARG(arg);

  LWIP_MARK_TCPIP_THREAD();

  LOCK_TCPIP_CORE();
 8013234:	4810      	ldr	r0, [pc, #64]	@ (8013278 <tcpip_thread+0x4c>)
 8013236:	f00b fa19 	bl	801e66c <sys_mutex_lock>
  if (tcpip_init_done != NULL) {
 801323a:	4b10      	ldr	r3, [pc, #64]	@ (801327c <tcpip_thread+0x50>)
 801323c:	681b      	ldr	r3, [r3, #0]
 801323e:	2b00      	cmp	r3, #0
 8013240:	d005      	beq.n	801324e <tcpip_thread+0x22>
    tcpip_init_done(tcpip_init_done_arg);
 8013242:	4b0e      	ldr	r3, [pc, #56]	@ (801327c <tcpip_thread+0x50>)
 8013244:	681b      	ldr	r3, [r3, #0]
 8013246:	4a0e      	ldr	r2, [pc, #56]	@ (8013280 <tcpip_thread+0x54>)
 8013248:	6812      	ldr	r2, [r2, #0]
 801324a:	4610      	mov	r0, r2
 801324c:	4798      	blx	r3
  }

  while (1) {                          /* MAIN Loop */
    LWIP_TCPIP_THREAD_ALIVE();
    /* wait for a message, timeouts are processed while waiting */
    TCPIP_MBOX_FETCH(&tcpip_mbox, (void **)&msg);
 801324e:	f107 030c 	add.w	r3, r7, #12
 8013252:	4619      	mov	r1, r3
 8013254:	480b      	ldr	r0, [pc, #44]	@ (8013284 <tcpip_thread+0x58>)
 8013256:	f7ff ffb3 	bl	80131c0 <tcpip_timeouts_mbox_fetch>
    if (msg == NULL) {
 801325a:	68fb      	ldr	r3, [r7, #12]
 801325c:	2b00      	cmp	r3, #0
 801325e:	d106      	bne.n	801326e <tcpip_thread+0x42>
      LWIP_DEBUGF(TCPIP_DEBUG, ("tcpip_thread: invalid message: NULL\n"));
      LWIP_ASSERT("tcpip_thread: invalid message", 0);
 8013260:	4b09      	ldr	r3, [pc, #36]	@ (8013288 <tcpip_thread+0x5c>)
 8013262:	2291      	movs	r2, #145	@ 0x91
 8013264:	4909      	ldr	r1, [pc, #36]	@ (801328c <tcpip_thread+0x60>)
 8013266:	480a      	ldr	r0, [pc, #40]	@ (8013290 <tcpip_thread+0x64>)
 8013268:	f00b fb5a 	bl	801e920 <iprintf>
      continue;
 801326c:	e003      	b.n	8013276 <tcpip_thread+0x4a>
    }
    tcpip_thread_handle_msg(msg);
 801326e:	68fb      	ldr	r3, [r7, #12]
 8013270:	4618      	mov	r0, r3
 8013272:	f000 f80f 	bl	8013294 <tcpip_thread_handle_msg>
    TCPIP_MBOX_FETCH(&tcpip_mbox, (void **)&msg);
 8013276:	e7ea      	b.n	801324e <tcpip_thread+0x22>
 8013278:	24005390 	.word	0x24005390
 801327c:	24005384 	.word	0x24005384
 8013280:	24005388 	.word	0x24005388
 8013284:	2400538c 	.word	0x2400538c
 8013288:	0802030c 	.word	0x0802030c
 801328c:	0802033c 	.word	0x0802033c
 8013290:	0802035c 	.word	0x0802035c

08013294 <tcpip_thread_handle_msg>:
/* Handle a single tcpip_msg
 * This is in its own function for access by tests only.
 */
static void
tcpip_thread_handle_msg(struct tcpip_msg *msg)
{
 8013294:	b580      	push	{r7, lr}
 8013296:	b082      	sub	sp, #8
 8013298:	af00      	add	r7, sp, #0
 801329a:	6078      	str	r0, [r7, #4]
  switch (msg->type) {
 801329c:	687b      	ldr	r3, [r7, #4]
 801329e:	781b      	ldrb	r3, [r3, #0]
 80132a0:	2b02      	cmp	r3, #2
 80132a2:	d026      	beq.n	80132f2 <tcpip_thread_handle_msg+0x5e>
 80132a4:	2b02      	cmp	r3, #2
 80132a6:	dc2b      	bgt.n	8013300 <tcpip_thread_handle_msg+0x6c>
 80132a8:	2b00      	cmp	r3, #0
 80132aa:	d002      	beq.n	80132b2 <tcpip_thread_handle_msg+0x1e>
 80132ac:	2b01      	cmp	r3, #1
 80132ae:	d015      	beq.n	80132dc <tcpip_thread_handle_msg+0x48>
 80132b0:	e026      	b.n	8013300 <tcpip_thread_handle_msg+0x6c>
#endif /* !LWIP_TCPIP_CORE_LOCKING */

#if !LWIP_TCPIP_CORE_LOCKING_INPUT
    case TCPIP_MSG_INPKT:
      LWIP_DEBUGF(TCPIP_DEBUG, ("tcpip_thread: PACKET %p\n", (void *)msg));
      if (msg->msg.inp.input_fn(msg->msg.inp.p, msg->msg.inp.netif) != ERR_OK) {
 80132b2:	687b      	ldr	r3, [r7, #4]
 80132b4:	68db      	ldr	r3, [r3, #12]
 80132b6:	687a      	ldr	r2, [r7, #4]
 80132b8:	6850      	ldr	r0, [r2, #4]
 80132ba:	687a      	ldr	r2, [r7, #4]
 80132bc:	6892      	ldr	r2, [r2, #8]
 80132be:	4611      	mov	r1, r2
 80132c0:	4798      	blx	r3
 80132c2:	4603      	mov	r3, r0
 80132c4:	2b00      	cmp	r3, #0
 80132c6:	d004      	beq.n	80132d2 <tcpip_thread_handle_msg+0x3e>
        pbuf_free(msg->msg.inp.p);
 80132c8:	687b      	ldr	r3, [r7, #4]
 80132ca:	685b      	ldr	r3, [r3, #4]
 80132cc:	4618      	mov	r0, r3
 80132ce:	f001 fde9 	bl	8014ea4 <pbuf_free>
      }
      memp_free(MEMP_TCPIP_MSG_INPKT, msg);
 80132d2:	6879      	ldr	r1, [r7, #4]
 80132d4:	2009      	movs	r0, #9
 80132d6:	f000 ff41 	bl	801415c <memp_free>
      break;
 80132da:	e018      	b.n	801330e <tcpip_thread_handle_msg+0x7a>
      break;
#endif /* LWIP_TCPIP_TIMEOUT && LWIP_TIMERS */

    case TCPIP_MSG_CALLBACK:
      LWIP_DEBUGF(TCPIP_DEBUG, ("tcpip_thread: CALLBACK %p\n", (void *)msg));
      msg->msg.cb.function(msg->msg.cb.ctx);
 80132dc:	687b      	ldr	r3, [r7, #4]
 80132de:	685b      	ldr	r3, [r3, #4]
 80132e0:	687a      	ldr	r2, [r7, #4]
 80132e2:	6892      	ldr	r2, [r2, #8]
 80132e4:	4610      	mov	r0, r2
 80132e6:	4798      	blx	r3
      memp_free(MEMP_TCPIP_MSG_API, msg);
 80132e8:	6879      	ldr	r1, [r7, #4]
 80132ea:	2008      	movs	r0, #8
 80132ec:	f000 ff36 	bl	801415c <memp_free>
      break;
 80132f0:	e00d      	b.n	801330e <tcpip_thread_handle_msg+0x7a>

    case TCPIP_MSG_CALLBACK_STATIC:
      LWIP_DEBUGF(TCPIP_DEBUG, ("tcpip_thread: CALLBACK_STATIC %p\n", (void *)msg));
      msg->msg.cb.function(msg->msg.cb.ctx);
 80132f2:	687b      	ldr	r3, [r7, #4]
 80132f4:	685b      	ldr	r3, [r3, #4]
 80132f6:	687a      	ldr	r2, [r7, #4]
 80132f8:	6892      	ldr	r2, [r2, #8]
 80132fa:	4610      	mov	r0, r2
 80132fc:	4798      	blx	r3
      break;
 80132fe:	e006      	b.n	801330e <tcpip_thread_handle_msg+0x7a>

    default:
      LWIP_DEBUGF(TCPIP_DEBUG, ("tcpip_thread: invalid message: %d\n", msg->type));
      LWIP_ASSERT("tcpip_thread: invalid message", 0);
 8013300:	4b05      	ldr	r3, [pc, #20]	@ (8013318 <tcpip_thread_handle_msg+0x84>)
 8013302:	22cf      	movs	r2, #207	@ 0xcf
 8013304:	4905      	ldr	r1, [pc, #20]	@ (801331c <tcpip_thread_handle_msg+0x88>)
 8013306:	4806      	ldr	r0, [pc, #24]	@ (8013320 <tcpip_thread_handle_msg+0x8c>)
 8013308:	f00b fb0a 	bl	801e920 <iprintf>
      break;
 801330c:	bf00      	nop
  }
}
 801330e:	bf00      	nop
 8013310:	3708      	adds	r7, #8
 8013312:	46bd      	mov	sp, r7
 8013314:	bd80      	pop	{r7, pc}
 8013316:	bf00      	nop
 8013318:	0802030c 	.word	0x0802030c
 801331c:	0802033c 	.word	0x0802033c
 8013320:	0802035c 	.word	0x0802035c

08013324 <tcpip_inpkt>:
 * @param inp the network interface on which the packet was received
 * @param input_fn input function to call
 */
err_t
tcpip_inpkt(struct pbuf *p, struct netif *inp, netif_input_fn input_fn)
{
 8013324:	b580      	push	{r7, lr}
 8013326:	b086      	sub	sp, #24
 8013328:	af00      	add	r7, sp, #0
 801332a:	60f8      	str	r0, [r7, #12]
 801332c:	60b9      	str	r1, [r7, #8]
 801332e:	607a      	str	r2, [r7, #4]
  UNLOCK_TCPIP_CORE();
  return ret;
#else /* LWIP_TCPIP_CORE_LOCKING_INPUT */
  struct tcpip_msg *msg;

  LWIP_ASSERT("Invalid mbox", sys_mbox_valid_val(tcpip_mbox));
 8013330:	481a      	ldr	r0, [pc, #104]	@ (801339c <tcpip_inpkt+0x78>)
 8013332:	f00b f8cd 	bl	801e4d0 <sys_mbox_valid>
 8013336:	4603      	mov	r3, r0
 8013338:	2b00      	cmp	r3, #0
 801333a:	d105      	bne.n	8013348 <tcpip_inpkt+0x24>
 801333c:	4b18      	ldr	r3, [pc, #96]	@ (80133a0 <tcpip_inpkt+0x7c>)
 801333e:	22fc      	movs	r2, #252	@ 0xfc
 8013340:	4918      	ldr	r1, [pc, #96]	@ (80133a4 <tcpip_inpkt+0x80>)
 8013342:	4819      	ldr	r0, [pc, #100]	@ (80133a8 <tcpip_inpkt+0x84>)
 8013344:	f00b faec 	bl	801e920 <iprintf>

  msg = (struct tcpip_msg *)memp_malloc(MEMP_TCPIP_MSG_INPKT);
 8013348:	2009      	movs	r0, #9
 801334a:	f000 fe91 	bl	8014070 <memp_malloc>
 801334e:	6178      	str	r0, [r7, #20]
  if (msg == NULL) {
 8013350:	697b      	ldr	r3, [r7, #20]
 8013352:	2b00      	cmp	r3, #0
 8013354:	d102      	bne.n	801335c <tcpip_inpkt+0x38>
    return ERR_MEM;
 8013356:	f04f 33ff 	mov.w	r3, #4294967295
 801335a:	e01a      	b.n	8013392 <tcpip_inpkt+0x6e>
  }

  msg->type = TCPIP_MSG_INPKT;
 801335c:	697b      	ldr	r3, [r7, #20]
 801335e:	2200      	movs	r2, #0
 8013360:	701a      	strb	r2, [r3, #0]
  msg->msg.inp.p = p;
 8013362:	697b      	ldr	r3, [r7, #20]
 8013364:	68fa      	ldr	r2, [r7, #12]
 8013366:	605a      	str	r2, [r3, #4]
  msg->msg.inp.netif = inp;
 8013368:	697b      	ldr	r3, [r7, #20]
 801336a:	68ba      	ldr	r2, [r7, #8]
 801336c:	609a      	str	r2, [r3, #8]
  msg->msg.inp.input_fn = input_fn;
 801336e:	697b      	ldr	r3, [r7, #20]
 8013370:	687a      	ldr	r2, [r7, #4]
 8013372:	60da      	str	r2, [r3, #12]
  if (sys_mbox_trypost(&tcpip_mbox, msg) != ERR_OK) {
 8013374:	6979      	ldr	r1, [r7, #20]
 8013376:	4809      	ldr	r0, [pc, #36]	@ (801339c <tcpip_inpkt+0x78>)
 8013378:	f00b f848 	bl	801e40c <sys_mbox_trypost>
 801337c:	4603      	mov	r3, r0
 801337e:	2b00      	cmp	r3, #0
 8013380:	d006      	beq.n	8013390 <tcpip_inpkt+0x6c>
    memp_free(MEMP_TCPIP_MSG_INPKT, msg);
 8013382:	6979      	ldr	r1, [r7, #20]
 8013384:	2009      	movs	r0, #9
 8013386:	f000 fee9 	bl	801415c <memp_free>
    return ERR_MEM;
 801338a:	f04f 33ff 	mov.w	r3, #4294967295
 801338e:	e000      	b.n	8013392 <tcpip_inpkt+0x6e>
  }
  return ERR_OK;
 8013390:	2300      	movs	r3, #0
#endif /* LWIP_TCPIP_CORE_LOCKING_INPUT */
}
 8013392:	4618      	mov	r0, r3
 8013394:	3718      	adds	r7, #24
 8013396:	46bd      	mov	sp, r7
 8013398:	bd80      	pop	{r7, pc}
 801339a:	bf00      	nop
 801339c:	2400538c 	.word	0x2400538c
 80133a0:	0802030c 	.word	0x0802030c
 80133a4:	08020384 	.word	0x08020384
 80133a8:	0802035c 	.word	0x0802035c

080133ac <tcpip_input>:
 *          NETIF_FLAG_ETHERNET flags)
 * @param inp the network interface on which the packet was received
 */
err_t
tcpip_input(struct pbuf *p, struct netif *inp)
{
 80133ac:	b580      	push	{r7, lr}
 80133ae:	b082      	sub	sp, #8
 80133b0:	af00      	add	r7, sp, #0
 80133b2:	6078      	str	r0, [r7, #4]
 80133b4:	6039      	str	r1, [r7, #0]
#if LWIP_ETHERNET
  if (inp->flags & (NETIF_FLAG_ETHARP | NETIF_FLAG_ETHERNET)) {
 80133b6:	683b      	ldr	r3, [r7, #0]
 80133b8:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 80133bc:	f003 0318 	and.w	r3, r3, #24
 80133c0:	2b00      	cmp	r3, #0
 80133c2:	d006      	beq.n	80133d2 <tcpip_input+0x26>
    return tcpip_inpkt(p, inp, ethernet_input);
 80133c4:	4a08      	ldr	r2, [pc, #32]	@ (80133e8 <tcpip_input+0x3c>)
 80133c6:	6839      	ldr	r1, [r7, #0]
 80133c8:	6878      	ldr	r0, [r7, #4]
 80133ca:	f7ff ffab 	bl	8013324 <tcpip_inpkt>
 80133ce:	4603      	mov	r3, r0
 80133d0:	e005      	b.n	80133de <tcpip_input+0x32>
  } else
#endif /* LWIP_ETHERNET */
    return tcpip_inpkt(p, inp, ip_input);
 80133d2:	4a06      	ldr	r2, [pc, #24]	@ (80133ec <tcpip_input+0x40>)
 80133d4:	6839      	ldr	r1, [r7, #0]
 80133d6:	6878      	ldr	r0, [r7, #4]
 80133d8:	f7ff ffa4 	bl	8013324 <tcpip_inpkt>
 80133dc:	4603      	mov	r3, r0
}
 80133de:	4618      	mov	r0, r3
 80133e0:	3708      	adds	r7, #8
 80133e2:	46bd      	mov	sp, r7
 80133e4:	bd80      	pop	{r7, pc}
 80133e6:	bf00      	nop
 80133e8:	0801e209 	.word	0x0801e209
 80133ec:	0801d111 	.word	0x0801d111

080133f0 <tcpip_try_callback>:
 *
 * @see tcpip_callback
 */
err_t
tcpip_try_callback(tcpip_callback_fn function, void *ctx)
{
 80133f0:	b580      	push	{r7, lr}
 80133f2:	b084      	sub	sp, #16
 80133f4:	af00      	add	r7, sp, #0
 80133f6:	6078      	str	r0, [r7, #4]
 80133f8:	6039      	str	r1, [r7, #0]
  struct tcpip_msg *msg;

  LWIP_ASSERT("Invalid mbox", sys_mbox_valid_val(tcpip_mbox));
 80133fa:	4819      	ldr	r0, [pc, #100]	@ (8013460 <tcpip_try_callback+0x70>)
 80133fc:	f00b f868 	bl	801e4d0 <sys_mbox_valid>
 8013400:	4603      	mov	r3, r0
 8013402:	2b00      	cmp	r3, #0
 8013404:	d106      	bne.n	8013414 <tcpip_try_callback+0x24>
 8013406:	4b17      	ldr	r3, [pc, #92]	@ (8013464 <tcpip_try_callback+0x74>)
 8013408:	f240 125d 	movw	r2, #349	@ 0x15d
 801340c:	4916      	ldr	r1, [pc, #88]	@ (8013468 <tcpip_try_callback+0x78>)
 801340e:	4817      	ldr	r0, [pc, #92]	@ (801346c <tcpip_try_callback+0x7c>)
 8013410:	f00b fa86 	bl	801e920 <iprintf>

  msg = (struct tcpip_msg *)memp_malloc(MEMP_TCPIP_MSG_API);
 8013414:	2008      	movs	r0, #8
 8013416:	f000 fe2b 	bl	8014070 <memp_malloc>
 801341a:	60f8      	str	r0, [r7, #12]
  if (msg == NULL) {
 801341c:	68fb      	ldr	r3, [r7, #12]
 801341e:	2b00      	cmp	r3, #0
 8013420:	d102      	bne.n	8013428 <tcpip_try_callback+0x38>
    return ERR_MEM;
 8013422:	f04f 33ff 	mov.w	r3, #4294967295
 8013426:	e017      	b.n	8013458 <tcpip_try_callback+0x68>
  }

  msg->type = TCPIP_MSG_CALLBACK;
 8013428:	68fb      	ldr	r3, [r7, #12]
 801342a:	2201      	movs	r2, #1
 801342c:	701a      	strb	r2, [r3, #0]
  msg->msg.cb.function = function;
 801342e:	68fb      	ldr	r3, [r7, #12]
 8013430:	687a      	ldr	r2, [r7, #4]
 8013432:	605a      	str	r2, [r3, #4]
  msg->msg.cb.ctx = ctx;
 8013434:	68fb      	ldr	r3, [r7, #12]
 8013436:	683a      	ldr	r2, [r7, #0]
 8013438:	609a      	str	r2, [r3, #8]

  if (sys_mbox_trypost(&tcpip_mbox, msg) != ERR_OK) {
 801343a:	68f9      	ldr	r1, [r7, #12]
 801343c:	4808      	ldr	r0, [pc, #32]	@ (8013460 <tcpip_try_callback+0x70>)
 801343e:	f00a ffe5 	bl	801e40c <sys_mbox_trypost>
 8013442:	4603      	mov	r3, r0
 8013444:	2b00      	cmp	r3, #0
 8013446:	d006      	beq.n	8013456 <tcpip_try_callback+0x66>
    memp_free(MEMP_TCPIP_MSG_API, msg);
 8013448:	68f9      	ldr	r1, [r7, #12]
 801344a:	2008      	movs	r0, #8
 801344c:	f000 fe86 	bl	801415c <memp_free>
    return ERR_MEM;
 8013450:	f04f 33ff 	mov.w	r3, #4294967295
 8013454:	e000      	b.n	8013458 <tcpip_try_callback+0x68>
  }
  return ERR_OK;
 8013456:	2300      	movs	r3, #0
}
 8013458:	4618      	mov	r0, r3
 801345a:	3710      	adds	r7, #16
 801345c:	46bd      	mov	sp, r7
 801345e:	bd80      	pop	{r7, pc}
 8013460:	2400538c 	.word	0x2400538c
 8013464:	0802030c 	.word	0x0802030c
 8013468:	08020384 	.word	0x08020384
 801346c:	0802035c 	.word	0x0802035c

08013470 <tcpip_send_msg_wait_sem>:
 * @param sem semaphore to wait on
 * @return ERR_OK if the function was called, another err_t if not
 */
err_t
tcpip_send_msg_wait_sem(tcpip_callback_fn fn, void *apimsg, sys_sem_t *sem)
{
 8013470:	b580      	push	{r7, lr}
 8013472:	b084      	sub	sp, #16
 8013474:	af00      	add	r7, sp, #0
 8013476:	60f8      	str	r0, [r7, #12]
 8013478:	60b9      	str	r1, [r7, #8]
 801347a:	607a      	str	r2, [r7, #4]
#if LWIP_TCPIP_CORE_LOCKING
  LWIP_UNUSED_ARG(sem);
  LOCK_TCPIP_CORE();
 801347c:	4806      	ldr	r0, [pc, #24]	@ (8013498 <tcpip_send_msg_wait_sem+0x28>)
 801347e:	f00b f8f5 	bl	801e66c <sys_mutex_lock>
  fn(apimsg);
 8013482:	68fb      	ldr	r3, [r7, #12]
 8013484:	68b8      	ldr	r0, [r7, #8]
 8013486:	4798      	blx	r3
  UNLOCK_TCPIP_CORE();
 8013488:	4803      	ldr	r0, [pc, #12]	@ (8013498 <tcpip_send_msg_wait_sem+0x28>)
 801348a:	f00b f8fe 	bl	801e68a <sys_mutex_unlock>
  return ERR_OK;
 801348e:	2300      	movs	r3, #0
  sys_mbox_post(&tcpip_mbox, &TCPIP_MSG_VAR_REF(msg));
  sys_arch_sem_wait(sem, 0);
  TCPIP_MSG_VAR_FREE(msg);
  return ERR_OK;
#endif /* LWIP_TCPIP_CORE_LOCKING */
}
 8013490:	4618      	mov	r0, r3
 8013492:	3710      	adds	r7, #16
 8013494:	46bd      	mov	sp, r7
 8013496:	bd80      	pop	{r7, pc}
 8013498:	24005390 	.word	0x24005390

0801349c <tcpip_init>:
 * @param initfunc a function to call when tcpip_thread is running and finished initializing
 * @param arg argument to pass to initfunc
 */
void
tcpip_init(tcpip_init_done_fn initfunc, void *arg)
{
 801349c:	b580      	push	{r7, lr}
 801349e:	b084      	sub	sp, #16
 80134a0:	af02      	add	r7, sp, #8
 80134a2:	6078      	str	r0, [r7, #4]
 80134a4:	6039      	str	r1, [r7, #0]
  lwip_init();
 80134a6:	f000 f92d 	bl	8013704 <lwip_init>

  tcpip_init_done = initfunc;
 80134aa:	4a17      	ldr	r2, [pc, #92]	@ (8013508 <tcpip_init+0x6c>)
 80134ac:	687b      	ldr	r3, [r7, #4]
 80134ae:	6013      	str	r3, [r2, #0]
  tcpip_init_done_arg = arg;
 80134b0:	4a16      	ldr	r2, [pc, #88]	@ (801350c <tcpip_init+0x70>)
 80134b2:	683b      	ldr	r3, [r7, #0]
 80134b4:	6013      	str	r3, [r2, #0]
  if (sys_mbox_new(&tcpip_mbox, TCPIP_MBOX_SIZE) != ERR_OK) {
 80134b6:	2106      	movs	r1, #6
 80134b8:	4815      	ldr	r0, [pc, #84]	@ (8013510 <tcpip_init+0x74>)
 80134ba:	f00a ff7b 	bl	801e3b4 <sys_mbox_new>
 80134be:	4603      	mov	r3, r0
 80134c0:	2b00      	cmp	r3, #0
 80134c2:	d006      	beq.n	80134d2 <tcpip_init+0x36>
    LWIP_ASSERT("failed to create tcpip_thread mbox", 0);
 80134c4:	4b13      	ldr	r3, [pc, #76]	@ (8013514 <tcpip_init+0x78>)
 80134c6:	f240 2261 	movw	r2, #609	@ 0x261
 80134ca:	4913      	ldr	r1, [pc, #76]	@ (8013518 <tcpip_init+0x7c>)
 80134cc:	4813      	ldr	r0, [pc, #76]	@ (801351c <tcpip_init+0x80>)
 80134ce:	f00b fa27 	bl	801e920 <iprintf>
  }
#if LWIP_TCPIP_CORE_LOCKING
  if (sys_mutex_new(&lock_tcpip_core) != ERR_OK) {
 80134d2:	4813      	ldr	r0, [pc, #76]	@ (8013520 <tcpip_init+0x84>)
 80134d4:	f00b f8b4 	bl	801e640 <sys_mutex_new>
 80134d8:	4603      	mov	r3, r0
 80134da:	2b00      	cmp	r3, #0
 80134dc:	d006      	beq.n	80134ec <tcpip_init+0x50>
    LWIP_ASSERT("failed to create lock_tcpip_core", 0);
 80134de:	4b0d      	ldr	r3, [pc, #52]	@ (8013514 <tcpip_init+0x78>)
 80134e0:	f240 2265 	movw	r2, #613	@ 0x265
 80134e4:	490f      	ldr	r1, [pc, #60]	@ (8013524 <tcpip_init+0x88>)
 80134e6:	480d      	ldr	r0, [pc, #52]	@ (801351c <tcpip_init+0x80>)
 80134e8:	f00b fa1a 	bl	801e920 <iprintf>
  }
#endif /* LWIP_TCPIP_CORE_LOCKING */

  sys_thread_new(TCPIP_THREAD_NAME, tcpip_thread, NULL, TCPIP_THREAD_STACKSIZE, TCPIP_THREAD_PRIO);
 80134ec:	2318      	movs	r3, #24
 80134ee:	9300      	str	r3, [sp, #0]
 80134f0:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80134f4:	2200      	movs	r2, #0
 80134f6:	490c      	ldr	r1, [pc, #48]	@ (8013528 <tcpip_init+0x8c>)
 80134f8:	480c      	ldr	r0, [pc, #48]	@ (801352c <tcpip_init+0x90>)
 80134fa:	f00b f8d3 	bl	801e6a4 <sys_thread_new>
}
 80134fe:	bf00      	nop
 8013500:	3708      	adds	r7, #8
 8013502:	46bd      	mov	sp, r7
 8013504:	bd80      	pop	{r7, pc}
 8013506:	bf00      	nop
 8013508:	24005384 	.word	0x24005384
 801350c:	24005388 	.word	0x24005388
 8013510:	2400538c 	.word	0x2400538c
 8013514:	0802030c 	.word	0x0802030c
 8013518:	08020394 	.word	0x08020394
 801351c:	0802035c 	.word	0x0802035c
 8013520:	24005390 	.word	0x24005390
 8013524:	080203b8 	.word	0x080203b8
 8013528:	0801322d 	.word	0x0801322d
 801352c:	080203dc 	.word	0x080203dc

08013530 <lwip_htons>:
 * @param n u16_t in host byte order
 * @return n in network byte order
 */
u16_t
lwip_htons(u16_t n)
{
 8013530:	b480      	push	{r7}
 8013532:	b083      	sub	sp, #12
 8013534:	af00      	add	r7, sp, #0
 8013536:	4603      	mov	r3, r0
 8013538:	80fb      	strh	r3, [r7, #6]
  return PP_HTONS(n);
 801353a:	88fb      	ldrh	r3, [r7, #6]
 801353c:	021b      	lsls	r3, r3, #8
 801353e:	b21a      	sxth	r2, r3
 8013540:	88fb      	ldrh	r3, [r7, #6]
 8013542:	0a1b      	lsrs	r3, r3, #8
 8013544:	b29b      	uxth	r3, r3
 8013546:	b21b      	sxth	r3, r3
 8013548:	4313      	orrs	r3, r2
 801354a:	b21b      	sxth	r3, r3
 801354c:	b29b      	uxth	r3, r3
}
 801354e:	4618      	mov	r0, r3
 8013550:	370c      	adds	r7, #12
 8013552:	46bd      	mov	sp, r7
 8013554:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013558:	4770      	bx	lr

0801355a <lwip_htonl>:
 * @param n u32_t in host byte order
 * @return n in network byte order
 */
u32_t
lwip_htonl(u32_t n)
{
 801355a:	b480      	push	{r7}
 801355c:	b083      	sub	sp, #12
 801355e:	af00      	add	r7, sp, #0
 8013560:	6078      	str	r0, [r7, #4]
  return PP_HTONL(n);
 8013562:	687b      	ldr	r3, [r7, #4]
 8013564:	061a      	lsls	r2, r3, #24
 8013566:	687b      	ldr	r3, [r7, #4]
 8013568:	021b      	lsls	r3, r3, #8
 801356a:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 801356e:	431a      	orrs	r2, r3
 8013570:	687b      	ldr	r3, [r7, #4]
 8013572:	0a1b      	lsrs	r3, r3, #8
 8013574:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
 8013578:	431a      	orrs	r2, r3
 801357a:	687b      	ldr	r3, [r7, #4]
 801357c:	0e1b      	lsrs	r3, r3, #24
 801357e:	4313      	orrs	r3, r2
}
 8013580:	4618      	mov	r0, r3
 8013582:	370c      	adds	r7, #12
 8013584:	46bd      	mov	sp, r7
 8013586:	f85d 7b04 	ldr.w	r7, [sp], #4
 801358a:	4770      	bx	lr

0801358c <lwip_standard_chksum>:
 * @param len length of data to be summed
 * @return host order (!) lwip checksum (non-inverted Internet sum)
 */
u16_t
lwip_standard_chksum(const void *dataptr, int len)
{
 801358c:	b480      	push	{r7}
 801358e:	b089      	sub	sp, #36	@ 0x24
 8013590:	af00      	add	r7, sp, #0
 8013592:	6078      	str	r0, [r7, #4]
 8013594:	6039      	str	r1, [r7, #0]
  const u8_t *pb = (const u8_t *)dataptr;
 8013596:	687b      	ldr	r3, [r7, #4]
 8013598:	61fb      	str	r3, [r7, #28]
  const u16_t *ps;
  u16_t t = 0;
 801359a:	2300      	movs	r3, #0
 801359c:	81fb      	strh	r3, [r7, #14]
  u32_t sum = 0;
 801359e:	2300      	movs	r3, #0
 80135a0:	617b      	str	r3, [r7, #20]
  int odd = ((mem_ptr_t)pb & 1);
 80135a2:	69fb      	ldr	r3, [r7, #28]
 80135a4:	f003 0301 	and.w	r3, r3, #1
 80135a8:	613b      	str	r3, [r7, #16]

  /* Get aligned to u16_t */
  if (odd && len > 0) {
 80135aa:	693b      	ldr	r3, [r7, #16]
 80135ac:	2b00      	cmp	r3, #0
 80135ae:	d00d      	beq.n	80135cc <lwip_standard_chksum+0x40>
 80135b0:	683b      	ldr	r3, [r7, #0]
 80135b2:	2b00      	cmp	r3, #0
 80135b4:	dd0a      	ble.n	80135cc <lwip_standard_chksum+0x40>
    ((u8_t *)&t)[1] = *pb++;
 80135b6:	69fa      	ldr	r2, [r7, #28]
 80135b8:	1c53      	adds	r3, r2, #1
 80135ba:	61fb      	str	r3, [r7, #28]
 80135bc:	f107 030e 	add.w	r3, r7, #14
 80135c0:	3301      	adds	r3, #1
 80135c2:	7812      	ldrb	r2, [r2, #0]
 80135c4:	701a      	strb	r2, [r3, #0]
    len--;
 80135c6:	683b      	ldr	r3, [r7, #0]
 80135c8:	3b01      	subs	r3, #1
 80135ca:	603b      	str	r3, [r7, #0]
  }

  /* Add the bulk of the data */
  ps = (const u16_t *)(const void *)pb;
 80135cc:	69fb      	ldr	r3, [r7, #28]
 80135ce:	61bb      	str	r3, [r7, #24]
  while (len > 1) {
 80135d0:	e00a      	b.n	80135e8 <lwip_standard_chksum+0x5c>
    sum += *ps++;
 80135d2:	69bb      	ldr	r3, [r7, #24]
 80135d4:	1c9a      	adds	r2, r3, #2
 80135d6:	61ba      	str	r2, [r7, #24]
 80135d8:	881b      	ldrh	r3, [r3, #0]
 80135da:	461a      	mov	r2, r3
 80135dc:	697b      	ldr	r3, [r7, #20]
 80135de:	4413      	add	r3, r2
 80135e0:	617b      	str	r3, [r7, #20]
    len -= 2;
 80135e2:	683b      	ldr	r3, [r7, #0]
 80135e4:	3b02      	subs	r3, #2
 80135e6:	603b      	str	r3, [r7, #0]
  while (len > 1) {
 80135e8:	683b      	ldr	r3, [r7, #0]
 80135ea:	2b01      	cmp	r3, #1
 80135ec:	dcf1      	bgt.n	80135d2 <lwip_standard_chksum+0x46>
  }

  /* Consume left-over byte, if any */
  if (len > 0) {
 80135ee:	683b      	ldr	r3, [r7, #0]
 80135f0:	2b00      	cmp	r3, #0
 80135f2:	dd04      	ble.n	80135fe <lwip_standard_chksum+0x72>
    ((u8_t *)&t)[0] = *(const u8_t *)ps;
 80135f4:	f107 030e 	add.w	r3, r7, #14
 80135f8:	69ba      	ldr	r2, [r7, #24]
 80135fa:	7812      	ldrb	r2, [r2, #0]
 80135fc:	701a      	strb	r2, [r3, #0]
  }

  /* Add end bytes */
  sum += t;
 80135fe:	89fb      	ldrh	r3, [r7, #14]
 8013600:	461a      	mov	r2, r3
 8013602:	697b      	ldr	r3, [r7, #20]
 8013604:	4413      	add	r3, r2
 8013606:	617b      	str	r3, [r7, #20]

  /* Fold 32-bit sum to 16 bits
     calling this twice is probably faster than if statements... */
  sum = FOLD_U32T(sum);
 8013608:	697b      	ldr	r3, [r7, #20]
 801360a:	0c1a      	lsrs	r2, r3, #16
 801360c:	697b      	ldr	r3, [r7, #20]
 801360e:	b29b      	uxth	r3, r3
 8013610:	4413      	add	r3, r2
 8013612:	617b      	str	r3, [r7, #20]
  sum = FOLD_U32T(sum);
 8013614:	697b      	ldr	r3, [r7, #20]
 8013616:	0c1a      	lsrs	r2, r3, #16
 8013618:	697b      	ldr	r3, [r7, #20]
 801361a:	b29b      	uxth	r3, r3
 801361c:	4413      	add	r3, r2
 801361e:	617b      	str	r3, [r7, #20]

  /* Swap if alignment was odd */
  if (odd) {
 8013620:	693b      	ldr	r3, [r7, #16]
 8013622:	2b00      	cmp	r3, #0
 8013624:	d007      	beq.n	8013636 <lwip_standard_chksum+0xaa>
    sum = SWAP_BYTES_IN_WORD(sum);
 8013626:	697b      	ldr	r3, [r7, #20]
 8013628:	021b      	lsls	r3, r3, #8
 801362a:	b29a      	uxth	r2, r3
 801362c:	697b      	ldr	r3, [r7, #20]
 801362e:	0a1b      	lsrs	r3, r3, #8
 8013630:	b2db      	uxtb	r3, r3
 8013632:	4313      	orrs	r3, r2
 8013634:	617b      	str	r3, [r7, #20]
  }

  return (u16_t)sum;
 8013636:	697b      	ldr	r3, [r7, #20]
 8013638:	b29b      	uxth	r3, r3
}
 801363a:	4618      	mov	r0, r3
 801363c:	3724      	adds	r7, #36	@ 0x24
 801363e:	46bd      	mov	sp, r7
 8013640:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013644:	4770      	bx	lr

08013646 <inet_chksum>:
 * @return checksum (as u16_t) to be saved directly in the protocol header
 */

u16_t
inet_chksum(const void *dataptr, u16_t len)
{
 8013646:	b580      	push	{r7, lr}
 8013648:	b082      	sub	sp, #8
 801364a:	af00      	add	r7, sp, #0
 801364c:	6078      	str	r0, [r7, #4]
 801364e:	460b      	mov	r3, r1
 8013650:	807b      	strh	r3, [r7, #2]
  return (u16_t)~(unsigned int)LWIP_CHKSUM(dataptr, len);
 8013652:	887b      	ldrh	r3, [r7, #2]
 8013654:	4619      	mov	r1, r3
 8013656:	6878      	ldr	r0, [r7, #4]
 8013658:	f7ff ff98 	bl	801358c <lwip_standard_chksum>
 801365c:	4603      	mov	r3, r0
 801365e:	43db      	mvns	r3, r3
 8013660:	b29b      	uxth	r3, r3
}
 8013662:	4618      	mov	r0, r3
 8013664:	3708      	adds	r7, #8
 8013666:	46bd      	mov	sp, r7
 8013668:	bd80      	pop	{r7, pc}

0801366a <inet_chksum_pbuf>:
 * @param p pbuf chain over that the checksum should be calculated
 * @return checksum (as u16_t) to be saved directly in the protocol header
 */
u16_t
inet_chksum_pbuf(struct pbuf *p)
{
 801366a:	b580      	push	{r7, lr}
 801366c:	b086      	sub	sp, #24
 801366e:	af00      	add	r7, sp, #0
 8013670:	6078      	str	r0, [r7, #4]
  u32_t acc;
  struct pbuf *q;
  int swapped = 0;
 8013672:	2300      	movs	r3, #0
 8013674:	60fb      	str	r3, [r7, #12]

  acc = 0;
 8013676:	2300      	movs	r3, #0
 8013678:	617b      	str	r3, [r7, #20]
  for (q = p; q != NULL; q = q->next) {
 801367a:	687b      	ldr	r3, [r7, #4]
 801367c:	613b      	str	r3, [r7, #16]
 801367e:	e02b      	b.n	80136d8 <inet_chksum_pbuf+0x6e>
    acc += LWIP_CHKSUM(q->payload, q->len);
 8013680:	693b      	ldr	r3, [r7, #16]
 8013682:	685a      	ldr	r2, [r3, #4]
 8013684:	693b      	ldr	r3, [r7, #16]
 8013686:	895b      	ldrh	r3, [r3, #10]
 8013688:	4619      	mov	r1, r3
 801368a:	4610      	mov	r0, r2
 801368c:	f7ff ff7e 	bl	801358c <lwip_standard_chksum>
 8013690:	4603      	mov	r3, r0
 8013692:	461a      	mov	r2, r3
 8013694:	697b      	ldr	r3, [r7, #20]
 8013696:	4413      	add	r3, r2
 8013698:	617b      	str	r3, [r7, #20]
    acc = FOLD_U32T(acc);
 801369a:	697b      	ldr	r3, [r7, #20]
 801369c:	0c1a      	lsrs	r2, r3, #16
 801369e:	697b      	ldr	r3, [r7, #20]
 80136a0:	b29b      	uxth	r3, r3
 80136a2:	4413      	add	r3, r2
 80136a4:	617b      	str	r3, [r7, #20]
    if (q->len % 2 != 0) {
 80136a6:	693b      	ldr	r3, [r7, #16]
 80136a8:	895b      	ldrh	r3, [r3, #10]
 80136aa:	f003 0301 	and.w	r3, r3, #1
 80136ae:	b29b      	uxth	r3, r3
 80136b0:	2b00      	cmp	r3, #0
 80136b2:	d00e      	beq.n	80136d2 <inet_chksum_pbuf+0x68>
      swapped = !swapped;
 80136b4:	68fb      	ldr	r3, [r7, #12]
 80136b6:	2b00      	cmp	r3, #0
 80136b8:	bf0c      	ite	eq
 80136ba:	2301      	moveq	r3, #1
 80136bc:	2300      	movne	r3, #0
 80136be:	b2db      	uxtb	r3, r3
 80136c0:	60fb      	str	r3, [r7, #12]
      acc = SWAP_BYTES_IN_WORD(acc);
 80136c2:	697b      	ldr	r3, [r7, #20]
 80136c4:	021b      	lsls	r3, r3, #8
 80136c6:	b29a      	uxth	r2, r3
 80136c8:	697b      	ldr	r3, [r7, #20]
 80136ca:	0a1b      	lsrs	r3, r3, #8
 80136cc:	b2db      	uxtb	r3, r3
 80136ce:	4313      	orrs	r3, r2
 80136d0:	617b      	str	r3, [r7, #20]
  for (q = p; q != NULL; q = q->next) {
 80136d2:	693b      	ldr	r3, [r7, #16]
 80136d4:	681b      	ldr	r3, [r3, #0]
 80136d6:	613b      	str	r3, [r7, #16]
 80136d8:	693b      	ldr	r3, [r7, #16]
 80136da:	2b00      	cmp	r3, #0
 80136dc:	d1d0      	bne.n	8013680 <inet_chksum_pbuf+0x16>
    }
  }

  if (swapped) {
 80136de:	68fb      	ldr	r3, [r7, #12]
 80136e0:	2b00      	cmp	r3, #0
 80136e2:	d007      	beq.n	80136f4 <inet_chksum_pbuf+0x8a>
    acc = SWAP_BYTES_IN_WORD(acc);
 80136e4:	697b      	ldr	r3, [r7, #20]
 80136e6:	021b      	lsls	r3, r3, #8
 80136e8:	b29a      	uxth	r2, r3
 80136ea:	697b      	ldr	r3, [r7, #20]
 80136ec:	0a1b      	lsrs	r3, r3, #8
 80136ee:	b2db      	uxtb	r3, r3
 80136f0:	4313      	orrs	r3, r2
 80136f2:	617b      	str	r3, [r7, #20]
  }
  return (u16_t)~(acc & 0xffffUL);
 80136f4:	697b      	ldr	r3, [r7, #20]
 80136f6:	b29b      	uxth	r3, r3
 80136f8:	43db      	mvns	r3, r3
 80136fa:	b29b      	uxth	r3, r3
}
 80136fc:	4618      	mov	r0, r3
 80136fe:	3718      	adds	r7, #24
 8013700:	46bd      	mov	sp, r7
 8013702:	bd80      	pop	{r7, pc}

08013704 <lwip_init>:
 * Initialize all modules.
 * Use this in NO_SYS mode. Use tcpip_init() otherwise.
 */
void
lwip_init(void)
{
 8013704:	b580      	push	{r7, lr}
 8013706:	b082      	sub	sp, #8
 8013708:	af00      	add	r7, sp, #0
#ifndef LWIP_SKIP_CONST_CHECK
  int a = 0;
 801370a:	2300      	movs	r3, #0
 801370c:	607b      	str	r3, [r7, #4]
#endif

  /* Modules initialization */
  stats_init();
#if !NO_SYS
  sys_init();
 801370e:	f00a ff8b 	bl	801e628 <sys_init>
#endif /* !NO_SYS */
  mem_init();
 8013712:	f000 f8d9 	bl	80138c8 <mem_init>
  memp_init();
 8013716:	f000 fc3d 	bl	8013f94 <memp_init>
  pbuf_init();
  netif_init();
 801371a:	f000 fd49 	bl	80141b0 <netif_init>
#endif /* LWIP_IPV4 */
#if LWIP_RAW
  raw_init();
#endif /* LWIP_RAW */
#if LWIP_UDP
  udp_init();
 801371e:	f008 f85d 	bl	801b7dc <udp_init>
#endif /* LWIP_UDP */
#if LWIP_TCP
  tcp_init();
 8013722:	f001 fe59 	bl	80153d8 <tcp_init>
#if PPP_SUPPORT
  ppp_init();
#endif

#if LWIP_TIMERS
  sys_timeouts_init();
 8013726:	f007 ff9f 	bl	801b668 <sys_timeouts_init>
#endif /* LWIP_TIMERS */
}
 801372a:	bf00      	nop
 801372c:	3708      	adds	r7, #8
 801372e:	46bd      	mov	sp, r7
 8013730:	bd80      	pop	{r7, pc}
	...

08013734 <ptr_to_mem>:
#define mem_overflow_check_element(mem)
#endif /* MEM_OVERFLOW_CHECK */

static struct mem *
ptr_to_mem(mem_size_t ptr)
{
 8013734:	b480      	push	{r7}
 8013736:	b083      	sub	sp, #12
 8013738:	af00      	add	r7, sp, #0
 801373a:	4603      	mov	r3, r0
 801373c:	80fb      	strh	r3, [r7, #6]
  return (struct mem *)(void *)&ram[ptr];
 801373e:	4b05      	ldr	r3, [pc, #20]	@ (8013754 <ptr_to_mem+0x20>)
 8013740:	681a      	ldr	r2, [r3, #0]
 8013742:	88fb      	ldrh	r3, [r7, #6]
 8013744:	4413      	add	r3, r2
}
 8013746:	4618      	mov	r0, r3
 8013748:	370c      	adds	r7, #12
 801374a:	46bd      	mov	sp, r7
 801374c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013750:	4770      	bx	lr
 8013752:	bf00      	nop
 8013754:	240053ac 	.word	0x240053ac

08013758 <mem_to_ptr>:

static mem_size_t
mem_to_ptr(void *mem)
{
 8013758:	b480      	push	{r7}
 801375a:	b083      	sub	sp, #12
 801375c:	af00      	add	r7, sp, #0
 801375e:	6078      	str	r0, [r7, #4]
  return (mem_size_t)((u8_t *)mem - ram);
 8013760:	4b05      	ldr	r3, [pc, #20]	@ (8013778 <mem_to_ptr+0x20>)
 8013762:	681b      	ldr	r3, [r3, #0]
 8013764:	687a      	ldr	r2, [r7, #4]
 8013766:	1ad3      	subs	r3, r2, r3
 8013768:	b29b      	uxth	r3, r3
}
 801376a:	4618      	mov	r0, r3
 801376c:	370c      	adds	r7, #12
 801376e:	46bd      	mov	sp, r7
 8013770:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013774:	4770      	bx	lr
 8013776:	bf00      	nop
 8013778:	240053ac 	.word	0x240053ac

0801377c <plug_holes>:
 * This assumes access to the heap is protected by the calling function
 * already.
 */
static void
plug_holes(struct mem *mem)
{
 801377c:	b590      	push	{r4, r7, lr}
 801377e:	b085      	sub	sp, #20
 8013780:	af00      	add	r7, sp, #0
 8013782:	6078      	str	r0, [r7, #4]
  struct mem *nmem;
  struct mem *pmem;

  LWIP_ASSERT("plug_holes: mem >= ram", (u8_t *)mem >= ram);
 8013784:	4b47      	ldr	r3, [pc, #284]	@ (80138a4 <plug_holes+0x128>)
 8013786:	681b      	ldr	r3, [r3, #0]
 8013788:	687a      	ldr	r2, [r7, #4]
 801378a:	429a      	cmp	r2, r3
 801378c:	d206      	bcs.n	801379c <plug_holes+0x20>
 801378e:	4b46      	ldr	r3, [pc, #280]	@ (80138a8 <plug_holes+0x12c>)
 8013790:	f240 12df 	movw	r2, #479	@ 0x1df
 8013794:	4945      	ldr	r1, [pc, #276]	@ (80138ac <plug_holes+0x130>)
 8013796:	4846      	ldr	r0, [pc, #280]	@ (80138b0 <plug_holes+0x134>)
 8013798:	f00b f8c2 	bl	801e920 <iprintf>
  LWIP_ASSERT("plug_holes: mem < ram_end", (u8_t *)mem < (u8_t *)ram_end);
 801379c:	4b45      	ldr	r3, [pc, #276]	@ (80138b4 <plug_holes+0x138>)
 801379e:	681b      	ldr	r3, [r3, #0]
 80137a0:	687a      	ldr	r2, [r7, #4]
 80137a2:	429a      	cmp	r2, r3
 80137a4:	d306      	bcc.n	80137b4 <plug_holes+0x38>
 80137a6:	4b40      	ldr	r3, [pc, #256]	@ (80138a8 <plug_holes+0x12c>)
 80137a8:	f44f 72f0 	mov.w	r2, #480	@ 0x1e0
 80137ac:	4942      	ldr	r1, [pc, #264]	@ (80138b8 <plug_holes+0x13c>)
 80137ae:	4840      	ldr	r0, [pc, #256]	@ (80138b0 <plug_holes+0x134>)
 80137b0:	f00b f8b6 	bl	801e920 <iprintf>
  LWIP_ASSERT("plug_holes: mem->used == 0", mem->used == 0);
 80137b4:	687b      	ldr	r3, [r7, #4]
 80137b6:	791b      	ldrb	r3, [r3, #4]
 80137b8:	2b00      	cmp	r3, #0
 80137ba:	d006      	beq.n	80137ca <plug_holes+0x4e>
 80137bc:	4b3a      	ldr	r3, [pc, #232]	@ (80138a8 <plug_holes+0x12c>)
 80137be:	f240 12e1 	movw	r2, #481	@ 0x1e1
 80137c2:	493e      	ldr	r1, [pc, #248]	@ (80138bc <plug_holes+0x140>)
 80137c4:	483a      	ldr	r0, [pc, #232]	@ (80138b0 <plug_holes+0x134>)
 80137c6:	f00b f8ab 	bl	801e920 <iprintf>

  /* plug hole forward */
  LWIP_ASSERT("plug_holes: mem->next <= MEM_SIZE_ALIGNED", mem->next <= MEM_SIZE_ALIGNED);
 80137ca:	687b      	ldr	r3, [r7, #4]
 80137cc:	881b      	ldrh	r3, [r3, #0]
 80137ce:	f643 72e8 	movw	r2, #16360	@ 0x3fe8
 80137d2:	4293      	cmp	r3, r2
 80137d4:	d906      	bls.n	80137e4 <plug_holes+0x68>
 80137d6:	4b34      	ldr	r3, [pc, #208]	@ (80138a8 <plug_holes+0x12c>)
 80137d8:	f44f 72f2 	mov.w	r2, #484	@ 0x1e4
 80137dc:	4938      	ldr	r1, [pc, #224]	@ (80138c0 <plug_holes+0x144>)
 80137de:	4834      	ldr	r0, [pc, #208]	@ (80138b0 <plug_holes+0x134>)
 80137e0:	f00b f89e 	bl	801e920 <iprintf>

  nmem = ptr_to_mem(mem->next);
 80137e4:	687b      	ldr	r3, [r7, #4]
 80137e6:	881b      	ldrh	r3, [r3, #0]
 80137e8:	4618      	mov	r0, r3
 80137ea:	f7ff ffa3 	bl	8013734 <ptr_to_mem>
 80137ee:	60f8      	str	r0, [r7, #12]
  if (mem != nmem && nmem->used == 0 && (u8_t *)nmem != (u8_t *)ram_end) {
 80137f0:	687a      	ldr	r2, [r7, #4]
 80137f2:	68fb      	ldr	r3, [r7, #12]
 80137f4:	429a      	cmp	r2, r3
 80137f6:	d025      	beq.n	8013844 <plug_holes+0xc8>
 80137f8:	68fb      	ldr	r3, [r7, #12]
 80137fa:	791b      	ldrb	r3, [r3, #4]
 80137fc:	2b00      	cmp	r3, #0
 80137fe:	d121      	bne.n	8013844 <plug_holes+0xc8>
 8013800:	4b2c      	ldr	r3, [pc, #176]	@ (80138b4 <plug_holes+0x138>)
 8013802:	681b      	ldr	r3, [r3, #0]
 8013804:	68fa      	ldr	r2, [r7, #12]
 8013806:	429a      	cmp	r2, r3
 8013808:	d01c      	beq.n	8013844 <plug_holes+0xc8>
    /* if mem->next is unused and not end of ram, combine mem and mem->next */
    if (lfree == nmem) {
 801380a:	4b2e      	ldr	r3, [pc, #184]	@ (80138c4 <plug_holes+0x148>)
 801380c:	681b      	ldr	r3, [r3, #0]
 801380e:	68fa      	ldr	r2, [r7, #12]
 8013810:	429a      	cmp	r2, r3
 8013812:	d102      	bne.n	801381a <plug_holes+0x9e>
      lfree = mem;
 8013814:	4a2b      	ldr	r2, [pc, #172]	@ (80138c4 <plug_holes+0x148>)
 8013816:	687b      	ldr	r3, [r7, #4]
 8013818:	6013      	str	r3, [r2, #0]
    }
    mem->next = nmem->next;
 801381a:	68fb      	ldr	r3, [r7, #12]
 801381c:	881a      	ldrh	r2, [r3, #0]
 801381e:	687b      	ldr	r3, [r7, #4]
 8013820:	801a      	strh	r2, [r3, #0]
    if (nmem->next != MEM_SIZE_ALIGNED) {
 8013822:	68fb      	ldr	r3, [r7, #12]
 8013824:	881b      	ldrh	r3, [r3, #0]
 8013826:	f643 72e8 	movw	r2, #16360	@ 0x3fe8
 801382a:	4293      	cmp	r3, r2
 801382c:	d00a      	beq.n	8013844 <plug_holes+0xc8>
      ptr_to_mem(nmem->next)->prev = mem_to_ptr(mem);
 801382e:	68fb      	ldr	r3, [r7, #12]
 8013830:	881b      	ldrh	r3, [r3, #0]
 8013832:	4618      	mov	r0, r3
 8013834:	f7ff ff7e 	bl	8013734 <ptr_to_mem>
 8013838:	4604      	mov	r4, r0
 801383a:	6878      	ldr	r0, [r7, #4]
 801383c:	f7ff ff8c 	bl	8013758 <mem_to_ptr>
 8013840:	4603      	mov	r3, r0
 8013842:	8063      	strh	r3, [r4, #2]
    }
  }

  /* plug hole backward */
  pmem = ptr_to_mem(mem->prev);
 8013844:	687b      	ldr	r3, [r7, #4]
 8013846:	885b      	ldrh	r3, [r3, #2]
 8013848:	4618      	mov	r0, r3
 801384a:	f7ff ff73 	bl	8013734 <ptr_to_mem>
 801384e:	60b8      	str	r0, [r7, #8]
  if (pmem != mem && pmem->used == 0) {
 8013850:	68ba      	ldr	r2, [r7, #8]
 8013852:	687b      	ldr	r3, [r7, #4]
 8013854:	429a      	cmp	r2, r3
 8013856:	d020      	beq.n	801389a <plug_holes+0x11e>
 8013858:	68bb      	ldr	r3, [r7, #8]
 801385a:	791b      	ldrb	r3, [r3, #4]
 801385c:	2b00      	cmp	r3, #0
 801385e:	d11c      	bne.n	801389a <plug_holes+0x11e>
    /* if mem->prev is unused, combine mem and mem->prev */
    if (lfree == mem) {
 8013860:	4b18      	ldr	r3, [pc, #96]	@ (80138c4 <plug_holes+0x148>)
 8013862:	681b      	ldr	r3, [r3, #0]
 8013864:	687a      	ldr	r2, [r7, #4]
 8013866:	429a      	cmp	r2, r3
 8013868:	d102      	bne.n	8013870 <plug_holes+0xf4>
      lfree = pmem;
 801386a:	4a16      	ldr	r2, [pc, #88]	@ (80138c4 <plug_holes+0x148>)
 801386c:	68bb      	ldr	r3, [r7, #8]
 801386e:	6013      	str	r3, [r2, #0]
    }
    pmem->next = mem->next;
 8013870:	687b      	ldr	r3, [r7, #4]
 8013872:	881a      	ldrh	r2, [r3, #0]
 8013874:	68bb      	ldr	r3, [r7, #8]
 8013876:	801a      	strh	r2, [r3, #0]
    if (mem->next != MEM_SIZE_ALIGNED) {
 8013878:	687b      	ldr	r3, [r7, #4]
 801387a:	881b      	ldrh	r3, [r3, #0]
 801387c:	f643 72e8 	movw	r2, #16360	@ 0x3fe8
 8013880:	4293      	cmp	r3, r2
 8013882:	d00a      	beq.n	801389a <plug_holes+0x11e>
      ptr_to_mem(mem->next)->prev = mem_to_ptr(pmem);
 8013884:	687b      	ldr	r3, [r7, #4]
 8013886:	881b      	ldrh	r3, [r3, #0]
 8013888:	4618      	mov	r0, r3
 801388a:	f7ff ff53 	bl	8013734 <ptr_to_mem>
 801388e:	4604      	mov	r4, r0
 8013890:	68b8      	ldr	r0, [r7, #8]
 8013892:	f7ff ff61 	bl	8013758 <mem_to_ptr>
 8013896:	4603      	mov	r3, r0
 8013898:	8063      	strh	r3, [r4, #2]
    }
  }
}
 801389a:	bf00      	nop
 801389c:	3714      	adds	r7, #20
 801389e:	46bd      	mov	sp, r7
 80138a0:	bd90      	pop	{r4, r7, pc}
 80138a2:	bf00      	nop
 80138a4:	240053ac 	.word	0x240053ac
 80138a8:	080203ec 	.word	0x080203ec
 80138ac:	0802041c 	.word	0x0802041c
 80138b0:	08020434 	.word	0x08020434
 80138b4:	240053b0 	.word	0x240053b0
 80138b8:	0802045c 	.word	0x0802045c
 80138bc:	08020478 	.word	0x08020478
 80138c0:	08020494 	.word	0x08020494
 80138c4:	240053b8 	.word	0x240053b8

080138c8 <mem_init>:
/**
 * Zero the heap and initialize start, end and lowest-free
 */
void
mem_init(void)
{
 80138c8:	b580      	push	{r7, lr}
 80138ca:	b082      	sub	sp, #8
 80138cc:	af00      	add	r7, sp, #0

  LWIP_ASSERT("Sanity check alignment",
              (SIZEOF_STRUCT_MEM & (MEM_ALIGNMENT - 1)) == 0);

  /* align the heap */
  ram = (u8_t *)LWIP_MEM_ALIGN(LWIP_RAM_HEAP_POINTER);
 80138ce:	4b1d      	ldr	r3, [pc, #116]	@ (8013944 <mem_init+0x7c>)
 80138d0:	4a1d      	ldr	r2, [pc, #116]	@ (8013948 <mem_init+0x80>)
 80138d2:	601a      	str	r2, [r3, #0]
  /* initialize the start of the heap */
  mem = (struct mem *)(void *)ram;
 80138d4:	4b1b      	ldr	r3, [pc, #108]	@ (8013944 <mem_init+0x7c>)
 80138d6:	681b      	ldr	r3, [r3, #0]
 80138d8:	607b      	str	r3, [r7, #4]
  mem->next = MEM_SIZE_ALIGNED;
 80138da:	687b      	ldr	r3, [r7, #4]
 80138dc:	f643 72e8 	movw	r2, #16360	@ 0x3fe8
 80138e0:	801a      	strh	r2, [r3, #0]
  mem->prev = 0;
 80138e2:	687b      	ldr	r3, [r7, #4]
 80138e4:	2200      	movs	r2, #0
 80138e6:	805a      	strh	r2, [r3, #2]
  mem->used = 0;
 80138e8:	687b      	ldr	r3, [r7, #4]
 80138ea:	2200      	movs	r2, #0
 80138ec:	711a      	strb	r2, [r3, #4]
  /* initialize the end of the heap */
  ram_end = ptr_to_mem(MEM_SIZE_ALIGNED);
 80138ee:	f643 70e8 	movw	r0, #16360	@ 0x3fe8
 80138f2:	f7ff ff1f 	bl	8013734 <ptr_to_mem>
 80138f6:	4603      	mov	r3, r0
 80138f8:	4a14      	ldr	r2, [pc, #80]	@ (801394c <mem_init+0x84>)
 80138fa:	6013      	str	r3, [r2, #0]
  ram_end->used = 1;
 80138fc:	4b13      	ldr	r3, [pc, #76]	@ (801394c <mem_init+0x84>)
 80138fe:	681b      	ldr	r3, [r3, #0]
 8013900:	2201      	movs	r2, #1
 8013902:	711a      	strb	r2, [r3, #4]
  ram_end->next = MEM_SIZE_ALIGNED;
 8013904:	4b11      	ldr	r3, [pc, #68]	@ (801394c <mem_init+0x84>)
 8013906:	681b      	ldr	r3, [r3, #0]
 8013908:	f643 72e8 	movw	r2, #16360	@ 0x3fe8
 801390c:	801a      	strh	r2, [r3, #0]
  ram_end->prev = MEM_SIZE_ALIGNED;
 801390e:	4b0f      	ldr	r3, [pc, #60]	@ (801394c <mem_init+0x84>)
 8013910:	681b      	ldr	r3, [r3, #0]
 8013912:	f643 72e8 	movw	r2, #16360	@ 0x3fe8
 8013916:	805a      	strh	r2, [r3, #2]
  MEM_SANITY();

  /* initialize the lowest-free pointer to the start of the heap */
  lfree = (struct mem *)(void *)ram;
 8013918:	4b0a      	ldr	r3, [pc, #40]	@ (8013944 <mem_init+0x7c>)
 801391a:	681b      	ldr	r3, [r3, #0]
 801391c:	4a0c      	ldr	r2, [pc, #48]	@ (8013950 <mem_init+0x88>)
 801391e:	6013      	str	r3, [r2, #0]

  MEM_STATS_AVAIL(avail, MEM_SIZE_ALIGNED);

  if (sys_mutex_new(&mem_mutex) != ERR_OK) {
 8013920:	480c      	ldr	r0, [pc, #48]	@ (8013954 <mem_init+0x8c>)
 8013922:	f00a fe8d 	bl	801e640 <sys_mutex_new>
 8013926:	4603      	mov	r3, r0
 8013928:	2b00      	cmp	r3, #0
 801392a:	d006      	beq.n	801393a <mem_init+0x72>
    LWIP_ASSERT("failed to create mem_mutex", 0);
 801392c:	4b0a      	ldr	r3, [pc, #40]	@ (8013958 <mem_init+0x90>)
 801392e:	f240 221f 	movw	r2, #543	@ 0x21f
 8013932:	490a      	ldr	r1, [pc, #40]	@ (801395c <mem_init+0x94>)
 8013934:	480a      	ldr	r0, [pc, #40]	@ (8013960 <mem_init+0x98>)
 8013936:	f00a fff3 	bl	801e920 <iprintf>
  }
}
 801393a:	bf00      	nop
 801393c:	3708      	adds	r7, #8
 801393e:	46bd      	mov	sp, r7
 8013940:	bd80      	pop	{r7, pc}
 8013942:	bf00      	nop
 8013944:	240053ac 	.word	0x240053ac
 8013948:	30005000 	.word	0x30005000
 801394c:	240053b0 	.word	0x240053b0
 8013950:	240053b8 	.word	0x240053b8
 8013954:	240053b4 	.word	0x240053b4
 8013958:	080203ec 	.word	0x080203ec
 801395c:	080204c0 	.word	0x080204c0
 8013960:	08020434 	.word	0x08020434

08013964 <mem_link_valid>:
/* Check if a struct mem is correctly linked.
 * If not, double-free is a possible reason.
 */
static int
mem_link_valid(struct mem *mem)
{
 8013964:	b580      	push	{r7, lr}
 8013966:	b086      	sub	sp, #24
 8013968:	af00      	add	r7, sp, #0
 801396a:	6078      	str	r0, [r7, #4]
  struct mem *nmem, *pmem;
  mem_size_t rmem_idx;
  rmem_idx = mem_to_ptr(mem);
 801396c:	6878      	ldr	r0, [r7, #4]
 801396e:	f7ff fef3 	bl	8013758 <mem_to_ptr>
 8013972:	4603      	mov	r3, r0
 8013974:	82fb      	strh	r3, [r7, #22]
  nmem = ptr_to_mem(mem->next);
 8013976:	687b      	ldr	r3, [r7, #4]
 8013978:	881b      	ldrh	r3, [r3, #0]
 801397a:	4618      	mov	r0, r3
 801397c:	f7ff feda 	bl	8013734 <ptr_to_mem>
 8013980:	6138      	str	r0, [r7, #16]
  pmem = ptr_to_mem(mem->prev);
 8013982:	687b      	ldr	r3, [r7, #4]
 8013984:	885b      	ldrh	r3, [r3, #2]
 8013986:	4618      	mov	r0, r3
 8013988:	f7ff fed4 	bl	8013734 <ptr_to_mem>
 801398c:	60f8      	str	r0, [r7, #12]
  if ((mem->next > MEM_SIZE_ALIGNED) || (mem->prev > MEM_SIZE_ALIGNED) ||
 801398e:	687b      	ldr	r3, [r7, #4]
 8013990:	881b      	ldrh	r3, [r3, #0]
 8013992:	f643 72e8 	movw	r2, #16360	@ 0x3fe8
 8013996:	4293      	cmp	r3, r2
 8013998:	d819      	bhi.n	80139ce <mem_link_valid+0x6a>
 801399a:	687b      	ldr	r3, [r7, #4]
 801399c:	885b      	ldrh	r3, [r3, #2]
 801399e:	f643 72e8 	movw	r2, #16360	@ 0x3fe8
 80139a2:	4293      	cmp	r3, r2
 80139a4:	d813      	bhi.n	80139ce <mem_link_valid+0x6a>
      ((mem->prev != rmem_idx) && (pmem->next != rmem_idx)) ||
 80139a6:	687b      	ldr	r3, [r7, #4]
 80139a8:	885b      	ldrh	r3, [r3, #2]
  if ((mem->next > MEM_SIZE_ALIGNED) || (mem->prev > MEM_SIZE_ALIGNED) ||
 80139aa:	8afa      	ldrh	r2, [r7, #22]
 80139ac:	429a      	cmp	r2, r3
 80139ae:	d004      	beq.n	80139ba <mem_link_valid+0x56>
      ((mem->prev != rmem_idx) && (pmem->next != rmem_idx)) ||
 80139b0:	68fb      	ldr	r3, [r7, #12]
 80139b2:	881b      	ldrh	r3, [r3, #0]
 80139b4:	8afa      	ldrh	r2, [r7, #22]
 80139b6:	429a      	cmp	r2, r3
 80139b8:	d109      	bne.n	80139ce <mem_link_valid+0x6a>
      ((nmem != ram_end) && (nmem->prev != rmem_idx))) {
 80139ba:	4b08      	ldr	r3, [pc, #32]	@ (80139dc <mem_link_valid+0x78>)
 80139bc:	681b      	ldr	r3, [r3, #0]
      ((mem->prev != rmem_idx) && (pmem->next != rmem_idx)) ||
 80139be:	693a      	ldr	r2, [r7, #16]
 80139c0:	429a      	cmp	r2, r3
 80139c2:	d006      	beq.n	80139d2 <mem_link_valid+0x6e>
      ((nmem != ram_end) && (nmem->prev != rmem_idx))) {
 80139c4:	693b      	ldr	r3, [r7, #16]
 80139c6:	885b      	ldrh	r3, [r3, #2]
 80139c8:	8afa      	ldrh	r2, [r7, #22]
 80139ca:	429a      	cmp	r2, r3
 80139cc:	d001      	beq.n	80139d2 <mem_link_valid+0x6e>
    return 0;
 80139ce:	2300      	movs	r3, #0
 80139d0:	e000      	b.n	80139d4 <mem_link_valid+0x70>
  }
  return 1;
 80139d2:	2301      	movs	r3, #1
}
 80139d4:	4618      	mov	r0, r3
 80139d6:	3718      	adds	r7, #24
 80139d8:	46bd      	mov	sp, r7
 80139da:	bd80      	pop	{r7, pc}
 80139dc:	240053b0 	.word	0x240053b0

080139e0 <mem_free>:
 * @param rmem is the data portion of a struct mem as returned by a previous
 *             call to mem_malloc()
 */
void
mem_free(void *rmem)
{
 80139e0:	b580      	push	{r7, lr}
 80139e2:	b088      	sub	sp, #32
 80139e4:	af00      	add	r7, sp, #0
 80139e6:	6078      	str	r0, [r7, #4]
  struct mem *mem;
  LWIP_MEM_FREE_DECL_PROTECT();

  if (rmem == NULL) {
 80139e8:	687b      	ldr	r3, [r7, #4]
 80139ea:	2b00      	cmp	r3, #0
 80139ec:	d070      	beq.n	8013ad0 <mem_free+0xf0>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS, ("mem_free(p == NULL) was called.\n"));
    return;
  }
  if ((((mem_ptr_t)rmem) & (MEM_ALIGNMENT - 1)) != 0) {
 80139ee:	687b      	ldr	r3, [r7, #4]
 80139f0:	f003 0303 	and.w	r3, r3, #3
 80139f4:	2b00      	cmp	r3, #0
 80139f6:	d00d      	beq.n	8013a14 <mem_free+0x34>
    LWIP_MEM_ILLEGAL_FREE("mem_free: sanity check alignment");
 80139f8:	4b37      	ldr	r3, [pc, #220]	@ (8013ad8 <mem_free+0xf8>)
 80139fa:	f240 2273 	movw	r2, #627	@ 0x273
 80139fe:	4937      	ldr	r1, [pc, #220]	@ (8013adc <mem_free+0xfc>)
 8013a00:	4837      	ldr	r0, [pc, #220]	@ (8013ae0 <mem_free+0x100>)
 8013a02:	f00a ff8d 	bl	801e920 <iprintf>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_free: sanity check alignment\n"));
    /* protect mem stats from concurrent access */
    MEM_STATS_INC_LOCKED(illegal);
 8013a06:	f00a fe6d 	bl	801e6e4 <sys_arch_protect>
 8013a0a:	60f8      	str	r0, [r7, #12]
 8013a0c:	68f8      	ldr	r0, [r7, #12]
 8013a0e:	f00a fe77 	bl	801e700 <sys_arch_unprotect>
    return;
 8013a12:	e05e      	b.n	8013ad2 <mem_free+0xf2>
  }

  /* Get the corresponding struct mem: */
  /* cast through void* to get rid of alignment warnings */
  mem = (struct mem *)(void *)((u8_t *)rmem - (SIZEOF_STRUCT_MEM + MEM_SANITY_OFFSET));
 8013a14:	687b      	ldr	r3, [r7, #4]
 8013a16:	3b08      	subs	r3, #8
 8013a18:	61fb      	str	r3, [r7, #28]

  if ((u8_t *)mem < ram || (u8_t *)rmem + MIN_SIZE_ALIGNED > (u8_t *)ram_end) {
 8013a1a:	4b32      	ldr	r3, [pc, #200]	@ (8013ae4 <mem_free+0x104>)
 8013a1c:	681b      	ldr	r3, [r3, #0]
 8013a1e:	69fa      	ldr	r2, [r7, #28]
 8013a20:	429a      	cmp	r2, r3
 8013a22:	d306      	bcc.n	8013a32 <mem_free+0x52>
 8013a24:	687b      	ldr	r3, [r7, #4]
 8013a26:	f103 020c 	add.w	r2, r3, #12
 8013a2a:	4b2f      	ldr	r3, [pc, #188]	@ (8013ae8 <mem_free+0x108>)
 8013a2c:	681b      	ldr	r3, [r3, #0]
 8013a2e:	429a      	cmp	r2, r3
 8013a30:	d90d      	bls.n	8013a4e <mem_free+0x6e>
    LWIP_MEM_ILLEGAL_FREE("mem_free: illegal memory");
 8013a32:	4b29      	ldr	r3, [pc, #164]	@ (8013ad8 <mem_free+0xf8>)
 8013a34:	f240 227f 	movw	r2, #639	@ 0x27f
 8013a38:	492c      	ldr	r1, [pc, #176]	@ (8013aec <mem_free+0x10c>)
 8013a3a:	4829      	ldr	r0, [pc, #164]	@ (8013ae0 <mem_free+0x100>)
 8013a3c:	f00a ff70 	bl	801e920 <iprintf>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_free: illegal memory\n"));
    /* protect mem stats from concurrent access */
    MEM_STATS_INC_LOCKED(illegal);
 8013a40:	f00a fe50 	bl	801e6e4 <sys_arch_protect>
 8013a44:	6138      	str	r0, [r7, #16]
 8013a46:	6938      	ldr	r0, [r7, #16]
 8013a48:	f00a fe5a 	bl	801e700 <sys_arch_unprotect>
    return;
 8013a4c:	e041      	b.n	8013ad2 <mem_free+0xf2>
  }
#if MEM_OVERFLOW_CHECK
  mem_overflow_check_element(mem);
#endif
  /* protect the heap from concurrent access */
  LWIP_MEM_FREE_PROTECT();
 8013a4e:	4828      	ldr	r0, [pc, #160]	@ (8013af0 <mem_free+0x110>)
 8013a50:	f00a fe0c 	bl	801e66c <sys_mutex_lock>
  /* mem has to be in a used state */
  if (!mem->used) {
 8013a54:	69fb      	ldr	r3, [r7, #28]
 8013a56:	791b      	ldrb	r3, [r3, #4]
 8013a58:	2b00      	cmp	r3, #0
 8013a5a:	d110      	bne.n	8013a7e <mem_free+0x9e>
    LWIP_MEM_ILLEGAL_FREE("mem_free: illegal memory: double free");
 8013a5c:	4b1e      	ldr	r3, [pc, #120]	@ (8013ad8 <mem_free+0xf8>)
 8013a5e:	f44f 7223 	mov.w	r2, #652	@ 0x28c
 8013a62:	4924      	ldr	r1, [pc, #144]	@ (8013af4 <mem_free+0x114>)
 8013a64:	481e      	ldr	r0, [pc, #120]	@ (8013ae0 <mem_free+0x100>)
 8013a66:	f00a ff5b 	bl	801e920 <iprintf>
    LWIP_MEM_FREE_UNPROTECT();
 8013a6a:	4821      	ldr	r0, [pc, #132]	@ (8013af0 <mem_free+0x110>)
 8013a6c:	f00a fe0d 	bl	801e68a <sys_mutex_unlock>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_free: illegal memory: double free?\n"));
    /* protect mem stats from concurrent access */
    MEM_STATS_INC_LOCKED(illegal);
 8013a70:	f00a fe38 	bl	801e6e4 <sys_arch_protect>
 8013a74:	6178      	str	r0, [r7, #20]
 8013a76:	6978      	ldr	r0, [r7, #20]
 8013a78:	f00a fe42 	bl	801e700 <sys_arch_unprotect>
    return;
 8013a7c:	e029      	b.n	8013ad2 <mem_free+0xf2>
  }

  if (!mem_link_valid(mem)) {
 8013a7e:	69f8      	ldr	r0, [r7, #28]
 8013a80:	f7ff ff70 	bl	8013964 <mem_link_valid>
 8013a84:	4603      	mov	r3, r0
 8013a86:	2b00      	cmp	r3, #0
 8013a88:	d110      	bne.n	8013aac <mem_free+0xcc>
    LWIP_MEM_ILLEGAL_FREE("mem_free: illegal memory: non-linked: double free");
 8013a8a:	4b13      	ldr	r3, [pc, #76]	@ (8013ad8 <mem_free+0xf8>)
 8013a8c:	f240 2295 	movw	r2, #661	@ 0x295
 8013a90:	4919      	ldr	r1, [pc, #100]	@ (8013af8 <mem_free+0x118>)
 8013a92:	4813      	ldr	r0, [pc, #76]	@ (8013ae0 <mem_free+0x100>)
 8013a94:	f00a ff44 	bl	801e920 <iprintf>
    LWIP_MEM_FREE_UNPROTECT();
 8013a98:	4815      	ldr	r0, [pc, #84]	@ (8013af0 <mem_free+0x110>)
 8013a9a:	f00a fdf6 	bl	801e68a <sys_mutex_unlock>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_free: illegal memory: non-linked: double free?\n"));
    /* protect mem stats from concurrent access */
    MEM_STATS_INC_LOCKED(illegal);
 8013a9e:	f00a fe21 	bl	801e6e4 <sys_arch_protect>
 8013aa2:	61b8      	str	r0, [r7, #24]
 8013aa4:	69b8      	ldr	r0, [r7, #24]
 8013aa6:	f00a fe2b 	bl	801e700 <sys_arch_unprotect>
    return;
 8013aaa:	e012      	b.n	8013ad2 <mem_free+0xf2>
  }

  /* mem is now unused. */
  mem->used = 0;
 8013aac:	69fb      	ldr	r3, [r7, #28]
 8013aae:	2200      	movs	r2, #0
 8013ab0:	711a      	strb	r2, [r3, #4]

  if (mem < lfree) {
 8013ab2:	4b12      	ldr	r3, [pc, #72]	@ (8013afc <mem_free+0x11c>)
 8013ab4:	681b      	ldr	r3, [r3, #0]
 8013ab6:	69fa      	ldr	r2, [r7, #28]
 8013ab8:	429a      	cmp	r2, r3
 8013aba:	d202      	bcs.n	8013ac2 <mem_free+0xe2>
    /* the newly freed struct is now the lowest */
    lfree = mem;
 8013abc:	4a0f      	ldr	r2, [pc, #60]	@ (8013afc <mem_free+0x11c>)
 8013abe:	69fb      	ldr	r3, [r7, #28]
 8013ac0:	6013      	str	r3, [r2, #0]
  }

  MEM_STATS_DEC_USED(used, mem->next - (mem_size_t)(((u8_t *)mem - ram)));

  /* finally, see if prev or next are free also */
  plug_holes(mem);
 8013ac2:	69f8      	ldr	r0, [r7, #28]
 8013ac4:	f7ff fe5a 	bl	801377c <plug_holes>
  MEM_SANITY();
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
  mem_free_count = 1;
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  LWIP_MEM_FREE_UNPROTECT();
 8013ac8:	4809      	ldr	r0, [pc, #36]	@ (8013af0 <mem_free+0x110>)
 8013aca:	f00a fdde 	bl	801e68a <sys_mutex_unlock>
 8013ace:	e000      	b.n	8013ad2 <mem_free+0xf2>
    return;
 8013ad0:	bf00      	nop
}
 8013ad2:	3720      	adds	r7, #32
 8013ad4:	46bd      	mov	sp, r7
 8013ad6:	bd80      	pop	{r7, pc}
 8013ad8:	080203ec 	.word	0x080203ec
 8013adc:	080204dc 	.word	0x080204dc
 8013ae0:	08020434 	.word	0x08020434
 8013ae4:	240053ac 	.word	0x240053ac
 8013ae8:	240053b0 	.word	0x240053b0
 8013aec:	08020500 	.word	0x08020500
 8013af0:	240053b4 	.word	0x240053b4
 8013af4:	0802051c 	.word	0x0802051c
 8013af8:	08020544 	.word	0x08020544
 8013afc:	240053b8 	.word	0x240053b8

08013b00 <mem_trim>:
 *         or NULL if newsize is > old size, in which case rmem is NOT touched
 *         or freed!
 */
void *
mem_trim(void *rmem, mem_size_t new_size)
{
 8013b00:	b580      	push	{r7, lr}
 8013b02:	b088      	sub	sp, #32
 8013b04:	af00      	add	r7, sp, #0
 8013b06:	6078      	str	r0, [r7, #4]
 8013b08:	460b      	mov	r3, r1
 8013b0a:	807b      	strh	r3, [r7, #2]
  /* use the FREE_PROTECT here: it protects with sem OR SYS_ARCH_PROTECT */
  LWIP_MEM_FREE_DECL_PROTECT();

  /* Expand the size of the allocated memory region so that we can
     adjust for alignment. */
  newsize = (mem_size_t)LWIP_MEM_ALIGN_SIZE(new_size);
 8013b0c:	887b      	ldrh	r3, [r7, #2]
 8013b0e:	3303      	adds	r3, #3
 8013b10:	b29b      	uxth	r3, r3
 8013b12:	f023 0303 	bic.w	r3, r3, #3
 8013b16:	83fb      	strh	r3, [r7, #30]
  if (newsize < MIN_SIZE_ALIGNED) {
 8013b18:	8bfb      	ldrh	r3, [r7, #30]
 8013b1a:	2b0b      	cmp	r3, #11
 8013b1c:	d801      	bhi.n	8013b22 <mem_trim+0x22>
    /* every data block must be at least MIN_SIZE_ALIGNED long */
    newsize = MIN_SIZE_ALIGNED;
 8013b1e:	230c      	movs	r3, #12
 8013b20:	83fb      	strh	r3, [r7, #30]
  }
#if MEM_OVERFLOW_CHECK
  newsize += MEM_SANITY_REGION_BEFORE_ALIGNED + MEM_SANITY_REGION_AFTER_ALIGNED;
#endif
  if ((newsize > MEM_SIZE_ALIGNED) || (newsize < new_size)) {
 8013b22:	8bfb      	ldrh	r3, [r7, #30]
 8013b24:	f643 72e8 	movw	r2, #16360	@ 0x3fe8
 8013b28:	4293      	cmp	r3, r2
 8013b2a:	d803      	bhi.n	8013b34 <mem_trim+0x34>
 8013b2c:	8bfa      	ldrh	r2, [r7, #30]
 8013b2e:	887b      	ldrh	r3, [r7, #2]
 8013b30:	429a      	cmp	r2, r3
 8013b32:	d201      	bcs.n	8013b38 <mem_trim+0x38>
    return NULL;
 8013b34:	2300      	movs	r3, #0
 8013b36:	e0dc      	b.n	8013cf2 <mem_trim+0x1f2>
  }

  LWIP_ASSERT("mem_trim: legal memory", (u8_t *)rmem >= (u8_t *)ram &&
 8013b38:	4b70      	ldr	r3, [pc, #448]	@ (8013cfc <mem_trim+0x1fc>)
 8013b3a:	681b      	ldr	r3, [r3, #0]
 8013b3c:	687a      	ldr	r2, [r7, #4]
 8013b3e:	429a      	cmp	r2, r3
 8013b40:	d304      	bcc.n	8013b4c <mem_trim+0x4c>
 8013b42:	4b6f      	ldr	r3, [pc, #444]	@ (8013d00 <mem_trim+0x200>)
 8013b44:	681b      	ldr	r3, [r3, #0]
 8013b46:	687a      	ldr	r2, [r7, #4]
 8013b48:	429a      	cmp	r2, r3
 8013b4a:	d306      	bcc.n	8013b5a <mem_trim+0x5a>
 8013b4c:	4b6d      	ldr	r3, [pc, #436]	@ (8013d04 <mem_trim+0x204>)
 8013b4e:	f240 22d1 	movw	r2, #721	@ 0x2d1
 8013b52:	496d      	ldr	r1, [pc, #436]	@ (8013d08 <mem_trim+0x208>)
 8013b54:	486d      	ldr	r0, [pc, #436]	@ (8013d0c <mem_trim+0x20c>)
 8013b56:	f00a fee3 	bl	801e920 <iprintf>
              (u8_t *)rmem < (u8_t *)ram_end);

  if ((u8_t *)rmem < (u8_t *)ram || (u8_t *)rmem >= (u8_t *)ram_end) {
 8013b5a:	4b68      	ldr	r3, [pc, #416]	@ (8013cfc <mem_trim+0x1fc>)
 8013b5c:	681b      	ldr	r3, [r3, #0]
 8013b5e:	687a      	ldr	r2, [r7, #4]
 8013b60:	429a      	cmp	r2, r3
 8013b62:	d304      	bcc.n	8013b6e <mem_trim+0x6e>
 8013b64:	4b66      	ldr	r3, [pc, #408]	@ (8013d00 <mem_trim+0x200>)
 8013b66:	681b      	ldr	r3, [r3, #0]
 8013b68:	687a      	ldr	r2, [r7, #4]
 8013b6a:	429a      	cmp	r2, r3
 8013b6c:	d307      	bcc.n	8013b7e <mem_trim+0x7e>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_trim: illegal memory\n"));
    /* protect mem stats from concurrent access */
    MEM_STATS_INC_LOCKED(illegal);
 8013b6e:	f00a fdb9 	bl	801e6e4 <sys_arch_protect>
 8013b72:	60b8      	str	r0, [r7, #8]
 8013b74:	68b8      	ldr	r0, [r7, #8]
 8013b76:	f00a fdc3 	bl	801e700 <sys_arch_unprotect>
    return rmem;
 8013b7a:	687b      	ldr	r3, [r7, #4]
 8013b7c:	e0b9      	b.n	8013cf2 <mem_trim+0x1f2>
  }
  /* Get the corresponding struct mem ... */
  /* cast through void* to get rid of alignment warnings */
  mem = (struct mem *)(void *)((u8_t *)rmem - (SIZEOF_STRUCT_MEM + MEM_SANITY_OFFSET));
 8013b7e:	687b      	ldr	r3, [r7, #4]
 8013b80:	3b08      	subs	r3, #8
 8013b82:	61bb      	str	r3, [r7, #24]
#if MEM_OVERFLOW_CHECK
  mem_overflow_check_element(mem);
#endif
  /* ... and its offset pointer */
  ptr = mem_to_ptr(mem);
 8013b84:	69b8      	ldr	r0, [r7, #24]
 8013b86:	f7ff fde7 	bl	8013758 <mem_to_ptr>
 8013b8a:	4603      	mov	r3, r0
 8013b8c:	82fb      	strh	r3, [r7, #22]

  size = (mem_size_t)((mem_size_t)(mem->next - ptr) - (SIZEOF_STRUCT_MEM + MEM_SANITY_OVERHEAD));
 8013b8e:	69bb      	ldr	r3, [r7, #24]
 8013b90:	881a      	ldrh	r2, [r3, #0]
 8013b92:	8afb      	ldrh	r3, [r7, #22]
 8013b94:	1ad3      	subs	r3, r2, r3
 8013b96:	b29b      	uxth	r3, r3
 8013b98:	3b08      	subs	r3, #8
 8013b9a:	82bb      	strh	r3, [r7, #20]
  LWIP_ASSERT("mem_trim can only shrink memory", newsize <= size);
 8013b9c:	8bfa      	ldrh	r2, [r7, #30]
 8013b9e:	8abb      	ldrh	r3, [r7, #20]
 8013ba0:	429a      	cmp	r2, r3
 8013ba2:	d906      	bls.n	8013bb2 <mem_trim+0xb2>
 8013ba4:	4b57      	ldr	r3, [pc, #348]	@ (8013d04 <mem_trim+0x204>)
 8013ba6:	f44f 7239 	mov.w	r2, #740	@ 0x2e4
 8013baa:	4959      	ldr	r1, [pc, #356]	@ (8013d10 <mem_trim+0x210>)
 8013bac:	4857      	ldr	r0, [pc, #348]	@ (8013d0c <mem_trim+0x20c>)
 8013bae:	f00a feb7 	bl	801e920 <iprintf>
  if (newsize > size) {
 8013bb2:	8bfa      	ldrh	r2, [r7, #30]
 8013bb4:	8abb      	ldrh	r3, [r7, #20]
 8013bb6:	429a      	cmp	r2, r3
 8013bb8:	d901      	bls.n	8013bbe <mem_trim+0xbe>
    /* not supported */
    return NULL;
 8013bba:	2300      	movs	r3, #0
 8013bbc:	e099      	b.n	8013cf2 <mem_trim+0x1f2>
  }
  if (newsize == size) {
 8013bbe:	8bfa      	ldrh	r2, [r7, #30]
 8013bc0:	8abb      	ldrh	r3, [r7, #20]
 8013bc2:	429a      	cmp	r2, r3
 8013bc4:	d101      	bne.n	8013bca <mem_trim+0xca>
    /* No change in size, simply return */
    return rmem;
 8013bc6:	687b      	ldr	r3, [r7, #4]
 8013bc8:	e093      	b.n	8013cf2 <mem_trim+0x1f2>
  }

  /* protect the heap from concurrent access */
  LWIP_MEM_FREE_PROTECT();
 8013bca:	4852      	ldr	r0, [pc, #328]	@ (8013d14 <mem_trim+0x214>)
 8013bcc:	f00a fd4e 	bl	801e66c <sys_mutex_lock>

  mem2 = ptr_to_mem(mem->next);
 8013bd0:	69bb      	ldr	r3, [r7, #24]
 8013bd2:	881b      	ldrh	r3, [r3, #0]
 8013bd4:	4618      	mov	r0, r3
 8013bd6:	f7ff fdad 	bl	8013734 <ptr_to_mem>
 8013bda:	6138      	str	r0, [r7, #16]
  if (mem2->used == 0) {
 8013bdc:	693b      	ldr	r3, [r7, #16]
 8013bde:	791b      	ldrb	r3, [r3, #4]
 8013be0:	2b00      	cmp	r3, #0
 8013be2:	d141      	bne.n	8013c68 <mem_trim+0x168>
    /* The next struct is unused, we can simply move it at little */
    mem_size_t next;
    LWIP_ASSERT("invalid next ptr", mem->next != MEM_SIZE_ALIGNED);
 8013be4:	69bb      	ldr	r3, [r7, #24]
 8013be6:	881b      	ldrh	r3, [r3, #0]
 8013be8:	f643 72e8 	movw	r2, #16360	@ 0x3fe8
 8013bec:	4293      	cmp	r3, r2
 8013bee:	d106      	bne.n	8013bfe <mem_trim+0xfe>
 8013bf0:	4b44      	ldr	r3, [pc, #272]	@ (8013d04 <mem_trim+0x204>)
 8013bf2:	f240 22f5 	movw	r2, #757	@ 0x2f5
 8013bf6:	4948      	ldr	r1, [pc, #288]	@ (8013d18 <mem_trim+0x218>)
 8013bf8:	4844      	ldr	r0, [pc, #272]	@ (8013d0c <mem_trim+0x20c>)
 8013bfa:	f00a fe91 	bl	801e920 <iprintf>
    /* remember the old next pointer */
    next = mem2->next;
 8013bfe:	693b      	ldr	r3, [r7, #16]
 8013c00:	881b      	ldrh	r3, [r3, #0]
 8013c02:	81bb      	strh	r3, [r7, #12]
    /* create new struct mem which is moved directly after the shrinked mem */
    ptr2 = (mem_size_t)(ptr + SIZEOF_STRUCT_MEM + newsize);
 8013c04:	8afa      	ldrh	r2, [r7, #22]
 8013c06:	8bfb      	ldrh	r3, [r7, #30]
 8013c08:	4413      	add	r3, r2
 8013c0a:	b29b      	uxth	r3, r3
 8013c0c:	3308      	adds	r3, #8
 8013c0e:	81fb      	strh	r3, [r7, #14]
    if (lfree == mem2) {
 8013c10:	4b42      	ldr	r3, [pc, #264]	@ (8013d1c <mem_trim+0x21c>)
 8013c12:	681b      	ldr	r3, [r3, #0]
 8013c14:	693a      	ldr	r2, [r7, #16]
 8013c16:	429a      	cmp	r2, r3
 8013c18:	d106      	bne.n	8013c28 <mem_trim+0x128>
      lfree = ptr_to_mem(ptr2);
 8013c1a:	89fb      	ldrh	r3, [r7, #14]
 8013c1c:	4618      	mov	r0, r3
 8013c1e:	f7ff fd89 	bl	8013734 <ptr_to_mem>
 8013c22:	4603      	mov	r3, r0
 8013c24:	4a3d      	ldr	r2, [pc, #244]	@ (8013d1c <mem_trim+0x21c>)
 8013c26:	6013      	str	r3, [r2, #0]
    }
    mem2 = ptr_to_mem(ptr2);
 8013c28:	89fb      	ldrh	r3, [r7, #14]
 8013c2a:	4618      	mov	r0, r3
 8013c2c:	f7ff fd82 	bl	8013734 <ptr_to_mem>
 8013c30:	6138      	str	r0, [r7, #16]
    mem2->used = 0;
 8013c32:	693b      	ldr	r3, [r7, #16]
 8013c34:	2200      	movs	r2, #0
 8013c36:	711a      	strb	r2, [r3, #4]
    /* restore the next pointer */
    mem2->next = next;
 8013c38:	693b      	ldr	r3, [r7, #16]
 8013c3a:	89ba      	ldrh	r2, [r7, #12]
 8013c3c:	801a      	strh	r2, [r3, #0]
    /* link it back to mem */
    mem2->prev = ptr;
 8013c3e:	693b      	ldr	r3, [r7, #16]
 8013c40:	8afa      	ldrh	r2, [r7, #22]
 8013c42:	805a      	strh	r2, [r3, #2]
    /* link mem to it */
    mem->next = ptr2;
 8013c44:	69bb      	ldr	r3, [r7, #24]
 8013c46:	89fa      	ldrh	r2, [r7, #14]
 8013c48:	801a      	strh	r2, [r3, #0]
    /* last thing to restore linked list: as we have moved mem2,
     * let 'mem2->next->prev' point to mem2 again. but only if mem2->next is not
     * the end of the heap */
    if (mem2->next != MEM_SIZE_ALIGNED) {
 8013c4a:	693b      	ldr	r3, [r7, #16]
 8013c4c:	881b      	ldrh	r3, [r3, #0]
 8013c4e:	f643 72e8 	movw	r2, #16360	@ 0x3fe8
 8013c52:	4293      	cmp	r3, r2
 8013c54:	d049      	beq.n	8013cea <mem_trim+0x1ea>
      ptr_to_mem(mem2->next)->prev = ptr2;
 8013c56:	693b      	ldr	r3, [r7, #16]
 8013c58:	881b      	ldrh	r3, [r3, #0]
 8013c5a:	4618      	mov	r0, r3
 8013c5c:	f7ff fd6a 	bl	8013734 <ptr_to_mem>
 8013c60:	4602      	mov	r2, r0
 8013c62:	89fb      	ldrh	r3, [r7, #14]
 8013c64:	8053      	strh	r3, [r2, #2]
 8013c66:	e040      	b.n	8013cea <mem_trim+0x1ea>
    }
    MEM_STATS_DEC_USED(used, (size - newsize));
    /* no need to plug holes, we've already done that */
  } else if (newsize + SIZEOF_STRUCT_MEM + MIN_SIZE_ALIGNED <= size) {
 8013c68:	8bfb      	ldrh	r3, [r7, #30]
 8013c6a:	f103 0214 	add.w	r2, r3, #20
 8013c6e:	8abb      	ldrh	r3, [r7, #20]
 8013c70:	429a      	cmp	r2, r3
 8013c72:	d83a      	bhi.n	8013cea <mem_trim+0x1ea>
     * Old size ('size') must be big enough to contain at least 'newsize' plus a struct mem
     * ('SIZEOF_STRUCT_MEM') with some data ('MIN_SIZE_ALIGNED').
     * @todo we could leave out MIN_SIZE_ALIGNED. We would create an empty
     *       region that couldn't hold data, but when mem->next gets freed,
     *       the 2 regions would be combined, resulting in more free memory */
    ptr2 = (mem_size_t)(ptr + SIZEOF_STRUCT_MEM + newsize);
 8013c74:	8afa      	ldrh	r2, [r7, #22]
 8013c76:	8bfb      	ldrh	r3, [r7, #30]
 8013c78:	4413      	add	r3, r2
 8013c7a:	b29b      	uxth	r3, r3
 8013c7c:	3308      	adds	r3, #8
 8013c7e:	81fb      	strh	r3, [r7, #14]
    LWIP_ASSERT("invalid next ptr", mem->next != MEM_SIZE_ALIGNED);
 8013c80:	69bb      	ldr	r3, [r7, #24]
 8013c82:	881b      	ldrh	r3, [r3, #0]
 8013c84:	f643 72e8 	movw	r2, #16360	@ 0x3fe8
 8013c88:	4293      	cmp	r3, r2
 8013c8a:	d106      	bne.n	8013c9a <mem_trim+0x19a>
 8013c8c:	4b1d      	ldr	r3, [pc, #116]	@ (8013d04 <mem_trim+0x204>)
 8013c8e:	f240 3216 	movw	r2, #790	@ 0x316
 8013c92:	4921      	ldr	r1, [pc, #132]	@ (8013d18 <mem_trim+0x218>)
 8013c94:	481d      	ldr	r0, [pc, #116]	@ (8013d0c <mem_trim+0x20c>)
 8013c96:	f00a fe43 	bl	801e920 <iprintf>
    mem2 = ptr_to_mem(ptr2);
 8013c9a:	89fb      	ldrh	r3, [r7, #14]
 8013c9c:	4618      	mov	r0, r3
 8013c9e:	f7ff fd49 	bl	8013734 <ptr_to_mem>
 8013ca2:	6138      	str	r0, [r7, #16]
    if (mem2 < lfree) {
 8013ca4:	4b1d      	ldr	r3, [pc, #116]	@ (8013d1c <mem_trim+0x21c>)
 8013ca6:	681b      	ldr	r3, [r3, #0]
 8013ca8:	693a      	ldr	r2, [r7, #16]
 8013caa:	429a      	cmp	r2, r3
 8013cac:	d202      	bcs.n	8013cb4 <mem_trim+0x1b4>
      lfree = mem2;
 8013cae:	4a1b      	ldr	r2, [pc, #108]	@ (8013d1c <mem_trim+0x21c>)
 8013cb0:	693b      	ldr	r3, [r7, #16]
 8013cb2:	6013      	str	r3, [r2, #0]
    }
    mem2->used = 0;
 8013cb4:	693b      	ldr	r3, [r7, #16]
 8013cb6:	2200      	movs	r2, #0
 8013cb8:	711a      	strb	r2, [r3, #4]
    mem2->next = mem->next;
 8013cba:	69bb      	ldr	r3, [r7, #24]
 8013cbc:	881a      	ldrh	r2, [r3, #0]
 8013cbe:	693b      	ldr	r3, [r7, #16]
 8013cc0:	801a      	strh	r2, [r3, #0]
    mem2->prev = ptr;
 8013cc2:	693b      	ldr	r3, [r7, #16]
 8013cc4:	8afa      	ldrh	r2, [r7, #22]
 8013cc6:	805a      	strh	r2, [r3, #2]
    mem->next = ptr2;
 8013cc8:	69bb      	ldr	r3, [r7, #24]
 8013cca:	89fa      	ldrh	r2, [r7, #14]
 8013ccc:	801a      	strh	r2, [r3, #0]
    if (mem2->next != MEM_SIZE_ALIGNED) {
 8013cce:	693b      	ldr	r3, [r7, #16]
 8013cd0:	881b      	ldrh	r3, [r3, #0]
 8013cd2:	f643 72e8 	movw	r2, #16360	@ 0x3fe8
 8013cd6:	4293      	cmp	r3, r2
 8013cd8:	d007      	beq.n	8013cea <mem_trim+0x1ea>
      ptr_to_mem(mem2->next)->prev = ptr2;
 8013cda:	693b      	ldr	r3, [r7, #16]
 8013cdc:	881b      	ldrh	r3, [r3, #0]
 8013cde:	4618      	mov	r0, r3
 8013ce0:	f7ff fd28 	bl	8013734 <ptr_to_mem>
 8013ce4:	4602      	mov	r2, r0
 8013ce6:	89fb      	ldrh	r3, [r7, #14]
 8013ce8:	8053      	strh	r3, [r2, #2]
#endif
  MEM_SANITY();
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
  mem_free_count = 1;
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  LWIP_MEM_FREE_UNPROTECT();
 8013cea:	480a      	ldr	r0, [pc, #40]	@ (8013d14 <mem_trim+0x214>)
 8013cec:	f00a fccd 	bl	801e68a <sys_mutex_unlock>
  return rmem;
 8013cf0:	687b      	ldr	r3, [r7, #4]
}
 8013cf2:	4618      	mov	r0, r3
 8013cf4:	3720      	adds	r7, #32
 8013cf6:	46bd      	mov	sp, r7
 8013cf8:	bd80      	pop	{r7, pc}
 8013cfa:	bf00      	nop
 8013cfc:	240053ac 	.word	0x240053ac
 8013d00:	240053b0 	.word	0x240053b0
 8013d04:	080203ec 	.word	0x080203ec
 8013d08:	08020578 	.word	0x08020578
 8013d0c:	08020434 	.word	0x08020434
 8013d10:	08020590 	.word	0x08020590
 8013d14:	240053b4 	.word	0x240053b4
 8013d18:	080205b0 	.word	0x080205b0
 8013d1c:	240053b8 	.word	0x240053b8

08013d20 <mem_malloc>:
 *
 * Note that the returned value will always be aligned (as defined by MEM_ALIGNMENT).
 */
void *
mem_malloc(mem_size_t size_in)
{
 8013d20:	b580      	push	{r7, lr}
 8013d22:	b088      	sub	sp, #32
 8013d24:	af00      	add	r7, sp, #0
 8013d26:	4603      	mov	r3, r0
 8013d28:	80fb      	strh	r3, [r7, #6]
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
  u8_t local_mem_free_count = 0;
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  LWIP_MEM_ALLOC_DECL_PROTECT();

  if (size_in == 0) {
 8013d2a:	88fb      	ldrh	r3, [r7, #6]
 8013d2c:	2b00      	cmp	r3, #0
 8013d2e:	d101      	bne.n	8013d34 <mem_malloc+0x14>
    return NULL;
 8013d30:	2300      	movs	r3, #0
 8013d32:	e0e6      	b.n	8013f02 <mem_malloc+0x1e2>
  }

  /* Expand the size of the allocated memory region so that we can
     adjust for alignment. */
  size = (mem_size_t)LWIP_MEM_ALIGN_SIZE(size_in);
 8013d34:	88fb      	ldrh	r3, [r7, #6]
 8013d36:	3303      	adds	r3, #3
 8013d38:	b29b      	uxth	r3, r3
 8013d3a:	f023 0303 	bic.w	r3, r3, #3
 8013d3e:	83bb      	strh	r3, [r7, #28]
  if (size < MIN_SIZE_ALIGNED) {
 8013d40:	8bbb      	ldrh	r3, [r7, #28]
 8013d42:	2b0b      	cmp	r3, #11
 8013d44:	d801      	bhi.n	8013d4a <mem_malloc+0x2a>
    /* every data block must be at least MIN_SIZE_ALIGNED long */
    size = MIN_SIZE_ALIGNED;
 8013d46:	230c      	movs	r3, #12
 8013d48:	83bb      	strh	r3, [r7, #28]
  }
#if MEM_OVERFLOW_CHECK
  size += MEM_SANITY_REGION_BEFORE_ALIGNED + MEM_SANITY_REGION_AFTER_ALIGNED;
#endif
  if ((size > MEM_SIZE_ALIGNED) || (size < size_in)) {
 8013d4a:	8bbb      	ldrh	r3, [r7, #28]
 8013d4c:	f643 72e8 	movw	r2, #16360	@ 0x3fe8
 8013d50:	4293      	cmp	r3, r2
 8013d52:	d803      	bhi.n	8013d5c <mem_malloc+0x3c>
 8013d54:	8bba      	ldrh	r2, [r7, #28]
 8013d56:	88fb      	ldrh	r3, [r7, #6]
 8013d58:	429a      	cmp	r2, r3
 8013d5a:	d201      	bcs.n	8013d60 <mem_malloc+0x40>
    return NULL;
 8013d5c:	2300      	movs	r3, #0
 8013d5e:	e0d0      	b.n	8013f02 <mem_malloc+0x1e2>
  }

  /* protect the heap from concurrent access */
  sys_mutex_lock(&mem_mutex);
 8013d60:	486a      	ldr	r0, [pc, #424]	@ (8013f0c <mem_malloc+0x1ec>)
 8013d62:	f00a fc83 	bl	801e66c <sys_mutex_lock>
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */

    /* Scan through the heap searching for a free block that is big enough,
     * beginning with the lowest free block.
     */
    for (ptr = mem_to_ptr(lfree); ptr < MEM_SIZE_ALIGNED - size;
 8013d66:	4b6a      	ldr	r3, [pc, #424]	@ (8013f10 <mem_malloc+0x1f0>)
 8013d68:	681b      	ldr	r3, [r3, #0]
 8013d6a:	4618      	mov	r0, r3
 8013d6c:	f7ff fcf4 	bl	8013758 <mem_to_ptr>
 8013d70:	4603      	mov	r3, r0
 8013d72:	83fb      	strh	r3, [r7, #30]
 8013d74:	e0b9      	b.n	8013eea <mem_malloc+0x1ca>
         ptr = ptr_to_mem(ptr)->next) {
      mem = ptr_to_mem(ptr);
 8013d76:	8bfb      	ldrh	r3, [r7, #30]
 8013d78:	4618      	mov	r0, r3
 8013d7a:	f7ff fcdb 	bl	8013734 <ptr_to_mem>
 8013d7e:	6178      	str	r0, [r7, #20]
        local_mem_free_count = 1;
        break;
      }
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */

      if ((!mem->used) &&
 8013d80:	697b      	ldr	r3, [r7, #20]
 8013d82:	791b      	ldrb	r3, [r3, #4]
 8013d84:	2b00      	cmp	r3, #0
 8013d86:	f040 80a9 	bne.w	8013edc <mem_malloc+0x1bc>
          (mem->next - (ptr + SIZEOF_STRUCT_MEM)) >= size) {
 8013d8a:	697b      	ldr	r3, [r7, #20]
 8013d8c:	881b      	ldrh	r3, [r3, #0]
 8013d8e:	461a      	mov	r2, r3
 8013d90:	8bfb      	ldrh	r3, [r7, #30]
 8013d92:	1ad3      	subs	r3, r2, r3
 8013d94:	f1a3 0208 	sub.w	r2, r3, #8
 8013d98:	8bbb      	ldrh	r3, [r7, #28]
      if ((!mem->used) &&
 8013d9a:	429a      	cmp	r2, r3
 8013d9c:	f0c0 809e 	bcc.w	8013edc <mem_malloc+0x1bc>
        /* mem is not used and at least perfect fit is possible:
         * mem->next - (ptr + SIZEOF_STRUCT_MEM) gives us the 'user data size' of mem */

        if (mem->next - (ptr + SIZEOF_STRUCT_MEM) >= (size + SIZEOF_STRUCT_MEM + MIN_SIZE_ALIGNED)) {
 8013da0:	697b      	ldr	r3, [r7, #20]
 8013da2:	881b      	ldrh	r3, [r3, #0]
 8013da4:	461a      	mov	r2, r3
 8013da6:	8bfb      	ldrh	r3, [r7, #30]
 8013da8:	1ad3      	subs	r3, r2, r3
 8013daa:	f1a3 0208 	sub.w	r2, r3, #8
 8013dae:	8bbb      	ldrh	r3, [r7, #28]
 8013db0:	3314      	adds	r3, #20
 8013db2:	429a      	cmp	r2, r3
 8013db4:	d335      	bcc.n	8013e22 <mem_malloc+0x102>
           * struct mem would fit in but no data between mem2 and mem2->next
           * @todo we could leave out MIN_SIZE_ALIGNED. We would create an empty
           *       region that couldn't hold data, but when mem->next gets freed,
           *       the 2 regions would be combined, resulting in more free memory
           */
          ptr2 = (mem_size_t)(ptr + SIZEOF_STRUCT_MEM + size);
 8013db6:	8bfa      	ldrh	r2, [r7, #30]
 8013db8:	8bbb      	ldrh	r3, [r7, #28]
 8013dba:	4413      	add	r3, r2
 8013dbc:	b29b      	uxth	r3, r3
 8013dbe:	3308      	adds	r3, #8
 8013dc0:	827b      	strh	r3, [r7, #18]
          LWIP_ASSERT("invalid next ptr",ptr2 != MEM_SIZE_ALIGNED);
 8013dc2:	8a7b      	ldrh	r3, [r7, #18]
 8013dc4:	f643 72e8 	movw	r2, #16360	@ 0x3fe8
 8013dc8:	4293      	cmp	r3, r2
 8013dca:	d106      	bne.n	8013dda <mem_malloc+0xba>
 8013dcc:	4b51      	ldr	r3, [pc, #324]	@ (8013f14 <mem_malloc+0x1f4>)
 8013dce:	f240 3287 	movw	r2, #903	@ 0x387
 8013dd2:	4951      	ldr	r1, [pc, #324]	@ (8013f18 <mem_malloc+0x1f8>)
 8013dd4:	4851      	ldr	r0, [pc, #324]	@ (8013f1c <mem_malloc+0x1fc>)
 8013dd6:	f00a fda3 	bl	801e920 <iprintf>
          /* create mem2 struct */
          mem2 = ptr_to_mem(ptr2);
 8013dda:	8a7b      	ldrh	r3, [r7, #18]
 8013ddc:	4618      	mov	r0, r3
 8013dde:	f7ff fca9 	bl	8013734 <ptr_to_mem>
 8013de2:	60f8      	str	r0, [r7, #12]
          mem2->used = 0;
 8013de4:	68fb      	ldr	r3, [r7, #12]
 8013de6:	2200      	movs	r2, #0
 8013de8:	711a      	strb	r2, [r3, #4]
          mem2->next = mem->next;
 8013dea:	697b      	ldr	r3, [r7, #20]
 8013dec:	881a      	ldrh	r2, [r3, #0]
 8013dee:	68fb      	ldr	r3, [r7, #12]
 8013df0:	801a      	strh	r2, [r3, #0]
          mem2->prev = ptr;
 8013df2:	68fb      	ldr	r3, [r7, #12]
 8013df4:	8bfa      	ldrh	r2, [r7, #30]
 8013df6:	805a      	strh	r2, [r3, #2]
          /* and insert it between mem and mem->next */
          mem->next = ptr2;
 8013df8:	697b      	ldr	r3, [r7, #20]
 8013dfa:	8a7a      	ldrh	r2, [r7, #18]
 8013dfc:	801a      	strh	r2, [r3, #0]
          mem->used = 1;
 8013dfe:	697b      	ldr	r3, [r7, #20]
 8013e00:	2201      	movs	r2, #1
 8013e02:	711a      	strb	r2, [r3, #4]

          if (mem2->next != MEM_SIZE_ALIGNED) {
 8013e04:	68fb      	ldr	r3, [r7, #12]
 8013e06:	881b      	ldrh	r3, [r3, #0]
 8013e08:	f643 72e8 	movw	r2, #16360	@ 0x3fe8
 8013e0c:	4293      	cmp	r3, r2
 8013e0e:	d00b      	beq.n	8013e28 <mem_malloc+0x108>
            ptr_to_mem(mem2->next)->prev = ptr2;
 8013e10:	68fb      	ldr	r3, [r7, #12]
 8013e12:	881b      	ldrh	r3, [r3, #0]
 8013e14:	4618      	mov	r0, r3
 8013e16:	f7ff fc8d 	bl	8013734 <ptr_to_mem>
 8013e1a:	4602      	mov	r2, r0
 8013e1c:	8a7b      	ldrh	r3, [r7, #18]
 8013e1e:	8053      	strh	r3, [r2, #2]
 8013e20:	e002      	b.n	8013e28 <mem_malloc+0x108>
           * take care of this).
           * -> near fit or exact fit: do not split, no mem2 creation
           * also can't move mem->next directly behind mem, since mem->next
           * will always be used at this point!
           */
          mem->used = 1;
 8013e22:	697b      	ldr	r3, [r7, #20]
 8013e24:	2201      	movs	r2, #1
 8013e26:	711a      	strb	r2, [r3, #4]
          MEM_STATS_INC_USED(used, mem->next - mem_to_ptr(mem));
        }
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
mem_malloc_adjust_lfree:
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
        if (mem == lfree) {
 8013e28:	4b39      	ldr	r3, [pc, #228]	@ (8013f10 <mem_malloc+0x1f0>)
 8013e2a:	681b      	ldr	r3, [r3, #0]
 8013e2c:	697a      	ldr	r2, [r7, #20]
 8013e2e:	429a      	cmp	r2, r3
 8013e30:	d127      	bne.n	8013e82 <mem_malloc+0x162>
          struct mem *cur = lfree;
 8013e32:	4b37      	ldr	r3, [pc, #220]	@ (8013f10 <mem_malloc+0x1f0>)
 8013e34:	681b      	ldr	r3, [r3, #0]
 8013e36:	61bb      	str	r3, [r7, #24]
          /* Find next free block after mem and update lowest free pointer */
          while (cur->used && cur != ram_end) {
 8013e38:	e005      	b.n	8013e46 <mem_malloc+0x126>
              /* If mem_free or mem_trim have run, we have to restart since they
                 could have altered our current struct mem or lfree. */
              goto mem_malloc_adjust_lfree;
            }
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
            cur = ptr_to_mem(cur->next);
 8013e3a:	69bb      	ldr	r3, [r7, #24]
 8013e3c:	881b      	ldrh	r3, [r3, #0]
 8013e3e:	4618      	mov	r0, r3
 8013e40:	f7ff fc78 	bl	8013734 <ptr_to_mem>
 8013e44:	61b8      	str	r0, [r7, #24]
          while (cur->used && cur != ram_end) {
 8013e46:	69bb      	ldr	r3, [r7, #24]
 8013e48:	791b      	ldrb	r3, [r3, #4]
 8013e4a:	2b00      	cmp	r3, #0
 8013e4c:	d004      	beq.n	8013e58 <mem_malloc+0x138>
 8013e4e:	4b34      	ldr	r3, [pc, #208]	@ (8013f20 <mem_malloc+0x200>)
 8013e50:	681b      	ldr	r3, [r3, #0]
 8013e52:	69ba      	ldr	r2, [r7, #24]
 8013e54:	429a      	cmp	r2, r3
 8013e56:	d1f0      	bne.n	8013e3a <mem_malloc+0x11a>
          }
          lfree = cur;
 8013e58:	4a2d      	ldr	r2, [pc, #180]	@ (8013f10 <mem_malloc+0x1f0>)
 8013e5a:	69bb      	ldr	r3, [r7, #24]
 8013e5c:	6013      	str	r3, [r2, #0]
          LWIP_ASSERT("mem_malloc: !lfree->used", ((lfree == ram_end) || (!lfree->used)));
 8013e5e:	4b2c      	ldr	r3, [pc, #176]	@ (8013f10 <mem_malloc+0x1f0>)
 8013e60:	681a      	ldr	r2, [r3, #0]
 8013e62:	4b2f      	ldr	r3, [pc, #188]	@ (8013f20 <mem_malloc+0x200>)
 8013e64:	681b      	ldr	r3, [r3, #0]
 8013e66:	429a      	cmp	r2, r3
 8013e68:	d00b      	beq.n	8013e82 <mem_malloc+0x162>
 8013e6a:	4b29      	ldr	r3, [pc, #164]	@ (8013f10 <mem_malloc+0x1f0>)
 8013e6c:	681b      	ldr	r3, [r3, #0]
 8013e6e:	791b      	ldrb	r3, [r3, #4]
 8013e70:	2b00      	cmp	r3, #0
 8013e72:	d006      	beq.n	8013e82 <mem_malloc+0x162>
 8013e74:	4b27      	ldr	r3, [pc, #156]	@ (8013f14 <mem_malloc+0x1f4>)
 8013e76:	f240 32b5 	movw	r2, #949	@ 0x3b5
 8013e7a:	492a      	ldr	r1, [pc, #168]	@ (8013f24 <mem_malloc+0x204>)
 8013e7c:	4827      	ldr	r0, [pc, #156]	@ (8013f1c <mem_malloc+0x1fc>)
 8013e7e:	f00a fd4f 	bl	801e920 <iprintf>
        }
        LWIP_MEM_ALLOC_UNPROTECT();
        sys_mutex_unlock(&mem_mutex);
 8013e82:	4822      	ldr	r0, [pc, #136]	@ (8013f0c <mem_malloc+0x1ec>)
 8013e84:	f00a fc01 	bl	801e68a <sys_mutex_unlock>
        LWIP_ASSERT("mem_malloc: allocated memory not above ram_end.",
 8013e88:	8bba      	ldrh	r2, [r7, #28]
 8013e8a:	697b      	ldr	r3, [r7, #20]
 8013e8c:	4413      	add	r3, r2
 8013e8e:	3308      	adds	r3, #8
 8013e90:	4a23      	ldr	r2, [pc, #140]	@ (8013f20 <mem_malloc+0x200>)
 8013e92:	6812      	ldr	r2, [r2, #0]
 8013e94:	4293      	cmp	r3, r2
 8013e96:	d906      	bls.n	8013ea6 <mem_malloc+0x186>
 8013e98:	4b1e      	ldr	r3, [pc, #120]	@ (8013f14 <mem_malloc+0x1f4>)
 8013e9a:	f240 32b9 	movw	r2, #953	@ 0x3b9
 8013e9e:	4922      	ldr	r1, [pc, #136]	@ (8013f28 <mem_malloc+0x208>)
 8013ea0:	481e      	ldr	r0, [pc, #120]	@ (8013f1c <mem_malloc+0x1fc>)
 8013ea2:	f00a fd3d 	bl	801e920 <iprintf>
                    (mem_ptr_t)mem + SIZEOF_STRUCT_MEM + size <= (mem_ptr_t)ram_end);
        LWIP_ASSERT("mem_malloc: allocated memory properly aligned.",
 8013ea6:	697b      	ldr	r3, [r7, #20]
 8013ea8:	f003 0303 	and.w	r3, r3, #3
 8013eac:	2b00      	cmp	r3, #0
 8013eae:	d006      	beq.n	8013ebe <mem_malloc+0x19e>
 8013eb0:	4b18      	ldr	r3, [pc, #96]	@ (8013f14 <mem_malloc+0x1f4>)
 8013eb2:	f240 32bb 	movw	r2, #955	@ 0x3bb
 8013eb6:	491d      	ldr	r1, [pc, #116]	@ (8013f2c <mem_malloc+0x20c>)
 8013eb8:	4818      	ldr	r0, [pc, #96]	@ (8013f1c <mem_malloc+0x1fc>)
 8013eba:	f00a fd31 	bl	801e920 <iprintf>
                    ((mem_ptr_t)mem + SIZEOF_STRUCT_MEM) % MEM_ALIGNMENT == 0);
        LWIP_ASSERT("mem_malloc: sanity check alignment",
 8013ebe:	697b      	ldr	r3, [r7, #20]
 8013ec0:	f003 0303 	and.w	r3, r3, #3
 8013ec4:	2b00      	cmp	r3, #0
 8013ec6:	d006      	beq.n	8013ed6 <mem_malloc+0x1b6>
 8013ec8:	4b12      	ldr	r3, [pc, #72]	@ (8013f14 <mem_malloc+0x1f4>)
 8013eca:	f240 32bd 	movw	r2, #957	@ 0x3bd
 8013ece:	4918      	ldr	r1, [pc, #96]	@ (8013f30 <mem_malloc+0x210>)
 8013ed0:	4812      	ldr	r0, [pc, #72]	@ (8013f1c <mem_malloc+0x1fc>)
 8013ed2:	f00a fd25 	bl	801e920 <iprintf>

#if MEM_OVERFLOW_CHECK
        mem_overflow_init_element(mem, size_in);
#endif
        MEM_SANITY();
        return (u8_t *)mem + SIZEOF_STRUCT_MEM + MEM_SANITY_OFFSET;
 8013ed6:	697b      	ldr	r3, [r7, #20]
 8013ed8:	3308      	adds	r3, #8
 8013eda:	e012      	b.n	8013f02 <mem_malloc+0x1e2>
         ptr = ptr_to_mem(ptr)->next) {
 8013edc:	8bfb      	ldrh	r3, [r7, #30]
 8013ede:	4618      	mov	r0, r3
 8013ee0:	f7ff fc28 	bl	8013734 <ptr_to_mem>
 8013ee4:	4603      	mov	r3, r0
 8013ee6:	881b      	ldrh	r3, [r3, #0]
 8013ee8:	83fb      	strh	r3, [r7, #30]
    for (ptr = mem_to_ptr(lfree); ptr < MEM_SIZE_ALIGNED - size;
 8013eea:	8bfa      	ldrh	r2, [r7, #30]
 8013eec:	8bb9      	ldrh	r1, [r7, #28]
 8013eee:	f643 73e8 	movw	r3, #16360	@ 0x3fe8
 8013ef2:	1a5b      	subs	r3, r3, r1
 8013ef4:	429a      	cmp	r2, r3
 8013ef6:	f4ff af3e 	bcc.w	8013d76 <mem_malloc+0x56>
    /* if we got interrupted by a mem_free, try again */
  } while (local_mem_free_count != 0);
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  MEM_STATS_INC(err);
  LWIP_MEM_ALLOC_UNPROTECT();
  sys_mutex_unlock(&mem_mutex);
 8013efa:	4804      	ldr	r0, [pc, #16]	@ (8013f0c <mem_malloc+0x1ec>)
 8013efc:	f00a fbc5 	bl	801e68a <sys_mutex_unlock>
  LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("mem_malloc: could not allocate %"S16_F" bytes\n", (s16_t)size));
  return NULL;
 8013f00:	2300      	movs	r3, #0
}
 8013f02:	4618      	mov	r0, r3
 8013f04:	3720      	adds	r7, #32
 8013f06:	46bd      	mov	sp, r7
 8013f08:	bd80      	pop	{r7, pc}
 8013f0a:	bf00      	nop
 8013f0c:	240053b4 	.word	0x240053b4
 8013f10:	240053b8 	.word	0x240053b8
 8013f14:	080203ec 	.word	0x080203ec
 8013f18:	080205b0 	.word	0x080205b0
 8013f1c:	08020434 	.word	0x08020434
 8013f20:	240053b0 	.word	0x240053b0
 8013f24:	080205c4 	.word	0x080205c4
 8013f28:	080205e0 	.word	0x080205e0
 8013f2c:	08020610 	.word	0x08020610
 8013f30:	08020640 	.word	0x08020640

08013f34 <memp_init_pool>:
 *
 * @param desc pool to initialize
 */
void
memp_init_pool(const struct memp_desc *desc)
{
 8013f34:	b480      	push	{r7}
 8013f36:	b085      	sub	sp, #20
 8013f38:	af00      	add	r7, sp, #0
 8013f3a:	6078      	str	r0, [r7, #4]
  LWIP_UNUSED_ARG(desc);
#else
  int i;
  struct memp *memp;

  *desc->tab = NULL;
 8013f3c:	687b      	ldr	r3, [r7, #4]
 8013f3e:	689b      	ldr	r3, [r3, #8]
 8013f40:	2200      	movs	r2, #0
 8013f42:	601a      	str	r2, [r3, #0]
  memp = (struct memp *)LWIP_MEM_ALIGN(desc->base);
 8013f44:	687b      	ldr	r3, [r7, #4]
 8013f46:	685b      	ldr	r3, [r3, #4]
 8013f48:	3303      	adds	r3, #3
 8013f4a:	f023 0303 	bic.w	r3, r3, #3
 8013f4e:	60bb      	str	r3, [r7, #8]
                                       + MEM_SANITY_REGION_AFTER_ALIGNED
#endif
                                      ));
#endif
  /* create a linked list of memp elements */
  for (i = 0; i < desc->num; ++i) {
 8013f50:	2300      	movs	r3, #0
 8013f52:	60fb      	str	r3, [r7, #12]
 8013f54:	e011      	b.n	8013f7a <memp_init_pool+0x46>
    memp->next = *desc->tab;
 8013f56:	687b      	ldr	r3, [r7, #4]
 8013f58:	689b      	ldr	r3, [r3, #8]
 8013f5a:	681a      	ldr	r2, [r3, #0]
 8013f5c:	68bb      	ldr	r3, [r7, #8]
 8013f5e:	601a      	str	r2, [r3, #0]
    *desc->tab = memp;
 8013f60:	687b      	ldr	r3, [r7, #4]
 8013f62:	689b      	ldr	r3, [r3, #8]
 8013f64:	68ba      	ldr	r2, [r7, #8]
 8013f66:	601a      	str	r2, [r3, #0]
#if MEMP_OVERFLOW_CHECK
    memp_overflow_init_element(memp, desc);
#endif /* MEMP_OVERFLOW_CHECK */
    /* cast through void* to get rid of alignment warnings */
    memp = (struct memp *)(void *)((u8_t *)memp + MEMP_SIZE + desc->size
 8013f68:	687b      	ldr	r3, [r7, #4]
 8013f6a:	881b      	ldrh	r3, [r3, #0]
 8013f6c:	461a      	mov	r2, r3
 8013f6e:	68bb      	ldr	r3, [r7, #8]
 8013f70:	4413      	add	r3, r2
 8013f72:	60bb      	str	r3, [r7, #8]
  for (i = 0; i < desc->num; ++i) {
 8013f74:	68fb      	ldr	r3, [r7, #12]
 8013f76:	3301      	adds	r3, #1
 8013f78:	60fb      	str	r3, [r7, #12]
 8013f7a:	687b      	ldr	r3, [r7, #4]
 8013f7c:	885b      	ldrh	r3, [r3, #2]
 8013f7e:	461a      	mov	r2, r3
 8013f80:	68fb      	ldr	r3, [r7, #12]
 8013f82:	4293      	cmp	r3, r2
 8013f84:	dbe7      	blt.n	8013f56 <memp_init_pool+0x22>
#endif /* !MEMP_MEM_MALLOC */

#if MEMP_STATS && (defined(LWIP_DEBUG) || LWIP_STATS_DISPLAY)
  desc->stats->name  = desc->desc;
#endif /* MEMP_STATS && (defined(LWIP_DEBUG) || LWIP_STATS_DISPLAY) */
}
 8013f86:	bf00      	nop
 8013f88:	bf00      	nop
 8013f8a:	3714      	adds	r7, #20
 8013f8c:	46bd      	mov	sp, r7
 8013f8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013f92:	4770      	bx	lr

08013f94 <memp_init>:
 *
 * Carves out memp_memory into linked lists for each pool-type.
 */
void
memp_init(void)
{
 8013f94:	b580      	push	{r7, lr}
 8013f96:	b082      	sub	sp, #8
 8013f98:	af00      	add	r7, sp, #0
  u16_t i;

  /* for every pool: */
  for (i = 0; i < LWIP_ARRAYSIZE(memp_pools); i++) {
 8013f9a:	2300      	movs	r3, #0
 8013f9c:	80fb      	strh	r3, [r7, #6]
 8013f9e:	e009      	b.n	8013fb4 <memp_init+0x20>
    memp_init_pool(memp_pools[i]);
 8013fa0:	88fb      	ldrh	r3, [r7, #6]
 8013fa2:	4a08      	ldr	r2, [pc, #32]	@ (8013fc4 <memp_init+0x30>)
 8013fa4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8013fa8:	4618      	mov	r0, r3
 8013faa:	f7ff ffc3 	bl	8013f34 <memp_init_pool>
  for (i = 0; i < LWIP_ARRAYSIZE(memp_pools); i++) {
 8013fae:	88fb      	ldrh	r3, [r7, #6]
 8013fb0:	3301      	adds	r3, #1
 8013fb2:	80fb      	strh	r3, [r7, #6]
 8013fb4:	88fb      	ldrh	r3, [r7, #6]
 8013fb6:	2b0c      	cmp	r3, #12
 8013fb8:	d9f2      	bls.n	8013fa0 <memp_init+0xc>

#if MEMP_OVERFLOW_CHECK >= 2
  /* check everything a first time to see if it worked */
  memp_overflow_check_all();
#endif /* MEMP_OVERFLOW_CHECK >= 2 */
}
 8013fba:	bf00      	nop
 8013fbc:	bf00      	nop
 8013fbe:	3708      	adds	r7, #8
 8013fc0:	46bd      	mov	sp, r7
 8013fc2:	bd80      	pop	{r7, pc}
 8013fc4:	08022f18 	.word	0x08022f18

08013fc8 <do_memp_malloc_pool>:
#if !MEMP_OVERFLOW_CHECK
do_memp_malloc_pool(const struct memp_desc *desc)
#else
do_memp_malloc_pool_fn(const struct memp_desc *desc, const char *file, const int line)
#endif
{
 8013fc8:	b580      	push	{r7, lr}
 8013fca:	b084      	sub	sp, #16
 8013fcc:	af00      	add	r7, sp, #0
 8013fce:	6078      	str	r0, [r7, #4]

#if MEMP_MEM_MALLOC
  memp = (struct memp *)mem_malloc(MEMP_SIZE + MEMP_ALIGN_SIZE(desc->size));
  SYS_ARCH_PROTECT(old_level);
#else /* MEMP_MEM_MALLOC */
  SYS_ARCH_PROTECT(old_level);
 8013fd0:	f00a fb88 	bl	801e6e4 <sys_arch_protect>
 8013fd4:	60f8      	str	r0, [r7, #12]

  memp = *desc->tab;
 8013fd6:	687b      	ldr	r3, [r7, #4]
 8013fd8:	689b      	ldr	r3, [r3, #8]
 8013fda:	681b      	ldr	r3, [r3, #0]
 8013fdc:	60bb      	str	r3, [r7, #8]
#endif /* MEMP_MEM_MALLOC */

  if (memp != NULL) {
 8013fde:	68bb      	ldr	r3, [r7, #8]
 8013fe0:	2b00      	cmp	r3, #0
 8013fe2:	d015      	beq.n	8014010 <do_memp_malloc_pool+0x48>
#if !MEMP_MEM_MALLOC
#if MEMP_OVERFLOW_CHECK == 1
    memp_overflow_check_element(memp, desc);
#endif /* MEMP_OVERFLOW_CHECK */

    *desc->tab = memp->next;
 8013fe4:	687b      	ldr	r3, [r7, #4]
 8013fe6:	689b      	ldr	r3, [r3, #8]
 8013fe8:	68ba      	ldr	r2, [r7, #8]
 8013fea:	6812      	ldr	r2, [r2, #0]
 8013fec:	601a      	str	r2, [r3, #0]
    memp->line = line;
#if MEMP_MEM_MALLOC
    memp_overflow_init_element(memp, desc);
#endif /* MEMP_MEM_MALLOC */
#endif /* MEMP_OVERFLOW_CHECK */
    LWIP_ASSERT("memp_malloc: memp properly aligned",
 8013fee:	68bb      	ldr	r3, [r7, #8]
 8013ff0:	f003 0303 	and.w	r3, r3, #3
 8013ff4:	2b00      	cmp	r3, #0
 8013ff6:	d006      	beq.n	8014006 <do_memp_malloc_pool+0x3e>
 8013ff8:	4b09      	ldr	r3, [pc, #36]	@ (8014020 <do_memp_malloc_pool+0x58>)
 8013ffa:	f44f 728c 	mov.w	r2, #280	@ 0x118
 8013ffe:	4909      	ldr	r1, [pc, #36]	@ (8014024 <do_memp_malloc_pool+0x5c>)
 8014000:	4809      	ldr	r0, [pc, #36]	@ (8014028 <do_memp_malloc_pool+0x60>)
 8014002:	f00a fc8d 	bl	801e920 <iprintf>
    desc->stats->used++;
    if (desc->stats->used > desc->stats->max) {
      desc->stats->max = desc->stats->used;
    }
#endif
    SYS_ARCH_UNPROTECT(old_level);
 8014006:	68f8      	ldr	r0, [r7, #12]
 8014008:	f00a fb7a 	bl	801e700 <sys_arch_unprotect>
    /* cast through u8_t* to get rid of alignment warnings */
    return ((u8_t *)memp + MEMP_SIZE);
 801400c:	68bb      	ldr	r3, [r7, #8]
 801400e:	e003      	b.n	8014018 <do_memp_malloc_pool+0x50>
  } else {
#if MEMP_STATS
    desc->stats->err++;
#endif
    SYS_ARCH_UNPROTECT(old_level);
 8014010:	68f8      	ldr	r0, [r7, #12]
 8014012:	f00a fb75 	bl	801e700 <sys_arch_unprotect>
    LWIP_DEBUGF(MEMP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("memp_malloc: out of memory in pool %s\n", desc->desc));
  }

  return NULL;
 8014016:	2300      	movs	r3, #0
}
 8014018:	4618      	mov	r0, r3
 801401a:	3710      	adds	r7, #16
 801401c:	46bd      	mov	sp, r7
 801401e:	bd80      	pop	{r7, pc}
 8014020:	08020664 	.word	0x08020664
 8014024:	08020694 	.word	0x08020694
 8014028:	080206b8 	.word	0x080206b8

0801402c <memp_malloc_pool>:
#if !MEMP_OVERFLOW_CHECK
memp_malloc_pool(const struct memp_desc *desc)
#else
memp_malloc_pool_fn(const struct memp_desc *desc, const char *file, const int line)
#endif
{
 801402c:	b580      	push	{r7, lr}
 801402e:	b082      	sub	sp, #8
 8014030:	af00      	add	r7, sp, #0
 8014032:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("invalid pool desc", desc != NULL);
 8014034:	687b      	ldr	r3, [r7, #4]
 8014036:	2b00      	cmp	r3, #0
 8014038:	d106      	bne.n	8014048 <memp_malloc_pool+0x1c>
 801403a:	4b0a      	ldr	r3, [pc, #40]	@ (8014064 <memp_malloc_pool+0x38>)
 801403c:	f44f 729e 	mov.w	r2, #316	@ 0x13c
 8014040:	4909      	ldr	r1, [pc, #36]	@ (8014068 <memp_malloc_pool+0x3c>)
 8014042:	480a      	ldr	r0, [pc, #40]	@ (801406c <memp_malloc_pool+0x40>)
 8014044:	f00a fc6c 	bl	801e920 <iprintf>
  if (desc == NULL) {
 8014048:	687b      	ldr	r3, [r7, #4]
 801404a:	2b00      	cmp	r3, #0
 801404c:	d101      	bne.n	8014052 <memp_malloc_pool+0x26>
    return NULL;
 801404e:	2300      	movs	r3, #0
 8014050:	e003      	b.n	801405a <memp_malloc_pool+0x2e>
  }

#if !MEMP_OVERFLOW_CHECK
  return do_memp_malloc_pool(desc);
 8014052:	6878      	ldr	r0, [r7, #4]
 8014054:	f7ff ffb8 	bl	8013fc8 <do_memp_malloc_pool>
 8014058:	4603      	mov	r3, r0
#else
  return do_memp_malloc_pool_fn(desc, file, line);
#endif
}
 801405a:	4618      	mov	r0, r3
 801405c:	3708      	adds	r7, #8
 801405e:	46bd      	mov	sp, r7
 8014060:	bd80      	pop	{r7, pc}
 8014062:	bf00      	nop
 8014064:	08020664 	.word	0x08020664
 8014068:	080206e0 	.word	0x080206e0
 801406c:	080206b8 	.word	0x080206b8

08014070 <memp_malloc>:
#if !MEMP_OVERFLOW_CHECK
memp_malloc(memp_t type)
#else
memp_malloc_fn(memp_t type, const char *file, const int line)
#endif
{
 8014070:	b580      	push	{r7, lr}
 8014072:	b084      	sub	sp, #16
 8014074:	af00      	add	r7, sp, #0
 8014076:	4603      	mov	r3, r0
 8014078:	71fb      	strb	r3, [r7, #7]
  void *memp;
  LWIP_ERROR("memp_malloc: type < MEMP_MAX", (type < MEMP_MAX), return NULL;);
 801407a:	79fb      	ldrb	r3, [r7, #7]
 801407c:	2b0c      	cmp	r3, #12
 801407e:	d908      	bls.n	8014092 <memp_malloc+0x22>
 8014080:	4b0a      	ldr	r3, [pc, #40]	@ (80140ac <memp_malloc+0x3c>)
 8014082:	f240 1257 	movw	r2, #343	@ 0x157
 8014086:	490a      	ldr	r1, [pc, #40]	@ (80140b0 <memp_malloc+0x40>)
 8014088:	480a      	ldr	r0, [pc, #40]	@ (80140b4 <memp_malloc+0x44>)
 801408a:	f00a fc49 	bl	801e920 <iprintf>
 801408e:	2300      	movs	r3, #0
 8014090:	e008      	b.n	80140a4 <memp_malloc+0x34>
#if MEMP_OVERFLOW_CHECK >= 2
  memp_overflow_check_all();
#endif /* MEMP_OVERFLOW_CHECK >= 2 */

#if !MEMP_OVERFLOW_CHECK
  memp = do_memp_malloc_pool(memp_pools[type]);
 8014092:	79fb      	ldrb	r3, [r7, #7]
 8014094:	4a08      	ldr	r2, [pc, #32]	@ (80140b8 <memp_malloc+0x48>)
 8014096:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 801409a:	4618      	mov	r0, r3
 801409c:	f7ff ff94 	bl	8013fc8 <do_memp_malloc_pool>
 80140a0:	60f8      	str	r0, [r7, #12]
#else
  memp = do_memp_malloc_pool_fn(memp_pools[type], file, line);
#endif

  return memp;
 80140a2:	68fb      	ldr	r3, [r7, #12]
}
 80140a4:	4618      	mov	r0, r3
 80140a6:	3710      	adds	r7, #16
 80140a8:	46bd      	mov	sp, r7
 80140aa:	bd80      	pop	{r7, pc}
 80140ac:	08020664 	.word	0x08020664
 80140b0:	080206f4 	.word	0x080206f4
 80140b4:	080206b8 	.word	0x080206b8
 80140b8:	08022f18 	.word	0x08022f18

080140bc <do_memp_free_pool>:

static void
do_memp_free_pool(const struct memp_desc *desc, void *mem)
{
 80140bc:	b580      	push	{r7, lr}
 80140be:	b084      	sub	sp, #16
 80140c0:	af00      	add	r7, sp, #0
 80140c2:	6078      	str	r0, [r7, #4]
 80140c4:	6039      	str	r1, [r7, #0]
  struct memp *memp;
  SYS_ARCH_DECL_PROTECT(old_level);

  LWIP_ASSERT("memp_free: mem properly aligned",
 80140c6:	683b      	ldr	r3, [r7, #0]
 80140c8:	f003 0303 	and.w	r3, r3, #3
 80140cc:	2b00      	cmp	r3, #0
 80140ce:	d006      	beq.n	80140de <do_memp_free_pool+0x22>
 80140d0:	4b0d      	ldr	r3, [pc, #52]	@ (8014108 <do_memp_free_pool+0x4c>)
 80140d2:	f44f 72b6 	mov.w	r2, #364	@ 0x16c
 80140d6:	490d      	ldr	r1, [pc, #52]	@ (801410c <do_memp_free_pool+0x50>)
 80140d8:	480d      	ldr	r0, [pc, #52]	@ (8014110 <do_memp_free_pool+0x54>)
 80140da:	f00a fc21 	bl	801e920 <iprintf>
              ((mem_ptr_t)mem % MEM_ALIGNMENT) == 0);

  /* cast through void* to get rid of alignment warnings */
  memp = (struct memp *)(void *)((u8_t *)mem - MEMP_SIZE);
 80140de:	683b      	ldr	r3, [r7, #0]
 80140e0:	60fb      	str	r3, [r7, #12]

  SYS_ARCH_PROTECT(old_level);
 80140e2:	f00a faff 	bl	801e6e4 <sys_arch_protect>
 80140e6:	60b8      	str	r0, [r7, #8]
#if MEMP_MEM_MALLOC
  LWIP_UNUSED_ARG(desc);
  SYS_ARCH_UNPROTECT(old_level);
  mem_free(memp);
#else /* MEMP_MEM_MALLOC */
  memp->next = *desc->tab;
 80140e8:	687b      	ldr	r3, [r7, #4]
 80140ea:	689b      	ldr	r3, [r3, #8]
 80140ec:	681a      	ldr	r2, [r3, #0]
 80140ee:	68fb      	ldr	r3, [r7, #12]
 80140f0:	601a      	str	r2, [r3, #0]
  *desc->tab = memp;
 80140f2:	687b      	ldr	r3, [r7, #4]
 80140f4:	689b      	ldr	r3, [r3, #8]
 80140f6:	68fa      	ldr	r2, [r7, #12]
 80140f8:	601a      	str	r2, [r3, #0]

#if MEMP_SANITY_CHECK
  LWIP_ASSERT("memp sanity", memp_sanity(desc));
#endif /* MEMP_SANITY_CHECK */

  SYS_ARCH_UNPROTECT(old_level);
 80140fa:	68b8      	ldr	r0, [r7, #8]
 80140fc:	f00a fb00 	bl	801e700 <sys_arch_unprotect>
#endif /* !MEMP_MEM_MALLOC */
}
 8014100:	bf00      	nop
 8014102:	3710      	adds	r7, #16
 8014104:	46bd      	mov	sp, r7
 8014106:	bd80      	pop	{r7, pc}
 8014108:	08020664 	.word	0x08020664
 801410c:	08020714 	.word	0x08020714
 8014110:	080206b8 	.word	0x080206b8

08014114 <memp_free_pool>:
 * @param desc the pool where to put mem
 * @param mem the memp element to free
 */
void
memp_free_pool(const struct memp_desc *desc, void *mem)
{
 8014114:	b580      	push	{r7, lr}
 8014116:	b082      	sub	sp, #8
 8014118:	af00      	add	r7, sp, #0
 801411a:	6078      	str	r0, [r7, #4]
 801411c:	6039      	str	r1, [r7, #0]
  LWIP_ASSERT("invalid pool desc", desc != NULL);
 801411e:	687b      	ldr	r3, [r7, #4]
 8014120:	2b00      	cmp	r3, #0
 8014122:	d106      	bne.n	8014132 <memp_free_pool+0x1e>
 8014124:	4b0a      	ldr	r3, [pc, #40]	@ (8014150 <memp_free_pool+0x3c>)
 8014126:	f240 1295 	movw	r2, #405	@ 0x195
 801412a:	490a      	ldr	r1, [pc, #40]	@ (8014154 <memp_free_pool+0x40>)
 801412c:	480a      	ldr	r0, [pc, #40]	@ (8014158 <memp_free_pool+0x44>)
 801412e:	f00a fbf7 	bl	801e920 <iprintf>
  if ((desc == NULL) || (mem == NULL)) {
 8014132:	687b      	ldr	r3, [r7, #4]
 8014134:	2b00      	cmp	r3, #0
 8014136:	d007      	beq.n	8014148 <memp_free_pool+0x34>
 8014138:	683b      	ldr	r3, [r7, #0]
 801413a:	2b00      	cmp	r3, #0
 801413c:	d004      	beq.n	8014148 <memp_free_pool+0x34>
    return;
  }

  do_memp_free_pool(desc, mem);
 801413e:	6839      	ldr	r1, [r7, #0]
 8014140:	6878      	ldr	r0, [r7, #4]
 8014142:	f7ff ffbb 	bl	80140bc <do_memp_free_pool>
 8014146:	e000      	b.n	801414a <memp_free_pool+0x36>
    return;
 8014148:	bf00      	nop
}
 801414a:	3708      	adds	r7, #8
 801414c:	46bd      	mov	sp, r7
 801414e:	bd80      	pop	{r7, pc}
 8014150:	08020664 	.word	0x08020664
 8014154:	080206e0 	.word	0x080206e0
 8014158:	080206b8 	.word	0x080206b8

0801415c <memp_free>:
 * @param type the pool where to put mem
 * @param mem the memp element to free
 */
void
memp_free(memp_t type, void *mem)
{
 801415c:	b580      	push	{r7, lr}
 801415e:	b082      	sub	sp, #8
 8014160:	af00      	add	r7, sp, #0
 8014162:	4603      	mov	r3, r0
 8014164:	6039      	str	r1, [r7, #0]
 8014166:	71fb      	strb	r3, [r7, #7]
#ifdef LWIP_HOOK_MEMP_AVAILABLE
  struct memp *old_first;
#endif

  LWIP_ERROR("memp_free: type < MEMP_MAX", (type < MEMP_MAX), return;);
 8014168:	79fb      	ldrb	r3, [r7, #7]
 801416a:	2b0c      	cmp	r3, #12
 801416c:	d907      	bls.n	801417e <memp_free+0x22>
 801416e:	4b0c      	ldr	r3, [pc, #48]	@ (80141a0 <memp_free+0x44>)
 8014170:	f44f 72d5 	mov.w	r2, #426	@ 0x1aa
 8014174:	490b      	ldr	r1, [pc, #44]	@ (80141a4 <memp_free+0x48>)
 8014176:	480c      	ldr	r0, [pc, #48]	@ (80141a8 <memp_free+0x4c>)
 8014178:	f00a fbd2 	bl	801e920 <iprintf>
 801417c:	e00c      	b.n	8014198 <memp_free+0x3c>

  if (mem == NULL) {
 801417e:	683b      	ldr	r3, [r7, #0]
 8014180:	2b00      	cmp	r3, #0
 8014182:	d008      	beq.n	8014196 <memp_free+0x3a>

#ifdef LWIP_HOOK_MEMP_AVAILABLE
  old_first = *memp_pools[type]->tab;
#endif

  do_memp_free_pool(memp_pools[type], mem);
 8014184:	79fb      	ldrb	r3, [r7, #7]
 8014186:	4a09      	ldr	r2, [pc, #36]	@ (80141ac <memp_free+0x50>)
 8014188:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 801418c:	6839      	ldr	r1, [r7, #0]
 801418e:	4618      	mov	r0, r3
 8014190:	f7ff ff94 	bl	80140bc <do_memp_free_pool>
 8014194:	e000      	b.n	8014198 <memp_free+0x3c>
    return;
 8014196:	bf00      	nop
#ifdef LWIP_HOOK_MEMP_AVAILABLE
  if (old_first == NULL) {
    LWIP_HOOK_MEMP_AVAILABLE(type);
  }
#endif
}
 8014198:	3708      	adds	r7, #8
 801419a:	46bd      	mov	sp, r7
 801419c:	bd80      	pop	{r7, pc}
 801419e:	bf00      	nop
 80141a0:	08020664 	.word	0x08020664
 80141a4:	08020734 	.word	0x08020734
 80141a8:	080206b8 	.word	0x080206b8
 80141ac:	08022f18 	.word	0x08022f18

080141b0 <netif_init>:
}
#endif /* LWIP_HAVE_LOOPIF */

void
netif_init(void)
{
 80141b0:	b480      	push	{r7}
 80141b2:	af00      	add	r7, sp, #0

  netif_set_link_up(&loop_netif);
  netif_set_up(&loop_netif);

#endif /* LWIP_HAVE_LOOPIF */
}
 80141b4:	bf00      	nop
 80141b6:	46bd      	mov	sp, r7
 80141b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80141bc:	4770      	bx	lr
	...

080141c0 <netif_add>:
netif_add(struct netif *netif,
#if LWIP_IPV4
          const ip4_addr_t *ipaddr, const ip4_addr_t *netmask, const ip4_addr_t *gw,
#endif /* LWIP_IPV4 */
          void *state, netif_init_fn init, netif_input_fn input)
{
 80141c0:	b580      	push	{r7, lr}
 80141c2:	b086      	sub	sp, #24
 80141c4:	af00      	add	r7, sp, #0
 80141c6:	60f8      	str	r0, [r7, #12]
 80141c8:	60b9      	str	r1, [r7, #8]
 80141ca:	607a      	str	r2, [r7, #4]
 80141cc:	603b      	str	r3, [r7, #0]
    LWIP_ASSERT("single netif already set", 0);
    return NULL;
  }
#endif

  LWIP_ERROR("netif_add: invalid netif", netif != NULL, return NULL);
 80141ce:	68fb      	ldr	r3, [r7, #12]
 80141d0:	2b00      	cmp	r3, #0
 80141d2:	d108      	bne.n	80141e6 <netif_add+0x26>
 80141d4:	4b57      	ldr	r3, [pc, #348]	@ (8014334 <netif_add+0x174>)
 80141d6:	f240 1227 	movw	r2, #295	@ 0x127
 80141da:	4957      	ldr	r1, [pc, #348]	@ (8014338 <netif_add+0x178>)
 80141dc:	4857      	ldr	r0, [pc, #348]	@ (801433c <netif_add+0x17c>)
 80141de:	f00a fb9f 	bl	801e920 <iprintf>
 80141e2:	2300      	movs	r3, #0
 80141e4:	e0a2      	b.n	801432c <netif_add+0x16c>
  LWIP_ERROR("netif_add: No init function given", init != NULL, return NULL);
 80141e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80141e8:	2b00      	cmp	r3, #0
 80141ea:	d108      	bne.n	80141fe <netif_add+0x3e>
 80141ec:	4b51      	ldr	r3, [pc, #324]	@ (8014334 <netif_add+0x174>)
 80141ee:	f44f 7294 	mov.w	r2, #296	@ 0x128
 80141f2:	4953      	ldr	r1, [pc, #332]	@ (8014340 <netif_add+0x180>)
 80141f4:	4851      	ldr	r0, [pc, #324]	@ (801433c <netif_add+0x17c>)
 80141f6:	f00a fb93 	bl	801e920 <iprintf>
 80141fa:	2300      	movs	r3, #0
 80141fc:	e096      	b.n	801432c <netif_add+0x16c>

#if LWIP_IPV4
  if (ipaddr == NULL) {
 80141fe:	68bb      	ldr	r3, [r7, #8]
 8014200:	2b00      	cmp	r3, #0
 8014202:	d101      	bne.n	8014208 <netif_add+0x48>
    ipaddr = ip_2_ip4(IP4_ADDR_ANY);
 8014204:	4b4f      	ldr	r3, [pc, #316]	@ (8014344 <netif_add+0x184>)
 8014206:	60bb      	str	r3, [r7, #8]
  }
  if (netmask == NULL) {
 8014208:	687b      	ldr	r3, [r7, #4]
 801420a:	2b00      	cmp	r3, #0
 801420c:	d101      	bne.n	8014212 <netif_add+0x52>
    netmask = ip_2_ip4(IP4_ADDR_ANY);
 801420e:	4b4d      	ldr	r3, [pc, #308]	@ (8014344 <netif_add+0x184>)
 8014210:	607b      	str	r3, [r7, #4]
  }
  if (gw == NULL) {
 8014212:	683b      	ldr	r3, [r7, #0]
 8014214:	2b00      	cmp	r3, #0
 8014216:	d101      	bne.n	801421c <netif_add+0x5c>
    gw = ip_2_ip4(IP4_ADDR_ANY);
 8014218:	4b4a      	ldr	r3, [pc, #296]	@ (8014344 <netif_add+0x184>)
 801421a:	603b      	str	r3, [r7, #0]
  }

  /* reset new interface configuration state */
  ip_addr_set_zero_ip4(&netif->ip_addr);
 801421c:	68fb      	ldr	r3, [r7, #12]
 801421e:	2200      	movs	r2, #0
 8014220:	605a      	str	r2, [r3, #4]
  ip_addr_set_zero_ip4(&netif->netmask);
 8014222:	68fb      	ldr	r3, [r7, #12]
 8014224:	2200      	movs	r2, #0
 8014226:	609a      	str	r2, [r3, #8]
  ip_addr_set_zero_ip4(&netif->gw);
 8014228:	68fb      	ldr	r3, [r7, #12]
 801422a:	2200      	movs	r2, #0
 801422c:	60da      	str	r2, [r3, #12]
  netif->output = netif_null_output_ip4;
 801422e:	68fb      	ldr	r3, [r7, #12]
 8014230:	4a45      	ldr	r2, [pc, #276]	@ (8014348 <netif_add+0x188>)
 8014232:	615a      	str	r2, [r3, #20]
#endif /* LWIP_IPV6_ADDRESS_LIFETIMES */
  }
  netif->output_ip6 = netif_null_output_ip6;
#endif /* LWIP_IPV6 */
  NETIF_SET_CHECKSUM_CTRL(netif, NETIF_CHECKSUM_ENABLE_ALL);
  netif->mtu = 0;
 8014234:	68fb      	ldr	r3, [r7, #12]
 8014236:	2200      	movs	r2, #0
 8014238:	849a      	strh	r2, [r3, #36]	@ 0x24
  netif->flags = 0;
 801423a:	68fb      	ldr	r3, [r7, #12]
 801423c:	2200      	movs	r2, #0
 801423e:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
#endif /* LWIP_IPV6 */
#if LWIP_NETIF_STATUS_CALLBACK
  netif->status_callback = NULL;
#endif /* LWIP_NETIF_STATUS_CALLBACK */
#if LWIP_NETIF_LINK_CALLBACK
  netif->link_callback = NULL;
 8014242:	68fb      	ldr	r3, [r7, #12]
 8014244:	2200      	movs	r2, #0
 8014246:	61da      	str	r2, [r3, #28]
  netif->loop_first = NULL;
  netif->loop_last = NULL;
#endif /* ENABLE_LOOPBACK */

  /* remember netif specific state information data */
  netif->state = state;
 8014248:	68fb      	ldr	r3, [r7, #12]
 801424a:	6a3a      	ldr	r2, [r7, #32]
 801424c:	621a      	str	r2, [r3, #32]
  netif->num = netif_num;
 801424e:	4b3f      	ldr	r3, [pc, #252]	@ (801434c <netif_add+0x18c>)
 8014250:	781a      	ldrb	r2, [r3, #0]
 8014252:	68fb      	ldr	r3, [r7, #12]
 8014254:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  netif->input = input;
 8014258:	68fb      	ldr	r3, [r7, #12]
 801425a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 801425c:	611a      	str	r2, [r3, #16]
#if ENABLE_LOOPBACK && LWIP_LOOPBACK_MAX_PBUFS
  netif->loop_cnt_current = 0;
#endif /* ENABLE_LOOPBACK && LWIP_LOOPBACK_MAX_PBUFS */

#if LWIP_IPV4
  netif_set_addr(netif, ipaddr, netmask, gw);
 801425e:	683b      	ldr	r3, [r7, #0]
 8014260:	687a      	ldr	r2, [r7, #4]
 8014262:	68b9      	ldr	r1, [r7, #8]
 8014264:	68f8      	ldr	r0, [r7, #12]
 8014266:	f000 f913 	bl	8014490 <netif_set_addr>
#endif /* LWIP_IPV4 */

  /* call user specified initialization function for netif */
  if (init(netif) != ERR_OK) {
 801426a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801426c:	68f8      	ldr	r0, [r7, #12]
 801426e:	4798      	blx	r3
 8014270:	4603      	mov	r3, r0
 8014272:	2b00      	cmp	r3, #0
 8014274:	d001      	beq.n	801427a <netif_add+0xba>
    return NULL;
 8014276:	2300      	movs	r3, #0
 8014278:	e058      	b.n	801432c <netif_add+0x16c>
     */
  {
    struct netif *netif2;
    int num_netifs;
    do {
      if (netif->num == 255) {
 801427a:	68fb      	ldr	r3, [r7, #12]
 801427c:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8014280:	2bff      	cmp	r3, #255	@ 0xff
 8014282:	d103      	bne.n	801428c <netif_add+0xcc>
        netif->num = 0;
 8014284:	68fb      	ldr	r3, [r7, #12]
 8014286:	2200      	movs	r2, #0
 8014288:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
      }
      num_netifs = 0;
 801428c:	2300      	movs	r3, #0
 801428e:	613b      	str	r3, [r7, #16]
      for (netif2 = netif_list; netif2 != NULL; netif2 = netif2->next) {
 8014290:	4b2f      	ldr	r3, [pc, #188]	@ (8014350 <netif_add+0x190>)
 8014292:	681b      	ldr	r3, [r3, #0]
 8014294:	617b      	str	r3, [r7, #20]
 8014296:	e02b      	b.n	80142f0 <netif_add+0x130>
        LWIP_ASSERT("netif already added", netif2 != netif);
 8014298:	697a      	ldr	r2, [r7, #20]
 801429a:	68fb      	ldr	r3, [r7, #12]
 801429c:	429a      	cmp	r2, r3
 801429e:	d106      	bne.n	80142ae <netif_add+0xee>
 80142a0:	4b24      	ldr	r3, [pc, #144]	@ (8014334 <netif_add+0x174>)
 80142a2:	f240 128b 	movw	r2, #395	@ 0x18b
 80142a6:	492b      	ldr	r1, [pc, #172]	@ (8014354 <netif_add+0x194>)
 80142a8:	4824      	ldr	r0, [pc, #144]	@ (801433c <netif_add+0x17c>)
 80142aa:	f00a fb39 	bl	801e920 <iprintf>
        num_netifs++;
 80142ae:	693b      	ldr	r3, [r7, #16]
 80142b0:	3301      	adds	r3, #1
 80142b2:	613b      	str	r3, [r7, #16]
        LWIP_ASSERT("too many netifs, max. supported number is 255", num_netifs <= 255);
 80142b4:	693b      	ldr	r3, [r7, #16]
 80142b6:	2bff      	cmp	r3, #255	@ 0xff
 80142b8:	dd06      	ble.n	80142c8 <netif_add+0x108>
 80142ba:	4b1e      	ldr	r3, [pc, #120]	@ (8014334 <netif_add+0x174>)
 80142bc:	f240 128d 	movw	r2, #397	@ 0x18d
 80142c0:	4925      	ldr	r1, [pc, #148]	@ (8014358 <netif_add+0x198>)
 80142c2:	481e      	ldr	r0, [pc, #120]	@ (801433c <netif_add+0x17c>)
 80142c4:	f00a fb2c 	bl	801e920 <iprintf>
        if (netif2->num == netif->num) {
 80142c8:	697b      	ldr	r3, [r7, #20]
 80142ca:	f893 2030 	ldrb.w	r2, [r3, #48]	@ 0x30
 80142ce:	68fb      	ldr	r3, [r7, #12]
 80142d0:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 80142d4:	429a      	cmp	r2, r3
 80142d6:	d108      	bne.n	80142ea <netif_add+0x12a>
          netif->num++;
 80142d8:	68fb      	ldr	r3, [r7, #12]
 80142da:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 80142de:	3301      	adds	r3, #1
 80142e0:	b2da      	uxtb	r2, r3
 80142e2:	68fb      	ldr	r3, [r7, #12]
 80142e4:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
          break;
 80142e8:	e005      	b.n	80142f6 <netif_add+0x136>
      for (netif2 = netif_list; netif2 != NULL; netif2 = netif2->next) {
 80142ea:	697b      	ldr	r3, [r7, #20]
 80142ec:	681b      	ldr	r3, [r3, #0]
 80142ee:	617b      	str	r3, [r7, #20]
 80142f0:	697b      	ldr	r3, [r7, #20]
 80142f2:	2b00      	cmp	r3, #0
 80142f4:	d1d0      	bne.n	8014298 <netif_add+0xd8>
        }
      }
    } while (netif2 != NULL);
 80142f6:	697b      	ldr	r3, [r7, #20]
 80142f8:	2b00      	cmp	r3, #0
 80142fa:	d1be      	bne.n	801427a <netif_add+0xba>
  }
  if (netif->num == 254) {
 80142fc:	68fb      	ldr	r3, [r7, #12]
 80142fe:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8014302:	2bfe      	cmp	r3, #254	@ 0xfe
 8014304:	d103      	bne.n	801430e <netif_add+0x14e>
    netif_num = 0;
 8014306:	4b11      	ldr	r3, [pc, #68]	@ (801434c <netif_add+0x18c>)
 8014308:	2200      	movs	r2, #0
 801430a:	701a      	strb	r2, [r3, #0]
 801430c:	e006      	b.n	801431c <netif_add+0x15c>
  } else {
    netif_num = (u8_t)(netif->num + 1);
 801430e:	68fb      	ldr	r3, [r7, #12]
 8014310:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8014314:	3301      	adds	r3, #1
 8014316:	b2da      	uxtb	r2, r3
 8014318:	4b0c      	ldr	r3, [pc, #48]	@ (801434c <netif_add+0x18c>)
 801431a:	701a      	strb	r2, [r3, #0]
  }

  /* add this netif to the list */
  netif->next = netif_list;
 801431c:	4b0c      	ldr	r3, [pc, #48]	@ (8014350 <netif_add+0x190>)
 801431e:	681a      	ldr	r2, [r3, #0]
 8014320:	68fb      	ldr	r3, [r7, #12]
 8014322:	601a      	str	r2, [r3, #0]
  netif_list = netif;
 8014324:	4a0a      	ldr	r2, [pc, #40]	@ (8014350 <netif_add+0x190>)
 8014326:	68fb      	ldr	r3, [r7, #12]
 8014328:	6013      	str	r3, [r2, #0]
#endif /* LWIP_IPV4 */
  LWIP_DEBUGF(NETIF_DEBUG, ("\n"));

  netif_invoke_ext_callback(netif, LWIP_NSC_NETIF_ADDED, NULL);

  return netif;
 801432a:	68fb      	ldr	r3, [r7, #12]
}
 801432c:	4618      	mov	r0, r3
 801432e:	3718      	adds	r7, #24
 8014330:	46bd      	mov	sp, r7
 8014332:	bd80      	pop	{r7, pc}
 8014334:	08020750 	.word	0x08020750
 8014338:	080207e4 	.word	0x080207e4
 801433c:	080207a0 	.word	0x080207a0
 8014340:	08020800 	.word	0x08020800
 8014344:	08022f8c 	.word	0x08022f8c
 8014348:	0801476b 	.word	0x0801476b
 801434c:	24008790 	.word	0x24008790
 8014350:	24008788 	.word	0x24008788
 8014354:	08020824 	.word	0x08020824
 8014358:	08020838 	.word	0x08020838

0801435c <netif_do_ip_addr_changed>:

static void
netif_do_ip_addr_changed(const ip_addr_t *old_addr, const ip_addr_t *new_addr)
{
 801435c:	b580      	push	{r7, lr}
 801435e:	b082      	sub	sp, #8
 8014360:	af00      	add	r7, sp, #0
 8014362:	6078      	str	r0, [r7, #4]
 8014364:	6039      	str	r1, [r7, #0]
#if LWIP_TCP
  tcp_netif_ip_addr_changed(old_addr, new_addr);
 8014366:	6839      	ldr	r1, [r7, #0]
 8014368:	6878      	ldr	r0, [r7, #4]
 801436a:	f002 fe55 	bl	8017018 <tcp_netif_ip_addr_changed>
#endif /* LWIP_TCP */
#if LWIP_UDP
  udp_netif_ip_addr_changed(old_addr, new_addr);
 801436e:	6839      	ldr	r1, [r7, #0]
 8014370:	6878      	ldr	r0, [r7, #4]
 8014372:	f007 fd03 	bl	801bd7c <udp_netif_ip_addr_changed>
#endif /* LWIP_UDP */
#if LWIP_RAW
  raw_netif_ip_addr_changed(old_addr, new_addr);
#endif /* LWIP_RAW */
}
 8014376:	bf00      	nop
 8014378:	3708      	adds	r7, #8
 801437a:	46bd      	mov	sp, r7
 801437c:	bd80      	pop	{r7, pc}
	...

08014380 <netif_do_set_ipaddr>:

#if LWIP_IPV4
static int
netif_do_set_ipaddr(struct netif *netif, const ip4_addr_t *ipaddr, ip_addr_t *old_addr)
{
 8014380:	b580      	push	{r7, lr}
 8014382:	b086      	sub	sp, #24
 8014384:	af00      	add	r7, sp, #0
 8014386:	60f8      	str	r0, [r7, #12]
 8014388:	60b9      	str	r1, [r7, #8]
 801438a:	607a      	str	r2, [r7, #4]
  LWIP_ASSERT("invalid pointer", ipaddr != NULL);
 801438c:	68bb      	ldr	r3, [r7, #8]
 801438e:	2b00      	cmp	r3, #0
 8014390:	d106      	bne.n	80143a0 <netif_do_set_ipaddr+0x20>
 8014392:	4b1d      	ldr	r3, [pc, #116]	@ (8014408 <netif_do_set_ipaddr+0x88>)
 8014394:	f240 12cb 	movw	r2, #459	@ 0x1cb
 8014398:	491c      	ldr	r1, [pc, #112]	@ (801440c <netif_do_set_ipaddr+0x8c>)
 801439a:	481d      	ldr	r0, [pc, #116]	@ (8014410 <netif_do_set_ipaddr+0x90>)
 801439c:	f00a fac0 	bl	801e920 <iprintf>
  LWIP_ASSERT("invalid pointer", old_addr != NULL);
 80143a0:	687b      	ldr	r3, [r7, #4]
 80143a2:	2b00      	cmp	r3, #0
 80143a4:	d106      	bne.n	80143b4 <netif_do_set_ipaddr+0x34>
 80143a6:	4b18      	ldr	r3, [pc, #96]	@ (8014408 <netif_do_set_ipaddr+0x88>)
 80143a8:	f44f 72e6 	mov.w	r2, #460	@ 0x1cc
 80143ac:	4917      	ldr	r1, [pc, #92]	@ (801440c <netif_do_set_ipaddr+0x8c>)
 80143ae:	4818      	ldr	r0, [pc, #96]	@ (8014410 <netif_do_set_ipaddr+0x90>)
 80143b0:	f00a fab6 	bl	801e920 <iprintf>

  /* address is actually being changed? */
  if (ip4_addr_cmp(ipaddr, netif_ip4_addr(netif)) == 0) {
 80143b4:	68bb      	ldr	r3, [r7, #8]
 80143b6:	681a      	ldr	r2, [r3, #0]
 80143b8:	68fb      	ldr	r3, [r7, #12]
 80143ba:	3304      	adds	r3, #4
 80143bc:	681b      	ldr	r3, [r3, #0]
 80143be:	429a      	cmp	r2, r3
 80143c0:	d01c      	beq.n	80143fc <netif_do_set_ipaddr+0x7c>
    ip_addr_t new_addr;
    *ip_2_ip4(&new_addr) = *ipaddr;
 80143c2:	68bb      	ldr	r3, [r7, #8]
 80143c4:	681b      	ldr	r3, [r3, #0]
 80143c6:	617b      	str	r3, [r7, #20]
    IP_SET_TYPE_VAL(new_addr, IPADDR_TYPE_V4);

    ip_addr_copy(*old_addr, *netif_ip_addr4(netif));
 80143c8:	68fb      	ldr	r3, [r7, #12]
 80143ca:	3304      	adds	r3, #4
 80143cc:	681a      	ldr	r2, [r3, #0]
 80143ce:	687b      	ldr	r3, [r7, #4]
 80143d0:	601a      	str	r2, [r3, #0]

    LWIP_DEBUGF(NETIF_DEBUG | LWIP_DBG_STATE, ("netif_set_ipaddr: netif address being changed\n"));
    netif_do_ip_addr_changed(old_addr, &new_addr);
 80143d2:	f107 0314 	add.w	r3, r7, #20
 80143d6:	4619      	mov	r1, r3
 80143d8:	6878      	ldr	r0, [r7, #4]
 80143da:	f7ff ffbf 	bl	801435c <netif_do_ip_addr_changed>

    mib2_remove_ip4(netif);
    mib2_remove_route_ip4(0, netif);
    /* set new IP address to netif */
    ip4_addr_set(ip_2_ip4(&netif->ip_addr), ipaddr);
 80143de:	68bb      	ldr	r3, [r7, #8]
 80143e0:	2b00      	cmp	r3, #0
 80143e2:	d002      	beq.n	80143ea <netif_do_set_ipaddr+0x6a>
 80143e4:	68bb      	ldr	r3, [r7, #8]
 80143e6:	681b      	ldr	r3, [r3, #0]
 80143e8:	e000      	b.n	80143ec <netif_do_set_ipaddr+0x6c>
 80143ea:	2300      	movs	r3, #0
 80143ec:	68fa      	ldr	r2, [r7, #12]
 80143ee:	6053      	str	r3, [r2, #4]
    IP_SET_TYPE_VAL(netif->ip_addr, IPADDR_TYPE_V4);
    mib2_add_ip4(netif);
    mib2_add_route_ip4(0, netif);

    netif_issue_reports(netif, NETIF_REPORT_TYPE_IPV4);
 80143f0:	2101      	movs	r1, #1
 80143f2:	68f8      	ldr	r0, [r7, #12]
 80143f4:	f000 f8d2 	bl	801459c <netif_issue_reports>

    NETIF_STATUS_CALLBACK(netif);
    return 1; /* address changed */
 80143f8:	2301      	movs	r3, #1
 80143fa:	e000      	b.n	80143fe <netif_do_set_ipaddr+0x7e>
  }
  return 0; /* address unchanged */
 80143fc:	2300      	movs	r3, #0
}
 80143fe:	4618      	mov	r0, r3
 8014400:	3718      	adds	r7, #24
 8014402:	46bd      	mov	sp, r7
 8014404:	bd80      	pop	{r7, pc}
 8014406:	bf00      	nop
 8014408:	08020750 	.word	0x08020750
 801440c:	08020868 	.word	0x08020868
 8014410:	080207a0 	.word	0x080207a0

08014414 <netif_do_set_netmask>:
  }
}

static int
netif_do_set_netmask(struct netif *netif, const ip4_addr_t *netmask, ip_addr_t *old_nm)
{
 8014414:	b480      	push	{r7}
 8014416:	b085      	sub	sp, #20
 8014418:	af00      	add	r7, sp, #0
 801441a:	60f8      	str	r0, [r7, #12]
 801441c:	60b9      	str	r1, [r7, #8]
 801441e:	607a      	str	r2, [r7, #4]
  /* address is actually being changed? */
  if (ip4_addr_cmp(netmask, netif_ip4_netmask(netif)) == 0) {
 8014420:	68bb      	ldr	r3, [r7, #8]
 8014422:	681a      	ldr	r2, [r3, #0]
 8014424:	68fb      	ldr	r3, [r7, #12]
 8014426:	3308      	adds	r3, #8
 8014428:	681b      	ldr	r3, [r3, #0]
 801442a:	429a      	cmp	r2, r3
 801442c:	d00a      	beq.n	8014444 <netif_do_set_netmask+0x30>
#else
    LWIP_UNUSED_ARG(old_nm);
#endif
    mib2_remove_route_ip4(0, netif);
    /* set new netmask to netif */
    ip4_addr_set(ip_2_ip4(&netif->netmask), netmask);
 801442e:	68bb      	ldr	r3, [r7, #8]
 8014430:	2b00      	cmp	r3, #0
 8014432:	d002      	beq.n	801443a <netif_do_set_netmask+0x26>
 8014434:	68bb      	ldr	r3, [r7, #8]
 8014436:	681b      	ldr	r3, [r3, #0]
 8014438:	e000      	b.n	801443c <netif_do_set_netmask+0x28>
 801443a:	2300      	movs	r3, #0
 801443c:	68fa      	ldr	r2, [r7, #12]
 801443e:	6093      	str	r3, [r2, #8]
                netif->name[0], netif->name[1],
                ip4_addr1_16(netif_ip4_netmask(netif)),
                ip4_addr2_16(netif_ip4_netmask(netif)),
                ip4_addr3_16(netif_ip4_netmask(netif)),
                ip4_addr4_16(netif_ip4_netmask(netif))));
    return 1; /* netmask changed */
 8014440:	2301      	movs	r3, #1
 8014442:	e000      	b.n	8014446 <netif_do_set_netmask+0x32>
  }
  return 0; /* netmask unchanged */
 8014444:	2300      	movs	r3, #0
}
 8014446:	4618      	mov	r0, r3
 8014448:	3714      	adds	r7, #20
 801444a:	46bd      	mov	sp, r7
 801444c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014450:	4770      	bx	lr

08014452 <netif_do_set_gw>:
  }
}

static int
netif_do_set_gw(struct netif *netif, const ip4_addr_t *gw, ip_addr_t *old_gw)
{
 8014452:	b480      	push	{r7}
 8014454:	b085      	sub	sp, #20
 8014456:	af00      	add	r7, sp, #0
 8014458:	60f8      	str	r0, [r7, #12]
 801445a:	60b9      	str	r1, [r7, #8]
 801445c:	607a      	str	r2, [r7, #4]
  /* address is actually being changed? */
  if (ip4_addr_cmp(gw, netif_ip4_gw(netif)) == 0) {
 801445e:	68bb      	ldr	r3, [r7, #8]
 8014460:	681a      	ldr	r2, [r3, #0]
 8014462:	68fb      	ldr	r3, [r7, #12]
 8014464:	330c      	adds	r3, #12
 8014466:	681b      	ldr	r3, [r3, #0]
 8014468:	429a      	cmp	r2, r3
 801446a:	d00a      	beq.n	8014482 <netif_do_set_gw+0x30>
    ip_addr_copy(*old_gw, *netif_ip_gw4(netif));
#else
    LWIP_UNUSED_ARG(old_gw);
#endif

    ip4_addr_set(ip_2_ip4(&netif->gw), gw);
 801446c:	68bb      	ldr	r3, [r7, #8]
 801446e:	2b00      	cmp	r3, #0
 8014470:	d002      	beq.n	8014478 <netif_do_set_gw+0x26>
 8014472:	68bb      	ldr	r3, [r7, #8]
 8014474:	681b      	ldr	r3, [r3, #0]
 8014476:	e000      	b.n	801447a <netif_do_set_gw+0x28>
 8014478:	2300      	movs	r3, #0
 801447a:	68fa      	ldr	r2, [r7, #12]
 801447c:	60d3      	str	r3, [r2, #12]
                netif->name[0], netif->name[1],
                ip4_addr1_16(netif_ip4_gw(netif)),
                ip4_addr2_16(netif_ip4_gw(netif)),
                ip4_addr3_16(netif_ip4_gw(netif)),
                ip4_addr4_16(netif_ip4_gw(netif))));
    return 1; /* gateway changed */
 801447e:	2301      	movs	r3, #1
 8014480:	e000      	b.n	8014484 <netif_do_set_gw+0x32>
  }
  return 0; /* gateway unchanged */
 8014482:	2300      	movs	r3, #0
}
 8014484:	4618      	mov	r0, r3
 8014486:	3714      	adds	r7, #20
 8014488:	46bd      	mov	sp, r7
 801448a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801448e:	4770      	bx	lr

08014490 <netif_set_addr>:
 * @param gw the new default gateway
 */
void
netif_set_addr(struct netif *netif, const ip4_addr_t *ipaddr, const ip4_addr_t *netmask,
               const ip4_addr_t *gw)
{
 8014490:	b580      	push	{r7, lr}
 8014492:	b088      	sub	sp, #32
 8014494:	af00      	add	r7, sp, #0
 8014496:	60f8      	str	r0, [r7, #12]
 8014498:	60b9      	str	r1, [r7, #8]
 801449a:	607a      	str	r2, [r7, #4]
 801449c:	603b      	str	r3, [r7, #0]
  ip_addr_t old_nm_val;
  ip_addr_t old_gw_val;
  ip_addr_t *old_nm = &old_nm_val;
  ip_addr_t *old_gw = &old_gw_val;
#else
  ip_addr_t *old_nm = NULL;
 801449e:	2300      	movs	r3, #0
 80144a0:	61fb      	str	r3, [r7, #28]
  ip_addr_t *old_gw = NULL;
 80144a2:	2300      	movs	r3, #0
 80144a4:	61bb      	str	r3, [r7, #24]
  int remove;

  LWIP_ASSERT_CORE_LOCKED();

  /* Don't propagate NULL pointer (IPv4 ANY) to subsequent functions */
  if (ipaddr == NULL) {
 80144a6:	68bb      	ldr	r3, [r7, #8]
 80144a8:	2b00      	cmp	r3, #0
 80144aa:	d101      	bne.n	80144b0 <netif_set_addr+0x20>
    ipaddr = IP4_ADDR_ANY4;
 80144ac:	4b1c      	ldr	r3, [pc, #112]	@ (8014520 <netif_set_addr+0x90>)
 80144ae:	60bb      	str	r3, [r7, #8]
  }
  if (netmask == NULL) {
 80144b0:	687b      	ldr	r3, [r7, #4]
 80144b2:	2b00      	cmp	r3, #0
 80144b4:	d101      	bne.n	80144ba <netif_set_addr+0x2a>
    netmask = IP4_ADDR_ANY4;
 80144b6:	4b1a      	ldr	r3, [pc, #104]	@ (8014520 <netif_set_addr+0x90>)
 80144b8:	607b      	str	r3, [r7, #4]
  }
  if (gw == NULL) {
 80144ba:	683b      	ldr	r3, [r7, #0]
 80144bc:	2b00      	cmp	r3, #0
 80144be:	d101      	bne.n	80144c4 <netif_set_addr+0x34>
    gw = IP4_ADDR_ANY4;
 80144c0:	4b17      	ldr	r3, [pc, #92]	@ (8014520 <netif_set_addr+0x90>)
 80144c2:	603b      	str	r3, [r7, #0]
  }

  remove = ip4_addr_isany(ipaddr);
 80144c4:	68bb      	ldr	r3, [r7, #8]
 80144c6:	2b00      	cmp	r3, #0
 80144c8:	d003      	beq.n	80144d2 <netif_set_addr+0x42>
 80144ca:	68bb      	ldr	r3, [r7, #8]
 80144cc:	681b      	ldr	r3, [r3, #0]
 80144ce:	2b00      	cmp	r3, #0
 80144d0:	d101      	bne.n	80144d6 <netif_set_addr+0x46>
 80144d2:	2301      	movs	r3, #1
 80144d4:	e000      	b.n	80144d8 <netif_set_addr+0x48>
 80144d6:	2300      	movs	r3, #0
 80144d8:	617b      	str	r3, [r7, #20]
  if (remove) {
 80144da:	697b      	ldr	r3, [r7, #20]
 80144dc:	2b00      	cmp	r3, #0
 80144de:	d006      	beq.n	80144ee <netif_set_addr+0x5e>
    /* when removing an address, we have to remove it *before* changing netmask/gw
       to ensure that tcp RST segment can be sent correctly */
    if (netif_do_set_ipaddr(netif, ipaddr, &old_addr)) {
 80144e0:	f107 0310 	add.w	r3, r7, #16
 80144e4:	461a      	mov	r2, r3
 80144e6:	68b9      	ldr	r1, [r7, #8]
 80144e8:	68f8      	ldr	r0, [r7, #12]
 80144ea:	f7ff ff49 	bl	8014380 <netif_do_set_ipaddr>
      change_reason |= LWIP_NSC_IPV4_ADDRESS_CHANGED;
      cb_args.ipv4_changed.old_address = &old_addr;
#endif
    }
  }
  if (netif_do_set_netmask(netif, netmask, old_nm)) {
 80144ee:	69fa      	ldr	r2, [r7, #28]
 80144f0:	6879      	ldr	r1, [r7, #4]
 80144f2:	68f8      	ldr	r0, [r7, #12]
 80144f4:	f7ff ff8e 	bl	8014414 <netif_do_set_netmask>
#if LWIP_NETIF_EXT_STATUS_CALLBACK
    change_reason |= LWIP_NSC_IPV4_NETMASK_CHANGED;
    cb_args.ipv4_changed.old_netmask = old_nm;
#endif
  }
  if (netif_do_set_gw(netif, gw, old_gw)) {
 80144f8:	69ba      	ldr	r2, [r7, #24]
 80144fa:	6839      	ldr	r1, [r7, #0]
 80144fc:	68f8      	ldr	r0, [r7, #12]
 80144fe:	f7ff ffa8 	bl	8014452 <netif_do_set_gw>
#if LWIP_NETIF_EXT_STATUS_CALLBACK
    change_reason |= LWIP_NSC_IPV4_GATEWAY_CHANGED;
    cb_args.ipv4_changed.old_gw = old_gw;
#endif
  }
  if (!remove) {
 8014502:	697b      	ldr	r3, [r7, #20]
 8014504:	2b00      	cmp	r3, #0
 8014506:	d106      	bne.n	8014516 <netif_set_addr+0x86>
    /* set ipaddr last to ensure netmask/gw have been set when status callback is called */
    if (netif_do_set_ipaddr(netif, ipaddr, &old_addr)) {
 8014508:	f107 0310 	add.w	r3, r7, #16
 801450c:	461a      	mov	r2, r3
 801450e:	68b9      	ldr	r1, [r7, #8]
 8014510:	68f8      	ldr	r0, [r7, #12]
 8014512:	f7ff ff35 	bl	8014380 <netif_do_set_ipaddr>
  if (change_reason != LWIP_NSC_NONE) {
    change_reason |= LWIP_NSC_IPV4_SETTINGS_CHANGED;
    netif_invoke_ext_callback(netif, change_reason, &cb_args);
  }
#endif
}
 8014516:	bf00      	nop
 8014518:	3720      	adds	r7, #32
 801451a:	46bd      	mov	sp, r7
 801451c:	bd80      	pop	{r7, pc}
 801451e:	bf00      	nop
 8014520:	08022f8c 	.word	0x08022f8c

08014524 <netif_set_default>:
 *
 * @param netif the default network interface
 */
void
netif_set_default(struct netif *netif)
{
 8014524:	b480      	push	{r7}
 8014526:	b083      	sub	sp, #12
 8014528:	af00      	add	r7, sp, #0
 801452a:	6078      	str	r0, [r7, #4]
    mib2_remove_route_ip4(1, netif);
  } else {
    /* install default route */
    mib2_add_route_ip4(1, netif);
  }
  netif_default = netif;
 801452c:	4a04      	ldr	r2, [pc, #16]	@ (8014540 <netif_set_default+0x1c>)
 801452e:	687b      	ldr	r3, [r7, #4]
 8014530:	6013      	str	r3, [r2, #0]
  LWIP_DEBUGF(NETIF_DEBUG, ("netif: setting default interface %c%c\n",
                            netif ? netif->name[0] : '\'', netif ? netif->name[1] : '\''));
}
 8014532:	bf00      	nop
 8014534:	370c      	adds	r7, #12
 8014536:	46bd      	mov	sp, r7
 8014538:	f85d 7b04 	ldr.w	r7, [sp], #4
 801453c:	4770      	bx	lr
 801453e:	bf00      	nop
 8014540:	2400878c 	.word	0x2400878c

08014544 <netif_set_up>:
 * Bring an interface up, available for processing
 * traffic.
 */
void
netif_set_up(struct netif *netif)
{
 8014544:	b580      	push	{r7, lr}
 8014546:	b082      	sub	sp, #8
 8014548:	af00      	add	r7, sp, #0
 801454a:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("netif_set_up: invalid netif", netif != NULL, return);
 801454c:	687b      	ldr	r3, [r7, #4]
 801454e:	2b00      	cmp	r3, #0
 8014550:	d107      	bne.n	8014562 <netif_set_up+0x1e>
 8014552:	4b0f      	ldr	r3, [pc, #60]	@ (8014590 <netif_set_up+0x4c>)
 8014554:	f44f 7254 	mov.w	r2, #848	@ 0x350
 8014558:	490e      	ldr	r1, [pc, #56]	@ (8014594 <netif_set_up+0x50>)
 801455a:	480f      	ldr	r0, [pc, #60]	@ (8014598 <netif_set_up+0x54>)
 801455c:	f00a f9e0 	bl	801e920 <iprintf>
 8014560:	e013      	b.n	801458a <netif_set_up+0x46>

  if (!(netif->flags & NETIF_FLAG_UP)) {
 8014562:	687b      	ldr	r3, [r7, #4]
 8014564:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 8014568:	f003 0301 	and.w	r3, r3, #1
 801456c:	2b00      	cmp	r3, #0
 801456e:	d10c      	bne.n	801458a <netif_set_up+0x46>
    netif_set_flags(netif, NETIF_FLAG_UP);
 8014570:	687b      	ldr	r3, [r7, #4]
 8014572:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 8014576:	f043 0301 	orr.w	r3, r3, #1
 801457a:	b2da      	uxtb	r2, r3
 801457c:	687b      	ldr	r3, [r7, #4]
 801457e:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
      args.status_changed.state = 1;
      netif_invoke_ext_callback(netif, LWIP_NSC_STATUS_CHANGED, &args);
    }
#endif

    netif_issue_reports(netif, NETIF_REPORT_TYPE_IPV4 | NETIF_REPORT_TYPE_IPV6);
 8014582:	2103      	movs	r1, #3
 8014584:	6878      	ldr	r0, [r7, #4]
 8014586:	f000 f809 	bl	801459c <netif_issue_reports>
#if LWIP_IPV6
    nd6_restart_netif(netif);
#endif /* LWIP_IPV6 */
  }
}
 801458a:	3708      	adds	r7, #8
 801458c:	46bd      	mov	sp, r7
 801458e:	bd80      	pop	{r7, pc}
 8014590:	08020750 	.word	0x08020750
 8014594:	080208d8 	.word	0x080208d8
 8014598:	080207a0 	.word	0x080207a0

0801459c <netif_issue_reports>:

/** Send ARP/IGMP/MLD/RS events, e.g. on link-up/netif-up or addr-change
 */
static void
netif_issue_reports(struct netif *netif, u8_t report_type)
{
 801459c:	b580      	push	{r7, lr}
 801459e:	b082      	sub	sp, #8
 80145a0:	af00      	add	r7, sp, #0
 80145a2:	6078      	str	r0, [r7, #4]
 80145a4:	460b      	mov	r3, r1
 80145a6:	70fb      	strb	r3, [r7, #3]
  LWIP_ASSERT("netif_issue_reports: invalid netif", netif != NULL);
 80145a8:	687b      	ldr	r3, [r7, #4]
 80145aa:	2b00      	cmp	r3, #0
 80145ac:	d106      	bne.n	80145bc <netif_issue_reports+0x20>
 80145ae:	4b18      	ldr	r3, [pc, #96]	@ (8014610 <netif_issue_reports+0x74>)
 80145b0:	f240 326d 	movw	r2, #877	@ 0x36d
 80145b4:	4917      	ldr	r1, [pc, #92]	@ (8014614 <netif_issue_reports+0x78>)
 80145b6:	4818      	ldr	r0, [pc, #96]	@ (8014618 <netif_issue_reports+0x7c>)
 80145b8:	f00a f9b2 	bl	801e920 <iprintf>

  /* Only send reports when both link and admin states are up */
  if (!(netif->flags & NETIF_FLAG_LINK_UP) ||
 80145bc:	687b      	ldr	r3, [r7, #4]
 80145be:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 80145c2:	f003 0304 	and.w	r3, r3, #4
 80145c6:	2b00      	cmp	r3, #0
 80145c8:	d01e      	beq.n	8014608 <netif_issue_reports+0x6c>
      !(netif->flags & NETIF_FLAG_UP)) {
 80145ca:	687b      	ldr	r3, [r7, #4]
 80145cc:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 80145d0:	f003 0301 	and.w	r3, r3, #1
  if (!(netif->flags & NETIF_FLAG_LINK_UP) ||
 80145d4:	2b00      	cmp	r3, #0
 80145d6:	d017      	beq.n	8014608 <netif_issue_reports+0x6c>
    return;
  }

#if LWIP_IPV4
  if ((report_type & NETIF_REPORT_TYPE_IPV4) &&
 80145d8:	78fb      	ldrb	r3, [r7, #3]
 80145da:	f003 0301 	and.w	r3, r3, #1
 80145de:	2b00      	cmp	r3, #0
 80145e0:	d013      	beq.n	801460a <netif_issue_reports+0x6e>
      !ip4_addr_isany_val(*netif_ip4_addr(netif))) {
 80145e2:	687b      	ldr	r3, [r7, #4]
 80145e4:	3304      	adds	r3, #4
 80145e6:	681b      	ldr	r3, [r3, #0]
  if ((report_type & NETIF_REPORT_TYPE_IPV4) &&
 80145e8:	2b00      	cmp	r3, #0
 80145ea:	d00e      	beq.n	801460a <netif_issue_reports+0x6e>
#if LWIP_ARP
    /* For Ethernet network interfaces, we would like to send a "gratuitous ARP" */
    if (netif->flags & (NETIF_FLAG_ETHARP)) {
 80145ec:	687b      	ldr	r3, [r7, #4]
 80145ee:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 80145f2:	f003 0308 	and.w	r3, r3, #8
 80145f6:	2b00      	cmp	r3, #0
 80145f8:	d007      	beq.n	801460a <netif_issue_reports+0x6e>
      etharp_gratuitous(netif);
 80145fa:	687b      	ldr	r3, [r7, #4]
 80145fc:	3304      	adds	r3, #4
 80145fe:	4619      	mov	r1, r3
 8014600:	6878      	ldr	r0, [r7, #4]
 8014602:	f008 fb25 	bl	801cc50 <etharp_request>
 8014606:	e000      	b.n	801460a <netif_issue_reports+0x6e>
    return;
 8014608:	bf00      	nop
    /* send mld memberships */
    mld6_report_groups(netif);
#endif /* LWIP_IPV6_MLD */
  }
#endif /* LWIP_IPV6 */
}
 801460a:	3708      	adds	r7, #8
 801460c:	46bd      	mov	sp, r7
 801460e:	bd80      	pop	{r7, pc}
 8014610:	08020750 	.word	0x08020750
 8014614:	080208f4 	.word	0x080208f4
 8014618:	080207a0 	.word	0x080207a0

0801461c <netif_set_down>:
 * @ingroup netif
 * Bring an interface down, disabling any traffic processing.
 */
void
netif_set_down(struct netif *netif)
{
 801461c:	b580      	push	{r7, lr}
 801461e:	b082      	sub	sp, #8
 8014620:	af00      	add	r7, sp, #0
 8014622:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("netif_set_down: invalid netif", netif != NULL, return);
 8014624:	687b      	ldr	r3, [r7, #4]
 8014626:	2b00      	cmp	r3, #0
 8014628:	d107      	bne.n	801463a <netif_set_down+0x1e>
 801462a:	4b12      	ldr	r3, [pc, #72]	@ (8014674 <netif_set_down+0x58>)
 801462c:	f240 329b 	movw	r2, #923	@ 0x39b
 8014630:	4911      	ldr	r1, [pc, #68]	@ (8014678 <netif_set_down+0x5c>)
 8014632:	4812      	ldr	r0, [pc, #72]	@ (801467c <netif_set_down+0x60>)
 8014634:	f00a f974 	bl	801e920 <iprintf>
 8014638:	e019      	b.n	801466e <netif_set_down+0x52>

  if (netif->flags & NETIF_FLAG_UP) {
 801463a:	687b      	ldr	r3, [r7, #4]
 801463c:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 8014640:	f003 0301 	and.w	r3, r3, #1
 8014644:	2b00      	cmp	r3, #0
 8014646:	d012      	beq.n	801466e <netif_set_down+0x52>
      args.status_changed.state = 0;
      netif_invoke_ext_callback(netif, LWIP_NSC_STATUS_CHANGED, &args);
    }
#endif

    netif_clear_flags(netif, NETIF_FLAG_UP);
 8014648:	687b      	ldr	r3, [r7, #4]
 801464a:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 801464e:	f023 0301 	bic.w	r3, r3, #1
 8014652:	b2da      	uxtb	r2, r3
 8014654:	687b      	ldr	r3, [r7, #4]
 8014656:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
    MIB2_COPY_SYSUPTIME_TO(&netif->ts);

#if LWIP_IPV4 && LWIP_ARP
    if (netif->flags & NETIF_FLAG_ETHARP) {
 801465a:	687b      	ldr	r3, [r7, #4]
 801465c:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 8014660:	f003 0308 	and.w	r3, r3, #8
 8014664:	2b00      	cmp	r3, #0
 8014666:	d002      	beq.n	801466e <netif_set_down+0x52>
      etharp_cleanup_netif(netif);
 8014668:	6878      	ldr	r0, [r7, #4]
 801466a:	f007 feaf 	bl	801c3cc <etharp_cleanup_netif>
    nd6_cleanup_netif(netif);
#endif /* LWIP_IPV6 */

    NETIF_STATUS_CALLBACK(netif);
  }
}
 801466e:	3708      	adds	r7, #8
 8014670:	46bd      	mov	sp, r7
 8014672:	bd80      	pop	{r7, pc}
 8014674:	08020750 	.word	0x08020750
 8014678:	08020918 	.word	0x08020918
 801467c:	080207a0 	.word	0x080207a0

08014680 <netif_set_link_up>:
 * @ingroup netif
 * Called by a driver when its link goes up
 */
void
netif_set_link_up(struct netif *netif)
{
 8014680:	b580      	push	{r7, lr}
 8014682:	b082      	sub	sp, #8
 8014684:	af00      	add	r7, sp, #0
 8014686:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("netif_set_link_up: invalid netif", netif != NULL, return);
 8014688:	687b      	ldr	r3, [r7, #4]
 801468a:	2b00      	cmp	r3, #0
 801468c:	d107      	bne.n	801469e <netif_set_link_up+0x1e>
 801468e:	4b13      	ldr	r3, [pc, #76]	@ (80146dc <netif_set_link_up+0x5c>)
 8014690:	f44f 7278 	mov.w	r2, #992	@ 0x3e0
 8014694:	4912      	ldr	r1, [pc, #72]	@ (80146e0 <netif_set_link_up+0x60>)
 8014696:	4813      	ldr	r0, [pc, #76]	@ (80146e4 <netif_set_link_up+0x64>)
 8014698:	f00a f942 	bl	801e920 <iprintf>
 801469c:	e01b      	b.n	80146d6 <netif_set_link_up+0x56>

  if (!(netif->flags & NETIF_FLAG_LINK_UP)) {
 801469e:	687b      	ldr	r3, [r7, #4]
 80146a0:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 80146a4:	f003 0304 	and.w	r3, r3, #4
 80146a8:	2b00      	cmp	r3, #0
 80146aa:	d114      	bne.n	80146d6 <netif_set_link_up+0x56>
    netif_set_flags(netif, NETIF_FLAG_LINK_UP);
 80146ac:	687b      	ldr	r3, [r7, #4]
 80146ae:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 80146b2:	f043 0304 	orr.w	r3, r3, #4
 80146b6:	b2da      	uxtb	r2, r3
 80146b8:	687b      	ldr	r3, [r7, #4]
 80146ba:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d

#if LWIP_AUTOIP
    autoip_network_changed(netif);
#endif /* LWIP_AUTOIP */

    netif_issue_reports(netif, NETIF_REPORT_TYPE_IPV4 | NETIF_REPORT_TYPE_IPV6);
 80146be:	2103      	movs	r1, #3
 80146c0:	6878      	ldr	r0, [r7, #4]
 80146c2:	f7ff ff6b 	bl	801459c <netif_issue_reports>
#if LWIP_IPV6
    nd6_restart_netif(netif);
#endif /* LWIP_IPV6 */

    NETIF_LINK_CALLBACK(netif);
 80146c6:	687b      	ldr	r3, [r7, #4]
 80146c8:	69db      	ldr	r3, [r3, #28]
 80146ca:	2b00      	cmp	r3, #0
 80146cc:	d003      	beq.n	80146d6 <netif_set_link_up+0x56>
 80146ce:	687b      	ldr	r3, [r7, #4]
 80146d0:	69db      	ldr	r3, [r3, #28]
 80146d2:	6878      	ldr	r0, [r7, #4]
 80146d4:	4798      	blx	r3
      args.link_changed.state = 1;
      netif_invoke_ext_callback(netif, LWIP_NSC_LINK_CHANGED, &args);
    }
#endif
  }
}
 80146d6:	3708      	adds	r7, #8
 80146d8:	46bd      	mov	sp, r7
 80146da:	bd80      	pop	{r7, pc}
 80146dc:	08020750 	.word	0x08020750
 80146e0:	08020938 	.word	0x08020938
 80146e4:	080207a0 	.word	0x080207a0

080146e8 <netif_set_link_down>:
 * @ingroup netif
 * Called by a driver when its link goes down
 */
void
netif_set_link_down(struct netif *netif)
{
 80146e8:	b580      	push	{r7, lr}
 80146ea:	b082      	sub	sp, #8
 80146ec:	af00      	add	r7, sp, #0
 80146ee:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("netif_set_link_down: invalid netif", netif != NULL, return);
 80146f0:	687b      	ldr	r3, [r7, #4]
 80146f2:	2b00      	cmp	r3, #0
 80146f4:	d107      	bne.n	8014706 <netif_set_link_down+0x1e>
 80146f6:	4b11      	ldr	r3, [pc, #68]	@ (801473c <netif_set_link_down+0x54>)
 80146f8:	f240 4206 	movw	r2, #1030	@ 0x406
 80146fc:	4910      	ldr	r1, [pc, #64]	@ (8014740 <netif_set_link_down+0x58>)
 80146fe:	4811      	ldr	r0, [pc, #68]	@ (8014744 <netif_set_link_down+0x5c>)
 8014700:	f00a f90e 	bl	801e920 <iprintf>
 8014704:	e017      	b.n	8014736 <netif_set_link_down+0x4e>

  if (netif->flags & NETIF_FLAG_LINK_UP) {
 8014706:	687b      	ldr	r3, [r7, #4]
 8014708:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 801470c:	f003 0304 	and.w	r3, r3, #4
 8014710:	2b00      	cmp	r3, #0
 8014712:	d010      	beq.n	8014736 <netif_set_link_down+0x4e>
    netif_clear_flags(netif, NETIF_FLAG_LINK_UP);
 8014714:	687b      	ldr	r3, [r7, #4]
 8014716:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 801471a:	f023 0304 	bic.w	r3, r3, #4
 801471e:	b2da      	uxtb	r2, r3
 8014720:	687b      	ldr	r3, [r7, #4]
 8014722:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
    NETIF_LINK_CALLBACK(netif);
 8014726:	687b      	ldr	r3, [r7, #4]
 8014728:	69db      	ldr	r3, [r3, #28]
 801472a:	2b00      	cmp	r3, #0
 801472c:	d003      	beq.n	8014736 <netif_set_link_down+0x4e>
 801472e:	687b      	ldr	r3, [r7, #4]
 8014730:	69db      	ldr	r3, [r3, #28]
 8014732:	6878      	ldr	r0, [r7, #4]
 8014734:	4798      	blx	r3
      args.link_changed.state = 0;
      netif_invoke_ext_callback(netif, LWIP_NSC_LINK_CHANGED, &args);
    }
#endif
  }
}
 8014736:	3708      	adds	r7, #8
 8014738:	46bd      	mov	sp, r7
 801473a:	bd80      	pop	{r7, pc}
 801473c:	08020750 	.word	0x08020750
 8014740:	0802095c 	.word	0x0802095c
 8014744:	080207a0 	.word	0x080207a0

08014748 <netif_set_link_callback>:
 * @ingroup netif
 * Set callback to be called when link is brought up/down
 */
void
netif_set_link_callback(struct netif *netif, netif_status_callback_fn link_callback)
{
 8014748:	b480      	push	{r7}
 801474a:	b083      	sub	sp, #12
 801474c:	af00      	add	r7, sp, #0
 801474e:	6078      	str	r0, [r7, #4]
 8014750:	6039      	str	r1, [r7, #0]
  LWIP_ASSERT_CORE_LOCKED();

  if (netif) {
 8014752:	687b      	ldr	r3, [r7, #4]
 8014754:	2b00      	cmp	r3, #0
 8014756:	d002      	beq.n	801475e <netif_set_link_callback+0x16>
    netif->link_callback = link_callback;
 8014758:	687b      	ldr	r3, [r7, #4]
 801475a:	683a      	ldr	r2, [r7, #0]
 801475c:	61da      	str	r2, [r3, #28]
  }
}
 801475e:	bf00      	nop
 8014760:	370c      	adds	r7, #12
 8014762:	46bd      	mov	sp, r7
 8014764:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014768:	4770      	bx	lr

0801476a <netif_null_output_ip4>:
#if LWIP_IPV4
/** Dummy IPv4 output function for netifs not supporting IPv4
 */
static err_t
netif_null_output_ip4(struct netif *netif, struct pbuf *p, const ip4_addr_t *ipaddr)
{
 801476a:	b480      	push	{r7}
 801476c:	b085      	sub	sp, #20
 801476e:	af00      	add	r7, sp, #0
 8014770:	60f8      	str	r0, [r7, #12]
 8014772:	60b9      	str	r1, [r7, #8]
 8014774:	607a      	str	r2, [r7, #4]
  LWIP_UNUSED_ARG(netif);
  LWIP_UNUSED_ARG(p);
  LWIP_UNUSED_ARG(ipaddr);

  return ERR_IF;
 8014776:	f06f 030b 	mvn.w	r3, #11
}
 801477a:	4618      	mov	r0, r3
 801477c:	3714      	adds	r7, #20
 801477e:	46bd      	mov	sp, r7
 8014780:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014784:	4770      	bx	lr
	...

08014788 <netif_get_by_index>:
*
* @param idx index of netif to find
*/
struct netif *
netif_get_by_index(u8_t idx)
{
 8014788:	b480      	push	{r7}
 801478a:	b085      	sub	sp, #20
 801478c:	af00      	add	r7, sp, #0
 801478e:	4603      	mov	r3, r0
 8014790:	71fb      	strb	r3, [r7, #7]
  struct netif *netif;

  LWIP_ASSERT_CORE_LOCKED();

  if (idx != NETIF_NO_INDEX) {
 8014792:	79fb      	ldrb	r3, [r7, #7]
 8014794:	2b00      	cmp	r3, #0
 8014796:	d013      	beq.n	80147c0 <netif_get_by_index+0x38>
    NETIF_FOREACH(netif) {
 8014798:	4b0d      	ldr	r3, [pc, #52]	@ (80147d0 <netif_get_by_index+0x48>)
 801479a:	681b      	ldr	r3, [r3, #0]
 801479c:	60fb      	str	r3, [r7, #12]
 801479e:	e00c      	b.n	80147ba <netif_get_by_index+0x32>
      if (idx == netif_get_index(netif)) {
 80147a0:	68fb      	ldr	r3, [r7, #12]
 80147a2:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 80147a6:	3301      	adds	r3, #1
 80147a8:	b2db      	uxtb	r3, r3
 80147aa:	79fa      	ldrb	r2, [r7, #7]
 80147ac:	429a      	cmp	r2, r3
 80147ae:	d101      	bne.n	80147b4 <netif_get_by_index+0x2c>
        return netif; /* found! */
 80147b0:	68fb      	ldr	r3, [r7, #12]
 80147b2:	e006      	b.n	80147c2 <netif_get_by_index+0x3a>
    NETIF_FOREACH(netif) {
 80147b4:	68fb      	ldr	r3, [r7, #12]
 80147b6:	681b      	ldr	r3, [r3, #0]
 80147b8:	60fb      	str	r3, [r7, #12]
 80147ba:	68fb      	ldr	r3, [r7, #12]
 80147bc:	2b00      	cmp	r3, #0
 80147be:	d1ef      	bne.n	80147a0 <netif_get_by_index+0x18>
      }
    }
  }

  return NULL;
 80147c0:	2300      	movs	r3, #0
}
 80147c2:	4618      	mov	r0, r3
 80147c4:	3714      	adds	r7, #20
 80147c6:	46bd      	mov	sp, r7
 80147c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80147cc:	4770      	bx	lr
 80147ce:	bf00      	nop
 80147d0:	24008788 	.word	0x24008788

080147d4 <pbuf_free_ooseq>:
#if !NO_SYS
static
#endif /* !NO_SYS */
void
pbuf_free_ooseq(void)
{
 80147d4:	b580      	push	{r7, lr}
 80147d6:	b082      	sub	sp, #8
 80147d8:	af00      	add	r7, sp, #0
  struct tcp_pcb *pcb;
  SYS_ARCH_SET(pbuf_free_ooseq_pending, 0);
 80147da:	f009 ff83 	bl	801e6e4 <sys_arch_protect>
 80147de:	6038      	str	r0, [r7, #0]
 80147e0:	4b0d      	ldr	r3, [pc, #52]	@ (8014818 <pbuf_free_ooseq+0x44>)
 80147e2:	2200      	movs	r2, #0
 80147e4:	701a      	strb	r2, [r3, #0]
 80147e6:	6838      	ldr	r0, [r7, #0]
 80147e8:	f009 ff8a 	bl	801e700 <sys_arch_unprotect>

  for (pcb = tcp_active_pcbs; NULL != pcb; pcb = pcb->next) {
 80147ec:	4b0b      	ldr	r3, [pc, #44]	@ (801481c <pbuf_free_ooseq+0x48>)
 80147ee:	681b      	ldr	r3, [r3, #0]
 80147f0:	607b      	str	r3, [r7, #4]
 80147f2:	e00a      	b.n	801480a <pbuf_free_ooseq+0x36>
    if (pcb->ooseq != NULL) {
 80147f4:	687b      	ldr	r3, [r7, #4]
 80147f6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80147f8:	2b00      	cmp	r3, #0
 80147fa:	d003      	beq.n	8014804 <pbuf_free_ooseq+0x30>
      /** Free the ooseq pbufs of one PCB only */
      LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_free_ooseq: freeing out-of-sequence pbufs\n"));
      tcp_free_ooseq(pcb);
 80147fc:	6878      	ldr	r0, [r7, #4]
 80147fe:	f002 fc49 	bl	8017094 <tcp_free_ooseq>
      return;
 8014802:	e005      	b.n	8014810 <pbuf_free_ooseq+0x3c>
  for (pcb = tcp_active_pcbs; NULL != pcb; pcb = pcb->next) {
 8014804:	687b      	ldr	r3, [r7, #4]
 8014806:	68db      	ldr	r3, [r3, #12]
 8014808:	607b      	str	r3, [r7, #4]
 801480a:	687b      	ldr	r3, [r7, #4]
 801480c:	2b00      	cmp	r3, #0
 801480e:	d1f1      	bne.n	80147f4 <pbuf_free_ooseq+0x20>
    }
  }
}
 8014810:	3708      	adds	r7, #8
 8014812:	46bd      	mov	sp, r7
 8014814:	bd80      	pop	{r7, pc}
 8014816:	bf00      	nop
 8014818:	24008791 	.word	0x24008791
 801481c:	240087a0 	.word	0x240087a0

08014820 <pbuf_free_ooseq_callback>:
/**
 * Just a callback function for tcpip_callback() that calls pbuf_free_ooseq().
 */
static void
pbuf_free_ooseq_callback(void *arg)
{
 8014820:	b580      	push	{r7, lr}
 8014822:	b082      	sub	sp, #8
 8014824:	af00      	add	r7, sp, #0
 8014826:	6078      	str	r0, [r7, #4]
  LWIP_UNUSED_ARG(arg);
  pbuf_free_ooseq();
 8014828:	f7ff ffd4 	bl	80147d4 <pbuf_free_ooseq>
}
 801482c:	bf00      	nop
 801482e:	3708      	adds	r7, #8
 8014830:	46bd      	mov	sp, r7
 8014832:	bd80      	pop	{r7, pc}

08014834 <pbuf_pool_is_empty>:
#endif /* !NO_SYS */

/** Queue a call to pbuf_free_ooseq if not already queued. */
static void
pbuf_pool_is_empty(void)
{
 8014834:	b580      	push	{r7, lr}
 8014836:	b082      	sub	sp, #8
 8014838:	af00      	add	r7, sp, #0
#ifndef PBUF_POOL_FREE_OOSEQ_QUEUE_CALL
  SYS_ARCH_SET(pbuf_free_ooseq_pending, 1);
#else /* PBUF_POOL_FREE_OOSEQ_QUEUE_CALL */
  u8_t queued;
  SYS_ARCH_DECL_PROTECT(old_level);
  SYS_ARCH_PROTECT(old_level);
 801483a:	f009 ff53 	bl	801e6e4 <sys_arch_protect>
 801483e:	6078      	str	r0, [r7, #4]
  queued = pbuf_free_ooseq_pending;
 8014840:	4b0f      	ldr	r3, [pc, #60]	@ (8014880 <pbuf_pool_is_empty+0x4c>)
 8014842:	781b      	ldrb	r3, [r3, #0]
 8014844:	70fb      	strb	r3, [r7, #3]
  pbuf_free_ooseq_pending = 1;
 8014846:	4b0e      	ldr	r3, [pc, #56]	@ (8014880 <pbuf_pool_is_empty+0x4c>)
 8014848:	2201      	movs	r2, #1
 801484a:	701a      	strb	r2, [r3, #0]
  SYS_ARCH_UNPROTECT(old_level);
 801484c:	6878      	ldr	r0, [r7, #4]
 801484e:	f009 ff57 	bl	801e700 <sys_arch_unprotect>

  if (!queued) {
 8014852:	78fb      	ldrb	r3, [r7, #3]
 8014854:	2b00      	cmp	r3, #0
 8014856:	d10f      	bne.n	8014878 <pbuf_pool_is_empty+0x44>
    /* queue a call to pbuf_free_ooseq if not already queued */
    PBUF_POOL_FREE_OOSEQ_QUEUE_CALL();
 8014858:	2100      	movs	r1, #0
 801485a:	480a      	ldr	r0, [pc, #40]	@ (8014884 <pbuf_pool_is_empty+0x50>)
 801485c:	f7fe fdc8 	bl	80133f0 <tcpip_try_callback>
 8014860:	4603      	mov	r3, r0
 8014862:	2b00      	cmp	r3, #0
 8014864:	d008      	beq.n	8014878 <pbuf_pool_is_empty+0x44>
 8014866:	f009 ff3d 	bl	801e6e4 <sys_arch_protect>
 801486a:	6078      	str	r0, [r7, #4]
 801486c:	4b04      	ldr	r3, [pc, #16]	@ (8014880 <pbuf_pool_is_empty+0x4c>)
 801486e:	2200      	movs	r2, #0
 8014870:	701a      	strb	r2, [r3, #0]
 8014872:	6878      	ldr	r0, [r7, #4]
 8014874:	f009 ff44 	bl	801e700 <sys_arch_unprotect>
  }
#endif /* PBUF_POOL_FREE_OOSEQ_QUEUE_CALL */
}
 8014878:	bf00      	nop
 801487a:	3708      	adds	r7, #8
 801487c:	46bd      	mov	sp, r7
 801487e:	bd80      	pop	{r7, pc}
 8014880:	24008791 	.word	0x24008791
 8014884:	08014821 	.word	0x08014821

08014888 <pbuf_init_alloced_pbuf>:
#endif /* !LWIP_TCP || !TCP_QUEUE_OOSEQ || !PBUF_POOL_FREE_OOSEQ */

/* Initialize members of struct pbuf after allocation */
static void
pbuf_init_alloced_pbuf(struct pbuf *p, void *payload, u16_t tot_len, u16_t len, pbuf_type type, u8_t flags)
{
 8014888:	b480      	push	{r7}
 801488a:	b085      	sub	sp, #20
 801488c:	af00      	add	r7, sp, #0
 801488e:	60f8      	str	r0, [r7, #12]
 8014890:	60b9      	str	r1, [r7, #8]
 8014892:	4611      	mov	r1, r2
 8014894:	461a      	mov	r2, r3
 8014896:	460b      	mov	r3, r1
 8014898:	80fb      	strh	r3, [r7, #6]
 801489a:	4613      	mov	r3, r2
 801489c:	80bb      	strh	r3, [r7, #4]
  p->next = NULL;
 801489e:	68fb      	ldr	r3, [r7, #12]
 80148a0:	2200      	movs	r2, #0
 80148a2:	601a      	str	r2, [r3, #0]
  p->payload = payload;
 80148a4:	68fb      	ldr	r3, [r7, #12]
 80148a6:	68ba      	ldr	r2, [r7, #8]
 80148a8:	605a      	str	r2, [r3, #4]
  p->tot_len = tot_len;
 80148aa:	68fb      	ldr	r3, [r7, #12]
 80148ac:	88fa      	ldrh	r2, [r7, #6]
 80148ae:	811a      	strh	r2, [r3, #8]
  p->len = len;
 80148b0:	68fb      	ldr	r3, [r7, #12]
 80148b2:	88ba      	ldrh	r2, [r7, #4]
 80148b4:	815a      	strh	r2, [r3, #10]
  p->type_internal = (u8_t)type;
 80148b6:	8b3b      	ldrh	r3, [r7, #24]
 80148b8:	b2da      	uxtb	r2, r3
 80148ba:	68fb      	ldr	r3, [r7, #12]
 80148bc:	731a      	strb	r2, [r3, #12]
  p->flags = flags;
 80148be:	68fb      	ldr	r3, [r7, #12]
 80148c0:	7f3a      	ldrb	r2, [r7, #28]
 80148c2:	735a      	strb	r2, [r3, #13]
  p->ref = 1;
 80148c4:	68fb      	ldr	r3, [r7, #12]
 80148c6:	2201      	movs	r2, #1
 80148c8:	739a      	strb	r2, [r3, #14]
  p->if_idx = NETIF_NO_INDEX;
 80148ca:	68fb      	ldr	r3, [r7, #12]
 80148cc:	2200      	movs	r2, #0
 80148ce:	73da      	strb	r2, [r3, #15]
}
 80148d0:	bf00      	nop
 80148d2:	3714      	adds	r7, #20
 80148d4:	46bd      	mov	sp, r7
 80148d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80148da:	4770      	bx	lr

080148dc <pbuf_alloc>:
 * @return the allocated pbuf. If multiple pbufs where allocated, this
 * is the first pbuf of a pbuf chain.
 */
struct pbuf *
pbuf_alloc(pbuf_layer layer, u16_t length, pbuf_type type)
{
 80148dc:	b580      	push	{r7, lr}
 80148de:	b08c      	sub	sp, #48	@ 0x30
 80148e0:	af02      	add	r7, sp, #8
 80148e2:	4603      	mov	r3, r0
 80148e4:	71fb      	strb	r3, [r7, #7]
 80148e6:	460b      	mov	r3, r1
 80148e8:	80bb      	strh	r3, [r7, #4]
 80148ea:	4613      	mov	r3, r2
 80148ec:	807b      	strh	r3, [r7, #2]
  struct pbuf *p;
  u16_t offset = (u16_t)layer;
 80148ee:	79fb      	ldrb	r3, [r7, #7]
 80148f0:	847b      	strh	r3, [r7, #34]	@ 0x22
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_alloc(length=%"U16_F")\n", length));

  switch (type) {
 80148f2:	887b      	ldrh	r3, [r7, #2]
 80148f4:	f5b3 7f20 	cmp.w	r3, #640	@ 0x280
 80148f8:	d07f      	beq.n	80149fa <pbuf_alloc+0x11e>
 80148fa:	f5b3 7f20 	cmp.w	r3, #640	@ 0x280
 80148fe:	f300 80c8 	bgt.w	8014a92 <pbuf_alloc+0x1b6>
 8014902:	f5b3 7fc1 	cmp.w	r3, #386	@ 0x182
 8014906:	d010      	beq.n	801492a <pbuf_alloc+0x4e>
 8014908:	f5b3 7fc1 	cmp.w	r3, #386	@ 0x182
 801490c:	f300 80c1 	bgt.w	8014a92 <pbuf_alloc+0x1b6>
 8014910:	2b01      	cmp	r3, #1
 8014912:	d002      	beq.n	801491a <pbuf_alloc+0x3e>
 8014914:	2b41      	cmp	r3, #65	@ 0x41
 8014916:	f040 80bc 	bne.w	8014a92 <pbuf_alloc+0x1b6>
    case PBUF_REF: /* fall through */
    case PBUF_ROM:
      p = pbuf_alloc_reference(NULL, length, type);
 801491a:	887a      	ldrh	r2, [r7, #2]
 801491c:	88bb      	ldrh	r3, [r7, #4]
 801491e:	4619      	mov	r1, r3
 8014920:	2000      	movs	r0, #0
 8014922:	f000 f8d1 	bl	8014ac8 <pbuf_alloc_reference>
 8014926:	6278      	str	r0, [r7, #36]	@ 0x24
      break;
 8014928:	e0bd      	b.n	8014aa6 <pbuf_alloc+0x1ca>
    case PBUF_POOL: {
      struct pbuf *q, *last;
      u16_t rem_len; /* remaining length */
      p = NULL;
 801492a:	2300      	movs	r3, #0
 801492c:	627b      	str	r3, [r7, #36]	@ 0x24
      last = NULL;
 801492e:	2300      	movs	r3, #0
 8014930:	61fb      	str	r3, [r7, #28]
      rem_len = length;
 8014932:	88bb      	ldrh	r3, [r7, #4]
 8014934:	837b      	strh	r3, [r7, #26]
      do {
        u16_t qlen;
        q = (struct pbuf *)memp_malloc(MEMP_PBUF_POOL);
 8014936:	200c      	movs	r0, #12
 8014938:	f7ff fb9a 	bl	8014070 <memp_malloc>
 801493c:	6138      	str	r0, [r7, #16]
        if (q == NULL) {
 801493e:	693b      	ldr	r3, [r7, #16]
 8014940:	2b00      	cmp	r3, #0
 8014942:	d109      	bne.n	8014958 <pbuf_alloc+0x7c>
          PBUF_POOL_IS_EMPTY();
 8014944:	f7ff ff76 	bl	8014834 <pbuf_pool_is_empty>
          /* free chain so far allocated */
          if (p) {
 8014948:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801494a:	2b00      	cmp	r3, #0
 801494c:	d002      	beq.n	8014954 <pbuf_alloc+0x78>
            pbuf_free(p);
 801494e:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8014950:	f000 faa8 	bl	8014ea4 <pbuf_free>
          }
          /* bail out unsuccessfully */
          return NULL;
 8014954:	2300      	movs	r3, #0
 8014956:	e0a7      	b.n	8014aa8 <pbuf_alloc+0x1cc>
        }
        qlen = LWIP_MIN(rem_len, (u16_t)(PBUF_POOL_BUFSIZE_ALIGNED - LWIP_MEM_ALIGN_SIZE(offset)));
 8014958:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 801495a:	3303      	adds	r3, #3
 801495c:	b29b      	uxth	r3, r3
 801495e:	f023 0303 	bic.w	r3, r3, #3
 8014962:	b29b      	uxth	r3, r3
 8014964:	f5c3 7320 	rsb	r3, r3, #640	@ 0x280
 8014968:	b29b      	uxth	r3, r3
 801496a:	8b7a      	ldrh	r2, [r7, #26]
 801496c:	4293      	cmp	r3, r2
 801496e:	bf28      	it	cs
 8014970:	4613      	movcs	r3, r2
 8014972:	81fb      	strh	r3, [r7, #14]
        pbuf_init_alloced_pbuf(q, LWIP_MEM_ALIGN((void *)((u8_t *)q + SIZEOF_STRUCT_PBUF + offset)),
 8014974:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8014976:	3310      	adds	r3, #16
 8014978:	693a      	ldr	r2, [r7, #16]
 801497a:	4413      	add	r3, r2
 801497c:	3303      	adds	r3, #3
 801497e:	f023 0303 	bic.w	r3, r3, #3
 8014982:	4618      	mov	r0, r3
 8014984:	89f9      	ldrh	r1, [r7, #14]
 8014986:	8b7a      	ldrh	r2, [r7, #26]
 8014988:	2300      	movs	r3, #0
 801498a:	9301      	str	r3, [sp, #4]
 801498c:	887b      	ldrh	r3, [r7, #2]
 801498e:	9300      	str	r3, [sp, #0]
 8014990:	460b      	mov	r3, r1
 8014992:	4601      	mov	r1, r0
 8014994:	6938      	ldr	r0, [r7, #16]
 8014996:	f7ff ff77 	bl	8014888 <pbuf_init_alloced_pbuf>
                               rem_len, qlen, type, 0);
        LWIP_ASSERT("pbuf_alloc: pbuf q->payload properly aligned",
 801499a:	693b      	ldr	r3, [r7, #16]
 801499c:	685b      	ldr	r3, [r3, #4]
 801499e:	f003 0303 	and.w	r3, r3, #3
 80149a2:	2b00      	cmp	r3, #0
 80149a4:	d006      	beq.n	80149b4 <pbuf_alloc+0xd8>
 80149a6:	4b42      	ldr	r3, [pc, #264]	@ (8014ab0 <pbuf_alloc+0x1d4>)
 80149a8:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80149ac:	4941      	ldr	r1, [pc, #260]	@ (8014ab4 <pbuf_alloc+0x1d8>)
 80149ae:	4842      	ldr	r0, [pc, #264]	@ (8014ab8 <pbuf_alloc+0x1dc>)
 80149b0:	f009 ffb6 	bl	801e920 <iprintf>
                    ((mem_ptr_t)q->payload % MEM_ALIGNMENT) == 0);
        LWIP_ASSERT("PBUF_POOL_BUFSIZE must be bigger than MEM_ALIGNMENT",
 80149b4:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 80149b6:	3303      	adds	r3, #3
 80149b8:	f023 0303 	bic.w	r3, r3, #3
 80149bc:	f5b3 7f20 	cmp.w	r3, #640	@ 0x280
 80149c0:	d106      	bne.n	80149d0 <pbuf_alloc+0xf4>
 80149c2:	4b3b      	ldr	r3, [pc, #236]	@ (8014ab0 <pbuf_alloc+0x1d4>)
 80149c4:	f44f 7281 	mov.w	r2, #258	@ 0x102
 80149c8:	493c      	ldr	r1, [pc, #240]	@ (8014abc <pbuf_alloc+0x1e0>)
 80149ca:	483b      	ldr	r0, [pc, #236]	@ (8014ab8 <pbuf_alloc+0x1dc>)
 80149cc:	f009 ffa8 	bl	801e920 <iprintf>
                    (PBUF_POOL_BUFSIZE_ALIGNED - LWIP_MEM_ALIGN_SIZE(offset)) > 0 );
        if (p == NULL) {
 80149d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80149d2:	2b00      	cmp	r3, #0
 80149d4:	d102      	bne.n	80149dc <pbuf_alloc+0x100>
          /* allocated head of pbuf chain (into p) */
          p = q;
 80149d6:	693b      	ldr	r3, [r7, #16]
 80149d8:	627b      	str	r3, [r7, #36]	@ 0x24
 80149da:	e002      	b.n	80149e2 <pbuf_alloc+0x106>
        } else {
          /* make previous pbuf point to this pbuf */
          last->next = q;
 80149dc:	69fb      	ldr	r3, [r7, #28]
 80149de:	693a      	ldr	r2, [r7, #16]
 80149e0:	601a      	str	r2, [r3, #0]
        }
        last = q;
 80149e2:	693b      	ldr	r3, [r7, #16]
 80149e4:	61fb      	str	r3, [r7, #28]
        rem_len = (u16_t)(rem_len - qlen);
 80149e6:	8b7a      	ldrh	r2, [r7, #26]
 80149e8:	89fb      	ldrh	r3, [r7, #14]
 80149ea:	1ad3      	subs	r3, r2, r3
 80149ec:	837b      	strh	r3, [r7, #26]
        offset = 0;
 80149ee:	2300      	movs	r3, #0
 80149f0:	847b      	strh	r3, [r7, #34]	@ 0x22
      } while (rem_len > 0);
 80149f2:	8b7b      	ldrh	r3, [r7, #26]
 80149f4:	2b00      	cmp	r3, #0
 80149f6:	d19e      	bne.n	8014936 <pbuf_alloc+0x5a>
      break;
 80149f8:	e055      	b.n	8014aa6 <pbuf_alloc+0x1ca>
    }
    case PBUF_RAM: {
      u16_t payload_len = (u16_t)(LWIP_MEM_ALIGN_SIZE(offset) + LWIP_MEM_ALIGN_SIZE(length));
 80149fa:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 80149fc:	3303      	adds	r3, #3
 80149fe:	b29b      	uxth	r3, r3
 8014a00:	f023 0303 	bic.w	r3, r3, #3
 8014a04:	b29a      	uxth	r2, r3
 8014a06:	88bb      	ldrh	r3, [r7, #4]
 8014a08:	3303      	adds	r3, #3
 8014a0a:	b29b      	uxth	r3, r3
 8014a0c:	f023 0303 	bic.w	r3, r3, #3
 8014a10:	b29b      	uxth	r3, r3
 8014a12:	4413      	add	r3, r2
 8014a14:	833b      	strh	r3, [r7, #24]
      mem_size_t alloc_len = (mem_size_t)(LWIP_MEM_ALIGN_SIZE(SIZEOF_STRUCT_PBUF) + payload_len);
 8014a16:	8b3b      	ldrh	r3, [r7, #24]
 8014a18:	3310      	adds	r3, #16
 8014a1a:	82fb      	strh	r3, [r7, #22]

      /* bug #50040: Check for integer overflow when calculating alloc_len */
      if ((payload_len < LWIP_MEM_ALIGN_SIZE(length)) ||
 8014a1c:	8b3a      	ldrh	r2, [r7, #24]
 8014a1e:	88bb      	ldrh	r3, [r7, #4]
 8014a20:	3303      	adds	r3, #3
 8014a22:	f023 0303 	bic.w	r3, r3, #3
 8014a26:	429a      	cmp	r2, r3
 8014a28:	d306      	bcc.n	8014a38 <pbuf_alloc+0x15c>
          (alloc_len < LWIP_MEM_ALIGN_SIZE(length))) {
 8014a2a:	8afa      	ldrh	r2, [r7, #22]
 8014a2c:	88bb      	ldrh	r3, [r7, #4]
 8014a2e:	3303      	adds	r3, #3
 8014a30:	f023 0303 	bic.w	r3, r3, #3
      if ((payload_len < LWIP_MEM_ALIGN_SIZE(length)) ||
 8014a34:	429a      	cmp	r2, r3
 8014a36:	d201      	bcs.n	8014a3c <pbuf_alloc+0x160>
        return NULL;
 8014a38:	2300      	movs	r3, #0
 8014a3a:	e035      	b.n	8014aa8 <pbuf_alloc+0x1cc>
      }

      /* If pbuf is to be allocated in RAM, allocate memory for it. */
      p = (struct pbuf *)mem_malloc(alloc_len);
 8014a3c:	8afb      	ldrh	r3, [r7, #22]
 8014a3e:	4618      	mov	r0, r3
 8014a40:	f7ff f96e 	bl	8013d20 <mem_malloc>
 8014a44:	6278      	str	r0, [r7, #36]	@ 0x24
      if (p == NULL) {
 8014a46:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8014a48:	2b00      	cmp	r3, #0
 8014a4a:	d101      	bne.n	8014a50 <pbuf_alloc+0x174>
        return NULL;
 8014a4c:	2300      	movs	r3, #0
 8014a4e:	e02b      	b.n	8014aa8 <pbuf_alloc+0x1cc>
      }
      pbuf_init_alloced_pbuf(p, LWIP_MEM_ALIGN((void *)((u8_t *)p + SIZEOF_STRUCT_PBUF + offset)),
 8014a50:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8014a52:	3310      	adds	r3, #16
 8014a54:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8014a56:	4413      	add	r3, r2
 8014a58:	3303      	adds	r3, #3
 8014a5a:	f023 0303 	bic.w	r3, r3, #3
 8014a5e:	4618      	mov	r0, r3
 8014a60:	88b9      	ldrh	r1, [r7, #4]
 8014a62:	88ba      	ldrh	r2, [r7, #4]
 8014a64:	2300      	movs	r3, #0
 8014a66:	9301      	str	r3, [sp, #4]
 8014a68:	887b      	ldrh	r3, [r7, #2]
 8014a6a:	9300      	str	r3, [sp, #0]
 8014a6c:	460b      	mov	r3, r1
 8014a6e:	4601      	mov	r1, r0
 8014a70:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8014a72:	f7ff ff09 	bl	8014888 <pbuf_init_alloced_pbuf>
                             length, length, type, 0);
      LWIP_ASSERT("pbuf_alloc: pbuf->payload properly aligned",
 8014a76:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8014a78:	685b      	ldr	r3, [r3, #4]
 8014a7a:	f003 0303 	and.w	r3, r3, #3
 8014a7e:	2b00      	cmp	r3, #0
 8014a80:	d010      	beq.n	8014aa4 <pbuf_alloc+0x1c8>
 8014a82:	4b0b      	ldr	r3, [pc, #44]	@ (8014ab0 <pbuf_alloc+0x1d4>)
 8014a84:	f44f 7291 	mov.w	r2, #290	@ 0x122
 8014a88:	490d      	ldr	r1, [pc, #52]	@ (8014ac0 <pbuf_alloc+0x1e4>)
 8014a8a:	480b      	ldr	r0, [pc, #44]	@ (8014ab8 <pbuf_alloc+0x1dc>)
 8014a8c:	f009 ff48 	bl	801e920 <iprintf>
                  ((mem_ptr_t)p->payload % MEM_ALIGNMENT) == 0);
      break;
 8014a90:	e008      	b.n	8014aa4 <pbuf_alloc+0x1c8>
    }
    default:
      LWIP_ASSERT("pbuf_alloc: erroneous type", 0);
 8014a92:	4b07      	ldr	r3, [pc, #28]	@ (8014ab0 <pbuf_alloc+0x1d4>)
 8014a94:	f240 1227 	movw	r2, #295	@ 0x127
 8014a98:	490a      	ldr	r1, [pc, #40]	@ (8014ac4 <pbuf_alloc+0x1e8>)
 8014a9a:	4807      	ldr	r0, [pc, #28]	@ (8014ab8 <pbuf_alloc+0x1dc>)
 8014a9c:	f009 ff40 	bl	801e920 <iprintf>
      return NULL;
 8014aa0:	2300      	movs	r3, #0
 8014aa2:	e001      	b.n	8014aa8 <pbuf_alloc+0x1cc>
      break;
 8014aa4:	bf00      	nop
  }
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_alloc(length=%"U16_F") == %p\n", length, (void *)p));
  return p;
 8014aa6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8014aa8:	4618      	mov	r0, r3
 8014aaa:	3728      	adds	r7, #40	@ 0x28
 8014aac:	46bd      	mov	sp, r7
 8014aae:	bd80      	pop	{r7, pc}
 8014ab0:	08020980 	.word	0x08020980
 8014ab4:	080209b0 	.word	0x080209b0
 8014ab8:	080209e0 	.word	0x080209e0
 8014abc:	08020a08 	.word	0x08020a08
 8014ac0:	08020a3c 	.word	0x08020a3c
 8014ac4:	08020a68 	.word	0x08020a68

08014ac8 <pbuf_alloc_reference>:
 *
 * @return the allocated pbuf.
 */
struct pbuf *
pbuf_alloc_reference(void *payload, u16_t length, pbuf_type type)
{
 8014ac8:	b580      	push	{r7, lr}
 8014aca:	b086      	sub	sp, #24
 8014acc:	af02      	add	r7, sp, #8
 8014ace:	6078      	str	r0, [r7, #4]
 8014ad0:	460b      	mov	r3, r1
 8014ad2:	807b      	strh	r3, [r7, #2]
 8014ad4:	4613      	mov	r3, r2
 8014ad6:	803b      	strh	r3, [r7, #0]
  struct pbuf *p;
  LWIP_ASSERT("invalid pbuf_type", (type == PBUF_REF) || (type == PBUF_ROM));
 8014ad8:	883b      	ldrh	r3, [r7, #0]
 8014ada:	2b41      	cmp	r3, #65	@ 0x41
 8014adc:	d009      	beq.n	8014af2 <pbuf_alloc_reference+0x2a>
 8014ade:	883b      	ldrh	r3, [r7, #0]
 8014ae0:	2b01      	cmp	r3, #1
 8014ae2:	d006      	beq.n	8014af2 <pbuf_alloc_reference+0x2a>
 8014ae4:	4b0f      	ldr	r3, [pc, #60]	@ (8014b24 <pbuf_alloc_reference+0x5c>)
 8014ae6:	f44f 72a5 	mov.w	r2, #330	@ 0x14a
 8014aea:	490f      	ldr	r1, [pc, #60]	@ (8014b28 <pbuf_alloc_reference+0x60>)
 8014aec:	480f      	ldr	r0, [pc, #60]	@ (8014b2c <pbuf_alloc_reference+0x64>)
 8014aee:	f009 ff17 	bl	801e920 <iprintf>
  /* only allocate memory for the pbuf structure */
  p = (struct pbuf *)memp_malloc(MEMP_PBUF);
 8014af2:	200b      	movs	r0, #11
 8014af4:	f7ff fabc 	bl	8014070 <memp_malloc>
 8014af8:	60f8      	str	r0, [r7, #12]
  if (p == NULL) {
 8014afa:	68fb      	ldr	r3, [r7, #12]
 8014afc:	2b00      	cmp	r3, #0
 8014afe:	d101      	bne.n	8014b04 <pbuf_alloc_reference+0x3c>
    LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_LEVEL_SERIOUS,
                ("pbuf_alloc_reference: Could not allocate MEMP_PBUF for PBUF_%s.\n",
                 (type == PBUF_ROM) ? "ROM" : "REF"));
    return NULL;
 8014b00:	2300      	movs	r3, #0
 8014b02:	e00b      	b.n	8014b1c <pbuf_alloc_reference+0x54>
  }
  pbuf_init_alloced_pbuf(p, payload, length, length, type, 0);
 8014b04:	8879      	ldrh	r1, [r7, #2]
 8014b06:	887a      	ldrh	r2, [r7, #2]
 8014b08:	2300      	movs	r3, #0
 8014b0a:	9301      	str	r3, [sp, #4]
 8014b0c:	883b      	ldrh	r3, [r7, #0]
 8014b0e:	9300      	str	r3, [sp, #0]
 8014b10:	460b      	mov	r3, r1
 8014b12:	6879      	ldr	r1, [r7, #4]
 8014b14:	68f8      	ldr	r0, [r7, #12]
 8014b16:	f7ff feb7 	bl	8014888 <pbuf_init_alloced_pbuf>
  return p;
 8014b1a:	68fb      	ldr	r3, [r7, #12]
}
 8014b1c:	4618      	mov	r0, r3
 8014b1e:	3710      	adds	r7, #16
 8014b20:	46bd      	mov	sp, r7
 8014b22:	bd80      	pop	{r7, pc}
 8014b24:	08020980 	.word	0x08020980
 8014b28:	08020a84 	.word	0x08020a84
 8014b2c:	080209e0 	.word	0x080209e0

08014b30 <pbuf_alloced_custom>:
 *        big enough to hold 'length' plus the header size
 */
struct pbuf *
pbuf_alloced_custom(pbuf_layer l, u16_t length, pbuf_type type, struct pbuf_custom *p,
                    void *payload_mem, u16_t payload_mem_len)
{
 8014b30:	b580      	push	{r7, lr}
 8014b32:	b088      	sub	sp, #32
 8014b34:	af02      	add	r7, sp, #8
 8014b36:	607b      	str	r3, [r7, #4]
 8014b38:	4603      	mov	r3, r0
 8014b3a:	73fb      	strb	r3, [r7, #15]
 8014b3c:	460b      	mov	r3, r1
 8014b3e:	81bb      	strh	r3, [r7, #12]
 8014b40:	4613      	mov	r3, r2
 8014b42:	817b      	strh	r3, [r7, #10]
  u16_t offset = (u16_t)l;
 8014b44:	7bfb      	ldrb	r3, [r7, #15]
 8014b46:	827b      	strh	r3, [r7, #18]
  void *payload;
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_alloced_custom(length=%"U16_F")\n", length));

  if (LWIP_MEM_ALIGN_SIZE(offset) + length > payload_mem_len) {
 8014b48:	8a7b      	ldrh	r3, [r7, #18]
 8014b4a:	3303      	adds	r3, #3
 8014b4c:	f023 0203 	bic.w	r2, r3, #3
 8014b50:	89bb      	ldrh	r3, [r7, #12]
 8014b52:	441a      	add	r2, r3
 8014b54:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8014b56:	429a      	cmp	r2, r3
 8014b58:	d901      	bls.n	8014b5e <pbuf_alloced_custom+0x2e>
    LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_LEVEL_WARNING, ("pbuf_alloced_custom(length=%"U16_F") buffer too short\n", length));
    return NULL;
 8014b5a:	2300      	movs	r3, #0
 8014b5c:	e018      	b.n	8014b90 <pbuf_alloced_custom+0x60>
  }

  if (payload_mem != NULL) {
 8014b5e:	6a3b      	ldr	r3, [r7, #32]
 8014b60:	2b00      	cmp	r3, #0
 8014b62:	d007      	beq.n	8014b74 <pbuf_alloced_custom+0x44>
    payload = (u8_t *)payload_mem + LWIP_MEM_ALIGN_SIZE(offset);
 8014b64:	8a7b      	ldrh	r3, [r7, #18]
 8014b66:	3303      	adds	r3, #3
 8014b68:	f023 0303 	bic.w	r3, r3, #3
 8014b6c:	6a3a      	ldr	r2, [r7, #32]
 8014b6e:	4413      	add	r3, r2
 8014b70:	617b      	str	r3, [r7, #20]
 8014b72:	e001      	b.n	8014b78 <pbuf_alloced_custom+0x48>
  } else {
    payload = NULL;
 8014b74:	2300      	movs	r3, #0
 8014b76:	617b      	str	r3, [r7, #20]
  }
  pbuf_init_alloced_pbuf(&p->pbuf, payload, length, length, type, PBUF_FLAG_IS_CUSTOM);
 8014b78:	6878      	ldr	r0, [r7, #4]
 8014b7a:	89b9      	ldrh	r1, [r7, #12]
 8014b7c:	89ba      	ldrh	r2, [r7, #12]
 8014b7e:	2302      	movs	r3, #2
 8014b80:	9301      	str	r3, [sp, #4]
 8014b82:	897b      	ldrh	r3, [r7, #10]
 8014b84:	9300      	str	r3, [sp, #0]
 8014b86:	460b      	mov	r3, r1
 8014b88:	6979      	ldr	r1, [r7, #20]
 8014b8a:	f7ff fe7d 	bl	8014888 <pbuf_init_alloced_pbuf>
  return &p->pbuf;
 8014b8e:	687b      	ldr	r3, [r7, #4]
}
 8014b90:	4618      	mov	r0, r3
 8014b92:	3718      	adds	r7, #24
 8014b94:	46bd      	mov	sp, r7
 8014b96:	bd80      	pop	{r7, pc}

08014b98 <pbuf_realloc>:
 *
 * @note Despite its name, pbuf_realloc cannot grow the size of a pbuf (chain).
 */
void
pbuf_realloc(struct pbuf *p, u16_t new_len)
{
 8014b98:	b580      	push	{r7, lr}
 8014b9a:	b084      	sub	sp, #16
 8014b9c:	af00      	add	r7, sp, #0
 8014b9e:	6078      	str	r0, [r7, #4]
 8014ba0:	460b      	mov	r3, r1
 8014ba2:	807b      	strh	r3, [r7, #2]
  struct pbuf *q;
  u16_t rem_len; /* remaining length */
  u16_t shrink;

  LWIP_ASSERT("pbuf_realloc: p != NULL", p != NULL);
 8014ba4:	687b      	ldr	r3, [r7, #4]
 8014ba6:	2b00      	cmp	r3, #0
 8014ba8:	d106      	bne.n	8014bb8 <pbuf_realloc+0x20>
 8014baa:	4b3a      	ldr	r3, [pc, #232]	@ (8014c94 <pbuf_realloc+0xfc>)
 8014bac:	f44f 72cc 	mov.w	r2, #408	@ 0x198
 8014bb0:	4939      	ldr	r1, [pc, #228]	@ (8014c98 <pbuf_realloc+0x100>)
 8014bb2:	483a      	ldr	r0, [pc, #232]	@ (8014c9c <pbuf_realloc+0x104>)
 8014bb4:	f009 feb4 	bl	801e920 <iprintf>

  /* desired length larger than current length? */
  if (new_len >= p->tot_len) {
 8014bb8:	687b      	ldr	r3, [r7, #4]
 8014bba:	891b      	ldrh	r3, [r3, #8]
 8014bbc:	887a      	ldrh	r2, [r7, #2]
 8014bbe:	429a      	cmp	r2, r3
 8014bc0:	d263      	bcs.n	8014c8a <pbuf_realloc+0xf2>
    return;
  }

  /* the pbuf chain grows by (new_len - p->tot_len) bytes
   * (which may be negative in case of shrinking) */
  shrink = (u16_t)(p->tot_len - new_len);
 8014bc2:	687b      	ldr	r3, [r7, #4]
 8014bc4:	891a      	ldrh	r2, [r3, #8]
 8014bc6:	887b      	ldrh	r3, [r7, #2]
 8014bc8:	1ad3      	subs	r3, r2, r3
 8014bca:	813b      	strh	r3, [r7, #8]

  /* first, step over any pbufs that should remain in the chain */
  rem_len = new_len;
 8014bcc:	887b      	ldrh	r3, [r7, #2]
 8014bce:	817b      	strh	r3, [r7, #10]
  q = p;
 8014bd0:	687b      	ldr	r3, [r7, #4]
 8014bd2:	60fb      	str	r3, [r7, #12]
  /* should this pbuf be kept? */
  while (rem_len > q->len) {
 8014bd4:	e018      	b.n	8014c08 <pbuf_realloc+0x70>
    /* decrease remaining length by pbuf length */
    rem_len = (u16_t)(rem_len - q->len);
 8014bd6:	68fb      	ldr	r3, [r7, #12]
 8014bd8:	895b      	ldrh	r3, [r3, #10]
 8014bda:	897a      	ldrh	r2, [r7, #10]
 8014bdc:	1ad3      	subs	r3, r2, r3
 8014bde:	817b      	strh	r3, [r7, #10]
    /* decrease total length indicator */
    q->tot_len = (u16_t)(q->tot_len - shrink);
 8014be0:	68fb      	ldr	r3, [r7, #12]
 8014be2:	891a      	ldrh	r2, [r3, #8]
 8014be4:	893b      	ldrh	r3, [r7, #8]
 8014be6:	1ad3      	subs	r3, r2, r3
 8014be8:	b29a      	uxth	r2, r3
 8014bea:	68fb      	ldr	r3, [r7, #12]
 8014bec:	811a      	strh	r2, [r3, #8]
    /* proceed to next pbuf in chain */
    q = q->next;
 8014bee:	68fb      	ldr	r3, [r7, #12]
 8014bf0:	681b      	ldr	r3, [r3, #0]
 8014bf2:	60fb      	str	r3, [r7, #12]
    LWIP_ASSERT("pbuf_realloc: q != NULL", q != NULL);
 8014bf4:	68fb      	ldr	r3, [r7, #12]
 8014bf6:	2b00      	cmp	r3, #0
 8014bf8:	d106      	bne.n	8014c08 <pbuf_realloc+0x70>
 8014bfa:	4b26      	ldr	r3, [pc, #152]	@ (8014c94 <pbuf_realloc+0xfc>)
 8014bfc:	f240 12af 	movw	r2, #431	@ 0x1af
 8014c00:	4927      	ldr	r1, [pc, #156]	@ (8014ca0 <pbuf_realloc+0x108>)
 8014c02:	4826      	ldr	r0, [pc, #152]	@ (8014c9c <pbuf_realloc+0x104>)
 8014c04:	f009 fe8c 	bl	801e920 <iprintf>
  while (rem_len > q->len) {
 8014c08:	68fb      	ldr	r3, [r7, #12]
 8014c0a:	895b      	ldrh	r3, [r3, #10]
 8014c0c:	897a      	ldrh	r2, [r7, #10]
 8014c0e:	429a      	cmp	r2, r3
 8014c10:	d8e1      	bhi.n	8014bd6 <pbuf_realloc+0x3e>
  /* we have now reached the new last pbuf (in q) */
  /* rem_len == desired length for pbuf q */

  /* shrink allocated memory for PBUF_RAM */
  /* (other types merely adjust their length fields */
  if (pbuf_match_allocsrc(q, PBUF_TYPE_ALLOC_SRC_MASK_STD_HEAP) && (rem_len != q->len)
 8014c12:	68fb      	ldr	r3, [r7, #12]
 8014c14:	7b1b      	ldrb	r3, [r3, #12]
 8014c16:	f003 030f 	and.w	r3, r3, #15
 8014c1a:	2b00      	cmp	r3, #0
 8014c1c:	d121      	bne.n	8014c62 <pbuf_realloc+0xca>
 8014c1e:	68fb      	ldr	r3, [r7, #12]
 8014c20:	895b      	ldrh	r3, [r3, #10]
 8014c22:	897a      	ldrh	r2, [r7, #10]
 8014c24:	429a      	cmp	r2, r3
 8014c26:	d01c      	beq.n	8014c62 <pbuf_realloc+0xca>
#if LWIP_SUPPORT_CUSTOM_PBUF
      && ((q->flags & PBUF_FLAG_IS_CUSTOM) == 0)
 8014c28:	68fb      	ldr	r3, [r7, #12]
 8014c2a:	7b5b      	ldrb	r3, [r3, #13]
 8014c2c:	f003 0302 	and.w	r3, r3, #2
 8014c30:	2b00      	cmp	r3, #0
 8014c32:	d116      	bne.n	8014c62 <pbuf_realloc+0xca>
#endif /* LWIP_SUPPORT_CUSTOM_PBUF */
     ) {
    /* reallocate and adjust the length of the pbuf that will be split */
    q = (struct pbuf *)mem_trim(q, (mem_size_t)(((u8_t *)q->payload - (u8_t *)q) + rem_len));
 8014c34:	68fb      	ldr	r3, [r7, #12]
 8014c36:	685a      	ldr	r2, [r3, #4]
 8014c38:	68fb      	ldr	r3, [r7, #12]
 8014c3a:	1ad3      	subs	r3, r2, r3
 8014c3c:	b29a      	uxth	r2, r3
 8014c3e:	897b      	ldrh	r3, [r7, #10]
 8014c40:	4413      	add	r3, r2
 8014c42:	b29b      	uxth	r3, r3
 8014c44:	4619      	mov	r1, r3
 8014c46:	68f8      	ldr	r0, [r7, #12]
 8014c48:	f7fe ff5a 	bl	8013b00 <mem_trim>
 8014c4c:	60f8      	str	r0, [r7, #12]
    LWIP_ASSERT("mem_trim returned q == NULL", q != NULL);
 8014c4e:	68fb      	ldr	r3, [r7, #12]
 8014c50:	2b00      	cmp	r3, #0
 8014c52:	d106      	bne.n	8014c62 <pbuf_realloc+0xca>
 8014c54:	4b0f      	ldr	r3, [pc, #60]	@ (8014c94 <pbuf_realloc+0xfc>)
 8014c56:	f240 12bd 	movw	r2, #445	@ 0x1bd
 8014c5a:	4912      	ldr	r1, [pc, #72]	@ (8014ca4 <pbuf_realloc+0x10c>)
 8014c5c:	480f      	ldr	r0, [pc, #60]	@ (8014c9c <pbuf_realloc+0x104>)
 8014c5e:	f009 fe5f 	bl	801e920 <iprintf>
  }
  /* adjust length fields for new last pbuf */
  q->len = rem_len;
 8014c62:	68fb      	ldr	r3, [r7, #12]
 8014c64:	897a      	ldrh	r2, [r7, #10]
 8014c66:	815a      	strh	r2, [r3, #10]
  q->tot_len = q->len;
 8014c68:	68fb      	ldr	r3, [r7, #12]
 8014c6a:	895a      	ldrh	r2, [r3, #10]
 8014c6c:	68fb      	ldr	r3, [r7, #12]
 8014c6e:	811a      	strh	r2, [r3, #8]

  /* any remaining pbufs in chain? */
  if (q->next != NULL) {
 8014c70:	68fb      	ldr	r3, [r7, #12]
 8014c72:	681b      	ldr	r3, [r3, #0]
 8014c74:	2b00      	cmp	r3, #0
 8014c76:	d004      	beq.n	8014c82 <pbuf_realloc+0xea>
    /* free remaining pbufs in chain */
    pbuf_free(q->next);
 8014c78:	68fb      	ldr	r3, [r7, #12]
 8014c7a:	681b      	ldr	r3, [r3, #0]
 8014c7c:	4618      	mov	r0, r3
 8014c7e:	f000 f911 	bl	8014ea4 <pbuf_free>
  }
  /* q is last packet in chain */
  q->next = NULL;
 8014c82:	68fb      	ldr	r3, [r7, #12]
 8014c84:	2200      	movs	r2, #0
 8014c86:	601a      	str	r2, [r3, #0]
 8014c88:	e000      	b.n	8014c8c <pbuf_realloc+0xf4>
    return;
 8014c8a:	bf00      	nop

}
 8014c8c:	3710      	adds	r7, #16
 8014c8e:	46bd      	mov	sp, r7
 8014c90:	bd80      	pop	{r7, pc}
 8014c92:	bf00      	nop
 8014c94:	08020980 	.word	0x08020980
 8014c98:	08020a98 	.word	0x08020a98
 8014c9c:	080209e0 	.word	0x080209e0
 8014ca0:	08020ab0 	.word	0x08020ab0
 8014ca4:	08020ac8 	.word	0x08020ac8

08014ca8 <pbuf_add_header_impl>:
 * @return non-zero on failure, zero on success.
 *
 */
static u8_t
pbuf_add_header_impl(struct pbuf *p, size_t header_size_increment, u8_t force)
{
 8014ca8:	b580      	push	{r7, lr}
 8014caa:	b086      	sub	sp, #24
 8014cac:	af00      	add	r7, sp, #0
 8014cae:	60f8      	str	r0, [r7, #12]
 8014cb0:	60b9      	str	r1, [r7, #8]
 8014cb2:	4613      	mov	r3, r2
 8014cb4:	71fb      	strb	r3, [r7, #7]
  u16_t type_internal;
  void *payload;
  u16_t increment_magnitude;

  LWIP_ASSERT("p != NULL", p != NULL);
 8014cb6:	68fb      	ldr	r3, [r7, #12]
 8014cb8:	2b00      	cmp	r3, #0
 8014cba:	d106      	bne.n	8014cca <pbuf_add_header_impl+0x22>
 8014cbc:	4b2b      	ldr	r3, [pc, #172]	@ (8014d6c <pbuf_add_header_impl+0xc4>)
 8014cbe:	f240 12df 	movw	r2, #479	@ 0x1df
 8014cc2:	492b      	ldr	r1, [pc, #172]	@ (8014d70 <pbuf_add_header_impl+0xc8>)
 8014cc4:	482b      	ldr	r0, [pc, #172]	@ (8014d74 <pbuf_add_header_impl+0xcc>)
 8014cc6:	f009 fe2b 	bl	801e920 <iprintf>
  if ((p == NULL) || (header_size_increment > 0xFFFF)) {
 8014cca:	68fb      	ldr	r3, [r7, #12]
 8014ccc:	2b00      	cmp	r3, #0
 8014cce:	d003      	beq.n	8014cd8 <pbuf_add_header_impl+0x30>
 8014cd0:	68bb      	ldr	r3, [r7, #8]
 8014cd2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8014cd6:	d301      	bcc.n	8014cdc <pbuf_add_header_impl+0x34>
    return 1;
 8014cd8:	2301      	movs	r3, #1
 8014cda:	e043      	b.n	8014d64 <pbuf_add_header_impl+0xbc>
  }
  if (header_size_increment == 0) {
 8014cdc:	68bb      	ldr	r3, [r7, #8]
 8014cde:	2b00      	cmp	r3, #0
 8014ce0:	d101      	bne.n	8014ce6 <pbuf_add_header_impl+0x3e>
    return 0;
 8014ce2:	2300      	movs	r3, #0
 8014ce4:	e03e      	b.n	8014d64 <pbuf_add_header_impl+0xbc>
  }

  increment_magnitude = (u16_t)header_size_increment;
 8014ce6:	68bb      	ldr	r3, [r7, #8]
 8014ce8:	827b      	strh	r3, [r7, #18]
  /* Do not allow tot_len to wrap as a result. */
  if ((u16_t)(increment_magnitude + p->tot_len) < increment_magnitude) {
 8014cea:	68fb      	ldr	r3, [r7, #12]
 8014cec:	891a      	ldrh	r2, [r3, #8]
 8014cee:	8a7b      	ldrh	r3, [r7, #18]
 8014cf0:	4413      	add	r3, r2
 8014cf2:	b29b      	uxth	r3, r3
 8014cf4:	8a7a      	ldrh	r2, [r7, #18]
 8014cf6:	429a      	cmp	r2, r3
 8014cf8:	d901      	bls.n	8014cfe <pbuf_add_header_impl+0x56>
    return 1;
 8014cfa:	2301      	movs	r3, #1
 8014cfc:	e032      	b.n	8014d64 <pbuf_add_header_impl+0xbc>
  }

  type_internal = p->type_internal;
 8014cfe:	68fb      	ldr	r3, [r7, #12]
 8014d00:	7b1b      	ldrb	r3, [r3, #12]
 8014d02:	823b      	strh	r3, [r7, #16]

  /* pbuf types containing payloads? */
  if (type_internal & PBUF_TYPE_FLAG_STRUCT_DATA_CONTIGUOUS) {
 8014d04:	8a3b      	ldrh	r3, [r7, #16]
 8014d06:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8014d0a:	2b00      	cmp	r3, #0
 8014d0c:	d00c      	beq.n	8014d28 <pbuf_add_header_impl+0x80>
    /* set new payload pointer */
    payload = (u8_t *)p->payload - header_size_increment;
 8014d0e:	68fb      	ldr	r3, [r7, #12]
 8014d10:	685a      	ldr	r2, [r3, #4]
 8014d12:	68bb      	ldr	r3, [r7, #8]
 8014d14:	425b      	negs	r3, r3
 8014d16:	4413      	add	r3, r2
 8014d18:	617b      	str	r3, [r7, #20]
    /* boundary check fails? */
    if ((u8_t *)payload < (u8_t *)p + SIZEOF_STRUCT_PBUF) {
 8014d1a:	68fb      	ldr	r3, [r7, #12]
 8014d1c:	3310      	adds	r3, #16
 8014d1e:	697a      	ldr	r2, [r7, #20]
 8014d20:	429a      	cmp	r2, r3
 8014d22:	d20d      	bcs.n	8014d40 <pbuf_add_header_impl+0x98>
      LWIP_DEBUGF( PBUF_DEBUG | LWIP_DBG_TRACE,
                   ("pbuf_add_header: failed as %p < %p (not enough space for new header size)\n",
                    (void *)payload, (void *)((u8_t *)p + SIZEOF_STRUCT_PBUF)));
      /* bail out unsuccessfully */
      return 1;
 8014d24:	2301      	movs	r3, #1
 8014d26:	e01d      	b.n	8014d64 <pbuf_add_header_impl+0xbc>
    }
    /* pbuf types referring to external payloads? */
  } else {
    /* hide a header in the payload? */
    if (force) {
 8014d28:	79fb      	ldrb	r3, [r7, #7]
 8014d2a:	2b00      	cmp	r3, #0
 8014d2c:	d006      	beq.n	8014d3c <pbuf_add_header_impl+0x94>
      payload = (u8_t *)p->payload - header_size_increment;
 8014d2e:	68fb      	ldr	r3, [r7, #12]
 8014d30:	685a      	ldr	r2, [r3, #4]
 8014d32:	68bb      	ldr	r3, [r7, #8]
 8014d34:	425b      	negs	r3, r3
 8014d36:	4413      	add	r3, r2
 8014d38:	617b      	str	r3, [r7, #20]
 8014d3a:	e001      	b.n	8014d40 <pbuf_add_header_impl+0x98>
    } else {
      /* cannot expand payload to front (yet!)
       * bail out unsuccessfully */
      return 1;
 8014d3c:	2301      	movs	r3, #1
 8014d3e:	e011      	b.n	8014d64 <pbuf_add_header_impl+0xbc>
  }
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_add_header: old %p new %p (%"U16_F")\n",
              (void *)p->payload, (void *)payload, increment_magnitude));

  /* modify pbuf fields */
  p->payload = payload;
 8014d40:	68fb      	ldr	r3, [r7, #12]
 8014d42:	697a      	ldr	r2, [r7, #20]
 8014d44:	605a      	str	r2, [r3, #4]
  p->len = (u16_t)(p->len + increment_magnitude);
 8014d46:	68fb      	ldr	r3, [r7, #12]
 8014d48:	895a      	ldrh	r2, [r3, #10]
 8014d4a:	8a7b      	ldrh	r3, [r7, #18]
 8014d4c:	4413      	add	r3, r2
 8014d4e:	b29a      	uxth	r2, r3
 8014d50:	68fb      	ldr	r3, [r7, #12]
 8014d52:	815a      	strh	r2, [r3, #10]
  p->tot_len = (u16_t)(p->tot_len + increment_magnitude);
 8014d54:	68fb      	ldr	r3, [r7, #12]
 8014d56:	891a      	ldrh	r2, [r3, #8]
 8014d58:	8a7b      	ldrh	r3, [r7, #18]
 8014d5a:	4413      	add	r3, r2
 8014d5c:	b29a      	uxth	r2, r3
 8014d5e:	68fb      	ldr	r3, [r7, #12]
 8014d60:	811a      	strh	r2, [r3, #8]


  return 0;
 8014d62:	2300      	movs	r3, #0
}
 8014d64:	4618      	mov	r0, r3
 8014d66:	3718      	adds	r7, #24
 8014d68:	46bd      	mov	sp, r7
 8014d6a:	bd80      	pop	{r7, pc}
 8014d6c:	08020980 	.word	0x08020980
 8014d70:	08020ae4 	.word	0x08020ae4
 8014d74:	080209e0 	.word	0x080209e0

08014d78 <pbuf_add_header>:
 * @return non-zero on failure, zero on success.
 *
 */
u8_t
pbuf_add_header(struct pbuf *p, size_t header_size_increment)
{
 8014d78:	b580      	push	{r7, lr}
 8014d7a:	b082      	sub	sp, #8
 8014d7c:	af00      	add	r7, sp, #0
 8014d7e:	6078      	str	r0, [r7, #4]
 8014d80:	6039      	str	r1, [r7, #0]
  return pbuf_add_header_impl(p, header_size_increment, 0);
 8014d82:	2200      	movs	r2, #0
 8014d84:	6839      	ldr	r1, [r7, #0]
 8014d86:	6878      	ldr	r0, [r7, #4]
 8014d88:	f7ff ff8e 	bl	8014ca8 <pbuf_add_header_impl>
 8014d8c:	4603      	mov	r3, r0
}
 8014d8e:	4618      	mov	r0, r3
 8014d90:	3708      	adds	r7, #8
 8014d92:	46bd      	mov	sp, r7
 8014d94:	bd80      	pop	{r7, pc}
	...

08014d98 <pbuf_remove_header>:
 * @return non-zero on failure, zero on success.
 *
 */
u8_t
pbuf_remove_header(struct pbuf *p, size_t header_size_decrement)
{
 8014d98:	b580      	push	{r7, lr}
 8014d9a:	b084      	sub	sp, #16
 8014d9c:	af00      	add	r7, sp, #0
 8014d9e:	6078      	str	r0, [r7, #4]
 8014da0:	6039      	str	r1, [r7, #0]
  void *payload;
  u16_t increment_magnitude;

  LWIP_ASSERT("p != NULL", p != NULL);
 8014da2:	687b      	ldr	r3, [r7, #4]
 8014da4:	2b00      	cmp	r3, #0
 8014da6:	d106      	bne.n	8014db6 <pbuf_remove_header+0x1e>
 8014da8:	4b20      	ldr	r3, [pc, #128]	@ (8014e2c <pbuf_remove_header+0x94>)
 8014daa:	f240 224b 	movw	r2, #587	@ 0x24b
 8014dae:	4920      	ldr	r1, [pc, #128]	@ (8014e30 <pbuf_remove_header+0x98>)
 8014db0:	4820      	ldr	r0, [pc, #128]	@ (8014e34 <pbuf_remove_header+0x9c>)
 8014db2:	f009 fdb5 	bl	801e920 <iprintf>
  if ((p == NULL) || (header_size_decrement > 0xFFFF)) {
 8014db6:	687b      	ldr	r3, [r7, #4]
 8014db8:	2b00      	cmp	r3, #0
 8014dba:	d003      	beq.n	8014dc4 <pbuf_remove_header+0x2c>
 8014dbc:	683b      	ldr	r3, [r7, #0]
 8014dbe:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8014dc2:	d301      	bcc.n	8014dc8 <pbuf_remove_header+0x30>
    return 1;
 8014dc4:	2301      	movs	r3, #1
 8014dc6:	e02c      	b.n	8014e22 <pbuf_remove_header+0x8a>
  }
  if (header_size_decrement == 0) {
 8014dc8:	683b      	ldr	r3, [r7, #0]
 8014dca:	2b00      	cmp	r3, #0
 8014dcc:	d101      	bne.n	8014dd2 <pbuf_remove_header+0x3a>
    return 0;
 8014dce:	2300      	movs	r3, #0
 8014dd0:	e027      	b.n	8014e22 <pbuf_remove_header+0x8a>
  }

  increment_magnitude = (u16_t)header_size_decrement;
 8014dd2:	683b      	ldr	r3, [r7, #0]
 8014dd4:	81fb      	strh	r3, [r7, #14]
  /* Check that we aren't going to move off the end of the pbuf */
  LWIP_ERROR("increment_magnitude <= p->len", (increment_magnitude <= p->len), return 1;);
 8014dd6:	687b      	ldr	r3, [r7, #4]
 8014dd8:	895b      	ldrh	r3, [r3, #10]
 8014dda:	89fa      	ldrh	r2, [r7, #14]
 8014ddc:	429a      	cmp	r2, r3
 8014dde:	d908      	bls.n	8014df2 <pbuf_remove_header+0x5a>
 8014de0:	4b12      	ldr	r3, [pc, #72]	@ (8014e2c <pbuf_remove_header+0x94>)
 8014de2:	f240 2255 	movw	r2, #597	@ 0x255
 8014de6:	4914      	ldr	r1, [pc, #80]	@ (8014e38 <pbuf_remove_header+0xa0>)
 8014de8:	4812      	ldr	r0, [pc, #72]	@ (8014e34 <pbuf_remove_header+0x9c>)
 8014dea:	f009 fd99 	bl	801e920 <iprintf>
 8014dee:	2301      	movs	r3, #1
 8014df0:	e017      	b.n	8014e22 <pbuf_remove_header+0x8a>

  /* remember current payload pointer */
  payload = p->payload;
 8014df2:	687b      	ldr	r3, [r7, #4]
 8014df4:	685b      	ldr	r3, [r3, #4]
 8014df6:	60bb      	str	r3, [r7, #8]
  LWIP_UNUSED_ARG(payload); /* only used in LWIP_DEBUGF below */

  /* increase payload pointer (guarded by length check above) */
  p->payload = (u8_t *)p->payload + header_size_decrement;
 8014df8:	687b      	ldr	r3, [r7, #4]
 8014dfa:	685a      	ldr	r2, [r3, #4]
 8014dfc:	683b      	ldr	r3, [r7, #0]
 8014dfe:	441a      	add	r2, r3
 8014e00:	687b      	ldr	r3, [r7, #4]
 8014e02:	605a      	str	r2, [r3, #4]
  /* modify pbuf length fields */
  p->len = (u16_t)(p->len - increment_magnitude);
 8014e04:	687b      	ldr	r3, [r7, #4]
 8014e06:	895a      	ldrh	r2, [r3, #10]
 8014e08:	89fb      	ldrh	r3, [r7, #14]
 8014e0a:	1ad3      	subs	r3, r2, r3
 8014e0c:	b29a      	uxth	r2, r3
 8014e0e:	687b      	ldr	r3, [r7, #4]
 8014e10:	815a      	strh	r2, [r3, #10]
  p->tot_len = (u16_t)(p->tot_len - increment_magnitude);
 8014e12:	687b      	ldr	r3, [r7, #4]
 8014e14:	891a      	ldrh	r2, [r3, #8]
 8014e16:	89fb      	ldrh	r3, [r7, #14]
 8014e18:	1ad3      	subs	r3, r2, r3
 8014e1a:	b29a      	uxth	r2, r3
 8014e1c:	687b      	ldr	r3, [r7, #4]
 8014e1e:	811a      	strh	r2, [r3, #8]

  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_remove_header: old %p new %p (%"U16_F")\n",
              (void *)payload, (void *)p->payload, increment_magnitude));

  return 0;
 8014e20:	2300      	movs	r3, #0
}
 8014e22:	4618      	mov	r0, r3
 8014e24:	3710      	adds	r7, #16
 8014e26:	46bd      	mov	sp, r7
 8014e28:	bd80      	pop	{r7, pc}
 8014e2a:	bf00      	nop
 8014e2c:	08020980 	.word	0x08020980
 8014e30:	08020ae4 	.word	0x08020ae4
 8014e34:	080209e0 	.word	0x080209e0
 8014e38:	08020af0 	.word	0x08020af0

08014e3c <pbuf_header_impl>:

static u8_t
pbuf_header_impl(struct pbuf *p, s16_t header_size_increment, u8_t force)
{
 8014e3c:	b580      	push	{r7, lr}
 8014e3e:	b082      	sub	sp, #8
 8014e40:	af00      	add	r7, sp, #0
 8014e42:	6078      	str	r0, [r7, #4]
 8014e44:	460b      	mov	r3, r1
 8014e46:	807b      	strh	r3, [r7, #2]
 8014e48:	4613      	mov	r3, r2
 8014e4a:	707b      	strb	r3, [r7, #1]
  if (header_size_increment < 0) {
 8014e4c:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8014e50:	2b00      	cmp	r3, #0
 8014e52:	da08      	bge.n	8014e66 <pbuf_header_impl+0x2a>
    return pbuf_remove_header(p, (size_t) - header_size_increment);
 8014e54:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8014e58:	425b      	negs	r3, r3
 8014e5a:	4619      	mov	r1, r3
 8014e5c:	6878      	ldr	r0, [r7, #4]
 8014e5e:	f7ff ff9b 	bl	8014d98 <pbuf_remove_header>
 8014e62:	4603      	mov	r3, r0
 8014e64:	e007      	b.n	8014e76 <pbuf_header_impl+0x3a>
  } else {
    return pbuf_add_header_impl(p, (size_t)header_size_increment, force);
 8014e66:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8014e6a:	787a      	ldrb	r2, [r7, #1]
 8014e6c:	4619      	mov	r1, r3
 8014e6e:	6878      	ldr	r0, [r7, #4]
 8014e70:	f7ff ff1a 	bl	8014ca8 <pbuf_add_header_impl>
 8014e74:	4603      	mov	r3, r0
  }
}
 8014e76:	4618      	mov	r0, r3
 8014e78:	3708      	adds	r7, #8
 8014e7a:	46bd      	mov	sp, r7
 8014e7c:	bd80      	pop	{r7, pc}

08014e7e <pbuf_header_force>:
 * Same as pbuf_header but does not check if 'header_size > 0' is allowed.
 * This is used internally only, to allow PBUF_REF for RX.
 */
u8_t
pbuf_header_force(struct pbuf *p, s16_t header_size_increment)
{
 8014e7e:	b580      	push	{r7, lr}
 8014e80:	b082      	sub	sp, #8
 8014e82:	af00      	add	r7, sp, #0
 8014e84:	6078      	str	r0, [r7, #4]
 8014e86:	460b      	mov	r3, r1
 8014e88:	807b      	strh	r3, [r7, #2]
  return pbuf_header_impl(p, header_size_increment, 1);
 8014e8a:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8014e8e:	2201      	movs	r2, #1
 8014e90:	4619      	mov	r1, r3
 8014e92:	6878      	ldr	r0, [r7, #4]
 8014e94:	f7ff ffd2 	bl	8014e3c <pbuf_header_impl>
 8014e98:	4603      	mov	r3, r0
}
 8014e9a:	4618      	mov	r0, r3
 8014e9c:	3708      	adds	r7, #8
 8014e9e:	46bd      	mov	sp, r7
 8014ea0:	bd80      	pop	{r7, pc}
	...

08014ea4 <pbuf_free>:
 * 1->1->1 becomes .......
 *
 */
u8_t
pbuf_free(struct pbuf *p)
{
 8014ea4:	b580      	push	{r7, lr}
 8014ea6:	b088      	sub	sp, #32
 8014ea8:	af00      	add	r7, sp, #0
 8014eaa:	6078      	str	r0, [r7, #4]
  u8_t alloc_src;
  struct pbuf *q;
  u8_t count;

  if (p == NULL) {
 8014eac:	687b      	ldr	r3, [r7, #4]
 8014eae:	2b00      	cmp	r3, #0
 8014eb0:	d10b      	bne.n	8014eca <pbuf_free+0x26>
    LWIP_ASSERT("p != NULL", p != NULL);
 8014eb2:	687b      	ldr	r3, [r7, #4]
 8014eb4:	2b00      	cmp	r3, #0
 8014eb6:	d106      	bne.n	8014ec6 <pbuf_free+0x22>
 8014eb8:	4b3b      	ldr	r3, [pc, #236]	@ (8014fa8 <pbuf_free+0x104>)
 8014eba:	f44f 7237 	mov.w	r2, #732	@ 0x2dc
 8014ebe:	493b      	ldr	r1, [pc, #236]	@ (8014fac <pbuf_free+0x108>)
 8014ec0:	483b      	ldr	r0, [pc, #236]	@ (8014fb0 <pbuf_free+0x10c>)
 8014ec2:	f009 fd2d 	bl	801e920 <iprintf>
    /* if assertions are disabled, proceed with debug output */
    LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_LEVEL_SERIOUS,
                ("pbuf_free(p == NULL) was called.\n"));
    return 0;
 8014ec6:	2300      	movs	r3, #0
 8014ec8:	e069      	b.n	8014f9e <pbuf_free+0xfa>
  }
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_free(%p)\n", (void *)p));

  PERF_START;

  count = 0;
 8014eca:	2300      	movs	r3, #0
 8014ecc:	77fb      	strb	r3, [r7, #31]
  /* de-allocate all consecutive pbufs from the head of the chain that
   * obtain a zero reference count after decrementing*/
  while (p != NULL) {
 8014ece:	e062      	b.n	8014f96 <pbuf_free+0xf2>
    LWIP_PBUF_REF_T ref;
    SYS_ARCH_DECL_PROTECT(old_level);
    /* Since decrementing ref cannot be guaranteed to be a single machine operation
     * we must protect it. We put the new ref into a local variable to prevent
     * further protection. */
    SYS_ARCH_PROTECT(old_level);
 8014ed0:	f009 fc08 	bl	801e6e4 <sys_arch_protect>
 8014ed4:	61b8      	str	r0, [r7, #24]
    /* all pbufs in a chain are referenced at least once */
    LWIP_ASSERT("pbuf_free: p->ref > 0", p->ref > 0);
 8014ed6:	687b      	ldr	r3, [r7, #4]
 8014ed8:	7b9b      	ldrb	r3, [r3, #14]
 8014eda:	2b00      	cmp	r3, #0
 8014edc:	d106      	bne.n	8014eec <pbuf_free+0x48>
 8014ede:	4b32      	ldr	r3, [pc, #200]	@ (8014fa8 <pbuf_free+0x104>)
 8014ee0:	f240 22f1 	movw	r2, #753	@ 0x2f1
 8014ee4:	4933      	ldr	r1, [pc, #204]	@ (8014fb4 <pbuf_free+0x110>)
 8014ee6:	4832      	ldr	r0, [pc, #200]	@ (8014fb0 <pbuf_free+0x10c>)
 8014ee8:	f009 fd1a 	bl	801e920 <iprintf>
    /* decrease reference count (number of pointers to pbuf) */
    ref = --(p->ref);
 8014eec:	687b      	ldr	r3, [r7, #4]
 8014eee:	7b9b      	ldrb	r3, [r3, #14]
 8014ef0:	3b01      	subs	r3, #1
 8014ef2:	b2da      	uxtb	r2, r3
 8014ef4:	687b      	ldr	r3, [r7, #4]
 8014ef6:	739a      	strb	r2, [r3, #14]
 8014ef8:	687b      	ldr	r3, [r7, #4]
 8014efa:	7b9b      	ldrb	r3, [r3, #14]
 8014efc:	75fb      	strb	r3, [r7, #23]
    SYS_ARCH_UNPROTECT(old_level);
 8014efe:	69b8      	ldr	r0, [r7, #24]
 8014f00:	f009 fbfe 	bl	801e700 <sys_arch_unprotect>
    /* this pbuf is no longer referenced to? */
    if (ref == 0) {
 8014f04:	7dfb      	ldrb	r3, [r7, #23]
 8014f06:	2b00      	cmp	r3, #0
 8014f08:	d143      	bne.n	8014f92 <pbuf_free+0xee>
      /* remember next pbuf in chain for next iteration */
      q = p->next;
 8014f0a:	687b      	ldr	r3, [r7, #4]
 8014f0c:	681b      	ldr	r3, [r3, #0]
 8014f0e:	613b      	str	r3, [r7, #16]
      LWIP_DEBUGF( PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_free: deallocating %p\n", (void *)p));
      alloc_src = pbuf_get_allocsrc(p);
 8014f10:	687b      	ldr	r3, [r7, #4]
 8014f12:	7b1b      	ldrb	r3, [r3, #12]
 8014f14:	f003 030f 	and.w	r3, r3, #15
 8014f18:	73fb      	strb	r3, [r7, #15]
#if LWIP_SUPPORT_CUSTOM_PBUF
      /* is this a custom pbuf? */
      if ((p->flags & PBUF_FLAG_IS_CUSTOM) != 0) {
 8014f1a:	687b      	ldr	r3, [r7, #4]
 8014f1c:	7b5b      	ldrb	r3, [r3, #13]
 8014f1e:	f003 0302 	and.w	r3, r3, #2
 8014f22:	2b00      	cmp	r3, #0
 8014f24:	d011      	beq.n	8014f4a <pbuf_free+0xa6>
        struct pbuf_custom *pc = (struct pbuf_custom *)p;
 8014f26:	687b      	ldr	r3, [r7, #4]
 8014f28:	60bb      	str	r3, [r7, #8]
        LWIP_ASSERT("pc->custom_free_function != NULL", pc->custom_free_function != NULL);
 8014f2a:	68bb      	ldr	r3, [r7, #8]
 8014f2c:	691b      	ldr	r3, [r3, #16]
 8014f2e:	2b00      	cmp	r3, #0
 8014f30:	d106      	bne.n	8014f40 <pbuf_free+0x9c>
 8014f32:	4b1d      	ldr	r3, [pc, #116]	@ (8014fa8 <pbuf_free+0x104>)
 8014f34:	f240 22ff 	movw	r2, #767	@ 0x2ff
 8014f38:	491f      	ldr	r1, [pc, #124]	@ (8014fb8 <pbuf_free+0x114>)
 8014f3a:	481d      	ldr	r0, [pc, #116]	@ (8014fb0 <pbuf_free+0x10c>)
 8014f3c:	f009 fcf0 	bl	801e920 <iprintf>
        pc->custom_free_function(p);
 8014f40:	68bb      	ldr	r3, [r7, #8]
 8014f42:	691b      	ldr	r3, [r3, #16]
 8014f44:	6878      	ldr	r0, [r7, #4]
 8014f46:	4798      	blx	r3
 8014f48:	e01d      	b.n	8014f86 <pbuf_free+0xe2>
      } else
#endif /* LWIP_SUPPORT_CUSTOM_PBUF */
      {
        /* is this a pbuf from the pool? */
        if (alloc_src == PBUF_TYPE_ALLOC_SRC_MASK_STD_MEMP_PBUF_POOL) {
 8014f4a:	7bfb      	ldrb	r3, [r7, #15]
 8014f4c:	2b02      	cmp	r3, #2
 8014f4e:	d104      	bne.n	8014f5a <pbuf_free+0xb6>
          memp_free(MEMP_PBUF_POOL, p);
 8014f50:	6879      	ldr	r1, [r7, #4]
 8014f52:	200c      	movs	r0, #12
 8014f54:	f7ff f902 	bl	801415c <memp_free>
 8014f58:	e015      	b.n	8014f86 <pbuf_free+0xe2>
          /* is this a ROM or RAM referencing pbuf? */
        } else if (alloc_src == PBUF_TYPE_ALLOC_SRC_MASK_STD_MEMP_PBUF) {
 8014f5a:	7bfb      	ldrb	r3, [r7, #15]
 8014f5c:	2b01      	cmp	r3, #1
 8014f5e:	d104      	bne.n	8014f6a <pbuf_free+0xc6>
          memp_free(MEMP_PBUF, p);
 8014f60:	6879      	ldr	r1, [r7, #4]
 8014f62:	200b      	movs	r0, #11
 8014f64:	f7ff f8fa 	bl	801415c <memp_free>
 8014f68:	e00d      	b.n	8014f86 <pbuf_free+0xe2>
          /* type == PBUF_RAM */
        } else if (alloc_src == PBUF_TYPE_ALLOC_SRC_MASK_STD_HEAP) {
 8014f6a:	7bfb      	ldrb	r3, [r7, #15]
 8014f6c:	2b00      	cmp	r3, #0
 8014f6e:	d103      	bne.n	8014f78 <pbuf_free+0xd4>
          mem_free(p);
 8014f70:	6878      	ldr	r0, [r7, #4]
 8014f72:	f7fe fd35 	bl	80139e0 <mem_free>
 8014f76:	e006      	b.n	8014f86 <pbuf_free+0xe2>
        } else {
          /* @todo: support freeing other types */
          LWIP_ASSERT("invalid pbuf type", 0);
 8014f78:	4b0b      	ldr	r3, [pc, #44]	@ (8014fa8 <pbuf_free+0x104>)
 8014f7a:	f240 320f 	movw	r2, #783	@ 0x30f
 8014f7e:	490f      	ldr	r1, [pc, #60]	@ (8014fbc <pbuf_free+0x118>)
 8014f80:	480b      	ldr	r0, [pc, #44]	@ (8014fb0 <pbuf_free+0x10c>)
 8014f82:	f009 fccd 	bl	801e920 <iprintf>
        }
      }
      count++;
 8014f86:	7ffb      	ldrb	r3, [r7, #31]
 8014f88:	3301      	adds	r3, #1
 8014f8a:	77fb      	strb	r3, [r7, #31]
      /* proceed to next pbuf */
      p = q;
 8014f8c:	693b      	ldr	r3, [r7, #16]
 8014f8e:	607b      	str	r3, [r7, #4]
 8014f90:	e001      	b.n	8014f96 <pbuf_free+0xf2>
      /* p->ref > 0, this pbuf is still referenced to */
      /* (and so the remaining pbufs in chain as well) */
    } else {
      LWIP_DEBUGF( PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_free: %p has ref %"U16_F", ending here.\n", (void *)p, (u16_t)ref));
      /* stop walking through the chain */
      p = NULL;
 8014f92:	2300      	movs	r3, #0
 8014f94:	607b      	str	r3, [r7, #4]
  while (p != NULL) {
 8014f96:	687b      	ldr	r3, [r7, #4]
 8014f98:	2b00      	cmp	r3, #0
 8014f9a:	d199      	bne.n	8014ed0 <pbuf_free+0x2c>
    }
  }
  PERF_STOP("pbuf_free");
  /* return number of de-allocated pbufs */
  return count;
 8014f9c:	7ffb      	ldrb	r3, [r7, #31]
}
 8014f9e:	4618      	mov	r0, r3
 8014fa0:	3720      	adds	r7, #32
 8014fa2:	46bd      	mov	sp, r7
 8014fa4:	bd80      	pop	{r7, pc}
 8014fa6:	bf00      	nop
 8014fa8:	08020980 	.word	0x08020980
 8014fac:	08020ae4 	.word	0x08020ae4
 8014fb0:	080209e0 	.word	0x080209e0
 8014fb4:	08020b10 	.word	0x08020b10
 8014fb8:	08020b28 	.word	0x08020b28
 8014fbc:	08020b4c 	.word	0x08020b4c

08014fc0 <pbuf_clen>:
 * @param p first pbuf of chain
 * @return the number of pbufs in a chain
 */
u16_t
pbuf_clen(const struct pbuf *p)
{
 8014fc0:	b480      	push	{r7}
 8014fc2:	b085      	sub	sp, #20
 8014fc4:	af00      	add	r7, sp, #0
 8014fc6:	6078      	str	r0, [r7, #4]
  u16_t len;

  len = 0;
 8014fc8:	2300      	movs	r3, #0
 8014fca:	81fb      	strh	r3, [r7, #14]
  while (p != NULL) {
 8014fcc:	e005      	b.n	8014fda <pbuf_clen+0x1a>
    ++len;
 8014fce:	89fb      	ldrh	r3, [r7, #14]
 8014fd0:	3301      	adds	r3, #1
 8014fd2:	81fb      	strh	r3, [r7, #14]
    p = p->next;
 8014fd4:	687b      	ldr	r3, [r7, #4]
 8014fd6:	681b      	ldr	r3, [r3, #0]
 8014fd8:	607b      	str	r3, [r7, #4]
  while (p != NULL) {
 8014fda:	687b      	ldr	r3, [r7, #4]
 8014fdc:	2b00      	cmp	r3, #0
 8014fde:	d1f6      	bne.n	8014fce <pbuf_clen+0xe>
  }
  return len;
 8014fe0:	89fb      	ldrh	r3, [r7, #14]
}
 8014fe2:	4618      	mov	r0, r3
 8014fe4:	3714      	adds	r7, #20
 8014fe6:	46bd      	mov	sp, r7
 8014fe8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014fec:	4770      	bx	lr
	...

08014ff0 <pbuf_ref>:
 * @param p pbuf to increase reference counter of
 *
 */
void
pbuf_ref(struct pbuf *p)
{
 8014ff0:	b580      	push	{r7, lr}
 8014ff2:	b084      	sub	sp, #16
 8014ff4:	af00      	add	r7, sp, #0
 8014ff6:	6078      	str	r0, [r7, #4]
  /* pbuf given? */
  if (p != NULL) {
 8014ff8:	687b      	ldr	r3, [r7, #4]
 8014ffa:	2b00      	cmp	r3, #0
 8014ffc:	d016      	beq.n	801502c <pbuf_ref+0x3c>
    SYS_ARCH_SET(p->ref, (LWIP_PBUF_REF_T)(p->ref + 1));
 8014ffe:	f009 fb71 	bl	801e6e4 <sys_arch_protect>
 8015002:	60f8      	str	r0, [r7, #12]
 8015004:	687b      	ldr	r3, [r7, #4]
 8015006:	7b9b      	ldrb	r3, [r3, #14]
 8015008:	3301      	adds	r3, #1
 801500a:	b2da      	uxtb	r2, r3
 801500c:	687b      	ldr	r3, [r7, #4]
 801500e:	739a      	strb	r2, [r3, #14]
 8015010:	68f8      	ldr	r0, [r7, #12]
 8015012:	f009 fb75 	bl	801e700 <sys_arch_unprotect>
    LWIP_ASSERT("pbuf ref overflow", p->ref > 0);
 8015016:	687b      	ldr	r3, [r7, #4]
 8015018:	7b9b      	ldrb	r3, [r3, #14]
 801501a:	2b00      	cmp	r3, #0
 801501c:	d106      	bne.n	801502c <pbuf_ref+0x3c>
 801501e:	4b05      	ldr	r3, [pc, #20]	@ (8015034 <pbuf_ref+0x44>)
 8015020:	f240 3242 	movw	r2, #834	@ 0x342
 8015024:	4904      	ldr	r1, [pc, #16]	@ (8015038 <pbuf_ref+0x48>)
 8015026:	4805      	ldr	r0, [pc, #20]	@ (801503c <pbuf_ref+0x4c>)
 8015028:	f009 fc7a 	bl	801e920 <iprintf>
  }
}
 801502c:	bf00      	nop
 801502e:	3710      	adds	r7, #16
 8015030:	46bd      	mov	sp, r7
 8015032:	bd80      	pop	{r7, pc}
 8015034:	08020980 	.word	0x08020980
 8015038:	08020b60 	.word	0x08020b60
 801503c:	080209e0 	.word	0x080209e0

08015040 <pbuf_cat>:
 *
 * @see pbuf_chain()
 */
void
pbuf_cat(struct pbuf *h, struct pbuf *t)
{
 8015040:	b580      	push	{r7, lr}
 8015042:	b084      	sub	sp, #16
 8015044:	af00      	add	r7, sp, #0
 8015046:	6078      	str	r0, [r7, #4]
 8015048:	6039      	str	r1, [r7, #0]
  struct pbuf *p;

  LWIP_ERROR("(h != NULL) && (t != NULL) (programmer violates API)",
 801504a:	687b      	ldr	r3, [r7, #4]
 801504c:	2b00      	cmp	r3, #0
 801504e:	d002      	beq.n	8015056 <pbuf_cat+0x16>
 8015050:	683b      	ldr	r3, [r7, #0]
 8015052:	2b00      	cmp	r3, #0
 8015054:	d107      	bne.n	8015066 <pbuf_cat+0x26>
 8015056:	4b20      	ldr	r3, [pc, #128]	@ (80150d8 <pbuf_cat+0x98>)
 8015058:	f240 3259 	movw	r2, #857	@ 0x359
 801505c:	491f      	ldr	r1, [pc, #124]	@ (80150dc <pbuf_cat+0x9c>)
 801505e:	4820      	ldr	r0, [pc, #128]	@ (80150e0 <pbuf_cat+0xa0>)
 8015060:	f009 fc5e 	bl	801e920 <iprintf>
 8015064:	e034      	b.n	80150d0 <pbuf_cat+0x90>
             ((h != NULL) && (t != NULL)), return;);

  /* proceed to last pbuf of chain */
  for (p = h; p->next != NULL; p = p->next) {
 8015066:	687b      	ldr	r3, [r7, #4]
 8015068:	60fb      	str	r3, [r7, #12]
 801506a:	e00a      	b.n	8015082 <pbuf_cat+0x42>
    /* add total length of second chain to all totals of first chain */
    p->tot_len = (u16_t)(p->tot_len + t->tot_len);
 801506c:	68fb      	ldr	r3, [r7, #12]
 801506e:	891a      	ldrh	r2, [r3, #8]
 8015070:	683b      	ldr	r3, [r7, #0]
 8015072:	891b      	ldrh	r3, [r3, #8]
 8015074:	4413      	add	r3, r2
 8015076:	b29a      	uxth	r2, r3
 8015078:	68fb      	ldr	r3, [r7, #12]
 801507a:	811a      	strh	r2, [r3, #8]
  for (p = h; p->next != NULL; p = p->next) {
 801507c:	68fb      	ldr	r3, [r7, #12]
 801507e:	681b      	ldr	r3, [r3, #0]
 8015080:	60fb      	str	r3, [r7, #12]
 8015082:	68fb      	ldr	r3, [r7, #12]
 8015084:	681b      	ldr	r3, [r3, #0]
 8015086:	2b00      	cmp	r3, #0
 8015088:	d1f0      	bne.n	801506c <pbuf_cat+0x2c>
  }
  /* { p is last pbuf of first h chain, p->next == NULL } */
  LWIP_ASSERT("p->tot_len == p->len (of last pbuf in chain)", p->tot_len == p->len);
 801508a:	68fb      	ldr	r3, [r7, #12]
 801508c:	891a      	ldrh	r2, [r3, #8]
 801508e:	68fb      	ldr	r3, [r7, #12]
 8015090:	895b      	ldrh	r3, [r3, #10]
 8015092:	429a      	cmp	r2, r3
 8015094:	d006      	beq.n	80150a4 <pbuf_cat+0x64>
 8015096:	4b10      	ldr	r3, [pc, #64]	@ (80150d8 <pbuf_cat+0x98>)
 8015098:	f240 3262 	movw	r2, #866	@ 0x362
 801509c:	4911      	ldr	r1, [pc, #68]	@ (80150e4 <pbuf_cat+0xa4>)
 801509e:	4810      	ldr	r0, [pc, #64]	@ (80150e0 <pbuf_cat+0xa0>)
 80150a0:	f009 fc3e 	bl	801e920 <iprintf>
  LWIP_ASSERT("p->next == NULL", p->next == NULL);
 80150a4:	68fb      	ldr	r3, [r7, #12]
 80150a6:	681b      	ldr	r3, [r3, #0]
 80150a8:	2b00      	cmp	r3, #0
 80150aa:	d006      	beq.n	80150ba <pbuf_cat+0x7a>
 80150ac:	4b0a      	ldr	r3, [pc, #40]	@ (80150d8 <pbuf_cat+0x98>)
 80150ae:	f240 3263 	movw	r2, #867	@ 0x363
 80150b2:	490d      	ldr	r1, [pc, #52]	@ (80150e8 <pbuf_cat+0xa8>)
 80150b4:	480a      	ldr	r0, [pc, #40]	@ (80150e0 <pbuf_cat+0xa0>)
 80150b6:	f009 fc33 	bl	801e920 <iprintf>
  /* add total length of second chain to last pbuf total of first chain */
  p->tot_len = (u16_t)(p->tot_len + t->tot_len);
 80150ba:	68fb      	ldr	r3, [r7, #12]
 80150bc:	891a      	ldrh	r2, [r3, #8]
 80150be:	683b      	ldr	r3, [r7, #0]
 80150c0:	891b      	ldrh	r3, [r3, #8]
 80150c2:	4413      	add	r3, r2
 80150c4:	b29a      	uxth	r2, r3
 80150c6:	68fb      	ldr	r3, [r7, #12]
 80150c8:	811a      	strh	r2, [r3, #8]
  /* chain last pbuf of head (p) with first of tail (t) */
  p->next = t;
 80150ca:	68fb      	ldr	r3, [r7, #12]
 80150cc:	683a      	ldr	r2, [r7, #0]
 80150ce:	601a      	str	r2, [r3, #0]
  /* p->next now references t, but the caller will drop its reference to t,
   * so netto there is no change to the reference count of t.
   */
}
 80150d0:	3710      	adds	r7, #16
 80150d2:	46bd      	mov	sp, r7
 80150d4:	bd80      	pop	{r7, pc}
 80150d6:	bf00      	nop
 80150d8:	08020980 	.word	0x08020980
 80150dc:	08020b74 	.word	0x08020b74
 80150e0:	080209e0 	.word	0x080209e0
 80150e4:	08020bac 	.word	0x08020bac
 80150e8:	08020bdc 	.word	0x08020bdc

080150ec <pbuf_copy>:
 *         ERR_ARG if one of the pbufs is NULL or p_to is not big
 *                 enough to hold p_from
 */
err_t
pbuf_copy(struct pbuf *p_to, const struct pbuf *p_from)
{
 80150ec:	b580      	push	{r7, lr}
 80150ee:	b086      	sub	sp, #24
 80150f0:	af00      	add	r7, sp, #0
 80150f2:	6078      	str	r0, [r7, #4]
 80150f4:	6039      	str	r1, [r7, #0]
  size_t offset_to = 0, offset_from = 0, len;
 80150f6:	2300      	movs	r3, #0
 80150f8:	617b      	str	r3, [r7, #20]
 80150fa:	2300      	movs	r3, #0
 80150fc:	613b      	str	r3, [r7, #16]

  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_copy(%p, %p)\n",
              (const void *)p_to, (const void *)p_from));

  /* is the target big enough to hold the source? */
  LWIP_ERROR("pbuf_copy: target not big enough to hold source", ((p_to != NULL) &&
 80150fe:	687b      	ldr	r3, [r7, #4]
 8015100:	2b00      	cmp	r3, #0
 8015102:	d008      	beq.n	8015116 <pbuf_copy+0x2a>
 8015104:	683b      	ldr	r3, [r7, #0]
 8015106:	2b00      	cmp	r3, #0
 8015108:	d005      	beq.n	8015116 <pbuf_copy+0x2a>
 801510a:	687b      	ldr	r3, [r7, #4]
 801510c:	891a      	ldrh	r2, [r3, #8]
 801510e:	683b      	ldr	r3, [r7, #0]
 8015110:	891b      	ldrh	r3, [r3, #8]
 8015112:	429a      	cmp	r2, r3
 8015114:	d209      	bcs.n	801512a <pbuf_copy+0x3e>
 8015116:	4b57      	ldr	r3, [pc, #348]	@ (8015274 <pbuf_copy+0x188>)
 8015118:	f240 32c9 	movw	r2, #969	@ 0x3c9
 801511c:	4956      	ldr	r1, [pc, #344]	@ (8015278 <pbuf_copy+0x18c>)
 801511e:	4857      	ldr	r0, [pc, #348]	@ (801527c <pbuf_copy+0x190>)
 8015120:	f009 fbfe 	bl	801e920 <iprintf>
 8015124:	f06f 030f 	mvn.w	r3, #15
 8015128:	e09f      	b.n	801526a <pbuf_copy+0x17e>
             (p_from != NULL) && (p_to->tot_len >= p_from->tot_len)), return ERR_ARG;);

  /* iterate through pbuf chain */
  do {
    /* copy one part of the original chain */
    if ((p_to->len - offset_to) >= (p_from->len - offset_from)) {
 801512a:	687b      	ldr	r3, [r7, #4]
 801512c:	895b      	ldrh	r3, [r3, #10]
 801512e:	461a      	mov	r2, r3
 8015130:	697b      	ldr	r3, [r7, #20]
 8015132:	1ad2      	subs	r2, r2, r3
 8015134:	683b      	ldr	r3, [r7, #0]
 8015136:	895b      	ldrh	r3, [r3, #10]
 8015138:	4619      	mov	r1, r3
 801513a:	693b      	ldr	r3, [r7, #16]
 801513c:	1acb      	subs	r3, r1, r3
 801513e:	429a      	cmp	r2, r3
 8015140:	d306      	bcc.n	8015150 <pbuf_copy+0x64>
      /* complete current p_from fits into current p_to */
      len = p_from->len - offset_from;
 8015142:	683b      	ldr	r3, [r7, #0]
 8015144:	895b      	ldrh	r3, [r3, #10]
 8015146:	461a      	mov	r2, r3
 8015148:	693b      	ldr	r3, [r7, #16]
 801514a:	1ad3      	subs	r3, r2, r3
 801514c:	60fb      	str	r3, [r7, #12]
 801514e:	e005      	b.n	801515c <pbuf_copy+0x70>
    } else {
      /* current p_from does not fit into current p_to */
      len = p_to->len - offset_to;
 8015150:	687b      	ldr	r3, [r7, #4]
 8015152:	895b      	ldrh	r3, [r3, #10]
 8015154:	461a      	mov	r2, r3
 8015156:	697b      	ldr	r3, [r7, #20]
 8015158:	1ad3      	subs	r3, r2, r3
 801515a:	60fb      	str	r3, [r7, #12]
    }
    MEMCPY((u8_t *)p_to->payload + offset_to, (u8_t *)p_from->payload + offset_from, len);
 801515c:	687b      	ldr	r3, [r7, #4]
 801515e:	685a      	ldr	r2, [r3, #4]
 8015160:	697b      	ldr	r3, [r7, #20]
 8015162:	18d0      	adds	r0, r2, r3
 8015164:	683b      	ldr	r3, [r7, #0]
 8015166:	685a      	ldr	r2, [r3, #4]
 8015168:	693b      	ldr	r3, [r7, #16]
 801516a:	4413      	add	r3, r2
 801516c:	68fa      	ldr	r2, [r7, #12]
 801516e:	4619      	mov	r1, r3
 8015170:	f009 fd07 	bl	801eb82 <memcpy>
    offset_to += len;
 8015174:	697a      	ldr	r2, [r7, #20]
 8015176:	68fb      	ldr	r3, [r7, #12]
 8015178:	4413      	add	r3, r2
 801517a:	617b      	str	r3, [r7, #20]
    offset_from += len;
 801517c:	693a      	ldr	r2, [r7, #16]
 801517e:	68fb      	ldr	r3, [r7, #12]
 8015180:	4413      	add	r3, r2
 8015182:	613b      	str	r3, [r7, #16]
    LWIP_ASSERT("offset_to <= p_to->len", offset_to <= p_to->len);
 8015184:	687b      	ldr	r3, [r7, #4]
 8015186:	895b      	ldrh	r3, [r3, #10]
 8015188:	461a      	mov	r2, r3
 801518a:	697b      	ldr	r3, [r7, #20]
 801518c:	4293      	cmp	r3, r2
 801518e:	d906      	bls.n	801519e <pbuf_copy+0xb2>
 8015190:	4b38      	ldr	r3, [pc, #224]	@ (8015274 <pbuf_copy+0x188>)
 8015192:	f240 32d9 	movw	r2, #985	@ 0x3d9
 8015196:	493a      	ldr	r1, [pc, #232]	@ (8015280 <pbuf_copy+0x194>)
 8015198:	4838      	ldr	r0, [pc, #224]	@ (801527c <pbuf_copy+0x190>)
 801519a:	f009 fbc1 	bl	801e920 <iprintf>
    LWIP_ASSERT("offset_from <= p_from->len", offset_from <= p_from->len);
 801519e:	683b      	ldr	r3, [r7, #0]
 80151a0:	895b      	ldrh	r3, [r3, #10]
 80151a2:	461a      	mov	r2, r3
 80151a4:	693b      	ldr	r3, [r7, #16]
 80151a6:	4293      	cmp	r3, r2
 80151a8:	d906      	bls.n	80151b8 <pbuf_copy+0xcc>
 80151aa:	4b32      	ldr	r3, [pc, #200]	@ (8015274 <pbuf_copy+0x188>)
 80151ac:	f240 32da 	movw	r2, #986	@ 0x3da
 80151b0:	4934      	ldr	r1, [pc, #208]	@ (8015284 <pbuf_copy+0x198>)
 80151b2:	4832      	ldr	r0, [pc, #200]	@ (801527c <pbuf_copy+0x190>)
 80151b4:	f009 fbb4 	bl	801e920 <iprintf>
    if (offset_from >= p_from->len) {
 80151b8:	683b      	ldr	r3, [r7, #0]
 80151ba:	895b      	ldrh	r3, [r3, #10]
 80151bc:	461a      	mov	r2, r3
 80151be:	693b      	ldr	r3, [r7, #16]
 80151c0:	4293      	cmp	r3, r2
 80151c2:	d304      	bcc.n	80151ce <pbuf_copy+0xe2>
      /* on to next p_from (if any) */
      offset_from = 0;
 80151c4:	2300      	movs	r3, #0
 80151c6:	613b      	str	r3, [r7, #16]
      p_from = p_from->next;
 80151c8:	683b      	ldr	r3, [r7, #0]
 80151ca:	681b      	ldr	r3, [r3, #0]
 80151cc:	603b      	str	r3, [r7, #0]
    }
    if (offset_to == p_to->len) {
 80151ce:	687b      	ldr	r3, [r7, #4]
 80151d0:	895b      	ldrh	r3, [r3, #10]
 80151d2:	461a      	mov	r2, r3
 80151d4:	697b      	ldr	r3, [r7, #20]
 80151d6:	4293      	cmp	r3, r2
 80151d8:	d114      	bne.n	8015204 <pbuf_copy+0x118>
      /* on to next p_to (if any) */
      offset_to = 0;
 80151da:	2300      	movs	r3, #0
 80151dc:	617b      	str	r3, [r7, #20]
      p_to = p_to->next;
 80151de:	687b      	ldr	r3, [r7, #4]
 80151e0:	681b      	ldr	r3, [r3, #0]
 80151e2:	607b      	str	r3, [r7, #4]
      LWIP_ERROR("p_to != NULL", (p_to != NULL) || (p_from == NULL), return ERR_ARG;);
 80151e4:	687b      	ldr	r3, [r7, #4]
 80151e6:	2b00      	cmp	r3, #0
 80151e8:	d10c      	bne.n	8015204 <pbuf_copy+0x118>
 80151ea:	683b      	ldr	r3, [r7, #0]
 80151ec:	2b00      	cmp	r3, #0
 80151ee:	d009      	beq.n	8015204 <pbuf_copy+0x118>
 80151f0:	4b20      	ldr	r3, [pc, #128]	@ (8015274 <pbuf_copy+0x188>)
 80151f2:	f44f 7279 	mov.w	r2, #996	@ 0x3e4
 80151f6:	4924      	ldr	r1, [pc, #144]	@ (8015288 <pbuf_copy+0x19c>)
 80151f8:	4820      	ldr	r0, [pc, #128]	@ (801527c <pbuf_copy+0x190>)
 80151fa:	f009 fb91 	bl	801e920 <iprintf>
 80151fe:	f06f 030f 	mvn.w	r3, #15
 8015202:	e032      	b.n	801526a <pbuf_copy+0x17e>
    }

    if ((p_from != NULL) && (p_from->len == p_from->tot_len)) {
 8015204:	683b      	ldr	r3, [r7, #0]
 8015206:	2b00      	cmp	r3, #0
 8015208:	d013      	beq.n	8015232 <pbuf_copy+0x146>
 801520a:	683b      	ldr	r3, [r7, #0]
 801520c:	895a      	ldrh	r2, [r3, #10]
 801520e:	683b      	ldr	r3, [r7, #0]
 8015210:	891b      	ldrh	r3, [r3, #8]
 8015212:	429a      	cmp	r2, r3
 8015214:	d10d      	bne.n	8015232 <pbuf_copy+0x146>
      /* don't copy more than one packet! */
      LWIP_ERROR("pbuf_copy() does not allow packet queues!",
 8015216:	683b      	ldr	r3, [r7, #0]
 8015218:	681b      	ldr	r3, [r3, #0]
 801521a:	2b00      	cmp	r3, #0
 801521c:	d009      	beq.n	8015232 <pbuf_copy+0x146>
 801521e:	4b15      	ldr	r3, [pc, #84]	@ (8015274 <pbuf_copy+0x188>)
 8015220:	f240 32e9 	movw	r2, #1001	@ 0x3e9
 8015224:	4919      	ldr	r1, [pc, #100]	@ (801528c <pbuf_copy+0x1a0>)
 8015226:	4815      	ldr	r0, [pc, #84]	@ (801527c <pbuf_copy+0x190>)
 8015228:	f009 fb7a 	bl	801e920 <iprintf>
 801522c:	f06f 0305 	mvn.w	r3, #5
 8015230:	e01b      	b.n	801526a <pbuf_copy+0x17e>
                 (p_from->next == NULL), return ERR_VAL;);
    }
    if ((p_to != NULL) && (p_to->len == p_to->tot_len)) {
 8015232:	687b      	ldr	r3, [r7, #4]
 8015234:	2b00      	cmp	r3, #0
 8015236:	d013      	beq.n	8015260 <pbuf_copy+0x174>
 8015238:	687b      	ldr	r3, [r7, #4]
 801523a:	895a      	ldrh	r2, [r3, #10]
 801523c:	687b      	ldr	r3, [r7, #4]
 801523e:	891b      	ldrh	r3, [r3, #8]
 8015240:	429a      	cmp	r2, r3
 8015242:	d10d      	bne.n	8015260 <pbuf_copy+0x174>
      /* don't copy more than one packet! */
      LWIP_ERROR("pbuf_copy() does not allow packet queues!",
 8015244:	687b      	ldr	r3, [r7, #4]
 8015246:	681b      	ldr	r3, [r3, #0]
 8015248:	2b00      	cmp	r3, #0
 801524a:	d009      	beq.n	8015260 <pbuf_copy+0x174>
 801524c:	4b09      	ldr	r3, [pc, #36]	@ (8015274 <pbuf_copy+0x188>)
 801524e:	f240 32ee 	movw	r2, #1006	@ 0x3ee
 8015252:	490e      	ldr	r1, [pc, #56]	@ (801528c <pbuf_copy+0x1a0>)
 8015254:	4809      	ldr	r0, [pc, #36]	@ (801527c <pbuf_copy+0x190>)
 8015256:	f009 fb63 	bl	801e920 <iprintf>
 801525a:	f06f 0305 	mvn.w	r3, #5
 801525e:	e004      	b.n	801526a <pbuf_copy+0x17e>
                 (p_to->next == NULL), return ERR_VAL;);
    }
  } while (p_from);
 8015260:	683b      	ldr	r3, [r7, #0]
 8015262:	2b00      	cmp	r3, #0
 8015264:	f47f af61 	bne.w	801512a <pbuf_copy+0x3e>
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_copy: end of chain reached.\n"));
  return ERR_OK;
 8015268:	2300      	movs	r3, #0
}
 801526a:	4618      	mov	r0, r3
 801526c:	3718      	adds	r7, #24
 801526e:	46bd      	mov	sp, r7
 8015270:	bd80      	pop	{r7, pc}
 8015272:	bf00      	nop
 8015274:	08020980 	.word	0x08020980
 8015278:	08020c28 	.word	0x08020c28
 801527c:	080209e0 	.word	0x080209e0
 8015280:	08020c58 	.word	0x08020c58
 8015284:	08020c70 	.word	0x08020c70
 8015288:	08020c8c 	.word	0x08020c8c
 801528c:	08020c9c 	.word	0x08020c9c

08015290 <pbuf_copy_partial>:
 * @param offset offset into the packet buffer from where to begin copying len bytes
 * @return the number of bytes copied, or 0 on failure
 */
u16_t
pbuf_copy_partial(const struct pbuf *buf, void *dataptr, u16_t len, u16_t offset)
{
 8015290:	b580      	push	{r7, lr}
 8015292:	b088      	sub	sp, #32
 8015294:	af00      	add	r7, sp, #0
 8015296:	60f8      	str	r0, [r7, #12]
 8015298:	60b9      	str	r1, [r7, #8]
 801529a:	4611      	mov	r1, r2
 801529c:	461a      	mov	r2, r3
 801529e:	460b      	mov	r3, r1
 80152a0:	80fb      	strh	r3, [r7, #6]
 80152a2:	4613      	mov	r3, r2
 80152a4:	80bb      	strh	r3, [r7, #4]
  const struct pbuf *p;
  u16_t left = 0;
 80152a6:	2300      	movs	r3, #0
 80152a8:	837b      	strh	r3, [r7, #26]
  u16_t buf_copy_len;
  u16_t copied_total = 0;
 80152aa:	2300      	movs	r3, #0
 80152ac:	82fb      	strh	r3, [r7, #22]

  LWIP_ERROR("pbuf_copy_partial: invalid buf", (buf != NULL), return 0;);
 80152ae:	68fb      	ldr	r3, [r7, #12]
 80152b0:	2b00      	cmp	r3, #0
 80152b2:	d108      	bne.n	80152c6 <pbuf_copy_partial+0x36>
 80152b4:	4b2b      	ldr	r3, [pc, #172]	@ (8015364 <pbuf_copy_partial+0xd4>)
 80152b6:	f240 420a 	movw	r2, #1034	@ 0x40a
 80152ba:	492b      	ldr	r1, [pc, #172]	@ (8015368 <pbuf_copy_partial+0xd8>)
 80152bc:	482b      	ldr	r0, [pc, #172]	@ (801536c <pbuf_copy_partial+0xdc>)
 80152be:	f009 fb2f 	bl	801e920 <iprintf>
 80152c2:	2300      	movs	r3, #0
 80152c4:	e04a      	b.n	801535c <pbuf_copy_partial+0xcc>
  LWIP_ERROR("pbuf_copy_partial: invalid dataptr", (dataptr != NULL), return 0;);
 80152c6:	68bb      	ldr	r3, [r7, #8]
 80152c8:	2b00      	cmp	r3, #0
 80152ca:	d108      	bne.n	80152de <pbuf_copy_partial+0x4e>
 80152cc:	4b25      	ldr	r3, [pc, #148]	@ (8015364 <pbuf_copy_partial+0xd4>)
 80152ce:	f240 420b 	movw	r2, #1035	@ 0x40b
 80152d2:	4927      	ldr	r1, [pc, #156]	@ (8015370 <pbuf_copy_partial+0xe0>)
 80152d4:	4825      	ldr	r0, [pc, #148]	@ (801536c <pbuf_copy_partial+0xdc>)
 80152d6:	f009 fb23 	bl	801e920 <iprintf>
 80152da:	2300      	movs	r3, #0
 80152dc:	e03e      	b.n	801535c <pbuf_copy_partial+0xcc>

  /* Note some systems use byte copy if dataptr or one of the pbuf payload pointers are unaligned. */
  for (p = buf; len != 0 && p != NULL; p = p->next) {
 80152de:	68fb      	ldr	r3, [r7, #12]
 80152e0:	61fb      	str	r3, [r7, #28]
 80152e2:	e034      	b.n	801534e <pbuf_copy_partial+0xbe>
    if ((offset != 0) && (offset >= p->len)) {
 80152e4:	88bb      	ldrh	r3, [r7, #4]
 80152e6:	2b00      	cmp	r3, #0
 80152e8:	d00a      	beq.n	8015300 <pbuf_copy_partial+0x70>
 80152ea:	69fb      	ldr	r3, [r7, #28]
 80152ec:	895b      	ldrh	r3, [r3, #10]
 80152ee:	88ba      	ldrh	r2, [r7, #4]
 80152f0:	429a      	cmp	r2, r3
 80152f2:	d305      	bcc.n	8015300 <pbuf_copy_partial+0x70>
      /* don't copy from this buffer -> on to the next */
      offset = (u16_t)(offset - p->len);
 80152f4:	69fb      	ldr	r3, [r7, #28]
 80152f6:	895b      	ldrh	r3, [r3, #10]
 80152f8:	88ba      	ldrh	r2, [r7, #4]
 80152fa:	1ad3      	subs	r3, r2, r3
 80152fc:	80bb      	strh	r3, [r7, #4]
 80152fe:	e023      	b.n	8015348 <pbuf_copy_partial+0xb8>
    } else {
      /* copy from this buffer. maybe only partially. */
      buf_copy_len = (u16_t)(p->len - offset);
 8015300:	69fb      	ldr	r3, [r7, #28]
 8015302:	895a      	ldrh	r2, [r3, #10]
 8015304:	88bb      	ldrh	r3, [r7, #4]
 8015306:	1ad3      	subs	r3, r2, r3
 8015308:	833b      	strh	r3, [r7, #24]
      if (buf_copy_len > len) {
 801530a:	8b3a      	ldrh	r2, [r7, #24]
 801530c:	88fb      	ldrh	r3, [r7, #6]
 801530e:	429a      	cmp	r2, r3
 8015310:	d901      	bls.n	8015316 <pbuf_copy_partial+0x86>
        buf_copy_len = len;
 8015312:	88fb      	ldrh	r3, [r7, #6]
 8015314:	833b      	strh	r3, [r7, #24]
      }
      /* copy the necessary parts of the buffer */
      MEMCPY(&((char *)dataptr)[left], &((char *)p->payload)[offset], buf_copy_len);
 8015316:	8b7b      	ldrh	r3, [r7, #26]
 8015318:	68ba      	ldr	r2, [r7, #8]
 801531a:	18d0      	adds	r0, r2, r3
 801531c:	69fb      	ldr	r3, [r7, #28]
 801531e:	685a      	ldr	r2, [r3, #4]
 8015320:	88bb      	ldrh	r3, [r7, #4]
 8015322:	4413      	add	r3, r2
 8015324:	8b3a      	ldrh	r2, [r7, #24]
 8015326:	4619      	mov	r1, r3
 8015328:	f009 fc2b 	bl	801eb82 <memcpy>
      copied_total = (u16_t)(copied_total + buf_copy_len);
 801532c:	8afa      	ldrh	r2, [r7, #22]
 801532e:	8b3b      	ldrh	r3, [r7, #24]
 8015330:	4413      	add	r3, r2
 8015332:	82fb      	strh	r3, [r7, #22]
      left = (u16_t)(left + buf_copy_len);
 8015334:	8b7a      	ldrh	r2, [r7, #26]
 8015336:	8b3b      	ldrh	r3, [r7, #24]
 8015338:	4413      	add	r3, r2
 801533a:	837b      	strh	r3, [r7, #26]
      len = (u16_t)(len - buf_copy_len);
 801533c:	88fa      	ldrh	r2, [r7, #6]
 801533e:	8b3b      	ldrh	r3, [r7, #24]
 8015340:	1ad3      	subs	r3, r2, r3
 8015342:	80fb      	strh	r3, [r7, #6]
      offset = 0;
 8015344:	2300      	movs	r3, #0
 8015346:	80bb      	strh	r3, [r7, #4]
  for (p = buf; len != 0 && p != NULL; p = p->next) {
 8015348:	69fb      	ldr	r3, [r7, #28]
 801534a:	681b      	ldr	r3, [r3, #0]
 801534c:	61fb      	str	r3, [r7, #28]
 801534e:	88fb      	ldrh	r3, [r7, #6]
 8015350:	2b00      	cmp	r3, #0
 8015352:	d002      	beq.n	801535a <pbuf_copy_partial+0xca>
 8015354:	69fb      	ldr	r3, [r7, #28]
 8015356:	2b00      	cmp	r3, #0
 8015358:	d1c4      	bne.n	80152e4 <pbuf_copy_partial+0x54>
    }
  }
  return copied_total;
 801535a:	8afb      	ldrh	r3, [r7, #22]
}
 801535c:	4618      	mov	r0, r3
 801535e:	3720      	adds	r7, #32
 8015360:	46bd      	mov	sp, r7
 8015362:	bd80      	pop	{r7, pc}
 8015364:	08020980 	.word	0x08020980
 8015368:	08020cc8 	.word	0x08020cc8
 801536c:	080209e0 	.word	0x080209e0
 8015370:	08020ce8 	.word	0x08020ce8

08015374 <pbuf_clone>:
 *
 * @return a new pbuf or NULL if allocation fails
 */
struct pbuf *
pbuf_clone(pbuf_layer layer, pbuf_type type, struct pbuf *p)
{
 8015374:	b580      	push	{r7, lr}
 8015376:	b084      	sub	sp, #16
 8015378:	af00      	add	r7, sp, #0
 801537a:	4603      	mov	r3, r0
 801537c:	603a      	str	r2, [r7, #0]
 801537e:	71fb      	strb	r3, [r7, #7]
 8015380:	460b      	mov	r3, r1
 8015382:	80bb      	strh	r3, [r7, #4]
  struct pbuf *q;
  err_t err;
  q = pbuf_alloc(layer, p->tot_len, type);
 8015384:	683b      	ldr	r3, [r7, #0]
 8015386:	8919      	ldrh	r1, [r3, #8]
 8015388:	88ba      	ldrh	r2, [r7, #4]
 801538a:	79fb      	ldrb	r3, [r7, #7]
 801538c:	4618      	mov	r0, r3
 801538e:	f7ff faa5 	bl	80148dc <pbuf_alloc>
 8015392:	60f8      	str	r0, [r7, #12]
  if (q == NULL) {
 8015394:	68fb      	ldr	r3, [r7, #12]
 8015396:	2b00      	cmp	r3, #0
 8015398:	d101      	bne.n	801539e <pbuf_clone+0x2a>
    return NULL;
 801539a:	2300      	movs	r3, #0
 801539c:	e011      	b.n	80153c2 <pbuf_clone+0x4e>
  }
  err = pbuf_copy(q, p);
 801539e:	6839      	ldr	r1, [r7, #0]
 80153a0:	68f8      	ldr	r0, [r7, #12]
 80153a2:	f7ff fea3 	bl	80150ec <pbuf_copy>
 80153a6:	4603      	mov	r3, r0
 80153a8:	72fb      	strb	r3, [r7, #11]
  LWIP_UNUSED_ARG(err); /* in case of LWIP_NOASSERT */
  LWIP_ASSERT("pbuf_copy failed", err == ERR_OK);
 80153aa:	f997 300b 	ldrsb.w	r3, [r7, #11]
 80153ae:	2b00      	cmp	r3, #0
 80153b0:	d006      	beq.n	80153c0 <pbuf_clone+0x4c>
 80153b2:	4b06      	ldr	r3, [pc, #24]	@ (80153cc <pbuf_clone+0x58>)
 80153b4:	f240 5224 	movw	r2, #1316	@ 0x524
 80153b8:	4905      	ldr	r1, [pc, #20]	@ (80153d0 <pbuf_clone+0x5c>)
 80153ba:	4806      	ldr	r0, [pc, #24]	@ (80153d4 <pbuf_clone+0x60>)
 80153bc:	f009 fab0 	bl	801e920 <iprintf>
  return q;
 80153c0:	68fb      	ldr	r3, [r7, #12]
}
 80153c2:	4618      	mov	r0, r3
 80153c4:	3710      	adds	r7, #16
 80153c6:	46bd      	mov	sp, r7
 80153c8:	bd80      	pop	{r7, pc}
 80153ca:	bf00      	nop
 80153cc:	08020980 	.word	0x08020980
 80153d0:	08020df4 	.word	0x08020df4
 80153d4:	080209e0 	.word	0x080209e0

080153d8 <tcp_init>:
/**
 * Initialize this module.
 */
void
tcp_init(void)
{
 80153d8:	b580      	push	{r7, lr}
 80153da:	af00      	add	r7, sp, #0
#ifdef LWIP_RAND
  tcp_port = TCP_ENSURE_LOCAL_PORT_RANGE(LWIP_RAND());
 80153dc:	f009 f9a0 	bl	801e720 <rand>
 80153e0:	4603      	mov	r3, r0
 80153e2:	b29b      	uxth	r3, r3
 80153e4:	f3c3 030d 	ubfx	r3, r3, #0, #14
 80153e8:	b29b      	uxth	r3, r3
 80153ea:	f5a3 4380 	sub.w	r3, r3, #16384	@ 0x4000
 80153ee:	b29a      	uxth	r2, r3
 80153f0:	4b01      	ldr	r3, [pc, #4]	@ (80153f8 <tcp_init+0x20>)
 80153f2:	801a      	strh	r2, [r3, #0]
#endif /* LWIP_RAND */
}
 80153f4:	bf00      	nop
 80153f6:	bd80      	pop	{r7, pc}
 80153f8:	24000028 	.word	0x24000028

080153fc <tcp_free>:

/** Free a tcp pcb */
void
tcp_free(struct tcp_pcb *pcb)
{
 80153fc:	b580      	push	{r7, lr}
 80153fe:	b082      	sub	sp, #8
 8015400:	af00      	add	r7, sp, #0
 8015402:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_free: LISTEN", pcb->state != LISTEN);
 8015404:	687b      	ldr	r3, [r7, #4]
 8015406:	7d1b      	ldrb	r3, [r3, #20]
 8015408:	2b01      	cmp	r3, #1
 801540a:	d105      	bne.n	8015418 <tcp_free+0x1c>
 801540c:	4b06      	ldr	r3, [pc, #24]	@ (8015428 <tcp_free+0x2c>)
 801540e:	22d4      	movs	r2, #212	@ 0xd4
 8015410:	4906      	ldr	r1, [pc, #24]	@ (801542c <tcp_free+0x30>)
 8015412:	4807      	ldr	r0, [pc, #28]	@ (8015430 <tcp_free+0x34>)
 8015414:	f009 fa84 	bl	801e920 <iprintf>
#if LWIP_TCP_PCB_NUM_EXT_ARGS
  tcp_ext_arg_invoke_callbacks_destroyed(pcb->ext_args);
#endif
  memp_free(MEMP_TCP_PCB, pcb);
 8015418:	6879      	ldr	r1, [r7, #4]
 801541a:	2001      	movs	r0, #1
 801541c:	f7fe fe9e 	bl	801415c <memp_free>
}
 8015420:	bf00      	nop
 8015422:	3708      	adds	r7, #8
 8015424:	46bd      	mov	sp, r7
 8015426:	bd80      	pop	{r7, pc}
 8015428:	08020e80 	.word	0x08020e80
 801542c:	08020eb0 	.word	0x08020eb0
 8015430:	08020ec4 	.word	0x08020ec4

08015434 <tcp_free_listen>:

/** Free a tcp listen pcb */
static void
tcp_free_listen(struct tcp_pcb *pcb)
{
 8015434:	b580      	push	{r7, lr}
 8015436:	b082      	sub	sp, #8
 8015438:	af00      	add	r7, sp, #0
 801543a:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_free_listen: !LISTEN", pcb->state != LISTEN);
 801543c:	687b      	ldr	r3, [r7, #4]
 801543e:	7d1b      	ldrb	r3, [r3, #20]
 8015440:	2b01      	cmp	r3, #1
 8015442:	d105      	bne.n	8015450 <tcp_free_listen+0x1c>
 8015444:	4b06      	ldr	r3, [pc, #24]	@ (8015460 <tcp_free_listen+0x2c>)
 8015446:	22df      	movs	r2, #223	@ 0xdf
 8015448:	4906      	ldr	r1, [pc, #24]	@ (8015464 <tcp_free_listen+0x30>)
 801544a:	4807      	ldr	r0, [pc, #28]	@ (8015468 <tcp_free_listen+0x34>)
 801544c:	f009 fa68 	bl	801e920 <iprintf>
#if LWIP_TCP_PCB_NUM_EXT_ARGS
  tcp_ext_arg_invoke_callbacks_destroyed(pcb->ext_args);
#endif
  memp_free(MEMP_TCP_PCB_LISTEN, pcb);
 8015450:	6879      	ldr	r1, [r7, #4]
 8015452:	2002      	movs	r0, #2
 8015454:	f7fe fe82 	bl	801415c <memp_free>
}
 8015458:	bf00      	nop
 801545a:	3708      	adds	r7, #8
 801545c:	46bd      	mov	sp, r7
 801545e:	bd80      	pop	{r7, pc}
 8015460:	08020e80 	.word	0x08020e80
 8015464:	08020eec 	.word	0x08020eec
 8015468:	08020ec4 	.word	0x08020ec4

0801546c <tcp_tmr>:
/**
 * Called periodically to dispatch TCP timers.
 */
void
tcp_tmr(void)
{
 801546c:	b580      	push	{r7, lr}
 801546e:	af00      	add	r7, sp, #0
  /* Call tcp_fasttmr() every 250 ms */
  tcp_fasttmr();
 8015470:	f001 f8aa 	bl	80165c8 <tcp_fasttmr>

  if (++tcp_timer & 1) {
 8015474:	4b07      	ldr	r3, [pc, #28]	@ (8015494 <tcp_tmr+0x28>)
 8015476:	781b      	ldrb	r3, [r3, #0]
 8015478:	3301      	adds	r3, #1
 801547a:	b2da      	uxtb	r2, r3
 801547c:	4b05      	ldr	r3, [pc, #20]	@ (8015494 <tcp_tmr+0x28>)
 801547e:	701a      	strb	r2, [r3, #0]
 8015480:	4b04      	ldr	r3, [pc, #16]	@ (8015494 <tcp_tmr+0x28>)
 8015482:	781b      	ldrb	r3, [r3, #0]
 8015484:	f003 0301 	and.w	r3, r3, #1
 8015488:	2b00      	cmp	r3, #0
 801548a:	d001      	beq.n	8015490 <tcp_tmr+0x24>
    /* Call tcp_slowtmr() every 500 ms, i.e., every other timer
       tcp_tmr() is called. */
    tcp_slowtmr();
 801548c:	f000 fd5a 	bl	8015f44 <tcp_slowtmr>
  }
}
 8015490:	bf00      	nop
 8015492:	bd80      	pop	{r7, pc}
 8015494:	240087a9 	.word	0x240087a9

08015498 <tcp_remove_listener>:
/** Called when a listen pcb is closed. Iterates one pcb list and removes the
 * closed listener pcb from pcb->listener if matching.
 */
static void
tcp_remove_listener(struct tcp_pcb *list, struct tcp_pcb_listen *lpcb)
{
 8015498:	b580      	push	{r7, lr}
 801549a:	b084      	sub	sp, #16
 801549c:	af00      	add	r7, sp, #0
 801549e:	6078      	str	r0, [r7, #4]
 80154a0:	6039      	str	r1, [r7, #0]
  struct tcp_pcb *pcb;

  LWIP_ASSERT("tcp_remove_listener: invalid listener", lpcb != NULL);
 80154a2:	683b      	ldr	r3, [r7, #0]
 80154a4:	2b00      	cmp	r3, #0
 80154a6:	d105      	bne.n	80154b4 <tcp_remove_listener+0x1c>
 80154a8:	4b0d      	ldr	r3, [pc, #52]	@ (80154e0 <tcp_remove_listener+0x48>)
 80154aa:	22ff      	movs	r2, #255	@ 0xff
 80154ac:	490d      	ldr	r1, [pc, #52]	@ (80154e4 <tcp_remove_listener+0x4c>)
 80154ae:	480e      	ldr	r0, [pc, #56]	@ (80154e8 <tcp_remove_listener+0x50>)
 80154b0:	f009 fa36 	bl	801e920 <iprintf>

  for (pcb = list; pcb != NULL; pcb = pcb->next) {
 80154b4:	687b      	ldr	r3, [r7, #4]
 80154b6:	60fb      	str	r3, [r7, #12]
 80154b8:	e00a      	b.n	80154d0 <tcp_remove_listener+0x38>
    if (pcb->listener == lpcb) {
 80154ba:	68fb      	ldr	r3, [r7, #12]
 80154bc:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80154be:	683a      	ldr	r2, [r7, #0]
 80154c0:	429a      	cmp	r2, r3
 80154c2:	d102      	bne.n	80154ca <tcp_remove_listener+0x32>
      pcb->listener = NULL;
 80154c4:	68fb      	ldr	r3, [r7, #12]
 80154c6:	2200      	movs	r2, #0
 80154c8:	67da      	str	r2, [r3, #124]	@ 0x7c
  for (pcb = list; pcb != NULL; pcb = pcb->next) {
 80154ca:	68fb      	ldr	r3, [r7, #12]
 80154cc:	68db      	ldr	r3, [r3, #12]
 80154ce:	60fb      	str	r3, [r7, #12]
 80154d0:	68fb      	ldr	r3, [r7, #12]
 80154d2:	2b00      	cmp	r3, #0
 80154d4:	d1f1      	bne.n	80154ba <tcp_remove_listener+0x22>
    }
  }
}
 80154d6:	bf00      	nop
 80154d8:	bf00      	nop
 80154da:	3710      	adds	r7, #16
 80154dc:	46bd      	mov	sp, r7
 80154de:	bd80      	pop	{r7, pc}
 80154e0:	08020e80 	.word	0x08020e80
 80154e4:	08020f08 	.word	0x08020f08
 80154e8:	08020ec4 	.word	0x08020ec4

080154ec <tcp_listen_closed>:
/** Called when a listen pcb is closed. Iterates all pcb lists and removes the
 * closed listener pcb from pcb->listener if matching.
 */
static void
tcp_listen_closed(struct tcp_pcb *pcb)
{
 80154ec:	b580      	push	{r7, lr}
 80154ee:	b084      	sub	sp, #16
 80154f0:	af00      	add	r7, sp, #0
 80154f2:	6078      	str	r0, [r7, #4]
#if LWIP_CALLBACK_API || TCP_LISTEN_BACKLOG
  size_t i;
  LWIP_ASSERT("pcb != NULL", pcb != NULL);
 80154f4:	687b      	ldr	r3, [r7, #4]
 80154f6:	2b00      	cmp	r3, #0
 80154f8:	d106      	bne.n	8015508 <tcp_listen_closed+0x1c>
 80154fa:	4b14      	ldr	r3, [pc, #80]	@ (801554c <tcp_listen_closed+0x60>)
 80154fc:	f240 1211 	movw	r2, #273	@ 0x111
 8015500:	4913      	ldr	r1, [pc, #76]	@ (8015550 <tcp_listen_closed+0x64>)
 8015502:	4814      	ldr	r0, [pc, #80]	@ (8015554 <tcp_listen_closed+0x68>)
 8015504:	f009 fa0c 	bl	801e920 <iprintf>
  LWIP_ASSERT("pcb->state == LISTEN", pcb->state == LISTEN);
 8015508:	687b      	ldr	r3, [r7, #4]
 801550a:	7d1b      	ldrb	r3, [r3, #20]
 801550c:	2b01      	cmp	r3, #1
 801550e:	d006      	beq.n	801551e <tcp_listen_closed+0x32>
 8015510:	4b0e      	ldr	r3, [pc, #56]	@ (801554c <tcp_listen_closed+0x60>)
 8015512:	f44f 7289 	mov.w	r2, #274	@ 0x112
 8015516:	4910      	ldr	r1, [pc, #64]	@ (8015558 <tcp_listen_closed+0x6c>)
 8015518:	480e      	ldr	r0, [pc, #56]	@ (8015554 <tcp_listen_closed+0x68>)
 801551a:	f009 fa01 	bl	801e920 <iprintf>
  for (i = 1; i < LWIP_ARRAYSIZE(tcp_pcb_lists); i++) {
 801551e:	2301      	movs	r3, #1
 8015520:	60fb      	str	r3, [r7, #12]
 8015522:	e00b      	b.n	801553c <tcp_listen_closed+0x50>
    tcp_remove_listener(*tcp_pcb_lists[i], (struct tcp_pcb_listen *)pcb);
 8015524:	4a0d      	ldr	r2, [pc, #52]	@ (801555c <tcp_listen_closed+0x70>)
 8015526:	68fb      	ldr	r3, [r7, #12]
 8015528:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 801552c:	681b      	ldr	r3, [r3, #0]
 801552e:	6879      	ldr	r1, [r7, #4]
 8015530:	4618      	mov	r0, r3
 8015532:	f7ff ffb1 	bl	8015498 <tcp_remove_listener>
  for (i = 1; i < LWIP_ARRAYSIZE(tcp_pcb_lists); i++) {
 8015536:	68fb      	ldr	r3, [r7, #12]
 8015538:	3301      	adds	r3, #1
 801553a:	60fb      	str	r3, [r7, #12]
 801553c:	68fb      	ldr	r3, [r7, #12]
 801553e:	2b03      	cmp	r3, #3
 8015540:	d9f0      	bls.n	8015524 <tcp_listen_closed+0x38>
  }
#endif
  LWIP_UNUSED_ARG(pcb);
}
 8015542:	bf00      	nop
 8015544:	bf00      	nop
 8015546:	3710      	adds	r7, #16
 8015548:	46bd      	mov	sp, r7
 801554a:	bd80      	pop	{r7, pc}
 801554c:	08020e80 	.word	0x08020e80
 8015550:	08020f30 	.word	0x08020f30
 8015554:	08020ec4 	.word	0x08020ec4
 8015558:	08020f3c 	.word	0x08020f3c
 801555c:	08022f64 	.word	0x08022f64

08015560 <tcp_close_shutdown>:
 * @return ERR_OK if connection has been closed
 *         another err_t if closing failed and pcb is not freed
 */
static err_t
tcp_close_shutdown(struct tcp_pcb *pcb, u8_t rst_on_unacked_data)
{
 8015560:	b5b0      	push	{r4, r5, r7, lr}
 8015562:	b088      	sub	sp, #32
 8015564:	af04      	add	r7, sp, #16
 8015566:	6078      	str	r0, [r7, #4]
 8015568:	460b      	mov	r3, r1
 801556a:	70fb      	strb	r3, [r7, #3]
  LWIP_ASSERT("tcp_close_shutdown: invalid pcb", pcb != NULL);
 801556c:	687b      	ldr	r3, [r7, #4]
 801556e:	2b00      	cmp	r3, #0
 8015570:	d106      	bne.n	8015580 <tcp_close_shutdown+0x20>
 8015572:	4b63      	ldr	r3, [pc, #396]	@ (8015700 <tcp_close_shutdown+0x1a0>)
 8015574:	f44f 72af 	mov.w	r2, #350	@ 0x15e
 8015578:	4962      	ldr	r1, [pc, #392]	@ (8015704 <tcp_close_shutdown+0x1a4>)
 801557a:	4863      	ldr	r0, [pc, #396]	@ (8015708 <tcp_close_shutdown+0x1a8>)
 801557c:	f009 f9d0 	bl	801e920 <iprintf>

  if (rst_on_unacked_data && ((pcb->state == ESTABLISHED) || (pcb->state == CLOSE_WAIT))) {
 8015580:	78fb      	ldrb	r3, [r7, #3]
 8015582:	2b00      	cmp	r3, #0
 8015584:	d067      	beq.n	8015656 <tcp_close_shutdown+0xf6>
 8015586:	687b      	ldr	r3, [r7, #4]
 8015588:	7d1b      	ldrb	r3, [r3, #20]
 801558a:	2b04      	cmp	r3, #4
 801558c:	d003      	beq.n	8015596 <tcp_close_shutdown+0x36>
 801558e:	687b      	ldr	r3, [r7, #4]
 8015590:	7d1b      	ldrb	r3, [r3, #20]
 8015592:	2b07      	cmp	r3, #7
 8015594:	d15f      	bne.n	8015656 <tcp_close_shutdown+0xf6>
    if ((pcb->refused_data != NULL) || (pcb->rcv_wnd != TCP_WND_MAX(pcb))) {
 8015596:	687b      	ldr	r3, [r7, #4]
 8015598:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 801559a:	2b00      	cmp	r3, #0
 801559c:	d105      	bne.n	80155aa <tcp_close_shutdown+0x4a>
 801559e:	687b      	ldr	r3, [r7, #4]
 80155a0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80155a2:	f241 62d0 	movw	r2, #5840	@ 0x16d0
 80155a6:	4293      	cmp	r3, r2
 80155a8:	d055      	beq.n	8015656 <tcp_close_shutdown+0xf6>
      /* Not all data received by application, send RST to tell the remote
         side about this. */
      LWIP_ASSERT("pcb->flags & TF_RXCLOSED", pcb->flags & TF_RXCLOSED);
 80155aa:	687b      	ldr	r3, [r7, #4]
 80155ac:	8b5b      	ldrh	r3, [r3, #26]
 80155ae:	f003 0310 	and.w	r3, r3, #16
 80155b2:	2b00      	cmp	r3, #0
 80155b4:	d106      	bne.n	80155c4 <tcp_close_shutdown+0x64>
 80155b6:	4b52      	ldr	r3, [pc, #328]	@ (8015700 <tcp_close_shutdown+0x1a0>)
 80155b8:	f44f 72b2 	mov.w	r2, #356	@ 0x164
 80155bc:	4953      	ldr	r1, [pc, #332]	@ (801570c <tcp_close_shutdown+0x1ac>)
 80155be:	4852      	ldr	r0, [pc, #328]	@ (8015708 <tcp_close_shutdown+0x1a8>)
 80155c0:	f009 f9ae 	bl	801e920 <iprintf>

      /* don't call tcp_abort here: we must not deallocate the pcb since
         that might not be expected when calling tcp_close */
      tcp_rst(pcb, pcb->snd_nxt, pcb->rcv_nxt, &pcb->local_ip, &pcb->remote_ip,
 80155c4:	687b      	ldr	r3, [r7, #4]
 80155c6:	6d18      	ldr	r0, [r3, #80]	@ 0x50
 80155c8:	687b      	ldr	r3, [r7, #4]
 80155ca:	6a5c      	ldr	r4, [r3, #36]	@ 0x24
 80155cc:	687d      	ldr	r5, [r7, #4]
 80155ce:	687b      	ldr	r3, [r7, #4]
 80155d0:	3304      	adds	r3, #4
 80155d2:	687a      	ldr	r2, [r7, #4]
 80155d4:	8ad2      	ldrh	r2, [r2, #22]
 80155d6:	6879      	ldr	r1, [r7, #4]
 80155d8:	8b09      	ldrh	r1, [r1, #24]
 80155da:	9102      	str	r1, [sp, #8]
 80155dc:	9201      	str	r2, [sp, #4]
 80155de:	9300      	str	r3, [sp, #0]
 80155e0:	462b      	mov	r3, r5
 80155e2:	4622      	mov	r2, r4
 80155e4:	4601      	mov	r1, r0
 80155e6:	6878      	ldr	r0, [r7, #4]
 80155e8:	f005 fdbc 	bl	801b164 <tcp_rst>
              pcb->local_port, pcb->remote_port);

      tcp_pcb_purge(pcb);
 80155ec:	6878      	ldr	r0, [r7, #4]
 80155ee:	f001 fb9d 	bl	8016d2c <tcp_pcb_purge>
      TCP_RMV_ACTIVE(pcb);
 80155f2:	4b47      	ldr	r3, [pc, #284]	@ (8015710 <tcp_close_shutdown+0x1b0>)
 80155f4:	681b      	ldr	r3, [r3, #0]
 80155f6:	687a      	ldr	r2, [r7, #4]
 80155f8:	429a      	cmp	r2, r3
 80155fa:	d105      	bne.n	8015608 <tcp_close_shutdown+0xa8>
 80155fc:	4b44      	ldr	r3, [pc, #272]	@ (8015710 <tcp_close_shutdown+0x1b0>)
 80155fe:	681b      	ldr	r3, [r3, #0]
 8015600:	68db      	ldr	r3, [r3, #12]
 8015602:	4a43      	ldr	r2, [pc, #268]	@ (8015710 <tcp_close_shutdown+0x1b0>)
 8015604:	6013      	str	r3, [r2, #0]
 8015606:	e013      	b.n	8015630 <tcp_close_shutdown+0xd0>
 8015608:	4b41      	ldr	r3, [pc, #260]	@ (8015710 <tcp_close_shutdown+0x1b0>)
 801560a:	681b      	ldr	r3, [r3, #0]
 801560c:	60fb      	str	r3, [r7, #12]
 801560e:	e00c      	b.n	801562a <tcp_close_shutdown+0xca>
 8015610:	68fb      	ldr	r3, [r7, #12]
 8015612:	68db      	ldr	r3, [r3, #12]
 8015614:	687a      	ldr	r2, [r7, #4]
 8015616:	429a      	cmp	r2, r3
 8015618:	d104      	bne.n	8015624 <tcp_close_shutdown+0xc4>
 801561a:	687b      	ldr	r3, [r7, #4]
 801561c:	68da      	ldr	r2, [r3, #12]
 801561e:	68fb      	ldr	r3, [r7, #12]
 8015620:	60da      	str	r2, [r3, #12]
 8015622:	e005      	b.n	8015630 <tcp_close_shutdown+0xd0>
 8015624:	68fb      	ldr	r3, [r7, #12]
 8015626:	68db      	ldr	r3, [r3, #12]
 8015628:	60fb      	str	r3, [r7, #12]
 801562a:	68fb      	ldr	r3, [r7, #12]
 801562c:	2b00      	cmp	r3, #0
 801562e:	d1ef      	bne.n	8015610 <tcp_close_shutdown+0xb0>
 8015630:	687b      	ldr	r3, [r7, #4]
 8015632:	2200      	movs	r2, #0
 8015634:	60da      	str	r2, [r3, #12]
 8015636:	4b37      	ldr	r3, [pc, #220]	@ (8015714 <tcp_close_shutdown+0x1b4>)
 8015638:	2201      	movs	r2, #1
 801563a:	701a      	strb	r2, [r3, #0]
      /* Deallocate the pcb since we already sent a RST for it */
      if (tcp_input_pcb == pcb) {
 801563c:	4b36      	ldr	r3, [pc, #216]	@ (8015718 <tcp_close_shutdown+0x1b8>)
 801563e:	681b      	ldr	r3, [r3, #0]
 8015640:	687a      	ldr	r2, [r7, #4]
 8015642:	429a      	cmp	r2, r3
 8015644:	d102      	bne.n	801564c <tcp_close_shutdown+0xec>
        /* prevent using a deallocated pcb: free it from tcp_input later */
        tcp_trigger_input_pcb_close();
 8015646:	f004 f833 	bl	80196b0 <tcp_trigger_input_pcb_close>
 801564a:	e002      	b.n	8015652 <tcp_close_shutdown+0xf2>
      } else {
        tcp_free(pcb);
 801564c:	6878      	ldr	r0, [r7, #4]
 801564e:	f7ff fed5 	bl	80153fc <tcp_free>
      }
      return ERR_OK;
 8015652:	2300      	movs	r3, #0
 8015654:	e050      	b.n	80156f8 <tcp_close_shutdown+0x198>
    }
  }

  /* - states which free the pcb are handled here,
     - states which send FIN and change state are handled in tcp_close_shutdown_fin() */
  switch (pcb->state) {
 8015656:	687b      	ldr	r3, [r7, #4]
 8015658:	7d1b      	ldrb	r3, [r3, #20]
 801565a:	2b02      	cmp	r3, #2
 801565c:	d03b      	beq.n	80156d6 <tcp_close_shutdown+0x176>
 801565e:	2b02      	cmp	r3, #2
 8015660:	dc44      	bgt.n	80156ec <tcp_close_shutdown+0x18c>
 8015662:	2b00      	cmp	r3, #0
 8015664:	d002      	beq.n	801566c <tcp_close_shutdown+0x10c>
 8015666:	2b01      	cmp	r3, #1
 8015668:	d02a      	beq.n	80156c0 <tcp_close_shutdown+0x160>
 801566a:	e03f      	b.n	80156ec <tcp_close_shutdown+0x18c>
       * and the user needs some way to free it should the need arise.
       * Calling tcp_close() with a pcb that has already been closed, (i.e. twice)
       * or for a pcb that has been used and then entered the CLOSED state
       * is erroneous, but this should never happen as the pcb has in those cases
       * been freed, and so any remaining handles are bogus. */
      if (pcb->local_port != 0) {
 801566c:	687b      	ldr	r3, [r7, #4]
 801566e:	8adb      	ldrh	r3, [r3, #22]
 8015670:	2b00      	cmp	r3, #0
 8015672:	d021      	beq.n	80156b8 <tcp_close_shutdown+0x158>
        TCP_RMV(&tcp_bound_pcbs, pcb);
 8015674:	4b29      	ldr	r3, [pc, #164]	@ (801571c <tcp_close_shutdown+0x1bc>)
 8015676:	681b      	ldr	r3, [r3, #0]
 8015678:	687a      	ldr	r2, [r7, #4]
 801567a:	429a      	cmp	r2, r3
 801567c:	d105      	bne.n	801568a <tcp_close_shutdown+0x12a>
 801567e:	4b27      	ldr	r3, [pc, #156]	@ (801571c <tcp_close_shutdown+0x1bc>)
 8015680:	681b      	ldr	r3, [r3, #0]
 8015682:	68db      	ldr	r3, [r3, #12]
 8015684:	4a25      	ldr	r2, [pc, #148]	@ (801571c <tcp_close_shutdown+0x1bc>)
 8015686:	6013      	str	r3, [r2, #0]
 8015688:	e013      	b.n	80156b2 <tcp_close_shutdown+0x152>
 801568a:	4b24      	ldr	r3, [pc, #144]	@ (801571c <tcp_close_shutdown+0x1bc>)
 801568c:	681b      	ldr	r3, [r3, #0]
 801568e:	60bb      	str	r3, [r7, #8]
 8015690:	e00c      	b.n	80156ac <tcp_close_shutdown+0x14c>
 8015692:	68bb      	ldr	r3, [r7, #8]
 8015694:	68db      	ldr	r3, [r3, #12]
 8015696:	687a      	ldr	r2, [r7, #4]
 8015698:	429a      	cmp	r2, r3
 801569a:	d104      	bne.n	80156a6 <tcp_close_shutdown+0x146>
 801569c:	687b      	ldr	r3, [r7, #4]
 801569e:	68da      	ldr	r2, [r3, #12]
 80156a0:	68bb      	ldr	r3, [r7, #8]
 80156a2:	60da      	str	r2, [r3, #12]
 80156a4:	e005      	b.n	80156b2 <tcp_close_shutdown+0x152>
 80156a6:	68bb      	ldr	r3, [r7, #8]
 80156a8:	68db      	ldr	r3, [r3, #12]
 80156aa:	60bb      	str	r3, [r7, #8]
 80156ac:	68bb      	ldr	r3, [r7, #8]
 80156ae:	2b00      	cmp	r3, #0
 80156b0:	d1ef      	bne.n	8015692 <tcp_close_shutdown+0x132>
 80156b2:	687b      	ldr	r3, [r7, #4]
 80156b4:	2200      	movs	r2, #0
 80156b6:	60da      	str	r2, [r3, #12]
      }
      tcp_free(pcb);
 80156b8:	6878      	ldr	r0, [r7, #4]
 80156ba:	f7ff fe9f 	bl	80153fc <tcp_free>
      break;
 80156be:	e01a      	b.n	80156f6 <tcp_close_shutdown+0x196>
    case LISTEN:
      tcp_listen_closed(pcb);
 80156c0:	6878      	ldr	r0, [r7, #4]
 80156c2:	f7ff ff13 	bl	80154ec <tcp_listen_closed>
      tcp_pcb_remove(&tcp_listen_pcbs.pcbs, pcb);
 80156c6:	6879      	ldr	r1, [r7, #4]
 80156c8:	4815      	ldr	r0, [pc, #84]	@ (8015720 <tcp_close_shutdown+0x1c0>)
 80156ca:	f001 fb7f 	bl	8016dcc <tcp_pcb_remove>
      tcp_free_listen(pcb);
 80156ce:	6878      	ldr	r0, [r7, #4]
 80156d0:	f7ff feb0 	bl	8015434 <tcp_free_listen>
      break;
 80156d4:	e00f      	b.n	80156f6 <tcp_close_shutdown+0x196>
    case SYN_SENT:
      TCP_PCB_REMOVE_ACTIVE(pcb);
 80156d6:	6879      	ldr	r1, [r7, #4]
 80156d8:	480d      	ldr	r0, [pc, #52]	@ (8015710 <tcp_close_shutdown+0x1b0>)
 80156da:	f001 fb77 	bl	8016dcc <tcp_pcb_remove>
 80156de:	4b0d      	ldr	r3, [pc, #52]	@ (8015714 <tcp_close_shutdown+0x1b4>)
 80156e0:	2201      	movs	r2, #1
 80156e2:	701a      	strb	r2, [r3, #0]
      tcp_free(pcb);
 80156e4:	6878      	ldr	r0, [r7, #4]
 80156e6:	f7ff fe89 	bl	80153fc <tcp_free>
      MIB2_STATS_INC(mib2.tcpattemptfails);
      break;
 80156ea:	e004      	b.n	80156f6 <tcp_close_shutdown+0x196>
    default:
      return tcp_close_shutdown_fin(pcb);
 80156ec:	6878      	ldr	r0, [r7, #4]
 80156ee:	f000 f819 	bl	8015724 <tcp_close_shutdown_fin>
 80156f2:	4603      	mov	r3, r0
 80156f4:	e000      	b.n	80156f8 <tcp_close_shutdown+0x198>
  }
  return ERR_OK;
 80156f6:	2300      	movs	r3, #0
}
 80156f8:	4618      	mov	r0, r3
 80156fa:	3710      	adds	r7, #16
 80156fc:	46bd      	mov	sp, r7
 80156fe:	bdb0      	pop	{r4, r5, r7, pc}
 8015700:	08020e80 	.word	0x08020e80
 8015704:	08020f54 	.word	0x08020f54
 8015708:	08020ec4 	.word	0x08020ec4
 801570c:	08020f74 	.word	0x08020f74
 8015710:	240087a0 	.word	0x240087a0
 8015714:	240087a8 	.word	0x240087a8
 8015718:	240087e0 	.word	0x240087e0
 801571c:	24008798 	.word	0x24008798
 8015720:	2400879c 	.word	0x2400879c

08015724 <tcp_close_shutdown_fin>:

static err_t
tcp_close_shutdown_fin(struct tcp_pcb *pcb)
{
 8015724:	b580      	push	{r7, lr}
 8015726:	b084      	sub	sp, #16
 8015728:	af00      	add	r7, sp, #0
 801572a:	6078      	str	r0, [r7, #4]
  err_t err;
  LWIP_ASSERT("pcb != NULL", pcb != NULL);
 801572c:	687b      	ldr	r3, [r7, #4]
 801572e:	2b00      	cmp	r3, #0
 8015730:	d106      	bne.n	8015740 <tcp_close_shutdown_fin+0x1c>
 8015732:	4b2e      	ldr	r3, [pc, #184]	@ (80157ec <tcp_close_shutdown_fin+0xc8>)
 8015734:	f44f 72ce 	mov.w	r2, #412	@ 0x19c
 8015738:	492d      	ldr	r1, [pc, #180]	@ (80157f0 <tcp_close_shutdown_fin+0xcc>)
 801573a:	482e      	ldr	r0, [pc, #184]	@ (80157f4 <tcp_close_shutdown_fin+0xd0>)
 801573c:	f009 f8f0 	bl	801e920 <iprintf>

  switch (pcb->state) {
 8015740:	687b      	ldr	r3, [r7, #4]
 8015742:	7d1b      	ldrb	r3, [r3, #20]
 8015744:	2b07      	cmp	r3, #7
 8015746:	d020      	beq.n	801578a <tcp_close_shutdown_fin+0x66>
 8015748:	2b07      	cmp	r3, #7
 801574a:	dc2b      	bgt.n	80157a4 <tcp_close_shutdown_fin+0x80>
 801574c:	2b03      	cmp	r3, #3
 801574e:	d002      	beq.n	8015756 <tcp_close_shutdown_fin+0x32>
 8015750:	2b04      	cmp	r3, #4
 8015752:	d00d      	beq.n	8015770 <tcp_close_shutdown_fin+0x4c>
 8015754:	e026      	b.n	80157a4 <tcp_close_shutdown_fin+0x80>
    case SYN_RCVD:
      err = tcp_send_fin(pcb);
 8015756:	6878      	ldr	r0, [r7, #4]
 8015758:	f004 fe12 	bl	801a380 <tcp_send_fin>
 801575c:	4603      	mov	r3, r0
 801575e:	73fb      	strb	r3, [r7, #15]
      if (err == ERR_OK) {
 8015760:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8015764:	2b00      	cmp	r3, #0
 8015766:	d11f      	bne.n	80157a8 <tcp_close_shutdown_fin+0x84>
        tcp_backlog_accepted(pcb);
        MIB2_STATS_INC(mib2.tcpattemptfails);
        pcb->state = FIN_WAIT_1;
 8015768:	687b      	ldr	r3, [r7, #4]
 801576a:	2205      	movs	r2, #5
 801576c:	751a      	strb	r2, [r3, #20]
      }
      break;
 801576e:	e01b      	b.n	80157a8 <tcp_close_shutdown_fin+0x84>
    case ESTABLISHED:
      err = tcp_send_fin(pcb);
 8015770:	6878      	ldr	r0, [r7, #4]
 8015772:	f004 fe05 	bl	801a380 <tcp_send_fin>
 8015776:	4603      	mov	r3, r0
 8015778:	73fb      	strb	r3, [r7, #15]
      if (err == ERR_OK) {
 801577a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 801577e:	2b00      	cmp	r3, #0
 8015780:	d114      	bne.n	80157ac <tcp_close_shutdown_fin+0x88>
        MIB2_STATS_INC(mib2.tcpestabresets);
        pcb->state = FIN_WAIT_1;
 8015782:	687b      	ldr	r3, [r7, #4]
 8015784:	2205      	movs	r2, #5
 8015786:	751a      	strb	r2, [r3, #20]
      }
      break;
 8015788:	e010      	b.n	80157ac <tcp_close_shutdown_fin+0x88>
    case CLOSE_WAIT:
      err = tcp_send_fin(pcb);
 801578a:	6878      	ldr	r0, [r7, #4]
 801578c:	f004 fdf8 	bl	801a380 <tcp_send_fin>
 8015790:	4603      	mov	r3, r0
 8015792:	73fb      	strb	r3, [r7, #15]
      if (err == ERR_OK) {
 8015794:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8015798:	2b00      	cmp	r3, #0
 801579a:	d109      	bne.n	80157b0 <tcp_close_shutdown_fin+0x8c>
        MIB2_STATS_INC(mib2.tcpestabresets);
        pcb->state = LAST_ACK;
 801579c:	687b      	ldr	r3, [r7, #4]
 801579e:	2209      	movs	r2, #9
 80157a0:	751a      	strb	r2, [r3, #20]
      }
      break;
 80157a2:	e005      	b.n	80157b0 <tcp_close_shutdown_fin+0x8c>
    default:
      /* Has already been closed, do nothing. */
      return ERR_OK;
 80157a4:	2300      	movs	r3, #0
 80157a6:	e01c      	b.n	80157e2 <tcp_close_shutdown_fin+0xbe>
      break;
 80157a8:	bf00      	nop
 80157aa:	e002      	b.n	80157b2 <tcp_close_shutdown_fin+0x8e>
      break;
 80157ac:	bf00      	nop
 80157ae:	e000      	b.n	80157b2 <tcp_close_shutdown_fin+0x8e>
      break;
 80157b0:	bf00      	nop
  }

  if (err == ERR_OK) {
 80157b2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80157b6:	2b00      	cmp	r3, #0
 80157b8:	d103      	bne.n	80157c2 <tcp_close_shutdown_fin+0x9e>
    /* To ensure all data has been sent when tcp_close returns, we have
       to make sure tcp_output doesn't fail.
       Since we don't really have to ensure all data has been sent when tcp_close
       returns (unsent data is sent from tcp timer functions, also), we don't care
       for the return value of tcp_output for now. */
    tcp_output(pcb);
 80157ba:	6878      	ldr	r0, [r7, #4]
 80157bc:	f004 ff1e 	bl	801a5fc <tcp_output>
 80157c0:	e00d      	b.n	80157de <tcp_close_shutdown_fin+0xba>
  } else if (err == ERR_MEM) {
 80157c2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80157c6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80157ca:	d108      	bne.n	80157de <tcp_close_shutdown_fin+0xba>
    /* Mark this pcb for closing. Closing is retried from tcp_tmr. */
    tcp_set_flags(pcb, TF_CLOSEPEND);
 80157cc:	687b      	ldr	r3, [r7, #4]
 80157ce:	8b5b      	ldrh	r3, [r3, #26]
 80157d0:	f043 0308 	orr.w	r3, r3, #8
 80157d4:	b29a      	uxth	r2, r3
 80157d6:	687b      	ldr	r3, [r7, #4]
 80157d8:	835a      	strh	r2, [r3, #26]
    /* We have to return ERR_OK from here to indicate to the callers that this
       pcb should not be used any more as it will be freed soon via tcp_tmr.
       This is OK here since sending FIN does not guarantee a time frime for
       actually freeing the pcb, either (it is left in closure states for
       remote ACK or timeout) */
    return ERR_OK;
 80157da:	2300      	movs	r3, #0
 80157dc:	e001      	b.n	80157e2 <tcp_close_shutdown_fin+0xbe>
  }
  return err;
 80157de:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80157e2:	4618      	mov	r0, r3
 80157e4:	3710      	adds	r7, #16
 80157e6:	46bd      	mov	sp, r7
 80157e8:	bd80      	pop	{r7, pc}
 80157ea:	bf00      	nop
 80157ec:	08020e80 	.word	0x08020e80
 80157f0:	08020f30 	.word	0x08020f30
 80157f4:	08020ec4 	.word	0x08020ec4

080157f8 <tcp_close>:
 * @return ERR_OK if connection has been closed
 *         another err_t if closing failed and pcb is not freed
 */
err_t
tcp_close(struct tcp_pcb *pcb)
{
 80157f8:	b580      	push	{r7, lr}
 80157fa:	b082      	sub	sp, #8
 80157fc:	af00      	add	r7, sp, #0
 80157fe:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("tcp_close: invalid pcb", pcb != NULL, return ERR_ARG);
 8015800:	687b      	ldr	r3, [r7, #4]
 8015802:	2b00      	cmp	r3, #0
 8015804:	d109      	bne.n	801581a <tcp_close+0x22>
 8015806:	4b0f      	ldr	r3, [pc, #60]	@ (8015844 <tcp_close+0x4c>)
 8015808:	f44f 72f4 	mov.w	r2, #488	@ 0x1e8
 801580c:	490e      	ldr	r1, [pc, #56]	@ (8015848 <tcp_close+0x50>)
 801580e:	480f      	ldr	r0, [pc, #60]	@ (801584c <tcp_close+0x54>)
 8015810:	f009 f886 	bl	801e920 <iprintf>
 8015814:	f06f 030f 	mvn.w	r3, #15
 8015818:	e00f      	b.n	801583a <tcp_close+0x42>
  LWIP_DEBUGF(TCP_DEBUG, ("tcp_close: closing in "));

  tcp_debug_print_state(pcb->state);

  if (pcb->state != LISTEN) {
 801581a:	687b      	ldr	r3, [r7, #4]
 801581c:	7d1b      	ldrb	r3, [r3, #20]
 801581e:	2b01      	cmp	r3, #1
 8015820:	d006      	beq.n	8015830 <tcp_close+0x38>
    /* Set a flag not to receive any more data... */
    tcp_set_flags(pcb, TF_RXCLOSED);
 8015822:	687b      	ldr	r3, [r7, #4]
 8015824:	8b5b      	ldrh	r3, [r3, #26]
 8015826:	f043 0310 	orr.w	r3, r3, #16
 801582a:	b29a      	uxth	r2, r3
 801582c:	687b      	ldr	r3, [r7, #4]
 801582e:	835a      	strh	r2, [r3, #26]
  }
  /* ... and close */
  return tcp_close_shutdown(pcb, 1);
 8015830:	2101      	movs	r1, #1
 8015832:	6878      	ldr	r0, [r7, #4]
 8015834:	f7ff fe94 	bl	8015560 <tcp_close_shutdown>
 8015838:	4603      	mov	r3, r0
}
 801583a:	4618      	mov	r0, r3
 801583c:	3708      	adds	r7, #8
 801583e:	46bd      	mov	sp, r7
 8015840:	bd80      	pop	{r7, pc}
 8015842:	bf00      	nop
 8015844:	08020e80 	.word	0x08020e80
 8015848:	08020f90 	.word	0x08020f90
 801584c:	08020ec4 	.word	0x08020ec4

08015850 <tcp_shutdown>:
 * @return ERR_OK if shutdown succeeded (or the PCB has already been shut down)
 *         another err_t on error.
 */
err_t
tcp_shutdown(struct tcp_pcb *pcb, int shut_rx, int shut_tx)
{
 8015850:	b580      	push	{r7, lr}
 8015852:	b084      	sub	sp, #16
 8015854:	af00      	add	r7, sp, #0
 8015856:	60f8      	str	r0, [r7, #12]
 8015858:	60b9      	str	r1, [r7, #8]
 801585a:	607a      	str	r2, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("tcp_shutdown: invalid pcb", pcb != NULL, return ERR_ARG);
 801585c:	68fb      	ldr	r3, [r7, #12]
 801585e:	2b00      	cmp	r3, #0
 8015860:	d109      	bne.n	8015876 <tcp_shutdown+0x26>
 8015862:	4b26      	ldr	r3, [pc, #152]	@ (80158fc <tcp_shutdown+0xac>)
 8015864:	f240 2207 	movw	r2, #519	@ 0x207
 8015868:	4925      	ldr	r1, [pc, #148]	@ (8015900 <tcp_shutdown+0xb0>)
 801586a:	4826      	ldr	r0, [pc, #152]	@ (8015904 <tcp_shutdown+0xb4>)
 801586c:	f009 f858 	bl	801e920 <iprintf>
 8015870:	f06f 030f 	mvn.w	r3, #15
 8015874:	e03d      	b.n	80158f2 <tcp_shutdown+0xa2>

  if (pcb->state == LISTEN) {
 8015876:	68fb      	ldr	r3, [r7, #12]
 8015878:	7d1b      	ldrb	r3, [r3, #20]
 801587a:	2b01      	cmp	r3, #1
 801587c:	d102      	bne.n	8015884 <tcp_shutdown+0x34>
    return ERR_CONN;
 801587e:	f06f 030a 	mvn.w	r3, #10
 8015882:	e036      	b.n	80158f2 <tcp_shutdown+0xa2>
  }
  if (shut_rx) {
 8015884:	68bb      	ldr	r3, [r7, #8]
 8015886:	2b00      	cmp	r3, #0
 8015888:	d01b      	beq.n	80158c2 <tcp_shutdown+0x72>
    /* shut down the receive side: set a flag not to receive any more data... */
    tcp_set_flags(pcb, TF_RXCLOSED);
 801588a:	68fb      	ldr	r3, [r7, #12]
 801588c:	8b5b      	ldrh	r3, [r3, #26]
 801588e:	f043 0310 	orr.w	r3, r3, #16
 8015892:	b29a      	uxth	r2, r3
 8015894:	68fb      	ldr	r3, [r7, #12]
 8015896:	835a      	strh	r2, [r3, #26]
    if (shut_tx) {
 8015898:	687b      	ldr	r3, [r7, #4]
 801589a:	2b00      	cmp	r3, #0
 801589c:	d005      	beq.n	80158aa <tcp_shutdown+0x5a>
      /* shutting down the tx AND rx side is the same as closing for the raw API */
      return tcp_close_shutdown(pcb, 1);
 801589e:	2101      	movs	r1, #1
 80158a0:	68f8      	ldr	r0, [r7, #12]
 80158a2:	f7ff fe5d 	bl	8015560 <tcp_close_shutdown>
 80158a6:	4603      	mov	r3, r0
 80158a8:	e023      	b.n	80158f2 <tcp_shutdown+0xa2>
    }
    /* ... and free buffered data */
    if (pcb->refused_data != NULL) {
 80158aa:	68fb      	ldr	r3, [r7, #12]
 80158ac:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80158ae:	2b00      	cmp	r3, #0
 80158b0:	d007      	beq.n	80158c2 <tcp_shutdown+0x72>
      pbuf_free(pcb->refused_data);
 80158b2:	68fb      	ldr	r3, [r7, #12]
 80158b4:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80158b6:	4618      	mov	r0, r3
 80158b8:	f7ff faf4 	bl	8014ea4 <pbuf_free>
      pcb->refused_data = NULL;
 80158bc:	68fb      	ldr	r3, [r7, #12]
 80158be:	2200      	movs	r2, #0
 80158c0:	679a      	str	r2, [r3, #120]	@ 0x78
    }
  }
  if (shut_tx) {
 80158c2:	687b      	ldr	r3, [r7, #4]
 80158c4:	2b00      	cmp	r3, #0
 80158c6:	d013      	beq.n	80158f0 <tcp_shutdown+0xa0>
    /* This can't happen twice since if it succeeds, the pcb's state is changed.
       Only close in these states as the others directly deallocate the PCB */
    switch (pcb->state) {
 80158c8:	68fb      	ldr	r3, [r7, #12]
 80158ca:	7d1b      	ldrb	r3, [r3, #20]
 80158cc:	2b04      	cmp	r3, #4
 80158ce:	dc02      	bgt.n	80158d6 <tcp_shutdown+0x86>
 80158d0:	2b03      	cmp	r3, #3
 80158d2:	da02      	bge.n	80158da <tcp_shutdown+0x8a>
 80158d4:	e009      	b.n	80158ea <tcp_shutdown+0x9a>
 80158d6:	2b07      	cmp	r3, #7
 80158d8:	d107      	bne.n	80158ea <tcp_shutdown+0x9a>
      case SYN_RCVD:
      case ESTABLISHED:
      case CLOSE_WAIT:
        return tcp_close_shutdown(pcb, (u8_t)shut_rx);
 80158da:	68bb      	ldr	r3, [r7, #8]
 80158dc:	b2db      	uxtb	r3, r3
 80158de:	4619      	mov	r1, r3
 80158e0:	68f8      	ldr	r0, [r7, #12]
 80158e2:	f7ff fe3d 	bl	8015560 <tcp_close_shutdown>
 80158e6:	4603      	mov	r3, r0
 80158e8:	e003      	b.n	80158f2 <tcp_shutdown+0xa2>
      default:
        /* Not (yet?) connected, cannot shutdown the TX side as that would bring us
          into CLOSED state, where the PCB is deallocated. */
        return ERR_CONN;
 80158ea:	f06f 030a 	mvn.w	r3, #10
 80158ee:	e000      	b.n	80158f2 <tcp_shutdown+0xa2>
    }
  }
  return ERR_OK;
 80158f0:	2300      	movs	r3, #0
}
 80158f2:	4618      	mov	r0, r3
 80158f4:	3710      	adds	r7, #16
 80158f6:	46bd      	mov	sp, r7
 80158f8:	bd80      	pop	{r7, pc}
 80158fa:	bf00      	nop
 80158fc:	08020e80 	.word	0x08020e80
 8015900:	08020fa8 	.word	0x08020fa8
 8015904:	08020ec4 	.word	0x08020ec4

08015908 <tcp_abandon>:
 * @param pcb the tcp_pcb to abort
 * @param reset boolean to indicate whether a reset should be sent
 */
void
tcp_abandon(struct tcp_pcb *pcb, int reset)
{
 8015908:	b580      	push	{r7, lr}
 801590a:	b08e      	sub	sp, #56	@ 0x38
 801590c:	af04      	add	r7, sp, #16
 801590e:	6078      	str	r0, [r7, #4]
 8015910:	6039      	str	r1, [r7, #0]
#endif /* LWIP_CALLBACK_API */
  void *errf_arg;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("tcp_abandon: invalid pcb", pcb != NULL, return);
 8015912:	687b      	ldr	r3, [r7, #4]
 8015914:	2b00      	cmp	r3, #0
 8015916:	d107      	bne.n	8015928 <tcp_abandon+0x20>
 8015918:	4b52      	ldr	r3, [pc, #328]	@ (8015a64 <tcp_abandon+0x15c>)
 801591a:	f240 223d 	movw	r2, #573	@ 0x23d
 801591e:	4952      	ldr	r1, [pc, #328]	@ (8015a68 <tcp_abandon+0x160>)
 8015920:	4852      	ldr	r0, [pc, #328]	@ (8015a6c <tcp_abandon+0x164>)
 8015922:	f008 fffd 	bl	801e920 <iprintf>
 8015926:	e099      	b.n	8015a5c <tcp_abandon+0x154>

  /* pcb->state LISTEN not allowed here */
  LWIP_ASSERT("don't call tcp_abort/tcp_abandon for listen-pcbs",
 8015928:	687b      	ldr	r3, [r7, #4]
 801592a:	7d1b      	ldrb	r3, [r3, #20]
 801592c:	2b01      	cmp	r3, #1
 801592e:	d106      	bne.n	801593e <tcp_abandon+0x36>
 8015930:	4b4c      	ldr	r3, [pc, #304]	@ (8015a64 <tcp_abandon+0x15c>)
 8015932:	f44f 7210 	mov.w	r2, #576	@ 0x240
 8015936:	494e      	ldr	r1, [pc, #312]	@ (8015a70 <tcp_abandon+0x168>)
 8015938:	484c      	ldr	r0, [pc, #304]	@ (8015a6c <tcp_abandon+0x164>)
 801593a:	f008 fff1 	bl	801e920 <iprintf>
              pcb->state != LISTEN);
  /* Figure out on which TCP PCB list we are, and remove us. If we
     are in an active state, call the receive function associated with
     the PCB with a NULL argument, and send an RST to the remote end. */
  if (pcb->state == TIME_WAIT) {
 801593e:	687b      	ldr	r3, [r7, #4]
 8015940:	7d1b      	ldrb	r3, [r3, #20]
 8015942:	2b0a      	cmp	r3, #10
 8015944:	d107      	bne.n	8015956 <tcp_abandon+0x4e>
    tcp_pcb_remove(&tcp_tw_pcbs, pcb);
 8015946:	6879      	ldr	r1, [r7, #4]
 8015948:	484a      	ldr	r0, [pc, #296]	@ (8015a74 <tcp_abandon+0x16c>)
 801594a:	f001 fa3f 	bl	8016dcc <tcp_pcb_remove>
    tcp_free(pcb);
 801594e:	6878      	ldr	r0, [r7, #4]
 8015950:	f7ff fd54 	bl	80153fc <tcp_free>
 8015954:	e082      	b.n	8015a5c <tcp_abandon+0x154>
  } else {
    int send_rst = 0;
 8015956:	2300      	movs	r3, #0
 8015958:	627b      	str	r3, [r7, #36]	@ 0x24
    u16_t local_port = 0;
 801595a:	2300      	movs	r3, #0
 801595c:	847b      	strh	r3, [r7, #34]	@ 0x22
    enum tcp_state last_state;
    seqno = pcb->snd_nxt;
 801595e:	687b      	ldr	r3, [r7, #4]
 8015960:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8015962:	61bb      	str	r3, [r7, #24]
    ackno = pcb->rcv_nxt;
 8015964:	687b      	ldr	r3, [r7, #4]
 8015966:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8015968:	617b      	str	r3, [r7, #20]
#if LWIP_CALLBACK_API
    errf = pcb->errf;
 801596a:	687b      	ldr	r3, [r7, #4]
 801596c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8015970:	613b      	str	r3, [r7, #16]
#endif /* LWIP_CALLBACK_API */
    errf_arg = pcb->callback_arg;
 8015972:	687b      	ldr	r3, [r7, #4]
 8015974:	691b      	ldr	r3, [r3, #16]
 8015976:	60fb      	str	r3, [r7, #12]
    if (pcb->state == CLOSED) {
 8015978:	687b      	ldr	r3, [r7, #4]
 801597a:	7d1b      	ldrb	r3, [r3, #20]
 801597c:	2b00      	cmp	r3, #0
 801597e:	d126      	bne.n	80159ce <tcp_abandon+0xc6>
      if (pcb->local_port != 0) {
 8015980:	687b      	ldr	r3, [r7, #4]
 8015982:	8adb      	ldrh	r3, [r3, #22]
 8015984:	2b00      	cmp	r3, #0
 8015986:	d02e      	beq.n	80159e6 <tcp_abandon+0xde>
        /* bound, not yet opened */
        TCP_RMV(&tcp_bound_pcbs, pcb);
 8015988:	4b3b      	ldr	r3, [pc, #236]	@ (8015a78 <tcp_abandon+0x170>)
 801598a:	681b      	ldr	r3, [r3, #0]
 801598c:	687a      	ldr	r2, [r7, #4]
 801598e:	429a      	cmp	r2, r3
 8015990:	d105      	bne.n	801599e <tcp_abandon+0x96>
 8015992:	4b39      	ldr	r3, [pc, #228]	@ (8015a78 <tcp_abandon+0x170>)
 8015994:	681b      	ldr	r3, [r3, #0]
 8015996:	68db      	ldr	r3, [r3, #12]
 8015998:	4a37      	ldr	r2, [pc, #220]	@ (8015a78 <tcp_abandon+0x170>)
 801599a:	6013      	str	r3, [r2, #0]
 801599c:	e013      	b.n	80159c6 <tcp_abandon+0xbe>
 801599e:	4b36      	ldr	r3, [pc, #216]	@ (8015a78 <tcp_abandon+0x170>)
 80159a0:	681b      	ldr	r3, [r3, #0]
 80159a2:	61fb      	str	r3, [r7, #28]
 80159a4:	e00c      	b.n	80159c0 <tcp_abandon+0xb8>
 80159a6:	69fb      	ldr	r3, [r7, #28]
 80159a8:	68db      	ldr	r3, [r3, #12]
 80159aa:	687a      	ldr	r2, [r7, #4]
 80159ac:	429a      	cmp	r2, r3
 80159ae:	d104      	bne.n	80159ba <tcp_abandon+0xb2>
 80159b0:	687b      	ldr	r3, [r7, #4]
 80159b2:	68da      	ldr	r2, [r3, #12]
 80159b4:	69fb      	ldr	r3, [r7, #28]
 80159b6:	60da      	str	r2, [r3, #12]
 80159b8:	e005      	b.n	80159c6 <tcp_abandon+0xbe>
 80159ba:	69fb      	ldr	r3, [r7, #28]
 80159bc:	68db      	ldr	r3, [r3, #12]
 80159be:	61fb      	str	r3, [r7, #28]
 80159c0:	69fb      	ldr	r3, [r7, #28]
 80159c2:	2b00      	cmp	r3, #0
 80159c4:	d1ef      	bne.n	80159a6 <tcp_abandon+0x9e>
 80159c6:	687b      	ldr	r3, [r7, #4]
 80159c8:	2200      	movs	r2, #0
 80159ca:	60da      	str	r2, [r3, #12]
 80159cc:	e00b      	b.n	80159e6 <tcp_abandon+0xde>
      }
    } else {
      send_rst = reset;
 80159ce:	683b      	ldr	r3, [r7, #0]
 80159d0:	627b      	str	r3, [r7, #36]	@ 0x24
      local_port = pcb->local_port;
 80159d2:	687b      	ldr	r3, [r7, #4]
 80159d4:	8adb      	ldrh	r3, [r3, #22]
 80159d6:	847b      	strh	r3, [r7, #34]	@ 0x22
      TCP_PCB_REMOVE_ACTIVE(pcb);
 80159d8:	6879      	ldr	r1, [r7, #4]
 80159da:	4828      	ldr	r0, [pc, #160]	@ (8015a7c <tcp_abandon+0x174>)
 80159dc:	f001 f9f6 	bl	8016dcc <tcp_pcb_remove>
 80159e0:	4b27      	ldr	r3, [pc, #156]	@ (8015a80 <tcp_abandon+0x178>)
 80159e2:	2201      	movs	r2, #1
 80159e4:	701a      	strb	r2, [r3, #0]
    }
    if (pcb->unacked != NULL) {
 80159e6:	687b      	ldr	r3, [r7, #4]
 80159e8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80159ea:	2b00      	cmp	r3, #0
 80159ec:	d004      	beq.n	80159f8 <tcp_abandon+0xf0>
      tcp_segs_free(pcb->unacked);
 80159ee:	687b      	ldr	r3, [r7, #4]
 80159f0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80159f2:	4618      	mov	r0, r3
 80159f4:	f000 feca 	bl	801678c <tcp_segs_free>
    }
    if (pcb->unsent != NULL) {
 80159f8:	687b      	ldr	r3, [r7, #4]
 80159fa:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80159fc:	2b00      	cmp	r3, #0
 80159fe:	d004      	beq.n	8015a0a <tcp_abandon+0x102>
      tcp_segs_free(pcb->unsent);
 8015a00:	687b      	ldr	r3, [r7, #4]
 8015a02:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8015a04:	4618      	mov	r0, r3
 8015a06:	f000 fec1 	bl	801678c <tcp_segs_free>
    }
#if TCP_QUEUE_OOSEQ
    if (pcb->ooseq != NULL) {
 8015a0a:	687b      	ldr	r3, [r7, #4]
 8015a0c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8015a0e:	2b00      	cmp	r3, #0
 8015a10:	d004      	beq.n	8015a1c <tcp_abandon+0x114>
      tcp_segs_free(pcb->ooseq);
 8015a12:	687b      	ldr	r3, [r7, #4]
 8015a14:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8015a16:	4618      	mov	r0, r3
 8015a18:	f000 feb8 	bl	801678c <tcp_segs_free>
    }
#endif /* TCP_QUEUE_OOSEQ */
    tcp_backlog_accepted(pcb);
    if (send_rst) {
 8015a1c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8015a1e:	2b00      	cmp	r3, #0
 8015a20:	d00e      	beq.n	8015a40 <tcp_abandon+0x138>
      LWIP_DEBUGF(TCP_RST_DEBUG, ("tcp_abandon: sending RST\n"));
      tcp_rst(pcb, seqno, ackno, &pcb->local_ip, &pcb->remote_ip, local_port, pcb->remote_port);
 8015a22:	6879      	ldr	r1, [r7, #4]
 8015a24:	687b      	ldr	r3, [r7, #4]
 8015a26:	3304      	adds	r3, #4
 8015a28:	687a      	ldr	r2, [r7, #4]
 8015a2a:	8b12      	ldrh	r2, [r2, #24]
 8015a2c:	9202      	str	r2, [sp, #8]
 8015a2e:	8c7a      	ldrh	r2, [r7, #34]	@ 0x22
 8015a30:	9201      	str	r2, [sp, #4]
 8015a32:	9300      	str	r3, [sp, #0]
 8015a34:	460b      	mov	r3, r1
 8015a36:	697a      	ldr	r2, [r7, #20]
 8015a38:	69b9      	ldr	r1, [r7, #24]
 8015a3a:	6878      	ldr	r0, [r7, #4]
 8015a3c:	f005 fb92 	bl	801b164 <tcp_rst>
    }
    last_state = pcb->state;
 8015a40:	687b      	ldr	r3, [r7, #4]
 8015a42:	7d1b      	ldrb	r3, [r3, #20]
 8015a44:	72fb      	strb	r3, [r7, #11]
    tcp_free(pcb);
 8015a46:	6878      	ldr	r0, [r7, #4]
 8015a48:	f7ff fcd8 	bl	80153fc <tcp_free>
    TCP_EVENT_ERR(last_state, errf, errf_arg, ERR_ABRT);
 8015a4c:	693b      	ldr	r3, [r7, #16]
 8015a4e:	2b00      	cmp	r3, #0
 8015a50:	d004      	beq.n	8015a5c <tcp_abandon+0x154>
 8015a52:	693b      	ldr	r3, [r7, #16]
 8015a54:	f06f 010c 	mvn.w	r1, #12
 8015a58:	68f8      	ldr	r0, [r7, #12]
 8015a5a:	4798      	blx	r3
  }
}
 8015a5c:	3728      	adds	r7, #40	@ 0x28
 8015a5e:	46bd      	mov	sp, r7
 8015a60:	bd80      	pop	{r7, pc}
 8015a62:	bf00      	nop
 8015a64:	08020e80 	.word	0x08020e80
 8015a68:	08020fc4 	.word	0x08020fc4
 8015a6c:	08020ec4 	.word	0x08020ec4
 8015a70:	08020fe0 	.word	0x08020fe0
 8015a74:	240087a4 	.word	0x240087a4
 8015a78:	24008798 	.word	0x24008798
 8015a7c:	240087a0 	.word	0x240087a0
 8015a80:	240087a8 	.word	0x240087a8

08015a84 <tcp_abort>:
 *
 * @param pcb the tcp pcb to abort
 */
void
tcp_abort(struct tcp_pcb *pcb)
{
 8015a84:	b580      	push	{r7, lr}
 8015a86:	b082      	sub	sp, #8
 8015a88:	af00      	add	r7, sp, #0
 8015a8a:	6078      	str	r0, [r7, #4]
  tcp_abandon(pcb, 1);
 8015a8c:	2101      	movs	r1, #1
 8015a8e:	6878      	ldr	r0, [r7, #4]
 8015a90:	f7ff ff3a 	bl	8015908 <tcp_abandon>
}
 8015a94:	bf00      	nop
 8015a96:	3708      	adds	r7, #8
 8015a98:	46bd      	mov	sp, r7
 8015a9a:	bd80      	pop	{r7, pc}

08015a9c <tcp_bind>:
 *         ERR_VAL if bind failed because the PCB is not in a valid state
 *         ERR_OK if bound
 */
err_t
tcp_bind(struct tcp_pcb *pcb, const ip_addr_t *ipaddr, u16_t port)
{
 8015a9c:	b580      	push	{r7, lr}
 8015a9e:	b088      	sub	sp, #32
 8015aa0:	af00      	add	r7, sp, #0
 8015aa2:	60f8      	str	r0, [r7, #12]
 8015aa4:	60b9      	str	r1, [r7, #8]
 8015aa6:	4613      	mov	r3, r2
 8015aa8:	80fb      	strh	r3, [r7, #6]
  int i;
  int max_pcb_list = NUM_TCP_PCB_LISTS;
 8015aaa:	2304      	movs	r3, #4
 8015aac:	617b      	str	r3, [r7, #20]

  LWIP_ASSERT_CORE_LOCKED();

#if LWIP_IPV4
  /* Don't propagate NULL pointer (IPv4 ANY) to subsequent functions */
  if (ipaddr == NULL) {
 8015aae:	68bb      	ldr	r3, [r7, #8]
 8015ab0:	2b00      	cmp	r3, #0
 8015ab2:	d101      	bne.n	8015ab8 <tcp_bind+0x1c>
    ipaddr = IP4_ADDR_ANY;
 8015ab4:	4b3e      	ldr	r3, [pc, #248]	@ (8015bb0 <tcp_bind+0x114>)
 8015ab6:	60bb      	str	r3, [r7, #8]
  }
#else /* LWIP_IPV4 */
  LWIP_ERROR("tcp_bind: invalid ipaddr", ipaddr != NULL, return ERR_ARG);
#endif /* LWIP_IPV4 */

  LWIP_ERROR("tcp_bind: invalid pcb", pcb != NULL, return ERR_ARG);
 8015ab8:	68fb      	ldr	r3, [r7, #12]
 8015aba:	2b00      	cmp	r3, #0
 8015abc:	d109      	bne.n	8015ad2 <tcp_bind+0x36>
 8015abe:	4b3d      	ldr	r3, [pc, #244]	@ (8015bb4 <tcp_bind+0x118>)
 8015ac0:	f240 22a9 	movw	r2, #681	@ 0x2a9
 8015ac4:	493c      	ldr	r1, [pc, #240]	@ (8015bb8 <tcp_bind+0x11c>)
 8015ac6:	483d      	ldr	r0, [pc, #244]	@ (8015bbc <tcp_bind+0x120>)
 8015ac8:	f008 ff2a 	bl	801e920 <iprintf>
 8015acc:	f06f 030f 	mvn.w	r3, #15
 8015ad0:	e06a      	b.n	8015ba8 <tcp_bind+0x10c>

  LWIP_ERROR("tcp_bind: can only bind in state CLOSED", pcb->state == CLOSED, return ERR_VAL);
 8015ad2:	68fb      	ldr	r3, [r7, #12]
 8015ad4:	7d1b      	ldrb	r3, [r3, #20]
 8015ad6:	2b00      	cmp	r3, #0
 8015ad8:	d009      	beq.n	8015aee <tcp_bind+0x52>
 8015ada:	4b36      	ldr	r3, [pc, #216]	@ (8015bb4 <tcp_bind+0x118>)
 8015adc:	f240 22ab 	movw	r2, #683	@ 0x2ab
 8015ae0:	4937      	ldr	r1, [pc, #220]	@ (8015bc0 <tcp_bind+0x124>)
 8015ae2:	4836      	ldr	r0, [pc, #216]	@ (8015bbc <tcp_bind+0x120>)
 8015ae4:	f008 ff1c 	bl	801e920 <iprintf>
 8015ae8:	f06f 0305 	mvn.w	r3, #5
 8015aec:	e05c      	b.n	8015ba8 <tcp_bind+0x10c>
    ip6_addr_select_zone(ip_2_ip6(&zoned_ipaddr), ip_2_ip6(&zoned_ipaddr));
    ipaddr = &zoned_ipaddr;
  }
#endif /* LWIP_IPV6 && LWIP_IPV6_SCOPES */

  if (port == 0) {
 8015aee:	88fb      	ldrh	r3, [r7, #6]
 8015af0:	2b00      	cmp	r3, #0
 8015af2:	d109      	bne.n	8015b08 <tcp_bind+0x6c>
    port = tcp_new_port();
 8015af4:	f000 f9e0 	bl	8015eb8 <tcp_new_port>
 8015af8:	4603      	mov	r3, r0
 8015afa:	80fb      	strh	r3, [r7, #6]
    if (port == 0) {
 8015afc:	88fb      	ldrh	r3, [r7, #6]
 8015afe:	2b00      	cmp	r3, #0
 8015b00:	d135      	bne.n	8015b6e <tcp_bind+0xd2>
      return ERR_BUF;
 8015b02:	f06f 0301 	mvn.w	r3, #1
 8015b06:	e04f      	b.n	8015ba8 <tcp_bind+0x10c>
    }
  } else {
    /* Check if the address already is in use (on all lists) */
    for (i = 0; i < max_pcb_list; i++) {
 8015b08:	2300      	movs	r3, #0
 8015b0a:	61fb      	str	r3, [r7, #28]
 8015b0c:	e02b      	b.n	8015b66 <tcp_bind+0xca>
      for (cpcb = *tcp_pcb_lists[i]; cpcb != NULL; cpcb = cpcb->next) {
 8015b0e:	4a2d      	ldr	r2, [pc, #180]	@ (8015bc4 <tcp_bind+0x128>)
 8015b10:	69fb      	ldr	r3, [r7, #28]
 8015b12:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8015b16:	681b      	ldr	r3, [r3, #0]
 8015b18:	61bb      	str	r3, [r7, #24]
 8015b1a:	e01e      	b.n	8015b5a <tcp_bind+0xbe>
        if (cpcb->local_port == port) {
 8015b1c:	69bb      	ldr	r3, [r7, #24]
 8015b1e:	8adb      	ldrh	r3, [r3, #22]
 8015b20:	88fa      	ldrh	r2, [r7, #6]
 8015b22:	429a      	cmp	r2, r3
 8015b24:	d116      	bne.n	8015b54 <tcp_bind+0xb8>
              !ip_get_option(cpcb, SOF_REUSEADDR))
#endif /* SO_REUSE */
          {
            /* @todo: check accept_any_ip_version */
            if ((IP_IS_V6(ipaddr) == IP_IS_V6_VAL(cpcb->local_ip)) &&
                (ip_addr_isany(&cpcb->local_ip) ||
 8015b26:	69bb      	ldr	r3, [r7, #24]
            if ((IP_IS_V6(ipaddr) == IP_IS_V6_VAL(cpcb->local_ip)) &&
 8015b28:	2b00      	cmp	r3, #0
 8015b2a:	d010      	beq.n	8015b4e <tcp_bind+0xb2>
                (ip_addr_isany(&cpcb->local_ip) ||
 8015b2c:	69bb      	ldr	r3, [r7, #24]
 8015b2e:	681b      	ldr	r3, [r3, #0]
 8015b30:	2b00      	cmp	r3, #0
 8015b32:	d00c      	beq.n	8015b4e <tcp_bind+0xb2>
 8015b34:	68bb      	ldr	r3, [r7, #8]
 8015b36:	2b00      	cmp	r3, #0
 8015b38:	d009      	beq.n	8015b4e <tcp_bind+0xb2>
                 ip_addr_isany(ipaddr) ||
 8015b3a:	68bb      	ldr	r3, [r7, #8]
 8015b3c:	681b      	ldr	r3, [r3, #0]
 8015b3e:	2b00      	cmp	r3, #0
 8015b40:	d005      	beq.n	8015b4e <tcp_bind+0xb2>
                 ip_addr_cmp(&cpcb->local_ip, ipaddr))) {
 8015b42:	69bb      	ldr	r3, [r7, #24]
 8015b44:	681a      	ldr	r2, [r3, #0]
 8015b46:	68bb      	ldr	r3, [r7, #8]
 8015b48:	681b      	ldr	r3, [r3, #0]
            if ((IP_IS_V6(ipaddr) == IP_IS_V6_VAL(cpcb->local_ip)) &&
 8015b4a:	429a      	cmp	r2, r3
 8015b4c:	d102      	bne.n	8015b54 <tcp_bind+0xb8>
              return ERR_USE;
 8015b4e:	f06f 0307 	mvn.w	r3, #7
 8015b52:	e029      	b.n	8015ba8 <tcp_bind+0x10c>
      for (cpcb = *tcp_pcb_lists[i]; cpcb != NULL; cpcb = cpcb->next) {
 8015b54:	69bb      	ldr	r3, [r7, #24]
 8015b56:	68db      	ldr	r3, [r3, #12]
 8015b58:	61bb      	str	r3, [r7, #24]
 8015b5a:	69bb      	ldr	r3, [r7, #24]
 8015b5c:	2b00      	cmp	r3, #0
 8015b5e:	d1dd      	bne.n	8015b1c <tcp_bind+0x80>
    for (i = 0; i < max_pcb_list; i++) {
 8015b60:	69fb      	ldr	r3, [r7, #28]
 8015b62:	3301      	adds	r3, #1
 8015b64:	61fb      	str	r3, [r7, #28]
 8015b66:	69fa      	ldr	r2, [r7, #28]
 8015b68:	697b      	ldr	r3, [r7, #20]
 8015b6a:	429a      	cmp	r2, r3
 8015b6c:	dbcf      	blt.n	8015b0e <tcp_bind+0x72>
        }
      }
    }
  }

  if (!ip_addr_isany(ipaddr)
 8015b6e:	68bb      	ldr	r3, [r7, #8]
 8015b70:	2b00      	cmp	r3, #0
 8015b72:	d00c      	beq.n	8015b8e <tcp_bind+0xf2>
 8015b74:	68bb      	ldr	r3, [r7, #8]
 8015b76:	681b      	ldr	r3, [r3, #0]
 8015b78:	2b00      	cmp	r3, #0
 8015b7a:	d008      	beq.n	8015b8e <tcp_bind+0xf2>
#if LWIP_IPV4 && LWIP_IPV6
      || (IP_GET_TYPE(ipaddr) != IP_GET_TYPE(&pcb->local_ip))
#endif /* LWIP_IPV4 && LWIP_IPV6 */
     ) {
    ip_addr_set(&pcb->local_ip, ipaddr);
 8015b7c:	68bb      	ldr	r3, [r7, #8]
 8015b7e:	2b00      	cmp	r3, #0
 8015b80:	d002      	beq.n	8015b88 <tcp_bind+0xec>
 8015b82:	68bb      	ldr	r3, [r7, #8]
 8015b84:	681b      	ldr	r3, [r3, #0]
 8015b86:	e000      	b.n	8015b8a <tcp_bind+0xee>
 8015b88:	2300      	movs	r3, #0
 8015b8a:	68fa      	ldr	r2, [r7, #12]
 8015b8c:	6013      	str	r3, [r2, #0]
  }
  pcb->local_port = port;
 8015b8e:	68fb      	ldr	r3, [r7, #12]
 8015b90:	88fa      	ldrh	r2, [r7, #6]
 8015b92:	82da      	strh	r2, [r3, #22]
  TCP_REG(&tcp_bound_pcbs, pcb);
 8015b94:	4b0c      	ldr	r3, [pc, #48]	@ (8015bc8 <tcp_bind+0x12c>)
 8015b96:	681a      	ldr	r2, [r3, #0]
 8015b98:	68fb      	ldr	r3, [r7, #12]
 8015b9a:	60da      	str	r2, [r3, #12]
 8015b9c:	4a0a      	ldr	r2, [pc, #40]	@ (8015bc8 <tcp_bind+0x12c>)
 8015b9e:	68fb      	ldr	r3, [r7, #12]
 8015ba0:	6013      	str	r3, [r2, #0]
 8015ba2:	f005 fca1 	bl	801b4e8 <tcp_timer_needed>
  LWIP_DEBUGF(TCP_DEBUG, ("tcp_bind: bind to port %"U16_F"\n", port));
  return ERR_OK;
 8015ba6:	2300      	movs	r3, #0
}
 8015ba8:	4618      	mov	r0, r3
 8015baa:	3720      	adds	r7, #32
 8015bac:	46bd      	mov	sp, r7
 8015bae:	bd80      	pop	{r7, pc}
 8015bb0:	08022f8c 	.word	0x08022f8c
 8015bb4:	08020e80 	.word	0x08020e80
 8015bb8:	08021014 	.word	0x08021014
 8015bbc:	08020ec4 	.word	0x08020ec4
 8015bc0:	0802102c 	.word	0x0802102c
 8015bc4:	08022f64 	.word	0x08022f64
 8015bc8:	24008798 	.word	0x24008798

08015bcc <tcp_accept_null>:
/**
 * Default accept callback if no accept callback is specified by the user.
 */
static err_t
tcp_accept_null(void *arg, struct tcp_pcb *pcb, err_t err)
{
 8015bcc:	b580      	push	{r7, lr}
 8015bce:	b084      	sub	sp, #16
 8015bd0:	af00      	add	r7, sp, #0
 8015bd2:	60f8      	str	r0, [r7, #12]
 8015bd4:	60b9      	str	r1, [r7, #8]
 8015bd6:	4613      	mov	r3, r2
 8015bd8:	71fb      	strb	r3, [r7, #7]
  LWIP_UNUSED_ARG(arg);
  LWIP_UNUSED_ARG(err);

  LWIP_ASSERT("tcp_accept_null: invalid pcb", pcb != NULL);
 8015bda:	68bb      	ldr	r3, [r7, #8]
 8015bdc:	2b00      	cmp	r3, #0
 8015bde:	d106      	bne.n	8015bee <tcp_accept_null+0x22>
 8015be0:	4b07      	ldr	r3, [pc, #28]	@ (8015c00 <tcp_accept_null+0x34>)
 8015be2:	f240 320f 	movw	r2, #783	@ 0x30f
 8015be6:	4907      	ldr	r1, [pc, #28]	@ (8015c04 <tcp_accept_null+0x38>)
 8015be8:	4807      	ldr	r0, [pc, #28]	@ (8015c08 <tcp_accept_null+0x3c>)
 8015bea:	f008 fe99 	bl	801e920 <iprintf>

  tcp_abort(pcb);
 8015bee:	68b8      	ldr	r0, [r7, #8]
 8015bf0:	f7ff ff48 	bl	8015a84 <tcp_abort>

  return ERR_ABRT;
 8015bf4:	f06f 030c 	mvn.w	r3, #12
}
 8015bf8:	4618      	mov	r0, r3
 8015bfa:	3710      	adds	r7, #16
 8015bfc:	46bd      	mov	sp, r7
 8015bfe:	bd80      	pop	{r7, pc}
 8015c00:	08020e80 	.word	0x08020e80
 8015c04:	08021054 	.word	0x08021054
 8015c08:	08020ec4 	.word	0x08020ec4

08015c0c <tcp_listen_with_backlog_and_err>:
 *       called like this:
 *             tpcb = tcp_listen_with_backlog_and_err(tpcb, backlog, &err);
 */
struct tcp_pcb *
tcp_listen_with_backlog_and_err(struct tcp_pcb *pcb, u8_t backlog, err_t *err)
{
 8015c0c:	b580      	push	{r7, lr}
 8015c0e:	b088      	sub	sp, #32
 8015c10:	af00      	add	r7, sp, #0
 8015c12:	60f8      	str	r0, [r7, #12]
 8015c14:	460b      	mov	r3, r1
 8015c16:	607a      	str	r2, [r7, #4]
 8015c18:	72fb      	strb	r3, [r7, #11]
  struct tcp_pcb_listen *lpcb = NULL;
 8015c1a:	2300      	movs	r3, #0
 8015c1c:	61fb      	str	r3, [r7, #28]

  LWIP_UNUSED_ARG(backlog);

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("tcp_listen_with_backlog_and_err: invalid pcb", pcb != NULL, res = ERR_ARG; goto done);
 8015c1e:	68fb      	ldr	r3, [r7, #12]
 8015c20:	2b00      	cmp	r3, #0
 8015c22:	d109      	bne.n	8015c38 <tcp_listen_with_backlog_and_err+0x2c>
 8015c24:	4b47      	ldr	r3, [pc, #284]	@ (8015d44 <tcp_listen_with_backlog_and_err+0x138>)
 8015c26:	f240 3259 	movw	r2, #857	@ 0x359
 8015c2a:	4947      	ldr	r1, [pc, #284]	@ (8015d48 <tcp_listen_with_backlog_and_err+0x13c>)
 8015c2c:	4847      	ldr	r0, [pc, #284]	@ (8015d4c <tcp_listen_with_backlog_and_err+0x140>)
 8015c2e:	f008 fe77 	bl	801e920 <iprintf>
 8015c32:	23f0      	movs	r3, #240	@ 0xf0
 8015c34:	76fb      	strb	r3, [r7, #27]
 8015c36:	e079      	b.n	8015d2c <tcp_listen_with_backlog_and_err+0x120>
  LWIP_ERROR("tcp_listen_with_backlog_and_err: pcb already connected", pcb->state == CLOSED, res = ERR_CLSD; goto done);
 8015c38:	68fb      	ldr	r3, [r7, #12]
 8015c3a:	7d1b      	ldrb	r3, [r3, #20]
 8015c3c:	2b00      	cmp	r3, #0
 8015c3e:	d009      	beq.n	8015c54 <tcp_listen_with_backlog_and_err+0x48>
 8015c40:	4b40      	ldr	r3, [pc, #256]	@ (8015d44 <tcp_listen_with_backlog_and_err+0x138>)
 8015c42:	f240 325a 	movw	r2, #858	@ 0x35a
 8015c46:	4942      	ldr	r1, [pc, #264]	@ (8015d50 <tcp_listen_with_backlog_and_err+0x144>)
 8015c48:	4840      	ldr	r0, [pc, #256]	@ (8015d4c <tcp_listen_with_backlog_and_err+0x140>)
 8015c4a:	f008 fe69 	bl	801e920 <iprintf>
 8015c4e:	23f1      	movs	r3, #241	@ 0xf1
 8015c50:	76fb      	strb	r3, [r7, #27]
 8015c52:	e06b      	b.n	8015d2c <tcp_listen_with_backlog_and_err+0x120>

  /* already listening? */
  if (pcb->state == LISTEN) {
 8015c54:	68fb      	ldr	r3, [r7, #12]
 8015c56:	7d1b      	ldrb	r3, [r3, #20]
 8015c58:	2b01      	cmp	r3, #1
 8015c5a:	d104      	bne.n	8015c66 <tcp_listen_with_backlog_and_err+0x5a>
    lpcb = (struct tcp_pcb_listen *)pcb;
 8015c5c:	68fb      	ldr	r3, [r7, #12]
 8015c5e:	61fb      	str	r3, [r7, #28]
    res = ERR_ALREADY;
 8015c60:	23f7      	movs	r3, #247	@ 0xf7
 8015c62:	76fb      	strb	r3, [r7, #27]
    goto done;
 8015c64:	e062      	b.n	8015d2c <tcp_listen_with_backlog_and_err+0x120>
        goto done;
      }
    }
  }
#endif /* SO_REUSE */
  lpcb = (struct tcp_pcb_listen *)memp_malloc(MEMP_TCP_PCB_LISTEN);
 8015c66:	2002      	movs	r0, #2
 8015c68:	f7fe fa02 	bl	8014070 <memp_malloc>
 8015c6c:	61f8      	str	r0, [r7, #28]
  if (lpcb == NULL) {
 8015c6e:	69fb      	ldr	r3, [r7, #28]
 8015c70:	2b00      	cmp	r3, #0
 8015c72:	d102      	bne.n	8015c7a <tcp_listen_with_backlog_and_err+0x6e>
    res = ERR_MEM;
 8015c74:	23ff      	movs	r3, #255	@ 0xff
 8015c76:	76fb      	strb	r3, [r7, #27]
    goto done;
 8015c78:	e058      	b.n	8015d2c <tcp_listen_with_backlog_and_err+0x120>
  }
  lpcb->callback_arg = pcb->callback_arg;
 8015c7a:	68fb      	ldr	r3, [r7, #12]
 8015c7c:	691a      	ldr	r2, [r3, #16]
 8015c7e:	69fb      	ldr	r3, [r7, #28]
 8015c80:	611a      	str	r2, [r3, #16]
  lpcb->local_port = pcb->local_port;
 8015c82:	68fb      	ldr	r3, [r7, #12]
 8015c84:	8ada      	ldrh	r2, [r3, #22]
 8015c86:	69fb      	ldr	r3, [r7, #28]
 8015c88:	82da      	strh	r2, [r3, #22]
  lpcb->state = LISTEN;
 8015c8a:	69fb      	ldr	r3, [r7, #28]
 8015c8c:	2201      	movs	r2, #1
 8015c8e:	751a      	strb	r2, [r3, #20]
  lpcb->prio = pcb->prio;
 8015c90:	68fb      	ldr	r3, [r7, #12]
 8015c92:	7d5a      	ldrb	r2, [r3, #21]
 8015c94:	69fb      	ldr	r3, [r7, #28]
 8015c96:	755a      	strb	r2, [r3, #21]
  lpcb->so_options = pcb->so_options;
 8015c98:	68fb      	ldr	r3, [r7, #12]
 8015c9a:	7a5a      	ldrb	r2, [r3, #9]
 8015c9c:	69fb      	ldr	r3, [r7, #28]
 8015c9e:	725a      	strb	r2, [r3, #9]
  lpcb->netif_idx = NETIF_NO_INDEX;
 8015ca0:	69fb      	ldr	r3, [r7, #28]
 8015ca2:	2200      	movs	r2, #0
 8015ca4:	721a      	strb	r2, [r3, #8]
  lpcb->ttl = pcb->ttl;
 8015ca6:	68fb      	ldr	r3, [r7, #12]
 8015ca8:	7ada      	ldrb	r2, [r3, #11]
 8015caa:	69fb      	ldr	r3, [r7, #28]
 8015cac:	72da      	strb	r2, [r3, #11]
  lpcb->tos = pcb->tos;
 8015cae:	68fb      	ldr	r3, [r7, #12]
 8015cb0:	7a9a      	ldrb	r2, [r3, #10]
 8015cb2:	69fb      	ldr	r3, [r7, #28]
 8015cb4:	729a      	strb	r2, [r3, #10]
#if LWIP_IPV4 && LWIP_IPV6
  IP_SET_TYPE_VAL(lpcb->remote_ip, pcb->local_ip.type);
#endif /* LWIP_IPV4 && LWIP_IPV6 */
  ip_addr_copy(lpcb->local_ip, pcb->local_ip);
 8015cb6:	68fb      	ldr	r3, [r7, #12]
 8015cb8:	681a      	ldr	r2, [r3, #0]
 8015cba:	69fb      	ldr	r3, [r7, #28]
 8015cbc:	601a      	str	r2, [r3, #0]
  if (pcb->local_port != 0) {
 8015cbe:	68fb      	ldr	r3, [r7, #12]
 8015cc0:	8adb      	ldrh	r3, [r3, #22]
 8015cc2:	2b00      	cmp	r3, #0
 8015cc4:	d021      	beq.n	8015d0a <tcp_listen_with_backlog_and_err+0xfe>
    TCP_RMV(&tcp_bound_pcbs, pcb);
 8015cc6:	4b23      	ldr	r3, [pc, #140]	@ (8015d54 <tcp_listen_with_backlog_and_err+0x148>)
 8015cc8:	681b      	ldr	r3, [r3, #0]
 8015cca:	68fa      	ldr	r2, [r7, #12]
 8015ccc:	429a      	cmp	r2, r3
 8015cce:	d105      	bne.n	8015cdc <tcp_listen_with_backlog_and_err+0xd0>
 8015cd0:	4b20      	ldr	r3, [pc, #128]	@ (8015d54 <tcp_listen_with_backlog_and_err+0x148>)
 8015cd2:	681b      	ldr	r3, [r3, #0]
 8015cd4:	68db      	ldr	r3, [r3, #12]
 8015cd6:	4a1f      	ldr	r2, [pc, #124]	@ (8015d54 <tcp_listen_with_backlog_and_err+0x148>)
 8015cd8:	6013      	str	r3, [r2, #0]
 8015cda:	e013      	b.n	8015d04 <tcp_listen_with_backlog_and_err+0xf8>
 8015cdc:	4b1d      	ldr	r3, [pc, #116]	@ (8015d54 <tcp_listen_with_backlog_and_err+0x148>)
 8015cde:	681b      	ldr	r3, [r3, #0]
 8015ce0:	617b      	str	r3, [r7, #20]
 8015ce2:	e00c      	b.n	8015cfe <tcp_listen_with_backlog_and_err+0xf2>
 8015ce4:	697b      	ldr	r3, [r7, #20]
 8015ce6:	68db      	ldr	r3, [r3, #12]
 8015ce8:	68fa      	ldr	r2, [r7, #12]
 8015cea:	429a      	cmp	r2, r3
 8015cec:	d104      	bne.n	8015cf8 <tcp_listen_with_backlog_and_err+0xec>
 8015cee:	68fb      	ldr	r3, [r7, #12]
 8015cf0:	68da      	ldr	r2, [r3, #12]
 8015cf2:	697b      	ldr	r3, [r7, #20]
 8015cf4:	60da      	str	r2, [r3, #12]
 8015cf6:	e005      	b.n	8015d04 <tcp_listen_with_backlog_and_err+0xf8>
 8015cf8:	697b      	ldr	r3, [r7, #20]
 8015cfa:	68db      	ldr	r3, [r3, #12]
 8015cfc:	617b      	str	r3, [r7, #20]
 8015cfe:	697b      	ldr	r3, [r7, #20]
 8015d00:	2b00      	cmp	r3, #0
 8015d02:	d1ef      	bne.n	8015ce4 <tcp_listen_with_backlog_and_err+0xd8>
 8015d04:	68fb      	ldr	r3, [r7, #12]
 8015d06:	2200      	movs	r2, #0
 8015d08:	60da      	str	r2, [r3, #12]
  }
#if LWIP_TCP_PCB_NUM_EXT_ARGS
  /* copy over ext_args to listening pcb  */
  memcpy(&lpcb->ext_args, &pcb->ext_args, sizeof(pcb->ext_args));
#endif
  tcp_free(pcb);
 8015d0a:	68f8      	ldr	r0, [r7, #12]
 8015d0c:	f7ff fb76 	bl	80153fc <tcp_free>
#if LWIP_CALLBACK_API
  lpcb->accept = tcp_accept_null;
 8015d10:	69fb      	ldr	r3, [r7, #28]
 8015d12:	4a11      	ldr	r2, [pc, #68]	@ (8015d58 <tcp_listen_with_backlog_and_err+0x14c>)
 8015d14:	619a      	str	r2, [r3, #24]
#endif /* LWIP_CALLBACK_API */
#if TCP_LISTEN_BACKLOG
  lpcb->accepts_pending = 0;
  tcp_backlog_set(lpcb, backlog);
#endif /* TCP_LISTEN_BACKLOG */
  TCP_REG(&tcp_listen_pcbs.pcbs, (struct tcp_pcb *)lpcb);
 8015d16:	4b11      	ldr	r3, [pc, #68]	@ (8015d5c <tcp_listen_with_backlog_and_err+0x150>)
 8015d18:	681a      	ldr	r2, [r3, #0]
 8015d1a:	69fb      	ldr	r3, [r7, #28]
 8015d1c:	60da      	str	r2, [r3, #12]
 8015d1e:	4a0f      	ldr	r2, [pc, #60]	@ (8015d5c <tcp_listen_with_backlog_and_err+0x150>)
 8015d20:	69fb      	ldr	r3, [r7, #28]
 8015d22:	6013      	str	r3, [r2, #0]
 8015d24:	f005 fbe0 	bl	801b4e8 <tcp_timer_needed>
  res = ERR_OK;
 8015d28:	2300      	movs	r3, #0
 8015d2a:	76fb      	strb	r3, [r7, #27]
done:
  if (err != NULL) {
 8015d2c:	687b      	ldr	r3, [r7, #4]
 8015d2e:	2b00      	cmp	r3, #0
 8015d30:	d002      	beq.n	8015d38 <tcp_listen_with_backlog_and_err+0x12c>
    *err = res;
 8015d32:	687b      	ldr	r3, [r7, #4]
 8015d34:	7efa      	ldrb	r2, [r7, #27]
 8015d36:	701a      	strb	r2, [r3, #0]
  }
  return (struct tcp_pcb *)lpcb;
 8015d38:	69fb      	ldr	r3, [r7, #28]
}
 8015d3a:	4618      	mov	r0, r3
 8015d3c:	3720      	adds	r7, #32
 8015d3e:	46bd      	mov	sp, r7
 8015d40:	bd80      	pop	{r7, pc}
 8015d42:	bf00      	nop
 8015d44:	08020e80 	.word	0x08020e80
 8015d48:	08021074 	.word	0x08021074
 8015d4c:	08020ec4 	.word	0x08020ec4
 8015d50:	080210a4 	.word	0x080210a4
 8015d54:	24008798 	.word	0x24008798
 8015d58:	08015bcd 	.word	0x08015bcd
 8015d5c:	2400879c 	.word	0x2400879c

08015d60 <tcp_update_rcv_ann_wnd>:
 * Returns how much extra window would be advertised if we sent an
 * update now.
 */
u32_t
tcp_update_rcv_ann_wnd(struct tcp_pcb *pcb)
{
 8015d60:	b580      	push	{r7, lr}
 8015d62:	b084      	sub	sp, #16
 8015d64:	af00      	add	r7, sp, #0
 8015d66:	6078      	str	r0, [r7, #4]
  u32_t new_right_edge;

  LWIP_ASSERT("tcp_update_rcv_ann_wnd: invalid pcb", pcb != NULL);
 8015d68:	687b      	ldr	r3, [r7, #4]
 8015d6a:	2b00      	cmp	r3, #0
 8015d6c:	d106      	bne.n	8015d7c <tcp_update_rcv_ann_wnd+0x1c>
 8015d6e:	4b25      	ldr	r3, [pc, #148]	@ (8015e04 <tcp_update_rcv_ann_wnd+0xa4>)
 8015d70:	f240 32a6 	movw	r2, #934	@ 0x3a6
 8015d74:	4924      	ldr	r1, [pc, #144]	@ (8015e08 <tcp_update_rcv_ann_wnd+0xa8>)
 8015d76:	4825      	ldr	r0, [pc, #148]	@ (8015e0c <tcp_update_rcv_ann_wnd+0xac>)
 8015d78:	f008 fdd2 	bl	801e920 <iprintf>
  new_right_edge = pcb->rcv_nxt + pcb->rcv_wnd;
 8015d7c:	687b      	ldr	r3, [r7, #4]
 8015d7e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8015d80:	687a      	ldr	r2, [r7, #4]
 8015d82:	8d12      	ldrh	r2, [r2, #40]	@ 0x28
 8015d84:	4413      	add	r3, r2
 8015d86:	60fb      	str	r3, [r7, #12]

  if (TCP_SEQ_GEQ(new_right_edge, pcb->rcv_ann_right_edge + LWIP_MIN((TCP_WND / 2), pcb->mss))) {
 8015d88:	687b      	ldr	r3, [r7, #4]
 8015d8a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8015d8c:	687a      	ldr	r2, [r7, #4]
 8015d8e:	8e52      	ldrh	r2, [r2, #50]	@ 0x32
 8015d90:	f640 3168 	movw	r1, #2920	@ 0xb68
 8015d94:	428a      	cmp	r2, r1
 8015d96:	bf28      	it	cs
 8015d98:	460a      	movcs	r2, r1
 8015d9a:	b292      	uxth	r2, r2
 8015d9c:	4413      	add	r3, r2
 8015d9e:	68fa      	ldr	r2, [r7, #12]
 8015da0:	1ad3      	subs	r3, r2, r3
 8015da2:	2b00      	cmp	r3, #0
 8015da4:	db08      	blt.n	8015db8 <tcp_update_rcv_ann_wnd+0x58>
    /* we can advertise more window */
    pcb->rcv_ann_wnd = pcb->rcv_wnd;
 8015da6:	687b      	ldr	r3, [r7, #4]
 8015da8:	8d1a      	ldrh	r2, [r3, #40]	@ 0x28
 8015daa:	687b      	ldr	r3, [r7, #4]
 8015dac:	855a      	strh	r2, [r3, #42]	@ 0x2a
    return new_right_edge - pcb->rcv_ann_right_edge;
 8015dae:	687b      	ldr	r3, [r7, #4]
 8015db0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8015db2:	68fa      	ldr	r2, [r7, #12]
 8015db4:	1ad3      	subs	r3, r2, r3
 8015db6:	e020      	b.n	8015dfa <tcp_update_rcv_ann_wnd+0x9a>
  } else {
    if (TCP_SEQ_GT(pcb->rcv_nxt, pcb->rcv_ann_right_edge)) {
 8015db8:	687b      	ldr	r3, [r7, #4]
 8015dba:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8015dbc:	687b      	ldr	r3, [r7, #4]
 8015dbe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8015dc0:	1ad3      	subs	r3, r2, r3
 8015dc2:	2b00      	cmp	r3, #0
 8015dc4:	dd03      	ble.n	8015dce <tcp_update_rcv_ann_wnd+0x6e>
      /* Can happen due to other end sending out of advertised window,
       * but within actual available (but not yet advertised) window */
      pcb->rcv_ann_wnd = 0;
 8015dc6:	687b      	ldr	r3, [r7, #4]
 8015dc8:	2200      	movs	r2, #0
 8015dca:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8015dcc:	e014      	b.n	8015df8 <tcp_update_rcv_ann_wnd+0x98>
    } else {
      /* keep the right edge of window constant */
      u32_t new_rcv_ann_wnd = pcb->rcv_ann_right_edge - pcb->rcv_nxt;
 8015dce:	687b      	ldr	r3, [r7, #4]
 8015dd0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8015dd2:	687b      	ldr	r3, [r7, #4]
 8015dd4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8015dd6:	1ad3      	subs	r3, r2, r3
 8015dd8:	60bb      	str	r3, [r7, #8]
#if !LWIP_WND_SCALE
      LWIP_ASSERT("new_rcv_ann_wnd <= 0xffff", new_rcv_ann_wnd <= 0xffff);
 8015dda:	68bb      	ldr	r3, [r7, #8]
 8015ddc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8015de0:	d306      	bcc.n	8015df0 <tcp_update_rcv_ann_wnd+0x90>
 8015de2:	4b08      	ldr	r3, [pc, #32]	@ (8015e04 <tcp_update_rcv_ann_wnd+0xa4>)
 8015de4:	f240 32b6 	movw	r2, #950	@ 0x3b6
 8015de8:	4909      	ldr	r1, [pc, #36]	@ (8015e10 <tcp_update_rcv_ann_wnd+0xb0>)
 8015dea:	4808      	ldr	r0, [pc, #32]	@ (8015e0c <tcp_update_rcv_ann_wnd+0xac>)
 8015dec:	f008 fd98 	bl	801e920 <iprintf>
#endif
      pcb->rcv_ann_wnd = (tcpwnd_size_t)new_rcv_ann_wnd;
 8015df0:	68bb      	ldr	r3, [r7, #8]
 8015df2:	b29a      	uxth	r2, r3
 8015df4:	687b      	ldr	r3, [r7, #4]
 8015df6:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }
    return 0;
 8015df8:	2300      	movs	r3, #0
  }
}
 8015dfa:	4618      	mov	r0, r3
 8015dfc:	3710      	adds	r7, #16
 8015dfe:	46bd      	mov	sp, r7
 8015e00:	bd80      	pop	{r7, pc}
 8015e02:	bf00      	nop
 8015e04:	08020e80 	.word	0x08020e80
 8015e08:	080210dc 	.word	0x080210dc
 8015e0c:	08020ec4 	.word	0x08020ec4
 8015e10:	08021100 	.word	0x08021100

08015e14 <tcp_recved>:
 * @param pcb the tcp_pcb for which data is read
 * @param len the amount of bytes that have been read by the application
 */
void
tcp_recved(struct tcp_pcb *pcb, u16_t len)
{
 8015e14:	b580      	push	{r7, lr}
 8015e16:	b084      	sub	sp, #16
 8015e18:	af00      	add	r7, sp, #0
 8015e1a:	6078      	str	r0, [r7, #4]
 8015e1c:	460b      	mov	r3, r1
 8015e1e:	807b      	strh	r3, [r7, #2]
  u32_t wnd_inflation;
  tcpwnd_size_t rcv_wnd;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("tcp_recved: invalid pcb", pcb != NULL, return);
 8015e20:	687b      	ldr	r3, [r7, #4]
 8015e22:	2b00      	cmp	r3, #0
 8015e24:	d107      	bne.n	8015e36 <tcp_recved+0x22>
 8015e26:	4b20      	ldr	r3, [pc, #128]	@ (8015ea8 <tcp_recved+0x94>)
 8015e28:	f240 32cf 	movw	r2, #975	@ 0x3cf
 8015e2c:	491f      	ldr	r1, [pc, #124]	@ (8015eac <tcp_recved+0x98>)
 8015e2e:	4820      	ldr	r0, [pc, #128]	@ (8015eb0 <tcp_recved+0x9c>)
 8015e30:	f008 fd76 	bl	801e920 <iprintf>
 8015e34:	e034      	b.n	8015ea0 <tcp_recved+0x8c>

  /* pcb->state LISTEN not allowed here */
  LWIP_ASSERT("don't call tcp_recved for listen-pcbs",
 8015e36:	687b      	ldr	r3, [r7, #4]
 8015e38:	7d1b      	ldrb	r3, [r3, #20]
 8015e3a:	2b01      	cmp	r3, #1
 8015e3c:	d106      	bne.n	8015e4c <tcp_recved+0x38>
 8015e3e:	4b1a      	ldr	r3, [pc, #104]	@ (8015ea8 <tcp_recved+0x94>)
 8015e40:	f240 32d2 	movw	r2, #978	@ 0x3d2
 8015e44:	491b      	ldr	r1, [pc, #108]	@ (8015eb4 <tcp_recved+0xa0>)
 8015e46:	481a      	ldr	r0, [pc, #104]	@ (8015eb0 <tcp_recved+0x9c>)
 8015e48:	f008 fd6a 	bl	801e920 <iprintf>
              pcb->state != LISTEN);

  rcv_wnd = (tcpwnd_size_t)(pcb->rcv_wnd + len);
 8015e4c:	687b      	ldr	r3, [r7, #4]
 8015e4e:	8d1a      	ldrh	r2, [r3, #40]	@ 0x28
 8015e50:	887b      	ldrh	r3, [r7, #2]
 8015e52:	4413      	add	r3, r2
 8015e54:	81fb      	strh	r3, [r7, #14]
  if ((rcv_wnd > TCP_WND_MAX(pcb)) || (rcv_wnd < pcb->rcv_wnd)) {
 8015e56:	89fb      	ldrh	r3, [r7, #14]
 8015e58:	f241 62d0 	movw	r2, #5840	@ 0x16d0
 8015e5c:	4293      	cmp	r3, r2
 8015e5e:	d804      	bhi.n	8015e6a <tcp_recved+0x56>
 8015e60:	687b      	ldr	r3, [r7, #4]
 8015e62:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8015e64:	89fa      	ldrh	r2, [r7, #14]
 8015e66:	429a      	cmp	r2, r3
 8015e68:	d204      	bcs.n	8015e74 <tcp_recved+0x60>
    /* window got too big or tcpwnd_size_t overflow */
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_recved: window got too big or tcpwnd_size_t overflow\n"));
    pcb->rcv_wnd = TCP_WND_MAX(pcb);
 8015e6a:	687b      	ldr	r3, [r7, #4]
 8015e6c:	f241 62d0 	movw	r2, #5840	@ 0x16d0
 8015e70:	851a      	strh	r2, [r3, #40]	@ 0x28
 8015e72:	e002      	b.n	8015e7a <tcp_recved+0x66>
  } else  {
    pcb->rcv_wnd = rcv_wnd;
 8015e74:	687b      	ldr	r3, [r7, #4]
 8015e76:	89fa      	ldrh	r2, [r7, #14]
 8015e78:	851a      	strh	r2, [r3, #40]	@ 0x28
  }

  wnd_inflation = tcp_update_rcv_ann_wnd(pcb);
 8015e7a:	6878      	ldr	r0, [r7, #4]
 8015e7c:	f7ff ff70 	bl	8015d60 <tcp_update_rcv_ann_wnd>
 8015e80:	60b8      	str	r0, [r7, #8]

  /* If the change in the right edge of window is significant (default
   * watermark is TCP_WND/4), then send an explicit update now.
   * Otherwise wait for a packet to be sent in the normal course of
   * events (or more window to be available later) */
  if (wnd_inflation >= TCP_WND_UPDATE_THRESHOLD) {
 8015e82:	68bb      	ldr	r3, [r7, #8]
 8015e84:	f240 52b3 	movw	r2, #1459	@ 0x5b3
 8015e88:	4293      	cmp	r3, r2
 8015e8a:	d909      	bls.n	8015ea0 <tcp_recved+0x8c>
    tcp_ack_now(pcb);
 8015e8c:	687b      	ldr	r3, [r7, #4]
 8015e8e:	8b5b      	ldrh	r3, [r3, #26]
 8015e90:	f043 0302 	orr.w	r3, r3, #2
 8015e94:	b29a      	uxth	r2, r3
 8015e96:	687b      	ldr	r3, [r7, #4]
 8015e98:	835a      	strh	r2, [r3, #26]
    tcp_output(pcb);
 8015e9a:	6878      	ldr	r0, [r7, #4]
 8015e9c:	f004 fbae 	bl	801a5fc <tcp_output>
  }

  LWIP_DEBUGF(TCP_DEBUG, ("tcp_recved: received %"U16_F" bytes, wnd %"TCPWNDSIZE_F" (%"TCPWNDSIZE_F").\n",
                          len, pcb->rcv_wnd, (u16_t)(TCP_WND_MAX(pcb) - pcb->rcv_wnd)));
}
 8015ea0:	3710      	adds	r7, #16
 8015ea2:	46bd      	mov	sp, r7
 8015ea4:	bd80      	pop	{r7, pc}
 8015ea6:	bf00      	nop
 8015ea8:	08020e80 	.word	0x08020e80
 8015eac:	0802111c 	.word	0x0802111c
 8015eb0:	08020ec4 	.word	0x08020ec4
 8015eb4:	08021134 	.word	0x08021134

08015eb8 <tcp_new_port>:
 *
 * @return a new (free) local TCP port number
 */
static u16_t
tcp_new_port(void)
{
 8015eb8:	b480      	push	{r7}
 8015eba:	b083      	sub	sp, #12
 8015ebc:	af00      	add	r7, sp, #0
  u8_t i;
  u16_t n = 0;
 8015ebe:	2300      	movs	r3, #0
 8015ec0:	80bb      	strh	r3, [r7, #4]
  struct tcp_pcb *pcb;

again:
  tcp_port++;
 8015ec2:	4b1e      	ldr	r3, [pc, #120]	@ (8015f3c <tcp_new_port+0x84>)
 8015ec4:	881b      	ldrh	r3, [r3, #0]
 8015ec6:	3301      	adds	r3, #1
 8015ec8:	b29a      	uxth	r2, r3
 8015eca:	4b1c      	ldr	r3, [pc, #112]	@ (8015f3c <tcp_new_port+0x84>)
 8015ecc:	801a      	strh	r2, [r3, #0]
  if (tcp_port == TCP_LOCAL_PORT_RANGE_END) {
 8015ece:	4b1b      	ldr	r3, [pc, #108]	@ (8015f3c <tcp_new_port+0x84>)
 8015ed0:	881b      	ldrh	r3, [r3, #0]
 8015ed2:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8015ed6:	4293      	cmp	r3, r2
 8015ed8:	d103      	bne.n	8015ee2 <tcp_new_port+0x2a>
    tcp_port = TCP_LOCAL_PORT_RANGE_START;
 8015eda:	4b18      	ldr	r3, [pc, #96]	@ (8015f3c <tcp_new_port+0x84>)
 8015edc:	f44f 4240 	mov.w	r2, #49152	@ 0xc000
 8015ee0:	801a      	strh	r2, [r3, #0]
  }
  /* Check all PCB lists. */
  for (i = 0; i < NUM_TCP_PCB_LISTS; i++) {
 8015ee2:	2300      	movs	r3, #0
 8015ee4:	71fb      	strb	r3, [r7, #7]
 8015ee6:	e01e      	b.n	8015f26 <tcp_new_port+0x6e>
    for (pcb = *tcp_pcb_lists[i]; pcb != NULL; pcb = pcb->next) {
 8015ee8:	79fb      	ldrb	r3, [r7, #7]
 8015eea:	4a15      	ldr	r2, [pc, #84]	@ (8015f40 <tcp_new_port+0x88>)
 8015eec:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8015ef0:	681b      	ldr	r3, [r3, #0]
 8015ef2:	603b      	str	r3, [r7, #0]
 8015ef4:	e011      	b.n	8015f1a <tcp_new_port+0x62>
      if (pcb->local_port == tcp_port) {
 8015ef6:	683b      	ldr	r3, [r7, #0]
 8015ef8:	8ada      	ldrh	r2, [r3, #22]
 8015efa:	4b10      	ldr	r3, [pc, #64]	@ (8015f3c <tcp_new_port+0x84>)
 8015efc:	881b      	ldrh	r3, [r3, #0]
 8015efe:	429a      	cmp	r2, r3
 8015f00:	d108      	bne.n	8015f14 <tcp_new_port+0x5c>
        n++;
 8015f02:	88bb      	ldrh	r3, [r7, #4]
 8015f04:	3301      	adds	r3, #1
 8015f06:	80bb      	strh	r3, [r7, #4]
        if (n > (TCP_LOCAL_PORT_RANGE_END - TCP_LOCAL_PORT_RANGE_START)) {
 8015f08:	88bb      	ldrh	r3, [r7, #4]
 8015f0a:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8015f0e:	d3d8      	bcc.n	8015ec2 <tcp_new_port+0xa>
          return 0;
 8015f10:	2300      	movs	r3, #0
 8015f12:	e00d      	b.n	8015f30 <tcp_new_port+0x78>
    for (pcb = *tcp_pcb_lists[i]; pcb != NULL; pcb = pcb->next) {
 8015f14:	683b      	ldr	r3, [r7, #0]
 8015f16:	68db      	ldr	r3, [r3, #12]
 8015f18:	603b      	str	r3, [r7, #0]
 8015f1a:	683b      	ldr	r3, [r7, #0]
 8015f1c:	2b00      	cmp	r3, #0
 8015f1e:	d1ea      	bne.n	8015ef6 <tcp_new_port+0x3e>
  for (i = 0; i < NUM_TCP_PCB_LISTS; i++) {
 8015f20:	79fb      	ldrb	r3, [r7, #7]
 8015f22:	3301      	adds	r3, #1
 8015f24:	71fb      	strb	r3, [r7, #7]
 8015f26:	79fb      	ldrb	r3, [r7, #7]
 8015f28:	2b03      	cmp	r3, #3
 8015f2a:	d9dd      	bls.n	8015ee8 <tcp_new_port+0x30>
        }
        goto again;
      }
    }
  }
  return tcp_port;
 8015f2c:	4b03      	ldr	r3, [pc, #12]	@ (8015f3c <tcp_new_port+0x84>)
 8015f2e:	881b      	ldrh	r3, [r3, #0]
}
 8015f30:	4618      	mov	r0, r3
 8015f32:	370c      	adds	r7, #12
 8015f34:	46bd      	mov	sp, r7
 8015f36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015f3a:	4770      	bx	lr
 8015f3c:	24000028 	.word	0x24000028
 8015f40:	08022f64 	.word	0x08022f64

08015f44 <tcp_slowtmr>:
 *
 * Automatically called from tcp_tmr().
 */
void
tcp_slowtmr(void)
{
 8015f44:	b5b0      	push	{r4, r5, r7, lr}
 8015f46:	b090      	sub	sp, #64	@ 0x40
 8015f48:	af04      	add	r7, sp, #16
  tcpwnd_size_t eff_wnd;
  u8_t pcb_remove;      /* flag if a PCB should be removed */
  u8_t pcb_reset;       /* flag if a RST should be sent when removing */
  err_t err;

  err = ERR_OK;
 8015f4a:	2300      	movs	r3, #0
 8015f4c:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25

  ++tcp_ticks;
 8015f50:	4b95      	ldr	r3, [pc, #596]	@ (80161a8 <tcp_slowtmr+0x264>)
 8015f52:	681b      	ldr	r3, [r3, #0]
 8015f54:	3301      	adds	r3, #1
 8015f56:	4a94      	ldr	r2, [pc, #592]	@ (80161a8 <tcp_slowtmr+0x264>)
 8015f58:	6013      	str	r3, [r2, #0]
  ++tcp_timer_ctr;
 8015f5a:	4b94      	ldr	r3, [pc, #592]	@ (80161ac <tcp_slowtmr+0x268>)
 8015f5c:	781b      	ldrb	r3, [r3, #0]
 8015f5e:	3301      	adds	r3, #1
 8015f60:	b2da      	uxtb	r2, r3
 8015f62:	4b92      	ldr	r3, [pc, #584]	@ (80161ac <tcp_slowtmr+0x268>)
 8015f64:	701a      	strb	r2, [r3, #0]
 8015f66:	e000      	b.n	8015f6a <tcp_slowtmr+0x26>
        prev->polltmr = 0;
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_slowtmr: polling application\n"));
        tcp_active_pcbs_changed = 0;
        TCP_EVENT_POLL(prev, err);
        if (tcp_active_pcbs_changed) {
          goto tcp_slowtmr_start;
 8015f68:	bf00      	nop
  prev = NULL;
 8015f6a:	2300      	movs	r3, #0
 8015f6c:	62bb      	str	r3, [r7, #40]	@ 0x28
  pcb = tcp_active_pcbs;
 8015f6e:	4b90      	ldr	r3, [pc, #576]	@ (80161b0 <tcp_slowtmr+0x26c>)
 8015f70:	681b      	ldr	r3, [r3, #0]
 8015f72:	62fb      	str	r3, [r7, #44]	@ 0x2c
  while (pcb != NULL) {
 8015f74:	e29d      	b.n	80164b2 <tcp_slowtmr+0x56e>
    LWIP_ASSERT("tcp_slowtmr: active pcb->state != CLOSED\n", pcb->state != CLOSED);
 8015f76:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8015f78:	7d1b      	ldrb	r3, [r3, #20]
 8015f7a:	2b00      	cmp	r3, #0
 8015f7c:	d106      	bne.n	8015f8c <tcp_slowtmr+0x48>
 8015f7e:	4b8d      	ldr	r3, [pc, #564]	@ (80161b4 <tcp_slowtmr+0x270>)
 8015f80:	f240 42be 	movw	r2, #1214	@ 0x4be
 8015f84:	498c      	ldr	r1, [pc, #560]	@ (80161b8 <tcp_slowtmr+0x274>)
 8015f86:	488d      	ldr	r0, [pc, #564]	@ (80161bc <tcp_slowtmr+0x278>)
 8015f88:	f008 fcca 	bl	801e920 <iprintf>
    LWIP_ASSERT("tcp_slowtmr: active pcb->state != LISTEN\n", pcb->state != LISTEN);
 8015f8c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8015f8e:	7d1b      	ldrb	r3, [r3, #20]
 8015f90:	2b01      	cmp	r3, #1
 8015f92:	d106      	bne.n	8015fa2 <tcp_slowtmr+0x5e>
 8015f94:	4b87      	ldr	r3, [pc, #540]	@ (80161b4 <tcp_slowtmr+0x270>)
 8015f96:	f240 42bf 	movw	r2, #1215	@ 0x4bf
 8015f9a:	4989      	ldr	r1, [pc, #548]	@ (80161c0 <tcp_slowtmr+0x27c>)
 8015f9c:	4887      	ldr	r0, [pc, #540]	@ (80161bc <tcp_slowtmr+0x278>)
 8015f9e:	f008 fcbf 	bl	801e920 <iprintf>
    LWIP_ASSERT("tcp_slowtmr: active pcb->state != TIME-WAIT\n", pcb->state != TIME_WAIT);
 8015fa2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8015fa4:	7d1b      	ldrb	r3, [r3, #20]
 8015fa6:	2b0a      	cmp	r3, #10
 8015fa8:	d106      	bne.n	8015fb8 <tcp_slowtmr+0x74>
 8015faa:	4b82      	ldr	r3, [pc, #520]	@ (80161b4 <tcp_slowtmr+0x270>)
 8015fac:	f44f 6298 	mov.w	r2, #1216	@ 0x4c0
 8015fb0:	4984      	ldr	r1, [pc, #528]	@ (80161c4 <tcp_slowtmr+0x280>)
 8015fb2:	4882      	ldr	r0, [pc, #520]	@ (80161bc <tcp_slowtmr+0x278>)
 8015fb4:	f008 fcb4 	bl	801e920 <iprintf>
    if (pcb->last_timer == tcp_timer_ctr) {
 8015fb8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8015fba:	7f9a      	ldrb	r2, [r3, #30]
 8015fbc:	4b7b      	ldr	r3, [pc, #492]	@ (80161ac <tcp_slowtmr+0x268>)
 8015fbe:	781b      	ldrb	r3, [r3, #0]
 8015fc0:	429a      	cmp	r2, r3
 8015fc2:	d105      	bne.n	8015fd0 <tcp_slowtmr+0x8c>
      prev = pcb;
 8015fc4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8015fc6:	62bb      	str	r3, [r7, #40]	@ 0x28
      pcb = pcb->next;
 8015fc8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8015fca:	68db      	ldr	r3, [r3, #12]
 8015fcc:	62fb      	str	r3, [r7, #44]	@ 0x2c
      continue;
 8015fce:	e270      	b.n	80164b2 <tcp_slowtmr+0x56e>
    pcb->last_timer = tcp_timer_ctr;
 8015fd0:	4b76      	ldr	r3, [pc, #472]	@ (80161ac <tcp_slowtmr+0x268>)
 8015fd2:	781a      	ldrb	r2, [r3, #0]
 8015fd4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8015fd6:	779a      	strb	r2, [r3, #30]
    pcb_remove = 0;
 8015fd8:	2300      	movs	r3, #0
 8015fda:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    pcb_reset = 0;
 8015fde:	2300      	movs	r3, #0
 8015fe0:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
    if (pcb->state == SYN_SENT && pcb->nrtx >= TCP_SYNMAXRTX) {
 8015fe4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8015fe6:	7d1b      	ldrb	r3, [r3, #20]
 8015fe8:	2b02      	cmp	r3, #2
 8015fea:	d10a      	bne.n	8016002 <tcp_slowtmr+0xbe>
 8015fec:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8015fee:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8015ff2:	2b05      	cmp	r3, #5
 8015ff4:	d905      	bls.n	8016002 <tcp_slowtmr+0xbe>
      ++pcb_remove;
 8015ff6:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8015ffa:	3301      	adds	r3, #1
 8015ffc:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8016000:	e11e      	b.n	8016240 <tcp_slowtmr+0x2fc>
    } else if (pcb->nrtx >= TCP_MAXRTX) {
 8016002:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8016004:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8016008:	2b0b      	cmp	r3, #11
 801600a:	d905      	bls.n	8016018 <tcp_slowtmr+0xd4>
      ++pcb_remove;
 801600c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8016010:	3301      	adds	r3, #1
 8016012:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8016016:	e113      	b.n	8016240 <tcp_slowtmr+0x2fc>
      if (pcb->persist_backoff > 0) {
 8016018:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801601a:	f893 3099 	ldrb.w	r3, [r3, #153]	@ 0x99
 801601e:	2b00      	cmp	r3, #0
 8016020:	d075      	beq.n	801610e <tcp_slowtmr+0x1ca>
        LWIP_ASSERT("tcp_slowtimr: persist ticking with in-flight data", pcb->unacked == NULL);
 8016022:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8016024:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8016026:	2b00      	cmp	r3, #0
 8016028:	d006      	beq.n	8016038 <tcp_slowtmr+0xf4>
 801602a:	4b62      	ldr	r3, [pc, #392]	@ (80161b4 <tcp_slowtmr+0x270>)
 801602c:	f240 42d4 	movw	r2, #1236	@ 0x4d4
 8016030:	4965      	ldr	r1, [pc, #404]	@ (80161c8 <tcp_slowtmr+0x284>)
 8016032:	4862      	ldr	r0, [pc, #392]	@ (80161bc <tcp_slowtmr+0x278>)
 8016034:	f008 fc74 	bl	801e920 <iprintf>
        LWIP_ASSERT("tcp_slowtimr: persist ticking with empty send buffer", pcb->unsent != NULL);
 8016038:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801603a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 801603c:	2b00      	cmp	r3, #0
 801603e:	d106      	bne.n	801604e <tcp_slowtmr+0x10a>
 8016040:	4b5c      	ldr	r3, [pc, #368]	@ (80161b4 <tcp_slowtmr+0x270>)
 8016042:	f240 42d5 	movw	r2, #1237	@ 0x4d5
 8016046:	4961      	ldr	r1, [pc, #388]	@ (80161cc <tcp_slowtmr+0x288>)
 8016048:	485c      	ldr	r0, [pc, #368]	@ (80161bc <tcp_slowtmr+0x278>)
 801604a:	f008 fc69 	bl	801e920 <iprintf>
        if (pcb->persist_probe >= TCP_MAXRTX) {
 801604e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8016050:	f893 309a 	ldrb.w	r3, [r3, #154]	@ 0x9a
 8016054:	2b0b      	cmp	r3, #11
 8016056:	d905      	bls.n	8016064 <tcp_slowtmr+0x120>
          ++pcb_remove; /* max probes reached */
 8016058:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 801605c:	3301      	adds	r3, #1
 801605e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8016062:	e0ed      	b.n	8016240 <tcp_slowtmr+0x2fc>
          u8_t backoff_cnt = tcp_persist_backoff[pcb->persist_backoff - 1];
 8016064:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8016066:	f893 3099 	ldrb.w	r3, [r3, #153]	@ 0x99
 801606a:	3b01      	subs	r3, #1
 801606c:	4a58      	ldr	r2, [pc, #352]	@ (80161d0 <tcp_slowtmr+0x28c>)
 801606e:	5cd3      	ldrb	r3, [r2, r3]
 8016070:	747b      	strb	r3, [r7, #17]
          if (pcb->persist_cnt < backoff_cnt) {
 8016072:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8016074:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 8016078:	7c7a      	ldrb	r2, [r7, #17]
 801607a:	429a      	cmp	r2, r3
 801607c:	d907      	bls.n	801608e <tcp_slowtmr+0x14a>
            pcb->persist_cnt++;
 801607e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8016080:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 8016084:	3301      	adds	r3, #1
 8016086:	b2da      	uxtb	r2, r3
 8016088:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801608a:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
          if (pcb->persist_cnt >= backoff_cnt) {
 801608e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8016090:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 8016094:	7c7a      	ldrb	r2, [r7, #17]
 8016096:	429a      	cmp	r2, r3
 8016098:	f200 80d2 	bhi.w	8016240 <tcp_slowtmr+0x2fc>
            int next_slot = 1; /* increment timer to next slot */
 801609c:	2301      	movs	r3, #1
 801609e:	623b      	str	r3, [r7, #32]
            if (pcb->snd_wnd == 0) {
 80160a0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80160a2:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 80160a6:	2b00      	cmp	r3, #0
 80160a8:	d108      	bne.n	80160bc <tcp_slowtmr+0x178>
              if (tcp_zero_window_probe(pcb) != ERR_OK) {
 80160aa:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80160ac:	f005 f94e 	bl	801b34c <tcp_zero_window_probe>
 80160b0:	4603      	mov	r3, r0
 80160b2:	2b00      	cmp	r3, #0
 80160b4:	d014      	beq.n	80160e0 <tcp_slowtmr+0x19c>
                next_slot = 0; /* try probe again with current slot */
 80160b6:	2300      	movs	r3, #0
 80160b8:	623b      	str	r3, [r7, #32]
 80160ba:	e011      	b.n	80160e0 <tcp_slowtmr+0x19c>
              if (tcp_split_unsent_seg(pcb, (u16_t)pcb->snd_wnd) == ERR_OK) {
 80160bc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80160be:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 80160c2:	4619      	mov	r1, r3
 80160c4:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80160c6:	f004 f813 	bl	801a0f0 <tcp_split_unsent_seg>
 80160ca:	4603      	mov	r3, r0
 80160cc:	2b00      	cmp	r3, #0
 80160ce:	d107      	bne.n	80160e0 <tcp_slowtmr+0x19c>
                if (tcp_output(pcb) == ERR_OK) {
 80160d0:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80160d2:	f004 fa93 	bl	801a5fc <tcp_output>
 80160d6:	4603      	mov	r3, r0
 80160d8:	2b00      	cmp	r3, #0
 80160da:	d101      	bne.n	80160e0 <tcp_slowtmr+0x19c>
                  next_slot = 0;
 80160dc:	2300      	movs	r3, #0
 80160de:	623b      	str	r3, [r7, #32]
            if (next_slot) {
 80160e0:	6a3b      	ldr	r3, [r7, #32]
 80160e2:	2b00      	cmp	r3, #0
 80160e4:	f000 80ac 	beq.w	8016240 <tcp_slowtmr+0x2fc>
              pcb->persist_cnt = 0;
 80160e8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80160ea:	2200      	movs	r2, #0
 80160ec:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
              if (pcb->persist_backoff < sizeof(tcp_persist_backoff)) {
 80160f0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80160f2:	f893 3099 	ldrb.w	r3, [r3, #153]	@ 0x99
 80160f6:	2b06      	cmp	r3, #6
 80160f8:	f200 80a2 	bhi.w	8016240 <tcp_slowtmr+0x2fc>
                pcb->persist_backoff++;
 80160fc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80160fe:	f893 3099 	ldrb.w	r3, [r3, #153]	@ 0x99
 8016102:	3301      	adds	r3, #1
 8016104:	b2da      	uxtb	r2, r3
 8016106:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8016108:	f883 2099 	strb.w	r2, [r3, #153]	@ 0x99
 801610c:	e098      	b.n	8016240 <tcp_slowtmr+0x2fc>
        if ((pcb->rtime >= 0) && (pcb->rtime < 0x7FFF)) {
 801610e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8016110:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	@ 0x30
 8016114:	2b00      	cmp	r3, #0
 8016116:	db0f      	blt.n	8016138 <tcp_slowtmr+0x1f4>
 8016118:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801611a:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	@ 0x30
 801611e:	f647 72ff 	movw	r2, #32767	@ 0x7fff
 8016122:	4293      	cmp	r3, r2
 8016124:	d008      	beq.n	8016138 <tcp_slowtmr+0x1f4>
          ++pcb->rtime;
 8016126:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8016128:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	@ 0x30
 801612c:	b29b      	uxth	r3, r3
 801612e:	3301      	adds	r3, #1
 8016130:	b29b      	uxth	r3, r3
 8016132:	b21a      	sxth	r2, r3
 8016134:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8016136:	861a      	strh	r2, [r3, #48]	@ 0x30
        if (pcb->rtime >= pcb->rto) {
 8016138:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801613a:	f9b3 2030 	ldrsh.w	r2, [r3, #48]	@ 0x30
 801613e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8016140:	f9b3 3040 	ldrsh.w	r3, [r3, #64]	@ 0x40
 8016144:	429a      	cmp	r2, r3
 8016146:	db7b      	blt.n	8016240 <tcp_slowtmr+0x2fc>
          if ((tcp_rexmit_rto_prepare(pcb) == ERR_OK) || ((pcb->unacked == NULL) && (pcb->unsent != NULL))) {
 8016148:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 801614a:	f004 fd4b 	bl	801abe4 <tcp_rexmit_rto_prepare>
 801614e:	4603      	mov	r3, r0
 8016150:	2b00      	cmp	r3, #0
 8016152:	d007      	beq.n	8016164 <tcp_slowtmr+0x220>
 8016154:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8016156:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8016158:	2b00      	cmp	r3, #0
 801615a:	d171      	bne.n	8016240 <tcp_slowtmr+0x2fc>
 801615c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801615e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8016160:	2b00      	cmp	r3, #0
 8016162:	d06d      	beq.n	8016240 <tcp_slowtmr+0x2fc>
            if (pcb->state != SYN_SENT) {
 8016164:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8016166:	7d1b      	ldrb	r3, [r3, #20]
 8016168:	2b02      	cmp	r3, #2
 801616a:	d03a      	beq.n	80161e2 <tcp_slowtmr+0x29e>
              u8_t backoff_idx = LWIP_MIN(pcb->nrtx, sizeof(tcp_backoff) - 1);
 801616c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801616e:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8016172:	2b0c      	cmp	r3, #12
 8016174:	bf28      	it	cs
 8016176:	230c      	movcs	r3, #12
 8016178:	76fb      	strb	r3, [r7, #27]
              int calc_rto = ((pcb->sa >> 3) + pcb->sv) << tcp_backoff[backoff_idx];
 801617a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801617c:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	@ 0x3c
 8016180:	10db      	asrs	r3, r3, #3
 8016182:	b21b      	sxth	r3, r3
 8016184:	461a      	mov	r2, r3
 8016186:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8016188:	f9b3 303e 	ldrsh.w	r3, [r3, #62]	@ 0x3e
 801618c:	4413      	add	r3, r2
 801618e:	7efa      	ldrb	r2, [r7, #27]
 8016190:	4910      	ldr	r1, [pc, #64]	@ (80161d4 <tcp_slowtmr+0x290>)
 8016192:	5c8a      	ldrb	r2, [r1, r2]
 8016194:	4093      	lsls	r3, r2
 8016196:	617b      	str	r3, [r7, #20]
              pcb->rto = (s16_t)LWIP_MIN(calc_rto, 0x7FFF);
 8016198:	697b      	ldr	r3, [r7, #20]
 801619a:	f647 72fe 	movw	r2, #32766	@ 0x7ffe
 801619e:	4293      	cmp	r3, r2
 80161a0:	dc1a      	bgt.n	80161d8 <tcp_slowtmr+0x294>
 80161a2:	697b      	ldr	r3, [r7, #20]
 80161a4:	b21a      	sxth	r2, r3
 80161a6:	e019      	b.n	80161dc <tcp_slowtmr+0x298>
 80161a8:	24008794 	.word	0x24008794
 80161ac:	240087aa 	.word	0x240087aa
 80161b0:	240087a0 	.word	0x240087a0
 80161b4:	08020e80 	.word	0x08020e80
 80161b8:	080211c4 	.word	0x080211c4
 80161bc:	08020ec4 	.word	0x08020ec4
 80161c0:	080211f0 	.word	0x080211f0
 80161c4:	0802121c 	.word	0x0802121c
 80161c8:	0802124c 	.word	0x0802124c
 80161cc:	08021280 	.word	0x08021280
 80161d0:	08022f5c 	.word	0x08022f5c
 80161d4:	08022f4c 	.word	0x08022f4c
 80161d8:	f647 72ff 	movw	r2, #32767	@ 0x7fff
 80161dc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80161de:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40
            pcb->rtime = 0;
 80161e2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80161e4:	2200      	movs	r2, #0
 80161e6:	861a      	strh	r2, [r3, #48]	@ 0x30
            eff_wnd = LWIP_MIN(pcb->cwnd, pcb->snd_wnd);
 80161e8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80161ea:	f8b3 2060 	ldrh.w	r2, [r3, #96]	@ 0x60
 80161ee:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80161f0:	f8b3 3048 	ldrh.w	r3, [r3, #72]	@ 0x48
 80161f4:	4293      	cmp	r3, r2
 80161f6:	bf28      	it	cs
 80161f8:	4613      	movcs	r3, r2
 80161fa:	827b      	strh	r3, [r7, #18]
            pcb->ssthresh = eff_wnd >> 1;
 80161fc:	8a7b      	ldrh	r3, [r7, #18]
 80161fe:	085b      	lsrs	r3, r3, #1
 8016200:	b29a      	uxth	r2, r3
 8016202:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8016204:	f8a3 204a 	strh.w	r2, [r3, #74]	@ 0x4a
            if (pcb->ssthresh < (tcpwnd_size_t)(pcb->mss << 1)) {
 8016208:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801620a:	f8b3 204a 	ldrh.w	r2, [r3, #74]	@ 0x4a
 801620e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8016210:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8016212:	005b      	lsls	r3, r3, #1
 8016214:	b29b      	uxth	r3, r3
 8016216:	429a      	cmp	r2, r3
 8016218:	d206      	bcs.n	8016228 <tcp_slowtmr+0x2e4>
              pcb->ssthresh = (tcpwnd_size_t)(pcb->mss << 1);
 801621a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801621c:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 801621e:	005b      	lsls	r3, r3, #1
 8016220:	b29a      	uxth	r2, r3
 8016222:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8016224:	f8a3 204a 	strh.w	r2, [r3, #74]	@ 0x4a
            pcb->cwnd = pcb->mss;
 8016228:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801622a:	8e5a      	ldrh	r2, [r3, #50]	@ 0x32
 801622c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801622e:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
            pcb->bytes_acked = 0;
 8016232:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8016234:	2200      	movs	r2, #0
 8016236:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
            tcp_rexmit_rto_commit(pcb);
 801623a:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 801623c:	f004 fd42 	bl	801acc4 <tcp_rexmit_rto_commit>
    if (pcb->state == FIN_WAIT_2) {
 8016240:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8016242:	7d1b      	ldrb	r3, [r3, #20]
 8016244:	2b06      	cmp	r3, #6
 8016246:	d111      	bne.n	801626c <tcp_slowtmr+0x328>
      if (pcb->flags & TF_RXCLOSED) {
 8016248:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801624a:	8b5b      	ldrh	r3, [r3, #26]
 801624c:	f003 0310 	and.w	r3, r3, #16
 8016250:	2b00      	cmp	r3, #0
 8016252:	d00b      	beq.n	801626c <tcp_slowtmr+0x328>
        if ((u32_t)(tcp_ticks - pcb->tmr) >
 8016254:	4b9c      	ldr	r3, [pc, #624]	@ (80164c8 <tcp_slowtmr+0x584>)
 8016256:	681a      	ldr	r2, [r3, #0]
 8016258:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801625a:	6a1b      	ldr	r3, [r3, #32]
 801625c:	1ad3      	subs	r3, r2, r3
 801625e:	2b28      	cmp	r3, #40	@ 0x28
 8016260:	d904      	bls.n	801626c <tcp_slowtmr+0x328>
          ++pcb_remove;
 8016262:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8016266:	3301      	adds	r3, #1
 8016268:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    if (ip_get_option(pcb, SOF_KEEPALIVE) &&
 801626c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801626e:	7a5b      	ldrb	r3, [r3, #9]
 8016270:	f003 0308 	and.w	r3, r3, #8
 8016274:	2b00      	cmp	r3, #0
 8016276:	d04a      	beq.n	801630e <tcp_slowtmr+0x3ca>
        ((pcb->state == ESTABLISHED) ||
 8016278:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801627a:	7d1b      	ldrb	r3, [r3, #20]
    if (ip_get_option(pcb, SOF_KEEPALIVE) &&
 801627c:	2b04      	cmp	r3, #4
 801627e:	d003      	beq.n	8016288 <tcp_slowtmr+0x344>
         (pcb->state == CLOSE_WAIT))) {
 8016280:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8016282:	7d1b      	ldrb	r3, [r3, #20]
        ((pcb->state == ESTABLISHED) ||
 8016284:	2b07      	cmp	r3, #7
 8016286:	d142      	bne.n	801630e <tcp_slowtmr+0x3ca>
      if ((u32_t)(tcp_ticks - pcb->tmr) >
 8016288:	4b8f      	ldr	r3, [pc, #572]	@ (80164c8 <tcp_slowtmr+0x584>)
 801628a:	681a      	ldr	r2, [r3, #0]
 801628c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801628e:	6a1b      	ldr	r3, [r3, #32]
 8016290:	1ad2      	subs	r2, r2, r3
          (pcb->keep_idle + TCP_KEEP_DUR(pcb)) / TCP_SLOW_INTERVAL) {
 8016292:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8016294:	f8d3 1094 	ldr.w	r1, [r3, #148]	@ 0x94
 8016298:	4b8c      	ldr	r3, [pc, #560]	@ (80164cc <tcp_slowtmr+0x588>)
 801629a:	440b      	add	r3, r1
 801629c:	498c      	ldr	r1, [pc, #560]	@ (80164d0 <tcp_slowtmr+0x58c>)
 801629e:	fba1 1303 	umull	r1, r3, r1, r3
 80162a2:	095b      	lsrs	r3, r3, #5
      if ((u32_t)(tcp_ticks - pcb->tmr) >
 80162a4:	429a      	cmp	r2, r3
 80162a6:	d90a      	bls.n	80162be <tcp_slowtmr+0x37a>
        ++pcb_remove;
 80162a8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80162ac:	3301      	adds	r3, #1
 80162ae:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
        ++pcb_reset;
 80162b2:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 80162b6:	3301      	adds	r3, #1
 80162b8:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 80162bc:	e027      	b.n	801630e <tcp_slowtmr+0x3ca>
      } else if ((u32_t)(tcp_ticks - pcb->tmr) >
 80162be:	4b82      	ldr	r3, [pc, #520]	@ (80164c8 <tcp_slowtmr+0x584>)
 80162c0:	681a      	ldr	r2, [r3, #0]
 80162c2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80162c4:	6a1b      	ldr	r3, [r3, #32]
 80162c6:	1ad2      	subs	r2, r2, r3
                 (pcb->keep_idle + pcb->keep_cnt_sent * TCP_KEEP_INTVL(pcb))
 80162c8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80162ca:	f8d3 1094 	ldr.w	r1, [r3, #148]	@ 0x94
 80162ce:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80162d0:	f893 309b 	ldrb.w	r3, [r3, #155]	@ 0x9b
 80162d4:	4618      	mov	r0, r3
 80162d6:	4b7f      	ldr	r3, [pc, #508]	@ (80164d4 <tcp_slowtmr+0x590>)
 80162d8:	fb00 f303 	mul.w	r3, r0, r3
 80162dc:	440b      	add	r3, r1
                 / TCP_SLOW_INTERVAL) {
 80162de:	497c      	ldr	r1, [pc, #496]	@ (80164d0 <tcp_slowtmr+0x58c>)
 80162e0:	fba1 1303 	umull	r1, r3, r1, r3
 80162e4:	095b      	lsrs	r3, r3, #5
      } else if ((u32_t)(tcp_ticks - pcb->tmr) >
 80162e6:	429a      	cmp	r2, r3
 80162e8:	d911      	bls.n	801630e <tcp_slowtmr+0x3ca>
        err = tcp_keepalive(pcb);
 80162ea:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80162ec:	f004 ffee 	bl	801b2cc <tcp_keepalive>
 80162f0:	4603      	mov	r3, r0
 80162f2:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
        if (err == ERR_OK) {
 80162f6:	f997 3025 	ldrsb.w	r3, [r7, #37]	@ 0x25
 80162fa:	2b00      	cmp	r3, #0
 80162fc:	d107      	bne.n	801630e <tcp_slowtmr+0x3ca>
          pcb->keep_cnt_sent++;
 80162fe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8016300:	f893 309b 	ldrb.w	r3, [r3, #155]	@ 0x9b
 8016304:	3301      	adds	r3, #1
 8016306:	b2da      	uxtb	r2, r3
 8016308:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801630a:	f883 209b 	strb.w	r2, [r3, #155]	@ 0x9b
    if (pcb->ooseq != NULL &&
 801630e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8016310:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8016312:	2b00      	cmp	r3, #0
 8016314:	d011      	beq.n	801633a <tcp_slowtmr+0x3f6>
        (tcp_ticks - pcb->tmr >= (u32_t)pcb->rto * TCP_OOSEQ_TIMEOUT)) {
 8016316:	4b6c      	ldr	r3, [pc, #432]	@ (80164c8 <tcp_slowtmr+0x584>)
 8016318:	681a      	ldr	r2, [r3, #0]
 801631a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801631c:	6a1b      	ldr	r3, [r3, #32]
 801631e:	1ad2      	subs	r2, r2, r3
 8016320:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8016322:	f9b3 3040 	ldrsh.w	r3, [r3, #64]	@ 0x40
 8016326:	4619      	mov	r1, r3
 8016328:	460b      	mov	r3, r1
 801632a:	005b      	lsls	r3, r3, #1
 801632c:	440b      	add	r3, r1
 801632e:	005b      	lsls	r3, r3, #1
    if (pcb->ooseq != NULL &&
 8016330:	429a      	cmp	r2, r3
 8016332:	d302      	bcc.n	801633a <tcp_slowtmr+0x3f6>
      tcp_free_ooseq(pcb);
 8016334:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8016336:	f000 fead 	bl	8017094 <tcp_free_ooseq>
    if (pcb->state == SYN_RCVD) {
 801633a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801633c:	7d1b      	ldrb	r3, [r3, #20]
 801633e:	2b03      	cmp	r3, #3
 8016340:	d10b      	bne.n	801635a <tcp_slowtmr+0x416>
      if ((u32_t)(tcp_ticks - pcb->tmr) >
 8016342:	4b61      	ldr	r3, [pc, #388]	@ (80164c8 <tcp_slowtmr+0x584>)
 8016344:	681a      	ldr	r2, [r3, #0]
 8016346:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8016348:	6a1b      	ldr	r3, [r3, #32]
 801634a:	1ad3      	subs	r3, r2, r3
 801634c:	2b28      	cmp	r3, #40	@ 0x28
 801634e:	d904      	bls.n	801635a <tcp_slowtmr+0x416>
        ++pcb_remove;
 8016350:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8016354:	3301      	adds	r3, #1
 8016356:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    if (pcb->state == LAST_ACK) {
 801635a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801635c:	7d1b      	ldrb	r3, [r3, #20]
 801635e:	2b09      	cmp	r3, #9
 8016360:	d10b      	bne.n	801637a <tcp_slowtmr+0x436>
      if ((u32_t)(tcp_ticks - pcb->tmr) > 2 * TCP_MSL / TCP_SLOW_INTERVAL) {
 8016362:	4b59      	ldr	r3, [pc, #356]	@ (80164c8 <tcp_slowtmr+0x584>)
 8016364:	681a      	ldr	r2, [r3, #0]
 8016366:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8016368:	6a1b      	ldr	r3, [r3, #32]
 801636a:	1ad3      	subs	r3, r2, r3
 801636c:	2bf0      	cmp	r3, #240	@ 0xf0
 801636e:	d904      	bls.n	801637a <tcp_slowtmr+0x436>
        ++pcb_remove;
 8016370:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8016374:	3301      	adds	r3, #1
 8016376:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    if (pcb_remove) {
 801637a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 801637e:	2b00      	cmp	r3, #0
 8016380:	d060      	beq.n	8016444 <tcp_slowtmr+0x500>
      tcp_err_fn err_fn = pcb->errf;
 8016382:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8016384:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8016388:	60fb      	str	r3, [r7, #12]
      tcp_pcb_purge(pcb);
 801638a:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 801638c:	f000 fcce 	bl	8016d2c <tcp_pcb_purge>
      if (prev != NULL) {
 8016390:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8016392:	2b00      	cmp	r3, #0
 8016394:	d010      	beq.n	80163b8 <tcp_slowtmr+0x474>
        LWIP_ASSERT("tcp_slowtmr: middle tcp != tcp_active_pcbs", pcb != tcp_active_pcbs);
 8016396:	4b50      	ldr	r3, [pc, #320]	@ (80164d8 <tcp_slowtmr+0x594>)
 8016398:	681b      	ldr	r3, [r3, #0]
 801639a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 801639c:	429a      	cmp	r2, r3
 801639e:	d106      	bne.n	80163ae <tcp_slowtmr+0x46a>
 80163a0:	4b4e      	ldr	r3, [pc, #312]	@ (80164dc <tcp_slowtmr+0x598>)
 80163a2:	f240 526d 	movw	r2, #1389	@ 0x56d
 80163a6:	494e      	ldr	r1, [pc, #312]	@ (80164e0 <tcp_slowtmr+0x59c>)
 80163a8:	484e      	ldr	r0, [pc, #312]	@ (80164e4 <tcp_slowtmr+0x5a0>)
 80163aa:	f008 fab9 	bl	801e920 <iprintf>
        prev->next = pcb->next;
 80163ae:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80163b0:	68da      	ldr	r2, [r3, #12]
 80163b2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80163b4:	60da      	str	r2, [r3, #12]
 80163b6:	e00f      	b.n	80163d8 <tcp_slowtmr+0x494>
        LWIP_ASSERT("tcp_slowtmr: first pcb == tcp_active_pcbs", tcp_active_pcbs == pcb);
 80163b8:	4b47      	ldr	r3, [pc, #284]	@ (80164d8 <tcp_slowtmr+0x594>)
 80163ba:	681b      	ldr	r3, [r3, #0]
 80163bc:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80163be:	429a      	cmp	r2, r3
 80163c0:	d006      	beq.n	80163d0 <tcp_slowtmr+0x48c>
 80163c2:	4b46      	ldr	r3, [pc, #280]	@ (80164dc <tcp_slowtmr+0x598>)
 80163c4:	f240 5271 	movw	r2, #1393	@ 0x571
 80163c8:	4947      	ldr	r1, [pc, #284]	@ (80164e8 <tcp_slowtmr+0x5a4>)
 80163ca:	4846      	ldr	r0, [pc, #280]	@ (80164e4 <tcp_slowtmr+0x5a0>)
 80163cc:	f008 faa8 	bl	801e920 <iprintf>
        tcp_active_pcbs = pcb->next;
 80163d0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80163d2:	68db      	ldr	r3, [r3, #12]
 80163d4:	4a40      	ldr	r2, [pc, #256]	@ (80164d8 <tcp_slowtmr+0x594>)
 80163d6:	6013      	str	r3, [r2, #0]
      if (pcb_reset) {
 80163d8:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 80163dc:	2b00      	cmp	r3, #0
 80163de:	d013      	beq.n	8016408 <tcp_slowtmr+0x4c4>
        tcp_rst(pcb, pcb->snd_nxt, pcb->rcv_nxt, &pcb->local_ip, &pcb->remote_ip,
 80163e0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80163e2:	6d18      	ldr	r0, [r3, #80]	@ 0x50
 80163e4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80163e6:	6a5c      	ldr	r4, [r3, #36]	@ 0x24
 80163e8:	6afd      	ldr	r5, [r7, #44]	@ 0x2c
 80163ea:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80163ec:	3304      	adds	r3, #4
 80163ee:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80163f0:	8ad2      	ldrh	r2, [r2, #22]
 80163f2:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80163f4:	8b09      	ldrh	r1, [r1, #24]
 80163f6:	9102      	str	r1, [sp, #8]
 80163f8:	9201      	str	r2, [sp, #4]
 80163fa:	9300      	str	r3, [sp, #0]
 80163fc:	462b      	mov	r3, r5
 80163fe:	4622      	mov	r2, r4
 8016400:	4601      	mov	r1, r0
 8016402:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8016404:	f004 feae 	bl	801b164 <tcp_rst>
      err_arg = pcb->callback_arg;
 8016408:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801640a:	691b      	ldr	r3, [r3, #16]
 801640c:	60bb      	str	r3, [r7, #8]
      last_state = pcb->state;
 801640e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8016410:	7d1b      	ldrb	r3, [r3, #20]
 8016412:	71fb      	strb	r3, [r7, #7]
      pcb2 = pcb;
 8016414:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8016416:	603b      	str	r3, [r7, #0]
      pcb = pcb->next;
 8016418:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801641a:	68db      	ldr	r3, [r3, #12]
 801641c:	62fb      	str	r3, [r7, #44]	@ 0x2c
      tcp_free(pcb2);
 801641e:	6838      	ldr	r0, [r7, #0]
 8016420:	f7fe ffec 	bl	80153fc <tcp_free>
      tcp_active_pcbs_changed = 0;
 8016424:	4b31      	ldr	r3, [pc, #196]	@ (80164ec <tcp_slowtmr+0x5a8>)
 8016426:	2200      	movs	r2, #0
 8016428:	701a      	strb	r2, [r3, #0]
      TCP_EVENT_ERR(last_state, err_fn, err_arg, ERR_ABRT);
 801642a:	68fb      	ldr	r3, [r7, #12]
 801642c:	2b00      	cmp	r3, #0
 801642e:	d004      	beq.n	801643a <tcp_slowtmr+0x4f6>
 8016430:	68fb      	ldr	r3, [r7, #12]
 8016432:	f06f 010c 	mvn.w	r1, #12
 8016436:	68b8      	ldr	r0, [r7, #8]
 8016438:	4798      	blx	r3
      if (tcp_active_pcbs_changed) {
 801643a:	4b2c      	ldr	r3, [pc, #176]	@ (80164ec <tcp_slowtmr+0x5a8>)
 801643c:	781b      	ldrb	r3, [r3, #0]
 801643e:	2b00      	cmp	r3, #0
 8016440:	d037      	beq.n	80164b2 <tcp_slowtmr+0x56e>
        goto tcp_slowtmr_start;
 8016442:	e592      	b.n	8015f6a <tcp_slowtmr+0x26>
      prev = pcb;
 8016444:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8016446:	62bb      	str	r3, [r7, #40]	@ 0x28
      pcb = pcb->next;
 8016448:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801644a:	68db      	ldr	r3, [r3, #12]
 801644c:	62fb      	str	r3, [r7, #44]	@ 0x2c
      ++prev->polltmr;
 801644e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8016450:	7f1b      	ldrb	r3, [r3, #28]
 8016452:	3301      	adds	r3, #1
 8016454:	b2da      	uxtb	r2, r3
 8016456:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8016458:	771a      	strb	r2, [r3, #28]
      if (prev->polltmr >= prev->pollinterval) {
 801645a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801645c:	7f1a      	ldrb	r2, [r3, #28]
 801645e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8016460:	7f5b      	ldrb	r3, [r3, #29]
 8016462:	429a      	cmp	r2, r3
 8016464:	d325      	bcc.n	80164b2 <tcp_slowtmr+0x56e>
        prev->polltmr = 0;
 8016466:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8016468:	2200      	movs	r2, #0
 801646a:	771a      	strb	r2, [r3, #28]
        tcp_active_pcbs_changed = 0;
 801646c:	4b1f      	ldr	r3, [pc, #124]	@ (80164ec <tcp_slowtmr+0x5a8>)
 801646e:	2200      	movs	r2, #0
 8016470:	701a      	strb	r2, [r3, #0]
        TCP_EVENT_POLL(prev, err);
 8016472:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8016474:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8016478:	2b00      	cmp	r3, #0
 801647a:	d00b      	beq.n	8016494 <tcp_slowtmr+0x550>
 801647c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801647e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8016482:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8016484:	6912      	ldr	r2, [r2, #16]
 8016486:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8016488:	4610      	mov	r0, r2
 801648a:	4798      	blx	r3
 801648c:	4603      	mov	r3, r0
 801648e:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
 8016492:	e002      	b.n	801649a <tcp_slowtmr+0x556>
 8016494:	2300      	movs	r3, #0
 8016496:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
        if (tcp_active_pcbs_changed) {
 801649a:	4b14      	ldr	r3, [pc, #80]	@ (80164ec <tcp_slowtmr+0x5a8>)
 801649c:	781b      	ldrb	r3, [r3, #0]
 801649e:	2b00      	cmp	r3, #0
 80164a0:	f47f ad62 	bne.w	8015f68 <tcp_slowtmr+0x24>
        }
        /* if err == ERR_ABRT, 'prev' is already deallocated */
        if (err == ERR_OK) {
 80164a4:	f997 3025 	ldrsb.w	r3, [r7, #37]	@ 0x25
 80164a8:	2b00      	cmp	r3, #0
 80164aa:	d102      	bne.n	80164b2 <tcp_slowtmr+0x56e>
          tcp_output(prev);
 80164ac:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80164ae:	f004 f8a5 	bl	801a5fc <tcp_output>
  while (pcb != NULL) {
 80164b2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80164b4:	2b00      	cmp	r3, #0
 80164b6:	f47f ad5e 	bne.w	8015f76 <tcp_slowtmr+0x32>
    }
  }


  /* Steps through all of the TIME-WAIT PCBs. */
  prev = NULL;
 80164ba:	2300      	movs	r3, #0
 80164bc:	62bb      	str	r3, [r7, #40]	@ 0x28
  pcb = tcp_tw_pcbs;
 80164be:	4b0c      	ldr	r3, [pc, #48]	@ (80164f0 <tcp_slowtmr+0x5ac>)
 80164c0:	681b      	ldr	r3, [r3, #0]
 80164c2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  while (pcb != NULL) {
 80164c4:	e069      	b.n	801659a <tcp_slowtmr+0x656>
 80164c6:	bf00      	nop
 80164c8:	24008794 	.word	0x24008794
 80164cc:	000a4cb8 	.word	0x000a4cb8
 80164d0:	10624dd3 	.word	0x10624dd3
 80164d4:	000124f8 	.word	0x000124f8
 80164d8:	240087a0 	.word	0x240087a0
 80164dc:	08020e80 	.word	0x08020e80
 80164e0:	080212b8 	.word	0x080212b8
 80164e4:	08020ec4 	.word	0x08020ec4
 80164e8:	080212e4 	.word	0x080212e4
 80164ec:	240087a8 	.word	0x240087a8
 80164f0:	240087a4 	.word	0x240087a4
    LWIP_ASSERT("tcp_slowtmr: TIME-WAIT pcb->state == TIME-WAIT", pcb->state == TIME_WAIT);
 80164f4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80164f6:	7d1b      	ldrb	r3, [r3, #20]
 80164f8:	2b0a      	cmp	r3, #10
 80164fa:	d006      	beq.n	801650a <tcp_slowtmr+0x5c6>
 80164fc:	4b2b      	ldr	r3, [pc, #172]	@ (80165ac <tcp_slowtmr+0x668>)
 80164fe:	f240 52a1 	movw	r2, #1441	@ 0x5a1
 8016502:	492b      	ldr	r1, [pc, #172]	@ (80165b0 <tcp_slowtmr+0x66c>)
 8016504:	482b      	ldr	r0, [pc, #172]	@ (80165b4 <tcp_slowtmr+0x670>)
 8016506:	f008 fa0b 	bl	801e920 <iprintf>
    pcb_remove = 0;
 801650a:	2300      	movs	r3, #0
 801650c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

    /* Check if this PCB has stayed long enough in TIME-WAIT */
    if ((u32_t)(tcp_ticks - pcb->tmr) > 2 * TCP_MSL / TCP_SLOW_INTERVAL) {
 8016510:	4b29      	ldr	r3, [pc, #164]	@ (80165b8 <tcp_slowtmr+0x674>)
 8016512:	681a      	ldr	r2, [r3, #0]
 8016514:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8016516:	6a1b      	ldr	r3, [r3, #32]
 8016518:	1ad3      	subs	r3, r2, r3
 801651a:	2bf0      	cmp	r3, #240	@ 0xf0
 801651c:	d904      	bls.n	8016528 <tcp_slowtmr+0x5e4>
      ++pcb_remove;
 801651e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8016522:	3301      	adds	r3, #1
 8016524:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    }

    /* If the PCB should be removed, do it. */
    if (pcb_remove) {
 8016528:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 801652c:	2b00      	cmp	r3, #0
 801652e:	d02f      	beq.n	8016590 <tcp_slowtmr+0x64c>
      struct tcp_pcb *pcb2;
      tcp_pcb_purge(pcb);
 8016530:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8016532:	f000 fbfb 	bl	8016d2c <tcp_pcb_purge>
      /* Remove PCB from tcp_tw_pcbs list. */
      if (prev != NULL) {
 8016536:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8016538:	2b00      	cmp	r3, #0
 801653a:	d010      	beq.n	801655e <tcp_slowtmr+0x61a>
        LWIP_ASSERT("tcp_slowtmr: middle tcp != tcp_tw_pcbs", pcb != tcp_tw_pcbs);
 801653c:	4b1f      	ldr	r3, [pc, #124]	@ (80165bc <tcp_slowtmr+0x678>)
 801653e:	681b      	ldr	r3, [r3, #0]
 8016540:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8016542:	429a      	cmp	r2, r3
 8016544:	d106      	bne.n	8016554 <tcp_slowtmr+0x610>
 8016546:	4b19      	ldr	r3, [pc, #100]	@ (80165ac <tcp_slowtmr+0x668>)
 8016548:	f240 52af 	movw	r2, #1455	@ 0x5af
 801654c:	491c      	ldr	r1, [pc, #112]	@ (80165c0 <tcp_slowtmr+0x67c>)
 801654e:	4819      	ldr	r0, [pc, #100]	@ (80165b4 <tcp_slowtmr+0x670>)
 8016550:	f008 f9e6 	bl	801e920 <iprintf>
        prev->next = pcb->next;
 8016554:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8016556:	68da      	ldr	r2, [r3, #12]
 8016558:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801655a:	60da      	str	r2, [r3, #12]
 801655c:	e00f      	b.n	801657e <tcp_slowtmr+0x63a>
      } else {
        /* This PCB was the first. */
        LWIP_ASSERT("tcp_slowtmr: first pcb == tcp_tw_pcbs", tcp_tw_pcbs == pcb);
 801655e:	4b17      	ldr	r3, [pc, #92]	@ (80165bc <tcp_slowtmr+0x678>)
 8016560:	681b      	ldr	r3, [r3, #0]
 8016562:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8016564:	429a      	cmp	r2, r3
 8016566:	d006      	beq.n	8016576 <tcp_slowtmr+0x632>
 8016568:	4b10      	ldr	r3, [pc, #64]	@ (80165ac <tcp_slowtmr+0x668>)
 801656a:	f240 52b3 	movw	r2, #1459	@ 0x5b3
 801656e:	4915      	ldr	r1, [pc, #84]	@ (80165c4 <tcp_slowtmr+0x680>)
 8016570:	4810      	ldr	r0, [pc, #64]	@ (80165b4 <tcp_slowtmr+0x670>)
 8016572:	f008 f9d5 	bl	801e920 <iprintf>
        tcp_tw_pcbs = pcb->next;
 8016576:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8016578:	68db      	ldr	r3, [r3, #12]
 801657a:	4a10      	ldr	r2, [pc, #64]	@ (80165bc <tcp_slowtmr+0x678>)
 801657c:	6013      	str	r3, [r2, #0]
      }
      pcb2 = pcb;
 801657e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8016580:	61fb      	str	r3, [r7, #28]
      pcb = pcb->next;
 8016582:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8016584:	68db      	ldr	r3, [r3, #12]
 8016586:	62fb      	str	r3, [r7, #44]	@ 0x2c
      tcp_free(pcb2);
 8016588:	69f8      	ldr	r0, [r7, #28]
 801658a:	f7fe ff37 	bl	80153fc <tcp_free>
 801658e:	e004      	b.n	801659a <tcp_slowtmr+0x656>
    } else {
      prev = pcb;
 8016590:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8016592:	62bb      	str	r3, [r7, #40]	@ 0x28
      pcb = pcb->next;
 8016594:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8016596:	68db      	ldr	r3, [r3, #12]
 8016598:	62fb      	str	r3, [r7, #44]	@ 0x2c
  while (pcb != NULL) {
 801659a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801659c:	2b00      	cmp	r3, #0
 801659e:	d1a9      	bne.n	80164f4 <tcp_slowtmr+0x5b0>
    }
  }
}
 80165a0:	bf00      	nop
 80165a2:	bf00      	nop
 80165a4:	3730      	adds	r7, #48	@ 0x30
 80165a6:	46bd      	mov	sp, r7
 80165a8:	bdb0      	pop	{r4, r5, r7, pc}
 80165aa:	bf00      	nop
 80165ac:	08020e80 	.word	0x08020e80
 80165b0:	08021310 	.word	0x08021310
 80165b4:	08020ec4 	.word	0x08020ec4
 80165b8:	24008794 	.word	0x24008794
 80165bc:	240087a4 	.word	0x240087a4
 80165c0:	08021340 	.word	0x08021340
 80165c4:	08021368 	.word	0x08021368

080165c8 <tcp_fasttmr>:
 *
 * Automatically called from tcp_tmr().
 */
void
tcp_fasttmr(void)
{
 80165c8:	b580      	push	{r7, lr}
 80165ca:	b082      	sub	sp, #8
 80165cc:	af00      	add	r7, sp, #0
  struct tcp_pcb *pcb;

  ++tcp_timer_ctr;
 80165ce:	4b2d      	ldr	r3, [pc, #180]	@ (8016684 <tcp_fasttmr+0xbc>)
 80165d0:	781b      	ldrb	r3, [r3, #0]
 80165d2:	3301      	adds	r3, #1
 80165d4:	b2da      	uxtb	r2, r3
 80165d6:	4b2b      	ldr	r3, [pc, #172]	@ (8016684 <tcp_fasttmr+0xbc>)
 80165d8:	701a      	strb	r2, [r3, #0]

tcp_fasttmr_start:
  pcb = tcp_active_pcbs;
 80165da:	4b2b      	ldr	r3, [pc, #172]	@ (8016688 <tcp_fasttmr+0xc0>)
 80165dc:	681b      	ldr	r3, [r3, #0]
 80165de:	607b      	str	r3, [r7, #4]

  while (pcb != NULL) {
 80165e0:	e048      	b.n	8016674 <tcp_fasttmr+0xac>
    if (pcb->last_timer != tcp_timer_ctr) {
 80165e2:	687b      	ldr	r3, [r7, #4]
 80165e4:	7f9a      	ldrb	r2, [r3, #30]
 80165e6:	4b27      	ldr	r3, [pc, #156]	@ (8016684 <tcp_fasttmr+0xbc>)
 80165e8:	781b      	ldrb	r3, [r3, #0]
 80165ea:	429a      	cmp	r2, r3
 80165ec:	d03f      	beq.n	801666e <tcp_fasttmr+0xa6>
      struct tcp_pcb *next;
      pcb->last_timer = tcp_timer_ctr;
 80165ee:	4b25      	ldr	r3, [pc, #148]	@ (8016684 <tcp_fasttmr+0xbc>)
 80165f0:	781a      	ldrb	r2, [r3, #0]
 80165f2:	687b      	ldr	r3, [r7, #4]
 80165f4:	779a      	strb	r2, [r3, #30]
      /* send delayed ACKs */
      if (pcb->flags & TF_ACK_DELAY) {
 80165f6:	687b      	ldr	r3, [r7, #4]
 80165f8:	8b5b      	ldrh	r3, [r3, #26]
 80165fa:	f003 0301 	and.w	r3, r3, #1
 80165fe:	2b00      	cmp	r3, #0
 8016600:	d010      	beq.n	8016624 <tcp_fasttmr+0x5c>
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_fasttmr: delayed ACK\n"));
        tcp_ack_now(pcb);
 8016602:	687b      	ldr	r3, [r7, #4]
 8016604:	8b5b      	ldrh	r3, [r3, #26]
 8016606:	f043 0302 	orr.w	r3, r3, #2
 801660a:	b29a      	uxth	r2, r3
 801660c:	687b      	ldr	r3, [r7, #4]
 801660e:	835a      	strh	r2, [r3, #26]
        tcp_output(pcb);
 8016610:	6878      	ldr	r0, [r7, #4]
 8016612:	f003 fff3 	bl	801a5fc <tcp_output>
        tcp_clear_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 8016616:	687b      	ldr	r3, [r7, #4]
 8016618:	8b5b      	ldrh	r3, [r3, #26]
 801661a:	f023 0303 	bic.w	r3, r3, #3
 801661e:	b29a      	uxth	r2, r3
 8016620:	687b      	ldr	r3, [r7, #4]
 8016622:	835a      	strh	r2, [r3, #26]
      }
      /* send pending FIN */
      if (pcb->flags & TF_CLOSEPEND) {
 8016624:	687b      	ldr	r3, [r7, #4]
 8016626:	8b5b      	ldrh	r3, [r3, #26]
 8016628:	f003 0308 	and.w	r3, r3, #8
 801662c:	2b00      	cmp	r3, #0
 801662e:	d009      	beq.n	8016644 <tcp_fasttmr+0x7c>
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_fasttmr: pending FIN\n"));
        tcp_clear_flags(pcb, TF_CLOSEPEND);
 8016630:	687b      	ldr	r3, [r7, #4]
 8016632:	8b5b      	ldrh	r3, [r3, #26]
 8016634:	f023 0308 	bic.w	r3, r3, #8
 8016638:	b29a      	uxth	r2, r3
 801663a:	687b      	ldr	r3, [r7, #4]
 801663c:	835a      	strh	r2, [r3, #26]
        tcp_close_shutdown_fin(pcb);
 801663e:	6878      	ldr	r0, [r7, #4]
 8016640:	f7ff f870 	bl	8015724 <tcp_close_shutdown_fin>
      }

      next = pcb->next;
 8016644:	687b      	ldr	r3, [r7, #4]
 8016646:	68db      	ldr	r3, [r3, #12]
 8016648:	603b      	str	r3, [r7, #0]

      /* If there is data which was previously "refused" by upper layer */
      if (pcb->refused_data != NULL) {
 801664a:	687b      	ldr	r3, [r7, #4]
 801664c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 801664e:	2b00      	cmp	r3, #0
 8016650:	d00a      	beq.n	8016668 <tcp_fasttmr+0xa0>
        tcp_active_pcbs_changed = 0;
 8016652:	4b0e      	ldr	r3, [pc, #56]	@ (801668c <tcp_fasttmr+0xc4>)
 8016654:	2200      	movs	r2, #0
 8016656:	701a      	strb	r2, [r3, #0]
        tcp_process_refused_data(pcb);
 8016658:	6878      	ldr	r0, [r7, #4]
 801665a:	f000 f819 	bl	8016690 <tcp_process_refused_data>
        if (tcp_active_pcbs_changed) {
 801665e:	4b0b      	ldr	r3, [pc, #44]	@ (801668c <tcp_fasttmr+0xc4>)
 8016660:	781b      	ldrb	r3, [r3, #0]
 8016662:	2b00      	cmp	r3, #0
 8016664:	d000      	beq.n	8016668 <tcp_fasttmr+0xa0>
          /* application callback has changed the pcb list: restart the loop */
          goto tcp_fasttmr_start;
 8016666:	e7b8      	b.n	80165da <tcp_fasttmr+0x12>
        }
      }
      pcb = next;
 8016668:	683b      	ldr	r3, [r7, #0]
 801666a:	607b      	str	r3, [r7, #4]
 801666c:	e002      	b.n	8016674 <tcp_fasttmr+0xac>
    } else {
      pcb = pcb->next;
 801666e:	687b      	ldr	r3, [r7, #4]
 8016670:	68db      	ldr	r3, [r3, #12]
 8016672:	607b      	str	r3, [r7, #4]
  while (pcb != NULL) {
 8016674:	687b      	ldr	r3, [r7, #4]
 8016676:	2b00      	cmp	r3, #0
 8016678:	d1b3      	bne.n	80165e2 <tcp_fasttmr+0x1a>
    }
  }
}
 801667a:	bf00      	nop
 801667c:	bf00      	nop
 801667e:	3708      	adds	r7, #8
 8016680:	46bd      	mov	sp, r7
 8016682:	bd80      	pop	{r7, pc}
 8016684:	240087aa 	.word	0x240087aa
 8016688:	240087a0 	.word	0x240087a0
 801668c:	240087a8 	.word	0x240087a8

08016690 <tcp_process_refused_data>:
}

/** Pass pcb->refused_data to the recv callback */
err_t
tcp_process_refused_data(struct tcp_pcb *pcb)
{
 8016690:	b590      	push	{r4, r7, lr}
 8016692:	b085      	sub	sp, #20
 8016694:	af00      	add	r7, sp, #0
 8016696:	6078      	str	r0, [r7, #4]
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
  struct pbuf *rest;
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */

  LWIP_ERROR("tcp_process_refused_data: invalid pcb", pcb != NULL, return ERR_ARG);
 8016698:	687b      	ldr	r3, [r7, #4]
 801669a:	2b00      	cmp	r3, #0
 801669c:	d109      	bne.n	80166b2 <tcp_process_refused_data+0x22>
 801669e:	4b38      	ldr	r3, [pc, #224]	@ (8016780 <tcp_process_refused_data+0xf0>)
 80166a0:	f240 6209 	movw	r2, #1545	@ 0x609
 80166a4:	4937      	ldr	r1, [pc, #220]	@ (8016784 <tcp_process_refused_data+0xf4>)
 80166a6:	4838      	ldr	r0, [pc, #224]	@ (8016788 <tcp_process_refused_data+0xf8>)
 80166a8:	f008 f93a 	bl	801e920 <iprintf>
 80166ac:	f06f 030f 	mvn.w	r3, #15
 80166b0:	e061      	b.n	8016776 <tcp_process_refused_data+0xe6>
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
  while (pcb->refused_data != NULL)
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
  {
    err_t err;
    u8_t refused_flags = pcb->refused_data->flags;
 80166b2:	687b      	ldr	r3, [r7, #4]
 80166b4:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80166b6:	7b5b      	ldrb	r3, [r3, #13]
 80166b8:	73bb      	strb	r3, [r7, #14]
    /* set pcb->refused_data to NULL in case the callback frees it and then
       closes the pcb */
    struct pbuf *refused_data = pcb->refused_data;
 80166ba:	687b      	ldr	r3, [r7, #4]
 80166bc:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80166be:	60bb      	str	r3, [r7, #8]
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
    pbuf_split_64k(refused_data, &rest);
    pcb->refused_data = rest;
#else /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
    pcb->refused_data = NULL;
 80166c0:	687b      	ldr	r3, [r7, #4]
 80166c2:	2200      	movs	r2, #0
 80166c4:	679a      	str	r2, [r3, #120]	@ 0x78
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
    /* Notify again application with data previously received. */
    LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_input: notify kept packet\n"));
    TCP_EVENT_RECV(pcb, refused_data, ERR_OK, err);
 80166c6:	687b      	ldr	r3, [r7, #4]
 80166c8:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80166cc:	2b00      	cmp	r3, #0
 80166ce:	d00b      	beq.n	80166e8 <tcp_process_refused_data+0x58>
 80166d0:	687b      	ldr	r3, [r7, #4]
 80166d2:	f8d3 4084 	ldr.w	r4, [r3, #132]	@ 0x84
 80166d6:	687b      	ldr	r3, [r7, #4]
 80166d8:	6918      	ldr	r0, [r3, #16]
 80166da:	2300      	movs	r3, #0
 80166dc:	68ba      	ldr	r2, [r7, #8]
 80166de:	6879      	ldr	r1, [r7, #4]
 80166e0:	47a0      	blx	r4
 80166e2:	4603      	mov	r3, r0
 80166e4:	73fb      	strb	r3, [r7, #15]
 80166e6:	e007      	b.n	80166f8 <tcp_process_refused_data+0x68>
 80166e8:	2300      	movs	r3, #0
 80166ea:	68ba      	ldr	r2, [r7, #8]
 80166ec:	6879      	ldr	r1, [r7, #4]
 80166ee:	2000      	movs	r0, #0
 80166f0:	f000 f8a6 	bl	8016840 <tcp_recv_null>
 80166f4:	4603      	mov	r3, r0
 80166f6:	73fb      	strb	r3, [r7, #15]
    if (err == ERR_OK) {
 80166f8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80166fc:	2b00      	cmp	r3, #0
 80166fe:	d12b      	bne.n	8016758 <tcp_process_refused_data+0xc8>
      /* did refused_data include a FIN? */
      if ((refused_flags & PBUF_FLAG_TCP_FIN)
 8016700:	7bbb      	ldrb	r3, [r7, #14]
 8016702:	f003 0320 	and.w	r3, r3, #32
 8016706:	2b00      	cmp	r3, #0
 8016708:	d034      	beq.n	8016774 <tcp_process_refused_data+0xe4>
          && (rest == NULL)
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
         ) {
        /* correct rcv_wnd as the application won't call tcp_recved()
           for the FIN's seqno */
        if (pcb->rcv_wnd != TCP_WND_MAX(pcb)) {
 801670a:	687b      	ldr	r3, [r7, #4]
 801670c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 801670e:	f241 62d0 	movw	r2, #5840	@ 0x16d0
 8016712:	4293      	cmp	r3, r2
 8016714:	d005      	beq.n	8016722 <tcp_process_refused_data+0x92>
          pcb->rcv_wnd++;
 8016716:	687b      	ldr	r3, [r7, #4]
 8016718:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 801671a:	3301      	adds	r3, #1
 801671c:	b29a      	uxth	r2, r3
 801671e:	687b      	ldr	r3, [r7, #4]
 8016720:	851a      	strh	r2, [r3, #40]	@ 0x28
        }
        TCP_EVENT_CLOSED(pcb, err);
 8016722:	687b      	ldr	r3, [r7, #4]
 8016724:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8016728:	2b00      	cmp	r3, #0
 801672a:	d00b      	beq.n	8016744 <tcp_process_refused_data+0xb4>
 801672c:	687b      	ldr	r3, [r7, #4]
 801672e:	f8d3 4084 	ldr.w	r4, [r3, #132]	@ 0x84
 8016732:	687b      	ldr	r3, [r7, #4]
 8016734:	6918      	ldr	r0, [r3, #16]
 8016736:	2300      	movs	r3, #0
 8016738:	2200      	movs	r2, #0
 801673a:	6879      	ldr	r1, [r7, #4]
 801673c:	47a0      	blx	r4
 801673e:	4603      	mov	r3, r0
 8016740:	73fb      	strb	r3, [r7, #15]
 8016742:	e001      	b.n	8016748 <tcp_process_refused_data+0xb8>
 8016744:	2300      	movs	r3, #0
 8016746:	73fb      	strb	r3, [r7, #15]
        if (err == ERR_ABRT) {
 8016748:	f997 300f 	ldrsb.w	r3, [r7, #15]
 801674c:	f113 0f0d 	cmn.w	r3, #13
 8016750:	d110      	bne.n	8016774 <tcp_process_refused_data+0xe4>
          return ERR_ABRT;
 8016752:	f06f 030c 	mvn.w	r3, #12
 8016756:	e00e      	b.n	8016776 <tcp_process_refused_data+0xe6>
        }
      }
    } else if (err == ERR_ABRT) {
 8016758:	f997 300f 	ldrsb.w	r3, [r7, #15]
 801675c:	f113 0f0d 	cmn.w	r3, #13
 8016760:	d102      	bne.n	8016768 <tcp_process_refused_data+0xd8>
      /* if err == ERR_ABRT, 'pcb' is already deallocated */
      /* Drop incoming packets because pcb is "full" (only if the incoming
         segment contains data). */
      LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_input: drop incoming packets, because pcb is \"full\"\n"));
      return ERR_ABRT;
 8016762:	f06f 030c 	mvn.w	r3, #12
 8016766:	e006      	b.n	8016776 <tcp_process_refused_data+0xe6>
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
      if (rest != NULL) {
        pbuf_cat(refused_data, rest);
      }
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
      pcb->refused_data = refused_data;
 8016768:	687b      	ldr	r3, [r7, #4]
 801676a:	68ba      	ldr	r2, [r7, #8]
 801676c:	679a      	str	r2, [r3, #120]	@ 0x78
      return ERR_INPROGRESS;
 801676e:	f06f 0304 	mvn.w	r3, #4
 8016772:	e000      	b.n	8016776 <tcp_process_refused_data+0xe6>
    }
  }
  return ERR_OK;
 8016774:	2300      	movs	r3, #0
}
 8016776:	4618      	mov	r0, r3
 8016778:	3714      	adds	r7, #20
 801677a:	46bd      	mov	sp, r7
 801677c:	bd90      	pop	{r4, r7, pc}
 801677e:	bf00      	nop
 8016780:	08020e80 	.word	0x08020e80
 8016784:	08021390 	.word	0x08021390
 8016788:	08020ec4 	.word	0x08020ec4

0801678c <tcp_segs_free>:
 *
 * @param seg tcp_seg list of TCP segments to free
 */
void
tcp_segs_free(struct tcp_seg *seg)
{
 801678c:	b580      	push	{r7, lr}
 801678e:	b084      	sub	sp, #16
 8016790:	af00      	add	r7, sp, #0
 8016792:	6078      	str	r0, [r7, #4]
  while (seg != NULL) {
 8016794:	e007      	b.n	80167a6 <tcp_segs_free+0x1a>
    struct tcp_seg *next = seg->next;
 8016796:	687b      	ldr	r3, [r7, #4]
 8016798:	681b      	ldr	r3, [r3, #0]
 801679a:	60fb      	str	r3, [r7, #12]
    tcp_seg_free(seg);
 801679c:	6878      	ldr	r0, [r7, #4]
 801679e:	f000 f80a 	bl	80167b6 <tcp_seg_free>
    seg = next;
 80167a2:	68fb      	ldr	r3, [r7, #12]
 80167a4:	607b      	str	r3, [r7, #4]
  while (seg != NULL) {
 80167a6:	687b      	ldr	r3, [r7, #4]
 80167a8:	2b00      	cmp	r3, #0
 80167aa:	d1f4      	bne.n	8016796 <tcp_segs_free+0xa>
  }
}
 80167ac:	bf00      	nop
 80167ae:	bf00      	nop
 80167b0:	3710      	adds	r7, #16
 80167b2:	46bd      	mov	sp, r7
 80167b4:	bd80      	pop	{r7, pc}

080167b6 <tcp_seg_free>:
 *
 * @param seg single tcp_seg to free
 */
void
tcp_seg_free(struct tcp_seg *seg)
{
 80167b6:	b580      	push	{r7, lr}
 80167b8:	b082      	sub	sp, #8
 80167ba:	af00      	add	r7, sp, #0
 80167bc:	6078      	str	r0, [r7, #4]
  if (seg != NULL) {
 80167be:	687b      	ldr	r3, [r7, #4]
 80167c0:	2b00      	cmp	r3, #0
 80167c2:	d00c      	beq.n	80167de <tcp_seg_free+0x28>
    if (seg->p != NULL) {
 80167c4:	687b      	ldr	r3, [r7, #4]
 80167c6:	685b      	ldr	r3, [r3, #4]
 80167c8:	2b00      	cmp	r3, #0
 80167ca:	d004      	beq.n	80167d6 <tcp_seg_free+0x20>
      pbuf_free(seg->p);
 80167cc:	687b      	ldr	r3, [r7, #4]
 80167ce:	685b      	ldr	r3, [r3, #4]
 80167d0:	4618      	mov	r0, r3
 80167d2:	f7fe fb67 	bl	8014ea4 <pbuf_free>
#if TCP_DEBUG
      seg->p = NULL;
#endif /* TCP_DEBUG */
    }
    memp_free(MEMP_TCP_SEG, seg);
 80167d6:	6879      	ldr	r1, [r7, #4]
 80167d8:	2003      	movs	r0, #3
 80167da:	f7fd fcbf 	bl	801415c <memp_free>
  }
}
 80167de:	bf00      	nop
 80167e0:	3708      	adds	r7, #8
 80167e2:	46bd      	mov	sp, r7
 80167e4:	bd80      	pop	{r7, pc}
	...

080167e8 <tcp_seg_copy>:
 * @param seg the old tcp_seg
 * @return a copy of seg
 */
struct tcp_seg *
tcp_seg_copy(struct tcp_seg *seg)
{
 80167e8:	b580      	push	{r7, lr}
 80167ea:	b084      	sub	sp, #16
 80167ec:	af00      	add	r7, sp, #0
 80167ee:	6078      	str	r0, [r7, #4]
  struct tcp_seg *cseg;

  LWIP_ASSERT("tcp_seg_copy: invalid seg", seg != NULL);
 80167f0:	687b      	ldr	r3, [r7, #4]
 80167f2:	2b00      	cmp	r3, #0
 80167f4:	d106      	bne.n	8016804 <tcp_seg_copy+0x1c>
 80167f6:	4b0f      	ldr	r3, [pc, #60]	@ (8016834 <tcp_seg_copy+0x4c>)
 80167f8:	f240 6282 	movw	r2, #1666	@ 0x682
 80167fc:	490e      	ldr	r1, [pc, #56]	@ (8016838 <tcp_seg_copy+0x50>)
 80167fe:	480f      	ldr	r0, [pc, #60]	@ (801683c <tcp_seg_copy+0x54>)
 8016800:	f008 f88e 	bl	801e920 <iprintf>

  cseg = (struct tcp_seg *)memp_malloc(MEMP_TCP_SEG);
 8016804:	2003      	movs	r0, #3
 8016806:	f7fd fc33 	bl	8014070 <memp_malloc>
 801680a:	60f8      	str	r0, [r7, #12]
  if (cseg == NULL) {
 801680c:	68fb      	ldr	r3, [r7, #12]
 801680e:	2b00      	cmp	r3, #0
 8016810:	d101      	bne.n	8016816 <tcp_seg_copy+0x2e>
    return NULL;
 8016812:	2300      	movs	r3, #0
 8016814:	e00a      	b.n	801682c <tcp_seg_copy+0x44>
  }
  SMEMCPY((u8_t *)cseg, (const u8_t *)seg, sizeof(struct tcp_seg));
 8016816:	2210      	movs	r2, #16
 8016818:	6879      	ldr	r1, [r7, #4]
 801681a:	68f8      	ldr	r0, [r7, #12]
 801681c:	f008 f9b1 	bl	801eb82 <memcpy>
  pbuf_ref(cseg->p);
 8016820:	68fb      	ldr	r3, [r7, #12]
 8016822:	685b      	ldr	r3, [r3, #4]
 8016824:	4618      	mov	r0, r3
 8016826:	f7fe fbe3 	bl	8014ff0 <pbuf_ref>
  return cseg;
 801682a:	68fb      	ldr	r3, [r7, #12]
}
 801682c:	4618      	mov	r0, r3
 801682e:	3710      	adds	r7, #16
 8016830:	46bd      	mov	sp, r7
 8016832:	bd80      	pop	{r7, pc}
 8016834:	08020e80 	.word	0x08020e80
 8016838:	080213d4 	.word	0x080213d4
 801683c:	08020ec4 	.word	0x08020ec4

08016840 <tcp_recv_null>:
 * Default receive callback that is called if the user didn't register
 * a recv callback for the pcb.
 */
err_t
tcp_recv_null(void *arg, struct tcp_pcb *pcb, struct pbuf *p, err_t err)
{
 8016840:	b580      	push	{r7, lr}
 8016842:	b084      	sub	sp, #16
 8016844:	af00      	add	r7, sp, #0
 8016846:	60f8      	str	r0, [r7, #12]
 8016848:	60b9      	str	r1, [r7, #8]
 801684a:	607a      	str	r2, [r7, #4]
 801684c:	70fb      	strb	r3, [r7, #3]
  LWIP_UNUSED_ARG(arg);

  LWIP_ERROR("tcp_recv_null: invalid pcb", pcb != NULL, return ERR_ARG);
 801684e:	68bb      	ldr	r3, [r7, #8]
 8016850:	2b00      	cmp	r3, #0
 8016852:	d109      	bne.n	8016868 <tcp_recv_null+0x28>
 8016854:	4b12      	ldr	r3, [pc, #72]	@ (80168a0 <tcp_recv_null+0x60>)
 8016856:	f44f 62d3 	mov.w	r2, #1688	@ 0x698
 801685a:	4912      	ldr	r1, [pc, #72]	@ (80168a4 <tcp_recv_null+0x64>)
 801685c:	4812      	ldr	r0, [pc, #72]	@ (80168a8 <tcp_recv_null+0x68>)
 801685e:	f008 f85f 	bl	801e920 <iprintf>
 8016862:	f06f 030f 	mvn.w	r3, #15
 8016866:	e016      	b.n	8016896 <tcp_recv_null+0x56>

  if (p != NULL) {
 8016868:	687b      	ldr	r3, [r7, #4]
 801686a:	2b00      	cmp	r3, #0
 801686c:	d009      	beq.n	8016882 <tcp_recv_null+0x42>
    tcp_recved(pcb, p->tot_len);
 801686e:	687b      	ldr	r3, [r7, #4]
 8016870:	891b      	ldrh	r3, [r3, #8]
 8016872:	4619      	mov	r1, r3
 8016874:	68b8      	ldr	r0, [r7, #8]
 8016876:	f7ff facd 	bl	8015e14 <tcp_recved>
    pbuf_free(p);
 801687a:	6878      	ldr	r0, [r7, #4]
 801687c:	f7fe fb12 	bl	8014ea4 <pbuf_free>
 8016880:	e008      	b.n	8016894 <tcp_recv_null+0x54>
  } else if (err == ERR_OK) {
 8016882:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8016886:	2b00      	cmp	r3, #0
 8016888:	d104      	bne.n	8016894 <tcp_recv_null+0x54>
    return tcp_close(pcb);
 801688a:	68b8      	ldr	r0, [r7, #8]
 801688c:	f7fe ffb4 	bl	80157f8 <tcp_close>
 8016890:	4603      	mov	r3, r0
 8016892:	e000      	b.n	8016896 <tcp_recv_null+0x56>
  }
  return ERR_OK;
 8016894:	2300      	movs	r3, #0
}
 8016896:	4618      	mov	r0, r3
 8016898:	3710      	adds	r7, #16
 801689a:	46bd      	mov	sp, r7
 801689c:	bd80      	pop	{r7, pc}
 801689e:	bf00      	nop
 80168a0:	08020e80 	.word	0x08020e80
 80168a4:	080213f0 	.word	0x080213f0
 80168a8:	08020ec4 	.word	0x08020ec4

080168ac <tcp_kill_prio>:
 *
 * @param prio minimum priority
 */
static void
tcp_kill_prio(u8_t prio)
{
 80168ac:	b580      	push	{r7, lr}
 80168ae:	b086      	sub	sp, #24
 80168b0:	af00      	add	r7, sp, #0
 80168b2:	4603      	mov	r3, r0
 80168b4:	71fb      	strb	r3, [r7, #7]
  struct tcp_pcb *pcb, *inactive;
  u32_t inactivity;
  u8_t mprio;

  mprio = LWIP_MIN(TCP_PRIO_MAX, prio);
 80168b6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80168ba:	2b00      	cmp	r3, #0
 80168bc:	db01      	blt.n	80168c2 <tcp_kill_prio+0x16>
 80168be:	79fb      	ldrb	r3, [r7, #7]
 80168c0:	e000      	b.n	80168c4 <tcp_kill_prio+0x18>
 80168c2:	237f      	movs	r3, #127	@ 0x7f
 80168c4:	72fb      	strb	r3, [r7, #11]

  /* We want to kill connections with a lower prio, so bail out if 
   * supplied prio is 0 - there can never be a lower prio
   */
  if (mprio == 0) {
 80168c6:	7afb      	ldrb	r3, [r7, #11]
 80168c8:	2b00      	cmp	r3, #0
 80168ca:	d034      	beq.n	8016936 <tcp_kill_prio+0x8a>
  /* We only want kill connections with a lower prio, so decrement prio by one 
   * and start searching for oldest connection with same or lower priority than mprio.
   * We want to find the connections with the lowest possible prio, and among
   * these the one with the longest inactivity time.
   */
  mprio--;
 80168cc:	7afb      	ldrb	r3, [r7, #11]
 80168ce:	3b01      	subs	r3, #1
 80168d0:	72fb      	strb	r3, [r7, #11]

  inactivity = 0;
 80168d2:	2300      	movs	r3, #0
 80168d4:	60fb      	str	r3, [r7, #12]
  inactive = NULL;
 80168d6:	2300      	movs	r3, #0
 80168d8:	613b      	str	r3, [r7, #16]
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 80168da:	4b19      	ldr	r3, [pc, #100]	@ (8016940 <tcp_kill_prio+0x94>)
 80168dc:	681b      	ldr	r3, [r3, #0]
 80168de:	617b      	str	r3, [r7, #20]
 80168e0:	e01f      	b.n	8016922 <tcp_kill_prio+0x76>
        /* lower prio is always a kill candidate */
    if ((pcb->prio < mprio) ||
 80168e2:	697b      	ldr	r3, [r7, #20]
 80168e4:	7d5b      	ldrb	r3, [r3, #21]
 80168e6:	7afa      	ldrb	r2, [r7, #11]
 80168e8:	429a      	cmp	r2, r3
 80168ea:	d80c      	bhi.n	8016906 <tcp_kill_prio+0x5a>
        /* longer inactivity is also a kill candidate */
        ((pcb->prio == mprio) && ((u32_t)(tcp_ticks - pcb->tmr) >= inactivity))) {
 80168ec:	697b      	ldr	r3, [r7, #20]
 80168ee:	7d5b      	ldrb	r3, [r3, #21]
    if ((pcb->prio < mprio) ||
 80168f0:	7afa      	ldrb	r2, [r7, #11]
 80168f2:	429a      	cmp	r2, r3
 80168f4:	d112      	bne.n	801691c <tcp_kill_prio+0x70>
        ((pcb->prio == mprio) && ((u32_t)(tcp_ticks - pcb->tmr) >= inactivity))) {
 80168f6:	4b13      	ldr	r3, [pc, #76]	@ (8016944 <tcp_kill_prio+0x98>)
 80168f8:	681a      	ldr	r2, [r3, #0]
 80168fa:	697b      	ldr	r3, [r7, #20]
 80168fc:	6a1b      	ldr	r3, [r3, #32]
 80168fe:	1ad3      	subs	r3, r2, r3
 8016900:	68fa      	ldr	r2, [r7, #12]
 8016902:	429a      	cmp	r2, r3
 8016904:	d80a      	bhi.n	801691c <tcp_kill_prio+0x70>
      inactivity = tcp_ticks - pcb->tmr;
 8016906:	4b0f      	ldr	r3, [pc, #60]	@ (8016944 <tcp_kill_prio+0x98>)
 8016908:	681a      	ldr	r2, [r3, #0]
 801690a:	697b      	ldr	r3, [r7, #20]
 801690c:	6a1b      	ldr	r3, [r3, #32]
 801690e:	1ad3      	subs	r3, r2, r3
 8016910:	60fb      	str	r3, [r7, #12]
      inactive   = pcb;
 8016912:	697b      	ldr	r3, [r7, #20]
 8016914:	613b      	str	r3, [r7, #16]
      mprio      = pcb->prio;
 8016916:	697b      	ldr	r3, [r7, #20]
 8016918:	7d5b      	ldrb	r3, [r3, #21]
 801691a:	72fb      	strb	r3, [r7, #11]
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 801691c:	697b      	ldr	r3, [r7, #20]
 801691e:	68db      	ldr	r3, [r3, #12]
 8016920:	617b      	str	r3, [r7, #20]
 8016922:	697b      	ldr	r3, [r7, #20]
 8016924:	2b00      	cmp	r3, #0
 8016926:	d1dc      	bne.n	80168e2 <tcp_kill_prio+0x36>
    }
  }
  if (inactive != NULL) {
 8016928:	693b      	ldr	r3, [r7, #16]
 801692a:	2b00      	cmp	r3, #0
 801692c:	d004      	beq.n	8016938 <tcp_kill_prio+0x8c>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_kill_prio: killing oldest PCB %p (%"S32_F")\n",
                            (void *)inactive, inactivity));
    tcp_abort(inactive);
 801692e:	6938      	ldr	r0, [r7, #16]
 8016930:	f7ff f8a8 	bl	8015a84 <tcp_abort>
 8016934:	e000      	b.n	8016938 <tcp_kill_prio+0x8c>
    return;
 8016936:	bf00      	nop
  }
}
 8016938:	3718      	adds	r7, #24
 801693a:	46bd      	mov	sp, r7
 801693c:	bd80      	pop	{r7, pc}
 801693e:	bf00      	nop
 8016940:	240087a0 	.word	0x240087a0
 8016944:	24008794 	.word	0x24008794

08016948 <tcp_kill_state>:
 * Kills the oldest connection that is in specific state.
 * Called from tcp_alloc() for LAST_ACK and CLOSING if no more connections are available.
 */
static void
tcp_kill_state(enum tcp_state state)
{
 8016948:	b580      	push	{r7, lr}
 801694a:	b086      	sub	sp, #24
 801694c:	af00      	add	r7, sp, #0
 801694e:	4603      	mov	r3, r0
 8016950:	71fb      	strb	r3, [r7, #7]
  struct tcp_pcb *pcb, *inactive;
  u32_t inactivity;

  LWIP_ASSERT("invalid state", (state == CLOSING) || (state == LAST_ACK));
 8016952:	79fb      	ldrb	r3, [r7, #7]
 8016954:	2b08      	cmp	r3, #8
 8016956:	d009      	beq.n	801696c <tcp_kill_state+0x24>
 8016958:	79fb      	ldrb	r3, [r7, #7]
 801695a:	2b09      	cmp	r3, #9
 801695c:	d006      	beq.n	801696c <tcp_kill_state+0x24>
 801695e:	4b1a      	ldr	r3, [pc, #104]	@ (80169c8 <tcp_kill_state+0x80>)
 8016960:	f240 62dd 	movw	r2, #1757	@ 0x6dd
 8016964:	4919      	ldr	r1, [pc, #100]	@ (80169cc <tcp_kill_state+0x84>)
 8016966:	481a      	ldr	r0, [pc, #104]	@ (80169d0 <tcp_kill_state+0x88>)
 8016968:	f007 ffda 	bl	801e920 <iprintf>

  inactivity = 0;
 801696c:	2300      	movs	r3, #0
 801696e:	60fb      	str	r3, [r7, #12]
  inactive = NULL;
 8016970:	2300      	movs	r3, #0
 8016972:	613b      	str	r3, [r7, #16]
  /* Go through the list of active pcbs and get the oldest pcb that is in state
     CLOSING/LAST_ACK. */
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 8016974:	4b17      	ldr	r3, [pc, #92]	@ (80169d4 <tcp_kill_state+0x8c>)
 8016976:	681b      	ldr	r3, [r3, #0]
 8016978:	617b      	str	r3, [r7, #20]
 801697a:	e017      	b.n	80169ac <tcp_kill_state+0x64>
    if (pcb->state == state) {
 801697c:	697b      	ldr	r3, [r7, #20]
 801697e:	7d1b      	ldrb	r3, [r3, #20]
 8016980:	79fa      	ldrb	r2, [r7, #7]
 8016982:	429a      	cmp	r2, r3
 8016984:	d10f      	bne.n	80169a6 <tcp_kill_state+0x5e>
      if ((u32_t)(tcp_ticks - pcb->tmr) >= inactivity) {
 8016986:	4b14      	ldr	r3, [pc, #80]	@ (80169d8 <tcp_kill_state+0x90>)
 8016988:	681a      	ldr	r2, [r3, #0]
 801698a:	697b      	ldr	r3, [r7, #20]
 801698c:	6a1b      	ldr	r3, [r3, #32]
 801698e:	1ad3      	subs	r3, r2, r3
 8016990:	68fa      	ldr	r2, [r7, #12]
 8016992:	429a      	cmp	r2, r3
 8016994:	d807      	bhi.n	80169a6 <tcp_kill_state+0x5e>
        inactivity = tcp_ticks - pcb->tmr;
 8016996:	4b10      	ldr	r3, [pc, #64]	@ (80169d8 <tcp_kill_state+0x90>)
 8016998:	681a      	ldr	r2, [r3, #0]
 801699a:	697b      	ldr	r3, [r7, #20]
 801699c:	6a1b      	ldr	r3, [r3, #32]
 801699e:	1ad3      	subs	r3, r2, r3
 80169a0:	60fb      	str	r3, [r7, #12]
        inactive = pcb;
 80169a2:	697b      	ldr	r3, [r7, #20]
 80169a4:	613b      	str	r3, [r7, #16]
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 80169a6:	697b      	ldr	r3, [r7, #20]
 80169a8:	68db      	ldr	r3, [r3, #12]
 80169aa:	617b      	str	r3, [r7, #20]
 80169ac:	697b      	ldr	r3, [r7, #20]
 80169ae:	2b00      	cmp	r3, #0
 80169b0:	d1e4      	bne.n	801697c <tcp_kill_state+0x34>
      }
    }
  }
  if (inactive != NULL) {
 80169b2:	693b      	ldr	r3, [r7, #16]
 80169b4:	2b00      	cmp	r3, #0
 80169b6:	d003      	beq.n	80169c0 <tcp_kill_state+0x78>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_kill_closing: killing oldest %s PCB %p (%"S32_F")\n",
                            tcp_state_str[state], (void *)inactive, inactivity));
    /* Don't send a RST, since no data is lost. */
    tcp_abandon(inactive, 0);
 80169b8:	2100      	movs	r1, #0
 80169ba:	6938      	ldr	r0, [r7, #16]
 80169bc:	f7fe ffa4 	bl	8015908 <tcp_abandon>
  }
}
 80169c0:	bf00      	nop
 80169c2:	3718      	adds	r7, #24
 80169c4:	46bd      	mov	sp, r7
 80169c6:	bd80      	pop	{r7, pc}
 80169c8:	08020e80 	.word	0x08020e80
 80169cc:	0802140c 	.word	0x0802140c
 80169d0:	08020ec4 	.word	0x08020ec4
 80169d4:	240087a0 	.word	0x240087a0
 80169d8:	24008794 	.word	0x24008794

080169dc <tcp_kill_timewait>:
 * Kills the oldest connection that is in TIME_WAIT state.
 * Called from tcp_alloc() if no more connections are available.
 */
static void
tcp_kill_timewait(void)
{
 80169dc:	b580      	push	{r7, lr}
 80169de:	b084      	sub	sp, #16
 80169e0:	af00      	add	r7, sp, #0
  struct tcp_pcb *pcb, *inactive;
  u32_t inactivity;

  inactivity = 0;
 80169e2:	2300      	movs	r3, #0
 80169e4:	607b      	str	r3, [r7, #4]
  inactive = NULL;
 80169e6:	2300      	movs	r3, #0
 80169e8:	60bb      	str	r3, [r7, #8]
  /* Go through the list of TIME_WAIT pcbs and get the oldest pcb. */
  for (pcb = tcp_tw_pcbs; pcb != NULL; pcb = pcb->next) {
 80169ea:	4b12      	ldr	r3, [pc, #72]	@ (8016a34 <tcp_kill_timewait+0x58>)
 80169ec:	681b      	ldr	r3, [r3, #0]
 80169ee:	60fb      	str	r3, [r7, #12]
 80169f0:	e012      	b.n	8016a18 <tcp_kill_timewait+0x3c>
    if ((u32_t)(tcp_ticks - pcb->tmr) >= inactivity) {
 80169f2:	4b11      	ldr	r3, [pc, #68]	@ (8016a38 <tcp_kill_timewait+0x5c>)
 80169f4:	681a      	ldr	r2, [r3, #0]
 80169f6:	68fb      	ldr	r3, [r7, #12]
 80169f8:	6a1b      	ldr	r3, [r3, #32]
 80169fa:	1ad3      	subs	r3, r2, r3
 80169fc:	687a      	ldr	r2, [r7, #4]
 80169fe:	429a      	cmp	r2, r3
 8016a00:	d807      	bhi.n	8016a12 <tcp_kill_timewait+0x36>
      inactivity = tcp_ticks - pcb->tmr;
 8016a02:	4b0d      	ldr	r3, [pc, #52]	@ (8016a38 <tcp_kill_timewait+0x5c>)
 8016a04:	681a      	ldr	r2, [r3, #0]
 8016a06:	68fb      	ldr	r3, [r7, #12]
 8016a08:	6a1b      	ldr	r3, [r3, #32]
 8016a0a:	1ad3      	subs	r3, r2, r3
 8016a0c:	607b      	str	r3, [r7, #4]
      inactive = pcb;
 8016a0e:	68fb      	ldr	r3, [r7, #12]
 8016a10:	60bb      	str	r3, [r7, #8]
  for (pcb = tcp_tw_pcbs; pcb != NULL; pcb = pcb->next) {
 8016a12:	68fb      	ldr	r3, [r7, #12]
 8016a14:	68db      	ldr	r3, [r3, #12]
 8016a16:	60fb      	str	r3, [r7, #12]
 8016a18:	68fb      	ldr	r3, [r7, #12]
 8016a1a:	2b00      	cmp	r3, #0
 8016a1c:	d1e9      	bne.n	80169f2 <tcp_kill_timewait+0x16>
    }
  }
  if (inactive != NULL) {
 8016a1e:	68bb      	ldr	r3, [r7, #8]
 8016a20:	2b00      	cmp	r3, #0
 8016a22:	d002      	beq.n	8016a2a <tcp_kill_timewait+0x4e>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_kill_timewait: killing oldest TIME-WAIT PCB %p (%"S32_F")\n",
                            (void *)inactive, inactivity));
    tcp_abort(inactive);
 8016a24:	68b8      	ldr	r0, [r7, #8]
 8016a26:	f7ff f82d 	bl	8015a84 <tcp_abort>
  }
}
 8016a2a:	bf00      	nop
 8016a2c:	3710      	adds	r7, #16
 8016a2e:	46bd      	mov	sp, r7
 8016a30:	bd80      	pop	{r7, pc}
 8016a32:	bf00      	nop
 8016a34:	240087a4 	.word	0x240087a4
 8016a38:	24008794 	.word	0x24008794

08016a3c <tcp_handle_closepend>:
 * now send the FIN (which failed before), the pcb might be in a state that is
 * OK for us to now free it.
 */
static void
tcp_handle_closepend(void)
{
 8016a3c:	b580      	push	{r7, lr}
 8016a3e:	b082      	sub	sp, #8
 8016a40:	af00      	add	r7, sp, #0
  struct tcp_pcb *pcb = tcp_active_pcbs;
 8016a42:	4b10      	ldr	r3, [pc, #64]	@ (8016a84 <tcp_handle_closepend+0x48>)
 8016a44:	681b      	ldr	r3, [r3, #0]
 8016a46:	607b      	str	r3, [r7, #4]

  while (pcb != NULL) {
 8016a48:	e014      	b.n	8016a74 <tcp_handle_closepend+0x38>
    struct tcp_pcb *next = pcb->next;
 8016a4a:	687b      	ldr	r3, [r7, #4]
 8016a4c:	68db      	ldr	r3, [r3, #12]
 8016a4e:	603b      	str	r3, [r7, #0]
    /* send pending FIN */
    if (pcb->flags & TF_CLOSEPEND) {
 8016a50:	687b      	ldr	r3, [r7, #4]
 8016a52:	8b5b      	ldrh	r3, [r3, #26]
 8016a54:	f003 0308 	and.w	r3, r3, #8
 8016a58:	2b00      	cmp	r3, #0
 8016a5a:	d009      	beq.n	8016a70 <tcp_handle_closepend+0x34>
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_handle_closepend: pending FIN\n"));
      tcp_clear_flags(pcb, TF_CLOSEPEND);
 8016a5c:	687b      	ldr	r3, [r7, #4]
 8016a5e:	8b5b      	ldrh	r3, [r3, #26]
 8016a60:	f023 0308 	bic.w	r3, r3, #8
 8016a64:	b29a      	uxth	r2, r3
 8016a66:	687b      	ldr	r3, [r7, #4]
 8016a68:	835a      	strh	r2, [r3, #26]
      tcp_close_shutdown_fin(pcb);
 8016a6a:	6878      	ldr	r0, [r7, #4]
 8016a6c:	f7fe fe5a 	bl	8015724 <tcp_close_shutdown_fin>
    }
    pcb = next;
 8016a70:	683b      	ldr	r3, [r7, #0]
 8016a72:	607b      	str	r3, [r7, #4]
  while (pcb != NULL) {
 8016a74:	687b      	ldr	r3, [r7, #4]
 8016a76:	2b00      	cmp	r3, #0
 8016a78:	d1e7      	bne.n	8016a4a <tcp_handle_closepend+0xe>
  }
}
 8016a7a:	bf00      	nop
 8016a7c:	bf00      	nop
 8016a7e:	3708      	adds	r7, #8
 8016a80:	46bd      	mov	sp, r7
 8016a82:	bd80      	pop	{r7, pc}
 8016a84:	240087a0 	.word	0x240087a0

08016a88 <tcp_alloc>:
 * @param prio priority for the new pcb
 * @return a new tcp_pcb that initially is in state CLOSED
 */
struct tcp_pcb *
tcp_alloc(u8_t prio)
{
 8016a88:	b580      	push	{r7, lr}
 8016a8a:	b084      	sub	sp, #16
 8016a8c:	af00      	add	r7, sp, #0
 8016a8e:	4603      	mov	r3, r0
 8016a90:	71fb      	strb	r3, [r7, #7]
  struct tcp_pcb *pcb;

  LWIP_ASSERT_CORE_LOCKED();

  pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 8016a92:	2001      	movs	r0, #1
 8016a94:	f7fd faec 	bl	8014070 <memp_malloc>
 8016a98:	60f8      	str	r0, [r7, #12]
  if (pcb == NULL) {
 8016a9a:	68fb      	ldr	r3, [r7, #12]
 8016a9c:	2b00      	cmp	r3, #0
 8016a9e:	d126      	bne.n	8016aee <tcp_alloc+0x66>
    /* Try to send FIN for all pcbs stuck in TF_CLOSEPEND first */
    tcp_handle_closepend();
 8016aa0:	f7ff ffcc 	bl	8016a3c <tcp_handle_closepend>

    /* Try killing oldest connection in TIME-WAIT. */
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_alloc: killing off oldest TIME-WAIT connection\n"));
    tcp_kill_timewait();
 8016aa4:	f7ff ff9a 	bl	80169dc <tcp_kill_timewait>
    /* Try to allocate a tcp_pcb again. */
    pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 8016aa8:	2001      	movs	r0, #1
 8016aaa:	f7fd fae1 	bl	8014070 <memp_malloc>
 8016aae:	60f8      	str	r0, [r7, #12]
    if (pcb == NULL) {
 8016ab0:	68fb      	ldr	r3, [r7, #12]
 8016ab2:	2b00      	cmp	r3, #0
 8016ab4:	d11b      	bne.n	8016aee <tcp_alloc+0x66>
      /* Try killing oldest connection in LAST-ACK (these wouldn't go to TIME-WAIT). */
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_alloc: killing off oldest LAST-ACK connection\n"));
      tcp_kill_state(LAST_ACK);
 8016ab6:	2009      	movs	r0, #9
 8016ab8:	f7ff ff46 	bl	8016948 <tcp_kill_state>
      /* Try to allocate a tcp_pcb again. */
      pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 8016abc:	2001      	movs	r0, #1
 8016abe:	f7fd fad7 	bl	8014070 <memp_malloc>
 8016ac2:	60f8      	str	r0, [r7, #12]
      if (pcb == NULL) {
 8016ac4:	68fb      	ldr	r3, [r7, #12]
 8016ac6:	2b00      	cmp	r3, #0
 8016ac8:	d111      	bne.n	8016aee <tcp_alloc+0x66>
        /* Try killing oldest connection in CLOSING. */
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_alloc: killing off oldest CLOSING connection\n"));
        tcp_kill_state(CLOSING);
 8016aca:	2008      	movs	r0, #8
 8016acc:	f7ff ff3c 	bl	8016948 <tcp_kill_state>
        /* Try to allocate a tcp_pcb again. */
        pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 8016ad0:	2001      	movs	r0, #1
 8016ad2:	f7fd facd 	bl	8014070 <memp_malloc>
 8016ad6:	60f8      	str	r0, [r7, #12]
        if (pcb == NULL) {
 8016ad8:	68fb      	ldr	r3, [r7, #12]
 8016ada:	2b00      	cmp	r3, #0
 8016adc:	d107      	bne.n	8016aee <tcp_alloc+0x66>
          /* Try killing oldest active connection with lower priority than the new one. */
          LWIP_DEBUGF(TCP_DEBUG, ("tcp_alloc: killing oldest connection with prio lower than %d\n", prio));
          tcp_kill_prio(prio);
 8016ade:	79fb      	ldrb	r3, [r7, #7]
 8016ae0:	4618      	mov	r0, r3
 8016ae2:	f7ff fee3 	bl	80168ac <tcp_kill_prio>
          /* Try to allocate a tcp_pcb again. */
          pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 8016ae6:	2001      	movs	r0, #1
 8016ae8:	f7fd fac2 	bl	8014070 <memp_malloc>
 8016aec:	60f8      	str	r0, [r7, #12]
    if (pcb != NULL) {
      /* adjust err stats: memp_malloc failed above */
      MEMP_STATS_DEC(err, MEMP_TCP_PCB);
    }
  }
  if (pcb != NULL) {
 8016aee:	68fb      	ldr	r3, [r7, #12]
 8016af0:	2b00      	cmp	r3, #0
 8016af2:	d03f      	beq.n	8016b74 <tcp_alloc+0xec>
    /* zero out the whole pcb, so there is no need to initialize members to zero */
    memset(pcb, 0, sizeof(struct tcp_pcb));
 8016af4:	229c      	movs	r2, #156	@ 0x9c
 8016af6:	2100      	movs	r1, #0
 8016af8:	68f8      	ldr	r0, [r7, #12]
 8016afa:	f007 ff76 	bl	801e9ea <memset>
    pcb->prio = prio;
 8016afe:	68fb      	ldr	r3, [r7, #12]
 8016b00:	79fa      	ldrb	r2, [r7, #7]
 8016b02:	755a      	strb	r2, [r3, #21]
    pcb->snd_buf = TCP_SND_BUF;
 8016b04:	68fb      	ldr	r3, [r7, #12]
 8016b06:	f241 62d0 	movw	r2, #5840	@ 0x16d0
 8016b0a:	f8a3 2064 	strh.w	r2, [r3, #100]	@ 0x64
    /* Start with a window that does not need scaling. When window scaling is
       enabled and used, the window is enlarged when both sides agree on scaling. */
    pcb->rcv_wnd = pcb->rcv_ann_wnd = TCPWND_MIN16(TCP_WND);
 8016b0e:	68fb      	ldr	r3, [r7, #12]
 8016b10:	f241 62d0 	movw	r2, #5840	@ 0x16d0
 8016b14:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8016b16:	68fb      	ldr	r3, [r7, #12]
 8016b18:	8d5a      	ldrh	r2, [r3, #42]	@ 0x2a
 8016b1a:	68fb      	ldr	r3, [r7, #12]
 8016b1c:	851a      	strh	r2, [r3, #40]	@ 0x28
    pcb->ttl = TCP_TTL;
 8016b1e:	68fb      	ldr	r3, [r7, #12]
 8016b20:	22ff      	movs	r2, #255	@ 0xff
 8016b22:	72da      	strb	r2, [r3, #11]
    /* As initial send MSS, we use TCP_MSS but limit it to 536.
       The send MSS is updated when an MSS option is received. */
    pcb->mss = INITIAL_MSS;
 8016b24:	68fb      	ldr	r3, [r7, #12]
 8016b26:	f44f 7206 	mov.w	r2, #536	@ 0x218
 8016b2a:	865a      	strh	r2, [r3, #50]	@ 0x32
    pcb->rto = 3000 / TCP_SLOW_INTERVAL;
 8016b2c:	68fb      	ldr	r3, [r7, #12]
 8016b2e:	2206      	movs	r2, #6
 8016b30:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40
    pcb->sv = 3000 / TCP_SLOW_INTERVAL;
 8016b34:	68fb      	ldr	r3, [r7, #12]
 8016b36:	2206      	movs	r2, #6
 8016b38:	87da      	strh	r2, [r3, #62]	@ 0x3e
    pcb->rtime = -1;
 8016b3a:	68fb      	ldr	r3, [r7, #12]
 8016b3c:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8016b40:	861a      	strh	r2, [r3, #48]	@ 0x30
    pcb->cwnd = 1;
 8016b42:	68fb      	ldr	r3, [r7, #12]
 8016b44:	2201      	movs	r2, #1
 8016b46:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
    pcb->tmr = tcp_ticks;
 8016b4a:	4b0d      	ldr	r3, [pc, #52]	@ (8016b80 <tcp_alloc+0xf8>)
 8016b4c:	681a      	ldr	r2, [r3, #0]
 8016b4e:	68fb      	ldr	r3, [r7, #12]
 8016b50:	621a      	str	r2, [r3, #32]
    pcb->last_timer = tcp_timer_ctr;
 8016b52:	4b0c      	ldr	r3, [pc, #48]	@ (8016b84 <tcp_alloc+0xfc>)
 8016b54:	781a      	ldrb	r2, [r3, #0]
 8016b56:	68fb      	ldr	r3, [r7, #12]
 8016b58:	779a      	strb	r2, [r3, #30]
    of using the largest advertised receive window.  We've seen complications with
    receiving TCPs that use window scaling and/or window auto-tuning where the
    initial advertised window is very small and then grows rapidly once the
    connection is established. To avoid these complications, we set ssthresh to the
    largest effective cwnd (amount of in-flight data) that the sender can have. */
    pcb->ssthresh = TCP_SND_BUF;
 8016b5a:	68fb      	ldr	r3, [r7, #12]
 8016b5c:	f241 62d0 	movw	r2, #5840	@ 0x16d0
 8016b60:	f8a3 204a 	strh.w	r2, [r3, #74]	@ 0x4a

#if LWIP_CALLBACK_API
    pcb->recv = tcp_recv_null;
 8016b64:	68fb      	ldr	r3, [r7, #12]
 8016b66:	4a08      	ldr	r2, [pc, #32]	@ (8016b88 <tcp_alloc+0x100>)
 8016b68:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
#endif /* LWIP_CALLBACK_API */

    /* Init KEEPALIVE timer */
    pcb->keep_idle  = TCP_KEEPIDLE_DEFAULT;
 8016b6c:	68fb      	ldr	r3, [r7, #12]
 8016b6e:	4a07      	ldr	r2, [pc, #28]	@ (8016b8c <tcp_alloc+0x104>)
 8016b70:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
#if LWIP_TCP_KEEPALIVE
    pcb->keep_intvl = TCP_KEEPINTVL_DEFAULT;
    pcb->keep_cnt   = TCP_KEEPCNT_DEFAULT;
#endif /* LWIP_TCP_KEEPALIVE */
  }
  return pcb;
 8016b74:	68fb      	ldr	r3, [r7, #12]
}
 8016b76:	4618      	mov	r0, r3
 8016b78:	3710      	adds	r7, #16
 8016b7a:	46bd      	mov	sp, r7
 8016b7c:	bd80      	pop	{r7, pc}
 8016b7e:	bf00      	nop
 8016b80:	24008794 	.word	0x24008794
 8016b84:	240087aa 	.word	0x240087aa
 8016b88:	08016841 	.word	0x08016841
 8016b8c:	006ddd00 	.word	0x006ddd00

08016b90 <tcp_new_ip_type>:
 * supply @ref IPADDR_TYPE_ANY as argument and bind to @ref IP_ANY_TYPE.
 * @return a new tcp_pcb that initially is in state CLOSED
 */
struct tcp_pcb *
tcp_new_ip_type(u8_t type)
{
 8016b90:	b580      	push	{r7, lr}
 8016b92:	b084      	sub	sp, #16
 8016b94:	af00      	add	r7, sp, #0
 8016b96:	4603      	mov	r3, r0
 8016b98:	71fb      	strb	r3, [r7, #7]
  struct tcp_pcb *pcb;
  pcb = tcp_alloc(TCP_PRIO_NORMAL);
 8016b9a:	2040      	movs	r0, #64	@ 0x40
 8016b9c:	f7ff ff74 	bl	8016a88 <tcp_alloc>
 8016ba0:	60f8      	str	r0, [r7, #12]
    IP_SET_TYPE_VAL(pcb->remote_ip, type);
  }
#else
  LWIP_UNUSED_ARG(type);
#endif /* LWIP_IPV4 && LWIP_IPV6 */
  return pcb;
 8016ba2:	68fb      	ldr	r3, [r7, #12]
}
 8016ba4:	4618      	mov	r0, r3
 8016ba6:	3710      	adds	r7, #16
 8016ba8:	46bd      	mov	sp, r7
 8016baa:	bd80      	pop	{r7, pc}

08016bac <tcp_arg>:
 * @param pcb tcp_pcb to set the callback argument
 * @param arg void pointer argument to pass to callback functions
 */
void
tcp_arg(struct tcp_pcb *pcb, void *arg)
{
 8016bac:	b480      	push	{r7}
 8016bae:	b083      	sub	sp, #12
 8016bb0:	af00      	add	r7, sp, #0
 8016bb2:	6078      	str	r0, [r7, #4]
 8016bb4:	6039      	str	r1, [r7, #0]
  LWIP_ASSERT_CORE_LOCKED();
  /* This function is allowed to be called for both listen pcbs and
     connection pcbs. */
  if (pcb != NULL) {
 8016bb6:	687b      	ldr	r3, [r7, #4]
 8016bb8:	2b00      	cmp	r3, #0
 8016bba:	d002      	beq.n	8016bc2 <tcp_arg+0x16>
    pcb->callback_arg = arg;
 8016bbc:	687b      	ldr	r3, [r7, #4]
 8016bbe:	683a      	ldr	r2, [r7, #0]
 8016bc0:	611a      	str	r2, [r3, #16]
  }
}
 8016bc2:	bf00      	nop
 8016bc4:	370c      	adds	r7, #12
 8016bc6:	46bd      	mov	sp, r7
 8016bc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016bcc:	4770      	bx	lr
	...

08016bd0 <tcp_recv>:
 * @param pcb tcp_pcb to set the recv callback
 * @param recv callback function to call for this pcb when data is received
 */
void
tcp_recv(struct tcp_pcb *pcb, tcp_recv_fn recv)
{
 8016bd0:	b580      	push	{r7, lr}
 8016bd2:	b082      	sub	sp, #8
 8016bd4:	af00      	add	r7, sp, #0
 8016bd6:	6078      	str	r0, [r7, #4]
 8016bd8:	6039      	str	r1, [r7, #0]
  LWIP_ASSERT_CORE_LOCKED();
  if (pcb != NULL) {
 8016bda:	687b      	ldr	r3, [r7, #4]
 8016bdc:	2b00      	cmp	r3, #0
 8016bde:	d00e      	beq.n	8016bfe <tcp_recv+0x2e>
    LWIP_ASSERT("invalid socket state for recv callback", pcb->state != LISTEN);
 8016be0:	687b      	ldr	r3, [r7, #4]
 8016be2:	7d1b      	ldrb	r3, [r3, #20]
 8016be4:	2b01      	cmp	r3, #1
 8016be6:	d106      	bne.n	8016bf6 <tcp_recv+0x26>
 8016be8:	4b07      	ldr	r3, [pc, #28]	@ (8016c08 <tcp_recv+0x38>)
 8016bea:	f240 72df 	movw	r2, #2015	@ 0x7df
 8016bee:	4907      	ldr	r1, [pc, #28]	@ (8016c0c <tcp_recv+0x3c>)
 8016bf0:	4807      	ldr	r0, [pc, #28]	@ (8016c10 <tcp_recv+0x40>)
 8016bf2:	f007 fe95 	bl	801e920 <iprintf>
    pcb->recv = recv;
 8016bf6:	687b      	ldr	r3, [r7, #4]
 8016bf8:	683a      	ldr	r2, [r7, #0]
 8016bfa:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  }
}
 8016bfe:	bf00      	nop
 8016c00:	3708      	adds	r7, #8
 8016c02:	46bd      	mov	sp, r7
 8016c04:	bd80      	pop	{r7, pc}
 8016c06:	bf00      	nop
 8016c08:	08020e80 	.word	0x08020e80
 8016c0c:	0802141c 	.word	0x0802141c
 8016c10:	08020ec4 	.word	0x08020ec4

08016c14 <tcp_sent>:
 * @param pcb tcp_pcb to set the sent callback
 * @param sent callback function to call for this pcb when data is successfully sent
 */
void
tcp_sent(struct tcp_pcb *pcb, tcp_sent_fn sent)
{
 8016c14:	b580      	push	{r7, lr}
 8016c16:	b082      	sub	sp, #8
 8016c18:	af00      	add	r7, sp, #0
 8016c1a:	6078      	str	r0, [r7, #4]
 8016c1c:	6039      	str	r1, [r7, #0]
  LWIP_ASSERT_CORE_LOCKED();
  if (pcb != NULL) {
 8016c1e:	687b      	ldr	r3, [r7, #4]
 8016c20:	2b00      	cmp	r3, #0
 8016c22:	d00e      	beq.n	8016c42 <tcp_sent+0x2e>
    LWIP_ASSERT("invalid socket state for sent callback", pcb->state != LISTEN);
 8016c24:	687b      	ldr	r3, [r7, #4]
 8016c26:	7d1b      	ldrb	r3, [r3, #20]
 8016c28:	2b01      	cmp	r3, #1
 8016c2a:	d106      	bne.n	8016c3a <tcp_sent+0x26>
 8016c2c:	4b07      	ldr	r3, [pc, #28]	@ (8016c4c <tcp_sent+0x38>)
 8016c2e:	f240 72f3 	movw	r2, #2035	@ 0x7f3
 8016c32:	4907      	ldr	r1, [pc, #28]	@ (8016c50 <tcp_sent+0x3c>)
 8016c34:	4807      	ldr	r0, [pc, #28]	@ (8016c54 <tcp_sent+0x40>)
 8016c36:	f007 fe73 	bl	801e920 <iprintf>
    pcb->sent = sent;
 8016c3a:	687b      	ldr	r3, [r7, #4]
 8016c3c:	683a      	ldr	r2, [r7, #0]
 8016c3e:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  }
}
 8016c42:	bf00      	nop
 8016c44:	3708      	adds	r7, #8
 8016c46:	46bd      	mov	sp, r7
 8016c48:	bd80      	pop	{r7, pc}
 8016c4a:	bf00      	nop
 8016c4c:	08020e80 	.word	0x08020e80
 8016c50:	08021444 	.word	0x08021444
 8016c54:	08020ec4 	.word	0x08020ec4

08016c58 <tcp_err>:
 * @param err callback function to call for this pcb when a fatal error
 *        has occurred on the connection
 */
void
tcp_err(struct tcp_pcb *pcb, tcp_err_fn err)
{
 8016c58:	b580      	push	{r7, lr}
 8016c5a:	b082      	sub	sp, #8
 8016c5c:	af00      	add	r7, sp, #0
 8016c5e:	6078      	str	r0, [r7, #4]
 8016c60:	6039      	str	r1, [r7, #0]
  LWIP_ASSERT_CORE_LOCKED();
  if (pcb != NULL) {
 8016c62:	687b      	ldr	r3, [r7, #4]
 8016c64:	2b00      	cmp	r3, #0
 8016c66:	d00e      	beq.n	8016c86 <tcp_err+0x2e>
    LWIP_ASSERT("invalid socket state for err callback", pcb->state != LISTEN);
 8016c68:	687b      	ldr	r3, [r7, #4]
 8016c6a:	7d1b      	ldrb	r3, [r3, #20]
 8016c6c:	2b01      	cmp	r3, #1
 8016c6e:	d106      	bne.n	8016c7e <tcp_err+0x26>
 8016c70:	4b07      	ldr	r3, [pc, #28]	@ (8016c90 <tcp_err+0x38>)
 8016c72:	f640 020d 	movw	r2, #2061	@ 0x80d
 8016c76:	4907      	ldr	r1, [pc, #28]	@ (8016c94 <tcp_err+0x3c>)
 8016c78:	4807      	ldr	r0, [pc, #28]	@ (8016c98 <tcp_err+0x40>)
 8016c7a:	f007 fe51 	bl	801e920 <iprintf>
    pcb->errf = err;
 8016c7e:	687b      	ldr	r3, [r7, #4]
 8016c80:	683a      	ldr	r2, [r7, #0]
 8016c82:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  }
}
 8016c86:	bf00      	nop
 8016c88:	3708      	adds	r7, #8
 8016c8a:	46bd      	mov	sp, r7
 8016c8c:	bd80      	pop	{r7, pc}
 8016c8e:	bf00      	nop
 8016c90:	08020e80 	.word	0x08020e80
 8016c94:	0802146c 	.word	0x0802146c
 8016c98:	08020ec4 	.word	0x08020ec4

08016c9c <tcp_accept>:
 * @param accept callback function to call for this pcb when LISTENing
 *        connection has been connected to another host
 */
void
tcp_accept(struct tcp_pcb *pcb, tcp_accept_fn accept)
{
 8016c9c:	b480      	push	{r7}
 8016c9e:	b085      	sub	sp, #20
 8016ca0:	af00      	add	r7, sp, #0
 8016ca2:	6078      	str	r0, [r7, #4]
 8016ca4:	6039      	str	r1, [r7, #0]
  LWIP_ASSERT_CORE_LOCKED();
  if ((pcb != NULL) && (pcb->state == LISTEN)) {
 8016ca6:	687b      	ldr	r3, [r7, #4]
 8016ca8:	2b00      	cmp	r3, #0
 8016caa:	d008      	beq.n	8016cbe <tcp_accept+0x22>
 8016cac:	687b      	ldr	r3, [r7, #4]
 8016cae:	7d1b      	ldrb	r3, [r3, #20]
 8016cb0:	2b01      	cmp	r3, #1
 8016cb2:	d104      	bne.n	8016cbe <tcp_accept+0x22>
    struct tcp_pcb_listen *lpcb = (struct tcp_pcb_listen *)pcb;
 8016cb4:	687b      	ldr	r3, [r7, #4]
 8016cb6:	60fb      	str	r3, [r7, #12]
    lpcb->accept = accept;
 8016cb8:	68fb      	ldr	r3, [r7, #12]
 8016cba:	683a      	ldr	r2, [r7, #0]
 8016cbc:	619a      	str	r2, [r3, #24]
  }
}
 8016cbe:	bf00      	nop
 8016cc0:	3714      	adds	r7, #20
 8016cc2:	46bd      	mov	sp, r7
 8016cc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016cc8:	4770      	bx	lr
	...

08016ccc <tcp_poll>:
 * the application may use the polling functionality to call tcp_write()
 * again when the connection has been idle for a while.
 */
void
tcp_poll(struct tcp_pcb *pcb, tcp_poll_fn poll, u8_t interval)
{
 8016ccc:	b580      	push	{r7, lr}
 8016cce:	b084      	sub	sp, #16
 8016cd0:	af00      	add	r7, sp, #0
 8016cd2:	60f8      	str	r0, [r7, #12]
 8016cd4:	60b9      	str	r1, [r7, #8]
 8016cd6:	4613      	mov	r3, r2
 8016cd8:	71fb      	strb	r3, [r7, #7]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("tcp_poll: invalid pcb", pcb != NULL, return);
 8016cda:	68fb      	ldr	r3, [r7, #12]
 8016cdc:	2b00      	cmp	r3, #0
 8016cde:	d107      	bne.n	8016cf0 <tcp_poll+0x24>
 8016ce0:	4b0e      	ldr	r3, [pc, #56]	@ (8016d1c <tcp_poll+0x50>)
 8016ce2:	f640 023d 	movw	r2, #2109	@ 0x83d
 8016ce6:	490e      	ldr	r1, [pc, #56]	@ (8016d20 <tcp_poll+0x54>)
 8016ce8:	480e      	ldr	r0, [pc, #56]	@ (8016d24 <tcp_poll+0x58>)
 8016cea:	f007 fe19 	bl	801e920 <iprintf>
 8016cee:	e011      	b.n	8016d14 <tcp_poll+0x48>
  LWIP_ASSERT("invalid socket state for poll", pcb->state != LISTEN);
 8016cf0:	68fb      	ldr	r3, [r7, #12]
 8016cf2:	7d1b      	ldrb	r3, [r3, #20]
 8016cf4:	2b01      	cmp	r3, #1
 8016cf6:	d106      	bne.n	8016d06 <tcp_poll+0x3a>
 8016cf8:	4b08      	ldr	r3, [pc, #32]	@ (8016d1c <tcp_poll+0x50>)
 8016cfa:	f640 023e 	movw	r2, #2110	@ 0x83e
 8016cfe:	490a      	ldr	r1, [pc, #40]	@ (8016d28 <tcp_poll+0x5c>)
 8016d00:	4808      	ldr	r0, [pc, #32]	@ (8016d24 <tcp_poll+0x58>)
 8016d02:	f007 fe0d 	bl	801e920 <iprintf>

#if LWIP_CALLBACK_API
  pcb->poll = poll;
 8016d06:	68fb      	ldr	r3, [r7, #12]
 8016d08:	68ba      	ldr	r2, [r7, #8]
 8016d0a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
#else /* LWIP_CALLBACK_API */
  LWIP_UNUSED_ARG(poll);
#endif /* LWIP_CALLBACK_API */
  pcb->pollinterval = interval;
 8016d0e:	68fb      	ldr	r3, [r7, #12]
 8016d10:	79fa      	ldrb	r2, [r7, #7]
 8016d12:	775a      	strb	r2, [r3, #29]
}
 8016d14:	3710      	adds	r7, #16
 8016d16:	46bd      	mov	sp, r7
 8016d18:	bd80      	pop	{r7, pc}
 8016d1a:	bf00      	nop
 8016d1c:	08020e80 	.word	0x08020e80
 8016d20:	08021494 	.word	0x08021494
 8016d24:	08020ec4 	.word	0x08020ec4
 8016d28:	080214ac 	.word	0x080214ac

08016d2c <tcp_pcb_purge>:
 *
 * @param pcb tcp_pcb to purge. The pcb itself is not deallocated!
 */
void
tcp_pcb_purge(struct tcp_pcb *pcb)
{
 8016d2c:	b580      	push	{r7, lr}
 8016d2e:	b082      	sub	sp, #8
 8016d30:	af00      	add	r7, sp, #0
 8016d32:	6078      	str	r0, [r7, #4]
  LWIP_ERROR("tcp_pcb_purge: invalid pcb", pcb != NULL, return);
 8016d34:	687b      	ldr	r3, [r7, #4]
 8016d36:	2b00      	cmp	r3, #0
 8016d38:	d107      	bne.n	8016d4a <tcp_pcb_purge+0x1e>
 8016d3a:	4b21      	ldr	r3, [pc, #132]	@ (8016dc0 <tcp_pcb_purge+0x94>)
 8016d3c:	f640 0251 	movw	r2, #2129	@ 0x851
 8016d40:	4920      	ldr	r1, [pc, #128]	@ (8016dc4 <tcp_pcb_purge+0x98>)
 8016d42:	4821      	ldr	r0, [pc, #132]	@ (8016dc8 <tcp_pcb_purge+0x9c>)
 8016d44:	f007 fdec 	bl	801e920 <iprintf>
 8016d48:	e037      	b.n	8016dba <tcp_pcb_purge+0x8e>

  if (pcb->state != CLOSED &&
 8016d4a:	687b      	ldr	r3, [r7, #4]
 8016d4c:	7d1b      	ldrb	r3, [r3, #20]
 8016d4e:	2b00      	cmp	r3, #0
 8016d50:	d033      	beq.n	8016dba <tcp_pcb_purge+0x8e>
      pcb->state != TIME_WAIT &&
 8016d52:	687b      	ldr	r3, [r7, #4]
 8016d54:	7d1b      	ldrb	r3, [r3, #20]
  if (pcb->state != CLOSED &&
 8016d56:	2b0a      	cmp	r3, #10
 8016d58:	d02f      	beq.n	8016dba <tcp_pcb_purge+0x8e>
      pcb->state != LISTEN) {
 8016d5a:	687b      	ldr	r3, [r7, #4]
 8016d5c:	7d1b      	ldrb	r3, [r3, #20]
      pcb->state != TIME_WAIT &&
 8016d5e:	2b01      	cmp	r3, #1
 8016d60:	d02b      	beq.n	8016dba <tcp_pcb_purge+0x8e>

    LWIP_DEBUGF(TCP_DEBUG, ("tcp_pcb_purge\n"));

    tcp_backlog_accepted(pcb);

    if (pcb->refused_data != NULL) {
 8016d62:	687b      	ldr	r3, [r7, #4]
 8016d64:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8016d66:	2b00      	cmp	r3, #0
 8016d68:	d007      	beq.n	8016d7a <tcp_pcb_purge+0x4e>
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_pcb_purge: data left on ->refused_data\n"));
      pbuf_free(pcb->refused_data);
 8016d6a:	687b      	ldr	r3, [r7, #4]
 8016d6c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8016d6e:	4618      	mov	r0, r3
 8016d70:	f7fe f898 	bl	8014ea4 <pbuf_free>
      pcb->refused_data = NULL;
 8016d74:	687b      	ldr	r3, [r7, #4]
 8016d76:	2200      	movs	r2, #0
 8016d78:	679a      	str	r2, [r3, #120]	@ 0x78
    }
    if (pcb->unacked != NULL) {
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_pcb_purge: data left on ->unacked\n"));
    }
#if TCP_QUEUE_OOSEQ
    if (pcb->ooseq != NULL) {
 8016d7a:	687b      	ldr	r3, [r7, #4]
 8016d7c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8016d7e:	2b00      	cmp	r3, #0
 8016d80:	d002      	beq.n	8016d88 <tcp_pcb_purge+0x5c>
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_pcb_purge: data left on ->ooseq\n"));
      tcp_free_ooseq(pcb);
 8016d82:	6878      	ldr	r0, [r7, #4]
 8016d84:	f000 f986 	bl	8017094 <tcp_free_ooseq>
    }
#endif /* TCP_QUEUE_OOSEQ */

    /* Stop the retransmission timer as it will expect data on unacked
       queue if it fires */
    pcb->rtime = -1;
 8016d88:	687b      	ldr	r3, [r7, #4]
 8016d8a:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8016d8e:	861a      	strh	r2, [r3, #48]	@ 0x30

    tcp_segs_free(pcb->unsent);
 8016d90:	687b      	ldr	r3, [r7, #4]
 8016d92:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8016d94:	4618      	mov	r0, r3
 8016d96:	f7ff fcf9 	bl	801678c <tcp_segs_free>
    tcp_segs_free(pcb->unacked);
 8016d9a:	687b      	ldr	r3, [r7, #4]
 8016d9c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8016d9e:	4618      	mov	r0, r3
 8016da0:	f7ff fcf4 	bl	801678c <tcp_segs_free>
    pcb->unacked = pcb->unsent = NULL;
 8016da4:	687b      	ldr	r3, [r7, #4]
 8016da6:	2200      	movs	r2, #0
 8016da8:	66da      	str	r2, [r3, #108]	@ 0x6c
 8016daa:	687b      	ldr	r3, [r7, #4]
 8016dac:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 8016dae:	687b      	ldr	r3, [r7, #4]
 8016db0:	671a      	str	r2, [r3, #112]	@ 0x70
#if TCP_OVERSIZE
    pcb->unsent_oversize = 0;
 8016db2:	687b      	ldr	r3, [r7, #4]
 8016db4:	2200      	movs	r2, #0
 8016db6:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
#endif /* TCP_OVERSIZE */
  }
}
 8016dba:	3708      	adds	r7, #8
 8016dbc:	46bd      	mov	sp, r7
 8016dbe:	bd80      	pop	{r7, pc}
 8016dc0:	08020e80 	.word	0x08020e80
 8016dc4:	080214cc 	.word	0x080214cc
 8016dc8:	08020ec4 	.word	0x08020ec4

08016dcc <tcp_pcb_remove>:
 * @param pcblist PCB list to purge.
 * @param pcb tcp_pcb to purge. The pcb itself is NOT deallocated!
 */
void
tcp_pcb_remove(struct tcp_pcb **pcblist, struct tcp_pcb *pcb)
{
 8016dcc:	b580      	push	{r7, lr}
 8016dce:	b084      	sub	sp, #16
 8016dd0:	af00      	add	r7, sp, #0
 8016dd2:	6078      	str	r0, [r7, #4]
 8016dd4:	6039      	str	r1, [r7, #0]
  LWIP_ASSERT("tcp_pcb_remove: invalid pcb", pcb != NULL);
 8016dd6:	683b      	ldr	r3, [r7, #0]
 8016dd8:	2b00      	cmp	r3, #0
 8016dda:	d106      	bne.n	8016dea <tcp_pcb_remove+0x1e>
 8016ddc:	4b3e      	ldr	r3, [pc, #248]	@ (8016ed8 <tcp_pcb_remove+0x10c>)
 8016dde:	f640 0283 	movw	r2, #2179	@ 0x883
 8016de2:	493e      	ldr	r1, [pc, #248]	@ (8016edc <tcp_pcb_remove+0x110>)
 8016de4:	483e      	ldr	r0, [pc, #248]	@ (8016ee0 <tcp_pcb_remove+0x114>)
 8016de6:	f007 fd9b 	bl	801e920 <iprintf>
  LWIP_ASSERT("tcp_pcb_remove: invalid pcblist", pcblist != NULL);
 8016dea:	687b      	ldr	r3, [r7, #4]
 8016dec:	2b00      	cmp	r3, #0
 8016dee:	d106      	bne.n	8016dfe <tcp_pcb_remove+0x32>
 8016df0:	4b39      	ldr	r3, [pc, #228]	@ (8016ed8 <tcp_pcb_remove+0x10c>)
 8016df2:	f640 0284 	movw	r2, #2180	@ 0x884
 8016df6:	493b      	ldr	r1, [pc, #236]	@ (8016ee4 <tcp_pcb_remove+0x118>)
 8016df8:	4839      	ldr	r0, [pc, #228]	@ (8016ee0 <tcp_pcb_remove+0x114>)
 8016dfa:	f007 fd91 	bl	801e920 <iprintf>

  TCP_RMV(pcblist, pcb);
 8016dfe:	687b      	ldr	r3, [r7, #4]
 8016e00:	681b      	ldr	r3, [r3, #0]
 8016e02:	683a      	ldr	r2, [r7, #0]
 8016e04:	429a      	cmp	r2, r3
 8016e06:	d105      	bne.n	8016e14 <tcp_pcb_remove+0x48>
 8016e08:	687b      	ldr	r3, [r7, #4]
 8016e0a:	681b      	ldr	r3, [r3, #0]
 8016e0c:	68da      	ldr	r2, [r3, #12]
 8016e0e:	687b      	ldr	r3, [r7, #4]
 8016e10:	601a      	str	r2, [r3, #0]
 8016e12:	e013      	b.n	8016e3c <tcp_pcb_remove+0x70>
 8016e14:	687b      	ldr	r3, [r7, #4]
 8016e16:	681b      	ldr	r3, [r3, #0]
 8016e18:	60fb      	str	r3, [r7, #12]
 8016e1a:	e00c      	b.n	8016e36 <tcp_pcb_remove+0x6a>
 8016e1c:	68fb      	ldr	r3, [r7, #12]
 8016e1e:	68db      	ldr	r3, [r3, #12]
 8016e20:	683a      	ldr	r2, [r7, #0]
 8016e22:	429a      	cmp	r2, r3
 8016e24:	d104      	bne.n	8016e30 <tcp_pcb_remove+0x64>
 8016e26:	683b      	ldr	r3, [r7, #0]
 8016e28:	68da      	ldr	r2, [r3, #12]
 8016e2a:	68fb      	ldr	r3, [r7, #12]
 8016e2c:	60da      	str	r2, [r3, #12]
 8016e2e:	e005      	b.n	8016e3c <tcp_pcb_remove+0x70>
 8016e30:	68fb      	ldr	r3, [r7, #12]
 8016e32:	68db      	ldr	r3, [r3, #12]
 8016e34:	60fb      	str	r3, [r7, #12]
 8016e36:	68fb      	ldr	r3, [r7, #12]
 8016e38:	2b00      	cmp	r3, #0
 8016e3a:	d1ef      	bne.n	8016e1c <tcp_pcb_remove+0x50>
 8016e3c:	683b      	ldr	r3, [r7, #0]
 8016e3e:	2200      	movs	r2, #0
 8016e40:	60da      	str	r2, [r3, #12]

  tcp_pcb_purge(pcb);
 8016e42:	6838      	ldr	r0, [r7, #0]
 8016e44:	f7ff ff72 	bl	8016d2c <tcp_pcb_purge>

  /* if there is an outstanding delayed ACKs, send it */
  if ((pcb->state != TIME_WAIT) &&
 8016e48:	683b      	ldr	r3, [r7, #0]
 8016e4a:	7d1b      	ldrb	r3, [r3, #20]
 8016e4c:	2b0a      	cmp	r3, #10
 8016e4e:	d013      	beq.n	8016e78 <tcp_pcb_remove+0xac>
      (pcb->state != LISTEN) &&
 8016e50:	683b      	ldr	r3, [r7, #0]
 8016e52:	7d1b      	ldrb	r3, [r3, #20]
  if ((pcb->state != TIME_WAIT) &&
 8016e54:	2b01      	cmp	r3, #1
 8016e56:	d00f      	beq.n	8016e78 <tcp_pcb_remove+0xac>
      (pcb->flags & TF_ACK_DELAY)) {
 8016e58:	683b      	ldr	r3, [r7, #0]
 8016e5a:	8b5b      	ldrh	r3, [r3, #26]
 8016e5c:	f003 0301 	and.w	r3, r3, #1
      (pcb->state != LISTEN) &&
 8016e60:	2b00      	cmp	r3, #0
 8016e62:	d009      	beq.n	8016e78 <tcp_pcb_remove+0xac>
    tcp_ack_now(pcb);
 8016e64:	683b      	ldr	r3, [r7, #0]
 8016e66:	8b5b      	ldrh	r3, [r3, #26]
 8016e68:	f043 0302 	orr.w	r3, r3, #2
 8016e6c:	b29a      	uxth	r2, r3
 8016e6e:	683b      	ldr	r3, [r7, #0]
 8016e70:	835a      	strh	r2, [r3, #26]
    tcp_output(pcb);
 8016e72:	6838      	ldr	r0, [r7, #0]
 8016e74:	f003 fbc2 	bl	801a5fc <tcp_output>
  }

  if (pcb->state != LISTEN) {
 8016e78:	683b      	ldr	r3, [r7, #0]
 8016e7a:	7d1b      	ldrb	r3, [r3, #20]
 8016e7c:	2b01      	cmp	r3, #1
 8016e7e:	d020      	beq.n	8016ec2 <tcp_pcb_remove+0xf6>
    LWIP_ASSERT("unsent segments leaking", pcb->unsent == NULL);
 8016e80:	683b      	ldr	r3, [r7, #0]
 8016e82:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8016e84:	2b00      	cmp	r3, #0
 8016e86:	d006      	beq.n	8016e96 <tcp_pcb_remove+0xca>
 8016e88:	4b13      	ldr	r3, [pc, #76]	@ (8016ed8 <tcp_pcb_remove+0x10c>)
 8016e8a:	f640 0293 	movw	r2, #2195	@ 0x893
 8016e8e:	4916      	ldr	r1, [pc, #88]	@ (8016ee8 <tcp_pcb_remove+0x11c>)
 8016e90:	4813      	ldr	r0, [pc, #76]	@ (8016ee0 <tcp_pcb_remove+0x114>)
 8016e92:	f007 fd45 	bl	801e920 <iprintf>
    LWIP_ASSERT("unacked segments leaking", pcb->unacked == NULL);
 8016e96:	683b      	ldr	r3, [r7, #0]
 8016e98:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8016e9a:	2b00      	cmp	r3, #0
 8016e9c:	d006      	beq.n	8016eac <tcp_pcb_remove+0xe0>
 8016e9e:	4b0e      	ldr	r3, [pc, #56]	@ (8016ed8 <tcp_pcb_remove+0x10c>)
 8016ea0:	f640 0294 	movw	r2, #2196	@ 0x894
 8016ea4:	4911      	ldr	r1, [pc, #68]	@ (8016eec <tcp_pcb_remove+0x120>)
 8016ea6:	480e      	ldr	r0, [pc, #56]	@ (8016ee0 <tcp_pcb_remove+0x114>)
 8016ea8:	f007 fd3a 	bl	801e920 <iprintf>
#if TCP_QUEUE_OOSEQ
    LWIP_ASSERT("ooseq segments leaking", pcb->ooseq == NULL);
 8016eac:	683b      	ldr	r3, [r7, #0]
 8016eae:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8016eb0:	2b00      	cmp	r3, #0
 8016eb2:	d006      	beq.n	8016ec2 <tcp_pcb_remove+0xf6>
 8016eb4:	4b08      	ldr	r3, [pc, #32]	@ (8016ed8 <tcp_pcb_remove+0x10c>)
 8016eb6:	f640 0296 	movw	r2, #2198	@ 0x896
 8016eba:	490d      	ldr	r1, [pc, #52]	@ (8016ef0 <tcp_pcb_remove+0x124>)
 8016ebc:	4808      	ldr	r0, [pc, #32]	@ (8016ee0 <tcp_pcb_remove+0x114>)
 8016ebe:	f007 fd2f 	bl	801e920 <iprintf>
#endif /* TCP_QUEUE_OOSEQ */
  }

  pcb->state = CLOSED;
 8016ec2:	683b      	ldr	r3, [r7, #0]
 8016ec4:	2200      	movs	r2, #0
 8016ec6:	751a      	strb	r2, [r3, #20]
  /* reset the local port to prevent the pcb from being 'bound' */
  pcb->local_port = 0;
 8016ec8:	683b      	ldr	r3, [r7, #0]
 8016eca:	2200      	movs	r2, #0
 8016ecc:	82da      	strh	r2, [r3, #22]

  LWIP_ASSERT("tcp_pcb_remove: tcp_pcbs_sane()", tcp_pcbs_sane());
}
 8016ece:	bf00      	nop
 8016ed0:	3710      	adds	r7, #16
 8016ed2:	46bd      	mov	sp, r7
 8016ed4:	bd80      	pop	{r7, pc}
 8016ed6:	bf00      	nop
 8016ed8:	08020e80 	.word	0x08020e80
 8016edc:	080214e8 	.word	0x080214e8
 8016ee0:	08020ec4 	.word	0x08020ec4
 8016ee4:	08021504 	.word	0x08021504
 8016ee8:	08021524 	.word	0x08021524
 8016eec:	0802153c 	.word	0x0802153c
 8016ef0:	08021558 	.word	0x08021558

08016ef4 <tcp_next_iss>:
 *
 * @return u32_t pseudo random sequence number
 */
u32_t
tcp_next_iss(struct tcp_pcb *pcb)
{
 8016ef4:	b580      	push	{r7, lr}
 8016ef6:	b082      	sub	sp, #8
 8016ef8:	af00      	add	r7, sp, #0
 8016efa:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_next_iss: invalid pcb", pcb != NULL);
  return LWIP_HOOK_TCP_ISN(&pcb->local_ip, pcb->local_port, &pcb->remote_ip, pcb->remote_port);
#else /* LWIP_HOOK_TCP_ISN */
  static u32_t iss = 6510;

  LWIP_ASSERT("tcp_next_iss: invalid pcb", pcb != NULL);
 8016efc:	687b      	ldr	r3, [r7, #4]
 8016efe:	2b00      	cmp	r3, #0
 8016f00:	d106      	bne.n	8016f10 <tcp_next_iss+0x1c>
 8016f02:	4b0a      	ldr	r3, [pc, #40]	@ (8016f2c <tcp_next_iss+0x38>)
 8016f04:	f640 02af 	movw	r2, #2223	@ 0x8af
 8016f08:	4909      	ldr	r1, [pc, #36]	@ (8016f30 <tcp_next_iss+0x3c>)
 8016f0a:	480a      	ldr	r0, [pc, #40]	@ (8016f34 <tcp_next_iss+0x40>)
 8016f0c:	f007 fd08 	bl	801e920 <iprintf>
  LWIP_UNUSED_ARG(pcb);

  iss += tcp_ticks;       /* XXX */
 8016f10:	4b09      	ldr	r3, [pc, #36]	@ (8016f38 <tcp_next_iss+0x44>)
 8016f12:	681a      	ldr	r2, [r3, #0]
 8016f14:	4b09      	ldr	r3, [pc, #36]	@ (8016f3c <tcp_next_iss+0x48>)
 8016f16:	681b      	ldr	r3, [r3, #0]
 8016f18:	4413      	add	r3, r2
 8016f1a:	4a07      	ldr	r2, [pc, #28]	@ (8016f38 <tcp_next_iss+0x44>)
 8016f1c:	6013      	str	r3, [r2, #0]
  return iss;
 8016f1e:	4b06      	ldr	r3, [pc, #24]	@ (8016f38 <tcp_next_iss+0x44>)
 8016f20:	681b      	ldr	r3, [r3, #0]
#endif /* LWIP_HOOK_TCP_ISN */
}
 8016f22:	4618      	mov	r0, r3
 8016f24:	3708      	adds	r7, #8
 8016f26:	46bd      	mov	sp, r7
 8016f28:	bd80      	pop	{r7, pc}
 8016f2a:	bf00      	nop
 8016f2c:	08020e80 	.word	0x08020e80
 8016f30:	08021570 	.word	0x08021570
 8016f34:	08020ec4 	.word	0x08020ec4
 8016f38:	2400002c 	.word	0x2400002c
 8016f3c:	24008794 	.word	0x24008794

08016f40 <tcp_eff_send_mss_netif>:
 * by calculating the minimum of TCP_MSS and the mtu (if set) of the target
 * netif (if not NULL).
 */
u16_t
tcp_eff_send_mss_netif(u16_t sendmss, struct netif *outif, const ip_addr_t *dest)
{
 8016f40:	b580      	push	{r7, lr}
 8016f42:	b086      	sub	sp, #24
 8016f44:	af00      	add	r7, sp, #0
 8016f46:	4603      	mov	r3, r0
 8016f48:	60b9      	str	r1, [r7, #8]
 8016f4a:	607a      	str	r2, [r7, #4]
 8016f4c:	81fb      	strh	r3, [r7, #14]
  u16_t mss_s;
  u16_t mtu;

  LWIP_UNUSED_ARG(dest); /* in case IPv6 is disabled */

  LWIP_ASSERT("tcp_eff_send_mss_netif: invalid dst_ip", dest != NULL);
 8016f4e:	687b      	ldr	r3, [r7, #4]
 8016f50:	2b00      	cmp	r3, #0
 8016f52:	d106      	bne.n	8016f62 <tcp_eff_send_mss_netif+0x22>
 8016f54:	4b14      	ldr	r3, [pc, #80]	@ (8016fa8 <tcp_eff_send_mss_netif+0x68>)
 8016f56:	f640 02c5 	movw	r2, #2245	@ 0x8c5
 8016f5a:	4914      	ldr	r1, [pc, #80]	@ (8016fac <tcp_eff_send_mss_netif+0x6c>)
 8016f5c:	4814      	ldr	r0, [pc, #80]	@ (8016fb0 <tcp_eff_send_mss_netif+0x70>)
 8016f5e:	f007 fcdf 	bl	801e920 <iprintf>
  else
#endif /* LWIP_IPV4 */
#endif /* LWIP_IPV6 */
#if LWIP_IPV4
  {
    if (outif == NULL) {
 8016f62:	68bb      	ldr	r3, [r7, #8]
 8016f64:	2b00      	cmp	r3, #0
 8016f66:	d101      	bne.n	8016f6c <tcp_eff_send_mss_netif+0x2c>
      return sendmss;
 8016f68:	89fb      	ldrh	r3, [r7, #14]
 8016f6a:	e019      	b.n	8016fa0 <tcp_eff_send_mss_netif+0x60>
    }
    mtu = outif->mtu;
 8016f6c:	68bb      	ldr	r3, [r7, #8]
 8016f6e:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 8016f70:	82fb      	strh	r3, [r7, #22]
  }
#endif /* LWIP_IPV4 */

  if (mtu != 0) {
 8016f72:	8afb      	ldrh	r3, [r7, #22]
 8016f74:	2b00      	cmp	r3, #0
 8016f76:	d012      	beq.n	8016f9e <tcp_eff_send_mss_netif+0x5e>
    else
#endif /* LWIP_IPV4 */
#endif /* LWIP_IPV6 */
#if LWIP_IPV4
    {
      offset = IP_HLEN + TCP_HLEN;
 8016f78:	2328      	movs	r3, #40	@ 0x28
 8016f7a:	82bb      	strh	r3, [r7, #20]
    }
#endif /* LWIP_IPV4 */
    mss_s = (mtu > offset) ? (u16_t)(mtu - offset) : 0;
 8016f7c:	8afa      	ldrh	r2, [r7, #22]
 8016f7e:	8abb      	ldrh	r3, [r7, #20]
 8016f80:	429a      	cmp	r2, r3
 8016f82:	d904      	bls.n	8016f8e <tcp_eff_send_mss_netif+0x4e>
 8016f84:	8afa      	ldrh	r2, [r7, #22]
 8016f86:	8abb      	ldrh	r3, [r7, #20]
 8016f88:	1ad3      	subs	r3, r2, r3
 8016f8a:	b29b      	uxth	r3, r3
 8016f8c:	e000      	b.n	8016f90 <tcp_eff_send_mss_netif+0x50>
 8016f8e:	2300      	movs	r3, #0
 8016f90:	827b      	strh	r3, [r7, #18]
    /* RFC 1122, chap 4.2.2.6:
     * Eff.snd.MSS = min(SendMSS+20, MMS_S) - TCPhdrsize - IPoptionsize
     * We correct for TCP options in tcp_write(), and don't support IP options.
     */
    sendmss = LWIP_MIN(sendmss, mss_s);
 8016f92:	8a7a      	ldrh	r2, [r7, #18]
 8016f94:	89fb      	ldrh	r3, [r7, #14]
 8016f96:	4293      	cmp	r3, r2
 8016f98:	bf28      	it	cs
 8016f9a:	4613      	movcs	r3, r2
 8016f9c:	81fb      	strh	r3, [r7, #14]
  }
  return sendmss;
 8016f9e:	89fb      	ldrh	r3, [r7, #14]
}
 8016fa0:	4618      	mov	r0, r3
 8016fa2:	3718      	adds	r7, #24
 8016fa4:	46bd      	mov	sp, r7
 8016fa6:	bd80      	pop	{r7, pc}
 8016fa8:	08020e80 	.word	0x08020e80
 8016fac:	0802158c 	.word	0x0802158c
 8016fb0:	08020ec4 	.word	0x08020ec4

08016fb4 <tcp_netif_ip_addr_changed_pcblist>:
#endif /* TCP_CALCULATE_EFF_SEND_MSS */

/** Helper function for tcp_netif_ip_addr_changed() that iterates a pcb list */
static void
tcp_netif_ip_addr_changed_pcblist(const ip_addr_t *old_addr, struct tcp_pcb *pcb_list)
{
 8016fb4:	b580      	push	{r7, lr}
 8016fb6:	b084      	sub	sp, #16
 8016fb8:	af00      	add	r7, sp, #0
 8016fba:	6078      	str	r0, [r7, #4]
 8016fbc:	6039      	str	r1, [r7, #0]
  struct tcp_pcb *pcb;
  pcb = pcb_list;
 8016fbe:	683b      	ldr	r3, [r7, #0]
 8016fc0:	60fb      	str	r3, [r7, #12]

  LWIP_ASSERT("tcp_netif_ip_addr_changed_pcblist: invalid old_addr", old_addr != NULL);
 8016fc2:	687b      	ldr	r3, [r7, #4]
 8016fc4:	2b00      	cmp	r3, #0
 8016fc6:	d119      	bne.n	8016ffc <tcp_netif_ip_addr_changed_pcblist+0x48>
 8016fc8:	4b10      	ldr	r3, [pc, #64]	@ (801700c <tcp_netif_ip_addr_changed_pcblist+0x58>)
 8016fca:	f44f 6210 	mov.w	r2, #2304	@ 0x900
 8016fce:	4910      	ldr	r1, [pc, #64]	@ (8017010 <tcp_netif_ip_addr_changed_pcblist+0x5c>)
 8016fd0:	4810      	ldr	r0, [pc, #64]	@ (8017014 <tcp_netif_ip_addr_changed_pcblist+0x60>)
 8016fd2:	f007 fca5 	bl	801e920 <iprintf>

  while (pcb != NULL) {
 8016fd6:	e011      	b.n	8016ffc <tcp_netif_ip_addr_changed_pcblist+0x48>
    /* PCB bound to current local interface address? */
    if (ip_addr_cmp(&pcb->local_ip, old_addr)
 8016fd8:	68fb      	ldr	r3, [r7, #12]
 8016fda:	681a      	ldr	r2, [r3, #0]
 8016fdc:	687b      	ldr	r3, [r7, #4]
 8016fde:	681b      	ldr	r3, [r3, #0]
 8016fe0:	429a      	cmp	r2, r3
 8016fe2:	d108      	bne.n	8016ff6 <tcp_netif_ip_addr_changed_pcblist+0x42>
        /* connections to link-local addresses must persist (RFC3927 ch. 1.9) */
        && (!IP_IS_V4_VAL(pcb->local_ip) || !ip4_addr_islinklocal(ip_2_ip4(&pcb->local_ip)))
#endif /* LWIP_AUTOIP */
       ) {
      /* this connection must be aborted */
      struct tcp_pcb *next = pcb->next;
 8016fe4:	68fb      	ldr	r3, [r7, #12]
 8016fe6:	68db      	ldr	r3, [r3, #12]
 8016fe8:	60bb      	str	r3, [r7, #8]
      LWIP_DEBUGF(NETIF_DEBUG | LWIP_DBG_STATE, ("netif_set_ipaddr: aborting TCP pcb %p\n", (void *)pcb));
      tcp_abort(pcb);
 8016fea:	68f8      	ldr	r0, [r7, #12]
 8016fec:	f7fe fd4a 	bl	8015a84 <tcp_abort>
      pcb = next;
 8016ff0:	68bb      	ldr	r3, [r7, #8]
 8016ff2:	60fb      	str	r3, [r7, #12]
 8016ff4:	e002      	b.n	8016ffc <tcp_netif_ip_addr_changed_pcblist+0x48>
    } else {
      pcb = pcb->next;
 8016ff6:	68fb      	ldr	r3, [r7, #12]
 8016ff8:	68db      	ldr	r3, [r3, #12]
 8016ffa:	60fb      	str	r3, [r7, #12]
  while (pcb != NULL) {
 8016ffc:	68fb      	ldr	r3, [r7, #12]
 8016ffe:	2b00      	cmp	r3, #0
 8017000:	d1ea      	bne.n	8016fd8 <tcp_netif_ip_addr_changed_pcblist+0x24>
    }
  }
}
 8017002:	bf00      	nop
 8017004:	bf00      	nop
 8017006:	3710      	adds	r7, #16
 8017008:	46bd      	mov	sp, r7
 801700a:	bd80      	pop	{r7, pc}
 801700c:	08020e80 	.word	0x08020e80
 8017010:	080215b4 	.word	0x080215b4
 8017014:	08020ec4 	.word	0x08020ec4

08017018 <tcp_netif_ip_addr_changed>:
 * @param old_addr IP address of the netif before change
 * @param new_addr IP address of the netif after change or NULL if netif has been removed
 */
void
tcp_netif_ip_addr_changed(const ip_addr_t *old_addr, const ip_addr_t *new_addr)
{
 8017018:	b580      	push	{r7, lr}
 801701a:	b084      	sub	sp, #16
 801701c:	af00      	add	r7, sp, #0
 801701e:	6078      	str	r0, [r7, #4]
 8017020:	6039      	str	r1, [r7, #0]
  struct tcp_pcb_listen *lpcb;

  if (!ip_addr_isany(old_addr)) {
 8017022:	687b      	ldr	r3, [r7, #4]
 8017024:	2b00      	cmp	r3, #0
 8017026:	d02a      	beq.n	801707e <tcp_netif_ip_addr_changed+0x66>
 8017028:	687b      	ldr	r3, [r7, #4]
 801702a:	681b      	ldr	r3, [r3, #0]
 801702c:	2b00      	cmp	r3, #0
 801702e:	d026      	beq.n	801707e <tcp_netif_ip_addr_changed+0x66>
    tcp_netif_ip_addr_changed_pcblist(old_addr, tcp_active_pcbs);
 8017030:	4b15      	ldr	r3, [pc, #84]	@ (8017088 <tcp_netif_ip_addr_changed+0x70>)
 8017032:	681b      	ldr	r3, [r3, #0]
 8017034:	4619      	mov	r1, r3
 8017036:	6878      	ldr	r0, [r7, #4]
 8017038:	f7ff ffbc 	bl	8016fb4 <tcp_netif_ip_addr_changed_pcblist>
    tcp_netif_ip_addr_changed_pcblist(old_addr, tcp_bound_pcbs);
 801703c:	4b13      	ldr	r3, [pc, #76]	@ (801708c <tcp_netif_ip_addr_changed+0x74>)
 801703e:	681b      	ldr	r3, [r3, #0]
 8017040:	4619      	mov	r1, r3
 8017042:	6878      	ldr	r0, [r7, #4]
 8017044:	f7ff ffb6 	bl	8016fb4 <tcp_netif_ip_addr_changed_pcblist>

    if (!ip_addr_isany(new_addr)) {
 8017048:	683b      	ldr	r3, [r7, #0]
 801704a:	2b00      	cmp	r3, #0
 801704c:	d017      	beq.n	801707e <tcp_netif_ip_addr_changed+0x66>
 801704e:	683b      	ldr	r3, [r7, #0]
 8017050:	681b      	ldr	r3, [r3, #0]
 8017052:	2b00      	cmp	r3, #0
 8017054:	d013      	beq.n	801707e <tcp_netif_ip_addr_changed+0x66>
      /* PCB bound to current local interface address? */
      for (lpcb = tcp_listen_pcbs.listen_pcbs; lpcb != NULL; lpcb = lpcb->next) {
 8017056:	4b0e      	ldr	r3, [pc, #56]	@ (8017090 <tcp_netif_ip_addr_changed+0x78>)
 8017058:	681b      	ldr	r3, [r3, #0]
 801705a:	60fb      	str	r3, [r7, #12]
 801705c:	e00c      	b.n	8017078 <tcp_netif_ip_addr_changed+0x60>
        /* PCB bound to current local interface address? */
        if (ip_addr_cmp(&lpcb->local_ip, old_addr)) {
 801705e:	68fb      	ldr	r3, [r7, #12]
 8017060:	681a      	ldr	r2, [r3, #0]
 8017062:	687b      	ldr	r3, [r7, #4]
 8017064:	681b      	ldr	r3, [r3, #0]
 8017066:	429a      	cmp	r2, r3
 8017068:	d103      	bne.n	8017072 <tcp_netif_ip_addr_changed+0x5a>
          /* The PCB is listening to the old ipaddr and
            * is set to listen to the new one instead */
          ip_addr_copy(lpcb->local_ip, *new_addr);
 801706a:	683b      	ldr	r3, [r7, #0]
 801706c:	681a      	ldr	r2, [r3, #0]
 801706e:	68fb      	ldr	r3, [r7, #12]
 8017070:	601a      	str	r2, [r3, #0]
      for (lpcb = tcp_listen_pcbs.listen_pcbs; lpcb != NULL; lpcb = lpcb->next) {
 8017072:	68fb      	ldr	r3, [r7, #12]
 8017074:	68db      	ldr	r3, [r3, #12]
 8017076:	60fb      	str	r3, [r7, #12]
 8017078:	68fb      	ldr	r3, [r7, #12]
 801707a:	2b00      	cmp	r3, #0
 801707c:	d1ef      	bne.n	801705e <tcp_netif_ip_addr_changed+0x46>
        }
      }
    }
  }
}
 801707e:	bf00      	nop
 8017080:	3710      	adds	r7, #16
 8017082:	46bd      	mov	sp, r7
 8017084:	bd80      	pop	{r7, pc}
 8017086:	bf00      	nop
 8017088:	240087a0 	.word	0x240087a0
 801708c:	24008798 	.word	0x24008798
 8017090:	2400879c 	.word	0x2400879c

08017094 <tcp_free_ooseq>:

#if TCP_QUEUE_OOSEQ
/* Free all ooseq pbufs (and possibly reset SACK state) */
void
tcp_free_ooseq(struct tcp_pcb *pcb)
{
 8017094:	b580      	push	{r7, lr}
 8017096:	b082      	sub	sp, #8
 8017098:	af00      	add	r7, sp, #0
 801709a:	6078      	str	r0, [r7, #4]
  if (pcb->ooseq) {
 801709c:	687b      	ldr	r3, [r7, #4]
 801709e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80170a0:	2b00      	cmp	r3, #0
 80170a2:	d007      	beq.n	80170b4 <tcp_free_ooseq+0x20>
    tcp_segs_free(pcb->ooseq);
 80170a4:	687b      	ldr	r3, [r7, #4]
 80170a6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80170a8:	4618      	mov	r0, r3
 80170aa:	f7ff fb6f 	bl	801678c <tcp_segs_free>
    pcb->ooseq = NULL;
 80170ae:	687b      	ldr	r3, [r7, #4]
 80170b0:	2200      	movs	r2, #0
 80170b2:	675a      	str	r2, [r3, #116]	@ 0x74
#if LWIP_TCP_SACK_OUT
    memset(pcb->rcv_sacks, 0, sizeof(pcb->rcv_sacks));
#endif /* LWIP_TCP_SACK_OUT */
  }
}
 80170b4:	bf00      	nop
 80170b6:	3708      	adds	r7, #8
 80170b8:	46bd      	mov	sp, r7
 80170ba:	bd80      	pop	{r7, pc}

080170bc <tcp_input>:
 * @param p received TCP segment to process (p->payload pointing to the TCP header)
 * @param inp network interface on which this segment was received
 */
void
tcp_input(struct pbuf *p, struct netif *inp)
{
 80170bc:	b590      	push	{r4, r7, lr}
 80170be:	b08d      	sub	sp, #52	@ 0x34
 80170c0:	af04      	add	r7, sp, #16
 80170c2:	6078      	str	r0, [r7, #4]
 80170c4:	6039      	str	r1, [r7, #0]
  u8_t hdrlen_bytes;
  err_t err;

  LWIP_UNUSED_ARG(inp);
  LWIP_ASSERT_CORE_LOCKED();
  LWIP_ASSERT("tcp_input: invalid pbuf", p != NULL);
 80170c6:	687b      	ldr	r3, [r7, #4]
 80170c8:	2b00      	cmp	r3, #0
 80170ca:	d105      	bne.n	80170d8 <tcp_input+0x1c>
 80170cc:	4b9b      	ldr	r3, [pc, #620]	@ (801733c <tcp_input+0x280>)
 80170ce:	2283      	movs	r2, #131	@ 0x83
 80170d0:	499b      	ldr	r1, [pc, #620]	@ (8017340 <tcp_input+0x284>)
 80170d2:	489c      	ldr	r0, [pc, #624]	@ (8017344 <tcp_input+0x288>)
 80170d4:	f007 fc24 	bl	801e920 <iprintf>
  PERF_START;

  TCP_STATS_INC(tcp.recv);
  MIB2_STATS_INC(mib2.tcpinsegs);

  tcphdr = (struct tcp_hdr *)p->payload;
 80170d8:	687b      	ldr	r3, [r7, #4]
 80170da:	685b      	ldr	r3, [r3, #4]
 80170dc:	4a9a      	ldr	r2, [pc, #616]	@ (8017348 <tcp_input+0x28c>)
 80170de:	6013      	str	r3, [r2, #0]
#if TCP_INPUT_DEBUG
  tcp_debug_print(tcphdr);
#endif

  /* Check that TCP header fits in payload */
  if (p->len < TCP_HLEN) {
 80170e0:	687b      	ldr	r3, [r7, #4]
 80170e2:	895b      	ldrh	r3, [r3, #10]
 80170e4:	2b13      	cmp	r3, #19
 80170e6:	f240 83d1 	bls.w	801788c <tcp_input+0x7d0>
    TCP_STATS_INC(tcp.lenerr);
    goto dropped;
  }

  /* Don't even process incoming broadcasts/multicasts. */
  if (ip_addr_isbroadcast(ip_current_dest_addr(), ip_current_netif()) ||
 80170ea:	4b98      	ldr	r3, [pc, #608]	@ (801734c <tcp_input+0x290>)
 80170ec:	695b      	ldr	r3, [r3, #20]
 80170ee:	4a97      	ldr	r2, [pc, #604]	@ (801734c <tcp_input+0x290>)
 80170f0:	6812      	ldr	r2, [r2, #0]
 80170f2:	4611      	mov	r1, r2
 80170f4:	4618      	mov	r0, r3
 80170f6:	f006 fa07 	bl	801d508 <ip4_addr_isbroadcast_u32>
 80170fa:	4603      	mov	r3, r0
 80170fc:	2b00      	cmp	r3, #0
 80170fe:	f040 83c7 	bne.w	8017890 <tcp_input+0x7d4>
      ip_addr_ismulticast(ip_current_dest_addr())) {
 8017102:	4b92      	ldr	r3, [pc, #584]	@ (801734c <tcp_input+0x290>)
 8017104:	695b      	ldr	r3, [r3, #20]
 8017106:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
  if (ip_addr_isbroadcast(ip_current_dest_addr(), ip_current_netif()) ||
 801710a:	2be0      	cmp	r3, #224	@ 0xe0
 801710c:	f000 83c0 	beq.w	8017890 <tcp_input+0x7d4>
    }
  }
#endif /* CHECKSUM_CHECK_TCP */

  /* sanity-check header length */
  hdrlen_bytes = TCPH_HDRLEN_BYTES(tcphdr);
 8017110:	4b8d      	ldr	r3, [pc, #564]	@ (8017348 <tcp_input+0x28c>)
 8017112:	681b      	ldr	r3, [r3, #0]
 8017114:	899b      	ldrh	r3, [r3, #12]
 8017116:	b29b      	uxth	r3, r3
 8017118:	4618      	mov	r0, r3
 801711a:	f7fc fa09 	bl	8013530 <lwip_htons>
 801711e:	4603      	mov	r3, r0
 8017120:	0b1b      	lsrs	r3, r3, #12
 8017122:	b29b      	uxth	r3, r3
 8017124:	b2db      	uxtb	r3, r3
 8017126:	009b      	lsls	r3, r3, #2
 8017128:	74bb      	strb	r3, [r7, #18]
  if ((hdrlen_bytes < TCP_HLEN) || (hdrlen_bytes > p->tot_len)) {
 801712a:	7cbb      	ldrb	r3, [r7, #18]
 801712c:	2b13      	cmp	r3, #19
 801712e:	f240 83b1 	bls.w	8017894 <tcp_input+0x7d8>
 8017132:	7cbb      	ldrb	r3, [r7, #18]
 8017134:	b29a      	uxth	r2, r3
 8017136:	687b      	ldr	r3, [r7, #4]
 8017138:	891b      	ldrh	r3, [r3, #8]
 801713a:	429a      	cmp	r2, r3
 801713c:	f200 83aa 	bhi.w	8017894 <tcp_input+0x7d8>
    goto dropped;
  }

  /* Move the payload pointer in the pbuf so that it points to the
     TCP data instead of the TCP header. */
  tcphdr_optlen = (u16_t)(hdrlen_bytes - TCP_HLEN);
 8017140:	7cbb      	ldrb	r3, [r7, #18]
 8017142:	b29b      	uxth	r3, r3
 8017144:	3b14      	subs	r3, #20
 8017146:	b29a      	uxth	r2, r3
 8017148:	4b81      	ldr	r3, [pc, #516]	@ (8017350 <tcp_input+0x294>)
 801714a:	801a      	strh	r2, [r3, #0]
  tcphdr_opt2 = NULL;
 801714c:	4b81      	ldr	r3, [pc, #516]	@ (8017354 <tcp_input+0x298>)
 801714e:	2200      	movs	r2, #0
 8017150:	601a      	str	r2, [r3, #0]
  if (p->len >= hdrlen_bytes) {
 8017152:	687b      	ldr	r3, [r7, #4]
 8017154:	895a      	ldrh	r2, [r3, #10]
 8017156:	7cbb      	ldrb	r3, [r7, #18]
 8017158:	b29b      	uxth	r3, r3
 801715a:	429a      	cmp	r2, r3
 801715c:	d309      	bcc.n	8017172 <tcp_input+0xb6>
    /* all options are in the first pbuf */
    tcphdr_opt1len = tcphdr_optlen;
 801715e:	4b7c      	ldr	r3, [pc, #496]	@ (8017350 <tcp_input+0x294>)
 8017160:	881a      	ldrh	r2, [r3, #0]
 8017162:	4b7d      	ldr	r3, [pc, #500]	@ (8017358 <tcp_input+0x29c>)
 8017164:	801a      	strh	r2, [r3, #0]
    pbuf_remove_header(p, hdrlen_bytes); /* cannot fail */
 8017166:	7cbb      	ldrb	r3, [r7, #18]
 8017168:	4619      	mov	r1, r3
 801716a:	6878      	ldr	r0, [r7, #4]
 801716c:	f7fd fe14 	bl	8014d98 <pbuf_remove_header>
 8017170:	e04e      	b.n	8017210 <tcp_input+0x154>
  } else {
    u16_t opt2len;
    /* TCP header fits into first pbuf, options don't - data is in the next pbuf */
    /* there must be a next pbuf, due to hdrlen_bytes sanity check above */
    LWIP_ASSERT("p->next != NULL", p->next != NULL);
 8017172:	687b      	ldr	r3, [r7, #4]
 8017174:	681b      	ldr	r3, [r3, #0]
 8017176:	2b00      	cmp	r3, #0
 8017178:	d105      	bne.n	8017186 <tcp_input+0xca>
 801717a:	4b70      	ldr	r3, [pc, #448]	@ (801733c <tcp_input+0x280>)
 801717c:	22c2      	movs	r2, #194	@ 0xc2
 801717e:	4977      	ldr	r1, [pc, #476]	@ (801735c <tcp_input+0x2a0>)
 8017180:	4870      	ldr	r0, [pc, #448]	@ (8017344 <tcp_input+0x288>)
 8017182:	f007 fbcd 	bl	801e920 <iprintf>

    /* advance over the TCP header (cannot fail) */
    pbuf_remove_header(p, TCP_HLEN);
 8017186:	2114      	movs	r1, #20
 8017188:	6878      	ldr	r0, [r7, #4]
 801718a:	f7fd fe05 	bl	8014d98 <pbuf_remove_header>

    /* determine how long the first and second parts of the options are */
    tcphdr_opt1len = p->len;
 801718e:	687b      	ldr	r3, [r7, #4]
 8017190:	895a      	ldrh	r2, [r3, #10]
 8017192:	4b71      	ldr	r3, [pc, #452]	@ (8017358 <tcp_input+0x29c>)
 8017194:	801a      	strh	r2, [r3, #0]
    opt2len = (u16_t)(tcphdr_optlen - tcphdr_opt1len);
 8017196:	4b6e      	ldr	r3, [pc, #440]	@ (8017350 <tcp_input+0x294>)
 8017198:	881a      	ldrh	r2, [r3, #0]
 801719a:	4b6f      	ldr	r3, [pc, #444]	@ (8017358 <tcp_input+0x29c>)
 801719c:	881b      	ldrh	r3, [r3, #0]
 801719e:	1ad3      	subs	r3, r2, r3
 80171a0:	823b      	strh	r3, [r7, #16]

    /* options continue in the next pbuf: set p to zero length and hide the
        options in the next pbuf (adjusting p->tot_len) */
    pbuf_remove_header(p, tcphdr_opt1len);
 80171a2:	4b6d      	ldr	r3, [pc, #436]	@ (8017358 <tcp_input+0x29c>)
 80171a4:	881b      	ldrh	r3, [r3, #0]
 80171a6:	4619      	mov	r1, r3
 80171a8:	6878      	ldr	r0, [r7, #4]
 80171aa:	f7fd fdf5 	bl	8014d98 <pbuf_remove_header>

    /* check that the options fit in the second pbuf */
    if (opt2len > p->next->len) {
 80171ae:	687b      	ldr	r3, [r7, #4]
 80171b0:	681b      	ldr	r3, [r3, #0]
 80171b2:	895b      	ldrh	r3, [r3, #10]
 80171b4:	8a3a      	ldrh	r2, [r7, #16]
 80171b6:	429a      	cmp	r2, r3
 80171b8:	f200 836e 	bhi.w	8017898 <tcp_input+0x7dc>
      TCP_STATS_INC(tcp.lenerr);
      goto dropped;
    }

    /* remember the pointer to the second part of the options */
    tcphdr_opt2 = (u8_t *)p->next->payload;
 80171bc:	687b      	ldr	r3, [r7, #4]
 80171be:	681b      	ldr	r3, [r3, #0]
 80171c0:	685b      	ldr	r3, [r3, #4]
 80171c2:	4a64      	ldr	r2, [pc, #400]	@ (8017354 <tcp_input+0x298>)
 80171c4:	6013      	str	r3, [r2, #0]

    /* advance p->next to point after the options, and manually
        adjust p->tot_len to keep it consistent with the changed p->next */
    pbuf_remove_header(p->next, opt2len);
 80171c6:	687b      	ldr	r3, [r7, #4]
 80171c8:	681b      	ldr	r3, [r3, #0]
 80171ca:	8a3a      	ldrh	r2, [r7, #16]
 80171cc:	4611      	mov	r1, r2
 80171ce:	4618      	mov	r0, r3
 80171d0:	f7fd fde2 	bl	8014d98 <pbuf_remove_header>
    p->tot_len = (u16_t)(p->tot_len - opt2len);
 80171d4:	687b      	ldr	r3, [r7, #4]
 80171d6:	891a      	ldrh	r2, [r3, #8]
 80171d8:	8a3b      	ldrh	r3, [r7, #16]
 80171da:	1ad3      	subs	r3, r2, r3
 80171dc:	b29a      	uxth	r2, r3
 80171de:	687b      	ldr	r3, [r7, #4]
 80171e0:	811a      	strh	r2, [r3, #8]

    LWIP_ASSERT("p->len == 0", p->len == 0);
 80171e2:	687b      	ldr	r3, [r7, #4]
 80171e4:	895b      	ldrh	r3, [r3, #10]
 80171e6:	2b00      	cmp	r3, #0
 80171e8:	d005      	beq.n	80171f6 <tcp_input+0x13a>
 80171ea:	4b54      	ldr	r3, [pc, #336]	@ (801733c <tcp_input+0x280>)
 80171ec:	22df      	movs	r2, #223	@ 0xdf
 80171ee:	495c      	ldr	r1, [pc, #368]	@ (8017360 <tcp_input+0x2a4>)
 80171f0:	4854      	ldr	r0, [pc, #336]	@ (8017344 <tcp_input+0x288>)
 80171f2:	f007 fb95 	bl	801e920 <iprintf>
    LWIP_ASSERT("p->tot_len == p->next->tot_len", p->tot_len == p->next->tot_len);
 80171f6:	687b      	ldr	r3, [r7, #4]
 80171f8:	891a      	ldrh	r2, [r3, #8]
 80171fa:	687b      	ldr	r3, [r7, #4]
 80171fc:	681b      	ldr	r3, [r3, #0]
 80171fe:	891b      	ldrh	r3, [r3, #8]
 8017200:	429a      	cmp	r2, r3
 8017202:	d005      	beq.n	8017210 <tcp_input+0x154>
 8017204:	4b4d      	ldr	r3, [pc, #308]	@ (801733c <tcp_input+0x280>)
 8017206:	22e0      	movs	r2, #224	@ 0xe0
 8017208:	4956      	ldr	r1, [pc, #344]	@ (8017364 <tcp_input+0x2a8>)
 801720a:	484e      	ldr	r0, [pc, #312]	@ (8017344 <tcp_input+0x288>)
 801720c:	f007 fb88 	bl	801e920 <iprintf>
  }

  /* Convert fields in TCP header to host byte order. */
  tcphdr->src = lwip_ntohs(tcphdr->src);
 8017210:	4b4d      	ldr	r3, [pc, #308]	@ (8017348 <tcp_input+0x28c>)
 8017212:	681b      	ldr	r3, [r3, #0]
 8017214:	881b      	ldrh	r3, [r3, #0]
 8017216:	b29b      	uxth	r3, r3
 8017218:	4a4b      	ldr	r2, [pc, #300]	@ (8017348 <tcp_input+0x28c>)
 801721a:	6814      	ldr	r4, [r2, #0]
 801721c:	4618      	mov	r0, r3
 801721e:	f7fc f987 	bl	8013530 <lwip_htons>
 8017222:	4603      	mov	r3, r0
 8017224:	8023      	strh	r3, [r4, #0]
  tcphdr->dest = lwip_ntohs(tcphdr->dest);
 8017226:	4b48      	ldr	r3, [pc, #288]	@ (8017348 <tcp_input+0x28c>)
 8017228:	681b      	ldr	r3, [r3, #0]
 801722a:	885b      	ldrh	r3, [r3, #2]
 801722c:	b29b      	uxth	r3, r3
 801722e:	4a46      	ldr	r2, [pc, #280]	@ (8017348 <tcp_input+0x28c>)
 8017230:	6814      	ldr	r4, [r2, #0]
 8017232:	4618      	mov	r0, r3
 8017234:	f7fc f97c 	bl	8013530 <lwip_htons>
 8017238:	4603      	mov	r3, r0
 801723a:	8063      	strh	r3, [r4, #2]
  seqno = tcphdr->seqno = lwip_ntohl(tcphdr->seqno);
 801723c:	4b42      	ldr	r3, [pc, #264]	@ (8017348 <tcp_input+0x28c>)
 801723e:	681b      	ldr	r3, [r3, #0]
 8017240:	685b      	ldr	r3, [r3, #4]
 8017242:	4a41      	ldr	r2, [pc, #260]	@ (8017348 <tcp_input+0x28c>)
 8017244:	6814      	ldr	r4, [r2, #0]
 8017246:	4618      	mov	r0, r3
 8017248:	f7fc f987 	bl	801355a <lwip_htonl>
 801724c:	4603      	mov	r3, r0
 801724e:	6063      	str	r3, [r4, #4]
 8017250:	6863      	ldr	r3, [r4, #4]
 8017252:	4a45      	ldr	r2, [pc, #276]	@ (8017368 <tcp_input+0x2ac>)
 8017254:	6013      	str	r3, [r2, #0]
  ackno = tcphdr->ackno = lwip_ntohl(tcphdr->ackno);
 8017256:	4b3c      	ldr	r3, [pc, #240]	@ (8017348 <tcp_input+0x28c>)
 8017258:	681b      	ldr	r3, [r3, #0]
 801725a:	689b      	ldr	r3, [r3, #8]
 801725c:	4a3a      	ldr	r2, [pc, #232]	@ (8017348 <tcp_input+0x28c>)
 801725e:	6814      	ldr	r4, [r2, #0]
 8017260:	4618      	mov	r0, r3
 8017262:	f7fc f97a 	bl	801355a <lwip_htonl>
 8017266:	4603      	mov	r3, r0
 8017268:	60a3      	str	r3, [r4, #8]
 801726a:	68a3      	ldr	r3, [r4, #8]
 801726c:	4a3f      	ldr	r2, [pc, #252]	@ (801736c <tcp_input+0x2b0>)
 801726e:	6013      	str	r3, [r2, #0]
  tcphdr->wnd = lwip_ntohs(tcphdr->wnd);
 8017270:	4b35      	ldr	r3, [pc, #212]	@ (8017348 <tcp_input+0x28c>)
 8017272:	681b      	ldr	r3, [r3, #0]
 8017274:	89db      	ldrh	r3, [r3, #14]
 8017276:	b29b      	uxth	r3, r3
 8017278:	4a33      	ldr	r2, [pc, #204]	@ (8017348 <tcp_input+0x28c>)
 801727a:	6814      	ldr	r4, [r2, #0]
 801727c:	4618      	mov	r0, r3
 801727e:	f7fc f957 	bl	8013530 <lwip_htons>
 8017282:	4603      	mov	r3, r0
 8017284:	81e3      	strh	r3, [r4, #14]

  flags = TCPH_FLAGS(tcphdr);
 8017286:	4b30      	ldr	r3, [pc, #192]	@ (8017348 <tcp_input+0x28c>)
 8017288:	681b      	ldr	r3, [r3, #0]
 801728a:	899b      	ldrh	r3, [r3, #12]
 801728c:	b29b      	uxth	r3, r3
 801728e:	4618      	mov	r0, r3
 8017290:	f7fc f94e 	bl	8013530 <lwip_htons>
 8017294:	4603      	mov	r3, r0
 8017296:	b2db      	uxtb	r3, r3
 8017298:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 801729c:	b2da      	uxtb	r2, r3
 801729e:	4b34      	ldr	r3, [pc, #208]	@ (8017370 <tcp_input+0x2b4>)
 80172a0:	701a      	strb	r2, [r3, #0]
  tcplen = p->tot_len;
 80172a2:	687b      	ldr	r3, [r7, #4]
 80172a4:	891a      	ldrh	r2, [r3, #8]
 80172a6:	4b33      	ldr	r3, [pc, #204]	@ (8017374 <tcp_input+0x2b8>)
 80172a8:	801a      	strh	r2, [r3, #0]
  if (flags & (TCP_FIN | TCP_SYN)) {
 80172aa:	4b31      	ldr	r3, [pc, #196]	@ (8017370 <tcp_input+0x2b4>)
 80172ac:	781b      	ldrb	r3, [r3, #0]
 80172ae:	f003 0303 	and.w	r3, r3, #3
 80172b2:	2b00      	cmp	r3, #0
 80172b4:	d00c      	beq.n	80172d0 <tcp_input+0x214>
    tcplen++;
 80172b6:	4b2f      	ldr	r3, [pc, #188]	@ (8017374 <tcp_input+0x2b8>)
 80172b8:	881b      	ldrh	r3, [r3, #0]
 80172ba:	3301      	adds	r3, #1
 80172bc:	b29a      	uxth	r2, r3
 80172be:	4b2d      	ldr	r3, [pc, #180]	@ (8017374 <tcp_input+0x2b8>)
 80172c0:	801a      	strh	r2, [r3, #0]
    if (tcplen < p->tot_len) {
 80172c2:	687b      	ldr	r3, [r7, #4]
 80172c4:	891a      	ldrh	r2, [r3, #8]
 80172c6:	4b2b      	ldr	r3, [pc, #172]	@ (8017374 <tcp_input+0x2b8>)
 80172c8:	881b      	ldrh	r3, [r3, #0]
 80172ca:	429a      	cmp	r2, r3
 80172cc:	f200 82e6 	bhi.w	801789c <tcp_input+0x7e0>
    }
  }

  /* Demultiplex an incoming segment. First, we check if it is destined
     for an active connection. */
  prev = NULL;
 80172d0:	2300      	movs	r3, #0
 80172d2:	61bb      	str	r3, [r7, #24]

  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 80172d4:	4b28      	ldr	r3, [pc, #160]	@ (8017378 <tcp_input+0x2bc>)
 80172d6:	681b      	ldr	r3, [r3, #0]
 80172d8:	61fb      	str	r3, [r7, #28]
 80172da:	e09d      	b.n	8017418 <tcp_input+0x35c>
    LWIP_ASSERT("tcp_input: active pcb->state != CLOSED", pcb->state != CLOSED);
 80172dc:	69fb      	ldr	r3, [r7, #28]
 80172de:	7d1b      	ldrb	r3, [r3, #20]
 80172e0:	2b00      	cmp	r3, #0
 80172e2:	d105      	bne.n	80172f0 <tcp_input+0x234>
 80172e4:	4b15      	ldr	r3, [pc, #84]	@ (801733c <tcp_input+0x280>)
 80172e6:	22fb      	movs	r2, #251	@ 0xfb
 80172e8:	4924      	ldr	r1, [pc, #144]	@ (801737c <tcp_input+0x2c0>)
 80172ea:	4816      	ldr	r0, [pc, #88]	@ (8017344 <tcp_input+0x288>)
 80172ec:	f007 fb18 	bl	801e920 <iprintf>
    LWIP_ASSERT("tcp_input: active pcb->state != TIME-WAIT", pcb->state != TIME_WAIT);
 80172f0:	69fb      	ldr	r3, [r7, #28]
 80172f2:	7d1b      	ldrb	r3, [r3, #20]
 80172f4:	2b0a      	cmp	r3, #10
 80172f6:	d105      	bne.n	8017304 <tcp_input+0x248>
 80172f8:	4b10      	ldr	r3, [pc, #64]	@ (801733c <tcp_input+0x280>)
 80172fa:	22fc      	movs	r2, #252	@ 0xfc
 80172fc:	4920      	ldr	r1, [pc, #128]	@ (8017380 <tcp_input+0x2c4>)
 80172fe:	4811      	ldr	r0, [pc, #68]	@ (8017344 <tcp_input+0x288>)
 8017300:	f007 fb0e 	bl	801e920 <iprintf>
    LWIP_ASSERT("tcp_input: active pcb->state != LISTEN", pcb->state != LISTEN);
 8017304:	69fb      	ldr	r3, [r7, #28]
 8017306:	7d1b      	ldrb	r3, [r3, #20]
 8017308:	2b01      	cmp	r3, #1
 801730a:	d105      	bne.n	8017318 <tcp_input+0x25c>
 801730c:	4b0b      	ldr	r3, [pc, #44]	@ (801733c <tcp_input+0x280>)
 801730e:	22fd      	movs	r2, #253	@ 0xfd
 8017310:	491c      	ldr	r1, [pc, #112]	@ (8017384 <tcp_input+0x2c8>)
 8017312:	480c      	ldr	r0, [pc, #48]	@ (8017344 <tcp_input+0x288>)
 8017314:	f007 fb04 	bl	801e920 <iprintf>

    /* check if PCB is bound to specific netif */
    if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 8017318:	69fb      	ldr	r3, [r7, #28]
 801731a:	7a1b      	ldrb	r3, [r3, #8]
 801731c:	2b00      	cmp	r3, #0
 801731e:	d033      	beq.n	8017388 <tcp_input+0x2cc>
        (pcb->netif_idx != netif_get_index(ip_data.current_input_netif))) {
 8017320:	69fb      	ldr	r3, [r7, #28]
 8017322:	7a1a      	ldrb	r2, [r3, #8]
 8017324:	4b09      	ldr	r3, [pc, #36]	@ (801734c <tcp_input+0x290>)
 8017326:	685b      	ldr	r3, [r3, #4]
 8017328:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 801732c:	3301      	adds	r3, #1
 801732e:	b2db      	uxtb	r3, r3
    if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 8017330:	429a      	cmp	r2, r3
 8017332:	d029      	beq.n	8017388 <tcp_input+0x2cc>
      prev = pcb;
 8017334:	69fb      	ldr	r3, [r7, #28]
 8017336:	61bb      	str	r3, [r7, #24]
      continue;
 8017338:	e06b      	b.n	8017412 <tcp_input+0x356>
 801733a:	bf00      	nop
 801733c:	080215e8 	.word	0x080215e8
 8017340:	0802161c 	.word	0x0802161c
 8017344:	08021634 	.word	0x08021634
 8017348:	240087bc 	.word	0x240087bc
 801734c:	24005394 	.word	0x24005394
 8017350:	240087c0 	.word	0x240087c0
 8017354:	240087c4 	.word	0x240087c4
 8017358:	240087c2 	.word	0x240087c2
 801735c:	0802165c 	.word	0x0802165c
 8017360:	0802166c 	.word	0x0802166c
 8017364:	08021678 	.word	0x08021678
 8017368:	240087cc 	.word	0x240087cc
 801736c:	240087d0 	.word	0x240087d0
 8017370:	240087d8 	.word	0x240087d8
 8017374:	240087d6 	.word	0x240087d6
 8017378:	240087a0 	.word	0x240087a0
 801737c:	08021698 	.word	0x08021698
 8017380:	080216c0 	.word	0x080216c0
 8017384:	080216ec 	.word	0x080216ec
    }

    if (pcb->remote_port == tcphdr->src &&
 8017388:	69fb      	ldr	r3, [r7, #28]
 801738a:	8b1a      	ldrh	r2, [r3, #24]
 801738c:	4b72      	ldr	r3, [pc, #456]	@ (8017558 <tcp_input+0x49c>)
 801738e:	681b      	ldr	r3, [r3, #0]
 8017390:	881b      	ldrh	r3, [r3, #0]
 8017392:	b29b      	uxth	r3, r3
 8017394:	429a      	cmp	r2, r3
 8017396:	d13a      	bne.n	801740e <tcp_input+0x352>
        pcb->local_port == tcphdr->dest &&
 8017398:	69fb      	ldr	r3, [r7, #28]
 801739a:	8ada      	ldrh	r2, [r3, #22]
 801739c:	4b6e      	ldr	r3, [pc, #440]	@ (8017558 <tcp_input+0x49c>)
 801739e:	681b      	ldr	r3, [r3, #0]
 80173a0:	885b      	ldrh	r3, [r3, #2]
 80173a2:	b29b      	uxth	r3, r3
    if (pcb->remote_port == tcphdr->src &&
 80173a4:	429a      	cmp	r2, r3
 80173a6:	d132      	bne.n	801740e <tcp_input+0x352>
        ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()) &&
 80173a8:	69fb      	ldr	r3, [r7, #28]
 80173aa:	685a      	ldr	r2, [r3, #4]
 80173ac:	4b6b      	ldr	r3, [pc, #428]	@ (801755c <tcp_input+0x4a0>)
 80173ae:	691b      	ldr	r3, [r3, #16]
        pcb->local_port == tcphdr->dest &&
 80173b0:	429a      	cmp	r2, r3
 80173b2:	d12c      	bne.n	801740e <tcp_input+0x352>
        ip_addr_cmp(&pcb->local_ip, ip_current_dest_addr())) {
 80173b4:	69fb      	ldr	r3, [r7, #28]
 80173b6:	681a      	ldr	r2, [r3, #0]
 80173b8:	4b68      	ldr	r3, [pc, #416]	@ (801755c <tcp_input+0x4a0>)
 80173ba:	695b      	ldr	r3, [r3, #20]
        ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()) &&
 80173bc:	429a      	cmp	r2, r3
 80173be:	d126      	bne.n	801740e <tcp_input+0x352>
      /* Move this PCB to the front of the list so that subsequent
         lookups will be faster (we exploit locality in TCP segment
         arrivals). */
      LWIP_ASSERT("tcp_input: pcb->next != pcb (before cache)", pcb->next != pcb);
 80173c0:	69fb      	ldr	r3, [r7, #28]
 80173c2:	68db      	ldr	r3, [r3, #12]
 80173c4:	69fa      	ldr	r2, [r7, #28]
 80173c6:	429a      	cmp	r2, r3
 80173c8:	d106      	bne.n	80173d8 <tcp_input+0x31c>
 80173ca:	4b65      	ldr	r3, [pc, #404]	@ (8017560 <tcp_input+0x4a4>)
 80173cc:	f240 120d 	movw	r2, #269	@ 0x10d
 80173d0:	4964      	ldr	r1, [pc, #400]	@ (8017564 <tcp_input+0x4a8>)
 80173d2:	4865      	ldr	r0, [pc, #404]	@ (8017568 <tcp_input+0x4ac>)
 80173d4:	f007 faa4 	bl	801e920 <iprintf>
      if (prev != NULL) {
 80173d8:	69bb      	ldr	r3, [r7, #24]
 80173da:	2b00      	cmp	r3, #0
 80173dc:	d00a      	beq.n	80173f4 <tcp_input+0x338>
        prev->next = pcb->next;
 80173de:	69fb      	ldr	r3, [r7, #28]
 80173e0:	68da      	ldr	r2, [r3, #12]
 80173e2:	69bb      	ldr	r3, [r7, #24]
 80173e4:	60da      	str	r2, [r3, #12]
        pcb->next = tcp_active_pcbs;
 80173e6:	4b61      	ldr	r3, [pc, #388]	@ (801756c <tcp_input+0x4b0>)
 80173e8:	681a      	ldr	r2, [r3, #0]
 80173ea:	69fb      	ldr	r3, [r7, #28]
 80173ec:	60da      	str	r2, [r3, #12]
        tcp_active_pcbs = pcb;
 80173ee:	4a5f      	ldr	r2, [pc, #380]	@ (801756c <tcp_input+0x4b0>)
 80173f0:	69fb      	ldr	r3, [r7, #28]
 80173f2:	6013      	str	r3, [r2, #0]
      } else {
        TCP_STATS_INC(tcp.cachehit);
      }
      LWIP_ASSERT("tcp_input: pcb->next != pcb (after cache)", pcb->next != pcb);
 80173f4:	69fb      	ldr	r3, [r7, #28]
 80173f6:	68db      	ldr	r3, [r3, #12]
 80173f8:	69fa      	ldr	r2, [r7, #28]
 80173fa:	429a      	cmp	r2, r3
 80173fc:	d111      	bne.n	8017422 <tcp_input+0x366>
 80173fe:	4b58      	ldr	r3, [pc, #352]	@ (8017560 <tcp_input+0x4a4>)
 8017400:	f240 1215 	movw	r2, #277	@ 0x115
 8017404:	495a      	ldr	r1, [pc, #360]	@ (8017570 <tcp_input+0x4b4>)
 8017406:	4858      	ldr	r0, [pc, #352]	@ (8017568 <tcp_input+0x4ac>)
 8017408:	f007 fa8a 	bl	801e920 <iprintf>
      break;
 801740c:	e009      	b.n	8017422 <tcp_input+0x366>
    }
    prev = pcb;
 801740e:	69fb      	ldr	r3, [r7, #28]
 8017410:	61bb      	str	r3, [r7, #24]
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 8017412:	69fb      	ldr	r3, [r7, #28]
 8017414:	68db      	ldr	r3, [r3, #12]
 8017416:	61fb      	str	r3, [r7, #28]
 8017418:	69fb      	ldr	r3, [r7, #28]
 801741a:	2b00      	cmp	r3, #0
 801741c:	f47f af5e 	bne.w	80172dc <tcp_input+0x220>
 8017420:	e000      	b.n	8017424 <tcp_input+0x368>
      break;
 8017422:	bf00      	nop
  }

  if (pcb == NULL) {
 8017424:	69fb      	ldr	r3, [r7, #28]
 8017426:	2b00      	cmp	r3, #0
 8017428:	f040 80aa 	bne.w	8017580 <tcp_input+0x4c4>
    /* If it did not go to an active connection, we check the connections
       in the TIME-WAIT state. */
    for (pcb = tcp_tw_pcbs; pcb != NULL; pcb = pcb->next) {
 801742c:	4b51      	ldr	r3, [pc, #324]	@ (8017574 <tcp_input+0x4b8>)
 801742e:	681b      	ldr	r3, [r3, #0]
 8017430:	61fb      	str	r3, [r7, #28]
 8017432:	e03f      	b.n	80174b4 <tcp_input+0x3f8>
      LWIP_ASSERT("tcp_input: TIME-WAIT pcb->state == TIME-WAIT", pcb->state == TIME_WAIT);
 8017434:	69fb      	ldr	r3, [r7, #28]
 8017436:	7d1b      	ldrb	r3, [r3, #20]
 8017438:	2b0a      	cmp	r3, #10
 801743a:	d006      	beq.n	801744a <tcp_input+0x38e>
 801743c:	4b48      	ldr	r3, [pc, #288]	@ (8017560 <tcp_input+0x4a4>)
 801743e:	f240 121f 	movw	r2, #287	@ 0x11f
 8017442:	494d      	ldr	r1, [pc, #308]	@ (8017578 <tcp_input+0x4bc>)
 8017444:	4848      	ldr	r0, [pc, #288]	@ (8017568 <tcp_input+0x4ac>)
 8017446:	f007 fa6b 	bl	801e920 <iprintf>

      /* check if PCB is bound to specific netif */
      if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 801744a:	69fb      	ldr	r3, [r7, #28]
 801744c:	7a1b      	ldrb	r3, [r3, #8]
 801744e:	2b00      	cmp	r3, #0
 8017450:	d009      	beq.n	8017466 <tcp_input+0x3aa>
          (pcb->netif_idx != netif_get_index(ip_data.current_input_netif))) {
 8017452:	69fb      	ldr	r3, [r7, #28]
 8017454:	7a1a      	ldrb	r2, [r3, #8]
 8017456:	4b41      	ldr	r3, [pc, #260]	@ (801755c <tcp_input+0x4a0>)
 8017458:	685b      	ldr	r3, [r3, #4]
 801745a:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 801745e:	3301      	adds	r3, #1
 8017460:	b2db      	uxtb	r3, r3
      if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 8017462:	429a      	cmp	r2, r3
 8017464:	d122      	bne.n	80174ac <tcp_input+0x3f0>
        continue;
      }

      if (pcb->remote_port == tcphdr->src &&
 8017466:	69fb      	ldr	r3, [r7, #28]
 8017468:	8b1a      	ldrh	r2, [r3, #24]
 801746a:	4b3b      	ldr	r3, [pc, #236]	@ (8017558 <tcp_input+0x49c>)
 801746c:	681b      	ldr	r3, [r3, #0]
 801746e:	881b      	ldrh	r3, [r3, #0]
 8017470:	b29b      	uxth	r3, r3
 8017472:	429a      	cmp	r2, r3
 8017474:	d11b      	bne.n	80174ae <tcp_input+0x3f2>
          pcb->local_port == tcphdr->dest &&
 8017476:	69fb      	ldr	r3, [r7, #28]
 8017478:	8ada      	ldrh	r2, [r3, #22]
 801747a:	4b37      	ldr	r3, [pc, #220]	@ (8017558 <tcp_input+0x49c>)
 801747c:	681b      	ldr	r3, [r3, #0]
 801747e:	885b      	ldrh	r3, [r3, #2]
 8017480:	b29b      	uxth	r3, r3
      if (pcb->remote_port == tcphdr->src &&
 8017482:	429a      	cmp	r2, r3
 8017484:	d113      	bne.n	80174ae <tcp_input+0x3f2>
          ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()) &&
 8017486:	69fb      	ldr	r3, [r7, #28]
 8017488:	685a      	ldr	r2, [r3, #4]
 801748a:	4b34      	ldr	r3, [pc, #208]	@ (801755c <tcp_input+0x4a0>)
 801748c:	691b      	ldr	r3, [r3, #16]
          pcb->local_port == tcphdr->dest &&
 801748e:	429a      	cmp	r2, r3
 8017490:	d10d      	bne.n	80174ae <tcp_input+0x3f2>
          ip_addr_cmp(&pcb->local_ip, ip_current_dest_addr())) {
 8017492:	69fb      	ldr	r3, [r7, #28]
 8017494:	681a      	ldr	r2, [r3, #0]
 8017496:	4b31      	ldr	r3, [pc, #196]	@ (801755c <tcp_input+0x4a0>)
 8017498:	695b      	ldr	r3, [r3, #20]
          ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()) &&
 801749a:	429a      	cmp	r2, r3
 801749c:	d107      	bne.n	80174ae <tcp_input+0x3f2>
#ifdef LWIP_HOOK_TCP_INPACKET_PCB
        if (LWIP_HOOK_TCP_INPACKET_PCB(pcb, tcphdr, tcphdr_optlen, tcphdr_opt1len,
                                       tcphdr_opt2, p) == ERR_OK)
#endif
        {
          tcp_timewait_input(pcb);
 801749e:	69f8      	ldr	r0, [r7, #28]
 80174a0:	f000 fb56 	bl	8017b50 <tcp_timewait_input>
        }
        pbuf_free(p);
 80174a4:	6878      	ldr	r0, [r7, #4]
 80174a6:	f7fd fcfd 	bl	8014ea4 <pbuf_free>
        return;
 80174aa:	e1fd      	b.n	80178a8 <tcp_input+0x7ec>
        continue;
 80174ac:	bf00      	nop
    for (pcb = tcp_tw_pcbs; pcb != NULL; pcb = pcb->next) {
 80174ae:	69fb      	ldr	r3, [r7, #28]
 80174b0:	68db      	ldr	r3, [r3, #12]
 80174b2:	61fb      	str	r3, [r7, #28]
 80174b4:	69fb      	ldr	r3, [r7, #28]
 80174b6:	2b00      	cmp	r3, #0
 80174b8:	d1bc      	bne.n	8017434 <tcp_input+0x378>
      }
    }

    /* Finally, if we still did not get a match, we check all PCBs that
       are LISTENing for incoming connections. */
    prev = NULL;
 80174ba:	2300      	movs	r3, #0
 80174bc:	61bb      	str	r3, [r7, #24]
    for (lpcb = tcp_listen_pcbs.listen_pcbs; lpcb != NULL; lpcb = lpcb->next) {
 80174be:	4b2f      	ldr	r3, [pc, #188]	@ (801757c <tcp_input+0x4c0>)
 80174c0:	681b      	ldr	r3, [r3, #0]
 80174c2:	617b      	str	r3, [r7, #20]
 80174c4:	e02a      	b.n	801751c <tcp_input+0x460>
      /* check if PCB is bound to specific netif */
      if ((lpcb->netif_idx != NETIF_NO_INDEX) &&
 80174c6:	697b      	ldr	r3, [r7, #20]
 80174c8:	7a1b      	ldrb	r3, [r3, #8]
 80174ca:	2b00      	cmp	r3, #0
 80174cc:	d00c      	beq.n	80174e8 <tcp_input+0x42c>
          (lpcb->netif_idx != netif_get_index(ip_data.current_input_netif))) {
 80174ce:	697b      	ldr	r3, [r7, #20]
 80174d0:	7a1a      	ldrb	r2, [r3, #8]
 80174d2:	4b22      	ldr	r3, [pc, #136]	@ (801755c <tcp_input+0x4a0>)
 80174d4:	685b      	ldr	r3, [r3, #4]
 80174d6:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 80174da:	3301      	adds	r3, #1
 80174dc:	b2db      	uxtb	r3, r3
      if ((lpcb->netif_idx != NETIF_NO_INDEX) &&
 80174de:	429a      	cmp	r2, r3
 80174e0:	d002      	beq.n	80174e8 <tcp_input+0x42c>
        prev = (struct tcp_pcb *)lpcb;
 80174e2:	697b      	ldr	r3, [r7, #20]
 80174e4:	61bb      	str	r3, [r7, #24]
        continue;
 80174e6:	e016      	b.n	8017516 <tcp_input+0x45a>
      }

      if (lpcb->local_port == tcphdr->dest) {
 80174e8:	697b      	ldr	r3, [r7, #20]
 80174ea:	8ada      	ldrh	r2, [r3, #22]
 80174ec:	4b1a      	ldr	r3, [pc, #104]	@ (8017558 <tcp_input+0x49c>)
 80174ee:	681b      	ldr	r3, [r3, #0]
 80174f0:	885b      	ldrh	r3, [r3, #2]
 80174f2:	b29b      	uxth	r3, r3
 80174f4:	429a      	cmp	r2, r3
 80174f6:	d10c      	bne.n	8017512 <tcp_input+0x456>
          lpcb_prev = prev;
#else /* SO_REUSE */
          break;
#endif /* SO_REUSE */
        } else if (IP_ADDR_PCB_VERSION_MATCH_EXACT(lpcb, ip_current_dest_addr())) {
          if (ip_addr_cmp(&lpcb->local_ip, ip_current_dest_addr())) {
 80174f8:	697b      	ldr	r3, [r7, #20]
 80174fa:	681a      	ldr	r2, [r3, #0]
 80174fc:	4b17      	ldr	r3, [pc, #92]	@ (801755c <tcp_input+0x4a0>)
 80174fe:	695b      	ldr	r3, [r3, #20]
 8017500:	429a      	cmp	r2, r3
 8017502:	d00f      	beq.n	8017524 <tcp_input+0x468>
            /* found an exact match */
            break;
          } else if (ip_addr_isany(&lpcb->local_ip)) {
 8017504:	697b      	ldr	r3, [r7, #20]
 8017506:	2b00      	cmp	r3, #0
 8017508:	d00d      	beq.n	8017526 <tcp_input+0x46a>
 801750a:	697b      	ldr	r3, [r7, #20]
 801750c:	681b      	ldr	r3, [r3, #0]
 801750e:	2b00      	cmp	r3, #0
 8017510:	d009      	beq.n	8017526 <tcp_input+0x46a>
            break;
#endif /* SO_REUSE */
          }
        }
      }
      prev = (struct tcp_pcb *)lpcb;
 8017512:	697b      	ldr	r3, [r7, #20]
 8017514:	61bb      	str	r3, [r7, #24]
    for (lpcb = tcp_listen_pcbs.listen_pcbs; lpcb != NULL; lpcb = lpcb->next) {
 8017516:	697b      	ldr	r3, [r7, #20]
 8017518:	68db      	ldr	r3, [r3, #12]
 801751a:	617b      	str	r3, [r7, #20]
 801751c:	697b      	ldr	r3, [r7, #20]
 801751e:	2b00      	cmp	r3, #0
 8017520:	d1d1      	bne.n	80174c6 <tcp_input+0x40a>
 8017522:	e000      	b.n	8017526 <tcp_input+0x46a>
            break;
 8017524:	bf00      	nop
      /* only pass to ANY if no specific local IP has been found */
      lpcb = lpcb_any;
      prev = lpcb_prev;
    }
#endif /* SO_REUSE */
    if (lpcb != NULL) {
 8017526:	697b      	ldr	r3, [r7, #20]
 8017528:	2b00      	cmp	r3, #0
 801752a:	d029      	beq.n	8017580 <tcp_input+0x4c4>
      /* Move this PCB to the front of the list so that subsequent
         lookups will be faster (we exploit locality in TCP segment
         arrivals). */
      if (prev != NULL) {
 801752c:	69bb      	ldr	r3, [r7, #24]
 801752e:	2b00      	cmp	r3, #0
 8017530:	d00a      	beq.n	8017548 <tcp_input+0x48c>
        ((struct tcp_pcb_listen *)prev)->next = lpcb->next;
 8017532:	697b      	ldr	r3, [r7, #20]
 8017534:	68da      	ldr	r2, [r3, #12]
 8017536:	69bb      	ldr	r3, [r7, #24]
 8017538:	60da      	str	r2, [r3, #12]
        /* our successor is the remainder of the listening list */
        lpcb->next = tcp_listen_pcbs.listen_pcbs;
 801753a:	4b10      	ldr	r3, [pc, #64]	@ (801757c <tcp_input+0x4c0>)
 801753c:	681a      	ldr	r2, [r3, #0]
 801753e:	697b      	ldr	r3, [r7, #20]
 8017540:	60da      	str	r2, [r3, #12]
        /* put this listening pcb at the head of the listening list */
        tcp_listen_pcbs.listen_pcbs = lpcb;
 8017542:	4a0e      	ldr	r2, [pc, #56]	@ (801757c <tcp_input+0x4c0>)
 8017544:	697b      	ldr	r3, [r7, #20]
 8017546:	6013      	str	r3, [r2, #0]
#ifdef LWIP_HOOK_TCP_INPACKET_PCB
      if (LWIP_HOOK_TCP_INPACKET_PCB((struct tcp_pcb *)lpcb, tcphdr, tcphdr_optlen,
                                     tcphdr_opt1len, tcphdr_opt2, p) == ERR_OK)
#endif
      {
        tcp_listen_input(lpcb);
 8017548:	6978      	ldr	r0, [r7, #20]
 801754a:	f000 fa03 	bl	8017954 <tcp_listen_input>
      }
      pbuf_free(p);
 801754e:	6878      	ldr	r0, [r7, #4]
 8017550:	f7fd fca8 	bl	8014ea4 <pbuf_free>
      return;
 8017554:	e1a8      	b.n	80178a8 <tcp_input+0x7ec>
 8017556:	bf00      	nop
 8017558:	240087bc 	.word	0x240087bc
 801755c:	24005394 	.word	0x24005394
 8017560:	080215e8 	.word	0x080215e8
 8017564:	08021714 	.word	0x08021714
 8017568:	08021634 	.word	0x08021634
 801756c:	240087a0 	.word	0x240087a0
 8017570:	08021740 	.word	0x08021740
 8017574:	240087a4 	.word	0x240087a4
 8017578:	0802176c 	.word	0x0802176c
 801757c:	2400879c 	.word	0x2400879c
      tcphdr_opt1len, tcphdr_opt2, p) != ERR_OK) {
    pbuf_free(p);
    return;
  }
#endif
  if (pcb != NULL) {
 8017580:	69fb      	ldr	r3, [r7, #28]
 8017582:	2b00      	cmp	r3, #0
 8017584:	f000 8158 	beq.w	8017838 <tcp_input+0x77c>
#if TCP_INPUT_DEBUG
    tcp_debug_print_state(pcb->state);
#endif /* TCP_INPUT_DEBUG */

    /* Set up a tcp_seg structure. */
    inseg.next = NULL;
 8017588:	4b95      	ldr	r3, [pc, #596]	@ (80177e0 <tcp_input+0x724>)
 801758a:	2200      	movs	r2, #0
 801758c:	601a      	str	r2, [r3, #0]
    inseg.len = p->tot_len;
 801758e:	687b      	ldr	r3, [r7, #4]
 8017590:	891a      	ldrh	r2, [r3, #8]
 8017592:	4b93      	ldr	r3, [pc, #588]	@ (80177e0 <tcp_input+0x724>)
 8017594:	811a      	strh	r2, [r3, #8]
    inseg.p = p;
 8017596:	4a92      	ldr	r2, [pc, #584]	@ (80177e0 <tcp_input+0x724>)
 8017598:	687b      	ldr	r3, [r7, #4]
 801759a:	6053      	str	r3, [r2, #4]
    inseg.tcphdr = tcphdr;
 801759c:	4b91      	ldr	r3, [pc, #580]	@ (80177e4 <tcp_input+0x728>)
 801759e:	681b      	ldr	r3, [r3, #0]
 80175a0:	4a8f      	ldr	r2, [pc, #572]	@ (80177e0 <tcp_input+0x724>)
 80175a2:	60d3      	str	r3, [r2, #12]

    recv_data = NULL;
 80175a4:	4b90      	ldr	r3, [pc, #576]	@ (80177e8 <tcp_input+0x72c>)
 80175a6:	2200      	movs	r2, #0
 80175a8:	601a      	str	r2, [r3, #0]
    recv_flags = 0;
 80175aa:	4b90      	ldr	r3, [pc, #576]	@ (80177ec <tcp_input+0x730>)
 80175ac:	2200      	movs	r2, #0
 80175ae:	701a      	strb	r2, [r3, #0]
    recv_acked = 0;
 80175b0:	4b8f      	ldr	r3, [pc, #572]	@ (80177f0 <tcp_input+0x734>)
 80175b2:	2200      	movs	r2, #0
 80175b4:	801a      	strh	r2, [r3, #0]

    if (flags & TCP_PSH) {
 80175b6:	4b8f      	ldr	r3, [pc, #572]	@ (80177f4 <tcp_input+0x738>)
 80175b8:	781b      	ldrb	r3, [r3, #0]
 80175ba:	f003 0308 	and.w	r3, r3, #8
 80175be:	2b00      	cmp	r3, #0
 80175c0:	d006      	beq.n	80175d0 <tcp_input+0x514>
      p->flags |= PBUF_FLAG_PUSH;
 80175c2:	687b      	ldr	r3, [r7, #4]
 80175c4:	7b5b      	ldrb	r3, [r3, #13]
 80175c6:	f043 0301 	orr.w	r3, r3, #1
 80175ca:	b2da      	uxtb	r2, r3
 80175cc:	687b      	ldr	r3, [r7, #4]
 80175ce:	735a      	strb	r2, [r3, #13]
    }

    /* If there is data which was previously "refused" by upper layer */
    if (pcb->refused_data != NULL) {
 80175d0:	69fb      	ldr	r3, [r7, #28]
 80175d2:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80175d4:	2b00      	cmp	r3, #0
 80175d6:	d017      	beq.n	8017608 <tcp_input+0x54c>
      if ((tcp_process_refused_data(pcb) == ERR_ABRT) ||
 80175d8:	69f8      	ldr	r0, [r7, #28]
 80175da:	f7ff f859 	bl	8016690 <tcp_process_refused_data>
 80175de:	4603      	mov	r3, r0
 80175e0:	f113 0f0d 	cmn.w	r3, #13
 80175e4:	d007      	beq.n	80175f6 <tcp_input+0x53a>
          ((pcb->refused_data != NULL) && (tcplen > 0))) {
 80175e6:	69fb      	ldr	r3, [r7, #28]
 80175e8:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
      if ((tcp_process_refused_data(pcb) == ERR_ABRT) ||
 80175ea:	2b00      	cmp	r3, #0
 80175ec:	d00c      	beq.n	8017608 <tcp_input+0x54c>
          ((pcb->refused_data != NULL) && (tcplen > 0))) {
 80175ee:	4b82      	ldr	r3, [pc, #520]	@ (80177f8 <tcp_input+0x73c>)
 80175f0:	881b      	ldrh	r3, [r3, #0]
 80175f2:	2b00      	cmp	r3, #0
 80175f4:	d008      	beq.n	8017608 <tcp_input+0x54c>
        /* pcb has been aborted or refused data is still refused and the new
           segment contains data */
        if (pcb->rcv_ann_wnd == 0) {
 80175f6:	69fb      	ldr	r3, [r7, #28]
 80175f8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80175fa:	2b00      	cmp	r3, #0
 80175fc:	f040 80e4 	bne.w	80177c8 <tcp_input+0x70c>
          /* this is a zero-window probe, we respond to it with current RCV.NXT
          and drop the data segment */
          tcp_send_empty_ack(pcb);
 8017600:	69f8      	ldr	r0, [r7, #28]
 8017602:	f003 fe01 	bl	801b208 <tcp_send_empty_ack>
        }
        TCP_STATS_INC(tcp.drop);
        MIB2_STATS_INC(mib2.tcpinerrs);
        goto aborted;
 8017606:	e0df      	b.n	80177c8 <tcp_input+0x70c>
      }
    }
    tcp_input_pcb = pcb;
 8017608:	4a7c      	ldr	r2, [pc, #496]	@ (80177fc <tcp_input+0x740>)
 801760a:	69fb      	ldr	r3, [r7, #28]
 801760c:	6013      	str	r3, [r2, #0]
    err = tcp_process(pcb);
 801760e:	69f8      	ldr	r0, [r7, #28]
 8017610:	f000 fb18 	bl	8017c44 <tcp_process>
 8017614:	4603      	mov	r3, r0
 8017616:	74fb      	strb	r3, [r7, #19]
    /* A return value of ERR_ABRT means that tcp_abort() was called
       and that the pcb has been freed. If so, we don't do anything. */
    if (err != ERR_ABRT) {
 8017618:	f997 3013 	ldrsb.w	r3, [r7, #19]
 801761c:	f113 0f0d 	cmn.w	r3, #13
 8017620:	f000 80d4 	beq.w	80177cc <tcp_input+0x710>
      if (recv_flags & TF_RESET) {
 8017624:	4b71      	ldr	r3, [pc, #452]	@ (80177ec <tcp_input+0x730>)
 8017626:	781b      	ldrb	r3, [r3, #0]
 8017628:	f003 0308 	and.w	r3, r3, #8
 801762c:	2b00      	cmp	r3, #0
 801762e:	d015      	beq.n	801765c <tcp_input+0x5a0>
        /* TF_RESET means that the connection was reset by the other
           end. We then call the error callback to inform the
           application that the connection is dead before we
           deallocate the PCB. */
        TCP_EVENT_ERR(pcb->state, pcb->errf, pcb->callback_arg, ERR_RST);
 8017630:	69fb      	ldr	r3, [r7, #28]
 8017632:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8017636:	2b00      	cmp	r3, #0
 8017638:	d008      	beq.n	801764c <tcp_input+0x590>
 801763a:	69fb      	ldr	r3, [r7, #28]
 801763c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8017640:	69fa      	ldr	r2, [r7, #28]
 8017642:	6912      	ldr	r2, [r2, #16]
 8017644:	f06f 010d 	mvn.w	r1, #13
 8017648:	4610      	mov	r0, r2
 801764a:	4798      	blx	r3
        tcp_pcb_remove(&tcp_active_pcbs, pcb);
 801764c:	69f9      	ldr	r1, [r7, #28]
 801764e:	486c      	ldr	r0, [pc, #432]	@ (8017800 <tcp_input+0x744>)
 8017650:	f7ff fbbc 	bl	8016dcc <tcp_pcb_remove>
        tcp_free(pcb);
 8017654:	69f8      	ldr	r0, [r7, #28]
 8017656:	f7fd fed1 	bl	80153fc <tcp_free>
 801765a:	e0da      	b.n	8017812 <tcp_input+0x756>
      } else {
        err = ERR_OK;
 801765c:	2300      	movs	r3, #0
 801765e:	74fb      	strb	r3, [r7, #19]
        /* If the application has registered a "sent" function to be
           called when new send buffer space is available, we call it
           now. */
        if (recv_acked > 0) {
 8017660:	4b63      	ldr	r3, [pc, #396]	@ (80177f0 <tcp_input+0x734>)
 8017662:	881b      	ldrh	r3, [r3, #0]
 8017664:	2b00      	cmp	r3, #0
 8017666:	d01d      	beq.n	80176a4 <tcp_input+0x5e8>
          while (acked > 0) {
            acked16 = (u16_t)LWIP_MIN(acked, 0xffffu);
            acked -= acked16;
#else
          {
            acked16 = recv_acked;
 8017668:	4b61      	ldr	r3, [pc, #388]	@ (80177f0 <tcp_input+0x734>)
 801766a:	881b      	ldrh	r3, [r3, #0]
 801766c:	81fb      	strh	r3, [r7, #14]
#endif
            TCP_EVENT_SENT(pcb, (u16_t)acked16, err);
 801766e:	69fb      	ldr	r3, [r7, #28]
 8017670:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8017674:	2b00      	cmp	r3, #0
 8017676:	d00a      	beq.n	801768e <tcp_input+0x5d2>
 8017678:	69fb      	ldr	r3, [r7, #28]
 801767a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 801767e:	69fa      	ldr	r2, [r7, #28]
 8017680:	6910      	ldr	r0, [r2, #16]
 8017682:	89fa      	ldrh	r2, [r7, #14]
 8017684:	69f9      	ldr	r1, [r7, #28]
 8017686:	4798      	blx	r3
 8017688:	4603      	mov	r3, r0
 801768a:	74fb      	strb	r3, [r7, #19]
 801768c:	e001      	b.n	8017692 <tcp_input+0x5d6>
 801768e:	2300      	movs	r3, #0
 8017690:	74fb      	strb	r3, [r7, #19]
            if (err == ERR_ABRT) {
 8017692:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8017696:	f113 0f0d 	cmn.w	r3, #13
 801769a:	f000 8099 	beq.w	80177d0 <tcp_input+0x714>
              goto aborted;
            }
          }
          recv_acked = 0;
 801769e:	4b54      	ldr	r3, [pc, #336]	@ (80177f0 <tcp_input+0x734>)
 80176a0:	2200      	movs	r2, #0
 80176a2:	801a      	strh	r2, [r3, #0]
        }
        if (tcp_input_delayed_close(pcb)) {
 80176a4:	69f8      	ldr	r0, [r7, #28]
 80176a6:	f000 f915 	bl	80178d4 <tcp_input_delayed_close>
 80176aa:	4603      	mov	r3, r0
 80176ac:	2b00      	cmp	r3, #0
 80176ae:	f040 8091 	bne.w	80177d4 <tcp_input+0x718>
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
        while (recv_data != NULL) {
          struct pbuf *rest = NULL;
          pbuf_split_64k(recv_data, &rest);
#else /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
        if (recv_data != NULL) {
 80176b2:	4b4d      	ldr	r3, [pc, #308]	@ (80177e8 <tcp_input+0x72c>)
 80176b4:	681b      	ldr	r3, [r3, #0]
 80176b6:	2b00      	cmp	r3, #0
 80176b8:	d041      	beq.n	801773e <tcp_input+0x682>
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */

          LWIP_ASSERT("pcb->refused_data == NULL", pcb->refused_data == NULL);
 80176ba:	69fb      	ldr	r3, [r7, #28]
 80176bc:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80176be:	2b00      	cmp	r3, #0
 80176c0:	d006      	beq.n	80176d0 <tcp_input+0x614>
 80176c2:	4b50      	ldr	r3, [pc, #320]	@ (8017804 <tcp_input+0x748>)
 80176c4:	f44f 72f3 	mov.w	r2, #486	@ 0x1e6
 80176c8:	494f      	ldr	r1, [pc, #316]	@ (8017808 <tcp_input+0x74c>)
 80176ca:	4850      	ldr	r0, [pc, #320]	@ (801780c <tcp_input+0x750>)
 80176cc:	f007 f928 	bl	801e920 <iprintf>
          if (pcb->flags & TF_RXCLOSED) {
 80176d0:	69fb      	ldr	r3, [r7, #28]
 80176d2:	8b5b      	ldrh	r3, [r3, #26]
 80176d4:	f003 0310 	and.w	r3, r3, #16
 80176d8:	2b00      	cmp	r3, #0
 80176da:	d008      	beq.n	80176ee <tcp_input+0x632>
            /* received data although already closed -> abort (send RST) to
               notify the remote host that not all data has been processed */
            pbuf_free(recv_data);
 80176dc:	4b42      	ldr	r3, [pc, #264]	@ (80177e8 <tcp_input+0x72c>)
 80176de:	681b      	ldr	r3, [r3, #0]
 80176e0:	4618      	mov	r0, r3
 80176e2:	f7fd fbdf 	bl	8014ea4 <pbuf_free>
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
            if (rest != NULL) {
              pbuf_free(rest);
            }
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
            tcp_abort(pcb);
 80176e6:	69f8      	ldr	r0, [r7, #28]
 80176e8:	f7fe f9cc 	bl	8015a84 <tcp_abort>
            goto aborted;
 80176ec:	e091      	b.n	8017812 <tcp_input+0x756>
          }

          /* Notify application that data has been received. */
          TCP_EVENT_RECV(pcb, recv_data, ERR_OK, err);
 80176ee:	69fb      	ldr	r3, [r7, #28]
 80176f0:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80176f4:	2b00      	cmp	r3, #0
 80176f6:	d00c      	beq.n	8017712 <tcp_input+0x656>
 80176f8:	69fb      	ldr	r3, [r7, #28]
 80176fa:	f8d3 4084 	ldr.w	r4, [r3, #132]	@ 0x84
 80176fe:	69fb      	ldr	r3, [r7, #28]
 8017700:	6918      	ldr	r0, [r3, #16]
 8017702:	4b39      	ldr	r3, [pc, #228]	@ (80177e8 <tcp_input+0x72c>)
 8017704:	681a      	ldr	r2, [r3, #0]
 8017706:	2300      	movs	r3, #0
 8017708:	69f9      	ldr	r1, [r7, #28]
 801770a:	47a0      	blx	r4
 801770c:	4603      	mov	r3, r0
 801770e:	74fb      	strb	r3, [r7, #19]
 8017710:	e008      	b.n	8017724 <tcp_input+0x668>
 8017712:	4b35      	ldr	r3, [pc, #212]	@ (80177e8 <tcp_input+0x72c>)
 8017714:	681a      	ldr	r2, [r3, #0]
 8017716:	2300      	movs	r3, #0
 8017718:	69f9      	ldr	r1, [r7, #28]
 801771a:	2000      	movs	r0, #0
 801771c:	f7ff f890 	bl	8016840 <tcp_recv_null>
 8017720:	4603      	mov	r3, r0
 8017722:	74fb      	strb	r3, [r7, #19]
          if (err == ERR_ABRT) {
 8017724:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8017728:	f113 0f0d 	cmn.w	r3, #13
 801772c:	d054      	beq.n	80177d8 <tcp_input+0x71c>
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
            goto aborted;
          }

          /* If the upper layer can't receive this data, store it */
          if (err != ERR_OK) {
 801772e:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8017732:	2b00      	cmp	r3, #0
 8017734:	d003      	beq.n	801773e <tcp_input+0x682>
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
            if (rest != NULL) {
              pbuf_cat(recv_data, rest);
            }
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
            pcb->refused_data = recv_data;
 8017736:	4b2c      	ldr	r3, [pc, #176]	@ (80177e8 <tcp_input+0x72c>)
 8017738:	681a      	ldr	r2, [r3, #0]
 801773a:	69fb      	ldr	r3, [r7, #28]
 801773c:	679a      	str	r2, [r3, #120]	@ 0x78
          }
        }

        /* If a FIN segment was received, we call the callback
           function with a NULL buffer to indicate EOF. */
        if (recv_flags & TF_GOT_FIN) {
 801773e:	4b2b      	ldr	r3, [pc, #172]	@ (80177ec <tcp_input+0x730>)
 8017740:	781b      	ldrb	r3, [r3, #0]
 8017742:	f003 0320 	and.w	r3, r3, #32
 8017746:	2b00      	cmp	r3, #0
 8017748:	d031      	beq.n	80177ae <tcp_input+0x6f2>
          if (pcb->refused_data != NULL) {
 801774a:	69fb      	ldr	r3, [r7, #28]
 801774c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 801774e:	2b00      	cmp	r3, #0
 8017750:	d009      	beq.n	8017766 <tcp_input+0x6aa>
            /* Delay this if we have refused data. */
            pcb->refused_data->flags |= PBUF_FLAG_TCP_FIN;
 8017752:	69fb      	ldr	r3, [r7, #28]
 8017754:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8017756:	7b5a      	ldrb	r2, [r3, #13]
 8017758:	69fb      	ldr	r3, [r7, #28]
 801775a:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 801775c:	f042 0220 	orr.w	r2, r2, #32
 8017760:	b2d2      	uxtb	r2, r2
 8017762:	735a      	strb	r2, [r3, #13]
 8017764:	e023      	b.n	80177ae <tcp_input+0x6f2>
          } else {
            /* correct rcv_wnd as the application won't call tcp_recved()
               for the FIN's seqno */
            if (pcb->rcv_wnd != TCP_WND_MAX(pcb)) {
 8017766:	69fb      	ldr	r3, [r7, #28]
 8017768:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 801776a:	f241 62d0 	movw	r2, #5840	@ 0x16d0
 801776e:	4293      	cmp	r3, r2
 8017770:	d005      	beq.n	801777e <tcp_input+0x6c2>
              pcb->rcv_wnd++;
 8017772:	69fb      	ldr	r3, [r7, #28]
 8017774:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8017776:	3301      	adds	r3, #1
 8017778:	b29a      	uxth	r2, r3
 801777a:	69fb      	ldr	r3, [r7, #28]
 801777c:	851a      	strh	r2, [r3, #40]	@ 0x28
            }
            TCP_EVENT_CLOSED(pcb, err);
 801777e:	69fb      	ldr	r3, [r7, #28]
 8017780:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8017784:	2b00      	cmp	r3, #0
 8017786:	d00b      	beq.n	80177a0 <tcp_input+0x6e4>
 8017788:	69fb      	ldr	r3, [r7, #28]
 801778a:	f8d3 4084 	ldr.w	r4, [r3, #132]	@ 0x84
 801778e:	69fb      	ldr	r3, [r7, #28]
 8017790:	6918      	ldr	r0, [r3, #16]
 8017792:	2300      	movs	r3, #0
 8017794:	2200      	movs	r2, #0
 8017796:	69f9      	ldr	r1, [r7, #28]
 8017798:	47a0      	blx	r4
 801779a:	4603      	mov	r3, r0
 801779c:	74fb      	strb	r3, [r7, #19]
 801779e:	e001      	b.n	80177a4 <tcp_input+0x6e8>
 80177a0:	2300      	movs	r3, #0
 80177a2:	74fb      	strb	r3, [r7, #19]
            if (err == ERR_ABRT) {
 80177a4:	f997 3013 	ldrsb.w	r3, [r7, #19]
 80177a8:	f113 0f0d 	cmn.w	r3, #13
 80177ac:	d016      	beq.n	80177dc <tcp_input+0x720>
              goto aborted;
            }
          }
        }

        tcp_input_pcb = NULL;
 80177ae:	4b13      	ldr	r3, [pc, #76]	@ (80177fc <tcp_input+0x740>)
 80177b0:	2200      	movs	r2, #0
 80177b2:	601a      	str	r2, [r3, #0]
        if (tcp_input_delayed_close(pcb)) {
 80177b4:	69f8      	ldr	r0, [r7, #28]
 80177b6:	f000 f88d 	bl	80178d4 <tcp_input_delayed_close>
 80177ba:	4603      	mov	r3, r0
 80177bc:	2b00      	cmp	r3, #0
 80177be:	d127      	bne.n	8017810 <tcp_input+0x754>
          goto aborted;
        }
        /* Try to send something out. */
        tcp_output(pcb);
 80177c0:	69f8      	ldr	r0, [r7, #28]
 80177c2:	f002 ff1b 	bl	801a5fc <tcp_output>
 80177c6:	e024      	b.n	8017812 <tcp_input+0x756>
        goto aborted;
 80177c8:	bf00      	nop
 80177ca:	e022      	b.n	8017812 <tcp_input+0x756>
#endif /* TCP_INPUT_DEBUG */
      }
    }
    /* Jump target if pcb has been aborted in a callback (by calling tcp_abort()).
       Below this line, 'pcb' may not be dereferenced! */
aborted:
 80177cc:	bf00      	nop
 80177ce:	e020      	b.n	8017812 <tcp_input+0x756>
              goto aborted;
 80177d0:	bf00      	nop
 80177d2:	e01e      	b.n	8017812 <tcp_input+0x756>
          goto aborted;
 80177d4:	bf00      	nop
 80177d6:	e01c      	b.n	8017812 <tcp_input+0x756>
            goto aborted;
 80177d8:	bf00      	nop
 80177da:	e01a      	b.n	8017812 <tcp_input+0x756>
              goto aborted;
 80177dc:	bf00      	nop
 80177de:	e018      	b.n	8017812 <tcp_input+0x756>
 80177e0:	240087ac 	.word	0x240087ac
 80177e4:	240087bc 	.word	0x240087bc
 80177e8:	240087dc 	.word	0x240087dc
 80177ec:	240087d9 	.word	0x240087d9
 80177f0:	240087d4 	.word	0x240087d4
 80177f4:	240087d8 	.word	0x240087d8
 80177f8:	240087d6 	.word	0x240087d6
 80177fc:	240087e0 	.word	0x240087e0
 8017800:	240087a0 	.word	0x240087a0
 8017804:	080215e8 	.word	0x080215e8
 8017808:	0802179c 	.word	0x0802179c
 801780c:	08021634 	.word	0x08021634
          goto aborted;
 8017810:	bf00      	nop
    tcp_input_pcb = NULL;
 8017812:	4b27      	ldr	r3, [pc, #156]	@ (80178b0 <tcp_input+0x7f4>)
 8017814:	2200      	movs	r2, #0
 8017816:	601a      	str	r2, [r3, #0]
    recv_data = NULL;
 8017818:	4b26      	ldr	r3, [pc, #152]	@ (80178b4 <tcp_input+0x7f8>)
 801781a:	2200      	movs	r2, #0
 801781c:	601a      	str	r2, [r3, #0]

    /* give up our reference to inseg.p */
    if (inseg.p != NULL) {
 801781e:	4b26      	ldr	r3, [pc, #152]	@ (80178b8 <tcp_input+0x7fc>)
 8017820:	685b      	ldr	r3, [r3, #4]
 8017822:	2b00      	cmp	r3, #0
 8017824:	d03f      	beq.n	80178a6 <tcp_input+0x7ea>
      pbuf_free(inseg.p);
 8017826:	4b24      	ldr	r3, [pc, #144]	@ (80178b8 <tcp_input+0x7fc>)
 8017828:	685b      	ldr	r3, [r3, #4]
 801782a:	4618      	mov	r0, r3
 801782c:	f7fd fb3a 	bl	8014ea4 <pbuf_free>
      inseg.p = NULL;
 8017830:	4b21      	ldr	r3, [pc, #132]	@ (80178b8 <tcp_input+0x7fc>)
 8017832:	2200      	movs	r2, #0
 8017834:	605a      	str	r2, [r3, #4]
    pbuf_free(p);
  }

  LWIP_ASSERT("tcp_input: tcp_pcbs_sane()", tcp_pcbs_sane());
  PERF_STOP("tcp_input");
  return;
 8017836:	e036      	b.n	80178a6 <tcp_input+0x7ea>
    if (!(TCPH_FLAGS(tcphdr) & TCP_RST)) {
 8017838:	4b20      	ldr	r3, [pc, #128]	@ (80178bc <tcp_input+0x800>)
 801783a:	681b      	ldr	r3, [r3, #0]
 801783c:	899b      	ldrh	r3, [r3, #12]
 801783e:	b29b      	uxth	r3, r3
 8017840:	4618      	mov	r0, r3
 8017842:	f7fb fe75 	bl	8013530 <lwip_htons>
 8017846:	4603      	mov	r3, r0
 8017848:	b2db      	uxtb	r3, r3
 801784a:	f003 0304 	and.w	r3, r3, #4
 801784e:	2b00      	cmp	r3, #0
 8017850:	d118      	bne.n	8017884 <tcp_input+0x7c8>
      tcp_rst(NULL, ackno, seqno + tcplen, ip_current_dest_addr(),
 8017852:	4b1b      	ldr	r3, [pc, #108]	@ (80178c0 <tcp_input+0x804>)
 8017854:	6819      	ldr	r1, [r3, #0]
 8017856:	4b1b      	ldr	r3, [pc, #108]	@ (80178c4 <tcp_input+0x808>)
 8017858:	881b      	ldrh	r3, [r3, #0]
 801785a:	461a      	mov	r2, r3
 801785c:	4b1a      	ldr	r3, [pc, #104]	@ (80178c8 <tcp_input+0x80c>)
 801785e:	681b      	ldr	r3, [r3, #0]
 8017860:	18d0      	adds	r0, r2, r3
              ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 8017862:	4b16      	ldr	r3, [pc, #88]	@ (80178bc <tcp_input+0x800>)
 8017864:	681b      	ldr	r3, [r3, #0]
      tcp_rst(NULL, ackno, seqno + tcplen, ip_current_dest_addr(),
 8017866:	885b      	ldrh	r3, [r3, #2]
 8017868:	b29b      	uxth	r3, r3
              ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 801786a:	4a14      	ldr	r2, [pc, #80]	@ (80178bc <tcp_input+0x800>)
 801786c:	6812      	ldr	r2, [r2, #0]
      tcp_rst(NULL, ackno, seqno + tcplen, ip_current_dest_addr(),
 801786e:	8812      	ldrh	r2, [r2, #0]
 8017870:	b292      	uxth	r2, r2
 8017872:	9202      	str	r2, [sp, #8]
 8017874:	9301      	str	r3, [sp, #4]
 8017876:	4b15      	ldr	r3, [pc, #84]	@ (80178cc <tcp_input+0x810>)
 8017878:	9300      	str	r3, [sp, #0]
 801787a:	4b15      	ldr	r3, [pc, #84]	@ (80178d0 <tcp_input+0x814>)
 801787c:	4602      	mov	r2, r0
 801787e:	2000      	movs	r0, #0
 8017880:	f003 fc70 	bl	801b164 <tcp_rst>
    pbuf_free(p);
 8017884:	6878      	ldr	r0, [r7, #4]
 8017886:	f7fd fb0d 	bl	8014ea4 <pbuf_free>
  return;
 801788a:	e00c      	b.n	80178a6 <tcp_input+0x7ea>
    goto dropped;
 801788c:	bf00      	nop
 801788e:	e006      	b.n	801789e <tcp_input+0x7e2>
    goto dropped;
 8017890:	bf00      	nop
 8017892:	e004      	b.n	801789e <tcp_input+0x7e2>
    goto dropped;
 8017894:	bf00      	nop
 8017896:	e002      	b.n	801789e <tcp_input+0x7e2>
      goto dropped;
 8017898:	bf00      	nop
 801789a:	e000      	b.n	801789e <tcp_input+0x7e2>
      goto dropped;
 801789c:	bf00      	nop
dropped:
  TCP_STATS_INC(tcp.drop);
  MIB2_STATS_INC(mib2.tcpinerrs);
  pbuf_free(p);
 801789e:	6878      	ldr	r0, [r7, #4]
 80178a0:	f7fd fb00 	bl	8014ea4 <pbuf_free>
 80178a4:	e000      	b.n	80178a8 <tcp_input+0x7ec>
  return;
 80178a6:	bf00      	nop
}
 80178a8:	3724      	adds	r7, #36	@ 0x24
 80178aa:	46bd      	mov	sp, r7
 80178ac:	bd90      	pop	{r4, r7, pc}
 80178ae:	bf00      	nop
 80178b0:	240087e0 	.word	0x240087e0
 80178b4:	240087dc 	.word	0x240087dc
 80178b8:	240087ac 	.word	0x240087ac
 80178bc:	240087bc 	.word	0x240087bc
 80178c0:	240087d0 	.word	0x240087d0
 80178c4:	240087d6 	.word	0x240087d6
 80178c8:	240087cc 	.word	0x240087cc
 80178cc:	240053a4 	.word	0x240053a4
 80178d0:	240053a8 	.word	0x240053a8

080178d4 <tcp_input_delayed_close>:
 * any more.
 * @returns 1 if the pcb has been closed and deallocated, 0 otherwise
 */
static int
tcp_input_delayed_close(struct tcp_pcb *pcb)
{
 80178d4:	b580      	push	{r7, lr}
 80178d6:	b082      	sub	sp, #8
 80178d8:	af00      	add	r7, sp, #0
 80178da:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_input_delayed_close: invalid pcb", pcb != NULL);
 80178dc:	687b      	ldr	r3, [r7, #4]
 80178de:	2b00      	cmp	r3, #0
 80178e0:	d106      	bne.n	80178f0 <tcp_input_delayed_close+0x1c>
 80178e2:	4b17      	ldr	r3, [pc, #92]	@ (8017940 <tcp_input_delayed_close+0x6c>)
 80178e4:	f240 225a 	movw	r2, #602	@ 0x25a
 80178e8:	4916      	ldr	r1, [pc, #88]	@ (8017944 <tcp_input_delayed_close+0x70>)
 80178ea:	4817      	ldr	r0, [pc, #92]	@ (8017948 <tcp_input_delayed_close+0x74>)
 80178ec:	f007 f818 	bl	801e920 <iprintf>

  if (recv_flags & TF_CLOSED) {
 80178f0:	4b16      	ldr	r3, [pc, #88]	@ (801794c <tcp_input_delayed_close+0x78>)
 80178f2:	781b      	ldrb	r3, [r3, #0]
 80178f4:	f003 0310 	and.w	r3, r3, #16
 80178f8:	2b00      	cmp	r3, #0
 80178fa:	d01c      	beq.n	8017936 <tcp_input_delayed_close+0x62>
    /* The connection has been closed and we will deallocate the
        PCB. */
    if (!(pcb->flags & TF_RXCLOSED)) {
 80178fc:	687b      	ldr	r3, [r7, #4]
 80178fe:	8b5b      	ldrh	r3, [r3, #26]
 8017900:	f003 0310 	and.w	r3, r3, #16
 8017904:	2b00      	cmp	r3, #0
 8017906:	d10d      	bne.n	8017924 <tcp_input_delayed_close+0x50>
      /* Connection closed although the application has only shut down the
          tx side: call the PCB's err callback and indicate the closure to
          ensure the application doesn't continue using the PCB. */
      TCP_EVENT_ERR(pcb->state, pcb->errf, pcb->callback_arg, ERR_CLSD);
 8017908:	687b      	ldr	r3, [r7, #4]
 801790a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 801790e:	2b00      	cmp	r3, #0
 8017910:	d008      	beq.n	8017924 <tcp_input_delayed_close+0x50>
 8017912:	687b      	ldr	r3, [r7, #4]
 8017914:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8017918:	687a      	ldr	r2, [r7, #4]
 801791a:	6912      	ldr	r2, [r2, #16]
 801791c:	f06f 010e 	mvn.w	r1, #14
 8017920:	4610      	mov	r0, r2
 8017922:	4798      	blx	r3
    }
    tcp_pcb_remove(&tcp_active_pcbs, pcb);
 8017924:	6879      	ldr	r1, [r7, #4]
 8017926:	480a      	ldr	r0, [pc, #40]	@ (8017950 <tcp_input_delayed_close+0x7c>)
 8017928:	f7ff fa50 	bl	8016dcc <tcp_pcb_remove>
    tcp_free(pcb);
 801792c:	6878      	ldr	r0, [r7, #4]
 801792e:	f7fd fd65 	bl	80153fc <tcp_free>
    return 1;
 8017932:	2301      	movs	r3, #1
 8017934:	e000      	b.n	8017938 <tcp_input_delayed_close+0x64>
  }
  return 0;
 8017936:	2300      	movs	r3, #0
}
 8017938:	4618      	mov	r0, r3
 801793a:	3708      	adds	r7, #8
 801793c:	46bd      	mov	sp, r7
 801793e:	bd80      	pop	{r7, pc}
 8017940:	080215e8 	.word	0x080215e8
 8017944:	080217b8 	.word	0x080217b8
 8017948:	08021634 	.word	0x08021634
 801794c:	240087d9 	.word	0x240087d9
 8017950:	240087a0 	.word	0x240087a0

08017954 <tcp_listen_input>:
 * @note the segment which arrived is saved in global variables, therefore only the pcb
 *       involved is passed as a parameter to this function
 */
static void
tcp_listen_input(struct tcp_pcb_listen *pcb)
{
 8017954:	b590      	push	{r4, r7, lr}
 8017956:	b08b      	sub	sp, #44	@ 0x2c
 8017958:	af04      	add	r7, sp, #16
 801795a:	6078      	str	r0, [r7, #4]
  struct tcp_pcb *npcb;
  u32_t iss;
  err_t rc;

  if (flags & TCP_RST) {
 801795c:	4b6f      	ldr	r3, [pc, #444]	@ (8017b1c <tcp_listen_input+0x1c8>)
 801795e:	781b      	ldrb	r3, [r3, #0]
 8017960:	f003 0304 	and.w	r3, r3, #4
 8017964:	2b00      	cmp	r3, #0
 8017966:	f040 80d2 	bne.w	8017b0e <tcp_listen_input+0x1ba>
    /* An incoming RST should be ignored. Return. */
    return;
  }

  LWIP_ASSERT("tcp_listen_input: invalid pcb", pcb != NULL);
 801796a:	687b      	ldr	r3, [r7, #4]
 801796c:	2b00      	cmp	r3, #0
 801796e:	d106      	bne.n	801797e <tcp_listen_input+0x2a>
 8017970:	4b6b      	ldr	r3, [pc, #428]	@ (8017b20 <tcp_listen_input+0x1cc>)
 8017972:	f240 2281 	movw	r2, #641	@ 0x281
 8017976:	496b      	ldr	r1, [pc, #428]	@ (8017b24 <tcp_listen_input+0x1d0>)
 8017978:	486b      	ldr	r0, [pc, #428]	@ (8017b28 <tcp_listen_input+0x1d4>)
 801797a:	f006 ffd1 	bl	801e920 <iprintf>

  /* In the LISTEN state, we check for incoming SYN segments,
     creates a new PCB, and responds with a SYN|ACK. */
  if (flags & TCP_ACK) {
 801797e:	4b67      	ldr	r3, [pc, #412]	@ (8017b1c <tcp_listen_input+0x1c8>)
 8017980:	781b      	ldrb	r3, [r3, #0]
 8017982:	f003 0310 	and.w	r3, r3, #16
 8017986:	2b00      	cmp	r3, #0
 8017988:	d019      	beq.n	80179be <tcp_listen_input+0x6a>
    /* For incoming segments with the ACK flag set, respond with a
       RST. */
    LWIP_DEBUGF(TCP_RST_DEBUG, ("tcp_listen_input: ACK in LISTEN, sending reset\n"));
    tcp_rst((const struct tcp_pcb *)pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 801798a:	4b68      	ldr	r3, [pc, #416]	@ (8017b2c <tcp_listen_input+0x1d8>)
 801798c:	6819      	ldr	r1, [r3, #0]
 801798e:	4b68      	ldr	r3, [pc, #416]	@ (8017b30 <tcp_listen_input+0x1dc>)
 8017990:	881b      	ldrh	r3, [r3, #0]
 8017992:	461a      	mov	r2, r3
 8017994:	4b67      	ldr	r3, [pc, #412]	@ (8017b34 <tcp_listen_input+0x1e0>)
 8017996:	681b      	ldr	r3, [r3, #0]
 8017998:	18d0      	adds	r0, r2, r3
            ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 801799a:	4b67      	ldr	r3, [pc, #412]	@ (8017b38 <tcp_listen_input+0x1e4>)
 801799c:	681b      	ldr	r3, [r3, #0]
    tcp_rst((const struct tcp_pcb *)pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 801799e:	885b      	ldrh	r3, [r3, #2]
 80179a0:	b29b      	uxth	r3, r3
            ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 80179a2:	4a65      	ldr	r2, [pc, #404]	@ (8017b38 <tcp_listen_input+0x1e4>)
 80179a4:	6812      	ldr	r2, [r2, #0]
    tcp_rst((const struct tcp_pcb *)pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 80179a6:	8812      	ldrh	r2, [r2, #0]
 80179a8:	b292      	uxth	r2, r2
 80179aa:	9202      	str	r2, [sp, #8]
 80179ac:	9301      	str	r3, [sp, #4]
 80179ae:	4b63      	ldr	r3, [pc, #396]	@ (8017b3c <tcp_listen_input+0x1e8>)
 80179b0:	9300      	str	r3, [sp, #0]
 80179b2:	4b63      	ldr	r3, [pc, #396]	@ (8017b40 <tcp_listen_input+0x1ec>)
 80179b4:	4602      	mov	r2, r0
 80179b6:	6878      	ldr	r0, [r7, #4]
 80179b8:	f003 fbd4 	bl	801b164 <tcp_rst>
      tcp_abandon(npcb, 0);
      return;
    }
    tcp_output(npcb);
  }
  return;
 80179bc:	e0a9      	b.n	8017b12 <tcp_listen_input+0x1be>
  } else if (flags & TCP_SYN) {
 80179be:	4b57      	ldr	r3, [pc, #348]	@ (8017b1c <tcp_listen_input+0x1c8>)
 80179c0:	781b      	ldrb	r3, [r3, #0]
 80179c2:	f003 0302 	and.w	r3, r3, #2
 80179c6:	2b00      	cmp	r3, #0
 80179c8:	f000 80a3 	beq.w	8017b12 <tcp_listen_input+0x1be>
    npcb = tcp_alloc(pcb->prio);
 80179cc:	687b      	ldr	r3, [r7, #4]
 80179ce:	7d5b      	ldrb	r3, [r3, #21]
 80179d0:	4618      	mov	r0, r3
 80179d2:	f7ff f859 	bl	8016a88 <tcp_alloc>
 80179d6:	6178      	str	r0, [r7, #20]
    if (npcb == NULL) {
 80179d8:	697b      	ldr	r3, [r7, #20]
 80179da:	2b00      	cmp	r3, #0
 80179dc:	d111      	bne.n	8017a02 <tcp_listen_input+0xae>
      TCP_EVENT_ACCEPT(pcb, NULL, pcb->callback_arg, ERR_MEM, err);
 80179de:	687b      	ldr	r3, [r7, #4]
 80179e0:	699b      	ldr	r3, [r3, #24]
 80179e2:	2b00      	cmp	r3, #0
 80179e4:	d00a      	beq.n	80179fc <tcp_listen_input+0xa8>
 80179e6:	687b      	ldr	r3, [r7, #4]
 80179e8:	699b      	ldr	r3, [r3, #24]
 80179ea:	687a      	ldr	r2, [r7, #4]
 80179ec:	6910      	ldr	r0, [r2, #16]
 80179ee:	f04f 32ff 	mov.w	r2, #4294967295
 80179f2:	2100      	movs	r1, #0
 80179f4:	4798      	blx	r3
 80179f6:	4603      	mov	r3, r0
 80179f8:	73bb      	strb	r3, [r7, #14]
      return;
 80179fa:	e08b      	b.n	8017b14 <tcp_listen_input+0x1c0>
      TCP_EVENT_ACCEPT(pcb, NULL, pcb->callback_arg, ERR_MEM, err);
 80179fc:	23f0      	movs	r3, #240	@ 0xf0
 80179fe:	73bb      	strb	r3, [r7, #14]
      return;
 8017a00:	e088      	b.n	8017b14 <tcp_listen_input+0x1c0>
    ip_addr_copy(npcb->local_ip, *ip_current_dest_addr());
 8017a02:	4b50      	ldr	r3, [pc, #320]	@ (8017b44 <tcp_listen_input+0x1f0>)
 8017a04:	695a      	ldr	r2, [r3, #20]
 8017a06:	697b      	ldr	r3, [r7, #20]
 8017a08:	601a      	str	r2, [r3, #0]
    ip_addr_copy(npcb->remote_ip, *ip_current_src_addr());
 8017a0a:	4b4e      	ldr	r3, [pc, #312]	@ (8017b44 <tcp_listen_input+0x1f0>)
 8017a0c:	691a      	ldr	r2, [r3, #16]
 8017a0e:	697b      	ldr	r3, [r7, #20]
 8017a10:	605a      	str	r2, [r3, #4]
    npcb->local_port = pcb->local_port;
 8017a12:	687b      	ldr	r3, [r7, #4]
 8017a14:	8ada      	ldrh	r2, [r3, #22]
 8017a16:	697b      	ldr	r3, [r7, #20]
 8017a18:	82da      	strh	r2, [r3, #22]
    npcb->remote_port = tcphdr->src;
 8017a1a:	4b47      	ldr	r3, [pc, #284]	@ (8017b38 <tcp_listen_input+0x1e4>)
 8017a1c:	681b      	ldr	r3, [r3, #0]
 8017a1e:	881b      	ldrh	r3, [r3, #0]
 8017a20:	b29a      	uxth	r2, r3
 8017a22:	697b      	ldr	r3, [r7, #20]
 8017a24:	831a      	strh	r2, [r3, #24]
    npcb->state = SYN_RCVD;
 8017a26:	697b      	ldr	r3, [r7, #20]
 8017a28:	2203      	movs	r2, #3
 8017a2a:	751a      	strb	r2, [r3, #20]
    npcb->rcv_nxt = seqno + 1;
 8017a2c:	4b41      	ldr	r3, [pc, #260]	@ (8017b34 <tcp_listen_input+0x1e0>)
 8017a2e:	681b      	ldr	r3, [r3, #0]
 8017a30:	1c5a      	adds	r2, r3, #1
 8017a32:	697b      	ldr	r3, [r7, #20]
 8017a34:	625a      	str	r2, [r3, #36]	@ 0x24
    npcb->rcv_ann_right_edge = npcb->rcv_nxt;
 8017a36:	697b      	ldr	r3, [r7, #20]
 8017a38:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8017a3a:	697b      	ldr	r3, [r7, #20]
 8017a3c:	62da      	str	r2, [r3, #44]	@ 0x2c
    iss = tcp_next_iss(npcb);
 8017a3e:	6978      	ldr	r0, [r7, #20]
 8017a40:	f7ff fa58 	bl	8016ef4 <tcp_next_iss>
 8017a44:	6138      	str	r0, [r7, #16]
    npcb->snd_wl2 = iss;
 8017a46:	697b      	ldr	r3, [r7, #20]
 8017a48:	693a      	ldr	r2, [r7, #16]
 8017a4a:	659a      	str	r2, [r3, #88]	@ 0x58
    npcb->snd_nxt = iss;
 8017a4c:	697b      	ldr	r3, [r7, #20]
 8017a4e:	693a      	ldr	r2, [r7, #16]
 8017a50:	651a      	str	r2, [r3, #80]	@ 0x50
    npcb->lastack = iss;
 8017a52:	697b      	ldr	r3, [r7, #20]
 8017a54:	693a      	ldr	r2, [r7, #16]
 8017a56:	645a      	str	r2, [r3, #68]	@ 0x44
    npcb->snd_lbb = iss;
 8017a58:	697b      	ldr	r3, [r7, #20]
 8017a5a:	693a      	ldr	r2, [r7, #16]
 8017a5c:	65da      	str	r2, [r3, #92]	@ 0x5c
    npcb->snd_wl1 = seqno - 1;/* initialise to seqno-1 to force window update */
 8017a5e:	4b35      	ldr	r3, [pc, #212]	@ (8017b34 <tcp_listen_input+0x1e0>)
 8017a60:	681b      	ldr	r3, [r3, #0]
 8017a62:	1e5a      	subs	r2, r3, #1
 8017a64:	697b      	ldr	r3, [r7, #20]
 8017a66:	655a      	str	r2, [r3, #84]	@ 0x54
    npcb->callback_arg = pcb->callback_arg;
 8017a68:	687b      	ldr	r3, [r7, #4]
 8017a6a:	691a      	ldr	r2, [r3, #16]
 8017a6c:	697b      	ldr	r3, [r7, #20]
 8017a6e:	611a      	str	r2, [r3, #16]
    npcb->listener = pcb;
 8017a70:	697b      	ldr	r3, [r7, #20]
 8017a72:	687a      	ldr	r2, [r7, #4]
 8017a74:	67da      	str	r2, [r3, #124]	@ 0x7c
    npcb->so_options = pcb->so_options & SOF_INHERITED;
 8017a76:	687b      	ldr	r3, [r7, #4]
 8017a78:	7a5b      	ldrb	r3, [r3, #9]
 8017a7a:	f003 030c 	and.w	r3, r3, #12
 8017a7e:	b2da      	uxtb	r2, r3
 8017a80:	697b      	ldr	r3, [r7, #20]
 8017a82:	725a      	strb	r2, [r3, #9]
    npcb->netif_idx = pcb->netif_idx;
 8017a84:	687b      	ldr	r3, [r7, #4]
 8017a86:	7a1a      	ldrb	r2, [r3, #8]
 8017a88:	697b      	ldr	r3, [r7, #20]
 8017a8a:	721a      	strb	r2, [r3, #8]
    TCP_REG_ACTIVE(npcb);
 8017a8c:	4b2e      	ldr	r3, [pc, #184]	@ (8017b48 <tcp_listen_input+0x1f4>)
 8017a8e:	681a      	ldr	r2, [r3, #0]
 8017a90:	697b      	ldr	r3, [r7, #20]
 8017a92:	60da      	str	r2, [r3, #12]
 8017a94:	4a2c      	ldr	r2, [pc, #176]	@ (8017b48 <tcp_listen_input+0x1f4>)
 8017a96:	697b      	ldr	r3, [r7, #20]
 8017a98:	6013      	str	r3, [r2, #0]
 8017a9a:	f003 fd25 	bl	801b4e8 <tcp_timer_needed>
 8017a9e:	4b2b      	ldr	r3, [pc, #172]	@ (8017b4c <tcp_listen_input+0x1f8>)
 8017aa0:	2201      	movs	r2, #1
 8017aa2:	701a      	strb	r2, [r3, #0]
    tcp_parseopt(npcb);
 8017aa4:	6978      	ldr	r0, [r7, #20]
 8017aa6:	f001 fd8b 	bl	80195c0 <tcp_parseopt>
    npcb->snd_wnd = tcphdr->wnd;
 8017aaa:	4b23      	ldr	r3, [pc, #140]	@ (8017b38 <tcp_listen_input+0x1e4>)
 8017aac:	681b      	ldr	r3, [r3, #0]
 8017aae:	89db      	ldrh	r3, [r3, #14]
 8017ab0:	b29a      	uxth	r2, r3
 8017ab2:	697b      	ldr	r3, [r7, #20]
 8017ab4:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
    npcb->snd_wnd_max = npcb->snd_wnd;
 8017ab8:	697b      	ldr	r3, [r7, #20]
 8017aba:	f8b3 2060 	ldrh.w	r2, [r3, #96]	@ 0x60
 8017abe:	697b      	ldr	r3, [r7, #20]
 8017ac0:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
    npcb->mss = tcp_eff_send_mss(npcb->mss, &npcb->local_ip, &npcb->remote_ip);
 8017ac4:	697b      	ldr	r3, [r7, #20]
 8017ac6:	8e5c      	ldrh	r4, [r3, #50]	@ 0x32
 8017ac8:	697b      	ldr	r3, [r7, #20]
 8017aca:	3304      	adds	r3, #4
 8017acc:	4618      	mov	r0, r3
 8017ace:	f005 fa85 	bl	801cfdc <ip4_route>
 8017ad2:	4601      	mov	r1, r0
 8017ad4:	697b      	ldr	r3, [r7, #20]
 8017ad6:	3304      	adds	r3, #4
 8017ad8:	461a      	mov	r2, r3
 8017ada:	4620      	mov	r0, r4
 8017adc:	f7ff fa30 	bl	8016f40 <tcp_eff_send_mss_netif>
 8017ae0:	4603      	mov	r3, r0
 8017ae2:	461a      	mov	r2, r3
 8017ae4:	697b      	ldr	r3, [r7, #20]
 8017ae6:	865a      	strh	r2, [r3, #50]	@ 0x32
    rc = tcp_enqueue_flags(npcb, TCP_SYN | TCP_ACK);
 8017ae8:	2112      	movs	r1, #18
 8017aea:	6978      	ldr	r0, [r7, #20]
 8017aec:	f002 fc98 	bl	801a420 <tcp_enqueue_flags>
 8017af0:	4603      	mov	r3, r0
 8017af2:	73fb      	strb	r3, [r7, #15]
    if (rc != ERR_OK) {
 8017af4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8017af8:	2b00      	cmp	r3, #0
 8017afa:	d004      	beq.n	8017b06 <tcp_listen_input+0x1b2>
      tcp_abandon(npcb, 0);
 8017afc:	2100      	movs	r1, #0
 8017afe:	6978      	ldr	r0, [r7, #20]
 8017b00:	f7fd ff02 	bl	8015908 <tcp_abandon>
      return;
 8017b04:	e006      	b.n	8017b14 <tcp_listen_input+0x1c0>
    tcp_output(npcb);
 8017b06:	6978      	ldr	r0, [r7, #20]
 8017b08:	f002 fd78 	bl	801a5fc <tcp_output>
  return;
 8017b0c:	e001      	b.n	8017b12 <tcp_listen_input+0x1be>
    return;
 8017b0e:	bf00      	nop
 8017b10:	e000      	b.n	8017b14 <tcp_listen_input+0x1c0>
  return;
 8017b12:	bf00      	nop
}
 8017b14:	371c      	adds	r7, #28
 8017b16:	46bd      	mov	sp, r7
 8017b18:	bd90      	pop	{r4, r7, pc}
 8017b1a:	bf00      	nop
 8017b1c:	240087d8 	.word	0x240087d8
 8017b20:	080215e8 	.word	0x080215e8
 8017b24:	080217e0 	.word	0x080217e0
 8017b28:	08021634 	.word	0x08021634
 8017b2c:	240087d0 	.word	0x240087d0
 8017b30:	240087d6 	.word	0x240087d6
 8017b34:	240087cc 	.word	0x240087cc
 8017b38:	240087bc 	.word	0x240087bc
 8017b3c:	240053a4 	.word	0x240053a4
 8017b40:	240053a8 	.word	0x240053a8
 8017b44:	24005394 	.word	0x24005394
 8017b48:	240087a0 	.word	0x240087a0
 8017b4c:	240087a8 	.word	0x240087a8

08017b50 <tcp_timewait_input>:
 * @note the segment which arrived is saved in global variables, therefore only the pcb
 *       involved is passed as a parameter to this function
 */
static void
tcp_timewait_input(struct tcp_pcb *pcb)
{
 8017b50:	b580      	push	{r7, lr}
 8017b52:	b086      	sub	sp, #24
 8017b54:	af04      	add	r7, sp, #16
 8017b56:	6078      	str	r0, [r7, #4]
  /* RFC 1337: in TIME_WAIT, ignore RST and ACK FINs + any 'acceptable' segments */
  /* RFC 793 3.9 Event Processing - Segment Arrives:
   * - first check sequence number - we skip that one in TIME_WAIT (always
   *   acceptable since we only send ACKs)
   * - second check the RST bit (... return) */
  if (flags & TCP_RST) {
 8017b58:	4b2f      	ldr	r3, [pc, #188]	@ (8017c18 <tcp_timewait_input+0xc8>)
 8017b5a:	781b      	ldrb	r3, [r3, #0]
 8017b5c:	f003 0304 	and.w	r3, r3, #4
 8017b60:	2b00      	cmp	r3, #0
 8017b62:	d153      	bne.n	8017c0c <tcp_timewait_input+0xbc>
    return;
  }

  LWIP_ASSERT("tcp_timewait_input: invalid pcb", pcb != NULL);
 8017b64:	687b      	ldr	r3, [r7, #4]
 8017b66:	2b00      	cmp	r3, #0
 8017b68:	d106      	bne.n	8017b78 <tcp_timewait_input+0x28>
 8017b6a:	4b2c      	ldr	r3, [pc, #176]	@ (8017c1c <tcp_timewait_input+0xcc>)
 8017b6c:	f240 22ee 	movw	r2, #750	@ 0x2ee
 8017b70:	492b      	ldr	r1, [pc, #172]	@ (8017c20 <tcp_timewait_input+0xd0>)
 8017b72:	482c      	ldr	r0, [pc, #176]	@ (8017c24 <tcp_timewait_input+0xd4>)
 8017b74:	f006 fed4 	bl	801e920 <iprintf>

  /* - fourth, check the SYN bit, */
  if (flags & TCP_SYN) {
 8017b78:	4b27      	ldr	r3, [pc, #156]	@ (8017c18 <tcp_timewait_input+0xc8>)
 8017b7a:	781b      	ldrb	r3, [r3, #0]
 8017b7c:	f003 0302 	and.w	r3, r3, #2
 8017b80:	2b00      	cmp	r3, #0
 8017b82:	d02a      	beq.n	8017bda <tcp_timewait_input+0x8a>
    /* If an incoming segment is not acceptable, an acknowledgment
       should be sent in reply */
    if (TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt, pcb->rcv_nxt + pcb->rcv_wnd)) {
 8017b84:	4b28      	ldr	r3, [pc, #160]	@ (8017c28 <tcp_timewait_input+0xd8>)
 8017b86:	681a      	ldr	r2, [r3, #0]
 8017b88:	687b      	ldr	r3, [r7, #4]
 8017b8a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8017b8c:	1ad3      	subs	r3, r2, r3
 8017b8e:	2b00      	cmp	r3, #0
 8017b90:	db2d      	blt.n	8017bee <tcp_timewait_input+0x9e>
 8017b92:	4b25      	ldr	r3, [pc, #148]	@ (8017c28 <tcp_timewait_input+0xd8>)
 8017b94:	681a      	ldr	r2, [r3, #0]
 8017b96:	687b      	ldr	r3, [r7, #4]
 8017b98:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8017b9a:	6879      	ldr	r1, [r7, #4]
 8017b9c:	8d09      	ldrh	r1, [r1, #40]	@ 0x28
 8017b9e:	440b      	add	r3, r1
 8017ba0:	1ad3      	subs	r3, r2, r3
 8017ba2:	2b00      	cmp	r3, #0
 8017ba4:	dc23      	bgt.n	8017bee <tcp_timewait_input+0x9e>
      /* If the SYN is in the window it is an error, send a reset */
      tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 8017ba6:	4b21      	ldr	r3, [pc, #132]	@ (8017c2c <tcp_timewait_input+0xdc>)
 8017ba8:	6819      	ldr	r1, [r3, #0]
 8017baa:	4b21      	ldr	r3, [pc, #132]	@ (8017c30 <tcp_timewait_input+0xe0>)
 8017bac:	881b      	ldrh	r3, [r3, #0]
 8017bae:	461a      	mov	r2, r3
 8017bb0:	4b1d      	ldr	r3, [pc, #116]	@ (8017c28 <tcp_timewait_input+0xd8>)
 8017bb2:	681b      	ldr	r3, [r3, #0]
 8017bb4:	18d0      	adds	r0, r2, r3
              ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 8017bb6:	4b1f      	ldr	r3, [pc, #124]	@ (8017c34 <tcp_timewait_input+0xe4>)
 8017bb8:	681b      	ldr	r3, [r3, #0]
      tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 8017bba:	885b      	ldrh	r3, [r3, #2]
 8017bbc:	b29b      	uxth	r3, r3
              ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 8017bbe:	4a1d      	ldr	r2, [pc, #116]	@ (8017c34 <tcp_timewait_input+0xe4>)
 8017bc0:	6812      	ldr	r2, [r2, #0]
      tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 8017bc2:	8812      	ldrh	r2, [r2, #0]
 8017bc4:	b292      	uxth	r2, r2
 8017bc6:	9202      	str	r2, [sp, #8]
 8017bc8:	9301      	str	r3, [sp, #4]
 8017bca:	4b1b      	ldr	r3, [pc, #108]	@ (8017c38 <tcp_timewait_input+0xe8>)
 8017bcc:	9300      	str	r3, [sp, #0]
 8017bce:	4b1b      	ldr	r3, [pc, #108]	@ (8017c3c <tcp_timewait_input+0xec>)
 8017bd0:	4602      	mov	r2, r0
 8017bd2:	6878      	ldr	r0, [r7, #4]
 8017bd4:	f003 fac6 	bl	801b164 <tcp_rst>
      return;
 8017bd8:	e01b      	b.n	8017c12 <tcp_timewait_input+0xc2>
    }
  } else if (flags & TCP_FIN) {
 8017bda:	4b0f      	ldr	r3, [pc, #60]	@ (8017c18 <tcp_timewait_input+0xc8>)
 8017bdc:	781b      	ldrb	r3, [r3, #0]
 8017bde:	f003 0301 	and.w	r3, r3, #1
 8017be2:	2b00      	cmp	r3, #0
 8017be4:	d003      	beq.n	8017bee <tcp_timewait_input+0x9e>
    /* - eighth, check the FIN bit: Remain in the TIME-WAIT state.
         Restart the 2 MSL time-wait timeout.*/
    pcb->tmr = tcp_ticks;
 8017be6:	4b16      	ldr	r3, [pc, #88]	@ (8017c40 <tcp_timewait_input+0xf0>)
 8017be8:	681a      	ldr	r2, [r3, #0]
 8017bea:	687b      	ldr	r3, [r7, #4]
 8017bec:	621a      	str	r2, [r3, #32]
  }

  if ((tcplen > 0)) {
 8017bee:	4b10      	ldr	r3, [pc, #64]	@ (8017c30 <tcp_timewait_input+0xe0>)
 8017bf0:	881b      	ldrh	r3, [r3, #0]
 8017bf2:	2b00      	cmp	r3, #0
 8017bf4:	d00c      	beq.n	8017c10 <tcp_timewait_input+0xc0>
    /* Acknowledge data, FIN or out-of-window SYN */
    tcp_ack_now(pcb);
 8017bf6:	687b      	ldr	r3, [r7, #4]
 8017bf8:	8b5b      	ldrh	r3, [r3, #26]
 8017bfa:	f043 0302 	orr.w	r3, r3, #2
 8017bfe:	b29a      	uxth	r2, r3
 8017c00:	687b      	ldr	r3, [r7, #4]
 8017c02:	835a      	strh	r2, [r3, #26]
    tcp_output(pcb);
 8017c04:	6878      	ldr	r0, [r7, #4]
 8017c06:	f002 fcf9 	bl	801a5fc <tcp_output>
  }
  return;
 8017c0a:	e001      	b.n	8017c10 <tcp_timewait_input+0xc0>
    return;
 8017c0c:	bf00      	nop
 8017c0e:	e000      	b.n	8017c12 <tcp_timewait_input+0xc2>
  return;
 8017c10:	bf00      	nop
}
 8017c12:	3708      	adds	r7, #8
 8017c14:	46bd      	mov	sp, r7
 8017c16:	bd80      	pop	{r7, pc}
 8017c18:	240087d8 	.word	0x240087d8
 8017c1c:	080215e8 	.word	0x080215e8
 8017c20:	08021800 	.word	0x08021800
 8017c24:	08021634 	.word	0x08021634
 8017c28:	240087cc 	.word	0x240087cc
 8017c2c:	240087d0 	.word	0x240087d0
 8017c30:	240087d6 	.word	0x240087d6
 8017c34:	240087bc 	.word	0x240087bc
 8017c38:	240053a4 	.word	0x240053a4
 8017c3c:	240053a8 	.word	0x240053a8
 8017c40:	24008794 	.word	0x24008794

08017c44 <tcp_process>:
 * @note the segment which arrived is saved in global variables, therefore only the pcb
 *       involved is passed as a parameter to this function
 */
static err_t
tcp_process(struct tcp_pcb *pcb)
{
 8017c44:	b590      	push	{r4, r7, lr}
 8017c46:	b08d      	sub	sp, #52	@ 0x34
 8017c48:	af04      	add	r7, sp, #16
 8017c4a:	6078      	str	r0, [r7, #4]
  struct tcp_seg *rseg;
  u8_t acceptable = 0;
 8017c4c:	2300      	movs	r3, #0
 8017c4e:	76fb      	strb	r3, [r7, #27]
  err_t err;

  err = ERR_OK;
 8017c50:	2300      	movs	r3, #0
 8017c52:	76bb      	strb	r3, [r7, #26]

  LWIP_ASSERT("tcp_process: invalid pcb", pcb != NULL);
 8017c54:	687b      	ldr	r3, [r7, #4]
 8017c56:	2b00      	cmp	r3, #0
 8017c58:	d106      	bne.n	8017c68 <tcp_process+0x24>
 8017c5a:	4b9d      	ldr	r3, [pc, #628]	@ (8017ed0 <tcp_process+0x28c>)
 8017c5c:	f44f 7247 	mov.w	r2, #796	@ 0x31c
 8017c60:	499c      	ldr	r1, [pc, #624]	@ (8017ed4 <tcp_process+0x290>)
 8017c62:	489d      	ldr	r0, [pc, #628]	@ (8017ed8 <tcp_process+0x294>)
 8017c64:	f006 fe5c 	bl	801e920 <iprintf>

  /* Process incoming RST segments. */
  if (flags & TCP_RST) {
 8017c68:	4b9c      	ldr	r3, [pc, #624]	@ (8017edc <tcp_process+0x298>)
 8017c6a:	781b      	ldrb	r3, [r3, #0]
 8017c6c:	f003 0304 	and.w	r3, r3, #4
 8017c70:	2b00      	cmp	r3, #0
 8017c72:	d04e      	beq.n	8017d12 <tcp_process+0xce>
    /* First, determine if the reset is acceptable. */
    if (pcb->state == SYN_SENT) {
 8017c74:	687b      	ldr	r3, [r7, #4]
 8017c76:	7d1b      	ldrb	r3, [r3, #20]
 8017c78:	2b02      	cmp	r3, #2
 8017c7a:	d108      	bne.n	8017c8e <tcp_process+0x4a>
      /* "In the SYN-SENT state (a RST received in response to an initial SYN),
          the RST is acceptable if the ACK field acknowledges the SYN." */
      if (ackno == pcb->snd_nxt) {
 8017c7c:	687b      	ldr	r3, [r7, #4]
 8017c7e:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8017c80:	4b97      	ldr	r3, [pc, #604]	@ (8017ee0 <tcp_process+0x29c>)
 8017c82:	681b      	ldr	r3, [r3, #0]
 8017c84:	429a      	cmp	r2, r3
 8017c86:	d123      	bne.n	8017cd0 <tcp_process+0x8c>
        acceptable = 1;
 8017c88:	2301      	movs	r3, #1
 8017c8a:	76fb      	strb	r3, [r7, #27]
 8017c8c:	e020      	b.n	8017cd0 <tcp_process+0x8c>
      }
    } else {
      /* "In all states except SYN-SENT, all reset (RST) segments are validated
          by checking their SEQ-fields." */
      if (seqno == pcb->rcv_nxt) {
 8017c8e:	687b      	ldr	r3, [r7, #4]
 8017c90:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8017c92:	4b94      	ldr	r3, [pc, #592]	@ (8017ee4 <tcp_process+0x2a0>)
 8017c94:	681b      	ldr	r3, [r3, #0]
 8017c96:	429a      	cmp	r2, r3
 8017c98:	d102      	bne.n	8017ca0 <tcp_process+0x5c>
        acceptable = 1;
 8017c9a:	2301      	movs	r3, #1
 8017c9c:	76fb      	strb	r3, [r7, #27]
 8017c9e:	e017      	b.n	8017cd0 <tcp_process+0x8c>
      } else  if (TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt,
 8017ca0:	4b90      	ldr	r3, [pc, #576]	@ (8017ee4 <tcp_process+0x2a0>)
 8017ca2:	681a      	ldr	r2, [r3, #0]
 8017ca4:	687b      	ldr	r3, [r7, #4]
 8017ca6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8017ca8:	1ad3      	subs	r3, r2, r3
 8017caa:	2b00      	cmp	r3, #0
 8017cac:	db10      	blt.n	8017cd0 <tcp_process+0x8c>
 8017cae:	4b8d      	ldr	r3, [pc, #564]	@ (8017ee4 <tcp_process+0x2a0>)
 8017cb0:	681a      	ldr	r2, [r3, #0]
 8017cb2:	687b      	ldr	r3, [r7, #4]
 8017cb4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8017cb6:	6879      	ldr	r1, [r7, #4]
 8017cb8:	8d09      	ldrh	r1, [r1, #40]	@ 0x28
 8017cba:	440b      	add	r3, r1
 8017cbc:	1ad3      	subs	r3, r2, r3
 8017cbe:	2b00      	cmp	r3, #0
 8017cc0:	dc06      	bgt.n	8017cd0 <tcp_process+0x8c>
                                  pcb->rcv_nxt + pcb->rcv_wnd)) {
        /* If the sequence number is inside the window, we send a challenge ACK
           and wait for a re-send with matching sequence number.
           This follows RFC 5961 section 3.2 and addresses CVE-2004-0230
           (RST spoofing attack), which is present in RFC 793 RST handling. */
        tcp_ack_now(pcb);
 8017cc2:	687b      	ldr	r3, [r7, #4]
 8017cc4:	8b5b      	ldrh	r3, [r3, #26]
 8017cc6:	f043 0302 	orr.w	r3, r3, #2
 8017cca:	b29a      	uxth	r2, r3
 8017ccc:	687b      	ldr	r3, [r7, #4]
 8017cce:	835a      	strh	r2, [r3, #26]
      }
    }

    if (acceptable) {
 8017cd0:	7efb      	ldrb	r3, [r7, #27]
 8017cd2:	2b00      	cmp	r3, #0
 8017cd4:	d01b      	beq.n	8017d0e <tcp_process+0xca>
      LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_process: Connection RESET\n"));
      LWIP_ASSERT("tcp_input: pcb->state != CLOSED", pcb->state != CLOSED);
 8017cd6:	687b      	ldr	r3, [r7, #4]
 8017cd8:	7d1b      	ldrb	r3, [r3, #20]
 8017cda:	2b00      	cmp	r3, #0
 8017cdc:	d106      	bne.n	8017cec <tcp_process+0xa8>
 8017cde:	4b7c      	ldr	r3, [pc, #496]	@ (8017ed0 <tcp_process+0x28c>)
 8017ce0:	f44f 724e 	mov.w	r2, #824	@ 0x338
 8017ce4:	4980      	ldr	r1, [pc, #512]	@ (8017ee8 <tcp_process+0x2a4>)
 8017ce6:	487c      	ldr	r0, [pc, #496]	@ (8017ed8 <tcp_process+0x294>)
 8017ce8:	f006 fe1a 	bl	801e920 <iprintf>
      recv_flags |= TF_RESET;
 8017cec:	4b7f      	ldr	r3, [pc, #508]	@ (8017eec <tcp_process+0x2a8>)
 8017cee:	781b      	ldrb	r3, [r3, #0]
 8017cf0:	f043 0308 	orr.w	r3, r3, #8
 8017cf4:	b2da      	uxtb	r2, r3
 8017cf6:	4b7d      	ldr	r3, [pc, #500]	@ (8017eec <tcp_process+0x2a8>)
 8017cf8:	701a      	strb	r2, [r3, #0]
      tcp_clear_flags(pcb, TF_ACK_DELAY);
 8017cfa:	687b      	ldr	r3, [r7, #4]
 8017cfc:	8b5b      	ldrh	r3, [r3, #26]
 8017cfe:	f023 0301 	bic.w	r3, r3, #1
 8017d02:	b29a      	uxth	r2, r3
 8017d04:	687b      	ldr	r3, [r7, #4]
 8017d06:	835a      	strh	r2, [r3, #26]
      return ERR_RST;
 8017d08:	f06f 030d 	mvn.w	r3, #13
 8017d0c:	e37a      	b.n	8018404 <tcp_process+0x7c0>
    } else {
      LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_process: unacceptable reset seqno %"U32_F" rcv_nxt %"U32_F"\n",
                                    seqno, pcb->rcv_nxt));
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_process: unacceptable reset seqno %"U32_F" rcv_nxt %"U32_F"\n",
                              seqno, pcb->rcv_nxt));
      return ERR_OK;
 8017d0e:	2300      	movs	r3, #0
 8017d10:	e378      	b.n	8018404 <tcp_process+0x7c0>
    }
  }

  if ((flags & TCP_SYN) && (pcb->state != SYN_SENT && pcb->state != SYN_RCVD)) {
 8017d12:	4b72      	ldr	r3, [pc, #456]	@ (8017edc <tcp_process+0x298>)
 8017d14:	781b      	ldrb	r3, [r3, #0]
 8017d16:	f003 0302 	and.w	r3, r3, #2
 8017d1a:	2b00      	cmp	r3, #0
 8017d1c:	d010      	beq.n	8017d40 <tcp_process+0xfc>
 8017d1e:	687b      	ldr	r3, [r7, #4]
 8017d20:	7d1b      	ldrb	r3, [r3, #20]
 8017d22:	2b02      	cmp	r3, #2
 8017d24:	d00c      	beq.n	8017d40 <tcp_process+0xfc>
 8017d26:	687b      	ldr	r3, [r7, #4]
 8017d28:	7d1b      	ldrb	r3, [r3, #20]
 8017d2a:	2b03      	cmp	r3, #3
 8017d2c:	d008      	beq.n	8017d40 <tcp_process+0xfc>
    /* Cope with new connection attempt after remote end crashed */
    tcp_ack_now(pcb);
 8017d2e:	687b      	ldr	r3, [r7, #4]
 8017d30:	8b5b      	ldrh	r3, [r3, #26]
 8017d32:	f043 0302 	orr.w	r3, r3, #2
 8017d36:	b29a      	uxth	r2, r3
 8017d38:	687b      	ldr	r3, [r7, #4]
 8017d3a:	835a      	strh	r2, [r3, #26]
    return ERR_OK;
 8017d3c:	2300      	movs	r3, #0
 8017d3e:	e361      	b.n	8018404 <tcp_process+0x7c0>
  }

  if ((pcb->flags & TF_RXCLOSED) == 0) {
 8017d40:	687b      	ldr	r3, [r7, #4]
 8017d42:	8b5b      	ldrh	r3, [r3, #26]
 8017d44:	f003 0310 	and.w	r3, r3, #16
 8017d48:	2b00      	cmp	r3, #0
 8017d4a:	d103      	bne.n	8017d54 <tcp_process+0x110>
    /* Update the PCB (in)activity timer unless rx is closed (see tcp_shutdown) */
    pcb->tmr = tcp_ticks;
 8017d4c:	4b68      	ldr	r3, [pc, #416]	@ (8017ef0 <tcp_process+0x2ac>)
 8017d4e:	681a      	ldr	r2, [r3, #0]
 8017d50:	687b      	ldr	r3, [r7, #4]
 8017d52:	621a      	str	r2, [r3, #32]
  }
  pcb->keep_cnt_sent = 0;
 8017d54:	687b      	ldr	r3, [r7, #4]
 8017d56:	2200      	movs	r2, #0
 8017d58:	f883 209b 	strb.w	r2, [r3, #155]	@ 0x9b
  pcb->persist_probe = 0;
 8017d5c:	687b      	ldr	r3, [r7, #4]
 8017d5e:	2200      	movs	r2, #0
 8017d60:	f883 209a 	strb.w	r2, [r3, #154]	@ 0x9a

  tcp_parseopt(pcb);
 8017d64:	6878      	ldr	r0, [r7, #4]
 8017d66:	f001 fc2b 	bl	80195c0 <tcp_parseopt>

  /* Do different things depending on the TCP state. */
  switch (pcb->state) {
 8017d6a:	687b      	ldr	r3, [r7, #4]
 8017d6c:	7d1b      	ldrb	r3, [r3, #20]
 8017d6e:	3b02      	subs	r3, #2
 8017d70:	2b07      	cmp	r3, #7
 8017d72:	f200 8337 	bhi.w	80183e4 <tcp_process+0x7a0>
 8017d76:	a201      	add	r2, pc, #4	@ (adr r2, 8017d7c <tcp_process+0x138>)
 8017d78:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8017d7c:	08017d9d 	.word	0x08017d9d
 8017d80:	08017fcd 	.word	0x08017fcd
 8017d84:	08018145 	.word	0x08018145
 8017d88:	0801816f 	.word	0x0801816f
 8017d8c:	08018293 	.word	0x08018293
 8017d90:	08018145 	.word	0x08018145
 8017d94:	0801831f 	.word	0x0801831f
 8017d98:	080183af 	.word	0x080183af
    case SYN_SENT:
      LWIP_DEBUGF(TCP_INPUT_DEBUG, ("SYN-SENT: ackno %"U32_F" pcb->snd_nxt %"U32_F" unacked %"U32_F"\n", ackno,
                                    pcb->snd_nxt, lwip_ntohl(pcb->unacked->tcphdr->seqno)));
      /* received SYN ACK with expected sequence number? */
      if ((flags & TCP_ACK) && (flags & TCP_SYN)
 8017d9c:	4b4f      	ldr	r3, [pc, #316]	@ (8017edc <tcp_process+0x298>)
 8017d9e:	781b      	ldrb	r3, [r3, #0]
 8017da0:	f003 0310 	and.w	r3, r3, #16
 8017da4:	2b00      	cmp	r3, #0
 8017da6:	f000 80e4 	beq.w	8017f72 <tcp_process+0x32e>
 8017daa:	4b4c      	ldr	r3, [pc, #304]	@ (8017edc <tcp_process+0x298>)
 8017dac:	781b      	ldrb	r3, [r3, #0]
 8017dae:	f003 0302 	and.w	r3, r3, #2
 8017db2:	2b00      	cmp	r3, #0
 8017db4:	f000 80dd 	beq.w	8017f72 <tcp_process+0x32e>
          && (ackno == pcb->lastack + 1)) {
 8017db8:	687b      	ldr	r3, [r7, #4]
 8017dba:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8017dbc:	1c5a      	adds	r2, r3, #1
 8017dbe:	4b48      	ldr	r3, [pc, #288]	@ (8017ee0 <tcp_process+0x29c>)
 8017dc0:	681b      	ldr	r3, [r3, #0]
 8017dc2:	429a      	cmp	r2, r3
 8017dc4:	f040 80d5 	bne.w	8017f72 <tcp_process+0x32e>
        pcb->rcv_nxt = seqno + 1;
 8017dc8:	4b46      	ldr	r3, [pc, #280]	@ (8017ee4 <tcp_process+0x2a0>)
 8017dca:	681b      	ldr	r3, [r3, #0]
 8017dcc:	1c5a      	adds	r2, r3, #1
 8017dce:	687b      	ldr	r3, [r7, #4]
 8017dd0:	625a      	str	r2, [r3, #36]	@ 0x24
        pcb->rcv_ann_right_edge = pcb->rcv_nxt;
 8017dd2:	687b      	ldr	r3, [r7, #4]
 8017dd4:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8017dd6:	687b      	ldr	r3, [r7, #4]
 8017dd8:	62da      	str	r2, [r3, #44]	@ 0x2c
        pcb->lastack = ackno;
 8017dda:	4b41      	ldr	r3, [pc, #260]	@ (8017ee0 <tcp_process+0x29c>)
 8017ddc:	681a      	ldr	r2, [r3, #0]
 8017dde:	687b      	ldr	r3, [r7, #4]
 8017de0:	645a      	str	r2, [r3, #68]	@ 0x44
        pcb->snd_wnd = tcphdr->wnd;
 8017de2:	4b44      	ldr	r3, [pc, #272]	@ (8017ef4 <tcp_process+0x2b0>)
 8017de4:	681b      	ldr	r3, [r3, #0]
 8017de6:	89db      	ldrh	r3, [r3, #14]
 8017de8:	b29a      	uxth	r2, r3
 8017dea:	687b      	ldr	r3, [r7, #4]
 8017dec:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
        pcb->snd_wnd_max = pcb->snd_wnd;
 8017df0:	687b      	ldr	r3, [r7, #4]
 8017df2:	f8b3 2060 	ldrh.w	r2, [r3, #96]	@ 0x60
 8017df6:	687b      	ldr	r3, [r7, #4]
 8017df8:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
        pcb->snd_wl1 = seqno - 1; /* initialise to seqno - 1 to force window update */
 8017dfc:	4b39      	ldr	r3, [pc, #228]	@ (8017ee4 <tcp_process+0x2a0>)
 8017dfe:	681b      	ldr	r3, [r3, #0]
 8017e00:	1e5a      	subs	r2, r3, #1
 8017e02:	687b      	ldr	r3, [r7, #4]
 8017e04:	655a      	str	r2, [r3, #84]	@ 0x54
        pcb->state = ESTABLISHED;
 8017e06:	687b      	ldr	r3, [r7, #4]
 8017e08:	2204      	movs	r2, #4
 8017e0a:	751a      	strb	r2, [r3, #20]

#if TCP_CALCULATE_EFF_SEND_MSS
        pcb->mss = tcp_eff_send_mss(pcb->mss, &pcb->local_ip, &pcb->remote_ip);
 8017e0c:	687b      	ldr	r3, [r7, #4]
 8017e0e:	8e5c      	ldrh	r4, [r3, #50]	@ 0x32
 8017e10:	687b      	ldr	r3, [r7, #4]
 8017e12:	3304      	adds	r3, #4
 8017e14:	4618      	mov	r0, r3
 8017e16:	f005 f8e1 	bl	801cfdc <ip4_route>
 8017e1a:	4601      	mov	r1, r0
 8017e1c:	687b      	ldr	r3, [r7, #4]
 8017e1e:	3304      	adds	r3, #4
 8017e20:	461a      	mov	r2, r3
 8017e22:	4620      	mov	r0, r4
 8017e24:	f7ff f88c 	bl	8016f40 <tcp_eff_send_mss_netif>
 8017e28:	4603      	mov	r3, r0
 8017e2a:	461a      	mov	r2, r3
 8017e2c:	687b      	ldr	r3, [r7, #4]
 8017e2e:	865a      	strh	r2, [r3, #50]	@ 0x32
#endif /* TCP_CALCULATE_EFF_SEND_MSS */

        pcb->cwnd = LWIP_TCP_CALC_INITIAL_CWND(pcb->mss);
 8017e30:	687b      	ldr	r3, [r7, #4]
 8017e32:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8017e34:	009a      	lsls	r2, r3, #2
 8017e36:	687b      	ldr	r3, [r7, #4]
 8017e38:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8017e3a:	005b      	lsls	r3, r3, #1
 8017e3c:	f241 111c 	movw	r1, #4380	@ 0x111c
 8017e40:	428b      	cmp	r3, r1
 8017e42:	bf38      	it	cc
 8017e44:	460b      	movcc	r3, r1
 8017e46:	429a      	cmp	r2, r3
 8017e48:	d204      	bcs.n	8017e54 <tcp_process+0x210>
 8017e4a:	687b      	ldr	r3, [r7, #4]
 8017e4c:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8017e4e:	009b      	lsls	r3, r3, #2
 8017e50:	b29b      	uxth	r3, r3
 8017e52:	e00d      	b.n	8017e70 <tcp_process+0x22c>
 8017e54:	687b      	ldr	r3, [r7, #4]
 8017e56:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8017e58:	005b      	lsls	r3, r3, #1
 8017e5a:	f241 121c 	movw	r2, #4380	@ 0x111c
 8017e5e:	4293      	cmp	r3, r2
 8017e60:	d904      	bls.n	8017e6c <tcp_process+0x228>
 8017e62:	687b      	ldr	r3, [r7, #4]
 8017e64:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8017e66:	005b      	lsls	r3, r3, #1
 8017e68:	b29b      	uxth	r3, r3
 8017e6a:	e001      	b.n	8017e70 <tcp_process+0x22c>
 8017e6c:	f241 131c 	movw	r3, #4380	@ 0x111c
 8017e70:	687a      	ldr	r2, [r7, #4]
 8017e72:	f8a2 3048 	strh.w	r3, [r2, #72]	@ 0x48
        LWIP_DEBUGF(TCP_CWND_DEBUG, ("tcp_process (SENT): cwnd %"TCPWNDSIZE_F
                                     " ssthresh %"TCPWNDSIZE_F"\n",
                                     pcb->cwnd, pcb->ssthresh));
        LWIP_ASSERT("pcb->snd_queuelen > 0", (pcb->snd_queuelen > 0));
 8017e76:	687b      	ldr	r3, [r7, #4]
 8017e78:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
 8017e7c:	2b00      	cmp	r3, #0
 8017e7e:	d106      	bne.n	8017e8e <tcp_process+0x24a>
 8017e80:	4b13      	ldr	r3, [pc, #76]	@ (8017ed0 <tcp_process+0x28c>)
 8017e82:	f44f 725b 	mov.w	r2, #876	@ 0x36c
 8017e86:	491c      	ldr	r1, [pc, #112]	@ (8017ef8 <tcp_process+0x2b4>)
 8017e88:	4813      	ldr	r0, [pc, #76]	@ (8017ed8 <tcp_process+0x294>)
 8017e8a:	f006 fd49 	bl	801e920 <iprintf>
        --pcb->snd_queuelen;
 8017e8e:	687b      	ldr	r3, [r7, #4]
 8017e90:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
 8017e94:	3b01      	subs	r3, #1
 8017e96:	b29a      	uxth	r2, r3
 8017e98:	687b      	ldr	r3, [r7, #4]
 8017e9a:	f8a3 2066 	strh.w	r2, [r3, #102]	@ 0x66
        LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_process: SYN-SENT --queuelen %"TCPWNDSIZE_F"\n", (tcpwnd_size_t)pcb->snd_queuelen));
        rseg = pcb->unacked;
 8017e9e:	687b      	ldr	r3, [r7, #4]
 8017ea0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8017ea2:	61fb      	str	r3, [r7, #28]
        if (rseg == NULL) {
 8017ea4:	69fb      	ldr	r3, [r7, #28]
 8017ea6:	2b00      	cmp	r3, #0
 8017ea8:	d12a      	bne.n	8017f00 <tcp_process+0x2bc>
          /* might happen if tcp_output fails in tcp_rexmit_rto()
             in which case the segment is on the unsent list */
          rseg = pcb->unsent;
 8017eaa:	687b      	ldr	r3, [r7, #4]
 8017eac:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8017eae:	61fb      	str	r3, [r7, #28]
          LWIP_ASSERT("no segment to free", rseg != NULL);
 8017eb0:	69fb      	ldr	r3, [r7, #28]
 8017eb2:	2b00      	cmp	r3, #0
 8017eb4:	d106      	bne.n	8017ec4 <tcp_process+0x280>
 8017eb6:	4b06      	ldr	r3, [pc, #24]	@ (8017ed0 <tcp_process+0x28c>)
 8017eb8:	f44f 725d 	mov.w	r2, #884	@ 0x374
 8017ebc:	490f      	ldr	r1, [pc, #60]	@ (8017efc <tcp_process+0x2b8>)
 8017ebe:	4806      	ldr	r0, [pc, #24]	@ (8017ed8 <tcp_process+0x294>)
 8017ec0:	f006 fd2e 	bl	801e920 <iprintf>
          pcb->unsent = rseg->next;
 8017ec4:	69fb      	ldr	r3, [r7, #28]
 8017ec6:	681a      	ldr	r2, [r3, #0]
 8017ec8:	687b      	ldr	r3, [r7, #4]
 8017eca:	66da      	str	r2, [r3, #108]	@ 0x6c
 8017ecc:	e01c      	b.n	8017f08 <tcp_process+0x2c4>
 8017ece:	bf00      	nop
 8017ed0:	080215e8 	.word	0x080215e8
 8017ed4:	08021820 	.word	0x08021820
 8017ed8:	08021634 	.word	0x08021634
 8017edc:	240087d8 	.word	0x240087d8
 8017ee0:	240087d0 	.word	0x240087d0
 8017ee4:	240087cc 	.word	0x240087cc
 8017ee8:	0802183c 	.word	0x0802183c
 8017eec:	240087d9 	.word	0x240087d9
 8017ef0:	24008794 	.word	0x24008794
 8017ef4:	240087bc 	.word	0x240087bc
 8017ef8:	0802185c 	.word	0x0802185c
 8017efc:	08021874 	.word	0x08021874
        } else {
          pcb->unacked = rseg->next;
 8017f00:	69fb      	ldr	r3, [r7, #28]
 8017f02:	681a      	ldr	r2, [r3, #0]
 8017f04:	687b      	ldr	r3, [r7, #4]
 8017f06:	671a      	str	r2, [r3, #112]	@ 0x70
        }
        tcp_seg_free(rseg);
 8017f08:	69f8      	ldr	r0, [r7, #28]
 8017f0a:	f7fe fc54 	bl	80167b6 <tcp_seg_free>

        /* If there's nothing left to acknowledge, stop the retransmit
           timer, otherwise reset it to start again */
        if (pcb->unacked == NULL) {
 8017f0e:	687b      	ldr	r3, [r7, #4]
 8017f10:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8017f12:	2b00      	cmp	r3, #0
 8017f14:	d104      	bne.n	8017f20 <tcp_process+0x2dc>
          pcb->rtime = -1;
 8017f16:	687b      	ldr	r3, [r7, #4]
 8017f18:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8017f1c:	861a      	strh	r2, [r3, #48]	@ 0x30
 8017f1e:	e006      	b.n	8017f2e <tcp_process+0x2ea>
        } else {
          pcb->rtime = 0;
 8017f20:	687b      	ldr	r3, [r7, #4]
 8017f22:	2200      	movs	r2, #0
 8017f24:	861a      	strh	r2, [r3, #48]	@ 0x30
          pcb->nrtx = 0;
 8017f26:	687b      	ldr	r3, [r7, #4]
 8017f28:	2200      	movs	r2, #0
 8017f2a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        }

        /* Call the user specified function to call when successfully
         * connected. */
        TCP_EVENT_CONNECTED(pcb, ERR_OK, err);
 8017f2e:	687b      	ldr	r3, [r7, #4]
 8017f30:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8017f34:	2b00      	cmp	r3, #0
 8017f36:	d00a      	beq.n	8017f4e <tcp_process+0x30a>
 8017f38:	687b      	ldr	r3, [r7, #4]
 8017f3a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8017f3e:	687a      	ldr	r2, [r7, #4]
 8017f40:	6910      	ldr	r0, [r2, #16]
 8017f42:	2200      	movs	r2, #0
 8017f44:	6879      	ldr	r1, [r7, #4]
 8017f46:	4798      	blx	r3
 8017f48:	4603      	mov	r3, r0
 8017f4a:	76bb      	strb	r3, [r7, #26]
 8017f4c:	e001      	b.n	8017f52 <tcp_process+0x30e>
 8017f4e:	2300      	movs	r3, #0
 8017f50:	76bb      	strb	r3, [r7, #26]
        if (err == ERR_ABRT) {
 8017f52:	f997 301a 	ldrsb.w	r3, [r7, #26]
 8017f56:	f113 0f0d 	cmn.w	r3, #13
 8017f5a:	d102      	bne.n	8017f62 <tcp_process+0x31e>
          return ERR_ABRT;
 8017f5c:	f06f 030c 	mvn.w	r3, #12
 8017f60:	e250      	b.n	8018404 <tcp_process+0x7c0>
        }
        tcp_ack_now(pcb);
 8017f62:	687b      	ldr	r3, [r7, #4]
 8017f64:	8b5b      	ldrh	r3, [r3, #26]
 8017f66:	f043 0302 	orr.w	r3, r3, #2
 8017f6a:	b29a      	uxth	r2, r3
 8017f6c:	687b      	ldr	r3, [r7, #4]
 8017f6e:	835a      	strh	r2, [r3, #26]
        if (pcb->nrtx < TCP_SYNMAXRTX) {
          pcb->rtime = 0;
          tcp_rexmit_rto(pcb);
        }
      }
      break;
 8017f70:	e23a      	b.n	80183e8 <tcp_process+0x7a4>
      else if (flags & TCP_ACK) {
 8017f72:	4b98      	ldr	r3, [pc, #608]	@ (80181d4 <tcp_process+0x590>)
 8017f74:	781b      	ldrb	r3, [r3, #0]
 8017f76:	f003 0310 	and.w	r3, r3, #16
 8017f7a:	2b00      	cmp	r3, #0
 8017f7c:	f000 8234 	beq.w	80183e8 <tcp_process+0x7a4>
        tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 8017f80:	4b95      	ldr	r3, [pc, #596]	@ (80181d8 <tcp_process+0x594>)
 8017f82:	6819      	ldr	r1, [r3, #0]
 8017f84:	4b95      	ldr	r3, [pc, #596]	@ (80181dc <tcp_process+0x598>)
 8017f86:	881b      	ldrh	r3, [r3, #0]
 8017f88:	461a      	mov	r2, r3
 8017f8a:	4b95      	ldr	r3, [pc, #596]	@ (80181e0 <tcp_process+0x59c>)
 8017f8c:	681b      	ldr	r3, [r3, #0]
 8017f8e:	18d0      	adds	r0, r2, r3
                ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 8017f90:	4b94      	ldr	r3, [pc, #592]	@ (80181e4 <tcp_process+0x5a0>)
 8017f92:	681b      	ldr	r3, [r3, #0]
        tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 8017f94:	885b      	ldrh	r3, [r3, #2]
 8017f96:	b29b      	uxth	r3, r3
                ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 8017f98:	4a92      	ldr	r2, [pc, #584]	@ (80181e4 <tcp_process+0x5a0>)
 8017f9a:	6812      	ldr	r2, [r2, #0]
        tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 8017f9c:	8812      	ldrh	r2, [r2, #0]
 8017f9e:	b292      	uxth	r2, r2
 8017fa0:	9202      	str	r2, [sp, #8]
 8017fa2:	9301      	str	r3, [sp, #4]
 8017fa4:	4b90      	ldr	r3, [pc, #576]	@ (80181e8 <tcp_process+0x5a4>)
 8017fa6:	9300      	str	r3, [sp, #0]
 8017fa8:	4b90      	ldr	r3, [pc, #576]	@ (80181ec <tcp_process+0x5a8>)
 8017faa:	4602      	mov	r2, r0
 8017fac:	6878      	ldr	r0, [r7, #4]
 8017fae:	f003 f8d9 	bl	801b164 <tcp_rst>
        if (pcb->nrtx < TCP_SYNMAXRTX) {
 8017fb2:	687b      	ldr	r3, [r7, #4]
 8017fb4:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8017fb8:	2b05      	cmp	r3, #5
 8017fba:	f200 8215 	bhi.w	80183e8 <tcp_process+0x7a4>
          pcb->rtime = 0;
 8017fbe:	687b      	ldr	r3, [r7, #4]
 8017fc0:	2200      	movs	r2, #0
 8017fc2:	861a      	strh	r2, [r3, #48]	@ 0x30
          tcp_rexmit_rto(pcb);
 8017fc4:	6878      	ldr	r0, [r7, #4]
 8017fc6:	f002 fea5 	bl	801ad14 <tcp_rexmit_rto>
      break;
 8017fca:	e20d      	b.n	80183e8 <tcp_process+0x7a4>
    case SYN_RCVD:
      if (flags & TCP_ACK) {
 8017fcc:	4b81      	ldr	r3, [pc, #516]	@ (80181d4 <tcp_process+0x590>)
 8017fce:	781b      	ldrb	r3, [r3, #0]
 8017fd0:	f003 0310 	and.w	r3, r3, #16
 8017fd4:	2b00      	cmp	r3, #0
 8017fd6:	f000 80a1 	beq.w	801811c <tcp_process+0x4d8>
        /* expected ACK number? */
        if (TCP_SEQ_BETWEEN(ackno, pcb->lastack + 1, pcb->snd_nxt)) {
 8017fda:	4b7f      	ldr	r3, [pc, #508]	@ (80181d8 <tcp_process+0x594>)
 8017fdc:	681a      	ldr	r2, [r3, #0]
 8017fde:	687b      	ldr	r3, [r7, #4]
 8017fe0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8017fe2:	1ad3      	subs	r3, r2, r3
 8017fe4:	3b01      	subs	r3, #1
 8017fe6:	2b00      	cmp	r3, #0
 8017fe8:	db7e      	blt.n	80180e8 <tcp_process+0x4a4>
 8017fea:	4b7b      	ldr	r3, [pc, #492]	@ (80181d8 <tcp_process+0x594>)
 8017fec:	681a      	ldr	r2, [r3, #0]
 8017fee:	687b      	ldr	r3, [r7, #4]
 8017ff0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8017ff2:	1ad3      	subs	r3, r2, r3
 8017ff4:	2b00      	cmp	r3, #0
 8017ff6:	dc77      	bgt.n	80180e8 <tcp_process+0x4a4>
          pcb->state = ESTABLISHED;
 8017ff8:	687b      	ldr	r3, [r7, #4]
 8017ffa:	2204      	movs	r2, #4
 8017ffc:	751a      	strb	r2, [r3, #20]
          LWIP_DEBUGF(TCP_DEBUG, ("TCP connection established %"U16_F" -> %"U16_F".\n", inseg.tcphdr->src, inseg.tcphdr->dest));
#if LWIP_CALLBACK_API || TCP_LISTEN_BACKLOG
          if (pcb->listener == NULL) {
 8017ffe:	687b      	ldr	r3, [r7, #4]
 8018000:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8018002:	2b00      	cmp	r3, #0
 8018004:	d102      	bne.n	801800c <tcp_process+0x3c8>
            /* listen pcb might be closed by now */
            err = ERR_VAL;
 8018006:	23fa      	movs	r3, #250	@ 0xfa
 8018008:	76bb      	strb	r3, [r7, #26]
 801800a:	e01d      	b.n	8018048 <tcp_process+0x404>
          } else
#endif /* LWIP_CALLBACK_API || TCP_LISTEN_BACKLOG */
          {
#if LWIP_CALLBACK_API
            LWIP_ASSERT("pcb->listener->accept != NULL", pcb->listener->accept != NULL);
 801800c:	687b      	ldr	r3, [r7, #4]
 801800e:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8018010:	699b      	ldr	r3, [r3, #24]
 8018012:	2b00      	cmp	r3, #0
 8018014:	d106      	bne.n	8018024 <tcp_process+0x3e0>
 8018016:	4b76      	ldr	r3, [pc, #472]	@ (80181f0 <tcp_process+0x5ac>)
 8018018:	f44f 726a 	mov.w	r2, #936	@ 0x3a8
 801801c:	4975      	ldr	r1, [pc, #468]	@ (80181f4 <tcp_process+0x5b0>)
 801801e:	4876      	ldr	r0, [pc, #472]	@ (80181f8 <tcp_process+0x5b4>)
 8018020:	f006 fc7e 	bl	801e920 <iprintf>
#endif
            tcp_backlog_accepted(pcb);
            /* Call the accept function. */
            TCP_EVENT_ACCEPT(pcb->listener, pcb, pcb->callback_arg, ERR_OK, err);
 8018024:	687b      	ldr	r3, [r7, #4]
 8018026:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8018028:	699b      	ldr	r3, [r3, #24]
 801802a:	2b00      	cmp	r3, #0
 801802c:	d00a      	beq.n	8018044 <tcp_process+0x400>
 801802e:	687b      	ldr	r3, [r7, #4]
 8018030:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8018032:	699b      	ldr	r3, [r3, #24]
 8018034:	687a      	ldr	r2, [r7, #4]
 8018036:	6910      	ldr	r0, [r2, #16]
 8018038:	2200      	movs	r2, #0
 801803a:	6879      	ldr	r1, [r7, #4]
 801803c:	4798      	blx	r3
 801803e:	4603      	mov	r3, r0
 8018040:	76bb      	strb	r3, [r7, #26]
 8018042:	e001      	b.n	8018048 <tcp_process+0x404>
 8018044:	23f0      	movs	r3, #240	@ 0xf0
 8018046:	76bb      	strb	r3, [r7, #26]
          }
          if (err != ERR_OK) {
 8018048:	f997 301a 	ldrsb.w	r3, [r7, #26]
 801804c:	2b00      	cmp	r3, #0
 801804e:	d00a      	beq.n	8018066 <tcp_process+0x422>
            /* If the accept function returns with an error, we abort
             * the connection. */
            /* Already aborted? */
            if (err != ERR_ABRT) {
 8018050:	f997 301a 	ldrsb.w	r3, [r7, #26]
 8018054:	f113 0f0d 	cmn.w	r3, #13
 8018058:	d002      	beq.n	8018060 <tcp_process+0x41c>
              tcp_abort(pcb);
 801805a:	6878      	ldr	r0, [r7, #4]
 801805c:	f7fd fd12 	bl	8015a84 <tcp_abort>
            }
            return ERR_ABRT;
 8018060:	f06f 030c 	mvn.w	r3, #12
 8018064:	e1ce      	b.n	8018404 <tcp_process+0x7c0>
          }
          /* If there was any data contained within this ACK,
           * we'd better pass it on to the application as well. */
          tcp_receive(pcb);
 8018066:	6878      	ldr	r0, [r7, #4]
 8018068:	f000 fae0 	bl	801862c <tcp_receive>

          /* Prevent ACK for SYN to generate a sent event */
          if (recv_acked != 0) {
 801806c:	4b63      	ldr	r3, [pc, #396]	@ (80181fc <tcp_process+0x5b8>)
 801806e:	881b      	ldrh	r3, [r3, #0]
 8018070:	2b00      	cmp	r3, #0
 8018072:	d005      	beq.n	8018080 <tcp_process+0x43c>
            recv_acked--;
 8018074:	4b61      	ldr	r3, [pc, #388]	@ (80181fc <tcp_process+0x5b8>)
 8018076:	881b      	ldrh	r3, [r3, #0]
 8018078:	3b01      	subs	r3, #1
 801807a:	b29a      	uxth	r2, r3
 801807c:	4b5f      	ldr	r3, [pc, #380]	@ (80181fc <tcp_process+0x5b8>)
 801807e:	801a      	strh	r2, [r3, #0]
          }

          pcb->cwnd = LWIP_TCP_CALC_INITIAL_CWND(pcb->mss);
 8018080:	687b      	ldr	r3, [r7, #4]
 8018082:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8018084:	009a      	lsls	r2, r3, #2
 8018086:	687b      	ldr	r3, [r7, #4]
 8018088:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 801808a:	005b      	lsls	r3, r3, #1
 801808c:	f241 111c 	movw	r1, #4380	@ 0x111c
 8018090:	428b      	cmp	r3, r1
 8018092:	bf38      	it	cc
 8018094:	460b      	movcc	r3, r1
 8018096:	429a      	cmp	r2, r3
 8018098:	d204      	bcs.n	80180a4 <tcp_process+0x460>
 801809a:	687b      	ldr	r3, [r7, #4]
 801809c:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 801809e:	009b      	lsls	r3, r3, #2
 80180a0:	b29b      	uxth	r3, r3
 80180a2:	e00d      	b.n	80180c0 <tcp_process+0x47c>
 80180a4:	687b      	ldr	r3, [r7, #4]
 80180a6:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 80180a8:	005b      	lsls	r3, r3, #1
 80180aa:	f241 121c 	movw	r2, #4380	@ 0x111c
 80180ae:	4293      	cmp	r3, r2
 80180b0:	d904      	bls.n	80180bc <tcp_process+0x478>
 80180b2:	687b      	ldr	r3, [r7, #4]
 80180b4:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 80180b6:	005b      	lsls	r3, r3, #1
 80180b8:	b29b      	uxth	r3, r3
 80180ba:	e001      	b.n	80180c0 <tcp_process+0x47c>
 80180bc:	f241 131c 	movw	r3, #4380	@ 0x111c
 80180c0:	687a      	ldr	r2, [r7, #4]
 80180c2:	f8a2 3048 	strh.w	r3, [r2, #72]	@ 0x48
          LWIP_DEBUGF(TCP_CWND_DEBUG, ("tcp_process (SYN_RCVD): cwnd %"TCPWNDSIZE_F
                                       " ssthresh %"TCPWNDSIZE_F"\n",
                                       pcb->cwnd, pcb->ssthresh));

          if (recv_flags & TF_GOT_FIN) {
 80180c6:	4b4e      	ldr	r3, [pc, #312]	@ (8018200 <tcp_process+0x5bc>)
 80180c8:	781b      	ldrb	r3, [r3, #0]
 80180ca:	f003 0320 	and.w	r3, r3, #32
 80180ce:	2b00      	cmp	r3, #0
 80180d0:	d037      	beq.n	8018142 <tcp_process+0x4fe>
            tcp_ack_now(pcb);
 80180d2:	687b      	ldr	r3, [r7, #4]
 80180d4:	8b5b      	ldrh	r3, [r3, #26]
 80180d6:	f043 0302 	orr.w	r3, r3, #2
 80180da:	b29a      	uxth	r2, r3
 80180dc:	687b      	ldr	r3, [r7, #4]
 80180de:	835a      	strh	r2, [r3, #26]
            pcb->state = CLOSE_WAIT;
 80180e0:	687b      	ldr	r3, [r7, #4]
 80180e2:	2207      	movs	r2, #7
 80180e4:	751a      	strb	r2, [r3, #20]
          if (recv_flags & TF_GOT_FIN) {
 80180e6:	e02c      	b.n	8018142 <tcp_process+0x4fe>
          }
        } else {
          /* incorrect ACK number, send RST */
          tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 80180e8:	4b3b      	ldr	r3, [pc, #236]	@ (80181d8 <tcp_process+0x594>)
 80180ea:	6819      	ldr	r1, [r3, #0]
 80180ec:	4b3b      	ldr	r3, [pc, #236]	@ (80181dc <tcp_process+0x598>)
 80180ee:	881b      	ldrh	r3, [r3, #0]
 80180f0:	461a      	mov	r2, r3
 80180f2:	4b3b      	ldr	r3, [pc, #236]	@ (80181e0 <tcp_process+0x59c>)
 80180f4:	681b      	ldr	r3, [r3, #0]
 80180f6:	18d0      	adds	r0, r2, r3
                  ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 80180f8:	4b3a      	ldr	r3, [pc, #232]	@ (80181e4 <tcp_process+0x5a0>)
 80180fa:	681b      	ldr	r3, [r3, #0]
          tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 80180fc:	885b      	ldrh	r3, [r3, #2]
 80180fe:	b29b      	uxth	r3, r3
                  ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 8018100:	4a38      	ldr	r2, [pc, #224]	@ (80181e4 <tcp_process+0x5a0>)
 8018102:	6812      	ldr	r2, [r2, #0]
          tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 8018104:	8812      	ldrh	r2, [r2, #0]
 8018106:	b292      	uxth	r2, r2
 8018108:	9202      	str	r2, [sp, #8]
 801810a:	9301      	str	r3, [sp, #4]
 801810c:	4b36      	ldr	r3, [pc, #216]	@ (80181e8 <tcp_process+0x5a4>)
 801810e:	9300      	str	r3, [sp, #0]
 8018110:	4b36      	ldr	r3, [pc, #216]	@ (80181ec <tcp_process+0x5a8>)
 8018112:	4602      	mov	r2, r0
 8018114:	6878      	ldr	r0, [r7, #4]
 8018116:	f003 f825 	bl	801b164 <tcp_rst>
        }
      } else if ((flags & TCP_SYN) && (seqno == pcb->rcv_nxt - 1)) {
        /* Looks like another copy of the SYN - retransmit our SYN-ACK */
        tcp_rexmit(pcb);
      }
      break;
 801811a:	e167      	b.n	80183ec <tcp_process+0x7a8>
      } else if ((flags & TCP_SYN) && (seqno == pcb->rcv_nxt - 1)) {
 801811c:	4b2d      	ldr	r3, [pc, #180]	@ (80181d4 <tcp_process+0x590>)
 801811e:	781b      	ldrb	r3, [r3, #0]
 8018120:	f003 0302 	and.w	r3, r3, #2
 8018124:	2b00      	cmp	r3, #0
 8018126:	f000 8161 	beq.w	80183ec <tcp_process+0x7a8>
 801812a:	687b      	ldr	r3, [r7, #4]
 801812c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801812e:	1e5a      	subs	r2, r3, #1
 8018130:	4b2b      	ldr	r3, [pc, #172]	@ (80181e0 <tcp_process+0x59c>)
 8018132:	681b      	ldr	r3, [r3, #0]
 8018134:	429a      	cmp	r2, r3
 8018136:	f040 8159 	bne.w	80183ec <tcp_process+0x7a8>
        tcp_rexmit(pcb);
 801813a:	6878      	ldr	r0, [r7, #4]
 801813c:	f002 fe0c 	bl	801ad58 <tcp_rexmit>
      break;
 8018140:	e154      	b.n	80183ec <tcp_process+0x7a8>
 8018142:	e153      	b.n	80183ec <tcp_process+0x7a8>
    case CLOSE_WAIT:
    /* FALLTHROUGH */
    case ESTABLISHED:
      tcp_receive(pcb);
 8018144:	6878      	ldr	r0, [r7, #4]
 8018146:	f000 fa71 	bl	801862c <tcp_receive>
      if (recv_flags & TF_GOT_FIN) { /* passive close */
 801814a:	4b2d      	ldr	r3, [pc, #180]	@ (8018200 <tcp_process+0x5bc>)
 801814c:	781b      	ldrb	r3, [r3, #0]
 801814e:	f003 0320 	and.w	r3, r3, #32
 8018152:	2b00      	cmp	r3, #0
 8018154:	f000 814c 	beq.w	80183f0 <tcp_process+0x7ac>
        tcp_ack_now(pcb);
 8018158:	687b      	ldr	r3, [r7, #4]
 801815a:	8b5b      	ldrh	r3, [r3, #26]
 801815c:	f043 0302 	orr.w	r3, r3, #2
 8018160:	b29a      	uxth	r2, r3
 8018162:	687b      	ldr	r3, [r7, #4]
 8018164:	835a      	strh	r2, [r3, #26]
        pcb->state = CLOSE_WAIT;
 8018166:	687b      	ldr	r3, [r7, #4]
 8018168:	2207      	movs	r2, #7
 801816a:	751a      	strb	r2, [r3, #20]
      }
      break;
 801816c:	e140      	b.n	80183f0 <tcp_process+0x7ac>
    case FIN_WAIT_1:
      tcp_receive(pcb);
 801816e:	6878      	ldr	r0, [r7, #4]
 8018170:	f000 fa5c 	bl	801862c <tcp_receive>
      if (recv_flags & TF_GOT_FIN) {
 8018174:	4b22      	ldr	r3, [pc, #136]	@ (8018200 <tcp_process+0x5bc>)
 8018176:	781b      	ldrb	r3, [r3, #0]
 8018178:	f003 0320 	and.w	r3, r3, #32
 801817c:	2b00      	cmp	r3, #0
 801817e:	d071      	beq.n	8018264 <tcp_process+0x620>
        if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
 8018180:	4b14      	ldr	r3, [pc, #80]	@ (80181d4 <tcp_process+0x590>)
 8018182:	781b      	ldrb	r3, [r3, #0]
 8018184:	f003 0310 	and.w	r3, r3, #16
 8018188:	2b00      	cmp	r3, #0
 801818a:	d060      	beq.n	801824e <tcp_process+0x60a>
 801818c:	687b      	ldr	r3, [r7, #4]
 801818e:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8018190:	4b11      	ldr	r3, [pc, #68]	@ (80181d8 <tcp_process+0x594>)
 8018192:	681b      	ldr	r3, [r3, #0]
 8018194:	429a      	cmp	r2, r3
 8018196:	d15a      	bne.n	801824e <tcp_process+0x60a>
            pcb->unsent == NULL) {
 8018198:	687b      	ldr	r3, [r7, #4]
 801819a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
        if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
 801819c:	2b00      	cmp	r3, #0
 801819e:	d156      	bne.n	801824e <tcp_process+0x60a>
          LWIP_DEBUGF(TCP_DEBUG,
                      ("TCP connection closed: FIN_WAIT_1 %"U16_F" -> %"U16_F".\n", inseg.tcphdr->src, inseg.tcphdr->dest));
          tcp_ack_now(pcb);
 80181a0:	687b      	ldr	r3, [r7, #4]
 80181a2:	8b5b      	ldrh	r3, [r3, #26]
 80181a4:	f043 0302 	orr.w	r3, r3, #2
 80181a8:	b29a      	uxth	r2, r3
 80181aa:	687b      	ldr	r3, [r7, #4]
 80181ac:	835a      	strh	r2, [r3, #26]
          tcp_pcb_purge(pcb);
 80181ae:	6878      	ldr	r0, [r7, #4]
 80181b0:	f7fe fdbc 	bl	8016d2c <tcp_pcb_purge>
          TCP_RMV_ACTIVE(pcb);
 80181b4:	4b13      	ldr	r3, [pc, #76]	@ (8018204 <tcp_process+0x5c0>)
 80181b6:	681b      	ldr	r3, [r3, #0]
 80181b8:	687a      	ldr	r2, [r7, #4]
 80181ba:	429a      	cmp	r2, r3
 80181bc:	d105      	bne.n	80181ca <tcp_process+0x586>
 80181be:	4b11      	ldr	r3, [pc, #68]	@ (8018204 <tcp_process+0x5c0>)
 80181c0:	681b      	ldr	r3, [r3, #0]
 80181c2:	68db      	ldr	r3, [r3, #12]
 80181c4:	4a0f      	ldr	r2, [pc, #60]	@ (8018204 <tcp_process+0x5c0>)
 80181c6:	6013      	str	r3, [r2, #0]
 80181c8:	e02e      	b.n	8018228 <tcp_process+0x5e4>
 80181ca:	4b0e      	ldr	r3, [pc, #56]	@ (8018204 <tcp_process+0x5c0>)
 80181cc:	681b      	ldr	r3, [r3, #0]
 80181ce:	617b      	str	r3, [r7, #20]
 80181d0:	e027      	b.n	8018222 <tcp_process+0x5de>
 80181d2:	bf00      	nop
 80181d4:	240087d8 	.word	0x240087d8
 80181d8:	240087d0 	.word	0x240087d0
 80181dc:	240087d6 	.word	0x240087d6
 80181e0:	240087cc 	.word	0x240087cc
 80181e4:	240087bc 	.word	0x240087bc
 80181e8:	240053a4 	.word	0x240053a4
 80181ec:	240053a8 	.word	0x240053a8
 80181f0:	080215e8 	.word	0x080215e8
 80181f4:	08021888 	.word	0x08021888
 80181f8:	08021634 	.word	0x08021634
 80181fc:	240087d4 	.word	0x240087d4
 8018200:	240087d9 	.word	0x240087d9
 8018204:	240087a0 	.word	0x240087a0
 8018208:	697b      	ldr	r3, [r7, #20]
 801820a:	68db      	ldr	r3, [r3, #12]
 801820c:	687a      	ldr	r2, [r7, #4]
 801820e:	429a      	cmp	r2, r3
 8018210:	d104      	bne.n	801821c <tcp_process+0x5d8>
 8018212:	687b      	ldr	r3, [r7, #4]
 8018214:	68da      	ldr	r2, [r3, #12]
 8018216:	697b      	ldr	r3, [r7, #20]
 8018218:	60da      	str	r2, [r3, #12]
 801821a:	e005      	b.n	8018228 <tcp_process+0x5e4>
 801821c:	697b      	ldr	r3, [r7, #20]
 801821e:	68db      	ldr	r3, [r3, #12]
 8018220:	617b      	str	r3, [r7, #20]
 8018222:	697b      	ldr	r3, [r7, #20]
 8018224:	2b00      	cmp	r3, #0
 8018226:	d1ef      	bne.n	8018208 <tcp_process+0x5c4>
 8018228:	687b      	ldr	r3, [r7, #4]
 801822a:	2200      	movs	r2, #0
 801822c:	60da      	str	r2, [r3, #12]
 801822e:	4b77      	ldr	r3, [pc, #476]	@ (801840c <tcp_process+0x7c8>)
 8018230:	2201      	movs	r2, #1
 8018232:	701a      	strb	r2, [r3, #0]
          pcb->state = TIME_WAIT;
 8018234:	687b      	ldr	r3, [r7, #4]
 8018236:	220a      	movs	r2, #10
 8018238:	751a      	strb	r2, [r3, #20]
          TCP_REG(&tcp_tw_pcbs, pcb);
 801823a:	4b75      	ldr	r3, [pc, #468]	@ (8018410 <tcp_process+0x7cc>)
 801823c:	681a      	ldr	r2, [r3, #0]
 801823e:	687b      	ldr	r3, [r7, #4]
 8018240:	60da      	str	r2, [r3, #12]
 8018242:	4a73      	ldr	r2, [pc, #460]	@ (8018410 <tcp_process+0x7cc>)
 8018244:	687b      	ldr	r3, [r7, #4]
 8018246:	6013      	str	r3, [r2, #0]
 8018248:	f003 f94e 	bl	801b4e8 <tcp_timer_needed>
        }
      } else if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
                 pcb->unsent == NULL) {
        pcb->state = FIN_WAIT_2;
      }
      break;
 801824c:	e0d2      	b.n	80183f4 <tcp_process+0x7b0>
          tcp_ack_now(pcb);
 801824e:	687b      	ldr	r3, [r7, #4]
 8018250:	8b5b      	ldrh	r3, [r3, #26]
 8018252:	f043 0302 	orr.w	r3, r3, #2
 8018256:	b29a      	uxth	r2, r3
 8018258:	687b      	ldr	r3, [r7, #4]
 801825a:	835a      	strh	r2, [r3, #26]
          pcb->state = CLOSING;
 801825c:	687b      	ldr	r3, [r7, #4]
 801825e:	2208      	movs	r2, #8
 8018260:	751a      	strb	r2, [r3, #20]
      break;
 8018262:	e0c7      	b.n	80183f4 <tcp_process+0x7b0>
      } else if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
 8018264:	4b6b      	ldr	r3, [pc, #428]	@ (8018414 <tcp_process+0x7d0>)
 8018266:	781b      	ldrb	r3, [r3, #0]
 8018268:	f003 0310 	and.w	r3, r3, #16
 801826c:	2b00      	cmp	r3, #0
 801826e:	f000 80c1 	beq.w	80183f4 <tcp_process+0x7b0>
 8018272:	687b      	ldr	r3, [r7, #4]
 8018274:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8018276:	4b68      	ldr	r3, [pc, #416]	@ (8018418 <tcp_process+0x7d4>)
 8018278:	681b      	ldr	r3, [r3, #0]
 801827a:	429a      	cmp	r2, r3
 801827c:	f040 80ba 	bne.w	80183f4 <tcp_process+0x7b0>
                 pcb->unsent == NULL) {
 8018280:	687b      	ldr	r3, [r7, #4]
 8018282:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
      } else if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
 8018284:	2b00      	cmp	r3, #0
 8018286:	f040 80b5 	bne.w	80183f4 <tcp_process+0x7b0>
        pcb->state = FIN_WAIT_2;
 801828a:	687b      	ldr	r3, [r7, #4]
 801828c:	2206      	movs	r2, #6
 801828e:	751a      	strb	r2, [r3, #20]
      break;
 8018290:	e0b0      	b.n	80183f4 <tcp_process+0x7b0>
    case FIN_WAIT_2:
      tcp_receive(pcb);
 8018292:	6878      	ldr	r0, [r7, #4]
 8018294:	f000 f9ca 	bl	801862c <tcp_receive>
      if (recv_flags & TF_GOT_FIN) {
 8018298:	4b60      	ldr	r3, [pc, #384]	@ (801841c <tcp_process+0x7d8>)
 801829a:	781b      	ldrb	r3, [r3, #0]
 801829c:	f003 0320 	and.w	r3, r3, #32
 80182a0:	2b00      	cmp	r3, #0
 80182a2:	f000 80a9 	beq.w	80183f8 <tcp_process+0x7b4>
        LWIP_DEBUGF(TCP_DEBUG, ("TCP connection closed: FIN_WAIT_2 %"U16_F" -> %"U16_F".\n", inseg.tcphdr->src, inseg.tcphdr->dest));
        tcp_ack_now(pcb);
 80182a6:	687b      	ldr	r3, [r7, #4]
 80182a8:	8b5b      	ldrh	r3, [r3, #26]
 80182aa:	f043 0302 	orr.w	r3, r3, #2
 80182ae:	b29a      	uxth	r2, r3
 80182b0:	687b      	ldr	r3, [r7, #4]
 80182b2:	835a      	strh	r2, [r3, #26]
        tcp_pcb_purge(pcb);
 80182b4:	6878      	ldr	r0, [r7, #4]
 80182b6:	f7fe fd39 	bl	8016d2c <tcp_pcb_purge>
        TCP_RMV_ACTIVE(pcb);
 80182ba:	4b59      	ldr	r3, [pc, #356]	@ (8018420 <tcp_process+0x7dc>)
 80182bc:	681b      	ldr	r3, [r3, #0]
 80182be:	687a      	ldr	r2, [r7, #4]
 80182c0:	429a      	cmp	r2, r3
 80182c2:	d105      	bne.n	80182d0 <tcp_process+0x68c>
 80182c4:	4b56      	ldr	r3, [pc, #344]	@ (8018420 <tcp_process+0x7dc>)
 80182c6:	681b      	ldr	r3, [r3, #0]
 80182c8:	68db      	ldr	r3, [r3, #12]
 80182ca:	4a55      	ldr	r2, [pc, #340]	@ (8018420 <tcp_process+0x7dc>)
 80182cc:	6013      	str	r3, [r2, #0]
 80182ce:	e013      	b.n	80182f8 <tcp_process+0x6b4>
 80182d0:	4b53      	ldr	r3, [pc, #332]	@ (8018420 <tcp_process+0x7dc>)
 80182d2:	681b      	ldr	r3, [r3, #0]
 80182d4:	613b      	str	r3, [r7, #16]
 80182d6:	e00c      	b.n	80182f2 <tcp_process+0x6ae>
 80182d8:	693b      	ldr	r3, [r7, #16]
 80182da:	68db      	ldr	r3, [r3, #12]
 80182dc:	687a      	ldr	r2, [r7, #4]
 80182de:	429a      	cmp	r2, r3
 80182e0:	d104      	bne.n	80182ec <tcp_process+0x6a8>
 80182e2:	687b      	ldr	r3, [r7, #4]
 80182e4:	68da      	ldr	r2, [r3, #12]
 80182e6:	693b      	ldr	r3, [r7, #16]
 80182e8:	60da      	str	r2, [r3, #12]
 80182ea:	e005      	b.n	80182f8 <tcp_process+0x6b4>
 80182ec:	693b      	ldr	r3, [r7, #16]
 80182ee:	68db      	ldr	r3, [r3, #12]
 80182f0:	613b      	str	r3, [r7, #16]
 80182f2:	693b      	ldr	r3, [r7, #16]
 80182f4:	2b00      	cmp	r3, #0
 80182f6:	d1ef      	bne.n	80182d8 <tcp_process+0x694>
 80182f8:	687b      	ldr	r3, [r7, #4]
 80182fa:	2200      	movs	r2, #0
 80182fc:	60da      	str	r2, [r3, #12]
 80182fe:	4b43      	ldr	r3, [pc, #268]	@ (801840c <tcp_process+0x7c8>)
 8018300:	2201      	movs	r2, #1
 8018302:	701a      	strb	r2, [r3, #0]
        pcb->state = TIME_WAIT;
 8018304:	687b      	ldr	r3, [r7, #4]
 8018306:	220a      	movs	r2, #10
 8018308:	751a      	strb	r2, [r3, #20]
        TCP_REG(&tcp_tw_pcbs, pcb);
 801830a:	4b41      	ldr	r3, [pc, #260]	@ (8018410 <tcp_process+0x7cc>)
 801830c:	681a      	ldr	r2, [r3, #0]
 801830e:	687b      	ldr	r3, [r7, #4]
 8018310:	60da      	str	r2, [r3, #12]
 8018312:	4a3f      	ldr	r2, [pc, #252]	@ (8018410 <tcp_process+0x7cc>)
 8018314:	687b      	ldr	r3, [r7, #4]
 8018316:	6013      	str	r3, [r2, #0]
 8018318:	f003 f8e6 	bl	801b4e8 <tcp_timer_needed>
      }
      break;
 801831c:	e06c      	b.n	80183f8 <tcp_process+0x7b4>
    case CLOSING:
      tcp_receive(pcb);
 801831e:	6878      	ldr	r0, [r7, #4]
 8018320:	f000 f984 	bl	801862c <tcp_receive>
      if ((flags & TCP_ACK) && ackno == pcb->snd_nxt && pcb->unsent == NULL) {
 8018324:	4b3b      	ldr	r3, [pc, #236]	@ (8018414 <tcp_process+0x7d0>)
 8018326:	781b      	ldrb	r3, [r3, #0]
 8018328:	f003 0310 	and.w	r3, r3, #16
 801832c:	2b00      	cmp	r3, #0
 801832e:	d065      	beq.n	80183fc <tcp_process+0x7b8>
 8018330:	687b      	ldr	r3, [r7, #4]
 8018332:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8018334:	4b38      	ldr	r3, [pc, #224]	@ (8018418 <tcp_process+0x7d4>)
 8018336:	681b      	ldr	r3, [r3, #0]
 8018338:	429a      	cmp	r2, r3
 801833a:	d15f      	bne.n	80183fc <tcp_process+0x7b8>
 801833c:	687b      	ldr	r3, [r7, #4]
 801833e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8018340:	2b00      	cmp	r3, #0
 8018342:	d15b      	bne.n	80183fc <tcp_process+0x7b8>
        LWIP_DEBUGF(TCP_DEBUG, ("TCP connection closed: CLOSING %"U16_F" -> %"U16_F".\n", inseg.tcphdr->src, inseg.tcphdr->dest));
        tcp_pcb_purge(pcb);
 8018344:	6878      	ldr	r0, [r7, #4]
 8018346:	f7fe fcf1 	bl	8016d2c <tcp_pcb_purge>
        TCP_RMV_ACTIVE(pcb);
 801834a:	4b35      	ldr	r3, [pc, #212]	@ (8018420 <tcp_process+0x7dc>)
 801834c:	681b      	ldr	r3, [r3, #0]
 801834e:	687a      	ldr	r2, [r7, #4]
 8018350:	429a      	cmp	r2, r3
 8018352:	d105      	bne.n	8018360 <tcp_process+0x71c>
 8018354:	4b32      	ldr	r3, [pc, #200]	@ (8018420 <tcp_process+0x7dc>)
 8018356:	681b      	ldr	r3, [r3, #0]
 8018358:	68db      	ldr	r3, [r3, #12]
 801835a:	4a31      	ldr	r2, [pc, #196]	@ (8018420 <tcp_process+0x7dc>)
 801835c:	6013      	str	r3, [r2, #0]
 801835e:	e013      	b.n	8018388 <tcp_process+0x744>
 8018360:	4b2f      	ldr	r3, [pc, #188]	@ (8018420 <tcp_process+0x7dc>)
 8018362:	681b      	ldr	r3, [r3, #0]
 8018364:	60fb      	str	r3, [r7, #12]
 8018366:	e00c      	b.n	8018382 <tcp_process+0x73e>
 8018368:	68fb      	ldr	r3, [r7, #12]
 801836a:	68db      	ldr	r3, [r3, #12]
 801836c:	687a      	ldr	r2, [r7, #4]
 801836e:	429a      	cmp	r2, r3
 8018370:	d104      	bne.n	801837c <tcp_process+0x738>
 8018372:	687b      	ldr	r3, [r7, #4]
 8018374:	68da      	ldr	r2, [r3, #12]
 8018376:	68fb      	ldr	r3, [r7, #12]
 8018378:	60da      	str	r2, [r3, #12]
 801837a:	e005      	b.n	8018388 <tcp_process+0x744>
 801837c:	68fb      	ldr	r3, [r7, #12]
 801837e:	68db      	ldr	r3, [r3, #12]
 8018380:	60fb      	str	r3, [r7, #12]
 8018382:	68fb      	ldr	r3, [r7, #12]
 8018384:	2b00      	cmp	r3, #0
 8018386:	d1ef      	bne.n	8018368 <tcp_process+0x724>
 8018388:	687b      	ldr	r3, [r7, #4]
 801838a:	2200      	movs	r2, #0
 801838c:	60da      	str	r2, [r3, #12]
 801838e:	4b1f      	ldr	r3, [pc, #124]	@ (801840c <tcp_process+0x7c8>)
 8018390:	2201      	movs	r2, #1
 8018392:	701a      	strb	r2, [r3, #0]
        pcb->state = TIME_WAIT;
 8018394:	687b      	ldr	r3, [r7, #4]
 8018396:	220a      	movs	r2, #10
 8018398:	751a      	strb	r2, [r3, #20]
        TCP_REG(&tcp_tw_pcbs, pcb);
 801839a:	4b1d      	ldr	r3, [pc, #116]	@ (8018410 <tcp_process+0x7cc>)
 801839c:	681a      	ldr	r2, [r3, #0]
 801839e:	687b      	ldr	r3, [r7, #4]
 80183a0:	60da      	str	r2, [r3, #12]
 80183a2:	4a1b      	ldr	r2, [pc, #108]	@ (8018410 <tcp_process+0x7cc>)
 80183a4:	687b      	ldr	r3, [r7, #4]
 80183a6:	6013      	str	r3, [r2, #0]
 80183a8:	f003 f89e 	bl	801b4e8 <tcp_timer_needed>
      }
      break;
 80183ac:	e026      	b.n	80183fc <tcp_process+0x7b8>
    case LAST_ACK:
      tcp_receive(pcb);
 80183ae:	6878      	ldr	r0, [r7, #4]
 80183b0:	f000 f93c 	bl	801862c <tcp_receive>
      if ((flags & TCP_ACK) && ackno == pcb->snd_nxt && pcb->unsent == NULL) {
 80183b4:	4b17      	ldr	r3, [pc, #92]	@ (8018414 <tcp_process+0x7d0>)
 80183b6:	781b      	ldrb	r3, [r3, #0]
 80183b8:	f003 0310 	and.w	r3, r3, #16
 80183bc:	2b00      	cmp	r3, #0
 80183be:	d01f      	beq.n	8018400 <tcp_process+0x7bc>
 80183c0:	687b      	ldr	r3, [r7, #4]
 80183c2:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80183c4:	4b14      	ldr	r3, [pc, #80]	@ (8018418 <tcp_process+0x7d4>)
 80183c6:	681b      	ldr	r3, [r3, #0]
 80183c8:	429a      	cmp	r2, r3
 80183ca:	d119      	bne.n	8018400 <tcp_process+0x7bc>
 80183cc:	687b      	ldr	r3, [r7, #4]
 80183ce:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80183d0:	2b00      	cmp	r3, #0
 80183d2:	d115      	bne.n	8018400 <tcp_process+0x7bc>
        LWIP_DEBUGF(TCP_DEBUG, ("TCP connection closed: LAST_ACK %"U16_F" -> %"U16_F".\n", inseg.tcphdr->src, inseg.tcphdr->dest));
        /* bugfix #21699: don't set pcb->state to CLOSED here or we risk leaking segments */
        recv_flags |= TF_CLOSED;
 80183d4:	4b11      	ldr	r3, [pc, #68]	@ (801841c <tcp_process+0x7d8>)
 80183d6:	781b      	ldrb	r3, [r3, #0]
 80183d8:	f043 0310 	orr.w	r3, r3, #16
 80183dc:	b2da      	uxtb	r2, r3
 80183de:	4b0f      	ldr	r3, [pc, #60]	@ (801841c <tcp_process+0x7d8>)
 80183e0:	701a      	strb	r2, [r3, #0]
      }
      break;
 80183e2:	e00d      	b.n	8018400 <tcp_process+0x7bc>
    default:
      break;
 80183e4:	bf00      	nop
 80183e6:	e00c      	b.n	8018402 <tcp_process+0x7be>
      break;
 80183e8:	bf00      	nop
 80183ea:	e00a      	b.n	8018402 <tcp_process+0x7be>
      break;
 80183ec:	bf00      	nop
 80183ee:	e008      	b.n	8018402 <tcp_process+0x7be>
      break;
 80183f0:	bf00      	nop
 80183f2:	e006      	b.n	8018402 <tcp_process+0x7be>
      break;
 80183f4:	bf00      	nop
 80183f6:	e004      	b.n	8018402 <tcp_process+0x7be>
      break;
 80183f8:	bf00      	nop
 80183fa:	e002      	b.n	8018402 <tcp_process+0x7be>
      break;
 80183fc:	bf00      	nop
 80183fe:	e000      	b.n	8018402 <tcp_process+0x7be>
      break;
 8018400:	bf00      	nop
  }
  return ERR_OK;
 8018402:	2300      	movs	r3, #0
}
 8018404:	4618      	mov	r0, r3
 8018406:	3724      	adds	r7, #36	@ 0x24
 8018408:	46bd      	mov	sp, r7
 801840a:	bd90      	pop	{r4, r7, pc}
 801840c:	240087a8 	.word	0x240087a8
 8018410:	240087a4 	.word	0x240087a4
 8018414:	240087d8 	.word	0x240087d8
 8018418:	240087d0 	.word	0x240087d0
 801841c:	240087d9 	.word	0x240087d9
 8018420:	240087a0 	.word	0x240087a0

08018424 <tcp_oos_insert_segment>:
 *
 * Called from tcp_receive()
 */
static void
tcp_oos_insert_segment(struct tcp_seg *cseg, struct tcp_seg *next)
{
 8018424:	b590      	push	{r4, r7, lr}
 8018426:	b085      	sub	sp, #20
 8018428:	af00      	add	r7, sp, #0
 801842a:	6078      	str	r0, [r7, #4]
 801842c:	6039      	str	r1, [r7, #0]
  struct tcp_seg *old_seg;

  LWIP_ASSERT("tcp_oos_insert_segment: invalid cseg", cseg != NULL);
 801842e:	687b      	ldr	r3, [r7, #4]
 8018430:	2b00      	cmp	r3, #0
 8018432:	d106      	bne.n	8018442 <tcp_oos_insert_segment+0x1e>
 8018434:	4b3b      	ldr	r3, [pc, #236]	@ (8018524 <tcp_oos_insert_segment+0x100>)
 8018436:	f240 421f 	movw	r2, #1055	@ 0x41f
 801843a:	493b      	ldr	r1, [pc, #236]	@ (8018528 <tcp_oos_insert_segment+0x104>)
 801843c:	483b      	ldr	r0, [pc, #236]	@ (801852c <tcp_oos_insert_segment+0x108>)
 801843e:	f006 fa6f 	bl	801e920 <iprintf>

  if (TCPH_FLAGS(cseg->tcphdr) & TCP_FIN) {
 8018442:	687b      	ldr	r3, [r7, #4]
 8018444:	68db      	ldr	r3, [r3, #12]
 8018446:	899b      	ldrh	r3, [r3, #12]
 8018448:	b29b      	uxth	r3, r3
 801844a:	4618      	mov	r0, r3
 801844c:	f7fb f870 	bl	8013530 <lwip_htons>
 8018450:	4603      	mov	r3, r0
 8018452:	b2db      	uxtb	r3, r3
 8018454:	f003 0301 	and.w	r3, r3, #1
 8018458:	2b00      	cmp	r3, #0
 801845a:	d028      	beq.n	80184ae <tcp_oos_insert_segment+0x8a>
    /* received segment overlaps all following segments */
    tcp_segs_free(next);
 801845c:	6838      	ldr	r0, [r7, #0]
 801845e:	f7fe f995 	bl	801678c <tcp_segs_free>
    next = NULL;
 8018462:	2300      	movs	r3, #0
 8018464:	603b      	str	r3, [r7, #0]
 8018466:	e056      	b.n	8018516 <tcp_oos_insert_segment+0xf2>
       oos queue may have segments with FIN flag */
    while (next &&
           TCP_SEQ_GEQ((seqno + cseg->len),
                       (next->tcphdr->seqno + next->len))) {
      /* cseg with FIN already processed */
      if (TCPH_FLAGS(next->tcphdr) & TCP_FIN) {
 8018468:	683b      	ldr	r3, [r7, #0]
 801846a:	68db      	ldr	r3, [r3, #12]
 801846c:	899b      	ldrh	r3, [r3, #12]
 801846e:	b29b      	uxth	r3, r3
 8018470:	4618      	mov	r0, r3
 8018472:	f7fb f85d 	bl	8013530 <lwip_htons>
 8018476:	4603      	mov	r3, r0
 8018478:	b2db      	uxtb	r3, r3
 801847a:	f003 0301 	and.w	r3, r3, #1
 801847e:	2b00      	cmp	r3, #0
 8018480:	d00d      	beq.n	801849e <tcp_oos_insert_segment+0x7a>
        TCPH_SET_FLAG(cseg->tcphdr, TCP_FIN);
 8018482:	687b      	ldr	r3, [r7, #4]
 8018484:	68db      	ldr	r3, [r3, #12]
 8018486:	899b      	ldrh	r3, [r3, #12]
 8018488:	b29c      	uxth	r4, r3
 801848a:	2001      	movs	r0, #1
 801848c:	f7fb f850 	bl	8013530 <lwip_htons>
 8018490:	4603      	mov	r3, r0
 8018492:	461a      	mov	r2, r3
 8018494:	687b      	ldr	r3, [r7, #4]
 8018496:	68db      	ldr	r3, [r3, #12]
 8018498:	4322      	orrs	r2, r4
 801849a:	b292      	uxth	r2, r2
 801849c:	819a      	strh	r2, [r3, #12]
      }
      old_seg = next;
 801849e:	683b      	ldr	r3, [r7, #0]
 80184a0:	60fb      	str	r3, [r7, #12]
      next = next->next;
 80184a2:	683b      	ldr	r3, [r7, #0]
 80184a4:	681b      	ldr	r3, [r3, #0]
 80184a6:	603b      	str	r3, [r7, #0]
      tcp_seg_free(old_seg);
 80184a8:	68f8      	ldr	r0, [r7, #12]
 80184aa:	f7fe f984 	bl	80167b6 <tcp_seg_free>
    while (next &&
 80184ae:	683b      	ldr	r3, [r7, #0]
 80184b0:	2b00      	cmp	r3, #0
 80184b2:	d00e      	beq.n	80184d2 <tcp_oos_insert_segment+0xae>
           TCP_SEQ_GEQ((seqno + cseg->len),
 80184b4:	687b      	ldr	r3, [r7, #4]
 80184b6:	891b      	ldrh	r3, [r3, #8]
 80184b8:	461a      	mov	r2, r3
 80184ba:	4b1d      	ldr	r3, [pc, #116]	@ (8018530 <tcp_oos_insert_segment+0x10c>)
 80184bc:	681b      	ldr	r3, [r3, #0]
 80184be:	441a      	add	r2, r3
 80184c0:	683b      	ldr	r3, [r7, #0]
 80184c2:	68db      	ldr	r3, [r3, #12]
 80184c4:	685b      	ldr	r3, [r3, #4]
 80184c6:	6839      	ldr	r1, [r7, #0]
 80184c8:	8909      	ldrh	r1, [r1, #8]
 80184ca:	440b      	add	r3, r1
 80184cc:	1ad3      	subs	r3, r2, r3
    while (next &&
 80184ce:	2b00      	cmp	r3, #0
 80184d0:	daca      	bge.n	8018468 <tcp_oos_insert_segment+0x44>
    }
    if (next &&
 80184d2:	683b      	ldr	r3, [r7, #0]
 80184d4:	2b00      	cmp	r3, #0
 80184d6:	d01e      	beq.n	8018516 <tcp_oos_insert_segment+0xf2>
        TCP_SEQ_GT(seqno + cseg->len, next->tcphdr->seqno)) {
 80184d8:	687b      	ldr	r3, [r7, #4]
 80184da:	891b      	ldrh	r3, [r3, #8]
 80184dc:	461a      	mov	r2, r3
 80184de:	4b14      	ldr	r3, [pc, #80]	@ (8018530 <tcp_oos_insert_segment+0x10c>)
 80184e0:	681b      	ldr	r3, [r3, #0]
 80184e2:	441a      	add	r2, r3
 80184e4:	683b      	ldr	r3, [r7, #0]
 80184e6:	68db      	ldr	r3, [r3, #12]
 80184e8:	685b      	ldr	r3, [r3, #4]
 80184ea:	1ad3      	subs	r3, r2, r3
    if (next &&
 80184ec:	2b00      	cmp	r3, #0
 80184ee:	dd12      	ble.n	8018516 <tcp_oos_insert_segment+0xf2>
      /* We need to trim the incoming segment. */
      cseg->len = (u16_t)(next->tcphdr->seqno - seqno);
 80184f0:	683b      	ldr	r3, [r7, #0]
 80184f2:	68db      	ldr	r3, [r3, #12]
 80184f4:	685b      	ldr	r3, [r3, #4]
 80184f6:	b29a      	uxth	r2, r3
 80184f8:	4b0d      	ldr	r3, [pc, #52]	@ (8018530 <tcp_oos_insert_segment+0x10c>)
 80184fa:	681b      	ldr	r3, [r3, #0]
 80184fc:	b29b      	uxth	r3, r3
 80184fe:	1ad3      	subs	r3, r2, r3
 8018500:	b29a      	uxth	r2, r3
 8018502:	687b      	ldr	r3, [r7, #4]
 8018504:	811a      	strh	r2, [r3, #8]
      pbuf_realloc(cseg->p, cseg->len);
 8018506:	687b      	ldr	r3, [r7, #4]
 8018508:	685a      	ldr	r2, [r3, #4]
 801850a:	687b      	ldr	r3, [r7, #4]
 801850c:	891b      	ldrh	r3, [r3, #8]
 801850e:	4619      	mov	r1, r3
 8018510:	4610      	mov	r0, r2
 8018512:	f7fc fb41 	bl	8014b98 <pbuf_realloc>
    }
  }
  cseg->next = next;
 8018516:	687b      	ldr	r3, [r7, #4]
 8018518:	683a      	ldr	r2, [r7, #0]
 801851a:	601a      	str	r2, [r3, #0]
}
 801851c:	bf00      	nop
 801851e:	3714      	adds	r7, #20
 8018520:	46bd      	mov	sp, r7
 8018522:	bd90      	pop	{r4, r7, pc}
 8018524:	080215e8 	.word	0x080215e8
 8018528:	080218a8 	.word	0x080218a8
 801852c:	08021634 	.word	0x08021634
 8018530:	240087cc 	.word	0x240087cc

08018534 <tcp_free_acked_segments>:

/** Remove segments from a list if the incoming ACK acknowledges them */
static struct tcp_seg *
tcp_free_acked_segments(struct tcp_pcb *pcb, struct tcp_seg *seg_list, const char *dbg_list_name,
                        struct tcp_seg *dbg_other_seg_list)
{
 8018534:	b5b0      	push	{r4, r5, r7, lr}
 8018536:	b086      	sub	sp, #24
 8018538:	af00      	add	r7, sp, #0
 801853a:	60f8      	str	r0, [r7, #12]
 801853c:	60b9      	str	r1, [r7, #8]
 801853e:	607a      	str	r2, [r7, #4]
 8018540:	603b      	str	r3, [r7, #0]
  u16_t clen;

  LWIP_UNUSED_ARG(dbg_list_name);
  LWIP_UNUSED_ARG(dbg_other_seg_list);

  while (seg_list != NULL &&
 8018542:	e03e      	b.n	80185c2 <tcp_free_acked_segments+0x8e>
    LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_receive: removing %"U32_F":%"U32_F" from pcb->%s\n",
                                  lwip_ntohl(seg_list->tcphdr->seqno),
                                  lwip_ntohl(seg_list->tcphdr->seqno) + TCP_TCPLEN(seg_list),
                                  dbg_list_name));

    next = seg_list;
 8018544:	68bb      	ldr	r3, [r7, #8]
 8018546:	617b      	str	r3, [r7, #20]
    seg_list = seg_list->next;
 8018548:	68bb      	ldr	r3, [r7, #8]
 801854a:	681b      	ldr	r3, [r3, #0]
 801854c:	60bb      	str	r3, [r7, #8]

    clen = pbuf_clen(next->p);
 801854e:	697b      	ldr	r3, [r7, #20]
 8018550:	685b      	ldr	r3, [r3, #4]
 8018552:	4618      	mov	r0, r3
 8018554:	f7fc fd34 	bl	8014fc0 <pbuf_clen>
 8018558:	4603      	mov	r3, r0
 801855a:	827b      	strh	r3, [r7, #18]
    LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_receive: queuelen %"TCPWNDSIZE_F" ... ",
                                 (tcpwnd_size_t)pcb->snd_queuelen));
    LWIP_ASSERT("pcb->snd_queuelen >= pbuf_clen(next->p)", (pcb->snd_queuelen >= clen));
 801855c:	68fb      	ldr	r3, [r7, #12]
 801855e:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
 8018562:	8a7a      	ldrh	r2, [r7, #18]
 8018564:	429a      	cmp	r2, r3
 8018566:	d906      	bls.n	8018576 <tcp_free_acked_segments+0x42>
 8018568:	4b2a      	ldr	r3, [pc, #168]	@ (8018614 <tcp_free_acked_segments+0xe0>)
 801856a:	f240 4257 	movw	r2, #1111	@ 0x457
 801856e:	492a      	ldr	r1, [pc, #168]	@ (8018618 <tcp_free_acked_segments+0xe4>)
 8018570:	482a      	ldr	r0, [pc, #168]	@ (801861c <tcp_free_acked_segments+0xe8>)
 8018572:	f006 f9d5 	bl	801e920 <iprintf>

    pcb->snd_queuelen = (u16_t)(pcb->snd_queuelen - clen);
 8018576:	68fb      	ldr	r3, [r7, #12]
 8018578:	f8b3 2066 	ldrh.w	r2, [r3, #102]	@ 0x66
 801857c:	8a7b      	ldrh	r3, [r7, #18]
 801857e:	1ad3      	subs	r3, r2, r3
 8018580:	b29a      	uxth	r2, r3
 8018582:	68fb      	ldr	r3, [r7, #12]
 8018584:	f8a3 2066 	strh.w	r2, [r3, #102]	@ 0x66
    recv_acked = (tcpwnd_size_t)(recv_acked + next->len);
 8018588:	697b      	ldr	r3, [r7, #20]
 801858a:	891a      	ldrh	r2, [r3, #8]
 801858c:	4b24      	ldr	r3, [pc, #144]	@ (8018620 <tcp_free_acked_segments+0xec>)
 801858e:	881b      	ldrh	r3, [r3, #0]
 8018590:	4413      	add	r3, r2
 8018592:	b29a      	uxth	r2, r3
 8018594:	4b22      	ldr	r3, [pc, #136]	@ (8018620 <tcp_free_acked_segments+0xec>)
 8018596:	801a      	strh	r2, [r3, #0]
    tcp_seg_free(next);
 8018598:	6978      	ldr	r0, [r7, #20]
 801859a:	f7fe f90c 	bl	80167b6 <tcp_seg_free>

    LWIP_DEBUGF(TCP_QLEN_DEBUG, ("%"TCPWNDSIZE_F" (after freeing %s)\n",
                                 (tcpwnd_size_t)pcb->snd_queuelen,
                                 dbg_list_name));
    if (pcb->snd_queuelen != 0) {
 801859e:	68fb      	ldr	r3, [r7, #12]
 80185a0:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
 80185a4:	2b00      	cmp	r3, #0
 80185a6:	d00c      	beq.n	80185c2 <tcp_free_acked_segments+0x8e>
      LWIP_ASSERT("tcp_receive: valid queue length",
 80185a8:	68bb      	ldr	r3, [r7, #8]
 80185aa:	2b00      	cmp	r3, #0
 80185ac:	d109      	bne.n	80185c2 <tcp_free_acked_segments+0x8e>
 80185ae:	683b      	ldr	r3, [r7, #0]
 80185b0:	2b00      	cmp	r3, #0
 80185b2:	d106      	bne.n	80185c2 <tcp_free_acked_segments+0x8e>
 80185b4:	4b17      	ldr	r3, [pc, #92]	@ (8018614 <tcp_free_acked_segments+0xe0>)
 80185b6:	f240 4261 	movw	r2, #1121	@ 0x461
 80185ba:	491a      	ldr	r1, [pc, #104]	@ (8018624 <tcp_free_acked_segments+0xf0>)
 80185bc:	4817      	ldr	r0, [pc, #92]	@ (801861c <tcp_free_acked_segments+0xe8>)
 80185be:	f006 f9af 	bl	801e920 <iprintf>
  while (seg_list != NULL &&
 80185c2:	68bb      	ldr	r3, [r7, #8]
 80185c4:	2b00      	cmp	r3, #0
 80185c6:	d020      	beq.n	801860a <tcp_free_acked_segments+0xd6>
         TCP_SEQ_LEQ(lwip_ntohl(seg_list->tcphdr->seqno) +
 80185c8:	68bb      	ldr	r3, [r7, #8]
 80185ca:	68db      	ldr	r3, [r3, #12]
 80185cc:	685b      	ldr	r3, [r3, #4]
 80185ce:	4618      	mov	r0, r3
 80185d0:	f7fa ffc3 	bl	801355a <lwip_htonl>
 80185d4:	4604      	mov	r4, r0
 80185d6:	68bb      	ldr	r3, [r7, #8]
 80185d8:	891b      	ldrh	r3, [r3, #8]
 80185da:	461d      	mov	r5, r3
 80185dc:	68bb      	ldr	r3, [r7, #8]
 80185de:	68db      	ldr	r3, [r3, #12]
 80185e0:	899b      	ldrh	r3, [r3, #12]
 80185e2:	b29b      	uxth	r3, r3
 80185e4:	4618      	mov	r0, r3
 80185e6:	f7fa ffa3 	bl	8013530 <lwip_htons>
 80185ea:	4603      	mov	r3, r0
 80185ec:	b2db      	uxtb	r3, r3
 80185ee:	f003 0303 	and.w	r3, r3, #3
 80185f2:	2b00      	cmp	r3, #0
 80185f4:	d001      	beq.n	80185fa <tcp_free_acked_segments+0xc6>
 80185f6:	2301      	movs	r3, #1
 80185f8:	e000      	b.n	80185fc <tcp_free_acked_segments+0xc8>
 80185fa:	2300      	movs	r3, #0
 80185fc:	442b      	add	r3, r5
 80185fe:	18e2      	adds	r2, r4, r3
 8018600:	4b09      	ldr	r3, [pc, #36]	@ (8018628 <tcp_free_acked_segments+0xf4>)
 8018602:	681b      	ldr	r3, [r3, #0]
 8018604:	1ad3      	subs	r3, r2, r3
  while (seg_list != NULL &&
 8018606:	2b00      	cmp	r3, #0
 8018608:	dd9c      	ble.n	8018544 <tcp_free_acked_segments+0x10>
                  seg_list != NULL || dbg_other_seg_list != NULL);
    }
  }
  return seg_list;
 801860a:	68bb      	ldr	r3, [r7, #8]
}
 801860c:	4618      	mov	r0, r3
 801860e:	3718      	adds	r7, #24
 8018610:	46bd      	mov	sp, r7
 8018612:	bdb0      	pop	{r4, r5, r7, pc}
 8018614:	080215e8 	.word	0x080215e8
 8018618:	080218d0 	.word	0x080218d0
 801861c:	08021634 	.word	0x08021634
 8018620:	240087d4 	.word	0x240087d4
 8018624:	080218f8 	.word	0x080218f8
 8018628:	240087d0 	.word	0x240087d0

0801862c <tcp_receive>:
 *
 * Called from tcp_process().
 */
static void
tcp_receive(struct tcp_pcb *pcb)
{
 801862c:	b5b0      	push	{r4, r5, r7, lr}
 801862e:	b094      	sub	sp, #80	@ 0x50
 8018630:	af00      	add	r7, sp, #0
 8018632:	6078      	str	r0, [r7, #4]
  s16_t m;
  u32_t right_wnd_edge;
  int found_dupack = 0;
 8018634:	2300      	movs	r3, #0
 8018636:	64bb      	str	r3, [r7, #72]	@ 0x48

  LWIP_ASSERT("tcp_receive: invalid pcb", pcb != NULL);
 8018638:	687b      	ldr	r3, [r7, #4]
 801863a:	2b00      	cmp	r3, #0
 801863c:	d106      	bne.n	801864c <tcp_receive+0x20>
 801863e:	4b91      	ldr	r3, [pc, #580]	@ (8018884 <tcp_receive+0x258>)
 8018640:	f240 427b 	movw	r2, #1147	@ 0x47b
 8018644:	4990      	ldr	r1, [pc, #576]	@ (8018888 <tcp_receive+0x25c>)
 8018646:	4891      	ldr	r0, [pc, #580]	@ (801888c <tcp_receive+0x260>)
 8018648:	f006 f96a 	bl	801e920 <iprintf>
  LWIP_ASSERT("tcp_receive: wrong state", pcb->state >= ESTABLISHED);
 801864c:	687b      	ldr	r3, [r7, #4]
 801864e:	7d1b      	ldrb	r3, [r3, #20]
 8018650:	2b03      	cmp	r3, #3
 8018652:	d806      	bhi.n	8018662 <tcp_receive+0x36>
 8018654:	4b8b      	ldr	r3, [pc, #556]	@ (8018884 <tcp_receive+0x258>)
 8018656:	f240 427c 	movw	r2, #1148	@ 0x47c
 801865a:	498d      	ldr	r1, [pc, #564]	@ (8018890 <tcp_receive+0x264>)
 801865c:	488b      	ldr	r0, [pc, #556]	@ (801888c <tcp_receive+0x260>)
 801865e:	f006 f95f 	bl	801e920 <iprintf>

  if (flags & TCP_ACK) {
 8018662:	4b8c      	ldr	r3, [pc, #560]	@ (8018894 <tcp_receive+0x268>)
 8018664:	781b      	ldrb	r3, [r3, #0]
 8018666:	f003 0310 	and.w	r3, r3, #16
 801866a:	2b00      	cmp	r3, #0
 801866c:	f000 8264 	beq.w	8018b38 <tcp_receive+0x50c>
    right_wnd_edge = pcb->snd_wnd + pcb->snd_wl2;
 8018670:	687b      	ldr	r3, [r7, #4]
 8018672:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8018676:	461a      	mov	r2, r3
 8018678:	687b      	ldr	r3, [r7, #4]
 801867a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 801867c:	4413      	add	r3, r2
 801867e:	633b      	str	r3, [r7, #48]	@ 0x30

    /* Update window. */
    if (TCP_SEQ_LT(pcb->snd_wl1, seqno) ||
 8018680:	687b      	ldr	r3, [r7, #4]
 8018682:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8018684:	4b84      	ldr	r3, [pc, #528]	@ (8018898 <tcp_receive+0x26c>)
 8018686:	681b      	ldr	r3, [r3, #0]
 8018688:	1ad3      	subs	r3, r2, r3
 801868a:	2b00      	cmp	r3, #0
 801868c:	db1b      	blt.n	80186c6 <tcp_receive+0x9a>
        (pcb->snd_wl1 == seqno && TCP_SEQ_LT(pcb->snd_wl2, ackno)) ||
 801868e:	687b      	ldr	r3, [r7, #4]
 8018690:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8018692:	4b81      	ldr	r3, [pc, #516]	@ (8018898 <tcp_receive+0x26c>)
 8018694:	681b      	ldr	r3, [r3, #0]
    if (TCP_SEQ_LT(pcb->snd_wl1, seqno) ||
 8018696:	429a      	cmp	r2, r3
 8018698:	d106      	bne.n	80186a8 <tcp_receive+0x7c>
        (pcb->snd_wl1 == seqno && TCP_SEQ_LT(pcb->snd_wl2, ackno)) ||
 801869a:	687b      	ldr	r3, [r7, #4]
 801869c:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 801869e:	4b7f      	ldr	r3, [pc, #508]	@ (801889c <tcp_receive+0x270>)
 80186a0:	681b      	ldr	r3, [r3, #0]
 80186a2:	1ad3      	subs	r3, r2, r3
 80186a4:	2b00      	cmp	r3, #0
 80186a6:	db0e      	blt.n	80186c6 <tcp_receive+0x9a>
        (pcb->snd_wl2 == ackno && (u32_t)SND_WND_SCALE(pcb, tcphdr->wnd) > pcb->snd_wnd)) {
 80186a8:	687b      	ldr	r3, [r7, #4]
 80186aa:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 80186ac:	4b7b      	ldr	r3, [pc, #492]	@ (801889c <tcp_receive+0x270>)
 80186ae:	681b      	ldr	r3, [r3, #0]
        (pcb->snd_wl1 == seqno && TCP_SEQ_LT(pcb->snd_wl2, ackno)) ||
 80186b0:	429a      	cmp	r2, r3
 80186b2:	d125      	bne.n	8018700 <tcp_receive+0xd4>
        (pcb->snd_wl2 == ackno && (u32_t)SND_WND_SCALE(pcb, tcphdr->wnd) > pcb->snd_wnd)) {
 80186b4:	4b7a      	ldr	r3, [pc, #488]	@ (80188a0 <tcp_receive+0x274>)
 80186b6:	681b      	ldr	r3, [r3, #0]
 80186b8:	89db      	ldrh	r3, [r3, #14]
 80186ba:	b29a      	uxth	r2, r3
 80186bc:	687b      	ldr	r3, [r7, #4]
 80186be:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 80186c2:	429a      	cmp	r2, r3
 80186c4:	d91c      	bls.n	8018700 <tcp_receive+0xd4>
      pcb->snd_wnd = SND_WND_SCALE(pcb, tcphdr->wnd);
 80186c6:	4b76      	ldr	r3, [pc, #472]	@ (80188a0 <tcp_receive+0x274>)
 80186c8:	681b      	ldr	r3, [r3, #0]
 80186ca:	89db      	ldrh	r3, [r3, #14]
 80186cc:	b29a      	uxth	r2, r3
 80186ce:	687b      	ldr	r3, [r7, #4]
 80186d0:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
      /* keep track of the biggest window announced by the remote host to calculate
         the maximum segment size */
      if (pcb->snd_wnd_max < pcb->snd_wnd) {
 80186d4:	687b      	ldr	r3, [r7, #4]
 80186d6:	f8b3 2062 	ldrh.w	r2, [r3, #98]	@ 0x62
 80186da:	687b      	ldr	r3, [r7, #4]
 80186dc:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 80186e0:	429a      	cmp	r2, r3
 80186e2:	d205      	bcs.n	80186f0 <tcp_receive+0xc4>
        pcb->snd_wnd_max = pcb->snd_wnd;
 80186e4:	687b      	ldr	r3, [r7, #4]
 80186e6:	f8b3 2060 	ldrh.w	r2, [r3, #96]	@ 0x60
 80186ea:	687b      	ldr	r3, [r7, #4]
 80186ec:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
      }
      pcb->snd_wl1 = seqno;
 80186f0:	4b69      	ldr	r3, [pc, #420]	@ (8018898 <tcp_receive+0x26c>)
 80186f2:	681a      	ldr	r2, [r3, #0]
 80186f4:	687b      	ldr	r3, [r7, #4]
 80186f6:	655a      	str	r2, [r3, #84]	@ 0x54
      pcb->snd_wl2 = ackno;
 80186f8:	4b68      	ldr	r3, [pc, #416]	@ (801889c <tcp_receive+0x270>)
 80186fa:	681a      	ldr	r2, [r3, #0]
 80186fc:	687b      	ldr	r3, [r7, #4]
 80186fe:	659a      	str	r2, [r3, #88]	@ 0x58
     * If it only passes 1, should reset dupack counter
     *
     */

    /* Clause 1 */
    if (TCP_SEQ_LEQ(ackno, pcb->lastack)) {
 8018700:	4b66      	ldr	r3, [pc, #408]	@ (801889c <tcp_receive+0x270>)
 8018702:	681a      	ldr	r2, [r3, #0]
 8018704:	687b      	ldr	r3, [r7, #4]
 8018706:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8018708:	1ad3      	subs	r3, r2, r3
 801870a:	2b00      	cmp	r3, #0
 801870c:	dc58      	bgt.n	80187c0 <tcp_receive+0x194>
      /* Clause 2 */
      if (tcplen == 0) {
 801870e:	4b65      	ldr	r3, [pc, #404]	@ (80188a4 <tcp_receive+0x278>)
 8018710:	881b      	ldrh	r3, [r3, #0]
 8018712:	2b00      	cmp	r3, #0
 8018714:	d14b      	bne.n	80187ae <tcp_receive+0x182>
        /* Clause 3 */
        if (pcb->snd_wl2 + pcb->snd_wnd == right_wnd_edge) {
 8018716:	687b      	ldr	r3, [r7, #4]
 8018718:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 801871a:	687a      	ldr	r2, [r7, #4]
 801871c:	f8b2 2060 	ldrh.w	r2, [r2, #96]	@ 0x60
 8018720:	4413      	add	r3, r2
 8018722:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8018724:	429a      	cmp	r2, r3
 8018726:	d142      	bne.n	80187ae <tcp_receive+0x182>
          /* Clause 4 */
          if (pcb->rtime >= 0) {
 8018728:	687b      	ldr	r3, [r7, #4]
 801872a:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	@ 0x30
 801872e:	2b00      	cmp	r3, #0
 8018730:	db3d      	blt.n	80187ae <tcp_receive+0x182>
            /* Clause 5 */
            if (pcb->lastack == ackno) {
 8018732:	687b      	ldr	r3, [r7, #4]
 8018734:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8018736:	4b59      	ldr	r3, [pc, #356]	@ (801889c <tcp_receive+0x270>)
 8018738:	681b      	ldr	r3, [r3, #0]
 801873a:	429a      	cmp	r2, r3
 801873c:	d137      	bne.n	80187ae <tcp_receive+0x182>
              found_dupack = 1;
 801873e:	2301      	movs	r3, #1
 8018740:	64bb      	str	r3, [r7, #72]	@ 0x48
              if ((u8_t)(pcb->dupacks + 1) > pcb->dupacks) {
 8018742:	687b      	ldr	r3, [r7, #4]
 8018744:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8018748:	2bff      	cmp	r3, #255	@ 0xff
 801874a:	d007      	beq.n	801875c <tcp_receive+0x130>
                ++pcb->dupacks;
 801874c:	687b      	ldr	r3, [r7, #4]
 801874e:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8018752:	3301      	adds	r3, #1
 8018754:	b2da      	uxtb	r2, r3
 8018756:	687b      	ldr	r3, [r7, #4]
 8018758:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
              }
              if (pcb->dupacks > 3) {
 801875c:	687b      	ldr	r3, [r7, #4]
 801875e:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8018762:	2b03      	cmp	r3, #3
 8018764:	d91b      	bls.n	801879e <tcp_receive+0x172>
                /* Inflate the congestion window */
                TCP_WND_INC(pcb->cwnd, pcb->mss);
 8018766:	687b      	ldr	r3, [r7, #4]
 8018768:	f8b3 2048 	ldrh.w	r2, [r3, #72]	@ 0x48
 801876c:	687b      	ldr	r3, [r7, #4]
 801876e:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8018770:	4413      	add	r3, r2
 8018772:	b29a      	uxth	r2, r3
 8018774:	687b      	ldr	r3, [r7, #4]
 8018776:	f8b3 3048 	ldrh.w	r3, [r3, #72]	@ 0x48
 801877a:	429a      	cmp	r2, r3
 801877c:	d30a      	bcc.n	8018794 <tcp_receive+0x168>
 801877e:	687b      	ldr	r3, [r7, #4]
 8018780:	f8b3 2048 	ldrh.w	r2, [r3, #72]	@ 0x48
 8018784:	687b      	ldr	r3, [r7, #4]
 8018786:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8018788:	4413      	add	r3, r2
 801878a:	b29a      	uxth	r2, r3
 801878c:	687b      	ldr	r3, [r7, #4]
 801878e:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
 8018792:	e004      	b.n	801879e <tcp_receive+0x172>
 8018794:	687b      	ldr	r3, [r7, #4]
 8018796:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 801879a:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
              }
              if (pcb->dupacks >= 3) {
 801879e:	687b      	ldr	r3, [r7, #4]
 80187a0:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 80187a4:	2b02      	cmp	r3, #2
 80187a6:	d902      	bls.n	80187ae <tcp_receive+0x182>
                /* Do fast retransmit (checked via TF_INFR, not via dupacks count) */
                tcp_rexmit_fast(pcb);
 80187a8:	6878      	ldr	r0, [r7, #4]
 80187aa:	f002 fb41 	bl	801ae30 <tcp_rexmit_fast>
          }
        }
      }
      /* If Clause (1) or more is true, but not a duplicate ack, reset
       * count of consecutive duplicate acks */
      if (!found_dupack) {
 80187ae:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80187b0:	2b00      	cmp	r3, #0
 80187b2:	f040 8161 	bne.w	8018a78 <tcp_receive+0x44c>
        pcb->dupacks = 0;
 80187b6:	687b      	ldr	r3, [r7, #4]
 80187b8:	2200      	movs	r2, #0
 80187ba:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80187be:	e15b      	b.n	8018a78 <tcp_receive+0x44c>
      }
    } else if (TCP_SEQ_BETWEEN(ackno, pcb->lastack + 1, pcb->snd_nxt)) {
 80187c0:	4b36      	ldr	r3, [pc, #216]	@ (801889c <tcp_receive+0x270>)
 80187c2:	681a      	ldr	r2, [r3, #0]
 80187c4:	687b      	ldr	r3, [r7, #4]
 80187c6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80187c8:	1ad3      	subs	r3, r2, r3
 80187ca:	3b01      	subs	r3, #1
 80187cc:	2b00      	cmp	r3, #0
 80187ce:	f2c0 814e 	blt.w	8018a6e <tcp_receive+0x442>
 80187d2:	4b32      	ldr	r3, [pc, #200]	@ (801889c <tcp_receive+0x270>)
 80187d4:	681a      	ldr	r2, [r3, #0]
 80187d6:	687b      	ldr	r3, [r7, #4]
 80187d8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80187da:	1ad3      	subs	r3, r2, r3
 80187dc:	2b00      	cmp	r3, #0
 80187de:	f300 8146 	bgt.w	8018a6e <tcp_receive+0x442>
      tcpwnd_size_t acked;

      /* Reset the "IN Fast Retransmit" flag, since we are no longer
         in fast retransmit. Also reset the congestion window to the
         slow start threshold. */
      if (pcb->flags & TF_INFR) {
 80187e2:	687b      	ldr	r3, [r7, #4]
 80187e4:	8b5b      	ldrh	r3, [r3, #26]
 80187e6:	f003 0304 	and.w	r3, r3, #4
 80187ea:	2b00      	cmp	r3, #0
 80187ec:	d010      	beq.n	8018810 <tcp_receive+0x1e4>
        tcp_clear_flags(pcb, TF_INFR);
 80187ee:	687b      	ldr	r3, [r7, #4]
 80187f0:	8b5b      	ldrh	r3, [r3, #26]
 80187f2:	f023 0304 	bic.w	r3, r3, #4
 80187f6:	b29a      	uxth	r2, r3
 80187f8:	687b      	ldr	r3, [r7, #4]
 80187fa:	835a      	strh	r2, [r3, #26]
        pcb->cwnd = pcb->ssthresh;
 80187fc:	687b      	ldr	r3, [r7, #4]
 80187fe:	f8b3 204a 	ldrh.w	r2, [r3, #74]	@ 0x4a
 8018802:	687b      	ldr	r3, [r7, #4]
 8018804:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
        pcb->bytes_acked = 0;
 8018808:	687b      	ldr	r3, [r7, #4]
 801880a:	2200      	movs	r2, #0
 801880c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
      }

      /* Reset the number of retransmissions. */
      pcb->nrtx = 0;
 8018810:	687b      	ldr	r3, [r7, #4]
 8018812:	2200      	movs	r2, #0
 8018814:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Reset the retransmission time-out. */
      pcb->rto = (s16_t)((pcb->sa >> 3) + pcb->sv);
 8018818:	687b      	ldr	r3, [r7, #4]
 801881a:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	@ 0x3c
 801881e:	10db      	asrs	r3, r3, #3
 8018820:	b21b      	sxth	r3, r3
 8018822:	b29a      	uxth	r2, r3
 8018824:	687b      	ldr	r3, [r7, #4]
 8018826:	f9b3 303e 	ldrsh.w	r3, [r3, #62]	@ 0x3e
 801882a:	b29b      	uxth	r3, r3
 801882c:	4413      	add	r3, r2
 801882e:	b29b      	uxth	r3, r3
 8018830:	b21a      	sxth	r2, r3
 8018832:	687b      	ldr	r3, [r7, #4]
 8018834:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

      /* Record how much data this ACK acks */
      acked = (tcpwnd_size_t)(ackno - pcb->lastack);
 8018838:	4b18      	ldr	r3, [pc, #96]	@ (801889c <tcp_receive+0x270>)
 801883a:	681b      	ldr	r3, [r3, #0]
 801883c:	b29a      	uxth	r2, r3
 801883e:	687b      	ldr	r3, [r7, #4]
 8018840:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8018842:	b29b      	uxth	r3, r3
 8018844:	1ad3      	subs	r3, r2, r3
 8018846:	85fb      	strh	r3, [r7, #46]	@ 0x2e

      /* Reset the fast retransmit variables. */
      pcb->dupacks = 0;
 8018848:	687b      	ldr	r3, [r7, #4]
 801884a:	2200      	movs	r2, #0
 801884c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
      pcb->lastack = ackno;
 8018850:	4b12      	ldr	r3, [pc, #72]	@ (801889c <tcp_receive+0x270>)
 8018852:	681a      	ldr	r2, [r3, #0]
 8018854:	687b      	ldr	r3, [r7, #4]
 8018856:	645a      	str	r2, [r3, #68]	@ 0x44

      /* Update the congestion control variables (cwnd and
         ssthresh). */
      if (pcb->state >= ESTABLISHED) {
 8018858:	687b      	ldr	r3, [r7, #4]
 801885a:	7d1b      	ldrb	r3, [r3, #20]
 801885c:	2b03      	cmp	r3, #3
 801885e:	f240 8097 	bls.w	8018990 <tcp_receive+0x364>
        if (pcb->cwnd < pcb->ssthresh) {
 8018862:	687b      	ldr	r3, [r7, #4]
 8018864:	f8b3 2048 	ldrh.w	r2, [r3, #72]	@ 0x48
 8018868:	687b      	ldr	r3, [r7, #4]
 801886a:	f8b3 304a 	ldrh.w	r3, [r3, #74]	@ 0x4a
 801886e:	429a      	cmp	r2, r3
 8018870:	d245      	bcs.n	80188fe <tcp_receive+0x2d2>
          tcpwnd_size_t increase;
          /* limit to 1 SMSS segment during period following RTO */
          u8_t num_seg = (pcb->flags & TF_RTO) ? 1 : 2;
 8018872:	687b      	ldr	r3, [r7, #4]
 8018874:	8b5b      	ldrh	r3, [r3, #26]
 8018876:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 801887a:	2b00      	cmp	r3, #0
 801887c:	d014      	beq.n	80188a8 <tcp_receive+0x27c>
 801887e:	2301      	movs	r3, #1
 8018880:	e013      	b.n	80188aa <tcp_receive+0x27e>
 8018882:	bf00      	nop
 8018884:	080215e8 	.word	0x080215e8
 8018888:	08021918 	.word	0x08021918
 801888c:	08021634 	.word	0x08021634
 8018890:	08021934 	.word	0x08021934
 8018894:	240087d8 	.word	0x240087d8
 8018898:	240087cc 	.word	0x240087cc
 801889c:	240087d0 	.word	0x240087d0
 80188a0:	240087bc 	.word	0x240087bc
 80188a4:	240087d6 	.word	0x240087d6
 80188a8:	2302      	movs	r3, #2
 80188aa:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
          /* RFC 3465, section 2.2 Slow Start */
          increase = LWIP_MIN(acked, (tcpwnd_size_t)(num_seg * pcb->mss));
 80188ae:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 80188b2:	b29a      	uxth	r2, r3
 80188b4:	687b      	ldr	r3, [r7, #4]
 80188b6:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 80188b8:	fb12 f303 	smulbb	r3, r2, r3
 80188bc:	b29b      	uxth	r3, r3
 80188be:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 80188c0:	4293      	cmp	r3, r2
 80188c2:	bf28      	it	cs
 80188c4:	4613      	movcs	r3, r2
 80188c6:	857b      	strh	r3, [r7, #42]	@ 0x2a
          TCP_WND_INC(pcb->cwnd, increase);
 80188c8:	687b      	ldr	r3, [r7, #4]
 80188ca:	f8b3 2048 	ldrh.w	r2, [r3, #72]	@ 0x48
 80188ce:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 80188d0:	4413      	add	r3, r2
 80188d2:	b29a      	uxth	r2, r3
 80188d4:	687b      	ldr	r3, [r7, #4]
 80188d6:	f8b3 3048 	ldrh.w	r3, [r3, #72]	@ 0x48
 80188da:	429a      	cmp	r2, r3
 80188dc:	d309      	bcc.n	80188f2 <tcp_receive+0x2c6>
 80188de:	687b      	ldr	r3, [r7, #4]
 80188e0:	f8b3 2048 	ldrh.w	r2, [r3, #72]	@ 0x48
 80188e4:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 80188e6:	4413      	add	r3, r2
 80188e8:	b29a      	uxth	r2, r3
 80188ea:	687b      	ldr	r3, [r7, #4]
 80188ec:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
 80188f0:	e04e      	b.n	8018990 <tcp_receive+0x364>
 80188f2:	687b      	ldr	r3, [r7, #4]
 80188f4:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80188f8:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
 80188fc:	e048      	b.n	8018990 <tcp_receive+0x364>
          LWIP_DEBUGF(TCP_CWND_DEBUG, ("tcp_receive: slow start cwnd %"TCPWNDSIZE_F"\n", pcb->cwnd));
        } else {
          /* RFC 3465, section 2.1 Congestion Avoidance */
          TCP_WND_INC(pcb->bytes_acked, acked);
 80188fe:	687b      	ldr	r3, [r7, #4]
 8018900:	f8b3 206a 	ldrh.w	r2, [r3, #106]	@ 0x6a
 8018904:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8018906:	4413      	add	r3, r2
 8018908:	b29a      	uxth	r2, r3
 801890a:	687b      	ldr	r3, [r7, #4]
 801890c:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8018910:	429a      	cmp	r2, r3
 8018912:	d309      	bcc.n	8018928 <tcp_receive+0x2fc>
 8018914:	687b      	ldr	r3, [r7, #4]
 8018916:	f8b3 206a 	ldrh.w	r2, [r3, #106]	@ 0x6a
 801891a:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 801891c:	4413      	add	r3, r2
 801891e:	b29a      	uxth	r2, r3
 8018920:	687b      	ldr	r3, [r7, #4]
 8018922:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 8018926:	e004      	b.n	8018932 <tcp_receive+0x306>
 8018928:	687b      	ldr	r3, [r7, #4]
 801892a:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 801892e:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
          if (pcb->bytes_acked >= pcb->cwnd) {
 8018932:	687b      	ldr	r3, [r7, #4]
 8018934:	f8b3 206a 	ldrh.w	r2, [r3, #106]	@ 0x6a
 8018938:	687b      	ldr	r3, [r7, #4]
 801893a:	f8b3 3048 	ldrh.w	r3, [r3, #72]	@ 0x48
 801893e:	429a      	cmp	r2, r3
 8018940:	d326      	bcc.n	8018990 <tcp_receive+0x364>
            pcb->bytes_acked = (tcpwnd_size_t)(pcb->bytes_acked - pcb->cwnd);
 8018942:	687b      	ldr	r3, [r7, #4]
 8018944:	f8b3 206a 	ldrh.w	r2, [r3, #106]	@ 0x6a
 8018948:	687b      	ldr	r3, [r7, #4]
 801894a:	f8b3 3048 	ldrh.w	r3, [r3, #72]	@ 0x48
 801894e:	1ad3      	subs	r3, r2, r3
 8018950:	b29a      	uxth	r2, r3
 8018952:	687b      	ldr	r3, [r7, #4]
 8018954:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
            TCP_WND_INC(pcb->cwnd, pcb->mss);
 8018958:	687b      	ldr	r3, [r7, #4]
 801895a:	f8b3 2048 	ldrh.w	r2, [r3, #72]	@ 0x48
 801895e:	687b      	ldr	r3, [r7, #4]
 8018960:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8018962:	4413      	add	r3, r2
 8018964:	b29a      	uxth	r2, r3
 8018966:	687b      	ldr	r3, [r7, #4]
 8018968:	f8b3 3048 	ldrh.w	r3, [r3, #72]	@ 0x48
 801896c:	429a      	cmp	r2, r3
 801896e:	d30a      	bcc.n	8018986 <tcp_receive+0x35a>
 8018970:	687b      	ldr	r3, [r7, #4]
 8018972:	f8b3 2048 	ldrh.w	r2, [r3, #72]	@ 0x48
 8018976:	687b      	ldr	r3, [r7, #4]
 8018978:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 801897a:	4413      	add	r3, r2
 801897c:	b29a      	uxth	r2, r3
 801897e:	687b      	ldr	r3, [r7, #4]
 8018980:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
 8018984:	e004      	b.n	8018990 <tcp_receive+0x364>
 8018986:	687b      	ldr	r3, [r7, #4]
 8018988:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 801898c:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
                                    pcb->unacked != NULL ?
                                    lwip_ntohl(pcb->unacked->tcphdr->seqno) + TCP_TCPLEN(pcb->unacked) : 0));

      /* Remove segment from the unacknowledged list if the incoming
         ACK acknowledges them. */
      pcb->unacked = tcp_free_acked_segments(pcb, pcb->unacked, "unacked", pcb->unsent);
 8018990:	687b      	ldr	r3, [r7, #4]
 8018992:	6f19      	ldr	r1, [r3, #112]	@ 0x70
 8018994:	687b      	ldr	r3, [r7, #4]
 8018996:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8018998:	4a98      	ldr	r2, [pc, #608]	@ (8018bfc <tcp_receive+0x5d0>)
 801899a:	6878      	ldr	r0, [r7, #4]
 801899c:	f7ff fdca 	bl	8018534 <tcp_free_acked_segments>
 80189a0:	4602      	mov	r2, r0
 80189a2:	687b      	ldr	r3, [r7, #4]
 80189a4:	671a      	str	r2, [r3, #112]	@ 0x70
         on the list are acknowledged by the ACK. This may seem
         strange since an "unsent" segment shouldn't be acked. The
         rationale is that lwIP puts all outstanding segments on the
         ->unsent list after a retransmission, so these segments may
         in fact have been sent once. */
      pcb->unsent = tcp_free_acked_segments(pcb, pcb->unsent, "unsent", pcb->unacked);
 80189a6:	687b      	ldr	r3, [r7, #4]
 80189a8:	6ed9      	ldr	r1, [r3, #108]	@ 0x6c
 80189aa:	687b      	ldr	r3, [r7, #4]
 80189ac:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80189ae:	4a94      	ldr	r2, [pc, #592]	@ (8018c00 <tcp_receive+0x5d4>)
 80189b0:	6878      	ldr	r0, [r7, #4]
 80189b2:	f7ff fdbf 	bl	8018534 <tcp_free_acked_segments>
 80189b6:	4602      	mov	r2, r0
 80189b8:	687b      	ldr	r3, [r7, #4]
 80189ba:	66da      	str	r2, [r3, #108]	@ 0x6c

      /* If there's nothing left to acknowledge, stop the retransmit
         timer, otherwise reset it to start again */
      if (pcb->unacked == NULL) {
 80189bc:	687b      	ldr	r3, [r7, #4]
 80189be:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80189c0:	2b00      	cmp	r3, #0
 80189c2:	d104      	bne.n	80189ce <tcp_receive+0x3a2>
        pcb->rtime = -1;
 80189c4:	687b      	ldr	r3, [r7, #4]
 80189c6:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80189ca:	861a      	strh	r2, [r3, #48]	@ 0x30
 80189cc:	e002      	b.n	80189d4 <tcp_receive+0x3a8>
      } else {
        pcb->rtime = 0;
 80189ce:	687b      	ldr	r3, [r7, #4]
 80189d0:	2200      	movs	r2, #0
 80189d2:	861a      	strh	r2, [r3, #48]	@ 0x30
      }

      pcb->polltmr = 0;
 80189d4:	687b      	ldr	r3, [r7, #4]
 80189d6:	2200      	movs	r2, #0
 80189d8:	771a      	strb	r2, [r3, #28]

#if TCP_OVERSIZE
      if (pcb->unsent == NULL) {
 80189da:	687b      	ldr	r3, [r7, #4]
 80189dc:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80189de:	2b00      	cmp	r3, #0
 80189e0:	d103      	bne.n	80189ea <tcp_receive+0x3be>
        pcb->unsent_oversize = 0;
 80189e2:	687b      	ldr	r3, [r7, #4]
 80189e4:	2200      	movs	r2, #0
 80189e6:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
        /* Inform neighbor reachability of forward progress. */
        nd6_reachability_hint(ip6_current_src_addr());
      }
#endif /* LWIP_IPV6 && LWIP_ND6_TCP_REACHABILITY_HINTS*/

      pcb->snd_buf = (tcpwnd_size_t)(pcb->snd_buf + recv_acked);
 80189ea:	687b      	ldr	r3, [r7, #4]
 80189ec:	f8b3 2064 	ldrh.w	r2, [r3, #100]	@ 0x64
 80189f0:	4b84      	ldr	r3, [pc, #528]	@ (8018c04 <tcp_receive+0x5d8>)
 80189f2:	881b      	ldrh	r3, [r3, #0]
 80189f4:	4413      	add	r3, r2
 80189f6:	b29a      	uxth	r2, r3
 80189f8:	687b      	ldr	r3, [r7, #4]
 80189fa:	f8a3 2064 	strh.w	r2, [r3, #100]	@ 0x64
      /* check if this ACK ends our retransmission of in-flight data */
      if (pcb->flags & TF_RTO) {
 80189fe:	687b      	ldr	r3, [r7, #4]
 8018a00:	8b5b      	ldrh	r3, [r3, #26]
 8018a02:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8018a06:	2b00      	cmp	r3, #0
 8018a08:	d035      	beq.n	8018a76 <tcp_receive+0x44a>
        /* RTO is done if
            1) both queues are empty or
            2) unacked is empty and unsent head contains data not part of RTO or
            3) unacked head contains data not part of RTO */
        if (pcb->unacked == NULL) {
 8018a0a:	687b      	ldr	r3, [r7, #4]
 8018a0c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8018a0e:	2b00      	cmp	r3, #0
 8018a10:	d118      	bne.n	8018a44 <tcp_receive+0x418>
          if ((pcb->unsent == NULL) ||
 8018a12:	687b      	ldr	r3, [r7, #4]
 8018a14:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8018a16:	2b00      	cmp	r3, #0
 8018a18:	d00c      	beq.n	8018a34 <tcp_receive+0x408>
              (TCP_SEQ_LEQ(pcb->rto_end, lwip_ntohl(pcb->unsent->tcphdr->seqno)))) {
 8018a1a:	687b      	ldr	r3, [r7, #4]
 8018a1c:	6cdc      	ldr	r4, [r3, #76]	@ 0x4c
 8018a1e:	687b      	ldr	r3, [r7, #4]
 8018a20:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8018a22:	68db      	ldr	r3, [r3, #12]
 8018a24:	685b      	ldr	r3, [r3, #4]
 8018a26:	4618      	mov	r0, r3
 8018a28:	f7fa fd97 	bl	801355a <lwip_htonl>
 8018a2c:	4603      	mov	r3, r0
 8018a2e:	1ae3      	subs	r3, r4, r3
          if ((pcb->unsent == NULL) ||
 8018a30:	2b00      	cmp	r3, #0
 8018a32:	dc20      	bgt.n	8018a76 <tcp_receive+0x44a>
            tcp_clear_flags(pcb, TF_RTO);
 8018a34:	687b      	ldr	r3, [r7, #4]
 8018a36:	8b5b      	ldrh	r3, [r3, #26]
 8018a38:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8018a3c:	b29a      	uxth	r2, r3
 8018a3e:	687b      	ldr	r3, [r7, #4]
 8018a40:	835a      	strh	r2, [r3, #26]
    } else if (TCP_SEQ_BETWEEN(ackno, pcb->lastack + 1, pcb->snd_nxt)) {
 8018a42:	e018      	b.n	8018a76 <tcp_receive+0x44a>
          }
        } else if (TCP_SEQ_LEQ(pcb->rto_end, lwip_ntohl(pcb->unacked->tcphdr->seqno))) {
 8018a44:	687b      	ldr	r3, [r7, #4]
 8018a46:	6cdc      	ldr	r4, [r3, #76]	@ 0x4c
 8018a48:	687b      	ldr	r3, [r7, #4]
 8018a4a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8018a4c:	68db      	ldr	r3, [r3, #12]
 8018a4e:	685b      	ldr	r3, [r3, #4]
 8018a50:	4618      	mov	r0, r3
 8018a52:	f7fa fd82 	bl	801355a <lwip_htonl>
 8018a56:	4603      	mov	r3, r0
 8018a58:	1ae3      	subs	r3, r4, r3
 8018a5a:	2b00      	cmp	r3, #0
 8018a5c:	dc0b      	bgt.n	8018a76 <tcp_receive+0x44a>
          tcp_clear_flags(pcb, TF_RTO);
 8018a5e:	687b      	ldr	r3, [r7, #4]
 8018a60:	8b5b      	ldrh	r3, [r3, #26]
 8018a62:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8018a66:	b29a      	uxth	r2, r3
 8018a68:	687b      	ldr	r3, [r7, #4]
 8018a6a:	835a      	strh	r2, [r3, #26]
    } else if (TCP_SEQ_BETWEEN(ackno, pcb->lastack + 1, pcb->snd_nxt)) {
 8018a6c:	e003      	b.n	8018a76 <tcp_receive+0x44a>
        }
      }
      /* End of ACK for new data processing. */
    } else {
      /* Out of sequence ACK, didn't really ack anything */
      tcp_send_empty_ack(pcb);
 8018a6e:	6878      	ldr	r0, [r7, #4]
 8018a70:	f002 fbca 	bl	801b208 <tcp_send_empty_ack>
 8018a74:	e000      	b.n	8018a78 <tcp_receive+0x44c>
    } else if (TCP_SEQ_BETWEEN(ackno, pcb->lastack + 1, pcb->snd_nxt)) {
 8018a76:	bf00      	nop
                                pcb->rttest, pcb->rtseq, ackno));

    /* RTT estimation calculations. This is done by checking if the
       incoming segment acknowledges the segment we use to take a
       round-trip time measurement. */
    if (pcb->rttest && TCP_SEQ_LT(pcb->rtseq, ackno)) {
 8018a78:	687b      	ldr	r3, [r7, #4]
 8018a7a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8018a7c:	2b00      	cmp	r3, #0
 8018a7e:	d05b      	beq.n	8018b38 <tcp_receive+0x50c>
 8018a80:	687b      	ldr	r3, [r7, #4]
 8018a82:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8018a84:	4b60      	ldr	r3, [pc, #384]	@ (8018c08 <tcp_receive+0x5dc>)
 8018a86:	681b      	ldr	r3, [r3, #0]
 8018a88:	1ad3      	subs	r3, r2, r3
 8018a8a:	2b00      	cmp	r3, #0
 8018a8c:	da54      	bge.n	8018b38 <tcp_receive+0x50c>
      /* diff between this shouldn't exceed 32K since this are tcp timer ticks
         and a round-trip shouldn't be that long... */
      m = (s16_t)(tcp_ticks - pcb->rttest);
 8018a8e:	4b5f      	ldr	r3, [pc, #380]	@ (8018c0c <tcp_receive+0x5e0>)
 8018a90:	681b      	ldr	r3, [r3, #0]
 8018a92:	b29a      	uxth	r2, r3
 8018a94:	687b      	ldr	r3, [r7, #4]
 8018a96:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8018a98:	b29b      	uxth	r3, r3
 8018a9a:	1ad3      	subs	r3, r2, r3
 8018a9c:	b29b      	uxth	r3, r3
 8018a9e:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e

      LWIP_DEBUGF(TCP_RTO_DEBUG, ("tcp_receive: experienced rtt %"U16_F" ticks (%"U16_F" msec).\n",
                                  m, (u16_t)(m * TCP_SLOW_INTERVAL)));

      /* This is taken directly from VJs original code in his paper */
      m = (s16_t)(m - (pcb->sa >> 3));
 8018aa2:	f8b7 204e 	ldrh.w	r2, [r7, #78]	@ 0x4e
 8018aa6:	687b      	ldr	r3, [r7, #4]
 8018aa8:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	@ 0x3c
 8018aac:	10db      	asrs	r3, r3, #3
 8018aae:	b21b      	sxth	r3, r3
 8018ab0:	b29b      	uxth	r3, r3
 8018ab2:	1ad3      	subs	r3, r2, r3
 8018ab4:	b29b      	uxth	r3, r3
 8018ab6:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
      pcb->sa = (s16_t)(pcb->sa + m);
 8018aba:	687b      	ldr	r3, [r7, #4]
 8018abc:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	@ 0x3c
 8018ac0:	b29a      	uxth	r2, r3
 8018ac2:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 8018ac6:	4413      	add	r3, r2
 8018ac8:	b29b      	uxth	r3, r3
 8018aca:	b21a      	sxth	r2, r3
 8018acc:	687b      	ldr	r3, [r7, #4]
 8018ace:	879a      	strh	r2, [r3, #60]	@ 0x3c
      if (m < 0) {
 8018ad0:	f9b7 304e 	ldrsh.w	r3, [r7, #78]	@ 0x4e
 8018ad4:	2b00      	cmp	r3, #0
 8018ad6:	da05      	bge.n	8018ae4 <tcp_receive+0x4b8>
        m = (s16_t) - m;
 8018ad8:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 8018adc:	425b      	negs	r3, r3
 8018ade:	b29b      	uxth	r3, r3
 8018ae0:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
      }
      m = (s16_t)(m - (pcb->sv >> 2));
 8018ae4:	f8b7 204e 	ldrh.w	r2, [r7, #78]	@ 0x4e
 8018ae8:	687b      	ldr	r3, [r7, #4]
 8018aea:	f9b3 303e 	ldrsh.w	r3, [r3, #62]	@ 0x3e
 8018aee:	109b      	asrs	r3, r3, #2
 8018af0:	b21b      	sxth	r3, r3
 8018af2:	b29b      	uxth	r3, r3
 8018af4:	1ad3      	subs	r3, r2, r3
 8018af6:	b29b      	uxth	r3, r3
 8018af8:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
      pcb->sv = (s16_t)(pcb->sv + m);
 8018afc:	687b      	ldr	r3, [r7, #4]
 8018afe:	f9b3 303e 	ldrsh.w	r3, [r3, #62]	@ 0x3e
 8018b02:	b29a      	uxth	r2, r3
 8018b04:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 8018b08:	4413      	add	r3, r2
 8018b0a:	b29b      	uxth	r3, r3
 8018b0c:	b21a      	sxth	r2, r3
 8018b0e:	687b      	ldr	r3, [r7, #4]
 8018b10:	87da      	strh	r2, [r3, #62]	@ 0x3e
      pcb->rto = (s16_t)((pcb->sa >> 3) + pcb->sv);
 8018b12:	687b      	ldr	r3, [r7, #4]
 8018b14:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	@ 0x3c
 8018b18:	10db      	asrs	r3, r3, #3
 8018b1a:	b21b      	sxth	r3, r3
 8018b1c:	b29a      	uxth	r2, r3
 8018b1e:	687b      	ldr	r3, [r7, #4]
 8018b20:	f9b3 303e 	ldrsh.w	r3, [r3, #62]	@ 0x3e
 8018b24:	b29b      	uxth	r3, r3
 8018b26:	4413      	add	r3, r2
 8018b28:	b29b      	uxth	r3, r3
 8018b2a:	b21a      	sxth	r2, r3
 8018b2c:	687b      	ldr	r3, [r7, #4]
 8018b2e:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

      LWIP_DEBUGF(TCP_RTO_DEBUG, ("tcp_receive: RTO %"U16_F" (%"U16_F" milliseconds)\n",
                                  pcb->rto, (u16_t)(pcb->rto * TCP_SLOW_INTERVAL)));

      pcb->rttest = 0;
 8018b32:	687b      	ldr	r3, [r7, #4]
 8018b34:	2200      	movs	r2, #0
 8018b36:	635a      	str	r2, [r3, #52]	@ 0x34

  /* If the incoming segment contains data, we must process it
     further unless the pcb already received a FIN.
     (RFC 793, chapter 3.9, "SEGMENT ARRIVES" in states CLOSE-WAIT, CLOSING,
     LAST-ACK and TIME-WAIT: "Ignore the segment text.") */
  if ((tcplen > 0) && (pcb->state < CLOSE_WAIT)) {
 8018b38:	4b35      	ldr	r3, [pc, #212]	@ (8018c10 <tcp_receive+0x5e4>)
 8018b3a:	881b      	ldrh	r3, [r3, #0]
 8018b3c:	2b00      	cmp	r3, #0
 8018b3e:	f000 84df 	beq.w	8019500 <tcp_receive+0xed4>
 8018b42:	687b      	ldr	r3, [r7, #4]
 8018b44:	7d1b      	ldrb	r3, [r3, #20]
 8018b46:	2b06      	cmp	r3, #6
 8018b48:	f200 84da 	bhi.w	8019500 <tcp_receive+0xed4>
       this if the sequence number of the incoming segment is less
       than rcv_nxt, and the sequence number plus the length of the
       segment is larger than rcv_nxt. */
    /*    if (TCP_SEQ_LT(seqno, pcb->rcv_nxt)) {
          if (TCP_SEQ_LT(pcb->rcv_nxt, seqno + tcplen)) {*/
    if (TCP_SEQ_BETWEEN(pcb->rcv_nxt, seqno + 1, seqno + tcplen - 1)) {
 8018b4c:	687b      	ldr	r3, [r7, #4]
 8018b4e:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8018b50:	4b30      	ldr	r3, [pc, #192]	@ (8018c14 <tcp_receive+0x5e8>)
 8018b52:	681b      	ldr	r3, [r3, #0]
 8018b54:	1ad3      	subs	r3, r2, r3
 8018b56:	3b01      	subs	r3, #1
 8018b58:	2b00      	cmp	r3, #0
 8018b5a:	f2c0 808f 	blt.w	8018c7c <tcp_receive+0x650>
 8018b5e:	687b      	ldr	r3, [r7, #4]
 8018b60:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8018b62:	4b2b      	ldr	r3, [pc, #172]	@ (8018c10 <tcp_receive+0x5e4>)
 8018b64:	881b      	ldrh	r3, [r3, #0]
 8018b66:	4619      	mov	r1, r3
 8018b68:	4b2a      	ldr	r3, [pc, #168]	@ (8018c14 <tcp_receive+0x5e8>)
 8018b6a:	681b      	ldr	r3, [r3, #0]
 8018b6c:	440b      	add	r3, r1
 8018b6e:	1ad3      	subs	r3, r2, r3
 8018b70:	3301      	adds	r3, #1
 8018b72:	2b00      	cmp	r3, #0
 8018b74:	f300 8082 	bgt.w	8018c7c <tcp_receive+0x650>

         After we are done with adjusting the pbuf pointers we must
         adjust the ->data pointer in the seg and the segment
         length.*/

      struct pbuf *p = inseg.p;
 8018b78:	4b27      	ldr	r3, [pc, #156]	@ (8018c18 <tcp_receive+0x5ec>)
 8018b7a:	685b      	ldr	r3, [r3, #4]
 8018b7c:	647b      	str	r3, [r7, #68]	@ 0x44
      u32_t off32 = pcb->rcv_nxt - seqno;
 8018b7e:	687b      	ldr	r3, [r7, #4]
 8018b80:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8018b82:	4b24      	ldr	r3, [pc, #144]	@ (8018c14 <tcp_receive+0x5e8>)
 8018b84:	681b      	ldr	r3, [r3, #0]
 8018b86:	1ad3      	subs	r3, r2, r3
 8018b88:	627b      	str	r3, [r7, #36]	@ 0x24
      u16_t new_tot_len, off;
      LWIP_ASSERT("inseg.p != NULL", inseg.p);
 8018b8a:	4b23      	ldr	r3, [pc, #140]	@ (8018c18 <tcp_receive+0x5ec>)
 8018b8c:	685b      	ldr	r3, [r3, #4]
 8018b8e:	2b00      	cmp	r3, #0
 8018b90:	d106      	bne.n	8018ba0 <tcp_receive+0x574>
 8018b92:	4b22      	ldr	r3, [pc, #136]	@ (8018c1c <tcp_receive+0x5f0>)
 8018b94:	f240 5294 	movw	r2, #1428	@ 0x594
 8018b98:	4921      	ldr	r1, [pc, #132]	@ (8018c20 <tcp_receive+0x5f4>)
 8018b9a:	4822      	ldr	r0, [pc, #136]	@ (8018c24 <tcp_receive+0x5f8>)
 8018b9c:	f005 fec0 	bl	801e920 <iprintf>
      LWIP_ASSERT("insane offset!", (off32 < 0xffff));
 8018ba0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8018ba2:	f64f 72fe 	movw	r2, #65534	@ 0xfffe
 8018ba6:	4293      	cmp	r3, r2
 8018ba8:	d906      	bls.n	8018bb8 <tcp_receive+0x58c>
 8018baa:	4b1c      	ldr	r3, [pc, #112]	@ (8018c1c <tcp_receive+0x5f0>)
 8018bac:	f240 5295 	movw	r2, #1429	@ 0x595
 8018bb0:	491d      	ldr	r1, [pc, #116]	@ (8018c28 <tcp_receive+0x5fc>)
 8018bb2:	481c      	ldr	r0, [pc, #112]	@ (8018c24 <tcp_receive+0x5f8>)
 8018bb4:	f005 feb4 	bl	801e920 <iprintf>
      off = (u16_t)off32;
 8018bb8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8018bba:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42
      LWIP_ASSERT("pbuf too short!", (((s32_t)inseg.p->tot_len) >= off));
 8018bbe:	4b16      	ldr	r3, [pc, #88]	@ (8018c18 <tcp_receive+0x5ec>)
 8018bc0:	685b      	ldr	r3, [r3, #4]
 8018bc2:	891b      	ldrh	r3, [r3, #8]
 8018bc4:	f8b7 2042 	ldrh.w	r2, [r7, #66]	@ 0x42
 8018bc8:	429a      	cmp	r2, r3
 8018bca:	d906      	bls.n	8018bda <tcp_receive+0x5ae>
 8018bcc:	4b13      	ldr	r3, [pc, #76]	@ (8018c1c <tcp_receive+0x5f0>)
 8018bce:	f240 5297 	movw	r2, #1431	@ 0x597
 8018bd2:	4916      	ldr	r1, [pc, #88]	@ (8018c2c <tcp_receive+0x600>)
 8018bd4:	4813      	ldr	r0, [pc, #76]	@ (8018c24 <tcp_receive+0x5f8>)
 8018bd6:	f005 fea3 	bl	801e920 <iprintf>
      inseg.len -= off;
 8018bda:	4b0f      	ldr	r3, [pc, #60]	@ (8018c18 <tcp_receive+0x5ec>)
 8018bdc:	891a      	ldrh	r2, [r3, #8]
 8018bde:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 8018be2:	1ad3      	subs	r3, r2, r3
 8018be4:	b29a      	uxth	r2, r3
 8018be6:	4b0c      	ldr	r3, [pc, #48]	@ (8018c18 <tcp_receive+0x5ec>)
 8018be8:	811a      	strh	r2, [r3, #8]
      new_tot_len = (u16_t)(inseg.p->tot_len - off);
 8018bea:	4b0b      	ldr	r3, [pc, #44]	@ (8018c18 <tcp_receive+0x5ec>)
 8018bec:	685b      	ldr	r3, [r3, #4]
 8018bee:	891a      	ldrh	r2, [r3, #8]
 8018bf0:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 8018bf4:	1ad3      	subs	r3, r2, r3
 8018bf6:	847b      	strh	r3, [r7, #34]	@ 0x22
      while (p->len < off) {
 8018bf8:	e02a      	b.n	8018c50 <tcp_receive+0x624>
 8018bfa:	bf00      	nop
 8018bfc:	08021950 	.word	0x08021950
 8018c00:	08021958 	.word	0x08021958
 8018c04:	240087d4 	.word	0x240087d4
 8018c08:	240087d0 	.word	0x240087d0
 8018c0c:	24008794 	.word	0x24008794
 8018c10:	240087d6 	.word	0x240087d6
 8018c14:	240087cc 	.word	0x240087cc
 8018c18:	240087ac 	.word	0x240087ac
 8018c1c:	080215e8 	.word	0x080215e8
 8018c20:	08021960 	.word	0x08021960
 8018c24:	08021634 	.word	0x08021634
 8018c28:	08021970 	.word	0x08021970
 8018c2c:	08021980 	.word	0x08021980
        off -= p->len;
 8018c30:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8018c32:	895b      	ldrh	r3, [r3, #10]
 8018c34:	f8b7 2042 	ldrh.w	r2, [r7, #66]	@ 0x42
 8018c38:	1ad3      	subs	r3, r2, r3
 8018c3a:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42
        /* all pbufs up to and including this one have len==0, so tot_len is equal */
        p->tot_len = new_tot_len;
 8018c3e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8018c40:	8c7a      	ldrh	r2, [r7, #34]	@ 0x22
 8018c42:	811a      	strh	r2, [r3, #8]
        p->len = 0;
 8018c44:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8018c46:	2200      	movs	r2, #0
 8018c48:	815a      	strh	r2, [r3, #10]
        p = p->next;
 8018c4a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8018c4c:	681b      	ldr	r3, [r3, #0]
 8018c4e:	647b      	str	r3, [r7, #68]	@ 0x44
      while (p->len < off) {
 8018c50:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8018c52:	895b      	ldrh	r3, [r3, #10]
 8018c54:	f8b7 2042 	ldrh.w	r2, [r7, #66]	@ 0x42
 8018c58:	429a      	cmp	r2, r3
 8018c5a:	d8e9      	bhi.n	8018c30 <tcp_receive+0x604>
      }
      /* cannot fail... */
      pbuf_remove_header(p, off);
 8018c5c:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 8018c60:	4619      	mov	r1, r3
 8018c62:	6c78      	ldr	r0, [r7, #68]	@ 0x44
 8018c64:	f7fc f898 	bl	8014d98 <pbuf_remove_header>
      inseg.tcphdr->seqno = seqno = pcb->rcv_nxt;
 8018c68:	687b      	ldr	r3, [r7, #4]
 8018c6a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8018c6c:	4a90      	ldr	r2, [pc, #576]	@ (8018eb0 <tcp_receive+0x884>)
 8018c6e:	6013      	str	r3, [r2, #0]
 8018c70:	4b90      	ldr	r3, [pc, #576]	@ (8018eb4 <tcp_receive+0x888>)
 8018c72:	68db      	ldr	r3, [r3, #12]
 8018c74:	4a8e      	ldr	r2, [pc, #568]	@ (8018eb0 <tcp_receive+0x884>)
 8018c76:	6812      	ldr	r2, [r2, #0]
 8018c78:	605a      	str	r2, [r3, #4]
    if (TCP_SEQ_BETWEEN(pcb->rcv_nxt, seqno + 1, seqno + tcplen - 1)) {
 8018c7a:	e00d      	b.n	8018c98 <tcp_receive+0x66c>
    } else {
      if (TCP_SEQ_LT(seqno, pcb->rcv_nxt)) {
 8018c7c:	4b8c      	ldr	r3, [pc, #560]	@ (8018eb0 <tcp_receive+0x884>)
 8018c7e:	681a      	ldr	r2, [r3, #0]
 8018c80:	687b      	ldr	r3, [r7, #4]
 8018c82:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8018c84:	1ad3      	subs	r3, r2, r3
 8018c86:	2b00      	cmp	r3, #0
 8018c88:	da06      	bge.n	8018c98 <tcp_receive+0x66c>
        /* the whole segment is < rcv_nxt */
        /* must be a duplicate of a packet that has already been correctly handled */

        LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_receive: duplicate seqno %"U32_F"\n", seqno));
        tcp_ack_now(pcb);
 8018c8a:	687b      	ldr	r3, [r7, #4]
 8018c8c:	8b5b      	ldrh	r3, [r3, #26]
 8018c8e:	f043 0302 	orr.w	r3, r3, #2
 8018c92:	b29a      	uxth	r2, r3
 8018c94:	687b      	ldr	r3, [r7, #4]
 8018c96:	835a      	strh	r2, [r3, #26]
    }

    /* The sequence number must be within the window (above rcv_nxt
       and below rcv_nxt + rcv_wnd) in order to be further
       processed. */
    if (TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt,
 8018c98:	4b85      	ldr	r3, [pc, #532]	@ (8018eb0 <tcp_receive+0x884>)
 8018c9a:	681a      	ldr	r2, [r3, #0]
 8018c9c:	687b      	ldr	r3, [r7, #4]
 8018c9e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8018ca0:	1ad3      	subs	r3, r2, r3
 8018ca2:	2b00      	cmp	r3, #0
 8018ca4:	f2c0 8427 	blt.w	80194f6 <tcp_receive+0xeca>
 8018ca8:	4b81      	ldr	r3, [pc, #516]	@ (8018eb0 <tcp_receive+0x884>)
 8018caa:	681a      	ldr	r2, [r3, #0]
 8018cac:	687b      	ldr	r3, [r7, #4]
 8018cae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8018cb0:	6879      	ldr	r1, [r7, #4]
 8018cb2:	8d09      	ldrh	r1, [r1, #40]	@ 0x28
 8018cb4:	440b      	add	r3, r1
 8018cb6:	1ad3      	subs	r3, r2, r3
 8018cb8:	3301      	adds	r3, #1
 8018cba:	2b00      	cmp	r3, #0
 8018cbc:	f300 841b 	bgt.w	80194f6 <tcp_receive+0xeca>
                        pcb->rcv_nxt + pcb->rcv_wnd - 1)) {
      if (pcb->rcv_nxt == seqno) {
 8018cc0:	687b      	ldr	r3, [r7, #4]
 8018cc2:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8018cc4:	4b7a      	ldr	r3, [pc, #488]	@ (8018eb0 <tcp_receive+0x884>)
 8018cc6:	681b      	ldr	r3, [r3, #0]
 8018cc8:	429a      	cmp	r2, r3
 8018cca:	f040 8298 	bne.w	80191fe <tcp_receive+0xbd2>
        /* The incoming segment is the next in sequence. We check if
           we have to trim the end of the segment and update rcv_nxt
           and pass the data to the application. */
        tcplen = TCP_TCPLEN(&inseg);
 8018cce:	4b79      	ldr	r3, [pc, #484]	@ (8018eb4 <tcp_receive+0x888>)
 8018cd0:	891c      	ldrh	r4, [r3, #8]
 8018cd2:	4b78      	ldr	r3, [pc, #480]	@ (8018eb4 <tcp_receive+0x888>)
 8018cd4:	68db      	ldr	r3, [r3, #12]
 8018cd6:	899b      	ldrh	r3, [r3, #12]
 8018cd8:	b29b      	uxth	r3, r3
 8018cda:	4618      	mov	r0, r3
 8018cdc:	f7fa fc28 	bl	8013530 <lwip_htons>
 8018ce0:	4603      	mov	r3, r0
 8018ce2:	b2db      	uxtb	r3, r3
 8018ce4:	f003 0303 	and.w	r3, r3, #3
 8018ce8:	2b00      	cmp	r3, #0
 8018cea:	d001      	beq.n	8018cf0 <tcp_receive+0x6c4>
 8018cec:	2301      	movs	r3, #1
 8018cee:	e000      	b.n	8018cf2 <tcp_receive+0x6c6>
 8018cf0:	2300      	movs	r3, #0
 8018cf2:	4423      	add	r3, r4
 8018cf4:	b29a      	uxth	r2, r3
 8018cf6:	4b70      	ldr	r3, [pc, #448]	@ (8018eb8 <tcp_receive+0x88c>)
 8018cf8:	801a      	strh	r2, [r3, #0]

        if (tcplen > pcb->rcv_wnd) {
 8018cfa:	687b      	ldr	r3, [r7, #4]
 8018cfc:	8d1a      	ldrh	r2, [r3, #40]	@ 0x28
 8018cfe:	4b6e      	ldr	r3, [pc, #440]	@ (8018eb8 <tcp_receive+0x88c>)
 8018d00:	881b      	ldrh	r3, [r3, #0]
 8018d02:	429a      	cmp	r2, r3
 8018d04:	d274      	bcs.n	8018df0 <tcp_receive+0x7c4>
          LWIP_DEBUGF(TCP_INPUT_DEBUG,
                      ("tcp_receive: other end overran receive window"
                       "seqno %"U32_F" len %"U16_F" right edge %"U32_F"\n",
                       seqno, tcplen, pcb->rcv_nxt + pcb->rcv_wnd));
          if (TCPH_FLAGS(inseg.tcphdr) & TCP_FIN) {
 8018d06:	4b6b      	ldr	r3, [pc, #428]	@ (8018eb4 <tcp_receive+0x888>)
 8018d08:	68db      	ldr	r3, [r3, #12]
 8018d0a:	899b      	ldrh	r3, [r3, #12]
 8018d0c:	b29b      	uxth	r3, r3
 8018d0e:	4618      	mov	r0, r3
 8018d10:	f7fa fc0e 	bl	8013530 <lwip_htons>
 8018d14:	4603      	mov	r3, r0
 8018d16:	b2db      	uxtb	r3, r3
 8018d18:	f003 0301 	and.w	r3, r3, #1
 8018d1c:	2b00      	cmp	r3, #0
 8018d1e:	d01e      	beq.n	8018d5e <tcp_receive+0x732>
            /* Must remove the FIN from the header as we're trimming
             * that byte of sequence-space from the packet */
            TCPH_FLAGS_SET(inseg.tcphdr, TCPH_FLAGS(inseg.tcphdr) & ~(unsigned int)TCP_FIN);
 8018d20:	4b64      	ldr	r3, [pc, #400]	@ (8018eb4 <tcp_receive+0x888>)
 8018d22:	68db      	ldr	r3, [r3, #12]
 8018d24:	899b      	ldrh	r3, [r3, #12]
 8018d26:	b29b      	uxth	r3, r3
 8018d28:	b21b      	sxth	r3, r3
 8018d2a:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8018d2e:	b21c      	sxth	r4, r3
 8018d30:	4b60      	ldr	r3, [pc, #384]	@ (8018eb4 <tcp_receive+0x888>)
 8018d32:	68db      	ldr	r3, [r3, #12]
 8018d34:	899b      	ldrh	r3, [r3, #12]
 8018d36:	b29b      	uxth	r3, r3
 8018d38:	4618      	mov	r0, r3
 8018d3a:	f7fa fbf9 	bl	8013530 <lwip_htons>
 8018d3e:	4603      	mov	r3, r0
 8018d40:	b2db      	uxtb	r3, r3
 8018d42:	f003 033e 	and.w	r3, r3, #62	@ 0x3e
 8018d46:	b29b      	uxth	r3, r3
 8018d48:	4618      	mov	r0, r3
 8018d4a:	f7fa fbf1 	bl	8013530 <lwip_htons>
 8018d4e:	4603      	mov	r3, r0
 8018d50:	b21b      	sxth	r3, r3
 8018d52:	4323      	orrs	r3, r4
 8018d54:	b21a      	sxth	r2, r3
 8018d56:	4b57      	ldr	r3, [pc, #348]	@ (8018eb4 <tcp_receive+0x888>)
 8018d58:	68db      	ldr	r3, [r3, #12]
 8018d5a:	b292      	uxth	r2, r2
 8018d5c:	819a      	strh	r2, [r3, #12]
          }
          /* Adjust length of segment to fit in the window. */
          TCPWND_CHECK16(pcb->rcv_wnd);
          inseg.len = (u16_t)pcb->rcv_wnd;
 8018d5e:	687b      	ldr	r3, [r7, #4]
 8018d60:	8d1a      	ldrh	r2, [r3, #40]	@ 0x28
 8018d62:	4b54      	ldr	r3, [pc, #336]	@ (8018eb4 <tcp_receive+0x888>)
 8018d64:	811a      	strh	r2, [r3, #8]
          if (TCPH_FLAGS(inseg.tcphdr) & TCP_SYN) {
 8018d66:	4b53      	ldr	r3, [pc, #332]	@ (8018eb4 <tcp_receive+0x888>)
 8018d68:	68db      	ldr	r3, [r3, #12]
 8018d6a:	899b      	ldrh	r3, [r3, #12]
 8018d6c:	b29b      	uxth	r3, r3
 8018d6e:	4618      	mov	r0, r3
 8018d70:	f7fa fbde 	bl	8013530 <lwip_htons>
 8018d74:	4603      	mov	r3, r0
 8018d76:	b2db      	uxtb	r3, r3
 8018d78:	f003 0302 	and.w	r3, r3, #2
 8018d7c:	2b00      	cmp	r3, #0
 8018d7e:	d005      	beq.n	8018d8c <tcp_receive+0x760>
            inseg.len -= 1;
 8018d80:	4b4c      	ldr	r3, [pc, #304]	@ (8018eb4 <tcp_receive+0x888>)
 8018d82:	891b      	ldrh	r3, [r3, #8]
 8018d84:	3b01      	subs	r3, #1
 8018d86:	b29a      	uxth	r2, r3
 8018d88:	4b4a      	ldr	r3, [pc, #296]	@ (8018eb4 <tcp_receive+0x888>)
 8018d8a:	811a      	strh	r2, [r3, #8]
          }
          pbuf_realloc(inseg.p, inseg.len);
 8018d8c:	4b49      	ldr	r3, [pc, #292]	@ (8018eb4 <tcp_receive+0x888>)
 8018d8e:	685b      	ldr	r3, [r3, #4]
 8018d90:	4a48      	ldr	r2, [pc, #288]	@ (8018eb4 <tcp_receive+0x888>)
 8018d92:	8912      	ldrh	r2, [r2, #8]
 8018d94:	4611      	mov	r1, r2
 8018d96:	4618      	mov	r0, r3
 8018d98:	f7fb fefe 	bl	8014b98 <pbuf_realloc>
          tcplen = TCP_TCPLEN(&inseg);
 8018d9c:	4b45      	ldr	r3, [pc, #276]	@ (8018eb4 <tcp_receive+0x888>)
 8018d9e:	891c      	ldrh	r4, [r3, #8]
 8018da0:	4b44      	ldr	r3, [pc, #272]	@ (8018eb4 <tcp_receive+0x888>)
 8018da2:	68db      	ldr	r3, [r3, #12]
 8018da4:	899b      	ldrh	r3, [r3, #12]
 8018da6:	b29b      	uxth	r3, r3
 8018da8:	4618      	mov	r0, r3
 8018daa:	f7fa fbc1 	bl	8013530 <lwip_htons>
 8018dae:	4603      	mov	r3, r0
 8018db0:	b2db      	uxtb	r3, r3
 8018db2:	f003 0303 	and.w	r3, r3, #3
 8018db6:	2b00      	cmp	r3, #0
 8018db8:	d001      	beq.n	8018dbe <tcp_receive+0x792>
 8018dba:	2301      	movs	r3, #1
 8018dbc:	e000      	b.n	8018dc0 <tcp_receive+0x794>
 8018dbe:	2300      	movs	r3, #0
 8018dc0:	4423      	add	r3, r4
 8018dc2:	b29a      	uxth	r2, r3
 8018dc4:	4b3c      	ldr	r3, [pc, #240]	@ (8018eb8 <tcp_receive+0x88c>)
 8018dc6:	801a      	strh	r2, [r3, #0]
          LWIP_ASSERT("tcp_receive: segment not trimmed correctly to rcv_wnd\n",
 8018dc8:	4b3b      	ldr	r3, [pc, #236]	@ (8018eb8 <tcp_receive+0x88c>)
 8018dca:	881b      	ldrh	r3, [r3, #0]
 8018dcc:	461a      	mov	r2, r3
 8018dce:	4b38      	ldr	r3, [pc, #224]	@ (8018eb0 <tcp_receive+0x884>)
 8018dd0:	681b      	ldr	r3, [r3, #0]
 8018dd2:	441a      	add	r2, r3
 8018dd4:	687b      	ldr	r3, [r7, #4]
 8018dd6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8018dd8:	6879      	ldr	r1, [r7, #4]
 8018dda:	8d09      	ldrh	r1, [r1, #40]	@ 0x28
 8018ddc:	440b      	add	r3, r1
 8018dde:	429a      	cmp	r2, r3
 8018de0:	d006      	beq.n	8018df0 <tcp_receive+0x7c4>
 8018de2:	4b36      	ldr	r3, [pc, #216]	@ (8018ebc <tcp_receive+0x890>)
 8018de4:	f240 52cb 	movw	r2, #1483	@ 0x5cb
 8018de8:	4935      	ldr	r1, [pc, #212]	@ (8018ec0 <tcp_receive+0x894>)
 8018dea:	4836      	ldr	r0, [pc, #216]	@ (8018ec4 <tcp_receive+0x898>)
 8018dec:	f005 fd98 	bl	801e920 <iprintf>
        }
#if TCP_QUEUE_OOSEQ
        /* Received in-sequence data, adjust ooseq data if:
           - FIN has been received or
           - inseq overlaps with ooseq */
        if (pcb->ooseq != NULL) {
 8018df0:	687b      	ldr	r3, [r7, #4]
 8018df2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8018df4:	2b00      	cmp	r3, #0
 8018df6:	f000 80e6 	beq.w	8018fc6 <tcp_receive+0x99a>
          if (TCPH_FLAGS(inseg.tcphdr) & TCP_FIN) {
 8018dfa:	4b2e      	ldr	r3, [pc, #184]	@ (8018eb4 <tcp_receive+0x888>)
 8018dfc:	68db      	ldr	r3, [r3, #12]
 8018dfe:	899b      	ldrh	r3, [r3, #12]
 8018e00:	b29b      	uxth	r3, r3
 8018e02:	4618      	mov	r0, r3
 8018e04:	f7fa fb94 	bl	8013530 <lwip_htons>
 8018e08:	4603      	mov	r3, r0
 8018e0a:	b2db      	uxtb	r3, r3
 8018e0c:	f003 0301 	and.w	r3, r3, #1
 8018e10:	2b00      	cmp	r3, #0
 8018e12:	d010      	beq.n	8018e36 <tcp_receive+0x80a>
            LWIP_DEBUGF(TCP_INPUT_DEBUG,
                        ("tcp_receive: received in-order FIN, binning ooseq queue\n"));
            /* Received in-order FIN means anything that was received
             * out of order must now have been received in-order, so
             * bin the ooseq queue */
            while (pcb->ooseq != NULL) {
 8018e14:	e00a      	b.n	8018e2c <tcp_receive+0x800>
              struct tcp_seg *old_ooseq = pcb->ooseq;
 8018e16:	687b      	ldr	r3, [r7, #4]
 8018e18:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8018e1a:	60fb      	str	r3, [r7, #12]
              pcb->ooseq = pcb->ooseq->next;
 8018e1c:	687b      	ldr	r3, [r7, #4]
 8018e1e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8018e20:	681a      	ldr	r2, [r3, #0]
 8018e22:	687b      	ldr	r3, [r7, #4]
 8018e24:	675a      	str	r2, [r3, #116]	@ 0x74
              tcp_seg_free(old_ooseq);
 8018e26:	68f8      	ldr	r0, [r7, #12]
 8018e28:	f7fd fcc5 	bl	80167b6 <tcp_seg_free>
            while (pcb->ooseq != NULL) {
 8018e2c:	687b      	ldr	r3, [r7, #4]
 8018e2e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8018e30:	2b00      	cmp	r3, #0
 8018e32:	d1f0      	bne.n	8018e16 <tcp_receive+0x7ea>
 8018e34:	e0c7      	b.n	8018fc6 <tcp_receive+0x99a>
            }
          } else {
            struct tcp_seg *next = pcb->ooseq;
 8018e36:	687b      	ldr	r3, [r7, #4]
 8018e38:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8018e3a:	63fb      	str	r3, [r7, #60]	@ 0x3c
            /* Remove all segments on ooseq that are covered by inseg already.
             * FIN is copied from ooseq to inseg if present. */
            while (next &&
 8018e3c:	e051      	b.n	8018ee2 <tcp_receive+0x8b6>
                   TCP_SEQ_GEQ(seqno + tcplen,
                               next->tcphdr->seqno + next->len)) {
              struct tcp_seg *tmp;
              /* inseg cannot have FIN here (already processed above) */
              if ((TCPH_FLAGS(next->tcphdr) & TCP_FIN) != 0 &&
 8018e3e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8018e40:	68db      	ldr	r3, [r3, #12]
 8018e42:	899b      	ldrh	r3, [r3, #12]
 8018e44:	b29b      	uxth	r3, r3
 8018e46:	4618      	mov	r0, r3
 8018e48:	f7fa fb72 	bl	8013530 <lwip_htons>
 8018e4c:	4603      	mov	r3, r0
 8018e4e:	b2db      	uxtb	r3, r3
 8018e50:	f003 0301 	and.w	r3, r3, #1
 8018e54:	2b00      	cmp	r3, #0
 8018e56:	d03c      	beq.n	8018ed2 <tcp_receive+0x8a6>
                  (TCPH_FLAGS(inseg.tcphdr) & TCP_SYN) == 0) {
 8018e58:	4b16      	ldr	r3, [pc, #88]	@ (8018eb4 <tcp_receive+0x888>)
 8018e5a:	68db      	ldr	r3, [r3, #12]
 8018e5c:	899b      	ldrh	r3, [r3, #12]
 8018e5e:	b29b      	uxth	r3, r3
 8018e60:	4618      	mov	r0, r3
 8018e62:	f7fa fb65 	bl	8013530 <lwip_htons>
 8018e66:	4603      	mov	r3, r0
 8018e68:	b2db      	uxtb	r3, r3
 8018e6a:	f003 0302 	and.w	r3, r3, #2
              if ((TCPH_FLAGS(next->tcphdr) & TCP_FIN) != 0 &&
 8018e6e:	2b00      	cmp	r3, #0
 8018e70:	d12f      	bne.n	8018ed2 <tcp_receive+0x8a6>
                TCPH_SET_FLAG(inseg.tcphdr, TCP_FIN);
 8018e72:	4b10      	ldr	r3, [pc, #64]	@ (8018eb4 <tcp_receive+0x888>)
 8018e74:	68db      	ldr	r3, [r3, #12]
 8018e76:	899b      	ldrh	r3, [r3, #12]
 8018e78:	b29c      	uxth	r4, r3
 8018e7a:	2001      	movs	r0, #1
 8018e7c:	f7fa fb58 	bl	8013530 <lwip_htons>
 8018e80:	4603      	mov	r3, r0
 8018e82:	461a      	mov	r2, r3
 8018e84:	4b0b      	ldr	r3, [pc, #44]	@ (8018eb4 <tcp_receive+0x888>)
 8018e86:	68db      	ldr	r3, [r3, #12]
 8018e88:	4322      	orrs	r2, r4
 8018e8a:	b292      	uxth	r2, r2
 8018e8c:	819a      	strh	r2, [r3, #12]
                tcplen = TCP_TCPLEN(&inseg);
 8018e8e:	4b09      	ldr	r3, [pc, #36]	@ (8018eb4 <tcp_receive+0x888>)
 8018e90:	891c      	ldrh	r4, [r3, #8]
 8018e92:	4b08      	ldr	r3, [pc, #32]	@ (8018eb4 <tcp_receive+0x888>)
 8018e94:	68db      	ldr	r3, [r3, #12]
 8018e96:	899b      	ldrh	r3, [r3, #12]
 8018e98:	b29b      	uxth	r3, r3
 8018e9a:	4618      	mov	r0, r3
 8018e9c:	f7fa fb48 	bl	8013530 <lwip_htons>
 8018ea0:	4603      	mov	r3, r0
 8018ea2:	b2db      	uxtb	r3, r3
 8018ea4:	f003 0303 	and.w	r3, r3, #3
 8018ea8:	2b00      	cmp	r3, #0
 8018eaa:	d00d      	beq.n	8018ec8 <tcp_receive+0x89c>
 8018eac:	2301      	movs	r3, #1
 8018eae:	e00c      	b.n	8018eca <tcp_receive+0x89e>
 8018eb0:	240087cc 	.word	0x240087cc
 8018eb4:	240087ac 	.word	0x240087ac
 8018eb8:	240087d6 	.word	0x240087d6
 8018ebc:	080215e8 	.word	0x080215e8
 8018ec0:	08021990 	.word	0x08021990
 8018ec4:	08021634 	.word	0x08021634
 8018ec8:	2300      	movs	r3, #0
 8018eca:	4423      	add	r3, r4
 8018ecc:	b29a      	uxth	r2, r3
 8018ece:	4b98      	ldr	r3, [pc, #608]	@ (8019130 <tcp_receive+0xb04>)
 8018ed0:	801a      	strh	r2, [r3, #0]
              }
              tmp = next;
 8018ed2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8018ed4:	613b      	str	r3, [r7, #16]
              next = next->next;
 8018ed6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8018ed8:	681b      	ldr	r3, [r3, #0]
 8018eda:	63fb      	str	r3, [r7, #60]	@ 0x3c
              tcp_seg_free(tmp);
 8018edc:	6938      	ldr	r0, [r7, #16]
 8018ede:	f7fd fc6a 	bl	80167b6 <tcp_seg_free>
            while (next &&
 8018ee2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8018ee4:	2b00      	cmp	r3, #0
 8018ee6:	d00e      	beq.n	8018f06 <tcp_receive+0x8da>
                   TCP_SEQ_GEQ(seqno + tcplen,
 8018ee8:	4b91      	ldr	r3, [pc, #580]	@ (8019130 <tcp_receive+0xb04>)
 8018eea:	881b      	ldrh	r3, [r3, #0]
 8018eec:	461a      	mov	r2, r3
 8018eee:	4b91      	ldr	r3, [pc, #580]	@ (8019134 <tcp_receive+0xb08>)
 8018ef0:	681b      	ldr	r3, [r3, #0]
 8018ef2:	441a      	add	r2, r3
 8018ef4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8018ef6:	68db      	ldr	r3, [r3, #12]
 8018ef8:	685b      	ldr	r3, [r3, #4]
 8018efa:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8018efc:	8909      	ldrh	r1, [r1, #8]
 8018efe:	440b      	add	r3, r1
 8018f00:	1ad3      	subs	r3, r2, r3
            while (next &&
 8018f02:	2b00      	cmp	r3, #0
 8018f04:	da9b      	bge.n	8018e3e <tcp_receive+0x812>
            }
            /* Now trim right side of inseg if it overlaps with the first
             * segment on ooseq */
            if (next &&
 8018f06:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8018f08:	2b00      	cmp	r3, #0
 8018f0a:	d059      	beq.n	8018fc0 <tcp_receive+0x994>
                TCP_SEQ_GT(seqno + tcplen,
 8018f0c:	4b88      	ldr	r3, [pc, #544]	@ (8019130 <tcp_receive+0xb04>)
 8018f0e:	881b      	ldrh	r3, [r3, #0]
 8018f10:	461a      	mov	r2, r3
 8018f12:	4b88      	ldr	r3, [pc, #544]	@ (8019134 <tcp_receive+0xb08>)
 8018f14:	681b      	ldr	r3, [r3, #0]
 8018f16:	441a      	add	r2, r3
 8018f18:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8018f1a:	68db      	ldr	r3, [r3, #12]
 8018f1c:	685b      	ldr	r3, [r3, #4]
 8018f1e:	1ad3      	subs	r3, r2, r3
            if (next &&
 8018f20:	2b00      	cmp	r3, #0
 8018f22:	dd4d      	ble.n	8018fc0 <tcp_receive+0x994>
                           next->tcphdr->seqno)) {
              /* inseg cannot have FIN here (already processed above) */
              inseg.len = (u16_t)(next->tcphdr->seqno - seqno);
 8018f24:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8018f26:	68db      	ldr	r3, [r3, #12]
 8018f28:	685b      	ldr	r3, [r3, #4]
 8018f2a:	b29a      	uxth	r2, r3
 8018f2c:	4b81      	ldr	r3, [pc, #516]	@ (8019134 <tcp_receive+0xb08>)
 8018f2e:	681b      	ldr	r3, [r3, #0]
 8018f30:	b29b      	uxth	r3, r3
 8018f32:	1ad3      	subs	r3, r2, r3
 8018f34:	b29a      	uxth	r2, r3
 8018f36:	4b80      	ldr	r3, [pc, #512]	@ (8019138 <tcp_receive+0xb0c>)
 8018f38:	811a      	strh	r2, [r3, #8]
              if (TCPH_FLAGS(inseg.tcphdr) & TCP_SYN) {
 8018f3a:	4b7f      	ldr	r3, [pc, #508]	@ (8019138 <tcp_receive+0xb0c>)
 8018f3c:	68db      	ldr	r3, [r3, #12]
 8018f3e:	899b      	ldrh	r3, [r3, #12]
 8018f40:	b29b      	uxth	r3, r3
 8018f42:	4618      	mov	r0, r3
 8018f44:	f7fa faf4 	bl	8013530 <lwip_htons>
 8018f48:	4603      	mov	r3, r0
 8018f4a:	b2db      	uxtb	r3, r3
 8018f4c:	f003 0302 	and.w	r3, r3, #2
 8018f50:	2b00      	cmp	r3, #0
 8018f52:	d005      	beq.n	8018f60 <tcp_receive+0x934>
                inseg.len -= 1;
 8018f54:	4b78      	ldr	r3, [pc, #480]	@ (8019138 <tcp_receive+0xb0c>)
 8018f56:	891b      	ldrh	r3, [r3, #8]
 8018f58:	3b01      	subs	r3, #1
 8018f5a:	b29a      	uxth	r2, r3
 8018f5c:	4b76      	ldr	r3, [pc, #472]	@ (8019138 <tcp_receive+0xb0c>)
 8018f5e:	811a      	strh	r2, [r3, #8]
              }
              pbuf_realloc(inseg.p, inseg.len);
 8018f60:	4b75      	ldr	r3, [pc, #468]	@ (8019138 <tcp_receive+0xb0c>)
 8018f62:	685b      	ldr	r3, [r3, #4]
 8018f64:	4a74      	ldr	r2, [pc, #464]	@ (8019138 <tcp_receive+0xb0c>)
 8018f66:	8912      	ldrh	r2, [r2, #8]
 8018f68:	4611      	mov	r1, r2
 8018f6a:	4618      	mov	r0, r3
 8018f6c:	f7fb fe14 	bl	8014b98 <pbuf_realloc>
              tcplen = TCP_TCPLEN(&inseg);
 8018f70:	4b71      	ldr	r3, [pc, #452]	@ (8019138 <tcp_receive+0xb0c>)
 8018f72:	891c      	ldrh	r4, [r3, #8]
 8018f74:	4b70      	ldr	r3, [pc, #448]	@ (8019138 <tcp_receive+0xb0c>)
 8018f76:	68db      	ldr	r3, [r3, #12]
 8018f78:	899b      	ldrh	r3, [r3, #12]
 8018f7a:	b29b      	uxth	r3, r3
 8018f7c:	4618      	mov	r0, r3
 8018f7e:	f7fa fad7 	bl	8013530 <lwip_htons>
 8018f82:	4603      	mov	r3, r0
 8018f84:	b2db      	uxtb	r3, r3
 8018f86:	f003 0303 	and.w	r3, r3, #3
 8018f8a:	2b00      	cmp	r3, #0
 8018f8c:	d001      	beq.n	8018f92 <tcp_receive+0x966>
 8018f8e:	2301      	movs	r3, #1
 8018f90:	e000      	b.n	8018f94 <tcp_receive+0x968>
 8018f92:	2300      	movs	r3, #0
 8018f94:	4423      	add	r3, r4
 8018f96:	b29a      	uxth	r2, r3
 8018f98:	4b65      	ldr	r3, [pc, #404]	@ (8019130 <tcp_receive+0xb04>)
 8018f9a:	801a      	strh	r2, [r3, #0]
              LWIP_ASSERT("tcp_receive: segment not trimmed correctly to ooseq queue\n",
 8018f9c:	4b64      	ldr	r3, [pc, #400]	@ (8019130 <tcp_receive+0xb04>)
 8018f9e:	881b      	ldrh	r3, [r3, #0]
 8018fa0:	461a      	mov	r2, r3
 8018fa2:	4b64      	ldr	r3, [pc, #400]	@ (8019134 <tcp_receive+0xb08>)
 8018fa4:	681b      	ldr	r3, [r3, #0]
 8018fa6:	441a      	add	r2, r3
 8018fa8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8018faa:	68db      	ldr	r3, [r3, #12]
 8018fac:	685b      	ldr	r3, [r3, #4]
 8018fae:	429a      	cmp	r2, r3
 8018fb0:	d006      	beq.n	8018fc0 <tcp_receive+0x994>
 8018fb2:	4b62      	ldr	r3, [pc, #392]	@ (801913c <tcp_receive+0xb10>)
 8018fb4:	f240 52fc 	movw	r2, #1532	@ 0x5fc
 8018fb8:	4961      	ldr	r1, [pc, #388]	@ (8019140 <tcp_receive+0xb14>)
 8018fba:	4862      	ldr	r0, [pc, #392]	@ (8019144 <tcp_receive+0xb18>)
 8018fbc:	f005 fcb0 	bl	801e920 <iprintf>
                          (seqno + tcplen) == next->tcphdr->seqno);
            }
            pcb->ooseq = next;
 8018fc0:	687b      	ldr	r3, [r7, #4]
 8018fc2:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8018fc4:	675a      	str	r2, [r3, #116]	@ 0x74
          }
        }
#endif /* TCP_QUEUE_OOSEQ */

        pcb->rcv_nxt = seqno + tcplen;
 8018fc6:	4b5a      	ldr	r3, [pc, #360]	@ (8019130 <tcp_receive+0xb04>)
 8018fc8:	881b      	ldrh	r3, [r3, #0]
 8018fca:	461a      	mov	r2, r3
 8018fcc:	4b59      	ldr	r3, [pc, #356]	@ (8019134 <tcp_receive+0xb08>)
 8018fce:	681b      	ldr	r3, [r3, #0]
 8018fd0:	441a      	add	r2, r3
 8018fd2:	687b      	ldr	r3, [r7, #4]
 8018fd4:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update the receiver's (our) window. */
        LWIP_ASSERT("tcp_receive: tcplen > rcv_wnd\n", pcb->rcv_wnd >= tcplen);
 8018fd6:	687b      	ldr	r3, [r7, #4]
 8018fd8:	8d1a      	ldrh	r2, [r3, #40]	@ 0x28
 8018fda:	4b55      	ldr	r3, [pc, #340]	@ (8019130 <tcp_receive+0xb04>)
 8018fdc:	881b      	ldrh	r3, [r3, #0]
 8018fde:	429a      	cmp	r2, r3
 8018fe0:	d206      	bcs.n	8018ff0 <tcp_receive+0x9c4>
 8018fe2:	4b56      	ldr	r3, [pc, #344]	@ (801913c <tcp_receive+0xb10>)
 8018fe4:	f240 6207 	movw	r2, #1543	@ 0x607
 8018fe8:	4957      	ldr	r1, [pc, #348]	@ (8019148 <tcp_receive+0xb1c>)
 8018fea:	4856      	ldr	r0, [pc, #344]	@ (8019144 <tcp_receive+0xb18>)
 8018fec:	f005 fc98 	bl	801e920 <iprintf>
        pcb->rcv_wnd -= tcplen;
 8018ff0:	687b      	ldr	r3, [r7, #4]
 8018ff2:	8d1a      	ldrh	r2, [r3, #40]	@ 0x28
 8018ff4:	4b4e      	ldr	r3, [pc, #312]	@ (8019130 <tcp_receive+0xb04>)
 8018ff6:	881b      	ldrh	r3, [r3, #0]
 8018ff8:	1ad3      	subs	r3, r2, r3
 8018ffa:	b29a      	uxth	r2, r3
 8018ffc:	687b      	ldr	r3, [r7, #4]
 8018ffe:	851a      	strh	r2, [r3, #40]	@ 0x28

        tcp_update_rcv_ann_wnd(pcb);
 8019000:	6878      	ldr	r0, [r7, #4]
 8019002:	f7fc fead 	bl	8015d60 <tcp_update_rcv_ann_wnd>
           chains its data on this pbuf as well.

           If the segment was a FIN, we set the TF_GOT_FIN flag that will
           be used to indicate to the application that the remote side has
           closed its end of the connection. */
        if (inseg.p->tot_len > 0) {
 8019006:	4b4c      	ldr	r3, [pc, #304]	@ (8019138 <tcp_receive+0xb0c>)
 8019008:	685b      	ldr	r3, [r3, #4]
 801900a:	891b      	ldrh	r3, [r3, #8]
 801900c:	2b00      	cmp	r3, #0
 801900e:	d006      	beq.n	801901e <tcp_receive+0x9f2>
          recv_data = inseg.p;
 8019010:	4b49      	ldr	r3, [pc, #292]	@ (8019138 <tcp_receive+0xb0c>)
 8019012:	685b      	ldr	r3, [r3, #4]
 8019014:	4a4d      	ldr	r2, [pc, #308]	@ (801914c <tcp_receive+0xb20>)
 8019016:	6013      	str	r3, [r2, #0]
          /* Since this pbuf now is the responsibility of the
             application, we delete our reference to it so that we won't
             (mistakingly) deallocate it. */
          inseg.p = NULL;
 8019018:	4b47      	ldr	r3, [pc, #284]	@ (8019138 <tcp_receive+0xb0c>)
 801901a:	2200      	movs	r2, #0
 801901c:	605a      	str	r2, [r3, #4]
        }
        if (TCPH_FLAGS(inseg.tcphdr) & TCP_FIN) {
 801901e:	4b46      	ldr	r3, [pc, #280]	@ (8019138 <tcp_receive+0xb0c>)
 8019020:	68db      	ldr	r3, [r3, #12]
 8019022:	899b      	ldrh	r3, [r3, #12]
 8019024:	b29b      	uxth	r3, r3
 8019026:	4618      	mov	r0, r3
 8019028:	f7fa fa82 	bl	8013530 <lwip_htons>
 801902c:	4603      	mov	r3, r0
 801902e:	b2db      	uxtb	r3, r3
 8019030:	f003 0301 	and.w	r3, r3, #1
 8019034:	2b00      	cmp	r3, #0
 8019036:	f000 80b8 	beq.w	80191aa <tcp_receive+0xb7e>
          LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_receive: received FIN.\n"));
          recv_flags |= TF_GOT_FIN;
 801903a:	4b45      	ldr	r3, [pc, #276]	@ (8019150 <tcp_receive+0xb24>)
 801903c:	781b      	ldrb	r3, [r3, #0]
 801903e:	f043 0320 	orr.w	r3, r3, #32
 8019042:	b2da      	uxtb	r2, r3
 8019044:	4b42      	ldr	r3, [pc, #264]	@ (8019150 <tcp_receive+0xb24>)
 8019046:	701a      	strb	r2, [r3, #0]
        }

#if TCP_QUEUE_OOSEQ
        /* We now check if we have segments on the ->ooseq queue that
           are now in sequence. */
        while (pcb->ooseq != NULL &&
 8019048:	e0af      	b.n	80191aa <tcp_receive+0xb7e>
               pcb->ooseq->tcphdr->seqno == pcb->rcv_nxt) {

          struct tcp_seg *cseg = pcb->ooseq;
 801904a:	687b      	ldr	r3, [r7, #4]
 801904c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 801904e:	60bb      	str	r3, [r7, #8]
          seqno = pcb->ooseq->tcphdr->seqno;
 8019050:	687b      	ldr	r3, [r7, #4]
 8019052:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8019054:	68db      	ldr	r3, [r3, #12]
 8019056:	685b      	ldr	r3, [r3, #4]
 8019058:	4a36      	ldr	r2, [pc, #216]	@ (8019134 <tcp_receive+0xb08>)
 801905a:	6013      	str	r3, [r2, #0]

          pcb->rcv_nxt += TCP_TCPLEN(cseg);
 801905c:	68bb      	ldr	r3, [r7, #8]
 801905e:	891b      	ldrh	r3, [r3, #8]
 8019060:	461c      	mov	r4, r3
 8019062:	68bb      	ldr	r3, [r7, #8]
 8019064:	68db      	ldr	r3, [r3, #12]
 8019066:	899b      	ldrh	r3, [r3, #12]
 8019068:	b29b      	uxth	r3, r3
 801906a:	4618      	mov	r0, r3
 801906c:	f7fa fa60 	bl	8013530 <lwip_htons>
 8019070:	4603      	mov	r3, r0
 8019072:	b2db      	uxtb	r3, r3
 8019074:	f003 0303 	and.w	r3, r3, #3
 8019078:	2b00      	cmp	r3, #0
 801907a:	d001      	beq.n	8019080 <tcp_receive+0xa54>
 801907c:	2301      	movs	r3, #1
 801907e:	e000      	b.n	8019082 <tcp_receive+0xa56>
 8019080:	2300      	movs	r3, #0
 8019082:	191a      	adds	r2, r3, r4
 8019084:	687b      	ldr	r3, [r7, #4]
 8019086:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8019088:	441a      	add	r2, r3
 801908a:	687b      	ldr	r3, [r7, #4]
 801908c:	625a      	str	r2, [r3, #36]	@ 0x24
          LWIP_ASSERT("tcp_receive: ooseq tcplen > rcv_wnd\n",
 801908e:	687b      	ldr	r3, [r7, #4]
 8019090:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8019092:	461c      	mov	r4, r3
 8019094:	68bb      	ldr	r3, [r7, #8]
 8019096:	891b      	ldrh	r3, [r3, #8]
 8019098:	461d      	mov	r5, r3
 801909a:	68bb      	ldr	r3, [r7, #8]
 801909c:	68db      	ldr	r3, [r3, #12]
 801909e:	899b      	ldrh	r3, [r3, #12]
 80190a0:	b29b      	uxth	r3, r3
 80190a2:	4618      	mov	r0, r3
 80190a4:	f7fa fa44 	bl	8013530 <lwip_htons>
 80190a8:	4603      	mov	r3, r0
 80190aa:	b2db      	uxtb	r3, r3
 80190ac:	f003 0303 	and.w	r3, r3, #3
 80190b0:	2b00      	cmp	r3, #0
 80190b2:	d001      	beq.n	80190b8 <tcp_receive+0xa8c>
 80190b4:	2301      	movs	r3, #1
 80190b6:	e000      	b.n	80190ba <tcp_receive+0xa8e>
 80190b8:	2300      	movs	r3, #0
 80190ba:	442b      	add	r3, r5
 80190bc:	429c      	cmp	r4, r3
 80190be:	d206      	bcs.n	80190ce <tcp_receive+0xaa2>
 80190c0:	4b1e      	ldr	r3, [pc, #120]	@ (801913c <tcp_receive+0xb10>)
 80190c2:	f240 622b 	movw	r2, #1579	@ 0x62b
 80190c6:	4923      	ldr	r1, [pc, #140]	@ (8019154 <tcp_receive+0xb28>)
 80190c8:	481e      	ldr	r0, [pc, #120]	@ (8019144 <tcp_receive+0xb18>)
 80190ca:	f005 fc29 	bl	801e920 <iprintf>
                      pcb->rcv_wnd >= TCP_TCPLEN(cseg));
          pcb->rcv_wnd -= TCP_TCPLEN(cseg);
 80190ce:	68bb      	ldr	r3, [r7, #8]
 80190d0:	891b      	ldrh	r3, [r3, #8]
 80190d2:	461c      	mov	r4, r3
 80190d4:	68bb      	ldr	r3, [r7, #8]
 80190d6:	68db      	ldr	r3, [r3, #12]
 80190d8:	899b      	ldrh	r3, [r3, #12]
 80190da:	b29b      	uxth	r3, r3
 80190dc:	4618      	mov	r0, r3
 80190de:	f7fa fa27 	bl	8013530 <lwip_htons>
 80190e2:	4603      	mov	r3, r0
 80190e4:	b2db      	uxtb	r3, r3
 80190e6:	f003 0303 	and.w	r3, r3, #3
 80190ea:	2b00      	cmp	r3, #0
 80190ec:	d001      	beq.n	80190f2 <tcp_receive+0xac6>
 80190ee:	2301      	movs	r3, #1
 80190f0:	e000      	b.n	80190f4 <tcp_receive+0xac8>
 80190f2:	2300      	movs	r3, #0
 80190f4:	1919      	adds	r1, r3, r4
 80190f6:	687b      	ldr	r3, [r7, #4]
 80190f8:	8d1a      	ldrh	r2, [r3, #40]	@ 0x28
 80190fa:	b28b      	uxth	r3, r1
 80190fc:	1ad3      	subs	r3, r2, r3
 80190fe:	b29a      	uxth	r2, r3
 8019100:	687b      	ldr	r3, [r7, #4]
 8019102:	851a      	strh	r2, [r3, #40]	@ 0x28

          tcp_update_rcv_ann_wnd(pcb);
 8019104:	6878      	ldr	r0, [r7, #4]
 8019106:	f7fc fe2b 	bl	8015d60 <tcp_update_rcv_ann_wnd>

          if (cseg->p->tot_len > 0) {
 801910a:	68bb      	ldr	r3, [r7, #8]
 801910c:	685b      	ldr	r3, [r3, #4]
 801910e:	891b      	ldrh	r3, [r3, #8]
 8019110:	2b00      	cmp	r3, #0
 8019112:	d028      	beq.n	8019166 <tcp_receive+0xb3a>
            /* Chain this pbuf onto the pbuf that we will pass to
               the application. */
            /* With window scaling, this can overflow recv_data->tot_len, but
               that's not a problem since we explicitly fix that before passing
               recv_data to the application. */
            if (recv_data) {
 8019114:	4b0d      	ldr	r3, [pc, #52]	@ (801914c <tcp_receive+0xb20>)
 8019116:	681b      	ldr	r3, [r3, #0]
 8019118:	2b00      	cmp	r3, #0
 801911a:	d01d      	beq.n	8019158 <tcp_receive+0xb2c>
              pbuf_cat(recv_data, cseg->p);
 801911c:	4b0b      	ldr	r3, [pc, #44]	@ (801914c <tcp_receive+0xb20>)
 801911e:	681a      	ldr	r2, [r3, #0]
 8019120:	68bb      	ldr	r3, [r7, #8]
 8019122:	685b      	ldr	r3, [r3, #4]
 8019124:	4619      	mov	r1, r3
 8019126:	4610      	mov	r0, r2
 8019128:	f7fb ff8a 	bl	8015040 <pbuf_cat>
 801912c:	e018      	b.n	8019160 <tcp_receive+0xb34>
 801912e:	bf00      	nop
 8019130:	240087d6 	.word	0x240087d6
 8019134:	240087cc 	.word	0x240087cc
 8019138:	240087ac 	.word	0x240087ac
 801913c:	080215e8 	.word	0x080215e8
 8019140:	080219c8 	.word	0x080219c8
 8019144:	08021634 	.word	0x08021634
 8019148:	08021a04 	.word	0x08021a04
 801914c:	240087dc 	.word	0x240087dc
 8019150:	240087d9 	.word	0x240087d9
 8019154:	08021a24 	.word	0x08021a24
            } else {
              recv_data = cseg->p;
 8019158:	68bb      	ldr	r3, [r7, #8]
 801915a:	685b      	ldr	r3, [r3, #4]
 801915c:	4a70      	ldr	r2, [pc, #448]	@ (8019320 <tcp_receive+0xcf4>)
 801915e:	6013      	str	r3, [r2, #0]
            }
            cseg->p = NULL;
 8019160:	68bb      	ldr	r3, [r7, #8]
 8019162:	2200      	movs	r2, #0
 8019164:	605a      	str	r2, [r3, #4]
          }
          if (TCPH_FLAGS(cseg->tcphdr) & TCP_FIN) {
 8019166:	68bb      	ldr	r3, [r7, #8]
 8019168:	68db      	ldr	r3, [r3, #12]
 801916a:	899b      	ldrh	r3, [r3, #12]
 801916c:	b29b      	uxth	r3, r3
 801916e:	4618      	mov	r0, r3
 8019170:	f7fa f9de 	bl	8013530 <lwip_htons>
 8019174:	4603      	mov	r3, r0
 8019176:	b2db      	uxtb	r3, r3
 8019178:	f003 0301 	and.w	r3, r3, #1
 801917c:	2b00      	cmp	r3, #0
 801917e:	d00d      	beq.n	801919c <tcp_receive+0xb70>
            LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_receive: dequeued FIN.\n"));
            recv_flags |= TF_GOT_FIN;
 8019180:	4b68      	ldr	r3, [pc, #416]	@ (8019324 <tcp_receive+0xcf8>)
 8019182:	781b      	ldrb	r3, [r3, #0]
 8019184:	f043 0320 	orr.w	r3, r3, #32
 8019188:	b2da      	uxtb	r2, r3
 801918a:	4b66      	ldr	r3, [pc, #408]	@ (8019324 <tcp_receive+0xcf8>)
 801918c:	701a      	strb	r2, [r3, #0]
            if (pcb->state == ESTABLISHED) { /* force passive close or we can move to active close */
 801918e:	687b      	ldr	r3, [r7, #4]
 8019190:	7d1b      	ldrb	r3, [r3, #20]
 8019192:	2b04      	cmp	r3, #4
 8019194:	d102      	bne.n	801919c <tcp_receive+0xb70>
              pcb->state = CLOSE_WAIT;
 8019196:	687b      	ldr	r3, [r7, #4]
 8019198:	2207      	movs	r2, #7
 801919a:	751a      	strb	r2, [r3, #20]
            }
          }

          pcb->ooseq = cseg->next;
 801919c:	68bb      	ldr	r3, [r7, #8]
 801919e:	681a      	ldr	r2, [r3, #0]
 80191a0:	687b      	ldr	r3, [r7, #4]
 80191a2:	675a      	str	r2, [r3, #116]	@ 0x74
          tcp_seg_free(cseg);
 80191a4:	68b8      	ldr	r0, [r7, #8]
 80191a6:	f7fd fb06 	bl	80167b6 <tcp_seg_free>
        while (pcb->ooseq != NULL &&
 80191aa:	687b      	ldr	r3, [r7, #4]
 80191ac:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80191ae:	2b00      	cmp	r3, #0
 80191b0:	d008      	beq.n	80191c4 <tcp_receive+0xb98>
               pcb->ooseq->tcphdr->seqno == pcb->rcv_nxt) {
 80191b2:	687b      	ldr	r3, [r7, #4]
 80191b4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80191b6:	68db      	ldr	r3, [r3, #12]
 80191b8:	685a      	ldr	r2, [r3, #4]
 80191ba:	687b      	ldr	r3, [r7, #4]
 80191bc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        while (pcb->ooseq != NULL &&
 80191be:	429a      	cmp	r2, r3
 80191c0:	f43f af43 	beq.w	801904a <tcp_receive+0xa1e>
#endif /* LWIP_TCP_SACK_OUT */
#endif /* TCP_QUEUE_OOSEQ */


        /* Acknowledge the segment(s). */
        tcp_ack(pcb);
 80191c4:	687b      	ldr	r3, [r7, #4]
 80191c6:	8b5b      	ldrh	r3, [r3, #26]
 80191c8:	f003 0301 	and.w	r3, r3, #1
 80191cc:	2b00      	cmp	r3, #0
 80191ce:	d00e      	beq.n	80191ee <tcp_receive+0xbc2>
 80191d0:	687b      	ldr	r3, [r7, #4]
 80191d2:	8b5b      	ldrh	r3, [r3, #26]
 80191d4:	f023 0301 	bic.w	r3, r3, #1
 80191d8:	b29a      	uxth	r2, r3
 80191da:	687b      	ldr	r3, [r7, #4]
 80191dc:	835a      	strh	r2, [r3, #26]
 80191de:	687b      	ldr	r3, [r7, #4]
 80191e0:	8b5b      	ldrh	r3, [r3, #26]
 80191e2:	f043 0302 	orr.w	r3, r3, #2
 80191e6:	b29a      	uxth	r2, r3
 80191e8:	687b      	ldr	r3, [r7, #4]
 80191ea:	835a      	strh	r2, [r3, #26]
      if (pcb->rcv_nxt == seqno) {
 80191ec:	e187      	b.n	80194fe <tcp_receive+0xed2>
        tcp_ack(pcb);
 80191ee:	687b      	ldr	r3, [r7, #4]
 80191f0:	8b5b      	ldrh	r3, [r3, #26]
 80191f2:	f043 0301 	orr.w	r3, r3, #1
 80191f6:	b29a      	uxth	r2, r3
 80191f8:	687b      	ldr	r3, [r7, #4]
 80191fa:	835a      	strh	r2, [r3, #26]
      if (pcb->rcv_nxt == seqno) {
 80191fc:	e17f      	b.n	80194fe <tcp_receive+0xed2>
      } else {
        /* We get here if the incoming segment is out-of-sequence. */

#if TCP_QUEUE_OOSEQ
        /* We queue the segment on the ->ooseq queue. */
        if (pcb->ooseq == NULL) {
 80191fe:	687b      	ldr	r3, [r7, #4]
 8019200:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8019202:	2b00      	cmp	r3, #0
 8019204:	d106      	bne.n	8019214 <tcp_receive+0xbe8>
          pcb->ooseq = tcp_seg_copy(&inseg);
 8019206:	4848      	ldr	r0, [pc, #288]	@ (8019328 <tcp_receive+0xcfc>)
 8019208:	f7fd faee 	bl	80167e8 <tcp_seg_copy>
 801920c:	4602      	mov	r2, r0
 801920e:	687b      	ldr	r3, [r7, #4]
 8019210:	675a      	str	r2, [r3, #116]	@ 0x74
 8019212:	e16c      	b.n	80194ee <tcp_receive+0xec2>
#if LWIP_TCP_SACK_OUT
          /* This is the left edge of the lowest possible SACK range.
             It may start before the newly received segment (possibly adjusted below). */
          u32_t sackbeg = TCP_SEQ_LT(seqno, pcb->ooseq->tcphdr->seqno) ? seqno : pcb->ooseq->tcphdr->seqno;
#endif /* LWIP_TCP_SACK_OUT */
          struct tcp_seg *next, *prev = NULL;
 8019214:	2300      	movs	r3, #0
 8019216:	637b      	str	r3, [r7, #52]	@ 0x34
          for (next = pcb->ooseq; next != NULL; next = next->next) {
 8019218:	687b      	ldr	r3, [r7, #4]
 801921a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 801921c:	63bb      	str	r3, [r7, #56]	@ 0x38
 801921e:	e156      	b.n	80194ce <tcp_receive+0xea2>
            if (seqno == next->tcphdr->seqno) {
 8019220:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8019222:	68db      	ldr	r3, [r3, #12]
 8019224:	685a      	ldr	r2, [r3, #4]
 8019226:	4b41      	ldr	r3, [pc, #260]	@ (801932c <tcp_receive+0xd00>)
 8019228:	681b      	ldr	r3, [r3, #0]
 801922a:	429a      	cmp	r2, r3
 801922c:	d11d      	bne.n	801926a <tcp_receive+0xc3e>
              /* The sequence number of the incoming segment is the
                 same as the sequence number of the segment on
                 ->ooseq. We check the lengths to see which one to
                 discard. */
              if (inseg.len > next->len) {
 801922e:	4b3e      	ldr	r3, [pc, #248]	@ (8019328 <tcp_receive+0xcfc>)
 8019230:	891a      	ldrh	r2, [r3, #8]
 8019232:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8019234:	891b      	ldrh	r3, [r3, #8]
 8019236:	429a      	cmp	r2, r3
 8019238:	f240 814e 	bls.w	80194d8 <tcp_receive+0xeac>
                /* The incoming segment is larger than the old
                   segment. We replace some segments with the new
                   one. */
                struct tcp_seg *cseg = tcp_seg_copy(&inseg);
 801923c:	483a      	ldr	r0, [pc, #232]	@ (8019328 <tcp_receive+0xcfc>)
 801923e:	f7fd fad3 	bl	80167e8 <tcp_seg_copy>
 8019242:	6178      	str	r0, [r7, #20]
                if (cseg != NULL) {
 8019244:	697b      	ldr	r3, [r7, #20]
 8019246:	2b00      	cmp	r3, #0
 8019248:	f000 8148 	beq.w	80194dc <tcp_receive+0xeb0>
                  if (prev != NULL) {
 801924c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801924e:	2b00      	cmp	r3, #0
 8019250:	d003      	beq.n	801925a <tcp_receive+0xc2e>
                    prev->next = cseg;
 8019252:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8019254:	697a      	ldr	r2, [r7, #20]
 8019256:	601a      	str	r2, [r3, #0]
 8019258:	e002      	b.n	8019260 <tcp_receive+0xc34>
                  } else {
                    pcb->ooseq = cseg;
 801925a:	687b      	ldr	r3, [r7, #4]
 801925c:	697a      	ldr	r2, [r7, #20]
 801925e:	675a      	str	r2, [r3, #116]	@ 0x74
                  }
                  tcp_oos_insert_segment(cseg, next);
 8019260:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8019262:	6978      	ldr	r0, [r7, #20]
 8019264:	f7ff f8de 	bl	8018424 <tcp_oos_insert_segment>
                }
                break;
 8019268:	e138      	b.n	80194dc <tcp_receive+0xeb0>
                   segment was smaller than the old one; in either
                   case, we ditch the incoming segment. */
                break;
              }
            } else {
              if (prev == NULL) {
 801926a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801926c:	2b00      	cmp	r3, #0
 801926e:	d117      	bne.n	80192a0 <tcp_receive+0xc74>
                if (TCP_SEQ_LT(seqno, next->tcphdr->seqno)) {
 8019270:	4b2e      	ldr	r3, [pc, #184]	@ (801932c <tcp_receive+0xd00>)
 8019272:	681a      	ldr	r2, [r3, #0]
 8019274:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8019276:	68db      	ldr	r3, [r3, #12]
 8019278:	685b      	ldr	r3, [r3, #4]
 801927a:	1ad3      	subs	r3, r2, r3
 801927c:	2b00      	cmp	r3, #0
 801927e:	da57      	bge.n	8019330 <tcp_receive+0xd04>
                  /* The sequence number of the incoming segment is lower
                     than the sequence number of the first segment on the
                     queue. We put the incoming segment first on the
                     queue. */
                  struct tcp_seg *cseg = tcp_seg_copy(&inseg);
 8019280:	4829      	ldr	r0, [pc, #164]	@ (8019328 <tcp_receive+0xcfc>)
 8019282:	f7fd fab1 	bl	80167e8 <tcp_seg_copy>
 8019286:	61b8      	str	r0, [r7, #24]
                  if (cseg != NULL) {
 8019288:	69bb      	ldr	r3, [r7, #24]
 801928a:	2b00      	cmp	r3, #0
 801928c:	f000 8128 	beq.w	80194e0 <tcp_receive+0xeb4>
                    pcb->ooseq = cseg;
 8019290:	687b      	ldr	r3, [r7, #4]
 8019292:	69ba      	ldr	r2, [r7, #24]
 8019294:	675a      	str	r2, [r3, #116]	@ 0x74
                    tcp_oos_insert_segment(cseg, next);
 8019296:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8019298:	69b8      	ldr	r0, [r7, #24]
 801929a:	f7ff f8c3 	bl	8018424 <tcp_oos_insert_segment>
                  }
                  break;
 801929e:	e11f      	b.n	80194e0 <tcp_receive+0xeb4>
                }
              } else {
                /*if (TCP_SEQ_LT(prev->tcphdr->seqno, seqno) &&
                  TCP_SEQ_LT(seqno, next->tcphdr->seqno)) {*/
                if (TCP_SEQ_BETWEEN(seqno, prev->tcphdr->seqno + 1, next->tcphdr->seqno - 1)) {
 80192a0:	4b22      	ldr	r3, [pc, #136]	@ (801932c <tcp_receive+0xd00>)
 80192a2:	681a      	ldr	r2, [r3, #0]
 80192a4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80192a6:	68db      	ldr	r3, [r3, #12]
 80192a8:	685b      	ldr	r3, [r3, #4]
 80192aa:	1ad3      	subs	r3, r2, r3
 80192ac:	3b01      	subs	r3, #1
 80192ae:	2b00      	cmp	r3, #0
 80192b0:	db3e      	blt.n	8019330 <tcp_receive+0xd04>
 80192b2:	4b1e      	ldr	r3, [pc, #120]	@ (801932c <tcp_receive+0xd00>)
 80192b4:	681a      	ldr	r2, [r3, #0]
 80192b6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80192b8:	68db      	ldr	r3, [r3, #12]
 80192ba:	685b      	ldr	r3, [r3, #4]
 80192bc:	1ad3      	subs	r3, r2, r3
 80192be:	3301      	adds	r3, #1
 80192c0:	2b00      	cmp	r3, #0
 80192c2:	dc35      	bgt.n	8019330 <tcp_receive+0xd04>
                  /* The sequence number of the incoming segment is in
                     between the sequence numbers of the previous and
                     the next segment on ->ooseq. We trim trim the previous
                     segment, delete next segments that included in received segment
                     and trim received, if needed. */
                  struct tcp_seg *cseg = tcp_seg_copy(&inseg);
 80192c4:	4818      	ldr	r0, [pc, #96]	@ (8019328 <tcp_receive+0xcfc>)
 80192c6:	f7fd fa8f 	bl	80167e8 <tcp_seg_copy>
 80192ca:	61f8      	str	r0, [r7, #28]
                  if (cseg != NULL) {
 80192cc:	69fb      	ldr	r3, [r7, #28]
 80192ce:	2b00      	cmp	r3, #0
 80192d0:	f000 8108 	beq.w	80194e4 <tcp_receive+0xeb8>
                    if (TCP_SEQ_GT(prev->tcphdr->seqno + prev->len, seqno)) {
 80192d4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80192d6:	68db      	ldr	r3, [r3, #12]
 80192d8:	685b      	ldr	r3, [r3, #4]
 80192da:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80192dc:	8912      	ldrh	r2, [r2, #8]
 80192de:	441a      	add	r2, r3
 80192e0:	4b12      	ldr	r3, [pc, #72]	@ (801932c <tcp_receive+0xd00>)
 80192e2:	681b      	ldr	r3, [r3, #0]
 80192e4:	1ad3      	subs	r3, r2, r3
 80192e6:	2b00      	cmp	r3, #0
 80192e8:	dd12      	ble.n	8019310 <tcp_receive+0xce4>
                      /* We need to trim the prev segment. */
                      prev->len = (u16_t)(seqno - prev->tcphdr->seqno);
 80192ea:	4b10      	ldr	r3, [pc, #64]	@ (801932c <tcp_receive+0xd00>)
 80192ec:	681b      	ldr	r3, [r3, #0]
 80192ee:	b29a      	uxth	r2, r3
 80192f0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80192f2:	68db      	ldr	r3, [r3, #12]
 80192f4:	685b      	ldr	r3, [r3, #4]
 80192f6:	b29b      	uxth	r3, r3
 80192f8:	1ad3      	subs	r3, r2, r3
 80192fa:	b29a      	uxth	r2, r3
 80192fc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80192fe:	811a      	strh	r2, [r3, #8]
                      pbuf_realloc(prev->p, prev->len);
 8019300:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8019302:	685a      	ldr	r2, [r3, #4]
 8019304:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8019306:	891b      	ldrh	r3, [r3, #8]
 8019308:	4619      	mov	r1, r3
 801930a:	4610      	mov	r0, r2
 801930c:	f7fb fc44 	bl	8014b98 <pbuf_realloc>
                    }
                    prev->next = cseg;
 8019310:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8019312:	69fa      	ldr	r2, [r7, #28]
 8019314:	601a      	str	r2, [r3, #0]
                    tcp_oos_insert_segment(cseg, next);
 8019316:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8019318:	69f8      	ldr	r0, [r7, #28]
 801931a:	f7ff f883 	bl	8018424 <tcp_oos_insert_segment>
                  }
                  break;
 801931e:	e0e1      	b.n	80194e4 <tcp_receive+0xeb8>
 8019320:	240087dc 	.word	0x240087dc
 8019324:	240087d9 	.word	0x240087d9
 8019328:	240087ac 	.word	0x240087ac
 801932c:	240087cc 	.word	0x240087cc
#endif /* LWIP_TCP_SACK_OUT */

              /* We don't use 'prev' below, so let's set it to current 'next'.
                 This way even if we break the loop below, 'prev' will be pointing
                 at the segment right in front of the newly added one. */
              prev = next;
 8019330:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8019332:	637b      	str	r3, [r7, #52]	@ 0x34

              /* If the "next" segment is the last segment on the
                 ooseq queue, we add the incoming segment to the end
                 of the list. */
              if (next->next == NULL &&
 8019334:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8019336:	681b      	ldr	r3, [r3, #0]
 8019338:	2b00      	cmp	r3, #0
 801933a:	f040 80c5 	bne.w	80194c8 <tcp_receive+0xe9c>
                  TCP_SEQ_GT(seqno, next->tcphdr->seqno)) {
 801933e:	4b7f      	ldr	r3, [pc, #508]	@ (801953c <tcp_receive+0xf10>)
 8019340:	681a      	ldr	r2, [r3, #0]
 8019342:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8019344:	68db      	ldr	r3, [r3, #12]
 8019346:	685b      	ldr	r3, [r3, #4]
 8019348:	1ad3      	subs	r3, r2, r3
              if (next->next == NULL &&
 801934a:	2b00      	cmp	r3, #0
 801934c:	f340 80bc 	ble.w	80194c8 <tcp_receive+0xe9c>
                if (TCPH_FLAGS(next->tcphdr) & TCP_FIN) {
 8019350:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8019352:	68db      	ldr	r3, [r3, #12]
 8019354:	899b      	ldrh	r3, [r3, #12]
 8019356:	b29b      	uxth	r3, r3
 8019358:	4618      	mov	r0, r3
 801935a:	f7fa f8e9 	bl	8013530 <lwip_htons>
 801935e:	4603      	mov	r3, r0
 8019360:	b2db      	uxtb	r3, r3
 8019362:	f003 0301 	and.w	r3, r3, #1
 8019366:	2b00      	cmp	r3, #0
 8019368:	f040 80be 	bne.w	80194e8 <tcp_receive+0xebc>
                  /* segment "next" already contains all data */
                  break;
                }
                next->next = tcp_seg_copy(&inseg);
 801936c:	4874      	ldr	r0, [pc, #464]	@ (8019540 <tcp_receive+0xf14>)
 801936e:	f7fd fa3b 	bl	80167e8 <tcp_seg_copy>
 8019372:	4602      	mov	r2, r0
 8019374:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8019376:	601a      	str	r2, [r3, #0]
                if (next->next != NULL) {
 8019378:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801937a:	681b      	ldr	r3, [r3, #0]
 801937c:	2b00      	cmp	r3, #0
 801937e:	f000 80b5 	beq.w	80194ec <tcp_receive+0xec0>
                  if (TCP_SEQ_GT(next->tcphdr->seqno + next->len, seqno)) {
 8019382:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8019384:	68db      	ldr	r3, [r3, #12]
 8019386:	685b      	ldr	r3, [r3, #4]
 8019388:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 801938a:	8912      	ldrh	r2, [r2, #8]
 801938c:	441a      	add	r2, r3
 801938e:	4b6b      	ldr	r3, [pc, #428]	@ (801953c <tcp_receive+0xf10>)
 8019390:	681b      	ldr	r3, [r3, #0]
 8019392:	1ad3      	subs	r3, r2, r3
 8019394:	2b00      	cmp	r3, #0
 8019396:	dd12      	ble.n	80193be <tcp_receive+0xd92>
                    /* We need to trim the last segment. */
                    next->len = (u16_t)(seqno - next->tcphdr->seqno);
 8019398:	4b68      	ldr	r3, [pc, #416]	@ (801953c <tcp_receive+0xf10>)
 801939a:	681b      	ldr	r3, [r3, #0]
 801939c:	b29a      	uxth	r2, r3
 801939e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80193a0:	68db      	ldr	r3, [r3, #12]
 80193a2:	685b      	ldr	r3, [r3, #4]
 80193a4:	b29b      	uxth	r3, r3
 80193a6:	1ad3      	subs	r3, r2, r3
 80193a8:	b29a      	uxth	r2, r3
 80193aa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80193ac:	811a      	strh	r2, [r3, #8]
                    pbuf_realloc(next->p, next->len);
 80193ae:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80193b0:	685a      	ldr	r2, [r3, #4]
 80193b2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80193b4:	891b      	ldrh	r3, [r3, #8]
 80193b6:	4619      	mov	r1, r3
 80193b8:	4610      	mov	r0, r2
 80193ba:	f7fb fbed 	bl	8014b98 <pbuf_realloc>
                  }
                  /* check if the remote side overruns our receive window */
                  if (TCP_SEQ_GT((u32_t)tcplen + seqno, pcb->rcv_nxt + (u32_t)pcb->rcv_wnd)) {
 80193be:	4b61      	ldr	r3, [pc, #388]	@ (8019544 <tcp_receive+0xf18>)
 80193c0:	881b      	ldrh	r3, [r3, #0]
 80193c2:	461a      	mov	r2, r3
 80193c4:	4b5d      	ldr	r3, [pc, #372]	@ (801953c <tcp_receive+0xf10>)
 80193c6:	681b      	ldr	r3, [r3, #0]
 80193c8:	441a      	add	r2, r3
 80193ca:	687b      	ldr	r3, [r7, #4]
 80193cc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80193ce:	6879      	ldr	r1, [r7, #4]
 80193d0:	8d09      	ldrh	r1, [r1, #40]	@ 0x28
 80193d2:	440b      	add	r3, r1
 80193d4:	1ad3      	subs	r3, r2, r3
 80193d6:	2b00      	cmp	r3, #0
 80193d8:	f340 8088 	ble.w	80194ec <tcp_receive+0xec0>
                    LWIP_DEBUGF(TCP_INPUT_DEBUG,
                                ("tcp_receive: other end overran receive window"
                                 "seqno %"U32_F" len %"U16_F" right edge %"U32_F"\n",
                                 seqno, tcplen, pcb->rcv_nxt + pcb->rcv_wnd));
                    if (TCPH_FLAGS(next->next->tcphdr) & TCP_FIN) {
 80193dc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80193de:	681b      	ldr	r3, [r3, #0]
 80193e0:	68db      	ldr	r3, [r3, #12]
 80193e2:	899b      	ldrh	r3, [r3, #12]
 80193e4:	b29b      	uxth	r3, r3
 80193e6:	4618      	mov	r0, r3
 80193e8:	f7fa f8a2 	bl	8013530 <lwip_htons>
 80193ec:	4603      	mov	r3, r0
 80193ee:	b2db      	uxtb	r3, r3
 80193f0:	f003 0301 	and.w	r3, r3, #1
 80193f4:	2b00      	cmp	r3, #0
 80193f6:	d021      	beq.n	801943c <tcp_receive+0xe10>
                      /* Must remove the FIN from the header as we're trimming
                       * that byte of sequence-space from the packet */
                      TCPH_FLAGS_SET(next->next->tcphdr, TCPH_FLAGS(next->next->tcphdr) & ~TCP_FIN);
 80193f8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80193fa:	681b      	ldr	r3, [r3, #0]
 80193fc:	68db      	ldr	r3, [r3, #12]
 80193fe:	899b      	ldrh	r3, [r3, #12]
 8019400:	b29b      	uxth	r3, r3
 8019402:	b21b      	sxth	r3, r3
 8019404:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8019408:	b21c      	sxth	r4, r3
 801940a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801940c:	681b      	ldr	r3, [r3, #0]
 801940e:	68db      	ldr	r3, [r3, #12]
 8019410:	899b      	ldrh	r3, [r3, #12]
 8019412:	b29b      	uxth	r3, r3
 8019414:	4618      	mov	r0, r3
 8019416:	f7fa f88b 	bl	8013530 <lwip_htons>
 801941a:	4603      	mov	r3, r0
 801941c:	b2db      	uxtb	r3, r3
 801941e:	f003 033e 	and.w	r3, r3, #62	@ 0x3e
 8019422:	b29b      	uxth	r3, r3
 8019424:	4618      	mov	r0, r3
 8019426:	f7fa f883 	bl	8013530 <lwip_htons>
 801942a:	4603      	mov	r3, r0
 801942c:	b21b      	sxth	r3, r3
 801942e:	4323      	orrs	r3, r4
 8019430:	b21a      	sxth	r2, r3
 8019432:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8019434:	681b      	ldr	r3, [r3, #0]
 8019436:	68db      	ldr	r3, [r3, #12]
 8019438:	b292      	uxth	r2, r2
 801943a:	819a      	strh	r2, [r3, #12]
                    }
                    /* Adjust length of segment to fit in the window. */
                    next->next->len = (u16_t)(pcb->rcv_nxt + pcb->rcv_wnd - seqno);
 801943c:	687b      	ldr	r3, [r7, #4]
 801943e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8019440:	b29a      	uxth	r2, r3
 8019442:	687b      	ldr	r3, [r7, #4]
 8019444:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8019446:	4413      	add	r3, r2
 8019448:	b299      	uxth	r1, r3
 801944a:	4b3c      	ldr	r3, [pc, #240]	@ (801953c <tcp_receive+0xf10>)
 801944c:	681b      	ldr	r3, [r3, #0]
 801944e:	b29a      	uxth	r2, r3
 8019450:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8019452:	681b      	ldr	r3, [r3, #0]
 8019454:	1a8a      	subs	r2, r1, r2
 8019456:	b292      	uxth	r2, r2
 8019458:	811a      	strh	r2, [r3, #8]
                    pbuf_realloc(next->next->p, next->next->len);
 801945a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801945c:	681b      	ldr	r3, [r3, #0]
 801945e:	685a      	ldr	r2, [r3, #4]
 8019460:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8019462:	681b      	ldr	r3, [r3, #0]
 8019464:	891b      	ldrh	r3, [r3, #8]
 8019466:	4619      	mov	r1, r3
 8019468:	4610      	mov	r0, r2
 801946a:	f7fb fb95 	bl	8014b98 <pbuf_realloc>
                    tcplen = TCP_TCPLEN(next->next);
 801946e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8019470:	681b      	ldr	r3, [r3, #0]
 8019472:	891c      	ldrh	r4, [r3, #8]
 8019474:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8019476:	681b      	ldr	r3, [r3, #0]
 8019478:	68db      	ldr	r3, [r3, #12]
 801947a:	899b      	ldrh	r3, [r3, #12]
 801947c:	b29b      	uxth	r3, r3
 801947e:	4618      	mov	r0, r3
 8019480:	f7fa f856 	bl	8013530 <lwip_htons>
 8019484:	4603      	mov	r3, r0
 8019486:	b2db      	uxtb	r3, r3
 8019488:	f003 0303 	and.w	r3, r3, #3
 801948c:	2b00      	cmp	r3, #0
 801948e:	d001      	beq.n	8019494 <tcp_receive+0xe68>
 8019490:	2301      	movs	r3, #1
 8019492:	e000      	b.n	8019496 <tcp_receive+0xe6a>
 8019494:	2300      	movs	r3, #0
 8019496:	4423      	add	r3, r4
 8019498:	b29a      	uxth	r2, r3
 801949a:	4b2a      	ldr	r3, [pc, #168]	@ (8019544 <tcp_receive+0xf18>)
 801949c:	801a      	strh	r2, [r3, #0]
                    LWIP_ASSERT("tcp_receive: segment not trimmed correctly to rcv_wnd\n",
 801949e:	4b29      	ldr	r3, [pc, #164]	@ (8019544 <tcp_receive+0xf18>)
 80194a0:	881b      	ldrh	r3, [r3, #0]
 80194a2:	461a      	mov	r2, r3
 80194a4:	4b25      	ldr	r3, [pc, #148]	@ (801953c <tcp_receive+0xf10>)
 80194a6:	681b      	ldr	r3, [r3, #0]
 80194a8:	441a      	add	r2, r3
 80194aa:	687b      	ldr	r3, [r7, #4]
 80194ac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80194ae:	6879      	ldr	r1, [r7, #4]
 80194b0:	8d09      	ldrh	r1, [r1, #40]	@ 0x28
 80194b2:	440b      	add	r3, r1
 80194b4:	429a      	cmp	r2, r3
 80194b6:	d019      	beq.n	80194ec <tcp_receive+0xec0>
 80194b8:	4b23      	ldr	r3, [pc, #140]	@ (8019548 <tcp_receive+0xf1c>)
 80194ba:	f44f 62df 	mov.w	r2, #1784	@ 0x6f8
 80194be:	4923      	ldr	r1, [pc, #140]	@ (801954c <tcp_receive+0xf20>)
 80194c0:	4823      	ldr	r0, [pc, #140]	@ (8019550 <tcp_receive+0xf24>)
 80194c2:	f005 fa2d 	bl	801e920 <iprintf>
                                (seqno + tcplen) == (pcb->rcv_nxt + pcb->rcv_wnd));
                  }
                }
                break;
 80194c6:	e011      	b.n	80194ec <tcp_receive+0xec0>
          for (next = pcb->ooseq; next != NULL; next = next->next) {
 80194c8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80194ca:	681b      	ldr	r3, [r3, #0]
 80194cc:	63bb      	str	r3, [r7, #56]	@ 0x38
 80194ce:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80194d0:	2b00      	cmp	r3, #0
 80194d2:	f47f aea5 	bne.w	8019220 <tcp_receive+0xbf4>
 80194d6:	e00a      	b.n	80194ee <tcp_receive+0xec2>
                break;
 80194d8:	bf00      	nop
 80194da:	e008      	b.n	80194ee <tcp_receive+0xec2>
                break;
 80194dc:	bf00      	nop
 80194de:	e006      	b.n	80194ee <tcp_receive+0xec2>
                  break;
 80194e0:	bf00      	nop
 80194e2:	e004      	b.n	80194ee <tcp_receive+0xec2>
                  break;
 80194e4:	bf00      	nop
 80194e6:	e002      	b.n	80194ee <tcp_receive+0xec2>
                  break;
 80194e8:	bf00      	nop
 80194ea:	e000      	b.n	80194ee <tcp_receive+0xec2>
                break;
 80194ec:	bf00      	nop
#endif /* TCP_OOSEQ_BYTES_LIMIT || TCP_OOSEQ_PBUFS_LIMIT */
#endif /* TCP_QUEUE_OOSEQ */

        /* We send the ACK packet after we've (potentially) dealt with SACKs,
           so they can be included in the acknowledgment. */
        tcp_send_empty_ack(pcb);
 80194ee:	6878      	ldr	r0, [r7, #4]
 80194f0:	f001 fe8a 	bl	801b208 <tcp_send_empty_ack>
      if (pcb->rcv_nxt == seqno) {
 80194f4:	e003      	b.n	80194fe <tcp_receive+0xed2>
      }
    } else {
      /* The incoming segment is not within the window. */
      tcp_send_empty_ack(pcb);
 80194f6:	6878      	ldr	r0, [r7, #4]
 80194f8:	f001 fe86 	bl	801b208 <tcp_send_empty_ack>
    if (TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt,
 80194fc:	e01a      	b.n	8019534 <tcp_receive+0xf08>
 80194fe:	e019      	b.n	8019534 <tcp_receive+0xf08>
    }
  } else {
    /* Segments with length 0 is taken care of here. Segments that
       fall out of the window are ACKed. */
    if (!TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt, pcb->rcv_nxt + pcb->rcv_wnd - 1)) {
 8019500:	4b0e      	ldr	r3, [pc, #56]	@ (801953c <tcp_receive+0xf10>)
 8019502:	681a      	ldr	r2, [r3, #0]
 8019504:	687b      	ldr	r3, [r7, #4]
 8019506:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8019508:	1ad3      	subs	r3, r2, r3
 801950a:	2b00      	cmp	r3, #0
 801950c:	db0a      	blt.n	8019524 <tcp_receive+0xef8>
 801950e:	4b0b      	ldr	r3, [pc, #44]	@ (801953c <tcp_receive+0xf10>)
 8019510:	681a      	ldr	r2, [r3, #0]
 8019512:	687b      	ldr	r3, [r7, #4]
 8019514:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8019516:	6879      	ldr	r1, [r7, #4]
 8019518:	8d09      	ldrh	r1, [r1, #40]	@ 0x28
 801951a:	440b      	add	r3, r1
 801951c:	1ad3      	subs	r3, r2, r3
 801951e:	3301      	adds	r3, #1
 8019520:	2b00      	cmp	r3, #0
 8019522:	dd07      	ble.n	8019534 <tcp_receive+0xf08>
      tcp_ack_now(pcb);
 8019524:	687b      	ldr	r3, [r7, #4]
 8019526:	8b5b      	ldrh	r3, [r3, #26]
 8019528:	f043 0302 	orr.w	r3, r3, #2
 801952c:	b29a      	uxth	r2, r3
 801952e:	687b      	ldr	r3, [r7, #4]
 8019530:	835a      	strh	r2, [r3, #26]
    }
  }
}
 8019532:	e7ff      	b.n	8019534 <tcp_receive+0xf08>
 8019534:	bf00      	nop
 8019536:	3750      	adds	r7, #80	@ 0x50
 8019538:	46bd      	mov	sp, r7
 801953a:	bdb0      	pop	{r4, r5, r7, pc}
 801953c:	240087cc 	.word	0x240087cc
 8019540:	240087ac 	.word	0x240087ac
 8019544:	240087d6 	.word	0x240087d6
 8019548:	080215e8 	.word	0x080215e8
 801954c:	08021990 	.word	0x08021990
 8019550:	08021634 	.word	0x08021634

08019554 <tcp_get_next_optbyte>:

static u8_t
tcp_get_next_optbyte(void)
{
 8019554:	b480      	push	{r7}
 8019556:	b083      	sub	sp, #12
 8019558:	af00      	add	r7, sp, #0
  u16_t optidx = tcp_optidx++;
 801955a:	4b15      	ldr	r3, [pc, #84]	@ (80195b0 <tcp_get_next_optbyte+0x5c>)
 801955c:	881b      	ldrh	r3, [r3, #0]
 801955e:	1c5a      	adds	r2, r3, #1
 8019560:	b291      	uxth	r1, r2
 8019562:	4a13      	ldr	r2, [pc, #76]	@ (80195b0 <tcp_get_next_optbyte+0x5c>)
 8019564:	8011      	strh	r1, [r2, #0]
 8019566:	80fb      	strh	r3, [r7, #6]
  if ((tcphdr_opt2 == NULL) || (optidx < tcphdr_opt1len)) {
 8019568:	4b12      	ldr	r3, [pc, #72]	@ (80195b4 <tcp_get_next_optbyte+0x60>)
 801956a:	681b      	ldr	r3, [r3, #0]
 801956c:	2b00      	cmp	r3, #0
 801956e:	d004      	beq.n	801957a <tcp_get_next_optbyte+0x26>
 8019570:	4b11      	ldr	r3, [pc, #68]	@ (80195b8 <tcp_get_next_optbyte+0x64>)
 8019572:	881b      	ldrh	r3, [r3, #0]
 8019574:	88fa      	ldrh	r2, [r7, #6]
 8019576:	429a      	cmp	r2, r3
 8019578:	d208      	bcs.n	801958c <tcp_get_next_optbyte+0x38>
    u8_t *opts = (u8_t *)tcphdr + TCP_HLEN;
 801957a:	4b10      	ldr	r3, [pc, #64]	@ (80195bc <tcp_get_next_optbyte+0x68>)
 801957c:	681b      	ldr	r3, [r3, #0]
 801957e:	3314      	adds	r3, #20
 8019580:	603b      	str	r3, [r7, #0]
    return opts[optidx];
 8019582:	88fb      	ldrh	r3, [r7, #6]
 8019584:	683a      	ldr	r2, [r7, #0]
 8019586:	4413      	add	r3, r2
 8019588:	781b      	ldrb	r3, [r3, #0]
 801958a:	e00b      	b.n	80195a4 <tcp_get_next_optbyte+0x50>
  } else {
    u8_t idx = (u8_t)(optidx - tcphdr_opt1len);
 801958c:	88fb      	ldrh	r3, [r7, #6]
 801958e:	b2da      	uxtb	r2, r3
 8019590:	4b09      	ldr	r3, [pc, #36]	@ (80195b8 <tcp_get_next_optbyte+0x64>)
 8019592:	881b      	ldrh	r3, [r3, #0]
 8019594:	b2db      	uxtb	r3, r3
 8019596:	1ad3      	subs	r3, r2, r3
 8019598:	717b      	strb	r3, [r7, #5]
    return tcphdr_opt2[idx];
 801959a:	4b06      	ldr	r3, [pc, #24]	@ (80195b4 <tcp_get_next_optbyte+0x60>)
 801959c:	681a      	ldr	r2, [r3, #0]
 801959e:	797b      	ldrb	r3, [r7, #5]
 80195a0:	4413      	add	r3, r2
 80195a2:	781b      	ldrb	r3, [r3, #0]
  }
}
 80195a4:	4618      	mov	r0, r3
 80195a6:	370c      	adds	r7, #12
 80195a8:	46bd      	mov	sp, r7
 80195aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80195ae:	4770      	bx	lr
 80195b0:	240087c8 	.word	0x240087c8
 80195b4:	240087c4 	.word	0x240087c4
 80195b8:	240087c2 	.word	0x240087c2
 80195bc:	240087bc 	.word	0x240087bc

080195c0 <tcp_parseopt>:
 *
 * @param pcb the tcp_pcb for which a segment arrived
 */
static void
tcp_parseopt(struct tcp_pcb *pcb)
{
 80195c0:	b580      	push	{r7, lr}
 80195c2:	b084      	sub	sp, #16
 80195c4:	af00      	add	r7, sp, #0
 80195c6:	6078      	str	r0, [r7, #4]
  u16_t mss;
#if LWIP_TCP_TIMESTAMPS
  u32_t tsval;
#endif

  LWIP_ASSERT("tcp_parseopt: invalid pcb", pcb != NULL);
 80195c8:	687b      	ldr	r3, [r7, #4]
 80195ca:	2b00      	cmp	r3, #0
 80195cc:	d106      	bne.n	80195dc <tcp_parseopt+0x1c>
 80195ce:	4b33      	ldr	r3, [pc, #204]	@ (801969c <tcp_parseopt+0xdc>)
 80195d0:	f240 727d 	movw	r2, #1917	@ 0x77d
 80195d4:	4932      	ldr	r1, [pc, #200]	@ (80196a0 <tcp_parseopt+0xe0>)
 80195d6:	4833      	ldr	r0, [pc, #204]	@ (80196a4 <tcp_parseopt+0xe4>)
 80195d8:	f005 f9a2 	bl	801e920 <iprintf>

  /* Parse the TCP MSS option, if present. */
  if (tcphdr_optlen != 0) {
 80195dc:	4b32      	ldr	r3, [pc, #200]	@ (80196a8 <tcp_parseopt+0xe8>)
 80195de:	881b      	ldrh	r3, [r3, #0]
 80195e0:	2b00      	cmp	r3, #0
 80195e2:	d057      	beq.n	8019694 <tcp_parseopt+0xd4>
    for (tcp_optidx = 0; tcp_optidx < tcphdr_optlen; ) {
 80195e4:	4b31      	ldr	r3, [pc, #196]	@ (80196ac <tcp_parseopt+0xec>)
 80195e6:	2200      	movs	r2, #0
 80195e8:	801a      	strh	r2, [r3, #0]
 80195ea:	e047      	b.n	801967c <tcp_parseopt+0xbc>
      u8_t opt = tcp_get_next_optbyte();
 80195ec:	f7ff ffb2 	bl	8019554 <tcp_get_next_optbyte>
 80195f0:	4603      	mov	r3, r0
 80195f2:	73fb      	strb	r3, [r7, #15]
      switch (opt) {
 80195f4:	7bfb      	ldrb	r3, [r7, #15]
 80195f6:	2b02      	cmp	r3, #2
 80195f8:	d006      	beq.n	8019608 <tcp_parseopt+0x48>
 80195fa:	2b02      	cmp	r3, #2
 80195fc:	dc2b      	bgt.n	8019656 <tcp_parseopt+0x96>
 80195fe:	2b00      	cmp	r3, #0
 8019600:	d043      	beq.n	801968a <tcp_parseopt+0xca>
 8019602:	2b01      	cmp	r3, #1
 8019604:	d039      	beq.n	801967a <tcp_parseopt+0xba>
 8019606:	e026      	b.n	8019656 <tcp_parseopt+0x96>
          /* NOP option. */
          LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_parseopt: NOP\n"));
          break;
        case LWIP_TCP_OPT_MSS:
          LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_parseopt: MSS\n"));
          if (tcp_get_next_optbyte() != LWIP_TCP_OPT_LEN_MSS || (tcp_optidx - 2 + LWIP_TCP_OPT_LEN_MSS) > tcphdr_optlen) {
 8019608:	f7ff ffa4 	bl	8019554 <tcp_get_next_optbyte>
 801960c:	4603      	mov	r3, r0
 801960e:	2b04      	cmp	r3, #4
 8019610:	d13d      	bne.n	801968e <tcp_parseopt+0xce>
 8019612:	4b26      	ldr	r3, [pc, #152]	@ (80196ac <tcp_parseopt+0xec>)
 8019614:	881b      	ldrh	r3, [r3, #0]
 8019616:	3301      	adds	r3, #1
 8019618:	4a23      	ldr	r2, [pc, #140]	@ (80196a8 <tcp_parseopt+0xe8>)
 801961a:	8812      	ldrh	r2, [r2, #0]
 801961c:	4293      	cmp	r3, r2
 801961e:	da36      	bge.n	801968e <tcp_parseopt+0xce>
            /* Bad length */
            LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_parseopt: bad length\n"));
            return;
          }
          /* An MSS option with the right option length. */
          mss = (u16_t)(tcp_get_next_optbyte() << 8);
 8019620:	f7ff ff98 	bl	8019554 <tcp_get_next_optbyte>
 8019624:	4603      	mov	r3, r0
 8019626:	021b      	lsls	r3, r3, #8
 8019628:	81bb      	strh	r3, [r7, #12]
          mss |= tcp_get_next_optbyte();
 801962a:	f7ff ff93 	bl	8019554 <tcp_get_next_optbyte>
 801962e:	4603      	mov	r3, r0
 8019630:	461a      	mov	r2, r3
 8019632:	89bb      	ldrh	r3, [r7, #12]
 8019634:	4313      	orrs	r3, r2
 8019636:	81bb      	strh	r3, [r7, #12]
          /* Limit the mss to the configured TCP_MSS and prevent division by zero */
          pcb->mss = ((mss > TCP_MSS) || (mss == 0)) ? TCP_MSS : mss;
 8019638:	89bb      	ldrh	r3, [r7, #12]
 801963a:	f240 52b4 	movw	r2, #1460	@ 0x5b4
 801963e:	4293      	cmp	r3, r2
 8019640:	d804      	bhi.n	801964c <tcp_parseopt+0x8c>
 8019642:	89bb      	ldrh	r3, [r7, #12]
 8019644:	2b00      	cmp	r3, #0
 8019646:	d001      	beq.n	801964c <tcp_parseopt+0x8c>
 8019648:	89ba      	ldrh	r2, [r7, #12]
 801964a:	e001      	b.n	8019650 <tcp_parseopt+0x90>
 801964c:	f240 52b4 	movw	r2, #1460	@ 0x5b4
 8019650:	687b      	ldr	r3, [r7, #4]
 8019652:	865a      	strh	r2, [r3, #50]	@ 0x32
          break;
 8019654:	e012      	b.n	801967c <tcp_parseopt+0xbc>
          }
          break;
#endif /* LWIP_TCP_SACK_OUT */
        default:
          LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_parseopt: other\n"));
          data = tcp_get_next_optbyte();
 8019656:	f7ff ff7d 	bl	8019554 <tcp_get_next_optbyte>
 801965a:	4603      	mov	r3, r0
 801965c:	72fb      	strb	r3, [r7, #11]
          if (data < 2) {
 801965e:	7afb      	ldrb	r3, [r7, #11]
 8019660:	2b01      	cmp	r3, #1
 8019662:	d916      	bls.n	8019692 <tcp_parseopt+0xd2>
               and we don't process them further. */
            return;
          }
          /* All other options have a length field, so that we easily
             can skip past them. */
          tcp_optidx += data - 2;
 8019664:	7afb      	ldrb	r3, [r7, #11]
 8019666:	b29a      	uxth	r2, r3
 8019668:	4b10      	ldr	r3, [pc, #64]	@ (80196ac <tcp_parseopt+0xec>)
 801966a:	881b      	ldrh	r3, [r3, #0]
 801966c:	4413      	add	r3, r2
 801966e:	b29b      	uxth	r3, r3
 8019670:	3b02      	subs	r3, #2
 8019672:	b29a      	uxth	r2, r3
 8019674:	4b0d      	ldr	r3, [pc, #52]	@ (80196ac <tcp_parseopt+0xec>)
 8019676:	801a      	strh	r2, [r3, #0]
 8019678:	e000      	b.n	801967c <tcp_parseopt+0xbc>
          break;
 801967a:	bf00      	nop
    for (tcp_optidx = 0; tcp_optidx < tcphdr_optlen; ) {
 801967c:	4b0b      	ldr	r3, [pc, #44]	@ (80196ac <tcp_parseopt+0xec>)
 801967e:	881a      	ldrh	r2, [r3, #0]
 8019680:	4b09      	ldr	r3, [pc, #36]	@ (80196a8 <tcp_parseopt+0xe8>)
 8019682:	881b      	ldrh	r3, [r3, #0]
 8019684:	429a      	cmp	r2, r3
 8019686:	d3b1      	bcc.n	80195ec <tcp_parseopt+0x2c>
 8019688:	e004      	b.n	8019694 <tcp_parseopt+0xd4>
          return;
 801968a:	bf00      	nop
 801968c:	e002      	b.n	8019694 <tcp_parseopt+0xd4>
            return;
 801968e:	bf00      	nop
 8019690:	e000      	b.n	8019694 <tcp_parseopt+0xd4>
            return;
 8019692:	bf00      	nop
      }
    }
  }
}
 8019694:	3710      	adds	r7, #16
 8019696:	46bd      	mov	sp, r7
 8019698:	bd80      	pop	{r7, pc}
 801969a:	bf00      	nop
 801969c:	080215e8 	.word	0x080215e8
 80196a0:	08021a4c 	.word	0x08021a4c
 80196a4:	08021634 	.word	0x08021634
 80196a8:	240087c0 	.word	0x240087c0
 80196ac:	240087c8 	.word	0x240087c8

080196b0 <tcp_trigger_input_pcb_close>:

void
tcp_trigger_input_pcb_close(void)
{
 80196b0:	b480      	push	{r7}
 80196b2:	af00      	add	r7, sp, #0
  recv_flags |= TF_CLOSED;
 80196b4:	4b05      	ldr	r3, [pc, #20]	@ (80196cc <tcp_trigger_input_pcb_close+0x1c>)
 80196b6:	781b      	ldrb	r3, [r3, #0]
 80196b8:	f043 0310 	orr.w	r3, r3, #16
 80196bc:	b2da      	uxtb	r2, r3
 80196be:	4b03      	ldr	r3, [pc, #12]	@ (80196cc <tcp_trigger_input_pcb_close+0x1c>)
 80196c0:	701a      	strb	r2, [r3, #0]
}
 80196c2:	bf00      	nop
 80196c4:	46bd      	mov	sp, r7
 80196c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80196ca:	4770      	bx	lr
 80196cc:	240087d9 	.word	0x240087d9

080196d0 <tcp_route>:
static err_t tcp_output_segment(struct tcp_seg *seg, struct tcp_pcb *pcb, struct netif *netif);

/* tcp_route: common code that returns a fixed bound netif or calls ip_route */
static struct netif *
tcp_route(const struct tcp_pcb *pcb, const ip_addr_t *src, const ip_addr_t *dst)
{
 80196d0:	b580      	push	{r7, lr}
 80196d2:	b084      	sub	sp, #16
 80196d4:	af00      	add	r7, sp, #0
 80196d6:	60f8      	str	r0, [r7, #12]
 80196d8:	60b9      	str	r1, [r7, #8]
 80196da:	607a      	str	r2, [r7, #4]
  LWIP_UNUSED_ARG(src); /* in case IPv4-only and source-based routing is disabled */

  if ((pcb != NULL) && (pcb->netif_idx != NETIF_NO_INDEX)) {
 80196dc:	68fb      	ldr	r3, [r7, #12]
 80196de:	2b00      	cmp	r3, #0
 80196e0:	d00a      	beq.n	80196f8 <tcp_route+0x28>
 80196e2:	68fb      	ldr	r3, [r7, #12]
 80196e4:	7a1b      	ldrb	r3, [r3, #8]
 80196e6:	2b00      	cmp	r3, #0
 80196e8:	d006      	beq.n	80196f8 <tcp_route+0x28>
    return netif_get_by_index(pcb->netif_idx);
 80196ea:	68fb      	ldr	r3, [r7, #12]
 80196ec:	7a1b      	ldrb	r3, [r3, #8]
 80196ee:	4618      	mov	r0, r3
 80196f0:	f7fb f84a 	bl	8014788 <netif_get_by_index>
 80196f4:	4603      	mov	r3, r0
 80196f6:	e003      	b.n	8019700 <tcp_route+0x30>
  } else {
    return ip_route(src, dst);
 80196f8:	6878      	ldr	r0, [r7, #4]
 80196fa:	f003 fc6f 	bl	801cfdc <ip4_route>
 80196fe:	4603      	mov	r3, r0
  }
}
 8019700:	4618      	mov	r0, r3
 8019702:	3710      	adds	r7, #16
 8019704:	46bd      	mov	sp, r7
 8019706:	bd80      	pop	{r7, pc}

08019708 <tcp_create_segment>:
 * The TCP header is filled in except ackno and wnd.
 * p is freed on failure.
 */
static struct tcp_seg *
tcp_create_segment(const struct tcp_pcb *pcb, struct pbuf *p, u8_t hdrflags, u32_t seqno, u8_t optflags)
{
 8019708:	b590      	push	{r4, r7, lr}
 801970a:	b087      	sub	sp, #28
 801970c:	af00      	add	r7, sp, #0
 801970e:	60f8      	str	r0, [r7, #12]
 8019710:	60b9      	str	r1, [r7, #8]
 8019712:	603b      	str	r3, [r7, #0]
 8019714:	4613      	mov	r3, r2
 8019716:	71fb      	strb	r3, [r7, #7]
  struct tcp_seg *seg;
  u8_t optlen;

  LWIP_ASSERT("tcp_create_segment: invalid pcb", pcb != NULL);
 8019718:	68fb      	ldr	r3, [r7, #12]
 801971a:	2b00      	cmp	r3, #0
 801971c:	d105      	bne.n	801972a <tcp_create_segment+0x22>
 801971e:	4b43      	ldr	r3, [pc, #268]	@ (801982c <tcp_create_segment+0x124>)
 8019720:	22a3      	movs	r2, #163	@ 0xa3
 8019722:	4943      	ldr	r1, [pc, #268]	@ (8019830 <tcp_create_segment+0x128>)
 8019724:	4843      	ldr	r0, [pc, #268]	@ (8019834 <tcp_create_segment+0x12c>)
 8019726:	f005 f8fb 	bl	801e920 <iprintf>
  LWIP_ASSERT("tcp_create_segment: invalid pbuf", p != NULL);
 801972a:	68bb      	ldr	r3, [r7, #8]
 801972c:	2b00      	cmp	r3, #0
 801972e:	d105      	bne.n	801973c <tcp_create_segment+0x34>
 8019730:	4b3e      	ldr	r3, [pc, #248]	@ (801982c <tcp_create_segment+0x124>)
 8019732:	22a4      	movs	r2, #164	@ 0xa4
 8019734:	4940      	ldr	r1, [pc, #256]	@ (8019838 <tcp_create_segment+0x130>)
 8019736:	483f      	ldr	r0, [pc, #252]	@ (8019834 <tcp_create_segment+0x12c>)
 8019738:	f005 f8f2 	bl	801e920 <iprintf>

  optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(optflags, pcb);
 801973c:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8019740:	009b      	lsls	r3, r3, #2
 8019742:	b2db      	uxtb	r3, r3
 8019744:	f003 0304 	and.w	r3, r3, #4
 8019748:	75fb      	strb	r3, [r7, #23]

  if ((seg = (struct tcp_seg *)memp_malloc(MEMP_TCP_SEG)) == NULL) {
 801974a:	2003      	movs	r0, #3
 801974c:	f7fa fc90 	bl	8014070 <memp_malloc>
 8019750:	6138      	str	r0, [r7, #16]
 8019752:	693b      	ldr	r3, [r7, #16]
 8019754:	2b00      	cmp	r3, #0
 8019756:	d104      	bne.n	8019762 <tcp_create_segment+0x5a>
    LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("tcp_create_segment: no memory.\n"));
    pbuf_free(p);
 8019758:	68b8      	ldr	r0, [r7, #8]
 801975a:	f7fb fba3 	bl	8014ea4 <pbuf_free>
    return NULL;
 801975e:	2300      	movs	r3, #0
 8019760:	e060      	b.n	8019824 <tcp_create_segment+0x11c>
  }
  seg->flags = optflags;
 8019762:	693b      	ldr	r3, [r7, #16]
 8019764:	f897 2028 	ldrb.w	r2, [r7, #40]	@ 0x28
 8019768:	729a      	strb	r2, [r3, #10]
  seg->next = NULL;
 801976a:	693b      	ldr	r3, [r7, #16]
 801976c:	2200      	movs	r2, #0
 801976e:	601a      	str	r2, [r3, #0]
  seg->p = p;
 8019770:	693b      	ldr	r3, [r7, #16]
 8019772:	68ba      	ldr	r2, [r7, #8]
 8019774:	605a      	str	r2, [r3, #4]
  LWIP_ASSERT("p->tot_len >= optlen", p->tot_len >= optlen);
 8019776:	68bb      	ldr	r3, [r7, #8]
 8019778:	891a      	ldrh	r2, [r3, #8]
 801977a:	7dfb      	ldrb	r3, [r7, #23]
 801977c:	b29b      	uxth	r3, r3
 801977e:	429a      	cmp	r2, r3
 8019780:	d205      	bcs.n	801978e <tcp_create_segment+0x86>
 8019782:	4b2a      	ldr	r3, [pc, #168]	@ (801982c <tcp_create_segment+0x124>)
 8019784:	22b0      	movs	r2, #176	@ 0xb0
 8019786:	492d      	ldr	r1, [pc, #180]	@ (801983c <tcp_create_segment+0x134>)
 8019788:	482a      	ldr	r0, [pc, #168]	@ (8019834 <tcp_create_segment+0x12c>)
 801978a:	f005 f8c9 	bl	801e920 <iprintf>
  seg->len = p->tot_len - optlen;
 801978e:	68bb      	ldr	r3, [r7, #8]
 8019790:	891a      	ldrh	r2, [r3, #8]
 8019792:	7dfb      	ldrb	r3, [r7, #23]
 8019794:	b29b      	uxth	r3, r3
 8019796:	1ad3      	subs	r3, r2, r3
 8019798:	b29a      	uxth	r2, r3
 801979a:	693b      	ldr	r3, [r7, #16]
 801979c:	811a      	strh	r2, [r3, #8]
  LWIP_ASSERT("invalid optflags passed: TF_SEG_DATA_CHECKSUMMED",
              (optflags & TF_SEG_DATA_CHECKSUMMED) == 0);
#endif /* TCP_CHECKSUM_ON_COPY */

  /* build TCP header */
  if (pbuf_add_header(p, TCP_HLEN)) {
 801979e:	2114      	movs	r1, #20
 80197a0:	68b8      	ldr	r0, [r7, #8]
 80197a2:	f7fb fae9 	bl	8014d78 <pbuf_add_header>
 80197a6:	4603      	mov	r3, r0
 80197a8:	2b00      	cmp	r3, #0
 80197aa:	d004      	beq.n	80197b6 <tcp_create_segment+0xae>
    LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("tcp_create_segment: no room for TCP header in pbuf.\n"));
    TCP_STATS_INC(tcp.err);
    tcp_seg_free(seg);
 80197ac:	6938      	ldr	r0, [r7, #16]
 80197ae:	f7fd f802 	bl	80167b6 <tcp_seg_free>
    return NULL;
 80197b2:	2300      	movs	r3, #0
 80197b4:	e036      	b.n	8019824 <tcp_create_segment+0x11c>
  }
  seg->tcphdr = (struct tcp_hdr *)seg->p->payload;
 80197b6:	693b      	ldr	r3, [r7, #16]
 80197b8:	685b      	ldr	r3, [r3, #4]
 80197ba:	685a      	ldr	r2, [r3, #4]
 80197bc:	693b      	ldr	r3, [r7, #16]
 80197be:	60da      	str	r2, [r3, #12]
  seg->tcphdr->src = lwip_htons(pcb->local_port);
 80197c0:	68fb      	ldr	r3, [r7, #12]
 80197c2:	8ada      	ldrh	r2, [r3, #22]
 80197c4:	693b      	ldr	r3, [r7, #16]
 80197c6:	68dc      	ldr	r4, [r3, #12]
 80197c8:	4610      	mov	r0, r2
 80197ca:	f7f9 feb1 	bl	8013530 <lwip_htons>
 80197ce:	4603      	mov	r3, r0
 80197d0:	8023      	strh	r3, [r4, #0]
  seg->tcphdr->dest = lwip_htons(pcb->remote_port);
 80197d2:	68fb      	ldr	r3, [r7, #12]
 80197d4:	8b1a      	ldrh	r2, [r3, #24]
 80197d6:	693b      	ldr	r3, [r7, #16]
 80197d8:	68dc      	ldr	r4, [r3, #12]
 80197da:	4610      	mov	r0, r2
 80197dc:	f7f9 fea8 	bl	8013530 <lwip_htons>
 80197e0:	4603      	mov	r3, r0
 80197e2:	8063      	strh	r3, [r4, #2]
  seg->tcphdr->seqno = lwip_htonl(seqno);
 80197e4:	693b      	ldr	r3, [r7, #16]
 80197e6:	68dc      	ldr	r4, [r3, #12]
 80197e8:	6838      	ldr	r0, [r7, #0]
 80197ea:	f7f9 feb6 	bl	801355a <lwip_htonl>
 80197ee:	4603      	mov	r3, r0
 80197f0:	6063      	str	r3, [r4, #4]
  /* ackno is set in tcp_output */
  TCPH_HDRLEN_FLAGS_SET(seg->tcphdr, (5 + optlen / 4), hdrflags);
 80197f2:	7dfb      	ldrb	r3, [r7, #23]
 80197f4:	089b      	lsrs	r3, r3, #2
 80197f6:	b2db      	uxtb	r3, r3
 80197f8:	3305      	adds	r3, #5
 80197fa:	b29b      	uxth	r3, r3
 80197fc:	031b      	lsls	r3, r3, #12
 80197fe:	b29a      	uxth	r2, r3
 8019800:	79fb      	ldrb	r3, [r7, #7]
 8019802:	b29b      	uxth	r3, r3
 8019804:	4313      	orrs	r3, r2
 8019806:	b29a      	uxth	r2, r3
 8019808:	693b      	ldr	r3, [r7, #16]
 801980a:	68dc      	ldr	r4, [r3, #12]
 801980c:	4610      	mov	r0, r2
 801980e:	f7f9 fe8f 	bl	8013530 <lwip_htons>
 8019812:	4603      	mov	r3, r0
 8019814:	81a3      	strh	r3, [r4, #12]
  /* wnd and chksum are set in tcp_output */
  seg->tcphdr->urgp = 0;
 8019816:	693b      	ldr	r3, [r7, #16]
 8019818:	68db      	ldr	r3, [r3, #12]
 801981a:	2200      	movs	r2, #0
 801981c:	749a      	strb	r2, [r3, #18]
 801981e:	2200      	movs	r2, #0
 8019820:	74da      	strb	r2, [r3, #19]
  return seg;
 8019822:	693b      	ldr	r3, [r7, #16]
}
 8019824:	4618      	mov	r0, r3
 8019826:	371c      	adds	r7, #28
 8019828:	46bd      	mov	sp, r7
 801982a:	bd90      	pop	{r4, r7, pc}
 801982c:	08021a68 	.word	0x08021a68
 8019830:	08021a9c 	.word	0x08021a9c
 8019834:	08021abc 	.word	0x08021abc
 8019838:	08021ae4 	.word	0x08021ae4
 801983c:	08021b08 	.word	0x08021b08

08019840 <tcp_pbuf_prealloc>:
#if TCP_OVERSIZE
static struct pbuf *
tcp_pbuf_prealloc(pbuf_layer layer, u16_t length, u16_t max_length,
                  u16_t *oversize, const struct tcp_pcb *pcb, u8_t apiflags,
                  u8_t first_seg)
{
 8019840:	b580      	push	{r7, lr}
 8019842:	b086      	sub	sp, #24
 8019844:	af00      	add	r7, sp, #0
 8019846:	607b      	str	r3, [r7, #4]
 8019848:	4603      	mov	r3, r0
 801984a:	73fb      	strb	r3, [r7, #15]
 801984c:	460b      	mov	r3, r1
 801984e:	81bb      	strh	r3, [r7, #12]
 8019850:	4613      	mov	r3, r2
 8019852:	817b      	strh	r3, [r7, #10]
  struct pbuf *p;
  u16_t alloc = length;
 8019854:	89bb      	ldrh	r3, [r7, #12]
 8019856:	82fb      	strh	r3, [r7, #22]

  LWIP_ASSERT("tcp_pbuf_prealloc: invalid oversize", oversize != NULL);
 8019858:	687b      	ldr	r3, [r7, #4]
 801985a:	2b00      	cmp	r3, #0
 801985c:	d105      	bne.n	801986a <tcp_pbuf_prealloc+0x2a>
 801985e:	4b30      	ldr	r3, [pc, #192]	@ (8019920 <tcp_pbuf_prealloc+0xe0>)
 8019860:	22e8      	movs	r2, #232	@ 0xe8
 8019862:	4930      	ldr	r1, [pc, #192]	@ (8019924 <tcp_pbuf_prealloc+0xe4>)
 8019864:	4830      	ldr	r0, [pc, #192]	@ (8019928 <tcp_pbuf_prealloc+0xe8>)
 8019866:	f005 f85b 	bl	801e920 <iprintf>
  LWIP_ASSERT("tcp_pbuf_prealloc: invalid pcb", pcb != NULL);
 801986a:	6a3b      	ldr	r3, [r7, #32]
 801986c:	2b00      	cmp	r3, #0
 801986e:	d105      	bne.n	801987c <tcp_pbuf_prealloc+0x3c>
 8019870:	4b2b      	ldr	r3, [pc, #172]	@ (8019920 <tcp_pbuf_prealloc+0xe0>)
 8019872:	22e9      	movs	r2, #233	@ 0xe9
 8019874:	492d      	ldr	r1, [pc, #180]	@ (801992c <tcp_pbuf_prealloc+0xec>)
 8019876:	482c      	ldr	r0, [pc, #176]	@ (8019928 <tcp_pbuf_prealloc+0xe8>)
 8019878:	f005 f852 	bl	801e920 <iprintf>
  LWIP_UNUSED_ARG(pcb);
  LWIP_UNUSED_ARG(apiflags);
  LWIP_UNUSED_ARG(first_seg);
  alloc = max_length;
#else /* LWIP_NETIF_TX_SINGLE_PBUF */
  if (length < max_length) {
 801987c:	89ba      	ldrh	r2, [r7, #12]
 801987e:	897b      	ldrh	r3, [r7, #10]
 8019880:	429a      	cmp	r2, r3
 8019882:	d221      	bcs.n	80198c8 <tcp_pbuf_prealloc+0x88>
     *
     * Did the user set TCP_WRITE_FLAG_MORE?
     *
     * Will the Nagle algorithm defer transmission of this segment?
     */
    if ((apiflags & TCP_WRITE_FLAG_MORE) ||
 8019884:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8019888:	f003 0302 	and.w	r3, r3, #2
 801988c:	2b00      	cmp	r3, #0
 801988e:	d111      	bne.n	80198b4 <tcp_pbuf_prealloc+0x74>
        (!(pcb->flags & TF_NODELAY) &&
 8019890:	6a3b      	ldr	r3, [r7, #32]
 8019892:	8b5b      	ldrh	r3, [r3, #26]
 8019894:	f003 0340 	and.w	r3, r3, #64	@ 0x40
    if ((apiflags & TCP_WRITE_FLAG_MORE) ||
 8019898:	2b00      	cmp	r3, #0
 801989a:	d115      	bne.n	80198c8 <tcp_pbuf_prealloc+0x88>
        (!(pcb->flags & TF_NODELAY) &&
 801989c:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 80198a0:	2b00      	cmp	r3, #0
 80198a2:	d007      	beq.n	80198b4 <tcp_pbuf_prealloc+0x74>
         (!first_seg ||
          pcb->unsent != NULL ||
 80198a4:	6a3b      	ldr	r3, [r7, #32]
 80198a6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
         (!first_seg ||
 80198a8:	2b00      	cmp	r3, #0
 80198aa:	d103      	bne.n	80198b4 <tcp_pbuf_prealloc+0x74>
          pcb->unacked != NULL))) {
 80198ac:	6a3b      	ldr	r3, [r7, #32]
 80198ae:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
          pcb->unsent != NULL ||
 80198b0:	2b00      	cmp	r3, #0
 80198b2:	d009      	beq.n	80198c8 <tcp_pbuf_prealloc+0x88>
      alloc = LWIP_MIN(max_length, LWIP_MEM_ALIGN_SIZE(TCP_OVERSIZE_CALC_LENGTH(length)));
 80198b4:	89bb      	ldrh	r3, [r7, #12]
 80198b6:	f203 53b7 	addw	r3, r3, #1463	@ 0x5b7
 80198ba:	f023 0203 	bic.w	r2, r3, #3
 80198be:	897b      	ldrh	r3, [r7, #10]
 80198c0:	4293      	cmp	r3, r2
 80198c2:	bf28      	it	cs
 80198c4:	4613      	movcs	r3, r2
 80198c6:	82fb      	strh	r3, [r7, #22]
    }
  }
#endif /* LWIP_NETIF_TX_SINGLE_PBUF */
  p = pbuf_alloc(layer, alloc, PBUF_RAM);
 80198c8:	8af9      	ldrh	r1, [r7, #22]
 80198ca:	7bfb      	ldrb	r3, [r7, #15]
 80198cc:	f44f 7220 	mov.w	r2, #640	@ 0x280
 80198d0:	4618      	mov	r0, r3
 80198d2:	f7fb f803 	bl	80148dc <pbuf_alloc>
 80198d6:	6138      	str	r0, [r7, #16]
  if (p == NULL) {
 80198d8:	693b      	ldr	r3, [r7, #16]
 80198da:	2b00      	cmp	r3, #0
 80198dc:	d101      	bne.n	80198e2 <tcp_pbuf_prealloc+0xa2>
    return NULL;
 80198de:	2300      	movs	r3, #0
 80198e0:	e019      	b.n	8019916 <tcp_pbuf_prealloc+0xd6>
  }
  LWIP_ASSERT("need unchained pbuf", p->next == NULL);
 80198e2:	693b      	ldr	r3, [r7, #16]
 80198e4:	681b      	ldr	r3, [r3, #0]
 80198e6:	2b00      	cmp	r3, #0
 80198e8:	d006      	beq.n	80198f8 <tcp_pbuf_prealloc+0xb8>
 80198ea:	4b0d      	ldr	r3, [pc, #52]	@ (8019920 <tcp_pbuf_prealloc+0xe0>)
 80198ec:	f240 120b 	movw	r2, #267	@ 0x10b
 80198f0:	490f      	ldr	r1, [pc, #60]	@ (8019930 <tcp_pbuf_prealloc+0xf0>)
 80198f2:	480d      	ldr	r0, [pc, #52]	@ (8019928 <tcp_pbuf_prealloc+0xe8>)
 80198f4:	f005 f814 	bl	801e920 <iprintf>
  *oversize = p->len - length;
 80198f8:	693b      	ldr	r3, [r7, #16]
 80198fa:	895a      	ldrh	r2, [r3, #10]
 80198fc:	89bb      	ldrh	r3, [r7, #12]
 80198fe:	1ad3      	subs	r3, r2, r3
 8019900:	b29a      	uxth	r2, r3
 8019902:	687b      	ldr	r3, [r7, #4]
 8019904:	801a      	strh	r2, [r3, #0]
  /* trim p->len to the currently used size */
  p->len = p->tot_len = length;
 8019906:	693b      	ldr	r3, [r7, #16]
 8019908:	89ba      	ldrh	r2, [r7, #12]
 801990a:	811a      	strh	r2, [r3, #8]
 801990c:	693b      	ldr	r3, [r7, #16]
 801990e:	891a      	ldrh	r2, [r3, #8]
 8019910:	693b      	ldr	r3, [r7, #16]
 8019912:	815a      	strh	r2, [r3, #10]
  return p;
 8019914:	693b      	ldr	r3, [r7, #16]
}
 8019916:	4618      	mov	r0, r3
 8019918:	3718      	adds	r7, #24
 801991a:	46bd      	mov	sp, r7
 801991c:	bd80      	pop	{r7, pc}
 801991e:	bf00      	nop
 8019920:	08021a68 	.word	0x08021a68
 8019924:	08021b20 	.word	0x08021b20
 8019928:	08021abc 	.word	0x08021abc
 801992c:	08021b44 	.word	0x08021b44
 8019930:	08021b64 	.word	0x08021b64

08019934 <tcp_write_checks>:
 * @param len length of data to send (checked agains snd_buf)
 * @return ERR_OK if tcp_write is allowed to proceed, another err_t otherwise
 */
static err_t
tcp_write_checks(struct tcp_pcb *pcb, u16_t len)
{
 8019934:	b580      	push	{r7, lr}
 8019936:	b082      	sub	sp, #8
 8019938:	af00      	add	r7, sp, #0
 801993a:	6078      	str	r0, [r7, #4]
 801993c:	460b      	mov	r3, r1
 801993e:	807b      	strh	r3, [r7, #2]
  LWIP_ASSERT("tcp_write_checks: invalid pcb", pcb != NULL);
 8019940:	687b      	ldr	r3, [r7, #4]
 8019942:	2b00      	cmp	r3, #0
 8019944:	d106      	bne.n	8019954 <tcp_write_checks+0x20>
 8019946:	4b33      	ldr	r3, [pc, #204]	@ (8019a14 <tcp_write_checks+0xe0>)
 8019948:	f240 1233 	movw	r2, #307	@ 0x133
 801994c:	4932      	ldr	r1, [pc, #200]	@ (8019a18 <tcp_write_checks+0xe4>)
 801994e:	4833      	ldr	r0, [pc, #204]	@ (8019a1c <tcp_write_checks+0xe8>)
 8019950:	f004 ffe6 	bl	801e920 <iprintf>

  /* connection is in invalid state for data transmission? */
  if ((pcb->state != ESTABLISHED) &&
 8019954:	687b      	ldr	r3, [r7, #4]
 8019956:	7d1b      	ldrb	r3, [r3, #20]
 8019958:	2b04      	cmp	r3, #4
 801995a:	d00e      	beq.n	801997a <tcp_write_checks+0x46>
      (pcb->state != CLOSE_WAIT) &&
 801995c:	687b      	ldr	r3, [r7, #4]
 801995e:	7d1b      	ldrb	r3, [r3, #20]
  if ((pcb->state != ESTABLISHED) &&
 8019960:	2b07      	cmp	r3, #7
 8019962:	d00a      	beq.n	801997a <tcp_write_checks+0x46>
      (pcb->state != SYN_SENT) &&
 8019964:	687b      	ldr	r3, [r7, #4]
 8019966:	7d1b      	ldrb	r3, [r3, #20]
      (pcb->state != CLOSE_WAIT) &&
 8019968:	2b02      	cmp	r3, #2
 801996a:	d006      	beq.n	801997a <tcp_write_checks+0x46>
      (pcb->state != SYN_RCVD)) {
 801996c:	687b      	ldr	r3, [r7, #4]
 801996e:	7d1b      	ldrb	r3, [r3, #20]
      (pcb->state != SYN_SENT) &&
 8019970:	2b03      	cmp	r3, #3
 8019972:	d002      	beq.n	801997a <tcp_write_checks+0x46>
    LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_STATE | LWIP_DBG_LEVEL_SEVERE, ("tcp_write() called in invalid state\n"));
    return ERR_CONN;
 8019974:	f06f 030a 	mvn.w	r3, #10
 8019978:	e048      	b.n	8019a0c <tcp_write_checks+0xd8>
  } else if (len == 0) {
 801997a:	887b      	ldrh	r3, [r7, #2]
 801997c:	2b00      	cmp	r3, #0
 801997e:	d101      	bne.n	8019984 <tcp_write_checks+0x50>
    return ERR_OK;
 8019980:	2300      	movs	r3, #0
 8019982:	e043      	b.n	8019a0c <tcp_write_checks+0xd8>
  }

  /* fail on too much data */
  if (len > pcb->snd_buf) {
 8019984:	687b      	ldr	r3, [r7, #4]
 8019986:	f8b3 3064 	ldrh.w	r3, [r3, #100]	@ 0x64
 801998a:	887a      	ldrh	r2, [r7, #2]
 801998c:	429a      	cmp	r2, r3
 801998e:	d909      	bls.n	80199a4 <tcp_write_checks+0x70>
    LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("tcp_write: too much data (len=%"U16_F" > snd_buf=%"TCPWNDSIZE_F")\n",
                len, pcb->snd_buf));
    tcp_set_flags(pcb, TF_NAGLEMEMERR);
 8019990:	687b      	ldr	r3, [r7, #4]
 8019992:	8b5b      	ldrh	r3, [r3, #26]
 8019994:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8019998:	b29a      	uxth	r2, r3
 801999a:	687b      	ldr	r3, [r7, #4]
 801999c:	835a      	strh	r2, [r3, #26]
    return ERR_MEM;
 801999e:	f04f 33ff 	mov.w	r3, #4294967295
 80199a2:	e033      	b.n	8019a0c <tcp_write_checks+0xd8>
  LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_write: queuelen: %"TCPWNDSIZE_F"\n", (tcpwnd_size_t)pcb->snd_queuelen));

  /* If total number of pbufs on the unsent/unacked queues exceeds the
   * configured maximum, return an error */
  /* check for configured max queuelen and possible overflow */
  if (pcb->snd_queuelen >= LWIP_MIN(TCP_SND_QUEUELEN, (TCP_SNDQUEUELEN_OVERFLOW + 1))) {
 80199a4:	687b      	ldr	r3, [r7, #4]
 80199a6:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
 80199aa:	2b0f      	cmp	r3, #15
 80199ac:	d909      	bls.n	80199c2 <tcp_write_checks+0x8e>
    LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("tcp_write: too long queue %"U16_F" (max %"U16_F")\n",
                pcb->snd_queuelen, (u16_t)TCP_SND_QUEUELEN));
    TCP_STATS_INC(tcp.memerr);
    tcp_set_flags(pcb, TF_NAGLEMEMERR);
 80199ae:	687b      	ldr	r3, [r7, #4]
 80199b0:	8b5b      	ldrh	r3, [r3, #26]
 80199b2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80199b6:	b29a      	uxth	r2, r3
 80199b8:	687b      	ldr	r3, [r7, #4]
 80199ba:	835a      	strh	r2, [r3, #26]
    return ERR_MEM;
 80199bc:	f04f 33ff 	mov.w	r3, #4294967295
 80199c0:	e024      	b.n	8019a0c <tcp_write_checks+0xd8>
  }
  if (pcb->snd_queuelen != 0) {
 80199c2:	687b      	ldr	r3, [r7, #4]
 80199c4:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
 80199c8:	2b00      	cmp	r3, #0
 80199ca:	d00f      	beq.n	80199ec <tcp_write_checks+0xb8>
    LWIP_ASSERT("tcp_write: pbufs on queue => at least one queue non-empty",
 80199cc:	687b      	ldr	r3, [r7, #4]
 80199ce:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80199d0:	2b00      	cmp	r3, #0
 80199d2:	d11a      	bne.n	8019a0a <tcp_write_checks+0xd6>
 80199d4:	687b      	ldr	r3, [r7, #4]
 80199d6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80199d8:	2b00      	cmp	r3, #0
 80199da:	d116      	bne.n	8019a0a <tcp_write_checks+0xd6>
 80199dc:	4b0d      	ldr	r3, [pc, #52]	@ (8019a14 <tcp_write_checks+0xe0>)
 80199de:	f240 1255 	movw	r2, #341	@ 0x155
 80199e2:	490f      	ldr	r1, [pc, #60]	@ (8019a20 <tcp_write_checks+0xec>)
 80199e4:	480d      	ldr	r0, [pc, #52]	@ (8019a1c <tcp_write_checks+0xe8>)
 80199e6:	f004 ff9b 	bl	801e920 <iprintf>
 80199ea:	e00e      	b.n	8019a0a <tcp_write_checks+0xd6>
                pcb->unacked != NULL || pcb->unsent != NULL);
  } else {
    LWIP_ASSERT("tcp_write: no pbufs on queue => both queues empty",
 80199ec:	687b      	ldr	r3, [r7, #4]
 80199ee:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80199f0:	2b00      	cmp	r3, #0
 80199f2:	d103      	bne.n	80199fc <tcp_write_checks+0xc8>
 80199f4:	687b      	ldr	r3, [r7, #4]
 80199f6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80199f8:	2b00      	cmp	r3, #0
 80199fa:	d006      	beq.n	8019a0a <tcp_write_checks+0xd6>
 80199fc:	4b05      	ldr	r3, [pc, #20]	@ (8019a14 <tcp_write_checks+0xe0>)
 80199fe:	f44f 72ac 	mov.w	r2, #344	@ 0x158
 8019a02:	4908      	ldr	r1, [pc, #32]	@ (8019a24 <tcp_write_checks+0xf0>)
 8019a04:	4805      	ldr	r0, [pc, #20]	@ (8019a1c <tcp_write_checks+0xe8>)
 8019a06:	f004 ff8b 	bl	801e920 <iprintf>
                pcb->unacked == NULL && pcb->unsent == NULL);
  }
  return ERR_OK;
 8019a0a:	2300      	movs	r3, #0
}
 8019a0c:	4618      	mov	r0, r3
 8019a0e:	3708      	adds	r7, #8
 8019a10:	46bd      	mov	sp, r7
 8019a12:	bd80      	pop	{r7, pc}
 8019a14:	08021a68 	.word	0x08021a68
 8019a18:	08021b78 	.word	0x08021b78
 8019a1c:	08021abc 	.word	0x08021abc
 8019a20:	08021b98 	.word	0x08021b98
 8019a24:	08021bd4 	.word	0x08021bd4

08019a28 <tcp_write>:
 * - TCP_WRITE_FLAG_MORE (0x02) for TCP connection, PSH flag will not be set on last segment sent,
 * @return ERR_OK if enqueued, another err_t on error
 */
err_t
tcp_write(struct tcp_pcb *pcb, const void *arg, u16_t len, u8_t apiflags)
{
 8019a28:	b590      	push	{r4, r7, lr}
 8019a2a:	b09b      	sub	sp, #108	@ 0x6c
 8019a2c:	af04      	add	r7, sp, #16
 8019a2e:	60f8      	str	r0, [r7, #12]
 8019a30:	60b9      	str	r1, [r7, #8]
 8019a32:	4611      	mov	r1, r2
 8019a34:	461a      	mov	r2, r3
 8019a36:	460b      	mov	r3, r1
 8019a38:	80fb      	strh	r3, [r7, #6]
 8019a3a:	4613      	mov	r3, r2
 8019a3c:	717b      	strb	r3, [r7, #5]
  struct pbuf *concat_p = NULL;
 8019a3e:	2300      	movs	r3, #0
 8019a40:	657b      	str	r3, [r7, #84]	@ 0x54
  struct tcp_seg *last_unsent = NULL, *seg = NULL, *prev_seg = NULL, *queue = NULL;
 8019a42:	2300      	movs	r3, #0
 8019a44:	653b      	str	r3, [r7, #80]	@ 0x50
 8019a46:	2300      	movs	r3, #0
 8019a48:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8019a4a:	2300      	movs	r3, #0
 8019a4c:	64bb      	str	r3, [r7, #72]	@ 0x48
 8019a4e:	2300      	movs	r3, #0
 8019a50:	647b      	str	r3, [r7, #68]	@ 0x44
  u16_t pos = 0; /* position in 'arg' data */
 8019a52:	2300      	movs	r3, #0
 8019a54:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42
  u16_t queuelen;
  u8_t optlen;
  u8_t optflags = 0;
 8019a58:	2300      	movs	r3, #0
 8019a5a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
#if TCP_OVERSIZE
  u16_t oversize = 0;
 8019a5e:	2300      	movs	r3, #0
 8019a60:	827b      	strh	r3, [r7, #18]
  u16_t oversize_used = 0;
 8019a62:	2300      	movs	r3, #0
 8019a64:	87fb      	strh	r3, [r7, #62]	@ 0x3e
#if TCP_OVERSIZE_DBGCHECK
  u16_t oversize_add = 0;
#endif /* TCP_OVERSIZE_DBGCHECK*/
#endif /* TCP_OVERSIZE */
  u16_t extendlen = 0;
 8019a66:	2300      	movs	r3, #0
 8019a68:	87bb      	strh	r3, [r7, #60]	@ 0x3c
  u16_t concat_chksummed = 0;
#endif /* TCP_CHECKSUM_ON_COPY */
  err_t err;
  u16_t mss_local;

  LWIP_ERROR("tcp_write: invalid pcb", pcb != NULL, return ERR_ARG);
 8019a6a:	68fb      	ldr	r3, [r7, #12]
 8019a6c:	2b00      	cmp	r3, #0
 8019a6e:	d109      	bne.n	8019a84 <tcp_write+0x5c>
 8019a70:	4ba4      	ldr	r3, [pc, #656]	@ (8019d04 <tcp_write+0x2dc>)
 8019a72:	f44f 72cf 	mov.w	r2, #414	@ 0x19e
 8019a76:	49a4      	ldr	r1, [pc, #656]	@ (8019d08 <tcp_write+0x2e0>)
 8019a78:	48a4      	ldr	r0, [pc, #656]	@ (8019d0c <tcp_write+0x2e4>)
 8019a7a:	f004 ff51 	bl	801e920 <iprintf>
 8019a7e:	f06f 030f 	mvn.w	r3, #15
 8019a82:	e32a      	b.n	801a0da <tcp_write+0x6b2>

  /* don't allocate segments bigger than half the maximum window we ever received */
  mss_local = LWIP_MIN(pcb->mss, TCPWND_MIN16(pcb->snd_wnd_max / 2));
 8019a84:	68fb      	ldr	r3, [r7, #12]
 8019a86:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8019a8a:	085b      	lsrs	r3, r3, #1
 8019a8c:	b29a      	uxth	r2, r3
 8019a8e:	68fb      	ldr	r3, [r7, #12]
 8019a90:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8019a92:	4293      	cmp	r3, r2
 8019a94:	bf28      	it	cs
 8019a96:	4613      	movcs	r3, r2
 8019a98:	84bb      	strh	r3, [r7, #36]	@ 0x24
  mss_local = mss_local ? mss_local : pcb->mss;
 8019a9a:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8019a9c:	2b00      	cmp	r3, #0
 8019a9e:	d102      	bne.n	8019aa6 <tcp_write+0x7e>
 8019aa0:	68fb      	ldr	r3, [r7, #12]
 8019aa2:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8019aa4:	e000      	b.n	8019aa8 <tcp_write+0x80>
 8019aa6:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8019aa8:	84bb      	strh	r3, [r7, #36]	@ 0x24
  apiflags |= TCP_WRITE_FLAG_COPY;
#endif /* LWIP_NETIF_TX_SINGLE_PBUF */

  LWIP_DEBUGF(TCP_OUTPUT_DEBUG, ("tcp_write(pcb=%p, data=%p, len=%"U16_F", apiflags=%"U16_F")\n",
                                 (void *)pcb, arg, len, (u16_t)apiflags));
  LWIP_ERROR("tcp_write: arg == NULL (programmer violates API)",
 8019aaa:	68bb      	ldr	r3, [r7, #8]
 8019aac:	2b00      	cmp	r3, #0
 8019aae:	d109      	bne.n	8019ac4 <tcp_write+0x9c>
 8019ab0:	4b94      	ldr	r3, [pc, #592]	@ (8019d04 <tcp_write+0x2dc>)
 8019ab2:	f240 12ad 	movw	r2, #429	@ 0x1ad
 8019ab6:	4996      	ldr	r1, [pc, #600]	@ (8019d10 <tcp_write+0x2e8>)
 8019ab8:	4894      	ldr	r0, [pc, #592]	@ (8019d0c <tcp_write+0x2e4>)
 8019aba:	f004 ff31 	bl	801e920 <iprintf>
 8019abe:	f06f 030f 	mvn.w	r3, #15
 8019ac2:	e30a      	b.n	801a0da <tcp_write+0x6b2>
             arg != NULL, return ERR_ARG;);

  err = tcp_write_checks(pcb, len);
 8019ac4:	88fb      	ldrh	r3, [r7, #6]
 8019ac6:	4619      	mov	r1, r3
 8019ac8:	68f8      	ldr	r0, [r7, #12]
 8019aca:	f7ff ff33 	bl	8019934 <tcp_write_checks>
 8019ace:	4603      	mov	r3, r0
 8019ad0:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
  if (err != ERR_OK) {
 8019ad4:	f997 3023 	ldrsb.w	r3, [r7, #35]	@ 0x23
 8019ad8:	2b00      	cmp	r3, #0
 8019ada:	d002      	beq.n	8019ae2 <tcp_write+0xba>
    return err;
 8019adc:	f997 3023 	ldrsb.w	r3, [r7, #35]	@ 0x23
 8019ae0:	e2fb      	b.n	801a0da <tcp_write+0x6b2>
  }
  queuelen = pcb->snd_queuelen;
 8019ae2:	68fb      	ldr	r3, [r7, #12]
 8019ae4:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
 8019ae8:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40
    /* ensure that segments can hold at least one data byte... */
    mss_local = LWIP_MAX(mss_local, LWIP_TCP_OPT_LEN_TS + 1);
  } else
#endif /* LWIP_TCP_TIMESTAMPS */
  {
    optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(0, pcb);
 8019aec:	2300      	movs	r3, #0
 8019aee:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
   *
   * pos records progress as data is segmented.
   */

  /* Find the tail of the unsent queue. */
  if (pcb->unsent != NULL) {
 8019af2:	68fb      	ldr	r3, [r7, #12]
 8019af4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8019af6:	2b00      	cmp	r3, #0
 8019af8:	f000 80f6 	beq.w	8019ce8 <tcp_write+0x2c0>
    u16_t space;
    u16_t unsent_optlen;

    /* @todo: this could be sped up by keeping last_unsent in the pcb */
    for (last_unsent = pcb->unsent; last_unsent->next != NULL;
 8019afc:	68fb      	ldr	r3, [r7, #12]
 8019afe:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8019b00:	653b      	str	r3, [r7, #80]	@ 0x50
 8019b02:	e002      	b.n	8019b0a <tcp_write+0xe2>
         last_unsent = last_unsent->next);
 8019b04:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8019b06:	681b      	ldr	r3, [r3, #0]
 8019b08:	653b      	str	r3, [r7, #80]	@ 0x50
    for (last_unsent = pcb->unsent; last_unsent->next != NULL;
 8019b0a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8019b0c:	681b      	ldr	r3, [r3, #0]
 8019b0e:	2b00      	cmp	r3, #0
 8019b10:	d1f8      	bne.n	8019b04 <tcp_write+0xdc>

    /* Usable space at the end of the last unsent segment */
    unsent_optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(last_unsent->flags, pcb);
 8019b12:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8019b14:	7a9b      	ldrb	r3, [r3, #10]
 8019b16:	009b      	lsls	r3, r3, #2
 8019b18:	b29b      	uxth	r3, r3
 8019b1a:	f003 0304 	and.w	r3, r3, #4
 8019b1e:	843b      	strh	r3, [r7, #32]
    LWIP_ASSERT("mss_local is too small", mss_local >= last_unsent->len + unsent_optlen);
 8019b20:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8019b22:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8019b24:	891b      	ldrh	r3, [r3, #8]
 8019b26:	4619      	mov	r1, r3
 8019b28:	8c3b      	ldrh	r3, [r7, #32]
 8019b2a:	440b      	add	r3, r1
 8019b2c:	429a      	cmp	r2, r3
 8019b2e:	da06      	bge.n	8019b3e <tcp_write+0x116>
 8019b30:	4b74      	ldr	r3, [pc, #464]	@ (8019d04 <tcp_write+0x2dc>)
 8019b32:	f44f 72f3 	mov.w	r2, #486	@ 0x1e6
 8019b36:	4977      	ldr	r1, [pc, #476]	@ (8019d14 <tcp_write+0x2ec>)
 8019b38:	4874      	ldr	r0, [pc, #464]	@ (8019d0c <tcp_write+0x2e4>)
 8019b3a:	f004 fef1 	bl	801e920 <iprintf>
    space = mss_local - (last_unsent->len + unsent_optlen);
 8019b3e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8019b40:	891a      	ldrh	r2, [r3, #8]
 8019b42:	8c3b      	ldrh	r3, [r7, #32]
 8019b44:	4413      	add	r3, r2
 8019b46:	b29b      	uxth	r3, r3
 8019b48:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8019b4a:	1ad3      	subs	r3, r2, r3
 8019b4c:	877b      	strh	r3, [r7, #58]	@ 0x3a
#if TCP_OVERSIZE_DBGCHECK
    /* check that pcb->unsent_oversize matches last_unsent->oversize_left */
    LWIP_ASSERT("unsent_oversize mismatch (pcb vs. last_unsent)",
                pcb->unsent_oversize == last_unsent->oversize_left);
#endif /* TCP_OVERSIZE_DBGCHECK */
    oversize = pcb->unsent_oversize;
 8019b4e:	68fb      	ldr	r3, [r7, #12]
 8019b50:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8019b54:	827b      	strh	r3, [r7, #18]
    if (oversize > 0) {
 8019b56:	8a7b      	ldrh	r3, [r7, #18]
 8019b58:	2b00      	cmp	r3, #0
 8019b5a:	d026      	beq.n	8019baa <tcp_write+0x182>
      LWIP_ASSERT("inconsistent oversize vs. space", oversize <= space);
 8019b5c:	8a7b      	ldrh	r3, [r7, #18]
 8019b5e:	8f7a      	ldrh	r2, [r7, #58]	@ 0x3a
 8019b60:	429a      	cmp	r2, r3
 8019b62:	d206      	bcs.n	8019b72 <tcp_write+0x14a>
 8019b64:	4b67      	ldr	r3, [pc, #412]	@ (8019d04 <tcp_write+0x2dc>)
 8019b66:	f44f 72fc 	mov.w	r2, #504	@ 0x1f8
 8019b6a:	496b      	ldr	r1, [pc, #428]	@ (8019d18 <tcp_write+0x2f0>)
 8019b6c:	4867      	ldr	r0, [pc, #412]	@ (8019d0c <tcp_write+0x2e4>)
 8019b6e:	f004 fed7 	bl	801e920 <iprintf>
      seg = last_unsent;
 8019b72:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8019b74:	64fb      	str	r3, [r7, #76]	@ 0x4c
      oversize_used = LWIP_MIN(space, LWIP_MIN(oversize, len));
 8019b76:	8a7b      	ldrh	r3, [r7, #18]
 8019b78:	88fa      	ldrh	r2, [r7, #6]
 8019b7a:	4293      	cmp	r3, r2
 8019b7c:	bf28      	it	cs
 8019b7e:	4613      	movcs	r3, r2
 8019b80:	b29b      	uxth	r3, r3
 8019b82:	8f7a      	ldrh	r2, [r7, #58]	@ 0x3a
 8019b84:	4293      	cmp	r3, r2
 8019b86:	bf28      	it	cs
 8019b88:	4613      	movcs	r3, r2
 8019b8a:	87fb      	strh	r3, [r7, #62]	@ 0x3e
      pos += oversize_used;
 8019b8c:	f8b7 2042 	ldrh.w	r2, [r7, #66]	@ 0x42
 8019b90:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 8019b92:	4413      	add	r3, r2
 8019b94:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42
      oversize -= oversize_used;
 8019b98:	8a7a      	ldrh	r2, [r7, #18]
 8019b9a:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 8019b9c:	1ad3      	subs	r3, r2, r3
 8019b9e:	b29b      	uxth	r3, r3
 8019ba0:	827b      	strh	r3, [r7, #18]
      space -= oversize_used;
 8019ba2:	8f7a      	ldrh	r2, [r7, #58]	@ 0x3a
 8019ba4:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 8019ba6:	1ad3      	subs	r3, r2, r3
 8019ba8:	877b      	strh	r3, [r7, #58]	@ 0x3a
    }
    /* now we are either finished or oversize is zero */
    LWIP_ASSERT("inconsistent oversize vs. len", (oversize == 0) || (pos == len));
 8019baa:	8a7b      	ldrh	r3, [r7, #18]
 8019bac:	2b00      	cmp	r3, #0
 8019bae:	d00b      	beq.n	8019bc8 <tcp_write+0x1a0>
 8019bb0:	f8b7 2042 	ldrh.w	r2, [r7, #66]	@ 0x42
 8019bb4:	88fb      	ldrh	r3, [r7, #6]
 8019bb6:	429a      	cmp	r2, r3
 8019bb8:	d006      	beq.n	8019bc8 <tcp_write+0x1a0>
 8019bba:	4b52      	ldr	r3, [pc, #328]	@ (8019d04 <tcp_write+0x2dc>)
 8019bbc:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8019bc0:	4956      	ldr	r1, [pc, #344]	@ (8019d1c <tcp_write+0x2f4>)
 8019bc2:	4852      	ldr	r0, [pc, #328]	@ (8019d0c <tcp_write+0x2e4>)
 8019bc4:	f004 feac 	bl	801e920 <iprintf>
     *
     * This phase is skipped for LWIP_NETIF_TX_SINGLE_PBUF as we could only execute
     * it after rexmit puts a segment from unacked to unsent and at this point,
     * oversize info is lost.
     */
    if ((pos < len) && (space > 0) && (last_unsent->len > 0)) {
 8019bc8:	f8b7 2042 	ldrh.w	r2, [r7, #66]	@ 0x42
 8019bcc:	88fb      	ldrh	r3, [r7, #6]
 8019bce:	429a      	cmp	r2, r3
 8019bd0:	f080 8167 	bcs.w	8019ea2 <tcp_write+0x47a>
 8019bd4:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 8019bd6:	2b00      	cmp	r3, #0
 8019bd8:	f000 8163 	beq.w	8019ea2 <tcp_write+0x47a>
 8019bdc:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8019bde:	891b      	ldrh	r3, [r3, #8]
 8019be0:	2b00      	cmp	r3, #0
 8019be2:	f000 815e 	beq.w	8019ea2 <tcp_write+0x47a>
      u16_t seglen = LWIP_MIN(space, len - pos);
 8019be6:	88fa      	ldrh	r2, [r7, #6]
 8019be8:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 8019bec:	1ad2      	subs	r2, r2, r3
 8019bee:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 8019bf0:	4293      	cmp	r3, r2
 8019bf2:	bfa8      	it	ge
 8019bf4:	4613      	movge	r3, r2
 8019bf6:	83fb      	strh	r3, [r7, #30]
      seg = last_unsent;
 8019bf8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8019bfa:	64fb      	str	r3, [r7, #76]	@ 0x4c

      /* Create a pbuf with a copy or reference to seglen bytes. We
       * can use PBUF_RAW here since the data appears in the middle of
       * a segment. A header will never be prepended. */
      if (apiflags & TCP_WRITE_FLAG_COPY) {
 8019bfc:	797b      	ldrb	r3, [r7, #5]
 8019bfe:	f003 0301 	and.w	r3, r3, #1
 8019c02:	2b00      	cmp	r3, #0
 8019c04:	d027      	beq.n	8019c56 <tcp_write+0x22e>
        /* Data is copied */
        if ((concat_p = tcp_pbuf_prealloc(PBUF_RAW, seglen, space, &oversize, pcb, apiflags, 1)) == NULL) {
 8019c06:	f107 0012 	add.w	r0, r7, #18
 8019c0a:	8f7a      	ldrh	r2, [r7, #58]	@ 0x3a
 8019c0c:	8bf9      	ldrh	r1, [r7, #30]
 8019c0e:	2301      	movs	r3, #1
 8019c10:	9302      	str	r3, [sp, #8]
 8019c12:	797b      	ldrb	r3, [r7, #5]
 8019c14:	9301      	str	r3, [sp, #4]
 8019c16:	68fb      	ldr	r3, [r7, #12]
 8019c18:	9300      	str	r3, [sp, #0]
 8019c1a:	4603      	mov	r3, r0
 8019c1c:	2000      	movs	r0, #0
 8019c1e:	f7ff fe0f 	bl	8019840 <tcp_pbuf_prealloc>
 8019c22:	6578      	str	r0, [r7, #84]	@ 0x54
 8019c24:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8019c26:	2b00      	cmp	r3, #0
 8019c28:	f000 8225 	beq.w	801a076 <tcp_write+0x64e>
          goto memerr;
        }
#if TCP_OVERSIZE_DBGCHECK
        oversize_add = oversize;
#endif /* TCP_OVERSIZE_DBGCHECK */
        TCP_DATA_COPY2(concat_p->payload, (const u8_t *)arg + pos, seglen, &concat_chksum, &concat_chksum_swapped);
 8019c2c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8019c2e:	6858      	ldr	r0, [r3, #4]
 8019c30:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 8019c34:	68ba      	ldr	r2, [r7, #8]
 8019c36:	4413      	add	r3, r2
 8019c38:	8bfa      	ldrh	r2, [r7, #30]
 8019c3a:	4619      	mov	r1, r3
 8019c3c:	f004 ffa1 	bl	801eb82 <memcpy>
#if TCP_CHECKSUM_ON_COPY
        concat_chksummed += seglen;
#endif /* TCP_CHECKSUM_ON_COPY */
        queuelen += pbuf_clen(concat_p);
 8019c40:	6d78      	ldr	r0, [r7, #84]	@ 0x54
 8019c42:	f7fb f9bd 	bl	8014fc0 <pbuf_clen>
 8019c46:	4603      	mov	r3, r0
 8019c48:	461a      	mov	r2, r3
 8019c4a:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 8019c4e:	4413      	add	r3, r2
 8019c50:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40
 8019c54:	e041      	b.n	8019cda <tcp_write+0x2b2>
      } else {
        /* Data is not copied */
        /* If the last unsent pbuf is of type PBUF_ROM, try to extend it. */
        struct pbuf *p;
        for (p = last_unsent->p; p->next != NULL; p = p->next);
 8019c56:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8019c58:	685b      	ldr	r3, [r3, #4]
 8019c5a:	637b      	str	r3, [r7, #52]	@ 0x34
 8019c5c:	e002      	b.n	8019c64 <tcp_write+0x23c>
 8019c5e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8019c60:	681b      	ldr	r3, [r3, #0]
 8019c62:	637b      	str	r3, [r7, #52]	@ 0x34
 8019c64:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8019c66:	681b      	ldr	r3, [r3, #0]
 8019c68:	2b00      	cmp	r3, #0
 8019c6a:	d1f8      	bne.n	8019c5e <tcp_write+0x236>
        if (((p->type_internal & (PBUF_TYPE_FLAG_STRUCT_DATA_CONTIGUOUS | PBUF_TYPE_FLAG_DATA_VOLATILE)) == 0) &&
 8019c6c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8019c6e:	7b1b      	ldrb	r3, [r3, #12]
 8019c70:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8019c74:	2b00      	cmp	r3, #0
 8019c76:	d115      	bne.n	8019ca4 <tcp_write+0x27c>
            (const u8_t *)p->payload + p->len == (const u8_t *)arg) {
 8019c78:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8019c7a:	685b      	ldr	r3, [r3, #4]
 8019c7c:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8019c7e:	8952      	ldrh	r2, [r2, #10]
 8019c80:	4413      	add	r3, r2
        if (((p->type_internal & (PBUF_TYPE_FLAG_STRUCT_DATA_CONTIGUOUS | PBUF_TYPE_FLAG_DATA_VOLATILE)) == 0) &&
 8019c82:	68ba      	ldr	r2, [r7, #8]
 8019c84:	429a      	cmp	r2, r3
 8019c86:	d10d      	bne.n	8019ca4 <tcp_write+0x27c>
          LWIP_ASSERT("tcp_write: ROM pbufs cannot be oversized", pos == 0);
 8019c88:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 8019c8c:	2b00      	cmp	r3, #0
 8019c8e:	d006      	beq.n	8019c9e <tcp_write+0x276>
 8019c90:	4b1c      	ldr	r3, [pc, #112]	@ (8019d04 <tcp_write+0x2dc>)
 8019c92:	f240 2231 	movw	r2, #561	@ 0x231
 8019c96:	4922      	ldr	r1, [pc, #136]	@ (8019d20 <tcp_write+0x2f8>)
 8019c98:	481c      	ldr	r0, [pc, #112]	@ (8019d0c <tcp_write+0x2e4>)
 8019c9a:	f004 fe41 	bl	801e920 <iprintf>
          extendlen = seglen;
 8019c9e:	8bfb      	ldrh	r3, [r7, #30]
 8019ca0:	87bb      	strh	r3, [r7, #60]	@ 0x3c
 8019ca2:	e01a      	b.n	8019cda <tcp_write+0x2b2>
        } else {
          if ((concat_p = pbuf_alloc(PBUF_RAW, seglen, PBUF_ROM)) == NULL) {
 8019ca4:	8bfb      	ldrh	r3, [r7, #30]
 8019ca6:	2201      	movs	r2, #1
 8019ca8:	4619      	mov	r1, r3
 8019caa:	2000      	movs	r0, #0
 8019cac:	f7fa fe16 	bl	80148dc <pbuf_alloc>
 8019cb0:	6578      	str	r0, [r7, #84]	@ 0x54
 8019cb2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8019cb4:	2b00      	cmp	r3, #0
 8019cb6:	f000 81e0 	beq.w	801a07a <tcp_write+0x652>
            LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_LEVEL_SERIOUS,
                        ("tcp_write: could not allocate memory for zero-copy pbuf\n"));
            goto memerr;
          }
          /* reference the non-volatile payload data */
          ((struct pbuf_rom *)concat_p)->payload = (const u8_t *)arg + pos;
 8019cba:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 8019cbe:	68ba      	ldr	r2, [r7, #8]
 8019cc0:	441a      	add	r2, r3
 8019cc2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8019cc4:	605a      	str	r2, [r3, #4]
          queuelen += pbuf_clen(concat_p);
 8019cc6:	6d78      	ldr	r0, [r7, #84]	@ 0x54
 8019cc8:	f7fb f97a 	bl	8014fc0 <pbuf_clen>
 8019ccc:	4603      	mov	r3, r0
 8019cce:	461a      	mov	r2, r3
 8019cd0:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 8019cd4:	4413      	add	r3, r2
 8019cd6:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40
                           &concat_chksum, &concat_chksum_swapped);
        concat_chksummed += seglen;
#endif /* TCP_CHECKSUM_ON_COPY */
      }

      pos += seglen;
 8019cda:	f8b7 2042 	ldrh.w	r2, [r7, #66]	@ 0x42
 8019cde:	8bfb      	ldrh	r3, [r7, #30]
 8019ce0:	4413      	add	r3, r2
 8019ce2:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42
 8019ce6:	e0dc      	b.n	8019ea2 <tcp_write+0x47a>
    }
#endif /* !LWIP_NETIF_TX_SINGLE_PBUF */
  } else {
#if TCP_OVERSIZE
    LWIP_ASSERT("unsent_oversize mismatch (pcb->unsent is NULL)",
 8019ce8:	68fb      	ldr	r3, [r7, #12]
 8019cea:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8019cee:	2b00      	cmp	r3, #0
 8019cf0:	f000 80d7 	beq.w	8019ea2 <tcp_write+0x47a>
 8019cf4:	4b03      	ldr	r3, [pc, #12]	@ (8019d04 <tcp_write+0x2dc>)
 8019cf6:	f240 224a 	movw	r2, #586	@ 0x24a
 8019cfa:	490a      	ldr	r1, [pc, #40]	@ (8019d24 <tcp_write+0x2fc>)
 8019cfc:	4803      	ldr	r0, [pc, #12]	@ (8019d0c <tcp_write+0x2e4>)
 8019cfe:	f004 fe0f 	bl	801e920 <iprintf>
   * Phase 3: Create new segments.
   *
   * The new segments are chained together in the local 'queue'
   * variable, ready to be appended to pcb->unsent.
   */
  while (pos < len) {
 8019d02:	e0ce      	b.n	8019ea2 <tcp_write+0x47a>
 8019d04:	08021a68 	.word	0x08021a68
 8019d08:	08021c08 	.word	0x08021c08
 8019d0c:	08021abc 	.word	0x08021abc
 8019d10:	08021c20 	.word	0x08021c20
 8019d14:	08021c54 	.word	0x08021c54
 8019d18:	08021c6c 	.word	0x08021c6c
 8019d1c:	08021c8c 	.word	0x08021c8c
 8019d20:	08021cac 	.word	0x08021cac
 8019d24:	08021cd8 	.word	0x08021cd8
    struct pbuf *p;
    u16_t left = len - pos;
 8019d28:	88fa      	ldrh	r2, [r7, #6]
 8019d2a:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 8019d2e:	1ad3      	subs	r3, r2, r3
 8019d30:	83bb      	strh	r3, [r7, #28]
    u16_t max_len = mss_local - optlen;
 8019d32:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 8019d36:	b29b      	uxth	r3, r3
 8019d38:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8019d3a:	1ad3      	subs	r3, r2, r3
 8019d3c:	837b      	strh	r3, [r7, #26]
    u16_t seglen = LWIP_MIN(left, max_len);
 8019d3e:	8b7a      	ldrh	r2, [r7, #26]
 8019d40:	8bbb      	ldrh	r3, [r7, #28]
 8019d42:	4293      	cmp	r3, r2
 8019d44:	bf28      	it	cs
 8019d46:	4613      	movcs	r3, r2
 8019d48:	833b      	strh	r3, [r7, #24]
#if TCP_CHECKSUM_ON_COPY
    u16_t chksum = 0;
    u8_t chksum_swapped = 0;
#endif /* TCP_CHECKSUM_ON_COPY */

    if (apiflags & TCP_WRITE_FLAG_COPY) {
 8019d4a:	797b      	ldrb	r3, [r7, #5]
 8019d4c:	f003 0301 	and.w	r3, r3, #1
 8019d50:	2b00      	cmp	r3, #0
 8019d52:	d036      	beq.n	8019dc2 <tcp_write+0x39a>
      /* If copy is set, memory should be allocated and data copied
       * into pbuf */
      if ((p = tcp_pbuf_prealloc(PBUF_TRANSPORT, seglen + optlen, mss_local, &oversize, pcb, apiflags, queue == NULL)) == NULL) {
 8019d54:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 8019d58:	b29a      	uxth	r2, r3
 8019d5a:	8b3b      	ldrh	r3, [r7, #24]
 8019d5c:	4413      	add	r3, r2
 8019d5e:	b299      	uxth	r1, r3
 8019d60:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8019d62:	2b00      	cmp	r3, #0
 8019d64:	bf0c      	ite	eq
 8019d66:	2301      	moveq	r3, #1
 8019d68:	2300      	movne	r3, #0
 8019d6a:	b2db      	uxtb	r3, r3
 8019d6c:	f107 0012 	add.w	r0, r7, #18
 8019d70:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8019d72:	9302      	str	r3, [sp, #8]
 8019d74:	797b      	ldrb	r3, [r7, #5]
 8019d76:	9301      	str	r3, [sp, #4]
 8019d78:	68fb      	ldr	r3, [r7, #12]
 8019d7a:	9300      	str	r3, [sp, #0]
 8019d7c:	4603      	mov	r3, r0
 8019d7e:	2036      	movs	r0, #54	@ 0x36
 8019d80:	f7ff fd5e 	bl	8019840 <tcp_pbuf_prealloc>
 8019d84:	6338      	str	r0, [r7, #48]	@ 0x30
 8019d86:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8019d88:	2b00      	cmp	r3, #0
 8019d8a:	f000 8178 	beq.w	801a07e <tcp_write+0x656>
        LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("tcp_write : could not allocate memory for pbuf copy size %"U16_F"\n", seglen));
        goto memerr;
      }
      LWIP_ASSERT("tcp_write: check that first pbuf can hold the complete seglen",
 8019d8e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8019d90:	895b      	ldrh	r3, [r3, #10]
 8019d92:	8b3a      	ldrh	r2, [r7, #24]
 8019d94:	429a      	cmp	r2, r3
 8019d96:	d906      	bls.n	8019da6 <tcp_write+0x37e>
 8019d98:	4b8c      	ldr	r3, [pc, #560]	@ (8019fcc <tcp_write+0x5a4>)
 8019d9a:	f240 2266 	movw	r2, #614	@ 0x266
 8019d9e:	498c      	ldr	r1, [pc, #560]	@ (8019fd0 <tcp_write+0x5a8>)
 8019da0:	488c      	ldr	r0, [pc, #560]	@ (8019fd4 <tcp_write+0x5ac>)
 8019da2:	f004 fdbd 	bl	801e920 <iprintf>
                  (p->len >= seglen));
      TCP_DATA_COPY2((char *)p->payload + optlen, (const u8_t *)arg + pos, seglen, &chksum, &chksum_swapped);
 8019da6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8019da8:	685a      	ldr	r2, [r3, #4]
 8019daa:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 8019dae:	18d0      	adds	r0, r2, r3
 8019db0:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 8019db4:	68ba      	ldr	r2, [r7, #8]
 8019db6:	4413      	add	r3, r2
 8019db8:	8b3a      	ldrh	r2, [r7, #24]
 8019dba:	4619      	mov	r1, r3
 8019dbc:	f004 fee1 	bl	801eb82 <memcpy>
 8019dc0:	e02f      	b.n	8019e22 <tcp_write+0x3fa>
       * sent out on the link (as it has to be ACKed by the remote
       * party) we can safely use PBUF_ROM instead of PBUF_REF here.
       */
      struct pbuf *p2;
#if TCP_OVERSIZE
      LWIP_ASSERT("oversize == 0", oversize == 0);
 8019dc2:	8a7b      	ldrh	r3, [r7, #18]
 8019dc4:	2b00      	cmp	r3, #0
 8019dc6:	d006      	beq.n	8019dd6 <tcp_write+0x3ae>
 8019dc8:	4b80      	ldr	r3, [pc, #512]	@ (8019fcc <tcp_write+0x5a4>)
 8019dca:	f240 2271 	movw	r2, #625	@ 0x271
 8019dce:	4982      	ldr	r1, [pc, #520]	@ (8019fd8 <tcp_write+0x5b0>)
 8019dd0:	4880      	ldr	r0, [pc, #512]	@ (8019fd4 <tcp_write+0x5ac>)
 8019dd2:	f004 fda5 	bl	801e920 <iprintf>
#endif /* TCP_OVERSIZE */
      if ((p2 = pbuf_alloc(PBUF_TRANSPORT, seglen, PBUF_ROM)) == NULL) {
 8019dd6:	8b3b      	ldrh	r3, [r7, #24]
 8019dd8:	2201      	movs	r2, #1
 8019dda:	4619      	mov	r1, r3
 8019ddc:	2036      	movs	r0, #54	@ 0x36
 8019dde:	f7fa fd7d 	bl	80148dc <pbuf_alloc>
 8019de2:	6178      	str	r0, [r7, #20]
 8019de4:	697b      	ldr	r3, [r7, #20]
 8019de6:	2b00      	cmp	r3, #0
 8019de8:	f000 814b 	beq.w	801a082 <tcp_write+0x65a>
        chksum_swapped = 1;
        chksum = SWAP_BYTES_IN_WORD(chksum);
      }
#endif /* TCP_CHECKSUM_ON_COPY */
      /* reference the non-volatile payload data */
      ((struct pbuf_rom *)p2)->payload = (const u8_t *)arg + pos;
 8019dec:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 8019df0:	68ba      	ldr	r2, [r7, #8]
 8019df2:	441a      	add	r2, r3
 8019df4:	697b      	ldr	r3, [r7, #20]
 8019df6:	605a      	str	r2, [r3, #4]

      /* Second, allocate a pbuf for the headers. */
      if ((p = pbuf_alloc(PBUF_TRANSPORT, optlen, PBUF_RAM)) == NULL) {
 8019df8:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 8019dfc:	b29b      	uxth	r3, r3
 8019dfe:	f44f 7220 	mov.w	r2, #640	@ 0x280
 8019e02:	4619      	mov	r1, r3
 8019e04:	2036      	movs	r0, #54	@ 0x36
 8019e06:	f7fa fd69 	bl	80148dc <pbuf_alloc>
 8019e0a:	6338      	str	r0, [r7, #48]	@ 0x30
 8019e0c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8019e0e:	2b00      	cmp	r3, #0
 8019e10:	d103      	bne.n	8019e1a <tcp_write+0x3f2>
        /* If allocation fails, we have to deallocate the data pbuf as
         * well. */
        pbuf_free(p2);
 8019e12:	6978      	ldr	r0, [r7, #20]
 8019e14:	f7fb f846 	bl	8014ea4 <pbuf_free>
        LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("tcp_write: could not allocate memory for header pbuf\n"));
        goto memerr;
 8019e18:	e136      	b.n	801a088 <tcp_write+0x660>
      }
      /* Concatenate the headers and data pbufs together. */
      pbuf_cat(p/*header*/, p2/*data*/);
 8019e1a:	6979      	ldr	r1, [r7, #20]
 8019e1c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8019e1e:	f7fb f90f 	bl	8015040 <pbuf_cat>
    }

    queuelen += pbuf_clen(p);
 8019e22:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8019e24:	f7fb f8cc 	bl	8014fc0 <pbuf_clen>
 8019e28:	4603      	mov	r3, r0
 8019e2a:	461a      	mov	r2, r3
 8019e2c:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 8019e30:	4413      	add	r3, r2
 8019e32:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40

    /* Now that there are more segments queued, we check again if the
     * length of the queue exceeds the configured maximum or
     * overflows. */
    if (queuelen > LWIP_MIN(TCP_SND_QUEUELEN, TCP_SNDQUEUELEN_OVERFLOW)) {
 8019e36:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 8019e3a:	2b10      	cmp	r3, #16
 8019e3c:	d903      	bls.n	8019e46 <tcp_write+0x41e>
      LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("tcp_write: queue too long %"U16_F" (%d)\n",
                  queuelen, (int)TCP_SND_QUEUELEN));
      pbuf_free(p);
 8019e3e:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8019e40:	f7fb f830 	bl	8014ea4 <pbuf_free>
      goto memerr;
 8019e44:	e120      	b.n	801a088 <tcp_write+0x660>
    }

    if ((seg = tcp_create_segment(pcb, p, 0, pcb->snd_lbb + pos, optflags)) == NULL) {
 8019e46:	68fb      	ldr	r3, [r7, #12]
 8019e48:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8019e4a:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 8019e4e:	441a      	add	r2, r3
 8019e50:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8019e54:	9300      	str	r3, [sp, #0]
 8019e56:	4613      	mov	r3, r2
 8019e58:	2200      	movs	r2, #0
 8019e5a:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8019e5c:	68f8      	ldr	r0, [r7, #12]
 8019e5e:	f7ff fc53 	bl	8019708 <tcp_create_segment>
 8019e62:	64f8      	str	r0, [r7, #76]	@ 0x4c
 8019e64:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8019e66:	2b00      	cmp	r3, #0
 8019e68:	f000 810d 	beq.w	801a086 <tcp_write+0x65e>
    seg->chksum_swapped = chksum_swapped;
    seg->flags |= TF_SEG_DATA_CHECKSUMMED;
#endif /* TCP_CHECKSUM_ON_COPY */

    /* first segment of to-be-queued data? */
    if (queue == NULL) {
 8019e6c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8019e6e:	2b00      	cmp	r3, #0
 8019e70:	d102      	bne.n	8019e78 <tcp_write+0x450>
      queue = seg;
 8019e72:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8019e74:	647b      	str	r3, [r7, #68]	@ 0x44
 8019e76:	e00c      	b.n	8019e92 <tcp_write+0x46a>
    } else {
      /* Attach the segment to the end of the queued segments */
      LWIP_ASSERT("prev_seg != NULL", prev_seg != NULL);
 8019e78:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8019e7a:	2b00      	cmp	r3, #0
 8019e7c:	d106      	bne.n	8019e8c <tcp_write+0x464>
 8019e7e:	4b53      	ldr	r3, [pc, #332]	@ (8019fcc <tcp_write+0x5a4>)
 8019e80:	f240 22ab 	movw	r2, #683	@ 0x2ab
 8019e84:	4955      	ldr	r1, [pc, #340]	@ (8019fdc <tcp_write+0x5b4>)
 8019e86:	4853      	ldr	r0, [pc, #332]	@ (8019fd4 <tcp_write+0x5ac>)
 8019e88:	f004 fd4a 	bl	801e920 <iprintf>
      prev_seg->next = seg;
 8019e8c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8019e8e:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8019e90:	601a      	str	r2, [r3, #0]
    }
    /* remember last segment of to-be-queued data for next iteration */
    prev_seg = seg;
 8019e92:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8019e94:	64bb      	str	r3, [r7, #72]	@ 0x48

    LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_TRACE, ("tcp_write: queueing %"U32_F":%"U32_F"\n",
                lwip_ntohl(seg->tcphdr->seqno),
                lwip_ntohl(seg->tcphdr->seqno) + TCP_TCPLEN(seg)));

    pos += seglen;
 8019e96:	f8b7 2042 	ldrh.w	r2, [r7, #66]	@ 0x42
 8019e9a:	8b3b      	ldrh	r3, [r7, #24]
 8019e9c:	4413      	add	r3, r2
 8019e9e:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42
  while (pos < len) {
 8019ea2:	f8b7 2042 	ldrh.w	r2, [r7, #66]	@ 0x42
 8019ea6:	88fb      	ldrh	r3, [r7, #6]
 8019ea8:	429a      	cmp	r2, r3
 8019eaa:	f4ff af3d 	bcc.w	8019d28 <tcp_write+0x300>
  /*
   * Phase 1: If data has been added to the preallocated tail of
   * last_unsent, we update the length fields of the pbuf chain.
   */
#if TCP_OVERSIZE
  if (oversize_used > 0) {
 8019eae:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 8019eb0:	2b00      	cmp	r3, #0
 8019eb2:	d02c      	beq.n	8019f0e <tcp_write+0x4e6>
    struct pbuf *p;
    /* Bump tot_len of whole chain, len of tail */
    for (p = last_unsent->p; p; p = p->next) {
 8019eb4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8019eb6:	685b      	ldr	r3, [r3, #4]
 8019eb8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8019eba:	e01e      	b.n	8019efa <tcp_write+0x4d2>
      p->tot_len += oversize_used;
 8019ebc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8019ebe:	891a      	ldrh	r2, [r3, #8]
 8019ec0:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 8019ec2:	4413      	add	r3, r2
 8019ec4:	b29a      	uxth	r2, r3
 8019ec6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8019ec8:	811a      	strh	r2, [r3, #8]
      if (p->next == NULL) {
 8019eca:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8019ecc:	681b      	ldr	r3, [r3, #0]
 8019ece:	2b00      	cmp	r3, #0
 8019ed0:	d110      	bne.n	8019ef4 <tcp_write+0x4cc>
        TCP_DATA_COPY((char *)p->payload + p->len, arg, oversize_used, last_unsent);
 8019ed2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8019ed4:	685b      	ldr	r3, [r3, #4]
 8019ed6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8019ed8:	8952      	ldrh	r2, [r2, #10]
 8019eda:	4413      	add	r3, r2
 8019edc:	8ffa      	ldrh	r2, [r7, #62]	@ 0x3e
 8019ede:	68b9      	ldr	r1, [r7, #8]
 8019ee0:	4618      	mov	r0, r3
 8019ee2:	f004 fe4e 	bl	801eb82 <memcpy>
        p->len += oversize_used;
 8019ee6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8019ee8:	895a      	ldrh	r2, [r3, #10]
 8019eea:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 8019eec:	4413      	add	r3, r2
 8019eee:	b29a      	uxth	r2, r3
 8019ef0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8019ef2:	815a      	strh	r2, [r3, #10]
    for (p = last_unsent->p; p; p = p->next) {
 8019ef4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8019ef6:	681b      	ldr	r3, [r3, #0]
 8019ef8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8019efa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8019efc:	2b00      	cmp	r3, #0
 8019efe:	d1dd      	bne.n	8019ebc <tcp_write+0x494>
      }
    }
    last_unsent->len += oversize_used;
 8019f00:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8019f02:	891a      	ldrh	r2, [r3, #8]
 8019f04:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 8019f06:	4413      	add	r3, r2
 8019f08:	b29a      	uxth	r2, r3
 8019f0a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8019f0c:	811a      	strh	r2, [r3, #8]
    LWIP_ASSERT("last_unsent->oversize_left >= oversize_used",
                last_unsent->oversize_left >= oversize_used);
    last_unsent->oversize_left -= oversize_used;
#endif /* TCP_OVERSIZE_DBGCHECK */
  }
  pcb->unsent_oversize = oversize;
 8019f0e:	8a7a      	ldrh	r2, [r7, #18]
 8019f10:	68fb      	ldr	r3, [r7, #12]
 8019f12:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /*
   * Phase 2: concat_p can be concatenated onto last_unsent->p, unless we
   * determined that the last ROM pbuf can be extended to include the new data.
   */
  if (concat_p != NULL) {
 8019f16:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8019f18:	2b00      	cmp	r3, #0
 8019f1a:	d018      	beq.n	8019f4e <tcp_write+0x526>
    LWIP_ASSERT("tcp_write: cannot concatenate when pcb->unsent is empty",
 8019f1c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8019f1e:	2b00      	cmp	r3, #0
 8019f20:	d106      	bne.n	8019f30 <tcp_write+0x508>
 8019f22:	4b2a      	ldr	r3, [pc, #168]	@ (8019fcc <tcp_write+0x5a4>)
 8019f24:	f44f 7238 	mov.w	r2, #736	@ 0x2e0
 8019f28:	492d      	ldr	r1, [pc, #180]	@ (8019fe0 <tcp_write+0x5b8>)
 8019f2a:	482a      	ldr	r0, [pc, #168]	@ (8019fd4 <tcp_write+0x5ac>)
 8019f2c:	f004 fcf8 	bl	801e920 <iprintf>
                (last_unsent != NULL));
    pbuf_cat(last_unsent->p, concat_p);
 8019f30:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8019f32:	685b      	ldr	r3, [r3, #4]
 8019f34:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8019f36:	4618      	mov	r0, r3
 8019f38:	f7fb f882 	bl	8015040 <pbuf_cat>
    last_unsent->len += concat_p->tot_len;
 8019f3c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8019f3e:	891a      	ldrh	r2, [r3, #8]
 8019f40:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8019f42:	891b      	ldrh	r3, [r3, #8]
 8019f44:	4413      	add	r3, r2
 8019f46:	b29a      	uxth	r2, r3
 8019f48:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8019f4a:	811a      	strh	r2, [r3, #8]
 8019f4c:	e037      	b.n	8019fbe <tcp_write+0x596>
  } else if (extendlen > 0) {
 8019f4e:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 8019f50:	2b00      	cmp	r3, #0
 8019f52:	d034      	beq.n	8019fbe <tcp_write+0x596>
    struct pbuf *p;
    LWIP_ASSERT("tcp_write: extension of reference requires reference",
 8019f54:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8019f56:	2b00      	cmp	r3, #0
 8019f58:	d003      	beq.n	8019f62 <tcp_write+0x53a>
 8019f5a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8019f5c:	685b      	ldr	r3, [r3, #4]
 8019f5e:	2b00      	cmp	r3, #0
 8019f60:	d106      	bne.n	8019f70 <tcp_write+0x548>
 8019f62:	4b1a      	ldr	r3, [pc, #104]	@ (8019fcc <tcp_write+0x5a4>)
 8019f64:	f240 22e6 	movw	r2, #742	@ 0x2e6
 8019f68:	491e      	ldr	r1, [pc, #120]	@ (8019fe4 <tcp_write+0x5bc>)
 8019f6a:	481a      	ldr	r0, [pc, #104]	@ (8019fd4 <tcp_write+0x5ac>)
 8019f6c:	f004 fcd8 	bl	801e920 <iprintf>
                last_unsent != NULL && last_unsent->p != NULL);
    for (p = last_unsent->p; p->next != NULL; p = p->next) {
 8019f70:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8019f72:	685b      	ldr	r3, [r3, #4]
 8019f74:	62bb      	str	r3, [r7, #40]	@ 0x28
 8019f76:	e009      	b.n	8019f8c <tcp_write+0x564>
      p->tot_len += extendlen;
 8019f78:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8019f7a:	891a      	ldrh	r2, [r3, #8]
 8019f7c:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 8019f7e:	4413      	add	r3, r2
 8019f80:	b29a      	uxth	r2, r3
 8019f82:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8019f84:	811a      	strh	r2, [r3, #8]
    for (p = last_unsent->p; p->next != NULL; p = p->next) {
 8019f86:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8019f88:	681b      	ldr	r3, [r3, #0]
 8019f8a:	62bb      	str	r3, [r7, #40]	@ 0x28
 8019f8c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8019f8e:	681b      	ldr	r3, [r3, #0]
 8019f90:	2b00      	cmp	r3, #0
 8019f92:	d1f1      	bne.n	8019f78 <tcp_write+0x550>
    }
    p->tot_len += extendlen;
 8019f94:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8019f96:	891a      	ldrh	r2, [r3, #8]
 8019f98:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 8019f9a:	4413      	add	r3, r2
 8019f9c:	b29a      	uxth	r2, r3
 8019f9e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8019fa0:	811a      	strh	r2, [r3, #8]
    p->len += extendlen;
 8019fa2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8019fa4:	895a      	ldrh	r2, [r3, #10]
 8019fa6:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 8019fa8:	4413      	add	r3, r2
 8019faa:	b29a      	uxth	r2, r3
 8019fac:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8019fae:	815a      	strh	r2, [r3, #10]
    last_unsent->len += extendlen;
 8019fb0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8019fb2:	891a      	ldrh	r2, [r3, #8]
 8019fb4:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 8019fb6:	4413      	add	r3, r2
 8019fb8:	b29a      	uxth	r2, r3
 8019fba:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8019fbc:	811a      	strh	r2, [r3, #8]

  /*
   * Phase 3: Append queue to pcb->unsent. Queue may be NULL, but that
   * is harmless
   */
  if (last_unsent == NULL) {
 8019fbe:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8019fc0:	2b00      	cmp	r3, #0
 8019fc2:	d111      	bne.n	8019fe8 <tcp_write+0x5c0>
    pcb->unsent = queue;
 8019fc4:	68fb      	ldr	r3, [r7, #12]
 8019fc6:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8019fc8:	66da      	str	r2, [r3, #108]	@ 0x6c
 8019fca:	e010      	b.n	8019fee <tcp_write+0x5c6>
 8019fcc:	08021a68 	.word	0x08021a68
 8019fd0:	08021d08 	.word	0x08021d08
 8019fd4:	08021abc 	.word	0x08021abc
 8019fd8:	08021d48 	.word	0x08021d48
 8019fdc:	08021d58 	.word	0x08021d58
 8019fe0:	08021d6c 	.word	0x08021d6c
 8019fe4:	08021da4 	.word	0x08021da4
  } else {
    last_unsent->next = queue;
 8019fe8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8019fea:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8019fec:	601a      	str	r2, [r3, #0]
  }

  /*
   * Finally update the pcb state.
   */
  pcb->snd_lbb += len;
 8019fee:	68fb      	ldr	r3, [r7, #12]
 8019ff0:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8019ff2:	88fb      	ldrh	r3, [r7, #6]
 8019ff4:	441a      	add	r2, r3
 8019ff6:	68fb      	ldr	r3, [r7, #12]
 8019ff8:	65da      	str	r2, [r3, #92]	@ 0x5c
  pcb->snd_buf -= len;
 8019ffa:	68fb      	ldr	r3, [r7, #12]
 8019ffc:	f8b3 2064 	ldrh.w	r2, [r3, #100]	@ 0x64
 801a000:	88fb      	ldrh	r3, [r7, #6]
 801a002:	1ad3      	subs	r3, r2, r3
 801a004:	b29a      	uxth	r2, r3
 801a006:	68fb      	ldr	r3, [r7, #12]
 801a008:	f8a3 2064 	strh.w	r2, [r3, #100]	@ 0x64
  pcb->snd_queuelen = queuelen;
 801a00c:	68fb      	ldr	r3, [r7, #12]
 801a00e:	f8b7 2040 	ldrh.w	r2, [r7, #64]	@ 0x40
 801a012:	f8a3 2066 	strh.w	r2, [r3, #102]	@ 0x66

  LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_write: %"S16_F" (after enqueued)\n",
                               pcb->snd_queuelen));
  if (pcb->snd_queuelen != 0) {
 801a016:	68fb      	ldr	r3, [r7, #12]
 801a018:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
 801a01c:	2b00      	cmp	r3, #0
 801a01e:	d00e      	beq.n	801a03e <tcp_write+0x616>
    LWIP_ASSERT("tcp_write: valid queue length",
 801a020:	68fb      	ldr	r3, [r7, #12]
 801a022:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 801a024:	2b00      	cmp	r3, #0
 801a026:	d10a      	bne.n	801a03e <tcp_write+0x616>
 801a028:	68fb      	ldr	r3, [r7, #12]
 801a02a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 801a02c:	2b00      	cmp	r3, #0
 801a02e:	d106      	bne.n	801a03e <tcp_write+0x616>
 801a030:	4b2c      	ldr	r3, [pc, #176]	@ (801a0e4 <tcp_write+0x6bc>)
 801a032:	f240 3212 	movw	r2, #786	@ 0x312
 801a036:	492c      	ldr	r1, [pc, #176]	@ (801a0e8 <tcp_write+0x6c0>)
 801a038:	482c      	ldr	r0, [pc, #176]	@ (801a0ec <tcp_write+0x6c4>)
 801a03a:	f004 fc71 	bl	801e920 <iprintf>
                pcb->unacked != NULL || pcb->unsent != NULL);
  }

  /* Set the PSH flag in the last segment that we enqueued. */
  if (seg != NULL && seg->tcphdr != NULL && ((apiflags & TCP_WRITE_FLAG_MORE) == 0)) {
 801a03e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 801a040:	2b00      	cmp	r3, #0
 801a042:	d016      	beq.n	801a072 <tcp_write+0x64a>
 801a044:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 801a046:	68db      	ldr	r3, [r3, #12]
 801a048:	2b00      	cmp	r3, #0
 801a04a:	d012      	beq.n	801a072 <tcp_write+0x64a>
 801a04c:	797b      	ldrb	r3, [r7, #5]
 801a04e:	f003 0302 	and.w	r3, r3, #2
 801a052:	2b00      	cmp	r3, #0
 801a054:	d10d      	bne.n	801a072 <tcp_write+0x64a>
    TCPH_SET_FLAG(seg->tcphdr, TCP_PSH);
 801a056:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 801a058:	68db      	ldr	r3, [r3, #12]
 801a05a:	899b      	ldrh	r3, [r3, #12]
 801a05c:	b29c      	uxth	r4, r3
 801a05e:	2008      	movs	r0, #8
 801a060:	f7f9 fa66 	bl	8013530 <lwip_htons>
 801a064:	4603      	mov	r3, r0
 801a066:	461a      	mov	r2, r3
 801a068:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 801a06a:	68db      	ldr	r3, [r3, #12]
 801a06c:	4322      	orrs	r2, r4
 801a06e:	b292      	uxth	r2, r2
 801a070:	819a      	strh	r2, [r3, #12]
  }

  return ERR_OK;
 801a072:	2300      	movs	r3, #0
 801a074:	e031      	b.n	801a0da <tcp_write+0x6b2>
          goto memerr;
 801a076:	bf00      	nop
 801a078:	e006      	b.n	801a088 <tcp_write+0x660>
            goto memerr;
 801a07a:	bf00      	nop
 801a07c:	e004      	b.n	801a088 <tcp_write+0x660>
        goto memerr;
 801a07e:	bf00      	nop
 801a080:	e002      	b.n	801a088 <tcp_write+0x660>
        goto memerr;
 801a082:	bf00      	nop
 801a084:	e000      	b.n	801a088 <tcp_write+0x660>
      goto memerr;
 801a086:	bf00      	nop
memerr:
  tcp_set_flags(pcb, TF_NAGLEMEMERR);
 801a088:	68fb      	ldr	r3, [r7, #12]
 801a08a:	8b5b      	ldrh	r3, [r3, #26]
 801a08c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 801a090:	b29a      	uxth	r2, r3
 801a092:	68fb      	ldr	r3, [r7, #12]
 801a094:	835a      	strh	r2, [r3, #26]
  TCP_STATS_INC(tcp.memerr);

  if (concat_p != NULL) {
 801a096:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 801a098:	2b00      	cmp	r3, #0
 801a09a:	d002      	beq.n	801a0a2 <tcp_write+0x67a>
    pbuf_free(concat_p);
 801a09c:	6d78      	ldr	r0, [r7, #84]	@ 0x54
 801a09e:	f7fa ff01 	bl	8014ea4 <pbuf_free>
  }
  if (queue != NULL) {
 801a0a2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801a0a4:	2b00      	cmp	r3, #0
 801a0a6:	d002      	beq.n	801a0ae <tcp_write+0x686>
    tcp_segs_free(queue);
 801a0a8:	6c78      	ldr	r0, [r7, #68]	@ 0x44
 801a0aa:	f7fc fb6f 	bl	801678c <tcp_segs_free>
  }
  if (pcb->snd_queuelen != 0) {
 801a0ae:	68fb      	ldr	r3, [r7, #12]
 801a0b0:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
 801a0b4:	2b00      	cmp	r3, #0
 801a0b6:	d00e      	beq.n	801a0d6 <tcp_write+0x6ae>
    LWIP_ASSERT("tcp_write: valid queue length", pcb->unacked != NULL ||
 801a0b8:	68fb      	ldr	r3, [r7, #12]
 801a0ba:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 801a0bc:	2b00      	cmp	r3, #0
 801a0be:	d10a      	bne.n	801a0d6 <tcp_write+0x6ae>
 801a0c0:	68fb      	ldr	r3, [r7, #12]
 801a0c2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 801a0c4:	2b00      	cmp	r3, #0
 801a0c6:	d106      	bne.n	801a0d6 <tcp_write+0x6ae>
 801a0c8:	4b06      	ldr	r3, [pc, #24]	@ (801a0e4 <tcp_write+0x6bc>)
 801a0ca:	f240 3227 	movw	r2, #807	@ 0x327
 801a0ce:	4906      	ldr	r1, [pc, #24]	@ (801a0e8 <tcp_write+0x6c0>)
 801a0d0:	4806      	ldr	r0, [pc, #24]	@ (801a0ec <tcp_write+0x6c4>)
 801a0d2:	f004 fc25 	bl	801e920 <iprintf>
                pcb->unsent != NULL);
  }
  LWIP_DEBUGF(TCP_QLEN_DEBUG | LWIP_DBG_STATE, ("tcp_write: %"S16_F" (with mem err)\n", pcb->snd_queuelen));
  return ERR_MEM;
 801a0d6:	f04f 33ff 	mov.w	r3, #4294967295
}
 801a0da:	4618      	mov	r0, r3
 801a0dc:	375c      	adds	r7, #92	@ 0x5c
 801a0de:	46bd      	mov	sp, r7
 801a0e0:	bd90      	pop	{r4, r7, pc}
 801a0e2:	bf00      	nop
 801a0e4:	08021a68 	.word	0x08021a68
 801a0e8:	08021ddc 	.word	0x08021ddc
 801a0ec:	08021abc 	.word	0x08021abc

0801a0f0 <tcp_split_unsent_seg>:
 * @param pcb the tcp_pcb for which to split the unsent head
 * @param split the amount of payload to remain in the head
 */
err_t
tcp_split_unsent_seg(struct tcp_pcb *pcb, u16_t split)
{
 801a0f0:	b590      	push	{r4, r7, lr}
 801a0f2:	b08b      	sub	sp, #44	@ 0x2c
 801a0f4:	af02      	add	r7, sp, #8
 801a0f6:	6078      	str	r0, [r7, #4]
 801a0f8:	460b      	mov	r3, r1
 801a0fa:	807b      	strh	r3, [r7, #2]
  struct tcp_seg *seg = NULL, *useg = NULL;
 801a0fc:	2300      	movs	r3, #0
 801a0fe:	61fb      	str	r3, [r7, #28]
 801a100:	2300      	movs	r3, #0
 801a102:	617b      	str	r3, [r7, #20]
  struct pbuf *p = NULL;
 801a104:	2300      	movs	r3, #0
 801a106:	613b      	str	r3, [r7, #16]
  u16_t chksum = 0;
  u8_t chksum_swapped = 0;
  struct pbuf *q;
#endif /* TCP_CHECKSUM_ON_COPY */

  LWIP_ASSERT("tcp_split_unsent_seg: invalid pcb", pcb != NULL);
 801a108:	687b      	ldr	r3, [r7, #4]
 801a10a:	2b00      	cmp	r3, #0
 801a10c:	d106      	bne.n	801a11c <tcp_split_unsent_seg+0x2c>
 801a10e:	4b95      	ldr	r3, [pc, #596]	@ (801a364 <tcp_split_unsent_seg+0x274>)
 801a110:	f240 324b 	movw	r2, #843	@ 0x34b
 801a114:	4994      	ldr	r1, [pc, #592]	@ (801a368 <tcp_split_unsent_seg+0x278>)
 801a116:	4895      	ldr	r0, [pc, #596]	@ (801a36c <tcp_split_unsent_seg+0x27c>)
 801a118:	f004 fc02 	bl	801e920 <iprintf>

  useg = pcb->unsent;
 801a11c:	687b      	ldr	r3, [r7, #4]
 801a11e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 801a120:	617b      	str	r3, [r7, #20]
  if (useg == NULL) {
 801a122:	697b      	ldr	r3, [r7, #20]
 801a124:	2b00      	cmp	r3, #0
 801a126:	d102      	bne.n	801a12e <tcp_split_unsent_seg+0x3e>
    return ERR_MEM;
 801a128:	f04f 33ff 	mov.w	r3, #4294967295
 801a12c:	e116      	b.n	801a35c <tcp_split_unsent_seg+0x26c>
  }

  if (split == 0) {
 801a12e:	887b      	ldrh	r3, [r7, #2]
 801a130:	2b00      	cmp	r3, #0
 801a132:	d109      	bne.n	801a148 <tcp_split_unsent_seg+0x58>
    LWIP_ASSERT("Can't split segment into length 0", 0);
 801a134:	4b8b      	ldr	r3, [pc, #556]	@ (801a364 <tcp_split_unsent_seg+0x274>)
 801a136:	f240 3253 	movw	r2, #851	@ 0x353
 801a13a:	498d      	ldr	r1, [pc, #564]	@ (801a370 <tcp_split_unsent_seg+0x280>)
 801a13c:	488b      	ldr	r0, [pc, #556]	@ (801a36c <tcp_split_unsent_seg+0x27c>)
 801a13e:	f004 fbef 	bl	801e920 <iprintf>
    return ERR_VAL;
 801a142:	f06f 0305 	mvn.w	r3, #5
 801a146:	e109      	b.n	801a35c <tcp_split_unsent_seg+0x26c>
  }

  if (useg->len <= split) {
 801a148:	697b      	ldr	r3, [r7, #20]
 801a14a:	891b      	ldrh	r3, [r3, #8]
 801a14c:	887a      	ldrh	r2, [r7, #2]
 801a14e:	429a      	cmp	r2, r3
 801a150:	d301      	bcc.n	801a156 <tcp_split_unsent_seg+0x66>
    return ERR_OK;
 801a152:	2300      	movs	r3, #0
 801a154:	e102      	b.n	801a35c <tcp_split_unsent_seg+0x26c>
  }

  LWIP_ASSERT("split <= mss", split <= pcb->mss);
 801a156:	687b      	ldr	r3, [r7, #4]
 801a158:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 801a15a:	887a      	ldrh	r2, [r7, #2]
 801a15c:	429a      	cmp	r2, r3
 801a15e:	d906      	bls.n	801a16e <tcp_split_unsent_seg+0x7e>
 801a160:	4b80      	ldr	r3, [pc, #512]	@ (801a364 <tcp_split_unsent_seg+0x274>)
 801a162:	f240 325b 	movw	r2, #859	@ 0x35b
 801a166:	4983      	ldr	r1, [pc, #524]	@ (801a374 <tcp_split_unsent_seg+0x284>)
 801a168:	4880      	ldr	r0, [pc, #512]	@ (801a36c <tcp_split_unsent_seg+0x27c>)
 801a16a:	f004 fbd9 	bl	801e920 <iprintf>
  LWIP_ASSERT("useg->len > 0", useg->len > 0);
 801a16e:	697b      	ldr	r3, [r7, #20]
 801a170:	891b      	ldrh	r3, [r3, #8]
 801a172:	2b00      	cmp	r3, #0
 801a174:	d106      	bne.n	801a184 <tcp_split_unsent_seg+0x94>
 801a176:	4b7b      	ldr	r3, [pc, #492]	@ (801a364 <tcp_split_unsent_seg+0x274>)
 801a178:	f44f 7257 	mov.w	r2, #860	@ 0x35c
 801a17c:	497e      	ldr	r1, [pc, #504]	@ (801a378 <tcp_split_unsent_seg+0x288>)
 801a17e:	487b      	ldr	r0, [pc, #492]	@ (801a36c <tcp_split_unsent_seg+0x27c>)
 801a180:	f004 fbce 	bl	801e920 <iprintf>
   * to split this packet so we may actually exceed the max value by
   * one!
   */
  LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_enqueue: split_unsent_seg: %u\n", (unsigned int)pcb->snd_queuelen));

  optflags = useg->flags;
 801a184:	697b      	ldr	r3, [r7, #20]
 801a186:	7a9b      	ldrb	r3, [r3, #10]
 801a188:	73fb      	strb	r3, [r7, #15]
#if TCP_CHECKSUM_ON_COPY
  /* Remove since checksum is not stored until after tcp_create_segment() */
  optflags &= ~TF_SEG_DATA_CHECKSUMMED;
#endif /* TCP_CHECKSUM_ON_COPY */
  optlen = LWIP_TCP_OPT_LENGTH(optflags);
 801a18a:	7bfb      	ldrb	r3, [r7, #15]
 801a18c:	009b      	lsls	r3, r3, #2
 801a18e:	b2db      	uxtb	r3, r3
 801a190:	f003 0304 	and.w	r3, r3, #4
 801a194:	73bb      	strb	r3, [r7, #14]
  remainder = useg->len - split;
 801a196:	697b      	ldr	r3, [r7, #20]
 801a198:	891a      	ldrh	r2, [r3, #8]
 801a19a:	887b      	ldrh	r3, [r7, #2]
 801a19c:	1ad3      	subs	r3, r2, r3
 801a19e:	81bb      	strh	r3, [r7, #12]

  /* Create new pbuf for the remainder of the split */
  p = pbuf_alloc(PBUF_TRANSPORT, remainder + optlen, PBUF_RAM);
 801a1a0:	7bbb      	ldrb	r3, [r7, #14]
 801a1a2:	b29a      	uxth	r2, r3
 801a1a4:	89bb      	ldrh	r3, [r7, #12]
 801a1a6:	4413      	add	r3, r2
 801a1a8:	b29b      	uxth	r3, r3
 801a1aa:	f44f 7220 	mov.w	r2, #640	@ 0x280
 801a1ae:	4619      	mov	r1, r3
 801a1b0:	2036      	movs	r0, #54	@ 0x36
 801a1b2:	f7fa fb93 	bl	80148dc <pbuf_alloc>
 801a1b6:	6138      	str	r0, [r7, #16]
  if (p == NULL) {
 801a1b8:	693b      	ldr	r3, [r7, #16]
 801a1ba:	2b00      	cmp	r3, #0
 801a1bc:	f000 80b7 	beq.w	801a32e <tcp_split_unsent_seg+0x23e>
                ("tcp_split_unsent_seg: could not allocate memory for pbuf remainder %u\n", remainder));
    goto memerr;
  }

  /* Offset into the original pbuf is past TCP/IP headers, options, and split amount */
  offset = useg->p->tot_len - useg->len + split;
 801a1c0:	697b      	ldr	r3, [r7, #20]
 801a1c2:	685b      	ldr	r3, [r3, #4]
 801a1c4:	891a      	ldrh	r2, [r3, #8]
 801a1c6:	697b      	ldr	r3, [r7, #20]
 801a1c8:	891b      	ldrh	r3, [r3, #8]
 801a1ca:	1ad3      	subs	r3, r2, r3
 801a1cc:	b29a      	uxth	r2, r3
 801a1ce:	887b      	ldrh	r3, [r7, #2]
 801a1d0:	4413      	add	r3, r2
 801a1d2:	817b      	strh	r3, [r7, #10]
  /* Copy remainder into new pbuf, headers and options will not be filled out */
  if (pbuf_copy_partial(useg->p, (u8_t *)p->payload + optlen, remainder, offset ) != remainder) {
 801a1d4:	697b      	ldr	r3, [r7, #20]
 801a1d6:	6858      	ldr	r0, [r3, #4]
 801a1d8:	693b      	ldr	r3, [r7, #16]
 801a1da:	685a      	ldr	r2, [r3, #4]
 801a1dc:	7bbb      	ldrb	r3, [r7, #14]
 801a1de:	18d1      	adds	r1, r2, r3
 801a1e0:	897b      	ldrh	r3, [r7, #10]
 801a1e2:	89ba      	ldrh	r2, [r7, #12]
 801a1e4:	f7fb f854 	bl	8015290 <pbuf_copy_partial>
 801a1e8:	4603      	mov	r3, r0
 801a1ea:	461a      	mov	r2, r3
 801a1ec:	89bb      	ldrh	r3, [r7, #12]
 801a1ee:	4293      	cmp	r3, r2
 801a1f0:	f040 809f 	bne.w	801a332 <tcp_split_unsent_seg+0x242>
#endif /* TCP_CHECKSUM_ON_COPY */

  /* Options are created when calling tcp_output() */

  /* Migrate flags from original segment */
  split_flags = TCPH_FLAGS(useg->tcphdr);
 801a1f4:	697b      	ldr	r3, [r7, #20]
 801a1f6:	68db      	ldr	r3, [r3, #12]
 801a1f8:	899b      	ldrh	r3, [r3, #12]
 801a1fa:	b29b      	uxth	r3, r3
 801a1fc:	4618      	mov	r0, r3
 801a1fe:	f7f9 f997 	bl	8013530 <lwip_htons>
 801a202:	4603      	mov	r3, r0
 801a204:	b2db      	uxtb	r3, r3
 801a206:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 801a20a:	76fb      	strb	r3, [r7, #27]
  remainder_flags = 0; /* ACK added in tcp_output() */
 801a20c:	2300      	movs	r3, #0
 801a20e:	76bb      	strb	r3, [r7, #26]

  if (split_flags & TCP_PSH) {
 801a210:	7efb      	ldrb	r3, [r7, #27]
 801a212:	f003 0308 	and.w	r3, r3, #8
 801a216:	2b00      	cmp	r3, #0
 801a218:	d007      	beq.n	801a22a <tcp_split_unsent_seg+0x13a>
    split_flags &= ~TCP_PSH;
 801a21a:	7efb      	ldrb	r3, [r7, #27]
 801a21c:	f023 0308 	bic.w	r3, r3, #8
 801a220:	76fb      	strb	r3, [r7, #27]
    remainder_flags |= TCP_PSH;
 801a222:	7ebb      	ldrb	r3, [r7, #26]
 801a224:	f043 0308 	orr.w	r3, r3, #8
 801a228:	76bb      	strb	r3, [r7, #26]
  }
  if (split_flags & TCP_FIN) {
 801a22a:	7efb      	ldrb	r3, [r7, #27]
 801a22c:	f003 0301 	and.w	r3, r3, #1
 801a230:	2b00      	cmp	r3, #0
 801a232:	d007      	beq.n	801a244 <tcp_split_unsent_seg+0x154>
    split_flags &= ~TCP_FIN;
 801a234:	7efb      	ldrb	r3, [r7, #27]
 801a236:	f023 0301 	bic.w	r3, r3, #1
 801a23a:	76fb      	strb	r3, [r7, #27]
    remainder_flags |= TCP_FIN;
 801a23c:	7ebb      	ldrb	r3, [r7, #26]
 801a23e:	f043 0301 	orr.w	r3, r3, #1
 801a242:	76bb      	strb	r3, [r7, #26]
  }
  /* SYN should be left on split, RST should not be present with data */

  seg = tcp_create_segment(pcb, p, remainder_flags, lwip_ntohl(useg->tcphdr->seqno) + split, optflags);
 801a244:	697b      	ldr	r3, [r7, #20]
 801a246:	68db      	ldr	r3, [r3, #12]
 801a248:	685b      	ldr	r3, [r3, #4]
 801a24a:	4618      	mov	r0, r3
 801a24c:	f7f9 f985 	bl	801355a <lwip_htonl>
 801a250:	4602      	mov	r2, r0
 801a252:	887b      	ldrh	r3, [r7, #2]
 801a254:	18d1      	adds	r1, r2, r3
 801a256:	7eba      	ldrb	r2, [r7, #26]
 801a258:	7bfb      	ldrb	r3, [r7, #15]
 801a25a:	9300      	str	r3, [sp, #0]
 801a25c:	460b      	mov	r3, r1
 801a25e:	6939      	ldr	r1, [r7, #16]
 801a260:	6878      	ldr	r0, [r7, #4]
 801a262:	f7ff fa51 	bl	8019708 <tcp_create_segment>
 801a266:	61f8      	str	r0, [r7, #28]
  if (seg == NULL) {
 801a268:	69fb      	ldr	r3, [r7, #28]
 801a26a:	2b00      	cmp	r3, #0
 801a26c:	d063      	beq.n	801a336 <tcp_split_unsent_seg+0x246>
  seg->chksum_swapped = chksum_swapped;
  seg->flags |= TF_SEG_DATA_CHECKSUMMED;
#endif /* TCP_CHECKSUM_ON_COPY */

  /* Remove this segment from the queue since trimming it may free pbufs */
  pcb->snd_queuelen -= pbuf_clen(useg->p);
 801a26e:	697b      	ldr	r3, [r7, #20]
 801a270:	685b      	ldr	r3, [r3, #4]
 801a272:	4618      	mov	r0, r3
 801a274:	f7fa fea4 	bl	8014fc0 <pbuf_clen>
 801a278:	4603      	mov	r3, r0
 801a27a:	461a      	mov	r2, r3
 801a27c:	687b      	ldr	r3, [r7, #4]
 801a27e:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
 801a282:	1a9b      	subs	r3, r3, r2
 801a284:	b29a      	uxth	r2, r3
 801a286:	687b      	ldr	r3, [r7, #4]
 801a288:	f8a3 2066 	strh.w	r2, [r3, #102]	@ 0x66

  /* Trim the original pbuf into our split size.  At this point our remainder segment must be setup
  successfully because we are modifying the original segment */
  pbuf_realloc(useg->p, useg->p->tot_len - remainder);
 801a28c:	697b      	ldr	r3, [r7, #20]
 801a28e:	6858      	ldr	r0, [r3, #4]
 801a290:	697b      	ldr	r3, [r7, #20]
 801a292:	685b      	ldr	r3, [r3, #4]
 801a294:	891a      	ldrh	r2, [r3, #8]
 801a296:	89bb      	ldrh	r3, [r7, #12]
 801a298:	1ad3      	subs	r3, r2, r3
 801a29a:	b29b      	uxth	r3, r3
 801a29c:	4619      	mov	r1, r3
 801a29e:	f7fa fc7b 	bl	8014b98 <pbuf_realloc>
  useg->len -= remainder;
 801a2a2:	697b      	ldr	r3, [r7, #20]
 801a2a4:	891a      	ldrh	r2, [r3, #8]
 801a2a6:	89bb      	ldrh	r3, [r7, #12]
 801a2a8:	1ad3      	subs	r3, r2, r3
 801a2aa:	b29a      	uxth	r2, r3
 801a2ac:	697b      	ldr	r3, [r7, #20]
 801a2ae:	811a      	strh	r2, [r3, #8]
  TCPH_SET_FLAG(useg->tcphdr, split_flags);
 801a2b0:	697b      	ldr	r3, [r7, #20]
 801a2b2:	68db      	ldr	r3, [r3, #12]
 801a2b4:	899b      	ldrh	r3, [r3, #12]
 801a2b6:	b29c      	uxth	r4, r3
 801a2b8:	7efb      	ldrb	r3, [r7, #27]
 801a2ba:	b29b      	uxth	r3, r3
 801a2bc:	4618      	mov	r0, r3
 801a2be:	f7f9 f937 	bl	8013530 <lwip_htons>
 801a2c2:	4603      	mov	r3, r0
 801a2c4:	461a      	mov	r2, r3
 801a2c6:	697b      	ldr	r3, [r7, #20]
 801a2c8:	68db      	ldr	r3, [r3, #12]
 801a2ca:	4322      	orrs	r2, r4
 801a2cc:	b292      	uxth	r2, r2
 801a2ce:	819a      	strh	r2, [r3, #12]
  /* By trimming, realloc may have actually shrunk the pbuf, so clear oversize_left */
  useg->oversize_left = 0;
#endif /* TCP_OVERSIZE_DBGCHECK */

  /* Add back to the queue with new trimmed pbuf */
  pcb->snd_queuelen += pbuf_clen(useg->p);
 801a2d0:	697b      	ldr	r3, [r7, #20]
 801a2d2:	685b      	ldr	r3, [r3, #4]
 801a2d4:	4618      	mov	r0, r3
 801a2d6:	f7fa fe73 	bl	8014fc0 <pbuf_clen>
 801a2da:	4603      	mov	r3, r0
 801a2dc:	461a      	mov	r2, r3
 801a2de:	687b      	ldr	r3, [r7, #4]
 801a2e0:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
 801a2e4:	4413      	add	r3, r2
 801a2e6:	b29a      	uxth	r2, r3
 801a2e8:	687b      	ldr	r3, [r7, #4]
 801a2ea:	f8a3 2066 	strh.w	r2, [r3, #102]	@ 0x66
#endif /* TCP_CHECKSUM_ON_COPY */

  /* Update number of segments on the queues. Note that length now may
   * exceed TCP_SND_QUEUELEN! We don't have to touch pcb->snd_buf
   * because the total amount of data is constant when packet is split */
  pcb->snd_queuelen += pbuf_clen(seg->p);
 801a2ee:	69fb      	ldr	r3, [r7, #28]
 801a2f0:	685b      	ldr	r3, [r3, #4]
 801a2f2:	4618      	mov	r0, r3
 801a2f4:	f7fa fe64 	bl	8014fc0 <pbuf_clen>
 801a2f8:	4603      	mov	r3, r0
 801a2fa:	461a      	mov	r2, r3
 801a2fc:	687b      	ldr	r3, [r7, #4]
 801a2fe:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
 801a302:	4413      	add	r3, r2
 801a304:	b29a      	uxth	r2, r3
 801a306:	687b      	ldr	r3, [r7, #4]
 801a308:	f8a3 2066 	strh.w	r2, [r3, #102]	@ 0x66

  /* Finally insert remainder into queue after split (which stays head) */
  seg->next = useg->next;
 801a30c:	697b      	ldr	r3, [r7, #20]
 801a30e:	681a      	ldr	r2, [r3, #0]
 801a310:	69fb      	ldr	r3, [r7, #28]
 801a312:	601a      	str	r2, [r3, #0]
  useg->next = seg;
 801a314:	697b      	ldr	r3, [r7, #20]
 801a316:	69fa      	ldr	r2, [r7, #28]
 801a318:	601a      	str	r2, [r3, #0]

#if TCP_OVERSIZE
  /* If remainder is last segment on the unsent, ensure we clear the oversize amount
   * because the remainder is always sized to the exact remaining amount */
  if (seg->next == NULL) {
 801a31a:	69fb      	ldr	r3, [r7, #28]
 801a31c:	681b      	ldr	r3, [r3, #0]
 801a31e:	2b00      	cmp	r3, #0
 801a320:	d103      	bne.n	801a32a <tcp_split_unsent_seg+0x23a>
    pcb->unsent_oversize = 0;
 801a322:	687b      	ldr	r3, [r7, #4]
 801a324:	2200      	movs	r2, #0
 801a326:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
  }
#endif /* TCP_OVERSIZE */

  return ERR_OK;
 801a32a:	2300      	movs	r3, #0
 801a32c:	e016      	b.n	801a35c <tcp_split_unsent_seg+0x26c>
    goto memerr;
 801a32e:	bf00      	nop
 801a330:	e002      	b.n	801a338 <tcp_split_unsent_seg+0x248>
    goto memerr;
 801a332:	bf00      	nop
 801a334:	e000      	b.n	801a338 <tcp_split_unsent_seg+0x248>
    goto memerr;
 801a336:	bf00      	nop
memerr:
  TCP_STATS_INC(tcp.memerr);

  LWIP_ASSERT("seg == NULL", seg == NULL);
 801a338:	69fb      	ldr	r3, [r7, #28]
 801a33a:	2b00      	cmp	r3, #0
 801a33c:	d006      	beq.n	801a34c <tcp_split_unsent_seg+0x25c>
 801a33e:	4b09      	ldr	r3, [pc, #36]	@ (801a364 <tcp_split_unsent_seg+0x274>)
 801a340:	f44f 7276 	mov.w	r2, #984	@ 0x3d8
 801a344:	490d      	ldr	r1, [pc, #52]	@ (801a37c <tcp_split_unsent_seg+0x28c>)
 801a346:	4809      	ldr	r0, [pc, #36]	@ (801a36c <tcp_split_unsent_seg+0x27c>)
 801a348:	f004 faea 	bl	801e920 <iprintf>
  if (p != NULL) {
 801a34c:	693b      	ldr	r3, [r7, #16]
 801a34e:	2b00      	cmp	r3, #0
 801a350:	d002      	beq.n	801a358 <tcp_split_unsent_seg+0x268>
    pbuf_free(p);
 801a352:	6938      	ldr	r0, [r7, #16]
 801a354:	f7fa fda6 	bl	8014ea4 <pbuf_free>
  }

  return ERR_MEM;
 801a358:	f04f 33ff 	mov.w	r3, #4294967295
}
 801a35c:	4618      	mov	r0, r3
 801a35e:	3724      	adds	r7, #36	@ 0x24
 801a360:	46bd      	mov	sp, r7
 801a362:	bd90      	pop	{r4, r7, pc}
 801a364:	08021a68 	.word	0x08021a68
 801a368:	08021dfc 	.word	0x08021dfc
 801a36c:	08021abc 	.word	0x08021abc
 801a370:	08021e20 	.word	0x08021e20
 801a374:	08021e44 	.word	0x08021e44
 801a378:	08021e54 	.word	0x08021e54
 801a37c:	08021e64 	.word	0x08021e64

0801a380 <tcp_send_fin>:
 * @param pcb the tcp_pcb over which to send a segment
 * @return ERR_OK if sent, another err_t otherwise
 */
err_t
tcp_send_fin(struct tcp_pcb *pcb)
{
 801a380:	b590      	push	{r4, r7, lr}
 801a382:	b085      	sub	sp, #20
 801a384:	af00      	add	r7, sp, #0
 801a386:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_send_fin: invalid pcb", pcb != NULL);
 801a388:	687b      	ldr	r3, [r7, #4]
 801a38a:	2b00      	cmp	r3, #0
 801a38c:	d106      	bne.n	801a39c <tcp_send_fin+0x1c>
 801a38e:	4b21      	ldr	r3, [pc, #132]	@ (801a414 <tcp_send_fin+0x94>)
 801a390:	f240 32eb 	movw	r2, #1003	@ 0x3eb
 801a394:	4920      	ldr	r1, [pc, #128]	@ (801a418 <tcp_send_fin+0x98>)
 801a396:	4821      	ldr	r0, [pc, #132]	@ (801a41c <tcp_send_fin+0x9c>)
 801a398:	f004 fac2 	bl	801e920 <iprintf>

  /* first, try to add the fin to the last unsent segment */
  if (pcb->unsent != NULL) {
 801a39c:	687b      	ldr	r3, [r7, #4]
 801a39e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 801a3a0:	2b00      	cmp	r3, #0
 801a3a2:	d02e      	beq.n	801a402 <tcp_send_fin+0x82>
    struct tcp_seg *last_unsent;
    for (last_unsent = pcb->unsent; last_unsent->next != NULL;
 801a3a4:	687b      	ldr	r3, [r7, #4]
 801a3a6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 801a3a8:	60fb      	str	r3, [r7, #12]
 801a3aa:	e002      	b.n	801a3b2 <tcp_send_fin+0x32>
         last_unsent = last_unsent->next);
 801a3ac:	68fb      	ldr	r3, [r7, #12]
 801a3ae:	681b      	ldr	r3, [r3, #0]
 801a3b0:	60fb      	str	r3, [r7, #12]
    for (last_unsent = pcb->unsent; last_unsent->next != NULL;
 801a3b2:	68fb      	ldr	r3, [r7, #12]
 801a3b4:	681b      	ldr	r3, [r3, #0]
 801a3b6:	2b00      	cmp	r3, #0
 801a3b8:	d1f8      	bne.n	801a3ac <tcp_send_fin+0x2c>

    if ((TCPH_FLAGS(last_unsent->tcphdr) & (TCP_SYN | TCP_FIN | TCP_RST)) == 0) {
 801a3ba:	68fb      	ldr	r3, [r7, #12]
 801a3bc:	68db      	ldr	r3, [r3, #12]
 801a3be:	899b      	ldrh	r3, [r3, #12]
 801a3c0:	b29b      	uxth	r3, r3
 801a3c2:	4618      	mov	r0, r3
 801a3c4:	f7f9 f8b4 	bl	8013530 <lwip_htons>
 801a3c8:	4603      	mov	r3, r0
 801a3ca:	b2db      	uxtb	r3, r3
 801a3cc:	f003 0307 	and.w	r3, r3, #7
 801a3d0:	2b00      	cmp	r3, #0
 801a3d2:	d116      	bne.n	801a402 <tcp_send_fin+0x82>
      /* no SYN/FIN/RST flag in the header, we can add the FIN flag */
      TCPH_SET_FLAG(last_unsent->tcphdr, TCP_FIN);
 801a3d4:	68fb      	ldr	r3, [r7, #12]
 801a3d6:	68db      	ldr	r3, [r3, #12]
 801a3d8:	899b      	ldrh	r3, [r3, #12]
 801a3da:	b29c      	uxth	r4, r3
 801a3dc:	2001      	movs	r0, #1
 801a3de:	f7f9 f8a7 	bl	8013530 <lwip_htons>
 801a3e2:	4603      	mov	r3, r0
 801a3e4:	461a      	mov	r2, r3
 801a3e6:	68fb      	ldr	r3, [r7, #12]
 801a3e8:	68db      	ldr	r3, [r3, #12]
 801a3ea:	4322      	orrs	r2, r4
 801a3ec:	b292      	uxth	r2, r2
 801a3ee:	819a      	strh	r2, [r3, #12]
      tcp_set_flags(pcb, TF_FIN);
 801a3f0:	687b      	ldr	r3, [r7, #4]
 801a3f2:	8b5b      	ldrh	r3, [r3, #26]
 801a3f4:	f043 0320 	orr.w	r3, r3, #32
 801a3f8:	b29a      	uxth	r2, r3
 801a3fa:	687b      	ldr	r3, [r7, #4]
 801a3fc:	835a      	strh	r2, [r3, #26]
      return ERR_OK;
 801a3fe:	2300      	movs	r3, #0
 801a400:	e004      	b.n	801a40c <tcp_send_fin+0x8c>
    }
  }
  /* no data, no length, flags, copy=1, no optdata */
  return tcp_enqueue_flags(pcb, TCP_FIN);
 801a402:	2101      	movs	r1, #1
 801a404:	6878      	ldr	r0, [r7, #4]
 801a406:	f000 f80b 	bl	801a420 <tcp_enqueue_flags>
 801a40a:	4603      	mov	r3, r0
}
 801a40c:	4618      	mov	r0, r3
 801a40e:	3714      	adds	r7, #20
 801a410:	46bd      	mov	sp, r7
 801a412:	bd90      	pop	{r4, r7, pc}
 801a414:	08021a68 	.word	0x08021a68
 801a418:	08021e70 	.word	0x08021e70
 801a41c:	08021abc 	.word	0x08021abc

0801a420 <tcp_enqueue_flags>:
 * @param pcb Protocol control block for the TCP connection.
 * @param flags TCP header flags to set in the outgoing segment.
 */
err_t
tcp_enqueue_flags(struct tcp_pcb *pcb, u8_t flags)
{
 801a420:	b580      	push	{r7, lr}
 801a422:	b08a      	sub	sp, #40	@ 0x28
 801a424:	af02      	add	r7, sp, #8
 801a426:	6078      	str	r0, [r7, #4]
 801a428:	460b      	mov	r3, r1
 801a42a:	70fb      	strb	r3, [r7, #3]
  struct pbuf *p;
  struct tcp_seg *seg;
  u8_t optflags = 0;
 801a42c:	2300      	movs	r3, #0
 801a42e:	77fb      	strb	r3, [r7, #31]
  u8_t optlen = 0;
 801a430:	2300      	movs	r3, #0
 801a432:	75fb      	strb	r3, [r7, #23]

  LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_enqueue_flags: queuelen: %"U16_F"\n", (u16_t)pcb->snd_queuelen));

  LWIP_ASSERT("tcp_enqueue_flags: need either TCP_SYN or TCP_FIN in flags (programmer violates API)",
 801a434:	78fb      	ldrb	r3, [r7, #3]
 801a436:	f003 0303 	and.w	r3, r3, #3
 801a43a:	2b00      	cmp	r3, #0
 801a43c:	d106      	bne.n	801a44c <tcp_enqueue_flags+0x2c>
 801a43e:	4b67      	ldr	r3, [pc, #412]	@ (801a5dc <tcp_enqueue_flags+0x1bc>)
 801a440:	f240 4211 	movw	r2, #1041	@ 0x411
 801a444:	4966      	ldr	r1, [pc, #408]	@ (801a5e0 <tcp_enqueue_flags+0x1c0>)
 801a446:	4867      	ldr	r0, [pc, #412]	@ (801a5e4 <tcp_enqueue_flags+0x1c4>)
 801a448:	f004 fa6a 	bl	801e920 <iprintf>
              (flags & (TCP_SYN | TCP_FIN)) != 0);
  LWIP_ASSERT("tcp_enqueue_flags: invalid pcb", pcb != NULL);
 801a44c:	687b      	ldr	r3, [r7, #4]
 801a44e:	2b00      	cmp	r3, #0
 801a450:	d106      	bne.n	801a460 <tcp_enqueue_flags+0x40>
 801a452:	4b62      	ldr	r3, [pc, #392]	@ (801a5dc <tcp_enqueue_flags+0x1bc>)
 801a454:	f240 4213 	movw	r2, #1043	@ 0x413
 801a458:	4963      	ldr	r1, [pc, #396]	@ (801a5e8 <tcp_enqueue_flags+0x1c8>)
 801a45a:	4862      	ldr	r0, [pc, #392]	@ (801a5e4 <tcp_enqueue_flags+0x1c4>)
 801a45c:	f004 fa60 	bl	801e920 <iprintf>

  /* No need to check pcb->snd_queuelen if only SYN or FIN are allowed! */

  /* Get options for this segment. This is a special case since this is the
     only place where a SYN can be sent. */
  if (flags & TCP_SYN) {
 801a460:	78fb      	ldrb	r3, [r7, #3]
 801a462:	f003 0302 	and.w	r3, r3, #2
 801a466:	2b00      	cmp	r3, #0
 801a468:	d001      	beq.n	801a46e <tcp_enqueue_flags+0x4e>
    optflags = TF_SEG_OPTS_MSS;
 801a46a:	2301      	movs	r3, #1
 801a46c:	77fb      	strb	r3, [r7, #31]
    /* Make sure the timestamp option is only included in data segments if we
       agreed about it with the remote host (and in active open SYN segments). */
    optflags |= TF_SEG_OPTS_TS;
  }
#endif /* LWIP_TCP_TIMESTAMPS */
  optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(optflags, pcb);
 801a46e:	7ffb      	ldrb	r3, [r7, #31]
 801a470:	009b      	lsls	r3, r3, #2
 801a472:	b2db      	uxtb	r3, r3
 801a474:	f003 0304 	and.w	r3, r3, #4
 801a478:	75fb      	strb	r3, [r7, #23]

  /* Allocate pbuf with room for TCP header + options */
  if ((p = pbuf_alloc(PBUF_TRANSPORT, optlen, PBUF_RAM)) == NULL) {
 801a47a:	7dfb      	ldrb	r3, [r7, #23]
 801a47c:	b29b      	uxth	r3, r3
 801a47e:	f44f 7220 	mov.w	r2, #640	@ 0x280
 801a482:	4619      	mov	r1, r3
 801a484:	2036      	movs	r0, #54	@ 0x36
 801a486:	f7fa fa29 	bl	80148dc <pbuf_alloc>
 801a48a:	6138      	str	r0, [r7, #16]
 801a48c:	693b      	ldr	r3, [r7, #16]
 801a48e:	2b00      	cmp	r3, #0
 801a490:	d109      	bne.n	801a4a6 <tcp_enqueue_flags+0x86>
    tcp_set_flags(pcb, TF_NAGLEMEMERR);
 801a492:	687b      	ldr	r3, [r7, #4]
 801a494:	8b5b      	ldrh	r3, [r3, #26]
 801a496:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 801a49a:	b29a      	uxth	r2, r3
 801a49c:	687b      	ldr	r3, [r7, #4]
 801a49e:	835a      	strh	r2, [r3, #26]
    TCP_STATS_INC(tcp.memerr);
    return ERR_MEM;
 801a4a0:	f04f 33ff 	mov.w	r3, #4294967295
 801a4a4:	e095      	b.n	801a5d2 <tcp_enqueue_flags+0x1b2>
  }
  LWIP_ASSERT("tcp_enqueue_flags: check that first pbuf can hold optlen",
 801a4a6:	693b      	ldr	r3, [r7, #16]
 801a4a8:	895a      	ldrh	r2, [r3, #10]
 801a4aa:	7dfb      	ldrb	r3, [r7, #23]
 801a4ac:	b29b      	uxth	r3, r3
 801a4ae:	429a      	cmp	r2, r3
 801a4b0:	d206      	bcs.n	801a4c0 <tcp_enqueue_flags+0xa0>
 801a4b2:	4b4a      	ldr	r3, [pc, #296]	@ (801a5dc <tcp_enqueue_flags+0x1bc>)
 801a4b4:	f240 4239 	movw	r2, #1081	@ 0x439
 801a4b8:	494c      	ldr	r1, [pc, #304]	@ (801a5ec <tcp_enqueue_flags+0x1cc>)
 801a4ba:	484a      	ldr	r0, [pc, #296]	@ (801a5e4 <tcp_enqueue_flags+0x1c4>)
 801a4bc:	f004 fa30 	bl	801e920 <iprintf>
              (p->len >= optlen));

  /* Allocate memory for tcp_seg, and fill in fields. */
  if ((seg = tcp_create_segment(pcb, p, flags, pcb->snd_lbb, optflags)) == NULL) {
 801a4c0:	687b      	ldr	r3, [r7, #4]
 801a4c2:	6dd9      	ldr	r1, [r3, #92]	@ 0x5c
 801a4c4:	78fa      	ldrb	r2, [r7, #3]
 801a4c6:	7ffb      	ldrb	r3, [r7, #31]
 801a4c8:	9300      	str	r3, [sp, #0]
 801a4ca:	460b      	mov	r3, r1
 801a4cc:	6939      	ldr	r1, [r7, #16]
 801a4ce:	6878      	ldr	r0, [r7, #4]
 801a4d0:	f7ff f91a 	bl	8019708 <tcp_create_segment>
 801a4d4:	60f8      	str	r0, [r7, #12]
 801a4d6:	68fb      	ldr	r3, [r7, #12]
 801a4d8:	2b00      	cmp	r3, #0
 801a4da:	d109      	bne.n	801a4f0 <tcp_enqueue_flags+0xd0>
    tcp_set_flags(pcb, TF_NAGLEMEMERR);
 801a4dc:	687b      	ldr	r3, [r7, #4]
 801a4de:	8b5b      	ldrh	r3, [r3, #26]
 801a4e0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 801a4e4:	b29a      	uxth	r2, r3
 801a4e6:	687b      	ldr	r3, [r7, #4]
 801a4e8:	835a      	strh	r2, [r3, #26]
    TCP_STATS_INC(tcp.memerr);
    return ERR_MEM;
 801a4ea:	f04f 33ff 	mov.w	r3, #4294967295
 801a4ee:	e070      	b.n	801a5d2 <tcp_enqueue_flags+0x1b2>
  }
  LWIP_ASSERT("seg->tcphdr not aligned", ((mem_ptr_t)seg->tcphdr % LWIP_MIN(MEM_ALIGNMENT, 4)) == 0);
 801a4f0:	68fb      	ldr	r3, [r7, #12]
 801a4f2:	68db      	ldr	r3, [r3, #12]
 801a4f4:	f003 0303 	and.w	r3, r3, #3
 801a4f8:	2b00      	cmp	r3, #0
 801a4fa:	d006      	beq.n	801a50a <tcp_enqueue_flags+0xea>
 801a4fc:	4b37      	ldr	r3, [pc, #220]	@ (801a5dc <tcp_enqueue_flags+0x1bc>)
 801a4fe:	f240 4242 	movw	r2, #1090	@ 0x442
 801a502:	493b      	ldr	r1, [pc, #236]	@ (801a5f0 <tcp_enqueue_flags+0x1d0>)
 801a504:	4837      	ldr	r0, [pc, #220]	@ (801a5e4 <tcp_enqueue_flags+0x1c4>)
 801a506:	f004 fa0b 	bl	801e920 <iprintf>
  LWIP_ASSERT("tcp_enqueue_flags: invalid segment length", seg->len == 0);
 801a50a:	68fb      	ldr	r3, [r7, #12]
 801a50c:	891b      	ldrh	r3, [r3, #8]
 801a50e:	2b00      	cmp	r3, #0
 801a510:	d006      	beq.n	801a520 <tcp_enqueue_flags+0x100>
 801a512:	4b32      	ldr	r3, [pc, #200]	@ (801a5dc <tcp_enqueue_flags+0x1bc>)
 801a514:	f240 4243 	movw	r2, #1091	@ 0x443
 801a518:	4936      	ldr	r1, [pc, #216]	@ (801a5f4 <tcp_enqueue_flags+0x1d4>)
 801a51a:	4832      	ldr	r0, [pc, #200]	@ (801a5e4 <tcp_enqueue_flags+0x1c4>)
 801a51c:	f004 fa00 	bl	801e920 <iprintf>
               lwip_ntohl(seg->tcphdr->seqno),
               lwip_ntohl(seg->tcphdr->seqno) + TCP_TCPLEN(seg),
               (u16_t)flags));

  /* Now append seg to pcb->unsent queue */
  if (pcb->unsent == NULL) {
 801a520:	687b      	ldr	r3, [r7, #4]
 801a522:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 801a524:	2b00      	cmp	r3, #0
 801a526:	d103      	bne.n	801a530 <tcp_enqueue_flags+0x110>
    pcb->unsent = seg;
 801a528:	687b      	ldr	r3, [r7, #4]
 801a52a:	68fa      	ldr	r2, [r7, #12]
 801a52c:	66da      	str	r2, [r3, #108]	@ 0x6c
 801a52e:	e00d      	b.n	801a54c <tcp_enqueue_flags+0x12c>
  } else {
    struct tcp_seg *useg;
    for (useg = pcb->unsent; useg->next != NULL; useg = useg->next);
 801a530:	687b      	ldr	r3, [r7, #4]
 801a532:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 801a534:	61bb      	str	r3, [r7, #24]
 801a536:	e002      	b.n	801a53e <tcp_enqueue_flags+0x11e>
 801a538:	69bb      	ldr	r3, [r7, #24]
 801a53a:	681b      	ldr	r3, [r3, #0]
 801a53c:	61bb      	str	r3, [r7, #24]
 801a53e:	69bb      	ldr	r3, [r7, #24]
 801a540:	681b      	ldr	r3, [r3, #0]
 801a542:	2b00      	cmp	r3, #0
 801a544:	d1f8      	bne.n	801a538 <tcp_enqueue_flags+0x118>
    useg->next = seg;
 801a546:	69bb      	ldr	r3, [r7, #24]
 801a548:	68fa      	ldr	r2, [r7, #12]
 801a54a:	601a      	str	r2, [r3, #0]
  }
#if TCP_OVERSIZE
  /* The new unsent tail has no space */
  pcb->unsent_oversize = 0;
 801a54c:	687b      	ldr	r3, [r7, #4]
 801a54e:	2200      	movs	r2, #0
 801a550:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
#endif /* TCP_OVERSIZE */

  /* SYN and FIN bump the sequence number */
  if ((flags & TCP_SYN) || (flags & TCP_FIN)) {
 801a554:	78fb      	ldrb	r3, [r7, #3]
 801a556:	f003 0302 	and.w	r3, r3, #2
 801a55a:	2b00      	cmp	r3, #0
 801a55c:	d104      	bne.n	801a568 <tcp_enqueue_flags+0x148>
 801a55e:	78fb      	ldrb	r3, [r7, #3]
 801a560:	f003 0301 	and.w	r3, r3, #1
 801a564:	2b00      	cmp	r3, #0
 801a566:	d004      	beq.n	801a572 <tcp_enqueue_flags+0x152>
    pcb->snd_lbb++;
 801a568:	687b      	ldr	r3, [r7, #4]
 801a56a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 801a56c:	1c5a      	adds	r2, r3, #1
 801a56e:	687b      	ldr	r3, [r7, #4]
 801a570:	65da      	str	r2, [r3, #92]	@ 0x5c
    /* optlen does not influence snd_buf */
  }
  if (flags & TCP_FIN) {
 801a572:	78fb      	ldrb	r3, [r7, #3]
 801a574:	f003 0301 	and.w	r3, r3, #1
 801a578:	2b00      	cmp	r3, #0
 801a57a:	d006      	beq.n	801a58a <tcp_enqueue_flags+0x16a>
    tcp_set_flags(pcb, TF_FIN);
 801a57c:	687b      	ldr	r3, [r7, #4]
 801a57e:	8b5b      	ldrh	r3, [r3, #26]
 801a580:	f043 0320 	orr.w	r3, r3, #32
 801a584:	b29a      	uxth	r2, r3
 801a586:	687b      	ldr	r3, [r7, #4]
 801a588:	835a      	strh	r2, [r3, #26]
  }

  /* update number of segments on the queues */
  pcb->snd_queuelen += pbuf_clen(seg->p);
 801a58a:	68fb      	ldr	r3, [r7, #12]
 801a58c:	685b      	ldr	r3, [r3, #4]
 801a58e:	4618      	mov	r0, r3
 801a590:	f7fa fd16 	bl	8014fc0 <pbuf_clen>
 801a594:	4603      	mov	r3, r0
 801a596:	461a      	mov	r2, r3
 801a598:	687b      	ldr	r3, [r7, #4]
 801a59a:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
 801a59e:	4413      	add	r3, r2
 801a5a0:	b29a      	uxth	r2, r3
 801a5a2:	687b      	ldr	r3, [r7, #4]
 801a5a4:	f8a3 2066 	strh.w	r2, [r3, #102]	@ 0x66
  LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_enqueue_flags: %"S16_F" (after enqueued)\n", pcb->snd_queuelen));
  if (pcb->snd_queuelen != 0) {
 801a5a8:	687b      	ldr	r3, [r7, #4]
 801a5aa:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
 801a5ae:	2b00      	cmp	r3, #0
 801a5b0:	d00e      	beq.n	801a5d0 <tcp_enqueue_flags+0x1b0>
    LWIP_ASSERT("tcp_enqueue_flags: invalid queue length",
 801a5b2:	687b      	ldr	r3, [r7, #4]
 801a5b4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 801a5b6:	2b00      	cmp	r3, #0
 801a5b8:	d10a      	bne.n	801a5d0 <tcp_enqueue_flags+0x1b0>
 801a5ba:	687b      	ldr	r3, [r7, #4]
 801a5bc:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 801a5be:	2b00      	cmp	r3, #0
 801a5c0:	d106      	bne.n	801a5d0 <tcp_enqueue_flags+0x1b0>
 801a5c2:	4b06      	ldr	r3, [pc, #24]	@ (801a5dc <tcp_enqueue_flags+0x1bc>)
 801a5c4:	f240 4265 	movw	r2, #1125	@ 0x465
 801a5c8:	490b      	ldr	r1, [pc, #44]	@ (801a5f8 <tcp_enqueue_flags+0x1d8>)
 801a5ca:	4806      	ldr	r0, [pc, #24]	@ (801a5e4 <tcp_enqueue_flags+0x1c4>)
 801a5cc:	f004 f9a8 	bl	801e920 <iprintf>
                pcb->unacked != NULL || pcb->unsent != NULL);
  }

  return ERR_OK;
 801a5d0:	2300      	movs	r3, #0
}
 801a5d2:	4618      	mov	r0, r3
 801a5d4:	3720      	adds	r7, #32
 801a5d6:	46bd      	mov	sp, r7
 801a5d8:	bd80      	pop	{r7, pc}
 801a5da:	bf00      	nop
 801a5dc:	08021a68 	.word	0x08021a68
 801a5e0:	08021e8c 	.word	0x08021e8c
 801a5e4:	08021abc 	.word	0x08021abc
 801a5e8:	08021ee4 	.word	0x08021ee4
 801a5ec:	08021f04 	.word	0x08021f04
 801a5f0:	08021f40 	.word	0x08021f40
 801a5f4:	08021f58 	.word	0x08021f58
 801a5f8:	08021f84 	.word	0x08021f84

0801a5fc <tcp_output>:
 * @return ERR_OK if data has been sent or nothing to send
 *         another err_t on error
 */
err_t
tcp_output(struct tcp_pcb *pcb)
{
 801a5fc:	b5b0      	push	{r4, r5, r7, lr}
 801a5fe:	b08a      	sub	sp, #40	@ 0x28
 801a600:	af00      	add	r7, sp, #0
 801a602:	6078      	str	r0, [r7, #4]
  s16_t i = 0;
#endif /* TCP_CWND_DEBUG */

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ASSERT("tcp_output: invalid pcb", pcb != NULL);
 801a604:	687b      	ldr	r3, [r7, #4]
 801a606:	2b00      	cmp	r3, #0
 801a608:	d106      	bne.n	801a618 <tcp_output+0x1c>
 801a60a:	4b8a      	ldr	r3, [pc, #552]	@ (801a834 <tcp_output+0x238>)
 801a60c:	f240 42e1 	movw	r2, #1249	@ 0x4e1
 801a610:	4989      	ldr	r1, [pc, #548]	@ (801a838 <tcp_output+0x23c>)
 801a612:	488a      	ldr	r0, [pc, #552]	@ (801a83c <tcp_output+0x240>)
 801a614:	f004 f984 	bl	801e920 <iprintf>
  /* pcb->state LISTEN not allowed here */
  LWIP_ASSERT("don't call tcp_output for listen-pcbs",
 801a618:	687b      	ldr	r3, [r7, #4]
 801a61a:	7d1b      	ldrb	r3, [r3, #20]
 801a61c:	2b01      	cmp	r3, #1
 801a61e:	d106      	bne.n	801a62e <tcp_output+0x32>
 801a620:	4b84      	ldr	r3, [pc, #528]	@ (801a834 <tcp_output+0x238>)
 801a622:	f240 42e3 	movw	r2, #1251	@ 0x4e3
 801a626:	4986      	ldr	r1, [pc, #536]	@ (801a840 <tcp_output+0x244>)
 801a628:	4884      	ldr	r0, [pc, #528]	@ (801a83c <tcp_output+0x240>)
 801a62a:	f004 f979 	bl	801e920 <iprintf>

  /* First, check if we are invoked by the TCP input processing
     code. If so, we do not output anything. Instead, we rely on the
     input processing code to call us when input processing is done
     with. */
  if (tcp_input_pcb == pcb) {
 801a62e:	4b85      	ldr	r3, [pc, #532]	@ (801a844 <tcp_output+0x248>)
 801a630:	681b      	ldr	r3, [r3, #0]
 801a632:	687a      	ldr	r2, [r7, #4]
 801a634:	429a      	cmp	r2, r3
 801a636:	d101      	bne.n	801a63c <tcp_output+0x40>
    return ERR_OK;
 801a638:	2300      	movs	r3, #0
 801a63a:	e1ce      	b.n	801a9da <tcp_output+0x3de>
  }

  wnd = LWIP_MIN(pcb->snd_wnd, pcb->cwnd);
 801a63c:	687b      	ldr	r3, [r7, #4]
 801a63e:	f8b3 2048 	ldrh.w	r2, [r3, #72]	@ 0x48
 801a642:	687b      	ldr	r3, [r7, #4]
 801a644:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 801a648:	4293      	cmp	r3, r2
 801a64a:	bf28      	it	cs
 801a64c:	4613      	movcs	r3, r2
 801a64e:	b29b      	uxth	r3, r3
 801a650:	61bb      	str	r3, [r7, #24]

  seg = pcb->unsent;
 801a652:	687b      	ldr	r3, [r7, #4]
 801a654:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 801a656:	627b      	str	r3, [r7, #36]	@ 0x24

  if (seg == NULL) {
 801a658:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801a65a:	2b00      	cmp	r3, #0
 801a65c:	d10b      	bne.n	801a676 <tcp_output+0x7a>
                                 ", seg == NULL, ack %"U32_F"\n",
                                 pcb->snd_wnd, pcb->cwnd, wnd, pcb->lastack));

    /* If the TF_ACK_NOW flag is set and the ->unsent queue is empty, construct
     * an empty ACK segment and send it. */
    if (pcb->flags & TF_ACK_NOW) {
 801a65e:	687b      	ldr	r3, [r7, #4]
 801a660:	8b5b      	ldrh	r3, [r3, #26]
 801a662:	f003 0302 	and.w	r3, r3, #2
 801a666:	2b00      	cmp	r3, #0
 801a668:	f000 81aa 	beq.w	801a9c0 <tcp_output+0x3c4>
      return tcp_send_empty_ack(pcb);
 801a66c:	6878      	ldr	r0, [r7, #4]
 801a66e:	f000 fdcb 	bl	801b208 <tcp_send_empty_ack>
 801a672:	4603      	mov	r3, r0
 801a674:	e1b1      	b.n	801a9da <tcp_output+0x3de>
                 pcb->snd_wnd, pcb->cwnd, wnd,
                 lwip_ntohl(seg->tcphdr->seqno) - pcb->lastack + seg->len,
                 lwip_ntohl(seg->tcphdr->seqno), pcb->lastack));
  }

  netif = tcp_route(pcb, &pcb->local_ip, &pcb->remote_ip);
 801a676:	6879      	ldr	r1, [r7, #4]
 801a678:	687b      	ldr	r3, [r7, #4]
 801a67a:	3304      	adds	r3, #4
 801a67c:	461a      	mov	r2, r3
 801a67e:	6878      	ldr	r0, [r7, #4]
 801a680:	f7ff f826 	bl	80196d0 <tcp_route>
 801a684:	6178      	str	r0, [r7, #20]
  if (netif == NULL) {
 801a686:	697b      	ldr	r3, [r7, #20]
 801a688:	2b00      	cmp	r3, #0
 801a68a:	d102      	bne.n	801a692 <tcp_output+0x96>
    return ERR_RTE;
 801a68c:	f06f 0303 	mvn.w	r3, #3
 801a690:	e1a3      	b.n	801a9da <tcp_output+0x3de>
  }

  /* If we don't have a local IP address, we get one from netif */
  if (ip_addr_isany(&pcb->local_ip)) {
 801a692:	687b      	ldr	r3, [r7, #4]
 801a694:	2b00      	cmp	r3, #0
 801a696:	d003      	beq.n	801a6a0 <tcp_output+0xa4>
 801a698:	687b      	ldr	r3, [r7, #4]
 801a69a:	681b      	ldr	r3, [r3, #0]
 801a69c:	2b00      	cmp	r3, #0
 801a69e:	d111      	bne.n	801a6c4 <tcp_output+0xc8>
    const ip_addr_t *local_ip = ip_netif_get_local_ip(netif, &pcb->remote_ip);
 801a6a0:	697b      	ldr	r3, [r7, #20]
 801a6a2:	2b00      	cmp	r3, #0
 801a6a4:	d002      	beq.n	801a6ac <tcp_output+0xb0>
 801a6a6:	697b      	ldr	r3, [r7, #20]
 801a6a8:	3304      	adds	r3, #4
 801a6aa:	e000      	b.n	801a6ae <tcp_output+0xb2>
 801a6ac:	2300      	movs	r3, #0
 801a6ae:	613b      	str	r3, [r7, #16]
    if (local_ip == NULL) {
 801a6b0:	693b      	ldr	r3, [r7, #16]
 801a6b2:	2b00      	cmp	r3, #0
 801a6b4:	d102      	bne.n	801a6bc <tcp_output+0xc0>
      return ERR_RTE;
 801a6b6:	f06f 0303 	mvn.w	r3, #3
 801a6ba:	e18e      	b.n	801a9da <tcp_output+0x3de>
    }
    ip_addr_copy(pcb->local_ip, *local_ip);
 801a6bc:	693b      	ldr	r3, [r7, #16]
 801a6be:	681a      	ldr	r2, [r3, #0]
 801a6c0:	687b      	ldr	r3, [r7, #4]
 801a6c2:	601a      	str	r2, [r3, #0]
  }

  /* Handle the current segment not fitting within the window */
  if (lwip_ntohl(seg->tcphdr->seqno) - pcb->lastack + seg->len > wnd) {
 801a6c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801a6c6:	68db      	ldr	r3, [r3, #12]
 801a6c8:	685b      	ldr	r3, [r3, #4]
 801a6ca:	4618      	mov	r0, r3
 801a6cc:	f7f8 ff45 	bl	801355a <lwip_htonl>
 801a6d0:	4602      	mov	r2, r0
 801a6d2:	687b      	ldr	r3, [r7, #4]
 801a6d4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 801a6d6:	1ad3      	subs	r3, r2, r3
 801a6d8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 801a6da:	8912      	ldrh	r2, [r2, #8]
 801a6dc:	4413      	add	r3, r2
 801a6de:	69ba      	ldr	r2, [r7, #24]
 801a6e0:	429a      	cmp	r2, r3
 801a6e2:	d227      	bcs.n	801a734 <tcp_output+0x138>
     * within the remaining (could be 0) send window and RTO timer is not running (we
     * have no in-flight data). If window is still too small after persist timer fires,
     * then we split the segment. We don't consider the congestion window since a cwnd
     * smaller than 1 SMSS implies in-flight data
     */
    if (wnd == pcb->snd_wnd && pcb->unacked == NULL && pcb->persist_backoff == 0) {
 801a6e4:	687b      	ldr	r3, [r7, #4]
 801a6e6:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 801a6ea:	461a      	mov	r2, r3
 801a6ec:	69bb      	ldr	r3, [r7, #24]
 801a6ee:	4293      	cmp	r3, r2
 801a6f0:	d114      	bne.n	801a71c <tcp_output+0x120>
 801a6f2:	687b      	ldr	r3, [r7, #4]
 801a6f4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 801a6f6:	2b00      	cmp	r3, #0
 801a6f8:	d110      	bne.n	801a71c <tcp_output+0x120>
 801a6fa:	687b      	ldr	r3, [r7, #4]
 801a6fc:	f893 3099 	ldrb.w	r3, [r3, #153]	@ 0x99
 801a700:	2b00      	cmp	r3, #0
 801a702:	d10b      	bne.n	801a71c <tcp_output+0x120>
      pcb->persist_cnt = 0;
 801a704:	687b      	ldr	r3, [r7, #4]
 801a706:	2200      	movs	r2, #0
 801a708:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
      pcb->persist_backoff = 1;
 801a70c:	687b      	ldr	r3, [r7, #4]
 801a70e:	2201      	movs	r2, #1
 801a710:	f883 2099 	strb.w	r2, [r3, #153]	@ 0x99
      pcb->persist_probe = 0;
 801a714:	687b      	ldr	r3, [r7, #4]
 801a716:	2200      	movs	r2, #0
 801a718:	f883 209a 	strb.w	r2, [r3, #154]	@ 0x9a
    }
    /* We need an ACK, but can't send data now, so send an empty ACK */
    if (pcb->flags & TF_ACK_NOW) {
 801a71c:	687b      	ldr	r3, [r7, #4]
 801a71e:	8b5b      	ldrh	r3, [r3, #26]
 801a720:	f003 0302 	and.w	r3, r3, #2
 801a724:	2b00      	cmp	r3, #0
 801a726:	f000 814d 	beq.w	801a9c4 <tcp_output+0x3c8>
      return tcp_send_empty_ack(pcb);
 801a72a:	6878      	ldr	r0, [r7, #4]
 801a72c:	f000 fd6c 	bl	801b208 <tcp_send_empty_ack>
 801a730:	4603      	mov	r3, r0
 801a732:	e152      	b.n	801a9da <tcp_output+0x3de>
    }
    goto output_done;
  }
  /* Stop persist timer, above conditions are not active */
  pcb->persist_backoff = 0;
 801a734:	687b      	ldr	r3, [r7, #4]
 801a736:	2200      	movs	r2, #0
 801a738:	f883 2099 	strb.w	r2, [r3, #153]	@ 0x99

  /* useg should point to last segment on unacked queue */
  useg = pcb->unacked;
 801a73c:	687b      	ldr	r3, [r7, #4]
 801a73e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 801a740:	623b      	str	r3, [r7, #32]
  if (useg != NULL) {
 801a742:	6a3b      	ldr	r3, [r7, #32]
 801a744:	2b00      	cmp	r3, #0
 801a746:	f000 811c 	beq.w	801a982 <tcp_output+0x386>
    for (; useg->next != NULL; useg = useg->next);
 801a74a:	e002      	b.n	801a752 <tcp_output+0x156>
 801a74c:	6a3b      	ldr	r3, [r7, #32]
 801a74e:	681b      	ldr	r3, [r3, #0]
 801a750:	623b      	str	r3, [r7, #32]
 801a752:	6a3b      	ldr	r3, [r7, #32]
 801a754:	681b      	ldr	r3, [r3, #0]
 801a756:	2b00      	cmp	r3, #0
 801a758:	d1f8      	bne.n	801a74c <tcp_output+0x150>
  }
  /* data available and window allows it to be sent? */
  while (seg != NULL &&
 801a75a:	e112      	b.n	801a982 <tcp_output+0x386>
         lwip_ntohl(seg->tcphdr->seqno) - pcb->lastack + seg->len <= wnd) {
    LWIP_ASSERT("RST not expected here!",
 801a75c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801a75e:	68db      	ldr	r3, [r3, #12]
 801a760:	899b      	ldrh	r3, [r3, #12]
 801a762:	b29b      	uxth	r3, r3
 801a764:	4618      	mov	r0, r3
 801a766:	f7f8 fee3 	bl	8013530 <lwip_htons>
 801a76a:	4603      	mov	r3, r0
 801a76c:	b2db      	uxtb	r3, r3
 801a76e:	f003 0304 	and.w	r3, r3, #4
 801a772:	2b00      	cmp	r3, #0
 801a774:	d006      	beq.n	801a784 <tcp_output+0x188>
 801a776:	4b2f      	ldr	r3, [pc, #188]	@ (801a834 <tcp_output+0x238>)
 801a778:	f240 5236 	movw	r2, #1334	@ 0x536
 801a77c:	4932      	ldr	r1, [pc, #200]	@ (801a848 <tcp_output+0x24c>)
 801a77e:	482f      	ldr	r0, [pc, #188]	@ (801a83c <tcp_output+0x240>)
 801a780:	f004 f8ce 	bl	801e920 <iprintf>
     * - if tcp_write had a memory error before (prevent delayed ACK timeout) or
     * - if FIN was already enqueued for this PCB (SYN is always alone in a segment -
     *   either seg->next != NULL or pcb->unacked == NULL;
     *   RST is no sent using tcp_write/tcp_output.
     */
    if ((tcp_do_output_nagle(pcb) == 0) &&
 801a784:	687b      	ldr	r3, [r7, #4]
 801a786:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 801a788:	2b00      	cmp	r3, #0
 801a78a:	d01f      	beq.n	801a7cc <tcp_output+0x1d0>
 801a78c:	687b      	ldr	r3, [r7, #4]
 801a78e:	8b5b      	ldrh	r3, [r3, #26]
 801a790:	f003 0344 	and.w	r3, r3, #68	@ 0x44
 801a794:	2b00      	cmp	r3, #0
 801a796:	d119      	bne.n	801a7cc <tcp_output+0x1d0>
 801a798:	687b      	ldr	r3, [r7, #4]
 801a79a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 801a79c:	2b00      	cmp	r3, #0
 801a79e:	d00b      	beq.n	801a7b8 <tcp_output+0x1bc>
 801a7a0:	687b      	ldr	r3, [r7, #4]
 801a7a2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 801a7a4:	681b      	ldr	r3, [r3, #0]
 801a7a6:	2b00      	cmp	r3, #0
 801a7a8:	d110      	bne.n	801a7cc <tcp_output+0x1d0>
 801a7aa:	687b      	ldr	r3, [r7, #4]
 801a7ac:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 801a7ae:	891a      	ldrh	r2, [r3, #8]
 801a7b0:	687b      	ldr	r3, [r7, #4]
 801a7b2:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 801a7b4:	429a      	cmp	r2, r3
 801a7b6:	d209      	bcs.n	801a7cc <tcp_output+0x1d0>
 801a7b8:	687b      	ldr	r3, [r7, #4]
 801a7ba:	f8b3 3064 	ldrh.w	r3, [r3, #100]	@ 0x64
 801a7be:	2b00      	cmp	r3, #0
 801a7c0:	d004      	beq.n	801a7cc <tcp_output+0x1d0>
 801a7c2:	687b      	ldr	r3, [r7, #4]
 801a7c4:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
 801a7c8:	2b0f      	cmp	r3, #15
 801a7ca:	d901      	bls.n	801a7d0 <tcp_output+0x1d4>
 801a7cc:	2301      	movs	r3, #1
 801a7ce:	e000      	b.n	801a7d2 <tcp_output+0x1d6>
 801a7d0:	2300      	movs	r3, #0
 801a7d2:	2b00      	cmp	r3, #0
 801a7d4:	d106      	bne.n	801a7e4 <tcp_output+0x1e8>
        ((pcb->flags & (TF_NAGLEMEMERR | TF_FIN)) == 0)) {
 801a7d6:	687b      	ldr	r3, [r7, #4]
 801a7d8:	8b5b      	ldrh	r3, [r3, #26]
 801a7da:	f003 03a0 	and.w	r3, r3, #160	@ 0xa0
    if ((tcp_do_output_nagle(pcb) == 0) &&
 801a7de:	2b00      	cmp	r3, #0
 801a7e0:	f000 80e4 	beq.w	801a9ac <tcp_output+0x3b0>
                                 pcb->lastack,
                                 lwip_ntohl(seg->tcphdr->seqno), pcb->lastack, i));
    ++i;
#endif /* TCP_CWND_DEBUG */

    if (pcb->state != SYN_SENT) {
 801a7e4:	687b      	ldr	r3, [r7, #4]
 801a7e6:	7d1b      	ldrb	r3, [r3, #20]
 801a7e8:	2b02      	cmp	r3, #2
 801a7ea:	d00d      	beq.n	801a808 <tcp_output+0x20c>
      TCPH_SET_FLAG(seg->tcphdr, TCP_ACK);
 801a7ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801a7ee:	68db      	ldr	r3, [r3, #12]
 801a7f0:	899b      	ldrh	r3, [r3, #12]
 801a7f2:	b29c      	uxth	r4, r3
 801a7f4:	2010      	movs	r0, #16
 801a7f6:	f7f8 fe9b 	bl	8013530 <lwip_htons>
 801a7fa:	4603      	mov	r3, r0
 801a7fc:	461a      	mov	r2, r3
 801a7fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801a800:	68db      	ldr	r3, [r3, #12]
 801a802:	4322      	orrs	r2, r4
 801a804:	b292      	uxth	r2, r2
 801a806:	819a      	strh	r2, [r3, #12]
    }

    err = tcp_output_segment(seg, pcb, netif);
 801a808:	697a      	ldr	r2, [r7, #20]
 801a80a:	6879      	ldr	r1, [r7, #4]
 801a80c:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 801a80e:	f000 f909 	bl	801aa24 <tcp_output_segment>
 801a812:	4603      	mov	r3, r0
 801a814:	73fb      	strb	r3, [r7, #15]
    if (err != ERR_OK) {
 801a816:	f997 300f 	ldrsb.w	r3, [r7, #15]
 801a81a:	2b00      	cmp	r3, #0
 801a81c:	d016      	beq.n	801a84c <tcp_output+0x250>
      /* segment could not be sent, for whatever reason */
      tcp_set_flags(pcb, TF_NAGLEMEMERR);
 801a81e:	687b      	ldr	r3, [r7, #4]
 801a820:	8b5b      	ldrh	r3, [r3, #26]
 801a822:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 801a826:	b29a      	uxth	r2, r3
 801a828:	687b      	ldr	r3, [r7, #4]
 801a82a:	835a      	strh	r2, [r3, #26]
      return err;
 801a82c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 801a830:	e0d3      	b.n	801a9da <tcp_output+0x3de>
 801a832:	bf00      	nop
 801a834:	08021a68 	.word	0x08021a68
 801a838:	08021fac 	.word	0x08021fac
 801a83c:	08021abc 	.word	0x08021abc
 801a840:	08021fc4 	.word	0x08021fc4
 801a844:	240087e0 	.word	0x240087e0
 801a848:	08021fec 	.word	0x08021fec
    }
#if TCP_OVERSIZE_DBGCHECK
    seg->oversize_left = 0;
#endif /* TCP_OVERSIZE_DBGCHECK */
    pcb->unsent = seg->next;
 801a84c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801a84e:	681a      	ldr	r2, [r3, #0]
 801a850:	687b      	ldr	r3, [r7, #4]
 801a852:	66da      	str	r2, [r3, #108]	@ 0x6c
    if (pcb->state != SYN_SENT) {
 801a854:	687b      	ldr	r3, [r7, #4]
 801a856:	7d1b      	ldrb	r3, [r3, #20]
 801a858:	2b02      	cmp	r3, #2
 801a85a:	d006      	beq.n	801a86a <tcp_output+0x26e>
      tcp_clear_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 801a85c:	687b      	ldr	r3, [r7, #4]
 801a85e:	8b5b      	ldrh	r3, [r3, #26]
 801a860:	f023 0303 	bic.w	r3, r3, #3
 801a864:	b29a      	uxth	r2, r3
 801a866:	687b      	ldr	r3, [r7, #4]
 801a868:	835a      	strh	r2, [r3, #26]
    }
    snd_nxt = lwip_ntohl(seg->tcphdr->seqno) + TCP_TCPLEN(seg);
 801a86a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801a86c:	68db      	ldr	r3, [r3, #12]
 801a86e:	685b      	ldr	r3, [r3, #4]
 801a870:	4618      	mov	r0, r3
 801a872:	f7f8 fe72 	bl	801355a <lwip_htonl>
 801a876:	4604      	mov	r4, r0
 801a878:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801a87a:	891b      	ldrh	r3, [r3, #8]
 801a87c:	461d      	mov	r5, r3
 801a87e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801a880:	68db      	ldr	r3, [r3, #12]
 801a882:	899b      	ldrh	r3, [r3, #12]
 801a884:	b29b      	uxth	r3, r3
 801a886:	4618      	mov	r0, r3
 801a888:	f7f8 fe52 	bl	8013530 <lwip_htons>
 801a88c:	4603      	mov	r3, r0
 801a88e:	b2db      	uxtb	r3, r3
 801a890:	f003 0303 	and.w	r3, r3, #3
 801a894:	2b00      	cmp	r3, #0
 801a896:	d001      	beq.n	801a89c <tcp_output+0x2a0>
 801a898:	2301      	movs	r3, #1
 801a89a:	e000      	b.n	801a89e <tcp_output+0x2a2>
 801a89c:	2300      	movs	r3, #0
 801a89e:	442b      	add	r3, r5
 801a8a0:	4423      	add	r3, r4
 801a8a2:	60bb      	str	r3, [r7, #8]
    if (TCP_SEQ_LT(pcb->snd_nxt, snd_nxt)) {
 801a8a4:	687b      	ldr	r3, [r7, #4]
 801a8a6:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 801a8a8:	68bb      	ldr	r3, [r7, #8]
 801a8aa:	1ad3      	subs	r3, r2, r3
 801a8ac:	2b00      	cmp	r3, #0
 801a8ae:	da02      	bge.n	801a8b6 <tcp_output+0x2ba>
      pcb->snd_nxt = snd_nxt;
 801a8b0:	687b      	ldr	r3, [r7, #4]
 801a8b2:	68ba      	ldr	r2, [r7, #8]
 801a8b4:	651a      	str	r2, [r3, #80]	@ 0x50
    }
    /* put segment on unacknowledged list if length > 0 */
    if (TCP_TCPLEN(seg) > 0) {
 801a8b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801a8b8:	891b      	ldrh	r3, [r3, #8]
 801a8ba:	461c      	mov	r4, r3
 801a8bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801a8be:	68db      	ldr	r3, [r3, #12]
 801a8c0:	899b      	ldrh	r3, [r3, #12]
 801a8c2:	b29b      	uxth	r3, r3
 801a8c4:	4618      	mov	r0, r3
 801a8c6:	f7f8 fe33 	bl	8013530 <lwip_htons>
 801a8ca:	4603      	mov	r3, r0
 801a8cc:	b2db      	uxtb	r3, r3
 801a8ce:	f003 0303 	and.w	r3, r3, #3
 801a8d2:	2b00      	cmp	r3, #0
 801a8d4:	d001      	beq.n	801a8da <tcp_output+0x2de>
 801a8d6:	2301      	movs	r3, #1
 801a8d8:	e000      	b.n	801a8dc <tcp_output+0x2e0>
 801a8da:	2300      	movs	r3, #0
 801a8dc:	4423      	add	r3, r4
 801a8de:	2b00      	cmp	r3, #0
 801a8e0:	d049      	beq.n	801a976 <tcp_output+0x37a>
      seg->next = NULL;
 801a8e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801a8e4:	2200      	movs	r2, #0
 801a8e6:	601a      	str	r2, [r3, #0]
      /* unacked list is empty? */
      if (pcb->unacked == NULL) {
 801a8e8:	687b      	ldr	r3, [r7, #4]
 801a8ea:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 801a8ec:	2b00      	cmp	r3, #0
 801a8ee:	d105      	bne.n	801a8fc <tcp_output+0x300>
        pcb->unacked = seg;
 801a8f0:	687b      	ldr	r3, [r7, #4]
 801a8f2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 801a8f4:	671a      	str	r2, [r3, #112]	@ 0x70
        useg = seg;
 801a8f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801a8f8:	623b      	str	r3, [r7, #32]
 801a8fa:	e03f      	b.n	801a97c <tcp_output+0x380>
        /* unacked list is not empty? */
      } else {
        /* In the case of fast retransmit, the packet should not go to the tail
         * of the unacked queue, but rather somewhere before it. We need to check for
         * this case. -STJ Jul 27, 2004 */
        if (TCP_SEQ_LT(lwip_ntohl(seg->tcphdr->seqno), lwip_ntohl(useg->tcphdr->seqno))) {
 801a8fc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801a8fe:	68db      	ldr	r3, [r3, #12]
 801a900:	685b      	ldr	r3, [r3, #4]
 801a902:	4618      	mov	r0, r3
 801a904:	f7f8 fe29 	bl	801355a <lwip_htonl>
 801a908:	4604      	mov	r4, r0
 801a90a:	6a3b      	ldr	r3, [r7, #32]
 801a90c:	68db      	ldr	r3, [r3, #12]
 801a90e:	685b      	ldr	r3, [r3, #4]
 801a910:	4618      	mov	r0, r3
 801a912:	f7f8 fe22 	bl	801355a <lwip_htonl>
 801a916:	4603      	mov	r3, r0
 801a918:	1ae3      	subs	r3, r4, r3
 801a91a:	2b00      	cmp	r3, #0
 801a91c:	da24      	bge.n	801a968 <tcp_output+0x36c>
          /* add segment to before tail of unacked list, keeping the list sorted */
          struct tcp_seg **cur_seg = &(pcb->unacked);
 801a91e:	687b      	ldr	r3, [r7, #4]
 801a920:	3370      	adds	r3, #112	@ 0x70
 801a922:	61fb      	str	r3, [r7, #28]
          while (*cur_seg &&
 801a924:	e002      	b.n	801a92c <tcp_output+0x330>
                 TCP_SEQ_LT(lwip_ntohl((*cur_seg)->tcphdr->seqno), lwip_ntohl(seg->tcphdr->seqno))) {
            cur_seg = &((*cur_seg)->next );
 801a926:	69fb      	ldr	r3, [r7, #28]
 801a928:	681b      	ldr	r3, [r3, #0]
 801a92a:	61fb      	str	r3, [r7, #28]
          while (*cur_seg &&
 801a92c:	69fb      	ldr	r3, [r7, #28]
 801a92e:	681b      	ldr	r3, [r3, #0]
 801a930:	2b00      	cmp	r3, #0
 801a932:	d011      	beq.n	801a958 <tcp_output+0x35c>
                 TCP_SEQ_LT(lwip_ntohl((*cur_seg)->tcphdr->seqno), lwip_ntohl(seg->tcphdr->seqno))) {
 801a934:	69fb      	ldr	r3, [r7, #28]
 801a936:	681b      	ldr	r3, [r3, #0]
 801a938:	68db      	ldr	r3, [r3, #12]
 801a93a:	685b      	ldr	r3, [r3, #4]
 801a93c:	4618      	mov	r0, r3
 801a93e:	f7f8 fe0c 	bl	801355a <lwip_htonl>
 801a942:	4604      	mov	r4, r0
 801a944:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801a946:	68db      	ldr	r3, [r3, #12]
 801a948:	685b      	ldr	r3, [r3, #4]
 801a94a:	4618      	mov	r0, r3
 801a94c:	f7f8 fe05 	bl	801355a <lwip_htonl>
 801a950:	4603      	mov	r3, r0
 801a952:	1ae3      	subs	r3, r4, r3
          while (*cur_seg &&
 801a954:	2b00      	cmp	r3, #0
 801a956:	dbe6      	blt.n	801a926 <tcp_output+0x32a>
          }
          seg->next = (*cur_seg);
 801a958:	69fb      	ldr	r3, [r7, #28]
 801a95a:	681a      	ldr	r2, [r3, #0]
 801a95c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801a95e:	601a      	str	r2, [r3, #0]
          (*cur_seg) = seg;
 801a960:	69fb      	ldr	r3, [r7, #28]
 801a962:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 801a964:	601a      	str	r2, [r3, #0]
 801a966:	e009      	b.n	801a97c <tcp_output+0x380>
        } else {
          /* add segment to tail of unacked list */
          useg->next = seg;
 801a968:	6a3b      	ldr	r3, [r7, #32]
 801a96a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 801a96c:	601a      	str	r2, [r3, #0]
          useg = useg->next;
 801a96e:	6a3b      	ldr	r3, [r7, #32]
 801a970:	681b      	ldr	r3, [r3, #0]
 801a972:	623b      	str	r3, [r7, #32]
 801a974:	e002      	b.n	801a97c <tcp_output+0x380>
        }
      }
      /* do not queue empty segments on the unacked list */
    } else {
      tcp_seg_free(seg);
 801a976:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 801a978:	f7fb ff1d 	bl	80167b6 <tcp_seg_free>
    }
    seg = pcb->unsent;
 801a97c:	687b      	ldr	r3, [r7, #4]
 801a97e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 801a980:	627b      	str	r3, [r7, #36]	@ 0x24
  while (seg != NULL &&
 801a982:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801a984:	2b00      	cmp	r3, #0
 801a986:	d012      	beq.n	801a9ae <tcp_output+0x3b2>
         lwip_ntohl(seg->tcphdr->seqno) - pcb->lastack + seg->len <= wnd) {
 801a988:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801a98a:	68db      	ldr	r3, [r3, #12]
 801a98c:	685b      	ldr	r3, [r3, #4]
 801a98e:	4618      	mov	r0, r3
 801a990:	f7f8 fde3 	bl	801355a <lwip_htonl>
 801a994:	4602      	mov	r2, r0
 801a996:	687b      	ldr	r3, [r7, #4]
 801a998:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 801a99a:	1ad3      	subs	r3, r2, r3
 801a99c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 801a99e:	8912      	ldrh	r2, [r2, #8]
 801a9a0:	4413      	add	r3, r2
  while (seg != NULL &&
 801a9a2:	69ba      	ldr	r2, [r7, #24]
 801a9a4:	429a      	cmp	r2, r3
 801a9a6:	f4bf aed9 	bcs.w	801a75c <tcp_output+0x160>
 801a9aa:	e000      	b.n	801a9ae <tcp_output+0x3b2>
      break;
 801a9ac:	bf00      	nop
  }
#if TCP_OVERSIZE
  if (pcb->unsent == NULL) {
 801a9ae:	687b      	ldr	r3, [r7, #4]
 801a9b0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 801a9b2:	2b00      	cmp	r3, #0
 801a9b4:	d108      	bne.n	801a9c8 <tcp_output+0x3cc>
    /* last unsent has been removed, reset unsent_oversize */
    pcb->unsent_oversize = 0;
 801a9b6:	687b      	ldr	r3, [r7, #4]
 801a9b8:	2200      	movs	r2, #0
 801a9ba:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
 801a9be:	e004      	b.n	801a9ca <tcp_output+0x3ce>
    goto output_done;
 801a9c0:	bf00      	nop
 801a9c2:	e002      	b.n	801a9ca <tcp_output+0x3ce>
    goto output_done;
 801a9c4:	bf00      	nop
 801a9c6:	e000      	b.n	801a9ca <tcp_output+0x3ce>
  }
#endif /* TCP_OVERSIZE */

output_done:
 801a9c8:	bf00      	nop
  tcp_clear_flags(pcb, TF_NAGLEMEMERR);
 801a9ca:	687b      	ldr	r3, [r7, #4]
 801a9cc:	8b5b      	ldrh	r3, [r3, #26]
 801a9ce:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 801a9d2:	b29a      	uxth	r2, r3
 801a9d4:	687b      	ldr	r3, [r7, #4]
 801a9d6:	835a      	strh	r2, [r3, #26]
  return ERR_OK;
 801a9d8:	2300      	movs	r3, #0
}
 801a9da:	4618      	mov	r0, r3
 801a9dc:	3728      	adds	r7, #40	@ 0x28
 801a9de:	46bd      	mov	sp, r7
 801a9e0:	bdb0      	pop	{r4, r5, r7, pc}
 801a9e2:	bf00      	nop

0801a9e4 <tcp_output_segment_busy>:
 * @arg seg the tcp segment to check
 * @return 1 if ref != 1, 0 if ref == 1
 */
static int
tcp_output_segment_busy(const struct tcp_seg *seg)
{
 801a9e4:	b580      	push	{r7, lr}
 801a9e6:	b082      	sub	sp, #8
 801a9e8:	af00      	add	r7, sp, #0
 801a9ea:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_output_segment_busy: invalid seg", seg != NULL);
 801a9ec:	687b      	ldr	r3, [r7, #4]
 801a9ee:	2b00      	cmp	r3, #0
 801a9f0:	d106      	bne.n	801aa00 <tcp_output_segment_busy+0x1c>
 801a9f2:	4b09      	ldr	r3, [pc, #36]	@ (801aa18 <tcp_output_segment_busy+0x34>)
 801a9f4:	f240 529a 	movw	r2, #1434	@ 0x59a
 801a9f8:	4908      	ldr	r1, [pc, #32]	@ (801aa1c <tcp_output_segment_busy+0x38>)
 801a9fa:	4809      	ldr	r0, [pc, #36]	@ (801aa20 <tcp_output_segment_busy+0x3c>)
 801a9fc:	f003 ff90 	bl	801e920 <iprintf>

  /* We only need to check the first pbuf here:
     If a pbuf is queued for transmission, a driver calls pbuf_ref(),
     which only changes the ref count of the first pbuf */
  if (seg->p->ref != 1) {
 801aa00:	687b      	ldr	r3, [r7, #4]
 801aa02:	685b      	ldr	r3, [r3, #4]
 801aa04:	7b9b      	ldrb	r3, [r3, #14]
 801aa06:	2b01      	cmp	r3, #1
 801aa08:	d001      	beq.n	801aa0e <tcp_output_segment_busy+0x2a>
    /* other reference found */
    return 1;
 801aa0a:	2301      	movs	r3, #1
 801aa0c:	e000      	b.n	801aa10 <tcp_output_segment_busy+0x2c>
  }
  /* no other references found */
  return 0;
 801aa0e:	2300      	movs	r3, #0
}
 801aa10:	4618      	mov	r0, r3
 801aa12:	3708      	adds	r7, #8
 801aa14:	46bd      	mov	sp, r7
 801aa16:	bd80      	pop	{r7, pc}
 801aa18:	08021a68 	.word	0x08021a68
 801aa1c:	08022004 	.word	0x08022004
 801aa20:	08021abc 	.word	0x08021abc

0801aa24 <tcp_output_segment>:
 * @param pcb the tcp_pcb for the TCP connection used to send the segment
 * @param netif the netif used to send the segment
 */
static err_t
tcp_output_segment(struct tcp_seg *seg, struct tcp_pcb *pcb, struct netif *netif)
{
 801aa24:	b5b0      	push	{r4, r5, r7, lr}
 801aa26:	b08c      	sub	sp, #48	@ 0x30
 801aa28:	af04      	add	r7, sp, #16
 801aa2a:	60f8      	str	r0, [r7, #12]
 801aa2c:	60b9      	str	r1, [r7, #8]
 801aa2e:	607a      	str	r2, [r7, #4]
  u32_t *opts;
#if TCP_CHECKSUM_ON_COPY
  int seg_chksum_was_swapped = 0;
#endif

  LWIP_ASSERT("tcp_output_segment: invalid seg", seg != NULL);
 801aa30:	68fb      	ldr	r3, [r7, #12]
 801aa32:	2b00      	cmp	r3, #0
 801aa34:	d106      	bne.n	801aa44 <tcp_output_segment+0x20>
 801aa36:	4b64      	ldr	r3, [pc, #400]	@ (801abc8 <tcp_output_segment+0x1a4>)
 801aa38:	f44f 62b7 	mov.w	r2, #1464	@ 0x5b8
 801aa3c:	4963      	ldr	r1, [pc, #396]	@ (801abcc <tcp_output_segment+0x1a8>)
 801aa3e:	4864      	ldr	r0, [pc, #400]	@ (801abd0 <tcp_output_segment+0x1ac>)
 801aa40:	f003 ff6e 	bl	801e920 <iprintf>
  LWIP_ASSERT("tcp_output_segment: invalid pcb", pcb != NULL);
 801aa44:	68bb      	ldr	r3, [r7, #8]
 801aa46:	2b00      	cmp	r3, #0
 801aa48:	d106      	bne.n	801aa58 <tcp_output_segment+0x34>
 801aa4a:	4b5f      	ldr	r3, [pc, #380]	@ (801abc8 <tcp_output_segment+0x1a4>)
 801aa4c:	f240 52b9 	movw	r2, #1465	@ 0x5b9
 801aa50:	4960      	ldr	r1, [pc, #384]	@ (801abd4 <tcp_output_segment+0x1b0>)
 801aa52:	485f      	ldr	r0, [pc, #380]	@ (801abd0 <tcp_output_segment+0x1ac>)
 801aa54:	f003 ff64 	bl	801e920 <iprintf>
  LWIP_ASSERT("tcp_output_segment: invalid netif", netif != NULL);
 801aa58:	687b      	ldr	r3, [r7, #4]
 801aa5a:	2b00      	cmp	r3, #0
 801aa5c:	d106      	bne.n	801aa6c <tcp_output_segment+0x48>
 801aa5e:	4b5a      	ldr	r3, [pc, #360]	@ (801abc8 <tcp_output_segment+0x1a4>)
 801aa60:	f240 52ba 	movw	r2, #1466	@ 0x5ba
 801aa64:	495c      	ldr	r1, [pc, #368]	@ (801abd8 <tcp_output_segment+0x1b4>)
 801aa66:	485a      	ldr	r0, [pc, #360]	@ (801abd0 <tcp_output_segment+0x1ac>)
 801aa68:	f003 ff5a 	bl	801e920 <iprintf>

  if (tcp_output_segment_busy(seg)) {
 801aa6c:	68f8      	ldr	r0, [r7, #12]
 801aa6e:	f7ff ffb9 	bl	801a9e4 <tcp_output_segment_busy>
 801aa72:	4603      	mov	r3, r0
 801aa74:	2b00      	cmp	r3, #0
 801aa76:	d001      	beq.n	801aa7c <tcp_output_segment+0x58>
    /* This should not happen: rexmit functions should have checked this.
       However, since this function modifies p->len, we must not continue in this case. */
    LWIP_DEBUGF(TCP_RTO_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("tcp_output_segment: segment busy\n"));
    return ERR_OK;
 801aa78:	2300      	movs	r3, #0
 801aa7a:	e0a1      	b.n	801abc0 <tcp_output_segment+0x19c>
  }

  /* The TCP header has already been constructed, but the ackno and
   wnd fields remain. */
  seg->tcphdr->ackno = lwip_htonl(pcb->rcv_nxt);
 801aa7c:	68bb      	ldr	r3, [r7, #8]
 801aa7e:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 801aa80:	68fb      	ldr	r3, [r7, #12]
 801aa82:	68dc      	ldr	r4, [r3, #12]
 801aa84:	4610      	mov	r0, r2
 801aa86:	f7f8 fd68 	bl	801355a <lwip_htonl>
 801aa8a:	4603      	mov	r3, r0
 801aa8c:	60a3      	str	r3, [r4, #8]
       the window scale option) is never scaled. */
    seg->tcphdr->wnd = lwip_htons(TCPWND_MIN16(pcb->rcv_ann_wnd));
  } else
#endif /* LWIP_WND_SCALE */
  {
    seg->tcphdr->wnd = lwip_htons(TCPWND_MIN16(RCV_WND_SCALE(pcb, pcb->rcv_ann_wnd)));
 801aa8e:	68bb      	ldr	r3, [r7, #8]
 801aa90:	8d5a      	ldrh	r2, [r3, #42]	@ 0x2a
 801aa92:	68fb      	ldr	r3, [r7, #12]
 801aa94:	68dc      	ldr	r4, [r3, #12]
 801aa96:	4610      	mov	r0, r2
 801aa98:	f7f8 fd4a 	bl	8013530 <lwip_htons>
 801aa9c:	4603      	mov	r3, r0
 801aa9e:	81e3      	strh	r3, [r4, #14]
  }

  pcb->rcv_ann_right_edge = pcb->rcv_nxt + pcb->rcv_ann_wnd;
 801aaa0:	68bb      	ldr	r3, [r7, #8]
 801aaa2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801aaa4:	68ba      	ldr	r2, [r7, #8]
 801aaa6:	8d52      	ldrh	r2, [r2, #42]	@ 0x2a
 801aaa8:	441a      	add	r2, r3
 801aaaa:	68bb      	ldr	r3, [r7, #8]
 801aaac:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Add any requested options.  NB MSS option is only set on SYN
     packets, so ignore it here */
  /* cast through void* to get rid of alignment warnings */
  opts = (u32_t *)(void *)(seg->tcphdr + 1);
 801aaae:	68fb      	ldr	r3, [r7, #12]
 801aab0:	68db      	ldr	r3, [r3, #12]
 801aab2:	3314      	adds	r3, #20
 801aab4:	61fb      	str	r3, [r7, #28]
  if (seg->flags & TF_SEG_OPTS_MSS) {
 801aab6:	68fb      	ldr	r3, [r7, #12]
 801aab8:	7a9b      	ldrb	r3, [r3, #10]
 801aaba:	f003 0301 	and.w	r3, r3, #1
 801aabe:	2b00      	cmp	r3, #0
 801aac0:	d015      	beq.n	801aaee <tcp_output_segment+0xca>
    u16_t mss;
#if TCP_CALCULATE_EFF_SEND_MSS
    mss = tcp_eff_send_mss_netif(TCP_MSS, netif, &pcb->remote_ip);
 801aac2:	68bb      	ldr	r3, [r7, #8]
 801aac4:	3304      	adds	r3, #4
 801aac6:	461a      	mov	r2, r3
 801aac8:	6879      	ldr	r1, [r7, #4]
 801aaca:	f240 50b4 	movw	r0, #1460	@ 0x5b4
 801aace:	f7fc fa37 	bl	8016f40 <tcp_eff_send_mss_netif>
 801aad2:	4603      	mov	r3, r0
 801aad4:	837b      	strh	r3, [r7, #26]
#else /* TCP_CALCULATE_EFF_SEND_MSS */
    mss = TCP_MSS;
#endif /* TCP_CALCULATE_EFF_SEND_MSS */
    *opts = TCP_BUILD_MSS_OPTION(mss);
 801aad6:	8b7b      	ldrh	r3, [r7, #26]
 801aad8:	f043 7301 	orr.w	r3, r3, #33816576	@ 0x2040000
 801aadc:	4618      	mov	r0, r3
 801aade:	f7f8 fd3c 	bl	801355a <lwip_htonl>
 801aae2:	4602      	mov	r2, r0
 801aae4:	69fb      	ldr	r3, [r7, #28]
 801aae6:	601a      	str	r2, [r3, #0]
    opts += 1;
 801aae8:	69fb      	ldr	r3, [r7, #28]
 801aaea:	3304      	adds	r3, #4
 801aaec:	61fb      	str	r3, [r7, #28]
  }
#endif

  /* Set retransmission timer running if it is not currently enabled
     This must be set before checking the route. */
  if (pcb->rtime < 0) {
 801aaee:	68bb      	ldr	r3, [r7, #8]
 801aaf0:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	@ 0x30
 801aaf4:	2b00      	cmp	r3, #0
 801aaf6:	da02      	bge.n	801aafe <tcp_output_segment+0xda>
    pcb->rtime = 0;
 801aaf8:	68bb      	ldr	r3, [r7, #8]
 801aafa:	2200      	movs	r2, #0
 801aafc:	861a      	strh	r2, [r3, #48]	@ 0x30
  }

  if (pcb->rttest == 0) {
 801aafe:	68bb      	ldr	r3, [r7, #8]
 801ab00:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 801ab02:	2b00      	cmp	r3, #0
 801ab04:	d10c      	bne.n	801ab20 <tcp_output_segment+0xfc>
    pcb->rttest = tcp_ticks;
 801ab06:	4b35      	ldr	r3, [pc, #212]	@ (801abdc <tcp_output_segment+0x1b8>)
 801ab08:	681a      	ldr	r2, [r3, #0]
 801ab0a:	68bb      	ldr	r3, [r7, #8]
 801ab0c:	635a      	str	r2, [r3, #52]	@ 0x34
    pcb->rtseq = lwip_ntohl(seg->tcphdr->seqno);
 801ab0e:	68fb      	ldr	r3, [r7, #12]
 801ab10:	68db      	ldr	r3, [r3, #12]
 801ab12:	685b      	ldr	r3, [r3, #4]
 801ab14:	4618      	mov	r0, r3
 801ab16:	f7f8 fd20 	bl	801355a <lwip_htonl>
 801ab1a:	4602      	mov	r2, r0
 801ab1c:	68bb      	ldr	r3, [r7, #8]
 801ab1e:	639a      	str	r2, [r3, #56]	@ 0x38
  }
  LWIP_DEBUGF(TCP_OUTPUT_DEBUG, ("tcp_output_segment: %"U32_F":%"U32_F"\n",
                                 lwip_htonl(seg->tcphdr->seqno), lwip_htonl(seg->tcphdr->seqno) +
                                 seg->len));

  len = (u16_t)((u8_t *)seg->tcphdr - (u8_t *)seg->p->payload);
 801ab20:	68fb      	ldr	r3, [r7, #12]
 801ab22:	68da      	ldr	r2, [r3, #12]
 801ab24:	68fb      	ldr	r3, [r7, #12]
 801ab26:	685b      	ldr	r3, [r3, #4]
 801ab28:	685b      	ldr	r3, [r3, #4]
 801ab2a:	1ad3      	subs	r3, r2, r3
 801ab2c:	833b      	strh	r3, [r7, #24]
  if (len == 0) {
    /** Exclude retransmitted segments from this count. */
    MIB2_STATS_INC(mib2.tcpoutsegs);
  }

  seg->p->len -= len;
 801ab2e:	68fb      	ldr	r3, [r7, #12]
 801ab30:	685b      	ldr	r3, [r3, #4]
 801ab32:	8959      	ldrh	r1, [r3, #10]
 801ab34:	68fb      	ldr	r3, [r7, #12]
 801ab36:	685b      	ldr	r3, [r3, #4]
 801ab38:	8b3a      	ldrh	r2, [r7, #24]
 801ab3a:	1a8a      	subs	r2, r1, r2
 801ab3c:	b292      	uxth	r2, r2
 801ab3e:	815a      	strh	r2, [r3, #10]
  seg->p->tot_len -= len;
 801ab40:	68fb      	ldr	r3, [r7, #12]
 801ab42:	685b      	ldr	r3, [r3, #4]
 801ab44:	8919      	ldrh	r1, [r3, #8]
 801ab46:	68fb      	ldr	r3, [r7, #12]
 801ab48:	685b      	ldr	r3, [r3, #4]
 801ab4a:	8b3a      	ldrh	r2, [r7, #24]
 801ab4c:	1a8a      	subs	r2, r1, r2
 801ab4e:	b292      	uxth	r2, r2
 801ab50:	811a      	strh	r2, [r3, #8]

  seg->p->payload = seg->tcphdr;
 801ab52:	68fb      	ldr	r3, [r7, #12]
 801ab54:	685b      	ldr	r3, [r3, #4]
 801ab56:	68fa      	ldr	r2, [r7, #12]
 801ab58:	68d2      	ldr	r2, [r2, #12]
 801ab5a:	605a      	str	r2, [r3, #4]

  seg->tcphdr->chksum = 0;
 801ab5c:	68fb      	ldr	r3, [r7, #12]
 801ab5e:	68db      	ldr	r3, [r3, #12]
 801ab60:	2200      	movs	r2, #0
 801ab62:	741a      	strb	r2, [r3, #16]
 801ab64:	2200      	movs	r2, #0
 801ab66:	745a      	strb	r2, [r3, #17]

#ifdef LWIP_HOOK_TCP_OUT_ADD_TCPOPTS
  opts = LWIP_HOOK_TCP_OUT_ADD_TCPOPTS(seg->p, seg->tcphdr, pcb, opts);
#endif
  LWIP_ASSERT("options not filled", (u8_t *)opts == ((u8_t *)(seg->tcphdr + 1)) + LWIP_TCP_OPT_LENGTH_SEGMENT(seg->flags, pcb));
 801ab68:	68fb      	ldr	r3, [r7, #12]
 801ab6a:	68da      	ldr	r2, [r3, #12]
 801ab6c:	68fb      	ldr	r3, [r7, #12]
 801ab6e:	7a9b      	ldrb	r3, [r3, #10]
 801ab70:	f003 0301 	and.w	r3, r3, #1
 801ab74:	2b00      	cmp	r3, #0
 801ab76:	d001      	beq.n	801ab7c <tcp_output_segment+0x158>
 801ab78:	2318      	movs	r3, #24
 801ab7a:	e000      	b.n	801ab7e <tcp_output_segment+0x15a>
 801ab7c:	2314      	movs	r3, #20
 801ab7e:	4413      	add	r3, r2
 801ab80:	69fa      	ldr	r2, [r7, #28]
 801ab82:	429a      	cmp	r2, r3
 801ab84:	d006      	beq.n	801ab94 <tcp_output_segment+0x170>
 801ab86:	4b10      	ldr	r3, [pc, #64]	@ (801abc8 <tcp_output_segment+0x1a4>)
 801ab88:	f240 621c 	movw	r2, #1564	@ 0x61c
 801ab8c:	4914      	ldr	r1, [pc, #80]	@ (801abe0 <tcp_output_segment+0x1bc>)
 801ab8e:	4810      	ldr	r0, [pc, #64]	@ (801abd0 <tcp_output_segment+0x1ac>)
 801ab90:	f003 fec6 	bl	801e920 <iprintf>
  }
#endif /* CHECKSUM_GEN_TCP */
  TCP_STATS_INC(tcp.xmit);

  NETIF_SET_HINTS(netif, &(pcb->netif_hints));
  err = ip_output_if(seg->p, &pcb->local_ip, &pcb->remote_ip, pcb->ttl,
 801ab94:	68fb      	ldr	r3, [r7, #12]
 801ab96:	6858      	ldr	r0, [r3, #4]
 801ab98:	68b9      	ldr	r1, [r7, #8]
 801ab9a:	68bb      	ldr	r3, [r7, #8]
 801ab9c:	1d1c      	adds	r4, r3, #4
 801ab9e:	68bb      	ldr	r3, [r7, #8]
 801aba0:	7add      	ldrb	r5, [r3, #11]
 801aba2:	68bb      	ldr	r3, [r7, #8]
 801aba4:	7a9b      	ldrb	r3, [r3, #10]
 801aba6:	687a      	ldr	r2, [r7, #4]
 801aba8:	9202      	str	r2, [sp, #8]
 801abaa:	2206      	movs	r2, #6
 801abac:	9201      	str	r2, [sp, #4]
 801abae:	9300      	str	r3, [sp, #0]
 801abb0:	462b      	mov	r3, r5
 801abb2:	4622      	mov	r2, r4
 801abb4:	f002 fbd0 	bl	801d358 <ip4_output_if>
 801abb8:	4603      	mov	r3, r0
 801abba:	75fb      	strb	r3, [r7, #23]
    seg->chksum = SWAP_BYTES_IN_WORD(seg->chksum);
    seg->chksum_swapped = 1;
  }
#endif

  return err;
 801abbc:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 801abc0:	4618      	mov	r0, r3
 801abc2:	3720      	adds	r7, #32
 801abc4:	46bd      	mov	sp, r7
 801abc6:	bdb0      	pop	{r4, r5, r7, pc}
 801abc8:	08021a68 	.word	0x08021a68
 801abcc:	0802202c 	.word	0x0802202c
 801abd0:	08021abc 	.word	0x08021abc
 801abd4:	0802204c 	.word	0x0802204c
 801abd8:	0802206c 	.word	0x0802206c
 801abdc:	24008794 	.word	0x24008794
 801abe0:	08022090 	.word	0x08022090

0801abe4 <tcp_rexmit_rto_prepare>:
 *
 * @param pcb the tcp_pcb for which to re-enqueue all unacked segments
 */
err_t
tcp_rexmit_rto_prepare(struct tcp_pcb *pcb)
{
 801abe4:	b5b0      	push	{r4, r5, r7, lr}
 801abe6:	b084      	sub	sp, #16
 801abe8:	af00      	add	r7, sp, #0
 801abea:	6078      	str	r0, [r7, #4]
  struct tcp_seg *seg;

  LWIP_ASSERT("tcp_rexmit_rto_prepare: invalid pcb", pcb != NULL);
 801abec:	687b      	ldr	r3, [r7, #4]
 801abee:	2b00      	cmp	r3, #0
 801abf0:	d106      	bne.n	801ac00 <tcp_rexmit_rto_prepare+0x1c>
 801abf2:	4b31      	ldr	r3, [pc, #196]	@ (801acb8 <tcp_rexmit_rto_prepare+0xd4>)
 801abf4:	f240 6263 	movw	r2, #1635	@ 0x663
 801abf8:	4930      	ldr	r1, [pc, #192]	@ (801acbc <tcp_rexmit_rto_prepare+0xd8>)
 801abfa:	4831      	ldr	r0, [pc, #196]	@ (801acc0 <tcp_rexmit_rto_prepare+0xdc>)
 801abfc:	f003 fe90 	bl	801e920 <iprintf>

  if (pcb->unacked == NULL) {
 801ac00:	687b      	ldr	r3, [r7, #4]
 801ac02:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 801ac04:	2b00      	cmp	r3, #0
 801ac06:	d102      	bne.n	801ac0e <tcp_rexmit_rto_prepare+0x2a>
    return ERR_VAL;
 801ac08:	f06f 0305 	mvn.w	r3, #5
 801ac0c:	e050      	b.n	801acb0 <tcp_rexmit_rto_prepare+0xcc>

  /* Move all unacked segments to the head of the unsent queue.
     However, give up if any of the unsent pbufs are still referenced by the
     netif driver due to deferred transmission. No point loading the link further
     if it is struggling to flush its buffered writes. */
  for (seg = pcb->unacked; seg->next != NULL; seg = seg->next) {
 801ac0e:	687b      	ldr	r3, [r7, #4]
 801ac10:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 801ac12:	60fb      	str	r3, [r7, #12]
 801ac14:	e00b      	b.n	801ac2e <tcp_rexmit_rto_prepare+0x4a>
    if (tcp_output_segment_busy(seg)) {
 801ac16:	68f8      	ldr	r0, [r7, #12]
 801ac18:	f7ff fee4 	bl	801a9e4 <tcp_output_segment_busy>
 801ac1c:	4603      	mov	r3, r0
 801ac1e:	2b00      	cmp	r3, #0
 801ac20:	d002      	beq.n	801ac28 <tcp_rexmit_rto_prepare+0x44>
      LWIP_DEBUGF(TCP_RTO_DEBUG, ("tcp_rexmit_rto: segment busy\n"));
      return ERR_VAL;
 801ac22:	f06f 0305 	mvn.w	r3, #5
 801ac26:	e043      	b.n	801acb0 <tcp_rexmit_rto_prepare+0xcc>
  for (seg = pcb->unacked; seg->next != NULL; seg = seg->next) {
 801ac28:	68fb      	ldr	r3, [r7, #12]
 801ac2a:	681b      	ldr	r3, [r3, #0]
 801ac2c:	60fb      	str	r3, [r7, #12]
 801ac2e:	68fb      	ldr	r3, [r7, #12]
 801ac30:	681b      	ldr	r3, [r3, #0]
 801ac32:	2b00      	cmp	r3, #0
 801ac34:	d1ef      	bne.n	801ac16 <tcp_rexmit_rto_prepare+0x32>
    }
  }
  if (tcp_output_segment_busy(seg)) {
 801ac36:	68f8      	ldr	r0, [r7, #12]
 801ac38:	f7ff fed4 	bl	801a9e4 <tcp_output_segment_busy>
 801ac3c:	4603      	mov	r3, r0
 801ac3e:	2b00      	cmp	r3, #0
 801ac40:	d002      	beq.n	801ac48 <tcp_rexmit_rto_prepare+0x64>
    LWIP_DEBUGF(TCP_RTO_DEBUG, ("tcp_rexmit_rto: segment busy\n"));
    return ERR_VAL;
 801ac42:	f06f 0305 	mvn.w	r3, #5
 801ac46:	e033      	b.n	801acb0 <tcp_rexmit_rto_prepare+0xcc>
  }
  /* concatenate unsent queue after unacked queue */
  seg->next = pcb->unsent;
 801ac48:	687b      	ldr	r3, [r7, #4]
 801ac4a:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 801ac4c:	68fb      	ldr	r3, [r7, #12]
 801ac4e:	601a      	str	r2, [r3, #0]
  if (pcb->unsent == NULL) {
    pcb->unsent_oversize = seg->oversize_left;
  }
#endif /* TCP_OVERSIZE_DBGCHECK */
  /* unsent queue is the concatenated queue (of unacked, unsent) */
  pcb->unsent = pcb->unacked;
 801ac50:	687b      	ldr	r3, [r7, #4]
 801ac52:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 801ac54:	687b      	ldr	r3, [r7, #4]
 801ac56:	66da      	str	r2, [r3, #108]	@ 0x6c
  /* unacked queue is now empty */
  pcb->unacked = NULL;
 801ac58:	687b      	ldr	r3, [r7, #4]
 801ac5a:	2200      	movs	r2, #0
 801ac5c:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Mark RTO in-progress */
  tcp_set_flags(pcb, TF_RTO);
 801ac5e:	687b      	ldr	r3, [r7, #4]
 801ac60:	8b5b      	ldrh	r3, [r3, #26]
 801ac62:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 801ac66:	b29a      	uxth	r2, r3
 801ac68:	687b      	ldr	r3, [r7, #4]
 801ac6a:	835a      	strh	r2, [r3, #26]
  /* Record the next byte following retransmit */
  pcb->rto_end = lwip_ntohl(seg->tcphdr->seqno) + TCP_TCPLEN(seg);
 801ac6c:	68fb      	ldr	r3, [r7, #12]
 801ac6e:	68db      	ldr	r3, [r3, #12]
 801ac70:	685b      	ldr	r3, [r3, #4]
 801ac72:	4618      	mov	r0, r3
 801ac74:	f7f8 fc71 	bl	801355a <lwip_htonl>
 801ac78:	4604      	mov	r4, r0
 801ac7a:	68fb      	ldr	r3, [r7, #12]
 801ac7c:	891b      	ldrh	r3, [r3, #8]
 801ac7e:	461d      	mov	r5, r3
 801ac80:	68fb      	ldr	r3, [r7, #12]
 801ac82:	68db      	ldr	r3, [r3, #12]
 801ac84:	899b      	ldrh	r3, [r3, #12]
 801ac86:	b29b      	uxth	r3, r3
 801ac88:	4618      	mov	r0, r3
 801ac8a:	f7f8 fc51 	bl	8013530 <lwip_htons>
 801ac8e:	4603      	mov	r3, r0
 801ac90:	b2db      	uxtb	r3, r3
 801ac92:	f003 0303 	and.w	r3, r3, #3
 801ac96:	2b00      	cmp	r3, #0
 801ac98:	d001      	beq.n	801ac9e <tcp_rexmit_rto_prepare+0xba>
 801ac9a:	2301      	movs	r3, #1
 801ac9c:	e000      	b.n	801aca0 <tcp_rexmit_rto_prepare+0xbc>
 801ac9e:	2300      	movs	r3, #0
 801aca0:	442b      	add	r3, r5
 801aca2:	18e2      	adds	r2, r4, r3
 801aca4:	687b      	ldr	r3, [r7, #4]
 801aca6:	64da      	str	r2, [r3, #76]	@ 0x4c
  /* Don't take any RTT measurements after retransmitting. */
  pcb->rttest = 0;
 801aca8:	687b      	ldr	r3, [r7, #4]
 801acaa:	2200      	movs	r2, #0
 801acac:	635a      	str	r2, [r3, #52]	@ 0x34

  return ERR_OK;
 801acae:	2300      	movs	r3, #0
}
 801acb0:	4618      	mov	r0, r3
 801acb2:	3710      	adds	r7, #16
 801acb4:	46bd      	mov	sp, r7
 801acb6:	bdb0      	pop	{r4, r5, r7, pc}
 801acb8:	08021a68 	.word	0x08021a68
 801acbc:	080220a4 	.word	0x080220a4
 801acc0:	08021abc 	.word	0x08021abc

0801acc4 <tcp_rexmit_rto_commit>:
 *
 * @param pcb the tcp_pcb for which to re-enqueue all unacked segments
 */
void
tcp_rexmit_rto_commit(struct tcp_pcb *pcb)
{
 801acc4:	b580      	push	{r7, lr}
 801acc6:	b082      	sub	sp, #8
 801acc8:	af00      	add	r7, sp, #0
 801acca:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_rexmit_rto_commit: invalid pcb", pcb != NULL);
 801accc:	687b      	ldr	r3, [r7, #4]
 801acce:	2b00      	cmp	r3, #0
 801acd0:	d106      	bne.n	801ace0 <tcp_rexmit_rto_commit+0x1c>
 801acd2:	4b0d      	ldr	r3, [pc, #52]	@ (801ad08 <tcp_rexmit_rto_commit+0x44>)
 801acd4:	f44f 62d3 	mov.w	r2, #1688	@ 0x698
 801acd8:	490c      	ldr	r1, [pc, #48]	@ (801ad0c <tcp_rexmit_rto_commit+0x48>)
 801acda:	480d      	ldr	r0, [pc, #52]	@ (801ad10 <tcp_rexmit_rto_commit+0x4c>)
 801acdc:	f003 fe20 	bl	801e920 <iprintf>

  /* increment number of retransmissions */
  if (pcb->nrtx < 0xFF) {
 801ace0:	687b      	ldr	r3, [r7, #4]
 801ace2:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 801ace6:	2bff      	cmp	r3, #255	@ 0xff
 801ace8:	d007      	beq.n	801acfa <tcp_rexmit_rto_commit+0x36>
    ++pcb->nrtx;
 801acea:	687b      	ldr	r3, [r7, #4]
 801acec:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 801acf0:	3301      	adds	r3, #1
 801acf2:	b2da      	uxtb	r2, r3
 801acf4:	687b      	ldr	r3, [r7, #4]
 801acf6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  }
  /* Do the actual retransmission */
  tcp_output(pcb);
 801acfa:	6878      	ldr	r0, [r7, #4]
 801acfc:	f7ff fc7e 	bl	801a5fc <tcp_output>
}
 801ad00:	bf00      	nop
 801ad02:	3708      	adds	r7, #8
 801ad04:	46bd      	mov	sp, r7
 801ad06:	bd80      	pop	{r7, pc}
 801ad08:	08021a68 	.word	0x08021a68
 801ad0c:	080220c8 	.word	0x080220c8
 801ad10:	08021abc 	.word	0x08021abc

0801ad14 <tcp_rexmit_rto>:
 *
 * @param pcb the tcp_pcb for which to re-enqueue all unacked segments
 */
void
tcp_rexmit_rto(struct tcp_pcb *pcb)
{
 801ad14:	b580      	push	{r7, lr}
 801ad16:	b082      	sub	sp, #8
 801ad18:	af00      	add	r7, sp, #0
 801ad1a:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_rexmit_rto: invalid pcb", pcb != NULL);
 801ad1c:	687b      	ldr	r3, [r7, #4]
 801ad1e:	2b00      	cmp	r3, #0
 801ad20:	d106      	bne.n	801ad30 <tcp_rexmit_rto+0x1c>
 801ad22:	4b0a      	ldr	r3, [pc, #40]	@ (801ad4c <tcp_rexmit_rto+0x38>)
 801ad24:	f240 62ad 	movw	r2, #1709	@ 0x6ad
 801ad28:	4909      	ldr	r1, [pc, #36]	@ (801ad50 <tcp_rexmit_rto+0x3c>)
 801ad2a:	480a      	ldr	r0, [pc, #40]	@ (801ad54 <tcp_rexmit_rto+0x40>)
 801ad2c:	f003 fdf8 	bl	801e920 <iprintf>

  if (tcp_rexmit_rto_prepare(pcb) == ERR_OK) {
 801ad30:	6878      	ldr	r0, [r7, #4]
 801ad32:	f7ff ff57 	bl	801abe4 <tcp_rexmit_rto_prepare>
 801ad36:	4603      	mov	r3, r0
 801ad38:	2b00      	cmp	r3, #0
 801ad3a:	d102      	bne.n	801ad42 <tcp_rexmit_rto+0x2e>
    tcp_rexmit_rto_commit(pcb);
 801ad3c:	6878      	ldr	r0, [r7, #4]
 801ad3e:	f7ff ffc1 	bl	801acc4 <tcp_rexmit_rto_commit>
  }
}
 801ad42:	bf00      	nop
 801ad44:	3708      	adds	r7, #8
 801ad46:	46bd      	mov	sp, r7
 801ad48:	bd80      	pop	{r7, pc}
 801ad4a:	bf00      	nop
 801ad4c:	08021a68 	.word	0x08021a68
 801ad50:	080220ec 	.word	0x080220ec
 801ad54:	08021abc 	.word	0x08021abc

0801ad58 <tcp_rexmit>:
 *
 * @param pcb the tcp_pcb for which to retransmit the first unacked segment
 */
err_t
tcp_rexmit(struct tcp_pcb *pcb)
{
 801ad58:	b590      	push	{r4, r7, lr}
 801ad5a:	b085      	sub	sp, #20
 801ad5c:	af00      	add	r7, sp, #0
 801ad5e:	6078      	str	r0, [r7, #4]
  struct tcp_seg *seg;
  struct tcp_seg **cur_seg;

  LWIP_ASSERT("tcp_rexmit: invalid pcb", pcb != NULL);
 801ad60:	687b      	ldr	r3, [r7, #4]
 801ad62:	2b00      	cmp	r3, #0
 801ad64:	d106      	bne.n	801ad74 <tcp_rexmit+0x1c>
 801ad66:	4b2f      	ldr	r3, [pc, #188]	@ (801ae24 <tcp_rexmit+0xcc>)
 801ad68:	f240 62c1 	movw	r2, #1729	@ 0x6c1
 801ad6c:	492e      	ldr	r1, [pc, #184]	@ (801ae28 <tcp_rexmit+0xd0>)
 801ad6e:	482f      	ldr	r0, [pc, #188]	@ (801ae2c <tcp_rexmit+0xd4>)
 801ad70:	f003 fdd6 	bl	801e920 <iprintf>

  if (pcb->unacked == NULL) {
 801ad74:	687b      	ldr	r3, [r7, #4]
 801ad76:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 801ad78:	2b00      	cmp	r3, #0
 801ad7a:	d102      	bne.n	801ad82 <tcp_rexmit+0x2a>
    return ERR_VAL;
 801ad7c:	f06f 0305 	mvn.w	r3, #5
 801ad80:	e04c      	b.n	801ae1c <tcp_rexmit+0xc4>
  }

  seg = pcb->unacked;
 801ad82:	687b      	ldr	r3, [r7, #4]
 801ad84:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 801ad86:	60bb      	str	r3, [r7, #8]

  /* Give up if the segment is still referenced by the netif driver
     due to deferred transmission. */
  if (tcp_output_segment_busy(seg)) {
 801ad88:	68b8      	ldr	r0, [r7, #8]
 801ad8a:	f7ff fe2b 	bl	801a9e4 <tcp_output_segment_busy>
 801ad8e:	4603      	mov	r3, r0
 801ad90:	2b00      	cmp	r3, #0
 801ad92:	d002      	beq.n	801ad9a <tcp_rexmit+0x42>
    LWIP_DEBUGF(TCP_RTO_DEBUG, ("tcp_rexmit busy\n"));
    return ERR_VAL;
 801ad94:	f06f 0305 	mvn.w	r3, #5
 801ad98:	e040      	b.n	801ae1c <tcp_rexmit+0xc4>
  }

  /* Move the first unacked segment to the unsent queue */
  /* Keep the unsent queue sorted. */
  pcb->unacked = seg->next;
 801ad9a:	68bb      	ldr	r3, [r7, #8]
 801ad9c:	681a      	ldr	r2, [r3, #0]
 801ad9e:	687b      	ldr	r3, [r7, #4]
 801ada0:	671a      	str	r2, [r3, #112]	@ 0x70

  cur_seg = &(pcb->unsent);
 801ada2:	687b      	ldr	r3, [r7, #4]
 801ada4:	336c      	adds	r3, #108	@ 0x6c
 801ada6:	60fb      	str	r3, [r7, #12]
  while (*cur_seg &&
 801ada8:	e002      	b.n	801adb0 <tcp_rexmit+0x58>
         TCP_SEQ_LT(lwip_ntohl((*cur_seg)->tcphdr->seqno), lwip_ntohl(seg->tcphdr->seqno))) {
    cur_seg = &((*cur_seg)->next );
 801adaa:	68fb      	ldr	r3, [r7, #12]
 801adac:	681b      	ldr	r3, [r3, #0]
 801adae:	60fb      	str	r3, [r7, #12]
  while (*cur_seg &&
 801adb0:	68fb      	ldr	r3, [r7, #12]
 801adb2:	681b      	ldr	r3, [r3, #0]
 801adb4:	2b00      	cmp	r3, #0
 801adb6:	d011      	beq.n	801addc <tcp_rexmit+0x84>
         TCP_SEQ_LT(lwip_ntohl((*cur_seg)->tcphdr->seqno), lwip_ntohl(seg->tcphdr->seqno))) {
 801adb8:	68fb      	ldr	r3, [r7, #12]
 801adba:	681b      	ldr	r3, [r3, #0]
 801adbc:	68db      	ldr	r3, [r3, #12]
 801adbe:	685b      	ldr	r3, [r3, #4]
 801adc0:	4618      	mov	r0, r3
 801adc2:	f7f8 fbca 	bl	801355a <lwip_htonl>
 801adc6:	4604      	mov	r4, r0
 801adc8:	68bb      	ldr	r3, [r7, #8]
 801adca:	68db      	ldr	r3, [r3, #12]
 801adcc:	685b      	ldr	r3, [r3, #4]
 801adce:	4618      	mov	r0, r3
 801add0:	f7f8 fbc3 	bl	801355a <lwip_htonl>
 801add4:	4603      	mov	r3, r0
 801add6:	1ae3      	subs	r3, r4, r3
  while (*cur_seg &&
 801add8:	2b00      	cmp	r3, #0
 801adda:	dbe6      	blt.n	801adaa <tcp_rexmit+0x52>
  }
  seg->next = *cur_seg;
 801addc:	68fb      	ldr	r3, [r7, #12]
 801adde:	681a      	ldr	r2, [r3, #0]
 801ade0:	68bb      	ldr	r3, [r7, #8]
 801ade2:	601a      	str	r2, [r3, #0]
  *cur_seg = seg;
 801ade4:	68fb      	ldr	r3, [r7, #12]
 801ade6:	68ba      	ldr	r2, [r7, #8]
 801ade8:	601a      	str	r2, [r3, #0]
#if TCP_OVERSIZE
  if (seg->next == NULL) {
 801adea:	68bb      	ldr	r3, [r7, #8]
 801adec:	681b      	ldr	r3, [r3, #0]
 801adee:	2b00      	cmp	r3, #0
 801adf0:	d103      	bne.n	801adfa <tcp_rexmit+0xa2>
    /* the retransmitted segment is last in unsent, so reset unsent_oversize */
    pcb->unsent_oversize = 0;
 801adf2:	687b      	ldr	r3, [r7, #4]
 801adf4:	2200      	movs	r2, #0
 801adf6:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
  }
#endif /* TCP_OVERSIZE */

  if (pcb->nrtx < 0xFF) {
 801adfa:	687b      	ldr	r3, [r7, #4]
 801adfc:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 801ae00:	2bff      	cmp	r3, #255	@ 0xff
 801ae02:	d007      	beq.n	801ae14 <tcp_rexmit+0xbc>
    ++pcb->nrtx;
 801ae04:	687b      	ldr	r3, [r7, #4]
 801ae06:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 801ae0a:	3301      	adds	r3, #1
 801ae0c:	b2da      	uxtb	r2, r3
 801ae0e:	687b      	ldr	r3, [r7, #4]
 801ae10:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  }

  /* Don't take any rtt measurements after retransmitting. */
  pcb->rttest = 0;
 801ae14:	687b      	ldr	r3, [r7, #4]
 801ae16:	2200      	movs	r2, #0
 801ae18:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Do the actual retransmission. */
  MIB2_STATS_INC(mib2.tcpretranssegs);
  /* No need to call tcp_output: we are always called from tcp_input()
     and thus tcp_output directly returns. */
  return ERR_OK;
 801ae1a:	2300      	movs	r3, #0
}
 801ae1c:	4618      	mov	r0, r3
 801ae1e:	3714      	adds	r7, #20
 801ae20:	46bd      	mov	sp, r7
 801ae22:	bd90      	pop	{r4, r7, pc}
 801ae24:	08021a68 	.word	0x08021a68
 801ae28:	08022108 	.word	0x08022108
 801ae2c:	08021abc 	.word	0x08021abc

0801ae30 <tcp_rexmit_fast>:
 *
 * @param pcb the tcp_pcb for which to retransmit the first unacked segment
 */
void
tcp_rexmit_fast(struct tcp_pcb *pcb)
{
 801ae30:	b580      	push	{r7, lr}
 801ae32:	b082      	sub	sp, #8
 801ae34:	af00      	add	r7, sp, #0
 801ae36:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_rexmit_fast: invalid pcb", pcb != NULL);
 801ae38:	687b      	ldr	r3, [r7, #4]
 801ae3a:	2b00      	cmp	r3, #0
 801ae3c:	d106      	bne.n	801ae4c <tcp_rexmit_fast+0x1c>
 801ae3e:	4b2a      	ldr	r3, [pc, #168]	@ (801aee8 <tcp_rexmit_fast+0xb8>)
 801ae40:	f240 62f9 	movw	r2, #1785	@ 0x6f9
 801ae44:	4929      	ldr	r1, [pc, #164]	@ (801aeec <tcp_rexmit_fast+0xbc>)
 801ae46:	482a      	ldr	r0, [pc, #168]	@ (801aef0 <tcp_rexmit_fast+0xc0>)
 801ae48:	f003 fd6a 	bl	801e920 <iprintf>

  if (pcb->unacked != NULL && !(pcb->flags & TF_INFR)) {
 801ae4c:	687b      	ldr	r3, [r7, #4]
 801ae4e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 801ae50:	2b00      	cmp	r3, #0
 801ae52:	d045      	beq.n	801aee0 <tcp_rexmit_fast+0xb0>
 801ae54:	687b      	ldr	r3, [r7, #4]
 801ae56:	8b5b      	ldrh	r3, [r3, #26]
 801ae58:	f003 0304 	and.w	r3, r3, #4
 801ae5c:	2b00      	cmp	r3, #0
 801ae5e:	d13f      	bne.n	801aee0 <tcp_rexmit_fast+0xb0>
    LWIP_DEBUGF(TCP_FR_DEBUG,
                ("tcp_receive: dupacks %"U16_F" (%"U32_F
                 "), fast retransmit %"U32_F"\n",
                 (u16_t)pcb->dupacks, pcb->lastack,
                 lwip_ntohl(pcb->unacked->tcphdr->seqno)));
    if (tcp_rexmit(pcb) == ERR_OK) {
 801ae60:	6878      	ldr	r0, [r7, #4]
 801ae62:	f7ff ff79 	bl	801ad58 <tcp_rexmit>
 801ae66:	4603      	mov	r3, r0
 801ae68:	2b00      	cmp	r3, #0
 801ae6a:	d139      	bne.n	801aee0 <tcp_rexmit_fast+0xb0>
      /* Set ssthresh to half of the minimum of the current
       * cwnd and the advertised window */
      pcb->ssthresh = LWIP_MIN(pcb->cwnd, pcb->snd_wnd) / 2;
 801ae6c:	687b      	ldr	r3, [r7, #4]
 801ae6e:	f8b3 2060 	ldrh.w	r2, [r3, #96]	@ 0x60
 801ae72:	687b      	ldr	r3, [r7, #4]
 801ae74:	f8b3 3048 	ldrh.w	r3, [r3, #72]	@ 0x48
 801ae78:	4293      	cmp	r3, r2
 801ae7a:	bf28      	it	cs
 801ae7c:	4613      	movcs	r3, r2
 801ae7e:	b29b      	uxth	r3, r3
 801ae80:	2b00      	cmp	r3, #0
 801ae82:	da00      	bge.n	801ae86 <tcp_rexmit_fast+0x56>
 801ae84:	3301      	adds	r3, #1
 801ae86:	105b      	asrs	r3, r3, #1
 801ae88:	b29a      	uxth	r2, r3
 801ae8a:	687b      	ldr	r3, [r7, #4]
 801ae8c:	f8a3 204a 	strh.w	r2, [r3, #74]	@ 0x4a

      /* The minimum value for ssthresh should be 2 MSS */
      if (pcb->ssthresh < (2U * pcb->mss)) {
 801ae90:	687b      	ldr	r3, [r7, #4]
 801ae92:	f8b3 304a 	ldrh.w	r3, [r3, #74]	@ 0x4a
 801ae96:	461a      	mov	r2, r3
 801ae98:	687b      	ldr	r3, [r7, #4]
 801ae9a:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 801ae9c:	005b      	lsls	r3, r3, #1
 801ae9e:	429a      	cmp	r2, r3
 801aea0:	d206      	bcs.n	801aeb0 <tcp_rexmit_fast+0x80>
        LWIP_DEBUGF(TCP_FR_DEBUG,
                    ("tcp_receive: The minimum value for ssthresh %"TCPWNDSIZE_F
                     " should be min 2 mss %"U16_F"...\n",
                     pcb->ssthresh, (u16_t)(2 * pcb->mss)));
        pcb->ssthresh = 2 * pcb->mss;
 801aea2:	687b      	ldr	r3, [r7, #4]
 801aea4:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 801aea6:	005b      	lsls	r3, r3, #1
 801aea8:	b29a      	uxth	r2, r3
 801aeaa:	687b      	ldr	r3, [r7, #4]
 801aeac:	f8a3 204a 	strh.w	r2, [r3, #74]	@ 0x4a
      }

      pcb->cwnd = pcb->ssthresh + 3 * pcb->mss;
 801aeb0:	687b      	ldr	r3, [r7, #4]
 801aeb2:	f8b3 204a 	ldrh.w	r2, [r3, #74]	@ 0x4a
 801aeb6:	687b      	ldr	r3, [r7, #4]
 801aeb8:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 801aeba:	4619      	mov	r1, r3
 801aebc:	0049      	lsls	r1, r1, #1
 801aebe:	440b      	add	r3, r1
 801aec0:	b29b      	uxth	r3, r3
 801aec2:	4413      	add	r3, r2
 801aec4:	b29a      	uxth	r2, r3
 801aec6:	687b      	ldr	r3, [r7, #4]
 801aec8:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
      tcp_set_flags(pcb, TF_INFR);
 801aecc:	687b      	ldr	r3, [r7, #4]
 801aece:	8b5b      	ldrh	r3, [r3, #26]
 801aed0:	f043 0304 	orr.w	r3, r3, #4
 801aed4:	b29a      	uxth	r2, r3
 801aed6:	687b      	ldr	r3, [r7, #4]
 801aed8:	835a      	strh	r2, [r3, #26]

      /* Reset the retransmission timer to prevent immediate rto retransmissions */
      pcb->rtime = 0;
 801aeda:	687b      	ldr	r3, [r7, #4]
 801aedc:	2200      	movs	r2, #0
 801aede:	861a      	strh	r2, [r3, #48]	@ 0x30
    }
  }
}
 801aee0:	bf00      	nop
 801aee2:	3708      	adds	r7, #8
 801aee4:	46bd      	mov	sp, r7
 801aee6:	bd80      	pop	{r7, pc}
 801aee8:	08021a68 	.word	0x08021a68
 801aeec:	08022120 	.word	0x08022120
 801aef0:	08021abc 	.word	0x08021abc

0801aef4 <tcp_output_alloc_header_common>:

static struct pbuf *
tcp_output_alloc_header_common(u32_t ackno, u16_t optlen, u16_t datalen,
                        u32_t seqno_be /* already in network byte order */,
                        u16_t src_port, u16_t dst_port, u8_t flags, u16_t wnd)
{
 801aef4:	b580      	push	{r7, lr}
 801aef6:	b086      	sub	sp, #24
 801aef8:	af00      	add	r7, sp, #0
 801aefa:	60f8      	str	r0, [r7, #12]
 801aefc:	607b      	str	r3, [r7, #4]
 801aefe:	460b      	mov	r3, r1
 801af00:	817b      	strh	r3, [r7, #10]
 801af02:	4613      	mov	r3, r2
 801af04:	813b      	strh	r3, [r7, #8]
  struct tcp_hdr *tcphdr;
  struct pbuf *p;

  p = pbuf_alloc(PBUF_IP, TCP_HLEN + optlen + datalen, PBUF_RAM);
 801af06:	897a      	ldrh	r2, [r7, #10]
 801af08:	893b      	ldrh	r3, [r7, #8]
 801af0a:	4413      	add	r3, r2
 801af0c:	b29b      	uxth	r3, r3
 801af0e:	3314      	adds	r3, #20
 801af10:	b29b      	uxth	r3, r3
 801af12:	f44f 7220 	mov.w	r2, #640	@ 0x280
 801af16:	4619      	mov	r1, r3
 801af18:	2022      	movs	r0, #34	@ 0x22
 801af1a:	f7f9 fcdf 	bl	80148dc <pbuf_alloc>
 801af1e:	6178      	str	r0, [r7, #20]
  if (p != NULL) {
 801af20:	697b      	ldr	r3, [r7, #20]
 801af22:	2b00      	cmp	r3, #0
 801af24:	d04d      	beq.n	801afc2 <tcp_output_alloc_header_common+0xce>
    LWIP_ASSERT("check that first pbuf can hold struct tcp_hdr",
 801af26:	897b      	ldrh	r3, [r7, #10]
 801af28:	3313      	adds	r3, #19
 801af2a:	697a      	ldr	r2, [r7, #20]
 801af2c:	8952      	ldrh	r2, [r2, #10]
 801af2e:	4293      	cmp	r3, r2
 801af30:	db06      	blt.n	801af40 <tcp_output_alloc_header_common+0x4c>
 801af32:	4b26      	ldr	r3, [pc, #152]	@ (801afcc <tcp_output_alloc_header_common+0xd8>)
 801af34:	f240 7223 	movw	r2, #1827	@ 0x723
 801af38:	4925      	ldr	r1, [pc, #148]	@ (801afd0 <tcp_output_alloc_header_common+0xdc>)
 801af3a:	4826      	ldr	r0, [pc, #152]	@ (801afd4 <tcp_output_alloc_header_common+0xe0>)
 801af3c:	f003 fcf0 	bl	801e920 <iprintf>
                (p->len >= TCP_HLEN + optlen));
    tcphdr = (struct tcp_hdr *)p->payload;
 801af40:	697b      	ldr	r3, [r7, #20]
 801af42:	685b      	ldr	r3, [r3, #4]
 801af44:	613b      	str	r3, [r7, #16]
    tcphdr->src = lwip_htons(src_port);
 801af46:	8c3b      	ldrh	r3, [r7, #32]
 801af48:	4618      	mov	r0, r3
 801af4a:	f7f8 faf1 	bl	8013530 <lwip_htons>
 801af4e:	4603      	mov	r3, r0
 801af50:	461a      	mov	r2, r3
 801af52:	693b      	ldr	r3, [r7, #16]
 801af54:	801a      	strh	r2, [r3, #0]
    tcphdr->dest = lwip_htons(dst_port);
 801af56:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 801af58:	4618      	mov	r0, r3
 801af5a:	f7f8 fae9 	bl	8013530 <lwip_htons>
 801af5e:	4603      	mov	r3, r0
 801af60:	461a      	mov	r2, r3
 801af62:	693b      	ldr	r3, [r7, #16]
 801af64:	805a      	strh	r2, [r3, #2]
    tcphdr->seqno = seqno_be;
 801af66:	693b      	ldr	r3, [r7, #16]
 801af68:	687a      	ldr	r2, [r7, #4]
 801af6a:	605a      	str	r2, [r3, #4]
    tcphdr->ackno = lwip_htonl(ackno);
 801af6c:	68f8      	ldr	r0, [r7, #12]
 801af6e:	f7f8 faf4 	bl	801355a <lwip_htonl>
 801af72:	4602      	mov	r2, r0
 801af74:	693b      	ldr	r3, [r7, #16]
 801af76:	609a      	str	r2, [r3, #8]
    TCPH_HDRLEN_FLAGS_SET(tcphdr, (5 + optlen / 4), flags);
 801af78:	897b      	ldrh	r3, [r7, #10]
 801af7a:	089b      	lsrs	r3, r3, #2
 801af7c:	b29b      	uxth	r3, r3
 801af7e:	3305      	adds	r3, #5
 801af80:	b29b      	uxth	r3, r3
 801af82:	031b      	lsls	r3, r3, #12
 801af84:	b29a      	uxth	r2, r3
 801af86:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 801af8a:	b29b      	uxth	r3, r3
 801af8c:	4313      	orrs	r3, r2
 801af8e:	b29b      	uxth	r3, r3
 801af90:	4618      	mov	r0, r3
 801af92:	f7f8 facd 	bl	8013530 <lwip_htons>
 801af96:	4603      	mov	r3, r0
 801af98:	461a      	mov	r2, r3
 801af9a:	693b      	ldr	r3, [r7, #16]
 801af9c:	819a      	strh	r2, [r3, #12]
    tcphdr->wnd = lwip_htons(wnd);
 801af9e:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 801afa0:	4618      	mov	r0, r3
 801afa2:	f7f8 fac5 	bl	8013530 <lwip_htons>
 801afa6:	4603      	mov	r3, r0
 801afa8:	461a      	mov	r2, r3
 801afaa:	693b      	ldr	r3, [r7, #16]
 801afac:	81da      	strh	r2, [r3, #14]
    tcphdr->chksum = 0;
 801afae:	693b      	ldr	r3, [r7, #16]
 801afb0:	2200      	movs	r2, #0
 801afb2:	741a      	strb	r2, [r3, #16]
 801afb4:	2200      	movs	r2, #0
 801afb6:	745a      	strb	r2, [r3, #17]
    tcphdr->urgp = 0;
 801afb8:	693b      	ldr	r3, [r7, #16]
 801afba:	2200      	movs	r2, #0
 801afbc:	749a      	strb	r2, [r3, #18]
 801afbe:	2200      	movs	r2, #0
 801afc0:	74da      	strb	r2, [r3, #19]
  }
  return p;
 801afc2:	697b      	ldr	r3, [r7, #20]
}
 801afc4:	4618      	mov	r0, r3
 801afc6:	3718      	adds	r7, #24
 801afc8:	46bd      	mov	sp, r7
 801afca:	bd80      	pop	{r7, pc}
 801afcc:	08021a68 	.word	0x08021a68
 801afd0:	08022140 	.word	0x08022140
 801afd4:	08021abc 	.word	0x08021abc

0801afd8 <tcp_output_alloc_header>:
 * @return pbuf with p->payload being the tcp_hdr
 */
static struct pbuf *
tcp_output_alloc_header(struct tcp_pcb *pcb, u16_t optlen, u16_t datalen,
                        u32_t seqno_be /* already in network byte order */)
{
 801afd8:	b5b0      	push	{r4, r5, r7, lr}
 801afda:	b08a      	sub	sp, #40	@ 0x28
 801afdc:	af04      	add	r7, sp, #16
 801afde:	60f8      	str	r0, [r7, #12]
 801afe0:	607b      	str	r3, [r7, #4]
 801afe2:	460b      	mov	r3, r1
 801afe4:	817b      	strh	r3, [r7, #10]
 801afe6:	4613      	mov	r3, r2
 801afe8:	813b      	strh	r3, [r7, #8]
  struct pbuf *p;

  LWIP_ASSERT("tcp_output_alloc_header: invalid pcb", pcb != NULL);
 801afea:	68fb      	ldr	r3, [r7, #12]
 801afec:	2b00      	cmp	r3, #0
 801afee:	d106      	bne.n	801affe <tcp_output_alloc_header+0x26>
 801aff0:	4b15      	ldr	r3, [pc, #84]	@ (801b048 <tcp_output_alloc_header+0x70>)
 801aff2:	f240 7242 	movw	r2, #1858	@ 0x742
 801aff6:	4915      	ldr	r1, [pc, #84]	@ (801b04c <tcp_output_alloc_header+0x74>)
 801aff8:	4815      	ldr	r0, [pc, #84]	@ (801b050 <tcp_output_alloc_header+0x78>)
 801affa:	f003 fc91 	bl	801e920 <iprintf>

  p = tcp_output_alloc_header_common(pcb->rcv_nxt, optlen, datalen,
 801affe:	68fb      	ldr	r3, [r7, #12]
 801b000:	6a58      	ldr	r0, [r3, #36]	@ 0x24
 801b002:	68fb      	ldr	r3, [r7, #12]
 801b004:	8adb      	ldrh	r3, [r3, #22]
 801b006:	68fa      	ldr	r2, [r7, #12]
 801b008:	8b12      	ldrh	r2, [r2, #24]
 801b00a:	68f9      	ldr	r1, [r7, #12]
 801b00c:	8d49      	ldrh	r1, [r1, #42]	@ 0x2a
 801b00e:	893d      	ldrh	r5, [r7, #8]
 801b010:	897c      	ldrh	r4, [r7, #10]
 801b012:	9103      	str	r1, [sp, #12]
 801b014:	2110      	movs	r1, #16
 801b016:	9102      	str	r1, [sp, #8]
 801b018:	9201      	str	r2, [sp, #4]
 801b01a:	9300      	str	r3, [sp, #0]
 801b01c:	687b      	ldr	r3, [r7, #4]
 801b01e:	462a      	mov	r2, r5
 801b020:	4621      	mov	r1, r4
 801b022:	f7ff ff67 	bl	801aef4 <tcp_output_alloc_header_common>
 801b026:	6178      	str	r0, [r7, #20]
    seqno_be, pcb->local_port, pcb->remote_port, TCP_ACK,
    TCPWND_MIN16(RCV_WND_SCALE(pcb, pcb->rcv_ann_wnd)));
  if (p != NULL) {
 801b028:	697b      	ldr	r3, [r7, #20]
 801b02a:	2b00      	cmp	r3, #0
 801b02c:	d006      	beq.n	801b03c <tcp_output_alloc_header+0x64>
    /* If we're sending a packet, update the announced right window edge */
    pcb->rcv_ann_right_edge = pcb->rcv_nxt + pcb->rcv_ann_wnd;
 801b02e:	68fb      	ldr	r3, [r7, #12]
 801b030:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801b032:	68fa      	ldr	r2, [r7, #12]
 801b034:	8d52      	ldrh	r2, [r2, #42]	@ 0x2a
 801b036:	441a      	add	r2, r3
 801b038:	68fb      	ldr	r3, [r7, #12]
 801b03a:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
  return p;
 801b03c:	697b      	ldr	r3, [r7, #20]
}
 801b03e:	4618      	mov	r0, r3
 801b040:	3718      	adds	r7, #24
 801b042:	46bd      	mov	sp, r7
 801b044:	bdb0      	pop	{r4, r5, r7, pc}
 801b046:	bf00      	nop
 801b048:	08021a68 	.word	0x08021a68
 801b04c:	08022170 	.word	0x08022170
 801b050:	08021abc 	.word	0x08021abc

0801b054 <tcp_output_fill_options>:

/* Fill in options for control segments */
static void
tcp_output_fill_options(const struct tcp_pcb *pcb, struct pbuf *p, u8_t optflags, u8_t num_sacks)
{
 801b054:	b580      	push	{r7, lr}
 801b056:	b088      	sub	sp, #32
 801b058:	af00      	add	r7, sp, #0
 801b05a:	60f8      	str	r0, [r7, #12]
 801b05c:	60b9      	str	r1, [r7, #8]
 801b05e:	4611      	mov	r1, r2
 801b060:	461a      	mov	r2, r3
 801b062:	460b      	mov	r3, r1
 801b064:	71fb      	strb	r3, [r7, #7]
 801b066:	4613      	mov	r3, r2
 801b068:	71bb      	strb	r3, [r7, #6]
  struct tcp_hdr *tcphdr;
  u32_t *opts;
  u16_t sacks_len = 0;
 801b06a:	2300      	movs	r3, #0
 801b06c:	83fb      	strh	r3, [r7, #30]

  LWIP_ASSERT("tcp_output_fill_options: invalid pbuf", p != NULL);
 801b06e:	68bb      	ldr	r3, [r7, #8]
 801b070:	2b00      	cmp	r3, #0
 801b072:	d106      	bne.n	801b082 <tcp_output_fill_options+0x2e>
 801b074:	4b12      	ldr	r3, [pc, #72]	@ (801b0c0 <tcp_output_fill_options+0x6c>)
 801b076:	f240 7256 	movw	r2, #1878	@ 0x756
 801b07a:	4912      	ldr	r1, [pc, #72]	@ (801b0c4 <tcp_output_fill_options+0x70>)
 801b07c:	4812      	ldr	r0, [pc, #72]	@ (801b0c8 <tcp_output_fill_options+0x74>)
 801b07e:	f003 fc4f 	bl	801e920 <iprintf>

  tcphdr = (struct tcp_hdr *)p->payload;
 801b082:	68bb      	ldr	r3, [r7, #8]
 801b084:	685b      	ldr	r3, [r3, #4]
 801b086:	61bb      	str	r3, [r7, #24]
  opts = (u32_t *)(void *)(tcphdr + 1);
 801b088:	69bb      	ldr	r3, [r7, #24]
 801b08a:	3314      	adds	r3, #20
 801b08c:	617b      	str	r3, [r7, #20]
  opts = LWIP_HOOK_TCP_OUT_ADD_TCPOPTS(p, tcphdr, pcb, opts);
#endif

  LWIP_UNUSED_ARG(pcb);
  LWIP_UNUSED_ARG(sacks_len);
  LWIP_ASSERT("options not filled", (u8_t *)opts == ((u8_t *)(tcphdr + 1)) + sacks_len * 4 + LWIP_TCP_OPT_LENGTH_SEGMENT(optflags, pcb));
 801b08e:	8bfb      	ldrh	r3, [r7, #30]
 801b090:	009b      	lsls	r3, r3, #2
 801b092:	461a      	mov	r2, r3
 801b094:	79fb      	ldrb	r3, [r7, #7]
 801b096:	009b      	lsls	r3, r3, #2
 801b098:	f003 0304 	and.w	r3, r3, #4
 801b09c:	4413      	add	r3, r2
 801b09e:	3314      	adds	r3, #20
 801b0a0:	69ba      	ldr	r2, [r7, #24]
 801b0a2:	4413      	add	r3, r2
 801b0a4:	697a      	ldr	r2, [r7, #20]
 801b0a6:	429a      	cmp	r2, r3
 801b0a8:	d006      	beq.n	801b0b8 <tcp_output_fill_options+0x64>
 801b0aa:	4b05      	ldr	r3, [pc, #20]	@ (801b0c0 <tcp_output_fill_options+0x6c>)
 801b0ac:	f240 7275 	movw	r2, #1909	@ 0x775
 801b0b0:	4906      	ldr	r1, [pc, #24]	@ (801b0cc <tcp_output_fill_options+0x78>)
 801b0b2:	4805      	ldr	r0, [pc, #20]	@ (801b0c8 <tcp_output_fill_options+0x74>)
 801b0b4:	f003 fc34 	bl	801e920 <iprintf>
  LWIP_UNUSED_ARG(optflags); /* for LWIP_NOASSERT */
  LWIP_UNUSED_ARG(opts); /* for LWIP_NOASSERT */
}
 801b0b8:	bf00      	nop
 801b0ba:	3720      	adds	r7, #32
 801b0bc:	46bd      	mov	sp, r7
 801b0be:	bd80      	pop	{r7, pc}
 801b0c0:	08021a68 	.word	0x08021a68
 801b0c4:	08022198 	.word	0x08022198
 801b0c8:	08021abc 	.word	0x08021abc
 801b0cc:	08022090 	.word	0x08022090

0801b0d0 <tcp_output_control_segment>:
 * header checksum and calling ip_output_if while handling netif hints and stats.
 */
static err_t
tcp_output_control_segment(const struct tcp_pcb *pcb, struct pbuf *p,
                           const ip_addr_t *src, const ip_addr_t *dst)
{
 801b0d0:	b580      	push	{r7, lr}
 801b0d2:	b08a      	sub	sp, #40	@ 0x28
 801b0d4:	af04      	add	r7, sp, #16
 801b0d6:	60f8      	str	r0, [r7, #12]
 801b0d8:	60b9      	str	r1, [r7, #8]
 801b0da:	607a      	str	r2, [r7, #4]
 801b0dc:	603b      	str	r3, [r7, #0]
  err_t err;
  struct netif *netif;

  LWIP_ASSERT("tcp_output_control_segment: invalid pbuf", p != NULL);
 801b0de:	68bb      	ldr	r3, [r7, #8]
 801b0e0:	2b00      	cmp	r3, #0
 801b0e2:	d106      	bne.n	801b0f2 <tcp_output_control_segment+0x22>
 801b0e4:	4b1c      	ldr	r3, [pc, #112]	@ (801b158 <tcp_output_control_segment+0x88>)
 801b0e6:	f240 7287 	movw	r2, #1927	@ 0x787
 801b0ea:	491c      	ldr	r1, [pc, #112]	@ (801b15c <tcp_output_control_segment+0x8c>)
 801b0ec:	481c      	ldr	r0, [pc, #112]	@ (801b160 <tcp_output_control_segment+0x90>)
 801b0ee:	f003 fc17 	bl	801e920 <iprintf>

  netif = tcp_route(pcb, src, dst);
 801b0f2:	683a      	ldr	r2, [r7, #0]
 801b0f4:	6879      	ldr	r1, [r7, #4]
 801b0f6:	68f8      	ldr	r0, [r7, #12]
 801b0f8:	f7fe faea 	bl	80196d0 <tcp_route>
 801b0fc:	6138      	str	r0, [r7, #16]
  if (netif == NULL) {
 801b0fe:	693b      	ldr	r3, [r7, #16]
 801b100:	2b00      	cmp	r3, #0
 801b102:	d102      	bne.n	801b10a <tcp_output_control_segment+0x3a>
    err = ERR_RTE;
 801b104:	23fc      	movs	r3, #252	@ 0xfc
 801b106:	75fb      	strb	r3, [r7, #23]
 801b108:	e01c      	b.n	801b144 <tcp_output_control_segment+0x74>
      struct tcp_hdr *tcphdr = (struct tcp_hdr *)p->payload;
      tcphdr->chksum = ip_chksum_pseudo(p, IP_PROTO_TCP, p->tot_len,
                                        src, dst);
    }
#endif
    if (pcb != NULL) {
 801b10a:	68fb      	ldr	r3, [r7, #12]
 801b10c:	2b00      	cmp	r3, #0
 801b10e:	d006      	beq.n	801b11e <tcp_output_control_segment+0x4e>
      NETIF_SET_HINTS(netif, LWIP_CONST_CAST(struct netif_hint*, &(pcb->netif_hints)));
      ttl = pcb->ttl;
 801b110:	68fb      	ldr	r3, [r7, #12]
 801b112:	7adb      	ldrb	r3, [r3, #11]
 801b114:	75bb      	strb	r3, [r7, #22]
      tos = pcb->tos;
 801b116:	68fb      	ldr	r3, [r7, #12]
 801b118:	7a9b      	ldrb	r3, [r3, #10]
 801b11a:	757b      	strb	r3, [r7, #21]
 801b11c:	e003      	b.n	801b126 <tcp_output_control_segment+0x56>
    } else {
      /* Send output with hardcoded TTL/HL since we have no access to the pcb */
      ttl = TCP_TTL;
 801b11e:	23ff      	movs	r3, #255	@ 0xff
 801b120:	75bb      	strb	r3, [r7, #22]
      tos = 0;
 801b122:	2300      	movs	r3, #0
 801b124:	757b      	strb	r3, [r7, #21]
    }
    TCP_STATS_INC(tcp.xmit);
    err = ip_output_if(p, src, dst, ttl, tos, IP_PROTO_TCP, netif);
 801b126:	7dba      	ldrb	r2, [r7, #22]
 801b128:	693b      	ldr	r3, [r7, #16]
 801b12a:	9302      	str	r3, [sp, #8]
 801b12c:	2306      	movs	r3, #6
 801b12e:	9301      	str	r3, [sp, #4]
 801b130:	7d7b      	ldrb	r3, [r7, #21]
 801b132:	9300      	str	r3, [sp, #0]
 801b134:	4613      	mov	r3, r2
 801b136:	683a      	ldr	r2, [r7, #0]
 801b138:	6879      	ldr	r1, [r7, #4]
 801b13a:	68b8      	ldr	r0, [r7, #8]
 801b13c:	f002 f90c 	bl	801d358 <ip4_output_if>
 801b140:	4603      	mov	r3, r0
 801b142:	75fb      	strb	r3, [r7, #23]
    NETIF_RESET_HINTS(netif);
  }
  pbuf_free(p);
 801b144:	68b8      	ldr	r0, [r7, #8]
 801b146:	f7f9 fead 	bl	8014ea4 <pbuf_free>
  return err;
 801b14a:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 801b14e:	4618      	mov	r0, r3
 801b150:	3718      	adds	r7, #24
 801b152:	46bd      	mov	sp, r7
 801b154:	bd80      	pop	{r7, pc}
 801b156:	bf00      	nop
 801b158:	08021a68 	.word	0x08021a68
 801b15c:	080221c0 	.word	0x080221c0
 801b160:	08021abc 	.word	0x08021abc

0801b164 <tcp_rst>:
 */
void
tcp_rst(const struct tcp_pcb *pcb, u32_t seqno, u32_t ackno,
        const ip_addr_t *local_ip, const ip_addr_t *remote_ip,
        u16_t local_port, u16_t remote_port)
{
 801b164:	b590      	push	{r4, r7, lr}
 801b166:	b08b      	sub	sp, #44	@ 0x2c
 801b168:	af04      	add	r7, sp, #16
 801b16a:	60f8      	str	r0, [r7, #12]
 801b16c:	60b9      	str	r1, [r7, #8]
 801b16e:	607a      	str	r2, [r7, #4]
 801b170:	603b      	str	r3, [r7, #0]
  struct pbuf *p;
  u16_t wnd;
  u8_t optlen;

  LWIP_ASSERT("tcp_rst: invalid local_ip", local_ip != NULL);
 801b172:	683b      	ldr	r3, [r7, #0]
 801b174:	2b00      	cmp	r3, #0
 801b176:	d106      	bne.n	801b186 <tcp_rst+0x22>
 801b178:	4b1f      	ldr	r3, [pc, #124]	@ (801b1f8 <tcp_rst+0x94>)
 801b17a:	f240 72c4 	movw	r2, #1988	@ 0x7c4
 801b17e:	491f      	ldr	r1, [pc, #124]	@ (801b1fc <tcp_rst+0x98>)
 801b180:	481f      	ldr	r0, [pc, #124]	@ (801b200 <tcp_rst+0x9c>)
 801b182:	f003 fbcd 	bl	801e920 <iprintf>
  LWIP_ASSERT("tcp_rst: invalid remote_ip", remote_ip != NULL);
 801b186:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801b188:	2b00      	cmp	r3, #0
 801b18a:	d106      	bne.n	801b19a <tcp_rst+0x36>
 801b18c:	4b1a      	ldr	r3, [pc, #104]	@ (801b1f8 <tcp_rst+0x94>)
 801b18e:	f240 72c5 	movw	r2, #1989	@ 0x7c5
 801b192:	491c      	ldr	r1, [pc, #112]	@ (801b204 <tcp_rst+0xa0>)
 801b194:	481a      	ldr	r0, [pc, #104]	@ (801b200 <tcp_rst+0x9c>)
 801b196:	f003 fbc3 	bl	801e920 <iprintf>

  optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(0, pcb);
 801b19a:	2300      	movs	r3, #0
 801b19c:	75fb      	strb	r3, [r7, #23]

#if LWIP_WND_SCALE
  wnd = PP_HTONS(((TCP_WND >> TCP_RCV_SCALE) & 0xFFFF));
#else
  wnd = PP_HTONS(TCP_WND);
 801b19e:	f24d 0316 	movw	r3, #53270	@ 0xd016
 801b1a2:	82bb      	strh	r3, [r7, #20]
#endif

  p = tcp_output_alloc_header_common(ackno, optlen, 0, lwip_htonl(seqno), local_port,
 801b1a4:	7dfb      	ldrb	r3, [r7, #23]
 801b1a6:	b29c      	uxth	r4, r3
 801b1a8:	68b8      	ldr	r0, [r7, #8]
 801b1aa:	f7f8 f9d6 	bl	801355a <lwip_htonl>
 801b1ae:	4602      	mov	r2, r0
 801b1b0:	8abb      	ldrh	r3, [r7, #20]
 801b1b2:	9303      	str	r3, [sp, #12]
 801b1b4:	2314      	movs	r3, #20
 801b1b6:	9302      	str	r3, [sp, #8]
 801b1b8:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 801b1ba:	9301      	str	r3, [sp, #4]
 801b1bc:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 801b1be:	9300      	str	r3, [sp, #0]
 801b1c0:	4613      	mov	r3, r2
 801b1c2:	2200      	movs	r2, #0
 801b1c4:	4621      	mov	r1, r4
 801b1c6:	6878      	ldr	r0, [r7, #4]
 801b1c8:	f7ff fe94 	bl	801aef4 <tcp_output_alloc_header_common>
 801b1cc:	6138      	str	r0, [r7, #16]
    remote_port, TCP_RST | TCP_ACK, wnd);
  if (p == NULL) {
 801b1ce:	693b      	ldr	r3, [r7, #16]
 801b1d0:	2b00      	cmp	r3, #0
 801b1d2:	d00c      	beq.n	801b1ee <tcp_rst+0x8a>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_rst: could not allocate memory for pbuf\n"));
    return;
  }
  tcp_output_fill_options(pcb, p, 0, optlen);
 801b1d4:	7dfb      	ldrb	r3, [r7, #23]
 801b1d6:	2200      	movs	r2, #0
 801b1d8:	6939      	ldr	r1, [r7, #16]
 801b1da:	68f8      	ldr	r0, [r7, #12]
 801b1dc:	f7ff ff3a 	bl	801b054 <tcp_output_fill_options>

  MIB2_STATS_INC(mib2.tcpoutrsts);

  tcp_output_control_segment(pcb, p, local_ip, remote_ip);
 801b1e0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801b1e2:	683a      	ldr	r2, [r7, #0]
 801b1e4:	6939      	ldr	r1, [r7, #16]
 801b1e6:	68f8      	ldr	r0, [r7, #12]
 801b1e8:	f7ff ff72 	bl	801b0d0 <tcp_output_control_segment>
 801b1ec:	e000      	b.n	801b1f0 <tcp_rst+0x8c>
    return;
 801b1ee:	bf00      	nop
  LWIP_DEBUGF(TCP_RST_DEBUG, ("tcp_rst: seqno %"U32_F" ackno %"U32_F".\n", seqno, ackno));
}
 801b1f0:	371c      	adds	r7, #28
 801b1f2:	46bd      	mov	sp, r7
 801b1f4:	bd90      	pop	{r4, r7, pc}
 801b1f6:	bf00      	nop
 801b1f8:	08021a68 	.word	0x08021a68
 801b1fc:	080221ec 	.word	0x080221ec
 801b200:	08021abc 	.word	0x08021abc
 801b204:	08022208 	.word	0x08022208

0801b208 <tcp_send_empty_ack>:
 *
 * @param pcb Protocol control block for the TCP connection to send the ACK
 */
err_t
tcp_send_empty_ack(struct tcp_pcb *pcb)
{
 801b208:	b590      	push	{r4, r7, lr}
 801b20a:	b087      	sub	sp, #28
 801b20c:	af00      	add	r7, sp, #0
 801b20e:	6078      	str	r0, [r7, #4]
  err_t err;
  struct pbuf *p;
  u8_t optlen, optflags = 0;
 801b210:	2300      	movs	r3, #0
 801b212:	75fb      	strb	r3, [r7, #23]
  u8_t num_sacks = 0;
 801b214:	2300      	movs	r3, #0
 801b216:	75bb      	strb	r3, [r7, #22]

  LWIP_ASSERT("tcp_send_empty_ack: invalid pcb", pcb != NULL);
 801b218:	687b      	ldr	r3, [r7, #4]
 801b21a:	2b00      	cmp	r3, #0
 801b21c:	d106      	bne.n	801b22c <tcp_send_empty_ack+0x24>
 801b21e:	4b28      	ldr	r3, [pc, #160]	@ (801b2c0 <tcp_send_empty_ack+0xb8>)
 801b220:	f240 72ea 	movw	r2, #2026	@ 0x7ea
 801b224:	4927      	ldr	r1, [pc, #156]	@ (801b2c4 <tcp_send_empty_ack+0xbc>)
 801b226:	4828      	ldr	r0, [pc, #160]	@ (801b2c8 <tcp_send_empty_ack+0xc0>)
 801b228:	f003 fb7a 	bl	801e920 <iprintf>
#if LWIP_TCP_TIMESTAMPS
  if (pcb->flags & TF_TIMESTAMP) {
    optflags = TF_SEG_OPTS_TS;
  }
#endif
  optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(optflags, pcb);
 801b22c:	7dfb      	ldrb	r3, [r7, #23]
 801b22e:	009b      	lsls	r3, r3, #2
 801b230:	b2db      	uxtb	r3, r3
 801b232:	f003 0304 	and.w	r3, r3, #4
 801b236:	757b      	strb	r3, [r7, #21]
  if ((num_sacks = tcp_get_num_sacks(pcb, optlen)) > 0) {
    optlen += 4 + num_sacks * 8; /* 4 bytes for header (including 2*NOP), plus 8B for each SACK */
  }
#endif

  p = tcp_output_alloc_header(pcb, optlen, 0, lwip_htonl(pcb->snd_nxt));
 801b238:	7d7b      	ldrb	r3, [r7, #21]
 801b23a:	b29c      	uxth	r4, r3
 801b23c:	687b      	ldr	r3, [r7, #4]
 801b23e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 801b240:	4618      	mov	r0, r3
 801b242:	f7f8 f98a 	bl	801355a <lwip_htonl>
 801b246:	4603      	mov	r3, r0
 801b248:	2200      	movs	r2, #0
 801b24a:	4621      	mov	r1, r4
 801b24c:	6878      	ldr	r0, [r7, #4]
 801b24e:	f7ff fec3 	bl	801afd8 <tcp_output_alloc_header>
 801b252:	6138      	str	r0, [r7, #16]
  if (p == NULL) {
 801b254:	693b      	ldr	r3, [r7, #16]
 801b256:	2b00      	cmp	r3, #0
 801b258:	d109      	bne.n	801b26e <tcp_send_empty_ack+0x66>
    /* let tcp_fasttmr retry sending this ACK */
    tcp_set_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 801b25a:	687b      	ldr	r3, [r7, #4]
 801b25c:	8b5b      	ldrh	r3, [r3, #26]
 801b25e:	f043 0303 	orr.w	r3, r3, #3
 801b262:	b29a      	uxth	r2, r3
 801b264:	687b      	ldr	r3, [r7, #4]
 801b266:	835a      	strh	r2, [r3, #26]
    LWIP_DEBUGF(TCP_OUTPUT_DEBUG, ("tcp_output: (ACK) could not allocate pbuf\n"));
    return ERR_BUF;
 801b268:	f06f 0301 	mvn.w	r3, #1
 801b26c:	e023      	b.n	801b2b6 <tcp_send_empty_ack+0xae>
  }
  tcp_output_fill_options(pcb, p, optflags, num_sacks);
 801b26e:	7dbb      	ldrb	r3, [r7, #22]
 801b270:	7dfa      	ldrb	r2, [r7, #23]
 801b272:	6939      	ldr	r1, [r7, #16]
 801b274:	6878      	ldr	r0, [r7, #4]
 801b276:	f7ff feed 	bl	801b054 <tcp_output_fill_options>
  pcb->ts_lastacksent = pcb->rcv_nxt;
#endif

  LWIP_DEBUGF(TCP_OUTPUT_DEBUG,
              ("tcp_output: sending ACK for %"U32_F"\n", pcb->rcv_nxt));
  err = tcp_output_control_segment(pcb, p, &pcb->local_ip, &pcb->remote_ip);
 801b27a:	687a      	ldr	r2, [r7, #4]
 801b27c:	687b      	ldr	r3, [r7, #4]
 801b27e:	3304      	adds	r3, #4
 801b280:	6939      	ldr	r1, [r7, #16]
 801b282:	6878      	ldr	r0, [r7, #4]
 801b284:	f7ff ff24 	bl	801b0d0 <tcp_output_control_segment>
 801b288:	4603      	mov	r3, r0
 801b28a:	73fb      	strb	r3, [r7, #15]
  if (err != ERR_OK) {
 801b28c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 801b290:	2b00      	cmp	r3, #0
 801b292:	d007      	beq.n	801b2a4 <tcp_send_empty_ack+0x9c>
    /* let tcp_fasttmr retry sending this ACK */
    tcp_set_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 801b294:	687b      	ldr	r3, [r7, #4]
 801b296:	8b5b      	ldrh	r3, [r3, #26]
 801b298:	f043 0303 	orr.w	r3, r3, #3
 801b29c:	b29a      	uxth	r2, r3
 801b29e:	687b      	ldr	r3, [r7, #4]
 801b2a0:	835a      	strh	r2, [r3, #26]
 801b2a2:	e006      	b.n	801b2b2 <tcp_send_empty_ack+0xaa>
  } else {
    /* remove ACK flags from the PCB, as we sent an empty ACK now */
    tcp_clear_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 801b2a4:	687b      	ldr	r3, [r7, #4]
 801b2a6:	8b5b      	ldrh	r3, [r3, #26]
 801b2a8:	f023 0303 	bic.w	r3, r3, #3
 801b2ac:	b29a      	uxth	r2, r3
 801b2ae:	687b      	ldr	r3, [r7, #4]
 801b2b0:	835a      	strh	r2, [r3, #26]
  }

  return err;
 801b2b2:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 801b2b6:	4618      	mov	r0, r3
 801b2b8:	371c      	adds	r7, #28
 801b2ba:	46bd      	mov	sp, r7
 801b2bc:	bd90      	pop	{r4, r7, pc}
 801b2be:	bf00      	nop
 801b2c0:	08021a68 	.word	0x08021a68
 801b2c4:	08022224 	.word	0x08022224
 801b2c8:	08021abc 	.word	0x08021abc

0801b2cc <tcp_keepalive>:
 *
 * @param pcb the tcp_pcb for which to send a keepalive packet
 */
err_t
tcp_keepalive(struct tcp_pcb *pcb)
{
 801b2cc:	b590      	push	{r4, r7, lr}
 801b2ce:	b087      	sub	sp, #28
 801b2d0:	af00      	add	r7, sp, #0
 801b2d2:	6078      	str	r0, [r7, #4]
  err_t err;
  struct pbuf *p;
  u8_t optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(0, pcb);
 801b2d4:	2300      	movs	r3, #0
 801b2d6:	75fb      	strb	r3, [r7, #23]

  LWIP_ASSERT("tcp_keepalive: invalid pcb", pcb != NULL);
 801b2d8:	687b      	ldr	r3, [r7, #4]
 801b2da:	2b00      	cmp	r3, #0
 801b2dc:	d106      	bne.n	801b2ec <tcp_keepalive+0x20>
 801b2de:	4b18      	ldr	r3, [pc, #96]	@ (801b340 <tcp_keepalive+0x74>)
 801b2e0:	f640 0224 	movw	r2, #2084	@ 0x824
 801b2e4:	4917      	ldr	r1, [pc, #92]	@ (801b344 <tcp_keepalive+0x78>)
 801b2e6:	4818      	ldr	r0, [pc, #96]	@ (801b348 <tcp_keepalive+0x7c>)
 801b2e8:	f003 fb1a 	bl	801e920 <iprintf>
  LWIP_DEBUGF(TCP_DEBUG, ("\n"));

  LWIP_DEBUGF(TCP_DEBUG, ("tcp_keepalive: tcp_ticks %"U32_F"   pcb->tmr %"U32_F" pcb->keep_cnt_sent %"U16_F"\n",
                          tcp_ticks, pcb->tmr, (u16_t)pcb->keep_cnt_sent));

  p = tcp_output_alloc_header(pcb, optlen, 0, lwip_htonl(pcb->snd_nxt - 1));
 801b2ec:	7dfb      	ldrb	r3, [r7, #23]
 801b2ee:	b29c      	uxth	r4, r3
 801b2f0:	687b      	ldr	r3, [r7, #4]
 801b2f2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 801b2f4:	3b01      	subs	r3, #1
 801b2f6:	4618      	mov	r0, r3
 801b2f8:	f7f8 f92f 	bl	801355a <lwip_htonl>
 801b2fc:	4603      	mov	r3, r0
 801b2fe:	2200      	movs	r2, #0
 801b300:	4621      	mov	r1, r4
 801b302:	6878      	ldr	r0, [r7, #4]
 801b304:	f7ff fe68 	bl	801afd8 <tcp_output_alloc_header>
 801b308:	6138      	str	r0, [r7, #16]
  if (p == NULL) {
 801b30a:	693b      	ldr	r3, [r7, #16]
 801b30c:	2b00      	cmp	r3, #0
 801b30e:	d102      	bne.n	801b316 <tcp_keepalive+0x4a>
    LWIP_DEBUGF(TCP_DEBUG,
                ("tcp_keepalive: could not allocate memory for pbuf\n"));
    return ERR_MEM;
 801b310:	f04f 33ff 	mov.w	r3, #4294967295
 801b314:	e010      	b.n	801b338 <tcp_keepalive+0x6c>
  }
  tcp_output_fill_options(pcb, p, 0, optlen);
 801b316:	7dfb      	ldrb	r3, [r7, #23]
 801b318:	2200      	movs	r2, #0
 801b31a:	6939      	ldr	r1, [r7, #16]
 801b31c:	6878      	ldr	r0, [r7, #4]
 801b31e:	f7ff fe99 	bl	801b054 <tcp_output_fill_options>
  err = tcp_output_control_segment(pcb, p, &pcb->local_ip, &pcb->remote_ip);
 801b322:	687a      	ldr	r2, [r7, #4]
 801b324:	687b      	ldr	r3, [r7, #4]
 801b326:	3304      	adds	r3, #4
 801b328:	6939      	ldr	r1, [r7, #16]
 801b32a:	6878      	ldr	r0, [r7, #4]
 801b32c:	f7ff fed0 	bl	801b0d0 <tcp_output_control_segment>
 801b330:	4603      	mov	r3, r0
 801b332:	73fb      	strb	r3, [r7, #15]

  LWIP_DEBUGF(TCP_DEBUG, ("tcp_keepalive: seqno %"U32_F" ackno %"U32_F" err %d.\n",
                          pcb->snd_nxt - 1, pcb->rcv_nxt, (int)err));
  return err;
 801b334:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 801b338:	4618      	mov	r0, r3
 801b33a:	371c      	adds	r7, #28
 801b33c:	46bd      	mov	sp, r7
 801b33e:	bd90      	pop	{r4, r7, pc}
 801b340:	08021a68 	.word	0x08021a68
 801b344:	08022244 	.word	0x08022244
 801b348:	08021abc 	.word	0x08021abc

0801b34c <tcp_zero_window_probe>:
 *
 * @param pcb the tcp_pcb for which to send a zero-window probe packet
 */
err_t
tcp_zero_window_probe(struct tcp_pcb *pcb)
{
 801b34c:	b590      	push	{r4, r7, lr}
 801b34e:	b08b      	sub	sp, #44	@ 0x2c
 801b350:	af00      	add	r7, sp, #0
 801b352:	6078      	str	r0, [r7, #4]
  struct tcp_hdr *tcphdr;
  struct tcp_seg *seg;
  u16_t len;
  u8_t is_fin;
  u32_t snd_nxt;
  u8_t optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(0, pcb);
 801b354:	2300      	movs	r3, #0
 801b356:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

  LWIP_ASSERT("tcp_zero_window_probe: invalid pcb", pcb != NULL);
 801b35a:	687b      	ldr	r3, [r7, #4]
 801b35c:	2b00      	cmp	r3, #0
 801b35e:	d106      	bne.n	801b36e <tcp_zero_window_probe+0x22>
 801b360:	4b4c      	ldr	r3, [pc, #304]	@ (801b494 <tcp_zero_window_probe+0x148>)
 801b362:	f640 024f 	movw	r2, #2127	@ 0x84f
 801b366:	494c      	ldr	r1, [pc, #304]	@ (801b498 <tcp_zero_window_probe+0x14c>)
 801b368:	484c      	ldr	r0, [pc, #304]	@ (801b49c <tcp_zero_window_probe+0x150>)
 801b36a:	f003 fad9 	bl	801e920 <iprintf>
              ("tcp_zero_window_probe: tcp_ticks %"U32_F
               "   pcb->tmr %"U32_F" pcb->keep_cnt_sent %"U16_F"\n",
               tcp_ticks, pcb->tmr, (u16_t)pcb->keep_cnt_sent));

  /* Only consider unsent, persist timer should be off when there is data in-flight */
  seg = pcb->unsent;
 801b36e:	687b      	ldr	r3, [r7, #4]
 801b370:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 801b372:	623b      	str	r3, [r7, #32]
  if (seg == NULL) {
 801b374:	6a3b      	ldr	r3, [r7, #32]
 801b376:	2b00      	cmp	r3, #0
 801b378:	d101      	bne.n	801b37e <tcp_zero_window_probe+0x32>
    /* Not expected, persist timer should be off when the send buffer is empty */
    return ERR_OK;
 801b37a:	2300      	movs	r3, #0
 801b37c:	e086      	b.n	801b48c <tcp_zero_window_probe+0x140>

  /* increment probe count. NOTE: we record probe even if it fails
     to actually transmit due to an error. This ensures memory exhaustion/
     routing problem doesn't leave a zero-window pcb as an indefinite zombie.
     RTO mechanism has similar behavior, see pcb->nrtx */
  if (pcb->persist_probe < 0xFF) {
 801b37e:	687b      	ldr	r3, [r7, #4]
 801b380:	f893 309a 	ldrb.w	r3, [r3, #154]	@ 0x9a
 801b384:	2bff      	cmp	r3, #255	@ 0xff
 801b386:	d007      	beq.n	801b398 <tcp_zero_window_probe+0x4c>
    ++pcb->persist_probe;
 801b388:	687b      	ldr	r3, [r7, #4]
 801b38a:	f893 309a 	ldrb.w	r3, [r3, #154]	@ 0x9a
 801b38e:	3301      	adds	r3, #1
 801b390:	b2da      	uxtb	r2, r3
 801b392:	687b      	ldr	r3, [r7, #4]
 801b394:	f883 209a 	strb.w	r2, [r3, #154]	@ 0x9a
  }

  is_fin = ((TCPH_FLAGS(seg->tcphdr) & TCP_FIN) != 0) && (seg->len == 0);
 801b398:	6a3b      	ldr	r3, [r7, #32]
 801b39a:	68db      	ldr	r3, [r3, #12]
 801b39c:	899b      	ldrh	r3, [r3, #12]
 801b39e:	b29b      	uxth	r3, r3
 801b3a0:	4618      	mov	r0, r3
 801b3a2:	f7f8 f8c5 	bl	8013530 <lwip_htons>
 801b3a6:	4603      	mov	r3, r0
 801b3a8:	b2db      	uxtb	r3, r3
 801b3aa:	f003 0301 	and.w	r3, r3, #1
 801b3ae:	2b00      	cmp	r3, #0
 801b3b0:	d005      	beq.n	801b3be <tcp_zero_window_probe+0x72>
 801b3b2:	6a3b      	ldr	r3, [r7, #32]
 801b3b4:	891b      	ldrh	r3, [r3, #8]
 801b3b6:	2b00      	cmp	r3, #0
 801b3b8:	d101      	bne.n	801b3be <tcp_zero_window_probe+0x72>
 801b3ba:	2301      	movs	r3, #1
 801b3bc:	e000      	b.n	801b3c0 <tcp_zero_window_probe+0x74>
 801b3be:	2300      	movs	r3, #0
 801b3c0:	77fb      	strb	r3, [r7, #31]
  /* we want to send one seqno: either FIN or data (no options) */
  len = is_fin ? 0 : 1;
 801b3c2:	7ffb      	ldrb	r3, [r7, #31]
 801b3c4:	2b00      	cmp	r3, #0
 801b3c6:	bf0c      	ite	eq
 801b3c8:	2301      	moveq	r3, #1
 801b3ca:	2300      	movne	r3, #0
 801b3cc:	b2db      	uxtb	r3, r3
 801b3ce:	83bb      	strh	r3, [r7, #28]

  p = tcp_output_alloc_header(pcb, optlen, len, seg->tcphdr->seqno);
 801b3d0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 801b3d4:	b299      	uxth	r1, r3
 801b3d6:	6a3b      	ldr	r3, [r7, #32]
 801b3d8:	68db      	ldr	r3, [r3, #12]
 801b3da:	685b      	ldr	r3, [r3, #4]
 801b3dc:	8bba      	ldrh	r2, [r7, #28]
 801b3de:	6878      	ldr	r0, [r7, #4]
 801b3e0:	f7ff fdfa 	bl	801afd8 <tcp_output_alloc_header>
 801b3e4:	61b8      	str	r0, [r7, #24]
  if (p == NULL) {
 801b3e6:	69bb      	ldr	r3, [r7, #24]
 801b3e8:	2b00      	cmp	r3, #0
 801b3ea:	d102      	bne.n	801b3f2 <tcp_zero_window_probe+0xa6>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_zero_window_probe: no memory for pbuf\n"));
    return ERR_MEM;
 801b3ec:	f04f 33ff 	mov.w	r3, #4294967295
 801b3f0:	e04c      	b.n	801b48c <tcp_zero_window_probe+0x140>
  }
  tcphdr = (struct tcp_hdr *)p->payload;
 801b3f2:	69bb      	ldr	r3, [r7, #24]
 801b3f4:	685b      	ldr	r3, [r3, #4]
 801b3f6:	617b      	str	r3, [r7, #20]

  if (is_fin) {
 801b3f8:	7ffb      	ldrb	r3, [r7, #31]
 801b3fa:	2b00      	cmp	r3, #0
 801b3fc:	d011      	beq.n	801b422 <tcp_zero_window_probe+0xd6>
    /* FIN segment, no data */
    TCPH_FLAGS_SET(tcphdr, TCP_ACK | TCP_FIN);
 801b3fe:	697b      	ldr	r3, [r7, #20]
 801b400:	899b      	ldrh	r3, [r3, #12]
 801b402:	b29b      	uxth	r3, r3
 801b404:	b21b      	sxth	r3, r3
 801b406:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 801b40a:	b21c      	sxth	r4, r3
 801b40c:	2011      	movs	r0, #17
 801b40e:	f7f8 f88f 	bl	8013530 <lwip_htons>
 801b412:	4603      	mov	r3, r0
 801b414:	b21b      	sxth	r3, r3
 801b416:	4323      	orrs	r3, r4
 801b418:	b21b      	sxth	r3, r3
 801b41a:	b29a      	uxth	r2, r3
 801b41c:	697b      	ldr	r3, [r7, #20]
 801b41e:	819a      	strh	r2, [r3, #12]
 801b420:	e010      	b.n	801b444 <tcp_zero_window_probe+0xf8>
  } else {
    /* Data segment, copy in one byte from the head of the unacked queue */
    char *d = ((char *)p->payload + TCP_HLEN);
 801b422:	69bb      	ldr	r3, [r7, #24]
 801b424:	685b      	ldr	r3, [r3, #4]
 801b426:	3314      	adds	r3, #20
 801b428:	613b      	str	r3, [r7, #16]
    /* Depending on whether the segment has already been sent (unacked) or not
       (unsent), seg->p->payload points to the IP header or TCP header.
       Ensure we copy the first TCP data byte: */
    pbuf_copy_partial(seg->p, d, 1, seg->p->tot_len - seg->len);
 801b42a:	6a3b      	ldr	r3, [r7, #32]
 801b42c:	6858      	ldr	r0, [r3, #4]
 801b42e:	6a3b      	ldr	r3, [r7, #32]
 801b430:	685b      	ldr	r3, [r3, #4]
 801b432:	891a      	ldrh	r2, [r3, #8]
 801b434:	6a3b      	ldr	r3, [r7, #32]
 801b436:	891b      	ldrh	r3, [r3, #8]
 801b438:	1ad3      	subs	r3, r2, r3
 801b43a:	b29b      	uxth	r3, r3
 801b43c:	2201      	movs	r2, #1
 801b43e:	6939      	ldr	r1, [r7, #16]
 801b440:	f7f9 ff26 	bl	8015290 <pbuf_copy_partial>
  }

  /* The byte may be acknowledged without the window being opened. */
  snd_nxt = lwip_ntohl(seg->tcphdr->seqno) + 1;
 801b444:	6a3b      	ldr	r3, [r7, #32]
 801b446:	68db      	ldr	r3, [r3, #12]
 801b448:	685b      	ldr	r3, [r3, #4]
 801b44a:	4618      	mov	r0, r3
 801b44c:	f7f8 f885 	bl	801355a <lwip_htonl>
 801b450:	4603      	mov	r3, r0
 801b452:	3301      	adds	r3, #1
 801b454:	60fb      	str	r3, [r7, #12]
  if (TCP_SEQ_LT(pcb->snd_nxt, snd_nxt)) {
 801b456:	687b      	ldr	r3, [r7, #4]
 801b458:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 801b45a:	68fb      	ldr	r3, [r7, #12]
 801b45c:	1ad3      	subs	r3, r2, r3
 801b45e:	2b00      	cmp	r3, #0
 801b460:	da02      	bge.n	801b468 <tcp_zero_window_probe+0x11c>
    pcb->snd_nxt = snd_nxt;
 801b462:	687b      	ldr	r3, [r7, #4]
 801b464:	68fa      	ldr	r2, [r7, #12]
 801b466:	651a      	str	r2, [r3, #80]	@ 0x50
  }
  tcp_output_fill_options(pcb, p, 0, optlen);
 801b468:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 801b46c:	2200      	movs	r2, #0
 801b46e:	69b9      	ldr	r1, [r7, #24]
 801b470:	6878      	ldr	r0, [r7, #4]
 801b472:	f7ff fdef 	bl	801b054 <tcp_output_fill_options>

  err = tcp_output_control_segment(pcb, p, &pcb->local_ip, &pcb->remote_ip);
 801b476:	687a      	ldr	r2, [r7, #4]
 801b478:	687b      	ldr	r3, [r7, #4]
 801b47a:	3304      	adds	r3, #4
 801b47c:	69b9      	ldr	r1, [r7, #24]
 801b47e:	6878      	ldr	r0, [r7, #4]
 801b480:	f7ff fe26 	bl	801b0d0 <tcp_output_control_segment>
 801b484:	4603      	mov	r3, r0
 801b486:	72fb      	strb	r3, [r7, #11]

  LWIP_DEBUGF(TCP_DEBUG, ("tcp_zero_window_probe: seqno %"U32_F
                          " ackno %"U32_F" err %d.\n",
                          pcb->snd_nxt - 1, pcb->rcv_nxt, (int)err));
  return err;
 801b488:	f997 300b 	ldrsb.w	r3, [r7, #11]
}
 801b48c:	4618      	mov	r0, r3
 801b48e:	372c      	adds	r7, #44	@ 0x2c
 801b490:	46bd      	mov	sp, r7
 801b492:	bd90      	pop	{r4, r7, pc}
 801b494:	08021a68 	.word	0x08021a68
 801b498:	08022260 	.word	0x08022260
 801b49c:	08021abc 	.word	0x08021abc

0801b4a0 <tcpip_tcp_timer>:
 *
 * @param arg unused argument
 */
static void
tcpip_tcp_timer(void *arg)
{
 801b4a0:	b580      	push	{r7, lr}
 801b4a2:	b082      	sub	sp, #8
 801b4a4:	af00      	add	r7, sp, #0
 801b4a6:	6078      	str	r0, [r7, #4]
  LWIP_UNUSED_ARG(arg);

  /* call TCP timer handler */
  tcp_tmr();
 801b4a8:	f7f9 ffe0 	bl	801546c <tcp_tmr>
  /* timer still needed? */
  if (tcp_active_pcbs || tcp_tw_pcbs) {
 801b4ac:	4b0a      	ldr	r3, [pc, #40]	@ (801b4d8 <tcpip_tcp_timer+0x38>)
 801b4ae:	681b      	ldr	r3, [r3, #0]
 801b4b0:	2b00      	cmp	r3, #0
 801b4b2:	d103      	bne.n	801b4bc <tcpip_tcp_timer+0x1c>
 801b4b4:	4b09      	ldr	r3, [pc, #36]	@ (801b4dc <tcpip_tcp_timer+0x3c>)
 801b4b6:	681b      	ldr	r3, [r3, #0]
 801b4b8:	2b00      	cmp	r3, #0
 801b4ba:	d005      	beq.n	801b4c8 <tcpip_tcp_timer+0x28>
    /* restart timer */
    sys_timeout(TCP_TMR_INTERVAL, tcpip_tcp_timer, NULL);
 801b4bc:	2200      	movs	r2, #0
 801b4be:	4908      	ldr	r1, [pc, #32]	@ (801b4e0 <tcpip_tcp_timer+0x40>)
 801b4c0:	20fa      	movs	r0, #250	@ 0xfa
 801b4c2:	f000 f8f3 	bl	801b6ac <sys_timeout>
 801b4c6:	e003      	b.n	801b4d0 <tcpip_tcp_timer+0x30>
  } else {
    /* disable timer */
    tcpip_tcp_timer_active = 0;
 801b4c8:	4b06      	ldr	r3, [pc, #24]	@ (801b4e4 <tcpip_tcp_timer+0x44>)
 801b4ca:	2200      	movs	r2, #0
 801b4cc:	601a      	str	r2, [r3, #0]
  }
}
 801b4ce:	bf00      	nop
 801b4d0:	bf00      	nop
 801b4d2:	3708      	adds	r7, #8
 801b4d4:	46bd      	mov	sp, r7
 801b4d6:	bd80      	pop	{r7, pc}
 801b4d8:	240087a0 	.word	0x240087a0
 801b4dc:	240087a4 	.word	0x240087a4
 801b4e0:	0801b4a1 	.word	0x0801b4a1
 801b4e4:	240087ec 	.word	0x240087ec

0801b4e8 <tcp_timer_needed>:
 * the reason is to have the TCP timer only running when
 * there are active (or time-wait) PCBs.
 */
void
tcp_timer_needed(void)
{
 801b4e8:	b580      	push	{r7, lr}
 801b4ea:	af00      	add	r7, sp, #0
  LWIP_ASSERT_CORE_LOCKED();

  /* timer is off but needed again? */
  if (!tcpip_tcp_timer_active && (tcp_active_pcbs || tcp_tw_pcbs)) {
 801b4ec:	4b0a      	ldr	r3, [pc, #40]	@ (801b518 <tcp_timer_needed+0x30>)
 801b4ee:	681b      	ldr	r3, [r3, #0]
 801b4f0:	2b00      	cmp	r3, #0
 801b4f2:	d10f      	bne.n	801b514 <tcp_timer_needed+0x2c>
 801b4f4:	4b09      	ldr	r3, [pc, #36]	@ (801b51c <tcp_timer_needed+0x34>)
 801b4f6:	681b      	ldr	r3, [r3, #0]
 801b4f8:	2b00      	cmp	r3, #0
 801b4fa:	d103      	bne.n	801b504 <tcp_timer_needed+0x1c>
 801b4fc:	4b08      	ldr	r3, [pc, #32]	@ (801b520 <tcp_timer_needed+0x38>)
 801b4fe:	681b      	ldr	r3, [r3, #0]
 801b500:	2b00      	cmp	r3, #0
 801b502:	d007      	beq.n	801b514 <tcp_timer_needed+0x2c>
    /* enable and start timer */
    tcpip_tcp_timer_active = 1;
 801b504:	4b04      	ldr	r3, [pc, #16]	@ (801b518 <tcp_timer_needed+0x30>)
 801b506:	2201      	movs	r2, #1
 801b508:	601a      	str	r2, [r3, #0]
    sys_timeout(TCP_TMR_INTERVAL, tcpip_tcp_timer, NULL);
 801b50a:	2200      	movs	r2, #0
 801b50c:	4905      	ldr	r1, [pc, #20]	@ (801b524 <tcp_timer_needed+0x3c>)
 801b50e:	20fa      	movs	r0, #250	@ 0xfa
 801b510:	f000 f8cc 	bl	801b6ac <sys_timeout>
  }
}
 801b514:	bf00      	nop
 801b516:	bd80      	pop	{r7, pc}
 801b518:	240087ec 	.word	0x240087ec
 801b51c:	240087a0 	.word	0x240087a0
 801b520:	240087a4 	.word	0x240087a4
 801b524:	0801b4a1 	.word	0x0801b4a1

0801b528 <sys_timeout_abs>:
#if LWIP_DEBUG_TIMERNAMES
sys_timeout_abs(u32_t abs_time, sys_timeout_handler handler, void *arg, const char *handler_name)
#else /* LWIP_DEBUG_TIMERNAMES */
sys_timeout_abs(u32_t abs_time, sys_timeout_handler handler, void *arg)
#endif
{
 801b528:	b580      	push	{r7, lr}
 801b52a:	b086      	sub	sp, #24
 801b52c:	af00      	add	r7, sp, #0
 801b52e:	60f8      	str	r0, [r7, #12]
 801b530:	60b9      	str	r1, [r7, #8]
 801b532:	607a      	str	r2, [r7, #4]
  struct sys_timeo *timeout, *t;

  timeout = (struct sys_timeo *)memp_malloc(MEMP_SYS_TIMEOUT);
 801b534:	200a      	movs	r0, #10
 801b536:	f7f8 fd9b 	bl	8014070 <memp_malloc>
 801b53a:	6138      	str	r0, [r7, #16]
  if (timeout == NULL) {
 801b53c:	693b      	ldr	r3, [r7, #16]
 801b53e:	2b00      	cmp	r3, #0
 801b540:	d109      	bne.n	801b556 <sys_timeout_abs+0x2e>
    LWIP_ASSERT("sys_timeout: timeout != NULL, pool MEMP_SYS_TIMEOUT is empty", timeout != NULL);
 801b542:	693b      	ldr	r3, [r7, #16]
 801b544:	2b00      	cmp	r3, #0
 801b546:	d151      	bne.n	801b5ec <sys_timeout_abs+0xc4>
 801b548:	4b2a      	ldr	r3, [pc, #168]	@ (801b5f4 <sys_timeout_abs+0xcc>)
 801b54a:	22be      	movs	r2, #190	@ 0xbe
 801b54c:	492a      	ldr	r1, [pc, #168]	@ (801b5f8 <sys_timeout_abs+0xd0>)
 801b54e:	482b      	ldr	r0, [pc, #172]	@ (801b5fc <sys_timeout_abs+0xd4>)
 801b550:	f003 f9e6 	bl	801e920 <iprintf>
    return;
 801b554:	e04a      	b.n	801b5ec <sys_timeout_abs+0xc4>
  }

  timeout->next = NULL;
 801b556:	693b      	ldr	r3, [r7, #16]
 801b558:	2200      	movs	r2, #0
 801b55a:	601a      	str	r2, [r3, #0]
  timeout->h = handler;
 801b55c:	693b      	ldr	r3, [r7, #16]
 801b55e:	68ba      	ldr	r2, [r7, #8]
 801b560:	609a      	str	r2, [r3, #8]
  timeout->arg = arg;
 801b562:	693b      	ldr	r3, [r7, #16]
 801b564:	687a      	ldr	r2, [r7, #4]
 801b566:	60da      	str	r2, [r3, #12]
  timeout->time = abs_time;
 801b568:	693b      	ldr	r3, [r7, #16]
 801b56a:	68fa      	ldr	r2, [r7, #12]
 801b56c:	605a      	str	r2, [r3, #4]
  timeout->handler_name = handler_name;
  LWIP_DEBUGF(TIMERS_DEBUG, ("sys_timeout: %p abs_time=%"U32_F" handler=%s arg=%p\n",
                             (void *)timeout, abs_time, handler_name, (void *)arg));
#endif /* LWIP_DEBUG_TIMERNAMES */

  if (next_timeout == NULL) {
 801b56e:	4b24      	ldr	r3, [pc, #144]	@ (801b600 <sys_timeout_abs+0xd8>)
 801b570:	681b      	ldr	r3, [r3, #0]
 801b572:	2b00      	cmp	r3, #0
 801b574:	d103      	bne.n	801b57e <sys_timeout_abs+0x56>
    next_timeout = timeout;
 801b576:	4a22      	ldr	r2, [pc, #136]	@ (801b600 <sys_timeout_abs+0xd8>)
 801b578:	693b      	ldr	r3, [r7, #16]
 801b57a:	6013      	str	r3, [r2, #0]
    return;
 801b57c:	e037      	b.n	801b5ee <sys_timeout_abs+0xc6>
  }
  if (TIME_LESS_THAN(timeout->time, next_timeout->time)) {
 801b57e:	693b      	ldr	r3, [r7, #16]
 801b580:	685a      	ldr	r2, [r3, #4]
 801b582:	4b1f      	ldr	r3, [pc, #124]	@ (801b600 <sys_timeout_abs+0xd8>)
 801b584:	681b      	ldr	r3, [r3, #0]
 801b586:	685b      	ldr	r3, [r3, #4]
 801b588:	1ad3      	subs	r3, r2, r3
 801b58a:	0fdb      	lsrs	r3, r3, #31
 801b58c:	f003 0301 	and.w	r3, r3, #1
 801b590:	b2db      	uxtb	r3, r3
 801b592:	2b00      	cmp	r3, #0
 801b594:	d007      	beq.n	801b5a6 <sys_timeout_abs+0x7e>
    timeout->next = next_timeout;
 801b596:	4b1a      	ldr	r3, [pc, #104]	@ (801b600 <sys_timeout_abs+0xd8>)
 801b598:	681a      	ldr	r2, [r3, #0]
 801b59a:	693b      	ldr	r3, [r7, #16]
 801b59c:	601a      	str	r2, [r3, #0]
    next_timeout = timeout;
 801b59e:	4a18      	ldr	r2, [pc, #96]	@ (801b600 <sys_timeout_abs+0xd8>)
 801b5a0:	693b      	ldr	r3, [r7, #16]
 801b5a2:	6013      	str	r3, [r2, #0]
 801b5a4:	e023      	b.n	801b5ee <sys_timeout_abs+0xc6>
  } else {
    for (t = next_timeout; t != NULL; t = t->next) {
 801b5a6:	4b16      	ldr	r3, [pc, #88]	@ (801b600 <sys_timeout_abs+0xd8>)
 801b5a8:	681b      	ldr	r3, [r3, #0]
 801b5aa:	617b      	str	r3, [r7, #20]
 801b5ac:	e01a      	b.n	801b5e4 <sys_timeout_abs+0xbc>
      if ((t->next == NULL) || TIME_LESS_THAN(timeout->time, t->next->time)) {
 801b5ae:	697b      	ldr	r3, [r7, #20]
 801b5b0:	681b      	ldr	r3, [r3, #0]
 801b5b2:	2b00      	cmp	r3, #0
 801b5b4:	d00b      	beq.n	801b5ce <sys_timeout_abs+0xa6>
 801b5b6:	693b      	ldr	r3, [r7, #16]
 801b5b8:	685a      	ldr	r2, [r3, #4]
 801b5ba:	697b      	ldr	r3, [r7, #20]
 801b5bc:	681b      	ldr	r3, [r3, #0]
 801b5be:	685b      	ldr	r3, [r3, #4]
 801b5c0:	1ad3      	subs	r3, r2, r3
 801b5c2:	0fdb      	lsrs	r3, r3, #31
 801b5c4:	f003 0301 	and.w	r3, r3, #1
 801b5c8:	b2db      	uxtb	r3, r3
 801b5ca:	2b00      	cmp	r3, #0
 801b5cc:	d007      	beq.n	801b5de <sys_timeout_abs+0xb6>
        timeout->next = t->next;
 801b5ce:	697b      	ldr	r3, [r7, #20]
 801b5d0:	681a      	ldr	r2, [r3, #0]
 801b5d2:	693b      	ldr	r3, [r7, #16]
 801b5d4:	601a      	str	r2, [r3, #0]
        t->next = timeout;
 801b5d6:	697b      	ldr	r3, [r7, #20]
 801b5d8:	693a      	ldr	r2, [r7, #16]
 801b5da:	601a      	str	r2, [r3, #0]
        break;
 801b5dc:	e007      	b.n	801b5ee <sys_timeout_abs+0xc6>
    for (t = next_timeout; t != NULL; t = t->next) {
 801b5de:	697b      	ldr	r3, [r7, #20]
 801b5e0:	681b      	ldr	r3, [r3, #0]
 801b5e2:	617b      	str	r3, [r7, #20]
 801b5e4:	697b      	ldr	r3, [r7, #20]
 801b5e6:	2b00      	cmp	r3, #0
 801b5e8:	d1e1      	bne.n	801b5ae <sys_timeout_abs+0x86>
 801b5ea:	e000      	b.n	801b5ee <sys_timeout_abs+0xc6>
    return;
 801b5ec:	bf00      	nop
      }
    }
  }
}
 801b5ee:	3718      	adds	r7, #24
 801b5f0:	46bd      	mov	sp, r7
 801b5f2:	bd80      	pop	{r7, pc}
 801b5f4:	08022284 	.word	0x08022284
 801b5f8:	080222b8 	.word	0x080222b8
 801b5fc:	080222f8 	.word	0x080222f8
 801b600:	240087e4 	.word	0x240087e4

0801b604 <lwip_cyclic_timer>:
#if !LWIP_TESTMODE
static
#endif
void
lwip_cyclic_timer(void *arg)
{
 801b604:	b580      	push	{r7, lr}
 801b606:	b086      	sub	sp, #24
 801b608:	af00      	add	r7, sp, #0
 801b60a:	6078      	str	r0, [r7, #4]
  u32_t now;
  u32_t next_timeout_time;
  const struct lwip_cyclic_timer *cyclic = (const struct lwip_cyclic_timer *)arg;
 801b60c:	687b      	ldr	r3, [r7, #4]
 801b60e:	617b      	str	r3, [r7, #20]

#if LWIP_DEBUG_TIMERNAMES
  LWIP_DEBUGF(TIMERS_DEBUG, ("tcpip: %s()\n", cyclic->handler_name));
#endif
  cyclic->handler();
 801b610:	697b      	ldr	r3, [r7, #20]
 801b612:	685b      	ldr	r3, [r3, #4]
 801b614:	4798      	blx	r3

  now = sys_now();
 801b616:	f7f1 fb27 	bl	800cc68 <sys_now>
 801b61a:	6138      	str	r0, [r7, #16]
  next_timeout_time = (u32_t)(current_timeout_due_time + cyclic->interval_ms);  /* overflow handled by TIME_LESS_THAN macro */ 
 801b61c:	697b      	ldr	r3, [r7, #20]
 801b61e:	681a      	ldr	r2, [r3, #0]
 801b620:	4b0f      	ldr	r3, [pc, #60]	@ (801b660 <lwip_cyclic_timer+0x5c>)
 801b622:	681b      	ldr	r3, [r3, #0]
 801b624:	4413      	add	r3, r2
 801b626:	60fb      	str	r3, [r7, #12]
  if (TIME_LESS_THAN(next_timeout_time, now)) {
 801b628:	68fa      	ldr	r2, [r7, #12]
 801b62a:	693b      	ldr	r3, [r7, #16]
 801b62c:	1ad3      	subs	r3, r2, r3
 801b62e:	0fdb      	lsrs	r3, r3, #31
 801b630:	f003 0301 	and.w	r3, r3, #1
 801b634:	b2db      	uxtb	r3, r3
 801b636:	2b00      	cmp	r3, #0
 801b638:	d009      	beq.n	801b64e <lwip_cyclic_timer+0x4a>
    /* timer would immediately expire again -> "overload" -> restart without any correction */
#if LWIP_DEBUG_TIMERNAMES
    sys_timeout_abs((u32_t)(now + cyclic->interval_ms), lwip_cyclic_timer, arg, cyclic->handler_name);
#else
    sys_timeout_abs((u32_t)(now + cyclic->interval_ms), lwip_cyclic_timer, arg);
 801b63a:	697b      	ldr	r3, [r7, #20]
 801b63c:	681a      	ldr	r2, [r3, #0]
 801b63e:	693b      	ldr	r3, [r7, #16]
 801b640:	4413      	add	r3, r2
 801b642:	687a      	ldr	r2, [r7, #4]
 801b644:	4907      	ldr	r1, [pc, #28]	@ (801b664 <lwip_cyclic_timer+0x60>)
 801b646:	4618      	mov	r0, r3
 801b648:	f7ff ff6e 	bl	801b528 <sys_timeout_abs>
    sys_timeout_abs(next_timeout_time, lwip_cyclic_timer, arg, cyclic->handler_name);
#else
    sys_timeout_abs(next_timeout_time, lwip_cyclic_timer, arg);
#endif
  }
}
 801b64c:	e004      	b.n	801b658 <lwip_cyclic_timer+0x54>
    sys_timeout_abs(next_timeout_time, lwip_cyclic_timer, arg);
 801b64e:	687a      	ldr	r2, [r7, #4]
 801b650:	4904      	ldr	r1, [pc, #16]	@ (801b664 <lwip_cyclic_timer+0x60>)
 801b652:	68f8      	ldr	r0, [r7, #12]
 801b654:	f7ff ff68 	bl	801b528 <sys_timeout_abs>
}
 801b658:	bf00      	nop
 801b65a:	3718      	adds	r7, #24
 801b65c:	46bd      	mov	sp, r7
 801b65e:	bd80      	pop	{r7, pc}
 801b660:	240087e8 	.word	0x240087e8
 801b664:	0801b605 	.word	0x0801b605

0801b668 <sys_timeouts_init>:

/** Initialize this module */
void sys_timeouts_init(void)
{
 801b668:	b580      	push	{r7, lr}
 801b66a:	b082      	sub	sp, #8
 801b66c:	af00      	add	r7, sp, #0
  size_t i;
  /* tcp_tmr() at index 0 is started on demand */
  for (i = (LWIP_TCP ? 1 : 0); i < LWIP_ARRAYSIZE(lwip_cyclic_timers); i++) {
 801b66e:	2301      	movs	r3, #1
 801b670:	607b      	str	r3, [r7, #4]
 801b672:	e00e      	b.n	801b692 <sys_timeouts_init+0x2a>
    /* we have to cast via size_t to get rid of const warning
      (this is OK as cyclic_timer() casts back to const* */
    sys_timeout(lwip_cyclic_timers[i].interval_ms, lwip_cyclic_timer, LWIP_CONST_CAST(void *, &lwip_cyclic_timers[i]));
 801b674:	4a0b      	ldr	r2, [pc, #44]	@ (801b6a4 <sys_timeouts_init+0x3c>)
 801b676:	687b      	ldr	r3, [r7, #4]
 801b678:	f852 0033 	ldr.w	r0, [r2, r3, lsl #3]
 801b67c:	687b      	ldr	r3, [r7, #4]
 801b67e:	00db      	lsls	r3, r3, #3
 801b680:	4a08      	ldr	r2, [pc, #32]	@ (801b6a4 <sys_timeouts_init+0x3c>)
 801b682:	4413      	add	r3, r2
 801b684:	461a      	mov	r2, r3
 801b686:	4908      	ldr	r1, [pc, #32]	@ (801b6a8 <sys_timeouts_init+0x40>)
 801b688:	f000 f810 	bl	801b6ac <sys_timeout>
  for (i = (LWIP_TCP ? 1 : 0); i < LWIP_ARRAYSIZE(lwip_cyclic_timers); i++) {
 801b68c:	687b      	ldr	r3, [r7, #4]
 801b68e:	3301      	adds	r3, #1
 801b690:	607b      	str	r3, [r7, #4]
 801b692:	687b      	ldr	r3, [r7, #4]
 801b694:	2b02      	cmp	r3, #2
 801b696:	d9ed      	bls.n	801b674 <sys_timeouts_init+0xc>
  }
}
 801b698:	bf00      	nop
 801b69a:	bf00      	nop
 801b69c:	3708      	adds	r7, #8
 801b69e:	46bd      	mov	sp, r7
 801b6a0:	bd80      	pop	{r7, pc}
 801b6a2:	bf00      	nop
 801b6a4:	08022f74 	.word	0x08022f74
 801b6a8:	0801b605 	.word	0x0801b605

0801b6ac <sys_timeout>:
sys_timeout_debug(u32_t msecs, sys_timeout_handler handler, void *arg, const char *handler_name)
#else /* LWIP_DEBUG_TIMERNAMES */
void
sys_timeout(u32_t msecs, sys_timeout_handler handler, void *arg)
#endif /* LWIP_DEBUG_TIMERNAMES */
{
 801b6ac:	b580      	push	{r7, lr}
 801b6ae:	b086      	sub	sp, #24
 801b6b0:	af00      	add	r7, sp, #0
 801b6b2:	60f8      	str	r0, [r7, #12]
 801b6b4:	60b9      	str	r1, [r7, #8]
 801b6b6:	607a      	str	r2, [r7, #4]
  u32_t next_timeout_time;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ASSERT("Timeout time too long, max is LWIP_UINT32_MAX/4 msecs", msecs <= (LWIP_UINT32_MAX / 4));
 801b6b8:	68fb      	ldr	r3, [r7, #12]
 801b6ba:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 801b6be:	d306      	bcc.n	801b6ce <sys_timeout+0x22>
 801b6c0:	4b0a      	ldr	r3, [pc, #40]	@ (801b6ec <sys_timeout+0x40>)
 801b6c2:	f240 1229 	movw	r2, #297	@ 0x129
 801b6c6:	490a      	ldr	r1, [pc, #40]	@ (801b6f0 <sys_timeout+0x44>)
 801b6c8:	480a      	ldr	r0, [pc, #40]	@ (801b6f4 <sys_timeout+0x48>)
 801b6ca:	f003 f929 	bl	801e920 <iprintf>

  next_timeout_time = (u32_t)(sys_now() + msecs); /* overflow handled by TIME_LESS_THAN macro */ 
 801b6ce:	f7f1 facb 	bl	800cc68 <sys_now>
 801b6d2:	4602      	mov	r2, r0
 801b6d4:	68fb      	ldr	r3, [r7, #12]
 801b6d6:	4413      	add	r3, r2
 801b6d8:	617b      	str	r3, [r7, #20]

#if LWIP_DEBUG_TIMERNAMES
  sys_timeout_abs(next_timeout_time, handler, arg, handler_name);
#else
  sys_timeout_abs(next_timeout_time, handler, arg);
 801b6da:	687a      	ldr	r2, [r7, #4]
 801b6dc:	68b9      	ldr	r1, [r7, #8]
 801b6de:	6978      	ldr	r0, [r7, #20]
 801b6e0:	f7ff ff22 	bl	801b528 <sys_timeout_abs>
#endif
}
 801b6e4:	bf00      	nop
 801b6e6:	3718      	adds	r7, #24
 801b6e8:	46bd      	mov	sp, r7
 801b6ea:	bd80      	pop	{r7, pc}
 801b6ec:	08022284 	.word	0x08022284
 801b6f0:	08022320 	.word	0x08022320
 801b6f4:	080222f8 	.word	0x080222f8

0801b6f8 <sys_check_timeouts>:
 *
 * Must be called periodically from your main loop.
 */
void
sys_check_timeouts(void)
{
 801b6f8:	b580      	push	{r7, lr}
 801b6fa:	b084      	sub	sp, #16
 801b6fc:	af00      	add	r7, sp, #0
  u32_t now;

  LWIP_ASSERT_CORE_LOCKED();

  /* Process only timers expired at the start of the function. */
  now = sys_now();
 801b6fe:	f7f1 fab3 	bl	800cc68 <sys_now>
 801b702:	60f8      	str	r0, [r7, #12]
    sys_timeout_handler handler;
    void *arg;

    PBUF_CHECK_FREE_OOSEQ();

    tmptimeout = next_timeout;
 801b704:	4b17      	ldr	r3, [pc, #92]	@ (801b764 <sys_check_timeouts+0x6c>)
 801b706:	681b      	ldr	r3, [r3, #0]
 801b708:	60bb      	str	r3, [r7, #8]
    if (tmptimeout == NULL) {
 801b70a:	68bb      	ldr	r3, [r7, #8]
 801b70c:	2b00      	cmp	r3, #0
 801b70e:	d022      	beq.n	801b756 <sys_check_timeouts+0x5e>
      return;
    }

    if (TIME_LESS_THAN(now, tmptimeout->time)) {
 801b710:	68bb      	ldr	r3, [r7, #8]
 801b712:	685b      	ldr	r3, [r3, #4]
 801b714:	68fa      	ldr	r2, [r7, #12]
 801b716:	1ad3      	subs	r3, r2, r3
 801b718:	0fdb      	lsrs	r3, r3, #31
 801b71a:	f003 0301 	and.w	r3, r3, #1
 801b71e:	b2db      	uxtb	r3, r3
 801b720:	2b00      	cmp	r3, #0
 801b722:	d11a      	bne.n	801b75a <sys_check_timeouts+0x62>
      return;
    }

    /* Timeout has expired */
    next_timeout = tmptimeout->next;
 801b724:	68bb      	ldr	r3, [r7, #8]
 801b726:	681b      	ldr	r3, [r3, #0]
 801b728:	4a0e      	ldr	r2, [pc, #56]	@ (801b764 <sys_check_timeouts+0x6c>)
 801b72a:	6013      	str	r3, [r2, #0]
    handler = tmptimeout->h;
 801b72c:	68bb      	ldr	r3, [r7, #8]
 801b72e:	689b      	ldr	r3, [r3, #8]
 801b730:	607b      	str	r3, [r7, #4]
    arg = tmptimeout->arg;
 801b732:	68bb      	ldr	r3, [r7, #8]
 801b734:	68db      	ldr	r3, [r3, #12]
 801b736:	603b      	str	r3, [r7, #0]
    current_timeout_due_time = tmptimeout->time;
 801b738:	68bb      	ldr	r3, [r7, #8]
 801b73a:	685b      	ldr	r3, [r3, #4]
 801b73c:	4a0a      	ldr	r2, [pc, #40]	@ (801b768 <sys_check_timeouts+0x70>)
 801b73e:	6013      	str	r3, [r2, #0]
    if (handler != NULL) {
      LWIP_DEBUGF(TIMERS_DEBUG, ("sct calling h=%s t=%"U32_F" arg=%p\n",
                                 tmptimeout->handler_name, sys_now() - tmptimeout->time, arg));
    }
#endif /* LWIP_DEBUG_TIMERNAMES */
    memp_free(MEMP_SYS_TIMEOUT, tmptimeout);
 801b740:	68b9      	ldr	r1, [r7, #8]
 801b742:	200a      	movs	r0, #10
 801b744:	f7f8 fd0a 	bl	801415c <memp_free>
    if (handler != NULL) {
 801b748:	687b      	ldr	r3, [r7, #4]
 801b74a:	2b00      	cmp	r3, #0
 801b74c:	d0da      	beq.n	801b704 <sys_check_timeouts+0xc>
      handler(arg);
 801b74e:	687b      	ldr	r3, [r7, #4]
 801b750:	6838      	ldr	r0, [r7, #0]
 801b752:	4798      	blx	r3
  do {
 801b754:	e7d6      	b.n	801b704 <sys_check_timeouts+0xc>
      return;
 801b756:	bf00      	nop
 801b758:	e000      	b.n	801b75c <sys_check_timeouts+0x64>
      return;
 801b75a:	bf00      	nop
    }
    LWIP_TCPIP_THREAD_ALIVE();

    /* Repeat until all expired timers have been called */
  } while (1);
}
 801b75c:	3710      	adds	r7, #16
 801b75e:	46bd      	mov	sp, r7
 801b760:	bd80      	pop	{r7, pc}
 801b762:	bf00      	nop
 801b764:	240087e4 	.word	0x240087e4
 801b768:	240087e8 	.word	0x240087e8

0801b76c <sys_timeouts_sleeptime>:
/** Return the time left before the next timeout is due. If no timeouts are
 * enqueued, returns 0xffffffff
 */
u32_t
sys_timeouts_sleeptime(void)
{
 801b76c:	b580      	push	{r7, lr}
 801b76e:	b082      	sub	sp, #8
 801b770:	af00      	add	r7, sp, #0
  u32_t now;

  LWIP_ASSERT_CORE_LOCKED();

  if (next_timeout == NULL) {
 801b772:	4b16      	ldr	r3, [pc, #88]	@ (801b7cc <sys_timeouts_sleeptime+0x60>)
 801b774:	681b      	ldr	r3, [r3, #0]
 801b776:	2b00      	cmp	r3, #0
 801b778:	d102      	bne.n	801b780 <sys_timeouts_sleeptime+0x14>
    return SYS_TIMEOUTS_SLEEPTIME_INFINITE;
 801b77a:	f04f 33ff 	mov.w	r3, #4294967295
 801b77e:	e020      	b.n	801b7c2 <sys_timeouts_sleeptime+0x56>
  }
  now = sys_now();
 801b780:	f7f1 fa72 	bl	800cc68 <sys_now>
 801b784:	6078      	str	r0, [r7, #4]
  if (TIME_LESS_THAN(next_timeout->time, now)) {
 801b786:	4b11      	ldr	r3, [pc, #68]	@ (801b7cc <sys_timeouts_sleeptime+0x60>)
 801b788:	681b      	ldr	r3, [r3, #0]
 801b78a:	685a      	ldr	r2, [r3, #4]
 801b78c:	687b      	ldr	r3, [r7, #4]
 801b78e:	1ad3      	subs	r3, r2, r3
 801b790:	0fdb      	lsrs	r3, r3, #31
 801b792:	f003 0301 	and.w	r3, r3, #1
 801b796:	b2db      	uxtb	r3, r3
 801b798:	2b00      	cmp	r3, #0
 801b79a:	d001      	beq.n	801b7a0 <sys_timeouts_sleeptime+0x34>
    return 0;
 801b79c:	2300      	movs	r3, #0
 801b79e:	e010      	b.n	801b7c2 <sys_timeouts_sleeptime+0x56>
  } else {
    u32_t ret = (u32_t)(next_timeout->time - now);
 801b7a0:	4b0a      	ldr	r3, [pc, #40]	@ (801b7cc <sys_timeouts_sleeptime+0x60>)
 801b7a2:	681b      	ldr	r3, [r3, #0]
 801b7a4:	685a      	ldr	r2, [r3, #4]
 801b7a6:	687b      	ldr	r3, [r7, #4]
 801b7a8:	1ad3      	subs	r3, r2, r3
 801b7aa:	603b      	str	r3, [r7, #0]
    LWIP_ASSERT("invalid sleeptime", ret <= LWIP_MAX_TIMEOUT);
 801b7ac:	683b      	ldr	r3, [r7, #0]
 801b7ae:	2b00      	cmp	r3, #0
 801b7b0:	da06      	bge.n	801b7c0 <sys_timeouts_sleeptime+0x54>
 801b7b2:	4b07      	ldr	r3, [pc, #28]	@ (801b7d0 <sys_timeouts_sleeptime+0x64>)
 801b7b4:	f44f 72dc 	mov.w	r2, #440	@ 0x1b8
 801b7b8:	4906      	ldr	r1, [pc, #24]	@ (801b7d4 <sys_timeouts_sleeptime+0x68>)
 801b7ba:	4807      	ldr	r0, [pc, #28]	@ (801b7d8 <sys_timeouts_sleeptime+0x6c>)
 801b7bc:	f003 f8b0 	bl	801e920 <iprintf>
    return ret;
 801b7c0:	683b      	ldr	r3, [r7, #0]
  }
}
 801b7c2:	4618      	mov	r0, r3
 801b7c4:	3708      	adds	r7, #8
 801b7c6:	46bd      	mov	sp, r7
 801b7c8:	bd80      	pop	{r7, pc}
 801b7ca:	bf00      	nop
 801b7cc:	240087e4 	.word	0x240087e4
 801b7d0:	08022284 	.word	0x08022284
 801b7d4:	08022358 	.word	0x08022358
 801b7d8:	080222f8 	.word	0x080222f8

0801b7dc <udp_init>:
/**
 * Initialize this module.
 */
void
udp_init(void)
{
 801b7dc:	b580      	push	{r7, lr}
 801b7de:	af00      	add	r7, sp, #0
#ifdef LWIP_RAND
  udp_port = UDP_ENSURE_LOCAL_PORT_RANGE(LWIP_RAND());
 801b7e0:	f002 ff9e 	bl	801e720 <rand>
 801b7e4:	4603      	mov	r3, r0
 801b7e6:	b29b      	uxth	r3, r3
 801b7e8:	f3c3 030d 	ubfx	r3, r3, #0, #14
 801b7ec:	b29b      	uxth	r3, r3
 801b7ee:	f5a3 4380 	sub.w	r3, r3, #16384	@ 0x4000
 801b7f2:	b29a      	uxth	r2, r3
 801b7f4:	4b01      	ldr	r3, [pc, #4]	@ (801b7fc <udp_init+0x20>)
 801b7f6:	801a      	strh	r2, [r3, #0]
#endif /* LWIP_RAND */
}
 801b7f8:	bf00      	nop
 801b7fa:	bd80      	pop	{r7, pc}
 801b7fc:	24000030 	.word	0x24000030

0801b800 <udp_new_port>:
 *
 * @return a new (free) local UDP port number
 */
static u16_t
udp_new_port(void)
{
 801b800:	b480      	push	{r7}
 801b802:	b083      	sub	sp, #12
 801b804:	af00      	add	r7, sp, #0
  u16_t n = 0;
 801b806:	2300      	movs	r3, #0
 801b808:	80fb      	strh	r3, [r7, #6]
  struct udp_pcb *pcb;

again:
  if (udp_port++ == UDP_LOCAL_PORT_RANGE_END) {
 801b80a:	4b17      	ldr	r3, [pc, #92]	@ (801b868 <udp_new_port+0x68>)
 801b80c:	881b      	ldrh	r3, [r3, #0]
 801b80e:	1c5a      	adds	r2, r3, #1
 801b810:	b291      	uxth	r1, r2
 801b812:	4a15      	ldr	r2, [pc, #84]	@ (801b868 <udp_new_port+0x68>)
 801b814:	8011      	strh	r1, [r2, #0]
 801b816:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 801b81a:	4293      	cmp	r3, r2
 801b81c:	d103      	bne.n	801b826 <udp_new_port+0x26>
    udp_port = UDP_LOCAL_PORT_RANGE_START;
 801b81e:	4b12      	ldr	r3, [pc, #72]	@ (801b868 <udp_new_port+0x68>)
 801b820:	f44f 4240 	mov.w	r2, #49152	@ 0xc000
 801b824:	801a      	strh	r2, [r3, #0]
  }
  /* Check all PCBs. */
  for (pcb = udp_pcbs; pcb != NULL; pcb = pcb->next) {
 801b826:	4b11      	ldr	r3, [pc, #68]	@ (801b86c <udp_new_port+0x6c>)
 801b828:	681b      	ldr	r3, [r3, #0]
 801b82a:	603b      	str	r3, [r7, #0]
 801b82c:	e011      	b.n	801b852 <udp_new_port+0x52>
    if (pcb->local_port == udp_port) {
 801b82e:	683b      	ldr	r3, [r7, #0]
 801b830:	8a5a      	ldrh	r2, [r3, #18]
 801b832:	4b0d      	ldr	r3, [pc, #52]	@ (801b868 <udp_new_port+0x68>)
 801b834:	881b      	ldrh	r3, [r3, #0]
 801b836:	429a      	cmp	r2, r3
 801b838:	d108      	bne.n	801b84c <udp_new_port+0x4c>
      if (++n > (UDP_LOCAL_PORT_RANGE_END - UDP_LOCAL_PORT_RANGE_START)) {
 801b83a:	88fb      	ldrh	r3, [r7, #6]
 801b83c:	3301      	adds	r3, #1
 801b83e:	80fb      	strh	r3, [r7, #6]
 801b840:	88fb      	ldrh	r3, [r7, #6]
 801b842:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 801b846:	d3e0      	bcc.n	801b80a <udp_new_port+0xa>
        return 0;
 801b848:	2300      	movs	r3, #0
 801b84a:	e007      	b.n	801b85c <udp_new_port+0x5c>
  for (pcb = udp_pcbs; pcb != NULL; pcb = pcb->next) {
 801b84c:	683b      	ldr	r3, [r7, #0]
 801b84e:	68db      	ldr	r3, [r3, #12]
 801b850:	603b      	str	r3, [r7, #0]
 801b852:	683b      	ldr	r3, [r7, #0]
 801b854:	2b00      	cmp	r3, #0
 801b856:	d1ea      	bne.n	801b82e <udp_new_port+0x2e>
      }
      goto again;
    }
  }
  return udp_port;
 801b858:	4b03      	ldr	r3, [pc, #12]	@ (801b868 <udp_new_port+0x68>)
 801b85a:	881b      	ldrh	r3, [r3, #0]
}
 801b85c:	4618      	mov	r0, r3
 801b85e:	370c      	adds	r7, #12
 801b860:	46bd      	mov	sp, r7
 801b862:	f85d 7b04 	ldr.w	r7, [sp], #4
 801b866:	4770      	bx	lr
 801b868:	24000030 	.word	0x24000030
 801b86c:	240087f0 	.word	0x240087f0

0801b870 <udp_input_local_match>:
 * @param broadcast 1 if his is an IPv4 broadcast (global or subnet-only), 0 otherwise (only used for IPv4)
 * @return 1 on match, 0 otherwise
 */
static u8_t
udp_input_local_match(struct udp_pcb *pcb, struct netif *inp, u8_t broadcast)
{
 801b870:	b580      	push	{r7, lr}
 801b872:	b084      	sub	sp, #16
 801b874:	af00      	add	r7, sp, #0
 801b876:	60f8      	str	r0, [r7, #12]
 801b878:	60b9      	str	r1, [r7, #8]
 801b87a:	4613      	mov	r3, r2
 801b87c:	71fb      	strb	r3, [r7, #7]
  LWIP_UNUSED_ARG(inp);       /* in IPv6 only case */
  LWIP_UNUSED_ARG(broadcast); /* in IPv6 only case */

  LWIP_ASSERT("udp_input_local_match: invalid pcb", pcb != NULL);
 801b87e:	68fb      	ldr	r3, [r7, #12]
 801b880:	2b00      	cmp	r3, #0
 801b882:	d105      	bne.n	801b890 <udp_input_local_match+0x20>
 801b884:	4b27      	ldr	r3, [pc, #156]	@ (801b924 <udp_input_local_match+0xb4>)
 801b886:	2287      	movs	r2, #135	@ 0x87
 801b888:	4927      	ldr	r1, [pc, #156]	@ (801b928 <udp_input_local_match+0xb8>)
 801b88a:	4828      	ldr	r0, [pc, #160]	@ (801b92c <udp_input_local_match+0xbc>)
 801b88c:	f003 f848 	bl	801e920 <iprintf>
  LWIP_ASSERT("udp_input_local_match: invalid netif", inp != NULL);
 801b890:	68bb      	ldr	r3, [r7, #8]
 801b892:	2b00      	cmp	r3, #0
 801b894:	d105      	bne.n	801b8a2 <udp_input_local_match+0x32>
 801b896:	4b23      	ldr	r3, [pc, #140]	@ (801b924 <udp_input_local_match+0xb4>)
 801b898:	2288      	movs	r2, #136	@ 0x88
 801b89a:	4925      	ldr	r1, [pc, #148]	@ (801b930 <udp_input_local_match+0xc0>)
 801b89c:	4823      	ldr	r0, [pc, #140]	@ (801b92c <udp_input_local_match+0xbc>)
 801b89e:	f003 f83f 	bl	801e920 <iprintf>

  /* check if PCB is bound to specific netif */
  if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 801b8a2:	68fb      	ldr	r3, [r7, #12]
 801b8a4:	7a1b      	ldrb	r3, [r3, #8]
 801b8a6:	2b00      	cmp	r3, #0
 801b8a8:	d00b      	beq.n	801b8c2 <udp_input_local_match+0x52>
      (pcb->netif_idx != netif_get_index(ip_data.current_input_netif))) {
 801b8aa:	68fb      	ldr	r3, [r7, #12]
 801b8ac:	7a1a      	ldrb	r2, [r3, #8]
 801b8ae:	4b21      	ldr	r3, [pc, #132]	@ (801b934 <udp_input_local_match+0xc4>)
 801b8b0:	685b      	ldr	r3, [r3, #4]
 801b8b2:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 801b8b6:	3301      	adds	r3, #1
 801b8b8:	b2db      	uxtb	r3, r3
  if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 801b8ba:	429a      	cmp	r2, r3
 801b8bc:	d001      	beq.n	801b8c2 <udp_input_local_match+0x52>
    return 0;
 801b8be:	2300      	movs	r3, #0
 801b8c0:	e02b      	b.n	801b91a <udp_input_local_match+0xaa>
  /* Only need to check PCB if incoming IP version matches PCB IP version */
  if (IP_ADDR_PCB_VERSION_MATCH_EXACT(pcb, ip_current_dest_addr())) {
#if LWIP_IPV4
    /* Special case: IPv4 broadcast: all or broadcasts in my subnet
     * Note: broadcast variable can only be 1 if it is an IPv4 broadcast */
    if (broadcast != 0) {
 801b8c2:	79fb      	ldrb	r3, [r7, #7]
 801b8c4:	2b00      	cmp	r3, #0
 801b8c6:	d018      	beq.n	801b8fa <udp_input_local_match+0x8a>
#if IP_SOF_BROADCAST_RECV
      if (ip_get_option(pcb, SOF_BROADCAST))
#endif /* IP_SOF_BROADCAST_RECV */
      {
        if (ip4_addr_isany(ip_2_ip4(&pcb->local_ip)) ||
 801b8c8:	68fb      	ldr	r3, [r7, #12]
 801b8ca:	2b00      	cmp	r3, #0
 801b8cc:	d013      	beq.n	801b8f6 <udp_input_local_match+0x86>
 801b8ce:	68fb      	ldr	r3, [r7, #12]
 801b8d0:	681b      	ldr	r3, [r3, #0]
 801b8d2:	2b00      	cmp	r3, #0
 801b8d4:	d00f      	beq.n	801b8f6 <udp_input_local_match+0x86>
            ((ip4_current_dest_addr()->addr == IPADDR_BROADCAST)) ||
 801b8d6:	4b17      	ldr	r3, [pc, #92]	@ (801b934 <udp_input_local_match+0xc4>)
 801b8d8:	695b      	ldr	r3, [r3, #20]
        if (ip4_addr_isany(ip_2_ip4(&pcb->local_ip)) ||
 801b8da:	f1b3 3fff 	cmp.w	r3, #4294967295
 801b8de:	d00a      	beq.n	801b8f6 <udp_input_local_match+0x86>
            ip4_addr_netcmp(ip_2_ip4(&pcb->local_ip), ip4_current_dest_addr(), netif_ip4_netmask(inp))) {
 801b8e0:	68fb      	ldr	r3, [r7, #12]
 801b8e2:	681a      	ldr	r2, [r3, #0]
 801b8e4:	4b13      	ldr	r3, [pc, #76]	@ (801b934 <udp_input_local_match+0xc4>)
 801b8e6:	695b      	ldr	r3, [r3, #20]
 801b8e8:	405a      	eors	r2, r3
 801b8ea:	68bb      	ldr	r3, [r7, #8]
 801b8ec:	3308      	adds	r3, #8
 801b8ee:	681b      	ldr	r3, [r3, #0]
 801b8f0:	4013      	ands	r3, r2
            ((ip4_current_dest_addr()->addr == IPADDR_BROADCAST)) ||
 801b8f2:	2b00      	cmp	r3, #0
 801b8f4:	d110      	bne.n	801b918 <udp_input_local_match+0xa8>
          return 1;
 801b8f6:	2301      	movs	r3, #1
 801b8f8:	e00f      	b.n	801b91a <udp_input_local_match+0xaa>
        }
      }
    } else
#endif /* LWIP_IPV4 */
      /* Handle IPv4 and IPv6: all or exact match */
      if (ip_addr_isany(&pcb->local_ip) || ip_addr_cmp(&pcb->local_ip, ip_current_dest_addr())) {
 801b8fa:	68fb      	ldr	r3, [r7, #12]
 801b8fc:	2b00      	cmp	r3, #0
 801b8fe:	d009      	beq.n	801b914 <udp_input_local_match+0xa4>
 801b900:	68fb      	ldr	r3, [r7, #12]
 801b902:	681b      	ldr	r3, [r3, #0]
 801b904:	2b00      	cmp	r3, #0
 801b906:	d005      	beq.n	801b914 <udp_input_local_match+0xa4>
 801b908:	68fb      	ldr	r3, [r7, #12]
 801b90a:	681a      	ldr	r2, [r3, #0]
 801b90c:	4b09      	ldr	r3, [pc, #36]	@ (801b934 <udp_input_local_match+0xc4>)
 801b90e:	695b      	ldr	r3, [r3, #20]
 801b910:	429a      	cmp	r2, r3
 801b912:	d101      	bne.n	801b918 <udp_input_local_match+0xa8>
        return 1;
 801b914:	2301      	movs	r3, #1
 801b916:	e000      	b.n	801b91a <udp_input_local_match+0xaa>
      }
  }

  return 0;
 801b918:	2300      	movs	r3, #0
}
 801b91a:	4618      	mov	r0, r3
 801b91c:	3710      	adds	r7, #16
 801b91e:	46bd      	mov	sp, r7
 801b920:	bd80      	pop	{r7, pc}
 801b922:	bf00      	nop
 801b924:	0802236c 	.word	0x0802236c
 801b928:	0802239c 	.word	0x0802239c
 801b92c:	080223c0 	.word	0x080223c0
 801b930:	080223e8 	.word	0x080223e8
 801b934:	24005394 	.word	0x24005394

0801b938 <udp_input>:
 * @param inp network interface on which the datagram was received.
 *
 */
void
udp_input(struct pbuf *p, struct netif *inp)
{
 801b938:	b590      	push	{r4, r7, lr}
 801b93a:	b08d      	sub	sp, #52	@ 0x34
 801b93c:	af02      	add	r7, sp, #8
 801b93e:	6078      	str	r0, [r7, #4]
 801b940:	6039      	str	r1, [r7, #0]
  struct udp_hdr *udphdr;
  struct udp_pcb *pcb, *prev;
  struct udp_pcb *uncon_pcb;
  u16_t src, dest;
  u8_t broadcast;
  u8_t for_us = 0;
 801b942:	2300      	movs	r3, #0
 801b944:	76fb      	strb	r3, [r7, #27]

  LWIP_UNUSED_ARG(inp);

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ASSERT("udp_input: invalid pbuf", p != NULL);
 801b946:	687b      	ldr	r3, [r7, #4]
 801b948:	2b00      	cmp	r3, #0
 801b94a:	d105      	bne.n	801b958 <udp_input+0x20>
 801b94c:	4b7c      	ldr	r3, [pc, #496]	@ (801bb40 <udp_input+0x208>)
 801b94e:	22cf      	movs	r2, #207	@ 0xcf
 801b950:	497c      	ldr	r1, [pc, #496]	@ (801bb44 <udp_input+0x20c>)
 801b952:	487d      	ldr	r0, [pc, #500]	@ (801bb48 <udp_input+0x210>)
 801b954:	f002 ffe4 	bl	801e920 <iprintf>
  LWIP_ASSERT("udp_input: invalid netif", inp != NULL);
 801b958:	683b      	ldr	r3, [r7, #0]
 801b95a:	2b00      	cmp	r3, #0
 801b95c:	d105      	bne.n	801b96a <udp_input+0x32>
 801b95e:	4b78      	ldr	r3, [pc, #480]	@ (801bb40 <udp_input+0x208>)
 801b960:	22d0      	movs	r2, #208	@ 0xd0
 801b962:	497a      	ldr	r1, [pc, #488]	@ (801bb4c <udp_input+0x214>)
 801b964:	4878      	ldr	r0, [pc, #480]	@ (801bb48 <udp_input+0x210>)
 801b966:	f002 ffdb 	bl	801e920 <iprintf>
  PERF_START;

  UDP_STATS_INC(udp.recv);

  /* Check minimum length (UDP header) */
  if (p->len < UDP_HLEN) {
 801b96a:	687b      	ldr	r3, [r7, #4]
 801b96c:	895b      	ldrh	r3, [r3, #10]
 801b96e:	2b07      	cmp	r3, #7
 801b970:	d803      	bhi.n	801b97a <udp_input+0x42>
    LWIP_DEBUGF(UDP_DEBUG,
                ("udp_input: short UDP datagram (%"U16_F" bytes) discarded\n", p->tot_len));
    UDP_STATS_INC(udp.lenerr);
    UDP_STATS_INC(udp.drop);
    MIB2_STATS_INC(mib2.udpinerrors);
    pbuf_free(p);
 801b972:	6878      	ldr	r0, [r7, #4]
 801b974:	f7f9 fa96 	bl	8014ea4 <pbuf_free>
    goto end;
 801b978:	e0de      	b.n	801bb38 <udp_input+0x200>
  }

  udphdr = (struct udp_hdr *)p->payload;
 801b97a:	687b      	ldr	r3, [r7, #4]
 801b97c:	685b      	ldr	r3, [r3, #4]
 801b97e:	617b      	str	r3, [r7, #20]

  /* is broadcast packet ? */
  broadcast = ip_addr_isbroadcast(ip_current_dest_addr(), ip_current_netif());
 801b980:	4b73      	ldr	r3, [pc, #460]	@ (801bb50 <udp_input+0x218>)
 801b982:	695b      	ldr	r3, [r3, #20]
 801b984:	4a72      	ldr	r2, [pc, #456]	@ (801bb50 <udp_input+0x218>)
 801b986:	6812      	ldr	r2, [r2, #0]
 801b988:	4611      	mov	r1, r2
 801b98a:	4618      	mov	r0, r3
 801b98c:	f001 fdbc 	bl	801d508 <ip4_addr_isbroadcast_u32>
 801b990:	4603      	mov	r3, r0
 801b992:	74fb      	strb	r3, [r7, #19]

  LWIP_DEBUGF(UDP_DEBUG, ("udp_input: received datagram of length %"U16_F"\n", p->tot_len));

  /* convert src and dest ports to host byte order */
  src = lwip_ntohs(udphdr->src);
 801b994:	697b      	ldr	r3, [r7, #20]
 801b996:	881b      	ldrh	r3, [r3, #0]
 801b998:	b29b      	uxth	r3, r3
 801b99a:	4618      	mov	r0, r3
 801b99c:	f7f7 fdc8 	bl	8013530 <lwip_htons>
 801b9a0:	4603      	mov	r3, r0
 801b9a2:	823b      	strh	r3, [r7, #16]
  dest = lwip_ntohs(udphdr->dest);
 801b9a4:	697b      	ldr	r3, [r7, #20]
 801b9a6:	885b      	ldrh	r3, [r3, #2]
 801b9a8:	b29b      	uxth	r3, r3
 801b9aa:	4618      	mov	r0, r3
 801b9ac:	f7f7 fdc0 	bl	8013530 <lwip_htons>
 801b9b0:	4603      	mov	r3, r0
 801b9b2:	81fb      	strh	r3, [r7, #14]
  ip_addr_debug_print_val(UDP_DEBUG, *ip_current_dest_addr());
  LWIP_DEBUGF(UDP_DEBUG, (", %"U16_F") <-- (", lwip_ntohs(udphdr->dest)));
  ip_addr_debug_print_val(UDP_DEBUG, *ip_current_src_addr());
  LWIP_DEBUGF(UDP_DEBUG, (", %"U16_F")\n", lwip_ntohs(udphdr->src)));

  pcb = NULL;
 801b9b4:	2300      	movs	r3, #0
 801b9b6:	627b      	str	r3, [r7, #36]	@ 0x24
  prev = NULL;
 801b9b8:	2300      	movs	r3, #0
 801b9ba:	623b      	str	r3, [r7, #32]
  uncon_pcb = NULL;
 801b9bc:	2300      	movs	r3, #0
 801b9be:	61fb      	str	r3, [r7, #28]
  /* Iterate through the UDP pcb list for a matching pcb.
   * 'Perfect match' pcbs (connected to the remote port & ip address) are
   * preferred. If no perfect match is found, the first unconnected pcb that
   * matches the local port and ip address gets the datagram. */
  for (pcb = udp_pcbs; pcb != NULL; pcb = pcb->next) {
 801b9c0:	4b64      	ldr	r3, [pc, #400]	@ (801bb54 <udp_input+0x21c>)
 801b9c2:	681b      	ldr	r3, [r3, #0]
 801b9c4:	627b      	str	r3, [r7, #36]	@ 0x24
 801b9c6:	e054      	b.n	801ba72 <udp_input+0x13a>
    LWIP_DEBUGF(UDP_DEBUG, (", %"U16_F") <-- (", pcb->local_port));
    ip_addr_debug_print_val(UDP_DEBUG, pcb->remote_ip);
    LWIP_DEBUGF(UDP_DEBUG, (", %"U16_F")\n", pcb->remote_port));

    /* compare PCB local addr+port to UDP destination addr+port */
    if ((pcb->local_port == dest) &&
 801b9c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801b9ca:	8a5b      	ldrh	r3, [r3, #18]
 801b9cc:	89fa      	ldrh	r2, [r7, #14]
 801b9ce:	429a      	cmp	r2, r3
 801b9d0:	d14a      	bne.n	801ba68 <udp_input+0x130>
        (udp_input_local_match(pcb, inp, broadcast) != 0)) {
 801b9d2:	7cfb      	ldrb	r3, [r7, #19]
 801b9d4:	461a      	mov	r2, r3
 801b9d6:	6839      	ldr	r1, [r7, #0]
 801b9d8:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 801b9da:	f7ff ff49 	bl	801b870 <udp_input_local_match>
 801b9de:	4603      	mov	r3, r0
    if ((pcb->local_port == dest) &&
 801b9e0:	2b00      	cmp	r3, #0
 801b9e2:	d041      	beq.n	801ba68 <udp_input+0x130>
      if ((pcb->flags & UDP_FLAGS_CONNECTED) == 0) {
 801b9e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801b9e6:	7c1b      	ldrb	r3, [r3, #16]
 801b9e8:	f003 0304 	and.w	r3, r3, #4
 801b9ec:	2b00      	cmp	r3, #0
 801b9ee:	d11d      	bne.n	801ba2c <udp_input+0xf4>
        if (uncon_pcb == NULL) {
 801b9f0:	69fb      	ldr	r3, [r7, #28]
 801b9f2:	2b00      	cmp	r3, #0
 801b9f4:	d102      	bne.n	801b9fc <udp_input+0xc4>
          /* the first unconnected matching PCB */
          uncon_pcb = pcb;
 801b9f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801b9f8:	61fb      	str	r3, [r7, #28]
 801b9fa:	e017      	b.n	801ba2c <udp_input+0xf4>
#if LWIP_IPV4
        } else if (broadcast && ip4_current_dest_addr()->addr == IPADDR_BROADCAST) {
 801b9fc:	7cfb      	ldrb	r3, [r7, #19]
 801b9fe:	2b00      	cmp	r3, #0
 801ba00:	d014      	beq.n	801ba2c <udp_input+0xf4>
 801ba02:	4b53      	ldr	r3, [pc, #332]	@ (801bb50 <udp_input+0x218>)
 801ba04:	695b      	ldr	r3, [r3, #20]
 801ba06:	f1b3 3fff 	cmp.w	r3, #4294967295
 801ba0a:	d10f      	bne.n	801ba2c <udp_input+0xf4>
          /* global broadcast address (only valid for IPv4; match was checked before) */
          if (!IP_IS_V4_VAL(uncon_pcb->local_ip) || !ip4_addr_cmp(ip_2_ip4(&uncon_pcb->local_ip), netif_ip4_addr(inp))) {
 801ba0c:	69fb      	ldr	r3, [r7, #28]
 801ba0e:	681a      	ldr	r2, [r3, #0]
 801ba10:	683b      	ldr	r3, [r7, #0]
 801ba12:	3304      	adds	r3, #4
 801ba14:	681b      	ldr	r3, [r3, #0]
 801ba16:	429a      	cmp	r2, r3
 801ba18:	d008      	beq.n	801ba2c <udp_input+0xf4>
            /* uncon_pcb does not match the input netif, check this pcb */
            if (IP_IS_V4_VAL(pcb->local_ip) && ip4_addr_cmp(ip_2_ip4(&pcb->local_ip), netif_ip4_addr(inp))) {
 801ba1a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801ba1c:	681a      	ldr	r2, [r3, #0]
 801ba1e:	683b      	ldr	r3, [r7, #0]
 801ba20:	3304      	adds	r3, #4
 801ba22:	681b      	ldr	r3, [r3, #0]
 801ba24:	429a      	cmp	r2, r3
 801ba26:	d101      	bne.n	801ba2c <udp_input+0xf4>
              /* better match */
              uncon_pcb = pcb;
 801ba28:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801ba2a:	61fb      	str	r3, [r7, #28]
        }
#endif /* SO_REUSE */
      }

      /* compare PCB remote addr+port to UDP source addr+port */
      if ((pcb->remote_port == src) &&
 801ba2c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801ba2e:	8a9b      	ldrh	r3, [r3, #20]
 801ba30:	8a3a      	ldrh	r2, [r7, #16]
 801ba32:	429a      	cmp	r2, r3
 801ba34:	d118      	bne.n	801ba68 <udp_input+0x130>
          (ip_addr_isany_val(pcb->remote_ip) ||
 801ba36:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801ba38:	685b      	ldr	r3, [r3, #4]
      if ((pcb->remote_port == src) &&
 801ba3a:	2b00      	cmp	r3, #0
 801ba3c:	d005      	beq.n	801ba4a <udp_input+0x112>
           ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()))) {
 801ba3e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801ba40:	685a      	ldr	r2, [r3, #4]
 801ba42:	4b43      	ldr	r3, [pc, #268]	@ (801bb50 <udp_input+0x218>)
 801ba44:	691b      	ldr	r3, [r3, #16]
          (ip_addr_isany_val(pcb->remote_ip) ||
 801ba46:	429a      	cmp	r2, r3
 801ba48:	d10e      	bne.n	801ba68 <udp_input+0x130>
        /* the first fully matching PCB */
        if (prev != NULL) {
 801ba4a:	6a3b      	ldr	r3, [r7, #32]
 801ba4c:	2b00      	cmp	r3, #0
 801ba4e:	d014      	beq.n	801ba7a <udp_input+0x142>
          /* move the pcb to the front of udp_pcbs so that is
             found faster next time */
          prev->next = pcb->next;
 801ba50:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801ba52:	68da      	ldr	r2, [r3, #12]
 801ba54:	6a3b      	ldr	r3, [r7, #32]
 801ba56:	60da      	str	r2, [r3, #12]
          pcb->next = udp_pcbs;
 801ba58:	4b3e      	ldr	r3, [pc, #248]	@ (801bb54 <udp_input+0x21c>)
 801ba5a:	681a      	ldr	r2, [r3, #0]
 801ba5c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801ba5e:	60da      	str	r2, [r3, #12]
          udp_pcbs = pcb;
 801ba60:	4a3c      	ldr	r2, [pc, #240]	@ (801bb54 <udp_input+0x21c>)
 801ba62:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801ba64:	6013      	str	r3, [r2, #0]
        } else {
          UDP_STATS_INC(udp.cachehit);
        }
        break;
 801ba66:	e008      	b.n	801ba7a <udp_input+0x142>
      }
    }

    prev = pcb;
 801ba68:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801ba6a:	623b      	str	r3, [r7, #32]
  for (pcb = udp_pcbs; pcb != NULL; pcb = pcb->next) {
 801ba6c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801ba6e:	68db      	ldr	r3, [r3, #12]
 801ba70:	627b      	str	r3, [r7, #36]	@ 0x24
 801ba72:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801ba74:	2b00      	cmp	r3, #0
 801ba76:	d1a7      	bne.n	801b9c8 <udp_input+0x90>
 801ba78:	e000      	b.n	801ba7c <udp_input+0x144>
        break;
 801ba7a:	bf00      	nop
  }
  /* no fully matching pcb found? then look for an unconnected pcb */
  if (pcb == NULL) {
 801ba7c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801ba7e:	2b00      	cmp	r3, #0
 801ba80:	d101      	bne.n	801ba86 <udp_input+0x14e>
    pcb = uncon_pcb;
 801ba82:	69fb      	ldr	r3, [r7, #28]
 801ba84:	627b      	str	r3, [r7, #36]	@ 0x24
  }

  /* Check checksum if this is a match or if it was directed at us. */
  if (pcb != NULL) {
 801ba86:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801ba88:	2b00      	cmp	r3, #0
 801ba8a:	d002      	beq.n	801ba92 <udp_input+0x15a>
    for_us = 1;
 801ba8c:	2301      	movs	r3, #1
 801ba8e:	76fb      	strb	r3, [r7, #27]
 801ba90:	e00a      	b.n	801baa8 <udp_input+0x170>
      for_us = netif_get_ip6_addr_match(inp, ip6_current_dest_addr()) >= 0;
    }
#endif /* LWIP_IPV6 */
#if LWIP_IPV4
    if (!ip_current_is_v6()) {
      for_us = ip4_addr_cmp(netif_ip4_addr(inp), ip4_current_dest_addr());
 801ba92:	683b      	ldr	r3, [r7, #0]
 801ba94:	3304      	adds	r3, #4
 801ba96:	681a      	ldr	r2, [r3, #0]
 801ba98:	4b2d      	ldr	r3, [pc, #180]	@ (801bb50 <udp_input+0x218>)
 801ba9a:	695b      	ldr	r3, [r3, #20]
 801ba9c:	429a      	cmp	r2, r3
 801ba9e:	bf0c      	ite	eq
 801baa0:	2301      	moveq	r3, #1
 801baa2:	2300      	movne	r3, #0
 801baa4:	b2db      	uxtb	r3, r3
 801baa6:	76fb      	strb	r3, [r7, #27]
    }
#endif /* LWIP_IPV4 */
  }

  if (for_us) {
 801baa8:	7efb      	ldrb	r3, [r7, #27]
 801baaa:	2b00      	cmp	r3, #0
 801baac:	d041      	beq.n	801bb32 <udp_input+0x1fa>
          }
        }
      }
    }
#endif /* CHECKSUM_CHECK_UDP */
    if (pbuf_remove_header(p, UDP_HLEN)) {
 801baae:	2108      	movs	r1, #8
 801bab0:	6878      	ldr	r0, [r7, #4]
 801bab2:	f7f9 f971 	bl	8014d98 <pbuf_remove_header>
 801bab6:	4603      	mov	r3, r0
 801bab8:	2b00      	cmp	r3, #0
 801baba:	d00a      	beq.n	801bad2 <udp_input+0x19a>
      /* Can we cope with this failing? Just assert for now */
      LWIP_ASSERT("pbuf_remove_header failed\n", 0);
 801babc:	4b20      	ldr	r3, [pc, #128]	@ (801bb40 <udp_input+0x208>)
 801babe:	f44f 72b8 	mov.w	r2, #368	@ 0x170
 801bac2:	4925      	ldr	r1, [pc, #148]	@ (801bb58 <udp_input+0x220>)
 801bac4:	4820      	ldr	r0, [pc, #128]	@ (801bb48 <udp_input+0x210>)
 801bac6:	f002 ff2b 	bl	801e920 <iprintf>
      UDP_STATS_INC(udp.drop);
      MIB2_STATS_INC(mib2.udpinerrors);
      pbuf_free(p);
 801baca:	6878      	ldr	r0, [r7, #4]
 801bacc:	f7f9 f9ea 	bl	8014ea4 <pbuf_free>
      goto end;
 801bad0:	e032      	b.n	801bb38 <udp_input+0x200>
    }

    if (pcb != NULL) {
 801bad2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801bad4:	2b00      	cmp	r3, #0
 801bad6:	d012      	beq.n	801bafe <udp_input+0x1c6>
          }
        }
      }
#endif /* SO_REUSE && SO_REUSE_RXTOALL */
      /* callback */
      if (pcb->recv != NULL) {
 801bad8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801bada:	699b      	ldr	r3, [r3, #24]
 801badc:	2b00      	cmp	r3, #0
 801bade:	d00a      	beq.n	801baf6 <udp_input+0x1be>
        /* now the recv function is responsible for freeing p */
        pcb->recv(pcb->recv_arg, pcb, p, ip_current_src_addr(), src);
 801bae0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801bae2:	699c      	ldr	r4, [r3, #24]
 801bae4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801bae6:	69d8      	ldr	r0, [r3, #28]
 801bae8:	8a3b      	ldrh	r3, [r7, #16]
 801baea:	9300      	str	r3, [sp, #0]
 801baec:	4b1b      	ldr	r3, [pc, #108]	@ (801bb5c <udp_input+0x224>)
 801baee:	687a      	ldr	r2, [r7, #4]
 801baf0:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 801baf2:	47a0      	blx	r4
  } else {
    pbuf_free(p);
  }
end:
  PERF_STOP("udp_input");
  return;
 801baf4:	e021      	b.n	801bb3a <udp_input+0x202>
        pbuf_free(p);
 801baf6:	6878      	ldr	r0, [r7, #4]
 801baf8:	f7f9 f9d4 	bl	8014ea4 <pbuf_free>
        goto end;
 801bafc:	e01c      	b.n	801bb38 <udp_input+0x200>
      if (!broadcast && !ip_addr_ismulticast(ip_current_dest_addr())) {
 801bafe:	7cfb      	ldrb	r3, [r7, #19]
 801bb00:	2b00      	cmp	r3, #0
 801bb02:	d112      	bne.n	801bb2a <udp_input+0x1f2>
 801bb04:	4b12      	ldr	r3, [pc, #72]	@ (801bb50 <udp_input+0x218>)
 801bb06:	695b      	ldr	r3, [r3, #20]
 801bb08:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 801bb0c:	2be0      	cmp	r3, #224	@ 0xe0
 801bb0e:	d00c      	beq.n	801bb2a <udp_input+0x1f2>
        pbuf_header_force(p, (s16_t)(ip_current_header_tot_len() + UDP_HLEN));
 801bb10:	4b0f      	ldr	r3, [pc, #60]	@ (801bb50 <udp_input+0x218>)
 801bb12:	899b      	ldrh	r3, [r3, #12]
 801bb14:	3308      	adds	r3, #8
 801bb16:	b29b      	uxth	r3, r3
 801bb18:	b21b      	sxth	r3, r3
 801bb1a:	4619      	mov	r1, r3
 801bb1c:	6878      	ldr	r0, [r7, #4]
 801bb1e:	f7f9 f9ae 	bl	8014e7e <pbuf_header_force>
        icmp_port_unreach(ip_current_is_v6(), p);
 801bb22:	2103      	movs	r1, #3
 801bb24:	6878      	ldr	r0, [r7, #4]
 801bb26:	f001 f9c5 	bl	801ceb4 <icmp_dest_unreach>
      pbuf_free(p);
 801bb2a:	6878      	ldr	r0, [r7, #4]
 801bb2c:	f7f9 f9ba 	bl	8014ea4 <pbuf_free>
  return;
 801bb30:	e003      	b.n	801bb3a <udp_input+0x202>
    pbuf_free(p);
 801bb32:	6878      	ldr	r0, [r7, #4]
 801bb34:	f7f9 f9b6 	bl	8014ea4 <pbuf_free>
  return;
 801bb38:	bf00      	nop
  UDP_STATS_INC(udp.drop);
  MIB2_STATS_INC(mib2.udpinerrors);
  pbuf_free(p);
  PERF_STOP("udp_input");
#endif /* CHECKSUM_CHECK_UDP */
}
 801bb3a:	372c      	adds	r7, #44	@ 0x2c
 801bb3c:	46bd      	mov	sp, r7
 801bb3e:	bd90      	pop	{r4, r7, pc}
 801bb40:	0802236c 	.word	0x0802236c
 801bb44:	08022410 	.word	0x08022410
 801bb48:	080223c0 	.word	0x080223c0
 801bb4c:	08022428 	.word	0x08022428
 801bb50:	24005394 	.word	0x24005394
 801bb54:	240087f0 	.word	0x240087f0
 801bb58:	08022444 	.word	0x08022444
 801bb5c:	240053a4 	.word	0x240053a4

0801bb60 <udp_bind>:
 *
 * @see udp_disconnect()
 */
err_t
udp_bind(struct udp_pcb *pcb, const ip_addr_t *ipaddr, u16_t port)
{
 801bb60:	b580      	push	{r7, lr}
 801bb62:	b086      	sub	sp, #24
 801bb64:	af00      	add	r7, sp, #0
 801bb66:	60f8      	str	r0, [r7, #12]
 801bb68:	60b9      	str	r1, [r7, #8]
 801bb6a:	4613      	mov	r3, r2
 801bb6c:	80fb      	strh	r3, [r7, #6]

  LWIP_ASSERT_CORE_LOCKED();

#if LWIP_IPV4
  /* Don't propagate NULL pointer (IPv4 ANY) to subsequent functions */
  if (ipaddr == NULL) {
 801bb6e:	68bb      	ldr	r3, [r7, #8]
 801bb70:	2b00      	cmp	r3, #0
 801bb72:	d101      	bne.n	801bb78 <udp_bind+0x18>
    ipaddr = IP4_ADDR_ANY;
 801bb74:	4b39      	ldr	r3, [pc, #228]	@ (801bc5c <udp_bind+0xfc>)
 801bb76:	60bb      	str	r3, [r7, #8]
  }
#else /* LWIP_IPV4 */
  LWIP_ERROR("udp_bind: invalid ipaddr", ipaddr != NULL, return ERR_ARG);
#endif /* LWIP_IPV4 */

  LWIP_ERROR("udp_bind: invalid pcb", pcb != NULL, return ERR_ARG);
 801bb78:	68fb      	ldr	r3, [r7, #12]
 801bb7a:	2b00      	cmp	r3, #0
 801bb7c:	d109      	bne.n	801bb92 <udp_bind+0x32>
 801bb7e:	4b38      	ldr	r3, [pc, #224]	@ (801bc60 <udp_bind+0x100>)
 801bb80:	f240 32b7 	movw	r2, #951	@ 0x3b7
 801bb84:	4937      	ldr	r1, [pc, #220]	@ (801bc64 <udp_bind+0x104>)
 801bb86:	4838      	ldr	r0, [pc, #224]	@ (801bc68 <udp_bind+0x108>)
 801bb88:	f002 feca 	bl	801e920 <iprintf>
 801bb8c:	f06f 030f 	mvn.w	r3, #15
 801bb90:	e060      	b.n	801bc54 <udp_bind+0xf4>

  LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE, ("udp_bind(ipaddr = "));
  ip_addr_debug_print(UDP_DEBUG | LWIP_DBG_TRACE, ipaddr);
  LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE, (", port = %"U16_F")\n", port));

  rebind = 0;
 801bb92:	2300      	movs	r3, #0
 801bb94:	74fb      	strb	r3, [r7, #19]
  /* Check for double bind and rebind of the same pcb */
  for (ipcb = udp_pcbs; ipcb != NULL; ipcb = ipcb->next) {
 801bb96:	4b35      	ldr	r3, [pc, #212]	@ (801bc6c <udp_bind+0x10c>)
 801bb98:	681b      	ldr	r3, [r3, #0]
 801bb9a:	617b      	str	r3, [r7, #20]
 801bb9c:	e009      	b.n	801bbb2 <udp_bind+0x52>
    /* is this UDP PCB already on active list? */
    if (pcb == ipcb) {
 801bb9e:	68fa      	ldr	r2, [r7, #12]
 801bba0:	697b      	ldr	r3, [r7, #20]
 801bba2:	429a      	cmp	r2, r3
 801bba4:	d102      	bne.n	801bbac <udp_bind+0x4c>
      rebind = 1;
 801bba6:	2301      	movs	r3, #1
 801bba8:	74fb      	strb	r3, [r7, #19]
      break;
 801bbaa:	e005      	b.n	801bbb8 <udp_bind+0x58>
  for (ipcb = udp_pcbs; ipcb != NULL; ipcb = ipcb->next) {
 801bbac:	697b      	ldr	r3, [r7, #20]
 801bbae:	68db      	ldr	r3, [r3, #12]
 801bbb0:	617b      	str	r3, [r7, #20]
 801bbb2:	697b      	ldr	r3, [r7, #20]
 801bbb4:	2b00      	cmp	r3, #0
 801bbb6:	d1f2      	bne.n	801bb9e <udp_bind+0x3e>
    ipaddr = &zoned_ipaddr;
  }
#endif /* LWIP_IPV6 && LWIP_IPV6_SCOPES */

  /* no port specified? */
  if (port == 0) {
 801bbb8:	88fb      	ldrh	r3, [r7, #6]
 801bbba:	2b00      	cmp	r3, #0
 801bbbc:	d109      	bne.n	801bbd2 <udp_bind+0x72>
    port = udp_new_port();
 801bbbe:	f7ff fe1f 	bl	801b800 <udp_new_port>
 801bbc2:	4603      	mov	r3, r0
 801bbc4:	80fb      	strh	r3, [r7, #6]
    if (port == 0) {
 801bbc6:	88fb      	ldrh	r3, [r7, #6]
 801bbc8:	2b00      	cmp	r3, #0
 801bbca:	d12c      	bne.n	801bc26 <udp_bind+0xc6>
      /* no more ports available in local range */
      LWIP_DEBUGF(UDP_DEBUG, ("udp_bind: out of free UDP ports\n"));
      return ERR_USE;
 801bbcc:	f06f 0307 	mvn.w	r3, #7
 801bbd0:	e040      	b.n	801bc54 <udp_bind+0xf4>
    }
  } else {
    for (ipcb = udp_pcbs; ipcb != NULL; ipcb = ipcb->next) {
 801bbd2:	4b26      	ldr	r3, [pc, #152]	@ (801bc6c <udp_bind+0x10c>)
 801bbd4:	681b      	ldr	r3, [r3, #0]
 801bbd6:	617b      	str	r3, [r7, #20]
 801bbd8:	e022      	b.n	801bc20 <udp_bind+0xc0>
      if (pcb != ipcb) {
 801bbda:	68fa      	ldr	r2, [r7, #12]
 801bbdc:	697b      	ldr	r3, [r7, #20]
 801bbde:	429a      	cmp	r2, r3
 801bbe0:	d01b      	beq.n	801bc1a <udp_bind+0xba>
        if (!ip_get_option(pcb, SOF_REUSEADDR) ||
            !ip_get_option(ipcb, SOF_REUSEADDR))
#endif /* SO_REUSE */
        {
          /* port matches that of PCB in list and REUSEADDR not set -> reject */
          if ((ipcb->local_port == port) &&
 801bbe2:	697b      	ldr	r3, [r7, #20]
 801bbe4:	8a5b      	ldrh	r3, [r3, #18]
 801bbe6:	88fa      	ldrh	r2, [r7, #6]
 801bbe8:	429a      	cmp	r2, r3
 801bbea:	d116      	bne.n	801bc1a <udp_bind+0xba>
              /* IP address matches or any IP used? */
              (ip_addr_cmp(&ipcb->local_ip, ipaddr) || ip_addr_isany(ipaddr) ||
 801bbec:	697b      	ldr	r3, [r7, #20]
 801bbee:	681a      	ldr	r2, [r3, #0]
 801bbf0:	68bb      	ldr	r3, [r7, #8]
 801bbf2:	681b      	ldr	r3, [r3, #0]
          if ((ipcb->local_port == port) &&
 801bbf4:	429a      	cmp	r2, r3
 801bbf6:	d00d      	beq.n	801bc14 <udp_bind+0xb4>
              (ip_addr_cmp(&ipcb->local_ip, ipaddr) || ip_addr_isany(ipaddr) ||
 801bbf8:	68bb      	ldr	r3, [r7, #8]
 801bbfa:	2b00      	cmp	r3, #0
 801bbfc:	d00a      	beq.n	801bc14 <udp_bind+0xb4>
 801bbfe:	68bb      	ldr	r3, [r7, #8]
 801bc00:	681b      	ldr	r3, [r3, #0]
 801bc02:	2b00      	cmp	r3, #0
 801bc04:	d006      	beq.n	801bc14 <udp_bind+0xb4>
              ip_addr_isany(&ipcb->local_ip))) {
 801bc06:	697b      	ldr	r3, [r7, #20]
              (ip_addr_cmp(&ipcb->local_ip, ipaddr) || ip_addr_isany(ipaddr) ||
 801bc08:	2b00      	cmp	r3, #0
 801bc0a:	d003      	beq.n	801bc14 <udp_bind+0xb4>
              ip_addr_isany(&ipcb->local_ip))) {
 801bc0c:	697b      	ldr	r3, [r7, #20]
 801bc0e:	681b      	ldr	r3, [r3, #0]
 801bc10:	2b00      	cmp	r3, #0
 801bc12:	d102      	bne.n	801bc1a <udp_bind+0xba>
            /* other PCB already binds to this local IP and port */
            LWIP_DEBUGF(UDP_DEBUG,
                        ("udp_bind: local port %"U16_F" already bound by another pcb\n", port));
            return ERR_USE;
 801bc14:	f06f 0307 	mvn.w	r3, #7
 801bc18:	e01c      	b.n	801bc54 <udp_bind+0xf4>
    for (ipcb = udp_pcbs; ipcb != NULL; ipcb = ipcb->next) {
 801bc1a:	697b      	ldr	r3, [r7, #20]
 801bc1c:	68db      	ldr	r3, [r3, #12]
 801bc1e:	617b      	str	r3, [r7, #20]
 801bc20:	697b      	ldr	r3, [r7, #20]
 801bc22:	2b00      	cmp	r3, #0
 801bc24:	d1d9      	bne.n	801bbda <udp_bind+0x7a>
        }
      }
    }
  }

  ip_addr_set_ipaddr(&pcb->local_ip, ipaddr);
 801bc26:	68bb      	ldr	r3, [r7, #8]
 801bc28:	2b00      	cmp	r3, #0
 801bc2a:	d002      	beq.n	801bc32 <udp_bind+0xd2>
 801bc2c:	68bb      	ldr	r3, [r7, #8]
 801bc2e:	681b      	ldr	r3, [r3, #0]
 801bc30:	e000      	b.n	801bc34 <udp_bind+0xd4>
 801bc32:	2300      	movs	r3, #0
 801bc34:	68fa      	ldr	r2, [r7, #12]
 801bc36:	6013      	str	r3, [r2, #0]

  pcb->local_port = port;
 801bc38:	68fb      	ldr	r3, [r7, #12]
 801bc3a:	88fa      	ldrh	r2, [r7, #6]
 801bc3c:	825a      	strh	r2, [r3, #18]
  mib2_udp_bind(pcb);
  /* pcb not active yet? */
  if (rebind == 0) {
 801bc3e:	7cfb      	ldrb	r3, [r7, #19]
 801bc40:	2b00      	cmp	r3, #0
 801bc42:	d106      	bne.n	801bc52 <udp_bind+0xf2>
    /* place the PCB on the active list if not already there */
    pcb->next = udp_pcbs;
 801bc44:	4b09      	ldr	r3, [pc, #36]	@ (801bc6c <udp_bind+0x10c>)
 801bc46:	681a      	ldr	r2, [r3, #0]
 801bc48:	68fb      	ldr	r3, [r7, #12]
 801bc4a:	60da      	str	r2, [r3, #12]
    udp_pcbs = pcb;
 801bc4c:	4a07      	ldr	r2, [pc, #28]	@ (801bc6c <udp_bind+0x10c>)
 801bc4e:	68fb      	ldr	r3, [r7, #12]
 801bc50:	6013      	str	r3, [r2, #0]
  }
  LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, ("udp_bind: bound to "));
  ip_addr_debug_print_val(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, pcb->local_ip);
  LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, (", port %"U16_F")\n", pcb->local_port));
  return ERR_OK;
 801bc52:	2300      	movs	r3, #0
}
 801bc54:	4618      	mov	r0, r3
 801bc56:	3718      	adds	r7, #24
 801bc58:	46bd      	mov	sp, r7
 801bc5a:	bd80      	pop	{r7, pc}
 801bc5c:	08022f8c 	.word	0x08022f8c
 801bc60:	0802236c 	.word	0x0802236c
 801bc64:	08022634 	.word	0x08022634
 801bc68:	080223c0 	.word	0x080223c0
 801bc6c:	240087f0 	.word	0x240087f0

0801bc70 <udp_recv>:
 * @param recv function pointer of the callback function
 * @param recv_arg additional argument to pass to the callback function
 */
void
udp_recv(struct udp_pcb *pcb, udp_recv_fn recv, void *recv_arg)
{
 801bc70:	b580      	push	{r7, lr}
 801bc72:	b084      	sub	sp, #16
 801bc74:	af00      	add	r7, sp, #0
 801bc76:	60f8      	str	r0, [r7, #12]
 801bc78:	60b9      	str	r1, [r7, #8]
 801bc7a:	607a      	str	r2, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("udp_recv: invalid pcb", pcb != NULL, return);
 801bc7c:	68fb      	ldr	r3, [r7, #12]
 801bc7e:	2b00      	cmp	r3, #0
 801bc80:	d107      	bne.n	801bc92 <udp_recv+0x22>
 801bc82:	4b08      	ldr	r3, [pc, #32]	@ (801bca4 <udp_recv+0x34>)
 801bc84:	f240 428a 	movw	r2, #1162	@ 0x48a
 801bc88:	4907      	ldr	r1, [pc, #28]	@ (801bca8 <udp_recv+0x38>)
 801bc8a:	4808      	ldr	r0, [pc, #32]	@ (801bcac <udp_recv+0x3c>)
 801bc8c:	f002 fe48 	bl	801e920 <iprintf>
 801bc90:	e005      	b.n	801bc9e <udp_recv+0x2e>

  /* remember recv() callback and user data */
  pcb->recv = recv;
 801bc92:	68fb      	ldr	r3, [r7, #12]
 801bc94:	68ba      	ldr	r2, [r7, #8]
 801bc96:	619a      	str	r2, [r3, #24]
  pcb->recv_arg = recv_arg;
 801bc98:	68fb      	ldr	r3, [r7, #12]
 801bc9a:	687a      	ldr	r2, [r7, #4]
 801bc9c:	61da      	str	r2, [r3, #28]
}
 801bc9e:	3710      	adds	r7, #16
 801bca0:	46bd      	mov	sp, r7
 801bca2:	bd80      	pop	{r7, pc}
 801bca4:	0802236c 	.word	0x0802236c
 801bca8:	080226a0 	.word	0x080226a0
 801bcac:	080223c0 	.word	0x080223c0

0801bcb0 <udp_remove>:
 *
 * @see udp_new()
 */
void
udp_remove(struct udp_pcb *pcb)
{
 801bcb0:	b580      	push	{r7, lr}
 801bcb2:	b084      	sub	sp, #16
 801bcb4:	af00      	add	r7, sp, #0
 801bcb6:	6078      	str	r0, [r7, #4]
  struct udp_pcb *pcb2;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("udp_remove: invalid pcb", pcb != NULL, return);
 801bcb8:	687b      	ldr	r3, [r7, #4]
 801bcba:	2b00      	cmp	r3, #0
 801bcbc:	d107      	bne.n	801bcce <udp_remove+0x1e>
 801bcbe:	4b19      	ldr	r3, [pc, #100]	@ (801bd24 <udp_remove+0x74>)
 801bcc0:	f240 42a1 	movw	r2, #1185	@ 0x4a1
 801bcc4:	4918      	ldr	r1, [pc, #96]	@ (801bd28 <udp_remove+0x78>)
 801bcc6:	4819      	ldr	r0, [pc, #100]	@ (801bd2c <udp_remove+0x7c>)
 801bcc8:	f002 fe2a 	bl	801e920 <iprintf>
 801bccc:	e026      	b.n	801bd1c <udp_remove+0x6c>

  mib2_udp_unbind(pcb);
  /* pcb to be removed is first in list? */
  if (udp_pcbs == pcb) {
 801bcce:	4b18      	ldr	r3, [pc, #96]	@ (801bd30 <udp_remove+0x80>)
 801bcd0:	681b      	ldr	r3, [r3, #0]
 801bcd2:	687a      	ldr	r2, [r7, #4]
 801bcd4:	429a      	cmp	r2, r3
 801bcd6:	d105      	bne.n	801bce4 <udp_remove+0x34>
    /* make list start at 2nd pcb */
    udp_pcbs = udp_pcbs->next;
 801bcd8:	4b15      	ldr	r3, [pc, #84]	@ (801bd30 <udp_remove+0x80>)
 801bcda:	681b      	ldr	r3, [r3, #0]
 801bcdc:	68db      	ldr	r3, [r3, #12]
 801bcde:	4a14      	ldr	r2, [pc, #80]	@ (801bd30 <udp_remove+0x80>)
 801bce0:	6013      	str	r3, [r2, #0]
 801bce2:	e017      	b.n	801bd14 <udp_remove+0x64>
    /* pcb not 1st in list */
  } else {
    for (pcb2 = udp_pcbs; pcb2 != NULL; pcb2 = pcb2->next) {
 801bce4:	4b12      	ldr	r3, [pc, #72]	@ (801bd30 <udp_remove+0x80>)
 801bce6:	681b      	ldr	r3, [r3, #0]
 801bce8:	60fb      	str	r3, [r7, #12]
 801bcea:	e010      	b.n	801bd0e <udp_remove+0x5e>
      /* find pcb in udp_pcbs list */
      if (pcb2->next != NULL && pcb2->next == pcb) {
 801bcec:	68fb      	ldr	r3, [r7, #12]
 801bcee:	68db      	ldr	r3, [r3, #12]
 801bcf0:	2b00      	cmp	r3, #0
 801bcf2:	d009      	beq.n	801bd08 <udp_remove+0x58>
 801bcf4:	68fb      	ldr	r3, [r7, #12]
 801bcf6:	68db      	ldr	r3, [r3, #12]
 801bcf8:	687a      	ldr	r2, [r7, #4]
 801bcfa:	429a      	cmp	r2, r3
 801bcfc:	d104      	bne.n	801bd08 <udp_remove+0x58>
        /* remove pcb from list */
        pcb2->next = pcb->next;
 801bcfe:	687b      	ldr	r3, [r7, #4]
 801bd00:	68da      	ldr	r2, [r3, #12]
 801bd02:	68fb      	ldr	r3, [r7, #12]
 801bd04:	60da      	str	r2, [r3, #12]
        break;
 801bd06:	e005      	b.n	801bd14 <udp_remove+0x64>
    for (pcb2 = udp_pcbs; pcb2 != NULL; pcb2 = pcb2->next) {
 801bd08:	68fb      	ldr	r3, [r7, #12]
 801bd0a:	68db      	ldr	r3, [r3, #12]
 801bd0c:	60fb      	str	r3, [r7, #12]
 801bd0e:	68fb      	ldr	r3, [r7, #12]
 801bd10:	2b00      	cmp	r3, #0
 801bd12:	d1eb      	bne.n	801bcec <udp_remove+0x3c>
      }
    }
  }
  memp_free(MEMP_UDP_PCB, pcb);
 801bd14:	6879      	ldr	r1, [r7, #4]
 801bd16:	2000      	movs	r0, #0
 801bd18:	f7f8 fa20 	bl	801415c <memp_free>
}
 801bd1c:	3710      	adds	r7, #16
 801bd1e:	46bd      	mov	sp, r7
 801bd20:	bd80      	pop	{r7, pc}
 801bd22:	bf00      	nop
 801bd24:	0802236c 	.word	0x0802236c
 801bd28:	080226b8 	.word	0x080226b8
 801bd2c:	080223c0 	.word	0x080223c0
 801bd30:	240087f0 	.word	0x240087f0

0801bd34 <udp_new>:
 *
 * @see udp_remove()
 */
struct udp_pcb *
udp_new(void)
{
 801bd34:	b580      	push	{r7, lr}
 801bd36:	b082      	sub	sp, #8
 801bd38:	af00      	add	r7, sp, #0
  struct udp_pcb *pcb;

  LWIP_ASSERT_CORE_LOCKED();

  pcb = (struct udp_pcb *)memp_malloc(MEMP_UDP_PCB);
 801bd3a:	2000      	movs	r0, #0
 801bd3c:	f7f8 f998 	bl	8014070 <memp_malloc>
 801bd40:	6078      	str	r0, [r7, #4]
  /* could allocate UDP PCB? */
  if (pcb != NULL) {
 801bd42:	687b      	ldr	r3, [r7, #4]
 801bd44:	2b00      	cmp	r3, #0
 801bd46:	d007      	beq.n	801bd58 <udp_new+0x24>
    /* UDP Lite: by initializing to all zeroes, chksum_len is set to 0
     * which means checksum is generated over the whole datagram per default
     * (recommended as default by RFC 3828). */
    /* initialize PCB to all zeroes */
    memset(pcb, 0, sizeof(struct udp_pcb));
 801bd48:	2220      	movs	r2, #32
 801bd4a:	2100      	movs	r1, #0
 801bd4c:	6878      	ldr	r0, [r7, #4]
 801bd4e:	f002 fe4c 	bl	801e9ea <memset>
    pcb->ttl = UDP_TTL;
 801bd52:	687b      	ldr	r3, [r7, #4]
 801bd54:	22ff      	movs	r2, #255	@ 0xff
 801bd56:	72da      	strb	r2, [r3, #11]
#if LWIP_MULTICAST_TX_OPTIONS
    udp_set_multicast_ttl(pcb, UDP_TTL);
#endif /* LWIP_MULTICAST_TX_OPTIONS */
  }
  return pcb;
 801bd58:	687b      	ldr	r3, [r7, #4]
}
 801bd5a:	4618      	mov	r0, r3
 801bd5c:	3708      	adds	r7, #8
 801bd5e:	46bd      	mov	sp, r7
 801bd60:	bd80      	pop	{r7, pc}

0801bd62 <udp_new_ip_type>:
 *
 * @see udp_remove()
 */
struct udp_pcb *
udp_new_ip_type(u8_t type)
{
 801bd62:	b580      	push	{r7, lr}
 801bd64:	b084      	sub	sp, #16
 801bd66:	af00      	add	r7, sp, #0
 801bd68:	4603      	mov	r3, r0
 801bd6a:	71fb      	strb	r3, [r7, #7]
  struct udp_pcb *pcb;

  LWIP_ASSERT_CORE_LOCKED();

  pcb = udp_new();
 801bd6c:	f7ff ffe2 	bl	801bd34 <udp_new>
 801bd70:	60f8      	str	r0, [r7, #12]
    IP_SET_TYPE_VAL(pcb->remote_ip, type);
  }
#else
  LWIP_UNUSED_ARG(type);
#endif /* LWIP_IPV4 && LWIP_IPV6 */
  return pcb;
 801bd72:	68fb      	ldr	r3, [r7, #12]
}
 801bd74:	4618      	mov	r0, r3
 801bd76:	3710      	adds	r7, #16
 801bd78:	46bd      	mov	sp, r7
 801bd7a:	bd80      	pop	{r7, pc}

0801bd7c <udp_netif_ip_addr_changed>:
 *
 * @param old_addr IP address of the netif before change
 * @param new_addr IP address of the netif after change
 */
void udp_netif_ip_addr_changed(const ip_addr_t *old_addr, const ip_addr_t *new_addr)
{
 801bd7c:	b480      	push	{r7}
 801bd7e:	b085      	sub	sp, #20
 801bd80:	af00      	add	r7, sp, #0
 801bd82:	6078      	str	r0, [r7, #4]
 801bd84:	6039      	str	r1, [r7, #0]
  struct udp_pcb *upcb;

  if (!ip_addr_isany(old_addr) && !ip_addr_isany(new_addr)) {
 801bd86:	687b      	ldr	r3, [r7, #4]
 801bd88:	2b00      	cmp	r3, #0
 801bd8a:	d01e      	beq.n	801bdca <udp_netif_ip_addr_changed+0x4e>
 801bd8c:	687b      	ldr	r3, [r7, #4]
 801bd8e:	681b      	ldr	r3, [r3, #0]
 801bd90:	2b00      	cmp	r3, #0
 801bd92:	d01a      	beq.n	801bdca <udp_netif_ip_addr_changed+0x4e>
 801bd94:	683b      	ldr	r3, [r7, #0]
 801bd96:	2b00      	cmp	r3, #0
 801bd98:	d017      	beq.n	801bdca <udp_netif_ip_addr_changed+0x4e>
 801bd9a:	683b      	ldr	r3, [r7, #0]
 801bd9c:	681b      	ldr	r3, [r3, #0]
 801bd9e:	2b00      	cmp	r3, #0
 801bda0:	d013      	beq.n	801bdca <udp_netif_ip_addr_changed+0x4e>
    for (upcb = udp_pcbs; upcb != NULL; upcb = upcb->next) {
 801bda2:	4b0d      	ldr	r3, [pc, #52]	@ (801bdd8 <udp_netif_ip_addr_changed+0x5c>)
 801bda4:	681b      	ldr	r3, [r3, #0]
 801bda6:	60fb      	str	r3, [r7, #12]
 801bda8:	e00c      	b.n	801bdc4 <udp_netif_ip_addr_changed+0x48>
      /* PCB bound to current local interface address? */
      if (ip_addr_cmp(&upcb->local_ip, old_addr)) {
 801bdaa:	68fb      	ldr	r3, [r7, #12]
 801bdac:	681a      	ldr	r2, [r3, #0]
 801bdae:	687b      	ldr	r3, [r7, #4]
 801bdb0:	681b      	ldr	r3, [r3, #0]
 801bdb2:	429a      	cmp	r2, r3
 801bdb4:	d103      	bne.n	801bdbe <udp_netif_ip_addr_changed+0x42>
        /* The PCB is bound to the old ipaddr and
         * is set to bound to the new one instead */
        ip_addr_copy(upcb->local_ip, *new_addr);
 801bdb6:	683b      	ldr	r3, [r7, #0]
 801bdb8:	681a      	ldr	r2, [r3, #0]
 801bdba:	68fb      	ldr	r3, [r7, #12]
 801bdbc:	601a      	str	r2, [r3, #0]
    for (upcb = udp_pcbs; upcb != NULL; upcb = upcb->next) {
 801bdbe:	68fb      	ldr	r3, [r7, #12]
 801bdc0:	68db      	ldr	r3, [r3, #12]
 801bdc2:	60fb      	str	r3, [r7, #12]
 801bdc4:	68fb      	ldr	r3, [r7, #12]
 801bdc6:	2b00      	cmp	r3, #0
 801bdc8:	d1ef      	bne.n	801bdaa <udp_netif_ip_addr_changed+0x2e>
      }
    }
  }
}
 801bdca:	bf00      	nop
 801bdcc:	3714      	adds	r7, #20
 801bdce:	46bd      	mov	sp, r7
 801bdd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 801bdd4:	4770      	bx	lr
 801bdd6:	bf00      	nop
 801bdd8:	240087f0 	.word	0x240087f0

0801bddc <etharp_free_entry>:
#endif /* ARP_QUEUEING */

/** Clean up ARP table entries */
static void
etharp_free_entry(int i)
{
 801bddc:	b580      	push	{r7, lr}
 801bdde:	b082      	sub	sp, #8
 801bde0:	af00      	add	r7, sp, #0
 801bde2:	6078      	str	r0, [r7, #4]
  /* remove from SNMP ARP index tree */
  mib2_remove_arp_entry(arp_table[i].netif, &arp_table[i].ipaddr);
  /* and empty packet queue */
  if (arp_table[i].q != NULL) {
 801bde4:	4915      	ldr	r1, [pc, #84]	@ (801be3c <etharp_free_entry+0x60>)
 801bde6:	687a      	ldr	r2, [r7, #4]
 801bde8:	4613      	mov	r3, r2
 801bdea:	005b      	lsls	r3, r3, #1
 801bdec:	4413      	add	r3, r2
 801bdee:	00db      	lsls	r3, r3, #3
 801bdf0:	440b      	add	r3, r1
 801bdf2:	681b      	ldr	r3, [r3, #0]
 801bdf4:	2b00      	cmp	r3, #0
 801bdf6:	d013      	beq.n	801be20 <etharp_free_entry+0x44>
    /* remove all queued packets */
    LWIP_DEBUGF(ETHARP_DEBUG, ("etharp_free_entry: freeing entry %"U16_F", packet queue %p.\n", (u16_t)i, (void *)(arp_table[i].q)));
    free_etharp_q(arp_table[i].q);
 801bdf8:	4910      	ldr	r1, [pc, #64]	@ (801be3c <etharp_free_entry+0x60>)
 801bdfa:	687a      	ldr	r2, [r7, #4]
 801bdfc:	4613      	mov	r3, r2
 801bdfe:	005b      	lsls	r3, r3, #1
 801be00:	4413      	add	r3, r2
 801be02:	00db      	lsls	r3, r3, #3
 801be04:	440b      	add	r3, r1
 801be06:	681b      	ldr	r3, [r3, #0]
 801be08:	4618      	mov	r0, r3
 801be0a:	f7f9 f84b 	bl	8014ea4 <pbuf_free>
    arp_table[i].q = NULL;
 801be0e:	490b      	ldr	r1, [pc, #44]	@ (801be3c <etharp_free_entry+0x60>)
 801be10:	687a      	ldr	r2, [r7, #4]
 801be12:	4613      	mov	r3, r2
 801be14:	005b      	lsls	r3, r3, #1
 801be16:	4413      	add	r3, r2
 801be18:	00db      	lsls	r3, r3, #3
 801be1a:	440b      	add	r3, r1
 801be1c:	2200      	movs	r2, #0
 801be1e:	601a      	str	r2, [r3, #0]
  }
  /* recycle entry for re-use */
  arp_table[i].state = ETHARP_STATE_EMPTY;
 801be20:	4906      	ldr	r1, [pc, #24]	@ (801be3c <etharp_free_entry+0x60>)
 801be22:	687a      	ldr	r2, [r7, #4]
 801be24:	4613      	mov	r3, r2
 801be26:	005b      	lsls	r3, r3, #1
 801be28:	4413      	add	r3, r2
 801be2a:	00db      	lsls	r3, r3, #3
 801be2c:	440b      	add	r3, r1
 801be2e:	3314      	adds	r3, #20
 801be30:	2200      	movs	r2, #0
 801be32:	701a      	strb	r2, [r3, #0]
  arp_table[i].ctime = 0;
  arp_table[i].netif = NULL;
  ip4_addr_set_zero(&arp_table[i].ipaddr);
  arp_table[i].ethaddr = ethzero;
#endif /* LWIP_DEBUG */
}
 801be34:	bf00      	nop
 801be36:	3708      	adds	r7, #8
 801be38:	46bd      	mov	sp, r7
 801be3a:	bd80      	pop	{r7, pc}
 801be3c:	240087f4 	.word	0x240087f4

0801be40 <etharp_tmr>:
 * This function should be called every ARP_TMR_INTERVAL milliseconds (1 second),
 * in order to expire entries in the ARP table.
 */
void
etharp_tmr(void)
{
 801be40:	b580      	push	{r7, lr}
 801be42:	b082      	sub	sp, #8
 801be44:	af00      	add	r7, sp, #0
  int i;

  LWIP_DEBUGF(ETHARP_DEBUG, ("etharp_timer\n"));
  /* remove expired entries from the ARP table */
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 801be46:	2300      	movs	r3, #0
 801be48:	607b      	str	r3, [r7, #4]
 801be4a:	e096      	b.n	801bf7a <etharp_tmr+0x13a>
    u8_t state = arp_table[i].state;
 801be4c:	494f      	ldr	r1, [pc, #316]	@ (801bf8c <etharp_tmr+0x14c>)
 801be4e:	687a      	ldr	r2, [r7, #4]
 801be50:	4613      	mov	r3, r2
 801be52:	005b      	lsls	r3, r3, #1
 801be54:	4413      	add	r3, r2
 801be56:	00db      	lsls	r3, r3, #3
 801be58:	440b      	add	r3, r1
 801be5a:	3314      	adds	r3, #20
 801be5c:	781b      	ldrb	r3, [r3, #0]
 801be5e:	70fb      	strb	r3, [r7, #3]
    if (state != ETHARP_STATE_EMPTY
 801be60:	78fb      	ldrb	r3, [r7, #3]
 801be62:	2b00      	cmp	r3, #0
 801be64:	f000 8086 	beq.w	801bf74 <etharp_tmr+0x134>
#if ETHARP_SUPPORT_STATIC_ENTRIES
        && (state != ETHARP_STATE_STATIC)
#endif /* ETHARP_SUPPORT_STATIC_ENTRIES */
       ) {
      arp_table[i].ctime++;
 801be68:	4948      	ldr	r1, [pc, #288]	@ (801bf8c <etharp_tmr+0x14c>)
 801be6a:	687a      	ldr	r2, [r7, #4]
 801be6c:	4613      	mov	r3, r2
 801be6e:	005b      	lsls	r3, r3, #1
 801be70:	4413      	add	r3, r2
 801be72:	00db      	lsls	r3, r3, #3
 801be74:	440b      	add	r3, r1
 801be76:	3312      	adds	r3, #18
 801be78:	881b      	ldrh	r3, [r3, #0]
 801be7a:	3301      	adds	r3, #1
 801be7c:	b298      	uxth	r0, r3
 801be7e:	4943      	ldr	r1, [pc, #268]	@ (801bf8c <etharp_tmr+0x14c>)
 801be80:	687a      	ldr	r2, [r7, #4]
 801be82:	4613      	mov	r3, r2
 801be84:	005b      	lsls	r3, r3, #1
 801be86:	4413      	add	r3, r2
 801be88:	00db      	lsls	r3, r3, #3
 801be8a:	440b      	add	r3, r1
 801be8c:	3312      	adds	r3, #18
 801be8e:	4602      	mov	r2, r0
 801be90:	801a      	strh	r2, [r3, #0]
      if ((arp_table[i].ctime >= ARP_MAXAGE) ||
 801be92:	493e      	ldr	r1, [pc, #248]	@ (801bf8c <etharp_tmr+0x14c>)
 801be94:	687a      	ldr	r2, [r7, #4]
 801be96:	4613      	mov	r3, r2
 801be98:	005b      	lsls	r3, r3, #1
 801be9a:	4413      	add	r3, r2
 801be9c:	00db      	lsls	r3, r3, #3
 801be9e:	440b      	add	r3, r1
 801bea0:	3312      	adds	r3, #18
 801bea2:	881b      	ldrh	r3, [r3, #0]
 801bea4:	f5b3 7f96 	cmp.w	r3, #300	@ 0x12c
 801bea8:	d215      	bcs.n	801bed6 <etharp_tmr+0x96>
          ((arp_table[i].state == ETHARP_STATE_PENDING)  &&
 801beaa:	4938      	ldr	r1, [pc, #224]	@ (801bf8c <etharp_tmr+0x14c>)
 801beac:	687a      	ldr	r2, [r7, #4]
 801beae:	4613      	mov	r3, r2
 801beb0:	005b      	lsls	r3, r3, #1
 801beb2:	4413      	add	r3, r2
 801beb4:	00db      	lsls	r3, r3, #3
 801beb6:	440b      	add	r3, r1
 801beb8:	3314      	adds	r3, #20
 801beba:	781b      	ldrb	r3, [r3, #0]
      if ((arp_table[i].ctime >= ARP_MAXAGE) ||
 801bebc:	2b01      	cmp	r3, #1
 801bebe:	d10e      	bne.n	801bede <etharp_tmr+0x9e>
           (arp_table[i].ctime >= ARP_MAXPENDING))) {
 801bec0:	4932      	ldr	r1, [pc, #200]	@ (801bf8c <etharp_tmr+0x14c>)
 801bec2:	687a      	ldr	r2, [r7, #4]
 801bec4:	4613      	mov	r3, r2
 801bec6:	005b      	lsls	r3, r3, #1
 801bec8:	4413      	add	r3, r2
 801beca:	00db      	lsls	r3, r3, #3
 801becc:	440b      	add	r3, r1
 801bece:	3312      	adds	r3, #18
 801bed0:	881b      	ldrh	r3, [r3, #0]
          ((arp_table[i].state == ETHARP_STATE_PENDING)  &&
 801bed2:	2b04      	cmp	r3, #4
 801bed4:	d903      	bls.n	801bede <etharp_tmr+0x9e>
        /* pending or stable entry has become old! */
        LWIP_DEBUGF(ETHARP_DEBUG, ("etharp_timer: expired %s entry %d.\n",
                                   arp_table[i].state >= ETHARP_STATE_STABLE ? "stable" : "pending", i));
        /* clean up entries that have just been expired */
        etharp_free_entry(i);
 801bed6:	6878      	ldr	r0, [r7, #4]
 801bed8:	f7ff ff80 	bl	801bddc <etharp_free_entry>
 801bedc:	e04a      	b.n	801bf74 <etharp_tmr+0x134>
      } else if (arp_table[i].state == ETHARP_STATE_STABLE_REREQUESTING_1) {
 801bede:	492b      	ldr	r1, [pc, #172]	@ (801bf8c <etharp_tmr+0x14c>)
 801bee0:	687a      	ldr	r2, [r7, #4]
 801bee2:	4613      	mov	r3, r2
 801bee4:	005b      	lsls	r3, r3, #1
 801bee6:	4413      	add	r3, r2
 801bee8:	00db      	lsls	r3, r3, #3
 801beea:	440b      	add	r3, r1
 801beec:	3314      	adds	r3, #20
 801beee:	781b      	ldrb	r3, [r3, #0]
 801bef0:	2b03      	cmp	r3, #3
 801bef2:	d10a      	bne.n	801bf0a <etharp_tmr+0xca>
        /* Don't send more than one request every 2 seconds. */
        arp_table[i].state = ETHARP_STATE_STABLE_REREQUESTING_2;
 801bef4:	4925      	ldr	r1, [pc, #148]	@ (801bf8c <etharp_tmr+0x14c>)
 801bef6:	687a      	ldr	r2, [r7, #4]
 801bef8:	4613      	mov	r3, r2
 801befa:	005b      	lsls	r3, r3, #1
 801befc:	4413      	add	r3, r2
 801befe:	00db      	lsls	r3, r3, #3
 801bf00:	440b      	add	r3, r1
 801bf02:	3314      	adds	r3, #20
 801bf04:	2204      	movs	r2, #4
 801bf06:	701a      	strb	r2, [r3, #0]
 801bf08:	e034      	b.n	801bf74 <etharp_tmr+0x134>
      } else if (arp_table[i].state == ETHARP_STATE_STABLE_REREQUESTING_2) {
 801bf0a:	4920      	ldr	r1, [pc, #128]	@ (801bf8c <etharp_tmr+0x14c>)
 801bf0c:	687a      	ldr	r2, [r7, #4]
 801bf0e:	4613      	mov	r3, r2
 801bf10:	005b      	lsls	r3, r3, #1
 801bf12:	4413      	add	r3, r2
 801bf14:	00db      	lsls	r3, r3, #3
 801bf16:	440b      	add	r3, r1
 801bf18:	3314      	adds	r3, #20
 801bf1a:	781b      	ldrb	r3, [r3, #0]
 801bf1c:	2b04      	cmp	r3, #4
 801bf1e:	d10a      	bne.n	801bf36 <etharp_tmr+0xf6>
        /* Reset state to stable, so that the next transmitted packet will
           re-send an ARP request. */
        arp_table[i].state = ETHARP_STATE_STABLE;
 801bf20:	491a      	ldr	r1, [pc, #104]	@ (801bf8c <etharp_tmr+0x14c>)
 801bf22:	687a      	ldr	r2, [r7, #4]
 801bf24:	4613      	mov	r3, r2
 801bf26:	005b      	lsls	r3, r3, #1
 801bf28:	4413      	add	r3, r2
 801bf2a:	00db      	lsls	r3, r3, #3
 801bf2c:	440b      	add	r3, r1
 801bf2e:	3314      	adds	r3, #20
 801bf30:	2202      	movs	r2, #2
 801bf32:	701a      	strb	r2, [r3, #0]
 801bf34:	e01e      	b.n	801bf74 <etharp_tmr+0x134>
      } else if (arp_table[i].state == ETHARP_STATE_PENDING) {
 801bf36:	4915      	ldr	r1, [pc, #84]	@ (801bf8c <etharp_tmr+0x14c>)
 801bf38:	687a      	ldr	r2, [r7, #4]
 801bf3a:	4613      	mov	r3, r2
 801bf3c:	005b      	lsls	r3, r3, #1
 801bf3e:	4413      	add	r3, r2
 801bf40:	00db      	lsls	r3, r3, #3
 801bf42:	440b      	add	r3, r1
 801bf44:	3314      	adds	r3, #20
 801bf46:	781b      	ldrb	r3, [r3, #0]
 801bf48:	2b01      	cmp	r3, #1
 801bf4a:	d113      	bne.n	801bf74 <etharp_tmr+0x134>
        /* still pending, resend an ARP query */
        etharp_request(arp_table[i].netif, &arp_table[i].ipaddr);
 801bf4c:	490f      	ldr	r1, [pc, #60]	@ (801bf8c <etharp_tmr+0x14c>)
 801bf4e:	687a      	ldr	r2, [r7, #4]
 801bf50:	4613      	mov	r3, r2
 801bf52:	005b      	lsls	r3, r3, #1
 801bf54:	4413      	add	r3, r2
 801bf56:	00db      	lsls	r3, r3, #3
 801bf58:	440b      	add	r3, r1
 801bf5a:	3308      	adds	r3, #8
 801bf5c:	6818      	ldr	r0, [r3, #0]
 801bf5e:	687a      	ldr	r2, [r7, #4]
 801bf60:	4613      	mov	r3, r2
 801bf62:	005b      	lsls	r3, r3, #1
 801bf64:	4413      	add	r3, r2
 801bf66:	00db      	lsls	r3, r3, #3
 801bf68:	4a08      	ldr	r2, [pc, #32]	@ (801bf8c <etharp_tmr+0x14c>)
 801bf6a:	4413      	add	r3, r2
 801bf6c:	3304      	adds	r3, #4
 801bf6e:	4619      	mov	r1, r3
 801bf70:	f000 fe6e 	bl	801cc50 <etharp_request>
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 801bf74:	687b      	ldr	r3, [r7, #4]
 801bf76:	3301      	adds	r3, #1
 801bf78:	607b      	str	r3, [r7, #4]
 801bf7a:	687b      	ldr	r3, [r7, #4]
 801bf7c:	2b09      	cmp	r3, #9
 801bf7e:	f77f af65 	ble.w	801be4c <etharp_tmr+0xc>
      }
    }
  }
}
 801bf82:	bf00      	nop
 801bf84:	bf00      	nop
 801bf86:	3708      	adds	r7, #8
 801bf88:	46bd      	mov	sp, r7
 801bf8a:	bd80      	pop	{r7, pc}
 801bf8c:	240087f4 	.word	0x240087f4

0801bf90 <etharp_find_entry>:
 * @return The ARP entry index that matched or is created, ERR_MEM if no
 * entry is found or could be recycled.
 */
static s16_t
etharp_find_entry(const ip4_addr_t *ipaddr, u8_t flags, struct netif *netif)
{
 801bf90:	b580      	push	{r7, lr}
 801bf92:	b08a      	sub	sp, #40	@ 0x28
 801bf94:	af00      	add	r7, sp, #0
 801bf96:	60f8      	str	r0, [r7, #12]
 801bf98:	460b      	mov	r3, r1
 801bf9a:	607a      	str	r2, [r7, #4]
 801bf9c:	72fb      	strb	r3, [r7, #11]
  s16_t old_pending = ARP_TABLE_SIZE, old_stable = ARP_TABLE_SIZE;
 801bf9e:	230a      	movs	r3, #10
 801bfa0:	84fb      	strh	r3, [r7, #38]	@ 0x26
 801bfa2:	230a      	movs	r3, #10
 801bfa4:	84bb      	strh	r3, [r7, #36]	@ 0x24
  s16_t empty = ARP_TABLE_SIZE;
 801bfa6:	230a      	movs	r3, #10
 801bfa8:	847b      	strh	r3, [r7, #34]	@ 0x22
  s16_t i = 0;
 801bfaa:	2300      	movs	r3, #0
 801bfac:	843b      	strh	r3, [r7, #32]
  /* oldest entry with packets on queue */
  s16_t old_queue = ARP_TABLE_SIZE;
 801bfae:	230a      	movs	r3, #10
 801bfb0:	83fb      	strh	r3, [r7, #30]
  /* its age */
  u16_t age_queue = 0, age_pending = 0, age_stable = 0;
 801bfb2:	2300      	movs	r3, #0
 801bfb4:	83bb      	strh	r3, [r7, #28]
 801bfb6:	2300      	movs	r3, #0
 801bfb8:	837b      	strh	r3, [r7, #26]
 801bfba:	2300      	movs	r3, #0
 801bfbc:	833b      	strh	r3, [r7, #24]
   * 4) remember the oldest pending entry with queued packets (if any)
   * 5) search for a matching IP entry, either pending or stable
   *    until 5 matches, or all entries are searched for.
   */

  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 801bfbe:	2300      	movs	r3, #0
 801bfc0:	843b      	strh	r3, [r7, #32]
 801bfc2:	e0ae      	b.n	801c122 <etharp_find_entry+0x192>
    u8_t state = arp_table[i].state;
 801bfc4:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801bfc8:	49a6      	ldr	r1, [pc, #664]	@ (801c264 <etharp_find_entry+0x2d4>)
 801bfca:	4613      	mov	r3, r2
 801bfcc:	005b      	lsls	r3, r3, #1
 801bfce:	4413      	add	r3, r2
 801bfd0:	00db      	lsls	r3, r3, #3
 801bfd2:	440b      	add	r3, r1
 801bfd4:	3314      	adds	r3, #20
 801bfd6:	781b      	ldrb	r3, [r3, #0]
 801bfd8:	75fb      	strb	r3, [r7, #23]
    /* no empty entry found yet and now we do find one? */
    if ((empty == ARP_TABLE_SIZE) && (state == ETHARP_STATE_EMPTY)) {
 801bfda:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	@ 0x22
 801bfde:	2b0a      	cmp	r3, #10
 801bfe0:	d105      	bne.n	801bfee <etharp_find_entry+0x5e>
 801bfe2:	7dfb      	ldrb	r3, [r7, #23]
 801bfe4:	2b00      	cmp	r3, #0
 801bfe6:	d102      	bne.n	801bfee <etharp_find_entry+0x5e>
      LWIP_DEBUGF(ETHARP_DEBUG, ("etharp_find_entry: found empty entry %d\n", (int)i));
      /* remember first empty entry */
      empty = i;
 801bfe8:	8c3b      	ldrh	r3, [r7, #32]
 801bfea:	847b      	strh	r3, [r7, #34]	@ 0x22
 801bfec:	e095      	b.n	801c11a <etharp_find_entry+0x18a>
    } else if (state != ETHARP_STATE_EMPTY) {
 801bfee:	7dfb      	ldrb	r3, [r7, #23]
 801bff0:	2b00      	cmp	r3, #0
 801bff2:	f000 8092 	beq.w	801c11a <etharp_find_entry+0x18a>
      LWIP_ASSERT("state == ETHARP_STATE_PENDING || state >= ETHARP_STATE_STABLE",
 801bff6:	7dfb      	ldrb	r3, [r7, #23]
 801bff8:	2b01      	cmp	r3, #1
 801bffa:	d009      	beq.n	801c010 <etharp_find_entry+0x80>
 801bffc:	7dfb      	ldrb	r3, [r7, #23]
 801bffe:	2b01      	cmp	r3, #1
 801c000:	d806      	bhi.n	801c010 <etharp_find_entry+0x80>
 801c002:	4b99      	ldr	r3, [pc, #612]	@ (801c268 <etharp_find_entry+0x2d8>)
 801c004:	f240 1223 	movw	r2, #291	@ 0x123
 801c008:	4998      	ldr	r1, [pc, #608]	@ (801c26c <etharp_find_entry+0x2dc>)
 801c00a:	4899      	ldr	r0, [pc, #612]	@ (801c270 <etharp_find_entry+0x2e0>)
 801c00c:	f002 fc88 	bl	801e920 <iprintf>
                  state == ETHARP_STATE_PENDING || state >= ETHARP_STATE_STABLE);
      /* if given, does IP address match IP address in ARP entry? */
      if (ipaddr && ip4_addr_cmp(ipaddr, &arp_table[i].ipaddr)
 801c010:	68fb      	ldr	r3, [r7, #12]
 801c012:	2b00      	cmp	r3, #0
 801c014:	d020      	beq.n	801c058 <etharp_find_entry+0xc8>
 801c016:	68fb      	ldr	r3, [r7, #12]
 801c018:	6819      	ldr	r1, [r3, #0]
 801c01a:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801c01e:	4891      	ldr	r0, [pc, #580]	@ (801c264 <etharp_find_entry+0x2d4>)
 801c020:	4613      	mov	r3, r2
 801c022:	005b      	lsls	r3, r3, #1
 801c024:	4413      	add	r3, r2
 801c026:	00db      	lsls	r3, r3, #3
 801c028:	4403      	add	r3, r0
 801c02a:	3304      	adds	r3, #4
 801c02c:	681b      	ldr	r3, [r3, #0]
 801c02e:	4299      	cmp	r1, r3
 801c030:	d112      	bne.n	801c058 <etharp_find_entry+0xc8>
#if ETHARP_TABLE_MATCH_NETIF
          && ((netif == NULL) || (netif == arp_table[i].netif))
 801c032:	687b      	ldr	r3, [r7, #4]
 801c034:	2b00      	cmp	r3, #0
 801c036:	d00c      	beq.n	801c052 <etharp_find_entry+0xc2>
 801c038:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801c03c:	4989      	ldr	r1, [pc, #548]	@ (801c264 <etharp_find_entry+0x2d4>)
 801c03e:	4613      	mov	r3, r2
 801c040:	005b      	lsls	r3, r3, #1
 801c042:	4413      	add	r3, r2
 801c044:	00db      	lsls	r3, r3, #3
 801c046:	440b      	add	r3, r1
 801c048:	3308      	adds	r3, #8
 801c04a:	681b      	ldr	r3, [r3, #0]
 801c04c:	687a      	ldr	r2, [r7, #4]
 801c04e:	429a      	cmp	r2, r3
 801c050:	d102      	bne.n	801c058 <etharp_find_entry+0xc8>
#endif /* ETHARP_TABLE_MATCH_NETIF */
         ) {
        LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: found matching entry %d\n", (int)i));
        /* found exact IP address match, simply bail out */
        return i;
 801c052:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 801c056:	e100      	b.n	801c25a <etharp_find_entry+0x2ca>
      }
      /* pending entry? */
      if (state == ETHARP_STATE_PENDING) {
 801c058:	7dfb      	ldrb	r3, [r7, #23]
 801c05a:	2b01      	cmp	r3, #1
 801c05c:	d140      	bne.n	801c0e0 <etharp_find_entry+0x150>
        /* pending with queued packets? */
        if (arp_table[i].q != NULL) {
 801c05e:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801c062:	4980      	ldr	r1, [pc, #512]	@ (801c264 <etharp_find_entry+0x2d4>)
 801c064:	4613      	mov	r3, r2
 801c066:	005b      	lsls	r3, r3, #1
 801c068:	4413      	add	r3, r2
 801c06a:	00db      	lsls	r3, r3, #3
 801c06c:	440b      	add	r3, r1
 801c06e:	681b      	ldr	r3, [r3, #0]
 801c070:	2b00      	cmp	r3, #0
 801c072:	d01a      	beq.n	801c0aa <etharp_find_entry+0x11a>
          if (arp_table[i].ctime >= age_queue) {
 801c074:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801c078:	497a      	ldr	r1, [pc, #488]	@ (801c264 <etharp_find_entry+0x2d4>)
 801c07a:	4613      	mov	r3, r2
 801c07c:	005b      	lsls	r3, r3, #1
 801c07e:	4413      	add	r3, r2
 801c080:	00db      	lsls	r3, r3, #3
 801c082:	440b      	add	r3, r1
 801c084:	3312      	adds	r3, #18
 801c086:	881b      	ldrh	r3, [r3, #0]
 801c088:	8bba      	ldrh	r2, [r7, #28]
 801c08a:	429a      	cmp	r2, r3
 801c08c:	d845      	bhi.n	801c11a <etharp_find_entry+0x18a>
            old_queue = i;
 801c08e:	8c3b      	ldrh	r3, [r7, #32]
 801c090:	83fb      	strh	r3, [r7, #30]
            age_queue = arp_table[i].ctime;
 801c092:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801c096:	4973      	ldr	r1, [pc, #460]	@ (801c264 <etharp_find_entry+0x2d4>)
 801c098:	4613      	mov	r3, r2
 801c09a:	005b      	lsls	r3, r3, #1
 801c09c:	4413      	add	r3, r2
 801c09e:	00db      	lsls	r3, r3, #3
 801c0a0:	440b      	add	r3, r1
 801c0a2:	3312      	adds	r3, #18
 801c0a4:	881b      	ldrh	r3, [r3, #0]
 801c0a6:	83bb      	strh	r3, [r7, #28]
 801c0a8:	e037      	b.n	801c11a <etharp_find_entry+0x18a>
          }
        } else
          /* pending without queued packets? */
        {
          if (arp_table[i].ctime >= age_pending) {
 801c0aa:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801c0ae:	496d      	ldr	r1, [pc, #436]	@ (801c264 <etharp_find_entry+0x2d4>)
 801c0b0:	4613      	mov	r3, r2
 801c0b2:	005b      	lsls	r3, r3, #1
 801c0b4:	4413      	add	r3, r2
 801c0b6:	00db      	lsls	r3, r3, #3
 801c0b8:	440b      	add	r3, r1
 801c0ba:	3312      	adds	r3, #18
 801c0bc:	881b      	ldrh	r3, [r3, #0]
 801c0be:	8b7a      	ldrh	r2, [r7, #26]
 801c0c0:	429a      	cmp	r2, r3
 801c0c2:	d82a      	bhi.n	801c11a <etharp_find_entry+0x18a>
            old_pending = i;
 801c0c4:	8c3b      	ldrh	r3, [r7, #32]
 801c0c6:	84fb      	strh	r3, [r7, #38]	@ 0x26
            age_pending = arp_table[i].ctime;
 801c0c8:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801c0cc:	4965      	ldr	r1, [pc, #404]	@ (801c264 <etharp_find_entry+0x2d4>)
 801c0ce:	4613      	mov	r3, r2
 801c0d0:	005b      	lsls	r3, r3, #1
 801c0d2:	4413      	add	r3, r2
 801c0d4:	00db      	lsls	r3, r3, #3
 801c0d6:	440b      	add	r3, r1
 801c0d8:	3312      	adds	r3, #18
 801c0da:	881b      	ldrh	r3, [r3, #0]
 801c0dc:	837b      	strh	r3, [r7, #26]
 801c0de:	e01c      	b.n	801c11a <etharp_find_entry+0x18a>
          }
        }
        /* stable entry? */
      } else if (state >= ETHARP_STATE_STABLE) {
 801c0e0:	7dfb      	ldrb	r3, [r7, #23]
 801c0e2:	2b01      	cmp	r3, #1
 801c0e4:	d919      	bls.n	801c11a <etharp_find_entry+0x18a>
        /* don't record old_stable for static entries since they never expire */
        if (state < ETHARP_STATE_STATIC)
#endif /* ETHARP_SUPPORT_STATIC_ENTRIES */
        {
          /* remember entry with oldest stable entry in oldest, its age in maxtime */
          if (arp_table[i].ctime >= age_stable) {
 801c0e6:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801c0ea:	495e      	ldr	r1, [pc, #376]	@ (801c264 <etharp_find_entry+0x2d4>)
 801c0ec:	4613      	mov	r3, r2
 801c0ee:	005b      	lsls	r3, r3, #1
 801c0f0:	4413      	add	r3, r2
 801c0f2:	00db      	lsls	r3, r3, #3
 801c0f4:	440b      	add	r3, r1
 801c0f6:	3312      	adds	r3, #18
 801c0f8:	881b      	ldrh	r3, [r3, #0]
 801c0fa:	8b3a      	ldrh	r2, [r7, #24]
 801c0fc:	429a      	cmp	r2, r3
 801c0fe:	d80c      	bhi.n	801c11a <etharp_find_entry+0x18a>
            old_stable = i;
 801c100:	8c3b      	ldrh	r3, [r7, #32]
 801c102:	84bb      	strh	r3, [r7, #36]	@ 0x24
            age_stable = arp_table[i].ctime;
 801c104:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801c108:	4956      	ldr	r1, [pc, #344]	@ (801c264 <etharp_find_entry+0x2d4>)
 801c10a:	4613      	mov	r3, r2
 801c10c:	005b      	lsls	r3, r3, #1
 801c10e:	4413      	add	r3, r2
 801c110:	00db      	lsls	r3, r3, #3
 801c112:	440b      	add	r3, r1
 801c114:	3312      	adds	r3, #18
 801c116:	881b      	ldrh	r3, [r3, #0]
 801c118:	833b      	strh	r3, [r7, #24]
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 801c11a:	8c3b      	ldrh	r3, [r7, #32]
 801c11c:	3301      	adds	r3, #1
 801c11e:	b29b      	uxth	r3, r3
 801c120:	843b      	strh	r3, [r7, #32]
 801c122:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 801c126:	2b09      	cmp	r3, #9
 801c128:	f77f af4c 	ble.w	801bfc4 <etharp_find_entry+0x34>
    }
  }
  /* { we have no match } => try to create a new entry */

  /* don't create new entry, only search? */
  if (((flags & ETHARP_FLAG_FIND_ONLY) != 0) ||
 801c12c:	7afb      	ldrb	r3, [r7, #11]
 801c12e:	f003 0302 	and.w	r3, r3, #2
 801c132:	2b00      	cmp	r3, #0
 801c134:	d108      	bne.n	801c148 <etharp_find_entry+0x1b8>
 801c136:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	@ 0x22
 801c13a:	2b0a      	cmp	r3, #10
 801c13c:	d107      	bne.n	801c14e <etharp_find_entry+0x1be>
      /* or no empty entry found and not allowed to recycle? */
      ((empty == ARP_TABLE_SIZE) && ((flags & ETHARP_FLAG_TRY_HARD) == 0))) {
 801c13e:	7afb      	ldrb	r3, [r7, #11]
 801c140:	f003 0301 	and.w	r3, r3, #1
 801c144:	2b00      	cmp	r3, #0
 801c146:	d102      	bne.n	801c14e <etharp_find_entry+0x1be>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: no empty entry found and not allowed to recycle\n"));
    return (s16_t)ERR_MEM;
 801c148:	f04f 33ff 	mov.w	r3, #4294967295
 801c14c:	e085      	b.n	801c25a <etharp_find_entry+0x2ca>
   *
   * { ETHARP_FLAG_TRY_HARD is set at this point }
   */

  /* 1) empty entry available? */
  if (empty < ARP_TABLE_SIZE) {
 801c14e:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	@ 0x22
 801c152:	2b09      	cmp	r3, #9
 801c154:	dc02      	bgt.n	801c15c <etharp_find_entry+0x1cc>
    i = empty;
 801c156:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 801c158:	843b      	strh	r3, [r7, #32]
 801c15a:	e039      	b.n	801c1d0 <etharp_find_entry+0x240>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: selecting empty entry %d\n", (int)i));
  } else {
    /* 2) found recyclable stable entry? */
    if (old_stable < ARP_TABLE_SIZE) {
 801c15c:	f9b7 3024 	ldrsh.w	r3, [r7, #36]	@ 0x24
 801c160:	2b09      	cmp	r3, #9
 801c162:	dc14      	bgt.n	801c18e <etharp_find_entry+0x1fe>
      /* recycle oldest stable*/
      i = old_stable;
 801c164:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 801c166:	843b      	strh	r3, [r7, #32]
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: selecting oldest stable entry %d\n", (int)i));
      /* no queued packets should exist on stable entries */
      LWIP_ASSERT("arp_table[i].q == NULL", arp_table[i].q == NULL);
 801c168:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801c16c:	493d      	ldr	r1, [pc, #244]	@ (801c264 <etharp_find_entry+0x2d4>)
 801c16e:	4613      	mov	r3, r2
 801c170:	005b      	lsls	r3, r3, #1
 801c172:	4413      	add	r3, r2
 801c174:	00db      	lsls	r3, r3, #3
 801c176:	440b      	add	r3, r1
 801c178:	681b      	ldr	r3, [r3, #0]
 801c17a:	2b00      	cmp	r3, #0
 801c17c:	d018      	beq.n	801c1b0 <etharp_find_entry+0x220>
 801c17e:	4b3a      	ldr	r3, [pc, #232]	@ (801c268 <etharp_find_entry+0x2d8>)
 801c180:	f240 126d 	movw	r2, #365	@ 0x16d
 801c184:	493b      	ldr	r1, [pc, #236]	@ (801c274 <etharp_find_entry+0x2e4>)
 801c186:	483a      	ldr	r0, [pc, #232]	@ (801c270 <etharp_find_entry+0x2e0>)
 801c188:	f002 fbca 	bl	801e920 <iprintf>
 801c18c:	e010      	b.n	801c1b0 <etharp_find_entry+0x220>
      /* 3) found recyclable pending entry without queued packets? */
    } else if (old_pending < ARP_TABLE_SIZE) {
 801c18e:	f9b7 3026 	ldrsh.w	r3, [r7, #38]	@ 0x26
 801c192:	2b09      	cmp	r3, #9
 801c194:	dc02      	bgt.n	801c19c <etharp_find_entry+0x20c>
      /* recycle oldest pending */
      i = old_pending;
 801c196:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 801c198:	843b      	strh	r3, [r7, #32]
 801c19a:	e009      	b.n	801c1b0 <etharp_find_entry+0x220>
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: selecting oldest pending entry %d (without queue)\n", (int)i));
      /* 4) found recyclable pending entry with queued packets? */
    } else if (old_queue < ARP_TABLE_SIZE) {
 801c19c:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 801c1a0:	2b09      	cmp	r3, #9
 801c1a2:	dc02      	bgt.n	801c1aa <etharp_find_entry+0x21a>
      /* recycle oldest pending (queued packets are free in etharp_free_entry) */
      i = old_queue;
 801c1a4:	8bfb      	ldrh	r3, [r7, #30]
 801c1a6:	843b      	strh	r3, [r7, #32]
 801c1a8:	e002      	b.n	801c1b0 <etharp_find_entry+0x220>
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: selecting oldest pending entry %d, freeing packet queue %p\n", (int)i, (void *)(arp_table[i].q)));
      /* no empty or recyclable entries found */
    } else {
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: no empty or recyclable entries found\n"));
      return (s16_t)ERR_MEM;
 801c1aa:	f04f 33ff 	mov.w	r3, #4294967295
 801c1ae:	e054      	b.n	801c25a <etharp_find_entry+0x2ca>
    }

    /* { empty or recyclable entry found } */
    LWIP_ASSERT("i < ARP_TABLE_SIZE", i < ARP_TABLE_SIZE);
 801c1b0:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 801c1b4:	2b09      	cmp	r3, #9
 801c1b6:	dd06      	ble.n	801c1c6 <etharp_find_entry+0x236>
 801c1b8:	4b2b      	ldr	r3, [pc, #172]	@ (801c268 <etharp_find_entry+0x2d8>)
 801c1ba:	f240 127f 	movw	r2, #383	@ 0x17f
 801c1be:	492e      	ldr	r1, [pc, #184]	@ (801c278 <etharp_find_entry+0x2e8>)
 801c1c0:	482b      	ldr	r0, [pc, #172]	@ (801c270 <etharp_find_entry+0x2e0>)
 801c1c2:	f002 fbad 	bl	801e920 <iprintf>
    etharp_free_entry(i);
 801c1c6:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 801c1ca:	4618      	mov	r0, r3
 801c1cc:	f7ff fe06 	bl	801bddc <etharp_free_entry>
  }

  LWIP_ASSERT("i < ARP_TABLE_SIZE", i < ARP_TABLE_SIZE);
 801c1d0:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 801c1d4:	2b09      	cmp	r3, #9
 801c1d6:	dd06      	ble.n	801c1e6 <etharp_find_entry+0x256>
 801c1d8:	4b23      	ldr	r3, [pc, #140]	@ (801c268 <etharp_find_entry+0x2d8>)
 801c1da:	f240 1283 	movw	r2, #387	@ 0x183
 801c1de:	4926      	ldr	r1, [pc, #152]	@ (801c278 <etharp_find_entry+0x2e8>)
 801c1e0:	4823      	ldr	r0, [pc, #140]	@ (801c270 <etharp_find_entry+0x2e0>)
 801c1e2:	f002 fb9d 	bl	801e920 <iprintf>
  LWIP_ASSERT("arp_table[i].state == ETHARP_STATE_EMPTY",
 801c1e6:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801c1ea:	491e      	ldr	r1, [pc, #120]	@ (801c264 <etharp_find_entry+0x2d4>)
 801c1ec:	4613      	mov	r3, r2
 801c1ee:	005b      	lsls	r3, r3, #1
 801c1f0:	4413      	add	r3, r2
 801c1f2:	00db      	lsls	r3, r3, #3
 801c1f4:	440b      	add	r3, r1
 801c1f6:	3314      	adds	r3, #20
 801c1f8:	781b      	ldrb	r3, [r3, #0]
 801c1fa:	2b00      	cmp	r3, #0
 801c1fc:	d006      	beq.n	801c20c <etharp_find_entry+0x27c>
 801c1fe:	4b1a      	ldr	r3, [pc, #104]	@ (801c268 <etharp_find_entry+0x2d8>)
 801c200:	f44f 72c2 	mov.w	r2, #388	@ 0x184
 801c204:	491d      	ldr	r1, [pc, #116]	@ (801c27c <etharp_find_entry+0x2ec>)
 801c206:	481a      	ldr	r0, [pc, #104]	@ (801c270 <etharp_find_entry+0x2e0>)
 801c208:	f002 fb8a 	bl	801e920 <iprintf>
              arp_table[i].state == ETHARP_STATE_EMPTY);

  /* IP address given? */
  if (ipaddr != NULL) {
 801c20c:	68fb      	ldr	r3, [r7, #12]
 801c20e:	2b00      	cmp	r3, #0
 801c210:	d00b      	beq.n	801c22a <etharp_find_entry+0x29a>
    /* set IP address */
    ip4_addr_copy(arp_table[i].ipaddr, *ipaddr);
 801c212:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801c216:	68fb      	ldr	r3, [r7, #12]
 801c218:	6819      	ldr	r1, [r3, #0]
 801c21a:	4812      	ldr	r0, [pc, #72]	@ (801c264 <etharp_find_entry+0x2d4>)
 801c21c:	4613      	mov	r3, r2
 801c21e:	005b      	lsls	r3, r3, #1
 801c220:	4413      	add	r3, r2
 801c222:	00db      	lsls	r3, r3, #3
 801c224:	4403      	add	r3, r0
 801c226:	3304      	adds	r3, #4
 801c228:	6019      	str	r1, [r3, #0]
  }
  arp_table[i].ctime = 0;
 801c22a:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801c22e:	490d      	ldr	r1, [pc, #52]	@ (801c264 <etharp_find_entry+0x2d4>)
 801c230:	4613      	mov	r3, r2
 801c232:	005b      	lsls	r3, r3, #1
 801c234:	4413      	add	r3, r2
 801c236:	00db      	lsls	r3, r3, #3
 801c238:	440b      	add	r3, r1
 801c23a:	3312      	adds	r3, #18
 801c23c:	2200      	movs	r2, #0
 801c23e:	801a      	strh	r2, [r3, #0]
#if ETHARP_TABLE_MATCH_NETIF
  arp_table[i].netif = netif;
 801c240:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801c244:	4907      	ldr	r1, [pc, #28]	@ (801c264 <etharp_find_entry+0x2d4>)
 801c246:	4613      	mov	r3, r2
 801c248:	005b      	lsls	r3, r3, #1
 801c24a:	4413      	add	r3, r2
 801c24c:	00db      	lsls	r3, r3, #3
 801c24e:	440b      	add	r3, r1
 801c250:	3308      	adds	r3, #8
 801c252:	687a      	ldr	r2, [r7, #4]
 801c254:	601a      	str	r2, [r3, #0]
#endif /* ETHARP_TABLE_MATCH_NETIF */
  return (s16_t)i;
 801c256:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
}
 801c25a:	4618      	mov	r0, r3
 801c25c:	3728      	adds	r7, #40	@ 0x28
 801c25e:	46bd      	mov	sp, r7
 801c260:	bd80      	pop	{r7, pc}
 801c262:	bf00      	nop
 801c264:	240087f4 	.word	0x240087f4
 801c268:	080226d0 	.word	0x080226d0
 801c26c:	08022708 	.word	0x08022708
 801c270:	08022748 	.word	0x08022748
 801c274:	08022770 	.word	0x08022770
 801c278:	08022788 	.word	0x08022788
 801c27c:	0802279c 	.word	0x0802279c

0801c280 <etharp_update_arp_entry>:
 *
 * @see pbuf_free()
 */
static err_t
etharp_update_arp_entry(struct netif *netif, const ip4_addr_t *ipaddr, struct eth_addr *ethaddr, u8_t flags)
{
 801c280:	b580      	push	{r7, lr}
 801c282:	b088      	sub	sp, #32
 801c284:	af02      	add	r7, sp, #8
 801c286:	60f8      	str	r0, [r7, #12]
 801c288:	60b9      	str	r1, [r7, #8]
 801c28a:	607a      	str	r2, [r7, #4]
 801c28c:	70fb      	strb	r3, [r7, #3]
  s16_t i;
  LWIP_ASSERT("netif->hwaddr_len == ETH_HWADDR_LEN", netif->hwaddr_len == ETH_HWADDR_LEN);
 801c28e:	68fb      	ldr	r3, [r7, #12]
 801c290:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 801c294:	2b06      	cmp	r3, #6
 801c296:	d006      	beq.n	801c2a6 <etharp_update_arp_entry+0x26>
 801c298:	4b48      	ldr	r3, [pc, #288]	@ (801c3bc <etharp_update_arp_entry+0x13c>)
 801c29a:	f240 12a9 	movw	r2, #425	@ 0x1a9
 801c29e:	4948      	ldr	r1, [pc, #288]	@ (801c3c0 <etharp_update_arp_entry+0x140>)
 801c2a0:	4848      	ldr	r0, [pc, #288]	@ (801c3c4 <etharp_update_arp_entry+0x144>)
 801c2a2:	f002 fb3d 	bl	801e920 <iprintf>
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_update_arp_entry: %"U16_F".%"U16_F".%"U16_F".%"U16_F" - %02"X16_F":%02"X16_F":%02"X16_F":%02"X16_F":%02"X16_F":%02"X16_F"\n",
              ip4_addr1_16(ipaddr), ip4_addr2_16(ipaddr), ip4_addr3_16(ipaddr), ip4_addr4_16(ipaddr),
              (u16_t)ethaddr->addr[0], (u16_t)ethaddr->addr[1], (u16_t)ethaddr->addr[2],
              (u16_t)ethaddr->addr[3], (u16_t)ethaddr->addr[4], (u16_t)ethaddr->addr[5]));
  /* non-unicast address? */
  if (ip4_addr_isany(ipaddr) ||
 801c2a6:	68bb      	ldr	r3, [r7, #8]
 801c2a8:	2b00      	cmp	r3, #0
 801c2aa:	d012      	beq.n	801c2d2 <etharp_update_arp_entry+0x52>
 801c2ac:	68bb      	ldr	r3, [r7, #8]
 801c2ae:	681b      	ldr	r3, [r3, #0]
 801c2b0:	2b00      	cmp	r3, #0
 801c2b2:	d00e      	beq.n	801c2d2 <etharp_update_arp_entry+0x52>
      ip4_addr_isbroadcast(ipaddr, netif) ||
 801c2b4:	68bb      	ldr	r3, [r7, #8]
 801c2b6:	681b      	ldr	r3, [r3, #0]
 801c2b8:	68f9      	ldr	r1, [r7, #12]
 801c2ba:	4618      	mov	r0, r3
 801c2bc:	f001 f924 	bl	801d508 <ip4_addr_isbroadcast_u32>
 801c2c0:	4603      	mov	r3, r0
  if (ip4_addr_isany(ipaddr) ||
 801c2c2:	2b00      	cmp	r3, #0
 801c2c4:	d105      	bne.n	801c2d2 <etharp_update_arp_entry+0x52>
      ip4_addr_ismulticast(ipaddr)) {
 801c2c6:	68bb      	ldr	r3, [r7, #8]
 801c2c8:	681b      	ldr	r3, [r3, #0]
 801c2ca:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
      ip4_addr_isbroadcast(ipaddr, netif) ||
 801c2ce:	2be0      	cmp	r3, #224	@ 0xe0
 801c2d0:	d102      	bne.n	801c2d8 <etharp_update_arp_entry+0x58>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_update_arp_entry: will not add non-unicast IP address to ARP cache\n"));
    return ERR_ARG;
 801c2d2:	f06f 030f 	mvn.w	r3, #15
 801c2d6:	e06c      	b.n	801c3b2 <etharp_update_arp_entry+0x132>
  }
  /* find or create ARP entry */
  i = etharp_find_entry(ipaddr, flags, netif);
 801c2d8:	78fb      	ldrb	r3, [r7, #3]
 801c2da:	68fa      	ldr	r2, [r7, #12]
 801c2dc:	4619      	mov	r1, r3
 801c2de:	68b8      	ldr	r0, [r7, #8]
 801c2e0:	f7ff fe56 	bl	801bf90 <etharp_find_entry>
 801c2e4:	4603      	mov	r3, r0
 801c2e6:	82fb      	strh	r3, [r7, #22]
  /* bail out if no entry could be found */
  if (i < 0) {
 801c2e8:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 801c2ec:	2b00      	cmp	r3, #0
 801c2ee:	da02      	bge.n	801c2f6 <etharp_update_arp_entry+0x76>
    return (err_t)i;
 801c2f0:	8afb      	ldrh	r3, [r7, #22]
 801c2f2:	b25b      	sxtb	r3, r3
 801c2f4:	e05d      	b.n	801c3b2 <etharp_update_arp_entry+0x132>
    return ERR_VAL;
  } else
#endif /* ETHARP_SUPPORT_STATIC_ENTRIES */
  {
    /* mark it stable */
    arp_table[i].state = ETHARP_STATE_STABLE;
 801c2f6:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 801c2fa:	4933      	ldr	r1, [pc, #204]	@ (801c3c8 <etharp_update_arp_entry+0x148>)
 801c2fc:	4613      	mov	r3, r2
 801c2fe:	005b      	lsls	r3, r3, #1
 801c300:	4413      	add	r3, r2
 801c302:	00db      	lsls	r3, r3, #3
 801c304:	440b      	add	r3, r1
 801c306:	3314      	adds	r3, #20
 801c308:	2202      	movs	r2, #2
 801c30a:	701a      	strb	r2, [r3, #0]
  }

  /* record network interface */
  arp_table[i].netif = netif;
 801c30c:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 801c310:	492d      	ldr	r1, [pc, #180]	@ (801c3c8 <etharp_update_arp_entry+0x148>)
 801c312:	4613      	mov	r3, r2
 801c314:	005b      	lsls	r3, r3, #1
 801c316:	4413      	add	r3, r2
 801c318:	00db      	lsls	r3, r3, #3
 801c31a:	440b      	add	r3, r1
 801c31c:	3308      	adds	r3, #8
 801c31e:	68fa      	ldr	r2, [r7, #12]
 801c320:	601a      	str	r2, [r3, #0]
  /* insert in SNMP ARP index tree */
  mib2_add_arp_entry(netif, &arp_table[i].ipaddr);

  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_update_arp_entry: updating stable entry %"S16_F"\n", i));
  /* update address */
  SMEMCPY(&arp_table[i].ethaddr, ethaddr, ETH_HWADDR_LEN);
 801c322:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 801c326:	4613      	mov	r3, r2
 801c328:	005b      	lsls	r3, r3, #1
 801c32a:	4413      	add	r3, r2
 801c32c:	00db      	lsls	r3, r3, #3
 801c32e:	3308      	adds	r3, #8
 801c330:	4a25      	ldr	r2, [pc, #148]	@ (801c3c8 <etharp_update_arp_entry+0x148>)
 801c332:	4413      	add	r3, r2
 801c334:	3304      	adds	r3, #4
 801c336:	2206      	movs	r2, #6
 801c338:	6879      	ldr	r1, [r7, #4]
 801c33a:	4618      	mov	r0, r3
 801c33c:	f002 fc21 	bl	801eb82 <memcpy>
  /* reset time stamp */
  arp_table[i].ctime = 0;
 801c340:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 801c344:	4920      	ldr	r1, [pc, #128]	@ (801c3c8 <etharp_update_arp_entry+0x148>)
 801c346:	4613      	mov	r3, r2
 801c348:	005b      	lsls	r3, r3, #1
 801c34a:	4413      	add	r3, r2
 801c34c:	00db      	lsls	r3, r3, #3
 801c34e:	440b      	add	r3, r1
 801c350:	3312      	adds	r3, #18
 801c352:	2200      	movs	r2, #0
 801c354:	801a      	strh	r2, [r3, #0]
    /* get the packet pointer */
    p = q->p;
    /* now queue entry can be freed */
    memp_free(MEMP_ARP_QUEUE, q);
#else /* ARP_QUEUEING */
  if (arp_table[i].q != NULL) {
 801c356:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 801c35a:	491b      	ldr	r1, [pc, #108]	@ (801c3c8 <etharp_update_arp_entry+0x148>)
 801c35c:	4613      	mov	r3, r2
 801c35e:	005b      	lsls	r3, r3, #1
 801c360:	4413      	add	r3, r2
 801c362:	00db      	lsls	r3, r3, #3
 801c364:	440b      	add	r3, r1
 801c366:	681b      	ldr	r3, [r3, #0]
 801c368:	2b00      	cmp	r3, #0
 801c36a:	d021      	beq.n	801c3b0 <etharp_update_arp_entry+0x130>
    struct pbuf *p = arp_table[i].q;
 801c36c:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 801c370:	4915      	ldr	r1, [pc, #84]	@ (801c3c8 <etharp_update_arp_entry+0x148>)
 801c372:	4613      	mov	r3, r2
 801c374:	005b      	lsls	r3, r3, #1
 801c376:	4413      	add	r3, r2
 801c378:	00db      	lsls	r3, r3, #3
 801c37a:	440b      	add	r3, r1
 801c37c:	681b      	ldr	r3, [r3, #0]
 801c37e:	613b      	str	r3, [r7, #16]
    arp_table[i].q = NULL;
 801c380:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 801c384:	4910      	ldr	r1, [pc, #64]	@ (801c3c8 <etharp_update_arp_entry+0x148>)
 801c386:	4613      	mov	r3, r2
 801c388:	005b      	lsls	r3, r3, #1
 801c38a:	4413      	add	r3, r2
 801c38c:	00db      	lsls	r3, r3, #3
 801c38e:	440b      	add	r3, r1
 801c390:	2200      	movs	r2, #0
 801c392:	601a      	str	r2, [r3, #0]
#endif /* ARP_QUEUEING */
    /* send the queued IP packet */
    ethernet_output(netif, p, (struct eth_addr *)(netif->hwaddr), ethaddr, ETHTYPE_IP);
 801c394:	68fb      	ldr	r3, [r7, #12]
 801c396:	f103 0226 	add.w	r2, r3, #38	@ 0x26
 801c39a:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 801c39e:	9300      	str	r3, [sp, #0]
 801c3a0:	687b      	ldr	r3, [r7, #4]
 801c3a2:	6939      	ldr	r1, [r7, #16]
 801c3a4:	68f8      	ldr	r0, [r7, #12]
 801c3a6:	f001 ffbd 	bl	801e324 <ethernet_output>
    /* free the queued IP packet */
    pbuf_free(p);
 801c3aa:	6938      	ldr	r0, [r7, #16]
 801c3ac:	f7f8 fd7a 	bl	8014ea4 <pbuf_free>
  }
  return ERR_OK;
 801c3b0:	2300      	movs	r3, #0
}
 801c3b2:	4618      	mov	r0, r3
 801c3b4:	3718      	adds	r7, #24
 801c3b6:	46bd      	mov	sp, r7
 801c3b8:	bd80      	pop	{r7, pc}
 801c3ba:	bf00      	nop
 801c3bc:	080226d0 	.word	0x080226d0
 801c3c0:	080227c8 	.word	0x080227c8
 801c3c4:	08022748 	.word	0x08022748
 801c3c8:	240087f4 	.word	0x240087f4

0801c3cc <etharp_cleanup_netif>:
 *
 * @param netif points to a network interface
 */
void
etharp_cleanup_netif(struct netif *netif)
{
 801c3cc:	b580      	push	{r7, lr}
 801c3ce:	b084      	sub	sp, #16
 801c3d0:	af00      	add	r7, sp, #0
 801c3d2:	6078      	str	r0, [r7, #4]
  int i;

  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 801c3d4:	2300      	movs	r3, #0
 801c3d6:	60fb      	str	r3, [r7, #12]
 801c3d8:	e01e      	b.n	801c418 <etharp_cleanup_netif+0x4c>
    u8_t state = arp_table[i].state;
 801c3da:	4913      	ldr	r1, [pc, #76]	@ (801c428 <etharp_cleanup_netif+0x5c>)
 801c3dc:	68fa      	ldr	r2, [r7, #12]
 801c3de:	4613      	mov	r3, r2
 801c3e0:	005b      	lsls	r3, r3, #1
 801c3e2:	4413      	add	r3, r2
 801c3e4:	00db      	lsls	r3, r3, #3
 801c3e6:	440b      	add	r3, r1
 801c3e8:	3314      	adds	r3, #20
 801c3ea:	781b      	ldrb	r3, [r3, #0]
 801c3ec:	72fb      	strb	r3, [r7, #11]
    if ((state != ETHARP_STATE_EMPTY) && (arp_table[i].netif == netif)) {
 801c3ee:	7afb      	ldrb	r3, [r7, #11]
 801c3f0:	2b00      	cmp	r3, #0
 801c3f2:	d00e      	beq.n	801c412 <etharp_cleanup_netif+0x46>
 801c3f4:	490c      	ldr	r1, [pc, #48]	@ (801c428 <etharp_cleanup_netif+0x5c>)
 801c3f6:	68fa      	ldr	r2, [r7, #12]
 801c3f8:	4613      	mov	r3, r2
 801c3fa:	005b      	lsls	r3, r3, #1
 801c3fc:	4413      	add	r3, r2
 801c3fe:	00db      	lsls	r3, r3, #3
 801c400:	440b      	add	r3, r1
 801c402:	3308      	adds	r3, #8
 801c404:	681b      	ldr	r3, [r3, #0]
 801c406:	687a      	ldr	r2, [r7, #4]
 801c408:	429a      	cmp	r2, r3
 801c40a:	d102      	bne.n	801c412 <etharp_cleanup_netif+0x46>
      etharp_free_entry(i);
 801c40c:	68f8      	ldr	r0, [r7, #12]
 801c40e:	f7ff fce5 	bl	801bddc <etharp_free_entry>
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 801c412:	68fb      	ldr	r3, [r7, #12]
 801c414:	3301      	adds	r3, #1
 801c416:	60fb      	str	r3, [r7, #12]
 801c418:	68fb      	ldr	r3, [r7, #12]
 801c41a:	2b09      	cmp	r3, #9
 801c41c:	dddd      	ble.n	801c3da <etharp_cleanup_netif+0xe>
    }
  }
}
 801c41e:	bf00      	nop
 801c420:	bf00      	nop
 801c422:	3710      	adds	r7, #16
 801c424:	46bd      	mov	sp, r7
 801c426:	bd80      	pop	{r7, pc}
 801c428:	240087f4 	.word	0x240087f4

0801c42c <etharp_input>:
 *
 * @see pbuf_free()
 */
void
etharp_input(struct pbuf *p, struct netif *netif)
{
 801c42c:	b5b0      	push	{r4, r5, r7, lr}
 801c42e:	b08a      	sub	sp, #40	@ 0x28
 801c430:	af04      	add	r7, sp, #16
 801c432:	6078      	str	r0, [r7, #4]
 801c434:	6039      	str	r1, [r7, #0]
  ip4_addr_t sipaddr, dipaddr;
  u8_t for_us;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("netif != NULL", (netif != NULL), return;);
 801c436:	683b      	ldr	r3, [r7, #0]
 801c438:	2b00      	cmp	r3, #0
 801c43a:	d107      	bne.n	801c44c <etharp_input+0x20>
 801c43c:	4b3d      	ldr	r3, [pc, #244]	@ (801c534 <etharp_input+0x108>)
 801c43e:	f240 228a 	movw	r2, #650	@ 0x28a
 801c442:	493d      	ldr	r1, [pc, #244]	@ (801c538 <etharp_input+0x10c>)
 801c444:	483d      	ldr	r0, [pc, #244]	@ (801c53c <etharp_input+0x110>)
 801c446:	f002 fa6b 	bl	801e920 <iprintf>
 801c44a:	e06f      	b.n	801c52c <etharp_input+0x100>

  hdr = (struct etharp_hdr *)p->payload;
 801c44c:	687b      	ldr	r3, [r7, #4]
 801c44e:	685b      	ldr	r3, [r3, #4]
 801c450:	613b      	str	r3, [r7, #16]

  /* RFC 826 "Packet Reception": */
  if ((hdr->hwtype != PP_HTONS(LWIP_IANA_HWTYPE_ETHERNET)) ||
 801c452:	693b      	ldr	r3, [r7, #16]
 801c454:	881b      	ldrh	r3, [r3, #0]
 801c456:	b29b      	uxth	r3, r3
 801c458:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 801c45c:	d10c      	bne.n	801c478 <etharp_input+0x4c>
      (hdr->hwlen != ETH_HWADDR_LEN) ||
 801c45e:	693b      	ldr	r3, [r7, #16]
 801c460:	791b      	ldrb	r3, [r3, #4]
  if ((hdr->hwtype != PP_HTONS(LWIP_IANA_HWTYPE_ETHERNET)) ||
 801c462:	2b06      	cmp	r3, #6
 801c464:	d108      	bne.n	801c478 <etharp_input+0x4c>
      (hdr->protolen != sizeof(ip4_addr_t)) ||
 801c466:	693b      	ldr	r3, [r7, #16]
 801c468:	795b      	ldrb	r3, [r3, #5]
      (hdr->hwlen != ETH_HWADDR_LEN) ||
 801c46a:	2b04      	cmp	r3, #4
 801c46c:	d104      	bne.n	801c478 <etharp_input+0x4c>
      (hdr->proto != PP_HTONS(ETHTYPE_IP)))  {
 801c46e:	693b      	ldr	r3, [r7, #16]
 801c470:	885b      	ldrh	r3, [r3, #2]
 801c472:	b29b      	uxth	r3, r3
      (hdr->protolen != sizeof(ip4_addr_t)) ||
 801c474:	2b08      	cmp	r3, #8
 801c476:	d003      	beq.n	801c480 <etharp_input+0x54>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_WARNING,
                ("etharp_input: packet dropped, wrong hw type, hwlen, proto, protolen or ethernet type (%"U16_F"/%"U16_F"/%"U16_F"/%"U16_F")\n",
                 hdr->hwtype, (u16_t)hdr->hwlen, hdr->proto, (u16_t)hdr->protolen));
    ETHARP_STATS_INC(etharp.proterr);
    ETHARP_STATS_INC(etharp.drop);
    pbuf_free(p);
 801c478:	6878      	ldr	r0, [r7, #4]
 801c47a:	f7f8 fd13 	bl	8014ea4 <pbuf_free>
    return;
 801c47e:	e055      	b.n	801c52c <etharp_input+0x100>
  autoip_arp_reply(netif, hdr);
#endif /* LWIP_AUTOIP */

  /* Copy struct ip4_addr_wordaligned to aligned ip4_addr, to support compilers without
   * structure packing (not using structure copy which breaks strict-aliasing rules). */
  IPADDR_WORDALIGNED_COPY_TO_IP4_ADDR_T(&sipaddr, &hdr->sipaddr);
 801c480:	693b      	ldr	r3, [r7, #16]
 801c482:	330e      	adds	r3, #14
 801c484:	681b      	ldr	r3, [r3, #0]
 801c486:	60fb      	str	r3, [r7, #12]
  IPADDR_WORDALIGNED_COPY_TO_IP4_ADDR_T(&dipaddr, &hdr->dipaddr);
 801c488:	693b      	ldr	r3, [r7, #16]
 801c48a:	3318      	adds	r3, #24
 801c48c:	681b      	ldr	r3, [r3, #0]
 801c48e:	60bb      	str	r3, [r7, #8]

  /* this interface is not configured? */
  if (ip4_addr_isany_val(*netif_ip4_addr(netif))) {
 801c490:	683b      	ldr	r3, [r7, #0]
 801c492:	3304      	adds	r3, #4
 801c494:	681b      	ldr	r3, [r3, #0]
 801c496:	2b00      	cmp	r3, #0
 801c498:	d102      	bne.n	801c4a0 <etharp_input+0x74>
    for_us = 0;
 801c49a:	2300      	movs	r3, #0
 801c49c:	75fb      	strb	r3, [r7, #23]
 801c49e:	e009      	b.n	801c4b4 <etharp_input+0x88>
  } else {
    /* ARP packet directed to us? */
    for_us = (u8_t)ip4_addr_cmp(&dipaddr, netif_ip4_addr(netif));
 801c4a0:	68ba      	ldr	r2, [r7, #8]
 801c4a2:	683b      	ldr	r3, [r7, #0]
 801c4a4:	3304      	adds	r3, #4
 801c4a6:	681b      	ldr	r3, [r3, #0]
 801c4a8:	429a      	cmp	r2, r3
 801c4aa:	bf0c      	ite	eq
 801c4ac:	2301      	moveq	r3, #1
 801c4ae:	2300      	movne	r3, #0
 801c4b0:	b2db      	uxtb	r3, r3
 801c4b2:	75fb      	strb	r3, [r7, #23]
  /* ARP message directed to us?
      -> add IP address in ARP cache; assume requester wants to talk to us,
         can result in directly sending the queued packets for this host.
     ARP message not directed to us?
      ->  update the source IP address in the cache, if present */
  etharp_update_arp_entry(netif, &sipaddr, &(hdr->shwaddr),
 801c4b4:	693b      	ldr	r3, [r7, #16]
 801c4b6:	f103 0208 	add.w	r2, r3, #8
 801c4ba:	7dfb      	ldrb	r3, [r7, #23]
 801c4bc:	2b00      	cmp	r3, #0
 801c4be:	d001      	beq.n	801c4c4 <etharp_input+0x98>
 801c4c0:	2301      	movs	r3, #1
 801c4c2:	e000      	b.n	801c4c6 <etharp_input+0x9a>
 801c4c4:	2302      	movs	r3, #2
 801c4c6:	f107 010c 	add.w	r1, r7, #12
 801c4ca:	6838      	ldr	r0, [r7, #0]
 801c4cc:	f7ff fed8 	bl	801c280 <etharp_update_arp_entry>
                          for_us ? ETHARP_FLAG_TRY_HARD : ETHARP_FLAG_FIND_ONLY);

  /* now act on the message itself */
  switch (hdr->opcode) {
 801c4d0:	693b      	ldr	r3, [r7, #16]
 801c4d2:	88db      	ldrh	r3, [r3, #6]
 801c4d4:	b29b      	uxth	r3, r3
 801c4d6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 801c4da:	d003      	beq.n	801c4e4 <etharp_input+0xb8>
 801c4dc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 801c4e0:	d01e      	beq.n	801c520 <etharp_input+0xf4>
#endif /* (LWIP_DHCP && DHCP_DOES_ARP_CHECK) */
      break;
    default:
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_input: ARP unknown opcode type %"S16_F"\n", lwip_htons(hdr->opcode)));
      ETHARP_STATS_INC(etharp.err);
      break;
 801c4e2:	e020      	b.n	801c526 <etharp_input+0xfa>
      if (for_us) {
 801c4e4:	7dfb      	ldrb	r3, [r7, #23]
 801c4e6:	2b00      	cmp	r3, #0
 801c4e8:	d01c      	beq.n	801c524 <etharp_input+0xf8>
                   (struct eth_addr *)netif->hwaddr, &hdr->shwaddr,
 801c4ea:	683b      	ldr	r3, [r7, #0]
 801c4ec:	f103 0026 	add.w	r0, r3, #38	@ 0x26
 801c4f0:	693b      	ldr	r3, [r7, #16]
 801c4f2:	f103 0408 	add.w	r4, r3, #8
                   (struct eth_addr *)netif->hwaddr, netif_ip4_addr(netif),
 801c4f6:	683b      	ldr	r3, [r7, #0]
 801c4f8:	f103 0526 	add.w	r5, r3, #38	@ 0x26
 801c4fc:	683b      	ldr	r3, [r7, #0]
 801c4fe:	3304      	adds	r3, #4
                   &hdr->shwaddr, &sipaddr,
 801c500:	693a      	ldr	r2, [r7, #16]
 801c502:	3208      	adds	r2, #8
        etharp_raw(netif,
 801c504:	2102      	movs	r1, #2
 801c506:	9103      	str	r1, [sp, #12]
 801c508:	f107 010c 	add.w	r1, r7, #12
 801c50c:	9102      	str	r1, [sp, #8]
 801c50e:	9201      	str	r2, [sp, #4]
 801c510:	9300      	str	r3, [sp, #0]
 801c512:	462b      	mov	r3, r5
 801c514:	4622      	mov	r2, r4
 801c516:	4601      	mov	r1, r0
 801c518:	6838      	ldr	r0, [r7, #0]
 801c51a:	f000 faeb 	bl	801caf4 <etharp_raw>
      break;
 801c51e:	e001      	b.n	801c524 <etharp_input+0xf8>
      break;
 801c520:	bf00      	nop
 801c522:	e000      	b.n	801c526 <etharp_input+0xfa>
      break;
 801c524:	bf00      	nop
  }
  /* free ARP packet */
  pbuf_free(p);
 801c526:	6878      	ldr	r0, [r7, #4]
 801c528:	f7f8 fcbc 	bl	8014ea4 <pbuf_free>
}
 801c52c:	3718      	adds	r7, #24
 801c52e:	46bd      	mov	sp, r7
 801c530:	bdb0      	pop	{r4, r5, r7, pc}
 801c532:	bf00      	nop
 801c534:	080226d0 	.word	0x080226d0
 801c538:	08022820 	.word	0x08022820
 801c53c:	08022748 	.word	0x08022748

0801c540 <etharp_output_to_arp_index>:
/** Just a small helper function that sends a pbuf to an ethernet address
 * in the arp_table specified by the index 'arp_idx'.
 */
static err_t
etharp_output_to_arp_index(struct netif *netif, struct pbuf *q, netif_addr_idx_t arp_idx)
{
 801c540:	b580      	push	{r7, lr}
 801c542:	b086      	sub	sp, #24
 801c544:	af02      	add	r7, sp, #8
 801c546:	60f8      	str	r0, [r7, #12]
 801c548:	60b9      	str	r1, [r7, #8]
 801c54a:	4613      	mov	r3, r2
 801c54c:	71fb      	strb	r3, [r7, #7]
  LWIP_ASSERT("arp_table[arp_idx].state >= ETHARP_STATE_STABLE",
 801c54e:	79fa      	ldrb	r2, [r7, #7]
 801c550:	4944      	ldr	r1, [pc, #272]	@ (801c664 <etharp_output_to_arp_index+0x124>)
 801c552:	4613      	mov	r3, r2
 801c554:	005b      	lsls	r3, r3, #1
 801c556:	4413      	add	r3, r2
 801c558:	00db      	lsls	r3, r3, #3
 801c55a:	440b      	add	r3, r1
 801c55c:	3314      	adds	r3, #20
 801c55e:	781b      	ldrb	r3, [r3, #0]
 801c560:	2b01      	cmp	r3, #1
 801c562:	d806      	bhi.n	801c572 <etharp_output_to_arp_index+0x32>
 801c564:	4b40      	ldr	r3, [pc, #256]	@ (801c668 <etharp_output_to_arp_index+0x128>)
 801c566:	f240 22ee 	movw	r2, #750	@ 0x2ee
 801c56a:	4940      	ldr	r1, [pc, #256]	@ (801c66c <etharp_output_to_arp_index+0x12c>)
 801c56c:	4840      	ldr	r0, [pc, #256]	@ (801c670 <etharp_output_to_arp_index+0x130>)
 801c56e:	f002 f9d7 	bl	801e920 <iprintf>
              arp_table[arp_idx].state >= ETHARP_STATE_STABLE);
  /* if arp table entry is about to expire: re-request it,
     but only if its state is ETHARP_STATE_STABLE to prevent flooding the
     network with ARP requests if this address is used frequently. */
  if (arp_table[arp_idx].state == ETHARP_STATE_STABLE) {
 801c572:	79fa      	ldrb	r2, [r7, #7]
 801c574:	493b      	ldr	r1, [pc, #236]	@ (801c664 <etharp_output_to_arp_index+0x124>)
 801c576:	4613      	mov	r3, r2
 801c578:	005b      	lsls	r3, r3, #1
 801c57a:	4413      	add	r3, r2
 801c57c:	00db      	lsls	r3, r3, #3
 801c57e:	440b      	add	r3, r1
 801c580:	3314      	adds	r3, #20
 801c582:	781b      	ldrb	r3, [r3, #0]
 801c584:	2b02      	cmp	r3, #2
 801c586:	d153      	bne.n	801c630 <etharp_output_to_arp_index+0xf0>
    if (arp_table[arp_idx].ctime >= ARP_AGE_REREQUEST_USED_BROADCAST) {
 801c588:	79fa      	ldrb	r2, [r7, #7]
 801c58a:	4936      	ldr	r1, [pc, #216]	@ (801c664 <etharp_output_to_arp_index+0x124>)
 801c58c:	4613      	mov	r3, r2
 801c58e:	005b      	lsls	r3, r3, #1
 801c590:	4413      	add	r3, r2
 801c592:	00db      	lsls	r3, r3, #3
 801c594:	440b      	add	r3, r1
 801c596:	3312      	adds	r3, #18
 801c598:	881b      	ldrh	r3, [r3, #0]
 801c59a:	f5b3 7f8e 	cmp.w	r3, #284	@ 0x11c
 801c59e:	d919      	bls.n	801c5d4 <etharp_output_to_arp_index+0x94>
      /* issue a standard request using broadcast */
      if (etharp_request(netif, &arp_table[arp_idx].ipaddr) == ERR_OK) {
 801c5a0:	79fa      	ldrb	r2, [r7, #7]
 801c5a2:	4613      	mov	r3, r2
 801c5a4:	005b      	lsls	r3, r3, #1
 801c5a6:	4413      	add	r3, r2
 801c5a8:	00db      	lsls	r3, r3, #3
 801c5aa:	4a2e      	ldr	r2, [pc, #184]	@ (801c664 <etharp_output_to_arp_index+0x124>)
 801c5ac:	4413      	add	r3, r2
 801c5ae:	3304      	adds	r3, #4
 801c5b0:	4619      	mov	r1, r3
 801c5b2:	68f8      	ldr	r0, [r7, #12]
 801c5b4:	f000 fb4c 	bl	801cc50 <etharp_request>
 801c5b8:	4603      	mov	r3, r0
 801c5ba:	2b00      	cmp	r3, #0
 801c5bc:	d138      	bne.n	801c630 <etharp_output_to_arp_index+0xf0>
        arp_table[arp_idx].state = ETHARP_STATE_STABLE_REREQUESTING_1;
 801c5be:	79fa      	ldrb	r2, [r7, #7]
 801c5c0:	4928      	ldr	r1, [pc, #160]	@ (801c664 <etharp_output_to_arp_index+0x124>)
 801c5c2:	4613      	mov	r3, r2
 801c5c4:	005b      	lsls	r3, r3, #1
 801c5c6:	4413      	add	r3, r2
 801c5c8:	00db      	lsls	r3, r3, #3
 801c5ca:	440b      	add	r3, r1
 801c5cc:	3314      	adds	r3, #20
 801c5ce:	2203      	movs	r2, #3
 801c5d0:	701a      	strb	r2, [r3, #0]
 801c5d2:	e02d      	b.n	801c630 <etharp_output_to_arp_index+0xf0>
      }
    } else if (arp_table[arp_idx].ctime >= ARP_AGE_REREQUEST_USED_UNICAST) {
 801c5d4:	79fa      	ldrb	r2, [r7, #7]
 801c5d6:	4923      	ldr	r1, [pc, #140]	@ (801c664 <etharp_output_to_arp_index+0x124>)
 801c5d8:	4613      	mov	r3, r2
 801c5da:	005b      	lsls	r3, r3, #1
 801c5dc:	4413      	add	r3, r2
 801c5de:	00db      	lsls	r3, r3, #3
 801c5e0:	440b      	add	r3, r1
 801c5e2:	3312      	adds	r3, #18
 801c5e4:	881b      	ldrh	r3, [r3, #0]
 801c5e6:	f5b3 7f87 	cmp.w	r3, #270	@ 0x10e
 801c5ea:	d321      	bcc.n	801c630 <etharp_output_to_arp_index+0xf0>
      /* issue a unicast request (for 15 seconds) to prevent unnecessary broadcast */
      if (etharp_request_dst(netif, &arp_table[arp_idx].ipaddr, &arp_table[arp_idx].ethaddr) == ERR_OK) {
 801c5ec:	79fa      	ldrb	r2, [r7, #7]
 801c5ee:	4613      	mov	r3, r2
 801c5f0:	005b      	lsls	r3, r3, #1
 801c5f2:	4413      	add	r3, r2
 801c5f4:	00db      	lsls	r3, r3, #3
 801c5f6:	4a1b      	ldr	r2, [pc, #108]	@ (801c664 <etharp_output_to_arp_index+0x124>)
 801c5f8:	4413      	add	r3, r2
 801c5fa:	1d19      	adds	r1, r3, #4
 801c5fc:	79fa      	ldrb	r2, [r7, #7]
 801c5fe:	4613      	mov	r3, r2
 801c600:	005b      	lsls	r3, r3, #1
 801c602:	4413      	add	r3, r2
 801c604:	00db      	lsls	r3, r3, #3
 801c606:	3308      	adds	r3, #8
 801c608:	4a16      	ldr	r2, [pc, #88]	@ (801c664 <etharp_output_to_arp_index+0x124>)
 801c60a:	4413      	add	r3, r2
 801c60c:	3304      	adds	r3, #4
 801c60e:	461a      	mov	r2, r3
 801c610:	68f8      	ldr	r0, [r7, #12]
 801c612:	f000 fafb 	bl	801cc0c <etharp_request_dst>
 801c616:	4603      	mov	r3, r0
 801c618:	2b00      	cmp	r3, #0
 801c61a:	d109      	bne.n	801c630 <etharp_output_to_arp_index+0xf0>
        arp_table[arp_idx].state = ETHARP_STATE_STABLE_REREQUESTING_1;
 801c61c:	79fa      	ldrb	r2, [r7, #7]
 801c61e:	4911      	ldr	r1, [pc, #68]	@ (801c664 <etharp_output_to_arp_index+0x124>)
 801c620:	4613      	mov	r3, r2
 801c622:	005b      	lsls	r3, r3, #1
 801c624:	4413      	add	r3, r2
 801c626:	00db      	lsls	r3, r3, #3
 801c628:	440b      	add	r3, r1
 801c62a:	3314      	adds	r3, #20
 801c62c:	2203      	movs	r2, #3
 801c62e:	701a      	strb	r2, [r3, #0]
      }
    }
  }

  return ethernet_output(netif, q, (struct eth_addr *)(netif->hwaddr), &arp_table[arp_idx].ethaddr, ETHTYPE_IP);
 801c630:	68fb      	ldr	r3, [r7, #12]
 801c632:	f103 0126 	add.w	r1, r3, #38	@ 0x26
 801c636:	79fa      	ldrb	r2, [r7, #7]
 801c638:	4613      	mov	r3, r2
 801c63a:	005b      	lsls	r3, r3, #1
 801c63c:	4413      	add	r3, r2
 801c63e:	00db      	lsls	r3, r3, #3
 801c640:	3308      	adds	r3, #8
 801c642:	4a08      	ldr	r2, [pc, #32]	@ (801c664 <etharp_output_to_arp_index+0x124>)
 801c644:	4413      	add	r3, r2
 801c646:	3304      	adds	r3, #4
 801c648:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 801c64c:	9200      	str	r2, [sp, #0]
 801c64e:	460a      	mov	r2, r1
 801c650:	68b9      	ldr	r1, [r7, #8]
 801c652:	68f8      	ldr	r0, [r7, #12]
 801c654:	f001 fe66 	bl	801e324 <ethernet_output>
 801c658:	4603      	mov	r3, r0
}
 801c65a:	4618      	mov	r0, r3
 801c65c:	3710      	adds	r7, #16
 801c65e:	46bd      	mov	sp, r7
 801c660:	bd80      	pop	{r7, pc}
 801c662:	bf00      	nop
 801c664:	240087f4 	.word	0x240087f4
 801c668:	080226d0 	.word	0x080226d0
 801c66c:	08022840 	.word	0x08022840
 801c670:	08022748 	.word	0x08022748

0801c674 <etharp_output>:
 * - ERR_RTE No route to destination (no gateway to external networks),
 * or the return type of either etharp_query() or ethernet_output().
 */
err_t
etharp_output(struct netif *netif, struct pbuf *q, const ip4_addr_t *ipaddr)
{
 801c674:	b580      	push	{r7, lr}
 801c676:	b08a      	sub	sp, #40	@ 0x28
 801c678:	af02      	add	r7, sp, #8
 801c67a:	60f8      	str	r0, [r7, #12]
 801c67c:	60b9      	str	r1, [r7, #8]
 801c67e:	607a      	str	r2, [r7, #4]
  const struct eth_addr *dest;
  struct eth_addr mcastaddr;
  const ip4_addr_t *dst_addr = ipaddr;
 801c680:	687b      	ldr	r3, [r7, #4]
 801c682:	61bb      	str	r3, [r7, #24]

  LWIP_ASSERT_CORE_LOCKED();
  LWIP_ASSERT("netif != NULL", netif != NULL);
 801c684:	68fb      	ldr	r3, [r7, #12]
 801c686:	2b00      	cmp	r3, #0
 801c688:	d106      	bne.n	801c698 <etharp_output+0x24>
 801c68a:	4b73      	ldr	r3, [pc, #460]	@ (801c858 <etharp_output+0x1e4>)
 801c68c:	f240 321e 	movw	r2, #798	@ 0x31e
 801c690:	4972      	ldr	r1, [pc, #456]	@ (801c85c <etharp_output+0x1e8>)
 801c692:	4873      	ldr	r0, [pc, #460]	@ (801c860 <etharp_output+0x1ec>)
 801c694:	f002 f944 	bl	801e920 <iprintf>
  LWIP_ASSERT("q != NULL", q != NULL);
 801c698:	68bb      	ldr	r3, [r7, #8]
 801c69a:	2b00      	cmp	r3, #0
 801c69c:	d106      	bne.n	801c6ac <etharp_output+0x38>
 801c69e:	4b6e      	ldr	r3, [pc, #440]	@ (801c858 <etharp_output+0x1e4>)
 801c6a0:	f240 321f 	movw	r2, #799	@ 0x31f
 801c6a4:	496f      	ldr	r1, [pc, #444]	@ (801c864 <etharp_output+0x1f0>)
 801c6a6:	486e      	ldr	r0, [pc, #440]	@ (801c860 <etharp_output+0x1ec>)
 801c6a8:	f002 f93a 	bl	801e920 <iprintf>
  LWIP_ASSERT("ipaddr != NULL", ipaddr != NULL);
 801c6ac:	687b      	ldr	r3, [r7, #4]
 801c6ae:	2b00      	cmp	r3, #0
 801c6b0:	d106      	bne.n	801c6c0 <etharp_output+0x4c>
 801c6b2:	4b69      	ldr	r3, [pc, #420]	@ (801c858 <etharp_output+0x1e4>)
 801c6b4:	f44f 7248 	mov.w	r2, #800	@ 0x320
 801c6b8:	496b      	ldr	r1, [pc, #428]	@ (801c868 <etharp_output+0x1f4>)
 801c6ba:	4869      	ldr	r0, [pc, #420]	@ (801c860 <etharp_output+0x1ec>)
 801c6bc:	f002 f930 	bl	801e920 <iprintf>

  /* Determine on destination hardware address. Broadcasts and multicasts
   * are special, other IP addresses are looked up in the ARP table. */

  /* broadcast destination IP address? */
  if (ip4_addr_isbroadcast(ipaddr, netif)) {
 801c6c0:	687b      	ldr	r3, [r7, #4]
 801c6c2:	681b      	ldr	r3, [r3, #0]
 801c6c4:	68f9      	ldr	r1, [r7, #12]
 801c6c6:	4618      	mov	r0, r3
 801c6c8:	f000 ff1e 	bl	801d508 <ip4_addr_isbroadcast_u32>
 801c6cc:	4603      	mov	r3, r0
 801c6ce:	2b00      	cmp	r3, #0
 801c6d0:	d002      	beq.n	801c6d8 <etharp_output+0x64>
    /* broadcast on Ethernet also */
    dest = (const struct eth_addr *)&ethbroadcast;
 801c6d2:	4b66      	ldr	r3, [pc, #408]	@ (801c86c <etharp_output+0x1f8>)
 801c6d4:	61fb      	str	r3, [r7, #28]
 801c6d6:	e0af      	b.n	801c838 <etharp_output+0x1c4>
    /* multicast destination IP address? */
  } else if (ip4_addr_ismulticast(ipaddr)) {
 801c6d8:	687b      	ldr	r3, [r7, #4]
 801c6da:	681b      	ldr	r3, [r3, #0]
 801c6dc:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 801c6e0:	2be0      	cmp	r3, #224	@ 0xe0
 801c6e2:	d118      	bne.n	801c716 <etharp_output+0xa2>
    /* Hash IP multicast address to MAC address.*/
    mcastaddr.addr[0] = LL_IP4_MULTICAST_ADDR_0;
 801c6e4:	2301      	movs	r3, #1
 801c6e6:	743b      	strb	r3, [r7, #16]
    mcastaddr.addr[1] = LL_IP4_MULTICAST_ADDR_1;
 801c6e8:	2300      	movs	r3, #0
 801c6ea:	747b      	strb	r3, [r7, #17]
    mcastaddr.addr[2] = LL_IP4_MULTICAST_ADDR_2;
 801c6ec:	235e      	movs	r3, #94	@ 0x5e
 801c6ee:	74bb      	strb	r3, [r7, #18]
    mcastaddr.addr[3] = ip4_addr2(ipaddr) & 0x7f;
 801c6f0:	687b      	ldr	r3, [r7, #4]
 801c6f2:	3301      	adds	r3, #1
 801c6f4:	781b      	ldrb	r3, [r3, #0]
 801c6f6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 801c6fa:	b2db      	uxtb	r3, r3
 801c6fc:	74fb      	strb	r3, [r7, #19]
    mcastaddr.addr[4] = ip4_addr3(ipaddr);
 801c6fe:	687b      	ldr	r3, [r7, #4]
 801c700:	3302      	adds	r3, #2
 801c702:	781b      	ldrb	r3, [r3, #0]
 801c704:	753b      	strb	r3, [r7, #20]
    mcastaddr.addr[5] = ip4_addr4(ipaddr);
 801c706:	687b      	ldr	r3, [r7, #4]
 801c708:	3303      	adds	r3, #3
 801c70a:	781b      	ldrb	r3, [r3, #0]
 801c70c:	757b      	strb	r3, [r7, #21]
    /* destination Ethernet address is multicast */
    dest = &mcastaddr;
 801c70e:	f107 0310 	add.w	r3, r7, #16
 801c712:	61fb      	str	r3, [r7, #28]
 801c714:	e090      	b.n	801c838 <etharp_output+0x1c4>
    /* unicast destination IP address? */
  } else {
    netif_addr_idx_t i;
    /* outside local network? if so, this can neither be a global broadcast nor
       a subnet broadcast. */
    if (!ip4_addr_netcmp(ipaddr, netif_ip4_addr(netif), netif_ip4_netmask(netif)) &&
 801c716:	687b      	ldr	r3, [r7, #4]
 801c718:	681a      	ldr	r2, [r3, #0]
 801c71a:	68fb      	ldr	r3, [r7, #12]
 801c71c:	3304      	adds	r3, #4
 801c71e:	681b      	ldr	r3, [r3, #0]
 801c720:	405a      	eors	r2, r3
 801c722:	68fb      	ldr	r3, [r7, #12]
 801c724:	3308      	adds	r3, #8
 801c726:	681b      	ldr	r3, [r3, #0]
 801c728:	4013      	ands	r3, r2
 801c72a:	2b00      	cmp	r3, #0
 801c72c:	d012      	beq.n	801c754 <etharp_output+0xe0>
        !ip4_addr_islinklocal(ipaddr)) {
 801c72e:	687b      	ldr	r3, [r7, #4]
 801c730:	681b      	ldr	r3, [r3, #0]
 801c732:	b29b      	uxth	r3, r3
    if (!ip4_addr_netcmp(ipaddr, netif_ip4_addr(netif), netif_ip4_netmask(netif)) &&
 801c734:	f64f 62a9 	movw	r2, #65193	@ 0xfea9
 801c738:	4293      	cmp	r3, r2
 801c73a:	d00b      	beq.n	801c754 <etharp_output+0xe0>
        dst_addr = LWIP_HOOK_ETHARP_GET_GW(netif, ipaddr);
        if (dst_addr == NULL)
#endif /* LWIP_HOOK_ETHARP_GET_GW */
        {
          /* interface has default gateway? */
          if (!ip4_addr_isany_val(*netif_ip4_gw(netif))) {
 801c73c:	68fb      	ldr	r3, [r7, #12]
 801c73e:	330c      	adds	r3, #12
 801c740:	681b      	ldr	r3, [r3, #0]
 801c742:	2b00      	cmp	r3, #0
 801c744:	d003      	beq.n	801c74e <etharp_output+0xda>
            /* send to hardware address of default gateway IP address */
            dst_addr = netif_ip4_gw(netif);
 801c746:	68fb      	ldr	r3, [r7, #12]
 801c748:	330c      	adds	r3, #12
 801c74a:	61bb      	str	r3, [r7, #24]
 801c74c:	e002      	b.n	801c754 <etharp_output+0xe0>
            /* no default gateway available */
          } else {
            /* no route to destination error (default gateway missing) */
            return ERR_RTE;
 801c74e:	f06f 0303 	mvn.w	r3, #3
 801c752:	e07d      	b.n	801c850 <etharp_output+0x1dc>
    if (netif->hints != NULL) {
      /* per-pcb cached entry was given */
      netif_addr_idx_t etharp_cached_entry = netif->hints->addr_hint;
      if (etharp_cached_entry < ARP_TABLE_SIZE) {
#endif /* LWIP_NETIF_HWADDRHINT */
        if ((arp_table[etharp_cached_entry].state >= ETHARP_STATE_STABLE) &&
 801c754:	4b46      	ldr	r3, [pc, #280]	@ (801c870 <etharp_output+0x1fc>)
 801c756:	781b      	ldrb	r3, [r3, #0]
 801c758:	4619      	mov	r1, r3
 801c75a:	4a46      	ldr	r2, [pc, #280]	@ (801c874 <etharp_output+0x200>)
 801c75c:	460b      	mov	r3, r1
 801c75e:	005b      	lsls	r3, r3, #1
 801c760:	440b      	add	r3, r1
 801c762:	00db      	lsls	r3, r3, #3
 801c764:	4413      	add	r3, r2
 801c766:	3314      	adds	r3, #20
 801c768:	781b      	ldrb	r3, [r3, #0]
 801c76a:	2b01      	cmp	r3, #1
 801c76c:	d925      	bls.n	801c7ba <etharp_output+0x146>
#if ETHARP_TABLE_MATCH_NETIF
            (arp_table[etharp_cached_entry].netif == netif) &&
 801c76e:	4b40      	ldr	r3, [pc, #256]	@ (801c870 <etharp_output+0x1fc>)
 801c770:	781b      	ldrb	r3, [r3, #0]
 801c772:	4619      	mov	r1, r3
 801c774:	4a3f      	ldr	r2, [pc, #252]	@ (801c874 <etharp_output+0x200>)
 801c776:	460b      	mov	r3, r1
 801c778:	005b      	lsls	r3, r3, #1
 801c77a:	440b      	add	r3, r1
 801c77c:	00db      	lsls	r3, r3, #3
 801c77e:	4413      	add	r3, r2
 801c780:	3308      	adds	r3, #8
 801c782:	681b      	ldr	r3, [r3, #0]
        if ((arp_table[etharp_cached_entry].state >= ETHARP_STATE_STABLE) &&
 801c784:	68fa      	ldr	r2, [r7, #12]
 801c786:	429a      	cmp	r2, r3
 801c788:	d117      	bne.n	801c7ba <etharp_output+0x146>
#endif
            (ip4_addr_cmp(dst_addr, &arp_table[etharp_cached_entry].ipaddr))) {
 801c78a:	69bb      	ldr	r3, [r7, #24]
 801c78c:	681a      	ldr	r2, [r3, #0]
 801c78e:	4b38      	ldr	r3, [pc, #224]	@ (801c870 <etharp_output+0x1fc>)
 801c790:	781b      	ldrb	r3, [r3, #0]
 801c792:	4618      	mov	r0, r3
 801c794:	4937      	ldr	r1, [pc, #220]	@ (801c874 <etharp_output+0x200>)
 801c796:	4603      	mov	r3, r0
 801c798:	005b      	lsls	r3, r3, #1
 801c79a:	4403      	add	r3, r0
 801c79c:	00db      	lsls	r3, r3, #3
 801c79e:	440b      	add	r3, r1
 801c7a0:	3304      	adds	r3, #4
 801c7a2:	681b      	ldr	r3, [r3, #0]
            (arp_table[etharp_cached_entry].netif == netif) &&
 801c7a4:	429a      	cmp	r2, r3
 801c7a6:	d108      	bne.n	801c7ba <etharp_output+0x146>
          /* the per-pcb-cached entry is stable and the right one! */
          ETHARP_STATS_INC(etharp.cachehit);
          return etharp_output_to_arp_index(netif, q, etharp_cached_entry);
 801c7a8:	4b31      	ldr	r3, [pc, #196]	@ (801c870 <etharp_output+0x1fc>)
 801c7aa:	781b      	ldrb	r3, [r3, #0]
 801c7ac:	461a      	mov	r2, r3
 801c7ae:	68b9      	ldr	r1, [r7, #8]
 801c7b0:	68f8      	ldr	r0, [r7, #12]
 801c7b2:	f7ff fec5 	bl	801c540 <etharp_output_to_arp_index>
 801c7b6:	4603      	mov	r3, r0
 801c7b8:	e04a      	b.n	801c850 <etharp_output+0x1dc>
    }
#endif /* LWIP_NETIF_HWADDRHINT */

    /* find stable entry: do this here since this is a critical path for
       throughput and etharp_find_entry() is kind of slow */
    for (i = 0; i < ARP_TABLE_SIZE; i++) {
 801c7ba:	2300      	movs	r3, #0
 801c7bc:	75fb      	strb	r3, [r7, #23]
 801c7be:	e031      	b.n	801c824 <etharp_output+0x1b0>
      if ((arp_table[i].state >= ETHARP_STATE_STABLE) &&
 801c7c0:	7dfa      	ldrb	r2, [r7, #23]
 801c7c2:	492c      	ldr	r1, [pc, #176]	@ (801c874 <etharp_output+0x200>)
 801c7c4:	4613      	mov	r3, r2
 801c7c6:	005b      	lsls	r3, r3, #1
 801c7c8:	4413      	add	r3, r2
 801c7ca:	00db      	lsls	r3, r3, #3
 801c7cc:	440b      	add	r3, r1
 801c7ce:	3314      	adds	r3, #20
 801c7d0:	781b      	ldrb	r3, [r3, #0]
 801c7d2:	2b01      	cmp	r3, #1
 801c7d4:	d923      	bls.n	801c81e <etharp_output+0x1aa>
#if ETHARP_TABLE_MATCH_NETIF
          (arp_table[i].netif == netif) &&
 801c7d6:	7dfa      	ldrb	r2, [r7, #23]
 801c7d8:	4926      	ldr	r1, [pc, #152]	@ (801c874 <etharp_output+0x200>)
 801c7da:	4613      	mov	r3, r2
 801c7dc:	005b      	lsls	r3, r3, #1
 801c7de:	4413      	add	r3, r2
 801c7e0:	00db      	lsls	r3, r3, #3
 801c7e2:	440b      	add	r3, r1
 801c7e4:	3308      	adds	r3, #8
 801c7e6:	681b      	ldr	r3, [r3, #0]
      if ((arp_table[i].state >= ETHARP_STATE_STABLE) &&
 801c7e8:	68fa      	ldr	r2, [r7, #12]
 801c7ea:	429a      	cmp	r2, r3
 801c7ec:	d117      	bne.n	801c81e <etharp_output+0x1aa>
#endif
          (ip4_addr_cmp(dst_addr, &arp_table[i].ipaddr))) {
 801c7ee:	69bb      	ldr	r3, [r7, #24]
 801c7f0:	6819      	ldr	r1, [r3, #0]
 801c7f2:	7dfa      	ldrb	r2, [r7, #23]
 801c7f4:	481f      	ldr	r0, [pc, #124]	@ (801c874 <etharp_output+0x200>)
 801c7f6:	4613      	mov	r3, r2
 801c7f8:	005b      	lsls	r3, r3, #1
 801c7fa:	4413      	add	r3, r2
 801c7fc:	00db      	lsls	r3, r3, #3
 801c7fe:	4403      	add	r3, r0
 801c800:	3304      	adds	r3, #4
 801c802:	681b      	ldr	r3, [r3, #0]
          (arp_table[i].netif == netif) &&
 801c804:	4299      	cmp	r1, r3
 801c806:	d10a      	bne.n	801c81e <etharp_output+0x1aa>
        /* found an existing, stable entry */
        ETHARP_SET_ADDRHINT(netif, i);
 801c808:	4a19      	ldr	r2, [pc, #100]	@ (801c870 <etharp_output+0x1fc>)
 801c80a:	7dfb      	ldrb	r3, [r7, #23]
 801c80c:	7013      	strb	r3, [r2, #0]
        return etharp_output_to_arp_index(netif, q, i);
 801c80e:	7dfb      	ldrb	r3, [r7, #23]
 801c810:	461a      	mov	r2, r3
 801c812:	68b9      	ldr	r1, [r7, #8]
 801c814:	68f8      	ldr	r0, [r7, #12]
 801c816:	f7ff fe93 	bl	801c540 <etharp_output_to_arp_index>
 801c81a:	4603      	mov	r3, r0
 801c81c:	e018      	b.n	801c850 <etharp_output+0x1dc>
    for (i = 0; i < ARP_TABLE_SIZE; i++) {
 801c81e:	7dfb      	ldrb	r3, [r7, #23]
 801c820:	3301      	adds	r3, #1
 801c822:	75fb      	strb	r3, [r7, #23]
 801c824:	7dfb      	ldrb	r3, [r7, #23]
 801c826:	2b09      	cmp	r3, #9
 801c828:	d9ca      	bls.n	801c7c0 <etharp_output+0x14c>
      }
    }
    /* no stable entry found, use the (slower) query function:
       queue on destination Ethernet address belonging to ipaddr */
    return etharp_query(netif, dst_addr, q);
 801c82a:	68ba      	ldr	r2, [r7, #8]
 801c82c:	69b9      	ldr	r1, [r7, #24]
 801c82e:	68f8      	ldr	r0, [r7, #12]
 801c830:	f000 f822 	bl	801c878 <etharp_query>
 801c834:	4603      	mov	r3, r0
 801c836:	e00b      	b.n	801c850 <etharp_output+0x1dc>
  }

  /* continuation for multicast/broadcast destinations */
  /* obtain source Ethernet address of the given interface */
  /* send packet directly on the link */
  return ethernet_output(netif, q, (struct eth_addr *)(netif->hwaddr), dest, ETHTYPE_IP);
 801c838:	68fb      	ldr	r3, [r7, #12]
 801c83a:	f103 0226 	add.w	r2, r3, #38	@ 0x26
 801c83e:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 801c842:	9300      	str	r3, [sp, #0]
 801c844:	69fb      	ldr	r3, [r7, #28]
 801c846:	68b9      	ldr	r1, [r7, #8]
 801c848:	68f8      	ldr	r0, [r7, #12]
 801c84a:	f001 fd6b 	bl	801e324 <ethernet_output>
 801c84e:	4603      	mov	r3, r0
}
 801c850:	4618      	mov	r0, r3
 801c852:	3720      	adds	r7, #32
 801c854:	46bd      	mov	sp, r7
 801c856:	bd80      	pop	{r7, pc}
 801c858:	080226d0 	.word	0x080226d0
 801c85c:	08022820 	.word	0x08022820
 801c860:	08022748 	.word	0x08022748
 801c864:	08022870 	.word	0x08022870
 801c868:	08022810 	.word	0x08022810
 801c86c:	08022f90 	.word	0x08022f90
 801c870:	240088e4 	.word	0x240088e4
 801c874:	240087f4 	.word	0x240087f4

0801c878 <etharp_query>:
 * - ERR_ARG Non-unicast address given, those will not appear in ARP cache.
 *
 */
err_t
etharp_query(struct netif *netif, const ip4_addr_t *ipaddr, struct pbuf *q)
{
 801c878:	b580      	push	{r7, lr}
 801c87a:	b08c      	sub	sp, #48	@ 0x30
 801c87c:	af02      	add	r7, sp, #8
 801c87e:	60f8      	str	r0, [r7, #12]
 801c880:	60b9      	str	r1, [r7, #8]
 801c882:	607a      	str	r2, [r7, #4]
  struct eth_addr *srcaddr = (struct eth_addr *)netif->hwaddr;
 801c884:	68fb      	ldr	r3, [r7, #12]
 801c886:	3326      	adds	r3, #38	@ 0x26
 801c888:	617b      	str	r3, [r7, #20]
  err_t result = ERR_MEM;
 801c88a:	23ff      	movs	r3, #255	@ 0xff
 801c88c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  int is_new_entry = 0;
 801c890:	2300      	movs	r3, #0
 801c892:	623b      	str	r3, [r7, #32]
  s16_t i_err;
  netif_addr_idx_t i;

  /* non-unicast address? */
  if (ip4_addr_isbroadcast(ipaddr, netif) ||
 801c894:	68bb      	ldr	r3, [r7, #8]
 801c896:	681b      	ldr	r3, [r3, #0]
 801c898:	68f9      	ldr	r1, [r7, #12]
 801c89a:	4618      	mov	r0, r3
 801c89c:	f000 fe34 	bl	801d508 <ip4_addr_isbroadcast_u32>
 801c8a0:	4603      	mov	r3, r0
 801c8a2:	2b00      	cmp	r3, #0
 801c8a4:	d10c      	bne.n	801c8c0 <etharp_query+0x48>
      ip4_addr_ismulticast(ipaddr) ||
 801c8a6:	68bb      	ldr	r3, [r7, #8]
 801c8a8:	681b      	ldr	r3, [r3, #0]
 801c8aa:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
  if (ip4_addr_isbroadcast(ipaddr, netif) ||
 801c8ae:	2be0      	cmp	r3, #224	@ 0xe0
 801c8b0:	d006      	beq.n	801c8c0 <etharp_query+0x48>
      ip4_addr_ismulticast(ipaddr) ||
 801c8b2:	68bb      	ldr	r3, [r7, #8]
 801c8b4:	2b00      	cmp	r3, #0
 801c8b6:	d003      	beq.n	801c8c0 <etharp_query+0x48>
      ip4_addr_isany(ipaddr)) {
 801c8b8:	68bb      	ldr	r3, [r7, #8]
 801c8ba:	681b      	ldr	r3, [r3, #0]
 801c8bc:	2b00      	cmp	r3, #0
 801c8be:	d102      	bne.n	801c8c6 <etharp_query+0x4e>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: will not add non-unicast IP address to ARP cache\n"));
    return ERR_ARG;
 801c8c0:	f06f 030f 	mvn.w	r3, #15
 801c8c4:	e101      	b.n	801caca <etharp_query+0x252>
  }

  /* find entry in ARP cache, ask to create entry if queueing packet */
  i_err = etharp_find_entry(ipaddr, ETHARP_FLAG_TRY_HARD, netif);
 801c8c6:	68fa      	ldr	r2, [r7, #12]
 801c8c8:	2101      	movs	r1, #1
 801c8ca:	68b8      	ldr	r0, [r7, #8]
 801c8cc:	f7ff fb60 	bl	801bf90 <etharp_find_entry>
 801c8d0:	4603      	mov	r3, r0
 801c8d2:	827b      	strh	r3, [r7, #18]

  /* could not find or create entry? */
  if (i_err < 0) {
 801c8d4:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 801c8d8:	2b00      	cmp	r3, #0
 801c8da:	da02      	bge.n	801c8e2 <etharp_query+0x6a>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: could not create ARP entry\n"));
    if (q) {
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: packet dropped\n"));
      ETHARP_STATS_INC(etharp.memerr);
    }
    return (err_t)i_err;
 801c8dc:	8a7b      	ldrh	r3, [r7, #18]
 801c8de:	b25b      	sxtb	r3, r3
 801c8e0:	e0f3      	b.n	801caca <etharp_query+0x252>
  }
  LWIP_ASSERT("type overflow", (size_t)i_err < NETIF_ADDR_IDX_MAX);
 801c8e2:	8a7b      	ldrh	r3, [r7, #18]
 801c8e4:	2b7e      	cmp	r3, #126	@ 0x7e
 801c8e6:	d906      	bls.n	801c8f6 <etharp_query+0x7e>
 801c8e8:	4b7a      	ldr	r3, [pc, #488]	@ (801cad4 <etharp_query+0x25c>)
 801c8ea:	f240 32c1 	movw	r2, #961	@ 0x3c1
 801c8ee:	497a      	ldr	r1, [pc, #488]	@ (801cad8 <etharp_query+0x260>)
 801c8f0:	487a      	ldr	r0, [pc, #488]	@ (801cadc <etharp_query+0x264>)
 801c8f2:	f002 f815 	bl	801e920 <iprintf>
  i = (netif_addr_idx_t)i_err;
 801c8f6:	8a7b      	ldrh	r3, [r7, #18]
 801c8f8:	747b      	strb	r3, [r7, #17]

  /* mark a fresh entry as pending (we just sent a request) */
  if (arp_table[i].state == ETHARP_STATE_EMPTY) {
 801c8fa:	7c7a      	ldrb	r2, [r7, #17]
 801c8fc:	4978      	ldr	r1, [pc, #480]	@ (801cae0 <etharp_query+0x268>)
 801c8fe:	4613      	mov	r3, r2
 801c900:	005b      	lsls	r3, r3, #1
 801c902:	4413      	add	r3, r2
 801c904:	00db      	lsls	r3, r3, #3
 801c906:	440b      	add	r3, r1
 801c908:	3314      	adds	r3, #20
 801c90a:	781b      	ldrb	r3, [r3, #0]
 801c90c:	2b00      	cmp	r3, #0
 801c90e:	d115      	bne.n	801c93c <etharp_query+0xc4>
    is_new_entry = 1;
 801c910:	2301      	movs	r3, #1
 801c912:	623b      	str	r3, [r7, #32]
    arp_table[i].state = ETHARP_STATE_PENDING;
 801c914:	7c7a      	ldrb	r2, [r7, #17]
 801c916:	4972      	ldr	r1, [pc, #456]	@ (801cae0 <etharp_query+0x268>)
 801c918:	4613      	mov	r3, r2
 801c91a:	005b      	lsls	r3, r3, #1
 801c91c:	4413      	add	r3, r2
 801c91e:	00db      	lsls	r3, r3, #3
 801c920:	440b      	add	r3, r1
 801c922:	3314      	adds	r3, #20
 801c924:	2201      	movs	r2, #1
 801c926:	701a      	strb	r2, [r3, #0]
    /* record network interface for re-sending arp request in etharp_tmr */
    arp_table[i].netif = netif;
 801c928:	7c7a      	ldrb	r2, [r7, #17]
 801c92a:	496d      	ldr	r1, [pc, #436]	@ (801cae0 <etharp_query+0x268>)
 801c92c:	4613      	mov	r3, r2
 801c92e:	005b      	lsls	r3, r3, #1
 801c930:	4413      	add	r3, r2
 801c932:	00db      	lsls	r3, r3, #3
 801c934:	440b      	add	r3, r1
 801c936:	3308      	adds	r3, #8
 801c938:	68fa      	ldr	r2, [r7, #12]
 801c93a:	601a      	str	r2, [r3, #0]
  }

  /* { i is either a STABLE or (new or existing) PENDING entry } */
  LWIP_ASSERT("arp_table[i].state == PENDING or STABLE",
 801c93c:	7c7a      	ldrb	r2, [r7, #17]
 801c93e:	4968      	ldr	r1, [pc, #416]	@ (801cae0 <etharp_query+0x268>)
 801c940:	4613      	mov	r3, r2
 801c942:	005b      	lsls	r3, r3, #1
 801c944:	4413      	add	r3, r2
 801c946:	00db      	lsls	r3, r3, #3
 801c948:	440b      	add	r3, r1
 801c94a:	3314      	adds	r3, #20
 801c94c:	781b      	ldrb	r3, [r3, #0]
 801c94e:	2b01      	cmp	r3, #1
 801c950:	d011      	beq.n	801c976 <etharp_query+0xfe>
 801c952:	7c7a      	ldrb	r2, [r7, #17]
 801c954:	4962      	ldr	r1, [pc, #392]	@ (801cae0 <etharp_query+0x268>)
 801c956:	4613      	mov	r3, r2
 801c958:	005b      	lsls	r3, r3, #1
 801c95a:	4413      	add	r3, r2
 801c95c:	00db      	lsls	r3, r3, #3
 801c95e:	440b      	add	r3, r1
 801c960:	3314      	adds	r3, #20
 801c962:	781b      	ldrb	r3, [r3, #0]
 801c964:	2b01      	cmp	r3, #1
 801c966:	d806      	bhi.n	801c976 <etharp_query+0xfe>
 801c968:	4b5a      	ldr	r3, [pc, #360]	@ (801cad4 <etharp_query+0x25c>)
 801c96a:	f240 32cd 	movw	r2, #973	@ 0x3cd
 801c96e:	495d      	ldr	r1, [pc, #372]	@ (801cae4 <etharp_query+0x26c>)
 801c970:	485a      	ldr	r0, [pc, #360]	@ (801cadc <etharp_query+0x264>)
 801c972:	f001 ffd5 	bl	801e920 <iprintf>
              ((arp_table[i].state == ETHARP_STATE_PENDING) ||
               (arp_table[i].state >= ETHARP_STATE_STABLE)));

  /* do we have a new entry? or an implicit query request? */
  if (is_new_entry || (q == NULL)) {
 801c976:	6a3b      	ldr	r3, [r7, #32]
 801c978:	2b00      	cmp	r3, #0
 801c97a:	d102      	bne.n	801c982 <etharp_query+0x10a>
 801c97c:	687b      	ldr	r3, [r7, #4]
 801c97e:	2b00      	cmp	r3, #0
 801c980:	d10c      	bne.n	801c99c <etharp_query+0x124>
    /* try to resolve it; send out ARP request */
    result = etharp_request(netif, ipaddr);
 801c982:	68b9      	ldr	r1, [r7, #8]
 801c984:	68f8      	ldr	r0, [r7, #12]
 801c986:	f000 f963 	bl	801cc50 <etharp_request>
 801c98a:	4603      	mov	r3, r0
 801c98c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
      /* ARP request couldn't be sent */
      /* We don't re-send arp request in etharp_tmr, but we still queue packets,
         since this failure could be temporary, and the next packet calling
         etharp_query again could lead to sending the queued packets. */
    }
    if (q == NULL) {
 801c990:	687b      	ldr	r3, [r7, #4]
 801c992:	2b00      	cmp	r3, #0
 801c994:	d102      	bne.n	801c99c <etharp_query+0x124>
      return result;
 801c996:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 801c99a:	e096      	b.n	801caca <etharp_query+0x252>
    }
  }

  /* packet given? */
  LWIP_ASSERT("q != NULL", q != NULL);
 801c99c:	687b      	ldr	r3, [r7, #4]
 801c99e:	2b00      	cmp	r3, #0
 801c9a0:	d106      	bne.n	801c9b0 <etharp_query+0x138>
 801c9a2:	4b4c      	ldr	r3, [pc, #304]	@ (801cad4 <etharp_query+0x25c>)
 801c9a4:	f240 32e1 	movw	r2, #993	@ 0x3e1
 801c9a8:	494f      	ldr	r1, [pc, #316]	@ (801cae8 <etharp_query+0x270>)
 801c9aa:	484c      	ldr	r0, [pc, #304]	@ (801cadc <etharp_query+0x264>)
 801c9ac:	f001 ffb8 	bl	801e920 <iprintf>
  /* stable entry? */
  if (arp_table[i].state >= ETHARP_STATE_STABLE) {
 801c9b0:	7c7a      	ldrb	r2, [r7, #17]
 801c9b2:	494b      	ldr	r1, [pc, #300]	@ (801cae0 <etharp_query+0x268>)
 801c9b4:	4613      	mov	r3, r2
 801c9b6:	005b      	lsls	r3, r3, #1
 801c9b8:	4413      	add	r3, r2
 801c9ba:	00db      	lsls	r3, r3, #3
 801c9bc:	440b      	add	r3, r1
 801c9be:	3314      	adds	r3, #20
 801c9c0:	781b      	ldrb	r3, [r3, #0]
 801c9c2:	2b01      	cmp	r3, #1
 801c9c4:	d917      	bls.n	801c9f6 <etharp_query+0x17e>
    /* we have a valid IP->Ethernet address mapping */
    ETHARP_SET_ADDRHINT(netif, i);
 801c9c6:	4a49      	ldr	r2, [pc, #292]	@ (801caec <etharp_query+0x274>)
 801c9c8:	7c7b      	ldrb	r3, [r7, #17]
 801c9ca:	7013      	strb	r3, [r2, #0]
    /* send the packet */
    result = ethernet_output(netif, q, srcaddr, &(arp_table[i].ethaddr), ETHTYPE_IP);
 801c9cc:	7c7a      	ldrb	r2, [r7, #17]
 801c9ce:	4613      	mov	r3, r2
 801c9d0:	005b      	lsls	r3, r3, #1
 801c9d2:	4413      	add	r3, r2
 801c9d4:	00db      	lsls	r3, r3, #3
 801c9d6:	3308      	adds	r3, #8
 801c9d8:	4a41      	ldr	r2, [pc, #260]	@ (801cae0 <etharp_query+0x268>)
 801c9da:	4413      	add	r3, r2
 801c9dc:	3304      	adds	r3, #4
 801c9de:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 801c9e2:	9200      	str	r2, [sp, #0]
 801c9e4:	697a      	ldr	r2, [r7, #20]
 801c9e6:	6879      	ldr	r1, [r7, #4]
 801c9e8:	68f8      	ldr	r0, [r7, #12]
 801c9ea:	f001 fc9b 	bl	801e324 <ethernet_output>
 801c9ee:	4603      	mov	r3, r0
 801c9f0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 801c9f4:	e067      	b.n	801cac6 <etharp_query+0x24e>
    /* pending entry? (either just created or already pending */
  } else if (arp_table[i].state == ETHARP_STATE_PENDING) {
 801c9f6:	7c7a      	ldrb	r2, [r7, #17]
 801c9f8:	4939      	ldr	r1, [pc, #228]	@ (801cae0 <etharp_query+0x268>)
 801c9fa:	4613      	mov	r3, r2
 801c9fc:	005b      	lsls	r3, r3, #1
 801c9fe:	4413      	add	r3, r2
 801ca00:	00db      	lsls	r3, r3, #3
 801ca02:	440b      	add	r3, r1
 801ca04:	3314      	adds	r3, #20
 801ca06:	781b      	ldrb	r3, [r3, #0]
 801ca08:	2b01      	cmp	r3, #1
 801ca0a:	d15c      	bne.n	801cac6 <etharp_query+0x24e>
    /* entry is still pending, queue the given packet 'q' */
    struct pbuf *p;
    int copy_needed = 0;
 801ca0c:	2300      	movs	r3, #0
 801ca0e:	61bb      	str	r3, [r7, #24]
    /* IF q includes a pbuf that must be copied, copy the whole chain into a
     * new PBUF_RAM. See the definition of PBUF_NEEDS_COPY for details. */
    p = q;
 801ca10:	687b      	ldr	r3, [r7, #4]
 801ca12:	61fb      	str	r3, [r7, #28]
    while (p) {
 801ca14:	e01c      	b.n	801ca50 <etharp_query+0x1d8>
      LWIP_ASSERT("no packet queues allowed!", (p->len != p->tot_len) || (p->next == 0));
 801ca16:	69fb      	ldr	r3, [r7, #28]
 801ca18:	895a      	ldrh	r2, [r3, #10]
 801ca1a:	69fb      	ldr	r3, [r7, #28]
 801ca1c:	891b      	ldrh	r3, [r3, #8]
 801ca1e:	429a      	cmp	r2, r3
 801ca20:	d10a      	bne.n	801ca38 <etharp_query+0x1c0>
 801ca22:	69fb      	ldr	r3, [r7, #28]
 801ca24:	681b      	ldr	r3, [r3, #0]
 801ca26:	2b00      	cmp	r3, #0
 801ca28:	d006      	beq.n	801ca38 <etharp_query+0x1c0>
 801ca2a:	4b2a      	ldr	r3, [pc, #168]	@ (801cad4 <etharp_query+0x25c>)
 801ca2c:	f240 32f1 	movw	r2, #1009	@ 0x3f1
 801ca30:	492f      	ldr	r1, [pc, #188]	@ (801caf0 <etharp_query+0x278>)
 801ca32:	482a      	ldr	r0, [pc, #168]	@ (801cadc <etharp_query+0x264>)
 801ca34:	f001 ff74 	bl	801e920 <iprintf>
      if (PBUF_NEEDS_COPY(p)) {
 801ca38:	69fb      	ldr	r3, [r7, #28]
 801ca3a:	7b1b      	ldrb	r3, [r3, #12]
 801ca3c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 801ca40:	2b00      	cmp	r3, #0
 801ca42:	d002      	beq.n	801ca4a <etharp_query+0x1d2>
        copy_needed = 1;
 801ca44:	2301      	movs	r3, #1
 801ca46:	61bb      	str	r3, [r7, #24]
        break;
 801ca48:	e005      	b.n	801ca56 <etharp_query+0x1de>
      }
      p = p->next;
 801ca4a:	69fb      	ldr	r3, [r7, #28]
 801ca4c:	681b      	ldr	r3, [r3, #0]
 801ca4e:	61fb      	str	r3, [r7, #28]
    while (p) {
 801ca50:	69fb      	ldr	r3, [r7, #28]
 801ca52:	2b00      	cmp	r3, #0
 801ca54:	d1df      	bne.n	801ca16 <etharp_query+0x19e>
    }
    if (copy_needed) {
 801ca56:	69bb      	ldr	r3, [r7, #24]
 801ca58:	2b00      	cmp	r3, #0
 801ca5a:	d007      	beq.n	801ca6c <etharp_query+0x1f4>
      /* copy the whole packet into new pbufs */
      p = pbuf_clone(PBUF_LINK, PBUF_RAM, q);
 801ca5c:	687a      	ldr	r2, [r7, #4]
 801ca5e:	f44f 7120 	mov.w	r1, #640	@ 0x280
 801ca62:	200e      	movs	r0, #14
 801ca64:	f7f8 fc86 	bl	8015374 <pbuf_clone>
 801ca68:	61f8      	str	r0, [r7, #28]
 801ca6a:	e004      	b.n	801ca76 <etharp_query+0x1fe>
    } else {
      /* referencing the old pbuf is enough */
      p = q;
 801ca6c:	687b      	ldr	r3, [r7, #4]
 801ca6e:	61fb      	str	r3, [r7, #28]
      pbuf_ref(p);
 801ca70:	69f8      	ldr	r0, [r7, #28]
 801ca72:	f7f8 fabd 	bl	8014ff0 <pbuf_ref>
    }
    /* packet could be taken over? */
    if (p != NULL) {
 801ca76:	69fb      	ldr	r3, [r7, #28]
 801ca78:	2b00      	cmp	r3, #0
 801ca7a:	d021      	beq.n	801cac0 <etharp_query+0x248>
        LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: could not queue a copy of PBUF_REF packet %p (out of memory)\n", (void *)q));
        result = ERR_MEM;
      }
#else /* ARP_QUEUEING */
      /* always queue one packet per ARP request only, freeing a previously queued packet */
      if (arp_table[i].q != NULL) {
 801ca7c:	7c7a      	ldrb	r2, [r7, #17]
 801ca7e:	4918      	ldr	r1, [pc, #96]	@ (801cae0 <etharp_query+0x268>)
 801ca80:	4613      	mov	r3, r2
 801ca82:	005b      	lsls	r3, r3, #1
 801ca84:	4413      	add	r3, r2
 801ca86:	00db      	lsls	r3, r3, #3
 801ca88:	440b      	add	r3, r1
 801ca8a:	681b      	ldr	r3, [r3, #0]
 801ca8c:	2b00      	cmp	r3, #0
 801ca8e:	d00a      	beq.n	801caa6 <etharp_query+0x22e>
        LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: dropped previously queued packet %p for ARP entry %"U16_F"\n", (void *)q, (u16_t)i));
        pbuf_free(arp_table[i].q);
 801ca90:	7c7a      	ldrb	r2, [r7, #17]
 801ca92:	4913      	ldr	r1, [pc, #76]	@ (801cae0 <etharp_query+0x268>)
 801ca94:	4613      	mov	r3, r2
 801ca96:	005b      	lsls	r3, r3, #1
 801ca98:	4413      	add	r3, r2
 801ca9a:	00db      	lsls	r3, r3, #3
 801ca9c:	440b      	add	r3, r1
 801ca9e:	681b      	ldr	r3, [r3, #0]
 801caa0:	4618      	mov	r0, r3
 801caa2:	f7f8 f9ff 	bl	8014ea4 <pbuf_free>
      }
      arp_table[i].q = p;
 801caa6:	7c7a      	ldrb	r2, [r7, #17]
 801caa8:	490d      	ldr	r1, [pc, #52]	@ (801cae0 <etharp_query+0x268>)
 801caaa:	4613      	mov	r3, r2
 801caac:	005b      	lsls	r3, r3, #1
 801caae:	4413      	add	r3, r2
 801cab0:	00db      	lsls	r3, r3, #3
 801cab2:	440b      	add	r3, r1
 801cab4:	69fa      	ldr	r2, [r7, #28]
 801cab6:	601a      	str	r2, [r3, #0]
      result = ERR_OK;
 801cab8:	2300      	movs	r3, #0
 801caba:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 801cabe:	e002      	b.n	801cac6 <etharp_query+0x24e>
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: queued packet %p on ARP entry %"U16_F"\n", (void *)q, (u16_t)i));
#endif /* ARP_QUEUEING */
    } else {
      ETHARP_STATS_INC(etharp.memerr);
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: could not queue a copy of PBUF_REF packet %p (out of memory)\n", (void *)q));
      result = ERR_MEM;
 801cac0:	23ff      	movs	r3, #255	@ 0xff
 801cac2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    }
  }
  return result;
 801cac6:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
}
 801caca:	4618      	mov	r0, r3
 801cacc:	3728      	adds	r7, #40	@ 0x28
 801cace:	46bd      	mov	sp, r7
 801cad0:	bd80      	pop	{r7, pc}
 801cad2:	bf00      	nop
 801cad4:	080226d0 	.word	0x080226d0
 801cad8:	0802287c 	.word	0x0802287c
 801cadc:	08022748 	.word	0x08022748
 801cae0:	240087f4 	.word	0x240087f4
 801cae4:	0802288c 	.word	0x0802288c
 801cae8:	08022870 	.word	0x08022870
 801caec:	240088e4 	.word	0x240088e4
 801caf0:	080228b4 	.word	0x080228b4

0801caf4 <etharp_raw>:
etharp_raw(struct netif *netif, const struct eth_addr *ethsrc_addr,
           const struct eth_addr *ethdst_addr,
           const struct eth_addr *hwsrc_addr, const ip4_addr_t *ipsrc_addr,
           const struct eth_addr *hwdst_addr, const ip4_addr_t *ipdst_addr,
           const u16_t opcode)
{
 801caf4:	b580      	push	{r7, lr}
 801caf6:	b08a      	sub	sp, #40	@ 0x28
 801caf8:	af02      	add	r7, sp, #8
 801cafa:	60f8      	str	r0, [r7, #12]
 801cafc:	60b9      	str	r1, [r7, #8]
 801cafe:	607a      	str	r2, [r7, #4]
 801cb00:	603b      	str	r3, [r7, #0]
  struct pbuf *p;
  err_t result = ERR_OK;
 801cb02:	2300      	movs	r3, #0
 801cb04:	77fb      	strb	r3, [r7, #31]
  struct etharp_hdr *hdr;

  LWIP_ASSERT("netif != NULL", netif != NULL);
 801cb06:	68fb      	ldr	r3, [r7, #12]
 801cb08:	2b00      	cmp	r3, #0
 801cb0a:	d106      	bne.n	801cb1a <etharp_raw+0x26>
 801cb0c:	4b3a      	ldr	r3, [pc, #232]	@ (801cbf8 <etharp_raw+0x104>)
 801cb0e:	f240 4257 	movw	r2, #1111	@ 0x457
 801cb12:	493a      	ldr	r1, [pc, #232]	@ (801cbfc <etharp_raw+0x108>)
 801cb14:	483a      	ldr	r0, [pc, #232]	@ (801cc00 <etharp_raw+0x10c>)
 801cb16:	f001 ff03 	bl	801e920 <iprintf>

  /* allocate a pbuf for the outgoing ARP request packet */
  p = pbuf_alloc(PBUF_LINK, SIZEOF_ETHARP_HDR, PBUF_RAM);
 801cb1a:	f44f 7220 	mov.w	r2, #640	@ 0x280
 801cb1e:	211c      	movs	r1, #28
 801cb20:	200e      	movs	r0, #14
 801cb22:	f7f7 fedb 	bl	80148dc <pbuf_alloc>
 801cb26:	61b8      	str	r0, [r7, #24]
  /* could allocate a pbuf for an ARP request? */
  if (p == NULL) {
 801cb28:	69bb      	ldr	r3, [r7, #24]
 801cb2a:	2b00      	cmp	r3, #0
 801cb2c:	d102      	bne.n	801cb34 <etharp_raw+0x40>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS,
                ("etharp_raw: could not allocate pbuf for ARP request.\n"));
    ETHARP_STATS_INC(etharp.memerr);
    return ERR_MEM;
 801cb2e:	f04f 33ff 	mov.w	r3, #4294967295
 801cb32:	e05d      	b.n	801cbf0 <etharp_raw+0xfc>
  }
  LWIP_ASSERT("check that first pbuf can hold struct etharp_hdr",
 801cb34:	69bb      	ldr	r3, [r7, #24]
 801cb36:	895b      	ldrh	r3, [r3, #10]
 801cb38:	2b1b      	cmp	r3, #27
 801cb3a:	d806      	bhi.n	801cb4a <etharp_raw+0x56>
 801cb3c:	4b2e      	ldr	r3, [pc, #184]	@ (801cbf8 <etharp_raw+0x104>)
 801cb3e:	f240 4262 	movw	r2, #1122	@ 0x462
 801cb42:	4930      	ldr	r1, [pc, #192]	@ (801cc04 <etharp_raw+0x110>)
 801cb44:	482e      	ldr	r0, [pc, #184]	@ (801cc00 <etharp_raw+0x10c>)
 801cb46:	f001 feeb 	bl	801e920 <iprintf>
              (p->len >= SIZEOF_ETHARP_HDR));

  hdr = (struct etharp_hdr *)p->payload;
 801cb4a:	69bb      	ldr	r3, [r7, #24]
 801cb4c:	685b      	ldr	r3, [r3, #4]
 801cb4e:	617b      	str	r3, [r7, #20]
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_raw: sending raw ARP packet.\n"));
  hdr->opcode = lwip_htons(opcode);
 801cb50:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 801cb52:	4618      	mov	r0, r3
 801cb54:	f7f6 fcec 	bl	8013530 <lwip_htons>
 801cb58:	4603      	mov	r3, r0
 801cb5a:	461a      	mov	r2, r3
 801cb5c:	697b      	ldr	r3, [r7, #20]
 801cb5e:	80da      	strh	r2, [r3, #6]

  LWIP_ASSERT("netif->hwaddr_len must be the same as ETH_HWADDR_LEN for etharp!",
 801cb60:	68fb      	ldr	r3, [r7, #12]
 801cb62:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 801cb66:	2b06      	cmp	r3, #6
 801cb68:	d006      	beq.n	801cb78 <etharp_raw+0x84>
 801cb6a:	4b23      	ldr	r3, [pc, #140]	@ (801cbf8 <etharp_raw+0x104>)
 801cb6c:	f240 4269 	movw	r2, #1129	@ 0x469
 801cb70:	4925      	ldr	r1, [pc, #148]	@ (801cc08 <etharp_raw+0x114>)
 801cb72:	4823      	ldr	r0, [pc, #140]	@ (801cc00 <etharp_raw+0x10c>)
 801cb74:	f001 fed4 	bl	801e920 <iprintf>
              (netif->hwaddr_len == ETH_HWADDR_LEN));

  /* Write the ARP MAC-Addresses */
  SMEMCPY(&hdr->shwaddr, hwsrc_addr, ETH_HWADDR_LEN);
 801cb78:	697b      	ldr	r3, [r7, #20]
 801cb7a:	3308      	adds	r3, #8
 801cb7c:	2206      	movs	r2, #6
 801cb7e:	6839      	ldr	r1, [r7, #0]
 801cb80:	4618      	mov	r0, r3
 801cb82:	f001 fffe 	bl	801eb82 <memcpy>
  SMEMCPY(&hdr->dhwaddr, hwdst_addr, ETH_HWADDR_LEN);
 801cb86:	697b      	ldr	r3, [r7, #20]
 801cb88:	3312      	adds	r3, #18
 801cb8a:	2206      	movs	r2, #6
 801cb8c:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 801cb8e:	4618      	mov	r0, r3
 801cb90:	f001 fff7 	bl	801eb82 <memcpy>
  /* Copy struct ip4_addr_wordaligned to aligned ip4_addr, to support compilers without
   * structure packing. */
  IPADDR_WORDALIGNED_COPY_FROM_IP4_ADDR_T(&hdr->sipaddr, ipsrc_addr);
 801cb94:	697b      	ldr	r3, [r7, #20]
 801cb96:	330e      	adds	r3, #14
 801cb98:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 801cb9a:	6812      	ldr	r2, [r2, #0]
 801cb9c:	601a      	str	r2, [r3, #0]
  IPADDR_WORDALIGNED_COPY_FROM_IP4_ADDR_T(&hdr->dipaddr, ipdst_addr);
 801cb9e:	697b      	ldr	r3, [r7, #20]
 801cba0:	3318      	adds	r3, #24
 801cba2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 801cba4:	6812      	ldr	r2, [r2, #0]
 801cba6:	601a      	str	r2, [r3, #0]

  hdr->hwtype = PP_HTONS(LWIP_IANA_HWTYPE_ETHERNET);
 801cba8:	697b      	ldr	r3, [r7, #20]
 801cbaa:	2200      	movs	r2, #0
 801cbac:	701a      	strb	r2, [r3, #0]
 801cbae:	2200      	movs	r2, #0
 801cbb0:	f042 0201 	orr.w	r2, r2, #1
 801cbb4:	705a      	strb	r2, [r3, #1]
  hdr->proto = PP_HTONS(ETHTYPE_IP);
 801cbb6:	697b      	ldr	r3, [r7, #20]
 801cbb8:	2200      	movs	r2, #0
 801cbba:	f042 0208 	orr.w	r2, r2, #8
 801cbbe:	709a      	strb	r2, [r3, #2]
 801cbc0:	2200      	movs	r2, #0
 801cbc2:	70da      	strb	r2, [r3, #3]
  /* set hwlen and protolen */
  hdr->hwlen = ETH_HWADDR_LEN;
 801cbc4:	697b      	ldr	r3, [r7, #20]
 801cbc6:	2206      	movs	r2, #6
 801cbc8:	711a      	strb	r2, [r3, #4]
  hdr->protolen = sizeof(ip4_addr_t);
 801cbca:	697b      	ldr	r3, [r7, #20]
 801cbcc:	2204      	movs	r2, #4
 801cbce:	715a      	strb	r2, [r3, #5]
  if (ip4_addr_islinklocal(ipsrc_addr)) {
    ethernet_output(netif, p, ethsrc_addr, &ethbroadcast, ETHTYPE_ARP);
  } else
#endif /* LWIP_AUTOIP */
  {
    ethernet_output(netif, p, ethsrc_addr, ethdst_addr, ETHTYPE_ARP);
 801cbd0:	f640 0306 	movw	r3, #2054	@ 0x806
 801cbd4:	9300      	str	r3, [sp, #0]
 801cbd6:	687b      	ldr	r3, [r7, #4]
 801cbd8:	68ba      	ldr	r2, [r7, #8]
 801cbda:	69b9      	ldr	r1, [r7, #24]
 801cbdc:	68f8      	ldr	r0, [r7, #12]
 801cbde:	f001 fba1 	bl	801e324 <ethernet_output>
  }

  ETHARP_STATS_INC(etharp.xmit);
  /* free ARP query packet */
  pbuf_free(p);
 801cbe2:	69b8      	ldr	r0, [r7, #24]
 801cbe4:	f7f8 f95e 	bl	8014ea4 <pbuf_free>
  p = NULL;
 801cbe8:	2300      	movs	r3, #0
 801cbea:	61bb      	str	r3, [r7, #24]
  /* could not allocate pbuf for ARP request */

  return result;
 801cbec:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 801cbf0:	4618      	mov	r0, r3
 801cbf2:	3720      	adds	r7, #32
 801cbf4:	46bd      	mov	sp, r7
 801cbf6:	bd80      	pop	{r7, pc}
 801cbf8:	080226d0 	.word	0x080226d0
 801cbfc:	08022820 	.word	0x08022820
 801cc00:	08022748 	.word	0x08022748
 801cc04:	080228d0 	.word	0x080228d0
 801cc08:	08022904 	.word	0x08022904

0801cc0c <etharp_request_dst>:
 *         ERR_MEM if the ARP packet couldn't be allocated
 *         any other err_t on failure
 */
static err_t
etharp_request_dst(struct netif *netif, const ip4_addr_t *ipaddr, const struct eth_addr *hw_dst_addr)
{
 801cc0c:	b580      	push	{r7, lr}
 801cc0e:	b088      	sub	sp, #32
 801cc10:	af04      	add	r7, sp, #16
 801cc12:	60f8      	str	r0, [r7, #12]
 801cc14:	60b9      	str	r1, [r7, #8]
 801cc16:	607a      	str	r2, [r7, #4]
  return etharp_raw(netif, (struct eth_addr *)netif->hwaddr, hw_dst_addr,
 801cc18:	68fb      	ldr	r3, [r7, #12]
 801cc1a:	f103 0126 	add.w	r1, r3, #38	@ 0x26
                    (struct eth_addr *)netif->hwaddr, netif_ip4_addr(netif), &ethzero,
 801cc1e:	68fb      	ldr	r3, [r7, #12]
 801cc20:	f103 0026 	add.w	r0, r3, #38	@ 0x26
 801cc24:	68fb      	ldr	r3, [r7, #12]
 801cc26:	3304      	adds	r3, #4
  return etharp_raw(netif, (struct eth_addr *)netif->hwaddr, hw_dst_addr,
 801cc28:	2201      	movs	r2, #1
 801cc2a:	9203      	str	r2, [sp, #12]
 801cc2c:	68ba      	ldr	r2, [r7, #8]
 801cc2e:	9202      	str	r2, [sp, #8]
 801cc30:	4a06      	ldr	r2, [pc, #24]	@ (801cc4c <etharp_request_dst+0x40>)
 801cc32:	9201      	str	r2, [sp, #4]
 801cc34:	9300      	str	r3, [sp, #0]
 801cc36:	4603      	mov	r3, r0
 801cc38:	687a      	ldr	r2, [r7, #4]
 801cc3a:	68f8      	ldr	r0, [r7, #12]
 801cc3c:	f7ff ff5a 	bl	801caf4 <etharp_raw>
 801cc40:	4603      	mov	r3, r0
                    ipaddr, ARP_REQUEST);
}
 801cc42:	4618      	mov	r0, r3
 801cc44:	3710      	adds	r7, #16
 801cc46:	46bd      	mov	sp, r7
 801cc48:	bd80      	pop	{r7, pc}
 801cc4a:	bf00      	nop
 801cc4c:	08022f98 	.word	0x08022f98

0801cc50 <etharp_request>:
 *         ERR_MEM if the ARP packet couldn't be allocated
 *         any other err_t on failure
 */
err_t
etharp_request(struct netif *netif, const ip4_addr_t *ipaddr)
{
 801cc50:	b580      	push	{r7, lr}
 801cc52:	b082      	sub	sp, #8
 801cc54:	af00      	add	r7, sp, #0
 801cc56:	6078      	str	r0, [r7, #4]
 801cc58:	6039      	str	r1, [r7, #0]
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_request: sending ARP request.\n"));
  return etharp_request_dst(netif, ipaddr, &ethbroadcast);
 801cc5a:	4a05      	ldr	r2, [pc, #20]	@ (801cc70 <etharp_request+0x20>)
 801cc5c:	6839      	ldr	r1, [r7, #0]
 801cc5e:	6878      	ldr	r0, [r7, #4]
 801cc60:	f7ff ffd4 	bl	801cc0c <etharp_request_dst>
 801cc64:	4603      	mov	r3, r0
}
 801cc66:	4618      	mov	r0, r3
 801cc68:	3708      	adds	r7, #8
 801cc6a:	46bd      	mov	sp, r7
 801cc6c:	bd80      	pop	{r7, pc}
 801cc6e:	bf00      	nop
 801cc70:	08022f90 	.word	0x08022f90

0801cc74 <icmp_input>:
 * @param p the icmp echo request packet, p->payload pointing to the icmp header
 * @param inp the netif on which this packet was received
 */
void
icmp_input(struct pbuf *p, struct netif *inp)
{
 801cc74:	b580      	push	{r7, lr}
 801cc76:	b08e      	sub	sp, #56	@ 0x38
 801cc78:	af04      	add	r7, sp, #16
 801cc7a:	6078      	str	r0, [r7, #4]
 801cc7c:	6039      	str	r1, [r7, #0]
  const ip4_addr_t *src;

  ICMP_STATS_INC(icmp.recv);
  MIB2_STATS_INC(mib2.icmpinmsgs);

  iphdr_in = ip4_current_header();
 801cc7e:	4b87      	ldr	r3, [pc, #540]	@ (801ce9c <icmp_input+0x228>)
 801cc80:	689b      	ldr	r3, [r3, #8]
 801cc82:	627b      	str	r3, [r7, #36]	@ 0x24
  hlen = IPH_HL_BYTES(iphdr_in);
 801cc84:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801cc86:	781b      	ldrb	r3, [r3, #0]
 801cc88:	f003 030f 	and.w	r3, r3, #15
 801cc8c:	b2db      	uxtb	r3, r3
 801cc8e:	009b      	lsls	r3, r3, #2
 801cc90:	b2db      	uxtb	r3, r3
 801cc92:	847b      	strh	r3, [r7, #34]	@ 0x22
  if (hlen < IP_HLEN) {
 801cc94:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 801cc96:	2b13      	cmp	r3, #19
 801cc98:	f240 80e8 	bls.w	801ce6c <icmp_input+0x1f8>
    LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: short IP header (%"S16_F" bytes) received\n", hlen));
    goto lenerr;
  }
  if (p->len < sizeof(u16_t) * 2) {
 801cc9c:	687b      	ldr	r3, [r7, #4]
 801cc9e:	895b      	ldrh	r3, [r3, #10]
 801cca0:	2b03      	cmp	r3, #3
 801cca2:	f240 80e5 	bls.w	801ce70 <icmp_input+0x1fc>
    LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: short ICMP (%"U16_F" bytes) received\n", p->tot_len));
    goto lenerr;
  }

  type = *((u8_t *)p->payload);
 801cca6:	687b      	ldr	r3, [r7, #4]
 801cca8:	685b      	ldr	r3, [r3, #4]
 801ccaa:	781b      	ldrb	r3, [r3, #0]
 801ccac:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21
#ifdef LWIP_DEBUG
  code = *(((u8_t *)p->payload) + 1);
  /* if debug is enabled but debug statement below is somehow disabled: */
  LWIP_UNUSED_ARG(code);
#endif /* LWIP_DEBUG */
  switch (type) {
 801ccb0:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 801ccb4:	2b00      	cmp	r3, #0
 801ccb6:	f000 80d2 	beq.w	801ce5e <icmp_input+0x1ea>
 801ccba:	2b08      	cmp	r3, #8
 801ccbc:	f040 80d2 	bne.w	801ce64 <icmp_input+0x1f0>
         (as obviously, an echo request has been sent, too). */
      MIB2_STATS_INC(mib2.icmpinechoreps);
      break;
    case ICMP_ECHO:
      MIB2_STATS_INC(mib2.icmpinechos);
      src = ip4_current_dest_addr();
 801ccc0:	4b77      	ldr	r3, [pc, #476]	@ (801cea0 <icmp_input+0x22c>)
 801ccc2:	61fb      	str	r3, [r7, #28]
      /* multicast destination address? */
      if (ip4_addr_ismulticast(ip4_current_dest_addr())) {
 801ccc4:	4b75      	ldr	r3, [pc, #468]	@ (801ce9c <icmp_input+0x228>)
 801ccc6:	695b      	ldr	r3, [r3, #20]
 801ccc8:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 801cccc:	2be0      	cmp	r3, #224	@ 0xe0
 801ccce:	f000 80d6 	beq.w	801ce7e <icmp_input+0x20a>
        LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: Not echoing to multicast pings\n"));
        goto icmperr;
#endif /* LWIP_MULTICAST_PING */
      }
      /* broadcast destination address? */
      if (ip4_addr_isbroadcast(ip4_current_dest_addr(), ip_current_netif())) {
 801ccd2:	4b72      	ldr	r3, [pc, #456]	@ (801ce9c <icmp_input+0x228>)
 801ccd4:	695b      	ldr	r3, [r3, #20]
 801ccd6:	4a71      	ldr	r2, [pc, #452]	@ (801ce9c <icmp_input+0x228>)
 801ccd8:	6812      	ldr	r2, [r2, #0]
 801ccda:	4611      	mov	r1, r2
 801ccdc:	4618      	mov	r0, r3
 801ccde:	f000 fc13 	bl	801d508 <ip4_addr_isbroadcast_u32>
 801cce2:	4603      	mov	r3, r0
 801cce4:	2b00      	cmp	r3, #0
 801cce6:	f040 80cc 	bne.w	801ce82 <icmp_input+0x20e>
        LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: Not echoing to broadcast pings\n"));
        goto icmperr;
#endif /* LWIP_BROADCAST_PING */
      }
      LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: ping\n"));
      if (p->tot_len < sizeof(struct icmp_echo_hdr)) {
 801ccea:	687b      	ldr	r3, [r7, #4]
 801ccec:	891b      	ldrh	r3, [r3, #8]
 801ccee:	2b07      	cmp	r3, #7
 801ccf0:	f240 80c0 	bls.w	801ce74 <icmp_input+0x200>
        LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: bad ICMP echo received\n"));
        goto lenerr;
      }
#if CHECKSUM_CHECK_ICMP
      IF__NETIF_CHECKSUM_ENABLED(inp, NETIF_CHECKSUM_CHECK_ICMP) {
        if (inet_chksum_pbuf(p) != 0) {
 801ccf4:	6878      	ldr	r0, [r7, #4]
 801ccf6:	f7f6 fcb8 	bl	801366a <inet_chksum_pbuf>
 801ccfa:	4603      	mov	r3, r0
 801ccfc:	2b00      	cmp	r3, #0
 801ccfe:	d003      	beq.n	801cd08 <icmp_input+0x94>
          LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: checksum failed for received ICMP echo\n"));
          pbuf_free(p);
 801cd00:	6878      	ldr	r0, [r7, #4]
 801cd02:	f7f8 f8cf 	bl	8014ea4 <pbuf_free>
          ICMP_STATS_INC(icmp.chkerr);
          MIB2_STATS_INC(mib2.icmpinerrors);
          return;
 801cd06:	e0c5      	b.n	801ce94 <icmp_input+0x220>
        }
      }
#endif
#if LWIP_ICMP_ECHO_CHECK_INPUT_PBUF_LEN
      if (pbuf_add_header(p, hlen + PBUF_LINK_HLEN + PBUF_LINK_ENCAPSULATION_HLEN)) {
 801cd08:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 801cd0a:	330e      	adds	r3, #14
 801cd0c:	4619      	mov	r1, r3
 801cd0e:	6878      	ldr	r0, [r7, #4]
 801cd10:	f7f8 f832 	bl	8014d78 <pbuf_add_header>
 801cd14:	4603      	mov	r3, r0
 801cd16:	2b00      	cmp	r3, #0
 801cd18:	d04b      	beq.n	801cdb2 <icmp_input+0x13e>
        /* p is not big enough to contain link headers
         * allocate a new one and copy p into it
         */
        struct pbuf *r;
        u16_t alloc_len = (u16_t)(p->tot_len + hlen);
 801cd1a:	687b      	ldr	r3, [r7, #4]
 801cd1c:	891a      	ldrh	r2, [r3, #8]
 801cd1e:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 801cd20:	4413      	add	r3, r2
 801cd22:	837b      	strh	r3, [r7, #26]
        if (alloc_len < p->tot_len) {
 801cd24:	687b      	ldr	r3, [r7, #4]
 801cd26:	891b      	ldrh	r3, [r3, #8]
 801cd28:	8b7a      	ldrh	r2, [r7, #26]
 801cd2a:	429a      	cmp	r2, r3
 801cd2c:	f0c0 80ab 	bcc.w	801ce86 <icmp_input+0x212>
          LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: allocating new pbuf failed (tot_len overflow)\n"));
          goto icmperr;
        }
        /* allocate new packet buffer with space for link headers */
        r = pbuf_alloc(PBUF_LINK, alloc_len, PBUF_RAM);
 801cd30:	8b7b      	ldrh	r3, [r7, #26]
 801cd32:	f44f 7220 	mov.w	r2, #640	@ 0x280
 801cd36:	4619      	mov	r1, r3
 801cd38:	200e      	movs	r0, #14
 801cd3a:	f7f7 fdcf 	bl	80148dc <pbuf_alloc>
 801cd3e:	6178      	str	r0, [r7, #20]
        if (r == NULL) {
 801cd40:	697b      	ldr	r3, [r7, #20]
 801cd42:	2b00      	cmp	r3, #0
 801cd44:	f000 80a1 	beq.w	801ce8a <icmp_input+0x216>
          LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: allocating new pbuf failed\n"));
          goto icmperr;
        }
        if (r->len < hlen + sizeof(struct icmp_echo_hdr)) {
 801cd48:	697b      	ldr	r3, [r7, #20]
 801cd4a:	895b      	ldrh	r3, [r3, #10]
 801cd4c:	461a      	mov	r2, r3
 801cd4e:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 801cd50:	3308      	adds	r3, #8
 801cd52:	429a      	cmp	r2, r3
 801cd54:	d203      	bcs.n	801cd5e <icmp_input+0xea>
          LWIP_DEBUGF(ICMP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("first pbuf cannot hold the ICMP header"));
          pbuf_free(r);
 801cd56:	6978      	ldr	r0, [r7, #20]
 801cd58:	f7f8 f8a4 	bl	8014ea4 <pbuf_free>
          goto icmperr;
 801cd5c:	e096      	b.n	801ce8c <icmp_input+0x218>
        }
        /* copy the ip header */
        MEMCPY(r->payload, iphdr_in, hlen);
 801cd5e:	697b      	ldr	r3, [r7, #20]
 801cd60:	685b      	ldr	r3, [r3, #4]
 801cd62:	8c7a      	ldrh	r2, [r7, #34]	@ 0x22
 801cd64:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 801cd66:	4618      	mov	r0, r3
 801cd68:	f001 ff0b 	bl	801eb82 <memcpy>
        /* switch r->payload back to icmp header (cannot fail) */
        if (pbuf_remove_header(r, hlen)) {
 801cd6c:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 801cd6e:	4619      	mov	r1, r3
 801cd70:	6978      	ldr	r0, [r7, #20]
 801cd72:	f7f8 f811 	bl	8014d98 <pbuf_remove_header>
 801cd76:	4603      	mov	r3, r0
 801cd78:	2b00      	cmp	r3, #0
 801cd7a:	d009      	beq.n	801cd90 <icmp_input+0x11c>
          LWIP_ASSERT("icmp_input: moving r->payload to icmp header failed\n", 0);
 801cd7c:	4b49      	ldr	r3, [pc, #292]	@ (801cea4 <icmp_input+0x230>)
 801cd7e:	22b6      	movs	r2, #182	@ 0xb6
 801cd80:	4949      	ldr	r1, [pc, #292]	@ (801cea8 <icmp_input+0x234>)
 801cd82:	484a      	ldr	r0, [pc, #296]	@ (801ceac <icmp_input+0x238>)
 801cd84:	f001 fdcc 	bl	801e920 <iprintf>
          pbuf_free(r);
 801cd88:	6978      	ldr	r0, [r7, #20]
 801cd8a:	f7f8 f88b 	bl	8014ea4 <pbuf_free>
          goto icmperr;
 801cd8e:	e07d      	b.n	801ce8c <icmp_input+0x218>
        }
        /* copy the rest of the packet without ip header */
        if (pbuf_copy(r, p) != ERR_OK) {
 801cd90:	6879      	ldr	r1, [r7, #4]
 801cd92:	6978      	ldr	r0, [r7, #20]
 801cd94:	f7f8 f9aa 	bl	80150ec <pbuf_copy>
 801cd98:	4603      	mov	r3, r0
 801cd9a:	2b00      	cmp	r3, #0
 801cd9c:	d003      	beq.n	801cda6 <icmp_input+0x132>
          LWIP_DEBUGF(ICMP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("icmp_input: copying to new pbuf failed"));
          pbuf_free(r);
 801cd9e:	6978      	ldr	r0, [r7, #20]
 801cda0:	f7f8 f880 	bl	8014ea4 <pbuf_free>
          goto icmperr;
 801cda4:	e072      	b.n	801ce8c <icmp_input+0x218>
        }
        /* free the original p */
        pbuf_free(p);
 801cda6:	6878      	ldr	r0, [r7, #4]
 801cda8:	f7f8 f87c 	bl	8014ea4 <pbuf_free>
        /* we now have an identical copy of p that has room for link headers */
        p = r;
 801cdac:	697b      	ldr	r3, [r7, #20]
 801cdae:	607b      	str	r3, [r7, #4]
 801cdb0:	e00f      	b.n	801cdd2 <icmp_input+0x15e>
      } else {
        /* restore p->payload to point to icmp header (cannot fail) */
        if (pbuf_remove_header(p, hlen + PBUF_LINK_HLEN + PBUF_LINK_ENCAPSULATION_HLEN)) {
 801cdb2:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 801cdb4:	330e      	adds	r3, #14
 801cdb6:	4619      	mov	r1, r3
 801cdb8:	6878      	ldr	r0, [r7, #4]
 801cdba:	f7f7 ffed 	bl	8014d98 <pbuf_remove_header>
 801cdbe:	4603      	mov	r3, r0
 801cdc0:	2b00      	cmp	r3, #0
 801cdc2:	d006      	beq.n	801cdd2 <icmp_input+0x15e>
          LWIP_ASSERT("icmp_input: restoring original p->payload failed\n", 0);
 801cdc4:	4b37      	ldr	r3, [pc, #220]	@ (801cea4 <icmp_input+0x230>)
 801cdc6:	22c7      	movs	r2, #199	@ 0xc7
 801cdc8:	4939      	ldr	r1, [pc, #228]	@ (801ceb0 <icmp_input+0x23c>)
 801cdca:	4838      	ldr	r0, [pc, #224]	@ (801ceac <icmp_input+0x238>)
 801cdcc:	f001 fda8 	bl	801e920 <iprintf>
          goto icmperr;
 801cdd0:	e05c      	b.n	801ce8c <icmp_input+0x218>
      }
#endif /* LWIP_ICMP_ECHO_CHECK_INPUT_PBUF_LEN */
      /* At this point, all checks are OK. */
      /* We generate an answer by switching the dest and src ip addresses,
       * setting the icmp type to ECHO_RESPONSE and updating the checksum. */
      iecho = (struct icmp_echo_hdr *)p->payload;
 801cdd2:	687b      	ldr	r3, [r7, #4]
 801cdd4:	685b      	ldr	r3, [r3, #4]
 801cdd6:	613b      	str	r3, [r7, #16]
      if (pbuf_add_header(p, hlen)) {
 801cdd8:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 801cdda:	4619      	mov	r1, r3
 801cddc:	6878      	ldr	r0, [r7, #4]
 801cdde:	f7f7 ffcb 	bl	8014d78 <pbuf_add_header>
 801cde2:	4603      	mov	r3, r0
 801cde4:	2b00      	cmp	r3, #0
 801cde6:	d13c      	bne.n	801ce62 <icmp_input+0x1ee>
        LWIP_DEBUGF(ICMP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("Can't move over header in packet"));
      } else {
        err_t ret;
        struct ip_hdr *iphdr = (struct ip_hdr *)p->payload;
 801cde8:	687b      	ldr	r3, [r7, #4]
 801cdea:	685b      	ldr	r3, [r3, #4]
 801cdec:	60fb      	str	r3, [r7, #12]
        ip4_addr_copy(iphdr->src, *src);
 801cdee:	69fb      	ldr	r3, [r7, #28]
 801cdf0:	681a      	ldr	r2, [r3, #0]
 801cdf2:	68fb      	ldr	r3, [r7, #12]
 801cdf4:	60da      	str	r2, [r3, #12]
        ip4_addr_copy(iphdr->dest, *ip4_current_src_addr());
 801cdf6:	4b29      	ldr	r3, [pc, #164]	@ (801ce9c <icmp_input+0x228>)
 801cdf8:	691a      	ldr	r2, [r3, #16]
 801cdfa:	68fb      	ldr	r3, [r7, #12]
 801cdfc:	611a      	str	r2, [r3, #16]
        ICMPH_TYPE_SET(iecho, ICMP_ER);
 801cdfe:	693b      	ldr	r3, [r7, #16]
 801ce00:	2200      	movs	r2, #0
 801ce02:	701a      	strb	r2, [r3, #0]
#if CHECKSUM_GEN_ICMP
        IF__NETIF_CHECKSUM_ENABLED(inp, NETIF_CHECKSUM_GEN_ICMP) {
          /* adjust the checksum */
          if (iecho->chksum > PP_HTONS(0xffffU - (ICMP_ECHO << 8))) {
 801ce04:	693b      	ldr	r3, [r7, #16]
 801ce06:	885b      	ldrh	r3, [r3, #2]
 801ce08:	b29b      	uxth	r3, r3
 801ce0a:	f64f 72f7 	movw	r2, #65527	@ 0xfff7
 801ce0e:	4293      	cmp	r3, r2
 801ce10:	d907      	bls.n	801ce22 <icmp_input+0x1ae>
            iecho->chksum = (u16_t)(iecho->chksum + PP_HTONS((u16_t)(ICMP_ECHO << 8)) + 1);
 801ce12:	693b      	ldr	r3, [r7, #16]
 801ce14:	885b      	ldrh	r3, [r3, #2]
 801ce16:	b29b      	uxth	r3, r3
 801ce18:	3309      	adds	r3, #9
 801ce1a:	b29a      	uxth	r2, r3
 801ce1c:	693b      	ldr	r3, [r7, #16]
 801ce1e:	805a      	strh	r2, [r3, #2]
 801ce20:	e006      	b.n	801ce30 <icmp_input+0x1bc>
          } else {
            iecho->chksum = (u16_t)(iecho->chksum + PP_HTONS(ICMP_ECHO << 8));
 801ce22:	693b      	ldr	r3, [r7, #16]
 801ce24:	885b      	ldrh	r3, [r3, #2]
 801ce26:	b29b      	uxth	r3, r3
 801ce28:	3308      	adds	r3, #8
 801ce2a:	b29a      	uxth	r2, r3
 801ce2c:	693b      	ldr	r3, [r7, #16]
 801ce2e:	805a      	strh	r2, [r3, #2]
#else /* CHECKSUM_GEN_ICMP */
        iecho->chksum = 0;
#endif /* CHECKSUM_GEN_ICMP */

        /* Set the correct TTL and recalculate the header checksum. */
        IPH_TTL_SET(iphdr, ICMP_TTL);
 801ce30:	68fb      	ldr	r3, [r7, #12]
 801ce32:	22ff      	movs	r2, #255	@ 0xff
 801ce34:	721a      	strb	r2, [r3, #8]
        IPH_CHKSUM_SET(iphdr, 0);
 801ce36:	68fb      	ldr	r3, [r7, #12]
 801ce38:	2200      	movs	r2, #0
 801ce3a:	729a      	strb	r2, [r3, #10]
 801ce3c:	2200      	movs	r2, #0
 801ce3e:	72da      	strb	r2, [r3, #11]
        MIB2_STATS_INC(mib2.icmpoutmsgs);
        /* increase number of echo replies attempted to send */
        MIB2_STATS_INC(mib2.icmpoutechoreps);

        /* send an ICMP packet */
        ret = ip4_output_if(p, src, LWIP_IP_HDRINCL,
 801ce40:	683b      	ldr	r3, [r7, #0]
 801ce42:	9302      	str	r3, [sp, #8]
 801ce44:	2301      	movs	r3, #1
 801ce46:	9301      	str	r3, [sp, #4]
 801ce48:	2300      	movs	r3, #0
 801ce4a:	9300      	str	r3, [sp, #0]
 801ce4c:	23ff      	movs	r3, #255	@ 0xff
 801ce4e:	2200      	movs	r2, #0
 801ce50:	69f9      	ldr	r1, [r7, #28]
 801ce52:	6878      	ldr	r0, [r7, #4]
 801ce54:	f000 fa80 	bl	801d358 <ip4_output_if>
 801ce58:	4603      	mov	r3, r0
 801ce5a:	72fb      	strb	r3, [r7, #11]
                            ICMP_TTL, 0, IP_PROTO_ICMP, inp);
        if (ret != ERR_OK) {
          LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: ip_output_if returned an error: %s\n", lwip_strerr(ret)));
        }
      }
      break;
 801ce5c:	e001      	b.n	801ce62 <icmp_input+0x1ee>
      break;
 801ce5e:	bf00      	nop
 801ce60:	e000      	b.n	801ce64 <icmp_input+0x1f0>
      break;
 801ce62:	bf00      	nop
      LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: ICMP type %"S16_F" code %"S16_F" not supported.\n",
                               (s16_t)type, (s16_t)code));
      ICMP_STATS_INC(icmp.proterr);
      ICMP_STATS_INC(icmp.drop);
  }
  pbuf_free(p);
 801ce64:	6878      	ldr	r0, [r7, #4]
 801ce66:	f7f8 f81d 	bl	8014ea4 <pbuf_free>
  return;
 801ce6a:	e013      	b.n	801ce94 <icmp_input+0x220>
    goto lenerr;
 801ce6c:	bf00      	nop
 801ce6e:	e002      	b.n	801ce76 <icmp_input+0x202>
    goto lenerr;
 801ce70:	bf00      	nop
 801ce72:	e000      	b.n	801ce76 <icmp_input+0x202>
        goto lenerr;
 801ce74:	bf00      	nop
lenerr:
  pbuf_free(p);
 801ce76:	6878      	ldr	r0, [r7, #4]
 801ce78:	f7f8 f814 	bl	8014ea4 <pbuf_free>
  ICMP_STATS_INC(icmp.lenerr);
  MIB2_STATS_INC(mib2.icmpinerrors);
  return;
 801ce7c:	e00a      	b.n	801ce94 <icmp_input+0x220>
        goto icmperr;
 801ce7e:	bf00      	nop
 801ce80:	e004      	b.n	801ce8c <icmp_input+0x218>
        goto icmperr;
 801ce82:	bf00      	nop
 801ce84:	e002      	b.n	801ce8c <icmp_input+0x218>
          goto icmperr;
 801ce86:	bf00      	nop
 801ce88:	e000      	b.n	801ce8c <icmp_input+0x218>
          goto icmperr;
 801ce8a:	bf00      	nop
#if LWIP_ICMP_ECHO_CHECK_INPUT_PBUF_LEN || !LWIP_MULTICAST_PING || !LWIP_BROADCAST_PING
icmperr:
  pbuf_free(p);
 801ce8c:	6878      	ldr	r0, [r7, #4]
 801ce8e:	f7f8 f809 	bl	8014ea4 <pbuf_free>
  ICMP_STATS_INC(icmp.err);
  MIB2_STATS_INC(mib2.icmpinerrors);
  return;
 801ce92:	bf00      	nop
#endif /* LWIP_ICMP_ECHO_CHECK_INPUT_PBUF_LEN || !LWIP_MULTICAST_PING || !LWIP_BROADCAST_PING */
}
 801ce94:	3728      	adds	r7, #40	@ 0x28
 801ce96:	46bd      	mov	sp, r7
 801ce98:	bd80      	pop	{r7, pc}
 801ce9a:	bf00      	nop
 801ce9c:	24005394 	.word	0x24005394
 801cea0:	240053a8 	.word	0x240053a8
 801cea4:	08022948 	.word	0x08022948
 801cea8:	08022980 	.word	0x08022980
 801ceac:	080229b8 	.word	0x080229b8
 801ceb0:	080229e0 	.word	0x080229e0

0801ceb4 <icmp_dest_unreach>:
 *          p->payload pointing to the IP header
 * @param t type of the 'unreachable' packet
 */
void
icmp_dest_unreach(struct pbuf *p, enum icmp_dur_type t)
{
 801ceb4:	b580      	push	{r7, lr}
 801ceb6:	b082      	sub	sp, #8
 801ceb8:	af00      	add	r7, sp, #0
 801ceba:	6078      	str	r0, [r7, #4]
 801cebc:	460b      	mov	r3, r1
 801cebe:	70fb      	strb	r3, [r7, #3]
  MIB2_STATS_INC(mib2.icmpoutdestunreachs);
  icmp_send_response(p, ICMP_DUR, t);
 801cec0:	78fb      	ldrb	r3, [r7, #3]
 801cec2:	461a      	mov	r2, r3
 801cec4:	2103      	movs	r1, #3
 801cec6:	6878      	ldr	r0, [r7, #4]
 801cec8:	f000 f814 	bl	801cef4 <icmp_send_response>
}
 801cecc:	bf00      	nop
 801cece:	3708      	adds	r7, #8
 801ced0:	46bd      	mov	sp, r7
 801ced2:	bd80      	pop	{r7, pc}

0801ced4 <icmp_time_exceeded>:
 *          p->payload pointing to the IP header
 * @param t type of the 'time exceeded' packet
 */
void
icmp_time_exceeded(struct pbuf *p, enum icmp_te_type t)
{
 801ced4:	b580      	push	{r7, lr}
 801ced6:	b082      	sub	sp, #8
 801ced8:	af00      	add	r7, sp, #0
 801ceda:	6078      	str	r0, [r7, #4]
 801cedc:	460b      	mov	r3, r1
 801cede:	70fb      	strb	r3, [r7, #3]
  MIB2_STATS_INC(mib2.icmpouttimeexcds);
  icmp_send_response(p, ICMP_TE, t);
 801cee0:	78fb      	ldrb	r3, [r7, #3]
 801cee2:	461a      	mov	r2, r3
 801cee4:	210b      	movs	r1, #11
 801cee6:	6878      	ldr	r0, [r7, #4]
 801cee8:	f000 f804 	bl	801cef4 <icmp_send_response>
}
 801ceec:	bf00      	nop
 801ceee:	3708      	adds	r7, #8
 801cef0:	46bd      	mov	sp, r7
 801cef2:	bd80      	pop	{r7, pc}

0801cef4 <icmp_send_response>:
 * @param type Type of the ICMP header
 * @param code Code of the ICMP header
 */
static void
icmp_send_response(struct pbuf *p, u8_t type, u8_t code)
{
 801cef4:	b580      	push	{r7, lr}
 801cef6:	b08c      	sub	sp, #48	@ 0x30
 801cef8:	af04      	add	r7, sp, #16
 801cefa:	6078      	str	r0, [r7, #4]
 801cefc:	460b      	mov	r3, r1
 801cefe:	70fb      	strb	r3, [r7, #3]
 801cf00:	4613      	mov	r3, r2
 801cf02:	70bb      	strb	r3, [r7, #2]

  /* increase number of messages attempted to send */
  MIB2_STATS_INC(mib2.icmpoutmsgs);

  /* ICMP header + IP header + 8 bytes of data */
  q = pbuf_alloc(PBUF_IP, sizeof(struct icmp_echo_hdr) + IP_HLEN + ICMP_DEST_UNREACH_DATASIZE,
 801cf04:	f44f 7220 	mov.w	r2, #640	@ 0x280
 801cf08:	2124      	movs	r1, #36	@ 0x24
 801cf0a:	2022      	movs	r0, #34	@ 0x22
 801cf0c:	f7f7 fce6 	bl	80148dc <pbuf_alloc>
 801cf10:	61f8      	str	r0, [r7, #28]
                 PBUF_RAM);
  if (q == NULL) {
 801cf12:	69fb      	ldr	r3, [r7, #28]
 801cf14:	2b00      	cmp	r3, #0
 801cf16:	d056      	beq.n	801cfc6 <icmp_send_response+0xd2>
    LWIP_DEBUGF(ICMP_DEBUG, ("icmp_time_exceeded: failed to allocate pbuf for ICMP packet.\n"));
    MIB2_STATS_INC(mib2.icmpouterrors);
    return;
  }
  LWIP_ASSERT("check that first pbuf can hold icmp message",
 801cf18:	69fb      	ldr	r3, [r7, #28]
 801cf1a:	895b      	ldrh	r3, [r3, #10]
 801cf1c:	2b23      	cmp	r3, #35	@ 0x23
 801cf1e:	d806      	bhi.n	801cf2e <icmp_send_response+0x3a>
 801cf20:	4b2b      	ldr	r3, [pc, #172]	@ (801cfd0 <icmp_send_response+0xdc>)
 801cf22:	f44f 72b4 	mov.w	r2, #360	@ 0x168
 801cf26:	492b      	ldr	r1, [pc, #172]	@ (801cfd4 <icmp_send_response+0xe0>)
 801cf28:	482b      	ldr	r0, [pc, #172]	@ (801cfd8 <icmp_send_response+0xe4>)
 801cf2a:	f001 fcf9 	bl	801e920 <iprintf>
              (q->len >= (sizeof(struct icmp_echo_hdr) + IP_HLEN + ICMP_DEST_UNREACH_DATASIZE)));

  iphdr = (struct ip_hdr *)p->payload;
 801cf2e:	687b      	ldr	r3, [r7, #4]
 801cf30:	685b      	ldr	r3, [r3, #4]
 801cf32:	61bb      	str	r3, [r7, #24]
  ip4_addr_debug_print_val(ICMP_DEBUG, iphdr->src);
  LWIP_DEBUGF(ICMP_DEBUG, (" to "));
  ip4_addr_debug_print_val(ICMP_DEBUG, iphdr->dest);
  LWIP_DEBUGF(ICMP_DEBUG, ("\n"));

  icmphdr = (struct icmp_echo_hdr *)q->payload;
 801cf34:	69fb      	ldr	r3, [r7, #28]
 801cf36:	685b      	ldr	r3, [r3, #4]
 801cf38:	617b      	str	r3, [r7, #20]
  icmphdr->type = type;
 801cf3a:	697b      	ldr	r3, [r7, #20]
 801cf3c:	78fa      	ldrb	r2, [r7, #3]
 801cf3e:	701a      	strb	r2, [r3, #0]
  icmphdr->code = code;
 801cf40:	697b      	ldr	r3, [r7, #20]
 801cf42:	78ba      	ldrb	r2, [r7, #2]
 801cf44:	705a      	strb	r2, [r3, #1]
  icmphdr->id = 0;
 801cf46:	697b      	ldr	r3, [r7, #20]
 801cf48:	2200      	movs	r2, #0
 801cf4a:	711a      	strb	r2, [r3, #4]
 801cf4c:	2200      	movs	r2, #0
 801cf4e:	715a      	strb	r2, [r3, #5]
  icmphdr->seqno = 0;
 801cf50:	697b      	ldr	r3, [r7, #20]
 801cf52:	2200      	movs	r2, #0
 801cf54:	719a      	strb	r2, [r3, #6]
 801cf56:	2200      	movs	r2, #0
 801cf58:	71da      	strb	r2, [r3, #7]

  /* copy fields from original packet */
  SMEMCPY((u8_t *)q->payload + sizeof(struct icmp_echo_hdr), (u8_t *)p->payload,
 801cf5a:	69fb      	ldr	r3, [r7, #28]
 801cf5c:	685b      	ldr	r3, [r3, #4]
 801cf5e:	f103 0008 	add.w	r0, r3, #8
 801cf62:	687b      	ldr	r3, [r7, #4]
 801cf64:	685b      	ldr	r3, [r3, #4]
 801cf66:	221c      	movs	r2, #28
 801cf68:	4619      	mov	r1, r3
 801cf6a:	f001 fe0a 	bl	801eb82 <memcpy>
          IP_HLEN + ICMP_DEST_UNREACH_DATASIZE);

  ip4_addr_copy(iphdr_src, iphdr->src);
 801cf6e:	69bb      	ldr	r3, [r7, #24]
 801cf70:	68db      	ldr	r3, [r3, #12]
 801cf72:	60fb      	str	r3, [r7, #12]
    ip4_addr_t iphdr_dst;
    ip4_addr_copy(iphdr_dst, iphdr->dest);
    netif = ip4_route_src(&iphdr_dst, &iphdr_src);
  }
#else
  netif = ip4_route(&iphdr_src);
 801cf74:	f107 030c 	add.w	r3, r7, #12
 801cf78:	4618      	mov	r0, r3
 801cf7a:	f000 f82f 	bl	801cfdc <ip4_route>
 801cf7e:	6138      	str	r0, [r7, #16]
#endif
  if (netif != NULL) {
 801cf80:	693b      	ldr	r3, [r7, #16]
 801cf82:	2b00      	cmp	r3, #0
 801cf84:	d01b      	beq.n	801cfbe <icmp_send_response+0xca>
    /* calculate checksum */
    icmphdr->chksum = 0;
 801cf86:	697b      	ldr	r3, [r7, #20]
 801cf88:	2200      	movs	r2, #0
 801cf8a:	709a      	strb	r2, [r3, #2]
 801cf8c:	2200      	movs	r2, #0
 801cf8e:	70da      	strb	r2, [r3, #3]
#if CHECKSUM_GEN_ICMP
    IF__NETIF_CHECKSUM_ENABLED(netif, NETIF_CHECKSUM_GEN_ICMP) {
      icmphdr->chksum = inet_chksum(icmphdr, q->len);
 801cf90:	69fb      	ldr	r3, [r7, #28]
 801cf92:	895b      	ldrh	r3, [r3, #10]
 801cf94:	4619      	mov	r1, r3
 801cf96:	6978      	ldr	r0, [r7, #20]
 801cf98:	f7f6 fb55 	bl	8013646 <inet_chksum>
 801cf9c:	4603      	mov	r3, r0
 801cf9e:	461a      	mov	r2, r3
 801cfa0:	697b      	ldr	r3, [r7, #20]
 801cfa2:	805a      	strh	r2, [r3, #2]
    }
#endif
    ICMP_STATS_INC(icmp.xmit);
    ip4_output_if(q, NULL, &iphdr_src, ICMP_TTL, 0, IP_PROTO_ICMP, netif);
 801cfa4:	f107 020c 	add.w	r2, r7, #12
 801cfa8:	693b      	ldr	r3, [r7, #16]
 801cfaa:	9302      	str	r3, [sp, #8]
 801cfac:	2301      	movs	r3, #1
 801cfae:	9301      	str	r3, [sp, #4]
 801cfb0:	2300      	movs	r3, #0
 801cfb2:	9300      	str	r3, [sp, #0]
 801cfb4:	23ff      	movs	r3, #255	@ 0xff
 801cfb6:	2100      	movs	r1, #0
 801cfb8:	69f8      	ldr	r0, [r7, #28]
 801cfba:	f000 f9cd 	bl	801d358 <ip4_output_if>
  }
  pbuf_free(q);
 801cfbe:	69f8      	ldr	r0, [r7, #28]
 801cfc0:	f7f7 ff70 	bl	8014ea4 <pbuf_free>
 801cfc4:	e000      	b.n	801cfc8 <icmp_send_response+0xd4>
    return;
 801cfc6:	bf00      	nop
}
 801cfc8:	3720      	adds	r7, #32
 801cfca:	46bd      	mov	sp, r7
 801cfcc:	bd80      	pop	{r7, pc}
 801cfce:	bf00      	nop
 801cfd0:	08022948 	.word	0x08022948
 801cfd4:	08022a14 	.word	0x08022a14
 801cfd8:	080229b8 	.word	0x080229b8

0801cfdc <ip4_route>:
 * @param dest the destination IP address for which to find the route
 * @return the netif on which to send to reach dest
 */
struct netif *
ip4_route(const ip4_addr_t *dest)
{
 801cfdc:	b480      	push	{r7}
 801cfde:	b085      	sub	sp, #20
 801cfe0:	af00      	add	r7, sp, #0
 801cfe2:	6078      	str	r0, [r7, #4]

  /* bug #54569: in case LWIP_SINGLE_NETIF=1 and LWIP_DEBUGF() disabled, the following loop is optimized away */
  LWIP_UNUSED_ARG(dest);

  /* iterate through netifs */
  NETIF_FOREACH(netif) {
 801cfe4:	4b33      	ldr	r3, [pc, #204]	@ (801d0b4 <ip4_route+0xd8>)
 801cfe6:	681b      	ldr	r3, [r3, #0]
 801cfe8:	60fb      	str	r3, [r7, #12]
 801cfea:	e036      	b.n	801d05a <ip4_route+0x7e>
    /* is the netif up, does it have a link and a valid address? */
    if (netif_is_up(netif) && netif_is_link_up(netif) && !ip4_addr_isany_val(*netif_ip4_addr(netif))) {
 801cfec:	68fb      	ldr	r3, [r7, #12]
 801cfee:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 801cff2:	f003 0301 	and.w	r3, r3, #1
 801cff6:	b2db      	uxtb	r3, r3
 801cff8:	2b00      	cmp	r3, #0
 801cffa:	d02b      	beq.n	801d054 <ip4_route+0x78>
 801cffc:	68fb      	ldr	r3, [r7, #12]
 801cffe:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 801d002:	089b      	lsrs	r3, r3, #2
 801d004:	f003 0301 	and.w	r3, r3, #1
 801d008:	b2db      	uxtb	r3, r3
 801d00a:	2b00      	cmp	r3, #0
 801d00c:	d022      	beq.n	801d054 <ip4_route+0x78>
 801d00e:	68fb      	ldr	r3, [r7, #12]
 801d010:	3304      	adds	r3, #4
 801d012:	681b      	ldr	r3, [r3, #0]
 801d014:	2b00      	cmp	r3, #0
 801d016:	d01d      	beq.n	801d054 <ip4_route+0x78>
      /* network mask matches? */
      if (ip4_addr_netcmp(dest, netif_ip4_addr(netif), netif_ip4_netmask(netif))) {
 801d018:	687b      	ldr	r3, [r7, #4]
 801d01a:	681a      	ldr	r2, [r3, #0]
 801d01c:	68fb      	ldr	r3, [r7, #12]
 801d01e:	3304      	adds	r3, #4
 801d020:	681b      	ldr	r3, [r3, #0]
 801d022:	405a      	eors	r2, r3
 801d024:	68fb      	ldr	r3, [r7, #12]
 801d026:	3308      	adds	r3, #8
 801d028:	681b      	ldr	r3, [r3, #0]
 801d02a:	4013      	ands	r3, r2
 801d02c:	2b00      	cmp	r3, #0
 801d02e:	d101      	bne.n	801d034 <ip4_route+0x58>
        /* return netif on which to forward IP packet */
        return netif;
 801d030:	68fb      	ldr	r3, [r7, #12]
 801d032:	e038      	b.n	801d0a6 <ip4_route+0xca>
      }
      /* gateway matches on a non broadcast interface? (i.e. peer in a point to point interface) */
      if (((netif->flags & NETIF_FLAG_BROADCAST) == 0) && ip4_addr_cmp(dest, netif_ip4_gw(netif))) {
 801d034:	68fb      	ldr	r3, [r7, #12]
 801d036:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 801d03a:	f003 0302 	and.w	r3, r3, #2
 801d03e:	2b00      	cmp	r3, #0
 801d040:	d108      	bne.n	801d054 <ip4_route+0x78>
 801d042:	687b      	ldr	r3, [r7, #4]
 801d044:	681a      	ldr	r2, [r3, #0]
 801d046:	68fb      	ldr	r3, [r7, #12]
 801d048:	330c      	adds	r3, #12
 801d04a:	681b      	ldr	r3, [r3, #0]
 801d04c:	429a      	cmp	r2, r3
 801d04e:	d101      	bne.n	801d054 <ip4_route+0x78>
        /* return netif on which to forward IP packet */
        return netif;
 801d050:	68fb      	ldr	r3, [r7, #12]
 801d052:	e028      	b.n	801d0a6 <ip4_route+0xca>
  NETIF_FOREACH(netif) {
 801d054:	68fb      	ldr	r3, [r7, #12]
 801d056:	681b      	ldr	r3, [r3, #0]
 801d058:	60fb      	str	r3, [r7, #12]
 801d05a:	68fb      	ldr	r3, [r7, #12]
 801d05c:	2b00      	cmp	r3, #0
 801d05e:	d1c5      	bne.n	801cfec <ip4_route+0x10>
    return netif;
  }
#endif
#endif /* !LWIP_SINGLE_NETIF */

  if ((netif_default == NULL) || !netif_is_up(netif_default) || !netif_is_link_up(netif_default) ||
 801d060:	4b15      	ldr	r3, [pc, #84]	@ (801d0b8 <ip4_route+0xdc>)
 801d062:	681b      	ldr	r3, [r3, #0]
 801d064:	2b00      	cmp	r3, #0
 801d066:	d01a      	beq.n	801d09e <ip4_route+0xc2>
 801d068:	4b13      	ldr	r3, [pc, #76]	@ (801d0b8 <ip4_route+0xdc>)
 801d06a:	681b      	ldr	r3, [r3, #0]
 801d06c:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 801d070:	f003 0301 	and.w	r3, r3, #1
 801d074:	2b00      	cmp	r3, #0
 801d076:	d012      	beq.n	801d09e <ip4_route+0xc2>
 801d078:	4b0f      	ldr	r3, [pc, #60]	@ (801d0b8 <ip4_route+0xdc>)
 801d07a:	681b      	ldr	r3, [r3, #0]
 801d07c:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 801d080:	f003 0304 	and.w	r3, r3, #4
 801d084:	2b00      	cmp	r3, #0
 801d086:	d00a      	beq.n	801d09e <ip4_route+0xc2>
      ip4_addr_isany_val(*netif_ip4_addr(netif_default)) || ip4_addr_isloopback(dest)) {
 801d088:	4b0b      	ldr	r3, [pc, #44]	@ (801d0b8 <ip4_route+0xdc>)
 801d08a:	681b      	ldr	r3, [r3, #0]
 801d08c:	3304      	adds	r3, #4
 801d08e:	681b      	ldr	r3, [r3, #0]
  if ((netif_default == NULL) || !netif_is_up(netif_default) || !netif_is_link_up(netif_default) ||
 801d090:	2b00      	cmp	r3, #0
 801d092:	d004      	beq.n	801d09e <ip4_route+0xc2>
      ip4_addr_isany_val(*netif_ip4_addr(netif_default)) || ip4_addr_isloopback(dest)) {
 801d094:	687b      	ldr	r3, [r7, #4]
 801d096:	681b      	ldr	r3, [r3, #0]
 801d098:	b2db      	uxtb	r3, r3
 801d09a:	2b7f      	cmp	r3, #127	@ 0x7f
 801d09c:	d101      	bne.n	801d0a2 <ip4_route+0xc6>
       If this is not good enough for you, use LWIP_HOOK_IP4_ROUTE() */
    LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("ip4_route: No route to %"U16_F".%"U16_F".%"U16_F".%"U16_F"\n",
                ip4_addr1_16(dest), ip4_addr2_16(dest), ip4_addr3_16(dest), ip4_addr4_16(dest)));
    IP_STATS_INC(ip.rterr);
    MIB2_STATS_INC(mib2.ipoutnoroutes);
    return NULL;
 801d09e:	2300      	movs	r3, #0
 801d0a0:	e001      	b.n	801d0a6 <ip4_route+0xca>
  }

  return netif_default;
 801d0a2:	4b05      	ldr	r3, [pc, #20]	@ (801d0b8 <ip4_route+0xdc>)
 801d0a4:	681b      	ldr	r3, [r3, #0]
}
 801d0a6:	4618      	mov	r0, r3
 801d0a8:	3714      	adds	r7, #20
 801d0aa:	46bd      	mov	sp, r7
 801d0ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 801d0b0:	4770      	bx	lr
 801d0b2:	bf00      	nop
 801d0b4:	24008788 	.word	0x24008788
 801d0b8:	2400878c 	.word	0x2400878c

0801d0bc <ip4_input_accept>:
#endif /* IP_FORWARD */

/** Return true if the current input packet should be accepted on this netif */
static int
ip4_input_accept(struct netif *netif)
{
 801d0bc:	b580      	push	{r7, lr}
 801d0be:	b082      	sub	sp, #8
 801d0c0:	af00      	add	r7, sp, #0
 801d0c2:	6078      	str	r0, [r7, #4]
                         ip4_addr_get_u32(ip4_current_dest_addr()) & ip4_addr_get_u32(netif_ip4_netmask(netif)),
                         ip4_addr_get_u32(netif_ip4_addr(netif)) & ip4_addr_get_u32(netif_ip4_netmask(netif)),
                         ip4_addr_get_u32(ip4_current_dest_addr()) & ~ip4_addr_get_u32(netif_ip4_netmask(netif))));

  /* interface is up and configured? */
  if ((netif_is_up(netif)) && (!ip4_addr_isany_val(*netif_ip4_addr(netif)))) {
 801d0c4:	687b      	ldr	r3, [r7, #4]
 801d0c6:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 801d0ca:	f003 0301 	and.w	r3, r3, #1
 801d0ce:	b2db      	uxtb	r3, r3
 801d0d0:	2b00      	cmp	r3, #0
 801d0d2:	d016      	beq.n	801d102 <ip4_input_accept+0x46>
 801d0d4:	687b      	ldr	r3, [r7, #4]
 801d0d6:	3304      	adds	r3, #4
 801d0d8:	681b      	ldr	r3, [r3, #0]
 801d0da:	2b00      	cmp	r3, #0
 801d0dc:	d011      	beq.n	801d102 <ip4_input_accept+0x46>
    /* unicast to this interface address? */
    if (ip4_addr_cmp(ip4_current_dest_addr(), netif_ip4_addr(netif)) ||
 801d0de:	4b0b      	ldr	r3, [pc, #44]	@ (801d10c <ip4_input_accept+0x50>)
 801d0e0:	695a      	ldr	r2, [r3, #20]
 801d0e2:	687b      	ldr	r3, [r7, #4]
 801d0e4:	3304      	adds	r3, #4
 801d0e6:	681b      	ldr	r3, [r3, #0]
 801d0e8:	429a      	cmp	r2, r3
 801d0ea:	d008      	beq.n	801d0fe <ip4_input_accept+0x42>
        /* or broadcast on this interface network address? */
        ip4_addr_isbroadcast(ip4_current_dest_addr(), netif)
 801d0ec:	4b07      	ldr	r3, [pc, #28]	@ (801d10c <ip4_input_accept+0x50>)
 801d0ee:	695b      	ldr	r3, [r3, #20]
 801d0f0:	6879      	ldr	r1, [r7, #4]
 801d0f2:	4618      	mov	r0, r3
 801d0f4:	f000 fa08 	bl	801d508 <ip4_addr_isbroadcast_u32>
 801d0f8:	4603      	mov	r3, r0
    if (ip4_addr_cmp(ip4_current_dest_addr(), netif_ip4_addr(netif)) ||
 801d0fa:	2b00      	cmp	r3, #0
 801d0fc:	d001      	beq.n	801d102 <ip4_input_accept+0x46>
#endif /* LWIP_NETIF_LOOPBACK && !LWIP_HAVE_LOOPIF */
       ) {
      LWIP_DEBUGF(IP_DEBUG, ("ip4_input: packet accepted on interface %c%c\n",
                             netif->name[0], netif->name[1]));
      /* accept on this netif */
      return 1;
 801d0fe:	2301      	movs	r3, #1
 801d100:	e000      	b.n	801d104 <ip4_input_accept+0x48>
      /* accept on this netif */
      return 1;
    }
#endif /* LWIP_AUTOIP */
  }
  return 0;
 801d102:	2300      	movs	r3, #0
}
 801d104:	4618      	mov	r0, r3
 801d106:	3708      	adds	r7, #8
 801d108:	46bd      	mov	sp, r7
 801d10a:	bd80      	pop	{r7, pc}
 801d10c:	24005394 	.word	0x24005394

0801d110 <ip4_input>:
 * @return ERR_OK if the packet was processed (could return ERR_* if it wasn't
 *         processed, but currently always returns ERR_OK)
 */
err_t
ip4_input(struct pbuf *p, struct netif *inp)
{
 801d110:	b580      	push	{r7, lr}
 801d112:	b086      	sub	sp, #24
 801d114:	af00      	add	r7, sp, #0
 801d116:	6078      	str	r0, [r7, #4]
 801d118:	6039      	str	r1, [r7, #0]

  IP_STATS_INC(ip.recv);
  MIB2_STATS_INC(mib2.ipinreceives);

  /* identify the IP header */
  iphdr = (struct ip_hdr *)p->payload;
 801d11a:	687b      	ldr	r3, [r7, #4]
 801d11c:	685b      	ldr	r3, [r3, #4]
 801d11e:	617b      	str	r3, [r7, #20]
  if (IPH_V(iphdr) != 4) {
 801d120:	697b      	ldr	r3, [r7, #20]
 801d122:	781b      	ldrb	r3, [r3, #0]
 801d124:	091b      	lsrs	r3, r3, #4
 801d126:	b2db      	uxtb	r3, r3
 801d128:	2b04      	cmp	r3, #4
 801d12a:	d004      	beq.n	801d136 <ip4_input+0x26>
    LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_WARNING, ("IP packet dropped due to bad version number %"U16_F"\n", (u16_t)IPH_V(iphdr)));
    ip4_debug_print(p);
    pbuf_free(p);
 801d12c:	6878      	ldr	r0, [r7, #4]
 801d12e:	f7f7 feb9 	bl	8014ea4 <pbuf_free>
    IP_STATS_INC(ip.err);
    IP_STATS_INC(ip.drop);
    MIB2_STATS_INC(mib2.ipinhdrerrors);
    return ERR_OK;
 801d132:	2300      	movs	r3, #0
 801d134:	e107      	b.n	801d346 <ip4_input+0x236>
    return ERR_OK;
  }
#endif

  /* obtain IP header length in bytes */
  iphdr_hlen = IPH_HL_BYTES(iphdr);
 801d136:	697b      	ldr	r3, [r7, #20]
 801d138:	781b      	ldrb	r3, [r3, #0]
 801d13a:	f003 030f 	and.w	r3, r3, #15
 801d13e:	b2db      	uxtb	r3, r3
 801d140:	009b      	lsls	r3, r3, #2
 801d142:	b2db      	uxtb	r3, r3
 801d144:	81fb      	strh	r3, [r7, #14]
  /* obtain ip length in bytes */
  iphdr_len = lwip_ntohs(IPH_LEN(iphdr));
 801d146:	697b      	ldr	r3, [r7, #20]
 801d148:	885b      	ldrh	r3, [r3, #2]
 801d14a:	b29b      	uxth	r3, r3
 801d14c:	4618      	mov	r0, r3
 801d14e:	f7f6 f9ef 	bl	8013530 <lwip_htons>
 801d152:	4603      	mov	r3, r0
 801d154:	81bb      	strh	r3, [r7, #12]

  /* Trim pbuf. This is especially required for packets < 60 bytes. */
  if (iphdr_len < p->tot_len) {
 801d156:	687b      	ldr	r3, [r7, #4]
 801d158:	891b      	ldrh	r3, [r3, #8]
 801d15a:	89ba      	ldrh	r2, [r7, #12]
 801d15c:	429a      	cmp	r2, r3
 801d15e:	d204      	bcs.n	801d16a <ip4_input+0x5a>
    pbuf_realloc(p, iphdr_len);
 801d160:	89bb      	ldrh	r3, [r7, #12]
 801d162:	4619      	mov	r1, r3
 801d164:	6878      	ldr	r0, [r7, #4]
 801d166:	f7f7 fd17 	bl	8014b98 <pbuf_realloc>
  }

  /* header length exceeds first pbuf length, or ip length exceeds total pbuf length? */
  if ((iphdr_hlen > p->len) || (iphdr_len > p->tot_len) || (iphdr_hlen < IP_HLEN)) {
 801d16a:	687b      	ldr	r3, [r7, #4]
 801d16c:	895b      	ldrh	r3, [r3, #10]
 801d16e:	89fa      	ldrh	r2, [r7, #14]
 801d170:	429a      	cmp	r2, r3
 801d172:	d807      	bhi.n	801d184 <ip4_input+0x74>
 801d174:	687b      	ldr	r3, [r7, #4]
 801d176:	891b      	ldrh	r3, [r3, #8]
 801d178:	89ba      	ldrh	r2, [r7, #12]
 801d17a:	429a      	cmp	r2, r3
 801d17c:	d802      	bhi.n	801d184 <ip4_input+0x74>
 801d17e:	89fb      	ldrh	r3, [r7, #14]
 801d180:	2b13      	cmp	r3, #19
 801d182:	d804      	bhi.n	801d18e <ip4_input+0x7e>
      LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_SERIOUS,
                  ("IP (len %"U16_F") is longer than pbuf (len %"U16_F"), IP packet dropped.\n",
                   iphdr_len, p->tot_len));
    }
    /* free (drop) packet pbufs */
    pbuf_free(p);
 801d184:	6878      	ldr	r0, [r7, #4]
 801d186:	f7f7 fe8d 	bl	8014ea4 <pbuf_free>
    IP_STATS_INC(ip.lenerr);
    IP_STATS_INC(ip.drop);
    MIB2_STATS_INC(mib2.ipindiscards);
    return ERR_OK;
 801d18a:	2300      	movs	r3, #0
 801d18c:	e0db      	b.n	801d346 <ip4_input+0x236>
    }
  }
#endif

  /* copy IP addresses to aligned ip_addr_t */
  ip_addr_copy_from_ip4(ip_data.current_iphdr_dest, iphdr->dest);
 801d18e:	697b      	ldr	r3, [r7, #20]
 801d190:	691b      	ldr	r3, [r3, #16]
 801d192:	4a6f      	ldr	r2, [pc, #444]	@ (801d350 <ip4_input+0x240>)
 801d194:	6153      	str	r3, [r2, #20]
  ip_addr_copy_from_ip4(ip_data.current_iphdr_src, iphdr->src);
 801d196:	697b      	ldr	r3, [r7, #20]
 801d198:	68db      	ldr	r3, [r3, #12]
 801d19a:	4a6d      	ldr	r2, [pc, #436]	@ (801d350 <ip4_input+0x240>)
 801d19c:	6113      	str	r3, [r2, #16]

  /* match packet against an interface, i.e. is this packet for us? */
  if (ip4_addr_ismulticast(ip4_current_dest_addr())) {
 801d19e:	4b6c      	ldr	r3, [pc, #432]	@ (801d350 <ip4_input+0x240>)
 801d1a0:	695b      	ldr	r3, [r3, #20]
 801d1a2:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 801d1a6:	2be0      	cmp	r3, #224	@ 0xe0
 801d1a8:	d112      	bne.n	801d1d0 <ip4_input+0xc0>
      netif = inp;
    } else {
      netif = NULL;
    }
#else /* LWIP_IGMP */
    if ((netif_is_up(inp)) && (!ip4_addr_isany_val(*netif_ip4_addr(inp)))) {
 801d1aa:	683b      	ldr	r3, [r7, #0]
 801d1ac:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 801d1b0:	f003 0301 	and.w	r3, r3, #1
 801d1b4:	b2db      	uxtb	r3, r3
 801d1b6:	2b00      	cmp	r3, #0
 801d1b8:	d007      	beq.n	801d1ca <ip4_input+0xba>
 801d1ba:	683b      	ldr	r3, [r7, #0]
 801d1bc:	3304      	adds	r3, #4
 801d1be:	681b      	ldr	r3, [r3, #0]
 801d1c0:	2b00      	cmp	r3, #0
 801d1c2:	d002      	beq.n	801d1ca <ip4_input+0xba>
      netif = inp;
 801d1c4:	683b      	ldr	r3, [r7, #0]
 801d1c6:	613b      	str	r3, [r7, #16]
 801d1c8:	e02a      	b.n	801d220 <ip4_input+0x110>
    } else {
      netif = NULL;
 801d1ca:	2300      	movs	r3, #0
 801d1cc:	613b      	str	r3, [r7, #16]
 801d1ce:	e027      	b.n	801d220 <ip4_input+0x110>
    }
#endif /* LWIP_IGMP */
  } else {
    /* start trying with inp. if that's not acceptable, start walking the
       list of configured netifs. */
    if (ip4_input_accept(inp)) {
 801d1d0:	6838      	ldr	r0, [r7, #0]
 801d1d2:	f7ff ff73 	bl	801d0bc <ip4_input_accept>
 801d1d6:	4603      	mov	r3, r0
 801d1d8:	2b00      	cmp	r3, #0
 801d1da:	d002      	beq.n	801d1e2 <ip4_input+0xd2>
      netif = inp;
 801d1dc:	683b      	ldr	r3, [r7, #0]
 801d1de:	613b      	str	r3, [r7, #16]
 801d1e0:	e01e      	b.n	801d220 <ip4_input+0x110>
    } else {
      netif = NULL;
 801d1e2:	2300      	movs	r3, #0
 801d1e4:	613b      	str	r3, [r7, #16]
#if !LWIP_NETIF_LOOPBACK || LWIP_HAVE_LOOPIF
      /* Packets sent to the loopback address must not be accepted on an
       * interface that does not have the loopback address assigned to it,
       * unless a non-loopback interface is used for loopback traffic. */
      if (!ip4_addr_isloopback(ip4_current_dest_addr()))
 801d1e6:	4b5a      	ldr	r3, [pc, #360]	@ (801d350 <ip4_input+0x240>)
 801d1e8:	695b      	ldr	r3, [r3, #20]
 801d1ea:	b2db      	uxtb	r3, r3
 801d1ec:	2b7f      	cmp	r3, #127	@ 0x7f
 801d1ee:	d017      	beq.n	801d220 <ip4_input+0x110>
#endif /* !LWIP_NETIF_LOOPBACK || LWIP_HAVE_LOOPIF */
      {
#if !LWIP_SINGLE_NETIF
        NETIF_FOREACH(netif) {
 801d1f0:	4b58      	ldr	r3, [pc, #352]	@ (801d354 <ip4_input+0x244>)
 801d1f2:	681b      	ldr	r3, [r3, #0]
 801d1f4:	613b      	str	r3, [r7, #16]
 801d1f6:	e00e      	b.n	801d216 <ip4_input+0x106>
          if (netif == inp) {
 801d1f8:	693a      	ldr	r2, [r7, #16]
 801d1fa:	683b      	ldr	r3, [r7, #0]
 801d1fc:	429a      	cmp	r2, r3
 801d1fe:	d006      	beq.n	801d20e <ip4_input+0xfe>
            /* we checked that before already */
            continue;
          }
          if (ip4_input_accept(netif)) {
 801d200:	6938      	ldr	r0, [r7, #16]
 801d202:	f7ff ff5b 	bl	801d0bc <ip4_input_accept>
 801d206:	4603      	mov	r3, r0
 801d208:	2b00      	cmp	r3, #0
 801d20a:	d108      	bne.n	801d21e <ip4_input+0x10e>
 801d20c:	e000      	b.n	801d210 <ip4_input+0x100>
            continue;
 801d20e:	bf00      	nop
        NETIF_FOREACH(netif) {
 801d210:	693b      	ldr	r3, [r7, #16]
 801d212:	681b      	ldr	r3, [r3, #0]
 801d214:	613b      	str	r3, [r7, #16]
 801d216:	693b      	ldr	r3, [r7, #16]
 801d218:	2b00      	cmp	r3, #0
 801d21a:	d1ed      	bne.n	801d1f8 <ip4_input+0xe8>
 801d21c:	e000      	b.n	801d220 <ip4_input+0x110>
            break;
 801d21e:	bf00      	nop
      && !ip4_addr_isany_val(*ip4_current_src_addr())
#endif /* IP_ACCEPT_LINK_LAYER_ADDRESSING */
     )
#endif /* LWIP_IGMP || IP_ACCEPT_LINK_LAYER_ADDRESSING */
  {
    if ((ip4_addr_isbroadcast(ip4_current_src_addr(), inp)) ||
 801d220:	4b4b      	ldr	r3, [pc, #300]	@ (801d350 <ip4_input+0x240>)
 801d222:	691b      	ldr	r3, [r3, #16]
 801d224:	6839      	ldr	r1, [r7, #0]
 801d226:	4618      	mov	r0, r3
 801d228:	f000 f96e 	bl	801d508 <ip4_addr_isbroadcast_u32>
 801d22c:	4603      	mov	r3, r0
 801d22e:	2b00      	cmp	r3, #0
 801d230:	d105      	bne.n	801d23e <ip4_input+0x12e>
        (ip4_addr_ismulticast(ip4_current_src_addr()))) {
 801d232:	4b47      	ldr	r3, [pc, #284]	@ (801d350 <ip4_input+0x240>)
 801d234:	691b      	ldr	r3, [r3, #16]
 801d236:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
    if ((ip4_addr_isbroadcast(ip4_current_src_addr(), inp)) ||
 801d23a:	2be0      	cmp	r3, #224	@ 0xe0
 801d23c:	d104      	bne.n	801d248 <ip4_input+0x138>
      /* packet source is not valid */
      LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_WARNING, ("ip4_input: packet source is not valid.\n"));
      /* free (drop) packet pbufs */
      pbuf_free(p);
 801d23e:	6878      	ldr	r0, [r7, #4]
 801d240:	f7f7 fe30 	bl	8014ea4 <pbuf_free>
      IP_STATS_INC(ip.drop);
      MIB2_STATS_INC(mib2.ipinaddrerrors);
      MIB2_STATS_INC(mib2.ipindiscards);
      return ERR_OK;
 801d244:	2300      	movs	r3, #0
 801d246:	e07e      	b.n	801d346 <ip4_input+0x236>
    }
  }

  /* packet not for us? */
  if (netif == NULL) {
 801d248:	693b      	ldr	r3, [r7, #16]
 801d24a:	2b00      	cmp	r3, #0
 801d24c:	d104      	bne.n	801d258 <ip4_input+0x148>
    {
      IP_STATS_INC(ip.drop);
      MIB2_STATS_INC(mib2.ipinaddrerrors);
      MIB2_STATS_INC(mib2.ipindiscards);
    }
    pbuf_free(p);
 801d24e:	6878      	ldr	r0, [r7, #4]
 801d250:	f7f7 fe28 	bl	8014ea4 <pbuf_free>
    return ERR_OK;
 801d254:	2300      	movs	r3, #0
 801d256:	e076      	b.n	801d346 <ip4_input+0x236>
  }
  /* packet consists of multiple fragments? */
  if ((IPH_OFFSET(iphdr) & PP_HTONS(IP_OFFMASK | IP_MF)) != 0) {
 801d258:	697b      	ldr	r3, [r7, #20]
 801d25a:	88db      	ldrh	r3, [r3, #6]
 801d25c:	b29b      	uxth	r3, r3
 801d25e:	461a      	mov	r2, r3
 801d260:	f64f 733f 	movw	r3, #65343	@ 0xff3f
 801d264:	4013      	ands	r3, r2
 801d266:	2b00      	cmp	r3, #0
 801d268:	d00b      	beq.n	801d282 <ip4_input+0x172>
#if IP_REASSEMBLY /* packet fragment reassembly code present? */
    LWIP_DEBUGF(IP_DEBUG, ("IP packet is a fragment (id=0x%04"X16_F" tot_len=%"U16_F" len=%"U16_F" MF=%"U16_F" offset=%"U16_F"), calling ip4_reass()\n",
                           lwip_ntohs(IPH_ID(iphdr)), p->tot_len, lwip_ntohs(IPH_LEN(iphdr)), (u16_t)!!(IPH_OFFSET(iphdr) & PP_HTONS(IP_MF)), (u16_t)((lwip_ntohs(IPH_OFFSET(iphdr)) & IP_OFFMASK) * 8)));
    /* reassemble the packet*/
    p = ip4_reass(p);
 801d26a:	6878      	ldr	r0, [r7, #4]
 801d26c:	f000 fc92 	bl	801db94 <ip4_reass>
 801d270:	6078      	str	r0, [r7, #4]
    /* packet not fully reassembled yet? */
    if (p == NULL) {
 801d272:	687b      	ldr	r3, [r7, #4]
 801d274:	2b00      	cmp	r3, #0
 801d276:	d101      	bne.n	801d27c <ip4_input+0x16c>
      return ERR_OK;
 801d278:	2300      	movs	r3, #0
 801d27a:	e064      	b.n	801d346 <ip4_input+0x236>
    }
    iphdr = (const struct ip_hdr *)p->payload;
 801d27c:	687b      	ldr	r3, [r7, #4]
 801d27e:	685b      	ldr	r3, [r3, #4]
 801d280:	617b      	str	r3, [r7, #20]
  /* send to upper layers */
  LWIP_DEBUGF(IP_DEBUG, ("ip4_input: \n"));
  ip4_debug_print(p);
  LWIP_DEBUGF(IP_DEBUG, ("ip4_input: p->len %"U16_F" p->tot_len %"U16_F"\n", p->len, p->tot_len));

  ip_data.current_netif = netif;
 801d282:	4a33      	ldr	r2, [pc, #204]	@ (801d350 <ip4_input+0x240>)
 801d284:	693b      	ldr	r3, [r7, #16]
 801d286:	6013      	str	r3, [r2, #0]
  ip_data.current_input_netif = inp;
 801d288:	4a31      	ldr	r2, [pc, #196]	@ (801d350 <ip4_input+0x240>)
 801d28a:	683b      	ldr	r3, [r7, #0]
 801d28c:	6053      	str	r3, [r2, #4]
  ip_data.current_ip4_header = iphdr;
 801d28e:	4a30      	ldr	r2, [pc, #192]	@ (801d350 <ip4_input+0x240>)
 801d290:	697b      	ldr	r3, [r7, #20]
 801d292:	6093      	str	r3, [r2, #8]
  ip_data.current_ip_header_tot_len = IPH_HL_BYTES(iphdr);
 801d294:	697b      	ldr	r3, [r7, #20]
 801d296:	781b      	ldrb	r3, [r3, #0]
 801d298:	f003 030f 	and.w	r3, r3, #15
 801d29c:	b2db      	uxtb	r3, r3
 801d29e:	009b      	lsls	r3, r3, #2
 801d2a0:	b2db      	uxtb	r3, r3
 801d2a2:	461a      	mov	r2, r3
 801d2a4:	4b2a      	ldr	r3, [pc, #168]	@ (801d350 <ip4_input+0x240>)
 801d2a6:	819a      	strh	r2, [r3, #12]
  /* raw input did not eat the packet? */
  raw_status = raw_input(p, inp);
  if (raw_status != RAW_INPUT_EATEN)
#endif /* LWIP_RAW */
  {
    pbuf_remove_header(p, iphdr_hlen); /* Move to payload, no check necessary. */
 801d2a8:	89fb      	ldrh	r3, [r7, #14]
 801d2aa:	4619      	mov	r1, r3
 801d2ac:	6878      	ldr	r0, [r7, #4]
 801d2ae:	f7f7 fd73 	bl	8014d98 <pbuf_remove_header>

    switch (IPH_PROTO(iphdr)) {
 801d2b2:	697b      	ldr	r3, [r7, #20]
 801d2b4:	7a5b      	ldrb	r3, [r3, #9]
 801d2b6:	2b11      	cmp	r3, #17
 801d2b8:	d006      	beq.n	801d2c8 <ip4_input+0x1b8>
 801d2ba:	2b11      	cmp	r3, #17
 801d2bc:	dc13      	bgt.n	801d2e6 <ip4_input+0x1d6>
 801d2be:	2b01      	cmp	r3, #1
 801d2c0:	d00c      	beq.n	801d2dc <ip4_input+0x1cc>
 801d2c2:	2b06      	cmp	r3, #6
 801d2c4:	d005      	beq.n	801d2d2 <ip4_input+0x1c2>
 801d2c6:	e00e      	b.n	801d2e6 <ip4_input+0x1d6>
      case IP_PROTO_UDP:
#if LWIP_UDPLITE
      case IP_PROTO_UDPLITE:
#endif /* LWIP_UDPLITE */
        MIB2_STATS_INC(mib2.ipindelivers);
        udp_input(p, inp);
 801d2c8:	6839      	ldr	r1, [r7, #0]
 801d2ca:	6878      	ldr	r0, [r7, #4]
 801d2cc:	f7fe fb34 	bl	801b938 <udp_input>
        break;
 801d2d0:	e026      	b.n	801d320 <ip4_input+0x210>
#endif /* LWIP_UDP */
#if LWIP_TCP
      case IP_PROTO_TCP:
        MIB2_STATS_INC(mib2.ipindelivers);
        tcp_input(p, inp);
 801d2d2:	6839      	ldr	r1, [r7, #0]
 801d2d4:	6878      	ldr	r0, [r7, #4]
 801d2d6:	f7f9 fef1 	bl	80170bc <tcp_input>
        break;
 801d2da:	e021      	b.n	801d320 <ip4_input+0x210>
#endif /* LWIP_TCP */
#if LWIP_ICMP
      case IP_PROTO_ICMP:
        MIB2_STATS_INC(mib2.ipindelivers);
        icmp_input(p, inp);
 801d2dc:	6839      	ldr	r1, [r7, #0]
 801d2de:	6878      	ldr	r0, [r7, #4]
 801d2e0:	f7ff fcc8 	bl	801cc74 <icmp_input>
        break;
 801d2e4:	e01c      	b.n	801d320 <ip4_input+0x210>
        } else
#endif /* LWIP_RAW */
        {
#if LWIP_ICMP
          /* send ICMP destination protocol unreachable unless is was a broadcast */
          if (!ip4_addr_isbroadcast(ip4_current_dest_addr(), netif) &&
 801d2e6:	4b1a      	ldr	r3, [pc, #104]	@ (801d350 <ip4_input+0x240>)
 801d2e8:	695b      	ldr	r3, [r3, #20]
 801d2ea:	6939      	ldr	r1, [r7, #16]
 801d2ec:	4618      	mov	r0, r3
 801d2ee:	f000 f90b 	bl	801d508 <ip4_addr_isbroadcast_u32>
 801d2f2:	4603      	mov	r3, r0
 801d2f4:	2b00      	cmp	r3, #0
 801d2f6:	d10f      	bne.n	801d318 <ip4_input+0x208>
              !ip4_addr_ismulticast(ip4_current_dest_addr())) {
 801d2f8:	4b15      	ldr	r3, [pc, #84]	@ (801d350 <ip4_input+0x240>)
 801d2fa:	695b      	ldr	r3, [r3, #20]
 801d2fc:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
          if (!ip4_addr_isbroadcast(ip4_current_dest_addr(), netif) &&
 801d300:	2be0      	cmp	r3, #224	@ 0xe0
 801d302:	d009      	beq.n	801d318 <ip4_input+0x208>
            pbuf_header_force(p, (s16_t)iphdr_hlen); /* Move to ip header, no check necessary. */
 801d304:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 801d308:	4619      	mov	r1, r3
 801d30a:	6878      	ldr	r0, [r7, #4]
 801d30c:	f7f7 fdb7 	bl	8014e7e <pbuf_header_force>
            icmp_dest_unreach(p, ICMP_DUR_PROTO);
 801d310:	2102      	movs	r1, #2
 801d312:	6878      	ldr	r0, [r7, #4]
 801d314:	f7ff fdce 	bl	801ceb4 <icmp_dest_unreach>

          IP_STATS_INC(ip.proterr);
          IP_STATS_INC(ip.drop);
          MIB2_STATS_INC(mib2.ipinunknownprotos);
        }
        pbuf_free(p);
 801d318:	6878      	ldr	r0, [r7, #4]
 801d31a:	f7f7 fdc3 	bl	8014ea4 <pbuf_free>
        break;
 801d31e:	bf00      	nop
    }
  }

  /* @todo: this is not really necessary... */
  ip_data.current_netif = NULL;
 801d320:	4b0b      	ldr	r3, [pc, #44]	@ (801d350 <ip4_input+0x240>)
 801d322:	2200      	movs	r2, #0
 801d324:	601a      	str	r2, [r3, #0]
  ip_data.current_input_netif = NULL;
 801d326:	4b0a      	ldr	r3, [pc, #40]	@ (801d350 <ip4_input+0x240>)
 801d328:	2200      	movs	r2, #0
 801d32a:	605a      	str	r2, [r3, #4]
  ip_data.current_ip4_header = NULL;
 801d32c:	4b08      	ldr	r3, [pc, #32]	@ (801d350 <ip4_input+0x240>)
 801d32e:	2200      	movs	r2, #0
 801d330:	609a      	str	r2, [r3, #8]
  ip_data.current_ip_header_tot_len = 0;
 801d332:	4b07      	ldr	r3, [pc, #28]	@ (801d350 <ip4_input+0x240>)
 801d334:	2200      	movs	r2, #0
 801d336:	819a      	strh	r2, [r3, #12]
  ip4_addr_set_any(ip4_current_src_addr());
 801d338:	4b05      	ldr	r3, [pc, #20]	@ (801d350 <ip4_input+0x240>)
 801d33a:	2200      	movs	r2, #0
 801d33c:	611a      	str	r2, [r3, #16]
  ip4_addr_set_any(ip4_current_dest_addr());
 801d33e:	4b04      	ldr	r3, [pc, #16]	@ (801d350 <ip4_input+0x240>)
 801d340:	2200      	movs	r2, #0
 801d342:	615a      	str	r2, [r3, #20]

  return ERR_OK;
 801d344:	2300      	movs	r3, #0
}
 801d346:	4618      	mov	r0, r3
 801d348:	3718      	adds	r7, #24
 801d34a:	46bd      	mov	sp, r7
 801d34c:	bd80      	pop	{r7, pc}
 801d34e:	bf00      	nop
 801d350:	24005394 	.word	0x24005394
 801d354:	24008788 	.word	0x24008788

0801d358 <ip4_output_if>:
 */
err_t
ip4_output_if(struct pbuf *p, const ip4_addr_t *src, const ip4_addr_t *dest,
              u8_t ttl, u8_t tos,
              u8_t proto, struct netif *netif)
{
 801d358:	b580      	push	{r7, lr}
 801d35a:	b08a      	sub	sp, #40	@ 0x28
 801d35c:	af04      	add	r7, sp, #16
 801d35e:	60f8      	str	r0, [r7, #12]
 801d360:	60b9      	str	r1, [r7, #8]
 801d362:	607a      	str	r2, [r7, #4]
 801d364:	70fb      	strb	r3, [r7, #3]
ip4_output_if_opt(struct pbuf *p, const ip4_addr_t *src, const ip4_addr_t *dest,
                  u8_t ttl, u8_t tos, u8_t proto, struct netif *netif, void *ip_options,
                  u16_t optlen)
{
#endif /* IP_OPTIONS_SEND */
  const ip4_addr_t *src_used = src;
 801d366:	68bb      	ldr	r3, [r7, #8]
 801d368:	617b      	str	r3, [r7, #20]
  if (dest != LWIP_IP_HDRINCL) {
 801d36a:	687b      	ldr	r3, [r7, #4]
 801d36c:	2b00      	cmp	r3, #0
 801d36e:	d009      	beq.n	801d384 <ip4_output_if+0x2c>
    if (ip4_addr_isany(src)) {
 801d370:	68bb      	ldr	r3, [r7, #8]
 801d372:	2b00      	cmp	r3, #0
 801d374:	d003      	beq.n	801d37e <ip4_output_if+0x26>
 801d376:	68bb      	ldr	r3, [r7, #8]
 801d378:	681b      	ldr	r3, [r3, #0]
 801d37a:	2b00      	cmp	r3, #0
 801d37c:	d102      	bne.n	801d384 <ip4_output_if+0x2c>
      src_used = netif_ip4_addr(netif);
 801d37e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801d380:	3304      	adds	r3, #4
 801d382:	617b      	str	r3, [r7, #20]

#if IP_OPTIONS_SEND
  return ip4_output_if_opt_src(p, src_used, dest, ttl, tos, proto, netif,
                               ip_options, optlen);
#else /* IP_OPTIONS_SEND */
  return ip4_output_if_src(p, src_used, dest, ttl, tos, proto, netif);
 801d384:	78fa      	ldrb	r2, [r7, #3]
 801d386:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801d388:	9302      	str	r3, [sp, #8]
 801d38a:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 801d38e:	9301      	str	r3, [sp, #4]
 801d390:	f897 3020 	ldrb.w	r3, [r7, #32]
 801d394:	9300      	str	r3, [sp, #0]
 801d396:	4613      	mov	r3, r2
 801d398:	687a      	ldr	r2, [r7, #4]
 801d39a:	6979      	ldr	r1, [r7, #20]
 801d39c:	68f8      	ldr	r0, [r7, #12]
 801d39e:	f000 f805 	bl	801d3ac <ip4_output_if_src>
 801d3a2:	4603      	mov	r3, r0
#endif /* IP_OPTIONS_SEND */
}
 801d3a4:	4618      	mov	r0, r3
 801d3a6:	3718      	adds	r7, #24
 801d3a8:	46bd      	mov	sp, r7
 801d3aa:	bd80      	pop	{r7, pc}

0801d3ac <ip4_output_if_src>:
 */
err_t
ip4_output_if_src(struct pbuf *p, const ip4_addr_t *src, const ip4_addr_t *dest,
                  u8_t ttl, u8_t tos,
                  u8_t proto, struct netif *netif)
{
 801d3ac:	b580      	push	{r7, lr}
 801d3ae:	b088      	sub	sp, #32
 801d3b0:	af00      	add	r7, sp, #0
 801d3b2:	60f8      	str	r0, [r7, #12]
 801d3b4:	60b9      	str	r1, [r7, #8]
 801d3b6:	607a      	str	r2, [r7, #4]
 801d3b8:	70fb      	strb	r3, [r7, #3]
#if CHECKSUM_GEN_IP_INLINE
  u32_t chk_sum = 0;
#endif /* CHECKSUM_GEN_IP_INLINE */

  LWIP_ASSERT_CORE_LOCKED();
  LWIP_IP_CHECK_PBUF_REF_COUNT_FOR_TX(p);
 801d3ba:	68fb      	ldr	r3, [r7, #12]
 801d3bc:	7b9b      	ldrb	r3, [r3, #14]
 801d3be:	2b01      	cmp	r3, #1
 801d3c0:	d006      	beq.n	801d3d0 <ip4_output_if_src+0x24>
 801d3c2:	4b4b      	ldr	r3, [pc, #300]	@ (801d4f0 <ip4_output_if_src+0x144>)
 801d3c4:	f44f 7255 	mov.w	r2, #852	@ 0x354
 801d3c8:	494a      	ldr	r1, [pc, #296]	@ (801d4f4 <ip4_output_if_src+0x148>)
 801d3ca:	484b      	ldr	r0, [pc, #300]	@ (801d4f8 <ip4_output_if_src+0x14c>)
 801d3cc:	f001 faa8 	bl	801e920 <iprintf>

  MIB2_STATS_INC(mib2.ipoutrequests);

  /* Should the IP header be generated or is it already included in p? */
  if (dest != LWIP_IP_HDRINCL) {
 801d3d0:	687b      	ldr	r3, [r7, #4]
 801d3d2:	2b00      	cmp	r3, #0
 801d3d4:	d060      	beq.n	801d498 <ip4_output_if_src+0xec>
    u16_t ip_hlen = IP_HLEN;
 801d3d6:	2314      	movs	r3, #20
 801d3d8:	837b      	strh	r3, [r7, #26]
      }
#endif /* CHECKSUM_GEN_IP_INLINE */
    }
#endif /* IP_OPTIONS_SEND */
    /* generate IP header */
    if (pbuf_add_header(p, IP_HLEN)) {
 801d3da:	2114      	movs	r1, #20
 801d3dc:	68f8      	ldr	r0, [r7, #12]
 801d3de:	f7f7 fccb 	bl	8014d78 <pbuf_add_header>
 801d3e2:	4603      	mov	r3, r0
 801d3e4:	2b00      	cmp	r3, #0
 801d3e6:	d002      	beq.n	801d3ee <ip4_output_if_src+0x42>
      LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("ip4_output: not enough room for IP header in pbuf\n"));

      IP_STATS_INC(ip.err);
      MIB2_STATS_INC(mib2.ipoutdiscards);
      return ERR_BUF;
 801d3e8:	f06f 0301 	mvn.w	r3, #1
 801d3ec:	e07c      	b.n	801d4e8 <ip4_output_if_src+0x13c>
    }

    iphdr = (struct ip_hdr *)p->payload;
 801d3ee:	68fb      	ldr	r3, [r7, #12]
 801d3f0:	685b      	ldr	r3, [r3, #4]
 801d3f2:	61fb      	str	r3, [r7, #28]
    LWIP_ASSERT("check that first pbuf can hold struct ip_hdr",
 801d3f4:	68fb      	ldr	r3, [r7, #12]
 801d3f6:	895b      	ldrh	r3, [r3, #10]
 801d3f8:	2b13      	cmp	r3, #19
 801d3fa:	d806      	bhi.n	801d40a <ip4_output_if_src+0x5e>
 801d3fc:	4b3c      	ldr	r3, [pc, #240]	@ (801d4f0 <ip4_output_if_src+0x144>)
 801d3fe:	f44f 7262 	mov.w	r2, #904	@ 0x388
 801d402:	493e      	ldr	r1, [pc, #248]	@ (801d4fc <ip4_output_if_src+0x150>)
 801d404:	483c      	ldr	r0, [pc, #240]	@ (801d4f8 <ip4_output_if_src+0x14c>)
 801d406:	f001 fa8b 	bl	801e920 <iprintf>
                (p->len >= sizeof(struct ip_hdr)));

    IPH_TTL_SET(iphdr, ttl);
 801d40a:	69fb      	ldr	r3, [r7, #28]
 801d40c:	78fa      	ldrb	r2, [r7, #3]
 801d40e:	721a      	strb	r2, [r3, #8]
    IPH_PROTO_SET(iphdr, proto);
 801d410:	69fb      	ldr	r3, [r7, #28]
 801d412:	f897 202c 	ldrb.w	r2, [r7, #44]	@ 0x2c
 801d416:	725a      	strb	r2, [r3, #9]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += PP_NTOHS(proto | (ttl << 8));
#endif /* CHECKSUM_GEN_IP_INLINE */

    /* dest cannot be NULL here */
    ip4_addr_copy(iphdr->dest, *dest);
 801d418:	687b      	ldr	r3, [r7, #4]
 801d41a:	681a      	ldr	r2, [r3, #0]
 801d41c:	69fb      	ldr	r3, [r7, #28]
 801d41e:	611a      	str	r2, [r3, #16]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += ip4_addr_get_u32(&iphdr->dest) & 0xFFFF;
    chk_sum += ip4_addr_get_u32(&iphdr->dest) >> 16;
#endif /* CHECKSUM_GEN_IP_INLINE */

    IPH_VHL_SET(iphdr, 4, ip_hlen / 4);
 801d420:	8b7b      	ldrh	r3, [r7, #26]
 801d422:	089b      	lsrs	r3, r3, #2
 801d424:	b29b      	uxth	r3, r3
 801d426:	b2db      	uxtb	r3, r3
 801d428:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801d42c:	b2da      	uxtb	r2, r3
 801d42e:	69fb      	ldr	r3, [r7, #28]
 801d430:	701a      	strb	r2, [r3, #0]
    IPH_TOS_SET(iphdr, tos);
 801d432:	69fb      	ldr	r3, [r7, #28]
 801d434:	f897 2028 	ldrb.w	r2, [r7, #40]	@ 0x28
 801d438:	705a      	strb	r2, [r3, #1]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += PP_NTOHS(tos | (iphdr->_v_hl << 8));
#endif /* CHECKSUM_GEN_IP_INLINE */
    IPH_LEN_SET(iphdr, lwip_htons(p->tot_len));
 801d43a:	68fb      	ldr	r3, [r7, #12]
 801d43c:	891b      	ldrh	r3, [r3, #8]
 801d43e:	4618      	mov	r0, r3
 801d440:	f7f6 f876 	bl	8013530 <lwip_htons>
 801d444:	4603      	mov	r3, r0
 801d446:	461a      	mov	r2, r3
 801d448:	69fb      	ldr	r3, [r7, #28]
 801d44a:	805a      	strh	r2, [r3, #2]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += iphdr->_len;
#endif /* CHECKSUM_GEN_IP_INLINE */
    IPH_OFFSET_SET(iphdr, 0);
 801d44c:	69fb      	ldr	r3, [r7, #28]
 801d44e:	2200      	movs	r2, #0
 801d450:	719a      	strb	r2, [r3, #6]
 801d452:	2200      	movs	r2, #0
 801d454:	71da      	strb	r2, [r3, #7]
    IPH_ID_SET(iphdr, lwip_htons(ip_id));
 801d456:	4b2a      	ldr	r3, [pc, #168]	@ (801d500 <ip4_output_if_src+0x154>)
 801d458:	881b      	ldrh	r3, [r3, #0]
 801d45a:	4618      	mov	r0, r3
 801d45c:	f7f6 f868 	bl	8013530 <lwip_htons>
 801d460:	4603      	mov	r3, r0
 801d462:	461a      	mov	r2, r3
 801d464:	69fb      	ldr	r3, [r7, #28]
 801d466:	809a      	strh	r2, [r3, #4]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += iphdr->_id;
#endif /* CHECKSUM_GEN_IP_INLINE */
    ++ip_id;
 801d468:	4b25      	ldr	r3, [pc, #148]	@ (801d500 <ip4_output_if_src+0x154>)
 801d46a:	881b      	ldrh	r3, [r3, #0]
 801d46c:	3301      	adds	r3, #1
 801d46e:	b29a      	uxth	r2, r3
 801d470:	4b23      	ldr	r3, [pc, #140]	@ (801d500 <ip4_output_if_src+0x154>)
 801d472:	801a      	strh	r2, [r3, #0]

    if (src == NULL) {
 801d474:	68bb      	ldr	r3, [r7, #8]
 801d476:	2b00      	cmp	r3, #0
 801d478:	d104      	bne.n	801d484 <ip4_output_if_src+0xd8>
      ip4_addr_copy(iphdr->src, *IP4_ADDR_ANY4);
 801d47a:	4b22      	ldr	r3, [pc, #136]	@ (801d504 <ip4_output_if_src+0x158>)
 801d47c:	681a      	ldr	r2, [r3, #0]
 801d47e:	69fb      	ldr	r3, [r7, #28]
 801d480:	60da      	str	r2, [r3, #12]
 801d482:	e003      	b.n	801d48c <ip4_output_if_src+0xe0>
    } else {
      /* src cannot be NULL here */
      ip4_addr_copy(iphdr->src, *src);
 801d484:	68bb      	ldr	r3, [r7, #8]
 801d486:	681a      	ldr	r2, [r3, #0]
 801d488:	69fb      	ldr	r3, [r7, #28]
 801d48a:	60da      	str	r2, [r3, #12]
    else {
      IPH_CHKSUM_SET(iphdr, 0);
    }
#endif /* LWIP_CHECKSUM_CTRL_PER_NETIF*/
#else /* CHECKSUM_GEN_IP_INLINE */
    IPH_CHKSUM_SET(iphdr, 0);
 801d48c:	69fb      	ldr	r3, [r7, #28]
 801d48e:	2200      	movs	r2, #0
 801d490:	729a      	strb	r2, [r3, #10]
 801d492:	2200      	movs	r2, #0
 801d494:	72da      	strb	r2, [r3, #11]
 801d496:	e00f      	b.n	801d4b8 <ip4_output_if_src+0x10c>
    }
#endif /* CHECKSUM_GEN_IP */
#endif /* CHECKSUM_GEN_IP_INLINE */
  } else {
    /* IP header already included in p */
    if (p->len < IP_HLEN) {
 801d498:	68fb      	ldr	r3, [r7, #12]
 801d49a:	895b      	ldrh	r3, [r3, #10]
 801d49c:	2b13      	cmp	r3, #19
 801d49e:	d802      	bhi.n	801d4a6 <ip4_output_if_src+0xfa>
      LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("ip4_output: LWIP_IP_HDRINCL but pbuf is too short\n"));
      IP_STATS_INC(ip.err);
      MIB2_STATS_INC(mib2.ipoutdiscards);
      return ERR_BUF;
 801d4a0:	f06f 0301 	mvn.w	r3, #1
 801d4a4:	e020      	b.n	801d4e8 <ip4_output_if_src+0x13c>
    }
    iphdr = (struct ip_hdr *)p->payload;
 801d4a6:	68fb      	ldr	r3, [r7, #12]
 801d4a8:	685b      	ldr	r3, [r3, #4]
 801d4aa:	61fb      	str	r3, [r7, #28]
    ip4_addr_copy(dest_addr, iphdr->dest);
 801d4ac:	69fb      	ldr	r3, [r7, #28]
 801d4ae:	691b      	ldr	r3, [r3, #16]
 801d4b0:	617b      	str	r3, [r7, #20]
    dest = &dest_addr;
 801d4b2:	f107 0314 	add.w	r3, r7, #20
 801d4b6:	607b      	str	r3, [r7, #4]
  }
#endif /* LWIP_MULTICAST_TX_OPTIONS */
#endif /* ENABLE_LOOPBACK */
#if IP_FRAG
  /* don't fragment if interface has mtu set to 0 [loopif] */
  if (netif->mtu && (p->tot_len > netif->mtu)) {
 801d4b8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801d4ba:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 801d4bc:	2b00      	cmp	r3, #0
 801d4be:	d00c      	beq.n	801d4da <ip4_output_if_src+0x12e>
 801d4c0:	68fb      	ldr	r3, [r7, #12]
 801d4c2:	891a      	ldrh	r2, [r3, #8]
 801d4c4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801d4c6:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 801d4c8:	429a      	cmp	r2, r3
 801d4ca:	d906      	bls.n	801d4da <ip4_output_if_src+0x12e>
    return ip4_frag(p, netif, dest);
 801d4cc:	687a      	ldr	r2, [r7, #4]
 801d4ce:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 801d4d0:	68f8      	ldr	r0, [r7, #12]
 801d4d2:	f000 fd53 	bl	801df7c <ip4_frag>
 801d4d6:	4603      	mov	r3, r0
 801d4d8:	e006      	b.n	801d4e8 <ip4_output_if_src+0x13c>
  }
#endif /* IP_FRAG */

  LWIP_DEBUGF(IP_DEBUG, ("ip4_output_if: call netif->output()\n"));
  return netif->output(netif, p, dest);
 801d4da:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801d4dc:	695b      	ldr	r3, [r3, #20]
 801d4de:	687a      	ldr	r2, [r7, #4]
 801d4e0:	68f9      	ldr	r1, [r7, #12]
 801d4e2:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 801d4e4:	4798      	blx	r3
 801d4e6:	4603      	mov	r3, r0
}
 801d4e8:	4618      	mov	r0, r3
 801d4ea:	3720      	adds	r7, #32
 801d4ec:	46bd      	mov	sp, r7
 801d4ee:	bd80      	pop	{r7, pc}
 801d4f0:	08022a40 	.word	0x08022a40
 801d4f4:	08022a74 	.word	0x08022a74
 801d4f8:	08022a80 	.word	0x08022a80
 801d4fc:	08022aa8 	.word	0x08022aa8
 801d500:	240088e6 	.word	0x240088e6
 801d504:	08022f8c 	.word	0x08022f8c

0801d508 <ip4_addr_isbroadcast_u32>:
 * @param netif the network interface against which the address is checked
 * @return returns non-zero if the address is a broadcast address
 */
u8_t
ip4_addr_isbroadcast_u32(u32_t addr, const struct netif *netif)
{
 801d508:	b480      	push	{r7}
 801d50a:	b085      	sub	sp, #20
 801d50c:	af00      	add	r7, sp, #0
 801d50e:	6078      	str	r0, [r7, #4]
 801d510:	6039      	str	r1, [r7, #0]
  ip4_addr_t ipaddr;
  ip4_addr_set_u32(&ipaddr, addr);
 801d512:	687b      	ldr	r3, [r7, #4]
 801d514:	60fb      	str	r3, [r7, #12]

  /* all ones (broadcast) or all zeroes (old skool broadcast) */
  if ((~addr == IPADDR_ANY) ||
 801d516:	687b      	ldr	r3, [r7, #4]
 801d518:	f1b3 3fff 	cmp.w	r3, #4294967295
 801d51c:	d002      	beq.n	801d524 <ip4_addr_isbroadcast_u32+0x1c>
 801d51e:	687b      	ldr	r3, [r7, #4]
 801d520:	2b00      	cmp	r3, #0
 801d522:	d101      	bne.n	801d528 <ip4_addr_isbroadcast_u32+0x20>
      (addr == IPADDR_ANY)) {
    return 1;
 801d524:	2301      	movs	r3, #1
 801d526:	e02a      	b.n	801d57e <ip4_addr_isbroadcast_u32+0x76>
    /* no broadcast support on this network interface? */
  } else if ((netif->flags & NETIF_FLAG_BROADCAST) == 0) {
 801d528:	683b      	ldr	r3, [r7, #0]
 801d52a:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 801d52e:	f003 0302 	and.w	r3, r3, #2
 801d532:	2b00      	cmp	r3, #0
 801d534:	d101      	bne.n	801d53a <ip4_addr_isbroadcast_u32+0x32>
    /* the given address cannot be a broadcast address
     * nor can we check against any broadcast addresses */
    return 0;
 801d536:	2300      	movs	r3, #0
 801d538:	e021      	b.n	801d57e <ip4_addr_isbroadcast_u32+0x76>
    /* address matches network interface address exactly? => no broadcast */
  } else if (addr == ip4_addr_get_u32(netif_ip4_addr(netif))) {
 801d53a:	683b      	ldr	r3, [r7, #0]
 801d53c:	3304      	adds	r3, #4
 801d53e:	681b      	ldr	r3, [r3, #0]
 801d540:	687a      	ldr	r2, [r7, #4]
 801d542:	429a      	cmp	r2, r3
 801d544:	d101      	bne.n	801d54a <ip4_addr_isbroadcast_u32+0x42>
    return 0;
 801d546:	2300      	movs	r3, #0
 801d548:	e019      	b.n	801d57e <ip4_addr_isbroadcast_u32+0x76>
    /*  on the same (sub) network... */
  } else if (ip4_addr_netcmp(&ipaddr, netif_ip4_addr(netif), netif_ip4_netmask(netif))
 801d54a:	68fa      	ldr	r2, [r7, #12]
 801d54c:	683b      	ldr	r3, [r7, #0]
 801d54e:	3304      	adds	r3, #4
 801d550:	681b      	ldr	r3, [r3, #0]
 801d552:	405a      	eors	r2, r3
 801d554:	683b      	ldr	r3, [r7, #0]
 801d556:	3308      	adds	r3, #8
 801d558:	681b      	ldr	r3, [r3, #0]
 801d55a:	4013      	ands	r3, r2
 801d55c:	2b00      	cmp	r3, #0
 801d55e:	d10d      	bne.n	801d57c <ip4_addr_isbroadcast_u32+0x74>
             /* ...and host identifier bits are all ones? =>... */
             && ((addr & ~ip4_addr_get_u32(netif_ip4_netmask(netif))) ==
 801d560:	683b      	ldr	r3, [r7, #0]
 801d562:	3308      	adds	r3, #8
 801d564:	681b      	ldr	r3, [r3, #0]
 801d566:	43da      	mvns	r2, r3
 801d568:	687b      	ldr	r3, [r7, #4]
 801d56a:	401a      	ands	r2, r3
                 (IPADDR_BROADCAST & ~ip4_addr_get_u32(netif_ip4_netmask(netif))))) {
 801d56c:	683b      	ldr	r3, [r7, #0]
 801d56e:	3308      	adds	r3, #8
 801d570:	681b      	ldr	r3, [r3, #0]
 801d572:	43db      	mvns	r3, r3
             && ((addr & ~ip4_addr_get_u32(netif_ip4_netmask(netif))) ==
 801d574:	429a      	cmp	r2, r3
 801d576:	d101      	bne.n	801d57c <ip4_addr_isbroadcast_u32+0x74>
    /* => network broadcast address */
    return 1;
 801d578:	2301      	movs	r3, #1
 801d57a:	e000      	b.n	801d57e <ip4_addr_isbroadcast_u32+0x76>
  } else {
    return 0;
 801d57c:	2300      	movs	r3, #0
  }
}
 801d57e:	4618      	mov	r0, r3
 801d580:	3714      	adds	r7, #20
 801d582:	46bd      	mov	sp, r7
 801d584:	f85d 7b04 	ldr.w	r7, [sp], #4
 801d588:	4770      	bx	lr
	...

0801d58c <ip_reass_tmr>:
 *
 * Should be called every 1000 msec (defined by IP_TMR_INTERVAL).
 */
void
ip_reass_tmr(void)
{
 801d58c:	b580      	push	{r7, lr}
 801d58e:	b084      	sub	sp, #16
 801d590:	af00      	add	r7, sp, #0
  struct ip_reassdata *r, *prev = NULL;
 801d592:	2300      	movs	r3, #0
 801d594:	60bb      	str	r3, [r7, #8]

  r = reassdatagrams;
 801d596:	4b12      	ldr	r3, [pc, #72]	@ (801d5e0 <ip_reass_tmr+0x54>)
 801d598:	681b      	ldr	r3, [r3, #0]
 801d59a:	60fb      	str	r3, [r7, #12]
  while (r != NULL) {
 801d59c:	e018      	b.n	801d5d0 <ip_reass_tmr+0x44>
    /* Decrement the timer. Once it reaches 0,
     * clean up the incomplete fragment assembly */
    if (r->timer > 0) {
 801d59e:	68fb      	ldr	r3, [r7, #12]
 801d5a0:	7fdb      	ldrb	r3, [r3, #31]
 801d5a2:	2b00      	cmp	r3, #0
 801d5a4:	d00b      	beq.n	801d5be <ip_reass_tmr+0x32>
      r->timer--;
 801d5a6:	68fb      	ldr	r3, [r7, #12]
 801d5a8:	7fdb      	ldrb	r3, [r3, #31]
 801d5aa:	3b01      	subs	r3, #1
 801d5ac:	b2da      	uxtb	r2, r3
 801d5ae:	68fb      	ldr	r3, [r7, #12]
 801d5b0:	77da      	strb	r2, [r3, #31]
      LWIP_DEBUGF(IP_REASS_DEBUG, ("ip_reass_tmr: timer dec %"U16_F"\n", (u16_t)r->timer));
      prev = r;
 801d5b2:	68fb      	ldr	r3, [r7, #12]
 801d5b4:	60bb      	str	r3, [r7, #8]
      r = r->next;
 801d5b6:	68fb      	ldr	r3, [r7, #12]
 801d5b8:	681b      	ldr	r3, [r3, #0]
 801d5ba:	60fb      	str	r3, [r7, #12]
 801d5bc:	e008      	b.n	801d5d0 <ip_reass_tmr+0x44>
    } else {
      /* reassembly timed out */
      struct ip_reassdata *tmp;
      LWIP_DEBUGF(IP_REASS_DEBUG, ("ip_reass_tmr: timer timed out\n"));
      tmp = r;
 801d5be:	68fb      	ldr	r3, [r7, #12]
 801d5c0:	607b      	str	r3, [r7, #4]
      /* get the next pointer before freeing */
      r = r->next;
 801d5c2:	68fb      	ldr	r3, [r7, #12]
 801d5c4:	681b      	ldr	r3, [r3, #0]
 801d5c6:	60fb      	str	r3, [r7, #12]
      /* free the helper struct and all enqueued pbufs */
      ip_reass_free_complete_datagram(tmp, prev);
 801d5c8:	68b9      	ldr	r1, [r7, #8]
 801d5ca:	6878      	ldr	r0, [r7, #4]
 801d5cc:	f000 f80a 	bl	801d5e4 <ip_reass_free_complete_datagram>
  while (r != NULL) {
 801d5d0:	68fb      	ldr	r3, [r7, #12]
 801d5d2:	2b00      	cmp	r3, #0
 801d5d4:	d1e3      	bne.n	801d59e <ip_reass_tmr+0x12>
    }
  }
}
 801d5d6:	bf00      	nop
 801d5d8:	bf00      	nop
 801d5da:	3710      	adds	r7, #16
 801d5dc:	46bd      	mov	sp, r7
 801d5de:	bd80      	pop	{r7, pc}
 801d5e0:	240088e8 	.word	0x240088e8

0801d5e4 <ip_reass_free_complete_datagram>:
 * @param prev the previous datagram in the linked list
 * @return the number of pbufs freed
 */
static int
ip_reass_free_complete_datagram(struct ip_reassdata *ipr, struct ip_reassdata *prev)
{
 801d5e4:	b580      	push	{r7, lr}
 801d5e6:	b088      	sub	sp, #32
 801d5e8:	af00      	add	r7, sp, #0
 801d5ea:	6078      	str	r0, [r7, #4]
 801d5ec:	6039      	str	r1, [r7, #0]
  u16_t pbufs_freed = 0;
 801d5ee:	2300      	movs	r3, #0
 801d5f0:	83fb      	strh	r3, [r7, #30]
  u16_t clen;
  struct pbuf *p;
  struct ip_reass_helper *iprh;

  LWIP_ASSERT("prev != ipr", prev != ipr);
 801d5f2:	683a      	ldr	r2, [r7, #0]
 801d5f4:	687b      	ldr	r3, [r7, #4]
 801d5f6:	429a      	cmp	r2, r3
 801d5f8:	d105      	bne.n	801d606 <ip_reass_free_complete_datagram+0x22>
 801d5fa:	4b45      	ldr	r3, [pc, #276]	@ (801d710 <ip_reass_free_complete_datagram+0x12c>)
 801d5fc:	22ab      	movs	r2, #171	@ 0xab
 801d5fe:	4945      	ldr	r1, [pc, #276]	@ (801d714 <ip_reass_free_complete_datagram+0x130>)
 801d600:	4845      	ldr	r0, [pc, #276]	@ (801d718 <ip_reass_free_complete_datagram+0x134>)
 801d602:	f001 f98d 	bl	801e920 <iprintf>
  if (prev != NULL) {
 801d606:	683b      	ldr	r3, [r7, #0]
 801d608:	2b00      	cmp	r3, #0
 801d60a:	d00a      	beq.n	801d622 <ip_reass_free_complete_datagram+0x3e>
    LWIP_ASSERT("prev->next == ipr", prev->next == ipr);
 801d60c:	683b      	ldr	r3, [r7, #0]
 801d60e:	681b      	ldr	r3, [r3, #0]
 801d610:	687a      	ldr	r2, [r7, #4]
 801d612:	429a      	cmp	r2, r3
 801d614:	d005      	beq.n	801d622 <ip_reass_free_complete_datagram+0x3e>
 801d616:	4b3e      	ldr	r3, [pc, #248]	@ (801d710 <ip_reass_free_complete_datagram+0x12c>)
 801d618:	22ad      	movs	r2, #173	@ 0xad
 801d61a:	4940      	ldr	r1, [pc, #256]	@ (801d71c <ip_reass_free_complete_datagram+0x138>)
 801d61c:	483e      	ldr	r0, [pc, #248]	@ (801d718 <ip_reass_free_complete_datagram+0x134>)
 801d61e:	f001 f97f 	bl	801e920 <iprintf>
  }

  MIB2_STATS_INC(mib2.ipreasmfails);
#if LWIP_ICMP
  iprh = (struct ip_reass_helper *)ipr->p->payload;
 801d622:	687b      	ldr	r3, [r7, #4]
 801d624:	685b      	ldr	r3, [r3, #4]
 801d626:	685b      	ldr	r3, [r3, #4]
 801d628:	617b      	str	r3, [r7, #20]
  if (iprh->start == 0) {
 801d62a:	697b      	ldr	r3, [r7, #20]
 801d62c:	889b      	ldrh	r3, [r3, #4]
 801d62e:	b29b      	uxth	r3, r3
 801d630:	2b00      	cmp	r3, #0
 801d632:	d12a      	bne.n	801d68a <ip_reass_free_complete_datagram+0xa6>
    /* The first fragment was received, send ICMP time exceeded. */
    /* First, de-queue the first pbuf from r->p. */
    p = ipr->p;
 801d634:	687b      	ldr	r3, [r7, #4]
 801d636:	685b      	ldr	r3, [r3, #4]
 801d638:	61bb      	str	r3, [r7, #24]
    ipr->p = iprh->next_pbuf;
 801d63a:	697b      	ldr	r3, [r7, #20]
 801d63c:	681a      	ldr	r2, [r3, #0]
 801d63e:	687b      	ldr	r3, [r7, #4]
 801d640:	605a      	str	r2, [r3, #4]
    /* Then, copy the original header into it. */
    SMEMCPY(p->payload, &ipr->iphdr, IP_HLEN);
 801d642:	69bb      	ldr	r3, [r7, #24]
 801d644:	6858      	ldr	r0, [r3, #4]
 801d646:	687b      	ldr	r3, [r7, #4]
 801d648:	3308      	adds	r3, #8
 801d64a:	2214      	movs	r2, #20
 801d64c:	4619      	mov	r1, r3
 801d64e:	f001 fa98 	bl	801eb82 <memcpy>
    icmp_time_exceeded(p, ICMP_TE_FRAG);
 801d652:	2101      	movs	r1, #1
 801d654:	69b8      	ldr	r0, [r7, #24]
 801d656:	f7ff fc3d 	bl	801ced4 <icmp_time_exceeded>
    clen = pbuf_clen(p);
 801d65a:	69b8      	ldr	r0, [r7, #24]
 801d65c:	f7f7 fcb0 	bl	8014fc0 <pbuf_clen>
 801d660:	4603      	mov	r3, r0
 801d662:	827b      	strh	r3, [r7, #18]
    LWIP_ASSERT("pbufs_freed + clen <= 0xffff", pbufs_freed + clen <= 0xffff);
 801d664:	8bfa      	ldrh	r2, [r7, #30]
 801d666:	8a7b      	ldrh	r3, [r7, #18]
 801d668:	4413      	add	r3, r2
 801d66a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 801d66e:	db05      	blt.n	801d67c <ip_reass_free_complete_datagram+0x98>
 801d670:	4b27      	ldr	r3, [pc, #156]	@ (801d710 <ip_reass_free_complete_datagram+0x12c>)
 801d672:	22bc      	movs	r2, #188	@ 0xbc
 801d674:	492a      	ldr	r1, [pc, #168]	@ (801d720 <ip_reass_free_complete_datagram+0x13c>)
 801d676:	4828      	ldr	r0, [pc, #160]	@ (801d718 <ip_reass_free_complete_datagram+0x134>)
 801d678:	f001 f952 	bl	801e920 <iprintf>
    pbufs_freed = (u16_t)(pbufs_freed + clen);
 801d67c:	8bfa      	ldrh	r2, [r7, #30]
 801d67e:	8a7b      	ldrh	r3, [r7, #18]
 801d680:	4413      	add	r3, r2
 801d682:	83fb      	strh	r3, [r7, #30]
    pbuf_free(p);
 801d684:	69b8      	ldr	r0, [r7, #24]
 801d686:	f7f7 fc0d 	bl	8014ea4 <pbuf_free>
  }
#endif /* LWIP_ICMP */

  /* First, free all received pbufs.  The individual pbufs need to be released
     separately as they have not yet been chained */
  p = ipr->p;
 801d68a:	687b      	ldr	r3, [r7, #4]
 801d68c:	685b      	ldr	r3, [r3, #4]
 801d68e:	61bb      	str	r3, [r7, #24]
  while (p != NULL) {
 801d690:	e01f      	b.n	801d6d2 <ip_reass_free_complete_datagram+0xee>
    struct pbuf *pcur;
    iprh = (struct ip_reass_helper *)p->payload;
 801d692:	69bb      	ldr	r3, [r7, #24]
 801d694:	685b      	ldr	r3, [r3, #4]
 801d696:	617b      	str	r3, [r7, #20]
    pcur = p;
 801d698:	69bb      	ldr	r3, [r7, #24]
 801d69a:	60fb      	str	r3, [r7, #12]
    /* get the next pointer before freeing */
    p = iprh->next_pbuf;
 801d69c:	697b      	ldr	r3, [r7, #20]
 801d69e:	681b      	ldr	r3, [r3, #0]
 801d6a0:	61bb      	str	r3, [r7, #24]
    clen = pbuf_clen(pcur);
 801d6a2:	68f8      	ldr	r0, [r7, #12]
 801d6a4:	f7f7 fc8c 	bl	8014fc0 <pbuf_clen>
 801d6a8:	4603      	mov	r3, r0
 801d6aa:	827b      	strh	r3, [r7, #18]
    LWIP_ASSERT("pbufs_freed + clen <= 0xffff", pbufs_freed + clen <= 0xffff);
 801d6ac:	8bfa      	ldrh	r2, [r7, #30]
 801d6ae:	8a7b      	ldrh	r3, [r7, #18]
 801d6b0:	4413      	add	r3, r2
 801d6b2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 801d6b6:	db05      	blt.n	801d6c4 <ip_reass_free_complete_datagram+0xe0>
 801d6b8:	4b15      	ldr	r3, [pc, #84]	@ (801d710 <ip_reass_free_complete_datagram+0x12c>)
 801d6ba:	22cc      	movs	r2, #204	@ 0xcc
 801d6bc:	4918      	ldr	r1, [pc, #96]	@ (801d720 <ip_reass_free_complete_datagram+0x13c>)
 801d6be:	4816      	ldr	r0, [pc, #88]	@ (801d718 <ip_reass_free_complete_datagram+0x134>)
 801d6c0:	f001 f92e 	bl	801e920 <iprintf>
    pbufs_freed = (u16_t)(pbufs_freed + clen);
 801d6c4:	8bfa      	ldrh	r2, [r7, #30]
 801d6c6:	8a7b      	ldrh	r3, [r7, #18]
 801d6c8:	4413      	add	r3, r2
 801d6ca:	83fb      	strh	r3, [r7, #30]
    pbuf_free(pcur);
 801d6cc:	68f8      	ldr	r0, [r7, #12]
 801d6ce:	f7f7 fbe9 	bl	8014ea4 <pbuf_free>
  while (p != NULL) {
 801d6d2:	69bb      	ldr	r3, [r7, #24]
 801d6d4:	2b00      	cmp	r3, #0
 801d6d6:	d1dc      	bne.n	801d692 <ip_reass_free_complete_datagram+0xae>
  }
  /* Then, unchain the struct ip_reassdata from the list and free it. */
  ip_reass_dequeue_datagram(ipr, prev);
 801d6d8:	6839      	ldr	r1, [r7, #0]
 801d6da:	6878      	ldr	r0, [r7, #4]
 801d6dc:	f000 f8c2 	bl	801d864 <ip_reass_dequeue_datagram>
  LWIP_ASSERT("ip_reass_pbufcount >= pbufs_freed", ip_reass_pbufcount >= pbufs_freed);
 801d6e0:	4b10      	ldr	r3, [pc, #64]	@ (801d724 <ip_reass_free_complete_datagram+0x140>)
 801d6e2:	881b      	ldrh	r3, [r3, #0]
 801d6e4:	8bfa      	ldrh	r2, [r7, #30]
 801d6e6:	429a      	cmp	r2, r3
 801d6e8:	d905      	bls.n	801d6f6 <ip_reass_free_complete_datagram+0x112>
 801d6ea:	4b09      	ldr	r3, [pc, #36]	@ (801d710 <ip_reass_free_complete_datagram+0x12c>)
 801d6ec:	22d2      	movs	r2, #210	@ 0xd2
 801d6ee:	490e      	ldr	r1, [pc, #56]	@ (801d728 <ip_reass_free_complete_datagram+0x144>)
 801d6f0:	4809      	ldr	r0, [pc, #36]	@ (801d718 <ip_reass_free_complete_datagram+0x134>)
 801d6f2:	f001 f915 	bl	801e920 <iprintf>
  ip_reass_pbufcount = (u16_t)(ip_reass_pbufcount - pbufs_freed);
 801d6f6:	4b0b      	ldr	r3, [pc, #44]	@ (801d724 <ip_reass_free_complete_datagram+0x140>)
 801d6f8:	881a      	ldrh	r2, [r3, #0]
 801d6fa:	8bfb      	ldrh	r3, [r7, #30]
 801d6fc:	1ad3      	subs	r3, r2, r3
 801d6fe:	b29a      	uxth	r2, r3
 801d700:	4b08      	ldr	r3, [pc, #32]	@ (801d724 <ip_reass_free_complete_datagram+0x140>)
 801d702:	801a      	strh	r2, [r3, #0]

  return pbufs_freed;
 801d704:	8bfb      	ldrh	r3, [r7, #30]
}
 801d706:	4618      	mov	r0, r3
 801d708:	3720      	adds	r7, #32
 801d70a:	46bd      	mov	sp, r7
 801d70c:	bd80      	pop	{r7, pc}
 801d70e:	bf00      	nop
 801d710:	08022ad8 	.word	0x08022ad8
 801d714:	08022b14 	.word	0x08022b14
 801d718:	08022b20 	.word	0x08022b20
 801d71c:	08022b48 	.word	0x08022b48
 801d720:	08022b5c 	.word	0x08022b5c
 801d724:	240088ec 	.word	0x240088ec
 801d728:	08022b7c 	.word	0x08022b7c

0801d72c <ip_reass_remove_oldest_datagram>:
 *        (used for freeing other datagrams if not enough space)
 * @return the number of pbufs freed
 */
static int
ip_reass_remove_oldest_datagram(struct ip_hdr *fraghdr, int pbufs_needed)
{
 801d72c:	b580      	push	{r7, lr}
 801d72e:	b08a      	sub	sp, #40	@ 0x28
 801d730:	af00      	add	r7, sp, #0
 801d732:	6078      	str	r0, [r7, #4]
 801d734:	6039      	str	r1, [r7, #0]
  /* @todo Can't we simply remove the last datagram in the
   *       linked list behind reassdatagrams?
   */
  struct ip_reassdata *r, *oldest, *prev, *oldest_prev;
  int pbufs_freed = 0, pbufs_freed_current;
 801d736:	2300      	movs	r3, #0
 801d738:	617b      	str	r3, [r7, #20]
  int other_datagrams;

  /* Free datagrams until being allowed to enqueue 'pbufs_needed' pbufs,
   * but don't free the datagram that 'fraghdr' belongs to! */
  do {
    oldest = NULL;
 801d73a:	2300      	movs	r3, #0
 801d73c:	623b      	str	r3, [r7, #32]
    prev = NULL;
 801d73e:	2300      	movs	r3, #0
 801d740:	61fb      	str	r3, [r7, #28]
    oldest_prev = NULL;
 801d742:	2300      	movs	r3, #0
 801d744:	61bb      	str	r3, [r7, #24]
    other_datagrams = 0;
 801d746:	2300      	movs	r3, #0
 801d748:	613b      	str	r3, [r7, #16]
    r = reassdatagrams;
 801d74a:	4b28      	ldr	r3, [pc, #160]	@ (801d7ec <ip_reass_remove_oldest_datagram+0xc0>)
 801d74c:	681b      	ldr	r3, [r3, #0]
 801d74e:	627b      	str	r3, [r7, #36]	@ 0x24
    while (r != NULL) {
 801d750:	e030      	b.n	801d7b4 <ip_reass_remove_oldest_datagram+0x88>
      if (!IP_ADDRESSES_AND_ID_MATCH(&r->iphdr, fraghdr)) {
 801d752:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801d754:	695a      	ldr	r2, [r3, #20]
 801d756:	687b      	ldr	r3, [r7, #4]
 801d758:	68db      	ldr	r3, [r3, #12]
 801d75a:	429a      	cmp	r2, r3
 801d75c:	d10c      	bne.n	801d778 <ip_reass_remove_oldest_datagram+0x4c>
 801d75e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801d760:	699a      	ldr	r2, [r3, #24]
 801d762:	687b      	ldr	r3, [r7, #4]
 801d764:	691b      	ldr	r3, [r3, #16]
 801d766:	429a      	cmp	r2, r3
 801d768:	d106      	bne.n	801d778 <ip_reass_remove_oldest_datagram+0x4c>
 801d76a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801d76c:	899a      	ldrh	r2, [r3, #12]
 801d76e:	687b      	ldr	r3, [r7, #4]
 801d770:	889b      	ldrh	r3, [r3, #4]
 801d772:	b29b      	uxth	r3, r3
 801d774:	429a      	cmp	r2, r3
 801d776:	d014      	beq.n	801d7a2 <ip_reass_remove_oldest_datagram+0x76>
        /* Not the same datagram as fraghdr */
        other_datagrams++;
 801d778:	693b      	ldr	r3, [r7, #16]
 801d77a:	3301      	adds	r3, #1
 801d77c:	613b      	str	r3, [r7, #16]
        if (oldest == NULL) {
 801d77e:	6a3b      	ldr	r3, [r7, #32]
 801d780:	2b00      	cmp	r3, #0
 801d782:	d104      	bne.n	801d78e <ip_reass_remove_oldest_datagram+0x62>
          oldest = r;
 801d784:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801d786:	623b      	str	r3, [r7, #32]
          oldest_prev = prev;
 801d788:	69fb      	ldr	r3, [r7, #28]
 801d78a:	61bb      	str	r3, [r7, #24]
 801d78c:	e009      	b.n	801d7a2 <ip_reass_remove_oldest_datagram+0x76>
        } else if (r->timer <= oldest->timer) {
 801d78e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801d790:	7fda      	ldrb	r2, [r3, #31]
 801d792:	6a3b      	ldr	r3, [r7, #32]
 801d794:	7fdb      	ldrb	r3, [r3, #31]
 801d796:	429a      	cmp	r2, r3
 801d798:	d803      	bhi.n	801d7a2 <ip_reass_remove_oldest_datagram+0x76>
          /* older than the previous oldest */
          oldest = r;
 801d79a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801d79c:	623b      	str	r3, [r7, #32]
          oldest_prev = prev;
 801d79e:	69fb      	ldr	r3, [r7, #28]
 801d7a0:	61bb      	str	r3, [r7, #24]
        }
      }
      if (r->next != NULL) {
 801d7a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801d7a4:	681b      	ldr	r3, [r3, #0]
 801d7a6:	2b00      	cmp	r3, #0
 801d7a8:	d001      	beq.n	801d7ae <ip_reass_remove_oldest_datagram+0x82>
        prev = r;
 801d7aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801d7ac:	61fb      	str	r3, [r7, #28]
      }
      r = r->next;
 801d7ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801d7b0:	681b      	ldr	r3, [r3, #0]
 801d7b2:	627b      	str	r3, [r7, #36]	@ 0x24
    while (r != NULL) {
 801d7b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801d7b6:	2b00      	cmp	r3, #0
 801d7b8:	d1cb      	bne.n	801d752 <ip_reass_remove_oldest_datagram+0x26>
    }
    if (oldest != NULL) {
 801d7ba:	6a3b      	ldr	r3, [r7, #32]
 801d7bc:	2b00      	cmp	r3, #0
 801d7be:	d008      	beq.n	801d7d2 <ip_reass_remove_oldest_datagram+0xa6>
      pbufs_freed_current = ip_reass_free_complete_datagram(oldest, oldest_prev);
 801d7c0:	69b9      	ldr	r1, [r7, #24]
 801d7c2:	6a38      	ldr	r0, [r7, #32]
 801d7c4:	f7ff ff0e 	bl	801d5e4 <ip_reass_free_complete_datagram>
 801d7c8:	60f8      	str	r0, [r7, #12]
      pbufs_freed += pbufs_freed_current;
 801d7ca:	697a      	ldr	r2, [r7, #20]
 801d7cc:	68fb      	ldr	r3, [r7, #12]
 801d7ce:	4413      	add	r3, r2
 801d7d0:	617b      	str	r3, [r7, #20]
    }
  } while ((pbufs_freed < pbufs_needed) && (other_datagrams > 1));
 801d7d2:	697a      	ldr	r2, [r7, #20]
 801d7d4:	683b      	ldr	r3, [r7, #0]
 801d7d6:	429a      	cmp	r2, r3
 801d7d8:	da02      	bge.n	801d7e0 <ip_reass_remove_oldest_datagram+0xb4>
 801d7da:	693b      	ldr	r3, [r7, #16]
 801d7dc:	2b01      	cmp	r3, #1
 801d7de:	dcac      	bgt.n	801d73a <ip_reass_remove_oldest_datagram+0xe>
  return pbufs_freed;
 801d7e0:	697b      	ldr	r3, [r7, #20]
}
 801d7e2:	4618      	mov	r0, r3
 801d7e4:	3728      	adds	r7, #40	@ 0x28
 801d7e6:	46bd      	mov	sp, r7
 801d7e8:	bd80      	pop	{r7, pc}
 801d7ea:	bf00      	nop
 801d7ec:	240088e8 	.word	0x240088e8

0801d7f0 <ip_reass_enqueue_new_datagram>:
 * @param clen number of pbufs needed to enqueue (used for freeing other datagrams if not enough space)
 * @return A pointer to the queue location into which the fragment was enqueued
 */
static struct ip_reassdata *
ip_reass_enqueue_new_datagram(struct ip_hdr *fraghdr, int clen)
{
 801d7f0:	b580      	push	{r7, lr}
 801d7f2:	b084      	sub	sp, #16
 801d7f4:	af00      	add	r7, sp, #0
 801d7f6:	6078      	str	r0, [r7, #4]
 801d7f8:	6039      	str	r1, [r7, #0]
#if ! IP_REASS_FREE_OLDEST
  LWIP_UNUSED_ARG(clen);
#endif

  /* No matching previous fragment found, allocate a new reassdata struct */
  ipr = (struct ip_reassdata *)memp_malloc(MEMP_REASSDATA);
 801d7fa:	2004      	movs	r0, #4
 801d7fc:	f7f6 fc38 	bl	8014070 <memp_malloc>
 801d800:	60f8      	str	r0, [r7, #12]
  if (ipr == NULL) {
 801d802:	68fb      	ldr	r3, [r7, #12]
 801d804:	2b00      	cmp	r3, #0
 801d806:	d110      	bne.n	801d82a <ip_reass_enqueue_new_datagram+0x3a>
#if IP_REASS_FREE_OLDEST
    if (ip_reass_remove_oldest_datagram(fraghdr, clen) >= clen) {
 801d808:	6839      	ldr	r1, [r7, #0]
 801d80a:	6878      	ldr	r0, [r7, #4]
 801d80c:	f7ff ff8e 	bl	801d72c <ip_reass_remove_oldest_datagram>
 801d810:	4602      	mov	r2, r0
 801d812:	683b      	ldr	r3, [r7, #0]
 801d814:	4293      	cmp	r3, r2
 801d816:	dc03      	bgt.n	801d820 <ip_reass_enqueue_new_datagram+0x30>
      ipr = (struct ip_reassdata *)memp_malloc(MEMP_REASSDATA);
 801d818:	2004      	movs	r0, #4
 801d81a:	f7f6 fc29 	bl	8014070 <memp_malloc>
 801d81e:	60f8      	str	r0, [r7, #12]
    }
    if (ipr == NULL)
 801d820:	68fb      	ldr	r3, [r7, #12]
 801d822:	2b00      	cmp	r3, #0
 801d824:	d101      	bne.n	801d82a <ip_reass_enqueue_new_datagram+0x3a>
#endif /* IP_REASS_FREE_OLDEST */
    {
      IPFRAG_STATS_INC(ip_frag.memerr);
      LWIP_DEBUGF(IP_REASS_DEBUG, ("Failed to alloc reassdata struct\n"));
      return NULL;
 801d826:	2300      	movs	r3, #0
 801d828:	e016      	b.n	801d858 <ip_reass_enqueue_new_datagram+0x68>
    }
  }
  memset(ipr, 0, sizeof(struct ip_reassdata));
 801d82a:	2220      	movs	r2, #32
 801d82c:	2100      	movs	r1, #0
 801d82e:	68f8      	ldr	r0, [r7, #12]
 801d830:	f001 f8db 	bl	801e9ea <memset>
  ipr->timer = IP_REASS_MAXAGE;
 801d834:	68fb      	ldr	r3, [r7, #12]
 801d836:	220f      	movs	r2, #15
 801d838:	77da      	strb	r2, [r3, #31]

  /* enqueue the new structure to the front of the list */
  ipr->next = reassdatagrams;
 801d83a:	4b09      	ldr	r3, [pc, #36]	@ (801d860 <ip_reass_enqueue_new_datagram+0x70>)
 801d83c:	681a      	ldr	r2, [r3, #0]
 801d83e:	68fb      	ldr	r3, [r7, #12]
 801d840:	601a      	str	r2, [r3, #0]
  reassdatagrams = ipr;
 801d842:	4a07      	ldr	r2, [pc, #28]	@ (801d860 <ip_reass_enqueue_new_datagram+0x70>)
 801d844:	68fb      	ldr	r3, [r7, #12]
 801d846:	6013      	str	r3, [r2, #0]
  /* copy the ip header for later tests and input */
  /* @todo: no ip options supported? */
  SMEMCPY(&(ipr->iphdr), fraghdr, IP_HLEN);
 801d848:	68fb      	ldr	r3, [r7, #12]
 801d84a:	3308      	adds	r3, #8
 801d84c:	2214      	movs	r2, #20
 801d84e:	6879      	ldr	r1, [r7, #4]
 801d850:	4618      	mov	r0, r3
 801d852:	f001 f996 	bl	801eb82 <memcpy>
  return ipr;
 801d856:	68fb      	ldr	r3, [r7, #12]
}
 801d858:	4618      	mov	r0, r3
 801d85a:	3710      	adds	r7, #16
 801d85c:	46bd      	mov	sp, r7
 801d85e:	bd80      	pop	{r7, pc}
 801d860:	240088e8 	.word	0x240088e8

0801d864 <ip_reass_dequeue_datagram>:
 * Dequeues a datagram from the datagram queue. Doesn't deallocate the pbufs.
 * @param ipr points to the queue entry to dequeue
 */
static void
ip_reass_dequeue_datagram(struct ip_reassdata *ipr, struct ip_reassdata *prev)
{
 801d864:	b580      	push	{r7, lr}
 801d866:	b082      	sub	sp, #8
 801d868:	af00      	add	r7, sp, #0
 801d86a:	6078      	str	r0, [r7, #4]
 801d86c:	6039      	str	r1, [r7, #0]
  /* dequeue the reass struct  */
  if (reassdatagrams == ipr) {
 801d86e:	4b10      	ldr	r3, [pc, #64]	@ (801d8b0 <ip_reass_dequeue_datagram+0x4c>)
 801d870:	681b      	ldr	r3, [r3, #0]
 801d872:	687a      	ldr	r2, [r7, #4]
 801d874:	429a      	cmp	r2, r3
 801d876:	d104      	bne.n	801d882 <ip_reass_dequeue_datagram+0x1e>
    /* it was the first in the list */
    reassdatagrams = ipr->next;
 801d878:	687b      	ldr	r3, [r7, #4]
 801d87a:	681b      	ldr	r3, [r3, #0]
 801d87c:	4a0c      	ldr	r2, [pc, #48]	@ (801d8b0 <ip_reass_dequeue_datagram+0x4c>)
 801d87e:	6013      	str	r3, [r2, #0]
 801d880:	e00d      	b.n	801d89e <ip_reass_dequeue_datagram+0x3a>
  } else {
    /* it wasn't the first, so it must have a valid 'prev' */
    LWIP_ASSERT("sanity check linked list", prev != NULL);
 801d882:	683b      	ldr	r3, [r7, #0]
 801d884:	2b00      	cmp	r3, #0
 801d886:	d106      	bne.n	801d896 <ip_reass_dequeue_datagram+0x32>
 801d888:	4b0a      	ldr	r3, [pc, #40]	@ (801d8b4 <ip_reass_dequeue_datagram+0x50>)
 801d88a:	f240 1245 	movw	r2, #325	@ 0x145
 801d88e:	490a      	ldr	r1, [pc, #40]	@ (801d8b8 <ip_reass_dequeue_datagram+0x54>)
 801d890:	480a      	ldr	r0, [pc, #40]	@ (801d8bc <ip_reass_dequeue_datagram+0x58>)
 801d892:	f001 f845 	bl	801e920 <iprintf>
    prev->next = ipr->next;
 801d896:	687b      	ldr	r3, [r7, #4]
 801d898:	681a      	ldr	r2, [r3, #0]
 801d89a:	683b      	ldr	r3, [r7, #0]
 801d89c:	601a      	str	r2, [r3, #0]
  }

  /* now we can free the ip_reassdata struct */
  memp_free(MEMP_REASSDATA, ipr);
 801d89e:	6879      	ldr	r1, [r7, #4]
 801d8a0:	2004      	movs	r0, #4
 801d8a2:	f7f6 fc5b 	bl	801415c <memp_free>
}
 801d8a6:	bf00      	nop
 801d8a8:	3708      	adds	r7, #8
 801d8aa:	46bd      	mov	sp, r7
 801d8ac:	bd80      	pop	{r7, pc}
 801d8ae:	bf00      	nop
 801d8b0:	240088e8 	.word	0x240088e8
 801d8b4:	08022ad8 	.word	0x08022ad8
 801d8b8:	08022ba0 	.word	0x08022ba0
 801d8bc:	08022b20 	.word	0x08022b20

0801d8c0 <ip_reass_chain_frag_into_datagram_and_validate>:
 * @param is_last is 1 if this pbuf has MF==0 (ipr->flags not updated yet)
 * @return see IP_REASS_VALIDATE_* defines
 */
static int
ip_reass_chain_frag_into_datagram_and_validate(struct ip_reassdata *ipr, struct pbuf *new_p, int is_last)
{
 801d8c0:	b580      	push	{r7, lr}
 801d8c2:	b08c      	sub	sp, #48	@ 0x30
 801d8c4:	af00      	add	r7, sp, #0
 801d8c6:	60f8      	str	r0, [r7, #12]
 801d8c8:	60b9      	str	r1, [r7, #8]
 801d8ca:	607a      	str	r2, [r7, #4]
  struct ip_reass_helper *iprh, *iprh_tmp, *iprh_prev = NULL;
 801d8cc:	2300      	movs	r3, #0
 801d8ce:	62bb      	str	r3, [r7, #40]	@ 0x28
  struct pbuf *q;
  u16_t offset, len;
  u8_t hlen;
  struct ip_hdr *fraghdr;
  int valid = 1;
 801d8d0:	2301      	movs	r3, #1
 801d8d2:	623b      	str	r3, [r7, #32]

  /* Extract length and fragment offset from current fragment */
  fraghdr = (struct ip_hdr *)new_p->payload;
 801d8d4:	68bb      	ldr	r3, [r7, #8]
 801d8d6:	685b      	ldr	r3, [r3, #4]
 801d8d8:	61fb      	str	r3, [r7, #28]
  len = lwip_ntohs(IPH_LEN(fraghdr));
 801d8da:	69fb      	ldr	r3, [r7, #28]
 801d8dc:	885b      	ldrh	r3, [r3, #2]
 801d8de:	b29b      	uxth	r3, r3
 801d8e0:	4618      	mov	r0, r3
 801d8e2:	f7f5 fe25 	bl	8013530 <lwip_htons>
 801d8e6:	4603      	mov	r3, r0
 801d8e8:	837b      	strh	r3, [r7, #26]
  hlen = IPH_HL_BYTES(fraghdr);
 801d8ea:	69fb      	ldr	r3, [r7, #28]
 801d8ec:	781b      	ldrb	r3, [r3, #0]
 801d8ee:	f003 030f 	and.w	r3, r3, #15
 801d8f2:	b2db      	uxtb	r3, r3
 801d8f4:	009b      	lsls	r3, r3, #2
 801d8f6:	767b      	strb	r3, [r7, #25]
  if (hlen > len) {
 801d8f8:	7e7b      	ldrb	r3, [r7, #25]
 801d8fa:	b29b      	uxth	r3, r3
 801d8fc:	8b7a      	ldrh	r2, [r7, #26]
 801d8fe:	429a      	cmp	r2, r3
 801d900:	d202      	bcs.n	801d908 <ip_reass_chain_frag_into_datagram_and_validate+0x48>
    /* invalid datagram */
    return IP_REASS_VALIDATE_PBUF_DROPPED;
 801d902:	f04f 33ff 	mov.w	r3, #4294967295
 801d906:	e135      	b.n	801db74 <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
  }
  len = (u16_t)(len - hlen);
 801d908:	7e7b      	ldrb	r3, [r7, #25]
 801d90a:	b29b      	uxth	r3, r3
 801d90c:	8b7a      	ldrh	r2, [r7, #26]
 801d90e:	1ad3      	subs	r3, r2, r3
 801d910:	837b      	strh	r3, [r7, #26]
  offset = IPH_OFFSET_BYTES(fraghdr);
 801d912:	69fb      	ldr	r3, [r7, #28]
 801d914:	88db      	ldrh	r3, [r3, #6]
 801d916:	b29b      	uxth	r3, r3
 801d918:	4618      	mov	r0, r3
 801d91a:	f7f5 fe09 	bl	8013530 <lwip_htons>
 801d91e:	4603      	mov	r3, r0
 801d920:	f3c3 030c 	ubfx	r3, r3, #0, #13
 801d924:	b29b      	uxth	r3, r3
 801d926:	00db      	lsls	r3, r3, #3
 801d928:	82fb      	strh	r3, [r7, #22]
  /* overwrite the fragment's ip header from the pbuf with our helper struct,
   * and setup the embedded helper structure. */
  /* make sure the struct ip_reass_helper fits into the IP header */
  LWIP_ASSERT("sizeof(struct ip_reass_helper) <= IP_HLEN",
              sizeof(struct ip_reass_helper) <= IP_HLEN);
  iprh = (struct ip_reass_helper *)new_p->payload;
 801d92a:	68bb      	ldr	r3, [r7, #8]
 801d92c:	685b      	ldr	r3, [r3, #4]
 801d92e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  iprh->next_pbuf = NULL;
 801d930:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801d932:	2200      	movs	r2, #0
 801d934:	701a      	strb	r2, [r3, #0]
 801d936:	2200      	movs	r2, #0
 801d938:	705a      	strb	r2, [r3, #1]
 801d93a:	2200      	movs	r2, #0
 801d93c:	709a      	strb	r2, [r3, #2]
 801d93e:	2200      	movs	r2, #0
 801d940:	70da      	strb	r2, [r3, #3]
  iprh->start = offset;
 801d942:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801d944:	8afa      	ldrh	r2, [r7, #22]
 801d946:	809a      	strh	r2, [r3, #4]
  iprh->end = (u16_t)(offset + len);
 801d948:	8afa      	ldrh	r2, [r7, #22]
 801d94a:	8b7b      	ldrh	r3, [r7, #26]
 801d94c:	4413      	add	r3, r2
 801d94e:	b29a      	uxth	r2, r3
 801d950:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801d952:	80da      	strh	r2, [r3, #6]
  if (iprh->end < offset) {
 801d954:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801d956:	88db      	ldrh	r3, [r3, #6]
 801d958:	b29b      	uxth	r3, r3
 801d95a:	8afa      	ldrh	r2, [r7, #22]
 801d95c:	429a      	cmp	r2, r3
 801d95e:	d902      	bls.n	801d966 <ip_reass_chain_frag_into_datagram_and_validate+0xa6>
    /* u16_t overflow, cannot handle this */
    return IP_REASS_VALIDATE_PBUF_DROPPED;
 801d960:	f04f 33ff 	mov.w	r3, #4294967295
 801d964:	e106      	b.n	801db74 <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
  }

  /* Iterate through until we either get to the end of the list (append),
   * or we find one with a larger offset (insert). */
  for (q = ipr->p; q != NULL;) {
 801d966:	68fb      	ldr	r3, [r7, #12]
 801d968:	685b      	ldr	r3, [r3, #4]
 801d96a:	627b      	str	r3, [r7, #36]	@ 0x24
 801d96c:	e068      	b.n	801da40 <ip_reass_chain_frag_into_datagram_and_validate+0x180>
    iprh_tmp = (struct ip_reass_helper *)q->payload;
 801d96e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801d970:	685b      	ldr	r3, [r3, #4]
 801d972:	613b      	str	r3, [r7, #16]
    if (iprh->start < iprh_tmp->start) {
 801d974:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801d976:	889b      	ldrh	r3, [r3, #4]
 801d978:	b29a      	uxth	r2, r3
 801d97a:	693b      	ldr	r3, [r7, #16]
 801d97c:	889b      	ldrh	r3, [r3, #4]
 801d97e:	b29b      	uxth	r3, r3
 801d980:	429a      	cmp	r2, r3
 801d982:	d235      	bcs.n	801d9f0 <ip_reass_chain_frag_into_datagram_and_validate+0x130>
      /* the new pbuf should be inserted before this */
      iprh->next_pbuf = q;
 801d984:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801d986:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 801d988:	601a      	str	r2, [r3, #0]
      if (iprh_prev != NULL) {
 801d98a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801d98c:	2b00      	cmp	r3, #0
 801d98e:	d020      	beq.n	801d9d2 <ip_reass_chain_frag_into_datagram_and_validate+0x112>
        /* not the fragment with the lowest offset */
#if IP_REASS_CHECK_OVERLAP
        if ((iprh->start < iprh_prev->end) || (iprh->end > iprh_tmp->start)) {
 801d990:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801d992:	889b      	ldrh	r3, [r3, #4]
 801d994:	b29a      	uxth	r2, r3
 801d996:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801d998:	88db      	ldrh	r3, [r3, #6]
 801d99a:	b29b      	uxth	r3, r3
 801d99c:	429a      	cmp	r2, r3
 801d99e:	d307      	bcc.n	801d9b0 <ip_reass_chain_frag_into_datagram_and_validate+0xf0>
 801d9a0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801d9a2:	88db      	ldrh	r3, [r3, #6]
 801d9a4:	b29a      	uxth	r2, r3
 801d9a6:	693b      	ldr	r3, [r7, #16]
 801d9a8:	889b      	ldrh	r3, [r3, #4]
 801d9aa:	b29b      	uxth	r3, r3
 801d9ac:	429a      	cmp	r2, r3
 801d9ae:	d902      	bls.n	801d9b6 <ip_reass_chain_frag_into_datagram_and_validate+0xf6>
          /* fragment overlaps with previous or following, throw away */
          return IP_REASS_VALIDATE_PBUF_DROPPED;
 801d9b0:	f04f 33ff 	mov.w	r3, #4294967295
 801d9b4:	e0de      	b.n	801db74 <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
        }
#endif /* IP_REASS_CHECK_OVERLAP */
        iprh_prev->next_pbuf = new_p;
 801d9b6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801d9b8:	68ba      	ldr	r2, [r7, #8]
 801d9ba:	601a      	str	r2, [r3, #0]
        if (iprh_prev->end != iprh->start) {
 801d9bc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801d9be:	88db      	ldrh	r3, [r3, #6]
 801d9c0:	b29a      	uxth	r2, r3
 801d9c2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801d9c4:	889b      	ldrh	r3, [r3, #4]
 801d9c6:	b29b      	uxth	r3, r3
 801d9c8:	429a      	cmp	r2, r3
 801d9ca:	d03d      	beq.n	801da48 <ip_reass_chain_frag_into_datagram_and_validate+0x188>
          /* There is a fragment missing between the current
           * and the previous fragment */
          valid = 0;
 801d9cc:	2300      	movs	r3, #0
 801d9ce:	623b      	str	r3, [r7, #32]
        }
#endif /* IP_REASS_CHECK_OVERLAP */
        /* fragment with the lowest offset */
        ipr->p = new_p;
      }
      break;
 801d9d0:	e03a      	b.n	801da48 <ip_reass_chain_frag_into_datagram_and_validate+0x188>
        if (iprh->end > iprh_tmp->start) {
 801d9d2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801d9d4:	88db      	ldrh	r3, [r3, #6]
 801d9d6:	b29a      	uxth	r2, r3
 801d9d8:	693b      	ldr	r3, [r7, #16]
 801d9da:	889b      	ldrh	r3, [r3, #4]
 801d9dc:	b29b      	uxth	r3, r3
 801d9de:	429a      	cmp	r2, r3
 801d9e0:	d902      	bls.n	801d9e8 <ip_reass_chain_frag_into_datagram_and_validate+0x128>
          return IP_REASS_VALIDATE_PBUF_DROPPED;
 801d9e2:	f04f 33ff 	mov.w	r3, #4294967295
 801d9e6:	e0c5      	b.n	801db74 <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
        ipr->p = new_p;
 801d9e8:	68fb      	ldr	r3, [r7, #12]
 801d9ea:	68ba      	ldr	r2, [r7, #8]
 801d9ec:	605a      	str	r2, [r3, #4]
      break;
 801d9ee:	e02b      	b.n	801da48 <ip_reass_chain_frag_into_datagram_and_validate+0x188>
    } else if (iprh->start == iprh_tmp->start) {
 801d9f0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801d9f2:	889b      	ldrh	r3, [r3, #4]
 801d9f4:	b29a      	uxth	r2, r3
 801d9f6:	693b      	ldr	r3, [r7, #16]
 801d9f8:	889b      	ldrh	r3, [r3, #4]
 801d9fa:	b29b      	uxth	r3, r3
 801d9fc:	429a      	cmp	r2, r3
 801d9fe:	d102      	bne.n	801da06 <ip_reass_chain_frag_into_datagram_and_validate+0x146>
      /* received the same datagram twice: no need to keep the datagram */
      return IP_REASS_VALIDATE_PBUF_DROPPED;
 801da00:	f04f 33ff 	mov.w	r3, #4294967295
 801da04:	e0b6      	b.n	801db74 <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
#if IP_REASS_CHECK_OVERLAP
    } else if (iprh->start < iprh_tmp->end) {
 801da06:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801da08:	889b      	ldrh	r3, [r3, #4]
 801da0a:	b29a      	uxth	r2, r3
 801da0c:	693b      	ldr	r3, [r7, #16]
 801da0e:	88db      	ldrh	r3, [r3, #6]
 801da10:	b29b      	uxth	r3, r3
 801da12:	429a      	cmp	r2, r3
 801da14:	d202      	bcs.n	801da1c <ip_reass_chain_frag_into_datagram_and_validate+0x15c>
      /* overlap: no need to keep the new datagram */
      return IP_REASS_VALIDATE_PBUF_DROPPED;
 801da16:	f04f 33ff 	mov.w	r3, #4294967295
 801da1a:	e0ab      	b.n	801db74 <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
#endif /* IP_REASS_CHECK_OVERLAP */
    } else {
      /* Check if the fragments received so far have no holes. */
      if (iprh_prev != NULL) {
 801da1c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801da1e:	2b00      	cmp	r3, #0
 801da20:	d009      	beq.n	801da36 <ip_reass_chain_frag_into_datagram_and_validate+0x176>
        if (iprh_prev->end != iprh_tmp->start) {
 801da22:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801da24:	88db      	ldrh	r3, [r3, #6]
 801da26:	b29a      	uxth	r2, r3
 801da28:	693b      	ldr	r3, [r7, #16]
 801da2a:	889b      	ldrh	r3, [r3, #4]
 801da2c:	b29b      	uxth	r3, r3
 801da2e:	429a      	cmp	r2, r3
 801da30:	d001      	beq.n	801da36 <ip_reass_chain_frag_into_datagram_and_validate+0x176>
          /* There is a fragment missing between the current
           * and the previous fragment */
          valid = 0;
 801da32:	2300      	movs	r3, #0
 801da34:	623b      	str	r3, [r7, #32]
        }
      }
    }
    q = iprh_tmp->next_pbuf;
 801da36:	693b      	ldr	r3, [r7, #16]
 801da38:	681b      	ldr	r3, [r3, #0]
 801da3a:	627b      	str	r3, [r7, #36]	@ 0x24
    iprh_prev = iprh_tmp;
 801da3c:	693b      	ldr	r3, [r7, #16]
 801da3e:	62bb      	str	r3, [r7, #40]	@ 0x28
  for (q = ipr->p; q != NULL;) {
 801da40:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801da42:	2b00      	cmp	r3, #0
 801da44:	d193      	bne.n	801d96e <ip_reass_chain_frag_into_datagram_and_validate+0xae>
 801da46:	e000      	b.n	801da4a <ip_reass_chain_frag_into_datagram_and_validate+0x18a>
      break;
 801da48:	bf00      	nop
  }

  /* If q is NULL, then we made it to the end of the list. Determine what to do now */
  if (q == NULL) {
 801da4a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801da4c:	2b00      	cmp	r3, #0
 801da4e:	d12d      	bne.n	801daac <ip_reass_chain_frag_into_datagram_and_validate+0x1ec>
    if (iprh_prev != NULL) {
 801da50:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801da52:	2b00      	cmp	r3, #0
 801da54:	d01c      	beq.n	801da90 <ip_reass_chain_frag_into_datagram_and_validate+0x1d0>
      /* this is (for now), the fragment with the highest offset:
       * chain it to the last fragment */
#if IP_REASS_CHECK_OVERLAP
      LWIP_ASSERT("check fragments don't overlap", iprh_prev->end <= iprh->start);
 801da56:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801da58:	88db      	ldrh	r3, [r3, #6]
 801da5a:	b29a      	uxth	r2, r3
 801da5c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801da5e:	889b      	ldrh	r3, [r3, #4]
 801da60:	b29b      	uxth	r3, r3
 801da62:	429a      	cmp	r2, r3
 801da64:	d906      	bls.n	801da74 <ip_reass_chain_frag_into_datagram_and_validate+0x1b4>
 801da66:	4b45      	ldr	r3, [pc, #276]	@ (801db7c <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 801da68:	f44f 72db 	mov.w	r2, #438	@ 0x1b6
 801da6c:	4944      	ldr	r1, [pc, #272]	@ (801db80 <ip_reass_chain_frag_into_datagram_and_validate+0x2c0>)
 801da6e:	4845      	ldr	r0, [pc, #276]	@ (801db84 <ip_reass_chain_frag_into_datagram_and_validate+0x2c4>)
 801da70:	f000 ff56 	bl	801e920 <iprintf>
#endif /* IP_REASS_CHECK_OVERLAP */
      iprh_prev->next_pbuf = new_p;
 801da74:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801da76:	68ba      	ldr	r2, [r7, #8]
 801da78:	601a      	str	r2, [r3, #0]
      if (iprh_prev->end != iprh->start) {
 801da7a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801da7c:	88db      	ldrh	r3, [r3, #6]
 801da7e:	b29a      	uxth	r2, r3
 801da80:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801da82:	889b      	ldrh	r3, [r3, #4]
 801da84:	b29b      	uxth	r3, r3
 801da86:	429a      	cmp	r2, r3
 801da88:	d010      	beq.n	801daac <ip_reass_chain_frag_into_datagram_and_validate+0x1ec>
        valid = 0;
 801da8a:	2300      	movs	r3, #0
 801da8c:	623b      	str	r3, [r7, #32]
 801da8e:	e00d      	b.n	801daac <ip_reass_chain_frag_into_datagram_and_validate+0x1ec>
      }
    } else {
#if IP_REASS_CHECK_OVERLAP
      LWIP_ASSERT("no previous fragment, this must be the first fragment!",
 801da90:	68fb      	ldr	r3, [r7, #12]
 801da92:	685b      	ldr	r3, [r3, #4]
 801da94:	2b00      	cmp	r3, #0
 801da96:	d006      	beq.n	801daa6 <ip_reass_chain_frag_into_datagram_and_validate+0x1e6>
 801da98:	4b38      	ldr	r3, [pc, #224]	@ (801db7c <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 801da9a:	f44f 72df 	mov.w	r2, #446	@ 0x1be
 801da9e:	493a      	ldr	r1, [pc, #232]	@ (801db88 <ip_reass_chain_frag_into_datagram_and_validate+0x2c8>)
 801daa0:	4838      	ldr	r0, [pc, #224]	@ (801db84 <ip_reass_chain_frag_into_datagram_and_validate+0x2c4>)
 801daa2:	f000 ff3d 	bl	801e920 <iprintf>
                  ipr->p == NULL);
#endif /* IP_REASS_CHECK_OVERLAP */
      /* this is the first fragment we ever received for this ip datagram */
      ipr->p = new_p;
 801daa6:	68fb      	ldr	r3, [r7, #12]
 801daa8:	68ba      	ldr	r2, [r7, #8]
 801daaa:	605a      	str	r2, [r3, #4]
    }
  }

  /* At this point, the validation part begins: */
  /* If we already received the last fragment */
  if (is_last || ((ipr->flags & IP_REASS_FLAG_LASTFRAG) != 0)) {
 801daac:	687b      	ldr	r3, [r7, #4]
 801daae:	2b00      	cmp	r3, #0
 801dab0:	d105      	bne.n	801dabe <ip_reass_chain_frag_into_datagram_and_validate+0x1fe>
 801dab2:	68fb      	ldr	r3, [r7, #12]
 801dab4:	7f9b      	ldrb	r3, [r3, #30]
 801dab6:	f003 0301 	and.w	r3, r3, #1
 801daba:	2b00      	cmp	r3, #0
 801dabc:	d059      	beq.n	801db72 <ip_reass_chain_frag_into_datagram_and_validate+0x2b2>
    /* and had no holes so far */
    if (valid) {
 801dabe:	6a3b      	ldr	r3, [r7, #32]
 801dac0:	2b00      	cmp	r3, #0
 801dac2:	d04f      	beq.n	801db64 <ip_reass_chain_frag_into_datagram_and_validate+0x2a4>
      /* then check if the rest of the fragments is here */
      /* Check if the queue starts with the first datagram */
      if ((ipr->p == NULL) || (((struct ip_reass_helper *)ipr->p->payload)->start != 0)) {
 801dac4:	68fb      	ldr	r3, [r7, #12]
 801dac6:	685b      	ldr	r3, [r3, #4]
 801dac8:	2b00      	cmp	r3, #0
 801daca:	d006      	beq.n	801dada <ip_reass_chain_frag_into_datagram_and_validate+0x21a>
 801dacc:	68fb      	ldr	r3, [r7, #12]
 801dace:	685b      	ldr	r3, [r3, #4]
 801dad0:	685b      	ldr	r3, [r3, #4]
 801dad2:	889b      	ldrh	r3, [r3, #4]
 801dad4:	b29b      	uxth	r3, r3
 801dad6:	2b00      	cmp	r3, #0
 801dad8:	d002      	beq.n	801dae0 <ip_reass_chain_frag_into_datagram_and_validate+0x220>
        valid = 0;
 801dada:	2300      	movs	r3, #0
 801dadc:	623b      	str	r3, [r7, #32]
 801dade:	e041      	b.n	801db64 <ip_reass_chain_frag_into_datagram_and_validate+0x2a4>
      } else {
        /* and check that there are no holes after this datagram */
        iprh_prev = iprh;
 801dae0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801dae2:	62bb      	str	r3, [r7, #40]	@ 0x28
        q = iprh->next_pbuf;
 801dae4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801dae6:	681b      	ldr	r3, [r3, #0]
 801dae8:	627b      	str	r3, [r7, #36]	@ 0x24
        while (q != NULL) {
 801daea:	e012      	b.n	801db12 <ip_reass_chain_frag_into_datagram_and_validate+0x252>
          iprh = (struct ip_reass_helper *)q->payload;
 801daec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801daee:	685b      	ldr	r3, [r3, #4]
 801daf0:	62fb      	str	r3, [r7, #44]	@ 0x2c
          if (iprh_prev->end != iprh->start) {
 801daf2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801daf4:	88db      	ldrh	r3, [r3, #6]
 801daf6:	b29a      	uxth	r2, r3
 801daf8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801dafa:	889b      	ldrh	r3, [r3, #4]
 801dafc:	b29b      	uxth	r3, r3
 801dafe:	429a      	cmp	r2, r3
 801db00:	d002      	beq.n	801db08 <ip_reass_chain_frag_into_datagram_and_validate+0x248>
            valid = 0;
 801db02:	2300      	movs	r3, #0
 801db04:	623b      	str	r3, [r7, #32]
            break;
 801db06:	e007      	b.n	801db18 <ip_reass_chain_frag_into_datagram_and_validate+0x258>
          }
          iprh_prev = iprh;
 801db08:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801db0a:	62bb      	str	r3, [r7, #40]	@ 0x28
          q = iprh->next_pbuf;
 801db0c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801db0e:	681b      	ldr	r3, [r3, #0]
 801db10:	627b      	str	r3, [r7, #36]	@ 0x24
        while (q != NULL) {
 801db12:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801db14:	2b00      	cmp	r3, #0
 801db16:	d1e9      	bne.n	801daec <ip_reass_chain_frag_into_datagram_and_validate+0x22c>
        }
        /* if still valid, all fragments are received
         * (because to the MF==0 already arrived */
        if (valid) {
 801db18:	6a3b      	ldr	r3, [r7, #32]
 801db1a:	2b00      	cmp	r3, #0
 801db1c:	d022      	beq.n	801db64 <ip_reass_chain_frag_into_datagram_and_validate+0x2a4>
          LWIP_ASSERT("sanity check", ipr->p != NULL);
 801db1e:	68fb      	ldr	r3, [r7, #12]
 801db20:	685b      	ldr	r3, [r3, #4]
 801db22:	2b00      	cmp	r3, #0
 801db24:	d106      	bne.n	801db34 <ip_reass_chain_frag_into_datagram_and_validate+0x274>
 801db26:	4b15      	ldr	r3, [pc, #84]	@ (801db7c <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 801db28:	f240 12df 	movw	r2, #479	@ 0x1df
 801db2c:	4917      	ldr	r1, [pc, #92]	@ (801db8c <ip_reass_chain_frag_into_datagram_and_validate+0x2cc>)
 801db2e:	4815      	ldr	r0, [pc, #84]	@ (801db84 <ip_reass_chain_frag_into_datagram_and_validate+0x2c4>)
 801db30:	f000 fef6 	bl	801e920 <iprintf>
          LWIP_ASSERT("sanity check",
 801db34:	68fb      	ldr	r3, [r7, #12]
 801db36:	685b      	ldr	r3, [r3, #4]
 801db38:	685b      	ldr	r3, [r3, #4]
 801db3a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 801db3c:	429a      	cmp	r2, r3
 801db3e:	d106      	bne.n	801db4e <ip_reass_chain_frag_into_datagram_and_validate+0x28e>
 801db40:	4b0e      	ldr	r3, [pc, #56]	@ (801db7c <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 801db42:	f44f 72f0 	mov.w	r2, #480	@ 0x1e0
 801db46:	4911      	ldr	r1, [pc, #68]	@ (801db8c <ip_reass_chain_frag_into_datagram_and_validate+0x2cc>)
 801db48:	480e      	ldr	r0, [pc, #56]	@ (801db84 <ip_reass_chain_frag_into_datagram_and_validate+0x2c4>)
 801db4a:	f000 fee9 	bl	801e920 <iprintf>
                      ((struct ip_reass_helper *)ipr->p->payload) != iprh);
          LWIP_ASSERT("validate_datagram:next_pbuf!=NULL",
 801db4e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801db50:	681b      	ldr	r3, [r3, #0]
 801db52:	2b00      	cmp	r3, #0
 801db54:	d006      	beq.n	801db64 <ip_reass_chain_frag_into_datagram_and_validate+0x2a4>
 801db56:	4b09      	ldr	r3, [pc, #36]	@ (801db7c <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 801db58:	f44f 72f1 	mov.w	r2, #482	@ 0x1e2
 801db5c:	490c      	ldr	r1, [pc, #48]	@ (801db90 <ip_reass_chain_frag_into_datagram_and_validate+0x2d0>)
 801db5e:	4809      	ldr	r0, [pc, #36]	@ (801db84 <ip_reass_chain_frag_into_datagram_and_validate+0x2c4>)
 801db60:	f000 fede 	bl	801e920 <iprintf>
      }
    }
    /* If valid is 0 here, there are some fragments missing in the middle
     * (since MF == 0 has already arrived). Such datagrams simply time out if
     * no more fragments are received... */
    return valid ? IP_REASS_VALIDATE_TELEGRAM_FINISHED : IP_REASS_VALIDATE_PBUF_QUEUED;
 801db64:	6a3b      	ldr	r3, [r7, #32]
 801db66:	2b00      	cmp	r3, #0
 801db68:	bf14      	ite	ne
 801db6a:	2301      	movne	r3, #1
 801db6c:	2300      	moveq	r3, #0
 801db6e:	b2db      	uxtb	r3, r3
 801db70:	e000      	b.n	801db74 <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
  }
  /* If we come here, not all fragments were received, yet! */
  return IP_REASS_VALIDATE_PBUF_QUEUED; /* not yet valid! */
 801db72:	2300      	movs	r3, #0
}
 801db74:	4618      	mov	r0, r3
 801db76:	3730      	adds	r7, #48	@ 0x30
 801db78:	46bd      	mov	sp, r7
 801db7a:	bd80      	pop	{r7, pc}
 801db7c:	08022ad8 	.word	0x08022ad8
 801db80:	08022bbc 	.word	0x08022bbc
 801db84:	08022b20 	.word	0x08022b20
 801db88:	08022bdc 	.word	0x08022bdc
 801db8c:	08022c14 	.word	0x08022c14
 801db90:	08022c24 	.word	0x08022c24

0801db94 <ip4_reass>:
 * @param p points to a pbuf chain of the fragment
 * @return NULL if reassembly is incomplete, ? otherwise
 */
struct pbuf *
ip4_reass(struct pbuf *p)
{
 801db94:	b580      	push	{r7, lr}
 801db96:	b08e      	sub	sp, #56	@ 0x38
 801db98:	af00      	add	r7, sp, #0
 801db9a:	6078      	str	r0, [r7, #4]
  int is_last;

  IPFRAG_STATS_INC(ip_frag.recv);
  MIB2_STATS_INC(mib2.ipreasmreqds);

  fraghdr = (struct ip_hdr *)p->payload;
 801db9c:	687b      	ldr	r3, [r7, #4]
 801db9e:	685b      	ldr	r3, [r3, #4]
 801dba0:	62bb      	str	r3, [r7, #40]	@ 0x28

  if (IPH_HL_BYTES(fraghdr) != IP_HLEN) {
 801dba2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801dba4:	781b      	ldrb	r3, [r3, #0]
 801dba6:	f003 030f 	and.w	r3, r3, #15
 801dbaa:	b2db      	uxtb	r3, r3
 801dbac:	009b      	lsls	r3, r3, #2
 801dbae:	b2db      	uxtb	r3, r3
 801dbb0:	2b14      	cmp	r3, #20
 801dbb2:	f040 8171 	bne.w	801de98 <ip4_reass+0x304>
    LWIP_DEBUGF(IP_REASS_DEBUG, ("ip4_reass: IP options currently not supported!\n"));
    IPFRAG_STATS_INC(ip_frag.err);
    goto nullreturn;
  }

  offset = IPH_OFFSET_BYTES(fraghdr);
 801dbb6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801dbb8:	88db      	ldrh	r3, [r3, #6]
 801dbba:	b29b      	uxth	r3, r3
 801dbbc:	4618      	mov	r0, r3
 801dbbe:	f7f5 fcb7 	bl	8013530 <lwip_htons>
 801dbc2:	4603      	mov	r3, r0
 801dbc4:	f3c3 030c 	ubfx	r3, r3, #0, #13
 801dbc8:	b29b      	uxth	r3, r3
 801dbca:	00db      	lsls	r3, r3, #3
 801dbcc:	84fb      	strh	r3, [r7, #38]	@ 0x26
  len = lwip_ntohs(IPH_LEN(fraghdr));
 801dbce:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801dbd0:	885b      	ldrh	r3, [r3, #2]
 801dbd2:	b29b      	uxth	r3, r3
 801dbd4:	4618      	mov	r0, r3
 801dbd6:	f7f5 fcab 	bl	8013530 <lwip_htons>
 801dbda:	4603      	mov	r3, r0
 801dbdc:	84bb      	strh	r3, [r7, #36]	@ 0x24
  hlen = IPH_HL_BYTES(fraghdr);
 801dbde:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801dbe0:	781b      	ldrb	r3, [r3, #0]
 801dbe2:	f003 030f 	and.w	r3, r3, #15
 801dbe6:	b2db      	uxtb	r3, r3
 801dbe8:	009b      	lsls	r3, r3, #2
 801dbea:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
  if (hlen > len) {
 801dbee:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 801dbf2:	b29b      	uxth	r3, r3
 801dbf4:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 801dbf6:	429a      	cmp	r2, r3
 801dbf8:	f0c0 8150 	bcc.w	801de9c <ip4_reass+0x308>
    /* invalid datagram */
    goto nullreturn;
  }
  len = (u16_t)(len - hlen);
 801dbfc:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 801dc00:	b29b      	uxth	r3, r3
 801dc02:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 801dc04:	1ad3      	subs	r3, r2, r3
 801dc06:	84bb      	strh	r3, [r7, #36]	@ 0x24

  /* Check if we are allowed to enqueue more datagrams. */
  clen = pbuf_clen(p);
 801dc08:	6878      	ldr	r0, [r7, #4]
 801dc0a:	f7f7 f9d9 	bl	8014fc0 <pbuf_clen>
 801dc0e:	4603      	mov	r3, r0
 801dc10:	843b      	strh	r3, [r7, #32]
  if ((ip_reass_pbufcount + clen) > IP_REASS_MAX_PBUFS) {
 801dc12:	4b8c      	ldr	r3, [pc, #560]	@ (801de44 <ip4_reass+0x2b0>)
 801dc14:	881b      	ldrh	r3, [r3, #0]
 801dc16:	461a      	mov	r2, r3
 801dc18:	8c3b      	ldrh	r3, [r7, #32]
 801dc1a:	4413      	add	r3, r2
 801dc1c:	2b0a      	cmp	r3, #10
 801dc1e:	dd10      	ble.n	801dc42 <ip4_reass+0xae>
#if IP_REASS_FREE_OLDEST
    if (!ip_reass_remove_oldest_datagram(fraghdr, clen) ||
 801dc20:	8c3b      	ldrh	r3, [r7, #32]
 801dc22:	4619      	mov	r1, r3
 801dc24:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 801dc26:	f7ff fd81 	bl	801d72c <ip_reass_remove_oldest_datagram>
 801dc2a:	4603      	mov	r3, r0
 801dc2c:	2b00      	cmp	r3, #0
 801dc2e:	f000 8137 	beq.w	801dea0 <ip4_reass+0x30c>
        ((ip_reass_pbufcount + clen) > IP_REASS_MAX_PBUFS))
 801dc32:	4b84      	ldr	r3, [pc, #528]	@ (801de44 <ip4_reass+0x2b0>)
 801dc34:	881b      	ldrh	r3, [r3, #0]
 801dc36:	461a      	mov	r2, r3
 801dc38:	8c3b      	ldrh	r3, [r7, #32]
 801dc3a:	4413      	add	r3, r2
    if (!ip_reass_remove_oldest_datagram(fraghdr, clen) ||
 801dc3c:	2b0a      	cmp	r3, #10
 801dc3e:	f300 812f 	bgt.w	801dea0 <ip4_reass+0x30c>
    }
  }

  /* Look for the datagram the fragment belongs to in the current datagram queue,
   * remembering the previous in the queue for later dequeueing. */
  for (ipr = reassdatagrams; ipr != NULL; ipr = ipr->next) {
 801dc42:	4b81      	ldr	r3, [pc, #516]	@ (801de48 <ip4_reass+0x2b4>)
 801dc44:	681b      	ldr	r3, [r3, #0]
 801dc46:	633b      	str	r3, [r7, #48]	@ 0x30
 801dc48:	e015      	b.n	801dc76 <ip4_reass+0xe2>
    /* Check if the incoming fragment matches the one currently present
       in the reassembly buffer. If so, we proceed with copying the
       fragment into the buffer. */
    if (IP_ADDRESSES_AND_ID_MATCH(&ipr->iphdr, fraghdr)) {
 801dc4a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801dc4c:	695a      	ldr	r2, [r3, #20]
 801dc4e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801dc50:	68db      	ldr	r3, [r3, #12]
 801dc52:	429a      	cmp	r2, r3
 801dc54:	d10c      	bne.n	801dc70 <ip4_reass+0xdc>
 801dc56:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801dc58:	699a      	ldr	r2, [r3, #24]
 801dc5a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801dc5c:	691b      	ldr	r3, [r3, #16]
 801dc5e:	429a      	cmp	r2, r3
 801dc60:	d106      	bne.n	801dc70 <ip4_reass+0xdc>
 801dc62:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801dc64:	899a      	ldrh	r2, [r3, #12]
 801dc66:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801dc68:	889b      	ldrh	r3, [r3, #4]
 801dc6a:	b29b      	uxth	r3, r3
 801dc6c:	429a      	cmp	r2, r3
 801dc6e:	d006      	beq.n	801dc7e <ip4_reass+0xea>
  for (ipr = reassdatagrams; ipr != NULL; ipr = ipr->next) {
 801dc70:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801dc72:	681b      	ldr	r3, [r3, #0]
 801dc74:	633b      	str	r3, [r7, #48]	@ 0x30
 801dc76:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801dc78:	2b00      	cmp	r3, #0
 801dc7a:	d1e6      	bne.n	801dc4a <ip4_reass+0xb6>
 801dc7c:	e000      	b.n	801dc80 <ip4_reass+0xec>
      LWIP_DEBUGF(IP_REASS_DEBUG, ("ip4_reass: matching previous fragment ID=%"X16_F"\n",
                                   lwip_ntohs(IPH_ID(fraghdr))));
      IPFRAG_STATS_INC(ip_frag.cachehit);
      break;
 801dc7e:	bf00      	nop
    }
  }

  if (ipr == NULL) {
 801dc80:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801dc82:	2b00      	cmp	r3, #0
 801dc84:	d109      	bne.n	801dc9a <ip4_reass+0x106>
    /* Enqueue a new datagram into the datagram queue */
    ipr = ip_reass_enqueue_new_datagram(fraghdr, clen);
 801dc86:	8c3b      	ldrh	r3, [r7, #32]
 801dc88:	4619      	mov	r1, r3
 801dc8a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 801dc8c:	f7ff fdb0 	bl	801d7f0 <ip_reass_enqueue_new_datagram>
 801dc90:	6338      	str	r0, [r7, #48]	@ 0x30
    /* Bail if unable to enqueue */
    if (ipr == NULL) {
 801dc92:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801dc94:	2b00      	cmp	r3, #0
 801dc96:	d11c      	bne.n	801dcd2 <ip4_reass+0x13e>
      goto nullreturn;
 801dc98:	e105      	b.n	801dea6 <ip4_reass+0x312>
    }
  } else {
    if (((lwip_ntohs(IPH_OFFSET(fraghdr)) & IP_OFFMASK) == 0) &&
 801dc9a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801dc9c:	88db      	ldrh	r3, [r3, #6]
 801dc9e:	b29b      	uxth	r3, r3
 801dca0:	4618      	mov	r0, r3
 801dca2:	f7f5 fc45 	bl	8013530 <lwip_htons>
 801dca6:	4603      	mov	r3, r0
 801dca8:	f3c3 030c 	ubfx	r3, r3, #0, #13
 801dcac:	2b00      	cmp	r3, #0
 801dcae:	d110      	bne.n	801dcd2 <ip4_reass+0x13e>
        ((lwip_ntohs(IPH_OFFSET(&ipr->iphdr)) & IP_OFFMASK) != 0)) {
 801dcb0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801dcb2:	89db      	ldrh	r3, [r3, #14]
 801dcb4:	4618      	mov	r0, r3
 801dcb6:	f7f5 fc3b 	bl	8013530 <lwip_htons>
 801dcba:	4603      	mov	r3, r0
 801dcbc:	f3c3 030c 	ubfx	r3, r3, #0, #13
    if (((lwip_ntohs(IPH_OFFSET(fraghdr)) & IP_OFFMASK) == 0) &&
 801dcc0:	2b00      	cmp	r3, #0
 801dcc2:	d006      	beq.n	801dcd2 <ip4_reass+0x13e>
      /* ipr->iphdr is not the header from the first fragment, but fraghdr is
       * -> copy fraghdr into ipr->iphdr since we want to have the header
       * of the first fragment (for ICMP time exceeded and later, for copying
       * all options, if supported)*/
      SMEMCPY(&ipr->iphdr, fraghdr, IP_HLEN);
 801dcc4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801dcc6:	3308      	adds	r3, #8
 801dcc8:	2214      	movs	r2, #20
 801dcca:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 801dccc:	4618      	mov	r0, r3
 801dcce:	f000 ff58 	bl	801eb82 <memcpy>

  /* At this point, we have either created a new entry or pointing
   * to an existing one */

  /* check for 'no more fragments', and update queue entry*/
  is_last = (IPH_OFFSET(fraghdr) & PP_NTOHS(IP_MF)) == 0;
 801dcd2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801dcd4:	88db      	ldrh	r3, [r3, #6]
 801dcd6:	b29b      	uxth	r3, r3
 801dcd8:	f003 0320 	and.w	r3, r3, #32
 801dcdc:	2b00      	cmp	r3, #0
 801dcde:	bf0c      	ite	eq
 801dce0:	2301      	moveq	r3, #1
 801dce2:	2300      	movne	r3, #0
 801dce4:	b2db      	uxtb	r3, r3
 801dce6:	61fb      	str	r3, [r7, #28]
  if (is_last) {
 801dce8:	69fb      	ldr	r3, [r7, #28]
 801dcea:	2b00      	cmp	r3, #0
 801dcec:	d00e      	beq.n	801dd0c <ip4_reass+0x178>
    u16_t datagram_len = (u16_t)(offset + len);
 801dcee:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 801dcf0:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 801dcf2:	4413      	add	r3, r2
 801dcf4:	837b      	strh	r3, [r7, #26]
    if ((datagram_len < offset) || (datagram_len > (0xFFFF - IP_HLEN))) {
 801dcf6:	8b7a      	ldrh	r2, [r7, #26]
 801dcf8:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 801dcfa:	429a      	cmp	r2, r3
 801dcfc:	f0c0 80a0 	bcc.w	801de40 <ip4_reass+0x2ac>
 801dd00:	8b7b      	ldrh	r3, [r7, #26]
 801dd02:	f64f 72eb 	movw	r2, #65515	@ 0xffeb
 801dd06:	4293      	cmp	r3, r2
 801dd08:	f200 809a 	bhi.w	801de40 <ip4_reass+0x2ac>
      goto nullreturn_ipr;
    }
  }
  /* find the right place to insert this pbuf */
  /* @todo: trim pbufs if fragments are overlapping */
  valid = ip_reass_chain_frag_into_datagram_and_validate(ipr, p, is_last);
 801dd0c:	69fa      	ldr	r2, [r7, #28]
 801dd0e:	6879      	ldr	r1, [r7, #4]
 801dd10:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 801dd12:	f7ff fdd5 	bl	801d8c0 <ip_reass_chain_frag_into_datagram_and_validate>
 801dd16:	6178      	str	r0, [r7, #20]
  if (valid == IP_REASS_VALIDATE_PBUF_DROPPED) {
 801dd18:	697b      	ldr	r3, [r7, #20]
 801dd1a:	f1b3 3fff 	cmp.w	r3, #4294967295
 801dd1e:	f000 809b 	beq.w	801de58 <ip4_reass+0x2c4>
  /* if we come here, the pbuf has been enqueued */

  /* Track the current number of pbufs current 'in-flight', in order to limit
     the number of fragments that may be enqueued at any one time
     (overflow checked by testing against IP_REASS_MAX_PBUFS) */
  ip_reass_pbufcount = (u16_t)(ip_reass_pbufcount + clen);
 801dd22:	4b48      	ldr	r3, [pc, #288]	@ (801de44 <ip4_reass+0x2b0>)
 801dd24:	881a      	ldrh	r2, [r3, #0]
 801dd26:	8c3b      	ldrh	r3, [r7, #32]
 801dd28:	4413      	add	r3, r2
 801dd2a:	b29a      	uxth	r2, r3
 801dd2c:	4b45      	ldr	r3, [pc, #276]	@ (801de44 <ip4_reass+0x2b0>)
 801dd2e:	801a      	strh	r2, [r3, #0]
  if (is_last) {
 801dd30:	69fb      	ldr	r3, [r7, #28]
 801dd32:	2b00      	cmp	r3, #0
 801dd34:	d00d      	beq.n	801dd52 <ip4_reass+0x1be>
    u16_t datagram_len = (u16_t)(offset + len);
 801dd36:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 801dd38:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 801dd3a:	4413      	add	r3, r2
 801dd3c:	827b      	strh	r3, [r7, #18]
    ipr->datagram_len = datagram_len;
 801dd3e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801dd40:	8a7a      	ldrh	r2, [r7, #18]
 801dd42:	839a      	strh	r2, [r3, #28]
    ipr->flags |= IP_REASS_FLAG_LASTFRAG;
 801dd44:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801dd46:	7f9b      	ldrb	r3, [r3, #30]
 801dd48:	f043 0301 	orr.w	r3, r3, #1
 801dd4c:	b2da      	uxtb	r2, r3
 801dd4e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801dd50:	779a      	strb	r2, [r3, #30]
    LWIP_DEBUGF(IP_REASS_DEBUG,
                ("ip4_reass: last fragment seen, total len %"S16_F"\n",
                 ipr->datagram_len));
  }

  if (valid == IP_REASS_VALIDATE_TELEGRAM_FINISHED) {
 801dd52:	697b      	ldr	r3, [r7, #20]
 801dd54:	2b01      	cmp	r3, #1
 801dd56:	d171      	bne.n	801de3c <ip4_reass+0x2a8>
    struct ip_reassdata *ipr_prev;
    /* the totally last fragment (flag more fragments = 0) was received at least
     * once AND all fragments are received */
    u16_t datagram_len = (u16_t)(ipr->datagram_len + IP_HLEN);
 801dd58:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801dd5a:	8b9b      	ldrh	r3, [r3, #28]
 801dd5c:	3314      	adds	r3, #20
 801dd5e:	823b      	strh	r3, [r7, #16]

    /* save the second pbuf before copying the header over the pointer */
    r = ((struct ip_reass_helper *)ipr->p->payload)->next_pbuf;
 801dd60:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801dd62:	685b      	ldr	r3, [r3, #4]
 801dd64:	685b      	ldr	r3, [r3, #4]
 801dd66:	681b      	ldr	r3, [r3, #0]
 801dd68:	637b      	str	r3, [r7, #52]	@ 0x34

    /* copy the original ip header back to the first pbuf */
    fraghdr = (struct ip_hdr *)(ipr->p->payload);
 801dd6a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801dd6c:	685b      	ldr	r3, [r3, #4]
 801dd6e:	685b      	ldr	r3, [r3, #4]
 801dd70:	62bb      	str	r3, [r7, #40]	@ 0x28
    SMEMCPY(fraghdr, &ipr->iphdr, IP_HLEN);
 801dd72:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801dd74:	3308      	adds	r3, #8
 801dd76:	2214      	movs	r2, #20
 801dd78:	4619      	mov	r1, r3
 801dd7a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 801dd7c:	f000 ff01 	bl	801eb82 <memcpy>
    IPH_LEN_SET(fraghdr, lwip_htons(datagram_len));
 801dd80:	8a3b      	ldrh	r3, [r7, #16]
 801dd82:	4618      	mov	r0, r3
 801dd84:	f7f5 fbd4 	bl	8013530 <lwip_htons>
 801dd88:	4603      	mov	r3, r0
 801dd8a:	461a      	mov	r2, r3
 801dd8c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801dd8e:	805a      	strh	r2, [r3, #2]
    IPH_OFFSET_SET(fraghdr, 0);
 801dd90:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801dd92:	2200      	movs	r2, #0
 801dd94:	719a      	strb	r2, [r3, #6]
 801dd96:	2200      	movs	r2, #0
 801dd98:	71da      	strb	r2, [r3, #7]
    IPH_CHKSUM_SET(fraghdr, 0);
 801dd9a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801dd9c:	2200      	movs	r2, #0
 801dd9e:	729a      	strb	r2, [r3, #10]
 801dda0:	2200      	movs	r2, #0
 801dda2:	72da      	strb	r2, [r3, #11]
    IF__NETIF_CHECKSUM_ENABLED(ip_current_input_netif(), NETIF_CHECKSUM_GEN_IP) {
      IPH_CHKSUM_SET(fraghdr, inet_chksum(fraghdr, IP_HLEN));
    }
#endif /* CHECKSUM_GEN_IP */

    p = ipr->p;
 801dda4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801dda6:	685b      	ldr	r3, [r3, #4]
 801dda8:	607b      	str	r3, [r7, #4]

    /* chain together the pbufs contained within the reass_data list. */
    while (r != NULL) {
 801ddaa:	e00d      	b.n	801ddc8 <ip4_reass+0x234>
      iprh = (struct ip_reass_helper *)r->payload;
 801ddac:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801ddae:	685b      	ldr	r3, [r3, #4]
 801ddb0:	60fb      	str	r3, [r7, #12]

      /* hide the ip header for every succeeding fragment */
      pbuf_remove_header(r, IP_HLEN);
 801ddb2:	2114      	movs	r1, #20
 801ddb4:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 801ddb6:	f7f6 ffef 	bl	8014d98 <pbuf_remove_header>
      pbuf_cat(p, r);
 801ddba:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 801ddbc:	6878      	ldr	r0, [r7, #4]
 801ddbe:	f7f7 f93f 	bl	8015040 <pbuf_cat>
      r = iprh->next_pbuf;
 801ddc2:	68fb      	ldr	r3, [r7, #12]
 801ddc4:	681b      	ldr	r3, [r3, #0]
 801ddc6:	637b      	str	r3, [r7, #52]	@ 0x34
    while (r != NULL) {
 801ddc8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801ddca:	2b00      	cmp	r3, #0
 801ddcc:	d1ee      	bne.n	801ddac <ip4_reass+0x218>
    }

    /* find the previous entry in the linked list */
    if (ipr == reassdatagrams) {
 801ddce:	4b1e      	ldr	r3, [pc, #120]	@ (801de48 <ip4_reass+0x2b4>)
 801ddd0:	681b      	ldr	r3, [r3, #0]
 801ddd2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 801ddd4:	429a      	cmp	r2, r3
 801ddd6:	d102      	bne.n	801ddde <ip4_reass+0x24a>
      ipr_prev = NULL;
 801ddd8:	2300      	movs	r3, #0
 801ddda:	62fb      	str	r3, [r7, #44]	@ 0x2c
 801dddc:	e010      	b.n	801de00 <ip4_reass+0x26c>
    } else {
      for (ipr_prev = reassdatagrams; ipr_prev != NULL; ipr_prev = ipr_prev->next) {
 801ddde:	4b1a      	ldr	r3, [pc, #104]	@ (801de48 <ip4_reass+0x2b4>)
 801dde0:	681b      	ldr	r3, [r3, #0]
 801dde2:	62fb      	str	r3, [r7, #44]	@ 0x2c
 801dde4:	e007      	b.n	801ddf6 <ip4_reass+0x262>
        if (ipr_prev->next == ipr) {
 801dde6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801dde8:	681b      	ldr	r3, [r3, #0]
 801ddea:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 801ddec:	429a      	cmp	r2, r3
 801ddee:	d006      	beq.n	801ddfe <ip4_reass+0x26a>
      for (ipr_prev = reassdatagrams; ipr_prev != NULL; ipr_prev = ipr_prev->next) {
 801ddf0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801ddf2:	681b      	ldr	r3, [r3, #0]
 801ddf4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 801ddf6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801ddf8:	2b00      	cmp	r3, #0
 801ddfa:	d1f4      	bne.n	801dde6 <ip4_reass+0x252>
 801ddfc:	e000      	b.n	801de00 <ip4_reass+0x26c>
          break;
 801ddfe:	bf00      	nop
        }
      }
    }

    /* release the sources allocate for the fragment queue entry */
    ip_reass_dequeue_datagram(ipr, ipr_prev);
 801de00:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 801de02:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 801de04:	f7ff fd2e 	bl	801d864 <ip_reass_dequeue_datagram>

    /* and adjust the number of pbufs currently queued for reassembly. */
    clen = pbuf_clen(p);
 801de08:	6878      	ldr	r0, [r7, #4]
 801de0a:	f7f7 f8d9 	bl	8014fc0 <pbuf_clen>
 801de0e:	4603      	mov	r3, r0
 801de10:	843b      	strh	r3, [r7, #32]
    LWIP_ASSERT("ip_reass_pbufcount >= clen", ip_reass_pbufcount >= clen);
 801de12:	4b0c      	ldr	r3, [pc, #48]	@ (801de44 <ip4_reass+0x2b0>)
 801de14:	881b      	ldrh	r3, [r3, #0]
 801de16:	8c3a      	ldrh	r2, [r7, #32]
 801de18:	429a      	cmp	r2, r3
 801de1a:	d906      	bls.n	801de2a <ip4_reass+0x296>
 801de1c:	4b0b      	ldr	r3, [pc, #44]	@ (801de4c <ip4_reass+0x2b8>)
 801de1e:	f240 229b 	movw	r2, #667	@ 0x29b
 801de22:	490b      	ldr	r1, [pc, #44]	@ (801de50 <ip4_reass+0x2bc>)
 801de24:	480b      	ldr	r0, [pc, #44]	@ (801de54 <ip4_reass+0x2c0>)
 801de26:	f000 fd7b 	bl	801e920 <iprintf>
    ip_reass_pbufcount = (u16_t)(ip_reass_pbufcount - clen);
 801de2a:	4b06      	ldr	r3, [pc, #24]	@ (801de44 <ip4_reass+0x2b0>)
 801de2c:	881a      	ldrh	r2, [r3, #0]
 801de2e:	8c3b      	ldrh	r3, [r7, #32]
 801de30:	1ad3      	subs	r3, r2, r3
 801de32:	b29a      	uxth	r2, r3
 801de34:	4b03      	ldr	r3, [pc, #12]	@ (801de44 <ip4_reass+0x2b0>)
 801de36:	801a      	strh	r2, [r3, #0]

    MIB2_STATS_INC(mib2.ipreasmoks);

    /* Return the pbuf chain */
    return p;
 801de38:	687b      	ldr	r3, [r7, #4]
 801de3a:	e038      	b.n	801deae <ip4_reass+0x31a>
  }
  /* the datagram is not (yet?) reassembled completely */
  LWIP_DEBUGF(IP_REASS_DEBUG, ("ip_reass_pbufcount: %d out\n", ip_reass_pbufcount));
  return NULL;
 801de3c:	2300      	movs	r3, #0
 801de3e:	e036      	b.n	801deae <ip4_reass+0x31a>
      goto nullreturn_ipr;
 801de40:	bf00      	nop
 801de42:	e00a      	b.n	801de5a <ip4_reass+0x2c6>
 801de44:	240088ec 	.word	0x240088ec
 801de48:	240088e8 	.word	0x240088e8
 801de4c:	08022ad8 	.word	0x08022ad8
 801de50:	08022c48 	.word	0x08022c48
 801de54:	08022b20 	.word	0x08022b20
    goto nullreturn_ipr;
 801de58:	bf00      	nop

nullreturn_ipr:
  LWIP_ASSERT("ipr != NULL", ipr != NULL);
 801de5a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801de5c:	2b00      	cmp	r3, #0
 801de5e:	d106      	bne.n	801de6e <ip4_reass+0x2da>
 801de60:	4b15      	ldr	r3, [pc, #84]	@ (801deb8 <ip4_reass+0x324>)
 801de62:	f44f 722a 	mov.w	r2, #680	@ 0x2a8
 801de66:	4915      	ldr	r1, [pc, #84]	@ (801debc <ip4_reass+0x328>)
 801de68:	4815      	ldr	r0, [pc, #84]	@ (801dec0 <ip4_reass+0x32c>)
 801de6a:	f000 fd59 	bl	801e920 <iprintf>
  if (ipr->p == NULL) {
 801de6e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801de70:	685b      	ldr	r3, [r3, #4]
 801de72:	2b00      	cmp	r3, #0
 801de74:	d116      	bne.n	801dea4 <ip4_reass+0x310>
    /* dropped pbuf after creating a new datagram entry: remove the entry, too */
    LWIP_ASSERT("not firstalthough just enqueued", ipr == reassdatagrams);
 801de76:	4b13      	ldr	r3, [pc, #76]	@ (801dec4 <ip4_reass+0x330>)
 801de78:	681b      	ldr	r3, [r3, #0]
 801de7a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 801de7c:	429a      	cmp	r2, r3
 801de7e:	d006      	beq.n	801de8e <ip4_reass+0x2fa>
 801de80:	4b0d      	ldr	r3, [pc, #52]	@ (801deb8 <ip4_reass+0x324>)
 801de82:	f240 22ab 	movw	r2, #683	@ 0x2ab
 801de86:	4910      	ldr	r1, [pc, #64]	@ (801dec8 <ip4_reass+0x334>)
 801de88:	480d      	ldr	r0, [pc, #52]	@ (801dec0 <ip4_reass+0x32c>)
 801de8a:	f000 fd49 	bl	801e920 <iprintf>
    ip_reass_dequeue_datagram(ipr, NULL);
 801de8e:	2100      	movs	r1, #0
 801de90:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 801de92:	f7ff fce7 	bl	801d864 <ip_reass_dequeue_datagram>
 801de96:	e006      	b.n	801dea6 <ip4_reass+0x312>
    goto nullreturn;
 801de98:	bf00      	nop
 801de9a:	e004      	b.n	801dea6 <ip4_reass+0x312>
    goto nullreturn;
 801de9c:	bf00      	nop
 801de9e:	e002      	b.n	801dea6 <ip4_reass+0x312>
      goto nullreturn;
 801dea0:	bf00      	nop
 801dea2:	e000      	b.n	801dea6 <ip4_reass+0x312>
  }

nullreturn:
 801dea4:	bf00      	nop
  LWIP_DEBUGF(IP_REASS_DEBUG, ("ip4_reass: nullreturn\n"));
  IPFRAG_STATS_INC(ip_frag.drop);
  pbuf_free(p);
 801dea6:	6878      	ldr	r0, [r7, #4]
 801dea8:	f7f6 fffc 	bl	8014ea4 <pbuf_free>
  return NULL;
 801deac:	2300      	movs	r3, #0
}
 801deae:	4618      	mov	r0, r3
 801deb0:	3738      	adds	r7, #56	@ 0x38
 801deb2:	46bd      	mov	sp, r7
 801deb4:	bd80      	pop	{r7, pc}
 801deb6:	bf00      	nop
 801deb8:	08022ad8 	.word	0x08022ad8
 801debc:	08022c64 	.word	0x08022c64
 801dec0:	08022b20 	.word	0x08022b20
 801dec4:	240088e8 	.word	0x240088e8
 801dec8:	08022c70 	.word	0x08022c70

0801decc <ip_frag_alloc_pbuf_custom_ref>:
#if IP_FRAG
#if !LWIP_NETIF_TX_SINGLE_PBUF
/** Allocate a new struct pbuf_custom_ref */
static struct pbuf_custom_ref *
ip_frag_alloc_pbuf_custom_ref(void)
{
 801decc:	b580      	push	{r7, lr}
 801dece:	af00      	add	r7, sp, #0
  return (struct pbuf_custom_ref *)memp_malloc(MEMP_FRAG_PBUF);
 801ded0:	2005      	movs	r0, #5
 801ded2:	f7f6 f8cd 	bl	8014070 <memp_malloc>
 801ded6:	4603      	mov	r3, r0
}
 801ded8:	4618      	mov	r0, r3
 801deda:	bd80      	pop	{r7, pc}

0801dedc <ip_frag_free_pbuf_custom_ref>:

/** Free a struct pbuf_custom_ref */
static void
ip_frag_free_pbuf_custom_ref(struct pbuf_custom_ref *p)
{
 801dedc:	b580      	push	{r7, lr}
 801dede:	b082      	sub	sp, #8
 801dee0:	af00      	add	r7, sp, #0
 801dee2:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("p != NULL", p != NULL);
 801dee4:	687b      	ldr	r3, [r7, #4]
 801dee6:	2b00      	cmp	r3, #0
 801dee8:	d106      	bne.n	801def8 <ip_frag_free_pbuf_custom_ref+0x1c>
 801deea:	4b07      	ldr	r3, [pc, #28]	@ (801df08 <ip_frag_free_pbuf_custom_ref+0x2c>)
 801deec:	f44f 7231 	mov.w	r2, #708	@ 0x2c4
 801def0:	4906      	ldr	r1, [pc, #24]	@ (801df0c <ip_frag_free_pbuf_custom_ref+0x30>)
 801def2:	4807      	ldr	r0, [pc, #28]	@ (801df10 <ip_frag_free_pbuf_custom_ref+0x34>)
 801def4:	f000 fd14 	bl	801e920 <iprintf>
  memp_free(MEMP_FRAG_PBUF, p);
 801def8:	6879      	ldr	r1, [r7, #4]
 801defa:	2005      	movs	r0, #5
 801defc:	f7f6 f92e 	bl	801415c <memp_free>
}
 801df00:	bf00      	nop
 801df02:	3708      	adds	r7, #8
 801df04:	46bd      	mov	sp, r7
 801df06:	bd80      	pop	{r7, pc}
 801df08:	08022ad8 	.word	0x08022ad8
 801df0c:	08022c90 	.word	0x08022c90
 801df10:	08022b20 	.word	0x08022b20

0801df14 <ipfrag_free_pbuf_custom>:

/** Free-callback function to free a 'struct pbuf_custom_ref', called by
 * pbuf_free. */
static void
ipfrag_free_pbuf_custom(struct pbuf *p)
{
 801df14:	b580      	push	{r7, lr}
 801df16:	b084      	sub	sp, #16
 801df18:	af00      	add	r7, sp, #0
 801df1a:	6078      	str	r0, [r7, #4]
  struct pbuf_custom_ref *pcr = (struct pbuf_custom_ref *)p;
 801df1c:	687b      	ldr	r3, [r7, #4]
 801df1e:	60fb      	str	r3, [r7, #12]
  LWIP_ASSERT("pcr != NULL", pcr != NULL);
 801df20:	68fb      	ldr	r3, [r7, #12]
 801df22:	2b00      	cmp	r3, #0
 801df24:	d106      	bne.n	801df34 <ipfrag_free_pbuf_custom+0x20>
 801df26:	4b11      	ldr	r3, [pc, #68]	@ (801df6c <ipfrag_free_pbuf_custom+0x58>)
 801df28:	f240 22ce 	movw	r2, #718	@ 0x2ce
 801df2c:	4910      	ldr	r1, [pc, #64]	@ (801df70 <ipfrag_free_pbuf_custom+0x5c>)
 801df2e:	4811      	ldr	r0, [pc, #68]	@ (801df74 <ipfrag_free_pbuf_custom+0x60>)
 801df30:	f000 fcf6 	bl	801e920 <iprintf>
  LWIP_ASSERT("pcr == p", (void *)pcr == (void *)p);
 801df34:	68fa      	ldr	r2, [r7, #12]
 801df36:	687b      	ldr	r3, [r7, #4]
 801df38:	429a      	cmp	r2, r3
 801df3a:	d006      	beq.n	801df4a <ipfrag_free_pbuf_custom+0x36>
 801df3c:	4b0b      	ldr	r3, [pc, #44]	@ (801df6c <ipfrag_free_pbuf_custom+0x58>)
 801df3e:	f240 22cf 	movw	r2, #719	@ 0x2cf
 801df42:	490d      	ldr	r1, [pc, #52]	@ (801df78 <ipfrag_free_pbuf_custom+0x64>)
 801df44:	480b      	ldr	r0, [pc, #44]	@ (801df74 <ipfrag_free_pbuf_custom+0x60>)
 801df46:	f000 fceb 	bl	801e920 <iprintf>
  if (pcr->original != NULL) {
 801df4a:	68fb      	ldr	r3, [r7, #12]
 801df4c:	695b      	ldr	r3, [r3, #20]
 801df4e:	2b00      	cmp	r3, #0
 801df50:	d004      	beq.n	801df5c <ipfrag_free_pbuf_custom+0x48>
    pbuf_free(pcr->original);
 801df52:	68fb      	ldr	r3, [r7, #12]
 801df54:	695b      	ldr	r3, [r3, #20]
 801df56:	4618      	mov	r0, r3
 801df58:	f7f6 ffa4 	bl	8014ea4 <pbuf_free>
  }
  ip_frag_free_pbuf_custom_ref(pcr);
 801df5c:	68f8      	ldr	r0, [r7, #12]
 801df5e:	f7ff ffbd 	bl	801dedc <ip_frag_free_pbuf_custom_ref>
}
 801df62:	bf00      	nop
 801df64:	3710      	adds	r7, #16
 801df66:	46bd      	mov	sp, r7
 801df68:	bd80      	pop	{r7, pc}
 801df6a:	bf00      	nop
 801df6c:	08022ad8 	.word	0x08022ad8
 801df70:	08022c9c 	.word	0x08022c9c
 801df74:	08022b20 	.word	0x08022b20
 801df78:	08022ca8 	.word	0x08022ca8

0801df7c <ip4_frag>:
 *
 * @return ERR_OK if sent successfully, err_t otherwise
 */
err_t
ip4_frag(struct pbuf *p, struct netif *netif, const ip4_addr_t *dest)
{
 801df7c:	b580      	push	{r7, lr}
 801df7e:	b094      	sub	sp, #80	@ 0x50
 801df80:	af02      	add	r7, sp, #8
 801df82:	60f8      	str	r0, [r7, #12]
 801df84:	60b9      	str	r1, [r7, #8]
 801df86:	607a      	str	r2, [r7, #4]
  struct pbuf *rambuf;
#if !LWIP_NETIF_TX_SINGLE_PBUF
  struct pbuf *newpbuf;
  u16_t newpbuflen = 0;
 801df88:	2300      	movs	r3, #0
 801df8a:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
  u16_t left_to_copy;
#endif
  struct ip_hdr *original_iphdr;
  struct ip_hdr *iphdr;
  const u16_t nfb = (u16_t)((netif->mtu - IP_HLEN) / 8);
 801df8e:	68bb      	ldr	r3, [r7, #8]
 801df90:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 801df92:	3b14      	subs	r3, #20
 801df94:	2b00      	cmp	r3, #0
 801df96:	da00      	bge.n	801df9a <ip4_frag+0x1e>
 801df98:	3307      	adds	r3, #7
 801df9a:	10db      	asrs	r3, r3, #3
 801df9c:	877b      	strh	r3, [r7, #58]	@ 0x3a
  u16_t left, fragsize;
  u16_t ofo;
  int last;
  u16_t poff = IP_HLEN;
 801df9e:	2314      	movs	r3, #20
 801dfa0:	87fb      	strh	r3, [r7, #62]	@ 0x3e
  u16_t tmp;
  int mf_set;

  original_iphdr = (struct ip_hdr *)p->payload;
 801dfa2:	68fb      	ldr	r3, [r7, #12]
 801dfa4:	685b      	ldr	r3, [r3, #4]
 801dfa6:	637b      	str	r3, [r7, #52]	@ 0x34
  iphdr = original_iphdr;
 801dfa8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801dfaa:	633b      	str	r3, [r7, #48]	@ 0x30
  if (IPH_HL_BYTES(iphdr) != IP_HLEN) {
 801dfac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801dfae:	781b      	ldrb	r3, [r3, #0]
 801dfb0:	f003 030f 	and.w	r3, r3, #15
 801dfb4:	b2db      	uxtb	r3, r3
 801dfb6:	009b      	lsls	r3, r3, #2
 801dfb8:	b2db      	uxtb	r3, r3
 801dfba:	2b14      	cmp	r3, #20
 801dfbc:	d002      	beq.n	801dfc4 <ip4_frag+0x48>
    /* ip4_frag() does not support IP options */
    return ERR_VAL;
 801dfbe:	f06f 0305 	mvn.w	r3, #5
 801dfc2:	e110      	b.n	801e1e6 <ip4_frag+0x26a>
  }
  LWIP_ERROR("ip4_frag(): pbuf too short", p->len >= IP_HLEN, return ERR_VAL);
 801dfc4:	68fb      	ldr	r3, [r7, #12]
 801dfc6:	895b      	ldrh	r3, [r3, #10]
 801dfc8:	2b13      	cmp	r3, #19
 801dfca:	d809      	bhi.n	801dfe0 <ip4_frag+0x64>
 801dfcc:	4b88      	ldr	r3, [pc, #544]	@ (801e1f0 <ip4_frag+0x274>)
 801dfce:	f44f 723f 	mov.w	r2, #764	@ 0x2fc
 801dfd2:	4988      	ldr	r1, [pc, #544]	@ (801e1f4 <ip4_frag+0x278>)
 801dfd4:	4888      	ldr	r0, [pc, #544]	@ (801e1f8 <ip4_frag+0x27c>)
 801dfd6:	f000 fca3 	bl	801e920 <iprintf>
 801dfda:	f06f 0305 	mvn.w	r3, #5
 801dfde:	e102      	b.n	801e1e6 <ip4_frag+0x26a>

  /* Save original offset */
  tmp = lwip_ntohs(IPH_OFFSET(iphdr));
 801dfe0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801dfe2:	88db      	ldrh	r3, [r3, #6]
 801dfe4:	b29b      	uxth	r3, r3
 801dfe6:	4618      	mov	r0, r3
 801dfe8:	f7f5 faa2 	bl	8013530 <lwip_htons>
 801dfec:	4603      	mov	r3, r0
 801dfee:	87bb      	strh	r3, [r7, #60]	@ 0x3c
  ofo = tmp & IP_OFFMASK;
 801dff0:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 801dff2:	f3c3 030c 	ubfx	r3, r3, #0, #13
 801dff6:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40
  /* already fragmented? if so, the last fragment we create must have MF, too */
  mf_set = tmp & IP_MF;
 801dffa:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 801dffc:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 801e000:	62fb      	str	r3, [r7, #44]	@ 0x2c

  left = (u16_t)(p->tot_len - IP_HLEN);
 801e002:	68fb      	ldr	r3, [r7, #12]
 801e004:	891b      	ldrh	r3, [r3, #8]
 801e006:	3b14      	subs	r3, #20
 801e008:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42

  while (left) {
 801e00c:	e0e1      	b.n	801e1d2 <ip4_frag+0x256>
    /* Fill this fragment */
    fragsize = LWIP_MIN(left, (u16_t)(nfb * 8));
 801e00e:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 801e010:	00db      	lsls	r3, r3, #3
 801e012:	b29b      	uxth	r3, r3
 801e014:	f8b7 2042 	ldrh.w	r2, [r7, #66]	@ 0x42
 801e018:	4293      	cmp	r3, r2
 801e01a:	bf28      	it	cs
 801e01c:	4613      	movcs	r3, r2
 801e01e:	857b      	strh	r3, [r7, #42]	@ 0x2a
    /* When not using a static buffer, create a chain of pbufs.
     * The first will be a PBUF_RAM holding the link and IP header.
     * The rest will be PBUF_REFs mirroring the pbuf chain to be fragged,
     * but limited to the size of an mtu.
     */
    rambuf = pbuf_alloc(PBUF_LINK, IP_HLEN, PBUF_RAM);
 801e020:	f44f 7220 	mov.w	r2, #640	@ 0x280
 801e024:	2114      	movs	r1, #20
 801e026:	200e      	movs	r0, #14
 801e028:	f7f6 fc58 	bl	80148dc <pbuf_alloc>
 801e02c:	6278      	str	r0, [r7, #36]	@ 0x24
    if (rambuf == NULL) {
 801e02e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801e030:	2b00      	cmp	r3, #0
 801e032:	f000 80d5 	beq.w	801e1e0 <ip4_frag+0x264>
      goto memerr;
    }
    LWIP_ASSERT("this needs a pbuf in one piece!",
 801e036:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801e038:	895b      	ldrh	r3, [r3, #10]
 801e03a:	2b13      	cmp	r3, #19
 801e03c:	d806      	bhi.n	801e04c <ip4_frag+0xd0>
 801e03e:	4b6c      	ldr	r3, [pc, #432]	@ (801e1f0 <ip4_frag+0x274>)
 801e040:	f44f 7249 	mov.w	r2, #804	@ 0x324
 801e044:	496d      	ldr	r1, [pc, #436]	@ (801e1fc <ip4_frag+0x280>)
 801e046:	486c      	ldr	r0, [pc, #432]	@ (801e1f8 <ip4_frag+0x27c>)
 801e048:	f000 fc6a 	bl	801e920 <iprintf>
                (rambuf->len >= (IP_HLEN)));
    SMEMCPY(rambuf->payload, original_iphdr, IP_HLEN);
 801e04c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801e04e:	685b      	ldr	r3, [r3, #4]
 801e050:	2214      	movs	r2, #20
 801e052:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 801e054:	4618      	mov	r0, r3
 801e056:	f000 fd94 	bl	801eb82 <memcpy>
    iphdr = (struct ip_hdr *)rambuf->payload;
 801e05a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801e05c:	685b      	ldr	r3, [r3, #4]
 801e05e:	633b      	str	r3, [r7, #48]	@ 0x30

    left_to_copy = fragsize;
 801e060:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 801e062:	f8a7 3044 	strh.w	r3, [r7, #68]	@ 0x44
    while (left_to_copy) {
 801e066:	e064      	b.n	801e132 <ip4_frag+0x1b6>
      struct pbuf_custom_ref *pcr;
      u16_t plen = (u16_t)(p->len - poff);
 801e068:	68fb      	ldr	r3, [r7, #12]
 801e06a:	895a      	ldrh	r2, [r3, #10]
 801e06c:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 801e06e:	1ad3      	subs	r3, r2, r3
 801e070:	83fb      	strh	r3, [r7, #30]
      LWIP_ASSERT("p->len >= poff", p->len >= poff);
 801e072:	68fb      	ldr	r3, [r7, #12]
 801e074:	895b      	ldrh	r3, [r3, #10]
 801e076:	8ffa      	ldrh	r2, [r7, #62]	@ 0x3e
 801e078:	429a      	cmp	r2, r3
 801e07a:	d906      	bls.n	801e08a <ip4_frag+0x10e>
 801e07c:	4b5c      	ldr	r3, [pc, #368]	@ (801e1f0 <ip4_frag+0x274>)
 801e07e:	f240 322d 	movw	r2, #813	@ 0x32d
 801e082:	495f      	ldr	r1, [pc, #380]	@ (801e200 <ip4_frag+0x284>)
 801e084:	485c      	ldr	r0, [pc, #368]	@ (801e1f8 <ip4_frag+0x27c>)
 801e086:	f000 fc4b 	bl	801e920 <iprintf>
      newpbuflen = LWIP_MIN(left_to_copy, plen);
 801e08a:	8bfa      	ldrh	r2, [r7, #30]
 801e08c:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 801e090:	4293      	cmp	r3, r2
 801e092:	bf28      	it	cs
 801e094:	4613      	movcs	r3, r2
 801e096:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
      /* Is this pbuf already empty? */
      if (!newpbuflen) {
 801e09a:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 801e09e:	2b00      	cmp	r3, #0
 801e0a0:	d105      	bne.n	801e0ae <ip4_frag+0x132>
        poff = 0;
 801e0a2:	2300      	movs	r3, #0
 801e0a4:	87fb      	strh	r3, [r7, #62]	@ 0x3e
        p = p->next;
 801e0a6:	68fb      	ldr	r3, [r7, #12]
 801e0a8:	681b      	ldr	r3, [r3, #0]
 801e0aa:	60fb      	str	r3, [r7, #12]
        continue;
 801e0ac:	e041      	b.n	801e132 <ip4_frag+0x1b6>
      }
      pcr = ip_frag_alloc_pbuf_custom_ref();
 801e0ae:	f7ff ff0d 	bl	801decc <ip_frag_alloc_pbuf_custom_ref>
 801e0b2:	61b8      	str	r0, [r7, #24]
      if (pcr == NULL) {
 801e0b4:	69bb      	ldr	r3, [r7, #24]
 801e0b6:	2b00      	cmp	r3, #0
 801e0b8:	d103      	bne.n	801e0c2 <ip4_frag+0x146>
        pbuf_free(rambuf);
 801e0ba:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 801e0bc:	f7f6 fef2 	bl	8014ea4 <pbuf_free>
        goto memerr;
 801e0c0:	e08f      	b.n	801e1e2 <ip4_frag+0x266>
      }
      /* Mirror this pbuf, although we might not need all of it. */
      newpbuf = pbuf_alloced_custom(PBUF_RAW, newpbuflen, PBUF_REF, &pcr->pc,
 801e0c2:	69b8      	ldr	r0, [r7, #24]
                                    (u8_t *)p->payload + poff, newpbuflen);
 801e0c4:	68fb      	ldr	r3, [r7, #12]
 801e0c6:	685a      	ldr	r2, [r3, #4]
      newpbuf = pbuf_alloced_custom(PBUF_RAW, newpbuflen, PBUF_REF, &pcr->pc,
 801e0c8:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 801e0ca:	4413      	add	r3, r2
 801e0cc:	f8b7 1046 	ldrh.w	r1, [r7, #70]	@ 0x46
 801e0d0:	f8b7 2046 	ldrh.w	r2, [r7, #70]	@ 0x46
 801e0d4:	9201      	str	r2, [sp, #4]
 801e0d6:	9300      	str	r3, [sp, #0]
 801e0d8:	4603      	mov	r3, r0
 801e0da:	2241      	movs	r2, #65	@ 0x41
 801e0dc:	2000      	movs	r0, #0
 801e0de:	f7f6 fd27 	bl	8014b30 <pbuf_alloced_custom>
 801e0e2:	6178      	str	r0, [r7, #20]
      if (newpbuf == NULL) {
 801e0e4:	697b      	ldr	r3, [r7, #20]
 801e0e6:	2b00      	cmp	r3, #0
 801e0e8:	d106      	bne.n	801e0f8 <ip4_frag+0x17c>
        ip_frag_free_pbuf_custom_ref(pcr);
 801e0ea:	69b8      	ldr	r0, [r7, #24]
 801e0ec:	f7ff fef6 	bl	801dedc <ip_frag_free_pbuf_custom_ref>
        pbuf_free(rambuf);
 801e0f0:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 801e0f2:	f7f6 fed7 	bl	8014ea4 <pbuf_free>
        goto memerr;
 801e0f6:	e074      	b.n	801e1e2 <ip4_frag+0x266>
      }
      pbuf_ref(p);
 801e0f8:	68f8      	ldr	r0, [r7, #12]
 801e0fa:	f7f6 ff79 	bl	8014ff0 <pbuf_ref>
      pcr->original = p;
 801e0fe:	69bb      	ldr	r3, [r7, #24]
 801e100:	68fa      	ldr	r2, [r7, #12]
 801e102:	615a      	str	r2, [r3, #20]
      pcr->pc.custom_free_function = ipfrag_free_pbuf_custom;
 801e104:	69bb      	ldr	r3, [r7, #24]
 801e106:	4a3f      	ldr	r2, [pc, #252]	@ (801e204 <ip4_frag+0x288>)
 801e108:	611a      	str	r2, [r3, #16]

      /* Add it to end of rambuf's chain, but using pbuf_cat, not pbuf_chain
       * so that it is removed when pbuf_dechain is later called on rambuf.
       */
      pbuf_cat(rambuf, newpbuf);
 801e10a:	6979      	ldr	r1, [r7, #20]
 801e10c:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 801e10e:	f7f6 ff97 	bl	8015040 <pbuf_cat>
      left_to_copy = (u16_t)(left_to_copy - newpbuflen);
 801e112:	f8b7 2044 	ldrh.w	r2, [r7, #68]	@ 0x44
 801e116:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 801e11a:	1ad3      	subs	r3, r2, r3
 801e11c:	f8a7 3044 	strh.w	r3, [r7, #68]	@ 0x44
      if (left_to_copy) {
 801e120:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 801e124:	2b00      	cmp	r3, #0
 801e126:	d004      	beq.n	801e132 <ip4_frag+0x1b6>
        poff = 0;
 801e128:	2300      	movs	r3, #0
 801e12a:	87fb      	strh	r3, [r7, #62]	@ 0x3e
        p = p->next;
 801e12c:	68fb      	ldr	r3, [r7, #12]
 801e12e:	681b      	ldr	r3, [r3, #0]
 801e130:	60fb      	str	r3, [r7, #12]
    while (left_to_copy) {
 801e132:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 801e136:	2b00      	cmp	r3, #0
 801e138:	d196      	bne.n	801e068 <ip4_frag+0xec>
      }
    }
    poff = (u16_t)(poff + newpbuflen);
 801e13a:	8ffa      	ldrh	r2, [r7, #62]	@ 0x3e
 801e13c:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 801e140:	4413      	add	r3, r2
 801e142:	87fb      	strh	r3, [r7, #62]	@ 0x3e
#endif /* LWIP_NETIF_TX_SINGLE_PBUF */

    /* Correct header */
    last = (left <= netif->mtu - IP_HLEN);
 801e144:	68bb      	ldr	r3, [r7, #8]
 801e146:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 801e148:	f1a3 0213 	sub.w	r2, r3, #19
 801e14c:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 801e150:	429a      	cmp	r2, r3
 801e152:	bfcc      	ite	gt
 801e154:	2301      	movgt	r3, #1
 801e156:	2300      	movle	r3, #0
 801e158:	b2db      	uxtb	r3, r3
 801e15a:	623b      	str	r3, [r7, #32]

    /* Set new offset and MF flag */
    tmp = (IP_OFFMASK & (ofo));
 801e15c:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 801e160:	f3c3 030c 	ubfx	r3, r3, #0, #13
 801e164:	87bb      	strh	r3, [r7, #60]	@ 0x3c
    if (!last || mf_set) {
 801e166:	6a3b      	ldr	r3, [r7, #32]
 801e168:	2b00      	cmp	r3, #0
 801e16a:	d002      	beq.n	801e172 <ip4_frag+0x1f6>
 801e16c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801e16e:	2b00      	cmp	r3, #0
 801e170:	d003      	beq.n	801e17a <ip4_frag+0x1fe>
      /* the last fragment has MF set if the input frame had it */
      tmp = tmp | IP_MF;
 801e172:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 801e174:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 801e178:	87bb      	strh	r3, [r7, #60]	@ 0x3c
    }
    IPH_OFFSET_SET(iphdr, lwip_htons(tmp));
 801e17a:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 801e17c:	4618      	mov	r0, r3
 801e17e:	f7f5 f9d7 	bl	8013530 <lwip_htons>
 801e182:	4603      	mov	r3, r0
 801e184:	461a      	mov	r2, r3
 801e186:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801e188:	80da      	strh	r2, [r3, #6]
    IPH_LEN_SET(iphdr, lwip_htons((u16_t)(fragsize + IP_HLEN)));
 801e18a:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 801e18c:	3314      	adds	r3, #20
 801e18e:	b29b      	uxth	r3, r3
 801e190:	4618      	mov	r0, r3
 801e192:	f7f5 f9cd 	bl	8013530 <lwip_htons>
 801e196:	4603      	mov	r3, r0
 801e198:	461a      	mov	r2, r3
 801e19a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801e19c:	805a      	strh	r2, [r3, #2]
    IPH_CHKSUM_SET(iphdr, 0);
 801e19e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801e1a0:	2200      	movs	r2, #0
 801e1a2:	729a      	strb	r2, [r3, #10]
 801e1a4:	2200      	movs	r2, #0
 801e1a6:	72da      	strb	r2, [r3, #11]
#endif /* CHECKSUM_GEN_IP */

    /* No need for separate header pbuf - we allowed room for it in rambuf
     * when allocated.
     */
    netif->output(netif, rambuf, dest);
 801e1a8:	68bb      	ldr	r3, [r7, #8]
 801e1aa:	695b      	ldr	r3, [r3, #20]
 801e1ac:	687a      	ldr	r2, [r7, #4]
 801e1ae:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 801e1b0:	68b8      	ldr	r0, [r7, #8]
 801e1b2:	4798      	blx	r3
     * recreate it next time round the loop. If we're lucky the hardware
     * will have already sent the packet, the free will really free, and
     * there will be zero memory penalty.
     */

    pbuf_free(rambuf);
 801e1b4:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 801e1b6:	f7f6 fe75 	bl	8014ea4 <pbuf_free>
    left = (u16_t)(left - fragsize);
 801e1ba:	f8b7 2042 	ldrh.w	r2, [r7, #66]	@ 0x42
 801e1be:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 801e1c0:	1ad3      	subs	r3, r2, r3
 801e1c2:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42
    ofo = (u16_t)(ofo + nfb);
 801e1c6:	f8b7 2040 	ldrh.w	r2, [r7, #64]	@ 0x40
 801e1ca:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 801e1cc:	4413      	add	r3, r2
 801e1ce:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40
  while (left) {
 801e1d2:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 801e1d6:	2b00      	cmp	r3, #0
 801e1d8:	f47f af19 	bne.w	801e00e <ip4_frag+0x92>
  }
  MIB2_STATS_INC(mib2.ipfragoks);
  return ERR_OK;
 801e1dc:	2300      	movs	r3, #0
 801e1de:	e002      	b.n	801e1e6 <ip4_frag+0x26a>
      goto memerr;
 801e1e0:	bf00      	nop
memerr:
  MIB2_STATS_INC(mib2.ipfragfails);
  return ERR_MEM;
 801e1e2:	f04f 33ff 	mov.w	r3, #4294967295
}
 801e1e6:	4618      	mov	r0, r3
 801e1e8:	3748      	adds	r7, #72	@ 0x48
 801e1ea:	46bd      	mov	sp, r7
 801e1ec:	bd80      	pop	{r7, pc}
 801e1ee:	bf00      	nop
 801e1f0:	08022ad8 	.word	0x08022ad8
 801e1f4:	08022cb4 	.word	0x08022cb4
 801e1f8:	08022b20 	.word	0x08022b20
 801e1fc:	08022cd0 	.word	0x08022cd0
 801e200:	08022cf0 	.word	0x08022cf0
 801e204:	0801df15 	.word	0x0801df15

0801e208 <ethernet_input>:
 * @see ETHARP_SUPPORT_VLAN
 * @see LWIP_HOOK_VLAN_CHECK
 */
err_t
ethernet_input(struct pbuf *p, struct netif *netif)
{
 801e208:	b580      	push	{r7, lr}
 801e20a:	b086      	sub	sp, #24
 801e20c:	af00      	add	r7, sp, #0
 801e20e:	6078      	str	r0, [r7, #4]
 801e210:	6039      	str	r1, [r7, #0]
  struct eth_hdr *ethhdr;
  u16_t type;
#if LWIP_ARP || ETHARP_SUPPORT_VLAN || LWIP_IPV6
  u16_t next_hdr_offset = SIZEOF_ETH_HDR;
 801e212:	230e      	movs	r3, #14
 801e214:	82fb      	strh	r3, [r7, #22]
#endif /* LWIP_ARP || ETHARP_SUPPORT_VLAN */

  LWIP_ASSERT_CORE_LOCKED();

  if (p->len <= SIZEOF_ETH_HDR) {
 801e216:	687b      	ldr	r3, [r7, #4]
 801e218:	895b      	ldrh	r3, [r3, #10]
 801e21a:	2b0e      	cmp	r3, #14
 801e21c:	d96e      	bls.n	801e2fc <ethernet_input+0xf4>
    ETHARP_STATS_INC(etharp.drop);
    MIB2_STATS_NETIF_INC(netif, ifinerrors);
    goto free_and_return;
  }

  if (p->if_idx == NETIF_NO_INDEX) {
 801e21e:	687b      	ldr	r3, [r7, #4]
 801e220:	7bdb      	ldrb	r3, [r3, #15]
 801e222:	2b00      	cmp	r3, #0
 801e224:	d106      	bne.n	801e234 <ethernet_input+0x2c>
    p->if_idx = netif_get_index(netif);
 801e226:	683b      	ldr	r3, [r7, #0]
 801e228:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 801e22c:	3301      	adds	r3, #1
 801e22e:	b2da      	uxtb	r2, r3
 801e230:	687b      	ldr	r3, [r7, #4]
 801e232:	73da      	strb	r2, [r3, #15]
  }

  /* points to packet payload, which starts with an Ethernet header */
  ethhdr = (struct eth_hdr *)p->payload;
 801e234:	687b      	ldr	r3, [r7, #4]
 801e236:	685b      	ldr	r3, [r3, #4]
 801e238:	613b      	str	r3, [r7, #16]
               (unsigned char)ethhdr->dest.addr[3], (unsigned char)ethhdr->dest.addr[4], (unsigned char)ethhdr->dest.addr[5],
               (unsigned char)ethhdr->src.addr[0],  (unsigned char)ethhdr->src.addr[1],  (unsigned char)ethhdr->src.addr[2],
               (unsigned char)ethhdr->src.addr[3],  (unsigned char)ethhdr->src.addr[4],  (unsigned char)ethhdr->src.addr[5],
               lwip_htons(ethhdr->type)));

  type = ethhdr->type;
 801e23a:	693b      	ldr	r3, [r7, #16]
 801e23c:	7b1a      	ldrb	r2, [r3, #12]
 801e23e:	7b5b      	ldrb	r3, [r3, #13]
 801e240:	021b      	lsls	r3, r3, #8
 801e242:	4313      	orrs	r3, r2
 801e244:	81fb      	strh	r3, [r7, #14]

#if LWIP_ARP_FILTER_NETIF
  netif = LWIP_ARP_FILTER_NETIF_FN(p, netif, lwip_htons(type));
#endif /* LWIP_ARP_FILTER_NETIF*/

  if (ethhdr->dest.addr[0] & 1) {
 801e246:	693b      	ldr	r3, [r7, #16]
 801e248:	781b      	ldrb	r3, [r3, #0]
 801e24a:	f003 0301 	and.w	r3, r3, #1
 801e24e:	2b00      	cmp	r3, #0
 801e250:	d023      	beq.n	801e29a <ethernet_input+0x92>
    /* this might be a multicast or broadcast packet */
    if (ethhdr->dest.addr[0] == LL_IP4_MULTICAST_ADDR_0) {
 801e252:	693b      	ldr	r3, [r7, #16]
 801e254:	781b      	ldrb	r3, [r3, #0]
 801e256:	2b01      	cmp	r3, #1
 801e258:	d10f      	bne.n	801e27a <ethernet_input+0x72>
#if LWIP_IPV4
      if ((ethhdr->dest.addr[1] == LL_IP4_MULTICAST_ADDR_1) &&
 801e25a:	693b      	ldr	r3, [r7, #16]
 801e25c:	785b      	ldrb	r3, [r3, #1]
 801e25e:	2b00      	cmp	r3, #0
 801e260:	d11b      	bne.n	801e29a <ethernet_input+0x92>
          (ethhdr->dest.addr[2] == LL_IP4_MULTICAST_ADDR_2)) {
 801e262:	693b      	ldr	r3, [r7, #16]
 801e264:	789b      	ldrb	r3, [r3, #2]
      if ((ethhdr->dest.addr[1] == LL_IP4_MULTICAST_ADDR_1) &&
 801e266:	2b5e      	cmp	r3, #94	@ 0x5e
 801e268:	d117      	bne.n	801e29a <ethernet_input+0x92>
        /* mark the pbuf as link-layer multicast */
        p->flags |= PBUF_FLAG_LLMCAST;
 801e26a:	687b      	ldr	r3, [r7, #4]
 801e26c:	7b5b      	ldrb	r3, [r3, #13]
 801e26e:	f043 0310 	orr.w	r3, r3, #16
 801e272:	b2da      	uxtb	r2, r3
 801e274:	687b      	ldr	r3, [r7, #4]
 801e276:	735a      	strb	r2, [r3, #13]
 801e278:	e00f      	b.n	801e29a <ethernet_input+0x92>
             (ethhdr->dest.addr[1] == LL_IP6_MULTICAST_ADDR_1)) {
      /* mark the pbuf as link-layer multicast */
      p->flags |= PBUF_FLAG_LLMCAST;
    }
#endif /* LWIP_IPV6 */
    else if (eth_addr_cmp(&ethhdr->dest, &ethbroadcast)) {
 801e27a:	693b      	ldr	r3, [r7, #16]
 801e27c:	2206      	movs	r2, #6
 801e27e:	4928      	ldr	r1, [pc, #160]	@ (801e320 <ethernet_input+0x118>)
 801e280:	4618      	mov	r0, r3
 801e282:	f000 fba2 	bl	801e9ca <memcmp>
 801e286:	4603      	mov	r3, r0
 801e288:	2b00      	cmp	r3, #0
 801e28a:	d106      	bne.n	801e29a <ethernet_input+0x92>
      /* mark the pbuf as link-layer broadcast */
      p->flags |= PBUF_FLAG_LLBCAST;
 801e28c:	687b      	ldr	r3, [r7, #4]
 801e28e:	7b5b      	ldrb	r3, [r3, #13]
 801e290:	f043 0308 	orr.w	r3, r3, #8
 801e294:	b2da      	uxtb	r2, r3
 801e296:	687b      	ldr	r3, [r7, #4]
 801e298:	735a      	strb	r2, [r3, #13]
    }
  }

  switch (type) {
 801e29a:	89fb      	ldrh	r3, [r7, #14]
 801e29c:	2b08      	cmp	r3, #8
 801e29e:	d003      	beq.n	801e2a8 <ethernet_input+0xa0>
 801e2a0:	f5b3 6fc1 	cmp.w	r3, #1544	@ 0x608
 801e2a4:	d014      	beq.n	801e2d0 <ethernet_input+0xc8>
      }
#endif
      ETHARP_STATS_INC(etharp.proterr);
      ETHARP_STATS_INC(etharp.drop);
      MIB2_STATS_NETIF_INC(netif, ifinunknownprotos);
      goto free_and_return;
 801e2a6:	e032      	b.n	801e30e <ethernet_input+0x106>
      if (!(netif->flags & NETIF_FLAG_ETHARP)) {
 801e2a8:	683b      	ldr	r3, [r7, #0]
 801e2aa:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 801e2ae:	f003 0308 	and.w	r3, r3, #8
 801e2b2:	2b00      	cmp	r3, #0
 801e2b4:	d024      	beq.n	801e300 <ethernet_input+0xf8>
      if (pbuf_remove_header(p, next_hdr_offset)) {
 801e2b6:	8afb      	ldrh	r3, [r7, #22]
 801e2b8:	4619      	mov	r1, r3
 801e2ba:	6878      	ldr	r0, [r7, #4]
 801e2bc:	f7f6 fd6c 	bl	8014d98 <pbuf_remove_header>
 801e2c0:	4603      	mov	r3, r0
 801e2c2:	2b00      	cmp	r3, #0
 801e2c4:	d11e      	bne.n	801e304 <ethernet_input+0xfc>
        ip4_input(p, netif);
 801e2c6:	6839      	ldr	r1, [r7, #0]
 801e2c8:	6878      	ldr	r0, [r7, #4]
 801e2ca:	f7fe ff21 	bl	801d110 <ip4_input>
      break;
 801e2ce:	e013      	b.n	801e2f8 <ethernet_input+0xf0>
      if (!(netif->flags & NETIF_FLAG_ETHARP)) {
 801e2d0:	683b      	ldr	r3, [r7, #0]
 801e2d2:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 801e2d6:	f003 0308 	and.w	r3, r3, #8
 801e2da:	2b00      	cmp	r3, #0
 801e2dc:	d014      	beq.n	801e308 <ethernet_input+0x100>
      if (pbuf_remove_header(p, next_hdr_offset)) {
 801e2de:	8afb      	ldrh	r3, [r7, #22]
 801e2e0:	4619      	mov	r1, r3
 801e2e2:	6878      	ldr	r0, [r7, #4]
 801e2e4:	f7f6 fd58 	bl	8014d98 <pbuf_remove_header>
 801e2e8:	4603      	mov	r3, r0
 801e2ea:	2b00      	cmp	r3, #0
 801e2ec:	d10e      	bne.n	801e30c <ethernet_input+0x104>
        etharp_input(p, netif);
 801e2ee:	6839      	ldr	r1, [r7, #0]
 801e2f0:	6878      	ldr	r0, [r7, #4]
 801e2f2:	f7fe f89b 	bl	801c42c <etharp_input>
      break;
 801e2f6:	bf00      	nop
  }

  /* This means the pbuf is freed or consumed,
     so the caller doesn't have to free it again */
  return ERR_OK;
 801e2f8:	2300      	movs	r3, #0
 801e2fa:	e00c      	b.n	801e316 <ethernet_input+0x10e>
    goto free_and_return;
 801e2fc:	bf00      	nop
 801e2fe:	e006      	b.n	801e30e <ethernet_input+0x106>
        goto free_and_return;
 801e300:	bf00      	nop
 801e302:	e004      	b.n	801e30e <ethernet_input+0x106>
        goto free_and_return;
 801e304:	bf00      	nop
 801e306:	e002      	b.n	801e30e <ethernet_input+0x106>
        goto free_and_return;
 801e308:	bf00      	nop
 801e30a:	e000      	b.n	801e30e <ethernet_input+0x106>
        goto free_and_return;
 801e30c:	bf00      	nop

free_and_return:
  pbuf_free(p);
 801e30e:	6878      	ldr	r0, [r7, #4]
 801e310:	f7f6 fdc8 	bl	8014ea4 <pbuf_free>
  return ERR_OK;
 801e314:	2300      	movs	r3, #0
}
 801e316:	4618      	mov	r0, r3
 801e318:	3718      	adds	r7, #24
 801e31a:	46bd      	mov	sp, r7
 801e31c:	bd80      	pop	{r7, pc}
 801e31e:	bf00      	nop
 801e320:	08022f90 	.word	0x08022f90

0801e324 <ethernet_output>:
 * @return ERR_OK if the packet was sent, any other err_t on failure
 */
err_t
ethernet_output(struct netif * netif, struct pbuf * p,
                const struct eth_addr * src, const struct eth_addr * dst,
                u16_t eth_type) {
 801e324:	b580      	push	{r7, lr}
 801e326:	b086      	sub	sp, #24
 801e328:	af00      	add	r7, sp, #0
 801e32a:	60f8      	str	r0, [r7, #12]
 801e32c:	60b9      	str	r1, [r7, #8]
 801e32e:	607a      	str	r2, [r7, #4]
 801e330:	603b      	str	r3, [r7, #0]
  struct eth_hdr *ethhdr;
  u16_t eth_type_be = lwip_htons(eth_type);
 801e332:	8c3b      	ldrh	r3, [r7, #32]
 801e334:	4618      	mov	r0, r3
 801e336:	f7f5 f8fb 	bl	8013530 <lwip_htons>
 801e33a:	4603      	mov	r3, r0
 801e33c:	82fb      	strh	r3, [r7, #22]

    eth_type_be = PP_HTONS(ETHTYPE_VLAN);
  } else
#endif /* ETHARP_SUPPORT_VLAN && defined(LWIP_HOOK_VLAN_SET) */
  {
    if (pbuf_add_header(p, SIZEOF_ETH_HDR) != 0) {
 801e33e:	210e      	movs	r1, #14
 801e340:	68b8      	ldr	r0, [r7, #8]
 801e342:	f7f6 fd19 	bl	8014d78 <pbuf_add_header>
 801e346:	4603      	mov	r3, r0
 801e348:	2b00      	cmp	r3, #0
 801e34a:	d125      	bne.n	801e398 <ethernet_output+0x74>
    }
  }

  LWIP_ASSERT_CORE_LOCKED();

  ethhdr = (struct eth_hdr *)p->payload;
 801e34c:	68bb      	ldr	r3, [r7, #8]
 801e34e:	685b      	ldr	r3, [r3, #4]
 801e350:	613b      	str	r3, [r7, #16]
  ethhdr->type = eth_type_be;
 801e352:	693b      	ldr	r3, [r7, #16]
 801e354:	8afa      	ldrh	r2, [r7, #22]
 801e356:	819a      	strh	r2, [r3, #12]
  SMEMCPY(&ethhdr->dest, dst, ETH_HWADDR_LEN);
 801e358:	693b      	ldr	r3, [r7, #16]
 801e35a:	2206      	movs	r2, #6
 801e35c:	6839      	ldr	r1, [r7, #0]
 801e35e:	4618      	mov	r0, r3
 801e360:	f000 fc0f 	bl	801eb82 <memcpy>
  SMEMCPY(&ethhdr->src,  src, ETH_HWADDR_LEN);
 801e364:	693b      	ldr	r3, [r7, #16]
 801e366:	3306      	adds	r3, #6
 801e368:	2206      	movs	r2, #6
 801e36a:	6879      	ldr	r1, [r7, #4]
 801e36c:	4618      	mov	r0, r3
 801e36e:	f000 fc08 	bl	801eb82 <memcpy>

  LWIP_ASSERT("netif->hwaddr_len must be 6 for ethernet_output!",
 801e372:	68fb      	ldr	r3, [r7, #12]
 801e374:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 801e378:	2b06      	cmp	r3, #6
 801e37a:	d006      	beq.n	801e38a <ethernet_output+0x66>
 801e37c:	4b0a      	ldr	r3, [pc, #40]	@ (801e3a8 <ethernet_output+0x84>)
 801e37e:	f44f 7299 	mov.w	r2, #306	@ 0x132
 801e382:	490a      	ldr	r1, [pc, #40]	@ (801e3ac <ethernet_output+0x88>)
 801e384:	480a      	ldr	r0, [pc, #40]	@ (801e3b0 <ethernet_output+0x8c>)
 801e386:	f000 facb 	bl	801e920 <iprintf>
              (netif->hwaddr_len == ETH_HWADDR_LEN));
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE,
              ("ethernet_output: sending packet %p\n", (void *)p));

  /* send the packet */
  return netif->linkoutput(netif, p);
 801e38a:	68fb      	ldr	r3, [r7, #12]
 801e38c:	699b      	ldr	r3, [r3, #24]
 801e38e:	68b9      	ldr	r1, [r7, #8]
 801e390:	68f8      	ldr	r0, [r7, #12]
 801e392:	4798      	blx	r3
 801e394:	4603      	mov	r3, r0
 801e396:	e002      	b.n	801e39e <ethernet_output+0x7a>
      goto pbuf_header_failed;
 801e398:	bf00      	nop

pbuf_header_failed:
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS,
              ("ethernet_output: could not allocate room for header.\n"));
  LINK_STATS_INC(link.lenerr);
  return ERR_BUF;
 801e39a:	f06f 0301 	mvn.w	r3, #1
}
 801e39e:	4618      	mov	r0, r3
 801e3a0:	3718      	adds	r7, #24
 801e3a2:	46bd      	mov	sp, r7
 801e3a4:	bd80      	pop	{r7, pc}
 801e3a6:	bf00      	nop
 801e3a8:	08022d00 	.word	0x08022d00
 801e3ac:	08022d38 	.word	0x08022d38
 801e3b0:	08022d6c 	.word	0x08022d6c

0801e3b4 <sys_mbox_new>:
#endif

/*-----------------------------------------------------------------------------------*/
//  Creates an empty mailbox.
err_t sys_mbox_new(sys_mbox_t *mbox, int size)
{
 801e3b4:	b580      	push	{r7, lr}
 801e3b6:	b082      	sub	sp, #8
 801e3b8:	af00      	add	r7, sp, #0
 801e3ba:	6078      	str	r0, [r7, #4]
 801e3bc:	6039      	str	r1, [r7, #0]
#if (osCMSIS < 0x20000U)
  osMessageQDef(QUEUE, size, void *);
  *mbox = osMessageCreate(osMessageQ(QUEUE), NULL);
#else
  *mbox = osMessageQueueNew(size, sizeof(void *), NULL);
 801e3be:	683b      	ldr	r3, [r7, #0]
 801e3c0:	2200      	movs	r2, #0
 801e3c2:	2104      	movs	r1, #4
 801e3c4:	4618      	mov	r0, r3
 801e3c6:	f7ef fa6f 	bl	800d8a8 <osMessageQueueNew>
 801e3ca:	4602      	mov	r2, r0
 801e3cc:	687b      	ldr	r3, [r7, #4]
 801e3ce:	601a      	str	r2, [r3, #0]
  if(lwip_stats.sys.mbox.max < lwip_stats.sys.mbox.used)
  {
    lwip_stats.sys.mbox.max = lwip_stats.sys.mbox.used;
  }
#endif /* SYS_STATS */
  if(*mbox == NULL)
 801e3d0:	687b      	ldr	r3, [r7, #4]
 801e3d2:	681b      	ldr	r3, [r3, #0]
 801e3d4:	2b00      	cmp	r3, #0
 801e3d6:	d102      	bne.n	801e3de <sys_mbox_new+0x2a>
    return ERR_MEM;
 801e3d8:	f04f 33ff 	mov.w	r3, #4294967295
 801e3dc:	e000      	b.n	801e3e0 <sys_mbox_new+0x2c>

  return ERR_OK;
 801e3de:	2300      	movs	r3, #0
}
 801e3e0:	4618      	mov	r0, r3
 801e3e2:	3708      	adds	r7, #8
 801e3e4:	46bd      	mov	sp, r7
 801e3e6:	bd80      	pop	{r7, pc}

0801e3e8 <sys_mbox_free>:
  Deallocates a mailbox. If there are messages still present in the
  mailbox when the mailbox is deallocated, it is an indication of a
  programming error in lwIP and the developer should be notified.
*/
void sys_mbox_free(sys_mbox_t *mbox)
{
 801e3e8:	b580      	push	{r7, lr}
 801e3ea:	b082      	sub	sp, #8
 801e3ec:	af00      	add	r7, sp, #0
 801e3ee:	6078      	str	r0, [r7, #4]
#if (osCMSIS < 0x20000U)
  if(osMessageWaiting(*mbox))
#else
  if(osMessageQueueGetCount(*mbox))
 801e3f0:	687b      	ldr	r3, [r7, #4]
 801e3f2:	681b      	ldr	r3, [r3, #0]
 801e3f4:	4618      	mov	r0, r3
 801e3f6:	f7ef fb89 	bl	800db0c <osMessageQueueGetCount>

  }
#if (osCMSIS < 0x20000U)
  osMessageDelete(*mbox);
#else
  osMessageQueueDelete(*mbox);
 801e3fa:	687b      	ldr	r3, [r7, #4]
 801e3fc:	681b      	ldr	r3, [r3, #0]
 801e3fe:	4618      	mov	r0, r3
 801e400:	f7ef fba4 	bl	800db4c <osMessageQueueDelete>
#endif
#if SYS_STATS
  --lwip_stats.sys.mbox.used;
#endif /* SYS_STATS */
}
 801e404:	bf00      	nop
 801e406:	3708      	adds	r7, #8
 801e408:	46bd      	mov	sp, r7
 801e40a:	bd80      	pop	{r7, pc}

0801e40c <sys_mbox_trypost>:


/*-----------------------------------------------------------------------------------*/
//   Try to post the "msg" to the mailbox.
err_t sys_mbox_trypost(sys_mbox_t *mbox, void *msg)
{
 801e40c:	b580      	push	{r7, lr}
 801e40e:	b084      	sub	sp, #16
 801e410:	af00      	add	r7, sp, #0
 801e412:	6078      	str	r0, [r7, #4]
 801e414:	6039      	str	r1, [r7, #0]
  err_t result;
#if (osCMSIS < 0x20000U)
  if(osMessagePut(*mbox, (uint32_t)msg, 0) == osOK)
#else
  if(osMessageQueuePut(*mbox, &msg, 0, 0) == osOK)
 801e416:	687b      	ldr	r3, [r7, #4]
 801e418:	6818      	ldr	r0, [r3, #0]
 801e41a:	4639      	mov	r1, r7
 801e41c:	2300      	movs	r3, #0
 801e41e:	2200      	movs	r2, #0
 801e420:	f7ef fab6 	bl	800d990 <osMessageQueuePut>
 801e424:	4603      	mov	r3, r0
 801e426:	2b00      	cmp	r3, #0
 801e428:	d102      	bne.n	801e430 <sys_mbox_trypost+0x24>
#endif
  {
    result = ERR_OK;
 801e42a:	2300      	movs	r3, #0
 801e42c:	73fb      	strb	r3, [r7, #15]
 801e42e:	e001      	b.n	801e434 <sys_mbox_trypost+0x28>
  }
  else
  {
    // could not post, queue must be full
    result = ERR_MEM;
 801e430:	23ff      	movs	r3, #255	@ 0xff
 801e432:	73fb      	strb	r3, [r7, #15]
#if SYS_STATS
    lwip_stats.sys.mbox.err++;
#endif /* SYS_STATS */
  }

  return result;
 801e434:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 801e438:	4618      	mov	r0, r3
 801e43a:	3710      	adds	r7, #16
 801e43c:	46bd      	mov	sp, r7
 801e43e:	bd80      	pop	{r7, pc}

0801e440 <sys_arch_mbox_fetch>:

  Note that a function with a similar name, sys_mbox_fetch(), is
  implemented by lwIP.
*/
u32_t sys_arch_mbox_fetch(sys_mbox_t *mbox, void **msg, u32_t timeout)
{
 801e440:	b580      	push	{r7, lr}
 801e442:	b086      	sub	sp, #24
 801e444:	af00      	add	r7, sp, #0
 801e446:	60f8      	str	r0, [r7, #12]
 801e448:	60b9      	str	r1, [r7, #8]
 801e44a:	607a      	str	r2, [r7, #4]
#if (osCMSIS < 0x20000U)
  osEvent event;
  uint32_t starttime = osKernelSysTick();
#else
  osStatus_t status;
  uint32_t starttime = osKernelGetTickCount();
 801e44c:	f7ee fef8 	bl	800d240 <osKernelGetTickCount>
 801e450:	6178      	str	r0, [r7, #20]
#endif
  if(timeout != 0)
 801e452:	687b      	ldr	r3, [r7, #4]
 801e454:	2b00      	cmp	r3, #0
 801e456:	d013      	beq.n	801e480 <sys_arch_mbox_fetch+0x40>
    {
      *msg = (void *)event.value.v;
      return (osKernelSysTick() - starttime);
    }
#else
    status = osMessageQueueGet(*mbox, msg, 0, timeout);
 801e458:	68fb      	ldr	r3, [r7, #12]
 801e45a:	6818      	ldr	r0, [r3, #0]
 801e45c:	687b      	ldr	r3, [r7, #4]
 801e45e:	2200      	movs	r2, #0
 801e460:	68b9      	ldr	r1, [r7, #8]
 801e462:	f7ef faf5 	bl	800da50 <osMessageQueueGet>
 801e466:	6138      	str	r0, [r7, #16]
    if (status == osOK)
 801e468:	693b      	ldr	r3, [r7, #16]
 801e46a:	2b00      	cmp	r3, #0
 801e46c:	d105      	bne.n	801e47a <sys_arch_mbox_fetch+0x3a>
    {
      return (osKernelGetTickCount() - starttime);
 801e46e:	f7ee fee7 	bl	800d240 <osKernelGetTickCount>
 801e472:	4602      	mov	r2, r0
 801e474:	697b      	ldr	r3, [r7, #20]
 801e476:	1ad3      	subs	r3, r2, r3
 801e478:	e00f      	b.n	801e49a <sys_arch_mbox_fetch+0x5a>
    }
#endif
    else
    {
      return SYS_ARCH_TIMEOUT;
 801e47a:	f04f 33ff 	mov.w	r3, #4294967295
 801e47e:	e00c      	b.n	801e49a <sys_arch_mbox_fetch+0x5a>
#if (osCMSIS < 0x20000U)
    event = osMessageGet (*mbox, osWaitForever);
    *msg = (void *)event.value.v;
    return (osKernelSysTick() - starttime);
#else
    osMessageQueueGet(*mbox, msg, 0, osWaitForever );
 801e480:	68fb      	ldr	r3, [r7, #12]
 801e482:	6818      	ldr	r0, [r3, #0]
 801e484:	f04f 33ff 	mov.w	r3, #4294967295
 801e488:	2200      	movs	r2, #0
 801e48a:	68b9      	ldr	r1, [r7, #8]
 801e48c:	f7ef fae0 	bl	800da50 <osMessageQueueGet>
    return (osKernelGetTickCount() - starttime);
 801e490:	f7ee fed6 	bl	800d240 <osKernelGetTickCount>
 801e494:	4602      	mov	r2, r0
 801e496:	697b      	ldr	r3, [r7, #20]
 801e498:	1ad3      	subs	r3, r2, r3
#endif
  }
}
 801e49a:	4618      	mov	r0, r3
 801e49c:	3718      	adds	r7, #24
 801e49e:	46bd      	mov	sp, r7
 801e4a0:	bd80      	pop	{r7, pc}

0801e4a2 <sys_arch_mbox_tryfetch>:
/*
  Similar to sys_arch_mbox_fetch, but if message is not ready immediately, we'll
  return with SYS_MBOX_EMPTY.  On success, 0 is returned.
*/
u32_t sys_arch_mbox_tryfetch(sys_mbox_t *mbox, void **msg)
{
 801e4a2:	b580      	push	{r7, lr}
 801e4a4:	b082      	sub	sp, #8
 801e4a6:	af00      	add	r7, sp, #0
 801e4a8:	6078      	str	r0, [r7, #4]
 801e4aa:	6039      	str	r1, [r7, #0]

  if(event.status == osEventMessage)
  {
    *msg = (void *)event.value.v;
#else
  if (osMessageQueueGet(*mbox, msg, 0, 0) == osOK)
 801e4ac:	687b      	ldr	r3, [r7, #4]
 801e4ae:	6818      	ldr	r0, [r3, #0]
 801e4b0:	2300      	movs	r3, #0
 801e4b2:	2200      	movs	r2, #0
 801e4b4:	6839      	ldr	r1, [r7, #0]
 801e4b6:	f7ef facb 	bl	800da50 <osMessageQueueGet>
 801e4ba:	4603      	mov	r3, r0
 801e4bc:	2b00      	cmp	r3, #0
 801e4be:	d101      	bne.n	801e4c4 <sys_arch_mbox_tryfetch+0x22>
  {
#endif
    return ERR_OK;
 801e4c0:	2300      	movs	r3, #0
 801e4c2:	e001      	b.n	801e4c8 <sys_arch_mbox_tryfetch+0x26>
  }
  else
  {
    return SYS_MBOX_EMPTY;
 801e4c4:	f04f 33ff 	mov.w	r3, #4294967295
  }
}
 801e4c8:	4618      	mov	r0, r3
 801e4ca:	3708      	adds	r7, #8
 801e4cc:	46bd      	mov	sp, r7
 801e4ce:	bd80      	pop	{r7, pc}

0801e4d0 <sys_mbox_valid>:
/*----------------------------------------------------------------------------------*/
int sys_mbox_valid(sys_mbox_t *mbox)
{
 801e4d0:	b480      	push	{r7}
 801e4d2:	b083      	sub	sp, #12
 801e4d4:	af00      	add	r7, sp, #0
 801e4d6:	6078      	str	r0, [r7, #4]
  if (*mbox == SYS_MBOX_NULL)
 801e4d8:	687b      	ldr	r3, [r7, #4]
 801e4da:	681b      	ldr	r3, [r3, #0]
 801e4dc:	2b00      	cmp	r3, #0
 801e4de:	d101      	bne.n	801e4e4 <sys_mbox_valid+0x14>
    return 0;
 801e4e0:	2300      	movs	r3, #0
 801e4e2:	e000      	b.n	801e4e6 <sys_mbox_valid+0x16>
  else
    return 1;
 801e4e4:	2301      	movs	r3, #1
}
 801e4e6:	4618      	mov	r0, r3
 801e4e8:	370c      	adds	r7, #12
 801e4ea:	46bd      	mov	sp, r7
 801e4ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 801e4f0:	4770      	bx	lr

0801e4f2 <sys_mbox_set_invalid>:
/*-----------------------------------------------------------------------------------*/
void sys_mbox_set_invalid(sys_mbox_t *mbox)
{
 801e4f2:	b480      	push	{r7}
 801e4f4:	b083      	sub	sp, #12
 801e4f6:	af00      	add	r7, sp, #0
 801e4f8:	6078      	str	r0, [r7, #4]
  *mbox = SYS_MBOX_NULL;
 801e4fa:	687b      	ldr	r3, [r7, #4]
 801e4fc:	2200      	movs	r2, #0
 801e4fe:	601a      	str	r2, [r3, #0]
}
 801e500:	bf00      	nop
 801e502:	370c      	adds	r7, #12
 801e504:	46bd      	mov	sp, r7
 801e506:	f85d 7b04 	ldr.w	r7, [sp], #4
 801e50a:	4770      	bx	lr

0801e50c <sys_sem_new>:

/*-----------------------------------------------------------------------------------*/
//  Creates a new semaphore. The "count" argument specifies
//  the initial state of the semaphore.
err_t sys_sem_new(sys_sem_t *sem, u8_t count)
{
 801e50c:	b580      	push	{r7, lr}
 801e50e:	b082      	sub	sp, #8
 801e510:	af00      	add	r7, sp, #0
 801e512:	6078      	str	r0, [r7, #4]
 801e514:	460b      	mov	r3, r1
 801e516:	70fb      	strb	r3, [r7, #3]
#if (osCMSIS < 0x20000U)
  osSemaphoreDef(SEM);
  *sem = osSemaphoreCreate (osSemaphore(SEM), 1);
#else
  *sem = osSemaphoreNew(UINT16_MAX, count, NULL);
 801e518:	78fb      	ldrb	r3, [r7, #3]
 801e51a:	2200      	movs	r2, #0
 801e51c:	4619      	mov	r1, r3
 801e51e:	f64f 70ff 	movw	r0, #65535	@ 0xffff
 801e522:	f7ef f87e 	bl	800d622 <osSemaphoreNew>
 801e526:	4602      	mov	r2, r0
 801e528:	687b      	ldr	r3, [r7, #4]
 801e52a:	601a      	str	r2, [r3, #0]
#endif

  if(*sem == NULL)
 801e52c:	687b      	ldr	r3, [r7, #4]
 801e52e:	681b      	ldr	r3, [r3, #0]
 801e530:	2b00      	cmp	r3, #0
 801e532:	d102      	bne.n	801e53a <sys_sem_new+0x2e>
  {
#if SYS_STATS
    ++lwip_stats.sys.sem.err;
#endif /* SYS_STATS */
    return ERR_MEM;
 801e534:	f04f 33ff 	mov.w	r3, #4294967295
 801e538:	e009      	b.n	801e54e <sys_sem_new+0x42>
  }

  if(count == 0)	// Means it can't be taken
 801e53a:	78fb      	ldrb	r3, [r7, #3]
 801e53c:	2b00      	cmp	r3, #0
 801e53e:	d105      	bne.n	801e54c <sys_sem_new+0x40>
  {
#if (osCMSIS < 0x20000U)
    osSemaphoreWait(*sem, 0);
#else
    osSemaphoreAcquire(*sem, 0);
 801e540:	687b      	ldr	r3, [r7, #4]
 801e542:	681b      	ldr	r3, [r3, #0]
 801e544:	2100      	movs	r1, #0
 801e546:	4618      	mov	r0, r3
 801e548:	f7ef f8f4 	bl	800d734 <osSemaphoreAcquire>
  if (lwip_stats.sys.sem.max < lwip_stats.sys.sem.used) {
    lwip_stats.sys.sem.max = lwip_stats.sys.sem.used;
  }
#endif /* SYS_STATS */

  return ERR_OK;
 801e54c:	2300      	movs	r3, #0
}
 801e54e:	4618      	mov	r0, r3
 801e550:	3708      	adds	r7, #8
 801e552:	46bd      	mov	sp, r7
 801e554:	bd80      	pop	{r7, pc}

0801e556 <sys_arch_sem_wait>:

  Notice that lwIP implements a function with a similar name,
  sys_sem_wait(), that uses the sys_arch_sem_wait() function.
*/
u32_t sys_arch_sem_wait(sys_sem_t *sem, u32_t timeout)
{
 801e556:	b580      	push	{r7, lr}
 801e558:	b084      	sub	sp, #16
 801e55a:	af00      	add	r7, sp, #0
 801e55c:	6078      	str	r0, [r7, #4]
 801e55e:	6039      	str	r1, [r7, #0]
#if (osCMSIS < 0x20000U)
  uint32_t starttime = osKernelSysTick();
#else
  uint32_t starttime = osKernelGetTickCount();
 801e560:	f7ee fe6e 	bl	800d240 <osKernelGetTickCount>
 801e564:	60f8      	str	r0, [r7, #12]
#endif
  if(timeout != 0)
 801e566:	683b      	ldr	r3, [r7, #0]
 801e568:	2b00      	cmp	r3, #0
 801e56a:	d011      	beq.n	801e590 <sys_arch_sem_wait+0x3a>
#if (osCMSIS < 0x20000U)
    if(osSemaphoreWait (*sem, timeout) == osOK)
    {
      return (osKernelSysTick() - starttime);
#else
    if(osSemaphoreAcquire(*sem, timeout) == osOK)
 801e56c:	687b      	ldr	r3, [r7, #4]
 801e56e:	681b      	ldr	r3, [r3, #0]
 801e570:	6839      	ldr	r1, [r7, #0]
 801e572:	4618      	mov	r0, r3
 801e574:	f7ef f8de 	bl	800d734 <osSemaphoreAcquire>
 801e578:	4603      	mov	r3, r0
 801e57a:	2b00      	cmp	r3, #0
 801e57c:	d105      	bne.n	801e58a <sys_arch_sem_wait+0x34>
    {
        return (osKernelGetTickCount() - starttime);
 801e57e:	f7ee fe5f 	bl	800d240 <osKernelGetTickCount>
 801e582:	4602      	mov	r2, r0
 801e584:	68fb      	ldr	r3, [r7, #12]
 801e586:	1ad3      	subs	r3, r2, r3
 801e588:	e012      	b.n	801e5b0 <sys_arch_sem_wait+0x5a>
#endif
    }
    else
    {
      return SYS_ARCH_TIMEOUT;
 801e58a:	f04f 33ff 	mov.w	r3, #4294967295
 801e58e:	e00f      	b.n	801e5b0 <sys_arch_sem_wait+0x5a>
  {
#if (osCMSIS < 0x20000U)
    while(osSemaphoreWait (*sem, osWaitForever) != osOK);
    return (osKernelSysTick() - starttime);
#else
    while(osSemaphoreAcquire(*sem, osWaitForever) != osOK);
 801e590:	bf00      	nop
 801e592:	687b      	ldr	r3, [r7, #4]
 801e594:	681b      	ldr	r3, [r3, #0]
 801e596:	f04f 31ff 	mov.w	r1, #4294967295
 801e59a:	4618      	mov	r0, r3
 801e59c:	f7ef f8ca 	bl	800d734 <osSemaphoreAcquire>
 801e5a0:	4603      	mov	r3, r0
 801e5a2:	2b00      	cmp	r3, #0
 801e5a4:	d1f5      	bne.n	801e592 <sys_arch_sem_wait+0x3c>
    return (osKernelGetTickCount() - starttime);
 801e5a6:	f7ee fe4b 	bl	800d240 <osKernelGetTickCount>
 801e5aa:	4602      	mov	r2, r0
 801e5ac:	68fb      	ldr	r3, [r7, #12]
 801e5ae:	1ad3      	subs	r3, r2, r3
#endif
  }
}
 801e5b0:	4618      	mov	r0, r3
 801e5b2:	3710      	adds	r7, #16
 801e5b4:	46bd      	mov	sp, r7
 801e5b6:	bd80      	pop	{r7, pc}

0801e5b8 <sys_sem_signal>:

/*-----------------------------------------------------------------------------------*/
// Signals a semaphore
void sys_sem_signal(sys_sem_t *sem)
{
 801e5b8:	b580      	push	{r7, lr}
 801e5ba:	b082      	sub	sp, #8
 801e5bc:	af00      	add	r7, sp, #0
 801e5be:	6078      	str	r0, [r7, #4]
  osSemaphoreRelease(*sem);
 801e5c0:	687b      	ldr	r3, [r7, #4]
 801e5c2:	681b      	ldr	r3, [r3, #0]
 801e5c4:	4618      	mov	r0, r3
 801e5c6:	f7ef f907 	bl	800d7d8 <osSemaphoreRelease>
}
 801e5ca:	bf00      	nop
 801e5cc:	3708      	adds	r7, #8
 801e5ce:	46bd      	mov	sp, r7
 801e5d0:	bd80      	pop	{r7, pc}

0801e5d2 <sys_sem_free>:

/*-----------------------------------------------------------------------------------*/
// Deallocates a semaphore
void sys_sem_free(sys_sem_t *sem)
{
 801e5d2:	b580      	push	{r7, lr}
 801e5d4:	b082      	sub	sp, #8
 801e5d6:	af00      	add	r7, sp, #0
 801e5d8:	6078      	str	r0, [r7, #4]
#if SYS_STATS
  --lwip_stats.sys.sem.used;
#endif /* SYS_STATS */

  osSemaphoreDelete(*sem);
 801e5da:	687b      	ldr	r3, [r7, #4]
 801e5dc:	681b      	ldr	r3, [r3, #0]
 801e5de:	4618      	mov	r0, r3
 801e5e0:	f7ef f93e 	bl	800d860 <osSemaphoreDelete>
}
 801e5e4:	bf00      	nop
 801e5e6:	3708      	adds	r7, #8
 801e5e8:	46bd      	mov	sp, r7
 801e5ea:	bd80      	pop	{r7, pc}

0801e5ec <sys_sem_valid>:
/*-----------------------------------------------------------------------------------*/
int sys_sem_valid(sys_sem_t *sem)
{
 801e5ec:	b480      	push	{r7}
 801e5ee:	b083      	sub	sp, #12
 801e5f0:	af00      	add	r7, sp, #0
 801e5f2:	6078      	str	r0, [r7, #4]
  if (*sem == SYS_SEM_NULL)
 801e5f4:	687b      	ldr	r3, [r7, #4]
 801e5f6:	681b      	ldr	r3, [r3, #0]
 801e5f8:	2b00      	cmp	r3, #0
 801e5fa:	d101      	bne.n	801e600 <sys_sem_valid+0x14>
    return 0;
 801e5fc:	2300      	movs	r3, #0
 801e5fe:	e000      	b.n	801e602 <sys_sem_valid+0x16>
  else
    return 1;
 801e600:	2301      	movs	r3, #1
}
 801e602:	4618      	mov	r0, r3
 801e604:	370c      	adds	r7, #12
 801e606:	46bd      	mov	sp, r7
 801e608:	f85d 7b04 	ldr.w	r7, [sp], #4
 801e60c:	4770      	bx	lr

0801e60e <sys_sem_set_invalid>:

/*-----------------------------------------------------------------------------------*/
void sys_sem_set_invalid(sys_sem_t *sem)
{
 801e60e:	b480      	push	{r7}
 801e610:	b083      	sub	sp, #12
 801e612:	af00      	add	r7, sp, #0
 801e614:	6078      	str	r0, [r7, #4]
  *sem = SYS_SEM_NULL;
 801e616:	687b      	ldr	r3, [r7, #4]
 801e618:	2200      	movs	r2, #0
 801e61a:	601a      	str	r2, [r3, #0]
}
 801e61c:	bf00      	nop
 801e61e:	370c      	adds	r7, #12
 801e620:	46bd      	mov	sp, r7
 801e622:	f85d 7b04 	ldr.w	r7, [sp], #4
 801e626:	4770      	bx	lr

0801e628 <sys_init>:
#else
osMutexId_t lwip_sys_mutex;
#endif
// Initialize sys arch
void sys_init(void)
{
 801e628:	b580      	push	{r7, lr}
 801e62a:	af00      	add	r7, sp, #0
#if (osCMSIS < 0x20000U)
  lwip_sys_mutex = osMutexCreate(osMutex(lwip_sys_mutex));
#else
  lwip_sys_mutex = osMutexNew(NULL);
 801e62c:	2000      	movs	r0, #0
 801e62e:	f7ee feea 	bl	800d406 <osMutexNew>
 801e632:	4603      	mov	r3, r0
 801e634:	4a01      	ldr	r2, [pc, #4]	@ (801e63c <sys_init+0x14>)
 801e636:	6013      	str	r3, [r2, #0]
#endif
}
 801e638:	bf00      	nop
 801e63a:	bd80      	pop	{r7, pc}
 801e63c:	240088f0 	.word	0x240088f0

0801e640 <sys_mutex_new>:
                                      /* Mutexes*/
/*-----------------------------------------------------------------------------------*/
/*-----------------------------------------------------------------------------------*/
#if LWIP_COMPAT_MUTEX == 0
/* Create a new mutex*/
err_t sys_mutex_new(sys_mutex_t *mutex) {
 801e640:	b580      	push	{r7, lr}
 801e642:	b082      	sub	sp, #8
 801e644:	af00      	add	r7, sp, #0
 801e646:	6078      	str	r0, [r7, #4]

#if (osCMSIS < 0x20000U)
  osMutexDef(MUTEX);
  *mutex = osMutexCreate(osMutex(MUTEX));
#else
  *mutex = osMutexNew(NULL);
 801e648:	2000      	movs	r0, #0
 801e64a:	f7ee fedc 	bl	800d406 <osMutexNew>
 801e64e:	4602      	mov	r2, r0
 801e650:	687b      	ldr	r3, [r7, #4]
 801e652:	601a      	str	r2, [r3, #0]
#endif

  if(*mutex == NULL)
 801e654:	687b      	ldr	r3, [r7, #4]
 801e656:	681b      	ldr	r3, [r3, #0]
 801e658:	2b00      	cmp	r3, #0
 801e65a:	d102      	bne.n	801e662 <sys_mutex_new+0x22>
  {
#if SYS_STATS
    ++lwip_stats.sys.mutex.err;
#endif /* SYS_STATS */
    return ERR_MEM;
 801e65c:	f04f 33ff 	mov.w	r3, #4294967295
 801e660:	e000      	b.n	801e664 <sys_mutex_new+0x24>
  ++lwip_stats.sys.mutex.used;
  if (lwip_stats.sys.mutex.max < lwip_stats.sys.mutex.used) {
    lwip_stats.sys.mutex.max = lwip_stats.sys.mutex.used;
  }
#endif /* SYS_STATS */
  return ERR_OK;
 801e662:	2300      	movs	r3, #0
}
 801e664:	4618      	mov	r0, r3
 801e666:	3708      	adds	r7, #8
 801e668:	46bd      	mov	sp, r7
 801e66a:	bd80      	pop	{r7, pc}

0801e66c <sys_mutex_lock>:
  osMutexDelete(*mutex);
}
/*-----------------------------------------------------------------------------------*/
/* Lock a mutex*/
void sys_mutex_lock(sys_mutex_t *mutex)
{
 801e66c:	b580      	push	{r7, lr}
 801e66e:	b082      	sub	sp, #8
 801e670:	af00      	add	r7, sp, #0
 801e672:	6078      	str	r0, [r7, #4]
#if (osCMSIS < 0x20000U)
  osMutexWait(*mutex, osWaitForever);
#else
  osMutexAcquire(*mutex, osWaitForever);
 801e674:	687b      	ldr	r3, [r7, #4]
 801e676:	681b      	ldr	r3, [r3, #0]
 801e678:	f04f 31ff 	mov.w	r1, #4294967295
 801e67c:	4618      	mov	r0, r3
 801e67e:	f7ee ff48 	bl	800d512 <osMutexAcquire>
#endif
}
 801e682:	bf00      	nop
 801e684:	3708      	adds	r7, #8
 801e686:	46bd      	mov	sp, r7
 801e688:	bd80      	pop	{r7, pc}

0801e68a <sys_mutex_unlock>:

/*-----------------------------------------------------------------------------------*/
/* Unlock a mutex*/
void sys_mutex_unlock(sys_mutex_t *mutex)
{
 801e68a:	b580      	push	{r7, lr}
 801e68c:	b082      	sub	sp, #8
 801e68e:	af00      	add	r7, sp, #0
 801e690:	6078      	str	r0, [r7, #4]
  osMutexRelease(*mutex);
 801e692:	687b      	ldr	r3, [r7, #4]
 801e694:	681b      	ldr	r3, [r3, #0]
 801e696:	4618      	mov	r0, r3
 801e698:	f7ee ff86 	bl	800d5a8 <osMutexRelease>
}
 801e69c:	bf00      	nop
 801e69e:	3708      	adds	r7, #8
 801e6a0:	46bd      	mov	sp, r7
 801e6a2:	bd80      	pop	{r7, pc}

0801e6a4 <sys_thread_new>:
  function "thread()". The "arg" argument will be passed as an argument to the
  thread() function. The id of the new thread is returned. Both the id and
  the priority are system dependent.
*/
sys_thread_t sys_thread_new(const char *name, lwip_thread_fn thread , void *arg, int stacksize, int prio)
{
 801e6a4:	b580      	push	{r7, lr}
 801e6a6:	b08e      	sub	sp, #56	@ 0x38
 801e6a8:	af00      	add	r7, sp, #0
 801e6aa:	60f8      	str	r0, [r7, #12]
 801e6ac:	60b9      	str	r1, [r7, #8]
 801e6ae:	607a      	str	r2, [r7, #4]
 801e6b0:	603b      	str	r3, [r7, #0]
#if (osCMSIS < 0x20000U)
  const osThreadDef_t os_thread_def = { (char *)name, (os_pthread)thread, (osPriority)prio, 0, stacksize};
  return osThreadCreate(&os_thread_def, arg);
#else
  const osThreadAttr_t attributes = {
 801e6b2:	f107 0314 	add.w	r3, r7, #20
 801e6b6:	2224      	movs	r2, #36	@ 0x24
 801e6b8:	2100      	movs	r1, #0
 801e6ba:	4618      	mov	r0, r3
 801e6bc:	f000 f995 	bl	801e9ea <memset>
 801e6c0:	68fb      	ldr	r3, [r7, #12]
 801e6c2:	617b      	str	r3, [r7, #20]
 801e6c4:	683b      	ldr	r3, [r7, #0]
 801e6c6:	62bb      	str	r3, [r7, #40]	@ 0x28
 801e6c8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 801e6ca:	62fb      	str	r3, [r7, #44]	@ 0x2c
                        .name = name,
                        .stack_size = stacksize,
                        .priority = (osPriority_t)prio,
                      };
  return osThreadNew(thread, arg, &attributes);
 801e6cc:	f107 0314 	add.w	r3, r7, #20
 801e6d0:	461a      	mov	r2, r3
 801e6d2:	6879      	ldr	r1, [r7, #4]
 801e6d4:	68b8      	ldr	r0, [r7, #8]
 801e6d6:	f7ee fdc8 	bl	800d26a <osThreadNew>
 801e6da:	4603      	mov	r3, r0
#endif
}
 801e6dc:	4618      	mov	r0, r3
 801e6de:	3738      	adds	r7, #56	@ 0x38
 801e6e0:	46bd      	mov	sp, r7
 801e6e2:	bd80      	pop	{r7, pc}

0801e6e4 <sys_arch_protect>:

  Note: This function is based on FreeRTOS API, because no equivalent CMSIS-RTOS
        API is available
*/
sys_prot_t sys_arch_protect(void)
{
 801e6e4:	b580      	push	{r7, lr}
 801e6e6:	af00      	add	r7, sp, #0
#if (osCMSIS < 0x20000U)
  osMutexWait(lwip_sys_mutex, osWaitForever);
#else
  osMutexAcquire(lwip_sys_mutex, osWaitForever);
 801e6e8:	4b04      	ldr	r3, [pc, #16]	@ (801e6fc <sys_arch_protect+0x18>)
 801e6ea:	681b      	ldr	r3, [r3, #0]
 801e6ec:	f04f 31ff 	mov.w	r1, #4294967295
 801e6f0:	4618      	mov	r0, r3
 801e6f2:	f7ee ff0e 	bl	800d512 <osMutexAcquire>
#endif
  return (sys_prot_t)1;
 801e6f6:	2301      	movs	r3, #1
}
 801e6f8:	4618      	mov	r0, r3
 801e6fa:	bd80      	pop	{r7, pc}
 801e6fc:	240088f0 	.word	0x240088f0

0801e700 <sys_arch_unprotect>:

  Note: This function is based on FreeRTOS API, because no equivalent CMSIS-RTOS
        API is available
*/
void sys_arch_unprotect(sys_prot_t pval)
{
 801e700:	b580      	push	{r7, lr}
 801e702:	b082      	sub	sp, #8
 801e704:	af00      	add	r7, sp, #0
 801e706:	6078      	str	r0, [r7, #4]
  ( void ) pval;
  osMutexRelease(lwip_sys_mutex);
 801e708:	4b04      	ldr	r3, [pc, #16]	@ (801e71c <sys_arch_unprotect+0x1c>)
 801e70a:	681b      	ldr	r3, [r3, #0]
 801e70c:	4618      	mov	r0, r3
 801e70e:	f7ee ff4b 	bl	800d5a8 <osMutexRelease>
}
 801e712:	bf00      	nop
 801e714:	3708      	adds	r7, #8
 801e716:	46bd      	mov	sp, r7
 801e718:	bd80      	pop	{r7, pc}
 801e71a:	bf00      	nop
 801e71c:	240088f0 	.word	0x240088f0

0801e720 <rand>:
 801e720:	4b16      	ldr	r3, [pc, #88]	@ (801e77c <rand+0x5c>)
 801e722:	b510      	push	{r4, lr}
 801e724:	681c      	ldr	r4, [r3, #0]
 801e726:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 801e728:	b9b3      	cbnz	r3, 801e758 <rand+0x38>
 801e72a:	2018      	movs	r0, #24
 801e72c:	f000 faa0 	bl	801ec70 <malloc>
 801e730:	4602      	mov	r2, r0
 801e732:	6320      	str	r0, [r4, #48]	@ 0x30
 801e734:	b920      	cbnz	r0, 801e740 <rand+0x20>
 801e736:	4b12      	ldr	r3, [pc, #72]	@ (801e780 <rand+0x60>)
 801e738:	4812      	ldr	r0, [pc, #72]	@ (801e784 <rand+0x64>)
 801e73a:	2152      	movs	r1, #82	@ 0x52
 801e73c:	f000 fa30 	bl	801eba0 <__assert_func>
 801e740:	4911      	ldr	r1, [pc, #68]	@ (801e788 <rand+0x68>)
 801e742:	4b12      	ldr	r3, [pc, #72]	@ (801e78c <rand+0x6c>)
 801e744:	e9c0 1300 	strd	r1, r3, [r0]
 801e748:	4b11      	ldr	r3, [pc, #68]	@ (801e790 <rand+0x70>)
 801e74a:	6083      	str	r3, [r0, #8]
 801e74c:	230b      	movs	r3, #11
 801e74e:	8183      	strh	r3, [r0, #12]
 801e750:	2100      	movs	r1, #0
 801e752:	2001      	movs	r0, #1
 801e754:	e9c2 0104 	strd	r0, r1, [r2, #16]
 801e758:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 801e75a:	480e      	ldr	r0, [pc, #56]	@ (801e794 <rand+0x74>)
 801e75c:	690b      	ldr	r3, [r1, #16]
 801e75e:	694c      	ldr	r4, [r1, #20]
 801e760:	4a0d      	ldr	r2, [pc, #52]	@ (801e798 <rand+0x78>)
 801e762:	4358      	muls	r0, r3
 801e764:	fb02 0004 	mla	r0, r2, r4, r0
 801e768:	fba3 3202 	umull	r3, r2, r3, r2
 801e76c:	3301      	adds	r3, #1
 801e76e:	eb40 0002 	adc.w	r0, r0, r2
 801e772:	e9c1 3004 	strd	r3, r0, [r1, #16]
 801e776:	f020 4000 	bic.w	r0, r0, #2147483648	@ 0x80000000
 801e77a:	bd10      	pop	{r4, pc}
 801e77c:	24000040 	.word	0x24000040
 801e780:	08022f9e 	.word	0x08022f9e
 801e784:	08022fb5 	.word	0x08022fb5
 801e788:	abcd330e 	.word	0xabcd330e
 801e78c:	e66d1234 	.word	0xe66d1234
 801e790:	0005deec 	.word	0x0005deec
 801e794:	5851f42d 	.word	0x5851f42d
 801e798:	4c957f2d 	.word	0x4c957f2d

0801e79c <std>:
 801e79c:	2300      	movs	r3, #0
 801e79e:	b510      	push	{r4, lr}
 801e7a0:	4604      	mov	r4, r0
 801e7a2:	e9c0 3300 	strd	r3, r3, [r0]
 801e7a6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 801e7aa:	6083      	str	r3, [r0, #8]
 801e7ac:	8181      	strh	r1, [r0, #12]
 801e7ae:	6643      	str	r3, [r0, #100]	@ 0x64
 801e7b0:	81c2      	strh	r2, [r0, #14]
 801e7b2:	6183      	str	r3, [r0, #24]
 801e7b4:	4619      	mov	r1, r3
 801e7b6:	2208      	movs	r2, #8
 801e7b8:	305c      	adds	r0, #92	@ 0x5c
 801e7ba:	f000 f916 	bl	801e9ea <memset>
 801e7be:	4b0d      	ldr	r3, [pc, #52]	@ (801e7f4 <std+0x58>)
 801e7c0:	6263      	str	r3, [r4, #36]	@ 0x24
 801e7c2:	4b0d      	ldr	r3, [pc, #52]	@ (801e7f8 <std+0x5c>)
 801e7c4:	62a3      	str	r3, [r4, #40]	@ 0x28
 801e7c6:	4b0d      	ldr	r3, [pc, #52]	@ (801e7fc <std+0x60>)
 801e7c8:	62e3      	str	r3, [r4, #44]	@ 0x2c
 801e7ca:	4b0d      	ldr	r3, [pc, #52]	@ (801e800 <std+0x64>)
 801e7cc:	6323      	str	r3, [r4, #48]	@ 0x30
 801e7ce:	4b0d      	ldr	r3, [pc, #52]	@ (801e804 <std+0x68>)
 801e7d0:	6224      	str	r4, [r4, #32]
 801e7d2:	429c      	cmp	r4, r3
 801e7d4:	d006      	beq.n	801e7e4 <std+0x48>
 801e7d6:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 801e7da:	4294      	cmp	r4, r2
 801e7dc:	d002      	beq.n	801e7e4 <std+0x48>
 801e7de:	33d0      	adds	r3, #208	@ 0xd0
 801e7e0:	429c      	cmp	r4, r3
 801e7e2:	d105      	bne.n	801e7f0 <std+0x54>
 801e7e4:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 801e7e8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801e7ec:	f000 b9c6 	b.w	801eb7c <__retarget_lock_init_recursive>
 801e7f0:	bd10      	pop	{r4, pc}
 801e7f2:	bf00      	nop
 801e7f4:	0801e945 	.word	0x0801e945
 801e7f8:	0801e967 	.word	0x0801e967
 801e7fc:	0801e99f 	.word	0x0801e99f
 801e800:	0801e9c3 	.word	0x0801e9c3
 801e804:	240088f4 	.word	0x240088f4

0801e808 <stdio_exit_handler>:
 801e808:	4a02      	ldr	r2, [pc, #8]	@ (801e814 <stdio_exit_handler+0xc>)
 801e80a:	4903      	ldr	r1, [pc, #12]	@ (801e818 <stdio_exit_handler+0x10>)
 801e80c:	4803      	ldr	r0, [pc, #12]	@ (801e81c <stdio_exit_handler+0x14>)
 801e80e:	f000 b869 	b.w	801e8e4 <_fwalk_sglue>
 801e812:	bf00      	nop
 801e814:	24000034 	.word	0x24000034
 801e818:	0801f485 	.word	0x0801f485
 801e81c:	24000044 	.word	0x24000044

0801e820 <cleanup_stdio>:
 801e820:	6841      	ldr	r1, [r0, #4]
 801e822:	4b0c      	ldr	r3, [pc, #48]	@ (801e854 <cleanup_stdio+0x34>)
 801e824:	4299      	cmp	r1, r3
 801e826:	b510      	push	{r4, lr}
 801e828:	4604      	mov	r4, r0
 801e82a:	d001      	beq.n	801e830 <cleanup_stdio+0x10>
 801e82c:	f000 fe2a 	bl	801f484 <_fflush_r>
 801e830:	68a1      	ldr	r1, [r4, #8]
 801e832:	4b09      	ldr	r3, [pc, #36]	@ (801e858 <cleanup_stdio+0x38>)
 801e834:	4299      	cmp	r1, r3
 801e836:	d002      	beq.n	801e83e <cleanup_stdio+0x1e>
 801e838:	4620      	mov	r0, r4
 801e83a:	f000 fe23 	bl	801f484 <_fflush_r>
 801e83e:	68e1      	ldr	r1, [r4, #12]
 801e840:	4b06      	ldr	r3, [pc, #24]	@ (801e85c <cleanup_stdio+0x3c>)
 801e842:	4299      	cmp	r1, r3
 801e844:	d004      	beq.n	801e850 <cleanup_stdio+0x30>
 801e846:	4620      	mov	r0, r4
 801e848:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801e84c:	f000 be1a 	b.w	801f484 <_fflush_r>
 801e850:	bd10      	pop	{r4, pc}
 801e852:	bf00      	nop
 801e854:	240088f4 	.word	0x240088f4
 801e858:	2400895c 	.word	0x2400895c
 801e85c:	240089c4 	.word	0x240089c4

0801e860 <global_stdio_init.part.0>:
 801e860:	b510      	push	{r4, lr}
 801e862:	4b0b      	ldr	r3, [pc, #44]	@ (801e890 <global_stdio_init.part.0+0x30>)
 801e864:	4c0b      	ldr	r4, [pc, #44]	@ (801e894 <global_stdio_init.part.0+0x34>)
 801e866:	4a0c      	ldr	r2, [pc, #48]	@ (801e898 <global_stdio_init.part.0+0x38>)
 801e868:	601a      	str	r2, [r3, #0]
 801e86a:	4620      	mov	r0, r4
 801e86c:	2200      	movs	r2, #0
 801e86e:	2104      	movs	r1, #4
 801e870:	f7ff ff94 	bl	801e79c <std>
 801e874:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 801e878:	2201      	movs	r2, #1
 801e87a:	2109      	movs	r1, #9
 801e87c:	f7ff ff8e 	bl	801e79c <std>
 801e880:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 801e884:	2202      	movs	r2, #2
 801e886:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801e88a:	2112      	movs	r1, #18
 801e88c:	f7ff bf86 	b.w	801e79c <std>
 801e890:	24008a2c 	.word	0x24008a2c
 801e894:	240088f4 	.word	0x240088f4
 801e898:	0801e809 	.word	0x0801e809

0801e89c <__sfp_lock_acquire>:
 801e89c:	4801      	ldr	r0, [pc, #4]	@ (801e8a4 <__sfp_lock_acquire+0x8>)
 801e89e:	f000 b96e 	b.w	801eb7e <__retarget_lock_acquire_recursive>
 801e8a2:	bf00      	nop
 801e8a4:	24008a35 	.word	0x24008a35

0801e8a8 <__sfp_lock_release>:
 801e8a8:	4801      	ldr	r0, [pc, #4]	@ (801e8b0 <__sfp_lock_release+0x8>)
 801e8aa:	f000 b969 	b.w	801eb80 <__retarget_lock_release_recursive>
 801e8ae:	bf00      	nop
 801e8b0:	24008a35 	.word	0x24008a35

0801e8b4 <__sinit>:
 801e8b4:	b510      	push	{r4, lr}
 801e8b6:	4604      	mov	r4, r0
 801e8b8:	f7ff fff0 	bl	801e89c <__sfp_lock_acquire>
 801e8bc:	6a23      	ldr	r3, [r4, #32]
 801e8be:	b11b      	cbz	r3, 801e8c8 <__sinit+0x14>
 801e8c0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801e8c4:	f7ff bff0 	b.w	801e8a8 <__sfp_lock_release>
 801e8c8:	4b04      	ldr	r3, [pc, #16]	@ (801e8dc <__sinit+0x28>)
 801e8ca:	6223      	str	r3, [r4, #32]
 801e8cc:	4b04      	ldr	r3, [pc, #16]	@ (801e8e0 <__sinit+0x2c>)
 801e8ce:	681b      	ldr	r3, [r3, #0]
 801e8d0:	2b00      	cmp	r3, #0
 801e8d2:	d1f5      	bne.n	801e8c0 <__sinit+0xc>
 801e8d4:	f7ff ffc4 	bl	801e860 <global_stdio_init.part.0>
 801e8d8:	e7f2      	b.n	801e8c0 <__sinit+0xc>
 801e8da:	bf00      	nop
 801e8dc:	0801e821 	.word	0x0801e821
 801e8e0:	24008a2c 	.word	0x24008a2c

0801e8e4 <_fwalk_sglue>:
 801e8e4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801e8e8:	4607      	mov	r7, r0
 801e8ea:	4688      	mov	r8, r1
 801e8ec:	4614      	mov	r4, r2
 801e8ee:	2600      	movs	r6, #0
 801e8f0:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 801e8f4:	f1b9 0901 	subs.w	r9, r9, #1
 801e8f8:	d505      	bpl.n	801e906 <_fwalk_sglue+0x22>
 801e8fa:	6824      	ldr	r4, [r4, #0]
 801e8fc:	2c00      	cmp	r4, #0
 801e8fe:	d1f7      	bne.n	801e8f0 <_fwalk_sglue+0xc>
 801e900:	4630      	mov	r0, r6
 801e902:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801e906:	89ab      	ldrh	r3, [r5, #12]
 801e908:	2b01      	cmp	r3, #1
 801e90a:	d907      	bls.n	801e91c <_fwalk_sglue+0x38>
 801e90c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 801e910:	3301      	adds	r3, #1
 801e912:	d003      	beq.n	801e91c <_fwalk_sglue+0x38>
 801e914:	4629      	mov	r1, r5
 801e916:	4638      	mov	r0, r7
 801e918:	47c0      	blx	r8
 801e91a:	4306      	orrs	r6, r0
 801e91c:	3568      	adds	r5, #104	@ 0x68
 801e91e:	e7e9      	b.n	801e8f4 <_fwalk_sglue+0x10>

0801e920 <iprintf>:
 801e920:	b40f      	push	{r0, r1, r2, r3}
 801e922:	b507      	push	{r0, r1, r2, lr}
 801e924:	4906      	ldr	r1, [pc, #24]	@ (801e940 <iprintf+0x20>)
 801e926:	ab04      	add	r3, sp, #16
 801e928:	6808      	ldr	r0, [r1, #0]
 801e92a:	f853 2b04 	ldr.w	r2, [r3], #4
 801e92e:	6881      	ldr	r1, [r0, #8]
 801e930:	9301      	str	r3, [sp, #4]
 801e932:	f000 fa7d 	bl	801ee30 <_vfiprintf_r>
 801e936:	b003      	add	sp, #12
 801e938:	f85d eb04 	ldr.w	lr, [sp], #4
 801e93c:	b004      	add	sp, #16
 801e93e:	4770      	bx	lr
 801e940:	24000040 	.word	0x24000040

0801e944 <__sread>:
 801e944:	b510      	push	{r4, lr}
 801e946:	460c      	mov	r4, r1
 801e948:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801e94c:	f000 f8ce 	bl	801eaec <_read_r>
 801e950:	2800      	cmp	r0, #0
 801e952:	bfab      	itete	ge
 801e954:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 801e956:	89a3      	ldrhlt	r3, [r4, #12]
 801e958:	181b      	addge	r3, r3, r0
 801e95a:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 801e95e:	bfac      	ite	ge
 801e960:	6563      	strge	r3, [r4, #84]	@ 0x54
 801e962:	81a3      	strhlt	r3, [r4, #12]
 801e964:	bd10      	pop	{r4, pc}

0801e966 <__swrite>:
 801e966:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801e96a:	461f      	mov	r7, r3
 801e96c:	898b      	ldrh	r3, [r1, #12]
 801e96e:	05db      	lsls	r3, r3, #23
 801e970:	4605      	mov	r5, r0
 801e972:	460c      	mov	r4, r1
 801e974:	4616      	mov	r6, r2
 801e976:	d505      	bpl.n	801e984 <__swrite+0x1e>
 801e978:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801e97c:	2302      	movs	r3, #2
 801e97e:	2200      	movs	r2, #0
 801e980:	f000 f8a2 	bl	801eac8 <_lseek_r>
 801e984:	89a3      	ldrh	r3, [r4, #12]
 801e986:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801e98a:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 801e98e:	81a3      	strh	r3, [r4, #12]
 801e990:	4632      	mov	r2, r6
 801e992:	463b      	mov	r3, r7
 801e994:	4628      	mov	r0, r5
 801e996:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801e99a:	f000 b8b9 	b.w	801eb10 <_write_r>

0801e99e <__sseek>:
 801e99e:	b510      	push	{r4, lr}
 801e9a0:	460c      	mov	r4, r1
 801e9a2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801e9a6:	f000 f88f 	bl	801eac8 <_lseek_r>
 801e9aa:	1c43      	adds	r3, r0, #1
 801e9ac:	89a3      	ldrh	r3, [r4, #12]
 801e9ae:	bf15      	itete	ne
 801e9b0:	6560      	strne	r0, [r4, #84]	@ 0x54
 801e9b2:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 801e9b6:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 801e9ba:	81a3      	strheq	r3, [r4, #12]
 801e9bc:	bf18      	it	ne
 801e9be:	81a3      	strhne	r3, [r4, #12]
 801e9c0:	bd10      	pop	{r4, pc}

0801e9c2 <__sclose>:
 801e9c2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801e9c6:	f000 b819 	b.w	801e9fc <_close_r>

0801e9ca <memcmp>:
 801e9ca:	b510      	push	{r4, lr}
 801e9cc:	3901      	subs	r1, #1
 801e9ce:	4402      	add	r2, r0
 801e9d0:	4290      	cmp	r0, r2
 801e9d2:	d101      	bne.n	801e9d8 <memcmp+0xe>
 801e9d4:	2000      	movs	r0, #0
 801e9d6:	e005      	b.n	801e9e4 <memcmp+0x1a>
 801e9d8:	7803      	ldrb	r3, [r0, #0]
 801e9da:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 801e9de:	42a3      	cmp	r3, r4
 801e9e0:	d001      	beq.n	801e9e6 <memcmp+0x1c>
 801e9e2:	1b18      	subs	r0, r3, r4
 801e9e4:	bd10      	pop	{r4, pc}
 801e9e6:	3001      	adds	r0, #1
 801e9e8:	e7f2      	b.n	801e9d0 <memcmp+0x6>

0801e9ea <memset>:
 801e9ea:	4402      	add	r2, r0
 801e9ec:	4603      	mov	r3, r0
 801e9ee:	4293      	cmp	r3, r2
 801e9f0:	d100      	bne.n	801e9f4 <memset+0xa>
 801e9f2:	4770      	bx	lr
 801e9f4:	f803 1b01 	strb.w	r1, [r3], #1
 801e9f8:	e7f9      	b.n	801e9ee <memset+0x4>
	...

0801e9fc <_close_r>:
 801e9fc:	b538      	push	{r3, r4, r5, lr}
 801e9fe:	4d06      	ldr	r5, [pc, #24]	@ (801ea18 <_close_r+0x1c>)
 801ea00:	2300      	movs	r3, #0
 801ea02:	4604      	mov	r4, r0
 801ea04:	4608      	mov	r0, r1
 801ea06:	602b      	str	r3, [r5, #0]
 801ea08:	f7e3 fd3a 	bl	8002480 <_close>
 801ea0c:	1c43      	adds	r3, r0, #1
 801ea0e:	d102      	bne.n	801ea16 <_close_r+0x1a>
 801ea10:	682b      	ldr	r3, [r5, #0]
 801ea12:	b103      	cbz	r3, 801ea16 <_close_r+0x1a>
 801ea14:	6023      	str	r3, [r4, #0]
 801ea16:	bd38      	pop	{r3, r4, r5, pc}
 801ea18:	24008a30 	.word	0x24008a30

0801ea1c <_reclaim_reent>:
 801ea1c:	4b29      	ldr	r3, [pc, #164]	@ (801eac4 <_reclaim_reent+0xa8>)
 801ea1e:	681b      	ldr	r3, [r3, #0]
 801ea20:	4283      	cmp	r3, r0
 801ea22:	b570      	push	{r4, r5, r6, lr}
 801ea24:	4604      	mov	r4, r0
 801ea26:	d04b      	beq.n	801eac0 <_reclaim_reent+0xa4>
 801ea28:	69c3      	ldr	r3, [r0, #28]
 801ea2a:	b1ab      	cbz	r3, 801ea58 <_reclaim_reent+0x3c>
 801ea2c:	68db      	ldr	r3, [r3, #12]
 801ea2e:	b16b      	cbz	r3, 801ea4c <_reclaim_reent+0x30>
 801ea30:	2500      	movs	r5, #0
 801ea32:	69e3      	ldr	r3, [r4, #28]
 801ea34:	68db      	ldr	r3, [r3, #12]
 801ea36:	5959      	ldr	r1, [r3, r5]
 801ea38:	2900      	cmp	r1, #0
 801ea3a:	d13b      	bne.n	801eab4 <_reclaim_reent+0x98>
 801ea3c:	3504      	adds	r5, #4
 801ea3e:	2d80      	cmp	r5, #128	@ 0x80
 801ea40:	d1f7      	bne.n	801ea32 <_reclaim_reent+0x16>
 801ea42:	69e3      	ldr	r3, [r4, #28]
 801ea44:	4620      	mov	r0, r4
 801ea46:	68d9      	ldr	r1, [r3, #12]
 801ea48:	f000 f8c8 	bl	801ebdc <_free_r>
 801ea4c:	69e3      	ldr	r3, [r4, #28]
 801ea4e:	6819      	ldr	r1, [r3, #0]
 801ea50:	b111      	cbz	r1, 801ea58 <_reclaim_reent+0x3c>
 801ea52:	4620      	mov	r0, r4
 801ea54:	f000 f8c2 	bl	801ebdc <_free_r>
 801ea58:	6961      	ldr	r1, [r4, #20]
 801ea5a:	b111      	cbz	r1, 801ea62 <_reclaim_reent+0x46>
 801ea5c:	4620      	mov	r0, r4
 801ea5e:	f000 f8bd 	bl	801ebdc <_free_r>
 801ea62:	69e1      	ldr	r1, [r4, #28]
 801ea64:	b111      	cbz	r1, 801ea6c <_reclaim_reent+0x50>
 801ea66:	4620      	mov	r0, r4
 801ea68:	f000 f8b8 	bl	801ebdc <_free_r>
 801ea6c:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 801ea6e:	b111      	cbz	r1, 801ea76 <_reclaim_reent+0x5a>
 801ea70:	4620      	mov	r0, r4
 801ea72:	f000 f8b3 	bl	801ebdc <_free_r>
 801ea76:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 801ea78:	b111      	cbz	r1, 801ea80 <_reclaim_reent+0x64>
 801ea7a:	4620      	mov	r0, r4
 801ea7c:	f000 f8ae 	bl	801ebdc <_free_r>
 801ea80:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 801ea82:	b111      	cbz	r1, 801ea8a <_reclaim_reent+0x6e>
 801ea84:	4620      	mov	r0, r4
 801ea86:	f000 f8a9 	bl	801ebdc <_free_r>
 801ea8a:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 801ea8c:	b111      	cbz	r1, 801ea94 <_reclaim_reent+0x78>
 801ea8e:	4620      	mov	r0, r4
 801ea90:	f000 f8a4 	bl	801ebdc <_free_r>
 801ea94:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 801ea96:	b111      	cbz	r1, 801ea9e <_reclaim_reent+0x82>
 801ea98:	4620      	mov	r0, r4
 801ea9a:	f000 f89f 	bl	801ebdc <_free_r>
 801ea9e:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 801eaa0:	b111      	cbz	r1, 801eaa8 <_reclaim_reent+0x8c>
 801eaa2:	4620      	mov	r0, r4
 801eaa4:	f000 f89a 	bl	801ebdc <_free_r>
 801eaa8:	6a23      	ldr	r3, [r4, #32]
 801eaaa:	b14b      	cbz	r3, 801eac0 <_reclaim_reent+0xa4>
 801eaac:	4620      	mov	r0, r4
 801eaae:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 801eab2:	4718      	bx	r3
 801eab4:	680e      	ldr	r6, [r1, #0]
 801eab6:	4620      	mov	r0, r4
 801eab8:	f000 f890 	bl	801ebdc <_free_r>
 801eabc:	4631      	mov	r1, r6
 801eabe:	e7bb      	b.n	801ea38 <_reclaim_reent+0x1c>
 801eac0:	bd70      	pop	{r4, r5, r6, pc}
 801eac2:	bf00      	nop
 801eac4:	24000040 	.word	0x24000040

0801eac8 <_lseek_r>:
 801eac8:	b538      	push	{r3, r4, r5, lr}
 801eaca:	4d07      	ldr	r5, [pc, #28]	@ (801eae8 <_lseek_r+0x20>)
 801eacc:	4604      	mov	r4, r0
 801eace:	4608      	mov	r0, r1
 801ead0:	4611      	mov	r1, r2
 801ead2:	2200      	movs	r2, #0
 801ead4:	602a      	str	r2, [r5, #0]
 801ead6:	461a      	mov	r2, r3
 801ead8:	f7e3 fcf9 	bl	80024ce <_lseek>
 801eadc:	1c43      	adds	r3, r0, #1
 801eade:	d102      	bne.n	801eae6 <_lseek_r+0x1e>
 801eae0:	682b      	ldr	r3, [r5, #0]
 801eae2:	b103      	cbz	r3, 801eae6 <_lseek_r+0x1e>
 801eae4:	6023      	str	r3, [r4, #0]
 801eae6:	bd38      	pop	{r3, r4, r5, pc}
 801eae8:	24008a30 	.word	0x24008a30

0801eaec <_read_r>:
 801eaec:	b538      	push	{r3, r4, r5, lr}
 801eaee:	4d07      	ldr	r5, [pc, #28]	@ (801eb0c <_read_r+0x20>)
 801eaf0:	4604      	mov	r4, r0
 801eaf2:	4608      	mov	r0, r1
 801eaf4:	4611      	mov	r1, r2
 801eaf6:	2200      	movs	r2, #0
 801eaf8:	602a      	str	r2, [r5, #0]
 801eafa:	461a      	mov	r2, r3
 801eafc:	f7e3 fc87 	bl	800240e <_read>
 801eb00:	1c43      	adds	r3, r0, #1
 801eb02:	d102      	bne.n	801eb0a <_read_r+0x1e>
 801eb04:	682b      	ldr	r3, [r5, #0]
 801eb06:	b103      	cbz	r3, 801eb0a <_read_r+0x1e>
 801eb08:	6023      	str	r3, [r4, #0]
 801eb0a:	bd38      	pop	{r3, r4, r5, pc}
 801eb0c:	24008a30 	.word	0x24008a30

0801eb10 <_write_r>:
 801eb10:	b538      	push	{r3, r4, r5, lr}
 801eb12:	4d07      	ldr	r5, [pc, #28]	@ (801eb30 <_write_r+0x20>)
 801eb14:	4604      	mov	r4, r0
 801eb16:	4608      	mov	r0, r1
 801eb18:	4611      	mov	r1, r2
 801eb1a:	2200      	movs	r2, #0
 801eb1c:	602a      	str	r2, [r5, #0]
 801eb1e:	461a      	mov	r2, r3
 801eb20:	f7e3 fc92 	bl	8002448 <_write>
 801eb24:	1c43      	adds	r3, r0, #1
 801eb26:	d102      	bne.n	801eb2e <_write_r+0x1e>
 801eb28:	682b      	ldr	r3, [r5, #0]
 801eb2a:	b103      	cbz	r3, 801eb2e <_write_r+0x1e>
 801eb2c:	6023      	str	r3, [r4, #0]
 801eb2e:	bd38      	pop	{r3, r4, r5, pc}
 801eb30:	24008a30 	.word	0x24008a30

0801eb34 <__libc_init_array>:
 801eb34:	b570      	push	{r4, r5, r6, lr}
 801eb36:	4d0d      	ldr	r5, [pc, #52]	@ (801eb6c <__libc_init_array+0x38>)
 801eb38:	4c0d      	ldr	r4, [pc, #52]	@ (801eb70 <__libc_init_array+0x3c>)
 801eb3a:	1b64      	subs	r4, r4, r5
 801eb3c:	10a4      	asrs	r4, r4, #2
 801eb3e:	2600      	movs	r6, #0
 801eb40:	42a6      	cmp	r6, r4
 801eb42:	d109      	bne.n	801eb58 <__libc_init_array+0x24>
 801eb44:	4d0b      	ldr	r5, [pc, #44]	@ (801eb74 <__libc_init_array+0x40>)
 801eb46:	4c0c      	ldr	r4, [pc, #48]	@ (801eb78 <__libc_init_array+0x44>)
 801eb48:	f000 fe4a 	bl	801f7e0 <_init>
 801eb4c:	1b64      	subs	r4, r4, r5
 801eb4e:	10a4      	asrs	r4, r4, #2
 801eb50:	2600      	movs	r6, #0
 801eb52:	42a6      	cmp	r6, r4
 801eb54:	d105      	bne.n	801eb62 <__libc_init_array+0x2e>
 801eb56:	bd70      	pop	{r4, r5, r6, pc}
 801eb58:	f855 3b04 	ldr.w	r3, [r5], #4
 801eb5c:	4798      	blx	r3
 801eb5e:	3601      	adds	r6, #1
 801eb60:	e7ee      	b.n	801eb40 <__libc_init_array+0xc>
 801eb62:	f855 3b04 	ldr.w	r3, [r5], #4
 801eb66:	4798      	blx	r3
 801eb68:	3601      	adds	r6, #1
 801eb6a:	e7f2      	b.n	801eb52 <__libc_init_array+0x1e>
 801eb6c:	08023084 	.word	0x08023084
 801eb70:	08023084 	.word	0x08023084
 801eb74:	08023084 	.word	0x08023084
 801eb78:	08023088 	.word	0x08023088

0801eb7c <__retarget_lock_init_recursive>:
 801eb7c:	4770      	bx	lr

0801eb7e <__retarget_lock_acquire_recursive>:
 801eb7e:	4770      	bx	lr

0801eb80 <__retarget_lock_release_recursive>:
 801eb80:	4770      	bx	lr

0801eb82 <memcpy>:
 801eb82:	440a      	add	r2, r1
 801eb84:	4291      	cmp	r1, r2
 801eb86:	f100 33ff 	add.w	r3, r0, #4294967295
 801eb8a:	d100      	bne.n	801eb8e <memcpy+0xc>
 801eb8c:	4770      	bx	lr
 801eb8e:	b510      	push	{r4, lr}
 801eb90:	f811 4b01 	ldrb.w	r4, [r1], #1
 801eb94:	f803 4f01 	strb.w	r4, [r3, #1]!
 801eb98:	4291      	cmp	r1, r2
 801eb9a:	d1f9      	bne.n	801eb90 <memcpy+0xe>
 801eb9c:	bd10      	pop	{r4, pc}
	...

0801eba0 <__assert_func>:
 801eba0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 801eba2:	4614      	mov	r4, r2
 801eba4:	461a      	mov	r2, r3
 801eba6:	4b09      	ldr	r3, [pc, #36]	@ (801ebcc <__assert_func+0x2c>)
 801eba8:	681b      	ldr	r3, [r3, #0]
 801ebaa:	4605      	mov	r5, r0
 801ebac:	68d8      	ldr	r0, [r3, #12]
 801ebae:	b954      	cbnz	r4, 801ebc6 <__assert_func+0x26>
 801ebb0:	4b07      	ldr	r3, [pc, #28]	@ (801ebd0 <__assert_func+0x30>)
 801ebb2:	461c      	mov	r4, r3
 801ebb4:	e9cd 3401 	strd	r3, r4, [sp, #4]
 801ebb8:	9100      	str	r1, [sp, #0]
 801ebba:	462b      	mov	r3, r5
 801ebbc:	4905      	ldr	r1, [pc, #20]	@ (801ebd4 <__assert_func+0x34>)
 801ebbe:	f000 fc89 	bl	801f4d4 <fiprintf>
 801ebc2:	f000 fd3d 	bl	801f640 <abort>
 801ebc6:	4b04      	ldr	r3, [pc, #16]	@ (801ebd8 <__assert_func+0x38>)
 801ebc8:	e7f4      	b.n	801ebb4 <__assert_func+0x14>
 801ebca:	bf00      	nop
 801ebcc:	24000040 	.word	0x24000040
 801ebd0:	08023048 	.word	0x08023048
 801ebd4:	0802301a 	.word	0x0802301a
 801ebd8:	0802300d 	.word	0x0802300d

0801ebdc <_free_r>:
 801ebdc:	b538      	push	{r3, r4, r5, lr}
 801ebde:	4605      	mov	r5, r0
 801ebe0:	2900      	cmp	r1, #0
 801ebe2:	d041      	beq.n	801ec68 <_free_r+0x8c>
 801ebe4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 801ebe8:	1f0c      	subs	r4, r1, #4
 801ebea:	2b00      	cmp	r3, #0
 801ebec:	bfb8      	it	lt
 801ebee:	18e4      	addlt	r4, r4, r3
 801ebf0:	f000 f8e8 	bl	801edc4 <__malloc_lock>
 801ebf4:	4a1d      	ldr	r2, [pc, #116]	@ (801ec6c <_free_r+0x90>)
 801ebf6:	6813      	ldr	r3, [r2, #0]
 801ebf8:	b933      	cbnz	r3, 801ec08 <_free_r+0x2c>
 801ebfa:	6063      	str	r3, [r4, #4]
 801ebfc:	6014      	str	r4, [r2, #0]
 801ebfe:	4628      	mov	r0, r5
 801ec00:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801ec04:	f000 b8e4 	b.w	801edd0 <__malloc_unlock>
 801ec08:	42a3      	cmp	r3, r4
 801ec0a:	d908      	bls.n	801ec1e <_free_r+0x42>
 801ec0c:	6820      	ldr	r0, [r4, #0]
 801ec0e:	1821      	adds	r1, r4, r0
 801ec10:	428b      	cmp	r3, r1
 801ec12:	bf01      	itttt	eq
 801ec14:	6819      	ldreq	r1, [r3, #0]
 801ec16:	685b      	ldreq	r3, [r3, #4]
 801ec18:	1809      	addeq	r1, r1, r0
 801ec1a:	6021      	streq	r1, [r4, #0]
 801ec1c:	e7ed      	b.n	801ebfa <_free_r+0x1e>
 801ec1e:	461a      	mov	r2, r3
 801ec20:	685b      	ldr	r3, [r3, #4]
 801ec22:	b10b      	cbz	r3, 801ec28 <_free_r+0x4c>
 801ec24:	42a3      	cmp	r3, r4
 801ec26:	d9fa      	bls.n	801ec1e <_free_r+0x42>
 801ec28:	6811      	ldr	r1, [r2, #0]
 801ec2a:	1850      	adds	r0, r2, r1
 801ec2c:	42a0      	cmp	r0, r4
 801ec2e:	d10b      	bne.n	801ec48 <_free_r+0x6c>
 801ec30:	6820      	ldr	r0, [r4, #0]
 801ec32:	4401      	add	r1, r0
 801ec34:	1850      	adds	r0, r2, r1
 801ec36:	4283      	cmp	r3, r0
 801ec38:	6011      	str	r1, [r2, #0]
 801ec3a:	d1e0      	bne.n	801ebfe <_free_r+0x22>
 801ec3c:	6818      	ldr	r0, [r3, #0]
 801ec3e:	685b      	ldr	r3, [r3, #4]
 801ec40:	6053      	str	r3, [r2, #4]
 801ec42:	4408      	add	r0, r1
 801ec44:	6010      	str	r0, [r2, #0]
 801ec46:	e7da      	b.n	801ebfe <_free_r+0x22>
 801ec48:	d902      	bls.n	801ec50 <_free_r+0x74>
 801ec4a:	230c      	movs	r3, #12
 801ec4c:	602b      	str	r3, [r5, #0]
 801ec4e:	e7d6      	b.n	801ebfe <_free_r+0x22>
 801ec50:	6820      	ldr	r0, [r4, #0]
 801ec52:	1821      	adds	r1, r4, r0
 801ec54:	428b      	cmp	r3, r1
 801ec56:	bf04      	itt	eq
 801ec58:	6819      	ldreq	r1, [r3, #0]
 801ec5a:	685b      	ldreq	r3, [r3, #4]
 801ec5c:	6063      	str	r3, [r4, #4]
 801ec5e:	bf04      	itt	eq
 801ec60:	1809      	addeq	r1, r1, r0
 801ec62:	6021      	streq	r1, [r4, #0]
 801ec64:	6054      	str	r4, [r2, #4]
 801ec66:	e7ca      	b.n	801ebfe <_free_r+0x22>
 801ec68:	bd38      	pop	{r3, r4, r5, pc}
 801ec6a:	bf00      	nop
 801ec6c:	24008a3c 	.word	0x24008a3c

0801ec70 <malloc>:
 801ec70:	4b02      	ldr	r3, [pc, #8]	@ (801ec7c <malloc+0xc>)
 801ec72:	4601      	mov	r1, r0
 801ec74:	6818      	ldr	r0, [r3, #0]
 801ec76:	f000 b825 	b.w	801ecc4 <_malloc_r>
 801ec7a:	bf00      	nop
 801ec7c:	24000040 	.word	0x24000040

0801ec80 <sbrk_aligned>:
 801ec80:	b570      	push	{r4, r5, r6, lr}
 801ec82:	4e0f      	ldr	r6, [pc, #60]	@ (801ecc0 <sbrk_aligned+0x40>)
 801ec84:	460c      	mov	r4, r1
 801ec86:	6831      	ldr	r1, [r6, #0]
 801ec88:	4605      	mov	r5, r0
 801ec8a:	b911      	cbnz	r1, 801ec92 <sbrk_aligned+0x12>
 801ec8c:	f000 fcc8 	bl	801f620 <_sbrk_r>
 801ec90:	6030      	str	r0, [r6, #0]
 801ec92:	4621      	mov	r1, r4
 801ec94:	4628      	mov	r0, r5
 801ec96:	f000 fcc3 	bl	801f620 <_sbrk_r>
 801ec9a:	1c43      	adds	r3, r0, #1
 801ec9c:	d103      	bne.n	801eca6 <sbrk_aligned+0x26>
 801ec9e:	f04f 34ff 	mov.w	r4, #4294967295
 801eca2:	4620      	mov	r0, r4
 801eca4:	bd70      	pop	{r4, r5, r6, pc}
 801eca6:	1cc4      	adds	r4, r0, #3
 801eca8:	f024 0403 	bic.w	r4, r4, #3
 801ecac:	42a0      	cmp	r0, r4
 801ecae:	d0f8      	beq.n	801eca2 <sbrk_aligned+0x22>
 801ecb0:	1a21      	subs	r1, r4, r0
 801ecb2:	4628      	mov	r0, r5
 801ecb4:	f000 fcb4 	bl	801f620 <_sbrk_r>
 801ecb8:	3001      	adds	r0, #1
 801ecba:	d1f2      	bne.n	801eca2 <sbrk_aligned+0x22>
 801ecbc:	e7ef      	b.n	801ec9e <sbrk_aligned+0x1e>
 801ecbe:	bf00      	nop
 801ecc0:	24008a38 	.word	0x24008a38

0801ecc4 <_malloc_r>:
 801ecc4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801ecc8:	1ccd      	adds	r5, r1, #3
 801ecca:	f025 0503 	bic.w	r5, r5, #3
 801ecce:	3508      	adds	r5, #8
 801ecd0:	2d0c      	cmp	r5, #12
 801ecd2:	bf38      	it	cc
 801ecd4:	250c      	movcc	r5, #12
 801ecd6:	2d00      	cmp	r5, #0
 801ecd8:	4606      	mov	r6, r0
 801ecda:	db01      	blt.n	801ece0 <_malloc_r+0x1c>
 801ecdc:	42a9      	cmp	r1, r5
 801ecde:	d904      	bls.n	801ecea <_malloc_r+0x26>
 801ece0:	230c      	movs	r3, #12
 801ece2:	6033      	str	r3, [r6, #0]
 801ece4:	2000      	movs	r0, #0
 801ece6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801ecea:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 801edc0 <_malloc_r+0xfc>
 801ecee:	f000 f869 	bl	801edc4 <__malloc_lock>
 801ecf2:	f8d8 3000 	ldr.w	r3, [r8]
 801ecf6:	461c      	mov	r4, r3
 801ecf8:	bb44      	cbnz	r4, 801ed4c <_malloc_r+0x88>
 801ecfa:	4629      	mov	r1, r5
 801ecfc:	4630      	mov	r0, r6
 801ecfe:	f7ff ffbf 	bl	801ec80 <sbrk_aligned>
 801ed02:	1c43      	adds	r3, r0, #1
 801ed04:	4604      	mov	r4, r0
 801ed06:	d158      	bne.n	801edba <_malloc_r+0xf6>
 801ed08:	f8d8 4000 	ldr.w	r4, [r8]
 801ed0c:	4627      	mov	r7, r4
 801ed0e:	2f00      	cmp	r7, #0
 801ed10:	d143      	bne.n	801ed9a <_malloc_r+0xd6>
 801ed12:	2c00      	cmp	r4, #0
 801ed14:	d04b      	beq.n	801edae <_malloc_r+0xea>
 801ed16:	6823      	ldr	r3, [r4, #0]
 801ed18:	4639      	mov	r1, r7
 801ed1a:	4630      	mov	r0, r6
 801ed1c:	eb04 0903 	add.w	r9, r4, r3
 801ed20:	f000 fc7e 	bl	801f620 <_sbrk_r>
 801ed24:	4581      	cmp	r9, r0
 801ed26:	d142      	bne.n	801edae <_malloc_r+0xea>
 801ed28:	6821      	ldr	r1, [r4, #0]
 801ed2a:	1a6d      	subs	r5, r5, r1
 801ed2c:	4629      	mov	r1, r5
 801ed2e:	4630      	mov	r0, r6
 801ed30:	f7ff ffa6 	bl	801ec80 <sbrk_aligned>
 801ed34:	3001      	adds	r0, #1
 801ed36:	d03a      	beq.n	801edae <_malloc_r+0xea>
 801ed38:	6823      	ldr	r3, [r4, #0]
 801ed3a:	442b      	add	r3, r5
 801ed3c:	6023      	str	r3, [r4, #0]
 801ed3e:	f8d8 3000 	ldr.w	r3, [r8]
 801ed42:	685a      	ldr	r2, [r3, #4]
 801ed44:	bb62      	cbnz	r2, 801eda0 <_malloc_r+0xdc>
 801ed46:	f8c8 7000 	str.w	r7, [r8]
 801ed4a:	e00f      	b.n	801ed6c <_malloc_r+0xa8>
 801ed4c:	6822      	ldr	r2, [r4, #0]
 801ed4e:	1b52      	subs	r2, r2, r5
 801ed50:	d420      	bmi.n	801ed94 <_malloc_r+0xd0>
 801ed52:	2a0b      	cmp	r2, #11
 801ed54:	d917      	bls.n	801ed86 <_malloc_r+0xc2>
 801ed56:	1961      	adds	r1, r4, r5
 801ed58:	42a3      	cmp	r3, r4
 801ed5a:	6025      	str	r5, [r4, #0]
 801ed5c:	bf18      	it	ne
 801ed5e:	6059      	strne	r1, [r3, #4]
 801ed60:	6863      	ldr	r3, [r4, #4]
 801ed62:	bf08      	it	eq
 801ed64:	f8c8 1000 	streq.w	r1, [r8]
 801ed68:	5162      	str	r2, [r4, r5]
 801ed6a:	604b      	str	r3, [r1, #4]
 801ed6c:	4630      	mov	r0, r6
 801ed6e:	f000 f82f 	bl	801edd0 <__malloc_unlock>
 801ed72:	f104 000b 	add.w	r0, r4, #11
 801ed76:	1d23      	adds	r3, r4, #4
 801ed78:	f020 0007 	bic.w	r0, r0, #7
 801ed7c:	1ac2      	subs	r2, r0, r3
 801ed7e:	bf1c      	itt	ne
 801ed80:	1a1b      	subne	r3, r3, r0
 801ed82:	50a3      	strne	r3, [r4, r2]
 801ed84:	e7af      	b.n	801ece6 <_malloc_r+0x22>
 801ed86:	6862      	ldr	r2, [r4, #4]
 801ed88:	42a3      	cmp	r3, r4
 801ed8a:	bf0c      	ite	eq
 801ed8c:	f8c8 2000 	streq.w	r2, [r8]
 801ed90:	605a      	strne	r2, [r3, #4]
 801ed92:	e7eb      	b.n	801ed6c <_malloc_r+0xa8>
 801ed94:	4623      	mov	r3, r4
 801ed96:	6864      	ldr	r4, [r4, #4]
 801ed98:	e7ae      	b.n	801ecf8 <_malloc_r+0x34>
 801ed9a:	463c      	mov	r4, r7
 801ed9c:	687f      	ldr	r7, [r7, #4]
 801ed9e:	e7b6      	b.n	801ed0e <_malloc_r+0x4a>
 801eda0:	461a      	mov	r2, r3
 801eda2:	685b      	ldr	r3, [r3, #4]
 801eda4:	42a3      	cmp	r3, r4
 801eda6:	d1fb      	bne.n	801eda0 <_malloc_r+0xdc>
 801eda8:	2300      	movs	r3, #0
 801edaa:	6053      	str	r3, [r2, #4]
 801edac:	e7de      	b.n	801ed6c <_malloc_r+0xa8>
 801edae:	230c      	movs	r3, #12
 801edb0:	6033      	str	r3, [r6, #0]
 801edb2:	4630      	mov	r0, r6
 801edb4:	f000 f80c 	bl	801edd0 <__malloc_unlock>
 801edb8:	e794      	b.n	801ece4 <_malloc_r+0x20>
 801edba:	6005      	str	r5, [r0, #0]
 801edbc:	e7d6      	b.n	801ed6c <_malloc_r+0xa8>
 801edbe:	bf00      	nop
 801edc0:	24008a3c 	.word	0x24008a3c

0801edc4 <__malloc_lock>:
 801edc4:	4801      	ldr	r0, [pc, #4]	@ (801edcc <__malloc_lock+0x8>)
 801edc6:	f7ff beda 	b.w	801eb7e <__retarget_lock_acquire_recursive>
 801edca:	bf00      	nop
 801edcc:	24008a34 	.word	0x24008a34

0801edd0 <__malloc_unlock>:
 801edd0:	4801      	ldr	r0, [pc, #4]	@ (801edd8 <__malloc_unlock+0x8>)
 801edd2:	f7ff bed5 	b.w	801eb80 <__retarget_lock_release_recursive>
 801edd6:	bf00      	nop
 801edd8:	24008a34 	.word	0x24008a34

0801eddc <__sfputc_r>:
 801eddc:	6893      	ldr	r3, [r2, #8]
 801edde:	3b01      	subs	r3, #1
 801ede0:	2b00      	cmp	r3, #0
 801ede2:	b410      	push	{r4}
 801ede4:	6093      	str	r3, [r2, #8]
 801ede6:	da08      	bge.n	801edfa <__sfputc_r+0x1e>
 801ede8:	6994      	ldr	r4, [r2, #24]
 801edea:	42a3      	cmp	r3, r4
 801edec:	db01      	blt.n	801edf2 <__sfputc_r+0x16>
 801edee:	290a      	cmp	r1, #10
 801edf0:	d103      	bne.n	801edfa <__sfputc_r+0x1e>
 801edf2:	f85d 4b04 	ldr.w	r4, [sp], #4
 801edf6:	f000 bb7f 	b.w	801f4f8 <__swbuf_r>
 801edfa:	6813      	ldr	r3, [r2, #0]
 801edfc:	1c58      	adds	r0, r3, #1
 801edfe:	6010      	str	r0, [r2, #0]
 801ee00:	7019      	strb	r1, [r3, #0]
 801ee02:	4608      	mov	r0, r1
 801ee04:	f85d 4b04 	ldr.w	r4, [sp], #4
 801ee08:	4770      	bx	lr

0801ee0a <__sfputs_r>:
 801ee0a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801ee0c:	4606      	mov	r6, r0
 801ee0e:	460f      	mov	r7, r1
 801ee10:	4614      	mov	r4, r2
 801ee12:	18d5      	adds	r5, r2, r3
 801ee14:	42ac      	cmp	r4, r5
 801ee16:	d101      	bne.n	801ee1c <__sfputs_r+0x12>
 801ee18:	2000      	movs	r0, #0
 801ee1a:	e007      	b.n	801ee2c <__sfputs_r+0x22>
 801ee1c:	f814 1b01 	ldrb.w	r1, [r4], #1
 801ee20:	463a      	mov	r2, r7
 801ee22:	4630      	mov	r0, r6
 801ee24:	f7ff ffda 	bl	801eddc <__sfputc_r>
 801ee28:	1c43      	adds	r3, r0, #1
 801ee2a:	d1f3      	bne.n	801ee14 <__sfputs_r+0xa>
 801ee2c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0801ee30 <_vfiprintf_r>:
 801ee30:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801ee34:	460d      	mov	r5, r1
 801ee36:	b09d      	sub	sp, #116	@ 0x74
 801ee38:	4614      	mov	r4, r2
 801ee3a:	4698      	mov	r8, r3
 801ee3c:	4606      	mov	r6, r0
 801ee3e:	b118      	cbz	r0, 801ee48 <_vfiprintf_r+0x18>
 801ee40:	6a03      	ldr	r3, [r0, #32]
 801ee42:	b90b      	cbnz	r3, 801ee48 <_vfiprintf_r+0x18>
 801ee44:	f7ff fd36 	bl	801e8b4 <__sinit>
 801ee48:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 801ee4a:	07d9      	lsls	r1, r3, #31
 801ee4c:	d405      	bmi.n	801ee5a <_vfiprintf_r+0x2a>
 801ee4e:	89ab      	ldrh	r3, [r5, #12]
 801ee50:	059a      	lsls	r2, r3, #22
 801ee52:	d402      	bmi.n	801ee5a <_vfiprintf_r+0x2a>
 801ee54:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 801ee56:	f7ff fe92 	bl	801eb7e <__retarget_lock_acquire_recursive>
 801ee5a:	89ab      	ldrh	r3, [r5, #12]
 801ee5c:	071b      	lsls	r3, r3, #28
 801ee5e:	d501      	bpl.n	801ee64 <_vfiprintf_r+0x34>
 801ee60:	692b      	ldr	r3, [r5, #16]
 801ee62:	b99b      	cbnz	r3, 801ee8c <_vfiprintf_r+0x5c>
 801ee64:	4629      	mov	r1, r5
 801ee66:	4630      	mov	r0, r6
 801ee68:	f000 fb84 	bl	801f574 <__swsetup_r>
 801ee6c:	b170      	cbz	r0, 801ee8c <_vfiprintf_r+0x5c>
 801ee6e:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 801ee70:	07dc      	lsls	r4, r3, #31
 801ee72:	d504      	bpl.n	801ee7e <_vfiprintf_r+0x4e>
 801ee74:	f04f 30ff 	mov.w	r0, #4294967295
 801ee78:	b01d      	add	sp, #116	@ 0x74
 801ee7a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801ee7e:	89ab      	ldrh	r3, [r5, #12]
 801ee80:	0598      	lsls	r0, r3, #22
 801ee82:	d4f7      	bmi.n	801ee74 <_vfiprintf_r+0x44>
 801ee84:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 801ee86:	f7ff fe7b 	bl	801eb80 <__retarget_lock_release_recursive>
 801ee8a:	e7f3      	b.n	801ee74 <_vfiprintf_r+0x44>
 801ee8c:	2300      	movs	r3, #0
 801ee8e:	9309      	str	r3, [sp, #36]	@ 0x24
 801ee90:	2320      	movs	r3, #32
 801ee92:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 801ee96:	f8cd 800c 	str.w	r8, [sp, #12]
 801ee9a:	2330      	movs	r3, #48	@ 0x30
 801ee9c:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 801f04c <_vfiprintf_r+0x21c>
 801eea0:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 801eea4:	f04f 0901 	mov.w	r9, #1
 801eea8:	4623      	mov	r3, r4
 801eeaa:	469a      	mov	sl, r3
 801eeac:	f813 2b01 	ldrb.w	r2, [r3], #1
 801eeb0:	b10a      	cbz	r2, 801eeb6 <_vfiprintf_r+0x86>
 801eeb2:	2a25      	cmp	r2, #37	@ 0x25
 801eeb4:	d1f9      	bne.n	801eeaa <_vfiprintf_r+0x7a>
 801eeb6:	ebba 0b04 	subs.w	fp, sl, r4
 801eeba:	d00b      	beq.n	801eed4 <_vfiprintf_r+0xa4>
 801eebc:	465b      	mov	r3, fp
 801eebe:	4622      	mov	r2, r4
 801eec0:	4629      	mov	r1, r5
 801eec2:	4630      	mov	r0, r6
 801eec4:	f7ff ffa1 	bl	801ee0a <__sfputs_r>
 801eec8:	3001      	adds	r0, #1
 801eeca:	f000 80a7 	beq.w	801f01c <_vfiprintf_r+0x1ec>
 801eece:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 801eed0:	445a      	add	r2, fp
 801eed2:	9209      	str	r2, [sp, #36]	@ 0x24
 801eed4:	f89a 3000 	ldrb.w	r3, [sl]
 801eed8:	2b00      	cmp	r3, #0
 801eeda:	f000 809f 	beq.w	801f01c <_vfiprintf_r+0x1ec>
 801eede:	2300      	movs	r3, #0
 801eee0:	f04f 32ff 	mov.w	r2, #4294967295
 801eee4:	e9cd 2305 	strd	r2, r3, [sp, #20]
 801eee8:	f10a 0a01 	add.w	sl, sl, #1
 801eeec:	9304      	str	r3, [sp, #16]
 801eeee:	9307      	str	r3, [sp, #28]
 801eef0:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 801eef4:	931a      	str	r3, [sp, #104]	@ 0x68
 801eef6:	4654      	mov	r4, sl
 801eef8:	2205      	movs	r2, #5
 801eefa:	f814 1b01 	ldrb.w	r1, [r4], #1
 801eefe:	4853      	ldr	r0, [pc, #332]	@ (801f04c <_vfiprintf_r+0x21c>)
 801ef00:	f7e1 f9ee 	bl	80002e0 <memchr>
 801ef04:	9a04      	ldr	r2, [sp, #16]
 801ef06:	b9d8      	cbnz	r0, 801ef40 <_vfiprintf_r+0x110>
 801ef08:	06d1      	lsls	r1, r2, #27
 801ef0a:	bf44      	itt	mi
 801ef0c:	2320      	movmi	r3, #32
 801ef0e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 801ef12:	0713      	lsls	r3, r2, #28
 801ef14:	bf44      	itt	mi
 801ef16:	232b      	movmi	r3, #43	@ 0x2b
 801ef18:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 801ef1c:	f89a 3000 	ldrb.w	r3, [sl]
 801ef20:	2b2a      	cmp	r3, #42	@ 0x2a
 801ef22:	d015      	beq.n	801ef50 <_vfiprintf_r+0x120>
 801ef24:	9a07      	ldr	r2, [sp, #28]
 801ef26:	4654      	mov	r4, sl
 801ef28:	2000      	movs	r0, #0
 801ef2a:	f04f 0c0a 	mov.w	ip, #10
 801ef2e:	4621      	mov	r1, r4
 801ef30:	f811 3b01 	ldrb.w	r3, [r1], #1
 801ef34:	3b30      	subs	r3, #48	@ 0x30
 801ef36:	2b09      	cmp	r3, #9
 801ef38:	d94b      	bls.n	801efd2 <_vfiprintf_r+0x1a2>
 801ef3a:	b1b0      	cbz	r0, 801ef6a <_vfiprintf_r+0x13a>
 801ef3c:	9207      	str	r2, [sp, #28]
 801ef3e:	e014      	b.n	801ef6a <_vfiprintf_r+0x13a>
 801ef40:	eba0 0308 	sub.w	r3, r0, r8
 801ef44:	fa09 f303 	lsl.w	r3, r9, r3
 801ef48:	4313      	orrs	r3, r2
 801ef4a:	9304      	str	r3, [sp, #16]
 801ef4c:	46a2      	mov	sl, r4
 801ef4e:	e7d2      	b.n	801eef6 <_vfiprintf_r+0xc6>
 801ef50:	9b03      	ldr	r3, [sp, #12]
 801ef52:	1d19      	adds	r1, r3, #4
 801ef54:	681b      	ldr	r3, [r3, #0]
 801ef56:	9103      	str	r1, [sp, #12]
 801ef58:	2b00      	cmp	r3, #0
 801ef5a:	bfbb      	ittet	lt
 801ef5c:	425b      	neglt	r3, r3
 801ef5e:	f042 0202 	orrlt.w	r2, r2, #2
 801ef62:	9307      	strge	r3, [sp, #28]
 801ef64:	9307      	strlt	r3, [sp, #28]
 801ef66:	bfb8      	it	lt
 801ef68:	9204      	strlt	r2, [sp, #16]
 801ef6a:	7823      	ldrb	r3, [r4, #0]
 801ef6c:	2b2e      	cmp	r3, #46	@ 0x2e
 801ef6e:	d10a      	bne.n	801ef86 <_vfiprintf_r+0x156>
 801ef70:	7863      	ldrb	r3, [r4, #1]
 801ef72:	2b2a      	cmp	r3, #42	@ 0x2a
 801ef74:	d132      	bne.n	801efdc <_vfiprintf_r+0x1ac>
 801ef76:	9b03      	ldr	r3, [sp, #12]
 801ef78:	1d1a      	adds	r2, r3, #4
 801ef7a:	681b      	ldr	r3, [r3, #0]
 801ef7c:	9203      	str	r2, [sp, #12]
 801ef7e:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 801ef82:	3402      	adds	r4, #2
 801ef84:	9305      	str	r3, [sp, #20]
 801ef86:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 801f05c <_vfiprintf_r+0x22c>
 801ef8a:	7821      	ldrb	r1, [r4, #0]
 801ef8c:	2203      	movs	r2, #3
 801ef8e:	4650      	mov	r0, sl
 801ef90:	f7e1 f9a6 	bl	80002e0 <memchr>
 801ef94:	b138      	cbz	r0, 801efa6 <_vfiprintf_r+0x176>
 801ef96:	9b04      	ldr	r3, [sp, #16]
 801ef98:	eba0 000a 	sub.w	r0, r0, sl
 801ef9c:	2240      	movs	r2, #64	@ 0x40
 801ef9e:	4082      	lsls	r2, r0
 801efa0:	4313      	orrs	r3, r2
 801efa2:	3401      	adds	r4, #1
 801efa4:	9304      	str	r3, [sp, #16]
 801efa6:	f814 1b01 	ldrb.w	r1, [r4], #1
 801efaa:	4829      	ldr	r0, [pc, #164]	@ (801f050 <_vfiprintf_r+0x220>)
 801efac:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 801efb0:	2206      	movs	r2, #6
 801efb2:	f7e1 f995 	bl	80002e0 <memchr>
 801efb6:	2800      	cmp	r0, #0
 801efb8:	d03f      	beq.n	801f03a <_vfiprintf_r+0x20a>
 801efba:	4b26      	ldr	r3, [pc, #152]	@ (801f054 <_vfiprintf_r+0x224>)
 801efbc:	bb1b      	cbnz	r3, 801f006 <_vfiprintf_r+0x1d6>
 801efbe:	9b03      	ldr	r3, [sp, #12]
 801efc0:	3307      	adds	r3, #7
 801efc2:	f023 0307 	bic.w	r3, r3, #7
 801efc6:	3308      	adds	r3, #8
 801efc8:	9303      	str	r3, [sp, #12]
 801efca:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801efcc:	443b      	add	r3, r7
 801efce:	9309      	str	r3, [sp, #36]	@ 0x24
 801efd0:	e76a      	b.n	801eea8 <_vfiprintf_r+0x78>
 801efd2:	fb0c 3202 	mla	r2, ip, r2, r3
 801efd6:	460c      	mov	r4, r1
 801efd8:	2001      	movs	r0, #1
 801efda:	e7a8      	b.n	801ef2e <_vfiprintf_r+0xfe>
 801efdc:	2300      	movs	r3, #0
 801efde:	3401      	adds	r4, #1
 801efe0:	9305      	str	r3, [sp, #20]
 801efe2:	4619      	mov	r1, r3
 801efe4:	f04f 0c0a 	mov.w	ip, #10
 801efe8:	4620      	mov	r0, r4
 801efea:	f810 2b01 	ldrb.w	r2, [r0], #1
 801efee:	3a30      	subs	r2, #48	@ 0x30
 801eff0:	2a09      	cmp	r2, #9
 801eff2:	d903      	bls.n	801effc <_vfiprintf_r+0x1cc>
 801eff4:	2b00      	cmp	r3, #0
 801eff6:	d0c6      	beq.n	801ef86 <_vfiprintf_r+0x156>
 801eff8:	9105      	str	r1, [sp, #20]
 801effa:	e7c4      	b.n	801ef86 <_vfiprintf_r+0x156>
 801effc:	fb0c 2101 	mla	r1, ip, r1, r2
 801f000:	4604      	mov	r4, r0
 801f002:	2301      	movs	r3, #1
 801f004:	e7f0      	b.n	801efe8 <_vfiprintf_r+0x1b8>
 801f006:	ab03      	add	r3, sp, #12
 801f008:	9300      	str	r3, [sp, #0]
 801f00a:	462a      	mov	r2, r5
 801f00c:	4b12      	ldr	r3, [pc, #72]	@ (801f058 <_vfiprintf_r+0x228>)
 801f00e:	a904      	add	r1, sp, #16
 801f010:	4630      	mov	r0, r6
 801f012:	f3af 8000 	nop.w
 801f016:	4607      	mov	r7, r0
 801f018:	1c78      	adds	r0, r7, #1
 801f01a:	d1d6      	bne.n	801efca <_vfiprintf_r+0x19a>
 801f01c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 801f01e:	07d9      	lsls	r1, r3, #31
 801f020:	d405      	bmi.n	801f02e <_vfiprintf_r+0x1fe>
 801f022:	89ab      	ldrh	r3, [r5, #12]
 801f024:	059a      	lsls	r2, r3, #22
 801f026:	d402      	bmi.n	801f02e <_vfiprintf_r+0x1fe>
 801f028:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 801f02a:	f7ff fda9 	bl	801eb80 <__retarget_lock_release_recursive>
 801f02e:	89ab      	ldrh	r3, [r5, #12]
 801f030:	065b      	lsls	r3, r3, #25
 801f032:	f53f af1f 	bmi.w	801ee74 <_vfiprintf_r+0x44>
 801f036:	9809      	ldr	r0, [sp, #36]	@ 0x24
 801f038:	e71e      	b.n	801ee78 <_vfiprintf_r+0x48>
 801f03a:	ab03      	add	r3, sp, #12
 801f03c:	9300      	str	r3, [sp, #0]
 801f03e:	462a      	mov	r2, r5
 801f040:	4b05      	ldr	r3, [pc, #20]	@ (801f058 <_vfiprintf_r+0x228>)
 801f042:	a904      	add	r1, sp, #16
 801f044:	4630      	mov	r0, r6
 801f046:	f000 f879 	bl	801f13c <_printf_i>
 801f04a:	e7e4      	b.n	801f016 <_vfiprintf_r+0x1e6>
 801f04c:	08023049 	.word	0x08023049
 801f050:	08023053 	.word	0x08023053
 801f054:	00000000 	.word	0x00000000
 801f058:	0801ee0b 	.word	0x0801ee0b
 801f05c:	0802304f 	.word	0x0802304f

0801f060 <_printf_common>:
 801f060:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801f064:	4616      	mov	r6, r2
 801f066:	4698      	mov	r8, r3
 801f068:	688a      	ldr	r2, [r1, #8]
 801f06a:	690b      	ldr	r3, [r1, #16]
 801f06c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 801f070:	4293      	cmp	r3, r2
 801f072:	bfb8      	it	lt
 801f074:	4613      	movlt	r3, r2
 801f076:	6033      	str	r3, [r6, #0]
 801f078:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 801f07c:	4607      	mov	r7, r0
 801f07e:	460c      	mov	r4, r1
 801f080:	b10a      	cbz	r2, 801f086 <_printf_common+0x26>
 801f082:	3301      	adds	r3, #1
 801f084:	6033      	str	r3, [r6, #0]
 801f086:	6823      	ldr	r3, [r4, #0]
 801f088:	0699      	lsls	r1, r3, #26
 801f08a:	bf42      	ittt	mi
 801f08c:	6833      	ldrmi	r3, [r6, #0]
 801f08e:	3302      	addmi	r3, #2
 801f090:	6033      	strmi	r3, [r6, #0]
 801f092:	6825      	ldr	r5, [r4, #0]
 801f094:	f015 0506 	ands.w	r5, r5, #6
 801f098:	d106      	bne.n	801f0a8 <_printf_common+0x48>
 801f09a:	f104 0a19 	add.w	sl, r4, #25
 801f09e:	68e3      	ldr	r3, [r4, #12]
 801f0a0:	6832      	ldr	r2, [r6, #0]
 801f0a2:	1a9b      	subs	r3, r3, r2
 801f0a4:	42ab      	cmp	r3, r5
 801f0a6:	dc26      	bgt.n	801f0f6 <_printf_common+0x96>
 801f0a8:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 801f0ac:	6822      	ldr	r2, [r4, #0]
 801f0ae:	3b00      	subs	r3, #0
 801f0b0:	bf18      	it	ne
 801f0b2:	2301      	movne	r3, #1
 801f0b4:	0692      	lsls	r2, r2, #26
 801f0b6:	d42b      	bmi.n	801f110 <_printf_common+0xb0>
 801f0b8:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 801f0bc:	4641      	mov	r1, r8
 801f0be:	4638      	mov	r0, r7
 801f0c0:	47c8      	blx	r9
 801f0c2:	3001      	adds	r0, #1
 801f0c4:	d01e      	beq.n	801f104 <_printf_common+0xa4>
 801f0c6:	6823      	ldr	r3, [r4, #0]
 801f0c8:	6922      	ldr	r2, [r4, #16]
 801f0ca:	f003 0306 	and.w	r3, r3, #6
 801f0ce:	2b04      	cmp	r3, #4
 801f0d0:	bf02      	ittt	eq
 801f0d2:	68e5      	ldreq	r5, [r4, #12]
 801f0d4:	6833      	ldreq	r3, [r6, #0]
 801f0d6:	1aed      	subeq	r5, r5, r3
 801f0d8:	68a3      	ldr	r3, [r4, #8]
 801f0da:	bf0c      	ite	eq
 801f0dc:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 801f0e0:	2500      	movne	r5, #0
 801f0e2:	4293      	cmp	r3, r2
 801f0e4:	bfc4      	itt	gt
 801f0e6:	1a9b      	subgt	r3, r3, r2
 801f0e8:	18ed      	addgt	r5, r5, r3
 801f0ea:	2600      	movs	r6, #0
 801f0ec:	341a      	adds	r4, #26
 801f0ee:	42b5      	cmp	r5, r6
 801f0f0:	d11a      	bne.n	801f128 <_printf_common+0xc8>
 801f0f2:	2000      	movs	r0, #0
 801f0f4:	e008      	b.n	801f108 <_printf_common+0xa8>
 801f0f6:	2301      	movs	r3, #1
 801f0f8:	4652      	mov	r2, sl
 801f0fa:	4641      	mov	r1, r8
 801f0fc:	4638      	mov	r0, r7
 801f0fe:	47c8      	blx	r9
 801f100:	3001      	adds	r0, #1
 801f102:	d103      	bne.n	801f10c <_printf_common+0xac>
 801f104:	f04f 30ff 	mov.w	r0, #4294967295
 801f108:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801f10c:	3501      	adds	r5, #1
 801f10e:	e7c6      	b.n	801f09e <_printf_common+0x3e>
 801f110:	18e1      	adds	r1, r4, r3
 801f112:	1c5a      	adds	r2, r3, #1
 801f114:	2030      	movs	r0, #48	@ 0x30
 801f116:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 801f11a:	4422      	add	r2, r4
 801f11c:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 801f120:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 801f124:	3302      	adds	r3, #2
 801f126:	e7c7      	b.n	801f0b8 <_printf_common+0x58>
 801f128:	2301      	movs	r3, #1
 801f12a:	4622      	mov	r2, r4
 801f12c:	4641      	mov	r1, r8
 801f12e:	4638      	mov	r0, r7
 801f130:	47c8      	blx	r9
 801f132:	3001      	adds	r0, #1
 801f134:	d0e6      	beq.n	801f104 <_printf_common+0xa4>
 801f136:	3601      	adds	r6, #1
 801f138:	e7d9      	b.n	801f0ee <_printf_common+0x8e>
	...

0801f13c <_printf_i>:
 801f13c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 801f140:	7e0f      	ldrb	r7, [r1, #24]
 801f142:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 801f144:	2f78      	cmp	r7, #120	@ 0x78
 801f146:	4691      	mov	r9, r2
 801f148:	4680      	mov	r8, r0
 801f14a:	460c      	mov	r4, r1
 801f14c:	469a      	mov	sl, r3
 801f14e:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 801f152:	d807      	bhi.n	801f164 <_printf_i+0x28>
 801f154:	2f62      	cmp	r7, #98	@ 0x62
 801f156:	d80a      	bhi.n	801f16e <_printf_i+0x32>
 801f158:	2f00      	cmp	r7, #0
 801f15a:	f000 80d2 	beq.w	801f302 <_printf_i+0x1c6>
 801f15e:	2f58      	cmp	r7, #88	@ 0x58
 801f160:	f000 80b9 	beq.w	801f2d6 <_printf_i+0x19a>
 801f164:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 801f168:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 801f16c:	e03a      	b.n	801f1e4 <_printf_i+0xa8>
 801f16e:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 801f172:	2b15      	cmp	r3, #21
 801f174:	d8f6      	bhi.n	801f164 <_printf_i+0x28>
 801f176:	a101      	add	r1, pc, #4	@ (adr r1, 801f17c <_printf_i+0x40>)
 801f178:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 801f17c:	0801f1d5 	.word	0x0801f1d5
 801f180:	0801f1e9 	.word	0x0801f1e9
 801f184:	0801f165 	.word	0x0801f165
 801f188:	0801f165 	.word	0x0801f165
 801f18c:	0801f165 	.word	0x0801f165
 801f190:	0801f165 	.word	0x0801f165
 801f194:	0801f1e9 	.word	0x0801f1e9
 801f198:	0801f165 	.word	0x0801f165
 801f19c:	0801f165 	.word	0x0801f165
 801f1a0:	0801f165 	.word	0x0801f165
 801f1a4:	0801f165 	.word	0x0801f165
 801f1a8:	0801f2e9 	.word	0x0801f2e9
 801f1ac:	0801f213 	.word	0x0801f213
 801f1b0:	0801f2a3 	.word	0x0801f2a3
 801f1b4:	0801f165 	.word	0x0801f165
 801f1b8:	0801f165 	.word	0x0801f165
 801f1bc:	0801f30b 	.word	0x0801f30b
 801f1c0:	0801f165 	.word	0x0801f165
 801f1c4:	0801f213 	.word	0x0801f213
 801f1c8:	0801f165 	.word	0x0801f165
 801f1cc:	0801f165 	.word	0x0801f165
 801f1d0:	0801f2ab 	.word	0x0801f2ab
 801f1d4:	6833      	ldr	r3, [r6, #0]
 801f1d6:	1d1a      	adds	r2, r3, #4
 801f1d8:	681b      	ldr	r3, [r3, #0]
 801f1da:	6032      	str	r2, [r6, #0]
 801f1dc:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 801f1e0:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 801f1e4:	2301      	movs	r3, #1
 801f1e6:	e09d      	b.n	801f324 <_printf_i+0x1e8>
 801f1e8:	6833      	ldr	r3, [r6, #0]
 801f1ea:	6820      	ldr	r0, [r4, #0]
 801f1ec:	1d19      	adds	r1, r3, #4
 801f1ee:	6031      	str	r1, [r6, #0]
 801f1f0:	0606      	lsls	r6, r0, #24
 801f1f2:	d501      	bpl.n	801f1f8 <_printf_i+0xbc>
 801f1f4:	681d      	ldr	r5, [r3, #0]
 801f1f6:	e003      	b.n	801f200 <_printf_i+0xc4>
 801f1f8:	0645      	lsls	r5, r0, #25
 801f1fa:	d5fb      	bpl.n	801f1f4 <_printf_i+0xb8>
 801f1fc:	f9b3 5000 	ldrsh.w	r5, [r3]
 801f200:	2d00      	cmp	r5, #0
 801f202:	da03      	bge.n	801f20c <_printf_i+0xd0>
 801f204:	232d      	movs	r3, #45	@ 0x2d
 801f206:	426d      	negs	r5, r5
 801f208:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 801f20c:	4859      	ldr	r0, [pc, #356]	@ (801f374 <_printf_i+0x238>)
 801f20e:	230a      	movs	r3, #10
 801f210:	e011      	b.n	801f236 <_printf_i+0xfa>
 801f212:	6821      	ldr	r1, [r4, #0]
 801f214:	6833      	ldr	r3, [r6, #0]
 801f216:	0608      	lsls	r0, r1, #24
 801f218:	f853 5b04 	ldr.w	r5, [r3], #4
 801f21c:	d402      	bmi.n	801f224 <_printf_i+0xe8>
 801f21e:	0649      	lsls	r1, r1, #25
 801f220:	bf48      	it	mi
 801f222:	b2ad      	uxthmi	r5, r5
 801f224:	2f6f      	cmp	r7, #111	@ 0x6f
 801f226:	4853      	ldr	r0, [pc, #332]	@ (801f374 <_printf_i+0x238>)
 801f228:	6033      	str	r3, [r6, #0]
 801f22a:	bf14      	ite	ne
 801f22c:	230a      	movne	r3, #10
 801f22e:	2308      	moveq	r3, #8
 801f230:	2100      	movs	r1, #0
 801f232:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 801f236:	6866      	ldr	r6, [r4, #4]
 801f238:	60a6      	str	r6, [r4, #8]
 801f23a:	2e00      	cmp	r6, #0
 801f23c:	bfa2      	ittt	ge
 801f23e:	6821      	ldrge	r1, [r4, #0]
 801f240:	f021 0104 	bicge.w	r1, r1, #4
 801f244:	6021      	strge	r1, [r4, #0]
 801f246:	b90d      	cbnz	r5, 801f24c <_printf_i+0x110>
 801f248:	2e00      	cmp	r6, #0
 801f24a:	d04b      	beq.n	801f2e4 <_printf_i+0x1a8>
 801f24c:	4616      	mov	r6, r2
 801f24e:	fbb5 f1f3 	udiv	r1, r5, r3
 801f252:	fb03 5711 	mls	r7, r3, r1, r5
 801f256:	5dc7      	ldrb	r7, [r0, r7]
 801f258:	f806 7d01 	strb.w	r7, [r6, #-1]!
 801f25c:	462f      	mov	r7, r5
 801f25e:	42bb      	cmp	r3, r7
 801f260:	460d      	mov	r5, r1
 801f262:	d9f4      	bls.n	801f24e <_printf_i+0x112>
 801f264:	2b08      	cmp	r3, #8
 801f266:	d10b      	bne.n	801f280 <_printf_i+0x144>
 801f268:	6823      	ldr	r3, [r4, #0]
 801f26a:	07df      	lsls	r7, r3, #31
 801f26c:	d508      	bpl.n	801f280 <_printf_i+0x144>
 801f26e:	6923      	ldr	r3, [r4, #16]
 801f270:	6861      	ldr	r1, [r4, #4]
 801f272:	4299      	cmp	r1, r3
 801f274:	bfde      	ittt	le
 801f276:	2330      	movle	r3, #48	@ 0x30
 801f278:	f806 3c01 	strble.w	r3, [r6, #-1]
 801f27c:	f106 36ff 	addle.w	r6, r6, #4294967295
 801f280:	1b92      	subs	r2, r2, r6
 801f282:	6122      	str	r2, [r4, #16]
 801f284:	f8cd a000 	str.w	sl, [sp]
 801f288:	464b      	mov	r3, r9
 801f28a:	aa03      	add	r2, sp, #12
 801f28c:	4621      	mov	r1, r4
 801f28e:	4640      	mov	r0, r8
 801f290:	f7ff fee6 	bl	801f060 <_printf_common>
 801f294:	3001      	adds	r0, #1
 801f296:	d14a      	bne.n	801f32e <_printf_i+0x1f2>
 801f298:	f04f 30ff 	mov.w	r0, #4294967295
 801f29c:	b004      	add	sp, #16
 801f29e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801f2a2:	6823      	ldr	r3, [r4, #0]
 801f2a4:	f043 0320 	orr.w	r3, r3, #32
 801f2a8:	6023      	str	r3, [r4, #0]
 801f2aa:	4833      	ldr	r0, [pc, #204]	@ (801f378 <_printf_i+0x23c>)
 801f2ac:	2778      	movs	r7, #120	@ 0x78
 801f2ae:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 801f2b2:	6823      	ldr	r3, [r4, #0]
 801f2b4:	6831      	ldr	r1, [r6, #0]
 801f2b6:	061f      	lsls	r7, r3, #24
 801f2b8:	f851 5b04 	ldr.w	r5, [r1], #4
 801f2bc:	d402      	bmi.n	801f2c4 <_printf_i+0x188>
 801f2be:	065f      	lsls	r7, r3, #25
 801f2c0:	bf48      	it	mi
 801f2c2:	b2ad      	uxthmi	r5, r5
 801f2c4:	6031      	str	r1, [r6, #0]
 801f2c6:	07d9      	lsls	r1, r3, #31
 801f2c8:	bf44      	itt	mi
 801f2ca:	f043 0320 	orrmi.w	r3, r3, #32
 801f2ce:	6023      	strmi	r3, [r4, #0]
 801f2d0:	b11d      	cbz	r5, 801f2da <_printf_i+0x19e>
 801f2d2:	2310      	movs	r3, #16
 801f2d4:	e7ac      	b.n	801f230 <_printf_i+0xf4>
 801f2d6:	4827      	ldr	r0, [pc, #156]	@ (801f374 <_printf_i+0x238>)
 801f2d8:	e7e9      	b.n	801f2ae <_printf_i+0x172>
 801f2da:	6823      	ldr	r3, [r4, #0]
 801f2dc:	f023 0320 	bic.w	r3, r3, #32
 801f2e0:	6023      	str	r3, [r4, #0]
 801f2e2:	e7f6      	b.n	801f2d2 <_printf_i+0x196>
 801f2e4:	4616      	mov	r6, r2
 801f2e6:	e7bd      	b.n	801f264 <_printf_i+0x128>
 801f2e8:	6833      	ldr	r3, [r6, #0]
 801f2ea:	6825      	ldr	r5, [r4, #0]
 801f2ec:	6961      	ldr	r1, [r4, #20]
 801f2ee:	1d18      	adds	r0, r3, #4
 801f2f0:	6030      	str	r0, [r6, #0]
 801f2f2:	062e      	lsls	r6, r5, #24
 801f2f4:	681b      	ldr	r3, [r3, #0]
 801f2f6:	d501      	bpl.n	801f2fc <_printf_i+0x1c0>
 801f2f8:	6019      	str	r1, [r3, #0]
 801f2fa:	e002      	b.n	801f302 <_printf_i+0x1c6>
 801f2fc:	0668      	lsls	r0, r5, #25
 801f2fe:	d5fb      	bpl.n	801f2f8 <_printf_i+0x1bc>
 801f300:	8019      	strh	r1, [r3, #0]
 801f302:	2300      	movs	r3, #0
 801f304:	6123      	str	r3, [r4, #16]
 801f306:	4616      	mov	r6, r2
 801f308:	e7bc      	b.n	801f284 <_printf_i+0x148>
 801f30a:	6833      	ldr	r3, [r6, #0]
 801f30c:	1d1a      	adds	r2, r3, #4
 801f30e:	6032      	str	r2, [r6, #0]
 801f310:	681e      	ldr	r6, [r3, #0]
 801f312:	6862      	ldr	r2, [r4, #4]
 801f314:	2100      	movs	r1, #0
 801f316:	4630      	mov	r0, r6
 801f318:	f7e0 ffe2 	bl	80002e0 <memchr>
 801f31c:	b108      	cbz	r0, 801f322 <_printf_i+0x1e6>
 801f31e:	1b80      	subs	r0, r0, r6
 801f320:	6060      	str	r0, [r4, #4]
 801f322:	6863      	ldr	r3, [r4, #4]
 801f324:	6123      	str	r3, [r4, #16]
 801f326:	2300      	movs	r3, #0
 801f328:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 801f32c:	e7aa      	b.n	801f284 <_printf_i+0x148>
 801f32e:	6923      	ldr	r3, [r4, #16]
 801f330:	4632      	mov	r2, r6
 801f332:	4649      	mov	r1, r9
 801f334:	4640      	mov	r0, r8
 801f336:	47d0      	blx	sl
 801f338:	3001      	adds	r0, #1
 801f33a:	d0ad      	beq.n	801f298 <_printf_i+0x15c>
 801f33c:	6823      	ldr	r3, [r4, #0]
 801f33e:	079b      	lsls	r3, r3, #30
 801f340:	d413      	bmi.n	801f36a <_printf_i+0x22e>
 801f342:	68e0      	ldr	r0, [r4, #12]
 801f344:	9b03      	ldr	r3, [sp, #12]
 801f346:	4298      	cmp	r0, r3
 801f348:	bfb8      	it	lt
 801f34a:	4618      	movlt	r0, r3
 801f34c:	e7a6      	b.n	801f29c <_printf_i+0x160>
 801f34e:	2301      	movs	r3, #1
 801f350:	4632      	mov	r2, r6
 801f352:	4649      	mov	r1, r9
 801f354:	4640      	mov	r0, r8
 801f356:	47d0      	blx	sl
 801f358:	3001      	adds	r0, #1
 801f35a:	d09d      	beq.n	801f298 <_printf_i+0x15c>
 801f35c:	3501      	adds	r5, #1
 801f35e:	68e3      	ldr	r3, [r4, #12]
 801f360:	9903      	ldr	r1, [sp, #12]
 801f362:	1a5b      	subs	r3, r3, r1
 801f364:	42ab      	cmp	r3, r5
 801f366:	dcf2      	bgt.n	801f34e <_printf_i+0x212>
 801f368:	e7eb      	b.n	801f342 <_printf_i+0x206>
 801f36a:	2500      	movs	r5, #0
 801f36c:	f104 0619 	add.w	r6, r4, #25
 801f370:	e7f5      	b.n	801f35e <_printf_i+0x222>
 801f372:	bf00      	nop
 801f374:	0802305a 	.word	0x0802305a
 801f378:	0802306b 	.word	0x0802306b

0801f37c <__sflush_r>:
 801f37c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 801f380:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801f384:	0716      	lsls	r6, r2, #28
 801f386:	4605      	mov	r5, r0
 801f388:	460c      	mov	r4, r1
 801f38a:	d454      	bmi.n	801f436 <__sflush_r+0xba>
 801f38c:	684b      	ldr	r3, [r1, #4]
 801f38e:	2b00      	cmp	r3, #0
 801f390:	dc02      	bgt.n	801f398 <__sflush_r+0x1c>
 801f392:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 801f394:	2b00      	cmp	r3, #0
 801f396:	dd48      	ble.n	801f42a <__sflush_r+0xae>
 801f398:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 801f39a:	2e00      	cmp	r6, #0
 801f39c:	d045      	beq.n	801f42a <__sflush_r+0xae>
 801f39e:	2300      	movs	r3, #0
 801f3a0:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 801f3a4:	682f      	ldr	r7, [r5, #0]
 801f3a6:	6a21      	ldr	r1, [r4, #32]
 801f3a8:	602b      	str	r3, [r5, #0]
 801f3aa:	d030      	beq.n	801f40e <__sflush_r+0x92>
 801f3ac:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 801f3ae:	89a3      	ldrh	r3, [r4, #12]
 801f3b0:	0759      	lsls	r1, r3, #29
 801f3b2:	d505      	bpl.n	801f3c0 <__sflush_r+0x44>
 801f3b4:	6863      	ldr	r3, [r4, #4]
 801f3b6:	1ad2      	subs	r2, r2, r3
 801f3b8:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 801f3ba:	b10b      	cbz	r3, 801f3c0 <__sflush_r+0x44>
 801f3bc:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 801f3be:	1ad2      	subs	r2, r2, r3
 801f3c0:	2300      	movs	r3, #0
 801f3c2:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 801f3c4:	6a21      	ldr	r1, [r4, #32]
 801f3c6:	4628      	mov	r0, r5
 801f3c8:	47b0      	blx	r6
 801f3ca:	1c43      	adds	r3, r0, #1
 801f3cc:	89a3      	ldrh	r3, [r4, #12]
 801f3ce:	d106      	bne.n	801f3de <__sflush_r+0x62>
 801f3d0:	6829      	ldr	r1, [r5, #0]
 801f3d2:	291d      	cmp	r1, #29
 801f3d4:	d82b      	bhi.n	801f42e <__sflush_r+0xb2>
 801f3d6:	4a2a      	ldr	r2, [pc, #168]	@ (801f480 <__sflush_r+0x104>)
 801f3d8:	410a      	asrs	r2, r1
 801f3da:	07d6      	lsls	r6, r2, #31
 801f3dc:	d427      	bmi.n	801f42e <__sflush_r+0xb2>
 801f3de:	2200      	movs	r2, #0
 801f3e0:	6062      	str	r2, [r4, #4]
 801f3e2:	04d9      	lsls	r1, r3, #19
 801f3e4:	6922      	ldr	r2, [r4, #16]
 801f3e6:	6022      	str	r2, [r4, #0]
 801f3e8:	d504      	bpl.n	801f3f4 <__sflush_r+0x78>
 801f3ea:	1c42      	adds	r2, r0, #1
 801f3ec:	d101      	bne.n	801f3f2 <__sflush_r+0x76>
 801f3ee:	682b      	ldr	r3, [r5, #0]
 801f3f0:	b903      	cbnz	r3, 801f3f4 <__sflush_r+0x78>
 801f3f2:	6560      	str	r0, [r4, #84]	@ 0x54
 801f3f4:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 801f3f6:	602f      	str	r7, [r5, #0]
 801f3f8:	b1b9      	cbz	r1, 801f42a <__sflush_r+0xae>
 801f3fa:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 801f3fe:	4299      	cmp	r1, r3
 801f400:	d002      	beq.n	801f408 <__sflush_r+0x8c>
 801f402:	4628      	mov	r0, r5
 801f404:	f7ff fbea 	bl	801ebdc <_free_r>
 801f408:	2300      	movs	r3, #0
 801f40a:	6363      	str	r3, [r4, #52]	@ 0x34
 801f40c:	e00d      	b.n	801f42a <__sflush_r+0xae>
 801f40e:	2301      	movs	r3, #1
 801f410:	4628      	mov	r0, r5
 801f412:	47b0      	blx	r6
 801f414:	4602      	mov	r2, r0
 801f416:	1c50      	adds	r0, r2, #1
 801f418:	d1c9      	bne.n	801f3ae <__sflush_r+0x32>
 801f41a:	682b      	ldr	r3, [r5, #0]
 801f41c:	2b00      	cmp	r3, #0
 801f41e:	d0c6      	beq.n	801f3ae <__sflush_r+0x32>
 801f420:	2b1d      	cmp	r3, #29
 801f422:	d001      	beq.n	801f428 <__sflush_r+0xac>
 801f424:	2b16      	cmp	r3, #22
 801f426:	d11e      	bne.n	801f466 <__sflush_r+0xea>
 801f428:	602f      	str	r7, [r5, #0]
 801f42a:	2000      	movs	r0, #0
 801f42c:	e022      	b.n	801f474 <__sflush_r+0xf8>
 801f42e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801f432:	b21b      	sxth	r3, r3
 801f434:	e01b      	b.n	801f46e <__sflush_r+0xf2>
 801f436:	690f      	ldr	r7, [r1, #16]
 801f438:	2f00      	cmp	r7, #0
 801f43a:	d0f6      	beq.n	801f42a <__sflush_r+0xae>
 801f43c:	0793      	lsls	r3, r2, #30
 801f43e:	680e      	ldr	r6, [r1, #0]
 801f440:	bf08      	it	eq
 801f442:	694b      	ldreq	r3, [r1, #20]
 801f444:	600f      	str	r7, [r1, #0]
 801f446:	bf18      	it	ne
 801f448:	2300      	movne	r3, #0
 801f44a:	eba6 0807 	sub.w	r8, r6, r7
 801f44e:	608b      	str	r3, [r1, #8]
 801f450:	f1b8 0f00 	cmp.w	r8, #0
 801f454:	dde9      	ble.n	801f42a <__sflush_r+0xae>
 801f456:	6a21      	ldr	r1, [r4, #32]
 801f458:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 801f45a:	4643      	mov	r3, r8
 801f45c:	463a      	mov	r2, r7
 801f45e:	4628      	mov	r0, r5
 801f460:	47b0      	blx	r6
 801f462:	2800      	cmp	r0, #0
 801f464:	dc08      	bgt.n	801f478 <__sflush_r+0xfc>
 801f466:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801f46a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801f46e:	81a3      	strh	r3, [r4, #12]
 801f470:	f04f 30ff 	mov.w	r0, #4294967295
 801f474:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801f478:	4407      	add	r7, r0
 801f47a:	eba8 0800 	sub.w	r8, r8, r0
 801f47e:	e7e7      	b.n	801f450 <__sflush_r+0xd4>
 801f480:	dfbffffe 	.word	0xdfbffffe

0801f484 <_fflush_r>:
 801f484:	b538      	push	{r3, r4, r5, lr}
 801f486:	690b      	ldr	r3, [r1, #16]
 801f488:	4605      	mov	r5, r0
 801f48a:	460c      	mov	r4, r1
 801f48c:	b913      	cbnz	r3, 801f494 <_fflush_r+0x10>
 801f48e:	2500      	movs	r5, #0
 801f490:	4628      	mov	r0, r5
 801f492:	bd38      	pop	{r3, r4, r5, pc}
 801f494:	b118      	cbz	r0, 801f49e <_fflush_r+0x1a>
 801f496:	6a03      	ldr	r3, [r0, #32]
 801f498:	b90b      	cbnz	r3, 801f49e <_fflush_r+0x1a>
 801f49a:	f7ff fa0b 	bl	801e8b4 <__sinit>
 801f49e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801f4a2:	2b00      	cmp	r3, #0
 801f4a4:	d0f3      	beq.n	801f48e <_fflush_r+0xa>
 801f4a6:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 801f4a8:	07d0      	lsls	r0, r2, #31
 801f4aa:	d404      	bmi.n	801f4b6 <_fflush_r+0x32>
 801f4ac:	0599      	lsls	r1, r3, #22
 801f4ae:	d402      	bmi.n	801f4b6 <_fflush_r+0x32>
 801f4b0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801f4b2:	f7ff fb64 	bl	801eb7e <__retarget_lock_acquire_recursive>
 801f4b6:	4628      	mov	r0, r5
 801f4b8:	4621      	mov	r1, r4
 801f4ba:	f7ff ff5f 	bl	801f37c <__sflush_r>
 801f4be:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 801f4c0:	07da      	lsls	r2, r3, #31
 801f4c2:	4605      	mov	r5, r0
 801f4c4:	d4e4      	bmi.n	801f490 <_fflush_r+0xc>
 801f4c6:	89a3      	ldrh	r3, [r4, #12]
 801f4c8:	059b      	lsls	r3, r3, #22
 801f4ca:	d4e1      	bmi.n	801f490 <_fflush_r+0xc>
 801f4cc:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801f4ce:	f7ff fb57 	bl	801eb80 <__retarget_lock_release_recursive>
 801f4d2:	e7dd      	b.n	801f490 <_fflush_r+0xc>

0801f4d4 <fiprintf>:
 801f4d4:	b40e      	push	{r1, r2, r3}
 801f4d6:	b503      	push	{r0, r1, lr}
 801f4d8:	4601      	mov	r1, r0
 801f4da:	ab03      	add	r3, sp, #12
 801f4dc:	4805      	ldr	r0, [pc, #20]	@ (801f4f4 <fiprintf+0x20>)
 801f4de:	f853 2b04 	ldr.w	r2, [r3], #4
 801f4e2:	6800      	ldr	r0, [r0, #0]
 801f4e4:	9301      	str	r3, [sp, #4]
 801f4e6:	f7ff fca3 	bl	801ee30 <_vfiprintf_r>
 801f4ea:	b002      	add	sp, #8
 801f4ec:	f85d eb04 	ldr.w	lr, [sp], #4
 801f4f0:	b003      	add	sp, #12
 801f4f2:	4770      	bx	lr
 801f4f4:	24000040 	.word	0x24000040

0801f4f8 <__swbuf_r>:
 801f4f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801f4fa:	460e      	mov	r6, r1
 801f4fc:	4614      	mov	r4, r2
 801f4fe:	4605      	mov	r5, r0
 801f500:	b118      	cbz	r0, 801f50a <__swbuf_r+0x12>
 801f502:	6a03      	ldr	r3, [r0, #32]
 801f504:	b90b      	cbnz	r3, 801f50a <__swbuf_r+0x12>
 801f506:	f7ff f9d5 	bl	801e8b4 <__sinit>
 801f50a:	69a3      	ldr	r3, [r4, #24]
 801f50c:	60a3      	str	r3, [r4, #8]
 801f50e:	89a3      	ldrh	r3, [r4, #12]
 801f510:	071a      	lsls	r2, r3, #28
 801f512:	d501      	bpl.n	801f518 <__swbuf_r+0x20>
 801f514:	6923      	ldr	r3, [r4, #16]
 801f516:	b943      	cbnz	r3, 801f52a <__swbuf_r+0x32>
 801f518:	4621      	mov	r1, r4
 801f51a:	4628      	mov	r0, r5
 801f51c:	f000 f82a 	bl	801f574 <__swsetup_r>
 801f520:	b118      	cbz	r0, 801f52a <__swbuf_r+0x32>
 801f522:	f04f 37ff 	mov.w	r7, #4294967295
 801f526:	4638      	mov	r0, r7
 801f528:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801f52a:	6823      	ldr	r3, [r4, #0]
 801f52c:	6922      	ldr	r2, [r4, #16]
 801f52e:	1a98      	subs	r0, r3, r2
 801f530:	6963      	ldr	r3, [r4, #20]
 801f532:	b2f6      	uxtb	r6, r6
 801f534:	4283      	cmp	r3, r0
 801f536:	4637      	mov	r7, r6
 801f538:	dc05      	bgt.n	801f546 <__swbuf_r+0x4e>
 801f53a:	4621      	mov	r1, r4
 801f53c:	4628      	mov	r0, r5
 801f53e:	f7ff ffa1 	bl	801f484 <_fflush_r>
 801f542:	2800      	cmp	r0, #0
 801f544:	d1ed      	bne.n	801f522 <__swbuf_r+0x2a>
 801f546:	68a3      	ldr	r3, [r4, #8]
 801f548:	3b01      	subs	r3, #1
 801f54a:	60a3      	str	r3, [r4, #8]
 801f54c:	6823      	ldr	r3, [r4, #0]
 801f54e:	1c5a      	adds	r2, r3, #1
 801f550:	6022      	str	r2, [r4, #0]
 801f552:	701e      	strb	r6, [r3, #0]
 801f554:	6962      	ldr	r2, [r4, #20]
 801f556:	1c43      	adds	r3, r0, #1
 801f558:	429a      	cmp	r2, r3
 801f55a:	d004      	beq.n	801f566 <__swbuf_r+0x6e>
 801f55c:	89a3      	ldrh	r3, [r4, #12]
 801f55e:	07db      	lsls	r3, r3, #31
 801f560:	d5e1      	bpl.n	801f526 <__swbuf_r+0x2e>
 801f562:	2e0a      	cmp	r6, #10
 801f564:	d1df      	bne.n	801f526 <__swbuf_r+0x2e>
 801f566:	4621      	mov	r1, r4
 801f568:	4628      	mov	r0, r5
 801f56a:	f7ff ff8b 	bl	801f484 <_fflush_r>
 801f56e:	2800      	cmp	r0, #0
 801f570:	d0d9      	beq.n	801f526 <__swbuf_r+0x2e>
 801f572:	e7d6      	b.n	801f522 <__swbuf_r+0x2a>

0801f574 <__swsetup_r>:
 801f574:	b538      	push	{r3, r4, r5, lr}
 801f576:	4b29      	ldr	r3, [pc, #164]	@ (801f61c <__swsetup_r+0xa8>)
 801f578:	4605      	mov	r5, r0
 801f57a:	6818      	ldr	r0, [r3, #0]
 801f57c:	460c      	mov	r4, r1
 801f57e:	b118      	cbz	r0, 801f588 <__swsetup_r+0x14>
 801f580:	6a03      	ldr	r3, [r0, #32]
 801f582:	b90b      	cbnz	r3, 801f588 <__swsetup_r+0x14>
 801f584:	f7ff f996 	bl	801e8b4 <__sinit>
 801f588:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801f58c:	0719      	lsls	r1, r3, #28
 801f58e:	d422      	bmi.n	801f5d6 <__swsetup_r+0x62>
 801f590:	06da      	lsls	r2, r3, #27
 801f592:	d407      	bmi.n	801f5a4 <__swsetup_r+0x30>
 801f594:	2209      	movs	r2, #9
 801f596:	602a      	str	r2, [r5, #0]
 801f598:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801f59c:	81a3      	strh	r3, [r4, #12]
 801f59e:	f04f 30ff 	mov.w	r0, #4294967295
 801f5a2:	e033      	b.n	801f60c <__swsetup_r+0x98>
 801f5a4:	0758      	lsls	r0, r3, #29
 801f5a6:	d512      	bpl.n	801f5ce <__swsetup_r+0x5a>
 801f5a8:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 801f5aa:	b141      	cbz	r1, 801f5be <__swsetup_r+0x4a>
 801f5ac:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 801f5b0:	4299      	cmp	r1, r3
 801f5b2:	d002      	beq.n	801f5ba <__swsetup_r+0x46>
 801f5b4:	4628      	mov	r0, r5
 801f5b6:	f7ff fb11 	bl	801ebdc <_free_r>
 801f5ba:	2300      	movs	r3, #0
 801f5bc:	6363      	str	r3, [r4, #52]	@ 0x34
 801f5be:	89a3      	ldrh	r3, [r4, #12]
 801f5c0:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 801f5c4:	81a3      	strh	r3, [r4, #12]
 801f5c6:	2300      	movs	r3, #0
 801f5c8:	6063      	str	r3, [r4, #4]
 801f5ca:	6923      	ldr	r3, [r4, #16]
 801f5cc:	6023      	str	r3, [r4, #0]
 801f5ce:	89a3      	ldrh	r3, [r4, #12]
 801f5d0:	f043 0308 	orr.w	r3, r3, #8
 801f5d4:	81a3      	strh	r3, [r4, #12]
 801f5d6:	6923      	ldr	r3, [r4, #16]
 801f5d8:	b94b      	cbnz	r3, 801f5ee <__swsetup_r+0x7a>
 801f5da:	89a3      	ldrh	r3, [r4, #12]
 801f5dc:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 801f5e0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 801f5e4:	d003      	beq.n	801f5ee <__swsetup_r+0x7a>
 801f5e6:	4621      	mov	r1, r4
 801f5e8:	4628      	mov	r0, r5
 801f5ea:	f000 f856 	bl	801f69a <__smakebuf_r>
 801f5ee:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801f5f2:	f013 0201 	ands.w	r2, r3, #1
 801f5f6:	d00a      	beq.n	801f60e <__swsetup_r+0x9a>
 801f5f8:	2200      	movs	r2, #0
 801f5fa:	60a2      	str	r2, [r4, #8]
 801f5fc:	6962      	ldr	r2, [r4, #20]
 801f5fe:	4252      	negs	r2, r2
 801f600:	61a2      	str	r2, [r4, #24]
 801f602:	6922      	ldr	r2, [r4, #16]
 801f604:	b942      	cbnz	r2, 801f618 <__swsetup_r+0xa4>
 801f606:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 801f60a:	d1c5      	bne.n	801f598 <__swsetup_r+0x24>
 801f60c:	bd38      	pop	{r3, r4, r5, pc}
 801f60e:	0799      	lsls	r1, r3, #30
 801f610:	bf58      	it	pl
 801f612:	6962      	ldrpl	r2, [r4, #20]
 801f614:	60a2      	str	r2, [r4, #8]
 801f616:	e7f4      	b.n	801f602 <__swsetup_r+0x8e>
 801f618:	2000      	movs	r0, #0
 801f61a:	e7f7      	b.n	801f60c <__swsetup_r+0x98>
 801f61c:	24000040 	.word	0x24000040

0801f620 <_sbrk_r>:
 801f620:	b538      	push	{r3, r4, r5, lr}
 801f622:	4d06      	ldr	r5, [pc, #24]	@ (801f63c <_sbrk_r+0x1c>)
 801f624:	2300      	movs	r3, #0
 801f626:	4604      	mov	r4, r0
 801f628:	4608      	mov	r0, r1
 801f62a:	602b      	str	r3, [r5, #0]
 801f62c:	f7e2 ff5c 	bl	80024e8 <_sbrk>
 801f630:	1c43      	adds	r3, r0, #1
 801f632:	d102      	bne.n	801f63a <_sbrk_r+0x1a>
 801f634:	682b      	ldr	r3, [r5, #0]
 801f636:	b103      	cbz	r3, 801f63a <_sbrk_r+0x1a>
 801f638:	6023      	str	r3, [r4, #0]
 801f63a:	bd38      	pop	{r3, r4, r5, pc}
 801f63c:	24008a30 	.word	0x24008a30

0801f640 <abort>:
 801f640:	b508      	push	{r3, lr}
 801f642:	2006      	movs	r0, #6
 801f644:	f000 f88e 	bl	801f764 <raise>
 801f648:	2001      	movs	r0, #1
 801f64a:	f7e2 fed5 	bl	80023f8 <_exit>

0801f64e <__swhatbuf_r>:
 801f64e:	b570      	push	{r4, r5, r6, lr}
 801f650:	460c      	mov	r4, r1
 801f652:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801f656:	2900      	cmp	r1, #0
 801f658:	b096      	sub	sp, #88	@ 0x58
 801f65a:	4615      	mov	r5, r2
 801f65c:	461e      	mov	r6, r3
 801f65e:	da0d      	bge.n	801f67c <__swhatbuf_r+0x2e>
 801f660:	89a3      	ldrh	r3, [r4, #12]
 801f662:	f013 0f80 	tst.w	r3, #128	@ 0x80
 801f666:	f04f 0100 	mov.w	r1, #0
 801f66a:	bf14      	ite	ne
 801f66c:	2340      	movne	r3, #64	@ 0x40
 801f66e:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 801f672:	2000      	movs	r0, #0
 801f674:	6031      	str	r1, [r6, #0]
 801f676:	602b      	str	r3, [r5, #0]
 801f678:	b016      	add	sp, #88	@ 0x58
 801f67a:	bd70      	pop	{r4, r5, r6, pc}
 801f67c:	466a      	mov	r2, sp
 801f67e:	f000 f879 	bl	801f774 <_fstat_r>
 801f682:	2800      	cmp	r0, #0
 801f684:	dbec      	blt.n	801f660 <__swhatbuf_r+0x12>
 801f686:	9901      	ldr	r1, [sp, #4]
 801f688:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 801f68c:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 801f690:	4259      	negs	r1, r3
 801f692:	4159      	adcs	r1, r3
 801f694:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 801f698:	e7eb      	b.n	801f672 <__swhatbuf_r+0x24>

0801f69a <__smakebuf_r>:
 801f69a:	898b      	ldrh	r3, [r1, #12]
 801f69c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 801f69e:	079d      	lsls	r5, r3, #30
 801f6a0:	4606      	mov	r6, r0
 801f6a2:	460c      	mov	r4, r1
 801f6a4:	d507      	bpl.n	801f6b6 <__smakebuf_r+0x1c>
 801f6a6:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 801f6aa:	6023      	str	r3, [r4, #0]
 801f6ac:	6123      	str	r3, [r4, #16]
 801f6ae:	2301      	movs	r3, #1
 801f6b0:	6163      	str	r3, [r4, #20]
 801f6b2:	b003      	add	sp, #12
 801f6b4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801f6b6:	ab01      	add	r3, sp, #4
 801f6b8:	466a      	mov	r2, sp
 801f6ba:	f7ff ffc8 	bl	801f64e <__swhatbuf_r>
 801f6be:	9f00      	ldr	r7, [sp, #0]
 801f6c0:	4605      	mov	r5, r0
 801f6c2:	4639      	mov	r1, r7
 801f6c4:	4630      	mov	r0, r6
 801f6c6:	f7ff fafd 	bl	801ecc4 <_malloc_r>
 801f6ca:	b948      	cbnz	r0, 801f6e0 <__smakebuf_r+0x46>
 801f6cc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801f6d0:	059a      	lsls	r2, r3, #22
 801f6d2:	d4ee      	bmi.n	801f6b2 <__smakebuf_r+0x18>
 801f6d4:	f023 0303 	bic.w	r3, r3, #3
 801f6d8:	f043 0302 	orr.w	r3, r3, #2
 801f6dc:	81a3      	strh	r3, [r4, #12]
 801f6de:	e7e2      	b.n	801f6a6 <__smakebuf_r+0xc>
 801f6e0:	89a3      	ldrh	r3, [r4, #12]
 801f6e2:	6020      	str	r0, [r4, #0]
 801f6e4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 801f6e8:	81a3      	strh	r3, [r4, #12]
 801f6ea:	9b01      	ldr	r3, [sp, #4]
 801f6ec:	e9c4 0704 	strd	r0, r7, [r4, #16]
 801f6f0:	b15b      	cbz	r3, 801f70a <__smakebuf_r+0x70>
 801f6f2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801f6f6:	4630      	mov	r0, r6
 801f6f8:	f000 f84e 	bl	801f798 <_isatty_r>
 801f6fc:	b128      	cbz	r0, 801f70a <__smakebuf_r+0x70>
 801f6fe:	89a3      	ldrh	r3, [r4, #12]
 801f700:	f023 0303 	bic.w	r3, r3, #3
 801f704:	f043 0301 	orr.w	r3, r3, #1
 801f708:	81a3      	strh	r3, [r4, #12]
 801f70a:	89a3      	ldrh	r3, [r4, #12]
 801f70c:	431d      	orrs	r5, r3
 801f70e:	81a5      	strh	r5, [r4, #12]
 801f710:	e7cf      	b.n	801f6b2 <__smakebuf_r+0x18>

0801f712 <_raise_r>:
 801f712:	291f      	cmp	r1, #31
 801f714:	b538      	push	{r3, r4, r5, lr}
 801f716:	4605      	mov	r5, r0
 801f718:	460c      	mov	r4, r1
 801f71a:	d904      	bls.n	801f726 <_raise_r+0x14>
 801f71c:	2316      	movs	r3, #22
 801f71e:	6003      	str	r3, [r0, #0]
 801f720:	f04f 30ff 	mov.w	r0, #4294967295
 801f724:	bd38      	pop	{r3, r4, r5, pc}
 801f726:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 801f728:	b112      	cbz	r2, 801f730 <_raise_r+0x1e>
 801f72a:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 801f72e:	b94b      	cbnz	r3, 801f744 <_raise_r+0x32>
 801f730:	4628      	mov	r0, r5
 801f732:	f000 f853 	bl	801f7dc <_getpid_r>
 801f736:	4622      	mov	r2, r4
 801f738:	4601      	mov	r1, r0
 801f73a:	4628      	mov	r0, r5
 801f73c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801f740:	f000 b83a 	b.w	801f7b8 <_kill_r>
 801f744:	2b01      	cmp	r3, #1
 801f746:	d00a      	beq.n	801f75e <_raise_r+0x4c>
 801f748:	1c59      	adds	r1, r3, #1
 801f74a:	d103      	bne.n	801f754 <_raise_r+0x42>
 801f74c:	2316      	movs	r3, #22
 801f74e:	6003      	str	r3, [r0, #0]
 801f750:	2001      	movs	r0, #1
 801f752:	e7e7      	b.n	801f724 <_raise_r+0x12>
 801f754:	2100      	movs	r1, #0
 801f756:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 801f75a:	4620      	mov	r0, r4
 801f75c:	4798      	blx	r3
 801f75e:	2000      	movs	r0, #0
 801f760:	e7e0      	b.n	801f724 <_raise_r+0x12>
	...

0801f764 <raise>:
 801f764:	4b02      	ldr	r3, [pc, #8]	@ (801f770 <raise+0xc>)
 801f766:	4601      	mov	r1, r0
 801f768:	6818      	ldr	r0, [r3, #0]
 801f76a:	f7ff bfd2 	b.w	801f712 <_raise_r>
 801f76e:	bf00      	nop
 801f770:	24000040 	.word	0x24000040

0801f774 <_fstat_r>:
 801f774:	b538      	push	{r3, r4, r5, lr}
 801f776:	4d07      	ldr	r5, [pc, #28]	@ (801f794 <_fstat_r+0x20>)
 801f778:	2300      	movs	r3, #0
 801f77a:	4604      	mov	r4, r0
 801f77c:	4608      	mov	r0, r1
 801f77e:	4611      	mov	r1, r2
 801f780:	602b      	str	r3, [r5, #0]
 801f782:	f7e2 fe89 	bl	8002498 <_fstat>
 801f786:	1c43      	adds	r3, r0, #1
 801f788:	d102      	bne.n	801f790 <_fstat_r+0x1c>
 801f78a:	682b      	ldr	r3, [r5, #0]
 801f78c:	b103      	cbz	r3, 801f790 <_fstat_r+0x1c>
 801f78e:	6023      	str	r3, [r4, #0]
 801f790:	bd38      	pop	{r3, r4, r5, pc}
 801f792:	bf00      	nop
 801f794:	24008a30 	.word	0x24008a30

0801f798 <_isatty_r>:
 801f798:	b538      	push	{r3, r4, r5, lr}
 801f79a:	4d06      	ldr	r5, [pc, #24]	@ (801f7b4 <_isatty_r+0x1c>)
 801f79c:	2300      	movs	r3, #0
 801f79e:	4604      	mov	r4, r0
 801f7a0:	4608      	mov	r0, r1
 801f7a2:	602b      	str	r3, [r5, #0]
 801f7a4:	f7e2 fe88 	bl	80024b8 <_isatty>
 801f7a8:	1c43      	adds	r3, r0, #1
 801f7aa:	d102      	bne.n	801f7b2 <_isatty_r+0x1a>
 801f7ac:	682b      	ldr	r3, [r5, #0]
 801f7ae:	b103      	cbz	r3, 801f7b2 <_isatty_r+0x1a>
 801f7b0:	6023      	str	r3, [r4, #0]
 801f7b2:	bd38      	pop	{r3, r4, r5, pc}
 801f7b4:	24008a30 	.word	0x24008a30

0801f7b8 <_kill_r>:
 801f7b8:	b538      	push	{r3, r4, r5, lr}
 801f7ba:	4d07      	ldr	r5, [pc, #28]	@ (801f7d8 <_kill_r+0x20>)
 801f7bc:	2300      	movs	r3, #0
 801f7be:	4604      	mov	r4, r0
 801f7c0:	4608      	mov	r0, r1
 801f7c2:	4611      	mov	r1, r2
 801f7c4:	602b      	str	r3, [r5, #0]
 801f7c6:	f7e2 fe05 	bl	80023d4 <_kill>
 801f7ca:	1c43      	adds	r3, r0, #1
 801f7cc:	d102      	bne.n	801f7d4 <_kill_r+0x1c>
 801f7ce:	682b      	ldr	r3, [r5, #0]
 801f7d0:	b103      	cbz	r3, 801f7d4 <_kill_r+0x1c>
 801f7d2:	6023      	str	r3, [r4, #0]
 801f7d4:	bd38      	pop	{r3, r4, r5, pc}
 801f7d6:	bf00      	nop
 801f7d8:	24008a30 	.word	0x24008a30

0801f7dc <_getpid_r>:
 801f7dc:	f7e2 bdf2 	b.w	80023c4 <_getpid>

0801f7e0 <_init>:
 801f7e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801f7e2:	bf00      	nop
 801f7e4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801f7e6:	bc08      	pop	{r3}
 801f7e8:	469e      	mov	lr, r3
 801f7ea:	4770      	bx	lr

0801f7ec <_fini>:
 801f7ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801f7ee:	bf00      	nop
 801f7f0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801f7f2:	bc08      	pop	{r3}
 801f7f4:	469e      	mov	lr, r3
 801f7f6:	4770      	bx	lr
