{
    "Misc": {
        "default_output_dir": "csrc",
        "cwd": "/mnt/vol_NFS_Zener/WD_ESPEC/fparis/MP6134_SDRAM_Controller/sdr_ctrl/trunk/verif/tb",
        "archive_dir": "archive.2",
        "csrc": "csrc",
        "daidir_abs": "/mnt/vol_NFS_Zener/WD_ESPEC/fparis/MP6134_SDRAM_Controller/sdr_ctrl/trunk/verif/tb/simv.daidir",
        "csrc_abs": "/mnt/vol_NFS_Zener/WD_ESPEC/fparis/MP6134_SDRAM_Controller/sdr_ctrl/trunk/verif/tb/csrc",
        "daidir": "simv.daidir"
    },
    "MlibObjs": {},
    "stat": {
        "Frontend(%)": 79.747300188638633,
        "ru_self_cgstart": {
            "ru_minflt": 21597,
            "ru_utime_sec": 0.062990000000000004,
            "ru_nvcsw": 263,
            "ru_majflt": 0,
            "ru_stime_sec": 0.052991000000000003,
            "ru_maxrss_kb": 64108,
            "ru_nivcsw": 69
        },
        "nMops": 787,
        "outputSizePerQuad": 469.04436860068262,
        "quadSpeed": 18315.934237669568,
        "ru_childs_cgstart": {
            "ru_minflt": 3613,
            "ru_utime_sec": 0.0029989999999999999,
            "ru_nvcsw": 23,
            "ru_majflt": 0,
            "ru_stime_sec": 0.005999,
            "ru_maxrss_kb": 19392,
            "ru_nivcsw": 3
        },
        "nQuads": 293,
        "totalObjSize": 137430,
        "ru_self_end": {
            "ru_minflt": 24249,
            "ru_utime_sec": 0.078987000000000002,
            "ru_nvcsw": 367,
            "ru_majflt": 0,
            "ru_stime_sec": 0.064990000000000006,
            "ru_maxrss_kb": 71028,
            "ru_nivcsw": 71
        },
        "peak_mem_kb": 232140,
        "mopSpeed": 49196.724385822352,
        "ru_childs_end": {
            "ru_minflt": 4125,
            "ru_utime_sec": 0.003999,
            "ru_nvcsw": 28,
            "ru_majflt": 0,
            "ru_stime_sec": 0.0069979999999999999,
            "ru_maxrss_kb": 20752,
            "ru_nivcsw": 5
        },
        "mop/quad": 2.6860068259385668,
        "CodeGen(%)": 20.25269981136136
    },
    "PrevCompiledModules": {
        "std": {
            "reYIK_d": {
                "mod": "std",
                "bytes": 41675,
                "out": "reYIK_d.o",
                "mode": 4,
                "archive": "archive.2/_prev_archive_1.a",
                "checksum": 0
            }
        },
        "...MASTER...": {
            "amcQw_d": {
                "mod": "...MASTER...",
                "bytes": 7734,
                "out": "objs/amcQw_d.o",
                "mode": 4,
                "checksum": 0
            }
        }
    },
    "NameTable": {
        "_vcs_unit__275274123": [
            "_vcs_unit__275274123",
            "LuwTS",
            "module",
            6
        ],
        "std": [
            "std",
            "reYIK",
            "module",
            1
        ],
        "...MASTER...": [
            "SIM",
            "amcQw",
            "module",
            7
        ]
    },
    "CompileStrategy": "fullobj",
    "CurCompileUdps": {},
    "CurCompileModules": [
        "...MASTER...",
        "...MASTER...",
        "_vcs_unit__275274123",
        "_vcs_unit__275274123",
        "std"
    ],
    "SIMBData": {
        "out": "amcQwB.o",
        "bytes": 99872,
        "archive": "archive.2/_4945_archive_1.a"
    },
    "LVLData": [
        "SIM"
    ],
    "PEModules": [],
    "CompileProcesses": [
        "cgproc.4945.json"
    ],
    "CompileStatus": "Successful"
}