ADDRESS_ACLR_A=NONE
CLOCK_ENABLE_INPUT_A=BYPASS
CLOCK_ENABLE_OUTPUT_A=BYPASS
INIT_FILE="../../../MultiComp (VHDL Template)/Components/CPU/IOP16/IOP16_ASSEMBLER/ANSITerm01/ANSITerm01.mif"
INTENDED_DEVICE_FAMILY="Cyclone IV E"
NUMWORDS_A=256
OPERATION_MODE=ROM
OUTDATA_ACLR_A=NONE
OUTDATA_REG_A=UNREGISTERED
WIDTHAD_A=8
WIDTH_A=16
WIDTH_BYTEENA_A=1
DEVICE_FAMILY="Cyclone IV E"
address_a
clock0
q_a
