
LCD_HD44780_I2C_PCF8574T.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005bd0  080001b0  080001b0  000101b0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000040c  08005d80  08005d80  00015d80  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800618c  0800618c  000201e0  2**0
                  CONTENTS
  4 .ARM          00000008  0800618c  0800618c  0001618c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08006194  08006194  000201e0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006194  08006194  00016194  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08006198  08006198  00016198  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001e0  20000000  0800619c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  000201e0  2**0
                  CONTENTS
 10 .bss          00000088  200001e0  200001e0  000201e0  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20000268  20000268  000201e0  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  000201e0  2**0
                  CONTENTS, READONLY
 13 .debug_info   00007c8b  00000000  00000000  00020210  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000015ec  00000000  00000000  00027e9b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000007e8  00000000  00000000  00029488  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00000738  00000000  00000000  00029c70  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0002364d  00000000  00000000  0002a3a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00009ae9  00000000  00000000  0004d9f5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000d2e3b  00000000  00000000  000574de  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000050  00000000  00000000  0012a319  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00003170  00000000  00000000  0012a36c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001b0 <__do_global_dtors_aux>:
 80001b0:	b510      	push	{r4, lr}
 80001b2:	4c05      	ldr	r4, [pc, #20]	; (80001c8 <__do_global_dtors_aux+0x18>)
 80001b4:	7823      	ldrb	r3, [r4, #0]
 80001b6:	b933      	cbnz	r3, 80001c6 <__do_global_dtors_aux+0x16>
 80001b8:	4b04      	ldr	r3, [pc, #16]	; (80001cc <__do_global_dtors_aux+0x1c>)
 80001ba:	b113      	cbz	r3, 80001c2 <__do_global_dtors_aux+0x12>
 80001bc:	4804      	ldr	r0, [pc, #16]	; (80001d0 <__do_global_dtors_aux+0x20>)
 80001be:	f3af 8000 	nop.w
 80001c2:	2301      	movs	r3, #1
 80001c4:	7023      	strb	r3, [r4, #0]
 80001c6:	bd10      	pop	{r4, pc}
 80001c8:	200001e0 	.word	0x200001e0
 80001cc:	00000000 	.word	0x00000000
 80001d0:	08005d68 	.word	0x08005d68

080001d4 <frame_dummy>:
 80001d4:	b508      	push	{r3, lr}
 80001d6:	4b03      	ldr	r3, [pc, #12]	; (80001e4 <frame_dummy+0x10>)
 80001d8:	b11b      	cbz	r3, 80001e2 <frame_dummy+0xe>
 80001da:	4903      	ldr	r1, [pc, #12]	; (80001e8 <frame_dummy+0x14>)
 80001dc:	4803      	ldr	r0, [pc, #12]	; (80001ec <frame_dummy+0x18>)
 80001de:	f3af 8000 	nop.w
 80001e2:	bd08      	pop	{r3, pc}
 80001e4:	00000000 	.word	0x00000000
 80001e8:	200001e4 	.word	0x200001e4
 80001ec:	08005d68 	.word	0x08005d68

080001f0 <strlen>:
 80001f0:	4603      	mov	r3, r0
 80001f2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001f6:	2a00      	cmp	r2, #0
 80001f8:	d1fb      	bne.n	80001f2 <strlen+0x2>
 80001fa:	1a18      	subs	r0, r3, r0
 80001fc:	3801      	subs	r0, #1
 80001fe:	4770      	bx	lr

08000200 <memchr>:
 8000200:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000204:	2a10      	cmp	r2, #16
 8000206:	db2b      	blt.n	8000260 <memchr+0x60>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	d008      	beq.n	8000220 <memchr+0x20>
 800020e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000212:	3a01      	subs	r2, #1
 8000214:	428b      	cmp	r3, r1
 8000216:	d02d      	beq.n	8000274 <memchr+0x74>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	b342      	cbz	r2, 8000270 <memchr+0x70>
 800021e:	d1f6      	bne.n	800020e <memchr+0xe>
 8000220:	b4f0      	push	{r4, r5, r6, r7}
 8000222:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000226:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800022a:	f022 0407 	bic.w	r4, r2, #7
 800022e:	f07f 0700 	mvns.w	r7, #0
 8000232:	2300      	movs	r3, #0
 8000234:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000238:	3c08      	subs	r4, #8
 800023a:	ea85 0501 	eor.w	r5, r5, r1
 800023e:	ea86 0601 	eor.w	r6, r6, r1
 8000242:	fa85 f547 	uadd8	r5, r5, r7
 8000246:	faa3 f587 	sel	r5, r3, r7
 800024a:	fa86 f647 	uadd8	r6, r6, r7
 800024e:	faa5 f687 	sel	r6, r5, r7
 8000252:	b98e      	cbnz	r6, 8000278 <memchr+0x78>
 8000254:	d1ee      	bne.n	8000234 <memchr+0x34>
 8000256:	bcf0      	pop	{r4, r5, r6, r7}
 8000258:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800025c:	f002 0207 	and.w	r2, r2, #7
 8000260:	b132      	cbz	r2, 8000270 <memchr+0x70>
 8000262:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000266:	3a01      	subs	r2, #1
 8000268:	ea83 0301 	eor.w	r3, r3, r1
 800026c:	b113      	cbz	r3, 8000274 <memchr+0x74>
 800026e:	d1f8      	bne.n	8000262 <memchr+0x62>
 8000270:	2000      	movs	r0, #0
 8000272:	4770      	bx	lr
 8000274:	3801      	subs	r0, #1
 8000276:	4770      	bx	lr
 8000278:	2d00      	cmp	r5, #0
 800027a:	bf06      	itte	eq
 800027c:	4635      	moveq	r5, r6
 800027e:	3803      	subeq	r0, #3
 8000280:	3807      	subne	r0, #7
 8000282:	f015 0f01 	tst.w	r5, #1
 8000286:	d107      	bne.n	8000298 <memchr+0x98>
 8000288:	3001      	adds	r0, #1
 800028a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800028e:	bf02      	ittt	eq
 8000290:	3001      	addeq	r0, #1
 8000292:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000296:	3001      	addeq	r0, #1
 8000298:	bcf0      	pop	{r4, r5, r6, r7}
 800029a:	3801      	subs	r0, #1
 800029c:	4770      	bx	lr
 800029e:	bf00      	nop

080002a0 <__aeabi_drsub>:
 80002a0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002a4:	e002      	b.n	80002ac <__adddf3>
 80002a6:	bf00      	nop

080002a8 <__aeabi_dsub>:
 80002a8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002ac <__adddf3>:
 80002ac:	b530      	push	{r4, r5, lr}
 80002ae:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002b2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002b6:	ea94 0f05 	teq	r4, r5
 80002ba:	bf08      	it	eq
 80002bc:	ea90 0f02 	teqeq	r0, r2
 80002c0:	bf1f      	itttt	ne
 80002c2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002c6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ca:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ce:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002d2:	f000 80e2 	beq.w	800049a <__adddf3+0x1ee>
 80002d6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002da:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002de:	bfb8      	it	lt
 80002e0:	426d      	neglt	r5, r5
 80002e2:	dd0c      	ble.n	80002fe <__adddf3+0x52>
 80002e4:	442c      	add	r4, r5
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	ea82 0000 	eor.w	r0, r2, r0
 80002f2:	ea83 0101 	eor.w	r1, r3, r1
 80002f6:	ea80 0202 	eor.w	r2, r0, r2
 80002fa:	ea81 0303 	eor.w	r3, r1, r3
 80002fe:	2d36      	cmp	r5, #54	; 0x36
 8000300:	bf88      	it	hi
 8000302:	bd30      	pophi	{r4, r5, pc}
 8000304:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000308:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800030c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000310:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000314:	d002      	beq.n	800031c <__adddf3+0x70>
 8000316:	4240      	negs	r0, r0
 8000318:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800031c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000320:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000324:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000328:	d002      	beq.n	8000330 <__adddf3+0x84>
 800032a:	4252      	negs	r2, r2
 800032c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000330:	ea94 0f05 	teq	r4, r5
 8000334:	f000 80a7 	beq.w	8000486 <__adddf3+0x1da>
 8000338:	f1a4 0401 	sub.w	r4, r4, #1
 800033c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000340:	db0d      	blt.n	800035e <__adddf3+0xb2>
 8000342:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000346:	fa22 f205 	lsr.w	r2, r2, r5
 800034a:	1880      	adds	r0, r0, r2
 800034c:	f141 0100 	adc.w	r1, r1, #0
 8000350:	fa03 f20e 	lsl.w	r2, r3, lr
 8000354:	1880      	adds	r0, r0, r2
 8000356:	fa43 f305 	asr.w	r3, r3, r5
 800035a:	4159      	adcs	r1, r3
 800035c:	e00e      	b.n	800037c <__adddf3+0xd0>
 800035e:	f1a5 0520 	sub.w	r5, r5, #32
 8000362:	f10e 0e20 	add.w	lr, lr, #32
 8000366:	2a01      	cmp	r2, #1
 8000368:	fa03 fc0e 	lsl.w	ip, r3, lr
 800036c:	bf28      	it	cs
 800036e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000372:	fa43 f305 	asr.w	r3, r3, r5
 8000376:	18c0      	adds	r0, r0, r3
 8000378:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800037c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000380:	d507      	bpl.n	8000392 <__adddf3+0xe6>
 8000382:	f04f 0e00 	mov.w	lr, #0
 8000386:	f1dc 0c00 	rsbs	ip, ip, #0
 800038a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800038e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000392:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000396:	d31b      	bcc.n	80003d0 <__adddf3+0x124>
 8000398:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800039c:	d30c      	bcc.n	80003b8 <__adddf3+0x10c>
 800039e:	0849      	lsrs	r1, r1, #1
 80003a0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003a4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003a8:	f104 0401 	add.w	r4, r4, #1
 80003ac:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003b0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003b4:	f080 809a 	bcs.w	80004ec <__adddf3+0x240>
 80003b8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003bc:	bf08      	it	eq
 80003be:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003c2:	f150 0000 	adcs.w	r0, r0, #0
 80003c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ca:	ea41 0105 	orr.w	r1, r1, r5
 80003ce:	bd30      	pop	{r4, r5, pc}
 80003d0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003d4:	4140      	adcs	r0, r0
 80003d6:	eb41 0101 	adc.w	r1, r1, r1
 80003da:	3c01      	subs	r4, #1
 80003dc:	bf28      	it	cs
 80003de:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003e2:	d2e9      	bcs.n	80003b8 <__adddf3+0x10c>
 80003e4:	f091 0f00 	teq	r1, #0
 80003e8:	bf04      	itt	eq
 80003ea:	4601      	moveq	r1, r0
 80003ec:	2000      	moveq	r0, #0
 80003ee:	fab1 f381 	clz	r3, r1
 80003f2:	bf08      	it	eq
 80003f4:	3320      	addeq	r3, #32
 80003f6:	f1a3 030b 	sub.w	r3, r3, #11
 80003fa:	f1b3 0220 	subs.w	r2, r3, #32
 80003fe:	da0c      	bge.n	800041a <__adddf3+0x16e>
 8000400:	320c      	adds	r2, #12
 8000402:	dd08      	ble.n	8000416 <__adddf3+0x16a>
 8000404:	f102 0c14 	add.w	ip, r2, #20
 8000408:	f1c2 020c 	rsb	r2, r2, #12
 800040c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000410:	fa21 f102 	lsr.w	r1, r1, r2
 8000414:	e00c      	b.n	8000430 <__adddf3+0x184>
 8000416:	f102 0214 	add.w	r2, r2, #20
 800041a:	bfd8      	it	le
 800041c:	f1c2 0c20 	rsble	ip, r2, #32
 8000420:	fa01 f102 	lsl.w	r1, r1, r2
 8000424:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000428:	bfdc      	itt	le
 800042a:	ea41 010c 	orrle.w	r1, r1, ip
 800042e:	4090      	lslle	r0, r2
 8000430:	1ae4      	subs	r4, r4, r3
 8000432:	bfa2      	ittt	ge
 8000434:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000438:	4329      	orrge	r1, r5
 800043a:	bd30      	popge	{r4, r5, pc}
 800043c:	ea6f 0404 	mvn.w	r4, r4
 8000440:	3c1f      	subs	r4, #31
 8000442:	da1c      	bge.n	800047e <__adddf3+0x1d2>
 8000444:	340c      	adds	r4, #12
 8000446:	dc0e      	bgt.n	8000466 <__adddf3+0x1ba>
 8000448:	f104 0414 	add.w	r4, r4, #20
 800044c:	f1c4 0220 	rsb	r2, r4, #32
 8000450:	fa20 f004 	lsr.w	r0, r0, r4
 8000454:	fa01 f302 	lsl.w	r3, r1, r2
 8000458:	ea40 0003 	orr.w	r0, r0, r3
 800045c:	fa21 f304 	lsr.w	r3, r1, r4
 8000460:	ea45 0103 	orr.w	r1, r5, r3
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f1c4 040c 	rsb	r4, r4, #12
 800046a:	f1c4 0220 	rsb	r2, r4, #32
 800046e:	fa20 f002 	lsr.w	r0, r0, r2
 8000472:	fa01 f304 	lsl.w	r3, r1, r4
 8000476:	ea40 0003 	orr.w	r0, r0, r3
 800047a:	4629      	mov	r1, r5
 800047c:	bd30      	pop	{r4, r5, pc}
 800047e:	fa21 f004 	lsr.w	r0, r1, r4
 8000482:	4629      	mov	r1, r5
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f094 0f00 	teq	r4, #0
 800048a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800048e:	bf06      	itte	eq
 8000490:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000494:	3401      	addeq	r4, #1
 8000496:	3d01      	subne	r5, #1
 8000498:	e74e      	b.n	8000338 <__adddf3+0x8c>
 800049a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800049e:	bf18      	it	ne
 80004a0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004a4:	d029      	beq.n	80004fa <__adddf3+0x24e>
 80004a6:	ea94 0f05 	teq	r4, r5
 80004aa:	bf08      	it	eq
 80004ac:	ea90 0f02 	teqeq	r0, r2
 80004b0:	d005      	beq.n	80004be <__adddf3+0x212>
 80004b2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004b6:	bf04      	itt	eq
 80004b8:	4619      	moveq	r1, r3
 80004ba:	4610      	moveq	r0, r2
 80004bc:	bd30      	pop	{r4, r5, pc}
 80004be:	ea91 0f03 	teq	r1, r3
 80004c2:	bf1e      	ittt	ne
 80004c4:	2100      	movne	r1, #0
 80004c6:	2000      	movne	r0, #0
 80004c8:	bd30      	popne	{r4, r5, pc}
 80004ca:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ce:	d105      	bne.n	80004dc <__adddf3+0x230>
 80004d0:	0040      	lsls	r0, r0, #1
 80004d2:	4149      	adcs	r1, r1
 80004d4:	bf28      	it	cs
 80004d6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004da:	bd30      	pop	{r4, r5, pc}
 80004dc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004e0:	bf3c      	itt	cc
 80004e2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004e6:	bd30      	popcc	{r4, r5, pc}
 80004e8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004ec:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004f0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004f4:	f04f 0000 	mov.w	r0, #0
 80004f8:	bd30      	pop	{r4, r5, pc}
 80004fa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004fe:	bf1a      	itte	ne
 8000500:	4619      	movne	r1, r3
 8000502:	4610      	movne	r0, r2
 8000504:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000508:	bf1c      	itt	ne
 800050a:	460b      	movne	r3, r1
 800050c:	4602      	movne	r2, r0
 800050e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000512:	bf06      	itte	eq
 8000514:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000518:	ea91 0f03 	teqeq	r1, r3
 800051c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000520:	bd30      	pop	{r4, r5, pc}
 8000522:	bf00      	nop

08000524 <__aeabi_ui2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f04f 0500 	mov.w	r5, #0
 800053c:	f04f 0100 	mov.w	r1, #0
 8000540:	e750      	b.n	80003e4 <__adddf3+0x138>
 8000542:	bf00      	nop

08000544 <__aeabi_i2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000558:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800055c:	bf48      	it	mi
 800055e:	4240      	negmi	r0, r0
 8000560:	f04f 0100 	mov.w	r1, #0
 8000564:	e73e      	b.n	80003e4 <__adddf3+0x138>
 8000566:	bf00      	nop

08000568 <__aeabi_f2d>:
 8000568:	0042      	lsls	r2, r0, #1
 800056a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800056e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000572:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000576:	bf1f      	itttt	ne
 8000578:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800057c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000580:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000584:	4770      	bxne	lr
 8000586:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800058a:	bf08      	it	eq
 800058c:	4770      	bxeq	lr
 800058e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000592:	bf04      	itt	eq
 8000594:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000598:	4770      	bxeq	lr
 800059a:	b530      	push	{r4, r5, lr}
 800059c:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005a0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005a4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005a8:	e71c      	b.n	80003e4 <__adddf3+0x138>
 80005aa:	bf00      	nop

080005ac <__aeabi_ul2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f04f 0500 	mov.w	r5, #0
 80005ba:	e00a      	b.n	80005d2 <__aeabi_l2d+0x16>

080005bc <__aeabi_l2d>:
 80005bc:	ea50 0201 	orrs.w	r2, r0, r1
 80005c0:	bf08      	it	eq
 80005c2:	4770      	bxeq	lr
 80005c4:	b530      	push	{r4, r5, lr}
 80005c6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ca:	d502      	bpl.n	80005d2 <__aeabi_l2d+0x16>
 80005cc:	4240      	negs	r0, r0
 80005ce:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005d2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005d6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005da:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005de:	f43f aed8 	beq.w	8000392 <__adddf3+0xe6>
 80005e2:	f04f 0203 	mov.w	r2, #3
 80005e6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ea:	bf18      	it	ne
 80005ec:	3203      	addne	r2, #3
 80005ee:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005f2:	bf18      	it	ne
 80005f4:	3203      	addne	r2, #3
 80005f6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005fa:	f1c2 0320 	rsb	r3, r2, #32
 80005fe:	fa00 fc03 	lsl.w	ip, r0, r3
 8000602:	fa20 f002 	lsr.w	r0, r0, r2
 8000606:	fa01 fe03 	lsl.w	lr, r1, r3
 800060a:	ea40 000e 	orr.w	r0, r0, lr
 800060e:	fa21 f102 	lsr.w	r1, r1, r2
 8000612:	4414      	add	r4, r2
 8000614:	e6bd      	b.n	8000392 <__adddf3+0xe6>
 8000616:	bf00      	nop

08000618 <__aeabi_dmul>:
 8000618:	b570      	push	{r4, r5, r6, lr}
 800061a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800061e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000622:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000626:	bf1d      	ittte	ne
 8000628:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800062c:	ea94 0f0c 	teqne	r4, ip
 8000630:	ea95 0f0c 	teqne	r5, ip
 8000634:	f000 f8de 	bleq	80007f4 <__aeabi_dmul+0x1dc>
 8000638:	442c      	add	r4, r5
 800063a:	ea81 0603 	eor.w	r6, r1, r3
 800063e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000642:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000646:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800064a:	bf18      	it	ne
 800064c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000650:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000654:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000658:	d038      	beq.n	80006cc <__aeabi_dmul+0xb4>
 800065a:	fba0 ce02 	umull	ip, lr, r0, r2
 800065e:	f04f 0500 	mov.w	r5, #0
 8000662:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000666:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800066a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800066e:	f04f 0600 	mov.w	r6, #0
 8000672:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000676:	f09c 0f00 	teq	ip, #0
 800067a:	bf18      	it	ne
 800067c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000680:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000684:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000688:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800068c:	d204      	bcs.n	8000698 <__aeabi_dmul+0x80>
 800068e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000692:	416d      	adcs	r5, r5
 8000694:	eb46 0606 	adc.w	r6, r6, r6
 8000698:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800069c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006a0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006a4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006a8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006ac:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006b0:	bf88      	it	hi
 80006b2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006b6:	d81e      	bhi.n	80006f6 <__aeabi_dmul+0xde>
 80006b8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006bc:	bf08      	it	eq
 80006be:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006c2:	f150 0000 	adcs.w	r0, r0, #0
 80006c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	pop	{r4, r5, r6, pc}
 80006cc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006d0:	ea46 0101 	orr.w	r1, r6, r1
 80006d4:	ea40 0002 	orr.w	r0, r0, r2
 80006d8:	ea81 0103 	eor.w	r1, r1, r3
 80006dc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006e0:	bfc2      	ittt	gt
 80006e2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006e6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	popgt	{r4, r5, r6, pc}
 80006ec:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006f0:	f04f 0e00 	mov.w	lr, #0
 80006f4:	3c01      	subs	r4, #1
 80006f6:	f300 80ab 	bgt.w	8000850 <__aeabi_dmul+0x238>
 80006fa:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006fe:	bfde      	ittt	le
 8000700:	2000      	movle	r0, #0
 8000702:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000706:	bd70      	pople	{r4, r5, r6, pc}
 8000708:	f1c4 0400 	rsb	r4, r4, #0
 800070c:	3c20      	subs	r4, #32
 800070e:	da35      	bge.n	800077c <__aeabi_dmul+0x164>
 8000710:	340c      	adds	r4, #12
 8000712:	dc1b      	bgt.n	800074c <__aeabi_dmul+0x134>
 8000714:	f104 0414 	add.w	r4, r4, #20
 8000718:	f1c4 0520 	rsb	r5, r4, #32
 800071c:	fa00 f305 	lsl.w	r3, r0, r5
 8000720:	fa20 f004 	lsr.w	r0, r0, r4
 8000724:	fa01 f205 	lsl.w	r2, r1, r5
 8000728:	ea40 0002 	orr.w	r0, r0, r2
 800072c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000730:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000734:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000738:	fa21 f604 	lsr.w	r6, r1, r4
 800073c:	eb42 0106 	adc.w	r1, r2, r6
 8000740:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000744:	bf08      	it	eq
 8000746:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800074a:	bd70      	pop	{r4, r5, r6, pc}
 800074c:	f1c4 040c 	rsb	r4, r4, #12
 8000750:	f1c4 0520 	rsb	r5, r4, #32
 8000754:	fa00 f304 	lsl.w	r3, r0, r4
 8000758:	fa20 f005 	lsr.w	r0, r0, r5
 800075c:	fa01 f204 	lsl.w	r2, r1, r4
 8000760:	ea40 0002 	orr.w	r0, r0, r2
 8000764:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000768:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800076c:	f141 0100 	adc.w	r1, r1, #0
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 0520 	rsb	r5, r4, #32
 8000780:	fa00 f205 	lsl.w	r2, r0, r5
 8000784:	ea4e 0e02 	orr.w	lr, lr, r2
 8000788:	fa20 f304 	lsr.w	r3, r0, r4
 800078c:	fa01 f205 	lsl.w	r2, r1, r5
 8000790:	ea43 0302 	orr.w	r3, r3, r2
 8000794:	fa21 f004 	lsr.w	r0, r1, r4
 8000798:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800079c:	fa21 f204 	lsr.w	r2, r1, r4
 80007a0:	ea20 0002 	bic.w	r0, r0, r2
 80007a4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007a8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007ac:	bf08      	it	eq
 80007ae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007b2:	bd70      	pop	{r4, r5, r6, pc}
 80007b4:	f094 0f00 	teq	r4, #0
 80007b8:	d10f      	bne.n	80007da <__aeabi_dmul+0x1c2>
 80007ba:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007be:	0040      	lsls	r0, r0, #1
 80007c0:	eb41 0101 	adc.w	r1, r1, r1
 80007c4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3c01      	subeq	r4, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1a6>
 80007ce:	ea41 0106 	orr.w	r1, r1, r6
 80007d2:	f095 0f00 	teq	r5, #0
 80007d6:	bf18      	it	ne
 80007d8:	4770      	bxne	lr
 80007da:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007de:	0052      	lsls	r2, r2, #1
 80007e0:	eb43 0303 	adc.w	r3, r3, r3
 80007e4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3d01      	subeq	r5, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1c6>
 80007ee:	ea43 0306 	orr.w	r3, r3, r6
 80007f2:	4770      	bx	lr
 80007f4:	ea94 0f0c 	teq	r4, ip
 80007f8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007fc:	bf18      	it	ne
 80007fe:	ea95 0f0c 	teqne	r5, ip
 8000802:	d00c      	beq.n	800081e <__aeabi_dmul+0x206>
 8000804:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000808:	bf18      	it	ne
 800080a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080e:	d1d1      	bne.n	80007b4 <__aeabi_dmul+0x19c>
 8000810:	ea81 0103 	eor.w	r1, r1, r3
 8000814:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000818:	f04f 0000 	mov.w	r0, #0
 800081c:	bd70      	pop	{r4, r5, r6, pc}
 800081e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000822:	bf06      	itte	eq
 8000824:	4610      	moveq	r0, r2
 8000826:	4619      	moveq	r1, r3
 8000828:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082c:	d019      	beq.n	8000862 <__aeabi_dmul+0x24a>
 800082e:	ea94 0f0c 	teq	r4, ip
 8000832:	d102      	bne.n	800083a <__aeabi_dmul+0x222>
 8000834:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000838:	d113      	bne.n	8000862 <__aeabi_dmul+0x24a>
 800083a:	ea95 0f0c 	teq	r5, ip
 800083e:	d105      	bne.n	800084c <__aeabi_dmul+0x234>
 8000840:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000844:	bf1c      	itt	ne
 8000846:	4610      	movne	r0, r2
 8000848:	4619      	movne	r1, r3
 800084a:	d10a      	bne.n	8000862 <__aeabi_dmul+0x24a>
 800084c:	ea81 0103 	eor.w	r1, r1, r3
 8000850:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000854:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000858:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800085c:	f04f 0000 	mov.w	r0, #0
 8000860:	bd70      	pop	{r4, r5, r6, pc}
 8000862:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000866:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800086a:	bd70      	pop	{r4, r5, r6, pc}

0800086c <__aeabi_ddiv>:
 800086c:	b570      	push	{r4, r5, r6, lr}
 800086e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000872:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000876:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800087a:	bf1d      	ittte	ne
 800087c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000880:	ea94 0f0c 	teqne	r4, ip
 8000884:	ea95 0f0c 	teqne	r5, ip
 8000888:	f000 f8a7 	bleq	80009da <__aeabi_ddiv+0x16e>
 800088c:	eba4 0405 	sub.w	r4, r4, r5
 8000890:	ea81 0e03 	eor.w	lr, r1, r3
 8000894:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000898:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800089c:	f000 8088 	beq.w	80009b0 <__aeabi_ddiv+0x144>
 80008a0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008a4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008a8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008ac:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008b0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008b4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008b8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008bc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008c0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008c4:	429d      	cmp	r5, r3
 80008c6:	bf08      	it	eq
 80008c8:	4296      	cmpeq	r6, r2
 80008ca:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ce:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008d2:	d202      	bcs.n	80008da <__aeabi_ddiv+0x6e>
 80008d4:	085b      	lsrs	r3, r3, #1
 80008d6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008da:	1ab6      	subs	r6, r6, r2
 80008dc:	eb65 0503 	sbc.w	r5, r5, r3
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ea:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ee:	ebb6 0e02 	subs.w	lr, r6, r2
 80008f2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008f6:	bf22      	ittt	cs
 80008f8:	1ab6      	subcs	r6, r6, r2
 80008fa:	4675      	movcs	r5, lr
 80008fc:	ea40 000c 	orrcs.w	r0, r0, ip
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	ebb6 0e02 	subs.w	lr, r6, r2
 800090a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800090e:	bf22      	ittt	cs
 8000910:	1ab6      	subcs	r6, r6, r2
 8000912:	4675      	movcs	r5, lr
 8000914:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000918:	085b      	lsrs	r3, r3, #1
 800091a:	ea4f 0232 	mov.w	r2, r2, rrx
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000948:	ea55 0e06 	orrs.w	lr, r5, r6
 800094c:	d018      	beq.n	8000980 <__aeabi_ddiv+0x114>
 800094e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000952:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000956:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800095a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800095e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000962:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000966:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800096a:	d1c0      	bne.n	80008ee <__aeabi_ddiv+0x82>
 800096c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000970:	d10b      	bne.n	800098a <__aeabi_ddiv+0x11e>
 8000972:	ea41 0100 	orr.w	r1, r1, r0
 8000976:	f04f 0000 	mov.w	r0, #0
 800097a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800097e:	e7b6      	b.n	80008ee <__aeabi_ddiv+0x82>
 8000980:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000984:	bf04      	itt	eq
 8000986:	4301      	orreq	r1, r0
 8000988:	2000      	moveq	r0, #0
 800098a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800098e:	bf88      	it	hi
 8000990:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000994:	f63f aeaf 	bhi.w	80006f6 <__aeabi_dmul+0xde>
 8000998:	ebb5 0c03 	subs.w	ip, r5, r3
 800099c:	bf04      	itt	eq
 800099e:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009a2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009a6:	f150 0000 	adcs.w	r0, r0, #0
 80009aa:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ae:	bd70      	pop	{r4, r5, r6, pc}
 80009b0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009b4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009b8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009bc:	bfc2      	ittt	gt
 80009be:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009c2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009c6:	bd70      	popgt	{r4, r5, r6, pc}
 80009c8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009cc:	f04f 0e00 	mov.w	lr, #0
 80009d0:	3c01      	subs	r4, #1
 80009d2:	e690      	b.n	80006f6 <__aeabi_dmul+0xde>
 80009d4:	ea45 0e06 	orr.w	lr, r5, r6
 80009d8:	e68d      	b.n	80006f6 <__aeabi_dmul+0xde>
 80009da:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009de:	ea94 0f0c 	teq	r4, ip
 80009e2:	bf08      	it	eq
 80009e4:	ea95 0f0c 	teqeq	r5, ip
 80009e8:	f43f af3b 	beq.w	8000862 <__aeabi_dmul+0x24a>
 80009ec:	ea94 0f0c 	teq	r4, ip
 80009f0:	d10a      	bne.n	8000a08 <__aeabi_ddiv+0x19c>
 80009f2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009f6:	f47f af34 	bne.w	8000862 <__aeabi_dmul+0x24a>
 80009fa:	ea95 0f0c 	teq	r5, ip
 80009fe:	f47f af25 	bne.w	800084c <__aeabi_dmul+0x234>
 8000a02:	4610      	mov	r0, r2
 8000a04:	4619      	mov	r1, r3
 8000a06:	e72c      	b.n	8000862 <__aeabi_dmul+0x24a>
 8000a08:	ea95 0f0c 	teq	r5, ip
 8000a0c:	d106      	bne.n	8000a1c <__aeabi_ddiv+0x1b0>
 8000a0e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a12:	f43f aefd 	beq.w	8000810 <__aeabi_dmul+0x1f8>
 8000a16:	4610      	mov	r0, r2
 8000a18:	4619      	mov	r1, r3
 8000a1a:	e722      	b.n	8000862 <__aeabi_dmul+0x24a>
 8000a1c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a20:	bf18      	it	ne
 8000a22:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a26:	f47f aec5 	bne.w	80007b4 <__aeabi_dmul+0x19c>
 8000a2a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a2e:	f47f af0d 	bne.w	800084c <__aeabi_dmul+0x234>
 8000a32:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a36:	f47f aeeb 	bne.w	8000810 <__aeabi_dmul+0x1f8>
 8000a3a:	e712      	b.n	8000862 <__aeabi_dmul+0x24a>

08000a3c <__gedf2>:
 8000a3c:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 8000a40:	e006      	b.n	8000a50 <__cmpdf2+0x4>
 8000a42:	bf00      	nop

08000a44 <__ledf2>:
 8000a44:	f04f 0c01 	mov.w	ip, #1
 8000a48:	e002      	b.n	8000a50 <__cmpdf2+0x4>
 8000a4a:	bf00      	nop

08000a4c <__cmpdf2>:
 8000a4c:	f04f 0c01 	mov.w	ip, #1
 8000a50:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a54:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a58:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a5c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a60:	bf18      	it	ne
 8000a62:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a66:	d01b      	beq.n	8000aa0 <__cmpdf2+0x54>
 8000a68:	b001      	add	sp, #4
 8000a6a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a6e:	bf0c      	ite	eq
 8000a70:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a74:	ea91 0f03 	teqne	r1, r3
 8000a78:	bf02      	ittt	eq
 8000a7a:	ea90 0f02 	teqeq	r0, r2
 8000a7e:	2000      	moveq	r0, #0
 8000a80:	4770      	bxeq	lr
 8000a82:	f110 0f00 	cmn.w	r0, #0
 8000a86:	ea91 0f03 	teq	r1, r3
 8000a8a:	bf58      	it	pl
 8000a8c:	4299      	cmppl	r1, r3
 8000a8e:	bf08      	it	eq
 8000a90:	4290      	cmpeq	r0, r2
 8000a92:	bf2c      	ite	cs
 8000a94:	17d8      	asrcs	r0, r3, #31
 8000a96:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a9a:	f040 0001 	orr.w	r0, r0, #1
 8000a9e:	4770      	bx	lr
 8000aa0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d102      	bne.n	8000ab0 <__cmpdf2+0x64>
 8000aaa:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000aae:	d107      	bne.n	8000ac0 <__cmpdf2+0x74>
 8000ab0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ab4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ab8:	d1d6      	bne.n	8000a68 <__cmpdf2+0x1c>
 8000aba:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000abe:	d0d3      	beq.n	8000a68 <__cmpdf2+0x1c>
 8000ac0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ac4:	4770      	bx	lr
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdrcmple>:
 8000ac8:	4684      	mov	ip, r0
 8000aca:	4610      	mov	r0, r2
 8000acc:	4662      	mov	r2, ip
 8000ace:	468c      	mov	ip, r1
 8000ad0:	4619      	mov	r1, r3
 8000ad2:	4663      	mov	r3, ip
 8000ad4:	e000      	b.n	8000ad8 <__aeabi_cdcmpeq>
 8000ad6:	bf00      	nop

08000ad8 <__aeabi_cdcmpeq>:
 8000ad8:	b501      	push	{r0, lr}
 8000ada:	f7ff ffb7 	bl	8000a4c <__cmpdf2>
 8000ade:	2800      	cmp	r0, #0
 8000ae0:	bf48      	it	mi
 8000ae2:	f110 0f00 	cmnmi.w	r0, #0
 8000ae6:	bd01      	pop	{r0, pc}

08000ae8 <__aeabi_dcmpeq>:
 8000ae8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aec:	f7ff fff4 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000af0:	bf0c      	ite	eq
 8000af2:	2001      	moveq	r0, #1
 8000af4:	2000      	movne	r0, #0
 8000af6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afa:	bf00      	nop

08000afc <__aeabi_dcmplt>:
 8000afc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b00:	f7ff ffea 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000b04:	bf34      	ite	cc
 8000b06:	2001      	movcc	r0, #1
 8000b08:	2000      	movcs	r0, #0
 8000b0a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0e:	bf00      	nop

08000b10 <__aeabi_dcmple>:
 8000b10:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b14:	f7ff ffe0 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000b18:	bf94      	ite	ls
 8000b1a:	2001      	movls	r0, #1
 8000b1c:	2000      	movhi	r0, #0
 8000b1e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b22:	bf00      	nop

08000b24 <__aeabi_dcmpge>:
 8000b24:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b28:	f7ff ffce 	bl	8000ac8 <__aeabi_cdrcmple>
 8000b2c:	bf94      	ite	ls
 8000b2e:	2001      	movls	r0, #1
 8000b30:	2000      	movhi	r0, #0
 8000b32:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b36:	bf00      	nop

08000b38 <__aeabi_dcmpgt>:
 8000b38:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b3c:	f7ff ffc4 	bl	8000ac8 <__aeabi_cdrcmple>
 8000b40:	bf34      	ite	cc
 8000b42:	2001      	movcc	r0, #1
 8000b44:	2000      	movcs	r0, #0
 8000b46:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b4a:	bf00      	nop

08000b4c <__aeabi_dcmpun>:
 8000b4c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x10>
 8000b56:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b5a:	d10a      	bne.n	8000b72 <__aeabi_dcmpun+0x26>
 8000b5c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b60:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b64:	d102      	bne.n	8000b6c <__aeabi_dcmpun+0x20>
 8000b66:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b6a:	d102      	bne.n	8000b72 <__aeabi_dcmpun+0x26>
 8000b6c:	f04f 0000 	mov.w	r0, #0
 8000b70:	4770      	bx	lr
 8000b72:	f04f 0001 	mov.w	r0, #1
 8000b76:	4770      	bx	lr

08000b78 <__aeabi_d2iz>:
 8000b78:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b7c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b80:	d215      	bcs.n	8000bae <__aeabi_d2iz+0x36>
 8000b82:	d511      	bpl.n	8000ba8 <__aeabi_d2iz+0x30>
 8000b84:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b88:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b8c:	d912      	bls.n	8000bb4 <__aeabi_d2iz+0x3c>
 8000b8e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b92:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b96:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b9a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b9e:	fa23 f002 	lsr.w	r0, r3, r2
 8000ba2:	bf18      	it	ne
 8000ba4:	4240      	negne	r0, r0
 8000ba6:	4770      	bx	lr
 8000ba8:	f04f 0000 	mov.w	r0, #0
 8000bac:	4770      	bx	lr
 8000bae:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bb2:	d105      	bne.n	8000bc0 <__aeabi_d2iz+0x48>
 8000bb4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000bb8:	bf08      	it	eq
 8000bba:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bbe:	4770      	bx	lr
 8000bc0:	f04f 0000 	mov.w	r0, #0
 8000bc4:	4770      	bx	lr
 8000bc6:	bf00      	nop

08000bc8 <__aeabi_d2f>:
 8000bc8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bcc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000bd0:	bf24      	itt	cs
 8000bd2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bd6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bda:	d90d      	bls.n	8000bf8 <__aeabi_d2f+0x30>
 8000bdc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000be0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000be4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000be8:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000bec:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000bf0:	bf08      	it	eq
 8000bf2:	f020 0001 	biceq.w	r0, r0, #1
 8000bf6:	4770      	bx	lr
 8000bf8:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000bfc:	d121      	bne.n	8000c42 <__aeabi_d2f+0x7a>
 8000bfe:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c02:	bfbc      	itt	lt
 8000c04:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c08:	4770      	bxlt	lr
 8000c0a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c0e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c12:	f1c2 0218 	rsb	r2, r2, #24
 8000c16:	f1c2 0c20 	rsb	ip, r2, #32
 8000c1a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c1e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c22:	bf18      	it	ne
 8000c24:	f040 0001 	orrne.w	r0, r0, #1
 8000c28:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c2c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c30:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c34:	ea40 000c 	orr.w	r0, r0, ip
 8000c38:	fa23 f302 	lsr.w	r3, r3, r2
 8000c3c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c40:	e7cc      	b.n	8000bdc <__aeabi_d2f+0x14>
 8000c42:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c46:	d107      	bne.n	8000c58 <__aeabi_d2f+0x90>
 8000c48:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c4c:	bf1e      	ittt	ne
 8000c4e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c52:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c56:	4770      	bxne	lr
 8000c58:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c5c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c60:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c64:	4770      	bx	lr
 8000c66:	bf00      	nop

08000c68 <__aeabi_uldivmod>:
 8000c68:	b953      	cbnz	r3, 8000c80 <__aeabi_uldivmod+0x18>
 8000c6a:	b94a      	cbnz	r2, 8000c80 <__aeabi_uldivmod+0x18>
 8000c6c:	2900      	cmp	r1, #0
 8000c6e:	bf08      	it	eq
 8000c70:	2800      	cmpeq	r0, #0
 8000c72:	bf1c      	itt	ne
 8000c74:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 8000c78:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000c7c:	f000 b974 	b.w	8000f68 <__aeabi_idiv0>
 8000c80:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c84:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c88:	f000 f806 	bl	8000c98 <__udivmoddi4>
 8000c8c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c90:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c94:	b004      	add	sp, #16
 8000c96:	4770      	bx	lr

08000c98 <__udivmoddi4>:
 8000c98:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c9c:	9d08      	ldr	r5, [sp, #32]
 8000c9e:	4604      	mov	r4, r0
 8000ca0:	468e      	mov	lr, r1
 8000ca2:	2b00      	cmp	r3, #0
 8000ca4:	d14d      	bne.n	8000d42 <__udivmoddi4+0xaa>
 8000ca6:	428a      	cmp	r2, r1
 8000ca8:	4694      	mov	ip, r2
 8000caa:	d969      	bls.n	8000d80 <__udivmoddi4+0xe8>
 8000cac:	fab2 f282 	clz	r2, r2
 8000cb0:	b152      	cbz	r2, 8000cc8 <__udivmoddi4+0x30>
 8000cb2:	fa01 f302 	lsl.w	r3, r1, r2
 8000cb6:	f1c2 0120 	rsb	r1, r2, #32
 8000cba:	fa20 f101 	lsr.w	r1, r0, r1
 8000cbe:	fa0c fc02 	lsl.w	ip, ip, r2
 8000cc2:	ea41 0e03 	orr.w	lr, r1, r3
 8000cc6:	4094      	lsls	r4, r2
 8000cc8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000ccc:	0c21      	lsrs	r1, r4, #16
 8000cce:	fbbe f6f8 	udiv	r6, lr, r8
 8000cd2:	fa1f f78c 	uxth.w	r7, ip
 8000cd6:	fb08 e316 	mls	r3, r8, r6, lr
 8000cda:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000cde:	fb06 f107 	mul.w	r1, r6, r7
 8000ce2:	4299      	cmp	r1, r3
 8000ce4:	d90a      	bls.n	8000cfc <__udivmoddi4+0x64>
 8000ce6:	eb1c 0303 	adds.w	r3, ip, r3
 8000cea:	f106 30ff 	add.w	r0, r6, #4294967295	; 0xffffffff
 8000cee:	f080 811f 	bcs.w	8000f30 <__udivmoddi4+0x298>
 8000cf2:	4299      	cmp	r1, r3
 8000cf4:	f240 811c 	bls.w	8000f30 <__udivmoddi4+0x298>
 8000cf8:	3e02      	subs	r6, #2
 8000cfa:	4463      	add	r3, ip
 8000cfc:	1a5b      	subs	r3, r3, r1
 8000cfe:	b2a4      	uxth	r4, r4
 8000d00:	fbb3 f0f8 	udiv	r0, r3, r8
 8000d04:	fb08 3310 	mls	r3, r8, r0, r3
 8000d08:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000d0c:	fb00 f707 	mul.w	r7, r0, r7
 8000d10:	42a7      	cmp	r7, r4
 8000d12:	d90a      	bls.n	8000d2a <__udivmoddi4+0x92>
 8000d14:	eb1c 0404 	adds.w	r4, ip, r4
 8000d18:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000d1c:	f080 810a 	bcs.w	8000f34 <__udivmoddi4+0x29c>
 8000d20:	42a7      	cmp	r7, r4
 8000d22:	f240 8107 	bls.w	8000f34 <__udivmoddi4+0x29c>
 8000d26:	4464      	add	r4, ip
 8000d28:	3802      	subs	r0, #2
 8000d2a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000d2e:	1be4      	subs	r4, r4, r7
 8000d30:	2600      	movs	r6, #0
 8000d32:	b11d      	cbz	r5, 8000d3c <__udivmoddi4+0xa4>
 8000d34:	40d4      	lsrs	r4, r2
 8000d36:	2300      	movs	r3, #0
 8000d38:	e9c5 4300 	strd	r4, r3, [r5]
 8000d3c:	4631      	mov	r1, r6
 8000d3e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d42:	428b      	cmp	r3, r1
 8000d44:	d909      	bls.n	8000d5a <__udivmoddi4+0xc2>
 8000d46:	2d00      	cmp	r5, #0
 8000d48:	f000 80ef 	beq.w	8000f2a <__udivmoddi4+0x292>
 8000d4c:	2600      	movs	r6, #0
 8000d4e:	e9c5 0100 	strd	r0, r1, [r5]
 8000d52:	4630      	mov	r0, r6
 8000d54:	4631      	mov	r1, r6
 8000d56:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d5a:	fab3 f683 	clz	r6, r3
 8000d5e:	2e00      	cmp	r6, #0
 8000d60:	d14a      	bne.n	8000df8 <__udivmoddi4+0x160>
 8000d62:	428b      	cmp	r3, r1
 8000d64:	d302      	bcc.n	8000d6c <__udivmoddi4+0xd4>
 8000d66:	4282      	cmp	r2, r0
 8000d68:	f200 80f9 	bhi.w	8000f5e <__udivmoddi4+0x2c6>
 8000d6c:	1a84      	subs	r4, r0, r2
 8000d6e:	eb61 0303 	sbc.w	r3, r1, r3
 8000d72:	2001      	movs	r0, #1
 8000d74:	469e      	mov	lr, r3
 8000d76:	2d00      	cmp	r5, #0
 8000d78:	d0e0      	beq.n	8000d3c <__udivmoddi4+0xa4>
 8000d7a:	e9c5 4e00 	strd	r4, lr, [r5]
 8000d7e:	e7dd      	b.n	8000d3c <__udivmoddi4+0xa4>
 8000d80:	b902      	cbnz	r2, 8000d84 <__udivmoddi4+0xec>
 8000d82:	deff      	udf	#255	; 0xff
 8000d84:	fab2 f282 	clz	r2, r2
 8000d88:	2a00      	cmp	r2, #0
 8000d8a:	f040 8092 	bne.w	8000eb2 <__udivmoddi4+0x21a>
 8000d8e:	eba1 010c 	sub.w	r1, r1, ip
 8000d92:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000d96:	fa1f fe8c 	uxth.w	lr, ip
 8000d9a:	2601      	movs	r6, #1
 8000d9c:	0c20      	lsrs	r0, r4, #16
 8000d9e:	fbb1 f3f7 	udiv	r3, r1, r7
 8000da2:	fb07 1113 	mls	r1, r7, r3, r1
 8000da6:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000daa:	fb0e f003 	mul.w	r0, lr, r3
 8000dae:	4288      	cmp	r0, r1
 8000db0:	d908      	bls.n	8000dc4 <__udivmoddi4+0x12c>
 8000db2:	eb1c 0101 	adds.w	r1, ip, r1
 8000db6:	f103 38ff 	add.w	r8, r3, #4294967295	; 0xffffffff
 8000dba:	d202      	bcs.n	8000dc2 <__udivmoddi4+0x12a>
 8000dbc:	4288      	cmp	r0, r1
 8000dbe:	f200 80cb 	bhi.w	8000f58 <__udivmoddi4+0x2c0>
 8000dc2:	4643      	mov	r3, r8
 8000dc4:	1a09      	subs	r1, r1, r0
 8000dc6:	b2a4      	uxth	r4, r4
 8000dc8:	fbb1 f0f7 	udiv	r0, r1, r7
 8000dcc:	fb07 1110 	mls	r1, r7, r0, r1
 8000dd0:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000dd4:	fb0e fe00 	mul.w	lr, lr, r0
 8000dd8:	45a6      	cmp	lr, r4
 8000dda:	d908      	bls.n	8000dee <__udivmoddi4+0x156>
 8000ddc:	eb1c 0404 	adds.w	r4, ip, r4
 8000de0:	f100 31ff 	add.w	r1, r0, #4294967295	; 0xffffffff
 8000de4:	d202      	bcs.n	8000dec <__udivmoddi4+0x154>
 8000de6:	45a6      	cmp	lr, r4
 8000de8:	f200 80bb 	bhi.w	8000f62 <__udivmoddi4+0x2ca>
 8000dec:	4608      	mov	r0, r1
 8000dee:	eba4 040e 	sub.w	r4, r4, lr
 8000df2:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000df6:	e79c      	b.n	8000d32 <__udivmoddi4+0x9a>
 8000df8:	f1c6 0720 	rsb	r7, r6, #32
 8000dfc:	40b3      	lsls	r3, r6
 8000dfe:	fa22 fc07 	lsr.w	ip, r2, r7
 8000e02:	ea4c 0c03 	orr.w	ip, ip, r3
 8000e06:	fa20 f407 	lsr.w	r4, r0, r7
 8000e0a:	fa01 f306 	lsl.w	r3, r1, r6
 8000e0e:	431c      	orrs	r4, r3
 8000e10:	40f9      	lsrs	r1, r7
 8000e12:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000e16:	fa00 f306 	lsl.w	r3, r0, r6
 8000e1a:	fbb1 f8f9 	udiv	r8, r1, r9
 8000e1e:	0c20      	lsrs	r0, r4, #16
 8000e20:	fa1f fe8c 	uxth.w	lr, ip
 8000e24:	fb09 1118 	mls	r1, r9, r8, r1
 8000e28:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000e2c:	fb08 f00e 	mul.w	r0, r8, lr
 8000e30:	4288      	cmp	r0, r1
 8000e32:	fa02 f206 	lsl.w	r2, r2, r6
 8000e36:	d90b      	bls.n	8000e50 <__udivmoddi4+0x1b8>
 8000e38:	eb1c 0101 	adds.w	r1, ip, r1
 8000e3c:	f108 3aff 	add.w	sl, r8, #4294967295	; 0xffffffff
 8000e40:	f080 8088 	bcs.w	8000f54 <__udivmoddi4+0x2bc>
 8000e44:	4288      	cmp	r0, r1
 8000e46:	f240 8085 	bls.w	8000f54 <__udivmoddi4+0x2bc>
 8000e4a:	f1a8 0802 	sub.w	r8, r8, #2
 8000e4e:	4461      	add	r1, ip
 8000e50:	1a09      	subs	r1, r1, r0
 8000e52:	b2a4      	uxth	r4, r4
 8000e54:	fbb1 f0f9 	udiv	r0, r1, r9
 8000e58:	fb09 1110 	mls	r1, r9, r0, r1
 8000e5c:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000e60:	fb00 fe0e 	mul.w	lr, r0, lr
 8000e64:	458e      	cmp	lr, r1
 8000e66:	d908      	bls.n	8000e7a <__udivmoddi4+0x1e2>
 8000e68:	eb1c 0101 	adds.w	r1, ip, r1
 8000e6c:	f100 34ff 	add.w	r4, r0, #4294967295	; 0xffffffff
 8000e70:	d26c      	bcs.n	8000f4c <__udivmoddi4+0x2b4>
 8000e72:	458e      	cmp	lr, r1
 8000e74:	d96a      	bls.n	8000f4c <__udivmoddi4+0x2b4>
 8000e76:	3802      	subs	r0, #2
 8000e78:	4461      	add	r1, ip
 8000e7a:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000e7e:	fba0 9402 	umull	r9, r4, r0, r2
 8000e82:	eba1 010e 	sub.w	r1, r1, lr
 8000e86:	42a1      	cmp	r1, r4
 8000e88:	46c8      	mov	r8, r9
 8000e8a:	46a6      	mov	lr, r4
 8000e8c:	d356      	bcc.n	8000f3c <__udivmoddi4+0x2a4>
 8000e8e:	d053      	beq.n	8000f38 <__udivmoddi4+0x2a0>
 8000e90:	b15d      	cbz	r5, 8000eaa <__udivmoddi4+0x212>
 8000e92:	ebb3 0208 	subs.w	r2, r3, r8
 8000e96:	eb61 010e 	sbc.w	r1, r1, lr
 8000e9a:	fa01 f707 	lsl.w	r7, r1, r7
 8000e9e:	fa22 f306 	lsr.w	r3, r2, r6
 8000ea2:	40f1      	lsrs	r1, r6
 8000ea4:	431f      	orrs	r7, r3
 8000ea6:	e9c5 7100 	strd	r7, r1, [r5]
 8000eaa:	2600      	movs	r6, #0
 8000eac:	4631      	mov	r1, r6
 8000eae:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000eb2:	f1c2 0320 	rsb	r3, r2, #32
 8000eb6:	40d8      	lsrs	r0, r3
 8000eb8:	fa0c fc02 	lsl.w	ip, ip, r2
 8000ebc:	fa21 f303 	lsr.w	r3, r1, r3
 8000ec0:	4091      	lsls	r1, r2
 8000ec2:	4301      	orrs	r1, r0
 8000ec4:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000ec8:	fa1f fe8c 	uxth.w	lr, ip
 8000ecc:	fbb3 f0f7 	udiv	r0, r3, r7
 8000ed0:	fb07 3610 	mls	r6, r7, r0, r3
 8000ed4:	0c0b      	lsrs	r3, r1, #16
 8000ed6:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000eda:	fb00 f60e 	mul.w	r6, r0, lr
 8000ede:	429e      	cmp	r6, r3
 8000ee0:	fa04 f402 	lsl.w	r4, r4, r2
 8000ee4:	d908      	bls.n	8000ef8 <__udivmoddi4+0x260>
 8000ee6:	eb1c 0303 	adds.w	r3, ip, r3
 8000eea:	f100 38ff 	add.w	r8, r0, #4294967295	; 0xffffffff
 8000eee:	d22f      	bcs.n	8000f50 <__udivmoddi4+0x2b8>
 8000ef0:	429e      	cmp	r6, r3
 8000ef2:	d92d      	bls.n	8000f50 <__udivmoddi4+0x2b8>
 8000ef4:	3802      	subs	r0, #2
 8000ef6:	4463      	add	r3, ip
 8000ef8:	1b9b      	subs	r3, r3, r6
 8000efa:	b289      	uxth	r1, r1
 8000efc:	fbb3 f6f7 	udiv	r6, r3, r7
 8000f00:	fb07 3316 	mls	r3, r7, r6, r3
 8000f04:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f08:	fb06 f30e 	mul.w	r3, r6, lr
 8000f0c:	428b      	cmp	r3, r1
 8000f0e:	d908      	bls.n	8000f22 <__udivmoddi4+0x28a>
 8000f10:	eb1c 0101 	adds.w	r1, ip, r1
 8000f14:	f106 38ff 	add.w	r8, r6, #4294967295	; 0xffffffff
 8000f18:	d216      	bcs.n	8000f48 <__udivmoddi4+0x2b0>
 8000f1a:	428b      	cmp	r3, r1
 8000f1c:	d914      	bls.n	8000f48 <__udivmoddi4+0x2b0>
 8000f1e:	3e02      	subs	r6, #2
 8000f20:	4461      	add	r1, ip
 8000f22:	1ac9      	subs	r1, r1, r3
 8000f24:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000f28:	e738      	b.n	8000d9c <__udivmoddi4+0x104>
 8000f2a:	462e      	mov	r6, r5
 8000f2c:	4628      	mov	r0, r5
 8000f2e:	e705      	b.n	8000d3c <__udivmoddi4+0xa4>
 8000f30:	4606      	mov	r6, r0
 8000f32:	e6e3      	b.n	8000cfc <__udivmoddi4+0x64>
 8000f34:	4618      	mov	r0, r3
 8000f36:	e6f8      	b.n	8000d2a <__udivmoddi4+0x92>
 8000f38:	454b      	cmp	r3, r9
 8000f3a:	d2a9      	bcs.n	8000e90 <__udivmoddi4+0x1f8>
 8000f3c:	ebb9 0802 	subs.w	r8, r9, r2
 8000f40:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000f44:	3801      	subs	r0, #1
 8000f46:	e7a3      	b.n	8000e90 <__udivmoddi4+0x1f8>
 8000f48:	4646      	mov	r6, r8
 8000f4a:	e7ea      	b.n	8000f22 <__udivmoddi4+0x28a>
 8000f4c:	4620      	mov	r0, r4
 8000f4e:	e794      	b.n	8000e7a <__udivmoddi4+0x1e2>
 8000f50:	4640      	mov	r0, r8
 8000f52:	e7d1      	b.n	8000ef8 <__udivmoddi4+0x260>
 8000f54:	46d0      	mov	r8, sl
 8000f56:	e77b      	b.n	8000e50 <__udivmoddi4+0x1b8>
 8000f58:	3b02      	subs	r3, #2
 8000f5a:	4461      	add	r1, ip
 8000f5c:	e732      	b.n	8000dc4 <__udivmoddi4+0x12c>
 8000f5e:	4630      	mov	r0, r6
 8000f60:	e709      	b.n	8000d76 <__udivmoddi4+0xde>
 8000f62:	4464      	add	r4, ip
 8000f64:	3802      	subs	r0, #2
 8000f66:	e742      	b.n	8000dee <__udivmoddi4+0x156>

08000f68 <__aeabi_idiv0>:
 8000f68:	4770      	bx	lr
 8000f6a:	bf00      	nop
 8000f6c:	0000      	movs	r0, r0
	...

08000f70 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000f70:	b580      	push	{r7, lr}
 8000f72:	b086      	sub	sp, #24
 8000f74:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000f76:	f000 fbaf 	bl	80016d8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000f7a:	f000 f951 	bl	8001220 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000f7e:	f000 f9ef 	bl	8001360 <MX_GPIO_Init>
  MX_I2C2_Init();
 8000f82:	f000 f9ad 	bl	80012e0 <MX_I2C2_Init>
  /* USER CODE BEGIN 2 */
  lcd_init();
 8000f86:	f000 f8c8 	bl	800111a <lcd_init>
  lcd_backlight(1); // Turn on backlight
 8000f8a:	2001      	movs	r0, #1
 8000f8c:	f000 f930 	bl	80011f0 <lcd_backlight>

  char *text = "EmbeddedThere";
 8000f90:	4b1f      	ldr	r3, [pc, #124]	; (8001010 <main+0xa0>)
 8000f92:	613b      	str	r3, [r7, #16]
  char int_to_str[10];
  float count=18.1;
 8000f94:	4b1f      	ldr	r3, [pc, #124]	; (8001014 <main+0xa4>)
 8000f96:	617b      	str	r3, [r7, #20]
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    /* USER CODE END WHILE */
	  sprintf(int_to_str, "%.2f", count);
 8000f98:	6978      	ldr	r0, [r7, #20]
 8000f9a:	f7ff fae5 	bl	8000568 <__aeabi_f2d>
 8000f9e:	4602      	mov	r2, r0
 8000fa0:	460b      	mov	r3, r1
 8000fa2:	1d38      	adds	r0, r7, #4
 8000fa4:	491c      	ldr	r1, [pc, #112]	; (8001018 <main+0xa8>)
 8000fa6:	f002 fc65 	bl	8003874 <siprintf>
	  lcd_clear();
 8000faa:	f000 f916 	bl	80011da <lcd_clear>
	  lcd_set_cursor(0, 0);
 8000fae:	2100      	movs	r1, #0
 8000fb0:	2000      	movs	r0, #0
 8000fb2:	f000 f8ed 	bl	8001190 <lcd_set_cursor>
	  lcd_write_string(text);
 8000fb6:	6938      	ldr	r0, [r7, #16]
 8000fb8:	f000 f8d5 	bl	8001166 <lcd_write_string>
	  lcd_set_cursor(1, 0);
 8000fbc:	2100      	movs	r1, #0
 8000fbe:	2001      	movs	r0, #1
 8000fc0:	f000 f8e6 	bl	8001190 <lcd_set_cursor>
	  lcd_write_string(int_to_str);
 8000fc4:	1d3b      	adds	r3, r7, #4
 8000fc6:	4618      	mov	r0, r3
 8000fc8:	f000 f8cd 	bl	8001166 <lcd_write_string>
	  count=count+0.02;
 8000fcc:	6978      	ldr	r0, [r7, #20]
 8000fce:	f7ff facb 	bl	8000568 <__aeabi_f2d>
 8000fd2:	a30d      	add	r3, pc, #52	; (adr r3, 8001008 <main+0x98>)
 8000fd4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000fd8:	f7ff f968 	bl	80002ac <__adddf3>
 8000fdc:	4602      	mov	r2, r0
 8000fde:	460b      	mov	r3, r1
 8000fe0:	4610      	mov	r0, r2
 8000fe2:	4619      	mov	r1, r3
 8000fe4:	f7ff fdf0 	bl	8000bc8 <__aeabi_d2f>
 8000fe8:	4603      	mov	r3, r0
 8000fea:	617b      	str	r3, [r7, #20]
	  memset(int_to_str, 0, sizeof(int_to_str));
 8000fec:	1d3b      	adds	r3, r7, #4
 8000fee:	220a      	movs	r2, #10
 8000ff0:	2100      	movs	r1, #0
 8000ff2:	4618      	mov	r0, r3
 8000ff4:	f001 ffcc 	bl	8002f90 <memset>
	  HAL_Delay(400);
 8000ff8:	f44f 70c8 	mov.w	r0, #400	; 0x190
 8000ffc:	f000 fbde 	bl	80017bc <HAL_Delay>
	  sprintf(int_to_str, "%.2f", count);
 8001000:	e7ca      	b.n	8000f98 <main+0x28>
 8001002:	bf00      	nop
 8001004:	f3af 8000 	nop.w
 8001008:	47ae147b 	.word	0x47ae147b
 800100c:	3f947ae1 	.word	0x3f947ae1
 8001010:	08005d80 	.word	0x08005d80
 8001014:	4190cccd 	.word	0x4190cccd
 8001018:	08005d90 	.word	0x08005d90

0800101c <lcd_write_nibble>:
  * @brief System Clock Configuration
  * @retval None
  */

//*********************************************************************************************
void lcd_write_nibble(uint8_t nibble, uint8_t rs) {
 800101c:	b580      	push	{r7, lr}
 800101e:	b086      	sub	sp, #24
 8001020:	af02      	add	r7, sp, #8
 8001022:	4603      	mov	r3, r0
 8001024:	460a      	mov	r2, r1
 8001026:	71fb      	strb	r3, [r7, #7]
 8001028:	4613      	mov	r3, r2
 800102a:	71bb      	strb	r3, [r7, #6]
  uint8_t data = nibble << D4_BIT;
 800102c:	79fb      	ldrb	r3, [r7, #7]
 800102e:	011b      	lsls	r3, r3, #4
 8001030:	b2db      	uxtb	r3, r3
 8001032:	73fb      	strb	r3, [r7, #15]
  data |= rs << RS_BIT;
 8001034:	7bfa      	ldrb	r2, [r7, #15]
 8001036:	79bb      	ldrb	r3, [r7, #6]
 8001038:	4313      	orrs	r3, r2
 800103a:	b2db      	uxtb	r3, r3
 800103c:	73fb      	strb	r3, [r7, #15]
  data |= backlight_state << BL_BIT; // Include backlight state in data
 800103e:	4b16      	ldr	r3, [pc, #88]	; (8001098 <lcd_write_nibble+0x7c>)
 8001040:	781b      	ldrb	r3, [r3, #0]
 8001042:	00db      	lsls	r3, r3, #3
 8001044:	b25a      	sxtb	r2, r3
 8001046:	7bfb      	ldrb	r3, [r7, #15]
 8001048:	b25b      	sxtb	r3, r3
 800104a:	4313      	orrs	r3, r2
 800104c:	b25b      	sxtb	r3, r3
 800104e:	b2db      	uxtb	r3, r3
 8001050:	73fb      	strb	r3, [r7, #15]
  data |= 1 << EN_BIT;
 8001052:	7bfb      	ldrb	r3, [r7, #15]
 8001054:	f043 0304 	orr.w	r3, r3, #4
 8001058:	b2db      	uxtb	r3, r3
 800105a:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_Master_Transmit(&hi2c2, I2C_ADDR << 1, &data, 1, 100);
 800105c:	f107 020f 	add.w	r2, r7, #15
 8001060:	2364      	movs	r3, #100	; 0x64
 8001062:	9300      	str	r3, [sp, #0]
 8001064:	2301      	movs	r3, #1
 8001066:	214e      	movs	r1, #78	; 0x4e
 8001068:	480c      	ldr	r0, [pc, #48]	; (800109c <lcd_write_nibble+0x80>)
 800106a:	f000 ffa1 	bl	8001fb0 <HAL_I2C_Master_Transmit>
  HAL_Delay(1);
 800106e:	2001      	movs	r0, #1
 8001070:	f000 fba4 	bl	80017bc <HAL_Delay>
  data &= ~(1 << EN_BIT);
 8001074:	7bfb      	ldrb	r3, [r7, #15]
 8001076:	f023 0304 	bic.w	r3, r3, #4
 800107a:	b2db      	uxtb	r3, r3
 800107c:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_Master_Transmit(&hi2c2, I2C_ADDR << 1, &data, 1, 100);
 800107e:	f107 020f 	add.w	r2, r7, #15
 8001082:	2364      	movs	r3, #100	; 0x64
 8001084:	9300      	str	r3, [sp, #0]
 8001086:	2301      	movs	r3, #1
 8001088:	214e      	movs	r1, #78	; 0x4e
 800108a:	4804      	ldr	r0, [pc, #16]	; (800109c <lcd_write_nibble+0x80>)
 800108c:	f000 ff90 	bl	8001fb0 <HAL_I2C_Master_Transmit>
}
 8001090:	bf00      	nop
 8001092:	3710      	adds	r7, #16
 8001094:	46bd      	mov	sp, r7
 8001096:	bd80      	pop	{r7, pc}
 8001098:	20000000 	.word	0x20000000
 800109c:	200001fc 	.word	0x200001fc

080010a0 <lcd_send_cmd>:

void lcd_send_cmd(uint8_t cmd) {
 80010a0:	b580      	push	{r7, lr}
 80010a2:	b084      	sub	sp, #16
 80010a4:	af00      	add	r7, sp, #0
 80010a6:	4603      	mov	r3, r0
 80010a8:	71fb      	strb	r3, [r7, #7]
  uint8_t upper_nibble = cmd >> 4;
 80010aa:	79fb      	ldrb	r3, [r7, #7]
 80010ac:	091b      	lsrs	r3, r3, #4
 80010ae:	73fb      	strb	r3, [r7, #15]
  uint8_t lower_nibble = cmd & 0x0F;
 80010b0:	79fb      	ldrb	r3, [r7, #7]
 80010b2:	f003 030f 	and.w	r3, r3, #15
 80010b6:	73bb      	strb	r3, [r7, #14]
  lcd_write_nibble(upper_nibble, 0);
 80010b8:	7bfb      	ldrb	r3, [r7, #15]
 80010ba:	2100      	movs	r1, #0
 80010bc:	4618      	mov	r0, r3
 80010be:	f7ff ffad 	bl	800101c <lcd_write_nibble>
  lcd_write_nibble(lower_nibble, 0);
 80010c2:	7bbb      	ldrb	r3, [r7, #14]
 80010c4:	2100      	movs	r1, #0
 80010c6:	4618      	mov	r0, r3
 80010c8:	f7ff ffa8 	bl	800101c <lcd_write_nibble>
  if (cmd == 0x01 || cmd == 0x02) {
 80010cc:	79fb      	ldrb	r3, [r7, #7]
 80010ce:	2b01      	cmp	r3, #1
 80010d0:	d002      	beq.n	80010d8 <lcd_send_cmd+0x38>
 80010d2:	79fb      	ldrb	r3, [r7, #7]
 80010d4:	2b02      	cmp	r3, #2
 80010d6:	d102      	bne.n	80010de <lcd_send_cmd+0x3e>
    HAL_Delay(2);
 80010d8:	2002      	movs	r0, #2
 80010da:	f000 fb6f 	bl	80017bc <HAL_Delay>
  }
}
 80010de:	bf00      	nop
 80010e0:	3710      	adds	r7, #16
 80010e2:	46bd      	mov	sp, r7
 80010e4:	bd80      	pop	{r7, pc}

080010e6 <lcd_send_data>:

void lcd_send_data(uint8_t data) {
 80010e6:	b580      	push	{r7, lr}
 80010e8:	b084      	sub	sp, #16
 80010ea:	af00      	add	r7, sp, #0
 80010ec:	4603      	mov	r3, r0
 80010ee:	71fb      	strb	r3, [r7, #7]
  uint8_t upper_nibble = data >> 4;
 80010f0:	79fb      	ldrb	r3, [r7, #7]
 80010f2:	091b      	lsrs	r3, r3, #4
 80010f4:	73fb      	strb	r3, [r7, #15]
  uint8_t lower_nibble = data & 0x0F;
 80010f6:	79fb      	ldrb	r3, [r7, #7]
 80010f8:	f003 030f 	and.w	r3, r3, #15
 80010fc:	73bb      	strb	r3, [r7, #14]
  lcd_write_nibble(upper_nibble, 1);
 80010fe:	7bfb      	ldrb	r3, [r7, #15]
 8001100:	2101      	movs	r1, #1
 8001102:	4618      	mov	r0, r3
 8001104:	f7ff ff8a 	bl	800101c <lcd_write_nibble>
  lcd_write_nibble(lower_nibble, 1);
 8001108:	7bbb      	ldrb	r3, [r7, #14]
 800110a:	2101      	movs	r1, #1
 800110c:	4618      	mov	r0, r3
 800110e:	f7ff ff85 	bl	800101c <lcd_write_nibble>
}
 8001112:	bf00      	nop
 8001114:	3710      	adds	r7, #16
 8001116:	46bd      	mov	sp, r7
 8001118:	bd80      	pop	{r7, pc}

0800111a <lcd_init>:

void lcd_init() {
 800111a:	b580      	push	{r7, lr}
 800111c:	af00      	add	r7, sp, #0
  HAL_Delay(50);
 800111e:	2032      	movs	r0, #50	; 0x32
 8001120:	f000 fb4c 	bl	80017bc <HAL_Delay>
  lcd_write_nibble(0x03, 0);
 8001124:	2100      	movs	r1, #0
 8001126:	2003      	movs	r0, #3
 8001128:	f7ff ff78 	bl	800101c <lcd_write_nibble>
  HAL_Delay(5);
 800112c:	2005      	movs	r0, #5
 800112e:	f000 fb45 	bl	80017bc <HAL_Delay>
  lcd_write_nibble(0x03, 0);
 8001132:	2100      	movs	r1, #0
 8001134:	2003      	movs	r0, #3
 8001136:	f7ff ff71 	bl	800101c <lcd_write_nibble>
  HAL_Delay(1);
 800113a:	2001      	movs	r0, #1
 800113c:	f000 fb3e 	bl	80017bc <HAL_Delay>
  lcd_write_nibble(0x03, 0);
 8001140:	2100      	movs	r1, #0
 8001142:	2003      	movs	r0, #3
 8001144:	f7ff ff6a 	bl	800101c <lcd_write_nibble>
  HAL_Delay(1);
 8001148:	2001      	movs	r0, #1
 800114a:	f000 fb37 	bl	80017bc <HAL_Delay>
  lcd_write_nibble(0x02, 0);
 800114e:	2100      	movs	r1, #0
 8001150:	2002      	movs	r0, #2
 8001152:	f7ff ff63 	bl	800101c <lcd_write_nibble>
  //lcd_send_cmd(0x28);
  //lcd_send_cmd(0x0C);
  //lcd_send_cmd(0x06);
  lcd_send_cmd(0x01);
 8001156:	2001      	movs	r0, #1
 8001158:	f7ff ffa2 	bl	80010a0 <lcd_send_cmd>
  HAL_Delay(2);
 800115c:	2002      	movs	r0, #2
 800115e:	f000 fb2d 	bl	80017bc <HAL_Delay>
}
 8001162:	bf00      	nop
 8001164:	bd80      	pop	{r7, pc}

08001166 <lcd_write_string>:

void lcd_write_string(char *str) {
 8001166:	b580      	push	{r7, lr}
 8001168:	b082      	sub	sp, #8
 800116a:	af00      	add	r7, sp, #0
 800116c:	6078      	str	r0, [r7, #4]
  while (*str) {
 800116e:	e006      	b.n	800117e <lcd_write_string+0x18>
    lcd_send_data(*str++);
 8001170:	687b      	ldr	r3, [r7, #4]
 8001172:	1c5a      	adds	r2, r3, #1
 8001174:	607a      	str	r2, [r7, #4]
 8001176:	781b      	ldrb	r3, [r3, #0]
 8001178:	4618      	mov	r0, r3
 800117a:	f7ff ffb4 	bl	80010e6 <lcd_send_data>
  while (*str) {
 800117e:	687b      	ldr	r3, [r7, #4]
 8001180:	781b      	ldrb	r3, [r3, #0]
 8001182:	2b00      	cmp	r3, #0
 8001184:	d1f4      	bne.n	8001170 <lcd_write_string+0xa>
  }
}
 8001186:	bf00      	nop
 8001188:	bf00      	nop
 800118a:	3708      	adds	r7, #8
 800118c:	46bd      	mov	sp, r7
 800118e:	bd80      	pop	{r7, pc}

08001190 <lcd_set_cursor>:

void lcd_set_cursor(uint8_t row, uint8_t column) {
 8001190:	b580      	push	{r7, lr}
 8001192:	b084      	sub	sp, #16
 8001194:	af00      	add	r7, sp, #0
 8001196:	4603      	mov	r3, r0
 8001198:	460a      	mov	r2, r1
 800119a:	71fb      	strb	r3, [r7, #7]
 800119c:	4613      	mov	r3, r2
 800119e:	71bb      	strb	r3, [r7, #6]
    uint8_t address;
    switch (row) {
 80011a0:	79fb      	ldrb	r3, [r7, #7]
 80011a2:	2b00      	cmp	r3, #0
 80011a4:	d002      	beq.n	80011ac <lcd_set_cursor+0x1c>
 80011a6:	2b01      	cmp	r3, #1
 80011a8:	d003      	beq.n	80011b2 <lcd_set_cursor+0x22>
 80011aa:	e005      	b.n	80011b8 <lcd_set_cursor+0x28>
        case 0:
            address = 0x00;
 80011ac:	2300      	movs	r3, #0
 80011ae:	73fb      	strb	r3, [r7, #15]
            break;
 80011b0:	e004      	b.n	80011bc <lcd_set_cursor+0x2c>
        case 1:
            address = 0x40;
 80011b2:	2340      	movs	r3, #64	; 0x40
 80011b4:	73fb      	strb	r3, [r7, #15]
            break;
 80011b6:	e001      	b.n	80011bc <lcd_set_cursor+0x2c>
        default:
            address = 0x00;
 80011b8:	2300      	movs	r3, #0
 80011ba:	73fb      	strb	r3, [r7, #15]
    }
    address += column;
 80011bc:	7bfa      	ldrb	r2, [r7, #15]
 80011be:	79bb      	ldrb	r3, [r7, #6]
 80011c0:	4413      	add	r3, r2
 80011c2:	73fb      	strb	r3, [r7, #15]
    lcd_send_cmd(0x80 | address);
 80011c4:	7bfb      	ldrb	r3, [r7, #15]
 80011c6:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80011ca:	b2db      	uxtb	r3, r3
 80011cc:	4618      	mov	r0, r3
 80011ce:	f7ff ff67 	bl	80010a0 <lcd_send_cmd>
}
 80011d2:	bf00      	nop
 80011d4:	3710      	adds	r7, #16
 80011d6:	46bd      	mov	sp, r7
 80011d8:	bd80      	pop	{r7, pc}

080011da <lcd_clear>:

void lcd_clear(void) {
 80011da:	b580      	push	{r7, lr}
 80011dc:	af00      	add	r7, sp, #0
	lcd_send_cmd(0x01);
 80011de:	2001      	movs	r0, #1
 80011e0:	f7ff ff5e 	bl	80010a0 <lcd_send_cmd>
    HAL_Delay(2);
 80011e4:	2002      	movs	r0, #2
 80011e6:	f000 fae9 	bl	80017bc <HAL_Delay>
}
 80011ea:	bf00      	nop
 80011ec:	bd80      	pop	{r7, pc}
	...

080011f0 <lcd_backlight>:

void lcd_backlight(uint8_t state) {
 80011f0:	b480      	push	{r7}
 80011f2:	b083      	sub	sp, #12
 80011f4:	af00      	add	r7, sp, #0
 80011f6:	4603      	mov	r3, r0
 80011f8:	71fb      	strb	r3, [r7, #7]
  if (state) {
 80011fa:	79fb      	ldrb	r3, [r7, #7]
 80011fc:	2b00      	cmp	r3, #0
 80011fe:	d003      	beq.n	8001208 <lcd_backlight+0x18>
    backlight_state = 1;
 8001200:	4b06      	ldr	r3, [pc, #24]	; (800121c <lcd_backlight+0x2c>)
 8001202:	2201      	movs	r2, #1
 8001204:	701a      	strb	r2, [r3, #0]
  } else {
    backlight_state = 0;
  }
}
 8001206:	e002      	b.n	800120e <lcd_backlight+0x1e>
    backlight_state = 0;
 8001208:	4b04      	ldr	r3, [pc, #16]	; (800121c <lcd_backlight+0x2c>)
 800120a:	2200      	movs	r2, #0
 800120c:	701a      	strb	r2, [r3, #0]
}
 800120e:	bf00      	nop
 8001210:	370c      	adds	r7, #12
 8001212:	46bd      	mov	sp, r7
 8001214:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001218:	4770      	bx	lr
 800121a:	bf00      	nop
 800121c:	20000000 	.word	0x20000000

08001220 <SystemClock_Config>:
//********************************************************************************************
void SystemClock_Config(void)
{
 8001220:	b580      	push	{r7, lr}
 8001222:	b094      	sub	sp, #80	; 0x50
 8001224:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001226:	f107 0320 	add.w	r3, r7, #32
 800122a:	2230      	movs	r2, #48	; 0x30
 800122c:	2100      	movs	r1, #0
 800122e:	4618      	mov	r0, r3
 8001230:	f001 feae 	bl	8002f90 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001234:	f107 030c 	add.w	r3, r7, #12
 8001238:	2200      	movs	r2, #0
 800123a:	601a      	str	r2, [r3, #0]
 800123c:	605a      	str	r2, [r3, #4]
 800123e:	609a      	str	r2, [r3, #8]
 8001240:	60da      	str	r2, [r3, #12]
 8001242:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001244:	2300      	movs	r3, #0
 8001246:	60bb      	str	r3, [r7, #8]
 8001248:	4b23      	ldr	r3, [pc, #140]	; (80012d8 <SystemClock_Config+0xb8>)
 800124a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800124c:	4a22      	ldr	r2, [pc, #136]	; (80012d8 <SystemClock_Config+0xb8>)
 800124e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001252:	6413      	str	r3, [r2, #64]	; 0x40
 8001254:	4b20      	ldr	r3, [pc, #128]	; (80012d8 <SystemClock_Config+0xb8>)
 8001256:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001258:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800125c:	60bb      	str	r3, [r7, #8]
 800125e:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8001260:	2300      	movs	r3, #0
 8001262:	607b      	str	r3, [r7, #4]
 8001264:	4b1d      	ldr	r3, [pc, #116]	; (80012dc <SystemClock_Config+0xbc>)
 8001266:	681b      	ldr	r3, [r3, #0]
 8001268:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 800126c:	4a1b      	ldr	r2, [pc, #108]	; (80012dc <SystemClock_Config+0xbc>)
 800126e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001272:	6013      	str	r3, [r2, #0]
 8001274:	4b19      	ldr	r3, [pc, #100]	; (80012dc <SystemClock_Config+0xbc>)
 8001276:	681b      	ldr	r3, [r3, #0]
 8001278:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 800127c:	607b      	str	r3, [r7, #4]
 800127e:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001280:	2302      	movs	r3, #2
 8001282:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001284:	2301      	movs	r3, #1
 8001286:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001288:	2310      	movs	r3, #16
 800128a:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 800128c:	2300      	movs	r3, #0
 800128e:	63bb      	str	r3, [r7, #56]	; 0x38
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001290:	f107 0320 	add.w	r3, r7, #32
 8001294:	4618      	mov	r0, r3
 8001296:	f001 fa0d 	bl	80026b4 <HAL_RCC_OscConfig>
 800129a:	4603      	mov	r3, r0
 800129c:	2b00      	cmp	r3, #0
 800129e:	d001      	beq.n	80012a4 <SystemClock_Config+0x84>
  {
    Error_Handler();
 80012a0:	f000 f878 	bl	8001394 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80012a4:	230f      	movs	r3, #15
 80012a6:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80012a8:	2300      	movs	r3, #0
 80012aa:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80012ac:	2300      	movs	r3, #0
 80012ae:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80012b0:	2300      	movs	r3, #0
 80012b2:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80012b4:	2300      	movs	r3, #0
 80012b6:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80012b8:	f107 030c 	add.w	r3, r7, #12
 80012bc:	2100      	movs	r1, #0
 80012be:	4618      	mov	r0, r3
 80012c0:	f001 fc70 	bl	8002ba4 <HAL_RCC_ClockConfig>
 80012c4:	4603      	mov	r3, r0
 80012c6:	2b00      	cmp	r3, #0
 80012c8:	d001      	beq.n	80012ce <SystemClock_Config+0xae>
  {
    Error_Handler();
 80012ca:	f000 f863 	bl	8001394 <Error_Handler>
  }
}
 80012ce:	bf00      	nop
 80012d0:	3750      	adds	r7, #80	; 0x50
 80012d2:	46bd      	mov	sp, r7
 80012d4:	bd80      	pop	{r7, pc}
 80012d6:	bf00      	nop
 80012d8:	40023800 	.word	0x40023800
 80012dc:	40007000 	.word	0x40007000

080012e0 <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 80012e0:	b580      	push	{r7, lr}
 80012e2:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 80012e4:	4b1b      	ldr	r3, [pc, #108]	; (8001354 <MX_I2C2_Init+0x74>)
 80012e6:	4a1c      	ldr	r2, [pc, #112]	; (8001358 <MX_I2C2_Init+0x78>)
 80012e8:	601a      	str	r2, [r3, #0]
  hi2c2.Init.ClockSpeed = 100000;
 80012ea:	4b1a      	ldr	r3, [pc, #104]	; (8001354 <MX_I2C2_Init+0x74>)
 80012ec:	4a1b      	ldr	r2, [pc, #108]	; (800135c <MX_I2C2_Init+0x7c>)
 80012ee:	605a      	str	r2, [r3, #4]
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80012f0:	4b18      	ldr	r3, [pc, #96]	; (8001354 <MX_I2C2_Init+0x74>)
 80012f2:	2200      	movs	r2, #0
 80012f4:	609a      	str	r2, [r3, #8]
  hi2c2.Init.OwnAddress1 = 0;
 80012f6:	4b17      	ldr	r3, [pc, #92]	; (8001354 <MX_I2C2_Init+0x74>)
 80012f8:	2200      	movs	r2, #0
 80012fa:	60da      	str	r2, [r3, #12]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80012fc:	4b15      	ldr	r3, [pc, #84]	; (8001354 <MX_I2C2_Init+0x74>)
 80012fe:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001302:	611a      	str	r2, [r3, #16]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001304:	4b13      	ldr	r3, [pc, #76]	; (8001354 <MX_I2C2_Init+0x74>)
 8001306:	2200      	movs	r2, #0
 8001308:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2 = 0;
 800130a:	4b12      	ldr	r3, [pc, #72]	; (8001354 <MX_I2C2_Init+0x74>)
 800130c:	2200      	movs	r2, #0
 800130e:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001310:	4b10      	ldr	r3, [pc, #64]	; (8001354 <MX_I2C2_Init+0x74>)
 8001312:	2200      	movs	r2, #0
 8001314:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001316:	4b0f      	ldr	r3, [pc, #60]	; (8001354 <MX_I2C2_Init+0x74>)
 8001318:	2200      	movs	r2, #0
 800131a:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 800131c:	480d      	ldr	r0, [pc, #52]	; (8001354 <MX_I2C2_Init+0x74>)
 800131e:	f000 fd03 	bl	8001d28 <HAL_I2C_Init>
 8001322:	4603      	mov	r3, r0
 8001324:	2b00      	cmp	r3, #0
 8001326:	d001      	beq.n	800132c <MX_I2C2_Init+0x4c>
  {
    Error_Handler();
 8001328:	f000 f834 	bl	8001394 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 800132c:	2100      	movs	r1, #0
 800132e:	4809      	ldr	r0, [pc, #36]	; (8001354 <MX_I2C2_Init+0x74>)
 8001330:	f001 f945 	bl	80025be <HAL_I2CEx_ConfigAnalogFilter>
 8001334:	4603      	mov	r3, r0
 8001336:	2b00      	cmp	r3, #0
 8001338:	d001      	beq.n	800133e <MX_I2C2_Init+0x5e>
  {
    Error_Handler();
 800133a:	f000 f82b 	bl	8001394 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 800133e:	2100      	movs	r1, #0
 8001340:	4804      	ldr	r0, [pc, #16]	; (8001354 <MX_I2C2_Init+0x74>)
 8001342:	f001 f978 	bl	8002636 <HAL_I2CEx_ConfigDigitalFilter>
 8001346:	4603      	mov	r3, r0
 8001348:	2b00      	cmp	r3, #0
 800134a:	d001      	beq.n	8001350 <MX_I2C2_Init+0x70>
  {
    Error_Handler();
 800134c:	f000 f822 	bl	8001394 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 8001350:	bf00      	nop
 8001352:	bd80      	pop	{r7, pc}
 8001354:	200001fc 	.word	0x200001fc
 8001358:	40005800 	.word	0x40005800
 800135c:	000186a0 	.word	0x000186a0

08001360 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001360:	b480      	push	{r7}
 8001362:	b083      	sub	sp, #12
 8001364:	af00      	add	r7, sp, #0
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8001366:	2300      	movs	r3, #0
 8001368:	607b      	str	r3, [r7, #4]
 800136a:	4b09      	ldr	r3, [pc, #36]	; (8001390 <MX_GPIO_Init+0x30>)
 800136c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800136e:	4a08      	ldr	r2, [pc, #32]	; (8001390 <MX_GPIO_Init+0x30>)
 8001370:	f043 0320 	orr.w	r3, r3, #32
 8001374:	6313      	str	r3, [r2, #48]	; 0x30
 8001376:	4b06      	ldr	r3, [pc, #24]	; (8001390 <MX_GPIO_Init+0x30>)
 8001378:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800137a:	f003 0320 	and.w	r3, r3, #32
 800137e:	607b      	str	r3, [r7, #4]
 8001380:	687b      	ldr	r3, [r7, #4]

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8001382:	bf00      	nop
 8001384:	370c      	adds	r7, #12
 8001386:	46bd      	mov	sp, r7
 8001388:	f85d 7b04 	ldr.w	r7, [sp], #4
 800138c:	4770      	bx	lr
 800138e:	bf00      	nop
 8001390:	40023800 	.word	0x40023800

08001394 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001394:	b480      	push	{r7}
 8001396:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001398:	b672      	cpsid	i
}
 800139a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800139c:	e7fe      	b.n	800139c <Error_Handler+0x8>
	...

080013a0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80013a0:	b480      	push	{r7}
 80013a2:	b083      	sub	sp, #12
 80013a4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80013a6:	2300      	movs	r3, #0
 80013a8:	607b      	str	r3, [r7, #4]
 80013aa:	4b10      	ldr	r3, [pc, #64]	; (80013ec <HAL_MspInit+0x4c>)
 80013ac:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80013ae:	4a0f      	ldr	r2, [pc, #60]	; (80013ec <HAL_MspInit+0x4c>)
 80013b0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80013b4:	6453      	str	r3, [r2, #68]	; 0x44
 80013b6:	4b0d      	ldr	r3, [pc, #52]	; (80013ec <HAL_MspInit+0x4c>)
 80013b8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80013ba:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80013be:	607b      	str	r3, [r7, #4]
 80013c0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80013c2:	2300      	movs	r3, #0
 80013c4:	603b      	str	r3, [r7, #0]
 80013c6:	4b09      	ldr	r3, [pc, #36]	; (80013ec <HAL_MspInit+0x4c>)
 80013c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80013ca:	4a08      	ldr	r2, [pc, #32]	; (80013ec <HAL_MspInit+0x4c>)
 80013cc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80013d0:	6413      	str	r3, [r2, #64]	; 0x40
 80013d2:	4b06      	ldr	r3, [pc, #24]	; (80013ec <HAL_MspInit+0x4c>)
 80013d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80013d6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80013da:	603b      	str	r3, [r7, #0]
 80013dc:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80013de:	bf00      	nop
 80013e0:	370c      	adds	r7, #12
 80013e2:	46bd      	mov	sp, r7
 80013e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013e8:	4770      	bx	lr
 80013ea:	bf00      	nop
 80013ec:	40023800 	.word	0x40023800

080013f0 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80013f0:	b580      	push	{r7, lr}
 80013f2:	b08a      	sub	sp, #40	; 0x28
 80013f4:	af00      	add	r7, sp, #0
 80013f6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80013f8:	f107 0314 	add.w	r3, r7, #20
 80013fc:	2200      	movs	r2, #0
 80013fe:	601a      	str	r2, [r3, #0]
 8001400:	605a      	str	r2, [r3, #4]
 8001402:	609a      	str	r2, [r3, #8]
 8001404:	60da      	str	r2, [r3, #12]
 8001406:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C2)
 8001408:	687b      	ldr	r3, [r7, #4]
 800140a:	681b      	ldr	r3, [r3, #0]
 800140c:	4a19      	ldr	r2, [pc, #100]	; (8001474 <HAL_I2C_MspInit+0x84>)
 800140e:	4293      	cmp	r3, r2
 8001410:	d12b      	bne.n	800146a <HAL_I2C_MspInit+0x7a>
  {
  /* USER CODE BEGIN I2C2_MspInit 0 */

  /* USER CODE END I2C2_MspInit 0 */

    __HAL_RCC_GPIOF_CLK_ENABLE();
 8001412:	2300      	movs	r3, #0
 8001414:	613b      	str	r3, [r7, #16]
 8001416:	4b18      	ldr	r3, [pc, #96]	; (8001478 <HAL_I2C_MspInit+0x88>)
 8001418:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800141a:	4a17      	ldr	r2, [pc, #92]	; (8001478 <HAL_I2C_MspInit+0x88>)
 800141c:	f043 0320 	orr.w	r3, r3, #32
 8001420:	6313      	str	r3, [r2, #48]	; 0x30
 8001422:	4b15      	ldr	r3, [pc, #84]	; (8001478 <HAL_I2C_MspInit+0x88>)
 8001424:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001426:	f003 0320 	and.w	r3, r3, #32
 800142a:	613b      	str	r3, [r7, #16]
 800142c:	693b      	ldr	r3, [r7, #16]
    /**I2C2 GPIO Configuration
    PF0     ------> I2C2_SDA
    PF1     ------> I2C2_SCL
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 800142e:	2303      	movs	r3, #3
 8001430:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001432:	2312      	movs	r3, #18
 8001434:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001436:	2300      	movs	r3, #0
 8001438:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800143a:	2303      	movs	r3, #3
 800143c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 800143e:	2304      	movs	r3, #4
 8001440:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8001442:	f107 0314 	add.w	r3, r7, #20
 8001446:	4619      	mov	r1, r3
 8001448:	480c      	ldr	r0, [pc, #48]	; (800147c <HAL_I2C_MspInit+0x8c>)
 800144a:	f000 fac1 	bl	80019d0 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 800144e:	2300      	movs	r3, #0
 8001450:	60fb      	str	r3, [r7, #12]
 8001452:	4b09      	ldr	r3, [pc, #36]	; (8001478 <HAL_I2C_MspInit+0x88>)
 8001454:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001456:	4a08      	ldr	r2, [pc, #32]	; (8001478 <HAL_I2C_MspInit+0x88>)
 8001458:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800145c:	6413      	str	r3, [r2, #64]	; 0x40
 800145e:	4b06      	ldr	r3, [pc, #24]	; (8001478 <HAL_I2C_MspInit+0x88>)
 8001460:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001462:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001466:	60fb      	str	r3, [r7, #12]
 8001468:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }

}
 800146a:	bf00      	nop
 800146c:	3728      	adds	r7, #40	; 0x28
 800146e:	46bd      	mov	sp, r7
 8001470:	bd80      	pop	{r7, pc}
 8001472:	bf00      	nop
 8001474:	40005800 	.word	0x40005800
 8001478:	40023800 	.word	0x40023800
 800147c:	40021400 	.word	0x40021400

08001480 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001480:	b480      	push	{r7}
 8001482:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001484:	e7fe      	b.n	8001484 <NMI_Handler+0x4>

08001486 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001486:	b480      	push	{r7}
 8001488:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800148a:	e7fe      	b.n	800148a <HardFault_Handler+0x4>

0800148c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800148c:	b480      	push	{r7}
 800148e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001490:	e7fe      	b.n	8001490 <MemManage_Handler+0x4>

08001492 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001492:	b480      	push	{r7}
 8001494:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001496:	e7fe      	b.n	8001496 <BusFault_Handler+0x4>

08001498 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001498:	b480      	push	{r7}
 800149a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800149c:	e7fe      	b.n	800149c <UsageFault_Handler+0x4>

0800149e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800149e:	b480      	push	{r7}
 80014a0:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80014a2:	bf00      	nop
 80014a4:	46bd      	mov	sp, r7
 80014a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014aa:	4770      	bx	lr

080014ac <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80014ac:	b480      	push	{r7}
 80014ae:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80014b0:	bf00      	nop
 80014b2:	46bd      	mov	sp, r7
 80014b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014b8:	4770      	bx	lr

080014ba <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80014ba:	b480      	push	{r7}
 80014bc:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80014be:	bf00      	nop
 80014c0:	46bd      	mov	sp, r7
 80014c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014c6:	4770      	bx	lr

080014c8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80014c8:	b580      	push	{r7, lr}
 80014ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80014cc:	f000 f956 	bl	800177c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80014d0:	bf00      	nop
 80014d2:	bd80      	pop	{r7, pc}

080014d4 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80014d4:	b480      	push	{r7}
 80014d6:	af00      	add	r7, sp, #0
  return 1;
 80014d8:	2301      	movs	r3, #1
}
 80014da:	4618      	mov	r0, r3
 80014dc:	46bd      	mov	sp, r7
 80014de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014e2:	4770      	bx	lr

080014e4 <_kill>:

int _kill(int pid, int sig)
{
 80014e4:	b580      	push	{r7, lr}
 80014e6:	b082      	sub	sp, #8
 80014e8:	af00      	add	r7, sp, #0
 80014ea:	6078      	str	r0, [r7, #4]
 80014ec:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80014ee:	f001 fd25 	bl	8002f3c <__errno>
 80014f2:	4603      	mov	r3, r0
 80014f4:	2216      	movs	r2, #22
 80014f6:	601a      	str	r2, [r3, #0]
  return -1;
 80014f8:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 80014fc:	4618      	mov	r0, r3
 80014fe:	3708      	adds	r7, #8
 8001500:	46bd      	mov	sp, r7
 8001502:	bd80      	pop	{r7, pc}

08001504 <_exit>:

void _exit (int status)
{
 8001504:	b580      	push	{r7, lr}
 8001506:	b082      	sub	sp, #8
 8001508:	af00      	add	r7, sp, #0
 800150a:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 800150c:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8001510:	6878      	ldr	r0, [r7, #4]
 8001512:	f7ff ffe7 	bl	80014e4 <_kill>
  while (1) {}    /* Make sure we hang here */
 8001516:	e7fe      	b.n	8001516 <_exit+0x12>

08001518 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001518:	b580      	push	{r7, lr}
 800151a:	b086      	sub	sp, #24
 800151c:	af00      	add	r7, sp, #0
 800151e:	60f8      	str	r0, [r7, #12]
 8001520:	60b9      	str	r1, [r7, #8]
 8001522:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001524:	2300      	movs	r3, #0
 8001526:	617b      	str	r3, [r7, #20]
 8001528:	e00a      	b.n	8001540 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800152a:	f3af 8000 	nop.w
 800152e:	4601      	mov	r1, r0
 8001530:	68bb      	ldr	r3, [r7, #8]
 8001532:	1c5a      	adds	r2, r3, #1
 8001534:	60ba      	str	r2, [r7, #8]
 8001536:	b2ca      	uxtb	r2, r1
 8001538:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800153a:	697b      	ldr	r3, [r7, #20]
 800153c:	3301      	adds	r3, #1
 800153e:	617b      	str	r3, [r7, #20]
 8001540:	697a      	ldr	r2, [r7, #20]
 8001542:	687b      	ldr	r3, [r7, #4]
 8001544:	429a      	cmp	r2, r3
 8001546:	dbf0      	blt.n	800152a <_read+0x12>
  }

  return len;
 8001548:	687b      	ldr	r3, [r7, #4]
}
 800154a:	4618      	mov	r0, r3
 800154c:	3718      	adds	r7, #24
 800154e:	46bd      	mov	sp, r7
 8001550:	bd80      	pop	{r7, pc}

08001552 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001552:	b580      	push	{r7, lr}
 8001554:	b086      	sub	sp, #24
 8001556:	af00      	add	r7, sp, #0
 8001558:	60f8      	str	r0, [r7, #12]
 800155a:	60b9      	str	r1, [r7, #8]
 800155c:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800155e:	2300      	movs	r3, #0
 8001560:	617b      	str	r3, [r7, #20]
 8001562:	e009      	b.n	8001578 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001564:	68bb      	ldr	r3, [r7, #8]
 8001566:	1c5a      	adds	r2, r3, #1
 8001568:	60ba      	str	r2, [r7, #8]
 800156a:	781b      	ldrb	r3, [r3, #0]
 800156c:	4618      	mov	r0, r3
 800156e:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001572:	697b      	ldr	r3, [r7, #20]
 8001574:	3301      	adds	r3, #1
 8001576:	617b      	str	r3, [r7, #20]
 8001578:	697a      	ldr	r2, [r7, #20]
 800157a:	687b      	ldr	r3, [r7, #4]
 800157c:	429a      	cmp	r2, r3
 800157e:	dbf1      	blt.n	8001564 <_write+0x12>
  }
  return len;
 8001580:	687b      	ldr	r3, [r7, #4]
}
 8001582:	4618      	mov	r0, r3
 8001584:	3718      	adds	r7, #24
 8001586:	46bd      	mov	sp, r7
 8001588:	bd80      	pop	{r7, pc}

0800158a <_close>:

int _close(int file)
{
 800158a:	b480      	push	{r7}
 800158c:	b083      	sub	sp, #12
 800158e:	af00      	add	r7, sp, #0
 8001590:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001592:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8001596:	4618      	mov	r0, r3
 8001598:	370c      	adds	r7, #12
 800159a:	46bd      	mov	sp, r7
 800159c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015a0:	4770      	bx	lr

080015a2 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80015a2:	b480      	push	{r7}
 80015a4:	b083      	sub	sp, #12
 80015a6:	af00      	add	r7, sp, #0
 80015a8:	6078      	str	r0, [r7, #4]
 80015aa:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80015ac:	683b      	ldr	r3, [r7, #0]
 80015ae:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80015b2:	605a      	str	r2, [r3, #4]
  return 0;
 80015b4:	2300      	movs	r3, #0
}
 80015b6:	4618      	mov	r0, r3
 80015b8:	370c      	adds	r7, #12
 80015ba:	46bd      	mov	sp, r7
 80015bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015c0:	4770      	bx	lr

080015c2 <_isatty>:

int _isatty(int file)
{
 80015c2:	b480      	push	{r7}
 80015c4:	b083      	sub	sp, #12
 80015c6:	af00      	add	r7, sp, #0
 80015c8:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80015ca:	2301      	movs	r3, #1
}
 80015cc:	4618      	mov	r0, r3
 80015ce:	370c      	adds	r7, #12
 80015d0:	46bd      	mov	sp, r7
 80015d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015d6:	4770      	bx	lr

080015d8 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80015d8:	b480      	push	{r7}
 80015da:	b085      	sub	sp, #20
 80015dc:	af00      	add	r7, sp, #0
 80015de:	60f8      	str	r0, [r7, #12]
 80015e0:	60b9      	str	r1, [r7, #8]
 80015e2:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80015e4:	2300      	movs	r3, #0
}
 80015e6:	4618      	mov	r0, r3
 80015e8:	3714      	adds	r7, #20
 80015ea:	46bd      	mov	sp, r7
 80015ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015f0:	4770      	bx	lr
	...

080015f4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80015f4:	b580      	push	{r7, lr}
 80015f6:	b086      	sub	sp, #24
 80015f8:	af00      	add	r7, sp, #0
 80015fa:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80015fc:	4a14      	ldr	r2, [pc, #80]	; (8001650 <_sbrk+0x5c>)
 80015fe:	4b15      	ldr	r3, [pc, #84]	; (8001654 <_sbrk+0x60>)
 8001600:	1ad3      	subs	r3, r2, r3
 8001602:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001604:	697b      	ldr	r3, [r7, #20]
 8001606:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001608:	4b13      	ldr	r3, [pc, #76]	; (8001658 <_sbrk+0x64>)
 800160a:	681b      	ldr	r3, [r3, #0]
 800160c:	2b00      	cmp	r3, #0
 800160e:	d102      	bne.n	8001616 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001610:	4b11      	ldr	r3, [pc, #68]	; (8001658 <_sbrk+0x64>)
 8001612:	4a12      	ldr	r2, [pc, #72]	; (800165c <_sbrk+0x68>)
 8001614:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001616:	4b10      	ldr	r3, [pc, #64]	; (8001658 <_sbrk+0x64>)
 8001618:	681a      	ldr	r2, [r3, #0]
 800161a:	687b      	ldr	r3, [r7, #4]
 800161c:	4413      	add	r3, r2
 800161e:	693a      	ldr	r2, [r7, #16]
 8001620:	429a      	cmp	r2, r3
 8001622:	d207      	bcs.n	8001634 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001624:	f001 fc8a 	bl	8002f3c <__errno>
 8001628:	4603      	mov	r3, r0
 800162a:	220c      	movs	r2, #12
 800162c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800162e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8001632:	e009      	b.n	8001648 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001634:	4b08      	ldr	r3, [pc, #32]	; (8001658 <_sbrk+0x64>)
 8001636:	681b      	ldr	r3, [r3, #0]
 8001638:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800163a:	4b07      	ldr	r3, [pc, #28]	; (8001658 <_sbrk+0x64>)
 800163c:	681a      	ldr	r2, [r3, #0]
 800163e:	687b      	ldr	r3, [r7, #4]
 8001640:	4413      	add	r3, r2
 8001642:	4a05      	ldr	r2, [pc, #20]	; (8001658 <_sbrk+0x64>)
 8001644:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001646:	68fb      	ldr	r3, [r7, #12]
}
 8001648:	4618      	mov	r0, r3
 800164a:	3718      	adds	r7, #24
 800164c:	46bd      	mov	sp, r7
 800164e:	bd80      	pop	{r7, pc}
 8001650:	20030000 	.word	0x20030000
 8001654:	00000400 	.word	0x00000400
 8001658:	20000250 	.word	0x20000250
 800165c:	20000268 	.word	0x20000268

08001660 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001660:	b480      	push	{r7}
 8001662:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001664:	4b06      	ldr	r3, [pc, #24]	; (8001680 <SystemInit+0x20>)
 8001666:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800166a:	4a05      	ldr	r2, [pc, #20]	; (8001680 <SystemInit+0x20>)
 800166c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001670:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001674:	bf00      	nop
 8001676:	46bd      	mov	sp, r7
 8001678:	f85d 7b04 	ldr.w	r7, [sp], #4
 800167c:	4770      	bx	lr
 800167e:	bf00      	nop
 8001680:	e000ed00 	.word	0xe000ed00

08001684 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler: 
  ldr   sp, =_estack       /* set stack pointer */
 8001684:	f8df d034 	ldr.w	sp, [pc, #52]	; 80016bc <LoopFillZerobss+0x12>
 
/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001688:	480d      	ldr	r0, [pc, #52]	; (80016c0 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 800168a:	490e      	ldr	r1, [pc, #56]	; (80016c4 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 800168c:	4a0e      	ldr	r2, [pc, #56]	; (80016c8 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800168e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001690:	e002      	b.n	8001698 <LoopCopyDataInit>

08001692 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001692:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001694:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001696:	3304      	adds	r3, #4

08001698 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001698:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800169a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800169c:	d3f9      	bcc.n	8001692 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800169e:	4a0b      	ldr	r2, [pc, #44]	; (80016cc <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 80016a0:	4c0b      	ldr	r4, [pc, #44]	; (80016d0 <LoopFillZerobss+0x26>)
  movs r3, #0
 80016a2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80016a4:	e001      	b.n	80016aa <LoopFillZerobss>

080016a6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80016a6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80016a8:	3204      	adds	r2, #4

080016aa <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80016aa:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80016ac:	d3fb      	bcc.n	80016a6 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 80016ae:	f7ff ffd7 	bl	8001660 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80016b2:	f001 fc49 	bl	8002f48 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80016b6:	f7ff fc5b 	bl	8000f70 <main>
  bx  lr    
 80016ba:	4770      	bx	lr
  ldr   sp, =_estack       /* set stack pointer */
 80016bc:	20030000 	.word	0x20030000
  ldr r0, =_sdata
 80016c0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80016c4:	200001e0 	.word	0x200001e0
  ldr r2, =_sidata
 80016c8:	0800619c 	.word	0x0800619c
  ldr r2, =_sbss
 80016cc:	200001e0 	.word	0x200001e0
  ldr r4, =_ebss
 80016d0:	20000268 	.word	0x20000268

080016d4 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80016d4:	e7fe      	b.n	80016d4 <ADC_IRQHandler>
	...

080016d8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80016d8:	b580      	push	{r7, lr}
 80016da:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80016dc:	4b0e      	ldr	r3, [pc, #56]	; (8001718 <HAL_Init+0x40>)
 80016de:	681b      	ldr	r3, [r3, #0]
 80016e0:	4a0d      	ldr	r2, [pc, #52]	; (8001718 <HAL_Init+0x40>)
 80016e2:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80016e6:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80016e8:	4b0b      	ldr	r3, [pc, #44]	; (8001718 <HAL_Init+0x40>)
 80016ea:	681b      	ldr	r3, [r3, #0]
 80016ec:	4a0a      	ldr	r2, [pc, #40]	; (8001718 <HAL_Init+0x40>)
 80016ee:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80016f2:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80016f4:	4b08      	ldr	r3, [pc, #32]	; (8001718 <HAL_Init+0x40>)
 80016f6:	681b      	ldr	r3, [r3, #0]
 80016f8:	4a07      	ldr	r2, [pc, #28]	; (8001718 <HAL_Init+0x40>)
 80016fa:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80016fe:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001700:	2003      	movs	r0, #3
 8001702:	f000 f931 	bl	8001968 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001706:	200f      	movs	r0, #15
 8001708:	f000 f808 	bl	800171c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800170c:	f7ff fe48 	bl	80013a0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001710:	2300      	movs	r3, #0
}
 8001712:	4618      	mov	r0, r3
 8001714:	bd80      	pop	{r7, pc}
 8001716:	bf00      	nop
 8001718:	40023c00 	.word	0x40023c00

0800171c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800171c:	b580      	push	{r7, lr}
 800171e:	b082      	sub	sp, #8
 8001720:	af00      	add	r7, sp, #0
 8001722:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001724:	4b12      	ldr	r3, [pc, #72]	; (8001770 <HAL_InitTick+0x54>)
 8001726:	681a      	ldr	r2, [r3, #0]
 8001728:	4b12      	ldr	r3, [pc, #72]	; (8001774 <HAL_InitTick+0x58>)
 800172a:	781b      	ldrb	r3, [r3, #0]
 800172c:	4619      	mov	r1, r3
 800172e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001732:	fbb3 f3f1 	udiv	r3, r3, r1
 8001736:	fbb2 f3f3 	udiv	r3, r2, r3
 800173a:	4618      	mov	r0, r3
 800173c:	f000 f93b 	bl	80019b6 <HAL_SYSTICK_Config>
 8001740:	4603      	mov	r3, r0
 8001742:	2b00      	cmp	r3, #0
 8001744:	d001      	beq.n	800174a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001746:	2301      	movs	r3, #1
 8001748:	e00e      	b.n	8001768 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800174a:	687b      	ldr	r3, [r7, #4]
 800174c:	2b0f      	cmp	r3, #15
 800174e:	d80a      	bhi.n	8001766 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001750:	2200      	movs	r2, #0
 8001752:	6879      	ldr	r1, [r7, #4]
 8001754:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8001758:	f000 f911 	bl	800197e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800175c:	4a06      	ldr	r2, [pc, #24]	; (8001778 <HAL_InitTick+0x5c>)
 800175e:	687b      	ldr	r3, [r7, #4]
 8001760:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001762:	2300      	movs	r3, #0
 8001764:	e000      	b.n	8001768 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001766:	2301      	movs	r3, #1
}
 8001768:	4618      	mov	r0, r3
 800176a:	3708      	adds	r7, #8
 800176c:	46bd      	mov	sp, r7
 800176e:	bd80      	pop	{r7, pc}
 8001770:	20000004 	.word	0x20000004
 8001774:	2000000c 	.word	0x2000000c
 8001778:	20000008 	.word	0x20000008

0800177c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800177c:	b480      	push	{r7}
 800177e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001780:	4b06      	ldr	r3, [pc, #24]	; (800179c <HAL_IncTick+0x20>)
 8001782:	781b      	ldrb	r3, [r3, #0]
 8001784:	461a      	mov	r2, r3
 8001786:	4b06      	ldr	r3, [pc, #24]	; (80017a0 <HAL_IncTick+0x24>)
 8001788:	681b      	ldr	r3, [r3, #0]
 800178a:	4413      	add	r3, r2
 800178c:	4a04      	ldr	r2, [pc, #16]	; (80017a0 <HAL_IncTick+0x24>)
 800178e:	6013      	str	r3, [r2, #0]
}
 8001790:	bf00      	nop
 8001792:	46bd      	mov	sp, r7
 8001794:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001798:	4770      	bx	lr
 800179a:	bf00      	nop
 800179c:	2000000c 	.word	0x2000000c
 80017a0:	20000254 	.word	0x20000254

080017a4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80017a4:	b480      	push	{r7}
 80017a6:	af00      	add	r7, sp, #0
  return uwTick;
 80017a8:	4b03      	ldr	r3, [pc, #12]	; (80017b8 <HAL_GetTick+0x14>)
 80017aa:	681b      	ldr	r3, [r3, #0]
}
 80017ac:	4618      	mov	r0, r3
 80017ae:	46bd      	mov	sp, r7
 80017b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017b4:	4770      	bx	lr
 80017b6:	bf00      	nop
 80017b8:	20000254 	.word	0x20000254

080017bc <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80017bc:	b580      	push	{r7, lr}
 80017be:	b084      	sub	sp, #16
 80017c0:	af00      	add	r7, sp, #0
 80017c2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80017c4:	f7ff ffee 	bl	80017a4 <HAL_GetTick>
 80017c8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80017ca:	687b      	ldr	r3, [r7, #4]
 80017cc:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80017ce:	68fb      	ldr	r3, [r7, #12]
 80017d0:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80017d4:	d005      	beq.n	80017e2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80017d6:	4b0a      	ldr	r3, [pc, #40]	; (8001800 <HAL_Delay+0x44>)
 80017d8:	781b      	ldrb	r3, [r3, #0]
 80017da:	461a      	mov	r2, r3
 80017dc:	68fb      	ldr	r3, [r7, #12]
 80017de:	4413      	add	r3, r2
 80017e0:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80017e2:	bf00      	nop
 80017e4:	f7ff ffde 	bl	80017a4 <HAL_GetTick>
 80017e8:	4602      	mov	r2, r0
 80017ea:	68bb      	ldr	r3, [r7, #8]
 80017ec:	1ad3      	subs	r3, r2, r3
 80017ee:	68fa      	ldr	r2, [r7, #12]
 80017f0:	429a      	cmp	r2, r3
 80017f2:	d8f7      	bhi.n	80017e4 <HAL_Delay+0x28>
  {
  }
}
 80017f4:	bf00      	nop
 80017f6:	bf00      	nop
 80017f8:	3710      	adds	r7, #16
 80017fa:	46bd      	mov	sp, r7
 80017fc:	bd80      	pop	{r7, pc}
 80017fe:	bf00      	nop
 8001800:	2000000c 	.word	0x2000000c

08001804 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001804:	b480      	push	{r7}
 8001806:	b085      	sub	sp, #20
 8001808:	af00      	add	r7, sp, #0
 800180a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800180c:	687b      	ldr	r3, [r7, #4]
 800180e:	f003 0307 	and.w	r3, r3, #7
 8001812:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001814:	4b0c      	ldr	r3, [pc, #48]	; (8001848 <__NVIC_SetPriorityGrouping+0x44>)
 8001816:	68db      	ldr	r3, [r3, #12]
 8001818:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800181a:	68ba      	ldr	r2, [r7, #8]
 800181c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001820:	4013      	ands	r3, r2
 8001822:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001824:	68fb      	ldr	r3, [r7, #12]
 8001826:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001828:	68bb      	ldr	r3, [r7, #8]
 800182a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800182c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001830:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001834:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001836:	4a04      	ldr	r2, [pc, #16]	; (8001848 <__NVIC_SetPriorityGrouping+0x44>)
 8001838:	68bb      	ldr	r3, [r7, #8]
 800183a:	60d3      	str	r3, [r2, #12]
}
 800183c:	bf00      	nop
 800183e:	3714      	adds	r7, #20
 8001840:	46bd      	mov	sp, r7
 8001842:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001846:	4770      	bx	lr
 8001848:	e000ed00 	.word	0xe000ed00

0800184c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800184c:	b480      	push	{r7}
 800184e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001850:	4b04      	ldr	r3, [pc, #16]	; (8001864 <__NVIC_GetPriorityGrouping+0x18>)
 8001852:	68db      	ldr	r3, [r3, #12]
 8001854:	0a1b      	lsrs	r3, r3, #8
 8001856:	f003 0307 	and.w	r3, r3, #7
}
 800185a:	4618      	mov	r0, r3
 800185c:	46bd      	mov	sp, r7
 800185e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001862:	4770      	bx	lr
 8001864:	e000ed00 	.word	0xe000ed00

08001868 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001868:	b480      	push	{r7}
 800186a:	b083      	sub	sp, #12
 800186c:	af00      	add	r7, sp, #0
 800186e:	4603      	mov	r3, r0
 8001870:	6039      	str	r1, [r7, #0]
 8001872:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001874:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001878:	2b00      	cmp	r3, #0
 800187a:	db0a      	blt.n	8001892 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800187c:	683b      	ldr	r3, [r7, #0]
 800187e:	b2da      	uxtb	r2, r3
 8001880:	490c      	ldr	r1, [pc, #48]	; (80018b4 <__NVIC_SetPriority+0x4c>)
 8001882:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001886:	0112      	lsls	r2, r2, #4
 8001888:	b2d2      	uxtb	r2, r2
 800188a:	440b      	add	r3, r1
 800188c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001890:	e00a      	b.n	80018a8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001892:	683b      	ldr	r3, [r7, #0]
 8001894:	b2da      	uxtb	r2, r3
 8001896:	4908      	ldr	r1, [pc, #32]	; (80018b8 <__NVIC_SetPriority+0x50>)
 8001898:	79fb      	ldrb	r3, [r7, #7]
 800189a:	f003 030f 	and.w	r3, r3, #15
 800189e:	3b04      	subs	r3, #4
 80018a0:	0112      	lsls	r2, r2, #4
 80018a2:	b2d2      	uxtb	r2, r2
 80018a4:	440b      	add	r3, r1
 80018a6:	761a      	strb	r2, [r3, #24]
}
 80018a8:	bf00      	nop
 80018aa:	370c      	adds	r7, #12
 80018ac:	46bd      	mov	sp, r7
 80018ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018b2:	4770      	bx	lr
 80018b4:	e000e100 	.word	0xe000e100
 80018b8:	e000ed00 	.word	0xe000ed00

080018bc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80018bc:	b480      	push	{r7}
 80018be:	b089      	sub	sp, #36	; 0x24
 80018c0:	af00      	add	r7, sp, #0
 80018c2:	60f8      	str	r0, [r7, #12]
 80018c4:	60b9      	str	r1, [r7, #8]
 80018c6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80018c8:	68fb      	ldr	r3, [r7, #12]
 80018ca:	f003 0307 	and.w	r3, r3, #7
 80018ce:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80018d0:	69fb      	ldr	r3, [r7, #28]
 80018d2:	f1c3 0307 	rsb	r3, r3, #7
 80018d6:	2b04      	cmp	r3, #4
 80018d8:	bf28      	it	cs
 80018da:	2304      	movcs	r3, #4
 80018dc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80018de:	69fb      	ldr	r3, [r7, #28]
 80018e0:	3304      	adds	r3, #4
 80018e2:	2b06      	cmp	r3, #6
 80018e4:	d902      	bls.n	80018ec <NVIC_EncodePriority+0x30>
 80018e6:	69fb      	ldr	r3, [r7, #28]
 80018e8:	3b03      	subs	r3, #3
 80018ea:	e000      	b.n	80018ee <NVIC_EncodePriority+0x32>
 80018ec:	2300      	movs	r3, #0
 80018ee:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80018f0:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80018f4:	69bb      	ldr	r3, [r7, #24]
 80018f6:	fa02 f303 	lsl.w	r3, r2, r3
 80018fa:	43da      	mvns	r2, r3
 80018fc:	68bb      	ldr	r3, [r7, #8]
 80018fe:	401a      	ands	r2, r3
 8001900:	697b      	ldr	r3, [r7, #20]
 8001902:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001904:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8001908:	697b      	ldr	r3, [r7, #20]
 800190a:	fa01 f303 	lsl.w	r3, r1, r3
 800190e:	43d9      	mvns	r1, r3
 8001910:	687b      	ldr	r3, [r7, #4]
 8001912:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001914:	4313      	orrs	r3, r2
         );
}
 8001916:	4618      	mov	r0, r3
 8001918:	3724      	adds	r7, #36	; 0x24
 800191a:	46bd      	mov	sp, r7
 800191c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001920:	4770      	bx	lr
	...

08001924 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001924:	b580      	push	{r7, lr}
 8001926:	b082      	sub	sp, #8
 8001928:	af00      	add	r7, sp, #0
 800192a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800192c:	687b      	ldr	r3, [r7, #4]
 800192e:	3b01      	subs	r3, #1
 8001930:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001934:	d301      	bcc.n	800193a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001936:	2301      	movs	r3, #1
 8001938:	e00f      	b.n	800195a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800193a:	4a0a      	ldr	r2, [pc, #40]	; (8001964 <SysTick_Config+0x40>)
 800193c:	687b      	ldr	r3, [r7, #4]
 800193e:	3b01      	subs	r3, #1
 8001940:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001942:	210f      	movs	r1, #15
 8001944:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8001948:	f7ff ff8e 	bl	8001868 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800194c:	4b05      	ldr	r3, [pc, #20]	; (8001964 <SysTick_Config+0x40>)
 800194e:	2200      	movs	r2, #0
 8001950:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001952:	4b04      	ldr	r3, [pc, #16]	; (8001964 <SysTick_Config+0x40>)
 8001954:	2207      	movs	r2, #7
 8001956:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001958:	2300      	movs	r3, #0
}
 800195a:	4618      	mov	r0, r3
 800195c:	3708      	adds	r7, #8
 800195e:	46bd      	mov	sp, r7
 8001960:	bd80      	pop	{r7, pc}
 8001962:	bf00      	nop
 8001964:	e000e010 	.word	0xe000e010

08001968 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001968:	b580      	push	{r7, lr}
 800196a:	b082      	sub	sp, #8
 800196c:	af00      	add	r7, sp, #0
 800196e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001970:	6878      	ldr	r0, [r7, #4]
 8001972:	f7ff ff47 	bl	8001804 <__NVIC_SetPriorityGrouping>
}
 8001976:	bf00      	nop
 8001978:	3708      	adds	r7, #8
 800197a:	46bd      	mov	sp, r7
 800197c:	bd80      	pop	{r7, pc}

0800197e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800197e:	b580      	push	{r7, lr}
 8001980:	b086      	sub	sp, #24
 8001982:	af00      	add	r7, sp, #0
 8001984:	4603      	mov	r3, r0
 8001986:	60b9      	str	r1, [r7, #8]
 8001988:	607a      	str	r2, [r7, #4]
 800198a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800198c:	2300      	movs	r3, #0
 800198e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001990:	f7ff ff5c 	bl	800184c <__NVIC_GetPriorityGrouping>
 8001994:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001996:	687a      	ldr	r2, [r7, #4]
 8001998:	68b9      	ldr	r1, [r7, #8]
 800199a:	6978      	ldr	r0, [r7, #20]
 800199c:	f7ff ff8e 	bl	80018bc <NVIC_EncodePriority>
 80019a0:	4602      	mov	r2, r0
 80019a2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80019a6:	4611      	mov	r1, r2
 80019a8:	4618      	mov	r0, r3
 80019aa:	f7ff ff5d 	bl	8001868 <__NVIC_SetPriority>
}
 80019ae:	bf00      	nop
 80019b0:	3718      	adds	r7, #24
 80019b2:	46bd      	mov	sp, r7
 80019b4:	bd80      	pop	{r7, pc}

080019b6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80019b6:	b580      	push	{r7, lr}
 80019b8:	b082      	sub	sp, #8
 80019ba:	af00      	add	r7, sp, #0
 80019bc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80019be:	6878      	ldr	r0, [r7, #4]
 80019c0:	f7ff ffb0 	bl	8001924 <SysTick_Config>
 80019c4:	4603      	mov	r3, r0
}
 80019c6:	4618      	mov	r0, r3
 80019c8:	3708      	adds	r7, #8
 80019ca:	46bd      	mov	sp, r7
 80019cc:	bd80      	pop	{r7, pc}
	...

080019d0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80019d0:	b480      	push	{r7}
 80019d2:	b089      	sub	sp, #36	; 0x24
 80019d4:	af00      	add	r7, sp, #0
 80019d6:	6078      	str	r0, [r7, #4]
 80019d8:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80019da:	2300      	movs	r3, #0
 80019dc:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80019de:	2300      	movs	r3, #0
 80019e0:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80019e2:	2300      	movs	r3, #0
 80019e4:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80019e6:	2300      	movs	r3, #0
 80019e8:	61fb      	str	r3, [r7, #28]
 80019ea:	e177      	b.n	8001cdc <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80019ec:	2201      	movs	r2, #1
 80019ee:	69fb      	ldr	r3, [r7, #28]
 80019f0:	fa02 f303 	lsl.w	r3, r2, r3
 80019f4:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80019f6:	683b      	ldr	r3, [r7, #0]
 80019f8:	681b      	ldr	r3, [r3, #0]
 80019fa:	697a      	ldr	r2, [r7, #20]
 80019fc:	4013      	ands	r3, r2
 80019fe:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001a00:	693a      	ldr	r2, [r7, #16]
 8001a02:	697b      	ldr	r3, [r7, #20]
 8001a04:	429a      	cmp	r2, r3
 8001a06:	f040 8166 	bne.w	8001cd6 <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001a0a:	683b      	ldr	r3, [r7, #0]
 8001a0c:	685b      	ldr	r3, [r3, #4]
 8001a0e:	f003 0303 	and.w	r3, r3, #3
 8001a12:	2b01      	cmp	r3, #1
 8001a14:	d005      	beq.n	8001a22 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001a16:	683b      	ldr	r3, [r7, #0]
 8001a18:	685b      	ldr	r3, [r3, #4]
 8001a1a:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001a1e:	2b02      	cmp	r3, #2
 8001a20:	d130      	bne.n	8001a84 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001a22:	687b      	ldr	r3, [r7, #4]
 8001a24:	689b      	ldr	r3, [r3, #8]
 8001a26:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001a28:	69fb      	ldr	r3, [r7, #28]
 8001a2a:	005b      	lsls	r3, r3, #1
 8001a2c:	2203      	movs	r2, #3
 8001a2e:	fa02 f303 	lsl.w	r3, r2, r3
 8001a32:	43db      	mvns	r3, r3
 8001a34:	69ba      	ldr	r2, [r7, #24]
 8001a36:	4013      	ands	r3, r2
 8001a38:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001a3a:	683b      	ldr	r3, [r7, #0]
 8001a3c:	68da      	ldr	r2, [r3, #12]
 8001a3e:	69fb      	ldr	r3, [r7, #28]
 8001a40:	005b      	lsls	r3, r3, #1
 8001a42:	fa02 f303 	lsl.w	r3, r2, r3
 8001a46:	69ba      	ldr	r2, [r7, #24]
 8001a48:	4313      	orrs	r3, r2
 8001a4a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001a4c:	687b      	ldr	r3, [r7, #4]
 8001a4e:	69ba      	ldr	r2, [r7, #24]
 8001a50:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001a52:	687b      	ldr	r3, [r7, #4]
 8001a54:	685b      	ldr	r3, [r3, #4]
 8001a56:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001a58:	2201      	movs	r2, #1
 8001a5a:	69fb      	ldr	r3, [r7, #28]
 8001a5c:	fa02 f303 	lsl.w	r3, r2, r3
 8001a60:	43db      	mvns	r3, r3
 8001a62:	69ba      	ldr	r2, [r7, #24]
 8001a64:	4013      	ands	r3, r2
 8001a66:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001a68:	683b      	ldr	r3, [r7, #0]
 8001a6a:	685b      	ldr	r3, [r3, #4]
 8001a6c:	091b      	lsrs	r3, r3, #4
 8001a6e:	f003 0201 	and.w	r2, r3, #1
 8001a72:	69fb      	ldr	r3, [r7, #28]
 8001a74:	fa02 f303 	lsl.w	r3, r2, r3
 8001a78:	69ba      	ldr	r2, [r7, #24]
 8001a7a:	4313      	orrs	r3, r2
 8001a7c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001a7e:	687b      	ldr	r3, [r7, #4]
 8001a80:	69ba      	ldr	r2, [r7, #24]
 8001a82:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001a84:	683b      	ldr	r3, [r7, #0]
 8001a86:	685b      	ldr	r3, [r3, #4]
 8001a88:	f003 0303 	and.w	r3, r3, #3
 8001a8c:	2b03      	cmp	r3, #3
 8001a8e:	d017      	beq.n	8001ac0 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001a90:	687b      	ldr	r3, [r7, #4]
 8001a92:	68db      	ldr	r3, [r3, #12]
 8001a94:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001a96:	69fb      	ldr	r3, [r7, #28]
 8001a98:	005b      	lsls	r3, r3, #1
 8001a9a:	2203      	movs	r2, #3
 8001a9c:	fa02 f303 	lsl.w	r3, r2, r3
 8001aa0:	43db      	mvns	r3, r3
 8001aa2:	69ba      	ldr	r2, [r7, #24]
 8001aa4:	4013      	ands	r3, r2
 8001aa6:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001aa8:	683b      	ldr	r3, [r7, #0]
 8001aaa:	689a      	ldr	r2, [r3, #8]
 8001aac:	69fb      	ldr	r3, [r7, #28]
 8001aae:	005b      	lsls	r3, r3, #1
 8001ab0:	fa02 f303 	lsl.w	r3, r2, r3
 8001ab4:	69ba      	ldr	r2, [r7, #24]
 8001ab6:	4313      	orrs	r3, r2
 8001ab8:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8001aba:	687b      	ldr	r3, [r7, #4]
 8001abc:	69ba      	ldr	r2, [r7, #24]
 8001abe:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001ac0:	683b      	ldr	r3, [r7, #0]
 8001ac2:	685b      	ldr	r3, [r3, #4]
 8001ac4:	f003 0303 	and.w	r3, r3, #3
 8001ac8:	2b02      	cmp	r3, #2
 8001aca:	d123      	bne.n	8001b14 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001acc:	69fb      	ldr	r3, [r7, #28]
 8001ace:	08da      	lsrs	r2, r3, #3
 8001ad0:	687b      	ldr	r3, [r7, #4]
 8001ad2:	3208      	adds	r2, #8
 8001ad4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001ad8:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001ada:	69fb      	ldr	r3, [r7, #28]
 8001adc:	f003 0307 	and.w	r3, r3, #7
 8001ae0:	009b      	lsls	r3, r3, #2
 8001ae2:	220f      	movs	r2, #15
 8001ae4:	fa02 f303 	lsl.w	r3, r2, r3
 8001ae8:	43db      	mvns	r3, r3
 8001aea:	69ba      	ldr	r2, [r7, #24]
 8001aec:	4013      	ands	r3, r2
 8001aee:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001af0:	683b      	ldr	r3, [r7, #0]
 8001af2:	691a      	ldr	r2, [r3, #16]
 8001af4:	69fb      	ldr	r3, [r7, #28]
 8001af6:	f003 0307 	and.w	r3, r3, #7
 8001afa:	009b      	lsls	r3, r3, #2
 8001afc:	fa02 f303 	lsl.w	r3, r2, r3
 8001b00:	69ba      	ldr	r2, [r7, #24]
 8001b02:	4313      	orrs	r3, r2
 8001b04:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001b06:	69fb      	ldr	r3, [r7, #28]
 8001b08:	08da      	lsrs	r2, r3, #3
 8001b0a:	687b      	ldr	r3, [r7, #4]
 8001b0c:	3208      	adds	r2, #8
 8001b0e:	69b9      	ldr	r1, [r7, #24]
 8001b10:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001b14:	687b      	ldr	r3, [r7, #4]
 8001b16:	681b      	ldr	r3, [r3, #0]
 8001b18:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001b1a:	69fb      	ldr	r3, [r7, #28]
 8001b1c:	005b      	lsls	r3, r3, #1
 8001b1e:	2203      	movs	r2, #3
 8001b20:	fa02 f303 	lsl.w	r3, r2, r3
 8001b24:	43db      	mvns	r3, r3
 8001b26:	69ba      	ldr	r2, [r7, #24]
 8001b28:	4013      	ands	r3, r2
 8001b2a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001b2c:	683b      	ldr	r3, [r7, #0]
 8001b2e:	685b      	ldr	r3, [r3, #4]
 8001b30:	f003 0203 	and.w	r2, r3, #3
 8001b34:	69fb      	ldr	r3, [r7, #28]
 8001b36:	005b      	lsls	r3, r3, #1
 8001b38:	fa02 f303 	lsl.w	r3, r2, r3
 8001b3c:	69ba      	ldr	r2, [r7, #24]
 8001b3e:	4313      	orrs	r3, r2
 8001b40:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001b42:	687b      	ldr	r3, [r7, #4]
 8001b44:	69ba      	ldr	r2, [r7, #24]
 8001b46:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001b48:	683b      	ldr	r3, [r7, #0]
 8001b4a:	685b      	ldr	r3, [r3, #4]
 8001b4c:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8001b50:	2b00      	cmp	r3, #0
 8001b52:	f000 80c0 	beq.w	8001cd6 <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001b56:	2300      	movs	r3, #0
 8001b58:	60fb      	str	r3, [r7, #12]
 8001b5a:	4b66      	ldr	r3, [pc, #408]	; (8001cf4 <HAL_GPIO_Init+0x324>)
 8001b5c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001b5e:	4a65      	ldr	r2, [pc, #404]	; (8001cf4 <HAL_GPIO_Init+0x324>)
 8001b60:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001b64:	6453      	str	r3, [r2, #68]	; 0x44
 8001b66:	4b63      	ldr	r3, [pc, #396]	; (8001cf4 <HAL_GPIO_Init+0x324>)
 8001b68:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001b6a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001b6e:	60fb      	str	r3, [r7, #12]
 8001b70:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001b72:	4a61      	ldr	r2, [pc, #388]	; (8001cf8 <HAL_GPIO_Init+0x328>)
 8001b74:	69fb      	ldr	r3, [r7, #28]
 8001b76:	089b      	lsrs	r3, r3, #2
 8001b78:	3302      	adds	r3, #2
 8001b7a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001b7e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001b80:	69fb      	ldr	r3, [r7, #28]
 8001b82:	f003 0303 	and.w	r3, r3, #3
 8001b86:	009b      	lsls	r3, r3, #2
 8001b88:	220f      	movs	r2, #15
 8001b8a:	fa02 f303 	lsl.w	r3, r2, r3
 8001b8e:	43db      	mvns	r3, r3
 8001b90:	69ba      	ldr	r2, [r7, #24]
 8001b92:	4013      	ands	r3, r2
 8001b94:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001b96:	687b      	ldr	r3, [r7, #4]
 8001b98:	4a58      	ldr	r2, [pc, #352]	; (8001cfc <HAL_GPIO_Init+0x32c>)
 8001b9a:	4293      	cmp	r3, r2
 8001b9c:	d037      	beq.n	8001c0e <HAL_GPIO_Init+0x23e>
 8001b9e:	687b      	ldr	r3, [r7, #4]
 8001ba0:	4a57      	ldr	r2, [pc, #348]	; (8001d00 <HAL_GPIO_Init+0x330>)
 8001ba2:	4293      	cmp	r3, r2
 8001ba4:	d031      	beq.n	8001c0a <HAL_GPIO_Init+0x23a>
 8001ba6:	687b      	ldr	r3, [r7, #4]
 8001ba8:	4a56      	ldr	r2, [pc, #344]	; (8001d04 <HAL_GPIO_Init+0x334>)
 8001baa:	4293      	cmp	r3, r2
 8001bac:	d02b      	beq.n	8001c06 <HAL_GPIO_Init+0x236>
 8001bae:	687b      	ldr	r3, [r7, #4]
 8001bb0:	4a55      	ldr	r2, [pc, #340]	; (8001d08 <HAL_GPIO_Init+0x338>)
 8001bb2:	4293      	cmp	r3, r2
 8001bb4:	d025      	beq.n	8001c02 <HAL_GPIO_Init+0x232>
 8001bb6:	687b      	ldr	r3, [r7, #4]
 8001bb8:	4a54      	ldr	r2, [pc, #336]	; (8001d0c <HAL_GPIO_Init+0x33c>)
 8001bba:	4293      	cmp	r3, r2
 8001bbc:	d01f      	beq.n	8001bfe <HAL_GPIO_Init+0x22e>
 8001bbe:	687b      	ldr	r3, [r7, #4]
 8001bc0:	4a53      	ldr	r2, [pc, #332]	; (8001d10 <HAL_GPIO_Init+0x340>)
 8001bc2:	4293      	cmp	r3, r2
 8001bc4:	d019      	beq.n	8001bfa <HAL_GPIO_Init+0x22a>
 8001bc6:	687b      	ldr	r3, [r7, #4]
 8001bc8:	4a52      	ldr	r2, [pc, #328]	; (8001d14 <HAL_GPIO_Init+0x344>)
 8001bca:	4293      	cmp	r3, r2
 8001bcc:	d013      	beq.n	8001bf6 <HAL_GPIO_Init+0x226>
 8001bce:	687b      	ldr	r3, [r7, #4]
 8001bd0:	4a51      	ldr	r2, [pc, #324]	; (8001d18 <HAL_GPIO_Init+0x348>)
 8001bd2:	4293      	cmp	r3, r2
 8001bd4:	d00d      	beq.n	8001bf2 <HAL_GPIO_Init+0x222>
 8001bd6:	687b      	ldr	r3, [r7, #4]
 8001bd8:	4a50      	ldr	r2, [pc, #320]	; (8001d1c <HAL_GPIO_Init+0x34c>)
 8001bda:	4293      	cmp	r3, r2
 8001bdc:	d007      	beq.n	8001bee <HAL_GPIO_Init+0x21e>
 8001bde:	687b      	ldr	r3, [r7, #4]
 8001be0:	4a4f      	ldr	r2, [pc, #316]	; (8001d20 <HAL_GPIO_Init+0x350>)
 8001be2:	4293      	cmp	r3, r2
 8001be4:	d101      	bne.n	8001bea <HAL_GPIO_Init+0x21a>
 8001be6:	2309      	movs	r3, #9
 8001be8:	e012      	b.n	8001c10 <HAL_GPIO_Init+0x240>
 8001bea:	230a      	movs	r3, #10
 8001bec:	e010      	b.n	8001c10 <HAL_GPIO_Init+0x240>
 8001bee:	2308      	movs	r3, #8
 8001bf0:	e00e      	b.n	8001c10 <HAL_GPIO_Init+0x240>
 8001bf2:	2307      	movs	r3, #7
 8001bf4:	e00c      	b.n	8001c10 <HAL_GPIO_Init+0x240>
 8001bf6:	2306      	movs	r3, #6
 8001bf8:	e00a      	b.n	8001c10 <HAL_GPIO_Init+0x240>
 8001bfa:	2305      	movs	r3, #5
 8001bfc:	e008      	b.n	8001c10 <HAL_GPIO_Init+0x240>
 8001bfe:	2304      	movs	r3, #4
 8001c00:	e006      	b.n	8001c10 <HAL_GPIO_Init+0x240>
 8001c02:	2303      	movs	r3, #3
 8001c04:	e004      	b.n	8001c10 <HAL_GPIO_Init+0x240>
 8001c06:	2302      	movs	r3, #2
 8001c08:	e002      	b.n	8001c10 <HAL_GPIO_Init+0x240>
 8001c0a:	2301      	movs	r3, #1
 8001c0c:	e000      	b.n	8001c10 <HAL_GPIO_Init+0x240>
 8001c0e:	2300      	movs	r3, #0
 8001c10:	69fa      	ldr	r2, [r7, #28]
 8001c12:	f002 0203 	and.w	r2, r2, #3
 8001c16:	0092      	lsls	r2, r2, #2
 8001c18:	4093      	lsls	r3, r2
 8001c1a:	69ba      	ldr	r2, [r7, #24]
 8001c1c:	4313      	orrs	r3, r2
 8001c1e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001c20:	4935      	ldr	r1, [pc, #212]	; (8001cf8 <HAL_GPIO_Init+0x328>)
 8001c22:	69fb      	ldr	r3, [r7, #28]
 8001c24:	089b      	lsrs	r3, r3, #2
 8001c26:	3302      	adds	r3, #2
 8001c28:	69ba      	ldr	r2, [r7, #24]
 8001c2a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001c2e:	4b3d      	ldr	r3, [pc, #244]	; (8001d24 <HAL_GPIO_Init+0x354>)
 8001c30:	689b      	ldr	r3, [r3, #8]
 8001c32:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001c34:	693b      	ldr	r3, [r7, #16]
 8001c36:	43db      	mvns	r3, r3
 8001c38:	69ba      	ldr	r2, [r7, #24]
 8001c3a:	4013      	ands	r3, r2
 8001c3c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001c3e:	683b      	ldr	r3, [r7, #0]
 8001c40:	685b      	ldr	r3, [r3, #4]
 8001c42:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001c46:	2b00      	cmp	r3, #0
 8001c48:	d003      	beq.n	8001c52 <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8001c4a:	69ba      	ldr	r2, [r7, #24]
 8001c4c:	693b      	ldr	r3, [r7, #16]
 8001c4e:	4313      	orrs	r3, r2
 8001c50:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001c52:	4a34      	ldr	r2, [pc, #208]	; (8001d24 <HAL_GPIO_Init+0x354>)
 8001c54:	69bb      	ldr	r3, [r7, #24]
 8001c56:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001c58:	4b32      	ldr	r3, [pc, #200]	; (8001d24 <HAL_GPIO_Init+0x354>)
 8001c5a:	68db      	ldr	r3, [r3, #12]
 8001c5c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001c5e:	693b      	ldr	r3, [r7, #16]
 8001c60:	43db      	mvns	r3, r3
 8001c62:	69ba      	ldr	r2, [r7, #24]
 8001c64:	4013      	ands	r3, r2
 8001c66:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001c68:	683b      	ldr	r3, [r7, #0]
 8001c6a:	685b      	ldr	r3, [r3, #4]
 8001c6c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001c70:	2b00      	cmp	r3, #0
 8001c72:	d003      	beq.n	8001c7c <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8001c74:	69ba      	ldr	r2, [r7, #24]
 8001c76:	693b      	ldr	r3, [r7, #16]
 8001c78:	4313      	orrs	r3, r2
 8001c7a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001c7c:	4a29      	ldr	r2, [pc, #164]	; (8001d24 <HAL_GPIO_Init+0x354>)
 8001c7e:	69bb      	ldr	r3, [r7, #24]
 8001c80:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001c82:	4b28      	ldr	r3, [pc, #160]	; (8001d24 <HAL_GPIO_Init+0x354>)
 8001c84:	685b      	ldr	r3, [r3, #4]
 8001c86:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001c88:	693b      	ldr	r3, [r7, #16]
 8001c8a:	43db      	mvns	r3, r3
 8001c8c:	69ba      	ldr	r2, [r7, #24]
 8001c8e:	4013      	ands	r3, r2
 8001c90:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001c92:	683b      	ldr	r3, [r7, #0]
 8001c94:	685b      	ldr	r3, [r3, #4]
 8001c96:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001c9a:	2b00      	cmp	r3, #0
 8001c9c:	d003      	beq.n	8001ca6 <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8001c9e:	69ba      	ldr	r2, [r7, #24]
 8001ca0:	693b      	ldr	r3, [r7, #16]
 8001ca2:	4313      	orrs	r3, r2
 8001ca4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001ca6:	4a1f      	ldr	r2, [pc, #124]	; (8001d24 <HAL_GPIO_Init+0x354>)
 8001ca8:	69bb      	ldr	r3, [r7, #24]
 8001caa:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001cac:	4b1d      	ldr	r3, [pc, #116]	; (8001d24 <HAL_GPIO_Init+0x354>)
 8001cae:	681b      	ldr	r3, [r3, #0]
 8001cb0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001cb2:	693b      	ldr	r3, [r7, #16]
 8001cb4:	43db      	mvns	r3, r3
 8001cb6:	69ba      	ldr	r2, [r7, #24]
 8001cb8:	4013      	ands	r3, r2
 8001cba:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001cbc:	683b      	ldr	r3, [r7, #0]
 8001cbe:	685b      	ldr	r3, [r3, #4]
 8001cc0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001cc4:	2b00      	cmp	r3, #0
 8001cc6:	d003      	beq.n	8001cd0 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8001cc8:	69ba      	ldr	r2, [r7, #24]
 8001cca:	693b      	ldr	r3, [r7, #16]
 8001ccc:	4313      	orrs	r3, r2
 8001cce:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001cd0:	4a14      	ldr	r2, [pc, #80]	; (8001d24 <HAL_GPIO_Init+0x354>)
 8001cd2:	69bb      	ldr	r3, [r7, #24]
 8001cd4:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001cd6:	69fb      	ldr	r3, [r7, #28]
 8001cd8:	3301      	adds	r3, #1
 8001cda:	61fb      	str	r3, [r7, #28]
 8001cdc:	69fb      	ldr	r3, [r7, #28]
 8001cde:	2b0f      	cmp	r3, #15
 8001ce0:	f67f ae84 	bls.w	80019ec <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001ce4:	bf00      	nop
 8001ce6:	bf00      	nop
 8001ce8:	3724      	adds	r7, #36	; 0x24
 8001cea:	46bd      	mov	sp, r7
 8001cec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cf0:	4770      	bx	lr
 8001cf2:	bf00      	nop
 8001cf4:	40023800 	.word	0x40023800
 8001cf8:	40013800 	.word	0x40013800
 8001cfc:	40020000 	.word	0x40020000
 8001d00:	40020400 	.word	0x40020400
 8001d04:	40020800 	.word	0x40020800
 8001d08:	40020c00 	.word	0x40020c00
 8001d0c:	40021000 	.word	0x40021000
 8001d10:	40021400 	.word	0x40021400
 8001d14:	40021800 	.word	0x40021800
 8001d18:	40021c00 	.word	0x40021c00
 8001d1c:	40022000 	.word	0x40022000
 8001d20:	40022400 	.word	0x40022400
 8001d24:	40013c00 	.word	0x40013c00

08001d28 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8001d28:	b580      	push	{r7, lr}
 8001d2a:	b084      	sub	sp, #16
 8001d2c:	af00      	add	r7, sp, #0
 8001d2e:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8001d30:	687b      	ldr	r3, [r7, #4]
 8001d32:	2b00      	cmp	r3, #0
 8001d34:	d101      	bne.n	8001d3a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8001d36:	2301      	movs	r3, #1
 8001d38:	e12b      	b.n	8001f92 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8001d3a:	687b      	ldr	r3, [r7, #4]
 8001d3c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001d40:	b2db      	uxtb	r3, r3
 8001d42:	2b00      	cmp	r3, #0
 8001d44:	d106      	bne.n	8001d54 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8001d46:	687b      	ldr	r3, [r7, #4]
 8001d48:	2200      	movs	r2, #0
 8001d4a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8001d4e:	6878      	ldr	r0, [r7, #4]
 8001d50:	f7ff fb4e 	bl	80013f0 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8001d54:	687b      	ldr	r3, [r7, #4]
 8001d56:	2224      	movs	r2, #36	; 0x24
 8001d58:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8001d5c:	687b      	ldr	r3, [r7, #4]
 8001d5e:	681b      	ldr	r3, [r3, #0]
 8001d60:	681a      	ldr	r2, [r3, #0]
 8001d62:	687b      	ldr	r3, [r7, #4]
 8001d64:	681b      	ldr	r3, [r3, #0]
 8001d66:	f022 0201 	bic.w	r2, r2, #1
 8001d6a:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8001d6c:	687b      	ldr	r3, [r7, #4]
 8001d6e:	681b      	ldr	r3, [r3, #0]
 8001d70:	681a      	ldr	r2, [r3, #0]
 8001d72:	687b      	ldr	r3, [r7, #4]
 8001d74:	681b      	ldr	r3, [r3, #0]
 8001d76:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8001d7a:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8001d7c:	687b      	ldr	r3, [r7, #4]
 8001d7e:	681b      	ldr	r3, [r3, #0]
 8001d80:	681a      	ldr	r2, [r3, #0]
 8001d82:	687b      	ldr	r3, [r7, #4]
 8001d84:	681b      	ldr	r3, [r3, #0]
 8001d86:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8001d8a:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8001d8c:	f001 f8c2 	bl	8002f14 <HAL_RCC_GetPCLK1Freq>
 8001d90:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8001d92:	687b      	ldr	r3, [r7, #4]
 8001d94:	685b      	ldr	r3, [r3, #4]
 8001d96:	4a81      	ldr	r2, [pc, #516]	; (8001f9c <HAL_I2C_Init+0x274>)
 8001d98:	4293      	cmp	r3, r2
 8001d9a:	d807      	bhi.n	8001dac <HAL_I2C_Init+0x84>
 8001d9c:	68fb      	ldr	r3, [r7, #12]
 8001d9e:	4a80      	ldr	r2, [pc, #512]	; (8001fa0 <HAL_I2C_Init+0x278>)
 8001da0:	4293      	cmp	r3, r2
 8001da2:	bf94      	ite	ls
 8001da4:	2301      	movls	r3, #1
 8001da6:	2300      	movhi	r3, #0
 8001da8:	b2db      	uxtb	r3, r3
 8001daa:	e006      	b.n	8001dba <HAL_I2C_Init+0x92>
 8001dac:	68fb      	ldr	r3, [r7, #12]
 8001dae:	4a7d      	ldr	r2, [pc, #500]	; (8001fa4 <HAL_I2C_Init+0x27c>)
 8001db0:	4293      	cmp	r3, r2
 8001db2:	bf94      	ite	ls
 8001db4:	2301      	movls	r3, #1
 8001db6:	2300      	movhi	r3, #0
 8001db8:	b2db      	uxtb	r3, r3
 8001dba:	2b00      	cmp	r3, #0
 8001dbc:	d001      	beq.n	8001dc2 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8001dbe:	2301      	movs	r3, #1
 8001dc0:	e0e7      	b.n	8001f92 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8001dc2:	68fb      	ldr	r3, [r7, #12]
 8001dc4:	4a78      	ldr	r2, [pc, #480]	; (8001fa8 <HAL_I2C_Init+0x280>)
 8001dc6:	fba2 2303 	umull	r2, r3, r2, r3
 8001dca:	0c9b      	lsrs	r3, r3, #18
 8001dcc:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8001dce:	687b      	ldr	r3, [r7, #4]
 8001dd0:	681b      	ldr	r3, [r3, #0]
 8001dd2:	685b      	ldr	r3, [r3, #4]
 8001dd4:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8001dd8:	687b      	ldr	r3, [r7, #4]
 8001dda:	681b      	ldr	r3, [r3, #0]
 8001ddc:	68ba      	ldr	r2, [r7, #8]
 8001dde:	430a      	orrs	r2, r1
 8001de0:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8001de2:	687b      	ldr	r3, [r7, #4]
 8001de4:	681b      	ldr	r3, [r3, #0]
 8001de6:	6a1b      	ldr	r3, [r3, #32]
 8001de8:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8001dec:	687b      	ldr	r3, [r7, #4]
 8001dee:	685b      	ldr	r3, [r3, #4]
 8001df0:	4a6a      	ldr	r2, [pc, #424]	; (8001f9c <HAL_I2C_Init+0x274>)
 8001df2:	4293      	cmp	r3, r2
 8001df4:	d802      	bhi.n	8001dfc <HAL_I2C_Init+0xd4>
 8001df6:	68bb      	ldr	r3, [r7, #8]
 8001df8:	3301      	adds	r3, #1
 8001dfa:	e009      	b.n	8001e10 <HAL_I2C_Init+0xe8>
 8001dfc:	68bb      	ldr	r3, [r7, #8]
 8001dfe:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8001e02:	fb02 f303 	mul.w	r3, r2, r3
 8001e06:	4a69      	ldr	r2, [pc, #420]	; (8001fac <HAL_I2C_Init+0x284>)
 8001e08:	fba2 2303 	umull	r2, r3, r2, r3
 8001e0c:	099b      	lsrs	r3, r3, #6
 8001e0e:	3301      	adds	r3, #1
 8001e10:	687a      	ldr	r2, [r7, #4]
 8001e12:	6812      	ldr	r2, [r2, #0]
 8001e14:	430b      	orrs	r3, r1
 8001e16:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8001e18:	687b      	ldr	r3, [r7, #4]
 8001e1a:	681b      	ldr	r3, [r3, #0]
 8001e1c:	69db      	ldr	r3, [r3, #28]
 8001e1e:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8001e22:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8001e26:	687b      	ldr	r3, [r7, #4]
 8001e28:	685b      	ldr	r3, [r3, #4]
 8001e2a:	495c      	ldr	r1, [pc, #368]	; (8001f9c <HAL_I2C_Init+0x274>)
 8001e2c:	428b      	cmp	r3, r1
 8001e2e:	d819      	bhi.n	8001e64 <HAL_I2C_Init+0x13c>
 8001e30:	68fb      	ldr	r3, [r7, #12]
 8001e32:	1e59      	subs	r1, r3, #1
 8001e34:	687b      	ldr	r3, [r7, #4]
 8001e36:	685b      	ldr	r3, [r3, #4]
 8001e38:	005b      	lsls	r3, r3, #1
 8001e3a:	fbb1 f3f3 	udiv	r3, r1, r3
 8001e3e:	1c59      	adds	r1, r3, #1
 8001e40:	f640 73fc 	movw	r3, #4092	; 0xffc
 8001e44:	400b      	ands	r3, r1
 8001e46:	2b00      	cmp	r3, #0
 8001e48:	d00a      	beq.n	8001e60 <HAL_I2C_Init+0x138>
 8001e4a:	68fb      	ldr	r3, [r7, #12]
 8001e4c:	1e59      	subs	r1, r3, #1
 8001e4e:	687b      	ldr	r3, [r7, #4]
 8001e50:	685b      	ldr	r3, [r3, #4]
 8001e52:	005b      	lsls	r3, r3, #1
 8001e54:	fbb1 f3f3 	udiv	r3, r1, r3
 8001e58:	3301      	adds	r3, #1
 8001e5a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001e5e:	e051      	b.n	8001f04 <HAL_I2C_Init+0x1dc>
 8001e60:	2304      	movs	r3, #4
 8001e62:	e04f      	b.n	8001f04 <HAL_I2C_Init+0x1dc>
 8001e64:	687b      	ldr	r3, [r7, #4]
 8001e66:	689b      	ldr	r3, [r3, #8]
 8001e68:	2b00      	cmp	r3, #0
 8001e6a:	d111      	bne.n	8001e90 <HAL_I2C_Init+0x168>
 8001e6c:	68fb      	ldr	r3, [r7, #12]
 8001e6e:	1e58      	subs	r0, r3, #1
 8001e70:	687b      	ldr	r3, [r7, #4]
 8001e72:	6859      	ldr	r1, [r3, #4]
 8001e74:	460b      	mov	r3, r1
 8001e76:	005b      	lsls	r3, r3, #1
 8001e78:	440b      	add	r3, r1
 8001e7a:	fbb0 f3f3 	udiv	r3, r0, r3
 8001e7e:	3301      	adds	r3, #1
 8001e80:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001e84:	2b00      	cmp	r3, #0
 8001e86:	bf0c      	ite	eq
 8001e88:	2301      	moveq	r3, #1
 8001e8a:	2300      	movne	r3, #0
 8001e8c:	b2db      	uxtb	r3, r3
 8001e8e:	e012      	b.n	8001eb6 <HAL_I2C_Init+0x18e>
 8001e90:	68fb      	ldr	r3, [r7, #12]
 8001e92:	1e58      	subs	r0, r3, #1
 8001e94:	687b      	ldr	r3, [r7, #4]
 8001e96:	6859      	ldr	r1, [r3, #4]
 8001e98:	460b      	mov	r3, r1
 8001e9a:	009b      	lsls	r3, r3, #2
 8001e9c:	440b      	add	r3, r1
 8001e9e:	0099      	lsls	r1, r3, #2
 8001ea0:	440b      	add	r3, r1
 8001ea2:	fbb0 f3f3 	udiv	r3, r0, r3
 8001ea6:	3301      	adds	r3, #1
 8001ea8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001eac:	2b00      	cmp	r3, #0
 8001eae:	bf0c      	ite	eq
 8001eb0:	2301      	moveq	r3, #1
 8001eb2:	2300      	movne	r3, #0
 8001eb4:	b2db      	uxtb	r3, r3
 8001eb6:	2b00      	cmp	r3, #0
 8001eb8:	d001      	beq.n	8001ebe <HAL_I2C_Init+0x196>
 8001eba:	2301      	movs	r3, #1
 8001ebc:	e022      	b.n	8001f04 <HAL_I2C_Init+0x1dc>
 8001ebe:	687b      	ldr	r3, [r7, #4]
 8001ec0:	689b      	ldr	r3, [r3, #8]
 8001ec2:	2b00      	cmp	r3, #0
 8001ec4:	d10e      	bne.n	8001ee4 <HAL_I2C_Init+0x1bc>
 8001ec6:	68fb      	ldr	r3, [r7, #12]
 8001ec8:	1e58      	subs	r0, r3, #1
 8001eca:	687b      	ldr	r3, [r7, #4]
 8001ecc:	6859      	ldr	r1, [r3, #4]
 8001ece:	460b      	mov	r3, r1
 8001ed0:	005b      	lsls	r3, r3, #1
 8001ed2:	440b      	add	r3, r1
 8001ed4:	fbb0 f3f3 	udiv	r3, r0, r3
 8001ed8:	3301      	adds	r3, #1
 8001eda:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001ede:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001ee2:	e00f      	b.n	8001f04 <HAL_I2C_Init+0x1dc>
 8001ee4:	68fb      	ldr	r3, [r7, #12]
 8001ee6:	1e58      	subs	r0, r3, #1
 8001ee8:	687b      	ldr	r3, [r7, #4]
 8001eea:	6859      	ldr	r1, [r3, #4]
 8001eec:	460b      	mov	r3, r1
 8001eee:	009b      	lsls	r3, r3, #2
 8001ef0:	440b      	add	r3, r1
 8001ef2:	0099      	lsls	r1, r3, #2
 8001ef4:	440b      	add	r3, r1
 8001ef6:	fbb0 f3f3 	udiv	r3, r0, r3
 8001efa:	3301      	adds	r3, #1
 8001efc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001f00:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8001f04:	6879      	ldr	r1, [r7, #4]
 8001f06:	6809      	ldr	r1, [r1, #0]
 8001f08:	4313      	orrs	r3, r2
 8001f0a:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8001f0c:	687b      	ldr	r3, [r7, #4]
 8001f0e:	681b      	ldr	r3, [r3, #0]
 8001f10:	681b      	ldr	r3, [r3, #0]
 8001f12:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8001f16:	687b      	ldr	r3, [r7, #4]
 8001f18:	69da      	ldr	r2, [r3, #28]
 8001f1a:	687b      	ldr	r3, [r7, #4]
 8001f1c:	6a1b      	ldr	r3, [r3, #32]
 8001f1e:	431a      	orrs	r2, r3
 8001f20:	687b      	ldr	r3, [r7, #4]
 8001f22:	681b      	ldr	r3, [r3, #0]
 8001f24:	430a      	orrs	r2, r1
 8001f26:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8001f28:	687b      	ldr	r3, [r7, #4]
 8001f2a:	681b      	ldr	r3, [r3, #0]
 8001f2c:	689b      	ldr	r3, [r3, #8]
 8001f2e:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8001f32:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8001f36:	687a      	ldr	r2, [r7, #4]
 8001f38:	6911      	ldr	r1, [r2, #16]
 8001f3a:	687a      	ldr	r2, [r7, #4]
 8001f3c:	68d2      	ldr	r2, [r2, #12]
 8001f3e:	4311      	orrs	r1, r2
 8001f40:	687a      	ldr	r2, [r7, #4]
 8001f42:	6812      	ldr	r2, [r2, #0]
 8001f44:	430b      	orrs	r3, r1
 8001f46:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8001f48:	687b      	ldr	r3, [r7, #4]
 8001f4a:	681b      	ldr	r3, [r3, #0]
 8001f4c:	68db      	ldr	r3, [r3, #12]
 8001f4e:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8001f52:	687b      	ldr	r3, [r7, #4]
 8001f54:	695a      	ldr	r2, [r3, #20]
 8001f56:	687b      	ldr	r3, [r7, #4]
 8001f58:	699b      	ldr	r3, [r3, #24]
 8001f5a:	431a      	orrs	r2, r3
 8001f5c:	687b      	ldr	r3, [r7, #4]
 8001f5e:	681b      	ldr	r3, [r3, #0]
 8001f60:	430a      	orrs	r2, r1
 8001f62:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8001f64:	687b      	ldr	r3, [r7, #4]
 8001f66:	681b      	ldr	r3, [r3, #0]
 8001f68:	681a      	ldr	r2, [r3, #0]
 8001f6a:	687b      	ldr	r3, [r7, #4]
 8001f6c:	681b      	ldr	r3, [r3, #0]
 8001f6e:	f042 0201 	orr.w	r2, r2, #1
 8001f72:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001f74:	687b      	ldr	r3, [r7, #4]
 8001f76:	2200      	movs	r2, #0
 8001f78:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8001f7a:	687b      	ldr	r3, [r7, #4]
 8001f7c:	2220      	movs	r2, #32
 8001f7e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8001f82:	687b      	ldr	r3, [r7, #4]
 8001f84:	2200      	movs	r2, #0
 8001f86:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8001f88:	687b      	ldr	r3, [r7, #4]
 8001f8a:	2200      	movs	r2, #0
 8001f8c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8001f90:	2300      	movs	r3, #0
}
 8001f92:	4618      	mov	r0, r3
 8001f94:	3710      	adds	r7, #16
 8001f96:	46bd      	mov	sp, r7
 8001f98:	bd80      	pop	{r7, pc}
 8001f9a:	bf00      	nop
 8001f9c:	000186a0 	.word	0x000186a0
 8001fa0:	001e847f 	.word	0x001e847f
 8001fa4:	003d08ff 	.word	0x003d08ff
 8001fa8:	431bde83 	.word	0x431bde83
 8001fac:	10624dd3 	.word	0x10624dd3

08001fb0 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001fb0:	b580      	push	{r7, lr}
 8001fb2:	b088      	sub	sp, #32
 8001fb4:	af02      	add	r7, sp, #8
 8001fb6:	60f8      	str	r0, [r7, #12]
 8001fb8:	607a      	str	r2, [r7, #4]
 8001fba:	461a      	mov	r2, r3
 8001fbc:	460b      	mov	r3, r1
 8001fbe:	817b      	strh	r3, [r7, #10]
 8001fc0:	4613      	mov	r3, r2
 8001fc2:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8001fc4:	f7ff fbee 	bl	80017a4 <HAL_GetTick>
 8001fc8:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001fca:	68fb      	ldr	r3, [r7, #12]
 8001fcc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001fd0:	b2db      	uxtb	r3, r3
 8001fd2:	2b20      	cmp	r3, #32
 8001fd4:	f040 80e0 	bne.w	8002198 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8001fd8:	697b      	ldr	r3, [r7, #20]
 8001fda:	9300      	str	r3, [sp, #0]
 8001fdc:	2319      	movs	r3, #25
 8001fde:	2201      	movs	r2, #1
 8001fe0:	4970      	ldr	r1, [pc, #448]	; (80021a4 <HAL_I2C_Master_Transmit+0x1f4>)
 8001fe2:	68f8      	ldr	r0, [r7, #12]
 8001fe4:	f000 f964 	bl	80022b0 <I2C_WaitOnFlagUntilTimeout>
 8001fe8:	4603      	mov	r3, r0
 8001fea:	2b00      	cmp	r3, #0
 8001fec:	d001      	beq.n	8001ff2 <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8001fee:	2302      	movs	r3, #2
 8001ff0:	e0d3      	b.n	800219a <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001ff2:	68fb      	ldr	r3, [r7, #12]
 8001ff4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001ff8:	2b01      	cmp	r3, #1
 8001ffa:	d101      	bne.n	8002000 <HAL_I2C_Master_Transmit+0x50>
 8001ffc:	2302      	movs	r3, #2
 8001ffe:	e0cc      	b.n	800219a <HAL_I2C_Master_Transmit+0x1ea>
 8002000:	68fb      	ldr	r3, [r7, #12]
 8002002:	2201      	movs	r2, #1
 8002004:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8002008:	68fb      	ldr	r3, [r7, #12]
 800200a:	681b      	ldr	r3, [r3, #0]
 800200c:	681b      	ldr	r3, [r3, #0]
 800200e:	f003 0301 	and.w	r3, r3, #1
 8002012:	2b01      	cmp	r3, #1
 8002014:	d007      	beq.n	8002026 <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8002016:	68fb      	ldr	r3, [r7, #12]
 8002018:	681b      	ldr	r3, [r3, #0]
 800201a:	681a      	ldr	r2, [r3, #0]
 800201c:	68fb      	ldr	r3, [r7, #12]
 800201e:	681b      	ldr	r3, [r3, #0]
 8002020:	f042 0201 	orr.w	r2, r2, #1
 8002024:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002026:	68fb      	ldr	r3, [r7, #12]
 8002028:	681b      	ldr	r3, [r3, #0]
 800202a:	681a      	ldr	r2, [r3, #0]
 800202c:	68fb      	ldr	r3, [r7, #12]
 800202e:	681b      	ldr	r3, [r3, #0]
 8002030:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002034:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8002036:	68fb      	ldr	r3, [r7, #12]
 8002038:	2221      	movs	r2, #33	; 0x21
 800203a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 800203e:	68fb      	ldr	r3, [r7, #12]
 8002040:	2210      	movs	r2, #16
 8002042:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8002046:	68fb      	ldr	r3, [r7, #12]
 8002048:	2200      	movs	r2, #0
 800204a:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800204c:	68fb      	ldr	r3, [r7, #12]
 800204e:	687a      	ldr	r2, [r7, #4]
 8002050:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8002052:	68fb      	ldr	r3, [r7, #12]
 8002054:	893a      	ldrh	r2, [r7, #8]
 8002056:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8002058:	68fb      	ldr	r3, [r7, #12]
 800205a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800205c:	b29a      	uxth	r2, r3
 800205e:	68fb      	ldr	r3, [r7, #12]
 8002060:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002062:	68fb      	ldr	r3, [r7, #12]
 8002064:	4a50      	ldr	r2, [pc, #320]	; (80021a8 <HAL_I2C_Master_Transmit+0x1f8>)
 8002066:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8002068:	8979      	ldrh	r1, [r7, #10]
 800206a:	697b      	ldr	r3, [r7, #20]
 800206c:	6a3a      	ldr	r2, [r7, #32]
 800206e:	68f8      	ldr	r0, [r7, #12]
 8002070:	f000 f89c 	bl	80021ac <I2C_MasterRequestWrite>
 8002074:	4603      	mov	r3, r0
 8002076:	2b00      	cmp	r3, #0
 8002078:	d001      	beq.n	800207e <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 800207a:	2301      	movs	r3, #1
 800207c:	e08d      	b.n	800219a <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800207e:	2300      	movs	r3, #0
 8002080:	613b      	str	r3, [r7, #16]
 8002082:	68fb      	ldr	r3, [r7, #12]
 8002084:	681b      	ldr	r3, [r3, #0]
 8002086:	695b      	ldr	r3, [r3, #20]
 8002088:	613b      	str	r3, [r7, #16]
 800208a:	68fb      	ldr	r3, [r7, #12]
 800208c:	681b      	ldr	r3, [r3, #0]
 800208e:	699b      	ldr	r3, [r3, #24]
 8002090:	613b      	str	r3, [r7, #16]
 8002092:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8002094:	e066      	b.n	8002164 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002096:	697a      	ldr	r2, [r7, #20]
 8002098:	6a39      	ldr	r1, [r7, #32]
 800209a:	68f8      	ldr	r0, [r7, #12]
 800209c:	f000 f9de 	bl	800245c <I2C_WaitOnTXEFlagUntilTimeout>
 80020a0:	4603      	mov	r3, r0
 80020a2:	2b00      	cmp	r3, #0
 80020a4:	d00d      	beq.n	80020c2 <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80020a6:	68fb      	ldr	r3, [r7, #12]
 80020a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80020aa:	2b04      	cmp	r3, #4
 80020ac:	d107      	bne.n	80020be <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80020ae:	68fb      	ldr	r3, [r7, #12]
 80020b0:	681b      	ldr	r3, [r3, #0]
 80020b2:	681a      	ldr	r2, [r3, #0]
 80020b4:	68fb      	ldr	r3, [r7, #12]
 80020b6:	681b      	ldr	r3, [r3, #0]
 80020b8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80020bc:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80020be:	2301      	movs	r3, #1
 80020c0:	e06b      	b.n	800219a <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80020c2:	68fb      	ldr	r3, [r7, #12]
 80020c4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80020c6:	781a      	ldrb	r2, [r3, #0]
 80020c8:	68fb      	ldr	r3, [r7, #12]
 80020ca:	681b      	ldr	r3, [r3, #0]
 80020cc:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80020ce:	68fb      	ldr	r3, [r7, #12]
 80020d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80020d2:	1c5a      	adds	r2, r3, #1
 80020d4:	68fb      	ldr	r3, [r7, #12]
 80020d6:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 80020d8:	68fb      	ldr	r3, [r7, #12]
 80020da:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80020dc:	b29b      	uxth	r3, r3
 80020de:	3b01      	subs	r3, #1
 80020e0:	b29a      	uxth	r2, r3
 80020e2:	68fb      	ldr	r3, [r7, #12]
 80020e4:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 80020e6:	68fb      	ldr	r3, [r7, #12]
 80020e8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80020ea:	3b01      	subs	r3, #1
 80020ec:	b29a      	uxth	r2, r3
 80020ee:	68fb      	ldr	r3, [r7, #12]
 80020f0:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 80020f2:	68fb      	ldr	r3, [r7, #12]
 80020f4:	681b      	ldr	r3, [r3, #0]
 80020f6:	695b      	ldr	r3, [r3, #20]
 80020f8:	f003 0304 	and.w	r3, r3, #4
 80020fc:	2b04      	cmp	r3, #4
 80020fe:	d11b      	bne.n	8002138 <HAL_I2C_Master_Transmit+0x188>
 8002100:	68fb      	ldr	r3, [r7, #12]
 8002102:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002104:	2b00      	cmp	r3, #0
 8002106:	d017      	beq.n	8002138 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002108:	68fb      	ldr	r3, [r7, #12]
 800210a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800210c:	781a      	ldrb	r2, [r3, #0]
 800210e:	68fb      	ldr	r3, [r7, #12]
 8002110:	681b      	ldr	r3, [r3, #0]
 8002112:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8002114:	68fb      	ldr	r3, [r7, #12]
 8002116:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002118:	1c5a      	adds	r2, r3, #1
 800211a:	68fb      	ldr	r3, [r7, #12]
 800211c:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 800211e:	68fb      	ldr	r3, [r7, #12]
 8002120:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002122:	b29b      	uxth	r3, r3
 8002124:	3b01      	subs	r3, #1
 8002126:	b29a      	uxth	r2, r3
 8002128:	68fb      	ldr	r3, [r7, #12]
 800212a:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 800212c:	68fb      	ldr	r3, [r7, #12]
 800212e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002130:	3b01      	subs	r3, #1
 8002132:	b29a      	uxth	r2, r3
 8002134:	68fb      	ldr	r3, [r7, #12]
 8002136:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002138:	697a      	ldr	r2, [r7, #20]
 800213a:	6a39      	ldr	r1, [r7, #32]
 800213c:	68f8      	ldr	r0, [r7, #12]
 800213e:	f000 f9ce 	bl	80024de <I2C_WaitOnBTFFlagUntilTimeout>
 8002142:	4603      	mov	r3, r0
 8002144:	2b00      	cmp	r3, #0
 8002146:	d00d      	beq.n	8002164 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002148:	68fb      	ldr	r3, [r7, #12]
 800214a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800214c:	2b04      	cmp	r3, #4
 800214e:	d107      	bne.n	8002160 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002150:	68fb      	ldr	r3, [r7, #12]
 8002152:	681b      	ldr	r3, [r3, #0]
 8002154:	681a      	ldr	r2, [r3, #0]
 8002156:	68fb      	ldr	r3, [r7, #12]
 8002158:	681b      	ldr	r3, [r3, #0]
 800215a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800215e:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8002160:	2301      	movs	r3, #1
 8002162:	e01a      	b.n	800219a <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8002164:	68fb      	ldr	r3, [r7, #12]
 8002166:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002168:	2b00      	cmp	r3, #0
 800216a:	d194      	bne.n	8002096 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800216c:	68fb      	ldr	r3, [r7, #12]
 800216e:	681b      	ldr	r3, [r3, #0]
 8002170:	681a      	ldr	r2, [r3, #0]
 8002172:	68fb      	ldr	r3, [r7, #12]
 8002174:	681b      	ldr	r3, [r3, #0]
 8002176:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800217a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800217c:	68fb      	ldr	r3, [r7, #12]
 800217e:	2220      	movs	r2, #32
 8002180:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002184:	68fb      	ldr	r3, [r7, #12]
 8002186:	2200      	movs	r2, #0
 8002188:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800218c:	68fb      	ldr	r3, [r7, #12]
 800218e:	2200      	movs	r2, #0
 8002190:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8002194:	2300      	movs	r3, #0
 8002196:	e000      	b.n	800219a <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8002198:	2302      	movs	r3, #2
  }
}
 800219a:	4618      	mov	r0, r3
 800219c:	3718      	adds	r7, #24
 800219e:	46bd      	mov	sp, r7
 80021a0:	bd80      	pop	{r7, pc}
 80021a2:	bf00      	nop
 80021a4:	00100002 	.word	0x00100002
 80021a8:	ffff0000 	.word	0xffff0000

080021ac <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 80021ac:	b580      	push	{r7, lr}
 80021ae:	b088      	sub	sp, #32
 80021b0:	af02      	add	r7, sp, #8
 80021b2:	60f8      	str	r0, [r7, #12]
 80021b4:	607a      	str	r2, [r7, #4]
 80021b6:	603b      	str	r3, [r7, #0]
 80021b8:	460b      	mov	r3, r1
 80021ba:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80021bc:	68fb      	ldr	r3, [r7, #12]
 80021be:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80021c0:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 80021c2:	697b      	ldr	r3, [r7, #20]
 80021c4:	2b08      	cmp	r3, #8
 80021c6:	d006      	beq.n	80021d6 <I2C_MasterRequestWrite+0x2a>
 80021c8:	697b      	ldr	r3, [r7, #20]
 80021ca:	2b01      	cmp	r3, #1
 80021cc:	d003      	beq.n	80021d6 <I2C_MasterRequestWrite+0x2a>
 80021ce:	697b      	ldr	r3, [r7, #20]
 80021d0:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80021d4:	d108      	bne.n	80021e8 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80021d6:	68fb      	ldr	r3, [r7, #12]
 80021d8:	681b      	ldr	r3, [r3, #0]
 80021da:	681a      	ldr	r2, [r3, #0]
 80021dc:	68fb      	ldr	r3, [r7, #12]
 80021de:	681b      	ldr	r3, [r3, #0]
 80021e0:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80021e4:	601a      	str	r2, [r3, #0]
 80021e6:	e00b      	b.n	8002200 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 80021e8:	68fb      	ldr	r3, [r7, #12]
 80021ea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80021ec:	2b12      	cmp	r3, #18
 80021ee:	d107      	bne.n	8002200 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80021f0:	68fb      	ldr	r3, [r7, #12]
 80021f2:	681b      	ldr	r3, [r3, #0]
 80021f4:	681a      	ldr	r2, [r3, #0]
 80021f6:	68fb      	ldr	r3, [r7, #12]
 80021f8:	681b      	ldr	r3, [r3, #0]
 80021fa:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80021fe:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8002200:	683b      	ldr	r3, [r7, #0]
 8002202:	9300      	str	r3, [sp, #0]
 8002204:	687b      	ldr	r3, [r7, #4]
 8002206:	2200      	movs	r2, #0
 8002208:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 800220c:	68f8      	ldr	r0, [r7, #12]
 800220e:	f000 f84f 	bl	80022b0 <I2C_WaitOnFlagUntilTimeout>
 8002212:	4603      	mov	r3, r0
 8002214:	2b00      	cmp	r3, #0
 8002216:	d00d      	beq.n	8002234 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8002218:	68fb      	ldr	r3, [r7, #12]
 800221a:	681b      	ldr	r3, [r3, #0]
 800221c:	681b      	ldr	r3, [r3, #0]
 800221e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002222:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002226:	d103      	bne.n	8002230 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8002228:	68fb      	ldr	r3, [r7, #12]
 800222a:	f44f 7200 	mov.w	r2, #512	; 0x200
 800222e:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8002230:	2303      	movs	r3, #3
 8002232:	e035      	b.n	80022a0 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8002234:	68fb      	ldr	r3, [r7, #12]
 8002236:	691b      	ldr	r3, [r3, #16]
 8002238:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800223c:	d108      	bne.n	8002250 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800223e:	897b      	ldrh	r3, [r7, #10]
 8002240:	b2db      	uxtb	r3, r3
 8002242:	461a      	mov	r2, r3
 8002244:	68fb      	ldr	r3, [r7, #12]
 8002246:	681b      	ldr	r3, [r3, #0]
 8002248:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 800224c:	611a      	str	r2, [r3, #16]
 800224e:	e01b      	b.n	8002288 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8002250:	897b      	ldrh	r3, [r7, #10]
 8002252:	11db      	asrs	r3, r3, #7
 8002254:	b2db      	uxtb	r3, r3
 8002256:	f003 0306 	and.w	r3, r3, #6
 800225a:	b2db      	uxtb	r3, r3
 800225c:	f063 030f 	orn	r3, r3, #15
 8002260:	b2da      	uxtb	r2, r3
 8002262:	68fb      	ldr	r3, [r7, #12]
 8002264:	681b      	ldr	r3, [r3, #0]
 8002266:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8002268:	683b      	ldr	r3, [r7, #0]
 800226a:	687a      	ldr	r2, [r7, #4]
 800226c:	490e      	ldr	r1, [pc, #56]	; (80022a8 <I2C_MasterRequestWrite+0xfc>)
 800226e:	68f8      	ldr	r0, [r7, #12]
 8002270:	f000 f875 	bl	800235e <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002274:	4603      	mov	r3, r0
 8002276:	2b00      	cmp	r3, #0
 8002278:	d001      	beq.n	800227e <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 800227a:	2301      	movs	r3, #1
 800227c:	e010      	b.n	80022a0 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 800227e:	897b      	ldrh	r3, [r7, #10]
 8002280:	b2da      	uxtb	r2, r3
 8002282:	68fb      	ldr	r3, [r7, #12]
 8002284:	681b      	ldr	r3, [r3, #0]
 8002286:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8002288:	683b      	ldr	r3, [r7, #0]
 800228a:	687a      	ldr	r2, [r7, #4]
 800228c:	4907      	ldr	r1, [pc, #28]	; (80022ac <I2C_MasterRequestWrite+0x100>)
 800228e:	68f8      	ldr	r0, [r7, #12]
 8002290:	f000 f865 	bl	800235e <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002294:	4603      	mov	r3, r0
 8002296:	2b00      	cmp	r3, #0
 8002298:	d001      	beq.n	800229e <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 800229a:	2301      	movs	r3, #1
 800229c:	e000      	b.n	80022a0 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 800229e:	2300      	movs	r3, #0
}
 80022a0:	4618      	mov	r0, r3
 80022a2:	3718      	adds	r7, #24
 80022a4:	46bd      	mov	sp, r7
 80022a6:	bd80      	pop	{r7, pc}
 80022a8:	00010008 	.word	0x00010008
 80022ac:	00010002 	.word	0x00010002

080022b0 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 80022b0:	b580      	push	{r7, lr}
 80022b2:	b084      	sub	sp, #16
 80022b4:	af00      	add	r7, sp, #0
 80022b6:	60f8      	str	r0, [r7, #12]
 80022b8:	60b9      	str	r1, [r7, #8]
 80022ba:	603b      	str	r3, [r7, #0]
 80022bc:	4613      	mov	r3, r2
 80022be:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80022c0:	e025      	b.n	800230e <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80022c2:	683b      	ldr	r3, [r7, #0]
 80022c4:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80022c8:	d021      	beq.n	800230e <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80022ca:	f7ff fa6b 	bl	80017a4 <HAL_GetTick>
 80022ce:	4602      	mov	r2, r0
 80022d0:	69bb      	ldr	r3, [r7, #24]
 80022d2:	1ad3      	subs	r3, r2, r3
 80022d4:	683a      	ldr	r2, [r7, #0]
 80022d6:	429a      	cmp	r2, r3
 80022d8:	d302      	bcc.n	80022e0 <I2C_WaitOnFlagUntilTimeout+0x30>
 80022da:	683b      	ldr	r3, [r7, #0]
 80022dc:	2b00      	cmp	r3, #0
 80022de:	d116      	bne.n	800230e <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 80022e0:	68fb      	ldr	r3, [r7, #12]
 80022e2:	2200      	movs	r2, #0
 80022e4:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 80022e6:	68fb      	ldr	r3, [r7, #12]
 80022e8:	2220      	movs	r2, #32
 80022ea:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 80022ee:	68fb      	ldr	r3, [r7, #12]
 80022f0:	2200      	movs	r2, #0
 80022f2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 80022f6:	68fb      	ldr	r3, [r7, #12]
 80022f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80022fa:	f043 0220 	orr.w	r2, r3, #32
 80022fe:	68fb      	ldr	r3, [r7, #12]
 8002300:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002302:	68fb      	ldr	r3, [r7, #12]
 8002304:	2200      	movs	r2, #0
 8002306:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800230a:	2301      	movs	r3, #1
 800230c:	e023      	b.n	8002356 <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800230e:	68bb      	ldr	r3, [r7, #8]
 8002310:	0c1b      	lsrs	r3, r3, #16
 8002312:	b2db      	uxtb	r3, r3
 8002314:	2b01      	cmp	r3, #1
 8002316:	d10d      	bne.n	8002334 <I2C_WaitOnFlagUntilTimeout+0x84>
 8002318:	68fb      	ldr	r3, [r7, #12]
 800231a:	681b      	ldr	r3, [r3, #0]
 800231c:	695b      	ldr	r3, [r3, #20]
 800231e:	43da      	mvns	r2, r3
 8002320:	68bb      	ldr	r3, [r7, #8]
 8002322:	4013      	ands	r3, r2
 8002324:	b29b      	uxth	r3, r3
 8002326:	2b00      	cmp	r3, #0
 8002328:	bf0c      	ite	eq
 800232a:	2301      	moveq	r3, #1
 800232c:	2300      	movne	r3, #0
 800232e:	b2db      	uxtb	r3, r3
 8002330:	461a      	mov	r2, r3
 8002332:	e00c      	b.n	800234e <I2C_WaitOnFlagUntilTimeout+0x9e>
 8002334:	68fb      	ldr	r3, [r7, #12]
 8002336:	681b      	ldr	r3, [r3, #0]
 8002338:	699b      	ldr	r3, [r3, #24]
 800233a:	43da      	mvns	r2, r3
 800233c:	68bb      	ldr	r3, [r7, #8]
 800233e:	4013      	ands	r3, r2
 8002340:	b29b      	uxth	r3, r3
 8002342:	2b00      	cmp	r3, #0
 8002344:	bf0c      	ite	eq
 8002346:	2301      	moveq	r3, #1
 8002348:	2300      	movne	r3, #0
 800234a:	b2db      	uxtb	r3, r3
 800234c:	461a      	mov	r2, r3
 800234e:	79fb      	ldrb	r3, [r7, #7]
 8002350:	429a      	cmp	r2, r3
 8002352:	d0b6      	beq.n	80022c2 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8002354:	2300      	movs	r3, #0
}
 8002356:	4618      	mov	r0, r3
 8002358:	3710      	adds	r7, #16
 800235a:	46bd      	mov	sp, r7
 800235c:	bd80      	pop	{r7, pc}

0800235e <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 800235e:	b580      	push	{r7, lr}
 8002360:	b084      	sub	sp, #16
 8002362:	af00      	add	r7, sp, #0
 8002364:	60f8      	str	r0, [r7, #12]
 8002366:	60b9      	str	r1, [r7, #8]
 8002368:	607a      	str	r2, [r7, #4]
 800236a:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800236c:	e051      	b.n	8002412 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800236e:	68fb      	ldr	r3, [r7, #12]
 8002370:	681b      	ldr	r3, [r3, #0]
 8002372:	695b      	ldr	r3, [r3, #20]
 8002374:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002378:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800237c:	d123      	bne.n	80023c6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800237e:	68fb      	ldr	r3, [r7, #12]
 8002380:	681b      	ldr	r3, [r3, #0]
 8002382:	681a      	ldr	r2, [r3, #0]
 8002384:	68fb      	ldr	r3, [r7, #12]
 8002386:	681b      	ldr	r3, [r3, #0]
 8002388:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800238c:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800238e:	68fb      	ldr	r3, [r7, #12]
 8002390:	681b      	ldr	r3, [r3, #0]
 8002392:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8002396:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8002398:	68fb      	ldr	r3, [r7, #12]
 800239a:	2200      	movs	r2, #0
 800239c:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 800239e:	68fb      	ldr	r3, [r7, #12]
 80023a0:	2220      	movs	r2, #32
 80023a2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80023a6:	68fb      	ldr	r3, [r7, #12]
 80023a8:	2200      	movs	r2, #0
 80023aa:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80023ae:	68fb      	ldr	r3, [r7, #12]
 80023b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80023b2:	f043 0204 	orr.w	r2, r3, #4
 80023b6:	68fb      	ldr	r3, [r7, #12]
 80023b8:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80023ba:	68fb      	ldr	r3, [r7, #12]
 80023bc:	2200      	movs	r2, #0
 80023be:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 80023c2:	2301      	movs	r3, #1
 80023c4:	e046      	b.n	8002454 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80023c6:	687b      	ldr	r3, [r7, #4]
 80023c8:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80023cc:	d021      	beq.n	8002412 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80023ce:	f7ff f9e9 	bl	80017a4 <HAL_GetTick>
 80023d2:	4602      	mov	r2, r0
 80023d4:	683b      	ldr	r3, [r7, #0]
 80023d6:	1ad3      	subs	r3, r2, r3
 80023d8:	687a      	ldr	r2, [r7, #4]
 80023da:	429a      	cmp	r2, r3
 80023dc:	d302      	bcc.n	80023e4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 80023de:	687b      	ldr	r3, [r7, #4]
 80023e0:	2b00      	cmp	r3, #0
 80023e2:	d116      	bne.n	8002412 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80023e4:	68fb      	ldr	r3, [r7, #12]
 80023e6:	2200      	movs	r2, #0
 80023e8:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80023ea:	68fb      	ldr	r3, [r7, #12]
 80023ec:	2220      	movs	r2, #32
 80023ee:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80023f2:	68fb      	ldr	r3, [r7, #12]
 80023f4:	2200      	movs	r2, #0
 80023f6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80023fa:	68fb      	ldr	r3, [r7, #12]
 80023fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80023fe:	f043 0220 	orr.w	r2, r3, #32
 8002402:	68fb      	ldr	r3, [r7, #12]
 8002404:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002406:	68fb      	ldr	r3, [r7, #12]
 8002408:	2200      	movs	r2, #0
 800240a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800240e:	2301      	movs	r3, #1
 8002410:	e020      	b.n	8002454 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8002412:	68bb      	ldr	r3, [r7, #8]
 8002414:	0c1b      	lsrs	r3, r3, #16
 8002416:	b2db      	uxtb	r3, r3
 8002418:	2b01      	cmp	r3, #1
 800241a:	d10c      	bne.n	8002436 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 800241c:	68fb      	ldr	r3, [r7, #12]
 800241e:	681b      	ldr	r3, [r3, #0]
 8002420:	695b      	ldr	r3, [r3, #20]
 8002422:	43da      	mvns	r2, r3
 8002424:	68bb      	ldr	r3, [r7, #8]
 8002426:	4013      	ands	r3, r2
 8002428:	b29b      	uxth	r3, r3
 800242a:	2b00      	cmp	r3, #0
 800242c:	bf14      	ite	ne
 800242e:	2301      	movne	r3, #1
 8002430:	2300      	moveq	r3, #0
 8002432:	b2db      	uxtb	r3, r3
 8002434:	e00b      	b.n	800244e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 8002436:	68fb      	ldr	r3, [r7, #12]
 8002438:	681b      	ldr	r3, [r3, #0]
 800243a:	699b      	ldr	r3, [r3, #24]
 800243c:	43da      	mvns	r2, r3
 800243e:	68bb      	ldr	r3, [r7, #8]
 8002440:	4013      	ands	r3, r2
 8002442:	b29b      	uxth	r3, r3
 8002444:	2b00      	cmp	r3, #0
 8002446:	bf14      	ite	ne
 8002448:	2301      	movne	r3, #1
 800244a:	2300      	moveq	r3, #0
 800244c:	b2db      	uxtb	r3, r3
 800244e:	2b00      	cmp	r3, #0
 8002450:	d18d      	bne.n	800236e <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 8002452:	2300      	movs	r3, #0
}
 8002454:	4618      	mov	r0, r3
 8002456:	3710      	adds	r7, #16
 8002458:	46bd      	mov	sp, r7
 800245a:	bd80      	pop	{r7, pc}

0800245c <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800245c:	b580      	push	{r7, lr}
 800245e:	b084      	sub	sp, #16
 8002460:	af00      	add	r7, sp, #0
 8002462:	60f8      	str	r0, [r7, #12]
 8002464:	60b9      	str	r1, [r7, #8]
 8002466:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002468:	e02d      	b.n	80024c6 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800246a:	68f8      	ldr	r0, [r7, #12]
 800246c:	f000 f878 	bl	8002560 <I2C_IsAcknowledgeFailed>
 8002470:	4603      	mov	r3, r0
 8002472:	2b00      	cmp	r3, #0
 8002474:	d001      	beq.n	800247a <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8002476:	2301      	movs	r3, #1
 8002478:	e02d      	b.n	80024d6 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800247a:	68bb      	ldr	r3, [r7, #8]
 800247c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002480:	d021      	beq.n	80024c6 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002482:	f7ff f98f 	bl	80017a4 <HAL_GetTick>
 8002486:	4602      	mov	r2, r0
 8002488:	687b      	ldr	r3, [r7, #4]
 800248a:	1ad3      	subs	r3, r2, r3
 800248c:	68ba      	ldr	r2, [r7, #8]
 800248e:	429a      	cmp	r2, r3
 8002490:	d302      	bcc.n	8002498 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8002492:	68bb      	ldr	r3, [r7, #8]
 8002494:	2b00      	cmp	r3, #0
 8002496:	d116      	bne.n	80024c6 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8002498:	68fb      	ldr	r3, [r7, #12]
 800249a:	2200      	movs	r2, #0
 800249c:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800249e:	68fb      	ldr	r3, [r7, #12]
 80024a0:	2220      	movs	r2, #32
 80024a2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80024a6:	68fb      	ldr	r3, [r7, #12]
 80024a8:	2200      	movs	r2, #0
 80024aa:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80024ae:	68fb      	ldr	r3, [r7, #12]
 80024b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80024b2:	f043 0220 	orr.w	r2, r3, #32
 80024b6:	68fb      	ldr	r3, [r7, #12]
 80024b8:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80024ba:	68fb      	ldr	r3, [r7, #12]
 80024bc:	2200      	movs	r2, #0
 80024be:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80024c2:	2301      	movs	r3, #1
 80024c4:	e007      	b.n	80024d6 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80024c6:	68fb      	ldr	r3, [r7, #12]
 80024c8:	681b      	ldr	r3, [r3, #0]
 80024ca:	695b      	ldr	r3, [r3, #20]
 80024cc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80024d0:	2b80      	cmp	r3, #128	; 0x80
 80024d2:	d1ca      	bne.n	800246a <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80024d4:	2300      	movs	r3, #0
}
 80024d6:	4618      	mov	r0, r3
 80024d8:	3710      	adds	r7, #16
 80024da:	46bd      	mov	sp, r7
 80024dc:	bd80      	pop	{r7, pc}

080024de <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80024de:	b580      	push	{r7, lr}
 80024e0:	b084      	sub	sp, #16
 80024e2:	af00      	add	r7, sp, #0
 80024e4:	60f8      	str	r0, [r7, #12]
 80024e6:	60b9      	str	r1, [r7, #8]
 80024e8:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80024ea:	e02d      	b.n	8002548 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80024ec:	68f8      	ldr	r0, [r7, #12]
 80024ee:	f000 f837 	bl	8002560 <I2C_IsAcknowledgeFailed>
 80024f2:	4603      	mov	r3, r0
 80024f4:	2b00      	cmp	r3, #0
 80024f6:	d001      	beq.n	80024fc <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80024f8:	2301      	movs	r3, #1
 80024fa:	e02d      	b.n	8002558 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80024fc:	68bb      	ldr	r3, [r7, #8]
 80024fe:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002502:	d021      	beq.n	8002548 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002504:	f7ff f94e 	bl	80017a4 <HAL_GetTick>
 8002508:	4602      	mov	r2, r0
 800250a:	687b      	ldr	r3, [r7, #4]
 800250c:	1ad3      	subs	r3, r2, r3
 800250e:	68ba      	ldr	r2, [r7, #8]
 8002510:	429a      	cmp	r2, r3
 8002512:	d302      	bcc.n	800251a <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8002514:	68bb      	ldr	r3, [r7, #8]
 8002516:	2b00      	cmp	r3, #0
 8002518:	d116      	bne.n	8002548 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 800251a:	68fb      	ldr	r3, [r7, #12]
 800251c:	2200      	movs	r2, #0
 800251e:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8002520:	68fb      	ldr	r3, [r7, #12]
 8002522:	2220      	movs	r2, #32
 8002524:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002528:	68fb      	ldr	r3, [r7, #12]
 800252a:	2200      	movs	r2, #0
 800252c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002530:	68fb      	ldr	r3, [r7, #12]
 8002532:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002534:	f043 0220 	orr.w	r2, r3, #32
 8002538:	68fb      	ldr	r3, [r7, #12]
 800253a:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800253c:	68fb      	ldr	r3, [r7, #12]
 800253e:	2200      	movs	r2, #0
 8002540:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8002544:	2301      	movs	r3, #1
 8002546:	e007      	b.n	8002558 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8002548:	68fb      	ldr	r3, [r7, #12]
 800254a:	681b      	ldr	r3, [r3, #0]
 800254c:	695b      	ldr	r3, [r3, #20]
 800254e:	f003 0304 	and.w	r3, r3, #4
 8002552:	2b04      	cmp	r3, #4
 8002554:	d1ca      	bne.n	80024ec <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8002556:	2300      	movs	r3, #0
}
 8002558:	4618      	mov	r0, r3
 800255a:	3710      	adds	r7, #16
 800255c:	46bd      	mov	sp, r7
 800255e:	bd80      	pop	{r7, pc}

08002560 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8002560:	b480      	push	{r7}
 8002562:	b083      	sub	sp, #12
 8002564:	af00      	add	r7, sp, #0
 8002566:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8002568:	687b      	ldr	r3, [r7, #4]
 800256a:	681b      	ldr	r3, [r3, #0]
 800256c:	695b      	ldr	r3, [r3, #20]
 800256e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002572:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002576:	d11b      	bne.n	80025b0 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002578:	687b      	ldr	r3, [r7, #4]
 800257a:	681b      	ldr	r3, [r3, #0]
 800257c:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8002580:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8002582:	687b      	ldr	r3, [r7, #4]
 8002584:	2200      	movs	r2, #0
 8002586:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8002588:	687b      	ldr	r3, [r7, #4]
 800258a:	2220      	movs	r2, #32
 800258c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002590:	687b      	ldr	r3, [r7, #4]
 8002592:	2200      	movs	r2, #0
 8002594:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8002598:	687b      	ldr	r3, [r7, #4]
 800259a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800259c:	f043 0204 	orr.w	r2, r3, #4
 80025a0:	687b      	ldr	r3, [r7, #4]
 80025a2:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80025a4:	687b      	ldr	r3, [r7, #4]
 80025a6:	2200      	movs	r2, #0
 80025a8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 80025ac:	2301      	movs	r3, #1
 80025ae:	e000      	b.n	80025b2 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 80025b0:	2300      	movs	r3, #0
}
 80025b2:	4618      	mov	r0, r3
 80025b4:	370c      	adds	r7, #12
 80025b6:	46bd      	mov	sp, r7
 80025b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025bc:	4770      	bx	lr

080025be <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter new state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 80025be:	b480      	push	{r7}
 80025c0:	b083      	sub	sp, #12
 80025c2:	af00      	add	r7, sp, #0
 80025c4:	6078      	str	r0, [r7, #4]
 80025c6:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80025c8:	687b      	ldr	r3, [r7, #4]
 80025ca:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80025ce:	b2db      	uxtb	r3, r3
 80025d0:	2b20      	cmp	r3, #32
 80025d2:	d129      	bne.n	8002628 <HAL_I2CEx_ConfigAnalogFilter+0x6a>
  {
    hi2c->State = HAL_I2C_STATE_BUSY;
 80025d4:	687b      	ldr	r3, [r7, #4]
 80025d6:	2224      	movs	r2, #36	; 0x24
 80025d8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80025dc:	687b      	ldr	r3, [r7, #4]
 80025de:	681b      	ldr	r3, [r3, #0]
 80025e0:	681a      	ldr	r2, [r3, #0]
 80025e2:	687b      	ldr	r3, [r7, #4]
 80025e4:	681b      	ldr	r3, [r3, #0]
 80025e6:	f022 0201 	bic.w	r2, r2, #1
 80025ea:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->FLTR &= ~(I2C_FLTR_ANOFF);
 80025ec:	687b      	ldr	r3, [r7, #4]
 80025ee:	681b      	ldr	r3, [r3, #0]
 80025f0:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80025f2:	687b      	ldr	r3, [r7, #4]
 80025f4:	681b      	ldr	r3, [r3, #0]
 80025f6:	f022 0210 	bic.w	r2, r2, #16
 80025fa:	625a      	str	r2, [r3, #36]	; 0x24

    /* Disable the analog filter */
    hi2c->Instance->FLTR |= AnalogFilter;
 80025fc:	687b      	ldr	r3, [r7, #4]
 80025fe:	681b      	ldr	r3, [r3, #0]
 8002600:	6a59      	ldr	r1, [r3, #36]	; 0x24
 8002602:	687b      	ldr	r3, [r7, #4]
 8002604:	681b      	ldr	r3, [r3, #0]
 8002606:	683a      	ldr	r2, [r7, #0]
 8002608:	430a      	orrs	r2, r1
 800260a:	625a      	str	r2, [r3, #36]	; 0x24

    __HAL_I2C_ENABLE(hi2c);
 800260c:	687b      	ldr	r3, [r7, #4]
 800260e:	681b      	ldr	r3, [r3, #0]
 8002610:	681a      	ldr	r2, [r3, #0]
 8002612:	687b      	ldr	r3, [r7, #4]
 8002614:	681b      	ldr	r3, [r3, #0]
 8002616:	f042 0201 	orr.w	r2, r2, #1
 800261a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800261c:	687b      	ldr	r3, [r7, #4]
 800261e:	2220      	movs	r2, #32
 8002620:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8002624:	2300      	movs	r3, #0
 8002626:	e000      	b.n	800262a <HAL_I2CEx_ConfigAnalogFilter+0x6c>
  }
  else
  {
    return HAL_BUSY;
 8002628:	2302      	movs	r3, #2
  }
}
 800262a:	4618      	mov	r0, r3
 800262c:	370c      	adds	r7, #12
 800262e:	46bd      	mov	sp, r7
 8002630:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002634:	4770      	bx	lr

08002636 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between 0x00 and 0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8002636:	b480      	push	{r7}
 8002638:	b085      	sub	sp, #20
 800263a:	af00      	add	r7, sp, #0
 800263c:	6078      	str	r0, [r7, #4]
 800263e:	6039      	str	r1, [r7, #0]
  uint16_t tmpreg = 0;
 8002640:	2300      	movs	r3, #0
 8002642:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002644:	687b      	ldr	r3, [r7, #4]
 8002646:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800264a:	b2db      	uxtb	r3, r3
 800264c:	2b20      	cmp	r3, #32
 800264e:	d12a      	bne.n	80026a6 <HAL_I2CEx_ConfigDigitalFilter+0x70>
  {
    hi2c->State = HAL_I2C_STATE_BUSY;
 8002650:	687b      	ldr	r3, [r7, #4]
 8002652:	2224      	movs	r2, #36	; 0x24
 8002654:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8002658:	687b      	ldr	r3, [r7, #4]
 800265a:	681b      	ldr	r3, [r3, #0]
 800265c:	681a      	ldr	r2, [r3, #0]
 800265e:	687b      	ldr	r3, [r7, #4]
 8002660:	681b      	ldr	r3, [r3, #0]
 8002662:	f022 0201 	bic.w	r2, r2, #1
 8002666:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->FLTR;
 8002668:	687b      	ldr	r3, [r7, #4]
 800266a:	681b      	ldr	r3, [r3, #0]
 800266c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800266e:	81fb      	strh	r3, [r7, #14]

    /* Reset I2Cx DNF bit [3:0] */
    tmpreg &= ~(I2C_FLTR_DNF);
 8002670:	89fb      	ldrh	r3, [r7, #14]
 8002672:	f023 030f 	bic.w	r3, r3, #15
 8002676:	81fb      	strh	r3, [r7, #14]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter;
 8002678:	683b      	ldr	r3, [r7, #0]
 800267a:	b29a      	uxth	r2, r3
 800267c:	89fb      	ldrh	r3, [r7, #14]
 800267e:	4313      	orrs	r3, r2
 8002680:	81fb      	strh	r3, [r7, #14]

    /* Store the new register value */
    hi2c->Instance->FLTR = tmpreg;
 8002682:	687b      	ldr	r3, [r7, #4]
 8002684:	681b      	ldr	r3, [r3, #0]
 8002686:	89fa      	ldrh	r2, [r7, #14]
 8002688:	625a      	str	r2, [r3, #36]	; 0x24

    __HAL_I2C_ENABLE(hi2c);
 800268a:	687b      	ldr	r3, [r7, #4]
 800268c:	681b      	ldr	r3, [r3, #0]
 800268e:	681a      	ldr	r2, [r3, #0]
 8002690:	687b      	ldr	r3, [r7, #4]
 8002692:	681b      	ldr	r3, [r3, #0]
 8002694:	f042 0201 	orr.w	r2, r2, #1
 8002698:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800269a:	687b      	ldr	r3, [r7, #4]
 800269c:	2220      	movs	r2, #32
 800269e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 80026a2:	2300      	movs	r3, #0
 80026a4:	e000      	b.n	80026a8 <HAL_I2CEx_ConfigDigitalFilter+0x72>
  }
  else
  {
    return HAL_BUSY;
 80026a6:	2302      	movs	r3, #2
  }
}
 80026a8:	4618      	mov	r0, r3
 80026aa:	3714      	adds	r7, #20
 80026ac:	46bd      	mov	sp, r7
 80026ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026b2:	4770      	bx	lr

080026b4 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80026b4:	b580      	push	{r7, lr}
 80026b6:	b086      	sub	sp, #24
 80026b8:	af00      	add	r7, sp, #0
 80026ba:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80026bc:	687b      	ldr	r3, [r7, #4]
 80026be:	2b00      	cmp	r3, #0
 80026c0:	d101      	bne.n	80026c6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80026c2:	2301      	movs	r3, #1
 80026c4:	e267      	b.n	8002b96 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80026c6:	687b      	ldr	r3, [r7, #4]
 80026c8:	681b      	ldr	r3, [r3, #0]
 80026ca:	f003 0301 	and.w	r3, r3, #1
 80026ce:	2b00      	cmp	r3, #0
 80026d0:	d075      	beq.n	80027be <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80026d2:	4b88      	ldr	r3, [pc, #544]	; (80028f4 <HAL_RCC_OscConfig+0x240>)
 80026d4:	689b      	ldr	r3, [r3, #8]
 80026d6:	f003 030c 	and.w	r3, r3, #12
 80026da:	2b04      	cmp	r3, #4
 80026dc:	d00c      	beq.n	80026f8 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80026de:	4b85      	ldr	r3, [pc, #532]	; (80028f4 <HAL_RCC_OscConfig+0x240>)
 80026e0:	689b      	ldr	r3, [r3, #8]
 80026e2:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80026e6:	2b08      	cmp	r3, #8
 80026e8:	d112      	bne.n	8002710 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80026ea:	4b82      	ldr	r3, [pc, #520]	; (80028f4 <HAL_RCC_OscConfig+0x240>)
 80026ec:	685b      	ldr	r3, [r3, #4]
 80026ee:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80026f2:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80026f6:	d10b      	bne.n	8002710 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80026f8:	4b7e      	ldr	r3, [pc, #504]	; (80028f4 <HAL_RCC_OscConfig+0x240>)
 80026fa:	681b      	ldr	r3, [r3, #0]
 80026fc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002700:	2b00      	cmp	r3, #0
 8002702:	d05b      	beq.n	80027bc <HAL_RCC_OscConfig+0x108>
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	685b      	ldr	r3, [r3, #4]
 8002708:	2b00      	cmp	r3, #0
 800270a:	d157      	bne.n	80027bc <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 800270c:	2301      	movs	r3, #1
 800270e:	e242      	b.n	8002b96 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002710:	687b      	ldr	r3, [r7, #4]
 8002712:	685b      	ldr	r3, [r3, #4]
 8002714:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002718:	d106      	bne.n	8002728 <HAL_RCC_OscConfig+0x74>
 800271a:	4b76      	ldr	r3, [pc, #472]	; (80028f4 <HAL_RCC_OscConfig+0x240>)
 800271c:	681b      	ldr	r3, [r3, #0]
 800271e:	4a75      	ldr	r2, [pc, #468]	; (80028f4 <HAL_RCC_OscConfig+0x240>)
 8002720:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002724:	6013      	str	r3, [r2, #0]
 8002726:	e01d      	b.n	8002764 <HAL_RCC_OscConfig+0xb0>
 8002728:	687b      	ldr	r3, [r7, #4]
 800272a:	685b      	ldr	r3, [r3, #4]
 800272c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002730:	d10c      	bne.n	800274c <HAL_RCC_OscConfig+0x98>
 8002732:	4b70      	ldr	r3, [pc, #448]	; (80028f4 <HAL_RCC_OscConfig+0x240>)
 8002734:	681b      	ldr	r3, [r3, #0]
 8002736:	4a6f      	ldr	r2, [pc, #444]	; (80028f4 <HAL_RCC_OscConfig+0x240>)
 8002738:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800273c:	6013      	str	r3, [r2, #0]
 800273e:	4b6d      	ldr	r3, [pc, #436]	; (80028f4 <HAL_RCC_OscConfig+0x240>)
 8002740:	681b      	ldr	r3, [r3, #0]
 8002742:	4a6c      	ldr	r2, [pc, #432]	; (80028f4 <HAL_RCC_OscConfig+0x240>)
 8002744:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002748:	6013      	str	r3, [r2, #0]
 800274a:	e00b      	b.n	8002764 <HAL_RCC_OscConfig+0xb0>
 800274c:	4b69      	ldr	r3, [pc, #420]	; (80028f4 <HAL_RCC_OscConfig+0x240>)
 800274e:	681b      	ldr	r3, [r3, #0]
 8002750:	4a68      	ldr	r2, [pc, #416]	; (80028f4 <HAL_RCC_OscConfig+0x240>)
 8002752:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002756:	6013      	str	r3, [r2, #0]
 8002758:	4b66      	ldr	r3, [pc, #408]	; (80028f4 <HAL_RCC_OscConfig+0x240>)
 800275a:	681b      	ldr	r3, [r3, #0]
 800275c:	4a65      	ldr	r2, [pc, #404]	; (80028f4 <HAL_RCC_OscConfig+0x240>)
 800275e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002762:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8002764:	687b      	ldr	r3, [r7, #4]
 8002766:	685b      	ldr	r3, [r3, #4]
 8002768:	2b00      	cmp	r3, #0
 800276a:	d013      	beq.n	8002794 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800276c:	f7ff f81a 	bl	80017a4 <HAL_GetTick>
 8002770:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002772:	e008      	b.n	8002786 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002774:	f7ff f816 	bl	80017a4 <HAL_GetTick>
 8002778:	4602      	mov	r2, r0
 800277a:	693b      	ldr	r3, [r7, #16]
 800277c:	1ad3      	subs	r3, r2, r3
 800277e:	2b64      	cmp	r3, #100	; 0x64
 8002780:	d901      	bls.n	8002786 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8002782:	2303      	movs	r3, #3
 8002784:	e207      	b.n	8002b96 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002786:	4b5b      	ldr	r3, [pc, #364]	; (80028f4 <HAL_RCC_OscConfig+0x240>)
 8002788:	681b      	ldr	r3, [r3, #0]
 800278a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800278e:	2b00      	cmp	r3, #0
 8002790:	d0f0      	beq.n	8002774 <HAL_RCC_OscConfig+0xc0>
 8002792:	e014      	b.n	80027be <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002794:	f7ff f806 	bl	80017a4 <HAL_GetTick>
 8002798:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800279a:	e008      	b.n	80027ae <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800279c:	f7ff f802 	bl	80017a4 <HAL_GetTick>
 80027a0:	4602      	mov	r2, r0
 80027a2:	693b      	ldr	r3, [r7, #16]
 80027a4:	1ad3      	subs	r3, r2, r3
 80027a6:	2b64      	cmp	r3, #100	; 0x64
 80027a8:	d901      	bls.n	80027ae <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80027aa:	2303      	movs	r3, #3
 80027ac:	e1f3      	b.n	8002b96 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80027ae:	4b51      	ldr	r3, [pc, #324]	; (80028f4 <HAL_RCC_OscConfig+0x240>)
 80027b0:	681b      	ldr	r3, [r3, #0]
 80027b2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80027b6:	2b00      	cmp	r3, #0
 80027b8:	d1f0      	bne.n	800279c <HAL_RCC_OscConfig+0xe8>
 80027ba:	e000      	b.n	80027be <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80027bc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80027be:	687b      	ldr	r3, [r7, #4]
 80027c0:	681b      	ldr	r3, [r3, #0]
 80027c2:	f003 0302 	and.w	r3, r3, #2
 80027c6:	2b00      	cmp	r3, #0
 80027c8:	d063      	beq.n	8002892 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80027ca:	4b4a      	ldr	r3, [pc, #296]	; (80028f4 <HAL_RCC_OscConfig+0x240>)
 80027cc:	689b      	ldr	r3, [r3, #8]
 80027ce:	f003 030c 	and.w	r3, r3, #12
 80027d2:	2b00      	cmp	r3, #0
 80027d4:	d00b      	beq.n	80027ee <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80027d6:	4b47      	ldr	r3, [pc, #284]	; (80028f4 <HAL_RCC_OscConfig+0x240>)
 80027d8:	689b      	ldr	r3, [r3, #8]
 80027da:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80027de:	2b08      	cmp	r3, #8
 80027e0:	d11c      	bne.n	800281c <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80027e2:	4b44      	ldr	r3, [pc, #272]	; (80028f4 <HAL_RCC_OscConfig+0x240>)
 80027e4:	685b      	ldr	r3, [r3, #4]
 80027e6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80027ea:	2b00      	cmp	r3, #0
 80027ec:	d116      	bne.n	800281c <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80027ee:	4b41      	ldr	r3, [pc, #260]	; (80028f4 <HAL_RCC_OscConfig+0x240>)
 80027f0:	681b      	ldr	r3, [r3, #0]
 80027f2:	f003 0302 	and.w	r3, r3, #2
 80027f6:	2b00      	cmp	r3, #0
 80027f8:	d005      	beq.n	8002806 <HAL_RCC_OscConfig+0x152>
 80027fa:	687b      	ldr	r3, [r7, #4]
 80027fc:	68db      	ldr	r3, [r3, #12]
 80027fe:	2b01      	cmp	r3, #1
 8002800:	d001      	beq.n	8002806 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8002802:	2301      	movs	r3, #1
 8002804:	e1c7      	b.n	8002b96 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002806:	4b3b      	ldr	r3, [pc, #236]	; (80028f4 <HAL_RCC_OscConfig+0x240>)
 8002808:	681b      	ldr	r3, [r3, #0]
 800280a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800280e:	687b      	ldr	r3, [r7, #4]
 8002810:	691b      	ldr	r3, [r3, #16]
 8002812:	00db      	lsls	r3, r3, #3
 8002814:	4937      	ldr	r1, [pc, #220]	; (80028f4 <HAL_RCC_OscConfig+0x240>)
 8002816:	4313      	orrs	r3, r2
 8002818:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800281a:	e03a      	b.n	8002892 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 800281c:	687b      	ldr	r3, [r7, #4]
 800281e:	68db      	ldr	r3, [r3, #12]
 8002820:	2b00      	cmp	r3, #0
 8002822:	d020      	beq.n	8002866 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002824:	4b34      	ldr	r3, [pc, #208]	; (80028f8 <HAL_RCC_OscConfig+0x244>)
 8002826:	2201      	movs	r2, #1
 8002828:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800282a:	f7fe ffbb 	bl	80017a4 <HAL_GetTick>
 800282e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002830:	e008      	b.n	8002844 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002832:	f7fe ffb7 	bl	80017a4 <HAL_GetTick>
 8002836:	4602      	mov	r2, r0
 8002838:	693b      	ldr	r3, [r7, #16]
 800283a:	1ad3      	subs	r3, r2, r3
 800283c:	2b02      	cmp	r3, #2
 800283e:	d901      	bls.n	8002844 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8002840:	2303      	movs	r3, #3
 8002842:	e1a8      	b.n	8002b96 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002844:	4b2b      	ldr	r3, [pc, #172]	; (80028f4 <HAL_RCC_OscConfig+0x240>)
 8002846:	681b      	ldr	r3, [r3, #0]
 8002848:	f003 0302 	and.w	r3, r3, #2
 800284c:	2b00      	cmp	r3, #0
 800284e:	d0f0      	beq.n	8002832 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002850:	4b28      	ldr	r3, [pc, #160]	; (80028f4 <HAL_RCC_OscConfig+0x240>)
 8002852:	681b      	ldr	r3, [r3, #0]
 8002854:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002858:	687b      	ldr	r3, [r7, #4]
 800285a:	691b      	ldr	r3, [r3, #16]
 800285c:	00db      	lsls	r3, r3, #3
 800285e:	4925      	ldr	r1, [pc, #148]	; (80028f4 <HAL_RCC_OscConfig+0x240>)
 8002860:	4313      	orrs	r3, r2
 8002862:	600b      	str	r3, [r1, #0]
 8002864:	e015      	b.n	8002892 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002866:	4b24      	ldr	r3, [pc, #144]	; (80028f8 <HAL_RCC_OscConfig+0x244>)
 8002868:	2200      	movs	r2, #0
 800286a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800286c:	f7fe ff9a 	bl	80017a4 <HAL_GetTick>
 8002870:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002872:	e008      	b.n	8002886 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002874:	f7fe ff96 	bl	80017a4 <HAL_GetTick>
 8002878:	4602      	mov	r2, r0
 800287a:	693b      	ldr	r3, [r7, #16]
 800287c:	1ad3      	subs	r3, r2, r3
 800287e:	2b02      	cmp	r3, #2
 8002880:	d901      	bls.n	8002886 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8002882:	2303      	movs	r3, #3
 8002884:	e187      	b.n	8002b96 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002886:	4b1b      	ldr	r3, [pc, #108]	; (80028f4 <HAL_RCC_OscConfig+0x240>)
 8002888:	681b      	ldr	r3, [r3, #0]
 800288a:	f003 0302 	and.w	r3, r3, #2
 800288e:	2b00      	cmp	r3, #0
 8002890:	d1f0      	bne.n	8002874 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002892:	687b      	ldr	r3, [r7, #4]
 8002894:	681b      	ldr	r3, [r3, #0]
 8002896:	f003 0308 	and.w	r3, r3, #8
 800289a:	2b00      	cmp	r3, #0
 800289c:	d036      	beq.n	800290c <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800289e:	687b      	ldr	r3, [r7, #4]
 80028a0:	695b      	ldr	r3, [r3, #20]
 80028a2:	2b00      	cmp	r3, #0
 80028a4:	d016      	beq.n	80028d4 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80028a6:	4b15      	ldr	r3, [pc, #84]	; (80028fc <HAL_RCC_OscConfig+0x248>)
 80028a8:	2201      	movs	r2, #1
 80028aa:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80028ac:	f7fe ff7a 	bl	80017a4 <HAL_GetTick>
 80028b0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80028b2:	e008      	b.n	80028c6 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80028b4:	f7fe ff76 	bl	80017a4 <HAL_GetTick>
 80028b8:	4602      	mov	r2, r0
 80028ba:	693b      	ldr	r3, [r7, #16]
 80028bc:	1ad3      	subs	r3, r2, r3
 80028be:	2b02      	cmp	r3, #2
 80028c0:	d901      	bls.n	80028c6 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80028c2:	2303      	movs	r3, #3
 80028c4:	e167      	b.n	8002b96 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80028c6:	4b0b      	ldr	r3, [pc, #44]	; (80028f4 <HAL_RCC_OscConfig+0x240>)
 80028c8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80028ca:	f003 0302 	and.w	r3, r3, #2
 80028ce:	2b00      	cmp	r3, #0
 80028d0:	d0f0      	beq.n	80028b4 <HAL_RCC_OscConfig+0x200>
 80028d2:	e01b      	b.n	800290c <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80028d4:	4b09      	ldr	r3, [pc, #36]	; (80028fc <HAL_RCC_OscConfig+0x248>)
 80028d6:	2200      	movs	r2, #0
 80028d8:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80028da:	f7fe ff63 	bl	80017a4 <HAL_GetTick>
 80028de:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80028e0:	e00e      	b.n	8002900 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80028e2:	f7fe ff5f 	bl	80017a4 <HAL_GetTick>
 80028e6:	4602      	mov	r2, r0
 80028e8:	693b      	ldr	r3, [r7, #16]
 80028ea:	1ad3      	subs	r3, r2, r3
 80028ec:	2b02      	cmp	r3, #2
 80028ee:	d907      	bls.n	8002900 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80028f0:	2303      	movs	r3, #3
 80028f2:	e150      	b.n	8002b96 <HAL_RCC_OscConfig+0x4e2>
 80028f4:	40023800 	.word	0x40023800
 80028f8:	42470000 	.word	0x42470000
 80028fc:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002900:	4b88      	ldr	r3, [pc, #544]	; (8002b24 <HAL_RCC_OscConfig+0x470>)
 8002902:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002904:	f003 0302 	and.w	r3, r3, #2
 8002908:	2b00      	cmp	r3, #0
 800290a:	d1ea      	bne.n	80028e2 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	681b      	ldr	r3, [r3, #0]
 8002910:	f003 0304 	and.w	r3, r3, #4
 8002914:	2b00      	cmp	r3, #0
 8002916:	f000 8097 	beq.w	8002a48 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 800291a:	2300      	movs	r3, #0
 800291c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800291e:	4b81      	ldr	r3, [pc, #516]	; (8002b24 <HAL_RCC_OscConfig+0x470>)
 8002920:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002922:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002926:	2b00      	cmp	r3, #0
 8002928:	d10f      	bne.n	800294a <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800292a:	2300      	movs	r3, #0
 800292c:	60bb      	str	r3, [r7, #8]
 800292e:	4b7d      	ldr	r3, [pc, #500]	; (8002b24 <HAL_RCC_OscConfig+0x470>)
 8002930:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002932:	4a7c      	ldr	r2, [pc, #496]	; (8002b24 <HAL_RCC_OscConfig+0x470>)
 8002934:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002938:	6413      	str	r3, [r2, #64]	; 0x40
 800293a:	4b7a      	ldr	r3, [pc, #488]	; (8002b24 <HAL_RCC_OscConfig+0x470>)
 800293c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800293e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002942:	60bb      	str	r3, [r7, #8]
 8002944:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002946:	2301      	movs	r3, #1
 8002948:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800294a:	4b77      	ldr	r3, [pc, #476]	; (8002b28 <HAL_RCC_OscConfig+0x474>)
 800294c:	681b      	ldr	r3, [r3, #0]
 800294e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002952:	2b00      	cmp	r3, #0
 8002954:	d118      	bne.n	8002988 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002956:	4b74      	ldr	r3, [pc, #464]	; (8002b28 <HAL_RCC_OscConfig+0x474>)
 8002958:	681b      	ldr	r3, [r3, #0]
 800295a:	4a73      	ldr	r2, [pc, #460]	; (8002b28 <HAL_RCC_OscConfig+0x474>)
 800295c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002960:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002962:	f7fe ff1f 	bl	80017a4 <HAL_GetTick>
 8002966:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002968:	e008      	b.n	800297c <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800296a:	f7fe ff1b 	bl	80017a4 <HAL_GetTick>
 800296e:	4602      	mov	r2, r0
 8002970:	693b      	ldr	r3, [r7, #16]
 8002972:	1ad3      	subs	r3, r2, r3
 8002974:	2b02      	cmp	r3, #2
 8002976:	d901      	bls.n	800297c <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8002978:	2303      	movs	r3, #3
 800297a:	e10c      	b.n	8002b96 <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800297c:	4b6a      	ldr	r3, [pc, #424]	; (8002b28 <HAL_RCC_OscConfig+0x474>)
 800297e:	681b      	ldr	r3, [r3, #0]
 8002980:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002984:	2b00      	cmp	r3, #0
 8002986:	d0f0      	beq.n	800296a <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002988:	687b      	ldr	r3, [r7, #4]
 800298a:	689b      	ldr	r3, [r3, #8]
 800298c:	2b01      	cmp	r3, #1
 800298e:	d106      	bne.n	800299e <HAL_RCC_OscConfig+0x2ea>
 8002990:	4b64      	ldr	r3, [pc, #400]	; (8002b24 <HAL_RCC_OscConfig+0x470>)
 8002992:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002994:	4a63      	ldr	r2, [pc, #396]	; (8002b24 <HAL_RCC_OscConfig+0x470>)
 8002996:	f043 0301 	orr.w	r3, r3, #1
 800299a:	6713      	str	r3, [r2, #112]	; 0x70
 800299c:	e01c      	b.n	80029d8 <HAL_RCC_OscConfig+0x324>
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	689b      	ldr	r3, [r3, #8]
 80029a2:	2b05      	cmp	r3, #5
 80029a4:	d10c      	bne.n	80029c0 <HAL_RCC_OscConfig+0x30c>
 80029a6:	4b5f      	ldr	r3, [pc, #380]	; (8002b24 <HAL_RCC_OscConfig+0x470>)
 80029a8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80029aa:	4a5e      	ldr	r2, [pc, #376]	; (8002b24 <HAL_RCC_OscConfig+0x470>)
 80029ac:	f043 0304 	orr.w	r3, r3, #4
 80029b0:	6713      	str	r3, [r2, #112]	; 0x70
 80029b2:	4b5c      	ldr	r3, [pc, #368]	; (8002b24 <HAL_RCC_OscConfig+0x470>)
 80029b4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80029b6:	4a5b      	ldr	r2, [pc, #364]	; (8002b24 <HAL_RCC_OscConfig+0x470>)
 80029b8:	f043 0301 	orr.w	r3, r3, #1
 80029bc:	6713      	str	r3, [r2, #112]	; 0x70
 80029be:	e00b      	b.n	80029d8 <HAL_RCC_OscConfig+0x324>
 80029c0:	4b58      	ldr	r3, [pc, #352]	; (8002b24 <HAL_RCC_OscConfig+0x470>)
 80029c2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80029c4:	4a57      	ldr	r2, [pc, #348]	; (8002b24 <HAL_RCC_OscConfig+0x470>)
 80029c6:	f023 0301 	bic.w	r3, r3, #1
 80029ca:	6713      	str	r3, [r2, #112]	; 0x70
 80029cc:	4b55      	ldr	r3, [pc, #340]	; (8002b24 <HAL_RCC_OscConfig+0x470>)
 80029ce:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80029d0:	4a54      	ldr	r2, [pc, #336]	; (8002b24 <HAL_RCC_OscConfig+0x470>)
 80029d2:	f023 0304 	bic.w	r3, r3, #4
 80029d6:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80029d8:	687b      	ldr	r3, [r7, #4]
 80029da:	689b      	ldr	r3, [r3, #8]
 80029dc:	2b00      	cmp	r3, #0
 80029de:	d015      	beq.n	8002a0c <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80029e0:	f7fe fee0 	bl	80017a4 <HAL_GetTick>
 80029e4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80029e6:	e00a      	b.n	80029fe <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80029e8:	f7fe fedc 	bl	80017a4 <HAL_GetTick>
 80029ec:	4602      	mov	r2, r0
 80029ee:	693b      	ldr	r3, [r7, #16]
 80029f0:	1ad3      	subs	r3, r2, r3
 80029f2:	f241 3288 	movw	r2, #5000	; 0x1388
 80029f6:	4293      	cmp	r3, r2
 80029f8:	d901      	bls.n	80029fe <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 80029fa:	2303      	movs	r3, #3
 80029fc:	e0cb      	b.n	8002b96 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80029fe:	4b49      	ldr	r3, [pc, #292]	; (8002b24 <HAL_RCC_OscConfig+0x470>)
 8002a00:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002a02:	f003 0302 	and.w	r3, r3, #2
 8002a06:	2b00      	cmp	r3, #0
 8002a08:	d0ee      	beq.n	80029e8 <HAL_RCC_OscConfig+0x334>
 8002a0a:	e014      	b.n	8002a36 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002a0c:	f7fe feca 	bl	80017a4 <HAL_GetTick>
 8002a10:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002a12:	e00a      	b.n	8002a2a <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002a14:	f7fe fec6 	bl	80017a4 <HAL_GetTick>
 8002a18:	4602      	mov	r2, r0
 8002a1a:	693b      	ldr	r3, [r7, #16]
 8002a1c:	1ad3      	subs	r3, r2, r3
 8002a1e:	f241 3288 	movw	r2, #5000	; 0x1388
 8002a22:	4293      	cmp	r3, r2
 8002a24:	d901      	bls.n	8002a2a <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8002a26:	2303      	movs	r3, #3
 8002a28:	e0b5      	b.n	8002b96 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002a2a:	4b3e      	ldr	r3, [pc, #248]	; (8002b24 <HAL_RCC_OscConfig+0x470>)
 8002a2c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002a2e:	f003 0302 	and.w	r3, r3, #2
 8002a32:	2b00      	cmp	r3, #0
 8002a34:	d1ee      	bne.n	8002a14 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002a36:	7dfb      	ldrb	r3, [r7, #23]
 8002a38:	2b01      	cmp	r3, #1
 8002a3a:	d105      	bne.n	8002a48 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002a3c:	4b39      	ldr	r3, [pc, #228]	; (8002b24 <HAL_RCC_OscConfig+0x470>)
 8002a3e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a40:	4a38      	ldr	r2, [pc, #224]	; (8002b24 <HAL_RCC_OscConfig+0x470>)
 8002a42:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002a46:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002a48:	687b      	ldr	r3, [r7, #4]
 8002a4a:	699b      	ldr	r3, [r3, #24]
 8002a4c:	2b00      	cmp	r3, #0
 8002a4e:	f000 80a1 	beq.w	8002b94 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8002a52:	4b34      	ldr	r3, [pc, #208]	; (8002b24 <HAL_RCC_OscConfig+0x470>)
 8002a54:	689b      	ldr	r3, [r3, #8]
 8002a56:	f003 030c 	and.w	r3, r3, #12
 8002a5a:	2b08      	cmp	r3, #8
 8002a5c:	d05c      	beq.n	8002b18 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002a5e:	687b      	ldr	r3, [r7, #4]
 8002a60:	699b      	ldr	r3, [r3, #24]
 8002a62:	2b02      	cmp	r3, #2
 8002a64:	d141      	bne.n	8002aea <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002a66:	4b31      	ldr	r3, [pc, #196]	; (8002b2c <HAL_RCC_OscConfig+0x478>)
 8002a68:	2200      	movs	r2, #0
 8002a6a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002a6c:	f7fe fe9a 	bl	80017a4 <HAL_GetTick>
 8002a70:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002a72:	e008      	b.n	8002a86 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002a74:	f7fe fe96 	bl	80017a4 <HAL_GetTick>
 8002a78:	4602      	mov	r2, r0
 8002a7a:	693b      	ldr	r3, [r7, #16]
 8002a7c:	1ad3      	subs	r3, r2, r3
 8002a7e:	2b02      	cmp	r3, #2
 8002a80:	d901      	bls.n	8002a86 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8002a82:	2303      	movs	r3, #3
 8002a84:	e087      	b.n	8002b96 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002a86:	4b27      	ldr	r3, [pc, #156]	; (8002b24 <HAL_RCC_OscConfig+0x470>)
 8002a88:	681b      	ldr	r3, [r3, #0]
 8002a8a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002a8e:	2b00      	cmp	r3, #0
 8002a90:	d1f0      	bne.n	8002a74 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8002a92:	687b      	ldr	r3, [r7, #4]
 8002a94:	69da      	ldr	r2, [r3, #28]
 8002a96:	687b      	ldr	r3, [r7, #4]
 8002a98:	6a1b      	ldr	r3, [r3, #32]
 8002a9a:	431a      	orrs	r2, r3
 8002a9c:	687b      	ldr	r3, [r7, #4]
 8002a9e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002aa0:	019b      	lsls	r3, r3, #6
 8002aa2:	431a      	orrs	r2, r3
 8002aa4:	687b      	ldr	r3, [r7, #4]
 8002aa6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002aa8:	085b      	lsrs	r3, r3, #1
 8002aaa:	3b01      	subs	r3, #1
 8002aac:	041b      	lsls	r3, r3, #16
 8002aae:	431a      	orrs	r2, r3
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002ab4:	061b      	lsls	r3, r3, #24
 8002ab6:	491b      	ldr	r1, [pc, #108]	; (8002b24 <HAL_RCC_OscConfig+0x470>)
 8002ab8:	4313      	orrs	r3, r2
 8002aba:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002abc:	4b1b      	ldr	r3, [pc, #108]	; (8002b2c <HAL_RCC_OscConfig+0x478>)
 8002abe:	2201      	movs	r2, #1
 8002ac0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002ac2:	f7fe fe6f 	bl	80017a4 <HAL_GetTick>
 8002ac6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002ac8:	e008      	b.n	8002adc <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002aca:	f7fe fe6b 	bl	80017a4 <HAL_GetTick>
 8002ace:	4602      	mov	r2, r0
 8002ad0:	693b      	ldr	r3, [r7, #16]
 8002ad2:	1ad3      	subs	r3, r2, r3
 8002ad4:	2b02      	cmp	r3, #2
 8002ad6:	d901      	bls.n	8002adc <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8002ad8:	2303      	movs	r3, #3
 8002ada:	e05c      	b.n	8002b96 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002adc:	4b11      	ldr	r3, [pc, #68]	; (8002b24 <HAL_RCC_OscConfig+0x470>)
 8002ade:	681b      	ldr	r3, [r3, #0]
 8002ae0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002ae4:	2b00      	cmp	r3, #0
 8002ae6:	d0f0      	beq.n	8002aca <HAL_RCC_OscConfig+0x416>
 8002ae8:	e054      	b.n	8002b94 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002aea:	4b10      	ldr	r3, [pc, #64]	; (8002b2c <HAL_RCC_OscConfig+0x478>)
 8002aec:	2200      	movs	r2, #0
 8002aee:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002af0:	f7fe fe58 	bl	80017a4 <HAL_GetTick>
 8002af4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002af6:	e008      	b.n	8002b0a <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002af8:	f7fe fe54 	bl	80017a4 <HAL_GetTick>
 8002afc:	4602      	mov	r2, r0
 8002afe:	693b      	ldr	r3, [r7, #16]
 8002b00:	1ad3      	subs	r3, r2, r3
 8002b02:	2b02      	cmp	r3, #2
 8002b04:	d901      	bls.n	8002b0a <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8002b06:	2303      	movs	r3, #3
 8002b08:	e045      	b.n	8002b96 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002b0a:	4b06      	ldr	r3, [pc, #24]	; (8002b24 <HAL_RCC_OscConfig+0x470>)
 8002b0c:	681b      	ldr	r3, [r3, #0]
 8002b0e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002b12:	2b00      	cmp	r3, #0
 8002b14:	d1f0      	bne.n	8002af8 <HAL_RCC_OscConfig+0x444>
 8002b16:	e03d      	b.n	8002b94 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002b18:	687b      	ldr	r3, [r7, #4]
 8002b1a:	699b      	ldr	r3, [r3, #24]
 8002b1c:	2b01      	cmp	r3, #1
 8002b1e:	d107      	bne.n	8002b30 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8002b20:	2301      	movs	r3, #1
 8002b22:	e038      	b.n	8002b96 <HAL_RCC_OscConfig+0x4e2>
 8002b24:	40023800 	.word	0x40023800
 8002b28:	40007000 	.word	0x40007000
 8002b2c:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8002b30:	4b1b      	ldr	r3, [pc, #108]	; (8002ba0 <HAL_RCC_OscConfig+0x4ec>)
 8002b32:	685b      	ldr	r3, [r3, #4]
 8002b34:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002b36:	687b      	ldr	r3, [r7, #4]
 8002b38:	699b      	ldr	r3, [r3, #24]
 8002b3a:	2b01      	cmp	r3, #1
 8002b3c:	d028      	beq.n	8002b90 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002b3e:	68fb      	ldr	r3, [r7, #12]
 8002b40:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8002b44:	687b      	ldr	r3, [r7, #4]
 8002b46:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002b48:	429a      	cmp	r2, r3
 8002b4a:	d121      	bne.n	8002b90 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002b4c:	68fb      	ldr	r3, [r7, #12]
 8002b4e:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8002b52:	687b      	ldr	r3, [r7, #4]
 8002b54:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002b56:	429a      	cmp	r2, r3
 8002b58:	d11a      	bne.n	8002b90 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002b5a:	68fa      	ldr	r2, [r7, #12]
 8002b5c:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8002b60:	4013      	ands	r3, r2
 8002b62:	687a      	ldr	r2, [r7, #4]
 8002b64:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8002b66:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002b68:	4293      	cmp	r3, r2
 8002b6a:	d111      	bne.n	8002b90 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002b6c:	68fb      	ldr	r3, [r7, #12]
 8002b6e:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8002b72:	687b      	ldr	r3, [r7, #4]
 8002b74:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002b76:	085b      	lsrs	r3, r3, #1
 8002b78:	3b01      	subs	r3, #1
 8002b7a:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002b7c:	429a      	cmp	r2, r3
 8002b7e:	d107      	bne.n	8002b90 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8002b80:	68fb      	ldr	r3, [r7, #12]
 8002b82:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8002b86:	687b      	ldr	r3, [r7, #4]
 8002b88:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002b8a:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002b8c:	429a      	cmp	r2, r3
 8002b8e:	d001      	beq.n	8002b94 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8002b90:	2301      	movs	r3, #1
 8002b92:	e000      	b.n	8002b96 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8002b94:	2300      	movs	r3, #0
}
 8002b96:	4618      	mov	r0, r3
 8002b98:	3718      	adds	r7, #24
 8002b9a:	46bd      	mov	sp, r7
 8002b9c:	bd80      	pop	{r7, pc}
 8002b9e:	bf00      	nop
 8002ba0:	40023800 	.word	0x40023800

08002ba4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002ba4:	b580      	push	{r7, lr}
 8002ba6:	b084      	sub	sp, #16
 8002ba8:	af00      	add	r7, sp, #0
 8002baa:	6078      	str	r0, [r7, #4]
 8002bac:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002bae:	687b      	ldr	r3, [r7, #4]
 8002bb0:	2b00      	cmp	r3, #0
 8002bb2:	d101      	bne.n	8002bb8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002bb4:	2301      	movs	r3, #1
 8002bb6:	e0cc      	b.n	8002d52 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002bb8:	4b68      	ldr	r3, [pc, #416]	; (8002d5c <HAL_RCC_ClockConfig+0x1b8>)
 8002bba:	681b      	ldr	r3, [r3, #0]
 8002bbc:	f003 030f 	and.w	r3, r3, #15
 8002bc0:	683a      	ldr	r2, [r7, #0]
 8002bc2:	429a      	cmp	r2, r3
 8002bc4:	d90c      	bls.n	8002be0 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002bc6:	4b65      	ldr	r3, [pc, #404]	; (8002d5c <HAL_RCC_ClockConfig+0x1b8>)
 8002bc8:	683a      	ldr	r2, [r7, #0]
 8002bca:	b2d2      	uxtb	r2, r2
 8002bcc:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002bce:	4b63      	ldr	r3, [pc, #396]	; (8002d5c <HAL_RCC_ClockConfig+0x1b8>)
 8002bd0:	681b      	ldr	r3, [r3, #0]
 8002bd2:	f003 030f 	and.w	r3, r3, #15
 8002bd6:	683a      	ldr	r2, [r7, #0]
 8002bd8:	429a      	cmp	r2, r3
 8002bda:	d001      	beq.n	8002be0 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8002bdc:	2301      	movs	r3, #1
 8002bde:	e0b8      	b.n	8002d52 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002be0:	687b      	ldr	r3, [r7, #4]
 8002be2:	681b      	ldr	r3, [r3, #0]
 8002be4:	f003 0302 	and.w	r3, r3, #2
 8002be8:	2b00      	cmp	r3, #0
 8002bea:	d020      	beq.n	8002c2e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002bec:	687b      	ldr	r3, [r7, #4]
 8002bee:	681b      	ldr	r3, [r3, #0]
 8002bf0:	f003 0304 	and.w	r3, r3, #4
 8002bf4:	2b00      	cmp	r3, #0
 8002bf6:	d005      	beq.n	8002c04 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002bf8:	4b59      	ldr	r3, [pc, #356]	; (8002d60 <HAL_RCC_ClockConfig+0x1bc>)
 8002bfa:	689b      	ldr	r3, [r3, #8]
 8002bfc:	4a58      	ldr	r2, [pc, #352]	; (8002d60 <HAL_RCC_ClockConfig+0x1bc>)
 8002bfe:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8002c02:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002c04:	687b      	ldr	r3, [r7, #4]
 8002c06:	681b      	ldr	r3, [r3, #0]
 8002c08:	f003 0308 	and.w	r3, r3, #8
 8002c0c:	2b00      	cmp	r3, #0
 8002c0e:	d005      	beq.n	8002c1c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002c10:	4b53      	ldr	r3, [pc, #332]	; (8002d60 <HAL_RCC_ClockConfig+0x1bc>)
 8002c12:	689b      	ldr	r3, [r3, #8]
 8002c14:	4a52      	ldr	r2, [pc, #328]	; (8002d60 <HAL_RCC_ClockConfig+0x1bc>)
 8002c16:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8002c1a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002c1c:	4b50      	ldr	r3, [pc, #320]	; (8002d60 <HAL_RCC_ClockConfig+0x1bc>)
 8002c1e:	689b      	ldr	r3, [r3, #8]
 8002c20:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	689b      	ldr	r3, [r3, #8]
 8002c28:	494d      	ldr	r1, [pc, #308]	; (8002d60 <HAL_RCC_ClockConfig+0x1bc>)
 8002c2a:	4313      	orrs	r3, r2
 8002c2c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002c2e:	687b      	ldr	r3, [r7, #4]
 8002c30:	681b      	ldr	r3, [r3, #0]
 8002c32:	f003 0301 	and.w	r3, r3, #1
 8002c36:	2b00      	cmp	r3, #0
 8002c38:	d044      	beq.n	8002cc4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002c3a:	687b      	ldr	r3, [r7, #4]
 8002c3c:	685b      	ldr	r3, [r3, #4]
 8002c3e:	2b01      	cmp	r3, #1
 8002c40:	d107      	bne.n	8002c52 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002c42:	4b47      	ldr	r3, [pc, #284]	; (8002d60 <HAL_RCC_ClockConfig+0x1bc>)
 8002c44:	681b      	ldr	r3, [r3, #0]
 8002c46:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002c4a:	2b00      	cmp	r3, #0
 8002c4c:	d119      	bne.n	8002c82 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002c4e:	2301      	movs	r3, #1
 8002c50:	e07f      	b.n	8002d52 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002c52:	687b      	ldr	r3, [r7, #4]
 8002c54:	685b      	ldr	r3, [r3, #4]
 8002c56:	2b02      	cmp	r3, #2
 8002c58:	d003      	beq.n	8002c62 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8002c5a:	687b      	ldr	r3, [r7, #4]
 8002c5c:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002c5e:	2b03      	cmp	r3, #3
 8002c60:	d107      	bne.n	8002c72 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002c62:	4b3f      	ldr	r3, [pc, #252]	; (8002d60 <HAL_RCC_ClockConfig+0x1bc>)
 8002c64:	681b      	ldr	r3, [r3, #0]
 8002c66:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002c6a:	2b00      	cmp	r3, #0
 8002c6c:	d109      	bne.n	8002c82 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002c6e:	2301      	movs	r3, #1
 8002c70:	e06f      	b.n	8002d52 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002c72:	4b3b      	ldr	r3, [pc, #236]	; (8002d60 <HAL_RCC_ClockConfig+0x1bc>)
 8002c74:	681b      	ldr	r3, [r3, #0]
 8002c76:	f003 0302 	and.w	r3, r3, #2
 8002c7a:	2b00      	cmp	r3, #0
 8002c7c:	d101      	bne.n	8002c82 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002c7e:	2301      	movs	r3, #1
 8002c80:	e067      	b.n	8002d52 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002c82:	4b37      	ldr	r3, [pc, #220]	; (8002d60 <HAL_RCC_ClockConfig+0x1bc>)
 8002c84:	689b      	ldr	r3, [r3, #8]
 8002c86:	f023 0203 	bic.w	r2, r3, #3
 8002c8a:	687b      	ldr	r3, [r7, #4]
 8002c8c:	685b      	ldr	r3, [r3, #4]
 8002c8e:	4934      	ldr	r1, [pc, #208]	; (8002d60 <HAL_RCC_ClockConfig+0x1bc>)
 8002c90:	4313      	orrs	r3, r2
 8002c92:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002c94:	f7fe fd86 	bl	80017a4 <HAL_GetTick>
 8002c98:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002c9a:	e00a      	b.n	8002cb2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002c9c:	f7fe fd82 	bl	80017a4 <HAL_GetTick>
 8002ca0:	4602      	mov	r2, r0
 8002ca2:	68fb      	ldr	r3, [r7, #12]
 8002ca4:	1ad3      	subs	r3, r2, r3
 8002ca6:	f241 3288 	movw	r2, #5000	; 0x1388
 8002caa:	4293      	cmp	r3, r2
 8002cac:	d901      	bls.n	8002cb2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002cae:	2303      	movs	r3, #3
 8002cb0:	e04f      	b.n	8002d52 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002cb2:	4b2b      	ldr	r3, [pc, #172]	; (8002d60 <HAL_RCC_ClockConfig+0x1bc>)
 8002cb4:	689b      	ldr	r3, [r3, #8]
 8002cb6:	f003 020c 	and.w	r2, r3, #12
 8002cba:	687b      	ldr	r3, [r7, #4]
 8002cbc:	685b      	ldr	r3, [r3, #4]
 8002cbe:	009b      	lsls	r3, r3, #2
 8002cc0:	429a      	cmp	r2, r3
 8002cc2:	d1eb      	bne.n	8002c9c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002cc4:	4b25      	ldr	r3, [pc, #148]	; (8002d5c <HAL_RCC_ClockConfig+0x1b8>)
 8002cc6:	681b      	ldr	r3, [r3, #0]
 8002cc8:	f003 030f 	and.w	r3, r3, #15
 8002ccc:	683a      	ldr	r2, [r7, #0]
 8002cce:	429a      	cmp	r2, r3
 8002cd0:	d20c      	bcs.n	8002cec <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002cd2:	4b22      	ldr	r3, [pc, #136]	; (8002d5c <HAL_RCC_ClockConfig+0x1b8>)
 8002cd4:	683a      	ldr	r2, [r7, #0]
 8002cd6:	b2d2      	uxtb	r2, r2
 8002cd8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002cda:	4b20      	ldr	r3, [pc, #128]	; (8002d5c <HAL_RCC_ClockConfig+0x1b8>)
 8002cdc:	681b      	ldr	r3, [r3, #0]
 8002cde:	f003 030f 	and.w	r3, r3, #15
 8002ce2:	683a      	ldr	r2, [r7, #0]
 8002ce4:	429a      	cmp	r2, r3
 8002ce6:	d001      	beq.n	8002cec <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8002ce8:	2301      	movs	r3, #1
 8002cea:	e032      	b.n	8002d52 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002cec:	687b      	ldr	r3, [r7, #4]
 8002cee:	681b      	ldr	r3, [r3, #0]
 8002cf0:	f003 0304 	and.w	r3, r3, #4
 8002cf4:	2b00      	cmp	r3, #0
 8002cf6:	d008      	beq.n	8002d0a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002cf8:	4b19      	ldr	r3, [pc, #100]	; (8002d60 <HAL_RCC_ClockConfig+0x1bc>)
 8002cfa:	689b      	ldr	r3, [r3, #8]
 8002cfc:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8002d00:	687b      	ldr	r3, [r7, #4]
 8002d02:	68db      	ldr	r3, [r3, #12]
 8002d04:	4916      	ldr	r1, [pc, #88]	; (8002d60 <HAL_RCC_ClockConfig+0x1bc>)
 8002d06:	4313      	orrs	r3, r2
 8002d08:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002d0a:	687b      	ldr	r3, [r7, #4]
 8002d0c:	681b      	ldr	r3, [r3, #0]
 8002d0e:	f003 0308 	and.w	r3, r3, #8
 8002d12:	2b00      	cmp	r3, #0
 8002d14:	d009      	beq.n	8002d2a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002d16:	4b12      	ldr	r3, [pc, #72]	; (8002d60 <HAL_RCC_ClockConfig+0x1bc>)
 8002d18:	689b      	ldr	r3, [r3, #8]
 8002d1a:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8002d1e:	687b      	ldr	r3, [r7, #4]
 8002d20:	691b      	ldr	r3, [r3, #16]
 8002d22:	00db      	lsls	r3, r3, #3
 8002d24:	490e      	ldr	r1, [pc, #56]	; (8002d60 <HAL_RCC_ClockConfig+0x1bc>)
 8002d26:	4313      	orrs	r3, r2
 8002d28:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8002d2a:	f000 f821 	bl	8002d70 <HAL_RCC_GetSysClockFreq>
 8002d2e:	4602      	mov	r2, r0
 8002d30:	4b0b      	ldr	r3, [pc, #44]	; (8002d60 <HAL_RCC_ClockConfig+0x1bc>)
 8002d32:	689b      	ldr	r3, [r3, #8]
 8002d34:	091b      	lsrs	r3, r3, #4
 8002d36:	f003 030f 	and.w	r3, r3, #15
 8002d3a:	490a      	ldr	r1, [pc, #40]	; (8002d64 <HAL_RCC_ClockConfig+0x1c0>)
 8002d3c:	5ccb      	ldrb	r3, [r1, r3]
 8002d3e:	fa22 f303 	lsr.w	r3, r2, r3
 8002d42:	4a09      	ldr	r2, [pc, #36]	; (8002d68 <HAL_RCC_ClockConfig+0x1c4>)
 8002d44:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8002d46:	4b09      	ldr	r3, [pc, #36]	; (8002d6c <HAL_RCC_ClockConfig+0x1c8>)
 8002d48:	681b      	ldr	r3, [r3, #0]
 8002d4a:	4618      	mov	r0, r3
 8002d4c:	f7fe fce6 	bl	800171c <HAL_InitTick>

  return HAL_OK;
 8002d50:	2300      	movs	r3, #0
}
 8002d52:	4618      	mov	r0, r3
 8002d54:	3710      	adds	r7, #16
 8002d56:	46bd      	mov	sp, r7
 8002d58:	bd80      	pop	{r7, pc}
 8002d5a:	bf00      	nop
 8002d5c:	40023c00 	.word	0x40023c00
 8002d60:	40023800 	.word	0x40023800
 8002d64:	08005d98 	.word	0x08005d98
 8002d68:	20000004 	.word	0x20000004
 8002d6c:	20000008 	.word	0x20000008

08002d70 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002d70:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002d74:	b090      	sub	sp, #64	; 0x40
 8002d76:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8002d78:	2300      	movs	r3, #0
 8002d7a:	637b      	str	r3, [r7, #52]	; 0x34
 8002d7c:	2300      	movs	r3, #0
 8002d7e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002d80:	2300      	movs	r3, #0
 8002d82:	633b      	str	r3, [r7, #48]	; 0x30
  uint32_t sysclockfreq = 0U;
 8002d84:	2300      	movs	r3, #0
 8002d86:	63bb      	str	r3, [r7, #56]	; 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002d88:	4b59      	ldr	r3, [pc, #356]	; (8002ef0 <HAL_RCC_GetSysClockFreq+0x180>)
 8002d8a:	689b      	ldr	r3, [r3, #8]
 8002d8c:	f003 030c 	and.w	r3, r3, #12
 8002d90:	2b08      	cmp	r3, #8
 8002d92:	d00d      	beq.n	8002db0 <HAL_RCC_GetSysClockFreq+0x40>
 8002d94:	2b08      	cmp	r3, #8
 8002d96:	f200 80a1 	bhi.w	8002edc <HAL_RCC_GetSysClockFreq+0x16c>
 8002d9a:	2b00      	cmp	r3, #0
 8002d9c:	d002      	beq.n	8002da4 <HAL_RCC_GetSysClockFreq+0x34>
 8002d9e:	2b04      	cmp	r3, #4
 8002da0:	d003      	beq.n	8002daa <HAL_RCC_GetSysClockFreq+0x3a>
 8002da2:	e09b      	b.n	8002edc <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8002da4:	4b53      	ldr	r3, [pc, #332]	; (8002ef4 <HAL_RCC_GetSysClockFreq+0x184>)
 8002da6:	63bb      	str	r3, [r7, #56]	; 0x38
       break;
 8002da8:	e09b      	b.n	8002ee2 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8002daa:	4b53      	ldr	r3, [pc, #332]	; (8002ef8 <HAL_RCC_GetSysClockFreq+0x188>)
 8002dac:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8002dae:	e098      	b.n	8002ee2 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002db0:	4b4f      	ldr	r3, [pc, #316]	; (8002ef0 <HAL_RCC_GetSysClockFreq+0x180>)
 8002db2:	685b      	ldr	r3, [r3, #4]
 8002db4:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8002db8:	637b      	str	r3, [r7, #52]	; 0x34
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002dba:	4b4d      	ldr	r3, [pc, #308]	; (8002ef0 <HAL_RCC_GetSysClockFreq+0x180>)
 8002dbc:	685b      	ldr	r3, [r3, #4]
 8002dbe:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002dc2:	2b00      	cmp	r3, #0
 8002dc4:	d028      	beq.n	8002e18 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002dc6:	4b4a      	ldr	r3, [pc, #296]	; (8002ef0 <HAL_RCC_GetSysClockFreq+0x180>)
 8002dc8:	685b      	ldr	r3, [r3, #4]
 8002dca:	099b      	lsrs	r3, r3, #6
 8002dcc:	2200      	movs	r2, #0
 8002dce:	623b      	str	r3, [r7, #32]
 8002dd0:	627a      	str	r2, [r7, #36]	; 0x24
 8002dd2:	6a3b      	ldr	r3, [r7, #32]
 8002dd4:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8002dd8:	2100      	movs	r1, #0
 8002dda:	4b47      	ldr	r3, [pc, #284]	; (8002ef8 <HAL_RCC_GetSysClockFreq+0x188>)
 8002ddc:	fb03 f201 	mul.w	r2, r3, r1
 8002de0:	2300      	movs	r3, #0
 8002de2:	fb00 f303 	mul.w	r3, r0, r3
 8002de6:	4413      	add	r3, r2
 8002de8:	4a43      	ldr	r2, [pc, #268]	; (8002ef8 <HAL_RCC_GetSysClockFreq+0x188>)
 8002dea:	fba0 1202 	umull	r1, r2, r0, r2
 8002dee:	62fa      	str	r2, [r7, #44]	; 0x2c
 8002df0:	460a      	mov	r2, r1
 8002df2:	62ba      	str	r2, [r7, #40]	; 0x28
 8002df4:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002df6:	4413      	add	r3, r2
 8002df8:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002dfa:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002dfc:	2200      	movs	r2, #0
 8002dfe:	61bb      	str	r3, [r7, #24]
 8002e00:	61fa      	str	r2, [r7, #28]
 8002e02:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002e06:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 8002e0a:	f7fd ff2d 	bl	8000c68 <__aeabi_uldivmod>
 8002e0e:	4602      	mov	r2, r0
 8002e10:	460b      	mov	r3, r1
 8002e12:	4613      	mov	r3, r2
 8002e14:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002e16:	e053      	b.n	8002ec0 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002e18:	4b35      	ldr	r3, [pc, #212]	; (8002ef0 <HAL_RCC_GetSysClockFreq+0x180>)
 8002e1a:	685b      	ldr	r3, [r3, #4]
 8002e1c:	099b      	lsrs	r3, r3, #6
 8002e1e:	2200      	movs	r2, #0
 8002e20:	613b      	str	r3, [r7, #16]
 8002e22:	617a      	str	r2, [r7, #20]
 8002e24:	693b      	ldr	r3, [r7, #16]
 8002e26:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8002e2a:	f04f 0b00 	mov.w	fp, #0
 8002e2e:	4652      	mov	r2, sl
 8002e30:	465b      	mov	r3, fp
 8002e32:	f04f 0000 	mov.w	r0, #0
 8002e36:	f04f 0100 	mov.w	r1, #0
 8002e3a:	0159      	lsls	r1, r3, #5
 8002e3c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002e40:	0150      	lsls	r0, r2, #5
 8002e42:	4602      	mov	r2, r0
 8002e44:	460b      	mov	r3, r1
 8002e46:	ebb2 080a 	subs.w	r8, r2, sl
 8002e4a:	eb63 090b 	sbc.w	r9, r3, fp
 8002e4e:	f04f 0200 	mov.w	r2, #0
 8002e52:	f04f 0300 	mov.w	r3, #0
 8002e56:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8002e5a:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8002e5e:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8002e62:	ebb2 0408 	subs.w	r4, r2, r8
 8002e66:	eb63 0509 	sbc.w	r5, r3, r9
 8002e6a:	f04f 0200 	mov.w	r2, #0
 8002e6e:	f04f 0300 	mov.w	r3, #0
 8002e72:	00eb      	lsls	r3, r5, #3
 8002e74:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8002e78:	00e2      	lsls	r2, r4, #3
 8002e7a:	4614      	mov	r4, r2
 8002e7c:	461d      	mov	r5, r3
 8002e7e:	eb14 030a 	adds.w	r3, r4, sl
 8002e82:	603b      	str	r3, [r7, #0]
 8002e84:	eb45 030b 	adc.w	r3, r5, fp
 8002e88:	607b      	str	r3, [r7, #4]
 8002e8a:	f04f 0200 	mov.w	r2, #0
 8002e8e:	f04f 0300 	mov.w	r3, #0
 8002e92:	e9d7 4500 	ldrd	r4, r5, [r7]
 8002e96:	4629      	mov	r1, r5
 8002e98:	028b      	lsls	r3, r1, #10
 8002e9a:	4621      	mov	r1, r4
 8002e9c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8002ea0:	4621      	mov	r1, r4
 8002ea2:	028a      	lsls	r2, r1, #10
 8002ea4:	4610      	mov	r0, r2
 8002ea6:	4619      	mov	r1, r3
 8002ea8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002eaa:	2200      	movs	r2, #0
 8002eac:	60bb      	str	r3, [r7, #8]
 8002eae:	60fa      	str	r2, [r7, #12]
 8002eb0:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8002eb4:	f7fd fed8 	bl	8000c68 <__aeabi_uldivmod>
 8002eb8:	4602      	mov	r2, r0
 8002eba:	460b      	mov	r3, r1
 8002ebc:	4613      	mov	r3, r2
 8002ebe:	63fb      	str	r3, [r7, #60]	; 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8002ec0:	4b0b      	ldr	r3, [pc, #44]	; (8002ef0 <HAL_RCC_GetSysClockFreq+0x180>)
 8002ec2:	685b      	ldr	r3, [r3, #4]
 8002ec4:	0c1b      	lsrs	r3, r3, #16
 8002ec6:	f003 0303 	and.w	r3, r3, #3
 8002eca:	3301      	adds	r3, #1
 8002ecc:	005b      	lsls	r3, r3, #1
 8002ece:	633b      	str	r3, [r7, #48]	; 0x30

      sysclockfreq = pllvco/pllp;
 8002ed0:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8002ed2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002ed4:	fbb2 f3f3 	udiv	r3, r2, r3
 8002ed8:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8002eda:	e002      	b.n	8002ee2 <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8002edc:	4b05      	ldr	r3, [pc, #20]	; (8002ef4 <HAL_RCC_GetSysClockFreq+0x184>)
 8002ede:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8002ee0:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002ee2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
}
 8002ee4:	4618      	mov	r0, r3
 8002ee6:	3740      	adds	r7, #64	; 0x40
 8002ee8:	46bd      	mov	sp, r7
 8002eea:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002eee:	bf00      	nop
 8002ef0:	40023800 	.word	0x40023800
 8002ef4:	00f42400 	.word	0x00f42400
 8002ef8:	017d7840 	.word	0x017d7840

08002efc <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002efc:	b480      	push	{r7}
 8002efe:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002f00:	4b03      	ldr	r3, [pc, #12]	; (8002f10 <HAL_RCC_GetHCLKFreq+0x14>)
 8002f02:	681b      	ldr	r3, [r3, #0]
}
 8002f04:	4618      	mov	r0, r3
 8002f06:	46bd      	mov	sp, r7
 8002f08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f0c:	4770      	bx	lr
 8002f0e:	bf00      	nop
 8002f10:	20000004 	.word	0x20000004

08002f14 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002f14:	b580      	push	{r7, lr}
 8002f16:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8002f18:	f7ff fff0 	bl	8002efc <HAL_RCC_GetHCLKFreq>
 8002f1c:	4602      	mov	r2, r0
 8002f1e:	4b05      	ldr	r3, [pc, #20]	; (8002f34 <HAL_RCC_GetPCLK1Freq+0x20>)
 8002f20:	689b      	ldr	r3, [r3, #8]
 8002f22:	0a9b      	lsrs	r3, r3, #10
 8002f24:	f003 0307 	and.w	r3, r3, #7
 8002f28:	4903      	ldr	r1, [pc, #12]	; (8002f38 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002f2a:	5ccb      	ldrb	r3, [r1, r3]
 8002f2c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002f30:	4618      	mov	r0, r3
 8002f32:	bd80      	pop	{r7, pc}
 8002f34:	40023800 	.word	0x40023800
 8002f38:	08005da8 	.word	0x08005da8

08002f3c <__errno>:
 8002f3c:	4b01      	ldr	r3, [pc, #4]	; (8002f44 <__errno+0x8>)
 8002f3e:	6818      	ldr	r0, [r3, #0]
 8002f40:	4770      	bx	lr
 8002f42:	bf00      	nop
 8002f44:	20000010 	.word	0x20000010

08002f48 <__libc_init_array>:
 8002f48:	b570      	push	{r4, r5, r6, lr}
 8002f4a:	4d0d      	ldr	r5, [pc, #52]	; (8002f80 <__libc_init_array+0x38>)
 8002f4c:	4c0d      	ldr	r4, [pc, #52]	; (8002f84 <__libc_init_array+0x3c>)
 8002f4e:	1b64      	subs	r4, r4, r5
 8002f50:	10a4      	asrs	r4, r4, #2
 8002f52:	2600      	movs	r6, #0
 8002f54:	42a6      	cmp	r6, r4
 8002f56:	d109      	bne.n	8002f6c <__libc_init_array+0x24>
 8002f58:	4d0b      	ldr	r5, [pc, #44]	; (8002f88 <__libc_init_array+0x40>)
 8002f5a:	4c0c      	ldr	r4, [pc, #48]	; (8002f8c <__libc_init_array+0x44>)
 8002f5c:	f002 ff04 	bl	8005d68 <_init>
 8002f60:	1b64      	subs	r4, r4, r5
 8002f62:	10a4      	asrs	r4, r4, #2
 8002f64:	2600      	movs	r6, #0
 8002f66:	42a6      	cmp	r6, r4
 8002f68:	d105      	bne.n	8002f76 <__libc_init_array+0x2e>
 8002f6a:	bd70      	pop	{r4, r5, r6, pc}
 8002f6c:	f855 3b04 	ldr.w	r3, [r5], #4
 8002f70:	4798      	blx	r3
 8002f72:	3601      	adds	r6, #1
 8002f74:	e7ee      	b.n	8002f54 <__libc_init_array+0xc>
 8002f76:	f855 3b04 	ldr.w	r3, [r5], #4
 8002f7a:	4798      	blx	r3
 8002f7c:	3601      	adds	r6, #1
 8002f7e:	e7f2      	b.n	8002f66 <__libc_init_array+0x1e>
 8002f80:	08006194 	.word	0x08006194
 8002f84:	08006194 	.word	0x08006194
 8002f88:	08006194 	.word	0x08006194
 8002f8c:	08006198 	.word	0x08006198

08002f90 <memset>:
 8002f90:	4402      	add	r2, r0
 8002f92:	4603      	mov	r3, r0
 8002f94:	4293      	cmp	r3, r2
 8002f96:	d100      	bne.n	8002f9a <memset+0xa>
 8002f98:	4770      	bx	lr
 8002f9a:	f803 1b01 	strb.w	r1, [r3], #1
 8002f9e:	e7f9      	b.n	8002f94 <memset+0x4>

08002fa0 <__cvt>:
 8002fa0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8002fa4:	ec55 4b10 	vmov	r4, r5, d0
 8002fa8:	2d00      	cmp	r5, #0
 8002faa:	460e      	mov	r6, r1
 8002fac:	4619      	mov	r1, r3
 8002fae:	462b      	mov	r3, r5
 8002fb0:	bfbb      	ittet	lt
 8002fb2:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8002fb6:	461d      	movlt	r5, r3
 8002fb8:	2300      	movge	r3, #0
 8002fba:	232d      	movlt	r3, #45	; 0x2d
 8002fbc:	700b      	strb	r3, [r1, #0]
 8002fbe:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8002fc0:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8002fc4:	4691      	mov	r9, r2
 8002fc6:	f023 0820 	bic.w	r8, r3, #32
 8002fca:	bfbc      	itt	lt
 8002fcc:	4622      	movlt	r2, r4
 8002fce:	4614      	movlt	r4, r2
 8002fd0:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8002fd4:	d005      	beq.n	8002fe2 <__cvt+0x42>
 8002fd6:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8002fda:	d100      	bne.n	8002fde <__cvt+0x3e>
 8002fdc:	3601      	adds	r6, #1
 8002fde:	2102      	movs	r1, #2
 8002fe0:	e000      	b.n	8002fe4 <__cvt+0x44>
 8002fe2:	2103      	movs	r1, #3
 8002fe4:	ab03      	add	r3, sp, #12
 8002fe6:	9301      	str	r3, [sp, #4]
 8002fe8:	ab02      	add	r3, sp, #8
 8002fea:	9300      	str	r3, [sp, #0]
 8002fec:	ec45 4b10 	vmov	d0, r4, r5
 8002ff0:	4653      	mov	r3, sl
 8002ff2:	4632      	mov	r2, r6
 8002ff4:	f000 fcec 	bl	80039d0 <_dtoa_r>
 8002ff8:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8002ffc:	4607      	mov	r7, r0
 8002ffe:	d102      	bne.n	8003006 <__cvt+0x66>
 8003000:	f019 0f01 	tst.w	r9, #1
 8003004:	d022      	beq.n	800304c <__cvt+0xac>
 8003006:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800300a:	eb07 0906 	add.w	r9, r7, r6
 800300e:	d110      	bne.n	8003032 <__cvt+0x92>
 8003010:	783b      	ldrb	r3, [r7, #0]
 8003012:	2b30      	cmp	r3, #48	; 0x30
 8003014:	d10a      	bne.n	800302c <__cvt+0x8c>
 8003016:	2200      	movs	r2, #0
 8003018:	2300      	movs	r3, #0
 800301a:	4620      	mov	r0, r4
 800301c:	4629      	mov	r1, r5
 800301e:	f7fd fd63 	bl	8000ae8 <__aeabi_dcmpeq>
 8003022:	b918      	cbnz	r0, 800302c <__cvt+0x8c>
 8003024:	f1c6 0601 	rsb	r6, r6, #1
 8003028:	f8ca 6000 	str.w	r6, [sl]
 800302c:	f8da 3000 	ldr.w	r3, [sl]
 8003030:	4499      	add	r9, r3
 8003032:	2200      	movs	r2, #0
 8003034:	2300      	movs	r3, #0
 8003036:	4620      	mov	r0, r4
 8003038:	4629      	mov	r1, r5
 800303a:	f7fd fd55 	bl	8000ae8 <__aeabi_dcmpeq>
 800303e:	b108      	cbz	r0, 8003044 <__cvt+0xa4>
 8003040:	f8cd 900c 	str.w	r9, [sp, #12]
 8003044:	2230      	movs	r2, #48	; 0x30
 8003046:	9b03      	ldr	r3, [sp, #12]
 8003048:	454b      	cmp	r3, r9
 800304a:	d307      	bcc.n	800305c <__cvt+0xbc>
 800304c:	9b03      	ldr	r3, [sp, #12]
 800304e:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8003050:	1bdb      	subs	r3, r3, r7
 8003052:	4638      	mov	r0, r7
 8003054:	6013      	str	r3, [r2, #0]
 8003056:	b004      	add	sp, #16
 8003058:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800305c:	1c59      	adds	r1, r3, #1
 800305e:	9103      	str	r1, [sp, #12]
 8003060:	701a      	strb	r2, [r3, #0]
 8003062:	e7f0      	b.n	8003046 <__cvt+0xa6>

08003064 <__exponent>:
 8003064:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8003066:	4603      	mov	r3, r0
 8003068:	2900      	cmp	r1, #0
 800306a:	bfb8      	it	lt
 800306c:	4249      	neglt	r1, r1
 800306e:	f803 2b02 	strb.w	r2, [r3], #2
 8003072:	bfb4      	ite	lt
 8003074:	222d      	movlt	r2, #45	; 0x2d
 8003076:	222b      	movge	r2, #43	; 0x2b
 8003078:	2909      	cmp	r1, #9
 800307a:	7042      	strb	r2, [r0, #1]
 800307c:	dd2a      	ble.n	80030d4 <__exponent+0x70>
 800307e:	f10d 0407 	add.w	r4, sp, #7
 8003082:	46a4      	mov	ip, r4
 8003084:	270a      	movs	r7, #10
 8003086:	46a6      	mov	lr, r4
 8003088:	460a      	mov	r2, r1
 800308a:	fb91 f6f7 	sdiv	r6, r1, r7
 800308e:	fb07 1516 	mls	r5, r7, r6, r1
 8003092:	3530      	adds	r5, #48	; 0x30
 8003094:	2a63      	cmp	r2, #99	; 0x63
 8003096:	f104 34ff 	add.w	r4, r4, #4294967295	; 0xffffffff
 800309a:	f80e 5c01 	strb.w	r5, [lr, #-1]
 800309e:	4631      	mov	r1, r6
 80030a0:	dcf1      	bgt.n	8003086 <__exponent+0x22>
 80030a2:	3130      	adds	r1, #48	; 0x30
 80030a4:	f1ae 0502 	sub.w	r5, lr, #2
 80030a8:	f804 1c01 	strb.w	r1, [r4, #-1]
 80030ac:	1c44      	adds	r4, r0, #1
 80030ae:	4629      	mov	r1, r5
 80030b0:	4561      	cmp	r1, ip
 80030b2:	d30a      	bcc.n	80030ca <__exponent+0x66>
 80030b4:	f10d 0209 	add.w	r2, sp, #9
 80030b8:	eba2 020e 	sub.w	r2, r2, lr
 80030bc:	4565      	cmp	r5, ip
 80030be:	bf88      	it	hi
 80030c0:	2200      	movhi	r2, #0
 80030c2:	4413      	add	r3, r2
 80030c4:	1a18      	subs	r0, r3, r0
 80030c6:	b003      	add	sp, #12
 80030c8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80030ca:	f811 2b01 	ldrb.w	r2, [r1], #1
 80030ce:	f804 2f01 	strb.w	r2, [r4, #1]!
 80030d2:	e7ed      	b.n	80030b0 <__exponent+0x4c>
 80030d4:	2330      	movs	r3, #48	; 0x30
 80030d6:	3130      	adds	r1, #48	; 0x30
 80030d8:	7083      	strb	r3, [r0, #2]
 80030da:	70c1      	strb	r1, [r0, #3]
 80030dc:	1d03      	adds	r3, r0, #4
 80030de:	e7f1      	b.n	80030c4 <__exponent+0x60>

080030e0 <_printf_float>:
 80030e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80030e4:	ed2d 8b02 	vpush	{d8}
 80030e8:	b08d      	sub	sp, #52	; 0x34
 80030ea:	460c      	mov	r4, r1
 80030ec:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 80030f0:	4616      	mov	r6, r2
 80030f2:	461f      	mov	r7, r3
 80030f4:	4605      	mov	r5, r0
 80030f6:	f001 fa59 	bl	80045ac <_localeconv_r>
 80030fa:	f8d0 a000 	ldr.w	sl, [r0]
 80030fe:	4650      	mov	r0, sl
 8003100:	f7fd f876 	bl	80001f0 <strlen>
 8003104:	2300      	movs	r3, #0
 8003106:	930a      	str	r3, [sp, #40]	; 0x28
 8003108:	6823      	ldr	r3, [r4, #0]
 800310a:	9305      	str	r3, [sp, #20]
 800310c:	f8d8 3000 	ldr.w	r3, [r8]
 8003110:	f894 b018 	ldrb.w	fp, [r4, #24]
 8003114:	3307      	adds	r3, #7
 8003116:	f023 0307 	bic.w	r3, r3, #7
 800311a:	f103 0208 	add.w	r2, r3, #8
 800311e:	f8c8 2000 	str.w	r2, [r8]
 8003122:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003126:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 800312a:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 800312e:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8003132:	9307      	str	r3, [sp, #28]
 8003134:	f8cd 8018 	str.w	r8, [sp, #24]
 8003138:	ee08 0a10 	vmov	s16, r0
 800313c:	4b9f      	ldr	r3, [pc, #636]	; (80033bc <_printf_float+0x2dc>)
 800313e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8003142:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8003146:	f7fd fd01 	bl	8000b4c <__aeabi_dcmpun>
 800314a:	bb88      	cbnz	r0, 80031b0 <_printf_float+0xd0>
 800314c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8003150:	4b9a      	ldr	r3, [pc, #616]	; (80033bc <_printf_float+0x2dc>)
 8003152:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8003156:	f7fd fcdb 	bl	8000b10 <__aeabi_dcmple>
 800315a:	bb48      	cbnz	r0, 80031b0 <_printf_float+0xd0>
 800315c:	2200      	movs	r2, #0
 800315e:	2300      	movs	r3, #0
 8003160:	4640      	mov	r0, r8
 8003162:	4649      	mov	r1, r9
 8003164:	f7fd fcca 	bl	8000afc <__aeabi_dcmplt>
 8003168:	b110      	cbz	r0, 8003170 <_printf_float+0x90>
 800316a:	232d      	movs	r3, #45	; 0x2d
 800316c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8003170:	4b93      	ldr	r3, [pc, #588]	; (80033c0 <_printf_float+0x2e0>)
 8003172:	4894      	ldr	r0, [pc, #592]	; (80033c4 <_printf_float+0x2e4>)
 8003174:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8003178:	bf94      	ite	ls
 800317a:	4698      	movls	r8, r3
 800317c:	4680      	movhi	r8, r0
 800317e:	2303      	movs	r3, #3
 8003180:	6123      	str	r3, [r4, #16]
 8003182:	9b05      	ldr	r3, [sp, #20]
 8003184:	f023 0204 	bic.w	r2, r3, #4
 8003188:	6022      	str	r2, [r4, #0]
 800318a:	f04f 0900 	mov.w	r9, #0
 800318e:	9700      	str	r7, [sp, #0]
 8003190:	4633      	mov	r3, r6
 8003192:	aa0b      	add	r2, sp, #44	; 0x2c
 8003194:	4621      	mov	r1, r4
 8003196:	4628      	mov	r0, r5
 8003198:	f000 f9d8 	bl	800354c <_printf_common>
 800319c:	3001      	adds	r0, #1
 800319e:	f040 8090 	bne.w	80032c2 <_printf_float+0x1e2>
 80031a2:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80031a6:	b00d      	add	sp, #52	; 0x34
 80031a8:	ecbd 8b02 	vpop	{d8}
 80031ac:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80031b0:	4642      	mov	r2, r8
 80031b2:	464b      	mov	r3, r9
 80031b4:	4640      	mov	r0, r8
 80031b6:	4649      	mov	r1, r9
 80031b8:	f7fd fcc8 	bl	8000b4c <__aeabi_dcmpun>
 80031bc:	b140      	cbz	r0, 80031d0 <_printf_float+0xf0>
 80031be:	464b      	mov	r3, r9
 80031c0:	2b00      	cmp	r3, #0
 80031c2:	bfbc      	itt	lt
 80031c4:	232d      	movlt	r3, #45	; 0x2d
 80031c6:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 80031ca:	487f      	ldr	r0, [pc, #508]	; (80033c8 <_printf_float+0x2e8>)
 80031cc:	4b7f      	ldr	r3, [pc, #508]	; (80033cc <_printf_float+0x2ec>)
 80031ce:	e7d1      	b.n	8003174 <_printf_float+0x94>
 80031d0:	6863      	ldr	r3, [r4, #4]
 80031d2:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 80031d6:	9206      	str	r2, [sp, #24]
 80031d8:	1c5a      	adds	r2, r3, #1
 80031da:	d13f      	bne.n	800325c <_printf_float+0x17c>
 80031dc:	2306      	movs	r3, #6
 80031de:	6063      	str	r3, [r4, #4]
 80031e0:	9b05      	ldr	r3, [sp, #20]
 80031e2:	6861      	ldr	r1, [r4, #4]
 80031e4:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 80031e8:	2300      	movs	r3, #0
 80031ea:	9303      	str	r3, [sp, #12]
 80031ec:	ab0a      	add	r3, sp, #40	; 0x28
 80031ee:	e9cd b301 	strd	fp, r3, [sp, #4]
 80031f2:	ab09      	add	r3, sp, #36	; 0x24
 80031f4:	ec49 8b10 	vmov	d0, r8, r9
 80031f8:	9300      	str	r3, [sp, #0]
 80031fa:	6022      	str	r2, [r4, #0]
 80031fc:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8003200:	4628      	mov	r0, r5
 8003202:	f7ff fecd 	bl	8002fa0 <__cvt>
 8003206:	9b06      	ldr	r3, [sp, #24]
 8003208:	9909      	ldr	r1, [sp, #36]	; 0x24
 800320a:	2b47      	cmp	r3, #71	; 0x47
 800320c:	4680      	mov	r8, r0
 800320e:	d108      	bne.n	8003222 <_printf_float+0x142>
 8003210:	1cc8      	adds	r0, r1, #3
 8003212:	db02      	blt.n	800321a <_printf_float+0x13a>
 8003214:	6863      	ldr	r3, [r4, #4]
 8003216:	4299      	cmp	r1, r3
 8003218:	dd41      	ble.n	800329e <_printf_float+0x1be>
 800321a:	f1ab 0b02 	sub.w	fp, fp, #2
 800321e:	fa5f fb8b 	uxtb.w	fp, fp
 8003222:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8003226:	d820      	bhi.n	800326a <_printf_float+0x18a>
 8003228:	3901      	subs	r1, #1
 800322a:	465a      	mov	r2, fp
 800322c:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8003230:	9109      	str	r1, [sp, #36]	; 0x24
 8003232:	f7ff ff17 	bl	8003064 <__exponent>
 8003236:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8003238:	1813      	adds	r3, r2, r0
 800323a:	2a01      	cmp	r2, #1
 800323c:	4681      	mov	r9, r0
 800323e:	6123      	str	r3, [r4, #16]
 8003240:	dc02      	bgt.n	8003248 <_printf_float+0x168>
 8003242:	6822      	ldr	r2, [r4, #0]
 8003244:	07d2      	lsls	r2, r2, #31
 8003246:	d501      	bpl.n	800324c <_printf_float+0x16c>
 8003248:	3301      	adds	r3, #1
 800324a:	6123      	str	r3, [r4, #16]
 800324c:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8003250:	2b00      	cmp	r3, #0
 8003252:	d09c      	beq.n	800318e <_printf_float+0xae>
 8003254:	232d      	movs	r3, #45	; 0x2d
 8003256:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800325a:	e798      	b.n	800318e <_printf_float+0xae>
 800325c:	9a06      	ldr	r2, [sp, #24]
 800325e:	2a47      	cmp	r2, #71	; 0x47
 8003260:	d1be      	bne.n	80031e0 <_printf_float+0x100>
 8003262:	2b00      	cmp	r3, #0
 8003264:	d1bc      	bne.n	80031e0 <_printf_float+0x100>
 8003266:	2301      	movs	r3, #1
 8003268:	e7b9      	b.n	80031de <_printf_float+0xfe>
 800326a:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 800326e:	d118      	bne.n	80032a2 <_printf_float+0x1c2>
 8003270:	2900      	cmp	r1, #0
 8003272:	6863      	ldr	r3, [r4, #4]
 8003274:	dd0b      	ble.n	800328e <_printf_float+0x1ae>
 8003276:	6121      	str	r1, [r4, #16]
 8003278:	b913      	cbnz	r3, 8003280 <_printf_float+0x1a0>
 800327a:	6822      	ldr	r2, [r4, #0]
 800327c:	07d0      	lsls	r0, r2, #31
 800327e:	d502      	bpl.n	8003286 <_printf_float+0x1a6>
 8003280:	3301      	adds	r3, #1
 8003282:	440b      	add	r3, r1
 8003284:	6123      	str	r3, [r4, #16]
 8003286:	65a1      	str	r1, [r4, #88]	; 0x58
 8003288:	f04f 0900 	mov.w	r9, #0
 800328c:	e7de      	b.n	800324c <_printf_float+0x16c>
 800328e:	b913      	cbnz	r3, 8003296 <_printf_float+0x1b6>
 8003290:	6822      	ldr	r2, [r4, #0]
 8003292:	07d2      	lsls	r2, r2, #31
 8003294:	d501      	bpl.n	800329a <_printf_float+0x1ba>
 8003296:	3302      	adds	r3, #2
 8003298:	e7f4      	b.n	8003284 <_printf_float+0x1a4>
 800329a:	2301      	movs	r3, #1
 800329c:	e7f2      	b.n	8003284 <_printf_float+0x1a4>
 800329e:	f04f 0b67 	mov.w	fp, #103	; 0x67
 80032a2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80032a4:	4299      	cmp	r1, r3
 80032a6:	db05      	blt.n	80032b4 <_printf_float+0x1d4>
 80032a8:	6823      	ldr	r3, [r4, #0]
 80032aa:	6121      	str	r1, [r4, #16]
 80032ac:	07d8      	lsls	r0, r3, #31
 80032ae:	d5ea      	bpl.n	8003286 <_printf_float+0x1a6>
 80032b0:	1c4b      	adds	r3, r1, #1
 80032b2:	e7e7      	b.n	8003284 <_printf_float+0x1a4>
 80032b4:	2900      	cmp	r1, #0
 80032b6:	bfd4      	ite	le
 80032b8:	f1c1 0202 	rsble	r2, r1, #2
 80032bc:	2201      	movgt	r2, #1
 80032be:	4413      	add	r3, r2
 80032c0:	e7e0      	b.n	8003284 <_printf_float+0x1a4>
 80032c2:	6823      	ldr	r3, [r4, #0]
 80032c4:	055a      	lsls	r2, r3, #21
 80032c6:	d407      	bmi.n	80032d8 <_printf_float+0x1f8>
 80032c8:	6923      	ldr	r3, [r4, #16]
 80032ca:	4642      	mov	r2, r8
 80032cc:	4631      	mov	r1, r6
 80032ce:	4628      	mov	r0, r5
 80032d0:	47b8      	blx	r7
 80032d2:	3001      	adds	r0, #1
 80032d4:	d12c      	bne.n	8003330 <_printf_float+0x250>
 80032d6:	e764      	b.n	80031a2 <_printf_float+0xc2>
 80032d8:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 80032dc:	f240 80e0 	bls.w	80034a0 <_printf_float+0x3c0>
 80032e0:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80032e4:	2200      	movs	r2, #0
 80032e6:	2300      	movs	r3, #0
 80032e8:	f7fd fbfe 	bl	8000ae8 <__aeabi_dcmpeq>
 80032ec:	2800      	cmp	r0, #0
 80032ee:	d034      	beq.n	800335a <_printf_float+0x27a>
 80032f0:	4a37      	ldr	r2, [pc, #220]	; (80033d0 <_printf_float+0x2f0>)
 80032f2:	2301      	movs	r3, #1
 80032f4:	4631      	mov	r1, r6
 80032f6:	4628      	mov	r0, r5
 80032f8:	47b8      	blx	r7
 80032fa:	3001      	adds	r0, #1
 80032fc:	f43f af51 	beq.w	80031a2 <_printf_float+0xc2>
 8003300:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8003304:	429a      	cmp	r2, r3
 8003306:	db02      	blt.n	800330e <_printf_float+0x22e>
 8003308:	6823      	ldr	r3, [r4, #0]
 800330a:	07d8      	lsls	r0, r3, #31
 800330c:	d510      	bpl.n	8003330 <_printf_float+0x250>
 800330e:	ee18 3a10 	vmov	r3, s16
 8003312:	4652      	mov	r2, sl
 8003314:	4631      	mov	r1, r6
 8003316:	4628      	mov	r0, r5
 8003318:	47b8      	blx	r7
 800331a:	3001      	adds	r0, #1
 800331c:	f43f af41 	beq.w	80031a2 <_printf_float+0xc2>
 8003320:	f04f 0800 	mov.w	r8, #0
 8003324:	f104 091a 	add.w	r9, r4, #26
 8003328:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800332a:	3b01      	subs	r3, #1
 800332c:	4543      	cmp	r3, r8
 800332e:	dc09      	bgt.n	8003344 <_printf_float+0x264>
 8003330:	6823      	ldr	r3, [r4, #0]
 8003332:	079b      	lsls	r3, r3, #30
 8003334:	f100 8105 	bmi.w	8003542 <_printf_float+0x462>
 8003338:	68e0      	ldr	r0, [r4, #12]
 800333a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800333c:	4298      	cmp	r0, r3
 800333e:	bfb8      	it	lt
 8003340:	4618      	movlt	r0, r3
 8003342:	e730      	b.n	80031a6 <_printf_float+0xc6>
 8003344:	2301      	movs	r3, #1
 8003346:	464a      	mov	r2, r9
 8003348:	4631      	mov	r1, r6
 800334a:	4628      	mov	r0, r5
 800334c:	47b8      	blx	r7
 800334e:	3001      	adds	r0, #1
 8003350:	f43f af27 	beq.w	80031a2 <_printf_float+0xc2>
 8003354:	f108 0801 	add.w	r8, r8, #1
 8003358:	e7e6      	b.n	8003328 <_printf_float+0x248>
 800335a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800335c:	2b00      	cmp	r3, #0
 800335e:	dc39      	bgt.n	80033d4 <_printf_float+0x2f4>
 8003360:	4a1b      	ldr	r2, [pc, #108]	; (80033d0 <_printf_float+0x2f0>)
 8003362:	2301      	movs	r3, #1
 8003364:	4631      	mov	r1, r6
 8003366:	4628      	mov	r0, r5
 8003368:	47b8      	blx	r7
 800336a:	3001      	adds	r0, #1
 800336c:	f43f af19 	beq.w	80031a2 <_printf_float+0xc2>
 8003370:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8003374:	4313      	orrs	r3, r2
 8003376:	d102      	bne.n	800337e <_printf_float+0x29e>
 8003378:	6823      	ldr	r3, [r4, #0]
 800337a:	07d9      	lsls	r1, r3, #31
 800337c:	d5d8      	bpl.n	8003330 <_printf_float+0x250>
 800337e:	ee18 3a10 	vmov	r3, s16
 8003382:	4652      	mov	r2, sl
 8003384:	4631      	mov	r1, r6
 8003386:	4628      	mov	r0, r5
 8003388:	47b8      	blx	r7
 800338a:	3001      	adds	r0, #1
 800338c:	f43f af09 	beq.w	80031a2 <_printf_float+0xc2>
 8003390:	f04f 0900 	mov.w	r9, #0
 8003394:	f104 0a1a 	add.w	sl, r4, #26
 8003398:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800339a:	425b      	negs	r3, r3
 800339c:	454b      	cmp	r3, r9
 800339e:	dc01      	bgt.n	80033a4 <_printf_float+0x2c4>
 80033a0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80033a2:	e792      	b.n	80032ca <_printf_float+0x1ea>
 80033a4:	2301      	movs	r3, #1
 80033a6:	4652      	mov	r2, sl
 80033a8:	4631      	mov	r1, r6
 80033aa:	4628      	mov	r0, r5
 80033ac:	47b8      	blx	r7
 80033ae:	3001      	adds	r0, #1
 80033b0:	f43f aef7 	beq.w	80031a2 <_printf_float+0xc2>
 80033b4:	f109 0901 	add.w	r9, r9, #1
 80033b8:	e7ee      	b.n	8003398 <_printf_float+0x2b8>
 80033ba:	bf00      	nop
 80033bc:	7fefffff 	.word	0x7fefffff
 80033c0:	08005db4 	.word	0x08005db4
 80033c4:	08005db8 	.word	0x08005db8
 80033c8:	08005dc0 	.word	0x08005dc0
 80033cc:	08005dbc 	.word	0x08005dbc
 80033d0:	08005dc4 	.word	0x08005dc4
 80033d4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80033d6:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80033d8:	429a      	cmp	r2, r3
 80033da:	bfa8      	it	ge
 80033dc:	461a      	movge	r2, r3
 80033de:	2a00      	cmp	r2, #0
 80033e0:	4691      	mov	r9, r2
 80033e2:	dc37      	bgt.n	8003454 <_printf_float+0x374>
 80033e4:	f04f 0b00 	mov.w	fp, #0
 80033e8:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80033ec:	f104 021a 	add.w	r2, r4, #26
 80033f0:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80033f2:	9305      	str	r3, [sp, #20]
 80033f4:	eba3 0309 	sub.w	r3, r3, r9
 80033f8:	455b      	cmp	r3, fp
 80033fa:	dc33      	bgt.n	8003464 <_printf_float+0x384>
 80033fc:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8003400:	429a      	cmp	r2, r3
 8003402:	db3b      	blt.n	800347c <_printf_float+0x39c>
 8003404:	6823      	ldr	r3, [r4, #0]
 8003406:	07da      	lsls	r2, r3, #31
 8003408:	d438      	bmi.n	800347c <_printf_float+0x39c>
 800340a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800340c:	9a05      	ldr	r2, [sp, #20]
 800340e:	9909      	ldr	r1, [sp, #36]	; 0x24
 8003410:	1a9a      	subs	r2, r3, r2
 8003412:	eba3 0901 	sub.w	r9, r3, r1
 8003416:	4591      	cmp	r9, r2
 8003418:	bfa8      	it	ge
 800341a:	4691      	movge	r9, r2
 800341c:	f1b9 0f00 	cmp.w	r9, #0
 8003420:	dc35      	bgt.n	800348e <_printf_float+0x3ae>
 8003422:	f04f 0800 	mov.w	r8, #0
 8003426:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800342a:	f104 0a1a 	add.w	sl, r4, #26
 800342e:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8003432:	1a9b      	subs	r3, r3, r2
 8003434:	eba3 0309 	sub.w	r3, r3, r9
 8003438:	4543      	cmp	r3, r8
 800343a:	f77f af79 	ble.w	8003330 <_printf_float+0x250>
 800343e:	2301      	movs	r3, #1
 8003440:	4652      	mov	r2, sl
 8003442:	4631      	mov	r1, r6
 8003444:	4628      	mov	r0, r5
 8003446:	47b8      	blx	r7
 8003448:	3001      	adds	r0, #1
 800344a:	f43f aeaa 	beq.w	80031a2 <_printf_float+0xc2>
 800344e:	f108 0801 	add.w	r8, r8, #1
 8003452:	e7ec      	b.n	800342e <_printf_float+0x34e>
 8003454:	4613      	mov	r3, r2
 8003456:	4631      	mov	r1, r6
 8003458:	4642      	mov	r2, r8
 800345a:	4628      	mov	r0, r5
 800345c:	47b8      	blx	r7
 800345e:	3001      	adds	r0, #1
 8003460:	d1c0      	bne.n	80033e4 <_printf_float+0x304>
 8003462:	e69e      	b.n	80031a2 <_printf_float+0xc2>
 8003464:	2301      	movs	r3, #1
 8003466:	4631      	mov	r1, r6
 8003468:	4628      	mov	r0, r5
 800346a:	9205      	str	r2, [sp, #20]
 800346c:	47b8      	blx	r7
 800346e:	3001      	adds	r0, #1
 8003470:	f43f ae97 	beq.w	80031a2 <_printf_float+0xc2>
 8003474:	9a05      	ldr	r2, [sp, #20]
 8003476:	f10b 0b01 	add.w	fp, fp, #1
 800347a:	e7b9      	b.n	80033f0 <_printf_float+0x310>
 800347c:	ee18 3a10 	vmov	r3, s16
 8003480:	4652      	mov	r2, sl
 8003482:	4631      	mov	r1, r6
 8003484:	4628      	mov	r0, r5
 8003486:	47b8      	blx	r7
 8003488:	3001      	adds	r0, #1
 800348a:	d1be      	bne.n	800340a <_printf_float+0x32a>
 800348c:	e689      	b.n	80031a2 <_printf_float+0xc2>
 800348e:	9a05      	ldr	r2, [sp, #20]
 8003490:	464b      	mov	r3, r9
 8003492:	4442      	add	r2, r8
 8003494:	4631      	mov	r1, r6
 8003496:	4628      	mov	r0, r5
 8003498:	47b8      	blx	r7
 800349a:	3001      	adds	r0, #1
 800349c:	d1c1      	bne.n	8003422 <_printf_float+0x342>
 800349e:	e680      	b.n	80031a2 <_printf_float+0xc2>
 80034a0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80034a2:	2a01      	cmp	r2, #1
 80034a4:	dc01      	bgt.n	80034aa <_printf_float+0x3ca>
 80034a6:	07db      	lsls	r3, r3, #31
 80034a8:	d538      	bpl.n	800351c <_printf_float+0x43c>
 80034aa:	2301      	movs	r3, #1
 80034ac:	4642      	mov	r2, r8
 80034ae:	4631      	mov	r1, r6
 80034b0:	4628      	mov	r0, r5
 80034b2:	47b8      	blx	r7
 80034b4:	3001      	adds	r0, #1
 80034b6:	f43f ae74 	beq.w	80031a2 <_printf_float+0xc2>
 80034ba:	ee18 3a10 	vmov	r3, s16
 80034be:	4652      	mov	r2, sl
 80034c0:	4631      	mov	r1, r6
 80034c2:	4628      	mov	r0, r5
 80034c4:	47b8      	blx	r7
 80034c6:	3001      	adds	r0, #1
 80034c8:	f43f ae6b 	beq.w	80031a2 <_printf_float+0xc2>
 80034cc:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80034d0:	2200      	movs	r2, #0
 80034d2:	2300      	movs	r3, #0
 80034d4:	f7fd fb08 	bl	8000ae8 <__aeabi_dcmpeq>
 80034d8:	b9d8      	cbnz	r0, 8003512 <_printf_float+0x432>
 80034da:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80034dc:	f108 0201 	add.w	r2, r8, #1
 80034e0:	3b01      	subs	r3, #1
 80034e2:	4631      	mov	r1, r6
 80034e4:	4628      	mov	r0, r5
 80034e6:	47b8      	blx	r7
 80034e8:	3001      	adds	r0, #1
 80034ea:	d10e      	bne.n	800350a <_printf_float+0x42a>
 80034ec:	e659      	b.n	80031a2 <_printf_float+0xc2>
 80034ee:	2301      	movs	r3, #1
 80034f0:	4652      	mov	r2, sl
 80034f2:	4631      	mov	r1, r6
 80034f4:	4628      	mov	r0, r5
 80034f6:	47b8      	blx	r7
 80034f8:	3001      	adds	r0, #1
 80034fa:	f43f ae52 	beq.w	80031a2 <_printf_float+0xc2>
 80034fe:	f108 0801 	add.w	r8, r8, #1
 8003502:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8003504:	3b01      	subs	r3, #1
 8003506:	4543      	cmp	r3, r8
 8003508:	dcf1      	bgt.n	80034ee <_printf_float+0x40e>
 800350a:	464b      	mov	r3, r9
 800350c:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8003510:	e6dc      	b.n	80032cc <_printf_float+0x1ec>
 8003512:	f04f 0800 	mov.w	r8, #0
 8003516:	f104 0a1a 	add.w	sl, r4, #26
 800351a:	e7f2      	b.n	8003502 <_printf_float+0x422>
 800351c:	2301      	movs	r3, #1
 800351e:	4642      	mov	r2, r8
 8003520:	e7df      	b.n	80034e2 <_printf_float+0x402>
 8003522:	2301      	movs	r3, #1
 8003524:	464a      	mov	r2, r9
 8003526:	4631      	mov	r1, r6
 8003528:	4628      	mov	r0, r5
 800352a:	47b8      	blx	r7
 800352c:	3001      	adds	r0, #1
 800352e:	f43f ae38 	beq.w	80031a2 <_printf_float+0xc2>
 8003532:	f108 0801 	add.w	r8, r8, #1
 8003536:	68e3      	ldr	r3, [r4, #12]
 8003538:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800353a:	1a5b      	subs	r3, r3, r1
 800353c:	4543      	cmp	r3, r8
 800353e:	dcf0      	bgt.n	8003522 <_printf_float+0x442>
 8003540:	e6fa      	b.n	8003338 <_printf_float+0x258>
 8003542:	f04f 0800 	mov.w	r8, #0
 8003546:	f104 0919 	add.w	r9, r4, #25
 800354a:	e7f4      	b.n	8003536 <_printf_float+0x456>

0800354c <_printf_common>:
 800354c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003550:	4616      	mov	r6, r2
 8003552:	4699      	mov	r9, r3
 8003554:	688a      	ldr	r2, [r1, #8]
 8003556:	690b      	ldr	r3, [r1, #16]
 8003558:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800355c:	4293      	cmp	r3, r2
 800355e:	bfb8      	it	lt
 8003560:	4613      	movlt	r3, r2
 8003562:	6033      	str	r3, [r6, #0]
 8003564:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8003568:	4607      	mov	r7, r0
 800356a:	460c      	mov	r4, r1
 800356c:	b10a      	cbz	r2, 8003572 <_printf_common+0x26>
 800356e:	3301      	adds	r3, #1
 8003570:	6033      	str	r3, [r6, #0]
 8003572:	6823      	ldr	r3, [r4, #0]
 8003574:	0699      	lsls	r1, r3, #26
 8003576:	bf42      	ittt	mi
 8003578:	6833      	ldrmi	r3, [r6, #0]
 800357a:	3302      	addmi	r3, #2
 800357c:	6033      	strmi	r3, [r6, #0]
 800357e:	6825      	ldr	r5, [r4, #0]
 8003580:	f015 0506 	ands.w	r5, r5, #6
 8003584:	d106      	bne.n	8003594 <_printf_common+0x48>
 8003586:	f104 0a19 	add.w	sl, r4, #25
 800358a:	68e3      	ldr	r3, [r4, #12]
 800358c:	6832      	ldr	r2, [r6, #0]
 800358e:	1a9b      	subs	r3, r3, r2
 8003590:	42ab      	cmp	r3, r5
 8003592:	dc26      	bgt.n	80035e2 <_printf_common+0x96>
 8003594:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8003598:	1e13      	subs	r3, r2, #0
 800359a:	6822      	ldr	r2, [r4, #0]
 800359c:	bf18      	it	ne
 800359e:	2301      	movne	r3, #1
 80035a0:	0692      	lsls	r2, r2, #26
 80035a2:	d42b      	bmi.n	80035fc <_printf_common+0xb0>
 80035a4:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80035a8:	4649      	mov	r1, r9
 80035aa:	4638      	mov	r0, r7
 80035ac:	47c0      	blx	r8
 80035ae:	3001      	adds	r0, #1
 80035b0:	d01e      	beq.n	80035f0 <_printf_common+0xa4>
 80035b2:	6823      	ldr	r3, [r4, #0]
 80035b4:	68e5      	ldr	r5, [r4, #12]
 80035b6:	6832      	ldr	r2, [r6, #0]
 80035b8:	f003 0306 	and.w	r3, r3, #6
 80035bc:	2b04      	cmp	r3, #4
 80035be:	bf08      	it	eq
 80035c0:	1aad      	subeq	r5, r5, r2
 80035c2:	68a3      	ldr	r3, [r4, #8]
 80035c4:	6922      	ldr	r2, [r4, #16]
 80035c6:	bf0c      	ite	eq
 80035c8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80035cc:	2500      	movne	r5, #0
 80035ce:	4293      	cmp	r3, r2
 80035d0:	bfc4      	itt	gt
 80035d2:	1a9b      	subgt	r3, r3, r2
 80035d4:	18ed      	addgt	r5, r5, r3
 80035d6:	2600      	movs	r6, #0
 80035d8:	341a      	adds	r4, #26
 80035da:	42b5      	cmp	r5, r6
 80035dc:	d11a      	bne.n	8003614 <_printf_common+0xc8>
 80035de:	2000      	movs	r0, #0
 80035e0:	e008      	b.n	80035f4 <_printf_common+0xa8>
 80035e2:	2301      	movs	r3, #1
 80035e4:	4652      	mov	r2, sl
 80035e6:	4649      	mov	r1, r9
 80035e8:	4638      	mov	r0, r7
 80035ea:	47c0      	blx	r8
 80035ec:	3001      	adds	r0, #1
 80035ee:	d103      	bne.n	80035f8 <_printf_common+0xac>
 80035f0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80035f4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80035f8:	3501      	adds	r5, #1
 80035fa:	e7c6      	b.n	800358a <_printf_common+0x3e>
 80035fc:	18e1      	adds	r1, r4, r3
 80035fe:	1c5a      	adds	r2, r3, #1
 8003600:	2030      	movs	r0, #48	; 0x30
 8003602:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8003606:	4422      	add	r2, r4
 8003608:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800360c:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8003610:	3302      	adds	r3, #2
 8003612:	e7c7      	b.n	80035a4 <_printf_common+0x58>
 8003614:	2301      	movs	r3, #1
 8003616:	4622      	mov	r2, r4
 8003618:	4649      	mov	r1, r9
 800361a:	4638      	mov	r0, r7
 800361c:	47c0      	blx	r8
 800361e:	3001      	adds	r0, #1
 8003620:	d0e6      	beq.n	80035f0 <_printf_common+0xa4>
 8003622:	3601      	adds	r6, #1
 8003624:	e7d9      	b.n	80035da <_printf_common+0x8e>
	...

08003628 <_printf_i>:
 8003628:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800362c:	7e0f      	ldrb	r7, [r1, #24]
 800362e:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8003630:	2f78      	cmp	r7, #120	; 0x78
 8003632:	4691      	mov	r9, r2
 8003634:	4680      	mov	r8, r0
 8003636:	460c      	mov	r4, r1
 8003638:	469a      	mov	sl, r3
 800363a:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800363e:	d807      	bhi.n	8003650 <_printf_i+0x28>
 8003640:	2f62      	cmp	r7, #98	; 0x62
 8003642:	d80a      	bhi.n	800365a <_printf_i+0x32>
 8003644:	2f00      	cmp	r7, #0
 8003646:	f000 80d8 	beq.w	80037fa <_printf_i+0x1d2>
 800364a:	2f58      	cmp	r7, #88	; 0x58
 800364c:	f000 80a3 	beq.w	8003796 <_printf_i+0x16e>
 8003650:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8003654:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8003658:	e03a      	b.n	80036d0 <_printf_i+0xa8>
 800365a:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800365e:	2b15      	cmp	r3, #21
 8003660:	d8f6      	bhi.n	8003650 <_printf_i+0x28>
 8003662:	a101      	add	r1, pc, #4	; (adr r1, 8003668 <_printf_i+0x40>)
 8003664:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8003668:	080036c1 	.word	0x080036c1
 800366c:	080036d5 	.word	0x080036d5
 8003670:	08003651 	.word	0x08003651
 8003674:	08003651 	.word	0x08003651
 8003678:	08003651 	.word	0x08003651
 800367c:	08003651 	.word	0x08003651
 8003680:	080036d5 	.word	0x080036d5
 8003684:	08003651 	.word	0x08003651
 8003688:	08003651 	.word	0x08003651
 800368c:	08003651 	.word	0x08003651
 8003690:	08003651 	.word	0x08003651
 8003694:	080037e1 	.word	0x080037e1
 8003698:	08003705 	.word	0x08003705
 800369c:	080037c3 	.word	0x080037c3
 80036a0:	08003651 	.word	0x08003651
 80036a4:	08003651 	.word	0x08003651
 80036a8:	08003803 	.word	0x08003803
 80036ac:	08003651 	.word	0x08003651
 80036b0:	08003705 	.word	0x08003705
 80036b4:	08003651 	.word	0x08003651
 80036b8:	08003651 	.word	0x08003651
 80036bc:	080037cb 	.word	0x080037cb
 80036c0:	682b      	ldr	r3, [r5, #0]
 80036c2:	1d1a      	adds	r2, r3, #4
 80036c4:	681b      	ldr	r3, [r3, #0]
 80036c6:	602a      	str	r2, [r5, #0]
 80036c8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80036cc:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80036d0:	2301      	movs	r3, #1
 80036d2:	e0a3      	b.n	800381c <_printf_i+0x1f4>
 80036d4:	6820      	ldr	r0, [r4, #0]
 80036d6:	6829      	ldr	r1, [r5, #0]
 80036d8:	0606      	lsls	r6, r0, #24
 80036da:	f101 0304 	add.w	r3, r1, #4
 80036de:	d50a      	bpl.n	80036f6 <_printf_i+0xce>
 80036e0:	680e      	ldr	r6, [r1, #0]
 80036e2:	602b      	str	r3, [r5, #0]
 80036e4:	2e00      	cmp	r6, #0
 80036e6:	da03      	bge.n	80036f0 <_printf_i+0xc8>
 80036e8:	232d      	movs	r3, #45	; 0x2d
 80036ea:	4276      	negs	r6, r6
 80036ec:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80036f0:	485e      	ldr	r0, [pc, #376]	; (800386c <_printf_i+0x244>)
 80036f2:	230a      	movs	r3, #10
 80036f4:	e019      	b.n	800372a <_printf_i+0x102>
 80036f6:	680e      	ldr	r6, [r1, #0]
 80036f8:	602b      	str	r3, [r5, #0]
 80036fa:	f010 0f40 	tst.w	r0, #64	; 0x40
 80036fe:	bf18      	it	ne
 8003700:	b236      	sxthne	r6, r6
 8003702:	e7ef      	b.n	80036e4 <_printf_i+0xbc>
 8003704:	682b      	ldr	r3, [r5, #0]
 8003706:	6820      	ldr	r0, [r4, #0]
 8003708:	1d19      	adds	r1, r3, #4
 800370a:	6029      	str	r1, [r5, #0]
 800370c:	0601      	lsls	r1, r0, #24
 800370e:	d501      	bpl.n	8003714 <_printf_i+0xec>
 8003710:	681e      	ldr	r6, [r3, #0]
 8003712:	e002      	b.n	800371a <_printf_i+0xf2>
 8003714:	0646      	lsls	r6, r0, #25
 8003716:	d5fb      	bpl.n	8003710 <_printf_i+0xe8>
 8003718:	881e      	ldrh	r6, [r3, #0]
 800371a:	4854      	ldr	r0, [pc, #336]	; (800386c <_printf_i+0x244>)
 800371c:	2f6f      	cmp	r7, #111	; 0x6f
 800371e:	bf0c      	ite	eq
 8003720:	2308      	moveq	r3, #8
 8003722:	230a      	movne	r3, #10
 8003724:	2100      	movs	r1, #0
 8003726:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800372a:	6865      	ldr	r5, [r4, #4]
 800372c:	60a5      	str	r5, [r4, #8]
 800372e:	2d00      	cmp	r5, #0
 8003730:	bfa2      	ittt	ge
 8003732:	6821      	ldrge	r1, [r4, #0]
 8003734:	f021 0104 	bicge.w	r1, r1, #4
 8003738:	6021      	strge	r1, [r4, #0]
 800373a:	b90e      	cbnz	r6, 8003740 <_printf_i+0x118>
 800373c:	2d00      	cmp	r5, #0
 800373e:	d04d      	beq.n	80037dc <_printf_i+0x1b4>
 8003740:	4615      	mov	r5, r2
 8003742:	fbb6 f1f3 	udiv	r1, r6, r3
 8003746:	fb03 6711 	mls	r7, r3, r1, r6
 800374a:	5dc7      	ldrb	r7, [r0, r7]
 800374c:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8003750:	4637      	mov	r7, r6
 8003752:	42bb      	cmp	r3, r7
 8003754:	460e      	mov	r6, r1
 8003756:	d9f4      	bls.n	8003742 <_printf_i+0x11a>
 8003758:	2b08      	cmp	r3, #8
 800375a:	d10b      	bne.n	8003774 <_printf_i+0x14c>
 800375c:	6823      	ldr	r3, [r4, #0]
 800375e:	07de      	lsls	r6, r3, #31
 8003760:	d508      	bpl.n	8003774 <_printf_i+0x14c>
 8003762:	6923      	ldr	r3, [r4, #16]
 8003764:	6861      	ldr	r1, [r4, #4]
 8003766:	4299      	cmp	r1, r3
 8003768:	bfde      	ittt	le
 800376a:	2330      	movle	r3, #48	; 0x30
 800376c:	f805 3c01 	strble.w	r3, [r5, #-1]
 8003770:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 8003774:	1b52      	subs	r2, r2, r5
 8003776:	6122      	str	r2, [r4, #16]
 8003778:	f8cd a000 	str.w	sl, [sp]
 800377c:	464b      	mov	r3, r9
 800377e:	aa03      	add	r2, sp, #12
 8003780:	4621      	mov	r1, r4
 8003782:	4640      	mov	r0, r8
 8003784:	f7ff fee2 	bl	800354c <_printf_common>
 8003788:	3001      	adds	r0, #1
 800378a:	d14c      	bne.n	8003826 <_printf_i+0x1fe>
 800378c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8003790:	b004      	add	sp, #16
 8003792:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003796:	4835      	ldr	r0, [pc, #212]	; (800386c <_printf_i+0x244>)
 8003798:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 800379c:	6829      	ldr	r1, [r5, #0]
 800379e:	6823      	ldr	r3, [r4, #0]
 80037a0:	f851 6b04 	ldr.w	r6, [r1], #4
 80037a4:	6029      	str	r1, [r5, #0]
 80037a6:	061d      	lsls	r5, r3, #24
 80037a8:	d514      	bpl.n	80037d4 <_printf_i+0x1ac>
 80037aa:	07df      	lsls	r7, r3, #31
 80037ac:	bf44      	itt	mi
 80037ae:	f043 0320 	orrmi.w	r3, r3, #32
 80037b2:	6023      	strmi	r3, [r4, #0]
 80037b4:	b91e      	cbnz	r6, 80037be <_printf_i+0x196>
 80037b6:	6823      	ldr	r3, [r4, #0]
 80037b8:	f023 0320 	bic.w	r3, r3, #32
 80037bc:	6023      	str	r3, [r4, #0]
 80037be:	2310      	movs	r3, #16
 80037c0:	e7b0      	b.n	8003724 <_printf_i+0xfc>
 80037c2:	6823      	ldr	r3, [r4, #0]
 80037c4:	f043 0320 	orr.w	r3, r3, #32
 80037c8:	6023      	str	r3, [r4, #0]
 80037ca:	2378      	movs	r3, #120	; 0x78
 80037cc:	4828      	ldr	r0, [pc, #160]	; (8003870 <_printf_i+0x248>)
 80037ce:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80037d2:	e7e3      	b.n	800379c <_printf_i+0x174>
 80037d4:	0659      	lsls	r1, r3, #25
 80037d6:	bf48      	it	mi
 80037d8:	b2b6      	uxthmi	r6, r6
 80037da:	e7e6      	b.n	80037aa <_printf_i+0x182>
 80037dc:	4615      	mov	r5, r2
 80037de:	e7bb      	b.n	8003758 <_printf_i+0x130>
 80037e0:	682b      	ldr	r3, [r5, #0]
 80037e2:	6826      	ldr	r6, [r4, #0]
 80037e4:	6961      	ldr	r1, [r4, #20]
 80037e6:	1d18      	adds	r0, r3, #4
 80037e8:	6028      	str	r0, [r5, #0]
 80037ea:	0635      	lsls	r5, r6, #24
 80037ec:	681b      	ldr	r3, [r3, #0]
 80037ee:	d501      	bpl.n	80037f4 <_printf_i+0x1cc>
 80037f0:	6019      	str	r1, [r3, #0]
 80037f2:	e002      	b.n	80037fa <_printf_i+0x1d2>
 80037f4:	0670      	lsls	r0, r6, #25
 80037f6:	d5fb      	bpl.n	80037f0 <_printf_i+0x1c8>
 80037f8:	8019      	strh	r1, [r3, #0]
 80037fa:	2300      	movs	r3, #0
 80037fc:	6123      	str	r3, [r4, #16]
 80037fe:	4615      	mov	r5, r2
 8003800:	e7ba      	b.n	8003778 <_printf_i+0x150>
 8003802:	682b      	ldr	r3, [r5, #0]
 8003804:	1d1a      	adds	r2, r3, #4
 8003806:	602a      	str	r2, [r5, #0]
 8003808:	681d      	ldr	r5, [r3, #0]
 800380a:	6862      	ldr	r2, [r4, #4]
 800380c:	2100      	movs	r1, #0
 800380e:	4628      	mov	r0, r5
 8003810:	f7fc fcf6 	bl	8000200 <memchr>
 8003814:	b108      	cbz	r0, 800381a <_printf_i+0x1f2>
 8003816:	1b40      	subs	r0, r0, r5
 8003818:	6060      	str	r0, [r4, #4]
 800381a:	6863      	ldr	r3, [r4, #4]
 800381c:	6123      	str	r3, [r4, #16]
 800381e:	2300      	movs	r3, #0
 8003820:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8003824:	e7a8      	b.n	8003778 <_printf_i+0x150>
 8003826:	6923      	ldr	r3, [r4, #16]
 8003828:	462a      	mov	r2, r5
 800382a:	4649      	mov	r1, r9
 800382c:	4640      	mov	r0, r8
 800382e:	47d0      	blx	sl
 8003830:	3001      	adds	r0, #1
 8003832:	d0ab      	beq.n	800378c <_printf_i+0x164>
 8003834:	6823      	ldr	r3, [r4, #0]
 8003836:	079b      	lsls	r3, r3, #30
 8003838:	d413      	bmi.n	8003862 <_printf_i+0x23a>
 800383a:	68e0      	ldr	r0, [r4, #12]
 800383c:	9b03      	ldr	r3, [sp, #12]
 800383e:	4298      	cmp	r0, r3
 8003840:	bfb8      	it	lt
 8003842:	4618      	movlt	r0, r3
 8003844:	e7a4      	b.n	8003790 <_printf_i+0x168>
 8003846:	2301      	movs	r3, #1
 8003848:	4632      	mov	r2, r6
 800384a:	4649      	mov	r1, r9
 800384c:	4640      	mov	r0, r8
 800384e:	47d0      	blx	sl
 8003850:	3001      	adds	r0, #1
 8003852:	d09b      	beq.n	800378c <_printf_i+0x164>
 8003854:	3501      	adds	r5, #1
 8003856:	68e3      	ldr	r3, [r4, #12]
 8003858:	9903      	ldr	r1, [sp, #12]
 800385a:	1a5b      	subs	r3, r3, r1
 800385c:	42ab      	cmp	r3, r5
 800385e:	dcf2      	bgt.n	8003846 <_printf_i+0x21e>
 8003860:	e7eb      	b.n	800383a <_printf_i+0x212>
 8003862:	2500      	movs	r5, #0
 8003864:	f104 0619 	add.w	r6, r4, #25
 8003868:	e7f5      	b.n	8003856 <_printf_i+0x22e>
 800386a:	bf00      	nop
 800386c:	08005dc6 	.word	0x08005dc6
 8003870:	08005dd7 	.word	0x08005dd7

08003874 <siprintf>:
 8003874:	b40e      	push	{r1, r2, r3}
 8003876:	b500      	push	{lr}
 8003878:	b09c      	sub	sp, #112	; 0x70
 800387a:	ab1d      	add	r3, sp, #116	; 0x74
 800387c:	9002      	str	r0, [sp, #8]
 800387e:	9006      	str	r0, [sp, #24]
 8003880:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8003884:	4809      	ldr	r0, [pc, #36]	; (80038ac <siprintf+0x38>)
 8003886:	9107      	str	r1, [sp, #28]
 8003888:	9104      	str	r1, [sp, #16]
 800388a:	4909      	ldr	r1, [pc, #36]	; (80038b0 <siprintf+0x3c>)
 800388c:	f853 2b04 	ldr.w	r2, [r3], #4
 8003890:	9105      	str	r1, [sp, #20]
 8003892:	6800      	ldr	r0, [r0, #0]
 8003894:	9301      	str	r3, [sp, #4]
 8003896:	a902      	add	r1, sp, #8
 8003898:	f001 fb78 	bl	8004f8c <_svfiprintf_r>
 800389c:	9b02      	ldr	r3, [sp, #8]
 800389e:	2200      	movs	r2, #0
 80038a0:	701a      	strb	r2, [r3, #0]
 80038a2:	b01c      	add	sp, #112	; 0x70
 80038a4:	f85d eb04 	ldr.w	lr, [sp], #4
 80038a8:	b003      	add	sp, #12
 80038aa:	4770      	bx	lr
 80038ac:	20000010 	.word	0x20000010
 80038b0:	ffff0208 	.word	0xffff0208

080038b4 <quorem>:
 80038b4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80038b8:	6903      	ldr	r3, [r0, #16]
 80038ba:	690c      	ldr	r4, [r1, #16]
 80038bc:	42a3      	cmp	r3, r4
 80038be:	4607      	mov	r7, r0
 80038c0:	f2c0 8081 	blt.w	80039c6 <quorem+0x112>
 80038c4:	3c01      	subs	r4, #1
 80038c6:	f101 0814 	add.w	r8, r1, #20
 80038ca:	f100 0514 	add.w	r5, r0, #20
 80038ce:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80038d2:	9301      	str	r3, [sp, #4]
 80038d4:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 80038d8:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80038dc:	3301      	adds	r3, #1
 80038de:	429a      	cmp	r2, r3
 80038e0:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 80038e4:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80038e8:	fbb2 f6f3 	udiv	r6, r2, r3
 80038ec:	d331      	bcc.n	8003952 <quorem+0x9e>
 80038ee:	f04f 0e00 	mov.w	lr, #0
 80038f2:	4640      	mov	r0, r8
 80038f4:	46ac      	mov	ip, r5
 80038f6:	46f2      	mov	sl, lr
 80038f8:	f850 2b04 	ldr.w	r2, [r0], #4
 80038fc:	b293      	uxth	r3, r2
 80038fe:	fb06 e303 	mla	r3, r6, r3, lr
 8003902:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 8003906:	b29b      	uxth	r3, r3
 8003908:	ebaa 0303 	sub.w	r3, sl, r3
 800390c:	f8dc a000 	ldr.w	sl, [ip]
 8003910:	0c12      	lsrs	r2, r2, #16
 8003912:	fa13 f38a 	uxtah	r3, r3, sl
 8003916:	fb06 e202 	mla	r2, r6, r2, lr
 800391a:	9300      	str	r3, [sp, #0]
 800391c:	9b00      	ldr	r3, [sp, #0]
 800391e:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8003922:	b292      	uxth	r2, r2
 8003924:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8003928:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800392c:	f8bd 3000 	ldrh.w	r3, [sp]
 8003930:	4581      	cmp	r9, r0
 8003932:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8003936:	f84c 3b04 	str.w	r3, [ip], #4
 800393a:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800393e:	d2db      	bcs.n	80038f8 <quorem+0x44>
 8003940:	f855 300b 	ldr.w	r3, [r5, fp]
 8003944:	b92b      	cbnz	r3, 8003952 <quorem+0x9e>
 8003946:	9b01      	ldr	r3, [sp, #4]
 8003948:	3b04      	subs	r3, #4
 800394a:	429d      	cmp	r5, r3
 800394c:	461a      	mov	r2, r3
 800394e:	d32e      	bcc.n	80039ae <quorem+0xfa>
 8003950:	613c      	str	r4, [r7, #16]
 8003952:	4638      	mov	r0, r7
 8003954:	f001 f8c6 	bl	8004ae4 <__mcmp>
 8003958:	2800      	cmp	r0, #0
 800395a:	db24      	blt.n	80039a6 <quorem+0xf2>
 800395c:	3601      	adds	r6, #1
 800395e:	4628      	mov	r0, r5
 8003960:	f04f 0c00 	mov.w	ip, #0
 8003964:	f858 2b04 	ldr.w	r2, [r8], #4
 8003968:	f8d0 e000 	ldr.w	lr, [r0]
 800396c:	b293      	uxth	r3, r2
 800396e:	ebac 0303 	sub.w	r3, ip, r3
 8003972:	0c12      	lsrs	r2, r2, #16
 8003974:	fa13 f38e 	uxtah	r3, r3, lr
 8003978:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 800397c:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8003980:	b29b      	uxth	r3, r3
 8003982:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8003986:	45c1      	cmp	r9, r8
 8003988:	f840 3b04 	str.w	r3, [r0], #4
 800398c:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8003990:	d2e8      	bcs.n	8003964 <quorem+0xb0>
 8003992:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8003996:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800399a:	b922      	cbnz	r2, 80039a6 <quorem+0xf2>
 800399c:	3b04      	subs	r3, #4
 800399e:	429d      	cmp	r5, r3
 80039a0:	461a      	mov	r2, r3
 80039a2:	d30a      	bcc.n	80039ba <quorem+0x106>
 80039a4:	613c      	str	r4, [r7, #16]
 80039a6:	4630      	mov	r0, r6
 80039a8:	b003      	add	sp, #12
 80039aa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80039ae:	6812      	ldr	r2, [r2, #0]
 80039b0:	3b04      	subs	r3, #4
 80039b2:	2a00      	cmp	r2, #0
 80039b4:	d1cc      	bne.n	8003950 <quorem+0x9c>
 80039b6:	3c01      	subs	r4, #1
 80039b8:	e7c7      	b.n	800394a <quorem+0x96>
 80039ba:	6812      	ldr	r2, [r2, #0]
 80039bc:	3b04      	subs	r3, #4
 80039be:	2a00      	cmp	r2, #0
 80039c0:	d1f0      	bne.n	80039a4 <quorem+0xf0>
 80039c2:	3c01      	subs	r4, #1
 80039c4:	e7eb      	b.n	800399e <quorem+0xea>
 80039c6:	2000      	movs	r0, #0
 80039c8:	e7ee      	b.n	80039a8 <quorem+0xf4>
 80039ca:	0000      	movs	r0, r0
 80039cc:	0000      	movs	r0, r0
	...

080039d0 <_dtoa_r>:
 80039d0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80039d4:	ed2d 8b04 	vpush	{d8-d9}
 80039d8:	ec57 6b10 	vmov	r6, r7, d0
 80039dc:	b093      	sub	sp, #76	; 0x4c
 80039de:	6a45      	ldr	r5, [r0, #36]	; 0x24
 80039e0:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 80039e4:	9106      	str	r1, [sp, #24]
 80039e6:	ee10 aa10 	vmov	sl, s0
 80039ea:	4604      	mov	r4, r0
 80039ec:	9209      	str	r2, [sp, #36]	; 0x24
 80039ee:	930c      	str	r3, [sp, #48]	; 0x30
 80039f0:	46bb      	mov	fp, r7
 80039f2:	b975      	cbnz	r5, 8003a12 <_dtoa_r+0x42>
 80039f4:	2010      	movs	r0, #16
 80039f6:	f000 fddd 	bl	80045b4 <malloc>
 80039fa:	4602      	mov	r2, r0
 80039fc:	6260      	str	r0, [r4, #36]	; 0x24
 80039fe:	b920      	cbnz	r0, 8003a0a <_dtoa_r+0x3a>
 8003a00:	4ba7      	ldr	r3, [pc, #668]	; (8003ca0 <_dtoa_r+0x2d0>)
 8003a02:	21ea      	movs	r1, #234	; 0xea
 8003a04:	48a7      	ldr	r0, [pc, #668]	; (8003ca4 <_dtoa_r+0x2d4>)
 8003a06:	f001 fbd1 	bl	80051ac <__assert_func>
 8003a0a:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8003a0e:	6005      	str	r5, [r0, #0]
 8003a10:	60c5      	str	r5, [r0, #12]
 8003a12:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8003a14:	6819      	ldr	r1, [r3, #0]
 8003a16:	b151      	cbz	r1, 8003a2e <_dtoa_r+0x5e>
 8003a18:	685a      	ldr	r2, [r3, #4]
 8003a1a:	604a      	str	r2, [r1, #4]
 8003a1c:	2301      	movs	r3, #1
 8003a1e:	4093      	lsls	r3, r2
 8003a20:	608b      	str	r3, [r1, #8]
 8003a22:	4620      	mov	r0, r4
 8003a24:	f000 fe1c 	bl	8004660 <_Bfree>
 8003a28:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8003a2a:	2200      	movs	r2, #0
 8003a2c:	601a      	str	r2, [r3, #0]
 8003a2e:	1e3b      	subs	r3, r7, #0
 8003a30:	bfaa      	itet	ge
 8003a32:	2300      	movge	r3, #0
 8003a34:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 8003a38:	f8c8 3000 	strge.w	r3, [r8]
 8003a3c:	4b9a      	ldr	r3, [pc, #616]	; (8003ca8 <_dtoa_r+0x2d8>)
 8003a3e:	bfbc      	itt	lt
 8003a40:	2201      	movlt	r2, #1
 8003a42:	f8c8 2000 	strlt.w	r2, [r8]
 8003a46:	ea33 030b 	bics.w	r3, r3, fp
 8003a4a:	d11b      	bne.n	8003a84 <_dtoa_r+0xb4>
 8003a4c:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8003a4e:	f242 730f 	movw	r3, #9999	; 0x270f
 8003a52:	6013      	str	r3, [r2, #0]
 8003a54:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8003a58:	4333      	orrs	r3, r6
 8003a5a:	f000 8592 	beq.w	8004582 <_dtoa_r+0xbb2>
 8003a5e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8003a60:	b963      	cbnz	r3, 8003a7c <_dtoa_r+0xac>
 8003a62:	4b92      	ldr	r3, [pc, #584]	; (8003cac <_dtoa_r+0x2dc>)
 8003a64:	e022      	b.n	8003aac <_dtoa_r+0xdc>
 8003a66:	4b92      	ldr	r3, [pc, #584]	; (8003cb0 <_dtoa_r+0x2e0>)
 8003a68:	9301      	str	r3, [sp, #4]
 8003a6a:	3308      	adds	r3, #8
 8003a6c:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8003a6e:	6013      	str	r3, [r2, #0]
 8003a70:	9801      	ldr	r0, [sp, #4]
 8003a72:	b013      	add	sp, #76	; 0x4c
 8003a74:	ecbd 8b04 	vpop	{d8-d9}
 8003a78:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003a7c:	4b8b      	ldr	r3, [pc, #556]	; (8003cac <_dtoa_r+0x2dc>)
 8003a7e:	9301      	str	r3, [sp, #4]
 8003a80:	3303      	adds	r3, #3
 8003a82:	e7f3      	b.n	8003a6c <_dtoa_r+0x9c>
 8003a84:	2200      	movs	r2, #0
 8003a86:	2300      	movs	r3, #0
 8003a88:	4650      	mov	r0, sl
 8003a8a:	4659      	mov	r1, fp
 8003a8c:	f7fd f82c 	bl	8000ae8 <__aeabi_dcmpeq>
 8003a90:	ec4b ab19 	vmov	d9, sl, fp
 8003a94:	4680      	mov	r8, r0
 8003a96:	b158      	cbz	r0, 8003ab0 <_dtoa_r+0xe0>
 8003a98:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8003a9a:	2301      	movs	r3, #1
 8003a9c:	6013      	str	r3, [r2, #0]
 8003a9e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8003aa0:	2b00      	cmp	r3, #0
 8003aa2:	f000 856b 	beq.w	800457c <_dtoa_r+0xbac>
 8003aa6:	4883      	ldr	r0, [pc, #524]	; (8003cb4 <_dtoa_r+0x2e4>)
 8003aa8:	6018      	str	r0, [r3, #0]
 8003aaa:	1e43      	subs	r3, r0, #1
 8003aac:	9301      	str	r3, [sp, #4]
 8003aae:	e7df      	b.n	8003a70 <_dtoa_r+0xa0>
 8003ab0:	ec4b ab10 	vmov	d0, sl, fp
 8003ab4:	aa10      	add	r2, sp, #64	; 0x40
 8003ab6:	a911      	add	r1, sp, #68	; 0x44
 8003ab8:	4620      	mov	r0, r4
 8003aba:	f001 f8b9 	bl	8004c30 <__d2b>
 8003abe:	f3cb 550a 	ubfx	r5, fp, #20, #11
 8003ac2:	ee08 0a10 	vmov	s16, r0
 8003ac6:	2d00      	cmp	r5, #0
 8003ac8:	f000 8084 	beq.w	8003bd4 <_dtoa_r+0x204>
 8003acc:	ee19 3a90 	vmov	r3, s19
 8003ad0:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8003ad4:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 8003ad8:	4656      	mov	r6, sl
 8003ada:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 8003ade:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8003ae2:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
 8003ae6:	4b74      	ldr	r3, [pc, #464]	; (8003cb8 <_dtoa_r+0x2e8>)
 8003ae8:	2200      	movs	r2, #0
 8003aea:	4630      	mov	r0, r6
 8003aec:	4639      	mov	r1, r7
 8003aee:	f7fc fbdb 	bl	80002a8 <__aeabi_dsub>
 8003af2:	a365      	add	r3, pc, #404	; (adr r3, 8003c88 <_dtoa_r+0x2b8>)
 8003af4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003af8:	f7fc fd8e 	bl	8000618 <__aeabi_dmul>
 8003afc:	a364      	add	r3, pc, #400	; (adr r3, 8003c90 <_dtoa_r+0x2c0>)
 8003afe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003b02:	f7fc fbd3 	bl	80002ac <__adddf3>
 8003b06:	4606      	mov	r6, r0
 8003b08:	4628      	mov	r0, r5
 8003b0a:	460f      	mov	r7, r1
 8003b0c:	f7fc fd1a 	bl	8000544 <__aeabi_i2d>
 8003b10:	a361      	add	r3, pc, #388	; (adr r3, 8003c98 <_dtoa_r+0x2c8>)
 8003b12:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003b16:	f7fc fd7f 	bl	8000618 <__aeabi_dmul>
 8003b1a:	4602      	mov	r2, r0
 8003b1c:	460b      	mov	r3, r1
 8003b1e:	4630      	mov	r0, r6
 8003b20:	4639      	mov	r1, r7
 8003b22:	f7fc fbc3 	bl	80002ac <__adddf3>
 8003b26:	4606      	mov	r6, r0
 8003b28:	460f      	mov	r7, r1
 8003b2a:	f7fd f825 	bl	8000b78 <__aeabi_d2iz>
 8003b2e:	2200      	movs	r2, #0
 8003b30:	9000      	str	r0, [sp, #0]
 8003b32:	2300      	movs	r3, #0
 8003b34:	4630      	mov	r0, r6
 8003b36:	4639      	mov	r1, r7
 8003b38:	f7fc ffe0 	bl	8000afc <__aeabi_dcmplt>
 8003b3c:	b150      	cbz	r0, 8003b54 <_dtoa_r+0x184>
 8003b3e:	9800      	ldr	r0, [sp, #0]
 8003b40:	f7fc fd00 	bl	8000544 <__aeabi_i2d>
 8003b44:	4632      	mov	r2, r6
 8003b46:	463b      	mov	r3, r7
 8003b48:	f7fc ffce 	bl	8000ae8 <__aeabi_dcmpeq>
 8003b4c:	b910      	cbnz	r0, 8003b54 <_dtoa_r+0x184>
 8003b4e:	9b00      	ldr	r3, [sp, #0]
 8003b50:	3b01      	subs	r3, #1
 8003b52:	9300      	str	r3, [sp, #0]
 8003b54:	9b00      	ldr	r3, [sp, #0]
 8003b56:	2b16      	cmp	r3, #22
 8003b58:	d85a      	bhi.n	8003c10 <_dtoa_r+0x240>
 8003b5a:	9a00      	ldr	r2, [sp, #0]
 8003b5c:	4b57      	ldr	r3, [pc, #348]	; (8003cbc <_dtoa_r+0x2ec>)
 8003b5e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8003b62:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003b66:	ec51 0b19 	vmov	r0, r1, d9
 8003b6a:	f7fc ffc7 	bl	8000afc <__aeabi_dcmplt>
 8003b6e:	2800      	cmp	r0, #0
 8003b70:	d050      	beq.n	8003c14 <_dtoa_r+0x244>
 8003b72:	9b00      	ldr	r3, [sp, #0]
 8003b74:	3b01      	subs	r3, #1
 8003b76:	9300      	str	r3, [sp, #0]
 8003b78:	2300      	movs	r3, #0
 8003b7a:	930b      	str	r3, [sp, #44]	; 0x2c
 8003b7c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8003b7e:	1b5d      	subs	r5, r3, r5
 8003b80:	1e6b      	subs	r3, r5, #1
 8003b82:	9305      	str	r3, [sp, #20]
 8003b84:	bf45      	ittet	mi
 8003b86:	f1c5 0301 	rsbmi	r3, r5, #1
 8003b8a:	9304      	strmi	r3, [sp, #16]
 8003b8c:	2300      	movpl	r3, #0
 8003b8e:	2300      	movmi	r3, #0
 8003b90:	bf4c      	ite	mi
 8003b92:	9305      	strmi	r3, [sp, #20]
 8003b94:	9304      	strpl	r3, [sp, #16]
 8003b96:	9b00      	ldr	r3, [sp, #0]
 8003b98:	2b00      	cmp	r3, #0
 8003b9a:	db3d      	blt.n	8003c18 <_dtoa_r+0x248>
 8003b9c:	9b05      	ldr	r3, [sp, #20]
 8003b9e:	9a00      	ldr	r2, [sp, #0]
 8003ba0:	920a      	str	r2, [sp, #40]	; 0x28
 8003ba2:	4413      	add	r3, r2
 8003ba4:	9305      	str	r3, [sp, #20]
 8003ba6:	2300      	movs	r3, #0
 8003ba8:	9307      	str	r3, [sp, #28]
 8003baa:	9b06      	ldr	r3, [sp, #24]
 8003bac:	2b09      	cmp	r3, #9
 8003bae:	f200 8089 	bhi.w	8003cc4 <_dtoa_r+0x2f4>
 8003bb2:	2b05      	cmp	r3, #5
 8003bb4:	bfc4      	itt	gt
 8003bb6:	3b04      	subgt	r3, #4
 8003bb8:	9306      	strgt	r3, [sp, #24]
 8003bba:	9b06      	ldr	r3, [sp, #24]
 8003bbc:	f1a3 0302 	sub.w	r3, r3, #2
 8003bc0:	bfcc      	ite	gt
 8003bc2:	2500      	movgt	r5, #0
 8003bc4:	2501      	movle	r5, #1
 8003bc6:	2b03      	cmp	r3, #3
 8003bc8:	f200 8087 	bhi.w	8003cda <_dtoa_r+0x30a>
 8003bcc:	e8df f003 	tbb	[pc, r3]
 8003bd0:	59383a2d 	.word	0x59383a2d
 8003bd4:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 8003bd8:	441d      	add	r5, r3
 8003bda:	f205 4332 	addw	r3, r5, #1074	; 0x432
 8003bde:	2b20      	cmp	r3, #32
 8003be0:	bfc1      	itttt	gt
 8003be2:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8003be6:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 8003bea:	fa0b f303 	lslgt.w	r3, fp, r3
 8003bee:	fa26 f000 	lsrgt.w	r0, r6, r0
 8003bf2:	bfda      	itte	le
 8003bf4:	f1c3 0320 	rsble	r3, r3, #32
 8003bf8:	fa06 f003 	lslle.w	r0, r6, r3
 8003bfc:	4318      	orrgt	r0, r3
 8003bfe:	f7fc fc91 	bl	8000524 <__aeabi_ui2d>
 8003c02:	2301      	movs	r3, #1
 8003c04:	4606      	mov	r6, r0
 8003c06:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 8003c0a:	3d01      	subs	r5, #1
 8003c0c:	930e      	str	r3, [sp, #56]	; 0x38
 8003c0e:	e76a      	b.n	8003ae6 <_dtoa_r+0x116>
 8003c10:	2301      	movs	r3, #1
 8003c12:	e7b2      	b.n	8003b7a <_dtoa_r+0x1aa>
 8003c14:	900b      	str	r0, [sp, #44]	; 0x2c
 8003c16:	e7b1      	b.n	8003b7c <_dtoa_r+0x1ac>
 8003c18:	9b04      	ldr	r3, [sp, #16]
 8003c1a:	9a00      	ldr	r2, [sp, #0]
 8003c1c:	1a9b      	subs	r3, r3, r2
 8003c1e:	9304      	str	r3, [sp, #16]
 8003c20:	4253      	negs	r3, r2
 8003c22:	9307      	str	r3, [sp, #28]
 8003c24:	2300      	movs	r3, #0
 8003c26:	930a      	str	r3, [sp, #40]	; 0x28
 8003c28:	e7bf      	b.n	8003baa <_dtoa_r+0x1da>
 8003c2a:	2300      	movs	r3, #0
 8003c2c:	9308      	str	r3, [sp, #32]
 8003c2e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003c30:	2b00      	cmp	r3, #0
 8003c32:	dc55      	bgt.n	8003ce0 <_dtoa_r+0x310>
 8003c34:	2301      	movs	r3, #1
 8003c36:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8003c3a:	461a      	mov	r2, r3
 8003c3c:	9209      	str	r2, [sp, #36]	; 0x24
 8003c3e:	e00c      	b.n	8003c5a <_dtoa_r+0x28a>
 8003c40:	2301      	movs	r3, #1
 8003c42:	e7f3      	b.n	8003c2c <_dtoa_r+0x25c>
 8003c44:	2300      	movs	r3, #0
 8003c46:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8003c48:	9308      	str	r3, [sp, #32]
 8003c4a:	9b00      	ldr	r3, [sp, #0]
 8003c4c:	4413      	add	r3, r2
 8003c4e:	9302      	str	r3, [sp, #8]
 8003c50:	3301      	adds	r3, #1
 8003c52:	2b01      	cmp	r3, #1
 8003c54:	9303      	str	r3, [sp, #12]
 8003c56:	bfb8      	it	lt
 8003c58:	2301      	movlt	r3, #1
 8003c5a:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8003c5c:	2200      	movs	r2, #0
 8003c5e:	6042      	str	r2, [r0, #4]
 8003c60:	2204      	movs	r2, #4
 8003c62:	f102 0614 	add.w	r6, r2, #20
 8003c66:	429e      	cmp	r6, r3
 8003c68:	6841      	ldr	r1, [r0, #4]
 8003c6a:	d93d      	bls.n	8003ce8 <_dtoa_r+0x318>
 8003c6c:	4620      	mov	r0, r4
 8003c6e:	f000 fcb7 	bl	80045e0 <_Balloc>
 8003c72:	9001      	str	r0, [sp, #4]
 8003c74:	2800      	cmp	r0, #0
 8003c76:	d13b      	bne.n	8003cf0 <_dtoa_r+0x320>
 8003c78:	4b11      	ldr	r3, [pc, #68]	; (8003cc0 <_dtoa_r+0x2f0>)
 8003c7a:	4602      	mov	r2, r0
 8003c7c:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8003c80:	e6c0      	b.n	8003a04 <_dtoa_r+0x34>
 8003c82:	2301      	movs	r3, #1
 8003c84:	e7df      	b.n	8003c46 <_dtoa_r+0x276>
 8003c86:	bf00      	nop
 8003c88:	636f4361 	.word	0x636f4361
 8003c8c:	3fd287a7 	.word	0x3fd287a7
 8003c90:	8b60c8b3 	.word	0x8b60c8b3
 8003c94:	3fc68a28 	.word	0x3fc68a28
 8003c98:	509f79fb 	.word	0x509f79fb
 8003c9c:	3fd34413 	.word	0x3fd34413
 8003ca0:	08005df5 	.word	0x08005df5
 8003ca4:	08005e0c 	.word	0x08005e0c
 8003ca8:	7ff00000 	.word	0x7ff00000
 8003cac:	08005df1 	.word	0x08005df1
 8003cb0:	08005de8 	.word	0x08005de8
 8003cb4:	08005dc5 	.word	0x08005dc5
 8003cb8:	3ff80000 	.word	0x3ff80000
 8003cbc:	08005f00 	.word	0x08005f00
 8003cc0:	08005e67 	.word	0x08005e67
 8003cc4:	2501      	movs	r5, #1
 8003cc6:	2300      	movs	r3, #0
 8003cc8:	9306      	str	r3, [sp, #24]
 8003cca:	9508      	str	r5, [sp, #32]
 8003ccc:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8003cd0:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8003cd4:	2200      	movs	r2, #0
 8003cd6:	2312      	movs	r3, #18
 8003cd8:	e7b0      	b.n	8003c3c <_dtoa_r+0x26c>
 8003cda:	2301      	movs	r3, #1
 8003cdc:	9308      	str	r3, [sp, #32]
 8003cde:	e7f5      	b.n	8003ccc <_dtoa_r+0x2fc>
 8003ce0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003ce2:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8003ce6:	e7b8      	b.n	8003c5a <_dtoa_r+0x28a>
 8003ce8:	3101      	adds	r1, #1
 8003cea:	6041      	str	r1, [r0, #4]
 8003cec:	0052      	lsls	r2, r2, #1
 8003cee:	e7b8      	b.n	8003c62 <_dtoa_r+0x292>
 8003cf0:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8003cf2:	9a01      	ldr	r2, [sp, #4]
 8003cf4:	601a      	str	r2, [r3, #0]
 8003cf6:	9b03      	ldr	r3, [sp, #12]
 8003cf8:	2b0e      	cmp	r3, #14
 8003cfa:	f200 809d 	bhi.w	8003e38 <_dtoa_r+0x468>
 8003cfe:	2d00      	cmp	r5, #0
 8003d00:	f000 809a 	beq.w	8003e38 <_dtoa_r+0x468>
 8003d04:	9b00      	ldr	r3, [sp, #0]
 8003d06:	2b00      	cmp	r3, #0
 8003d08:	dd32      	ble.n	8003d70 <_dtoa_r+0x3a0>
 8003d0a:	4ab7      	ldr	r2, [pc, #732]	; (8003fe8 <_dtoa_r+0x618>)
 8003d0c:	f003 030f 	and.w	r3, r3, #15
 8003d10:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8003d14:	e9d3 8900 	ldrd	r8, r9, [r3]
 8003d18:	9b00      	ldr	r3, [sp, #0]
 8003d1a:	05d8      	lsls	r0, r3, #23
 8003d1c:	ea4f 1723 	mov.w	r7, r3, asr #4
 8003d20:	d516      	bpl.n	8003d50 <_dtoa_r+0x380>
 8003d22:	4bb2      	ldr	r3, [pc, #712]	; (8003fec <_dtoa_r+0x61c>)
 8003d24:	ec51 0b19 	vmov	r0, r1, d9
 8003d28:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8003d2c:	f7fc fd9e 	bl	800086c <__aeabi_ddiv>
 8003d30:	f007 070f 	and.w	r7, r7, #15
 8003d34:	4682      	mov	sl, r0
 8003d36:	468b      	mov	fp, r1
 8003d38:	2503      	movs	r5, #3
 8003d3a:	4eac      	ldr	r6, [pc, #688]	; (8003fec <_dtoa_r+0x61c>)
 8003d3c:	b957      	cbnz	r7, 8003d54 <_dtoa_r+0x384>
 8003d3e:	4642      	mov	r2, r8
 8003d40:	464b      	mov	r3, r9
 8003d42:	4650      	mov	r0, sl
 8003d44:	4659      	mov	r1, fp
 8003d46:	f7fc fd91 	bl	800086c <__aeabi_ddiv>
 8003d4a:	4682      	mov	sl, r0
 8003d4c:	468b      	mov	fp, r1
 8003d4e:	e028      	b.n	8003da2 <_dtoa_r+0x3d2>
 8003d50:	2502      	movs	r5, #2
 8003d52:	e7f2      	b.n	8003d3a <_dtoa_r+0x36a>
 8003d54:	07f9      	lsls	r1, r7, #31
 8003d56:	d508      	bpl.n	8003d6a <_dtoa_r+0x39a>
 8003d58:	4640      	mov	r0, r8
 8003d5a:	4649      	mov	r1, r9
 8003d5c:	e9d6 2300 	ldrd	r2, r3, [r6]
 8003d60:	f7fc fc5a 	bl	8000618 <__aeabi_dmul>
 8003d64:	3501      	adds	r5, #1
 8003d66:	4680      	mov	r8, r0
 8003d68:	4689      	mov	r9, r1
 8003d6a:	107f      	asrs	r7, r7, #1
 8003d6c:	3608      	adds	r6, #8
 8003d6e:	e7e5      	b.n	8003d3c <_dtoa_r+0x36c>
 8003d70:	f000 809b 	beq.w	8003eaa <_dtoa_r+0x4da>
 8003d74:	9b00      	ldr	r3, [sp, #0]
 8003d76:	4f9d      	ldr	r7, [pc, #628]	; (8003fec <_dtoa_r+0x61c>)
 8003d78:	425e      	negs	r6, r3
 8003d7a:	4b9b      	ldr	r3, [pc, #620]	; (8003fe8 <_dtoa_r+0x618>)
 8003d7c:	f006 020f 	and.w	r2, r6, #15
 8003d80:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8003d84:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003d88:	ec51 0b19 	vmov	r0, r1, d9
 8003d8c:	f7fc fc44 	bl	8000618 <__aeabi_dmul>
 8003d90:	1136      	asrs	r6, r6, #4
 8003d92:	4682      	mov	sl, r0
 8003d94:	468b      	mov	fp, r1
 8003d96:	2300      	movs	r3, #0
 8003d98:	2502      	movs	r5, #2
 8003d9a:	2e00      	cmp	r6, #0
 8003d9c:	d17a      	bne.n	8003e94 <_dtoa_r+0x4c4>
 8003d9e:	2b00      	cmp	r3, #0
 8003da0:	d1d3      	bne.n	8003d4a <_dtoa_r+0x37a>
 8003da2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8003da4:	2b00      	cmp	r3, #0
 8003da6:	f000 8082 	beq.w	8003eae <_dtoa_r+0x4de>
 8003daa:	4b91      	ldr	r3, [pc, #580]	; (8003ff0 <_dtoa_r+0x620>)
 8003dac:	2200      	movs	r2, #0
 8003dae:	4650      	mov	r0, sl
 8003db0:	4659      	mov	r1, fp
 8003db2:	f7fc fea3 	bl	8000afc <__aeabi_dcmplt>
 8003db6:	2800      	cmp	r0, #0
 8003db8:	d079      	beq.n	8003eae <_dtoa_r+0x4de>
 8003dba:	9b03      	ldr	r3, [sp, #12]
 8003dbc:	2b00      	cmp	r3, #0
 8003dbe:	d076      	beq.n	8003eae <_dtoa_r+0x4de>
 8003dc0:	9b02      	ldr	r3, [sp, #8]
 8003dc2:	2b00      	cmp	r3, #0
 8003dc4:	dd36      	ble.n	8003e34 <_dtoa_r+0x464>
 8003dc6:	9b00      	ldr	r3, [sp, #0]
 8003dc8:	4650      	mov	r0, sl
 8003dca:	4659      	mov	r1, fp
 8003dcc:	1e5f      	subs	r7, r3, #1
 8003dce:	2200      	movs	r2, #0
 8003dd0:	4b88      	ldr	r3, [pc, #544]	; (8003ff4 <_dtoa_r+0x624>)
 8003dd2:	f7fc fc21 	bl	8000618 <__aeabi_dmul>
 8003dd6:	9e02      	ldr	r6, [sp, #8]
 8003dd8:	4682      	mov	sl, r0
 8003dda:	468b      	mov	fp, r1
 8003ddc:	3501      	adds	r5, #1
 8003dde:	4628      	mov	r0, r5
 8003de0:	f7fc fbb0 	bl	8000544 <__aeabi_i2d>
 8003de4:	4652      	mov	r2, sl
 8003de6:	465b      	mov	r3, fp
 8003de8:	f7fc fc16 	bl	8000618 <__aeabi_dmul>
 8003dec:	4b82      	ldr	r3, [pc, #520]	; (8003ff8 <_dtoa_r+0x628>)
 8003dee:	2200      	movs	r2, #0
 8003df0:	f7fc fa5c 	bl	80002ac <__adddf3>
 8003df4:	46d0      	mov	r8, sl
 8003df6:	46d9      	mov	r9, fp
 8003df8:	4682      	mov	sl, r0
 8003dfa:	f1a1 7b50 	sub.w	fp, r1, #54525952	; 0x3400000
 8003dfe:	2e00      	cmp	r6, #0
 8003e00:	d158      	bne.n	8003eb4 <_dtoa_r+0x4e4>
 8003e02:	4b7e      	ldr	r3, [pc, #504]	; (8003ffc <_dtoa_r+0x62c>)
 8003e04:	2200      	movs	r2, #0
 8003e06:	4640      	mov	r0, r8
 8003e08:	4649      	mov	r1, r9
 8003e0a:	f7fc fa4d 	bl	80002a8 <__aeabi_dsub>
 8003e0e:	4652      	mov	r2, sl
 8003e10:	465b      	mov	r3, fp
 8003e12:	4680      	mov	r8, r0
 8003e14:	4689      	mov	r9, r1
 8003e16:	f7fc fe8f 	bl	8000b38 <__aeabi_dcmpgt>
 8003e1a:	2800      	cmp	r0, #0
 8003e1c:	f040 8295 	bne.w	800434a <_dtoa_r+0x97a>
 8003e20:	4652      	mov	r2, sl
 8003e22:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 8003e26:	4640      	mov	r0, r8
 8003e28:	4649      	mov	r1, r9
 8003e2a:	f7fc fe67 	bl	8000afc <__aeabi_dcmplt>
 8003e2e:	2800      	cmp	r0, #0
 8003e30:	f040 8289 	bne.w	8004346 <_dtoa_r+0x976>
 8003e34:	ec5b ab19 	vmov	sl, fp, d9
 8003e38:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8003e3a:	2b00      	cmp	r3, #0
 8003e3c:	f2c0 8148 	blt.w	80040d0 <_dtoa_r+0x700>
 8003e40:	9a00      	ldr	r2, [sp, #0]
 8003e42:	2a0e      	cmp	r2, #14
 8003e44:	f300 8144 	bgt.w	80040d0 <_dtoa_r+0x700>
 8003e48:	4b67      	ldr	r3, [pc, #412]	; (8003fe8 <_dtoa_r+0x618>)
 8003e4a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8003e4e:	e9d3 8900 	ldrd	r8, r9, [r3]
 8003e52:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003e54:	2b00      	cmp	r3, #0
 8003e56:	f280 80d5 	bge.w	8004004 <_dtoa_r+0x634>
 8003e5a:	9b03      	ldr	r3, [sp, #12]
 8003e5c:	2b00      	cmp	r3, #0
 8003e5e:	f300 80d1 	bgt.w	8004004 <_dtoa_r+0x634>
 8003e62:	f040 826f 	bne.w	8004344 <_dtoa_r+0x974>
 8003e66:	4b65      	ldr	r3, [pc, #404]	; (8003ffc <_dtoa_r+0x62c>)
 8003e68:	2200      	movs	r2, #0
 8003e6a:	4640      	mov	r0, r8
 8003e6c:	4649      	mov	r1, r9
 8003e6e:	f7fc fbd3 	bl	8000618 <__aeabi_dmul>
 8003e72:	4652      	mov	r2, sl
 8003e74:	465b      	mov	r3, fp
 8003e76:	f7fc fe55 	bl	8000b24 <__aeabi_dcmpge>
 8003e7a:	9e03      	ldr	r6, [sp, #12]
 8003e7c:	4637      	mov	r7, r6
 8003e7e:	2800      	cmp	r0, #0
 8003e80:	f040 8245 	bne.w	800430e <_dtoa_r+0x93e>
 8003e84:	9d01      	ldr	r5, [sp, #4]
 8003e86:	2331      	movs	r3, #49	; 0x31
 8003e88:	f805 3b01 	strb.w	r3, [r5], #1
 8003e8c:	9b00      	ldr	r3, [sp, #0]
 8003e8e:	3301      	adds	r3, #1
 8003e90:	9300      	str	r3, [sp, #0]
 8003e92:	e240      	b.n	8004316 <_dtoa_r+0x946>
 8003e94:	07f2      	lsls	r2, r6, #31
 8003e96:	d505      	bpl.n	8003ea4 <_dtoa_r+0x4d4>
 8003e98:	e9d7 2300 	ldrd	r2, r3, [r7]
 8003e9c:	f7fc fbbc 	bl	8000618 <__aeabi_dmul>
 8003ea0:	3501      	adds	r5, #1
 8003ea2:	2301      	movs	r3, #1
 8003ea4:	1076      	asrs	r6, r6, #1
 8003ea6:	3708      	adds	r7, #8
 8003ea8:	e777      	b.n	8003d9a <_dtoa_r+0x3ca>
 8003eaa:	2502      	movs	r5, #2
 8003eac:	e779      	b.n	8003da2 <_dtoa_r+0x3d2>
 8003eae:	9f00      	ldr	r7, [sp, #0]
 8003eb0:	9e03      	ldr	r6, [sp, #12]
 8003eb2:	e794      	b.n	8003dde <_dtoa_r+0x40e>
 8003eb4:	9901      	ldr	r1, [sp, #4]
 8003eb6:	4b4c      	ldr	r3, [pc, #304]	; (8003fe8 <_dtoa_r+0x618>)
 8003eb8:	4431      	add	r1, r6
 8003eba:	910d      	str	r1, [sp, #52]	; 0x34
 8003ebc:	9908      	ldr	r1, [sp, #32]
 8003ebe:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 8003ec2:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8003ec6:	2900      	cmp	r1, #0
 8003ec8:	d043      	beq.n	8003f52 <_dtoa_r+0x582>
 8003eca:	494d      	ldr	r1, [pc, #308]	; (8004000 <_dtoa_r+0x630>)
 8003ecc:	2000      	movs	r0, #0
 8003ece:	f7fc fccd 	bl	800086c <__aeabi_ddiv>
 8003ed2:	4652      	mov	r2, sl
 8003ed4:	465b      	mov	r3, fp
 8003ed6:	f7fc f9e7 	bl	80002a8 <__aeabi_dsub>
 8003eda:	9d01      	ldr	r5, [sp, #4]
 8003edc:	4682      	mov	sl, r0
 8003ede:	468b      	mov	fp, r1
 8003ee0:	4649      	mov	r1, r9
 8003ee2:	4640      	mov	r0, r8
 8003ee4:	f7fc fe48 	bl	8000b78 <__aeabi_d2iz>
 8003ee8:	4606      	mov	r6, r0
 8003eea:	f7fc fb2b 	bl	8000544 <__aeabi_i2d>
 8003eee:	4602      	mov	r2, r0
 8003ef0:	460b      	mov	r3, r1
 8003ef2:	4640      	mov	r0, r8
 8003ef4:	4649      	mov	r1, r9
 8003ef6:	f7fc f9d7 	bl	80002a8 <__aeabi_dsub>
 8003efa:	3630      	adds	r6, #48	; 0x30
 8003efc:	f805 6b01 	strb.w	r6, [r5], #1
 8003f00:	4652      	mov	r2, sl
 8003f02:	465b      	mov	r3, fp
 8003f04:	4680      	mov	r8, r0
 8003f06:	4689      	mov	r9, r1
 8003f08:	f7fc fdf8 	bl	8000afc <__aeabi_dcmplt>
 8003f0c:	2800      	cmp	r0, #0
 8003f0e:	d163      	bne.n	8003fd8 <_dtoa_r+0x608>
 8003f10:	4642      	mov	r2, r8
 8003f12:	464b      	mov	r3, r9
 8003f14:	4936      	ldr	r1, [pc, #216]	; (8003ff0 <_dtoa_r+0x620>)
 8003f16:	2000      	movs	r0, #0
 8003f18:	f7fc f9c6 	bl	80002a8 <__aeabi_dsub>
 8003f1c:	4652      	mov	r2, sl
 8003f1e:	465b      	mov	r3, fp
 8003f20:	f7fc fdec 	bl	8000afc <__aeabi_dcmplt>
 8003f24:	2800      	cmp	r0, #0
 8003f26:	f040 80b5 	bne.w	8004094 <_dtoa_r+0x6c4>
 8003f2a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8003f2c:	429d      	cmp	r5, r3
 8003f2e:	d081      	beq.n	8003e34 <_dtoa_r+0x464>
 8003f30:	4b30      	ldr	r3, [pc, #192]	; (8003ff4 <_dtoa_r+0x624>)
 8003f32:	2200      	movs	r2, #0
 8003f34:	4650      	mov	r0, sl
 8003f36:	4659      	mov	r1, fp
 8003f38:	f7fc fb6e 	bl	8000618 <__aeabi_dmul>
 8003f3c:	4b2d      	ldr	r3, [pc, #180]	; (8003ff4 <_dtoa_r+0x624>)
 8003f3e:	4682      	mov	sl, r0
 8003f40:	468b      	mov	fp, r1
 8003f42:	4640      	mov	r0, r8
 8003f44:	4649      	mov	r1, r9
 8003f46:	2200      	movs	r2, #0
 8003f48:	f7fc fb66 	bl	8000618 <__aeabi_dmul>
 8003f4c:	4680      	mov	r8, r0
 8003f4e:	4689      	mov	r9, r1
 8003f50:	e7c6      	b.n	8003ee0 <_dtoa_r+0x510>
 8003f52:	4650      	mov	r0, sl
 8003f54:	4659      	mov	r1, fp
 8003f56:	f7fc fb5f 	bl	8000618 <__aeabi_dmul>
 8003f5a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8003f5c:	9d01      	ldr	r5, [sp, #4]
 8003f5e:	930f      	str	r3, [sp, #60]	; 0x3c
 8003f60:	4682      	mov	sl, r0
 8003f62:	468b      	mov	fp, r1
 8003f64:	4649      	mov	r1, r9
 8003f66:	4640      	mov	r0, r8
 8003f68:	f7fc fe06 	bl	8000b78 <__aeabi_d2iz>
 8003f6c:	4606      	mov	r6, r0
 8003f6e:	f7fc fae9 	bl	8000544 <__aeabi_i2d>
 8003f72:	3630      	adds	r6, #48	; 0x30
 8003f74:	4602      	mov	r2, r0
 8003f76:	460b      	mov	r3, r1
 8003f78:	4640      	mov	r0, r8
 8003f7a:	4649      	mov	r1, r9
 8003f7c:	f7fc f994 	bl	80002a8 <__aeabi_dsub>
 8003f80:	f805 6b01 	strb.w	r6, [r5], #1
 8003f84:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8003f86:	429d      	cmp	r5, r3
 8003f88:	4680      	mov	r8, r0
 8003f8a:	4689      	mov	r9, r1
 8003f8c:	f04f 0200 	mov.w	r2, #0
 8003f90:	d124      	bne.n	8003fdc <_dtoa_r+0x60c>
 8003f92:	4b1b      	ldr	r3, [pc, #108]	; (8004000 <_dtoa_r+0x630>)
 8003f94:	4650      	mov	r0, sl
 8003f96:	4659      	mov	r1, fp
 8003f98:	f7fc f988 	bl	80002ac <__adddf3>
 8003f9c:	4602      	mov	r2, r0
 8003f9e:	460b      	mov	r3, r1
 8003fa0:	4640      	mov	r0, r8
 8003fa2:	4649      	mov	r1, r9
 8003fa4:	f7fc fdc8 	bl	8000b38 <__aeabi_dcmpgt>
 8003fa8:	2800      	cmp	r0, #0
 8003faa:	d173      	bne.n	8004094 <_dtoa_r+0x6c4>
 8003fac:	4652      	mov	r2, sl
 8003fae:	465b      	mov	r3, fp
 8003fb0:	4913      	ldr	r1, [pc, #76]	; (8004000 <_dtoa_r+0x630>)
 8003fb2:	2000      	movs	r0, #0
 8003fb4:	f7fc f978 	bl	80002a8 <__aeabi_dsub>
 8003fb8:	4602      	mov	r2, r0
 8003fba:	460b      	mov	r3, r1
 8003fbc:	4640      	mov	r0, r8
 8003fbe:	4649      	mov	r1, r9
 8003fc0:	f7fc fd9c 	bl	8000afc <__aeabi_dcmplt>
 8003fc4:	2800      	cmp	r0, #0
 8003fc6:	f43f af35 	beq.w	8003e34 <_dtoa_r+0x464>
 8003fca:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 8003fcc:	1e6b      	subs	r3, r5, #1
 8003fce:	930f      	str	r3, [sp, #60]	; 0x3c
 8003fd0:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8003fd4:	2b30      	cmp	r3, #48	; 0x30
 8003fd6:	d0f8      	beq.n	8003fca <_dtoa_r+0x5fa>
 8003fd8:	9700      	str	r7, [sp, #0]
 8003fda:	e049      	b.n	8004070 <_dtoa_r+0x6a0>
 8003fdc:	4b05      	ldr	r3, [pc, #20]	; (8003ff4 <_dtoa_r+0x624>)
 8003fde:	f7fc fb1b 	bl	8000618 <__aeabi_dmul>
 8003fe2:	4680      	mov	r8, r0
 8003fe4:	4689      	mov	r9, r1
 8003fe6:	e7bd      	b.n	8003f64 <_dtoa_r+0x594>
 8003fe8:	08005f00 	.word	0x08005f00
 8003fec:	08005ed8 	.word	0x08005ed8
 8003ff0:	3ff00000 	.word	0x3ff00000
 8003ff4:	40240000 	.word	0x40240000
 8003ff8:	401c0000 	.word	0x401c0000
 8003ffc:	40140000 	.word	0x40140000
 8004000:	3fe00000 	.word	0x3fe00000
 8004004:	9d01      	ldr	r5, [sp, #4]
 8004006:	4656      	mov	r6, sl
 8004008:	465f      	mov	r7, fp
 800400a:	4642      	mov	r2, r8
 800400c:	464b      	mov	r3, r9
 800400e:	4630      	mov	r0, r6
 8004010:	4639      	mov	r1, r7
 8004012:	f7fc fc2b 	bl	800086c <__aeabi_ddiv>
 8004016:	f7fc fdaf 	bl	8000b78 <__aeabi_d2iz>
 800401a:	4682      	mov	sl, r0
 800401c:	f7fc fa92 	bl	8000544 <__aeabi_i2d>
 8004020:	4642      	mov	r2, r8
 8004022:	464b      	mov	r3, r9
 8004024:	f7fc faf8 	bl	8000618 <__aeabi_dmul>
 8004028:	4602      	mov	r2, r0
 800402a:	460b      	mov	r3, r1
 800402c:	4630      	mov	r0, r6
 800402e:	4639      	mov	r1, r7
 8004030:	f10a 0630 	add.w	r6, sl, #48	; 0x30
 8004034:	f7fc f938 	bl	80002a8 <__aeabi_dsub>
 8004038:	f805 6b01 	strb.w	r6, [r5], #1
 800403c:	9e01      	ldr	r6, [sp, #4]
 800403e:	9f03      	ldr	r7, [sp, #12]
 8004040:	1bae      	subs	r6, r5, r6
 8004042:	42b7      	cmp	r7, r6
 8004044:	4602      	mov	r2, r0
 8004046:	460b      	mov	r3, r1
 8004048:	d135      	bne.n	80040b6 <_dtoa_r+0x6e6>
 800404a:	f7fc f92f 	bl	80002ac <__adddf3>
 800404e:	4642      	mov	r2, r8
 8004050:	464b      	mov	r3, r9
 8004052:	4606      	mov	r6, r0
 8004054:	460f      	mov	r7, r1
 8004056:	f7fc fd6f 	bl	8000b38 <__aeabi_dcmpgt>
 800405a:	b9d0      	cbnz	r0, 8004092 <_dtoa_r+0x6c2>
 800405c:	4642      	mov	r2, r8
 800405e:	464b      	mov	r3, r9
 8004060:	4630      	mov	r0, r6
 8004062:	4639      	mov	r1, r7
 8004064:	f7fc fd40 	bl	8000ae8 <__aeabi_dcmpeq>
 8004068:	b110      	cbz	r0, 8004070 <_dtoa_r+0x6a0>
 800406a:	f01a 0f01 	tst.w	sl, #1
 800406e:	d110      	bne.n	8004092 <_dtoa_r+0x6c2>
 8004070:	4620      	mov	r0, r4
 8004072:	ee18 1a10 	vmov	r1, s16
 8004076:	f000 faf3 	bl	8004660 <_Bfree>
 800407a:	2300      	movs	r3, #0
 800407c:	9800      	ldr	r0, [sp, #0]
 800407e:	702b      	strb	r3, [r5, #0]
 8004080:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8004082:	3001      	adds	r0, #1
 8004084:	6018      	str	r0, [r3, #0]
 8004086:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8004088:	2b00      	cmp	r3, #0
 800408a:	f43f acf1 	beq.w	8003a70 <_dtoa_r+0xa0>
 800408e:	601d      	str	r5, [r3, #0]
 8004090:	e4ee      	b.n	8003a70 <_dtoa_r+0xa0>
 8004092:	9f00      	ldr	r7, [sp, #0]
 8004094:	462b      	mov	r3, r5
 8004096:	461d      	mov	r5, r3
 8004098:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800409c:	2a39      	cmp	r2, #57	; 0x39
 800409e:	d106      	bne.n	80040ae <_dtoa_r+0x6de>
 80040a0:	9a01      	ldr	r2, [sp, #4]
 80040a2:	429a      	cmp	r2, r3
 80040a4:	d1f7      	bne.n	8004096 <_dtoa_r+0x6c6>
 80040a6:	9901      	ldr	r1, [sp, #4]
 80040a8:	2230      	movs	r2, #48	; 0x30
 80040aa:	3701      	adds	r7, #1
 80040ac:	700a      	strb	r2, [r1, #0]
 80040ae:	781a      	ldrb	r2, [r3, #0]
 80040b0:	3201      	adds	r2, #1
 80040b2:	701a      	strb	r2, [r3, #0]
 80040b4:	e790      	b.n	8003fd8 <_dtoa_r+0x608>
 80040b6:	4ba6      	ldr	r3, [pc, #664]	; (8004350 <_dtoa_r+0x980>)
 80040b8:	2200      	movs	r2, #0
 80040ba:	f7fc faad 	bl	8000618 <__aeabi_dmul>
 80040be:	2200      	movs	r2, #0
 80040c0:	2300      	movs	r3, #0
 80040c2:	4606      	mov	r6, r0
 80040c4:	460f      	mov	r7, r1
 80040c6:	f7fc fd0f 	bl	8000ae8 <__aeabi_dcmpeq>
 80040ca:	2800      	cmp	r0, #0
 80040cc:	d09d      	beq.n	800400a <_dtoa_r+0x63a>
 80040ce:	e7cf      	b.n	8004070 <_dtoa_r+0x6a0>
 80040d0:	9a08      	ldr	r2, [sp, #32]
 80040d2:	2a00      	cmp	r2, #0
 80040d4:	f000 80d7 	beq.w	8004286 <_dtoa_r+0x8b6>
 80040d8:	9a06      	ldr	r2, [sp, #24]
 80040da:	2a01      	cmp	r2, #1
 80040dc:	f300 80ba 	bgt.w	8004254 <_dtoa_r+0x884>
 80040e0:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80040e2:	2a00      	cmp	r2, #0
 80040e4:	f000 80b2 	beq.w	800424c <_dtoa_r+0x87c>
 80040e8:	f203 4333 	addw	r3, r3, #1075	; 0x433
 80040ec:	9e07      	ldr	r6, [sp, #28]
 80040ee:	9d04      	ldr	r5, [sp, #16]
 80040f0:	9a04      	ldr	r2, [sp, #16]
 80040f2:	441a      	add	r2, r3
 80040f4:	9204      	str	r2, [sp, #16]
 80040f6:	9a05      	ldr	r2, [sp, #20]
 80040f8:	2101      	movs	r1, #1
 80040fa:	441a      	add	r2, r3
 80040fc:	4620      	mov	r0, r4
 80040fe:	9205      	str	r2, [sp, #20]
 8004100:	f000 fb66 	bl	80047d0 <__i2b>
 8004104:	4607      	mov	r7, r0
 8004106:	2d00      	cmp	r5, #0
 8004108:	dd0c      	ble.n	8004124 <_dtoa_r+0x754>
 800410a:	9b05      	ldr	r3, [sp, #20]
 800410c:	2b00      	cmp	r3, #0
 800410e:	dd09      	ble.n	8004124 <_dtoa_r+0x754>
 8004110:	42ab      	cmp	r3, r5
 8004112:	9a04      	ldr	r2, [sp, #16]
 8004114:	bfa8      	it	ge
 8004116:	462b      	movge	r3, r5
 8004118:	1ad2      	subs	r2, r2, r3
 800411a:	9204      	str	r2, [sp, #16]
 800411c:	9a05      	ldr	r2, [sp, #20]
 800411e:	1aed      	subs	r5, r5, r3
 8004120:	1ad3      	subs	r3, r2, r3
 8004122:	9305      	str	r3, [sp, #20]
 8004124:	9b07      	ldr	r3, [sp, #28]
 8004126:	b31b      	cbz	r3, 8004170 <_dtoa_r+0x7a0>
 8004128:	9b08      	ldr	r3, [sp, #32]
 800412a:	2b00      	cmp	r3, #0
 800412c:	f000 80af 	beq.w	800428e <_dtoa_r+0x8be>
 8004130:	2e00      	cmp	r6, #0
 8004132:	dd13      	ble.n	800415c <_dtoa_r+0x78c>
 8004134:	4639      	mov	r1, r7
 8004136:	4632      	mov	r2, r6
 8004138:	4620      	mov	r0, r4
 800413a:	f000 fc09 	bl	8004950 <__pow5mult>
 800413e:	ee18 2a10 	vmov	r2, s16
 8004142:	4601      	mov	r1, r0
 8004144:	4607      	mov	r7, r0
 8004146:	4620      	mov	r0, r4
 8004148:	f000 fb58 	bl	80047fc <__multiply>
 800414c:	ee18 1a10 	vmov	r1, s16
 8004150:	4680      	mov	r8, r0
 8004152:	4620      	mov	r0, r4
 8004154:	f000 fa84 	bl	8004660 <_Bfree>
 8004158:	ee08 8a10 	vmov	s16, r8
 800415c:	9b07      	ldr	r3, [sp, #28]
 800415e:	1b9a      	subs	r2, r3, r6
 8004160:	d006      	beq.n	8004170 <_dtoa_r+0x7a0>
 8004162:	ee18 1a10 	vmov	r1, s16
 8004166:	4620      	mov	r0, r4
 8004168:	f000 fbf2 	bl	8004950 <__pow5mult>
 800416c:	ee08 0a10 	vmov	s16, r0
 8004170:	2101      	movs	r1, #1
 8004172:	4620      	mov	r0, r4
 8004174:	f000 fb2c 	bl	80047d0 <__i2b>
 8004178:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800417a:	2b00      	cmp	r3, #0
 800417c:	4606      	mov	r6, r0
 800417e:	f340 8088 	ble.w	8004292 <_dtoa_r+0x8c2>
 8004182:	461a      	mov	r2, r3
 8004184:	4601      	mov	r1, r0
 8004186:	4620      	mov	r0, r4
 8004188:	f000 fbe2 	bl	8004950 <__pow5mult>
 800418c:	9b06      	ldr	r3, [sp, #24]
 800418e:	2b01      	cmp	r3, #1
 8004190:	4606      	mov	r6, r0
 8004192:	f340 8081 	ble.w	8004298 <_dtoa_r+0x8c8>
 8004196:	f04f 0800 	mov.w	r8, #0
 800419a:	6933      	ldr	r3, [r6, #16]
 800419c:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 80041a0:	6918      	ldr	r0, [r3, #16]
 80041a2:	f000 fac5 	bl	8004730 <__hi0bits>
 80041a6:	f1c0 0020 	rsb	r0, r0, #32
 80041aa:	9b05      	ldr	r3, [sp, #20]
 80041ac:	4418      	add	r0, r3
 80041ae:	f010 001f 	ands.w	r0, r0, #31
 80041b2:	f000 8092 	beq.w	80042da <_dtoa_r+0x90a>
 80041b6:	f1c0 0320 	rsb	r3, r0, #32
 80041ba:	2b04      	cmp	r3, #4
 80041bc:	f340 808a 	ble.w	80042d4 <_dtoa_r+0x904>
 80041c0:	f1c0 001c 	rsb	r0, r0, #28
 80041c4:	9b04      	ldr	r3, [sp, #16]
 80041c6:	4403      	add	r3, r0
 80041c8:	9304      	str	r3, [sp, #16]
 80041ca:	9b05      	ldr	r3, [sp, #20]
 80041cc:	4403      	add	r3, r0
 80041ce:	4405      	add	r5, r0
 80041d0:	9305      	str	r3, [sp, #20]
 80041d2:	9b04      	ldr	r3, [sp, #16]
 80041d4:	2b00      	cmp	r3, #0
 80041d6:	dd07      	ble.n	80041e8 <_dtoa_r+0x818>
 80041d8:	ee18 1a10 	vmov	r1, s16
 80041dc:	461a      	mov	r2, r3
 80041de:	4620      	mov	r0, r4
 80041e0:	f000 fc10 	bl	8004a04 <__lshift>
 80041e4:	ee08 0a10 	vmov	s16, r0
 80041e8:	9b05      	ldr	r3, [sp, #20]
 80041ea:	2b00      	cmp	r3, #0
 80041ec:	dd05      	ble.n	80041fa <_dtoa_r+0x82a>
 80041ee:	4631      	mov	r1, r6
 80041f0:	461a      	mov	r2, r3
 80041f2:	4620      	mov	r0, r4
 80041f4:	f000 fc06 	bl	8004a04 <__lshift>
 80041f8:	4606      	mov	r6, r0
 80041fa:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80041fc:	2b00      	cmp	r3, #0
 80041fe:	d06e      	beq.n	80042de <_dtoa_r+0x90e>
 8004200:	ee18 0a10 	vmov	r0, s16
 8004204:	4631      	mov	r1, r6
 8004206:	f000 fc6d 	bl	8004ae4 <__mcmp>
 800420a:	2800      	cmp	r0, #0
 800420c:	da67      	bge.n	80042de <_dtoa_r+0x90e>
 800420e:	9b00      	ldr	r3, [sp, #0]
 8004210:	3b01      	subs	r3, #1
 8004212:	ee18 1a10 	vmov	r1, s16
 8004216:	9300      	str	r3, [sp, #0]
 8004218:	220a      	movs	r2, #10
 800421a:	2300      	movs	r3, #0
 800421c:	4620      	mov	r0, r4
 800421e:	f000 fa41 	bl	80046a4 <__multadd>
 8004222:	9b08      	ldr	r3, [sp, #32]
 8004224:	ee08 0a10 	vmov	s16, r0
 8004228:	2b00      	cmp	r3, #0
 800422a:	f000 81b1 	beq.w	8004590 <_dtoa_r+0xbc0>
 800422e:	2300      	movs	r3, #0
 8004230:	4639      	mov	r1, r7
 8004232:	220a      	movs	r2, #10
 8004234:	4620      	mov	r0, r4
 8004236:	f000 fa35 	bl	80046a4 <__multadd>
 800423a:	9b02      	ldr	r3, [sp, #8]
 800423c:	2b00      	cmp	r3, #0
 800423e:	4607      	mov	r7, r0
 8004240:	f300 808e 	bgt.w	8004360 <_dtoa_r+0x990>
 8004244:	9b06      	ldr	r3, [sp, #24]
 8004246:	2b02      	cmp	r3, #2
 8004248:	dc51      	bgt.n	80042ee <_dtoa_r+0x91e>
 800424a:	e089      	b.n	8004360 <_dtoa_r+0x990>
 800424c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800424e:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8004252:	e74b      	b.n	80040ec <_dtoa_r+0x71c>
 8004254:	9b03      	ldr	r3, [sp, #12]
 8004256:	1e5e      	subs	r6, r3, #1
 8004258:	9b07      	ldr	r3, [sp, #28]
 800425a:	42b3      	cmp	r3, r6
 800425c:	bfbf      	itttt	lt
 800425e:	9b07      	ldrlt	r3, [sp, #28]
 8004260:	9607      	strlt	r6, [sp, #28]
 8004262:	1af2      	sublt	r2, r6, r3
 8004264:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 8004266:	bfb6      	itet	lt
 8004268:	189b      	addlt	r3, r3, r2
 800426a:	1b9e      	subge	r6, r3, r6
 800426c:	930a      	strlt	r3, [sp, #40]	; 0x28
 800426e:	9b03      	ldr	r3, [sp, #12]
 8004270:	bfb8      	it	lt
 8004272:	2600      	movlt	r6, #0
 8004274:	2b00      	cmp	r3, #0
 8004276:	bfb7      	itett	lt
 8004278:	e9dd 2303 	ldrdlt	r2, r3, [sp, #12]
 800427c:	e9dd 3503 	ldrdge	r3, r5, [sp, #12]
 8004280:	1a9d      	sublt	r5, r3, r2
 8004282:	2300      	movlt	r3, #0
 8004284:	e734      	b.n	80040f0 <_dtoa_r+0x720>
 8004286:	9e07      	ldr	r6, [sp, #28]
 8004288:	9d04      	ldr	r5, [sp, #16]
 800428a:	9f08      	ldr	r7, [sp, #32]
 800428c:	e73b      	b.n	8004106 <_dtoa_r+0x736>
 800428e:	9a07      	ldr	r2, [sp, #28]
 8004290:	e767      	b.n	8004162 <_dtoa_r+0x792>
 8004292:	9b06      	ldr	r3, [sp, #24]
 8004294:	2b01      	cmp	r3, #1
 8004296:	dc18      	bgt.n	80042ca <_dtoa_r+0x8fa>
 8004298:	f1ba 0f00 	cmp.w	sl, #0
 800429c:	d115      	bne.n	80042ca <_dtoa_r+0x8fa>
 800429e:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80042a2:	b993      	cbnz	r3, 80042ca <_dtoa_r+0x8fa>
 80042a4:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 80042a8:	0d1b      	lsrs	r3, r3, #20
 80042aa:	051b      	lsls	r3, r3, #20
 80042ac:	b183      	cbz	r3, 80042d0 <_dtoa_r+0x900>
 80042ae:	9b04      	ldr	r3, [sp, #16]
 80042b0:	3301      	adds	r3, #1
 80042b2:	9304      	str	r3, [sp, #16]
 80042b4:	9b05      	ldr	r3, [sp, #20]
 80042b6:	3301      	adds	r3, #1
 80042b8:	9305      	str	r3, [sp, #20]
 80042ba:	f04f 0801 	mov.w	r8, #1
 80042be:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80042c0:	2b00      	cmp	r3, #0
 80042c2:	f47f af6a 	bne.w	800419a <_dtoa_r+0x7ca>
 80042c6:	2001      	movs	r0, #1
 80042c8:	e76f      	b.n	80041aa <_dtoa_r+0x7da>
 80042ca:	f04f 0800 	mov.w	r8, #0
 80042ce:	e7f6      	b.n	80042be <_dtoa_r+0x8ee>
 80042d0:	4698      	mov	r8, r3
 80042d2:	e7f4      	b.n	80042be <_dtoa_r+0x8ee>
 80042d4:	f43f af7d 	beq.w	80041d2 <_dtoa_r+0x802>
 80042d8:	4618      	mov	r0, r3
 80042da:	301c      	adds	r0, #28
 80042dc:	e772      	b.n	80041c4 <_dtoa_r+0x7f4>
 80042de:	9b03      	ldr	r3, [sp, #12]
 80042e0:	2b00      	cmp	r3, #0
 80042e2:	dc37      	bgt.n	8004354 <_dtoa_r+0x984>
 80042e4:	9b06      	ldr	r3, [sp, #24]
 80042e6:	2b02      	cmp	r3, #2
 80042e8:	dd34      	ble.n	8004354 <_dtoa_r+0x984>
 80042ea:	9b03      	ldr	r3, [sp, #12]
 80042ec:	9302      	str	r3, [sp, #8]
 80042ee:	9b02      	ldr	r3, [sp, #8]
 80042f0:	b96b      	cbnz	r3, 800430e <_dtoa_r+0x93e>
 80042f2:	4631      	mov	r1, r6
 80042f4:	2205      	movs	r2, #5
 80042f6:	4620      	mov	r0, r4
 80042f8:	f000 f9d4 	bl	80046a4 <__multadd>
 80042fc:	4601      	mov	r1, r0
 80042fe:	4606      	mov	r6, r0
 8004300:	ee18 0a10 	vmov	r0, s16
 8004304:	f000 fbee 	bl	8004ae4 <__mcmp>
 8004308:	2800      	cmp	r0, #0
 800430a:	f73f adbb 	bgt.w	8003e84 <_dtoa_r+0x4b4>
 800430e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004310:	9d01      	ldr	r5, [sp, #4]
 8004312:	43db      	mvns	r3, r3
 8004314:	9300      	str	r3, [sp, #0]
 8004316:	f04f 0800 	mov.w	r8, #0
 800431a:	4631      	mov	r1, r6
 800431c:	4620      	mov	r0, r4
 800431e:	f000 f99f 	bl	8004660 <_Bfree>
 8004322:	2f00      	cmp	r7, #0
 8004324:	f43f aea4 	beq.w	8004070 <_dtoa_r+0x6a0>
 8004328:	f1b8 0f00 	cmp.w	r8, #0
 800432c:	d005      	beq.n	800433a <_dtoa_r+0x96a>
 800432e:	45b8      	cmp	r8, r7
 8004330:	d003      	beq.n	800433a <_dtoa_r+0x96a>
 8004332:	4641      	mov	r1, r8
 8004334:	4620      	mov	r0, r4
 8004336:	f000 f993 	bl	8004660 <_Bfree>
 800433a:	4639      	mov	r1, r7
 800433c:	4620      	mov	r0, r4
 800433e:	f000 f98f 	bl	8004660 <_Bfree>
 8004342:	e695      	b.n	8004070 <_dtoa_r+0x6a0>
 8004344:	2600      	movs	r6, #0
 8004346:	4637      	mov	r7, r6
 8004348:	e7e1      	b.n	800430e <_dtoa_r+0x93e>
 800434a:	9700      	str	r7, [sp, #0]
 800434c:	4637      	mov	r7, r6
 800434e:	e599      	b.n	8003e84 <_dtoa_r+0x4b4>
 8004350:	40240000 	.word	0x40240000
 8004354:	9b08      	ldr	r3, [sp, #32]
 8004356:	2b00      	cmp	r3, #0
 8004358:	f000 80ca 	beq.w	80044f0 <_dtoa_r+0xb20>
 800435c:	9b03      	ldr	r3, [sp, #12]
 800435e:	9302      	str	r3, [sp, #8]
 8004360:	2d00      	cmp	r5, #0
 8004362:	dd05      	ble.n	8004370 <_dtoa_r+0x9a0>
 8004364:	4639      	mov	r1, r7
 8004366:	462a      	mov	r2, r5
 8004368:	4620      	mov	r0, r4
 800436a:	f000 fb4b 	bl	8004a04 <__lshift>
 800436e:	4607      	mov	r7, r0
 8004370:	f1b8 0f00 	cmp.w	r8, #0
 8004374:	d05b      	beq.n	800442e <_dtoa_r+0xa5e>
 8004376:	6879      	ldr	r1, [r7, #4]
 8004378:	4620      	mov	r0, r4
 800437a:	f000 f931 	bl	80045e0 <_Balloc>
 800437e:	4605      	mov	r5, r0
 8004380:	b928      	cbnz	r0, 800438e <_dtoa_r+0x9be>
 8004382:	4b87      	ldr	r3, [pc, #540]	; (80045a0 <_dtoa_r+0xbd0>)
 8004384:	4602      	mov	r2, r0
 8004386:	f240 21ea 	movw	r1, #746	; 0x2ea
 800438a:	f7ff bb3b 	b.w	8003a04 <_dtoa_r+0x34>
 800438e:	693a      	ldr	r2, [r7, #16]
 8004390:	3202      	adds	r2, #2
 8004392:	0092      	lsls	r2, r2, #2
 8004394:	f107 010c 	add.w	r1, r7, #12
 8004398:	300c      	adds	r0, #12
 800439a:	f000 f913 	bl	80045c4 <memcpy>
 800439e:	2201      	movs	r2, #1
 80043a0:	4629      	mov	r1, r5
 80043a2:	4620      	mov	r0, r4
 80043a4:	f000 fb2e 	bl	8004a04 <__lshift>
 80043a8:	9b01      	ldr	r3, [sp, #4]
 80043aa:	f103 0901 	add.w	r9, r3, #1
 80043ae:	e9dd 2301 	ldrd	r2, r3, [sp, #4]
 80043b2:	4413      	add	r3, r2
 80043b4:	9305      	str	r3, [sp, #20]
 80043b6:	f00a 0301 	and.w	r3, sl, #1
 80043ba:	46b8      	mov	r8, r7
 80043bc:	9304      	str	r3, [sp, #16]
 80043be:	4607      	mov	r7, r0
 80043c0:	4631      	mov	r1, r6
 80043c2:	ee18 0a10 	vmov	r0, s16
 80043c6:	f7ff fa75 	bl	80038b4 <quorem>
 80043ca:	4641      	mov	r1, r8
 80043cc:	9002      	str	r0, [sp, #8]
 80043ce:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 80043d2:	ee18 0a10 	vmov	r0, s16
 80043d6:	f000 fb85 	bl	8004ae4 <__mcmp>
 80043da:	463a      	mov	r2, r7
 80043dc:	9003      	str	r0, [sp, #12]
 80043de:	4631      	mov	r1, r6
 80043e0:	4620      	mov	r0, r4
 80043e2:	f000 fb9b 	bl	8004b1c <__mdiff>
 80043e6:	68c2      	ldr	r2, [r0, #12]
 80043e8:	f109 3bff 	add.w	fp, r9, #4294967295	; 0xffffffff
 80043ec:	4605      	mov	r5, r0
 80043ee:	bb02      	cbnz	r2, 8004432 <_dtoa_r+0xa62>
 80043f0:	4601      	mov	r1, r0
 80043f2:	ee18 0a10 	vmov	r0, s16
 80043f6:	f000 fb75 	bl	8004ae4 <__mcmp>
 80043fa:	4602      	mov	r2, r0
 80043fc:	4629      	mov	r1, r5
 80043fe:	4620      	mov	r0, r4
 8004400:	9207      	str	r2, [sp, #28]
 8004402:	f000 f92d 	bl	8004660 <_Bfree>
 8004406:	e9dd 3206 	ldrd	r3, r2, [sp, #24]
 800440a:	ea43 0102 	orr.w	r1, r3, r2
 800440e:	9b04      	ldr	r3, [sp, #16]
 8004410:	430b      	orrs	r3, r1
 8004412:	464d      	mov	r5, r9
 8004414:	d10f      	bne.n	8004436 <_dtoa_r+0xa66>
 8004416:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800441a:	d02a      	beq.n	8004472 <_dtoa_r+0xaa2>
 800441c:	9b03      	ldr	r3, [sp, #12]
 800441e:	2b00      	cmp	r3, #0
 8004420:	dd02      	ble.n	8004428 <_dtoa_r+0xa58>
 8004422:	9b02      	ldr	r3, [sp, #8]
 8004424:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 8004428:	f88b a000 	strb.w	sl, [fp]
 800442c:	e775      	b.n	800431a <_dtoa_r+0x94a>
 800442e:	4638      	mov	r0, r7
 8004430:	e7ba      	b.n	80043a8 <_dtoa_r+0x9d8>
 8004432:	2201      	movs	r2, #1
 8004434:	e7e2      	b.n	80043fc <_dtoa_r+0xa2c>
 8004436:	9b03      	ldr	r3, [sp, #12]
 8004438:	2b00      	cmp	r3, #0
 800443a:	db04      	blt.n	8004446 <_dtoa_r+0xa76>
 800443c:	9906      	ldr	r1, [sp, #24]
 800443e:	430b      	orrs	r3, r1
 8004440:	9904      	ldr	r1, [sp, #16]
 8004442:	430b      	orrs	r3, r1
 8004444:	d122      	bne.n	800448c <_dtoa_r+0xabc>
 8004446:	2a00      	cmp	r2, #0
 8004448:	ddee      	ble.n	8004428 <_dtoa_r+0xa58>
 800444a:	ee18 1a10 	vmov	r1, s16
 800444e:	2201      	movs	r2, #1
 8004450:	4620      	mov	r0, r4
 8004452:	f000 fad7 	bl	8004a04 <__lshift>
 8004456:	4631      	mov	r1, r6
 8004458:	ee08 0a10 	vmov	s16, r0
 800445c:	f000 fb42 	bl	8004ae4 <__mcmp>
 8004460:	2800      	cmp	r0, #0
 8004462:	dc03      	bgt.n	800446c <_dtoa_r+0xa9c>
 8004464:	d1e0      	bne.n	8004428 <_dtoa_r+0xa58>
 8004466:	f01a 0f01 	tst.w	sl, #1
 800446a:	d0dd      	beq.n	8004428 <_dtoa_r+0xa58>
 800446c:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8004470:	d1d7      	bne.n	8004422 <_dtoa_r+0xa52>
 8004472:	2339      	movs	r3, #57	; 0x39
 8004474:	f88b 3000 	strb.w	r3, [fp]
 8004478:	462b      	mov	r3, r5
 800447a:	461d      	mov	r5, r3
 800447c:	3b01      	subs	r3, #1
 800447e:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8004482:	2a39      	cmp	r2, #57	; 0x39
 8004484:	d071      	beq.n	800456a <_dtoa_r+0xb9a>
 8004486:	3201      	adds	r2, #1
 8004488:	701a      	strb	r2, [r3, #0]
 800448a:	e746      	b.n	800431a <_dtoa_r+0x94a>
 800448c:	2a00      	cmp	r2, #0
 800448e:	dd07      	ble.n	80044a0 <_dtoa_r+0xad0>
 8004490:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8004494:	d0ed      	beq.n	8004472 <_dtoa_r+0xaa2>
 8004496:	f10a 0301 	add.w	r3, sl, #1
 800449a:	f88b 3000 	strb.w	r3, [fp]
 800449e:	e73c      	b.n	800431a <_dtoa_r+0x94a>
 80044a0:	9b05      	ldr	r3, [sp, #20]
 80044a2:	f809 ac01 	strb.w	sl, [r9, #-1]
 80044a6:	4599      	cmp	r9, r3
 80044a8:	d047      	beq.n	800453a <_dtoa_r+0xb6a>
 80044aa:	ee18 1a10 	vmov	r1, s16
 80044ae:	2300      	movs	r3, #0
 80044b0:	220a      	movs	r2, #10
 80044b2:	4620      	mov	r0, r4
 80044b4:	f000 f8f6 	bl	80046a4 <__multadd>
 80044b8:	45b8      	cmp	r8, r7
 80044ba:	ee08 0a10 	vmov	s16, r0
 80044be:	f04f 0300 	mov.w	r3, #0
 80044c2:	f04f 020a 	mov.w	r2, #10
 80044c6:	4641      	mov	r1, r8
 80044c8:	4620      	mov	r0, r4
 80044ca:	d106      	bne.n	80044da <_dtoa_r+0xb0a>
 80044cc:	f000 f8ea 	bl	80046a4 <__multadd>
 80044d0:	4680      	mov	r8, r0
 80044d2:	4607      	mov	r7, r0
 80044d4:	f109 0901 	add.w	r9, r9, #1
 80044d8:	e772      	b.n	80043c0 <_dtoa_r+0x9f0>
 80044da:	f000 f8e3 	bl	80046a4 <__multadd>
 80044de:	4639      	mov	r1, r7
 80044e0:	4680      	mov	r8, r0
 80044e2:	2300      	movs	r3, #0
 80044e4:	220a      	movs	r2, #10
 80044e6:	4620      	mov	r0, r4
 80044e8:	f000 f8dc 	bl	80046a4 <__multadd>
 80044ec:	4607      	mov	r7, r0
 80044ee:	e7f1      	b.n	80044d4 <_dtoa_r+0xb04>
 80044f0:	9b03      	ldr	r3, [sp, #12]
 80044f2:	9302      	str	r3, [sp, #8]
 80044f4:	9d01      	ldr	r5, [sp, #4]
 80044f6:	ee18 0a10 	vmov	r0, s16
 80044fa:	4631      	mov	r1, r6
 80044fc:	f7ff f9da 	bl	80038b4 <quorem>
 8004500:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 8004504:	9b01      	ldr	r3, [sp, #4]
 8004506:	f805 ab01 	strb.w	sl, [r5], #1
 800450a:	1aea      	subs	r2, r5, r3
 800450c:	9b02      	ldr	r3, [sp, #8]
 800450e:	4293      	cmp	r3, r2
 8004510:	dd09      	ble.n	8004526 <_dtoa_r+0xb56>
 8004512:	ee18 1a10 	vmov	r1, s16
 8004516:	2300      	movs	r3, #0
 8004518:	220a      	movs	r2, #10
 800451a:	4620      	mov	r0, r4
 800451c:	f000 f8c2 	bl	80046a4 <__multadd>
 8004520:	ee08 0a10 	vmov	s16, r0
 8004524:	e7e7      	b.n	80044f6 <_dtoa_r+0xb26>
 8004526:	9b02      	ldr	r3, [sp, #8]
 8004528:	2b00      	cmp	r3, #0
 800452a:	bfc8      	it	gt
 800452c:	461d      	movgt	r5, r3
 800452e:	9b01      	ldr	r3, [sp, #4]
 8004530:	bfd8      	it	le
 8004532:	2501      	movle	r5, #1
 8004534:	441d      	add	r5, r3
 8004536:	f04f 0800 	mov.w	r8, #0
 800453a:	ee18 1a10 	vmov	r1, s16
 800453e:	2201      	movs	r2, #1
 8004540:	4620      	mov	r0, r4
 8004542:	f000 fa5f 	bl	8004a04 <__lshift>
 8004546:	4631      	mov	r1, r6
 8004548:	ee08 0a10 	vmov	s16, r0
 800454c:	f000 faca 	bl	8004ae4 <__mcmp>
 8004550:	2800      	cmp	r0, #0
 8004552:	dc91      	bgt.n	8004478 <_dtoa_r+0xaa8>
 8004554:	d102      	bne.n	800455c <_dtoa_r+0xb8c>
 8004556:	f01a 0f01 	tst.w	sl, #1
 800455a:	d18d      	bne.n	8004478 <_dtoa_r+0xaa8>
 800455c:	462b      	mov	r3, r5
 800455e:	461d      	mov	r5, r3
 8004560:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8004564:	2a30      	cmp	r2, #48	; 0x30
 8004566:	d0fa      	beq.n	800455e <_dtoa_r+0xb8e>
 8004568:	e6d7      	b.n	800431a <_dtoa_r+0x94a>
 800456a:	9a01      	ldr	r2, [sp, #4]
 800456c:	429a      	cmp	r2, r3
 800456e:	d184      	bne.n	800447a <_dtoa_r+0xaaa>
 8004570:	9b00      	ldr	r3, [sp, #0]
 8004572:	3301      	adds	r3, #1
 8004574:	9300      	str	r3, [sp, #0]
 8004576:	2331      	movs	r3, #49	; 0x31
 8004578:	7013      	strb	r3, [r2, #0]
 800457a:	e6ce      	b.n	800431a <_dtoa_r+0x94a>
 800457c:	4b09      	ldr	r3, [pc, #36]	; (80045a4 <_dtoa_r+0xbd4>)
 800457e:	f7ff ba95 	b.w	8003aac <_dtoa_r+0xdc>
 8004582:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8004584:	2b00      	cmp	r3, #0
 8004586:	f47f aa6e 	bne.w	8003a66 <_dtoa_r+0x96>
 800458a:	4b07      	ldr	r3, [pc, #28]	; (80045a8 <_dtoa_r+0xbd8>)
 800458c:	f7ff ba8e 	b.w	8003aac <_dtoa_r+0xdc>
 8004590:	9b02      	ldr	r3, [sp, #8]
 8004592:	2b00      	cmp	r3, #0
 8004594:	dcae      	bgt.n	80044f4 <_dtoa_r+0xb24>
 8004596:	9b06      	ldr	r3, [sp, #24]
 8004598:	2b02      	cmp	r3, #2
 800459a:	f73f aea8 	bgt.w	80042ee <_dtoa_r+0x91e>
 800459e:	e7a9      	b.n	80044f4 <_dtoa_r+0xb24>
 80045a0:	08005e67 	.word	0x08005e67
 80045a4:	08005dc4 	.word	0x08005dc4
 80045a8:	08005de8 	.word	0x08005de8

080045ac <_localeconv_r>:
 80045ac:	4800      	ldr	r0, [pc, #0]	; (80045b0 <_localeconv_r+0x4>)
 80045ae:	4770      	bx	lr
 80045b0:	20000164 	.word	0x20000164

080045b4 <malloc>:
 80045b4:	4b02      	ldr	r3, [pc, #8]	; (80045c0 <malloc+0xc>)
 80045b6:	4601      	mov	r1, r0
 80045b8:	6818      	ldr	r0, [r3, #0]
 80045ba:	f000 bc17 	b.w	8004dec <_malloc_r>
 80045be:	bf00      	nop
 80045c0:	20000010 	.word	0x20000010

080045c4 <memcpy>:
 80045c4:	440a      	add	r2, r1
 80045c6:	4291      	cmp	r1, r2
 80045c8:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 80045cc:	d100      	bne.n	80045d0 <memcpy+0xc>
 80045ce:	4770      	bx	lr
 80045d0:	b510      	push	{r4, lr}
 80045d2:	f811 4b01 	ldrb.w	r4, [r1], #1
 80045d6:	f803 4f01 	strb.w	r4, [r3, #1]!
 80045da:	4291      	cmp	r1, r2
 80045dc:	d1f9      	bne.n	80045d2 <memcpy+0xe>
 80045de:	bd10      	pop	{r4, pc}

080045e0 <_Balloc>:
 80045e0:	b570      	push	{r4, r5, r6, lr}
 80045e2:	6a46      	ldr	r6, [r0, #36]	; 0x24
 80045e4:	4604      	mov	r4, r0
 80045e6:	460d      	mov	r5, r1
 80045e8:	b976      	cbnz	r6, 8004608 <_Balloc+0x28>
 80045ea:	2010      	movs	r0, #16
 80045ec:	f7ff ffe2 	bl	80045b4 <malloc>
 80045f0:	4602      	mov	r2, r0
 80045f2:	6260      	str	r0, [r4, #36]	; 0x24
 80045f4:	b920      	cbnz	r0, 8004600 <_Balloc+0x20>
 80045f6:	4b18      	ldr	r3, [pc, #96]	; (8004658 <_Balloc+0x78>)
 80045f8:	4818      	ldr	r0, [pc, #96]	; (800465c <_Balloc+0x7c>)
 80045fa:	2166      	movs	r1, #102	; 0x66
 80045fc:	f000 fdd6 	bl	80051ac <__assert_func>
 8004600:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8004604:	6006      	str	r6, [r0, #0]
 8004606:	60c6      	str	r6, [r0, #12]
 8004608:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800460a:	68f3      	ldr	r3, [r6, #12]
 800460c:	b183      	cbz	r3, 8004630 <_Balloc+0x50>
 800460e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8004610:	68db      	ldr	r3, [r3, #12]
 8004612:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8004616:	b9b8      	cbnz	r0, 8004648 <_Balloc+0x68>
 8004618:	2101      	movs	r1, #1
 800461a:	fa01 f605 	lsl.w	r6, r1, r5
 800461e:	1d72      	adds	r2, r6, #5
 8004620:	0092      	lsls	r2, r2, #2
 8004622:	4620      	mov	r0, r4
 8004624:	f000 fb60 	bl	8004ce8 <_calloc_r>
 8004628:	b160      	cbz	r0, 8004644 <_Balloc+0x64>
 800462a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800462e:	e00e      	b.n	800464e <_Balloc+0x6e>
 8004630:	2221      	movs	r2, #33	; 0x21
 8004632:	2104      	movs	r1, #4
 8004634:	4620      	mov	r0, r4
 8004636:	f000 fb57 	bl	8004ce8 <_calloc_r>
 800463a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800463c:	60f0      	str	r0, [r6, #12]
 800463e:	68db      	ldr	r3, [r3, #12]
 8004640:	2b00      	cmp	r3, #0
 8004642:	d1e4      	bne.n	800460e <_Balloc+0x2e>
 8004644:	2000      	movs	r0, #0
 8004646:	bd70      	pop	{r4, r5, r6, pc}
 8004648:	6802      	ldr	r2, [r0, #0]
 800464a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800464e:	2300      	movs	r3, #0
 8004650:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8004654:	e7f7      	b.n	8004646 <_Balloc+0x66>
 8004656:	bf00      	nop
 8004658:	08005df5 	.word	0x08005df5
 800465c:	08005e78 	.word	0x08005e78

08004660 <_Bfree>:
 8004660:	b570      	push	{r4, r5, r6, lr}
 8004662:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8004664:	4605      	mov	r5, r0
 8004666:	460c      	mov	r4, r1
 8004668:	b976      	cbnz	r6, 8004688 <_Bfree+0x28>
 800466a:	2010      	movs	r0, #16
 800466c:	f7ff ffa2 	bl	80045b4 <malloc>
 8004670:	4602      	mov	r2, r0
 8004672:	6268      	str	r0, [r5, #36]	; 0x24
 8004674:	b920      	cbnz	r0, 8004680 <_Bfree+0x20>
 8004676:	4b09      	ldr	r3, [pc, #36]	; (800469c <_Bfree+0x3c>)
 8004678:	4809      	ldr	r0, [pc, #36]	; (80046a0 <_Bfree+0x40>)
 800467a:	218a      	movs	r1, #138	; 0x8a
 800467c:	f000 fd96 	bl	80051ac <__assert_func>
 8004680:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8004684:	6006      	str	r6, [r0, #0]
 8004686:	60c6      	str	r6, [r0, #12]
 8004688:	b13c      	cbz	r4, 800469a <_Bfree+0x3a>
 800468a:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800468c:	6862      	ldr	r2, [r4, #4]
 800468e:	68db      	ldr	r3, [r3, #12]
 8004690:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8004694:	6021      	str	r1, [r4, #0]
 8004696:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800469a:	bd70      	pop	{r4, r5, r6, pc}
 800469c:	08005df5 	.word	0x08005df5
 80046a0:	08005e78 	.word	0x08005e78

080046a4 <__multadd>:
 80046a4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80046a8:	690d      	ldr	r5, [r1, #16]
 80046aa:	4607      	mov	r7, r0
 80046ac:	460c      	mov	r4, r1
 80046ae:	461e      	mov	r6, r3
 80046b0:	f101 0c14 	add.w	ip, r1, #20
 80046b4:	2000      	movs	r0, #0
 80046b6:	f8dc 3000 	ldr.w	r3, [ip]
 80046ba:	b299      	uxth	r1, r3
 80046bc:	fb02 6101 	mla	r1, r2, r1, r6
 80046c0:	0c1e      	lsrs	r6, r3, #16
 80046c2:	0c0b      	lsrs	r3, r1, #16
 80046c4:	fb02 3306 	mla	r3, r2, r6, r3
 80046c8:	b289      	uxth	r1, r1
 80046ca:	3001      	adds	r0, #1
 80046cc:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 80046d0:	4285      	cmp	r5, r0
 80046d2:	f84c 1b04 	str.w	r1, [ip], #4
 80046d6:	ea4f 4613 	mov.w	r6, r3, lsr #16
 80046da:	dcec      	bgt.n	80046b6 <__multadd+0x12>
 80046dc:	b30e      	cbz	r6, 8004722 <__multadd+0x7e>
 80046de:	68a3      	ldr	r3, [r4, #8]
 80046e0:	42ab      	cmp	r3, r5
 80046e2:	dc19      	bgt.n	8004718 <__multadd+0x74>
 80046e4:	6861      	ldr	r1, [r4, #4]
 80046e6:	4638      	mov	r0, r7
 80046e8:	3101      	adds	r1, #1
 80046ea:	f7ff ff79 	bl	80045e0 <_Balloc>
 80046ee:	4680      	mov	r8, r0
 80046f0:	b928      	cbnz	r0, 80046fe <__multadd+0x5a>
 80046f2:	4602      	mov	r2, r0
 80046f4:	4b0c      	ldr	r3, [pc, #48]	; (8004728 <__multadd+0x84>)
 80046f6:	480d      	ldr	r0, [pc, #52]	; (800472c <__multadd+0x88>)
 80046f8:	21b5      	movs	r1, #181	; 0xb5
 80046fa:	f000 fd57 	bl	80051ac <__assert_func>
 80046fe:	6922      	ldr	r2, [r4, #16]
 8004700:	3202      	adds	r2, #2
 8004702:	f104 010c 	add.w	r1, r4, #12
 8004706:	0092      	lsls	r2, r2, #2
 8004708:	300c      	adds	r0, #12
 800470a:	f7ff ff5b 	bl	80045c4 <memcpy>
 800470e:	4621      	mov	r1, r4
 8004710:	4638      	mov	r0, r7
 8004712:	f7ff ffa5 	bl	8004660 <_Bfree>
 8004716:	4644      	mov	r4, r8
 8004718:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800471c:	3501      	adds	r5, #1
 800471e:	615e      	str	r6, [r3, #20]
 8004720:	6125      	str	r5, [r4, #16]
 8004722:	4620      	mov	r0, r4
 8004724:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004728:	08005e67 	.word	0x08005e67
 800472c:	08005e78 	.word	0x08005e78

08004730 <__hi0bits>:
 8004730:	0c03      	lsrs	r3, r0, #16
 8004732:	041b      	lsls	r3, r3, #16
 8004734:	b9d3      	cbnz	r3, 800476c <__hi0bits+0x3c>
 8004736:	0400      	lsls	r0, r0, #16
 8004738:	2310      	movs	r3, #16
 800473a:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800473e:	bf04      	itt	eq
 8004740:	0200      	lsleq	r0, r0, #8
 8004742:	3308      	addeq	r3, #8
 8004744:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8004748:	bf04      	itt	eq
 800474a:	0100      	lsleq	r0, r0, #4
 800474c:	3304      	addeq	r3, #4
 800474e:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 8004752:	bf04      	itt	eq
 8004754:	0080      	lsleq	r0, r0, #2
 8004756:	3302      	addeq	r3, #2
 8004758:	2800      	cmp	r0, #0
 800475a:	db05      	blt.n	8004768 <__hi0bits+0x38>
 800475c:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8004760:	f103 0301 	add.w	r3, r3, #1
 8004764:	bf08      	it	eq
 8004766:	2320      	moveq	r3, #32
 8004768:	4618      	mov	r0, r3
 800476a:	4770      	bx	lr
 800476c:	2300      	movs	r3, #0
 800476e:	e7e4      	b.n	800473a <__hi0bits+0xa>

08004770 <__lo0bits>:
 8004770:	6803      	ldr	r3, [r0, #0]
 8004772:	f013 0207 	ands.w	r2, r3, #7
 8004776:	4601      	mov	r1, r0
 8004778:	d00b      	beq.n	8004792 <__lo0bits+0x22>
 800477a:	07da      	lsls	r2, r3, #31
 800477c:	d423      	bmi.n	80047c6 <__lo0bits+0x56>
 800477e:	0798      	lsls	r0, r3, #30
 8004780:	bf49      	itett	mi
 8004782:	085b      	lsrmi	r3, r3, #1
 8004784:	089b      	lsrpl	r3, r3, #2
 8004786:	2001      	movmi	r0, #1
 8004788:	600b      	strmi	r3, [r1, #0]
 800478a:	bf5c      	itt	pl
 800478c:	600b      	strpl	r3, [r1, #0]
 800478e:	2002      	movpl	r0, #2
 8004790:	4770      	bx	lr
 8004792:	b298      	uxth	r0, r3
 8004794:	b9a8      	cbnz	r0, 80047c2 <__lo0bits+0x52>
 8004796:	0c1b      	lsrs	r3, r3, #16
 8004798:	2010      	movs	r0, #16
 800479a:	b2da      	uxtb	r2, r3
 800479c:	b90a      	cbnz	r2, 80047a2 <__lo0bits+0x32>
 800479e:	3008      	adds	r0, #8
 80047a0:	0a1b      	lsrs	r3, r3, #8
 80047a2:	071a      	lsls	r2, r3, #28
 80047a4:	bf04      	itt	eq
 80047a6:	091b      	lsreq	r3, r3, #4
 80047a8:	3004      	addeq	r0, #4
 80047aa:	079a      	lsls	r2, r3, #30
 80047ac:	bf04      	itt	eq
 80047ae:	089b      	lsreq	r3, r3, #2
 80047b0:	3002      	addeq	r0, #2
 80047b2:	07da      	lsls	r2, r3, #31
 80047b4:	d403      	bmi.n	80047be <__lo0bits+0x4e>
 80047b6:	085b      	lsrs	r3, r3, #1
 80047b8:	f100 0001 	add.w	r0, r0, #1
 80047bc:	d005      	beq.n	80047ca <__lo0bits+0x5a>
 80047be:	600b      	str	r3, [r1, #0]
 80047c0:	4770      	bx	lr
 80047c2:	4610      	mov	r0, r2
 80047c4:	e7e9      	b.n	800479a <__lo0bits+0x2a>
 80047c6:	2000      	movs	r0, #0
 80047c8:	4770      	bx	lr
 80047ca:	2020      	movs	r0, #32
 80047cc:	4770      	bx	lr
	...

080047d0 <__i2b>:
 80047d0:	b510      	push	{r4, lr}
 80047d2:	460c      	mov	r4, r1
 80047d4:	2101      	movs	r1, #1
 80047d6:	f7ff ff03 	bl	80045e0 <_Balloc>
 80047da:	4602      	mov	r2, r0
 80047dc:	b928      	cbnz	r0, 80047ea <__i2b+0x1a>
 80047de:	4b05      	ldr	r3, [pc, #20]	; (80047f4 <__i2b+0x24>)
 80047e0:	4805      	ldr	r0, [pc, #20]	; (80047f8 <__i2b+0x28>)
 80047e2:	f44f 71a0 	mov.w	r1, #320	; 0x140
 80047e6:	f000 fce1 	bl	80051ac <__assert_func>
 80047ea:	2301      	movs	r3, #1
 80047ec:	6144      	str	r4, [r0, #20]
 80047ee:	6103      	str	r3, [r0, #16]
 80047f0:	bd10      	pop	{r4, pc}
 80047f2:	bf00      	nop
 80047f4:	08005e67 	.word	0x08005e67
 80047f8:	08005e78 	.word	0x08005e78

080047fc <__multiply>:
 80047fc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004800:	4691      	mov	r9, r2
 8004802:	690a      	ldr	r2, [r1, #16]
 8004804:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8004808:	429a      	cmp	r2, r3
 800480a:	bfb8      	it	lt
 800480c:	460b      	movlt	r3, r1
 800480e:	460c      	mov	r4, r1
 8004810:	bfbc      	itt	lt
 8004812:	464c      	movlt	r4, r9
 8004814:	4699      	movlt	r9, r3
 8004816:	6927      	ldr	r7, [r4, #16]
 8004818:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800481c:	68a3      	ldr	r3, [r4, #8]
 800481e:	6861      	ldr	r1, [r4, #4]
 8004820:	eb07 060a 	add.w	r6, r7, sl
 8004824:	42b3      	cmp	r3, r6
 8004826:	b085      	sub	sp, #20
 8004828:	bfb8      	it	lt
 800482a:	3101      	addlt	r1, #1
 800482c:	f7ff fed8 	bl	80045e0 <_Balloc>
 8004830:	b930      	cbnz	r0, 8004840 <__multiply+0x44>
 8004832:	4602      	mov	r2, r0
 8004834:	4b44      	ldr	r3, [pc, #272]	; (8004948 <__multiply+0x14c>)
 8004836:	4845      	ldr	r0, [pc, #276]	; (800494c <__multiply+0x150>)
 8004838:	f240 115d 	movw	r1, #349	; 0x15d
 800483c:	f000 fcb6 	bl	80051ac <__assert_func>
 8004840:	f100 0514 	add.w	r5, r0, #20
 8004844:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8004848:	462b      	mov	r3, r5
 800484a:	2200      	movs	r2, #0
 800484c:	4543      	cmp	r3, r8
 800484e:	d321      	bcc.n	8004894 <__multiply+0x98>
 8004850:	f104 0314 	add.w	r3, r4, #20
 8004854:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8004858:	f109 0314 	add.w	r3, r9, #20
 800485c:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8004860:	9202      	str	r2, [sp, #8]
 8004862:	1b3a      	subs	r2, r7, r4
 8004864:	3a15      	subs	r2, #21
 8004866:	f022 0203 	bic.w	r2, r2, #3
 800486a:	3204      	adds	r2, #4
 800486c:	f104 0115 	add.w	r1, r4, #21
 8004870:	428f      	cmp	r7, r1
 8004872:	bf38      	it	cc
 8004874:	2204      	movcc	r2, #4
 8004876:	9201      	str	r2, [sp, #4]
 8004878:	9a02      	ldr	r2, [sp, #8]
 800487a:	9303      	str	r3, [sp, #12]
 800487c:	429a      	cmp	r2, r3
 800487e:	d80c      	bhi.n	800489a <__multiply+0x9e>
 8004880:	2e00      	cmp	r6, #0
 8004882:	dd03      	ble.n	800488c <__multiply+0x90>
 8004884:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8004888:	2b00      	cmp	r3, #0
 800488a:	d05a      	beq.n	8004942 <__multiply+0x146>
 800488c:	6106      	str	r6, [r0, #16]
 800488e:	b005      	add	sp, #20
 8004890:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004894:	f843 2b04 	str.w	r2, [r3], #4
 8004898:	e7d8      	b.n	800484c <__multiply+0x50>
 800489a:	f8b3 a000 	ldrh.w	sl, [r3]
 800489e:	f1ba 0f00 	cmp.w	sl, #0
 80048a2:	d024      	beq.n	80048ee <__multiply+0xf2>
 80048a4:	f104 0e14 	add.w	lr, r4, #20
 80048a8:	46a9      	mov	r9, r5
 80048aa:	f04f 0c00 	mov.w	ip, #0
 80048ae:	f85e 2b04 	ldr.w	r2, [lr], #4
 80048b2:	f8d9 1000 	ldr.w	r1, [r9]
 80048b6:	fa1f fb82 	uxth.w	fp, r2
 80048ba:	b289      	uxth	r1, r1
 80048bc:	fb0a 110b 	mla	r1, sl, fp, r1
 80048c0:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 80048c4:	f8d9 2000 	ldr.w	r2, [r9]
 80048c8:	4461      	add	r1, ip
 80048ca:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 80048ce:	fb0a c20b 	mla	r2, sl, fp, ip
 80048d2:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 80048d6:	b289      	uxth	r1, r1
 80048d8:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 80048dc:	4577      	cmp	r7, lr
 80048de:	f849 1b04 	str.w	r1, [r9], #4
 80048e2:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 80048e6:	d8e2      	bhi.n	80048ae <__multiply+0xb2>
 80048e8:	9a01      	ldr	r2, [sp, #4]
 80048ea:	f845 c002 	str.w	ip, [r5, r2]
 80048ee:	9a03      	ldr	r2, [sp, #12]
 80048f0:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 80048f4:	3304      	adds	r3, #4
 80048f6:	f1b9 0f00 	cmp.w	r9, #0
 80048fa:	d020      	beq.n	800493e <__multiply+0x142>
 80048fc:	6829      	ldr	r1, [r5, #0]
 80048fe:	f104 0c14 	add.w	ip, r4, #20
 8004902:	46ae      	mov	lr, r5
 8004904:	f04f 0a00 	mov.w	sl, #0
 8004908:	f8bc b000 	ldrh.w	fp, [ip]
 800490c:	f8be 2002 	ldrh.w	r2, [lr, #2]
 8004910:	fb09 220b 	mla	r2, r9, fp, r2
 8004914:	4492      	add	sl, r2
 8004916:	b289      	uxth	r1, r1
 8004918:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 800491c:	f84e 1b04 	str.w	r1, [lr], #4
 8004920:	f85c 2b04 	ldr.w	r2, [ip], #4
 8004924:	f8be 1000 	ldrh.w	r1, [lr]
 8004928:	0c12      	lsrs	r2, r2, #16
 800492a:	fb09 1102 	mla	r1, r9, r2, r1
 800492e:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 8004932:	4567      	cmp	r7, ip
 8004934:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8004938:	d8e6      	bhi.n	8004908 <__multiply+0x10c>
 800493a:	9a01      	ldr	r2, [sp, #4]
 800493c:	50a9      	str	r1, [r5, r2]
 800493e:	3504      	adds	r5, #4
 8004940:	e79a      	b.n	8004878 <__multiply+0x7c>
 8004942:	3e01      	subs	r6, #1
 8004944:	e79c      	b.n	8004880 <__multiply+0x84>
 8004946:	bf00      	nop
 8004948:	08005e67 	.word	0x08005e67
 800494c:	08005e78 	.word	0x08005e78

08004950 <__pow5mult>:
 8004950:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004954:	4615      	mov	r5, r2
 8004956:	f012 0203 	ands.w	r2, r2, #3
 800495a:	4606      	mov	r6, r0
 800495c:	460f      	mov	r7, r1
 800495e:	d007      	beq.n	8004970 <__pow5mult+0x20>
 8004960:	4c25      	ldr	r4, [pc, #148]	; (80049f8 <__pow5mult+0xa8>)
 8004962:	3a01      	subs	r2, #1
 8004964:	2300      	movs	r3, #0
 8004966:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800496a:	f7ff fe9b 	bl	80046a4 <__multadd>
 800496e:	4607      	mov	r7, r0
 8004970:	10ad      	asrs	r5, r5, #2
 8004972:	d03d      	beq.n	80049f0 <__pow5mult+0xa0>
 8004974:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8004976:	b97c      	cbnz	r4, 8004998 <__pow5mult+0x48>
 8004978:	2010      	movs	r0, #16
 800497a:	f7ff fe1b 	bl	80045b4 <malloc>
 800497e:	4602      	mov	r2, r0
 8004980:	6270      	str	r0, [r6, #36]	; 0x24
 8004982:	b928      	cbnz	r0, 8004990 <__pow5mult+0x40>
 8004984:	4b1d      	ldr	r3, [pc, #116]	; (80049fc <__pow5mult+0xac>)
 8004986:	481e      	ldr	r0, [pc, #120]	; (8004a00 <__pow5mult+0xb0>)
 8004988:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 800498c:	f000 fc0e 	bl	80051ac <__assert_func>
 8004990:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8004994:	6004      	str	r4, [r0, #0]
 8004996:	60c4      	str	r4, [r0, #12]
 8004998:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800499c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80049a0:	b94c      	cbnz	r4, 80049b6 <__pow5mult+0x66>
 80049a2:	f240 2171 	movw	r1, #625	; 0x271
 80049a6:	4630      	mov	r0, r6
 80049a8:	f7ff ff12 	bl	80047d0 <__i2b>
 80049ac:	2300      	movs	r3, #0
 80049ae:	f8c8 0008 	str.w	r0, [r8, #8]
 80049b2:	4604      	mov	r4, r0
 80049b4:	6003      	str	r3, [r0, #0]
 80049b6:	f04f 0900 	mov.w	r9, #0
 80049ba:	07eb      	lsls	r3, r5, #31
 80049bc:	d50a      	bpl.n	80049d4 <__pow5mult+0x84>
 80049be:	4639      	mov	r1, r7
 80049c0:	4622      	mov	r2, r4
 80049c2:	4630      	mov	r0, r6
 80049c4:	f7ff ff1a 	bl	80047fc <__multiply>
 80049c8:	4639      	mov	r1, r7
 80049ca:	4680      	mov	r8, r0
 80049cc:	4630      	mov	r0, r6
 80049ce:	f7ff fe47 	bl	8004660 <_Bfree>
 80049d2:	4647      	mov	r7, r8
 80049d4:	106d      	asrs	r5, r5, #1
 80049d6:	d00b      	beq.n	80049f0 <__pow5mult+0xa0>
 80049d8:	6820      	ldr	r0, [r4, #0]
 80049da:	b938      	cbnz	r0, 80049ec <__pow5mult+0x9c>
 80049dc:	4622      	mov	r2, r4
 80049de:	4621      	mov	r1, r4
 80049e0:	4630      	mov	r0, r6
 80049e2:	f7ff ff0b 	bl	80047fc <__multiply>
 80049e6:	6020      	str	r0, [r4, #0]
 80049e8:	f8c0 9000 	str.w	r9, [r0]
 80049ec:	4604      	mov	r4, r0
 80049ee:	e7e4      	b.n	80049ba <__pow5mult+0x6a>
 80049f0:	4638      	mov	r0, r7
 80049f2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80049f6:	bf00      	nop
 80049f8:	08005fc8 	.word	0x08005fc8
 80049fc:	08005df5 	.word	0x08005df5
 8004a00:	08005e78 	.word	0x08005e78

08004a04 <__lshift>:
 8004a04:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004a08:	460c      	mov	r4, r1
 8004a0a:	6849      	ldr	r1, [r1, #4]
 8004a0c:	6923      	ldr	r3, [r4, #16]
 8004a0e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8004a12:	68a3      	ldr	r3, [r4, #8]
 8004a14:	4607      	mov	r7, r0
 8004a16:	4691      	mov	r9, r2
 8004a18:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8004a1c:	f108 0601 	add.w	r6, r8, #1
 8004a20:	42b3      	cmp	r3, r6
 8004a22:	db0b      	blt.n	8004a3c <__lshift+0x38>
 8004a24:	4638      	mov	r0, r7
 8004a26:	f7ff fddb 	bl	80045e0 <_Balloc>
 8004a2a:	4605      	mov	r5, r0
 8004a2c:	b948      	cbnz	r0, 8004a42 <__lshift+0x3e>
 8004a2e:	4602      	mov	r2, r0
 8004a30:	4b2a      	ldr	r3, [pc, #168]	; (8004adc <__lshift+0xd8>)
 8004a32:	482b      	ldr	r0, [pc, #172]	; (8004ae0 <__lshift+0xdc>)
 8004a34:	f240 11d9 	movw	r1, #473	; 0x1d9
 8004a38:	f000 fbb8 	bl	80051ac <__assert_func>
 8004a3c:	3101      	adds	r1, #1
 8004a3e:	005b      	lsls	r3, r3, #1
 8004a40:	e7ee      	b.n	8004a20 <__lshift+0x1c>
 8004a42:	2300      	movs	r3, #0
 8004a44:	f100 0114 	add.w	r1, r0, #20
 8004a48:	f100 0210 	add.w	r2, r0, #16
 8004a4c:	4618      	mov	r0, r3
 8004a4e:	4553      	cmp	r3, sl
 8004a50:	db37      	blt.n	8004ac2 <__lshift+0xbe>
 8004a52:	6920      	ldr	r0, [r4, #16]
 8004a54:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8004a58:	f104 0314 	add.w	r3, r4, #20
 8004a5c:	f019 091f 	ands.w	r9, r9, #31
 8004a60:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8004a64:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 8004a68:	d02f      	beq.n	8004aca <__lshift+0xc6>
 8004a6a:	f1c9 0e20 	rsb	lr, r9, #32
 8004a6e:	468a      	mov	sl, r1
 8004a70:	f04f 0c00 	mov.w	ip, #0
 8004a74:	681a      	ldr	r2, [r3, #0]
 8004a76:	fa02 f209 	lsl.w	r2, r2, r9
 8004a7a:	ea42 020c 	orr.w	r2, r2, ip
 8004a7e:	f84a 2b04 	str.w	r2, [sl], #4
 8004a82:	f853 2b04 	ldr.w	r2, [r3], #4
 8004a86:	4298      	cmp	r0, r3
 8004a88:	fa22 fc0e 	lsr.w	ip, r2, lr
 8004a8c:	d8f2      	bhi.n	8004a74 <__lshift+0x70>
 8004a8e:	1b03      	subs	r3, r0, r4
 8004a90:	3b15      	subs	r3, #21
 8004a92:	f023 0303 	bic.w	r3, r3, #3
 8004a96:	3304      	adds	r3, #4
 8004a98:	f104 0215 	add.w	r2, r4, #21
 8004a9c:	4290      	cmp	r0, r2
 8004a9e:	bf38      	it	cc
 8004aa0:	2304      	movcc	r3, #4
 8004aa2:	f841 c003 	str.w	ip, [r1, r3]
 8004aa6:	f1bc 0f00 	cmp.w	ip, #0
 8004aaa:	d001      	beq.n	8004ab0 <__lshift+0xac>
 8004aac:	f108 0602 	add.w	r6, r8, #2
 8004ab0:	3e01      	subs	r6, #1
 8004ab2:	4638      	mov	r0, r7
 8004ab4:	612e      	str	r6, [r5, #16]
 8004ab6:	4621      	mov	r1, r4
 8004ab8:	f7ff fdd2 	bl	8004660 <_Bfree>
 8004abc:	4628      	mov	r0, r5
 8004abe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004ac2:	f842 0f04 	str.w	r0, [r2, #4]!
 8004ac6:	3301      	adds	r3, #1
 8004ac8:	e7c1      	b.n	8004a4e <__lshift+0x4a>
 8004aca:	3904      	subs	r1, #4
 8004acc:	f853 2b04 	ldr.w	r2, [r3], #4
 8004ad0:	f841 2f04 	str.w	r2, [r1, #4]!
 8004ad4:	4298      	cmp	r0, r3
 8004ad6:	d8f9      	bhi.n	8004acc <__lshift+0xc8>
 8004ad8:	e7ea      	b.n	8004ab0 <__lshift+0xac>
 8004ada:	bf00      	nop
 8004adc:	08005e67 	.word	0x08005e67
 8004ae0:	08005e78 	.word	0x08005e78

08004ae4 <__mcmp>:
 8004ae4:	b530      	push	{r4, r5, lr}
 8004ae6:	6902      	ldr	r2, [r0, #16]
 8004ae8:	690c      	ldr	r4, [r1, #16]
 8004aea:	1b12      	subs	r2, r2, r4
 8004aec:	d10e      	bne.n	8004b0c <__mcmp+0x28>
 8004aee:	f100 0314 	add.w	r3, r0, #20
 8004af2:	3114      	adds	r1, #20
 8004af4:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8004af8:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8004afc:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 8004b00:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 8004b04:	42a5      	cmp	r5, r4
 8004b06:	d003      	beq.n	8004b10 <__mcmp+0x2c>
 8004b08:	d305      	bcc.n	8004b16 <__mcmp+0x32>
 8004b0a:	2201      	movs	r2, #1
 8004b0c:	4610      	mov	r0, r2
 8004b0e:	bd30      	pop	{r4, r5, pc}
 8004b10:	4283      	cmp	r3, r0
 8004b12:	d3f3      	bcc.n	8004afc <__mcmp+0x18>
 8004b14:	e7fa      	b.n	8004b0c <__mcmp+0x28>
 8004b16:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8004b1a:	e7f7      	b.n	8004b0c <__mcmp+0x28>

08004b1c <__mdiff>:
 8004b1c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004b20:	460c      	mov	r4, r1
 8004b22:	4606      	mov	r6, r0
 8004b24:	4611      	mov	r1, r2
 8004b26:	4620      	mov	r0, r4
 8004b28:	4690      	mov	r8, r2
 8004b2a:	f7ff ffdb 	bl	8004ae4 <__mcmp>
 8004b2e:	1e05      	subs	r5, r0, #0
 8004b30:	d110      	bne.n	8004b54 <__mdiff+0x38>
 8004b32:	4629      	mov	r1, r5
 8004b34:	4630      	mov	r0, r6
 8004b36:	f7ff fd53 	bl	80045e0 <_Balloc>
 8004b3a:	b930      	cbnz	r0, 8004b4a <__mdiff+0x2e>
 8004b3c:	4b3a      	ldr	r3, [pc, #232]	; (8004c28 <__mdiff+0x10c>)
 8004b3e:	4602      	mov	r2, r0
 8004b40:	f240 2132 	movw	r1, #562	; 0x232
 8004b44:	4839      	ldr	r0, [pc, #228]	; (8004c2c <__mdiff+0x110>)
 8004b46:	f000 fb31 	bl	80051ac <__assert_func>
 8004b4a:	2301      	movs	r3, #1
 8004b4c:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8004b50:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004b54:	bfa4      	itt	ge
 8004b56:	4643      	movge	r3, r8
 8004b58:	46a0      	movge	r8, r4
 8004b5a:	4630      	mov	r0, r6
 8004b5c:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8004b60:	bfa6      	itte	ge
 8004b62:	461c      	movge	r4, r3
 8004b64:	2500      	movge	r5, #0
 8004b66:	2501      	movlt	r5, #1
 8004b68:	f7ff fd3a 	bl	80045e0 <_Balloc>
 8004b6c:	b920      	cbnz	r0, 8004b78 <__mdiff+0x5c>
 8004b6e:	4b2e      	ldr	r3, [pc, #184]	; (8004c28 <__mdiff+0x10c>)
 8004b70:	4602      	mov	r2, r0
 8004b72:	f44f 7110 	mov.w	r1, #576	; 0x240
 8004b76:	e7e5      	b.n	8004b44 <__mdiff+0x28>
 8004b78:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8004b7c:	6926      	ldr	r6, [r4, #16]
 8004b7e:	60c5      	str	r5, [r0, #12]
 8004b80:	f104 0914 	add.w	r9, r4, #20
 8004b84:	f108 0514 	add.w	r5, r8, #20
 8004b88:	f100 0e14 	add.w	lr, r0, #20
 8004b8c:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 8004b90:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 8004b94:	f108 0210 	add.w	r2, r8, #16
 8004b98:	46f2      	mov	sl, lr
 8004b9a:	2100      	movs	r1, #0
 8004b9c:	f859 3b04 	ldr.w	r3, [r9], #4
 8004ba0:	f852 bf04 	ldr.w	fp, [r2, #4]!
 8004ba4:	fa1f f883 	uxth.w	r8, r3
 8004ba8:	fa11 f18b 	uxtah	r1, r1, fp
 8004bac:	0c1b      	lsrs	r3, r3, #16
 8004bae:	eba1 0808 	sub.w	r8, r1, r8
 8004bb2:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8004bb6:	eb03 4328 	add.w	r3, r3, r8, asr #16
 8004bba:	fa1f f888 	uxth.w	r8, r8
 8004bbe:	1419      	asrs	r1, r3, #16
 8004bc0:	454e      	cmp	r6, r9
 8004bc2:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 8004bc6:	f84a 3b04 	str.w	r3, [sl], #4
 8004bca:	d8e7      	bhi.n	8004b9c <__mdiff+0x80>
 8004bcc:	1b33      	subs	r3, r6, r4
 8004bce:	3b15      	subs	r3, #21
 8004bd0:	f023 0303 	bic.w	r3, r3, #3
 8004bd4:	3304      	adds	r3, #4
 8004bd6:	3415      	adds	r4, #21
 8004bd8:	42a6      	cmp	r6, r4
 8004bda:	bf38      	it	cc
 8004bdc:	2304      	movcc	r3, #4
 8004bde:	441d      	add	r5, r3
 8004be0:	4473      	add	r3, lr
 8004be2:	469e      	mov	lr, r3
 8004be4:	462e      	mov	r6, r5
 8004be6:	4566      	cmp	r6, ip
 8004be8:	d30e      	bcc.n	8004c08 <__mdiff+0xec>
 8004bea:	f10c 0203 	add.w	r2, ip, #3
 8004bee:	1b52      	subs	r2, r2, r5
 8004bf0:	f022 0203 	bic.w	r2, r2, #3
 8004bf4:	3d03      	subs	r5, #3
 8004bf6:	45ac      	cmp	ip, r5
 8004bf8:	bf38      	it	cc
 8004bfa:	2200      	movcc	r2, #0
 8004bfc:	441a      	add	r2, r3
 8004bfe:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 8004c02:	b17b      	cbz	r3, 8004c24 <__mdiff+0x108>
 8004c04:	6107      	str	r7, [r0, #16]
 8004c06:	e7a3      	b.n	8004b50 <__mdiff+0x34>
 8004c08:	f856 8b04 	ldr.w	r8, [r6], #4
 8004c0c:	fa11 f288 	uxtah	r2, r1, r8
 8004c10:	1414      	asrs	r4, r2, #16
 8004c12:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 8004c16:	b292      	uxth	r2, r2
 8004c18:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 8004c1c:	f84e 2b04 	str.w	r2, [lr], #4
 8004c20:	1421      	asrs	r1, r4, #16
 8004c22:	e7e0      	b.n	8004be6 <__mdiff+0xca>
 8004c24:	3f01      	subs	r7, #1
 8004c26:	e7ea      	b.n	8004bfe <__mdiff+0xe2>
 8004c28:	08005e67 	.word	0x08005e67
 8004c2c:	08005e78 	.word	0x08005e78

08004c30 <__d2b>:
 8004c30:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8004c34:	4689      	mov	r9, r1
 8004c36:	2101      	movs	r1, #1
 8004c38:	ec57 6b10 	vmov	r6, r7, d0
 8004c3c:	4690      	mov	r8, r2
 8004c3e:	f7ff fccf 	bl	80045e0 <_Balloc>
 8004c42:	4604      	mov	r4, r0
 8004c44:	b930      	cbnz	r0, 8004c54 <__d2b+0x24>
 8004c46:	4602      	mov	r2, r0
 8004c48:	4b25      	ldr	r3, [pc, #148]	; (8004ce0 <__d2b+0xb0>)
 8004c4a:	4826      	ldr	r0, [pc, #152]	; (8004ce4 <__d2b+0xb4>)
 8004c4c:	f240 310a 	movw	r1, #778	; 0x30a
 8004c50:	f000 faac 	bl	80051ac <__assert_func>
 8004c54:	f3c7 550a 	ubfx	r5, r7, #20, #11
 8004c58:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8004c5c:	bb35      	cbnz	r5, 8004cac <__d2b+0x7c>
 8004c5e:	2e00      	cmp	r6, #0
 8004c60:	9301      	str	r3, [sp, #4]
 8004c62:	d028      	beq.n	8004cb6 <__d2b+0x86>
 8004c64:	4668      	mov	r0, sp
 8004c66:	9600      	str	r6, [sp, #0]
 8004c68:	f7ff fd82 	bl	8004770 <__lo0bits>
 8004c6c:	9900      	ldr	r1, [sp, #0]
 8004c6e:	b300      	cbz	r0, 8004cb2 <__d2b+0x82>
 8004c70:	9a01      	ldr	r2, [sp, #4]
 8004c72:	f1c0 0320 	rsb	r3, r0, #32
 8004c76:	fa02 f303 	lsl.w	r3, r2, r3
 8004c7a:	430b      	orrs	r3, r1
 8004c7c:	40c2      	lsrs	r2, r0
 8004c7e:	6163      	str	r3, [r4, #20]
 8004c80:	9201      	str	r2, [sp, #4]
 8004c82:	9b01      	ldr	r3, [sp, #4]
 8004c84:	61a3      	str	r3, [r4, #24]
 8004c86:	2b00      	cmp	r3, #0
 8004c88:	bf14      	ite	ne
 8004c8a:	2202      	movne	r2, #2
 8004c8c:	2201      	moveq	r2, #1
 8004c8e:	6122      	str	r2, [r4, #16]
 8004c90:	b1d5      	cbz	r5, 8004cc8 <__d2b+0x98>
 8004c92:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8004c96:	4405      	add	r5, r0
 8004c98:	f8c9 5000 	str.w	r5, [r9]
 8004c9c:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8004ca0:	f8c8 0000 	str.w	r0, [r8]
 8004ca4:	4620      	mov	r0, r4
 8004ca6:	b003      	add	sp, #12
 8004ca8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8004cac:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8004cb0:	e7d5      	b.n	8004c5e <__d2b+0x2e>
 8004cb2:	6161      	str	r1, [r4, #20]
 8004cb4:	e7e5      	b.n	8004c82 <__d2b+0x52>
 8004cb6:	a801      	add	r0, sp, #4
 8004cb8:	f7ff fd5a 	bl	8004770 <__lo0bits>
 8004cbc:	9b01      	ldr	r3, [sp, #4]
 8004cbe:	6163      	str	r3, [r4, #20]
 8004cc0:	2201      	movs	r2, #1
 8004cc2:	6122      	str	r2, [r4, #16]
 8004cc4:	3020      	adds	r0, #32
 8004cc6:	e7e3      	b.n	8004c90 <__d2b+0x60>
 8004cc8:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8004ccc:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8004cd0:	f8c9 0000 	str.w	r0, [r9]
 8004cd4:	6918      	ldr	r0, [r3, #16]
 8004cd6:	f7ff fd2b 	bl	8004730 <__hi0bits>
 8004cda:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8004cde:	e7df      	b.n	8004ca0 <__d2b+0x70>
 8004ce0:	08005e67 	.word	0x08005e67
 8004ce4:	08005e78 	.word	0x08005e78

08004ce8 <_calloc_r>:
 8004ce8:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8004cea:	fba1 2402 	umull	r2, r4, r1, r2
 8004cee:	b94c      	cbnz	r4, 8004d04 <_calloc_r+0x1c>
 8004cf0:	4611      	mov	r1, r2
 8004cf2:	9201      	str	r2, [sp, #4]
 8004cf4:	f000 f87a 	bl	8004dec <_malloc_r>
 8004cf8:	9a01      	ldr	r2, [sp, #4]
 8004cfa:	4605      	mov	r5, r0
 8004cfc:	b930      	cbnz	r0, 8004d0c <_calloc_r+0x24>
 8004cfe:	4628      	mov	r0, r5
 8004d00:	b003      	add	sp, #12
 8004d02:	bd30      	pop	{r4, r5, pc}
 8004d04:	220c      	movs	r2, #12
 8004d06:	6002      	str	r2, [r0, #0]
 8004d08:	2500      	movs	r5, #0
 8004d0a:	e7f8      	b.n	8004cfe <_calloc_r+0x16>
 8004d0c:	4621      	mov	r1, r4
 8004d0e:	f7fe f93f 	bl	8002f90 <memset>
 8004d12:	e7f4      	b.n	8004cfe <_calloc_r+0x16>

08004d14 <_free_r>:
 8004d14:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8004d16:	2900      	cmp	r1, #0
 8004d18:	d044      	beq.n	8004da4 <_free_r+0x90>
 8004d1a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004d1e:	9001      	str	r0, [sp, #4]
 8004d20:	2b00      	cmp	r3, #0
 8004d22:	f1a1 0404 	sub.w	r4, r1, #4
 8004d26:	bfb8      	it	lt
 8004d28:	18e4      	addlt	r4, r4, r3
 8004d2a:	f000 fa9b 	bl	8005264 <__malloc_lock>
 8004d2e:	4a1e      	ldr	r2, [pc, #120]	; (8004da8 <_free_r+0x94>)
 8004d30:	9801      	ldr	r0, [sp, #4]
 8004d32:	6813      	ldr	r3, [r2, #0]
 8004d34:	b933      	cbnz	r3, 8004d44 <_free_r+0x30>
 8004d36:	6063      	str	r3, [r4, #4]
 8004d38:	6014      	str	r4, [r2, #0]
 8004d3a:	b003      	add	sp, #12
 8004d3c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8004d40:	f000 ba96 	b.w	8005270 <__malloc_unlock>
 8004d44:	42a3      	cmp	r3, r4
 8004d46:	d908      	bls.n	8004d5a <_free_r+0x46>
 8004d48:	6825      	ldr	r5, [r4, #0]
 8004d4a:	1961      	adds	r1, r4, r5
 8004d4c:	428b      	cmp	r3, r1
 8004d4e:	bf01      	itttt	eq
 8004d50:	6819      	ldreq	r1, [r3, #0]
 8004d52:	685b      	ldreq	r3, [r3, #4]
 8004d54:	1949      	addeq	r1, r1, r5
 8004d56:	6021      	streq	r1, [r4, #0]
 8004d58:	e7ed      	b.n	8004d36 <_free_r+0x22>
 8004d5a:	461a      	mov	r2, r3
 8004d5c:	685b      	ldr	r3, [r3, #4]
 8004d5e:	b10b      	cbz	r3, 8004d64 <_free_r+0x50>
 8004d60:	42a3      	cmp	r3, r4
 8004d62:	d9fa      	bls.n	8004d5a <_free_r+0x46>
 8004d64:	6811      	ldr	r1, [r2, #0]
 8004d66:	1855      	adds	r5, r2, r1
 8004d68:	42a5      	cmp	r5, r4
 8004d6a:	d10b      	bne.n	8004d84 <_free_r+0x70>
 8004d6c:	6824      	ldr	r4, [r4, #0]
 8004d6e:	4421      	add	r1, r4
 8004d70:	1854      	adds	r4, r2, r1
 8004d72:	42a3      	cmp	r3, r4
 8004d74:	6011      	str	r1, [r2, #0]
 8004d76:	d1e0      	bne.n	8004d3a <_free_r+0x26>
 8004d78:	681c      	ldr	r4, [r3, #0]
 8004d7a:	685b      	ldr	r3, [r3, #4]
 8004d7c:	6053      	str	r3, [r2, #4]
 8004d7e:	4421      	add	r1, r4
 8004d80:	6011      	str	r1, [r2, #0]
 8004d82:	e7da      	b.n	8004d3a <_free_r+0x26>
 8004d84:	d902      	bls.n	8004d8c <_free_r+0x78>
 8004d86:	230c      	movs	r3, #12
 8004d88:	6003      	str	r3, [r0, #0]
 8004d8a:	e7d6      	b.n	8004d3a <_free_r+0x26>
 8004d8c:	6825      	ldr	r5, [r4, #0]
 8004d8e:	1961      	adds	r1, r4, r5
 8004d90:	428b      	cmp	r3, r1
 8004d92:	bf04      	itt	eq
 8004d94:	6819      	ldreq	r1, [r3, #0]
 8004d96:	685b      	ldreq	r3, [r3, #4]
 8004d98:	6063      	str	r3, [r4, #4]
 8004d9a:	bf04      	itt	eq
 8004d9c:	1949      	addeq	r1, r1, r5
 8004d9e:	6021      	streq	r1, [r4, #0]
 8004da0:	6054      	str	r4, [r2, #4]
 8004da2:	e7ca      	b.n	8004d3a <_free_r+0x26>
 8004da4:	b003      	add	sp, #12
 8004da6:	bd30      	pop	{r4, r5, pc}
 8004da8:	20000258 	.word	0x20000258

08004dac <sbrk_aligned>:
 8004dac:	b570      	push	{r4, r5, r6, lr}
 8004dae:	4e0e      	ldr	r6, [pc, #56]	; (8004de8 <sbrk_aligned+0x3c>)
 8004db0:	460c      	mov	r4, r1
 8004db2:	6831      	ldr	r1, [r6, #0]
 8004db4:	4605      	mov	r5, r0
 8004db6:	b911      	cbnz	r1, 8004dbe <sbrk_aligned+0x12>
 8004db8:	f000 f9e8 	bl	800518c <_sbrk_r>
 8004dbc:	6030      	str	r0, [r6, #0]
 8004dbe:	4621      	mov	r1, r4
 8004dc0:	4628      	mov	r0, r5
 8004dc2:	f000 f9e3 	bl	800518c <_sbrk_r>
 8004dc6:	1c43      	adds	r3, r0, #1
 8004dc8:	d00a      	beq.n	8004de0 <sbrk_aligned+0x34>
 8004dca:	1cc4      	adds	r4, r0, #3
 8004dcc:	f024 0403 	bic.w	r4, r4, #3
 8004dd0:	42a0      	cmp	r0, r4
 8004dd2:	d007      	beq.n	8004de4 <sbrk_aligned+0x38>
 8004dd4:	1a21      	subs	r1, r4, r0
 8004dd6:	4628      	mov	r0, r5
 8004dd8:	f000 f9d8 	bl	800518c <_sbrk_r>
 8004ddc:	3001      	adds	r0, #1
 8004dde:	d101      	bne.n	8004de4 <sbrk_aligned+0x38>
 8004de0:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 8004de4:	4620      	mov	r0, r4
 8004de6:	bd70      	pop	{r4, r5, r6, pc}
 8004de8:	2000025c 	.word	0x2000025c

08004dec <_malloc_r>:
 8004dec:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004df0:	1ccd      	adds	r5, r1, #3
 8004df2:	f025 0503 	bic.w	r5, r5, #3
 8004df6:	3508      	adds	r5, #8
 8004df8:	2d0c      	cmp	r5, #12
 8004dfa:	bf38      	it	cc
 8004dfc:	250c      	movcc	r5, #12
 8004dfe:	2d00      	cmp	r5, #0
 8004e00:	4607      	mov	r7, r0
 8004e02:	db01      	blt.n	8004e08 <_malloc_r+0x1c>
 8004e04:	42a9      	cmp	r1, r5
 8004e06:	d905      	bls.n	8004e14 <_malloc_r+0x28>
 8004e08:	230c      	movs	r3, #12
 8004e0a:	603b      	str	r3, [r7, #0]
 8004e0c:	2600      	movs	r6, #0
 8004e0e:	4630      	mov	r0, r6
 8004e10:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004e14:	4e2e      	ldr	r6, [pc, #184]	; (8004ed0 <_malloc_r+0xe4>)
 8004e16:	f000 fa25 	bl	8005264 <__malloc_lock>
 8004e1a:	6833      	ldr	r3, [r6, #0]
 8004e1c:	461c      	mov	r4, r3
 8004e1e:	bb34      	cbnz	r4, 8004e6e <_malloc_r+0x82>
 8004e20:	4629      	mov	r1, r5
 8004e22:	4638      	mov	r0, r7
 8004e24:	f7ff ffc2 	bl	8004dac <sbrk_aligned>
 8004e28:	1c43      	adds	r3, r0, #1
 8004e2a:	4604      	mov	r4, r0
 8004e2c:	d14d      	bne.n	8004eca <_malloc_r+0xde>
 8004e2e:	6834      	ldr	r4, [r6, #0]
 8004e30:	4626      	mov	r6, r4
 8004e32:	2e00      	cmp	r6, #0
 8004e34:	d140      	bne.n	8004eb8 <_malloc_r+0xcc>
 8004e36:	6823      	ldr	r3, [r4, #0]
 8004e38:	4631      	mov	r1, r6
 8004e3a:	4638      	mov	r0, r7
 8004e3c:	eb04 0803 	add.w	r8, r4, r3
 8004e40:	f000 f9a4 	bl	800518c <_sbrk_r>
 8004e44:	4580      	cmp	r8, r0
 8004e46:	d13a      	bne.n	8004ebe <_malloc_r+0xd2>
 8004e48:	6821      	ldr	r1, [r4, #0]
 8004e4a:	3503      	adds	r5, #3
 8004e4c:	1a6d      	subs	r5, r5, r1
 8004e4e:	f025 0503 	bic.w	r5, r5, #3
 8004e52:	3508      	adds	r5, #8
 8004e54:	2d0c      	cmp	r5, #12
 8004e56:	bf38      	it	cc
 8004e58:	250c      	movcc	r5, #12
 8004e5a:	4629      	mov	r1, r5
 8004e5c:	4638      	mov	r0, r7
 8004e5e:	f7ff ffa5 	bl	8004dac <sbrk_aligned>
 8004e62:	3001      	adds	r0, #1
 8004e64:	d02b      	beq.n	8004ebe <_malloc_r+0xd2>
 8004e66:	6823      	ldr	r3, [r4, #0]
 8004e68:	442b      	add	r3, r5
 8004e6a:	6023      	str	r3, [r4, #0]
 8004e6c:	e00e      	b.n	8004e8c <_malloc_r+0xa0>
 8004e6e:	6822      	ldr	r2, [r4, #0]
 8004e70:	1b52      	subs	r2, r2, r5
 8004e72:	d41e      	bmi.n	8004eb2 <_malloc_r+0xc6>
 8004e74:	2a0b      	cmp	r2, #11
 8004e76:	d916      	bls.n	8004ea6 <_malloc_r+0xba>
 8004e78:	1961      	adds	r1, r4, r5
 8004e7a:	42a3      	cmp	r3, r4
 8004e7c:	6025      	str	r5, [r4, #0]
 8004e7e:	bf18      	it	ne
 8004e80:	6059      	strne	r1, [r3, #4]
 8004e82:	6863      	ldr	r3, [r4, #4]
 8004e84:	bf08      	it	eq
 8004e86:	6031      	streq	r1, [r6, #0]
 8004e88:	5162      	str	r2, [r4, r5]
 8004e8a:	604b      	str	r3, [r1, #4]
 8004e8c:	4638      	mov	r0, r7
 8004e8e:	f104 060b 	add.w	r6, r4, #11
 8004e92:	f000 f9ed 	bl	8005270 <__malloc_unlock>
 8004e96:	f026 0607 	bic.w	r6, r6, #7
 8004e9a:	1d23      	adds	r3, r4, #4
 8004e9c:	1af2      	subs	r2, r6, r3
 8004e9e:	d0b6      	beq.n	8004e0e <_malloc_r+0x22>
 8004ea0:	1b9b      	subs	r3, r3, r6
 8004ea2:	50a3      	str	r3, [r4, r2]
 8004ea4:	e7b3      	b.n	8004e0e <_malloc_r+0x22>
 8004ea6:	6862      	ldr	r2, [r4, #4]
 8004ea8:	42a3      	cmp	r3, r4
 8004eaa:	bf0c      	ite	eq
 8004eac:	6032      	streq	r2, [r6, #0]
 8004eae:	605a      	strne	r2, [r3, #4]
 8004eb0:	e7ec      	b.n	8004e8c <_malloc_r+0xa0>
 8004eb2:	4623      	mov	r3, r4
 8004eb4:	6864      	ldr	r4, [r4, #4]
 8004eb6:	e7b2      	b.n	8004e1e <_malloc_r+0x32>
 8004eb8:	4634      	mov	r4, r6
 8004eba:	6876      	ldr	r6, [r6, #4]
 8004ebc:	e7b9      	b.n	8004e32 <_malloc_r+0x46>
 8004ebe:	230c      	movs	r3, #12
 8004ec0:	603b      	str	r3, [r7, #0]
 8004ec2:	4638      	mov	r0, r7
 8004ec4:	f000 f9d4 	bl	8005270 <__malloc_unlock>
 8004ec8:	e7a1      	b.n	8004e0e <_malloc_r+0x22>
 8004eca:	6025      	str	r5, [r4, #0]
 8004ecc:	e7de      	b.n	8004e8c <_malloc_r+0xa0>
 8004ece:	bf00      	nop
 8004ed0:	20000258 	.word	0x20000258

08004ed4 <__ssputs_r>:
 8004ed4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004ed8:	688e      	ldr	r6, [r1, #8]
 8004eda:	429e      	cmp	r6, r3
 8004edc:	4682      	mov	sl, r0
 8004ede:	460c      	mov	r4, r1
 8004ee0:	4690      	mov	r8, r2
 8004ee2:	461f      	mov	r7, r3
 8004ee4:	d838      	bhi.n	8004f58 <__ssputs_r+0x84>
 8004ee6:	898a      	ldrh	r2, [r1, #12]
 8004ee8:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8004eec:	d032      	beq.n	8004f54 <__ssputs_r+0x80>
 8004eee:	6825      	ldr	r5, [r4, #0]
 8004ef0:	6909      	ldr	r1, [r1, #16]
 8004ef2:	eba5 0901 	sub.w	r9, r5, r1
 8004ef6:	6965      	ldr	r5, [r4, #20]
 8004ef8:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8004efc:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8004f00:	3301      	adds	r3, #1
 8004f02:	444b      	add	r3, r9
 8004f04:	106d      	asrs	r5, r5, #1
 8004f06:	429d      	cmp	r5, r3
 8004f08:	bf38      	it	cc
 8004f0a:	461d      	movcc	r5, r3
 8004f0c:	0553      	lsls	r3, r2, #21
 8004f0e:	d531      	bpl.n	8004f74 <__ssputs_r+0xa0>
 8004f10:	4629      	mov	r1, r5
 8004f12:	f7ff ff6b 	bl	8004dec <_malloc_r>
 8004f16:	4606      	mov	r6, r0
 8004f18:	b950      	cbnz	r0, 8004f30 <__ssputs_r+0x5c>
 8004f1a:	230c      	movs	r3, #12
 8004f1c:	f8ca 3000 	str.w	r3, [sl]
 8004f20:	89a3      	ldrh	r3, [r4, #12]
 8004f22:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004f26:	81a3      	strh	r3, [r4, #12]
 8004f28:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8004f2c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004f30:	6921      	ldr	r1, [r4, #16]
 8004f32:	464a      	mov	r2, r9
 8004f34:	f7ff fb46 	bl	80045c4 <memcpy>
 8004f38:	89a3      	ldrh	r3, [r4, #12]
 8004f3a:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8004f3e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004f42:	81a3      	strh	r3, [r4, #12]
 8004f44:	6126      	str	r6, [r4, #16]
 8004f46:	6165      	str	r5, [r4, #20]
 8004f48:	444e      	add	r6, r9
 8004f4a:	eba5 0509 	sub.w	r5, r5, r9
 8004f4e:	6026      	str	r6, [r4, #0]
 8004f50:	60a5      	str	r5, [r4, #8]
 8004f52:	463e      	mov	r6, r7
 8004f54:	42be      	cmp	r6, r7
 8004f56:	d900      	bls.n	8004f5a <__ssputs_r+0x86>
 8004f58:	463e      	mov	r6, r7
 8004f5a:	6820      	ldr	r0, [r4, #0]
 8004f5c:	4632      	mov	r2, r6
 8004f5e:	4641      	mov	r1, r8
 8004f60:	f000 f966 	bl	8005230 <memmove>
 8004f64:	68a3      	ldr	r3, [r4, #8]
 8004f66:	1b9b      	subs	r3, r3, r6
 8004f68:	60a3      	str	r3, [r4, #8]
 8004f6a:	6823      	ldr	r3, [r4, #0]
 8004f6c:	4433      	add	r3, r6
 8004f6e:	6023      	str	r3, [r4, #0]
 8004f70:	2000      	movs	r0, #0
 8004f72:	e7db      	b.n	8004f2c <__ssputs_r+0x58>
 8004f74:	462a      	mov	r2, r5
 8004f76:	f000 f981 	bl	800527c <_realloc_r>
 8004f7a:	4606      	mov	r6, r0
 8004f7c:	2800      	cmp	r0, #0
 8004f7e:	d1e1      	bne.n	8004f44 <__ssputs_r+0x70>
 8004f80:	6921      	ldr	r1, [r4, #16]
 8004f82:	4650      	mov	r0, sl
 8004f84:	f7ff fec6 	bl	8004d14 <_free_r>
 8004f88:	e7c7      	b.n	8004f1a <__ssputs_r+0x46>
	...

08004f8c <_svfiprintf_r>:
 8004f8c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004f90:	4698      	mov	r8, r3
 8004f92:	898b      	ldrh	r3, [r1, #12]
 8004f94:	061b      	lsls	r3, r3, #24
 8004f96:	b09d      	sub	sp, #116	; 0x74
 8004f98:	4607      	mov	r7, r0
 8004f9a:	460d      	mov	r5, r1
 8004f9c:	4614      	mov	r4, r2
 8004f9e:	d50e      	bpl.n	8004fbe <_svfiprintf_r+0x32>
 8004fa0:	690b      	ldr	r3, [r1, #16]
 8004fa2:	b963      	cbnz	r3, 8004fbe <_svfiprintf_r+0x32>
 8004fa4:	2140      	movs	r1, #64	; 0x40
 8004fa6:	f7ff ff21 	bl	8004dec <_malloc_r>
 8004faa:	6028      	str	r0, [r5, #0]
 8004fac:	6128      	str	r0, [r5, #16]
 8004fae:	b920      	cbnz	r0, 8004fba <_svfiprintf_r+0x2e>
 8004fb0:	230c      	movs	r3, #12
 8004fb2:	603b      	str	r3, [r7, #0]
 8004fb4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8004fb8:	e0d1      	b.n	800515e <_svfiprintf_r+0x1d2>
 8004fba:	2340      	movs	r3, #64	; 0x40
 8004fbc:	616b      	str	r3, [r5, #20]
 8004fbe:	2300      	movs	r3, #0
 8004fc0:	9309      	str	r3, [sp, #36]	; 0x24
 8004fc2:	2320      	movs	r3, #32
 8004fc4:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8004fc8:	f8cd 800c 	str.w	r8, [sp, #12]
 8004fcc:	2330      	movs	r3, #48	; 0x30
 8004fce:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8005178 <_svfiprintf_r+0x1ec>
 8004fd2:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8004fd6:	f04f 0901 	mov.w	r9, #1
 8004fda:	4623      	mov	r3, r4
 8004fdc:	469a      	mov	sl, r3
 8004fde:	f813 2b01 	ldrb.w	r2, [r3], #1
 8004fe2:	b10a      	cbz	r2, 8004fe8 <_svfiprintf_r+0x5c>
 8004fe4:	2a25      	cmp	r2, #37	; 0x25
 8004fe6:	d1f9      	bne.n	8004fdc <_svfiprintf_r+0x50>
 8004fe8:	ebba 0b04 	subs.w	fp, sl, r4
 8004fec:	d00b      	beq.n	8005006 <_svfiprintf_r+0x7a>
 8004fee:	465b      	mov	r3, fp
 8004ff0:	4622      	mov	r2, r4
 8004ff2:	4629      	mov	r1, r5
 8004ff4:	4638      	mov	r0, r7
 8004ff6:	f7ff ff6d 	bl	8004ed4 <__ssputs_r>
 8004ffa:	3001      	adds	r0, #1
 8004ffc:	f000 80aa 	beq.w	8005154 <_svfiprintf_r+0x1c8>
 8005000:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8005002:	445a      	add	r2, fp
 8005004:	9209      	str	r2, [sp, #36]	; 0x24
 8005006:	f89a 3000 	ldrb.w	r3, [sl]
 800500a:	2b00      	cmp	r3, #0
 800500c:	f000 80a2 	beq.w	8005154 <_svfiprintf_r+0x1c8>
 8005010:	2300      	movs	r3, #0
 8005012:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8005016:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800501a:	f10a 0a01 	add.w	sl, sl, #1
 800501e:	9304      	str	r3, [sp, #16]
 8005020:	9307      	str	r3, [sp, #28]
 8005022:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8005026:	931a      	str	r3, [sp, #104]	; 0x68
 8005028:	4654      	mov	r4, sl
 800502a:	2205      	movs	r2, #5
 800502c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005030:	4851      	ldr	r0, [pc, #324]	; (8005178 <_svfiprintf_r+0x1ec>)
 8005032:	f7fb f8e5 	bl	8000200 <memchr>
 8005036:	9a04      	ldr	r2, [sp, #16]
 8005038:	b9d8      	cbnz	r0, 8005072 <_svfiprintf_r+0xe6>
 800503a:	06d0      	lsls	r0, r2, #27
 800503c:	bf44      	itt	mi
 800503e:	2320      	movmi	r3, #32
 8005040:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8005044:	0711      	lsls	r1, r2, #28
 8005046:	bf44      	itt	mi
 8005048:	232b      	movmi	r3, #43	; 0x2b
 800504a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800504e:	f89a 3000 	ldrb.w	r3, [sl]
 8005052:	2b2a      	cmp	r3, #42	; 0x2a
 8005054:	d015      	beq.n	8005082 <_svfiprintf_r+0xf6>
 8005056:	9a07      	ldr	r2, [sp, #28]
 8005058:	4654      	mov	r4, sl
 800505a:	2000      	movs	r0, #0
 800505c:	f04f 0c0a 	mov.w	ip, #10
 8005060:	4621      	mov	r1, r4
 8005062:	f811 3b01 	ldrb.w	r3, [r1], #1
 8005066:	3b30      	subs	r3, #48	; 0x30
 8005068:	2b09      	cmp	r3, #9
 800506a:	d94e      	bls.n	800510a <_svfiprintf_r+0x17e>
 800506c:	b1b0      	cbz	r0, 800509c <_svfiprintf_r+0x110>
 800506e:	9207      	str	r2, [sp, #28]
 8005070:	e014      	b.n	800509c <_svfiprintf_r+0x110>
 8005072:	eba0 0308 	sub.w	r3, r0, r8
 8005076:	fa09 f303 	lsl.w	r3, r9, r3
 800507a:	4313      	orrs	r3, r2
 800507c:	9304      	str	r3, [sp, #16]
 800507e:	46a2      	mov	sl, r4
 8005080:	e7d2      	b.n	8005028 <_svfiprintf_r+0x9c>
 8005082:	9b03      	ldr	r3, [sp, #12]
 8005084:	1d19      	adds	r1, r3, #4
 8005086:	681b      	ldr	r3, [r3, #0]
 8005088:	9103      	str	r1, [sp, #12]
 800508a:	2b00      	cmp	r3, #0
 800508c:	bfbb      	ittet	lt
 800508e:	425b      	neglt	r3, r3
 8005090:	f042 0202 	orrlt.w	r2, r2, #2
 8005094:	9307      	strge	r3, [sp, #28]
 8005096:	9307      	strlt	r3, [sp, #28]
 8005098:	bfb8      	it	lt
 800509a:	9204      	strlt	r2, [sp, #16]
 800509c:	7823      	ldrb	r3, [r4, #0]
 800509e:	2b2e      	cmp	r3, #46	; 0x2e
 80050a0:	d10c      	bne.n	80050bc <_svfiprintf_r+0x130>
 80050a2:	7863      	ldrb	r3, [r4, #1]
 80050a4:	2b2a      	cmp	r3, #42	; 0x2a
 80050a6:	d135      	bne.n	8005114 <_svfiprintf_r+0x188>
 80050a8:	9b03      	ldr	r3, [sp, #12]
 80050aa:	1d1a      	adds	r2, r3, #4
 80050ac:	681b      	ldr	r3, [r3, #0]
 80050ae:	9203      	str	r2, [sp, #12]
 80050b0:	2b00      	cmp	r3, #0
 80050b2:	bfb8      	it	lt
 80050b4:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 80050b8:	3402      	adds	r4, #2
 80050ba:	9305      	str	r3, [sp, #20]
 80050bc:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8005188 <_svfiprintf_r+0x1fc>
 80050c0:	7821      	ldrb	r1, [r4, #0]
 80050c2:	2203      	movs	r2, #3
 80050c4:	4650      	mov	r0, sl
 80050c6:	f7fb f89b 	bl	8000200 <memchr>
 80050ca:	b140      	cbz	r0, 80050de <_svfiprintf_r+0x152>
 80050cc:	2340      	movs	r3, #64	; 0x40
 80050ce:	eba0 000a 	sub.w	r0, r0, sl
 80050d2:	fa03 f000 	lsl.w	r0, r3, r0
 80050d6:	9b04      	ldr	r3, [sp, #16]
 80050d8:	4303      	orrs	r3, r0
 80050da:	3401      	adds	r4, #1
 80050dc:	9304      	str	r3, [sp, #16]
 80050de:	f814 1b01 	ldrb.w	r1, [r4], #1
 80050e2:	4826      	ldr	r0, [pc, #152]	; (800517c <_svfiprintf_r+0x1f0>)
 80050e4:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80050e8:	2206      	movs	r2, #6
 80050ea:	f7fb f889 	bl	8000200 <memchr>
 80050ee:	2800      	cmp	r0, #0
 80050f0:	d038      	beq.n	8005164 <_svfiprintf_r+0x1d8>
 80050f2:	4b23      	ldr	r3, [pc, #140]	; (8005180 <_svfiprintf_r+0x1f4>)
 80050f4:	bb1b      	cbnz	r3, 800513e <_svfiprintf_r+0x1b2>
 80050f6:	9b03      	ldr	r3, [sp, #12]
 80050f8:	3307      	adds	r3, #7
 80050fa:	f023 0307 	bic.w	r3, r3, #7
 80050fe:	3308      	adds	r3, #8
 8005100:	9303      	str	r3, [sp, #12]
 8005102:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005104:	4433      	add	r3, r6
 8005106:	9309      	str	r3, [sp, #36]	; 0x24
 8005108:	e767      	b.n	8004fda <_svfiprintf_r+0x4e>
 800510a:	fb0c 3202 	mla	r2, ip, r2, r3
 800510e:	460c      	mov	r4, r1
 8005110:	2001      	movs	r0, #1
 8005112:	e7a5      	b.n	8005060 <_svfiprintf_r+0xd4>
 8005114:	2300      	movs	r3, #0
 8005116:	3401      	adds	r4, #1
 8005118:	9305      	str	r3, [sp, #20]
 800511a:	4619      	mov	r1, r3
 800511c:	f04f 0c0a 	mov.w	ip, #10
 8005120:	4620      	mov	r0, r4
 8005122:	f810 2b01 	ldrb.w	r2, [r0], #1
 8005126:	3a30      	subs	r2, #48	; 0x30
 8005128:	2a09      	cmp	r2, #9
 800512a:	d903      	bls.n	8005134 <_svfiprintf_r+0x1a8>
 800512c:	2b00      	cmp	r3, #0
 800512e:	d0c5      	beq.n	80050bc <_svfiprintf_r+0x130>
 8005130:	9105      	str	r1, [sp, #20]
 8005132:	e7c3      	b.n	80050bc <_svfiprintf_r+0x130>
 8005134:	fb0c 2101 	mla	r1, ip, r1, r2
 8005138:	4604      	mov	r4, r0
 800513a:	2301      	movs	r3, #1
 800513c:	e7f0      	b.n	8005120 <_svfiprintf_r+0x194>
 800513e:	ab03      	add	r3, sp, #12
 8005140:	9300      	str	r3, [sp, #0]
 8005142:	462a      	mov	r2, r5
 8005144:	4b0f      	ldr	r3, [pc, #60]	; (8005184 <_svfiprintf_r+0x1f8>)
 8005146:	a904      	add	r1, sp, #16
 8005148:	4638      	mov	r0, r7
 800514a:	f7fd ffc9 	bl	80030e0 <_printf_float>
 800514e:	1c42      	adds	r2, r0, #1
 8005150:	4606      	mov	r6, r0
 8005152:	d1d6      	bne.n	8005102 <_svfiprintf_r+0x176>
 8005154:	89ab      	ldrh	r3, [r5, #12]
 8005156:	065b      	lsls	r3, r3, #25
 8005158:	f53f af2c 	bmi.w	8004fb4 <_svfiprintf_r+0x28>
 800515c:	9809      	ldr	r0, [sp, #36]	; 0x24
 800515e:	b01d      	add	sp, #116	; 0x74
 8005160:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005164:	ab03      	add	r3, sp, #12
 8005166:	9300      	str	r3, [sp, #0]
 8005168:	462a      	mov	r2, r5
 800516a:	4b06      	ldr	r3, [pc, #24]	; (8005184 <_svfiprintf_r+0x1f8>)
 800516c:	a904      	add	r1, sp, #16
 800516e:	4638      	mov	r0, r7
 8005170:	f7fe fa5a 	bl	8003628 <_printf_i>
 8005174:	e7eb      	b.n	800514e <_svfiprintf_r+0x1c2>
 8005176:	bf00      	nop
 8005178:	08005fd4 	.word	0x08005fd4
 800517c:	08005fde 	.word	0x08005fde
 8005180:	080030e1 	.word	0x080030e1
 8005184:	08004ed5 	.word	0x08004ed5
 8005188:	08005fda 	.word	0x08005fda

0800518c <_sbrk_r>:
 800518c:	b538      	push	{r3, r4, r5, lr}
 800518e:	4d06      	ldr	r5, [pc, #24]	; (80051a8 <_sbrk_r+0x1c>)
 8005190:	2300      	movs	r3, #0
 8005192:	4604      	mov	r4, r0
 8005194:	4608      	mov	r0, r1
 8005196:	602b      	str	r3, [r5, #0]
 8005198:	f7fc fa2c 	bl	80015f4 <_sbrk>
 800519c:	1c43      	adds	r3, r0, #1
 800519e:	d102      	bne.n	80051a6 <_sbrk_r+0x1a>
 80051a0:	682b      	ldr	r3, [r5, #0]
 80051a2:	b103      	cbz	r3, 80051a6 <_sbrk_r+0x1a>
 80051a4:	6023      	str	r3, [r4, #0]
 80051a6:	bd38      	pop	{r3, r4, r5, pc}
 80051a8:	20000260 	.word	0x20000260

080051ac <__assert_func>:
 80051ac:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80051ae:	4614      	mov	r4, r2
 80051b0:	461a      	mov	r2, r3
 80051b2:	4b09      	ldr	r3, [pc, #36]	; (80051d8 <__assert_func+0x2c>)
 80051b4:	681b      	ldr	r3, [r3, #0]
 80051b6:	4605      	mov	r5, r0
 80051b8:	68d8      	ldr	r0, [r3, #12]
 80051ba:	b14c      	cbz	r4, 80051d0 <__assert_func+0x24>
 80051bc:	4b07      	ldr	r3, [pc, #28]	; (80051dc <__assert_func+0x30>)
 80051be:	9100      	str	r1, [sp, #0]
 80051c0:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80051c4:	4906      	ldr	r1, [pc, #24]	; (80051e0 <__assert_func+0x34>)
 80051c6:	462b      	mov	r3, r5
 80051c8:	f000 f80e 	bl	80051e8 <fiprintf>
 80051cc:	f000 faac 	bl	8005728 <abort>
 80051d0:	4b04      	ldr	r3, [pc, #16]	; (80051e4 <__assert_func+0x38>)
 80051d2:	461c      	mov	r4, r3
 80051d4:	e7f3      	b.n	80051be <__assert_func+0x12>
 80051d6:	bf00      	nop
 80051d8:	20000010 	.word	0x20000010
 80051dc:	08005fe5 	.word	0x08005fe5
 80051e0:	08005ff2 	.word	0x08005ff2
 80051e4:	08006020 	.word	0x08006020

080051e8 <fiprintf>:
 80051e8:	b40e      	push	{r1, r2, r3}
 80051ea:	b503      	push	{r0, r1, lr}
 80051ec:	4601      	mov	r1, r0
 80051ee:	ab03      	add	r3, sp, #12
 80051f0:	4805      	ldr	r0, [pc, #20]	; (8005208 <fiprintf+0x20>)
 80051f2:	f853 2b04 	ldr.w	r2, [r3], #4
 80051f6:	6800      	ldr	r0, [r0, #0]
 80051f8:	9301      	str	r3, [sp, #4]
 80051fa:	f000 f897 	bl	800532c <_vfiprintf_r>
 80051fe:	b002      	add	sp, #8
 8005200:	f85d eb04 	ldr.w	lr, [sp], #4
 8005204:	b003      	add	sp, #12
 8005206:	4770      	bx	lr
 8005208:	20000010 	.word	0x20000010

0800520c <__ascii_mbtowc>:
 800520c:	b082      	sub	sp, #8
 800520e:	b901      	cbnz	r1, 8005212 <__ascii_mbtowc+0x6>
 8005210:	a901      	add	r1, sp, #4
 8005212:	b142      	cbz	r2, 8005226 <__ascii_mbtowc+0x1a>
 8005214:	b14b      	cbz	r3, 800522a <__ascii_mbtowc+0x1e>
 8005216:	7813      	ldrb	r3, [r2, #0]
 8005218:	600b      	str	r3, [r1, #0]
 800521a:	7812      	ldrb	r2, [r2, #0]
 800521c:	1e10      	subs	r0, r2, #0
 800521e:	bf18      	it	ne
 8005220:	2001      	movne	r0, #1
 8005222:	b002      	add	sp, #8
 8005224:	4770      	bx	lr
 8005226:	4610      	mov	r0, r2
 8005228:	e7fb      	b.n	8005222 <__ascii_mbtowc+0x16>
 800522a:	f06f 0001 	mvn.w	r0, #1
 800522e:	e7f8      	b.n	8005222 <__ascii_mbtowc+0x16>

08005230 <memmove>:
 8005230:	4288      	cmp	r0, r1
 8005232:	b510      	push	{r4, lr}
 8005234:	eb01 0402 	add.w	r4, r1, r2
 8005238:	d902      	bls.n	8005240 <memmove+0x10>
 800523a:	4284      	cmp	r4, r0
 800523c:	4623      	mov	r3, r4
 800523e:	d807      	bhi.n	8005250 <memmove+0x20>
 8005240:	1e43      	subs	r3, r0, #1
 8005242:	42a1      	cmp	r1, r4
 8005244:	d008      	beq.n	8005258 <memmove+0x28>
 8005246:	f811 2b01 	ldrb.w	r2, [r1], #1
 800524a:	f803 2f01 	strb.w	r2, [r3, #1]!
 800524e:	e7f8      	b.n	8005242 <memmove+0x12>
 8005250:	4402      	add	r2, r0
 8005252:	4601      	mov	r1, r0
 8005254:	428a      	cmp	r2, r1
 8005256:	d100      	bne.n	800525a <memmove+0x2a>
 8005258:	bd10      	pop	{r4, pc}
 800525a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800525e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8005262:	e7f7      	b.n	8005254 <memmove+0x24>

08005264 <__malloc_lock>:
 8005264:	4801      	ldr	r0, [pc, #4]	; (800526c <__malloc_lock+0x8>)
 8005266:	f000 bc1f 	b.w	8005aa8 <__retarget_lock_acquire_recursive>
 800526a:	bf00      	nop
 800526c:	20000264 	.word	0x20000264

08005270 <__malloc_unlock>:
 8005270:	4801      	ldr	r0, [pc, #4]	; (8005278 <__malloc_unlock+0x8>)
 8005272:	f000 bc1a 	b.w	8005aaa <__retarget_lock_release_recursive>
 8005276:	bf00      	nop
 8005278:	20000264 	.word	0x20000264

0800527c <_realloc_r>:
 800527c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005280:	4680      	mov	r8, r0
 8005282:	4614      	mov	r4, r2
 8005284:	460e      	mov	r6, r1
 8005286:	b921      	cbnz	r1, 8005292 <_realloc_r+0x16>
 8005288:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800528c:	4611      	mov	r1, r2
 800528e:	f7ff bdad 	b.w	8004dec <_malloc_r>
 8005292:	b92a      	cbnz	r2, 80052a0 <_realloc_r+0x24>
 8005294:	f7ff fd3e 	bl	8004d14 <_free_r>
 8005298:	4625      	mov	r5, r4
 800529a:	4628      	mov	r0, r5
 800529c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80052a0:	f000 fc6a 	bl	8005b78 <_malloc_usable_size_r>
 80052a4:	4284      	cmp	r4, r0
 80052a6:	4607      	mov	r7, r0
 80052a8:	d802      	bhi.n	80052b0 <_realloc_r+0x34>
 80052aa:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 80052ae:	d812      	bhi.n	80052d6 <_realloc_r+0x5a>
 80052b0:	4621      	mov	r1, r4
 80052b2:	4640      	mov	r0, r8
 80052b4:	f7ff fd9a 	bl	8004dec <_malloc_r>
 80052b8:	4605      	mov	r5, r0
 80052ba:	2800      	cmp	r0, #0
 80052bc:	d0ed      	beq.n	800529a <_realloc_r+0x1e>
 80052be:	42bc      	cmp	r4, r7
 80052c0:	4622      	mov	r2, r4
 80052c2:	4631      	mov	r1, r6
 80052c4:	bf28      	it	cs
 80052c6:	463a      	movcs	r2, r7
 80052c8:	f7ff f97c 	bl	80045c4 <memcpy>
 80052cc:	4631      	mov	r1, r6
 80052ce:	4640      	mov	r0, r8
 80052d0:	f7ff fd20 	bl	8004d14 <_free_r>
 80052d4:	e7e1      	b.n	800529a <_realloc_r+0x1e>
 80052d6:	4635      	mov	r5, r6
 80052d8:	e7df      	b.n	800529a <_realloc_r+0x1e>

080052da <__sfputc_r>:
 80052da:	6893      	ldr	r3, [r2, #8]
 80052dc:	3b01      	subs	r3, #1
 80052de:	2b00      	cmp	r3, #0
 80052e0:	b410      	push	{r4}
 80052e2:	6093      	str	r3, [r2, #8]
 80052e4:	da08      	bge.n	80052f8 <__sfputc_r+0x1e>
 80052e6:	6994      	ldr	r4, [r2, #24]
 80052e8:	42a3      	cmp	r3, r4
 80052ea:	db01      	blt.n	80052f0 <__sfputc_r+0x16>
 80052ec:	290a      	cmp	r1, #10
 80052ee:	d103      	bne.n	80052f8 <__sfputc_r+0x1e>
 80052f0:	f85d 4b04 	ldr.w	r4, [sp], #4
 80052f4:	f000 b94a 	b.w	800558c <__swbuf_r>
 80052f8:	6813      	ldr	r3, [r2, #0]
 80052fa:	1c58      	adds	r0, r3, #1
 80052fc:	6010      	str	r0, [r2, #0]
 80052fe:	7019      	strb	r1, [r3, #0]
 8005300:	4608      	mov	r0, r1
 8005302:	f85d 4b04 	ldr.w	r4, [sp], #4
 8005306:	4770      	bx	lr

08005308 <__sfputs_r>:
 8005308:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800530a:	4606      	mov	r6, r0
 800530c:	460f      	mov	r7, r1
 800530e:	4614      	mov	r4, r2
 8005310:	18d5      	adds	r5, r2, r3
 8005312:	42ac      	cmp	r4, r5
 8005314:	d101      	bne.n	800531a <__sfputs_r+0x12>
 8005316:	2000      	movs	r0, #0
 8005318:	e007      	b.n	800532a <__sfputs_r+0x22>
 800531a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800531e:	463a      	mov	r2, r7
 8005320:	4630      	mov	r0, r6
 8005322:	f7ff ffda 	bl	80052da <__sfputc_r>
 8005326:	1c43      	adds	r3, r0, #1
 8005328:	d1f3      	bne.n	8005312 <__sfputs_r+0xa>
 800532a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800532c <_vfiprintf_r>:
 800532c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005330:	460d      	mov	r5, r1
 8005332:	b09d      	sub	sp, #116	; 0x74
 8005334:	4614      	mov	r4, r2
 8005336:	4698      	mov	r8, r3
 8005338:	4606      	mov	r6, r0
 800533a:	b118      	cbz	r0, 8005344 <_vfiprintf_r+0x18>
 800533c:	6983      	ldr	r3, [r0, #24]
 800533e:	b90b      	cbnz	r3, 8005344 <_vfiprintf_r+0x18>
 8005340:	f000 fb14 	bl	800596c <__sinit>
 8005344:	4b89      	ldr	r3, [pc, #548]	; (800556c <_vfiprintf_r+0x240>)
 8005346:	429d      	cmp	r5, r3
 8005348:	d11b      	bne.n	8005382 <_vfiprintf_r+0x56>
 800534a:	6875      	ldr	r5, [r6, #4]
 800534c:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800534e:	07d9      	lsls	r1, r3, #31
 8005350:	d405      	bmi.n	800535e <_vfiprintf_r+0x32>
 8005352:	89ab      	ldrh	r3, [r5, #12]
 8005354:	059a      	lsls	r2, r3, #22
 8005356:	d402      	bmi.n	800535e <_vfiprintf_r+0x32>
 8005358:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800535a:	f000 fba5 	bl	8005aa8 <__retarget_lock_acquire_recursive>
 800535e:	89ab      	ldrh	r3, [r5, #12]
 8005360:	071b      	lsls	r3, r3, #28
 8005362:	d501      	bpl.n	8005368 <_vfiprintf_r+0x3c>
 8005364:	692b      	ldr	r3, [r5, #16]
 8005366:	b9eb      	cbnz	r3, 80053a4 <_vfiprintf_r+0x78>
 8005368:	4629      	mov	r1, r5
 800536a:	4630      	mov	r0, r6
 800536c:	f000 f96e 	bl	800564c <__swsetup_r>
 8005370:	b1c0      	cbz	r0, 80053a4 <_vfiprintf_r+0x78>
 8005372:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8005374:	07dc      	lsls	r4, r3, #31
 8005376:	d50e      	bpl.n	8005396 <_vfiprintf_r+0x6a>
 8005378:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800537c:	b01d      	add	sp, #116	; 0x74
 800537e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005382:	4b7b      	ldr	r3, [pc, #492]	; (8005570 <_vfiprintf_r+0x244>)
 8005384:	429d      	cmp	r5, r3
 8005386:	d101      	bne.n	800538c <_vfiprintf_r+0x60>
 8005388:	68b5      	ldr	r5, [r6, #8]
 800538a:	e7df      	b.n	800534c <_vfiprintf_r+0x20>
 800538c:	4b79      	ldr	r3, [pc, #484]	; (8005574 <_vfiprintf_r+0x248>)
 800538e:	429d      	cmp	r5, r3
 8005390:	bf08      	it	eq
 8005392:	68f5      	ldreq	r5, [r6, #12]
 8005394:	e7da      	b.n	800534c <_vfiprintf_r+0x20>
 8005396:	89ab      	ldrh	r3, [r5, #12]
 8005398:	0598      	lsls	r0, r3, #22
 800539a:	d4ed      	bmi.n	8005378 <_vfiprintf_r+0x4c>
 800539c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800539e:	f000 fb84 	bl	8005aaa <__retarget_lock_release_recursive>
 80053a2:	e7e9      	b.n	8005378 <_vfiprintf_r+0x4c>
 80053a4:	2300      	movs	r3, #0
 80053a6:	9309      	str	r3, [sp, #36]	; 0x24
 80053a8:	2320      	movs	r3, #32
 80053aa:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80053ae:	f8cd 800c 	str.w	r8, [sp, #12]
 80053b2:	2330      	movs	r3, #48	; 0x30
 80053b4:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8005578 <_vfiprintf_r+0x24c>
 80053b8:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80053bc:	f04f 0901 	mov.w	r9, #1
 80053c0:	4623      	mov	r3, r4
 80053c2:	469a      	mov	sl, r3
 80053c4:	f813 2b01 	ldrb.w	r2, [r3], #1
 80053c8:	b10a      	cbz	r2, 80053ce <_vfiprintf_r+0xa2>
 80053ca:	2a25      	cmp	r2, #37	; 0x25
 80053cc:	d1f9      	bne.n	80053c2 <_vfiprintf_r+0x96>
 80053ce:	ebba 0b04 	subs.w	fp, sl, r4
 80053d2:	d00b      	beq.n	80053ec <_vfiprintf_r+0xc0>
 80053d4:	465b      	mov	r3, fp
 80053d6:	4622      	mov	r2, r4
 80053d8:	4629      	mov	r1, r5
 80053da:	4630      	mov	r0, r6
 80053dc:	f7ff ff94 	bl	8005308 <__sfputs_r>
 80053e0:	3001      	adds	r0, #1
 80053e2:	f000 80aa 	beq.w	800553a <_vfiprintf_r+0x20e>
 80053e6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80053e8:	445a      	add	r2, fp
 80053ea:	9209      	str	r2, [sp, #36]	; 0x24
 80053ec:	f89a 3000 	ldrb.w	r3, [sl]
 80053f0:	2b00      	cmp	r3, #0
 80053f2:	f000 80a2 	beq.w	800553a <_vfiprintf_r+0x20e>
 80053f6:	2300      	movs	r3, #0
 80053f8:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80053fc:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8005400:	f10a 0a01 	add.w	sl, sl, #1
 8005404:	9304      	str	r3, [sp, #16]
 8005406:	9307      	str	r3, [sp, #28]
 8005408:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800540c:	931a      	str	r3, [sp, #104]	; 0x68
 800540e:	4654      	mov	r4, sl
 8005410:	2205      	movs	r2, #5
 8005412:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005416:	4858      	ldr	r0, [pc, #352]	; (8005578 <_vfiprintf_r+0x24c>)
 8005418:	f7fa fef2 	bl	8000200 <memchr>
 800541c:	9a04      	ldr	r2, [sp, #16]
 800541e:	b9d8      	cbnz	r0, 8005458 <_vfiprintf_r+0x12c>
 8005420:	06d1      	lsls	r1, r2, #27
 8005422:	bf44      	itt	mi
 8005424:	2320      	movmi	r3, #32
 8005426:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800542a:	0713      	lsls	r3, r2, #28
 800542c:	bf44      	itt	mi
 800542e:	232b      	movmi	r3, #43	; 0x2b
 8005430:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8005434:	f89a 3000 	ldrb.w	r3, [sl]
 8005438:	2b2a      	cmp	r3, #42	; 0x2a
 800543a:	d015      	beq.n	8005468 <_vfiprintf_r+0x13c>
 800543c:	9a07      	ldr	r2, [sp, #28]
 800543e:	4654      	mov	r4, sl
 8005440:	2000      	movs	r0, #0
 8005442:	f04f 0c0a 	mov.w	ip, #10
 8005446:	4621      	mov	r1, r4
 8005448:	f811 3b01 	ldrb.w	r3, [r1], #1
 800544c:	3b30      	subs	r3, #48	; 0x30
 800544e:	2b09      	cmp	r3, #9
 8005450:	d94e      	bls.n	80054f0 <_vfiprintf_r+0x1c4>
 8005452:	b1b0      	cbz	r0, 8005482 <_vfiprintf_r+0x156>
 8005454:	9207      	str	r2, [sp, #28]
 8005456:	e014      	b.n	8005482 <_vfiprintf_r+0x156>
 8005458:	eba0 0308 	sub.w	r3, r0, r8
 800545c:	fa09 f303 	lsl.w	r3, r9, r3
 8005460:	4313      	orrs	r3, r2
 8005462:	9304      	str	r3, [sp, #16]
 8005464:	46a2      	mov	sl, r4
 8005466:	e7d2      	b.n	800540e <_vfiprintf_r+0xe2>
 8005468:	9b03      	ldr	r3, [sp, #12]
 800546a:	1d19      	adds	r1, r3, #4
 800546c:	681b      	ldr	r3, [r3, #0]
 800546e:	9103      	str	r1, [sp, #12]
 8005470:	2b00      	cmp	r3, #0
 8005472:	bfbb      	ittet	lt
 8005474:	425b      	neglt	r3, r3
 8005476:	f042 0202 	orrlt.w	r2, r2, #2
 800547a:	9307      	strge	r3, [sp, #28]
 800547c:	9307      	strlt	r3, [sp, #28]
 800547e:	bfb8      	it	lt
 8005480:	9204      	strlt	r2, [sp, #16]
 8005482:	7823      	ldrb	r3, [r4, #0]
 8005484:	2b2e      	cmp	r3, #46	; 0x2e
 8005486:	d10c      	bne.n	80054a2 <_vfiprintf_r+0x176>
 8005488:	7863      	ldrb	r3, [r4, #1]
 800548a:	2b2a      	cmp	r3, #42	; 0x2a
 800548c:	d135      	bne.n	80054fa <_vfiprintf_r+0x1ce>
 800548e:	9b03      	ldr	r3, [sp, #12]
 8005490:	1d1a      	adds	r2, r3, #4
 8005492:	681b      	ldr	r3, [r3, #0]
 8005494:	9203      	str	r2, [sp, #12]
 8005496:	2b00      	cmp	r3, #0
 8005498:	bfb8      	it	lt
 800549a:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 800549e:	3402      	adds	r4, #2
 80054a0:	9305      	str	r3, [sp, #20]
 80054a2:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8005588 <_vfiprintf_r+0x25c>
 80054a6:	7821      	ldrb	r1, [r4, #0]
 80054a8:	2203      	movs	r2, #3
 80054aa:	4650      	mov	r0, sl
 80054ac:	f7fa fea8 	bl	8000200 <memchr>
 80054b0:	b140      	cbz	r0, 80054c4 <_vfiprintf_r+0x198>
 80054b2:	2340      	movs	r3, #64	; 0x40
 80054b4:	eba0 000a 	sub.w	r0, r0, sl
 80054b8:	fa03 f000 	lsl.w	r0, r3, r0
 80054bc:	9b04      	ldr	r3, [sp, #16]
 80054be:	4303      	orrs	r3, r0
 80054c0:	3401      	adds	r4, #1
 80054c2:	9304      	str	r3, [sp, #16]
 80054c4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80054c8:	482c      	ldr	r0, [pc, #176]	; (800557c <_vfiprintf_r+0x250>)
 80054ca:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80054ce:	2206      	movs	r2, #6
 80054d0:	f7fa fe96 	bl	8000200 <memchr>
 80054d4:	2800      	cmp	r0, #0
 80054d6:	d03f      	beq.n	8005558 <_vfiprintf_r+0x22c>
 80054d8:	4b29      	ldr	r3, [pc, #164]	; (8005580 <_vfiprintf_r+0x254>)
 80054da:	bb1b      	cbnz	r3, 8005524 <_vfiprintf_r+0x1f8>
 80054dc:	9b03      	ldr	r3, [sp, #12]
 80054de:	3307      	adds	r3, #7
 80054e0:	f023 0307 	bic.w	r3, r3, #7
 80054e4:	3308      	adds	r3, #8
 80054e6:	9303      	str	r3, [sp, #12]
 80054e8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80054ea:	443b      	add	r3, r7
 80054ec:	9309      	str	r3, [sp, #36]	; 0x24
 80054ee:	e767      	b.n	80053c0 <_vfiprintf_r+0x94>
 80054f0:	fb0c 3202 	mla	r2, ip, r2, r3
 80054f4:	460c      	mov	r4, r1
 80054f6:	2001      	movs	r0, #1
 80054f8:	e7a5      	b.n	8005446 <_vfiprintf_r+0x11a>
 80054fa:	2300      	movs	r3, #0
 80054fc:	3401      	adds	r4, #1
 80054fe:	9305      	str	r3, [sp, #20]
 8005500:	4619      	mov	r1, r3
 8005502:	f04f 0c0a 	mov.w	ip, #10
 8005506:	4620      	mov	r0, r4
 8005508:	f810 2b01 	ldrb.w	r2, [r0], #1
 800550c:	3a30      	subs	r2, #48	; 0x30
 800550e:	2a09      	cmp	r2, #9
 8005510:	d903      	bls.n	800551a <_vfiprintf_r+0x1ee>
 8005512:	2b00      	cmp	r3, #0
 8005514:	d0c5      	beq.n	80054a2 <_vfiprintf_r+0x176>
 8005516:	9105      	str	r1, [sp, #20]
 8005518:	e7c3      	b.n	80054a2 <_vfiprintf_r+0x176>
 800551a:	fb0c 2101 	mla	r1, ip, r1, r2
 800551e:	4604      	mov	r4, r0
 8005520:	2301      	movs	r3, #1
 8005522:	e7f0      	b.n	8005506 <_vfiprintf_r+0x1da>
 8005524:	ab03      	add	r3, sp, #12
 8005526:	9300      	str	r3, [sp, #0]
 8005528:	462a      	mov	r2, r5
 800552a:	4b16      	ldr	r3, [pc, #88]	; (8005584 <_vfiprintf_r+0x258>)
 800552c:	a904      	add	r1, sp, #16
 800552e:	4630      	mov	r0, r6
 8005530:	f7fd fdd6 	bl	80030e0 <_printf_float>
 8005534:	4607      	mov	r7, r0
 8005536:	1c78      	adds	r0, r7, #1
 8005538:	d1d6      	bne.n	80054e8 <_vfiprintf_r+0x1bc>
 800553a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800553c:	07d9      	lsls	r1, r3, #31
 800553e:	d405      	bmi.n	800554c <_vfiprintf_r+0x220>
 8005540:	89ab      	ldrh	r3, [r5, #12]
 8005542:	059a      	lsls	r2, r3, #22
 8005544:	d402      	bmi.n	800554c <_vfiprintf_r+0x220>
 8005546:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8005548:	f000 faaf 	bl	8005aaa <__retarget_lock_release_recursive>
 800554c:	89ab      	ldrh	r3, [r5, #12]
 800554e:	065b      	lsls	r3, r3, #25
 8005550:	f53f af12 	bmi.w	8005378 <_vfiprintf_r+0x4c>
 8005554:	9809      	ldr	r0, [sp, #36]	; 0x24
 8005556:	e711      	b.n	800537c <_vfiprintf_r+0x50>
 8005558:	ab03      	add	r3, sp, #12
 800555a:	9300      	str	r3, [sp, #0]
 800555c:	462a      	mov	r2, r5
 800555e:	4b09      	ldr	r3, [pc, #36]	; (8005584 <_vfiprintf_r+0x258>)
 8005560:	a904      	add	r1, sp, #16
 8005562:	4630      	mov	r0, r6
 8005564:	f7fe f860 	bl	8003628 <_printf_i>
 8005568:	e7e4      	b.n	8005534 <_vfiprintf_r+0x208>
 800556a:	bf00      	nop
 800556c:	0800614c 	.word	0x0800614c
 8005570:	0800616c 	.word	0x0800616c
 8005574:	0800612c 	.word	0x0800612c
 8005578:	08005fd4 	.word	0x08005fd4
 800557c:	08005fde 	.word	0x08005fde
 8005580:	080030e1 	.word	0x080030e1
 8005584:	08005309 	.word	0x08005309
 8005588:	08005fda 	.word	0x08005fda

0800558c <__swbuf_r>:
 800558c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800558e:	460e      	mov	r6, r1
 8005590:	4614      	mov	r4, r2
 8005592:	4605      	mov	r5, r0
 8005594:	b118      	cbz	r0, 800559e <__swbuf_r+0x12>
 8005596:	6983      	ldr	r3, [r0, #24]
 8005598:	b90b      	cbnz	r3, 800559e <__swbuf_r+0x12>
 800559a:	f000 f9e7 	bl	800596c <__sinit>
 800559e:	4b21      	ldr	r3, [pc, #132]	; (8005624 <__swbuf_r+0x98>)
 80055a0:	429c      	cmp	r4, r3
 80055a2:	d12b      	bne.n	80055fc <__swbuf_r+0x70>
 80055a4:	686c      	ldr	r4, [r5, #4]
 80055a6:	69a3      	ldr	r3, [r4, #24]
 80055a8:	60a3      	str	r3, [r4, #8]
 80055aa:	89a3      	ldrh	r3, [r4, #12]
 80055ac:	071a      	lsls	r2, r3, #28
 80055ae:	d52f      	bpl.n	8005610 <__swbuf_r+0x84>
 80055b0:	6923      	ldr	r3, [r4, #16]
 80055b2:	b36b      	cbz	r3, 8005610 <__swbuf_r+0x84>
 80055b4:	6923      	ldr	r3, [r4, #16]
 80055b6:	6820      	ldr	r0, [r4, #0]
 80055b8:	1ac0      	subs	r0, r0, r3
 80055ba:	6963      	ldr	r3, [r4, #20]
 80055bc:	b2f6      	uxtb	r6, r6
 80055be:	4283      	cmp	r3, r0
 80055c0:	4637      	mov	r7, r6
 80055c2:	dc04      	bgt.n	80055ce <__swbuf_r+0x42>
 80055c4:	4621      	mov	r1, r4
 80055c6:	4628      	mov	r0, r5
 80055c8:	f000 f93c 	bl	8005844 <_fflush_r>
 80055cc:	bb30      	cbnz	r0, 800561c <__swbuf_r+0x90>
 80055ce:	68a3      	ldr	r3, [r4, #8]
 80055d0:	3b01      	subs	r3, #1
 80055d2:	60a3      	str	r3, [r4, #8]
 80055d4:	6823      	ldr	r3, [r4, #0]
 80055d6:	1c5a      	adds	r2, r3, #1
 80055d8:	6022      	str	r2, [r4, #0]
 80055da:	701e      	strb	r6, [r3, #0]
 80055dc:	6963      	ldr	r3, [r4, #20]
 80055de:	3001      	adds	r0, #1
 80055e0:	4283      	cmp	r3, r0
 80055e2:	d004      	beq.n	80055ee <__swbuf_r+0x62>
 80055e4:	89a3      	ldrh	r3, [r4, #12]
 80055e6:	07db      	lsls	r3, r3, #31
 80055e8:	d506      	bpl.n	80055f8 <__swbuf_r+0x6c>
 80055ea:	2e0a      	cmp	r6, #10
 80055ec:	d104      	bne.n	80055f8 <__swbuf_r+0x6c>
 80055ee:	4621      	mov	r1, r4
 80055f0:	4628      	mov	r0, r5
 80055f2:	f000 f927 	bl	8005844 <_fflush_r>
 80055f6:	b988      	cbnz	r0, 800561c <__swbuf_r+0x90>
 80055f8:	4638      	mov	r0, r7
 80055fa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80055fc:	4b0a      	ldr	r3, [pc, #40]	; (8005628 <__swbuf_r+0x9c>)
 80055fe:	429c      	cmp	r4, r3
 8005600:	d101      	bne.n	8005606 <__swbuf_r+0x7a>
 8005602:	68ac      	ldr	r4, [r5, #8]
 8005604:	e7cf      	b.n	80055a6 <__swbuf_r+0x1a>
 8005606:	4b09      	ldr	r3, [pc, #36]	; (800562c <__swbuf_r+0xa0>)
 8005608:	429c      	cmp	r4, r3
 800560a:	bf08      	it	eq
 800560c:	68ec      	ldreq	r4, [r5, #12]
 800560e:	e7ca      	b.n	80055a6 <__swbuf_r+0x1a>
 8005610:	4621      	mov	r1, r4
 8005612:	4628      	mov	r0, r5
 8005614:	f000 f81a 	bl	800564c <__swsetup_r>
 8005618:	2800      	cmp	r0, #0
 800561a:	d0cb      	beq.n	80055b4 <__swbuf_r+0x28>
 800561c:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 8005620:	e7ea      	b.n	80055f8 <__swbuf_r+0x6c>
 8005622:	bf00      	nop
 8005624:	0800614c 	.word	0x0800614c
 8005628:	0800616c 	.word	0x0800616c
 800562c:	0800612c 	.word	0x0800612c

08005630 <__ascii_wctomb>:
 8005630:	b149      	cbz	r1, 8005646 <__ascii_wctomb+0x16>
 8005632:	2aff      	cmp	r2, #255	; 0xff
 8005634:	bf85      	ittet	hi
 8005636:	238a      	movhi	r3, #138	; 0x8a
 8005638:	6003      	strhi	r3, [r0, #0]
 800563a:	700a      	strbls	r2, [r1, #0]
 800563c:	f04f 30ff 	movhi.w	r0, #4294967295	; 0xffffffff
 8005640:	bf98      	it	ls
 8005642:	2001      	movls	r0, #1
 8005644:	4770      	bx	lr
 8005646:	4608      	mov	r0, r1
 8005648:	4770      	bx	lr
	...

0800564c <__swsetup_r>:
 800564c:	4b32      	ldr	r3, [pc, #200]	; (8005718 <__swsetup_r+0xcc>)
 800564e:	b570      	push	{r4, r5, r6, lr}
 8005650:	681d      	ldr	r5, [r3, #0]
 8005652:	4606      	mov	r6, r0
 8005654:	460c      	mov	r4, r1
 8005656:	b125      	cbz	r5, 8005662 <__swsetup_r+0x16>
 8005658:	69ab      	ldr	r3, [r5, #24]
 800565a:	b913      	cbnz	r3, 8005662 <__swsetup_r+0x16>
 800565c:	4628      	mov	r0, r5
 800565e:	f000 f985 	bl	800596c <__sinit>
 8005662:	4b2e      	ldr	r3, [pc, #184]	; (800571c <__swsetup_r+0xd0>)
 8005664:	429c      	cmp	r4, r3
 8005666:	d10f      	bne.n	8005688 <__swsetup_r+0x3c>
 8005668:	686c      	ldr	r4, [r5, #4]
 800566a:	89a3      	ldrh	r3, [r4, #12]
 800566c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8005670:	0719      	lsls	r1, r3, #28
 8005672:	d42c      	bmi.n	80056ce <__swsetup_r+0x82>
 8005674:	06dd      	lsls	r5, r3, #27
 8005676:	d411      	bmi.n	800569c <__swsetup_r+0x50>
 8005678:	2309      	movs	r3, #9
 800567a:	6033      	str	r3, [r6, #0]
 800567c:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8005680:	81a3      	strh	r3, [r4, #12]
 8005682:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8005686:	e03e      	b.n	8005706 <__swsetup_r+0xba>
 8005688:	4b25      	ldr	r3, [pc, #148]	; (8005720 <__swsetup_r+0xd4>)
 800568a:	429c      	cmp	r4, r3
 800568c:	d101      	bne.n	8005692 <__swsetup_r+0x46>
 800568e:	68ac      	ldr	r4, [r5, #8]
 8005690:	e7eb      	b.n	800566a <__swsetup_r+0x1e>
 8005692:	4b24      	ldr	r3, [pc, #144]	; (8005724 <__swsetup_r+0xd8>)
 8005694:	429c      	cmp	r4, r3
 8005696:	bf08      	it	eq
 8005698:	68ec      	ldreq	r4, [r5, #12]
 800569a:	e7e6      	b.n	800566a <__swsetup_r+0x1e>
 800569c:	0758      	lsls	r0, r3, #29
 800569e:	d512      	bpl.n	80056c6 <__swsetup_r+0x7a>
 80056a0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80056a2:	b141      	cbz	r1, 80056b6 <__swsetup_r+0x6a>
 80056a4:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80056a8:	4299      	cmp	r1, r3
 80056aa:	d002      	beq.n	80056b2 <__swsetup_r+0x66>
 80056ac:	4630      	mov	r0, r6
 80056ae:	f7ff fb31 	bl	8004d14 <_free_r>
 80056b2:	2300      	movs	r3, #0
 80056b4:	6363      	str	r3, [r4, #52]	; 0x34
 80056b6:	89a3      	ldrh	r3, [r4, #12]
 80056b8:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 80056bc:	81a3      	strh	r3, [r4, #12]
 80056be:	2300      	movs	r3, #0
 80056c0:	6063      	str	r3, [r4, #4]
 80056c2:	6923      	ldr	r3, [r4, #16]
 80056c4:	6023      	str	r3, [r4, #0]
 80056c6:	89a3      	ldrh	r3, [r4, #12]
 80056c8:	f043 0308 	orr.w	r3, r3, #8
 80056cc:	81a3      	strh	r3, [r4, #12]
 80056ce:	6923      	ldr	r3, [r4, #16]
 80056d0:	b94b      	cbnz	r3, 80056e6 <__swsetup_r+0x9a>
 80056d2:	89a3      	ldrh	r3, [r4, #12]
 80056d4:	f403 7320 	and.w	r3, r3, #640	; 0x280
 80056d8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80056dc:	d003      	beq.n	80056e6 <__swsetup_r+0x9a>
 80056de:	4621      	mov	r1, r4
 80056e0:	4630      	mov	r0, r6
 80056e2:	f000 fa09 	bl	8005af8 <__smakebuf_r>
 80056e6:	89a0      	ldrh	r0, [r4, #12]
 80056e8:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80056ec:	f010 0301 	ands.w	r3, r0, #1
 80056f0:	d00a      	beq.n	8005708 <__swsetup_r+0xbc>
 80056f2:	2300      	movs	r3, #0
 80056f4:	60a3      	str	r3, [r4, #8]
 80056f6:	6963      	ldr	r3, [r4, #20]
 80056f8:	425b      	negs	r3, r3
 80056fa:	61a3      	str	r3, [r4, #24]
 80056fc:	6923      	ldr	r3, [r4, #16]
 80056fe:	b943      	cbnz	r3, 8005712 <__swsetup_r+0xc6>
 8005700:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8005704:	d1ba      	bne.n	800567c <__swsetup_r+0x30>
 8005706:	bd70      	pop	{r4, r5, r6, pc}
 8005708:	0781      	lsls	r1, r0, #30
 800570a:	bf58      	it	pl
 800570c:	6963      	ldrpl	r3, [r4, #20]
 800570e:	60a3      	str	r3, [r4, #8]
 8005710:	e7f4      	b.n	80056fc <__swsetup_r+0xb0>
 8005712:	2000      	movs	r0, #0
 8005714:	e7f7      	b.n	8005706 <__swsetup_r+0xba>
 8005716:	bf00      	nop
 8005718:	20000010 	.word	0x20000010
 800571c:	0800614c 	.word	0x0800614c
 8005720:	0800616c 	.word	0x0800616c
 8005724:	0800612c 	.word	0x0800612c

08005728 <abort>:
 8005728:	b508      	push	{r3, lr}
 800572a:	2006      	movs	r0, #6
 800572c:	f000 fa54 	bl	8005bd8 <raise>
 8005730:	2001      	movs	r0, #1
 8005732:	f7fb fee7 	bl	8001504 <_exit>
	...

08005738 <__sflush_r>:
 8005738:	898a      	ldrh	r2, [r1, #12]
 800573a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800573e:	4605      	mov	r5, r0
 8005740:	0710      	lsls	r0, r2, #28
 8005742:	460c      	mov	r4, r1
 8005744:	d458      	bmi.n	80057f8 <__sflush_r+0xc0>
 8005746:	684b      	ldr	r3, [r1, #4]
 8005748:	2b00      	cmp	r3, #0
 800574a:	dc05      	bgt.n	8005758 <__sflush_r+0x20>
 800574c:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800574e:	2b00      	cmp	r3, #0
 8005750:	dc02      	bgt.n	8005758 <__sflush_r+0x20>
 8005752:	2000      	movs	r0, #0
 8005754:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005758:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800575a:	2e00      	cmp	r6, #0
 800575c:	d0f9      	beq.n	8005752 <__sflush_r+0x1a>
 800575e:	2300      	movs	r3, #0
 8005760:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8005764:	682f      	ldr	r7, [r5, #0]
 8005766:	602b      	str	r3, [r5, #0]
 8005768:	d032      	beq.n	80057d0 <__sflush_r+0x98>
 800576a:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800576c:	89a3      	ldrh	r3, [r4, #12]
 800576e:	075a      	lsls	r2, r3, #29
 8005770:	d505      	bpl.n	800577e <__sflush_r+0x46>
 8005772:	6863      	ldr	r3, [r4, #4]
 8005774:	1ac0      	subs	r0, r0, r3
 8005776:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8005778:	b10b      	cbz	r3, 800577e <__sflush_r+0x46>
 800577a:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800577c:	1ac0      	subs	r0, r0, r3
 800577e:	2300      	movs	r3, #0
 8005780:	4602      	mov	r2, r0
 8005782:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8005784:	6a21      	ldr	r1, [r4, #32]
 8005786:	4628      	mov	r0, r5
 8005788:	47b0      	blx	r6
 800578a:	1c43      	adds	r3, r0, #1
 800578c:	89a3      	ldrh	r3, [r4, #12]
 800578e:	d106      	bne.n	800579e <__sflush_r+0x66>
 8005790:	6829      	ldr	r1, [r5, #0]
 8005792:	291d      	cmp	r1, #29
 8005794:	d82c      	bhi.n	80057f0 <__sflush_r+0xb8>
 8005796:	4a2a      	ldr	r2, [pc, #168]	; (8005840 <__sflush_r+0x108>)
 8005798:	40ca      	lsrs	r2, r1
 800579a:	07d6      	lsls	r6, r2, #31
 800579c:	d528      	bpl.n	80057f0 <__sflush_r+0xb8>
 800579e:	2200      	movs	r2, #0
 80057a0:	6062      	str	r2, [r4, #4]
 80057a2:	04d9      	lsls	r1, r3, #19
 80057a4:	6922      	ldr	r2, [r4, #16]
 80057a6:	6022      	str	r2, [r4, #0]
 80057a8:	d504      	bpl.n	80057b4 <__sflush_r+0x7c>
 80057aa:	1c42      	adds	r2, r0, #1
 80057ac:	d101      	bne.n	80057b2 <__sflush_r+0x7a>
 80057ae:	682b      	ldr	r3, [r5, #0]
 80057b0:	b903      	cbnz	r3, 80057b4 <__sflush_r+0x7c>
 80057b2:	6560      	str	r0, [r4, #84]	; 0x54
 80057b4:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80057b6:	602f      	str	r7, [r5, #0]
 80057b8:	2900      	cmp	r1, #0
 80057ba:	d0ca      	beq.n	8005752 <__sflush_r+0x1a>
 80057bc:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80057c0:	4299      	cmp	r1, r3
 80057c2:	d002      	beq.n	80057ca <__sflush_r+0x92>
 80057c4:	4628      	mov	r0, r5
 80057c6:	f7ff faa5 	bl	8004d14 <_free_r>
 80057ca:	2000      	movs	r0, #0
 80057cc:	6360      	str	r0, [r4, #52]	; 0x34
 80057ce:	e7c1      	b.n	8005754 <__sflush_r+0x1c>
 80057d0:	6a21      	ldr	r1, [r4, #32]
 80057d2:	2301      	movs	r3, #1
 80057d4:	4628      	mov	r0, r5
 80057d6:	47b0      	blx	r6
 80057d8:	1c41      	adds	r1, r0, #1
 80057da:	d1c7      	bne.n	800576c <__sflush_r+0x34>
 80057dc:	682b      	ldr	r3, [r5, #0]
 80057de:	2b00      	cmp	r3, #0
 80057e0:	d0c4      	beq.n	800576c <__sflush_r+0x34>
 80057e2:	2b1d      	cmp	r3, #29
 80057e4:	d001      	beq.n	80057ea <__sflush_r+0xb2>
 80057e6:	2b16      	cmp	r3, #22
 80057e8:	d101      	bne.n	80057ee <__sflush_r+0xb6>
 80057ea:	602f      	str	r7, [r5, #0]
 80057ec:	e7b1      	b.n	8005752 <__sflush_r+0x1a>
 80057ee:	89a3      	ldrh	r3, [r4, #12]
 80057f0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80057f4:	81a3      	strh	r3, [r4, #12]
 80057f6:	e7ad      	b.n	8005754 <__sflush_r+0x1c>
 80057f8:	690f      	ldr	r7, [r1, #16]
 80057fa:	2f00      	cmp	r7, #0
 80057fc:	d0a9      	beq.n	8005752 <__sflush_r+0x1a>
 80057fe:	0793      	lsls	r3, r2, #30
 8005800:	680e      	ldr	r6, [r1, #0]
 8005802:	bf08      	it	eq
 8005804:	694b      	ldreq	r3, [r1, #20]
 8005806:	600f      	str	r7, [r1, #0]
 8005808:	bf18      	it	ne
 800580a:	2300      	movne	r3, #0
 800580c:	eba6 0807 	sub.w	r8, r6, r7
 8005810:	608b      	str	r3, [r1, #8]
 8005812:	f1b8 0f00 	cmp.w	r8, #0
 8005816:	dd9c      	ble.n	8005752 <__sflush_r+0x1a>
 8005818:	6a21      	ldr	r1, [r4, #32]
 800581a:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800581c:	4643      	mov	r3, r8
 800581e:	463a      	mov	r2, r7
 8005820:	4628      	mov	r0, r5
 8005822:	47b0      	blx	r6
 8005824:	2800      	cmp	r0, #0
 8005826:	dc06      	bgt.n	8005836 <__sflush_r+0xfe>
 8005828:	89a3      	ldrh	r3, [r4, #12]
 800582a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800582e:	81a3      	strh	r3, [r4, #12]
 8005830:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8005834:	e78e      	b.n	8005754 <__sflush_r+0x1c>
 8005836:	4407      	add	r7, r0
 8005838:	eba8 0800 	sub.w	r8, r8, r0
 800583c:	e7e9      	b.n	8005812 <__sflush_r+0xda>
 800583e:	bf00      	nop
 8005840:	20400001 	.word	0x20400001

08005844 <_fflush_r>:
 8005844:	b538      	push	{r3, r4, r5, lr}
 8005846:	690b      	ldr	r3, [r1, #16]
 8005848:	4605      	mov	r5, r0
 800584a:	460c      	mov	r4, r1
 800584c:	b913      	cbnz	r3, 8005854 <_fflush_r+0x10>
 800584e:	2500      	movs	r5, #0
 8005850:	4628      	mov	r0, r5
 8005852:	bd38      	pop	{r3, r4, r5, pc}
 8005854:	b118      	cbz	r0, 800585e <_fflush_r+0x1a>
 8005856:	6983      	ldr	r3, [r0, #24]
 8005858:	b90b      	cbnz	r3, 800585e <_fflush_r+0x1a>
 800585a:	f000 f887 	bl	800596c <__sinit>
 800585e:	4b14      	ldr	r3, [pc, #80]	; (80058b0 <_fflush_r+0x6c>)
 8005860:	429c      	cmp	r4, r3
 8005862:	d11b      	bne.n	800589c <_fflush_r+0x58>
 8005864:	686c      	ldr	r4, [r5, #4]
 8005866:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800586a:	2b00      	cmp	r3, #0
 800586c:	d0ef      	beq.n	800584e <_fflush_r+0xa>
 800586e:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8005870:	07d0      	lsls	r0, r2, #31
 8005872:	d404      	bmi.n	800587e <_fflush_r+0x3a>
 8005874:	0599      	lsls	r1, r3, #22
 8005876:	d402      	bmi.n	800587e <_fflush_r+0x3a>
 8005878:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800587a:	f000 f915 	bl	8005aa8 <__retarget_lock_acquire_recursive>
 800587e:	4628      	mov	r0, r5
 8005880:	4621      	mov	r1, r4
 8005882:	f7ff ff59 	bl	8005738 <__sflush_r>
 8005886:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8005888:	07da      	lsls	r2, r3, #31
 800588a:	4605      	mov	r5, r0
 800588c:	d4e0      	bmi.n	8005850 <_fflush_r+0xc>
 800588e:	89a3      	ldrh	r3, [r4, #12]
 8005890:	059b      	lsls	r3, r3, #22
 8005892:	d4dd      	bmi.n	8005850 <_fflush_r+0xc>
 8005894:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8005896:	f000 f908 	bl	8005aaa <__retarget_lock_release_recursive>
 800589a:	e7d9      	b.n	8005850 <_fflush_r+0xc>
 800589c:	4b05      	ldr	r3, [pc, #20]	; (80058b4 <_fflush_r+0x70>)
 800589e:	429c      	cmp	r4, r3
 80058a0:	d101      	bne.n	80058a6 <_fflush_r+0x62>
 80058a2:	68ac      	ldr	r4, [r5, #8]
 80058a4:	e7df      	b.n	8005866 <_fflush_r+0x22>
 80058a6:	4b04      	ldr	r3, [pc, #16]	; (80058b8 <_fflush_r+0x74>)
 80058a8:	429c      	cmp	r4, r3
 80058aa:	bf08      	it	eq
 80058ac:	68ec      	ldreq	r4, [r5, #12]
 80058ae:	e7da      	b.n	8005866 <_fflush_r+0x22>
 80058b0:	0800614c 	.word	0x0800614c
 80058b4:	0800616c 	.word	0x0800616c
 80058b8:	0800612c 	.word	0x0800612c

080058bc <std>:
 80058bc:	2300      	movs	r3, #0
 80058be:	b510      	push	{r4, lr}
 80058c0:	4604      	mov	r4, r0
 80058c2:	e9c0 3300 	strd	r3, r3, [r0]
 80058c6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80058ca:	6083      	str	r3, [r0, #8]
 80058cc:	8181      	strh	r1, [r0, #12]
 80058ce:	6643      	str	r3, [r0, #100]	; 0x64
 80058d0:	81c2      	strh	r2, [r0, #14]
 80058d2:	6183      	str	r3, [r0, #24]
 80058d4:	4619      	mov	r1, r3
 80058d6:	2208      	movs	r2, #8
 80058d8:	305c      	adds	r0, #92	; 0x5c
 80058da:	f7fd fb59 	bl	8002f90 <memset>
 80058de:	4b05      	ldr	r3, [pc, #20]	; (80058f4 <std+0x38>)
 80058e0:	6263      	str	r3, [r4, #36]	; 0x24
 80058e2:	4b05      	ldr	r3, [pc, #20]	; (80058f8 <std+0x3c>)
 80058e4:	62a3      	str	r3, [r4, #40]	; 0x28
 80058e6:	4b05      	ldr	r3, [pc, #20]	; (80058fc <std+0x40>)
 80058e8:	62e3      	str	r3, [r4, #44]	; 0x2c
 80058ea:	4b05      	ldr	r3, [pc, #20]	; (8005900 <std+0x44>)
 80058ec:	6224      	str	r4, [r4, #32]
 80058ee:	6323      	str	r3, [r4, #48]	; 0x30
 80058f0:	bd10      	pop	{r4, pc}
 80058f2:	bf00      	nop
 80058f4:	08005c11 	.word	0x08005c11
 80058f8:	08005c33 	.word	0x08005c33
 80058fc:	08005c6b 	.word	0x08005c6b
 8005900:	08005c8f 	.word	0x08005c8f

08005904 <_cleanup_r>:
 8005904:	4901      	ldr	r1, [pc, #4]	; (800590c <_cleanup_r+0x8>)
 8005906:	f000 b8af 	b.w	8005a68 <_fwalk_reent>
 800590a:	bf00      	nop
 800590c:	08005845 	.word	0x08005845

08005910 <__sfmoreglue>:
 8005910:	b570      	push	{r4, r5, r6, lr}
 8005912:	2268      	movs	r2, #104	; 0x68
 8005914:	1e4d      	subs	r5, r1, #1
 8005916:	4355      	muls	r5, r2
 8005918:	460e      	mov	r6, r1
 800591a:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800591e:	f7ff fa65 	bl	8004dec <_malloc_r>
 8005922:	4604      	mov	r4, r0
 8005924:	b140      	cbz	r0, 8005938 <__sfmoreglue+0x28>
 8005926:	2100      	movs	r1, #0
 8005928:	e9c0 1600 	strd	r1, r6, [r0]
 800592c:	300c      	adds	r0, #12
 800592e:	60a0      	str	r0, [r4, #8]
 8005930:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8005934:	f7fd fb2c 	bl	8002f90 <memset>
 8005938:	4620      	mov	r0, r4
 800593a:	bd70      	pop	{r4, r5, r6, pc}

0800593c <__sfp_lock_acquire>:
 800593c:	4801      	ldr	r0, [pc, #4]	; (8005944 <__sfp_lock_acquire+0x8>)
 800593e:	f000 b8b3 	b.w	8005aa8 <__retarget_lock_acquire_recursive>
 8005942:	bf00      	nop
 8005944:	20000265 	.word	0x20000265

08005948 <__sfp_lock_release>:
 8005948:	4801      	ldr	r0, [pc, #4]	; (8005950 <__sfp_lock_release+0x8>)
 800594a:	f000 b8ae 	b.w	8005aaa <__retarget_lock_release_recursive>
 800594e:	bf00      	nop
 8005950:	20000265 	.word	0x20000265

08005954 <__sinit_lock_acquire>:
 8005954:	4801      	ldr	r0, [pc, #4]	; (800595c <__sinit_lock_acquire+0x8>)
 8005956:	f000 b8a7 	b.w	8005aa8 <__retarget_lock_acquire_recursive>
 800595a:	bf00      	nop
 800595c:	20000266 	.word	0x20000266

08005960 <__sinit_lock_release>:
 8005960:	4801      	ldr	r0, [pc, #4]	; (8005968 <__sinit_lock_release+0x8>)
 8005962:	f000 b8a2 	b.w	8005aaa <__retarget_lock_release_recursive>
 8005966:	bf00      	nop
 8005968:	20000266 	.word	0x20000266

0800596c <__sinit>:
 800596c:	b510      	push	{r4, lr}
 800596e:	4604      	mov	r4, r0
 8005970:	f7ff fff0 	bl	8005954 <__sinit_lock_acquire>
 8005974:	69a3      	ldr	r3, [r4, #24]
 8005976:	b11b      	cbz	r3, 8005980 <__sinit+0x14>
 8005978:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800597c:	f7ff bff0 	b.w	8005960 <__sinit_lock_release>
 8005980:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8005984:	6523      	str	r3, [r4, #80]	; 0x50
 8005986:	4b13      	ldr	r3, [pc, #76]	; (80059d4 <__sinit+0x68>)
 8005988:	4a13      	ldr	r2, [pc, #76]	; (80059d8 <__sinit+0x6c>)
 800598a:	681b      	ldr	r3, [r3, #0]
 800598c:	62a2      	str	r2, [r4, #40]	; 0x28
 800598e:	42a3      	cmp	r3, r4
 8005990:	bf04      	itt	eq
 8005992:	2301      	moveq	r3, #1
 8005994:	61a3      	streq	r3, [r4, #24]
 8005996:	4620      	mov	r0, r4
 8005998:	f000 f820 	bl	80059dc <__sfp>
 800599c:	6060      	str	r0, [r4, #4]
 800599e:	4620      	mov	r0, r4
 80059a0:	f000 f81c 	bl	80059dc <__sfp>
 80059a4:	60a0      	str	r0, [r4, #8]
 80059a6:	4620      	mov	r0, r4
 80059a8:	f000 f818 	bl	80059dc <__sfp>
 80059ac:	2200      	movs	r2, #0
 80059ae:	60e0      	str	r0, [r4, #12]
 80059b0:	2104      	movs	r1, #4
 80059b2:	6860      	ldr	r0, [r4, #4]
 80059b4:	f7ff ff82 	bl	80058bc <std>
 80059b8:	68a0      	ldr	r0, [r4, #8]
 80059ba:	2201      	movs	r2, #1
 80059bc:	2109      	movs	r1, #9
 80059be:	f7ff ff7d 	bl	80058bc <std>
 80059c2:	68e0      	ldr	r0, [r4, #12]
 80059c4:	2202      	movs	r2, #2
 80059c6:	2112      	movs	r1, #18
 80059c8:	f7ff ff78 	bl	80058bc <std>
 80059cc:	2301      	movs	r3, #1
 80059ce:	61a3      	str	r3, [r4, #24]
 80059d0:	e7d2      	b.n	8005978 <__sinit+0xc>
 80059d2:	bf00      	nop
 80059d4:	08005db0 	.word	0x08005db0
 80059d8:	08005905 	.word	0x08005905

080059dc <__sfp>:
 80059dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80059de:	4607      	mov	r7, r0
 80059e0:	f7ff ffac 	bl	800593c <__sfp_lock_acquire>
 80059e4:	4b1e      	ldr	r3, [pc, #120]	; (8005a60 <__sfp+0x84>)
 80059e6:	681e      	ldr	r6, [r3, #0]
 80059e8:	69b3      	ldr	r3, [r6, #24]
 80059ea:	b913      	cbnz	r3, 80059f2 <__sfp+0x16>
 80059ec:	4630      	mov	r0, r6
 80059ee:	f7ff ffbd 	bl	800596c <__sinit>
 80059f2:	3648      	adds	r6, #72	; 0x48
 80059f4:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 80059f8:	3b01      	subs	r3, #1
 80059fa:	d503      	bpl.n	8005a04 <__sfp+0x28>
 80059fc:	6833      	ldr	r3, [r6, #0]
 80059fe:	b30b      	cbz	r3, 8005a44 <__sfp+0x68>
 8005a00:	6836      	ldr	r6, [r6, #0]
 8005a02:	e7f7      	b.n	80059f4 <__sfp+0x18>
 8005a04:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8005a08:	b9d5      	cbnz	r5, 8005a40 <__sfp+0x64>
 8005a0a:	4b16      	ldr	r3, [pc, #88]	; (8005a64 <__sfp+0x88>)
 8005a0c:	60e3      	str	r3, [r4, #12]
 8005a0e:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8005a12:	6665      	str	r5, [r4, #100]	; 0x64
 8005a14:	f000 f847 	bl	8005aa6 <__retarget_lock_init_recursive>
 8005a18:	f7ff ff96 	bl	8005948 <__sfp_lock_release>
 8005a1c:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8005a20:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8005a24:	6025      	str	r5, [r4, #0]
 8005a26:	61a5      	str	r5, [r4, #24]
 8005a28:	2208      	movs	r2, #8
 8005a2a:	4629      	mov	r1, r5
 8005a2c:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8005a30:	f7fd faae 	bl	8002f90 <memset>
 8005a34:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8005a38:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8005a3c:	4620      	mov	r0, r4
 8005a3e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005a40:	3468      	adds	r4, #104	; 0x68
 8005a42:	e7d9      	b.n	80059f8 <__sfp+0x1c>
 8005a44:	2104      	movs	r1, #4
 8005a46:	4638      	mov	r0, r7
 8005a48:	f7ff ff62 	bl	8005910 <__sfmoreglue>
 8005a4c:	4604      	mov	r4, r0
 8005a4e:	6030      	str	r0, [r6, #0]
 8005a50:	2800      	cmp	r0, #0
 8005a52:	d1d5      	bne.n	8005a00 <__sfp+0x24>
 8005a54:	f7ff ff78 	bl	8005948 <__sfp_lock_release>
 8005a58:	230c      	movs	r3, #12
 8005a5a:	603b      	str	r3, [r7, #0]
 8005a5c:	e7ee      	b.n	8005a3c <__sfp+0x60>
 8005a5e:	bf00      	nop
 8005a60:	08005db0 	.word	0x08005db0
 8005a64:	ffff0001 	.word	0xffff0001

08005a68 <_fwalk_reent>:
 8005a68:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005a6c:	4606      	mov	r6, r0
 8005a6e:	4688      	mov	r8, r1
 8005a70:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8005a74:	2700      	movs	r7, #0
 8005a76:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8005a7a:	f1b9 0901 	subs.w	r9, r9, #1
 8005a7e:	d505      	bpl.n	8005a8c <_fwalk_reent+0x24>
 8005a80:	6824      	ldr	r4, [r4, #0]
 8005a82:	2c00      	cmp	r4, #0
 8005a84:	d1f7      	bne.n	8005a76 <_fwalk_reent+0xe>
 8005a86:	4638      	mov	r0, r7
 8005a88:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005a8c:	89ab      	ldrh	r3, [r5, #12]
 8005a8e:	2b01      	cmp	r3, #1
 8005a90:	d907      	bls.n	8005aa2 <_fwalk_reent+0x3a>
 8005a92:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8005a96:	3301      	adds	r3, #1
 8005a98:	d003      	beq.n	8005aa2 <_fwalk_reent+0x3a>
 8005a9a:	4629      	mov	r1, r5
 8005a9c:	4630      	mov	r0, r6
 8005a9e:	47c0      	blx	r8
 8005aa0:	4307      	orrs	r7, r0
 8005aa2:	3568      	adds	r5, #104	; 0x68
 8005aa4:	e7e9      	b.n	8005a7a <_fwalk_reent+0x12>

08005aa6 <__retarget_lock_init_recursive>:
 8005aa6:	4770      	bx	lr

08005aa8 <__retarget_lock_acquire_recursive>:
 8005aa8:	4770      	bx	lr

08005aaa <__retarget_lock_release_recursive>:
 8005aaa:	4770      	bx	lr

08005aac <__swhatbuf_r>:
 8005aac:	b570      	push	{r4, r5, r6, lr}
 8005aae:	460e      	mov	r6, r1
 8005ab0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005ab4:	2900      	cmp	r1, #0
 8005ab6:	b096      	sub	sp, #88	; 0x58
 8005ab8:	4614      	mov	r4, r2
 8005aba:	461d      	mov	r5, r3
 8005abc:	da08      	bge.n	8005ad0 <__swhatbuf_r+0x24>
 8005abe:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 8005ac2:	2200      	movs	r2, #0
 8005ac4:	602a      	str	r2, [r5, #0]
 8005ac6:	061a      	lsls	r2, r3, #24
 8005ac8:	d410      	bmi.n	8005aec <__swhatbuf_r+0x40>
 8005aca:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8005ace:	e00e      	b.n	8005aee <__swhatbuf_r+0x42>
 8005ad0:	466a      	mov	r2, sp
 8005ad2:	f000 f903 	bl	8005cdc <_fstat_r>
 8005ad6:	2800      	cmp	r0, #0
 8005ad8:	dbf1      	blt.n	8005abe <__swhatbuf_r+0x12>
 8005ada:	9a01      	ldr	r2, [sp, #4]
 8005adc:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8005ae0:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8005ae4:	425a      	negs	r2, r3
 8005ae6:	415a      	adcs	r2, r3
 8005ae8:	602a      	str	r2, [r5, #0]
 8005aea:	e7ee      	b.n	8005aca <__swhatbuf_r+0x1e>
 8005aec:	2340      	movs	r3, #64	; 0x40
 8005aee:	2000      	movs	r0, #0
 8005af0:	6023      	str	r3, [r4, #0]
 8005af2:	b016      	add	sp, #88	; 0x58
 8005af4:	bd70      	pop	{r4, r5, r6, pc}
	...

08005af8 <__smakebuf_r>:
 8005af8:	898b      	ldrh	r3, [r1, #12]
 8005afa:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8005afc:	079d      	lsls	r5, r3, #30
 8005afe:	4606      	mov	r6, r0
 8005b00:	460c      	mov	r4, r1
 8005b02:	d507      	bpl.n	8005b14 <__smakebuf_r+0x1c>
 8005b04:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8005b08:	6023      	str	r3, [r4, #0]
 8005b0a:	6123      	str	r3, [r4, #16]
 8005b0c:	2301      	movs	r3, #1
 8005b0e:	6163      	str	r3, [r4, #20]
 8005b10:	b002      	add	sp, #8
 8005b12:	bd70      	pop	{r4, r5, r6, pc}
 8005b14:	ab01      	add	r3, sp, #4
 8005b16:	466a      	mov	r2, sp
 8005b18:	f7ff ffc8 	bl	8005aac <__swhatbuf_r>
 8005b1c:	9900      	ldr	r1, [sp, #0]
 8005b1e:	4605      	mov	r5, r0
 8005b20:	4630      	mov	r0, r6
 8005b22:	f7ff f963 	bl	8004dec <_malloc_r>
 8005b26:	b948      	cbnz	r0, 8005b3c <__smakebuf_r+0x44>
 8005b28:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005b2c:	059a      	lsls	r2, r3, #22
 8005b2e:	d4ef      	bmi.n	8005b10 <__smakebuf_r+0x18>
 8005b30:	f023 0303 	bic.w	r3, r3, #3
 8005b34:	f043 0302 	orr.w	r3, r3, #2
 8005b38:	81a3      	strh	r3, [r4, #12]
 8005b3a:	e7e3      	b.n	8005b04 <__smakebuf_r+0xc>
 8005b3c:	4b0d      	ldr	r3, [pc, #52]	; (8005b74 <__smakebuf_r+0x7c>)
 8005b3e:	62b3      	str	r3, [r6, #40]	; 0x28
 8005b40:	89a3      	ldrh	r3, [r4, #12]
 8005b42:	6020      	str	r0, [r4, #0]
 8005b44:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005b48:	81a3      	strh	r3, [r4, #12]
 8005b4a:	9b00      	ldr	r3, [sp, #0]
 8005b4c:	6163      	str	r3, [r4, #20]
 8005b4e:	9b01      	ldr	r3, [sp, #4]
 8005b50:	6120      	str	r0, [r4, #16]
 8005b52:	b15b      	cbz	r3, 8005b6c <__smakebuf_r+0x74>
 8005b54:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005b58:	4630      	mov	r0, r6
 8005b5a:	f000 f8d1 	bl	8005d00 <_isatty_r>
 8005b5e:	b128      	cbz	r0, 8005b6c <__smakebuf_r+0x74>
 8005b60:	89a3      	ldrh	r3, [r4, #12]
 8005b62:	f023 0303 	bic.w	r3, r3, #3
 8005b66:	f043 0301 	orr.w	r3, r3, #1
 8005b6a:	81a3      	strh	r3, [r4, #12]
 8005b6c:	89a0      	ldrh	r0, [r4, #12]
 8005b6e:	4305      	orrs	r5, r0
 8005b70:	81a5      	strh	r5, [r4, #12]
 8005b72:	e7cd      	b.n	8005b10 <__smakebuf_r+0x18>
 8005b74:	08005905 	.word	0x08005905

08005b78 <_malloc_usable_size_r>:
 8005b78:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005b7c:	1f18      	subs	r0, r3, #4
 8005b7e:	2b00      	cmp	r3, #0
 8005b80:	bfbc      	itt	lt
 8005b82:	580b      	ldrlt	r3, [r1, r0]
 8005b84:	18c0      	addlt	r0, r0, r3
 8005b86:	4770      	bx	lr

08005b88 <_raise_r>:
 8005b88:	291f      	cmp	r1, #31
 8005b8a:	b538      	push	{r3, r4, r5, lr}
 8005b8c:	4604      	mov	r4, r0
 8005b8e:	460d      	mov	r5, r1
 8005b90:	d904      	bls.n	8005b9c <_raise_r+0x14>
 8005b92:	2316      	movs	r3, #22
 8005b94:	6003      	str	r3, [r0, #0]
 8005b96:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8005b9a:	bd38      	pop	{r3, r4, r5, pc}
 8005b9c:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8005b9e:	b112      	cbz	r2, 8005ba6 <_raise_r+0x1e>
 8005ba0:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8005ba4:	b94b      	cbnz	r3, 8005bba <_raise_r+0x32>
 8005ba6:	4620      	mov	r0, r4
 8005ba8:	f000 f830 	bl	8005c0c <_getpid_r>
 8005bac:	462a      	mov	r2, r5
 8005bae:	4601      	mov	r1, r0
 8005bb0:	4620      	mov	r0, r4
 8005bb2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8005bb6:	f000 b817 	b.w	8005be8 <_kill_r>
 8005bba:	2b01      	cmp	r3, #1
 8005bbc:	d00a      	beq.n	8005bd4 <_raise_r+0x4c>
 8005bbe:	1c59      	adds	r1, r3, #1
 8005bc0:	d103      	bne.n	8005bca <_raise_r+0x42>
 8005bc2:	2316      	movs	r3, #22
 8005bc4:	6003      	str	r3, [r0, #0]
 8005bc6:	2001      	movs	r0, #1
 8005bc8:	e7e7      	b.n	8005b9a <_raise_r+0x12>
 8005bca:	2400      	movs	r4, #0
 8005bcc:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8005bd0:	4628      	mov	r0, r5
 8005bd2:	4798      	blx	r3
 8005bd4:	2000      	movs	r0, #0
 8005bd6:	e7e0      	b.n	8005b9a <_raise_r+0x12>

08005bd8 <raise>:
 8005bd8:	4b02      	ldr	r3, [pc, #8]	; (8005be4 <raise+0xc>)
 8005bda:	4601      	mov	r1, r0
 8005bdc:	6818      	ldr	r0, [r3, #0]
 8005bde:	f7ff bfd3 	b.w	8005b88 <_raise_r>
 8005be2:	bf00      	nop
 8005be4:	20000010 	.word	0x20000010

08005be8 <_kill_r>:
 8005be8:	b538      	push	{r3, r4, r5, lr}
 8005bea:	4d07      	ldr	r5, [pc, #28]	; (8005c08 <_kill_r+0x20>)
 8005bec:	2300      	movs	r3, #0
 8005bee:	4604      	mov	r4, r0
 8005bf0:	4608      	mov	r0, r1
 8005bf2:	4611      	mov	r1, r2
 8005bf4:	602b      	str	r3, [r5, #0]
 8005bf6:	f7fb fc75 	bl	80014e4 <_kill>
 8005bfa:	1c43      	adds	r3, r0, #1
 8005bfc:	d102      	bne.n	8005c04 <_kill_r+0x1c>
 8005bfe:	682b      	ldr	r3, [r5, #0]
 8005c00:	b103      	cbz	r3, 8005c04 <_kill_r+0x1c>
 8005c02:	6023      	str	r3, [r4, #0]
 8005c04:	bd38      	pop	{r3, r4, r5, pc}
 8005c06:	bf00      	nop
 8005c08:	20000260 	.word	0x20000260

08005c0c <_getpid_r>:
 8005c0c:	f7fb bc62 	b.w	80014d4 <_getpid>

08005c10 <__sread>:
 8005c10:	b510      	push	{r4, lr}
 8005c12:	460c      	mov	r4, r1
 8005c14:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005c18:	f000 f894 	bl	8005d44 <_read_r>
 8005c1c:	2800      	cmp	r0, #0
 8005c1e:	bfab      	itete	ge
 8005c20:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8005c22:	89a3      	ldrhlt	r3, [r4, #12]
 8005c24:	181b      	addge	r3, r3, r0
 8005c26:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8005c2a:	bfac      	ite	ge
 8005c2c:	6563      	strge	r3, [r4, #84]	; 0x54
 8005c2e:	81a3      	strhlt	r3, [r4, #12]
 8005c30:	bd10      	pop	{r4, pc}

08005c32 <__swrite>:
 8005c32:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005c36:	461f      	mov	r7, r3
 8005c38:	898b      	ldrh	r3, [r1, #12]
 8005c3a:	05db      	lsls	r3, r3, #23
 8005c3c:	4605      	mov	r5, r0
 8005c3e:	460c      	mov	r4, r1
 8005c40:	4616      	mov	r6, r2
 8005c42:	d505      	bpl.n	8005c50 <__swrite+0x1e>
 8005c44:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005c48:	2302      	movs	r3, #2
 8005c4a:	2200      	movs	r2, #0
 8005c4c:	f000 f868 	bl	8005d20 <_lseek_r>
 8005c50:	89a3      	ldrh	r3, [r4, #12]
 8005c52:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005c56:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8005c5a:	81a3      	strh	r3, [r4, #12]
 8005c5c:	4632      	mov	r2, r6
 8005c5e:	463b      	mov	r3, r7
 8005c60:	4628      	mov	r0, r5
 8005c62:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005c66:	f000 b817 	b.w	8005c98 <_write_r>

08005c6a <__sseek>:
 8005c6a:	b510      	push	{r4, lr}
 8005c6c:	460c      	mov	r4, r1
 8005c6e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005c72:	f000 f855 	bl	8005d20 <_lseek_r>
 8005c76:	1c43      	adds	r3, r0, #1
 8005c78:	89a3      	ldrh	r3, [r4, #12]
 8005c7a:	bf15      	itete	ne
 8005c7c:	6560      	strne	r0, [r4, #84]	; 0x54
 8005c7e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8005c82:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8005c86:	81a3      	strheq	r3, [r4, #12]
 8005c88:	bf18      	it	ne
 8005c8a:	81a3      	strhne	r3, [r4, #12]
 8005c8c:	bd10      	pop	{r4, pc}

08005c8e <__sclose>:
 8005c8e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005c92:	f000 b813 	b.w	8005cbc <_close_r>
	...

08005c98 <_write_r>:
 8005c98:	b538      	push	{r3, r4, r5, lr}
 8005c9a:	4d07      	ldr	r5, [pc, #28]	; (8005cb8 <_write_r+0x20>)
 8005c9c:	4604      	mov	r4, r0
 8005c9e:	4608      	mov	r0, r1
 8005ca0:	4611      	mov	r1, r2
 8005ca2:	2200      	movs	r2, #0
 8005ca4:	602a      	str	r2, [r5, #0]
 8005ca6:	461a      	mov	r2, r3
 8005ca8:	f7fb fc53 	bl	8001552 <_write>
 8005cac:	1c43      	adds	r3, r0, #1
 8005cae:	d102      	bne.n	8005cb6 <_write_r+0x1e>
 8005cb0:	682b      	ldr	r3, [r5, #0]
 8005cb2:	b103      	cbz	r3, 8005cb6 <_write_r+0x1e>
 8005cb4:	6023      	str	r3, [r4, #0]
 8005cb6:	bd38      	pop	{r3, r4, r5, pc}
 8005cb8:	20000260 	.word	0x20000260

08005cbc <_close_r>:
 8005cbc:	b538      	push	{r3, r4, r5, lr}
 8005cbe:	4d06      	ldr	r5, [pc, #24]	; (8005cd8 <_close_r+0x1c>)
 8005cc0:	2300      	movs	r3, #0
 8005cc2:	4604      	mov	r4, r0
 8005cc4:	4608      	mov	r0, r1
 8005cc6:	602b      	str	r3, [r5, #0]
 8005cc8:	f7fb fc5f 	bl	800158a <_close>
 8005ccc:	1c43      	adds	r3, r0, #1
 8005cce:	d102      	bne.n	8005cd6 <_close_r+0x1a>
 8005cd0:	682b      	ldr	r3, [r5, #0]
 8005cd2:	b103      	cbz	r3, 8005cd6 <_close_r+0x1a>
 8005cd4:	6023      	str	r3, [r4, #0]
 8005cd6:	bd38      	pop	{r3, r4, r5, pc}
 8005cd8:	20000260 	.word	0x20000260

08005cdc <_fstat_r>:
 8005cdc:	b538      	push	{r3, r4, r5, lr}
 8005cde:	4d07      	ldr	r5, [pc, #28]	; (8005cfc <_fstat_r+0x20>)
 8005ce0:	2300      	movs	r3, #0
 8005ce2:	4604      	mov	r4, r0
 8005ce4:	4608      	mov	r0, r1
 8005ce6:	4611      	mov	r1, r2
 8005ce8:	602b      	str	r3, [r5, #0]
 8005cea:	f7fb fc5a 	bl	80015a2 <_fstat>
 8005cee:	1c43      	adds	r3, r0, #1
 8005cf0:	d102      	bne.n	8005cf8 <_fstat_r+0x1c>
 8005cf2:	682b      	ldr	r3, [r5, #0]
 8005cf4:	b103      	cbz	r3, 8005cf8 <_fstat_r+0x1c>
 8005cf6:	6023      	str	r3, [r4, #0]
 8005cf8:	bd38      	pop	{r3, r4, r5, pc}
 8005cfa:	bf00      	nop
 8005cfc:	20000260 	.word	0x20000260

08005d00 <_isatty_r>:
 8005d00:	b538      	push	{r3, r4, r5, lr}
 8005d02:	4d06      	ldr	r5, [pc, #24]	; (8005d1c <_isatty_r+0x1c>)
 8005d04:	2300      	movs	r3, #0
 8005d06:	4604      	mov	r4, r0
 8005d08:	4608      	mov	r0, r1
 8005d0a:	602b      	str	r3, [r5, #0]
 8005d0c:	f7fb fc59 	bl	80015c2 <_isatty>
 8005d10:	1c43      	adds	r3, r0, #1
 8005d12:	d102      	bne.n	8005d1a <_isatty_r+0x1a>
 8005d14:	682b      	ldr	r3, [r5, #0]
 8005d16:	b103      	cbz	r3, 8005d1a <_isatty_r+0x1a>
 8005d18:	6023      	str	r3, [r4, #0]
 8005d1a:	bd38      	pop	{r3, r4, r5, pc}
 8005d1c:	20000260 	.word	0x20000260

08005d20 <_lseek_r>:
 8005d20:	b538      	push	{r3, r4, r5, lr}
 8005d22:	4d07      	ldr	r5, [pc, #28]	; (8005d40 <_lseek_r+0x20>)
 8005d24:	4604      	mov	r4, r0
 8005d26:	4608      	mov	r0, r1
 8005d28:	4611      	mov	r1, r2
 8005d2a:	2200      	movs	r2, #0
 8005d2c:	602a      	str	r2, [r5, #0]
 8005d2e:	461a      	mov	r2, r3
 8005d30:	f7fb fc52 	bl	80015d8 <_lseek>
 8005d34:	1c43      	adds	r3, r0, #1
 8005d36:	d102      	bne.n	8005d3e <_lseek_r+0x1e>
 8005d38:	682b      	ldr	r3, [r5, #0]
 8005d3a:	b103      	cbz	r3, 8005d3e <_lseek_r+0x1e>
 8005d3c:	6023      	str	r3, [r4, #0]
 8005d3e:	bd38      	pop	{r3, r4, r5, pc}
 8005d40:	20000260 	.word	0x20000260

08005d44 <_read_r>:
 8005d44:	b538      	push	{r3, r4, r5, lr}
 8005d46:	4d07      	ldr	r5, [pc, #28]	; (8005d64 <_read_r+0x20>)
 8005d48:	4604      	mov	r4, r0
 8005d4a:	4608      	mov	r0, r1
 8005d4c:	4611      	mov	r1, r2
 8005d4e:	2200      	movs	r2, #0
 8005d50:	602a      	str	r2, [r5, #0]
 8005d52:	461a      	mov	r2, r3
 8005d54:	f7fb fbe0 	bl	8001518 <_read>
 8005d58:	1c43      	adds	r3, r0, #1
 8005d5a:	d102      	bne.n	8005d62 <_read_r+0x1e>
 8005d5c:	682b      	ldr	r3, [r5, #0]
 8005d5e:	b103      	cbz	r3, 8005d62 <_read_r+0x1e>
 8005d60:	6023      	str	r3, [r4, #0]
 8005d62:	bd38      	pop	{r3, r4, r5, pc}
 8005d64:	20000260 	.word	0x20000260

08005d68 <_init>:
 8005d68:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005d6a:	bf00      	nop
 8005d6c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005d6e:	bc08      	pop	{r3}
 8005d70:	469e      	mov	lr, r3
 8005d72:	4770      	bx	lr

08005d74 <_fini>:
 8005d74:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005d76:	bf00      	nop
 8005d78:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005d7a:	bc08      	pop	{r3}
 8005d7c:	469e      	mov	lr, r3
 8005d7e:	4770      	bx	lr
