,design,design_name,config,flow_status,total_runtime,routed_runtime,(Cell/mm^2)/Core_Util,DIEAREA_mm^2,CellPer_mm^2,OpenDP_Util,Peak_Memory_Usage_MB,cell_count,tritonRoute_violations,Short_violations,MetSpc_violations,OffGrid_violations,MinHole_violations,Other_violations,Magic_violations,antenna_violations,lvs_total_errors,cvc_total_errors,klayout_violations,wire_length,vias,wns,pl_wns,optimized_wns,fastroute_wns,spef_wns,tns,pl_tns,optimized_tns,fastroute_tns,spef_tns,HPWL,routing_layer1_pct,routing_layer2_pct,routing_layer3_pct,routing_layer4_pct,routing_layer5_pct,routing_layer6_pct,wires_count,wire_bits,public_wires_count,public_wire_bits,memories_count,memory_bits,processes_count,cells_pre_abc,AND,DFF,NAND,NOR,OR,XOR,XNOR,MUX,inputs,outputs,level,EndCaps,TapCells,Diodes,Total_Physical_Cells,suggested_clock_frequency,suggested_clock_period,CLOCK_PERIOD,SYNTH_STRATEGY,SYNTH_MAX_FANOUT,FP_CORE_UTIL,FP_ASPECT_RATIO,FP_PDN_VPITCH,FP_PDN_HPITCH,PL_TARGET_DENSITY,GLB_RT_ADJUSTMENT,STD_CELL_LIBRARY,CELL_PAD,DIODE_INSERTION_STRATEGY
0,/project/openlane/user_project_wrapper,user_project_wrapper,user_project_wrapper,flow_completed,3h0m6s,-1,574.4084682440848,10.2784,287.2042341220424,0.4,3902.63,2952,0,0,0,0,0,0,0,54,0,-1,-1,1433665,32215,0.0,-18.0,-1,0.0,-1,0.0,-1818.86,-1,0.0,-1,1004048604.0,40815.58,5.7,5.96,1.75,1.85,-1,1315,5517,177,4379,0,0,0,1709,0,0,0,0,0,0,0,4,1128,673,7,5990,96759,0,102749,32.25806451612903,31,30,AREA 0,5,50,1,180,180,0.25,0.25,sky130_fd_sc_hd,4,4
