# Tiny Tapeout project information
project:
  title:        "AdExp DPI Neuron "      # Project title
  author:       "Saptarshi Ghosh"      # Your name
  discord:      ""      # Your discord username, for communication and automatically assigning you a Tapeout role (optional)
  description:  "Adaptive Exponential Integrate-and-Fire Neuron "      # One line description of what your project does
  language:     "Verilog" # other examples include Verilog, Amaranth, VHDL, etc
  clock_hz:     0       # Clock frequency in Hz (or 0 if not applicable)

  # How many tiles your design occupies? A single tile is about 200x150 uM.
  tiles: "1x2"          # Valid values for analog projects: 1x2, 1x2, 2x2

  # How many analog pins does your project use?
  analog_pins: 0        # Valid values: 0 to 6
  uses_3v3: false       # Keep false for this shuttle

  # Your top module name must start with "tt_um_". Make it unique by including your github username:
  top_module:  "tt_um_dpi_adexp"

  # List your project's source files here. Source files must be in ./src and you must list each source file separately, one per line:
  source_files:        
    - "project.v"
    - "adex_neuron_system_tt_lut16.v"
    - "adex_neuron_system_tt_lut32.v"

# The pinout of your project. Leave unused pins blank. DO NOT delete or add any pins.
pinout:
  # Inputs (ui_in[7:0])
  ui[0]: "param_data[0]"     # Nibble loader bit 0
  ui[1]: "param_data[1]"     # Nibble loader bit 1
  ui[2]: "param_data[2]"     # Nibble loader bit 2
  ui[3]: "param_data[3]"     # Nibble loader bit 3
  ui[4]: "param_load"        # Strobe/load signal
  ui[5]: "param_reset"       # Reset neuron state
  ui[6]: "stim_enable"       # Enable constant input current
  ui[7]: "stim_delta"        # Small bias to vary input current

  # Outputs (uo_out[7:0])
  uo[0]: "spike"             # 1 when Vm crosses threshold
  uo[1]: "vmem[0]"           # Membrane potential LSB
  uo[2]: "vmem[1]"
  uo[3]: "vmem[2]"
  uo[4]: "vmem[3]"
  uo[5]: "w[0]"              # Adaptation current LSB
  uo[6]: "w[1]"
  uo[7]: "w[2]"              # MSB slice of adaptation current

  # Bidirectional pins (uio[7:0])
  uio[0]: "debug_mux[0]"     # Debug select bit 0
  uio[1]: "debug_mux[1]"     # Debug select bit 1
  uio[2]: "debug_out[0]"     # Debug output (when enabled)
  uio[3]: "debug_out[1]"
  uio[4]: ""                 # Spare
  uio[5]: ""                 # Spare
  uio[6]: ""                 # Spare
  uio[7]: ""                 # Spare

  # Analog pins - unused for digital-only neuron core
  ua[0]: ""
  ua[1]: ""
  ua[2]: ""
  ua[3]: ""
  ua[4]: ""
  ua[5]: ""

# Do not change!
yaml_version: 6
