<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p141" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_141{left:789px;bottom:68px;letter-spacing:0.08px;word-spacing:0.01px;}
#t2_141{left:827px;bottom:68px;letter-spacing:0.11px;}
#t3_141{left:682px;bottom:1141px;letter-spacing:-0.14px;}
#t4_141{left:70px;bottom:1079px;letter-spacing:0.15px;}
#t5_141{left:151px;bottom:1079px;letter-spacing:0.2px;word-spacing:0.01px;}
#t6_141{left:70px;bottom:1056px;letter-spacing:-0.13px;}
#t7_141{left:102px;bottom:1062px;}
#t8_141{left:117px;bottom:1056px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t9_141{left:70px;bottom:1039px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#ta_141{left:70px;bottom:1014px;letter-spacing:-0.14px;word-spacing:-0.5px;}
#tb_141{left:70px;bottom:998px;letter-spacing:-0.13px;word-spacing:-0.48px;}
#tc_141{left:70px;bottom:981px;letter-spacing:-0.22px;word-spacing:-0.45px;}
#td_141{left:70px;bottom:954px;}
#te_141{left:96px;bottom:958px;letter-spacing:-0.18px;word-spacing:-0.44px;}
#tf_141{left:70px;bottom:932px;}
#tg_141{left:96px;bottom:935px;letter-spacing:-0.19px;word-spacing:-0.42px;}
#th_141{left:70px;bottom:867px;letter-spacing:0.16px;}
#ti_141{left:151px;bottom:867px;letter-spacing:0.2px;}
#tj_141{left:70px;bottom:845px;letter-spacing:-0.28px;}
#tk_141{left:236px;bottom:845px;letter-spacing:-0.17px;word-spacing:-0.42px;}
#tl_141{left:70px;bottom:823px;letter-spacing:-0.18px;}
#tm_141{left:236px;bottom:823px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tn_141{left:70px;bottom:802px;letter-spacing:-0.16px;}
#to_141{left:236px;bottom:802px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#tp_141{left:70px;bottom:781px;letter-spacing:-0.17px;}
#tq_141{left:236px;bottom:781px;letter-spacing:-0.19px;word-spacing:-0.45px;}
#tr_141{left:70px;bottom:759px;letter-spacing:-0.18px;}
#ts_141{left:236px;bottom:759px;letter-spacing:-0.19px;word-spacing:-0.46px;}
#tt_141{left:70px;bottom:738px;letter-spacing:-0.17px;}
#tu_141{left:236px;bottom:738px;letter-spacing:-0.17px;word-spacing:-0.47px;}
#tv_141{left:70px;bottom:716px;letter-spacing:-0.2px;}
#tw_141{left:236px;bottom:716px;letter-spacing:-0.17px;word-spacing:-0.46px;}
#tx_141{left:70px;bottom:695px;letter-spacing:-0.22px;}
#ty_141{left:235px;bottom:695px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#tz_141{left:70px;bottom:627px;letter-spacing:0.15px;}
#t10_141{left:151px;bottom:627px;letter-spacing:0.19px;word-spacing:0.06px;}
#t11_141{left:70px;bottom:603px;letter-spacing:-0.13px;}
#t12_141{left:102px;bottom:610px;}
#t13_141{left:117px;bottom:603px;letter-spacing:-0.14px;word-spacing:-0.44px;}
#t14_141{left:70px;bottom:587px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t15_141{left:70px;bottom:565px;letter-spacing:-0.19px;}
#t16_141{left:236px;bottom:565px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t17_141{left:235px;bottom:548px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t18_141{left:70px;bottom:527px;letter-spacing:-0.19px;}
#t19_141{left:236px;bottom:527px;letter-spacing:-0.14px;word-spacing:-1.4px;}
#t1a_141{left:235px;bottom:510px;letter-spacing:-0.14px;word-spacing:-0.53px;}
#t1b_141{left:70px;bottom:489px;letter-spacing:-0.17px;}
#t1c_141{left:236px;bottom:489px;letter-spacing:-0.13px;word-spacing:-0.49px;}
#t1d_141{left:70px;bottom:467px;letter-spacing:-0.17px;}
#t1e_141{left:236px;bottom:467px;letter-spacing:-0.17px;word-spacing:-0.44px;}
#t1f_141{left:70px;bottom:446px;letter-spacing:-0.18px;}
#t1g_141{left:236px;bottom:446px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t1h_141{left:70px;bottom:425px;letter-spacing:-0.18px;}
#t1i_141{left:236px;bottom:425px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t1j_141{left:70px;bottom:403px;letter-spacing:-0.18px;}
#t1k_141{left:236px;bottom:403px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#t1l_141{left:70px;bottom:335px;letter-spacing:0.15px;}
#t1m_141{left:151px;bottom:335px;letter-spacing:0.2px;word-spacing:-0.01px;}
#t1n_141{left:70px;bottom:312px;letter-spacing:-0.14px;word-spacing:-0.69px;}
#t1o_141{left:132px;bottom:318px;}
#t1p_141{left:147px;bottom:312px;letter-spacing:-0.15px;word-spacing:-0.67px;}
#t1q_141{left:70px;bottom:295px;letter-spacing:-0.15px;word-spacing:-1.14px;}
#t1r_141{left:70px;bottom:278px;letter-spacing:-0.16px;word-spacing:-0.99px;}
#t1s_141{left:70px;bottom:254px;letter-spacing:-0.15px;word-spacing:-0.88px;}
#t1t_141{left:70px;bottom:237px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#t1u_141{left:70px;bottom:220px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#t1v_141{left:70px;bottom:203px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#t1w_141{left:70px;bottom:186px;letter-spacing:-0.17px;word-spacing:-0.68px;}
#t1x_141{left:70px;bottom:169px;letter-spacing:-0.15px;word-spacing:-0.74px;}
#t1y_141{left:743px;bottom:176px;}
#t1z_141{left:758px;bottom:169px;letter-spacing:-0.13px;word-spacing:-0.75px;}
#t20_141{left:70px;bottom:153px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#t21_141{left:70px;bottom:136px;letter-spacing:-0.18px;word-spacing:-0.42px;}

.s1_141{font-size:12px;font-family:NeoSansIntel_pgv;color:#000;}
.s2_141{font-size:14px;font-family:NeoSansIntel_pgv;color:#0860A8;}
.s3_141{font-size:21px;font-family:NeoSansIntelMedium_pgu;color:#0860A8;}
.s4_141{font-size:14px;font-family:Verdana_13-;color:#000;}
.s5_141{font-size:11px;font-family:Verdana_13-;color:#000;}
.s6_141{font-size:21px;font-family:TimesNewRoman_143;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts141" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_pgu;
	src: url("fonts/NeoSansIntelMedium_pgu.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_pgv;
	src: url("fonts/NeoSansIntel_pgv.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_143;
	src: url("fonts/TimesNewRoman_143.woff") format("woff");
}

@font-face {
	font-family: Verdana_13-;
	src: url("fonts/Verdana_13-.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg141Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg141" style="-webkit-user-select: none;"><object width="935" height="1210" data="141/141.svg" type="image/svg+xml" id="pdf141" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_141" class="t s1_141">Vol. 1 </span><span id="t2_141" class="t s1_141">5-31 </span>
<span id="t3_141" class="t s2_141">INSTRUCTION SET SUMMARY </span>
<span id="t4_141" class="t s3_141">5.16 </span><span id="t5_141" class="t s3_141">INTEL® ADVANCED VECTOR EXTENSIONS 2 (INTEL® AVX2) </span>
<span id="t6_141" class="t s4_141">Intel </span>
<span id="t7_141" class="t s5_141">® </span>
<span id="t8_141" class="t s4_141">AVX2 extends Intel AVX by promoting most of the 128-bit SIMD integer instructions with 256-bit numeric </span>
<span id="t9_141" class="t s4_141">processing capabilities. Intel AVX2 instructions follow the same programming model as AVX instructions. </span>
<span id="ta_141" class="t s4_141">In addition, AVX2 provide enhanced functionalities for broadcast/permute operations on data elements, vector </span>
<span id="tb_141" class="t s4_141">shift instructions with variable-shift count per data element, and instructions to fetch non-contiguous data </span>
<span id="tc_141" class="t s4_141">elements from memory. </span>
<span id="td_141" class="t s6_141">• </span><span id="te_141" class="t s4_141">Table 14-18 lists promoted vector integer instructions in AVX2. </span>
<span id="tf_141" class="t s6_141">• </span><span id="tg_141" class="t s4_141">Table 14-19 lists new instructions in AVX2 that complements AVX. </span>
<span id="th_141" class="t s3_141">5.17 </span><span id="ti_141" class="t s3_141">INTEL® TRANSACTIONAL SYNCHRONIZATION EXTENSIONS (INTEL® TSX) </span>
<span id="tj_141" class="t s4_141">XABORT </span><span id="tk_141" class="t s4_141">Abort an RTM transaction execution. </span>
<span id="tl_141" class="t s4_141">XACQUIRE </span><span id="tm_141" class="t s4_141">Prefix hint to the beginning of an HLE transaction region. </span>
<span id="tn_141" class="t s4_141">XRELEASE </span><span id="to_141" class="t s4_141">Prefix hint to the end of an HLE transaction region. </span>
<span id="tp_141" class="t s4_141">XBEGIN </span><span id="tq_141" class="t s4_141">Transaction begin of an RTM transaction region. </span>
<span id="tr_141" class="t s4_141">XEND </span><span id="ts_141" class="t s4_141">Transaction end of an RTM transaction region. </span>
<span id="tt_141" class="t s4_141">XTEST </span><span id="tu_141" class="t s4_141">Test if executing in a transactional region. </span>
<span id="tv_141" class="t s4_141">XRESLDTRK </span><span id="tw_141" class="t s4_141">Resume tracking load addresses. </span>
<span id="tx_141" class="t s4_141">XSUSLDTRK </span><span id="ty_141" class="t s4_141">Suspend tracking load addresses. </span>
<span id="tz_141" class="t s3_141">5.18 </span><span id="t10_141" class="t s3_141">INTEL® SHA EXTENSIONS </span>
<span id="t11_141" class="t s4_141">Intel </span>
<span id="t12_141" class="t s5_141">® </span>
<span id="t13_141" class="t s4_141">SHA extensions provide a set of instructions that target the acceleration of the Secure Hash Algorithm </span>
<span id="t14_141" class="t s4_141">(SHA), specifically the SHA-1 and SHA-256 variants. </span>
<span id="t15_141" class="t s4_141">SHA1MSG1 </span><span id="t16_141" class="t s4_141">Perform an intermediate calculation for the next four SHA1 message dwords from the </span>
<span id="t17_141" class="t s4_141">previous message dwords. </span>
<span id="t18_141" class="t s4_141">SHA1MSG2 </span><span id="t19_141" class="t s4_141">Perform the final calculation for the next four SHA1 message dwords from the intermediate </span>
<span id="t1a_141" class="t s4_141">message dwords. </span>
<span id="t1b_141" class="t s4_141">SHA1NEXTE </span><span id="t1c_141" class="t s4_141">Calculate SHA1 state E after four rounds. </span>
<span id="t1d_141" class="t s4_141">SHA1RNDS4 </span><span id="t1e_141" class="t s4_141">Perform four rounds of SHA1 operations. </span>
<span id="t1f_141" class="t s4_141">SHA256MSG1 </span><span id="t1g_141" class="t s4_141">Perform an intermediate calculation for the next four SHA256 message dwords. </span>
<span id="t1h_141" class="t s4_141">SHA256MSG2 </span><span id="t1i_141" class="t s4_141">Perform the final calculation for the next four SHA256 message dwords. </span>
<span id="t1j_141" class="t s4_141">SHA256RNDS2 </span><span id="t1k_141" class="t s4_141">Perform two rounds of SHA256 operations. </span>
<span id="t1l_141" class="t s3_141">5.19 </span><span id="t1m_141" class="t s3_141">INTEL® ADVANCED VECTOR EXTENSIONS 512 (INTEL® AVX-512) </span>
<span id="t1n_141" class="t s4_141">The Intel </span>
<span id="t1o_141" class="t s5_141">® </span>
<span id="t1p_141" class="t s4_141">AVX-512 family comprises a collection of 512-bit SIMD instruction sets to accelerate a diverse range of </span>
<span id="t1q_141" class="t s4_141">applications. Intel AVX-512 instructions provide a wide range of functionality that support programming in 512-bit, </span>
<span id="t1r_141" class="t s4_141">256 and 128-bit vector register, plus support for opmask registers and instructions operating on opmask registers. </span>
<span id="t1s_141" class="t s4_141">The collection of 512-bit SIMD instruction sets in Intel AVX-512 include new functionality not available in Intel AVX </span>
<span id="t1t_141" class="t s4_141">and Intel AVX2, and promoted instructions similar to equivalent ones in Intel AVX/Intel AVX2 but with enhance- </span>
<span id="t1u_141" class="t s4_141">ment provided by opmask registers not available to VEX-encoded Intel AVX/Intel AVX2. Some instruction </span>
<span id="t1v_141" class="t s4_141">mnemonics in Intel AVX/Intel AVX2 that are promoted into Intel AVX-512 can be replaced by new instruction </span>
<span id="t1w_141" class="t s4_141">mnemonics that are available only with EVEX encoding, e.g., VBROADCASTF128 into VBROADCASTF32X4. Details </span>
<span id="t1x_141" class="t s4_141">of EVEX instruction encoding are discussed in Section 2.7, “Intel® AVX-512 Encoding,” of the Intel </span>
<span id="t1y_141" class="t s5_141">® </span>
<span id="t1z_141" class="t s4_141">64 and IA-32 </span>
<span id="t20_141" class="t s4_141">Architectures Software Developer’s Manual, Volume 2A. Starting with the 4th generation Intel Xeon Scalable </span>
<span id="t21_141" class="t s4_141">Processor Family, an Intel AVX-512 instruction set architecture for FP16 was added, supporting a wide range of </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
