{
  "design": {
    "design_info": {
      "boundary_crc": "0x28F34795835BC188",
      "device": "xc7z007sclg400-1",
      "gen_directory": "../../../../riscv2.gen/sources_1/bd/simpleRisc",
      "name": "simpleRisc",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2023.1",
      "validated": "true"
    },
    "design_tree": {
      "aluMuxComb_0": "",
      "RegFile_0": "",
      "writeBackLatch_0": "",
      "bypassMux_0": "",
      "opLatch_0": "",
      "alu_0": "",
      "pcAlu_0": "",
      "pcMuxSelector_0": "",
      "execLatch_0": "",
      "resetManager_0": "",
      "PC_0": "",
      "Decode_0": "",
      "fakeMemIO_0": ""
    },
    "ports": {
      "reset": {
        "direction": "I"
      },
      "rd": {
        "direction": "O",
        "left": "4",
        "right": "0"
      },
      "regWrite": {
        "direction": "O"
      },
      "dataToReg": {
        "direction": "O",
        "left": "31",
        "right": "0"
      },
      "toEdge01": {
        "direction": "O",
        "left": "31",
        "right": "0"
      },
      "clk": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "simpleRisc_clk",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "1000000"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          }
        }
      }
    },
    "components": {
      "aluMuxComb_0": {
        "vlnv": "xilinx.com:module_ref:aluMuxComb:1.0",
        "xci_name": "simpleRisc_aluMuxComb_0_0",
        "xci_path": "ip/simpleRisc_aluMuxComb_0_0/simpleRisc_aluMuxComb_0_0.xci",
        "inst_hier_path": "aluMuxComb_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "aluMuxComb",
          "boundary_crc": "0x0"
        },
        "ports": {
          "rs1Val": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "rs2Val": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "pc": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "imm": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "selA": {
            "direction": "I"
          },
          "selB": {
            "direction": "I",
            "left": "1",
            "right": "0"
          },
          "a": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "b": {
            "direction": "O",
            "left": "31",
            "right": "0"
          }
        }
      },
      "RegFile_0": {
        "vlnv": "xilinx.com:module_ref:RegFile:1.0",
        "xci_name": "simpleRisc_RegFile_0_0",
        "xci_path": "ip/simpleRisc_RegFile_0_0/simpleRisc_RegFile_0_0.xci",
        "inst_hier_path": "RegFile_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "RegFile",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "reset",
                "value_src": "constant"
              },
              "FREQ_HZ": {
                "value": "1000000",
                "value_src": "user_prop"
              },
              "CLK_DOMAIN": {
                "value": "simpleRisc_clk",
                "value_src": "default_prop"
              }
            }
          },
          "stall": {
            "direction": "I"
          },
          "reset": {
            "type": "rst",
            "direction": "I"
          },
          "we": {
            "direction": "I"
          },
          "ra1": {
            "direction": "I",
            "left": "4",
            "right": "0"
          },
          "ra2": {
            "direction": "I",
            "left": "4",
            "right": "0"
          },
          "wa": {
            "direction": "I",
            "left": "4",
            "right": "0"
          },
          "wd": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "rd1": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "rd2": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "toEdge": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "ra1Out": {
            "direction": "O",
            "left": "4",
            "right": "0"
          },
          "ra2Out": {
            "direction": "O",
            "left": "4",
            "right": "0"
          }
        }
      },
      "writeBackLatch_0": {
        "vlnv": "xilinx.com:module_ref:writeBackLatch:1.0",
        "xci_name": "simpleRisc_writeBackLatch_0_0",
        "xci_path": "ip/simpleRisc_writeBackLatch_0_0/simpleRisc_writeBackLatch_0_0.xci",
        "inst_hier_path": "writeBackLatch_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "writeBackLatch",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "reset",
                "value_src": "constant"
              },
              "FREQ_HZ": {
                "value": "1000000",
                "value_src": "user_prop"
              },
              "CLK_DOMAIN": {
                "value": "simpleRisc_clk",
                "value_src": "default_prop"
              }
            }
          },
          "stall": {
            "direction": "I"
          },
          "reset": {
            "type": "rst",
            "direction": "I"
          },
          "aluIn": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "memIn": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "aluToRegIn": {
            "direction": "I"
          },
          "memValidIn": {
            "direction": "I"
          },
          "rdIn": {
            "direction": "I",
            "left": "4",
            "right": "0"
          },
          "dataToReg": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "regWrite": {
            "direction": "O"
          },
          "rd": {
            "direction": "O",
            "left": "4",
            "right": "0"
          }
        }
      },
      "bypassMux_0": {
        "vlnv": "xilinx.com:module_ref:bypassMux:1.0",
        "xci_name": "simpleRisc_bypassMux_0_0",
        "xci_path": "ip/simpleRisc_bypassMux_0_0/simpleRisc_bypassMux_0_0.xci",
        "inst_hier_path": "bypassMux_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "bypassMux",
          "boundary_crc": "0x0"
        },
        "ports": {
          "ra1": {
            "direction": "I",
            "left": "4",
            "right": "0"
          },
          "ra2": {
            "direction": "I",
            "left": "4",
            "right": "0"
          },
          "execAluVal": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "execMemVal": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "execMemValid": {
            "direction": "I"
          },
          "execRegWrite": {
            "direction": "I"
          },
          "execRd": {
            "direction": "I",
            "left": "4",
            "right": "0"
          },
          "wbVal": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "wbRegWrite": {
            "direction": "I"
          },
          "wbRd": {
            "direction": "I",
            "left": "4",
            "right": "0"
          },
          "r1RegVal": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "r2RegVal": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "r1Val": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "r2Val": {
            "direction": "O",
            "left": "31",
            "right": "0"
          }
        }
      },
      "opLatch_0": {
        "vlnv": "xilinx.com:module_ref:opLatch:1.0",
        "xci_name": "simpleRisc_opLatch_0_0",
        "xci_path": "ip/simpleRisc_opLatch_0_0/simpleRisc_opLatch_0_0.xci",
        "inst_hier_path": "opLatch_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "opLatch",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "reset",
                "value_src": "constant"
              },
              "FREQ_HZ": {
                "value": "1000000",
                "value_src": "user_prop"
              },
              "CLK_DOMAIN": {
                "value": "simpleRisc_clk",
                "value_src": "default_prop"
              }
            }
          },
          "stall": {
            "direction": "I"
          },
          "reset": {
            "type": "rst",
            "direction": "I"
          },
          "immIn": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "memSizeIn": {
            "direction": "I",
            "left": "1",
            "right": "0"
          },
          "memOpIn": {
            "direction": "I",
            "left": "1",
            "right": "0"
          },
          "rdIn": {
            "direction": "I",
            "left": "4",
            "right": "0"
          },
          "pcIn": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "selAIn": {
            "direction": "I"
          },
          "selBIn": {
            "direction": "I",
            "left": "1",
            "right": "0"
          },
          "aluOpIn": {
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "aluToRegIn": {
            "direction": "I"
          },
          "branchIn": {
            "direction": "I"
          },
          "jalIn": {
            "direction": "I"
          },
          "jalrIn": {
            "direction": "I"
          },
          "imm": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "memSize": {
            "direction": "O",
            "left": "1",
            "right": "0"
          },
          "memOp": {
            "direction": "O",
            "left": "1",
            "right": "0"
          },
          "rd": {
            "direction": "O",
            "left": "4",
            "right": "0"
          },
          "pc": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "selA": {
            "direction": "O"
          },
          "selB": {
            "direction": "O",
            "left": "1",
            "right": "0"
          },
          "aluOp": {
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "aluToReg": {
            "direction": "O"
          },
          "branch": {
            "direction": "O"
          },
          "jal": {
            "direction": "O"
          },
          "jalr": {
            "direction": "O"
          }
        }
      },
      "alu_0": {
        "vlnv": "xilinx.com:module_ref:alu:1.0",
        "xci_name": "simpleRisc_alu_0_0",
        "xci_path": "ip/simpleRisc_alu_0_0/simpleRisc_alu_0_0.xci",
        "inst_hier_path": "alu_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "alu",
          "boundary_crc": "0x0"
        },
        "ports": {
          "a": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "b": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "aluOp": {
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "aluOut": {
            "direction": "O",
            "left": "31",
            "right": "0"
          }
        }
      },
      "pcAlu_0": {
        "vlnv": "xilinx.com:module_ref:pcAlu:1.0",
        "xci_name": "simpleRisc_pcAlu_0_0",
        "xci_path": "ip/simpleRisc_pcAlu_0_0/simpleRisc_pcAlu_0_0.xci",
        "inst_hier_path": "pcAlu_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "pcAlu",
          "boundary_crc": "0x0"
        },
        "ports": {
          "pc": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "imm": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "r1": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "jalr": {
            "direction": "I"
          },
          "jumpPc": {
            "direction": "O",
            "left": "31",
            "right": "0"
          }
        }
      },
      "pcMuxSelector_0": {
        "vlnv": "xilinx.com:module_ref:pcMuxSelector:1.0",
        "xci_name": "simpleRisc_pcMuxSelector_0_0",
        "xci_path": "ip/simpleRisc_pcMuxSelector_0_0/simpleRisc_pcMuxSelector_0_0.xci",
        "inst_hier_path": "pcMuxSelector_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "pcMuxSelector",
          "boundary_crc": "0x0"
        },
        "ports": {
          "aluOut": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "branch": {
            "direction": "I"
          },
          "jal": {
            "direction": "I"
          },
          "jalr": {
            "direction": "I"
          },
          "jumpEn": {
            "direction": "O"
          }
        }
      },
      "execLatch_0": {
        "vlnv": "xilinx.com:module_ref:execLatch:1.0",
        "xci_name": "simpleRisc_execLatch_0_0",
        "xci_path": "ip/simpleRisc_execLatch_0_0/simpleRisc_execLatch_0_0.xci",
        "inst_hier_path": "execLatch_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "execLatch",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "reset",
                "value_src": "constant"
              },
              "FREQ_HZ": {
                "value": "1000000",
                "value_src": "user_prop"
              },
              "CLK_DOMAIN": {
                "value": "simpleRisc_clk",
                "value_src": "default_prop"
              }
            }
          },
          "stall": {
            "direction": "I"
          },
          "reset": {
            "type": "rst",
            "direction": "I"
          },
          "aluIn": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "aluToRegIn": {
            "direction": "I"
          },
          "rdIn": {
            "direction": "I",
            "left": "4",
            "right": "0"
          },
          "alu": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "aluToReg": {
            "direction": "O"
          },
          "rd": {
            "direction": "O",
            "left": "4",
            "right": "0"
          }
        }
      },
      "resetManager_0": {
        "vlnv": "xilinx.com:module_ref:resetManager:1.0",
        "xci_name": "simpleRisc_resetManager_0_0",
        "xci_path": "ip/simpleRisc_resetManager_0_0/simpleRisc_resetManager_0_0.xci",
        "inst_hier_path": "resetManager_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "resetManager",
          "boundary_crc": "0x0"
        },
        "ports": {
          "jumpEn": {
            "direction": "I"
          },
          "reset": {
            "type": "rst",
            "direction": "I"
          },
          "mainReset": {
            "direction": "O"
          },
          "flushReset": {
            "direction": "O"
          }
        }
      },
      "PC_0": {
        "vlnv": "xilinx.com:module_ref:PC:1.0",
        "xci_name": "simpleRisc_PC_0_0",
        "xci_path": "ip/simpleRisc_PC_0_0/simpleRisc_PC_0_0.xci",
        "inst_hier_path": "PC_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "PC",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "reset",
                "value_src": "constant"
              },
              "FREQ_HZ": {
                "value": "1000000",
                "value_src": "user_prop"
              },
              "CLK_DOMAIN": {
                "value": "simpleRisc_clk",
                "value_src": "default_prop"
              }
            }
          },
          "stall": {
            "direction": "I"
          },
          "reset": {
            "type": "rst",
            "direction": "I"
          },
          "jumpEn": {
            "direction": "I"
          },
          "jumpVect": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "pc": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "ena": {
            "direction": "O"
          }
        }
      },
      "Decode_0": {
        "vlnv": "xilinx.com:module_ref:Decode:1.0",
        "xci_name": "simpleRisc_Decode_0_0",
        "xci_path": "ip/simpleRisc_Decode_0_0/simpleRisc_Decode_0_0.xci",
        "inst_hier_path": "Decode_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "Decode",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "reset",
                "value_src": "constant"
              },
              "FREQ_HZ": {
                "value": "1000000",
                "value_src": "user_prop"
              },
              "CLK_DOMAIN": {
                "value": "simpleRisc_clk",
                "value_src": "default_prop"
              }
            }
          },
          "stall": {
            "direction": "I"
          },
          "reset": {
            "type": "rst",
            "direction": "I"
          },
          "resetFlush": {
            "direction": "I"
          },
          "instruction": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "pc_in": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "rs1": {
            "direction": "O",
            "left": "4",
            "right": "0"
          },
          "rs2": {
            "direction": "O",
            "left": "4",
            "right": "0"
          },
          "rd": {
            "direction": "O",
            "left": "4",
            "right": "0"
          },
          "imm": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "aluOp": {
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "selA": {
            "direction": "O"
          },
          "selB": {
            "direction": "O",
            "left": "1",
            "right": "0"
          },
          "aluToReg": {
            "direction": "O"
          },
          "memOp": {
            "direction": "O",
            "left": "1",
            "right": "0"
          },
          "memSize": {
            "direction": "O",
            "left": "1",
            "right": "0"
          },
          "branch": {
            "direction": "O"
          },
          "jal": {
            "direction": "O"
          },
          "jalr": {
            "direction": "O"
          },
          "pc": {
            "direction": "O",
            "left": "31",
            "right": "0"
          }
        }
      },
      "fakeMemIO_0": {
        "vlnv": "xilinx.com:module_ref:fakeMemIO:1.0",
        "xci_name": "simpleRisc_fakeMemIO_0_0",
        "xci_path": "ip/simpleRisc_fakeMemIO_0_0/simpleRisc_fakeMemIO_0_0.xci",
        "inst_hier_path": "fakeMemIO_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "fakeMemIO",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "reset",
                "value_src": "constant"
              },
              "FREQ_HZ": {
                "value": "1000000",
                "value_src": "user_prop"
              },
              "CLK_DOMAIN": {
                "value": "simpleRisc_clk",
                "value_src": "default_prop"
              }
            }
          },
          "reset": {
            "type": "rst",
            "direction": "I"
          },
          "enA": {
            "direction": "I"
          },
          "pcIn": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "memOp": {
            "direction": "I",
            "left": "1",
            "right": "0"
          },
          "addrB": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "dinB": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "instr": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "pc": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "doutB": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "bValid": {
            "direction": "O"
          },
          "NOTready": {
            "direction": "O"
          }
        }
      }
    },
    "nets": {
      "Decode_0_aluOp": {
        "ports": [
          "Decode_0/aluOp",
          "opLatch_0/aluOpIn"
        ]
      },
      "Decode_0_aluToReg": {
        "ports": [
          "Decode_0/aluToReg",
          "opLatch_0/aluToRegIn"
        ]
      },
      "Decode_0_branch": {
        "ports": [
          "Decode_0/branch",
          "opLatch_0/branchIn"
        ]
      },
      "Decode_0_imm": {
        "ports": [
          "Decode_0/imm",
          "opLatch_0/immIn"
        ]
      },
      "Decode_0_jal": {
        "ports": [
          "Decode_0/jal",
          "opLatch_0/jalIn"
        ]
      },
      "Decode_0_jalr": {
        "ports": [
          "Decode_0/jalr",
          "opLatch_0/jalrIn"
        ]
      },
      "Decode_0_memOp": {
        "ports": [
          "Decode_0/memOp",
          "opLatch_0/memOpIn"
        ]
      },
      "Decode_0_memSize": {
        "ports": [
          "Decode_0/memSize",
          "opLatch_0/memSizeIn"
        ]
      },
      "Decode_0_pc": {
        "ports": [
          "Decode_0/pc",
          "opLatch_0/pcIn"
        ]
      },
      "Decode_0_rd": {
        "ports": [
          "Decode_0/rd",
          "opLatch_0/rdIn"
        ]
      },
      "Decode_0_rs1": {
        "ports": [
          "Decode_0/rs1",
          "RegFile_0/ra1"
        ]
      },
      "Decode_0_rs2": {
        "ports": [
          "Decode_0/rs2",
          "RegFile_0/ra2"
        ]
      },
      "Decode_0_selA": {
        "ports": [
          "Decode_0/selA",
          "opLatch_0/selAIn"
        ]
      },
      "Decode_0_selB": {
        "ports": [
          "Decode_0/selB",
          "opLatch_0/selBIn"
        ]
      },
      "Not_0_out": {
        "ports": [
          "fakeMemIO_0/NOTready",
          "RegFile_0/stall",
          "writeBackLatch_0/stall",
          "opLatch_0/stall",
          "execLatch_0/stall",
          "PC_0/stall",
          "Decode_0/stall"
        ]
      },
      "PC_0_ena": {
        "ports": [
          "PC_0/ena",
          "fakeMemIO_0/enA"
        ]
      },
      "PC_0_pc": {
        "ports": [
          "PC_0/pc",
          "fakeMemIO_0/pcIn"
        ]
      },
      "RegFile_0_ra1Out": {
        "ports": [
          "RegFile_0/ra1Out",
          "bypassMux_0/ra1"
        ]
      },
      "RegFile_0_ra2Out": {
        "ports": [
          "RegFile_0/ra2Out",
          "bypassMux_0/ra2"
        ]
      },
      "RegFile_0_rd1": {
        "ports": [
          "RegFile_0/rd1",
          "bypassMux_0/r1RegVal"
        ]
      },
      "RegFile_0_rd2": {
        "ports": [
          "RegFile_0/rd2",
          "bypassMux_0/r2RegVal"
        ]
      },
      "RegFile_0_toEdge": {
        "ports": [
          "RegFile_0/toEdge",
          "toEdge01"
        ]
      },
      "aluMuxComb_0_a": {
        "ports": [
          "aluMuxComb_0/a",
          "alu_0/a"
        ]
      },
      "aluMuxComb_0_b": {
        "ports": [
          "aluMuxComb_0/b",
          "alu_0/b"
        ]
      },
      "alu_0_aluOut": {
        "ports": [
          "alu_0/aluOut",
          "pcMuxSelector_0/aluOut",
          "execLatch_0/aluIn",
          "fakeMemIO_0/addrB"
        ]
      },
      "bypassMux_0_r1Val": {
        "ports": [
          "bypassMux_0/r1Val",
          "aluMuxComb_0/rs1Val",
          "pcAlu_0/r1"
        ]
      },
      "bypassMux_0_r2Val": {
        "ports": [
          "bypassMux_0/r2Val",
          "aluMuxComb_0/rs2Val",
          "fakeMemIO_0/dinB"
        ]
      },
      "clk_1": {
        "ports": [
          "clk",
          "RegFile_0/clk",
          "writeBackLatch_0/clk",
          "opLatch_0/clk",
          "execLatch_0/clk",
          "PC_0/clk",
          "Decode_0/clk",
          "fakeMemIO_0/clk"
        ]
      },
      "execLatch_0_alu": {
        "ports": [
          "execLatch_0/alu",
          "writeBackLatch_0/aluIn",
          "bypassMux_0/execAluVal"
        ]
      },
      "execLatch_0_aluToReg": {
        "ports": [
          "execLatch_0/aluToReg",
          "bypassMux_0/execRegWrite",
          "writeBackLatch_0/aluToRegIn"
        ]
      },
      "execLatch_0_rd": {
        "ports": [
          "execLatch_0/rd",
          "writeBackLatch_0/rdIn",
          "bypassMux_0/execRd"
        ]
      },
      "fakeMemIO_0_bValid": {
        "ports": [
          "fakeMemIO_0/bValid",
          "writeBackLatch_0/memValidIn",
          "bypassMux_0/execMemValid"
        ]
      },
      "fakeMemIO_0_doutB": {
        "ports": [
          "fakeMemIO_0/doutB",
          "writeBackLatch_0/memIn",
          "bypassMux_0/execMemVal"
        ]
      },
      "fakeMemIO_0_instr": {
        "ports": [
          "fakeMemIO_0/instr",
          "Decode_0/instruction"
        ]
      },
      "fakeMemIO_0_pc": {
        "ports": [
          "fakeMemIO_0/pc",
          "Decode_0/pc_in"
        ]
      },
      "opLatch_0_aluOp": {
        "ports": [
          "opLatch_0/aluOp",
          "alu_0/aluOp"
        ]
      },
      "opLatch_0_aluToReg": {
        "ports": [
          "opLatch_0/aluToReg",
          "execLatch_0/aluToRegIn"
        ]
      },
      "opLatch_0_branch": {
        "ports": [
          "opLatch_0/branch",
          "pcMuxSelector_0/branch"
        ]
      },
      "opLatch_0_imm": {
        "ports": [
          "opLatch_0/imm",
          "aluMuxComb_0/imm",
          "pcAlu_0/imm"
        ]
      },
      "opLatch_0_jal": {
        "ports": [
          "opLatch_0/jal",
          "pcMuxSelector_0/jal"
        ]
      },
      "opLatch_0_jalr": {
        "ports": [
          "opLatch_0/jalr",
          "pcAlu_0/jalr",
          "pcMuxSelector_0/jalr"
        ]
      },
      "opLatch_0_memOp": {
        "ports": [
          "opLatch_0/memOp",
          "fakeMemIO_0/memOp"
        ]
      },
      "opLatch_0_pc": {
        "ports": [
          "opLatch_0/pc",
          "aluMuxComb_0/pc",
          "pcAlu_0/pc"
        ]
      },
      "opLatch_0_rd": {
        "ports": [
          "opLatch_0/rd",
          "execLatch_0/rdIn"
        ]
      },
      "opLatch_0_selA": {
        "ports": [
          "opLatch_0/selA",
          "aluMuxComb_0/selA"
        ]
      },
      "opLatch_0_selB": {
        "ports": [
          "opLatch_0/selB",
          "aluMuxComb_0/selB"
        ]
      },
      "pcAlu_0_jumpPc": {
        "ports": [
          "pcAlu_0/jumpPc",
          "PC_0/jumpVect"
        ]
      },
      "pcMuxSelector_0_jumpEn": {
        "ports": [
          "pcMuxSelector_0/jumpEn",
          "resetManager_0/jumpEn",
          "PC_0/jumpEn"
        ]
      },
      "resetManager_0_flushReset": {
        "ports": [
          "resetManager_0/flushReset",
          "opLatch_0/reset",
          "Decode_0/resetFlush"
        ]
      },
      "resetManager_0_mainReset": {
        "ports": [
          "resetManager_0/mainReset",
          "PC_0/reset",
          "RegFile_0/reset",
          "writeBackLatch_0/reset",
          "execLatch_0/reset",
          "Decode_0/reset",
          "fakeMemIO_0/reset"
        ]
      },
      "reset_1": {
        "ports": [
          "reset",
          "resetManager_0/reset"
        ]
      },
      "writeBackLatch_0_dataToReg": {
        "ports": [
          "writeBackLatch_0/dataToReg",
          "dataToReg",
          "RegFile_0/wd",
          "bypassMux_0/wbVal"
        ]
      },
      "writeBackLatch_0_rd": {
        "ports": [
          "writeBackLatch_0/rd",
          "rd",
          "RegFile_0/wa",
          "bypassMux_0/wbRd"
        ]
      },
      "writeBackLatch_0_regWrite": {
        "ports": [
          "writeBackLatch_0/regWrite",
          "regWrite",
          "RegFile_0/we",
          "bypassMux_0/wbRegWrite"
        ]
      }
    }
  }
}