{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 26 22:03:29 2015 " "Info: Processing started: Thu Mar 26 22:03:29 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off xulie -c xulie --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off xulie -c xulie --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "xulie_top.vhd" "" { Text "G:/project/two/基于FPGA的序列检测器/新建文件夹/xulie_top.vhd" 7 -1 0 } } { "f:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "seg:u3\|clk_scan " "Info: Detected ripple clock \"seg:u3\|clk_scan\" as buffer" {  } { { "seg.vhd" "" { Text "G:/project/two/基于FPGA的序列检测器/新建文件夹/seg.vhd" 26 -1 0 } } { "f:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "seg:u3\|clk_scan" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register xulie:u1\|counter_reg1\[2\] register seg:u3\|seg_duan\[2\] 102.93 MHz 9.715 ns Internal " "Info: Clock \"clk\" has Internal fmax of 102.93 MHz between source register \"xulie:u1\|counter_reg1\[2\]\" and destination register \"seg:u3\|seg_duan\[2\]\" (period= 9.715 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.062 ns + Longest register register " "Info: + Longest register to register delay is 5.062 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns xulie:u1\|counter_reg1\[2\] 1 REG LC_X22_Y11_N9 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X22_Y11_N9; Fanout = 6; REG Node = 'xulie:u1\|counter_reg1\[2\]'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { xulie:u1|counter_reg1[2] } "NODE_NAME" } } { "xulie.vhd" "" { Text "G:/project/two/基于FPGA的序列检测器/新建文件夹/xulie.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.244 ns) + CELL(0.292 ns) 1.536 ns seg:u3\|seg_duan\[2\]~2 2 COMB LC_X23_Y12_N0 1 " "Info: 2: + IC(1.244 ns) + CELL(0.292 ns) = 1.536 ns; Loc. = LC_X23_Y12_N0; Fanout = 1; COMB Node = 'seg:u3\|seg_duan\[2\]~2'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.536 ns" { xulie:u1|counter_reg1[2] seg:u3|seg_duan[2]~2 } "NODE_NAME" } } { "seg.vhd" "" { Text "G:/project/two/基于FPGA的序列检测器/新建文件夹/seg.vhd" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.446 ns) + CELL(0.114 ns) 2.096 ns seg:u3\|seg_duan\[2\]~3 3 COMB LC_X23_Y12_N5 8 " "Info: 3: + IC(0.446 ns) + CELL(0.114 ns) = 2.096 ns; Loc. = LC_X23_Y12_N5; Fanout = 8; COMB Node = 'seg:u3\|seg_duan\[2\]~3'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.560 ns" { seg:u3|seg_duan[2]~2 seg:u3|seg_duan[2]~3 } "NODE_NAME" } } { "seg.vhd" "" { Text "G:/project/two/基于FPGA的序列检测器/新建文件夹/seg.vhd" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.420 ns) + CELL(0.442 ns) 2.958 ns seg:u3\|seg_duan\[2\]~9 4 COMB LC_X23_Y12_N6 7 " "Info: 4: + IC(0.420 ns) + CELL(0.442 ns) = 2.958 ns; Loc. = LC_X23_Y12_N6; Fanout = 7; COMB Node = 'seg:u3\|seg_duan\[2\]~9'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.862 ns" { seg:u3|seg_duan[2]~3 seg:u3|seg_duan[2]~9 } "NODE_NAME" } } { "seg.vhd" "" { Text "G:/project/two/基于FPGA的序列检测器/新建文件夹/seg.vhd" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.237 ns) + CELL(0.867 ns) 5.062 ns seg:u3\|seg_duan\[2\] 5 REG LC_X24_Y11_N0 1 " "Info: 5: + IC(1.237 ns) + CELL(0.867 ns) = 5.062 ns; Loc. = LC_X24_Y11_N0; Fanout = 1; REG Node = 'seg:u3\|seg_duan\[2\]'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.104 ns" { seg:u3|seg_duan[2]~9 seg:u3|seg_duan[2] } "NODE_NAME" } } { "seg.vhd" "" { Text "G:/project/two/基于FPGA的序列检测器/新建文件夹/seg.vhd" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.715 ns ( 33.88 % ) " "Info: Total cell delay = 1.715 ns ( 33.88 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.347 ns ( 66.12 % ) " "Info: Total interconnect delay = 3.347 ns ( 66.12 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.062 ns" { xulie:u1|counter_reg1[2] seg:u3|seg_duan[2]~2 seg:u3|seg_duan[2]~3 seg:u3|seg_duan[2]~9 seg:u3|seg_duan[2] } "NODE_NAME" } } { "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.062 ns" { xulie:u1|counter_reg1[2] {} seg:u3|seg_duan[2]~2 {} seg:u3|seg_duan[2]~3 {} seg:u3|seg_duan[2]~9 {} seg:u3|seg_duan[2] {} } { 0.000ns 1.244ns 0.446ns 0.420ns 1.237ns } { 0.000ns 0.292ns 0.114ns 0.442ns 0.867ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-4.392 ns - Smallest " "Info: - Smallest clock skew is -4.392 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.782 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.782 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk 1 CLK PIN_92 25 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_92; Fanout = 25; CLK Node = 'clk'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "xulie_top.vhd" "" { Text "G:/project/two/基于FPGA的序列检测器/新建文件夹/xulie_top.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.602 ns) + CELL(0.711 ns) 2.782 ns seg:u3\|seg_duan\[2\] 2 REG LC_X24_Y11_N0 1 " "Info: 2: + IC(0.602 ns) + CELL(0.711 ns) = 2.782 ns; Loc. = LC_X24_Y11_N0; Fanout = 1; REG Node = 'seg:u3\|seg_duan\[2\]'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.313 ns" { clk seg:u3|seg_duan[2] } "NODE_NAME" } } { "seg.vhd" "" { Text "G:/project/two/基于FPGA的序列检测器/新建文件夹/seg.vhd" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 78.36 % ) " "Info: Total cell delay = 2.180 ns ( 78.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.602 ns ( 21.64 % ) " "Info: Total interconnect delay = 0.602 ns ( 21.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.782 ns" { clk seg:u3|seg_duan[2] } "NODE_NAME" } } { "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.782 ns" { clk {} clk~out0 {} seg:u3|seg_duan[2] {} } { 0.000ns 0.000ns 0.602ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 7.174 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 7.174 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk 1 CLK PIN_92 25 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_92; Fanout = 25; CLK Node = 'clk'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "xulie_top.vhd" "" { Text "G:/project/two/基于FPGA的序列检测器/新建文件夹/xulie_top.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.560 ns) + CELL(0.935 ns) 2.964 ns seg:u3\|clk_scan 2 REG LC_X8_Y6_N9 28 " "Info: 2: + IC(0.560 ns) + CELL(0.935 ns) = 2.964 ns; Loc. = LC_X8_Y6_N9; Fanout = 28; REG Node = 'seg:u3\|clk_scan'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.495 ns" { clk seg:u3|clk_scan } "NODE_NAME" } } { "seg.vhd" "" { Text "G:/project/two/基于FPGA的序列检测器/新建文件夹/seg.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.499 ns) + CELL(0.711 ns) 7.174 ns xulie:u1\|counter_reg1\[2\] 3 REG LC_X22_Y11_N9 6 " "Info: 3: + IC(3.499 ns) + CELL(0.711 ns) = 7.174 ns; Loc. = LC_X22_Y11_N9; Fanout = 6; REG Node = 'xulie:u1\|counter_reg1\[2\]'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.210 ns" { seg:u3|clk_scan xulie:u1|counter_reg1[2] } "NODE_NAME" } } { "xulie.vhd" "" { Text "G:/project/two/基于FPGA的序列检测器/新建文件夹/xulie.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.115 ns ( 43.42 % ) " "Info: Total cell delay = 3.115 ns ( 43.42 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.059 ns ( 56.58 % ) " "Info: Total interconnect delay = 4.059 ns ( 56.58 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.174 ns" { clk seg:u3|clk_scan xulie:u1|counter_reg1[2] } "NODE_NAME" } } { "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.174 ns" { clk {} clk~out0 {} seg:u3|clk_scan {} xulie:u1|counter_reg1[2] {} } { 0.000ns 0.000ns 0.560ns 3.499ns } { 0.000ns 1.469ns 0.935ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.782 ns" { clk seg:u3|seg_duan[2] } "NODE_NAME" } } { "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.782 ns" { clk {} clk~out0 {} seg:u3|seg_duan[2] {} } { 0.000ns 0.000ns 0.602ns } { 0.000ns 1.469ns 0.711ns } "" } } { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.174 ns" { clk seg:u3|clk_scan xulie:u1|counter_reg1[2] } "NODE_NAME" } } { "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.174 ns" { clk {} clk~out0 {} seg:u3|clk_scan {} xulie:u1|counter_reg1[2] {} } { 0.000ns 0.000ns 0.560ns 3.499ns } { 0.000ns 1.469ns 0.935ns 0.711ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.224 ns + " "Info: + Micro clock to output delay of source is 0.224 ns" {  } { { "xulie.vhd" "" { Text "G:/project/two/基于FPGA的序列检测器/新建文件夹/xulie.vhd" 30 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.037 ns + " "Info: + Micro setup delay of destination is 0.037 ns" {  } { { "seg.vhd" "" { Text "G:/project/two/基于FPGA的序列检测器/新建文件夹/seg.vhd" 52 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.062 ns" { xulie:u1|counter_reg1[2] seg:u3|seg_duan[2]~2 seg:u3|seg_duan[2]~3 seg:u3|seg_duan[2]~9 seg:u3|seg_duan[2] } "NODE_NAME" } } { "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.062 ns" { xulie:u1|counter_reg1[2] {} seg:u3|seg_duan[2]~2 {} seg:u3|seg_duan[2]~3 {} seg:u3|seg_duan[2]~9 {} seg:u3|seg_duan[2] {} } { 0.000ns 1.244ns 0.446ns 0.420ns 1.237ns } { 0.000ns 0.292ns 0.114ns 0.442ns 0.867ns } "" } } { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.782 ns" { clk seg:u3|seg_duan[2] } "NODE_NAME" } } { "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.782 ns" { clk {} clk~out0 {} seg:u3|seg_duan[2] {} } { 0.000ns 0.000ns 0.602ns } { 0.000ns 1.469ns 0.711ns } "" } } { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.174 ns" { clk seg:u3|clk_scan xulie:u1|counter_reg1[2] } "NODE_NAME" } } { "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.174 ns" { clk {} clk~out0 {} seg:u3|clk_scan {} xulie:u1|counter_reg1[2] {} } { 0.000ns 0.000ns 0.560ns 3.499ns } { 0.000ns 1.469ns 0.935ns 0.711ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "xulie:u1\|counter_reg2\[0\] xulie_data\[0\] clk 6.317 ns register " "Info: tsu for register \"xulie:u1\|counter_reg2\[0\]\" (data pin = \"xulie_data\[0\]\", clock pin = \"clk\") is 6.317 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "13.416 ns + Longest pin register " "Info: + Longest pin to register delay is 13.416 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.475 ns) 1.475 ns xulie_data\[0\] 1 PIN PIN_40 1 " "Info: 1: + IC(0.000 ns) + CELL(1.475 ns) = 1.475 ns; Loc. = PIN_40; Fanout = 1; PIN Node = 'xulie_data\[0\]'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { xulie_data[0] } "NODE_NAME" } } { "xulie_top.vhd" "" { Text "G:/project/two/基于FPGA的序列检测器/新建文件夹/xulie_top.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.192 ns) + CELL(0.292 ns) 7.959 ns xulie:u1\|counter_reg1\[3\]~8 2 COMB LC_X12_Y6_N1 4 " "Info: 2: + IC(6.192 ns) + CELL(0.292 ns) = 7.959 ns; Loc. = LC_X12_Y6_N1; Fanout = 4; COMB Node = 'xulie:u1\|counter_reg1\[3\]~8'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.484 ns" { xulie_data[0] xulie:u1|counter_reg1[3]~8 } "NODE_NAME" } } { "xulie.vhd" "" { Text "G:/project/two/基于FPGA的序列检测器/新建文件夹/xulie.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.805 ns) + CELL(0.114 ns) 10.878 ns xulie:u1\|counter_reg2\[1\]~12 3 COMB LC_X22_Y11_N7 4 " "Info: 3: + IC(2.805 ns) + CELL(0.114 ns) = 10.878 ns; Loc. = LC_X22_Y11_N7; Fanout = 4; COMB Node = 'xulie:u1\|counter_reg2\[1\]~12'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.919 ns" { xulie:u1|counter_reg1[3]~8 xulie:u1|counter_reg2[1]~12 } "NODE_NAME" } } { "xulie.vhd" "" { Text "G:/project/two/基于FPGA的序列检测器/新建文件夹/xulie.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.671 ns) + CELL(0.867 ns) 13.416 ns xulie:u1\|counter_reg2\[0\] 4 REG LC_X23_Y5_N2 7 " "Info: 4: + IC(1.671 ns) + CELL(0.867 ns) = 13.416 ns; Loc. = LC_X23_Y5_N2; Fanout = 7; REG Node = 'xulie:u1\|counter_reg2\[0\]'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.538 ns" { xulie:u1|counter_reg2[1]~12 xulie:u1|counter_reg2[0] } "NODE_NAME" } } { "xulie.vhd" "" { Text "G:/project/two/基于FPGA的序列检测器/新建文件夹/xulie.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.748 ns ( 20.48 % ) " "Info: Total cell delay = 2.748 ns ( 20.48 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "10.668 ns ( 79.52 % ) " "Info: Total interconnect delay = 10.668 ns ( 79.52 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "13.416 ns" { xulie_data[0] xulie:u1|counter_reg1[3]~8 xulie:u1|counter_reg2[1]~12 xulie:u1|counter_reg2[0] } "NODE_NAME" } } { "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "13.416 ns" { xulie_data[0] {} xulie_data[0]~out0 {} xulie:u1|counter_reg1[3]~8 {} xulie:u1|counter_reg2[1]~12 {} xulie:u1|counter_reg2[0] {} } { 0.000ns 0.000ns 6.192ns 2.805ns 1.671ns } { 0.000ns 1.475ns 0.292ns 0.114ns 0.867ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.037 ns + " "Info: + Micro setup delay of destination is 0.037 ns" {  } { { "xulie.vhd" "" { Text "G:/project/two/基于FPGA的序列检测器/新建文件夹/xulie.vhd" 30 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 7.136 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 7.136 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk 1 CLK PIN_92 25 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_92; Fanout = 25; CLK Node = 'clk'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "xulie_top.vhd" "" { Text "G:/project/two/基于FPGA的序列检测器/新建文件夹/xulie_top.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.560 ns) + CELL(0.935 ns) 2.964 ns seg:u3\|clk_scan 2 REG LC_X8_Y6_N9 28 " "Info: 2: + IC(0.560 ns) + CELL(0.935 ns) = 2.964 ns; Loc. = LC_X8_Y6_N9; Fanout = 28; REG Node = 'seg:u3\|clk_scan'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.495 ns" { clk seg:u3|clk_scan } "NODE_NAME" } } { "seg.vhd" "" { Text "G:/project/two/基于FPGA的序列检测器/新建文件夹/seg.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.461 ns) + CELL(0.711 ns) 7.136 ns xulie:u1\|counter_reg2\[0\] 3 REG LC_X23_Y5_N2 7 " "Info: 3: + IC(3.461 ns) + CELL(0.711 ns) = 7.136 ns; Loc. = LC_X23_Y5_N2; Fanout = 7; REG Node = 'xulie:u1\|counter_reg2\[0\]'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.172 ns" { seg:u3|clk_scan xulie:u1|counter_reg2[0] } "NODE_NAME" } } { "xulie.vhd" "" { Text "G:/project/two/基于FPGA的序列检测器/新建文件夹/xulie.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.115 ns ( 43.65 % ) " "Info: Total cell delay = 3.115 ns ( 43.65 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.021 ns ( 56.35 % ) " "Info: Total interconnect delay = 4.021 ns ( 56.35 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.136 ns" { clk seg:u3|clk_scan xulie:u1|counter_reg2[0] } "NODE_NAME" } } { "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.136 ns" { clk {} clk~out0 {} seg:u3|clk_scan {} xulie:u1|counter_reg2[0] {} } { 0.000ns 0.000ns 0.560ns 3.461ns } { 0.000ns 1.469ns 0.935ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "13.416 ns" { xulie_data[0] xulie:u1|counter_reg1[3]~8 xulie:u1|counter_reg2[1]~12 xulie:u1|counter_reg2[0] } "NODE_NAME" } } { "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "13.416 ns" { xulie_data[0] {} xulie_data[0]~out0 {} xulie:u1|counter_reg1[3]~8 {} xulie:u1|counter_reg2[1]~12 {} xulie:u1|counter_reg2[0] {} } { 0.000ns 0.000ns 6.192ns 2.805ns 1.671ns } { 0.000ns 1.475ns 0.292ns 0.114ns 0.867ns } "" } } { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.136 ns" { clk seg:u3|clk_scan xulie:u1|counter_reg2[0] } "NODE_NAME" } } { "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.136 ns" { clk {} clk~out0 {} seg:u3|clk_scan {} xulie:u1|counter_reg2[0] {} } { 0.000ns 0.000ns 0.560ns 3.461ns } { 0.000ns 1.469ns 0.935ns 0.711ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk AB\[3\] xulie:u1\|Q\[3\] 15.952 ns register " "Info: tco from clock \"clk\" to destination pin \"AB\[3\]\" through register \"xulie:u1\|Q\[3\]\" is 15.952 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 7.174 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 7.174 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk 1 CLK PIN_92 25 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_92; Fanout = 25; CLK Node = 'clk'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "xulie_top.vhd" "" { Text "G:/project/two/基于FPGA的序列检测器/新建文件夹/xulie_top.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.560 ns) + CELL(0.935 ns) 2.964 ns seg:u3\|clk_scan 2 REG LC_X8_Y6_N9 28 " "Info: 2: + IC(0.560 ns) + CELL(0.935 ns) = 2.964 ns; Loc. = LC_X8_Y6_N9; Fanout = 28; REG Node = 'seg:u3\|clk_scan'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.495 ns" { clk seg:u3|clk_scan } "NODE_NAME" } } { "seg.vhd" "" { Text "G:/project/two/基于FPGA的序列检测器/新建文件夹/seg.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.499 ns) + CELL(0.711 ns) 7.174 ns xulie:u1\|Q\[3\] 3 REG LC_X22_Y11_N5 8 " "Info: 3: + IC(3.499 ns) + CELL(0.711 ns) = 7.174 ns; Loc. = LC_X22_Y11_N5; Fanout = 8; REG Node = 'xulie:u1\|Q\[3\]'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.210 ns" { seg:u3|clk_scan xulie:u1|Q[3] } "NODE_NAME" } } { "xulie.vhd" "" { Text "G:/project/two/基于FPGA的序列检测器/新建文件夹/xulie.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.115 ns ( 43.42 % ) " "Info: Total cell delay = 3.115 ns ( 43.42 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.059 ns ( 56.58 % ) " "Info: Total interconnect delay = 4.059 ns ( 56.58 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.174 ns" { clk seg:u3|clk_scan xulie:u1|Q[3] } "NODE_NAME" } } { "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.174 ns" { clk {} clk~out0 {} seg:u3|clk_scan {} xulie:u1|Q[3] {} } { 0.000ns 0.000ns 0.560ns 3.499ns } { 0.000ns 1.469ns 0.935ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.224 ns + " "Info: + Micro clock to output delay of source is 0.224 ns" {  } { { "xulie.vhd" "" { Text "G:/project/two/基于FPGA的序列检测器/新建文件夹/xulie.vhd" 30 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.554 ns + Longest register pin " "Info: + Longest register to pin delay is 8.554 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns xulie:u1\|Q\[3\] 1 REG LC_X22_Y11_N5 8 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X22_Y11_N5; Fanout = 8; REG Node = 'xulie:u1\|Q\[3\]'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { xulie:u1|Q[3] } "NODE_NAME" } } { "xulie.vhd" "" { Text "G:/project/two/基于FPGA的序列检测器/新建文件夹/xulie.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.397 ns) + CELL(0.114 ns) 3.511 ns xulie:u1\|Equal3~0 2 COMB LC_X12_Y9_N4 4 " "Info: 2: + IC(3.397 ns) + CELL(0.114 ns) = 3.511 ns; Loc. = LC_X12_Y9_N4; Fanout = 4; COMB Node = 'xulie:u1\|Equal3~0'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.511 ns" { xulie:u1|Q[3] xulie:u1|Equal3~0 } "NODE_NAME" } } { "xulie.vhd" "" { Text "G:/project/two/基于FPGA的序列检测器/新建文件夹/xulie.vhd" 73 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.935 ns) + CELL(2.108 ns) 8.554 ns AB\[3\] 3 PIN PIN_58 0 " "Info: 3: + IC(2.935 ns) + CELL(2.108 ns) = 8.554 ns; Loc. = PIN_58; Fanout = 0; PIN Node = 'AB\[3\]'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.043 ns" { xulie:u1|Equal3~0 AB[3] } "NODE_NAME" } } { "xulie_top.vhd" "" { Text "G:/project/two/基于FPGA的序列检测器/新建文件夹/xulie_top.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.222 ns ( 25.98 % ) " "Info: Total cell delay = 2.222 ns ( 25.98 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.332 ns ( 74.02 % ) " "Info: Total interconnect delay = 6.332 ns ( 74.02 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.554 ns" { xulie:u1|Q[3] xulie:u1|Equal3~0 AB[3] } "NODE_NAME" } } { "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "8.554 ns" { xulie:u1|Q[3] {} xulie:u1|Equal3~0 {} AB[3] {} } { 0.000ns 3.397ns 2.935ns } { 0.000ns 0.114ns 2.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.174 ns" { clk seg:u3|clk_scan xulie:u1|Q[3] } "NODE_NAME" } } { "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.174 ns" { clk {} clk~out0 {} seg:u3|clk_scan {} xulie:u1|Q[3] {} } { 0.000ns 0.000ns 0.560ns 3.499ns } { 0.000ns 1.469ns 0.935ns 0.711ns } "" } } { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.554 ns" { xulie:u1|Q[3] xulie:u1|Equal3~0 AB[3] } "NODE_NAME" } } { "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "8.554 ns" { xulie:u1|Q[3] {} xulie:u1|Equal3~0 {} AB[3] {} } { 0.000ns 3.397ns 2.935ns } { 0.000ns 0.114ns 2.108ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "m_seq:u2\|m_se reset clk -1.390 ns register " "Info: th for register \"m_seq:u2\|m_se\" (data pin = \"reset\", clock pin = \"clk\") is -1.390 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 7.174 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 7.174 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk 1 CLK PIN_92 25 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_92; Fanout = 25; CLK Node = 'clk'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "xulie_top.vhd" "" { Text "G:/project/two/基于FPGA的序列检测器/新建文件夹/xulie_top.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.560 ns) + CELL(0.935 ns) 2.964 ns seg:u3\|clk_scan 2 REG LC_X8_Y6_N9 28 " "Info: 2: + IC(0.560 ns) + CELL(0.935 ns) = 2.964 ns; Loc. = LC_X8_Y6_N9; Fanout = 28; REG Node = 'seg:u3\|clk_scan'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.495 ns" { clk seg:u3|clk_scan } "NODE_NAME" } } { "seg.vhd" "" { Text "G:/project/two/基于FPGA的序列检测器/新建文件夹/seg.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.499 ns) + CELL(0.711 ns) 7.174 ns m_seq:u2\|m_se 3 REG LC_X26_Y9_N2 6 " "Info: 3: + IC(3.499 ns) + CELL(0.711 ns) = 7.174 ns; Loc. = LC_X26_Y9_N2; Fanout = 6; REG Node = 'm_seq:u2\|m_se'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.210 ns" { seg:u3|clk_scan m_seq:u2|m_se } "NODE_NAME" } } { "m_seq.vhd" "" { Text "G:/project/two/基于FPGA的序列检测器/新建文件夹/m_seq.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.115 ns ( 43.42 % ) " "Info: Total cell delay = 3.115 ns ( 43.42 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.059 ns ( 56.58 % ) " "Info: Total interconnect delay = 4.059 ns ( 56.58 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.174 ns" { clk seg:u3|clk_scan m_seq:u2|m_se } "NODE_NAME" } } { "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.174 ns" { clk {} clk~out0 {} seg:u3|clk_scan {} m_seq:u2|m_se {} } { 0.000ns 0.000ns 0.560ns 3.499ns } { 0.000ns 1.469ns 0.935ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.015 ns + " "Info: + Micro hold delay of destination is 0.015 ns" {  } { { "m_seq.vhd" "" { Text "G:/project/two/基于FPGA的序列检测器/新建文件夹/m_seq.vhd" 9 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.579 ns - Shortest pin register " "Info: - Shortest pin to register delay is 8.579 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.475 ns) 1.475 ns reset 1 PIN PIN_67 26 " "Info: 1: + IC(0.000 ns) + CELL(1.475 ns) = 1.475 ns; Loc. = PIN_67; Fanout = 26; PIN Node = 'reset'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "xulie_top.vhd" "" { Text "G:/project/two/基于FPGA的序列检测器/新建文件夹/xulie_top.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.237 ns) + CELL(0.867 ns) 8.579 ns m_seq:u2\|m_se 2 REG LC_X26_Y9_N2 6 " "Info: 2: + IC(6.237 ns) + CELL(0.867 ns) = 8.579 ns; Loc. = LC_X26_Y9_N2; Fanout = 6; REG Node = 'm_seq:u2\|m_se'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.104 ns" { reset m_seq:u2|m_se } "NODE_NAME" } } { "m_seq.vhd" "" { Text "G:/project/two/基于FPGA的序列检测器/新建文件夹/m_seq.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.342 ns ( 27.30 % ) " "Info: Total cell delay = 2.342 ns ( 27.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.237 ns ( 72.70 % ) " "Info: Total interconnect delay = 6.237 ns ( 72.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.579 ns" { reset m_seq:u2|m_se } "NODE_NAME" } } { "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "8.579 ns" { reset {} reset~out0 {} m_seq:u2|m_se {} } { 0.000ns 0.000ns 6.237ns } { 0.000ns 1.475ns 0.867ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.174 ns" { clk seg:u3|clk_scan m_seq:u2|m_se } "NODE_NAME" } } { "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.174 ns" { clk {} clk~out0 {} seg:u3|clk_scan {} m_seq:u2|m_se {} } { 0.000ns 0.000ns 0.560ns 3.499ns } { 0.000ns 1.469ns 0.935ns 0.711ns } "" } } { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.579 ns" { reset m_seq:u2|m_se } "NODE_NAME" } } { "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "8.579 ns" { reset {} reset~out0 {} m_seq:u2|m_se {} } { 0.000ns 0.000ns 6.237ns } { 0.000ns 1.475ns 0.867ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "134 " "Info: Peak virtual memory: 134 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 26 22:03:30 2015 " "Info: Processing ended: Thu Mar 26 22:03:30 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
