// Generated by CIRCT firtool-1.44.0
// VCS coverage exclude_file
module regfile_combMem(	// @[CRRV/src/core/regfile/RegFile.scala:15:20]
  input  [4:0]  R0_addr,
  input         R0_en,
                R0_clk,
  input  [4:0]  R1_addr,
  input         R1_en,
                R1_clk,
  input  [4:0]  W0_addr,
  input         W0_en,
                W0_clk,
  input  [31:0] W0_data,
  output [31:0] R0_data,
                R1_data
);

  reg [31:0] Memory[0:31];	// @[CRRV/src/core/regfile/RegFile.scala:15:20]
  always @(posedge W0_clk) begin	// @[CRRV/src/core/regfile/RegFile.scala:15:20]
    if (W0_en)	// @[CRRV/src/core/regfile/RegFile.scala:15:20]
      Memory[W0_addr] <= W0_data;	// @[CRRV/src/core/regfile/RegFile.scala:15:20]
  end // always @(posedge)
  assign R0_data = R0_en ? Memory[R0_addr] : 32'bx;	// @[CRRV/src/core/regfile/RegFile.scala:15:20]
  assign R1_data = R1_en ? Memory[R1_addr] : 32'bx;	// @[CRRV/src/core/regfile/RegFile.scala:15:20]
endmodule

module FetchStage(	// @[<stdin>:3:10]
  input         clock,	// @[<stdin>:4:11]
                reset,	// @[<stdin>:5:11]
                io_control_flush,	// @[CRRV/src/core/pipeline/FetchStage.scala:9:14]
  input  [31:0] io_control_flushPC,	// @[CRRV/src/core/pipeline/FetchStage.scala:9:14]
  input         io_control_stall,	// @[CRRV/src/core/pipeline/FetchStage.scala:9:14]
                io_instRom_ready,	// @[CRRV/src/core/pipeline/FetchStage.scala:9:14]
  output        io_control_stallReq,	// @[CRRV/src/core/pipeline/FetchStage.scala:9:14]
  output [31:0] io_instRom_bits_addr,	// @[CRRV/src/core/pipeline/FetchStage.scala:9:14]
  output        io_if2id_IF_instValid,	// @[CRRV/src/core/pipeline/FetchStage.scala:9:14]
  output [31:0] io_if2id_IF_pc	// @[CRRV/src/core/pipeline/FetchStage.scala:9:14]
);

  reg [31:0] pc;	// @[CRRV/src/core/pipeline/FetchStage.scala:15:19]
  always @(posedge clock) begin	// @[<stdin>:4:11]
    if (reset)	// @[<stdin>:4:11]
      pc <= 32'h30000000;	// @[CRRV/src/core/pipeline/FetchStage.scala:15:19]
    else if (io_control_flush)	// @[CRRV/src/core/pipeline/FetchStage.scala:9:14]
      pc <= io_control_flushPC;	// @[CRRV/src/core/pipeline/FetchStage.scala:15:19]
    else if (io_control_stall) begin	// @[CRRV/src/core/pipeline/FetchStage.scala:9:14]
    end
    else	// @[CRRV/src/core/pipeline/FetchStage.scala:9:14]
      pc <= pc + 32'h4;	// @[CRRV/src/core/pipeline/FetchStage.scala:15:19, :18:8]
  end // always @(posedge)
  assign io_control_stallReq = ~io_instRom_ready;	// @[<stdin>:3:10, CRRV/src/core/pipeline/FetchStage.scala:27:26]
  assign io_instRom_bits_addr = pc;	// @[<stdin>:3:10, CRRV/src/core/pipeline/FetchStage.scala:15:19]
  assign io_if2id_IF_instValid = io_instRom_ready;	// @[<stdin>:3:10]
  assign io_if2id_IF_pc = pc;	// @[<stdin>:3:10, CRRV/src/core/pipeline/FetchStage.scala:15:19]
endmodule

module PipelineStage(	// @[<stdin>:25:10]
  input         clock,	// @[<stdin>:26:11]
                reset,	// @[<stdin>:27:11]
                io_flush,	// @[CRRV/src/core/pipeline/PipelineStage.scala:13:14]
                io_stallPrev,	// @[CRRV/src/core/pipeline/PipelineStage.scala:13:14]
                io_stallNext,	// @[CRRV/src/core/pipeline/PipelineStage.scala:13:14]
                io_prev_IF_instValid,	// @[CRRV/src/core/pipeline/PipelineStage.scala:13:14]
  input  [31:0] io_prev_IF_pc,	// @[CRRV/src/core/pipeline/PipelineStage.scala:13:14]
  output        io_next_IF_instValid,	// @[CRRV/src/core/pipeline/PipelineStage.scala:13:14]
  output [31:0] io_next_IF_pc	// @[CRRV/src/core/pipeline/PipelineStage.scala:13:14]
);

  reg         pipelineReg_IF_instValid;	// @[CRRV/src/core/pipeline/PipelineStage.scala:23:28]
  reg  [31:0] pipelineReg_IF_pc;	// @[CRRV/src/core/pipeline/PipelineStage.scala:23:28]
  wire        _GEN = io_flush | io_stallPrev & ~io_stallNext;	// @[CRRV/src/core/pipeline/PipelineStage.scala:24:{17,34,37}]
  always @(posedge clock) begin	// @[<stdin>:26:11]
    if (reset) begin	// @[<stdin>:26:11]
      pipelineReg_IF_instValid <= 1'h0;	// @[CRRV/src/core/pipeline/PipelineStage.scala:23:28, CRRV/src/io/PipelineStageIO.scala:11:31]
      pipelineReg_IF_pc <= 32'h0;	// @[CRRV/src/core/pipeline/PipelineStage.scala:23:28, CRRV/src/io/PipelineStageIO.scala:11:31]
    end
    else begin	// @[<stdin>:26:11]
      pipelineReg_IF_instValid <=
        ~_GEN & (io_stallPrev ? pipelineReg_IF_instValid : io_prev_IF_instValid);	// @[CRRV/src/core/pipeline/PipelineStage.scala:23:28, :24:{17,53}, :25:17, :26:29, :27:17]
      if (_GEN)	// @[CRRV/src/core/pipeline/PipelineStage.scala:24:17]
        pipelineReg_IF_pc <= 32'h0;	// @[CRRV/src/core/pipeline/PipelineStage.scala:23:28, CRRV/src/io/PipelineStageIO.scala:11:31]
      else if (io_stallPrev) begin	// @[CRRV/src/core/pipeline/PipelineStage.scala:13:14]
      end
      else	// @[CRRV/src/core/pipeline/PipelineStage.scala:13:14]
        pipelineReg_IF_pc <= io_prev_IF_pc;	// @[CRRV/src/core/pipeline/PipelineStage.scala:23:28]
    end
  end // always @(posedge)
  assign io_next_IF_instValid = pipelineReg_IF_instValid;	// @[<stdin>:25:10, CRRV/src/core/pipeline/PipelineStage.scala:23:28]
  assign io_next_IF_pc = pipelineReg_IF_pc;	// @[<stdin>:25:10, CRRV/src/core/pipeline/PipelineStage.scala:23:28]
endmodule

module DecodeStage(	// @[<stdin>:49:10]
  input         clock,	// @[<stdin>:50:11]
                io_if2id_IF_instValid,	// @[CRRV/src/core/pipeline/DecodeStage.scala:12:14]
  input  [31:0] io_if2id_IF_pc,	// @[CRRV/src/core/pipeline/DecodeStage.scala:12:14]
  input         io_control_stall,	// @[CRRV/src/core/pipeline/DecodeStage.scala:12:14]
  input  [31:0] io_read_rdata,	// @[CRRV/src/core/pipeline/DecodeStage.scala:12:14]
                io_regRead1_data,	// @[CRRV/src/core/pipeline/DecodeStage.scala:12:14]
                io_regRead2_data,	// @[CRRV/src/core/pipeline/DecodeStage.scala:12:14]
  output        io_control_flushIF,	// @[CRRV/src/core/pipeline/DecodeStage.scala:12:14]
  output [31:0] io_control_flushPc,	// @[CRRV/src/core/pipeline/DecodeStage.scala:12:14]
  output        io_id2exe_IF_instValid,	// @[CRRV/src/core/pipeline/DecodeStage.scala:12:14]
  output [31:0] io_id2exe_IF_pc,	// @[CRRV/src/core/pipeline/DecodeStage.scala:12:14]
                io_id2exe_ID_inst,	// @[CRRV/src/core/pipeline/DecodeStage.scala:12:14]
  output [3:0]  io_id2exe_ID_aluOp,	// @[CRRV/src/core/pipeline/DecodeStage.scala:12:14]
                io_id2exe_ID_mduOp,	// @[CRRV/src/core/pipeline/DecodeStage.scala:12:14]
  output [31:0] io_id2exe_ID_src1,	// @[CRRV/src/core/pipeline/DecodeStage.scala:12:14]
                io_id2exe_ID_src2,	// @[CRRV/src/core/pipeline/DecodeStage.scala:12:14]
  output [3:0]  io_id2exe_ID_lsuOp,	// @[CRRV/src/core/pipeline/DecodeStage.scala:12:14]
  output [31:0] io_id2exe_ID_lsuData,	// @[CRRV/src/core/pipeline/DecodeStage.scala:12:14]
  output        io_id2exe_ID_regWen,	// @[CRRV/src/core/pipeline/DecodeStage.scala:12:14]
  output [4:0]  io_id2exe_ID_regWaddr,	// @[CRRV/src/core/pipeline/DecodeStage.scala:12:14]
  output [2:0]  io_id2exe_ID_csrOp,	// @[CRRV/src/core/pipeline/DecodeStage.scala:12:14]
  output [11:0] io_id2exe_ID_csrAddr,	// @[CRRV/src/core/pipeline/DecodeStage.scala:12:14]
  output [31:0] io_id2exe_ID_csrWriteData,	// @[CRRV/src/core/pipeline/DecodeStage.scala:12:14]
  output [2:0]  io_id2exe_ID_exceptType,	// @[CRRV/src/core/pipeline/DecodeStage.scala:12:14]
  output        io_regRead1_en,	// @[CRRV/src/core/pipeline/DecodeStage.scala:12:14]
  output [4:0]  io_regRead1_addr,	// @[CRRV/src/core/pipeline/DecodeStage.scala:12:14]
  output        io_regRead2_en,	// @[CRRV/src/core/pipeline/DecodeStage.scala:12:14]
  output [4:0]  io_regRead2_addr	// @[CRRV/src/core/pipeline/DecodeStage.scala:12:14]
);

  reg         casez_tmp;	// @[CRRV/src/core/pipeline/DecodeStage.scala:62:51]
  reg         stallDelay;	// @[CRRV/src/core/pipeline/DecodeStage.scala:23:27]
  reg  [31:0] lastInst;	// @[CRRV/src/core/pipeline/DecodeStage.scala:24:23]
  wire [31:0] inst =
    io_if2id_IF_instValid ? (stallDelay ? lastInst : io_read_rdata) : 32'h13;	// @[CRRV/src/core/pipeline/DecodeStage.scala:23:27, :24:23, src/main/scala/chisel3/util/Mux.scala:141:16]
  wire [31:0] immU = {inst[31:12], 12'h0};	// @[CRRV/src/core/pipeline/DecodeStage.scala:41:{17,22}, src/main/scala/chisel3/util/Mux.scala:141:16]
  wire [16:0] _GEN = {inst[31:25], inst[14:12], inst[6:0]};	// @[src/main/scala/chisel3/util/Lookup.scala:31:38, src/main/scala/chisel3/util/Mux.scala:141:16]
  wire        _GEN_0 = _GEN == 17'h33;	// @[src/main/scala/chisel3/util/Lookup.scala:31:38]
  wire [9:0]  _GEN_1 = {inst[14:12], inst[6:0]};	// @[src/main/scala/chisel3/util/Lookup.scala:31:38, src/main/scala/chisel3/util/Mux.scala:141:16]
  wire        _GEN_2 = _GEN_1 == 10'h13;	// @[src/main/scala/chisel3/util/Lookup.scala:31:38, src/main/scala/chisel3/util/Mux.scala:141:16]
  wire        _GEN_3 = _GEN == 17'h8033;	// @[src/main/scala/chisel3/util/Lookup.scala:31:38]
  wire        _GEN_4 = inst[6:0] == 7'h37;	// @[src/main/scala/chisel3/util/Lookup.scala:31:38, src/main/scala/chisel3/util/Mux.scala:141:16]
  wire        _GEN_5 = inst[6:0] == 7'h17;	// @[src/main/scala/chisel3/util/Lookup.scala:31:38, src/main/scala/chisel3/util/Mux.scala:141:16]
  wire        _GEN_6 = _GEN == 17'h233;	// @[src/main/scala/chisel3/util/Lookup.scala:31:38]
  wire        _GEN_7 = _GEN_1 == 10'h213;	// @[src/main/scala/chisel3/util/Lookup.scala:31:38]
  wire        _GEN_8 = _GEN == 17'h333;	// @[src/main/scala/chisel3/util/Lookup.scala:31:38]
  wire        _GEN_9 = _GEN_1 == 10'h313;	// @[src/main/scala/chisel3/util/Lookup.scala:31:38]
  wire        _GEN_10 = _GEN == 17'h3B3;	// @[src/main/scala/chisel3/util/Lookup.scala:31:38]
  wire        _GEN_11 = _GEN_1 == 10'h393;	// @[src/main/scala/chisel3/util/Lookup.scala:31:38]
  wire        _GEN_12 = _GEN == 17'h133;	// @[src/main/scala/chisel3/util/Lookup.scala:31:38]
  wire        _GEN_13 = _GEN_1 == 10'h113;	// @[src/main/scala/chisel3/util/Lookup.scala:31:38]
  wire        _GEN_14 = _GEN == 17'h1B3;	// @[src/main/scala/chisel3/util/Lookup.scala:31:38]
  wire        _GEN_15 = _GEN_1 == 10'h193;	// @[src/main/scala/chisel3/util/Lookup.scala:31:38]
  wire        _GEN_16 = _GEN == 17'hB3;	// @[src/main/scala/chisel3/util/Lookup.scala:31:38]
  wire        _GEN_17 = _GEN == 17'h93;	// @[src/main/scala/chisel3/util/Lookup.scala:31:38]
  wire        _GEN_18 = _GEN == 17'h2B3;	// @[src/main/scala/chisel3/util/Lookup.scala:31:38]
  wire        _GEN_19 = _GEN == 17'h293;	// @[src/main/scala/chisel3/util/Lookup.scala:31:38]
  wire        _GEN_20 = _GEN == 17'h82B3;	// @[src/main/scala/chisel3/util/Lookup.scala:31:38]
  wire        _GEN_21 = _GEN == 17'h8293;	// @[src/main/scala/chisel3/util/Lookup.scala:31:38]
  wire        _GEN_22 = _GEN_1 == 10'h63;	// @[src/main/scala/chisel3/util/Lookup.scala:31:38]
  wire        _GEN_23 = _GEN_1 == 10'hE3;	// @[src/main/scala/chisel3/util/Lookup.scala:31:38]
  wire        _GEN_24 = _GEN_1 == 10'h263;	// @[src/main/scala/chisel3/util/Lookup.scala:31:38]
  wire        _GEN_25 = _GEN_1 == 10'h2E3;	// @[src/main/scala/chisel3/util/Lookup.scala:31:38]
  wire        _GEN_26 = _GEN_1 == 10'h363;	// @[src/main/scala/chisel3/util/Lookup.scala:31:38]
  wire        _GEN_27 = _GEN_1 == 10'h3E3;	// @[src/main/scala/chisel3/util/Lookup.scala:31:38]
  wire        _GEN_28 = inst[6:0] == 7'h6F;	// @[src/main/scala/chisel3/util/Lookup.scala:31:38, src/main/scala/chisel3/util/Mux.scala:141:16]
  wire        _GEN_29 = _GEN_1 == 10'h67;	// @[src/main/scala/chisel3/util/Lookup.scala:31:38]
  wire        _GEN_30 = _GEN_1 == 10'h3;	// @[src/main/scala/chisel3/util/Lookup.scala:31:38]
  wire        _GEN_31 = _GEN_1 == 10'h83;	// @[src/main/scala/chisel3/util/Lookup.scala:31:38]
  wire        _GEN_32 = _GEN_1 == 10'h103;	// @[src/main/scala/chisel3/util/Lookup.scala:31:38]
  wire        _GEN_33 = _GEN_1 == 10'h203;	// @[src/main/scala/chisel3/util/Lookup.scala:31:38]
  wire        _GEN_34 = _GEN_1 == 10'h283;	// @[src/main/scala/chisel3/util/Lookup.scala:31:38]
  wire        _GEN_35 = _GEN_1 == 10'h23;	// @[src/main/scala/chisel3/util/Lookup.scala:31:38]
  wire        _GEN_36 = _GEN_1 == 10'hA3;	// @[src/main/scala/chisel3/util/Lookup.scala:31:38]
  wire        _GEN_37 = _GEN_1 == 10'h123;	// @[src/main/scala/chisel3/util/Lookup.scala:31:38]
  wire        _GEN_38 = _GEN_1 == 10'hF3;	// @[src/main/scala/chisel3/util/Lookup.scala:31:38]
  wire        _GEN_39 = _GEN_1 == 10'h173;	// @[src/main/scala/chisel3/util/Lookup.scala:31:38]
  wire        _GEN_40 = _GEN_1 == 10'h1F3;	// @[src/main/scala/chisel3/util/Lookup.scala:31:38]
  wire        _GEN_41 = _GEN_1 == 10'h2F3;	// @[src/main/scala/chisel3/util/Lookup.scala:31:38]
  wire        _GEN_42 = _GEN_1 == 10'h373;	// @[src/main/scala/chisel3/util/Lookup.scala:31:38]
  wire        _GEN_43 = _GEN_1 == 10'h3F3;	// @[src/main/scala/chisel3/util/Lookup.scala:31:38]
  wire        _GEN_44 = _GEN == 17'h433;	// @[src/main/scala/chisel3/util/Lookup.scala:31:38]
  wire        _GEN_45 = _GEN == 17'h4B3;	// @[src/main/scala/chisel3/util/Lookup.scala:31:38]
  wire        _GEN_46 = _GEN == 17'h533;	// @[src/main/scala/chisel3/util/Lookup.scala:31:38]
  wire        _GEN_47 = _GEN == 17'h5B3;	// @[src/main/scala/chisel3/util/Lookup.scala:31:38]
  wire        _GEN_48 = _GEN == 17'h633;	// @[src/main/scala/chisel3/util/Lookup.scala:31:38]
  wire        _GEN_49 = _GEN == 17'h6B3;	// @[src/main/scala/chisel3/util/Lookup.scala:31:38]
  wire        _GEN_50 = _GEN == 17'h733;	// @[src/main/scala/chisel3/util/Lookup.scala:31:38]
  wire        _GEN_51 = _GEN == 17'h7B3;	// @[src/main/scala/chisel3/util/Lookup.scala:31:38]
  wire        _GEN_52 = inst == 32'h73;	// @[src/main/scala/chisel3/util/Lookup.scala:31:38, src/main/scala/chisel3/util/Mux.scala:141:16]
  wire        _GEN_53 = inst == 32'h100073;	// @[src/main/scala/chisel3/util/Lookup.scala:31:38, src/main/scala/chisel3/util/Mux.scala:141:16]
  wire        _GEN_54 = inst == 32'h30200073;	// @[src/main/scala/chisel3/util/Lookup.scala:31:38, src/main/scala/chisel3/util/Mux.scala:141:16]
  wire        _GEN_55 =
    _GEN_44 | _GEN_45 | _GEN_46 | _GEN_47 | _GEN_48 | _GEN_49 | _GEN_50;	// @[src/main/scala/chisel3/util/Lookup.scala:31:38, :34:39]
  wire        _GEN_56 = _GEN_55 | _GEN_51;	// @[src/main/scala/chisel3/util/Lookup.scala:31:38, :34:39]
  wire        _GEN_57 = _GEN_41 | _GEN_42 | _GEN_43;	// @[src/main/scala/chisel3/util/Lookup.scala:31:38, :34:39]
  wire        _GEN_58 = _GEN_22 | _GEN_23 | _GEN_24 | _GEN_25 | _GEN_26 | _GEN_27;	// @[src/main/scala/chisel3/util/Lookup.scala:31:38, :34:39]
  wire        _GEN_59 = _GEN_4 | _GEN_5;	// @[src/main/scala/chisel3/util/Lookup.scala:31:38, :34:39]
  wire        _GEN_60 = _GEN_0 | _GEN_2 | _GEN_3;	// @[src/main/scala/chisel3/util/Lookup.scala:31:38, :34:39]
  wire        regEn1 =
    _GEN_60 | ~_GEN_59
    & (_GEN_6 | _GEN_7 | _GEN_8 | _GEN_9 | _GEN_10 | _GEN_11 | _GEN_12 | _GEN_13 | _GEN_14
       | _GEN_15 | _GEN_16 | _GEN_17 | _GEN_18 | _GEN_19 | _GEN_20 | _GEN_21 | _GEN_58
       | ~_GEN_28
       & (_GEN_29 | _GEN_30 | _GEN_31 | _GEN_32 | _GEN_33 | _GEN_34 | _GEN_35 | _GEN_36
          | _GEN_37 | _GEN_38 | _GEN_39 | _GEN_40 | ~_GEN_57 & _GEN_56));	// @[src/main/scala/chisel3/util/Lookup.scala:31:38, :34:39]
  wire        _GEN_61 = _GEN_38 | _GEN_39 | _GEN_40 | _GEN_57;	// @[src/main/scala/chisel3/util/Lookup.scala:31:38, :34:39]
  wire        _GEN_62 = _GEN_35 | _GEN_36 | _GEN_37;	// @[src/main/scala/chisel3/util/Lookup.scala:31:38, :34:39]
  wire        _GEN_63 = _GEN_30 | _GEN_31 | _GEN_32 | _GEN_33 | _GEN_34;	// @[src/main/scala/chisel3/util/Lookup.scala:31:38, :34:39]
  wire        _GEN_64 = _GEN_28 | _GEN_29 | _GEN_63;	// @[src/main/scala/chisel3/util/Lookup.scala:31:38, :34:39]
  wire        _GEN_65 = _GEN_20 | _GEN_21;	// @[src/main/scala/chisel3/util/Lookup.scala:31:38, :34:39]
  wire        _GEN_66 =
    _GEN_6 | _GEN_7 | _GEN_8 | _GEN_9 | _GEN_10 | _GEN_11 | _GEN_12 | _GEN_13 | _GEN_14
    | _GEN_15 | _GEN_16 | _GEN_17 | _GEN_18 | _GEN_19 | _GEN_65;	// @[src/main/scala/chisel3/util/Lookup.scala:31:38, :34:39]
  wire        _GEN_67 = _GEN_0 | _GEN_2 | _GEN_3 | _GEN_4 | _GEN_5 | _GEN_66;	// @[src/main/scala/chisel3/util/Lookup.scala:31:38, :34:39]
  wire        _GEN_68 =
    _GEN_44 | _GEN_45 | _GEN_46 | _GEN_47 | _GEN_48 | _GEN_49 | _GEN_50 | _GEN_51;	// @[src/main/scala/chisel3/util/Lookup.scala:31:38, :34:39]
  wire        _GEN_69 = _GEN_30 | _GEN_31 | _GEN_32 | _GEN_33 | _GEN_34 | _GEN_62;	// @[src/main/scala/chisel3/util/Lookup.scala:31:38, :34:39]
  wire        _GEN_70 = _GEN_28 | _GEN_29;	// @[src/main/scala/chisel3/util/Lookup.scala:31:38, :34:39]
  wire [3:0]  aluSrc1Op =
    _GEN_60
      ? 4'h1
      : _GEN_4
          ? 4'h0
          : _GEN_5
              ? 4'h7
              : _GEN_66
                  ? 4'h1
                  : _GEN_58
                      ? 4'h0
                      : _GEN_70
                          ? 4'h7
                          : _GEN_69 ? 4'h1 : _GEN_61 ? 4'h0 : {3'h0, _GEN_68};	// @[src/main/scala/chisel3/util/Lookup.scala:31:38, :34:39]
  wire [3:0]  aluSrc2Op =
    _GEN_0
      ? 4'h2
      : _GEN_2
          ? 4'h3
          : _GEN_3
              ? 4'h2
              : _GEN_59
                  ? 4'h5
                  : _GEN_6
                      ? 4'h2
                      : _GEN_7
                          ? 4'h3
                          : _GEN_8
                              ? 4'h2
                              : _GEN_9
                                  ? 4'h3
                                  : _GEN_10
                                      ? 4'h2
                                      : _GEN_11
                                          ? 4'h3
                                          : _GEN_12
                                              ? 4'h2
                                              : _GEN_13
                                                  ? 4'h3
                                                  : _GEN_14
                                                      ? 4'h2
                                                      : _GEN_15
                                                          ? 4'h3
                                                          : _GEN_16
                                                              ? 4'h2
                                                              : _GEN_17
                                                                  ? 4'h6
                                                                  : _GEN_18
                                                                      ? 4'h2
                                                                      : _GEN_19
                                                                          ? 4'h6
                                                                          : _GEN_20
                                                                              ? 4'h2
                                                                              : _GEN_21
                                                                                  ? 4'h6
                                                                                  : _GEN_58
                                                                                      ? 4'h0
                                                                                      : _GEN_70
                                                                                          ? 4'h8
                                                                                          : _GEN_63
                                                                                              ? 4'h3
                                                                                              : _GEN_62
                                                                                                  ? 4'h4
                                                                                                  : _GEN_61
                                                                                                      ? 4'h0
                                                                                                      : {2'h0,
                                                                                                         _GEN_68,
                                                                                                         1'h0};	// @[CRRV/src/core/pipeline/DecodeStage.scala:23:27, src/main/scala/chisel3/util/Lookup.scala:31:38, :34:39]
  wire        _GEN_71 =
    _GEN_38 | _GEN_39 | _GEN_40 | _GEN_41 | _GEN_42 | _GEN_43 | _GEN_68;	// @[src/main/scala/chisel3/util/Lookup.scala:31:38, :34:39]
  wire        _GEN_72 =
    _GEN_22 | _GEN_23 | _GEN_24 | _GEN_25 | _GEN_26 | _GEN_27 | _GEN_28 | _GEN_29
    | _GEN_69;	// @[src/main/scala/chisel3/util/Lookup.scala:31:38, :34:39]
  wire [2:0]  branchFlag =
    _GEN_67
      ? 3'h0
      : _GEN_22
          ? 3'h2
          : _GEN_23
              ? 3'h3
              : _GEN_24
                  ? 3'h4
                  : _GEN_25 ? 3'h5 : _GEN_26 ? 3'h6 : _GEN_27 ? 3'h7 : {2'h0, _GEN_70};	// @[src/main/scala/chisel3/util/Lookup.scala:31:38, :34:39]
  wire [2:0]  csrOp =
    _GEN_0 | _GEN_2 | _GEN_3 | _GEN_4 | _GEN_5 | _GEN_6 | _GEN_7 | _GEN_8 | _GEN_9
    | _GEN_10 | _GEN_11 | _GEN_12 | _GEN_13 | _GEN_14 | _GEN_15 | _GEN_16 | _GEN_17
    | _GEN_18 | _GEN_19 | _GEN_20 | _GEN_21 | _GEN_72
      ? 3'h0
      : _GEN_38
          ? 3'h3
          : _GEN_39
              ? 3'h4
              : _GEN_40 ? 3'h5 : _GEN_41 ? 3'h3 : _GEN_42 ? 3'h4 : _GEN_43 ? 3'h5 : 3'h0;	// @[src/main/scala/chisel3/util/Lookup.scala:31:38, :34:39]
  wire        _branchTarget_T = branchFlag == 3'h1;	// @[CRRV/src/core/pipeline/DecodeStage.scala:62:51, src/main/scala/chisel3/util/Lookup.scala:34:39]
  always_comb begin	// @[CRRV/src/core/pipeline/DecodeStage.scala:62:51]
    casez (branchFlag)	// @[CRRV/src/core/pipeline/DecodeStage.scala:62:51, src/main/scala/chisel3/util/Lookup.scala:34:39]
      3'b000:
        casez_tmp = _branchTarget_T;	// @[CRRV/src/core/pipeline/DecodeStage.scala:62:51]
      3'b001:
        casez_tmp = _branchTarget_T;	// @[CRRV/src/core/pipeline/DecodeStage.scala:62:51]
      3'b010:
        casez_tmp = io_regRead1_data == io_regRead2_data;	// @[CRRV/src/core/pipeline/DecodeStage.scala:62:51, :65:34]
      3'b011:
        casez_tmp = io_regRead1_data != io_regRead2_data;	// @[CRRV/src/core/pipeline/DecodeStage.scala:62:51, :66:34]
      3'b100:
        casez_tmp = $signed(io_regRead1_data) < $signed(io_regRead2_data);	// @[CRRV/src/core/pipeline/DecodeStage.scala:62:51, :67:41]
      3'b101:
        casez_tmp = $signed(io_regRead1_data) >= $signed(io_regRead2_data);	// @[CRRV/src/core/pipeline/DecodeStage.scala:62:51, :68:41]
      3'b110:
        casez_tmp = io_regRead1_data < io_regRead2_data;	// @[CRRV/src/core/pipeline/DecodeStage.scala:62:51, :69:35]
      default:
        casez_tmp = io_regRead1_data >= io_regRead2_data;	// @[CRRV/src/core/pipeline/DecodeStage.scala:62:51, :70:35]
    endcase	// @[CRRV/src/core/pipeline/DecodeStage.scala:62:51, src/main/scala/chisel3/util/Lookup.scala:34:39]
  end // always_comb
  wire [19:0] _GEN_73 = {20{inst[31]}};	// @[CRRV/src/core/pipeline/DecodeStage.scala:74:51, src/main/scala/chisel3/util/Mux.scala:141:16]
  wire [31:0] _GEN_74 = {_GEN_73, inst[31:20]};	// @[CRRV/src/core/pipeline/DecodeStage.scala:38:18, :74:51, src/main/scala/chisel3/util/Mux.scala:141:16]
  wire [31:0] _targetJALR_T_3 = io_regRead1_data + _GEN_74;	// @[CRRV/src/core/pipeline/DecodeStage.scala:74:51]
  wire        _csrOperation_T_4 = inst[19:15] == 5'h0;	// @[CRRV/src/core/pipeline/DecodeStage.scala:35:17, :83:24, :84:25, src/main/scala/chisel3/util/Mux.scala:141:16]
  wire [2:0]  csrOperation =
    csrOp == 3'h5
      ? {~_csrOperation_T_4, 2'h1}
      : csrOp == 3'h4
          ? (_csrOperation_T_4 ? 3'h1 : 3'h4)
          : csrOp == 3'h3 ? {2'h1, |(inst[11:7])} : 3'h0;	// @[CRRV/src/core/pipeline/DecodeStage.scala:34:17, :81:47, :83:{20,24}, :84:{20,25}, :85:20, src/main/scala/chisel3/util/Lookup.scala:34:39, src/main/scala/chisel3/util/Mux.scala:141:16]
  wire [31:0] _GEN_75 = {_GEN_73, inst[31:25], inst[11:7]};	// @[CRRV/src/core/pipeline/DecodeStage.scala:34:17, :39:22, :49:57, :74:51, src/main/scala/chisel3/util/Mux.scala:141:16]
  wire [31:0] _GEN_76 = {27'h0, inst[24:20]};	// @[CRRV/src/core/pipeline/DecodeStage.scala:36:17, :49:57, src/main/scala/chisel3/util/Lookup.scala:31:38, src/main/scala/chisel3/util/Mux.scala:141:16]
  always @(posedge clock) begin	// @[<stdin>:50:11]
    stallDelay <= io_control_stall;	// @[CRRV/src/core/pipeline/DecodeStage.scala:23:27]
    if (stallDelay) begin	// @[CRRV/src/core/pipeline/DecodeStage.scala:23:27]
    end
    else	// @[CRRV/src/core/pipeline/DecodeStage.scala:23:27]
      lastInst <= io_read_rdata;	// @[CRRV/src/core/pipeline/DecodeStage.scala:24:23]
  end // always @(posedge)
  assign io_control_flushIF = ~io_control_stall & casez_tmp;	// @[<stdin>:49:10, CRRV/src/core/pipeline/DecodeStage.scala:62:51, :90:{25,43}]
  assign io_control_flushPc =
    casez_tmp
      ? (_branchTarget_T
           ? (regEn1
                ? {_targetJALR_T_3[31:1], 1'h0}
                : io_if2id_IF_pc
                  + {{12{inst[31]}}, inst[19:12], inst[20], inst[30:21], 1'h0})
           : io_if2id_IF_pc + {{20{inst[31]}}, inst[7], inst[30:25], inst[11:8], 1'h0})
      : io_if2id_IF_pc + 32'h4;	// @[<stdin>:49:10, CRRV/src/core/pipeline/DecodeStage.scala:23:27, :40:{22,32,41,55}, :42:{32,46,56}, :49:57, :62:51, :73:39, :74:{25,51,65}, :75:25, :76:39, :77:25, :79:{25,62}, src/main/scala/chisel3/util/Lookup.scala:34:39, src/main/scala/chisel3/util/Mux.scala:141:16]
  assign io_id2exe_IF_instValid = io_if2id_IF_instValid;	// @[<stdin>:49:10]
  assign io_id2exe_IF_pc = io_if2id_IF_pc;	// @[<stdin>:49:10]
  assign io_id2exe_ID_inst = inst;	// @[<stdin>:49:10, src/main/scala/chisel3/util/Mux.scala:141:16]
  assign io_id2exe_ID_aluOp =
    _GEN_0 | _GEN_2
      ? 4'h1
      : _GEN_3
          ? 4'h2
          : _GEN_4
              ? 4'h4
              : _GEN_5
                  ? 4'h1
                  : _GEN_6 | _GEN_7
                      ? 4'h3
                      : _GEN_8 | _GEN_9
                          ? 4'h4
                          : _GEN_10 | _GEN_11
                              ? 4'h5
                              : _GEN_12 | _GEN_13
                                  ? 4'h6
                                  : _GEN_14 | _GEN_15
                                      ? 4'h7
                                      : _GEN_16 | _GEN_17
                                          ? 4'h8
                                          : _GEN_18 | _GEN_19
                                              ? 4'h9
                                              : _GEN_65
                                                  ? 4'hA
                                                  : _GEN_72
                                                      ? 4'h1
                                                      : _GEN_71
                                                          ? 4'h0
                                                          : {3'h0,
                                                             _GEN_52 | _GEN_53 | _GEN_54};	// @[<stdin>:49:10, src/main/scala/chisel3/util/Lookup.scala:31:38, :34:39]
  assign io_id2exe_ID_mduOp =
    _GEN_0 | _GEN_2 | _GEN_3 | _GEN_4 | _GEN_5 | _GEN_6 | _GEN_7 | _GEN_8 | _GEN_9
    | _GEN_10 | _GEN_11 | _GEN_12 | _GEN_13 | _GEN_14 | _GEN_15 | _GEN_16 | _GEN_17
    | _GEN_18 | _GEN_19 | _GEN_20 | _GEN_21 | _GEN_22 | _GEN_23 | _GEN_24 | _GEN_25
    | _GEN_26 | _GEN_27 | _GEN_28 | _GEN_29 | _GEN_30 | _GEN_31 | _GEN_32 | _GEN_33
    | _GEN_34 | _GEN_35 | _GEN_36 | _GEN_37 | _GEN_61
      ? 4'h0
      : _GEN_44
          ? 4'h1
          : _GEN_45
              ? 4'h2
              : _GEN_46
                  ? 4'h3
                  : _GEN_47
                      ? 4'h4
                      : _GEN_48
                          ? 4'h5
                          : _GEN_49 ? 4'h6 : _GEN_50 ? 4'h7 : {_GEN_51, 3'h0};	// @[<stdin>:49:10, src/main/scala/chisel3/util/Lookup.scala:31:38, :34:39]
  assign io_id2exe_ID_src1 =
    aluSrc1Op == 4'h8
      ? 32'h4
      : aluSrc1Op == 4'h7
          ? io_if2id_IF_pc
          : aluSrc1Op == 4'h6
              ? _GEN_76
              : aluSrc1Op == 4'h5
                  ? immU
                  : aluSrc1Op == 4'h4
                      ? _GEN_75
                      : aluSrc1Op == 4'h3
                          ? _GEN_74
                          : aluSrc1Op == 4'h2
                              ? io_regRead2_data
                              : aluSrc1Op == 4'h1 ? io_regRead1_data : 32'h0;	// @[<stdin>:49:10, CRRV/src/core/pipeline/DecodeStage.scala:41:17, :49:57, :74:51, src/main/scala/chisel3/util/Lookup.scala:34:39]
  assign io_id2exe_ID_src2 =
    aluSrc2Op == 4'h8
      ? 32'h4
      : aluSrc2Op == 4'h7
          ? io_if2id_IF_pc
          : aluSrc2Op == 4'h6
              ? _GEN_76
              : aluSrc2Op == 4'h5
                  ? immU
                  : aluSrc2Op == 4'h4
                      ? _GEN_75
                      : aluSrc2Op == 4'h3
                          ? _GEN_74
                          : aluSrc2Op == 4'h2
                              ? io_regRead2_data
                              : aluSrc2Op == 4'h1 ? io_regRead1_data : 32'h0;	// @[<stdin>:49:10, CRRV/src/core/pipeline/DecodeStage.scala:41:17, :49:57, :74:51, src/main/scala/chisel3/util/Lookup.scala:34:39]
  assign io_id2exe_ID_lsuOp =
    _GEN_0 | _GEN_2 | _GEN_3 | _GEN_4 | _GEN_5 | _GEN_6 | _GEN_7 | _GEN_8 | _GEN_9
    | _GEN_10 | _GEN_11 | _GEN_12 | _GEN_13 | _GEN_14 | _GEN_15 | _GEN_16 | _GEN_17
    | _GEN_18 | _GEN_19 | _GEN_20 | _GEN_21 | _GEN_22 | _GEN_23 | _GEN_24 | _GEN_25
    | _GEN_26 | _GEN_27 | _GEN_70
      ? 4'h0
      : _GEN_30
          ? 4'h1
          : _GEN_31
              ? 4'h2
              : _GEN_32
                  ? 4'h3
                  : _GEN_33
                      ? 4'h4
                      : _GEN_34
                          ? 4'h5
                          : _GEN_35 ? 4'h6 : _GEN_36 ? 4'h7 : {_GEN_37, 3'h0};	// @[<stdin>:49:10, src/main/scala/chisel3/util/Lookup.scala:31:38, :34:39]
  assign io_id2exe_ID_lsuData = io_regRead2_data;	// @[<stdin>:49:10]
  assign io_id2exe_ID_regWen =
    _GEN_67 | ~_GEN_58
    & (_GEN_64 | ~_GEN_62
       & (_GEN_38 | _GEN_39 | _GEN_40 | _GEN_41 | _GEN_42 | _GEN_43 | _GEN_55 | _GEN_51));	// @[<stdin>:49:10, src/main/scala/chisel3/util/Lookup.scala:31:38, :34:39]
  assign io_id2exe_ID_regWaddr = inst[11:7];	// @[<stdin>:49:10, CRRV/src/core/pipeline/DecodeStage.scala:34:17, src/main/scala/chisel3/util/Mux.scala:141:16]
  assign io_id2exe_ID_csrOp = csrOperation;	// @[<stdin>:49:10, CRRV/src/core/pipeline/DecodeStage.scala:81:47]
  assign io_id2exe_ID_csrAddr = inst[31:20];	// @[<stdin>:49:10, CRRV/src/core/pipeline/DecodeStage.scala:38:18, src/main/scala/chisel3/util/Mux.scala:141:16]
  assign io_id2exe_ID_csrWriteData =
    csrOperation == 3'h0 ? 32'h0 : regEn1 ? io_regRead1_data : {27'h0, inst[19:15]};	// @[<stdin>:49:10, CRRV/src/core/pipeline/DecodeStage.scala:35:17, :49:57, :81:47, :88:{25,39,60}, src/main/scala/chisel3/util/Lookup.scala:31:38, :34:39, src/main/scala/chisel3/util/Mux.scala:141:16]
  assign io_id2exe_ID_exceptType =
    _GEN_0 | _GEN_2 | _GEN_3 | _GEN_4 | _GEN_5 | _GEN_6 | _GEN_7 | _GEN_8 | _GEN_9
    | _GEN_10 | _GEN_11 | _GEN_12 | _GEN_13 | _GEN_14 | _GEN_15 | _GEN_16 | _GEN_17
    | _GEN_18 | _GEN_19 | _GEN_20 | _GEN_21 | _GEN_22 | _GEN_23 | _GEN_24 | _GEN_25
    | _GEN_26 | _GEN_27 | _GEN_28 | _GEN_29 | _GEN_30 | _GEN_31 | _GEN_32 | _GEN_33
    | _GEN_34 | _GEN_35 | _GEN_36 | _GEN_37 | _GEN_71
      ? 3'h0
      : _GEN_52 ? 3'h1 : _GEN_53 ? 3'h0 : _GEN_54 ? 3'h2 : 3'h7;	// @[<stdin>:49:10, src/main/scala/chisel3/util/Lookup.scala:31:38, :34:39]
  assign io_regRead1_en = regEn1;	// @[<stdin>:49:10, src/main/scala/chisel3/util/Lookup.scala:34:39]
  assign io_regRead1_addr = inst[19:15];	// @[<stdin>:49:10, CRRV/src/core/pipeline/DecodeStage.scala:35:17, src/main/scala/chisel3/util/Mux.scala:141:16]
  assign io_regRead2_en =
    _GEN_0 | ~_GEN_2
    & (_GEN_3 | ~_GEN_59
       & (_GEN_6 | ~_GEN_7
          & (_GEN_8 | ~_GEN_9
             & (_GEN_10 | ~_GEN_11
                & (_GEN_12 | ~_GEN_13
                   & (_GEN_14 | ~_GEN_15
                      & (_GEN_16 | ~_GEN_17
                         & (_GEN_18 | ~_GEN_19
                            & (_GEN_20 | ~_GEN_21
                               & (_GEN_58 | ~_GEN_64
                                  & (_GEN_62 | ~_GEN_61 & _GEN_56)))))))))));	// @[<stdin>:49:10, src/main/scala/chisel3/util/Lookup.scala:31:38, :34:39]
  assign io_regRead2_addr = inst[24:20];	// @[<stdin>:49:10, CRRV/src/core/pipeline/DecodeStage.scala:36:17, src/main/scala/chisel3/util/Mux.scala:141:16]
endmodule

module PipelineStage_1(	// @[<stdin>:928:10]
  input         clock,	// @[<stdin>:929:11]
                reset,	// @[<stdin>:930:11]
                io_flush,	// @[CRRV/src/core/pipeline/PipelineStage.scala:13:14]
                io_stallPrev,	// @[CRRV/src/core/pipeline/PipelineStage.scala:13:14]
                io_stallNext,	// @[CRRV/src/core/pipeline/PipelineStage.scala:13:14]
                io_prev_IF_instValid,	// @[CRRV/src/core/pipeline/PipelineStage.scala:13:14]
  input  [31:0] io_prev_IF_pc,	// @[CRRV/src/core/pipeline/PipelineStage.scala:13:14]
                io_prev_ID_inst,	// @[CRRV/src/core/pipeline/PipelineStage.scala:13:14]
  input  [3:0]  io_prev_ID_aluOp,	// @[CRRV/src/core/pipeline/PipelineStage.scala:13:14]
                io_prev_ID_mduOp,	// @[CRRV/src/core/pipeline/PipelineStage.scala:13:14]
  input  [31:0] io_prev_ID_src1,	// @[CRRV/src/core/pipeline/PipelineStage.scala:13:14]
                io_prev_ID_src2,	// @[CRRV/src/core/pipeline/PipelineStage.scala:13:14]
  input  [3:0]  io_prev_ID_lsuOp,	// @[CRRV/src/core/pipeline/PipelineStage.scala:13:14]
  input  [31:0] io_prev_ID_lsuData,	// @[CRRV/src/core/pipeline/PipelineStage.scala:13:14]
  input         io_prev_ID_regWen,	// @[CRRV/src/core/pipeline/PipelineStage.scala:13:14]
  input  [4:0]  io_prev_ID_regWaddr,	// @[CRRV/src/core/pipeline/PipelineStage.scala:13:14]
  input  [2:0]  io_prev_ID_csrOp,	// @[CRRV/src/core/pipeline/PipelineStage.scala:13:14]
  input  [11:0] io_prev_ID_csrAddr,	// @[CRRV/src/core/pipeline/PipelineStage.scala:13:14]
  input  [31:0] io_prev_ID_csrWriteData,	// @[CRRV/src/core/pipeline/PipelineStage.scala:13:14]
  input  [2:0]  io_prev_ID_exceptType,	// @[CRRV/src/core/pipeline/PipelineStage.scala:13:14]
  output        io_next_IF_instValid,	// @[CRRV/src/core/pipeline/PipelineStage.scala:13:14]
  output [31:0] io_next_IF_pc,	// @[CRRV/src/core/pipeline/PipelineStage.scala:13:14]
                io_next_ID_inst,	// @[CRRV/src/core/pipeline/PipelineStage.scala:13:14]
  output [3:0]  io_next_ID_aluOp,	// @[CRRV/src/core/pipeline/PipelineStage.scala:13:14]
                io_next_ID_mduOp,	// @[CRRV/src/core/pipeline/PipelineStage.scala:13:14]
  output [31:0] io_next_ID_src1,	// @[CRRV/src/core/pipeline/PipelineStage.scala:13:14]
                io_next_ID_src2,	// @[CRRV/src/core/pipeline/PipelineStage.scala:13:14]
  output [3:0]  io_next_ID_lsuOp,	// @[CRRV/src/core/pipeline/PipelineStage.scala:13:14]
  output [31:0] io_next_ID_lsuData,	// @[CRRV/src/core/pipeline/PipelineStage.scala:13:14]
  output        io_next_ID_regWen,	// @[CRRV/src/core/pipeline/PipelineStage.scala:13:14]
  output [4:0]  io_next_ID_regWaddr,	// @[CRRV/src/core/pipeline/PipelineStage.scala:13:14]
  output [2:0]  io_next_ID_csrOp,	// @[CRRV/src/core/pipeline/PipelineStage.scala:13:14]
  output [11:0] io_next_ID_csrAddr,	// @[CRRV/src/core/pipeline/PipelineStage.scala:13:14]
  output [31:0] io_next_ID_csrWriteData,	// @[CRRV/src/core/pipeline/PipelineStage.scala:13:14]
  output [2:0]  io_next_ID_exceptType	// @[CRRV/src/core/pipeline/PipelineStage.scala:13:14]
);

  reg         pipelineReg_IF_instValid;	// @[CRRV/src/core/pipeline/PipelineStage.scala:23:28]
  reg  [31:0] pipelineReg_IF_pc;	// @[CRRV/src/core/pipeline/PipelineStage.scala:23:28]
  reg  [31:0] pipelineReg_ID_inst;	// @[CRRV/src/core/pipeline/PipelineStage.scala:23:28]
  reg  [3:0]  pipelineReg_ID_aluOp;	// @[CRRV/src/core/pipeline/PipelineStage.scala:23:28]
  reg  [3:0]  pipelineReg_ID_mduOp;	// @[CRRV/src/core/pipeline/PipelineStage.scala:23:28]
  reg  [31:0] pipelineReg_ID_src1;	// @[CRRV/src/core/pipeline/PipelineStage.scala:23:28]
  reg  [31:0] pipelineReg_ID_src2;	// @[CRRV/src/core/pipeline/PipelineStage.scala:23:28]
  reg  [3:0]  pipelineReg_ID_lsuOp;	// @[CRRV/src/core/pipeline/PipelineStage.scala:23:28]
  reg  [31:0] pipelineReg_ID_lsuData;	// @[CRRV/src/core/pipeline/PipelineStage.scala:23:28]
  reg         pipelineReg_ID_regWen;	// @[CRRV/src/core/pipeline/PipelineStage.scala:23:28]
  reg  [4:0]  pipelineReg_ID_regWaddr;	// @[CRRV/src/core/pipeline/PipelineStage.scala:23:28]
  reg  [2:0]  pipelineReg_ID_csrOp;	// @[CRRV/src/core/pipeline/PipelineStage.scala:23:28]
  reg  [11:0] pipelineReg_ID_csrAddr;	// @[CRRV/src/core/pipeline/PipelineStage.scala:23:28]
  reg  [31:0] pipelineReg_ID_csrWriteData;	// @[CRRV/src/core/pipeline/PipelineStage.scala:23:28]
  reg  [2:0]  pipelineReg_ID_exceptType;	// @[CRRV/src/core/pipeline/PipelineStage.scala:23:28]
  wire        _GEN = io_flush | io_stallPrev & ~io_stallNext;	// @[CRRV/src/core/pipeline/PipelineStage.scala:24:{17,34,37}]
  always @(posedge clock) begin	// @[<stdin>:929:11]
    if (reset) begin	// @[<stdin>:929:11]
      pipelineReg_IF_instValid <= 1'h0;	// @[CRRV/src/core/pipeline/PipelineStage.scala:23:28, CRRV/src/io/PipelineStageIO.scala:11:31]
      pipelineReg_IF_pc <= 32'h0;	// @[CRRV/src/core/pipeline/PipelineStage.scala:23:28, CRRV/src/io/PipelineStageIO.scala:11:31]
      pipelineReg_ID_inst <= 32'h0;	// @[CRRV/src/core/pipeline/PipelineStage.scala:23:28, CRRV/src/io/PipelineStageIO.scala:11:31]
      pipelineReg_ID_aluOp <= 4'h0;	// @[CRRV/src/core/pipeline/PipelineStage.scala:23:28, CRRV/src/io/PipelineStageIO.scala:11:31]
      pipelineReg_ID_mduOp <= 4'h0;	// @[CRRV/src/core/pipeline/PipelineStage.scala:23:28, CRRV/src/io/PipelineStageIO.scala:11:31]
      pipelineReg_ID_src1 <= 32'h0;	// @[CRRV/src/core/pipeline/PipelineStage.scala:23:28, CRRV/src/io/PipelineStageIO.scala:11:31]
      pipelineReg_ID_src2 <= 32'h0;	// @[CRRV/src/core/pipeline/PipelineStage.scala:23:28, CRRV/src/io/PipelineStageIO.scala:11:31]
      pipelineReg_ID_lsuOp <= 4'h0;	// @[CRRV/src/core/pipeline/PipelineStage.scala:23:28, CRRV/src/io/PipelineStageIO.scala:11:31]
      pipelineReg_ID_lsuData <= 32'h0;	// @[CRRV/src/core/pipeline/PipelineStage.scala:23:28, CRRV/src/io/PipelineStageIO.scala:11:31]
      pipelineReg_ID_regWen <= 1'h0;	// @[CRRV/src/core/pipeline/PipelineStage.scala:23:28, CRRV/src/io/PipelineStageIO.scala:11:31]
      pipelineReg_ID_regWaddr <= 5'h0;	// @[CRRV/src/core/pipeline/PipelineStage.scala:23:28, CRRV/src/io/PipelineStageIO.scala:11:31]
      pipelineReg_ID_csrOp <= 3'h0;	// @[CRRV/src/core/pipeline/PipelineStage.scala:23:28, CRRV/src/io/PipelineStageIO.scala:11:31]
      pipelineReg_ID_csrAddr <= 12'h0;	// @[CRRV/src/core/pipeline/PipelineStage.scala:23:28, CRRV/src/io/PipelineStageIO.scala:11:31]
      pipelineReg_ID_csrWriteData <= 32'h0;	// @[CRRV/src/core/pipeline/PipelineStage.scala:23:28, CRRV/src/io/PipelineStageIO.scala:11:31]
      pipelineReg_ID_exceptType <= 3'h0;	// @[CRRV/src/core/pipeline/PipelineStage.scala:23:28, CRRV/src/io/PipelineStageIO.scala:11:31]
    end
    else begin	// @[<stdin>:929:11]
      pipelineReg_IF_instValid <=
        ~_GEN & (io_stallPrev ? pipelineReg_IF_instValid : io_prev_IF_instValid);	// @[CRRV/src/core/pipeline/PipelineStage.scala:23:28, :24:{17,53}, :25:17, :26:29, :27:17]
      if (_GEN) begin	// @[CRRV/src/core/pipeline/PipelineStage.scala:24:17]
        pipelineReg_IF_pc <= 32'h0;	// @[CRRV/src/core/pipeline/PipelineStage.scala:23:28, CRRV/src/io/PipelineStageIO.scala:11:31]
        pipelineReg_ID_inst <= 32'h0;	// @[CRRV/src/core/pipeline/PipelineStage.scala:23:28, CRRV/src/io/PipelineStageIO.scala:11:31]
        pipelineReg_ID_aluOp <= 4'h0;	// @[CRRV/src/core/pipeline/PipelineStage.scala:23:28, CRRV/src/io/PipelineStageIO.scala:11:31]
        pipelineReg_ID_mduOp <= 4'h0;	// @[CRRV/src/core/pipeline/PipelineStage.scala:23:28, CRRV/src/io/PipelineStageIO.scala:11:31]
        pipelineReg_ID_src1 <= 32'h0;	// @[CRRV/src/core/pipeline/PipelineStage.scala:23:28, CRRV/src/io/PipelineStageIO.scala:11:31]
        pipelineReg_ID_src2 <= 32'h0;	// @[CRRV/src/core/pipeline/PipelineStage.scala:23:28, CRRV/src/io/PipelineStageIO.scala:11:31]
        pipelineReg_ID_lsuOp <= 4'h0;	// @[CRRV/src/core/pipeline/PipelineStage.scala:23:28, CRRV/src/io/PipelineStageIO.scala:11:31]
        pipelineReg_ID_lsuData <= 32'h0;	// @[CRRV/src/core/pipeline/PipelineStage.scala:23:28, CRRV/src/io/PipelineStageIO.scala:11:31]
        pipelineReg_ID_regWaddr <= 5'h0;	// @[CRRV/src/core/pipeline/PipelineStage.scala:23:28, CRRV/src/io/PipelineStageIO.scala:11:31]
        pipelineReg_ID_csrOp <= 3'h0;	// @[CRRV/src/core/pipeline/PipelineStage.scala:23:28, CRRV/src/io/PipelineStageIO.scala:11:31]
        pipelineReg_ID_csrAddr <= 12'h0;	// @[CRRV/src/core/pipeline/PipelineStage.scala:23:28, CRRV/src/io/PipelineStageIO.scala:11:31]
        pipelineReg_ID_csrWriteData <= 32'h0;	// @[CRRV/src/core/pipeline/PipelineStage.scala:23:28, CRRV/src/io/PipelineStageIO.scala:11:31]
        pipelineReg_ID_exceptType <= 3'h0;	// @[CRRV/src/core/pipeline/PipelineStage.scala:23:28, CRRV/src/io/PipelineStageIO.scala:11:31]
      end
      else if (io_stallPrev) begin	// @[CRRV/src/core/pipeline/PipelineStage.scala:13:14]
      end
      else begin	// @[CRRV/src/core/pipeline/PipelineStage.scala:13:14]
        pipelineReg_IF_pc <= io_prev_IF_pc;	// @[CRRV/src/core/pipeline/PipelineStage.scala:23:28]
        pipelineReg_ID_inst <= io_prev_ID_inst;	// @[CRRV/src/core/pipeline/PipelineStage.scala:23:28]
        pipelineReg_ID_aluOp <= io_prev_ID_aluOp;	// @[CRRV/src/core/pipeline/PipelineStage.scala:23:28]
        pipelineReg_ID_mduOp <= io_prev_ID_mduOp;	// @[CRRV/src/core/pipeline/PipelineStage.scala:23:28]
        pipelineReg_ID_src1 <= io_prev_ID_src1;	// @[CRRV/src/core/pipeline/PipelineStage.scala:23:28]
        pipelineReg_ID_src2 <= io_prev_ID_src2;	// @[CRRV/src/core/pipeline/PipelineStage.scala:23:28]
        pipelineReg_ID_lsuOp <= io_prev_ID_lsuOp;	// @[CRRV/src/core/pipeline/PipelineStage.scala:23:28]
        pipelineReg_ID_lsuData <= io_prev_ID_lsuData;	// @[CRRV/src/core/pipeline/PipelineStage.scala:23:28]
        pipelineReg_ID_regWaddr <= io_prev_ID_regWaddr;	// @[CRRV/src/core/pipeline/PipelineStage.scala:23:28]
        pipelineReg_ID_csrOp <= io_prev_ID_csrOp;	// @[CRRV/src/core/pipeline/PipelineStage.scala:23:28]
        pipelineReg_ID_csrAddr <= io_prev_ID_csrAddr;	// @[CRRV/src/core/pipeline/PipelineStage.scala:23:28]
        pipelineReg_ID_csrWriteData <= io_prev_ID_csrWriteData;	// @[CRRV/src/core/pipeline/PipelineStage.scala:23:28]
        pipelineReg_ID_exceptType <= io_prev_ID_exceptType;	// @[CRRV/src/core/pipeline/PipelineStage.scala:23:28]
      end
      pipelineReg_ID_regWen <=
        ~_GEN & (io_stallPrev ? pipelineReg_ID_regWen : io_prev_ID_regWen);	// @[CRRV/src/core/pipeline/PipelineStage.scala:23:28, :24:{17,53}, :25:17, :26:29, :27:17]
    end
  end // always @(posedge)
  assign io_next_IF_instValid = pipelineReg_IF_instValid;	// @[<stdin>:928:10, CRRV/src/core/pipeline/PipelineStage.scala:23:28]
  assign io_next_IF_pc = pipelineReg_IF_pc;	// @[<stdin>:928:10, CRRV/src/core/pipeline/PipelineStage.scala:23:28]
  assign io_next_ID_inst = pipelineReg_ID_inst;	// @[<stdin>:928:10, CRRV/src/core/pipeline/PipelineStage.scala:23:28]
  assign io_next_ID_aluOp = pipelineReg_ID_aluOp;	// @[<stdin>:928:10, CRRV/src/core/pipeline/PipelineStage.scala:23:28]
  assign io_next_ID_mduOp = pipelineReg_ID_mduOp;	// @[<stdin>:928:10, CRRV/src/core/pipeline/PipelineStage.scala:23:28]
  assign io_next_ID_src1 = pipelineReg_ID_src1;	// @[<stdin>:928:10, CRRV/src/core/pipeline/PipelineStage.scala:23:28]
  assign io_next_ID_src2 = pipelineReg_ID_src2;	// @[<stdin>:928:10, CRRV/src/core/pipeline/PipelineStage.scala:23:28]
  assign io_next_ID_lsuOp = pipelineReg_ID_lsuOp;	// @[<stdin>:928:10, CRRV/src/core/pipeline/PipelineStage.scala:23:28]
  assign io_next_ID_lsuData = pipelineReg_ID_lsuData;	// @[<stdin>:928:10, CRRV/src/core/pipeline/PipelineStage.scala:23:28]
  assign io_next_ID_regWen = pipelineReg_ID_regWen;	// @[<stdin>:928:10, CRRV/src/core/pipeline/PipelineStage.scala:23:28]
  assign io_next_ID_regWaddr = pipelineReg_ID_regWaddr;	// @[<stdin>:928:10, CRRV/src/core/pipeline/PipelineStage.scala:23:28]
  assign io_next_ID_csrOp = pipelineReg_ID_csrOp;	// @[<stdin>:928:10, CRRV/src/core/pipeline/PipelineStage.scala:23:28]
  assign io_next_ID_csrAddr = pipelineReg_ID_csrAddr;	// @[<stdin>:928:10, CRRV/src/core/pipeline/PipelineStage.scala:23:28]
  assign io_next_ID_csrWriteData = pipelineReg_ID_csrWriteData;	// @[<stdin>:928:10, CRRV/src/core/pipeline/PipelineStage.scala:23:28]
  assign io_next_ID_exceptType = pipelineReg_ID_exceptType;	// @[<stdin>:928:10, CRRV/src/core/pipeline/PipelineStage.scala:23:28]
endmodule

module Multiplier(	// @[<stdin>:980:10]
  input         clock,	// @[<stdin>:981:11]
                reset,	// @[<stdin>:982:11]
                io_en,	// @[CRRV/src/core/muldiv/Multiplier.scala:14:14]
                io_flush,	// @[CRRV/src/core/muldiv/Multiplier.scala:14:14]
                io_opr1Sign,	// @[CRRV/src/core/muldiv/Multiplier.scala:14:14]
  input  [31:0] io_opr1,	// @[CRRV/src/core/muldiv/Multiplier.scala:14:14]
                io_opr2,	// @[CRRV/src/core/muldiv/Multiplier.scala:14:14]
  output        io_valid,	// @[CRRV/src/core/muldiv/Multiplier.scala:14:14]
  output [63:0] io_result	// @[CRRV/src/core/muldiv/Multiplier.scala:14:14]
);

  reg  [64:0] casez_tmp;	// @[CRRV/src/core/muldiv/Multiplier.scala:48:60]
  reg  [1:0]  casez_tmp_0;	// @[CRRV/src/core/muldiv/Multiplier.scala:36:17, :38:32]
  reg  [63:0] opr1;	// @[CRRV/src/core/muldiv/Multiplier.scala:29:47]
  reg  [34:0] opr2;	// @[CRRV/src/core/muldiv/Multiplier.scala:30:47]
  reg  [63:0] mulResutl;	// @[CRRV/src/core/muldiv/Multiplier.scala:31:47]
  reg  [5:0]  count;	// @[CRRV/src/core/muldiv/Multiplier.scala:32:51]
  reg  [1:0]  state;	// @[CRRV/src/core/muldiv/Multiplier.scala:34:51]
  wire        _GEN = io_en & ~io_flush;	// @[CRRV/src/core/muldiv/Multiplier.scala:38:{18,21}]
  wire        _GEN_0 = count != 6'h10 & ~io_flush;	// @[CRRV/src/core/muldiv/Multiplier.scala:32:51, :38:21, :47:{18,41}]
  wire [64:0] _GEN_1 = {1'h0, opr2[2:0] == 3'h2 | opr2[2:0] == 3'h1 ? opr1 : 64'h0};	// @[CRRV/src/core/muldiv/Multiplier.scala:26:21, :29:47, :30:47, :41:19, :48:{48,60}]
  wire [64:0] _GEN_2 = {1'h0, 64'h0 - opr1};	// @[CRRV/src/core/muldiv/Multiplier.scala:26:21, :29:47, :41:19, :48:60, :55:27]
  always_comb begin	// @[CRRV/src/core/muldiv/Multiplier.scala:48:60]
    casez (opr2[2:0])	// @[CRRV/src/core/muldiv/Multiplier.scala:30:47, :48:{48,60}]
      3'b000:
        casez_tmp = _GEN_1;	// @[CRRV/src/core/muldiv/Multiplier.scala:48:60]
      3'b001:
        casez_tmp = _GEN_1;	// @[CRRV/src/core/muldiv/Multiplier.scala:48:60]
      3'b010:
        casez_tmp = _GEN_1;	// @[CRRV/src/core/muldiv/Multiplier.scala:48:60]
      3'b011:
        casez_tmp = {opr1, 1'h0};	// @[CRRV/src/core/muldiv/Multiplier.scala:26:21, :29:47, :48:60, :53:33]
      3'b100:
        casez_tmp = 65'h0 - {opr1, 1'h0};	// @[CRRV/src/core/muldiv/Multiplier.scala:26:21, :29:47, :48:60, :54:27]
      3'b101:
        casez_tmp = _GEN_2;	// @[CRRV/src/core/muldiv/Multiplier.scala:48:60]
      3'b110:
        casez_tmp = _GEN_2;	// @[CRRV/src/core/muldiv/Multiplier.scala:48:60]
      default:
        casez_tmp = 65'h0;	// @[CRRV/src/core/muldiv/Multiplier.scala:48:60]
    endcase	// @[CRRV/src/core/muldiv/Multiplier.scala:30:47, :48:{48,60}]
  end // always_comb
  always_comb begin	// @[CRRV/src/core/muldiv/Multiplier.scala:34:51, :36:17, :38:32, :47:55, :68:13]
    casez (state)	// @[CRRV/src/core/muldiv/Multiplier.scala:34:51, :36:17, :38:32, :47:55, :68:13]
      2'b00:
        casez_tmp_0 = _GEN ? 2'h1 : state;	// @[CRRV/src/core/muldiv/Multiplier.scala:34:51, :36:17, :38:{18,32}, :43:19, :47:55, :68:13]
      2'b01:
        casez_tmp_0 = _GEN_0 ? state : 2'h2;	// @[CRRV/src/core/muldiv/Multiplier.scala:34:51, :36:17, :38:32, :47:{41,55}, :48:60, :64:15, :68:13]
      2'b10:
        casez_tmp_0 = 2'h0;	// @[CRRV/src/core/muldiv/Multiplier.scala:34:51, :36:17, :38:32, :47:55, :68:13]
      default:
        casez_tmp_0 = state;	// @[CRRV/src/core/muldiv/Multiplier.scala:34:51, :36:17, :38:32, :47:55, :68:13]
    endcase	// @[CRRV/src/core/muldiv/Multiplier.scala:34:51, :36:17, :38:32, :47:55, :68:13]
  end // always_comb
  wire        _GEN_3 = state == 2'h0;	// @[CRRV/src/core/muldiv/Multiplier.scala:34:51, :36:17]
  wire        _GEN_4 = state == 2'h1 & _GEN_0;	// @[CRRV/src/core/muldiv/Multiplier.scala:31:47, :34:51, :36:17, :43:19, :47:{41,55}, :48:19]
  always @(posedge clock) begin	// @[<stdin>:981:11]
    if (_GEN_3) begin	// @[CRRV/src/core/muldiv/Multiplier.scala:36:17]
      if (_GEN) begin	// @[CRRV/src/core/muldiv/Multiplier.scala:38:18]
        opr1 <= {{32{io_opr1Sign & io_opr1[31]}}, io_opr1};	// @[CRRV/src/core/muldiv/Multiplier.scala:26:{21,42}, :29:47, :39:{25,30}]
        opr2 <= {{2{io_opr1Sign & io_opr1[31]}}, io_opr2, 1'h0};	// @[CRRV/src/core/muldiv/Multiplier.scala:26:{21,42}, :27:21, :30:47, :40:{25,30}]
        mulResutl <= 64'h0;	// @[CRRV/src/core/muldiv/Multiplier.scala:31:47, :41:19]
      end
    end
    else if (_GEN_4) begin	// @[CRRV/src/core/muldiv/Multiplier.scala:31:47, :36:17, :47:55, :48:19]
      opr1 <= {opr1[61:0], 2'h0};	// @[CRRV/src/core/muldiv/Multiplier.scala:29:47, :34:51, :60:15]
      opr2 <= {2'h0, opr2[34:2]};	// @[CRRV/src/core/muldiv/Multiplier.scala:30:47, :34:51, :61:{15,23}]
      mulResutl <= mulResutl + casez_tmp[63:0];	// @[CRRV/src/core/muldiv/Multiplier.scala:31:47, :48:{32,60}]
    end
    if (reset) begin	// @[<stdin>:981:11]
      count <= 6'h0;	// @[CRRV/src/core/muldiv/Multiplier.scala:32:51]
      state <= 2'h0;	// @[CRRV/src/core/muldiv/Multiplier.scala:34:51]
    end
    else begin	// @[<stdin>:981:11]
      if (_GEN_3) begin	// @[CRRV/src/core/muldiv/Multiplier.scala:36:17]
        if (_GEN)	// @[CRRV/src/core/muldiv/Multiplier.scala:38:18]
          count <= 6'h0;	// @[CRRV/src/core/muldiv/Multiplier.scala:32:51]
      end
      else if (_GEN_4)	// @[CRRV/src/core/muldiv/Multiplier.scala:31:47, :36:17, :47:55, :48:19]
        count <= count + 6'h1;	// @[CRRV/src/core/muldiv/Multiplier.scala:32:51, :62:24]
      state <= casez_tmp_0;	// @[CRRV/src/core/muldiv/Multiplier.scala:34:51, :36:17, :38:32]
    end
  end // always @(posedge)
  assign io_valid = io_en & ~io_flush & state == 2'h2;	// @[<stdin>:980:10, CRRV/src/core/muldiv/Multiplier.scala:34:51, :48:60, :75:{25,35,44}]
  assign io_result = mulResutl;	// @[<stdin>:980:10, CRRV/src/core/muldiv/Multiplier.scala:31:47]
endmodule

module Divider(	// @[<stdin>:1070:10]
  input         clock,	// @[<stdin>:1071:11]
                reset,	// @[<stdin>:1072:11]
                io_en,	// @[CRRV/src/core/muldiv/Divider.scala:14:14]
                io_flush,	// @[CRRV/src/core/muldiv/Divider.scala:14:14]
                io_sign,	// @[CRRV/src/core/muldiv/Divider.scala:14:14]
  input  [31:0] io_opr1,	// @[CRRV/src/core/muldiv/Divider.scala:14:14]
                io_opr2,	// @[CRRV/src/core/muldiv/Divider.scala:14:14]
  output        io_valid,	// @[CRRV/src/core/muldiv/Divider.scala:14:14]
  output [31:0] io_divresult,	// @[CRRV/src/core/muldiv/Divider.scala:14:14]
                io_remresult	// @[CRRV/src/core/muldiv/Divider.scala:14:14]
);

  reg  [1:0]  casez_tmp;	// @[CRRV/src/core/muldiv/Divider.scala:40:17, :42:32]
  wire        opr1Neg = io_sign & io_opr1[31];	// @[CRRV/src/core/muldiv/Divider.scala:26:{30,40}]
  wire        opr2Neg = io_sign & io_opr2[31];	// @[CRRV/src/core/muldiv/Divider.scala:27:{30,40}]
  reg  [63:0] dividend;	// @[CRRV/src/core/muldiv/Divider.scala:33:47]
  reg  [32:0] divisor;	// @[CRRV/src/core/muldiv/Divider.scala:34:47]
  reg  [31:0] quotient;	// @[CRRV/src/core/muldiv/Divider.scala:35:47]
  reg  [5:0]  count;	// @[CRRV/src/core/muldiv/Divider.scala:36:51]
  reg  [1:0]  state;	// @[CRRV/src/core/muldiv/Divider.scala:38:51]
  wire        _GEN = io_en & ~io_flush;	// @[CRRV/src/core/muldiv/Divider.scala:42:{18,21}]
  wire        _GEN_0 = count != 6'h20 & ~io_flush;	// @[CRRV/src/core/muldiv/Divider.scala:36:51, :42:21, :51:{18,35}]
  always_comb begin	// @[CRRV/src/core/muldiv/Divider.scala:38:51, :40:17, :42:32, :51:49, :61:13]
    casez (state)	// @[CRRV/src/core/muldiv/Divider.scala:38:51, :40:17, :42:32, :51:49, :61:13]
      2'b00:
        casez_tmp = _GEN ? 2'h1 : state;	// @[CRRV/src/core/muldiv/Divider.scala:38:51, :40:17, :42:{18,32}, :47:18, :51:49, :61:13]
      2'b01:
        casez_tmp = _GEN_0 ? state : 2'h2;	// @[CRRV/src/core/muldiv/Divider.scala:38:51, :40:17, :42:32, :51:{35,49}, :57:15, :61:13]
      2'b10:
        casez_tmp = 2'h0;	// @[CRRV/src/core/muldiv/Divider.scala:38:51, :40:17, :42:32, :51:49, :61:13]
      default:
        casez_tmp = state;	// @[CRRV/src/core/muldiv/Divider.scala:38:51, :40:17, :42:32, :51:49, :61:13]
    endcase	// @[CRRV/src/core/muldiv/Divider.scala:38:51, :40:17, :42:32, :51:49, :61:13]
  end // always_comb
  wire [32:0] ans = dividend[63:31] - divisor;	// @[CRRV/src/core/muldiv/Divider.scala:33:47, :34:47, :52:{27,64}]
  wire        _GEN_1 = state == 2'h0;	// @[CRRV/src/core/muldiv/Divider.scala:38:51, :40:17]
  wire        _GEN_2 = state == 2'h1 & _GEN_0;	// @[CRRV/src/core/muldiv/Divider.scala:35:47, :38:51, :40:17, :47:18, :51:{35,49}, :53:18]
  always @(posedge clock) begin	// @[<stdin>:1071:11]
    if (_GEN_1) begin	// @[CRRV/src/core/muldiv/Divider.scala:40:17]
      if (_GEN) begin	// @[CRRV/src/core/muldiv/Divider.scala:42:18]
        dividend <= {32'h0, opr1Neg ? 32'h0 - io_opr1 : io_opr1};	// @[CRRV/src/core/muldiv/Divider.scala:26:30, :30:{25,35}, :33:47, :43:24]
        quotient <= 32'h0;	// @[CRRV/src/core/muldiv/Divider.scala:35:47, :43:24]
      end
    end
    else if (_GEN_2) begin	// @[CRRV/src/core/muldiv/Divider.scala:35:47, :40:17, :51:49, :53:18]
      dividend <= {ans[32] ? dividend[62:0] : {ans[31:0], dividend[30:0]}, 1'h0};	// @[CRRV/src/core/muldiv/Divider.scala:30:35, :33:47, :52:64, :53:58, :54:{18,24,74,95}]
      quotient <= {quotient[30:0], ~(ans[32])};	// @[CRRV/src/core/muldiv/Divider.scala:35:47, :52:64, :53:{24,33,54,58}]
    end
    if (_GEN_1 & _GEN)	// @[CRRV/src/core/muldiv/Divider.scala:34:47, :40:17, :42:{18,32}, :44:18]
      divisor <= {1'h0, opr2Neg ? 32'h0 - io_opr2 : io_opr2};	// @[CRRV/src/core/muldiv/Divider.scala:27:30, :30:35, :31:{25,35}, :34:47, :43:24, :44:24]
    if (reset) begin	// @[<stdin>:1071:11]
      count <= 6'h0;	// @[CRRV/src/core/muldiv/Divider.scala:36:51]
      state <= 2'h0;	// @[CRRV/src/core/muldiv/Divider.scala:38:51]
    end
    else begin	// @[<stdin>:1071:11]
      if (_GEN_1) begin	// @[CRRV/src/core/muldiv/Divider.scala:40:17]
        if (_GEN)	// @[CRRV/src/core/muldiv/Divider.scala:42:18]
          count <= 6'h0;	// @[CRRV/src/core/muldiv/Divider.scala:36:51]
      end
      else if (_GEN_2)	// @[CRRV/src/core/muldiv/Divider.scala:35:47, :40:17, :51:49, :53:18]
        count <= count + 6'h1;	// @[CRRV/src/core/muldiv/Divider.scala:36:51, :55:27]
      state <= casez_tmp;	// @[CRRV/src/core/muldiv/Divider.scala:38:51, :40:17, :42:32]
    end
  end // always @(posedge)
  assign io_valid = io_en & ~io_flush & state == 2'h2;	// @[<stdin>:1070:10, CRRV/src/core/muldiv/Divider.scala:38:51, :57:15, :67:{28,38,47}]
  assign io_divresult = opr1Neg ^ opr2Neg ? 32'h0 - quotient : quotient;	// @[<stdin>:1070:10, CRRV/src/core/muldiv/Divider.scala:26:30, :27:30, :28:30, :30:35, :35:47, :43:24, :68:{22,37}]
  assign io_remresult = opr1Neg ? 32'h0 - dividend[63:32] : dividend[63:32];	// @[<stdin>:1070:10, CRRV/src/core/muldiv/Divider.scala:26:30, :30:35, :33:47, :43:24, :65:27, :69:{22,37}]
endmodule

module MDU(	// @[<stdin>:1154:10]
  input         clock,	// @[<stdin>:1155:11]
                reset,	// @[<stdin>:1156:11]
  input  [3:0]  io_op,	// @[CRRV/src/core/muldiv/MDU.scala:14:14]
  input         io_flush,	// @[CRRV/src/core/muldiv/MDU.scala:14:14]
  input  [31:0] io_opr1,	// @[CRRV/src/core/muldiv/MDU.scala:14:14]
                io_opr2,	// @[CRRV/src/core/muldiv/MDU.scala:14:14]
  output        io_valid,	// @[CRRV/src/core/muldiv/MDU.scala:14:14]
  output [31:0] io_result	// @[CRRV/src/core/muldiv/MDU.scala:14:14]
);

  wire        _divider_io_valid;	// @[CRRV/src/core/muldiv/MDU.scala:41:23]
  wire [31:0] _divider_io_divresult;	// @[CRRV/src/core/muldiv/MDU.scala:41:23]
  wire [31:0] _divider_io_remresult;	// @[CRRV/src/core/muldiv/MDU.scala:41:23]
  wire        _multiplier_io_valid;	// @[CRRV/src/core/muldiv/MDU.scala:31:26]
  wire [63:0] _multiplier_io_result;	// @[CRRV/src/core/muldiv/MDU.scala:31:26]
  wire        _GEN = io_op == 4'h1;	// @[src/main/scala/chisel3/util/Lookup.scala:31:38]
  wire        _GEN_0 = io_op == 4'h2;	// @[src/main/scala/chisel3/util/Lookup.scala:31:38]
  wire        _GEN_1 = io_op == 4'h3;	// @[src/main/scala/chisel3/util/Lookup.scala:31:38]
  wire        _GEN_2 = io_op == 4'h4;	// @[src/main/scala/chisel3/util/Lookup.scala:31:38]
  wire        _GEN_3 = io_op == 4'h5;	// @[src/main/scala/chisel3/util/Lookup.scala:31:38]
  wire        _GEN_4 = io_op == 4'h6;	// @[src/main/scala/chisel3/util/Lookup.scala:31:38]
  wire        _GEN_5 = io_op == 4'h7;	// @[src/main/scala/chisel3/util/Lookup.scala:31:38]
  wire        _GEN_6 = io_op == 4'h8;	// @[src/main/scala/chisel3/util/Lookup.scala:31:38]
  wire        _GEN_7 = _GEN_0 | _GEN_1;	// @[src/main/scala/chisel3/util/Lookup.scala:31:38, :34:39]
  wire        mulEnable = _GEN | _GEN_7 | _GEN_2;	// @[src/main/scala/chisel3/util/Lookup.scala:31:38, :34:39]
  wire        _GEN_8 = _GEN_1 | _GEN_2;	// @[src/main/scala/chisel3/util/Lookup.scala:31:38, :34:39]
  wire        divEnable = ~(_GEN | _GEN_0 | _GEN_8) & (_GEN_3 | _GEN_4 | _GEN_5 | _GEN_6);	// @[src/main/scala/chisel3/util/Lookup.scala:31:38, :34:39]
  wire        _GEN_9 = _GEN_3 | ~_GEN_4 & _GEN_5;	// @[src/main/scala/chisel3/util/Lookup.scala:31:38, :34:39]
  wire        leftSign = ~_GEN & (_GEN_7 | ~_GEN_2 & _GEN_9);	// @[src/main/scala/chisel3/util/Lookup.scala:31:38, :34:39]
  Multiplier multiplier (	// @[CRRV/src/core/muldiv/MDU.scala:31:26]
    .clock       (clock),
    .reset       (reset),
    .io_en       (mulEnable),	// @[src/main/scala/chisel3/util/Lookup.scala:34:39]
    .io_flush    (io_flush),
    .io_opr1Sign (leftSign),	// @[src/main/scala/chisel3/util/Lookup.scala:34:39]
    .io_opr1     (io_opr1),
    .io_opr2     (io_opr2),
    .io_valid    (_multiplier_io_valid),
    .io_result   (_multiplier_io_result)
  );
  Divider divider (	// @[CRRV/src/core/muldiv/MDU.scala:41:23]
    .clock        (clock),
    .reset        (reset),
    .io_en        (divEnable),	// @[src/main/scala/chisel3/util/Lookup.scala:34:39]
    .io_flush     (io_flush),
    .io_sign      (leftSign & ~_GEN & (_GEN_0 | ~_GEN_8 & _GEN_9)),	// @[CRRV/src/core/muldiv/MDU.scala:44:32, src/main/scala/chisel3/util/Lookup.scala:31:38, :34:39]
    .io_opr1      (io_opr1),
    .io_opr2      (io_opr2),
    .io_valid     (_divider_io_valid),
    .io_divresult (_divider_io_divresult),
    .io_remresult (_divider_io_remresult)
  );
  assign io_valid = mulEnable ? _multiplier_io_valid : ~divEnable | _divider_io_valid;	// @[<stdin>:1154:10, CRRV/src/core/muldiv/MDU.scala:31:26, :41:23, src/main/scala/chisel3/util/Lookup.scala:34:39, src/main/scala/chisel3/util/Mux.scala:141:16]
  assign io_result =
    mulEnable
      ? (~_GEN & (_GEN_7 | _GEN_2)
           ? _multiplier_io_result[63:32]
           : _multiplier_io_result[31:0])
      : divEnable
          ? (~(_GEN | _GEN_0 | _GEN_1 | _GEN_2 | _GEN_3 | _GEN_4) & (_GEN_5 | _GEN_6)
               ? _divider_io_remresult
               : _divider_io_divresult)
          : 32'h0;	// @[<stdin>:1154:10, CRRV/src/core/muldiv/MDU.scala:31:26, :39:{8,36,90}, :41:23, :47:22, src/main/scala/chisel3/util/Lookup.scala:31:38, :34:39, src/main/scala/chisel3/util/Mux.scala:141:16]
endmodule

module ExecuteStage(	// @[<stdin>:1252:10]
  input         clock,	// @[<stdin>:1253:11]
                reset,	// @[<stdin>:1254:11]
                io_id2exe_IF_instValid,	// @[CRRV/src/core/pipeline/ExecuteStage.scala:13:14]
  input  [31:0] io_id2exe_IF_pc,	// @[CRRV/src/core/pipeline/ExecuteStage.scala:13:14]
                io_id2exe_ID_inst,	// @[CRRV/src/core/pipeline/ExecuteStage.scala:13:14]
  input  [3:0]  io_id2exe_ID_aluOp,	// @[CRRV/src/core/pipeline/ExecuteStage.scala:13:14]
                io_id2exe_ID_mduOp,	// @[CRRV/src/core/pipeline/ExecuteStage.scala:13:14]
  input  [31:0] io_id2exe_ID_src1,	// @[CRRV/src/core/pipeline/ExecuteStage.scala:13:14]
                io_id2exe_ID_src2,	// @[CRRV/src/core/pipeline/ExecuteStage.scala:13:14]
  input  [3:0]  io_id2exe_ID_lsuOp,	// @[CRRV/src/core/pipeline/ExecuteStage.scala:13:14]
  input  [31:0] io_id2exe_ID_lsuData,	// @[CRRV/src/core/pipeline/ExecuteStage.scala:13:14]
  input         io_id2exe_ID_regWen,	// @[CRRV/src/core/pipeline/ExecuteStage.scala:13:14]
  input  [4:0]  io_id2exe_ID_regWaddr,	// @[CRRV/src/core/pipeline/ExecuteStage.scala:13:14]
  input  [2:0]  io_id2exe_ID_csrOp,	// @[CRRV/src/core/pipeline/ExecuteStage.scala:13:14]
  input  [11:0] io_id2exe_ID_csrAddr,	// @[CRRV/src/core/pipeline/ExecuteStage.scala:13:14]
  input  [31:0] io_id2exe_ID_csrWriteData,	// @[CRRV/src/core/pipeline/ExecuteStage.scala:13:14]
  input  [2:0]  io_id2exe_ID_exceptType,	// @[CRRV/src/core/pipeline/ExecuteStage.scala:13:14]
  input         io_control_flush,	// @[CRRV/src/core/pipeline/ExecuteStage.scala:13:14]
  input  [31:0] io_csrRead_data,	// @[CRRV/src/core/pipeline/ExecuteStage.scala:13:14]
  output        io_control_stallReq,	// @[CRRV/src/core/pipeline/ExecuteStage.scala:13:14]
                io_exe2mem_IF_instValid,	// @[CRRV/src/core/pipeline/ExecuteStage.scala:13:14]
  output [31:0] io_exe2mem_IF_pc,	// @[CRRV/src/core/pipeline/ExecuteStage.scala:13:14]
                io_exe2mem_ID_inst,	// @[CRRV/src/core/pipeline/ExecuteStage.scala:13:14]
  output [3:0]  io_exe2mem_ID_lsuOp,	// @[CRRV/src/core/pipeline/ExecuteStage.scala:13:14]
  output [31:0] io_exe2mem_ID_lsuData,	// @[CRRV/src/core/pipeline/ExecuteStage.scala:13:14]
  output        io_exe2mem_ID_regWen,	// @[CRRV/src/core/pipeline/ExecuteStage.scala:13:14]
  output [4:0]  io_exe2mem_ID_regWaddr,	// @[CRRV/src/core/pipeline/ExecuteStage.scala:13:14]
  output [2:0]  io_exe2mem_ID_csrOp,	// @[CRRV/src/core/pipeline/ExecuteStage.scala:13:14]
  output [11:0] io_exe2mem_ID_csrAddr,	// @[CRRV/src/core/pipeline/ExecuteStage.scala:13:14]
  output [31:0] io_exe2mem_ID_csrWriteData,	// @[CRRV/src/core/pipeline/ExecuteStage.scala:13:14]
  output [2:0]  io_exe2mem_ID_exceptType,	// @[CRRV/src/core/pipeline/ExecuteStage.scala:13:14]
  output        io_exe2mem_EXE_load,	// @[CRRV/src/core/pipeline/ExecuteStage.scala:13:14]
  output [31:0] io_exe2mem_EXE_exeResult,	// @[CRRV/src/core/pipeline/ExecuteStage.scala:13:14]
  output [2:0]  io_csrRead_op,	// @[CRRV/src/core/pipeline/ExecuteStage.scala:13:14]
  output [11:0] io_csrRead_addr,	// @[CRRV/src/core/pipeline/ExecuteStage.scala:13:14]
  output        io_regForward_en,	// @[CRRV/src/core/pipeline/ExecuteStage.scala:13:14]
  output [4:0]  io_regForward_addr,	// @[CRRV/src/core/pipeline/ExecuteStage.scala:13:14]
  output [31:0] io_regForward_data,	// @[CRRV/src/core/pipeline/ExecuteStage.scala:13:14]
  output        io_regForward_load	// @[CRRV/src/core/pipeline/ExecuteStage.scala:13:14]
);

  wire        _mdu_io_valid;	// @[CRRV/src/core/pipeline/ExecuteStage.scala:44:19]
  wire [31:0] _mdu_io_result;	// @[CRRV/src/core/pipeline/ExecuteStage.scala:44:19]
  reg  [31:0] casez_tmp;	// @[CRRV/src/core/pipeline/ExecuteStage.scala:28:47]
  wire [31:0] _GEN = {27'h0, io_id2exe_ID_src2[4:0]};	// @[CRRV/src/core/pipeline/ExecuteStage.scala:26:19, :39:24]
  wire [62:0] _aluResult_T_11 = {31'h0, io_id2exe_ID_src1} << io_id2exe_ID_src2[4:0];	// @[CRRV/src/core/pipeline/ExecuteStage.scala:26:19, :38:24]
  always_comb begin	// @[CRRV/src/core/pipeline/ExecuteStage.scala:28:47]
    casez (io_id2exe_ID_aluOp)	// @[CRRV/src/core/pipeline/ExecuteStage.scala:28:47]
      4'b0000:
        casez_tmp = 32'h0;	// @[CRRV/src/core/pipeline/ExecuteStage.scala:28:47]
      4'b0001:
        casez_tmp = io_id2exe_ID_src1 + io_id2exe_ID_src2;	// @[CRRV/src/core/pipeline/ExecuteStage.scala:28:47, :31:24]
      4'b0010:
        casez_tmp = io_id2exe_ID_src1 - io_id2exe_ID_src2;	// @[CRRV/src/core/pipeline/ExecuteStage.scala:28:47, :32:24]
      4'b0011:
        casez_tmp = io_id2exe_ID_src1 ^ io_id2exe_ID_src2;	// @[CRRV/src/core/pipeline/ExecuteStage.scala:28:47, :33:24]
      4'b0100:
        casez_tmp = io_id2exe_ID_src1 | io_id2exe_ID_src2;	// @[CRRV/src/core/pipeline/ExecuteStage.scala:28:47, :34:23]
      4'b0101:
        casez_tmp = io_id2exe_ID_src1 & io_id2exe_ID_src2;	// @[CRRV/src/core/pipeline/ExecuteStage.scala:28:47, :35:24]
      4'b0110:
        casez_tmp = {31'h0, $signed(io_id2exe_ID_src1) < $signed(io_id2exe_ID_src2)};	// @[CRRV/src/core/pipeline/ExecuteStage.scala:28:47, :36:31, :38:24]
      4'b0111:
        casez_tmp = {31'h0, io_id2exe_ID_src1 < io_id2exe_ID_src2};	// @[CRRV/src/core/pipeline/ExecuteStage.scala:28:47, :37:25, :38:24]
      4'b1000:
        casez_tmp = _aluResult_T_11[31:0];	// @[CRRV/src/core/pipeline/ExecuteStage.scala:28:47, :38:24]
      4'b1001:
        casez_tmp = io_id2exe_ID_src1 >> _GEN;	// @[CRRV/src/core/pipeline/ExecuteStage.scala:28:47, :39:24]
      4'b1010:
        casez_tmp = $signed($signed(io_id2exe_ID_src1) >>> _GEN);	// @[CRRV/src/core/pipeline/ExecuteStage.scala:28:47, :39:24, :40:31]
      4'b1011:
        casez_tmp = 32'h0;	// @[CRRV/src/core/pipeline/ExecuteStage.scala:28:47]
      4'b1100:
        casez_tmp = 32'h0;	// @[CRRV/src/core/pipeline/ExecuteStage.scala:28:47]
      4'b1101:
        casez_tmp = 32'h0;	// @[CRRV/src/core/pipeline/ExecuteStage.scala:28:47]
      4'b1110:
        casez_tmp = 32'h0;	// @[CRRV/src/core/pipeline/ExecuteStage.scala:28:47]
      default:
        casez_tmp = 32'h0;	// @[CRRV/src/core/pipeline/ExecuteStage.scala:28:47]
    endcase	// @[CRRV/src/core/pipeline/ExecuteStage.scala:28:47]
  end // always_comb
  wire [31:0] _GEN_0 =
    (|io_id2exe_ID_aluOp)
      ? casez_tmp
      : (|io_id2exe_ID_mduOp)
          ? _mdu_io_result
          : (|io_id2exe_ID_csrOp) ? io_csrRead_data : 32'h0;	// @[CRRV/src/core/pipeline/ExecuteStage.scala:28:47, :44:19, :56:21, :57:21, :58:21, src/main/scala/chisel3/util/Mux.scala:141:16]
  wire        load = (|io_id2exe_ID_lsuOp) & io_id2exe_ID_regWen;	// @[CRRV/src/core/pipeline/ExecuteStage.scala:61:{27,39}]
  MDU mdu (	// @[CRRV/src/core/pipeline/ExecuteStage.scala:44:19]
    .clock     (clock),
    .reset     (reset),
    .io_op     (io_id2exe_ID_mduOp),
    .io_flush  (io_control_flush),
    .io_opr1   (io_id2exe_ID_src1),
    .io_opr2   (io_id2exe_ID_src2),
    .io_valid  (_mdu_io_valid),
    .io_result (_mdu_io_result)
  );
  assign io_control_stallReq = ~_mdu_io_valid;	// @[<stdin>:1252:10, CRRV/src/core/pipeline/ExecuteStage.scala:44:19, :64:26]
  assign io_exe2mem_IF_instValid = io_id2exe_IF_instValid;	// @[<stdin>:1252:10]
  assign io_exe2mem_IF_pc = io_id2exe_IF_pc;	// @[<stdin>:1252:10]
  assign io_exe2mem_ID_inst = io_id2exe_ID_inst;	// @[<stdin>:1252:10]
  assign io_exe2mem_ID_lsuOp = io_id2exe_ID_lsuOp;	// @[<stdin>:1252:10]
  assign io_exe2mem_ID_lsuData = io_id2exe_ID_lsuData;	// @[<stdin>:1252:10]
  assign io_exe2mem_ID_regWen = io_id2exe_ID_regWen;	// @[<stdin>:1252:10]
  assign io_exe2mem_ID_regWaddr = io_id2exe_ID_regWaddr;	// @[<stdin>:1252:10]
  assign io_exe2mem_ID_csrOp = io_id2exe_ID_csrOp;	// @[<stdin>:1252:10]
  assign io_exe2mem_ID_csrAddr = io_id2exe_ID_csrAddr;	// @[<stdin>:1252:10]
  assign io_exe2mem_ID_csrWriteData = io_id2exe_ID_csrWriteData;	// @[<stdin>:1252:10]
  assign io_exe2mem_ID_exceptType = io_id2exe_ID_exceptType;	// @[<stdin>:1252:10]
  assign io_exe2mem_EXE_load = load;	// @[<stdin>:1252:10, CRRV/src/core/pipeline/ExecuteStage.scala:61:39]
  assign io_exe2mem_EXE_exeResult = _GEN_0;	// @[<stdin>:1252:10, src/main/scala/chisel3/util/Mux.scala:141:16]
  assign io_csrRead_op = io_id2exe_ID_csrOp;	// @[<stdin>:1252:10]
  assign io_csrRead_addr = io_id2exe_ID_csrAddr;	// @[<stdin>:1252:10]
  assign io_regForward_en = io_id2exe_ID_regWen;	// @[<stdin>:1252:10]
  assign io_regForward_addr = io_id2exe_ID_regWaddr;	// @[<stdin>:1252:10]
  assign io_regForward_data = _GEN_0;	// @[<stdin>:1252:10, src/main/scala/chisel3/util/Mux.scala:141:16]
  assign io_regForward_load = load;	// @[<stdin>:1252:10, CRRV/src/core/pipeline/ExecuteStage.scala:61:39]
endmodule

module PipelineStage_2(	// @[<stdin>:1324:10]
  input         clock,	// @[<stdin>:1325:11]
                reset,	// @[<stdin>:1326:11]
                io_flush,	// @[CRRV/src/core/pipeline/PipelineStage.scala:13:14]
                io_stallPrev,	// @[CRRV/src/core/pipeline/PipelineStage.scala:13:14]
                io_stallNext,	// @[CRRV/src/core/pipeline/PipelineStage.scala:13:14]
                io_prev_IF_instValid,	// @[CRRV/src/core/pipeline/PipelineStage.scala:13:14]
  input  [31:0] io_prev_IF_pc,	// @[CRRV/src/core/pipeline/PipelineStage.scala:13:14]
                io_prev_ID_inst,	// @[CRRV/src/core/pipeline/PipelineStage.scala:13:14]
  input  [3:0]  io_prev_ID_lsuOp,	// @[CRRV/src/core/pipeline/PipelineStage.scala:13:14]
  input  [31:0] io_prev_ID_lsuData,	// @[CRRV/src/core/pipeline/PipelineStage.scala:13:14]
  input         io_prev_ID_regWen,	// @[CRRV/src/core/pipeline/PipelineStage.scala:13:14]
  input  [4:0]  io_prev_ID_regWaddr,	// @[CRRV/src/core/pipeline/PipelineStage.scala:13:14]
  input  [2:0]  io_prev_ID_csrOp,	// @[CRRV/src/core/pipeline/PipelineStage.scala:13:14]
  input  [11:0] io_prev_ID_csrAddr,	// @[CRRV/src/core/pipeline/PipelineStage.scala:13:14]
  input  [31:0] io_prev_ID_csrWriteData,	// @[CRRV/src/core/pipeline/PipelineStage.scala:13:14]
  input  [2:0]  io_prev_ID_exceptType,	// @[CRRV/src/core/pipeline/PipelineStage.scala:13:14]
  input         io_prev_EXE_load,	// @[CRRV/src/core/pipeline/PipelineStage.scala:13:14]
  input  [31:0] io_prev_EXE_exeResult,	// @[CRRV/src/core/pipeline/PipelineStage.scala:13:14]
  output        io_next_IF_instValid,	// @[CRRV/src/core/pipeline/PipelineStage.scala:13:14]
  output [31:0] io_next_IF_pc,	// @[CRRV/src/core/pipeline/PipelineStage.scala:13:14]
                io_next_ID_inst,	// @[CRRV/src/core/pipeline/PipelineStage.scala:13:14]
  output [3:0]  io_next_ID_lsuOp,	// @[CRRV/src/core/pipeline/PipelineStage.scala:13:14]
  output [31:0] io_next_ID_lsuData,	// @[CRRV/src/core/pipeline/PipelineStage.scala:13:14]
  output        io_next_ID_regWen,	// @[CRRV/src/core/pipeline/PipelineStage.scala:13:14]
  output [4:0]  io_next_ID_regWaddr,	// @[CRRV/src/core/pipeline/PipelineStage.scala:13:14]
  output [2:0]  io_next_ID_csrOp,	// @[CRRV/src/core/pipeline/PipelineStage.scala:13:14]
  output [11:0] io_next_ID_csrAddr,	// @[CRRV/src/core/pipeline/PipelineStage.scala:13:14]
  output [31:0] io_next_ID_csrWriteData,	// @[CRRV/src/core/pipeline/PipelineStage.scala:13:14]
  output [2:0]  io_next_ID_exceptType,	// @[CRRV/src/core/pipeline/PipelineStage.scala:13:14]
  output        io_next_EXE_load,	// @[CRRV/src/core/pipeline/PipelineStage.scala:13:14]
  output [31:0] io_next_EXE_exeResult	// @[CRRV/src/core/pipeline/PipelineStage.scala:13:14]
);

  reg         pipelineReg_IF_instValid;	// @[CRRV/src/core/pipeline/PipelineStage.scala:23:28]
  reg  [31:0] pipelineReg_IF_pc;	// @[CRRV/src/core/pipeline/PipelineStage.scala:23:28]
  reg  [31:0] pipelineReg_ID_inst;	// @[CRRV/src/core/pipeline/PipelineStage.scala:23:28]
  reg  [3:0]  pipelineReg_ID_lsuOp;	// @[CRRV/src/core/pipeline/PipelineStage.scala:23:28]
  reg  [31:0] pipelineReg_ID_lsuData;	// @[CRRV/src/core/pipeline/PipelineStage.scala:23:28]
  reg         pipelineReg_ID_regWen;	// @[CRRV/src/core/pipeline/PipelineStage.scala:23:28]
  reg  [4:0]  pipelineReg_ID_regWaddr;	// @[CRRV/src/core/pipeline/PipelineStage.scala:23:28]
  reg  [2:0]  pipelineReg_ID_csrOp;	// @[CRRV/src/core/pipeline/PipelineStage.scala:23:28]
  reg  [11:0] pipelineReg_ID_csrAddr;	// @[CRRV/src/core/pipeline/PipelineStage.scala:23:28]
  reg  [31:0] pipelineReg_ID_csrWriteData;	// @[CRRV/src/core/pipeline/PipelineStage.scala:23:28]
  reg  [2:0]  pipelineReg_ID_exceptType;	// @[CRRV/src/core/pipeline/PipelineStage.scala:23:28]
  reg         pipelineReg_EXE_load;	// @[CRRV/src/core/pipeline/PipelineStage.scala:23:28]
  reg  [31:0] pipelineReg_EXE_exeResult;	// @[CRRV/src/core/pipeline/PipelineStage.scala:23:28]
  wire        _GEN = io_flush | io_stallPrev & ~io_stallNext;	// @[CRRV/src/core/pipeline/PipelineStage.scala:24:{17,34,37}]
  always @(posedge clock) begin	// @[<stdin>:1325:11]
    if (reset) begin	// @[<stdin>:1325:11]
      pipelineReg_IF_instValid <= 1'h0;	// @[CRRV/src/core/pipeline/PipelineStage.scala:23:28, CRRV/src/io/PipelineStageIO.scala:11:31]
      pipelineReg_IF_pc <= 32'h0;	// @[CRRV/src/core/pipeline/PipelineStage.scala:23:28, CRRV/src/io/PipelineStageIO.scala:11:31]
      pipelineReg_ID_inst <= 32'h0;	// @[CRRV/src/core/pipeline/PipelineStage.scala:23:28, CRRV/src/io/PipelineStageIO.scala:11:31]
      pipelineReg_ID_lsuOp <= 4'h0;	// @[CRRV/src/core/pipeline/PipelineStage.scala:23:28, CRRV/src/io/PipelineStageIO.scala:11:31]
      pipelineReg_ID_lsuData <= 32'h0;	// @[CRRV/src/core/pipeline/PipelineStage.scala:23:28, CRRV/src/io/PipelineStageIO.scala:11:31]
      pipelineReg_ID_regWen <= 1'h0;	// @[CRRV/src/core/pipeline/PipelineStage.scala:23:28, CRRV/src/io/PipelineStageIO.scala:11:31]
      pipelineReg_ID_regWaddr <= 5'h0;	// @[CRRV/src/core/pipeline/PipelineStage.scala:23:28, CRRV/src/io/PipelineStageIO.scala:11:31]
      pipelineReg_ID_csrOp <= 3'h0;	// @[CRRV/src/core/pipeline/PipelineStage.scala:23:28, CRRV/src/io/PipelineStageIO.scala:11:31]
      pipelineReg_ID_csrAddr <= 12'h0;	// @[CRRV/src/core/pipeline/PipelineStage.scala:23:28, CRRV/src/io/PipelineStageIO.scala:11:31]
      pipelineReg_ID_csrWriteData <= 32'h0;	// @[CRRV/src/core/pipeline/PipelineStage.scala:23:28, CRRV/src/io/PipelineStageIO.scala:11:31]
      pipelineReg_ID_exceptType <= 3'h0;	// @[CRRV/src/core/pipeline/PipelineStage.scala:23:28, CRRV/src/io/PipelineStageIO.scala:11:31]
      pipelineReg_EXE_load <= 1'h0;	// @[CRRV/src/core/pipeline/PipelineStage.scala:23:28, CRRV/src/io/PipelineStageIO.scala:11:31]
      pipelineReg_EXE_exeResult <= 32'h0;	// @[CRRV/src/core/pipeline/PipelineStage.scala:23:28, CRRV/src/io/PipelineStageIO.scala:11:31]
    end
    else begin	// @[<stdin>:1325:11]
      pipelineReg_IF_instValid <=
        ~_GEN & (io_stallPrev ? pipelineReg_IF_instValid : io_prev_IF_instValid);	// @[CRRV/src/core/pipeline/PipelineStage.scala:23:28, :24:{17,53}, :25:17, :26:29, :27:17]
      if (_GEN) begin	// @[CRRV/src/core/pipeline/PipelineStage.scala:24:17]
        pipelineReg_IF_pc <= 32'h0;	// @[CRRV/src/core/pipeline/PipelineStage.scala:23:28, CRRV/src/io/PipelineStageIO.scala:11:31]
        pipelineReg_ID_inst <= 32'h0;	// @[CRRV/src/core/pipeline/PipelineStage.scala:23:28, CRRV/src/io/PipelineStageIO.scala:11:31]
        pipelineReg_ID_lsuOp <= 4'h0;	// @[CRRV/src/core/pipeline/PipelineStage.scala:23:28, CRRV/src/io/PipelineStageIO.scala:11:31]
        pipelineReg_ID_lsuData <= 32'h0;	// @[CRRV/src/core/pipeline/PipelineStage.scala:23:28, CRRV/src/io/PipelineStageIO.scala:11:31]
        pipelineReg_ID_regWaddr <= 5'h0;	// @[CRRV/src/core/pipeline/PipelineStage.scala:23:28, CRRV/src/io/PipelineStageIO.scala:11:31]
        pipelineReg_ID_csrOp <= 3'h0;	// @[CRRV/src/core/pipeline/PipelineStage.scala:23:28, CRRV/src/io/PipelineStageIO.scala:11:31]
        pipelineReg_ID_csrAddr <= 12'h0;	// @[CRRV/src/core/pipeline/PipelineStage.scala:23:28, CRRV/src/io/PipelineStageIO.scala:11:31]
        pipelineReg_ID_csrWriteData <= 32'h0;	// @[CRRV/src/core/pipeline/PipelineStage.scala:23:28, CRRV/src/io/PipelineStageIO.scala:11:31]
        pipelineReg_ID_exceptType <= 3'h0;	// @[CRRV/src/core/pipeline/PipelineStage.scala:23:28, CRRV/src/io/PipelineStageIO.scala:11:31]
        pipelineReg_EXE_exeResult <= 32'h0;	// @[CRRV/src/core/pipeline/PipelineStage.scala:23:28, CRRV/src/io/PipelineStageIO.scala:11:31]
      end
      else if (io_stallPrev) begin	// @[CRRV/src/core/pipeline/PipelineStage.scala:13:14]
      end
      else begin	// @[CRRV/src/core/pipeline/PipelineStage.scala:13:14]
        pipelineReg_IF_pc <= io_prev_IF_pc;	// @[CRRV/src/core/pipeline/PipelineStage.scala:23:28]
        pipelineReg_ID_inst <= io_prev_ID_inst;	// @[CRRV/src/core/pipeline/PipelineStage.scala:23:28]
        pipelineReg_ID_lsuOp <= io_prev_ID_lsuOp;	// @[CRRV/src/core/pipeline/PipelineStage.scala:23:28]
        pipelineReg_ID_lsuData <= io_prev_ID_lsuData;	// @[CRRV/src/core/pipeline/PipelineStage.scala:23:28]
        pipelineReg_ID_regWaddr <= io_prev_ID_regWaddr;	// @[CRRV/src/core/pipeline/PipelineStage.scala:23:28]
        pipelineReg_ID_csrOp <= io_prev_ID_csrOp;	// @[CRRV/src/core/pipeline/PipelineStage.scala:23:28]
        pipelineReg_ID_csrAddr <= io_prev_ID_csrAddr;	// @[CRRV/src/core/pipeline/PipelineStage.scala:23:28]
        pipelineReg_ID_csrWriteData <= io_prev_ID_csrWriteData;	// @[CRRV/src/core/pipeline/PipelineStage.scala:23:28]
        pipelineReg_ID_exceptType <= io_prev_ID_exceptType;	// @[CRRV/src/core/pipeline/PipelineStage.scala:23:28]
        pipelineReg_EXE_exeResult <= io_prev_EXE_exeResult;	// @[CRRV/src/core/pipeline/PipelineStage.scala:23:28]
      end
      pipelineReg_ID_regWen <=
        ~_GEN & (io_stallPrev ? pipelineReg_ID_regWen : io_prev_ID_regWen);	// @[CRRV/src/core/pipeline/PipelineStage.scala:23:28, :24:{17,53}, :25:17, :26:29, :27:17]
      pipelineReg_EXE_load <=
        ~_GEN & (io_stallPrev ? pipelineReg_EXE_load : io_prev_EXE_load);	// @[CRRV/src/core/pipeline/PipelineStage.scala:23:28, :24:{17,53}, :25:17, :26:29, :27:17]
    end
  end // always @(posedge)
  assign io_next_IF_instValid = pipelineReg_IF_instValid;	// @[<stdin>:1324:10, CRRV/src/core/pipeline/PipelineStage.scala:23:28]
  assign io_next_IF_pc = pipelineReg_IF_pc;	// @[<stdin>:1324:10, CRRV/src/core/pipeline/PipelineStage.scala:23:28]
  assign io_next_ID_inst = pipelineReg_ID_inst;	// @[<stdin>:1324:10, CRRV/src/core/pipeline/PipelineStage.scala:23:28]
  assign io_next_ID_lsuOp = pipelineReg_ID_lsuOp;	// @[<stdin>:1324:10, CRRV/src/core/pipeline/PipelineStage.scala:23:28]
  assign io_next_ID_lsuData = pipelineReg_ID_lsuData;	// @[<stdin>:1324:10, CRRV/src/core/pipeline/PipelineStage.scala:23:28]
  assign io_next_ID_regWen = pipelineReg_ID_regWen;	// @[<stdin>:1324:10, CRRV/src/core/pipeline/PipelineStage.scala:23:28]
  assign io_next_ID_regWaddr = pipelineReg_ID_regWaddr;	// @[<stdin>:1324:10, CRRV/src/core/pipeline/PipelineStage.scala:23:28]
  assign io_next_ID_csrOp = pipelineReg_ID_csrOp;	// @[<stdin>:1324:10, CRRV/src/core/pipeline/PipelineStage.scala:23:28]
  assign io_next_ID_csrAddr = pipelineReg_ID_csrAddr;	// @[<stdin>:1324:10, CRRV/src/core/pipeline/PipelineStage.scala:23:28]
  assign io_next_ID_csrWriteData = pipelineReg_ID_csrWriteData;	// @[<stdin>:1324:10, CRRV/src/core/pipeline/PipelineStage.scala:23:28]
  assign io_next_ID_exceptType = pipelineReg_ID_exceptType;	// @[<stdin>:1324:10, CRRV/src/core/pipeline/PipelineStage.scala:23:28]
  assign io_next_EXE_load = pipelineReg_EXE_load;	// @[<stdin>:1324:10, CRRV/src/core/pipeline/PipelineStage.scala:23:28]
  assign io_next_EXE_exeResult = pipelineReg_EXE_exeResult;	// @[<stdin>:1324:10, CRRV/src/core/pipeline/PipelineStage.scala:23:28]
endmodule

module MemoryStage(	// @[<stdin>:1380:10]
  input         io_exe2mem_IF_instValid,	// @[CRRV/src/core/pipeline/MemoryStage.scala:12:14]
  input  [31:0] io_exe2mem_IF_pc,	// @[CRRV/src/core/pipeline/MemoryStage.scala:12:14]
                io_exe2mem_ID_inst,	// @[CRRV/src/core/pipeline/MemoryStage.scala:12:14]
  input  [3:0]  io_exe2mem_ID_lsuOp,	// @[CRRV/src/core/pipeline/MemoryStage.scala:12:14]
  input  [31:0] io_exe2mem_ID_lsuData,	// @[CRRV/src/core/pipeline/MemoryStage.scala:12:14]
  input         io_exe2mem_ID_regWen,	// @[CRRV/src/core/pipeline/MemoryStage.scala:12:14]
  input  [4:0]  io_exe2mem_ID_regWaddr,	// @[CRRV/src/core/pipeline/MemoryStage.scala:12:14]
  input  [2:0]  io_exe2mem_ID_csrOp,	// @[CRRV/src/core/pipeline/MemoryStage.scala:12:14]
  input  [11:0] io_exe2mem_ID_csrAddr,	// @[CRRV/src/core/pipeline/MemoryStage.scala:12:14]
  input  [31:0] io_exe2mem_ID_csrWriteData,	// @[CRRV/src/core/pipeline/MemoryStage.scala:12:14]
  input  [2:0]  io_exe2mem_ID_exceptType,	// @[CRRV/src/core/pipeline/MemoryStage.scala:12:14]
  input         io_exe2mem_EXE_load,	// @[CRRV/src/core/pipeline/MemoryStage.scala:12:14]
  input  [31:0] io_exe2mem_EXE_exeResult,	// @[CRRV/src/core/pipeline/MemoryStage.scala:12:14]
  input         io_dataRam_ready,	// @[CRRV/src/core/pipeline/MemoryStage.scala:12:14]
  output        io_control_stallReq,	// @[CRRV/src/core/pipeline/MemoryStage.scala:12:14]
                io_mem2wb_IF_instValid,	// @[CRRV/src/core/pipeline/MemoryStage.scala:12:14]
  output [31:0] io_mem2wb_IF_pc,	// @[CRRV/src/core/pipeline/MemoryStage.scala:12:14]
                io_mem2wb_ID_inst,	// @[CRRV/src/core/pipeline/MemoryStage.scala:12:14]
  output [3:0]  io_mem2wb_ID_lsuOp,	// @[CRRV/src/core/pipeline/MemoryStage.scala:12:14]
  output        io_mem2wb_ID_regWen,	// @[CRRV/src/core/pipeline/MemoryStage.scala:12:14]
  output [4:0]  io_mem2wb_ID_regWaddr,	// @[CRRV/src/core/pipeline/MemoryStage.scala:12:14]
  output [2:0]  io_mem2wb_ID_csrOp,	// @[CRRV/src/core/pipeline/MemoryStage.scala:12:14]
  output [11:0] io_mem2wb_ID_csrAddr,	// @[CRRV/src/core/pipeline/MemoryStage.scala:12:14]
  output [31:0] io_mem2wb_ID_csrWriteData,	// @[CRRV/src/core/pipeline/MemoryStage.scala:12:14]
  output [2:0]  io_mem2wb_ID_exceptType,	// @[CRRV/src/core/pipeline/MemoryStage.scala:12:14]
  output [31:0] io_mem2wb_EXE_exeResult,	// @[CRRV/src/core/pipeline/MemoryStage.scala:12:14]
                io_mem2wb_MEM_memAddr,	// @[CRRV/src/core/pipeline/MemoryStage.scala:12:14]
  output        io_dataRam_valid,	// @[CRRV/src/core/pipeline/MemoryStage.scala:12:14]
  output [31:0] io_dataRam_bits_addr,	// @[CRRV/src/core/pipeline/MemoryStage.scala:12:14]
  output        io_dataRam_bits_writeEn,	// @[CRRV/src/core/pipeline/MemoryStage.scala:12:14]
  output [1:0]  io_dataRam_bits_size,	// @[CRRV/src/core/pipeline/MemoryStage.scala:12:14]
  output [31:0] io_dataRam_bits_wdata,	// @[CRRV/src/core/pipeline/MemoryStage.scala:12:14]
  output [2:0]  io_memCsrStall_op,	// @[CRRV/src/core/pipeline/MemoryStage.scala:12:14]
  output [11:0] io_memCsrStall_addr,	// @[CRRV/src/core/pipeline/MemoryStage.scala:12:14]
  output        io_regForward_en,	// @[CRRV/src/core/pipeline/MemoryStage.scala:12:14]
  output [4:0]  io_regForward_addr,	// @[CRRV/src/core/pipeline/MemoryStage.scala:12:14]
  output [31:0] io_regForward_data,	// @[CRRV/src/core/pipeline/MemoryStage.scala:12:14]
  output        io_regForward_load	// @[CRRV/src/core/pipeline/MemoryStage.scala:12:14]
);

  reg  [31:0] casez_tmp;	// @[CRRV/src/core/pipeline/MemoryStage.scala:33:41]
  wire        _GEN = io_exe2mem_ID_lsuOp == 4'h1;	// @[src/main/scala/chisel3/util/Lookup.scala:31:38]
  wire        _GEN_0 = io_exe2mem_ID_lsuOp == 4'h2;	// @[src/main/scala/chisel3/util/Lookup.scala:31:38]
  wire        _GEN_1 = io_exe2mem_ID_lsuOp == 4'h3;	// @[src/main/scala/chisel3/util/Lookup.scala:31:38]
  wire        _GEN_2 = io_exe2mem_ID_lsuOp == 4'h4;	// @[src/main/scala/chisel3/util/Lookup.scala:31:38]
  wire        _GEN_3 = io_exe2mem_ID_lsuOp == 4'h5;	// @[src/main/scala/chisel3/util/Lookup.scala:31:38]
  wire        _GEN_4 = io_exe2mem_ID_lsuOp == 4'h6;	// @[src/main/scala/chisel3/util/Lookup.scala:31:38]
  wire        _GEN_5 = io_exe2mem_ID_lsuOp == 4'h7;	// @[src/main/scala/chisel3/util/Lookup.scala:31:38]
  wire        _GEN_6 = io_exe2mem_ID_lsuOp == 4'h8;	// @[src/main/scala/chisel3/util/Lookup.scala:31:38]
  wire        _GEN_7 = _GEN_4 | _GEN_5;	// @[src/main/scala/chisel3/util/Lookup.scala:31:38, :34:39]
  wire        en = _GEN | _GEN_0 | _GEN_1 | _GEN_2 | _GEN_3 | _GEN_7 | _GEN_6;	// @[src/main/scala/chisel3/util/Lookup.scala:31:38, :34:39]
  wire [1:0]  width =
    _GEN
      ? 2'h0
      : _GEN_0
          ? 2'h1
          : _GEN_1
              ? 2'h2
              : _GEN_2
                  ? 2'h0
                  : _GEN_3 ? 2'h1 : _GEN_4 ? 2'h0 : _GEN_5 ? 2'h1 : {_GEN_6, 1'h0};	// @[src/main/scala/chisel3/util/Lookup.scala:31:38, :34:39]
  always_comb begin	// @[CRRV/src/core/pipeline/MemoryStage.scala:33:41]
    casez (width)	// @[CRRV/src/core/pipeline/MemoryStage.scala:33:41, src/main/scala/chisel3/util/Lookup.scala:34:39]
      2'b00:
        casez_tmp = {4{io_exe2mem_ID_lsuData[7:0]}};	// @[CRRV/src/core/pipeline/MemoryStage.scala:33:41, :35:{26,31}]
      2'b01:
        casez_tmp = {2{io_exe2mem_ID_lsuData[15:0]}};	// @[CRRV/src/core/pipeline/MemoryStage.scala:33:41, :36:{26,31}]
      2'b10:
        casez_tmp = io_exe2mem_ID_lsuData;	// @[CRRV/src/core/pipeline/MemoryStage.scala:33:41]
      default:
        casez_tmp = 32'h0;	// @[CRRV/src/core/pipeline/MemoryStage.scala:33:41]
    endcase	// @[CRRV/src/core/pipeline/MemoryStage.scala:33:41, src/main/scala/chisel3/util/Lookup.scala:34:39]
  end // always_comb
  assign io_control_stallReq = ~io_dataRam_ready & en;	// @[<stdin>:1380:10, CRRV/src/core/pipeline/MemoryStage.scala:41:{19,38}, src/main/scala/chisel3/util/Lookup.scala:34:39]
  assign io_mem2wb_IF_instValid = io_exe2mem_IF_instValid;	// @[<stdin>:1380:10]
  assign io_mem2wb_IF_pc = io_exe2mem_IF_pc;	// @[<stdin>:1380:10]
  assign io_mem2wb_ID_inst = io_exe2mem_ID_inst;	// @[<stdin>:1380:10]
  assign io_mem2wb_ID_lsuOp = io_exe2mem_ID_lsuOp;	// @[<stdin>:1380:10]
  assign io_mem2wb_ID_regWen = io_exe2mem_ID_regWen;	// @[<stdin>:1380:10]
  assign io_mem2wb_ID_regWaddr = io_exe2mem_ID_regWaddr;	// @[<stdin>:1380:10]
  assign io_mem2wb_ID_csrOp = io_exe2mem_ID_csrOp;	// @[<stdin>:1380:10]
  assign io_mem2wb_ID_csrAddr = io_exe2mem_ID_csrAddr;	// @[<stdin>:1380:10]
  assign io_mem2wb_ID_csrWriteData = io_exe2mem_ID_csrWriteData;	// @[<stdin>:1380:10]
  assign io_mem2wb_ID_exceptType = io_exe2mem_ID_exceptType;	// @[<stdin>:1380:10]
  assign io_mem2wb_EXE_exeResult = io_exe2mem_EXE_exeResult;	// @[<stdin>:1380:10]
  assign io_mem2wb_MEM_memAddr = io_exe2mem_EXE_exeResult;	// @[<stdin>:1380:10]
  assign io_dataRam_valid = en;	// @[<stdin>:1380:10, src/main/scala/chisel3/util/Lookup.scala:34:39]
  assign io_dataRam_bits_addr = io_exe2mem_EXE_exeResult;	// @[<stdin>:1380:10]
  assign io_dataRam_bits_writeEn =
    ~(_GEN | _GEN_0 | _GEN_1 | _GEN_2 | _GEN_3) & (_GEN_7 | _GEN_6);	// @[<stdin>:1380:10, src/main/scala/chisel3/util/Lookup.scala:31:38, :34:39]
  assign io_dataRam_bits_size = width;	// @[<stdin>:1380:10, src/main/scala/chisel3/util/Lookup.scala:34:39]
  assign io_dataRam_bits_wdata = casez_tmp;	// @[<stdin>:1380:10, CRRV/src/core/pipeline/MemoryStage.scala:33:41]
  assign io_memCsrStall_op = io_exe2mem_ID_csrOp;	// @[<stdin>:1380:10]
  assign io_memCsrStall_addr = io_exe2mem_ID_csrAddr;	// @[<stdin>:1380:10]
  assign io_regForward_en = io_exe2mem_ID_regWen;	// @[<stdin>:1380:10]
  assign io_regForward_addr = io_exe2mem_ID_regWaddr;	// @[<stdin>:1380:10]
  assign io_regForward_data = io_exe2mem_EXE_exeResult;	// @[<stdin>:1380:10]
  assign io_regForward_load = io_exe2mem_EXE_load;	// @[<stdin>:1380:10]
endmodule

module PipelineStage_3(	// @[<stdin>:1526:10]
  input         clock,	// @[<stdin>:1527:11]
                reset,	// @[<stdin>:1528:11]
                io_flush,	// @[CRRV/src/core/pipeline/PipelineStage.scala:13:14]
                io_stallPrev,	// @[CRRV/src/core/pipeline/PipelineStage.scala:13:14]
                io_stallNext,	// @[CRRV/src/core/pipeline/PipelineStage.scala:13:14]
                io_prev_IF_instValid,	// @[CRRV/src/core/pipeline/PipelineStage.scala:13:14]
  input  [31:0] io_prev_IF_pc,	// @[CRRV/src/core/pipeline/PipelineStage.scala:13:14]
                io_prev_ID_inst,	// @[CRRV/src/core/pipeline/PipelineStage.scala:13:14]
  input  [3:0]  io_prev_ID_lsuOp,	// @[CRRV/src/core/pipeline/PipelineStage.scala:13:14]
  input         io_prev_ID_regWen,	// @[CRRV/src/core/pipeline/PipelineStage.scala:13:14]
  input  [4:0]  io_prev_ID_regWaddr,	// @[CRRV/src/core/pipeline/PipelineStage.scala:13:14]
  input  [2:0]  io_prev_ID_csrOp,	// @[CRRV/src/core/pipeline/PipelineStage.scala:13:14]
  input  [11:0] io_prev_ID_csrAddr,	// @[CRRV/src/core/pipeline/PipelineStage.scala:13:14]
  input  [31:0] io_prev_ID_csrWriteData,	// @[CRRV/src/core/pipeline/PipelineStage.scala:13:14]
  input  [2:0]  io_prev_ID_exceptType,	// @[CRRV/src/core/pipeline/PipelineStage.scala:13:14]
  input  [31:0] io_prev_EXE_exeResult,	// @[CRRV/src/core/pipeline/PipelineStage.scala:13:14]
                io_prev_MEM_memAddr,	// @[CRRV/src/core/pipeline/PipelineStage.scala:13:14]
  output        io_next_IF_instValid,	// @[CRRV/src/core/pipeline/PipelineStage.scala:13:14]
  output [31:0] io_next_IF_pc,	// @[CRRV/src/core/pipeline/PipelineStage.scala:13:14]
                io_next_ID_inst,	// @[CRRV/src/core/pipeline/PipelineStage.scala:13:14]
  output [3:0]  io_next_ID_lsuOp,	// @[CRRV/src/core/pipeline/PipelineStage.scala:13:14]
  output        io_next_ID_regWen,	// @[CRRV/src/core/pipeline/PipelineStage.scala:13:14]
  output [4:0]  io_next_ID_regWaddr,	// @[CRRV/src/core/pipeline/PipelineStage.scala:13:14]
  output [2:0]  io_next_ID_csrOp,	// @[CRRV/src/core/pipeline/PipelineStage.scala:13:14]
  output [11:0] io_next_ID_csrAddr,	// @[CRRV/src/core/pipeline/PipelineStage.scala:13:14]
  output [31:0] io_next_ID_csrWriteData,	// @[CRRV/src/core/pipeline/PipelineStage.scala:13:14]
  output [2:0]  io_next_ID_exceptType,	// @[CRRV/src/core/pipeline/PipelineStage.scala:13:14]
  output [31:0] io_next_EXE_exeResult,	// @[CRRV/src/core/pipeline/PipelineStage.scala:13:14]
                io_next_MEM_memAddr	// @[CRRV/src/core/pipeline/PipelineStage.scala:13:14]
);

  reg         pipelineReg_IF_instValid;	// @[CRRV/src/core/pipeline/PipelineStage.scala:23:28]
  reg  [31:0] pipelineReg_IF_pc;	// @[CRRV/src/core/pipeline/PipelineStage.scala:23:28]
  reg  [31:0] pipelineReg_ID_inst;	// @[CRRV/src/core/pipeline/PipelineStage.scala:23:28]
  reg  [3:0]  pipelineReg_ID_lsuOp;	// @[CRRV/src/core/pipeline/PipelineStage.scala:23:28]
  reg         pipelineReg_ID_regWen;	// @[CRRV/src/core/pipeline/PipelineStage.scala:23:28]
  reg  [4:0]  pipelineReg_ID_regWaddr;	// @[CRRV/src/core/pipeline/PipelineStage.scala:23:28]
  reg  [2:0]  pipelineReg_ID_csrOp;	// @[CRRV/src/core/pipeline/PipelineStage.scala:23:28]
  reg  [11:0] pipelineReg_ID_csrAddr;	// @[CRRV/src/core/pipeline/PipelineStage.scala:23:28]
  reg  [31:0] pipelineReg_ID_csrWriteData;	// @[CRRV/src/core/pipeline/PipelineStage.scala:23:28]
  reg  [2:0]  pipelineReg_ID_exceptType;	// @[CRRV/src/core/pipeline/PipelineStage.scala:23:28]
  reg  [31:0] pipelineReg_EXE_exeResult;	// @[CRRV/src/core/pipeline/PipelineStage.scala:23:28]
  reg  [31:0] pipelineReg_MEM_memAddr;	// @[CRRV/src/core/pipeline/PipelineStage.scala:23:28]
  wire        _GEN = io_flush | io_stallPrev & ~io_stallNext;	// @[CRRV/src/core/pipeline/PipelineStage.scala:24:{17,34,37}]
  always @(posedge clock) begin	// @[<stdin>:1527:11]
    if (reset) begin	// @[<stdin>:1527:11]
      pipelineReg_IF_instValid <= 1'h0;	// @[CRRV/src/core/pipeline/PipelineStage.scala:23:28, CRRV/src/io/PipelineStageIO.scala:11:31]
      pipelineReg_IF_pc <= 32'h0;	// @[CRRV/src/core/pipeline/PipelineStage.scala:23:28, CRRV/src/io/PipelineStageIO.scala:11:31]
      pipelineReg_ID_inst <= 32'h0;	// @[CRRV/src/core/pipeline/PipelineStage.scala:23:28, CRRV/src/io/PipelineStageIO.scala:11:31]
      pipelineReg_ID_lsuOp <= 4'h0;	// @[CRRV/src/core/pipeline/PipelineStage.scala:23:28, CRRV/src/io/PipelineStageIO.scala:11:31]
      pipelineReg_ID_regWen <= 1'h0;	// @[CRRV/src/core/pipeline/PipelineStage.scala:23:28, CRRV/src/io/PipelineStageIO.scala:11:31]
      pipelineReg_ID_regWaddr <= 5'h0;	// @[CRRV/src/core/pipeline/PipelineStage.scala:23:28, CRRV/src/io/PipelineStageIO.scala:11:31]
      pipelineReg_ID_csrOp <= 3'h0;	// @[CRRV/src/core/pipeline/PipelineStage.scala:23:28, CRRV/src/io/PipelineStageIO.scala:11:31]
      pipelineReg_ID_csrAddr <= 12'h0;	// @[CRRV/src/core/pipeline/PipelineStage.scala:23:28, CRRV/src/io/PipelineStageIO.scala:11:31]
      pipelineReg_ID_csrWriteData <= 32'h0;	// @[CRRV/src/core/pipeline/PipelineStage.scala:23:28, CRRV/src/io/PipelineStageIO.scala:11:31]
      pipelineReg_ID_exceptType <= 3'h0;	// @[CRRV/src/core/pipeline/PipelineStage.scala:23:28, CRRV/src/io/PipelineStageIO.scala:11:31]
      pipelineReg_EXE_exeResult <= 32'h0;	// @[CRRV/src/core/pipeline/PipelineStage.scala:23:28, CRRV/src/io/PipelineStageIO.scala:11:31]
      pipelineReg_MEM_memAddr <= 32'h0;	// @[CRRV/src/core/pipeline/PipelineStage.scala:23:28, CRRV/src/io/PipelineStageIO.scala:11:31]
    end
    else begin	// @[<stdin>:1527:11]
      pipelineReg_IF_instValid <=
        ~_GEN & (io_stallPrev ? pipelineReg_IF_instValid : io_prev_IF_instValid);	// @[CRRV/src/core/pipeline/PipelineStage.scala:23:28, :24:{17,53}, :25:17, :26:29, :27:17]
      if (_GEN) begin	// @[CRRV/src/core/pipeline/PipelineStage.scala:24:17]
        pipelineReg_IF_pc <= 32'h0;	// @[CRRV/src/core/pipeline/PipelineStage.scala:23:28, CRRV/src/io/PipelineStageIO.scala:11:31]
        pipelineReg_ID_inst <= 32'h0;	// @[CRRV/src/core/pipeline/PipelineStage.scala:23:28, CRRV/src/io/PipelineStageIO.scala:11:31]
        pipelineReg_ID_lsuOp <= 4'h0;	// @[CRRV/src/core/pipeline/PipelineStage.scala:23:28, CRRV/src/io/PipelineStageIO.scala:11:31]
        pipelineReg_ID_regWaddr <= 5'h0;	// @[CRRV/src/core/pipeline/PipelineStage.scala:23:28, CRRV/src/io/PipelineStageIO.scala:11:31]
        pipelineReg_ID_csrOp <= 3'h0;	// @[CRRV/src/core/pipeline/PipelineStage.scala:23:28, CRRV/src/io/PipelineStageIO.scala:11:31]
        pipelineReg_ID_csrAddr <= 12'h0;	// @[CRRV/src/core/pipeline/PipelineStage.scala:23:28, CRRV/src/io/PipelineStageIO.scala:11:31]
        pipelineReg_ID_csrWriteData <= 32'h0;	// @[CRRV/src/core/pipeline/PipelineStage.scala:23:28, CRRV/src/io/PipelineStageIO.scala:11:31]
        pipelineReg_ID_exceptType <= 3'h0;	// @[CRRV/src/core/pipeline/PipelineStage.scala:23:28, CRRV/src/io/PipelineStageIO.scala:11:31]
        pipelineReg_EXE_exeResult <= 32'h0;	// @[CRRV/src/core/pipeline/PipelineStage.scala:23:28, CRRV/src/io/PipelineStageIO.scala:11:31]
        pipelineReg_MEM_memAddr <= 32'h0;	// @[CRRV/src/core/pipeline/PipelineStage.scala:23:28, CRRV/src/io/PipelineStageIO.scala:11:31]
      end
      else if (io_stallPrev) begin	// @[CRRV/src/core/pipeline/PipelineStage.scala:13:14]
      end
      else begin	// @[CRRV/src/core/pipeline/PipelineStage.scala:13:14]
        pipelineReg_IF_pc <= io_prev_IF_pc;	// @[CRRV/src/core/pipeline/PipelineStage.scala:23:28]
        pipelineReg_ID_inst <= io_prev_ID_inst;	// @[CRRV/src/core/pipeline/PipelineStage.scala:23:28]
        pipelineReg_ID_lsuOp <= io_prev_ID_lsuOp;	// @[CRRV/src/core/pipeline/PipelineStage.scala:23:28]
        pipelineReg_ID_regWaddr <= io_prev_ID_regWaddr;	// @[CRRV/src/core/pipeline/PipelineStage.scala:23:28]
        pipelineReg_ID_csrOp <= io_prev_ID_csrOp;	// @[CRRV/src/core/pipeline/PipelineStage.scala:23:28]
        pipelineReg_ID_csrAddr <= io_prev_ID_csrAddr;	// @[CRRV/src/core/pipeline/PipelineStage.scala:23:28]
        pipelineReg_ID_csrWriteData <= io_prev_ID_csrWriteData;	// @[CRRV/src/core/pipeline/PipelineStage.scala:23:28]
        pipelineReg_ID_exceptType <= io_prev_ID_exceptType;	// @[CRRV/src/core/pipeline/PipelineStage.scala:23:28]
        pipelineReg_EXE_exeResult <= io_prev_EXE_exeResult;	// @[CRRV/src/core/pipeline/PipelineStage.scala:23:28]
        pipelineReg_MEM_memAddr <= io_prev_MEM_memAddr;	// @[CRRV/src/core/pipeline/PipelineStage.scala:23:28]
      end
      pipelineReg_ID_regWen <=
        ~_GEN & (io_stallPrev ? pipelineReg_ID_regWen : io_prev_ID_regWen);	// @[CRRV/src/core/pipeline/PipelineStage.scala:23:28, :24:{17,53}, :25:17, :26:29, :27:17]
    end
  end // always @(posedge)
  assign io_next_IF_instValid = pipelineReg_IF_instValid;	// @[<stdin>:1526:10, CRRV/src/core/pipeline/PipelineStage.scala:23:28]
  assign io_next_IF_pc = pipelineReg_IF_pc;	// @[<stdin>:1526:10, CRRV/src/core/pipeline/PipelineStage.scala:23:28]
  assign io_next_ID_inst = pipelineReg_ID_inst;	// @[<stdin>:1526:10, CRRV/src/core/pipeline/PipelineStage.scala:23:28]
  assign io_next_ID_lsuOp = pipelineReg_ID_lsuOp;	// @[<stdin>:1526:10, CRRV/src/core/pipeline/PipelineStage.scala:23:28]
  assign io_next_ID_regWen = pipelineReg_ID_regWen;	// @[<stdin>:1526:10, CRRV/src/core/pipeline/PipelineStage.scala:23:28]
  assign io_next_ID_regWaddr = pipelineReg_ID_regWaddr;	// @[<stdin>:1526:10, CRRV/src/core/pipeline/PipelineStage.scala:23:28]
  assign io_next_ID_csrOp = pipelineReg_ID_csrOp;	// @[<stdin>:1526:10, CRRV/src/core/pipeline/PipelineStage.scala:23:28]
  assign io_next_ID_csrAddr = pipelineReg_ID_csrAddr;	// @[<stdin>:1526:10, CRRV/src/core/pipeline/PipelineStage.scala:23:28]
  assign io_next_ID_csrWriteData = pipelineReg_ID_csrWriteData;	// @[<stdin>:1526:10, CRRV/src/core/pipeline/PipelineStage.scala:23:28]
  assign io_next_ID_exceptType = pipelineReg_ID_exceptType;	// @[<stdin>:1526:10, CRRV/src/core/pipeline/PipelineStage.scala:23:28]
  assign io_next_EXE_exeResult = pipelineReg_EXE_exeResult;	// @[<stdin>:1526:10, CRRV/src/core/pipeline/PipelineStage.scala:23:28]
  assign io_next_MEM_memAddr = pipelineReg_MEM_memAddr;	// @[<stdin>:1526:10, CRRV/src/core/pipeline/PipelineStage.scala:23:28]
endmodule

module WriteBackStage(	// @[<stdin>:1584:10]
  input         io_mem2wb_IF_instValid,	// @[CRRV/src/core/pipeline/WriteBackStage.scala:12:14]
  input  [31:0] io_mem2wb_IF_pc,	// @[CRRV/src/core/pipeline/WriteBackStage.scala:12:14]
                io_mem2wb_ID_inst,	// @[CRRV/src/core/pipeline/WriteBackStage.scala:12:14]
  input  [3:0]  io_mem2wb_ID_lsuOp,	// @[CRRV/src/core/pipeline/WriteBackStage.scala:12:14]
  input         io_mem2wb_ID_regWen,	// @[CRRV/src/core/pipeline/WriteBackStage.scala:12:14]
  input  [4:0]  io_mem2wb_ID_regWaddr,	// @[CRRV/src/core/pipeline/WriteBackStage.scala:12:14]
  input  [2:0]  io_mem2wb_ID_csrOp,	// @[CRRV/src/core/pipeline/WriteBackStage.scala:12:14]
  input  [11:0] io_mem2wb_ID_csrAddr,	// @[CRRV/src/core/pipeline/WriteBackStage.scala:12:14]
  input  [31:0] io_mem2wb_ID_csrWriteData,	// @[CRRV/src/core/pipeline/WriteBackStage.scala:12:14]
  input  [2:0]  io_mem2wb_ID_exceptType,	// @[CRRV/src/core/pipeline/WriteBackStage.scala:12:14]
  input  [31:0] io_mem2wb_EXE_exeResult,	// @[CRRV/src/core/pipeline/WriteBackStage.scala:12:14]
                io_mem2wb_MEM_memAddr,	// @[CRRV/src/core/pipeline/WriteBackStage.scala:12:14]
                io_read_rdata,	// @[CRRV/src/core/pipeline/WriteBackStage.scala:12:14]
  output [2:0]  io_wb2csr_op,	// @[CRRV/src/core/pipeline/WriteBackStage.scala:12:14]
  output [11:0] io_wb2csr_addr,	// @[CRRV/src/core/pipeline/WriteBackStage.scala:12:14]
  output [31:0] io_wb2csr_data,	// @[CRRV/src/core/pipeline/WriteBackStage.scala:12:14]
  output [2:0]  io_wb2csr_exceptType,	// @[CRRV/src/core/pipeline/WriteBackStage.scala:12:14]
  output [31:0] io_wb2csr_exceptPc,	// @[CRRV/src/core/pipeline/WriteBackStage.scala:12:14]
  output        io_regForward_en,	// @[CRRV/src/core/pipeline/WriteBackStage.scala:12:14]
  output [4:0]  io_regForward_addr,	// @[CRRV/src/core/pipeline/WriteBackStage.scala:12:14]
  output [31:0] io_regForward_data,	// @[CRRV/src/core/pipeline/WriteBackStage.scala:12:14]
  output        io_debug_valid,	// @[CRRV/src/core/pipeline/WriteBackStage.scala:12:14]
                io_debug_halt,	// @[CRRV/src/core/pipeline/WriteBackStage.scala:12:14]
  output [31:0] io_debug_pc,	// @[CRRV/src/core/pipeline/WriteBackStage.scala:12:14]
  output        io_debug_regWen,	// @[CRRV/src/core/pipeline/WriteBackStage.scala:12:14]
  output [4:0]  io_debug_regWaddr,	// @[CRRV/src/core/pipeline/WriteBackStage.scala:12:14]
  output [31:0] io_debug_regWdata	// @[CRRV/src/core/pipeline/WriteBackStage.scala:12:14]
);

  wire [31:0] shiftData = io_read_rdata >> {27'h0, io_mem2wb_MEM_memAddr[1:0], 3'h0};	// @[CRRV/src/core/pipeline/WriteBackStage.scala:26:{33,40,45}]
  wire [31:0] regData =
    (|io_mem2wb_ID_lsuOp)
      ? (io_mem2wb_ID_lsuOp == 4'h3
           ? shiftData
           : io_mem2wb_ID_lsuOp == 4'h5
               ? {16'h0, shiftData[15:0]}
               : io_mem2wb_ID_lsuOp == 4'h2
                   ? {{16{shiftData[15]}}, shiftData[15:0]}
                   : io_mem2wb_ID_lsuOp == 4'h4
                       ? {24'h0, shiftData[7:0]}
                       : io_mem2wb_ID_lsuOp == 4'h1
                           ? {{24{shiftData[7]}}, shiftData[7:0]}
                           : 32'h0)
      : io_mem2wb_EXE_exeResult;	// @[CRRV/src/core/pipeline/WriteBackStage.scala:26:33, :27:45, :29:{21,26,40,55}, :30:22, :31:{21,26,40,56}, :32:22, :37:{20,33}]
  assign io_wb2csr_op = io_mem2wb_ID_csrOp;	// @[<stdin>:1584:10]
  assign io_wb2csr_addr = io_mem2wb_ID_csrAddr;	// @[<stdin>:1584:10]
  assign io_wb2csr_data = io_mem2wb_ID_csrWriteData;	// @[<stdin>:1584:10]
  assign io_wb2csr_exceptType = io_mem2wb_ID_exceptType;	// @[<stdin>:1584:10]
  assign io_wb2csr_exceptPc = io_mem2wb_IF_pc;	// @[<stdin>:1584:10]
  assign io_regForward_en = io_mem2wb_ID_regWen;	// @[<stdin>:1584:10]
  assign io_regForward_addr = io_mem2wb_ID_regWaddr;	// @[<stdin>:1584:10]
  assign io_regForward_data = regData;	// @[<stdin>:1584:10, CRRV/src/core/pipeline/WriteBackStage.scala:37:20]
  assign io_debug_valid = io_mem2wb_IF_instValid;	// @[<stdin>:1584:10]
  assign io_debug_halt = io_mem2wb_ID_inst == 32'h100073;	// @[<stdin>:1584:10, CRRV/src/core/pipeline/WriteBackStage.scala:52:32]
  assign io_debug_pc = io_mem2wb_IF_pc;	// @[<stdin>:1584:10]
  assign io_debug_regWen = io_mem2wb_ID_regWen;	// @[<stdin>:1584:10]
  assign io_debug_regWaddr = io_mem2wb_ID_regWaddr;	// @[<stdin>:1584:10]
  assign io_debug_regWdata = regData;	// @[<stdin>:1584:10, CRRV/src/core/pipeline/WriteBackStage.scala:37:20]
endmodule

module PipelineControl(	// @[<stdin>:1636:10]
  input         io_ifStallReq,	// @[CRRV/src/core/pipeline/PipelineControl.scala:14:14]
                io_exeStallReq,	// @[CRRV/src/core/pipeline/PipelineControl.scala:14:14]
                io_memStallReq,	// @[CRRV/src/core/pipeline/PipelineControl.scala:14:14]
                io_idFlushReq,	// @[CRRV/src/core/pipeline/PipelineControl.scala:14:14]
  input  [31:0] io_idFlushTarget,	// @[CRRV/src/core/pipeline/PipelineControl.scala:14:14]
  input         io_loadHazardFlage,	// @[CRRV/src/core/pipeline/PipelineControl.scala:14:14]
                io_csrHazardFlag,	// @[CRRV/src/core/pipeline/PipelineControl.scala:14:14]
  input  [2:0]  io_exceptType,	// @[CRRV/src/core/pipeline/PipelineControl.scala:14:14]
  input  [31:0] io_csrInfo_mepc,	// @[CRRV/src/core/pipeline/PipelineControl.scala:14:14]
                io_csrInfo_trapEnterVec,	// @[CRRV/src/core/pipeline/PipelineControl.scala:14:14]
  output        io_stallIF,	// @[CRRV/src/core/pipeline/PipelineControl.scala:14:14]
                io_stallID,	// @[CRRV/src/core/pipeline/PipelineControl.scala:14:14]
                io_stallEXE,	// @[CRRV/src/core/pipeline/PipelineControl.scala:14:14]
                io_stallMEM,	// @[CRRV/src/core/pipeline/PipelineControl.scala:14:14]
                io_stallWB,	// @[CRRV/src/core/pipeline/PipelineControl.scala:14:14]
                io_flushAll,	// @[CRRV/src/core/pipeline/PipelineControl.scala:14:14]
                io_flushIF,	// @[CRRV/src/core/pipeline/PipelineControl.scala:14:14]
  output [31:0] io_flushPc	// @[CRRV/src/core/pipeline/PipelineControl.scala:14:14]
);

  wire [4:0] stall =
    io_memStallReq
      ? 5'h1E
      : io_exeStallReq | io_csrHazardFlag
          ? 5'h1C
          : io_loadHazardFlage ? 5'h18 : {io_ifStallReq, 4'h0};	// @[CRRV/src/core/pipeline/PipelineControl.scala:44:23, src/main/scala/chisel3/util/Mux.scala:141:16]
  assign io_stallIF = stall[4];	// @[<stdin>:1636:10, CRRV/src/core/pipeline/PipelineControl.scala:69:23, src/main/scala/chisel3/util/Mux.scala:141:16]
  assign io_stallID = stall[3];	// @[<stdin>:1636:10, CRRV/src/core/pipeline/PipelineControl.scala:70:23, src/main/scala/chisel3/util/Mux.scala:141:16]
  assign io_stallEXE = stall[2];	// @[<stdin>:1636:10, CRRV/src/core/pipeline/PipelineControl.scala:71:23, src/main/scala/chisel3/util/Mux.scala:141:16]
  assign io_stallMEM = stall[1];	// @[<stdin>:1636:10, CRRV/src/core/pipeline/PipelineControl.scala:72:23, src/main/scala/chisel3/util/Mux.scala:141:16]
  assign io_stallWB = stall[0];	// @[<stdin>:1636:10, CRRV/src/core/pipeline/PipelineControl.scala:73:23, src/main/scala/chisel3/util/Mux.scala:141:16]
  assign io_flushAll = |io_exceptType;	// @[<stdin>:1636:10, CRRV/src/core/pipeline/PipelineControl.scala:50:32]
  assign io_flushIF = (|io_exceptType) | io_idFlushReq;	// @[<stdin>:1636:10, CRRV/src/core/pipeline/PipelineControl.scala:50:32, :59:27]
  assign io_flushPc =
    (|io_exceptType)
      ? (io_exceptType == 3'h2
           ? io_csrInfo_mepc
           : io_exceptType == 3'h1 ? io_csrInfo_trapEnterVec : 32'h0)
      : io_idFlushReq ? io_idFlushTarget : 32'h0;	// @[<stdin>:1636:10, CRRV/src/core/pipeline/PipelineControl.scala:14:14, :50:32, :51:44, src/main/scala/chisel3/util/Mux.scala:141:16]
endmodule

module HazardResolver(	// @[<stdin>:1670:10]
  input         io_regRead1_en,	// @[CRRV/src/core/pipeline/HazardResolver.scala:13:14]
  input  [4:0]  io_regRead1_addr,	// @[CRRV/src/core/pipeline/HazardResolver.scala:13:14]
  input         io_regRead2_en,	// @[CRRV/src/core/pipeline/HazardResolver.scala:13:14]
  input  [4:0]  io_regRead2_addr,	// @[CRRV/src/core/pipeline/HazardResolver.scala:13:14]
  input  [2:0]  io_csrRead_op,	// @[CRRV/src/core/pipeline/HazardResolver.scala:13:14]
  input  [11:0] io_csrRead_addr,	// @[CRRV/src/core/pipeline/HazardResolver.scala:13:14]
  input         io_exeForward_en,	// @[CRRV/src/core/pipeline/HazardResolver.scala:13:14]
  input  [4:0]  io_exeForward_addr,	// @[CRRV/src/core/pipeline/HazardResolver.scala:13:14]
  input  [31:0] io_exeForward_data,	// @[CRRV/src/core/pipeline/HazardResolver.scala:13:14]
  input         io_exeForward_load,	// @[CRRV/src/core/pipeline/HazardResolver.scala:13:14]
                io_memForward_en,	// @[CRRV/src/core/pipeline/HazardResolver.scala:13:14]
  input  [4:0]  io_memForward_addr,	// @[CRRV/src/core/pipeline/HazardResolver.scala:13:14]
  input  [31:0] io_memForward_data,	// @[CRRV/src/core/pipeline/HazardResolver.scala:13:14]
  input         io_memForward_load,	// @[CRRV/src/core/pipeline/HazardResolver.scala:13:14]
                io_wbForward_en,	// @[CRRV/src/core/pipeline/HazardResolver.scala:13:14]
  input  [4:0]  io_wbForward_addr,	// @[CRRV/src/core/pipeline/HazardResolver.scala:13:14]
  input  [31:0] io_wbForward_data,	// @[CRRV/src/core/pipeline/HazardResolver.scala:13:14]
  input  [2:0]  io_memCsrStall_op,	// @[CRRV/src/core/pipeline/HazardResolver.scala:13:14]
  input  [11:0] io_memCsrStall_addr,	// @[CRRV/src/core/pipeline/HazardResolver.scala:13:14]
  input  [2:0]  io_wbCsrStall_op,	// @[CRRV/src/core/pipeline/HazardResolver.scala:13:14]
  input  [11:0] io_wbCsrStall_addr,	// @[CRRV/src/core/pipeline/HazardResolver.scala:13:14]
  input  [31:0] io_regFile1_data,	// @[CRRV/src/core/pipeline/HazardResolver.scala:13:14]
                io_regFile2_data,	// @[CRRV/src/core/pipeline/HazardResolver.scala:13:14]
                io_regCsr_data,	// @[CRRV/src/core/pipeline/HazardResolver.scala:13:14]
  output [31:0] io_regRead1_data,	// @[CRRV/src/core/pipeline/HazardResolver.scala:13:14]
                io_regRead2_data,	// @[CRRV/src/core/pipeline/HazardResolver.scala:13:14]
                io_csrRead_data,	// @[CRRV/src/core/pipeline/HazardResolver.scala:13:14]
  output        io_regFile1_en,	// @[CRRV/src/core/pipeline/HazardResolver.scala:13:14]
  output [4:0]  io_regFile1_addr,	// @[CRRV/src/core/pipeline/HazardResolver.scala:13:14]
  output        io_regFile2_en,	// @[CRRV/src/core/pipeline/HazardResolver.scala:13:14]
  output [4:0]  io_regFile2_addr,	// @[CRRV/src/core/pipeline/HazardResolver.scala:13:14]
  output [11:0] io_regCsr_addr,	// @[CRRV/src/core/pipeline/HazardResolver.scala:13:14]
  output        io_loadHazardFlag,	// @[CRRV/src/core/pipeline/HazardResolver.scala:13:14]
                io_csrHazardFlag	// @[CRRV/src/core/pipeline/HazardResolver.scala:13:14]
);

  assign io_regRead1_data =
    io_regRead1_en & (|io_regRead1_addr)
      ? (io_exeForward_en & io_regRead1_addr == io_exeForward_addr
           ? io_exeForward_data
           : io_memForward_en & io_regRead1_addr == io_memForward_addr
               ? io_memForward_data
               : io_wbForward_en & io_regRead1_addr == io_wbForward_addr
                   ? io_wbForward_data
                   : io_regFile1_data)
      : 32'h0;	// @[<stdin>:1670:10, CRRV/src/core/pipeline/HazardResolver.scala:33:{18,31,40}, :34:{29,42,66}, :35:19, :36:{35,48,72}, :37:19, :38:{34,47,70}, :39:19, :41:19, :44:17]
  assign io_regRead2_data =
    io_regRead2_en & (|io_regRead2_addr)
      ? (io_exeForward_en & io_regRead2_addr == io_exeForward_addr
           ? io_exeForward_data
           : io_memForward_en & io_regRead2_addr == io_memForward_addr
               ? io_memForward_data
               : io_wbForward_en & io_regRead2_addr == io_wbForward_addr
                   ? io_wbForward_data
                   : io_regFile2_data)
      : 32'h0;	// @[<stdin>:1670:10, CRRV/src/core/pipeline/HazardResolver.scala:33:{18,31,40}, :34:{29,42,66}, :35:19, :36:{35,48,72}, :37:19, :38:{34,47,70}, :39:19, :41:19, :44:17]
  assign io_csrRead_data = io_regCsr_data;	// @[<stdin>:1670:10]
  assign io_regFile1_en = io_regRead1_en;	// @[<stdin>:1670:10]
  assign io_regFile1_addr = io_regRead1_addr;	// @[<stdin>:1670:10]
  assign io_regFile2_en = io_regRead2_en;	// @[<stdin>:1670:10]
  assign io_regFile2_addr = io_regRead2_addr;	// @[<stdin>:1670:10]
  assign io_regCsr_addr = io_csrRead_addr;	// @[<stdin>:1670:10]
  assign io_loadHazardFlag =
    io_regRead1_en
    & (io_exeForward_load & io_regRead1_addr == io_exeForward_addr | io_memForward_load
       & io_regRead1_addr == io_memForward_addr) | io_regRead2_en
    & (io_exeForward_load & io_regRead2_addr == io_exeForward_addr | io_memForward_load
       & io_regRead2_addr == io_memForward_addr);	// @[<stdin>:1670:10, CRRV/src/core/pipeline/HazardResolver.scala:52:{38,51}, :53:{38,51}, :54:{13,25}, :78:36]
  assign io_csrHazardFlag =
    (|io_csrRead_op) & io_csrRead_op != 3'h2
    & ((|io_memCsrStall_op) & io_memCsrStall_op != 3'h1
       & io_csrRead_addr == io_memCsrStall_addr | (|io_wbCsrStall_op)
       & io_wbCsrStall_op != 3'h1 & io_csrRead_addr == io_wbCsrStall_addr);	// @[<stdin>:1670:10, CRRV/src/core/pipeline/HazardResolver.scala:58:{26,49}, :59:36, :60:{25,35}, :61:17, :62:34, :63:{24,34}, :64:17, :65:{12,23}]
endmodule

module CsrFile(	// @[<stdin>:1753:10]
  input         clock,	// @[<stdin>:1754:11]
                reset,	// @[<stdin>:1755:11]
  input  [11:0] io_read_addr,	// @[CRRV/src/core/regfile/CsrFile.scala:12:14]
  input  [2:0]  io_write_op,	// @[CRRV/src/core/regfile/CsrFile.scala:12:14]
  input  [11:0] io_write_addr,	// @[CRRV/src/core/regfile/CsrFile.scala:12:14]
  input  [31:0] io_write_data,	// @[CRRV/src/core/regfile/CsrFile.scala:12:14]
  input  [2:0]  io_write_exceptType,	// @[CRRV/src/core/regfile/CsrFile.scala:12:14]
  input  [31:0] io_write_exceptPc,	// @[CRRV/src/core/regfile/CsrFile.scala:12:14]
  output [31:0] io_read_data,	// @[CRRV/src/core/regfile/CsrFile.scala:12:14]
                io_csrInfo_mepc,	// @[CRRV/src/core/regfile/CsrFile.scala:12:14]
                io_csrInfo_trapEnterVec	// @[CRRV/src/core/regfile/CsrFile.scala:12:14]
);

  reg  [31:0] mstatus;	// @[CRRV/src/core/regfile/CsrFile.scala:19:24]
  reg  [31:0] mtvec;	// @[CRRV/src/core/regfile/CsrFile.scala:20:24]
  reg  [31:0] mepc;	// @[CRRV/src/core/regfile/CsrFile.scala:21:24]
  reg  [31:0] mcause;	// @[CRRV/src/core/regfile/CsrFile.scala:22:24]
  wire [31:0] readData =
    io_read_addr == 12'h342
      ? mcause
      : io_read_addr == 12'h341
          ? mepc
          : io_read_addr == 12'h305 ? mtvec : io_read_addr == 12'h300 ? mstatus : 32'h0;	// @[CRRV/src/core/regfile/CsrFile.scala:19:24, :20:24, :21:24, :22:24, :24:47]
  wire        writeEn = (|io_write_op) & io_write_op != 3'h1;	// @[CRRV/src/core/regfile/CsrFile.scala:34:{39,51,66}]
  wire [31:0] _writeData_T = readData | io_write_data;	// @[CRRV/src/core/regfile/CsrFile.scala:24:47, :39:27]
  wire [31:0] _writeData_T_2 = readData & ~io_write_data;	// @[CRRV/src/core/regfile/CsrFile.scala:24:47, :40:{27,29}]
  wire        _GEN = io_write_op == 3'h3 | io_write_op == 3'h2;	// @[CRRV/src/core/regfile/CsrFile.scala:35:46]
  wire        _writeData_T_7 = io_write_op == 3'h4;	// @[CRRV/src/core/regfile/CsrFile.scala:35:46]
  wire        _writeData_T_9 = io_write_op == 3'h5;	// @[CRRV/src/core/regfile/CsrFile.scala:35:46]
  always @(posedge clock) begin	// @[<stdin>:1754:11]
    if (reset) begin	// @[<stdin>:1754:11]
      mstatus <= 32'h1800;	// @[CRRV/src/core/regfile/CsrFile.scala:19:24]
      mtvec <= 32'h0;	// @[CRRV/src/core/regfile/CsrFile.scala:20:24]
      mepc <= 32'h0;	// @[CRRV/src/core/regfile/CsrFile.scala:20:24, :21:24]
      mcause <= 32'h0;	// @[CRRV/src/core/regfile/CsrFile.scala:20:24, :22:24]
    end
    else begin	// @[<stdin>:1754:11]
      if ((|io_write_exceptType) | ~(writeEn & io_write_addr == 12'h300)) begin	// @[CRRV/src/core/regfile/CsrFile.scala:19:24, :24:47, :34:51, :44:{28,42}, :49:23, :50:{24,41,51}]
      end
      else if (_writeData_T_9)	// @[CRRV/src/core/regfile/CsrFile.scala:35:46]
        mstatus <= _writeData_T_2;	// @[CRRV/src/core/regfile/CsrFile.scala:19:24, :40:27]
      else if (_writeData_T_7)	// @[CRRV/src/core/regfile/CsrFile.scala:35:46]
        mstatus <= _writeData_T;	// @[CRRV/src/core/regfile/CsrFile.scala:19:24, :39:27]
      else if (_GEN)	// @[CRRV/src/core/regfile/CsrFile.scala:35:46]
        mstatus <= io_write_data;	// @[CRRV/src/core/regfile/CsrFile.scala:19:24]
      else	// @[CRRV/src/core/regfile/CsrFile.scala:35:46]
        mstatus <= 32'h0;	// @[CRRV/src/core/regfile/CsrFile.scala:19:24, :20:24]
      if ((|io_write_exceptType) | ~(writeEn & io_write_addr == 12'h305)) begin	// @[CRRV/src/core/regfile/CsrFile.scala:20:24, :24:47, :34:51, :44:{28,42}, :49:23, :51:{24,39,47}]
      end
      else if (_writeData_T_9)	// @[CRRV/src/core/regfile/CsrFile.scala:35:46]
        mtvec <= _writeData_T_2;	// @[CRRV/src/core/regfile/CsrFile.scala:20:24, :40:27]
      else if (_writeData_T_7)	// @[CRRV/src/core/regfile/CsrFile.scala:35:46]
        mtvec <= _writeData_T;	// @[CRRV/src/core/regfile/CsrFile.scala:20:24, :39:27]
      else if (_GEN)	// @[CRRV/src/core/regfile/CsrFile.scala:35:46]
        mtvec <= io_write_data;	// @[CRRV/src/core/regfile/CsrFile.scala:20:24]
      else	// @[CRRV/src/core/regfile/CsrFile.scala:35:46]
        mtvec <= 32'h0;	// @[CRRV/src/core/regfile/CsrFile.scala:20:24]
      if (|io_write_exceptType) begin	// @[CRRV/src/core/regfile/CsrFile.scala:44:28]
        if (io_write_exceptType == 3'h1) begin	// @[CRRV/src/core/regfile/CsrFile.scala:34:66, :45:30]
          mepc <= io_write_exceptPc;	// @[CRRV/src/core/regfile/CsrFile.scala:21:24]
          mcause <= 32'hB;	// @[CRRV/src/core/regfile/CsrFile.scala:22:24, :47:14]
        end
      end
      else begin	// @[CRRV/src/core/regfile/CsrFile.scala:44:28]
        if (writeEn & io_write_addr == 12'h341) begin	// @[CRRV/src/core/regfile/CsrFile.scala:21:24, :24:47, :34:51, :49:23, :52:{24,38,45}]
          if (_writeData_T_9)	// @[CRRV/src/core/regfile/CsrFile.scala:35:46]
            mepc <= _writeData_T_2;	// @[CRRV/src/core/regfile/CsrFile.scala:21:24, :40:27]
          else if (_writeData_T_7)	// @[CRRV/src/core/regfile/CsrFile.scala:35:46]
            mepc <= _writeData_T;	// @[CRRV/src/core/regfile/CsrFile.scala:21:24, :39:27]
          else if (_GEN)	// @[CRRV/src/core/regfile/CsrFile.scala:35:46]
            mepc <= io_write_data;	// @[CRRV/src/core/regfile/CsrFile.scala:21:24]
          else	// @[CRRV/src/core/regfile/CsrFile.scala:35:46]
            mepc <= 32'h0;	// @[CRRV/src/core/regfile/CsrFile.scala:20:24, :21:24]
        end
        if (writeEn & io_write_addr == 12'h342) begin	// @[CRRV/src/core/regfile/CsrFile.scala:22:24, :24:47, :34:51, :49:23, :53:{24,40,49}]
          if (_writeData_T_9)	// @[CRRV/src/core/regfile/CsrFile.scala:35:46]
            mcause <= _writeData_T_2;	// @[CRRV/src/core/regfile/CsrFile.scala:22:24, :40:27]
          else if (_writeData_T_7)	// @[CRRV/src/core/regfile/CsrFile.scala:35:46]
            mcause <= _writeData_T;	// @[CRRV/src/core/regfile/CsrFile.scala:22:24, :39:27]
          else if (_GEN)	// @[CRRV/src/core/regfile/CsrFile.scala:35:46]
            mcause <= io_write_data;	// @[CRRV/src/core/regfile/CsrFile.scala:22:24]
          else	// @[CRRV/src/core/regfile/CsrFile.scala:35:46]
            mcause <= 32'h0;	// @[CRRV/src/core/regfile/CsrFile.scala:20:24, :22:24]
        end
      end
    end
  end // always @(posedge)
  assign io_read_data = readData;	// @[<stdin>:1753:10, CRRV/src/core/regfile/CsrFile.scala:24:47]
  assign io_csrInfo_mepc = mepc;	// @[<stdin>:1753:10, CRRV/src/core/regfile/CsrFile.scala:21:24]
  assign io_csrInfo_trapEnterVec = mtvec;	// @[<stdin>:1753:10, CRRV/src/core/regfile/CsrFile.scala:20:24]
endmodule

module RegFile(	// @[<stdin>:1813:10]
  input         clock,	// @[<stdin>:1814:11]
                io_read1_en,	// @[CRRV/src/core/regfile/RegFile.scala:10:14]
  input  [4:0]  io_read1_addr,	// @[CRRV/src/core/regfile/RegFile.scala:10:14]
  input         io_read2_en,	// @[CRRV/src/core/regfile/RegFile.scala:10:14]
  input  [4:0]  io_read2_addr,	// @[CRRV/src/core/regfile/RegFile.scala:10:14]
  input         io_write_en,	// @[CRRV/src/core/regfile/RegFile.scala:10:14]
  input  [4:0]  io_write_addr,	// @[CRRV/src/core/regfile/RegFile.scala:10:14]
  input  [31:0] io_write_data,	// @[CRRV/src/core/regfile/RegFile.scala:10:14]
  output [31:0] io_read1_data,	// @[CRRV/src/core/regfile/RegFile.scala:10:14]
                io_read2_data	// @[CRRV/src/core/regfile/RegFile.scala:10:14]
);

  wire [31:0] _regfile_ext_R0_data;	// @[CRRV/src/core/regfile/RegFile.scala:15:20]
  wire [31:0] _regfile_ext_R1_data;	// @[CRRV/src/core/regfile/RegFile.scala:15:20]
  regfile_combMem regfile_ext (	// @[CRRV/src/core/regfile/RegFile.scala:15:20]
    .R0_addr (io_read1_addr),
    .R0_en   (1'h1),	// @[<stdin>:1813:10]
    .R0_clk  (clock),
    .R1_addr (io_read2_addr),
    .R1_en   (1'h1),	// @[<stdin>:1813:10]
    .R1_clk  (clock),
    .W0_addr (io_write_addr),
    .W0_en   (io_write_en & (|io_write_addr)),	// @[CRRV/src/core/regfile/RegFile.scala:19:{20,37}]
    .W0_clk  (clock),
    .W0_data (io_write_data),
    .R0_data (_regfile_ext_R0_data),
    .R1_data (_regfile_ext_R1_data)
  );
  assign io_read1_data = (|io_read1_addr) & io_read1_en ? _regfile_ext_R0_data : 32'h0;	// @[<stdin>:1813:10, CRRV/src/core/regfile/RegFile.scala:15:20, :17:{23,38,46}, :18:23]
  assign io_read2_data = (|io_read2_addr) & io_read2_en ? _regfile_ext_R1_data : 32'h0;	// @[<stdin>:1813:10, CRRV/src/core/regfile/RegFile.scala:15:20, :18:{23,38,46}]
endmodule

module Core(	// @[<stdin>:1836:10]
  input         clock,	// @[<stdin>:1837:11]
                reset,	// @[<stdin>:1838:11]
                io_inst_out_ready,	// @[CRRV/src/core/Core.scala:11:14]
  input  [31:0] io_inst_in_rdata,	// @[CRRV/src/core/Core.scala:11:14]
  input         io_data_out_ready,	// @[CRRV/src/core/Core.scala:11:14]
  input  [31:0] io_data_in_rdata,	// @[CRRV/src/core/Core.scala:11:14]
  output [31:0] io_inst_out_bits_addr,	// @[CRRV/src/core/Core.scala:11:14]
  output        io_data_out_valid,	// @[CRRV/src/core/Core.scala:11:14]
  output [31:0] io_data_out_bits_addr,	// @[CRRV/src/core/Core.scala:11:14]
  output        io_data_out_bits_writeEn,	// @[CRRV/src/core/Core.scala:11:14]
  output [1:0]  io_data_out_bits_size,	// @[CRRV/src/core/Core.scala:11:14]
  output [31:0] io_data_out_bits_wdata,	// @[CRRV/src/core/Core.scala:11:14]
  output        io_debug_valid,	// @[CRRV/src/core/Core.scala:11:14]
                io_debug_halt,	// @[CRRV/src/core/Core.scala:11:14]
  output [31:0] io_debug_pc,	// @[CRRV/src/core/Core.scala:11:14]
  output        io_debug_regWen,	// @[CRRV/src/core/Core.scala:11:14]
  output [4:0]  io_debug_regWaddr,	// @[CRRV/src/core/Core.scala:11:14]
  output [31:0] io_debug_regWdata	// @[CRRV/src/core/Core.scala:11:14]
);

  wire [31:0] _regFile_io_read1_data;	// @[CRRV/src/core/Core.scala:30:31]
  wire [31:0] _regFile_io_read2_data;	// @[CRRV/src/core/Core.scala:30:31]
  wire [31:0] _csrFile_io_read_data;	// @[CRRV/src/core/Core.scala:29:31]
  wire [31:0] _csrFile_io_csrInfo_mepc;	// @[CRRV/src/core/Core.scala:29:31]
  wire [31:0] _csrFile_io_csrInfo_trapEnterVec;	// @[CRRV/src/core/Core.scala:29:31]
  wire [31:0] _hazardResolver_io_regRead1_data;	// @[CRRV/src/core/Core.scala:28:31]
  wire [31:0] _hazardResolver_io_regRead2_data;	// @[CRRV/src/core/Core.scala:28:31]
  wire [31:0] _hazardResolver_io_csrRead_data;	// @[CRRV/src/core/Core.scala:28:31]
  wire        _hazardResolver_io_regFile1_en;	// @[CRRV/src/core/Core.scala:28:31]
  wire [4:0]  _hazardResolver_io_regFile1_addr;	// @[CRRV/src/core/Core.scala:28:31]
  wire        _hazardResolver_io_regFile2_en;	// @[CRRV/src/core/Core.scala:28:31]
  wire [4:0]  _hazardResolver_io_regFile2_addr;	// @[CRRV/src/core/Core.scala:28:31]
  wire [11:0] _hazardResolver_io_regCsr_addr;	// @[CRRV/src/core/Core.scala:28:31]
  wire        _hazardResolver_io_loadHazardFlag;	// @[CRRV/src/core/Core.scala:28:31]
  wire        _hazardResolver_io_csrHazardFlag;	// @[CRRV/src/core/Core.scala:28:31]
  wire        _pipelineControl_io_stallIF;	// @[CRRV/src/core/Core.scala:27:31]
  wire        _pipelineControl_io_stallID;	// @[CRRV/src/core/Core.scala:27:31]
  wire        _pipelineControl_io_stallEXE;	// @[CRRV/src/core/Core.scala:27:31]
  wire        _pipelineControl_io_stallMEM;	// @[CRRV/src/core/Core.scala:27:31]
  wire        _pipelineControl_io_stallWB;	// @[CRRV/src/core/Core.scala:27:31]
  wire        _pipelineControl_io_flushAll;	// @[CRRV/src/core/Core.scala:27:31]
  wire        _pipelineControl_io_flushIF;	// @[CRRV/src/core/Core.scala:27:31]
  wire [31:0] _pipelineControl_io_flushPc;	// @[CRRV/src/core/Core.scala:27:31]
  wire [2:0]  _writeBackStage_io_wb2csr_op;	// @[CRRV/src/core/Core.scala:25:30]
  wire [11:0] _writeBackStage_io_wb2csr_addr;	// @[CRRV/src/core/Core.scala:25:30]
  wire [31:0] _writeBackStage_io_wb2csr_data;	// @[CRRV/src/core/Core.scala:25:30]
  wire [2:0]  _writeBackStage_io_wb2csr_exceptType;	// @[CRRV/src/core/Core.scala:25:30]
  wire [31:0] _writeBackStage_io_wb2csr_exceptPc;	// @[CRRV/src/core/Core.scala:25:30]
  wire        _writeBackStage_io_regForward_en;	// @[CRRV/src/core/Core.scala:25:30]
  wire [4:0]  _writeBackStage_io_regForward_addr;	// @[CRRV/src/core/Core.scala:25:30]
  wire [31:0] _writeBackStage_io_regForward_data;	// @[CRRV/src/core/Core.scala:25:30]
  wire        _mem2wb_io_next_IF_instValid;	// @[CRRV/src/core/Core.scala:24:30]
  wire [31:0] _mem2wb_io_next_IF_pc;	// @[CRRV/src/core/Core.scala:24:30]
  wire [31:0] _mem2wb_io_next_ID_inst;	// @[CRRV/src/core/Core.scala:24:30]
  wire [3:0]  _mem2wb_io_next_ID_lsuOp;	// @[CRRV/src/core/Core.scala:24:30]
  wire        _mem2wb_io_next_ID_regWen;	// @[CRRV/src/core/Core.scala:24:30]
  wire [4:0]  _mem2wb_io_next_ID_regWaddr;	// @[CRRV/src/core/Core.scala:24:30]
  wire [2:0]  _mem2wb_io_next_ID_csrOp;	// @[CRRV/src/core/Core.scala:24:30]
  wire [11:0] _mem2wb_io_next_ID_csrAddr;	// @[CRRV/src/core/Core.scala:24:30]
  wire [31:0] _mem2wb_io_next_ID_csrWriteData;	// @[CRRV/src/core/Core.scala:24:30]
  wire [2:0]  _mem2wb_io_next_ID_exceptType;	// @[CRRV/src/core/Core.scala:24:30]
  wire [31:0] _mem2wb_io_next_EXE_exeResult;	// @[CRRV/src/core/Core.scala:24:30]
  wire [31:0] _mem2wb_io_next_MEM_memAddr;	// @[CRRV/src/core/Core.scala:24:30]
  wire        _memoryStage_io_control_stallReq;	// @[CRRV/src/core/Core.scala:23:30]
  wire        _memoryStage_io_mem2wb_IF_instValid;	// @[CRRV/src/core/Core.scala:23:30]
  wire [31:0] _memoryStage_io_mem2wb_IF_pc;	// @[CRRV/src/core/Core.scala:23:30]
  wire [31:0] _memoryStage_io_mem2wb_ID_inst;	// @[CRRV/src/core/Core.scala:23:30]
  wire [3:0]  _memoryStage_io_mem2wb_ID_lsuOp;	// @[CRRV/src/core/Core.scala:23:30]
  wire        _memoryStage_io_mem2wb_ID_regWen;	// @[CRRV/src/core/Core.scala:23:30]
  wire [4:0]  _memoryStage_io_mem2wb_ID_regWaddr;	// @[CRRV/src/core/Core.scala:23:30]
  wire [2:0]  _memoryStage_io_mem2wb_ID_csrOp;	// @[CRRV/src/core/Core.scala:23:30]
  wire [11:0] _memoryStage_io_mem2wb_ID_csrAddr;	// @[CRRV/src/core/Core.scala:23:30]
  wire [31:0] _memoryStage_io_mem2wb_ID_csrWriteData;	// @[CRRV/src/core/Core.scala:23:30]
  wire [2:0]  _memoryStage_io_mem2wb_ID_exceptType;	// @[CRRV/src/core/Core.scala:23:30]
  wire [31:0] _memoryStage_io_mem2wb_EXE_exeResult;	// @[CRRV/src/core/Core.scala:23:30]
  wire [31:0] _memoryStage_io_mem2wb_MEM_memAddr;	// @[CRRV/src/core/Core.scala:23:30]
  wire [2:0]  _memoryStage_io_memCsrStall_op;	// @[CRRV/src/core/Core.scala:23:30]
  wire [11:0] _memoryStage_io_memCsrStall_addr;	// @[CRRV/src/core/Core.scala:23:30]
  wire        _memoryStage_io_regForward_en;	// @[CRRV/src/core/Core.scala:23:30]
  wire [4:0]  _memoryStage_io_regForward_addr;	// @[CRRV/src/core/Core.scala:23:30]
  wire [31:0] _memoryStage_io_regForward_data;	// @[CRRV/src/core/Core.scala:23:30]
  wire        _memoryStage_io_regForward_load;	// @[CRRV/src/core/Core.scala:23:30]
  wire        _exe2mem_io_next_IF_instValid;	// @[CRRV/src/core/Core.scala:22:30]
  wire [31:0] _exe2mem_io_next_IF_pc;	// @[CRRV/src/core/Core.scala:22:30]
  wire [31:0] _exe2mem_io_next_ID_inst;	// @[CRRV/src/core/Core.scala:22:30]
  wire [3:0]  _exe2mem_io_next_ID_lsuOp;	// @[CRRV/src/core/Core.scala:22:30]
  wire [31:0] _exe2mem_io_next_ID_lsuData;	// @[CRRV/src/core/Core.scala:22:30]
  wire        _exe2mem_io_next_ID_regWen;	// @[CRRV/src/core/Core.scala:22:30]
  wire [4:0]  _exe2mem_io_next_ID_regWaddr;	// @[CRRV/src/core/Core.scala:22:30]
  wire [2:0]  _exe2mem_io_next_ID_csrOp;	// @[CRRV/src/core/Core.scala:22:30]
  wire [11:0] _exe2mem_io_next_ID_csrAddr;	// @[CRRV/src/core/Core.scala:22:30]
  wire [31:0] _exe2mem_io_next_ID_csrWriteData;	// @[CRRV/src/core/Core.scala:22:30]
  wire [2:0]  _exe2mem_io_next_ID_exceptType;	// @[CRRV/src/core/Core.scala:22:30]
  wire        _exe2mem_io_next_EXE_load;	// @[CRRV/src/core/Core.scala:22:30]
  wire [31:0] _exe2mem_io_next_EXE_exeResult;	// @[CRRV/src/core/Core.scala:22:30]
  wire        _executeStage_io_control_stallReq;	// @[CRRV/src/core/Core.scala:21:30]
  wire        _executeStage_io_exe2mem_IF_instValid;	// @[CRRV/src/core/Core.scala:21:30]
  wire [31:0] _executeStage_io_exe2mem_IF_pc;	// @[CRRV/src/core/Core.scala:21:30]
  wire [31:0] _executeStage_io_exe2mem_ID_inst;	// @[CRRV/src/core/Core.scala:21:30]
  wire [3:0]  _executeStage_io_exe2mem_ID_lsuOp;	// @[CRRV/src/core/Core.scala:21:30]
  wire [31:0] _executeStage_io_exe2mem_ID_lsuData;	// @[CRRV/src/core/Core.scala:21:30]
  wire        _executeStage_io_exe2mem_ID_regWen;	// @[CRRV/src/core/Core.scala:21:30]
  wire [4:0]  _executeStage_io_exe2mem_ID_regWaddr;	// @[CRRV/src/core/Core.scala:21:30]
  wire [2:0]  _executeStage_io_exe2mem_ID_csrOp;	// @[CRRV/src/core/Core.scala:21:30]
  wire [11:0] _executeStage_io_exe2mem_ID_csrAddr;	// @[CRRV/src/core/Core.scala:21:30]
  wire [31:0] _executeStage_io_exe2mem_ID_csrWriteData;	// @[CRRV/src/core/Core.scala:21:30]
  wire [2:0]  _executeStage_io_exe2mem_ID_exceptType;	// @[CRRV/src/core/Core.scala:21:30]
  wire        _executeStage_io_exe2mem_EXE_load;	// @[CRRV/src/core/Core.scala:21:30]
  wire [31:0] _executeStage_io_exe2mem_EXE_exeResult;	// @[CRRV/src/core/Core.scala:21:30]
  wire [2:0]  _executeStage_io_csrRead_op;	// @[CRRV/src/core/Core.scala:21:30]
  wire [11:0] _executeStage_io_csrRead_addr;	// @[CRRV/src/core/Core.scala:21:30]
  wire        _executeStage_io_regForward_en;	// @[CRRV/src/core/Core.scala:21:30]
  wire [4:0]  _executeStage_io_regForward_addr;	// @[CRRV/src/core/Core.scala:21:30]
  wire [31:0] _executeStage_io_regForward_data;	// @[CRRV/src/core/Core.scala:21:30]
  wire        _executeStage_io_regForward_load;	// @[CRRV/src/core/Core.scala:21:30]
  wire        _id2exe_io_next_IF_instValid;	// @[CRRV/src/core/Core.scala:20:30]
  wire [31:0] _id2exe_io_next_IF_pc;	// @[CRRV/src/core/Core.scala:20:30]
  wire [31:0] _id2exe_io_next_ID_inst;	// @[CRRV/src/core/Core.scala:20:30]
  wire [3:0]  _id2exe_io_next_ID_aluOp;	// @[CRRV/src/core/Core.scala:20:30]
  wire [3:0]  _id2exe_io_next_ID_mduOp;	// @[CRRV/src/core/Core.scala:20:30]
  wire [31:0] _id2exe_io_next_ID_src1;	// @[CRRV/src/core/Core.scala:20:30]
  wire [31:0] _id2exe_io_next_ID_src2;	// @[CRRV/src/core/Core.scala:20:30]
  wire [3:0]  _id2exe_io_next_ID_lsuOp;	// @[CRRV/src/core/Core.scala:20:30]
  wire [31:0] _id2exe_io_next_ID_lsuData;	// @[CRRV/src/core/Core.scala:20:30]
  wire        _id2exe_io_next_ID_regWen;	// @[CRRV/src/core/Core.scala:20:30]
  wire [4:0]  _id2exe_io_next_ID_regWaddr;	// @[CRRV/src/core/Core.scala:20:30]
  wire [2:0]  _id2exe_io_next_ID_csrOp;	// @[CRRV/src/core/Core.scala:20:30]
  wire [11:0] _id2exe_io_next_ID_csrAddr;	// @[CRRV/src/core/Core.scala:20:30]
  wire [31:0] _id2exe_io_next_ID_csrWriteData;	// @[CRRV/src/core/Core.scala:20:30]
  wire [2:0]  _id2exe_io_next_ID_exceptType;	// @[CRRV/src/core/Core.scala:20:30]
  wire        _decodeStage_io_control_flushIF;	// @[CRRV/src/core/Core.scala:19:30]
  wire [31:0] _decodeStage_io_control_flushPc;	// @[CRRV/src/core/Core.scala:19:30]
  wire        _decodeStage_io_id2exe_IF_instValid;	// @[CRRV/src/core/Core.scala:19:30]
  wire [31:0] _decodeStage_io_id2exe_IF_pc;	// @[CRRV/src/core/Core.scala:19:30]
  wire [31:0] _decodeStage_io_id2exe_ID_inst;	// @[CRRV/src/core/Core.scala:19:30]
  wire [3:0]  _decodeStage_io_id2exe_ID_aluOp;	// @[CRRV/src/core/Core.scala:19:30]
  wire [3:0]  _decodeStage_io_id2exe_ID_mduOp;	// @[CRRV/src/core/Core.scala:19:30]
  wire [31:0] _decodeStage_io_id2exe_ID_src1;	// @[CRRV/src/core/Core.scala:19:30]
  wire [31:0] _decodeStage_io_id2exe_ID_src2;	// @[CRRV/src/core/Core.scala:19:30]
  wire [3:0]  _decodeStage_io_id2exe_ID_lsuOp;	// @[CRRV/src/core/Core.scala:19:30]
  wire [31:0] _decodeStage_io_id2exe_ID_lsuData;	// @[CRRV/src/core/Core.scala:19:30]
  wire        _decodeStage_io_id2exe_ID_regWen;	// @[CRRV/src/core/Core.scala:19:30]
  wire [4:0]  _decodeStage_io_id2exe_ID_regWaddr;	// @[CRRV/src/core/Core.scala:19:30]
  wire [2:0]  _decodeStage_io_id2exe_ID_csrOp;	// @[CRRV/src/core/Core.scala:19:30]
  wire [11:0] _decodeStage_io_id2exe_ID_csrAddr;	// @[CRRV/src/core/Core.scala:19:30]
  wire [31:0] _decodeStage_io_id2exe_ID_csrWriteData;	// @[CRRV/src/core/Core.scala:19:30]
  wire [2:0]  _decodeStage_io_id2exe_ID_exceptType;	// @[CRRV/src/core/Core.scala:19:30]
  wire        _decodeStage_io_regRead1_en;	// @[CRRV/src/core/Core.scala:19:30]
  wire [4:0]  _decodeStage_io_regRead1_addr;	// @[CRRV/src/core/Core.scala:19:30]
  wire        _decodeStage_io_regRead2_en;	// @[CRRV/src/core/Core.scala:19:30]
  wire [4:0]  _decodeStage_io_regRead2_addr;	// @[CRRV/src/core/Core.scala:19:30]
  wire        _if2id_io_next_IF_instValid;	// @[CRRV/src/core/Core.scala:18:30]
  wire [31:0] _if2id_io_next_IF_pc;	// @[CRRV/src/core/Core.scala:18:30]
  wire        _fetchStage_io_control_stallReq;	// @[CRRV/src/core/Core.scala:17:30]
  wire        _fetchStage_io_if2id_IF_instValid;	// @[CRRV/src/core/Core.scala:17:30]
  wire [31:0] _fetchStage_io_if2id_IF_pc;	// @[CRRV/src/core/Core.scala:17:30]
  FetchStage fetchStage (	// @[CRRV/src/core/Core.scala:17:30]
    .clock                 (clock),
    .reset                 (reset),
    .io_control_flush      (_pipelineControl_io_flushIF),	// @[CRRV/src/core/Core.scala:27:31]
    .io_control_flushPC    (_pipelineControl_io_flushPc),	// @[CRRV/src/core/Core.scala:27:31]
    .io_control_stall      (_pipelineControl_io_stallIF),	// @[CRRV/src/core/Core.scala:27:31]
    .io_instRom_ready      (io_inst_out_ready),
    .io_control_stallReq   (_fetchStage_io_control_stallReq),
    .io_instRom_bits_addr  (io_inst_out_bits_addr),
    .io_if2id_IF_instValid (_fetchStage_io_if2id_IF_instValid),
    .io_if2id_IF_pc        (_fetchStage_io_if2id_IF_pc)
  );
  PipelineStage if2id (	// @[CRRV/src/core/Core.scala:18:30]
    .clock                (clock),
    .reset                (reset),
    .io_flush             (_pipelineControl_io_flushIF),	// @[CRRV/src/core/Core.scala:27:31]
    .io_stallPrev         (_pipelineControl_io_stallIF),	// @[CRRV/src/core/Core.scala:27:31]
    .io_stallNext         (_pipelineControl_io_stallID),	// @[CRRV/src/core/Core.scala:27:31]
    .io_prev_IF_instValid (_fetchStage_io_if2id_IF_instValid),	// @[CRRV/src/core/Core.scala:17:30]
    .io_prev_IF_pc        (_fetchStage_io_if2id_IF_pc),	// @[CRRV/src/core/Core.scala:17:30]
    .io_next_IF_instValid (_if2id_io_next_IF_instValid),
    .io_next_IF_pc        (_if2id_io_next_IF_pc)
  );
  DecodeStage decodeStage (	// @[CRRV/src/core/Core.scala:19:30]
    .clock                     (clock),
    .io_if2id_IF_instValid     (_if2id_io_next_IF_instValid),	// @[CRRV/src/core/Core.scala:18:30]
    .io_if2id_IF_pc            (_if2id_io_next_IF_pc),	// @[CRRV/src/core/Core.scala:18:30]
    .io_control_stall          (_pipelineControl_io_stallID),	// @[CRRV/src/core/Core.scala:27:31]
    .io_read_rdata             (io_inst_in_rdata),
    .io_regRead1_data          (_hazardResolver_io_regRead1_data),	// @[CRRV/src/core/Core.scala:28:31]
    .io_regRead2_data          (_hazardResolver_io_regRead2_data),	// @[CRRV/src/core/Core.scala:28:31]
    .io_control_flushIF        (_decodeStage_io_control_flushIF),
    .io_control_flushPc        (_decodeStage_io_control_flushPc),
    .io_id2exe_IF_instValid    (_decodeStage_io_id2exe_IF_instValid),
    .io_id2exe_IF_pc           (_decodeStage_io_id2exe_IF_pc),
    .io_id2exe_ID_inst         (_decodeStage_io_id2exe_ID_inst),
    .io_id2exe_ID_aluOp        (_decodeStage_io_id2exe_ID_aluOp),
    .io_id2exe_ID_mduOp        (_decodeStage_io_id2exe_ID_mduOp),
    .io_id2exe_ID_src1         (_decodeStage_io_id2exe_ID_src1),
    .io_id2exe_ID_src2         (_decodeStage_io_id2exe_ID_src2),
    .io_id2exe_ID_lsuOp        (_decodeStage_io_id2exe_ID_lsuOp),
    .io_id2exe_ID_lsuData      (_decodeStage_io_id2exe_ID_lsuData),
    .io_id2exe_ID_regWen       (_decodeStage_io_id2exe_ID_regWen),
    .io_id2exe_ID_regWaddr     (_decodeStage_io_id2exe_ID_regWaddr),
    .io_id2exe_ID_csrOp        (_decodeStage_io_id2exe_ID_csrOp),
    .io_id2exe_ID_csrAddr      (_decodeStage_io_id2exe_ID_csrAddr),
    .io_id2exe_ID_csrWriteData (_decodeStage_io_id2exe_ID_csrWriteData),
    .io_id2exe_ID_exceptType   (_decodeStage_io_id2exe_ID_exceptType),
    .io_regRead1_en            (_decodeStage_io_regRead1_en),
    .io_regRead1_addr          (_decodeStage_io_regRead1_addr),
    .io_regRead2_en            (_decodeStage_io_regRead2_en),
    .io_regRead2_addr          (_decodeStage_io_regRead2_addr)
  );
  PipelineStage_1 id2exe (	// @[CRRV/src/core/Core.scala:20:30]
    .clock                   (clock),
    .reset                   (reset),
    .io_flush                (_pipelineControl_io_flushAll),	// @[CRRV/src/core/Core.scala:27:31]
    .io_stallPrev            (_pipelineControl_io_stallID),	// @[CRRV/src/core/Core.scala:27:31]
    .io_stallNext            (_pipelineControl_io_stallEXE),	// @[CRRV/src/core/Core.scala:27:31]
    .io_prev_IF_instValid    (_decodeStage_io_id2exe_IF_instValid),	// @[CRRV/src/core/Core.scala:19:30]
    .io_prev_IF_pc           (_decodeStage_io_id2exe_IF_pc),	// @[CRRV/src/core/Core.scala:19:30]
    .io_prev_ID_inst         (_decodeStage_io_id2exe_ID_inst),	// @[CRRV/src/core/Core.scala:19:30]
    .io_prev_ID_aluOp        (_decodeStage_io_id2exe_ID_aluOp),	// @[CRRV/src/core/Core.scala:19:30]
    .io_prev_ID_mduOp        (_decodeStage_io_id2exe_ID_mduOp),	// @[CRRV/src/core/Core.scala:19:30]
    .io_prev_ID_src1         (_decodeStage_io_id2exe_ID_src1),	// @[CRRV/src/core/Core.scala:19:30]
    .io_prev_ID_src2         (_decodeStage_io_id2exe_ID_src2),	// @[CRRV/src/core/Core.scala:19:30]
    .io_prev_ID_lsuOp        (_decodeStage_io_id2exe_ID_lsuOp),	// @[CRRV/src/core/Core.scala:19:30]
    .io_prev_ID_lsuData      (_decodeStage_io_id2exe_ID_lsuData),	// @[CRRV/src/core/Core.scala:19:30]
    .io_prev_ID_regWen       (_decodeStage_io_id2exe_ID_regWen),	// @[CRRV/src/core/Core.scala:19:30]
    .io_prev_ID_regWaddr     (_decodeStage_io_id2exe_ID_regWaddr),	// @[CRRV/src/core/Core.scala:19:30]
    .io_prev_ID_csrOp        (_decodeStage_io_id2exe_ID_csrOp),	// @[CRRV/src/core/Core.scala:19:30]
    .io_prev_ID_csrAddr      (_decodeStage_io_id2exe_ID_csrAddr),	// @[CRRV/src/core/Core.scala:19:30]
    .io_prev_ID_csrWriteData (_decodeStage_io_id2exe_ID_csrWriteData),	// @[CRRV/src/core/Core.scala:19:30]
    .io_prev_ID_exceptType   (_decodeStage_io_id2exe_ID_exceptType),	// @[CRRV/src/core/Core.scala:19:30]
    .io_next_IF_instValid    (_id2exe_io_next_IF_instValid),
    .io_next_IF_pc           (_id2exe_io_next_IF_pc),
    .io_next_ID_inst         (_id2exe_io_next_ID_inst),
    .io_next_ID_aluOp        (_id2exe_io_next_ID_aluOp),
    .io_next_ID_mduOp        (_id2exe_io_next_ID_mduOp),
    .io_next_ID_src1         (_id2exe_io_next_ID_src1),
    .io_next_ID_src2         (_id2exe_io_next_ID_src2),
    .io_next_ID_lsuOp        (_id2exe_io_next_ID_lsuOp),
    .io_next_ID_lsuData      (_id2exe_io_next_ID_lsuData),
    .io_next_ID_regWen       (_id2exe_io_next_ID_regWen),
    .io_next_ID_regWaddr     (_id2exe_io_next_ID_regWaddr),
    .io_next_ID_csrOp        (_id2exe_io_next_ID_csrOp),
    .io_next_ID_csrAddr      (_id2exe_io_next_ID_csrAddr),
    .io_next_ID_csrWriteData (_id2exe_io_next_ID_csrWriteData),
    .io_next_ID_exceptType   (_id2exe_io_next_ID_exceptType)
  );
  ExecuteStage executeStage (	// @[CRRV/src/core/Core.scala:21:30]
    .clock                      (clock),
    .reset                      (reset),
    .io_id2exe_IF_instValid     (_id2exe_io_next_IF_instValid),	// @[CRRV/src/core/Core.scala:20:30]
    .io_id2exe_IF_pc            (_id2exe_io_next_IF_pc),	// @[CRRV/src/core/Core.scala:20:30]
    .io_id2exe_ID_inst          (_id2exe_io_next_ID_inst),	// @[CRRV/src/core/Core.scala:20:30]
    .io_id2exe_ID_aluOp         (_id2exe_io_next_ID_aluOp),	// @[CRRV/src/core/Core.scala:20:30]
    .io_id2exe_ID_mduOp         (_id2exe_io_next_ID_mduOp),	// @[CRRV/src/core/Core.scala:20:30]
    .io_id2exe_ID_src1          (_id2exe_io_next_ID_src1),	// @[CRRV/src/core/Core.scala:20:30]
    .io_id2exe_ID_src2          (_id2exe_io_next_ID_src2),	// @[CRRV/src/core/Core.scala:20:30]
    .io_id2exe_ID_lsuOp         (_id2exe_io_next_ID_lsuOp),	// @[CRRV/src/core/Core.scala:20:30]
    .io_id2exe_ID_lsuData       (_id2exe_io_next_ID_lsuData),	// @[CRRV/src/core/Core.scala:20:30]
    .io_id2exe_ID_regWen        (_id2exe_io_next_ID_regWen),	// @[CRRV/src/core/Core.scala:20:30]
    .io_id2exe_ID_regWaddr      (_id2exe_io_next_ID_regWaddr),	// @[CRRV/src/core/Core.scala:20:30]
    .io_id2exe_ID_csrOp         (_id2exe_io_next_ID_csrOp),	// @[CRRV/src/core/Core.scala:20:30]
    .io_id2exe_ID_csrAddr       (_id2exe_io_next_ID_csrAddr),	// @[CRRV/src/core/Core.scala:20:30]
    .io_id2exe_ID_csrWriteData  (_id2exe_io_next_ID_csrWriteData),	// @[CRRV/src/core/Core.scala:20:30]
    .io_id2exe_ID_exceptType    (_id2exe_io_next_ID_exceptType),	// @[CRRV/src/core/Core.scala:20:30]
    .io_control_flush           (_pipelineControl_io_flushAll),	// @[CRRV/src/core/Core.scala:27:31]
    .io_csrRead_data            (_hazardResolver_io_csrRead_data),	// @[CRRV/src/core/Core.scala:28:31]
    .io_control_stallReq        (_executeStage_io_control_stallReq),
    .io_exe2mem_IF_instValid    (_executeStage_io_exe2mem_IF_instValid),
    .io_exe2mem_IF_pc           (_executeStage_io_exe2mem_IF_pc),
    .io_exe2mem_ID_inst         (_executeStage_io_exe2mem_ID_inst),
    .io_exe2mem_ID_lsuOp        (_executeStage_io_exe2mem_ID_lsuOp),
    .io_exe2mem_ID_lsuData      (_executeStage_io_exe2mem_ID_lsuData),
    .io_exe2mem_ID_regWen       (_executeStage_io_exe2mem_ID_regWen),
    .io_exe2mem_ID_regWaddr     (_executeStage_io_exe2mem_ID_regWaddr),
    .io_exe2mem_ID_csrOp        (_executeStage_io_exe2mem_ID_csrOp),
    .io_exe2mem_ID_csrAddr      (_executeStage_io_exe2mem_ID_csrAddr),
    .io_exe2mem_ID_csrWriteData (_executeStage_io_exe2mem_ID_csrWriteData),
    .io_exe2mem_ID_exceptType   (_executeStage_io_exe2mem_ID_exceptType),
    .io_exe2mem_EXE_load        (_executeStage_io_exe2mem_EXE_load),
    .io_exe2mem_EXE_exeResult   (_executeStage_io_exe2mem_EXE_exeResult),
    .io_csrRead_op              (_executeStage_io_csrRead_op),
    .io_csrRead_addr            (_executeStage_io_csrRead_addr),
    .io_regForward_en           (_executeStage_io_regForward_en),
    .io_regForward_addr         (_executeStage_io_regForward_addr),
    .io_regForward_data         (_executeStage_io_regForward_data),
    .io_regForward_load         (_executeStage_io_regForward_load)
  );
  PipelineStage_2 exe2mem (	// @[CRRV/src/core/Core.scala:22:30]
    .clock                   (clock),
    .reset                   (reset),
    .io_flush                (_pipelineControl_io_flushAll),	// @[CRRV/src/core/Core.scala:27:31]
    .io_stallPrev            (_pipelineControl_io_stallEXE),	// @[CRRV/src/core/Core.scala:27:31]
    .io_stallNext            (_pipelineControl_io_stallMEM),	// @[CRRV/src/core/Core.scala:27:31]
    .io_prev_IF_instValid    (_executeStage_io_exe2mem_IF_instValid),	// @[CRRV/src/core/Core.scala:21:30]
    .io_prev_IF_pc           (_executeStage_io_exe2mem_IF_pc),	// @[CRRV/src/core/Core.scala:21:30]
    .io_prev_ID_inst         (_executeStage_io_exe2mem_ID_inst),	// @[CRRV/src/core/Core.scala:21:30]
    .io_prev_ID_lsuOp        (_executeStage_io_exe2mem_ID_lsuOp),	// @[CRRV/src/core/Core.scala:21:30]
    .io_prev_ID_lsuData      (_executeStage_io_exe2mem_ID_lsuData),	// @[CRRV/src/core/Core.scala:21:30]
    .io_prev_ID_regWen       (_executeStage_io_exe2mem_ID_regWen),	// @[CRRV/src/core/Core.scala:21:30]
    .io_prev_ID_regWaddr     (_executeStage_io_exe2mem_ID_regWaddr),	// @[CRRV/src/core/Core.scala:21:30]
    .io_prev_ID_csrOp        (_executeStage_io_exe2mem_ID_csrOp),	// @[CRRV/src/core/Core.scala:21:30]
    .io_prev_ID_csrAddr      (_executeStage_io_exe2mem_ID_csrAddr),	// @[CRRV/src/core/Core.scala:21:30]
    .io_prev_ID_csrWriteData (_executeStage_io_exe2mem_ID_csrWriteData),	// @[CRRV/src/core/Core.scala:21:30]
    .io_prev_ID_exceptType   (_executeStage_io_exe2mem_ID_exceptType),	// @[CRRV/src/core/Core.scala:21:30]
    .io_prev_EXE_load        (_executeStage_io_exe2mem_EXE_load),	// @[CRRV/src/core/Core.scala:21:30]
    .io_prev_EXE_exeResult   (_executeStage_io_exe2mem_EXE_exeResult),	// @[CRRV/src/core/Core.scala:21:30]
    .io_next_IF_instValid    (_exe2mem_io_next_IF_instValid),
    .io_next_IF_pc           (_exe2mem_io_next_IF_pc),
    .io_next_ID_inst         (_exe2mem_io_next_ID_inst),
    .io_next_ID_lsuOp        (_exe2mem_io_next_ID_lsuOp),
    .io_next_ID_lsuData      (_exe2mem_io_next_ID_lsuData),
    .io_next_ID_regWen       (_exe2mem_io_next_ID_regWen),
    .io_next_ID_regWaddr     (_exe2mem_io_next_ID_regWaddr),
    .io_next_ID_csrOp        (_exe2mem_io_next_ID_csrOp),
    .io_next_ID_csrAddr      (_exe2mem_io_next_ID_csrAddr),
    .io_next_ID_csrWriteData (_exe2mem_io_next_ID_csrWriteData),
    .io_next_ID_exceptType   (_exe2mem_io_next_ID_exceptType),
    .io_next_EXE_load        (_exe2mem_io_next_EXE_load),
    .io_next_EXE_exeResult   (_exe2mem_io_next_EXE_exeResult)
  );
  MemoryStage memoryStage (	// @[CRRV/src/core/Core.scala:23:30]
    .io_exe2mem_IF_instValid    (_exe2mem_io_next_IF_instValid),	// @[CRRV/src/core/Core.scala:22:30]
    .io_exe2mem_IF_pc           (_exe2mem_io_next_IF_pc),	// @[CRRV/src/core/Core.scala:22:30]
    .io_exe2mem_ID_inst         (_exe2mem_io_next_ID_inst),	// @[CRRV/src/core/Core.scala:22:30]
    .io_exe2mem_ID_lsuOp        (_exe2mem_io_next_ID_lsuOp),	// @[CRRV/src/core/Core.scala:22:30]
    .io_exe2mem_ID_lsuData      (_exe2mem_io_next_ID_lsuData),	// @[CRRV/src/core/Core.scala:22:30]
    .io_exe2mem_ID_regWen       (_exe2mem_io_next_ID_regWen),	// @[CRRV/src/core/Core.scala:22:30]
    .io_exe2mem_ID_regWaddr     (_exe2mem_io_next_ID_regWaddr),	// @[CRRV/src/core/Core.scala:22:30]
    .io_exe2mem_ID_csrOp        (_exe2mem_io_next_ID_csrOp),	// @[CRRV/src/core/Core.scala:22:30]
    .io_exe2mem_ID_csrAddr      (_exe2mem_io_next_ID_csrAddr),	// @[CRRV/src/core/Core.scala:22:30]
    .io_exe2mem_ID_csrWriteData (_exe2mem_io_next_ID_csrWriteData),	// @[CRRV/src/core/Core.scala:22:30]
    .io_exe2mem_ID_exceptType   (_exe2mem_io_next_ID_exceptType),	// @[CRRV/src/core/Core.scala:22:30]
    .io_exe2mem_EXE_load        (_exe2mem_io_next_EXE_load),	// @[CRRV/src/core/Core.scala:22:30]
    .io_exe2mem_EXE_exeResult   (_exe2mem_io_next_EXE_exeResult),	// @[CRRV/src/core/Core.scala:22:30]
    .io_dataRam_ready           (io_data_out_ready),
    .io_control_stallReq        (_memoryStage_io_control_stallReq),
    .io_mem2wb_IF_instValid     (_memoryStage_io_mem2wb_IF_instValid),
    .io_mem2wb_IF_pc            (_memoryStage_io_mem2wb_IF_pc),
    .io_mem2wb_ID_inst          (_memoryStage_io_mem2wb_ID_inst),
    .io_mem2wb_ID_lsuOp         (_memoryStage_io_mem2wb_ID_lsuOp),
    .io_mem2wb_ID_regWen        (_memoryStage_io_mem2wb_ID_regWen),
    .io_mem2wb_ID_regWaddr      (_memoryStage_io_mem2wb_ID_regWaddr),
    .io_mem2wb_ID_csrOp         (_memoryStage_io_mem2wb_ID_csrOp),
    .io_mem2wb_ID_csrAddr       (_memoryStage_io_mem2wb_ID_csrAddr),
    .io_mem2wb_ID_csrWriteData  (_memoryStage_io_mem2wb_ID_csrWriteData),
    .io_mem2wb_ID_exceptType    (_memoryStage_io_mem2wb_ID_exceptType),
    .io_mem2wb_EXE_exeResult    (_memoryStage_io_mem2wb_EXE_exeResult),
    .io_mem2wb_MEM_memAddr      (_memoryStage_io_mem2wb_MEM_memAddr),
    .io_dataRam_valid           (io_data_out_valid),
    .io_dataRam_bits_addr       (io_data_out_bits_addr),
    .io_dataRam_bits_writeEn    (io_data_out_bits_writeEn),
    .io_dataRam_bits_size       (io_data_out_bits_size),
    .io_dataRam_bits_wdata      (io_data_out_bits_wdata),
    .io_memCsrStall_op          (_memoryStage_io_memCsrStall_op),
    .io_memCsrStall_addr        (_memoryStage_io_memCsrStall_addr),
    .io_regForward_en           (_memoryStage_io_regForward_en),
    .io_regForward_addr         (_memoryStage_io_regForward_addr),
    .io_regForward_data         (_memoryStage_io_regForward_data),
    .io_regForward_load         (_memoryStage_io_regForward_load)
  );
  PipelineStage_3 mem2wb (	// @[CRRV/src/core/Core.scala:24:30]
    .clock                   (clock),
    .reset                   (reset),
    .io_flush                (_pipelineControl_io_flushAll),	// @[CRRV/src/core/Core.scala:27:31]
    .io_stallPrev            (_pipelineControl_io_stallMEM),	// @[CRRV/src/core/Core.scala:27:31]
    .io_stallNext            (_pipelineControl_io_stallWB),	// @[CRRV/src/core/Core.scala:27:31]
    .io_prev_IF_instValid    (_memoryStage_io_mem2wb_IF_instValid),	// @[CRRV/src/core/Core.scala:23:30]
    .io_prev_IF_pc           (_memoryStage_io_mem2wb_IF_pc),	// @[CRRV/src/core/Core.scala:23:30]
    .io_prev_ID_inst         (_memoryStage_io_mem2wb_ID_inst),	// @[CRRV/src/core/Core.scala:23:30]
    .io_prev_ID_lsuOp        (_memoryStage_io_mem2wb_ID_lsuOp),	// @[CRRV/src/core/Core.scala:23:30]
    .io_prev_ID_regWen       (_memoryStage_io_mem2wb_ID_regWen),	// @[CRRV/src/core/Core.scala:23:30]
    .io_prev_ID_regWaddr     (_memoryStage_io_mem2wb_ID_regWaddr),	// @[CRRV/src/core/Core.scala:23:30]
    .io_prev_ID_csrOp        (_memoryStage_io_mem2wb_ID_csrOp),	// @[CRRV/src/core/Core.scala:23:30]
    .io_prev_ID_csrAddr      (_memoryStage_io_mem2wb_ID_csrAddr),	// @[CRRV/src/core/Core.scala:23:30]
    .io_prev_ID_csrWriteData (_memoryStage_io_mem2wb_ID_csrWriteData),	// @[CRRV/src/core/Core.scala:23:30]
    .io_prev_ID_exceptType   (_memoryStage_io_mem2wb_ID_exceptType),	// @[CRRV/src/core/Core.scala:23:30]
    .io_prev_EXE_exeResult   (_memoryStage_io_mem2wb_EXE_exeResult),	// @[CRRV/src/core/Core.scala:23:30]
    .io_prev_MEM_memAddr     (_memoryStage_io_mem2wb_MEM_memAddr),	// @[CRRV/src/core/Core.scala:23:30]
    .io_next_IF_instValid    (_mem2wb_io_next_IF_instValid),
    .io_next_IF_pc           (_mem2wb_io_next_IF_pc),
    .io_next_ID_inst         (_mem2wb_io_next_ID_inst),
    .io_next_ID_lsuOp        (_mem2wb_io_next_ID_lsuOp),
    .io_next_ID_regWen       (_mem2wb_io_next_ID_regWen),
    .io_next_ID_regWaddr     (_mem2wb_io_next_ID_regWaddr),
    .io_next_ID_csrOp        (_mem2wb_io_next_ID_csrOp),
    .io_next_ID_csrAddr      (_mem2wb_io_next_ID_csrAddr),
    .io_next_ID_csrWriteData (_mem2wb_io_next_ID_csrWriteData),
    .io_next_ID_exceptType   (_mem2wb_io_next_ID_exceptType),
    .io_next_EXE_exeResult   (_mem2wb_io_next_EXE_exeResult),
    .io_next_MEM_memAddr     (_mem2wb_io_next_MEM_memAddr)
  );
  WriteBackStage writeBackStage (	// @[CRRV/src/core/Core.scala:25:30]
    .io_mem2wb_IF_instValid    (_mem2wb_io_next_IF_instValid),	// @[CRRV/src/core/Core.scala:24:30]
    .io_mem2wb_IF_pc           (_mem2wb_io_next_IF_pc),	// @[CRRV/src/core/Core.scala:24:30]
    .io_mem2wb_ID_inst         (_mem2wb_io_next_ID_inst),	// @[CRRV/src/core/Core.scala:24:30]
    .io_mem2wb_ID_lsuOp        (_mem2wb_io_next_ID_lsuOp),	// @[CRRV/src/core/Core.scala:24:30]
    .io_mem2wb_ID_regWen       (_mem2wb_io_next_ID_regWen),	// @[CRRV/src/core/Core.scala:24:30]
    .io_mem2wb_ID_regWaddr     (_mem2wb_io_next_ID_regWaddr),	// @[CRRV/src/core/Core.scala:24:30]
    .io_mem2wb_ID_csrOp        (_mem2wb_io_next_ID_csrOp),	// @[CRRV/src/core/Core.scala:24:30]
    .io_mem2wb_ID_csrAddr      (_mem2wb_io_next_ID_csrAddr),	// @[CRRV/src/core/Core.scala:24:30]
    .io_mem2wb_ID_csrWriteData (_mem2wb_io_next_ID_csrWriteData),	// @[CRRV/src/core/Core.scala:24:30]
    .io_mem2wb_ID_exceptType   (_mem2wb_io_next_ID_exceptType),	// @[CRRV/src/core/Core.scala:24:30]
    .io_mem2wb_EXE_exeResult   (_mem2wb_io_next_EXE_exeResult),	// @[CRRV/src/core/Core.scala:24:30]
    .io_mem2wb_MEM_memAddr     (_mem2wb_io_next_MEM_memAddr),	// @[CRRV/src/core/Core.scala:24:30]
    .io_read_rdata             (io_data_in_rdata),
    .io_wb2csr_op              (_writeBackStage_io_wb2csr_op),
    .io_wb2csr_addr            (_writeBackStage_io_wb2csr_addr),
    .io_wb2csr_data            (_writeBackStage_io_wb2csr_data),
    .io_wb2csr_exceptType      (_writeBackStage_io_wb2csr_exceptType),
    .io_wb2csr_exceptPc        (_writeBackStage_io_wb2csr_exceptPc),
    .io_regForward_en          (_writeBackStage_io_regForward_en),
    .io_regForward_addr        (_writeBackStage_io_regForward_addr),
    .io_regForward_data        (_writeBackStage_io_regForward_data),
    .io_debug_valid            (io_debug_valid),
    .io_debug_halt             (io_debug_halt),
    .io_debug_pc               (io_debug_pc),
    .io_debug_regWen           (io_debug_regWen),
    .io_debug_regWaddr         (io_debug_regWaddr),
    .io_debug_regWdata         (io_debug_regWdata)
  );
  PipelineControl pipelineControl (	// @[CRRV/src/core/Core.scala:27:31]
    .io_ifStallReq           (_fetchStage_io_control_stallReq),	// @[CRRV/src/core/Core.scala:17:30]
    .io_exeStallReq          (_executeStage_io_control_stallReq),	// @[CRRV/src/core/Core.scala:21:30]
    .io_memStallReq          (_memoryStage_io_control_stallReq),	// @[CRRV/src/core/Core.scala:23:30]
    .io_idFlushReq           (_decodeStage_io_control_flushIF),	// @[CRRV/src/core/Core.scala:19:30]
    .io_idFlushTarget        (_decodeStage_io_control_flushPc),	// @[CRRV/src/core/Core.scala:19:30]
    .io_loadHazardFlage      (_hazardResolver_io_loadHazardFlag),	// @[CRRV/src/core/Core.scala:28:31]
    .io_csrHazardFlag        (_hazardResolver_io_csrHazardFlag),	// @[CRRV/src/core/Core.scala:28:31]
    .io_exceptType           (_writeBackStage_io_wb2csr_exceptType),	// @[CRRV/src/core/Core.scala:25:30]
    .io_csrInfo_mepc         (_csrFile_io_csrInfo_mepc),	// @[CRRV/src/core/Core.scala:29:31]
    .io_csrInfo_trapEnterVec (_csrFile_io_csrInfo_trapEnterVec),	// @[CRRV/src/core/Core.scala:29:31]
    .io_stallIF              (_pipelineControl_io_stallIF),
    .io_stallID              (_pipelineControl_io_stallID),
    .io_stallEXE             (_pipelineControl_io_stallEXE),
    .io_stallMEM             (_pipelineControl_io_stallMEM),
    .io_stallWB              (_pipelineControl_io_stallWB),
    .io_flushAll             (_pipelineControl_io_flushAll),
    .io_flushIF              (_pipelineControl_io_flushIF),
    .io_flushPc              (_pipelineControl_io_flushPc)
  );
  HazardResolver hazardResolver (	// @[CRRV/src/core/Core.scala:28:31]
    .io_regRead1_en      (_decodeStage_io_regRead1_en),	// @[CRRV/src/core/Core.scala:19:30]
    .io_regRead1_addr    (_decodeStage_io_regRead1_addr),	// @[CRRV/src/core/Core.scala:19:30]
    .io_regRead2_en      (_decodeStage_io_regRead2_en),	// @[CRRV/src/core/Core.scala:19:30]
    .io_regRead2_addr    (_decodeStage_io_regRead2_addr),	// @[CRRV/src/core/Core.scala:19:30]
    .io_csrRead_op       (_executeStage_io_csrRead_op),	// @[CRRV/src/core/Core.scala:21:30]
    .io_csrRead_addr     (_executeStage_io_csrRead_addr),	// @[CRRV/src/core/Core.scala:21:30]
    .io_exeForward_en    (_executeStage_io_regForward_en),	// @[CRRV/src/core/Core.scala:21:30]
    .io_exeForward_addr  (_executeStage_io_regForward_addr),	// @[CRRV/src/core/Core.scala:21:30]
    .io_exeForward_data  (_executeStage_io_regForward_data),	// @[CRRV/src/core/Core.scala:21:30]
    .io_exeForward_load  (_executeStage_io_regForward_load),	// @[CRRV/src/core/Core.scala:21:30]
    .io_memForward_en    (_memoryStage_io_regForward_en),	// @[CRRV/src/core/Core.scala:23:30]
    .io_memForward_addr  (_memoryStage_io_regForward_addr),	// @[CRRV/src/core/Core.scala:23:30]
    .io_memForward_data  (_memoryStage_io_regForward_data),	// @[CRRV/src/core/Core.scala:23:30]
    .io_memForward_load  (_memoryStage_io_regForward_load),	// @[CRRV/src/core/Core.scala:23:30]
    .io_wbForward_en     (_writeBackStage_io_regForward_en),	// @[CRRV/src/core/Core.scala:25:30]
    .io_wbForward_addr   (_writeBackStage_io_regForward_addr),	// @[CRRV/src/core/Core.scala:25:30]
    .io_wbForward_data   (_writeBackStage_io_regForward_data),	// @[CRRV/src/core/Core.scala:25:30]
    .io_memCsrStall_op   (_memoryStage_io_memCsrStall_op),	// @[CRRV/src/core/Core.scala:23:30]
    .io_memCsrStall_addr (_memoryStage_io_memCsrStall_addr),	// @[CRRV/src/core/Core.scala:23:30]
    .io_wbCsrStall_op    (_writeBackStage_io_wb2csr_op),	// @[CRRV/src/core/Core.scala:25:30]
    .io_wbCsrStall_addr  (_writeBackStage_io_wb2csr_addr),	// @[CRRV/src/core/Core.scala:25:30]
    .io_regFile1_data    (_regFile_io_read1_data),	// @[CRRV/src/core/Core.scala:30:31]
    .io_regFile2_data    (_regFile_io_read2_data),	// @[CRRV/src/core/Core.scala:30:31]
    .io_regCsr_data      (_csrFile_io_read_data),	// @[CRRV/src/core/Core.scala:29:31]
    .io_regRead1_data    (_hazardResolver_io_regRead1_data),
    .io_regRead2_data    (_hazardResolver_io_regRead2_data),
    .io_csrRead_data     (_hazardResolver_io_csrRead_data),
    .io_regFile1_en      (_hazardResolver_io_regFile1_en),
    .io_regFile1_addr    (_hazardResolver_io_regFile1_addr),
    .io_regFile2_en      (_hazardResolver_io_regFile2_en),
    .io_regFile2_addr    (_hazardResolver_io_regFile2_addr),
    .io_regCsr_addr      (_hazardResolver_io_regCsr_addr),
    .io_loadHazardFlag   (_hazardResolver_io_loadHazardFlag),
    .io_csrHazardFlag    (_hazardResolver_io_csrHazardFlag)
  );
  CsrFile csrFile (	// @[CRRV/src/core/Core.scala:29:31]
    .clock                   (clock),
    .reset                   (reset),
    .io_read_addr            (_hazardResolver_io_regCsr_addr),	// @[CRRV/src/core/Core.scala:28:31]
    .io_write_op             (_writeBackStage_io_wb2csr_op),	// @[CRRV/src/core/Core.scala:25:30]
    .io_write_addr           (_writeBackStage_io_wb2csr_addr),	// @[CRRV/src/core/Core.scala:25:30]
    .io_write_data           (_writeBackStage_io_wb2csr_data),	// @[CRRV/src/core/Core.scala:25:30]
    .io_write_exceptType     (_writeBackStage_io_wb2csr_exceptType),	// @[CRRV/src/core/Core.scala:25:30]
    .io_write_exceptPc       (_writeBackStage_io_wb2csr_exceptPc),	// @[CRRV/src/core/Core.scala:25:30]
    .io_read_data            (_csrFile_io_read_data),
    .io_csrInfo_mepc         (_csrFile_io_csrInfo_mepc),
    .io_csrInfo_trapEnterVec (_csrFile_io_csrInfo_trapEnterVec)
  );
  RegFile regFile (	// @[CRRV/src/core/Core.scala:30:31]
    .clock         (clock),
    .io_read1_en   (_hazardResolver_io_regFile1_en),	// @[CRRV/src/core/Core.scala:28:31]
    .io_read1_addr (_hazardResolver_io_regFile1_addr),	// @[CRRV/src/core/Core.scala:28:31]
    .io_read2_en   (_hazardResolver_io_regFile2_en),	// @[CRRV/src/core/Core.scala:28:31]
    .io_read2_addr (_hazardResolver_io_regFile2_addr),	// @[CRRV/src/core/Core.scala:28:31]
    .io_write_en   (_writeBackStage_io_regForward_en),	// @[CRRV/src/core/Core.scala:25:30]
    .io_write_addr (_writeBackStage_io_regForward_addr),	// @[CRRV/src/core/Core.scala:25:30]
    .io_write_data (_writeBackStage_io_regForward_data),	// @[CRRV/src/core/Core.scala:25:30]
    .io_read1_data (_regFile_io_read1_data),
    .io_read2_data (_regFile_io_read2_data)
  );
endmodule

module SimpleArbiter(	// @[<stdin>:1942:10]
  input         clock,	// @[<stdin>:1943:11]
                reset,	// @[<stdin>:1944:11]
  input  [31:0] io_simpleInst_out_bits_addr,	// @[CRRV/src/bus/SimpleArbiter.scala:13:14]
  input         io_simpleData_out_valid,	// @[CRRV/src/bus/SimpleArbiter.scala:13:14]
  input  [31:0] io_simpleData_out_bits_addr,	// @[CRRV/src/bus/SimpleArbiter.scala:13:14]
  input         io_simpleData_out_bits_writeEn,	// @[CRRV/src/bus/SimpleArbiter.scala:13:14]
  input  [1:0]  io_simpleData_out_bits_size,	// @[CRRV/src/bus/SimpleArbiter.scala:13:14]
  input  [31:0] io_simpleData_out_bits_wdata,	// @[CRRV/src/bus/SimpleArbiter.scala:13:14]
  input         io_simpleOut_out_ready,	// @[CRRV/src/bus/SimpleArbiter.scala:13:14]
  input  [31:0] io_simpleOut_in_rdata,	// @[CRRV/src/bus/SimpleArbiter.scala:13:14]
  output        io_simpleInst_out_ready,	// @[CRRV/src/bus/SimpleArbiter.scala:13:14]
  output [31:0] io_simpleInst_in_rdata,	// @[CRRV/src/bus/SimpleArbiter.scala:13:14]
  output        io_simpleData_out_ready,	// @[CRRV/src/bus/SimpleArbiter.scala:13:14]
  output [31:0] io_simpleData_in_rdata,	// @[CRRV/src/bus/SimpleArbiter.scala:13:14]
  output        io_simpleOut_out_valid,	// @[CRRV/src/bus/SimpleArbiter.scala:13:14]
  output [31:0] io_simpleOut_out_bits_addr,	// @[CRRV/src/bus/SimpleArbiter.scala:13:14]
  output        io_simpleOut_out_bits_writeEn,	// @[CRRV/src/bus/SimpleArbiter.scala:13:14]
  output [1:0]  io_simpleOut_out_bits_size,	// @[CRRV/src/bus/SimpleArbiter.scala:13:14]
  output [31:0] io_simpleOut_out_bits_wdata	// @[CRRV/src/bus/SimpleArbiter.scala:13:14]
);

  wire       _io_simpleData_out_ready_output;	// @[CRRV/src/bus/SimpleArbiter.scala:52:38]
  wire       _io_simpleInst_out_ready_output;	// @[CRRV/src/bus/SimpleArbiter.scala:49:38]
  reg  [2:0] casez_tmp;	// @[CRRV/src/bus/SimpleArbiter.scala:23:17, :25:37]
  reg  [2:0] state;	// @[CRRV/src/bus/SimpleArbiter.scala:21:46]
  always_comb begin	// @[CRRV/src/bus/SimpleArbiter.scala:21:46, :23:17, :25:37, :29:36, :34:36, :39:13, :42:13]
    casez (state)	// @[CRRV/src/bus/SimpleArbiter.scala:21:46, :23:17, :25:37, :29:36, :34:36, :39:13, :42:13]
      3'b000:
        casez_tmp = io_simpleData_out_valid ? 3'h2 : 3'h1;	// @[CRRV/src/bus/SimpleArbiter.scala:21:46, :23:17, :25:{37,45}, :26:{44,52}, :29:36, :34:36, :39:13, :42:13]
      3'b001:
        casez_tmp = _io_simpleInst_out_ready_output ? 3'h3 : state;	// @[CRRV/src/bus/SimpleArbiter.scala:21:46, :23:17, :25:37, :29:36, :30:15, :34:36, :39:13, :42:13, :49:38]
      3'b010:
        casez_tmp =
          _io_simpleData_out_ready_output & io_simpleData_out_valid ? 3'h4 : state;	// @[CRRV/src/bus/SimpleArbiter.scala:21:46, :23:17, :25:37, :29:36, :34:36, :35:15, :39:13, :42:13, :52:38, src/main/scala/chisel3/util/Decoupled.scala:52:35]
      3'b011:
        casez_tmp = 3'h0;	// @[CRRV/src/bus/SimpleArbiter.scala:21:46, :23:17, :25:37, :29:36, :34:36, :39:13, :42:13]
      3'b100:
        casez_tmp = 3'h0;	// @[CRRV/src/bus/SimpleArbiter.scala:21:46, :23:17, :25:37, :29:36, :34:36, :39:13, :42:13]
      3'b101:
        casez_tmp = state;	// @[CRRV/src/bus/SimpleArbiter.scala:21:46, :23:17, :25:37, :29:36, :34:36, :39:13, :42:13]
      3'b110:
        casez_tmp = state;	// @[CRRV/src/bus/SimpleArbiter.scala:21:46, :23:17, :25:37, :29:36, :34:36, :39:13, :42:13]
      default:
        casez_tmp = state;	// @[CRRV/src/bus/SimpleArbiter.scala:21:46, :23:17, :25:37, :29:36, :34:36, :39:13, :42:13]
    endcase	// @[CRRV/src/bus/SimpleArbiter.scala:21:46, :23:17, :25:37, :29:36, :34:36, :39:13, :42:13]
  end // always_comb
  wire       _io_simpleOut_out_valid_T = state == 3'h1;	// @[CRRV/src/bus/SimpleArbiter.scala:21:46, :26:{44,52}, :46:24]
  wire       _io_simpleOut_out_valid_T_1 = state == 3'h2;	// @[CRRV/src/bus/SimpleArbiter.scala:21:46, :25:45, :47:24]
  wire       selData = _io_simpleOut_out_valid_T_1 | state == 3'h4;	// @[CRRV/src/bus/SimpleArbiter.scala:21:46, :35:15, :47:{24,35,45}]
  assign _io_simpleInst_out_ready_output =
    (_io_simpleOut_out_valid_T | state == 3'h3) & io_simpleOut_out_ready;	// @[CRRV/src/bus/SimpleArbiter.scala:21:46, :30:15, :46:{24,35,45}, :49:38]
  assign _io_simpleData_out_ready_output = selData & io_simpleOut_out_ready;	// @[CRRV/src/bus/SimpleArbiter.scala:47:35, :52:38]
  always @(posedge clock) begin	// @[<stdin>:1943:11]
    if (reset)	// @[<stdin>:1943:11]
      state <= 3'h0;	// @[CRRV/src/bus/SimpleArbiter.scala:21:46]
    else	// @[<stdin>:1943:11]
      state <= casez_tmp;	// @[CRRV/src/bus/SimpleArbiter.scala:21:46, :23:17, :25:37]
  end // always @(posedge)
  assign io_simpleInst_out_ready = _io_simpleInst_out_ready_output;	// @[<stdin>:1942:10, CRRV/src/bus/SimpleArbiter.scala:49:38]
  assign io_simpleInst_in_rdata = io_simpleOut_in_rdata;	// @[<stdin>:1942:10]
  assign io_simpleData_out_ready = _io_simpleData_out_ready_output;	// @[<stdin>:1942:10, CRRV/src/bus/SimpleArbiter.scala:52:38]
  assign io_simpleData_in_rdata = io_simpleOut_in_rdata;	// @[<stdin>:1942:10]
  assign io_simpleOut_out_valid = _io_simpleOut_out_valid_T | _io_simpleOut_out_valid_T_1;	// @[<stdin>:1942:10, CRRV/src/bus/SimpleArbiter.scala:46:24, :47:24, :55:52]
  assign io_simpleOut_out_bits_addr =
    selData ? io_simpleData_out_bits_addr : io_simpleInst_out_bits_addr;	// @[<stdin>:1942:10, CRRV/src/bus/SimpleArbiter.scala:47:35, :57:39]
  assign io_simpleOut_out_bits_writeEn = selData & io_simpleData_out_bits_writeEn;	// @[<stdin>:1942:10, CRRV/src/bus/SimpleArbiter.scala:47:35, :58:39]
  assign io_simpleOut_out_bits_size = selData ? io_simpleData_out_bits_size : 2'h2;	// @[<stdin>:1942:10, CRRV/src/bus/SimpleArbiter.scala:13:14, :47:35, :56:39]
  assign io_simpleOut_out_bits_wdata = selData ? io_simpleData_out_bits_wdata : 32'h0;	// @[<stdin>:1942:10, CRRV/src/bus/SimpleArbiter.scala:13:14, :47:35, :59:39]
endmodule

module Simple2AXI4(	// @[<stdin>:2001:10]
  input         clock,	// @[<stdin>:2002:11]
                reset,	// @[<stdin>:2003:11]
                io_simple_out_valid,	// @[CRRV/src/bus/Simple2AXI4.scala:14:14]
  input  [31:0] io_simple_out_bits_addr,	// @[CRRV/src/bus/Simple2AXI4.scala:14:14]
  input         io_simple_out_bits_writeEn,	// @[CRRV/src/bus/Simple2AXI4.scala:14:14]
  input  [1:0]  io_simple_out_bits_size,	// @[CRRV/src/bus/Simple2AXI4.scala:14:14]
  input  [31:0] io_simple_out_bits_wdata,	// @[CRRV/src/bus/Simple2AXI4.scala:14:14]
  input         io_axi_ar_ready,	// @[CRRV/src/bus/Simple2AXI4.scala:14:14]
                io_axi_r_valid,	// @[CRRV/src/bus/Simple2AXI4.scala:14:14]
  input  [63:0] io_axi_r_bits_data,	// @[CRRV/src/bus/Simple2AXI4.scala:14:14]
  input         io_axi_r_bits_last,	// @[CRRV/src/bus/Simple2AXI4.scala:14:14]
                io_axi_aw_ready,	// @[CRRV/src/bus/Simple2AXI4.scala:14:14]
                io_axi_w_ready,	// @[CRRV/src/bus/Simple2AXI4.scala:14:14]
  output        io_simple_out_ready,	// @[CRRV/src/bus/Simple2AXI4.scala:14:14]
  output [31:0] io_simple_in_rdata,	// @[CRRV/src/bus/Simple2AXI4.scala:14:14]
  output        io_axi_ar_valid,	// @[CRRV/src/bus/Simple2AXI4.scala:14:14]
  output [31:0] io_axi_ar_bits_addr,	// @[CRRV/src/bus/Simple2AXI4.scala:14:14]
  output [2:0]  io_axi_ar_bits_size,	// @[CRRV/src/bus/Simple2AXI4.scala:14:14]
  output        io_axi_aw_valid,	// @[CRRV/src/bus/Simple2AXI4.scala:14:14]
  output [31:0] io_axi_aw_bits_addr,	// @[CRRV/src/bus/Simple2AXI4.scala:14:14]
  output [2:0]  io_axi_aw_bits_size,	// @[CRRV/src/bus/Simple2AXI4.scala:14:14]
  output        io_axi_w_valid,	// @[CRRV/src/bus/Simple2AXI4.scala:14:14]
  output [63:0] io_axi_w_bits_data,	// @[CRRV/src/bus/Simple2AXI4.scala:14:14]
  output [7:0]  io_axi_w_bits_strb,	// @[CRRV/src/bus/Simple2AXI4.scala:14:14]
  output        io_axi_w_bits_last	// @[CRRV/src/bus/Simple2AXI4.scala:14:14]
);

  reg  [2:0]  casez_tmp;	// @[CRRV/src/bus/Simple2AXI4.scala:27:17, :29:33]
  reg  [14:0] casez_tmp_0;	// @[CRRV/src/bus/Simple2AXI4.scala:67:39]
  reg  [2:0]  state;	// @[CRRV/src/bus/Simple2AXI4.scala:22:30]
  reg  [63:0] rdata;	// @[CRRV/src/bus/Simple2AXI4.scala:24:18]
  reg  [31:0] addr;	// @[CRRV/src/bus/Simple2AXI4.scala:25:18]
  wire        _GEN = io_axi_r_valid & io_axi_r_bits_last;	// @[CRRV/src/bus/Simple2AXI4.scala:40:27]
  always_comb begin	// @[CRRV/src/bus/Simple2AXI4.scala:22:30, :27:17, :29:33, :35:29, :40:50, :46:48, :53:28, :58:13]
    casez (state)	// @[CRRV/src/bus/Simple2AXI4.scala:22:30, :27:17, :29:33, :35:29, :40:50, :46:48, :53:28, :58:13]
      3'b000:
        casez_tmp =
          io_simple_out_valid ? {1'h0, io_simple_out_bits_writeEn, 1'h1} : state;	// @[CRRV/src/bus/Simple2AXI4.scala:22:30, :27:17, :29:33, :30:{15,21}, :35:29, :40:50, :46:48, :53:28, :58:13, :67:39]
      3'b001:
        casez_tmp = io_axi_ar_ready ? 3'h2 : state;	// @[CRRV/src/bus/Simple2AXI4.scala:22:30, :27:17, :29:33, :35:29, :36:15, :40:50, :46:48, :53:28, :58:13]
      3'b010:
        casez_tmp = _GEN ? 3'h5 : state;	// @[CRRV/src/bus/Simple2AXI4.scala:22:30, :27:17, :29:33, :35:29, :40:{27,50}, :42:15, :46:48, :53:28, :58:13]
      3'b011:
        casez_tmp =
          io_axi_aw_ready & ~io_axi_w_ready
            ? 3'h4
            : io_axi_aw_ready & io_axi_w_ready ? 3'h5 : state;	// @[CRRV/src/bus/Simple2AXI4.scala:22:30, :27:17, :29:33, :35:29, :40:50, :42:15, :46:{28,31,48}, :47:15, :48:{34,53}, :49:15, :53:28, :58:13]
      3'b100:
        casez_tmp = io_axi_w_ready ? 3'h5 : state;	// @[CRRV/src/bus/Simple2AXI4.scala:22:30, :27:17, :29:33, :35:29, :40:50, :42:15, :46:48, :53:28, :54:15, :58:13]
      3'b101:
        casez_tmp = 3'h0;	// @[CRRV/src/bus/Simple2AXI4.scala:22:30, :27:17, :29:33, :35:29, :40:50, :46:48, :53:28, :58:13]
      3'b110:
        casez_tmp = state;	// @[CRRV/src/bus/Simple2AXI4.scala:22:30, :27:17, :29:33, :35:29, :40:50, :46:48, :53:28, :58:13]
      default:
        casez_tmp = state;	// @[CRRV/src/bus/Simple2AXI4.scala:22:30, :27:17, :29:33, :35:29, :40:50, :46:48, :53:28, :58:13]
    endcase	// @[CRRV/src/bus/Simple2AXI4.scala:22:30, :27:17, :29:33, :35:29, :40:50, :46:48, :53:28, :58:13]
  end // always_comb
  wire [14:0] _GEN_0 = {12'h0, addr[2:0]};	// @[CRRV/src/bus/Simple2AXI4.scala:25:18, :69:{30,37}]
  always_comb begin	// @[CRRV/src/bus/Simple2AXI4.scala:67:39]
    casez (io_simple_out_bits_size)	// @[CRRV/src/bus/Simple2AXI4.scala:67:39]
      2'b00:
        casez_tmp_0 = 15'h1 << _GEN_0;	// @[CRRV/src/bus/Simple2AXI4.scala:67:39, :69:30]
      2'b01:
        casez_tmp_0 = 15'h3 << _GEN_0;	// @[CRRV/src/bus/Simple2AXI4.scala:67:39, :69:30, :70:30]
      2'b10:
        casez_tmp_0 = 15'hF << _GEN_0;	// @[CRRV/src/bus/Simple2AXI4.scala:67:39, :69:30, :71:30]
      default:
        casez_tmp_0 = 15'h0;	// @[CRRV/src/bus/Simple2AXI4.scala:67:39]
    endcase	// @[CRRV/src/bus/Simple2AXI4.scala:67:39]
  end // always_comb
  wire [2:0]  _GEN_1 = {1'h0, io_simple_out_bits_size};	// @[CRRV/src/bus/Simple2AXI4.scala:67:39, :78:24]
  wire        _io_axi_w_bits_last_T = state == 3'h3;	// @[CRRV/src/bus/Simple2AXI4.scala:22:30, :30:21, :80:33]
  wire        _io_axi_w_bits_last_T_1 = state == 3'h4;	// @[CRRV/src/bus/Simple2AXI4.scala:22:30, :47:15, :83:53]
  wire        _GEN_2 = state == 3'h0;	// @[CRRV/src/bus/Simple2AXI4.scala:22:30, :27:17]
  always @(posedge clock) begin	// @[<stdin>:2002:11]
    if (reset)	// @[<stdin>:2002:11]
      state <= 3'h0;	// @[CRRV/src/bus/Simple2AXI4.scala:22:30]
    else	// @[<stdin>:2002:11]
      state <= casez_tmp;	// @[CRRV/src/bus/Simple2AXI4.scala:22:30, :27:17, :29:33]
    if (_GEN_2 | state == 3'h1 | ~(state == 3'h2 & _GEN)) begin	// @[CRRV/src/bus/Simple2AXI4.scala:22:30, :24:18, :27:17, :30:21, :36:15, :40:{27,50}, :41:15]
    end
    else	// @[CRRV/src/bus/Simple2AXI4.scala:24:18, :27:17]
      rdata <= io_axi_r_bits_data;	// @[CRRV/src/bus/Simple2AXI4.scala:24:18]
    if (_GEN_2 & io_simple_out_valid)	// @[CRRV/src/bus/Simple2AXI4.scala:25:18, :27:17, :29:33, :31:15]
      addr <= io_simple_out_bits_addr;	// @[CRRV/src/bus/Simple2AXI4.scala:25:18]
  end // always @(posedge)
  assign io_simple_out_ready = state == 3'h5 & addr == io_simple_out_bits_addr;	// @[<stdin>:2001:10, CRRV/src/bus/Simple2AXI4.scala:22:30, :25:18, :42:15, :62:{33,43,52}]
  assign io_simple_in_rdata = addr[2] ? rdata[63:32] : rdata[31:0];	// @[<stdin>:2001:10, CRRV/src/bus/Simple2AXI4.scala:24:18, :25:18, :63:{29,34,44,59}]
  assign io_axi_ar_valid = state == 3'h1;	// @[<stdin>:2001:10, CRRV/src/bus/Simple2AXI4.scala:22:30, :30:21, :76:33]
  assign io_axi_ar_bits_addr = addr;	// @[<stdin>:2001:10, CRRV/src/bus/Simple2AXI4.scala:25:18]
  assign io_axi_ar_bits_size = _GEN_1;	// @[<stdin>:2001:10, CRRV/src/bus/Simple2AXI4.scala:78:24]
  assign io_axi_aw_valid = _io_axi_w_bits_last_T;	// @[<stdin>:2001:10, CRRV/src/bus/Simple2AXI4.scala:80:33]
  assign io_axi_aw_bits_addr = addr;	// @[<stdin>:2001:10, CRRV/src/bus/Simple2AXI4.scala:25:18]
  assign io_axi_aw_bits_size = _GEN_1;	// @[<stdin>:2001:10, CRRV/src/bus/Simple2AXI4.scala:78:24]
  assign io_axi_w_valid = _io_axi_w_bits_last_T | _io_axi_w_bits_last_T_1;	// @[<stdin>:2001:10, CRRV/src/bus/Simple2AXI4.scala:80:33, :83:{44,53}]
  assign io_axi_w_bits_data = {2{io_simple_out_bits_wdata}};	// @[<stdin>:2001:10, CRRV/src/bus/Simple2AXI4.scala:65:21]
  assign io_axi_w_bits_strb = casez_tmp_0[7:0];	// @[<stdin>:2001:10, CRRV/src/bus/Simple2AXI4.scala:67:39, :86:24]
  assign io_axi_w_bits_last = _io_axi_w_bits_last_T | _io_axi_w_bits_last_T_1;	// @[<stdin>:2001:10, CRRV/src/bus/Simple2AXI4.scala:80:33, :83:53, :85:44]
endmodule

// external module Debug

module CRRVTop(	// @[<stdin>:2123:10]
  input         clock,	// @[<stdin>:2124:11]
                reset,	// @[<stdin>:2125:11]
                io_interrupt,	// @[CRRV/src/CRRVTop.scala:11:14]
                io_master_awready,	// @[CRRV/src/CRRVTop.scala:11:14]
                io_master_wready,	// @[CRRV/src/CRRVTop.scala:11:14]
                io_master_bvalid,	// @[CRRV/src/CRRVTop.scala:11:14]
  input  [1:0]  io_master_bresp,	// @[CRRV/src/CRRVTop.scala:11:14]
  input  [3:0]  io_master_bid,	// @[CRRV/src/CRRVTop.scala:11:14]
  input         io_master_arready,	// @[CRRV/src/CRRVTop.scala:11:14]
                io_master_rvalid,	// @[CRRV/src/CRRVTop.scala:11:14]
  input  [1:0]  io_master_rresp,	// @[CRRV/src/CRRVTop.scala:11:14]
  input  [63:0] io_master_rdata,	// @[CRRV/src/CRRVTop.scala:11:14]
  input         io_master_rlast,	// @[CRRV/src/CRRVTop.scala:11:14]
  input  [3:0]  io_master_rid,	// @[CRRV/src/CRRVTop.scala:11:14]
  input         io_slave_awvalid,	// @[CRRV/src/CRRVTop.scala:11:14]
  input  [31:0] io_slave_awaddr,	// @[CRRV/src/CRRVTop.scala:11:14]
  input  [3:0]  io_slave_awid,	// @[CRRV/src/CRRVTop.scala:11:14]
  input  [7:0]  io_slave_awlen,	// @[CRRV/src/CRRVTop.scala:11:14]
  input  [2:0]  io_slave_awsize,	// @[CRRV/src/CRRVTop.scala:11:14]
  input  [1:0]  io_slave_awburst,	// @[CRRV/src/CRRVTop.scala:11:14]
  input         io_slave_wvalid,	// @[CRRV/src/CRRVTop.scala:11:14]
  input  [63:0] io_slave_wdata,	// @[CRRV/src/CRRVTop.scala:11:14]
  input  [7:0]  io_slave_wstrb,	// @[CRRV/src/CRRVTop.scala:11:14]
  input         io_slave_wlast,	// @[CRRV/src/CRRVTop.scala:11:14]
                io_slave_bready,	// @[CRRV/src/CRRVTop.scala:11:14]
                io_slave_arvalid,	// @[CRRV/src/CRRVTop.scala:11:14]
  input  [31:0] io_slave_araddr,	// @[CRRV/src/CRRVTop.scala:11:14]
  input  [3:0]  io_slave_arid,	// @[CRRV/src/CRRVTop.scala:11:14]
  input  [7:0]  io_slave_arlen,	// @[CRRV/src/CRRVTop.scala:11:14]
  input  [2:0]  io_slave_arsize,	// @[CRRV/src/CRRVTop.scala:11:14]
  input  [1:0]  io_slave_arburst,	// @[CRRV/src/CRRVTop.scala:11:14]
  input         io_slave_rready,	// @[CRRV/src/CRRVTop.scala:11:14]
  output        io_master_awvalid,	// @[CRRV/src/CRRVTop.scala:11:14]
  output [31:0] io_master_awaddr,	// @[CRRV/src/CRRVTop.scala:11:14]
  output [3:0]  io_master_awid,	// @[CRRV/src/CRRVTop.scala:11:14]
  output [7:0]  io_master_awlen,	// @[CRRV/src/CRRVTop.scala:11:14]
  output [2:0]  io_master_awsize,	// @[CRRV/src/CRRVTop.scala:11:14]
  output [1:0]  io_master_awburst,	// @[CRRV/src/CRRVTop.scala:11:14]
  output        io_master_wvalid,	// @[CRRV/src/CRRVTop.scala:11:14]
  output [63:0] io_master_wdata,	// @[CRRV/src/CRRVTop.scala:11:14]
  output [7:0]  io_master_wstrb,	// @[CRRV/src/CRRVTop.scala:11:14]
  output        io_master_wlast,	// @[CRRV/src/CRRVTop.scala:11:14]
                io_master_bready,	// @[CRRV/src/CRRVTop.scala:11:14]
                io_master_arvalid,	// @[CRRV/src/CRRVTop.scala:11:14]
  output [31:0] io_master_araddr,	// @[CRRV/src/CRRVTop.scala:11:14]
  output [3:0]  io_master_arid,	// @[CRRV/src/CRRVTop.scala:11:14]
  output [7:0]  io_master_arlen,	// @[CRRV/src/CRRVTop.scala:11:14]
  output [2:0]  io_master_arsize,	// @[CRRV/src/CRRVTop.scala:11:14]
  output [1:0]  io_master_arburst,	// @[CRRV/src/CRRVTop.scala:11:14]
  output        io_master_rready,	// @[CRRV/src/CRRVTop.scala:11:14]
                io_slave_awready,	// @[CRRV/src/CRRVTop.scala:11:14]
                io_slave_wready,	// @[CRRV/src/CRRVTop.scala:11:14]
                io_slave_bvalid,	// @[CRRV/src/CRRVTop.scala:11:14]
  output [1:0]  io_slave_bresp,	// @[CRRV/src/CRRVTop.scala:11:14]
  output [3:0]  io_slave_bid,	// @[CRRV/src/CRRVTop.scala:11:14]
  output        io_slave_arready,	// @[CRRV/src/CRRVTop.scala:11:14]
                io_slave_rvalid,	// @[CRRV/src/CRRVTop.scala:11:14]
  output [1:0]  io_slave_rresp,	// @[CRRV/src/CRRVTop.scala:11:14]
  output [63:0] io_slave_rdata,	// @[CRRV/src/CRRVTop.scala:11:14]
  output        io_slave_rlast,	// @[CRRV/src/CRRVTop.scala:11:14]
  output [3:0]  io_slave_rid	// @[CRRV/src/CRRVTop.scala:11:14]
);

  wire        _simple2axi_io_simple_out_ready;	// @[CRRV/src/CRRVTop.scala:15:26]
  wire [31:0] _simple2axi_io_simple_in_rdata;	// @[CRRV/src/CRRVTop.scala:15:26]
  wire        _arbiter_io_simpleInst_out_ready;	// @[CRRV/src/CRRVTop.scala:14:26]
  wire [31:0] _arbiter_io_simpleInst_in_rdata;	// @[CRRV/src/CRRVTop.scala:14:26]
  wire        _arbiter_io_simpleData_out_ready;	// @[CRRV/src/CRRVTop.scala:14:26]
  wire [31:0] _arbiter_io_simpleData_in_rdata;	// @[CRRV/src/CRRVTop.scala:14:26]
  wire        _arbiter_io_simpleOut_out_valid;	// @[CRRV/src/CRRVTop.scala:14:26]
  wire [31:0] _arbiter_io_simpleOut_out_bits_addr;	// @[CRRV/src/CRRVTop.scala:14:26]
  wire        _arbiter_io_simpleOut_out_bits_writeEn;	// @[CRRV/src/CRRVTop.scala:14:26]
  wire [1:0]  _arbiter_io_simpleOut_out_bits_size;	// @[CRRV/src/CRRVTop.scala:14:26]
  wire [31:0] _arbiter_io_simpleOut_out_bits_wdata;	// @[CRRV/src/CRRVTop.scala:14:26]
  wire [31:0] _core_io_inst_out_bits_addr;	// @[CRRV/src/CRRVTop.scala:13:26]
  wire        _core_io_data_out_valid;	// @[CRRV/src/CRRVTop.scala:13:26]
  wire [31:0] _core_io_data_out_bits_addr;	// @[CRRV/src/CRRVTop.scala:13:26]
  wire        _core_io_data_out_bits_writeEn;	// @[CRRV/src/CRRVTop.scala:13:26]
  wire [1:0]  _core_io_data_out_bits_size;	// @[CRRV/src/CRRVTop.scala:13:26]
  wire [31:0] _core_io_data_out_bits_wdata;	// @[CRRV/src/CRRVTop.scala:13:26]
  wire        _core_io_debug_valid;	// @[CRRV/src/CRRVTop.scala:13:26]
  wire        _core_io_debug_halt;	// @[CRRV/src/CRRVTop.scala:13:26]
  wire [31:0] _core_io_debug_pc;	// @[CRRV/src/CRRVTop.scala:13:26]
  wire        _core_io_debug_regWen;	// @[CRRV/src/CRRVTop.scala:13:26]
  wire [4:0]  _core_io_debug_regWaddr;	// @[CRRV/src/CRRVTop.scala:13:26]
  wire [31:0] _core_io_debug_regWdata;	// @[CRRV/src/CRRVTop.scala:13:26]
  Core core (	// @[CRRV/src/CRRVTop.scala:13:26]
    .clock                    (clock),
    .reset                    (reset),
    .io_inst_out_ready        (_arbiter_io_simpleInst_out_ready),	// @[CRRV/src/CRRVTop.scala:14:26]
    .io_inst_in_rdata         (_arbiter_io_simpleInst_in_rdata),	// @[CRRV/src/CRRVTop.scala:14:26]
    .io_data_out_ready        (_arbiter_io_simpleData_out_ready),	// @[CRRV/src/CRRVTop.scala:14:26]
    .io_data_in_rdata         (_arbiter_io_simpleData_in_rdata),	// @[CRRV/src/CRRVTop.scala:14:26]
    .io_inst_out_bits_addr    (_core_io_inst_out_bits_addr),
    .io_data_out_valid        (_core_io_data_out_valid),
    .io_data_out_bits_addr    (_core_io_data_out_bits_addr),
    .io_data_out_bits_writeEn (_core_io_data_out_bits_writeEn),
    .io_data_out_bits_size    (_core_io_data_out_bits_size),
    .io_data_out_bits_wdata   (_core_io_data_out_bits_wdata),
    .io_debug_valid           (_core_io_debug_valid),
    .io_debug_halt            (_core_io_debug_halt),
    .io_debug_pc              (_core_io_debug_pc),
    .io_debug_regWen          (_core_io_debug_regWen),
    .io_debug_regWaddr        (_core_io_debug_regWaddr),
    .io_debug_regWdata        (_core_io_debug_regWdata)
  );
  SimpleArbiter arbiter (	// @[CRRV/src/CRRVTop.scala:14:26]
    .clock                          (clock),
    .reset                          (reset),
    .io_simpleInst_out_bits_addr    (_core_io_inst_out_bits_addr),	// @[CRRV/src/CRRVTop.scala:13:26]
    .io_simpleData_out_valid        (_core_io_data_out_valid),	// @[CRRV/src/CRRVTop.scala:13:26]
    .io_simpleData_out_bits_addr    (_core_io_data_out_bits_addr),	// @[CRRV/src/CRRVTop.scala:13:26]
    .io_simpleData_out_bits_writeEn (_core_io_data_out_bits_writeEn),	// @[CRRV/src/CRRVTop.scala:13:26]
    .io_simpleData_out_bits_size    (_core_io_data_out_bits_size),	// @[CRRV/src/CRRVTop.scala:13:26]
    .io_simpleData_out_bits_wdata   (_core_io_data_out_bits_wdata),	// @[CRRV/src/CRRVTop.scala:13:26]
    .io_simpleOut_out_ready         (_simple2axi_io_simple_out_ready),	// @[CRRV/src/CRRVTop.scala:15:26]
    .io_simpleOut_in_rdata          (_simple2axi_io_simple_in_rdata),	// @[CRRV/src/CRRVTop.scala:15:26]
    .io_simpleInst_out_ready        (_arbiter_io_simpleInst_out_ready),
    .io_simpleInst_in_rdata         (_arbiter_io_simpleInst_in_rdata),
    .io_simpleData_out_ready        (_arbiter_io_simpleData_out_ready),
    .io_simpleData_in_rdata         (_arbiter_io_simpleData_in_rdata),
    .io_simpleOut_out_valid         (_arbiter_io_simpleOut_out_valid),
    .io_simpleOut_out_bits_addr     (_arbiter_io_simpleOut_out_bits_addr),
    .io_simpleOut_out_bits_writeEn  (_arbiter_io_simpleOut_out_bits_writeEn),
    .io_simpleOut_out_bits_size     (_arbiter_io_simpleOut_out_bits_size),
    .io_simpleOut_out_bits_wdata    (_arbiter_io_simpleOut_out_bits_wdata)
  );
  Simple2AXI4 simple2axi (	// @[CRRV/src/CRRVTop.scala:15:26]
    .clock                      (clock),
    .reset                      (reset),
    .io_simple_out_valid        (_arbiter_io_simpleOut_out_valid),	// @[CRRV/src/CRRVTop.scala:14:26]
    .io_simple_out_bits_addr    (_arbiter_io_simpleOut_out_bits_addr),	// @[CRRV/src/CRRVTop.scala:14:26]
    .io_simple_out_bits_writeEn (_arbiter_io_simpleOut_out_bits_writeEn),	// @[CRRV/src/CRRVTop.scala:14:26]
    .io_simple_out_bits_size    (_arbiter_io_simpleOut_out_bits_size),	// @[CRRV/src/CRRVTop.scala:14:26]
    .io_simple_out_bits_wdata   (_arbiter_io_simpleOut_out_bits_wdata),	// @[CRRV/src/CRRVTop.scala:14:26]
    .io_axi_ar_ready            (io_master_arready),
    .io_axi_r_valid             (io_master_rvalid),
    .io_axi_r_bits_data         (io_master_rdata),
    .io_axi_r_bits_last         (io_master_rlast),
    .io_axi_aw_ready            (io_master_awready),
    .io_axi_w_ready             (io_master_wready),
    .io_simple_out_ready        (_simple2axi_io_simple_out_ready),
    .io_simple_in_rdata         (_simple2axi_io_simple_in_rdata),
    .io_axi_ar_valid            (io_master_arvalid),
    .io_axi_ar_bits_addr        (io_master_araddr),
    .io_axi_ar_bits_size        (io_master_arsize),
    .io_axi_aw_valid            (io_master_awvalid),
    .io_axi_aw_bits_addr        (io_master_awaddr),
    .io_axi_aw_bits_size        (io_master_awsize),
    .io_axi_w_valid             (io_master_wvalid),
    .io_axi_w_bits_data         (io_master_wdata),
    .io_axi_w_bits_strb         (io_master_wstrb),
    .io_axi_w_bits_last         (io_master_wlast)
  );
  Debug debug (	// @[CRRV/src/CRRVTop.scala:16:26]
    .clock          (clock),
    .reset          (reset),
    .debug_valid    (_core_io_debug_valid),	// @[CRRV/src/CRRVTop.scala:13:26]
    .debug_halt     (_core_io_debug_halt),	// @[CRRV/src/CRRVTop.scala:13:26]
    .debug_pc       (_core_io_debug_pc),	// @[CRRV/src/CRRVTop.scala:13:26]
    .debug_regWen   (_core_io_debug_regWen),	// @[CRRV/src/CRRVTop.scala:13:26]
    .debug_regWaddr (_core_io_debug_regWaddr),	// @[CRRV/src/CRRVTop.scala:13:26]
    .debug_regWdata (_core_io_debug_regWdata)	// @[CRRV/src/CRRVTop.scala:13:26]
  );
  assign io_master_awid = 4'h0;	// @[<stdin>:2123:10, CRRV/src/CRRVTop.scala:15:26]
  assign io_master_awlen = 8'h0;	// @[<stdin>:2123:10, CRRV/src/CRRVTop.scala:15:26]
  assign io_master_awburst = 2'h0;	// @[<stdin>:2123:10, CRRV/src/CRRVTop.scala:15:26]
  assign io_master_bready = 1'h1;	// @[<stdin>:2123:10, CRRV/src/CRRVTop.scala:13:26, :14:26, :15:26]
  assign io_master_arid = 4'h0;	// @[<stdin>:2123:10, CRRV/src/CRRVTop.scala:15:26]
  assign io_master_arlen = 8'h0;	// @[<stdin>:2123:10, CRRV/src/CRRVTop.scala:15:26]
  assign io_master_arburst = 2'h0;	// @[<stdin>:2123:10, CRRV/src/CRRVTop.scala:15:26]
  assign io_master_rready = 1'h1;	// @[<stdin>:2123:10, CRRV/src/CRRVTop.scala:13:26, :14:26, :15:26]
  assign io_slave_awready = 1'h0;	// @[<stdin>:2123:10, CRRV/src/CRRVTop.scala:13:26, :14:26]
  assign io_slave_wready = 1'h0;	// @[<stdin>:2123:10, CRRV/src/CRRVTop.scala:13:26, :14:26]
  assign io_slave_bvalid = 1'h0;	// @[<stdin>:2123:10, CRRV/src/CRRVTop.scala:13:26, :14:26]
  assign io_slave_bresp = 2'h0;	// @[<stdin>:2123:10, CRRV/src/CRRVTop.scala:15:26]
  assign io_slave_bid = 4'h0;	// @[<stdin>:2123:10, CRRV/src/CRRVTop.scala:15:26]
  assign io_slave_arready = 1'h0;	// @[<stdin>:2123:10, CRRV/src/CRRVTop.scala:13:26, :14:26]
  assign io_slave_rvalid = 1'h0;	// @[<stdin>:2123:10, CRRV/src/CRRVTop.scala:13:26, :14:26]
  assign io_slave_rresp = 2'h0;	// @[<stdin>:2123:10, CRRV/src/CRRVTop.scala:15:26]
  assign io_slave_rdata = 64'h0;	// @[<stdin>:2123:10, CRRV/src/CRRVTop.scala:71:20]
  assign io_slave_rlast = 1'h0;	// @[<stdin>:2123:10, CRRV/src/CRRVTop.scala:13:26, :14:26]
  assign io_slave_rid = 4'h0;	// @[<stdin>:2123:10, CRRV/src/CRRVTop.scala:15:26]
endmodule

