Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Wed May 28 19:30:17 2025
| Host         : Heigke running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file ddr3_decay_sweep_top_timing_summary_routed.rpt -pb ddr3_decay_sweep_top_timing_summary_routed.pb -rpx ddr3_decay_sweep_top_timing_summary_routed.rpx -warn_on_violation
| Design       : ddr3_decay_sweep_top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                  Violations  
---------  ----------------  -------------------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell                  32          
LUTAR-1    Warning           LUT drives async reset alert                 5           
TIMING-16  Warning           Large setup violation                        354         
TIMING-18  Warning           Missing input or output delay                3           
XDCB-5     Warning           Runtime inefficient way to find pin objects  2           
REQP-1959  Advisory          connects_SERDES_RST_driver_not_FF            16          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (32)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (16)
5. checking no_input_delay (18)
6. checking no_output_delay (46)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (32)
-------------------------
 There are 16 register/latch pins with no clock driven by root clock pin: ddr3_dqs_p_io[0] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ddr3_dqs_p_io[1] (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (16)
-------------------------------------------------
 There are 16 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (18)
-------------------------------
 There are 18 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (46)
--------------------------------
 There are 46 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -2.804     -963.242                   1386                10863        0.014        0.000                      0                10847        0.264        0.000                       0                  4802  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                       Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                                                       ------------         ----------      --------------
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {0.000 16.500}       33.000          30.303          
sys_clk_pin                                                                                 {0.000 5.000}        10.000          100.000         
  clk_idelay_ref_clk_wiz_0                                                                  {0.000 2.500}        5.000           200.000         
  clk_phy_ddr90_clk_wiz_0                                                                   {0.625 1.875}        2.500           400.000         
  clk_phy_ddr_clk_wiz_0                                                                     {0.000 1.250}        2.500           400.000         
  clk_phy_sys_clk_wiz_0                                                                     {0.000 2.500}        5.000           200.000         
  clkfbout_clk_wiz_0                                                                        {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       26.234        0.000                      0                  928        0.014        0.000                      0                  928       15.250        0.000                       0                   483  
sys_clk_pin                                                                                       5.091        0.000                      0                   53        0.237        0.000                      0                   53        3.000        0.000                       0                    28  
  clk_idelay_ref_clk_wiz_0                                                                                                                                                                                                                    0.264        0.000                       0                     3  
  clk_phy_ddr90_clk_wiz_0                                                                                                                                                                                                                     0.345        0.000                       0                     4  
  clk_phy_ddr_clk_wiz_0                                                                                                                                                                                                                       0.345        0.000                       0                    20  
  clk_phy_sys_clk_wiz_0                                                                          -2.804     -937.361                   1312                 9328        0.035        0.000                      0                 9328        1.250        0.000                       0                  4261  
  clkfbout_clk_wiz_0                                                                                                                                                                                                                          7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                                                                                  To Clock                                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                  --------                                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_phy_sys_clk_wiz_0                                                                       dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK        3.699        0.000                      0                    8                                                                        
clk_phy_sys_clk_wiz_0                                                                       sys_clk_pin                                                                                      -0.145       -0.342                      3                   15        0.234        0.000                      0                   15  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  clk_phy_sys_clk_wiz_0                                                                            31.516        0.000                      0                    8                                                                        
sys_clk_pin                                                                                 clk_phy_sys_clk_wiz_0                                                                            -2.276      -89.695                     66                  104        0.344        0.000                      0                  104  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                  From Clock                                                                                  To Clock                                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                  ----------                                                                                  --------                                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                                                           clk_phy_sys_clk_wiz_0                                                                       clk_phy_sys_clk_wiz_0                                                                            -0.844      -25.539                     71                  431        0.304        0.000                      0                  431  
**async_default**                                                                           dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       28.703        0.000                      0                  100        0.246        0.000                      0                  100  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                  From Clock                                                                                  To Clock                                                                                  
----------                                                                                  ----------                                                                                  --------                                                                                  
(none)                                                                                      clk_phy_sys_clk_wiz_0                                                                       clk_phy_sys_clk_wiz_0                                                                       
(none)                                                                                      dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  clk_phy_sys_clk_wiz_0                                                                       
(none)                                                                                      clk_phy_sys_clk_wiz_0                                                                       dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                  From Clock                                                                                  To Clock                                                                                  
----------                                                                                  ----------                                                                                  --------                                                                                  
(none)                                                                                                                                                                                                                                                                              
(none)                                                                                      clk_idelay_ref_clk_wiz_0                                                                                                                                                                
(none)                                                                                      clk_phy_ddr90_clk_wiz_0                                                                                                                                                                 
(none)                                                                                      clk_phy_ddr_clk_wiz_0                                                                                                                                                                   
(none)                                                                                      clk_phy_sys_clk_wiz_0                                                                                                                                                                   
(none)                                                                                      clkfbout_clk_wiz_0                                                                                                                                                                      
(none)                                                                                      sys_clk_pin                                                                                                                                                                             
(none)                                                                                                                                                                                  clk_phy_sys_clk_wiz_0                                                                       
(none)                                                                                                                                                                                  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  
(none)                                                                                                                                                                                  sys_clk_pin                                                                                 


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       26.234ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.014ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.250ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             26.234ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.739ns  (logic 2.102ns (31.193%)  route 4.637ns (68.807%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.373ns = ( 36.373 - 33.000 ) 
    Source Clock Delay      (SCD):    3.796ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.086     2.086    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     2.182 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.614     3.796    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X60Y109        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y109        FDRE (Prop_fdre_C_Q)         0.478     4.274 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          1.413     5.687    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X57Y111        LUT4 (Prop_lut4_I1_O)        0.323     6.010 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_14/O
                         net (fo=2, routed)           1.194     7.203    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[18]
    SLICE_X58Y112        LUT6 (Prop_lut6_I3_O)        0.326     7.529 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_9/O
                         net (fo=1, routed)           0.000     7.529    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_9_n_0
    SLICE_X58Y112        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.905 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.905    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X58Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.022 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.043     9.065    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X59Y109        LUT5 (Prop_lut5_I1_O)        0.150     9.215 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.988    10.203    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X61Y108        LUT3 (Prop_lut3_I1_O)        0.332    10.535 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[4]_i_1/O
                         net (fo=1, routed)           0.000    10.535    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[4]_i_1_n_0
    SLICE_X61Y108        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.787    34.787    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    34.878 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.495    36.373    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X61Y108        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/C
                         clock pessimism              0.399    36.772    
                         clock uncertainty           -0.035    36.737    
    SLICE_X61Y108        FDRE (Setup_fdre_C_D)        0.032    36.769    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]
  -------------------------------------------------------------------
                         required time                         36.769    
                         arrival time                         -10.535    
  -------------------------------------------------------------------
                         slack                                 26.234    

Slack (MET) :             26.384ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.588ns  (logic 2.102ns (31.908%)  route 4.486ns (68.092%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.373ns = ( 36.373 - 33.000 ) 
    Source Clock Delay      (SCD):    3.796ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.086     2.086    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     2.182 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.614     3.796    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X60Y109        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y109        FDRE (Prop_fdre_C_Q)         0.478     4.274 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          1.413     5.687    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X57Y111        LUT4 (Prop_lut4_I1_O)        0.323     6.010 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_14/O
                         net (fo=2, routed)           1.194     7.203    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[18]
    SLICE_X58Y112        LUT6 (Prop_lut6_I3_O)        0.326     7.529 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_9/O
                         net (fo=1, routed)           0.000     7.529    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_9_n_0
    SLICE_X58Y112        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.905 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.905    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X58Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.022 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.043     9.065    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X59Y109        LUT5 (Prop_lut5_I1_O)        0.150     9.215 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.837    10.052    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X59Y108        LUT3 (Prop_lut3_I1_O)        0.332    10.384 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[0]_i_1/O
                         net (fo=1, routed)           0.000    10.384    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[0]_i_1_n_0
    SLICE_X59Y108        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.787    34.787    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    34.878 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.495    36.373    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X59Y108        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/C
                         clock pessimism              0.399    36.772    
                         clock uncertainty           -0.035    36.737    
    SLICE_X59Y108        FDRE (Setup_fdre_C_D)        0.031    36.768    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]
  -------------------------------------------------------------------
                         required time                         36.768    
                         arrival time                         -10.384    
  -------------------------------------------------------------------
                         slack                                 26.384    

Slack (MET) :             26.384ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.586ns  (logic 2.102ns (31.918%)  route 4.484ns (68.082%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.373ns = ( 36.373 - 33.000 ) 
    Source Clock Delay      (SCD):    3.796ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.086     2.086    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     2.182 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.614     3.796    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X60Y109        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y109        FDRE (Prop_fdre_C_Q)         0.478     4.274 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          1.413     5.687    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X57Y111        LUT4 (Prop_lut4_I1_O)        0.323     6.010 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_14/O
                         net (fo=2, routed)           1.194     7.203    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[18]
    SLICE_X58Y112        LUT6 (Prop_lut6_I3_O)        0.326     7.529 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_9/O
                         net (fo=1, routed)           0.000     7.529    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_9_n_0
    SLICE_X58Y112        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.905 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.905    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X58Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.022 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.043     9.065    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X59Y109        LUT5 (Prop_lut5_I1_O)        0.150     9.215 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.835    10.050    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X59Y108        LUT3 (Prop_lut3_I1_O)        0.332    10.382 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_1/O
                         net (fo=1, routed)           0.000    10.382    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_1_n_0
    SLICE_X59Y108        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.787    34.787    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    34.878 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.495    36.373    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X59Y108        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/C
                         clock pessimism              0.399    36.772    
                         clock uncertainty           -0.035    36.737    
    SLICE_X59Y108        FDRE (Setup_fdre_C_D)        0.029    36.766    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]
  -------------------------------------------------------------------
                         required time                         36.766    
                         arrival time                         -10.382    
  -------------------------------------------------------------------
                         slack                                 26.384    

Slack (MET) :             26.461ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.511ns  (logic 2.102ns (32.286%)  route 4.409ns (67.714%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.373ns = ( 36.373 - 33.000 ) 
    Source Clock Delay      (SCD):    3.796ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.086     2.086    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     2.182 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.614     3.796    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X60Y109        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y109        FDRE (Prop_fdre_C_Q)         0.478     4.274 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          1.413     5.687    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X57Y111        LUT4 (Prop_lut4_I1_O)        0.323     6.010 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_14/O
                         net (fo=2, routed)           1.194     7.203    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[18]
    SLICE_X58Y112        LUT6 (Prop_lut6_I3_O)        0.326     7.529 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_9/O
                         net (fo=1, routed)           0.000     7.529    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_9_n_0
    SLICE_X58Y112        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.905 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.905    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X58Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.022 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.043     9.065    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X59Y109        LUT5 (Prop_lut5_I1_O)        0.150     9.215 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.760     9.975    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X61Y108        LUT3 (Prop_lut3_I1_O)        0.332    10.307 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[3]_i_1/O
                         net (fo=1, routed)           0.000    10.307    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[3]_i_1_n_0
    SLICE_X61Y108        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.787    34.787    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    34.878 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.495    36.373    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X61Y108        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/C
                         clock pessimism              0.399    36.772    
                         clock uncertainty           -0.035    36.737    
    SLICE_X61Y108        FDRE (Setup_fdre_C_D)        0.031    36.768    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]
  -------------------------------------------------------------------
                         required time                         36.768    
                         arrival time                         -10.307    
  -------------------------------------------------------------------
                         slack                                 26.461    

Slack (MET) :             26.504ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.537ns  (logic 1.868ns (28.575%)  route 4.669ns (71.425%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.372ns = ( 36.372 - 33.000 ) 
    Source Clock Delay      (SCD):    3.796ns
    Clock Pessimism Removal (CPR):    0.424ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.086     2.086    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     2.182 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.614     3.796    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X60Y109        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y109        FDRE (Prop_fdre_C_Q)         0.478     4.274 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          1.413     5.687    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X57Y111        LUT4 (Prop_lut4_I1_O)        0.323     6.010 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_14/O
                         net (fo=2, routed)           1.194     7.203    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[18]
    SLICE_X58Y112        LUT6 (Prop_lut6_I3_O)        0.326     7.529 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_9/O
                         net (fo=1, routed)           0.000     7.529    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_9_n_0
    SLICE_X58Y112        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.905 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.905    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X58Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.022 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.268     9.290    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X59Y109        LUT6 (Prop_lut6_I0_O)        0.124     9.414 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_2/O
                         net (fo=1, routed)           0.795    10.209    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_2_n_0
    SLICE_X60Y109        LUT6 (Prop_lut6_I0_O)        0.124    10.333 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_1/O
                         net (fo=1, routed)           0.000    10.333    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_1_n_0
    SLICE_X60Y109        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.787    34.787    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    34.878 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.494    36.372    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X60Y109        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]/C
                         clock pessimism              0.424    36.796    
                         clock uncertainty           -0.035    36.761    
    SLICE_X60Y109        FDRE (Setup_fdre_C_D)        0.077    36.838    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]
  -------------------------------------------------------------------
                         required time                         36.838    
                         arrival time                         -10.333    
  -------------------------------------------------------------------
                         slack                                 26.504    

Slack (MET) :             26.735ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.235ns  (logic 2.102ns (33.715%)  route 4.133ns (66.285%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.373ns = ( 36.373 - 33.000 ) 
    Source Clock Delay      (SCD):    3.796ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.086     2.086    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     2.182 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.614     3.796    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X60Y109        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y109        FDRE (Prop_fdre_C_Q)         0.478     4.274 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          1.413     5.687    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X57Y111        LUT4 (Prop_lut4_I1_O)        0.323     6.010 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_14/O
                         net (fo=2, routed)           1.194     7.203    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[18]
    SLICE_X58Y112        LUT6 (Prop_lut6_I3_O)        0.326     7.529 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_9/O
                         net (fo=1, routed)           0.000     7.529    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_9_n_0
    SLICE_X58Y112        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.905 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.905    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X58Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.022 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.043     9.065    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X59Y109        LUT5 (Prop_lut5_I1_O)        0.150     9.215 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.484     9.699    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X61Y108        LUT3 (Prop_lut3_I1_O)        0.332    10.031 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[1]_i_1/O
                         net (fo=1, routed)           0.000    10.031    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[1]_i_1_n_0
    SLICE_X61Y108        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.787    34.787    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    34.878 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.495    36.373    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X61Y108        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/C
                         clock pessimism              0.399    36.772    
                         clock uncertainty           -0.035    36.737    
    SLICE_X61Y108        FDRE (Setup_fdre_C_D)        0.029    36.766    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]
  -------------------------------------------------------------------
                         required time                         36.766    
                         arrival time                         -10.031    
  -------------------------------------------------------------------
                         slack                                 26.735    

Slack (MET) :             26.740ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.232ns  (logic 2.102ns (33.731%)  route 4.130ns (66.269%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.373ns = ( 36.373 - 33.000 ) 
    Source Clock Delay      (SCD):    3.796ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.086     2.086    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     2.182 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.614     3.796    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X60Y109        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y109        FDRE (Prop_fdre_C_Q)         0.478     4.274 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          1.413     5.687    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X57Y111        LUT4 (Prop_lut4_I1_O)        0.323     6.010 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_14/O
                         net (fo=2, routed)           1.194     7.203    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[18]
    SLICE_X58Y112        LUT6 (Prop_lut6_I3_O)        0.326     7.529 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_9/O
                         net (fo=1, routed)           0.000     7.529    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_9_n_0
    SLICE_X58Y112        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.905 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.905    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X58Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.022 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.043     9.065    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X59Y109        LUT5 (Prop_lut5_I1_O)        0.150     9.215 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.481     9.696    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X61Y108        LUT3 (Prop_lut3_I1_O)        0.332    10.028 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[2]_i_1/O
                         net (fo=1, routed)           0.000    10.028    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[2]_i_1_n_0
    SLICE_X61Y108        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.787    34.787    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    34.878 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.495    36.373    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X61Y108        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/C
                         clock pessimism              0.399    36.772    
                         clock uncertainty           -0.035    36.737    
    SLICE_X61Y108        FDRE (Setup_fdre_C_D)        0.031    36.768    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]
  -------------------------------------------------------------------
                         required time                         36.768    
                         arrival time                         -10.028    
  -------------------------------------------------------------------
                         slack                                 26.740    

Slack (MET) :             26.969ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.074ns  (logic 2.102ns (34.604%)  route 3.972ns (65.396%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.372ns = ( 36.372 - 33.000 ) 
    Source Clock Delay      (SCD):    3.796ns
    Clock Pessimism Removal (CPR):    0.424ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.086     2.086    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     2.182 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.614     3.796    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X60Y109        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y109        FDRE (Prop_fdre_C_Q)         0.478     4.274 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          1.413     5.687    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X57Y111        LUT4 (Prop_lut4_I1_O)        0.323     6.010 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_14/O
                         net (fo=2, routed)           1.194     7.203    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[18]
    SLICE_X58Y112        LUT6 (Prop_lut6_I3_O)        0.326     7.529 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_9/O
                         net (fo=1, routed)           0.000     7.529    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_9_n_0
    SLICE_X58Y112        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.905 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.905    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X58Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.022 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.043     9.065    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X59Y109        LUT5 (Prop_lut5_I1_O)        0.150     9.215 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.324     9.539    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X60Y109        LUT6 (Prop_lut6_I2_O)        0.332     9.871 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[2]_i_1/O
                         net (fo=1, routed)           0.000     9.871    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[2]_i_1_n_0
    SLICE_X60Y109        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.787    34.787    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    34.878 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.494    36.372    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X60Y109        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/C
                         clock pessimism              0.424    36.796    
                         clock uncertainty           -0.035    36.761    
    SLICE_X60Y109        FDRE (Setup_fdre_C_D)        0.079    36.840    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]
  -------------------------------------------------------------------
                         required time                         36.840    
                         arrival time                          -9.871    
  -------------------------------------------------------------------
                         slack                                 26.969    

Slack (MET) :             26.974ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.072ns  (logic 1.868ns (30.767%)  route 4.204ns (69.233%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.372ns = ( 36.372 - 33.000 ) 
    Source Clock Delay      (SCD):    3.796ns
    Clock Pessimism Removal (CPR):    0.424ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.086     2.086    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     2.182 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.614     3.796    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X60Y109        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y109        FDRE (Prop_fdre_C_Q)         0.478     4.274 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          1.413     5.687    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X57Y111        LUT4 (Prop_lut4_I1_O)        0.323     6.010 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_14/O
                         net (fo=2, routed)           1.194     7.203    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[18]
    SLICE_X58Y112        LUT6 (Prop_lut6_I3_O)        0.326     7.529 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_9/O
                         net (fo=1, routed)           0.000     7.529    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_9_n_0
    SLICE_X58Y112        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.905 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.905    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X58Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.022 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.927     8.950    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X60Y109        LUT6 (Prop_lut6_I5_O)        0.124     9.074 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_2/O
                         net (fo=1, routed)           0.670     9.744    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_2_n_0
    SLICE_X60Y109        LUT6 (Prop_lut6_I5_O)        0.124     9.868 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_1/O
                         net (fo=1, routed)           0.000     9.868    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_1_n_0
    SLICE_X60Y109        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.787    34.787    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    34.878 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.494    36.372    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X60Y109        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/C
                         clock pessimism              0.424    36.796    
                         clock uncertainty           -0.035    36.761    
    SLICE_X60Y109        FDRE (Setup_fdre_C_D)        0.081    36.842    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]
  -------------------------------------------------------------------
                         required time                         36.842    
                         arrival time                          -9.868    
  -------------------------------------------------------------------
                         slack                                 26.974    

Slack (MET) :             27.567ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.946ns  (logic 1.027ns (20.762%)  route 3.919ns (79.238%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.375ns = ( 36.375 - 33.000 ) 
    Source Clock Delay      (SCD):    3.796ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.086     2.086    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     2.182 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.614     3.796    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X60Y109        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y109        FDRE (Prop_fdre_C_Q)         0.478     4.274 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          1.604     5.878    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X58Y108        LUT5 (Prop_lut5_I0_O)        0.301     6.179 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.755     6.935    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X58Y105        LUT4 (Prop_lut4_I1_O)        0.124     7.059 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           1.069     8.128    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X58Y104        LUT5 (Prop_lut5_I4_O)        0.124     8.252 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.491     8.743    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X59Y102        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.787    34.787    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    34.878 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.497    36.375    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X59Y102        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/C
                         clock pessimism              0.399    36.774    
                         clock uncertainty           -0.035    36.739    
    SLICE_X59Y102        FDRE (Setup_fdre_C_R)       -0.429    36.310    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]
  -------------------------------------------------------------------
                         required time                         36.310    
                         arrival time                          -8.743    
  -------------------------------------------------------------------
                         slack                                 27.567    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.014ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.186ns (49.643%)  route 0.189ns (50.357%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.821ns
    Source Clock Delay      (SCD):    1.418ns
    Clock Pessimism Removal (CPR):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.827     0.827    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.853 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.565     1.418    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/rd_clk
    SLICE_X59Y99         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y99         FDRE (Prop_fdre_C_Q)         0.141     1.559 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[14]/Q
                         net (fo=1, routed)           0.189     1.748    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/fifo_dout[14]
    SLICE_X59Y100        LUT5 (Prop_lut5_I3_O)        0.045     1.793 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/shift_reg_in[13]_i_1/O
                         net (fo=1, routed)           0.000     1.793    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO_n_2
    SLICE_X59Y100        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.958     0.958    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.987 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.833     1.821    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/m_bscan_tck[0]
    SLICE_X59Y100        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[13]/C
                         clock pessimism             -0.134     1.687    
    SLICE_X59Y100        FDCE (Hold_fdce_C_D)         0.092     1.779    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.779    
                         arrival time                           1.793    
  -------------------------------------------------------------------
                         slack                                  0.014    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/WADR3
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.537ns  (logic 0.141ns (26.277%)  route 0.396ns (73.723%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.820ns
    Source Clock Delay      (SCD):    1.419ns
    Clock Pessimism Removal (CPR):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.827     0.827    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.853 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.566     1.419    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X44Y94         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y94         FDCE (Prop_fdce_C_Q)         0.141     1.560 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/Q
                         net (fo=26, routed)          0.396     1.955    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/ADDRD3
    SLICE_X56Y94         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.958     0.958    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.987 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.833     1.820    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X56Y94         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
                         clock pessimism             -0.139     1.681    
    SLICE_X56Y94         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     1.921    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA
  -------------------------------------------------------------------
                         required time                         -1.921    
                         arrival time                           1.955    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.537ns  (logic 0.141ns (26.277%)  route 0.396ns (73.723%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.820ns
    Source Clock Delay      (SCD):    1.419ns
    Clock Pessimism Removal (CPR):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.827     0.827    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.853 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.566     1.419    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X44Y94         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y94         FDCE (Prop_fdce_C_Q)         0.141     1.560 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/Q
                         net (fo=26, routed)          0.396     1.955    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/ADDRD3
    SLICE_X56Y94         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.958     0.958    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.987 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.833     1.820    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X56Y94         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK
                         clock pessimism             -0.139     1.681    
    SLICE_X56Y94         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     1.921    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.921    
                         arrival time                           1.955    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/WADR3
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.537ns  (logic 0.141ns (26.277%)  route 0.396ns (73.723%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.820ns
    Source Clock Delay      (SCD):    1.419ns
    Clock Pessimism Removal (CPR):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.827     0.827    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.853 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.566     1.419    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X44Y94         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y94         FDCE (Prop_fdce_C_Q)         0.141     1.560 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/Q
                         net (fo=26, routed)          0.396     1.955    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/ADDRD3
    SLICE_X56Y94         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.958     0.958    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.987 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.833     1.820    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X56Y94         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/CLK
                         clock pessimism             -0.139     1.681    
    SLICE_X56Y94         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     1.921    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB
  -------------------------------------------------------------------
                         required time                         -1.921    
                         arrival time                           1.955    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.537ns  (logic 0.141ns (26.277%)  route 0.396ns (73.723%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.820ns
    Source Clock Delay      (SCD):    1.419ns
    Clock Pessimism Removal (CPR):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.827     0.827    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.853 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.566     1.419    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X44Y94         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y94         FDCE (Prop_fdce_C_Q)         0.141     1.560 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/Q
                         net (fo=26, routed)          0.396     1.955    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/ADDRD3
    SLICE_X56Y94         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.958     0.958    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.987 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.833     1.820    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X56Y94         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB_D1/CLK
                         clock pessimism             -0.139     1.681    
    SLICE_X56Y94         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     1.921    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.921    
                         arrival time                           1.955    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMC/WADR3
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.537ns  (logic 0.141ns (26.277%)  route 0.396ns (73.723%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.820ns
    Source Clock Delay      (SCD):    1.419ns
    Clock Pessimism Removal (CPR):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.827     0.827    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.853 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.566     1.419    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X44Y94         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y94         FDCE (Prop_fdce_C_Q)         0.141     1.560 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/Q
                         net (fo=26, routed)          0.396     1.955    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/ADDRD3
    SLICE_X56Y94         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMC/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.958     0.958    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.987 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.833     1.820    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X56Y94         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMC/CLK
                         clock pessimism             -0.139     1.681    
    SLICE_X56Y94         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     1.921    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMC
  -------------------------------------------------------------------
                         required time                         -1.921    
                         arrival time                           1.955    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMC_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.537ns  (logic 0.141ns (26.277%)  route 0.396ns (73.723%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.820ns
    Source Clock Delay      (SCD):    1.419ns
    Clock Pessimism Removal (CPR):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.827     0.827    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.853 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.566     1.419    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X44Y94         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y94         FDCE (Prop_fdce_C_Q)         0.141     1.560 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/Q
                         net (fo=26, routed)          0.396     1.955    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/ADDRD3
    SLICE_X56Y94         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMC_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.958     0.958    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.987 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.833     1.820    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X56Y94         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMC_D1/CLK
                         clock pessimism             -0.139     1.681    
    SLICE_X56Y94         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     1.921    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.921    
                         arrival time                           1.955    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMD/ADR3
                            (rising edge-triggered cell RAMS32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.537ns  (logic 0.141ns (26.277%)  route 0.396ns (73.723%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.820ns
    Source Clock Delay      (SCD):    1.419ns
    Clock Pessimism Removal (CPR):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.827     0.827    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.853 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.566     1.419    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X44Y94         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y94         FDCE (Prop_fdce_C_Q)         0.141     1.560 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/Q
                         net (fo=26, routed)          0.396     1.955    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/ADDRD3
    SLICE_X56Y94         RAMS32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMD/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.958     0.958    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.987 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.833     1.820    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X56Y94         RAMS32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMD/CLK
                         clock pessimism             -0.139     1.681    
    SLICE_X56Y94         RAMS32 (Hold_rams32_CLK_ADR3)
                                                      0.240     1.921    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMD
  -------------------------------------------------------------------
                         required time                         -1.921    
                         arrival time                           1.955    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMD_D1/ADR3
                            (rising edge-triggered cell RAMS32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.537ns  (logic 0.141ns (26.277%)  route 0.396ns (73.723%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.820ns
    Source Clock Delay      (SCD):    1.419ns
    Clock Pessimism Removal (CPR):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.827     0.827    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.853 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.566     1.419    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X44Y94         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y94         FDCE (Prop_fdce_C_Q)         0.141     1.560 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/Q
                         net (fo=26, routed)          0.396     1.955    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/ADDRD3
    SLICE_X56Y94         RAMS32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMD_D1/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.958     0.958    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.987 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.833     1.820    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X56Y94         RAMS32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMD_D1/CLK
                         clock pessimism             -0.139     1.681    
    SLICE_X56Y94         RAMS32 (Hold_rams32_CLK_ADR3)
                                                      0.240     1.921    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -1.921    
                         arrival time                           1.955    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.226ns (51.842%)  route 0.210ns (48.158%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.821ns
    Source Clock Delay      (SCD):    1.418ns
    Clock Pessimism Removal (CPR):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.827     0.827    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.853 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.565     1.418    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/rd_clk
    SLICE_X61Y98         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y98         FDRE (Prop_fdre_C_Q)         0.128     1.546 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[9]/Q
                         net (fo=1, routed)           0.210     1.756    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/fifo_dout[9]
    SLICE_X60Y101        LUT5 (Prop_lut5_I3_O)        0.098     1.854 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/shift_reg_in[8]_i_1/O
                         net (fo=1, routed)           0.000     1.854    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO_n_7
    SLICE_X60Y101        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.958     0.958    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.987 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.833     1.821    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/m_bscan_tck[0]
    SLICE_X60Y101        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[8]/C
                         clock pessimism             -0.134     1.687    
    SLICE_X60Y101        FDCE (Hold_fdce_C_D)         0.121     1.808    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.808    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.046    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
Waveform(ns):       { 0.000 16.500 }
Period(ns):         33.000
Sources:            { dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            2.155         33.000      30.845     BUFGCTRL_X0Y4  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X57Y108  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X57Y106  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[10]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X57Y106  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[11]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X57Y105  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[12]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X57Y105  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[13]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X57Y105  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[14]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X56Y105  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[15]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X56Y105  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[16]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X56Y105  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[17]/C
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X54Y93   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X54Y93   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X54Y93   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X54Y93   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X54Y93   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X54Y93   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X54Y93   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X54Y93   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X54Y93   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X54Y93   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X54Y93   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X54Y93   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X54Y93   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X54Y93   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X54Y93   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X54Y93   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X54Y93   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X54Y93   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X54Y93   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X54Y93   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.091ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.237ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.091ns  (required time - arrival time)
  Source:                 u_uart_tx/clk_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_uart_tx/bit_index_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.858ns  (logic 1.318ns (27.129%)  route 3.540ns (72.871%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.321ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.718     5.321    u_uart_tx/clk_in1
    SLICE_X87Y78         FDRE                                         r  u_uart_tx/clk_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y78         FDRE (Prop_fdre_C_Q)         0.419     5.740 r  u_uart_tx/clk_count_reg[1]/Q
                         net (fo=7, routed)           0.913     6.652    u_uart_tx/clk_count_reg_n_0_[1]
    SLICE_X86Y78         LUT5 (Prop_lut5_I1_O)        0.299     6.951 f  u_uart_tx/FSM_sequential_state[1]_i_4/O
                         net (fo=1, routed)           0.421     7.372    u_uart_tx/FSM_sequential_state[1]_i_4_n_0
    SLICE_X86Y79         LUT6 (Prop_lut6_I1_O)        0.124     7.496 f  u_uart_tx/FSM_sequential_state[1]_i_3/O
                         net (fo=14, routed)          1.355     8.852    u_uart_tx/FSM_sequential_state[1]_i_3_n_0
    SLICE_X82Y75         LUT4 (Prop_lut4_I0_O)        0.150     9.002 r  u_uart_tx/bit_index[2]_i_2/O
                         net (fo=3, routed)           0.851     9.853    u_uart_tx/bit_index[2]_i_2_n_0
    SLICE_X82Y76         LUT4 (Prop_lut4_I2_O)        0.326    10.179 r  u_uart_tx/bit_index[0]_i_1/O
                         net (fo=1, routed)           0.000    10.179    u_uart_tx/bit_index[0]_i_1_n_0
    SLICE_X82Y76         FDRE                                         r  u_uart_tx/bit_index_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000    10.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.595    15.018    u_uart_tx/clk_in1
    SLICE_X82Y76         FDRE                                         r  u_uart_tx/bit_index_reg[0]/C
                         clock pessimism              0.259    15.277    
                         clock uncertainty           -0.035    15.241    
    SLICE_X82Y76         FDRE (Setup_fdre_C_D)        0.029    15.270    u_uart_tx/bit_index_reg[0]
  -------------------------------------------------------------------
                         required time                         15.270    
                         arrival time                         -10.179    
  -------------------------------------------------------------------
                         slack                                  5.091    

Slack (MET) :             5.101ns  (required time - arrival time)
  Source:                 u_uart_tx/clk_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_uart_tx/bit_index_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.850ns  (logic 1.318ns (27.173%)  route 3.532ns (72.827%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.321ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.718     5.321    u_uart_tx/clk_in1
    SLICE_X87Y78         FDRE                                         r  u_uart_tx/clk_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y78         FDRE (Prop_fdre_C_Q)         0.419     5.740 r  u_uart_tx/clk_count_reg[1]/Q
                         net (fo=7, routed)           0.913     6.652    u_uart_tx/clk_count_reg_n_0_[1]
    SLICE_X86Y78         LUT5 (Prop_lut5_I1_O)        0.299     6.951 f  u_uart_tx/FSM_sequential_state[1]_i_4/O
                         net (fo=1, routed)           0.421     7.372    u_uart_tx/FSM_sequential_state[1]_i_4_n_0
    SLICE_X86Y79         LUT6 (Prop_lut6_I1_O)        0.124     7.496 f  u_uart_tx/FSM_sequential_state[1]_i_3/O
                         net (fo=14, routed)          1.355     8.852    u_uart_tx/FSM_sequential_state[1]_i_3_n_0
    SLICE_X82Y75         LUT4 (Prop_lut4_I0_O)        0.150     9.002 r  u_uart_tx/bit_index[2]_i_2/O
                         net (fo=3, routed)           0.844     9.845    u_uart_tx/bit_index[2]_i_2_n_0
    SLICE_X82Y76         LUT6 (Prop_lut6_I4_O)        0.326    10.171 r  u_uart_tx/bit_index[2]_i_1/O
                         net (fo=1, routed)           0.000    10.171    u_uart_tx/bit_index[2]_i_1_n_0
    SLICE_X82Y76         FDRE                                         r  u_uart_tx/bit_index_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000    10.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.595    15.018    u_uart_tx/clk_in1
    SLICE_X82Y76         FDRE                                         r  u_uart_tx/bit_index_reg[2]/C
                         clock pessimism              0.259    15.277    
                         clock uncertainty           -0.035    15.241    
    SLICE_X82Y76         FDRE (Setup_fdre_C_D)        0.031    15.272    u_uart_tx/bit_index_reg[2]
  -------------------------------------------------------------------
                         required time                         15.272    
                         arrival time                         -10.171    
  -------------------------------------------------------------------
                         slack                                  5.101    

Slack (MET) :             5.111ns  (required time - arrival time)
  Source:                 u_uart_tx/clk_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_uart_tx/bit_index_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.884ns  (logic 1.344ns (27.516%)  route 3.540ns (72.484%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.321ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.718     5.321    u_uart_tx/clk_in1
    SLICE_X87Y78         FDRE                                         r  u_uart_tx/clk_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y78         FDRE (Prop_fdre_C_Q)         0.419     5.740 r  u_uart_tx/clk_count_reg[1]/Q
                         net (fo=7, routed)           0.913     6.652    u_uart_tx/clk_count_reg_n_0_[1]
    SLICE_X86Y78         LUT5 (Prop_lut5_I1_O)        0.299     6.951 f  u_uart_tx/FSM_sequential_state[1]_i_4/O
                         net (fo=1, routed)           0.421     7.372    u_uart_tx/FSM_sequential_state[1]_i_4_n_0
    SLICE_X86Y79         LUT6 (Prop_lut6_I1_O)        0.124     7.496 f  u_uart_tx/FSM_sequential_state[1]_i_3/O
                         net (fo=14, routed)          1.355     8.852    u_uart_tx/FSM_sequential_state[1]_i_3_n_0
    SLICE_X82Y75         LUT4 (Prop_lut4_I0_O)        0.150     9.002 r  u_uart_tx/bit_index[2]_i_2/O
                         net (fo=3, routed)           0.851     9.853    u_uart_tx/bit_index[2]_i_2_n_0
    SLICE_X82Y76         LUT5 (Prop_lut5_I3_O)        0.352    10.205 r  u_uart_tx/bit_index[1]_i_1/O
                         net (fo=1, routed)           0.000    10.205    u_uart_tx/bit_index[1]_i_1_n_0
    SLICE_X82Y76         FDRE                                         r  u_uart_tx/bit_index_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000    10.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.595    15.018    u_uart_tx/clk_in1
    SLICE_X82Y76         FDRE                                         r  u_uart_tx/bit_index_reg[1]/C
                         clock pessimism              0.259    15.277    
                         clock uncertainty           -0.035    15.241    
    SLICE_X82Y76         FDRE (Setup_fdre_C_D)        0.075    15.316    u_uart_tx/bit_index_reg[1]
  -------------------------------------------------------------------
                         required time                         15.316    
                         arrival time                         -10.205    
  -------------------------------------------------------------------
                         slack                                  5.111    

Slack (MET) :             5.456ns  (required time - arrival time)
  Source:                 u_uart_tx/clk_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_uart_tx/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.412ns  (logic 0.966ns (21.896%)  route 3.446ns (78.104%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.321ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.718     5.321    u_uart_tx/clk_in1
    SLICE_X87Y78         FDRE                                         r  u_uart_tx/clk_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y78         FDRE (Prop_fdre_C_Q)         0.419     5.740 f  u_uart_tx/clk_count_reg[1]/Q
                         net (fo=7, routed)           0.913     6.652    u_uart_tx/clk_count_reg_n_0_[1]
    SLICE_X86Y78         LUT5 (Prop_lut5_I1_O)        0.299     6.951 r  u_uart_tx/FSM_sequential_state[1]_i_4/O
                         net (fo=1, routed)           0.421     7.372    u_uart_tx/FSM_sequential_state[1]_i_4_n_0
    SLICE_X86Y79         LUT6 (Prop_lut6_I1_O)        0.124     7.496 r  u_uart_tx/FSM_sequential_state[1]_i_3/O
                         net (fo=14, routed)          1.355     8.852    u_uart_tx/FSM_sequential_state[1]_i_3_n_0
    SLICE_X82Y75         LUT4 (Prop_lut4_I1_O)        0.124     8.976 r  u_uart_tx/FSM_sequential_state[1]_i_2/O
                         net (fo=1, routed)           0.757     9.732    u_uart_tx/FSM_sequential_state[1]_i_2_n_0
    SLICE_X81Y72         FDRE                                         r  u_uart_tx/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000    10.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.589    15.012    u_uart_tx/clk_in1
    SLICE_X81Y72         FDRE                                         r  u_uart_tx/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.259    15.271    
                         clock uncertainty           -0.035    15.235    
    SLICE_X81Y72         FDRE (Setup_fdre_C_D)       -0.047    15.188    u_uart_tx/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         15.188    
                         arrival time                          -9.732    
  -------------------------------------------------------------------
                         slack                                  5.456    

Slack (MET) :             6.058ns  (required time - arrival time)
  Source:                 u_uart_tx/clk_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_uart_tx/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.885ns  (logic 0.966ns (24.865%)  route 2.919ns (75.135%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.321ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.718     5.321    u_uart_tx/clk_in1
    SLICE_X87Y78         FDRE                                         r  u_uart_tx/clk_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y78         FDRE (Prop_fdre_C_Q)         0.419     5.740 f  u_uart_tx/clk_count_reg[1]/Q
                         net (fo=7, routed)           0.913     6.652    u_uart_tx/clk_count_reg_n_0_[1]
    SLICE_X86Y78         LUT5 (Prop_lut5_I1_O)        0.299     6.951 r  u_uart_tx/FSM_sequential_state[1]_i_4/O
                         net (fo=1, routed)           0.421     7.372    u_uart_tx/FSM_sequential_state[1]_i_4_n_0
    SLICE_X86Y79         LUT6 (Prop_lut6_I1_O)        0.124     7.496 r  u_uart_tx/FSM_sequential_state[1]_i_3/O
                         net (fo=14, routed)          1.585     9.082    u_uart_tx/FSM_sequential_state[1]_i_3_n_0
    SLICE_X79Y71         LUT6 (Prop_lut6_I2_O)        0.124     9.206 r  u_uart_tx/FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.000     9.206    u_uart_tx/FSM_sequential_state[0]_i_1_n_0
    SLICE_X79Y71         FDRE                                         r  u_uart_tx/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000    10.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.588    15.011    u_uart_tx/clk_in1
    SLICE_X79Y71         FDRE                                         r  u_uart_tx/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.259    15.270    
                         clock uncertainty           -0.035    15.234    
    SLICE_X79Y71         FDRE (Setup_fdre_C_D)        0.029    15.263    u_uart_tx/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         15.263    
                         arrival time                          -9.206    
  -------------------------------------------------------------------
                         slack                                  6.058    

Slack (MET) :             6.275ns  (required time - arrival time)
  Source:                 u_uart_tx/clk_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_uart_tx/FSM_sequential_state_reg[2]_inv/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.669ns  (logic 0.966ns (26.332%)  route 2.703ns (73.668%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.321ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.718     5.321    u_uart_tx/clk_in1
    SLICE_X87Y78         FDRE                                         r  u_uart_tx/clk_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y78         FDRE (Prop_fdre_C_Q)         0.419     5.740 f  u_uart_tx/clk_count_reg[1]/Q
                         net (fo=7, routed)           0.913     6.652    u_uart_tx/clk_count_reg_n_0_[1]
    SLICE_X86Y78         LUT5 (Prop_lut5_I1_O)        0.299     6.951 r  u_uart_tx/FSM_sequential_state[1]_i_4/O
                         net (fo=1, routed)           0.421     7.372    u_uart_tx/FSM_sequential_state[1]_i_4_n_0
    SLICE_X86Y79         LUT6 (Prop_lut6_I1_O)        0.124     7.496 r  u_uart_tx/FSM_sequential_state[1]_i_3/O
                         net (fo=14, routed)          1.369     8.865    u_uart_tx/FSM_sequential_state[1]_i_3_n_0
    SLICE_X81Y72         LUT4 (Prop_lut4_I1_O)        0.124     8.989 r  u_uart_tx/FSM_sequential_state[2]_inv_i_1/O
                         net (fo=1, routed)           0.000     8.989    u_uart_tx/FSM_sequential_state[2]_inv_i_1_n_0
    SLICE_X81Y72         FDSE                                         r  u_uart_tx/FSM_sequential_state_reg[2]_inv/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000    10.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.589    15.012    u_uart_tx/clk_in1
    SLICE_X81Y72         FDSE                                         r  u_uart_tx/FSM_sequential_state_reg[2]_inv/C
                         clock pessimism              0.259    15.271    
                         clock uncertainty           -0.035    15.235    
    SLICE_X81Y72         FDSE (Setup_fdse_C_D)        0.029    15.264    u_uart_tx/FSM_sequential_state_reg[2]_inv
  -------------------------------------------------------------------
                         required time                         15.264    
                         arrival time                          -8.989    
  -------------------------------------------------------------------
                         slack                                  6.275    

Slack (MET) :             6.562ns  (required time - arrival time)
  Source:                 u_uart_tx/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_uart_tx/tx_data_reg_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.165ns  (logic 0.718ns (22.688%)  route 2.447ns (77.312%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.707     5.310    u_uart_tx/clk_in1
    SLICE_X81Y72         FDRE                                         r  u_uart_tx/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y72         FDRE (Prop_fdre_C_Q)         0.419     5.729 f  u_uart_tx/FSM_sequential_state_reg[1]/Q
                         net (fo=29, routed)          1.835     7.563    u_uart_tx/state__0[1]
    SLICE_X83Y76         LUT6 (Prop_lut6_I0_O)        0.299     7.862 r  u_uart_tx/tx_data_reg[6]_i_1/O
                         net (fo=7, routed)           0.612     8.474    u_uart_tx/tx_data_reg[6]_i_1_n_0
    SLICE_X83Y76         FDRE                                         r  u_uart_tx/tx_data_reg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000    10.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.595    15.018    u_uart_tx/clk_in1
    SLICE_X83Y76         FDRE                                         r  u_uart_tx/tx_data_reg_reg[2]/C
                         clock pessimism              0.259    15.277    
                         clock uncertainty           -0.035    15.241    
    SLICE_X83Y76         FDRE (Setup_fdre_C_CE)      -0.205    15.036    u_uart_tx/tx_data_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         15.036    
                         arrival time                          -8.474    
  -------------------------------------------------------------------
                         slack                                  6.562    

Slack (MET) :             6.594ns  (required time - arrival time)
  Source:                 u_uart_tx/clk_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_uart_tx/clk_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.401ns  (logic 0.966ns (28.399%)  route 2.435ns (71.601%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.321ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.718     5.321    u_uart_tx/clk_in1
    SLICE_X87Y78         FDRE                                         r  u_uart_tx/clk_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y78         FDRE (Prop_fdre_C_Q)         0.419     5.740 f  u_uart_tx/clk_count_reg[1]/Q
                         net (fo=7, routed)           0.913     6.652    u_uart_tx/clk_count_reg_n_0_[1]
    SLICE_X86Y78         LUT5 (Prop_lut5_I1_O)        0.299     6.951 r  u_uart_tx/FSM_sequential_state[1]_i_4/O
                         net (fo=1, routed)           0.421     7.372    u_uart_tx/FSM_sequential_state[1]_i_4_n_0
    SLICE_X86Y79         LUT6 (Prop_lut6_I1_O)        0.124     7.496 r  u_uart_tx/FSM_sequential_state[1]_i_3/O
                         net (fo=14, routed)          1.102     8.598    u_uart_tx/FSM_sequential_state[1]_i_3_n_0
    SLICE_X87Y78         LUT6 (Prop_lut6_I2_O)        0.124     8.722 r  u_uart_tx/clk_count[3]_i_1/O
                         net (fo=1, routed)           0.000     8.722    u_uart_tx/clk_count[3]
    SLICE_X87Y78         FDRE                                         r  u_uart_tx/clk_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000    10.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.600    15.023    u_uart_tx/clk_in1
    SLICE_X87Y78         FDRE                                         r  u_uart_tx/clk_count_reg[3]/C
                         clock pessimism              0.298    15.321    
                         clock uncertainty           -0.035    15.285    
    SLICE_X87Y78         FDRE (Setup_fdre_C_D)        0.031    15.316    u_uart_tx/clk_count_reg[3]
  -------------------------------------------------------------------
                         required time                         15.316    
                         arrival time                          -8.722    
  -------------------------------------------------------------------
                         slack                                  6.594    

Slack (MET) :             6.642ns  (required time - arrival time)
  Source:                 u_uart_tx/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_uart_tx/tx_data_reg_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.086ns  (logic 0.718ns (23.269%)  route 2.368ns (76.731%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.019ns = ( 15.019 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.707     5.310    u_uart_tx/clk_in1
    SLICE_X81Y72         FDRE                                         r  u_uart_tx/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y72         FDRE (Prop_fdre_C_Q)         0.419     5.729 f  u_uart_tx/FSM_sequential_state_reg[1]/Q
                         net (fo=29, routed)          1.835     7.563    u_uart_tx/state__0[1]
    SLICE_X83Y76         LUT6 (Prop_lut6_I0_O)        0.299     7.862 r  u_uart_tx/tx_data_reg[6]_i_1/O
                         net (fo=7, routed)           0.533     8.395    u_uart_tx/tx_data_reg[6]_i_1_n_0
    SLICE_X83Y77         FDRE                                         r  u_uart_tx/tx_data_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000    10.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.596    15.019    u_uart_tx/clk_in1
    SLICE_X83Y77         FDRE                                         r  u_uart_tx/tx_data_reg_reg[1]/C
                         clock pessimism              0.259    15.278    
                         clock uncertainty           -0.035    15.242    
    SLICE_X83Y77         FDRE (Setup_fdre_C_CE)      -0.205    15.037    u_uart_tx/tx_data_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         15.037    
                         arrival time                          -8.395    
  -------------------------------------------------------------------
                         slack                                  6.642    

Slack (MET) :             6.665ns  (required time - arrival time)
  Source:                 u_uart_tx/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_uart_tx/tx_data_reg_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.065ns  (logic 0.718ns (23.428%)  route 2.347ns (76.572%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.707     5.310    u_uart_tx/clk_in1
    SLICE_X81Y72         FDRE                                         r  u_uart_tx/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y72         FDRE (Prop_fdre_C_Q)         0.419     5.729 f  u_uart_tx/FSM_sequential_state_reg[1]/Q
                         net (fo=29, routed)          1.835     7.563    u_uart_tx/state__0[1]
    SLICE_X83Y76         LUT6 (Prop_lut6_I0_O)        0.299     7.862 r  u_uart_tx/tx_data_reg[6]_i_1/O
                         net (fo=7, routed)           0.512     8.374    u_uart_tx/tx_data_reg[6]_i_1_n_0
    SLICE_X83Y78         FDRE                                         r  u_uart_tx/tx_data_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000    10.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.598    15.021    u_uart_tx/clk_in1
    SLICE_X83Y78         FDRE                                         r  u_uart_tx/tx_data_reg_reg[4]/C
                         clock pessimism              0.259    15.280    
                         clock uncertainty           -0.035    15.244    
    SLICE_X83Y78         FDRE (Setup_fdre_C_CE)      -0.205    15.039    u_uart_tx/tx_data_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         15.039    
                         arrival time                          -8.374    
  -------------------------------------------------------------------
                         slack                                  6.665    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 u_uart_tx/bit_index_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_uart_tx/bit_index_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.186ns (56.489%)  route 0.143ns (43.511%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.594     1.513    u_uart_tx/clk_in1
    SLICE_X82Y76         FDRE                                         r  u_uart_tx/bit_index_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y76         FDRE (Prop_fdre_C_Q)         0.141     1.654 r  u_uart_tx/bit_index_reg[2]/Q
                         net (fo=3, routed)           0.143     1.798    u_uart_tx/bit_index_reg_n_0_[2]
    SLICE_X82Y76         LUT6 (Prop_lut6_I5_O)        0.045     1.843 r  u_uart_tx/bit_index[2]_i_1/O
                         net (fo=1, routed)           0.000     1.843    u_uart_tx/bit_index[2]_i_1_n_0
    SLICE_X82Y76         FDRE                                         r  u_uart_tx/bit_index_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.863     2.028    u_uart_tx/clk_in1
    SLICE_X82Y76         FDRE                                         r  u_uart_tx/bit_index_reg[2]/C
                         clock pessimism             -0.514     1.513    
    SLICE_X82Y76         FDRE (Hold_fdre_C_D)         0.092     1.605    u_uart_tx/bit_index_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 u_uart_tx/clk_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_uart_tx/clk_count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.690%)  route 0.167ns (47.310%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.597     1.516    u_uart_tx/clk_in1
    SLICE_X86Y78         FDRE                                         r  u_uart_tx/clk_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y78         FDRE (Prop_fdre_C_Q)         0.141     1.657 r  u_uart_tx/clk_count_reg[2]/Q
                         net (fo=6, routed)           0.167     1.824    u_uart_tx/clk_count_reg_n_0_[2]
    SLICE_X86Y78         LUT6 (Prop_lut6_I3_O)        0.045     1.869 r  u_uart_tx/clk_count[2]_i_1/O
                         net (fo=1, routed)           0.000     1.869    u_uart_tx/clk_count[2]
    SLICE_X86Y78         FDRE                                         r  u_uart_tx/clk_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.867     2.032    u_uart_tx/clk_in1
    SLICE_X86Y78         FDRE                                         r  u_uart_tx/clk_count_reg[2]/C
                         clock pessimism             -0.515     1.516    
    SLICE_X86Y78         FDRE (Hold_fdre_C_D)         0.092     1.608    u_uart_tx/clk_count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.869    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 u_uart_tx/clk_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_uart_tx/clk_count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.186ns (52.394%)  route 0.169ns (47.606%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.598     1.517    u_uart_tx/clk_in1
    SLICE_X87Y79         FDRE                                         r  u_uart_tx/clk_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y79         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  u_uart_tx/clk_count_reg[8]/Q
                         net (fo=3, routed)           0.169     1.827    u_uart_tx/clk_count_reg_n_0_[8]
    SLICE_X87Y79         LUT6 (Prop_lut6_I4_O)        0.045     1.872 r  u_uart_tx/clk_count[9]_i_1/O
                         net (fo=1, routed)           0.000     1.872    u_uart_tx/clk_count[9]
    SLICE_X87Y79         FDRE                                         r  u_uart_tx/clk_count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.868     2.033    u_uart_tx/clk_in1
    SLICE_X87Y79         FDRE                                         r  u_uart_tx/clk_count_reg[9]/C
                         clock pessimism             -0.515     1.517    
    SLICE_X87Y79         FDRE (Hold_fdre_C_D)         0.092     1.609    u_uart_tx/clk_count_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.872    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 u_uart_tx/clk_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_uart_tx/clk_count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.212%)  route 0.170ns (47.788%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.597     1.516    u_uart_tx/clk_in1
    SLICE_X87Y78         FDRE                                         r  u_uart_tx/clk_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y78         FDRE (Prop_fdre_C_Q)         0.141     1.657 r  u_uart_tx/clk_count_reg[4]/Q
                         net (fo=4, routed)           0.170     1.828    u_uart_tx/clk_count_reg_n_0_[4]
    SLICE_X87Y78         LUT5 (Prop_lut5_I3_O)        0.045     1.873 r  u_uart_tx/clk_count[4]_i_1/O
                         net (fo=1, routed)           0.000     1.873    u_uart_tx/clk_count[4]
    SLICE_X87Y78         FDRE                                         r  u_uart_tx/clk_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.867     2.032    u_uart_tx/clk_in1
    SLICE_X87Y78         FDRE                                         r  u_uart_tx/clk_count_reg[4]/C
                         clock pessimism             -0.515     1.516    
    SLICE_X87Y78         FDRE (Hold_fdre_C_D)         0.092     1.608    u_uart_tx/clk_count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.873    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 u_uart_tx/clk_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_uart_tx/clk_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.186ns (49.235%)  route 0.192ns (50.765%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.597     1.516    u_uart_tx/clk_in1
    SLICE_X86Y78         FDRE                                         r  u_uart_tx/clk_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y78         FDRE (Prop_fdre_C_Q)         0.141     1.657 r  u_uart_tx/clk_count_reg[2]/Q
                         net (fo=6, routed)           0.192     1.849    u_uart_tx/clk_count_reg_n_0_[2]
    SLICE_X87Y78         LUT6 (Prop_lut6_I4_O)        0.045     1.894 r  u_uart_tx/clk_count[3]_i_1/O
                         net (fo=1, routed)           0.000     1.894    u_uart_tx/clk_count[3]
    SLICE_X87Y78         FDRE                                         r  u_uart_tx/clk_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.867     2.032    u_uart_tx/clk_in1
    SLICE_X87Y78         FDRE                                         r  u_uart_tx/clk_count_reg[3]/C
                         clock pessimism             -0.502     1.529    
    SLICE_X87Y78         FDRE (Hold_fdre_C_D)         0.092     1.621    u_uart_tx/clk_count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.894    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.284ns  (arrival time - required time)
  Source:                 u_uart_tx/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_uart_tx/FSM_sequential_state_reg[2]_inv/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.227ns (60.566%)  route 0.148ns (39.434%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.592     1.511    u_uart_tx/clk_in1
    SLICE_X81Y72         FDRE                                         r  u_uart_tx/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y72         FDRE (Prop_fdre_C_Q)         0.128     1.639 f  u_uart_tx/FSM_sequential_state_reg[1]/Q
                         net (fo=29, routed)          0.148     1.787    u_uart_tx/state__0[1]
    SLICE_X81Y72         LUT4 (Prop_lut4_I2_O)        0.099     1.886 r  u_uart_tx/FSM_sequential_state[2]_inv_i_1/O
                         net (fo=1, routed)           0.000     1.886    u_uart_tx/FSM_sequential_state[2]_inv_i_1_n_0
    SLICE_X81Y72         FDSE                                         r  u_uart_tx/FSM_sequential_state_reg[2]_inv/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.861     2.026    u_uart_tx/clk_in1
    SLICE_X81Y72         FDSE                                         r  u_uart_tx/FSM_sequential_state_reg[2]_inv/C
                         clock pessimism             -0.514     1.511    
    SLICE_X81Y72         FDSE (Hold_fdse_C_D)         0.091     1.602    u_uart_tx/FSM_sequential_state_reg[2]_inv
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.886    
  -------------------------------------------------------------------
                         slack                                  0.284    

Slack (MET) :             0.299ns  (arrival time - required time)
  Source:                 u_uart_tx/clk_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_uart_tx/clk_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.187ns (46.102%)  route 0.219ns (53.898%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.597     1.516    u_uart_tx/clk_in1
    SLICE_X87Y78         FDRE                                         r  u_uart_tx/clk_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y78         FDRE (Prop_fdre_C_Q)         0.141     1.657 r  u_uart_tx/clk_count_reg[0]/Q
                         net (fo=8, routed)           0.219     1.876    u_uart_tx/clk_count_reg_n_0_[0]
    SLICE_X87Y78         LUT5 (Prop_lut5_I4_O)        0.046     1.922 r  u_uart_tx/clk_count[1]_i_1/O
                         net (fo=1, routed)           0.000     1.922    u_uart_tx/clk_count[1]
    SLICE_X87Y78         FDRE                                         r  u_uart_tx/clk_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.867     2.032    u_uart_tx/clk_in1
    SLICE_X87Y78         FDRE                                         r  u_uart_tx/clk_count_reg[1]/C
                         clock pessimism             -0.515     1.516    
    SLICE_X87Y78         FDRE (Hold_fdre_C_D)         0.107     1.623    u_uart_tx/clk_count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.922    
  -------------------------------------------------------------------
                         slack                                  0.299    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 u_uart_tx/clk_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_uart_tx/clk_count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.186ns (46.044%)  route 0.218ns (53.956%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.598     1.517    u_uart_tx/clk_in1
    SLICE_X87Y79         FDRE                                         r  u_uart_tx/clk_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y79         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  u_uart_tx/clk_count_reg[8]/Q
                         net (fo=3, routed)           0.218     1.876    u_uart_tx/clk_count_reg_n_0_[8]
    SLICE_X87Y79         LUT5 (Prop_lut5_I3_O)        0.045     1.921 r  u_uart_tx/clk_count[8]_i_1/O
                         net (fo=1, routed)           0.000     1.921    u_uart_tx/clk_count[8]
    SLICE_X87Y79         FDRE                                         r  u_uart_tx/clk_count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.868     2.033    u_uart_tx/clk_in1
    SLICE_X87Y79         FDRE                                         r  u_uart_tx/clk_count_reg[8]/C
                         clock pessimism             -0.515     1.517    
    SLICE_X87Y79         FDRE (Hold_fdre_C_D)         0.091     1.608    u_uart_tx/clk_count_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.921    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 u_uart_tx/clk_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_uart_tx/clk_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.186ns (45.969%)  route 0.219ns (54.031%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.597     1.516    u_uart_tx/clk_in1
    SLICE_X87Y78         FDRE                                         r  u_uart_tx/clk_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y78         FDRE (Prop_fdre_C_Q)         0.141     1.657 f  u_uart_tx/clk_count_reg[0]/Q
                         net (fo=8, routed)           0.219     1.876    u_uart_tx/clk_count_reg_n_0_[0]
    SLICE_X87Y78         LUT4 (Prop_lut4_I3_O)        0.045     1.921 r  u_uart_tx/clk_count[0]_i_1/O
                         net (fo=1, routed)           0.000     1.921    u_uart_tx/clk_count[0]
    SLICE_X87Y78         FDRE                                         r  u_uart_tx/clk_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.867     2.032    u_uart_tx/clk_in1
    SLICE_X87Y78         FDRE                                         r  u_uart_tx/clk_count_reg[0]/C
                         clock pessimism             -0.515     1.516    
    SLICE_X87Y78         FDRE (Hold_fdre_C_D)         0.091     1.607    u_uart_tx/clk_count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.921    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.324ns  (arrival time - required time)
  Source:                 u_uart_tx/FSM_sequential_state_reg[2]_inv/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_uart_tx/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.186ns (41.399%)  route 0.263ns (58.601%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.592     1.511    u_uart_tx/clk_in1
    SLICE_X81Y72         FDSE                                         r  u_uart_tx/FSM_sequential_state_reg[2]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y72         FDSE (Prop_fdse_C_Q)         0.141     1.652 r  u_uart_tx/FSM_sequential_state_reg[2]_inv/Q
                         net (fo=29, routed)          0.263     1.916    u_uart_tx/state__0[2]
    SLICE_X79Y71         LUT6 (Prop_lut6_I4_O)        0.045     1.961 r  u_uart_tx/FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.961    u_uart_tx/FSM_sequential_state[0]_i_1_n_0
    SLICE_X79Y71         FDRE                                         r  u_uart_tx/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.860     2.025    u_uart_tx/clk_in1
    SLICE_X79Y71         FDRE                                         r  u_uart_tx/FSM_sequential_state_reg[0]/C
                         clock pessimism             -0.479     1.545    
    SLICE_X79Y71         FDRE (Hold_fdre_C_D)         0.091     1.636    u_uart_tx/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.636    
                         arrival time                           1.961    
  -------------------------------------------------------------------
                         slack                                  0.324    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk100mhz_i }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I             n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16   clk100mhz_i_IBUF_BUFG_inst/I
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  u_clk_wiz/inst/mmcm_adv_inst/CLKIN1
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X83Y75     reset_btn_uart_sync_0_reg/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X83Y75     reset_btn_uart_sync_1_reg/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X79Y71     u_uart_tx/FSM_sequential_state_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X81Y72     u_uart_tx/FSM_sequential_state_reg[1]/C
Min Period        n/a     FDSE/C             n/a            1.000         10.000      9.000      SLICE_X81Y72     u_uart_tx/FSM_sequential_state_reg[2]_inv/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X82Y76     u_uart_tx/bit_index_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X82Y76     u_uart_tx/bit_index_reg[1]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X82Y76     u_uart_tx/bit_index_reg[2]/C
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  u_clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  u_clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  u_clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X83Y75     reset_btn_uart_sync_0_reg/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X83Y75     reset_btn_uart_sync_0_reg/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X83Y75     reset_btn_uart_sync_1_reg/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X83Y75     reset_btn_uart_sync_1_reg/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X79Y71     u_uart_tx/FSM_sequential_state_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X79Y71     u_uart_tx/FSM_sequential_state_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X81Y72     u_uart_tx/FSM_sequential_state_reg[1]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X81Y72     u_uart_tx/FSM_sequential_state_reg[1]/C
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  u_clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  u_clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X83Y75     reset_btn_uart_sync_0_reg/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X83Y75     reset_btn_uart_sync_0_reg/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X83Y75     reset_btn_uart_sync_1_reg/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X83Y75     reset_btn_uart_sync_1_reg/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X79Y71     u_uart_tx/FSM_sequential_state_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X79Y71     u_uart_tx/FSM_sequential_state_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X81Y72     u_uart_tx/FSM_sequential_state_reg[1]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X81Y72     u_uart_tx/FSM_sequential_state_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_idelay_ref_clk_wiz_0
  To Clock:  clk_idelay_ref_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_idelay_ref_clk_wiz_0
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { u_clk_wiz/inst/mmcm_adv_inst/CLKOUT3 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     IDELAYCTRL/REFCLK   n/a            3.225         5.000       1.775      IDELAYCTRL_X1Y1  u_ddr3_phy_inst/u_dly_ref/REFCLK
Min Period  n/a     BUFG/I              n/a            2.155         5.000       2.845      BUFGCTRL_X0Y3    u_clk_wiz/inst/clkout4_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT3  n/a            1.249         5.000       3.751      MMCME2_ADV_X0Y0  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT3
Max Period  n/a     IDELAYCTRL/REFCLK   n/a            5.264         5.000       0.264      IDELAYCTRL_X1Y1  u_ddr3_phy_inst/u_dly_ref/REFCLK
Max Period  n/a     MMCME2_ADV/CLKOUT3  n/a            213.360       5.000       208.360    MMCME2_ADV_X0Y0  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT3



---------------------------------------------------------------------------------------------------
From Clock:  clk_phy_ddr90_clk_wiz_0
  To Clock:  clk_phy_ddr90_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.345ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_phy_ddr90_clk_wiz_0
Waveform(ns):       { 0.625 1.875 }
Period(ns):         2.500
Sources:            { u_clk_wiz/inst/mmcm_adv_inst/CLKOUT2 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         2.500       0.345      BUFGCTRL_X0Y2    u_clk_wiz/inst/clkout3_buf/I
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.500       0.833      OLOGIC_X1Y94     u_ddr3_phy_inst/u_serdes_dqs0/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.500       0.833      OLOGIC_X1Y82     u_ddr3_phy_inst/u_serdes_dqs1/CLK
Min Period  n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         2.500       1.251      MMCME2_ADV_X0Y0  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
Max Period  n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       2.500       210.860    MMCME2_ADV_X0Y0  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT2



---------------------------------------------------------------------------------------------------
From Clock:  clk_phy_ddr_clk_wiz_0
  To Clock:  clk_phy_ddr_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.345ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_phy_ddr_clk_wiz_0
Waveform(ns):       { 0.000 1.250 }
Period(ns):         2.500
Sources:            { u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         2.500       0.345      BUFGCTRL_X0Y1    u_clk_wiz/inst/clkout2_buf/I
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.500       0.833      OLOGIC_X1Y98     u_ddr3_phy_inst/u_serdes_dm0/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.500       0.833      OLOGIC_X1Y86     u_ddr3_phy_inst/u_serdes_dm1/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.500       0.833      OLOGIC_X1Y90     u_ddr3_phy_inst/u_serdes_dq0/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.500       0.833      OLOGIC_X1Y95     u_ddr3_phy_inst/u_serdes_dq1/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.500       0.833      OLOGIC_X1Y84     u_ddr3_phy_inst/u_serdes_dq10/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.500       0.833      OLOGIC_X1Y80     u_ddr3_phy_inst/u_serdes_dq11/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.500       0.833      OLOGIC_X1Y85     u_ddr3_phy_inst/u_serdes_dq12/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.500       0.833      OLOGIC_X1Y77     u_ddr3_phy_inst/u_serdes_dq13/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.500       0.833      OLOGIC_X1Y83     u_ddr3_phy_inst/u_serdes_dq14/CLK
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       2.500       210.860    MMCME2_ADV_X0Y0  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  clk_phy_sys_clk_wiz_0
  To Clock:  clk_phy_sys_clk_wiz_0

Setup :         1312  Failing Endpoints,  Worst Slack       -2.804ns,  Total Violation     -937.361ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.035ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.250ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.804ns  (required time - arrival time)
  Source:                 timer_q_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            timer_q_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_phy_sys_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_phy_sys_clk_wiz_0 rise@5.000ns - clk_phy_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.813ns  (logic 2.924ns (37.426%)  route 4.889ns (62.574%))
  Logic Levels:           15  (CARRY4=8 LUT6=7)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 10.016 - 5.000 ) 
    Source Clock Delay      (SCD):    5.320ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.809     5.412    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.604 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=4260, routed)        1.715     5.320    clk_phy_sys
    SLICE_X84Y70         FDCE                                         r  timer_q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y70         FDCE (Prop_fdce_C_Q)         0.518     5.838 r  timer_q_reg[12]/Q
                         net (fo=10, routed)          0.891     6.729    u_uart_tx/timer_q_reg[12]
    SLICE_X85Y70         LUT6 (Prop_lut6_I0_O)        0.124     6.853 r  u_uart_tx/FSM_onehot_current_state_q[10]_i_7/O
                         net (fo=1, routed)           0.640     7.493    u_uart_tx/FSM_onehot_current_state_q[10]_i_7_n_0
    SLICE_X85Y70         LUT6 (Prop_lut6_I5_O)        0.124     7.617 r  u_uart_tx/FSM_onehot_current_state_q[10]_i_2/O
                         net (fo=33, routed)          0.403     8.020    u_uart_tx/FSM_onehot_current_state_q[10]_i_2_n_0
    SLICE_X85Y68         LUT6 (Prop_lut6_I3_O)        0.124     8.144 r  u_uart_tx/FSM_onehot_current_state_q[24]_i_4/O
                         net (fo=51, routed)          0.847     8.991    u_uart_tx/FSM_onehot_current_state_q[24]_i_4_n_0
    SLICE_X84Y66         LUT6 (Prop_lut6_I2_O)        0.124     9.115 r  u_uart_tx/decay_timer_target_q[27]_i_29/O
                         net (fo=2, routed)           0.576     9.691    u_uart_tx/decay_timer_target_q[27]_i_29_n_0
    SLICE_X83Y66         LUT6 (Prop_lut6_I5_O)        0.124     9.815 r  u_uart_tx/timer_q[0]_i_12/O
                         net (fo=1, routed)           0.799    10.614    u_uart_tx/timer_q[0]_i_12_n_0
    SLICE_X85Y67         LUT6 (Prop_lut6_I2_O)        0.124    10.738 r  u_uart_tx/timer_q[0]_i_7/O
                         net (fo=33, routed)          0.733    11.470    u_uart_tx/timer_q[0]_i_7_n_0
    SLICE_X84Y67         LUT6 (Prop_lut6_I0_O)        0.124    11.594 r  u_uart_tx/timer_q[0]_i_6/O
                         net (fo=1, routed)           0.000    11.594    u_uart_tx/timer_q[0]_i_6_n_0
    SLICE_X84Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.107 r  u_uart_tx/timer_q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.107    u_uart_tx/timer_q_reg[0]_i_1_n_0
    SLICE_X84Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.224 r  u_uart_tx/timer_q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.224    u_uart_tx/timer_q_reg[4]_i_1_n_0
    SLICE_X84Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.341 r  u_uart_tx/timer_q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.341    u_uart_tx/timer_q_reg[8]_i_1_n_0
    SLICE_X84Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.458 r  u_uart_tx/timer_q_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.458    u_uart_tx/timer_q_reg[12]_i_1_n_0
    SLICE_X84Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.575 r  u_uart_tx/timer_q_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.575    u_uart_tx/timer_q_reg[16]_i_1_n_0
    SLICE_X84Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.692 r  u_uart_tx/timer_q_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.692    u_uart_tx/timer_q_reg[20]_i_1_n_0
    SLICE_X84Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.809 r  u_uart_tx/timer_q_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.809    u_uart_tx/timer_q_reg[24]_i_1_n_0
    SLICE_X84Y74         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.132 r  u_uart_tx/timer_q_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000    13.132    u_uart_tx_n_30
    SLICE_X84Y74         FDCE                                         r  timer_q_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     5.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.683    10.105    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     6.411 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     8.334    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.425 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=4260, routed)        1.590    10.016    clk_phy_sys
    SLICE_X84Y74         FDCE                                         r  timer_q_reg[29]/C
                         clock pessimism              0.275    10.291    
                         clock uncertainty           -0.072    10.219    
    SLICE_X84Y74         FDCE (Setup_fdce_C_D)        0.109    10.328    timer_q_reg[29]
  -------------------------------------------------------------------
                         required time                         10.328    
                         arrival time                         -13.132    
  -------------------------------------------------------------------
                         slack                                 -2.804    

Slack (VIOLATED) :        -2.796ns  (required time - arrival time)
  Source:                 timer_q_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            timer_q_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_phy_sys_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_phy_sys_clk_wiz_0 rise@5.000ns - clk_phy_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.805ns  (logic 2.916ns (37.362%)  route 4.889ns (62.638%))
  Logic Levels:           15  (CARRY4=8 LUT6=7)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 10.016 - 5.000 ) 
    Source Clock Delay      (SCD):    5.320ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.809     5.412    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.604 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=4260, routed)        1.715     5.320    clk_phy_sys
    SLICE_X84Y70         FDCE                                         r  timer_q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y70         FDCE (Prop_fdce_C_Q)         0.518     5.838 r  timer_q_reg[12]/Q
                         net (fo=10, routed)          0.891     6.729    u_uart_tx/timer_q_reg[12]
    SLICE_X85Y70         LUT6 (Prop_lut6_I0_O)        0.124     6.853 r  u_uart_tx/FSM_onehot_current_state_q[10]_i_7/O
                         net (fo=1, routed)           0.640     7.493    u_uart_tx/FSM_onehot_current_state_q[10]_i_7_n_0
    SLICE_X85Y70         LUT6 (Prop_lut6_I5_O)        0.124     7.617 r  u_uart_tx/FSM_onehot_current_state_q[10]_i_2/O
                         net (fo=33, routed)          0.403     8.020    u_uart_tx/FSM_onehot_current_state_q[10]_i_2_n_0
    SLICE_X85Y68         LUT6 (Prop_lut6_I3_O)        0.124     8.144 r  u_uart_tx/FSM_onehot_current_state_q[24]_i_4/O
                         net (fo=51, routed)          0.847     8.991    u_uart_tx/FSM_onehot_current_state_q[24]_i_4_n_0
    SLICE_X84Y66         LUT6 (Prop_lut6_I2_O)        0.124     9.115 r  u_uart_tx/decay_timer_target_q[27]_i_29/O
                         net (fo=2, routed)           0.576     9.691    u_uart_tx/decay_timer_target_q[27]_i_29_n_0
    SLICE_X83Y66         LUT6 (Prop_lut6_I5_O)        0.124     9.815 r  u_uart_tx/timer_q[0]_i_12/O
                         net (fo=1, routed)           0.799    10.614    u_uart_tx/timer_q[0]_i_12_n_0
    SLICE_X85Y67         LUT6 (Prop_lut6_I2_O)        0.124    10.738 r  u_uart_tx/timer_q[0]_i_7/O
                         net (fo=33, routed)          0.733    11.470    u_uart_tx/timer_q[0]_i_7_n_0
    SLICE_X84Y67         LUT6 (Prop_lut6_I0_O)        0.124    11.594 r  u_uart_tx/timer_q[0]_i_6/O
                         net (fo=1, routed)           0.000    11.594    u_uart_tx/timer_q[0]_i_6_n_0
    SLICE_X84Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.107 r  u_uart_tx/timer_q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.107    u_uart_tx/timer_q_reg[0]_i_1_n_0
    SLICE_X84Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.224 r  u_uart_tx/timer_q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.224    u_uart_tx/timer_q_reg[4]_i_1_n_0
    SLICE_X84Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.341 r  u_uart_tx/timer_q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.341    u_uart_tx/timer_q_reg[8]_i_1_n_0
    SLICE_X84Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.458 r  u_uart_tx/timer_q_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.458    u_uart_tx/timer_q_reg[12]_i_1_n_0
    SLICE_X84Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.575 r  u_uart_tx/timer_q_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.575    u_uart_tx/timer_q_reg[16]_i_1_n_0
    SLICE_X84Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.692 r  u_uart_tx/timer_q_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.692    u_uart_tx/timer_q_reg[20]_i_1_n_0
    SLICE_X84Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.809 r  u_uart_tx/timer_q_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.809    u_uart_tx/timer_q_reg[24]_i_1_n_0
    SLICE_X84Y74         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    13.124 r  u_uart_tx/timer_q_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000    13.124    u_uart_tx_n_28
    SLICE_X84Y74         FDCE                                         r  timer_q_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     5.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.683    10.105    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     6.411 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     8.334    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.425 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=4260, routed)        1.590    10.016    clk_phy_sys
    SLICE_X84Y74         FDCE                                         r  timer_q_reg[31]/C
                         clock pessimism              0.275    10.291    
                         clock uncertainty           -0.072    10.219    
    SLICE_X84Y74         FDCE (Setup_fdce_C_D)        0.109    10.328    timer_q_reg[31]
  -------------------------------------------------------------------
                         required time                         10.328    
                         arrival time                         -13.124    
  -------------------------------------------------------------------
                         slack                                 -2.796    

Slack (VIOLATED) :        -2.720ns  (required time - arrival time)
  Source:                 timer_q_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            timer_q_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_phy_sys_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_phy_sys_clk_wiz_0 rise@5.000ns - clk_phy_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.729ns  (logic 2.840ns (36.746%)  route 4.889ns (63.254%))
  Logic Levels:           15  (CARRY4=8 LUT6=7)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 10.016 - 5.000 ) 
    Source Clock Delay      (SCD):    5.320ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.809     5.412    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.604 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=4260, routed)        1.715     5.320    clk_phy_sys
    SLICE_X84Y70         FDCE                                         r  timer_q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y70         FDCE (Prop_fdce_C_Q)         0.518     5.838 r  timer_q_reg[12]/Q
                         net (fo=10, routed)          0.891     6.729    u_uart_tx/timer_q_reg[12]
    SLICE_X85Y70         LUT6 (Prop_lut6_I0_O)        0.124     6.853 r  u_uart_tx/FSM_onehot_current_state_q[10]_i_7/O
                         net (fo=1, routed)           0.640     7.493    u_uart_tx/FSM_onehot_current_state_q[10]_i_7_n_0
    SLICE_X85Y70         LUT6 (Prop_lut6_I5_O)        0.124     7.617 r  u_uart_tx/FSM_onehot_current_state_q[10]_i_2/O
                         net (fo=33, routed)          0.403     8.020    u_uart_tx/FSM_onehot_current_state_q[10]_i_2_n_0
    SLICE_X85Y68         LUT6 (Prop_lut6_I3_O)        0.124     8.144 r  u_uart_tx/FSM_onehot_current_state_q[24]_i_4/O
                         net (fo=51, routed)          0.847     8.991    u_uart_tx/FSM_onehot_current_state_q[24]_i_4_n_0
    SLICE_X84Y66         LUT6 (Prop_lut6_I2_O)        0.124     9.115 r  u_uart_tx/decay_timer_target_q[27]_i_29/O
                         net (fo=2, routed)           0.576     9.691    u_uart_tx/decay_timer_target_q[27]_i_29_n_0
    SLICE_X83Y66         LUT6 (Prop_lut6_I5_O)        0.124     9.815 r  u_uart_tx/timer_q[0]_i_12/O
                         net (fo=1, routed)           0.799    10.614    u_uart_tx/timer_q[0]_i_12_n_0
    SLICE_X85Y67         LUT6 (Prop_lut6_I2_O)        0.124    10.738 r  u_uart_tx/timer_q[0]_i_7/O
                         net (fo=33, routed)          0.733    11.470    u_uart_tx/timer_q[0]_i_7_n_0
    SLICE_X84Y67         LUT6 (Prop_lut6_I0_O)        0.124    11.594 r  u_uart_tx/timer_q[0]_i_6/O
                         net (fo=1, routed)           0.000    11.594    u_uart_tx/timer_q[0]_i_6_n_0
    SLICE_X84Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.107 r  u_uart_tx/timer_q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.107    u_uart_tx/timer_q_reg[0]_i_1_n_0
    SLICE_X84Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.224 r  u_uart_tx/timer_q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.224    u_uart_tx/timer_q_reg[4]_i_1_n_0
    SLICE_X84Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.341 r  u_uart_tx/timer_q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.341    u_uart_tx/timer_q_reg[8]_i_1_n_0
    SLICE_X84Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.458 r  u_uart_tx/timer_q_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.458    u_uart_tx/timer_q_reg[12]_i_1_n_0
    SLICE_X84Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.575 r  u_uart_tx/timer_q_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.575    u_uart_tx/timer_q_reg[16]_i_1_n_0
    SLICE_X84Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.692 r  u_uart_tx/timer_q_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.692    u_uart_tx/timer_q_reg[20]_i_1_n_0
    SLICE_X84Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.809 r  u_uart_tx/timer_q_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.809    u_uart_tx/timer_q_reg[24]_i_1_n_0
    SLICE_X84Y74         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.048 r  u_uart_tx/timer_q_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000    13.048    u_uart_tx_n_29
    SLICE_X84Y74         FDCE                                         r  timer_q_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     5.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.683    10.105    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     6.411 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     8.334    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.425 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=4260, routed)        1.590    10.016    clk_phy_sys
    SLICE_X84Y74         FDCE                                         r  timer_q_reg[30]/C
                         clock pessimism              0.275    10.291    
                         clock uncertainty           -0.072    10.219    
    SLICE_X84Y74         FDCE (Setup_fdce_C_D)        0.109    10.328    timer_q_reg[30]
  -------------------------------------------------------------------
                         required time                         10.328    
                         arrival time                         -13.048    
  -------------------------------------------------------------------
                         slack                                 -2.720    

Slack (VIOLATED) :        -2.700ns  (required time - arrival time)
  Source:                 timer_q_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            timer_q_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_phy_sys_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_phy_sys_clk_wiz_0 rise@5.000ns - clk_phy_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.709ns  (logic 2.820ns (36.582%)  route 4.889ns (63.418%))
  Logic Levels:           15  (CARRY4=8 LUT6=7)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 10.016 - 5.000 ) 
    Source Clock Delay      (SCD):    5.320ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.809     5.412    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.604 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=4260, routed)        1.715     5.320    clk_phy_sys
    SLICE_X84Y70         FDCE                                         r  timer_q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y70         FDCE (Prop_fdce_C_Q)         0.518     5.838 r  timer_q_reg[12]/Q
                         net (fo=10, routed)          0.891     6.729    u_uart_tx/timer_q_reg[12]
    SLICE_X85Y70         LUT6 (Prop_lut6_I0_O)        0.124     6.853 r  u_uart_tx/FSM_onehot_current_state_q[10]_i_7/O
                         net (fo=1, routed)           0.640     7.493    u_uart_tx/FSM_onehot_current_state_q[10]_i_7_n_0
    SLICE_X85Y70         LUT6 (Prop_lut6_I5_O)        0.124     7.617 r  u_uart_tx/FSM_onehot_current_state_q[10]_i_2/O
                         net (fo=33, routed)          0.403     8.020    u_uart_tx/FSM_onehot_current_state_q[10]_i_2_n_0
    SLICE_X85Y68         LUT6 (Prop_lut6_I3_O)        0.124     8.144 r  u_uart_tx/FSM_onehot_current_state_q[24]_i_4/O
                         net (fo=51, routed)          0.847     8.991    u_uart_tx/FSM_onehot_current_state_q[24]_i_4_n_0
    SLICE_X84Y66         LUT6 (Prop_lut6_I2_O)        0.124     9.115 r  u_uart_tx/decay_timer_target_q[27]_i_29/O
                         net (fo=2, routed)           0.576     9.691    u_uart_tx/decay_timer_target_q[27]_i_29_n_0
    SLICE_X83Y66         LUT6 (Prop_lut6_I5_O)        0.124     9.815 r  u_uart_tx/timer_q[0]_i_12/O
                         net (fo=1, routed)           0.799    10.614    u_uart_tx/timer_q[0]_i_12_n_0
    SLICE_X85Y67         LUT6 (Prop_lut6_I2_O)        0.124    10.738 r  u_uart_tx/timer_q[0]_i_7/O
                         net (fo=33, routed)          0.733    11.470    u_uart_tx/timer_q[0]_i_7_n_0
    SLICE_X84Y67         LUT6 (Prop_lut6_I0_O)        0.124    11.594 r  u_uart_tx/timer_q[0]_i_6/O
                         net (fo=1, routed)           0.000    11.594    u_uart_tx/timer_q[0]_i_6_n_0
    SLICE_X84Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.107 r  u_uart_tx/timer_q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.107    u_uart_tx/timer_q_reg[0]_i_1_n_0
    SLICE_X84Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.224 r  u_uart_tx/timer_q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.224    u_uart_tx/timer_q_reg[4]_i_1_n_0
    SLICE_X84Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.341 r  u_uart_tx/timer_q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.341    u_uart_tx/timer_q_reg[8]_i_1_n_0
    SLICE_X84Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.458 r  u_uart_tx/timer_q_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.458    u_uart_tx/timer_q_reg[12]_i_1_n_0
    SLICE_X84Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.575 r  u_uart_tx/timer_q_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.575    u_uart_tx/timer_q_reg[16]_i_1_n_0
    SLICE_X84Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.692 r  u_uart_tx/timer_q_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.692    u_uart_tx/timer_q_reg[20]_i_1_n_0
    SLICE_X84Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.809 r  u_uart_tx/timer_q_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.809    u_uart_tx/timer_q_reg[24]_i_1_n_0
    SLICE_X84Y74         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.028 r  u_uart_tx/timer_q_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000    13.028    u_uart_tx_n_31
    SLICE_X84Y74         FDCE                                         r  timer_q_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     5.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.683    10.105    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     6.411 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     8.334    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.425 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=4260, routed)        1.590    10.016    clk_phy_sys
    SLICE_X84Y74         FDCE                                         r  timer_q_reg[28]/C
                         clock pessimism              0.275    10.291    
                         clock uncertainty           -0.072    10.219    
    SLICE_X84Y74         FDCE (Setup_fdce_C_D)        0.109    10.328    timer_q_reg[28]
  -------------------------------------------------------------------
                         required time                         10.328    
                         arrival time                         -13.028    
  -------------------------------------------------------------------
                         slack                                 -2.700    

Slack (VIOLATED) :        -2.685ns  (required time - arrival time)
  Source:                 timer_q_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            timer_q_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_phy_sys_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_phy_sys_clk_wiz_0 rise@5.000ns - clk_phy_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.696ns  (logic 2.807ns (36.475%)  route 4.889ns (63.525%))
  Logic Levels:           14  (CARRY4=7 LUT6=7)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 10.018 - 5.000 ) 
    Source Clock Delay      (SCD):    5.320ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.809     5.412    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.604 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=4260, routed)        1.715     5.320    clk_phy_sys
    SLICE_X84Y70         FDCE                                         r  timer_q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y70         FDCE (Prop_fdce_C_Q)         0.518     5.838 r  timer_q_reg[12]/Q
                         net (fo=10, routed)          0.891     6.729    u_uart_tx/timer_q_reg[12]
    SLICE_X85Y70         LUT6 (Prop_lut6_I0_O)        0.124     6.853 r  u_uart_tx/FSM_onehot_current_state_q[10]_i_7/O
                         net (fo=1, routed)           0.640     7.493    u_uart_tx/FSM_onehot_current_state_q[10]_i_7_n_0
    SLICE_X85Y70         LUT6 (Prop_lut6_I5_O)        0.124     7.617 r  u_uart_tx/FSM_onehot_current_state_q[10]_i_2/O
                         net (fo=33, routed)          0.403     8.020    u_uart_tx/FSM_onehot_current_state_q[10]_i_2_n_0
    SLICE_X85Y68         LUT6 (Prop_lut6_I3_O)        0.124     8.144 r  u_uart_tx/FSM_onehot_current_state_q[24]_i_4/O
                         net (fo=51, routed)          0.847     8.991    u_uart_tx/FSM_onehot_current_state_q[24]_i_4_n_0
    SLICE_X84Y66         LUT6 (Prop_lut6_I2_O)        0.124     9.115 r  u_uart_tx/decay_timer_target_q[27]_i_29/O
                         net (fo=2, routed)           0.576     9.691    u_uart_tx/decay_timer_target_q[27]_i_29_n_0
    SLICE_X83Y66         LUT6 (Prop_lut6_I5_O)        0.124     9.815 r  u_uart_tx/timer_q[0]_i_12/O
                         net (fo=1, routed)           0.799    10.614    u_uart_tx/timer_q[0]_i_12_n_0
    SLICE_X85Y67         LUT6 (Prop_lut6_I2_O)        0.124    10.738 r  u_uart_tx/timer_q[0]_i_7/O
                         net (fo=33, routed)          0.733    11.470    u_uart_tx/timer_q[0]_i_7_n_0
    SLICE_X84Y67         LUT6 (Prop_lut6_I0_O)        0.124    11.594 r  u_uart_tx/timer_q[0]_i_6/O
                         net (fo=1, routed)           0.000    11.594    u_uart_tx/timer_q[0]_i_6_n_0
    SLICE_X84Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.107 r  u_uart_tx/timer_q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.107    u_uart_tx/timer_q_reg[0]_i_1_n_0
    SLICE_X84Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.224 r  u_uart_tx/timer_q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.224    u_uart_tx/timer_q_reg[4]_i_1_n_0
    SLICE_X84Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.341 r  u_uart_tx/timer_q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.341    u_uart_tx/timer_q_reg[8]_i_1_n_0
    SLICE_X84Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.458 r  u_uart_tx/timer_q_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.458    u_uart_tx/timer_q_reg[12]_i_1_n_0
    SLICE_X84Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.575 r  u_uart_tx/timer_q_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.575    u_uart_tx/timer_q_reg[16]_i_1_n_0
    SLICE_X84Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.692 r  u_uart_tx/timer_q_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.692    u_uart_tx/timer_q_reg[20]_i_1_n_0
    SLICE_X84Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.015 r  u_uart_tx/timer_q_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000    13.015    u_uart_tx_n_26
    SLICE_X84Y73         FDCE                                         r  timer_q_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     5.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.683    10.105    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     6.411 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     8.334    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.425 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=4260, routed)        1.592    10.018    clk_phy_sys
    SLICE_X84Y73         FDCE                                         r  timer_q_reg[25]/C
                         clock pessimism              0.275    10.293    
                         clock uncertainty           -0.072    10.221    
    SLICE_X84Y73         FDCE (Setup_fdce_C_D)        0.109    10.330    timer_q_reg[25]
  -------------------------------------------------------------------
                         required time                         10.330    
                         arrival time                         -13.015    
  -------------------------------------------------------------------
                         slack                                 -2.685    

Slack (VIOLATED) :        -2.677ns  (required time - arrival time)
  Source:                 timer_q_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            timer_q_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_phy_sys_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_phy_sys_clk_wiz_0 rise@5.000ns - clk_phy_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.688ns  (logic 2.799ns (36.409%)  route 4.889ns (63.591%))
  Logic Levels:           14  (CARRY4=7 LUT6=7)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 10.018 - 5.000 ) 
    Source Clock Delay      (SCD):    5.320ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.809     5.412    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.604 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=4260, routed)        1.715     5.320    clk_phy_sys
    SLICE_X84Y70         FDCE                                         r  timer_q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y70         FDCE (Prop_fdce_C_Q)         0.518     5.838 r  timer_q_reg[12]/Q
                         net (fo=10, routed)          0.891     6.729    u_uart_tx/timer_q_reg[12]
    SLICE_X85Y70         LUT6 (Prop_lut6_I0_O)        0.124     6.853 r  u_uart_tx/FSM_onehot_current_state_q[10]_i_7/O
                         net (fo=1, routed)           0.640     7.493    u_uart_tx/FSM_onehot_current_state_q[10]_i_7_n_0
    SLICE_X85Y70         LUT6 (Prop_lut6_I5_O)        0.124     7.617 r  u_uart_tx/FSM_onehot_current_state_q[10]_i_2/O
                         net (fo=33, routed)          0.403     8.020    u_uart_tx/FSM_onehot_current_state_q[10]_i_2_n_0
    SLICE_X85Y68         LUT6 (Prop_lut6_I3_O)        0.124     8.144 r  u_uart_tx/FSM_onehot_current_state_q[24]_i_4/O
                         net (fo=51, routed)          0.847     8.991    u_uart_tx/FSM_onehot_current_state_q[24]_i_4_n_0
    SLICE_X84Y66         LUT6 (Prop_lut6_I2_O)        0.124     9.115 r  u_uart_tx/decay_timer_target_q[27]_i_29/O
                         net (fo=2, routed)           0.576     9.691    u_uart_tx/decay_timer_target_q[27]_i_29_n_0
    SLICE_X83Y66         LUT6 (Prop_lut6_I5_O)        0.124     9.815 r  u_uart_tx/timer_q[0]_i_12/O
                         net (fo=1, routed)           0.799    10.614    u_uart_tx/timer_q[0]_i_12_n_0
    SLICE_X85Y67         LUT6 (Prop_lut6_I2_O)        0.124    10.738 r  u_uart_tx/timer_q[0]_i_7/O
                         net (fo=33, routed)          0.733    11.470    u_uart_tx/timer_q[0]_i_7_n_0
    SLICE_X84Y67         LUT6 (Prop_lut6_I0_O)        0.124    11.594 r  u_uart_tx/timer_q[0]_i_6/O
                         net (fo=1, routed)           0.000    11.594    u_uart_tx/timer_q[0]_i_6_n_0
    SLICE_X84Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.107 r  u_uart_tx/timer_q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.107    u_uart_tx/timer_q_reg[0]_i_1_n_0
    SLICE_X84Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.224 r  u_uart_tx/timer_q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.224    u_uart_tx/timer_q_reg[4]_i_1_n_0
    SLICE_X84Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.341 r  u_uart_tx/timer_q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.341    u_uart_tx/timer_q_reg[8]_i_1_n_0
    SLICE_X84Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.458 r  u_uart_tx/timer_q_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.458    u_uart_tx/timer_q_reg[12]_i_1_n_0
    SLICE_X84Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.575 r  u_uart_tx/timer_q_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.575    u_uart_tx/timer_q_reg[16]_i_1_n_0
    SLICE_X84Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.692 r  u_uart_tx/timer_q_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.692    u_uart_tx/timer_q_reg[20]_i_1_n_0
    SLICE_X84Y73         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    13.007 r  u_uart_tx/timer_q_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000    13.007    u_uart_tx_n_24
    SLICE_X84Y73         FDCE                                         r  timer_q_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     5.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.683    10.105    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     6.411 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     8.334    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.425 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=4260, routed)        1.592    10.018    clk_phy_sys
    SLICE_X84Y73         FDCE                                         r  timer_q_reg[27]/C
                         clock pessimism              0.275    10.293    
                         clock uncertainty           -0.072    10.221    
    SLICE_X84Y73         FDCE (Setup_fdce_C_D)        0.109    10.330    timer_q_reg[27]
  -------------------------------------------------------------------
                         required time                         10.330    
                         arrival time                         -13.007    
  -------------------------------------------------------------------
                         slack                                 -2.677    

Slack (VIOLATED) :        -2.611ns  (required time - arrival time)
  Source:                 write_data_q_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bit_errors_q_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_phy_sys_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_phy_sys_clk_wiz_0 rise@5.000ns - clk_phy_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.294ns  (logic 1.856ns (25.444%)  route 5.438ns (74.556%))
  Logic Levels:           8  (CARRY4=1 LUT3=3 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 10.020 - 5.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.809     5.412    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.604 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=4260, routed)        1.721     5.326    clk_phy_sys
    SLICE_X83Y84         FDCE                                         r  write_data_q_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y84         FDCE (Prop_fdce_C_Q)         0.456     5.782 r  write_data_q_reg[21]/Q
                         net (fo=16, routed)          1.396     7.177    p_1_in59_in
    SLICE_X84Y90         LUT6 (Prop_lut6_I0_O)        0.124     7.301 r  bit_errors_q[7]_i_33/O
                         net (fo=5, routed)           0.470     7.772    bit_errors_q[7]_i_33_n_0
    SLICE_X83Y90         LUT3 (Prop_lut3_I2_O)        0.124     7.896 r  bit_errors_q[3]_i_61/O
                         net (fo=3, routed)           1.153     9.048    bit_errors_q[3]_i_61_n_0
    SLICE_X82Y90         LUT5 (Prop_lut5_I0_O)        0.124     9.172 r  bit_errors_q[7]_i_21/O
                         net (fo=3, routed)           0.977    10.149    bit_errors_q[7]_i_21_n_0
    SLICE_X81Y87         LUT3 (Prop_lut3_I2_O)        0.124    10.273 r  bit_errors_q[7]_i_26/O
                         net (fo=2, routed)           0.675    10.948    bit_errors_q[7]_i_26_n_0
    SLICE_X80Y87         LUT5 (Prop_lut5_I0_O)        0.124    11.072 r  bit_errors_q[7]_i_11/O
                         net (fo=3, routed)           0.461    11.533    bit_errors_q[7]_i_11_n_0
    SLICE_X78Y88         LUT3 (Prop_lut3_I1_O)        0.124    11.657 r  bit_errors_q[7]_i_3/O
                         net (fo=2, routed)           0.307    11.964    bit_errors_q[7]_i_3_n_0
    SLICE_X79Y88         LUT4 (Prop_lut4_I0_O)        0.124    12.088 r  bit_errors_q[7]_i_6/O
                         net (fo=1, routed)           0.000    12.088    bit_errors_q[7]_i_6_n_0
    SLICE_X79Y88         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.620 r  bit_errors_q_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.620    count_bit_errors[7]
    SLICE_X79Y88         FDCE                                         r  bit_errors_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     5.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.683    10.105    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     6.411 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     8.334    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.425 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=4260, routed)        1.594    10.020    clk_phy_sys
    SLICE_X79Y88         FDCE                                         r  bit_errors_q_reg[7]/C
                         clock pessimism              0.259    10.279    
                         clock uncertainty           -0.072    10.207    
    SLICE_X79Y88         FDCE (Setup_fdce_C_D)       -0.198    10.009    bit_errors_q_reg[7]
  -------------------------------------------------------------------
                         required time                         10.009    
                         arrival time                         -12.620    
  -------------------------------------------------------------------
                         slack                                 -2.611    

Slack (VIOLATED) :        -2.601ns  (required time - arrival time)
  Source:                 timer_q_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            timer_q_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_phy_sys_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_phy_sys_clk_wiz_0 rise@5.000ns - clk_phy_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.612ns  (logic 2.723ns (35.774%)  route 4.889ns (64.226%))
  Logic Levels:           14  (CARRY4=7 LUT6=7)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 10.018 - 5.000 ) 
    Source Clock Delay      (SCD):    5.320ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.809     5.412    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.604 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=4260, routed)        1.715     5.320    clk_phy_sys
    SLICE_X84Y70         FDCE                                         r  timer_q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y70         FDCE (Prop_fdce_C_Q)         0.518     5.838 r  timer_q_reg[12]/Q
                         net (fo=10, routed)          0.891     6.729    u_uart_tx/timer_q_reg[12]
    SLICE_X85Y70         LUT6 (Prop_lut6_I0_O)        0.124     6.853 r  u_uart_tx/FSM_onehot_current_state_q[10]_i_7/O
                         net (fo=1, routed)           0.640     7.493    u_uart_tx/FSM_onehot_current_state_q[10]_i_7_n_0
    SLICE_X85Y70         LUT6 (Prop_lut6_I5_O)        0.124     7.617 r  u_uart_tx/FSM_onehot_current_state_q[10]_i_2/O
                         net (fo=33, routed)          0.403     8.020    u_uart_tx/FSM_onehot_current_state_q[10]_i_2_n_0
    SLICE_X85Y68         LUT6 (Prop_lut6_I3_O)        0.124     8.144 r  u_uart_tx/FSM_onehot_current_state_q[24]_i_4/O
                         net (fo=51, routed)          0.847     8.991    u_uart_tx/FSM_onehot_current_state_q[24]_i_4_n_0
    SLICE_X84Y66         LUT6 (Prop_lut6_I2_O)        0.124     9.115 r  u_uart_tx/decay_timer_target_q[27]_i_29/O
                         net (fo=2, routed)           0.576     9.691    u_uart_tx/decay_timer_target_q[27]_i_29_n_0
    SLICE_X83Y66         LUT6 (Prop_lut6_I5_O)        0.124     9.815 r  u_uart_tx/timer_q[0]_i_12/O
                         net (fo=1, routed)           0.799    10.614    u_uart_tx/timer_q[0]_i_12_n_0
    SLICE_X85Y67         LUT6 (Prop_lut6_I2_O)        0.124    10.738 r  u_uart_tx/timer_q[0]_i_7/O
                         net (fo=33, routed)          0.733    11.470    u_uart_tx/timer_q[0]_i_7_n_0
    SLICE_X84Y67         LUT6 (Prop_lut6_I0_O)        0.124    11.594 r  u_uart_tx/timer_q[0]_i_6/O
                         net (fo=1, routed)           0.000    11.594    u_uart_tx/timer_q[0]_i_6_n_0
    SLICE_X84Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.107 r  u_uart_tx/timer_q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.107    u_uart_tx/timer_q_reg[0]_i_1_n_0
    SLICE_X84Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.224 r  u_uart_tx/timer_q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.224    u_uart_tx/timer_q_reg[4]_i_1_n_0
    SLICE_X84Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.341 r  u_uart_tx/timer_q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.341    u_uart_tx/timer_q_reg[8]_i_1_n_0
    SLICE_X84Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.458 r  u_uart_tx/timer_q_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.458    u_uart_tx/timer_q_reg[12]_i_1_n_0
    SLICE_X84Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.575 r  u_uart_tx/timer_q_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.575    u_uart_tx/timer_q_reg[16]_i_1_n_0
    SLICE_X84Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.692 r  u_uart_tx/timer_q_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.692    u_uart_tx/timer_q_reg[20]_i_1_n_0
    SLICE_X84Y73         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.931 r  u_uart_tx/timer_q_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000    12.931    u_uart_tx_n_25
    SLICE_X84Y73         FDCE                                         r  timer_q_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     5.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.683    10.105    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     6.411 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     8.334    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.425 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=4260, routed)        1.592    10.018    clk_phy_sys
    SLICE_X84Y73         FDCE                                         r  timer_q_reg[26]/C
                         clock pessimism              0.275    10.293    
                         clock uncertainty           -0.072    10.221    
    SLICE_X84Y73         FDCE (Setup_fdce_C_D)        0.109    10.330    timer_q_reg[26]
  -------------------------------------------------------------------
                         required time                         10.330    
                         arrival time                         -12.931    
  -------------------------------------------------------------------
                         slack                                 -2.601    

Slack (VIOLATED) :        -2.581ns  (required time - arrival time)
  Source:                 timer_q_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            timer_q_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_phy_sys_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_phy_sys_clk_wiz_0 rise@5.000ns - clk_phy_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.592ns  (logic 2.703ns (35.605%)  route 4.889ns (64.395%))
  Logic Levels:           14  (CARRY4=7 LUT6=7)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 10.018 - 5.000 ) 
    Source Clock Delay      (SCD):    5.320ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.809     5.412    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.604 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=4260, routed)        1.715     5.320    clk_phy_sys
    SLICE_X84Y70         FDCE                                         r  timer_q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y70         FDCE (Prop_fdce_C_Q)         0.518     5.838 r  timer_q_reg[12]/Q
                         net (fo=10, routed)          0.891     6.729    u_uart_tx/timer_q_reg[12]
    SLICE_X85Y70         LUT6 (Prop_lut6_I0_O)        0.124     6.853 r  u_uart_tx/FSM_onehot_current_state_q[10]_i_7/O
                         net (fo=1, routed)           0.640     7.493    u_uart_tx/FSM_onehot_current_state_q[10]_i_7_n_0
    SLICE_X85Y70         LUT6 (Prop_lut6_I5_O)        0.124     7.617 r  u_uart_tx/FSM_onehot_current_state_q[10]_i_2/O
                         net (fo=33, routed)          0.403     8.020    u_uart_tx/FSM_onehot_current_state_q[10]_i_2_n_0
    SLICE_X85Y68         LUT6 (Prop_lut6_I3_O)        0.124     8.144 r  u_uart_tx/FSM_onehot_current_state_q[24]_i_4/O
                         net (fo=51, routed)          0.847     8.991    u_uart_tx/FSM_onehot_current_state_q[24]_i_4_n_0
    SLICE_X84Y66         LUT6 (Prop_lut6_I2_O)        0.124     9.115 r  u_uart_tx/decay_timer_target_q[27]_i_29/O
                         net (fo=2, routed)           0.576     9.691    u_uart_tx/decay_timer_target_q[27]_i_29_n_0
    SLICE_X83Y66         LUT6 (Prop_lut6_I5_O)        0.124     9.815 r  u_uart_tx/timer_q[0]_i_12/O
                         net (fo=1, routed)           0.799    10.614    u_uart_tx/timer_q[0]_i_12_n_0
    SLICE_X85Y67         LUT6 (Prop_lut6_I2_O)        0.124    10.738 r  u_uart_tx/timer_q[0]_i_7/O
                         net (fo=33, routed)          0.733    11.470    u_uart_tx/timer_q[0]_i_7_n_0
    SLICE_X84Y67         LUT6 (Prop_lut6_I0_O)        0.124    11.594 r  u_uart_tx/timer_q[0]_i_6/O
                         net (fo=1, routed)           0.000    11.594    u_uart_tx/timer_q[0]_i_6_n_0
    SLICE_X84Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.107 r  u_uart_tx/timer_q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.107    u_uart_tx/timer_q_reg[0]_i_1_n_0
    SLICE_X84Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.224 r  u_uart_tx/timer_q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.224    u_uart_tx/timer_q_reg[4]_i_1_n_0
    SLICE_X84Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.341 r  u_uart_tx/timer_q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.341    u_uart_tx/timer_q_reg[8]_i_1_n_0
    SLICE_X84Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.458 r  u_uart_tx/timer_q_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.458    u_uart_tx/timer_q_reg[12]_i_1_n_0
    SLICE_X84Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.575 r  u_uart_tx/timer_q_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.575    u_uart_tx/timer_q_reg[16]_i_1_n_0
    SLICE_X84Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.692 r  u_uart_tx/timer_q_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.692    u_uart_tx/timer_q_reg[20]_i_1_n_0
    SLICE_X84Y73         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.911 r  u_uart_tx/timer_q_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000    12.911    u_uart_tx_n_27
    SLICE_X84Y73         FDCE                                         r  timer_q_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     5.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.683    10.105    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     6.411 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     8.334    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.425 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=4260, routed)        1.592    10.018    clk_phy_sys
    SLICE_X84Y73         FDCE                                         r  timer_q_reg[24]/C
                         clock pessimism              0.275    10.293    
                         clock uncertainty           -0.072    10.221    
    SLICE_X84Y73         FDCE (Setup_fdce_C_D)        0.109    10.330    timer_q_reg[24]
  -------------------------------------------------------------------
                         required time                         10.330    
                         arrival time                         -12.911    
  -------------------------------------------------------------------
                         slack                                 -2.581    

Slack (VIOLATED) :        -2.567ns  (required time - arrival time)
  Source:                 timer_q_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            timer_q_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_phy_sys_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_phy_sys_clk_wiz_0 rise@5.000ns - clk_phy_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.579ns  (logic 2.690ns (35.494%)  route 4.889ns (64.506%))
  Logic Levels:           13  (CARRY4=6 LUT6=7)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.019ns = ( 10.019 - 5.000 ) 
    Source Clock Delay      (SCD):    5.320ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.809     5.412    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.604 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=4260, routed)        1.715     5.320    clk_phy_sys
    SLICE_X84Y70         FDCE                                         r  timer_q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y70         FDCE (Prop_fdce_C_Q)         0.518     5.838 r  timer_q_reg[12]/Q
                         net (fo=10, routed)          0.891     6.729    u_uart_tx/timer_q_reg[12]
    SLICE_X85Y70         LUT6 (Prop_lut6_I0_O)        0.124     6.853 r  u_uart_tx/FSM_onehot_current_state_q[10]_i_7/O
                         net (fo=1, routed)           0.640     7.493    u_uart_tx/FSM_onehot_current_state_q[10]_i_7_n_0
    SLICE_X85Y70         LUT6 (Prop_lut6_I5_O)        0.124     7.617 r  u_uart_tx/FSM_onehot_current_state_q[10]_i_2/O
                         net (fo=33, routed)          0.403     8.020    u_uart_tx/FSM_onehot_current_state_q[10]_i_2_n_0
    SLICE_X85Y68         LUT6 (Prop_lut6_I3_O)        0.124     8.144 r  u_uart_tx/FSM_onehot_current_state_q[24]_i_4/O
                         net (fo=51, routed)          0.847     8.991    u_uart_tx/FSM_onehot_current_state_q[24]_i_4_n_0
    SLICE_X84Y66         LUT6 (Prop_lut6_I2_O)        0.124     9.115 r  u_uart_tx/decay_timer_target_q[27]_i_29/O
                         net (fo=2, routed)           0.576     9.691    u_uart_tx/decay_timer_target_q[27]_i_29_n_0
    SLICE_X83Y66         LUT6 (Prop_lut6_I5_O)        0.124     9.815 r  u_uart_tx/timer_q[0]_i_12/O
                         net (fo=1, routed)           0.799    10.614    u_uart_tx/timer_q[0]_i_12_n_0
    SLICE_X85Y67         LUT6 (Prop_lut6_I2_O)        0.124    10.738 r  u_uart_tx/timer_q[0]_i_7/O
                         net (fo=33, routed)          0.733    11.470    u_uart_tx/timer_q[0]_i_7_n_0
    SLICE_X84Y67         LUT6 (Prop_lut6_I0_O)        0.124    11.594 r  u_uart_tx/timer_q[0]_i_6/O
                         net (fo=1, routed)           0.000    11.594    u_uart_tx/timer_q[0]_i_6_n_0
    SLICE_X84Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.107 r  u_uart_tx/timer_q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.107    u_uart_tx/timer_q_reg[0]_i_1_n_0
    SLICE_X84Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.224 r  u_uart_tx/timer_q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.224    u_uart_tx/timer_q_reg[4]_i_1_n_0
    SLICE_X84Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.341 r  u_uart_tx/timer_q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.341    u_uart_tx/timer_q_reg[8]_i_1_n_0
    SLICE_X84Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.458 r  u_uart_tx/timer_q_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.458    u_uart_tx/timer_q_reg[12]_i_1_n_0
    SLICE_X84Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.575 r  u_uart_tx/timer_q_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.575    u_uart_tx/timer_q_reg[16]_i_1_n_0
    SLICE_X84Y72         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.898 r  u_uart_tx/timer_q_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000    12.898    u_uart_tx_n_22
    SLICE_X84Y72         FDCE                                         r  timer_q_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     5.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.683    10.105    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     6.411 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     8.334    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.425 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=4260, routed)        1.593    10.019    clk_phy_sys
    SLICE_X84Y72         FDCE                                         r  timer_q_reg[21]/C
                         clock pessimism              0.275    10.294    
                         clock uncertainty           -0.072    10.222    
    SLICE_X84Y72         FDCE (Setup_fdce_C_D)        0.109    10.331    timer_q_reg[21]
  -------------------------------------------------------------------
                         required time                         10.331    
                         arrival time                         -12.898    
  -------------------------------------------------------------------
                         slack                                 -2.567    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRLC32E clocked by clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_phy_sys_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_phy_sys_clk_wiz_0 rise@0.000ns - clk_phy_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.128ns (42.335%)  route 0.174ns (57.665%))
  Logic Levels:           0  
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.624     1.544    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.922 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=4260, routed)        0.565     1.486    <hidden>
    SLICE_X68Y100        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y100        FDRE (Prop_fdre_C_Q)         0.128     1.614 r  <hidden>
                         net (fo=25, routed)          0.174     1.789    <hidden>
    SLICE_X70Y97         SRLC32E                                      r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.898     2.063    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.167 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=4260, routed)        0.839     2.006    <hidden>
    SLICE_X70Y97         SRLC32E                                      r  <hidden>
                         clock pessimism             -0.245     1.760    
    SLICE_X70Y97         SRLC32E (Hold_srlc32e_CLK_CE)
                                                     -0.007     1.753    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.753    
                         arrival time                           1.789    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_phy_sys_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_phy_sys_clk_wiz_0 rise@0.000ns - clk_phy_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.128ns (42.335%)  route 0.174ns (57.665%))
  Logic Levels:           0  
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.624     1.544    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.922 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=4260, routed)        0.565     1.486    <hidden>
    SLICE_X68Y100        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y100        FDRE (Prop_fdre_C_Q)         0.128     1.614 r  <hidden>
                         net (fo=25, routed)          0.174     1.789    <hidden>
    SLICE_X70Y97         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.898     2.063    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.167 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=4260, routed)        0.839     2.006    <hidden>
    SLICE_X70Y97         SRL16E                                       r  <hidden>
                         clock pessimism             -0.245     1.760    
    SLICE_X70Y97         SRL16E (Hold_srl16e_CLK_CE)
                                                     -0.007     1.753    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.753    
                         arrival time                           1.789    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRLC32E clocked by clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_phy_sys_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_phy_sys_clk_wiz_0 rise@0.000ns - clk_phy_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.128ns (42.335%)  route 0.174ns (57.665%))
  Logic Levels:           0  
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.624     1.544    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.922 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=4260, routed)        0.565     1.486    <hidden>
    SLICE_X68Y100        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y100        FDRE (Prop_fdre_C_Q)         0.128     1.614 r  <hidden>
                         net (fo=25, routed)          0.174     1.789    <hidden>
    SLICE_X70Y97         SRLC32E                                      r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.898     2.063    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.167 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=4260, routed)        0.839     2.006    <hidden>
    SLICE_X70Y97         SRLC32E                                      r  <hidden>
                         clock pessimism             -0.245     1.760    
    SLICE_X70Y97         SRLC32E (Hold_srlc32e_CLK_CE)
                                                     -0.007     1.753    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.753    
                         arrival time                           1.789    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_phy_sys_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_phy_sys_clk_wiz_0 rise@0.000ns - clk_phy_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.128ns (42.335%)  route 0.174ns (57.665%))
  Logic Levels:           0  
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.624     1.544    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.922 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=4260, routed)        0.565     1.486    <hidden>
    SLICE_X68Y100        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y100        FDRE (Prop_fdre_C_Q)         0.128     1.614 r  <hidden>
                         net (fo=25, routed)          0.174     1.789    <hidden>
    SLICE_X70Y97         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.898     2.063    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.167 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=4260, routed)        0.839     2.006    <hidden>
    SLICE_X70Y97         SRL16E                                       r  <hidden>
                         clock pessimism             -0.245     1.760    
    SLICE_X70Y97         SRL16E (Hold_srl16e_CLK_CE)
                                                     -0.007     1.753    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.753    
                         arrival time                           1.789    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRLC32E clocked by clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_phy_sys_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_phy_sys_clk_wiz_0 rise@0.000ns - clk_phy_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.128ns (42.335%)  route 0.174ns (57.665%))
  Logic Levels:           0  
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.624     1.544    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.922 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=4260, routed)        0.565     1.486    <hidden>
    SLICE_X68Y100        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y100        FDRE (Prop_fdre_C_Q)         0.128     1.614 r  <hidden>
                         net (fo=25, routed)          0.174     1.789    <hidden>
    SLICE_X70Y97         SRLC32E                                      r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.898     2.063    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.167 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=4260, routed)        0.839     2.006    <hidden>
    SLICE_X70Y97         SRLC32E                                      r  <hidden>
                         clock pessimism             -0.245     1.760    
    SLICE_X70Y97         SRLC32E (Hold_srlc32e_CLK_CE)
                                                     -0.007     1.753    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.753    
                         arrival time                           1.789    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_phy_sys_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_phy_sys_clk_wiz_0 rise@0.000ns - clk_phy_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.128ns (42.335%)  route 0.174ns (57.665%))
  Logic Levels:           0  
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.624     1.544    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.922 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=4260, routed)        0.565     1.486    <hidden>
    SLICE_X68Y100        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y100        FDRE (Prop_fdre_C_Q)         0.128     1.614 r  <hidden>
                         net (fo=25, routed)          0.174     1.789    <hidden>
    SLICE_X70Y97         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.898     2.063    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.167 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=4260, routed)        0.839     2.006    <hidden>
    SLICE_X70Y97         SRL16E                                       r  <hidden>
                         clock pessimism             -0.245     1.760    
    SLICE_X70Y97         SRL16E (Hold_srl16e_CLK_CE)
                                                     -0.007     1.753    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.753    
                         arrival time                           1.789    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRLC32E clocked by clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_phy_sys_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_phy_sys_clk_wiz_0 rise@0.000ns - clk_phy_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.128ns (42.335%)  route 0.174ns (57.665%))
  Logic Levels:           0  
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.624     1.544    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.922 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=4260, routed)        0.565     1.486    <hidden>
    SLICE_X68Y100        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y100        FDRE (Prop_fdre_C_Q)         0.128     1.614 r  <hidden>
                         net (fo=25, routed)          0.174     1.789    <hidden>
    SLICE_X70Y97         SRLC32E                                      r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.898     2.063    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.167 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=4260, routed)        0.839     2.006    <hidden>
    SLICE_X70Y97         SRLC32E                                      r  <hidden>
                         clock pessimism             -0.245     1.760    
    SLICE_X70Y97         SRLC32E (Hold_srlc32e_CLK_CE)
                                                     -0.007     1.753    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.753    
                         arrival time                           1.789    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_phy_sys_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_phy_sys_clk_wiz_0 rise@0.000ns - clk_phy_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.128ns (42.335%)  route 0.174ns (57.665%))
  Logic Levels:           0  
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.624     1.544    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.922 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=4260, routed)        0.565     1.486    <hidden>
    SLICE_X68Y100        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y100        FDRE (Prop_fdre_C_Q)         0.128     1.614 r  <hidden>
                         net (fo=25, routed)          0.174     1.789    <hidden>
    SLICE_X70Y97         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.898     2.063    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.167 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=4260, routed)        0.839     2.006    <hidden>
    SLICE_X70Y97         SRL16E                                       r  <hidden>
                         clock pessimism             -0.245     1.760    
    SLICE_X70Y97         SRL16E (Hold_srl16e_CLK_CE)
                                                     -0.007     1.753    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.753    
                         arrival time                           1.789    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_phy_sys_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_phy_sys_clk_wiz_0 rise@0.000ns - clk_phy_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.446ns  (logic 0.250ns (55.997%)  route 0.196ns (44.003%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.624     1.544    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.922 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=4260, routed)        0.561     1.482    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/clk
    SLICE_X53Y100        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y100        FDRE (Prop_fdre_C_Q)         0.141     1.623 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[3]/Q
                         net (fo=3, routed)           0.196     1.820    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[16]_0[3]
    SLICE_X56Y98         LUT3 (Prop_lut3_I1_O)        0.045     1.865 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd[0]_i_7/O
                         net (fo=1, routed)           0.000     1.865    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd[0]_i_7_n_0
    SLICE_X56Y98         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.929 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     1.929    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[0]_i_2_n_4
    SLICE_X56Y98         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.898     2.063    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.167 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=4260, routed)        0.834     2.001    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/clk
    SLICE_X56Y98         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[3]/C
                         clock pessimism             -0.245     1.755    
    SLICE_X56Y98         FDRE (Hold_fdre_C_D)         0.134     1.889    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.889    
                         arrival time                           1.929    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_phy_sys_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_phy_sys_clk_wiz_0 rise@0.000ns - clk_phy_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.457ns  (logic 0.256ns (56.063%)  route 0.201ns (43.937%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.624     1.544    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.922 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=4260, routed)        0.561     1.482    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/clk
    SLICE_X53Y100        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y100        FDRE (Prop_fdre_C_Q)         0.141     1.623 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[4]/Q
                         net (fo=3, routed)           0.201     1.824    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[16]_0[4]
    SLICE_X56Y99         LUT3 (Prop_lut3_I1_O)        0.045     1.869 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd[4]_i_9/O
                         net (fo=1, routed)           0.000     1.869    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd[4]_i_9_n_0
    SLICE_X56Y99         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.939 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.939    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[4]_i_1_n_7
    SLICE_X56Y99         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.898     2.063    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.167 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=4260, routed)        0.834     2.001    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/clk
    SLICE_X56Y99         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[4]/C
                         clock pessimism             -0.245     1.755    
    SLICE_X56Y99         FDRE (Hold_fdre_C_D)         0.134     1.889    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.889    
                         arrival time                           1.939    
  -------------------------------------------------------------------
                         slack                                  0.050    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_phy_sys_clk_wiz_0
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         5.000       2.056      RAMB18_X2Y18     <hidden>
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         5.000       2.056      RAMB18_X2Y18     <hidden>
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         5.000       2.056      RAMB36_X1Y9      <hidden>
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         5.000       2.056      RAMB36_X1Y9      <hidden>
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         5.000       2.056      RAMB36_X1Y10     <hidden>
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         5.000       2.056      RAMB36_X1Y10     <hidden>
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         5.000       2.056      RAMB36_X1Y8      <hidden>
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         5.000       2.056      RAMB36_X1Y8      <hidden>
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         5.000       2.056      RAMB36_X1Y11     <hidden>
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         5.000       2.056      RAMB36_X1Y11     <hidden>
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       5.000       208.360    MMCME2_ADV_X0Y0  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         2.500       1.250      SLICE_X60Y97     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         2.500       1.250      SLICE_X60Y97     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         2.500       1.250      SLICE_X60Y97     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         2.500       1.250      SLICE_X60Y97     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         2.500       1.250      SLICE_X60Y97     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         2.500       1.250      SLICE_X60Y97     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         2.500       1.250      SLICE_X60Y97     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         2.500       1.250      SLICE_X60Y97     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         2.500       1.250      SLICE_X60Y97     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         2.500       1.250      SLICE_X60Y97     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         2.500       1.250      SLICE_X60Y97     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         2.500       1.250      SLICE_X60Y97     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         2.500       1.250      SLICE_X60Y97     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         2.500       1.250      SLICE_X60Y97     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         2.500       1.250      SLICE_X60Y97     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         2.500       1.250      SLICE_X60Y97     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         2.500       1.250      SLICE_X60Y97     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         2.500       1.250      SLICE_X60Y97     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         2.500       1.250      SLICE_X60Y97     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         2.500       1.250      SLICE_X60Y97     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { u_clk_wiz/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y5    u_clk_wiz/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  u_clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  u_clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  u_clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  u_clk_wiz/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_phy_sys_clk_wiz_0
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack        3.699ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.699ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        1.034ns  (logic 0.419ns (40.508%)  route 0.615ns (59.492%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y97                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X59Y97         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.615     1.034    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X57Y97         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X57Y97         FDCE (Setup_fdce_C_D)       -0.267     4.733    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          4.733    
                         arrival time                          -1.034    
  -------------------------------------------------------------------
                         slack                                  3.699    

Slack (MET) :             3.732ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        1.221ns  (logic 0.456ns (37.348%)  route 0.765ns (62.652%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y97                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X59Y97         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.765     1.221    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X58Y97         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X58Y97         FDCE (Setup_fdce_C_D)       -0.047     4.953    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          4.953    
                         arrival time                          -1.221    
  -------------------------------------------------------------------
                         slack                                  3.732    

Slack (MET) :             3.749ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        1.029ns  (logic 0.419ns (40.726%)  route 0.610ns (59.274%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y93                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X45Y93         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.610     1.029    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X42Y92         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X42Y92         FDCE (Setup_fdce_C_D)       -0.222     4.778    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          4.778    
                         arrival time                          -1.029    
  -------------------------------------------------------------------
                         slack                                  3.749    

Slack (MET) :             3.774ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        1.008ns  (logic 0.419ns (41.575%)  route 0.589ns (58.425%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y97                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X59Y97         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.589     1.008    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X58Y97         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X58Y97         FDCE (Setup_fdce_C_D)       -0.218     4.782    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          4.782    
                         arrival time                          -1.008    
  -------------------------------------------------------------------
                         slack                                  3.774    

Slack (MET) :             3.862ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        1.043ns  (logic 0.456ns (43.704%)  route 0.587ns (56.296%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y93                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X44Y93         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.587     1.043    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X44Y92         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X44Y92         FDCE (Setup_fdce_C_D)       -0.095     4.905    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          4.905    
                         arrival time                          -1.043    
  -------------------------------------------------------------------
                         slack                                  3.862    

Slack (MET) :             3.897ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        1.056ns  (logic 0.456ns (43.165%)  route 0.600ns (56.835%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y93                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X45Y93         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.600     1.056    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X42Y93         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X42Y93         FDCE (Setup_fdce_C_D)       -0.047     4.953    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          4.953    
                         arrival time                          -1.056    
  -------------------------------------------------------------------
                         slack                                  3.897    

Slack (MET) :             3.906ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.876ns  (logic 0.419ns (47.815%)  route 0.457ns (52.185%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y93                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X44Y93         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.457     0.876    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X42Y93         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X42Y93         FDCE (Setup_fdce_C_D)       -0.218     4.782    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          4.782    
                         arrival time                          -0.876    
  -------------------------------------------------------------------
                         slack                                  3.906    

Slack (MET) :             4.009ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.946ns  (logic 0.456ns (48.178%)  route 0.490ns (51.822%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y97                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X59Y97         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.490     0.946    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X58Y97         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X58Y97         FDCE (Setup_fdce_C_D)       -0.045     4.955    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          4.955    
                         arrival time                          -0.946    
  -------------------------------------------------------------------
                         slack                                  4.009    





---------------------------------------------------------------------------------------------------
From Clock:  clk_phy_sys_clk_wiz_0
  To Clock:  sys_clk_pin

Setup :            3  Failing Endpoints,  Worst Slack       -0.145ns,  Total Violation       -0.342ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.234ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.145ns  (required time - arrival time)
  Source:                 uart_msg_idx_q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_uart_tx/tx_data_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - clk_phy_sys_clk_wiz_0 rise@5.000ns)
  Data Path Delay:        4.880ns  (logic 1.393ns (28.544%)  route 3.487ns (71.456%))
  Logic Levels:           6  (LUT2=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns = ( 10.311 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     5.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.809    10.412    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     6.490 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     8.508    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.604 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=4260, routed)        1.706    10.311    clk_phy_sys
    SLICE_X78Y70         FDCE                                         r  uart_msg_idx_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y70         FDCE (Prop_fdce_C_Q)         0.478    10.789 f  uart_msg_idx_q_reg[1]/Q
                         net (fo=73, routed)          1.222    12.011    u_uart_tx/uart_msg_idx_q_reg[5][1]
    SLICE_X80Y79         LUT2 (Prop_lut2_I0_O)        0.295    12.306 f  u_uart_tx/uart_msg_idx_q[5]_i_4/O
                         net (fo=7, routed)           0.716    13.022    u_uart_tx/uart_msg_idx_q[5]_i_4_n_0
    SLICE_X84Y78         LUT6 (Prop_lut6_I5_O)        0.124    13.146 f  u_uart_tx/tx_data_reg[6]_i_27/O
                         net (fo=1, routed)           0.162    13.308    u_uart_tx/tx_data_reg[6]_i_27_n_0
    SLICE_X84Y78         LUT6 (Prop_lut6_I0_O)        0.124    13.432 f  u_uart_tx/tx_data_reg[6]_i_16/O
                         net (fo=2, routed)           0.533    13.965    u_uart_tx/tx_data_reg[6]_i_16_n_0
    SLICE_X81Y78         LUT6 (Prop_lut6_I0_O)        0.124    14.089 r  u_uart_tx/tx_data_reg[6]_i_8/O
                         net (fo=1, routed)           0.502    14.591    u_uart_tx/tx_data_reg[6]_i_8_n_0
    SLICE_X82Y78         LUT6 (Prop_lut6_I4_O)        0.124    14.715 f  u_uart_tx/tx_data_reg[6]_i_3/O
                         net (fo=2, routed)           0.352    15.067    u_uart_tx/tx_data_reg[6]_i_3_n_0
    SLICE_X83Y78         LUT5 (Prop_lut5_I4_O)        0.124    15.191 r  u_uart_tx/tx_data_reg[5]_i_1/O
                         net (fo=1, routed)           0.000    15.191    u_uart_tx/uart_tx_data[5]
    SLICE_X83Y78         FDRE                                         r  u_uart_tx/tx_data_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000    10.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.598    15.021    u_uart_tx/clk_in1
    SLICE_X83Y78         FDRE                                         r  u_uart_tx/tx_data_reg_reg[5]/C
                         clock pessimism              0.180    15.201    
                         clock uncertainty           -0.186    15.015    
    SLICE_X83Y78         FDRE (Setup_fdre_C_D)        0.031    15.046    u_uart_tx/tx_data_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         15.046    
                         arrival time                         -15.191    
  -------------------------------------------------------------------
                         slack                                 -0.145    

Slack (VIOLATED) :        -0.102ns  (required time - arrival time)
  Source:                 uart_msg_idx_q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_uart_tx/tx_data_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - clk_phy_sys_clk_wiz_0 rise@5.000ns)
  Data Path Delay:        4.836ns  (logic 1.393ns (28.808%)  route 3.443ns (71.192%))
  Logic Levels:           6  (LUT2=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns = ( 10.311 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     5.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.809    10.412    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     6.490 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     8.508    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.604 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=4260, routed)        1.706    10.311    clk_phy_sys
    SLICE_X78Y70         FDCE                                         r  uart_msg_idx_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y70         FDCE (Prop_fdce_C_Q)         0.478    10.789 f  uart_msg_idx_q_reg[1]/Q
                         net (fo=73, routed)          1.222    12.011    u_uart_tx/uart_msg_idx_q_reg[5][1]
    SLICE_X80Y79         LUT2 (Prop_lut2_I0_O)        0.295    12.306 f  u_uart_tx/uart_msg_idx_q[5]_i_4/O
                         net (fo=7, routed)           0.716    13.022    u_uart_tx/uart_msg_idx_q[5]_i_4_n_0
    SLICE_X84Y78         LUT6 (Prop_lut6_I5_O)        0.124    13.146 f  u_uart_tx/tx_data_reg[6]_i_27/O
                         net (fo=1, routed)           0.162    13.308    u_uart_tx/tx_data_reg[6]_i_27_n_0
    SLICE_X84Y78         LUT6 (Prop_lut6_I0_O)        0.124    13.432 f  u_uart_tx/tx_data_reg[6]_i_16/O
                         net (fo=2, routed)           0.659    14.090    u_uart_tx/tx_data_reg[6]_i_16_n_0
    SLICE_X81Y77         LUT6 (Prop_lut6_I0_O)        0.124    14.214 r  u_uart_tx/tx_data_reg[4]_i_8/O
                         net (fo=1, routed)           0.303    14.517    u_uart_tx/tx_data_reg[4]_i_8_n_0
    SLICE_X80Y78         LUT6 (Prop_lut6_I5_O)        0.124    14.641 f  u_uart_tx/tx_data_reg[4]_i_4/O
                         net (fo=1, routed)           0.381    15.022    u_uart_tx/tx_data_reg[4]_i_4_n_0
    SLICE_X83Y78         LUT5 (Prop_lut5_I4_O)        0.124    15.146 r  u_uart_tx/tx_data_reg[4]_i_1/O
                         net (fo=1, routed)           0.000    15.146    u_uart_tx/uart_tx_data[4]
    SLICE_X83Y78         FDRE                                         r  u_uart_tx/tx_data_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000    10.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.598    15.021    u_uart_tx/clk_in1
    SLICE_X83Y78         FDRE                                         r  u_uart_tx/tx_data_reg_reg[4]/C
                         clock pessimism              0.180    15.201    
                         clock uncertainty           -0.186    15.015    
    SLICE_X83Y78         FDRE (Setup_fdre_C_D)        0.029    15.044    u_uart_tx/tx_data_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         15.044    
                         arrival time                         -15.146    
  -------------------------------------------------------------------
                         slack                                 -0.102    

Slack (VIOLATED) :        -0.095ns  (required time - arrival time)
  Source:                 uart_msg_idx_q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_uart_tx/tx_data_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - clk_phy_sys_clk_wiz_0 rise@5.000ns)
  Data Path Delay:        4.830ns  (logic 1.393ns (28.842%)  route 3.437ns (71.158%))
  Logic Levels:           6  (LUT2=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns = ( 10.311 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     5.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.809    10.412    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     6.490 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     8.508    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.604 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=4260, routed)        1.706    10.311    clk_phy_sys
    SLICE_X78Y70         FDCE                                         r  uart_msg_idx_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y70         FDCE (Prop_fdce_C_Q)         0.478    10.789 r  uart_msg_idx_q_reg[1]/Q
                         net (fo=73, routed)          1.222    12.011    u_uart_tx/uart_msg_idx_q_reg[5][1]
    SLICE_X80Y79         LUT2 (Prop_lut2_I0_O)        0.295    12.306 r  u_uart_tx/uart_msg_idx_q[5]_i_4/O
                         net (fo=7, routed)           0.716    13.022    u_uart_tx/uart_msg_idx_q[5]_i_4_n_0
    SLICE_X84Y78         LUT6 (Prop_lut6_I5_O)        0.124    13.146 r  u_uart_tx/tx_data_reg[6]_i_27/O
                         net (fo=1, routed)           0.162    13.308    u_uart_tx/tx_data_reg[6]_i_27_n_0
    SLICE_X84Y78         LUT6 (Prop_lut6_I0_O)        0.124    13.432 r  u_uart_tx/tx_data_reg[6]_i_16/O
                         net (fo=2, routed)           0.533    13.965    u_uart_tx/tx_data_reg[6]_i_16_n_0
    SLICE_X81Y78         LUT6 (Prop_lut6_I0_O)        0.124    14.089 f  u_uart_tx/tx_data_reg[6]_i_8/O
                         net (fo=1, routed)           0.502    14.591    u_uart_tx/tx_data_reg[6]_i_8_n_0
    SLICE_X82Y78         LUT6 (Prop_lut6_I4_O)        0.124    14.715 r  u_uart_tx/tx_data_reg[6]_i_3/O
                         net (fo=2, routed)           0.302    15.016    u_uart_tx/tx_data_reg[6]_i_3_n_0
    SLICE_X83Y78         LUT5 (Prop_lut5_I0_O)        0.124    15.140 r  u_uart_tx/tx_data_reg[6]_i_2/O
                         net (fo=1, routed)           0.000    15.140    u_uart_tx/uart_tx_data[6]
    SLICE_X83Y78         FDRE                                         r  u_uart_tx/tx_data_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000    10.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.598    15.021    u_uart_tx/clk_in1
    SLICE_X83Y78         FDRE                                         r  u_uart_tx/tx_data_reg_reg[6]/C
                         clock pessimism              0.180    15.201    
                         clock uncertainty           -0.186    15.015    
    SLICE_X83Y78         FDRE (Setup_fdre_C_D)        0.031    15.046    u_uart_tx/tx_data_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         15.046    
                         arrival time                         -15.140    
  -------------------------------------------------------------------
                         slack                                 -0.095    

Slack (MET) :             0.078ns  (required time - arrival time)
  Source:                 uart_msg_idx_q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_uart_tx/tx_data_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - clk_phy_sys_clk_wiz_0 rise@5.000ns)
  Data Path Delay:        4.652ns  (logic 1.145ns (24.615%)  route 3.507ns (75.385%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns = ( 10.311 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     5.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.809    10.412    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     6.490 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     8.508    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.604 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=4260, routed)        1.706    10.311    clk_phy_sys
    SLICE_X78Y70         FDCE                                         r  uart_msg_idx_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y70         FDCE (Prop_fdce_C_Q)         0.478    10.789 f  uart_msg_idx_q_reg[1]/Q
                         net (fo=73, routed)          1.222    12.011    u_uart_tx/uart_msg_idx_q_reg[5][1]
    SLICE_X80Y79         LUT2 (Prop_lut2_I0_O)        0.295    12.306 f  u_uart_tx/uart_msg_idx_q[5]_i_4/O
                         net (fo=7, routed)           1.192    13.498    u_uart_tx/uart_msg_idx_q[5]_i_4_n_0
    SLICE_X83Y75         LUT6 (Prop_lut6_I4_O)        0.124    13.622 r  u_uart_tx/tx_data_reg[2]_i_6/O
                         net (fo=1, routed)           0.691    14.313    u_uart_tx/tx_data_reg[2]_i_6_n_0
    SLICE_X82Y75         LUT6 (Prop_lut6_I1_O)        0.124    14.437 r  u_uart_tx/tx_data_reg[2]_i_2/O
                         net (fo=1, routed)           0.401    14.838    u_uart_tx/tx_data_reg[2]_i_2_n_0
    SLICE_X83Y76         LUT5 (Prop_lut5_I0_O)        0.124    14.962 r  u_uart_tx/tx_data_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    14.962    u_uart_tx/uart_tx_data[2]
    SLICE_X83Y76         FDRE                                         r  u_uart_tx/tx_data_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000    10.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.595    15.018    u_uart_tx/clk_in1
    SLICE_X83Y76         FDRE                                         r  u_uart_tx/tx_data_reg_reg[2]/C
                         clock pessimism              0.180    15.198    
                         clock uncertainty           -0.186    15.012    
    SLICE_X83Y76         FDRE (Setup_fdre_C_D)        0.029    15.041    u_uart_tx/tx_data_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         15.041    
                         arrival time                         -14.962    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.134ns  (required time - arrival time)
  Source:                 bit_errors_q_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_uart_tx/tx_data_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - clk_phy_sys_clk_wiz_0 rise@5.000ns)
  Data Path Delay:        4.589ns  (logic 1.306ns (28.460%)  route 3.283ns (71.540%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.019ns = ( 15.019 - 10.000 ) 
    Source Clock Delay      (SCD):    5.321ns = ( 10.321 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     5.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.809    10.412    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     6.490 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     8.508    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.604 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=4260, routed)        1.716    10.321    clk_phy_sys
    SLICE_X79Y88         FDCE                                         r  bit_errors_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y88         FDCE (Prop_fdce_C_Q)         0.456    10.777 r  bit_errors_q_reg[6]/Q
                         net (fo=4, routed)           1.421    12.197    u_uart_tx/tx_data_reg[2]_i_12_0[6]
    SLICE_X82Y80         LUT3 (Prop_lut3_I2_O)        0.152    12.349 r  u_uart_tx/tx_data_reg[6]_i_22/O
                         net (fo=3, routed)           0.458    12.807    u_uart_tx/tx_data_reg[6]_i_22_n_0
    SLICE_X85Y79         LUT5 (Prop_lut5_I1_O)        0.326    13.133 f  u_uart_tx/tx_data_reg[0]_i_20/O
                         net (fo=1, routed)           0.407    13.540    u_uart_tx/tx_data_reg[0]_i_20_n_0
    SLICE_X85Y79         LUT6 (Prop_lut6_I0_O)        0.124    13.664 r  u_uart_tx/tx_data_reg[0]_i_14/O
                         net (fo=1, routed)           0.571    14.235    u_uart_tx/tx_data_reg[0]_i_14_n_0
    SLICE_X85Y78         LUT4 (Prop_lut4_I3_O)        0.124    14.359 f  u_uart_tx/tx_data_reg[0]_i_5_comp_1/O
                         net (fo=1, routed)           0.426    14.786    u_uart_tx/tx_data_reg[0]_i_5_n_0
    SLICE_X82Y77         LUT6 (Prop_lut6_I3_O)        0.124    14.910 r  u_uart_tx/tx_data_reg[0]_i_1_comp_1/O
                         net (fo=1, routed)           0.000    14.910    u_uart_tx/uart_tx_data[0]
    SLICE_X82Y77         FDRE                                         r  u_uart_tx/tx_data_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000    10.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.596    15.019    u_uart_tx/clk_in1
    SLICE_X82Y77         FDRE                                         r  u_uart_tx/tx_data_reg_reg[0]/C
                         clock pessimism              0.180    15.199    
                         clock uncertainty           -0.186    15.013    
    SLICE_X82Y77         FDRE (Setup_fdre_C_D)        0.031    15.044    u_uart_tx/tx_data_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         15.044    
                         arrival time                         -14.910    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.213ns  (required time - arrival time)
  Source:                 read_data_q_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_uart_tx/tx_data_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - clk_phy_sys_clk_wiz_0 rise@5.000ns)
  Data Path Delay:        4.508ns  (logic 1.076ns (23.871%)  route 3.432ns (76.129%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.019ns = ( 15.019 - 10.000 ) 
    Source Clock Delay      (SCD):    5.322ns = ( 10.322 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     5.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.809    10.412    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     6.490 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     8.508    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.604 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=4260, routed)        1.717    10.322    clk_phy_sys
    SLICE_X81Y85         FDCE                                         r  read_data_q_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y85         FDCE (Prop_fdce_C_Q)         0.456    10.778 f  read_data_q_reg[13]/Q
                         net (fo=10, routed)          0.919    11.697    u_uart_tx/tx_data_reg[1]_i_4_0[13]
    SLICE_X82Y82         LUT3 (Prop_lut3_I0_O)        0.124    11.821 r  u_uart_tx/tx_data_reg[1]_i_36/O
                         net (fo=1, routed)           0.640    12.461    u_uart_tx/tx_data_reg[1]_i_36_n_0
    SLICE_X82Y82         LUT6 (Prop_lut6_I0_O)        0.124    12.585 r  u_uart_tx/tx_data_reg[1]_i_32/O
                         net (fo=1, routed)           0.576    13.160    u_uart_tx/tx_data_reg[1]_i_32_n_0
    SLICE_X82Y81         LUT6 (Prop_lut6_I5_O)        0.124    13.284 r  u_uart_tx/tx_data_reg[1]_i_18/O
                         net (fo=1, routed)           0.606    13.890    u_uart_tx/tx_data_reg[1]_i_18_n_0
    SLICE_X82Y81         LUT6 (Prop_lut6_I1_O)        0.124    14.014 r  u_uart_tx/tx_data_reg[1]_i_5/O
                         net (fo=1, routed)           0.691    14.705    u_uart_tx/tx_data_reg[1]_i_5_n_0
    SLICE_X83Y77         LUT5 (Prop_lut5_I4_O)        0.124    14.829 r  u_uart_tx/tx_data_reg[1]_i_1/O
                         net (fo=1, routed)           0.000    14.829    u_uart_tx/uart_tx_data[1]
    SLICE_X83Y77         FDRE                                         r  u_uart_tx/tx_data_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000    10.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.596    15.019    u_uart_tx/clk_in1
    SLICE_X83Y77         FDRE                                         r  u_uart_tx/tx_data_reg_reg[1]/C
                         clock pessimism              0.180    15.199    
                         clock uncertainty           -0.186    15.013    
    SLICE_X83Y77         FDRE (Setup_fdre_C_D)        0.029    15.042    u_uart_tx/tx_data_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         15.042    
                         arrival time                         -14.829    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.258ns  (required time - arrival time)
  Source:                 uart_msg_idx_q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_uart_tx/tx_data_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - clk_phy_sys_clk_wiz_0 rise@5.000ns)
  Data Path Delay:        4.520ns  (logic 1.138ns (25.177%)  route 3.382ns (74.823%))
  Logic Levels:           5  (LUT5=2 LUT6=3)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns = ( 10.311 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     5.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.809    10.412    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     6.490 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     8.508    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.604 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=4260, routed)        1.706    10.311    clk_phy_sys
    SLICE_X78Y70         FDCE                                         r  uart_msg_idx_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y70         FDCE (Prop_fdce_C_Q)         0.518    10.829 r  uart_msg_idx_q_reg[0]/Q
                         net (fo=81, routed)          1.568    12.396    u_uart_tx/uart_msg_idx_q_reg[5][0]
    SLICE_X81Y78         LUT5 (Prop_lut5_I1_O)        0.124    12.520 r  u_uart_tx/tx_data_reg[3]_i_29/O
                         net (fo=1, routed)           0.264    12.785    u_uart_tx/tx_data_reg[3]_i_29_n_0
    SLICE_X81Y78         LUT6 (Prop_lut6_I1_O)        0.124    12.909 r  u_uart_tx/tx_data_reg[3]_i_22/O
                         net (fo=1, routed)           0.531    13.440    u_uart_tx/tx_data_reg[3]_i_22_n_0
    SLICE_X82Y79         LUT6 (Prop_lut6_I1_O)        0.124    13.564 r  u_uart_tx/tx_data_reg[3]_i_12/O
                         net (fo=1, routed)           0.321    13.884    u_uart_tx/tx_data_reg[3]_i_12_n_0
    SLICE_X84Y80         LUT6 (Prop_lut6_I5_O)        0.124    14.008 f  u_uart_tx/tx_data_reg[3]_i_6/O
                         net (fo=1, routed)           0.698    14.707    u_uart_tx/tx_data_reg[3]_i_6_n_0
    SLICE_X84Y76         LUT5 (Prop_lut5_I4_O)        0.124    14.831 r  u_uart_tx/tx_data_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    14.831    u_uart_tx/uart_tx_data[3]
    SLICE_X84Y76         FDRE                                         r  u_uart_tx/tx_data_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000    10.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.595    15.018    u_uart_tx/clk_in1
    SLICE_X84Y76         FDRE                                         r  u_uart_tx/tx_data_reg_reg[3]/C
                         clock pessimism              0.180    15.198    
                         clock uncertainty           -0.186    15.012    
    SLICE_X84Y76         FDRE (Setup_fdre_C_D)        0.077    15.089    u_uart_tx/tx_data_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         15.089    
                         arrival time                         -14.831    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             1.974ns  (required time - arrival time)
  Source:                 FSM_onehot_current_state_q_reg[32]/C
                            (rising edge-triggered cell FDCE clocked by clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_uart_tx/tx_data_reg_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - clk_phy_sys_clk_wiz_0 rise@5.000ns)
  Data Path Delay:        2.517ns  (logic 0.580ns (23.047%)  route 1.937ns (76.953%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.316ns = ( 10.316 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     5.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.809    10.412    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     6.490 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     8.508    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.604 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=4260, routed)        1.711    10.316    clk_phy_sys
    SLICE_X85Y72         FDCE                                         r  FSM_onehot_current_state_q_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y72         FDCE (Prop_fdce_C_Q)         0.456    10.772 r  FSM_onehot_current_state_q_reg[32]/Q
                         net (fo=13, routed)          1.325    12.096    u_uart_tx/Q[32]
    SLICE_X83Y76         LUT6 (Prop_lut6_I1_O)        0.124    12.220 r  u_uart_tx/tx_data_reg[6]_i_1/O
                         net (fo=7, routed)           0.612    12.832    u_uart_tx/tx_data_reg[6]_i_1_n_0
    SLICE_X83Y76         FDRE                                         r  u_uart_tx/tx_data_reg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000    10.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.595    15.018    u_uart_tx/clk_in1
    SLICE_X83Y76         FDRE                                         r  u_uart_tx/tx_data_reg_reg[2]/C
                         clock pessimism              0.180    15.198    
                         clock uncertainty           -0.186    15.012    
    SLICE_X83Y76         FDRE (Setup_fdre_C_CE)      -0.205    14.807    u_uart_tx/tx_data_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         14.807    
                         arrival time                         -12.832    
  -------------------------------------------------------------------
                         slack                                  1.974    

Slack (MET) :             2.055ns  (required time - arrival time)
  Source:                 FSM_onehot_current_state_q_reg[32]/C
                            (rising edge-triggered cell FDCE clocked by clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_uart_tx/tx_data_reg_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - clk_phy_sys_clk_wiz_0 rise@5.000ns)
  Data Path Delay:        2.438ns  (logic 0.580ns (23.794%)  route 1.858ns (76.206%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.019ns = ( 15.019 - 10.000 ) 
    Source Clock Delay      (SCD):    5.316ns = ( 10.316 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     5.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.809    10.412    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     6.490 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     8.508    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.604 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=4260, routed)        1.711    10.316    clk_phy_sys
    SLICE_X85Y72         FDCE                                         r  FSM_onehot_current_state_q_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y72         FDCE (Prop_fdce_C_Q)         0.456    10.772 r  FSM_onehot_current_state_q_reg[32]/Q
                         net (fo=13, routed)          1.325    12.096    u_uart_tx/Q[32]
    SLICE_X83Y76         LUT6 (Prop_lut6_I1_O)        0.124    12.220 r  u_uart_tx/tx_data_reg[6]_i_1/O
                         net (fo=7, routed)           0.533    12.753    u_uart_tx/tx_data_reg[6]_i_1_n_0
    SLICE_X83Y77         FDRE                                         r  u_uart_tx/tx_data_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000    10.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.596    15.019    u_uart_tx/clk_in1
    SLICE_X83Y77         FDRE                                         r  u_uart_tx/tx_data_reg_reg[1]/C
                         clock pessimism              0.180    15.199    
                         clock uncertainty           -0.186    15.013    
    SLICE_X83Y77         FDRE (Setup_fdre_C_CE)      -0.205    14.808    u_uart_tx/tx_data_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         14.808    
                         arrival time                         -12.753    
  -------------------------------------------------------------------
                         slack                                  2.055    

Slack (MET) :             2.077ns  (required time - arrival time)
  Source:                 FSM_onehot_current_state_q_reg[32]/C
                            (rising edge-triggered cell FDCE clocked by clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_uart_tx/tx_data_reg_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - clk_phy_sys_clk_wiz_0 rise@5.000ns)
  Data Path Delay:        2.417ns  (logic 0.580ns (24.000%)  route 1.837ns (76.000%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.316ns = ( 10.316 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     5.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.809    10.412    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     6.490 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     8.508    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.604 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=4260, routed)        1.711    10.316    clk_phy_sys
    SLICE_X85Y72         FDCE                                         r  FSM_onehot_current_state_q_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y72         FDCE (Prop_fdce_C_Q)         0.456    10.772 r  FSM_onehot_current_state_q_reg[32]/Q
                         net (fo=13, routed)          1.325    12.096    u_uart_tx/Q[32]
    SLICE_X83Y76         LUT6 (Prop_lut6_I1_O)        0.124    12.220 r  u_uart_tx/tx_data_reg[6]_i_1/O
                         net (fo=7, routed)           0.512    12.732    u_uart_tx/tx_data_reg[6]_i_1_n_0
    SLICE_X83Y78         FDRE                                         r  u_uart_tx/tx_data_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000    10.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.598    15.021    u_uart_tx/clk_in1
    SLICE_X83Y78         FDRE                                         r  u_uart_tx/tx_data_reg_reg[4]/C
                         clock pessimism              0.180    15.201    
                         clock uncertainty           -0.186    15.015    
    SLICE_X83Y78         FDRE (Setup_fdre_C_CE)      -0.205    14.810    u_uart_tx/tx_data_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         14.810    
                         arrival time                         -12.732    
  -------------------------------------------------------------------
                         slack                                  2.077    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 uart_msg_idx_q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_uart_tx/tx_data_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_phy_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.812ns  (logic 0.254ns (31.292%)  route 0.558ns (68.708%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.624     1.544    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.922 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=4260, routed)        0.589     1.510    clk_phy_sys
    SLICE_X78Y70         FDCE                                         r  uart_msg_idx_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y70         FDCE (Prop_fdce_C_Q)         0.164     1.674 r  uart_msg_idx_q_reg[2]/Q
                         net (fo=52, routed)          0.502     2.176    u_uart_tx/uart_msg_idx_q_reg[5][2]
    SLICE_X84Y76         LUT6 (Prop_lut6_I5_O)        0.045     2.221 r  u_uart_tx/tx_data_reg[3]_i_5/O
                         net (fo=1, routed)           0.056     2.277    u_uart_tx/tx_data_reg[3]_i_5_n_0
    SLICE_X84Y76         LUT5 (Prop_lut5_I3_O)        0.045     2.322 r  u_uart_tx/tx_data_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     2.322    u_uart_tx/uart_tx_data[3]
    SLICE_X84Y76         FDRE                                         r  u_uart_tx/tx_data_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.863     2.028    u_uart_tx/clk_in1
    SLICE_X84Y76         FDRE                                         r  u_uart_tx/tx_data_reg_reg[3]/C
                         clock pessimism             -0.245     1.782    
                         clock uncertainty            0.186     1.968    
    SLICE_X84Y76         FDRE (Hold_fdre_C_D)         0.120     2.088    u_uart_tx/tx_data_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.088    
                         arrival time                           2.322    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 current_col_q_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_uart_tx/tx_data_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_phy_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.810ns  (logic 0.344ns (42.471%)  route 0.466ns (57.529%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.624     1.544    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.922 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=4260, routed)        0.594     1.515    clk_phy_sys
    SLICE_X84Y77         FDCE                                         r  current_col_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y77         FDCE (Prop_fdce_C_Q)         0.164     1.679 r  current_col_q_reg[5]/Q
                         net (fo=7, routed)           0.186     1.865    u_uart_tx/tx_data_reg[6]_i_16_0[3]
    SLICE_X85Y77         LUT6 (Prop_lut6_I0_O)        0.045     1.910 f  u_uart_tx/tx_data_reg[1]_i_26/O
                         net (fo=1, routed)           0.050     1.960    u_uart_tx/tx_data_reg[1]_i_26_n_0
    SLICE_X85Y77         LUT6 (Prop_lut6_I5_O)        0.045     2.005 f  u_uart_tx/tx_data_reg[1]_i_11/O
                         net (fo=1, routed)           0.095     2.100    u_uart_tx/tx_data_reg[1]_i_11_n_0
    SLICE_X83Y77         LUT6 (Prop_lut6_I4_O)        0.045     2.145 r  u_uart_tx/tx_data_reg[1]_i_3/O
                         net (fo=1, routed)           0.135     2.280    u_uart_tx/tx_data_reg[1]_i_3_n_0
    SLICE_X83Y77         LUT5 (Prop_lut5_I1_O)        0.045     2.325 r  u_uart_tx/tx_data_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     2.325    u_uart_tx/uart_tx_data[1]
    SLICE_X83Y77         FDRE                                         r  u_uart_tx/tx_data_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.865     2.030    u_uart_tx/clk_in1
    SLICE_X83Y77         FDRE                                         r  u_uart_tx/tx_data_reg_reg[1]/C
                         clock pessimism             -0.245     1.784    
                         clock uncertainty            0.186     1.970    
    SLICE_X83Y77         FDRE (Hold_fdre_C_D)         0.091     2.061    u_uart_tx/tx_data_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.061    
                         arrival time                           2.325    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 uart_msg_idx_q_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_uart_tx/tx_data_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_phy_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.878ns  (logic 0.186ns (21.173%)  route 0.692ns (78.827%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.624     1.544    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.922 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=4260, routed)        0.590     1.511    clk_phy_sys
    SLICE_X79Y69         FDCE                                         r  uart_msg_idx_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y69         FDCE (Prop_fdce_C_Q)         0.141     1.652 r  uart_msg_idx_q_reg[5]/Q
                         net (fo=15, routed)          0.692     2.345    u_uart_tx/uart_msg_idx_q_reg[5][5]
    SLICE_X83Y78         LUT5 (Prop_lut5_I0_O)        0.045     2.390 r  u_uart_tx/tx_data_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     2.390    u_uart_tx/uart_tx_data[5]
    SLICE_X83Y78         FDRE                                         r  u_uart_tx/tx_data_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.866     2.031    u_uart_tx/clk_in1
    SLICE_X83Y78         FDRE                                         r  u_uart_tx/tx_data_reg_reg[5]/C
                         clock pessimism             -0.245     1.785    
                         clock uncertainty            0.186     1.971    
    SLICE_X83Y78         FDRE (Hold_fdre_C_D)         0.092     2.063    u_uart_tx/tx_data_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.063    
                         arrival time                           2.390    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.360ns  (arrival time - required time)
  Source:                 uart_msg_idx_q_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_uart_tx/tx_data_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_phy_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.908ns  (logic 0.209ns (23.013%)  route 0.699ns (76.987%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.624     1.544    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.922 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=4260, routed)        0.590     1.511    clk_phy_sys
    SLICE_X78Y69         FDCE                                         r  uart_msg_idx_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y69         FDCE (Prop_fdce_C_Q)         0.164     1.675 f  uart_msg_idx_q_reg[4]/Q
                         net (fo=29, routed)          0.699     2.375    u_uart_tx/uart_msg_idx_q_reg[5][4]
    SLICE_X83Y76         LUT5 (Prop_lut5_I2_O)        0.045     2.420 r  u_uart_tx/tx_data_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     2.420    u_uart_tx/uart_tx_data[2]
    SLICE_X83Y76         FDRE                                         r  u_uart_tx/tx_data_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.863     2.028    u_uart_tx/clk_in1
    SLICE_X83Y76         FDRE                                         r  u_uart_tx/tx_data_reg_reg[2]/C
                         clock pessimism             -0.245     1.782    
                         clock uncertainty            0.186     1.968    
    SLICE_X83Y76         FDRE (Hold_fdre_C_D)         0.091     2.059    u_uart_tx/tx_data_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.059    
                         arrival time                           2.420    
  -------------------------------------------------------------------
                         slack                                  0.360    

Slack (MET) :             0.389ns  (arrival time - required time)
  Source:                 uart_msg_idx_q_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_uart_tx/tx_data_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_phy_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.941ns  (logic 0.186ns (19.767%)  route 0.755ns (80.233%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.624     1.544    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.922 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=4260, routed)        0.590     1.511    clk_phy_sys
    SLICE_X79Y69         FDCE                                         r  uart_msg_idx_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y69         FDCE (Prop_fdce_C_Q)         0.141     1.652 f  uart_msg_idx_q_reg[5]/Q
                         net (fo=15, routed)          0.755     2.407    u_uart_tx/uart_msg_idx_q_reg[5][5]
    SLICE_X83Y78         LUT5 (Prop_lut5_I1_O)        0.045     2.452 r  u_uart_tx/tx_data_reg[6]_i_2/O
                         net (fo=1, routed)           0.000     2.452    u_uart_tx/uart_tx_data[6]
    SLICE_X83Y78         FDRE                                         r  u_uart_tx/tx_data_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.866     2.031    u_uart_tx/clk_in1
    SLICE_X83Y78         FDRE                                         r  u_uart_tx/tx_data_reg_reg[6]/C
                         clock pessimism             -0.245     1.785    
                         clock uncertainty            0.186     1.971    
    SLICE_X83Y78         FDRE (Hold_fdre_C_D)         0.092     2.063    u_uart_tx/tx_data_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.063    
                         arrival time                           2.452    
  -------------------------------------------------------------------
                         slack                                  0.389    

Slack (MET) :             0.414ns  (arrival time - required time)
  Source:                 uart_msg_idx_q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_uart_tx/tx_data_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_phy_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.966ns  (logic 0.209ns (21.629%)  route 0.757ns (78.371%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.624     1.544    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.922 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=4260, routed)        0.589     1.510    clk_phy_sys
    SLICE_X78Y70         FDCE                                         r  uart_msg_idx_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y70         FDCE (Prop_fdce_C_Q)         0.164     1.674 f  uart_msg_idx_q_reg[2]/Q
                         net (fo=52, routed)          0.757     2.432    u_uart_tx/uart_msg_idx_q_reg[5][2]
    SLICE_X83Y78         LUT5 (Prop_lut5_I3_O)        0.045     2.477 r  u_uart_tx/tx_data_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     2.477    u_uart_tx/uart_tx_data[4]
    SLICE_X83Y78         FDRE                                         r  u_uart_tx/tx_data_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.866     2.031    u_uart_tx/clk_in1
    SLICE_X83Y78         FDRE                                         r  u_uart_tx/tx_data_reg_reg[4]/C
                         clock pessimism             -0.245     1.785    
                         clock uncertainty            0.186     1.971    
    SLICE_X83Y78         FDRE (Hold_fdre_C_D)         0.091     2.062    u_uart_tx/tx_data_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.062    
                         arrival time                           2.477    
  -------------------------------------------------------------------
                         slack                                  0.414    

Slack (MET) :             0.440ns  (arrival time - required time)
  Source:                 uart_msg_idx_q_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_uart_tx/tx_data_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_phy_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.991ns  (logic 0.254ns (25.642%)  route 0.737ns (74.358%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.624     1.544    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.922 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=4260, routed)        0.590     1.511    clk_phy_sys
    SLICE_X78Y69         FDCE                                         r  uart_msg_idx_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y69         FDCE (Prop_fdce_C_Q)         0.164     1.675 r  uart_msg_idx_q_reg[4]/Q
                         net (fo=29, routed)          0.442     2.118    u_uart_tx/uart_msg_idx_q_reg[5][4]
    SLICE_X81Y79         LUT6 (Prop_lut6_I2_O)        0.045     2.163 r  u_uart_tx/tx_data_reg[0]_i_13/O
                         net (fo=1, routed)           0.294     2.457    u_uart_tx/tx_data_reg[0]_i_13_n_0
    SLICE_X82Y77         LUT6 (Prop_lut6_I2_O)        0.045     2.502 r  u_uart_tx/tx_data_reg[0]_i_1_comp_1/O
                         net (fo=1, routed)           0.000     2.502    u_uart_tx/uart_tx_data[0]
    SLICE_X82Y77         FDRE                                         r  u_uart_tx/tx_data_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.865     2.030    u_uart_tx/clk_in1
    SLICE_X82Y77         FDRE                                         r  u_uart_tx/tx_data_reg_reg[0]/C
                         clock pessimism             -0.245     1.784    
                         clock uncertainty            0.186     1.970    
    SLICE_X82Y77         FDRE (Hold_fdre_C_D)         0.092     2.062    u_uart_tx/tx_data_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.062    
                         arrival time                           2.502    
  -------------------------------------------------------------------
                         slack                                  0.440    

Slack (MET) :             0.453ns  (arrival time - required time)
  Source:                 FSM_onehot_current_state_q_reg[32]/C
                            (rising edge-triggered cell FDCE clocked by clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_uart_tx/tx_data_reg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_phy_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.869ns  (logic 0.186ns (21.397%)  route 0.683ns (78.603%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.624     1.544    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.922 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=4260, routed)        0.594     1.515    clk_phy_sys
    SLICE_X85Y72         FDCE                                         r  FSM_onehot_current_state_q_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y72         FDCE (Prop_fdce_C_Q)         0.141     1.656 r  FSM_onehot_current_state_q_reg[32]/Q
                         net (fo=13, routed)          0.559     2.215    u_uart_tx/Q[32]
    SLICE_X83Y76         LUT6 (Prop_lut6_I1_O)        0.045     2.260 r  u_uart_tx/tx_data_reg[6]_i_1/O
                         net (fo=7, routed)           0.125     2.385    u_uart_tx/tx_data_reg[6]_i_1_n_0
    SLICE_X82Y77         FDRE                                         r  u_uart_tx/tx_data_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.865     2.030    u_uart_tx/clk_in1
    SLICE_X82Y77         FDRE                                         r  u_uart_tx/tx_data_reg_reg[0]/C
                         clock pessimism             -0.245     1.784    
                         clock uncertainty            0.186     1.970    
    SLICE_X82Y77         FDRE (Hold_fdre_C_CE)       -0.039     1.931    u_uart_tx/tx_data_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.931    
                         arrival time                           2.385    
  -------------------------------------------------------------------
                         slack                                  0.453    

Slack (MET) :             0.485ns  (arrival time - required time)
  Source:                 FSM_onehot_current_state_q_reg[32]/C
                            (rising edge-triggered cell FDCE clocked by clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_uart_tx/tx_data_reg_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_phy_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.921ns  (logic 0.186ns (20.185%)  route 0.735ns (79.815%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.624     1.544    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.922 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=4260, routed)        0.594     1.515    clk_phy_sys
    SLICE_X85Y72         FDCE                                         r  FSM_onehot_current_state_q_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y72         FDCE (Prop_fdce_C_Q)         0.141     1.656 r  FSM_onehot_current_state_q_reg[32]/Q
                         net (fo=13, routed)          0.559     2.215    u_uart_tx/Q[32]
    SLICE_X83Y76         LUT6 (Prop_lut6_I1_O)        0.045     2.260 r  u_uart_tx/tx_data_reg[6]_i_1/O
                         net (fo=7, routed)           0.177     2.437    u_uart_tx/tx_data_reg[6]_i_1_n_0
    SLICE_X84Y76         FDRE                                         r  u_uart_tx/tx_data_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.863     2.028    u_uart_tx/clk_in1
    SLICE_X84Y76         FDRE                                         r  u_uart_tx/tx_data_reg_reg[3]/C
                         clock pessimism             -0.245     1.782    
                         clock uncertainty            0.186     1.968    
    SLICE_X84Y76         FDRE (Hold_fdre_C_CE)       -0.016     1.952    u_uart_tx/tx_data_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.952    
                         arrival time                           2.437    
  -------------------------------------------------------------------
                         slack                                  0.485    

Slack (MET) :             0.491ns  (arrival time - required time)
  Source:                 FSM_onehot_current_state_q_reg[32]/C
                            (rising edge-triggered cell FDCE clocked by clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_uart_tx/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_phy_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.032ns  (logic 0.186ns (18.019%)  route 0.846ns (81.981%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.624     1.544    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.922 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=4260, routed)        0.594     1.515    clk_phy_sys
    SLICE_X85Y72         FDCE                                         r  FSM_onehot_current_state_q_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y72         FDCE (Prop_fdce_C_Q)         0.141     1.656 r  FSM_onehot_current_state_q_reg[32]/Q
                         net (fo=13, routed)          0.846     2.503    u_uart_tx/Q[32]
    SLICE_X79Y71         LUT6 (Prop_lut6_I5_O)        0.045     2.548 r  u_uart_tx/FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.000     2.548    u_uart_tx/FSM_sequential_state[0]_i_1_n_0
    SLICE_X79Y71         FDRE                                         r  u_uart_tx/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.860     2.025    u_uart_tx/clk_in1
    SLICE_X79Y71         FDRE                                         r  u_uart_tx/FSM_sequential_state_reg[0]/C
                         clock pessimism             -0.245     1.779    
                         clock uncertainty            0.186     1.965    
    SLICE_X79Y71         FDRE (Hold_fdre_C_D)         0.091     2.056    u_uart_tx/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.056    
                         arrival time                           2.548    
  -------------------------------------------------------------------
                         slack                                  0.491    





---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  clk_phy_sys_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       31.516ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             31.516ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_phy_sys_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.389ns  (logic 0.518ns (37.292%)  route 0.871ns (62.708%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y96                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X58Y96         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.871     1.389    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X61Y100        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X61Y100        FDCE (Setup_fdce_C_D)       -0.095    32.905    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         32.905    
                         arrival time                          -1.389    
  -------------------------------------------------------------------
                         slack                                 31.516    

Slack (MET) :             31.717ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_phy_sys_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.064ns  (logic 0.478ns (44.911%)  route 0.586ns (55.089%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y97                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X58Y97         FDCE (Prop_fdce_C_Q)         0.478     0.478 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.586     1.064    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X58Y100        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X58Y100        FDCE (Setup_fdce_C_D)       -0.219    32.781    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         32.781    
                         arrival time                          -1.064    
  -------------------------------------------------------------------
                         slack                                 31.717    

Slack (MET) :             31.730ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_phy_sys_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.002ns  (logic 0.419ns (41.799%)  route 0.583ns (58.201%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y93                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X43Y93         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.583     1.002    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X44Y93         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X44Y93         FDCE (Setup_fdce_C_D)       -0.268    32.732    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         32.732    
                         arrival time                          -1.002    
  -------------------------------------------------------------------
                         slack                                 31.730    

Slack (MET) :             31.736ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_phy_sys_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.049ns  (logic 0.419ns (39.947%)  route 0.630ns (60.053%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y97                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X57Y97         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.630     1.049    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X58Y100        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X58Y100        FDCE (Setup_fdce_C_D)       -0.215    32.785    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         32.785    
                         arrival time                          -1.049    
  -------------------------------------------------------------------
                         slack                                 31.736    

Slack (MET) :             31.828ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_phy_sys_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.125ns  (logic 0.518ns (46.060%)  route 0.607ns (53.940%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y97                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X58Y97         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.607     1.125    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X58Y100        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X58Y100        FDCE (Setup_fdce_C_D)       -0.047    32.953    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         32.953    
                         arrival time                          -1.125    
  -------------------------------------------------------------------
                         slack                                 31.828    

Slack (MET) :             31.850ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_phy_sys_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.055ns  (logic 0.456ns (43.206%)  route 0.599ns (56.794%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y92                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X44Y92         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.599     1.055    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X44Y91         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X44Y91         FDCE (Setup_fdce_C_D)       -0.095    32.905    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         32.905    
                         arrival time                          -1.055    
  -------------------------------------------------------------------
                         slack                                 31.850    

Slack (MET) :             31.860ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_phy_sys_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.047ns  (logic 0.456ns (43.568%)  route 0.591ns (56.432%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y93                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X43Y93         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.591     1.047    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X44Y93         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X44Y93         FDCE (Setup_fdce_C_D)       -0.093    32.907    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         32.907    
                         arrival time                          -1.047    
  -------------------------------------------------------------------
                         slack                                 31.860    

Slack (MET) :             32.014ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_phy_sys_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.891ns  (logic 0.456ns (51.154%)  route 0.435ns (48.846%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y93                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X43Y93         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.435     0.891    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X44Y93         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X44Y93         FDCE (Setup_fdce_C_D)       -0.095    32.905    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         32.905    
                         arrival time                          -0.891    
  -------------------------------------------------------------------
                         slack                                 32.014    





---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  clk_phy_sys_clk_wiz_0

Setup :           66  Failing Endpoints,  Worst Slack       -2.276ns,  Total Violation      -89.695ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.344ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.276ns  (required time - arrival time)
  Source:                 u_uart_tx/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timer_q_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_phy_sys_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_phy_sys_clk_wiz_0 rise@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.085ns  (logic 3.000ns (42.344%)  route 4.085ns (57.656%))
  Logic Levels:           15  (CARRY4=8 LUT3=1 LUT6=6)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 10.016 - 5.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.707     5.310    u_uart_tx/clk_in1
    SLICE_X81Y72         FDRE                                         r  u_uart_tx/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y72         FDRE (Prop_fdre_C_Q)         0.419     5.729 f  u_uart_tx/FSM_sequential_state_reg[1]/Q
                         net (fo=29, routed)          0.527     6.256    u_uart_tx/state__0[1]
    SLICE_X81Y72         LUT3 (Prop_lut3_I0_O)        0.299     6.555 f  u_uart_tx/status_led3_o_OBUF_inst_i_1/O
                         net (fo=16, routed)          0.865     7.420    u_uart_tx/status_led3_o_OBUF
    SLICE_X85Y69         LUT6 (Prop_lut6_I3_O)        0.124     7.544 r  u_uart_tx/FSM_onehot_current_state_q[34]_i_2/O
                         net (fo=2, routed)           0.440     7.983    u_uart_tx/FSM_onehot_current_state_q[34]_i_2_n_0
    SLICE_X83Y69         LUT6 (Prop_lut6_I0_O)        0.124     8.107 r  u_uart_tx/decay_timer_target_q[27]_i_53/O
                         net (fo=1, routed)           0.545     8.653    u_uart_tx/decay_timer_target_q[27]_i_53_n_0
    SLICE_X83Y66         LUT6 (Prop_lut6_I2_O)        0.124     8.777 r  u_uart_tx/decay_timer_target_q[27]_i_31/O
                         net (fo=3, routed)           0.176     8.953    u_uart_tx/decay_timer_target_q[27]_i_31_n_0
    SLICE_X83Y66         LUT6 (Prop_lut6_I2_O)        0.124     9.077 r  u_uart_tx/timer_q[0]_i_12/O
                         net (fo=1, routed)           0.799     9.876    u_uart_tx/timer_q[0]_i_12_n_0
    SLICE_X85Y67         LUT6 (Prop_lut6_I2_O)        0.124    10.000 r  u_uart_tx/timer_q[0]_i_7/O
                         net (fo=33, routed)          0.733    10.733    u_uart_tx/timer_q[0]_i_7_n_0
    SLICE_X84Y67         LUT6 (Prop_lut6_I0_O)        0.124    10.857 r  u_uart_tx/timer_q[0]_i_6/O
                         net (fo=1, routed)           0.000    10.857    u_uart_tx/timer_q[0]_i_6_n_0
    SLICE_X84Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    11.370 r  u_uart_tx/timer_q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.370    u_uart_tx/timer_q_reg[0]_i_1_n_0
    SLICE_X84Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.487 r  u_uart_tx/timer_q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.487    u_uart_tx/timer_q_reg[4]_i_1_n_0
    SLICE_X84Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.604 r  u_uart_tx/timer_q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.604    u_uart_tx/timer_q_reg[8]_i_1_n_0
    SLICE_X84Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.721 r  u_uart_tx/timer_q_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.721    u_uart_tx/timer_q_reg[12]_i_1_n_0
    SLICE_X84Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.838 r  u_uart_tx/timer_q_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.838    u_uart_tx/timer_q_reg[16]_i_1_n_0
    SLICE_X84Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.955 r  u_uart_tx/timer_q_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.955    u_uart_tx/timer_q_reg[20]_i_1_n_0
    SLICE_X84Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.072 r  u_uart_tx/timer_q_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.072    u_uart_tx/timer_q_reg[24]_i_1_n_0
    SLICE_X84Y74         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.395 r  u_uart_tx/timer_q_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000    12.395    u_uart_tx_n_30
    SLICE_X84Y74         FDCE                                         r  timer_q_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     5.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.683    10.105    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     6.411 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     8.334    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.425 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=4260, routed)        1.590    10.016    clk_phy_sys
    SLICE_X84Y74         FDCE                                         r  timer_q_reg[29]/C
                         clock pessimism              0.180    10.196    
                         clock uncertainty           -0.186    10.010    
    SLICE_X84Y74         FDCE (Setup_fdce_C_D)        0.109    10.119    timer_q_reg[29]
  -------------------------------------------------------------------
                         required time                         10.119    
                         arrival time                         -12.395    
  -------------------------------------------------------------------
                         slack                                 -2.276    

Slack (VIOLATED) :        -2.268ns  (required time - arrival time)
  Source:                 u_uart_tx/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timer_q_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_phy_sys_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_phy_sys_clk_wiz_0 rise@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.077ns  (logic 2.992ns (42.279%)  route 4.085ns (57.721%))
  Logic Levels:           15  (CARRY4=8 LUT3=1 LUT6=6)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 10.016 - 5.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.707     5.310    u_uart_tx/clk_in1
    SLICE_X81Y72         FDRE                                         r  u_uart_tx/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y72         FDRE (Prop_fdre_C_Q)         0.419     5.729 f  u_uart_tx/FSM_sequential_state_reg[1]/Q
                         net (fo=29, routed)          0.527     6.256    u_uart_tx/state__0[1]
    SLICE_X81Y72         LUT3 (Prop_lut3_I0_O)        0.299     6.555 f  u_uart_tx/status_led3_o_OBUF_inst_i_1/O
                         net (fo=16, routed)          0.865     7.420    u_uart_tx/status_led3_o_OBUF
    SLICE_X85Y69         LUT6 (Prop_lut6_I3_O)        0.124     7.544 r  u_uart_tx/FSM_onehot_current_state_q[34]_i_2/O
                         net (fo=2, routed)           0.440     7.983    u_uart_tx/FSM_onehot_current_state_q[34]_i_2_n_0
    SLICE_X83Y69         LUT6 (Prop_lut6_I0_O)        0.124     8.107 r  u_uart_tx/decay_timer_target_q[27]_i_53/O
                         net (fo=1, routed)           0.545     8.653    u_uart_tx/decay_timer_target_q[27]_i_53_n_0
    SLICE_X83Y66         LUT6 (Prop_lut6_I2_O)        0.124     8.777 r  u_uart_tx/decay_timer_target_q[27]_i_31/O
                         net (fo=3, routed)           0.176     8.953    u_uart_tx/decay_timer_target_q[27]_i_31_n_0
    SLICE_X83Y66         LUT6 (Prop_lut6_I2_O)        0.124     9.077 r  u_uart_tx/timer_q[0]_i_12/O
                         net (fo=1, routed)           0.799     9.876    u_uart_tx/timer_q[0]_i_12_n_0
    SLICE_X85Y67         LUT6 (Prop_lut6_I2_O)        0.124    10.000 r  u_uart_tx/timer_q[0]_i_7/O
                         net (fo=33, routed)          0.733    10.733    u_uart_tx/timer_q[0]_i_7_n_0
    SLICE_X84Y67         LUT6 (Prop_lut6_I0_O)        0.124    10.857 r  u_uart_tx/timer_q[0]_i_6/O
                         net (fo=1, routed)           0.000    10.857    u_uart_tx/timer_q[0]_i_6_n_0
    SLICE_X84Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    11.370 r  u_uart_tx/timer_q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.370    u_uart_tx/timer_q_reg[0]_i_1_n_0
    SLICE_X84Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.487 r  u_uart_tx/timer_q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.487    u_uart_tx/timer_q_reg[4]_i_1_n_0
    SLICE_X84Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.604 r  u_uart_tx/timer_q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.604    u_uart_tx/timer_q_reg[8]_i_1_n_0
    SLICE_X84Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.721 r  u_uart_tx/timer_q_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.721    u_uart_tx/timer_q_reg[12]_i_1_n_0
    SLICE_X84Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.838 r  u_uart_tx/timer_q_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.838    u_uart_tx/timer_q_reg[16]_i_1_n_0
    SLICE_X84Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.955 r  u_uart_tx/timer_q_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.955    u_uart_tx/timer_q_reg[20]_i_1_n_0
    SLICE_X84Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.072 r  u_uart_tx/timer_q_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.072    u_uart_tx/timer_q_reg[24]_i_1_n_0
    SLICE_X84Y74         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    12.387 r  u_uart_tx/timer_q_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000    12.387    u_uart_tx_n_28
    SLICE_X84Y74         FDCE                                         r  timer_q_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     5.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.683    10.105    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     6.411 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     8.334    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.425 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=4260, routed)        1.590    10.016    clk_phy_sys
    SLICE_X84Y74         FDCE                                         r  timer_q_reg[31]/C
                         clock pessimism              0.180    10.196    
                         clock uncertainty           -0.186    10.010    
    SLICE_X84Y74         FDCE (Setup_fdce_C_D)        0.109    10.119    timer_q_reg[31]
  -------------------------------------------------------------------
                         required time                         10.119    
                         arrival time                         -12.387    
  -------------------------------------------------------------------
                         slack                                 -2.268    

Slack (VIOLATED) :        -2.192ns  (required time - arrival time)
  Source:                 u_uart_tx/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timer_q_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_phy_sys_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_phy_sys_clk_wiz_0 rise@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.001ns  (logic 2.916ns (41.652%)  route 4.085ns (58.348%))
  Logic Levels:           15  (CARRY4=8 LUT3=1 LUT6=6)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 10.016 - 5.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.707     5.310    u_uart_tx/clk_in1
    SLICE_X81Y72         FDRE                                         r  u_uart_tx/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y72         FDRE (Prop_fdre_C_Q)         0.419     5.729 f  u_uart_tx/FSM_sequential_state_reg[1]/Q
                         net (fo=29, routed)          0.527     6.256    u_uart_tx/state__0[1]
    SLICE_X81Y72         LUT3 (Prop_lut3_I0_O)        0.299     6.555 f  u_uart_tx/status_led3_o_OBUF_inst_i_1/O
                         net (fo=16, routed)          0.865     7.420    u_uart_tx/status_led3_o_OBUF
    SLICE_X85Y69         LUT6 (Prop_lut6_I3_O)        0.124     7.544 r  u_uart_tx/FSM_onehot_current_state_q[34]_i_2/O
                         net (fo=2, routed)           0.440     7.983    u_uart_tx/FSM_onehot_current_state_q[34]_i_2_n_0
    SLICE_X83Y69         LUT6 (Prop_lut6_I0_O)        0.124     8.107 r  u_uart_tx/decay_timer_target_q[27]_i_53/O
                         net (fo=1, routed)           0.545     8.653    u_uart_tx/decay_timer_target_q[27]_i_53_n_0
    SLICE_X83Y66         LUT6 (Prop_lut6_I2_O)        0.124     8.777 r  u_uart_tx/decay_timer_target_q[27]_i_31/O
                         net (fo=3, routed)           0.176     8.953    u_uart_tx/decay_timer_target_q[27]_i_31_n_0
    SLICE_X83Y66         LUT6 (Prop_lut6_I2_O)        0.124     9.077 r  u_uart_tx/timer_q[0]_i_12/O
                         net (fo=1, routed)           0.799     9.876    u_uart_tx/timer_q[0]_i_12_n_0
    SLICE_X85Y67         LUT6 (Prop_lut6_I2_O)        0.124    10.000 r  u_uart_tx/timer_q[0]_i_7/O
                         net (fo=33, routed)          0.733    10.733    u_uart_tx/timer_q[0]_i_7_n_0
    SLICE_X84Y67         LUT6 (Prop_lut6_I0_O)        0.124    10.857 r  u_uart_tx/timer_q[0]_i_6/O
                         net (fo=1, routed)           0.000    10.857    u_uart_tx/timer_q[0]_i_6_n_0
    SLICE_X84Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    11.370 r  u_uart_tx/timer_q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.370    u_uart_tx/timer_q_reg[0]_i_1_n_0
    SLICE_X84Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.487 r  u_uart_tx/timer_q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.487    u_uart_tx/timer_q_reg[4]_i_1_n_0
    SLICE_X84Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.604 r  u_uart_tx/timer_q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.604    u_uart_tx/timer_q_reg[8]_i_1_n_0
    SLICE_X84Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.721 r  u_uart_tx/timer_q_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.721    u_uart_tx/timer_q_reg[12]_i_1_n_0
    SLICE_X84Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.838 r  u_uart_tx/timer_q_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.838    u_uart_tx/timer_q_reg[16]_i_1_n_0
    SLICE_X84Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.955 r  u_uart_tx/timer_q_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.955    u_uart_tx/timer_q_reg[20]_i_1_n_0
    SLICE_X84Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.072 r  u_uart_tx/timer_q_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.072    u_uart_tx/timer_q_reg[24]_i_1_n_0
    SLICE_X84Y74         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.311 r  u_uart_tx/timer_q_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000    12.311    u_uart_tx_n_29
    SLICE_X84Y74         FDCE                                         r  timer_q_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     5.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.683    10.105    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     6.411 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     8.334    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.425 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=4260, routed)        1.590    10.016    clk_phy_sys
    SLICE_X84Y74         FDCE                                         r  timer_q_reg[30]/C
                         clock pessimism              0.180    10.196    
                         clock uncertainty           -0.186    10.010    
    SLICE_X84Y74         FDCE (Setup_fdce_C_D)        0.109    10.119    timer_q_reg[30]
  -------------------------------------------------------------------
                         required time                         10.119    
                         arrival time                         -12.311    
  -------------------------------------------------------------------
                         slack                                 -2.192    

Slack (VIOLATED) :        -2.172ns  (required time - arrival time)
  Source:                 u_uart_tx/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timer_q_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_phy_sys_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_phy_sys_clk_wiz_0 rise@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.981ns  (logic 2.896ns (41.485%)  route 4.085ns (58.515%))
  Logic Levels:           15  (CARRY4=8 LUT3=1 LUT6=6)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 10.016 - 5.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.707     5.310    u_uart_tx/clk_in1
    SLICE_X81Y72         FDRE                                         r  u_uart_tx/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y72         FDRE (Prop_fdre_C_Q)         0.419     5.729 f  u_uart_tx/FSM_sequential_state_reg[1]/Q
                         net (fo=29, routed)          0.527     6.256    u_uart_tx/state__0[1]
    SLICE_X81Y72         LUT3 (Prop_lut3_I0_O)        0.299     6.555 f  u_uart_tx/status_led3_o_OBUF_inst_i_1/O
                         net (fo=16, routed)          0.865     7.420    u_uart_tx/status_led3_o_OBUF
    SLICE_X85Y69         LUT6 (Prop_lut6_I3_O)        0.124     7.544 r  u_uart_tx/FSM_onehot_current_state_q[34]_i_2/O
                         net (fo=2, routed)           0.440     7.983    u_uart_tx/FSM_onehot_current_state_q[34]_i_2_n_0
    SLICE_X83Y69         LUT6 (Prop_lut6_I0_O)        0.124     8.107 r  u_uart_tx/decay_timer_target_q[27]_i_53/O
                         net (fo=1, routed)           0.545     8.653    u_uart_tx/decay_timer_target_q[27]_i_53_n_0
    SLICE_X83Y66         LUT6 (Prop_lut6_I2_O)        0.124     8.777 r  u_uart_tx/decay_timer_target_q[27]_i_31/O
                         net (fo=3, routed)           0.176     8.953    u_uart_tx/decay_timer_target_q[27]_i_31_n_0
    SLICE_X83Y66         LUT6 (Prop_lut6_I2_O)        0.124     9.077 r  u_uart_tx/timer_q[0]_i_12/O
                         net (fo=1, routed)           0.799     9.876    u_uart_tx/timer_q[0]_i_12_n_0
    SLICE_X85Y67         LUT6 (Prop_lut6_I2_O)        0.124    10.000 r  u_uart_tx/timer_q[0]_i_7/O
                         net (fo=33, routed)          0.733    10.733    u_uart_tx/timer_q[0]_i_7_n_0
    SLICE_X84Y67         LUT6 (Prop_lut6_I0_O)        0.124    10.857 r  u_uart_tx/timer_q[0]_i_6/O
                         net (fo=1, routed)           0.000    10.857    u_uart_tx/timer_q[0]_i_6_n_0
    SLICE_X84Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    11.370 r  u_uart_tx/timer_q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.370    u_uart_tx/timer_q_reg[0]_i_1_n_0
    SLICE_X84Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.487 r  u_uart_tx/timer_q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.487    u_uart_tx/timer_q_reg[4]_i_1_n_0
    SLICE_X84Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.604 r  u_uart_tx/timer_q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.604    u_uart_tx/timer_q_reg[8]_i_1_n_0
    SLICE_X84Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.721 r  u_uart_tx/timer_q_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.721    u_uart_tx/timer_q_reg[12]_i_1_n_0
    SLICE_X84Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.838 r  u_uart_tx/timer_q_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.838    u_uart_tx/timer_q_reg[16]_i_1_n_0
    SLICE_X84Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.955 r  u_uart_tx/timer_q_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.955    u_uart_tx/timer_q_reg[20]_i_1_n_0
    SLICE_X84Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.072 r  u_uart_tx/timer_q_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.072    u_uart_tx/timer_q_reg[24]_i_1_n_0
    SLICE_X84Y74         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.291 r  u_uart_tx/timer_q_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000    12.291    u_uart_tx_n_31
    SLICE_X84Y74         FDCE                                         r  timer_q_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     5.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.683    10.105    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     6.411 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     8.334    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.425 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=4260, routed)        1.590    10.016    clk_phy_sys
    SLICE_X84Y74         FDCE                                         r  timer_q_reg[28]/C
                         clock pessimism              0.180    10.196    
                         clock uncertainty           -0.186    10.010    
    SLICE_X84Y74         FDCE (Setup_fdce_C_D)        0.109    10.119    timer_q_reg[28]
  -------------------------------------------------------------------
                         required time                         10.119    
                         arrival time                         -12.291    
  -------------------------------------------------------------------
                         slack                                 -2.172    

Slack (VIOLATED) :        -2.157ns  (required time - arrival time)
  Source:                 u_uart_tx/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timer_q_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_phy_sys_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_phy_sys_clk_wiz_0 rise@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.968ns  (logic 2.883ns (41.376%)  route 4.085ns (58.624%))
  Logic Levels:           14  (CARRY4=7 LUT3=1 LUT6=6)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 10.018 - 5.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.707     5.310    u_uart_tx/clk_in1
    SLICE_X81Y72         FDRE                                         r  u_uart_tx/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y72         FDRE (Prop_fdre_C_Q)         0.419     5.729 f  u_uart_tx/FSM_sequential_state_reg[1]/Q
                         net (fo=29, routed)          0.527     6.256    u_uart_tx/state__0[1]
    SLICE_X81Y72         LUT3 (Prop_lut3_I0_O)        0.299     6.555 f  u_uart_tx/status_led3_o_OBUF_inst_i_1/O
                         net (fo=16, routed)          0.865     7.420    u_uart_tx/status_led3_o_OBUF
    SLICE_X85Y69         LUT6 (Prop_lut6_I3_O)        0.124     7.544 r  u_uart_tx/FSM_onehot_current_state_q[34]_i_2/O
                         net (fo=2, routed)           0.440     7.983    u_uart_tx/FSM_onehot_current_state_q[34]_i_2_n_0
    SLICE_X83Y69         LUT6 (Prop_lut6_I0_O)        0.124     8.107 r  u_uart_tx/decay_timer_target_q[27]_i_53/O
                         net (fo=1, routed)           0.545     8.653    u_uart_tx/decay_timer_target_q[27]_i_53_n_0
    SLICE_X83Y66         LUT6 (Prop_lut6_I2_O)        0.124     8.777 r  u_uart_tx/decay_timer_target_q[27]_i_31/O
                         net (fo=3, routed)           0.176     8.953    u_uart_tx/decay_timer_target_q[27]_i_31_n_0
    SLICE_X83Y66         LUT6 (Prop_lut6_I2_O)        0.124     9.077 r  u_uart_tx/timer_q[0]_i_12/O
                         net (fo=1, routed)           0.799     9.876    u_uart_tx/timer_q[0]_i_12_n_0
    SLICE_X85Y67         LUT6 (Prop_lut6_I2_O)        0.124    10.000 r  u_uart_tx/timer_q[0]_i_7/O
                         net (fo=33, routed)          0.733    10.733    u_uart_tx/timer_q[0]_i_7_n_0
    SLICE_X84Y67         LUT6 (Prop_lut6_I0_O)        0.124    10.857 r  u_uart_tx/timer_q[0]_i_6/O
                         net (fo=1, routed)           0.000    10.857    u_uart_tx/timer_q[0]_i_6_n_0
    SLICE_X84Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    11.370 r  u_uart_tx/timer_q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.370    u_uart_tx/timer_q_reg[0]_i_1_n_0
    SLICE_X84Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.487 r  u_uart_tx/timer_q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.487    u_uart_tx/timer_q_reg[4]_i_1_n_0
    SLICE_X84Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.604 r  u_uart_tx/timer_q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.604    u_uart_tx/timer_q_reg[8]_i_1_n_0
    SLICE_X84Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.721 r  u_uart_tx/timer_q_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.721    u_uart_tx/timer_q_reg[12]_i_1_n_0
    SLICE_X84Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.838 r  u_uart_tx/timer_q_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.838    u_uart_tx/timer_q_reg[16]_i_1_n_0
    SLICE_X84Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.955 r  u_uart_tx/timer_q_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.955    u_uart_tx/timer_q_reg[20]_i_1_n_0
    SLICE_X84Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.278 r  u_uart_tx/timer_q_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000    12.278    u_uart_tx_n_26
    SLICE_X84Y73         FDCE                                         r  timer_q_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     5.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.683    10.105    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     6.411 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     8.334    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.425 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=4260, routed)        1.592    10.018    clk_phy_sys
    SLICE_X84Y73         FDCE                                         r  timer_q_reg[25]/C
                         clock pessimism              0.180    10.198    
                         clock uncertainty           -0.186    10.012    
    SLICE_X84Y73         FDCE (Setup_fdce_C_D)        0.109    10.121    timer_q_reg[25]
  -------------------------------------------------------------------
                         required time                         10.121    
                         arrival time                         -12.278    
  -------------------------------------------------------------------
                         slack                                 -2.157    

Slack (VIOLATED) :        -2.149ns  (required time - arrival time)
  Source:                 u_uart_tx/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timer_q_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_phy_sys_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_phy_sys_clk_wiz_0 rise@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.960ns  (logic 2.875ns (41.309%)  route 4.085ns (58.691%))
  Logic Levels:           14  (CARRY4=7 LUT3=1 LUT6=6)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 10.018 - 5.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.707     5.310    u_uart_tx/clk_in1
    SLICE_X81Y72         FDRE                                         r  u_uart_tx/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y72         FDRE (Prop_fdre_C_Q)         0.419     5.729 f  u_uart_tx/FSM_sequential_state_reg[1]/Q
                         net (fo=29, routed)          0.527     6.256    u_uart_tx/state__0[1]
    SLICE_X81Y72         LUT3 (Prop_lut3_I0_O)        0.299     6.555 f  u_uart_tx/status_led3_o_OBUF_inst_i_1/O
                         net (fo=16, routed)          0.865     7.420    u_uart_tx/status_led3_o_OBUF
    SLICE_X85Y69         LUT6 (Prop_lut6_I3_O)        0.124     7.544 r  u_uart_tx/FSM_onehot_current_state_q[34]_i_2/O
                         net (fo=2, routed)           0.440     7.983    u_uart_tx/FSM_onehot_current_state_q[34]_i_2_n_0
    SLICE_X83Y69         LUT6 (Prop_lut6_I0_O)        0.124     8.107 r  u_uart_tx/decay_timer_target_q[27]_i_53/O
                         net (fo=1, routed)           0.545     8.653    u_uart_tx/decay_timer_target_q[27]_i_53_n_0
    SLICE_X83Y66         LUT6 (Prop_lut6_I2_O)        0.124     8.777 r  u_uart_tx/decay_timer_target_q[27]_i_31/O
                         net (fo=3, routed)           0.176     8.953    u_uart_tx/decay_timer_target_q[27]_i_31_n_0
    SLICE_X83Y66         LUT6 (Prop_lut6_I2_O)        0.124     9.077 r  u_uart_tx/timer_q[0]_i_12/O
                         net (fo=1, routed)           0.799     9.876    u_uart_tx/timer_q[0]_i_12_n_0
    SLICE_X85Y67         LUT6 (Prop_lut6_I2_O)        0.124    10.000 r  u_uart_tx/timer_q[0]_i_7/O
                         net (fo=33, routed)          0.733    10.733    u_uart_tx/timer_q[0]_i_7_n_0
    SLICE_X84Y67         LUT6 (Prop_lut6_I0_O)        0.124    10.857 r  u_uart_tx/timer_q[0]_i_6/O
                         net (fo=1, routed)           0.000    10.857    u_uart_tx/timer_q[0]_i_6_n_0
    SLICE_X84Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    11.370 r  u_uart_tx/timer_q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.370    u_uart_tx/timer_q_reg[0]_i_1_n_0
    SLICE_X84Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.487 r  u_uart_tx/timer_q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.487    u_uart_tx/timer_q_reg[4]_i_1_n_0
    SLICE_X84Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.604 r  u_uart_tx/timer_q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.604    u_uart_tx/timer_q_reg[8]_i_1_n_0
    SLICE_X84Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.721 r  u_uart_tx/timer_q_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.721    u_uart_tx/timer_q_reg[12]_i_1_n_0
    SLICE_X84Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.838 r  u_uart_tx/timer_q_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.838    u_uart_tx/timer_q_reg[16]_i_1_n_0
    SLICE_X84Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.955 r  u_uart_tx/timer_q_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.955    u_uart_tx/timer_q_reg[20]_i_1_n_0
    SLICE_X84Y73         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    12.270 r  u_uart_tx/timer_q_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000    12.270    u_uart_tx_n_24
    SLICE_X84Y73         FDCE                                         r  timer_q_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     5.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.683    10.105    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     6.411 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     8.334    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.425 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=4260, routed)        1.592    10.018    clk_phy_sys
    SLICE_X84Y73         FDCE                                         r  timer_q_reg[27]/C
                         clock pessimism              0.180    10.198    
                         clock uncertainty           -0.186    10.012    
    SLICE_X84Y73         FDCE (Setup_fdce_C_D)        0.109    10.121    timer_q_reg[27]
  -------------------------------------------------------------------
                         required time                         10.121    
                         arrival time                         -12.270    
  -------------------------------------------------------------------
                         slack                                 -2.149    

Slack (VIOLATED) :        -2.073ns  (required time - arrival time)
  Source:                 u_uart_tx/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timer_q_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_phy_sys_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_phy_sys_clk_wiz_0 rise@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.884ns  (logic 2.799ns (40.661%)  route 4.085ns (59.339%))
  Logic Levels:           14  (CARRY4=7 LUT3=1 LUT6=6)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 10.018 - 5.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.707     5.310    u_uart_tx/clk_in1
    SLICE_X81Y72         FDRE                                         r  u_uart_tx/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y72         FDRE (Prop_fdre_C_Q)         0.419     5.729 f  u_uart_tx/FSM_sequential_state_reg[1]/Q
                         net (fo=29, routed)          0.527     6.256    u_uart_tx/state__0[1]
    SLICE_X81Y72         LUT3 (Prop_lut3_I0_O)        0.299     6.555 f  u_uart_tx/status_led3_o_OBUF_inst_i_1/O
                         net (fo=16, routed)          0.865     7.420    u_uart_tx/status_led3_o_OBUF
    SLICE_X85Y69         LUT6 (Prop_lut6_I3_O)        0.124     7.544 r  u_uart_tx/FSM_onehot_current_state_q[34]_i_2/O
                         net (fo=2, routed)           0.440     7.983    u_uart_tx/FSM_onehot_current_state_q[34]_i_2_n_0
    SLICE_X83Y69         LUT6 (Prop_lut6_I0_O)        0.124     8.107 r  u_uart_tx/decay_timer_target_q[27]_i_53/O
                         net (fo=1, routed)           0.545     8.653    u_uart_tx/decay_timer_target_q[27]_i_53_n_0
    SLICE_X83Y66         LUT6 (Prop_lut6_I2_O)        0.124     8.777 r  u_uart_tx/decay_timer_target_q[27]_i_31/O
                         net (fo=3, routed)           0.176     8.953    u_uart_tx/decay_timer_target_q[27]_i_31_n_0
    SLICE_X83Y66         LUT6 (Prop_lut6_I2_O)        0.124     9.077 r  u_uart_tx/timer_q[0]_i_12/O
                         net (fo=1, routed)           0.799     9.876    u_uart_tx/timer_q[0]_i_12_n_0
    SLICE_X85Y67         LUT6 (Prop_lut6_I2_O)        0.124    10.000 r  u_uart_tx/timer_q[0]_i_7/O
                         net (fo=33, routed)          0.733    10.733    u_uart_tx/timer_q[0]_i_7_n_0
    SLICE_X84Y67         LUT6 (Prop_lut6_I0_O)        0.124    10.857 r  u_uart_tx/timer_q[0]_i_6/O
                         net (fo=1, routed)           0.000    10.857    u_uart_tx/timer_q[0]_i_6_n_0
    SLICE_X84Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    11.370 r  u_uart_tx/timer_q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.370    u_uart_tx/timer_q_reg[0]_i_1_n_0
    SLICE_X84Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.487 r  u_uart_tx/timer_q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.487    u_uart_tx/timer_q_reg[4]_i_1_n_0
    SLICE_X84Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.604 r  u_uart_tx/timer_q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.604    u_uart_tx/timer_q_reg[8]_i_1_n_0
    SLICE_X84Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.721 r  u_uart_tx/timer_q_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.721    u_uart_tx/timer_q_reg[12]_i_1_n_0
    SLICE_X84Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.838 r  u_uart_tx/timer_q_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.838    u_uart_tx/timer_q_reg[16]_i_1_n_0
    SLICE_X84Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.955 r  u_uart_tx/timer_q_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.955    u_uart_tx/timer_q_reg[20]_i_1_n_0
    SLICE_X84Y73         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.194 r  u_uart_tx/timer_q_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000    12.194    u_uart_tx_n_25
    SLICE_X84Y73         FDCE                                         r  timer_q_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     5.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.683    10.105    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     6.411 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     8.334    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.425 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=4260, routed)        1.592    10.018    clk_phy_sys
    SLICE_X84Y73         FDCE                                         r  timer_q_reg[26]/C
                         clock pessimism              0.180    10.198    
                         clock uncertainty           -0.186    10.012    
    SLICE_X84Y73         FDCE (Setup_fdce_C_D)        0.109    10.121    timer_q_reg[26]
  -------------------------------------------------------------------
                         required time                         10.121    
                         arrival time                         -12.194    
  -------------------------------------------------------------------
                         slack                                 -2.073    

Slack (VIOLATED) :        -2.053ns  (required time - arrival time)
  Source:                 u_uart_tx/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timer_q_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_phy_sys_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_phy_sys_clk_wiz_0 rise@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.864ns  (logic 2.779ns (40.488%)  route 4.085ns (59.512%))
  Logic Levels:           14  (CARRY4=7 LUT3=1 LUT6=6)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 10.018 - 5.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.707     5.310    u_uart_tx/clk_in1
    SLICE_X81Y72         FDRE                                         r  u_uart_tx/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y72         FDRE (Prop_fdre_C_Q)         0.419     5.729 f  u_uart_tx/FSM_sequential_state_reg[1]/Q
                         net (fo=29, routed)          0.527     6.256    u_uart_tx/state__0[1]
    SLICE_X81Y72         LUT3 (Prop_lut3_I0_O)        0.299     6.555 f  u_uart_tx/status_led3_o_OBUF_inst_i_1/O
                         net (fo=16, routed)          0.865     7.420    u_uart_tx/status_led3_o_OBUF
    SLICE_X85Y69         LUT6 (Prop_lut6_I3_O)        0.124     7.544 r  u_uart_tx/FSM_onehot_current_state_q[34]_i_2/O
                         net (fo=2, routed)           0.440     7.983    u_uart_tx/FSM_onehot_current_state_q[34]_i_2_n_0
    SLICE_X83Y69         LUT6 (Prop_lut6_I0_O)        0.124     8.107 r  u_uart_tx/decay_timer_target_q[27]_i_53/O
                         net (fo=1, routed)           0.545     8.653    u_uart_tx/decay_timer_target_q[27]_i_53_n_0
    SLICE_X83Y66         LUT6 (Prop_lut6_I2_O)        0.124     8.777 r  u_uart_tx/decay_timer_target_q[27]_i_31/O
                         net (fo=3, routed)           0.176     8.953    u_uart_tx/decay_timer_target_q[27]_i_31_n_0
    SLICE_X83Y66         LUT6 (Prop_lut6_I2_O)        0.124     9.077 r  u_uart_tx/timer_q[0]_i_12/O
                         net (fo=1, routed)           0.799     9.876    u_uart_tx/timer_q[0]_i_12_n_0
    SLICE_X85Y67         LUT6 (Prop_lut6_I2_O)        0.124    10.000 r  u_uart_tx/timer_q[0]_i_7/O
                         net (fo=33, routed)          0.733    10.733    u_uart_tx/timer_q[0]_i_7_n_0
    SLICE_X84Y67         LUT6 (Prop_lut6_I0_O)        0.124    10.857 r  u_uart_tx/timer_q[0]_i_6/O
                         net (fo=1, routed)           0.000    10.857    u_uart_tx/timer_q[0]_i_6_n_0
    SLICE_X84Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    11.370 r  u_uart_tx/timer_q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.370    u_uart_tx/timer_q_reg[0]_i_1_n_0
    SLICE_X84Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.487 r  u_uart_tx/timer_q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.487    u_uart_tx/timer_q_reg[4]_i_1_n_0
    SLICE_X84Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.604 r  u_uart_tx/timer_q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.604    u_uart_tx/timer_q_reg[8]_i_1_n_0
    SLICE_X84Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.721 r  u_uart_tx/timer_q_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.721    u_uart_tx/timer_q_reg[12]_i_1_n_0
    SLICE_X84Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.838 r  u_uart_tx/timer_q_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.838    u_uart_tx/timer_q_reg[16]_i_1_n_0
    SLICE_X84Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.955 r  u_uart_tx/timer_q_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.955    u_uart_tx/timer_q_reg[20]_i_1_n_0
    SLICE_X84Y73         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.174 r  u_uart_tx/timer_q_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000    12.174    u_uart_tx_n_27
    SLICE_X84Y73         FDCE                                         r  timer_q_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     5.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.683    10.105    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     6.411 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     8.334    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.425 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=4260, routed)        1.592    10.018    clk_phy_sys
    SLICE_X84Y73         FDCE                                         r  timer_q_reg[24]/C
                         clock pessimism              0.180    10.198    
                         clock uncertainty           -0.186    10.012    
    SLICE_X84Y73         FDCE (Setup_fdce_C_D)        0.109    10.121    timer_q_reg[24]
  -------------------------------------------------------------------
                         required time                         10.121    
                         arrival time                         -12.174    
  -------------------------------------------------------------------
                         slack                                 -2.053    

Slack (VIOLATED) :        -2.039ns  (required time - arrival time)
  Source:                 u_uart_tx/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timer_q_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_phy_sys_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_phy_sys_clk_wiz_0 rise@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.851ns  (logic 2.766ns (40.375%)  route 4.085ns (59.625%))
  Logic Levels:           13  (CARRY4=6 LUT3=1 LUT6=6)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.019ns = ( 10.019 - 5.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.707     5.310    u_uart_tx/clk_in1
    SLICE_X81Y72         FDRE                                         r  u_uart_tx/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y72         FDRE (Prop_fdre_C_Q)         0.419     5.729 f  u_uart_tx/FSM_sequential_state_reg[1]/Q
                         net (fo=29, routed)          0.527     6.256    u_uart_tx/state__0[1]
    SLICE_X81Y72         LUT3 (Prop_lut3_I0_O)        0.299     6.555 f  u_uart_tx/status_led3_o_OBUF_inst_i_1/O
                         net (fo=16, routed)          0.865     7.420    u_uart_tx/status_led3_o_OBUF
    SLICE_X85Y69         LUT6 (Prop_lut6_I3_O)        0.124     7.544 r  u_uart_tx/FSM_onehot_current_state_q[34]_i_2/O
                         net (fo=2, routed)           0.440     7.983    u_uart_tx/FSM_onehot_current_state_q[34]_i_2_n_0
    SLICE_X83Y69         LUT6 (Prop_lut6_I0_O)        0.124     8.107 r  u_uart_tx/decay_timer_target_q[27]_i_53/O
                         net (fo=1, routed)           0.545     8.653    u_uart_tx/decay_timer_target_q[27]_i_53_n_0
    SLICE_X83Y66         LUT6 (Prop_lut6_I2_O)        0.124     8.777 r  u_uart_tx/decay_timer_target_q[27]_i_31/O
                         net (fo=3, routed)           0.176     8.953    u_uart_tx/decay_timer_target_q[27]_i_31_n_0
    SLICE_X83Y66         LUT6 (Prop_lut6_I2_O)        0.124     9.077 r  u_uart_tx/timer_q[0]_i_12/O
                         net (fo=1, routed)           0.799     9.876    u_uart_tx/timer_q[0]_i_12_n_0
    SLICE_X85Y67         LUT6 (Prop_lut6_I2_O)        0.124    10.000 r  u_uart_tx/timer_q[0]_i_7/O
                         net (fo=33, routed)          0.733    10.733    u_uart_tx/timer_q[0]_i_7_n_0
    SLICE_X84Y67         LUT6 (Prop_lut6_I0_O)        0.124    10.857 r  u_uart_tx/timer_q[0]_i_6/O
                         net (fo=1, routed)           0.000    10.857    u_uart_tx/timer_q[0]_i_6_n_0
    SLICE_X84Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    11.370 r  u_uart_tx/timer_q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.370    u_uart_tx/timer_q_reg[0]_i_1_n_0
    SLICE_X84Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.487 r  u_uart_tx/timer_q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.487    u_uart_tx/timer_q_reg[4]_i_1_n_0
    SLICE_X84Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.604 r  u_uart_tx/timer_q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.604    u_uart_tx/timer_q_reg[8]_i_1_n_0
    SLICE_X84Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.721 r  u_uart_tx/timer_q_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.721    u_uart_tx/timer_q_reg[12]_i_1_n_0
    SLICE_X84Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.838 r  u_uart_tx/timer_q_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.838    u_uart_tx/timer_q_reg[16]_i_1_n_0
    SLICE_X84Y72         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.161 r  u_uart_tx/timer_q_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000    12.161    u_uart_tx_n_22
    SLICE_X84Y72         FDCE                                         r  timer_q_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     5.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.683    10.105    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     6.411 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     8.334    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.425 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=4260, routed)        1.593    10.019    clk_phy_sys
    SLICE_X84Y72         FDCE                                         r  timer_q_reg[21]/C
                         clock pessimism              0.180    10.199    
                         clock uncertainty           -0.186    10.013    
    SLICE_X84Y72         FDCE (Setup_fdce_C_D)        0.109    10.122    timer_q_reg[21]
  -------------------------------------------------------------------
                         required time                         10.122    
                         arrival time                         -12.161    
  -------------------------------------------------------------------
                         slack                                 -2.039    

Slack (VIOLATED) :        -2.031ns  (required time - arrival time)
  Source:                 u_uart_tx/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timer_q_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_phy_sys_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_phy_sys_clk_wiz_0 rise@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.843ns  (logic 2.758ns (40.305%)  route 4.085ns (59.695%))
  Logic Levels:           13  (CARRY4=6 LUT3=1 LUT6=6)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.019ns = ( 10.019 - 5.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.707     5.310    u_uart_tx/clk_in1
    SLICE_X81Y72         FDRE                                         r  u_uart_tx/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y72         FDRE (Prop_fdre_C_Q)         0.419     5.729 f  u_uart_tx/FSM_sequential_state_reg[1]/Q
                         net (fo=29, routed)          0.527     6.256    u_uart_tx/state__0[1]
    SLICE_X81Y72         LUT3 (Prop_lut3_I0_O)        0.299     6.555 f  u_uart_tx/status_led3_o_OBUF_inst_i_1/O
                         net (fo=16, routed)          0.865     7.420    u_uart_tx/status_led3_o_OBUF
    SLICE_X85Y69         LUT6 (Prop_lut6_I3_O)        0.124     7.544 r  u_uart_tx/FSM_onehot_current_state_q[34]_i_2/O
                         net (fo=2, routed)           0.440     7.983    u_uart_tx/FSM_onehot_current_state_q[34]_i_2_n_0
    SLICE_X83Y69         LUT6 (Prop_lut6_I0_O)        0.124     8.107 r  u_uart_tx/decay_timer_target_q[27]_i_53/O
                         net (fo=1, routed)           0.545     8.653    u_uart_tx/decay_timer_target_q[27]_i_53_n_0
    SLICE_X83Y66         LUT6 (Prop_lut6_I2_O)        0.124     8.777 r  u_uart_tx/decay_timer_target_q[27]_i_31/O
                         net (fo=3, routed)           0.176     8.953    u_uart_tx/decay_timer_target_q[27]_i_31_n_0
    SLICE_X83Y66         LUT6 (Prop_lut6_I2_O)        0.124     9.077 r  u_uart_tx/timer_q[0]_i_12/O
                         net (fo=1, routed)           0.799     9.876    u_uart_tx/timer_q[0]_i_12_n_0
    SLICE_X85Y67         LUT6 (Prop_lut6_I2_O)        0.124    10.000 r  u_uart_tx/timer_q[0]_i_7/O
                         net (fo=33, routed)          0.733    10.733    u_uart_tx/timer_q[0]_i_7_n_0
    SLICE_X84Y67         LUT6 (Prop_lut6_I0_O)        0.124    10.857 r  u_uart_tx/timer_q[0]_i_6/O
                         net (fo=1, routed)           0.000    10.857    u_uart_tx/timer_q[0]_i_6_n_0
    SLICE_X84Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    11.370 r  u_uart_tx/timer_q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.370    u_uart_tx/timer_q_reg[0]_i_1_n_0
    SLICE_X84Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.487 r  u_uart_tx/timer_q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.487    u_uart_tx/timer_q_reg[4]_i_1_n_0
    SLICE_X84Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.604 r  u_uart_tx/timer_q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.604    u_uart_tx/timer_q_reg[8]_i_1_n_0
    SLICE_X84Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.721 r  u_uart_tx/timer_q_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.721    u_uart_tx/timer_q_reg[12]_i_1_n_0
    SLICE_X84Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.838 r  u_uart_tx/timer_q_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.838    u_uart_tx/timer_q_reg[16]_i_1_n_0
    SLICE_X84Y72         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    12.153 r  u_uart_tx/timer_q_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000    12.153    u_uart_tx_n_20
    SLICE_X84Y72         FDCE                                         r  timer_q_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     5.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.683    10.105    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     6.411 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     8.334    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.425 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=4260, routed)        1.593    10.019    clk_phy_sys
    SLICE_X84Y72         FDCE                                         r  timer_q_reg[23]/C
                         clock pessimism              0.180    10.199    
                         clock uncertainty           -0.186    10.013    
    SLICE_X84Y72         FDCE (Setup_fdce_C_D)        0.109    10.122    timer_q_reg[23]
  -------------------------------------------------------------------
                         required time                         10.122    
                         arrival time                         -12.153    
  -------------------------------------------------------------------
                         slack                                 -2.031    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.344ns  (arrival time - required time)
  Source:                 u_uart_tx/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_onehot_current_state_q_reg[33]/D
                            (rising edge-triggered cell FDCE clocked by clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_phy_sys_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_phy_sys_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.893ns  (logic 0.231ns (25.863%)  route 0.662ns (74.137%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.590     1.509    u_uart_tx/clk_in1
    SLICE_X79Y71         FDRE                                         r  u_uart_tx/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y71         FDRE (Prop_fdre_C_Q)         0.141     1.650 r  u_uart_tx/FSM_sequential_state_reg[0]/Q
                         net (fo=26, routed)          0.386     2.036    u_uart_tx/state__0[0]
    SLICE_X78Y72         LUT6 (Prop_lut6_I1_O)        0.045     2.081 r  u_uart_tx/FSM_onehot_current_state_q[33]_i_2/O
                         net (fo=1, routed)           0.276     2.357    u_uart_tx/FSM_onehot_current_state_q[33]_i_2_n_0
    SLICE_X81Y71         LUT6 (Prop_lut6_I2_O)        0.045     2.402 r  u_uart_tx/FSM_onehot_current_state_q[33]_i_1/O
                         net (fo=1, routed)           0.000     2.402    u_uart_tx_n_36
    SLICE_X81Y71         FDCE                                         r  FSM_onehot_current_state_q_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.898     2.063    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.167 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=4260, routed)        0.860     2.027    clk_phy_sys
    SLICE_X81Y71         FDCE                                         r  FSM_onehot_current_state_q_reg[33]/C
                         clock pessimism             -0.245     1.781    
                         clock uncertainty            0.186     1.967    
    SLICE_X81Y71         FDCE (Hold_fdce_C_D)         0.091     2.058    FSM_onehot_current_state_q_reg[33]
  -------------------------------------------------------------------
                         required time                         -2.058    
                         arrival time                           2.402    
  -------------------------------------------------------------------
                         slack                                  0.344    

Slack (MET) :             0.435ns  (arrival time - required time)
  Source:                 u_uart_tx/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_onehot_current_state_q_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_phy_sys_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_phy_sys_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.023ns  (logic 0.231ns (22.590%)  route 0.792ns (77.410%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.282ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.590     1.509    u_uart_tx/clk_in1
    SLICE_X79Y71         FDRE                                         r  u_uart_tx/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y71         FDRE (Prop_fdre_C_Q)         0.141     1.650 r  u_uart_tx/FSM_sequential_state_reg[0]/Q
                         net (fo=26, routed)          0.414     2.064    u_uart_tx/state__0[0]
    SLICE_X86Y70         LUT5 (Prop_lut5_I2_O)        0.045     2.109 r  u_uart_tx/FSM_onehot_current_state_q[2]_i_3/O
                         net (fo=2, routed)           0.377     2.487    u_uart_tx/FSM_onehot_current_state_q[2]_i_3_n_0
    SLICE_X84Y65         LUT6 (Prop_lut6_I1_O)        0.045     2.532 r  u_uart_tx/FSM_onehot_current_state_q[2]_i_1/O
                         net (fo=1, routed)           0.000     2.532    u_uart_tx_n_67
    SLICE_X84Y65         FDCE                                         r  FSM_onehot_current_state_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.898     2.063    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.167 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=4260, routed)        0.870     2.037    clk_phy_sys
    SLICE_X84Y65         FDCE                                         r  FSM_onehot_current_state_q_reg[2]/C
                         clock pessimism             -0.245     1.791    
                         clock uncertainty            0.186     1.977    
    SLICE_X84Y65         FDCE (Hold_fdce_C_D)         0.120     2.097    FSM_onehot_current_state_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.097    
                         arrival time                           2.532    
  -------------------------------------------------------------------
                         slack                                  0.435    

Slack (MET) :             0.476ns  (arrival time - required time)
  Source:                 u_uart_tx/FSM_sequential_state_reg[2]_inv/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_onehot_current_state_q_reg[37]/D
                            (rising edge-triggered cell FDCE clocked by clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_phy_sys_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_phy_sys_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.051ns  (logic 0.276ns (26.250%)  route 0.775ns (73.750%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.592     1.511    u_uart_tx/clk_in1
    SLICE_X81Y72         FDSE                                         r  u_uart_tx/FSM_sequential_state_reg[2]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y72         FDSE (Prop_fdse_C_Q)         0.141     1.652 f  u_uart_tx/FSM_sequential_state_reg[2]_inv/Q
                         net (fo=29, routed)          0.244     1.896    u_uart_tx/state__0[2]
    SLICE_X81Y72         LUT3 (Prop_lut3_I2_O)        0.045     1.941 r  u_uart_tx/status_led3_o_OBUF_inst_i_1/O
                         net (fo=16, routed)          0.274     2.215    u_uart_tx/status_led3_o_OBUF
    SLICE_X79Y73         LUT6 (Prop_lut6_I4_O)        0.045     2.260 r  u_uart_tx/FSM_onehot_current_state_q[37]_i_6/O
                         net (fo=8, routed)           0.258     2.518    u_uart_tx/FSM_onehot_current_state_q[37]_i_6_n_0
    SLICE_X80Y72         LUT6 (Prop_lut6_I4_O)        0.045     2.563 r  u_uart_tx/FSM_onehot_current_state_q[37]_i_1/O
                         net (fo=1, routed)           0.000     2.563    u_uart_tx_n_32
    SLICE_X80Y72         FDCE                                         r  FSM_onehot_current_state_q_reg[37]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.898     2.063    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.167 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=4260, routed)        0.859     2.026    clk_phy_sys
    SLICE_X80Y72         FDCE                                         r  FSM_onehot_current_state_q_reg[37]/C
                         clock pessimism             -0.245     1.780    
                         clock uncertainty            0.186     1.966    
    SLICE_X80Y72         FDCE (Hold_fdce_C_D)         0.121     2.087    FSM_onehot_current_state_q_reg[37]
  -------------------------------------------------------------------
                         required time                         -2.087    
                         arrival time                           2.563    
  -------------------------------------------------------------------
                         slack                                  0.476    

Slack (MET) :             0.506ns  (arrival time - required time)
  Source:                 u_uart_tx/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_onehot_current_state_q_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_phy_sys_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_phy_sys_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.084ns  (logic 0.321ns (29.621%)  route 0.763ns (70.379%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.590     1.509    u_uart_tx/clk_in1
    SLICE_X79Y71         FDRE                                         r  u_uart_tx/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y71         FDRE (Prop_fdre_C_Q)         0.141     1.650 r  u_uart_tx/FSM_sequential_state_reg[0]/Q
                         net (fo=26, routed)          0.239     1.889    u_uart_tx/state__0[0]
    SLICE_X80Y71         LUT4 (Prop_lut4_I2_O)        0.045     1.934 r  u_uart_tx/FSM_onehot_current_state_q[28]_i_7/O
                         net (fo=3, routed)           0.194     2.128    u_uart_tx/FSM_onehot_current_state_q[28]_i_7_n_0
    SLICE_X79Y71         LUT6 (Prop_lut6_I0_O)        0.045     2.173 r  u_uart_tx/FSM_onehot_current_state_q[28]_i_6/O
                         net (fo=3, routed)           0.214     2.387    u_uart_tx/FSM_onehot_current_state_q[28]_i_6_n_0
    SLICE_X79Y70         LUT6 (Prop_lut6_I4_O)        0.045     2.432 f  u_uart_tx/FSM_onehot_current_state_q[28]_i_3/O
                         net (fo=1, routed)           0.116     2.548    u_uart_tx/FSM_onehot_current_state_q[28]_i_3_n_0
    SLICE_X80Y71         LUT6 (Prop_lut6_I5_O)        0.045     2.593 r  u_uart_tx/FSM_onehot_current_state_q[28]_i_1/O
                         net (fo=1, routed)           0.000     2.593    u_uart_tx_n_41
    SLICE_X80Y71         FDCE                                         r  FSM_onehot_current_state_q_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.898     2.063    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.167 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=4260, routed)        0.860     2.027    clk_phy_sys
    SLICE_X80Y71         FDCE                                         r  FSM_onehot_current_state_q_reg[28]/C
                         clock pessimism             -0.245     1.781    
                         clock uncertainty            0.186     1.967    
    SLICE_X80Y71         FDCE (Hold_fdce_C_D)         0.120     2.087    FSM_onehot_current_state_q_reg[28]
  -------------------------------------------------------------------
                         required time                         -2.087    
                         arrival time                           2.593    
  -------------------------------------------------------------------
                         slack                                  0.506    

Slack (MET) :             0.522ns  (arrival time - required time)
  Source:                 u_uart_tx/FSM_sequential_state_reg[2]_inv/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_onehot_current_state_q_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_phy_sys_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_phy_sys_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.103ns  (logic 0.276ns (25.015%)  route 0.827ns (74.985%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.592     1.511    u_uart_tx/clk_in1
    SLICE_X81Y72         FDSE                                         r  u_uart_tx/FSM_sequential_state_reg[2]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y72         FDSE (Prop_fdse_C_Q)         0.141     1.652 f  u_uart_tx/FSM_sequential_state_reg[2]_inv/Q
                         net (fo=29, routed)          0.244     1.896    u_uart_tx/state__0[2]
    SLICE_X81Y72         LUT3 (Prop_lut3_I2_O)        0.045     1.941 r  u_uart_tx/status_led3_o_OBUF_inst_i_1/O
                         net (fo=16, routed)          0.375     2.316    u_uart_tx/status_led3_o_OBUF
    SLICE_X79Y73         LUT6 (Prop_lut6_I1_O)        0.045     2.361 f  u_uart_tx/FSM_onehot_current_state_q[24]_i_3/O
                         net (fo=2, routed)           0.209     2.570    u_uart_tx/FSM_onehot_current_state_q[24]_i_3_n_0
    SLICE_X80Y67         LUT6 (Prop_lut6_I1_O)        0.045     2.615 r  u_uart_tx/FSM_onehot_current_state_q[21]_i_1/O
                         net (fo=1, routed)           0.000     2.615    u_uart_tx_n_48
    SLICE_X80Y67         FDCE                                         r  FSM_onehot_current_state_q_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.898     2.063    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.167 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=4260, routed)        0.864     2.031    clk_phy_sys
    SLICE_X80Y67         FDCE                                         r  FSM_onehot_current_state_q_reg[21]/C
                         clock pessimism             -0.245     1.785    
                         clock uncertainty            0.186     1.971    
    SLICE_X80Y67         FDCE (Hold_fdce_C_D)         0.121     2.092    FSM_onehot_current_state_q_reg[21]
  -------------------------------------------------------------------
                         required time                         -2.092    
                         arrival time                           2.615    
  -------------------------------------------------------------------
                         slack                                  0.522    

Slack (MET) :             0.525ns  (arrival time - required time)
  Source:                 u_uart_tx/FSM_sequential_state_reg[2]_inv/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_onehot_current_state_q_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_phy_sys_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_phy_sys_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.106ns  (logic 0.276ns (24.945%)  route 0.830ns (75.055%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.592     1.511    u_uart_tx/clk_in1
    SLICE_X81Y72         FDSE                                         r  u_uart_tx/FSM_sequential_state_reg[2]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y72         FDSE (Prop_fdse_C_Q)         0.141     1.652 f  u_uart_tx/FSM_sequential_state_reg[2]_inv/Q
                         net (fo=29, routed)          0.244     1.896    u_uart_tx/state__0[2]
    SLICE_X81Y72         LUT3 (Prop_lut3_I2_O)        0.045     1.941 r  u_uart_tx/status_led3_o_OBUF_inst_i_1/O
                         net (fo=16, routed)          0.342     2.283    u_uart_tx/status_led3_o_OBUF
    SLICE_X80Y64         LUT5 (Prop_lut5_I3_O)        0.045     2.328 r  u_uart_tx/FSM_onehot_current_state_q[23]_i_4/O
                         net (fo=10, routed)          0.244     2.573    u_uart_tx/FSM_onehot_current_state_q[23]_i_4_n_0
    SLICE_X80Y65         LUT6 (Prop_lut6_I1_O)        0.045     2.618 r  u_uart_tx/FSM_onehot_current_state_q[6]_i_1/O
                         net (fo=1, routed)           0.000     2.618    u_uart_tx_n_63
    SLICE_X80Y65         FDCE                                         r  FSM_onehot_current_state_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.898     2.063    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.167 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=4260, routed)        0.866     2.033    clk_phy_sys
    SLICE_X80Y65         FDCE                                         r  FSM_onehot_current_state_q_reg[6]/C
                         clock pessimism             -0.245     1.787    
                         clock uncertainty            0.186     1.973    
    SLICE_X80Y65         FDCE (Hold_fdce_C_D)         0.120     2.093    FSM_onehot_current_state_q_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.093    
                         arrival time                           2.618    
  -------------------------------------------------------------------
                         slack                                  0.525    

Slack (MET) :             0.557ns  (arrival time - required time)
  Source:                 u_uart_tx/FSM_sequential_state_reg[2]_inv/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_onehot_current_state_q_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_phy_sys_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_phy_sys_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.108ns  (logic 0.276ns (24.920%)  route 0.832ns (75.080%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.592     1.511    u_uart_tx/clk_in1
    SLICE_X81Y72         FDSE                                         r  u_uart_tx/FSM_sequential_state_reg[2]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y72         FDSE (Prop_fdse_C_Q)         0.141     1.652 f  u_uart_tx/FSM_sequential_state_reg[2]_inv/Q
                         net (fo=29, routed)          0.244     1.896    u_uart_tx/state__0[2]
    SLICE_X81Y72         LUT3 (Prop_lut3_I2_O)        0.045     1.941 r  u_uart_tx/status_led3_o_OBUF_inst_i_1/O
                         net (fo=16, routed)          0.342     2.283    u_uart_tx/status_led3_o_OBUF
    SLICE_X80Y64         LUT5 (Prop_lut5_I3_O)        0.045     2.328 r  u_uart_tx/FSM_onehot_current_state_q[23]_i_4/O
                         net (fo=10, routed)          0.246     2.574    u_uart_tx/FSM_onehot_current_state_q[23]_i_4_n_0
    SLICE_X81Y67         LUT6 (Prop_lut6_I3_O)        0.045     2.619 r  u_uart_tx/FSM_onehot_current_state_q[10]_i_1/O
                         net (fo=1, routed)           0.000     2.619    u_uart_tx_n_59
    SLICE_X81Y67         FDCE                                         r  FSM_onehot_current_state_q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.898     2.063    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.167 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=4260, routed)        0.864     2.031    clk_phy_sys
    SLICE_X81Y67         FDCE                                         r  FSM_onehot_current_state_q_reg[10]/C
                         clock pessimism             -0.245     1.785    
                         clock uncertainty            0.186     1.971    
    SLICE_X81Y67         FDCE (Hold_fdce_C_D)         0.091     2.062    FSM_onehot_current_state_q_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.062    
                         arrival time                           2.619    
  -------------------------------------------------------------------
                         slack                                  0.557    

Slack (MET) :             0.558ns  (arrival time - required time)
  Source:                 u_uart_tx/FSM_sequential_state_reg[2]_inv/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_onehot_current_state_q_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_phy_sys_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_phy_sys_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.111ns  (logic 0.276ns (24.848%)  route 0.835ns (75.152%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.592     1.511    u_uart_tx/clk_in1
    SLICE_X81Y72         FDSE                                         r  u_uart_tx/FSM_sequential_state_reg[2]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y72         FDSE (Prop_fdse_C_Q)         0.141     1.652 f  u_uart_tx/FSM_sequential_state_reg[2]_inv/Q
                         net (fo=29, routed)          0.244     1.896    u_uart_tx/state__0[2]
    SLICE_X81Y72         LUT3 (Prop_lut3_I2_O)        0.045     1.941 r  u_uart_tx/status_led3_o_OBUF_inst_i_1/O
                         net (fo=16, routed)          0.369     2.311    u_uart_tx/status_led3_o_OBUF
    SLICE_X79Y72         LUT6 (Prop_lut6_I5_O)        0.045     2.356 r  u_uart_tx/FSM_onehot_current_state_q[19]_i_3/O
                         net (fo=3, routed)           0.222     2.577    u_uart_tx/FSM_onehot_current_state_q[19]_i_3_n_0
    SLICE_X81Y66         LUT6 (Prop_lut6_I5_O)        0.045     2.622 r  u_uart_tx/FSM_onehot_current_state_q[19]_i_1/O
                         net (fo=1, routed)           0.000     2.622    u_uart_tx_n_50
    SLICE_X81Y66         FDCE                                         r  FSM_onehot_current_state_q_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.898     2.063    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.167 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=4260, routed)        0.865     2.032    clk_phy_sys
    SLICE_X81Y66         FDCE                                         r  FSM_onehot_current_state_q_reg[19]/C
                         clock pessimism             -0.245     1.786    
                         clock uncertainty            0.186     1.972    
    SLICE_X81Y66         FDCE (Hold_fdce_C_D)         0.092     2.064    FSM_onehot_current_state_q_reg[19]
  -------------------------------------------------------------------
                         required time                         -2.064    
                         arrival time                           2.622    
  -------------------------------------------------------------------
                         slack                                  0.558    

Slack (MET) :             0.561ns  (arrival time - required time)
  Source:                 u_uart_tx/FSM_sequential_state_reg[2]_inv/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_onehot_current_state_q_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_phy_sys_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_phy_sys_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.135ns  (logic 0.276ns (24.308%)  route 0.859ns (75.692%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.592     1.511    u_uart_tx/clk_in1
    SLICE_X81Y72         FDSE                                         r  u_uart_tx/FSM_sequential_state_reg[2]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y72         FDSE (Prop_fdse_C_Q)         0.141     1.652 f  u_uart_tx/FSM_sequential_state_reg[2]_inv/Q
                         net (fo=29, routed)          0.244     1.896    u_uart_tx/state__0[2]
    SLICE_X81Y72         LUT3 (Prop_lut3_I2_O)        0.045     1.941 r  u_uart_tx/status_led3_o_OBUF_inst_i_1/O
                         net (fo=16, routed)          0.274     2.215    u_uart_tx/status_led3_o_OBUF
    SLICE_X79Y73         LUT6 (Prop_lut6_I4_O)        0.045     2.260 r  u_uart_tx/FSM_onehot_current_state_q[37]_i_6/O
                         net (fo=8, routed)           0.342     2.602    u_uart_tx/FSM_onehot_current_state_q[37]_i_6_n_0
    SLICE_X80Y72         LUT6 (Prop_lut6_I2_O)        0.045     2.647 r  u_uart_tx/FSM_onehot_current_state_q[30]_i_1/O
                         net (fo=1, routed)           0.000     2.647    u_uart_tx_n_39
    SLICE_X80Y72         FDCE                                         r  FSM_onehot_current_state_q_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.898     2.063    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.167 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=4260, routed)        0.859     2.026    clk_phy_sys
    SLICE_X80Y72         FDCE                                         r  FSM_onehot_current_state_q_reg[30]/C
                         clock pessimism             -0.245     1.780    
                         clock uncertainty            0.186     1.966    
    SLICE_X80Y72         FDCE (Hold_fdce_C_D)         0.120     2.086    FSM_onehot_current_state_q_reg[30]
  -------------------------------------------------------------------
                         required time                         -2.086    
                         arrival time                           2.647    
  -------------------------------------------------------------------
                         slack                                  0.561    

Slack (MET) :             0.591ns  (arrival time - required time)
  Source:                 u_uart_tx/FSM_sequential_state_reg[2]_inv/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_onehot_current_state_q_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_phy_sys_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_phy_sys_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.149ns  (logic 0.276ns (24.019%)  route 0.873ns (75.981%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.281ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.592     1.511    u_uart_tx/clk_in1
    SLICE_X81Y72         FDSE                                         r  u_uart_tx/FSM_sequential_state_reg[2]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y72         FDSE (Prop_fdse_C_Q)         0.141     1.652 f  u_uart_tx/FSM_sequential_state_reg[2]_inv/Q
                         net (fo=29, routed)          0.244     1.896    u_uart_tx/state__0[2]
    SLICE_X81Y72         LUT3 (Prop_lut3_I2_O)        0.045     1.941 r  u_uart_tx/status_led3_o_OBUF_inst_i_1/O
                         net (fo=16, routed)          0.342     2.283    u_uart_tx/status_led3_o_OBUF
    SLICE_X80Y64         LUT5 (Prop_lut5_I3_O)        0.045     2.328 r  u_uart_tx/FSM_onehot_current_state_q[23]_i_4/O
                         net (fo=10, routed)          0.287     2.615    u_uart_tx/FSM_onehot_current_state_q[23]_i_4_n_0
    SLICE_X82Y64         LUT6 (Prop_lut6_I2_O)        0.045     2.660 r  u_uart_tx/FSM_onehot_current_state_q[12]_i_1/O
                         net (fo=1, routed)           0.000     2.660    u_uart_tx_n_57
    SLICE_X82Y64         FDCE                                         r  FSM_onehot_current_state_q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.898     2.063    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.167 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=4260, routed)        0.871     2.038    clk_phy_sys
    SLICE_X82Y64         FDCE                                         r  FSM_onehot_current_state_q_reg[12]/C
                         clock pessimism             -0.245     1.792    
                         clock uncertainty            0.186     1.978    
    SLICE_X82Y64         FDCE (Hold_fdce_C_D)         0.091     2.069    FSM_onehot_current_state_q_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.069    
                         arrival time                           2.660    
  -------------------------------------------------------------------
                         slack                                  0.591    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_phy_sys_clk_wiz_0
  To Clock:  clk_phy_sys_clk_wiz_0

Setup :           71  Failing Endpoints,  Worst Slack       -0.844ns,  Total Violation      -25.539ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.304ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.844ns  (required time - arrival time)
  Source:                 reset_btn_phy_sync_1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bit_errors_q_reg[4]/CLR
                            (recovery check against rising-edge clock clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_phy_sys_clk_wiz_0 rise@5.000ns - clk_phy_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.316ns  (logic 0.580ns (10.911%)  route 4.736ns (89.089%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 10.020 - 5.000 ) 
    Source Clock Delay      (SCD):    5.331ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.809     5.412    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.604 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=4260, routed)        1.726     5.331    clk_phy_sys
    SLICE_X82Y59         FDRE                                         r  reset_btn_phy_sync_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y59         FDRE (Prop_fdre_C_Q)         0.456     5.787 f  reset_btn_phy_sync_1_reg/Q
                         net (fo=1, routed)           0.467     6.254    u_ddr3_phy_inst/reset_btn_phy_sync_1
    SLICE_X82Y59         LUT2 (Prop_lut2_I0_O)        0.124     6.378 f  u_ddr3_phy_inst/u_serdes_dq0_i_1/O
                         net (fo=454, routed)         4.269    10.646    sys_rst_fsm_phy
    SLICE_X79Y88         FDCE                                         f  bit_errors_q_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     5.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.683    10.105    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     6.411 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     8.334    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.425 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=4260, routed)        1.594    10.020    clk_phy_sys
    SLICE_X79Y88         FDCE                                         r  bit_errors_q_reg[4]/C
                         clock pessimism              0.259    10.279    
                         clock uncertainty           -0.072    10.207    
    SLICE_X79Y88         FDCE (Recov_fdce_C_CLR)     -0.405     9.802    bit_errors_q_reg[4]
  -------------------------------------------------------------------
                         required time                          9.802    
                         arrival time                         -10.646    
  -------------------------------------------------------------------
                         slack                                 -0.844    

Slack (VIOLATED) :        -0.844ns  (required time - arrival time)
  Source:                 reset_btn_phy_sync_1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bit_errors_q_reg[5]/CLR
                            (recovery check against rising-edge clock clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_phy_sys_clk_wiz_0 rise@5.000ns - clk_phy_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.316ns  (logic 0.580ns (10.911%)  route 4.736ns (89.089%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 10.020 - 5.000 ) 
    Source Clock Delay      (SCD):    5.331ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.809     5.412    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.604 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=4260, routed)        1.726     5.331    clk_phy_sys
    SLICE_X82Y59         FDRE                                         r  reset_btn_phy_sync_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y59         FDRE (Prop_fdre_C_Q)         0.456     5.787 f  reset_btn_phy_sync_1_reg/Q
                         net (fo=1, routed)           0.467     6.254    u_ddr3_phy_inst/reset_btn_phy_sync_1
    SLICE_X82Y59         LUT2 (Prop_lut2_I0_O)        0.124     6.378 f  u_ddr3_phy_inst/u_serdes_dq0_i_1/O
                         net (fo=454, routed)         4.269    10.646    sys_rst_fsm_phy
    SLICE_X79Y88         FDCE                                         f  bit_errors_q_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     5.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.683    10.105    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     6.411 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     8.334    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.425 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=4260, routed)        1.594    10.020    clk_phy_sys
    SLICE_X79Y88         FDCE                                         r  bit_errors_q_reg[5]/C
                         clock pessimism              0.259    10.279    
                         clock uncertainty           -0.072    10.207    
    SLICE_X79Y88         FDCE (Recov_fdce_C_CLR)     -0.405     9.802    bit_errors_q_reg[5]
  -------------------------------------------------------------------
                         required time                          9.802    
                         arrival time                         -10.646    
  -------------------------------------------------------------------
                         slack                                 -0.844    

Slack (VIOLATED) :        -0.844ns  (required time - arrival time)
  Source:                 reset_btn_phy_sync_1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bit_errors_q_reg[6]/CLR
                            (recovery check against rising-edge clock clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_phy_sys_clk_wiz_0 rise@5.000ns - clk_phy_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.316ns  (logic 0.580ns (10.911%)  route 4.736ns (89.089%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 10.020 - 5.000 ) 
    Source Clock Delay      (SCD):    5.331ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.809     5.412    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.604 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=4260, routed)        1.726     5.331    clk_phy_sys
    SLICE_X82Y59         FDRE                                         r  reset_btn_phy_sync_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y59         FDRE (Prop_fdre_C_Q)         0.456     5.787 f  reset_btn_phy_sync_1_reg/Q
                         net (fo=1, routed)           0.467     6.254    u_ddr3_phy_inst/reset_btn_phy_sync_1
    SLICE_X82Y59         LUT2 (Prop_lut2_I0_O)        0.124     6.378 f  u_ddr3_phy_inst/u_serdes_dq0_i_1/O
                         net (fo=454, routed)         4.269    10.646    sys_rst_fsm_phy
    SLICE_X79Y88         FDCE                                         f  bit_errors_q_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     5.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.683    10.105    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     6.411 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     8.334    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.425 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=4260, routed)        1.594    10.020    clk_phy_sys
    SLICE_X79Y88         FDCE                                         r  bit_errors_q_reg[6]/C
                         clock pessimism              0.259    10.279    
                         clock uncertainty           -0.072    10.207    
    SLICE_X79Y88         FDCE (Recov_fdce_C_CLR)     -0.405     9.802    bit_errors_q_reg[6]
  -------------------------------------------------------------------
                         required time                          9.802    
                         arrival time                         -10.646    
  -------------------------------------------------------------------
                         slack                                 -0.844    

Slack (VIOLATED) :        -0.844ns  (required time - arrival time)
  Source:                 reset_btn_phy_sync_1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bit_errors_q_reg[7]/CLR
                            (recovery check against rising-edge clock clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_phy_sys_clk_wiz_0 rise@5.000ns - clk_phy_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.316ns  (logic 0.580ns (10.911%)  route 4.736ns (89.089%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 10.020 - 5.000 ) 
    Source Clock Delay      (SCD):    5.331ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.809     5.412    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.604 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=4260, routed)        1.726     5.331    clk_phy_sys
    SLICE_X82Y59         FDRE                                         r  reset_btn_phy_sync_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y59         FDRE (Prop_fdre_C_Q)         0.456     5.787 f  reset_btn_phy_sync_1_reg/Q
                         net (fo=1, routed)           0.467     6.254    u_ddr3_phy_inst/reset_btn_phy_sync_1
    SLICE_X82Y59         LUT2 (Prop_lut2_I0_O)        0.124     6.378 f  u_ddr3_phy_inst/u_serdes_dq0_i_1/O
                         net (fo=454, routed)         4.269    10.646    sys_rst_fsm_phy
    SLICE_X79Y88         FDCE                                         f  bit_errors_q_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     5.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.683    10.105    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     6.411 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     8.334    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.425 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=4260, routed)        1.594    10.020    clk_phy_sys
    SLICE_X79Y88         FDCE                                         r  bit_errors_q_reg[7]/C
                         clock pessimism              0.259    10.279    
                         clock uncertainty           -0.072    10.207    
    SLICE_X79Y88         FDCE (Recov_fdce_C_CLR)     -0.405     9.802    bit_errors_q_reg[7]
  -------------------------------------------------------------------
                         required time                          9.802    
                         arrival time                         -10.646    
  -------------------------------------------------------------------
                         slack                                 -0.844    

Slack (VIOLATED) :        -0.758ns  (required time - arrival time)
  Source:                 reset_btn_phy_sync_1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            read_data_q_reg[32]/CLR
                            (recovery check against rising-edge clock clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_phy_sys_clk_wiz_0 rise@5.000ns - clk_phy_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.316ns  (logic 0.580ns (10.911%)  route 4.736ns (89.089%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 10.020 - 5.000 ) 
    Source Clock Delay      (SCD):    5.331ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.809     5.412    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.604 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=4260, routed)        1.726     5.331    clk_phy_sys
    SLICE_X82Y59         FDRE                                         r  reset_btn_phy_sync_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y59         FDRE (Prop_fdre_C_Q)         0.456     5.787 f  reset_btn_phy_sync_1_reg/Q
                         net (fo=1, routed)           0.467     6.254    u_ddr3_phy_inst/reset_btn_phy_sync_1
    SLICE_X82Y59         LUT2 (Prop_lut2_I0_O)        0.124     6.378 f  u_ddr3_phy_inst/u_serdes_dq0_i_1/O
                         net (fo=454, routed)         4.269    10.646    sys_rst_fsm_phy
    SLICE_X78Y88         FDCE                                         f  read_data_q_reg[32]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     5.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.683    10.105    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     6.411 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     8.334    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.425 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=4260, routed)        1.594    10.020    clk_phy_sys
    SLICE_X78Y88         FDCE                                         r  read_data_q_reg[32]/C
                         clock pessimism              0.259    10.279    
                         clock uncertainty           -0.072    10.207    
    SLICE_X78Y88         FDCE (Recov_fdce_C_CLR)     -0.319     9.888    read_data_q_reg[32]
  -------------------------------------------------------------------
                         required time                          9.888    
                         arrival time                         -10.646    
  -------------------------------------------------------------------
                         slack                                 -0.758    

Slack (VIOLATED) :        -0.758ns  (required time - arrival time)
  Source:                 reset_btn_phy_sync_1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            read_data_q_reg[33]/CLR
                            (recovery check against rising-edge clock clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_phy_sys_clk_wiz_0 rise@5.000ns - clk_phy_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.316ns  (logic 0.580ns (10.911%)  route 4.736ns (89.089%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 10.020 - 5.000 ) 
    Source Clock Delay      (SCD):    5.331ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.809     5.412    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.604 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=4260, routed)        1.726     5.331    clk_phy_sys
    SLICE_X82Y59         FDRE                                         r  reset_btn_phy_sync_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y59         FDRE (Prop_fdre_C_Q)         0.456     5.787 f  reset_btn_phy_sync_1_reg/Q
                         net (fo=1, routed)           0.467     6.254    u_ddr3_phy_inst/reset_btn_phy_sync_1
    SLICE_X82Y59         LUT2 (Prop_lut2_I0_O)        0.124     6.378 f  u_ddr3_phy_inst/u_serdes_dq0_i_1/O
                         net (fo=454, routed)         4.269    10.646    sys_rst_fsm_phy
    SLICE_X78Y88         FDCE                                         f  read_data_q_reg[33]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     5.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.683    10.105    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     6.411 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     8.334    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.425 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=4260, routed)        1.594    10.020    clk_phy_sys
    SLICE_X78Y88         FDCE                                         r  read_data_q_reg[33]/C
                         clock pessimism              0.259    10.279    
                         clock uncertainty           -0.072    10.207    
    SLICE_X78Y88         FDCE (Recov_fdce_C_CLR)     -0.319     9.888    read_data_q_reg[33]
  -------------------------------------------------------------------
                         required time                          9.888    
                         arrival time                         -10.646    
  -------------------------------------------------------------------
                         slack                                 -0.758    

Slack (VIOLATED) :        -0.714ns  (required time - arrival time)
  Source:                 reset_btn_phy_sync_1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            write_data_q_reg[113]/CLR
                            (recovery check against rising-edge clock clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_phy_sys_clk_wiz_0 rise@5.000ns - clk_phy_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.189ns  (logic 0.580ns (11.177%)  route 4.609ns (88.823%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 10.024 - 5.000 ) 
    Source Clock Delay      (SCD):    5.331ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.809     5.412    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.604 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=4260, routed)        1.726     5.331    clk_phy_sys
    SLICE_X82Y59         FDRE                                         r  reset_btn_phy_sync_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y59         FDRE (Prop_fdre_C_Q)         0.456     5.787 f  reset_btn_phy_sync_1_reg/Q
                         net (fo=1, routed)           0.467     6.254    u_ddr3_phy_inst/reset_btn_phy_sync_1
    SLICE_X82Y59         LUT2 (Prop_lut2_I0_O)        0.124     6.378 f  u_ddr3_phy_inst/u_serdes_dq0_i_1/O
                         net (fo=454, routed)         4.142    10.520    sys_rst_fsm_phy
    SLICE_X81Y89         FDCE                                         f  write_data_q_reg[113]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     5.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.683    10.105    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     6.411 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     8.334    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.425 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=4260, routed)        1.598    10.024    clk_phy_sys
    SLICE_X81Y89         FDCE                                         r  write_data_q_reg[113]/C
                         clock pessimism              0.259    10.283    
                         clock uncertainty           -0.072    10.211    
    SLICE_X81Y89         FDCE (Recov_fdce_C_CLR)     -0.405     9.806    write_data_q_reg[113]
  -------------------------------------------------------------------
                         required time                          9.806    
                         arrival time                         -10.520    
  -------------------------------------------------------------------
                         slack                                 -0.714    

Slack (VIOLATED) :        -0.714ns  (required time - arrival time)
  Source:                 reset_btn_phy_sync_1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            write_data_q_reg[11]/CLR
                            (recovery check against rising-edge clock clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_phy_sys_clk_wiz_0 rise@5.000ns - clk_phy_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.189ns  (logic 0.580ns (11.177%)  route 4.609ns (88.823%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 10.024 - 5.000 ) 
    Source Clock Delay      (SCD):    5.331ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.809     5.412    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.604 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=4260, routed)        1.726     5.331    clk_phy_sys
    SLICE_X82Y59         FDRE                                         r  reset_btn_phy_sync_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y59         FDRE (Prop_fdre_C_Q)         0.456     5.787 f  reset_btn_phy_sync_1_reg/Q
                         net (fo=1, routed)           0.467     6.254    u_ddr3_phy_inst/reset_btn_phy_sync_1
    SLICE_X82Y59         LUT2 (Prop_lut2_I0_O)        0.124     6.378 f  u_ddr3_phy_inst/u_serdes_dq0_i_1/O
                         net (fo=454, routed)         4.142    10.520    sys_rst_fsm_phy
    SLICE_X81Y89         FDCE                                         f  write_data_q_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     5.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.683    10.105    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     6.411 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     8.334    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.425 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=4260, routed)        1.598    10.024    clk_phy_sys
    SLICE_X81Y89         FDCE                                         r  write_data_q_reg[11]/C
                         clock pessimism              0.259    10.283    
                         clock uncertainty           -0.072    10.211    
    SLICE_X81Y89         FDCE (Recov_fdce_C_CLR)     -0.405     9.806    write_data_q_reg[11]
  -------------------------------------------------------------------
                         required time                          9.806    
                         arrival time                         -10.520    
  -------------------------------------------------------------------
                         slack                                 -0.714    

Slack (VIOLATED) :        -0.670ns  (required time - arrival time)
  Source:                 reset_btn_phy_sync_1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            read_data_q_reg[9]/CLR
                            (recovery check against rising-edge clock clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_phy_sys_clk_wiz_0 rise@5.000ns - clk_phy_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.189ns  (logic 0.580ns (11.177%)  route 4.609ns (88.823%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 10.024 - 5.000 ) 
    Source Clock Delay      (SCD):    5.331ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.809     5.412    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.604 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=4260, routed)        1.726     5.331    clk_phy_sys
    SLICE_X82Y59         FDRE                                         r  reset_btn_phy_sync_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y59         FDRE (Prop_fdre_C_Q)         0.456     5.787 f  reset_btn_phy_sync_1_reg/Q
                         net (fo=1, routed)           0.467     6.254    u_ddr3_phy_inst/reset_btn_phy_sync_1
    SLICE_X82Y59         LUT2 (Prop_lut2_I0_O)        0.124     6.378 f  u_ddr3_phy_inst/u_serdes_dq0_i_1/O
                         net (fo=454, routed)         4.142    10.520    sys_rst_fsm_phy
    SLICE_X80Y89         FDCE                                         f  read_data_q_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     5.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.683    10.105    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     6.411 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     8.334    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.425 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=4260, routed)        1.598    10.024    clk_phy_sys
    SLICE_X80Y89         FDCE                                         r  read_data_q_reg[9]/C
                         clock pessimism              0.259    10.283    
                         clock uncertainty           -0.072    10.211    
    SLICE_X80Y89         FDCE (Recov_fdce_C_CLR)     -0.361     9.850    read_data_q_reg[9]
  -------------------------------------------------------------------
                         required time                          9.850    
                         arrival time                         -10.520    
  -------------------------------------------------------------------
                         slack                                 -0.670    

Slack (VIOLATED) :        -0.650ns  (required time - arrival time)
  Source:                 reset_btn_phy_sync_1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            read_data_q_reg[28]/CLR
                            (recovery check against rising-edge clock clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_phy_sys_clk_wiz_0 rise@5.000ns - clk_phy_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.125ns  (logic 0.580ns (11.318%)  route 4.545ns (88.682%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 10.023 - 5.000 ) 
    Source Clock Delay      (SCD):    5.331ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.809     5.412    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.604 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=4260, routed)        1.726     5.331    clk_phy_sys
    SLICE_X82Y59         FDRE                                         r  reset_btn_phy_sync_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y59         FDRE (Prop_fdre_C_Q)         0.456     5.787 f  reset_btn_phy_sync_1_reg/Q
                         net (fo=1, routed)           0.467     6.254    u_ddr3_phy_inst/reset_btn_phy_sync_1
    SLICE_X82Y59         LUT2 (Prop_lut2_I0_O)        0.124     6.378 f  u_ddr3_phy_inst/u_serdes_dq0_i_1/O
                         net (fo=454, routed)         4.078    10.455    sys_rst_fsm_phy
    SLICE_X81Y88         FDCE                                         f  read_data_q_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     5.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.683    10.105    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     6.411 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     8.334    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.425 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=4260, routed)        1.597    10.023    clk_phy_sys
    SLICE_X81Y88         FDCE                                         r  read_data_q_reg[28]/C
                         clock pessimism              0.259    10.282    
                         clock uncertainty           -0.072    10.210    
    SLICE_X81Y88         FDCE (Recov_fdce_C_CLR)     -0.405     9.805    read_data_q_reg[28]
  -------------------------------------------------------------------
                         required time                          9.805    
                         arrival time                         -10.455    
  -------------------------------------------------------------------
                         slack                                 -0.650    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.304ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg/CLR
                            (removal check against rising-edge clock clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_phy_sys_clk_wiz_0 rise@0.000ns - clk_phy_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.141ns (51.799%)  route 0.131ns (48.201%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.624     1.544    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.922 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=4260, routed)        0.567     1.488    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X45Y97         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y97         FDCE (Prop_fdce_C_Q)         0.141     1.629 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/Q
                         net (fo=2, routed)           0.131     1.761    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/clr_abort_rd
    SLICE_X46Y97         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.898     2.063    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.167 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=4260, routed)        0.836     2.003    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/clk
    SLICE_X46Y97         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg/C
                         clock pessimism             -0.479     1.523    
    SLICE_X46Y97         FDCE (Remov_fdce_C_CLR)     -0.067     1.456    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg
  -------------------------------------------------------------------
                         required time                         -1.456    
                         arrival time                           1.761    
  -------------------------------------------------------------------
                         slack                                  0.304    

Slack (MET) :             0.339ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_phy_sys_clk_wiz_0 rise@0.000ns - clk_phy_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.164ns (56.953%)  route 0.124ns (43.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.624     1.544    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.922 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=4260, routed)        0.565     1.486    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X62Y101        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y101        FDPE (Prop_fdpe_C_Q)         0.164     1.650 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.124     1.774    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X62Y100        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.898     2.063    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.167 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=4260, routed)        0.835     2.003    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X62Y100        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
                         clock pessimism             -0.500     1.502    
    SLICE_X62Y100        FDCE (Remov_fdce_C_CLR)     -0.067     1.435    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.435    
                         arrival time                           1.774    
  -------------------------------------------------------------------
                         slack                                  0.339    

Slack (MET) :             0.339ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_phy_sys_clk_wiz_0 rise@0.000ns - clk_phy_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.164ns (56.953%)  route 0.124ns (43.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.624     1.544    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.922 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=4260, routed)        0.565     1.486    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X62Y101        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y101        FDPE (Prop_fdpe_C_Q)         0.164     1.650 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.124     1.774    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X62Y100        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.898     2.063    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.167 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=4260, routed)        0.835     2.003    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X62Y100        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/C
                         clock pessimism             -0.500     1.502    
    SLICE_X62Y100        FDCE (Remov_fdce_C_CLR)     -0.067     1.435    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.435    
                         arrival time                           1.774    
  -------------------------------------------------------------------
                         slack                                  0.339    

Slack (MET) :             0.339ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
                            (removal check against rising-edge clock clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_phy_sys_clk_wiz_0 rise@0.000ns - clk_phy_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.164ns (56.953%)  route 0.124ns (43.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.624     1.544    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.922 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=4260, routed)        0.565     1.486    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X62Y101        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y101        FDPE (Prop_fdpe_C_Q)         0.164     1.650 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.124     1.774    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X62Y100        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.898     2.063    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.167 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=4260, routed)        0.835     2.003    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X62Y100        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                         clock pessimism             -0.500     1.502    
    SLICE_X62Y100        FDCE (Remov_fdce_C_CLR)     -0.067     1.435    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.435    
                         arrival time                           1.774    
  -------------------------------------------------------------------
                         slack                                  0.339    

Slack (MET) :             0.339ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
                            (removal check against rising-edge clock clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_phy_sys_clk_wiz_0 rise@0.000ns - clk_phy_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.164ns (56.953%)  route 0.124ns (43.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.624     1.544    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.922 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=4260, routed)        0.565     1.486    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X62Y101        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y101        FDPE (Prop_fdpe_C_Q)         0.164     1.650 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.124     1.774    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X62Y100        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.898     2.063    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.167 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=4260, routed)        0.835     2.003    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X62Y100        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                         clock pessimism             -0.500     1.502    
    SLICE_X62Y100        FDCE (Remov_fdce_C_CLR)     -0.067     1.435    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.435    
                         arrival time                           1.774    
  -------------------------------------------------------------------
                         slack                                  0.339    

Slack (MET) :             0.339ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
                            (removal check against rising-edge clock clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_phy_sys_clk_wiz_0 rise@0.000ns - clk_phy_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.164ns (56.953%)  route 0.124ns (43.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.624     1.544    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.922 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=4260, routed)        0.565     1.486    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X62Y101        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y101        FDPE (Prop_fdpe_C_Q)         0.164     1.650 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.124     1.774    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X62Y100        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.898     2.063    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.167 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=4260, routed)        0.835     2.003    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X62Y100        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                         clock pessimism             -0.500     1.502    
    SLICE_X62Y100        FDCE (Remov_fdce_C_CLR)     -0.067     1.435    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.435    
                         arrival time                           1.774    
  -------------------------------------------------------------------
                         slack                                  0.339    

Slack (MET) :             0.339ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
                            (removal check against rising-edge clock clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_phy_sys_clk_wiz_0 rise@0.000ns - clk_phy_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.164ns (56.953%)  route 0.124ns (43.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.624     1.544    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.922 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=4260, routed)        0.565     1.486    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X62Y101        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y101        FDPE (Prop_fdpe_C_Q)         0.164     1.650 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.124     1.774    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X62Y100        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.898     2.063    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.167 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=4260, routed)        0.835     2.003    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X62Y100        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                         clock pessimism             -0.500     1.502    
    SLICE_X62Y100        FDCE (Remov_fdce_C_CLR)     -0.067     1.435    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.435    
                         arrival time                           1.774    
  -------------------------------------------------------------------
                         slack                                  0.339    

Slack (MET) :             0.364ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_phy_sys_clk_wiz_0 rise@0.000ns - clk_phy_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.164ns (56.953%)  route 0.124ns (43.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.624     1.544    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.922 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=4260, routed)        0.565     1.486    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X62Y101        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y101        FDPE (Prop_fdpe_C_Q)         0.164     1.650 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.124     1.774    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X63Y100        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.898     2.063    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.167 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=4260, routed)        0.835     2.003    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X63Y100        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/C
                         clock pessimism             -0.500     1.502    
    SLICE_X63Y100        FDCE (Remov_fdce_C_CLR)     -0.092     1.410    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.410    
                         arrival time                           1.774    
  -------------------------------------------------------------------
                         slack                                  0.364    

Slack (MET) :             0.364ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
                            (removal check against rising-edge clock clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_phy_sys_clk_wiz_0 rise@0.000ns - clk_phy_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.164ns (56.953%)  route 0.124ns (43.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.624     1.544    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.922 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=4260, routed)        0.565     1.486    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X62Y101        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y101        FDPE (Prop_fdpe_C_Q)         0.164     1.650 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.124     1.774    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X63Y100        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.898     2.063    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.167 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=4260, routed)        0.835     2.003    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X63Y100        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/C
                         clock pessimism             -0.500     1.502    
    SLICE_X63Y100        FDCE (Remov_fdce_C_CLR)     -0.092     1.410    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.410    
                         arrival time                           1.774    
  -------------------------------------------------------------------
                         slack                                  0.364    

Slack (MET) :             0.364ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_phy_sys_clk_wiz_0 rise@0.000ns - clk_phy_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.164ns (56.953%)  route 0.124ns (43.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.624     1.544    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.922 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=4260, routed)        0.565     1.486    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X62Y101        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y101        FDPE (Prop_fdpe_C_Q)         0.164     1.650 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.124     1.774    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X63Y100        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.898     2.063    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.167 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=4260, routed)        0.835     2.003    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X63Y100        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/C
                         clock pessimism             -0.500     1.502    
    SLICE_X63Y100        FDCE (Remov_fdce_C_CLR)     -0.092     1.410    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.410    
                         arrival time                           1.774    
  -------------------------------------------------------------------
                         slack                                  0.364    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       28.703ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.246ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             28.703ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.920ns  (logic 1.123ns (28.651%)  route 2.797ns (71.349%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.374ns = ( 36.374 - 33.000 ) 
    Source Clock Delay      (SCD):    3.796ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.086     2.086    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     2.182 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.614     3.796    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X60Y109        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y109        FDRE (Prop_fdre_C_Q)         0.478     4.274 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          1.587     5.861    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X58Y108        LUT4 (Prop_lut4_I1_O)        0.317     6.178 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.671     6.849    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X58Y106        LUT1 (Prop_lut1_I0_O)        0.328     7.177 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.539     7.716    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X58Y104        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.787    34.787    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    34.878 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.496    36.374    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X58Y104        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/C
                         clock pessimism              0.399    36.773    
                         clock uncertainty           -0.035    36.738    
    SLICE_X58Y104        FDCE (Recov_fdce_C_CLR)     -0.319    36.419    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]
  -------------------------------------------------------------------
                         required time                         36.419    
                         arrival time                          -7.716    
  -------------------------------------------------------------------
                         slack                                 28.703    

Slack (MET) :             28.703ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.920ns  (logic 1.123ns (28.651%)  route 2.797ns (71.349%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.374ns = ( 36.374 - 33.000 ) 
    Source Clock Delay      (SCD):    3.796ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.086     2.086    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     2.182 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.614     3.796    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X60Y109        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y109        FDRE (Prop_fdre_C_Q)         0.478     4.274 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          1.587     5.861    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X58Y108        LUT4 (Prop_lut4_I1_O)        0.317     6.178 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.671     6.849    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X58Y106        LUT1 (Prop_lut1_I0_O)        0.328     7.177 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.539     7.716    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X58Y104        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.787    34.787    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    34.878 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.496    36.374    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X58Y104        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
                         clock pessimism              0.399    36.773    
                         clock uncertainty           -0.035    36.738    
    SLICE_X58Y104        FDCE (Recov_fdce_C_CLR)     -0.319    36.419    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]
  -------------------------------------------------------------------
                         required time                         36.419    
                         arrival time                          -7.716    
  -------------------------------------------------------------------
                         slack                                 28.703    

Slack (MET) :             28.703ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.920ns  (logic 1.123ns (28.651%)  route 2.797ns (71.349%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.374ns = ( 36.374 - 33.000 ) 
    Source Clock Delay      (SCD):    3.796ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.086     2.086    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     2.182 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.614     3.796    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X60Y109        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y109        FDRE (Prop_fdre_C_Q)         0.478     4.274 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          1.587     5.861    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X58Y108        LUT4 (Prop_lut4_I1_O)        0.317     6.178 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.671     6.849    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X58Y106        LUT1 (Prop_lut1_I0_O)        0.328     7.177 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.539     7.716    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X58Y104        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.787    34.787    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    34.878 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.496    36.374    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X58Y104        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
                         clock pessimism              0.399    36.773    
                         clock uncertainty           -0.035    36.738    
    SLICE_X58Y104        FDCE (Recov_fdce_C_CLR)     -0.319    36.419    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]
  -------------------------------------------------------------------
                         required time                         36.419    
                         arrival time                          -7.716    
  -------------------------------------------------------------------
                         slack                                 28.703    

Slack (MET) :             28.703ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.920ns  (logic 1.123ns (28.651%)  route 2.797ns (71.349%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.374ns = ( 36.374 - 33.000 ) 
    Source Clock Delay      (SCD):    3.796ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.086     2.086    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     2.182 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.614     3.796    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X60Y109        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y109        FDRE (Prop_fdre_C_Q)         0.478     4.274 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          1.587     5.861    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X58Y108        LUT4 (Prop_lut4_I1_O)        0.317     6.178 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.671     6.849    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X58Y106        LUT1 (Prop_lut1_I0_O)        0.328     7.177 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.539     7.716    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X58Y104        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.787    34.787    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    34.878 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.496    36.374    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X58Y104        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/C
                         clock pessimism              0.399    36.773    
                         clock uncertainty           -0.035    36.738    
    SLICE_X58Y104        FDCE (Recov_fdce_C_CLR)     -0.319    36.419    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]
  -------------------------------------------------------------------
                         required time                         36.419    
                         arrival time                          -7.716    
  -------------------------------------------------------------------
                         slack                                 28.703    

Slack (MET) :             28.710ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.871ns  (logic 1.123ns (29.014%)  route 2.748ns (70.986%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.374ns = ( 36.374 - 33.000 ) 
    Source Clock Delay      (SCD):    3.796ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.086     2.086    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     2.182 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.614     3.796    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X60Y109        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y109        FDRE (Prop_fdre_C_Q)         0.478     4.274 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          1.587     5.861    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X58Y108        LUT4 (Prop_lut4_I1_O)        0.317     6.178 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.671     6.849    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X58Y106        LUT1 (Prop_lut1_I0_O)        0.328     7.177 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.489     7.667    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X58Y105        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.787    34.787    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    34.878 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.496    36.374    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X58Y105        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/C
                         clock pessimism              0.399    36.773    
                         clock uncertainty           -0.035    36.738    
    SLICE_X58Y105        FDCE (Recov_fdce_C_CLR)     -0.361    36.377    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]
  -------------------------------------------------------------------
                         required time                         36.377    
                         arrival time                          -7.667    
  -------------------------------------------------------------------
                         slack                                 28.710    

Slack (MET) :             28.710ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.871ns  (logic 1.123ns (29.014%)  route 2.748ns (70.986%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.374ns = ( 36.374 - 33.000 ) 
    Source Clock Delay      (SCD):    3.796ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.086     2.086    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     2.182 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.614     3.796    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X60Y109        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y109        FDRE (Prop_fdre_C_Q)         0.478     4.274 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          1.587     5.861    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X58Y108        LUT4 (Prop_lut4_I1_O)        0.317     6.178 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.671     6.849    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X58Y106        LUT1 (Prop_lut1_I0_O)        0.328     7.177 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.489     7.667    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X58Y105        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.787    34.787    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    34.878 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.496    36.374    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X58Y105        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/C
                         clock pessimism              0.399    36.773    
                         clock uncertainty           -0.035    36.738    
    SLICE_X58Y105        FDCE (Recov_fdce_C_CLR)     -0.361    36.377    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]
  -------------------------------------------------------------------
                         required time                         36.377    
                         arrival time                          -7.667    
  -------------------------------------------------------------------
                         slack                                 28.710    

Slack (MET) :             28.752ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.871ns  (logic 1.123ns (29.014%)  route 2.748ns (70.986%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.374ns = ( 36.374 - 33.000 ) 
    Source Clock Delay      (SCD):    3.796ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.086     2.086    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     2.182 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.614     3.796    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X60Y109        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y109        FDRE (Prop_fdre_C_Q)         0.478     4.274 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          1.587     5.861    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X58Y108        LUT4 (Prop_lut4_I1_O)        0.317     6.178 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.671     6.849    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X58Y106        LUT1 (Prop_lut1_I0_O)        0.328     7.177 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.489     7.667    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X58Y105        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.787    34.787    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    34.878 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.496    36.374    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X58Y105        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/C
                         clock pessimism              0.399    36.773    
                         clock uncertainty           -0.035    36.738    
    SLICE_X58Y105        FDCE (Recov_fdce_C_CLR)     -0.319    36.419    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]
  -------------------------------------------------------------------
                         required time                         36.419    
                         arrival time                          -7.667    
  -------------------------------------------------------------------
                         slack                                 28.752    

Slack (MET) :             28.752ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.871ns  (logic 1.123ns (29.014%)  route 2.748ns (70.986%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.374ns = ( 36.374 - 33.000 ) 
    Source Clock Delay      (SCD):    3.796ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.086     2.086    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     2.182 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.614     3.796    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X60Y109        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y109        FDRE (Prop_fdre_C_Q)         0.478     4.274 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          1.587     5.861    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X58Y108        LUT4 (Prop_lut4_I1_O)        0.317     6.178 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.671     6.849    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X58Y106        LUT1 (Prop_lut1_I0_O)        0.328     7.177 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.489     7.667    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X58Y105        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.787    34.787    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    34.878 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.496    36.374    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X58Y105        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/C
                         clock pessimism              0.399    36.773    
                         clock uncertainty           -0.035    36.738    
    SLICE_X58Y105        FDCE (Recov_fdce_C_CLR)     -0.319    36.419    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]
  -------------------------------------------------------------------
                         required time                         36.419    
                         arrival time                          -7.667    
  -------------------------------------------------------------------
                         slack                                 28.752    

Slack (MET) :             28.752ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.871ns  (logic 1.123ns (29.014%)  route 2.748ns (70.986%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.374ns = ( 36.374 - 33.000 ) 
    Source Clock Delay      (SCD):    3.796ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.086     2.086    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     2.182 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.614     3.796    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X60Y109        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y109        FDRE (Prop_fdre_C_Q)         0.478     4.274 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          1.587     5.861    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X58Y108        LUT4 (Prop_lut4_I1_O)        0.317     6.178 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.671     6.849    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X58Y106        LUT1 (Prop_lut1_I0_O)        0.328     7.177 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.489     7.667    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X58Y105        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.787    34.787    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    34.878 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.496    36.374    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X58Y105        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
                         clock pessimism              0.399    36.773    
                         clock uncertainty           -0.035    36.738    
    SLICE_X58Y105        FDCE (Recov_fdce_C_CLR)     -0.319    36.419    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]
  -------------------------------------------------------------------
                         required time                         36.419    
                         arrival time                          -7.667    
  -------------------------------------------------------------------
                         slack                                 28.752    

Slack (MET) :             28.752ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.871ns  (logic 1.123ns (29.014%)  route 2.748ns (70.986%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.374ns = ( 36.374 - 33.000 ) 
    Source Clock Delay      (SCD):    3.796ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.086     2.086    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     2.182 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.614     3.796    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X60Y109        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y109        FDRE (Prop_fdre_C_Q)         0.478     4.274 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          1.587     5.861    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X58Y108        LUT4 (Prop_lut4_I1_O)        0.317     6.178 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.671     6.849    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X58Y106        LUT1 (Prop_lut1_I0_O)        0.328     7.177 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.489     7.667    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X58Y105        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.787    34.787    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    34.878 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.496    36.374    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X58Y105        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/C
                         clock pessimism              0.399    36.773    
                         clock uncertainty           -0.035    36.738    
    SLICE_X58Y105        FDCE (Recov_fdce_C_CLR)     -0.319    36.419    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]
  -------------------------------------------------------------------
                         required time                         36.419    
                         arrival time                          -7.667    
  -------------------------------------------------------------------
                         slack                                 28.752    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.148ns (39.947%)  route 0.222ns (60.053%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.823ns
    Source Clock Delay      (SCD):    1.416ns
    Clock Pessimism Removal (CPR):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.827     0.827    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.853 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.563     1.416    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X60Y100        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y100        FDPE (Prop_fdpe_C_Q)         0.148     1.564 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/Q
                         net (fo=1, routed)           0.222     1.786    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rst_rd_reg2
    SLICE_X59Y98         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.958     0.958    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.987 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.836     1.823    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X59Y98         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                         clock pessimism             -0.134     1.689    
    SLICE_X59Y98         FDPE (Remov_fdpe_C_PRE)     -0.148     1.541    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -1.541    
                         arrival time                           1.786    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.295ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.467ns  (logic 0.141ns (30.184%)  route 0.326ns (69.816%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.821ns
    Source Clock Delay      (SCD):    1.415ns
    Clock Pessimism Removal (CPR):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.827     0.827    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.853 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.562     1.415    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X52Y96         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.141     1.556 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/Q
                         net (fo=20, routed)          0.326     1.882    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X49Y92         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.958     0.958    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.987 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.834     1.821    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X49Y92         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
                         clock pessimism             -0.139     1.682    
    SLICE_X49Y92         FDPE (Remov_fdpe_C_PRE)     -0.095     1.587    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg
  -------------------------------------------------------------------
                         required time                         -1.587    
                         arrival time                           1.882    
  -------------------------------------------------------------------
                         slack                                  0.295    

Slack (MET) :             0.295ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.467ns  (logic 0.141ns (30.184%)  route 0.326ns (69.816%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.821ns
    Source Clock Delay      (SCD):    1.415ns
    Clock Pessimism Removal (CPR):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.827     0.827    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.853 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.562     1.415    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X52Y96         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.141     1.556 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/Q
                         net (fo=20, routed)          0.326     1.882    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X49Y92         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.958     0.958    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.987 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.834     1.821    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X49Y92         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                         clock pessimism             -0.139     1.682    
    SLICE_X49Y92         FDPE (Remov_fdpe_C_PRE)     -0.095     1.587    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg
  -------------------------------------------------------------------
                         required time                         -1.587    
                         arrival time                           1.882    
  -------------------------------------------------------------------
                         slack                                  0.295    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.141ns (51.809%)  route 0.131ns (48.191%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.821ns
    Source Clock Delay      (SCD):    1.416ns
    Clock Pessimism Removal (CPR):    0.368ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.827     0.827    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.853 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.563     1.416    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X55Y97         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y97         FDPE (Prop_fdpe_C_Q)         0.141     1.557 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.131     1.688    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X57Y97         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.958     0.958    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.987 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.834     1.821    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X57Y97         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.368     1.453    
    SLICE_X57Y97         FDCE (Remov_fdce_C_CLR)     -0.092     1.361    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.361    
                         arrival time                           1.688    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.141ns (51.809%)  route 0.131ns (48.191%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.821ns
    Source Clock Delay      (SCD):    1.416ns
    Clock Pessimism Removal (CPR):    0.368ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.827     0.827    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.853 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.563     1.416    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X55Y97         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y97         FDPE (Prop_fdpe_C_Q)         0.141     1.557 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.131     1.688    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X57Y97         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.958     0.958    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.987 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.834     1.821    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X57Y97         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.368     1.453    
    SLICE_X57Y97         FDCE (Remov_fdce_C_CLR)     -0.092     1.361    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.361    
                         arrival time                           1.688    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.141ns (51.809%)  route 0.131ns (48.191%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.821ns
    Source Clock Delay      (SCD):    1.416ns
    Clock Pessimism Removal (CPR):    0.368ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.827     0.827    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.853 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.563     1.416    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X55Y97         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y97         FDPE (Prop_fdpe_C_Q)         0.141     1.557 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.131     1.688    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X57Y97         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.958     0.958    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.987 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.834     1.821    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X57Y97         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                         clock pessimism             -0.368     1.453    
    SLICE_X57Y97         FDCE (Remov_fdce_C_CLR)     -0.092     1.361    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.361    
                         arrival time                           1.688    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.141ns (51.809%)  route 0.131ns (48.191%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.821ns
    Source Clock Delay      (SCD):    1.416ns
    Clock Pessimism Removal (CPR):    0.368ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.827     0.827    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.853 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.563     1.416    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X55Y97         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y97         FDPE (Prop_fdpe_C_Q)         0.141     1.557 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.131     1.688    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X57Y97         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.958     0.958    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.987 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.834     1.821    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X57Y97         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[0]/C
                         clock pessimism             -0.368     1.453    
    SLICE_X57Y97         FDCE (Remov_fdce_C_CLR)     -0.092     1.361    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.361    
                         arrival time                           1.688    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.141ns (51.809%)  route 0.131ns (48.191%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.821ns
    Source Clock Delay      (SCD):    1.416ns
    Clock Pessimism Removal (CPR):    0.368ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.827     0.827    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.853 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.563     1.416    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X55Y97         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y97         FDPE (Prop_fdpe_C_Q)         0.141     1.557 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.131     1.688    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X57Y97         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.958     0.958    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.987 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.834     1.821    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X57Y97         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[1]/C
                         clock pessimism             -0.368     1.453    
    SLICE_X57Y97         FDCE (Remov_fdce_C_CLR)     -0.092     1.361    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.361    
                         arrival time                           1.688    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.141ns (51.809%)  route 0.131ns (48.191%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.821ns
    Source Clock Delay      (SCD):    1.416ns
    Clock Pessimism Removal (CPR):    0.368ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.827     0.827    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.853 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.563     1.416    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X55Y97         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y97         FDPE (Prop_fdpe_C_Q)         0.141     1.557 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.131     1.688    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X57Y97         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.958     0.958    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.987 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.834     1.821    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X57Y97         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[2]/C
                         clock pessimism             -0.368     1.453    
    SLICE_X57Y97         FDCE (Remov_fdce_C_CLR)     -0.092     1.361    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.361    
                         arrival time                           1.688    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.141ns (51.809%)  route 0.131ns (48.191%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.821ns
    Source Clock Delay      (SCD):    1.416ns
    Clock Pessimism Removal (CPR):    0.368ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.827     0.827    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.853 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.563     1.416    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X55Y97         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y97         FDPE (Prop_fdpe_C_Q)         0.141     1.557 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.131     1.688    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X57Y97         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.958     0.958    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.987 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.834     1.821    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X57Y97         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]/C
                         clock pessimism             -0.368     1.453    
    SLICE_X57Y97         FDCE (Remov_fdce_C_CLR)     -0.092     1.361    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.361    
                         arrival time                           1.688    
  -------------------------------------------------------------------
                         slack                                  0.327    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_phy_sys_clk_wiz_0
  To Clock:  clk_phy_sys_clk_wiz_0

Max Delay           134 Endpoints
Min Delay           134 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.356ns  (logic 2.489ns (57.142%)  route 1.867ns (42.858%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        -0.305ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns
    Source Clock Delay      (SCD):    5.218ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.809     5.412    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.604 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=4260, routed)        1.613     5.218    <hidden>
    SLICE_X50Y77         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y77         SRL16E (Prop_srl16e_CLK_Q)
                                                      1.617     6.835 r  <hidden>
                         net (fo=1, routed)           0.524     7.358    <hidden>
    SLICE_X50Y76         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.754     8.112 r  <hidden>
                         net (fo=1, routed)           0.866     8.978    <hidden>
    SLICE_X52Y77         LUT2 (Prop_lut2_I1_O)        0.118     9.096 r  <hidden>
                         net (fo=1, routed)           0.477     9.574    <hidden>
    SLICE_X55Y77         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.683     5.105    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     1.411 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     3.334    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.425 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=4260, routed)        1.487     4.913    <hidden>
    SLICE_X55Y77         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.092ns  (logic 2.495ns (60.966%)  route 1.597ns (39.034%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        -0.311ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns
    Source Clock Delay      (SCD):    5.224ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.809     5.412    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.604 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=4260, routed)        1.619     5.224    <hidden>
    SLICE_X42Y78         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y78         SRL16E (Prop_srl16e_CLK_Q)
                                                      1.617     6.841 r  <hidden>
                         net (fo=1, routed)           0.527     7.368    <hidden>
    SLICE_X46Y78         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.754     8.122 r  <hidden>
                         net (fo=1, routed)           1.070     9.192    <hidden>
    SLICE_X52Y77         LUT2 (Prop_lut2_I1_O)        0.124     9.316 r  <hidden>
                         net (fo=1, routed)           0.000     9.316    <hidden>
    SLICE_X52Y77         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.683     5.105    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     1.411 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     3.334    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.425 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=4260, routed)        1.487     4.913    <hidden>
    SLICE_X52Y77         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.024ns  (logic 2.500ns (62.126%)  route 1.524ns (37.874%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        -0.302ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.915ns
    Source Clock Delay      (SCD):    5.217ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.809     5.412    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.604 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=4260, routed)        1.612     5.217    <hidden>
    SLICE_X54Y81         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y81         SRL16E (Prop_srl16e_CLK_Q)
                                                      1.632     6.849 r  <hidden>
                         net (fo=1, routed)           0.629     7.478    <hidden>
    SLICE_X50Y81         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.744     8.222 r  <hidden>
                         net (fo=1, routed)           0.895     9.117    <hidden>
    SLICE_X52Y78         LUT2 (Prop_lut2_I1_O)        0.124     9.241 r  <hidden>
                         net (fo=1, routed)           0.000     9.241    <hidden>
    SLICE_X52Y78         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.683     5.105    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     1.411 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     3.334    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.425 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=4260, routed)        1.489     4.915    <hidden>
    SLICE_X52Y78         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell SRLC32E clocked by clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.080ns  (logic 1.766ns (57.330%)  route 1.314ns (42.670%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.295ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.916ns
    Source Clock Delay      (SCD):    5.211ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.809     5.412    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.604 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=4260, routed)        1.606     5.211    <hidden>
    SLICE_X54Y77         SRLC32E                                      r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y77         SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.614     6.825 r  <hidden>
                         net (fo=1, routed)           0.656     7.481    <hidden>
    SLICE_X55Y77         LUT3 (Prop_lut3_I2_O)        0.152     7.633 r  <hidden>
                         net (fo=14, routed)          0.658     8.291    <hidden>
    SLICE_X53Y79         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.683     5.105    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     1.411 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     3.334    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.425 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=4260, routed)        1.490     4.916    <hidden>
    SLICE_X53Y79         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell SRLC32E clocked by clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.080ns  (logic 1.766ns (57.330%)  route 1.314ns (42.670%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.295ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.916ns
    Source Clock Delay      (SCD):    5.211ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.809     5.412    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.604 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=4260, routed)        1.606     5.211    <hidden>
    SLICE_X54Y77         SRLC32E                                      r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y77         SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.614     6.825 r  <hidden>
                         net (fo=1, routed)           0.656     7.481    <hidden>
    SLICE_X55Y77         LUT3 (Prop_lut3_I2_O)        0.152     7.633 r  <hidden>
                         net (fo=14, routed)          0.658     8.291    <hidden>
    SLICE_X53Y79         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.683     5.105    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     1.411 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     3.334    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.425 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=4260, routed)        1.490     4.916    <hidden>
    SLICE_X53Y79         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell SRLC32E clocked by clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.037ns  (logic 1.752ns (57.686%)  route 1.285ns (42.314%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.297ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.915ns
    Source Clock Delay      (SCD):    5.212ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.809     5.412    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.604 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=4260, routed)        1.607     5.212    <hidden>
    SLICE_X56Y77         SRLC32E                                      r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y77         SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.628     6.840 r  <hidden>
                         net (fo=1, routed)           0.583     7.423    <hidden>
    SLICE_X55Y77         LUT3 (Prop_lut3_I0_O)        0.124     7.547 r  <hidden>
                         net (fo=3, routed)           0.702     8.249    <hidden>
    SLICE_X52Y78         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.683     5.105    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     1.411 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     3.334    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.425 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=4260, routed)        1.489     4.915    <hidden>
    SLICE_X52Y78         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell SRLC32E clocked by clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.992ns  (logic 1.766ns (59.028%)  route 1.226ns (40.972%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns
    Source Clock Delay      (SCD):    5.211ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.809     5.412    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.604 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=4260, routed)        1.606     5.211    <hidden>
    SLICE_X54Y77         SRLC32E                                      r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y77         SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.614     6.825 r  <hidden>
                         net (fo=1, routed)           0.656     7.481    <hidden>
    SLICE_X55Y77         LUT3 (Prop_lut3_I2_O)        0.152     7.633 r  <hidden>
                         net (fo=14, routed)          0.570     8.203    <hidden>
    SLICE_X53Y76         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.683     5.105    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     1.411 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     3.334    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.425 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=4260, routed)        1.486     4.912    <hidden>
    SLICE_X53Y76         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell SRLC32E clocked by clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.992ns  (logic 1.766ns (59.028%)  route 1.226ns (40.972%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns
    Source Clock Delay      (SCD):    5.211ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.809     5.412    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.604 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=4260, routed)        1.606     5.211    <hidden>
    SLICE_X54Y77         SRLC32E                                      r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y77         SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.614     6.825 r  <hidden>
                         net (fo=1, routed)           0.656     7.481    <hidden>
    SLICE_X55Y77         LUT3 (Prop_lut3_I2_O)        0.152     7.633 r  <hidden>
                         net (fo=14, routed)          0.570     8.203    <hidden>
    SLICE_X53Y76         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.683     5.105    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     1.411 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     3.334    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.425 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=4260, routed)        1.486     4.912    <hidden>
    SLICE_X53Y76         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell SRLC32E clocked by clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.992ns  (logic 1.766ns (59.028%)  route 1.226ns (40.972%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns
    Source Clock Delay      (SCD):    5.211ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.809     5.412    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.604 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=4260, routed)        1.606     5.211    <hidden>
    SLICE_X54Y77         SRLC32E                                      r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y77         SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.614     6.825 r  <hidden>
                         net (fo=1, routed)           0.656     7.481    <hidden>
    SLICE_X55Y77         LUT3 (Prop_lut3_I2_O)        0.152     7.633 r  <hidden>
                         net (fo=14, routed)          0.570     8.203    <hidden>
    SLICE_X53Y76         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.683     5.105    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     1.411 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     3.334    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.425 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=4260, routed)        1.486     4.912    <hidden>
    SLICE_X53Y76         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell SRLC32E clocked by clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.992ns  (logic 1.766ns (59.028%)  route 1.226ns (40.972%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns
    Source Clock Delay      (SCD):    5.211ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.809     5.412    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.604 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=4260, routed)        1.606     5.211    <hidden>
    SLICE_X54Y77         SRLC32E                                      r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y77         SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.614     6.825 r  <hidden>
                         net (fo=1, routed)           0.656     7.481    <hidden>
    SLICE_X55Y77         LUT3 (Prop_lut3_I2_O)        0.152     7.633 r  <hidden>
                         net (fo=14, routed)          0.570     8.203    <hidden>
    SLICE_X53Y76         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.683     5.105    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     1.411 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     3.334    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.425 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=4260, routed)        1.486     4.912    <hidden>
    SLICE_X53Y76         FDRE                                         r  <hidden>





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.242ns  (logic 0.128ns (52.976%)  route 0.114ns (47.024%))
  Logic Levels:           0  
  Clock Path Skew:        0.514ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.624     1.544    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.922 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=4260, routed)        0.555     1.476    <hidden>
    SLICE_X52Y81         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y81         FDRE (Prop_fdre_C_Q)         0.128     1.604 r  <hidden>
                         net (fo=1, routed)           0.114     1.718    <hidden>
    SLICE_X52Y82         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.898     2.063    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.167 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=4260, routed)        0.824     1.991    <hidden>
    SLICE_X52Y82         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.248ns  (logic 0.128ns (51.639%)  route 0.120ns (48.361%))
  Logic Levels:           0  
  Clock Path Skew:        0.514ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.624     1.544    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.922 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=4260, routed)        0.554     1.475    <hidden>
    SLICE_X53Y80         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y80         FDRE (Prop_fdre_C_Q)         0.128     1.603 r  <hidden>
                         net (fo=1, routed)           0.120     1.723    <hidden>
    SLICE_X56Y80         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.898     2.063    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.167 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=4260, routed)        0.823     1.990    <hidden>
    SLICE_X56Y80         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.376%)  route 0.118ns (45.624%))
  Logic Levels:           0  
  Clock Path Skew:        0.515ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.624     1.544    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.922 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=4260, routed)        0.552     1.473    <hidden>
    SLICE_X47Y76         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y76         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  <hidden>
                         net (fo=2, routed)           0.118     1.733    <hidden>
    SLICE_X47Y77         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.898     2.063    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.167 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=4260, routed)        0.822     1.989    <hidden>
    SLICE_X47Y77         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.425%)  route 0.118ns (45.575%))
  Logic Levels:           0  
  Clock Path Skew:        0.513ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.624     1.544    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.922 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=4260, routed)        0.556     1.477    <hidden>
    SLICE_X43Y77         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y77         FDRE (Prop_fdre_C_Q)         0.141     1.618 r  <hidden>
                         net (fo=2, routed)           0.118     1.736    <hidden>
    SLICE_X43Y78         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.898     2.063    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.167 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=4260, routed)        0.824     1.991    <hidden>
    SLICE_X43Y78         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.263ns  (logic 0.128ns (48.625%)  route 0.135ns (51.375%))
  Logic Levels:           0  
  Clock Path Skew:        0.513ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.624     1.544    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.922 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=4260, routed)        0.553     1.474    <hidden>
    SLICE_X52Y79         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y79         FDRE (Prop_fdre_C_Q)         0.128     1.602 r  <hidden>
                         net (fo=4, routed)           0.135     1.738    <hidden>
    SLICE_X52Y79         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.898     2.063    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.167 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=4260, routed)        0.821     1.988    <hidden>
    SLICE_X52Y79         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.019%)  route 0.115ns (44.981%))
  Logic Levels:           0  
  Clock Path Skew:        0.515ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.624     1.544    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.922 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=4260, routed)        0.561     1.482    <hidden>
    SLICE_X51Y88         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y88         FDRE (Prop_fdre_C_Q)         0.141     1.623 r  <hidden>
                         net (fo=2, routed)           0.115     1.739    <hidden>
    SLICE_X51Y88         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.898     2.063    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.167 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=4260, routed)        0.831     1.998    <hidden>
    SLICE_X51Y88         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.701%)  route 0.127ns (47.299%))
  Logic Levels:           0  
  Clock Path Skew:        0.515ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.624     1.544    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.922 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=4260, routed)        0.550     1.471    <hidden>
    SLICE_X51Y74         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y74         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  <hidden>
                         net (fo=2, routed)           0.127     1.739    <hidden>
    SLICE_X50Y72         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.898     2.063    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.167 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=4260, routed)        0.820     1.987    <hidden>
    SLICE_X50Y72         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.264ns  (logic 0.141ns (53.397%)  route 0.123ns (46.603%))
  Logic Levels:           0  
  Clock Path Skew:        0.514ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.624     1.544    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.922 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=4260, routed)        0.554     1.475    <hidden>
    SLICE_X67Y76         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y76         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  <hidden>
                         net (fo=2, routed)           0.123     1.739    <hidden>
    SLICE_X69Y76         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.898     2.063    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.167 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=4260, routed)        0.823     1.990    <hidden>
    SLICE_X69Y76         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.263ns  (logic 0.128ns (48.640%)  route 0.135ns (51.360%))
  Logic Levels:           0  
  Clock Path Skew:        0.513ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.624     1.544    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.922 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=4260, routed)        0.555     1.476    <hidden>
    SLICE_X53Y81         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y81         FDRE (Prop_fdre_C_Q)         0.128     1.604 r  <hidden>
                         net (fo=2, routed)           0.135     1.739    <hidden>
    SLICE_X53Y81         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.898     2.063    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.167 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=4260, routed)        0.823     1.990    <hidden>
    SLICE_X53Y81         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.567%)  route 0.122ns (46.433%))
  Logic Levels:           0  
  Clock Path Skew:        0.516ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.624     1.544    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.922 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=4260, routed)        0.556     1.477    <hidden>
    SLICE_X68Y78         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y78         FDRE (Prop_fdre_C_Q)         0.141     1.618 r  <hidden>
                         net (fo=2, routed)           0.122     1.741    <hidden>
    SLICE_X69Y79         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.898     2.063    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.167 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=4260, routed)        0.827     1.994    <hidden>
    SLICE_X69Y79         FDRE                                         r  <hidden>





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  clk_phy_sys_clk_wiz_0

Max Delay            78 Endpoints
Min Delay            86 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.095ns  (logic 1.317ns (62.851%)  route 0.778ns (37.149%))
  Logic Levels:           0  
  Clock Path Skew:        1.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.932ns
    Source Clock Delay      (SCD):    3.806ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.086     2.086    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     2.182 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.623     3.806    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X54Y93         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y93         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.317     5.123 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/O
                         net (fo=1, routed)           0.778     5.901    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[3]
    SLICE_X58Y94         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.683     5.105    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     1.411 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     3.334    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.425 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=4260, routed)        1.506     4.932    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X58Y94         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[3]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.961ns  (logic 1.336ns (68.129%)  route 0.625ns (31.871%))
  Logic Levels:           0  
  Clock Path Skew:        1.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns
    Source Clock Delay      (SCD):    3.806ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.086     2.086    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     2.182 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.623     3.806    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X54Y93         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y93         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.336     5.142 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/O
                         net (fo=1, routed)           0.625     5.767    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[4]
    SLICE_X55Y93         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.683     5.105    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     1.411 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     3.334    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.425 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=4260, routed)        1.501     4.927    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X55Y93         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[4]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.957ns  (logic 1.344ns (68.674%)  route 0.613ns (31.326%))
  Logic Levels:           0  
  Clock Path Skew:        1.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns
    Source Clock Delay      (SCD):    3.806ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.086     2.086    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     2.182 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.623     3.806    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X54Y93         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y93         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.344     5.150 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/O
                         net (fo=1, routed)           0.613     5.763    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[0]
    SLICE_X52Y93         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.683     5.105    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     1.411 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     3.334    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.425 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=4260, routed)        1.501     4.927    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X52Y93         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.929ns  (logic 1.309ns (67.869%)  route 0.620ns (32.131%))
  Logic Levels:           0  
  Clock Path Skew:        1.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.932ns
    Source Clock Delay      (SCD):    3.807ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.086     2.086    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     2.182 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.624     3.807    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X56Y94         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y94         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.309     5.116 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/O
                         net (fo=1, routed)           0.620     5.735    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[13]
    SLICE_X59Y94         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.683     5.105    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     1.411 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     3.334    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.425 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=4260, routed)        1.506     4.932    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X59Y94         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[13]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.911ns  (logic 1.314ns (68.751%)  route 0.597ns (31.249%))
  Logic Levels:           0  
  Clock Path Skew:        1.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.928ns
    Source Clock Delay      (SCD):    3.806ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.086     2.086    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     2.182 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.623     3.806    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X54Y93         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y93         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.314     5.120 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/O
                         net (fo=1, routed)           0.597     5.717    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[5]
    SLICE_X57Y93         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.683     5.105    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     1.411 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     3.334    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.425 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=4260, routed)        1.502     4.928    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X57Y93         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[5]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.907ns  (logic 1.309ns (68.640%)  route 0.598ns (31.360%))
  Logic Levels:           0  
  Clock Path Skew:        1.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.928ns
    Source Clock Delay      (SCD):    3.807ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.086     2.086    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     2.182 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.624     3.807    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X56Y93         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y93         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.309     5.116 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/O
                         net (fo=1, routed)           0.598     5.714    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[7]
    SLICE_X57Y93         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.683     5.105    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     1.411 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     3.334    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.425 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=4260, routed)        1.502     4.928    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X57Y93         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[7]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.854ns  (logic 1.343ns (72.447%)  route 0.511ns (27.553%))
  Logic Levels:           0  
  Clock Path Skew:        1.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.932ns
    Source Clock Delay      (SCD):    3.806ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.086     2.086    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     2.182 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.623     3.806    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X54Y93         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y93         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.343     5.149 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/O
                         net (fo=1, routed)           0.511     5.659    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[2]
    SLICE_X58Y94         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.683     5.105    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     1.411 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     3.334    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.425 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=4260, routed)        1.506     4.932    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X58Y94         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.849ns  (logic 1.343ns (72.633%)  route 0.506ns (27.367%))
  Logic Levels:           0  
  Clock Path Skew:        1.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.928ns
    Source Clock Delay      (SCD):    3.807ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.086     2.086    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     2.182 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.624     3.807    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X56Y93         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y93         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.343     5.150 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/O
                         net (fo=1, routed)           0.506     5.656    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[8]
    SLICE_X57Y93         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.683     5.105    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     1.411 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     3.334    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.425 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=4260, routed)        1.502     4.928    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X57Y93         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[8]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.842ns  (logic 0.419ns (22.751%)  route 1.423ns (77.249%))
  Logic Levels:           0  
  Clock Path Skew:        1.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.917ns
    Source Clock Delay      (SCD):    3.808ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.086     2.086    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     2.182 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.625     3.808    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X57Y99         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y99         FDRE (Prop_fdre_C_Q)         0.419     4.227 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[14]/Q
                         net (fo=2, routed)           1.423     5.649    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[14]
    SLICE_X55Y100        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.683     5.105    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     1.411 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     3.334    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.425 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=4260, routed)        1.492     4.917    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/clk
    SLICE_X55Y100        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[14]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.827ns  (logic 1.343ns (73.528%)  route 0.484ns (26.472%))
  Logic Levels:           0  
  Clock Path Skew:        1.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.932ns
    Source Clock Delay      (SCD):    3.807ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.086     2.086    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     2.182 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.624     3.807    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X56Y94         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y94         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.343     5.150 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/O
                         net (fo=1, routed)           0.484     5.633    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[14]
    SLICE_X58Y94         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.683     5.105    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     1.411 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     3.334    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.425 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=4260, routed)        1.506     4.932    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X58Y94         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[14]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.203ns  (logic 0.128ns (63.063%)  route 0.075ns (36.937%))
  Logic Levels:           0  
  Clock Path Skew:        0.585ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.417ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.827     0.827    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.853 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.564     1.417    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X49Y96         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y96         FDRE (Prop_fdre_C_Q)         0.128     1.545 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[2]/Q
                         net (fo=2, routed)           0.075     1.620    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in[2]
    SLICE_X48Y96         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.898     2.063    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.167 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=4260, routed)        0.835     2.002    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/clk
    SLICE_X48Y96         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[2]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.208ns  (logic 0.128ns (61.443%)  route 0.080ns (38.557%))
  Logic Levels:           0  
  Clock Path Skew:        0.585ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.417ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.827     0.827    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.853 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.564     1.417    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X49Y96         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y96         FDRE (Prop_fdre_C_Q)         0.128     1.545 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[6]/Q
                         net (fo=2, routed)           0.080     1.625    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in[6]
    SLICE_X48Y96         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.898     2.063    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.167 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=4260, routed)        0.835     2.002    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/clk
    SLICE_X48Y96         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[6]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_en_temp_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_en_1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.250ns  (logic 0.141ns (56.385%)  route 0.109ns (43.615%))
  Logic Levels:           0  
  Clock Path Skew:        0.584ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.414ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.827     0.827    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.853 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.561     1.414    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/m_bscan_tck[0]
    SLICE_X53Y102        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_en_temp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y102        FDRE (Prop_fdre_C_Q)         0.141     1.555 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_en_temp_reg/Q
                         net (fo=3, routed)           0.109     1.664    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_en_temp
    SLICE_X52Y102        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_en_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.898     2.063    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.167 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=4260, routed)        0.830     1.998    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X52Y102        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_en_1_reg[0]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_ld_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.249ns  (logic 0.141ns (56.557%)  route 0.108ns (43.443%))
  Logic Levels:           0  
  Clock Path Skew:        0.585ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.416ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.827     0.827    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.853 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.563     1.416    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/m_bscan_tck[0]
    SLICE_X49Y102        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y102        FDRE (Prop_fdre_C_Q)         0.141     1.557 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp_reg/Q
                         net (fo=6, routed)           0.108     1.665    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp
    SLICE_X47Y102        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_ld_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.898     2.063    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.167 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=4260, routed)        0.833     2.001    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/clk
    SLICE_X47Y102        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_ld_reg[0]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.261ns  (logic 0.128ns (49.019%)  route 0.133ns (50.981%))
  Logic Levels:           0  
  Clock Path Skew:        0.583ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.415ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.827     0.827    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.853 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.562     1.415    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X57Y100        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y100        FDRE (Prop_fdre_C_Q)         0.128     1.543 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[8]/Q
                         net (fo=2, routed)           0.133     1.676    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[8]
    SLICE_X54Y100        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.898     2.063    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.167 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=4260, routed)        0.830     1.998    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/clk
    SLICE_X54Y100        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[8]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.208%)  route 0.119ns (45.792%))
  Logic Levels:           0  
  Clock Path Skew:        0.585ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.417ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.827     0.827    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.853 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.564     1.417    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X49Y96         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y96         FDRE (Prop_fdre_C_Q)         0.141     1.558 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[5]/Q
                         net (fo=2, routed)           0.119     1.677    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in[5]
    SLICE_X48Y96         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.898     2.063    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.167 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=4260, routed)        0.835     2.002    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/clk
    SLICE_X48Y96         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[5]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.693%)  route 0.122ns (46.307%))
  Logic Levels:           0  
  Clock Path Skew:        0.583ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.417ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.827     0.827    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.853 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.564     1.417    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X57Y99         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y99         FDRE (Prop_fdre_C_Q)         0.141     1.558 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[19]/Q
                         net (fo=2, routed)           0.122     1.679    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[19]
    SLICE_X55Y99         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.898     2.063    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.167 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=4260, routed)        0.833     2.000    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/clk
    SLICE_X55Y99         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[19]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.263ns  (logic 0.128ns (48.690%)  route 0.135ns (51.310%))
  Logic Levels:           0  
  Clock Path Skew:        0.583ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.417ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.827     0.827    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.853 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.564     1.417    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X49Y95         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y95         FDRE (Prop_fdre_C_Q)         0.128     1.545 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[10]/Q
                         net (fo=2, routed)           0.135     1.680    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in[10]
    SLICE_X50Y96         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.898     2.063    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.167 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=4260, routed)        0.833     2.000    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/clk
    SLICE_X50Y96         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[10]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.264ns  (logic 0.128ns (48.511%)  route 0.136ns (51.489%))
  Logic Levels:           0  
  Clock Path Skew:        0.583ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.417ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.827     0.827    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.853 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.564     1.417    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X57Y99         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y99         FDRE (Prop_fdre_C_Q)         0.128     1.545 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[18]/Q
                         net (fo=2, routed)           0.136     1.681    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[18]
    SLICE_X53Y99         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.898     2.063    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.167 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=4260, routed)        0.833     2.000    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/clk
    SLICE_X53Y99         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[18]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.264ns  (logic 0.141ns (53.429%)  route 0.123ns (46.571%))
  Logic Levels:           0  
  Clock Path Skew:        0.585ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.417ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.827     0.827    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.853 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.564     1.417    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X49Y96         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y96         FDRE (Prop_fdre_C_Q)         0.141     1.558 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[9]/Q
                         net (fo=2, routed)           0.123     1.681    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in[9]
    SLICE_X48Y96         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.898     2.063    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.167 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=4260, routed)        0.835     2.002    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/clk
    SLICE_X48Y96         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[9]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_phy_sys_clk_wiz_0
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Max Delay            94 Endpoints
Min Delay           102 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.022ns  (logic 0.456ns (15.087%)  route 2.566ns (84.913%))
  Logic Levels:           0  
  Clock Path Skew:        -1.835ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.381ns
    Source Clock Delay      (SCD):    5.216ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.809     5.412    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.604 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=4260, routed)        1.612     5.216    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X52Y101        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y101        FDRE (Prop_fdre_C_Q)         0.456     5.672 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         2.566     8.239    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/out
    SLICE_X44Y100        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.787     1.787    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     1.878 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.503     3.381    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/m_bscan_tck[0]
    SLICE_X44Y100        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[0]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.022ns  (logic 0.456ns (15.087%)  route 2.566ns (84.913%))
  Logic Levels:           0  
  Clock Path Skew:        -1.835ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.381ns
    Source Clock Delay      (SCD):    5.216ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.809     5.412    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.604 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=4260, routed)        1.612     5.216    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X52Y101        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y101        FDRE (Prop_fdre_C_Q)         0.456     5.672 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         2.566     8.239    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/out
    SLICE_X44Y100        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.787     1.787    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     1.878 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.503     3.381    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/m_bscan_tck[0]
    SLICE_X44Y100        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[1]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.022ns  (logic 0.456ns (15.087%)  route 2.566ns (84.913%))
  Logic Levels:           0  
  Clock Path Skew:        -1.835ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.381ns
    Source Clock Delay      (SCD):    5.216ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.809     5.412    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.604 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=4260, routed)        1.612     5.216    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X52Y101        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y101        FDRE (Prop_fdre_C_Q)         0.456     5.672 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         2.566     8.239    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/out
    SLICE_X44Y100        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.787     1.787    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     1.878 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.503     3.381    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/m_bscan_tck[0]
    SLICE_X44Y100        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[2]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.518ns  (logic 0.456ns (18.113%)  route 2.062ns (81.887%))
  Logic Levels:           0  
  Clock Path Skew:        -1.828ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.389ns
    Source Clock Delay      (SCD):    5.216ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.809     5.412    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.604 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=4260, routed)        1.612     5.216    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X52Y101        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y101        FDRE (Prop_fdre_C_Q)         0.456     5.672 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         2.062     7.734    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[0]_0
    SLICE_X49Y95         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.787     1.787    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     1.878 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.510     3.389    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X49Y95         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[10]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.518ns  (logic 0.456ns (18.113%)  route 2.062ns (81.887%))
  Logic Levels:           0  
  Clock Path Skew:        -1.828ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.389ns
    Source Clock Delay      (SCD):    5.216ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.809     5.412    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.604 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=4260, routed)        1.612     5.216    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X52Y101        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y101        FDRE (Prop_fdre_C_Q)         0.456     5.672 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         2.062     7.734    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[0]_0
    SLICE_X49Y95         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.787     1.787    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     1.878 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.510     3.389    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X49Y95         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[11]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.518ns  (logic 0.456ns (18.113%)  route 2.062ns (81.887%))
  Logic Levels:           0  
  Clock Path Skew:        -1.828ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.389ns
    Source Clock Delay      (SCD):    5.216ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.809     5.412    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.604 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=4260, routed)        1.612     5.216    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X52Y101        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y101        FDRE (Prop_fdre_C_Q)         0.456     5.672 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         2.062     7.734    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[0]_0
    SLICE_X49Y95         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.787     1.787    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     1.878 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.510     3.389    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X49Y95         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[12]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.518ns  (logic 0.456ns (18.113%)  route 2.062ns (81.887%))
  Logic Levels:           0  
  Clock Path Skew:        -1.828ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.389ns
    Source Clock Delay      (SCD):    5.216ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.809     5.412    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.604 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=4260, routed)        1.612     5.216    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X52Y101        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y101        FDRE (Prop_fdre_C_Q)         0.456     5.672 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         2.062     7.734    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[0]_0
    SLICE_X49Y95         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.787     1.787    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     1.878 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.510     3.389    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X49Y95         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[13]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.518ns  (logic 0.456ns (18.113%)  route 2.062ns (81.887%))
  Logic Levels:           0  
  Clock Path Skew:        -1.828ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.389ns
    Source Clock Delay      (SCD):    5.216ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.809     5.412    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.604 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=4260, routed)        1.612     5.216    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X52Y101        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y101        FDRE (Prop_fdre_C_Q)         0.456     5.672 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         2.062     7.734    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[0]_0
    SLICE_X49Y95         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.787     1.787    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     1.878 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.510     3.389    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X49Y95         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[14]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.518ns  (logic 0.456ns (18.113%)  route 2.062ns (81.887%))
  Logic Levels:           0  
  Clock Path Skew:        -1.828ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.389ns
    Source Clock Delay      (SCD):    5.216ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.809     5.412    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.604 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=4260, routed)        1.612     5.216    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X52Y101        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y101        FDRE (Prop_fdre_C_Q)         0.456     5.672 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         2.062     7.734    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[0]_0
    SLICE_X49Y95         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.787     1.787    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     1.878 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.510     3.389    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X49Y95         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[15]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.518ns  (logic 0.456ns (18.113%)  route 2.062ns (81.887%))
  Logic Levels:           0  
  Clock Path Skew:        -1.828ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.389ns
    Source Clock Delay      (SCD):    5.216ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.809     5.412    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.604 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=4260, routed)        1.612     5.216    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X52Y101        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y101        FDRE (Prop_fdre_C_Q)         0.456     5.672 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         2.062     7.734    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[0]_0
    SLICE_X49Y95         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.787     1.787    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     1.878 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.510     3.389    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X49Y95         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[16]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.722%)  route 0.119ns (48.278%))
  Logic Levels:           0  
  Clock Path Skew:        0.336ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.820ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.624     1.544    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.922 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=4260, routed)        0.562     1.483    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/clk
    SLICE_X48Y103        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y103        FDRE (Prop_fdre_C_Q)         0.128     1.611 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[2]/Q
                         net (fo=1, routed)           0.119     1.731    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg[2]
    SLICE_X48Y104        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.958     0.958    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.987 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.832     1.820    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/m_bscan_tck[0]
    SLICE_X48Y104        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[2]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.722%)  route 0.119ns (48.278%))
  Logic Levels:           0  
  Clock Path Skew:        0.336ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.821ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.624     1.544    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.922 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=4260, routed)        0.563     1.484    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/clk
    SLICE_X48Y100        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y100        FDRE (Prop_fdre_C_Q)         0.128     1.612 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[1]/Q
                         net (fo=1, routed)           0.119     1.732    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg[1]
    SLICE_X48Y101        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.958     0.958    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.987 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.833     1.821    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/m_bscan_tck[0]
    SLICE_X48Y101        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[1]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.722%)  route 0.119ns (48.278%))
  Logic Levels:           0  
  Clock Path Skew:        0.335ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.822ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.624     1.544    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.922 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=4260, routed)        0.565     1.486    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/clk
    SLICE_X44Y101        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y101        FDRE (Prop_fdre_C_Q)         0.128     1.614 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[0]/Q
                         net (fo=1, routed)           0.119     1.734    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg[0]
    SLICE_X44Y102        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.958     0.958    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.987 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.834     1.822    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/m_bscan_tck[0]
    SLICE_X44Y102        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[0]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.261ns  (logic 0.148ns (56.607%)  route 0.113ns (43.393%))
  Logic Levels:           0  
  Clock Path Skew:        0.336ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.820ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.624     1.544    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.922 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=4260, routed)        0.562     1.483    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/clk
    SLICE_X46Y103        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y103        FDRE (Prop_fdre_C_Q)         0.148     1.631 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[1]/Q
                         net (fo=1, routed)           0.113     1.745    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg[1]
    SLICE_X46Y104        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.958     0.958    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.987 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.832     1.820    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/m_bscan_tck[0]
    SLICE_X46Y104        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[1]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.261ns  (logic 0.148ns (56.607%)  route 0.113ns (43.393%))
  Logic Levels:           0  
  Clock Path Skew:        0.335ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.819ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.624     1.544    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.922 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=4260, routed)        0.562     1.483    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/clk
    SLICE_X50Y101        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y101        FDRE (Prop_fdre_C_Q)         0.148     1.631 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[2]/Q
                         net (fo=1, routed)           0.113     1.745    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg[2]
    SLICE_X50Y102        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.958     0.958    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.987 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.832     1.819    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/m_bscan_tck[0]
    SLICE_X50Y102        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[2]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.261ns  (logic 0.148ns (56.607%)  route 0.113ns (43.393%))
  Logic Levels:           0  
  Clock Path Skew:        0.336ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.821ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.624     1.544    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.922 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=4260, routed)        0.563     1.484    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/clk
    SLICE_X46Y101        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y101        FDRE (Prop_fdre_C_Q)         0.148     1.632 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[0]/Q
                         net (fo=1, routed)           0.113     1.746    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg[0]
    SLICE_X46Y102        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.958     0.958    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.987 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.833     1.821    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/m_bscan_tck[0]
    SLICE_X46Y102        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[0]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.287ns  (logic 0.128ns (44.554%)  route 0.159ns (55.446%))
  Logic Levels:           0  
  Clock Path Skew:        0.336ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.823ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.624     1.544    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.922 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=4260, routed)        0.566     1.487    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X44Y93         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y93         FDCE (Prop_fdce_C_Q)         0.128     1.615 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.159     1.775    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X42Y93         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.958     0.958    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.987 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.836     1.823    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X42Y93         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.302ns  (logic 0.128ns (42.400%)  route 0.174ns (57.600%))
  Logic Levels:           0  
  Clock Path Skew:        0.336ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.820ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.624     1.544    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.922 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=4260, routed)        0.562     1.483    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/clk
    SLICE_X47Y104        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y104        FDRE (Prop_fdre_C_Q)         0.128     1.611 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[1]/Q
                         net (fo=1, routed)           0.174     1.785    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg[1]
    SLICE_X47Y105        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.958     0.958    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.987 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.832     1.820    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/m_bscan_tck[0]
    SLICE_X47Y105        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[1]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.302ns  (logic 0.128ns (42.400%)  route 0.174ns (57.600%))
  Logic Levels:           0  
  Clock Path Skew:        0.336ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.821ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.624     1.544    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.922 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=4260, routed)        0.563     1.484    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/clk
    SLICE_X47Y100        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y100        FDRE (Prop_fdre_C_Q)         0.128     1.612 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[2]/Q
                         net (fo=1, routed)           0.174     1.786    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg[2]
    SLICE_X47Y101        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.958     0.958    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.987 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.833     1.821    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/m_bscan_tck[0]
    SLICE_X47Y101        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[2]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.302ns  (logic 0.128ns (42.400%)  route 0.174ns (57.600%))
  Logic Levels:           0  
  Clock Path Skew:        0.336ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.821ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.624     1.544    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.922 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=4260, routed)        0.563     1.484    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/clk
    SLICE_X49Y101        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y101        FDRE (Prop_fdre_C_Q)         0.128     1.612 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[0]/Q
                         net (fo=1, routed)           0.174     1.786    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg[0]
    SLICE_X49Y102        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.958     0.958    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.987 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.833     1.821    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/m_bscan_tck[0]
    SLICE_X49Y102        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            16 Endpoints
Min Delay            16 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ddr3_dq_io[8]
                            (input port)
  Destination:            u_ddr3_phy_inst/u_serdes_dq_in8/DDLY
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.835ns  (logic 1.835ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V4                                                0.000     0.000 r  ddr3_dq_io[8] (INOUT)
                         net (fo=1, unset)            0.000     0.000    u_ddr3_phy_inst/u_pad_dq8/IO
    V4                   IBUF (Prop_ibuf_I_O)         0.929     0.929 r  u_ddr3_phy_inst/u_pad_dq8/IBUF/O
                         net (fo=1, routed)           0.000     0.929    u_ddr3_phy_inst/dq_in_w_8
    IDELAY_X1Y79         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.905     1.835 r  u_ddr3_phy_inst/u_dq_delay8/DATAOUT
                         net (fo=1, routed)           0.000     1.835    u_ddr3_phy_inst/dq_delayed_w_8
    ILOGIC_X1Y79         ISERDESE2                                    r  u_ddr3_phy_inst/u_serdes_dq_in8/DDLY
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ddr3_dq_io[10]
                            (input port)
  Destination:            u_ddr3_phy_inst/u_serdes_dq_in10/DDLY
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.833ns  (logic 1.833ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U4                                                0.000     0.000 r  ddr3_dq_io[10] (INOUT)
                         net (fo=1, unset)            0.000     0.000    u_ddr3_phy_inst/u_pad_dq10/IO
    U4                   IBUF (Prop_ibuf_I_O)         0.928     0.928 r  u_ddr3_phy_inst/u_pad_dq10/IBUF/O
                         net (fo=1, routed)           0.000     0.928    u_ddr3_phy_inst/dq_in_w_10
    IDELAY_X1Y84         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.905     1.833 r  u_ddr3_phy_inst/u_dq_delay10/DATAOUT
                         net (fo=1, routed)           0.000     1.833    u_ddr3_phy_inst/dq_delayed_w_10
    ILOGIC_X1Y84         ISERDESE2                                    r  u_ddr3_phy_inst/u_serdes_dq_in10/DDLY
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ddr3_dq_io[14]
                            (input port)
  Destination:            u_ddr3_phy_inst/u_serdes_dq_in14/DDLY
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.829ns  (logic 1.829ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U3                                                0.000     0.000 r  ddr3_dq_io[14] (INOUT)
                         net (fo=1, unset)            0.000     0.000    u_ddr3_phy_inst/u_pad_dq14/IO
    U3                   IBUF (Prop_ibuf_I_O)         0.923     0.923 r  u_ddr3_phy_inst/u_pad_dq14/IBUF/O
                         net (fo=1, routed)           0.000     0.923    u_ddr3_phy_inst/dq_in_w_14
    IDELAY_X1Y83         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.905     1.829 r  u_ddr3_phy_inst/u_dq_delay14/DATAOUT
                         net (fo=1, routed)           0.000     1.829    u_ddr3_phy_inst/dq_delayed_w_14
    ILOGIC_X1Y83         ISERDESE2                                    r  u_ddr3_phy_inst/u_serdes_dq_in14/DDLY
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ddr3_dq_io[12]
                            (input port)
  Destination:            u_ddr3_phy_inst/u_serdes_dq_in12/DDLY
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.826ns  (logic 1.826ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V1                                                0.000     0.000 r  ddr3_dq_io[12] (INOUT)
                         net (fo=1, unset)            0.000     0.000    u_ddr3_phy_inst/u_pad_dq12/IO
    V1                   IBUF (Prop_ibuf_I_O)         0.921     0.921 r  u_ddr3_phy_inst/u_pad_dq12/IBUF/O
                         net (fo=1, routed)           0.000     0.921    u_ddr3_phy_inst/dq_in_w_12
    IDELAY_X1Y85         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.905     1.826 r  u_ddr3_phy_inst/u_dq_delay12/DATAOUT
                         net (fo=1, routed)           0.000     1.826    u_ddr3_phy_inst/dq_delayed_w_12
    ILOGIC_X1Y85         ISERDESE2                                    r  u_ddr3_phy_inst/u_serdes_dq_in12/DDLY
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ddr3_dq_io[11]
                            (input port)
  Destination:            u_ddr3_phy_inst/u_serdes_dq_in11/DDLY
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.823ns  (logic 1.823ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V5                                                0.000     0.000 r  ddr3_dq_io[11] (INOUT)
                         net (fo=1, unset)            0.000     0.000    u_ddr3_phy_inst/u_pad_dq11/IO
    V5                   IBUF (Prop_ibuf_I_O)         0.918     0.918 r  u_ddr3_phy_inst/u_pad_dq11/IBUF/O
                         net (fo=1, routed)           0.000     0.918    u_ddr3_phy_inst/dq_in_w_11
    IDELAY_X1Y80         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.905     1.823 r  u_ddr3_phy_inst/u_dq_delay11/DATAOUT
                         net (fo=1, routed)           0.000     1.823    u_ddr3_phy_inst/dq_delayed_w_11
    ILOGIC_X1Y80         ISERDESE2                                    r  u_ddr3_phy_inst/u_serdes_dq_in11/DDLY
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ddr3_dq_io[9]
                            (input port)
  Destination:            u_ddr3_phy_inst/u_serdes_dq_in9/DDLY
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.814ns  (logic 1.814ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T5                                                0.000     0.000 r  ddr3_dq_io[9] (INOUT)
                         net (fo=1, unset)            0.000     0.000    u_ddr3_phy_inst/u_pad_dq9/IO
    T5                   IBUF (Prop_ibuf_I_O)         0.909     0.909 r  u_ddr3_phy_inst/u_pad_dq9/IBUF/O
                         net (fo=1, routed)           0.000     0.909    u_ddr3_phy_inst/dq_in_w_9
    IDELAY_X1Y76         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.905     1.814 r  u_ddr3_phy_inst/u_dq_delay9/DATAOUT
                         net (fo=1, routed)           0.000     1.814    u_ddr3_phy_inst/dq_delayed_w_9
    ILOGIC_X1Y76         ISERDESE2                                    r  u_ddr3_phy_inst/u_serdes_dq_in9/DDLY
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ddr3_dq_io[13]
                            (input port)
  Destination:            u_ddr3_phy_inst/u_serdes_dq_in13/DDLY
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.809ns  (logic 1.809ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T3                                                0.000     0.000 r  ddr3_dq_io[13] (INOUT)
                         net (fo=1, unset)            0.000     0.000    u_ddr3_phy_inst/u_pad_dq13/IO
    T3                   IBUF (Prop_ibuf_I_O)         0.904     0.904 r  u_ddr3_phy_inst/u_pad_dq13/IBUF/O
                         net (fo=1, routed)           0.000     0.904    u_ddr3_phy_inst/dq_in_w_13
    IDELAY_X1Y77         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.905     1.809 r  u_ddr3_phy_inst/u_dq_delay13/DATAOUT
                         net (fo=1, routed)           0.000     1.809    u_ddr3_phy_inst/dq_delayed_w_13
    ILOGIC_X1Y77         ISERDESE2                                    r  u_ddr3_phy_inst/u_serdes_dq_in13/DDLY
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ddr3_dq_io[15]
                            (input port)
  Destination:            u_ddr3_phy_inst/u_serdes_dq_in15/DDLY
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.808ns  (logic 1.808ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R3                                                0.000     0.000 r  ddr3_dq_io[15] (INOUT)
                         net (fo=1, unset)            0.000     0.000    u_ddr3_phy_inst/u_pad_dq15/IO
    R3                   IBUF (Prop_ibuf_I_O)         0.903     0.903 r  u_ddr3_phy_inst/u_pad_dq15/IBUF/O
                         net (fo=1, routed)           0.000     0.903    u_ddr3_phy_inst/dq_in_w_15
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.905     1.808 r  u_ddr3_phy_inst/u_dq_delay15/DATAOUT
                         net (fo=1, routed)           0.000     1.808    u_ddr3_phy_inst/dq_delayed_w_15
    ILOGIC_X1Y78         ISERDESE2                                    r  u_ddr3_phy_inst/u_serdes_dq_in15/DDLY
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ddr3_dq_io[5]
                            (input port)
  Destination:            u_ddr3_phy_inst/u_serdes_dq_in5/DDLY
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.790ns  (logic 1.790ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M1                                                0.000     0.000 r  ddr3_dq_io[5] (INOUT)
                         net (fo=1, unset)            0.000     0.000    u_ddr3_phy_inst/u_pad_dq5/IO
    M1                   IBUF (Prop_ibuf_I_O)         0.884     0.884 r  u_ddr3_phy_inst/u_pad_dq5/IBUF/O
                         net (fo=1, routed)           0.000     0.884    u_ddr3_phy_inst/dq_in_w_5
    IDELAY_X1Y97         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.905     1.790 r  u_ddr3_phy_inst/u_dq_delay5/DATAOUT
                         net (fo=1, routed)           0.000     1.790    u_ddr3_phy_inst/dq_delayed_w_5
    ILOGIC_X1Y97         ISERDESE2                                    r  u_ddr3_phy_inst/u_serdes_dq_in5/DDLY
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ddr3_dq_io[7]
                            (input port)
  Destination:            u_ddr3_phy_inst/u_serdes_dq_in7/DDLY
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.789ns  (logic 1.789ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M2                                                0.000     0.000 r  ddr3_dq_io[7] (INOUT)
                         net (fo=1, unset)            0.000     0.000    u_ddr3_phy_inst/u_pad_dq7/IO
    M2                   IBUF (Prop_ibuf_I_O)         0.884     0.884 r  u_ddr3_phy_inst/u_pad_dq7/IBUF/O
                         net (fo=1, routed)           0.000     0.884    u_ddr3_phy_inst/dq_in_w_7
    IDELAY_X1Y91         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.905     1.789 r  u_ddr3_phy_inst/u_dq_delay7/DATAOUT
                         net (fo=1, routed)           0.000     1.789    u_ddr3_phy_inst/dq_delayed_w_7
    ILOGIC_X1Y91         ISERDESE2                                    r  u_ddr3_phy_inst/u_serdes_dq_in7/DDLY
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ddr3_dq_io[0]
                            (input port)
  Destination:            u_ddr3_phy_inst/u_serdes_dq_in0/DDLY
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.640ns  (logic 0.640ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K5                                                0.000     0.000 r  ddr3_dq_io[0] (INOUT)
                         net (fo=1, unset)            0.000     0.000    u_ddr3_phy_inst/u_pad_dq0/IO
    K5                   IBUF (Prop_ibuf_I_O)         0.329     0.329 r  u_ddr3_phy_inst/u_pad_dq0/IBUF/O
                         net (fo=1, routed)           0.000     0.329    u_ddr3_phy_inst/dq_in_w_0
    IDELAY_X1Y90         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.311     0.640 r  u_ddr3_phy_inst/u_dq_delay0/DATAOUT
                         net (fo=1, routed)           0.000     0.640    u_ddr3_phy_inst/dq_delayed_w_0
    ILOGIC_X1Y90         ISERDESE2                                    r  u_ddr3_phy_inst/u_serdes_dq_in0/DDLY
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ddr3_dq_io[1]
                            (input port)
  Destination:            u_ddr3_phy_inst/u_serdes_dq_in1/DDLY
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.651ns  (logic 0.651ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L3                                                0.000     0.000 r  ddr3_dq_io[1] (INOUT)
                         net (fo=1, unset)            0.000     0.000    u_ddr3_phy_inst/u_pad_dq1/IO
    L3                   IBUF (Prop_ibuf_I_O)         0.339     0.339 r  u_ddr3_phy_inst/u_pad_dq1/IBUF/O
                         net (fo=1, routed)           0.000     0.339    u_ddr3_phy_inst/dq_in_w_1
    IDELAY_X1Y95         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.311     0.651 r  u_ddr3_phy_inst/u_dq_delay1/DATAOUT
                         net (fo=1, routed)           0.000     0.651    u_ddr3_phy_inst/dq_delayed_w_1
    ILOGIC_X1Y95         ISERDESE2                                    r  u_ddr3_phy_inst/u_serdes_dq_in1/DDLY
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ddr3_dq_io[2]
                            (input port)
  Destination:            u_ddr3_phy_inst/u_serdes_dq_in2/DDLY
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.651ns  (logic 0.651ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K3                                                0.000     0.000 r  ddr3_dq_io[2] (INOUT)
                         net (fo=1, unset)            0.000     0.000    u_ddr3_phy_inst/u_pad_dq2/IO
    K3                   IBUF (Prop_ibuf_I_O)         0.340     0.340 r  u_ddr3_phy_inst/u_pad_dq2/IBUF/O
                         net (fo=1, routed)           0.000     0.340    u_ddr3_phy_inst/dq_in_w_2
    IDELAY_X1Y96         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.311     0.651 r  u_ddr3_phy_inst/u_dq_delay2/DATAOUT
                         net (fo=1, routed)           0.000     0.651    u_ddr3_phy_inst/dq_delayed_w_2
    ILOGIC_X1Y96         ISERDESE2                                    r  u_ddr3_phy_inst/u_serdes_dq_in2/DDLY
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ddr3_dq_io[3]
                            (input port)
  Destination:            u_ddr3_phy_inst/u_serdes_dq_in3/DDLY
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.651ns  (logic 0.651ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L6                                                0.000     0.000 r  ddr3_dq_io[3] (INOUT)
                         net (fo=1, unset)            0.000     0.000    u_ddr3_phy_inst/u_pad_dq3/IO
    L6                   IBUF (Prop_ibuf_I_O)         0.340     0.340 r  u_ddr3_phy_inst/u_pad_dq3/IBUF/O
                         net (fo=1, routed)           0.000     0.340    u_ddr3_phy_inst/dq_in_w_3
    IDELAY_X1Y88         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.311     0.651 r  u_ddr3_phy_inst/u_dq_delay3/DATAOUT
                         net (fo=1, routed)           0.000     0.651    u_ddr3_phy_inst/dq_delayed_w_3
    ILOGIC_X1Y88         ISERDESE2                                    r  u_ddr3_phy_inst/u_serdes_dq_in3/DDLY
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ddr3_dq_io[6]
                            (input port)
  Destination:            u_ddr3_phy_inst/u_serdes_dq_in6/DDLY
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.653ns  (logic 0.653ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L4                                                0.000     0.000 r  ddr3_dq_io[6] (INOUT)
                         net (fo=1, unset)            0.000     0.000    u_ddr3_phy_inst/u_pad_dq6/IO
    L4                   IBUF (Prop_ibuf_I_O)         0.341     0.341 r  u_ddr3_phy_inst/u_pad_dq6/IBUF/O
                         net (fo=1, routed)           0.000     0.341    u_ddr3_phy_inst/dq_in_w_6
    IDELAY_X1Y89         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.311     0.653 r  u_ddr3_phy_inst/u_dq_delay6/DATAOUT
                         net (fo=1, routed)           0.000     0.653    u_ddr3_phy_inst/dq_delayed_w_6
    ILOGIC_X1Y89         ISERDESE2                                    r  u_ddr3_phy_inst/u_serdes_dq_in6/DDLY
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ddr3_dq_io[4]
                            (input port)
  Destination:            u_ddr3_phy_inst/u_serdes_dq_in4/DDLY
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.656ns  (logic 0.656ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M3                                                0.000     0.000 r  ddr3_dq_io[4] (INOUT)
                         net (fo=1, unset)            0.000     0.000    u_ddr3_phy_inst/u_pad_dq4/IO
    M3                   IBUF (Prop_ibuf_I_O)         0.344     0.344 r  u_ddr3_phy_inst/u_pad_dq4/IBUF/O
                         net (fo=1, routed)           0.000     0.344    u_ddr3_phy_inst/dq_in_w_4
    IDELAY_X1Y92         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.311     0.656 r  u_ddr3_phy_inst/u_dq_delay4/DATAOUT
                         net (fo=1, routed)           0.000     0.656    u_ddr3_phy_inst/dq_delayed_w_4
    ILOGIC_X1Y92         ISERDESE2                                    r  u_ddr3_phy_inst/u_serdes_dq_in4/DDLY
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ddr3_dq_io[7]
                            (input port)
  Destination:            u_ddr3_phy_inst/u_serdes_dq_in7/DDLY
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.660ns  (logic 0.660ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M2                                                0.000     0.000 r  ddr3_dq_io[7] (INOUT)
                         net (fo=1, unset)            0.000     0.000    u_ddr3_phy_inst/u_pad_dq7/IO
    M2                   IBUF (Prop_ibuf_I_O)         0.349     0.349 r  u_ddr3_phy_inst/u_pad_dq7/IBUF/O
                         net (fo=1, routed)           0.000     0.349    u_ddr3_phy_inst/dq_in_w_7
    IDELAY_X1Y91         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.311     0.660 r  u_ddr3_phy_inst/u_dq_delay7/DATAOUT
                         net (fo=1, routed)           0.000     0.660    u_ddr3_phy_inst/dq_delayed_w_7
    ILOGIC_X1Y91         ISERDESE2                                    r  u_ddr3_phy_inst/u_serdes_dq_in7/DDLY
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ddr3_dq_io[5]
                            (input port)
  Destination:            u_ddr3_phy_inst/u_serdes_dq_in5/DDLY
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.661ns  (logic 0.661ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M1                                                0.000     0.000 r  ddr3_dq_io[5] (INOUT)
                         net (fo=1, unset)            0.000     0.000    u_ddr3_phy_inst/u_pad_dq5/IO
    M1                   IBUF (Prop_ibuf_I_O)         0.349     0.349 r  u_ddr3_phy_inst/u_pad_dq5/IBUF/O
                         net (fo=1, routed)           0.000     0.349    u_ddr3_phy_inst/dq_in_w_5
    IDELAY_X1Y97         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.311     0.661 r  u_ddr3_phy_inst/u_dq_delay5/DATAOUT
                         net (fo=1, routed)           0.000     0.661    u_ddr3_phy_inst/dq_delayed_w_5
    ILOGIC_X1Y97         ISERDESE2                                    r  u_ddr3_phy_inst/u_serdes_dq_in5/DDLY
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ddr3_dq_io[15]
                            (input port)
  Destination:            u_ddr3_phy_inst/u_serdes_dq_in15/DDLY
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.679ns  (logic 0.679ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R3                                                0.000     0.000 r  ddr3_dq_io[15] (INOUT)
                         net (fo=1, unset)            0.000     0.000    u_ddr3_phy_inst/u_pad_dq15/IO
    R3                   IBUF (Prop_ibuf_I_O)         0.368     0.368 r  u_ddr3_phy_inst/u_pad_dq15/IBUF/O
                         net (fo=1, routed)           0.000     0.368    u_ddr3_phy_inst/dq_in_w_15
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.311     0.679 r  u_ddr3_phy_inst/u_dq_delay15/DATAOUT
                         net (fo=1, routed)           0.000     0.679    u_ddr3_phy_inst/dq_delayed_w_15
    ILOGIC_X1Y78         ISERDESE2                                    r  u_ddr3_phy_inst/u_serdes_dq_in15/DDLY
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ddr3_dq_io[13]
                            (input port)
  Destination:            u_ddr3_phy_inst/u_serdes_dq_in13/DDLY
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.680ns  (logic 0.680ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T3                                                0.000     0.000 r  ddr3_dq_io[13] (INOUT)
                         net (fo=1, unset)            0.000     0.000    u_ddr3_phy_inst/u_pad_dq13/IO
    T3                   IBUF (Prop_ibuf_I_O)         0.369     0.369 r  u_ddr3_phy_inst/u_pad_dq13/IBUF/O
                         net (fo=1, routed)           0.000     0.369    u_ddr3_phy_inst/dq_in_w_13
    IDELAY_X1Y77         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.311     0.680 r  u_ddr3_phy_inst/u_dq_delay13/DATAOUT
                         net (fo=1, routed)           0.000     0.680    u_ddr3_phy_inst/dq_delayed_w_13
    ILOGIC_X1Y77         ISERDESE2                                    r  u_ddr3_phy_inst/u_serdes_dq_in13/DDLY
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_idelay_ref_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                            (clock source 'clk_idelay_ref_clk_wiz_0'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_ddr3_phy_inst/u_dly_ref/REFCLK
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.523ns  (logic 0.096ns (2.725%)  route 3.427ns (97.275%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_idelay_ref_clk_wiz_0 fall edge)
                                                      2.500     2.500 f  
    E3                                                0.000     2.500 f  clk100mhz_i (IN)
                         net (fo=0)                   0.000     2.500    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     3.982 f  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     6.006    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     6.102 f  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.809     7.912    u_clk_wiz/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922     3.990 f  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018     6.008    u_clk_wiz/inst/clk_idelay_ref_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     6.104 f  u_clk_wiz/inst/clkout4_buf/O
                         net (fo=1, routed)           1.408     7.513    u_ddr3_phy_inst/clk_idelay_ref
    IDELAYCTRL_X1Y1      IDELAYCTRL                                   f  u_ddr3_phy_inst/u_dly_ref/REFCLK
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                            (clock source 'clk_idelay_ref_clk_wiz_0'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_ddr3_phy_inst/u_dly_ref/REFCLK
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.178ns  (logic 0.026ns (2.206%)  route 1.152ns (97.794%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_idelay_ref_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.624     1.544    u_clk_wiz/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    u_clk_wiz/inst/clk_idelay_ref_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.922 r  u_clk_wiz/inst/clkout4_buf/O
                         net (fo=1, routed)           0.505     1.426    u_ddr3_phy_inst/clk_idelay_ref
    IDELAYCTRL_X1Y1      IDELAYCTRL                                   r  u_ddr3_phy_inst/u_dly_ref/REFCLK
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_phy_ddr90_clk_wiz_0
  To Clock:  

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_ddr3_phy_inst/u_serdes_dqs0/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_phy_ddr90_clk_wiz_0  {rise@0.625ns fall@1.875ns period=2.500ns})
  Destination:            ddr3_dqs_p_io[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.916ns  (logic 2.915ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFTDS=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_phy_ddr90_clk_wiz_0 rise edge)
                                                      0.625     0.625 r  
    E3                                                0.000     0.625 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.625    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     2.107 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     4.131    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.227 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.809     6.037    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922     2.115 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018     4.133    u_clk_wiz/inst/clk_phy_ddr90_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     4.229 r  u_clk_wiz/inst/clkout3_buf/O
                         net (fo=2, routed)           1.734     5.963    u_ddr3_phy_inst/clk_phy_ddr90
    OLOGIC_X1Y94         OSERDESE2                                    r  u_ddr3_phy_inst/u_serdes_dqs0/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y94         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.552     6.515 r  u_ddr3_phy_inst/u_serdes_dqs0/TQ
                         net (fo=2, routed)           0.001     6.516    u_ddr3_phy_inst/u_pad_dqs0/OBUFTDS/T
    N2                   OBUFTDS (TriStatD_obuftds_T_O)
                                                      2.363     8.879 r  u_ddr3_phy_inst/u_pad_dqs0/OBUFTDS/P/O
                         net (fo=1, unset)            0.000     8.879    ddr3_dqs_p_io[0]
    N2                                                                r  ddr3_dqs_p_io[0] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ddr3_phy_inst/u_serdes_dqs0/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_phy_ddr90_clk_wiz_0  {rise@0.625ns fall@1.875ns period=2.500ns})
  Destination:            ddr3_dqs_n_io[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.915ns  (logic 2.914ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFTDS=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_phy_ddr90_clk_wiz_0 rise edge)
                                                      0.625     0.625 r  
    E3                                                0.000     0.625 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.625    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     2.107 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     4.131    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.227 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.809     6.037    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922     2.115 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018     4.133    u_clk_wiz/inst/clk_phy_ddr90_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     4.229 r  u_clk_wiz/inst/clkout3_buf/O
                         net (fo=2, routed)           1.734     5.963    u_ddr3_phy_inst/clk_phy_ddr90
    OLOGIC_X1Y94         OSERDESE2                                    r  u_ddr3_phy_inst/u_serdes_dqs0/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y94         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.552     6.515 r  u_ddr3_phy_inst/u_serdes_dqs0/TQ
                         net (fo=2, routed)           0.001     6.516    u_ddr3_phy_inst/u_pad_dqs0/OBUFTDS/T
    N1                   OBUFTDS (TriStatD_obuftds_T_O)
                                                      2.362     8.878 r  u_ddr3_phy_inst/u_pad_dqs0/OBUFTDS/N/O
                         net (fo=1, unset)            0.000     8.878    ddr3_dqs_n_io[0]
    N1                                                                r  ddr3_dqs_n_io[0] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ddr3_phy_inst/u_serdes_dqs1/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_phy_ddr90_clk_wiz_0  {rise@0.625ns fall@1.875ns period=2.500ns})
  Destination:            ddr3_dqs_p_io[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.916ns  (logic 2.915ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFTDS=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_phy_ddr90_clk_wiz_0 rise edge)
                                                      0.625     0.625 r  
    E3                                                0.000     0.625 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.625    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     2.107 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     4.131    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.227 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.809     6.037    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922     2.115 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018     4.133    u_clk_wiz/inst/clk_phy_ddr90_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     4.229 r  u_clk_wiz/inst/clkout3_buf/O
                         net (fo=2, routed)           1.727     5.956    u_ddr3_phy_inst/clk_phy_ddr90
    OLOGIC_X1Y82         OSERDESE2                                    r  u_ddr3_phy_inst/u_serdes_dqs1/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y82         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.552     6.508 r  u_ddr3_phy_inst/u_serdes_dqs1/TQ
                         net (fo=2, routed)           0.001     6.509    u_ddr3_phy_inst/u_pad_dqs1/OBUFTDS/T
    U2                   OBUFTDS (TriStatD_obuftds_T_O)
                                                      2.363     8.872 r  u_ddr3_phy_inst/u_pad_dqs1/OBUFTDS/P/O
                         net (fo=1, unset)            0.000     8.872    ddr3_dqs_p_io[1]
    U2                                                                r  ddr3_dqs_p_io[1] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ddr3_phy_inst/u_serdes_dqs1/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_phy_ddr90_clk_wiz_0  {rise@0.625ns fall@1.875ns period=2.500ns})
  Destination:            ddr3_dqs_n_io[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.915ns  (logic 2.914ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFTDS=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_phy_ddr90_clk_wiz_0 rise edge)
                                                      0.625     0.625 r  
    E3                                                0.000     0.625 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.625    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     2.107 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     4.131    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.227 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.809     6.037    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922     2.115 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018     4.133    u_clk_wiz/inst/clk_phy_ddr90_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     4.229 r  u_clk_wiz/inst/clkout3_buf/O
                         net (fo=2, routed)           1.727     5.956    u_ddr3_phy_inst/clk_phy_ddr90
    OLOGIC_X1Y82         OSERDESE2                                    r  u_ddr3_phy_inst/u_serdes_dqs1/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y82         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.552     6.508 r  u_ddr3_phy_inst/u_serdes_dqs1/TQ
                         net (fo=2, routed)           0.001     6.509    u_ddr3_phy_inst/u_pad_dqs1/OBUFTDS/T
    V2                   OBUFTDS (TriStatD_obuftds_T_O)
                                                      2.362     8.871 r  u_ddr3_phy_inst/u_pad_dqs1/OBUFTDS/N/O
                         net (fo=1, unset)            0.000     8.871    ddr3_dqs_n_io[1]
    V2                                                                r  ddr3_dqs_n_io[1] (INOUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_ddr3_phy_inst/u_serdes_dqs0/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_phy_ddr90_clk_wiz_0  {rise@0.625ns fall@1.875ns period=2.500ns})
  Destination:            ddr3_dqs_n_io[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.500ns  (logic 0.499ns (99.800%)  route 0.001ns (0.200%))
  Logic Levels:           1  (OBUFTDS=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_phy_ddr90_clk_wiz_0 rise edge)
                                                      0.625     0.625 r  
    E3                                                0.000     0.625 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.625    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.875 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     1.519    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.545 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.624     2.169    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296     0.873 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648     1.521    u_clk_wiz/inst/clk_phy_ddr90_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.547 r  u_clk_wiz/inst/clkout3_buf/O
                         net (fo=2, routed)           0.596     2.142    u_ddr3_phy_inst/clk_phy_ddr90
    OLOGIC_X1Y94         OSERDESE2                                    r  u_ddr3_phy_inst/u_serdes_dqs0/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y94         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.192     2.334 f  u_ddr3_phy_inst/u_serdes_dqs0/TQ
                         net (fo=2, routed)           0.001     2.335    u_ddr3_phy_inst/u_pad_dqs0/OBUFTDS/T
    N1                   OBUFTDS (TriStatE_obuftds_T_O)
                                                      0.307     2.642 r  u_ddr3_phy_inst/u_pad_dqs0/OBUFTDS/N/O
                         net (fo=1, unset)            0.000     2.642    ddr3_dqs_n_io[0]
    N1                                                                r  ddr3_dqs_n_io[0] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ddr3_phy_inst/u_serdes_dqs0/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_phy_ddr90_clk_wiz_0  {rise@0.625ns fall@1.875ns period=2.500ns})
  Destination:            ddr3_dqs_p_io[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.512ns  (logic 0.511ns (99.804%)  route 0.001ns (0.195%))
  Logic Levels:           1  (OBUFTDS=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_phy_ddr90_clk_wiz_0 rise edge)
                                                      0.625     0.625 r  
    E3                                                0.000     0.625 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.625    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.875 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     1.519    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.545 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.624     2.169    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296     0.873 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648     1.521    u_clk_wiz/inst/clk_phy_ddr90_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.547 r  u_clk_wiz/inst/clkout3_buf/O
                         net (fo=2, routed)           0.596     2.142    u_ddr3_phy_inst/clk_phy_ddr90
    OLOGIC_X1Y94         OSERDESE2                                    r  u_ddr3_phy_inst/u_serdes_dqs0/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y94         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.192     2.334 f  u_ddr3_phy_inst/u_serdes_dqs0/TQ
                         net (fo=2, routed)           0.001     2.335    u_ddr3_phy_inst/u_pad_dqs0/OBUFTDS/T
    N2                   OBUFTDS (TriStatE_obuftds_T_O)
                                                      0.319     2.654 r  u_ddr3_phy_inst/u_pad_dqs0/OBUFTDS/P/O
                         net (fo=1, unset)            0.000     2.654    ddr3_dqs_p_io[0]
    N2                                                                r  ddr3_dqs_p_io[0] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ddr3_phy_inst/u_serdes_dqs1/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_phy_ddr90_clk_wiz_0  {rise@0.625ns fall@1.875ns period=2.500ns})
  Destination:            ddr3_dqs_n_io[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.535ns  (logic 0.534ns (99.813%)  route 0.001ns (0.187%))
  Logic Levels:           1  (OBUFTDS=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_phy_ddr90_clk_wiz_0 rise edge)
                                                      0.625     0.625 r  
    E3                                                0.000     0.625 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.625    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.875 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     1.519    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.545 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.624     2.169    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296     0.873 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648     1.521    u_clk_wiz/inst/clk_phy_ddr90_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.547 r  u_clk_wiz/inst/clkout3_buf/O
                         net (fo=2, routed)           0.593     2.139    u_ddr3_phy_inst/clk_phy_ddr90
    OLOGIC_X1Y82         OSERDESE2                                    r  u_ddr3_phy_inst/u_serdes_dqs1/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y82         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.192     2.331 f  u_ddr3_phy_inst/u_serdes_dqs1/TQ
                         net (fo=2, routed)           0.001     2.332    u_ddr3_phy_inst/u_pad_dqs1/OBUFTDS/T
    V2                   OBUFTDS (TriStatE_obuftds_T_O)
                                                      0.342     2.674 r  u_ddr3_phy_inst/u_pad_dqs1/OBUFTDS/N/O
                         net (fo=1, unset)            0.000     2.674    ddr3_dqs_n_io[1]
    V2                                                                r  ddr3_dqs_n_io[1] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ddr3_phy_inst/u_serdes_dqs1/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_phy_ddr90_clk_wiz_0  {rise@0.625ns fall@1.875ns period=2.500ns})
  Destination:            ddr3_dqs_p_io[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.535ns  (logic 0.534ns (99.813%)  route 0.001ns (0.187%))
  Logic Levels:           1  (OBUFTDS=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_phy_ddr90_clk_wiz_0 rise edge)
                                                      0.625     0.625 r  
    E3                                                0.000     0.625 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.625    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.875 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     1.519    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.545 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.624     2.169    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296     0.873 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648     1.521    u_clk_wiz/inst/clk_phy_ddr90_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.547 r  u_clk_wiz/inst/clkout3_buf/O
                         net (fo=2, routed)           0.593     2.139    u_ddr3_phy_inst/clk_phy_ddr90
    OLOGIC_X1Y82         OSERDESE2                                    r  u_ddr3_phy_inst/u_serdes_dqs1/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y82         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.192     2.331 f  u_ddr3_phy_inst/u_serdes_dqs1/TQ
                         net (fo=2, routed)           0.001     2.332    u_ddr3_phy_inst/u_pad_dqs1/OBUFTDS/T
    U2                   OBUFTDS (TriStatE_obuftds_T_O)
                                                      0.342     2.674 r  u_ddr3_phy_inst/u_pad_dqs1/OBUFTDS/P/O
                         net (fo=1, unset)            0.000     2.674    ddr3_dqs_p_io[1]
    U2                                                                r  ddr3_dqs_p_io[1] (INOUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_phy_ddr_clk_wiz_0
  To Clock:  

Max Delay            18 Endpoints
Min Delay            18 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_ddr3_phy_inst/u_serdes_dq5/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_phy_ddr_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            ddr3_dq_io[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.916ns  (logic 2.915ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_phy_ddr_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.809     5.412    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922     1.490 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018     3.508    u_clk_wiz/inst/clk_phy_ddr_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=50, routed)          1.736     5.340    u_ddr3_phy_inst/clk_phy_ddr
    OLOGIC_X1Y97         OSERDESE2                                    r  u_ddr3_phy_inst/u_serdes_dq5/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y97         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.552     5.892 r  u_ddr3_phy_inst/u_serdes_dq5/TQ
                         net (fo=1, routed)           0.001     5.893    u_ddr3_phy_inst/u_pad_dq5/T
    M1                   OBUFT (TriStatD_obuft_T_O)
                                                      2.363     8.256 r  u_ddr3_phy_inst/u_pad_dq5/OBUFT/O
                         net (fo=1, unset)            0.000     8.256    ddr3_dq_io[5]
    M1                                                                r  ddr3_dq_io[5] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ddr3_phy_inst/u_serdes_dq1/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_phy_ddr_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            ddr3_dq_io[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.916ns  (logic 2.915ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_phy_ddr_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.809     5.412    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922     1.490 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018     3.508    u_clk_wiz/inst/clk_phy_ddr_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=50, routed)          1.735     5.339    u_ddr3_phy_inst/clk_phy_ddr
    OLOGIC_X1Y95         OSERDESE2                                    r  u_ddr3_phy_inst/u_serdes_dq1/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y95         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.552     5.891 r  u_ddr3_phy_inst/u_serdes_dq1/TQ
                         net (fo=1, routed)           0.001     5.892    u_ddr3_phy_inst/u_pad_dq1/T
    L3                   OBUFT (TriStatD_obuft_T_O)
                                                      2.363     8.255 r  u_ddr3_phy_inst/u_pad_dq1/OBUFT/O
                         net (fo=1, unset)            0.000     8.255    ddr3_dq_io[1]
    L3                                                                r  ddr3_dq_io[1] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ddr3_phy_inst/u_serdes_dq2/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_phy_ddr_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            ddr3_dq_io[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.916ns  (logic 2.915ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_phy_ddr_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.809     5.412    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922     1.490 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018     3.508    u_clk_wiz/inst/clk_phy_ddr_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=50, routed)          1.735     5.339    u_ddr3_phy_inst/clk_phy_ddr
    OLOGIC_X1Y96         OSERDESE2                                    r  u_ddr3_phy_inst/u_serdes_dq2/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y96         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.552     5.891 r  u_ddr3_phy_inst/u_serdes_dq2/TQ
                         net (fo=1, routed)           0.001     5.892    u_ddr3_phy_inst/u_pad_dq2/T
    K3                   OBUFT (TriStatD_obuft_T_O)
                                                      2.363     8.255 r  u_ddr3_phy_inst/u_pad_dq2/OBUFT/O
                         net (fo=1, unset)            0.000     8.255    ddr3_dq_io[2]
    K3                                                                r  ddr3_dq_io[2] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ddr3_phy_inst/u_serdes_dq4/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_phy_ddr_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            ddr3_dq_io[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.916ns  (logic 2.915ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_phy_ddr_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.809     5.412    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922     1.490 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018     3.508    u_clk_wiz/inst/clk_phy_ddr_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=50, routed)          1.734     5.338    u_ddr3_phy_inst/clk_phy_ddr
    OLOGIC_X1Y92         OSERDESE2                                    r  u_ddr3_phy_inst/u_serdes_dq4/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y92         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.552     5.890 r  u_ddr3_phy_inst/u_serdes_dq4/TQ
                         net (fo=1, routed)           0.001     5.891    u_ddr3_phy_inst/u_pad_dq4/T
    M3                   OBUFT (TriStatD_obuft_T_O)
                                                      2.363     8.254 r  u_ddr3_phy_inst/u_pad_dq4/OBUFT/O
                         net (fo=1, unset)            0.000     8.254    ddr3_dq_io[4]
    M3                                                                r  ddr3_dq_io[4] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ddr3_phy_inst/u_serdes_dq7/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_phy_ddr_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            ddr3_dq_io[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.916ns  (logic 2.915ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_phy_ddr_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.809     5.412    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922     1.490 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018     3.508    u_clk_wiz/inst/clk_phy_ddr_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=50, routed)          1.734     5.338    u_ddr3_phy_inst/clk_phy_ddr
    OLOGIC_X1Y91         OSERDESE2                                    r  u_ddr3_phy_inst/u_serdes_dq7/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y91         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.552     5.890 r  u_ddr3_phy_inst/u_serdes_dq7/TQ
                         net (fo=1, routed)           0.001     5.891    u_ddr3_phy_inst/u_pad_dq7/T
    M2                   OBUFT (TriStatD_obuft_T_O)
                                                      2.363     8.254 r  u_ddr3_phy_inst/u_pad_dq7/OBUFT/O
                         net (fo=1, unset)            0.000     8.254    ddr3_dq_io[7]
    M2                                                                r  ddr3_dq_io[7] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ddr3_phy_inst/u_serdes_dq0/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_phy_ddr_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            ddr3_dq_io[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.916ns  (logic 2.915ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_phy_ddr_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.809     5.412    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922     1.490 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018     3.508    u_clk_wiz/inst/clk_phy_ddr_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=50, routed)          1.733     5.337    u_ddr3_phy_inst/clk_phy_ddr
    OLOGIC_X1Y90         OSERDESE2                                    r  u_ddr3_phy_inst/u_serdes_dq0/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y90         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.552     5.889 r  u_ddr3_phy_inst/u_serdes_dq0/TQ
                         net (fo=1, routed)           0.001     5.890    u_ddr3_phy_inst/u_pad_dq0/T
    K5                   OBUFT (TriStatD_obuft_T_O)
                                                      2.363     8.253 r  u_ddr3_phy_inst/u_pad_dq0/OBUFT/O
                         net (fo=1, unset)            0.000     8.253    ddr3_dq_io[0]
    K5                                                                r  ddr3_dq_io[0] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ddr3_phy_inst/u_serdes_dq3/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_phy_ddr_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            ddr3_dq_io[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.916ns  (logic 2.915ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_phy_ddr_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.809     5.412    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922     1.490 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018     3.508    u_clk_wiz/inst/clk_phy_ddr_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=50, routed)          1.733     5.337    u_ddr3_phy_inst/clk_phy_ddr
    OLOGIC_X1Y88         OSERDESE2                                    r  u_ddr3_phy_inst/u_serdes_dq3/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y88         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.552     5.889 r  u_ddr3_phy_inst/u_serdes_dq3/TQ
                         net (fo=1, routed)           0.001     5.890    u_ddr3_phy_inst/u_pad_dq3/T
    L6                   OBUFT (TriStatD_obuft_T_O)
                                                      2.363     8.253 r  u_ddr3_phy_inst/u_pad_dq3/OBUFT/O
                         net (fo=1, unset)            0.000     8.253    ddr3_dq_io[3]
    L6                                                                r  ddr3_dq_io[3] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ddr3_phy_inst/u_serdes_dq6/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_phy_ddr_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            ddr3_dq_io[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.916ns  (logic 2.915ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_phy_ddr_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.809     5.412    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922     1.490 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018     3.508    u_clk_wiz/inst/clk_phy_ddr_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=50, routed)          1.733     5.337    u_ddr3_phy_inst/clk_phy_ddr
    OLOGIC_X1Y89         OSERDESE2                                    r  u_ddr3_phy_inst/u_serdes_dq6/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y89         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.552     5.889 r  u_ddr3_phy_inst/u_serdes_dq6/TQ
                         net (fo=1, routed)           0.001     5.890    u_ddr3_phy_inst/u_pad_dq6/T
    L4                   OBUFT (TriStatD_obuft_T_O)
                                                      2.363     8.253 r  u_ddr3_phy_inst/u_pad_dq6/OBUFT/O
                         net (fo=1, unset)            0.000     8.253    ddr3_dq_io[6]
    L4                                                                r  ddr3_dq_io[6] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ddr3_phy_inst/u_serdes_dq12/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_phy_ddr_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            ddr3_dq_io[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.916ns  (logic 2.915ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_phy_ddr_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.809     5.412    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922     1.490 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018     3.508    u_clk_wiz/inst/clk_phy_ddr_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=50, routed)          1.730     5.334    u_ddr3_phy_inst/clk_phy_ddr
    OLOGIC_X1Y85         OSERDESE2                                    r  u_ddr3_phy_inst/u_serdes_dq12/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y85         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.552     5.886 r  u_ddr3_phy_inst/u_serdes_dq12/TQ
                         net (fo=1, routed)           0.001     5.887    u_ddr3_phy_inst/u_pad_dq12/T
    V1                   OBUFT (TriStatD_obuft_T_O)
                                                      2.363     8.250 r  u_ddr3_phy_inst/u_pad_dq12/OBUFT/O
                         net (fo=1, unset)            0.000     8.250    ddr3_dq_io[12]
    V1                                                                r  ddr3_dq_io[12] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ddr3_phy_inst/u_serdes_dq10/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_phy_ddr_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            ddr3_dq_io[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.916ns  (logic 2.915ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_phy_ddr_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.809     5.412    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922     1.490 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018     3.508    u_clk_wiz/inst/clk_phy_ddr_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=50, routed)          1.729     5.333    u_ddr3_phy_inst/clk_phy_ddr
    OLOGIC_X1Y84         OSERDESE2                                    r  u_ddr3_phy_inst/u_serdes_dq10/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y84         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.552     5.885 r  u_ddr3_phy_inst/u_serdes_dq10/TQ
                         net (fo=1, routed)           0.001     5.886    u_ddr3_phy_inst/u_pad_dq10/T
    U4                   OBUFT (TriStatD_obuft_T_O)
                                                      2.363     8.249 r  u_ddr3_phy_inst/u_pad_dq10/OBUFT/O
                         net (fo=1, unset)            0.000     8.249    ddr3_dq_io[10]
    U4                                                                r  ddr3_dq_io[10] (INOUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_ddr3_phy_inst/u_serdes_dq0/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_phy_ddr_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            ddr3_dq_io[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.472ns  (logic 0.471ns (99.788%)  route 0.001ns (0.212%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_phy_ddr_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.624     1.544    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296     0.248 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648     0.896    u_clk_wiz/inst/clk_phy_ddr_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=50, routed)          0.596     1.517    u_ddr3_phy_inst/clk_phy_ddr
    OLOGIC_X1Y90         OSERDESE2                                    r  u_ddr3_phy_inst/u_serdes_dq0/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y90         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.192     1.709 f  u_ddr3_phy_inst/u_serdes_dq0/TQ
                         net (fo=1, routed)           0.001     1.710    u_ddr3_phy_inst/u_pad_dq0/T
    K5                   OBUFT (TriStatE_obuft_T_O)
                                                      0.279     1.990 r  u_ddr3_phy_inst/u_pad_dq0/OBUFT/O
                         net (fo=1, unset)            0.000     1.990    ddr3_dq_io[0]
    K5                                                                r  ddr3_dq_io[0] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ddr3_phy_inst/u_serdes_dq3/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_phy_ddr_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            ddr3_dq_io[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.484ns  (logic 0.483ns (99.793%)  route 0.001ns (0.207%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_phy_ddr_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.624     1.544    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296     0.248 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648     0.896    u_clk_wiz/inst/clk_phy_ddr_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=50, routed)          0.596     1.517    u_ddr3_phy_inst/clk_phy_ddr
    OLOGIC_X1Y88         OSERDESE2                                    r  u_ddr3_phy_inst/u_serdes_dq3/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y88         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.192     1.709 f  u_ddr3_phy_inst/u_serdes_dq3/TQ
                         net (fo=1, routed)           0.001     1.710    u_ddr3_phy_inst/u_pad_dq3/T
    L6                   OBUFT (TriStatE_obuft_T_O)
                                                      0.291     2.001 r  u_ddr3_phy_inst/u_pad_dq3/OBUFT/O
                         net (fo=1, unset)            0.000     2.001    ddr3_dq_io[3]
    L6                                                                r  ddr3_dq_io[3] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ddr3_phy_inst/u_serdes_dq1/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_phy_ddr_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            ddr3_dq_io[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.483ns  (logic 0.482ns (99.793%)  route 0.001ns (0.207%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_phy_ddr_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.624     1.544    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296     0.248 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648     0.896    u_clk_wiz/inst/clk_phy_ddr_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=50, routed)          0.597     1.518    u_ddr3_phy_inst/clk_phy_ddr
    OLOGIC_X1Y95         OSERDESE2                                    r  u_ddr3_phy_inst/u_serdes_dq1/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y95         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.192     1.710 f  u_ddr3_phy_inst/u_serdes_dq1/TQ
                         net (fo=1, routed)           0.001     1.711    u_ddr3_phy_inst/u_pad_dq1/T
    L3                   OBUFT (TriStatE_obuft_T_O)
                                                      0.290     2.001 r  u_ddr3_phy_inst/u_pad_dq1/OBUFT/O
                         net (fo=1, unset)            0.000     2.001    ddr3_dq_io[1]
    L3                                                                r  ddr3_dq_io[1] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ddr3_phy_inst/u_serdes_dq2/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_phy_ddr_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            ddr3_dq_io[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.484ns  (logic 0.483ns (99.793%)  route 0.001ns (0.207%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_phy_ddr_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.624     1.544    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296     0.248 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648     0.896    u_clk_wiz/inst/clk_phy_ddr_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=50, routed)          0.597     1.518    u_ddr3_phy_inst/clk_phy_ddr
    OLOGIC_X1Y96         OSERDESE2                                    r  u_ddr3_phy_inst/u_serdes_dq2/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y96         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.192     1.710 f  u_ddr3_phy_inst/u_serdes_dq2/TQ
                         net (fo=1, routed)           0.001     1.711    u_ddr3_phy_inst/u_pad_dq2/T
    K3                   OBUFT (TriStatE_obuft_T_O)
                                                      0.291     2.002 r  u_ddr3_phy_inst/u_pad_dq2/OBUFT/O
                         net (fo=1, unset)            0.000     2.002    ddr3_dq_io[2]
    K3                                                                r  ddr3_dq_io[2] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ddr3_phy_inst/u_serdes_dq6/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_phy_ddr_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            ddr3_dq_io[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.485ns  (logic 0.484ns (99.794%)  route 0.001ns (0.206%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_phy_ddr_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.624     1.544    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296     0.248 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648     0.896    u_clk_wiz/inst/clk_phy_ddr_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=50, routed)          0.596     1.517    u_ddr3_phy_inst/clk_phy_ddr
    OLOGIC_X1Y89         OSERDESE2                                    r  u_ddr3_phy_inst/u_serdes_dq6/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y89         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.192     1.709 f  u_ddr3_phy_inst/u_serdes_dq6/TQ
                         net (fo=1, routed)           0.001     1.710    u_ddr3_phy_inst/u_pad_dq6/T
    L4                   OBUFT (TriStatE_obuft_T_O)
                                                      0.292     2.002 r  u_ddr3_phy_inst/u_pad_dq6/OBUFT/O
                         net (fo=1, unset)            0.000     2.002    ddr3_dq_io[6]
    L4                                                                r  ddr3_dq_io[6] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ddr3_phy_inst/u_serdes_dq4/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_phy_ddr_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            ddr3_dq_io[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.488ns  (logic 0.487ns (99.795%)  route 0.001ns (0.205%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_phy_ddr_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.624     1.544    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296     0.248 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648     0.896    u_clk_wiz/inst/clk_phy_ddr_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=50, routed)          0.596     1.517    u_ddr3_phy_inst/clk_phy_ddr
    OLOGIC_X1Y92         OSERDESE2                                    r  u_ddr3_phy_inst/u_serdes_dq4/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y92         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.192     1.709 f  u_ddr3_phy_inst/u_serdes_dq4/TQ
                         net (fo=1, routed)           0.001     1.710    u_ddr3_phy_inst/u_pad_dq4/T
    M3                   OBUFT (TriStatE_obuft_T_O)
                                                      0.295     2.005 r  u_ddr3_phy_inst/u_pad_dq4/OBUFT/O
                         net (fo=1, unset)            0.000     2.005    ddr3_dq_io[4]
    M3                                                                r  ddr3_dq_io[4] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ddr3_phy_inst/u_serdes_dq7/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_phy_ddr_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            ddr3_dq_io[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.492ns  (logic 0.491ns (99.797%)  route 0.001ns (0.203%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_phy_ddr_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.624     1.544    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296     0.248 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648     0.896    u_clk_wiz/inst/clk_phy_ddr_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=50, routed)          0.596     1.517    u_ddr3_phy_inst/clk_phy_ddr
    OLOGIC_X1Y91         OSERDESE2                                    r  u_ddr3_phy_inst/u_serdes_dq7/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y91         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.192     1.709 f  u_ddr3_phy_inst/u_serdes_dq7/TQ
                         net (fo=1, routed)           0.001     1.710    u_ddr3_phy_inst/u_pad_dq7/T
    M2                   OBUFT (TriStatE_obuft_T_O)
                                                      0.299     2.010 r  u_ddr3_phy_inst/u_pad_dq7/OBUFT/O
                         net (fo=1, unset)            0.000     2.010    ddr3_dq_io[7]
    M2                                                                r  ddr3_dq_io[7] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ddr3_phy_inst/u_serdes_dq5/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_phy_ddr_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            ddr3_dq_io[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.493ns  (logic 0.492ns (99.797%)  route 0.001ns (0.203%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_phy_ddr_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.624     1.544    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296     0.248 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648     0.896    u_clk_wiz/inst/clk_phy_ddr_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=50, routed)          0.598     1.519    u_ddr3_phy_inst/clk_phy_ddr
    OLOGIC_X1Y97         OSERDESE2                                    r  u_ddr3_phy_inst/u_serdes_dq5/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y97         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.192     1.711 f  u_ddr3_phy_inst/u_serdes_dq5/TQ
                         net (fo=1, routed)           0.001     1.712    u_ddr3_phy_inst/u_pad_dq5/T
    M1                   OBUFT (TriStatE_obuft_T_O)
                                                      0.300     2.012 r  u_ddr3_phy_inst/u_pad_dq5/OBUFT/O
                         net (fo=1, unset)            0.000     2.012    ddr3_dq_io[5]
    M1                                                                r  ddr3_dq_io[5] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ddr3_phy_inst/u_serdes_dq15/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_phy_ddr_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            ddr3_dq_io[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.511ns  (logic 0.510ns (99.804%)  route 0.001ns (0.196%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_phy_ddr_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.624     1.544    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296     0.248 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648     0.896    u_clk_wiz/inst/clk_phy_ddr_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=50, routed)          0.590     1.511    u_ddr3_phy_inst/clk_phy_ddr
    OLOGIC_X1Y78         OSERDESE2                                    r  u_ddr3_phy_inst/u_serdes_dq15/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y78         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.192     1.703 f  u_ddr3_phy_inst/u_serdes_dq15/TQ
                         net (fo=1, routed)           0.001     1.704    u_ddr3_phy_inst/u_pad_dq15/T
    R3                   OBUFT (TriStatE_obuft_T_O)
                                                      0.318     2.022 r  u_ddr3_phy_inst/u_pad_dq15/OBUFT/O
                         net (fo=1, unset)            0.000     2.022    ddr3_dq_io[15]
    R3                                                                r  ddr3_dq_io[15] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ddr3_phy_inst/u_serdes_dq13/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_phy_ddr_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            ddr3_dq_io[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.512ns  (logic 0.511ns (99.805%)  route 0.001ns (0.195%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_phy_ddr_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.624     1.544    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296     0.248 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648     0.896    u_clk_wiz/inst/clk_phy_ddr_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=50, routed)          0.590     1.511    u_ddr3_phy_inst/clk_phy_ddr
    OLOGIC_X1Y77         OSERDESE2                                    r  u_ddr3_phy_inst/u_serdes_dq13/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y77         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.192     1.703 f  u_ddr3_phy_inst/u_serdes_dq13/TQ
                         net (fo=1, routed)           0.001     1.704    u_ddr3_phy_inst/u_pad_dq13/T
    T3                   OBUFT (TriStatE_obuft_T_O)
                                                      0.319     2.023 r  u_ddr3_phy_inst/u_pad_dq13/OBUFT/O
                         net (fo=1, unset)            0.000     2.023    ddr3_dq_io[13]
    T3                                                                r  ddr3_dq_io[13] (INOUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_phy_sys_clk_wiz_0
  To Clock:  

Max Delay            46 Endpoints
Min Delay            46 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 FSM_onehot_current_state_q_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            status_led2_o
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.200ns  (logic 4.588ns (37.610%)  route 7.611ns (62.390%))
  Logic Levels:           5  (LUT2=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.809     5.412    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.604 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=4260, routed)        1.709     5.314    clk_phy_sys
    SLICE_X80Y70         FDCE                                         r  FSM_onehot_current_state_q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y70         FDCE (Prop_fdce_C_Q)         0.518     5.832 r  FSM_onehot_current_state_q_reg[14]/Q
                         net (fo=39, routed)          0.550     6.381    u_ddr3_phy_inst/Q[14]
    SLICE_X81Y68         LUT2 (Prop_lut2_I1_O)        0.124     6.505 r  u_ddr3_phy_inst/ila_state_inferred_i_7/O
                         net (fo=2, routed)           0.691     7.196    u_ddr3_phy_inst/FSM_onehot_current_state_q_reg[15]
    SLICE_X88Y69         LUT6 (Prop_lut6_I5_O)        0.124     7.320 r  u_ddr3_phy_inst/cke_q_i_3/O
                         net (fo=2, routed)           0.436     7.756    u_uart_tx/ila_state_inferred_i_3
    SLICE_X88Y69         LUT6 (Prop_lut6_I5_O)        0.124     7.880 f  u_uart_tx/status_led1_o_OBUF_inst_i_2/O
                         net (fo=14, routed)          1.578     9.458    u_uart_tx_n_73
    SLICE_X76Y66         LUT6 (Prop_lut6_I1_O)        0.124     9.582 r  status_led2_o_OBUF_inst_i_1/O
                         net (fo=1, routed)           4.358    13.939    status_led2_o_OBUF
    T9                   OBUF (Prop_obuf_I_O)         3.574    17.514 r  status_led2_o_OBUF_inst/O
                         net (fo=0)                   0.000    17.514    status_led2_o
    T9                                                                r  status_led2_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_current_state_q_reg[34]/C
                            (rising edge-triggered cell FDCE clocked by clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            status_led1_o
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.840ns  (logic 4.339ns (40.024%)  route 6.501ns (59.976%))
  Logic Levels:           4  (LUT6=3 OBUF=1)
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.809     5.412    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.604 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=4260, routed)        1.709     5.314    clk_phy_sys
    SLICE_X81Y70         FDCE                                         r  FSM_onehot_current_state_q_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y70         FDCE (Prop_fdce_C_Q)         0.456     5.770 r  FSM_onehot_current_state_q_reg[34]/Q
                         net (fo=13, routed)          1.161     6.931    u_uart_tx/Q[34]
    SLICE_X81Y66         LUT6 (Prop_lut6_I3_O)        0.124     7.055 r  u_uart_tx/ila_state_inferred_i_10/O
                         net (fo=1, routed)           0.665     7.720    u_uart_tx/ila_state_inferred_i_10_n_0
    SLICE_X81Y66         LUT6 (Prop_lut6_I0_O)        0.124     7.844 r  u_uart_tx/ila_state_inferred_i_5/O
                         net (fo=17, routed)          2.044     9.888    ila_state[1]
    SLICE_X87Y74         LUT6 (Prop_lut6_I3_O)        0.124    10.012 r  status_led1_o_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.631    12.643    status_led1_o_OBUF
    J5                   OBUF (Prop_obuf_I_O)         3.511    16.154 r  status_led1_o_OBUF_inst/O
                         net (fo=0)                   0.000    16.154    status_led1_o
    J5                                                                r  status_led1_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_current_state_q_reg[37]/C
                            (rising edge-triggered cell FDCE clocked by clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            status_led0_o
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.285ns  (logic 4.172ns (50.350%)  route 4.114ns (49.650%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.809     5.412    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.604 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=4260, routed)        1.705     5.310    clk_phy_sys
    SLICE_X80Y72         FDCE                                         r  FSM_onehot_current_state_q_reg[37]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y72         FDCE (Prop_fdce_C_Q)         0.518     5.828 f  FSM_onehot_current_state_q_reg[37]/Q
                         net (fo=24, routed)          1.577     7.405    FSM_onehot_current_state_q_reg_n_0_[37]
    SLICE_X86Y73         LUT2 (Prop_lut2_I0_O)        0.124     7.529 r  status_led0_o_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.537    10.065    status_led0_o_OBUF
    H5                   OBUF (Prop_obuf_I_O)         3.530    13.595 r  status_led0_o_OBUF_inst/O
                         net (fo=0)                   0.000    13.595    status_led0_o
    H5                                                                r  status_led0_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ddr3_phy_inst/dqs_out_en_n_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr3_dq_io[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.669ns  (logic 3.983ns (51.938%)  route 3.686ns (48.062%))
  Logic Levels:           2  (OBUFT=1 OSERDESE2=1)
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.809     5.412    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.604 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=4260, routed)        1.699     5.304    u_ddr3_phy_inst/clk_phy_sys
    SLICE_X78Y74         FDRE                                         r  u_ddr3_phy_inst/dqs_out_en_n_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y74         FDRE (Prop_fdre_C_Q)         0.518     5.822 r  u_ddr3_phy_inst/dqs_out_en_n_q_reg/Q
                         net (fo=72, routed)          3.685     9.506    u_ddr3_phy_inst/dqs_out_en_n_q
    OLOGIC_X1Y97         OSERDESE2 (Prop_oserdese2_T1_TQ)
                                                      1.102    10.608 r  u_ddr3_phy_inst/u_serdes_dq5/TQ
                         net (fo=1, routed)           0.001    10.609    u_ddr3_phy_inst/u_pad_dq5/T
    M1                   OBUFT (TriStatD_obuft_T_O)
                                                      2.363    12.972 r  u_ddr3_phy_inst/u_pad_dq5/OBUFT/O
                         net (fo=1, unset)            0.000    12.972    ddr3_dq_io[5]
    M1                                                                r  ddr3_dq_io[5] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ddr3_phy_inst/dqs_out_en_n_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr3_dq_io[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.510ns  (logic 3.983ns (53.038%)  route 3.527ns (46.962%))
  Logic Levels:           2  (OBUFT=1 OSERDESE2=1)
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.809     5.412    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.604 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=4260, routed)        1.699     5.304    u_ddr3_phy_inst/clk_phy_sys
    SLICE_X78Y74         FDRE                                         r  u_ddr3_phy_inst/dqs_out_en_n_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y74         FDRE (Prop_fdre_C_Q)         0.518     5.822 r  u_ddr3_phy_inst/dqs_out_en_n_q_reg/Q
                         net (fo=72, routed)          3.526     9.347    u_ddr3_phy_inst/dqs_out_en_n_q
    OLOGIC_X1Y96         OSERDESE2 (Prop_oserdese2_T1_TQ)
                                                      1.102    10.449 r  u_ddr3_phy_inst/u_serdes_dq2/TQ
                         net (fo=1, routed)           0.001    10.450    u_ddr3_phy_inst/u_pad_dq2/T
    K3                   OBUFT (TriStatD_obuft_T_O)
                                                      2.363    12.813 r  u_ddr3_phy_inst/u_pad_dq2/OBUFT/O
                         net (fo=1, unset)            0.000    12.813    ddr3_dq_io[2]
    K3                                                                r  ddr3_dq_io[2] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ddr3_phy_inst/dqs_out_en_n_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr3_dq_io[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.341ns  (logic 3.983ns (54.257%)  route 3.358ns (45.743%))
  Logic Levels:           2  (OBUFT=1 OSERDESE2=1)
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.809     5.412    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.604 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=4260, routed)        1.699     5.304    u_ddr3_phy_inst/clk_phy_sys
    SLICE_X78Y74         FDRE                                         r  u_ddr3_phy_inst/dqs_out_en_n_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y74         FDRE (Prop_fdre_C_Q)         0.518     5.822 r  u_ddr3_phy_inst/dqs_out_en_n_q_reg/Q
                         net (fo=72, routed)          3.357     9.179    u_ddr3_phy_inst/dqs_out_en_n_q
    OLOGIC_X1Y95         OSERDESE2 (Prop_oserdese2_T1_TQ)
                                                      1.102    10.281 r  u_ddr3_phy_inst/u_serdes_dq1/TQ
                         net (fo=1, routed)           0.001    10.282    u_ddr3_phy_inst/u_pad_dq1/T
    L3                   OBUFT (TriStatD_obuft_T_O)
                                                      2.363    12.645 r  u_ddr3_phy_inst/u_pad_dq1/OBUFT/O
                         net (fo=1, unset)            0.000    12.645    ddr3_dq_io[1]
    L3                                                                r  ddr3_dq_io[1] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ddr3_phy_inst/dqs_out_en_n_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr3_dqs_p_io[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.172ns  (logic 3.983ns (55.535%)  route 3.189ns (44.465%))
  Logic Levels:           2  (OBUFTDS=1 OSERDESE2=1)
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.809     5.412    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.604 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=4260, routed)        1.699     5.304    u_ddr3_phy_inst/clk_phy_sys
    SLICE_X78Y74         FDRE                                         r  u_ddr3_phy_inst/dqs_out_en_n_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y74         FDRE (Prop_fdre_C_Q)         0.518     5.822 r  u_ddr3_phy_inst/dqs_out_en_n_q_reg/Q
                         net (fo=72, routed)          3.188     9.010    u_ddr3_phy_inst/dqs_out_en_n_q
    OLOGIC_X1Y94         OSERDESE2 (Prop_oserdese2_T1_TQ)
                                                      1.102    10.112 r  u_ddr3_phy_inst/u_serdes_dqs0/TQ
                         net (fo=2, routed)           0.001    10.113    u_ddr3_phy_inst/u_pad_dqs0/OBUFTDS/T
    N2                   OBUFTDS (TriStatD_obuftds_T_O)
                                                      2.363    12.476 r  u_ddr3_phy_inst/u_pad_dqs0/OBUFTDS/P/O
                         net (fo=1, unset)            0.000    12.476    ddr3_dqs_p_io[0]
    N2                                                                r  ddr3_dqs_p_io[0] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ddr3_phy_inst/dqs_out_en_n_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr3_dqs_n_io[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.171ns  (logic 3.982ns (55.528%)  route 3.189ns (44.472%))
  Logic Levels:           2  (OBUFTDS=1 OSERDESE2=1)
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.809     5.412    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.604 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=4260, routed)        1.699     5.304    u_ddr3_phy_inst/clk_phy_sys
    SLICE_X78Y74         FDRE                                         r  u_ddr3_phy_inst/dqs_out_en_n_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y74         FDRE (Prop_fdre_C_Q)         0.518     5.822 r  u_ddr3_phy_inst/dqs_out_en_n_q_reg/Q
                         net (fo=72, routed)          3.188     9.010    u_ddr3_phy_inst/dqs_out_en_n_q
    OLOGIC_X1Y94         OSERDESE2 (Prop_oserdese2_T1_TQ)
                                                      1.102    10.112 r  u_ddr3_phy_inst/u_serdes_dqs0/TQ
                         net (fo=2, routed)           0.001    10.113    u_ddr3_phy_inst/u_pad_dqs0/OBUFTDS/T
    N1                   OBUFTDS (TriStatD_obuftds_T_O)
                                                      2.362    12.475 r  u_ddr3_phy_inst/u_pad_dqs0/OBUFTDS/N/O
                         net (fo=1, unset)            0.000    12.475    ddr3_dqs_n_io[0]
    N1                                                                r  ddr3_dqs_n_io[0] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ddr3_phy_inst/dqs_out_en_n_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr3_dq_io[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.843ns  (logic 3.983ns (58.205%)  route 2.860ns (41.795%))
  Logic Levels:           2  (OBUFT=1 OSERDESE2=1)
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.809     5.412    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.604 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=4260, routed)        1.699     5.304    u_ddr3_phy_inst/clk_phy_sys
    SLICE_X78Y74         FDRE                                         r  u_ddr3_phy_inst/dqs_out_en_n_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y74         FDRE (Prop_fdre_C_Q)         0.518     5.822 r  u_ddr3_phy_inst/dqs_out_en_n_q_reg/Q
                         net (fo=72, routed)          2.859     8.681    u_ddr3_phy_inst/dqs_out_en_n_q
    OLOGIC_X1Y92         OSERDESE2 (Prop_oserdese2_T1_TQ)
                                                      1.102     9.783 r  u_ddr3_phy_inst/u_serdes_dq4/TQ
                         net (fo=1, routed)           0.001     9.784    u_ddr3_phy_inst/u_pad_dq4/T
    M3                   OBUFT (TriStatD_obuft_T_O)
                                                      2.363    12.147 r  u_ddr3_phy_inst/u_pad_dq4/OBUFT/O
                         net (fo=1, unset)            0.000    12.147    ddr3_dq_io[4]
    M3                                                                r  ddr3_dq_io[4] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ddr3_phy_inst/dqs_out_en_n_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr3_dq_io[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.684ns  (logic 3.983ns (59.589%)  route 2.701ns (40.411%))
  Logic Levels:           2  (OBUFT=1 OSERDESE2=1)
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.809     5.412    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.604 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=4260, routed)        1.699     5.304    u_ddr3_phy_inst/clk_phy_sys
    SLICE_X78Y74         FDRE                                         r  u_ddr3_phy_inst/dqs_out_en_n_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y74         FDRE (Prop_fdre_C_Q)         0.518     5.822 r  u_ddr3_phy_inst/dqs_out_en_n_q_reg/Q
                         net (fo=72, routed)          2.700     8.522    u_ddr3_phy_inst/dqs_out_en_n_q
    OLOGIC_X1Y91         OSERDESE2 (Prop_oserdese2_T1_TQ)
                                                      1.102     9.624 r  u_ddr3_phy_inst/u_serdes_dq7/TQ
                         net (fo=1, routed)           0.001     9.625    u_ddr3_phy_inst/u_pad_dq7/T
    M2                   OBUFT (TriStatD_obuft_T_O)
                                                      2.363    11.988 r  u_ddr3_phy_inst/u_pad_dq7/OBUFT/O
                         net (fo=1, unset)            0.000    11.988    ddr3_dq_io[7]
    M2                                                                r  ddr3_dq_io[7] (INOUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_ddr3_phy_inst/reset_n_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr3_reset_n_o
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.671ns  (logic 0.670ns (99.851%)  route 0.001ns (0.149%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.624     1.544    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.922 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=4260, routed)        0.598     1.519    u_ddr3_phy_inst/clk_phy_sys
    OLOGIC_X1Y99         FDRE                                         r  u_ddr3_phy_inst/reset_n_q_reg/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y99         FDRE (Prop_fdre_C_Q)         0.177     1.696 r  u_ddr3_phy_inst/reset_n_q_reg/Q
                         net (fo=1, routed)           0.001     1.697    ddr3_reset_n_o_OBUF
    K6                   OBUF (Prop_obuf_I_O)         0.493     2.190 r  ddr3_reset_n_o_OBUF_inst/O
                         net (fo=0)                   0.000     2.190    ddr3_reset_n_o
    K6                                                                r  ddr3_reset_n_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ddr3_phy_inst/cas_n_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr3_cas_n_o
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.689ns  (logic 0.688ns (99.855%)  route 0.001ns (0.145%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.624     1.544    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.922 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=4260, routed)        0.593     1.514    u_ddr3_phy_inst/clk_phy_sys
    OLOGIC_X1Y68         FDRE                                         r  u_ddr3_phy_inst/cas_n_q_reg/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y68         FDRE (Prop_fdre_C_Q)         0.177     1.691 r  u_ddr3_phy_inst/cas_n_q_reg/Q
                         net (fo=1, routed)           0.001     1.692    ddr3_cas_n_o_OBUF
    M4                   OBUF (Prop_obuf_I_O)         0.511     2.203 r  ddr3_cas_n_o_OBUF_inst/O
                         net (fo=0)                   0.000     2.203    ddr3_cas_n_o
    M4                                                                r  ddr3_cas_n_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ddr3_phy_inst/addr_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr3_addr_o[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.700ns  (logic 0.699ns (99.857%)  route 0.001ns (0.143%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.624     1.544    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.922 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=4260, routed)        0.593     1.514    u_ddr3_phy_inst/clk_phy_sys
    OLOGIC_X1Y67         FDRE                                         r  u_ddr3_phy_inst/addr_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y67         FDRE (Prop_fdre_C_Q)         0.177     1.691 r  u_ddr3_phy_inst/addr_q_reg[2]/Q
                         net (fo=1, routed)           0.001     1.692    ddr3_addr_o_OBUF[2]
    N4                   OBUF (Prop_obuf_I_O)         0.522     2.214 r  ddr3_addr_o_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.214    ddr3_addr_o[2]
    N4                                                                r  ddr3_addr_o[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ddr3_phy_inst/ras_n_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr3_ras_n_o
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.707ns  (logic 0.706ns (99.859%)  route 0.001ns (0.141%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.624     1.544    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.922 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=4260, routed)        0.590     1.511    u_ddr3_phy_inst/clk_phy_sys
    OLOGIC_X1Y71         FDRE                                         r  u_ddr3_phy_inst/ras_n_q_reg/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y71         FDRE (Prop_fdre_C_Q)         0.177     1.688 r  u_ddr3_phy_inst/ras_n_q_reg/Q
                         net (fo=1, routed)           0.001     1.689    ddr3_ras_n_o_OBUF
    P3                   OBUF (Prop_obuf_I_O)         0.529     2.219 r  ddr3_ras_n_o_OBUF_inst/O
                         net (fo=0)                   0.000     2.219    ddr3_ras_n_o
    P3                                                                r  ddr3_ras_n_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ddr3_phy_inst/ba_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr3_ba_o[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.709ns  (logic 0.708ns (99.859%)  route 0.001ns (0.141%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.624     1.544    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.922 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=4260, routed)        0.590     1.511    u_ddr3_phy_inst/clk_phy_sys
    OLOGIC_X1Y72         FDRE                                         r  u_ddr3_phy_inst/ba_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y72         FDRE (Prop_fdre_C_Q)         0.177     1.688 r  u_ddr3_phy_inst/ba_q_reg[1]/Q
                         net (fo=1, routed)           0.001     1.689    ddr3_ba_o_OBUF[1]
    P4                   OBUF (Prop_obuf_I_O)         0.531     2.221 r  ddr3_ba_o_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.221    ddr3_ba_o[1]
    P4                                                                r  ddr3_ba_o[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ddr3_phy_inst/cke_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr3_cke_o[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.712ns  (logic 0.711ns (99.860%)  route 0.001ns (0.140%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.624     1.544    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.922 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=4260, routed)        0.589     1.510    u_ddr3_phy_inst/clk_phy_sys
    OLOGIC_X1Y74         FDRE                                         r  u_ddr3_phy_inst/cke_q_reg/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y74         FDRE (Prop_fdre_C_Q)         0.177     1.687 r  u_ddr3_phy_inst/cke_q_reg/Q
                         net (fo=1, routed)           0.001     1.688    ddr3_cke_o_OBUF[0]
    N5                   OBUF (Prop_obuf_I_O)         0.534     2.223 r  ddr3_cke_o_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.223    ddr3_cke_o[0]
    N5                                                                r  ddr3_cke_o[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ddr3_phy_inst/addr_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr3_addr_o[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.707ns  (logic 0.706ns (99.859%)  route 0.001ns (0.141%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.624     1.544    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.922 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=4260, routed)        0.594     1.515    u_ddr3_phy_inst/clk_phy_sys
    OLOGIC_X1Y63         FDRE                                         r  u_ddr3_phy_inst/addr_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y63         FDRE (Prop_fdre_C_Q)         0.177     1.692 r  u_ddr3_phy_inst/addr_q_reg[4]/Q
                         net (fo=1, routed)           0.001     1.693    ddr3_addr_o_OBUF[4]
    N6                   OBUF (Prop_obuf_I_O)         0.529     2.223 r  ddr3_addr_o_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.223    ddr3_addr_o[4]
    N6                                                                r  ddr3_addr_o[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ddr3_phy_inst/addr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr3_addr_o[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.711ns  (logic 0.710ns (99.859%)  route 0.001ns (0.141%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.624     1.544    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.922 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=4260, routed)        0.591     1.512    u_ddr3_phy_inst/clk_phy_sys
    OLOGIC_X1Y69         FDRE                                         r  u_ddr3_phy_inst/addr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y69         FDRE (Prop_fdre_C_Q)         0.177     1.689 r  u_ddr3_phy_inst/addr_q_reg[0]/Q
                         net (fo=1, routed)           0.001     1.690    ddr3_addr_o_OBUF[0]
    R2                   OBUF (Prop_obuf_I_O)         0.533     2.223 r  ddr3_addr_o_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.223    ddr3_addr_o[0]
    R2                                                                r  ddr3_addr_o[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ddr3_phy_inst/we_n_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr3_we_n_o
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.713ns  (logic 0.712ns (99.860%)  route 0.001ns (0.140%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.624     1.544    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.922 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=4260, routed)        0.589     1.510    u_ddr3_phy_inst/clk_phy_sys
    OLOGIC_X1Y73         FDRE                                         r  u_ddr3_phy_inst/we_n_q_reg/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y73         FDRE (Prop_fdre_C_Q)         0.177     1.687 r  u_ddr3_phy_inst/we_n_q_reg/Q
                         net (fo=1, routed)           0.001     1.688    ddr3_we_n_o_OBUF
    P5                   OBUF (Prop_obuf_I_O)         0.535     2.224 r  ddr3_we_n_o_OBUF_inst/O
                         net (fo=0)                   0.000     2.224    ddr3_we_n_o
    P5                                                                r  ddr3_we_n_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ddr3_phy_inst/ba_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr3_ba_o[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.714ns  (logic 0.713ns (99.860%)  route 0.001ns (0.140%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.624     1.544    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.922 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=4260, routed)        0.591     1.512    u_ddr3_phy_inst/clk_phy_sys
    OLOGIC_X1Y70         FDRE                                         r  u_ddr3_phy_inst/ba_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y70         FDRE (Prop_fdre_C_Q)         0.177     1.689 r  u_ddr3_phy_inst/ba_q_reg[2]/Q
                         net (fo=1, routed)           0.001     1.690    ddr3_ba_o_OBUF[2]
    P2                   OBUF (Prop_obuf_I_O)         0.536     2.226 r  ddr3_ba_o_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.226    ddr3_ba_o[2]
    P2                                                                r  ddr3_ba_o[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.922ns  (logic 0.096ns (2.448%)  route 3.826ns (97.552%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk100mhz_i (IN)
                         net (fo=0)                   0.000     5.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.809    10.412    u_clk_wiz/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.922     6.490 f  u_clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.018     8.508    u_clk_wiz/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     8.604 f  u_clk_wiz/inst/clkf_buf/O
                         net (fo=1, routed)           1.807    10.412    u_clk_wiz/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   f  u_clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.296ns  (logic 0.026ns (2.006%)  route 1.270ns (97.994%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.624     1.544    u_clk_wiz/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.296     0.248 r  u_clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.648     0.896    u_clk_wiz/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.922 r  u_clk_wiz/inst/clkf_buf/O
                         net (fo=1, routed)           0.622     1.544    u_clk_wiz/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   r  u_clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_uart_tx/tx_serial_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_txd_o
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.319ns  (logic 3.979ns (38.556%)  route 6.340ns (61.444%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.716     5.319    u_uart_tx/clk_in1
    SLICE_X82Y78         FDSE                                         r  u_uart_tx/tx_serial_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y78         FDSE (Prop_fdse_C_Q)         0.456     5.775 r  u_uart_tx/tx_serial_reg/Q
                         net (fo=1, routed)           6.340    12.115    uart_txd_o_OBUF
    D10                  OBUF (Prop_obuf_I_O)         3.523    15.637 r  uart_txd_o_OBUF_inst/O
                         net (fo=0)                   0.000    15.637    uart_txd_o
    D10                                                               r  uart_txd_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_uart_tx/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            status_led3_o
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.753ns  (logic 4.295ns (44.037%)  route 5.458ns (55.963%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.707     5.310    u_uart_tx/clk_in1
    SLICE_X81Y72         FDRE                                         r  u_uart_tx/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y72         FDRE (Prop_fdre_C_Q)         0.419     5.729 r  u_uart_tx/FSM_sequential_state_reg[1]/Q
                         net (fo=29, routed)          0.527     6.256    u_uart_tx/state__0[1]
    SLICE_X81Y72         LUT3 (Prop_lut3_I0_O)        0.299     6.555 r  u_uart_tx/status_led3_o_OBUF_inst_i_1/O
                         net (fo=16, routed)          4.931    11.486    status_led3_o_OBUF
    T10                  OBUF (Prop_obuf_I_O)         3.577    15.063 r  status_led3_o_OBUF_inst/O
                         net (fo=0)                   0.000    15.063    status_led3_o
    T10                                                               r  status_led3_o (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_uart_tx/FSM_sequential_state_reg[2]_inv/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            status_led3_o
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.653ns  (logic 1.463ns (40.066%)  route 2.189ns (59.934%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.592     1.511    u_uart_tx/clk_in1
    SLICE_X81Y72         FDSE                                         r  u_uart_tx/FSM_sequential_state_reg[2]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y72         FDSE (Prop_fdse_C_Q)         0.141     1.652 f  u_uart_tx/FSM_sequential_state_reg[2]_inv/Q
                         net (fo=29, routed)          0.244     1.896    u_uart_tx/state__0[2]
    SLICE_X81Y72         LUT3 (Prop_lut3_I2_O)        0.045     1.941 r  u_uart_tx/status_led3_o_OBUF_inst_i_1/O
                         net (fo=16, routed)          1.945     3.886    status_led3_o_OBUF
    T10                  OBUF (Prop_obuf_I_O)         1.277     5.164 r  status_led3_o_OBUF_inst/O
                         net (fo=0)                   0.000     5.164    status_led3_o
    T10                                                               r  status_led3_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_uart_tx/tx_serial_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_txd_o
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.894ns  (logic 1.364ns (35.043%)  route 2.529ns (64.957%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.596     1.515    u_uart_tx/clk_in1
    SLICE_X82Y78         FDSE                                         r  u_uart_tx/tx_serial_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y78         FDSE (Prop_fdse_C_Q)         0.141     1.656 r  u_uart_tx/tx_serial_reg/Q
                         net (fo=1, routed)           2.529     4.186    uart_txd_o_OBUF
    D10                  OBUF (Prop_obuf_I_O)         1.223     5.409 r  uart_txd_o_OBUF_inst/O
                         net (fo=0)                   0.000     5.409    uart_txd_o
    D10                                                               r  uart_txd_o (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_phy_sys_clk_wiz_0

Max Delay           455 Endpoints
Min Delay           455 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_clk_wiz/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            bit_errors_q_reg[4]/CLR
                            (recovery check against rising-edge clock clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.473ns  (logic 0.124ns (1.309%)  route 9.349ns (98.691%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  u_clk_wiz/inst/mmcm_adv_inst/LOCKED
                         net (fo=3, routed)           5.080     5.080    u_ddr3_phy_inst/locked
    SLICE_X82Y59         LUT2 (Prop_lut2_I1_O)        0.124     5.204 f  u_ddr3_phy_inst/u_serdes_dq0_i_1/O
                         net (fo=454, routed)         4.269     9.473    sys_rst_fsm_phy
    SLICE_X79Y88         FDCE                                         f  bit_errors_q_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.683     5.105    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     1.411 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     3.334    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.425 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=4260, routed)        1.594     5.020    clk_phy_sys
    SLICE_X79Y88         FDCE                                         r  bit_errors_q_reg[4]/C

Slack:                    inf
  Source:                 u_clk_wiz/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            bit_errors_q_reg[5]/CLR
                            (recovery check against rising-edge clock clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.473ns  (logic 0.124ns (1.309%)  route 9.349ns (98.691%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  u_clk_wiz/inst/mmcm_adv_inst/LOCKED
                         net (fo=3, routed)           5.080     5.080    u_ddr3_phy_inst/locked
    SLICE_X82Y59         LUT2 (Prop_lut2_I1_O)        0.124     5.204 f  u_ddr3_phy_inst/u_serdes_dq0_i_1/O
                         net (fo=454, routed)         4.269     9.473    sys_rst_fsm_phy
    SLICE_X79Y88         FDCE                                         f  bit_errors_q_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.683     5.105    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     1.411 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     3.334    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.425 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=4260, routed)        1.594     5.020    clk_phy_sys
    SLICE_X79Y88         FDCE                                         r  bit_errors_q_reg[5]/C

Slack:                    inf
  Source:                 u_clk_wiz/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            bit_errors_q_reg[6]/CLR
                            (recovery check against rising-edge clock clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.473ns  (logic 0.124ns (1.309%)  route 9.349ns (98.691%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  u_clk_wiz/inst/mmcm_adv_inst/LOCKED
                         net (fo=3, routed)           5.080     5.080    u_ddr3_phy_inst/locked
    SLICE_X82Y59         LUT2 (Prop_lut2_I1_O)        0.124     5.204 f  u_ddr3_phy_inst/u_serdes_dq0_i_1/O
                         net (fo=454, routed)         4.269     9.473    sys_rst_fsm_phy
    SLICE_X79Y88         FDCE                                         f  bit_errors_q_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.683     5.105    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     1.411 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     3.334    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.425 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=4260, routed)        1.594     5.020    clk_phy_sys
    SLICE_X79Y88         FDCE                                         r  bit_errors_q_reg[6]/C

Slack:                    inf
  Source:                 u_clk_wiz/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            bit_errors_q_reg[7]/CLR
                            (recovery check against rising-edge clock clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.473ns  (logic 0.124ns (1.309%)  route 9.349ns (98.691%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  u_clk_wiz/inst/mmcm_adv_inst/LOCKED
                         net (fo=3, routed)           5.080     5.080    u_ddr3_phy_inst/locked
    SLICE_X82Y59         LUT2 (Prop_lut2_I1_O)        0.124     5.204 f  u_ddr3_phy_inst/u_serdes_dq0_i_1/O
                         net (fo=454, routed)         4.269     9.473    sys_rst_fsm_phy
    SLICE_X79Y88         FDCE                                         f  bit_errors_q_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.683     5.105    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     1.411 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     3.334    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.425 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=4260, routed)        1.594     5.020    clk_phy_sys
    SLICE_X79Y88         FDCE                                         r  bit_errors_q_reg[7]/C

Slack:                    inf
  Source:                 u_clk_wiz/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            read_data_q_reg[32]/CLR
                            (recovery check against rising-edge clock clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.473ns  (logic 0.124ns (1.309%)  route 9.349ns (98.691%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  u_clk_wiz/inst/mmcm_adv_inst/LOCKED
                         net (fo=3, routed)           5.080     5.080    u_ddr3_phy_inst/locked
    SLICE_X82Y59         LUT2 (Prop_lut2_I1_O)        0.124     5.204 f  u_ddr3_phy_inst/u_serdes_dq0_i_1/O
                         net (fo=454, routed)         4.269     9.473    sys_rst_fsm_phy
    SLICE_X78Y88         FDCE                                         f  read_data_q_reg[32]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.683     5.105    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     1.411 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     3.334    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.425 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=4260, routed)        1.594     5.020    clk_phy_sys
    SLICE_X78Y88         FDCE                                         r  read_data_q_reg[32]/C

Slack:                    inf
  Source:                 u_clk_wiz/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            read_data_q_reg[33]/CLR
                            (recovery check against rising-edge clock clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.473ns  (logic 0.124ns (1.309%)  route 9.349ns (98.691%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  u_clk_wiz/inst/mmcm_adv_inst/LOCKED
                         net (fo=3, routed)           5.080     5.080    u_ddr3_phy_inst/locked
    SLICE_X82Y59         LUT2 (Prop_lut2_I1_O)        0.124     5.204 f  u_ddr3_phy_inst/u_serdes_dq0_i_1/O
                         net (fo=454, routed)         4.269     9.473    sys_rst_fsm_phy
    SLICE_X78Y88         FDCE                                         f  read_data_q_reg[33]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.683     5.105    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     1.411 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     3.334    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.425 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=4260, routed)        1.594     5.020    clk_phy_sys
    SLICE_X78Y88         FDCE                                         r  read_data_q_reg[33]/C

Slack:                    inf
  Source:                 u_clk_wiz/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            u_ddr3_phy_inst/dfi_wrdata_q_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.406ns  (logic 0.124ns (1.318%)  route 9.282ns (98.682%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  u_clk_wiz/inst/mmcm_adv_inst/LOCKED
                         net (fo=3, routed)           5.080     5.080    u_ddr3_phy_inst/locked
    SLICE_X82Y59         LUT2 (Prop_lut2_I1_O)        0.124     5.204 r  u_ddr3_phy_inst/u_serdes_dq0_i_1/O
                         net (fo=454, routed)         4.202     9.406    u_ddr3_phy_inst/sys_rst_fsm_phy
    SLICE_X89Y96         FDRE                                         r  u_ddr3_phy_inst/dfi_wrdata_q_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.683     5.105    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     1.411 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     3.334    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.425 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=4260, routed)        1.609     5.035    u_ddr3_phy_inst/clk_phy_sys
    SLICE_X89Y96         FDRE                                         r  u_ddr3_phy_inst/dfi_wrdata_q_reg[21]/C

Slack:                    inf
  Source:                 u_clk_wiz/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            u_ddr3_phy_inst/dfi_wrdata_q_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.406ns  (logic 0.124ns (1.318%)  route 9.282ns (98.682%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  u_clk_wiz/inst/mmcm_adv_inst/LOCKED
                         net (fo=3, routed)           5.080     5.080    u_ddr3_phy_inst/locked
    SLICE_X82Y59         LUT2 (Prop_lut2_I1_O)        0.124     5.204 r  u_ddr3_phy_inst/u_serdes_dq0_i_1/O
                         net (fo=454, routed)         4.202     9.406    u_ddr3_phy_inst/sys_rst_fsm_phy
    SLICE_X89Y96         FDRE                                         r  u_ddr3_phy_inst/dfi_wrdata_q_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.683     5.105    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     1.411 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     3.334    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.425 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=4260, routed)        1.609     5.035    u_ddr3_phy_inst/clk_phy_sys
    SLICE_X89Y96         FDRE                                         r  u_ddr3_phy_inst/dfi_wrdata_q_reg[2]/C

Slack:                    inf
  Source:                 u_clk_wiz/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            u_ddr3_phy_inst/dfi_wrdata_q_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.406ns  (logic 0.124ns (1.318%)  route 9.282ns (98.682%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  u_clk_wiz/inst/mmcm_adv_inst/LOCKED
                         net (fo=3, routed)           5.080     5.080    u_ddr3_phy_inst/locked
    SLICE_X82Y59         LUT2 (Prop_lut2_I1_O)        0.124     5.204 r  u_ddr3_phy_inst/u_serdes_dq0_i_1/O
                         net (fo=454, routed)         4.202     9.406    u_ddr3_phy_inst/sys_rst_fsm_phy
    SLICE_X88Y96         FDRE                                         r  u_ddr3_phy_inst/dfi_wrdata_q_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.683     5.105    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     1.411 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     3.334    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.425 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=4260, routed)        1.609     5.035    u_ddr3_phy_inst/clk_phy_sys
    SLICE_X88Y96         FDRE                                         r  u_ddr3_phy_inst/dfi_wrdata_q_reg[5]/C

Slack:                    inf
  Source:                 u_clk_wiz/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            u_ddr3_phy_inst/rd_capture_q_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.406ns  (logic 0.124ns (1.318%)  route 9.282ns (98.682%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  u_clk_wiz/inst/mmcm_adv_inst/LOCKED
                         net (fo=3, routed)           5.080     5.080    u_ddr3_phy_inst/locked
    SLICE_X82Y59         LUT2 (Prop_lut2_I1_O)        0.124     5.204 r  u_ddr3_phy_inst/u_serdes_dq0_i_1/O
                         net (fo=454, routed)         4.202     9.406    u_ddr3_phy_inst/sys_rst_fsm_phy
    SLICE_X88Y96         FDRE                                         r  u_ddr3_phy_inst/rd_capture_q_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.683     5.105    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     1.411 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     3.334    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.425 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=4260, routed)        1.609     5.035    u_ddr3_phy_inst/clk_phy_sys
    SLICE_X88Y96         FDRE                                         r  u_ddr3_phy_inst/rd_capture_q_reg[18]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_clk_wiz/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            decay_timer_target_q_reg[10]/CLR
                            (removal check against rising-edge clock clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.667ns  (logic 0.045ns (1.687%)  route 2.622ns (98.313%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  u_clk_wiz/inst/mmcm_adv_inst/LOCKED
                         net (fo=3, routed)           2.313     2.313    u_ddr3_phy_inst/locked
    SLICE_X82Y59         LUT2 (Prop_lut2_I1_O)        0.045     2.358 f  u_ddr3_phy_inst/u_serdes_dq0_i_1/O
                         net (fo=454, routed)         0.308     2.667    sys_rst_fsm_phy
    SLICE_X83Y64         FDCE                                         f  decay_timer_target_q_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.898     2.063    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.167 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=4260, routed)        0.871     2.038    clk_phy_sys
    SLICE_X83Y64         FDCE                                         r  decay_timer_target_q_reg[10]/C

Slack:                    inf
  Source:                 u_clk_wiz/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            decay_timer_target_q_reg[8]/CLR
                            (removal check against rising-edge clock clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.667ns  (logic 0.045ns (1.687%)  route 2.622ns (98.313%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  u_clk_wiz/inst/mmcm_adv_inst/LOCKED
                         net (fo=3, routed)           2.313     2.313    u_ddr3_phy_inst/locked
    SLICE_X82Y59         LUT2 (Prop_lut2_I1_O)        0.045     2.358 f  u_ddr3_phy_inst/u_serdes_dq0_i_1/O
                         net (fo=454, routed)         0.308     2.667    sys_rst_fsm_phy
    SLICE_X83Y64         FDCE                                         f  decay_timer_target_q_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.898     2.063    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.167 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=4260, routed)        0.871     2.038    clk_phy_sys
    SLICE_X83Y64         FDCE                                         r  decay_timer_target_q_reg[8]/C

Slack:                    inf
  Source:                 u_clk_wiz/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            FSM_onehot_current_state_q_reg[12]/CLR
                            (removal check against rising-edge clock clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.671ns  (logic 0.045ns (1.685%)  route 2.626ns (98.315%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  u_clk_wiz/inst/mmcm_adv_inst/LOCKED
                         net (fo=3, routed)           2.313     2.313    u_ddr3_phy_inst/locked
    SLICE_X82Y59         LUT2 (Prop_lut2_I1_O)        0.045     2.358 f  u_ddr3_phy_inst/u_serdes_dq0_i_1/O
                         net (fo=454, routed)         0.313     2.671    sys_rst_fsm_phy
    SLICE_X82Y64         FDCE                                         f  FSM_onehot_current_state_q_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.898     2.063    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.167 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=4260, routed)        0.871     2.038    clk_phy_sys
    SLICE_X82Y64         FDCE                                         r  FSM_onehot_current_state_q_reg[12]/C

Slack:                    inf
  Source:                 u_clk_wiz/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            u_ddr3_phy_inst/addr_q_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.694ns  (logic 0.045ns (1.671%)  route 2.649ns (98.329%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  u_clk_wiz/inst/mmcm_adv_inst/LOCKED
                         net (fo=3, routed)           2.313     2.313    u_ddr3_phy_inst/locked
    SLICE_X82Y59         LUT2 (Prop_lut2_I1_O)        0.045     2.358 r  u_ddr3_phy_inst/u_serdes_dq0_i_1/O
                         net (fo=454, routed)         0.335     2.694    u_ddr3_phy_inst/sys_rst_fsm_phy
    OLOGIC_X1Y59         FDRE                                         r  u_ddr3_phy_inst/addr_q_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.898     2.063    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.167 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=4260, routed)        0.871     2.038    u_ddr3_phy_inst/clk_phy_sys
    OLOGIC_X1Y59         FDRE                                         r  u_ddr3_phy_inst/addr_q_reg[6]/C

Slack:                    inf
  Source:                 reset_btn_i
                            (input port)
  Destination:            reset_btn_phy_sync_0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.747ns  (logic 0.286ns (10.404%)  route 2.461ns (89.596%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C9                                                0.000     0.000 r  reset_btn_i (IN)
                         net (fo=0)                   0.000     0.000    reset_btn_i
    C9                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  reset_btn_i_IBUF_inst/O
                         net (fo=3, routed)           2.461     2.747    reset_btn_i_IBUF
    SLICE_X82Y59         FDRE                                         r  reset_btn_phy_sync_0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.898     2.063    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.167 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=4260, routed)        0.875     2.042    clk_phy_sys
    SLICE_X82Y59         FDRE                                         r  reset_btn_phy_sync_0_reg/C

Slack:                    inf
  Source:                 u_clk_wiz/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            u_ddr3_phy_inst/addr_q_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.770ns  (logic 0.045ns (1.625%)  route 2.725ns (98.375%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  u_clk_wiz/inst/mmcm_adv_inst/LOCKED
                         net (fo=3, routed)           2.313     2.313    u_ddr3_phy_inst/locked
    SLICE_X82Y59         LUT2 (Prop_lut2_I1_O)        0.045     2.358 r  u_ddr3_phy_inst/u_serdes_dq0_i_1/O
                         net (fo=454, routed)         0.411     2.770    u_ddr3_phy_inst/sys_rst_fsm_phy
    OLOGIC_X1Y56         FDRE                                         r  u_ddr3_phy_inst/addr_q_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.898     2.063    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.167 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=4260, routed)        0.871     2.038    u_ddr3_phy_inst/clk_phy_sys
    OLOGIC_X1Y56         FDRE                                         r  u_ddr3_phy_inst/addr_q_reg[7]/C

Slack:                    inf
  Source:                 u_clk_wiz/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            u_ddr3_phy_inst/addr_q_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.779ns  (logic 0.045ns (1.619%)  route 2.734ns (98.381%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  u_clk_wiz/inst/mmcm_adv_inst/LOCKED
                         net (fo=3, routed)           2.313     2.313    u_ddr3_phy_inst/locked
    SLICE_X82Y59         LUT2 (Prop_lut2_I1_O)        0.045     2.358 r  u_ddr3_phy_inst/u_serdes_dq0_i_1/O
                         net (fo=454, routed)         0.421     2.779    u_ddr3_phy_inst/sys_rst_fsm_phy
    OLOGIC_X1Y60         FDRE                                         r  u_ddr3_phy_inst/addr_q_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.898     2.063    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.167 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=4260, routed)        0.871     2.038    u_ddr3_phy_inst/clk_phy_sys
    OLOGIC_X1Y60         FDRE                                         r  u_ddr3_phy_inst/addr_q_reg[9]/C

Slack:                    inf
  Source:                 u_clk_wiz/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            FSM_onehot_current_state_q_reg[19]/CLR
                            (removal check against rising-edge clock clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.784ns  (logic 0.045ns (1.616%)  route 2.739ns (98.384%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  u_clk_wiz/inst/mmcm_adv_inst/LOCKED
                         net (fo=3, routed)           2.313     2.313    u_ddr3_phy_inst/locked
    SLICE_X82Y59         LUT2 (Prop_lut2_I1_O)        0.045     2.358 f  u_ddr3_phy_inst/u_serdes_dq0_i_1/O
                         net (fo=454, routed)         0.425     2.784    sys_rst_fsm_phy
    SLICE_X81Y66         FDCE                                         f  FSM_onehot_current_state_q_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.898     2.063    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.167 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=4260, routed)        0.865     2.032    clk_phy_sys
    SLICE_X81Y66         FDCE                                         r  FSM_onehot_current_state_q_reg[19]/C

Slack:                    inf
  Source:                 u_clk_wiz/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            FSM_onehot_current_state_q_reg[10]/CLR
                            (removal check against rising-edge clock clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.823ns  (logic 0.045ns (1.594%)  route 2.778ns (98.406%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  u_clk_wiz/inst/mmcm_adv_inst/LOCKED
                         net (fo=3, routed)           2.313     2.313    u_ddr3_phy_inst/locked
    SLICE_X82Y59         LUT2 (Prop_lut2_I1_O)        0.045     2.358 f  u_ddr3_phy_inst/u_serdes_dq0_i_1/O
                         net (fo=454, routed)         0.465     2.823    sys_rst_fsm_phy
    SLICE_X81Y67         FDCE                                         f  FSM_onehot_current_state_q_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.898     2.063    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.167 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=4260, routed)        0.864     2.031    clk_phy_sys
    SLICE_X81Y67         FDCE                                         r  FSM_onehot_current_state_q_reg[10]/C

Slack:                    inf
  Source:                 u_clk_wiz/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            FSM_onehot_current_state_q_reg[11]/CLR
                            (removal check against rising-edge clock clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.823ns  (logic 0.045ns (1.594%)  route 2.778ns (98.406%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  u_clk_wiz/inst/mmcm_adv_inst/LOCKED
                         net (fo=3, routed)           2.313     2.313    u_ddr3_phy_inst/locked
    SLICE_X82Y59         LUT2 (Prop_lut2_I1_O)        0.045     2.358 f  u_ddr3_phy_inst/u_serdes_dq0_i_1/O
                         net (fo=454, routed)         0.465     2.823    sys_rst_fsm_phy
    SLICE_X80Y67         FDCE                                         f  FSM_onehot_current_state_q_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.898     2.063    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.167 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=4260, routed)        0.864     2.031    clk_phy_sys
    SLICE_X80Y67         FDCE                                         r  FSM_onehot_current_state_q_reg[11]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Max Delay           257 Endpoints
Min Delay           257 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.235ns  (logic 0.372ns (5.966%)  route 5.863ns (94.034%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          3.548     3.548    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X58Y108        LUT5 (Prop_lut5_I4_O)        0.124     3.672 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.755     4.427    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X58Y105        LUT4 (Prop_lut4_I1_O)        0.124     4.551 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           1.069     5.621    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X58Y104        LUT5 (Prop_lut5_I4_O)        0.124     5.745 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.491     6.235    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X59Y102        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.787     1.787    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     1.878 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.497     3.375    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X59Y102        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.235ns  (logic 0.372ns (5.966%)  route 5.863ns (94.034%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          3.548     3.548    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X58Y108        LUT5 (Prop_lut5_I4_O)        0.124     3.672 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.755     4.427    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X58Y105        LUT4 (Prop_lut4_I1_O)        0.124     4.551 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           1.069     5.621    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X58Y104        LUT5 (Prop_lut5_I4_O)        0.124     5.745 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.491     6.235    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X59Y102        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.787     1.787    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     1.878 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.497     3.375    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X59Y102        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.235ns  (logic 0.372ns (5.966%)  route 5.863ns (94.034%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          3.548     3.548    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X58Y108        LUT5 (Prop_lut5_I4_O)        0.124     3.672 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.755     4.427    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X58Y105        LUT4 (Prop_lut4_I1_O)        0.124     4.551 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           1.069     5.621    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X58Y104        LUT5 (Prop_lut5_I4_O)        0.124     5.745 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.491     6.235    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X59Y102        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.787     1.787    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     1.878 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.497     3.375    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X59Y102        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.235ns  (logic 0.372ns (5.966%)  route 5.863ns (94.034%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          3.548     3.548    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X58Y108        LUT5 (Prop_lut5_I4_O)        0.124     3.672 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.755     4.427    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X58Y105        LUT4 (Prop_lut4_I1_O)        0.124     4.551 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           1.069     5.621    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X58Y104        LUT5 (Prop_lut5_I4_O)        0.124     5.745 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.491     6.235    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X59Y102        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.787     1.787    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     1.878 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.497     3.375    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X59Y102        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.235ns  (logic 0.372ns (5.966%)  route 5.863ns (94.034%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          3.548     3.548    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X58Y108        LUT5 (Prop_lut5_I4_O)        0.124     3.672 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.755     4.427    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X58Y105        LUT4 (Prop_lut4_I1_O)        0.124     4.551 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           1.069     5.621    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X58Y104        LUT5 (Prop_lut5_I4_O)        0.124     5.745 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.491     6.235    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X59Y102        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.787     1.787    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     1.878 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.497     3.375    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X59Y102        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.235ns  (logic 0.372ns (5.966%)  route 5.863ns (94.034%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          3.548     3.548    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X58Y108        LUT5 (Prop_lut5_I4_O)        0.124     3.672 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.755     4.427    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X58Y105        LUT4 (Prop_lut4_I1_O)        0.124     4.551 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           1.069     5.621    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X58Y104        LUT5 (Prop_lut5_I4_O)        0.124     5.745 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.491     6.235    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X59Y102        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.787     1.787    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     1.878 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.497     3.375    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X59Y102        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.220ns  (logic 0.274ns (5.249%)  route 4.946ns (94.751%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          3.548     3.548    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X58Y108        LUT5 (Prop_lut5_I4_O)        0.124     3.672 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.755     4.427    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X58Y105        LUT4 (Prop_lut4_I0_O)        0.150     4.577 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en[7]_i_1/O
                         net (fo=4, routed)           0.643     5.220    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[7]_0
    SLICE_X56Y104        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.787     1.787    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     1.878 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.492     3.370    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X56Y104        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[4]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.220ns  (logic 0.274ns (5.249%)  route 4.946ns (94.751%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          3.548     3.548    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X58Y108        LUT5 (Prop_lut5_I4_O)        0.124     3.672 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.755     4.427    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X58Y105        LUT4 (Prop_lut4_I0_O)        0.150     4.577 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en[7]_i_1/O
                         net (fo=4, routed)           0.643     5.220    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[7]_0
    SLICE_X56Y104        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.787     1.787    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     1.878 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.492     3.370    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X56Y104        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[5]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.220ns  (logic 0.274ns (5.249%)  route 4.946ns (94.751%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          3.548     3.548    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X58Y108        LUT5 (Prop_lut5_I4_O)        0.124     3.672 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.755     4.427    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X58Y105        LUT4 (Prop_lut4_I0_O)        0.150     4.577 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en[7]_i_1/O
                         net (fo=4, routed)           0.643     5.220    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[7]_0
    SLICE_X56Y104        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.787     1.787    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     1.878 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.492     3.370    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X56Y104        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.220ns  (logic 0.274ns (5.249%)  route 4.946ns (94.751%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          3.548     3.548    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X58Y108        LUT5 (Prop_lut5_I4_O)        0.124     3.672 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.755     4.427    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X58Y105        LUT4 (Prop_lut4_I0_O)        0.150     4.577 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en[7]_i_1/O
                         net (fo=4, routed)           0.643     5.220    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[7]_0
    SLICE_X56Y104        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.787     1.787    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     1.878 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.492     3.370    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X56Y104        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[7]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.866ns  (logic 0.000ns (0.000%)  route 0.866ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
                         net (fo=79, routed)          0.866     0.866    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_reset
    SLICE_X51Y110        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.958     0.958    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.987 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.829     1.816    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X51Y110        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[28]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.866ns  (logic 0.000ns (0.000%)  route 0.866ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
                         net (fo=79, routed)          0.866     0.866    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_reset
    SLICE_X51Y110        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.958     0.958    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.987 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.829     1.816    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X51Y110        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[29]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.866ns  (logic 0.000ns (0.000%)  route 0.866ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
                         net (fo=79, routed)          0.866     0.866    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_reset
    SLICE_X51Y110        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.958     0.958    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.987 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.829     1.816    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X51Y110        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[30]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.866ns  (logic 0.000ns (0.000%)  route 0.866ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
                         net (fo=79, routed)          0.866     0.866    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_reset
    SLICE_X51Y110        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.958     0.958    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.987 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.829     1.816    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X51Y110        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[31]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TDI
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iTDI_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.892ns  (logic 0.000ns (0.000%)  route 0.892ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TDI
                         net (fo=4, routed)           0.892     0.892    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/out
    SLICE_X57Y104        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iTDI_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.958     0.958    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.987 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.831     1.818    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/m_bscan_tck[0]
    SLICE_X57Y104        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iTDI_reg_reg/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/id_state_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.930ns  (logic 0.000ns (0.000%)  route 0.930ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
                         net (fo=79, routed)          0.930     0.930    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_reset
    SLICE_X51Y111        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/id_state_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.958     0.958    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.987 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.829     1.816    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X51Y111        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/id_state_reg[0]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/id_state_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.930ns  (logic 0.000ns (0.000%)  route 0.930ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
                         net (fo=79, routed)          0.930     0.930    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_reset
    SLICE_X51Y111        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/id_state_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.958     0.958    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.987 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.829     1.816    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X51Y111        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/id_state_reg[1]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iDATA_CMD_reg/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.987ns  (logic 0.045ns (4.557%)  route 0.942ns (95.443%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=4, routed)           0.942     0.942    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iDATA_CMD_reg_0
    SLICE_X58Y106        LUT3 (Prop_lut3_I1_O)        0.045     0.987 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iDATA_CMD_i_1/O
                         net (fo=1, routed)           0.000     0.987    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iDATA_CMD_i_1_n_0
    SLICE_X58Y106        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iDATA_CMD_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.958     0.958    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.987 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.832     1.820    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/m_bscan_tck[0]
    SLICE_X58Y106        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iDATA_CMD_reg/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.992ns  (logic 0.000ns (0.000%)  route 0.992ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
                         net (fo=79, routed)          0.992     0.992    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_reset
    SLICE_X53Y110        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.958     0.958    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.987 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.827     1.815    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X53Y110        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[16]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.992ns  (logic 0.000ns (0.000%)  route 0.992ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
                         net (fo=79, routed)          0.992     0.992    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_reset
    SLICE_X53Y110        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.958     0.958    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.987 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.827     1.815    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X53Y110        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[17]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            25 Endpoints
Min Delay            25 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_clk_wiz/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            u_uart_tx/FSM_sequential_state_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.056ns  (logic 0.124ns (1.757%)  route 6.932ns (98.243%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  u_clk_wiz/inst/mmcm_adv_inst/LOCKED
                         net (fo=3, routed)           5.772     5.772    u_uart_tx/locked
    SLICE_X83Y75         LUT2 (Prop_lut2_I1_O)        0.124     5.896 r  u_uart_tx/FSM_sequential_state[1]_i_1/O
                         net (fo=17, routed)          1.160     7.056    u_uart_tx/rst_for_uart
    SLICE_X81Y72         FDRE                                         r  u_uart_tx/FSM_sequential_state_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.589     5.012    u_uart_tx/clk_in1
    SLICE_X81Y72         FDRE                                         r  u_uart_tx/FSM_sequential_state_reg[1]/C

Slack:                    inf
  Source:                 u_clk_wiz/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            u_uart_tx/FSM_sequential_state_reg[2]_inv/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.056ns  (logic 0.124ns (1.757%)  route 6.932ns (98.243%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  u_clk_wiz/inst/mmcm_adv_inst/LOCKED
                         net (fo=3, routed)           5.772     5.772    u_uart_tx/locked
    SLICE_X83Y75         LUT2 (Prop_lut2_I1_O)        0.124     5.896 r  u_uart_tx/FSM_sequential_state[1]_i_1/O
                         net (fo=17, routed)          1.160     7.056    u_uart_tx/rst_for_uart
    SLICE_X81Y72         FDSE                                         r  u_uart_tx/FSM_sequential_state_reg[2]_inv/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.589     5.012    u_uart_tx/clk_in1
    SLICE_X81Y72         FDSE                                         r  u_uart_tx/FSM_sequential_state_reg[2]_inv/C

Slack:                    inf
  Source:                 u_clk_wiz/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            u_uart_tx/tx_serial_reg/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.980ns  (logic 0.124ns (1.777%)  route 6.856ns (98.223%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  u_clk_wiz/inst/mmcm_adv_inst/LOCKED
                         net (fo=3, routed)           5.772     5.772    u_uart_tx/locked
    SLICE_X83Y75         LUT2 (Prop_lut2_I1_O)        0.124     5.896 r  u_uart_tx/FSM_sequential_state[1]_i_1/O
                         net (fo=17, routed)          1.083     6.980    u_uart_tx/rst_for_uart
    SLICE_X82Y78         FDSE                                         r  u_uart_tx/tx_serial_reg/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.598     5.021    u_uart_tx/clk_in1
    SLICE_X82Y78         FDSE                                         r  u_uart_tx/tx_serial_reg/C

Slack:                    inf
  Source:                 u_clk_wiz/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            u_uart_tx/clk_count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.933ns  (logic 0.124ns (1.789%)  route 6.809ns (98.211%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  u_clk_wiz/inst/mmcm_adv_inst/LOCKED
                         net (fo=3, routed)           5.772     5.772    u_uart_tx/locked
    SLICE_X83Y75         LUT2 (Prop_lut2_I1_O)        0.124     5.896 r  u_uart_tx/FSM_sequential_state[1]_i_1/O
                         net (fo=17, routed)          1.036     6.933    u_uart_tx/rst_for_uart
    SLICE_X86Y79         FDRE                                         r  u_uart_tx/clk_count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.601     5.024    u_uart_tx/clk_in1
    SLICE_X86Y79         FDRE                                         r  u_uart_tx/clk_count_reg[6]/C

Slack:                    inf
  Source:                 u_clk_wiz/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            u_uart_tx/clk_count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.933ns  (logic 0.124ns (1.789%)  route 6.809ns (98.211%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  u_clk_wiz/inst/mmcm_adv_inst/LOCKED
                         net (fo=3, routed)           5.772     5.772    u_uart_tx/locked
    SLICE_X83Y75         LUT2 (Prop_lut2_I1_O)        0.124     5.896 r  u_uart_tx/FSM_sequential_state[1]_i_1/O
                         net (fo=17, routed)          1.036     6.933    u_uart_tx/rst_for_uart
    SLICE_X86Y79         FDRE                                         r  u_uart_tx/clk_count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.601     5.024    u_uart_tx/clk_in1
    SLICE_X86Y79         FDRE                                         r  u_uart_tx/clk_count_reg[7]/C

Slack:                    inf
  Source:                 u_clk_wiz/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            u_uart_tx/clk_count_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.929ns  (logic 0.124ns (1.790%)  route 6.805ns (98.210%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  u_clk_wiz/inst/mmcm_adv_inst/LOCKED
                         net (fo=3, routed)           5.772     5.772    u_uart_tx/locked
    SLICE_X83Y75         LUT2 (Prop_lut2_I1_O)        0.124     5.896 r  u_uart_tx/FSM_sequential_state[1]_i_1/O
                         net (fo=17, routed)          1.032     6.929    u_uart_tx/rst_for_uart
    SLICE_X87Y79         FDRE                                         r  u_uart_tx/clk_count_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.601     5.024    u_uart_tx/clk_in1
    SLICE_X87Y79         FDRE                                         r  u_uart_tx/clk_count_reg[8]/C

Slack:                    inf
  Source:                 u_clk_wiz/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            u_uart_tx/clk_count_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.929ns  (logic 0.124ns (1.790%)  route 6.805ns (98.210%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  u_clk_wiz/inst/mmcm_adv_inst/LOCKED
                         net (fo=3, routed)           5.772     5.772    u_uart_tx/locked
    SLICE_X83Y75         LUT2 (Prop_lut2_I1_O)        0.124     5.896 r  u_uart_tx/FSM_sequential_state[1]_i_1/O
                         net (fo=17, routed)          1.032     6.929    u_uart_tx/rst_for_uart
    SLICE_X87Y79         FDRE                                         r  u_uart_tx/clk_count_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.601     5.024    u_uart_tx/clk_in1
    SLICE_X87Y79         FDRE                                         r  u_uart_tx/clk_count_reg[9]/C

Slack:                    inf
  Source:                 u_clk_wiz/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            u_uart_tx/FSM_sequential_state_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.917ns  (logic 0.124ns (1.793%)  route 6.793ns (98.207%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  u_clk_wiz/inst/mmcm_adv_inst/LOCKED
                         net (fo=3, routed)           5.772     5.772    u_uart_tx/locked
    SLICE_X83Y75         LUT2 (Prop_lut2_I1_O)        0.124     5.896 r  u_uart_tx/FSM_sequential_state[1]_i_1/O
                         net (fo=17, routed)          1.021     6.917    u_uart_tx/rst_for_uart
    SLICE_X79Y71         FDRE                                         r  u_uart_tx/FSM_sequential_state_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.588     5.011    u_uart_tx/clk_in1
    SLICE_X79Y71         FDRE                                         r  u_uart_tx/FSM_sequential_state_reg[0]/C

Slack:                    inf
  Source:                 u_clk_wiz/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            u_uart_tx/tx_data_reg_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.869ns  (logic 0.124ns (1.805%)  route 6.745ns (98.195%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  u_clk_wiz/inst/mmcm_adv_inst/LOCKED
                         net (fo=3, routed)           6.133     6.133    u_uart_tx/locked
    SLICE_X83Y76         LUT6 (Prop_lut6_I4_O)        0.124     6.257 r  u_uart_tx/tx_data_reg[6]_i_1/O
                         net (fo=7, routed)           0.612     6.869    u_uart_tx/tx_data_reg[6]_i_1_n_0
    SLICE_X83Y76         FDRE                                         r  u_uart_tx/tx_data_reg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.595     5.018    u_uart_tx/clk_in1
    SLICE_X83Y76         FDRE                                         r  u_uart_tx/tx_data_reg_reg[2]/C

Slack:                    inf
  Source:                 reset_btn_i
                            (input port)
  Destination:            reset_btn_uart_sync_0_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.852ns  (logic 1.518ns (22.157%)  route 5.334ns (77.843%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C9                                                0.000     0.000 r  reset_btn_i (IN)
                         net (fo=0)                   0.000     0.000    reset_btn_i
    C9                   IBUF (Prop_ibuf_I_O)         1.518     1.518 r  reset_btn_i_IBUF_inst/O
                         net (fo=3, routed)           5.334     6.852    reset_btn_i_IBUF
    SLICE_X83Y75         FDRE                                         r  reset_btn_uart_sync_0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.593     5.016    clk100mhz_i_IBUF_BUFG
    SLICE_X83Y75         FDRE                                         r  reset_btn_uart_sync_0_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_btn_i
                            (input port)
  Destination:            reset_btn_uart_sync_0_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.485ns  (logic 0.286ns (11.501%)  route 2.199ns (88.499%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C9                                                0.000     0.000 r  reset_btn_i (IN)
                         net (fo=0)                   0.000     0.000    reset_btn_i
    C9                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  reset_btn_i_IBUF_inst/O
                         net (fo=3, routed)           2.199     2.485    reset_btn_i_IBUF
    SLICE_X83Y75         FDRE                                         r  reset_btn_uart_sync_0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.862     2.027    clk100mhz_i_IBUF_BUFG
    SLICE_X83Y75         FDRE                                         r  reset_btn_uart_sync_0_reg/C

Slack:                    inf
  Source:                 u_clk_wiz/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            u_uart_tx/bit_index_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.845ns  (logic 0.045ns (1.582%)  route 2.800ns (98.418%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  u_clk_wiz/inst/mmcm_adv_inst/LOCKED
                         net (fo=3, routed)           2.610     2.610    u_uart_tx/locked
    SLICE_X83Y75         LUT2 (Prop_lut2_I1_O)        0.045     2.655 r  u_uart_tx/FSM_sequential_state[1]_i_1/O
                         net (fo=17, routed)          0.190     2.845    u_uart_tx/rst_for_uart
    SLICE_X82Y76         FDRE                                         r  u_uart_tx/bit_index_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.863     2.028    u_uart_tx/clk_in1
    SLICE_X82Y76         FDRE                                         r  u_uart_tx/bit_index_reg[0]/C

Slack:                    inf
  Source:                 u_clk_wiz/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            u_uart_tx/bit_index_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.845ns  (logic 0.045ns (1.582%)  route 2.800ns (98.418%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  u_clk_wiz/inst/mmcm_adv_inst/LOCKED
                         net (fo=3, routed)           2.610     2.610    u_uart_tx/locked
    SLICE_X83Y75         LUT2 (Prop_lut2_I1_O)        0.045     2.655 r  u_uart_tx/FSM_sequential_state[1]_i_1/O
                         net (fo=17, routed)          0.190     2.845    u_uart_tx/rst_for_uart
    SLICE_X82Y76         FDRE                                         r  u_uart_tx/bit_index_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.863     2.028    u_uart_tx/clk_in1
    SLICE_X82Y76         FDRE                                         r  u_uart_tx/bit_index_reg[1]/C

Slack:                    inf
  Source:                 u_clk_wiz/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            u_uart_tx/bit_index_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.845ns  (logic 0.045ns (1.582%)  route 2.800ns (98.418%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  u_clk_wiz/inst/mmcm_adv_inst/LOCKED
                         net (fo=3, routed)           2.610     2.610    u_uart_tx/locked
    SLICE_X83Y75         LUT2 (Prop_lut2_I1_O)        0.045     2.655 r  u_uart_tx/FSM_sequential_state[1]_i_1/O
                         net (fo=17, routed)          0.190     2.845    u_uart_tx/rst_for_uart
    SLICE_X82Y76         FDRE                                         r  u_uart_tx/bit_index_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.863     2.028    u_uart_tx/clk_in1
    SLICE_X82Y76         FDRE                                         r  u_uart_tx/bit_index_reg[2]/C

Slack:                    inf
  Source:                 u_clk_wiz/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            u_uart_tx/tx_data_reg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.905ns  (logic 0.045ns (1.549%)  route 2.860ns (98.451%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  u_clk_wiz/inst/mmcm_adv_inst/LOCKED
                         net (fo=3, routed)           2.735     2.735    u_uart_tx/locked
    SLICE_X83Y76         LUT6 (Prop_lut6_I4_O)        0.045     2.780 r  u_uart_tx/tx_data_reg[6]_i_1/O
                         net (fo=7, routed)           0.125     2.905    u_uart_tx/tx_data_reg[6]_i_1_n_0
    SLICE_X82Y77         FDRE                                         r  u_uart_tx/tx_data_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.865     2.030    u_uart_tx/clk_in1
    SLICE_X82Y77         FDRE                                         r  u_uart_tx/tx_data_reg_reg[0]/C

Slack:                    inf
  Source:                 u_clk_wiz/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            u_uart_tx/tx_data_reg_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.948ns  (logic 0.045ns (1.526%)  route 2.903ns (98.474%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  u_clk_wiz/inst/mmcm_adv_inst/LOCKED
                         net (fo=3, routed)           2.735     2.735    u_uart_tx/locked
    SLICE_X83Y76         LUT6 (Prop_lut6_I4_O)        0.045     2.780 r  u_uart_tx/tx_data_reg[6]_i_1/O
                         net (fo=7, routed)           0.168     2.948    u_uart_tx/tx_data_reg[6]_i_1_n_0
    SLICE_X83Y78         FDRE                                         r  u_uart_tx/tx_data_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.866     2.031    u_uart_tx/clk_in1
    SLICE_X83Y78         FDRE                                         r  u_uart_tx/tx_data_reg_reg[4]/C

Slack:                    inf
  Source:                 u_clk_wiz/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            u_uart_tx/tx_data_reg_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.948ns  (logic 0.045ns (1.526%)  route 2.903ns (98.474%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  u_clk_wiz/inst/mmcm_adv_inst/LOCKED
                         net (fo=3, routed)           2.735     2.735    u_uart_tx/locked
    SLICE_X83Y76         LUT6 (Prop_lut6_I4_O)        0.045     2.780 r  u_uart_tx/tx_data_reg[6]_i_1/O
                         net (fo=7, routed)           0.168     2.948    u_uart_tx/tx_data_reg[6]_i_1_n_0
    SLICE_X83Y78         FDRE                                         r  u_uart_tx/tx_data_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.866     2.031    u_uart_tx/clk_in1
    SLICE_X83Y78         FDRE                                         r  u_uart_tx/tx_data_reg_reg[5]/C

Slack:                    inf
  Source:                 u_clk_wiz/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            u_uart_tx/tx_data_reg_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.948ns  (logic 0.045ns (1.526%)  route 2.903ns (98.474%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  u_clk_wiz/inst/mmcm_adv_inst/LOCKED
                         net (fo=3, routed)           2.735     2.735    u_uart_tx/locked
    SLICE_X83Y76         LUT6 (Prop_lut6_I4_O)        0.045     2.780 r  u_uart_tx/tx_data_reg[6]_i_1/O
                         net (fo=7, routed)           0.168     2.948    u_uart_tx/tx_data_reg[6]_i_1_n_0
    SLICE_X83Y78         FDRE                                         r  u_uart_tx/tx_data_reg_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.866     2.031    u_uart_tx/clk_in1
    SLICE_X83Y78         FDRE                                         r  u_uart_tx/tx_data_reg_reg[6]/C

Slack:                    inf
  Source:                 u_clk_wiz/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            u_uart_tx/tx_data_reg_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.957ns  (logic 0.045ns (1.522%)  route 2.912ns (98.478%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  u_clk_wiz/inst/mmcm_adv_inst/LOCKED
                         net (fo=3, routed)           2.735     2.735    u_uart_tx/locked
    SLICE_X83Y76         LUT6 (Prop_lut6_I4_O)        0.045     2.780 r  u_uart_tx/tx_data_reg[6]_i_1/O
                         net (fo=7, routed)           0.177     2.957    u_uart_tx/tx_data_reg[6]_i_1_n_0
    SLICE_X84Y76         FDRE                                         r  u_uart_tx/tx_data_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.863     2.028    u_uart_tx/clk_in1
    SLICE_X84Y76         FDRE                                         r  u_uart_tx/tx_data_reg_reg[3]/C

Slack:                    inf
  Source:                 u_clk_wiz/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            u_uart_tx/tx_data_reg_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.965ns  (logic 0.045ns (1.518%)  route 2.920ns (98.482%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  u_clk_wiz/inst/mmcm_adv_inst/LOCKED
                         net (fo=3, routed)           2.735     2.735    u_uart_tx/locked
    SLICE_X83Y76         LUT6 (Prop_lut6_I4_O)        0.045     2.780 r  u_uart_tx/tx_data_reg[6]_i_1/O
                         net (fo=7, routed)           0.185     2.965    u_uart_tx/tx_data_reg[6]_i_1_n_0
    SLICE_X83Y77         FDRE                                         r  u_uart_tx/tx_data_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.865     2.030    u_uart_tx/clk_in1
    SLICE_X83Y77         FDRE                                         r  u_uart_tx/tx_data_reg_reg[1]/C





