{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1665633098061 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1665633098069 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 12 23:51:37 2022 " "Processing started: Wed Oct 12 23:51:37 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1665633098069 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665633098069 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off aes_v1 -c aes_v1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off aes_v1 -c aes_v1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665633098069 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Analysis & Synthesis" 0 -1 1665633098569 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog files/aes_v1.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog files/aes_v1.v" { { "Info" "ISGN_ENTITY_NAME" "1 aes_v1 " "Found entity 1: aes_v1" {  } { { "verilog files/aes_v1.v" "" { Text "C:/altera_lite/16.0/projects/aes_v1/verilog files/aes_v1.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665633116380 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665633116380 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog files/tb_aes_v1.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog files/tb_aes_v1.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_aes_v1 " "Found entity 1: tb_aes_v1" {  } { { "verilog files/tb_aes_v1.v" "" { Text "C:/altera_lite/16.0/projects/aes_v1/verilog files/tb_aes_v1.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665633116390 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665633116390 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog files/aes_sbox.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog files/aes_sbox.v" { { "Info" "ISGN_ENTITY_NAME" "1 aes_sbox " "Found entity 1: aes_sbox" {  } { { "verilog files/aes_sbox.v" "" { Text "C:/altera_lite/16.0/projects/aes_v1/verilog files/aes_sbox.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665633116400 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665633116400 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog files/aes_key_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog files/aes_key_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 aes_key_mem " "Found entity 1: aes_key_mem" {  } { { "verilog files/aes_key_mem.v" "" { Text "C:/altera_lite/16.0/projects/aes_v1/verilog files/aes_key_mem.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665633116410 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665633116410 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog files/aes_inv_sbox.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog files/aes_inv_sbox.v" { { "Info" "ISGN_ENTITY_NAME" "1 aes_inv_sbox " "Found entity 1: aes_inv_sbox" {  } { { "verilog files/aes_inv_sbox.v" "" { Text "C:/altera_lite/16.0/projects/aes_v1/verilog files/aes_inv_sbox.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665633116420 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665633116420 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog files/aes_encipher_block.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog files/aes_encipher_block.v" { { "Info" "ISGN_ENTITY_NAME" "1 aes_encipher_block " "Found entity 1: aes_encipher_block" {  } { { "verilog files/aes_encipher_block.v" "" { Text "C:/altera_lite/16.0/projects/aes_v1/verilog files/aes_encipher_block.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665633116430 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665633116430 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog files/aes_decipher_block.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog files/aes_decipher_block.v" { { "Info" "ISGN_ENTITY_NAME" "1 aes_decipher_block " "Found entity 1: aes_decipher_block" {  } { { "verilog files/aes_decipher_block.v" "" { Text "C:/altera_lite/16.0/projects/aes_v1/verilog files/aes_decipher_block.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665633116440 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665633116440 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog files/aes_core.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog files/aes_core.v" { { "Info" "ISGN_ENTITY_NAME" "1 aes_core " "Found entity 1: aes_core" {  } { { "verilog files/aes_core.v" "" { Text "C:/altera_lite/16.0/projects/aes_v1/verilog files/aes_core.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665633116450 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665633116450 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "aes_v1 " "Elaborating entity \"aes_v1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1665633116500 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aes_core aes_core:core " "Elaborating entity \"aes_core\" for hierarchy \"aes_core:core\"" {  } { { "verilog files/aes_v1.v" "core" { Text "C:/altera_lite/16.0/projects/aes_v1/verilog files/aes_v1.v" 163 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665633116510 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aes_encipher_block aes_core:core\|aes_encipher_block:enc_block " "Elaborating entity \"aes_encipher_block\" for hierarchy \"aes_core:core\|aes_encipher_block:enc_block\"" {  } { { "verilog files/aes_core.v" "enc_block" { Text "C:/altera_lite/16.0/projects/aes_v1/verilog files/aes_core.v" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665633116530 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "aes_encipher_block.v(282) " "Verilog HDL Case Statement information at aes_encipher_block.v(282): all case item expressions in this case statement are onehot" {  } { { "verilog files/aes_encipher_block.v" "" { Text "C:/altera_lite/16.0/projects/aes_v1/verilog files/aes_encipher_block.v" 282 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1665633116540 "|aes_v1|aes_encipher_block:dut"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aes_decipher_block aes_core:core\|aes_decipher_block:dec_block " "Elaborating entity \"aes_decipher_block\" for hierarchy \"aes_core:core\|aes_decipher_block:dec_block\"" {  } { { "verilog files/aes_core.v" "dec_block" { Text "C:/altera_lite/16.0/projects/aes_v1/verilog files/aes_core.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665633116540 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "aes_decipher_block.v(320) " "Verilog HDL Case Statement information at aes_decipher_block.v(320): all case item expressions in this case statement are onehot" {  } { { "verilog files/aes_decipher_block.v" "" { Text "C:/altera_lite/16.0/projects/aes_v1/verilog files/aes_decipher_block.v" 320 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1665633116560 "|aes_v1|aes_core:core|aes_decipher_block:dec_block"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aes_inv_sbox aes_core:core\|aes_decipher_block:dec_block\|aes_inv_sbox:inv_sbox_inst " "Elaborating entity \"aes_inv_sbox\" for hierarchy \"aes_core:core\|aes_decipher_block:dec_block\|aes_inv_sbox:inv_sbox_inst\"" {  } { { "verilog files/aes_decipher_block.v" "inv_sbox_inst" { Text "C:/altera_lite/16.0/projects/aes_v1/verilog files/aes_decipher_block.v" 237 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665633116560 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aes_key_mem aes_core:core\|aes_key_mem:keymem " "Elaborating entity \"aes_key_mem\" for hierarchy \"aes_core:core\|aes_key_mem:keymem\"" {  } { { "verilog files/aes_core.v" "keymem" { Text "C:/altera_lite/16.0/projects/aes_v1/verilog files/aes_core.v" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665633116570 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 aes_key_mem.v(382) " "Verilog HDL assignment warning at aes_key_mem.v(382): truncated value with size 32 to match size of target (4)" {  } { { "verilog files/aes_key_mem.v" "" { Text "C:/altera_lite/16.0/projects/aes_v1/verilog files/aes_key_mem.v" 382 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1665633116600 "|aes_v1|aes_core:core|aes_key_mem:keymem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 aes_key_mem.v(384) " "Verilog HDL assignment warning at aes_key_mem.v(384): truncated value with size 32 to match size of target (4)" {  } { { "verilog files/aes_key_mem.v" "" { Text "C:/altera_lite/16.0/projects/aes_v1/verilog files/aes_key_mem.v" 384 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1665633116600 "|aes_v1|aes_core:core|aes_key_mem:keymem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aes_sbox aes_core:core\|aes_sbox:sbox_inst " "Elaborating entity \"aes_sbox\" for hierarchy \"aes_core:core\|aes_sbox:sbox_inst\"" {  } { { "verilog files/aes_core.v" "sbox_inst" { Text "C:/altera_lite/16.0/projects/aes_v1/verilog files/aes_core.v" 172 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665633116600 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1665633124505 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "7 " "7 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1665633131355 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1665633132092 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665633132092 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "5591 " "Implemented 5591 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "44 " "Implemented 44 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1665633132739 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1665633132739 ""} { "Info" "ICUT_CUT_TM_LCELLS" "5515 " "Implemented 5515 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1665633132739 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1665633132739 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5052 " "Peak virtual memory: 5052 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1665633132788 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 12 23:52:12 2022 " "Processing ended: Wed Oct 12 23:52:12 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1665633132788 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:35 " "Elapsed time: 00:00:35" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1665633132788 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:45 " "Total CPU time (on all processors): 00:00:45" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1665633132788 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1665633132788 ""}
