library ieee;
    use ieee.std_logic_1164.all;
    use ieee.numeric_std.all;

library olo;

entity {{entity_name}} is
    port (
        Clk         : in    std_logic;
        Addr        : in    std_logic_vector(8 downto 0);
        WrEna       : in    std_logic                                  := '1';
        WrData      : in    std_logic_vector(15 downto 0);
	    Be		    : in    std_logic_vector(1 downto 0);
        RdData      : out   std_logic_vector(15 downto 0)
    );
end entity;

architecture rtl of {{entity_name}} is
begin

    i_ram : entity olo.olo_base_ram_sp
{{generics}}
        port map (
            Clk        => Clk,
            Addr       => Addr,
		    Be		   => Be,
            WrEna      => WrEna,
            WrData     => WrData,
            RdData     => RdData
        );

end;