vhdl xil_defaultlib "ip/xil_defaultlib/uz_FOC_sample_ap_faddfsub_2_full_dsp_32.vhd"
vhdl xil_defaultlib "ip/xil_defaultlib/uz_FOC_sample_ap_fadd_2_full_dsp_32.vhd"
vhdl xil_defaultlib "ip/xil_defaultlib/uz_FOC_sample_ap_fcmp_0_no_dsp_32.vhd"
vhdl xil_defaultlib "ip/xil_defaultlib/uz_FOC_sample_ap_fdiv_7_no_dsp_32.vhd"
vhdl xil_defaultlib "ip/xil_defaultlib/uz_FOC_sample_ap_fmul_1_max_dsp_32.vhd"
vhdl xil_defaultlib "ip/xil_defaultlib/uz_FOC_sample_ap_fsqrt_6_no_dsp_32.vhd"
sv work "glbl.v"
sv xil_defaultlib "AESL_axi_master_Dout.v"
sv xil_defaultlib "AESL_axi_slave_control.v"
sv xil_defaultlib "AESL_axi_slave_Din.v"
sv xil_defaultlib "uz_FOC_sample.autotb.v"
sv xil_defaultlib "uz_FOC_sample.v"
sv xil_defaultlib "uz_FOC_sample_control_s_axi.v"
sv xil_defaultlib "uz_FOC_sample_Din_s_axi.v"
sv xil_defaultlib "uz_FOC_sample_Dout_m_axi.v"
sv xil_defaultlib "uz_FOC_sample_faddfsub_32ns_32ns_32_4_full_dsp_1.v"
sv xil_defaultlib "uz_FOC_sample_fadd_32ns_32ns_32_4_full_dsp_1.v"
sv xil_defaultlib "uz_FOC_sample_fcmp_32ns_32ns_1_2_no_dsp_1.v"
sv xil_defaultlib "uz_FOC_sample_fdiv_32ns_32ns_32_9_no_dsp_1.v"
sv xil_defaultlib "uz_FOC_sample_fmul_32ns_32ns_32_3_max_dsp_1.v"
sv xil_defaultlib "uz_FOC_sample_fsqrt_32ns_32ns_32_8_no_dsp_1.v"
sv xil_defaultlib "uz_FOC_sample_mac_muladd_13s_13ns_16s_25_4_1.v"
sv xil_defaultlib "uz_FOC_sample_mul_10s_36s_36_1_1.v"
sv xil_defaultlib "uz_FOC_sample_mul_23ns_23ns_46_1_1.v"
sv xil_defaultlib "uz_FOC_sample_mul_4ns_39ns_43_1_1.v"
sv xil_defaultlib "uz_FOC_sample_mul_6ns_41ns_47_1_1.v"
sv xil_defaultlib "uz_FOC_sample_mul_6ns_44ns_50_1_1.v"
sv xil_defaultlib "uz_FOC_sample_mul_8ns_6ns_13_1_1.v"
sv xil_defaultlib "uz_FOC_sample_mul_9s_45ns_52_1_1.v"
sv xil_defaultlib "uz_FOC_sample_mul_mul_18ns_18ns_36_4_1.v"
sv xil_defaultlib "uz_FOC_sample_mul_mul_6ns_25s_25_4_1.v"
sv xil_defaultlib "uz_FOC_sample_pow_generic_float_s.v"
sv xil_defaultlib "uz_FOC_sample_pow_generic_float_s_pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_65cud.v"
sv xil_defaultlib "uz_FOC_sample_pow_generic_float_s_pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_bkb.v"
sv xil_defaultlib "uz_FOC_sample_pow_generic_float_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_dEe.v"
sv xil_defaultlib "uz_FOC_sample_pow_generic_float_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_eOg.v"
sv xil_defaultlib "uz_FOC_sample_pow_generic_float_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_fYi.v"
sv xil_defaultlib "uz_FOC_sample_pow_generic_float_s_pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_27_g8j.v"
sv xil_defaultlib "uz_FOC_sample_pow_generic_float_s_pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_27_0_hbi.v"
sv xil_defaultlib "uz_FOC_sample_uz_FOC_SpaceVector_Limitation_1.v"
sv xil_defaultlib "uz_FOC_sample_uz_PI_Controller_sample_1.v"

