Starting…
Running 'Verilator.Lint'…
Logging subprocess to [repr.filename][link=file:///foss/designs/system_verilog_converted_files/runs/RUN_2025-01-20_04-34-08/01-verilator-lint/verilator-lint.log]runs/RUN_2025-01-20_04-34-08/01-verilator-lint/verilator-lint.log[/link][/repr.filename]…
Running 'Checker.LintTimingConstructs'…
Check for Lint Timing Errors clear.
Running 'Checker.LintErrors'…
Check for Lint errors clear.
Running 'Checker.LintWarnings'…
509 Lint warnings found.
Running 'Yosys.JsonHeader'…
Logging subprocess to [repr.filename][link=file:///foss/designs/system_verilog_converted_files/runs/RUN_2025-01-20_04-34-08/05-yosys-jsonheader/yosys-jsonheader.log]runs/RUN_2025-01-20_04-34-08/05-yosys-jsonheader/yosys-jsonheader.log[/link][/repr.filename]…
Running 'Yosys.Synthesis'…
Logging subprocess to [repr.filename][link=file:///foss/designs/system_verilog_converted_files/runs/RUN_2025-01-20_04-34-08/06-yosys-synthesis/yosys-synthesis.log]runs/RUN_2025-01-20_04-34-08/06-yosys-synthesis/yosys-synthesis.log[/link][/repr.filename]…
Parsing synthesis checks…
Running 'Checker.YosysUnmappedCells'…
Check for Unmapped Yosys instances clear.
Running 'Checker.YosysSynthChecks'…
Check for Yosys check errors clear.
Running 'OpenROAD.CheckSDCFiles'…
'PNR_SDC_FILE' is not defined. Using generic fallback SDC for OpenROAD PnR steps.
'SIGNOFF_SDC_FILE' is not defined. Using generic fallback SDC for OpenROAD PnR steps.
Running 'OpenROAD.CheckMacroInstances'…
No macros found, skipping instance check…
Running 'OpenROAD.STAPrePNR'…
Starting STA for the nom_tt_025C_1v80 timing corner…
Starting STA for the nom_ss_100C_1v60 timing corner…
Starting STA for the nom_ff_n40C_1v95 timing corner…
Skipping corner min_tt_025C_1v80 for STA (identical to nom_tt_025C_1v80 at this stage)…
Skipping corner min_ss_100C_1v60 for STA (identical to nom_ss_100C_1v60 at this stage)…
Skipping corner min_ff_n40C_1v95 for STA (identical to nom_ff_n40C_1v95 at this stage)…
Skipping corner max_tt_025C_1v80 for STA (identical to nom_tt_025C_1v80 at this stage)…
Skipping corner max_ss_100C_1v60 for STA (identical to nom_ss_100C_1v60 at this stage)…
Logging subprocess to [repr.filename][link=file:///foss/designs/system_verilog_converted_files/runs/RUN_2025-01-20_04-34-08/11-openroad-staprepnr/nom_tt_025C_1v80/sta.log]runs/RUN_2025-01-20_04-34-08/11-openroad-staprepnr/nom_tt_025C_1v80/sta.log[/link][/repr.filename]…
Skipping corner max_ff_n40C_1v95 for STA (identical to nom_ff_n40C_1v95 at this stage)…
Logging subprocess to [repr.filename][link=file:///foss/designs/system_verilog_converted_files/runs/RUN_2025-01-20_04-34-08/11-openroad-staprepnr/nom_ff_n40C_1v95/sta.log]runs/RUN_2025-01-20_04-34-08/11-openroad-staprepnr/nom_ff_n40C_1v95/sta.log[/link][/repr.filename]…
Logging subprocess to [repr.filename][link=file:///foss/designs/system_verilog_converted_files/runs/RUN_2025-01-20_04-34-08/11-openroad-staprepnr/nom_ss_100C_1v60/sta.log]runs/RUN_2025-01-20_04-34-08/11-openroad-staprepnr/nom_ss_100C_1v60/sta.log[/link][/repr.filename]…
Finished STA for the nom_tt_025C_1v80 timing corner.
Finished STA for the nom_ss_100C_1v60 timing corner.
Finished STA for the nom_ff_n40C_1v95 timing corner.
Running 'OpenROAD.Floorplan'…
Logging subprocess to [repr.filename][link=file:///foss/designs/system_verilog_converted_files/runs/RUN_2025-01-20_04-34-08/12-openroad-floorplan/openroad-floorplan.log]runs/RUN_2025-01-20_04-34-08/12-openroad-floorplan/openroad-floorplan.log[/link][/repr.filename]…
[STA-0366] port 'clk' not found.
[STA-0366] port 'clk' not found.
[STA-0419] transition time can not be specified for virtual clocks.
Skipping step 'Check Antenna Properties of Macros Pins in Their LEF Views'…
Running 'Odb.SetPowerConnections'…
Logging subprocess to [repr.filename][link=file:///foss/designs/system_verilog_converted_files/runs/RUN_2025-01-20_04-34-08/13-odb-setpowerconnections/odb-setpowerconnections.log]runs/RUN_2025-01-20_04-34-08/13-odb-setpowerconnections/odb-setpowerconnections.log[/link][/repr.filename]…
Running 'Odb.ManualMacroPlacement'…
No instances found, skipping 'Odb.ManualMacroPlacement'…
Running 'OpenROAD.CutRows'…
Logging subprocess to [repr.filename][link=file:///foss/designs/system_verilog_converted_files/runs/RUN_2025-01-20_04-34-08/15-openroad-cutrows/openroad-cutrows.log]runs/RUN_2025-01-20_04-34-08/15-openroad-cutrows/openroad-cutrows.log[/link][/repr.filename]…
[STA-0366] port 'clk' not found.
[STA-0366] port 'clk' not found.
[STA-0419] transition time can not be specified for virtual clocks.
Running 'OpenROAD.TapEndcapInsertion'…
Logging subprocess to [repr.filename][link=file:///foss/designs/system_verilog_converted_files/runs/RUN_2025-01-20_04-34-08/16-openroad-tapendcapinsertion/openroad-tapendcapinsertion.log]runs/RUN_2025-01-20_04-34-08/16-openroad-tapendcapinsertion/openroad-tapendcapinsertion.log[/link][/repr.filename]…
[STA-0366] port 'clk' not found.
[STA-0366] port 'clk' not found.
[STA-0419] transition time can not be specified for virtual clocks.
Running 'Odb.AddPDNObstructions'…
'PDN_OBSTRUCTIONS' is not defined. Skipping 'Odb.AddPDNObstructions'…
Running 'OpenROAD.GeneratePDN'…
'FP_PDN_CFG' not explicitly set, setting it to /usr/local/lib/python3.10/dist-packages/openlane/scripts/openroad/common/pdn_cfg.tcl…
Logging subprocess to [repr.filename][link=file:///foss/designs/system_verilog_converted_files/runs/RUN_2025-01-20_04-34-08/18-openroad-generatepdn/openroad-generatepdn.log]runs/RUN_2025-01-20_04-34-08/18-openroad-generatepdn/openroad-generatepdn.log[/link][/repr.filename]…
[STA-0366] port 'clk' not found.
[STA-0366] port 'clk' not found.
[STA-0419] transition time can not be specified for virtual clocks.
Running 'Odb.RemovePDNObstructions'…
'PDN_OBSTRUCTIONS' is not defined. Skipping 'Odb.RemovePDNObstructions'…
Running 'Odb.AddRoutingObstructions'…
'ROUTING_OBSTRUCTIONS' is not defined. Skipping 'Odb.AddRoutingObstructions'…
Running 'OpenROAD.GlobalPlacementSkipIO'…
Logging subprocess to [repr.filename][link=file:///foss/designs/system_verilog_converted_files/runs/RUN_2025-01-20_04-34-08/21-openroad-globalplacementskipio/openroad-globalplacementskipio.log]runs/RUN_2025-01-20_04-34-08/21-openroad-globalplacementskipio/openroad-globalplacementskipio.log[/link][/repr.filename]…
[STA-0366] port 'clk' not found.
[STA-0366] port 'clk' not found.
[STA-0419] transition time can not be specified for virtual clocks.
Running 'OpenROAD.IOPlacement'…
Logging subprocess to [repr.filename][link=file:///foss/designs/system_verilog_converted_files/runs/RUN_2025-01-20_04-34-08/22-openroad-ioplacement/openroad-ioplacement.log]runs/RUN_2025-01-20_04-34-08/22-openroad-ioplacement/openroad-ioplacement.log[/link][/repr.filename]…
[STA-0366] port 'clk' not found.
[STA-0366] port 'clk' not found.
[STA-0419] transition time can not be specified for virtual clocks.
Running 'Odb.CustomIOPlacement'…
No custom floorplan file configured, skipping…
Running 'Odb.ApplyDEFTemplate'…
No DEF template provided, skipping…
Running 'OpenROAD.GlobalPlacement'…
Logging subprocess to [repr.filename][link=file:///foss/designs/system_verilog_converted_files/runs/RUN_2025-01-20_04-34-08/25-openroad-globalplacement/openroad-globalplacement.log]runs/RUN_2025-01-20_04-34-08/25-openroad-globalplacement/openroad-globalplacement.log[/link][/repr.filename]…
[STA-0366] port 'clk' not found.
[STA-0366] port 'clk' not found.
[STA-0419] transition time can not be specified for virtual clocks.
[GPL-0102] No slacks found. Timing-driven mode disabled.
Running 'Odb.WriteVerilogHeader'…
Logging subprocess to [repr.filename][link=file:///foss/designs/system_verilog_converted_files/runs/RUN_2025-01-20_04-34-08/26-odb-writeverilogheader/odb-writeverilogheader.log]runs/RUN_2025-01-20_04-34-08/26-odb-writeverilogheader/odb-writeverilogheader.log[/link][/repr.filename]…
Running 'Checker.PowerGridViolations'…
Check for power grid violations (as reported by OpenROAD PSM- you may ignore these if LVS passes) clear.
Running 'OpenROAD.STAMidPNR'…
Logging subprocess to [repr.filename][link=file:///foss/designs/system_verilog_converted_files/runs/RUN_2025-01-20_04-34-08/28-openroad-stamidpnr/openroad-stamidpnr.log]runs/RUN_2025-01-20_04-34-08/28-openroad-stamidpnr/openroad-stamidpnr.log[/link][/repr.filename]…
[STA-0366] port 'clk' not found.
[STA-0366] port 'clk' not found.
[STA-0419] transition time can not be specified for virtual clocks.
[STA-0450] virtual clock clk can not be propagated.
Running 'OpenROAD.RepairDesignPostGPL'…
Logging subprocess to [repr.filename][link=file:///foss/designs/system_verilog_converted_files/runs/RUN_2025-01-20_04-34-08/29-openroad-repairdesignpostgpl/openroad-repairdesignpostgpl.log]runs/RUN_2025-01-20_04-34-08/29-openroad-repairdesignpostgpl/openroad-repairdesignpostgpl.log[/link][/repr.filename]…
[STA-0366] port 'clk' not found.
[STA-0366] port 'clk' not found.
[STA-0419] transition time can not be specified for virtual clocks.
Running 'OpenROAD.DetailedPlacement'…
Logging subprocess to [repr.filename][link=file:///foss/designs/system_verilog_converted_files/runs/RUN_2025-01-20_04-34-08/30-openroad-detailedplacement/openroad-detailedplacement.log]runs/RUN_2025-01-20_04-34-08/30-openroad-detailedplacement/openroad-detailedplacement.log[/link][/repr.filename]…
[STA-0366] port 'clk' not found.
[STA-0366] port 'clk' not found.
[STA-0419] transition time can not be specified for virtual clocks.
Running 'OpenROAD.CTS'…
Logging subprocess to [repr.filename][link=file:///foss/designs/system_verilog_converted_files/runs/RUN_2025-01-20_04-34-08/31-openroad-cts/openroad-cts.log]runs/RUN_2025-01-20_04-34-08/31-openroad-cts/openroad-cts.log[/link][/repr.filename]…
[STA-0366] port 'clk' not found.
[STA-0366] port 'clk' not found.
[STA-0419] transition time can not be specified for virtual clocks.
[CTS-0083] No clock nets have been found.
[CTS-0082] No valid clock nets in the design.
[STA-0450] virtual clock clk can not be propagated.
Running 'OpenROAD.STAMidPNR-1'…
Logging subprocess to [repr.filename][link=file:///foss/designs/system_verilog_converted_files/runs/RUN_2025-01-20_04-34-08/32-openroad-stamidpnr-1/openroad-stamidpnr-1.log]runs/RUN_2025-01-20_04-34-08/32-openroad-stamidpnr-1/openroad-stamidpnr-1.log[/link][/repr.filename]…
[STA-0366] port 'clk' not found.
[STA-0366] port 'clk' not found.
[STA-0419] transition time can not be specified for virtual clocks.
[STA-0450] virtual clock clk can not be propagated.
Running 'OpenROAD.ResizerTimingPostCTS'…
Logging subprocess to [repr.filename][link=file:///foss/designs/system_verilog_converted_files/runs/RUN_2025-01-20_04-34-08/33-openroad-resizertimingpostcts/openroad-resizertimingpostcts.log]runs/RUN_2025-01-20_04-34-08/33-openroad-resizertimingpostcts/openroad-resizertimingpostcts.log[/link][/repr.filename]…
[STA-0366] port 'clk' not found.
[STA-0366] port 'clk' not found.
[STA-0419] transition time can not be specified for virtual clocks.
[STA-0450] virtual clock clk can not be propagated.
Running 'OpenROAD.STAMidPNR-2'…
Logging subprocess to [repr.filename][link=file:///foss/designs/system_verilog_converted_files/runs/RUN_2025-01-20_04-34-08/34-openroad-stamidpnr-2/openroad-stamidpnr-2.log]runs/RUN_2025-01-20_04-34-08/34-openroad-stamidpnr-2/openroad-stamidpnr-2.log[/link][/repr.filename]…
[STA-0366] port 'clk' not found.
[STA-0366] port 'clk' not found.
[STA-0419] transition time can not be specified for virtual clocks.
[STA-0450] virtual clock clk can not be propagated.
Running 'OpenROAD.GlobalRouting'…
Logging subprocess to [repr.filename][link=file:///foss/designs/system_verilog_converted_files/runs/RUN_2025-01-20_04-34-08/35-openroad-globalrouting/openroad-globalrouting.log]runs/RUN_2025-01-20_04-34-08/35-openroad-globalrouting/openroad-globalrouting.log[/link][/repr.filename]…
[STA-0366] port 'clk' not found.
[STA-0366] port 'clk' not found.
[STA-0419] transition time can not be specified for virtual clocks.
[STA-0450] virtual clock clk can not be propagated.
Running 'OpenROAD.CheckAntennas'…
Logging subprocess to [repr.filename][link=file:///foss/designs/system_verilog_converted_files/runs/RUN_2025-01-20_04-34-08/36-openroad-checkantennas/openroad-checkantennas.log]runs/RUN_2025-01-20_04-34-08/36-openroad-checkantennas/openroad-checkantennas.log[/link][/repr.filename]…
[STA-0366] port 'clk' not found.
[STA-0366] port 'clk' not found.
[STA-0419] transition time can not be specified for virtual clocks.
Gating variable for step 'OpenROAD.RepairDesignPostGRT' set to 'False'- the step will be skipped.
Skipping step 'Repair Design (Post-Global Routing)'…
Running 'Odb.DiodesOnPorts'…
'DIODE_ON_PORTS' is set to 'none': skipping…
Gating variable for step 'Odb.HeuristicDiodeInsertion' set to 'False'- the step will be skipped.
Skipping step 'Heuristic Diode Insertion'…
Running 'OpenROAD.RepairAntennas'…
Running 'DiodeInsertion'…
Logging subprocess to [repr.filename][link=file:///foss/designs/system_verilog_converted_files/runs/RUN_2025-01-20_04-34-08/38-openroad-repairantennas/1-diodeinsertion/diodeinsertion.log]runs/RUN_2025-01-20_04-34-08/38-openroad-repairantennas/1-diodeinsertion/diodeinsertion.log[/link][/repr.filename]…
[STA-0366] port 'clk' not found.
[STA-0366] port 'clk' not found.
[STA-0419] transition time can not be specified for virtual clocks.
[STA-0450] virtual clock clk can not be propagated.
Running 'OpenROAD.CheckAntennas'…
Logging subprocess to [repr.filename][link=file:///foss/designs/system_verilog_converted_files/runs/RUN_2025-01-20_04-34-08/38-openroad-repairantennas/2-openroad-checkantennas/openroad-checkantennas.log]runs/RUN_2025-01-20_04-34-08/38-openroad-repairantennas/2-openroad-checkantennas/openroad-checkantennas.log[/link][/repr.filename]…
[STA-0366] port 'clk' not found.
[STA-0366] port 'clk' not found.
[STA-0419] transition time can not be specified for virtual clocks.
Gating variable for step 'OpenROAD.ResizerTimingPostGRT' set to 'False'- the step will be skipped.
Skipping step 'Resizer Timing Optimizations (Post-Global Routing)'…
Running 'OpenROAD.STAMidPNR-3'…
Logging subprocess to [repr.filename][link=file:///foss/designs/system_verilog_converted_files/runs/RUN_2025-01-20_04-34-08/39-openroad-stamidpnr-3/openroad-stamidpnr-3.log]runs/RUN_2025-01-20_04-34-08/39-openroad-stamidpnr-3/openroad-stamidpnr-3.log[/link][/repr.filename]…
[STA-0366] port 'clk' not found.
[STA-0366] port 'clk' not found.
[STA-0419] transition time can not be specified for virtual clocks.
[STA-0450] virtual clock clk can not be propagated.
Running 'OpenROAD.DetailedRouting'…
Running TritonRoute with 12 threads…
Logging subprocess to [repr.filename][link=file:///foss/designs/system_verilog_converted_files/runs/RUN_2025-01-20_04-34-08/40-openroad-detailedrouting/openroad-detailedrouting.log]runs/RUN_2025-01-20_04-34-08/40-openroad-detailedrouting/openroad-detailedrouting.log[/link][/repr.filename]…
[STA-0366] port 'clk' not found.
[STA-0366] port 'clk' not found.
[STA-0419] transition time can not be specified for virtual clocks.
[DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4
[DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4
Running 'Odb.RemoveRoutingObstructions'…
'ROUTING_OBSTRUCTIONS' is not defined. Skipping 'Odb.RemoveRoutingObstructions'…
Running 'OpenROAD.CheckAntennas-1'…
Logging subprocess to [repr.filename][link=file:///foss/designs/system_verilog_converted_files/runs/RUN_2025-01-20_04-34-08/42-openroad-checkantennas-1/openroad-checkantennas-1.log]runs/RUN_2025-01-20_04-34-08/42-openroad-checkantennas-1/openroad-checkantennas-1.log[/link][/repr.filename]…
[STA-0366] port 'clk' not found.
[STA-0366] port 'clk' not found.
[STA-0419] transition time can not be specified for virtual clocks.
Running 'Checker.TrDRC'…
Check for Routing DRC errors clear.
Running 'Odb.ReportDisconnectedPins'…
Logging subprocess to [repr.filename][link=file:///foss/designs/system_verilog_converted_files/runs/RUN_2025-01-20_04-34-08/44-odb-reportdisconnectedpins/odb-reportdisconnectedpins.log]runs/RUN_2025-01-20_04-34-08/44-odb-reportdisconnectedpins/odb-reportdisconnectedpins.log[/link][/repr.filename]…
Running 'Checker.DisconnectedPins'…
Check for critical disconnected pins clear.
Running 'Odb.ReportWireLength'…
Logging subprocess to [repr.filename][link=file:///foss/designs/system_verilog_converted_files/runs/RUN_2025-01-20_04-34-08/46-odb-reportwirelength/odb-reportwirelength.log]runs/RUN_2025-01-20_04-34-08/46-odb-reportwirelength/odb-reportwirelength.log[/link][/repr.filename]…
Running 'Checker.WireLength'…
Threshold for Threshold-surpassing long wires is not set. The checker will be skipped.
Running 'OpenROAD.FillInsertion'…
Logging subprocess to [repr.filename][link=file:///foss/designs/system_verilog_converted_files/runs/RUN_2025-01-20_04-34-08/48-openroad-fillinsertion/openroad-fillinsertion.log]runs/RUN_2025-01-20_04-34-08/48-openroad-fillinsertion/openroad-fillinsertion.log[/link][/repr.filename]…
[STA-0366] port 'clk' not found.
[STA-0366] port 'clk' not found.
[STA-0419] transition time can not be specified for virtual clocks.
Running 'OpenROAD.RCX'…
Running RCX for corners matching nom_* (/foss/designs/system_verilog_converted_files/runs/RUN_2025-01-20_04-34-08/49-openroad-rcx/nom/rcx.log)…
Running RCX for corners matching min_* (/foss/designs/system_verilog_converted_files/runs/RUN_2025-01-20_04-34-08/49-openroad-rcx/min/rcx.log)…
Running RCX for corners matching max_* (/foss/designs/system_verilog_converted_files/runs/RUN_2025-01-20_04-34-08/49-openroad-rcx/max/rcx.log)…
Logging subprocess to [repr.filename][link=file:///foss/designs/system_verilog_converted_files/runs/RUN_2025-01-20_04-34-08/49-openroad-rcx/nom/rcx.log]runs/RUN_2025-01-20_04-34-08/49-openroad-rcx/nom/rcx.log[/link][/repr.filename]…
Logging subprocess to [repr.filename][link=file:///foss/designs/system_verilog_converted_files/runs/RUN_2025-01-20_04-34-08/49-openroad-rcx/max/rcx.log]runs/RUN_2025-01-20_04-34-08/49-openroad-rcx/max/rcx.log[/link][/repr.filename]…
Logging subprocess to [repr.filename][link=file:///foss/designs/system_verilog_converted_files/runs/RUN_2025-01-20_04-34-08/49-openroad-rcx/min/rcx.log]runs/RUN_2025-01-20_04-34-08/49-openroad-rcx/min/rcx.log[/link][/repr.filename]…
Finished RCX for corners matching nom_*.
Finished RCX for corners matching min_*.
Finished RCX for corners matching max_*.
Running 'OpenROAD.STAPostPNR'…
Starting STA for the nom_tt_025C_1v80 timing corner…
Starting STA for the nom_ss_100C_1v60 timing corner…
Starting STA for the nom_ff_n40C_1v95 timing corner…
Starting STA for the min_tt_025C_1v80 timing corner…
Starting STA for the min_ss_100C_1v60 timing corner…
Logging subprocess to [repr.filename][link=file:///foss/designs/system_verilog_converted_files/runs/RUN_2025-01-20_04-34-08/50-openroad-stapostpnr/nom_tt_025C_1v80/sta.log]runs/RUN_2025-01-20_04-34-08/50-openroad-stapostpnr/nom_tt_025C_1v80/sta.log[/link][/repr.filename]…
Starting STA for the min_ff_n40C_1v95 timing corner…
Starting STA for the max_tt_025C_1v80 timing corner…
Starting STA for the max_ss_100C_1v60 timing corner…
Starting STA for the max_ff_n40C_1v95 timing corner…
Logging subprocess to [repr.filename][link=file:///foss/designs/system_verilog_converted_files/runs/RUN_2025-01-20_04-34-08/50-openroad-stapostpnr/min_tt_025C_1v80/sta.log]runs/RUN_2025-01-20_04-34-08/50-openroad-stapostpnr/min_tt_025C_1v80/sta.log[/link][/repr.filename]…
Logging subprocess to [repr.filename][link=file:///foss/designs/system_verilog_converted_files/runs/RUN_2025-01-20_04-34-08/50-openroad-stapostpnr/nom_ff_n40C_1v95/sta.log]runs/RUN_2025-01-20_04-34-08/50-openroad-stapostpnr/nom_ff_n40C_1v95/sta.log[/link][/repr.filename]…
Logging subprocess to [repr.filename][link=file:///foss/designs/system_verilog_converted_files/runs/RUN_2025-01-20_04-34-08/50-openroad-stapostpnr/nom_ss_100C_1v60/sta.log]runs/RUN_2025-01-20_04-34-08/50-openroad-stapostpnr/nom_ss_100C_1v60/sta.log[/link][/repr.filename]…
Logging subprocess to [repr.filename][link=file:///foss/designs/system_verilog_converted_files/runs/RUN_2025-01-20_04-34-08/50-openroad-stapostpnr/min_ss_100C_1v60/sta.log]runs/RUN_2025-01-20_04-34-08/50-openroad-stapostpnr/min_ss_100C_1v60/sta.log[/link][/repr.filename]…
Logging subprocess to [repr.filename][link=file:///foss/designs/system_verilog_converted_files/runs/RUN_2025-01-20_04-34-08/50-openroad-stapostpnr/min_ff_n40C_1v95/sta.log]runs/RUN_2025-01-20_04-34-08/50-openroad-stapostpnr/min_ff_n40C_1v95/sta.log[/link][/repr.filename]…
Logging subprocess to [repr.filename][link=file:///foss/designs/system_verilog_converted_files/runs/RUN_2025-01-20_04-34-08/50-openroad-stapostpnr/max_tt_025C_1v80/sta.log]runs/RUN_2025-01-20_04-34-08/50-openroad-stapostpnr/max_tt_025C_1v80/sta.log[/link][/repr.filename]…
Logging subprocess to [repr.filename][link=file:///foss/designs/system_verilog_converted_files/runs/RUN_2025-01-20_04-34-08/50-openroad-stapostpnr/max_ss_100C_1v60/sta.log]runs/RUN_2025-01-20_04-34-08/50-openroad-stapostpnr/max_ss_100C_1v60/sta.log[/link][/repr.filename]…
Logging subprocess to [repr.filename][link=file:///foss/designs/system_verilog_converted_files/runs/RUN_2025-01-20_04-34-08/50-openroad-stapostpnr/max_ff_n40C_1v95/sta.log]runs/RUN_2025-01-20_04-34-08/50-openroad-stapostpnr/max_ff_n40C_1v95/sta.log[/link][/repr.filename]…
Finished STA for the nom_tt_025C_1v80 timing corner.
Logging subprocess to [repr.filename][link=file:///foss/designs/system_verilog_converted_files/runs/RUN_2025-01-20_04-34-08/50-openroad-stapostpnr/nom_tt_025C_1v80/filter_unannotated.log]runs/RUN_2025-01-20_04-34-08/50-openroad-stapostpnr/nom_tt_025C_1v80/filter_unannotated.log[/link][/repr.filename]…
Finished STA for the min_tt_025C_1v80 timing corner.
Finished STA for the nom_ss_100C_1v60 timing corner.
Logging subprocess to [repr.filename][link=file:///foss/designs/system_verilog_converted_files/runs/RUN_2025-01-20_04-34-08/50-openroad-stapostpnr/min_tt_025C_1v80/filter_unannotated.log]runs/RUN_2025-01-20_04-34-08/50-openroad-stapostpnr/min_tt_025C_1v80/filter_unannotated.log[/link][/repr.filename]…
Logging subprocess to [repr.filename][link=file:///foss/designs/system_verilog_converted_files/runs/RUN_2025-01-20_04-34-08/50-openroad-stapostpnr/nom_ss_100C_1v60/filter_unannotated.log]runs/RUN_2025-01-20_04-34-08/50-openroad-stapostpnr/nom_ss_100C_1v60/filter_unannotated.log[/link][/repr.filename]…
Finished STA for the min_ss_100C_1v60 timing corner.
Finished STA for the max_tt_025C_1v80 timing corner.
Logging subprocess to [repr.filename][link=file:///foss/designs/system_verilog_converted_files/runs/RUN_2025-01-20_04-34-08/50-openroad-stapostpnr/min_ss_100C_1v60/filter_unannotated.log]runs/RUN_2025-01-20_04-34-08/50-openroad-stapostpnr/min_ss_100C_1v60/filter_unannotated.log[/link][/repr.filename]…
Finished STA for the max_ss_100C_1v60 timing corner.
Logging subprocess to [repr.filename][link=file:///foss/designs/system_verilog_converted_files/runs/RUN_2025-01-20_04-34-08/50-openroad-stapostpnr/max_tt_025C_1v80/filter_unannotated.log]runs/RUN_2025-01-20_04-34-08/50-openroad-stapostpnr/max_tt_025C_1v80/filter_unannotated.log[/link][/repr.filename]…
Logging subprocess to [repr.filename][link=file:///foss/designs/system_verilog_converted_files/runs/RUN_2025-01-20_04-34-08/50-openroad-stapostpnr/max_ss_100C_1v60/filter_unannotated.log]runs/RUN_2025-01-20_04-34-08/50-openroad-stapostpnr/max_ss_100C_1v60/filter_unannotated.log[/link][/repr.filename]…
Finished STA for the min_ff_n40C_1v95 timing corner.
Finished STA for the nom_ff_n40C_1v95 timing corner.
Logging subprocess to [repr.filename][link=file:///foss/designs/system_verilog_converted_files/runs/RUN_2025-01-20_04-34-08/50-openroad-stapostpnr/min_ff_n40C_1v95/filter_unannotated.log]runs/RUN_2025-01-20_04-34-08/50-openroad-stapostpnr/min_ff_n40C_1v95/filter_unannotated.log[/link][/repr.filename]…
Finished STA for the max_ff_n40C_1v95 timing corner.
Logging subprocess to [repr.filename][link=file:///foss/designs/system_verilog_converted_files/runs/RUN_2025-01-20_04-34-08/50-openroad-stapostpnr/nom_ff_n40C_1v95/filter_unannotated.log]runs/RUN_2025-01-20_04-34-08/50-openroad-stapostpnr/nom_ff_n40C_1v95/filter_unannotated.log[/link][/repr.filename]…
Logging subprocess to [repr.filename][link=file:///foss/designs/system_verilog_converted_files/runs/RUN_2025-01-20_04-34-08/50-openroad-stapostpnr/max_ff_n40C_1v95/filter_unannotated.log]runs/RUN_2025-01-20_04-34-08/50-openroad-stapostpnr/max_ff_n40C_1v95/filter_unannotated.log[/link][/repr.filename]…
Running 'OpenROAD.IRDropReport'…
'VSRC_LOC_FILES' was not given a value, which may make the results of IR drop analysis inaccurate. If you are not integrating a top-level chip for manufacture, you may ignore this warning, otherwise, see the documentation for 'VSRC_LOC_FILES'.
Logging subprocess to [repr.filename][link=file:///foss/designs/system_verilog_converted_files/runs/RUN_2025-01-20_04-34-08/51-openroad-irdropreport/openroad-irdropreport.log]runs/RUN_2025-01-20_04-34-08/51-openroad-irdropreport/openroad-irdropreport.log[/link][/repr.filename]…
[STA-0366] port 'clk' not found.
[STA-0366] port 'clk' not found.
[STA-0419] transition time can not be specified for virtual clocks.
[INFO PSM-0040] All shapes on net VPWR are connected.
########## IR report #################
Net              : VPWR
Corner           : nom_tt_025C_1v80
Supply voltage   : 1.80e+00 V
Worstcase voltage: 1.80e+00 V
Average voltage  : 1.80e+00 V
Average IR drop  : 3.43e-10 V
Worstcase IR drop: 1.16e-06 V
Percentage drop  : 0.00 %
######################################
[INFO PSM-0040] All shapes on net VGND are connected.
########## IR report #################
Net              : VGND
Corner           : nom_tt_025C_1v80
Supply voltage   : 0.00e+00 V
Worstcase voltage: 6.02e-07 V
Average voltage  : 2.47e-10 V
Average IR drop  : 2.47e-10 V
Worstcase IR drop: 6.02e-07 V
Percentage drop  : 0.00 %
######################################

Running 'Magic.StreamOut'…
Logging subprocess to [repr.filename][link=file:///foss/designs/system_verilog_converted_files/runs/RUN_2025-01-20_04-34-08/52-magic-streamout/magic-streamout.log]runs/RUN_2025-01-20_04-34-08/52-magic-streamout/magic-streamout.log[/link][/repr.filename]…
Running 'KLayout.StreamOut'…
Logging subprocess to [repr.filename][link=file:///foss/designs/system_verilog_converted_files/runs/RUN_2025-01-20_04-34-08/53-klayout-streamout/klayout-streamout.log]runs/RUN_2025-01-20_04-34-08/53-klayout-streamout/klayout-streamout.log[/link][/repr.filename]…
Running 'Magic.WriteLEF'…
Logging subprocess to [repr.filename][link=file:///foss/designs/system_verilog_converted_files/runs/RUN_2025-01-20_04-34-08/54-magic-writelef/magic-writelef.log]runs/RUN_2025-01-20_04-34-08/54-magic-writelef/magic-writelef.log[/link][/repr.filename]…
Skipping step 'Check Antenna Properties of Pins in The Generated Design LEF view'…
Gating variable for step 'KLayout.XOR' set to 'False'- the step will be skipped.
Skipping step 'KLayout vs. Magic XOR'…
Gating variable for step 'Checker.XOR' set to 'False'- the step will be skipped.
Skipping step 'XOR Difference Checker'…
Running 'Magic.DRC'…
Logging subprocess to [repr.filename][link=file:///foss/designs/system_verilog_converted_files/runs/RUN_2025-01-20_04-34-08/55-magic-drc/magic-drc.log]runs/RUN_2025-01-20_04-34-08/55-magic-drc/magic-drc.log[/link][/repr.filename]…
Gating variable for step 'KLayout.DRC' set to 'False'- the step will be skipped.
Skipping step 'Design Rule Check (KLayout)'…
Running 'Checker.MagicDRC'…
Check for Magic DRC errors clear.
Gating variable for step 'Checker.KLayoutDRC' set to 'False'- the step will be skipped.
Skipping step 'KLayout DRC Checker'…
Running 'Magic.SpiceExtraction'…
Logging subprocess to [repr.filename][link=file:///foss/designs/system_verilog_converted_files/runs/RUN_2025-01-20_04-34-08/57-magic-spiceextraction/magic-spiceextraction.log]runs/RUN_2025-01-20_04-34-08/57-magic-spiceextraction/magic-spiceextraction.log[/link][/repr.filename]…
Running 'Checker.IllegalOverlap'…
Check for Magic Illegal Overlap errors clear.
Running 'Netgen.LVS'…
Logging subprocess to [repr.filename][link=file:///foss/designs/system_verilog_converted_files/runs/RUN_2025-01-20_04-34-08/59-netgen-lvs/netgen-lvs.log]runs/RUN_2025-01-20_04-34-08/59-netgen-lvs/netgen-lvs.log[/link][/repr.filename]…
Running 'Checker.LVS'…
Check for LVS errors clear.
Gating variable for step 'Yosys.EQY' set to 'False'- the step will be skipped.
Skipping step 'Equivalence Check'…
Running 'Checker.SetupViolations'…
No setup violations found
Running 'Checker.HoldViolations'…
No hold violations found
Running 'Checker.MaxSlewViolations'…
No max slew violations found
Running 'Checker.MaxCapViolations'…
No max cap violations found
Running 'Misc.ReportManufacturability'…
klayout__drc_error__count not reported. KLayout.DRC may have been skipped.
Saving views to '/foss/designs/system_verilog_converted_files/runs/RUN_2025-01-20_04-34-08/final'…
Flow complete.
