Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Wed Jun 14 22:51:59 2023
| Host         : DESKTOP-MATTHIJS running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file display_timing_summary_routed.rpt -pb display_timing_summary_routed.pb -rpx display_timing_summary_routed.rpx -warn_on_violation
| Design       : display
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule    Severity  Description                       Violations  
------  --------  --------------------------------  ----------  
HPDR-1  Warning   Port pin direction inconsistency  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (2)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (2)
-------------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     13.541        0.000                      0                  386        0.174        0.000                      0                  386        3.000        0.000                       0                   181  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                Waveform(ns)       Period(ns)      Frequency(MHz)
-----                ------------       ----------      --------------
i_clck               {0.000 5.000}      10.000          100.000         
  clk_out1_clk_50hz  {0.000 10.000}     20.000          50.000          
  clkfbout_clk_50hz  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
i_clck                                                                                                                                                                 3.000        0.000                       0                     1  
  clk_out1_clk_50hz       13.541        0.000                      0                  386        0.174        0.000                      0                  386        9.500        0.000                       0                   177  
  clkfbout_clk_50hz                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock         
----------         ----------         --------         
(none)             clk_out1_clk_50hz                     
(none)             clkfbout_clk_50hz                     
(none)                                clk_out1_clk_50hz  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  i_clck
  To Clock:  i_clck

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         i_clck
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { i_clck }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  CLOCK_50HZ/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  CLOCK_50HZ/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  CLOCK_50HZ/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  CLOCK_50HZ/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  CLOCK_50HZ/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  CLOCK_50HZ/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_50hz
  To Clock:  clk_out1_clk_50hz

Setup :            0  Failing Endpoints,  Worst Slack       13.541ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.174ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.541ns  (required time - arrival time)
  Source:                 r_PIXEL_COUNTER_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50hz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            r_PIXEL_COUNTER_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50hz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50hz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50hz rise@20.000ns - clk_out1_clk_50hz rise@0.000ns)
  Data Path Delay:        6.465ns  (logic 2.572ns (39.781%)  route 3.893ns (60.219%))
  Logic Levels:           12  (CARRY4=8 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 18.567 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.838ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50hz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clck (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_50HZ/inst/i_clck
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK_50HZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLOCK_50HZ/inst/i_clck_clk_50hz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLOCK_50HZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLOCK_50HZ/inst/clk_out1_clk_50hz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLOCK_50HZ/inst/clkout1_buf/O
                         net (fo=175, routed)         1.702    -0.838    w_CLOCK_OUT1
    SLICE_X84Y130        FDRE                                         r  r_PIXEL_COUNTER_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y130        FDRE (Prop_fdre_C_Q)         0.518    -0.320 r  r_PIXEL_COUNTER_reg[12]/Q
                         net (fo=4, routed)           0.985     0.664    r_PIXEL_COUNTER_reg[12]
    SLICE_X87Y130        LUT3 (Prop_lut3_I0_O)        0.124     0.788 r  r_PIXEL_COUNTER[0]_i_25/O
                         net (fo=1, routed)           0.667     1.455    r_PIXEL_COUNTER[0]_i_25_n_0
    SLICE_X87Y130        LUT6 (Prop_lut6_I4_O)        0.124     1.579 r  r_PIXEL_COUNTER[0]_i_20/O
                         net (fo=2, routed)           0.911     2.490    r_PIXEL_COUNTER[0]_i_20_n_0
    SLICE_X87Y131        LUT6 (Prop_lut6_I5_O)        0.124     2.614 r  r_PIXEL_COUNTER[0]_i_18/O
                         net (fo=31, routed)          1.331     3.945    I2C_CONTROLLER/r_PIXEL_COUNTER_reg_3_sn_1
    SLICE_X84Y127        LUT6 (Prop_lut6_I4_O)        0.124     4.069 r  I2C_CONTROLLER/r_PIXEL_COUNTER[0]_i_9/O
                         net (fo=1, routed)           0.000     4.069    I2C_CONTROLLER/r_PIXEL_COUNTER[0]_i_9_n_0
    SLICE_X84Y127        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.602 r  I2C_CONTROLLER/r_PIXEL_COUNTER_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.602    I2C_CONTROLLER/r_PIXEL_COUNTER_reg[0]_i_2_n_0
    SLICE_X84Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.719 r  I2C_CONTROLLER/r_PIXEL_COUNTER_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.719    I2C_CONTROLLER/r_PIXEL_COUNTER_reg[4]_i_1_n_0
    SLICE_X84Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.836 r  I2C_CONTROLLER/r_PIXEL_COUNTER_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.836    I2C_CONTROLLER/r_PIXEL_COUNTER_reg[8]_i_1_n_0
    SLICE_X84Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.953 r  I2C_CONTROLLER/r_PIXEL_COUNTER_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.953    I2C_CONTROLLER/r_PIXEL_COUNTER_reg[12]_i_1_n_0
    SLICE_X84Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.070 r  I2C_CONTROLLER/r_PIXEL_COUNTER_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.070    I2C_CONTROLLER/r_PIXEL_COUNTER_reg[16]_i_1_n_0
    SLICE_X84Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.187 r  I2C_CONTROLLER/r_PIXEL_COUNTER_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.187    I2C_CONTROLLER/r_PIXEL_COUNTER_reg[20]_i_1_n_0
    SLICE_X84Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.304 r  I2C_CONTROLLER/r_PIXEL_COUNTER_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.304    I2C_CONTROLLER/r_PIXEL_COUNTER_reg[24]_i_1_n_0
    SLICE_X84Y134        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.627 r  I2C_CONTROLLER/r_PIXEL_COUNTER_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     5.627    I2C_CONTROLLER_n_35
    SLICE_X84Y134        FDRE                                         r  r_PIXEL_COUNTER_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50hz rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  i_clck (IN)
                         net (fo=0)                   0.000    20.000    CLOCK_50HZ/inst/i_clck
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  CLOCK_50HZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    CLOCK_50HZ/inst/i_clck_clk_50hz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  CLOCK_50HZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    CLOCK_50HZ/inst/clk_out1_clk_50hz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  CLOCK_50HZ/inst/clkout1_buf/O
                         net (fo=175, routed)         1.588    18.567    w_CLOCK_OUT1
    SLICE_X84Y134        FDRE                                         r  r_PIXEL_COUNTER_reg[29]/C
                         clock pessimism              0.576    19.143    
                         clock uncertainty           -0.084    19.059    
    SLICE_X84Y134        FDRE (Setup_fdre_C_D)        0.109    19.168    r_PIXEL_COUNTER_reg[29]
  -------------------------------------------------------------------
                         required time                         19.168    
                         arrival time                          -5.627    
  -------------------------------------------------------------------
                         slack                                 13.541    

Slack (MET) :             13.549ns  (required time - arrival time)
  Source:                 r_PIXEL_COUNTER_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50hz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            r_PIXEL_COUNTER_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50hz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50hz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50hz rise@20.000ns - clk_out1_clk_50hz rise@0.000ns)
  Data Path Delay:        6.457ns  (logic 2.564ns (39.706%)  route 3.893ns (60.294%))
  Logic Levels:           12  (CARRY4=8 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 18.567 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.838ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50hz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clck (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_50HZ/inst/i_clck
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK_50HZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLOCK_50HZ/inst/i_clck_clk_50hz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLOCK_50HZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLOCK_50HZ/inst/clk_out1_clk_50hz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLOCK_50HZ/inst/clkout1_buf/O
                         net (fo=175, routed)         1.702    -0.838    w_CLOCK_OUT1
    SLICE_X84Y130        FDRE                                         r  r_PIXEL_COUNTER_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y130        FDRE (Prop_fdre_C_Q)         0.518    -0.320 r  r_PIXEL_COUNTER_reg[12]/Q
                         net (fo=4, routed)           0.985     0.664    r_PIXEL_COUNTER_reg[12]
    SLICE_X87Y130        LUT3 (Prop_lut3_I0_O)        0.124     0.788 r  r_PIXEL_COUNTER[0]_i_25/O
                         net (fo=1, routed)           0.667     1.455    r_PIXEL_COUNTER[0]_i_25_n_0
    SLICE_X87Y130        LUT6 (Prop_lut6_I4_O)        0.124     1.579 r  r_PIXEL_COUNTER[0]_i_20/O
                         net (fo=2, routed)           0.911     2.490    r_PIXEL_COUNTER[0]_i_20_n_0
    SLICE_X87Y131        LUT6 (Prop_lut6_I5_O)        0.124     2.614 r  r_PIXEL_COUNTER[0]_i_18/O
                         net (fo=31, routed)          1.331     3.945    I2C_CONTROLLER/r_PIXEL_COUNTER_reg_3_sn_1
    SLICE_X84Y127        LUT6 (Prop_lut6_I4_O)        0.124     4.069 r  I2C_CONTROLLER/r_PIXEL_COUNTER[0]_i_9/O
                         net (fo=1, routed)           0.000     4.069    I2C_CONTROLLER/r_PIXEL_COUNTER[0]_i_9_n_0
    SLICE_X84Y127        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.602 r  I2C_CONTROLLER/r_PIXEL_COUNTER_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.602    I2C_CONTROLLER/r_PIXEL_COUNTER_reg[0]_i_2_n_0
    SLICE_X84Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.719 r  I2C_CONTROLLER/r_PIXEL_COUNTER_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.719    I2C_CONTROLLER/r_PIXEL_COUNTER_reg[4]_i_1_n_0
    SLICE_X84Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.836 r  I2C_CONTROLLER/r_PIXEL_COUNTER_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.836    I2C_CONTROLLER/r_PIXEL_COUNTER_reg[8]_i_1_n_0
    SLICE_X84Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.953 r  I2C_CONTROLLER/r_PIXEL_COUNTER_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.953    I2C_CONTROLLER/r_PIXEL_COUNTER_reg[12]_i_1_n_0
    SLICE_X84Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.070 r  I2C_CONTROLLER/r_PIXEL_COUNTER_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.070    I2C_CONTROLLER/r_PIXEL_COUNTER_reg[16]_i_1_n_0
    SLICE_X84Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.187 r  I2C_CONTROLLER/r_PIXEL_COUNTER_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.187    I2C_CONTROLLER/r_PIXEL_COUNTER_reg[20]_i_1_n_0
    SLICE_X84Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.304 r  I2C_CONTROLLER/r_PIXEL_COUNTER_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.304    I2C_CONTROLLER/r_PIXEL_COUNTER_reg[24]_i_1_n_0
    SLICE_X84Y134        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     5.619 r  I2C_CONTROLLER/r_PIXEL_COUNTER_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     5.619    I2C_CONTROLLER_n_33
    SLICE_X84Y134        FDRE                                         r  r_PIXEL_COUNTER_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50hz rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  i_clck (IN)
                         net (fo=0)                   0.000    20.000    CLOCK_50HZ/inst/i_clck
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  CLOCK_50HZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    CLOCK_50HZ/inst/i_clck_clk_50hz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  CLOCK_50HZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    CLOCK_50HZ/inst/clk_out1_clk_50hz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  CLOCK_50HZ/inst/clkout1_buf/O
                         net (fo=175, routed)         1.588    18.567    w_CLOCK_OUT1
    SLICE_X84Y134        FDRE                                         r  r_PIXEL_COUNTER_reg[31]/C
                         clock pessimism              0.576    19.143    
                         clock uncertainty           -0.084    19.059    
    SLICE_X84Y134        FDRE (Setup_fdre_C_D)        0.109    19.168    r_PIXEL_COUNTER_reg[31]
  -------------------------------------------------------------------
                         required time                         19.168    
                         arrival time                          -5.619    
  -------------------------------------------------------------------
                         slack                                 13.549    

Slack (MET) :             13.625ns  (required time - arrival time)
  Source:                 r_PIXEL_COUNTER_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50hz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            r_PIXEL_COUNTER_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50hz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50hz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50hz rise@20.000ns - clk_out1_clk_50hz rise@0.000ns)
  Data Path Delay:        6.381ns  (logic 2.488ns (38.988%)  route 3.893ns (61.012%))
  Logic Levels:           12  (CARRY4=8 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 18.567 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.838ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50hz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clck (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_50HZ/inst/i_clck
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK_50HZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLOCK_50HZ/inst/i_clck_clk_50hz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLOCK_50HZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLOCK_50HZ/inst/clk_out1_clk_50hz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLOCK_50HZ/inst/clkout1_buf/O
                         net (fo=175, routed)         1.702    -0.838    w_CLOCK_OUT1
    SLICE_X84Y130        FDRE                                         r  r_PIXEL_COUNTER_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y130        FDRE (Prop_fdre_C_Q)         0.518    -0.320 r  r_PIXEL_COUNTER_reg[12]/Q
                         net (fo=4, routed)           0.985     0.664    r_PIXEL_COUNTER_reg[12]
    SLICE_X87Y130        LUT3 (Prop_lut3_I0_O)        0.124     0.788 r  r_PIXEL_COUNTER[0]_i_25/O
                         net (fo=1, routed)           0.667     1.455    r_PIXEL_COUNTER[0]_i_25_n_0
    SLICE_X87Y130        LUT6 (Prop_lut6_I4_O)        0.124     1.579 r  r_PIXEL_COUNTER[0]_i_20/O
                         net (fo=2, routed)           0.911     2.490    r_PIXEL_COUNTER[0]_i_20_n_0
    SLICE_X87Y131        LUT6 (Prop_lut6_I5_O)        0.124     2.614 r  r_PIXEL_COUNTER[0]_i_18/O
                         net (fo=31, routed)          1.331     3.945    I2C_CONTROLLER/r_PIXEL_COUNTER_reg_3_sn_1
    SLICE_X84Y127        LUT6 (Prop_lut6_I4_O)        0.124     4.069 r  I2C_CONTROLLER/r_PIXEL_COUNTER[0]_i_9/O
                         net (fo=1, routed)           0.000     4.069    I2C_CONTROLLER/r_PIXEL_COUNTER[0]_i_9_n_0
    SLICE_X84Y127        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.602 r  I2C_CONTROLLER/r_PIXEL_COUNTER_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.602    I2C_CONTROLLER/r_PIXEL_COUNTER_reg[0]_i_2_n_0
    SLICE_X84Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.719 r  I2C_CONTROLLER/r_PIXEL_COUNTER_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.719    I2C_CONTROLLER/r_PIXEL_COUNTER_reg[4]_i_1_n_0
    SLICE_X84Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.836 r  I2C_CONTROLLER/r_PIXEL_COUNTER_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.836    I2C_CONTROLLER/r_PIXEL_COUNTER_reg[8]_i_1_n_0
    SLICE_X84Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.953 r  I2C_CONTROLLER/r_PIXEL_COUNTER_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.953    I2C_CONTROLLER/r_PIXEL_COUNTER_reg[12]_i_1_n_0
    SLICE_X84Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.070 r  I2C_CONTROLLER/r_PIXEL_COUNTER_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.070    I2C_CONTROLLER/r_PIXEL_COUNTER_reg[16]_i_1_n_0
    SLICE_X84Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.187 r  I2C_CONTROLLER/r_PIXEL_COUNTER_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.187    I2C_CONTROLLER/r_PIXEL_COUNTER_reg[20]_i_1_n_0
    SLICE_X84Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.304 r  I2C_CONTROLLER/r_PIXEL_COUNTER_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.304    I2C_CONTROLLER/r_PIXEL_COUNTER_reg[24]_i_1_n_0
    SLICE_X84Y134        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.543 r  I2C_CONTROLLER/r_PIXEL_COUNTER_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     5.543    I2C_CONTROLLER_n_34
    SLICE_X84Y134        FDRE                                         r  r_PIXEL_COUNTER_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50hz rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  i_clck (IN)
                         net (fo=0)                   0.000    20.000    CLOCK_50HZ/inst/i_clck
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  CLOCK_50HZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    CLOCK_50HZ/inst/i_clck_clk_50hz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  CLOCK_50HZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    CLOCK_50HZ/inst/clk_out1_clk_50hz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  CLOCK_50HZ/inst/clkout1_buf/O
                         net (fo=175, routed)         1.588    18.567    w_CLOCK_OUT1
    SLICE_X84Y134        FDRE                                         r  r_PIXEL_COUNTER_reg[30]/C
                         clock pessimism              0.576    19.143    
                         clock uncertainty           -0.084    19.059    
    SLICE_X84Y134        FDRE (Setup_fdre_C_D)        0.109    19.168    r_PIXEL_COUNTER_reg[30]
  -------------------------------------------------------------------
                         required time                         19.168    
                         arrival time                          -5.543    
  -------------------------------------------------------------------
                         slack                                 13.625    

Slack (MET) :             13.645ns  (required time - arrival time)
  Source:                 r_PIXEL_COUNTER_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50hz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            r_PIXEL_COUNTER_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50hz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50hz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50hz rise@20.000ns - clk_out1_clk_50hz rise@0.000ns)
  Data Path Delay:        6.361ns  (logic 2.468ns (38.796%)  route 3.893ns (61.204%))
  Logic Levels:           12  (CARRY4=8 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 18.567 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.838ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50hz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clck (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_50HZ/inst/i_clck
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK_50HZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLOCK_50HZ/inst/i_clck_clk_50hz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLOCK_50HZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLOCK_50HZ/inst/clk_out1_clk_50hz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLOCK_50HZ/inst/clkout1_buf/O
                         net (fo=175, routed)         1.702    -0.838    w_CLOCK_OUT1
    SLICE_X84Y130        FDRE                                         r  r_PIXEL_COUNTER_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y130        FDRE (Prop_fdre_C_Q)         0.518    -0.320 r  r_PIXEL_COUNTER_reg[12]/Q
                         net (fo=4, routed)           0.985     0.664    r_PIXEL_COUNTER_reg[12]
    SLICE_X87Y130        LUT3 (Prop_lut3_I0_O)        0.124     0.788 r  r_PIXEL_COUNTER[0]_i_25/O
                         net (fo=1, routed)           0.667     1.455    r_PIXEL_COUNTER[0]_i_25_n_0
    SLICE_X87Y130        LUT6 (Prop_lut6_I4_O)        0.124     1.579 r  r_PIXEL_COUNTER[0]_i_20/O
                         net (fo=2, routed)           0.911     2.490    r_PIXEL_COUNTER[0]_i_20_n_0
    SLICE_X87Y131        LUT6 (Prop_lut6_I5_O)        0.124     2.614 r  r_PIXEL_COUNTER[0]_i_18/O
                         net (fo=31, routed)          1.331     3.945    I2C_CONTROLLER/r_PIXEL_COUNTER_reg_3_sn_1
    SLICE_X84Y127        LUT6 (Prop_lut6_I4_O)        0.124     4.069 r  I2C_CONTROLLER/r_PIXEL_COUNTER[0]_i_9/O
                         net (fo=1, routed)           0.000     4.069    I2C_CONTROLLER/r_PIXEL_COUNTER[0]_i_9_n_0
    SLICE_X84Y127        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.602 r  I2C_CONTROLLER/r_PIXEL_COUNTER_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.602    I2C_CONTROLLER/r_PIXEL_COUNTER_reg[0]_i_2_n_0
    SLICE_X84Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.719 r  I2C_CONTROLLER/r_PIXEL_COUNTER_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.719    I2C_CONTROLLER/r_PIXEL_COUNTER_reg[4]_i_1_n_0
    SLICE_X84Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.836 r  I2C_CONTROLLER/r_PIXEL_COUNTER_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.836    I2C_CONTROLLER/r_PIXEL_COUNTER_reg[8]_i_1_n_0
    SLICE_X84Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.953 r  I2C_CONTROLLER/r_PIXEL_COUNTER_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.953    I2C_CONTROLLER/r_PIXEL_COUNTER_reg[12]_i_1_n_0
    SLICE_X84Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.070 r  I2C_CONTROLLER/r_PIXEL_COUNTER_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.070    I2C_CONTROLLER/r_PIXEL_COUNTER_reg[16]_i_1_n_0
    SLICE_X84Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.187 r  I2C_CONTROLLER/r_PIXEL_COUNTER_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.187    I2C_CONTROLLER/r_PIXEL_COUNTER_reg[20]_i_1_n_0
    SLICE_X84Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.304 r  I2C_CONTROLLER/r_PIXEL_COUNTER_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.304    I2C_CONTROLLER/r_PIXEL_COUNTER_reg[24]_i_1_n_0
    SLICE_X84Y134        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     5.523 r  I2C_CONTROLLER/r_PIXEL_COUNTER_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     5.523    I2C_CONTROLLER_n_36
    SLICE_X84Y134        FDRE                                         r  r_PIXEL_COUNTER_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50hz rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  i_clck (IN)
                         net (fo=0)                   0.000    20.000    CLOCK_50HZ/inst/i_clck
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  CLOCK_50HZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    CLOCK_50HZ/inst/i_clck_clk_50hz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  CLOCK_50HZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    CLOCK_50HZ/inst/clk_out1_clk_50hz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  CLOCK_50HZ/inst/clkout1_buf/O
                         net (fo=175, routed)         1.588    18.567    w_CLOCK_OUT1
    SLICE_X84Y134        FDRE                                         r  r_PIXEL_COUNTER_reg[28]/C
                         clock pessimism              0.576    19.143    
                         clock uncertainty           -0.084    19.059    
    SLICE_X84Y134        FDRE (Setup_fdre_C_D)        0.109    19.168    r_PIXEL_COUNTER_reg[28]
  -------------------------------------------------------------------
                         required time                         19.168    
                         arrival time                          -5.523    
  -------------------------------------------------------------------
                         slack                                 13.645    

Slack (MET) :             13.657ns  (required time - arrival time)
  Source:                 r_PIXEL_COUNTER_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50hz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            r_PIXEL_COUNTER_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50hz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50hz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50hz rise@20.000ns - clk_out1_clk_50hz rise@0.000ns)
  Data Path Delay:        6.348ns  (logic 2.455ns (38.671%)  route 3.893ns (61.329%))
  Logic Levels:           11  (CARRY4=7 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 18.566 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.838ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50hz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clck (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_50HZ/inst/i_clck
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK_50HZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLOCK_50HZ/inst/i_clck_clk_50hz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLOCK_50HZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLOCK_50HZ/inst/clk_out1_clk_50hz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLOCK_50HZ/inst/clkout1_buf/O
                         net (fo=175, routed)         1.702    -0.838    w_CLOCK_OUT1
    SLICE_X84Y130        FDRE                                         r  r_PIXEL_COUNTER_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y130        FDRE (Prop_fdre_C_Q)         0.518    -0.320 r  r_PIXEL_COUNTER_reg[12]/Q
                         net (fo=4, routed)           0.985     0.664    r_PIXEL_COUNTER_reg[12]
    SLICE_X87Y130        LUT3 (Prop_lut3_I0_O)        0.124     0.788 r  r_PIXEL_COUNTER[0]_i_25/O
                         net (fo=1, routed)           0.667     1.455    r_PIXEL_COUNTER[0]_i_25_n_0
    SLICE_X87Y130        LUT6 (Prop_lut6_I4_O)        0.124     1.579 r  r_PIXEL_COUNTER[0]_i_20/O
                         net (fo=2, routed)           0.911     2.490    r_PIXEL_COUNTER[0]_i_20_n_0
    SLICE_X87Y131        LUT6 (Prop_lut6_I5_O)        0.124     2.614 r  r_PIXEL_COUNTER[0]_i_18/O
                         net (fo=31, routed)          1.331     3.945    I2C_CONTROLLER/r_PIXEL_COUNTER_reg_3_sn_1
    SLICE_X84Y127        LUT6 (Prop_lut6_I4_O)        0.124     4.069 r  I2C_CONTROLLER/r_PIXEL_COUNTER[0]_i_9/O
                         net (fo=1, routed)           0.000     4.069    I2C_CONTROLLER/r_PIXEL_COUNTER[0]_i_9_n_0
    SLICE_X84Y127        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.602 r  I2C_CONTROLLER/r_PIXEL_COUNTER_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.602    I2C_CONTROLLER/r_PIXEL_COUNTER_reg[0]_i_2_n_0
    SLICE_X84Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.719 r  I2C_CONTROLLER/r_PIXEL_COUNTER_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.719    I2C_CONTROLLER/r_PIXEL_COUNTER_reg[4]_i_1_n_0
    SLICE_X84Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.836 r  I2C_CONTROLLER/r_PIXEL_COUNTER_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.836    I2C_CONTROLLER/r_PIXEL_COUNTER_reg[8]_i_1_n_0
    SLICE_X84Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.953 r  I2C_CONTROLLER/r_PIXEL_COUNTER_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.953    I2C_CONTROLLER/r_PIXEL_COUNTER_reg[12]_i_1_n_0
    SLICE_X84Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.070 r  I2C_CONTROLLER/r_PIXEL_COUNTER_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.070    I2C_CONTROLLER/r_PIXEL_COUNTER_reg[16]_i_1_n_0
    SLICE_X84Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.187 r  I2C_CONTROLLER/r_PIXEL_COUNTER_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.187    I2C_CONTROLLER/r_PIXEL_COUNTER_reg[20]_i_1_n_0
    SLICE_X84Y133        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.510 r  I2C_CONTROLLER/r_PIXEL_COUNTER_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     5.510    I2C_CONTROLLER_n_31
    SLICE_X84Y133        FDRE                                         r  r_PIXEL_COUNTER_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50hz rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  i_clck (IN)
                         net (fo=0)                   0.000    20.000    CLOCK_50HZ/inst/i_clck
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  CLOCK_50HZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    CLOCK_50HZ/inst/i_clck_clk_50hz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  CLOCK_50HZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    CLOCK_50HZ/inst/clk_out1_clk_50hz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  CLOCK_50HZ/inst/clkout1_buf/O
                         net (fo=175, routed)         1.587    18.566    w_CLOCK_OUT1
    SLICE_X84Y133        FDRE                                         r  r_PIXEL_COUNTER_reg[25]/C
                         clock pessimism              0.576    19.142    
                         clock uncertainty           -0.084    19.058    
    SLICE_X84Y133        FDRE (Setup_fdre_C_D)        0.109    19.167    r_PIXEL_COUNTER_reg[25]
  -------------------------------------------------------------------
                         required time                         19.167    
                         arrival time                          -5.510    
  -------------------------------------------------------------------
                         slack                                 13.657    

Slack (MET) :             13.665ns  (required time - arrival time)
  Source:                 r_PIXEL_COUNTER_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50hz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            r_PIXEL_COUNTER_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50hz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50hz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50hz rise@20.000ns - clk_out1_clk_50hz rise@0.000ns)
  Data Path Delay:        6.340ns  (logic 2.447ns (38.594%)  route 3.893ns (61.406%))
  Logic Levels:           11  (CARRY4=7 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 18.566 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.838ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50hz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clck (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_50HZ/inst/i_clck
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK_50HZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLOCK_50HZ/inst/i_clck_clk_50hz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLOCK_50HZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLOCK_50HZ/inst/clk_out1_clk_50hz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLOCK_50HZ/inst/clkout1_buf/O
                         net (fo=175, routed)         1.702    -0.838    w_CLOCK_OUT1
    SLICE_X84Y130        FDRE                                         r  r_PIXEL_COUNTER_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y130        FDRE (Prop_fdre_C_Q)         0.518    -0.320 r  r_PIXEL_COUNTER_reg[12]/Q
                         net (fo=4, routed)           0.985     0.664    r_PIXEL_COUNTER_reg[12]
    SLICE_X87Y130        LUT3 (Prop_lut3_I0_O)        0.124     0.788 r  r_PIXEL_COUNTER[0]_i_25/O
                         net (fo=1, routed)           0.667     1.455    r_PIXEL_COUNTER[0]_i_25_n_0
    SLICE_X87Y130        LUT6 (Prop_lut6_I4_O)        0.124     1.579 r  r_PIXEL_COUNTER[0]_i_20/O
                         net (fo=2, routed)           0.911     2.490    r_PIXEL_COUNTER[0]_i_20_n_0
    SLICE_X87Y131        LUT6 (Prop_lut6_I5_O)        0.124     2.614 r  r_PIXEL_COUNTER[0]_i_18/O
                         net (fo=31, routed)          1.331     3.945    I2C_CONTROLLER/r_PIXEL_COUNTER_reg_3_sn_1
    SLICE_X84Y127        LUT6 (Prop_lut6_I4_O)        0.124     4.069 r  I2C_CONTROLLER/r_PIXEL_COUNTER[0]_i_9/O
                         net (fo=1, routed)           0.000     4.069    I2C_CONTROLLER/r_PIXEL_COUNTER[0]_i_9_n_0
    SLICE_X84Y127        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.602 r  I2C_CONTROLLER/r_PIXEL_COUNTER_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.602    I2C_CONTROLLER/r_PIXEL_COUNTER_reg[0]_i_2_n_0
    SLICE_X84Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.719 r  I2C_CONTROLLER/r_PIXEL_COUNTER_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.719    I2C_CONTROLLER/r_PIXEL_COUNTER_reg[4]_i_1_n_0
    SLICE_X84Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.836 r  I2C_CONTROLLER/r_PIXEL_COUNTER_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.836    I2C_CONTROLLER/r_PIXEL_COUNTER_reg[8]_i_1_n_0
    SLICE_X84Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.953 r  I2C_CONTROLLER/r_PIXEL_COUNTER_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.953    I2C_CONTROLLER/r_PIXEL_COUNTER_reg[12]_i_1_n_0
    SLICE_X84Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.070 r  I2C_CONTROLLER/r_PIXEL_COUNTER_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.070    I2C_CONTROLLER/r_PIXEL_COUNTER_reg[16]_i_1_n_0
    SLICE_X84Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.187 r  I2C_CONTROLLER/r_PIXEL_COUNTER_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.187    I2C_CONTROLLER/r_PIXEL_COUNTER_reg[20]_i_1_n_0
    SLICE_X84Y133        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     5.502 r  I2C_CONTROLLER/r_PIXEL_COUNTER_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     5.502    I2C_CONTROLLER_n_29
    SLICE_X84Y133        FDRE                                         r  r_PIXEL_COUNTER_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50hz rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  i_clck (IN)
                         net (fo=0)                   0.000    20.000    CLOCK_50HZ/inst/i_clck
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  CLOCK_50HZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    CLOCK_50HZ/inst/i_clck_clk_50hz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  CLOCK_50HZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    CLOCK_50HZ/inst/clk_out1_clk_50hz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  CLOCK_50HZ/inst/clkout1_buf/O
                         net (fo=175, routed)         1.587    18.566    w_CLOCK_OUT1
    SLICE_X84Y133        FDRE                                         r  r_PIXEL_COUNTER_reg[27]/C
                         clock pessimism              0.576    19.142    
                         clock uncertainty           -0.084    19.058    
    SLICE_X84Y133        FDRE (Setup_fdre_C_D)        0.109    19.167    r_PIXEL_COUNTER_reg[27]
  -------------------------------------------------------------------
                         required time                         19.167    
                         arrival time                          -5.502    
  -------------------------------------------------------------------
                         slack                                 13.665    

Slack (MET) :             13.741ns  (required time - arrival time)
  Source:                 r_PIXEL_COUNTER_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50hz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            r_PIXEL_COUNTER_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50hz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50hz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50hz rise@20.000ns - clk_out1_clk_50hz rise@0.000ns)
  Data Path Delay:        6.264ns  (logic 2.371ns (37.849%)  route 3.893ns (62.151%))
  Logic Levels:           11  (CARRY4=7 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 18.566 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.838ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50hz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clck (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_50HZ/inst/i_clck
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK_50HZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLOCK_50HZ/inst/i_clck_clk_50hz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLOCK_50HZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLOCK_50HZ/inst/clk_out1_clk_50hz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLOCK_50HZ/inst/clkout1_buf/O
                         net (fo=175, routed)         1.702    -0.838    w_CLOCK_OUT1
    SLICE_X84Y130        FDRE                                         r  r_PIXEL_COUNTER_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y130        FDRE (Prop_fdre_C_Q)         0.518    -0.320 r  r_PIXEL_COUNTER_reg[12]/Q
                         net (fo=4, routed)           0.985     0.664    r_PIXEL_COUNTER_reg[12]
    SLICE_X87Y130        LUT3 (Prop_lut3_I0_O)        0.124     0.788 r  r_PIXEL_COUNTER[0]_i_25/O
                         net (fo=1, routed)           0.667     1.455    r_PIXEL_COUNTER[0]_i_25_n_0
    SLICE_X87Y130        LUT6 (Prop_lut6_I4_O)        0.124     1.579 r  r_PIXEL_COUNTER[0]_i_20/O
                         net (fo=2, routed)           0.911     2.490    r_PIXEL_COUNTER[0]_i_20_n_0
    SLICE_X87Y131        LUT6 (Prop_lut6_I5_O)        0.124     2.614 r  r_PIXEL_COUNTER[0]_i_18/O
                         net (fo=31, routed)          1.331     3.945    I2C_CONTROLLER/r_PIXEL_COUNTER_reg_3_sn_1
    SLICE_X84Y127        LUT6 (Prop_lut6_I4_O)        0.124     4.069 r  I2C_CONTROLLER/r_PIXEL_COUNTER[0]_i_9/O
                         net (fo=1, routed)           0.000     4.069    I2C_CONTROLLER/r_PIXEL_COUNTER[0]_i_9_n_0
    SLICE_X84Y127        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.602 r  I2C_CONTROLLER/r_PIXEL_COUNTER_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.602    I2C_CONTROLLER/r_PIXEL_COUNTER_reg[0]_i_2_n_0
    SLICE_X84Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.719 r  I2C_CONTROLLER/r_PIXEL_COUNTER_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.719    I2C_CONTROLLER/r_PIXEL_COUNTER_reg[4]_i_1_n_0
    SLICE_X84Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.836 r  I2C_CONTROLLER/r_PIXEL_COUNTER_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.836    I2C_CONTROLLER/r_PIXEL_COUNTER_reg[8]_i_1_n_0
    SLICE_X84Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.953 r  I2C_CONTROLLER/r_PIXEL_COUNTER_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.953    I2C_CONTROLLER/r_PIXEL_COUNTER_reg[12]_i_1_n_0
    SLICE_X84Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.070 r  I2C_CONTROLLER/r_PIXEL_COUNTER_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.070    I2C_CONTROLLER/r_PIXEL_COUNTER_reg[16]_i_1_n_0
    SLICE_X84Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.187 r  I2C_CONTROLLER/r_PIXEL_COUNTER_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.187    I2C_CONTROLLER/r_PIXEL_COUNTER_reg[20]_i_1_n_0
    SLICE_X84Y133        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.426 r  I2C_CONTROLLER/r_PIXEL_COUNTER_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     5.426    I2C_CONTROLLER_n_30
    SLICE_X84Y133        FDRE                                         r  r_PIXEL_COUNTER_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50hz rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  i_clck (IN)
                         net (fo=0)                   0.000    20.000    CLOCK_50HZ/inst/i_clck
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  CLOCK_50HZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    CLOCK_50HZ/inst/i_clck_clk_50hz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  CLOCK_50HZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    CLOCK_50HZ/inst/clk_out1_clk_50hz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  CLOCK_50HZ/inst/clkout1_buf/O
                         net (fo=175, routed)         1.587    18.566    w_CLOCK_OUT1
    SLICE_X84Y133        FDRE                                         r  r_PIXEL_COUNTER_reg[26]/C
                         clock pessimism              0.576    19.142    
                         clock uncertainty           -0.084    19.058    
    SLICE_X84Y133        FDRE (Setup_fdre_C_D)        0.109    19.167    r_PIXEL_COUNTER_reg[26]
  -------------------------------------------------------------------
                         required time                         19.167    
                         arrival time                          -5.426    
  -------------------------------------------------------------------
                         slack                                 13.741    

Slack (MET) :             13.761ns  (required time - arrival time)
  Source:                 r_PIXEL_COUNTER_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50hz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            r_PIXEL_COUNTER_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50hz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50hz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50hz rise@20.000ns - clk_out1_clk_50hz rise@0.000ns)
  Data Path Delay:        6.244ns  (logic 2.351ns (37.650%)  route 3.893ns (62.350%))
  Logic Levels:           11  (CARRY4=7 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 18.566 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.838ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50hz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clck (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_50HZ/inst/i_clck
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK_50HZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLOCK_50HZ/inst/i_clck_clk_50hz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLOCK_50HZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLOCK_50HZ/inst/clk_out1_clk_50hz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLOCK_50HZ/inst/clkout1_buf/O
                         net (fo=175, routed)         1.702    -0.838    w_CLOCK_OUT1
    SLICE_X84Y130        FDRE                                         r  r_PIXEL_COUNTER_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y130        FDRE (Prop_fdre_C_Q)         0.518    -0.320 r  r_PIXEL_COUNTER_reg[12]/Q
                         net (fo=4, routed)           0.985     0.664    r_PIXEL_COUNTER_reg[12]
    SLICE_X87Y130        LUT3 (Prop_lut3_I0_O)        0.124     0.788 r  r_PIXEL_COUNTER[0]_i_25/O
                         net (fo=1, routed)           0.667     1.455    r_PIXEL_COUNTER[0]_i_25_n_0
    SLICE_X87Y130        LUT6 (Prop_lut6_I4_O)        0.124     1.579 r  r_PIXEL_COUNTER[0]_i_20/O
                         net (fo=2, routed)           0.911     2.490    r_PIXEL_COUNTER[0]_i_20_n_0
    SLICE_X87Y131        LUT6 (Prop_lut6_I5_O)        0.124     2.614 r  r_PIXEL_COUNTER[0]_i_18/O
                         net (fo=31, routed)          1.331     3.945    I2C_CONTROLLER/r_PIXEL_COUNTER_reg_3_sn_1
    SLICE_X84Y127        LUT6 (Prop_lut6_I4_O)        0.124     4.069 r  I2C_CONTROLLER/r_PIXEL_COUNTER[0]_i_9/O
                         net (fo=1, routed)           0.000     4.069    I2C_CONTROLLER/r_PIXEL_COUNTER[0]_i_9_n_0
    SLICE_X84Y127        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.602 r  I2C_CONTROLLER/r_PIXEL_COUNTER_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.602    I2C_CONTROLLER/r_PIXEL_COUNTER_reg[0]_i_2_n_0
    SLICE_X84Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.719 r  I2C_CONTROLLER/r_PIXEL_COUNTER_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.719    I2C_CONTROLLER/r_PIXEL_COUNTER_reg[4]_i_1_n_0
    SLICE_X84Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.836 r  I2C_CONTROLLER/r_PIXEL_COUNTER_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.836    I2C_CONTROLLER/r_PIXEL_COUNTER_reg[8]_i_1_n_0
    SLICE_X84Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.953 r  I2C_CONTROLLER/r_PIXEL_COUNTER_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.953    I2C_CONTROLLER/r_PIXEL_COUNTER_reg[12]_i_1_n_0
    SLICE_X84Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.070 r  I2C_CONTROLLER/r_PIXEL_COUNTER_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.070    I2C_CONTROLLER/r_PIXEL_COUNTER_reg[16]_i_1_n_0
    SLICE_X84Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.187 r  I2C_CONTROLLER/r_PIXEL_COUNTER_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.187    I2C_CONTROLLER/r_PIXEL_COUNTER_reg[20]_i_1_n_0
    SLICE_X84Y133        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     5.406 r  I2C_CONTROLLER/r_PIXEL_COUNTER_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     5.406    I2C_CONTROLLER_n_32
    SLICE_X84Y133        FDRE                                         r  r_PIXEL_COUNTER_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50hz rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  i_clck (IN)
                         net (fo=0)                   0.000    20.000    CLOCK_50HZ/inst/i_clck
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  CLOCK_50HZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    CLOCK_50HZ/inst/i_clck_clk_50hz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  CLOCK_50HZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    CLOCK_50HZ/inst/clk_out1_clk_50hz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  CLOCK_50HZ/inst/clkout1_buf/O
                         net (fo=175, routed)         1.587    18.566    w_CLOCK_OUT1
    SLICE_X84Y133        FDRE                                         r  r_PIXEL_COUNTER_reg[24]/C
                         clock pessimism              0.576    19.142    
                         clock uncertainty           -0.084    19.058    
    SLICE_X84Y133        FDRE (Setup_fdre_C_D)        0.109    19.167    r_PIXEL_COUNTER_reg[24]
  -------------------------------------------------------------------
                         required time                         19.167    
                         arrival time                          -5.406    
  -------------------------------------------------------------------
                         slack                                 13.761    

Slack (MET) :             13.773ns  (required time - arrival time)
  Source:                 r_PIXEL_COUNTER_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50hz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            r_PIXEL_COUNTER_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50hz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50hz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50hz rise@20.000ns - clk_out1_clk_50hz rise@0.000ns)
  Data Path Delay:        6.231ns  (logic 2.338ns (37.519%)  route 3.893ns (62.481%))
  Logic Levels:           10  (CARRY4=6 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.435ns = ( 18.565 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.838ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50hz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clck (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_50HZ/inst/i_clck
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK_50HZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLOCK_50HZ/inst/i_clck_clk_50hz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLOCK_50HZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLOCK_50HZ/inst/clk_out1_clk_50hz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLOCK_50HZ/inst/clkout1_buf/O
                         net (fo=175, routed)         1.702    -0.838    w_CLOCK_OUT1
    SLICE_X84Y130        FDRE                                         r  r_PIXEL_COUNTER_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y130        FDRE (Prop_fdre_C_Q)         0.518    -0.320 r  r_PIXEL_COUNTER_reg[12]/Q
                         net (fo=4, routed)           0.985     0.664    r_PIXEL_COUNTER_reg[12]
    SLICE_X87Y130        LUT3 (Prop_lut3_I0_O)        0.124     0.788 r  r_PIXEL_COUNTER[0]_i_25/O
                         net (fo=1, routed)           0.667     1.455    r_PIXEL_COUNTER[0]_i_25_n_0
    SLICE_X87Y130        LUT6 (Prop_lut6_I4_O)        0.124     1.579 r  r_PIXEL_COUNTER[0]_i_20/O
                         net (fo=2, routed)           0.911     2.490    r_PIXEL_COUNTER[0]_i_20_n_0
    SLICE_X87Y131        LUT6 (Prop_lut6_I5_O)        0.124     2.614 r  r_PIXEL_COUNTER[0]_i_18/O
                         net (fo=31, routed)          1.331     3.945    I2C_CONTROLLER/r_PIXEL_COUNTER_reg_3_sn_1
    SLICE_X84Y127        LUT6 (Prop_lut6_I4_O)        0.124     4.069 r  I2C_CONTROLLER/r_PIXEL_COUNTER[0]_i_9/O
                         net (fo=1, routed)           0.000     4.069    I2C_CONTROLLER/r_PIXEL_COUNTER[0]_i_9_n_0
    SLICE_X84Y127        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.602 r  I2C_CONTROLLER/r_PIXEL_COUNTER_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.602    I2C_CONTROLLER/r_PIXEL_COUNTER_reg[0]_i_2_n_0
    SLICE_X84Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.719 r  I2C_CONTROLLER/r_PIXEL_COUNTER_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.719    I2C_CONTROLLER/r_PIXEL_COUNTER_reg[4]_i_1_n_0
    SLICE_X84Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.836 r  I2C_CONTROLLER/r_PIXEL_COUNTER_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.836    I2C_CONTROLLER/r_PIXEL_COUNTER_reg[8]_i_1_n_0
    SLICE_X84Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.953 r  I2C_CONTROLLER/r_PIXEL_COUNTER_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.953    I2C_CONTROLLER/r_PIXEL_COUNTER_reg[12]_i_1_n_0
    SLICE_X84Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.070 r  I2C_CONTROLLER/r_PIXEL_COUNTER_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.070    I2C_CONTROLLER/r_PIXEL_COUNTER_reg[16]_i_1_n_0
    SLICE_X84Y132        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.393 r  I2C_CONTROLLER/r_PIXEL_COUNTER_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     5.393    I2C_CONTROLLER_n_27
    SLICE_X84Y132        FDRE                                         r  r_PIXEL_COUNTER_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50hz rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  i_clck (IN)
                         net (fo=0)                   0.000    20.000    CLOCK_50HZ/inst/i_clck
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  CLOCK_50HZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    CLOCK_50HZ/inst/i_clck_clk_50hz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  CLOCK_50HZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    CLOCK_50HZ/inst/clk_out1_clk_50hz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  CLOCK_50HZ/inst/clkout1_buf/O
                         net (fo=175, routed)         1.586    18.565    w_CLOCK_OUT1
    SLICE_X84Y132        FDRE                                         r  r_PIXEL_COUNTER_reg[21]/C
                         clock pessimism              0.576    19.141    
                         clock uncertainty           -0.084    19.057    
    SLICE_X84Y132        FDRE (Setup_fdre_C_D)        0.109    19.166    r_PIXEL_COUNTER_reg[21]
  -------------------------------------------------------------------
                         required time                         19.166    
                         arrival time                          -5.393    
  -------------------------------------------------------------------
                         slack                                 13.773    

Slack (MET) :             13.781ns  (required time - arrival time)
  Source:                 r_PIXEL_COUNTER_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50hz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            r_PIXEL_COUNTER_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50hz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50hz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50hz rise@20.000ns - clk_out1_clk_50hz rise@0.000ns)
  Data Path Delay:        6.223ns  (logic 2.330ns (37.439%)  route 3.893ns (62.561%))
  Logic Levels:           10  (CARRY4=6 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.435ns = ( 18.565 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.838ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50hz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clck (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_50HZ/inst/i_clck
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK_50HZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLOCK_50HZ/inst/i_clck_clk_50hz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLOCK_50HZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLOCK_50HZ/inst/clk_out1_clk_50hz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLOCK_50HZ/inst/clkout1_buf/O
                         net (fo=175, routed)         1.702    -0.838    w_CLOCK_OUT1
    SLICE_X84Y130        FDRE                                         r  r_PIXEL_COUNTER_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y130        FDRE (Prop_fdre_C_Q)         0.518    -0.320 r  r_PIXEL_COUNTER_reg[12]/Q
                         net (fo=4, routed)           0.985     0.664    r_PIXEL_COUNTER_reg[12]
    SLICE_X87Y130        LUT3 (Prop_lut3_I0_O)        0.124     0.788 r  r_PIXEL_COUNTER[0]_i_25/O
                         net (fo=1, routed)           0.667     1.455    r_PIXEL_COUNTER[0]_i_25_n_0
    SLICE_X87Y130        LUT6 (Prop_lut6_I4_O)        0.124     1.579 r  r_PIXEL_COUNTER[0]_i_20/O
                         net (fo=2, routed)           0.911     2.490    r_PIXEL_COUNTER[0]_i_20_n_0
    SLICE_X87Y131        LUT6 (Prop_lut6_I5_O)        0.124     2.614 r  r_PIXEL_COUNTER[0]_i_18/O
                         net (fo=31, routed)          1.331     3.945    I2C_CONTROLLER/r_PIXEL_COUNTER_reg_3_sn_1
    SLICE_X84Y127        LUT6 (Prop_lut6_I4_O)        0.124     4.069 r  I2C_CONTROLLER/r_PIXEL_COUNTER[0]_i_9/O
                         net (fo=1, routed)           0.000     4.069    I2C_CONTROLLER/r_PIXEL_COUNTER[0]_i_9_n_0
    SLICE_X84Y127        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.602 r  I2C_CONTROLLER/r_PIXEL_COUNTER_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.602    I2C_CONTROLLER/r_PIXEL_COUNTER_reg[0]_i_2_n_0
    SLICE_X84Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.719 r  I2C_CONTROLLER/r_PIXEL_COUNTER_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.719    I2C_CONTROLLER/r_PIXEL_COUNTER_reg[4]_i_1_n_0
    SLICE_X84Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.836 r  I2C_CONTROLLER/r_PIXEL_COUNTER_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.836    I2C_CONTROLLER/r_PIXEL_COUNTER_reg[8]_i_1_n_0
    SLICE_X84Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.953 r  I2C_CONTROLLER/r_PIXEL_COUNTER_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.953    I2C_CONTROLLER/r_PIXEL_COUNTER_reg[12]_i_1_n_0
    SLICE_X84Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.070 r  I2C_CONTROLLER/r_PIXEL_COUNTER_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.070    I2C_CONTROLLER/r_PIXEL_COUNTER_reg[16]_i_1_n_0
    SLICE_X84Y132        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     5.385 r  I2C_CONTROLLER/r_PIXEL_COUNTER_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     5.385    I2C_CONTROLLER_n_25
    SLICE_X84Y132        FDRE                                         r  r_PIXEL_COUNTER_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50hz rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  i_clck (IN)
                         net (fo=0)                   0.000    20.000    CLOCK_50HZ/inst/i_clck
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  CLOCK_50HZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    CLOCK_50HZ/inst/i_clck_clk_50hz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  CLOCK_50HZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    CLOCK_50HZ/inst/clk_out1_clk_50hz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  CLOCK_50HZ/inst/clkout1_buf/O
                         net (fo=175, routed)         1.586    18.565    w_CLOCK_OUT1
    SLICE_X84Y132        FDRE                                         r  r_PIXEL_COUNTER_reg[23]/C
                         clock pessimism              0.576    19.141    
                         clock uncertainty           -0.084    19.057    
    SLICE_X84Y132        FDRE (Setup_fdre_C_D)        0.109    19.166    r_PIXEL_COUNTER_reg[23]
  -------------------------------------------------------------------
                         required time                         19.166    
                         arrival time                          -5.385    
  -------------------------------------------------------------------
                         slack                                 13.781    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 I2C_CONTROLLER/count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50hz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            I2C_CONTROLLER/count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50hz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50hz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50hz rise@0.000ns - clk_out1_clk_50hz rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.526%)  route 0.121ns (39.474%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50hz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clck (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_50HZ/inst/i_clck
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK_50HZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK_50HZ/inst/i_clck_clk_50hz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLOCK_50HZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLOCK_50HZ/inst/clk_out1_clk_50hz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK_50HZ/inst/clkout1_buf/O
                         net (fo=175, routed)         0.597    -0.567    I2C_CONTROLLER/clk_out1
    SLICE_X89Y135        FDRE                                         r  I2C_CONTROLLER/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y135        FDRE (Prop_fdre_C_Q)         0.141    -0.426 f  I2C_CONTROLLER/count_reg[5]/Q
                         net (fo=7, routed)           0.121    -0.305    I2C_CONTROLLER/count_reg_n_0_[5]
    SLICE_X88Y135        LUT6 (Prop_lut6_I0_O)        0.045    -0.260 r  I2C_CONTROLLER/count[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.260    I2C_CONTROLLER/count[2]
    SLICE_X88Y135        FDRE                                         r  I2C_CONTROLLER/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50hz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clck (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_50HZ/inst/i_clck
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK_50HZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK_50HZ/inst/i_clck_clk_50hz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLOCK_50HZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLOCK_50HZ/inst/clk_out1_clk_50hz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK_50HZ/inst/clkout1_buf/O
                         net (fo=175, routed)         0.867    -0.805    I2C_CONTROLLER/clk_out1
    SLICE_X88Y135        FDRE                                         r  I2C_CONTROLLER/count_reg[2]/C
                         clock pessimism              0.251    -0.554    
    SLICE_X88Y135        FDRE (Hold_fdre_C_D)         0.120    -0.434    I2C_CONTROLLER/count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.434    
                         arrival time                          -0.260    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 I2C_CONTROLLER/FSM_onehot_state_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50hz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            I2C_CONTROLLER/sda_int_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50hz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50hz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50hz rise@0.000ns - clk_out1_clk_50hz rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.186ns (58.647%)  route 0.131ns (41.353%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50hz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clck (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_50HZ/inst/i_clck
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK_50HZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK_50HZ/inst/i_clck_clk_50hz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLOCK_50HZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLOCK_50HZ/inst/clk_out1_clk_50hz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK_50HZ/inst/clkout1_buf/O
                         net (fo=175, routed)         0.591    -0.573    I2C_CONTROLLER/clk_out1
    SLICE_X89Y128        FDRE                                         r  I2C_CONTROLLER/FSM_onehot_state_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y128        FDRE (Prop_fdre_C_Q)         0.141    -0.432 r  I2C_CONTROLLER/FSM_onehot_state_reg[5]/Q
                         net (fo=6, routed)           0.131    -0.301    I2C_CONTROLLER/FSM_onehot_state_reg_n_0_[5]
    SLICE_X88Y127        LUT6 (Prop_lut6_I2_O)        0.045    -0.256 r  I2C_CONTROLLER/sda_int_i_1/O
                         net (fo=1, routed)           0.000    -0.256    I2C_CONTROLLER/sda_int_i_1_n_0
    SLICE_X88Y127        FDRE                                         r  I2C_CONTROLLER/sda_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50hz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clck (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_50HZ/inst/i_clck
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK_50HZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK_50HZ/inst/i_clck_clk_50hz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLOCK_50HZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLOCK_50HZ/inst/clk_out1_clk_50hz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK_50HZ/inst/clkout1_buf/O
                         net (fo=175, routed)         0.859    -0.813    I2C_CONTROLLER/clk_out1
    SLICE_X88Y127        FDRE                                         r  I2C_CONTROLLER/sda_int_reg/C
                         clock pessimism              0.253    -0.560    
    SLICE_X88Y127        FDRE (Hold_fdre_C_D)         0.121    -0.439    I2C_CONTROLLER/sda_int_reg
  -------------------------------------------------------------------
                         required time                          0.439    
                         arrival time                          -0.256    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 I2C_CONTROLLER/bit_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50hz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            I2C_CONTROLLER/bit_cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50hz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50hz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50hz rise@0.000ns - clk_out1_clk_50hz rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.186ns (58.190%)  route 0.134ns (41.810%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50hz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clck (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_50HZ/inst/i_clck
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK_50HZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK_50HZ/inst/i_clck_clk_50hz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLOCK_50HZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLOCK_50HZ/inst/clk_out1_clk_50hz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK_50HZ/inst/clkout1_buf/O
                         net (fo=175, routed)         0.591    -0.573    I2C_CONTROLLER/clk_out1
    SLICE_X89Y127        FDRE                                         r  I2C_CONTROLLER/bit_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y127        FDRE (Prop_fdre_C_Q)         0.141    -0.432 r  I2C_CONTROLLER/bit_cnt_reg[0]/Q
                         net (fo=15, routed)          0.134    -0.299    I2C_CONTROLLER/bit_cnt__0[0]
    SLICE_X88Y127        LUT6 (Prop_lut6_I1_O)        0.045    -0.254 r  I2C_CONTROLLER/bit_cnt[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.254    I2C_CONTROLLER/bit_cnt[2]_i_1_n_0
    SLICE_X88Y127        FDRE                                         r  I2C_CONTROLLER/bit_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50hz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clck (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_50HZ/inst/i_clck
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK_50HZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK_50HZ/inst/i_clck_clk_50hz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLOCK_50HZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLOCK_50HZ/inst/clk_out1_clk_50hz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK_50HZ/inst/clkout1_buf/O
                         net (fo=175, routed)         0.859    -0.813    I2C_CONTROLLER/clk_out1
    SLICE_X88Y127        FDRE                                         r  I2C_CONTROLLER/bit_cnt_reg[2]/C
                         clock pessimism              0.253    -0.560    
    SLICE_X88Y127        FDRE (Hold_fdre_C_D)         0.120    -0.440    I2C_CONTROLLER/bit_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.440    
                         arrival time                          -0.254    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 r_DATA_WR_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50hz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            I2C_CONTROLLER/data_tx_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50hz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50hz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50hz rise@0.000ns - clk_out1_clk_50hz rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.141ns (47.142%)  route 0.158ns (52.858%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50hz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clck (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_50HZ/inst/i_clck
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK_50HZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK_50HZ/inst/i_clck_clk_50hz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLOCK_50HZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLOCK_50HZ/inst/clk_out1_clk_50hz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK_50HZ/inst/clkout1_buf/O
                         net (fo=175, routed)         0.590    -0.574    w_CLOCK_OUT1
    SLICE_X83Y127        FDRE                                         r  r_DATA_WR_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y127        FDRE (Prop_fdre_C_Q)         0.141    -0.433 r  r_DATA_WR_reg[3]/Q
                         net (fo=2, routed)           0.158    -0.275    I2C_CONTROLLER/Q[3]
    SLICE_X87Y127        FDRE                                         r  I2C_CONTROLLER/data_tx_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50hz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clck (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_50HZ/inst/i_clck
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK_50HZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK_50HZ/inst/i_clck_clk_50hz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLOCK_50HZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLOCK_50HZ/inst/clk_out1_clk_50hz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK_50HZ/inst/clkout1_buf/O
                         net (fo=175, routed)         0.859    -0.813    I2C_CONTROLLER/clk_out1
    SLICE_X87Y127        FDRE                                         r  I2C_CONTROLLER/data_tx_reg[3]/C
                         clock pessimism              0.275    -0.538    
    SLICE_X87Y127        FDRE (Hold_fdre_C_D)         0.070    -0.468    I2C_CONTROLLER/data_tx_reg[3]
  -------------------------------------------------------------------
                         required time                          0.468    
                         arrival time                          -0.275    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 I2C_CONTROLLER/data_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50hz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            I2C_CONTROLLER/scl_ena_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50hz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50hz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50hz rise@0.000ns - clk_out1_clk_50hz rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.186ns (61.076%)  route 0.119ns (38.924%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50hz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clck (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_50HZ/inst/i_clck
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK_50HZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK_50HZ/inst/i_clck_clk_50hz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLOCK_50HZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLOCK_50HZ/inst/clk_out1_clk_50hz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK_50HZ/inst/clkout1_buf/O
                         net (fo=175, routed)         0.597    -0.567    I2C_CONTROLLER/clk_out1
    SLICE_X89Y135        FDRE                                         r  I2C_CONTROLLER/data_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y135        FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  I2C_CONTROLLER/data_clk_reg/Q
                         net (fo=6, routed)           0.119    -0.308    I2C_CONTROLLER/data_clk_reg_n_0
    SLICE_X89Y134        LUT5 (Prop_lut5_I0_O)        0.045    -0.263 r  I2C_CONTROLLER/scl_ena_i_1/O
                         net (fo=1, routed)           0.000    -0.263    I2C_CONTROLLER/scl_ena_i_1_n_0
    SLICE_X89Y134        FDRE                                         r  I2C_CONTROLLER/scl_ena_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50hz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clck (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_50HZ/inst/i_clck
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK_50HZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK_50HZ/inst/i_clck_clk_50hz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLOCK_50HZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLOCK_50HZ/inst/clk_out1_clk_50hz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK_50HZ/inst/clkout1_buf/O
                         net (fo=175, routed)         0.866    -0.806    I2C_CONTROLLER/clk_out1
    SLICE_X89Y134        FDRE                                         r  I2C_CONTROLLER/scl_ena_reg/C
                         clock pessimism              0.253    -0.553    
    SLICE_X89Y134        FDRE (Hold_fdre_C_D)         0.092    -0.461    I2C_CONTROLLER/scl_ena_reg
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.263    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 I2C_CONTROLLER/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50hz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            I2C_CONTROLLER/scl_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50hz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50hz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50hz rise@0.000ns - clk_out1_clk_50hz rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.209ns (68.171%)  route 0.098ns (31.829%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50hz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clck (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_50HZ/inst/i_clck
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK_50HZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK_50HZ/inst/i_clck_clk_50hz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLOCK_50HZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLOCK_50HZ/inst/clk_out1_clk_50hz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK_50HZ/inst/clkout1_buf/O
                         net (fo=175, routed)         0.597    -0.567    I2C_CONTROLLER/clk_out1
    SLICE_X88Y136        FDRE                                         r  I2C_CONTROLLER/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y136        FDRE (Prop_fdre_C_Q)         0.164    -0.403 r  I2C_CONTROLLER/count_reg[6]/Q
                         net (fo=10, routed)          0.098    -0.306    I2C_CONTROLLER/count_reg_n_0_[6]
    SLICE_X89Y136        LUT6 (Prop_lut6_I0_O)        0.045    -0.261 r  I2C_CONTROLLER/scl_clk_i_1/O
                         net (fo=1, routed)           0.000    -0.261    I2C_CONTROLLER/scl_clk
    SLICE_X89Y136        FDRE                                         r  I2C_CONTROLLER/scl_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50hz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clck (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_50HZ/inst/i_clck
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK_50HZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK_50HZ/inst/i_clck_clk_50hz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLOCK_50HZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLOCK_50HZ/inst/clk_out1_clk_50hz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK_50HZ/inst/clkout1_buf/O
                         net (fo=175, routed)         0.867    -0.805    I2C_CONTROLLER/clk_out1
    SLICE_X89Y136        FDRE                                         r  I2C_CONTROLLER/scl_clk_reg/C
                         clock pessimism              0.251    -0.554    
    SLICE_X89Y136        FDRE (Hold_fdre_C_D)         0.091    -0.463    I2C_CONTROLLER/scl_clk_reg
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                          -0.261    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 I2C_CONTROLLER/stretch_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50hz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            I2C_CONTROLLER/count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50hz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50hz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50hz rise@0.000ns - clk_out1_clk_50hz rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.186ns (50.392%)  route 0.183ns (49.608%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50hz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clck (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_50HZ/inst/i_clck
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK_50HZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK_50HZ/inst/i_clck_clk_50hz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLOCK_50HZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLOCK_50HZ/inst/clk_out1_clk_50hz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK_50HZ/inst/clkout1_buf/O
                         net (fo=175, routed)         0.597    -0.567    I2C_CONTROLLER/clk_out1
    SLICE_X89Y136        FDRE                                         r  I2C_CONTROLLER/stretch_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y136        FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  I2C_CONTROLLER/stretch_reg/Q
                         net (fo=10, routed)          0.183    -0.243    I2C_CONTROLLER/stretch_reg_n_0
    SLICE_X88Y136        LUT6 (Prop_lut6_I5_O)        0.045    -0.198 r  I2C_CONTROLLER/count[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.198    I2C_CONTROLLER/count[1]
    SLICE_X88Y136        FDRE                                         r  I2C_CONTROLLER/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50hz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clck (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_50HZ/inst/i_clck
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK_50HZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK_50HZ/inst/i_clck_clk_50hz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLOCK_50HZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLOCK_50HZ/inst/clk_out1_clk_50hz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK_50HZ/inst/clkout1_buf/O
                         net (fo=175, routed)         0.867    -0.805    I2C_CONTROLLER/clk_out1
    SLICE_X88Y136        FDRE                                         r  I2C_CONTROLLER/count_reg[1]/C
                         clock pessimism              0.251    -0.554    
    SLICE_X88Y136        FDRE (Hold_fdre_C_D)         0.121    -0.433    I2C_CONTROLLER/count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.433    
                         arrival time                          -0.198    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 I2C_CONTROLLER/stretch_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50hz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            I2C_CONTROLLER/count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50hz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50hz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50hz rise@0.000ns - clk_out1_clk_50hz rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.186ns (50.256%)  route 0.184ns (49.744%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50hz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clck (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_50HZ/inst/i_clck
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK_50HZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK_50HZ/inst/i_clck_clk_50hz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLOCK_50HZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLOCK_50HZ/inst/clk_out1_clk_50hz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK_50HZ/inst/clkout1_buf/O
                         net (fo=175, routed)         0.597    -0.567    I2C_CONTROLLER/clk_out1
    SLICE_X89Y136        FDRE                                         r  I2C_CONTROLLER/stretch_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y136        FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  I2C_CONTROLLER/stretch_reg/Q
                         net (fo=10, routed)          0.184    -0.242    I2C_CONTROLLER/stretch_reg_n_0
    SLICE_X88Y136        LUT6 (Prop_lut6_I4_O)        0.045    -0.197 r  I2C_CONTROLLER/count[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.197    I2C_CONTROLLER/count[0]
    SLICE_X88Y136        FDRE                                         r  I2C_CONTROLLER/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50hz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clck (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_50HZ/inst/i_clck
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK_50HZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK_50HZ/inst/i_clck_clk_50hz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLOCK_50HZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLOCK_50HZ/inst/clk_out1_clk_50hz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK_50HZ/inst/clkout1_buf/O
                         net (fo=175, routed)         0.867    -0.805    I2C_CONTROLLER/clk_out1
    SLICE_X88Y136        FDRE                                         r  I2C_CONTROLLER/count_reg[0]/C
                         clock pessimism              0.251    -0.554    
    SLICE_X88Y136        FDRE (Hold_fdre_C_D)         0.120    -0.434    I2C_CONTROLLER/count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.434    
                         arrival time                          -0.197    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 I2C_CONTROLLER/data_clk_prev_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50hz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            I2C_CONTROLLER/bit_cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50hz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50hz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50hz rise@0.000ns - clk_out1_clk_50hz rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.227ns (68.953%)  route 0.102ns (31.047%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50hz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clck (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_50HZ/inst/i_clck
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK_50HZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK_50HZ/inst/i_clck_clk_50hz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLOCK_50HZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLOCK_50HZ/inst/clk_out1_clk_50hz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK_50HZ/inst/clkout1_buf/O
                         net (fo=175, routed)         0.591    -0.573    I2C_CONTROLLER/clk_out1
    SLICE_X89Y127        FDRE                                         r  I2C_CONTROLLER/data_clk_prev_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y127        FDRE (Prop_fdre_C_Q)         0.128    -0.445 r  I2C_CONTROLLER/data_clk_prev_reg/Q
                         net (fo=7, routed)           0.102    -0.343    I2C_CONTROLLER/data_clk_prev
    SLICE_X89Y127        LUT6 (Prop_lut6_I1_O)        0.099    -0.244 r  I2C_CONTROLLER/bit_cnt[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.244    I2C_CONTROLLER/bit_cnt[1]_i_1_n_0
    SLICE_X89Y127        FDRE                                         r  I2C_CONTROLLER/bit_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50hz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clck (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_50HZ/inst/i_clck
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK_50HZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK_50HZ/inst/i_clck_clk_50hz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLOCK_50HZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLOCK_50HZ/inst/clk_out1_clk_50hz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK_50HZ/inst/clkout1_buf/O
                         net (fo=175, routed)         0.859    -0.813    I2C_CONTROLLER/clk_out1
    SLICE_X89Y127        FDRE                                         r  I2C_CONTROLLER/bit_cnt_reg[1]/C
                         clock pessimism              0.240    -0.573    
    SLICE_X89Y127        FDRE (Hold_fdre_C_D)         0.092    -0.481    I2C_CONTROLLER/bit_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.481    
                         arrival time                          -0.244    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 I2C_CONTROLLER/data_clk_prev_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50hz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            I2C_CONTROLLER/bit_cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50hz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50hz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50hz rise@0.000ns - clk_out1_clk_50hz rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.227ns (68.745%)  route 0.103ns (31.255%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50hz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clck (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_50HZ/inst/i_clck
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK_50HZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK_50HZ/inst/i_clck_clk_50hz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLOCK_50HZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLOCK_50HZ/inst/clk_out1_clk_50hz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK_50HZ/inst/clkout1_buf/O
                         net (fo=175, routed)         0.591    -0.573    I2C_CONTROLLER/clk_out1
    SLICE_X89Y127        FDRE                                         r  I2C_CONTROLLER/data_clk_prev_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y127        FDRE (Prop_fdre_C_Q)         0.128    -0.445 r  I2C_CONTROLLER/data_clk_prev_reg/Q
                         net (fo=7, routed)           0.103    -0.342    I2C_CONTROLLER/data_clk_prev
    SLICE_X89Y127        LUT5 (Prop_lut5_I3_O)        0.099    -0.243 r  I2C_CONTROLLER/bit_cnt[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.243    I2C_CONTROLLER/bit_cnt[0]_i_1_n_0
    SLICE_X89Y127        FDRE                                         r  I2C_CONTROLLER/bit_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50hz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clck (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_50HZ/inst/i_clck
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK_50HZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK_50HZ/inst/i_clck_clk_50hz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLOCK_50HZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLOCK_50HZ/inst/clk_out1_clk_50hz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK_50HZ/inst/clkout1_buf/O
                         net (fo=175, routed)         0.859    -0.813    I2C_CONTROLLER/clk_out1
    SLICE_X89Y127        FDRE                                         r  I2C_CONTROLLER/bit_cnt_reg[0]/C
                         clock pessimism              0.240    -0.573    
    SLICE_X89Y127        FDRE (Hold_fdre_C_D)         0.091    -0.482    I2C_CONTROLLER/bit_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          0.482    
                         arrival time                          -0.243    
  -------------------------------------------------------------------
                         slack                                  0.239    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_50hz
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { CLOCK_50HZ/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y16   CLOCK_50HZ/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y2  CLOCK_50HZ/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X81Y126    r_COM_COUNTER_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X81Y128    r_COM_COUNTER_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X81Y128    r_COM_COUNTER_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X81Y129    r_COM_COUNTER_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X81Y129    r_COM_COUNTER_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X81Y129    r_COM_COUNTER_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X81Y129    r_COM_COUNTER_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X81Y130    r_COM_COUNTER_reg[16]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y2  CLOCK_50HZ/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X81Y126    r_COM_COUNTER_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X81Y126    r_COM_COUNTER_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X81Y128    r_COM_COUNTER_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X81Y128    r_COM_COUNTER_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X81Y128    r_COM_COUNTER_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X81Y128    r_COM_COUNTER_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X81Y129    r_COM_COUNTER_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X81Y129    r_COM_COUNTER_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X81Y129    r_COM_COUNTER_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X81Y129    r_COM_COUNTER_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X81Y126    r_COM_COUNTER_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X81Y126    r_COM_COUNTER_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X81Y128    r_COM_COUNTER_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X81Y128    r_COM_COUNTER_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X81Y128    r_COM_COUNTER_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X81Y128    r_COM_COUNTER_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X81Y129    r_COM_COUNTER_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X81Y129    r_COM_COUNTER_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X81Y129    r_COM_COUNTER_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X81Y129    r_COM_COUNTER_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_50hz
  To Clock:  clkfbout_clk_50hz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_50hz
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLOCK_50HZ/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   CLOCK_50HZ/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  CLOCK_50HZ/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  CLOCK_50HZ/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  CLOCK_50HZ/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  CLOCK_50HZ/inst/mmcm_adv_inst/CLKFBOUT



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_50hz
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 I2C_CONTROLLER/FSM_onehot_state_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50hz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            o_oled_sda
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.600ns  (logic 4.506ns (59.296%)  route 3.093ns (40.704%))
  Logic Levels:           2  (LUT4=1 OBUFT=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50hz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clck (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_50HZ/inst/i_clck
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK_50HZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLOCK_50HZ/inst/i_clck_clk_50hz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLOCK_50HZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLOCK_50HZ/inst/clk_out1_clk_50hz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLOCK_50HZ/inst/clkout1_buf/O
                         net (fo=175, routed)         1.702    -0.838    I2C_CONTROLLER/clk_out1
    SLICE_X88Y128        FDRE                                         r  I2C_CONTROLLER/FSM_onehot_state_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y128        FDRE (Prop_fdre_C_Q)         0.478    -0.360 r  I2C_CONTROLLER/FSM_onehot_state_reg[8]/Q
                         net (fo=5, routed)           0.889     0.528    I2C_CONTROLLER/FSM_onehot_state_reg_n_0_[8]
    SLICE_X89Y134        LUT4 (Prop_lut4_I1_O)        0.327     0.855 f  I2C_CONTROLLER/o_oled_sda_OBUFT_inst_i_2/O
                         net (fo=1, routed)           2.205     3.060    o_oled_sda_TRI
    F5                   OBUFT (TriStatE_obuft_T_O)
                                                      3.701     6.762 r  o_oled_sda_OBUFT_inst/O
                         net (fo=0)                   0.000     6.762    o_oled_sda
    F5                                                                r  o_oled_sda (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 I2C_CONTROLLER/scl_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50hz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            o_oled_scl
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.661ns  (logic 4.147ns (62.253%)  route 2.514ns (37.747%))
  Logic Levels:           2  (LUT2=1 OBUFT=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50hz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clck (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_50HZ/inst/i_clck
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK_50HZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLOCK_50HZ/inst/i_clck_clk_50hz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLOCK_50HZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLOCK_50HZ/inst/clk_out1_clk_50hz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLOCK_50HZ/inst/clkout1_buf/O
                         net (fo=175, routed)         1.711    -0.829    I2C_CONTROLLER/clk_out1
    SLICE_X89Y136        FDRE                                         r  I2C_CONTROLLER/scl_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y136        FDRE (Prop_fdre_C_Q)         0.456    -0.373 f  I2C_CONTROLLER/scl_clk_reg/Q
                         net (fo=1, routed)           0.847     0.474    I2C_CONTROLLER/scl_clk_reg_n_0
    SLICE_X89Y136        LUT2 (Prop_lut2_I1_O)        0.124     0.598 f  I2C_CONTROLLER/o_oled_scl_IOBUF_inst_i_1/O
                         net (fo=1, routed)           1.667     2.265    o_oled_scl_IOBUF_inst/T
    D8                   OBUFT (TriStatE_obuft_T_O)
                                                      3.567     5.832 r  o_oled_scl_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     5.832    o_oled_scl
    D8                                                                r  o_oled_scl (INOUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 I2C_CONTROLLER/scl_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50hz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            o_oled_scl
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.905ns  (logic 1.010ns (53.007%)  route 0.895ns (46.993%))
  Logic Levels:           2  (LUT2=1 OBUFT=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50hz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clck (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_50HZ/inst/i_clck
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK_50HZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK_50HZ/inst/i_clck_clk_50hz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLOCK_50HZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLOCK_50HZ/inst/clk_out1_clk_50hz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK_50HZ/inst/clkout1_buf/O
                         net (fo=175, routed)         0.597    -0.567    I2C_CONTROLLER/clk_out1
    SLICE_X89Y136        FDRE                                         r  I2C_CONTROLLER/scl_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y136        FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  I2C_CONTROLLER/scl_clk_reg/Q
                         net (fo=1, routed)           0.280    -0.146    I2C_CONTROLLER/scl_clk_reg_n_0
    SLICE_X89Y136        LUT2 (Prop_lut2_I1_O)        0.045    -0.101 r  I2C_CONTROLLER/o_oled_scl_IOBUF_inst_i_1/O
                         net (fo=1, routed)           0.615     0.514    o_oled_scl_IOBUF_inst/T
    D8                   OBUFT (TriStatD_obuft_T_O)
                                                      0.824     1.338 r  o_oled_scl_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     1.338    o_oled_scl
    D8                                                                r  o_oled_scl (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 I2C_CONTROLLER/data_clk_prev_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50hz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            o_oled_sda
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.267ns  (logic 1.412ns (62.293%)  route 0.855ns (37.707%))
  Logic Levels:           2  (LUT4=1 OBUFT=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50hz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clck (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_50HZ/inst/i_clck
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK_50HZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK_50HZ/inst/i_clck_clk_50hz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLOCK_50HZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLOCK_50HZ/inst/clk_out1_clk_50hz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK_50HZ/inst/clkout1_buf/O
                         net (fo=175, routed)         0.591    -0.573    I2C_CONTROLLER/clk_out1
    SLICE_X89Y127        FDRE                                         r  I2C_CONTROLLER/data_clk_prev_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y127        FDRE (Prop_fdre_C_Q)         0.128    -0.445 r  I2C_CONTROLLER/data_clk_prev_reg/Q
                         net (fo=7, routed)           0.332    -0.113    I2C_CONTROLLER/data_clk_prev
    SLICE_X89Y134        LUT4 (Prop_lut4_I1_O)        0.099    -0.014 r  I2C_CONTROLLER/o_oled_sda_OBUFT_inst_i_1/O
                         net (fo=1, routed)           0.523     0.509    o_oled_sda_OBUF
    F5                   OBUFT (Prop_obuft_I_O)       1.185     1.694 r  o_oled_sda_OBUFT_inst/O
                         net (fo=0)                   0.000     1.694    o_oled_sda
    F5                                                                r  o_oled_sda (INOUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_50hz
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CLOCK_50HZ/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_50hz'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK_50HZ/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.396ns  (logic 0.029ns (2.077%)  route 1.367ns (97.923%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_50hz fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  i_clck (IN)
                         net (fo=0)                   0.000     5.000    CLOCK_50HZ/inst/i_clck
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  CLOCK_50HZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.918    CLOCK_50HZ/inst/i_clck_clk_50hz
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.163     2.755 f  CLOCK_50HZ/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.544     3.298    CLOCK_50HZ/inst/clkfbout_clk_50hz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     3.327 f  CLOCK_50HZ/inst/clkf_buf/O
                         net (fo=1, routed)           0.824     4.151    CLOCK_50HZ/inst/clkfbout_buf_clk_50hz
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   f  CLOCK_50HZ/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CLOCK_50HZ/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_50hz'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK_50HZ/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.236ns  (logic 0.091ns (2.812%)  route 3.145ns (97.188%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_50hz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clck (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_50HZ/inst/i_clck
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLOCK_50HZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    CLOCK_50HZ/inst/i_clck_clk_50hz
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.324    -4.751 r  CLOCK_50HZ/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.639    -3.112    CLOCK_50HZ/inst/clkfbout_clk_50hz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  CLOCK_50HZ/inst/clkf_buf/O
                         net (fo=1, routed)           1.506    -1.515    CLOCK_50HZ/inst/clkfbout_buf_clk_50hz
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   r  CLOCK_50HZ/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_50hz

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 o_oled_scl
                            (input port)
  Destination:            I2C_CONTROLLER/stretch_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50hz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.012ns  (logic 1.621ns (53.817%)  route 1.391ns (46.183%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.430ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.430ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D8                                                0.000     0.000 f  o_oled_scl (INOUT)
                         net (fo=1, unset)            0.000     0.000    o_oled_scl_IOBUF_inst/IO
    D8                   IBUF (Prop_ibuf_I_O)         1.497     1.497 f  o_oled_scl_IOBUF_inst/IBUF/O
                         net (fo=1, routed)           1.391     2.888    I2C_CONTROLLER/o_oled_scl_IBUF
    SLICE_X89Y136        LUT6 (Prop_lut6_I0_O)        0.124     3.012 r  I2C_CONTROLLER/stretch_i_1/O
                         net (fo=1, routed)           0.000     3.012    I2C_CONTROLLER/stretch_i_1_n_0
    SLICE_X89Y136        FDRE                                         r  I2C_CONTROLLER/stretch_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50hz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clck (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_50HZ/inst/i_clck
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLOCK_50HZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    CLOCK_50HZ/inst/i_clck_clk_50hz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  CLOCK_50HZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    CLOCK_50HZ/inst/clk_out1_clk_50hz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  CLOCK_50HZ/inst/clkout1_buf/O
                         net (fo=175, routed)         1.591    -1.430    I2C_CONTROLLER/clk_out1
    SLICE_X89Y136        FDRE                                         r  I2C_CONTROLLER/stretch_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 o_oled_scl
                            (input port)
  Destination:            I2C_CONTROLLER/stretch_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50hz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.836ns  (logic 0.309ns (37.001%)  route 0.527ns (62.999%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.805ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D8                                                0.000     0.000 f  o_oled_scl (INOUT)
                         net (fo=1, unset)            0.000     0.000    o_oled_scl_IOBUF_inst/IO
    D8                   IBUF (Prop_ibuf_I_O)         0.264     0.264 f  o_oled_scl_IOBUF_inst/IBUF/O
                         net (fo=1, routed)           0.527     0.791    I2C_CONTROLLER/o_oled_scl_IBUF
    SLICE_X89Y136        LUT6 (Prop_lut6_I0_O)        0.045     0.836 r  I2C_CONTROLLER/stretch_i_1/O
                         net (fo=1, routed)           0.000     0.836    I2C_CONTROLLER/stretch_i_1_n_0
    SLICE_X89Y136        FDRE                                         r  I2C_CONTROLLER/stretch_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50hz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clck (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_50HZ/inst/i_clck
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK_50HZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK_50HZ/inst/i_clck_clk_50hz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLOCK_50HZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLOCK_50HZ/inst/clk_out1_clk_50hz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK_50HZ/inst/clkout1_buf/O
                         net (fo=175, routed)         0.867    -0.805    I2C_CONTROLLER/clk_out1
    SLICE_X89Y136        FDRE                                         r  I2C_CONTROLLER/stretch_reg/C





