#! /usr/local/Cellar/icarus-verilog/10.0/bin/vvp
:ivl_version "10.0 (stable)" "(v10_0)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7fa9be40f3a0 .scope module, "ADDER_N_BIT_TB" "ADDER_N_BIT_TB" 2 3;
 .timescale 0 0;
v0x7fa9be42a150_0 .var "a", 3 0;
v0x7fa9be42a200_0 .var "b", 3 0;
v0x7fa9be42a2b0_0 .net "cout", 0 0, L_0x7fa9be42ce40;  1 drivers
v0x7fa9be42a380_0 .net "out", 3 0, L_0x7fa9be42c770;  1 drivers
S_0x7fa9be411c50 .scope module, "my_adder" "ADDER_N_BIT" 2 32, 3 3 0, S_0x7fa9be40f3a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 4 "out"
    .port_info 1 /OUTPUT 1 "cout"
    .port_info 2 /INPUT 4 "in_a"
    .port_info 3 /INPUT 4 "in_b"
P_0x7fa9be4122b0 .param/l "size" 0 3 4, +C4<00000000000000000000000000000100>;
L_0x107254008 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fa9be429d10_0 .net/2s *"_s32", 0 0, L_0x107254008;  1 drivers
v0x7fa9be429da0_0 .net "carry", 4 0, L_0x7fa9be42cce0;  1 drivers
v0x7fa9be429e30_0 .net "cout", 0 0, L_0x7fa9be42ce40;  alias, 1 drivers
v0x7fa9be429ec0_0 .net "in_a", 3 0, v0x7fa9be42a150_0;  1 drivers
v0x7fa9be429f70_0 .net "in_b", 3 0, v0x7fa9be42a200_0;  1 drivers
v0x7fa9be42a060_0 .net "out", 3 0, L_0x7fa9be42c770;  alias, 1 drivers
L_0x7fa9be42aae0 .part v0x7fa9be42a150_0, 0, 1;
L_0x7fa9be42ac00 .part v0x7fa9be42a200_0, 0, 1;
L_0x7fa9be42ad20 .part L_0x7fa9be42cce0, 0, 1;
L_0x7fa9be42b470 .part v0x7fa9be42a150_0, 1, 1;
L_0x7fa9be42b590 .part v0x7fa9be42a200_0, 1, 1;
L_0x7fa9be42b6b0 .part L_0x7fa9be42cce0, 1, 1;
L_0x7fa9be42bdc0 .part v0x7fa9be42a150_0, 2, 1;
L_0x7fa9be42bf60 .part v0x7fa9be42a200_0, 2, 1;
L_0x7fa9be42c100 .part L_0x7fa9be42cce0, 2, 1;
L_0x7fa9be42c770 .concat8 [ 1 1 1 1], L_0x7fa9be42a570, L_0x7fa9be42af00, L_0x7fa9be42b870, L_0x7fa9be42c240;
L_0x7fa9be42c980 .part v0x7fa9be42a150_0, 3, 1;
L_0x7fa9be42caa0 .part v0x7fa9be42a200_0, 3, 1;
L_0x7fa9be42cbc0 .part L_0x7fa9be42cce0, 3, 1;
LS_0x7fa9be42cce0_0_0 .concat8 [ 1 1 1 1], L_0x107254008, L_0x7fa9be42a9b0, L_0x7fa9be42b340, L_0x7fa9be42bc90;
LS_0x7fa9be42cce0_0_4 .concat8 [ 1 0 0 0], L_0x7fa9be42c640;
L_0x7fa9be42cce0 .concat8 [ 4 1 0 0], LS_0x7fa9be42cce0_0_0, LS_0x7fa9be42cce0_0_4;
L_0x7fa9be42ce40 .part L_0x7fa9be42cce0, 4, 1;
S_0x7fa9be414480 .scope generate, "genblk0001" "genblk0001" 3 14, 3 14 0, S_0x7fa9be411c50;
 .timescale 0 0;
P_0x7fa9be40fa20 .param/l "i" 0 3 14, +C4<011>;
S_0x7fa9be416cb0 .scope module, "my_adder" "FULL_ADDER" 3 16, 4 1 0, S_0x7fa9be414480;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "cout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "cin"
L_0x7fa9be42c320 .functor AND 1, L_0x7fa9be42c980, L_0x7fa9be42caa0, C4<1>, C4<1>;
L_0x7fa9be42c410 .functor AND 1, L_0x7fa9be42c980, L_0x7fa9be42cbc0, C4<1>, C4<1>;
L_0x7fa9be42c4c0 .functor OR 1, L_0x7fa9be42c320, L_0x7fa9be42c410, C4<0>, C4<0>;
L_0x7fa9be42c5b0 .functor AND 1, L_0x7fa9be42caa0, L_0x7fa9be42cbc0, C4<1>, C4<1>;
L_0x7fa9be42c640 .functor OR 1, L_0x7fa9be42c4c0, L_0x7fa9be42c5b0, C4<0>, C4<0>;
v0x7fa9be40f7f0_0 .net *"_s0", 2 0, L_0x7fa9be42c1a0;  1 drivers
v0x7fa9be4271c0_0 .net *"_s10", 0 0, L_0x7fa9be42c5b0;  1 drivers
v0x7fa9be427270_0 .net *"_s4", 0 0, L_0x7fa9be42c320;  1 drivers
v0x7fa9be427330_0 .net *"_s6", 0 0, L_0x7fa9be42c410;  1 drivers
v0x7fa9be4273e0_0 .net *"_s8", 0 0, L_0x7fa9be42c4c0;  1 drivers
v0x7fa9be4274d0_0 .net "a", 0 0, L_0x7fa9be42c980;  1 drivers
v0x7fa9be427570_0 .net "b", 0 0, L_0x7fa9be42caa0;  1 drivers
v0x7fa9be427610_0 .net "cin", 0 0, L_0x7fa9be42cbc0;  1 drivers
v0x7fa9be4276b0_0 .net "cout", 0 0, L_0x7fa9be42c640;  1 drivers
v0x7fa9be4277c0_0 .net "sum", 0 0, L_0x7fa9be42c240;  1 drivers
L_0x7fa9be42c1a0 .concat [ 1 1 1 0], L_0x7fa9be42cbc0, L_0x7fa9be42caa0, L_0x7fa9be42c980;
L_0x7fa9be42c240 .reduce/xor L_0x7fa9be42c1a0;
S_0x7fa9be4278d0 .scope generate, "genblk001" "genblk001" 3 14, 3 14 0, S_0x7fa9be411c50;
 .timescale 0 0;
P_0x7fa9be427a80 .param/l "i" 0 3 14, +C4<010>;
S_0x7fa9be427b00 .scope module, "my_adder" "FULL_ADDER" 3 16, 4 1 0, S_0x7fa9be4278d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "cout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "cin"
L_0x7fa9be42b950 .functor AND 1, L_0x7fa9be42bdc0, L_0x7fa9be42bf60, C4<1>, C4<1>;
L_0x7fa9be42ba60 .functor AND 1, L_0x7fa9be42bdc0, L_0x7fa9be42c100, C4<1>, C4<1>;
L_0x7fa9be42bb10 .functor OR 1, L_0x7fa9be42b950, L_0x7fa9be42ba60, C4<0>, C4<0>;
L_0x7fa9be42bc00 .functor AND 1, L_0x7fa9be42bf60, L_0x7fa9be42c100, C4<1>, C4<1>;
L_0x7fa9be42bc90 .functor OR 1, L_0x7fa9be42bb10, L_0x7fa9be42bc00, C4<0>, C4<0>;
v0x7fa9be427d30_0 .net *"_s0", 2 0, L_0x7fa9be42b7d0;  1 drivers
v0x7fa9be427dd0_0 .net *"_s10", 0 0, L_0x7fa9be42bc00;  1 drivers
v0x7fa9be427e80_0 .net *"_s4", 0 0, L_0x7fa9be42b950;  1 drivers
v0x7fa9be427f40_0 .net *"_s6", 0 0, L_0x7fa9be42ba60;  1 drivers
v0x7fa9be427ff0_0 .net *"_s8", 0 0, L_0x7fa9be42bb10;  1 drivers
v0x7fa9be4280e0_0 .net "a", 0 0, L_0x7fa9be42bdc0;  1 drivers
v0x7fa9be428180_0 .net "b", 0 0, L_0x7fa9be42bf60;  1 drivers
v0x7fa9be428220_0 .net "cin", 0 0, L_0x7fa9be42c100;  1 drivers
v0x7fa9be4282c0_0 .net "cout", 0 0, L_0x7fa9be42bc90;  1 drivers
v0x7fa9be4283d0_0 .net "sum", 0 0, L_0x7fa9be42b870;  1 drivers
L_0x7fa9be42b7d0 .concat [ 1 1 1 0], L_0x7fa9be42c100, L_0x7fa9be42bf60, L_0x7fa9be42bdc0;
L_0x7fa9be42b870 .reduce/xor L_0x7fa9be42b7d0;
S_0x7fa9be4284e0 .scope generate, "genblk01" "genblk01" 3 14, 3 14 0, S_0x7fa9be411c50;
 .timescale 0 0;
P_0x7fa9be428690 .param/l "i" 0 3 14, +C4<01>;
S_0x7fa9be428710 .scope module, "my_adder" "FULL_ADDER" 3 16, 4 1 0, S_0x7fa9be4284e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "cout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "cin"
L_0x7fa9be42b000 .functor AND 1, L_0x7fa9be42b470, L_0x7fa9be42b590, C4<1>, C4<1>;
L_0x7fa9be42b110 .functor AND 1, L_0x7fa9be42b470, L_0x7fa9be42b6b0, C4<1>, C4<1>;
L_0x7fa9be42b1c0 .functor OR 1, L_0x7fa9be42b000, L_0x7fa9be42b110, C4<0>, C4<0>;
L_0x7fa9be42b2b0 .functor AND 1, L_0x7fa9be42b590, L_0x7fa9be42b6b0, C4<1>, C4<1>;
L_0x7fa9be42b340 .functor OR 1, L_0x7fa9be42b1c0, L_0x7fa9be42b2b0, C4<0>, C4<0>;
v0x7fa9be428940_0 .net *"_s0", 2 0, L_0x7fa9be42ae40;  1 drivers
v0x7fa9be4289f0_0 .net *"_s10", 0 0, L_0x7fa9be42b2b0;  1 drivers
v0x7fa9be428aa0_0 .net *"_s4", 0 0, L_0x7fa9be42b000;  1 drivers
v0x7fa9be428b60_0 .net *"_s6", 0 0, L_0x7fa9be42b110;  1 drivers
v0x7fa9be428c10_0 .net *"_s8", 0 0, L_0x7fa9be42b1c0;  1 drivers
v0x7fa9be428d00_0 .net "a", 0 0, L_0x7fa9be42b470;  1 drivers
v0x7fa9be428da0_0 .net "b", 0 0, L_0x7fa9be42b590;  1 drivers
v0x7fa9be428e40_0 .net "cin", 0 0, L_0x7fa9be42b6b0;  1 drivers
v0x7fa9be428ee0_0 .net "cout", 0 0, L_0x7fa9be42b340;  1 drivers
v0x7fa9be428ff0_0 .net "sum", 0 0, L_0x7fa9be42af00;  1 drivers
L_0x7fa9be42ae40 .concat [ 1 1 1 0], L_0x7fa9be42b6b0, L_0x7fa9be42b590, L_0x7fa9be42b470;
L_0x7fa9be42af00 .reduce/xor L_0x7fa9be42ae40;
S_0x7fa9be429100 .scope generate, "genblk1" "genblk1" 3 14, 3 14 0, S_0x7fa9be411c50;
 .timescale 0 0;
P_0x7fa9be428ca0 .param/l "i" 0 3 14, +C4<00>;
S_0x7fa9be429310 .scope module, "my_adder" "FULL_ADDER" 3 16, 4 1 0, S_0x7fa9be429100;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "cout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "cin"
L_0x7fa9be42a670 .functor AND 1, L_0x7fa9be42aae0, L_0x7fa9be42ac00, C4<1>, C4<1>;
L_0x7fa9be42a780 .functor AND 1, L_0x7fa9be42aae0, L_0x7fa9be42ad20, C4<1>, C4<1>;
L_0x7fa9be42a830 .functor OR 1, L_0x7fa9be42a670, L_0x7fa9be42a780, C4<0>, C4<0>;
L_0x7fa9be42a920 .functor AND 1, L_0x7fa9be42ac00, L_0x7fa9be42ad20, C4<1>, C4<1>;
L_0x7fa9be42a9b0 .functor OR 1, L_0x7fa9be42a830, L_0x7fa9be42a920, C4<0>, C4<0>;
v0x7fa9be429540_0 .net *"_s0", 2 0, L_0x7fa9be42a430;  1 drivers
v0x7fa9be429600_0 .net *"_s10", 0 0, L_0x7fa9be42a920;  1 drivers
v0x7fa9be4296b0_0 .net *"_s4", 0 0, L_0x7fa9be42a670;  1 drivers
v0x7fa9be429770_0 .net *"_s6", 0 0, L_0x7fa9be42a780;  1 drivers
v0x7fa9be429820_0 .net *"_s8", 0 0, L_0x7fa9be42a830;  1 drivers
v0x7fa9be429910_0 .net "a", 0 0, L_0x7fa9be42aae0;  1 drivers
v0x7fa9be4299b0_0 .net "b", 0 0, L_0x7fa9be42ac00;  1 drivers
v0x7fa9be429a50_0 .net "cin", 0 0, L_0x7fa9be42ad20;  1 drivers
v0x7fa9be429af0_0 .net "cout", 0 0, L_0x7fa9be42a9b0;  1 drivers
v0x7fa9be429c00_0 .net "sum", 0 0, L_0x7fa9be42a570;  1 drivers
L_0x7fa9be42a430 .concat [ 1 1 1 0], L_0x7fa9be42ad20, L_0x7fa9be42ac00, L_0x7fa9be42aae0;
L_0x7fa9be42a570 .reduce/xor L_0x7fa9be42a430;
    .scope S_0x7fa9be40f3a0;
T_0 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7fa9be42a150_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7fa9be42a200_0, 0, 4;
    %delay 1, 0;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x7fa9be42a150_0, 0, 4;
    %delay 1, 0;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x7fa9be42a200_0, 0, 4;
    %delay 1, 0;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x7fa9be42a150_0, 0, 4;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x7fa9be42a200_0, 0, 4;
    %delay 1, 0;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x7fa9be42a150_0, 0, 4;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x7fa9be42a200_0, 0, 4;
    %end;
    .thread T_0;
    .scope S_0x7fa9be40f3a0;
T_1 ;
    %vpi_call 2 23 "$monitor", $time, "    a=%b, b=%b, out=%b, cout=%b", v0x7fa9be42a150_0, v0x7fa9be42a200_0, v0x7fa9be42a380_0, v0x7fa9be42a2b0_0 {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x7fa9be40f3a0;
T_2 ;
    %vpi_call 2 28 "$dumpfile", "ADDER_N_BIT_TB.vcd" {0 0 0};
    %vpi_call 2 29 "$dumpvars" {0 0 0};
    %end;
    .thread T_2;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "ADDER_N_BIT_TB.v";
    "./ADDER_N_BIT.v";
    "/Users/loreliegordon/Documents/UBCO/UBCO Year 4/ENGR 468 Advanced Digital Systems/Processor Project/src/ALU/FULL_ADDER/FULL_ADDER.v";
