<!DOCTYPE html>
<html xmlns="http://www.w3.org/1999/xhtml"><head><title>zprize_ntt_build_instructions (zprize.zprize_ntt_build_instructions)</title><link rel="stylesheet" href="../odoc.css"/><meta charset="utf-8"/><meta name="generator" content="odoc 2.1.1"/><meta name="viewport" content="width=device-width,initial-scale=1.0"/><script src="../highlight.pack.js"></script><script>hljs.initHighlightingOnLoad();</script></head><body class="odoc"><nav class="odoc-nav"><a href="index.html">Up</a> â€“ <a href="index.html">zprize</a> &#x00BB; zprize_ntt_build_instructions</nav><header class="odoc-preamble"><h2 id="zprize-ntt-build-instructions"><a href="#zprize-ntt-build-instructions" class="anchor"></a>Zprize NTT Build Instructions</h2><p>Note for judges:</p><p>If you're primarily interested in running the benchmark, please skip straight to the &quot;Running Randomized Tests&quot; section further down. For convenience, in our ZPrize submission tar, we have included the <code>.xclbin</code> files, so your don't need to rebuild them.</p></header><nav class="odoc-toc"><ul><li><a href="#building-the-verilog-files">Building the Verilog Files</a></li><li><a href="#setting-up-the-fpga-build-and-runtime-environment">Setting Up the FPGA Build and Runtime Environment</a></li><li><a href="#building-the-fpga-images">Building the FPGA Images</a></li><li><a href="#running-randomized-tests">Running Randomized Tests</a></li><li><a href="#running-test-against-test-files">Running Test against Test Files</a></li><li><a href="#benchmarking-latency">Benchmarking Latency</a></li><li><a href="#known-limitations">Known Limitations</a></li></ul></nav><div class="odoc-content"><h3 id="building-the-verilog-files"><a href="#building-the-verilog-files" class="anchor"></a>Building the Verilog Files</h3><p>We have done our RTL development in largely <a href="https://github.com/janestreet/hardcaml">Hardcaml</a>, with bits of Vivado HLS for writing C++ kernels to integrate with the Vitis platform. Hardcaml generates Verilog files that can be fed into traditional vendor tools.</p><p>1. Follow the instructions in <a href="https://opam.ocaml.org/doc/Install.html">https://opam.ocaml.org/doc/Install.html</a> to install opam, the OCaml package manager</p><p>2. Install the OCaml 4.13.1 compiler. You will need to run</p><pre><code>opam switch create 4.13.1
eval $(opam env) # to pick up relevant environment variables</code></pre><p>3. Install the relevant OCaml dependencies</p><pre><code>opam install . --deps-only</code></pre><p>4. Now, from the root directory of this repository, navigate to <code>zprize/ntt</code>, and run <code>dune build @default</code>. This builds all the default targets which includes Verilog generation.</p><p>(If you see an error message that says <code>package foo_bar_baz not found</code>, that's because we didn't specify the package list correctly. Please run <code>opam install foo_bar_baz</code> to install said package)</p><p>5. (optional) Run <code>dune build @test</code> to validate that all our OCaml-level tests are working as expected. We have a lot of RTL testbenches written in OCaml.</p><h3 id="setting-up-the-fpga-build-and-runtime-environment"><a href="#setting-up-the-fpga-build-and-runtime-environment" class="anchor"></a>Setting Up the FPGA Build and Runtime Environment</h3><p>Make sure you have the following packages installed:</p><ul><li>Vitis 2021.2 (with the <a href="https://support.xilinx.com/s/article/76960?language=en_US">y2k22 HLS Patch</a>)</li><li>Xilinx XRT</li><li>Installing the <a href="https://www.xilinx.com/products/accelerators/varium/c1100.html#gettingstarted">development and deployment platforms and Varium C1100</a></li></ul><p>We have tested our design and ran builds on a 6-core Intel(R) Core(TM) i5-9600K CPU @ 3.70GHz machine with <code>Ubuntu 22.04 LTS (GNU/Linux 5.15.0-48-generic x86_64)</code>. We did not use any special kernel flags / boot parameters to obatain our results.</p><h3 id="building-the-fpga-images"><a href="#building-the-fpga-images" class="anchor"></a>Building the FPGA Images</h3><p>1. Make sure you have sourced <code>path/to/vitis/2021.2/settings64.sh</code> and <code>path/to/xrt/setup.sh</code></p><p>2. Now, navigate to the <code>zprize/ntt/fpga</code> subdirectory. You should see the following subdirectories.</p><pre><code>// directory containing C++ kernels for interfacing with memory.
common

// A very tiny NTT used for debugging
ntt-2_12-normal_layout
ntt-2_12-optimized-layout 

// The small NTT target used for the first phase of the competition
ntt-2_18-normal_layout

// The large NTTs for the performance contest
ntt-2_24-normal_layout-8_cores
ntt-2_24-normal_layout-16_cores
ntt-2_24-normal_layout-32_cores
ntt-2_24-normal_layout-64_cores
ntt-2_24-optimized_layout-32_cores
ntt-2_24-optimized_layout-64_cores

// A debugging application, not relevant for submission
reverse</code></pre><p>3. cd into the directory with the build target you are interested in</p><p>4. Run <code>./compile_hw.sh</code>. This will kick of a build with Vitis. This takes awhile</p><h3 id="running-randomized-tests"><a href="#running-randomized-tests" class="anchor"></a>Running Randomized Tests</h3><p>1. Make sure you have sourced <code>path/to/xrt/setup.sh</code></p><p>2. Navigate to <code>zprize/ntt/test</code> relative to the root of the repository. You will see a lot of shell scripts.</p><p>3. Now, run <code>./test_random_ntt-2_24-&lt;ARCH&gt;-hw.sh</code>, depending on which architecture you'd like to test. For example: to test on random test cases on the 2<sup>24</sup> 8-core build, run <code>./test_random_ntt-2_24-normal_layout-8_cores-hw.sh</code>. This will invoke compilation of some host binary and pass the appropriate flags</p><p>4. As the test runs, you will see output that looks something like the following. This gives you a rough breakdown of the various components of the latency</p><pre><code>// Output from ./test_random_ntt-2_24-normal_layout-8_cores-hw.sh
&lt;snip&gt;
Run 2:
[Copy to internal page-aligned buffer] 0.00961825s
[Copying input points to device] 0.0401028s
[Doing NTT (phase1)] 0.110859s
[Doing NTT (phase2)] 0.120559s
[Copying final result to host] 0.0544204s
[Copy from internal page-aligned buffer] 0.0104411s
[Evaluate NTT] 0.346055s
Ok! (Time taken: 0.346058s)
&lt;snip&gt;
Test case[0]: PASSED
Test case[1]: PASSED
Test case[2]: PASSED
Test case[3]: PASSED
Test case[4]: PASSED
Test case[5]: PASSED
Test case[6]: PASSED
Test case[7]: PASSED
Test case[8]: PASSED
Test case[9]: PASSED

NTT TEST PASSED</code></pre><p>5. If you'd like to run more tests, open the file and change the <code>--num-test-caes</code> flag to something bigger.</p><h3 id="running-test-against-test-files"><a href="#running-test-against-test-files" class="anchor"></a>Running Test against Test Files</h3><p>1. Make sure you have installed Xilinx runtime <code>path/to/xrt/setup.sh</code></p><p>2. Navigate to <code>zprize/ntt/test</code> relative to the root of the repository. You will see a lot of shell scripts.</p><p>3. To test on testcases saved in files, run <code>./test_given_ntt-2_24-&lt;ARCH&gt;-hw.sh path/to/input/file.txt path/to/expected/output.txt</code> (eg: <code>./test_given_ntt-2_24-normal_layout-64_cores-hw.sh</code>). This will invoke compilation of some host binary and run them with the appropriate flags.</p><p>4. The test will reported if it suceeded or failed. Note that the correctness check is done using the <code>diff</code> command. Our test application writes the output file in the format similar to the testdata given at the start of the competition. We have verified that this command works with the provided testdata.</p><pre><code>$ ./test_given_ntt-2_24-normal_layout-64_cores-hw.sh ~/testdata/in/linear_2_24 ~/testdata/out/linear_2_24
make: Entering directory '/path/to/zprize/ntt/host'
make: 'evaluate_given.exe' is up to date.
make: Leaving directory '/path/to/zprize/ntt/host'
Running ntt-fpga test with
  binaryFile =  ../fpga/ntt-2_24-normal_layout-64_cores/build/build_dir.hw.xilinx_u55n_gen3x4_xdma_2_202110_1/ntt_fpga.xclbin
  core_type NTT_2_24
  log_row_size = 12
Found Platform
Platform Name: Xilinx
INFO: Reading ../fpga/ntt-2_24-normal_layout-64_cores/build/build_dir.hw.xilinx_u55n_gen3x4_xdma_2_202110_1/ntt_fpga.xclbin
Loading: '../fpga/ntt-2_24-normal_layout-64_cores/build/build_dir.hw.xilinx_u55n_gen3x4_xdma_2_202110_1/ntt_fpga.xclbin'
Trying to program device[0]: xilinx_u55n_gen3x4_xdma_base_2
Device[0]: program successful!
[Copy to internal page-aligned buffer] 0.00975602s
[Copying input points to device] 0.0526788s
[Doing NTT (phase1)] 0.0200124s
[Doing NTT (phase2)] 0.0249088s
[Copying final result to host] 0.0545655s
[Copy from internal page-aligned buffer] 0.0099347s
[Evaluate NTT] 0.171936s
Test succeeded!</code></pre><h3 id="benchmarking-latency"><a href="#benchmarking-latency" class="anchor"></a>Benchmarking Latency</h3><p>We provide scipts to benchmark latency. To run them:</p><p>1. Navigate to <code>zprize/ntt/fpga/test</code></p><p>2. Run <code>./bench_latency_ntt-2_24-&lt;ARCH&gt;-hw.sh</code>, for eg: <code>./bench_latency_ntt-2_24-normal_layout-8_cores-hw.sh</code></p><p>3. You should see an output that looks something like this. The script might take awhile to run as it goes through many test cases</p><pre><code>./bench_latency_ntt-2_24-normal_layout-8_cores-hw.sh
&lt;snip&gt;
Latency over 200 NTTs
-------
Mean latency: 0.23154s
-------
Min latency          : 0.231484s
25-percentile latency: 0.231531s
Median latency       : 0.23154s
75-percentile latency: 0.231549s
Max latency          : 0.231596s</code></pre><p>(As per the competition specification, the test binary will measure FPGA-only latency on cases where the host does not do any pre-post processing. On cases which require pre/post-processing, it will measure the end-to-end latency)</p><h3 id="known-limitations"><a href="#known-limitations" class="anchor"></a>Known Limitations</h3><p>These are not fundamental limitations! These are nice features that we would want for an actual product, but we've not had time to implement.</p><ul><li>We don't have a single design that can perform NTT for all sizes. We have a different firmware.</li><li>The design is not very robust against Ctrl+C invocations (in the sense that it can start giving bad results after). Hence, when running test/benchmarking scripts, please let it finish rather than killing it!</li><li>If you hit ctrl+c and the design is not writing bad data, please run <code>xbutil reset -d &lt;pcie-device-id&gt;</code>. This will clear the FPGA image, and running the test scripts again will cause the <code>.xclbin</code> file to get flashed.</li><li>We do not support multiple unix processes accessing the core simultaneously.</li></ul></div></body></html>