INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FHH/study/bachelor/prj/project/project_3_addition/project_3_addition.srcs/sources_1/new/FSM_addition.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM_addition
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FHH/study/bachelor/prj/project/project_3_addition/project_3_addition.srcs/sim_1/new/test_FSM_addition.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_FSM_addition
