
3-gets-timeout-test.elf:     file format elf32-littlearm


Disassembly of section .text:

00008000 <_start>:
    8000:	e3a0d302 	mov	sp, #134217728	; 0x8000000
    8004:	e3a0b000 	mov	fp, #0
    8008:	eb00033f 	bl	8d0c <_cstart>
    800c:	eb000356 	bl	8d6c <rpi_reboot>

00008010 <notmain>:
// test of gets_timeout.   enter a bunch of text and hit return (so pi-cat sends back)
// or timeout.
#include "rpi.h"
#include "sw-uart.h"

void notmain(void) {
    8010:	e92d47f0 	push	{r4, r5, r6, r7, r8, r9, sl, lr}
    8014:	e24dde41 	sub	sp, sp, #1040	; 0x410
    8018:	e24dd008 	sub	sp, sp, #8
    uart_init();
    801c:	eb000515 	bl	9478 <uart_init>
    enable_cache();
    8020:	eb000327 	bl	8cc4 <enable_cache>

    // use pin 20 for tx, 21 for rx
    sw_uart_t u = sw_uart_init(20,21, 115200);
    8024:	e59f30d8 	ldr	r3, [pc, #216]	; 8104 <notmain+0xf4>
    8028:	e58d3000 	str	r3, [sp]
    802c:	e28d0b01 	add	r0, sp, #1024	; 0x400
    8030:	e280000c 	add	r0, r0, #12
    8034:	e3a01014 	mov	r1, #20
    8038:	e3a02015 	mov	r2, #21
    803c:	e59f30c4 	ldr	r3, [pc, #196]	; 8108 <notmain+0xf8>
    8040:	eb000141 	bl	854c <sw_uart_init_helper>

    for(int i = 0; i < 4; i++) {
    8044:	e3a04000 	mov	r4, #0
        unsigned timeout = 3;
        printk("%d: enter multiple lines, will stop reading when idle for=%dsec):\n", 
    8048:	e59f80bc 	ldr	r8, [pc, #188]	; 810c <notmain+0xfc>
                        i,timeout);

        char buf[1024];
        // will read until the line is idle for a timeout period.
        int res = sw_uart_gets_timeout(&u, buf, sizeof buf, timeout*1000*1000);
    804c:	e28d600c 	add	r6, sp, #12
    8050:	e59f70b8 	ldr	r7, [pc, #184]	; 8110 <notmain+0x100>
            printk("timeout: res=%d\n", res);
        else {
            assert(strlen(buf) == res);
            // kill newline.
            buf[res] = 0;
            printk("SW-UART: got nbytes=%d, string <%s>\n", res, buf);
    8054:	e59fa0b8 	ldr	sl, [pc, #184]	; 8114 <notmain+0x104>
        char buf[1024];
        // will read until the line is idle for a timeout period.
        int res = sw_uart_gets_timeout(&u, buf, sizeof buf, timeout*1000*1000);

        if(!res)
            printk("timeout: res=%d\n", res);
    8058:	e59f90b8 	ldr	r9, [pc, #184]	; 8118 <notmain+0x108>
    enable_cache();

    // use pin 20 for tx, 21 for rx
    sw_uart_t u = sw_uart_init(20,21, 115200);

    for(int i = 0; i < 4; i++) {
    805c:	ea000025 	b	80f8 <notmain+0xe8>
        unsigned timeout = 3;
        printk("%d: enter multiple lines, will stop reading when idle for=%dsec):\n", 
    8060:	e1a00008 	mov	r0, r8
    8064:	e1a01004 	mov	r1, r4
    8068:	e3a02003 	mov	r2, #3
    806c:	eb0001ad 	bl	8728 <printk>
                        i,timeout);

        char buf[1024];
        // will read until the line is idle for a timeout period.
        int res = sw_uart_gets_timeout(&u, buf, sizeof buf, timeout*1000*1000);
    8070:	e28d0b01 	add	r0, sp, #1024	; 0x400
    8074:	e280000c 	add	r0, r0, #12
    8078:	e1a01006 	mov	r1, r6
    807c:	e3a02b01 	mov	r2, #1024	; 0x400
    8080:	e1a03007 	mov	r3, r7
    8084:	eb000112 	bl	84d4 <sw_uart_gets_timeout>

        if(!res)
    8088:	e2505000 	subs	r5, r0, #0
    808c:	1a000003 	bne	80a0 <notmain+0x90>
            printk("timeout: res=%d\n", res);
    8090:	e1a00009 	mov	r0, r9
    8094:	e1a01005 	mov	r1, r5
    8098:	eb0001a2 	bl	8728 <printk>
    809c:	ea000012 	b	80ec <notmain+0xdc>
        else {
            assert(strlen(buf) == res);
    80a0:	e1a00006 	mov	r0, r6
    80a4:	eb0001c2 	bl	87b4 <strlen>
    80a8:	e1500005 	cmp	r0, r5
    80ac:	0a000005 	beq	80c8 <notmain+0xb8>
    80b0:	e59f0064 	ldr	r0, [pc, #100]	; 811c <notmain+0x10c>
    80b4:	e59f1064 	ldr	r1, [pc, #100]	; 8120 <notmain+0x110>
    80b8:	e59f2064 	ldr	r2, [pc, #100]	; 8124 <notmain+0x114>
    80bc:	e3a03019 	mov	r3, #25
    80c0:	eb000198 	bl	8728 <printk>
    80c4:	eb000306 	bl	8ce4 <clean_reboot>
            // kill newline.
            buf[res] = 0;
    80c8:	e28d2e41 	add	r2, sp, #1040	; 0x410
    80cc:	e2822008 	add	r2, r2, #8
    80d0:	e0823005 	add	r3, r2, r5
    80d4:	e3a02000 	mov	r2, #0
    80d8:	e543240c 	strb	r2, [r3, #-1036]	; 0x40c
            printk("SW-UART: got nbytes=%d, string <%s>\n", res, buf);
    80dc:	e1a0000a 	mov	r0, sl
    80e0:	e1a01005 	mov	r1, r5
    80e4:	e1a02006 	mov	r2, r6
    80e8:	eb00018e 	bl	8728 <printk>
        }
        delay_ms(2000);
    80ec:	e3a00e7d 	mov	r0, #2000	; 0x7d0
    80f0:	eb000347 	bl	8e14 <delay_ms>
    enable_cache();

    // use pin 20 for tx, 21 for rx
    sw_uart_t u = sw_uart_init(20,21, 115200);

    for(int i = 0; i < 4; i++) {
    80f4:	e2844001 	add	r4, r4, #1
    80f8:	e3540003 	cmp	r4, #3
    80fc:	daffffd7 	ble	8060 <notmain+0x50>
            buf[res] = 0;
            printk("SW-UART: got nbytes=%d, string <%s>\n", res, buf);
        }
        delay_ms(2000);
    }
    clean_reboot();
    8100:	eb0002f7 	bl	8ce4 <clean_reboot>
    8104:	000017bc 			; <UNDEFINED> instruction: 0x000017bc
    8108:	0001c200 	andeq	ip, r1, r0, lsl #4
    810c:	00009668 	andeq	r9, r0, r8, ror #12
    8110:	002dc6c0 	eoreq	ip, sp, r0, asr #13
    8114:	000096fc 	strdeq	r9, [r0], -ip
    8118:	000096ac 	andeq	r9, r0, ip, lsr #13
    811c:	000096c0 	andeq	r9, r0, r0, asr #13
    8120:	000096e4 	andeq	r9, r0, r4, ror #13
    8124:	00009660 	andeq	r9, r0, r0, ror #12

00008128 <sw_uart_putc>:
 */ 
#include "rpi.h"
#include "sw-uart.h"
#include "cycle-util.h"

void sw_uart_putc(sw_uart_t *uart, unsigned char c) {
    8128:	e92d41f0 	push	{r4, r5, r6, r7, r8, lr}
    812c:	e1a07001 	mov	r7, r1
    // use local variables to minimize any loads or stores
    int tx = uart->tx;
    8130:	e5d06000 	ldrb	r6, [r0]
    uint32_t n = uart->cycle_per_bit,
    8134:	e5905008 	ldr	r5, [r0, #8]
             u = n,
             s = cycle_cnt_read();
    8138:	ee1f3f3c 	mrc	15, 0, r3, cr15, cr12, {1}
	
	// get start conditions
	unsigned end = n;
	unsigned start = cycle_cnt_read();
    813c:	ee1f4f3c 	mrc	15, 0, r4, cr15, cr12, {1}
// after you do: if you look at the generated assembly, there's some
// room for tricks.  also, remove the pin check.
static inline void
write_cyc_until(unsigned pin, unsigned v, unsigned start, unsigned ncycles) {
    // GPIO_WRITE_RAW(pin,v);
    gpio_write(pin,v);
    8140:	e1a00006 	mov	r0, r6
    8144:	e3a01000 	mov	r1, #0
    8148:	eb0003d2 	bl	9098 <gpio_write>
// delay <n> cycles assuming we started counting cycles at time
// <start>.
static inline void delay_ncycles(unsigned start, unsigned n) {
    // this handles wrap-around, but doing so adds two instructions,
    // which makes the delay not as tight.
    while((cycle_cnt_read() - start) < n)
    814c:	ee1f3f3c 	mrc	15, 0, r3, cr15, cr12, {1}
    8150:	e0643003 	rsb	r3, r4, r3
    8154:	e1550003 	cmp	r5, r3
    8158:	8afffffb 	bhi	814c <sw_uart_putc+0x24>

	// lower line (line idling)
	write_cyc_until(tx, 0, start, end);
	end += n; 
    815c:	e1a08085 	lsl	r8, r5, #1
// after you do: if you look at the generated assembly, there's some
// room for tricks.  also, remove the pin check.
static inline void
write_cyc_until(unsigned pin, unsigned v, unsigned start, unsigned ncycles) {
    // GPIO_WRITE_RAW(pin,v);
    gpio_write(pin,v);
    8160:	e1a00006 	mov	r0, r6
    8164:	e2071001 	and	r1, r7, #1
    8168:	eb0003ca 	bl	9098 <gpio_write>
// delay <n> cycles assuming we started counting cycles at time
// <start>.
static inline void delay_ncycles(unsigned start, unsigned n) {
    // this handles wrap-around, but doing so adds two instructions,
    // which makes the delay not as tight.
    while((cycle_cnt_read() - start) < n)
    816c:	ee1f3f3c 	mrc	15, 0, r3, cr15, cr12, {1}
    8170:	e0643003 	rsb	r3, r4, r3
    8174:	e1580003 	cmp	r8, r3
    8178:	8afffffb 	bhi	816c <sw_uart_putc+0x44>
	write_cyc_until(tx, c & 1, start, end);
	end += n; 
    817c:	e0888005 	add	r8, r8, r5
// after you do: if you look at the generated assembly, there's some
// room for tricks.  also, remove the pin check.
static inline void
write_cyc_until(unsigned pin, unsigned v, unsigned start, unsigned ncycles) {
    // GPIO_WRITE_RAW(pin,v);
    gpio_write(pin,v);
    8180:	e1a00006 	mov	r0, r6
    8184:	e2071002 	and	r1, r7, #2
    8188:	eb0003c2 	bl	9098 <gpio_write>
// delay <n> cycles assuming we started counting cycles at time
// <start>.
static inline void delay_ncycles(unsigned start, unsigned n) {
    // this handles wrap-around, but doing so adds two instructions,
    // which makes the delay not as tight.
    while((cycle_cnt_read() - start) < n)
    818c:	ee1f3f3c 	mrc	15, 0, r3, cr15, cr12, {1}
    8190:	e0643003 	rsb	r3, r4, r3
    8194:	e1580003 	cmp	r8, r3
    8198:	8afffffb 	bhi	818c <sw_uart_putc+0x64>
	write_cyc_until(tx, c & 2, start, end);
	end += n; 
    819c:	e0888005 	add	r8, r8, r5
// after you do: if you look at the generated assembly, there's some
// room for tricks.  also, remove the pin check.
static inline void
write_cyc_until(unsigned pin, unsigned v, unsigned start, unsigned ncycles) {
    // GPIO_WRITE_RAW(pin,v);
    gpio_write(pin,v);
    81a0:	e1a00006 	mov	r0, r6
    81a4:	e2071004 	and	r1, r7, #4
    81a8:	eb0003ba 	bl	9098 <gpio_write>
// delay <n> cycles assuming we started counting cycles at time
// <start>.
static inline void delay_ncycles(unsigned start, unsigned n) {
    // this handles wrap-around, but doing so adds two instructions,
    // which makes the delay not as tight.
    while((cycle_cnt_read() - start) < n)
    81ac:	ee1f3f3c 	mrc	15, 0, r3, cr15, cr12, {1}
    81b0:	e0643003 	rsb	r3, r4, r3
    81b4:	e1580003 	cmp	r8, r3
    81b8:	8afffffb 	bhi	81ac <sw_uart_putc+0x84>
	write_cyc_until(tx, c & 4, start, end);
	end += n; 
    81bc:	e0888005 	add	r8, r8, r5
// after you do: if you look at the generated assembly, there's some
// room for tricks.  also, remove the pin check.
static inline void
write_cyc_until(unsigned pin, unsigned v, unsigned start, unsigned ncycles) {
    // GPIO_WRITE_RAW(pin,v);
    gpio_write(pin,v);
    81c0:	e1a00006 	mov	r0, r6
    81c4:	e2071008 	and	r1, r7, #8
    81c8:	eb0003b2 	bl	9098 <gpio_write>
// delay <n> cycles assuming we started counting cycles at time
// <start>.
static inline void delay_ncycles(unsigned start, unsigned n) {
    // this handles wrap-around, but doing so adds two instructions,
    // which makes the delay not as tight.
    while((cycle_cnt_read() - start) < n)
    81cc:	ee1f3f3c 	mrc	15, 0, r3, cr15, cr12, {1}
    81d0:	e0643003 	rsb	r3, r4, r3
    81d4:	e1580003 	cmp	r8, r3
    81d8:	8afffffb 	bhi	81cc <sw_uart_putc+0xa4>
	write_cyc_until(tx, c & 8, start, end);
	end += n; 
    81dc:	e0888005 	add	r8, r8, r5
// after you do: if you look at the generated assembly, there's some
// room for tricks.  also, remove the pin check.
static inline void
write_cyc_until(unsigned pin, unsigned v, unsigned start, unsigned ncycles) {
    // GPIO_WRITE_RAW(pin,v);
    gpio_write(pin,v);
    81e0:	e1a00006 	mov	r0, r6
    81e4:	e2071010 	and	r1, r7, #16
    81e8:	eb0003aa 	bl	9098 <gpio_write>
// delay <n> cycles assuming we started counting cycles at time
// <start>.
static inline void delay_ncycles(unsigned start, unsigned n) {
    // this handles wrap-around, but doing so adds two instructions,
    // which makes the delay not as tight.
    while((cycle_cnt_read() - start) < n)
    81ec:	ee1f3f3c 	mrc	15, 0, r3, cr15, cr12, {1}
    81f0:	e0643003 	rsb	r3, r4, r3
    81f4:	e1580003 	cmp	r8, r3
    81f8:	8afffffb 	bhi	81ec <sw_uart_putc+0xc4>
	write_cyc_until(tx, c & 16, start, end);
	end += n; 
    81fc:	e0888005 	add	r8, r8, r5
// after you do: if you look at the generated assembly, there's some
// room for tricks.  also, remove the pin check.
static inline void
write_cyc_until(unsigned pin, unsigned v, unsigned start, unsigned ncycles) {
    // GPIO_WRITE_RAW(pin,v);
    gpio_write(pin,v);
    8200:	e1a00006 	mov	r0, r6
    8204:	e2071020 	and	r1, r7, #32
    8208:	eb0003a2 	bl	9098 <gpio_write>
// delay <n> cycles assuming we started counting cycles at time
// <start>.
static inline void delay_ncycles(unsigned start, unsigned n) {
    // this handles wrap-around, but doing so adds two instructions,
    // which makes the delay not as tight.
    while((cycle_cnt_read() - start) < n)
    820c:	ee1f3f3c 	mrc	15, 0, r3, cr15, cr12, {1}
    8210:	e0643003 	rsb	r3, r4, r3
    8214:	e1580003 	cmp	r8, r3
    8218:	8afffffb 	bhi	820c <sw_uart_putc+0xe4>
	write_cyc_until(tx, c & 32, start, end);
	end += n; 
    821c:	e0888005 	add	r8, r8, r5
// after you do: if you look at the generated assembly, there's some
// room for tricks.  also, remove the pin check.
static inline void
write_cyc_until(unsigned pin, unsigned v, unsigned start, unsigned ncycles) {
    // GPIO_WRITE_RAW(pin,v);
    gpio_write(pin,v);
    8220:	e1a00006 	mov	r0, r6
    8224:	e2071040 	and	r1, r7, #64	; 0x40
    8228:	eb00039a 	bl	9098 <gpio_write>
// delay <n> cycles assuming we started counting cycles at time
// <start>.
static inline void delay_ncycles(unsigned start, unsigned n) {
    // this handles wrap-around, but doing so adds two instructions,
    // which makes the delay not as tight.
    while((cycle_cnt_read() - start) < n)
    822c:	ee1f3f3c 	mrc	15, 0, r3, cr15, cr12, {1}
    8230:	e0643003 	rsb	r3, r4, r3
    8234:	e1580003 	cmp	r8, r3
    8238:	8afffffb 	bhi	822c <sw_uart_putc+0x104>
	write_cyc_until(tx, c & 64, start, end);
	end += n; 
    823c:	e0888005 	add	r8, r8, r5
// after you do: if you look at the generated assembly, there's some
// room for tricks.  also, remove the pin check.
static inline void
write_cyc_until(unsigned pin, unsigned v, unsigned start, unsigned ncycles) {
    // GPIO_WRITE_RAW(pin,v);
    gpio_write(pin,v);
    8240:	e1a00006 	mov	r0, r6
    8244:	e2071080 	and	r1, r7, #128	; 0x80
    8248:	eb000392 	bl	9098 <gpio_write>
// delay <n> cycles assuming we started counting cycles at time
// <start>.
static inline void delay_ncycles(unsigned start, unsigned n) {
    // this handles wrap-around, but doing so adds two instructions,
    // which makes the delay not as tight.
    while((cycle_cnt_read() - start) < n)
    824c:	ee1f3f3c 	mrc	15, 0, r3, cr15, cr12, {1}
    8250:	e0643003 	rsb	r3, r4, r3
    8254:	e1580003 	cmp	r8, r3
    8258:	8afffffb 	bhi	824c <sw_uart_putc+0x124>
	write_cyc_until(tx, c & 128, start, end);
	end += n; 
    825c:	e0885005 	add	r5, r8, r5
// after you do: if you look at the generated assembly, there's some
// room for tricks.  also, remove the pin check.
static inline void
write_cyc_until(unsigned pin, unsigned v, unsigned start, unsigned ncycles) {
    // GPIO_WRITE_RAW(pin,v);
    gpio_write(pin,v);
    8260:	e1a00006 	mov	r0, r6
    8264:	e3a01001 	mov	r1, #1
    8268:	eb00038a 	bl	9098 <gpio_write>
// delay <n> cycles assuming we started counting cycles at time
// <start>.
static inline void delay_ncycles(unsigned start, unsigned n) {
    // this handles wrap-around, but doing so adds two instructions,
    // which makes the delay not as tight.
    while((cycle_cnt_read() - start) < n)
    826c:	ee1f3f3c 	mrc	15, 0, r3, cr15, cr12, {1}
    8270:	e0643003 	rsb	r3, r4, r3
    8274:	e1550003 	cmp	r5, r3
    8278:	8afffffb 	bhi	826c <sw_uart_putc+0x144>
	write_cyc_until(tx, 1, start, end);
}
    827c:	e8bd81f0 	pop	{r4, r5, r6, r7, r8, pc}

00008280 <sw_uart_getc_timeout>:
}

// do this second: you can type in pi-cat to send stuff.
//      EASY BUG: if you are reading input, but you do not get here in 
//      time it will disappear.
int sw_uart_getc_timeout(sw_uart_t *uart, int timeout_usec) {
    8280:	e92d43f8 	push	{r3, r4, r5, r6, r7, r8, r9, lr}
    8284:	e1a09000 	mov	r9, r0
   int rx = uart->rx;
    8288:	e5d07001 	ldrb	r7, [r0, #1]
    828c:	e1a05007 	mov	r5, r7

    // get start bit: timeout_usec=0 implies you return right away.
    while(!wait_until_usec(rx, 0, timeout_usec))
    8290:	e1a06001 	mov	r6, r1
	write_cyc_until(tx, 1, start, end);
}

// usec: does not have to be that accurate since the time is just for timeout.
static inline int wait_until_usec(int rx, int v, unsigned timeout_usec) {
    unsigned start = timer_get_usec_raw();
    8294:	eb0002cd 	bl	8dd0 <timer_get_usec_raw>
    8298:	e1a04000 	mov	r4, r0
    while(1) {
        if(gpio_read(rx) == v)
    829c:	e1a00005 	mov	r0, r5
    82a0:	eb000369 	bl	904c <gpio_read>
    82a4:	e3500000 	cmp	r0, #0
    82a8:	0a000005 	beq	82c4 <sw_uart_getc_timeout+0x44>
            return 1;
        if(timer_get_usec_raw() - start > timeout_usec)
    82ac:	eb0002c7 	bl	8dd0 <timer_get_usec_raw>
    82b0:	e0640000 	rsb	r0, r4, r0
    82b4:	e1560000 	cmp	r6, r0
    82b8:	2afffff7 	bcs	829c <sw_uart_getc_timeout+0x1c>
            return 0;
    82bc:	e3a03000 	mov	r3, #0
    82c0:	ea000000 	b	82c8 <sw_uart_getc_timeout+0x48>
// usec: does not have to be that accurate since the time is just for timeout.
static inline int wait_until_usec(int rx, int v, unsigned timeout_usec) {
    unsigned start = timer_get_usec_raw();
    while(1) {
        if(gpio_read(rx) == v)
            return 1;
    82c4:	e3a03001 	mov	r3, #1
//      time it will disappear.
int sw_uart_getc_timeout(sw_uart_t *uart, int timeout_usec) {
   int rx = uart->rx;

    // get start bit: timeout_usec=0 implies you return right away.
    while(!wait_until_usec(rx, 0, timeout_usec))
    82c8:	e3530000 	cmp	r3, #0
    82cc:	0a000059 	beq	8438 <sw_uart_getc_timeout+0x1b8>
        return -1;

    // do this first so we have a tighter bound (maybe)
    unsigned s = cycle_cnt_read();  // subtract off slop?
    82d0:	ee1f8f3c 	mrc	15, 0, r8, cr15, cr12, {1}

    // store these in locals to minimize load stores later.
    uint32_t u = uart->cycle_per_bit;
    82d4:	e5994008 	ldr	r4, [r9, #8]
    unsigned n = u/2;
    unsigned c = 0;

    // wait one period + 1/2 to get in the middle of the next read.
    delay_ncycles(s, n + 1*u);
    82d8:	e08420a4 	add	r2, r4, r4, lsr #1
    82dc:	ee1f3f3c 	mrc	15, 0, r3, cr15, cr12, {1}
    82e0:	e0683003 	rsb	r3, r8, r3
    82e4:	e1520003 	cmp	r2, r3
    82e8:	8afffffb 	bhi	82dc <sw_uart_getc_timeout+0x5c>
	
	s += u;
    82ec:	e0888004 	add	r8, r8, r4
    c |= (gpio_read(rx) >> rx);
    82f0:	e1a00007 	mov	r0, r7
    82f4:	eb000354 	bl	904c <gpio_read>
    82f8:	e1a09750 	asr	r9, r0, r7
    82fc:	ee1f3f3c 	mrc	15, 0, r3, cr15, cr12, {1}
    8300:	e0683003 	rsb	r3, r8, r3
    8304:	e1540003 	cmp	r4, r3
    8308:	8afffffb 	bhi	82fc <sw_uart_getc_timeout+0x7c>
    delay_ncycles(s, u);
	s += u; 
    830c:	e0888004 	add	r8, r8, r4
    c |= (gpio_read(rx) >> rx) << 1;
    8310:	e1a00007 	mov	r0, r7
    8314:	eb00034c 	bl	904c <gpio_read>
    8318:	e1a00750 	asr	r0, r0, r7
    831c:	e1899080 	orr	r9, r9, r0, lsl #1
    8320:	ee1f3f3c 	mrc	15, 0, r3, cr15, cr12, {1}
    8324:	e0683003 	rsb	r3, r8, r3
    8328:	e1540003 	cmp	r4, r3
    832c:	8afffffb 	bhi	8320 <sw_uart_getc_timeout+0xa0>
    delay_ncycles(s, u);
	s += u;
    8330:	e0888004 	add	r8, r8, r4
    c |= (gpio_read(rx) >> rx) << 2;
    8334:	e1a00007 	mov	r0, r7
    8338:	eb000343 	bl	904c <gpio_read>
    833c:	e1a00750 	asr	r0, r0, r7
    8340:	e1899100 	orr	r9, r9, r0, lsl #2
    8344:	ee1f3f3c 	mrc	15, 0, r3, cr15, cr12, {1}
    8348:	e0683003 	rsb	r3, r8, r3
    834c:	e1540003 	cmp	r4, r3
    8350:	8afffffb 	bhi	8344 <sw_uart_getc_timeout+0xc4>
    delay_ncycles(s, u);
	s += u;
    8354:	e0888004 	add	r8, r8, r4
    c |= (gpio_read(rx) >> rx) << 3;
    8358:	e1a00007 	mov	r0, r7
    835c:	eb00033a 	bl	904c <gpio_read>
    8360:	e1a00750 	asr	r0, r0, r7
    8364:	e1899180 	orr	r9, r9, r0, lsl #3
    8368:	ee1f3f3c 	mrc	15, 0, r3, cr15, cr12, {1}
    836c:	e0683003 	rsb	r3, r8, r3
    8370:	e1540003 	cmp	r4, r3
    8374:	8afffffb 	bhi	8368 <sw_uart_getc_timeout+0xe8>
    delay_ncycles(s, u);
	s += u;
    8378:	e0888004 	add	r8, r8, r4
    c |= (gpio_read(rx) >> rx) << 4;
    837c:	e1a00007 	mov	r0, r7
    8380:	eb000331 	bl	904c <gpio_read>
    8384:	e1a00750 	asr	r0, r0, r7
    8388:	e1899200 	orr	r9, r9, r0, lsl #4
    838c:	ee1f3f3c 	mrc	15, 0, r3, cr15, cr12, {1}
    8390:	e0683003 	rsb	r3, r8, r3
    8394:	e1540003 	cmp	r4, r3
    8398:	8afffffb 	bhi	838c <sw_uart_getc_timeout+0x10c>
    delay_ncycles(s, u);
	s += u;
    839c:	e0888004 	add	r8, r8, r4
    c |= (gpio_read(rx) >> rx) << 5;
    83a0:	e1a00007 	mov	r0, r7
    83a4:	eb000328 	bl	904c <gpio_read>
    83a8:	e1a00750 	asr	r0, r0, r7
    83ac:	e1899280 	orr	r9, r9, r0, lsl #5
    83b0:	ee1f3f3c 	mrc	15, 0, r3, cr15, cr12, {1}
    83b4:	e0683003 	rsb	r3, r8, r3
    83b8:	e1540003 	cmp	r4, r3
    83bc:	8afffffb 	bhi	83b0 <sw_uart_getc_timeout+0x130>
    delay_ncycles(s, u);
	s += u;
    83c0:	e0888004 	add	r8, r8, r4
    c |= (gpio_read(rx) >> rx) << 6;
    83c4:	e1a00007 	mov	r0, r7
    83c8:	eb00031f 	bl	904c <gpio_read>
    83cc:	e1a00750 	asr	r0, r0, r7
    83d0:	e1899300 	orr	r9, r9, r0, lsl #6
    83d4:	ee1f3f3c 	mrc	15, 0, r3, cr15, cr12, {1}
    83d8:	e0683003 	rsb	r3, r8, r3
    83dc:	e1540003 	cmp	r4, r3
    83e0:	8afffffb 	bhi	83d4 <sw_uart_getc_timeout+0x154>
    delay_ncycles(s, u);
	s += u;
    c |= (gpio_read(rx) >> rx) << 7;
    83e4:	e1a00007 	mov	r0, r7
    83e8:	eb000317 	bl	904c <gpio_read>
    83ec:	e1a00750 	asr	r0, r0, r7
    83f0:	e1899380 	orr	r9, r9, r0, lsl #7
	write_cyc_until(tx, 1, start, end);
}

// usec: does not have to be that accurate since the time is just for timeout.
static inline int wait_until_usec(int rx, int v, unsigned timeout_usec) {
    unsigned start = timer_get_usec_raw();
    83f4:	eb000275 	bl	8dd0 <timer_get_usec_raw>
    83f8:	e1a04000 	mov	r4, r0
    while(1) {
        if(gpio_read(rx) == v)
    83fc:	e1a00005 	mov	r0, r5
    8400:	eb000311 	bl	904c <gpio_read>
    8404:	e3500000 	cmp	r0, #0
    8408:	0a000005 	beq	8424 <sw_uart_getc_timeout+0x1a4>
            return 1;
        if(timer_get_usec_raw() - start > timeout_usec)
    840c:	eb00026f 	bl	8dd0 <timer_get_usec_raw>
    8410:	e0640000 	rsb	r0, r4, r0
    8414:	e1560000 	cmp	r6, r0
    8418:	2afffff7 	bcs	83fc <sw_uart_getc_timeout+0x17c>
            return 0;
    841c:	e3a03000 	mov	r3, #0
    8420:	ea000000 	b	8428 <sw_uart_getc_timeout+0x1a8>
// usec: does not have to be that accurate since the time is just for timeout.
static inline int wait_until_usec(int rx, int v, unsigned timeout_usec) {
    unsigned start = timer_get_usec_raw();
    while(1) {
        if(gpio_read(rx) == v)
            return 1;
    8424:	e3a03001 	mov	r3, #1
    c |= (gpio_read(rx) >> rx) << 7;
    //delay_ncycles(s, u);
	//s += u;
    
	// make sure you wait for a stop bit: otherwise the next read may fail.
    while(!wait_until_usec(rx, 0, timeout_usec))
    8428:	e3530000 	cmp	r3, #0
    842c:	0a000003 	beq	8440 <sw_uart_getc_timeout+0x1c0>
        return -1;
	// delay_ncycles(s, n);

    return (int)c;
    8430:	e1a00009 	mov	r0, r9
    8434:	e8bd83f8 	pop	{r3, r4, r5, r6, r7, r8, r9, pc}
int sw_uart_getc_timeout(sw_uart_t *uart, int timeout_usec) {
   int rx = uart->rx;

    // get start bit: timeout_usec=0 implies you return right away.
    while(!wait_until_usec(rx, 0, timeout_usec))
        return -1;
    8438:	e3e00000 	mvn	r0, #0
    843c:	e8bd83f8 	pop	{r3, r4, r5, r6, r7, r8, r9, pc}
    //delay_ncycles(s, u);
	//s += u;
    
	// make sure you wait for a stop bit: otherwise the next read may fail.
    while(!wait_until_usec(rx, 0, timeout_usec))
        return -1;
    8440:	e3e00000 	mvn	r0, #0
	// delay_ncycles(s, n);

    return (int)c;
}
    8444:	e8bd83f8 	pop	{r3, r4, r5, r6, r7, r8, r9, pc}

00008448 <sw_uart_gets_until>:


// read characters using <sw_uart_getc()> until:
//       <sw_uart_getc() == <end>>
// returns -nbytes read if timeout (could be 0).
int sw_uart_gets_until(sw_uart_t *u, uint8_t *buf, uint32_t nbytes, uint8_t end, uint32_t usec_timeout) {
    8448:	e92d47f0 	push	{r4, r5, r6, r7, r8, r9, sl, lr}
    844c:	e1a08000 	mov	r8, r0
    8450:	e1a06001 	mov	r6, r1
    8454:	e1a09003 	mov	r9, r3
    8458:	e59da020 	ldr	sl, [sp, #32]
    assert(nbytes>0);
    845c:	e3520000 	cmp	r2, #0
    8460:	1a000005 	bne	847c <sw_uart_gets_until+0x34>
    8464:	e59f005c 	ldr	r0, [pc, #92]	; 84c8 <sw_uart_gets_until+0x80>
    8468:	e59f105c 	ldr	r1, [pc, #92]	; 84cc <sw_uart_gets_until+0x84>
    846c:	e59f205c 	ldr	r2, [pc, #92]	; 84d0 <sw_uart_gets_until+0x88>
    8470:	e3a03071 	mov	r3, #113	; 0x71
    8474:	eb0000ab 	bl	8728 <printk>
    8478:	eb000219 	bl	8ce4 <clean_reboot>
    buf[0] = 0;
    847c:	e3a04000 	mov	r4, #0
    8480:	e5c14000 	strb	r4, [r1]

    int i;
	uint8_t char_in;
    for(i = 0; i < nbytes-1; i++) {
    8484:	e2427001 	sub	r7, r2, #1
    8488:	ea000007 	b	84ac <sw_uart_gets_until+0x64>
        if((char_in = (uint8_t)sw_uart_getc_timeout(u, usec_timeout)) != end) {
    848c:	e1a00008 	mov	r0, r8
    8490:	e1a0100a 	mov	r1, sl
    8494:	ebffff79 	bl	8280 <sw_uart_getc_timeout>
    8498:	e6ef0070 	uxtb	r0, r0
    849c:	e1500009 	cmp	r0, r9
    84a0:	0a000004 	beq	84b8 <sw_uart_gets_until+0x70>
			buf[i] = char_in;
    84a4:	e7c60005 	strb	r0, [r6, r5]
    assert(nbytes>0);
    buf[0] = 0;

    int i;
	uint8_t char_in;
    for(i = 0; i < nbytes-1; i++) {
    84a8:	e2844001 	add	r4, r4, #1
    84ac:	e1a05004 	mov	r5, r4
    84b0:	e1540007 	cmp	r4, r7
    84b4:	3afffff4 	bcc	848c <sw_uart_gets_until+0x44>
			buf[i] = char_in;
		} else {
			break;
		}
    }
    buf[i] = 0;
    84b8:	e3a03000 	mov	r3, #0
    84bc:	e7c63005 	strb	r3, [r6, r5]
    return i;
}
    84c0:	e1a00004 	mov	r0, r4
    84c4:	e8bd87f0 	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
    84c8:	0000979c 	muleq	r0, ip, r7
    84cc:	000097b8 			; <UNDEFINED> instruction: 0x000097b8
    84d0:	00009724 	andeq	r9, r0, r4, lsr #14

000084d4 <sw_uart_gets_timeout>:

// read characters using <sw_uart_getc()> until:
//      we do not receive any characters for <timeout> usec.
// make sure to 0 terminate!
int sw_uart_gets_timeout(sw_uart_t *u, uint8_t *buf, 
                    uint32_t nbytes, uint32_t usec_timeout) {
    84d4:	e92d41f0 	push	{r4, r5, r6, r7, r8, lr}
    84d8:	e1a07000 	mov	r7, r0
    84dc:	e1a05001 	mov	r5, r1
    84e0:	e1a08003 	mov	r8, r3

    assert(nbytes>0);
    84e4:	e3520000 	cmp	r2, #0
    84e8:	1a000005 	bne	8504 <sw_uart_gets_timeout+0x30>
    84ec:	e59f004c 	ldr	r0, [pc, #76]	; 8540 <sw_uart_gets_timeout+0x6c>
    84f0:	e59f104c 	ldr	r1, [pc, #76]	; 8544 <sw_uart_gets_timeout+0x70>
    84f4:	e59f204c 	ldr	r2, [pc, #76]	; 8548 <sw_uart_gets_timeout+0x74>
    84f8:	e3a03087 	mov	r3, #135	; 0x87
    84fc:	eb000089 	bl	8728 <printk>
    8500:	eb0001f7 	bl	8ce4 <clean_reboot>
    buf[0] = 0;
    8504:	e3a04000 	mov	r4, #0
    8508:	e5c14000 	strb	r4, [r1]

    int i;
    for(i = 0; i < nbytes-1; i++) {
    850c:	e2426001 	sub	r6, r2, #1
    8510:	ea000004 	b	8528 <sw_uart_gets_timeout+0x54>
        buf[i] = (uint8_t) sw_uart_getc_timeout(u, usec_timeout);
    8514:	e1a00007 	mov	r0, r7
    8518:	e1a01008 	mov	r1, r8
    851c:	ebffff57 	bl	8280 <sw_uart_getc_timeout>
    8520:	e7c50004 	strb	r0, [r5, r4]

    assert(nbytes>0);
    buf[0] = 0;

    int i;
    for(i = 0; i < nbytes-1; i++) {
    8524:	e2844001 	add	r4, r4, #1
    8528:	e1540006 	cmp	r4, r6
    852c:	3afffff8 	bcc	8514 <sw_uart_gets_timeout+0x40>
        buf[i] = (uint8_t) sw_uart_getc_timeout(u, usec_timeout);
    }
    buf[i] = 0;
    8530:	e3a03000 	mov	r3, #0
    8534:	e7c53004 	strb	r3, [r5, r4]
    return i;
}
    8538:	e1a00004 	mov	r0, r4
    853c:	e8bd81f0 	pop	{r4, r5, r6, r7, r8, pc}
    8540:	0000979c 	muleq	r0, ip, r7
    8544:	000097b8 			; <UNDEFINED> instruction: 0x000097b8
    8548:	00009738 	andeq	r9, r0, r8, lsr r7

0000854c <sw_uart_init_helper>:
/**************************************************************************
 * this code is implemented for you
 */

sw_uart_t 
sw_uart_init_helper(uint8_t tx, uint8_t rx, uint32_t baud, uint32_t cyc_per_bit) {
    854c:	e92d41f0 	push	{r4, r5, r6, r7, r8, lr}
    8550:	e1a04000 	mov	r4, r0
    8554:	e1a08001 	mov	r8, r1
    8558:	e1a07002 	mov	r7, r2
    855c:	e1a05003 	mov	r5, r3
    8560:	e59d6018 	ldr	r6, [sp, #24]
    // maybe enable the cache?  don't think will work otherwise.
    gpio_set_output(tx);
    8564:	e1a00001 	mov	r0, r1
    8568:	eb000233 	bl	8e3c <gpio_set_output>
    gpio_set_input(rx);
    856c:	e1a00007 	mov	r0, r7
    8570:	eb000282 	bl	8f80 <gpio_set_input>
    cycle_cnt_init();       
    8574:	e3a03001 	mov	r3, #1
    8578:	ee0f3f1c 	mcr	15, 0, r3, cr15, cr12, {0}


    // make sure it makes sense.
    unsigned mhz = 700 * 1000 * 1000;
    unsigned derived = cyc_per_bit * baud;
    857c:	e0020695 	mul	r2, r5, r6
    assert((mhz - baud) <= derived && derived <= (mhz + baud));
    8580:	e59f3064 	ldr	r3, [pc, #100]	; 85ec <sw_uart_init_helper+0xa0>
    8584:	e0653003 	rsb	r3, r5, r3
    8588:	e1530002 	cmp	r3, r2
    858c:	8a000005 	bhi	85a8 <sw_uart_init_helper+0x5c>
    8590:	e59f3054 	ldr	r3, [pc, #84]	; 85ec <sw_uart_init_helper+0xa0>
    8594:	e0853003 	add	r3, r5, r3
    8598:	e1530002 	cmp	r3, r2
    859c:	2a000003 	bcs	85b0 <sw_uart_init_helper+0x64>
    85a0:	e3a03000 	mov	r3, #0
    85a4:	ea000002 	b	85b4 <sw_uart_init_helper+0x68>
    85a8:	e3a03000 	mov	r3, #0
    85ac:	ea000000 	b	85b4 <sw_uart_init_helper+0x68>
    85b0:	e3a03001 	mov	r3, #1
    85b4:	e3530000 	cmp	r3, #0
    85b8:	1a000005 	bne	85d4 <sw_uart_init_helper+0x88>
    85bc:	e59f002c 	ldr	r0, [pc, #44]	; 85f0 <sw_uart_init_helper+0xa4>
    85c0:	e59f102c 	ldr	r1, [pc, #44]	; 85f4 <sw_uart_init_helper+0xa8>
    85c4:	e59f202c 	ldr	r2, [pc, #44]	; 85f8 <sw_uart_init_helper+0xac>
    85c8:	e3a030a1 	mov	r3, #161	; 0xa1
    85cc:	eb000055 	bl	8728 <printk>
    85d0:	eb0001c3 	bl	8ce4 <clean_reboot>
    // panic("cyc_per_bit = %d * baud = %d\n", cyc_per_bit, cyc_per_bit * baud);

    return (sw_uart_t) { 
    85d4:	e5c48000 	strb	r8, [r4]
    85d8:	e5c47001 	strb	r7, [r4, #1]
    85dc:	e5845004 	str	r5, [r4, #4]
    85e0:	e5846008 	str	r6, [r4, #8]
            .tx = tx, 
            .rx = rx, 
            .baud = baud, 
            .cycle_per_bit = cyc_per_bit 
    };
}
    85e4:	e1a00004 	mov	r0, r4
    85e8:	e8bd81f0 	pop	{r4, r5, r6, r7, r8, pc}
    85ec:	29b92700 	ldmibcs	r9!, {r8, r9, sl, sp}
    85f0:	000097c4 	andeq	r9, r0, r4, asr #15
    85f4:	000097b8 			; <UNDEFINED> instruction: 0x000097b8
    85f8:	00009750 	andeq	r9, r0, r0, asr r7

000085fc <sw_uart_getc>:

// blocking read.
int sw_uart_getc(sw_uart_t *uart) {
    85fc:	e92d4008 	push	{r3, lr}
    int res = sw_uart_getc_timeout(uart, ~0);
    8600:	e3e01000 	mvn	r1, #0
    8604:	ebffff1d 	bl	8280 <sw_uart_getc_timeout>
    if(res < 0)
    8608:	e3500000 	cmp	r0, #0
    860c:	a8bd8008 	popge	{r3, pc}
        panic("impossible: have an infinite timeout!\n");
    8610:	e59f0010 	ldr	r0, [pc, #16]	; 8628 <sw_uart_getc+0x2c>
    8614:	e59f1010 	ldr	r1, [pc, #16]	; 862c <sw_uart_getc+0x30>
    8618:	e59f2010 	ldr	r2, [pc, #16]	; 8630 <sw_uart_getc+0x34>
    861c:	e3a030b0 	mov	r3, #176	; 0xb0
    8620:	eb000040 	bl	8728 <printk>
    8624:	eb0001ae 	bl	8ce4 <clean_reboot>
    8628:	00009808 	andeq	r9, r0, r8, lsl #16
    862c:	000097b8 			; <UNDEFINED> instruction: 0x000097b8
    8630:	00009764 	andeq	r9, r0, r4, ror #14

00008634 <sw_uart_putk>:
    return res;
}

void sw_uart_putk(sw_uart_t *uart, const char *msg) {
    8634:	e92d4038 	push	{r3, r4, r5, lr}
    8638:	e1a05000 	mov	r5, r0
    863c:	e1a04001 	mov	r4, r1
    for(; *msg; msg++)
    8640:	ea000002 	b	8650 <sw_uart_putk+0x1c>
        sw_uart_putc(uart, *msg);
    8644:	e1a00005 	mov	r0, r5
    8648:	ebfffeb6 	bl	8128 <sw_uart_putc>
        panic("impossible: have an infinite timeout!\n");
    return res;
}

void sw_uart_putk(sw_uart_t *uart, const char *msg) {
    for(; *msg; msg++)
    864c:	e2844001 	add	r4, r4, #1
    8650:	e5d41000 	ldrb	r1, [r4]
    8654:	e3510000 	cmp	r1, #0
    8658:	1afffff9 	bne	8644 <sw_uart_putk+0x10>
        sw_uart_putc(uart, *msg);
}
    865c:	e8bd8038 	pop	{r3, r4, r5, pc}

00008660 <sw_uart_printk>:

// don't pollute the rest of the code with all the stuff in the 
// <stdarg.h> header.
#include <stdarg.h>
#include "libc/va-printk.h"
int sw_uart_printk(sw_uart_t *uart, const char *fmt, ...) {
    8660:	e92d000e 	push	{r1, r2, r3}
    8664:	e92d4030 	push	{r4, r5, lr}
    8668:	e24dde1d 	sub	sp, sp, #464	; 0x1d0
    866c:	e1a05000 	mov	r5, r0
    char buf[460];

    va_list args;
    va_start(args, fmt);
    8670:	e28d3e1e 	add	r3, sp, #480	; 0x1e0
    8674:	e58d3000 	str	r3, [sp]
        int sz = va_printk(buf, sizeof buf, fmt, args);
    8678:	e28d0004 	add	r0, sp, #4
    867c:	e3a01f73 	mov	r1, #460	; 0x1cc
    8680:	e59d21dc 	ldr	r2, [sp, #476]	; 0x1dc
    8684:	eb0000ec 	bl	8a3c <va_printk>
    8688:	e1a04000 	mov	r4, r0
    va_end(args);
    assert(sz < sizeof buf-1);
    868c:	e59f303c 	ldr	r3, [pc, #60]	; 86d0 <sw_uart_printk+0x70>
    8690:	e1500003 	cmp	r0, r3
    8694:	9a000005 	bls	86b0 <sw_uart_printk+0x50>
    8698:	e59f0034 	ldr	r0, [pc, #52]	; 86d4 <sw_uart_printk+0x74>
    869c:	e59f1034 	ldr	r1, [pc, #52]	; 86d8 <sw_uart_printk+0x78>
    86a0:	e59f2034 	ldr	r2, [pc, #52]	; 86dc <sw_uart_printk+0x7c>
    86a4:	e3a030c4 	mov	r3, #196	; 0xc4
    86a8:	eb00001e 	bl	8728 <printk>
    86ac:	eb00018c 	bl	8ce4 <clean_reboot>
    sw_uart_putk(uart,buf);
    86b0:	e1a00005 	mov	r0, r5
    86b4:	e28d1004 	add	r1, sp, #4
    86b8:	ebffffdd 	bl	8634 <sw_uart_putk>
    return sz;
}
    86bc:	e1a00004 	mov	r0, r4
    86c0:	e28dde1d 	add	sp, sp, #464	; 0x1d0
    86c4:	e8bd4030 	pop	{r4, r5, lr}
    86c8:	e28dd00c 	add	sp, sp, #12
    86cc:	e12fff1e 	bx	lr
    86d0:	000001ca 	andeq	r0, r0, sl, asr #3
    86d4:	00009840 	andeq	r9, r0, r0, asr #16
    86d8:	000097b8 			; <UNDEFINED> instruction: 0x000097b8
    86dc:	00009774 	andeq	r9, r0, r4, ror r7

000086e0 <sw_uart_gets_until_blk>:

int sw_uart_gets_until_blk(sw_uart_t *u, uint8_t *buf, uint32_t nbytes, uint8_t end) {
    86e0:	e52de004 	push	{lr}		; (str lr, [sp, #-4]!)
    86e4:	e24dd00c 	sub	sp, sp, #12
    int res = sw_uart_gets_until(u, buf, nbytes, end, ~0);
    86e8:	e3e0c000 	mvn	ip, #0
    86ec:	e58dc000 	str	ip, [sp]
    86f0:	ebffff54 	bl	8448 <sw_uart_gets_until>
    if(res < 0)
    86f4:	e3500000 	cmp	r0, #0
    86f8:	aa000005 	bge	8714 <sw_uart_gets_until_blk+0x34>
        panic("impossible: have an infinite timeout!\n");
    86fc:	e59f0018 	ldr	r0, [pc, #24]	; 871c <sw_uart_gets_until_blk+0x3c>
    8700:	e59f1018 	ldr	r1, [pc, #24]	; 8720 <sw_uart_gets_until_blk+0x40>
    8704:	e59f2018 	ldr	r2, [pc, #24]	; 8724 <sw_uart_gets_until_blk+0x44>
    8708:	e3a030cc 	mov	r3, #204	; 0xcc
    870c:	eb000005 	bl	8728 <printk>
    8710:	eb000173 	bl	8ce4 <clean_reboot>
    return res;
}
    8714:	e28dd00c 	add	sp, sp, #12
    8718:	e49df004 	pop	{pc}		; (ldr pc, [sp], #4)
    871c:	00009808 	andeq	r9, r0, r8, lsl #16
    8720:	000097b8 			; <UNDEFINED> instruction: 0x000097b8
    8724:	00009784 	andeq	r9, r0, r4, lsl #15

00008728 <printk>:
#include <stdarg.h>

#include "rpi.h"
#include "va-printk.h"

int printk(const char *fmt, ...) {
    8728:	e92d000f 	push	{r0, r1, r2, r3}
    872c:	e92d4030 	push	{r4, r5, lr}
    8730:	e24dd00c 	sub	sp, sp, #12
    // this is a really huge buffer for a pi.   could do this better.
    static char buf[1024];
    va_list args;

    va_start(args, fmt);
    8734:	e28d301c 	add	r3, sp, #28
    8738:	e58d3004 	str	r3, [sp, #4]
        int sz = va_printk(buf, sizeof buf, fmt, args);
    873c:	e59f4034 	ldr	r4, [pc, #52]	; 8778 <printk+0x50>
    8740:	e1a00004 	mov	r0, r4
    8744:	e3a01b01 	mov	r1, #1024	; 0x400
    8748:	e59d2018 	ldr	r2, [sp, #24]
    874c:	eb0000ba 	bl	8a3c <va_printk>
    8750:	e1a05000 	mov	r5, r0
    va_end(args);


#if 1
    putk(buf);
    8754:	e59f3020 	ldr	r3, [pc, #32]	; 877c <printk+0x54>
    8758:	e5933000 	ldr	r3, [r3]
    875c:	e1a00004 	mov	r0, r4
    8760:	e12fff33 	blx	r3
    int i;
    for(i = 0; buf[i]; i++)
        rpi_putchar(buf[i]);
#endif
    return sz;
}
    8764:	e1a00005 	mov	r0, r5
    8768:	e28dd00c 	add	sp, sp, #12
    876c:	e8bd4030 	pop	{r4, r5, lr}
    8770:	e28dd010 	add	sp, sp, #16
    8774:	e12fff1e 	bx	lr
    8778:	00009974 	andeq	r9, r0, r4, ror r9
    877c:	000095c4 	andeq	r9, r0, r4, asr #11

00008780 <internal_putk>:
#include "rpi.h"

// much faster to send this as an entire string using the esp.
int internal_putk(const char *p) {
    8780:	e92d4038 	push	{r3, r4, r5, lr}
    8784:	e1a04000 	mov	r4, r0
    for(; *p; p++)
        rpi_putchar(*p);
    8788:	e59f5020 	ldr	r5, [pc, #32]	; 87b0 <internal_putk+0x30>
#include "rpi.h"

// much faster to send this as an entire string using the esp.
int internal_putk(const char *p) {
    for(; *p; p++)
    878c:	ea000002 	b	879c <internal_putk+0x1c>
        rpi_putchar(*p);
    8790:	e5953000 	ldr	r3, [r5]
    8794:	e12fff33 	blx	r3
#include "rpi.h"

// much faster to send this as an entire string using the esp.
int internal_putk(const char *p) {
    for(; *p; p++)
    8798:	e2844001 	add	r4, r4, #1
    879c:	e5d40000 	ldrb	r0, [r4]
    87a0:	e3500000 	cmp	r0, #0
    87a4:	1afffff9 	bne	8790 <internal_putk+0x10>
        rpi_putchar(*p);
//  we were adding this.
//  rpi_putchar('\n');
    return 1;
}
    87a8:	e3a00001 	mov	r0, #1
    87ac:	e8bd8038 	pop	{r3, r4, r5, pc}
    87b0:	0000965c 	andeq	r9, r0, ip, asr r6

000087b4 <strlen>:
#include <string.h>

size_t strlen(const char *p) {
    size_t ret;
    for (ret = 0; p[ret]; ++ret)
    87b4:	e3a03000 	mov	r3, #0
    87b8:	ea000000 	b	87c0 <strlen+0xc>
    87bc:	e2833001 	add	r3, r3, #1
    87c0:	e7d02003 	ldrb	r2, [r0, r3]
    87c4:	e3520000 	cmp	r2, #0
    87c8:	1afffffb 	bne	87bc <strlen+0x8>
        ;
    return ret;
}
    87cc:	e1a00003 	mov	r0, r3
    87d0:	e12fff1e 	bx	lr

000087d4 <isdigit>:
    if(puts_fp)
        putk = puts_fp;
}

// XXX: check sign promotion.
static int isdigit(int c) { return c >= '0' && c <= '9'; }
    87d4:	e2400030 	sub	r0, r0, #48	; 0x30
    87d8:	e3500009 	cmp	r0, #9
    87dc:	83a00000 	movhi	r0, #0
    87e0:	93a00001 	movls	r0, #1
    87e4:	e12fff1e 	bx	lr

000087e8 <pad>:

// don't move: can't be inlined, gcc seems to have a bug.
char * __emit_float(char *num, double d, unsigned wdith);

static char* pad(char *p,  char *base, int width) {
	int len = p - base;
    87e8:	e0611000 	rsb	r1, r1, r0
	// pad with leading spaces
	for(; len < width; len++)
		*p++ = ' ';
    87ec:	e3a03020 	mov	r3, #32
char * __emit_float(char *num, double d, unsigned wdith);

static char* pad(char *p,  char *base, int width) {
	int len = p - base;
	// pad with leading spaces
	for(; len < width; len++)
    87f0:	ea000002 	b	8800 <pad+0x18>
		*p++ = ' ';
    87f4:	e5c03000 	strb	r3, [r0]
char * __emit_float(char *num, double d, unsigned wdith);

static char* pad(char *p,  char *base, int width) {
	int len = p - base;
	// pad with leading spaces
	for(; len < width; len++)
    87f8:	e2811001 	add	r1, r1, #1
		*p++ = ' ';
    87fc:	e2800001 	add	r0, r0, #1
char * __emit_float(char *num, double d, unsigned wdith);

static char* pad(char *p,  char *base, int width) {
	int len = p - base;
	// pad with leading spaces
	for(; len < width; len++)
    8800:	e1510002 	cmp	r1, r2
    8804:	bafffffa 	blt	87f4 <pad+0xc>
		*p++ = ' ';
	*p = 0;
    8808:	e3a03000 	mov	r3, #0
    880c:	e5c03000 	strb	r3, [r0]
	return p;
}
    8810:	e12fff1e 	bx	lr

00008814 <reverse>:

static char* reverse(char *dst, int n, char *p, char *start) {
	// drop the lower chars if the string is too big.
	int len = p - start + 1; // include \0
    8814:	e063c002 	rsb	ip, r3, r2
    8818:	e28cc001 	add	ip, ip, #1
	if(len > n)
    881c:	e15c0001 	cmp	ip, r1
		start += (len - n);
    8820:	c061100c 	rsbgt	r1, r1, ip
    8824:	c0833001 	addgt	r3, r3, r1

	char *s = dst;
	
	// p starts at end.
	for(p--; p >= start; p--)
    8828:	e2422001 	sub	r2, r2, #1
    882c:	e1a01000 	mov	r1, r0
    8830:	ea000002 	b	8840 <reverse+0x2c>
		*dst++ = *p;
    8834:	e452c001 	ldrb	ip, [r2], #-1
    8838:	e5c1c000 	strb	ip, [r1]
    883c:	e2811001 	add	r1, r1, #1
		start += (len - n);

	char *s = dst;
	
	// p starts at end.
	for(p--; p >= start; p--)
    8840:	e1520003 	cmp	r2, r3
    8844:	2afffffa 	bcs	8834 <reverse+0x20>
		*dst++ = *p;
	*dst++ = 0;
    8848:	e3a03000 	mov	r3, #0
    884c:	e5c13000 	strb	r3, [r1]

	return s;
}
    8850:	e12fff1e 	bx	lr

00008854 <emit>:

static char* emit(unsigned base, char *dst, int n, int val, int width, int signed_p) {
    8854:	e92d41f0 	push	{r4, r5, r6, r7, r8, lr}
    8858:	e24dd040 	sub	sp, sp, #64	; 0x40
    885c:	e1a05001 	mov	r5, r1
    8860:	e1a04002 	mov	r4, r2
    8864:	e59d2058 	ldr	r2, [sp, #88]	; 0x58
	// XXX: constrain width to be >= bit size: can change this.
	if(width > n)
    8868:	e1520004 	cmp	r2, r4
		width = n - 1;
    886c:	c2442001 	subgt	r2, r4, #1

	char buf[64], *p = buf; 
	unsigned u = val;
    8870:	e1a0c003 	mov	ip, r3

	switch(base) { 
    8874:	e2400002 	sub	r0, r0, #2
    8878:	e350000e 	cmp	r0, #14
    887c:	979ff100 	ldrls	pc, [pc, r0, lsl #2]
    8880:	ea000042 	b	8990 <emit+0x13c>
    8884:	00008968 	andeq	r8, r0, r8, ror #18
    8888:	00008990 	muleq	r0, r0, r9
    888c:	00008990 	muleq	r0, r0, r9
    8890:	00008990 	muleq	r0, r0, r9
    8894:	00008990 	muleq	r0, r0, r9
    8898:	00008990 	muleq	r0, r0, r9
    889c:	0000895c 	andeq	r8, r0, ip, asr r9
    88a0:	00008990 	muleq	r0, r0, r9
    88a4:	000088c0 	andeq	r8, r0, r0, asr #17
    88a8:	00008990 	muleq	r0, r0, r9
    88ac:	00008990 	muleq	r0, r0, r9
    88b0:	00008990 	muleq	r0, r0, r9
    88b4:	00008990 	muleq	r0, r0, r9
    88b8:	00008990 	muleq	r0, r0, r9
    88bc:	00008934 	andeq	r8, r0, r4, lsr r9
		case 10: 
		{
			unsigned neg_p = 0;
			if(val < 0 && signed_p) {
    88c0:	e59d105c 	ldr	r1, [sp, #92]	; 0x5c
    88c4:	e2911000 	adds	r1, r1, #0
    88c8:	13a01001 	movne	r1, #1
    88cc:	e0111fa3 	ands	r1, r1, r3, lsr #31
				neg_p = 1;
				val = -val;
    88d0:	1263c000 	rsbne	ip, r3, #0
	switch(base) { 
		case 10: 
		{
			unsigned neg_p = 0;
			if(val < 0 && signed_p) {
				neg_p = 1;
    88d4:	13a08001 	movne	r8, #1
	unsigned u = val;

	switch(base) { 
		case 10: 
		{
			unsigned neg_p = 0;
    88d8:	03a08000 	moveq	r8, #0
			if(val < 0 && signed_p) {
				neg_p = 1;
    88dc:	e1a0100d 	mov	r1, sp
				val = -val;
				u = val;
			}
			do { 
				*p++ = "0123456789"[u % 10];
    88e0:	e59f70e8 	ldr	r7, [pc, #232]	; 89d0 <emit+0x17c>
    88e4:	e59f60e8 	ldr	r6, [pc, #232]	; 89d4 <emit+0x180>
    88e8:	ea000000 	b	88f0 <emit+0x9c>
    88ec:	e1a01003 	mov	r1, r3
    88f0:	e2813001 	add	r3, r1, #1
    88f4:	e08e0c97 	umull	r0, lr, r7, ip
    88f8:	e1a0e1ae 	lsr	lr, lr, #3
    88fc:	e1a0000e 	mov	r0, lr
    8900:	e08ee10e 	add	lr, lr, lr, lsl #2
    8904:	e1a0e08e 	lsl	lr, lr, #1
    8908:	e06ee00c 	rsb	lr, lr, ip
    890c:	e7d6c00e 	ldrb	ip, [r6, lr]
    8910:	e5c1c000 	strb	ip, [r1]
			} while(u /= 10); 
    8914:	e1a0c000 	mov	ip, r0
    8918:	e3500000 	cmp	r0, #0
    891c:	1afffff2 	bne	88ec <emit+0x98>
			if(neg_p)
    8920:	e3580000 	cmp	r8, #0
				*p++ = '-';
    8924:	12813002 	addne	r3, r1, #2
    8928:	13a0002d 	movne	r0, #45	; 0x2d
    892c:	15c10001 	strbne	r0, [r1, #1]
    8930:	ea00001c 	b	89a8 <emit+0x154>
		width = n - 1;

	char buf[64], *p = buf; 
	unsigned u = val;

	switch(base) { 
    8934:	e1a0e00d 	mov	lr, sp
			break;
		}
		case 16:
			u = val;
                        do {
                                *p++ = "0123456789abcdef"[u % 16];
    8938:	e59f0098 	ldr	r0, [pc, #152]	; 89d8 <emit+0x184>
    893c:	e28e3001 	add	r3, lr, #1
    8940:	e20c100f 	and	r1, ip, #15
    8944:	e7d01001 	ldrb	r1, [r0, r1]
    8948:	e5ce1000 	strb	r1, [lr]
    894c:	e1a0e003 	mov	lr, r3
                        } while(u /= 16);
    8950:	e1b0c22c 	lsrs	ip, ip, #4
    8954:	1afffff8 	bne	893c <emit+0xe8>
    8958:	ea000012 	b	89a8 <emit+0x154>
                        break;
		// just a single char
		case 8:
			*p++ = val;
    895c:	e5cd3000 	strb	r3, [sp]
    8960:	e28d3001 	add	r3, sp, #1
			break;
    8964:	ea00000f 	b	89a8 <emit+0x154>
		width = n - 1;

	char buf[64], *p = buf; 
	unsigned u = val;

	switch(base) { 
    8968:	e1a0e00d 	mov	lr, sp
#if 0
			for(int i = 0; i < 32; i++)
				*p++ = "01"[(u & (1<<i)) != 0];
#else
                        do {
                        	*p++ = "01"[u % 2];
    896c:	e59f0068 	ldr	r0, [pc, #104]	; 89dc <emit+0x188>
    8970:	e28e3001 	add	r3, lr, #1
    8974:	e20c1001 	and	r1, ip, #1
    8978:	e7d01001 	ldrb	r1, [r0, r1]
    897c:	e5ce1000 	strb	r1, [lr]
    8980:	e1a0e003 	mov	lr, r3
			} while(u /= 2);
    8984:	e1b0c0ac 	lsrs	ip, ip, #1
    8988:	1afffff8 	bne	8970 <emit+0x11c>
    898c:	ea000005 	b	89a8 <emit+0x154>
#endif
			break;
		default:
			assert(0);
    8990:	e59f0048 	ldr	r0, [pc, #72]	; 89e0 <emit+0x18c>
    8994:	e59f1048 	ldr	r1, [pc, #72]	; 89e4 <emit+0x190>
    8998:	e59f2048 	ldr	r2, [pc, #72]	; 89e8 <emit+0x194>
    899c:	e3a03075 	mov	r3, #117	; 0x75
    89a0:	ebffff60 	bl	8728 <printk>
    89a4:	eb0000ce 	bl	8ce4 <clean_reboot>
	}
	// number string is reversed, so re-reverse it.
	return reverse(dst, n, pad(p, buf, width), buf);
    89a8:	e1a00003 	mov	r0, r3
    89ac:	e1a0100d 	mov	r1, sp
    89b0:	ebffff8c 	bl	87e8 <pad>
    89b4:	e1a02000 	mov	r2, r0
    89b8:	e1a00005 	mov	r0, r5
    89bc:	e1a01004 	mov	r1, r4
    89c0:	e1a0300d 	mov	r3, sp
    89c4:	ebffff92 	bl	8814 <reverse>
}
    89c8:	e28dd040 	add	sp, sp, #64	; 0x40
    89cc:	e8bd81f0 	pop	{r4, r5, r6, r7, r8, pc}
    89d0:	cccccccd 	stclgt	12, cr12, [ip], {205}	; 0xcd
    89d4:	000098b0 			; <UNDEFINED> instruction: 0x000098b0
    89d8:	000098bc 			; <UNDEFINED> instruction: 0x000098bc
    89dc:	000098d0 	ldrdeq	r9, [r0], -r0
    89e0:	00009888 	andeq	r9, r0, r8, lsl #17
    89e4:	0000989c 	muleq	r0, ip, r8
    89e8:	00009864 	andeq	r9, r0, r4, ror #16

000089ec <rpi_set_output>:
// override this is going through the network.
int (*rpi_putchar)(int c) = internal_putchar;
#endif


void rpi_set_output(int (*putc_fp)(int), int (*puts_fp)(const char *)) {
    89ec:	e92d4008 	push	{r3, lr}
    assert(putc_fp);
    89f0:	e3500000 	cmp	r0, #0
    89f4:	1a000005 	bne	8a10 <rpi_set_output+0x24>
    89f8:	e59f0028 	ldr	r0, [pc, #40]	; 8a28 <rpi_set_output+0x3c>
    89fc:	e59f1028 	ldr	r1, [pc, #40]	; 8a2c <rpi_set_output+0x40>
    8a00:	e59f2028 	ldr	r2, [pc, #40]	; 8a30 <rpi_set_output+0x44>
    8a04:	e3a03020 	mov	r3, #32
    8a08:	ebffff46 	bl	8728 <printk>
    8a0c:	eb0000b4 	bl	8ce4 <clean_reboot>
    rpi_putchar = putc_fp;
    8a10:	e59f301c 	ldr	r3, [pc, #28]	; 8a34 <rpi_set_output+0x48>
    8a14:	e5830000 	str	r0, [r3]
    if(puts_fp)
    8a18:	e3510000 	cmp	r1, #0
        putk = puts_fp;
    8a1c:	159f3014 	ldrne	r3, [pc, #20]	; 8a38 <rpi_set_output+0x4c>
    8a20:	15831000 	strne	r1, [r3]
    8a24:	e8bd8008 	pop	{r3, pc}
    8a28:	000098d4 	ldrdeq	r9, [r0], -r4
    8a2c:	0000989c 	muleq	r0, ip, r8
    8a30:	0000986c 	andeq	r9, r0, ip, ror #16
    8a34:	0000965c 	andeq	r9, r0, ip, asr r6
    8a38:	000095c4 	andeq	r9, r0, r4, asr #11

00008a3c <va_printk>:
	return reverse(dst, n, pad(p, buf, width), buf);
}

#include "va-printk.h"

int va_printk(char *buf, int n, const char *fmt, va_list args) {
    8a3c:	e92d4ff0 	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
    8a40:	e24dd08c 	sub	sp, sp, #140	; 0x8c
    8a44:	e1a0b000 	mov	fp, r0
    8a48:	e1a0a003 	mov	sl, r3
	char *p = buf, *e = buf + n - 1;
    8a4c:	e2411001 	sub	r1, r1, #1
    8a50:	e0808001 	add	r8, r0, r1

	buf[0] = 0;
    8a54:	e3a03000 	mov	r3, #0
    8a58:	e5c03000 	strb	r3, [r0]
}

#include "va-printk.h"

int va_printk(char *buf, int n, const char *fmt, va_list args) {
	char *p = buf, *e = buf + n - 1;
    8a5c:	e1a04000 	mov	r4, r0

	buf[0] = 0;
	for(; *fmt && p < e; ) {
    8a60:	ea000087 	b	8c84 <va_printk+0x248>
		if(*fmt != '%')
    8a64:	e3530025 	cmp	r3, #37	; 0x25
			*p++ = *fmt++;
    8a68:	12822001 	addne	r2, r2, #1
    8a6c:	15c43000 	strbne	r3, [r4]
    8a70:	12844001 	addne	r4, r4, #1
    8a74:	1a000082 	bne	8c84 <va_printk+0x248>
		
		else if(fmt[1] == '%') {
    8a78:	e5d21001 	ldrb	r1, [r2, #1]
    8a7c:	e3510025 	cmp	r1, #37	; 0x25
			*p++ = *fmt;
    8a80:	05c43000 	strbeq	r3, [r4]
			fmt+=2;
    8a84:	02822002 	addeq	r2, r2, #2
	for(; *fmt && p < e; ) {
		if(*fmt != '%')
			*p++ = *fmt++;
		
		else if(fmt[1] == '%') {
			*p++ = *fmt;
    8a88:	02844001 	addeq	r4, r4, #1
    8a8c:	0a00007c 	beq	8c84 <va_printk+0x248>
			fmt+=2;
		} else {	
			fmt++;
    8a90:	e2826001 	add	r6, r2, #1

			char *s, num[128];
			unsigned width = 0;
    8a94:	e3a07000 	mov	r7, #0

			while(isdigit(*fmt)) {
    8a98:	ea000004 	b	8ab0 <va_printk+0x74>
				width = width*10 + *fmt - '0';
    8a9c:	e0877107 	add	r7, r7, r7, lsl #2
    8aa0:	e1a07087 	lsl	r7, r7, #1
    8aa4:	e0877005 	add	r7, r7, r5
    8aa8:	e2477030 	sub	r7, r7, #48	; 0x30
				fmt++;
    8aac:	e2866001 	add	r6, r6, #1
			fmt++;

			char *s, num[128];
			unsigned width = 0;

			while(isdigit(*fmt)) {
    8ab0:	e5d65000 	ldrb	r5, [r6]
    8ab4:	e1a09005 	mov	r9, r5
    8ab8:	e1a00005 	mov	r0, r5
    8abc:	ebffff44 	bl	87d4 <isdigit>
    8ac0:	e3500000 	cmp	r0, #0
    8ac4:	1afffff4 	bne	8a9c <va_printk+0x60>
				width = width*10 + *fmt - '0';
				fmt++;
			}
			assert(width < 32);
    8ac8:	e357001f 	cmp	r7, #31
    8acc:	9a000005 	bls	8ae8 <va_printk+0xac>
    8ad0:	e59f01d8 	ldr	r0, [pc, #472]	; 8cb0 <va_printk+0x274>
    8ad4:	e59f11d8 	ldr	r1, [pc, #472]	; 8cb4 <va_printk+0x278>
    8ad8:	e59f21d8 	ldr	r2, [pc, #472]	; 8cb8 <va_printk+0x27c>
    8adc:	e3a03092 	mov	r3, #146	; 0x92
    8ae0:	ebffff10 	bl	8728 <printk>
    8ae4:	eb00007e 	bl	8ce4 <clean_reboot>
			
			switch(*fmt) {
    8ae8:	e2455062 	sub	r5, r5, #98	; 0x62
    8aec:	e3550016 	cmp	r5, #22
    8af0:	979ff105 	ldrls	pc, [pc, r5, lsl #2]
    8af4:	ea000051 	b	8c40 <va_printk+0x204>
    8af8:	00008be4 	andeq	r8, r0, r4, ror #23
    8afc:	00008c18 	andeq	r8, r0, r8, lsl ip
    8b00:	00008b6c 	andeq	r8, r0, ip, ror #22
    8b04:	00008c40 	andeq	r8, r0, r0, asr #24
    8b08:	00008b54 	andeq	r8, r0, r4, asr fp
    8b0c:	00008c40 	andeq	r8, r0, r0, asr #24
    8b10:	00008c40 	andeq	r8, r0, r0, asr #24
    8b14:	00008c40 	andeq	r8, r0, r0, asr #24
    8b18:	00008c40 	andeq	r8, r0, r0, asr #24
    8b1c:	00008c40 	andeq	r8, r0, r0, asr #24
    8b20:	00008c40 	andeq	r8, r0, r0, asr #24
    8b24:	00008c40 	andeq	r8, r0, r0, asr #24
    8b28:	00008c40 	andeq	r8, r0, r0, asr #24
    8b2c:	00008c40 	andeq	r8, r0, r0, asr #24
    8b30:	00008bbc 			; <UNDEFINED> instruction: 0x00008bbc
    8b34:	00008c40 	andeq	r8, r0, r0, asr #24
    8b38:	00008c40 	andeq	r8, r0, r0, asr #24
    8b3c:	00008c0c 	andeq	r8, r0, ip, lsl #24
    8b40:	00008c40 	andeq	r8, r0, r0, asr #24
    8b44:	00008b94 	muleq	r0, r4, fp
    8b48:	00008c40 	andeq	r8, r0, r0, asr #24
    8b4c:	00008c40 	andeq	r8, r0, r0, asr #24
    8b50:	00008bbc 			; <UNDEFINED> instruction: 0x00008bbc
			case 'f':
			{
#ifndef RPI_FP_ENABLED
				panic("float not enabled!!!");
    8b54:	e59f0160 	ldr	r0, [pc, #352]	; 8cbc <va_printk+0x280>
    8b58:	e59f1154 	ldr	r1, [pc, #340]	; 8cb4 <va_printk+0x278>
    8b5c:	e59f2154 	ldr	r2, [pc, #340]	; 8cb8 <va_printk+0x27c>
    8b60:	e3a03098 	mov	r3, #152	; 0x98
    8b64:	ebfffeef 	bl	8728 <printk>
    8b68:	eb00005d 	bl	8ce4 <clean_reboot>

				break;
#endif
			}
			case 'd':
				s = emit(10, num, 128, va_arg(args, int), width, 1);
    8b6c:	e59a3000 	ldr	r3, [sl]
    8b70:	e28aa004 	add	sl, sl, #4
    8b74:	e58d7000 	str	r7, [sp]
    8b78:	e3a02001 	mov	r2, #1
    8b7c:	e58d2004 	str	r2, [sp, #4]
    8b80:	e3a0000a 	mov	r0, #10
    8b84:	e28d1008 	add	r1, sp, #8
    8b88:	e3a02080 	mov	r2, #128	; 0x80
    8b8c:	ebffff30 	bl	8854 <emit>
				break;
    8b90:	ea000031 	b	8c5c <va_printk+0x220>
			case 'u':
				s = emit(10, num, 128, va_arg(args, unsigned), width, 0);
    8b94:	e59a3000 	ldr	r3, [sl]
    8b98:	e28aa004 	add	sl, sl, #4
    8b9c:	e58d7000 	str	r7, [sp]
    8ba0:	e3a02000 	mov	r2, #0
    8ba4:	e58d2004 	str	r2, [sp, #4]
    8ba8:	e3a0000a 	mov	r0, #10
    8bac:	e28d1008 	add	r1, sp, #8
    8bb0:	e3a02080 	mov	r2, #128	; 0x80
    8bb4:	ebffff26 	bl	8854 <emit>
				break;
    8bb8:	ea000027 	b	8c5c <va_printk+0x220>
			case 'p':
			case 'x':
				s = emit(16, num, 128, va_arg(args, unsigned), width, 0);
    8bbc:	e59a3000 	ldr	r3, [sl]
    8bc0:	e28aa004 	add	sl, sl, #4
    8bc4:	e58d7000 	str	r7, [sp]
    8bc8:	e3a02000 	mov	r2, #0
    8bcc:	e58d2004 	str	r2, [sp, #4]
    8bd0:	e3a00010 	mov	r0, #16
    8bd4:	e28d1008 	add	r1, sp, #8
    8bd8:	e3a02080 	mov	r2, #128	; 0x80
    8bdc:	ebffff1c 	bl	8854 <emit>
				break;
    8be0:	ea00001d 	b	8c5c <va_printk+0x220>
			case 'b':
				s = emit(2, num, 128, va_arg(args, unsigned), width, 0);
    8be4:	e59a3000 	ldr	r3, [sl]
    8be8:	e28aa004 	add	sl, sl, #4
    8bec:	e58d7000 	str	r7, [sp]
    8bf0:	e3a02000 	mov	r2, #0
    8bf4:	e58d2004 	str	r2, [sp, #4]
    8bf8:	e3a00002 	mov	r0, #2
    8bfc:	e28d1008 	add	r1, sp, #8
    8c00:	e3a02080 	mov	r2, #128	; 0x80
    8c04:	ebffff12 	bl	8854 <emit>
				break;
    8c08:	ea000013 	b	8c5c <va_printk+0x220>
			case 's':
				s = va_arg(args, char *);
    8c0c:	e59a0000 	ldr	r0, [sl]
    8c10:	e28aa004 	add	sl, sl, #4
				break;
    8c14:	ea000010 	b	8c5c <va_printk+0x220>
			case 'c':
				s = emit(8, num, 128, va_arg(args, int),width,0);
    8c18:	e59a3000 	ldr	r3, [sl]
    8c1c:	e28aa004 	add	sl, sl, #4
    8c20:	e58d7000 	str	r7, [sp]
    8c24:	e3a02000 	mov	r2, #0
    8c28:	e58d2004 	str	r2, [sp, #4]
    8c2c:	e3a00008 	mov	r0, #8
    8c30:	e08d1000 	add	r1, sp, r0
    8c34:	e3a02080 	mov	r2, #128	; 0x80
    8c38:	ebffff05 	bl	8854 <emit>
				break;
    8c3c:	ea000006 	b	8c5c <va_printk+0x220>
			default: 
				panic("printk: not handling specifier '%c'\n", *fmt);
    8c40:	e58d9000 	str	r9, [sp]
    8c44:	e59f0074 	ldr	r0, [pc, #116]	; 8cc0 <va_printk+0x284>
    8c48:	e59f1064 	ldr	r1, [pc, #100]	; 8cb4 <va_printk+0x278>
    8c4c:	e59f2064 	ldr	r2, [pc, #100]	; 8cb8 <va_printk+0x27c>
    8c50:	e3a030b9 	mov	r3, #185	; 0xb9
    8c54:	ebfffeb3 	bl	8728 <printk>
    8c58:	eb000021 	bl	8ce4 <clean_reboot>
				return 0;   // ugh
			}
			fmt++;
    8c5c:	e2862001 	add	r2, r6, #1

			// safe string copy
			for(; p < e && *s; )
    8c60:	ea000002 	b	8c70 <va_printk+0x234>
				*p++ = *s++;
    8c64:	e2800001 	add	r0, r0, #1
    8c68:	e5c43000 	strb	r3, [r4]
    8c6c:	e2844001 	add	r4, r4, #1
				return 0;   // ugh
			}
			fmt++;

			// safe string copy
			for(; p < e && *s; )
    8c70:	e1540008 	cmp	r4, r8
    8c74:	2a000002 	bcs	8c84 <va_printk+0x248>
    8c78:	e5d03000 	ldrb	r3, [r0]
    8c7c:	e3530000 	cmp	r3, #0
    8c80:	1afffff7 	bne	8c64 <va_printk+0x228>

int va_printk(char *buf, int n, const char *fmt, va_list args) {
	char *p = buf, *e = buf + n - 1;

	buf[0] = 0;
	for(; *fmt && p < e; ) {
    8c84:	e5d23000 	ldrb	r3, [r2]
    8c88:	e3530000 	cmp	r3, #0
    8c8c:	0a000001 	beq	8c98 <va_printk+0x25c>
    8c90:	e1540008 	cmp	r4, r8
    8c94:	3affff72 	bcc	8a64 <va_printk+0x28>
			// safe string copy
			for(; p < e && *s; )
				*p++ = *s++;
		}
	}
	*p++ = 0;
    8c98:	e2840001 	add	r0, r4, #1
    8c9c:	e3a03000 	mov	r3, #0
    8ca0:	e5c43000 	strb	r3, [r4]
	return p - buf;
}
    8ca4:	e06b0000 	rsb	r0, fp, r0
    8ca8:	e28dd08c 	add	sp, sp, #140	; 0x8c
    8cac:	e8bd8ff0 	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
    8cb0:	000098ec 	andeq	r9, r0, ip, ror #17
    8cb4:	0000989c 	muleq	r0, ip, r8
    8cb8:	0000987c 	andeq	r9, r0, ip, ror r8
    8cbc:	00009908 	andeq	r9, r0, r8, lsl #18
    8cc0:	00009930 	andeq	r9, r0, r0, lsr r9

00008cc4 <enable_cache>:
#include "rpi.h"

void enable_cache(void) {
    unsigned r;
    asm volatile ("MRC p15, 0, %0, c1, c0, 0" : "=r" (r));
    8cc4:	ee113f10 	mrc	15, 0, r3, cr1, cr0, {0}
	r |= (1 << 12); // l1 instruction cache
	r |= (1 << 11); // branch prediction
    8cc8:	e3833b06 	orr	r3, r3, #6144	; 0x1800
    asm volatile ("MCR p15, 0, %0, c1, c0, 0" :: "r" (r));
    8ccc:	ee013f10 	mcr	15, 0, r3, cr1, cr0, {0}
    8cd0:	e12fff1e 	bx	lr

00008cd4 <disable_cache>:
}

// should we flush icache?
void disable_cache(void) {
    unsigned r;
    asm volatile ("MRC p15, 0, %0, c1, c0, 0" : "=r" (r));
    8cd4:	ee113f10 	mrc	15, 0, r3, cr1, cr0, {0}
    //r |= 0x1800;
	r &= ~(1 << 12); // l1 instruction cache
	r &= ~(1 << 11); // branch prediction
    8cd8:	e3c33b06 	bic	r3, r3, #6144	; 0x1800
    asm volatile ("MCR p15, 0, %0, c1, c0, 0" :: "r" (r));
    8cdc:	ee013f10 	mcr	15, 0, r3, cr1, cr0, {0}
    8ce0:	e12fff1e 	bx	lr

00008ce4 <clean_reboot>:
#include "rpi.h"

// print out a special message so bootloader exits
void clean_reboot(void) {
    8ce4:	e92d4008 	push	{r3, lr}
    putk("DONE!!!\n");
    8ce8:	e59f3014 	ldr	r3, [pc, #20]	; 8d04 <clean_reboot+0x20>
    8cec:	e5933000 	ldr	r3, [r3]
    8cf0:	e59f0010 	ldr	r0, [pc, #16]	; 8d08 <clean_reboot+0x24>
    8cf4:	e12fff33 	blx	r3
    delay_ms(100);       // (hopefully) enough time for message to get flushed.
    8cf8:	e3a00064 	mov	r0, #100	; 0x64
    8cfc:	eb000044 	bl	8e14 <delay_ms>
    rpi_reboot();
    8d00:	eb000019 	bl	8d6c <rpi_reboot>
    8d04:	000095c4 	andeq	r9, r0, r4, asr #11
    8d08:	00009968 	andeq	r9, r0, r8, ror #18

00008d0c <_cstart>:
#include "rpi.h"

void _cstart() {
    8d0c:	e92d4008 	push	{r3, lr}
    extern int __bss_start__, __bss_end__;
	void notmain();

    int* bss = &__bss_start__;
    8d10:	e59f3020 	ldr	r3, [pc, #32]	; 8d38 <_cstart+0x2c>
    int* bss_end = &__bss_end__;
 
    while( bss < bss_end )
    8d14:	e59f2020 	ldr	r2, [pc, #32]	; 8d3c <_cstart+0x30>
        *bss++ = 0;
    8d18:	e3a01000 	mov	r1, #0
	void notmain();

    int* bss = &__bss_start__;
    int* bss_end = &__bss_end__;
 
    while( bss < bss_end )
    8d1c:	ea000001 	b	8d28 <_cstart+0x1c>
        *bss++ = 0;
    8d20:	e5831000 	str	r1, [r3]
    8d24:	e2833004 	add	r3, r3, #4
	void notmain();

    int* bss = &__bss_start__;
    int* bss_end = &__bss_end__;
 
    while( bss < bss_end )
    8d28:	e1530002 	cmp	r3, r2
    8d2c:	3afffffb 	bcc	8d20 <_cstart+0x14>
        *bss++ = 0;

    notmain(); 
    8d30:	ebfffcb6 	bl	8010 <notmain>
	rpi_reboot();
    8d34:	eb00000c 	bl	8d6c <rpi_reboot>
    8d38:	00009974 	andeq	r9, r0, r4, ror r9
    8d3c:	00009d78 	andeq	r9, r0, r8, ror sp

00008d40 <at_user_level>:
 * works if we have a trashed stack pointer?
 */
static unsigned user_level = 0b10000;
int at_user_level(void) {
    unsigned cpsr = 0;
    asm volatile("mrs %0,cpsr" : "=r"(cpsr));
    8d40:	e10f0000 	mrs	r0, CPSR

    // user level = lower 5 bits = 0b10000);
    return (cpsr  & 0b11111)  == user_level;
    8d44:	e200001f 	and	r0, r0, #31
}
    8d48:	e3500010 	cmp	r0, #16
    8d4c:	13a00000 	movne	r0, #0
    8d50:	03a00001 	moveq	r0, #1
    8d54:	e12fff1e 	bx	lr

00008d58 <set_user_level>:

// this is just used by the reboot code.
void set_user_level(void) {
    unsigned cpsr = 0;
    // XXX: shouldn't we just set the one bit?
    asm volatile("mrs %0,cpsr" : "=r"(cpsr));
    8d58:	e10f3000 	mrs	r3, CPSR
        cpsr = (cpsr & ~0b11111) | user_level;
    8d5c:	e3c3301f 	bic	r3, r3, #31
    8d60:	e3833010 	orr	r3, r3, #16
    asm volatile("msr cpsr, %0" :: "r"(cpsr));
    8d64:	e129f003 	msr	CPSR_fc, r3
    8d68:	e12fff1e 	bx	lr

00008d6c <rpi_reboot>:
}

void rpi_reboot(void) {
    8d6c:	e92d4008 	push	{r3, lr}
    if(at_user_level()) {
    8d70:	ebfffff2 	bl	8d40 <at_user_level>
    8d74:	e3500000 	cmp	r0, #0
    8d78:	0a000000 	beq	8d80 <rpi_reboot+0x14>
        set_user_level();
    8d7c:	ebfffff5 	bl	8d58 <set_user_level>
        // of stuff.
        // assert(!at_user_level());
    }

    // gives uart time to flush: should just call flush directly.
    delay_ms(30);
    8d80:	e3a0001e 	mov	r0, #30
    8d84:	eb000022 	bl	8e14 <delay_ms>
    const int PM_WDOG = 0x20100024;
    const int PM_PASSWORD = 0x5a000000;
    const int PM_RSTC_WRCFG_FULL_RESET = 0x00000020;

    // timeout = 1/16th of a second? (whatever)
    PUT32(PM_WDOG, PM_PASSWORD | 1);
    8d88:	e59f0014 	ldr	r0, [pc, #20]	; 8da4 <rpi_reboot+0x38>
    8d8c:	e59f1014 	ldr	r1, [pc, #20]	; 8da8 <rpi_reboot+0x3c>
    8d90:	eb0001a0 	bl	9418 <PUT32>
    PUT32(PM_RSTC, PM_PASSWORD | PM_RSTC_WRCFG_FULL_RESET);
    8d94:	e59f0010 	ldr	r0, [pc, #16]	; 8dac <rpi_reboot+0x40>
    8d98:	e59f1010 	ldr	r1, [pc, #16]	; 8db0 <rpi_reboot+0x44>
    8d9c:	eb00019d 	bl	9418 <PUT32>
    8da0:	eafffffe 	b	8da0 <rpi_reboot+0x34>
    8da4:	20100024 	andscs	r0, r0, r4, lsr #32
    8da8:	5a000001 	bpl	8db4 <delay_cycles>
    8dac:	2010001c 	andscs	r0, r0, ip, lsl r0
    8db0:	5a000020 	bpl	8e38 <delay_sec+0x10>

00008db4 <delay_cycles>:
#include "rpi.h"

// roughly 2-3x the number of cyles.  dunno if we care.  can read cycle count from
// cp15 iirc.
void delay_cycles(unsigned ticks) {
    while(ticks-- > 0)
    8db4:	ea000001 	b	8dc0 <delay_cycles+0xc>
        asm("add r1, r1, #0");
    8db8:	e2811000 	add	r1, r1, #0
#include "rpi.h"

// roughly 2-3x the number of cyles.  dunno if we care.  can read cycle count from
// cp15 iirc.
void delay_cycles(unsigned ticks) {
    while(ticks-- > 0)
    8dbc:	e1a00003 	mov	r0, r3
    8dc0:	e2403001 	sub	r3, r0, #1
    8dc4:	e3500000 	cmp	r0, #0
    8dc8:	1afffffa 	bne	8db8 <delay_cycles+0x4>
        asm("add r1, r1, #0");
}
    8dcc:	e12fff1e 	bx	lr

00008dd0 <timer_get_usec_raw>:

// no dev barrier.
unsigned timer_get_usec_raw(void) {
    8dd0:	e92d4008 	push	{r3, lr}
    return GET32(0x20003004);
    8dd4:	e59f0004 	ldr	r0, [pc, #4]	; 8de0 <timer_get_usec_raw+0x10>
    8dd8:	eb00019a 	bl	9448 <GET32>
}
    8ddc:	e8bd8008 	pop	{r3, pc}
    8de0:	20003004 	andcs	r3, r0, r4

00008de4 <timer_get_usec>:

// in usec
unsigned timer_get_usec(void) {
    8de4:	e92d4008 	push	{r3, lr}
// comment these out for this lab (8) so student
// code does not get hit by weird timing issues.
//    dev_barrier();
    unsigned u = timer_get_usec_raw();
    8de8:	ebfffff8 	bl	8dd0 <timer_get_usec_raw>
//    dev_barrier();
    return u;
}
    8dec:	e8bd8008 	pop	{r3, pc}

00008df0 <delay_us>:

void delay_us(unsigned us) {
    8df0:	e92d4038 	push	{r3, r4, r5, lr}
    8df4:	e1a05000 	mov	r5, r0
    unsigned rb = timer_get_usec();
    8df8:	ebfffff9 	bl	8de4 <timer_get_usec>
    8dfc:	e1a04000 	mov	r4, r0
    while (1) {
        unsigned ra = timer_get_usec();
    8e00:	ebfffff7 	bl	8de4 <timer_get_usec>
        if ((ra - rb) >= us) {
    8e04:	e0640000 	rsb	r0, r4, r0
    8e08:	e1500005 	cmp	r0, r5
    8e0c:	3afffffb 	bcc	8e00 <delay_us+0x10>
            break;
        }
    }
}
    8e10:	e8bd8038 	pop	{r3, r4, r5, pc}

00008e14 <delay_ms>:
void delay_ms(unsigned ms) {
    8e14:	e92d4008 	push	{r3, lr}
    delay_us(ms*1000);
    8e18:	e3a03ffa 	mov	r3, #1000	; 0x3e8
    8e1c:	e0000093 	mul	r0, r3, r0
    8e20:	ebfffff2 	bl	8df0 <delay_us>
    8e24:	e8bd8008 	pop	{r3, pc}

00008e28 <delay_sec>:
}
void delay_sec(unsigned sec) {
    8e28:	e92d4008 	push	{r3, lr}
    delay_ms(sec*1000);
    8e2c:	e3a03ffa 	mov	r3, #1000	; 0x3e8
    8e30:	e0000093 	mul	r0, r3, r0
    8e34:	ebfffff6 	bl	8e14 <delay_ms>
    8e38:	e8bd8008 	pop	{r3, pc}

00008e3c <gpio_set_output>:
volatile unsigned *GPLEV1 = (void*) 0x20200038;
// Part 1 implement gpio_set_on, gpio_set_off, gpio_set_output

// set <pin> to be an output pin.  note: fsel0, fsel1, fsel2 are contiguous in memory,
// so you can use array calculations!
void gpio_set_output(unsigned pin) {
    8e3c:	e92d4038 	push	{r3, r4, r5, lr}
    8e40:	e1a04000 	mov	r4, r0
    // implement this
    // use gpio_fsel0
    
    if (pin >= 32) {
    8e44:	e350001f 	cmp	r0, #31
    8e48:	88bd8038 	pophi	{r3, r4, r5, pc}
        return;
    }
    
    volatile unsigned* gpio_reg;
    
    unsigned reg_select = pin / 10;
    8e4c:	e59f30b4 	ldr	r3, [pc, #180]	; 8f08 <gpio_set_output+0xcc>
    8e50:	e0832093 	umull	r2, r3, r3, r0
    8e54:	e1a031a3 	lsr	r3, r3, #3
    
    // Calculate register bank for selected GPIO pin
    switch (reg_select) {
    8e58:	e3530005 	cmp	r3, #5
    8e5c:	979ff103 	ldrls	pc, [pc, r3, lsl #2]
    8e60:	ea000017 	b	8ec4 <gpio_set_output+0x88>
    8e64:	00008e7c 	andeq	r8, r0, ip, ror lr
    8e68:	00008e88 	andeq	r8, r0, r8, lsl #29
    8e6c:	00008e94 	muleq	r0, r4, lr
    8e70:	00008ea0 	andeq	r8, r0, r0, lsr #29
    8e74:	00008eac 	andeq	r8, r0, ip, lsr #29
    8e78:	00008eb8 			; <UNDEFINED> instruction: 0x00008eb8
        case 0: {gpio_reg = GPFSEL0; break;}
    8e7c:	e59f3088 	ldr	r3, [pc, #136]	; 8f0c <gpio_set_output+0xd0>
    8e80:	e5935000 	ldr	r5, [r3]
    8e84:	ea00000f 	b	8ec8 <gpio_set_output+0x8c>
        case 1: {gpio_reg = GPFSEL1; break;}
    8e88:	e59f307c 	ldr	r3, [pc, #124]	; 8f0c <gpio_set_output+0xd0>
    8e8c:	e5935004 	ldr	r5, [r3, #4]
    8e90:	ea00000c 	b	8ec8 <gpio_set_output+0x8c>
        case 2: {gpio_reg = GPFSEL2; break;}
    8e94:	e59f3070 	ldr	r3, [pc, #112]	; 8f0c <gpio_set_output+0xd0>
    8e98:	e5935008 	ldr	r5, [r3, #8]
    8e9c:	ea000009 	b	8ec8 <gpio_set_output+0x8c>
        case 3: {gpio_reg = GPFSEL3; break;}
    8ea0:	e59f3064 	ldr	r3, [pc, #100]	; 8f0c <gpio_set_output+0xd0>
    8ea4:	e593500c 	ldr	r5, [r3, #12]
    8ea8:	ea000006 	b	8ec8 <gpio_set_output+0x8c>
        case 4: {gpio_reg = GPFSEL4; break;}
    8eac:	e59f3058 	ldr	r3, [pc, #88]	; 8f0c <gpio_set_output+0xd0>
    8eb0:	e5935010 	ldr	r5, [r3, #16]
    8eb4:	ea000003 	b	8ec8 <gpio_set_output+0x8c>
        case 5: {gpio_reg = GPFSEL5; break;}
    8eb8:	e59f304c 	ldr	r3, [pc, #76]	; 8f0c <gpio_set_output+0xd0>
    8ebc:	e5935014 	ldr	r5, [r3, #20]
    8ec0:	ea000000 	b	8ec8 <gpio_set_output+0x8c>
        default: gpio_reg = 0x0;
    8ec4:	e3a05000 	mov	r5, #0
    }
    
    // Calculate bitmask for selected GPIO pin
    unsigned bitmask = get32(gpio_reg);
    8ec8:	e1a00005 	mov	r0, r5
    8ecc:	eb00015b 	bl	9440 <get32>
    bitmask &= ~(0b111 << ((pin % 10) * 3));
    8ed0:	e59f1030 	ldr	r1, [pc, #48]	; 8f08 <gpio_set_output+0xcc>
    8ed4:	e0813491 	umull	r3, r1, r1, r4
    8ed8:	e1a011a1 	lsr	r1, r1, #3
    8edc:	e0811101 	add	r1, r1, r1, lsl #2
    8ee0:	e1a01081 	lsl	r1, r1, #1
    8ee4:	e0611004 	rsb	r1, r1, r4
    8ee8:	e0811081 	add	r1, r1, r1, lsl #1
    8eec:	e3a03007 	mov	r3, #7
    8ef0:	e1c03113 	bic	r3, r0, r3, lsl r1
    bitmask |= (1 << ((pin % 10) * 3));
    put32(gpio_reg, bitmask);
    8ef4:	e1a00005 	mov	r0, r5
    8ef8:	e3a02001 	mov	r2, #1
    8efc:	e1831112 	orr	r1, r3, r2, lsl r1
    8f00:	eb000142 	bl	9410 <put32>
    8f04:	e8bd8038 	pop	{r3, r4, r5, pc}
    8f08:	cccccccd 	stclgt	12, cr12, [ip], {205}	; 0xcd
    8f0c:	000095c8 	andeq	r9, r0, r8, asr #11

00008f10 <gpio_set_on>:
    
}


// set GPIO <pin> on.
inline void gpio_set_on(unsigned pin) {
    8f10:	e92d4008 	push	{r3, lr}
    // implement this
    // use gpio_set0
    if (pin >= 32) {
    8f14:	e350001f 	cmp	r0, #31
    8f18:	88bd8008 	pophi	{r3, pc}
    // Get current register value
    volatile unsigned* gpio_reg = 0x0;
    unsigned bitmask = 0x0;
    
    if (pin <= 31){
        gpio_reg = GPSET0;
    8f1c:	959f3020 	ldrls	r3, [pc, #32]	; 8f44 <gpio_set_on+0x34>
    8f20:	95932018 	ldrls	r2, [r3, #24]
        // TODO: why do we not want this statement?
        //bitmask = get32(GPSET0);
    } else {
        gpio_reg = GPSET1;
    8f24:	859f3018 	ldrhi	r3, [pc, #24]	; 8f44 <gpio_set_on+0x34>
    8f28:	8593201c 	ldrhi	r2, [r3, #28]
        //bitmask = get32(GPSET1);
        // TODO: why do we not want this statement?
    }
    
    // Calculate bitmask to preserve values
    bitmask |= 1 << (pin % 32);
    8f2c:	e200301f 	and	r3, r0, #31
    
    put32(gpio_reg, bitmask);
    8f30:	e1a00002 	mov	r0, r2
    8f34:	e3a01001 	mov	r1, #1
    8f38:	e1a01311 	lsl	r1, r1, r3
    8f3c:	eb000133 	bl	9410 <put32>
    8f40:	e8bd8008 	pop	{r3, pc}
    8f44:	000095c8 	andeq	r9, r0, r8, asr #11

00008f48 <gpio_set_off>:
}

// set GPIO <pin> off
inline void gpio_set_off(unsigned pin) {
    8f48:	e92d4008 	push	{r3, lr}
    // implement this
    // use gpio_clr0
    if(pin >= 32) {
    8f4c:	e350001f 	cmp	r0, #31
    8f50:	88bd8008 	pophi	{r3, pc}
    }
    volatile unsigned* gpio_reg = 0x0;
    unsigned bitmask = 0x0;
    
    if (pin <= 31){
        gpio_reg = GPCLR0;
    8f54:	959f3020 	ldrls	r3, [pc, #32]	; 8f7c <gpio_set_off+0x34>
    8f58:	95932020 	ldrls	r2, [r3, #32]
        //bitmask = get32(GPCLR0);
    } else {
        gpio_reg = GPCLR1;
    8f5c:	859f3018 	ldrhi	r3, [pc, #24]	; 8f7c <gpio_set_off+0x34>
    8f60:	85932024 	ldrhi	r2, [r3, #36]	; 0x24
        //bitmask = get32(GPCLR1);
    }
    
    // Calculate bitmask to preserve values
    bitmask |= 1 << (pin % 32);
    8f64:	e200301f 	and	r3, r0, #31
    
    put32(gpio_reg, bitmask);
    8f68:	e1a00002 	mov	r0, r2
    8f6c:	e3a01001 	mov	r1, #1
    8f70:	e1a01311 	lsl	r1, r1, r3
    8f74:	eb000125 	bl	9410 <put32>
    8f78:	e8bd8008 	pop	{r3, pc}
    8f7c:	000095c8 	andeq	r9, r0, r8, asr #11

00008f80 <gpio_set_input>:
}

// Part 2: implement gpio_set_input and gpio_read

// set <pin> to input.
void gpio_set_input(unsigned pin) {
    8f80:	e92d4038 	push	{r3, r4, r5, lr}
    8f84:	e1a04000 	mov	r4, r0
    // implement.
    if(pin >= 32) {
    8f88:	e350001f 	cmp	r0, #31
    8f8c:	88bd8038 	pophi	{r3, r4, r5, pc}
        return;
    }
    
    volatile unsigned* gpio_reg;
    
    unsigned reg_select = pin / 10;
    8f90:	e59f30ac 	ldr	r3, [pc, #172]	; 9044 <gpio_set_input+0xc4>
    8f94:	e0832093 	umull	r2, r3, r3, r0
    8f98:	e1a031a3 	lsr	r3, r3, #3
    
    // Calculate register bank for selected GPIO pin
    switch (reg_select) {
    8f9c:	e3530005 	cmp	r3, #5
    8fa0:	979ff103 	ldrls	pc, [pc, r3, lsl #2]
    8fa4:	ea000017 	b	9008 <gpio_set_input+0x88>
    8fa8:	00008fc0 	andeq	r8, r0, r0, asr #31
    8fac:	00008fcc 	andeq	r8, r0, ip, asr #31
    8fb0:	00008fd8 	ldrdeq	r8, [r0], -r8	; <UNPREDICTABLE>
    8fb4:	00008fe4 	andeq	r8, r0, r4, ror #31
    8fb8:	00008ff0 	strdeq	r8, [r0], -r0
    8fbc:	00008ffc 	strdeq	r8, [r0], -ip
        case 0: {gpio_reg = GPFSEL0; break;}
    8fc0:	e59f3080 	ldr	r3, [pc, #128]	; 9048 <gpio_set_input+0xc8>
    8fc4:	e5935000 	ldr	r5, [r3]
    8fc8:	ea00000f 	b	900c <gpio_set_input+0x8c>
        case 1: {gpio_reg = GPFSEL1; break;}
    8fcc:	e59f3074 	ldr	r3, [pc, #116]	; 9048 <gpio_set_input+0xc8>
    8fd0:	e5935004 	ldr	r5, [r3, #4]
    8fd4:	ea00000c 	b	900c <gpio_set_input+0x8c>
        case 2: {gpio_reg = GPFSEL2; break;}
    8fd8:	e59f3068 	ldr	r3, [pc, #104]	; 9048 <gpio_set_input+0xc8>
    8fdc:	e5935008 	ldr	r5, [r3, #8]
    8fe0:	ea000009 	b	900c <gpio_set_input+0x8c>
        case 3: {gpio_reg = GPFSEL3; break;}
    8fe4:	e59f305c 	ldr	r3, [pc, #92]	; 9048 <gpio_set_input+0xc8>
    8fe8:	e593500c 	ldr	r5, [r3, #12]
    8fec:	ea000006 	b	900c <gpio_set_input+0x8c>
        case 4: {gpio_reg = GPFSEL4; break;}
    8ff0:	e59f3050 	ldr	r3, [pc, #80]	; 9048 <gpio_set_input+0xc8>
    8ff4:	e5935010 	ldr	r5, [r3, #16]
    8ff8:	ea000003 	b	900c <gpio_set_input+0x8c>
        case 5: {gpio_reg = GPFSEL5; break;}
    8ffc:	e59f3044 	ldr	r3, [pc, #68]	; 9048 <gpio_set_input+0xc8>
    9000:	e5935014 	ldr	r5, [r3, #20]
    9004:	ea000000 	b	900c <gpio_set_input+0x8c>
        default: gpio_reg = 0x0;
    9008:	e3a05000 	mov	r5, #0
    }
    
    // Calculate bitmask for selected GPIO pin
    unsigned bitmask = get32(gpio_reg);
    900c:	e1a00005 	mov	r0, r5
    9010:	eb00010a 	bl	9440 <get32>
    bitmask &= ~(0b111 << ((pin % 10) * 3));
    9014:	e59f1028 	ldr	r1, [pc, #40]	; 9044 <gpio_set_input+0xc4>
    9018:	e0813491 	umull	r3, r1, r1, r4
    901c:	e1a011a1 	lsr	r1, r1, #3
    9020:	e0811101 	add	r1, r1, r1, lsl #2
    9024:	e1a01081 	lsl	r1, r1, #1
    9028:	e0611004 	rsb	r1, r1, r4
    902c:	e0811081 	add	r1, r1, r1, lsl #1
    9030:	e3a03007 	mov	r3, #7
    9034:	e1c01113 	bic	r1, r0, r3, lsl r1
    put32(gpio_reg, bitmask);
    9038:	e1a00005 	mov	r0, r5
    903c:	eb0000f3 	bl	9410 <put32>
    9040:	e8bd8038 	pop	{r3, r4, r5, pc}
    9044:	cccccccd 	stclgt	12, cr12, [ip], {205}	; 0xcd
    9048:	000095c8 	andeq	r9, r0, r8, asr #11

0000904c <gpio_read>:
    
    
}

// return the value of <pin>
inline int gpio_read(unsigned pin) {
    904c:	e92d4010 	push	{r4, lr}
    9050:	e1a04000 	mov	r4, r0
    
    if(pin >= 32) {
    9054:	e350001f 	cmp	r0, #31
    9058:	8a00000b 	bhi	908c <gpio_read+0x40>
        return -1;
    }
    
    unsigned v = 0;
    
    if (pin <= 31){
    905c:	8a000003 	bhi	9070 <gpio_read+0x24>
        v = get32(GPLEV0);
    9060:	e59f302c 	ldr	r3, [pc, #44]	; 9094 <gpio_read+0x48>
    9064:	e5930028 	ldr	r0, [r3, #40]	; 0x28
    9068:	eb0000f4 	bl	9440 <get32>
    906c:	ea000002 	b	907c <gpio_read+0x30>
    } else {
        v = get32(GPLEV1);
    9070:	e59f301c 	ldr	r3, [pc, #28]	; 9094 <gpio_read+0x48>
    9074:	e593002c 	ldr	r0, [r3, #44]	; 0x2c
    9078:	eb0000f0 	bl	9440 <get32>
    }
    
    return (v & (1 << (pin % 32)));
    907c:	e204401f 	and	r4, r4, #31
    9080:	e3a03001 	mov	r3, #1
    9084:	e0000413 	and	r0, r0, r3, lsl r4
    9088:	e8bd8010 	pop	{r4, pc}

// return the value of <pin>
inline int gpio_read(unsigned pin) {
    
    if(pin >= 32) {
        return -1;
    908c:	e3e00000 	mvn	r0, #0
    } else {
        v = get32(GPLEV1);
    }
    
    return (v & (1 << (pin % 32)));
}
    9090:	e8bd8010 	pop	{r4, pc}
    9094:	000095c8 	andeq	r9, r0, r8, asr #11

00009098 <gpio_write>:

// set <pin> to <v> (v \in {0,1})
inline void gpio_write(unsigned pin, unsigned v) {
    9098:	e92d4008 	push	{r3, lr}
    
    if(pin >= 32) {
    909c:	e350001f 	cmp	r0, #31
    90a0:	88bd8008 	pophi	{r3, pc}
        return;
    }
    
    if(v)
    90a4:	e3510000 	cmp	r1, #0
    90a8:	0a00000b 	beq	90dc <gpio_write+0x44>

// set GPIO <pin> on.
inline void gpio_set_on(unsigned pin) {
    // implement this
    // use gpio_set0
    if (pin >= 32) {
    90ac:	e350001f 	cmp	r0, #31
    90b0:	88bd8008 	pophi	{r3, pc}
    // Get current register value
    volatile unsigned* gpio_reg = 0x0;
    unsigned bitmask = 0x0;
    
    if (pin <= 31){
        gpio_reg = GPSET0;
    90b4:	959f3050 	ldrls	r3, [pc, #80]	; 910c <gpio_write+0x74>
    90b8:	95932018 	ldrls	r2, [r3, #24]
        // TODO: why do we not want this statement?
        //bitmask = get32(GPSET0);
    } else {
        gpio_reg = GPSET1;
    90bc:	859f3048 	ldrhi	r3, [pc, #72]	; 910c <gpio_write+0x74>
    90c0:	8593201c 	ldrhi	r2, [r3, #28]
        //bitmask = get32(GPSET1);
        // TODO: why do we not want this statement?
    }
    
    // Calculate bitmask to preserve values
    bitmask |= 1 << (pin % 32);
    90c4:	e200301f 	and	r3, r0, #31
    
    put32(gpio_reg, bitmask);
    90c8:	e1a00002 	mov	r0, r2
    90cc:	e3a01001 	mov	r1, #1
    90d0:	e1a01311 	lsl	r1, r1, r3
    90d4:	eb0000cd 	bl	9410 <put32>
    90d8:	e8bd8008 	pop	{r3, pc}

// set GPIO <pin> off
inline void gpio_set_off(unsigned pin) {
    // implement this
    // use gpio_clr0
    if(pin >= 32) {
    90dc:	e350001f 	cmp	r0, #31
    90e0:	88bd8008 	pophi	{r3, pc}
    }
    volatile unsigned* gpio_reg = 0x0;
    unsigned bitmask = 0x0;
    
    if (pin <= 31){
        gpio_reg = GPCLR0;
    90e4:	959f3020 	ldrls	r3, [pc, #32]	; 910c <gpio_write+0x74>
    90e8:	95932020 	ldrls	r2, [r3, #32]
        //bitmask = get32(GPCLR0);
    } else {
        gpio_reg = GPCLR1;
    90ec:	859f3018 	ldrhi	r3, [pc, #24]	; 910c <gpio_write+0x74>
    90f0:	85932024 	ldrhi	r2, [r3, #36]	; 0x24
        //bitmask = get32(GPCLR1);
    }
    
    // Calculate bitmask to preserve values
    bitmask |= 1 << (pin % 32);
    90f4:	e200301f 	and	r3, r0, #31
    
    put32(gpio_reg, bitmask);
    90f8:	e1a00002 	mov	r0, r2
    90fc:	e3a01001 	mov	r1, #1
    9100:	e1a01311 	lsl	r1, r1, r3
    9104:	eb0000c1 	bl	9410 <put32>
    9108:	e8bd8008 	pop	{r3, pc}
    910c:	000095c8 	andeq	r9, r0, r8, asr #11

00009110 <gpio_set_function>:
        gpio_set_on(pin);
    else
        gpio_set_off(pin);
}

void gpio_set_function(unsigned pin, gpio_func_t func) {
    9110:	e92d4070 	push	{r4, r5, r6, lr}
    9114:	e1a04000 	mov	r4, r0
    9118:	e1a05001 	mov	r5, r1
    // implement this
    // use gpio_fsel0
    
    if (pin >= 32 || func >= 8) {
    911c:	e3510007 	cmp	r1, #7
    9120:	9350001f 	cmpls	r0, #31
    9124:	88bd8070 	pophi	{r4, r5, r6, pc}
        return;
    }

    volatile unsigned* gpio_reg;
    unsigned reg_select = pin / 10;
    9128:	e59f30b0 	ldr	r3, [pc, #176]	; 91e0 <gpio_set_function+0xd0>
    912c:	e0832093 	umull	r2, r3, r3, r0
    9130:	e1a031a3 	lsr	r3, r3, #3
    
    // Calculate register bank for selected GPIO pin
    switch (reg_select) {
    9134:	e3530005 	cmp	r3, #5
    9138:	979ff103 	ldrls	pc, [pc, r3, lsl #2]
    913c:	ea000017 	b	91a0 <gpio_set_function+0x90>
    9140:	00009158 	andeq	r9, r0, r8, asr r1
    9144:	00009164 	andeq	r9, r0, r4, ror #2
    9148:	00009170 	andeq	r9, r0, r0, ror r1
    914c:	0000917c 	andeq	r9, r0, ip, ror r1
    9150:	00009188 	andeq	r9, r0, r8, lsl #3
    9154:	00009194 	muleq	r0, r4, r1
        case 0: {gpio_reg = GPFSEL0; break;}
    9158:	e59f3084 	ldr	r3, [pc, #132]	; 91e4 <gpio_set_function+0xd4>
    915c:	e5936000 	ldr	r6, [r3]
    9160:	ea00000f 	b	91a4 <gpio_set_function+0x94>
        case 1: {gpio_reg = GPFSEL1; break;}
    9164:	e59f3078 	ldr	r3, [pc, #120]	; 91e4 <gpio_set_function+0xd4>
    9168:	e5936004 	ldr	r6, [r3, #4]
    916c:	ea00000c 	b	91a4 <gpio_set_function+0x94>
        case 2: {gpio_reg = GPFSEL2; break;}
    9170:	e59f306c 	ldr	r3, [pc, #108]	; 91e4 <gpio_set_function+0xd4>
    9174:	e5936008 	ldr	r6, [r3, #8]
    9178:	ea000009 	b	91a4 <gpio_set_function+0x94>
        case 3: {gpio_reg = GPFSEL3; break;}
    917c:	e59f3060 	ldr	r3, [pc, #96]	; 91e4 <gpio_set_function+0xd4>
    9180:	e593600c 	ldr	r6, [r3, #12]
    9184:	ea000006 	b	91a4 <gpio_set_function+0x94>
        case 4: {gpio_reg = GPFSEL4; break;}
    9188:	e59f3054 	ldr	r3, [pc, #84]	; 91e4 <gpio_set_function+0xd4>
    918c:	e5936010 	ldr	r6, [r3, #16]
    9190:	ea000003 	b	91a4 <gpio_set_function+0x94>
        case 5: {gpio_reg = GPFSEL5; break;}
    9194:	e59f3048 	ldr	r3, [pc, #72]	; 91e4 <gpio_set_function+0xd4>
    9198:	e5936014 	ldr	r6, [r3, #20]
    919c:	ea000000 	b	91a4 <gpio_set_function+0x94>
        default: gpio_reg = 0x0;
    91a0:	e3a06000 	mov	r6, #0
    }
    
    // Calculate bitmask for selected GPIO pin
    unsigned bitmask = get32(gpio_reg);
    91a4:	e1a00006 	mov	r0, r6
    91a8:	eb0000a4 	bl	9440 <get32>
    bitmask &= ~(0b111 << ((pin % 10) * 3));
    91ac:	e59f302c 	ldr	r3, [pc, #44]	; 91e0 <gpio_set_function+0xd0>
    91b0:	e0832493 	umull	r2, r3, r3, r4
    91b4:	e1a031a3 	lsr	r3, r3, #3
    91b8:	e0833103 	add	r3, r3, r3, lsl #2
    91bc:	e1a03083 	lsl	r3, r3, #1
    91c0:	e0633004 	rsb	r3, r3, r4
    91c4:	e0833083 	add	r3, r3, r3, lsl #1
    91c8:	e3a01007 	mov	r1, #7
    91cc:	e1c01311 	bic	r1, r0, r1, lsl r3
    bitmask |= (func << ((pin % 10) * 3));
    put32(gpio_reg, bitmask);
    91d0:	e1a00006 	mov	r0, r6
    91d4:	e1811315 	orr	r1, r1, r5, lsl r3
    91d8:	eb00008c 	bl	9410 <put32>
    91dc:	e8bd8070 	pop	{r4, r5, r6, pc}
    91e0:	cccccccd 	stclgt	12, cr12, [ip], {205}	; 0xcd
    91e4:	000095c8 	andeq	r9, r0, r8, asr #11

000091e8 <is_gpio_int>:
// call this routine (you must implement) to setup the right GPIO event.
// as with setting up functions, you should bitwise-or in the value for the
// pin you are setting with the existing pin values.  (otherwise you will
// lose their configuration).  you also need to enable the right IRQ.   make
// sure to use device barriers!!
int is_gpio_int(unsigned gpio_int) {
    91e8:	e92d4008 	push	{r3, lr}
    // assert(gpio_int >= GPIO_INT0 && gpio_int <= GPIO_INT3);

    if(get32(IRQ_PENDING_2) > 0) {
    91ec:	e59f301c 	ldr	r3, [pc, #28]	; 9210 <is_gpio_int+0x28>
    91f0:	e5930030 	ldr	r0, [r3, #48]	; 0x30
    91f4:	eb000091 	bl	9440 <get32>
    91f8:	e3500000 	cmp	r0, #0
    91fc:	0a000001 	beq	9208 <is_gpio_int+0x20>
        return 1;
    9200:	e3a00001 	mov	r0, #1
    9204:	e8bd8008 	pop	{r3, pc}
    }
    return 0;
    9208:	e3a00000 	mov	r0, #0
}
    920c:	e8bd8008 	pop	{r3, pc}
    9210:	000095c8 	andeq	r9, r0, r8, asr #11

00009214 <gpio_int_rising_edge>:
// p97 set to detect rising edge (0->1) on <pin>.
// as the broadcom doc states, it  detects by sampling based on the clock.
// it looks for "011" (low, hi, hi) to suppress noise.  i.e., its triggered only
// *after* a 1 reading has been sampled twice, so there will be delay.
// if you want lower latency, you should us async rising edge (p99)
void gpio_int_rising_edge(unsigned pin) {
    9214:	e92d4038 	push	{r3, r4, r5, lr}
    9218:	e1a04000 	mov	r4, r0
    
    
    if(pin >= 32) {
    921c:	e350001f 	cmp	r0, #31
    9220:	88bd8038 	pophi	{r3, r4, r5, pc}
        return;
    }
    
    dev_barrier();
    9224:	eb000073 	bl	93f8 <dev_barrier>
    if(pin <= 31) {
    9228:	e354001f 	cmp	r4, #31
    922c:	8a000007 	bhi	9250 <gpio_int_rising_edge+0x3c>
        unsigned bitmask = get32(GPREN0);
    9230:	e59f505c 	ldr	r5, [pc, #92]	; 9294 <gpio_int_rising_edge+0x80>
    9234:	e5950034 	ldr	r0, [r5, #52]	; 0x34
    9238:	eb000080 	bl	9440 <get32>
        bitmask |= 1 << pin;
    923c:	e3a01001 	mov	r1, #1
    9240:	e1801411 	orr	r1, r0, r1, lsl r4
        put32(GPREN0, bitmask);
    9244:	e5950034 	ldr	r0, [r5, #52]	; 0x34
    9248:	eb000070 	bl	9410 <put32>
    924c:	ea000007 	b	9270 <gpio_int_rising_edge+0x5c>
    } else {
        unsigned bitmask = get32(GPREN1);
    9250:	e59f503c 	ldr	r5, [pc, #60]	; 9294 <gpio_int_rising_edge+0x80>
    9254:	e5950038 	ldr	r0, [r5, #56]	; 0x38
    9258:	eb000078 	bl	9440 <get32>
        bitmask |= 1 << (pin % 32);
    925c:	e204401f 	and	r4, r4, #31
    9260:	e3a01001 	mov	r1, #1
    9264:	e1801411 	orr	r1, r0, r1, lsl r4
        put32(GPREN1, bitmask);
    9268:	e5950038 	ldr	r0, [r5, #56]	; 0x38
    926c:	eb000067 	bl	9410 <put32>
    }
    dev_barrier();
    9270:	eb000060 	bl	93f8 <dev_barrier>
    unsigned int_mask = get32(ENABLE_IRQS_2);
    9274:	e59f4018 	ldr	r4, [pc, #24]	; 9294 <gpio_int_rising_edge+0x80>
    9278:	e594003c 	ldr	r0, [r4, #60]	; 0x3c
    927c:	eb00006f 	bl	9440 <get32>
    int_mask |= 1 << (49 - 32);
    9280:	e3801802 	orr	r1, r0, #131072	; 0x20000
    put32(ENABLE_IRQS_2, int_mask);
    9284:	e594003c 	ldr	r0, [r4, #60]	; 0x3c
    9288:	eb000060 	bl	9410 <put32>
    dev_barrier();
    928c:	eb000059 	bl	93f8 <dev_barrier>
    9290:	e8bd8038 	pop	{r3, r4, r5, pc}
    9294:	000095c8 	andeq	r9, r0, r8, asr #11

00009298 <gpio_int_falling_edge>:
// p98: detect falling edge (1->0).  sampled using the system clock.
// similarly to rising edge detection, it suppresses noise by looking for
// "100" --- i.e., is triggered after two readings of "0" and so the
// interrupt is delayed two clock cycles.   if you want  lower latency,
// you should use async falling edge. (p99)
void gpio_int_falling_edge(unsigned pin) {
    9298:	e92d4038 	push	{r3, r4, r5, lr}
    929c:	e1a04000 	mov	r4, r0
    
    if(pin >= 32) {
    92a0:	e350001f 	cmp	r0, #31
    92a4:	88bd8038 	pophi	{r3, r4, r5, pc}
        return;
    }
    
    dev_barrier();
    92a8:	eb000052 	bl	93f8 <dev_barrier>
    if(pin <= 31) {
    92ac:	e354001f 	cmp	r4, #31
    92b0:	8a000007 	bhi	92d4 <gpio_int_falling_edge+0x3c>
        unsigned bitmask = get32(GPFEN0);
    92b4:	e59f505c 	ldr	r5, [pc, #92]	; 9318 <gpio_int_falling_edge+0x80>
    92b8:	e5950040 	ldr	r0, [r5, #64]	; 0x40
    92bc:	eb00005f 	bl	9440 <get32>
        bitmask |= 1 << pin;
    92c0:	e3a01001 	mov	r1, #1
    92c4:	e1801411 	orr	r1, r0, r1, lsl r4
        put32(GPFEN0, bitmask);
    92c8:	e5950040 	ldr	r0, [r5, #64]	; 0x40
    92cc:	eb00004f 	bl	9410 <put32>
    92d0:	ea000007 	b	92f4 <gpio_int_falling_edge+0x5c>
    } else {
        unsigned bitmask = get32(GPFEN1);
    92d4:	e59f503c 	ldr	r5, [pc, #60]	; 9318 <gpio_int_falling_edge+0x80>
    92d8:	e5950044 	ldr	r0, [r5, #68]	; 0x44
    92dc:	eb000057 	bl	9440 <get32>
        bitmask |= 1 << (pin % 32);
    92e0:	e204401f 	and	r4, r4, #31
    92e4:	e3a01001 	mov	r1, #1
    92e8:	e1801411 	orr	r1, r0, r1, lsl r4
        put32(GPFEN1, bitmask);
    92ec:	e5950044 	ldr	r0, [r5, #68]	; 0x44
    92f0:	eb000046 	bl	9410 <put32>
    }
    dev_barrier();
    92f4:	eb00003f 	bl	93f8 <dev_barrier>
    unsigned int_mask = get32(ENABLE_IRQS_2);
    92f8:	e59f4018 	ldr	r4, [pc, #24]	; 9318 <gpio_int_falling_edge+0x80>
    92fc:	e594003c 	ldr	r0, [r4, #60]	; 0x3c
    9300:	eb00004e 	bl	9440 <get32>
    int_mask |= 1 << (52 -32);
    9304:	e3801601 	orr	r1, r0, #1048576	; 0x100000
    put32(ENABLE_IRQS_2, int_mask);
    9308:	e594003c 	ldr	r0, [r4, #60]	; 0x3c
    930c:	eb00003f 	bl	9410 <put32>
    dev_barrier();
    9310:	eb000038 	bl	93f8 <dev_barrier>
    9314:	e8bd8038 	pop	{r3, r4, r5, pc}
    9318:	000095c8 	andeq	r9, r0, r8, asr #11

0000931c <gpio_event_detected>:
}

// p96: a 1<<pin is set in EVENT_DETECT if <pin> triggered an interrupt.
// if you configure multiple events to lead to interrupts, you will have to
// read the pin to determine which caused it.
int gpio_event_detected(unsigned pin) {
    931c:	e92d4010 	push	{r4, lr}
    9320:	e1a04000 	mov	r4, r0
    if(pin >= 32) {
    9324:	e350001f 	cmp	r0, #31
    9328:	8a000019 	bhi	9394 <gpio_event_detected+0x78>
        return -1;
    }
    
    dev_barrier();
    932c:	eb000031 	bl	93f8 <dev_barrier>
    if(pin <= 31) {
    9330:	e354001f 	cmp	r4, #31
    9334:	8a000008 	bhi	935c <gpio_event_detected+0x40>
        unsigned reg_stat = get32(GPEDS0) & (1 << pin);
    9338:	e59f305c 	ldr	r3, [pc, #92]	; 939c <gpio_event_detected+0x80>
    933c:	e5930048 	ldr	r0, [r3, #72]	; 0x48
    9340:	eb00003e 	bl	9440 <get32>
        if(reg_stat > 0) {dev_barrier(); return 1;}
    9344:	e3a03001 	mov	r3, #1
    9348:	e0103413 	ands	r3, r0, r3, lsl r4
    934c:	0a00000d 	beq	9388 <gpio_event_detected+0x6c>
    9350:	eb000028 	bl	93f8 <dev_barrier>
    9354:	e3a00001 	mov	r0, #1
    9358:	e8bd8010 	pop	{r4, pc}
    } else {
        unsigned reg_stat = get32(GPEDS1) & (1 << pin);
    935c:	e59f3038 	ldr	r3, [pc, #56]	; 939c <gpio_event_detected+0x80>
    9360:	e593004c 	ldr	r0, [r3, #76]	; 0x4c
    9364:	eb000035 	bl	9440 <get32>
    9368:	e3a03001 	mov	r3, #1
    936c:	e0004413 	and	r4, r0, r3, lsl r4
        dev_barrier();
    9370:	eb000020 	bl	93f8 <dev_barrier>
        if(reg_stat > 0) {dev_barrier(); return 1;}
    9374:	e3540000 	cmp	r4, #0
    9378:	0a000002 	beq	9388 <gpio_event_detected+0x6c>
    937c:	eb00001d 	bl	93f8 <dev_barrier>
    9380:	e3a00001 	mov	r0, #1
    9384:	e8bd8010 	pop	{r4, pc}
    }
    dev_barrier();
    9388:	eb00001a 	bl	93f8 <dev_barrier>
    return 0;
    938c:	e3a00000 	mov	r0, #0
    9390:	e8bd8010 	pop	{r4, pc}
// p96: a 1<<pin is set in EVENT_DETECT if <pin> triggered an interrupt.
// if you configure multiple events to lead to interrupts, you will have to
// read the pin to determine which caused it.
int gpio_event_detected(unsigned pin) {
    if(pin >= 32) {
        return -1;
    9394:	e3e00000 	mvn	r0, #0
        dev_barrier();
        if(reg_stat > 0) {dev_barrier(); return 1;}
    }
    dev_barrier();
    return 0;
}
    9398:	e8bd8010 	pop	{r4, pc}
    939c:	000095c8 	andeq	r9, r0, r8, asr #11

000093a0 <gpio_event_clear>:

// p96: have to write a 1 to the pin to clear the event.
void gpio_event_clear(unsigned pin) {
    93a0:	e92d4010 	push	{r4, lr}
    93a4:	e1a04000 	mov	r4, r0
    
    if(pin >= 32) {
    93a8:	e350001f 	cmp	r0, #31
    93ac:	88bd8010 	pophi	{r4, pc}
        return;
    }
    
    dev_barrier();
    93b0:	eb000010 	bl	93f8 <dev_barrier>
    if(pin <= 31) {
    93b4:	e354001f 	cmp	r4, #31
    93b8:	8a000005 	bhi	93d4 <gpio_event_clear+0x34>
        put32(GPEDS0, 1 << pin);
    93bc:	e59f3030 	ldr	r3, [pc, #48]	; 93f4 <gpio_event_clear+0x54>
    93c0:	e5930048 	ldr	r0, [r3, #72]	; 0x48
    93c4:	e3a01001 	mov	r1, #1
    93c8:	e1a01411 	lsl	r1, r1, r4
    93cc:	eb00000f 	bl	9410 <put32>
    93d0:	ea000005 	b	93ec <gpio_event_clear+0x4c>
    } else {
        put32(GPEDS1, 1 << (pin % 32));
    93d4:	e204401f 	and	r4, r4, #31
    93d8:	e59f3014 	ldr	r3, [pc, #20]	; 93f4 <gpio_event_clear+0x54>
    93dc:	e593004c 	ldr	r0, [r3, #76]	; 0x4c
    93e0:	e3a01001 	mov	r1, #1
    93e4:	e1a01411 	lsl	r1, r1, r4
    93e8:	eb000008 	bl	9410 <put32>
    }
    dev_barrier();
    93ec:	eb000001 	bl	93f8 <dev_barrier>
    93f0:	e8bd8010 	pop	{r4, pc}
    93f4:	000095c8 	andeq	r9, r0, r8, asr #11

000093f8 <dev_barrier>:
    93f8:	ea000002 	b	9408 <dsb>

000093fc <dmb>:
    93fc:	e3a00000 	mov	r0, #0
    9400:	ee070fba 	mcr	15, 0, r0, cr7, cr10, {5}
    9404:	e12fff1e 	bx	lr

00009408 <dsb>:
    9408:	ee070f9a 	mcr	15, 0, r0, cr7, cr10, {4}
    940c:	e12fff1e 	bx	lr

00009410 <put32>:
    9410:	e5801000 	str	r1, [r0]
    9414:	e12fff1e 	bx	lr

00009418 <PUT32>:
    9418:	e5801000 	str	r1, [r0]
    941c:	e12fff1e 	bx	lr

00009420 <put16>:
    9420:	e1c010b0 	strh	r1, [r0]
    9424:	e12fff1e 	bx	lr

00009428 <PUT16>:
    9428:	e1c010b0 	strh	r1, [r0]
    942c:	e12fff1e 	bx	lr

00009430 <put8>:
    9430:	e5c01000 	strb	r1, [r0]
    9434:	e12fff1e 	bx	lr

00009438 <PUT8>:
    9438:	e5c01000 	strb	r1, [r0]
    943c:	e12fff1e 	bx	lr

00009440 <get32>:
    9440:	e5900000 	ldr	r0, [r0]
    9444:	e12fff1e 	bx	lr

00009448 <GET32>:
    9448:	e5900000 	ldr	r0, [r0]
    944c:	e12fff1e 	bx	lr

00009450 <GETPC>:
    9450:	e1a0000e 	mov	r0, lr
    9454:	e12fff1e 	bx	lr

00009458 <dummy>:
    9458:	e12fff1e 	bx	lr

0000945c <uart_can_getc>:

	dev_barrier();
}

// 1 = at least one byte on rx queue, 0 otherwise
static int uart_can_getc(void) {
    945c:	e92d4008 	push	{r3, lr}
    return get32(AUX_MU_LSR_REG) & RX_READY;
    9460:	e59f300c 	ldr	r3, [pc, #12]	; 9474 <uart_can_getc+0x18>
    9464:	e5930000 	ldr	r0, [r3]
    9468:	ebfffff4 	bl	9440 <get32>
}
    946c:	e2000001 	and	r0, r0, #1
    9470:	e8bd8008 	pop	{r3, pc}
    9474:	00009628 	andeq	r9, r0, r8, lsr #12

00009478 <uart_init>:
#define RX_READY 0x1
#define TX_READY 0x10
#define TX_EMPTY 0x20

// note: if you need memory barriers, use <dev_barrier()>
void uart_init(void) {
    9478:	e92d4038 	push	{r3, r4, r5, lr}
    
	dev_barrier();
    947c:	ebffffdd 	bl	93f8 <dev_barrier>

	// set GPIO 14 and 15 to alternate function 0
    //volatile unsigned* gpio_reg = (void*) 0x20200004;
    //unsigned bitmask = get32(gpio_reg);
    gpio_set_function(14, GPIO_FUNC_ALT5);
    9480:	e3a0000e 	mov	r0, #14
    9484:	e3a01002 	mov	r1, #2
    9488:	ebffff20 	bl	9110 <gpio_set_function>
	gpio_set_function(15, GPIO_FUNC_ALT5);
    948c:	e3a0000f 	mov	r0, #15
    9490:	e3a01002 	mov	r1, #2
    9494:	ebffff1d 	bl	9110 <gpio_set_function>
    //bitmask &= ~(0b111 << ((UART0_RX % 10) * 3));
    //bitmask |= (0b010 << ((UART0_TX % 10) * 3));
    //bitmask |= (0b010 << ((UART0_RX % 10) * 3));
    //put32(gpio_reg, bitmask);

	dev_barrier();
    9498:	ebffffd6 	bl	93f8 <dev_barrier>

    put32(AUX_ENABLES, get32(AUX_ENABLES) | (ENABLE_UART));
    949c:	e59f4068 	ldr	r4, [pc, #104]	; 950c <uart_init+0x94>
    94a0:	e5945004 	ldr	r5, [r4, #4]
    94a4:	e1a00005 	mov	r0, r5
    94a8:	ebffffe4 	bl	9440 <get32>
    94ac:	e3801001 	orr	r1, r0, #1
    94b0:	e1a00005 	mov	r0, r5
    94b4:	ebffffd5 	bl	9410 <put32>
	
	dev_barrier();
    94b8:	ebffffce 	bl	93f8 <dev_barrier>
	
    put32(AUX_MU_CNTL_REG, 0x0);
    94bc:	e5940008 	ldr	r0, [r4, #8]
    94c0:	e3a01000 	mov	r1, #0
    94c4:	ebffffd1 	bl	9410 <put32>
    put32(AUX_MU_IER_REG, 0x0);
    94c8:	e594000c 	ldr	r0, [r4, #12]
    94cc:	e3a01000 	mov	r1, #0
    94d0:	ebffffce 	bl	9410 <put32>
    put32(AUX_MU_IIR_REG, CLEAR_RX_FIFO | CLEAR_TX_FIFO);
    94d4:	e5940010 	ldr	r0, [r4, #16]
    94d8:	e3a01006 	mov	r1, #6
    94dc:	ebffffcb 	bl	9410 <put32>
	put32(AUX_MU_LCR_REG, ENABLE_8BIT_MODE);
    94e0:	e5940014 	ldr	r0, [r4, #20]
    94e4:	e3a01003 	mov	r1, #3
    94e8:	ebffffc8 	bl	9410 <put32>
    put32(AUX_MU_BAUD_REG, BAUD_115200);
    94ec:	e5940018 	ldr	r0, [r4, #24]
    94f0:	e59f1018 	ldr	r1, [pc, #24]	; 9510 <uart_init+0x98>
    94f4:	ebffffc5 	bl	9410 <put32>
    put32(AUX_MU_CNTL_REG, ENABLE_TXER | ENABLE_RXER);
    94f8:	e5940008 	ldr	r0, [r4, #8]
    94fc:	e3a01003 	mov	r1, #3
    9500:	ebffffc2 	bl	9410 <put32>

	dev_barrier();
    9504:	ebffffbb 	bl	93f8 <dev_barrier>
    9508:	e8bd8038 	pop	{r3, r4, r5, pc}
    950c:	00009628 	andeq	r9, r0, r8, lsr #12
    9510:	0000010e 	andeq	r0, r0, lr, lsl #2

00009514 <uart_getc>:
    return get32(AUX_MU_LSR_REG) & RX_READY;
}

// returns one byte from the rx queue, if needed
// blocks until there is one.
int uart_getc(void) {
    9514:	e92d4008 	push	{r3, lr}
    while(1)
        if(uart_can_getc())  break;
    9518:	ebffffcf 	bl	945c <uart_can_getc>
    951c:	e3500000 	cmp	r0, #0
    9520:	0afffffc 	beq	9518 <uart_getc+0x4>
    return get32(AUX_MU_IO_REG) & 0xFF;
    9524:	e59f300c 	ldr	r3, [pc, #12]	; 9538 <uart_getc+0x24>
    9528:	e593001c 	ldr	r0, [r3, #28]
    952c:	ebffffc3 	bl	9440 <get32>
}
    9530:	e6ef0070 	uxtb	r0, r0
    9534:	e8bd8008 	pop	{r3, pc}
    9538:	00009628 	andeq	r9, r0, r8, lsr #12

0000953c <uart_can_putc>:

// 1 = space to put at least one byte, 0 otherwise.
int uart_can_putc(void) {
    953c:	e92d4008 	push	{r3, lr}
    return get32(AUX_MU_LSR_REG) & TX_EMPTY;
    9540:	e59f300c 	ldr	r3, [pc, #12]	; 9554 <uart_can_putc+0x18>
    9544:	e5930000 	ldr	r0, [r3]
    9548:	ebffffbc 	bl	9440 <get32>
}
    954c:	e2000020 	and	r0, r0, #32
    9550:	e8bd8008 	pop	{r3, pc}
    9554:	00009628 	andeq	r9, r0, r8, lsr #12

00009558 <uart_putc>:

// put one byte on the tx qqueue, if needed, blocks
// until TX has space.
void uart_putc(unsigned c) {
    9558:	e92d4010 	push	{r4, lr}
    955c:	e1a04000 	mov	r4, r0
    while(1)
            if(uart_can_putc())  break;
    9560:	ebfffff5 	bl	953c <uart_can_putc>
    9564:	e3500000 	cmp	r0, #0
    9568:	0afffffc 	beq	9560 <uart_putc+0x8>
    put32(AUX_MU_IO_REG, c);
    956c:	e59f300c 	ldr	r3, [pc, #12]	; 9580 <uart_putc+0x28>
    9570:	e593001c 	ldr	r0, [r3, #28]
    9574:	e1a01004 	mov	r1, r4
    9578:	ebffffa4 	bl	9410 <put32>
    957c:	e8bd8010 	pop	{r4, pc}
    9580:	00009628 	andeq	r9, r0, r8, lsr #12

00009584 <uart_has_data>:


// simple wrapper routines useful later.

// a maybe-more intuitive name for clients.
int uart_has_data(void) {
    9584:	e92d4008 	push	{r3, lr}
    return uart_can_getc();
    9588:	ebffffb3 	bl	945c <uart_can_getc>
}
    958c:	e8bd8008 	pop	{r3, pc}

00009590 <uart_getc_async>:

int uart_getc_async(void) { 
    9590:	e92d4008 	push	{r3, lr}
    if(!uart_has_data())
    9594:	ebfffffa 	bl	9584 <uart_has_data>
    9598:	e3500000 	cmp	r0, #0
    959c:	0a000001 	beq	95a8 <uart_getc_async+0x18>
        return -1;
    return uart_getc();
    95a0:	ebffffdb 	bl	9514 <uart_getc>
    95a4:	e8bd8008 	pop	{r3, pc}
    return uart_can_getc();
}

int uart_getc_async(void) { 
    if(!uart_has_data())
        return -1;
    95a8:	e3e00000 	mvn	r0, #0
    return uart_getc();
}
    95ac:	e8bd8008 	pop	{r3, pc}

000095b0 <internal_putchar>:
#include "rpi.h"

static int internal_putchar(int c) { uart_putc(c); return c; }
    95b0:	e92d4010 	push	{r4, lr}
    95b4:	e1a04000 	mov	r4, r0
    95b8:	ebffffe6 	bl	9558 <uart_putc>
    95bc:	e1a00004 	mov	r0, r4
    95c0:	e8bd8010 	pop	{r4, pc}

Disassembly of section .data:

000095c4 <putk>:
    95c4:	00008780 	andeq	r8, r0, r0, lsl #15

000095c8 <GPFSEL0>:
    95c8:	20200000 	eorcs	r0, r0, r0

000095cc <GPFSEL1>:
    95cc:	20200004 	eorcs	r0, r0, r4

000095d0 <GPFSEL2>:
    95d0:	20200008 	eorcs	r0, r0, r8

000095d4 <GPFSEL3>:
    95d4:	2020000c 	eorcs	r0, r0, ip

000095d8 <GPFSEL4>:
    95d8:	20200010 	eorcs	r0, r0, r0, lsl r0

000095dc <GPFSEL5>:
    95dc:	20200014 	eorcs	r0, r0, r4, lsl r0

000095e0 <GPSET0>:
    95e0:	2020001c 	eorcs	r0, r0, ip, lsl r0

000095e4 <GPSET1>:
    95e4:	20200020 	eorcs	r0, r0, r0, lsr #32

000095e8 <GPCLR0>:
    95e8:	20200028 	eorcs	r0, r0, r8, lsr #32

000095ec <GPCLR1>:
    95ec:	2020002c 	eorcs	r0, r0, ip, lsr #32

000095f0 <GPLEV0>:
    95f0:	20200034 	eorcs	r0, r0, r4, lsr r0

000095f4 <GPLEV1>:
    95f4:	20200038 	eorcs	r0, r0, r8, lsr r0

000095f8 <IRQ_PENDING_2>:
    95f8:	2000b208 	andcs	fp, r0, r8, lsl #4

000095fc <GPREN0>:
    95fc:	2020004c 	eorcs	r0, r0, ip, asr #32

00009600 <GPREN1>:
    9600:	20200050 	eorcs	r0, r0, r0, asr r0

00009604 <ENABLE_IRQS_2>:
    9604:	2000b214 	andcs	fp, r0, r4, lsl r2

00009608 <GPFEN0>:
    9608:	20200058 	eorcs	r0, r0, r8, asr r0

0000960c <GPFEN1>:
    960c:	2020005c 	eorcs	r0, r0, ip, asr r0

00009610 <GPEDS0>:
    9610:	20200040 	eorcs	r0, r0, r0, asr #32

00009614 <GPEDS1>:
    9614:	20200044 	eorcs	r0, r0, r4, asr #32

00009618 <IRQ_PENDING_1>:
    9618:	2000b204 	andcs	fp, r0, r4, lsl #4

0000961c <gpio_clr0>:
    961c:	20200028 	eorcs	r0, r0, r8, lsr #32

00009620 <gpio_set0>:
    9620:	2020001c 	eorcs	r0, r0, ip, lsl r0

00009624 <gpio_fsel0>:
    9624:	20200000 	eorcs	r0, r0, r0

00009628 <AUX_MU_LSR_REG>:
    9628:	20215054 	eorcs	r5, r1, r4, asr r0

0000962c <AUX_ENABLES>:
    962c:	20215004 	eorcs	r5, r1, r4

00009630 <AUX_MU_CNTL_REG>:
    9630:	20215060 	eorcs	r5, r1, r0, rrx

00009634 <AUX_MU_IER_REG>:
    9634:	20215044 	eorcs	r5, r1, r4, asr #32

00009638 <AUX_MU_IIR_REG>:
    9638:	20215048 	eorcs	r5, r1, r8, asr #32

0000963c <AUX_MU_LCR_REG>:
    963c:	2021504c 	eorcs	r5, r1, ip, asr #32

00009640 <AUX_MU_BAUD_REG>:
    9640:	20215068 	eorcs	r5, r1, r8, rrx

00009644 <AUX_MU_IO_REG>:
    9644:	20215040 	eorcs	r5, r1, r0, asr #32

00009648 <AUX_MU_STAT_REG>:
    9648:	20215064 	eorcs	r5, r1, r4, rrx

0000964c <AUX_MU_SCRATCH>:
    964c:	2021505c 	eorcs	r5, r1, ip, asr r0

00009650 <AUX_MU_MSR_REG>:
    9650:	20215058 	eorcs	r5, r1, r8, asr r0

00009654 <AUX_MU_MCR_REG>:
    9654:	20215050 	eorcs	r5, r1, r0, asr r0

00009658 <AUX_IRQ>:
    9658:	20215000 	eorcs	r5, r1, r0

0000965c <rpi_putchar>:
    965c:	000095b0 			; <UNDEFINED> instruction: 0x000095b0

Disassembly of section .rodata:

00009660 <__FUNCTION__.4189>:
    9660:	6d746f6e 	ldclvs	15, cr6, [r4, #-440]!	; 0xfffffe48
    9664:	006e6961 	rsbeq	r6, lr, r1, ror #18
    9668:	203a6425 	eorscs	r6, sl, r5, lsr #8
    966c:	65746e65 	ldrbvs	r6, [r4, #-3685]!	; 0xe65
    9670:	756d2072 	strbvc	r2, [sp, #-114]!	; 0x72
    9674:	7069746c 	rsbvc	r7, r9, ip, ror #8
    9678:	6c20656c 	cfstr32vs	mvfx6, [r0], #-432	; 0xfffffe50
    967c:	73656e69 	cmnvc	r5, #1680	; 0x690
    9680:	6977202c 	ldmdbvs	r7!, {r2, r3, r5, sp}^
    9684:	73206c6c 	teqvc	r0, #108, 24	; 0x6c00
    9688:	20706f74 	rsbscs	r6, r0, r4, ror pc
    968c:	64616572 	strbtvs	r6, [r1], #-1394	; 0x572
    9690:	20676e69 	rsbcs	r6, r7, r9, ror #28
    9694:	6e656877 	mcrvs	8, 3, r6, cr5, cr7, {3}
    9698:	6c646920 	stclvs	9, cr6, [r4], #-128	; 0xffffff80
    969c:	6f662065 	svcvs	0x00662065
    96a0:	64253d72 	strtvs	r3, [r5], #-3442	; 0xd72
    96a4:	29636573 	stmdbcs	r3!, {r0, r1, r4, r5, r6, r8, sl, sp, lr}^
    96a8:	00000a3a 	andeq	r0, r0, sl, lsr sl
    96ac:	656d6974 	strbvs	r6, [sp, #-2420]!	; 0x974
    96b0:	3a74756f 	bcc	1d26c74 <__bss_end__+0x1d1cefc>
    96b4:	73657220 	cmnvc	r5, #32, 4
    96b8:	0a64253d 	beq	1912bb4 <__bss_end__+0x1908e3c>
    96bc:	00000000 	andeq	r0, r0, r0
    96c0:	494e4150 	stmdbmi	lr, {r4, r6, r8, lr}^
    96c4:	73253a43 	teqvc	r5, #274432	; 0x43000
    96c8:	3a73253a 	bcc	1cd2bb8 <__bss_end__+0x1cc8e40>
    96cc:	733a6425 	teqvc	sl, #620756992	; 0x25000000
    96d0:	656c7274 	strbvs	r7, [ip, #-628]!	; 0x274
    96d4:	7562286e 	strbvc	r2, [r2, #-2158]!	; 0x86e
    96d8:	3d202966 	stccc	9, cr2, [r0, #-408]!	; 0xfffffe68
    96dc:	6572203d 	ldrbvs	r2, [r2, #-61]!	; 0x3d
    96e0:	00000a73 	andeq	r0, r0, r3, ror sl
    96e4:	65672d33 	strbvs	r2, [r7, #-3379]!	; 0xd33
    96e8:	742d7374 	strtvc	r7, [sp], #-884	; 0x374
    96ec:	6f656d69 	svcvs	0x00656d69
    96f0:	742d7475 	strtvc	r7, [sp], #-1141	; 0x475
    96f4:	2e747365 	cdpcs	3, 7, cr7, cr4, cr5, {3}
    96f8:	00000063 	andeq	r0, r0, r3, rrx
    96fc:	552d5753 	strpl	r5, [sp, #-1875]!	; 0x753
    9700:	3a545241 	bcc	151e00c <__bss_end__+0x1514294>
    9704:	746f6720 	strbtvc	r6, [pc], #-1824	; 970c <__FUNCTION__.4189+0xac>
    9708:	79626e20 	stmdbvc	r2!, {r5, r9, sl, fp, sp, lr}^
    970c:	3d736574 	cfldr64cc	mvdx6, [r3, #-464]!	; 0xfffffe30
    9710:	202c6425 	eorcs	r6, ip, r5, lsr #8
    9714:	69727473 	ldmdbvs	r2!, {r0, r1, r4, r5, r6, sl, ip, sp, lr}^
    9718:	3c20676e 	stccc	7, cr6, [r0], #-440	; 0xfffffe48
    971c:	0a3e7325 	beq	fa63b8 <__bss_end__+0xf9c640>
    9720:	00000000 	andeq	r0, r0, r0

00009724 <__FUNCTION__.4250>:
    9724:	755f7773 	ldrbvc	r7, [pc, #-1907]	; 8fb9 <gpio_set_input+0x39>
    9728:	5f747261 	svcpl	0x00747261
    972c:	73746567 	cmnvc	r4, #432013312	; 0x19c00000
    9730:	746e755f 	strbtvc	r7, [lr], #-1375	; 0x55f
    9734:	00006c69 	andeq	r6, r0, r9, ror #24

00009738 <__FUNCTION__.4262>:
    9738:	755f7773 	ldrbvc	r7, [pc, #-1907]	; 8fcd <gpio_set_input+0x4d>
    973c:	5f747261 	svcpl	0x00747261
    9740:	73746567 	cmnvc	r4, #432013312	; 0x19c00000
    9744:	6d69745f 	cfstrdvs	mvd7, [r9, #-380]!	; 0xfffffe84
    9748:	74756f65 	ldrbtvc	r6, [r5], #-3941	; 0xf65
    974c:	00000000 	andeq	r0, r0, r0

00009750 <__FUNCTION__.4276>:
    9750:	755f7773 	ldrbvc	r7, [pc, #-1907]	; 8fe5 <gpio_set_input+0x65>
    9754:	5f747261 	svcpl	0x00747261
    9758:	74696e69 	strbtvc	r6, [r9], #-3689	; 0xe69
    975c:	6c65685f 	stclvs	8, cr6, [r5], #-380	; 0xfffffe84
    9760:	00726570 	rsbseq	r6, r2, r0, ror r5

00009764 <__FUNCTION__.4282>:
    9764:	755f7773 	ldrbvc	r7, [pc, #-1907]	; 8ff9 <gpio_set_input+0x79>
    9768:	5f747261 	svcpl	0x00747261
    976c:	63746567 	cmnvs	r4, #432013312	; 0x19c00000
    9770:	00000000 	andeq	r0, r0, r0

00009774 <__FUNCTION__.4304>:
    9774:	755f7773 	ldrbvc	r7, [pc, #-1907]	; 9009 <gpio_set_input+0x89>
    9778:	5f747261 	svcpl	0x00747261
    977c:	6e697270 	mcrvs	2, 3, r7, cr9, cr0, {3}
    9780:	00006b74 	andeq	r6, r0, r4, ror fp

00009784 <__FUNCTION__.4312>:
    9784:	755f7773 	ldrbvc	r7, [pc, #-1907]	; 9019 <gpio_set_input+0x99>
    9788:	5f747261 	svcpl	0x00747261
    978c:	73746567 	cmnvc	r4, #432013312	; 0x19c00000
    9790:	746e755f 	strbtvc	r7, [lr], #-1375	; 0x55f
    9794:	625f6c69 	subsvs	r6, pc, #26880	; 0x6900
    9798:	00006b6c 	andeq	r6, r0, ip, ror #22
    979c:	494e4150 	stmdbmi	lr, {r4, r6, r8, lr}^
    97a0:	73253a43 	teqvc	r5, #274432	; 0x43000
    97a4:	3a73253a 	bcc	1cd2c94 <__bss_end__+0x1cc8f1c>
    97a8:	6e3a6425 	cdpvs	4, 3, cr6, cr10, cr5, {1}
    97ac:	65747962 	ldrbvs	r7, [r4, #-2402]!	; 0x962
    97b0:	0a303e73 	beq	c19184 <__bss_end__+0xc0f40c>
    97b4:	00000000 	andeq	r0, r0, r0
    97b8:	752d7773 	strvc	r7, [sp, #-1907]!	; 0x773
    97bc:	2e747261 	cdpcs	2, 7, cr7, cr4, cr1, {3}
    97c0:	00000063 	andeq	r0, r0, r3, rrx
    97c4:	494e4150 	stmdbmi	lr, {r4, r6, r8, lr}^
    97c8:	73253a43 	teqvc	r5, #274432	; 0x43000
    97cc:	3a73253a 	bcc	1cd2cbc <__bss_end__+0x1cc8f44>
    97d0:	283a6425 	ldmdacs	sl!, {r0, r2, r5, sl, sp, lr}
    97d4:	207a686d 	rsbscs	r6, sl, sp, ror #16
    97d8:	6162202d 	cmnvs	r2, sp, lsr #32
    97dc:	20296475 	eorcs	r6, r9, r5, ror r4
    97e0:	64203d3c 	strtvs	r3, [r0], #-3388	; 0xd3c
    97e4:	76697265 	strbtvc	r7, [r9], -r5, ror #4
    97e8:	26206465 	strtcs	r6, [r0], -r5, ror #8
    97ec:	65642026 	strbvs	r2, [r4, #-38]!	; 0x26
    97f0:	65766972 	ldrbvs	r6, [r6, #-2418]!	; 0x972
    97f4:	3d3c2064 	ldccc	0, cr2, [ip, #-400]!	; 0xfffffe70
    97f8:	686d2820 	stmdavs	sp!, {r5, fp, sp}^
    97fc:	202b207a 	eorcs	r2, fp, sl, ror r0
    9800:	64756162 	ldrbtvs	r6, [r5], #-354	; 0x162
    9804:	00000a29 	andeq	r0, r0, r9, lsr #20
    9808:	494e4150 	stmdbmi	lr, {r4, r6, r8, lr}^
    980c:	73253a43 	teqvc	r5, #274432	; 0x43000
    9810:	3a73253a 	bcc	1cd2d00 <__bss_end__+0x1cc8f88>
    9814:	693a6425 	ldmdbvs	sl!, {r0, r2, r5, sl, sp, lr}
    9818:	736f706d 	cmnvc	pc, #109	; 0x6d
    981c:	6c626973 	stclvs	9, cr6, [r2], #-460	; 0xfffffe34
    9820:	68203a65 	stmdavs	r0!, {r0, r2, r5, r6, r9, fp, ip, sp}
    9824:	20657661 	rsbcs	r7, r5, r1, ror #12
    9828:	69206e61 	stmdbvs	r0!, {r0, r5, r6, r9, sl, fp, sp, lr}
    982c:	6e69666e 	cdpvs	6, 6, cr6, cr9, cr14, {3}
    9830:	20657469 	rsbcs	r7, r5, r9, ror #8
    9834:	656d6974 	strbvs	r6, [sp, #-2420]!	; 0x974
    9838:	2174756f 	cmncs	r4, pc, ror #10
    983c:	00000a0a 	andeq	r0, r0, sl, lsl #20
    9840:	494e4150 	stmdbmi	lr, {r4, r6, r8, lr}^
    9844:	73253a43 	teqvc	r5, #274432	; 0x43000
    9848:	3a73253a 	bcc	1cd2d38 <__bss_end__+0x1cc8fc0>
    984c:	733a6425 	teqvc	sl, #620756992	; 0x25000000
    9850:	203c207a 	eorscs	r2, ip, sl, ror r0
    9854:	657a6973 	ldrbvs	r6, [sl, #-2419]!	; 0x973
    9858:	6220666f 	eorvs	r6, r0, #116391936	; 0x6f00000
    985c:	312d6675 	teqcc	sp, r5, ror r6
    9860:	0000000a 	andeq	r0, r0, sl

00009864 <__FUNCTION__.4202>:
    9864:	74696d65 	strbtvc	r6, [r9], #-3429	; 0xd65
    9868:	00000000 	andeq	r0, r0, r0

0000986c <__FUNCTION__.4150>:
    986c:	5f697072 	svcpl	0x00697072
    9870:	5f746573 	svcpl	0x00746573
    9874:	7074756f 	rsbsvc	r7, r4, pc, ror #10
    9878:	00007475 	andeq	r7, r0, r5, ror r4

0000987c <__FUNCTION__.4224>:
    987c:	705f6176 	subsvc	r6, pc, r6, ror r1	; <UNPREDICTABLE>
    9880:	746e6972 	strbtvc	r6, [lr], #-2418	; 0x972
    9884:	0000006b 	andeq	r0, r0, fp, rrx
    9888:	494e4150 	stmdbmi	lr, {r4, r6, r8, lr}^
    988c:	73253a43 	teqvc	r5, #274432	; 0x43000
    9890:	3a73253a 	bcc	1cd2d80 <__bss_end__+0x1cc9008>
    9894:	303a6425 	eorscc	r6, sl, r5, lsr #8
    9898:	0000000a 	andeq	r0, r0, sl
    989c:	6362696c 	cmnvs	r2, #108, 18	; 0x1b0000
    98a0:	2d61762f 	stclcs	6, cr7, [r1, #-188]!	; 0xffffff44
    98a4:	6e697270 	mcrvs	2, 3, r7, cr9, cr0, {3}
    98a8:	632e6b74 	teqvs	lr, #116, 22	; 0x1d000
    98ac:	00000000 	andeq	r0, r0, r0
    98b0:	33323130 	teqcc	r2, #48, 2
    98b4:	37363534 			; <UNDEFINED> instruction: 0x37363534
    98b8:	00003938 	andeq	r3, r0, r8, lsr r9
    98bc:	33323130 	teqcc	r2, #48, 2
    98c0:	37363534 			; <UNDEFINED> instruction: 0x37363534
    98c4:	62613938 	rsbvs	r3, r1, #56, 18	; 0xe0000
    98c8:	66656463 	strbtvs	r6, [r5], -r3, ror #8
    98cc:	00000000 	andeq	r0, r0, r0
    98d0:	00003130 	andeq	r3, r0, r0, lsr r1
    98d4:	494e4150 	stmdbmi	lr, {r4, r6, r8, lr}^
    98d8:	73253a43 	teqvc	r5, #274432	; 0x43000
    98dc:	3a73253a 	bcc	1cd2dcc <__bss_end__+0x1cc9054>
    98e0:	703a6425 	eorsvc	r6, sl, r5, lsr #8
    98e4:	5f637475 	svcpl	0x00637475
    98e8:	000a7066 	andeq	r7, sl, r6, rrx
    98ec:	494e4150 	stmdbmi	lr, {r4, r6, r8, lr}^
    98f0:	73253a43 	teqvc	r5, #274432	; 0x43000
    98f4:	3a73253a 	bcc	1cd2de4 <__bss_end__+0x1cc906c>
    98f8:	773a6425 	ldrvc	r6, [sl, -r5, lsr #8]!
    98fc:	68746469 	ldmdavs	r4!, {r0, r3, r5, r6, sl, sp, lr}^
    9900:	33203c20 	teqcc	r0, #32, 24	; 0x2000
    9904:	00000a32 	andeq	r0, r0, r2, lsr sl
    9908:	494e4150 	stmdbmi	lr, {r4, r6, r8, lr}^
    990c:	73253a43 	teqvc	r5, #274432	; 0x43000
    9910:	3a73253a 	bcc	1cd2e00 <__bss_end__+0x1cc9088>
    9914:	663a6425 	ldrtvs	r6, [sl], -r5, lsr #8
    9918:	74616f6c 	strbtvc	r6, [r1], #-3948	; 0xf6c
    991c:	746f6e20 	strbtvc	r6, [pc], #-3616	; 9924 <__FUNCTION__.4224+0xa8>
    9920:	616e6520 	cmnvs	lr, r0, lsr #10
    9924:	64656c62 	strbtvs	r6, [r5], #-3170	; 0xc62
    9928:	0a212121 	beq	851db4 <__bss_end__+0x84803c>
    992c:	00000000 	andeq	r0, r0, r0
    9930:	494e4150 	stmdbmi	lr, {r4, r6, r8, lr}^
    9934:	73253a43 	teqvc	r5, #274432	; 0x43000
    9938:	3a73253a 	bcc	1cd2e28 <__bss_end__+0x1cc90b0>
    993c:	703a6425 	eorsvc	r6, sl, r5, lsr #8
    9940:	746e6972 	strbtvc	r6, [lr], #-2418	; 0x972
    9944:	6e203a6b 	vnmulvs.f32	s6, s0, s23
    9948:	6820746f 	stmdavs	r0!, {r0, r1, r2, r3, r5, r6, sl, ip, sp, lr}
    994c:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
    9950:	20676e69 	rsbcs	r6, r7, r9, ror #28
    9954:	63657073 	cmnvs	r5, #115	; 0x73
    9958:	65696669 	strbvs	r6, [r9, #-1641]!	; 0x669
    995c:	25272072 	strcs	r2, [r7, #-114]!	; 0x72
    9960:	0a0a2763 	beq	2936f4 <__bss_end__+0x28997c>
    9964:	00000000 	andeq	r0, r0, r0
    9968:	454e4f44 	strbmi	r4, [lr, #-3908]	; 0xf44
    996c:	0a212121 	beq	851df8 <__bss_end__+0x848080>
    9970:	00000000 	andeq	r0, r0, r0

Disassembly of section .bss:

00009974 <__bss_start__>:
	...

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002a41 	andeq	r2, r0, r1, asr #20
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000020 	andeq	r0, r0, r0, lsr #32
  10:	4b5a3605 	blmi	168d82c <__bss_end__+0x1683ab4>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	12010901 	andne	r0, r1, #16384	; 0x4000
  1c:	15011404 	strne	r1, [r1, #-1028]	; 0x404
  20:	18031701 	stmdane	r3, {r0, r8, r9, sl, ip}
  24:	22011a01 	andcs	r1, r1, #4096	; 0x1000
  28:	Address 0x0000000000000028 is out of bounds.


Disassembly of section .comment:

00000000 <.comment>:
   0:	3a434347 	bcc	10d0d24 <__bss_end__+0x10c6fac>
   4:	4e472820 	cdpmi	8, 4, cr2, cr7, cr0, {1}
   8:	34202955 	strtcc	r2, [r0], #-2389	; 0x955
   c:	332e382e 	teqcc	lr, #3014656	; 0x2e0000
	...

Disassembly of section .debug_info:

00000000 <.debug_info>:
       0:	0000034f 	andeq	r0, r0, pc, asr #6
       4:	00000004 	andeq	r0, r0, r4
       8:	01040000 	mrseq	r0, (UNDEF: 4)
       c:	00000029 	andeq	r0, r0, r9, lsr #32
      10:	00008801 	andeq	r8, r0, r1, lsl #16
      14:	00016d00 	andeq	r6, r1, r0, lsl #26
      18:	00801000 	addeq	r1, r0, r0
      1c:	00011800 	andeq	r1, r1, r0, lsl #16
      20:	00000000 	andeq	r0, r0, r0
      24:	05040200 	streq	r0, [r4, #-512]	; 0x200
      28:	00746e69 	rsbseq	r6, r4, r9, ror #28
      2c:	00000e03 	andeq	r0, r0, r3, lsl #28
      30:	37d40200 	ldrbcc	r0, [r4, r0, lsl #4]
      34:	04000000 	streq	r0, [r0], #-0
      38:	01000704 	tsteq	r0, r4, lsl #14
      3c:	01040000 	mrseq	r0, (UNDEF: 4)
      40:	0000aa06 	andeq	sl, r0, r6, lsl #20
      44:	05020400 	streq	r0, [r2, #-1024]	; 0x400
      48:	00000131 	andeq	r0, r0, r1, lsr r1
      4c:	28050404 	stmdacs	r5, {r2, sl}
      50:	04000001 	streq	r0, [r0], #-1
      54:	01230508 	teqeq	r3, r8, lsl #10
      58:	0d030000 	stceq	0, cr0, [r3, #-0]
      5c:	03000001 	movweq	r0, #1
      60:	0000652e 	andeq	r6, r0, lr, lsr #10
      64:	08010400 	stmdaeq	r1, {sl}
      68:	000000a8 	andeq	r0, r0, r8, lsr #1
      6c:	cc070204 	sfmgt	f0, 4, [r7], {4}
      70:	03000000 	movweq	r0, #0
      74:	0000015d 	andeq	r0, r0, sp, asr r1
      78:	007e3403 	rsbseq	r3, lr, r3, lsl #8
      7c:	04040000 	streq	r0, [r4], #-0
      80:	0000fb07 	andeq	pc, r0, r7, lsl #22
      84:	07080400 	streq	r0, [r8, -r0, lsl #8]
      88:	000000f6 	strdeq	r0, [r0], -r6
      8c:	1a070404 	bne	1c10a4 <__bss_end__+0x1b732c>
      90:	04000001 	streq	r0, [r0], #-1
      94:	00b10801 	adcseq	r0, r1, r1, lsl #16
      98:	04050000 	streq	r0, [r5], #-0
      9c:	000000a0 	andeq	r0, r0, r0, lsr #1
      a0:	00009306 	andeq	r9, r0, r6, lsl #6
      a4:	00930700 	addseq	r0, r3, r0, lsl #14
      a8:	00b50000 	adcseq	r0, r5, r0
      ac:	8c080000 	stchi	0, cr0, [r8], {-0}
      b0:	07000000 	streq	r0, [r0, -r0]
      b4:	040c0900 	streq	r0, [ip], #-2304	; 0x900
      b8:	0000ec0e 	andeq	lr, r0, lr, lsl #24
      bc:	78740a00 	ldmdavc	r4!, {r9, fp}^
      c0:	5a0f0400 	bpl	3c10c8 <__bss_end__+0x3b7350>
      c4:	00000000 	andeq	r0, r0, r0
      c8:	0078720a 	rsbseq	r7, r8, sl, lsl #4
      cc:	005a0f04 	subseq	r0, sl, r4, lsl #30
      d0:	0b010000 	bleq	400d8 <__bss_end__+0x36360>
      d4:	00000115 	andeq	r0, r0, r5, lsl r1
      d8:	00731004 	rsbseq	r1, r3, r4
      dc:	0b040000 	bleq	1000e4 <__bss_end__+0xf636c>
      e0:	00000000 	andeq	r0, r0, r0
      e4:	00731104 	rsbseq	r1, r3, r4, lsl #2
      e8:	00080000 	andeq	r0, r8, r0
      ec:	0000df03 	andeq	sp, r0, r3, lsl #30
      f0:	b5120400 	ldrlt	r0, [r2, #-1024]	; 0x400
      f4:	0c000000 	stceq	0, cr0, [r0], {-0}
      f8:	00000080 	andeq	r0, r0, r0, lsl #1
      fc:	80100601 	andshi	r0, r0, r1, lsl #12
     100:	01180000 	tsteq	r8, r0
     104:	9c010000 	stcls	0, cr0, [r1], {-0}
     108:	0000029b 	muleq	r0, fp, r2
     10c:	0100750d 	tsteq	r0, sp, lsl #10
     110:	0000ec0b 	andeq	lr, r0, fp, lsl #24
     114:	54910200 	ldrpl	r0, [r1], #512	; 0x200
     118:	0000e90e 	andeq	lr, r0, lr, lsl #18
     11c:	00029b00 	andeq	r9, r2, r0, lsl #22
     120:	60030500 	andvs	r0, r3, r0, lsl #10
     124:	0f000096 	svceq	0x00000096
     128:	00008044 	andeq	r8, r0, r4, asr #32
     12c:	000000bc 	strheq	r0, [r0], -ip
     130:	00000251 	andeq	r0, r0, r1, asr r2
     134:	01006910 	tsteq	r0, r0, lsl r9
     138:	0000250d 	andeq	r2, r0, sp, lsl #10
     13c:	00000000 	andeq	r0, r0, r0
     140:	00001100 	andeq	r1, r0, r0, lsl #2
     144:	df120000 	svcle	0x00120000
     148:	01000002 	tsteq	r0, r2
     14c:	0000370e 	andeq	r3, r0, lr, lsl #14
     150:	00001f00 	andeq	r1, r0, r0, lsl #30
     154:	75620d00 	strbvc	r0, [r2, #-3328]!	; 0xd00
     158:	12010066 	andne	r0, r1, #102	; 0x66
     15c:	000002a0 	andeq	r0, r0, r0, lsr #5
     160:	77d49103 	ldrbvc	r9, [r4, r3, lsl #2]
     164:	73657210 	cmnvc	r5, #16, 4
     168:	25140100 	ldrcs	r0, [r4, #-256]	; 0x100
     16c:	33000000 	movwcc	r0, #0
     170:	13000000 	movwne	r0, #0
     174:	00008070 	andeq	r8, r0, r0, ror r0
     178:	000002b1 			; <UNDEFINED> instruction: 0x000002b1
     17c:	00000192 	muleq	r0, r2, r1
     180:	01520114 	cmpeq	r2, r4, lsl r1
     184:	51011433 	tstpl	r1, r3, lsr r4
     188:	14007402 	strne	r7, [r0], #-1026	; 0x402
     18c:	78025001 	stmdavc	r2, {r0, ip, lr}
     190:	88130000 	ldmdahi	r3, {}	; <UNPREDICTABLE>
     194:	c7000080 	strgt	r0, [r0, -r0, lsl #1]
     198:	b9000002 	stmdblt	r0, {r1}
     19c:	14000001 	strne	r0, [r0], #-1
     1a0:	77025301 	strvc	r5, [r2, -r1, lsl #6]
     1a4:	52011400 	andpl	r1, r1, #0, 8
     1a8:	04000a03 	streq	r0, [r0], #-2563	; 0xa03
     1ac:	02510114 	subseq	r0, r1, #20, 2
     1b0:	01140076 	tsteq	r4, r6, ror r0
     1b4:	4c910250 	lfmmi	f0, 4, [r1], {80}	; 0x50
     1b8:	809c1300 	addshi	r1, ip, r0, lsl #6
     1bc:	02b10000 	adcseq	r0, r1, #0
     1c0:	01d30000 	bicseq	r0, r3, r0
     1c4:	01140000 	tsteq	r4, r0
     1c8:	00750251 	rsbseq	r0, r5, r1, asr r2
     1cc:	02500114 	subseq	r0, r0, #20, 2
     1d0:	13000079 	movwne	r0, #121	; 0x79
     1d4:	000080a8 	andeq	r8, r0, r8, lsr #1
     1d8:	000002f7 	strdeq	r0, [r0], -r7
     1dc:	000001e7 	andeq	r0, r0, r7, ror #3
     1e0:	02500114 	subseq	r0, r0, #20, 2
     1e4:	13000076 	movwne	r0, #118	; 0x76
     1e8:	000080c4 	andeq	r8, r0, r4, asr #1
     1ec:	000002b1 			; <UNDEFINED> instruction: 0x000002b1
     1f0:	00000215 	andeq	r0, r0, r5, lsl r2
     1f4:	01530114 	cmpeq	r3, r4, lsl r1
     1f8:	52011449 	andpl	r1, r1, #1224736768	; 0x49000000
     1fc:	96600305 	strbtls	r0, [r0], -r5, lsl #6
     200:	01140000 	tsteq	r4, r0
     204:	e4030551 	str	r0, [r3], #-1361	; 0x551
     208:	14000096 	strne	r0, [r0], #-150	; 0x96
     20c:	03055001 	movweq	r5, #20481	; 0x5001
     210:	000096c0 	andeq	r9, r0, r0, asr #13
     214:	80c81500 	sbchi	r1, r8, r0, lsl #10
     218:	030c0000 	movweq	r0, #49152	; 0xc000
     21c:	ec130000 	ldc	0, cr0, [r3], {-0}
     220:	b1000080 	smlabblt	r0, r0, r0, r0
     224:	3e000002 	cdpcc	0, 0, cr0, cr0, cr2, {0}
     228:	14000002 	strne	r0, [r0], #-2
     22c:	76025201 	strvc	r5, [r2], -r1, lsl #4
     230:	51011400 	tstpl	r1, r0, lsl #8
     234:	14007502 	strne	r7, [r0], #-1282	; 0x502
     238:	7a025001 	bvc	94244 <__bss_end__+0x8a4cc>
     23c:	f4160000 			; <UNDEFINED> instruction: 0xf4160000
     240:	13000080 	movwne	r0, #128	; 0x80
     244:	14000003 	strne	r0, [r0], #-3
     248:	0a035001 	beq	d4254 <__bss_end__+0xca4dc>
     24c:	000007d0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
     250:	80201500 	eorhi	r1, r0, r0, lsl #10
     254:	03240000 	teqeq	r4, #0
     258:	24150000 	ldrcs	r0, [r5], #-0
     25c:	2b000080 	blcs	464 <_start-0x7b9c>
     260:	13000003 	movwne	r0, #3
     264:	00008044 	andeq	r8, r0, r4, asr #32
     268:	00000332 	andeq	r0, r0, r2, lsr r3
     26c:	00000291 	muleq	r0, r1, r2
     270:	04530114 	ldrbeq	r0, [r3], #-276	; 0x114
     274:	2439e108 	ldrtcs	lr, [r9], #-264	; 0x108
     278:	01520114 	cmpeq	r2, r4, lsl r1
     27c:	51011445 	tstpl	r1, r5, asr #8
     280:	01144401 	tsteq	r4, r1, lsl #8
     284:	4c910250 	lfmmi	f0, 4, [r1], {80}	; 0x50
     288:	007d0214 	rsbseq	r0, sp, r4, lsl r2
     28c:	17bc0a03 	ldrne	r0, [ip, r3, lsl #20]!
     290:	81041500 	tsthi	r4, r0, lsl #10
     294:	030c0000 	movweq	r0, #49152	; 0xc000
     298:	06000000 	streq	r0, [r0], -r0
     29c:	000000a5 	andeq	r0, r0, r5, lsr #1
     2a0:	00009307 	andeq	r9, r0, r7, lsl #6
     2a4:	0002b100 	andeq	fp, r2, r0, lsl #2
     2a8:	008c1700 	addeq	r1, ip, r0, lsl #14
     2ac:	03ff0000 	mvnseq	r0, #0
     2b0:	026f1800 	rsbeq	r1, pc, #0, 16
     2b4:	27050000 	strcs	r0, [r5, -r0]
     2b8:	00000025 	andeq	r0, r0, r5, lsr #32
     2bc:	000002c7 	andeq	r0, r0, r7, asr #5
     2c0:	00009a19 	andeq	r9, r0, r9, lsl sl
     2c4:	18001a00 	stmdane	r0, {r9, fp, ip}
     2c8:	00000148 	andeq	r0, r0, r8, asr #2
     2cc:	00253c04 	eoreq	r3, r5, r4, lsl #24
     2d0:	02eb0000 	rsceq	r0, fp, #0
     2d4:	eb190000 	bl	6402dc <__bss_end__+0x636564>
     2d8:	19000002 	stmdbne	r0, {r1}
     2dc:	000002f1 	strdeq	r0, [r0], -r1
     2e0:	00007319 	andeq	r7, r0, r9, lsl r3
     2e4:	00731900 	rsbseq	r1, r3, r0, lsl #18
     2e8:	05000000 	streq	r0, [r0, #-0]
     2ec:	0000ec04 	andeq	lr, r0, r4, lsl #24
     2f0:	5a040500 	bpl	1016f8 <__bss_end__+0xf7980>
     2f4:	18000000 	stmdane	r0, {}	; <UNPREDICTABLE>
     2f8:	00000166 	andeq	r0, r0, r6, ror #2
     2fc:	002c2306 	eoreq	r2, ip, r6, lsl #6
     300:	030c0000 	movweq	r0, #49152	; 0xc000
     304:	9a190000 	bls	64030c <__bss_end__+0x636594>
     308:	00000000 	andeq	r0, r0, r0
     30c:	0000bf1b 	andeq	fp, r0, fp, lsl pc
     310:	1c630500 	cfstr64ne	mvdx0, [r3], #-0
     314:	000000b6 	strheq	r0, [r0], -r6
     318:	03244d05 	teqeq	r4, #320	; 0x140
     31c:	37190000 	ldrcc	r0, [r9, -r0]
     320:	00000000 	andeq	r0, r0, r0
     324:	00009e1b 	andeq	r9, r0, fp, lsl lr
     328:	1b380500 	blne	e01730 <__bss_end__+0xdf79b8>
     32c:	0000013b 	andeq	r0, r0, fp, lsr r1
     330:	151d8805 	ldrne	r8, [sp, #-2053]	; 0x805
     334:	04000000 	streq	r0, [r0], #-0
     338:	0000ec1d 	andeq	lr, r0, sp, lsl ip
     33c:	005a1900 	subseq	r1, sl, r0, lsl #18
     340:	5a190000 	bpl	640348 <__bss_end__+0x6365d0>
     344:	19000000 	stmdbne	r0, {}	; <UNPREDICTABLE>
     348:	00000073 	andeq	r0, r0, r3, ror r0
     34c:	00007319 	andeq	r7, r0, r9, lsl r3
     350:	a7000000 	strge	r0, [r0, -r0]
     354:	04000011 	streq	r0, [r0], #-17
     358:	00017a00 	andeq	r7, r1, r0, lsl #20
     35c:	29010400 	stmdbcs	r1, {sl}
     360:	01000000 	mrseq	r0, (UNDEF: 0)
     364:	0000028f 	andeq	r0, r0, pc, lsl #5
     368:	0000016d 	andeq	r0, r0, sp, ror #2
     36c:	00008128 	andeq	r8, r0, r8, lsr #2
     370:	00000600 	andeq	r0, r0, r0, lsl #12
     374:	000001cf 	andeq	r0, r0, pc, asr #3
     378:	69050402 	stmdbvs	r5, {r1, sl}
     37c:	0300746e 	movweq	r7, #1134	; 0x46e
     380:	01000704 	tsteq	r0, r4, lsl #14
     384:	01030000 	mrseq	r0, (UNDEF: 3)
     388:	0000aa06 	andeq	sl, r0, r6, lsl #20
     38c:	05020300 	streq	r0, [r2, #-768]	; 0x300
     390:	00000131 	andeq	r0, r0, r1, lsr r1
     394:	28050403 	stmdacs	r5, {r0, r1, sl}
     398:	03000001 	movweq	r0, #1
     39c:	01230508 	teqeq	r3, r8, lsl #10
     3a0:	0d040000 	stceq	0, cr0, [r4, #-0]
     3a4:	03000001 	movweq	r0, #1
     3a8:	00005a2e 	andeq	r5, r0, lr, lsr #20
     3ac:	08010300 	stmdaeq	r1, {r8, r9}
     3b0:	000000a8 	andeq	r0, r0, r8, lsr #1
     3b4:	cc070203 	sfmgt	f0, 4, [r7], {3}
     3b8:	04000000 	streq	r0, [r0], #-0
     3bc:	0000015d 	andeq	r0, r0, sp, asr r1
     3c0:	00733403 	rsbseq	r3, r3, r3, lsl #8
     3c4:	04030000 	streq	r0, [r3], #-0
     3c8:	0000fb07 	andeq	pc, r0, r7, lsl #22
     3cc:	07080300 	streq	r0, [r8, -r0, lsl #6]
     3d0:	000000f6 	strdeq	r0, [r0], -r6
     3d4:	1a070403 	bne	1c13e8 <__bss_end__+0x1b7670>
     3d8:	05000001 	streq	r0, [r0, #-1]
     3dc:	90040604 	andls	r0, r4, r4, lsl #12
     3e0:	03000000 	movweq	r0, #0
     3e4:	00b10801 	adcseq	r0, r1, r1, lsl #16
     3e8:	04060000 	streq	r0, [r6], #-0
     3ec:	0000009d 	muleq	r0, sp, r0
     3f0:	00009007 	andeq	r9, r0, r7
     3f4:	040c0800 	streq	r0, [ip], #-2048	; 0x800
     3f8:	0000d90e 	andeq	sp, r0, lr, lsl #18
     3fc:	78740900 	ldmdavc	r4!, {r8, fp}^
     400:	4f0f0400 	svcmi	0x000f0400
     404:	00000000 	andeq	r0, r0, r0
     408:	00787209 	rsbseq	r7, r8, r9, lsl #4
     40c:	004f0f04 	subeq	r0, pc, r4, lsl #30
     410:	0a010000 	beq	40418 <__bss_end__+0x366a0>
     414:	00000115 	andeq	r0, r0, r5, lsl r1
     418:	00681004 	rsbeq	r1, r8, r4
     41c:	0a040000 	beq	100424 <__bss_end__+0xf66ac>
     420:	00000000 	andeq	r0, r0, r0
     424:	00681104 	rsbeq	r1, r8, r4, lsl #2
     428:	00080000 	andeq	r0, r8, r0
     42c:	0000df04 	andeq	sp, r0, r4, lsl #30
     430:	a2120400 	andsge	r0, r2, #0, 8
     434:	04000000 	streq	r0, [r0], #-0
     438:	000002a1 	andeq	r0, r0, r1, lsr #5
     43c:	00ef2805 	rsceq	r2, pc, r5, lsl #16
     440:	180b0000 	stmdane	fp, {}	; <UNPREDICTABLE>
     444:	04000002 	streq	r0, [r0], #-2
     448:	01060009 	tsteq	r6, r9
     44c:	0d0c0000 	stceq	0, cr0, [ip, #-0]
     450:	88000003 	stmdahi	r0, {r0, r1}
     454:	00000000 	andeq	r0, r0, r0
     458:	021a0400 	andseq	r0, sl, #0, 8
     45c:	62050000 	andvs	r0, r5, #0
     460:	000000e4 	andeq	r0, r0, r4, ror #1
     464:	0002370d 	andeq	r3, r2, sp, lsl #14
     468:	03090200 	movweq	r0, #37376	; 0x9200
     46c:	0000013f 	andeq	r0, r0, pc, lsr r1
     470:	00049a0e 	andeq	r9, r4, lr, lsl #20
     474:	2c090200 	sfmcs	f0, 4, [r9], {-0}
     478:	0f000000 	svceq	0x00000000
     47c:	0902006e 	stmdbeq	r2, {r1, r2, r3, r5, r6}
     480:	0000002c 	andeq	r0, r0, ip, lsr #32
     484:	02b01110 	adcseq	r1, r0, #16, 2
     488:	0c020000 	stceq	0, cr0, [r2], {-0}
     48c:	0000002c 	andeq	r0, r0, ip, lsr #32
     490:	e00d0000 	and	r0, sp, r0
     494:	02000001 	andeq	r0, r0, #1
     498:	01760317 	cmneq	r6, r7, lsl r3
     49c:	700f0000 	andvc	r0, pc, r0
     4a0:	02006e69 	andeq	r6, r0, #1680	; 0x690
     4a4:	00002c17 	andeq	r2, r0, r7, lsl ip
     4a8:	00760f00 	rsbseq	r0, r6, r0, lsl #30
     4ac:	002c1702 	eoreq	r1, ip, r2, lsl #14
     4b0:	9a0e0000 	bls	3804b8 <__bss_end__+0x376740>
     4b4:	02000004 	andeq	r0, r0, #4
     4b8:	00002c17 	andeq	r2, r0, r7, lsl ip
     4bc:	023d0e00 	eorseq	r0, sp, #0, 28
     4c0:	17020000 	strne	r0, [r2, -r0]
     4c4:	0000002c 	andeq	r0, r0, ip, lsr #32
     4c8:	02521200 	subseq	r1, r2, #0, 4
     4cc:	09010000 	stmdbeq	r1, {}	; <UNPREDICTABLE>
     4d0:	00008128 	andeq	r8, r0, r8, lsr #2
     4d4:	00000158 	andeq	r0, r0, r8, asr r1
     4d8:	07559c01 	ldrbeq	r9, [r5, -r1, lsl #24]
     4dc:	cf130000 	svcgt	0x00130000
     4e0:	01000001 	tsteq	r0, r1
     4e4:	00075509 	andeq	r5, r7, r9, lsl #10
     4e8:	00006700 	andeq	r6, r0, r0, lsl #14
     4ec:	00631400 	rsbeq	r1, r3, r0, lsl #8
     4f0:	005a0901 	subseq	r0, sl, r1, lsl #18
     4f4:	00880000 	addeq	r0, r8, r0
     4f8:	74150000 	ldrvc	r0, [r5], #-0
     4fc:	0b010078 	bleq	406e4 <__bss_end__+0x3696c>
     500:	00000025 	andeq	r0, r0, r5, lsr #32
     504:	08007606 	stmdaeq	r0, {r1, r2, r9, sl, ip, sp, lr}
     508:	169f1aff 			; <UNDEFINED> instruction: 0x169f1aff
     50c:	0c01006e 	stceq	0, cr0, [r1], {110}	; 0x6e
     510:	00000068 	andeq	r0, r0, r8, rrx
     514:	000000a9 	andeq	r0, r0, r9, lsr #1
     518:	01007516 	tsteq	r0, r6, lsl r5
     51c:	0000680d 	andeq	r6, r0, sp, lsl #16
     520:	0000a900 	andeq	sl, r0, r0, lsl #18
     524:	00731700 	rsbseq	r1, r3, r0, lsl #14
     528:	00680e01 	rsbeq	r0, r8, r1, lsl #28
     52c:	65160000 	ldrvs	r0, [r6, #-0]
     530:	0100646e 	tsteq	r0, lr, ror #8
     534:	00002c11 	andeq	r2, r0, r1, lsl ip
     538:	0000bc00 	andeq	fp, r0, r0, lsl #24
     53c:	049a1800 	ldreq	r1, [sl], #2048	; 0x800
     540:	12010000 	andne	r0, r1, #0
     544:	0000002c 	andeq	r0, r0, ip, lsr #32
     548:	38195401 	ldmdacc	r9, {r0, sl, ip, lr}
     54c:	04000081 	streq	r0, [r0], #-129	; 0x81
     550:	10000000 	andne	r0, r0, r0
     554:	11000002 	tstne	r0, r2
     558:	000002b0 			; <UNDEFINED> instruction: 0x000002b0
     55c:	002c0e01 	eoreq	r0, ip, r1, lsl #28
     560:	19000000 	stmdbne	r0, {}	; <UNPREDICTABLE>
     564:	0000813c 	andeq	r8, r0, ip, lsr r1
     568:	00000004 	andeq	r0, r0, r4
     56c:	0000022b 	andeq	r0, r0, fp, lsr #4
     570:	0002b018 	andeq	fp, r2, r8, lsl r0
     574:	2c120100 	ldfcss	f0, [r2], {-0}
     578:	01000000 	mrseq	r0, (UNDEF: 0)
     57c:	3f1a0054 	svccc	0x001a0054
     580:	40000001 	andmi	r0, r0, r1
     584:	1c000081 	stcne	0, cr0, [r0], {129}	; 0x81
     588:	01000000 	mrseq	r0, (UNDEF: 0)
     58c:	0002a815 	andeq	sl, r2, r5, lsl r8
     590:	016a1b00 	cmneq	sl, r0, lsl #22
     594:	00e50000 	rsceq	r0, r5, r0
     598:	5f1c0000 	svcpl	0x001c0000
     59c:	01000001 	tsteq	r0, r1
     5a0:	01561d54 	cmpeq	r6, r4, asr sp
     5a4:	1c000000 	stcne	0, cr0, [r0], {-0}
     5a8:	0000014b 	andeq	r0, r0, fp, asr #2
     5ac:	111a5601 	tstne	sl, r1, lsl #12
     5b0:	4c000001 	stcmi	0, cr0, [r0], {1}
     5b4:	10000081 	andne	r0, r0, r1, lsl #1
     5b8:	02000000 	andeq	r0, r0, #0
     5bc:	0002921a 	andeq	r9, r2, sl, lsl r2
     5c0:	01281b00 	teqeq	r8, r0, lsl #22
     5c4:	00f80000 	rscseq	r0, r8, r0
     5c8:	1d1c0000 	ldcne	0, cr0, [ip, #-0]
     5cc:	01000001 	tsteq	r0, r1
     5d0:	814c1e54 	cmphi	ip, r4, asr lr
     5d4:	00040000 	andeq	r0, r4, r0
     5d8:	321f0000 	andscc	r0, pc, #0
     5dc:	0b000001 	bleq	5e8 <_start-0x7a18>
     5e0:	00000001 	andeq	r0, r0, r1
     5e4:	814c2000 	mrshi	r2, (UNDEF: 76)
     5e8:	11150000 	tstne	r5, r0
     5ec:	01210000 	teqeq	r1, r0
     5f0:	21300151 	teqcs	r0, r1, asr r1
     5f4:	76025001 	strvc	r5, [r2], -r1
     5f8:	1a000000 	bne	600 <_start-0x7a00>
     5fc:	0000013f 	andeq	r0, r0, pc, lsr r1
     600:	00008160 	andeq	r8, r0, r0, ror #2
     604:	0000001c 	andeq	r0, r0, ip, lsl r0
     608:	032b1701 	teqeq	fp, #262144	; 0x40000
     60c:	6a1b0000 	bvs	6c0614 <__bss_end__+0x6b689c>
     610:	1e000001 	cdpne	0, 0, cr0, cr0, cr1, {0}
     614:	1c000001 	stcne	0, cr0, [r0], {1}
     618:	0000015f 	andeq	r0, r0, pc, asr r1
     61c:	561b5401 	ldrpl	r5, [fp], -r1, lsl #8
     620:	40000001 	andmi	r0, r0, r1
     624:	1c000001 	stcne	0, cr0, [r0], {1}
     628:	0000014b 	andeq	r0, r0, fp, asr #2
     62c:	111a5601 	tstne	sl, r1, lsl #12
     630:	6c000001 	stcvs	0, cr0, [r0], {1}
     634:	10000081 	andne	r0, r0, r1, lsl #1
     638:	02000000 	andeq	r0, r0, #0
     63c:	0003121a 	andeq	r1, r3, sl, lsl r2
     640:	01281b00 	teqeq	r8, r0, lsl #22
     644:	01710000 	cmneq	r1, r0
     648:	1d1c0000 	ldcne	0, cr0, [ip, #-0]
     64c:	01000001 	tsteq	r0, r1
     650:	816c1e54 	cmnhi	ip, r4, asr lr
     654:	00040000 	andeq	r0, r4, r0
     658:	321f0000 	andscc	r0, pc, #0
     65c:	93000001 	movwls	r0, #1
     660:	00000001 	andeq	r0, r0, r1
     664:	816c2000 	cmnhi	ip, r0
     668:	11150000 	tstne	r5, r0
     66c:	01210000 	teqeq	r1, r0
     670:	00770451 	rsbseq	r0, r7, r1, asr r4
     674:	01211a31 	teqeq	r1, r1, lsr sl
     678:	00760250 	rsbseq	r0, r6, r0, asr r2
     67c:	3f1a0000 	svccc	0x001a0000
     680:	80000001 	andhi	r0, r0, r1
     684:	1c000081 	stcne	0, cr0, [r0], {129}	; 0x81
     688:	01000000 	mrseq	r0, (UNDEF: 0)
     68c:	0003b319 	andeq	fp, r3, r9, lsl r3
     690:	016a1b00 	cmneq	sl, r0, lsl #22
     694:	01a60000 			; <UNDEFINED> instruction: 0x01a60000
     698:	5f1c0000 	svcpl	0x001c0000
     69c:	01000001 	tsteq	r0, r1
     6a0:	01561c54 	cmpeq	r6, r4, asr ip
     6a4:	77080000 	strvc	r0, [r8, -r0]
     6a8:	081a3200 	ldmdaeq	sl, {r9, ip, sp}
     6ac:	1c9f1aff 	vldmiane	pc, {s2-s256}
     6b0:	0000014b 	andeq	r0, r0, fp, asr #2
     6b4:	111a5601 	tstne	sl, r1, lsl #12
     6b8:	8c000001 	stchi	0, cr0, [r0], {1}
     6bc:	10000081 	andne	r0, r0, r1, lsl #1
     6c0:	02000000 	andeq	r0, r0, #0
     6c4:	00039a1a 	andeq	r9, r3, sl, lsl sl
     6c8:	01281b00 	teqeq	r8, r0, lsl #22
     6cc:	01cb0000 	biceq	r0, fp, r0
     6d0:	1d1c0000 	ldcne	0, cr0, [ip, #-0]
     6d4:	01000001 	tsteq	r0, r1
     6d8:	818c1e54 	orrhi	r1, ip, r4, asr lr
     6dc:	00040000 	andeq	r0, r4, r0
     6e0:	321f0000 	andscc	r0, pc, #0
     6e4:	f0000001 			; <UNDEFINED> instruction: 0xf0000001
     6e8:	00000001 	andeq	r0, r0, r1
     6ec:	818c2000 	orrhi	r2, ip, r0
     6f0:	11150000 	tstne	r5, r0
     6f4:	01210000 	teqeq	r1, r0
     6f8:	00770451 	rsbseq	r0, r7, r1, asr r4
     6fc:	01211a32 	teqeq	r1, r2, lsr sl
     700:	00760250 	rsbseq	r0, r6, r0, asr r2
     704:	3f1a0000 	svccc	0x001a0000
     708:	a0000001 	andge	r0, r0, r1
     70c:	1c000081 	stcne	0, cr0, [r0], {129}	; 0x81
     710:	01000000 	mrseq	r0, (UNDEF: 0)
     714:	00043b1b 	andeq	r3, r4, fp, lsl fp
     718:	016a1b00 	cmneq	sl, r0, lsl #22
     71c:	02030000 	andeq	r0, r3, #0
     720:	5f1c0000 	svcpl	0x001c0000
     724:	01000001 	tsteq	r0, r1
     728:	01561c54 	cmpeq	r6, r4, asr ip
     72c:	77080000 	strvc	r0, [r8, -r0]
     730:	081a3400 	ldmdaeq	sl, {sl, ip, sp}
     734:	1c9f1aff 	vldmiane	pc, {s2-s256}
     738:	0000014b 	andeq	r0, r0, fp, asr #2
     73c:	111a5601 	tstne	sl, r1, lsl #12
     740:	ac000001 	stcge	0, cr0, [r0], {1}
     744:	10000081 	andne	r0, r0, r1, lsl #1
     748:	02000000 	andeq	r0, r0, #0
     74c:	0004221a 	andeq	r2, r4, sl, lsl r2
     750:	01281b00 	teqeq	r8, r0, lsl #22
     754:	02250000 	eoreq	r0, r5, #0
     758:	1d1c0000 	ldcne	0, cr0, [ip, #-0]
     75c:	01000001 	tsteq	r0, r1
     760:	81ac1e54 			; <UNDEFINED> instruction: 0x81ac1e54
     764:	00040000 	andeq	r0, r4, r0
     768:	321f0000 	andscc	r0, pc, #0
     76c:	47000001 	strmi	r0, [r0, -r1]
     770:	00000002 	andeq	r0, r0, r2
     774:	81ac2000 			; <UNDEFINED> instruction: 0x81ac2000
     778:	11150000 	tstne	r5, r0
     77c:	01210000 	teqeq	r1, r0
     780:	00770451 	rsbseq	r0, r7, r1, asr r4
     784:	01211a34 	teqeq	r1, r4, lsr sl
     788:	00760250 	rsbseq	r0, r6, r0, asr r2
     78c:	3f1a0000 	svccc	0x001a0000
     790:	c0000001 	andgt	r0, r0, r1
     794:	1c000081 	stcne	0, cr0, [r0], {129}	; 0x81
     798:	01000000 	mrseq	r0, (UNDEF: 0)
     79c:	0004c31d 	andeq	ip, r4, sp, lsl r3
     7a0:	016a1b00 	cmneq	sl, r0, lsl #22
     7a4:	025a0000 	subseq	r0, sl, #0
     7a8:	5f1c0000 	svcpl	0x001c0000
     7ac:	01000001 	tsteq	r0, r1
     7b0:	01561c54 	cmpeq	r6, r4, asr ip
     7b4:	77080000 	strvc	r0, [r8, -r0]
     7b8:	081a3800 	ldmdaeq	sl, {fp, ip, sp}
     7bc:	1c9f1aff 	vldmiane	pc, {s2-s256}
     7c0:	0000014b 	andeq	r0, r0, fp, asr #2
     7c4:	111a5601 	tstne	sl, r1, lsl #12
     7c8:	cc000001 	stcgt	0, cr0, [r0], {1}
     7cc:	10000081 	andne	r0, r0, r1, lsl #1
     7d0:	02000000 	andeq	r0, r0, #0
     7d4:	0004aa1a 	andeq	sl, r4, sl, lsl sl
     7d8:	01281b00 	teqeq	r8, r0, lsl #22
     7dc:	027f0000 	rsbseq	r0, pc, #0
     7e0:	1d1c0000 	ldcne	0, cr0, [ip, #-0]
     7e4:	01000001 	tsteq	r0, r1
     7e8:	81cc1e54 	bichi	r1, ip, r4, asr lr
     7ec:	00040000 	andeq	r0, r4, r0
     7f0:	321f0000 	andscc	r0, pc, #0
     7f4:	a4000001 	strge	r0, [r0], #-1
     7f8:	00000002 	andeq	r0, r0, r2
     7fc:	81cc2000 	bichi	r2, ip, r0
     800:	11150000 	tstne	r5, r0
     804:	01210000 	teqeq	r1, r0
     808:	00770451 	rsbseq	r0, r7, r1, asr r4
     80c:	01211a38 	teqeq	r1, r8, lsr sl
     810:	00760250 	rsbseq	r0, r6, r0, asr r2
     814:	3f1a0000 	svccc	0x001a0000
     818:	e0000001 	and	r0, r0, r1
     81c:	1c000081 	stcne	0, cr0, [r0], {129}	; 0x81
     820:	01000000 	mrseq	r0, (UNDEF: 0)
     824:	00054b1f 	andeq	r4, r5, pc, lsl fp
     828:	016a1b00 	cmneq	sl, r0, lsl #22
     82c:	02b70000 	adcseq	r0, r7, #0
     830:	5f1c0000 	svcpl	0x001c0000
     834:	01000001 	tsteq	r0, r1
     838:	01561c54 	cmpeq	r6, r4, asr ip
     83c:	77080000 	strvc	r0, [r8, -r0]
     840:	081a4000 	ldmdaeq	sl, {lr}
     844:	1c9f1aff 	vldmiane	pc, {s2-s256}
     848:	0000014b 	andeq	r0, r0, fp, asr #2
     84c:	111a5601 	tstne	sl, r1, lsl #12
     850:	ec000001 	stc	0, cr0, [r0], {1}
     854:	10000081 	andne	r0, r0, r1, lsl #1
     858:	02000000 	andeq	r0, r0, #0
     85c:	0005321a 	andeq	r3, r5, sl, lsl r2
     860:	01281b00 	teqeq	r8, r0, lsl #22
     864:	02de0000 	sbcseq	r0, lr, #0
     868:	1d1c0000 	ldcne	0, cr0, [ip, #-0]
     86c:	01000001 	tsteq	r0, r1
     870:	81ec1e54 	mvnhi	r1, r4, asr lr
     874:	00040000 	andeq	r0, r4, r0
     878:	321f0000 	andscc	r0, pc, #0
     87c:	05000001 	streq	r0, [r0, #-1]
     880:	00000003 	andeq	r0, r0, r3
     884:	81ec2000 	mvnhi	r2, r0
     888:	11150000 	tstne	r5, r0
     88c:	01210000 	teqeq	r1, r0
     890:	00770451 	rsbseq	r0, r7, r1, asr r4
     894:	01211a40 	teqeq	r1, r0, asr #20
     898:	00760250 	rsbseq	r0, r6, r0, asr r2
     89c:	3f1a0000 	svccc	0x001a0000
     8a0:	00000001 	andeq	r0, r0, r1
     8a4:	1c000082 	stcne	0, cr0, [r0], {130}	; 0x82
     8a8:	01000000 	mrseq	r0, (UNDEF: 0)
     8ac:	0005d521 	andeq	sp, r5, r1, lsr #10
     8b0:	016a1b00 	cmneq	sl, r0, lsl #22
     8b4:	03180000 	tsteq	r8, #0
     8b8:	5f1c0000 	svcpl	0x001c0000
     8bc:	01000001 	tsteq	r0, r1
     8c0:	01561c54 	cmpeq	r6, r4, asr ip
     8c4:	77090000 	strvc	r0, [r9, -r0]
     8c8:	1a200800 	bne	8028d0 <__bss_end__+0x7f8b58>
     8cc:	9f1aff08 	svcls	0x001aff08
     8d0:	00014b1c 	andeq	r4, r1, ip, lsl fp
     8d4:	1a560100 	bne	1580cdc <__bss_end__+0x1576f64>
     8d8:	00000111 	andeq	r0, r0, r1, lsl r1
     8dc:	0000820c 	andeq	r8, r0, ip, lsl #4
     8e0:	00000010 	andeq	r0, r0, r0, lsl r0
     8e4:	05bb1a02 	ldreq	r1, [fp, #2562]!	; 0xa02
     8e8:	281b0000 	ldmdacs	fp, {}	; <UNPREDICTABLE>
     8ec:	42000001 	andmi	r0, r0, #1
     8f0:	1c000003 	stcne	0, cr0, [r0], {3}
     8f4:	0000011d 	andeq	r0, r0, sp, lsl r1
     8f8:	0c1e5401 	cfldrseq	mvf5, [lr], {1}
     8fc:	04000082 	streq	r0, [r0], #-130	; 0x82
     900:	1f000000 	svcne	0x00000000
     904:	00000132 	andeq	r0, r0, r2, lsr r1
     908:	0000036c 	andeq	r0, r0, ip, ror #6
     90c:	0c200000 	stceq	0, cr0, [r0], #-0
     910:	15000082 	strne	r0, [r0, #-130]	; 0x82
     914:	21000011 	tstcs	r0, r1, lsl r0
     918:	77055101 	strvc	r5, [r5, -r1, lsl #2]
     91c:	1a200800 	bne	802924 <__bss_end__+0x7f8bac>
     920:	02500121 	subseq	r0, r0, #1073741832	; 0x40000008
     924:	00000076 	andeq	r0, r0, r6, ror r0
     928:	00013f1a 	andeq	r3, r1, sl, lsl pc
     92c:	00822000 	addeq	r2, r2, r0
     930:	00001c00 	andeq	r1, r0, r0, lsl #24
     934:	5f230100 	svcpl	0x00230100
     938:	1b000006 	blne	958 <_start-0x76a8>
     93c:	0000016a 	andeq	r0, r0, sl, ror #2
     940:	0000037f 	andeq	r0, r0, pc, ror r3
     944:	00015f1c 	andeq	r5, r1, ip, lsl pc
     948:	1c540100 	ldfnee	f0, [r4], {-0}
     94c:	00000156 	andeq	r0, r0, r6, asr r1
     950:	08007709 	stmdaeq	r0, {r0, r3, r8, r9, sl, ip, sp, lr}
     954:	ff081a40 			; <UNDEFINED> instruction: 0xff081a40
     958:	4b1c9f1a 	blmi	7285c8 <__bss_end__+0x71e850>
     95c:	01000001 	tsteq	r0, r1
     960:	01111a56 	tsteq	r1, r6, asr sl
     964:	822c0000 	eorhi	r0, ip, #0
     968:	00100000 	andseq	r0, r0, r0
     96c:	1a020000 	bne	80974 <__bss_end__+0x76bfc>
     970:	00000645 	andeq	r0, r0, r5, asr #12
     974:	0001281b 	andeq	r2, r1, fp, lsl r8
     978:	0003a100 	andeq	sl, r3, r0, lsl #2
     97c:	011d1c00 	tsteq	sp, r0, lsl #24
     980:	54010000 	strpl	r0, [r1], #-0
     984:	00822c1e 	addeq	r2, r2, lr, lsl ip
     988:	00000400 	andeq	r0, r0, r0, lsl #8
     98c:	01321f00 	teqeq	r2, r0, lsl #30
     990:	03c30000 	biceq	r0, r3, #0
     994:	00000000 	andeq	r0, r0, r0
     998:	00822c20 	addeq	r2, r2, r0, lsr #24
     99c:	00111500 	andseq	r1, r1, r0, lsl #10
     9a0:	51012100 	mrspl	r2, (UNDEF: 17)
     9a4:	08007705 	stmdaeq	r0, {r0, r2, r8, r9, sl, ip, sp, lr}
     9a8:	01211a40 	teqeq	r1, r0, asr #20
     9ac:	00760250 	rsbseq	r0, r6, r0, asr r2
     9b0:	3f1a0000 	svccc	0x001a0000
     9b4:	40000001 	andmi	r0, r0, r1
     9b8:	1c000082 	stcne	0, cr0, [r0], {130}	; 0x82
     9bc:	01000000 	mrseq	r0, (UNDEF: 0)
     9c0:	0006df25 	andeq	sp, r6, r5, lsr #30
     9c4:	016a1c00 	cmneq	sl, r0, lsl #24
     9c8:	58010000 	stmdapl	r1, {}	; <UNPREDICTABLE>
     9cc:	00015f1c 	andeq	r5, r1, ip, lsl pc
     9d0:	1b540100 	blne	1500dd8 <__bss_end__+0x14f7060>
     9d4:	00000156 	andeq	r0, r0, r6, asr r1
     9d8:	000003d6 	ldrdeq	r0, [r0], -r6
     9dc:	00014b1c 	andeq	r4, r1, ip, lsl fp
     9e0:	1a560100 	bne	1580de8 <__bss_end__+0x1577070>
     9e4:	00000111 	andeq	r0, r0, r1, lsl r1
     9e8:	0000824c 	andeq	r8, r0, ip, asr #4
     9ec:	00000010 	andeq	r0, r0, r0, lsl r0
     9f0:	06c51a02 	strbeq	r1, [r5], r2, lsl #20
     9f4:	281c0000 	ldmdacs	ip, {}	; <UNPREDICTABLE>
     9f8:	01000001 	tsteq	r0, r1
     9fc:	011d1c58 	tsteq	sp, r8, asr ip
     a00:	54010000 	strpl	r0, [r1], #-0
     a04:	00824c1e 	addeq	r4, r2, lr, lsl ip
     a08:	00000400 	andeq	r0, r0, r0, lsl #8
     a0c:	01321f00 	teqeq	r2, r0, lsl #30
     a10:	04090000 	streq	r0, [r9], #-0
     a14:	00000000 	andeq	r0, r0, r0
     a18:	00824c20 	addeq	r4, r2, r0, lsr #24
     a1c:	00111500 	andseq	r1, r1, r0, lsl #10
     a20:	51012100 	mrspl	r2, (UNDEF: 17)
     a24:	08007705 	stmdaeq	r0, {r0, r2, r8, r9, sl, ip, sp, lr}
     a28:	01211a80 	smlawbeq	r1, r0, sl, r1
     a2c:	00760250 	rsbseq	r0, r6, r0, asr r2
     a30:	3f220000 	svccc	0x00220000
     a34:	60000001 	andvs	r0, r0, r1
     a38:	1c000082 	stcne	0, cr0, [r0], {130}	; 0x82
     a3c:	01000000 	mrseq	r0, (UNDEF: 0)
     a40:	016a1c27 	cmneq	sl, r7, lsr #24
     a44:	55010000 	strpl	r0, [r1, #-0]
     a48:	00015f1c 	andeq	r5, r1, ip, lsl pc
     a4c:	1d540100 	ldfnee	f0, [r4, #-0]
     a50:	00000156 	andeq	r0, r0, r6, asr r1
     a54:	014b1c01 	cmpeq	fp, r1, lsl #24
     a58:	56010000 	strpl	r0, [r1], -r0
     a5c:	0001111a 	andeq	r1, r1, sl, lsl r1
     a60:	00826c00 	addeq	r6, r2, r0, lsl #24
     a64:	00001000 	andeq	r1, r0, r0
     a68:	3e1a0200 	cdpcc	2, 1, cr0, cr10, cr0, {0}
     a6c:	1c000007 	stcne	0, cr0, [r0], {7}
     a70:	00000128 	andeq	r0, r0, r8, lsr #2
     a74:	1d1c5501 	cfldr32ne	mvfx5, [ip, #-4]
     a78:	01000001 	tsteq	r0, r1
     a7c:	826c1e54 	rsbhi	r1, ip, #84, 28	; 0x540
     a80:	00040000 	andeq	r0, r4, r0
     a84:	321f0000 	andscc	r0, pc, #0
     a88:	1c000001 	stcne	0, cr0, [r0], {1}
     a8c:	00000004 	andeq	r0, r0, r4
     a90:	826c2000 	rsbhi	r2, ip, #0
     a94:	11150000 	tstne	r5, r0
     a98:	01210000 	teqeq	r1, r0
     a9c:	21310151 	teqcs	r1, r1, asr r1
     aa0:	76025001 	strvc	r5, [r2], -r1
     aa4:	00000000 	andeq	r0, r0, r0
     aa8:	00d90406 	sbcseq	r0, r9, r6, lsl #8
     aac:	22230000 	eorcs	r0, r3, #0
     ab0:	01000003 	tsteq	r0, r3
     ab4:	0000252b 	andeq	r2, r0, fp, lsr #10
     ab8:	07950300 	ldreq	r0, [r5, r0, lsl #6]
     abc:	720f0000 	andvc	r0, pc, #0
     ac0:	2b010078 	blcs	40ca8 <__bss_end__+0x36f30>
     ac4:	00000025 	andeq	r0, r0, r5, lsr #32
     ac8:	0100760f 	tsteq	r0, pc, lsl #12
     acc:	0000252b 	andeq	r2, r0, fp, lsr #10
     ad0:	02450e00 	subeq	r0, r5, #0, 28
     ad4:	2b010000 	blcs	40adc <__bss_end__+0x36d64>
     ad8:	0000002c 	andeq	r0, r0, ip, lsr #32
     adc:	00049a11 	andeq	r9, r4, r1, lsl sl
     ae0:	2c2c0100 	stfcss	f0, [ip], #-0
     ae4:	00000000 	andeq	r0, r0, r0
     ae8:	0001f024 	andeq	pc, r1, r4, lsr #32
     aec:	25380100 	ldrcs	r0, [r8, #-256]!	; 0x100
     af0:	80000000 	andhi	r0, r0, r0
     af4:	c8000082 	stmdagt	r0, {r1, r7}
     af8:	01000001 	tsteq	r0, r1
     afc:	000b519c 	muleq	fp, ip, r1
     b00:	01cf1300 	biceq	r1, pc, r0, lsl #6
     b04:	38010000 	stmdacc	r1, {}	; <UNPREDICTABLE>
     b08:	00000755 	andeq	r0, r0, r5, asr r7
     b0c:	0000042f 	andeq	r0, r0, pc, lsr #8
     b10:	00024513 	andeq	r4, r2, r3, lsl r5
     b14:	25380100 	ldrcs	r0, [r8, #-256]!	; 0x100
     b18:	74000000 	strvc	r0, [r0], #-0
     b1c:	15000004 	strne	r0, [r0, #-4]
     b20:	01007872 	tsteq	r0, r2, ror r8
     b24:	00002539 	andeq	r2, r0, r9, lsr r5
     b28:	16550100 	ldrbne	r0, [r5], -r0, lsl #2
     b2c:	40010073 	andmi	r0, r1, r3, ror r0
     b30:	0000002c 	andeq	r0, r0, ip, lsr #32
     b34:	00000492 	muleq	r0, r2, r4
     b38:	01007516 	tsteq	r0, r6, lsl r5
     b3c:	00006843 	andeq	r6, r0, r3, asr #16
     b40:	0004a500 	andeq	sl, r4, r0, lsl #10
     b44:	006e1600 	rsbeq	r1, lr, r0, lsl #12
     b48:	002c4401 	eoreq	r4, ip, r1, lsl #8
     b4c:	04b80000 	ldrteq	r0, [r8], #0
     b50:	63160000 	tstvs	r6, #0
     b54:	2c450100 	stfcse	f0, [r5], {-0}
     b58:	cf000000 	svcgt	0x00000000
     b5c:	1a000004 	bne	b74 <_start-0x748c>
     b60:	0000075b 	andeq	r0, r0, fp, asr r7
     b64:	00008294 	muleq	r0, r4, r2
     b68:	00000034 	andeq	r0, r0, r4, lsr r0
     b6c:	086f3c01 	stmdaeq	pc!, {r0, sl, fp, ip, sp}^	; <UNPREDICTABLE>
     b70:	7e1b0000 	cdpvc	0, 1, cr0, cr11, cr0, {0}
     b74:	f9000007 			; <UNDEFINED> instruction: 0xf9000007
     b78:	1d000004 	stcne	0, cr0, [r0, #-16]
     b7c:	00000775 	andeq	r0, r0, r5, ror r7
     b80:	076b1c00 	strbeq	r1, [fp, -r0, lsl #24]!
     b84:	55010000 	strpl	r0, [r1, #-0]
     b88:	0082941e 	addeq	r9, r2, lr, lsl r4
     b8c:	00003400 	andeq	r3, r0, r0, lsl #8
     b90:	07891f00 	streq	r1, [r9, r0, lsl #30]
     b94:	05170000 	ldreq	r0, [r7, #-0]
     b98:	98250000 	stmdals	r5!, {}	; <UNPREDICTABLE>
     b9c:	2b000082 	blcs	dac <_start-0x7254>
     ba0:	26000011 			; <UNDEFINED> instruction: 0x26000011
     ba4:	000082a4 	andeq	r8, r0, r4, lsr #5
     ba8:	00001136 	andeq	r1, r0, r6, lsr r1
     bac:	00000864 	andeq	r0, r0, r4, ror #16
     bb0:	02500121 	subseq	r0, r0, #1073741832	; 0x40000008
     bb4:	25000075 	strcs	r0, [r0, #-117]	; 0x75
     bb8:	000082b0 			; <UNDEFINED> instruction: 0x000082b0
     bbc:	0000112b 	andeq	r1, r0, fp, lsr #2
     bc0:	d0190000 	andsle	r0, r9, r0
     bc4:	04000082 	streq	r0, [r0], #-130	; 0x82
     bc8:	8c000000 	stchi	0, cr0, [r0], {-0}
     bcc:	27000008 	strcs	r0, [r0, -r8]
     bd0:	000002b0 			; <UNDEFINED> instruction: 0x000002b0
     bd4:	002c4001 	eoreq	r4, ip, r1
     bd8:	05350000 	ldreq	r0, [r5, #-0]!
     bdc:	1a000000 	bne	be4 <_start-0x741c>
     be0:	00000111 	andeq	r0, r0, r1, lsl r1
     be4:	000082dc 	ldrdeq	r8, [r0], -ip
     be8:	00000010 	andeq	r0, r0, r0, lsl r0
     bec:	08c54801 	stmiaeq	r5, {r0, fp, lr}^
     bf0:	281b0000 	ldmdacs	fp, {}	; <UNPREDICTABLE>
     bf4:	48000001 	stmdami	r0, {r0}
     bf8:	1b000005 	blne	c14 <_start-0x73ec>
     bfc:	0000011d 	andeq	r0, r0, sp, lsl r1
     c00:	0000056d 	andeq	r0, r0, sp, ror #10
     c04:	0082dc1e 	addeq	sp, r2, lr, lsl ip
     c08:	00000400 	andeq	r0, r0, r0, lsl #8
     c0c:	01321f00 	teqeq	r2, r0, lsl #30
     c10:	05800000 	streq	r0, [r0]
     c14:	00000000 	andeq	r0, r0, r0
     c18:	0001111a 	andeq	r1, r1, sl, lsl r1
     c1c:	0082fc00 	addeq	pc, r2, r0, lsl #24
     c20:	00001000 	andeq	r1, r0, r0
     c24:	fe4c0100 	cdp2	1, 4, cr0, cr12, cr0, {0}
     c28:	1b000008 	blne	c50 <_start-0x73b0>
     c2c:	00000128 	andeq	r0, r0, r8, lsr #2
     c30:	00000593 	muleq	r0, r3, r5
     c34:	00011d1b 	andeq	r1, r1, fp, lsl sp
     c38:	0005a600 	andeq	sl, r5, r0, lsl #12
     c3c:	82fc1e00 	rscshi	r1, ip, #0, 28
     c40:	00040000 	andeq	r0, r4, r0
     c44:	321f0000 	andscc	r0, pc, #0
     c48:	b9000001 	stmdblt	r0, {r0}
     c4c:	00000005 	andeq	r0, r0, r5
     c50:	01111a00 	tsteq	r1, r0, lsl #20
     c54:	83200000 	teqhi	r0, #0
     c58:	00100000 	andseq	r0, r0, r0
     c5c:	4f010000 	svcmi	0x00010000
     c60:	00000937 	andeq	r0, r0, r7, lsr r9
     c64:	0001281b 	andeq	r2, r1, fp, lsl r8
     c68:	0005cc00 	andeq	ip, r5, r0, lsl #24
     c6c:	011d1b00 	tsteq	sp, r0, lsl #22
     c70:	05df0000 	ldrbeq	r0, [pc]	; c78 <_start-0x7388>
     c74:	201e0000 	andscs	r0, lr, r0
     c78:	04000083 	streq	r0, [r0], #-131	; 0x83
     c7c:	1f000000 	svcne	0x00000000
     c80:	00000132 	andeq	r0, r0, r2, lsr r1
     c84:	000005f2 	strdeq	r0, [r0], -r2
     c88:	111a0000 	tstne	sl, r0
     c8c:	44000001 	strmi	r0, [r0], #-1
     c90:	10000083 	andne	r0, r0, r3, lsl #1
     c94:	01000000 	mrseq	r0, (UNDEF: 0)
     c98:	00097052 	andeq	r7, r9, r2, asr r0
     c9c:	01281b00 	teqeq	r8, r0, lsl #22
     ca0:	06050000 	streq	r0, [r5], -r0
     ca4:	1d1b0000 	ldcne	0, cr0, [fp, #-0]
     ca8:	18000001 	stmdane	r0, {r0}
     cac:	1e000006 	cdpne	0, 0, cr0, cr0, cr6, {0}
     cb0:	00008344 	andeq	r8, r0, r4, asr #6
     cb4:	00000004 	andeq	r0, r0, r4
     cb8:	0001321f 	andeq	r3, r1, pc, lsl r2
     cbc:	00062b00 	andeq	r2, r6, r0, lsl #22
     cc0:	1a000000 	bne	cc8 <_start-0x7338>
     cc4:	00000111 	andeq	r0, r0, r1, lsl r1
     cc8:	00008368 	andeq	r8, r0, r8, ror #6
     ccc:	00000010 	andeq	r0, r0, r0, lsl r0
     cd0:	09a95501 	stmibeq	r9!, {r0, r8, sl, ip, lr}
     cd4:	281b0000 	ldmdacs	fp, {}	; <UNPREDICTABLE>
     cd8:	3e000001 	cdpcc	0, 0, cr0, cr0, cr1, {0}
     cdc:	1b000006 	blne	cfc <_start-0x7304>
     ce0:	0000011d 	andeq	r0, r0, sp, lsl r1
     ce4:	00000651 	andeq	r0, r0, r1, asr r6
     ce8:	0083681e 	addeq	r6, r3, lr, lsl r8
     cec:	00000400 	andeq	r0, r0, r0, lsl #8
     cf0:	01321f00 	teqeq	r2, r0, lsl #30
     cf4:	06640000 	strbteq	r0, [r4], -r0
     cf8:	00000000 	andeq	r0, r0, r0
     cfc:	0001111a 	andeq	r1, r1, sl, lsl r1
     d00:	00838c00 	addeq	r8, r3, r0, lsl #24
     d04:	00001000 	andeq	r1, r0, r0
     d08:	e2580100 	subs	r0, r8, #0, 2
     d0c:	1b000009 	blne	d38 <_start-0x72c8>
     d10:	00000128 	andeq	r0, r0, r8, lsr #2
     d14:	00000677 	andeq	r0, r0, r7, ror r6
     d18:	00011d1b 	andeq	r1, r1, fp, lsl sp
     d1c:	00068a00 	andeq	r8, r6, r0, lsl #20
     d20:	838c1e00 	orrhi	r1, ip, #0, 28
     d24:	00040000 	andeq	r0, r4, r0
     d28:	321f0000 	andscc	r0, pc, #0
     d2c:	9d000001 	stcls	0, cr0, [r0, #-4]
     d30:	00000006 	andeq	r0, r0, r6
     d34:	01111a00 	tsteq	r1, r0, lsl #20
     d38:	83b00000 	movshi	r0, #0
     d3c:	00100000 	andseq	r0, r0, r0
     d40:	5b010000 	blpl	40d48 <__bss_end__+0x36fd0>
     d44:	00000a1b 	andeq	r0, r0, fp, lsl sl
     d48:	0001281b 	andeq	r2, r1, fp, lsl r8
     d4c:	0006b000 	andeq	fp, r6, r0
     d50:	011d1b00 	tsteq	sp, r0, lsl #22
     d54:	06c30000 	strbeq	r0, [r3], r0
     d58:	b01e0000 	andslt	r0, lr, r0
     d5c:	04000083 	streq	r0, [r0], #-131	; 0x83
     d60:	1f000000 	svcne	0x00000000
     d64:	00000132 	andeq	r0, r0, r2, lsr r1
     d68:	000006d6 	ldrdeq	r0, [r0], -r6
     d6c:	111a0000 	tstne	sl, r0
     d70:	d4000001 	strle	r0, [r0], #-1
     d74:	10000083 	andne	r0, r0, r3, lsl #1
     d78:	01000000 	mrseq	r0, (UNDEF: 0)
     d7c:	000a505e 	andeq	r5, sl, lr, asr r0
     d80:	01281b00 	teqeq	r8, r0, lsl #22
     d84:	06e90000 	strbteq	r0, [r9], r0
     d88:	1d280000 	stcne	0, cr0, [r8, #-0]
     d8c:	1e000001 	cdpne	0, 0, cr0, cr0, cr1, {0}
     d90:	000083d4 	ldrdeq	r8, [r0], -r4
     d94:	00000004 	andeq	r0, r0, r4
     d98:	0001321f 	andeq	r3, r1, pc, lsl r2
     d9c:	0006fc00 	andeq	pc, r6, r0, lsl #24
     da0:	1a000000 	bne	da8 <_start-0x7258>
     da4:	0000075b 	andeq	r0, r0, fp, asr r7
     da8:	000083f4 	strdeq	r8, [r0], -r4
     dac:	00000034 	andeq	r0, r0, r4, lsr r0
     db0:	0ab46501 	beq	fed1a1bc <__bss_end__+0xfed10444>
     db4:	7e280000 	cdpvc	0, 2, cr0, cr8, cr0, {0}
     db8:	1b000007 	blne	ddc <_start-0x7224>
     dbc:	00000775 	andeq	r0, r0, r5, ror r7
     dc0:	0000070f 	andeq	r0, r0, pc, lsl #14
     dc4:	00076b1b 	andeq	r6, r7, fp, lsl fp
     dc8:	00072f00 	andeq	r2, r7, r0, lsl #30
     dcc:	83f41e00 	mvnshi	r1, #0, 28
     dd0:	00340000 	eorseq	r0, r4, r0
     dd4:	891f0000 	ldmdbhi	pc, {}	; <UNPREDICTABLE>
     dd8:	4d000007 	stcmi	0, cr0, [r0, #-28]	; 0xffffffe4
     ddc:	25000007 	strcs	r0, [r0, #-7]
     de0:	000083f8 	strdeq	r8, [r0], -r8	; <UNPREDICTABLE>
     de4:	0000112b 	andeq	r1, r0, fp, lsr #2
     de8:	00840426 	addeq	r0, r4, r6, lsr #8
     dec:	00113600 	andseq	r3, r1, r0, lsl #12
     df0:	000aa900 	andeq	sl, sl, r0, lsl #18
     df4:	50012100 	andpl	r2, r1, r0, lsl #2
     df8:	00007502 	andeq	r7, r0, r2, lsl #10
     dfc:	00841025 	addeq	r1, r4, r5, lsr #32
     e00:	00112b00 	andseq	r2, r1, r0, lsl #22
     e04:	26000000 	strcs	r0, [r0], -r0
     e08:	000082f8 	strdeq	r8, [r0], -r8	; <UNPREDICTABLE>
     e0c:	00001136 	andeq	r1, r0, r6, lsr r1
     e10:	00000ac8 	andeq	r0, r0, r8, asr #21
     e14:	02500121 	subseq	r0, r0, #1073741832	; 0x40000008
     e18:	26000075 			; <UNDEFINED> instruction: 0x26000075
     e1c:	00008318 	andeq	r8, r0, r8, lsl r3
     e20:	00001136 	andeq	r1, r0, r6, lsr r1
     e24:	00000adc 	ldrdeq	r0, [r0], -ip
     e28:	02500121 	subseq	r0, r0, #1073741832	; 0x40000008
     e2c:	26000075 			; <UNDEFINED> instruction: 0x26000075
     e30:	0000833c 	andeq	r8, r0, ip, lsr r3
     e34:	00001136 	andeq	r1, r0, r6, lsr r1
     e38:	00000af0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
     e3c:	02500121 	subseq	r0, r0, #1073741832	; 0x40000008
     e40:	26000075 			; <UNDEFINED> instruction: 0x26000075
     e44:	00008360 	andeq	r8, r0, r0, ror #6
     e48:	00001136 	andeq	r1, r0, r6, lsr r1
     e4c:	00000b04 	andeq	r0, r0, r4, lsl #22
     e50:	02500121 	subseq	r0, r0, #1073741832	; 0x40000008
     e54:	26000075 			; <UNDEFINED> instruction: 0x26000075
     e58:	00008384 	andeq	r8, r0, r4, lsl #7
     e5c:	00001136 	andeq	r1, r0, r6, lsr r1
     e60:	00000b18 	andeq	r0, r0, r8, lsl fp
     e64:	02500121 	subseq	r0, r0, #1073741832	; 0x40000008
     e68:	26000075 			; <UNDEFINED> instruction: 0x26000075
     e6c:	000083a8 	andeq	r8, r0, r8, lsr #7
     e70:	00001136 	andeq	r1, r0, r6, lsr r1
     e74:	00000b2c 	andeq	r0, r0, ip, lsr #22
     e78:	02500121 	subseq	r0, r0, #1073741832	; 0x40000008
     e7c:	26000075 			; <UNDEFINED> instruction: 0x26000075
     e80:	000083cc 	andeq	r8, r0, ip, asr #7
     e84:	00001136 	andeq	r1, r0, r6, lsr r1
     e88:	00000b40 	andeq	r0, r0, r0, asr #22
     e8c:	02500121 	subseq	r0, r0, #1073741832	; 0x40000008
     e90:	20000075 	andcs	r0, r0, r5, ror r0
     e94:	000083ec 	andeq	r8, r0, ip, ror #7
     e98:	00001136 	andeq	r1, r0, r6, lsr r1
     e9c:	02500121 	subseq	r0, r0, #1073741832	; 0x40000008
     ea0:	00000075 	andeq	r0, r0, r5, ror r0
     ea4:	00020524 	andeq	r0, r2, r4, lsr #10
     ea8:	25700100 	ldrbcs	r0, [r0, #-256]!	; 0x100
     eac:	48000000 	stmdami	r0, {}	; <UNPREDICTABLE>
     eb0:	8c000084 	stchi	0, cr0, [r0], {132}	; 0x84
     eb4:	01000000 	mrseq	r0, (UNDEF: 0)
     eb8:	000c2c9c 	muleq	ip, ip, ip
     ebc:	00751400 	rsbseq	r1, r5, r0, lsl #8
     ec0:	07557001 	ldrbeq	r7, [r5, -r1]
     ec4:	076b0000 	strbeq	r0, [fp, -r0]!
     ec8:	62140000 	andsvs	r0, r4, #0
     ecc:	01006675 	tsteq	r0, r5, ror r6
     ed0:	000c2c70 	andeq	r2, ip, r0, ror ip
     ed4:	00079f00 	andeq	r9, r7, r0, lsl #30
     ed8:	02c81300 	sbceq	r1, r8, #0, 6
     edc:	70010000 	andvc	r0, r1, r0
     ee0:	00000068 	andeq	r0, r0, r8, rrx
     ee4:	000007d3 	ldrdeq	r0, [r0], -r3
     ee8:	646e6514 	strbtvs	r6, [lr], #-1300	; 0x514
     eec:	4f700100 	svcmi	0x00700100
     ef0:	0c000000 	stceq	0, cr0, [r0], {-0}
     ef4:	29000008 	stmdbcs	r0, {r3}
     ef8:	000002da 	ldrdeq	r0, [r0], -sl
     efc:	00687001 	rsbeq	r7, r8, r1
     f00:	91020000 	mrsls	r0, (UNDEF: 2)
     f04:	00e92a00 	rsceq	r2, r9, r0, lsl #20
     f08:	0c420000 	mareq	acc0, r0, r2
     f0c:	03050000 	movweq	r0, #20480	; 0x5000
     f10:	00009724 	andeq	r9, r0, r4, lsr #14
     f14:	01006916 	tsteq	r0, r6, lsl r9
     f18:	00002574 	andeq	r2, r0, r4, ror r5
     f1c:	00084600 	andeq	r4, r8, r0, lsl #12
     f20:	02992700 	addseq	r2, r9, #0, 14
     f24:	75010000 	strvc	r0, [r1, #-0]
     f28:	0000004f 	andeq	r0, r0, pc, asr #32
     f2c:	00000865 	andeq	r0, r0, r5, ror #16
     f30:	00847826 	addeq	r7, r4, r6, lsr #16
     f34:	00114b00 	andseq	r4, r1, r0, lsl #22
     f38:	000c0c00 	andeq	r0, ip, r0, lsl #24
     f3c:	53012100 	movwpl	r2, #4352	; 0x1100
     f40:	21710802 	cmncs	r1, r2, lsl #16
     f44:	03055201 	movweq	r5, #20993	; 0x5201
     f48:	00009724 	andeq	r9, r0, r4, lsr #14
     f4c:	05510121 	ldrbeq	r0, [r1, #-289]	; 0x121
     f50:	0097b803 	addseq	fp, r7, r3, lsl #16
     f54:	50012100 	andpl	r2, r1, r0, lsl #2
     f58:	979c0305 	ldrls	r0, [ip, r5, lsl #6]
     f5c:	25000000 	strcs	r0, [r0, #-0]
     f60:	0000847c 	andeq	r8, r0, ip, ror r4
     f64:	00001161 	andeq	r1, r0, r1, ror #2
     f68:	00849820 	addeq	r9, r4, r0, lsr #16
     f6c:	00079500 	andeq	r9, r7, r0, lsl #10
     f70:	51012100 	mrspl	r2, (UNDEF: 17)
     f74:	21007a02 	tstcs	r0, r2, lsl #20
     f78:	78025001 	stmdavc	r2, {r0, ip, lr}
     f7c:	06000000 	streq	r0, [r0], -r0
     f80:	00004f04 	andeq	r4, r0, r4, lsl #30
     f84:	00902b00 	addseq	r2, r0, r0, lsl #22
     f88:	0c420000 	mareq	acc0, r0, r2
     f8c:	812c0000 	teqhi	ip, r0
     f90:	12000000 	andne	r0, r0, #0
     f94:	0c320700 	ldceq	7, cr0, [r2], #-0
     f98:	48240000 	stmdami	r4!, {}	; <UNPREDICTABLE>
     f9c:	01000001 	tsteq	r0, r1
     fa0:	00002584 	andeq	r2, r0, r4, lsl #11
     fa4:	0084d400 	addeq	sp, r4, r0, lsl #8
     fa8:	00007800 	andeq	r7, r0, r0, lsl #16
     fac:	059c0100 	ldreq	r0, [ip, #256]	; 0x100
     fb0:	1400000d 	strne	r0, [r0], #-13
     fb4:	84010075 	strhi	r0, [r1], #-117	; 0x75
     fb8:	00000755 	andeq	r0, r0, r5, asr r7
     fbc:	00000878 	andeq	r0, r0, r8, ror r8
     fc0:	66756214 			; <UNDEFINED> instruction: 0x66756214
     fc4:	2c840100 	stfcss	f0, [r4], {0}
     fc8:	ac00000c 	stcge	0, cr0, [r0], {12}
     fcc:	13000008 	movwne	r0, #8
     fd0:	000002c8 	andeq	r0, r0, r8, asr #5
     fd4:	00688501 	rsbeq	r8, r8, r1, lsl #10
     fd8:	08e00000 	stmiaeq	r0!, {}^	; <UNPREDICTABLE>
     fdc:	da130000 	ble	4c0fe4 <__bss_end__+0x4b726c>
     fe0:	01000002 	tsteq	r0, r2
     fe4:	00006885 	andeq	r6, r0, r5, lsl #17
     fe8:	00091900 	andeq	r1, r9, r0, lsl #18
     fec:	00e92a00 	rsceq	r2, r9, r0, lsl #20
     ff0:	0d150000 	ldceq	0, cr0, [r5, #-0]
     ff4:	03050000 	movweq	r0, #20480	; 0x5000
     ff8:	00009738 	andeq	r9, r0, r8, lsr r7
     ffc:	01006916 	tsteq	r0, r6, lsl r9
    1000:	0000258a 	andeq	r2, r0, sl, lsl #11
    1004:	00094d00 	andeq	r4, r9, r0, lsl #26
    1008:	85002600 	strhi	r2, [r0, #-1536]	; 0x600
    100c:	114b0000 	mrsne	r0, (UNDEF: 75)
    1010:	0ce50000 	stcleq	0, cr0, [r5]
    1014:	01210000 	teqeq	r1, r0
    1018:	87080253 	smlsdhi	r8, r3, r2, r0
    101c:	05520121 	ldrbeq	r0, [r2, #-289]	; 0x121
    1020:	00973803 	addseq	r3, r7, r3, lsl #16
    1024:	51012100 	mrspl	r2, (UNDEF: 17)
    1028:	97b80305 	ldrls	r0, [r8, r5, lsl #6]!
    102c:	01210000 	teqeq	r1, r0
    1030:	9c030550 	cfstr32ls	mvfx0, [r3], {80}	; 0x50
    1034:	00000097 	muleq	r0, r7, r0
    1038:	00850425 	addeq	r0, r5, r5, lsr #8
    103c:	00116100 	andseq	r6, r1, r0, lsl #2
    1040:	85202000 	strhi	r2, [r0, #-0]!
    1044:	07950000 	ldreq	r0, [r5, r0]
    1048:	01210000 	teqeq	r1, r0
    104c:	00780251 	rsbseq	r0, r8, r1, asr r2
    1050:	02500121 	subseq	r0, r0, #1073741832	; 0x40000008
    1054:	00000077 	andeq	r0, r0, r7, ror r0
    1058:	0000902b 	andeq	r9, r0, fp, lsr #32
    105c:	000d1500 	andeq	r1, sp, r0, lsl #10
    1060:	00812c00 	addeq	r2, r1, r0, lsl #24
    1064:	00140000 	andseq	r0, r4, r0
    1068:	000d0507 	andeq	r0, sp, r7, lsl #10
    106c:	00152400 	andseq	r2, r5, r0, lsl #8
    1070:	97010000 	strls	r0, [r1, -r0]
    1074:	000000d9 	ldrdeq	r0, [r0], -r9
    1078:	0000854c 	andeq	r8, r0, ip, asr #10
    107c:	000000b0 	strheq	r0, [r0], -r0	; <UNPREDICTABLE>
    1080:	0e139c01 	cdpeq	12, 1, cr9, cr3, cr1, {0}
    1084:	74140000 	ldrvc	r0, [r4], #-0
    1088:	97010078 	smlsdxls	r1, r8, r0, r0
    108c:	0000004f 	andeq	r0, r0, pc, asr #32
    1090:	0000096c 	andeq	r0, r0, ip, ror #18
    1094:	00787214 	rsbseq	r7, r8, r4, lsl r2
    1098:	004f9701 	subeq	r9, pc, r1, lsl #14
    109c:	098d0000 	stmibeq	sp, {}	; <UNPREDICTABLE>
    10a0:	15130000 	ldrne	r0, [r3, #-0]
    10a4:	01000001 	tsteq	r0, r1
    10a8:	00006897 	muleq	r0, r7, r8
    10ac:	0009ae00 	andeq	sl, r9, r0, lsl #28
    10b0:	01d42900 	bicseq	r2, r4, r0, lsl #18
    10b4:	97010000 	strls	r0, [r1, -r0]
    10b8:	00000068 	andeq	r0, r0, r8, rrx
    10bc:	2d009102 	stfcsd	f1, [r0, #-8]
    10c0:	007a686d 	rsbseq	r6, sl, sp, ror #16
    10c4:	002c9f01 	eoreq	r9, ip, r1, lsl #30
    10c8:	27000000 	strcs	r0, [r0, -r0]
    10cc:	2f2729b9 	svccs	0x002729b9
    10d0:	01000002 	tsteq	r0, r2
    10d4:	00002ca0 	andeq	r2, r0, r0, lsr #25
    10d8:	0009cc00 	andeq	ip, r9, r0, lsl #24
    10dc:	00e92a00 	rsceq	r2, r9, r0, lsl #20
    10e0:	0e230000 	cdpeq	0, 2, cr0, cr3, cr0, {0}
    10e4:	03050000 	movweq	r0, #20480	; 0x5000
    10e8:	00009750 	andeq	r9, r0, r0, asr r7
    10ec:	00857419 	addeq	r7, r5, r9, lsl r4
    10f0:	00000800 	andeq	r0, r0, r0, lsl #16
    10f4:	000db200 	andeq	fp, sp, r0, lsl #4
    10f8:	6e692e00 	cdpvs	14, 6, cr2, cr9, cr0, {0}
    10fc:	2c9b0100 	ldfcss	f0, [fp], {0}
    1100:	01000000 	mrseq	r0, (UNDEF: 0)
    1104:	856c2600 	strbhi	r2, [ip, #-1536]!	; 0x600
    1108:	11680000 	cmnne	r8, r0
    110c:	0dc60000 	stcleq	0, cr0, [r6]
    1110:	01210000 	teqeq	r1, r0
    1114:	00780250 	rsbseq	r0, r8, r0, asr r2
    1118:	85742600 	ldrbhi	r2, [r4, #-1536]!	; 0x600
    111c:	11790000 	cmnne	r9, r0
    1120:	0dda0000 	ldcleq	0, cr0, [sl]
    1124:	01210000 	teqeq	r1, r0
    1128:	00770250 	rsbseq	r0, r7, r0, asr r2
    112c:	85d02600 	ldrbhi	r2, [r0, #1536]	; 0x600
    1130:	114b0000 	mrsne	r0, (UNDEF: 75)
    1134:	0e090000 	cdpeq	0, 0, cr0, cr9, cr0, {0}
    1138:	01210000 	teqeq	r1, r0
    113c:	a1080253 	tstge	r8, r3, asr r2
    1140:	05520121 	ldrbeq	r0, [r2, #-289]	; 0x121
    1144:	00975003 	addseq	r5, r7, r3
    1148:	51012100 	mrspl	r2, (UNDEF: 17)
    114c:	97b80305 	ldrls	r0, [r8, r5, lsl #6]!
    1150:	01210000 	teqeq	r1, r0
    1154:	c4030550 	strgt	r0, [r3], #-1360	; 0x550
    1158:	00000097 	muleq	r0, r7, r0
    115c:	0085d425 	addeq	sp, r5, r5, lsr #8
    1160:	00116100 	andseq	r6, r1, r0, lsl #2
    1164:	902b0000 	eorls	r0, fp, r0
    1168:	23000000 	movwcs	r0, #0
    116c:	2c00000e 	stccs	0, cr0, [r0], {14}
    1170:	00000081 	andeq	r0, r0, r1, lsl #1
    1174:	13070013 	movwne	r0, #28691	; 0x7013
    1178:	2400000e 	strcs	r0, [r0], #-14
    117c:	00000222 	andeq	r0, r0, r2, lsr #4
    1180:	0025ad01 	eoreq	sl, r5, r1, lsl #26
    1184:	85fc0000 	ldrbhi	r0, [ip, #0]!
    1188:	00380000 	eorseq	r0, r8, r0
    118c:	9c010000 	stcls	0, cr0, [r1], {-0}
    1190:	00000ec2 	andeq	r0, r0, r2, asr #29
    1194:	0001cf13 	andeq	ip, r1, r3, lsl pc
    1198:	55ad0100 	strpl	r0, [sp, #256]!	; 0x100
    119c:	fa000007 	blx	11c0 <_start-0x6e40>
    11a0:	16000009 	strne	r0, [r0], -r9
    11a4:	00736572 	rsbseq	r6, r3, r2, ror r5
    11a8:	0025ae01 	eoreq	sl, r5, r1, lsl #28
    11ac:	0a1b0000 	beq	6c11b4 <__bss_end__+0x6b743c>
    11b0:	e92a0000 	stmdb	sl!, {}	; <UNPREDICTABLE>
    11b4:	d2000000 	andle	r0, r0, #0
    11b8:	0500000e 	streq	r0, [r0, #-14]
    11bc:	00976403 	addseq	r6, r7, r3, lsl #8
    11c0:	86082600 	strhi	r2, [r8], -r0, lsl #12
    11c4:	07950000 	ldreq	r0, [r5, r0]
    11c8:	0e890000 	cdpeq	0, 8, cr0, cr9, cr0, {0}
    11cc:	01210000 	teqeq	r1, r0
    11d0:	ff090251 			; <UNDEFINED> instruction: 0xff090251
    11d4:	03500121 	cmpeq	r0, #1073741832	; 0x40000008
    11d8:	005001f3 	ldrsheq	r0, [r0], #-19	; 0xffffffed
    11dc:	00862426 	addeq	r2, r6, r6, lsr #8
    11e0:	00114b00 	andseq	r4, r1, r0, lsl #22
    11e4:	000eb800 	andeq	fp, lr, r0, lsl #16
    11e8:	53012100 	movwpl	r2, #4352	; 0x1100
    11ec:	21b00802 	lslscs	r0, r2, #16
    11f0:	03055201 	movweq	r5, #20993	; 0x5201
    11f4:	00009764 	andeq	r9, r0, r4, ror #14
    11f8:	05510121 	ldrbeq	r0, [r1, #-289]	; 0x121
    11fc:	0097b803 	addseq	fp, r7, r3, lsl #16
    1200:	50012100 	andpl	r2, r1, r0, lsl #2
    1204:	98080305 	stmdals	r8, {r0, r2, r8, r9}
    1208:	25000000 	strcs	r0, [r0, #-0]
    120c:	00008628 	andeq	r8, r0, r8, lsr #12
    1210:	00001161 	andeq	r1, r0, r1, ror #2
    1214:	00902b00 	addseq	r2, r0, r0, lsl #22
    1218:	0ed20000 	cdpeq	0, 13, cr0, cr2, cr0, {0}
    121c:	812c0000 	teqhi	ip, r0
    1220:	0c000000 	stceq	0, cr0, [r0], {-0}
    1224:	0ec20700 	cdpeq	7, 12, cr0, cr2, cr0, {0}
    1228:	5f120000 	svcpl	0x00120000
    122c:	01000002 	tsteq	r0, r2
    1230:	008634b4 			; <UNDEFINED> instruction: 0x008634b4
    1234:	00002c00 	andeq	r2, r0, r0, lsl #24
    1238:	1b9c0100 	blne	fe701640 <__bss_end__+0xfe6f78c8>
    123c:	1300000f 	movwne	r0, #15
    1240:	000001cf 	andeq	r0, r0, pc, asr #3
    1244:	0755b401 	ldrbeq	fp, [r5, -r1, lsl #8]
    1248:	0a2e0000 	beq	b81250 <__bss_end__+0xb774d8>
    124c:	6d140000 	ldcvs	0, cr0, [r4, #-0]
    1250:	01006773 	tsteq	r0, r3, ror r7
    1254:	000097b4 			; <UNDEFINED> instruction: 0x000097b4
    1258:	000a4c00 	andeq	r4, sl, r0, lsl #24
    125c:	864c2000 	strbhi	r2, [ip], -r0
    1260:	01760000 	cmneq	r6, r0
    1264:	01210000 	teqeq	r1, r0
    1268:	00750250 	rsbseq	r0, r5, r0, asr r2
    126c:	76240000 	strtvc	r0, [r4], -r0
    1270:	01000002 	tsteq	r0, r2
    1274:	000025bd 			; <UNDEFINED> instruction: 0x000025bd
    1278:	00866000 	addeq	r6, r6, r0
    127c:	00008000 	andeq	r8, r0, r0
    1280:	069c0100 	ldreq	r0, [ip], r0, lsl #2
    1284:	13000010 	movwne	r0, #16
    1288:	000001cf 	andeq	r0, r0, pc, asr #3
    128c:	0755bd01 	ldrbeq	fp, [r5, -r1, lsl #26]
    1290:	0a6a0000 	beq	1a81298 <__bss_end__+0x1a77520>
    1294:	662f0000 	strtvs	r0, [pc], -r0
    1298:	0100746d 	tsteq	r0, sp, ror #8
    129c:	000097bd 			; <UNDEFINED> instruction: 0x000097bd
    12a0:	74910200 	ldrvc	r0, [r1], #512	; 0x200
    12a4:	75621530 	strbvc	r1, [r2, #-1328]!	; 0x530
    12a8:	be010066 	cdplt	0, 0, cr0, cr1, cr6, {3}
    12ac:	00001006 	andeq	r1, r0, r6
    12b0:	7c9c9103 	ldfvcd	f1, [ip], {3}
    12b4:	00033218 	andeq	r3, r3, r8, lsl r2
    12b8:	06c00100 	strbeq	r0, [r0], r0, lsl #2
    12bc:	03000001 	movweq	r0, #1
    12c0:	167c9891 			; <UNDEFINED> instruction: 0x167c9891
    12c4:	01007a73 	tsteq	r0, r3, ror sl
    12c8:	000025c2 	andeq	r2, r0, r2, asr #11
    12cc:	000a9600 	andeq	r9, sl, r0, lsl #12
    12d0:	00e92a00 	rsceq	r2, r9, r0, lsl #20
    12d4:	10270000 	eorne	r0, r7, r0
    12d8:	03050000 	movweq	r0, #20480	; 0x5000
    12dc:	00009774 	andeq	r9, r0, r4, ror r7
    12e0:	00868826 	addeq	r8, r6, r6, lsr #16
    12e4:	00118a00 	andseq	r8, r1, r0, lsl #20
    12e8:	000fb600 	andeq	fp, pc, r0, lsl #12
    12ec:	53012100 	movwpl	r2, #4352	; 0x1100
    12f0:	21589102 	cmpcs	r8, r2, lsl #2
    12f4:	91035201 	tstls	r3, r1, lsl #4
    12f8:	01210654 	teqeq	r1, r4, asr r6
    12fc:	cc0a0351 	stcgt	3, cr0, [sl], {81}	; 0x51
    1300:	50012101 	andpl	r2, r1, r1, lsl #2
    1304:	7bfc9103 	blvc	fff25718 <__bss_end__+0xfff1b9a0>
    1308:	86ac2600 	strthi	r2, [ip], r0, lsl #12
    130c:	114b0000 	mrsne	r0, (UNDEF: 75)
    1310:	0fe50000 	svceq	0x00e50000
    1314:	01210000 	teqeq	r1, r0
    1318:	c4080253 	strgt	r0, [r8], #-595	; 0x253
    131c:	05520121 	ldrbeq	r0, [r2, #-289]	; 0x121
    1320:	00977403 	addseq	r7, r7, r3, lsl #8
    1324:	51012100 	mrspl	r2, (UNDEF: 17)
    1328:	97b80305 	ldrls	r0, [r8, r5, lsl #6]!
    132c:	01210000 	teqeq	r1, r0
    1330:	40030550 	andmi	r0, r3, r0, asr r5
    1334:	00000098 	muleq	r0, r8, r0
    1338:	0086b025 	addeq	fp, r6, r5, lsr #32
    133c:	00116100 	andseq	r6, r1, r0, lsl #2
    1340:	86bc2000 	ldrthi	r2, [ip], r0
    1344:	0ed70000 	cdpeq	0, 13, cr0, cr7, cr0, {0}
    1348:	01210000 	teqeq	r1, r0
    134c:	fc910351 	ldc2	3, cr0, [r1], {81}	; 0x51
    1350:	5001217b 	andpl	r2, r1, fp, ror r1
    1354:	00007502 	andeq	r7, r0, r2, lsl #10
    1358:	00902b00 	addseq	r2, r0, r0, lsl #22
    135c:	10170000 	andsne	r0, r7, r0
    1360:	81310000 	teqhi	r1, r0
    1364:	cb000000 	blgt	136c <_start-0x6c94>
    1368:	902b0001 	eorls	r0, fp, r1
    136c:	27000000 	strcs	r0, [r0, -r0]
    1370:	2c000010 	stccs	0, cr0, [r0], {16}
    1374:	00000081 	andeq	r0, r0, r1, lsl #1
    1378:	1707000e 	strne	r0, [r7, -lr]
    137c:	24000010 	strcs	r0, [r0], #-16
    1380:	000002f6 	strdeq	r0, [r0], -r6
    1384:	0025c901 	eoreq	ip, r5, r1, lsl #18
    1388:	86e00000 	strbthi	r0, [r0], r0
    138c:	00480000 	subeq	r0, r8, r0
    1390:	9c010000 	stcls	0, cr0, [r1], {-0}
    1394:	00001100 	andeq	r1, r0, r0, lsl #2
    1398:	01007514 	tsteq	r0, r4, lsl r5
    139c:	000755c9 	andeq	r5, r7, r9, asr #11
    13a0:	000ad500 	andeq	sp, sl, r0, lsl #10
    13a4:	75621400 	strbvc	r1, [r2, #-1024]!	; 0x400
    13a8:	c9010066 	stmdbgt	r1, {r1, r2, r5, r6}
    13ac:	00000c2c 	andeq	r0, r0, ip, lsr #24
    13b0:	00000af6 	strdeq	r0, [r0], -r6
    13b4:	0002c813 	andeq	ip, r2, r3, lsl r8
    13b8:	68c90100 	stmiavs	r9, {r8}^
    13bc:	17000000 	strne	r0, [r0, -r0]
    13c0:	1400000b 	strne	r0, [r0], #-11
    13c4:	00646e65 	rsbeq	r6, r4, r5, ror #28
    13c8:	004fc901 	subeq	ip, pc, r1, lsl #18
    13cc:	0b380000 	bleq	e013d4 <__bss_end__+0xdf765c>
    13d0:	72160000 	andsvc	r0, r6, #0
    13d4:	01007365 	tsteq	r0, r5, ror #6
    13d8:	000025ca 	andeq	r2, r0, sl, asr #11
    13dc:	000b5900 	andeq	r5, fp, r0, lsl #18
    13e0:	00e92a00 	rsceq	r2, r9, r0, lsl #20
    13e4:	11100000 	tstne	r0, r0
    13e8:	03050000 	movweq	r0, #20480	; 0x5000
    13ec:	00009784 	andeq	r9, r0, r4, lsl #15
    13f0:	0086f426 	addeq	pc, r6, r6, lsr #8
    13f4:	000b5100 	andeq	r5, fp, r0, lsl #2
    13f8:	0010c700 	andseq	ip, r0, r0, lsl #14
    13fc:	52012100 	andpl	r2, r1, #0, 2
    1400:	5201f303 	andpl	pc, r1, #201326592	; 0xc000000
    1404:	03510121 	cmpeq	r1, #1073741832	; 0x40000008
    1408:	215101f3 	ldrshcs	r0, [r1, #-19]	; 0xffffffed
    140c:	f3035001 	vhadd.u8	d5, d3, d1
    1410:	02215001 	eoreq	r5, r1, #1
    1414:	0902007d 	stmdbeq	r2, {r0, r2, r3, r4, r5, r6}
    1418:	102600ff 	strdne	r0, [r6], -pc	; <UNPREDICTABLE>
    141c:	4b000087 	blmi	1640 <_start-0x69c0>
    1420:	f6000011 			; <UNDEFINED> instruction: 0xf6000011
    1424:	21000010 	tstcs	r0, r0, lsl r0
    1428:	08025301 	stmdaeq	r2, {r0, r8, r9, ip, lr}
    142c:	520121cc 	andpl	r2, r1, #204, 2	; 0x33
    1430:	97840305 	strls	r0, [r4, r5, lsl #6]
    1434:	01210000 	teqeq	r1, r0
    1438:	b8030551 	stmdalt	r3, {r0, r4, r6, r8, sl}
    143c:	21000097 	swpcs	r0, r7, [r0]	; <UNPREDICTABLE>
    1440:	03055001 	movweq	r5, #20481	; 0x5001
    1444:	00009808 	andeq	r9, r0, r8, lsl #16
    1448:	87142500 	ldrhi	r2, [r4, -r0, lsl #10]
    144c:	11610000 	cmnne	r1, r0
    1450:	2b000000 	blcs	1458 <_start-0x6ba8>
    1454:	00000090 	muleq	r0, r0, r0
    1458:	00001110 	andeq	r1, r0, r0, lsl r1
    145c:	0000812c 	andeq	r8, r0, ip, lsr #2
    1460:	07001600 	streq	r1, [r0, -r0, lsl #12]
    1464:	00001100 	andeq	r1, r0, r0, lsl #2
    1468:	0002cf32 	andeq	ip, r2, r2, lsr pc
    146c:	2b210600 	blcs	842c74 <__bss_end__+0x838efc>
    1470:	33000011 	movwcc	r0, #17
    1474:	0000002c 	andeq	r0, r0, ip, lsr #32
    1478:	00002c33 	andeq	r2, r0, r3, lsr ip
    147c:	b5340000 	ldrlt	r0, [r4, #-0]!
    1480:	07000002 	streq	r0, [r0, -r2]
    1484:	00002c54 	andeq	r2, r0, r4, asr ip
    1488:	02853500 	addeq	r3, r5, #0, 10
    148c:	24060000 	strcs	r0, [r6], #-0
    1490:	00000025 	andeq	r0, r0, r5, lsr #32
    1494:	0000114b 	andeq	r1, r0, fp, asr #2
    1498:	00002c33 	andeq	r2, r0, r3, lsr ip
    149c:	6f350000 	svcvs	0x00350000
    14a0:	07000002 	streq	r0, [r0, -r2]
    14a4:	00002527 	andeq	r2, r0, r7, lsr #10
    14a8:	00116100 	andseq	r6, r1, r0, lsl #2
    14ac:	00973300 	addseq	r3, r7, r0, lsl #6
    14b0:	00300000 	eorseq	r0, r0, r0
    14b4:	0000bf36 	andeq	fp, r0, r6, lsr pc
    14b8:	32630700 	rsbcc	r0, r3, #0, 14
    14bc:	00000312 	andeq	r0, r0, r2, lsl r3
    14c0:	11791d06 	cmnne	r9, r6, lsl #26
    14c4:	2c330000 	ldccs	0, cr0, [r3], #-0
    14c8:	00000000 	andeq	r0, r0, r0
    14cc:	0002e732 	andeq	lr, r2, r2, lsr r7
    14d0:	8a1c0600 	bhi	702cd8 <__bss_end__+0x6f8f60>
    14d4:	33000011 	movwcc	r0, #17
    14d8:	0000002c 	andeq	r0, r0, ip, lsr #32
    14dc:	026c3700 	rsbeq	r3, ip, #0, 14
    14e0:	02080000 	andeq	r0, r8, #0
    14e4:	00000025 	andeq	r0, r0, r5, lsr #32
    14e8:	00008a33 	andeq	r8, r0, r3, lsr sl
    14ec:	00253300 	eoreq	r3, r5, r0, lsl #6
    14f0:	97330000 	ldrls	r0, [r3, -r0]!
    14f4:	33000000 	movwcc	r0, #0
    14f8:	00000106 	andeq	r0, r0, r6, lsl #2
    14fc:	01910000 	orrseq	r0, r1, r0
    1500:	00040000 	andeq	r0, r4, r0
    1504:	00000459 	andeq	r0, r0, r9, asr r4
    1508:	00290104 	eoreq	r0, r9, r4, lsl #2
    150c:	37010000 	strcc	r0, [r1, -r0]
    1510:	45000003 	strmi	r0, [r0, #-3]
    1514:	28000003 	stmdacs	r0, {r0, r1}
    1518:	58000087 	stmdapl	r0, {r0, r1, r2, r7}
    151c:	19000000 	stmdbne	r0, {}	; <UNPREDICTABLE>
    1520:	02000005 	andeq	r0, r0, #5
    1524:	000002a1 	andeq	r0, r0, r1, lsr #5
    1528:	00302802 	eorseq	r2, r0, r2, lsl #16
    152c:	18030000 	stmdane	r3, {}	; <UNPREDICTABLE>
    1530:	04000002 	streq	r0, [r0], #-2
    1534:	00470003 	subeq	r0, r7, r3
    1538:	0d040000 	stceq	0, cr0, [r4, #-0]
    153c:	47000003 	strmi	r0, [r0, -r3]
    1540:	00000000 	andeq	r0, r0, r0
    1544:	02040500 	andeq	r0, r4, #0, 10
    1548:	0000021a 	andeq	r0, r0, sl, lsl r2
    154c:	00256202 	eoreq	r6, r5, r2, lsl #4
    1550:	04060000 	streq	r0, [r6], #-0
    1554:	746e6905 	strbtvc	r6, [lr], #-2309	; 0x905
    1558:	07040700 	streq	r0, [r4, -r0, lsl #14]
    155c:	00000100 	andeq	r0, r0, r0, lsl #2
    1560:	aa060107 	bge	181984 <__bss_end__+0x177c0c>
    1564:	07000000 	streq	r0, [r0, -r0]
    1568:	01310502 	teqeq	r1, r2, lsl #10
    156c:	04070000 	streq	r0, [r7], #-0
    1570:	00012805 	andeq	r2, r1, r5, lsl #16
    1574:	05080700 	streq	r0, [r8, #-1792]	; 0x700
    1578:	00000123 	andeq	r0, r0, r3, lsr #2
    157c:	a8080107 	stmdage	r8, {r0, r1, r2, r8}
    1580:	07000000 	streq	r0, [r0, -r0]
    1584:	00cc0702 	sbceq	r0, ip, r2, lsl #14
    1588:	04070000 	streq	r0, [r7], #-0
    158c:	0000fb07 	andeq	pc, r0, r7, lsl #22
    1590:	07080700 	streq	r0, [r8, -r0, lsl #14]
    1594:	000000f6 	strdeq	r0, [r0], -r6
    1598:	1a070407 	bne	1c25bc <__bss_end__+0x1b8844>
    159c:	08000001 	stmdaeq	r0, {r0}
    15a0:	0000a704 	andeq	sl, r0, r4, lsl #14
    15a4:	08010700 	stmdaeq	r1, {r8, r9, sl}
    15a8:	000000b1 	strheq	r0, [r0], -r1
    15ac:	00b40408 	adcseq	r0, r4, r8, lsl #8
    15b0:	a7090000 	strge	r0, [r9, -r0]
    15b4:	0a000000 	beq	15bc <_start-0x6a44>
    15b8:	0000026f 	andeq	r0, r0, pc, ror #4
    15bc:	00540601 	subseq	r0, r4, r1, lsl #12
    15c0:	87280000 	strhi	r0, [r8, -r0]!
    15c4:	00580000 	subseq	r0, r8, r0
    15c8:	9c010000 	stcls	0, cr0, [r1], {-0}
    15cc:	00000143 	andeq	r0, r0, r3, asr #2
    15d0:	746d660b 	strbtvc	r6, [sp], #-1547	; 0x60b
    15d4:	ae060100 	adfges	f0, f6, f0
    15d8:	02000000 	andeq	r0, r0, #0
    15dc:	0d0c7091 	stceq	0, cr7, [ip, #-580]	; 0xfffffdbc
    15e0:	00667562 	rsbeq	r7, r6, r2, ror #10
    15e4:	01430801 	cmpeq	r3, r1, lsl #16
    15e8:	03050000 	movweq	r0, #20480	; 0x5000
    15ec:	00009974 	andeq	r9, r0, r4, ror r9
    15f0:	0003320e 	andeq	r3, r3, lr, lsl #4
    15f4:	49090100 	stmdbmi	r9, {r8}
    15f8:	02000000 	andeq	r0, r0, #0
    15fc:	730f5c91 	movwvc	r5, #64657	; 0xfc91
    1600:	0c01007a 	stceq	0, cr0, [r1], {122}	; 0x7a
    1604:	00000054 	andeq	r0, r0, r4, asr r0
    1608:	00000b77 	andeq	r0, r0, r7, ror fp
    160c:	00875010 	addeq	r5, r7, r0, lsl r0
    1610:	00017400 	andeq	r7, r1, r0, lsl #8
    1614:	00013600 	andeq	r3, r1, r0, lsl #12
    1618:	53011100 	movwpl	r1, #4352	; 0x1100
    161c:	114c9102 	cmpne	ip, r2, lsl #2
    1620:	91035201 	tstls	r3, r1, lsl #4
    1624:	01110648 	tsteq	r1, r8, asr #12
    1628:	000a0351 	andeq	r0, sl, r1, asr r3
    162c:	50011104 	andpl	r1, r1, r4, lsl #2
    1630:	00007402 	andeq	r7, r0, r2, lsl #8
    1634:	00876412 	addeq	r6, r7, r2, lsl r4
    1638:	50011100 	andpl	r1, r1, r0, lsl #2
    163c:	00007402 	andeq	r7, r0, r2, lsl #8
    1640:	00a71300 	adceq	r1, r7, r0, lsl #6
    1644:	01540000 	cmpeq	r4, r0
    1648:	9a140000 	bls	501650 <__bss_end__+0x4f78d8>
    164c:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    1650:	54150003 	ldrpl	r0, [r5], #-3
    1654:	63000000 	movwvs	r0, #0
    1658:	16000001 	strne	r0, [r0], -r1
    165c:	000000ae 	andeq	r0, r0, lr, lsr #1
    1660:	039e1700 	orrseq	r1, lr, #0, 14
    1664:	20040000 	andcs	r0, r4, r0
    1668:	0000016e 	andeq	r0, r0, lr, ror #2
    166c:	01540408 	cmpeq	r4, r8, lsl #8
    1670:	6c180000 	ldcvs	0, cr0, [r8], {-0}
    1674:	05000002 	streq	r0, [r0, #-2]
    1678:	00005402 	andeq	r5, r0, r2, lsl #8
    167c:	00a11600 	adceq	r1, r1, r0, lsl #12
    1680:	54160000 	ldrpl	r0, [r6], #-0
    1684:	16000000 	strne	r0, [r0], -r0
    1688:	000000ae 	andeq	r0, r0, lr, lsr #1
    168c:	00004916 	andeq	r4, r0, r6, lsl r9
    1690:	ee000000 	cdp	0, 0, cr0, cr0, cr0, {0}
    1694:	04000000 	streq	r0, [r0], #-0
    1698:	00058a00 	andeq	r8, r5, r0, lsl #20
    169c:	29010400 	stmdbcs	r1, {sl}
    16a0:	01000000 	mrseq	r0, (UNDEF: 0)
    16a4:	00000389 	andeq	r0, r0, r9, lsl #7
    16a8:	00000345 	andeq	r0, r0, r5, asr #6
    16ac:	00008780 	andeq	r8, r0, r0, lsl #15
    16b0:	00000034 	andeq	r0, r0, r4, lsr r0
    16b4:	0000061f 	andeq	r0, r0, pc, lsl r6
    16b8:	69050402 	stmdbvs	r5, {r1, sl}
    16bc:	0300746e 	movweq	r7, #1134	; 0x46e
    16c0:	01000704 	tsteq	r0, r4, lsl #14
    16c4:	01030000 	mrseq	r0, (UNDEF: 3)
    16c8:	0000aa06 	andeq	sl, r0, r6, lsl #20
    16cc:	05020300 	streq	r0, [r2, #-768]	; 0x300
    16d0:	00000131 	andeq	r0, r0, r1, lsr r1
    16d4:	28050403 	stmdacs	r5, {r0, r1, sl}
    16d8:	03000001 	movweq	r0, #1
    16dc:	01230508 	teqeq	r3, r8, lsl #10
    16e0:	01030000 	mrseq	r0, (UNDEF: 3)
    16e4:	0000a808 	andeq	sl, r0, r8, lsl #16
    16e8:	07020300 	streq	r0, [r2, -r0, lsl #6]
    16ec:	000000cc 	andeq	r0, r0, ip, asr #1
    16f0:	fb070403 	blx	1c2706 <__bss_end__+0x1b898e>
    16f4:	03000000 	movweq	r0, #0
    16f8:	00f60708 	rscseq	r0, r6, r8, lsl #14
    16fc:	04030000 	streq	r0, [r3], #-0
    1700:	00011a07 	andeq	r1, r1, r7, lsl #20
    1704:	08010300 	stmdaeq	r1, {r8, r9}
    1708:	000000b1 	strheq	r0, [r0], -r1
    170c:	007f0404 	rsbseq	r0, pc, r4, lsl #8
    1710:	72050000 	andvc	r0, r5, #0
    1714:	06000000 	streq	r0, [r0], -r0
    1718:	00000395 	muleq	r0, r5, r3
    171c:	00250401 	eoreq	r0, r5, r1, lsl #8
    1720:	87800000 	strhi	r0, [r0, r0]
    1724:	00340000 	eorseq	r0, r4, r0
    1728:	9c010000 	stcls	0, cr0, [r1], {-0}
    172c:	000000ab 	andeq	r0, r0, fp, lsr #1
    1730:	01007007 	tsteq	r0, r7
    1734:	00007904 	andeq	r7, r0, r4, lsl #18
    1738:	000ba000 	andeq	sl, fp, r0
    173c:	25080000 	strcs	r0, [r8, #-0]
    1740:	ba000000 	blt	1748 <_start-0x68b8>
    1744:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
    1748:	00000025 	andeq	r0, r0, r5, lsr #32
    174c:	03a30a00 			; <UNDEFINED> instruction: 0x03a30a00
    1750:	1d020000 	stcne	0, cr0, [r2, #-0]
    1754:	000000c5 	andeq	r0, r0, r5, asr #1
    1758:	00ab0404 	adceq	r0, fp, r4, lsl #8
    175c:	25080000 	strcs	r0, [r8, #-0]
    1760:	da000000 	ble	1768 <_start-0x6898>
    1764:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
    1768:	00000079 	andeq	r0, r0, r9, ror r0
    176c:	039e0b00 	orrseq	r0, lr, #0, 22
    1770:	0c010000 	stceq	0, cr0, [r1], {-0}
    1774:	000000eb 	andeq	r0, r0, fp, ror #1
    1778:	95c40305 	strbls	r0, [r4, #773]	; 0x305
    177c:	04040000 	streq	r0, [r4], #-0
    1780:	000000cb 	andeq	r0, r0, fp, asr #1
    1784:	0000be00 	andeq	fp, r0, r0, lsl #28
    1788:	23000400 	movwcs	r0, #1024	; 0x400
    178c:	04000006 	streq	r0, [r0], #-6
    1790:	00002901 	andeq	r2, r0, r1, lsl #18
    1794:	03af0100 			; <UNDEFINED> instruction: 0x03af0100
    1798:	03450000 	movteq	r0, #20480	; 0x5000
    179c:	87b40000 	ldrhi	r0, [r4, r0]!
    17a0:	00200000 	eoreq	r0, r0, r0
    17a4:	06b90000 	ldrteq	r0, [r9], r0
    17a8:	01020000 	mrseq	r0, (UNDEF: 2)
    17ac:	0000aa06 	andeq	sl, r0, r6, lsl #20
    17b0:	08010200 	stmdaeq	r1, {r9}
    17b4:	000000a8 	andeq	r0, r0, r8, lsr #1
    17b8:	31050202 	tstcc	r5, r2, lsl #4
    17bc:	02000001 	andeq	r0, r0, #1
    17c0:	00cc0702 	sbceq	r0, ip, r2, lsl #14
    17c4:	04030000 	streq	r0, [r3], #-0
    17c8:	746e6905 	strbtvc	r6, [lr], #-2309	; 0x905
    17cc:	07040200 	streq	r0, [r4, -r0, lsl #4]
    17d0:	00000100 	andeq	r0, r0, r0, lsl #2
    17d4:	23050802 	movwcs	r0, #22530	; 0x5802
    17d8:	02000001 	andeq	r0, r0, #1
    17dc:	00f60708 	rscseq	r0, r6, r8, lsl #14
    17e0:	04020000 	streq	r0, [r2], #-0
    17e4:	00012805 	andeq	r2, r1, r5, lsl #16
    17e8:	07040200 	streq	r0, [r4, -r0, lsl #4]
    17ec:	0000011a 	andeq	r0, r0, sl, lsl r1
    17f0:	fb070402 	blx	1c2802 <__bss_end__+0x1b8a8a>
    17f4:	02000000 	andeq	r0, r0, #0
    17f8:	00b10801 	adcseq	r0, r1, r1, lsl #16
    17fc:	04040000 	streq	r0, [r4], #-0
    1800:	0000007f 	andeq	r0, r0, pc, ror r0
    1804:	00007205 	andeq	r7, r0, r5, lsl #4
    1808:	000e0600 	andeq	r0, lr, r0, lsl #12
    180c:	d4020000 	strle	r0, [r2], #-0
    1810:	00000048 	andeq	r0, r0, r8, asr #32
    1814:	00016607 	andeq	r6, r1, r7, lsl #12
    1818:	84230300 	strthi	r0, [r3], #-768	; 0x300
    181c:	b4000000 	strlt	r0, [r0], #-0
    1820:	20000087 	andcs	r0, r0, r7, lsl #1
    1824:	01000000 	mrseq	r0, (UNDEF: 0)
    1828:	0070089c 			; <UNDEFINED> instruction: 0x0070089c
    182c:	00790301 	rsbseq	r0, r9, r1, lsl #6
    1830:	0bbe0000 	bleq	fef81838 <__bss_end__+0xfef77ac0>
    1834:	72090000 	andvc	r0, r9, #0
    1838:	01007465 	tsteq	r0, r5, ror #8
    183c:	00008404 	andeq	r8, r0, r4, lsl #8
    1840:	000bdf00 	andeq	sp, fp, r0, lsl #30
    1844:	54000000 	strpl	r0, [r0], #-0
    1848:	04000006 	streq	r0, [r0], #-6
    184c:	0006a200 	andeq	sl, r6, r0, lsl #4
    1850:	29010400 	stmdbcs	r1, {sl}
    1854:	01000000 	mrseq	r0, (UNDEF: 0)
    1858:	000003e9 	andeq	r0, r0, r9, ror #7
    185c:	00000345 	andeq	r0, r0, r5, asr #6
    1860:	000087d4 	ldrdeq	r8, [r0], -r4
    1864:	000004f0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    1868:	000007ae 	andeq	r0, r0, lr, lsr #15
    186c:	69050402 	stmdbvs	r5, {r1, sl}
    1870:	0300746e 	movweq	r7, #1134	; 0x46e
    1874:	01000704 	tsteq	r0, r4, lsl #14
    1878:	01030000 	mrseq	r0, (UNDEF: 3)
    187c:	0000aa06 	andeq	sl, r0, r6, lsl #20
    1880:	05020300 	streq	r0, [r2, #-768]	; 0x300
    1884:	00000131 	andeq	r0, r0, r1, lsr r1
    1888:	28050403 	stmdacs	r5, {r0, r1, sl}
    188c:	03000001 	movweq	r0, #1
    1890:	01230508 	teqeq	r3, r8, lsl #10
    1894:	01030000 	mrseq	r0, (UNDEF: 3)
    1898:	0000a808 	andeq	sl, r0, r8, lsl #16
    189c:	07020300 	streq	r0, [r2, -r0, lsl #6]
    18a0:	000000cc 	andeq	r0, r0, ip, asr #1
    18a4:	fb070403 	blx	1c28ba <__bss_end__+0x1b8b42>
    18a8:	03000000 	movweq	r0, #0
    18ac:	00f60708 	rscseq	r0, r6, r8, lsl #14
    18b0:	04030000 	streq	r0, [r3], #-0
    18b4:	00011a07 	andeq	r1, r1, r7, lsl #20
    18b8:	05040400 	streq	r0, [r4, #-1024]	; 0x400
    18bc:	00007a04 	andeq	r7, r0, r4, lsl #20
    18c0:	08010300 	stmdaeq	r1, {r8, r9}
    18c4:	000000b1 	strheq	r0, [r0], -r1
    18c8:	00870405 	addeq	r0, r7, r5, lsl #8
    18cc:	7a060000 	bvc	1818d4 <__bss_end__+0x177b5c>
    18d0:	07000000 	streq	r0, [r0, -r0]
    18d4:	000002a1 	andeq	r0, r0, r1, lsr #5
    18d8:	00972802 	addseq	r2, r7, r2, lsl #16
    18dc:	18080000 	stmdane	r8, {}	; <UNPREDICTABLE>
    18e0:	04000002 	streq	r0, [r0], #-2
    18e4:	00ae0004 	adceq	r0, lr, r4
    18e8:	0d090000 	stceq	0, cr0, [r9, #-0]
    18ec:	72000003 	andvc	r0, r0, #3
    18f0:	00000000 	andeq	r0, r0, r0
    18f4:	021a0700 	andseq	r0, sl, #0, 14
    18f8:	62020000 	andvs	r0, r2, #0
    18fc:	0000008c 	andeq	r0, r0, ip, lsl #1
    1900:	0003cb0a 	andeq	ip, r3, sl, lsl #22
    1904:	25270100 	strcs	r0, [r7, #-256]!	; 0x100
    1908:	d4000000 	strle	r0, [r0], #-0
    190c:	14000087 	strne	r0, [r0], #-135	; 0x87
    1910:	01000000 	mrseq	r0, (UNDEF: 0)
    1914:	0000e09c 	muleq	r0, ip, r0
    1918:	00630b00 	rsbeq	r0, r3, r0, lsl #22
    191c:	00252701 	eoreq	r2, r5, r1, lsl #14
    1920:	0bfe0000 	bleq	fff81928 <__bss_end__+0xfff77bb0>
    1924:	0c000000 	stceq	0, cr0, [r0], {-0}
    1928:	00646170 	rsbeq	r6, r4, r0, ror r1
    192c:	00742e01 	rsbseq	r2, r4, r1, lsl #28
    1930:	87e80000 	strbhi	r0, [r8, r0]!
    1934:	002c0000 	eoreq	r0, ip, r0
    1938:	9c010000 	stcls	0, cr0, [r1], {-0}
    193c:	00000130 	andeq	r0, r0, r0, lsr r1
    1940:	0100700b 	tsteq	r0, fp
    1944:	0000742e 	andeq	r7, r0, lr, lsr #8
    1948:	000c2c00 	andeq	r2, ip, r0, lsl #24
    194c:	03db0d00 	bicseq	r0, fp, #0, 26
    1950:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
    1954:	00000074 	andeq	r0, r0, r4, ror r0
    1958:	00000c57 	andeq	r0, r0, r7, asr ip
    195c:	0004090e 	andeq	r0, r4, lr, lsl #18
    1960:	252e0100 	strcs	r0, [lr, #-256]!	; 0x100
    1964:	01000000 	mrseq	r0, (UNDEF: 0)
    1968:	656c0f52 	strbvs	r0, [ip, #-3922]!	; 0xf52
    196c:	2f01006e 	svccs	0x0001006e
    1970:	00000025 	andeq	r0, r0, r5, lsr #32
    1974:	0a005101 	beq	15d80 <__bss_end__+0xc008>
    1978:	000003c3 	andeq	r0, r0, r3, asr #7
    197c:	00743701 	rsbseq	r3, r4, r1, lsl #14
    1980:	88140000 	ldmdahi	r4, {}	; <UNPREDICTABLE>
    1984:	00400000 	subeq	r0, r0, r0
    1988:	9c010000 	stcls	0, cr0, [r1], {-0}
    198c:	0000019c 	muleq	r0, ip, r1
    1990:	7473640b 	ldrbtvc	r6, [r3], #-1035	; 0x40b
    1994:	74370100 	ldrtvc	r0, [r7], #-256	; 0x100
    1998:	78000000 	stmdavc	r0, {}	; <UNPREDICTABLE>
    199c:	0b00000c 	bleq	19d4 <_start-0x662c>
    19a0:	3701006e 	strcc	r0, [r1, -lr, rrx]
    19a4:	00000025 	andeq	r0, r0, r5, lsr #32
    19a8:	00000cb0 			; <UNDEFINED> instruction: 0x00000cb0
    19ac:	0100700b 	tsteq	r0, fp
    19b0:	00007437 	andeq	r7, r0, r7, lsr r4
    19b4:	000cd100 	andeq	sp, ip, r0, lsl #2
    19b8:	049a0d00 	ldreq	r0, [sl], #3328	; 0xd00
    19bc:	37010000 	strcc	r0, [r1, -r0]
    19c0:	00000074 	andeq	r0, r0, r4, ror r0
    19c4:	00000d07 	andeq	r0, r0, r7, lsl #26
    19c8:	6e656c10 	mcrvs	12, 3, r6, cr5, cr0, {0}
    19cc:	25390100 	ldrcs	r0, [r9, #-256]!	; 0x100
    19d0:	25000000 	strcs	r0, [r0, #-0]
    19d4:	0f00000d 	svceq	0x0000000d
    19d8:	3d010073 	stccc	0, cr0, [r1, #-460]	; 0xfffffe34
    19dc:	00000074 	andeq	r0, r0, r4, ror r0
    19e0:	0a005001 	beq	159ec <__bss_end__+0xbc74>
    19e4:	00000417 	andeq	r0, r0, r7, lsl r4
    19e8:	00744701 	rsbseq	r4, r4, r1, lsl #14
    19ec:	88540000 	ldmdahi	r4, {}^	; <UNPREDICTABLE>
    19f0:	01980000 	orrseq	r0, r8, r0
    19f4:	9c010000 	stcls	0, cr0, [r1], {-0}
    19f8:	000002ca 	andeq	r0, r0, sl, asr #5
    19fc:	0003db0d 	andeq	sp, r3, sp, lsl #22
    1a00:	2c470100 	stfcse	f0, [r7], {-0}
    1a04:	4c000000 	stcmi	0, cr0, [r0], {-0}
    1a08:	0b00000d 	bleq	1a44 <_start-0x65bc>
    1a0c:	00747364 	rsbseq	r7, r4, r4, ror #6
    1a10:	00744701 	rsbseq	r4, r4, r1, lsl #14
    1a14:	0d7a0000 	ldcleq	0, cr0, [sl, #-0]
    1a18:	6e0b0000 	cdpvs	0, 0, cr0, cr11, cr0, {0}
    1a1c:	25470100 	strbcs	r0, [r7, #-256]	; 0x100
    1a20:	e8000000 	stmda	r0, {}	; <UNPREDICTABLE>
    1a24:	0b00000d 	bleq	1a60 <_start-0x65a0>
    1a28:	006c6176 	rsbeq	r6, ip, r6, ror r1
    1a2c:	00254701 	eoreq	r4, r5, r1, lsl #14
    1a30:	0e140000 	cdpeq	0, 1, cr0, cr4, cr0, {0}
    1a34:	090d0000 	stmdbeq	sp, {}	; <UNPREDICTABLE>
    1a38:	01000004 	tsteq	r0, r4
    1a3c:	00002547 	andeq	r2, r0, r7, asr #10
    1a40:	000e9e00 	andeq	r9, lr, r0, lsl #28
    1a44:	03e00e00 	mvneq	r0, #0, 28
    1a48:	47010000 	strmi	r0, [r1, -r0]
    1a4c:	00000025 	andeq	r0, r0, r5, lsr #32
    1a50:	0f049102 	svceq	0x00049102
    1a54:	00667562 	rsbeq	r7, r6, r2, ror #10
    1a58:	02ca4c01 	sbceq	r4, sl, #256	; 0x100
    1a5c:	91030000 	mrsls	r0, (UNDEF: 3)
    1a60:	70107fa8 	andsvc	r7, r0, r8, lsr #31
    1a64:	744c0100 	strbvc	r0, [ip], #-256	; 0x100
    1a68:	c8000000 	stmdagt	r0, {}	; <UNPREDICTABLE>
    1a6c:	1000000e 	andne	r0, r0, lr
    1a70:	4d010075 	stcmi	0, cr0, [r1, #-468]	; 0xfffffe2c
    1a74:	0000002c 	andeq	r0, r0, ip, lsr #32
    1a78:	00000f6d 	andeq	r0, r0, sp, ror #30
    1a7c:	0000e911 	andeq	lr, r0, r1, lsl r9
    1a80:	0002ea00 	andeq	lr, r2, r0, lsl #20
    1a84:	64030500 	strvs	r0, [r3], #-1280	; 0x500
    1a88:	12000098 	andne	r0, r0, #152	; 0x98
    1a8c:	000088c0 	andeq	r8, r0, r0, asr #17
    1a90:	00000074 	andeq	r0, r0, r4, ror r0
    1a94:	00000261 	andeq	r0, r0, r1, ror #4
    1a98:	0003bd13 	andeq	fp, r3, r3, lsl sp
    1a9c:	2c520100 	ldfcse	f0, [r2], {-0}
    1aa0:	7d000000 	stcvc	0, cr0, [r0, #-0]
    1aa4:	00000010 	andeq	r0, r0, r0, lsl r0
    1aa8:	0089a414 	addeq	sl, r9, r4, lsl r4
    1aac:	00063a00 	andeq	r3, r6, r0, lsl #20
    1ab0:	00029000 	andeq	r9, r2, r0
    1ab4:	53011500 	movwpl	r1, #5376	; 0x1500
    1ab8:	15750802 	ldrbne	r0, [r5, #-2050]!	; 0x802
    1abc:	03055201 	movweq	r5, #20993	; 0x5201
    1ac0:	00009864 	andeq	r9, r0, r4, ror #16
    1ac4:	05510115 	ldrbeq	r0, [r1, #-277]	; 0x115
    1ac8:	00989c03 	addseq	r9, r8, r3, lsl #24
    1acc:	50011500 	andpl	r1, r1, r0, lsl #10
    1ad0:	98880305 	stmls	r8, {r0, r2, r8, r9}
    1ad4:	16000000 	strne	r0, [r0], -r0
    1ad8:	000089a8 	andeq	r8, r0, r8, lsr #19
    1adc:	00000650 	andeq	r0, r0, r0, asr r6
    1ae0:	0089b414 	addeq	fp, r9, r4, lsl r4
    1ae4:	0000e000 	andeq	lr, r0, r0
    1ae8:	0002ad00 	andeq	sl, r2, r0, lsl #26
    1aec:	51011500 	tstpl	r1, r0, lsl #10
    1af0:	00007d02 	andeq	r7, r0, r2, lsl #26
    1af4:	0089c817 	addeq	ip, r9, r7, lsl r8
    1af8:	00013000 	andeq	r3, r1, r0
    1afc:	53011500 	movwpl	r1, #5376	; 0x1500
    1b00:	15007d02 	strne	r7, [r0, #-3330]	; 0xd02
    1b04:	74025101 	strvc	r5, [r2], #-257	; 0x101
    1b08:	50011500 	andpl	r1, r1, r0, lsl #10
    1b0c:	00007502 	andeq	r7, r0, r2, lsl #10
    1b10:	007a1800 	rsbseq	r1, sl, r0, lsl #16
    1b14:	02da0000 	sbcseq	r0, sl, #0
    1b18:	6b190000 	blvs	641b20 <__bss_end__+0x637da8>
    1b1c:	3f000000 	svccc	0x00000000
    1b20:	007a1800 	rsbseq	r1, sl, r0, lsl #16
    1b24:	02ea0000 	rsceq	r0, sl, #0
    1b28:	6b190000 	blvs	641b30 <__bss_end__+0x637db8>
    1b2c:	04000000 	streq	r0, [r0], #-0
    1b30:	02da0600 	sbcseq	r0, sl, #0, 12
    1b34:	fa1a0000 	blx	681b3c <__bss_end__+0x677dc4>
    1b38:	01000003 	tsteq	r0, r3
    1b3c:	0089ec1f 	addeq	lr, r9, pc, lsl ip
    1b40:	00005000 	andeq	r5, r0, r0
    1b44:	6a9c0100 	bvs	fe701f4c <__bss_end__+0xfe6f81d4>
    1b48:	0d000003 	stceq	0, cr0, [r0, #-12]
    1b4c:	0000040f 	andeq	r0, r0, pc, lsl #8
    1b50:	03791f01 	cmneq	r9, #1, 30
    1b54:	10a90000 	adcne	r0, r9, r0
    1b58:	d30d0000 	movwle	r0, #53248	; 0xd000
    1b5c:	01000003 	tsteq	r0, r3
    1b60:	00038e1f 	andeq	r8, r3, pc, lsl lr
    1b64:	0010d500 	andseq	sp, r0, r0, lsl #10
    1b68:	00e91100 	rsceq	r1, r9, r0, lsl #2
    1b6c:	03a40000 			; <UNDEFINED> instruction: 0x03a40000
    1b70:	03050000 	movweq	r0, #20480	; 0x5000
    1b74:	0000986c 	andeq	r9, r0, ip, ror #16
    1b78:	008a0c14 	addeq	r0, sl, r4, lsl ip
    1b7c:	00063a00 	andeq	r3, r6, r0, lsl #20
    1b80:	00036000 	andeq	r6, r3, r0
    1b84:	53011500 	movwpl	r1, #5376	; 0x1500
    1b88:	15200802 	strne	r0, [r0, #-2050]!	; 0x802
    1b8c:	03055201 	movweq	r5, #20993	; 0x5201
    1b90:	0000986c 	andeq	r9, r0, ip, ror #16
    1b94:	05510115 	ldrbeq	r0, [r1, #-277]	; 0x115
    1b98:	00989c03 	addseq	r9, r8, r3, lsl #24
    1b9c:	50011500 	andpl	r1, r1, r0, lsl #10
    1ba0:	98d40305 	ldmls	r4, {r0, r2, r8, r9}^
    1ba4:	16000000 	strne	r0, [r0], -r0
    1ba8:	00008a10 	andeq	r8, r0, r0, lsl sl
    1bac:	00000650 	andeq	r0, r0, r0, asr r6
    1bb0:	00251b00 	eoreq	r1, r5, r0, lsl #22
    1bb4:	03790000 	cmneq	r9, #0
    1bb8:	251c0000 	ldrcs	r0, [ip, #-0]
    1bbc:	00000000 	andeq	r0, r0, r0
    1bc0:	036a0405 	cmneq	sl, #83886080	; 0x5000000
    1bc4:	251b0000 	ldrcs	r0, [fp, #-0]
    1bc8:	8e000000 	cdphi	0, 0, cr0, cr0, cr0, {0}
    1bcc:	1c000003 	stcne	0, cr0, [r0], {3}
    1bd0:	00000081 	andeq	r0, r0, r1, lsl #1
    1bd4:	7f040500 	svcvc	0x00040500
    1bd8:	18000003 	stmdane	r0, {r0, r1}
    1bdc:	0000007a 	andeq	r0, r0, sl, ror r0
    1be0:	000003a4 	andeq	r0, r0, r4, lsr #7
    1be4:	00006b19 	andeq	r6, r0, r9, lsl fp
    1be8:	06000e00 	streq	r0, [r0], -r0, lsl #28
    1bec:	00000394 	muleq	r0, r4, r3
    1bf0:	00026c1d 	andeq	r6, r2, sp, lsl ip
    1bf4:	257d0100 	ldrbcs	r0, [sp, #-256]!	; 0x100
    1bf8:	3c000000 	stccc	0, cr0, [r0], {-0}
    1bfc:	8800008a 	stmdahi	r0, {r1, r3, r7}
    1c00:	01000002 	tsteq	r0, r2
    1c04:	0005ff9c 	muleq	r5, ip, pc	; <UNPREDICTABLE>
    1c08:	75620b00 	strbvc	r0, [r2, #-2816]!	; 0xb00
    1c0c:	7d010066 	stcvc	0, cr0, [r1, #-408]	; 0xfffffe68
    1c10:	00000074 	andeq	r0, r0, r4, ror r0
    1c14:	00001101 	andeq	r1, r0, r1, lsl #2
    1c18:	01006e0b 	tsteq	r0, fp, lsl #28
    1c1c:	0000257d 	andeq	r2, r0, sp, ror r5
    1c20:	00112d00 	andseq	r2, r1, r0, lsl #26
    1c24:	6d660b00 	vstmdbvs	r6!, {d16-d15}
    1c28:	7d010074 	stcvc	0, cr0, [r1, #-464]	; 0xfffffe30
    1c2c:	00000081 	andeq	r0, r0, r1, lsl #1
    1c30:	0000115b 	andeq	r1, r0, fp, asr r1
    1c34:	0003320d 	andeq	r3, r3, sp, lsl #4
    1c38:	ae7d0100 	rpwgee	f0, f5, f0
    1c3c:	8f000000 	svchi	0x00000000
    1c40:	10000011 	andne	r0, r0, r1, lsl r0
    1c44:	7e010070 	mcrvc	0, 0, r0, cr1, cr0, {3}
    1c48:	00000074 	andeq	r0, r0, r4, ror r0
    1c4c:	000011a2 	andeq	r1, r0, r2, lsr #3
    1c50:	01006510 	tsteq	r0, r0, lsl r5
    1c54:	0000747e 	andeq	r7, r0, lr, ror r4
    1c58:	00122000 	andseq	r2, r2, r0
    1c5c:	00e91100 	rsceq	r1, r9, r0, lsl #2
    1c60:	060f0000 	streq	r0, [pc], -r0
    1c64:	03050000 	movweq	r0, #20480	; 0x5000
    1c68:	0000987c 	andeq	r9, r0, ip, ror r8
    1c6c:	008a901e 	addeq	r9, sl, lr, lsl r0
    1c70:	0001f400 	andeq	pc, r1, r0, lsl #8
    1c74:	00731000 	rsbseq	r1, r3, r0
    1c78:	00748b01 	rsbseq	r8, r4, r1, lsl #22
    1c7c:	12470000 	subne	r0, r7, #0
    1c80:	6e0f0000 	cdpvs	0, 0, cr0, cr15, cr0, {0}
    1c84:	01006d75 	tsteq	r0, r5, ror sp
    1c88:	0006148b 	andeq	r1, r6, fp, lsl #9
    1c8c:	d8910300 	ldmle	r1, {r8, r9}
    1c90:	0409137e 	streq	r1, [r9], #-894	; 0x37e
    1c94:	8c010000 	stchi	0, cr0, [r1], {-0}
    1c98:	0000002c 	andeq	r0, r0, ip, lsr #32
    1c9c:	0000129c 	muleq	r0, ip, r2
    1ca0:	008ac014 	addeq	ip, sl, r4, lsl r0
    1ca4:	0000b900 	andeq	fp, r0, r0, lsl #18
    1ca8:	00046d00 	andeq	r6, r4, r0, lsl #26
    1cac:	50011500 	andpl	r1, r1, r0, lsl #10
    1cb0:	00007502 	andeq	r7, r0, r2, lsl #10
    1cb4:	008ae414 	addeq	lr, sl, r4, lsl r4
    1cb8:	00063a00 	andeq	r3, r6, r0, lsl #20
    1cbc:	00049c00 	andeq	r9, r4, r0, lsl #24
    1cc0:	53011500 	movwpl	r1, #5376	; 0x1500
    1cc4:	15920802 	ldrne	r0, [r2, #2050]	; 0x802
    1cc8:	03055201 	movweq	r5, #20993	; 0x5201
    1ccc:	0000987c 	andeq	r9, r0, ip, ror r8
    1cd0:	05510115 	ldrbeq	r0, [r1, #-277]	; 0x115
    1cd4:	00989c03 	addseq	r9, r8, r3, lsl #24
    1cd8:	50011500 	andpl	r1, r1, r0, lsl #10
    1cdc:	98ec0305 	stmials	ip!, {r0, r2, r8, r9}^
    1ce0:	16000000 	strne	r0, [r0], -r0
    1ce4:	00008ae8 	andeq	r8, r0, r8, ror #21
    1ce8:	00000650 	andeq	r0, r0, r0, asr r6
    1cec:	008b6814 	addeq	r6, fp, r4, lsl r8
    1cf0:	00063a00 	andeq	r3, r6, r0, lsl #20
    1cf4:	0004d400 	andeq	sp, r4, r0, lsl #8
    1cf8:	53011500 	movwpl	r1, #5376	; 0x1500
    1cfc:	15980802 	ldrne	r0, [r8, #2050]	; 0x802
    1d00:	03055201 	movweq	r5, #20993	; 0x5201
    1d04:	0000987c 	andeq	r9, r0, ip, ror r8
    1d08:	05510115 	ldrbeq	r0, [r1, #-277]	; 0x115
    1d0c:	00989c03 	addseq	r9, r8, r3, lsl #24
    1d10:	50011500 	andpl	r1, r1, r0, lsl #10
    1d14:	99080305 	stmdbls	r8, {r0, r2, r8, r9}
    1d18:	16000000 	strne	r0, [r0], -r0
    1d1c:	00008b6c 	andeq	r8, r0, ip, ror #22
    1d20:	00000650 	andeq	r0, r0, r0, asr r6
    1d24:	008b9014 	addeq	r9, fp, r4, lsl r0
    1d28:	00019c00 	andeq	r9, r1, r0, lsl #24
    1d2c:	00050a00 	andeq	r0, r5, r0, lsl #20
    1d30:	52011500 	andpl	r1, r1, #0, 10
    1d34:	15800802 	strne	r0, [r0, #2050]	; 0x802
    1d38:	91035101 	tstls	r3, r1, lsl #2
    1d3c:	01157ed0 			; <UNDEFINED> instruction: 0x01157ed0
    1d40:	153a0150 	ldrne	r0, [sl, #-336]!	; 0x150
    1d44:	01047d02 	tsteq	r4, r2, lsl #26
    1d48:	7d021531 	cfstr32vc	mvfx1, [r2, #-196]	; 0xffffff3c
    1d4c:	00770200 	rsbseq	r0, r7, r0, lsl #4
    1d50:	8bb81400 	blhi	fee06d58 <__bss_end__+0xfedfcfe0>
    1d54:	019c0000 	orrseq	r0, ip, r0
    1d58:	05370000 	ldreq	r0, [r7, #-0]!
    1d5c:	01150000 	tsteq	r5, r0
    1d60:	80080252 	andhi	r0, r8, r2, asr r2
    1d64:	03510115 	cmpeq	r1, #1073741829	; 0x40000005
    1d68:	157ed091 	ldrbne	sp, [lr, #-145]!	; 0x91
    1d6c:	3a015001 	bcc	55d78 <__bss_end__+0x4c000>
    1d70:	047d0215 	ldrbteq	r0, [sp], #-533	; 0x215
    1d74:	02153001 	andseq	r3, r5, #1
    1d78:	7702007d 	smlsdxvc	r2, sp, r0, r0
    1d7c:	e0140000 	ands	r0, r4, r0
    1d80:	9c00008b 	stcls	0, cr0, [r0], {139}	; 0x8b
    1d84:	64000001 	strvs	r0, [r0], #-1
    1d88:	15000005 	strne	r0, [r0, #-5]
    1d8c:	08025201 	stmdaeq	r2, {r0, r9, ip, lr}
    1d90:	51011580 	smlabbpl	r1, r0, r5, r1
    1d94:	7ed09103 	atnvcs	f1, f3
    1d98:	01500115 	cmpeq	r0, r5, lsl r1
    1d9c:	7d021540 	cfstr32vc	mvfx1, [r2, #-256]	; 0xffffff00
    1da0:	15300104 	ldrne	r0, [r0, #-260]!	; 0x104
    1da4:	02007d02 	andeq	r7, r0, #2, 26	; 0x80
    1da8:	14000077 	strne	r0, [r0], #-119	; 0x77
    1dac:	00008c08 	andeq	r8, r0, r8, lsl #24
    1db0:	0000019c 	muleq	r0, ip, r1
    1db4:	00000591 	muleq	r0, r1, r5
    1db8:	02520115 	subseq	r0, r2, #1073741829	; 0x40000005
    1dbc:	01158008 	tsteq	r5, r8
    1dc0:	d0910351 	addsle	r0, r1, r1, asr r3
    1dc4:	5001157e 	andpl	r1, r1, lr, ror r5
    1dc8:	02153201 	andseq	r3, r5, #268435456	; 0x10000000
    1dcc:	3001047d 	andcc	r0, r1, sp, ror r4
    1dd0:	007d0215 	rsbseq	r0, sp, r5, lsl r2
    1dd4:	00007702 	andeq	r7, r0, r2, lsl #14
    1dd8:	008c3c14 	addeq	r3, ip, r4, lsl ip
    1ddc:	00019c00 	andeq	r9, r1, r0, lsl #24
    1de0:	0005be00 	andeq	fp, r5, r0, lsl #28
    1de4:	52011500 	andpl	r1, r1, #0, 10
    1de8:	15800802 	strne	r0, [r0, #2050]	; 0x802
    1dec:	91035101 	tstls	r3, r1, lsl #2
    1df0:	01157ed0 			; <UNDEFINED> instruction: 0x01157ed0
    1df4:	15380150 	ldrne	r0, [r8, #-336]!	; 0x150
    1df8:	01047d02 	tsteq	r4, r2, lsl #26
    1dfc:	7d021530 	cfstr32vc	mvfx1, [r2, #-192]	; 0xffffff40
    1e00:	00770200 	rsbseq	r0, r7, r0, lsl #4
    1e04:	8c581400 	cfldrdhi	mvd1, [r8], {-0}
    1e08:	063a0000 	ldrteq	r0, [sl], -r0
    1e0c:	05f40000 	ldrbeq	r0, [r4, #0]!
    1e10:	01150000 	tsteq	r5, r0
    1e14:	b9080253 	stmdblt	r8, {r0, r1, r4, r6, r9}
    1e18:	05520115 	ldrbeq	r0, [r2, #-277]	; 0x115
    1e1c:	00987c03 	addseq	r7, r8, r3, lsl #24
    1e20:	51011500 	tstpl	r1, r0, lsl #10
    1e24:	989c0305 	ldmls	ip, {r0, r2, r8, r9}
    1e28:	01150000 	tsteq	r5, r0
    1e2c:	30030550 	andcc	r0, r3, r0, asr r5
    1e30:	15000099 	strne	r0, [r0, #-153]	; 0x99
    1e34:	02007d02 	andeq	r7, r0, #2, 26	; 0x80
    1e38:	16000079 			; <UNDEFINED> instruction: 0x16000079
    1e3c:	00008c5c 	andeq	r8, r0, ip, asr ip
    1e40:	00000650 	andeq	r0, r0, r0, asr r6
    1e44:	7a180000 	bvc	601e4c <__bss_end__+0x5f80d4>
    1e48:	0f000000 	svceq	0x00000000
    1e4c:	19000006 	stmdbne	r0, {r1, r2}
    1e50:	0000006b 	andeq	r0, r0, fp, rrx
    1e54:	ff060009 			; <UNDEFINED> instruction: 0xff060009
    1e58:	18000005 	stmdane	r0, {r0, r2}
    1e5c:	0000007a 	andeq	r0, r0, sl, ror r0
    1e60:	00000624 	andeq	r0, r0, r4, lsr #12
    1e64:	00006b19 	andeq	r6, r0, r9, lsl fp
    1e68:	1f007f00 	svcne	0x00007f00
    1e6c:	000003a3 	andeq	r0, r0, r3, lsr #7
    1e70:	03791d03 	cmneq	r9, #3, 26	; 0xc0
    1e74:	9e1f0000 	cdpls	0, 1, cr0, cr15, cr0, {0}
    1e78:	03000003 	movweq	r0, #3
    1e7c:	00038e20 	andeq	r8, r3, r0, lsr #28
    1e80:	026f2000 	rsbeq	r2, pc, #0
    1e84:	27030000 	strcs	r0, [r3, -r0]
    1e88:	00000025 	andeq	r0, r0, r5, lsr #32
    1e8c:	00000650 	andeq	r0, r0, r0, asr r6
    1e90:	0000811c 	andeq	r8, r0, ip, lsl r1
    1e94:	22002100 	andcs	r2, r0, #0, 2
    1e98:	000000bf 	strheq	r0, [r0], -pc	; <UNPREDICTABLE>
    1e9c:	b8006303 	stmdalt	r0, {r0, r1, r8, r9, sp, lr}
    1ea0:	04000000 	streq	r0, [r0], #-0
    1ea4:	00088000 	andeq	r8, r8, r0
    1ea8:	29010400 	stmdbcs	r1, {sl}
    1eac:	01000000 	mrseq	r0, (UNDEF: 0)
    1eb0:	0000042a 	andeq	r0, r0, sl, lsr #8
    1eb4:	00000345 	andeq	r0, r0, r5, asr #6
    1eb8:	00008cc4 	andeq	r8, r0, r4, asr #25
    1ebc:	00000020 	andeq	r0, r0, r0, lsr #32
    1ec0:	0000098e 	andeq	r0, r0, lr, lsl #19
    1ec4:	69050402 	stmdbvs	r5, {r1, sl}
    1ec8:	0300746e 	movweq	r7, #1134	; 0x46e
    1ecc:	01000704 	tsteq	r0, r4, lsl #14
    1ed0:	01030000 	mrseq	r0, (UNDEF: 3)
    1ed4:	0000aa06 	andeq	sl, r0, r6, lsl #20
    1ed8:	05020300 	streq	r0, [r2, #-768]	; 0x300
    1edc:	00000131 	andeq	r0, r0, r1, lsr r1
    1ee0:	28050403 	stmdacs	r5, {r0, r1, sl}
    1ee4:	03000001 	movweq	r0, #1
    1ee8:	01230508 	teqeq	r3, r8, lsl #10
    1eec:	01030000 	mrseq	r0, (UNDEF: 3)
    1ef0:	0000a808 	andeq	sl, r0, r8, lsl #16
    1ef4:	07020300 	streq	r0, [r2, -r0, lsl #6]
    1ef8:	000000cc 	andeq	r0, r0, ip, asr #1
    1efc:	fb070403 	blx	1c2f12 <__bss_end__+0x1b919a>
    1f00:	03000000 	movweq	r0, #0
    1f04:	00f60708 	rscseq	r0, r6, r8, lsl #14
    1f08:	04030000 	streq	r0, [r3], #-0
    1f0c:	00011a07 	andeq	r1, r1, r7, lsl #20
    1f10:	08010300 	stmdaeq	r1, {r8, r9}
    1f14:	000000b1 	strheq	r0, [r0], -r1
    1f18:	00013b04 	andeq	r3, r1, r4, lsl #22
    1f1c:	c4030100 	strgt	r0, [r3], #-256	; 0x100
    1f20:	1000008c 	andne	r0, r0, ip, lsl #1
    1f24:	01000000 	mrseq	r0, (UNDEF: 0)
    1f28:	00009c9c 	muleq	r0, ip, ip
    1f2c:	00720500 	rsbseq	r0, r2, r0, lsl #10
    1f30:	002c0401 	eoreq	r0, ip, r1, lsl #8
    1f34:	12c60000 	sbcne	r0, r6, #0
    1f38:	06000000 	streq	r0, [r0], -r0
    1f3c:	0000041c 	andeq	r0, r0, ip, lsl r4
    1f40:	8cd40c01 	ldclhi	12, cr0, [r4], {1}
    1f44:	00100000 	andseq	r0, r0, r0
    1f48:	9c010000 	stcls	0, cr0, [r1], {-0}
    1f4c:	01007205 	tsteq	r0, r5, lsl #4
    1f50:	00002c0d 	andeq	r2, r0, sp, lsl #24
    1f54:	0012ea00 	andseq	lr, r2, r0, lsl #20
    1f58:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    1f5c:	04000000 	streq	r0, [r0], #-0
    1f60:	0008eb00 	andeq	lr, r8, r0, lsl #22
    1f64:	29010400 	stmdbcs	r1, {sl}
    1f68:	01000000 	mrseq	r0, (UNDEF: 0)
    1f6c:	00000448 	andeq	r0, r0, r8, asr #8
    1f70:	00000345 	andeq	r0, r0, r5, asr #6
    1f74:	00008ce4 	andeq	r8, r0, r4, ror #25
    1f78:	00000028 	andeq	r0, r0, r8, lsr #32
    1f7c:	000009d5 	ldrdeq	r0, [r0], -r5
    1f80:	69050402 	stmdbvs	r5, {r1, sl}
    1f84:	0300746e 	movweq	r7, #1134	; 0x46e
    1f88:	01000704 	tsteq	r0, r4, lsl #14
    1f8c:	01030000 	mrseq	r0, (UNDEF: 3)
    1f90:	0000aa06 	andeq	sl, r0, r6, lsl #20
    1f94:	05020300 	streq	r0, [r2, #-768]	; 0x300
    1f98:	00000131 	andeq	r0, r0, r1, lsr r1
    1f9c:	28050403 	stmdacs	r5, {r0, r1, sl}
    1fa0:	03000001 	movweq	r0, #1
    1fa4:	01230508 	teqeq	r3, r8, lsl #10
    1fa8:	01030000 	mrseq	r0, (UNDEF: 3)
    1fac:	0000a808 	andeq	sl, r0, r8, lsl #16
    1fb0:	07020300 	streq	r0, [r2, -r0, lsl #6]
    1fb4:	000000cc 	andeq	r0, r0, ip, asr #1
    1fb8:	fb070403 	blx	1c2fce <__bss_end__+0x1b9256>
    1fbc:	03000000 	movweq	r0, #0
    1fc0:	00f60708 	rscseq	r0, r6, r8, lsl #14
    1fc4:	04030000 	streq	r0, [r3], #-0
    1fc8:	00011a07 	andeq	r1, r1, r7, lsl #20
    1fcc:	08010300 	stmdaeq	r1, {r8, r9}
    1fd0:	000000b1 	strheq	r0, [r0], -r1
    1fd4:	007f0404 	rsbseq	r0, pc, r4, lsl #8
    1fd8:	72050000 	andvc	r0, r5, #0
    1fdc:	06000000 	streq	r0, [r0], -r0
    1fe0:	000000bf 	strheq	r0, [r0], -pc	; <UNPREDICTABLE>
    1fe4:	8ce40401 	cfstrdhi	mvd0, [r4], #4
    1fe8:	00280000 	eoreq	r0, r8, r0
    1fec:	9c010000 	stcls	0, cr0, [r1], {-0}
    1ff0:	000000ca 	andeq	r0, r0, sl, asr #1
    1ff4:	008cf807 	addeq	pc, ip, r7, lsl #16
    1ff8:	0000ac00 	andeq	sl, r0, r0, lsl #24
    1ffc:	50010800 	andpl	r0, r1, r0, lsl #16
    2000:	99680305 	stmdbls	r8!, {r0, r2, r8, r9}^
    2004:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
    2008:	00008d00 	andeq	r8, r0, r0, lsl #26
    200c:	000000ea 	andeq	r0, r0, sl, ror #1
    2010:	000000c0 	andeq	r0, r0, r0, asr #1
    2014:	02500108 	subseq	r0, r0, #8, 2
    2018:	0a006408 	beq	1b040 <__bss_end__+0x112c8>
    201c:	00008d04 	andeq	r8, r0, r4, lsl #26
    2020:	000000fb 	strdeq	r0, [r0], -fp
    2024:	00250b00 	eoreq	r0, r5, r0, lsl #22
    2028:	00d90000 	sbcseq	r0, r9, r0
    202c:	790c0000 	stmdbvc	ip, {}	; <UNPREDICTABLE>
    2030:	00000000 	andeq	r0, r0, r0
    2034:	00039e0d 	andeq	r9, r3, sp, lsl #28
    2038:	e4200200 	strt	r0, [r0], #-512	; 0x200
    203c:	04000000 	streq	r0, [r0], #-0
    2040:	0000ca04 	andeq	ip, r0, r4, lsl #20
    2044:	00b60e00 	adcseq	r0, r6, r0, lsl #28
    2048:	4d020000 	stcmi	0, cr0, [r2, #-0]
    204c:	000000fb 	strdeq	r0, [r0], -fp
    2050:	00002c0c 	andeq	r2, r0, ip, lsl #24
    2054:	3d0f0000 	stccc	0, cr0, [pc, #-0]	; 205c <_start-0x5fa4>
    2058:	02000004 	andeq	r0, r0, #4
    205c:	010b0060 	tsteq	fp, r0, rrx
    2060:	00040000 	andeq	r0, r4, r0
    2064:	000009b5 			; <UNDEFINED> instruction: 0x000009b5
    2068:	00290104 	eoreq	r0, r9, r4, lsl #2
    206c:	62010000 	andvs	r0, r1, #0
    2070:	45000004 	strmi	r0, [r0, #-4]
    2074:	0c000003 	stceq	0, cr0, [r0], {3}
    2078:	3400008d 	strcc	r0, [r0], #-141	; 0x8d
    207c:	6c000000 	stcvs	0, cr0, [r0], {-0}
    2080:	0200000a 	andeq	r0, r0, #10
    2084:	6e690504 	cdpvs	5, 6, cr0, cr9, cr4, {0}
    2088:	04030074 	streq	r0, [r3], #-116	; 0x74
    208c:	00010007 	andeq	r0, r1, r7
    2090:	06010300 	streq	r0, [r1], -r0, lsl #6
    2094:	000000aa 	andeq	r0, r0, sl, lsr #1
    2098:	31050203 	tstcc	r5, r3, lsl #4
    209c:	03000001 	movweq	r0, #1
    20a0:	01280504 	teqeq	r8, r4, lsl #10
    20a4:	08030000 	stmdaeq	r3, {}	; <UNPREDICTABLE>
    20a8:	00012305 	andeq	r2, r1, r5, lsl #6
    20ac:	08010300 	stmdaeq	r1, {r8, r9}
    20b0:	000000a8 	andeq	r0, r0, r8, lsr #1
    20b4:	cc070203 	sfmgt	f0, 4, [r7], {3}
    20b8:	03000000 	movweq	r0, #0
    20bc:	00fb0704 	rscseq	r0, fp, r4, lsl #14
    20c0:	08030000 	stmdaeq	r3, {}	; <UNPREDICTABLE>
    20c4:	0000f607 	andeq	pc, r0, r7, lsl #12
    20c8:	07040300 	streq	r0, [r4, -r0, lsl #6]
    20cc:	0000011a 	andeq	r0, r0, sl, lsl r1
    20d0:	b1080103 	tstlt	r8, r3, lsl #2
    20d4:	04000000 	streq	r0, [r0], #-0
    20d8:	00000498 	muleq	r0, r8, r4
    20dc:	8d0c0301 	stchi	3, cr0, [ip, #-4]
    20e0:	00340000 	eorseq	r0, r4, r0
    20e4:	9c010000 	stcls	0, cr0, [r1], {-0}
    20e8:	000000de 	ldrdeq	r0, [r0], -lr
    20ec:	00047605 	andeq	r7, r4, r5, lsl #12
    20f0:	25040100 	strcs	r0, [r4, #-256]	; 0x100
    20f4:	05000000 	streq	r0, [r0, #-0]
    20f8:	00000484 	andeq	r0, r0, r4, lsl #9
    20fc:	00250401 	eoreq	r0, r5, r1, lsl #8
    2100:	80060000 	andhi	r0, r6, r0
    2104:	01000000 	mrseq	r0, (UNDEF: 0)
    2108:	0000b105 	andeq	fp, r0, r5, lsl #2
    210c:	08000700 	stmdaeq	r0, {r8, r9, sl}
    2110:	00737362 	rsbseq	r7, r3, r2, ror #6
    2114:	00de0701 	sbcseq	r0, lr, r1, lsl #14
    2118:	130e0000 	movwne	r0, #57344	; 0xe000
    211c:	90090000 	andls	r0, r9, r0
    2120:	01000004 	tsteq	r0, r4
    2124:	0000de08 	andeq	sp, r0, r8, lsl #28
    2128:	8d340a00 	vldmdbhi	r4!, {s0-s-1}
    212c:	00fa0000 	rscseq	r0, sl, r0
    2130:	380a0000 	stmdacc	sl, {}	; <UNPREDICTABLE>
    2134:	0700008d 	streq	r0, [r0, -sp, lsl #1]
    2138:	00000001 	andeq	r0, r0, r1
    213c:	0025040b 	eoreq	r0, r5, fp, lsl #8
    2140:	76050000 	strvc	r0, [r5], -r0
    2144:	01000004 	tsteq	r0, r4
    2148:	00002504 	andeq	r2, r0, r4, lsl #10
    214c:	04840500 	streq	r0, [r4], #1280	; 0x500
    2150:	04010000 	streq	r0, [r1], #-0
    2154:	00000025 	andeq	r0, r0, r5, lsr #32
    2158:	00008006 	andeq	r8, r0, r6
    215c:	07050100 	streq	r0, [r5, -r0, lsl #2]
    2160:	07000001 	streq	r0, [r0, -r1]
    2164:	043d0c00 	ldrteq	r0, [sp], #-3072	; 0xc00
    2168:	60020000 	andvs	r0, r2, r0
    216c:	0001ad00 	andeq	sl, r1, r0, lsl #26
    2170:	5f000400 	svcpl	0x00000400
    2174:	0400000a 	streq	r0, [r0], #-10
    2178:	00002901 	andeq	r2, r0, r1, lsl #18
    217c:	04ba0100 	ldrteq	r0, [sl], #256	; 0x100
    2180:	03450000 	movteq	r0, #20480	; 0x5000
    2184:	00180000 	andseq	r0, r8, r0
    2188:	00000000 	andeq	r0, r0, r0
    218c:	0b060000 	bleq	182194 <__bss_end__+0x17841c>
    2190:	04020000 	streq	r0, [r2], #-0
    2194:	746e6905 	strbtvc	r6, [lr], #-2309	; 0x905
    2198:	07040300 	streq	r0, [r4, -r0, lsl #6]
    219c:	00000100 	andeq	r0, r0, r0, lsl #2
    21a0:	aa060103 	bge	1825b4 <__bss_end__+0x17883c>
    21a4:	03000000 	movweq	r0, #0
    21a8:	01310502 	teqeq	r1, r2, lsl #10
    21ac:	04030000 	streq	r0, [r3], #-0
    21b0:	00012805 	andeq	r2, r1, r5, lsl #16
    21b4:	05080300 	streq	r0, [r8, #-768]	; 0x300
    21b8:	00000123 	andeq	r0, r0, r3, lsr #2
    21bc:	a8080103 	stmdage	r8, {r0, r1, r8}
    21c0:	03000000 	movweq	r0, #0
    21c4:	00cc0702 	sbceq	r0, ip, r2, lsl #14
    21c8:	04030000 	streq	r0, [r3], #-0
    21cc:	0000fb07 	andeq	pc, r0, r7, lsl #22
    21d0:	07080300 	streq	r0, [r8, -r0, lsl #6]
    21d4:	000000f6 	strdeq	r0, [r0], -r6
    21d8:	1a070403 	bne	1c31ec <__bss_end__+0x1b9474>
    21dc:	03000001 	movweq	r0, #1
    21e0:	00b10801 	adcseq	r0, r1, r1, lsl #16
    21e4:	a0040000 	andge	r0, r4, r0
    21e8:	01000004 	tsteq	r0, r4
    21ec:	0000250e 	andeq	r2, r0, lr, lsl #10
    21f0:	008d4000 	addeq	r4, sp, r0
    21f4:	00001800 	andeq	r1, r0, r0, lsl #16
    21f8:	a29c0100 	addsge	r0, ip, #0, 2
    21fc:	05000000 	streq	r0, [r0, #-0]
    2200:	0000050c 	andeq	r0, r0, ip, lsl #10
    2204:	002c0f01 	eoreq	r0, ip, r1, lsl #30
    2208:	132e0000 	teqne	lr, #0
    220c:	06000000 	streq	r0, [r0], -r0
    2210:	000004ef 	andeq	r0, r0, pc, ror #9
    2214:	8d581701 	ldclhi	7, cr1, [r8, #-4]
    2218:	00140000 	andseq	r0, r4, r0
    221c:	9c010000 	stcls	0, cr0, [r1], {-0}
    2220:	000000c7 	andeq	r0, r0, r7, asr #1
    2224:	00050c05 	andeq	r0, r5, r5, lsl #24
    2228:	2c180100 	ldfcss	f0, [r8], {-0}
    222c:	4d000000 	stcmi	0, cr0, [r0, #-0]
    2230:	00000013 	andeq	r0, r0, r3, lsl r0
    2234:	00043d06 	andeq	r3, r4, r6, lsl #26
    2238:	6c1f0100 	ldfvss	f0, [pc], {-0}
    223c:	4800008d 	stmdami	r0, {r0, r2, r3, r7}
    2240:	01000000 	mrseq	r0, (UNDEF: 0)
    2244:	0001779c 	muleq	r1, ip, r7
    2248:	05040700 	streq	r0, [r4, #-1792]	; 0x700
    224c:	2a010000 	bcs	42254 <__bss_end__+0x384dc>
    2250:	00000177 	andeq	r0, r0, r7, ror r1
    2254:	2010001c 	andscs	r0, r0, ip, lsl r0
    2258:	0004e707 	andeq	lr, r4, r7, lsl #14
    225c:	772b0100 	strvc	r0, [fp, -r0, lsl #2]!
    2260:	24000001 	strcs	r0, [r0], #-1
    2264:	07201000 	streq	r1, [r0, -r0]!
    2268:	000004ae 	andeq	r0, r0, lr, lsr #9
    226c:	01772c01 	cmneq	r7, r1, lsl #24
    2270:	00000000 	andeq	r0, r0, r0
    2274:	ce085a00 	vmlagt.f32	s10, s16, s0
    2278:	01000004 	tsteq	r0, r4
    227c:	0001772d 	andeq	r7, r1, sp, lsr #14
    2280:	74092000 	strvc	r2, [r9], #-0
    2284:	7900008d 	stmdbvc	r0, {r0, r2, r3, r7}
    2288:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
    228c:	00008d80 	andeq	r8, r0, r0, lsl #27
    2290:	000000a2 	andeq	r0, r0, r2, lsr #1
    2294:	008d880a 	addeq	r8, sp, sl, lsl #16
    2298:	00018d00 	andeq	r8, r1, r0, lsl #26
    229c:	00013a00 	andeq	r3, r1, r0, lsl #20
    22a0:	50010b00 	andpl	r0, r1, r0, lsl #22
    22a4:	0a004e01 	beq	15ab0 <__bss_end__+0xbd38>
    22a8:	00008d94 	muleq	r0, r4, sp
    22ac:	0000019e 	muleq	r0, lr, r1
    22b0:	0000015a 	andeq	r0, r0, sl, asr r1
    22b4:	0551010b 	ldrbeq	r0, [r1, #-267]	; 0x10b
    22b8:	0000010c 	andeq	r0, r0, ip, lsl #2
    22bc:	50010b5a 	andpl	r0, r1, sl, asr fp
    22c0:	00240c05 	eoreq	r0, r4, r5, lsl #24
    22c4:	0c002010 	stceq	0, cr2, [r0], {16}
    22c8:	00008da0 	andeq	r8, r0, r0, lsr #27
    22cc:	0000019e 	muleq	r0, lr, r1
    22d0:	0551010b 	ldrbeq	r0, [r1, #-267]	; 0x10b
    22d4:	0000200c 	andeq	r2, r0, ip
    22d8:	50010b5a 	andpl	r0, r1, sl, asr fp
    22dc:	001c0c05 	andseq	r0, ip, r5, lsl #24
    22e0:	00002010 	andeq	r2, r0, r0, lsl r0
    22e4:	0000250d 	andeq	r2, r0, sp, lsl #10
    22e8:	04a30800 	strteq	r0, [r3], #2048	; 0x800
    22ec:	0d010000 	stceq	0, cr0, [r1, #-0]
    22f0:	00000188 	andeq	r0, r0, r8, lsl #3
    22f4:	002c0d10 	eoreq	r0, ip, r0, lsl sp
    22f8:	b60e0000 	strlt	r0, [lr], -r0
    22fc:	02000000 	andeq	r0, r0, #0
    2300:	00019e4d 	andeq	r9, r1, sp, asr #28
    2304:	002c0f00 	eoreq	r0, ip, r0, lsl #30
    2308:	10000000 	andne	r0, r0, r0
    230c:	000004fe 	strdeq	r0, [r0], -lr
    2310:	2c0f9402 	cfstrscs	mvf9, [pc], {2}
    2314:	0f000000 	svceq	0x00000000
    2318:	0000002c 	andeq	r0, r0, ip, lsr #32
    231c:	01d80000 	bicseq	r0, r8, r0
    2320:	00040000 	andeq	r0, r4, r0
    2324:	00000b4d 	andeq	r0, r0, sp, asr #22
    2328:	00290104 	eoreq	r0, r9, r4, lsl #2
    232c:	1b010000 	blne	42334 <__bss_end__+0x385bc>
    2330:	45000005 	strmi	r0, [r0, #-5]
    2334:	b4000003 	strlt	r0, [r0], #-3
    2338:	8800008d 	stmdahi	r0, {r0, r2, r3, r7}
    233c:	a3000000 	movwge	r0, #0
    2340:	0200000b 	andeq	r0, r0, #11
    2344:	6e690504 	cdpvs	5, 6, cr0, cr9, cr4, {0}
    2348:	04030074 	streq	r0, [r3], #-116	; 0x74
    234c:	00010007 	andeq	r0, r1, r7
    2350:	06010300 	streq	r0, [r1], -r0, lsl #6
    2354:	000000aa 	andeq	r0, r0, sl, lsr #1
    2358:	31050203 	tstcc	r5, r3, lsl #4
    235c:	03000001 	movweq	r0, #1
    2360:	01280504 	teqeq	r8, r4, lsl #10
    2364:	08030000 	stmdaeq	r3, {}	; <UNPREDICTABLE>
    2368:	00012305 	andeq	r2, r1, r5, lsl #6
    236c:	08010300 	stmdaeq	r1, {r8, r9}
    2370:	000000a8 	andeq	r0, r0, r8, lsr #1
    2374:	cc070203 	sfmgt	f0, 4, [r7], {3}
    2378:	03000000 	movweq	r0, #0
    237c:	00fb0704 	rscseq	r0, fp, r4, lsl #14
    2380:	08030000 	stmdaeq	r3, {}	; <UNPREDICTABLE>
    2384:	0000f607 	andeq	pc, r0, r7, lsl #12
    2388:	07040300 	streq	r0, [r4, -r0, lsl #6]
    238c:	0000011a 	andeq	r0, r0, sl, lsl r1
    2390:	b1080103 	tstlt	r8, r3, lsl #2
    2394:	04000000 	streq	r0, [r0], #-0
    2398:	0000053a 	andeq	r0, r0, sl, lsr r5
    239c:	8db40501 	cfldr32hi	mvfx0, [r4, #4]!
    23a0:	001c0000 	andseq	r0, ip, r0
    23a4:	9c010000 	stcls	0, cr0, [r1], {-0}
    23a8:	0000009e 	muleq	r0, lr, r0
    23ac:	00053405 	andeq	r3, r5, r5, lsl #8
    23b0:	2c050100 	stfcss	f0, [r5], {-0}
    23b4:	77000000 	strvc	r0, [r0, -r0]
    23b8:	00000013 	andeq	r0, r0, r3, lsl r0
    23bc:	0002b506 	andeq	fp, r2, r6, lsl #10
    23c0:	2c0b0100 	stfcss	f0, [fp], {-0}
    23c4:	d0000000 	andle	r0, r0, r0
    23c8:	1400008d 	strne	r0, [r0], #-141	; 0x8d
    23cc:	01000000 	mrseq	r0, (UNDEF: 0)
    23d0:	0000cb9c 	muleq	r0, ip, fp
    23d4:	8ddc0700 	ldclhi	7, cr0, [ip]
    23d8:	01ca0000 	biceq	r0, sl, r0
    23dc:	01080000 	mrseq	r0, (UNDEF: 8)
    23e0:	040c0550 	streq	r0, [ip], #-1360	; 0x550
    23e4:	00200030 	eoreq	r0, r0, r0, lsr r0
    23e8:	05500600 	ldrbeq	r0, [r0, #-1536]	; 0x600
    23ec:	10010000 	andne	r0, r1, r0
    23f0:	0000002c 	andeq	r0, r0, ip, lsr #32
    23f4:	00008de4 	andeq	r8, r0, r4, ror #27
    23f8:	0000000c 	andeq	r0, r0, ip
    23fc:	00f99c01 	rscseq	r9, r9, r1, lsl #24
    2400:	75090000 	strvc	r0, [r9, #-0]
    2404:	2c140100 	ldfcss	f0, [r4], {-0}
    2408:	01000000 	mrseq	r0, (UNDEF: 0)
    240c:	8dec0a50 	stclhi	10, cr0, [ip, #320]!	; 0x140
    2410:	009e0000 	addseq	r0, lr, r0
    2414:	04000000 	streq	r0, [r0], #-0
    2418:	00000547 	andeq	r0, r0, r7, asr #10
    241c:	8df01901 	ldclhi	9, cr1, [r0, #4]!
    2420:	00240000 	eoreq	r0, r4, r0
    2424:	9c010000 	stcls	0, cr0, [r1], {-0}
    2428:	00000157 	andeq	r0, r0, r7, asr r1
    242c:	0073750b 	rsbseq	r7, r3, fp, lsl #10
    2430:	002c1901 	eoreq	r1, ip, r1, lsl #18
    2434:	13ab0000 			; <UNDEFINED> instruction: 0x13ab0000
    2438:	72090000 	andvc	r0, r9, #0
    243c:	1a010062 	bne	425cc <__bss_end__+0x38854>
    2440:	0000002c 	andeq	r0, r0, ip, lsr #32
    2444:	000c5401 	andeq	r5, ip, r1, lsl #8
    2448:	1000008e 	andne	r0, r0, lr, lsl #1
    244c:	4d000000 	stcmi	0, cr0, [r0, #-0]
    2450:	0d000001 	stceq	0, cr0, [r0, #-4]
    2454:	01006172 	tsteq	r0, r2, ror r1
    2458:	00002c1c 	andeq	r2, r0, ip, lsl ip
    245c:	0013c900 	andseq	ip, r3, r0, lsl #18
    2460:	8e040a00 	vmlahi.f32	s0, s8, s0
    2464:	00cb0000 	sbceq	r0, fp, r0
    2468:	0a000000 	beq	2470 <_start-0x5b90>
    246c:	00008dfc 	strdeq	r8, [r0], -ip
    2470:	000000cb 	andeq	r0, r0, fp, asr #1
    2474:	00b60400 	adcseq	r0, r6, r0, lsl #8
    2478:	22010000 	andcs	r0, r1, #0
    247c:	00008e14 	andeq	r8, r0, r4, lsl lr
    2480:	00000014 	andeq	r0, r0, r4, lsl r0
    2484:	01909c01 	orrseq	r9, r0, r1, lsl #24
    2488:	6d0b0000 	stcvs	0, cr0, [fp, #-0]
    248c:	22010073 	andcs	r0, r1, #115	; 0x73
    2490:	0000002c 	andeq	r0, r0, ip, lsr #32
    2494:	000013dc 	ldrdeq	r1, [r0], -ip
    2498:	008e2407 	addeq	r2, lr, r7, lsl #8
    249c:	0000f900 	andeq	pc, r0, r0, lsl #18
    24a0:	50010800 	andpl	r0, r1, r0, lsl #16
    24a4:	5001f307 	andpl	pc, r1, r7, lsl #6
    24a8:	1e03e80a 	cdpne	8, 0, cr14, cr3, cr10, {0}
    24ac:	11040000 	mrsne	r0, (UNDEF: 4)
    24b0:	01000005 	tsteq	r0, r5
    24b4:	008e2825 	addeq	r2, lr, r5, lsr #16
    24b8:	00001400 	andeq	r1, r0, r0, lsl #8
    24bc:	ca9c0100 	bgt	fe7028c4 <__bss_end__+0xfe6f8b4c>
    24c0:	0b000001 	bleq	24cc <_start-0x5b34>
    24c4:	00636573 	rsbeq	r6, r3, r3, ror r5
    24c8:	002c2501 	eoreq	r2, ip, r1, lsl #10
    24cc:	13fd0000 	mvnsne	r0, #0
    24d0:	38070000 	stmdacc	r7, {}	; <UNPREDICTABLE>
    24d4:	5700008e 	strpl	r0, [r0, -lr, lsl #1]
    24d8:	08000001 	stmdaeq	r0, {r0}
    24dc:	f3075001 	vhadd.u8	d5, d7, d1
    24e0:	e80a5001 	stmda	sl, {r0, ip, lr}
    24e4:	00001e03 	andeq	r1, r0, r3, lsl #28
    24e8:	00052e0e 	andeq	r2, r5, lr, lsl #28
    24ec:	2ca00200 	sfmcs	f0, 4, [r0]
    24f0:	0f000000 	svceq	0x00000000
    24f4:	0000002c 	andeq	r0, r0, ip, lsr #32
    24f8:	08cf0000 	stmiaeq	pc, {}^	; <UNPREDICTABLE>
    24fc:	00040000 	andeq	r0, r4, r0
    2500:	00000c30 	andeq	r0, r0, r0, lsr ip
    2504:	00290104 	eoreq	r0, r9, r4, lsl #2
    2508:	f6010000 			; <UNDEFINED> instruction: 0xf6010000
    250c:	45000005 	strmi	r0, [r0, #-5]
    2510:	3c000003 	stccc	0, cr0, [r0], {3}
    2514:	bc00008e 	stclt	0, cr0, [r0], {142}	; 0x8e
    2518:	4a000005 	bmi	2534 <_start-0x5acc>
    251c:	0200000c 	andeq	r0, r0, #12
    2520:	00f60708 	rscseq	r0, r6, r8, lsl #14
    2524:	04020000 	streq	r0, [r2], #-0
    2528:	00010007 	andeq	r0, r1, r7
    252c:	06010200 	streq	r0, [r1], -r0, lsl #4
    2530:	000000aa 	andeq	r0, r0, sl, lsr #1
    2534:	31050202 	tstcc	r5, r2, lsl #4
    2538:	02000001 	andeq	r0, r0, #1
    253c:	01280504 	teqeq	r8, r4, lsl #10
    2540:	08020000 	stmdaeq	r2, {}	; <UNPREDICTABLE>
    2544:	00012305 	andeq	r2, r1, r5, lsl #6
    2548:	08010200 	stmdaeq	r1, {r9}
    254c:	000000a8 	andeq	r0, r0, r8, lsr #1
    2550:	cc070202 	sfmgt	f0, 4, [r7], {2}
    2554:	02000000 	andeq	r0, r0, #0
    2558:	00fb0704 	rscseq	r0, fp, r4, lsl #14
    255c:	04030000 	streq	r0, [r3], #-0
    2560:	746e6905 	strbtvc	r6, [lr], #-2309	; 0x905
    2564:	07040200 	streq	r0, [r4, -r0, lsl #4]
    2568:	0000011a 	andeq	r0, r0, sl, lsl r1
    256c:	b1080102 	tstlt	r8, r2, lsl #2
    2570:	04000000 	streq	r0, [r0], #-0
    2574:	b20c0201 	andlt	r0, ip, #268435456	; 0x10000000
    2578:	05000000 	streq	r0, [r0, #-0]
    257c:	000005a2 	andeq	r0, r0, r2, lsr #11
    2580:	06e40500 	strbteq	r0, [r4], r0, lsl #10
    2584:	05010000 	streq	r0, [r1, #-0]
    2588:	0000071d 	andeq	r0, r0, sp, lsl r7
    258c:	072c0504 	streq	r0, [ip, -r4, lsl #10]!
    2590:	05050000 	streq	r0, [r5, #-0]
    2594:	0000073b 	andeq	r0, r0, fp, lsr r7
    2598:	074a0506 	strbeq	r0, [sl, -r6, lsl #10]
    259c:	05070000 	streq	r0, [r7, #-0]
    25a0:	00000759 	andeq	r0, r0, r9, asr r7
    25a4:	07680503 	strbeq	r0, [r8, -r3, lsl #10]!
    25a8:	00020000 	andeq	r0, r2, r0
    25ac:	00071106 	andeq	r1, r7, r6, lsl #2
    25b0:	79150200 	ldmdbvc	r5, {r9}
    25b4:	07000000 	streq	r0, [r0, -r0]
    25b8:	00000312 	andeq	r0, r0, r2, lsl r3
    25bc:	8e3c3f01 	cdphi	15, 3, cr3, cr12, cr1, {0}
    25c0:	00d40000 	sbcseq	r0, r4, r0
    25c4:	9c010000 	stcls	0, cr0, [r1], {-0}
    25c8:	00000133 	andeq	r0, r0, r3, lsr r1
    25cc:	6e697008 	cdpvs	0, 6, cr7, cr9, cr8, {0}
    25d0:	2c3f0100 	ldfcss	f0, [pc], #-0	; 25d8 <_start-0x5a28>
    25d4:	1e000000 	cdpne	0, 0, cr0, cr0, cr0, {0}
    25d8:	09000014 	stmdbeq	r0, {r2, r4}
    25dc:	000005ed 	andeq	r0, r0, sp, ror #11
    25e0:	01334701 	teqeq	r3, r1, lsl #14
    25e4:	143c0000 	ldrtne	r0, [ip], #-0
    25e8:	77090000 	strvc	r0, [r9, -r0]
    25ec:	01000007 	tsteq	r0, r7
    25f0:	00002c49 	andeq	r2, r0, r9, asr #24
    25f4:	00149100 	andseq	r9, r4, r0, lsl #2
    25f8:	06a50900 	strteq	r0, [r5], r0, lsl #18
    25fc:	57010000 	strpl	r0, [r1, -r0]
    2600:	0000002c 	andeq	r0, r0, ip, lsr #32
    2604:	0000165d 	andeq	r1, r0, sp, asr r6
    2608:	008ed00a 	addeq	sp, lr, sl
    260c:	00088e00 	andeq	r8, r8, r0, lsl #28
    2610:	00012200 	andeq	r2, r1, r0, lsl #4
    2614:	50010b00 	andpl	r0, r1, r0, lsl #22
    2618:	00007502 	andeq	r7, r0, r2, lsl #10
    261c:	008f040c 	addeq	r0, pc, ip, lsl #8
    2620:	0008af00 	andeq	sl, r8, r0, lsl #30
    2624:	50010b00 	andpl	r0, r1, r0, lsl #22
    2628:	00007502 	andeq	r7, r0, r2, lsl #10
    262c:	39040d00 	stmdbcc	r4, {r8, sl, fp}
    2630:	0e000001 	cdpeq	0, 0, cr0, cr0, cr1, {0}
    2634:	0000002c 	andeq	r0, r0, ip, lsr #32
    2638:	0006ca0f 	andeq	ip, r6, pc, lsl #20
    263c:	03600100 	cmneq	r0, #0, 2
    2640:	0000016c 	andeq	r0, r0, ip, ror #2
    2644:	6e697010 	mcrvs	0, 3, r7, cr9, cr0, {0}
    2648:	2c600100 	stfcse	f0, [r0], #-0
    264c:	11000000 	mrsne	r0, (UNDEF: 0)
    2650:	000005ed 	andeq	r0, r0, sp, ror #11
    2654:	01336701 	teqeq	r3, r1, lsl #14
    2658:	a5110000 	ldrge	r0, [r1, #-0]
    265c:	01000006 	tsteq	r0, r6
    2660:	00002c68 	andeq	r2, r0, r8, ror #24
    2664:	3e120000 	cdpcc	0, 1, cr0, cr2, cr0, {0}
    2668:	10000001 	andne	r0, r0, r1
    266c:	3800008f 	stmdacc	r0, {r0, r1, r2, r3, r7}
    2670:	01000000 	mrseq	r0, (UNDEF: 0)
    2674:	0001b09c 	muleq	r1, ip, r0
    2678:	014a1300 	mrseq	r1, (UNDEF: 122)
    267c:	168d0000 	strne	r0, [sp], r0
    2680:	55140000 	ldrpl	r0, [r4, #-0]
    2684:	ae000001 	cdpge	0, 0, cr0, cr0, cr1, {0}
    2688:	14000016 	strne	r0, [r0], #-22
    268c:	00000160 	andeq	r0, r0, r0, ror #2
    2690:	000016e4 	andeq	r1, r0, r4, ror #13
    2694:	008f400c 	addeq	r4, pc, ip
    2698:	0008af00 	andeq	sl, r8, r0, lsl #30
    269c:	51010b00 	tstpl	r1, r0, lsl #22
    26a0:	01f33107 	mvnseq	r3, r7, lsl #2
    26a4:	241a4f50 	ldrcs	r4, [sl], #-3920	; 0xf50
    26a8:	b20f0000 	andlt	r0, pc, #0
    26ac:	01000005 	tsteq	r0, r5
    26b0:	01de037b 	bicseq	r0, lr, fp, ror r3
    26b4:	70100000 	andsvc	r0, r0, r0
    26b8:	01006e69 	tsteq	r0, r9, ror #28
    26bc:	00002c7b 	andeq	r2, r0, fp, ror ip
    26c0:	05ed1100 	strbeq	r1, [sp, #256]!	; 0x100
    26c4:	81010000 	mrshi	r0, (UNDEF: 1)
    26c8:	00000133 	andeq	r0, r0, r3, lsr r1
    26cc:	0006a511 	andeq	sl, r6, r1, lsl r5
    26d0:	2c820100 	stfcss	f0, [r2], {0}
    26d4:	00000000 	andeq	r0, r0, r0
    26d8:	0001b012 	andeq	fp, r1, r2, lsl r0
    26dc:	008f4800 	addeq	r4, pc, r0, lsl #16
    26e0:	00003800 	andeq	r3, r0, r0, lsl #16
    26e4:	229c0100 	addscs	r0, ip, #0, 2
    26e8:	13000002 	movwne	r0, #2
    26ec:	000001bc 			; <UNDEFINED> instruction: 0x000001bc
    26f0:	00001724 	andeq	r1, r0, r4, lsr #14
    26f4:	0001c714 	andeq	ip, r1, r4, lsl r7
    26f8:	00174500 	andseq	r4, r7, r0, lsl #10
    26fc:	01d21400 	bicseq	r1, r2, r0, lsl #8
    2700:	177b0000 	ldrbne	r0, [fp, -r0]!
    2704:	780c0000 	stmdavc	ip, {}	; <UNPREDICTABLE>
    2708:	af00008f 	svcge	0x0000008f
    270c:	0b000008 	bleq	2734 <_start-0x58cc>
    2710:	31075101 	tstcc	r7, r1, lsl #2
    2714:	4f5001f3 	svcmi	0x005001f3
    2718:	0000241a 	andeq	r2, r0, sl, lsl r4
    271c:	0002e707 	andeq	lr, r2, r7, lsl #14
    2720:	80950100 	addshi	r0, r5, r0, lsl #2
    2724:	cc00008f 	stcgt	0, cr0, [r0], {143}	; 0x8f
    2728:	01000000 	mrseq	r0, (UNDEF: 0)
    272c:	0002989c 	muleq	r2, ip, r8
    2730:	69700800 	ldmdbvs	r0!, {fp}^
    2734:	9501006e 	strls	r0, [r1, #-110]	; 0x6e
    2738:	0000002c 	andeq	r0, r0, ip, lsr #32
    273c:	000017bb 			; <UNDEFINED> instruction: 0x000017bb
    2740:	0005ed09 	andeq	lr, r5, r9, lsl #26
    2744:	339b0100 	orrscc	r0, fp, #0, 2
    2748:	d9000001 	stmdble	r0, {r0}
    274c:	09000017 	stmdbeq	r0, {r0, r1, r2, r4}
    2750:	00000777 	andeq	r0, r0, r7, ror r7
    2754:	002c9d01 	eoreq	r9, ip, r1, lsl #26
    2758:	182e0000 	stmdane	lr!, {}	; <UNPREDICTABLE>
    275c:	a5090000 	strge	r0, [r9, #-0]
    2760:	01000006 	tsteq	r0, r6
    2764:	00002cab 	andeq	r2, r0, fp, lsr #25
    2768:	0019fa00 	andseq	pc, r9, r0, lsl #20
    276c:	90140a00 	andsls	r0, r4, r0, lsl #20
    2770:	088e0000 	stmeq	lr, {}	; <UNPREDICTABLE>
    2774:	02870000 	addeq	r0, r7, #0
    2778:	010b0000 	mrseq	r0, (UNDEF: 11)
    277c:	00750250 	rsbseq	r0, r5, r0, asr r2
    2780:	90400c00 	subls	r0, r0, r0, lsl #24
    2784:	08af0000 	stmiaeq	pc!, {}	; <UNPREDICTABLE>
    2788:	010b0000 	mrseq	r0, (UNDEF: 11)
    278c:	00750250 	rsbseq	r0, r5, r0, asr r2
    2790:	85150000 	ldrhi	r0, [r5, #-0]
    2794:	01000002 	tsteq	r0, r2
    2798:	000064b3 			; <UNDEFINED> instruction: 0x000064b3
    279c:	00904c00 	addseq	r4, r0, r0, lsl #24
    27a0:	00004c00 	andeq	r4, r0, r0, lsl #24
    27a4:	e09c0100 	adds	r0, ip, r0, lsl #2
    27a8:	08000002 	stmdaeq	r0, {r1}
    27ac:	006e6970 	rsbeq	r6, lr, r0, ror r9
    27b0:	002cb301 	eoreq	fp, ip, r1, lsl #6
    27b4:	1a180000 	bne	6027bc <__bss_end__+0x5f8a44>
    27b8:	76160000 	ldrvc	r0, [r6], -r0
    27bc:	2cb90100 	ldfcss	f0, [r9]
    27c0:	70000000 	andvc	r0, r0, r0
    27c4:	1700001a 	smladne	r0, sl, r0, r0
    27c8:	0000906c 	andeq	r9, r0, ip, rrx
    27cc:	0000088e 	andeq	r0, r0, lr, lsl #17
    27d0:	00907c17 	addseq	r7, r0, r7, lsl ip
    27d4:	00088e00 	andeq	r8, r8, r0, lsl #28
    27d8:	cf070000 	svcgt	0x00070000
    27dc:	01000002 	tsteq	r0, r2
    27e0:	009098c5 	addseq	r9, r0, r5, asr #17
    27e4:	00007800 	andeq	r7, r0, r0, lsl #16
    27e8:	aa9c0100 	bge	fe702bf0 <__bss_end__+0xfe6f8e78>
    27ec:	08000003 	stmdaeq	r0, {r0, r1}
    27f0:	006e6970 	rsbeq	r6, lr, r0, ror r9
    27f4:	002cc501 	eoreq	ip, ip, r1, lsl #10
    27f8:	1aa60000 	bne	fe982800 <__bss_end__+0xfe978a88>
    27fc:	76080000 	strvc	r0, [r8], -r0
    2800:	2cc50100 	stfcse	f0, [r5], {0}
    2804:	e0000000 	and	r0, r0, r0
    2808:	1800001a 	stmdane	r0, {r1, r3, r4}
    280c:	0000013e 	andeq	r0, r0, lr, lsr r1
    2810:	000090ac 	andeq	r9, r0, ip, lsr #1
    2814:	00000030 	andeq	r0, r0, r0, lsr r0
    2818:	035fcc01 	cmpeq	pc, #256	; 0x100
    281c:	4a130000 	bmi	4c2824 <__bss_end__+0x4b8aac>
    2820:	1a000001 	bne	282c <_start-0x57d4>
    2824:	1900001b 	stmdbne	r0, {r0, r1, r3, r4}
    2828:	000090ac 	andeq	r9, r0, ip, lsr #1
    282c:	00000030 	andeq	r0, r0, r0, lsr r0
    2830:	00015514 	andeq	r5, r1, r4, lsl r5
    2834:	001b3b00 	andseq	r3, fp, r0, lsl #22
    2838:	01601400 	cmneq	r0, r0, lsl #8
    283c:	1b710000 	blne	1c42844 <__bss_end__+0x1c38acc>
    2840:	d80c0000 	stmdale	ip, {}	; <UNPREDICTABLE>
    2844:	af000090 	svcge	0x00000090
    2848:	0b000008 	bleq	2870 <_start-0x5790>
    284c:	31075101 	tstcc	r7, r1, lsl #2
    2850:	4f5001f3 	svcmi	0x005001f3
    2854:	0000241a 	andeq	r2, r0, sl, lsl r4
    2858:	01b01a00 	lslseq	r1, r0, #20
    285c:	90dc0000 	sbcsls	r0, ip, r0
    2860:	00340000 	eorseq	r0, r4, r0
    2864:	ce010000 	cdpgt	0, 0, cr0, cr1, cr0, {0}
    2868:	0001bc13 	andeq	fp, r1, r3, lsl ip
    286c:	001bb100 	andseq	fp, fp, r0, lsl #2
    2870:	90dc1900 	sbcsls	r1, ip, r0, lsl #18
    2874:	00340000 	eorseq	r0, r4, r0
    2878:	c7140000 	ldrgt	r0, [r4, -r0]
    287c:	d2000001 	andle	r0, r0, #1
    2880:	1400001b 	strne	r0, [r0], #-27
    2884:	000001d2 	ldrdeq	r0, [r0], -r2
    2888:	00001c08 	andeq	r1, r0, r8, lsl #24
    288c:	0091080c 	addseq	r0, r1, ip, lsl #16
    2890:	0008af00 	andeq	sl, r8, r0, lsl #30
    2894:	51010b00 	tstpl	r1, r0, lsl #22
    2898:	01f33107 	mvnseq	r3, r7, lsl #2
    289c:	241a4f50 	ldrcs	r4, [sl], #-3920	; 0xf50
    28a0:	00000000 	andeq	r0, r0, r0
    28a4:	00065807 	andeq	r5, r6, r7, lsl #16
    28a8:	10d10100 	sbcsne	r0, r1, r0, lsl #2
    28ac:	d8000091 	stmdale	r0, {r0, r4, r7}
    28b0:	01000000 	mrseq	r0, (UNDEF: 0)
    28b4:	00042f9c 	muleq	r4, ip, pc	; <UNPREDICTABLE>
    28b8:	69700800 	ldmdbvs	r0!, {fp}^
    28bc:	d101006e 	tstle	r1, lr, rrx
    28c0:	0000002c 	andeq	r0, r0, ip, lsr #32
    28c4:	00001c48 	andeq	r1, r0, r8, asr #24
    28c8:	0006b71b 	andeq	fp, r6, fp, lsl r7
    28cc:	b2d10100 	sbcslt	r0, r1, #0, 2
    28d0:	66000000 	strvs	r0, [r0], -r0
    28d4:	0900001c 	stmdbeq	r0, {r2, r3, r4}
    28d8:	000005ed 	andeq	r0, r0, sp, ror #11
    28dc:	0133d901 	teqeq	r3, r1, lsl #18
    28e0:	1c870000 	stcne	0, cr0, [r7], {0}
    28e4:	77090000 	strvc	r0, [r9, -r0]
    28e8:	01000007 	tsteq	r0, r7
    28ec:	00002cda 	ldrdeq	r2, [r0], -sl
    28f0:	001cdc00 	andseq	sp, ip, r0, lsl #24
    28f4:	06a50900 	strteq	r0, [r5], r0, lsl #18
    28f8:	e8010000 	stmda	r1, {}	; <UNPREDICTABLE>
    28fc:	0000002c 	andeq	r0, r0, ip, lsr #32
    2900:	00001ea8 	andeq	r1, r0, r8, lsr #29
    2904:	0091ac0a 	addseq	sl, r1, sl, lsl #24
    2908:	00088e00 	andeq	r8, r8, r0, lsl #28
    290c:	00041e00 	andeq	r1, r4, r0, lsl #28
    2910:	50010b00 	andpl	r0, r1, r0, lsl #22
    2914:	00007602 	andeq	r7, r0, r2, lsl #12
    2918:	0091dc0c 	addseq	sp, r1, ip, lsl #24
    291c:	0008af00 	andeq	sl, r8, r0, lsl #30
    2920:	50010b00 	andpl	r0, r1, r0, lsl #22
    2924:	00007602 	andeq	r7, r0, r2, lsl #12
    2928:	05961c00 	ldreq	r1, [r6, #3072]	; 0xc00
    292c:	05010000 	streq	r0, [r1, #-0]
    2930:	00006401 	andeq	r6, r0, r1, lsl #8
    2934:	0091e800 	addseq	lr, r1, r0, lsl #16
    2938:	00002c00 	andeq	r2, r0, r0, lsl #24
    293c:	639c0100 	orrsvs	r0, ip, #0, 2
    2940:	1d000004 	stcne	0, cr0, [r0, #-16]
    2944:	00000599 	muleq	r0, r9, r5
    2948:	2c010501 	cfstr32cs	mvfx0, [r1], {1}
    294c:	d9000000 	stmdble	r0, {}	; <UNPREDICTABLE>
    2950:	1700001e 	smladne	r0, lr, r0, r0
    2954:	000091f8 	strdeq	r9, [r0], -r8
    2958:	0000088e 	andeq	r0, r0, lr, lsl #17
    295c:	06431e00 	strbeq	r1, [r3], -r0, lsl #28
    2960:	14010000 	strne	r0, [r1], #-0
    2964:	00921401 	addseq	r1, r2, r1, lsl #8
    2968:	00008400 	andeq	r8, r0, r0, lsl #8
    296c:	279c0100 	ldrcs	r0, [ip, r0, lsl #2]
    2970:	1f000005 	svcne	0x00000005
    2974:	006e6970 	rsbeq	r6, lr, r0, ror r9
    2978:	2c011401 	cfstrscs	mvf1, [r1], {1}
    297c:	fa000000 	blx	2984 <_start-0x567c>
    2980:	2000001e 	andcs	r0, r0, lr, lsl r0
    2984:	000005bf 			; <UNDEFINED> instruction: 0x000005bf
    2988:	2c012601 	stccs	6, cr2, [r1], {1}
    298c:	26000000 	strcs	r0, [r0], -r0
    2990:	2100001f 	tstcs	r0, pc, lsl r0
    2994:	00009230 	andeq	r9, r0, r0, lsr r2
    2998:	0000001c 	andeq	r0, r0, ip, lsl r0
    299c:	000004c9 	andeq	r0, r0, r9, asr #9
    29a0:	0006a520 	andeq	sl, r6, r0, lsr #10
    29a4:	011d0100 	tsteq	sp, r0, lsl #2
    29a8:	0000002c 	andeq	r0, r0, ip, lsr #32
    29ac:	00001f44 	andeq	r1, r0, r4, asr #30
    29b0:	00923c17 	addseq	r3, r2, r7, lsl ip
    29b4:	00088e00 	andeq	r8, r8, r0, lsl #28
    29b8:	924c1700 	subls	r1, ip, #0, 14
    29bc:	08af0000 	stmiaeq	pc!, {}	; <UNPREDICTABLE>
    29c0:	21000000 	mrscs	r0, (UNDEF: 0)
    29c4:	00009250 	andeq	r9, r0, r0, asr r2
    29c8:	00000020 	andeq	r0, r0, r0, lsr #32
    29cc:	000004f9 	strdeq	r0, [r0], -r9
    29d0:	0006a520 	andeq	sl, r6, r0, lsr #10
    29d4:	01210100 	teqeq	r1, r0, lsl #2
    29d8:	0000002c 	andeq	r0, r0, ip, lsr #32
    29dc:	00001f62 	andeq	r1, r0, r2, ror #30
    29e0:	00925c17 	addseq	r5, r2, r7, lsl ip
    29e4:	00088e00 	andeq	r8, r8, r0, lsl #28
    29e8:	92701700 	rsbsls	r1, r0, #0, 14
    29ec:	08af0000 	stmiaeq	pc!, {}	; <UNPREDICTABLE>
    29f0:	17000000 	strne	r0, [r0, -r0]
    29f4:	00009228 	andeq	r9, r0, r8, lsr #4
    29f8:	000008cb 	andeq	r0, r0, fp, asr #17
    29fc:	00927417 	addseq	r7, r2, r7, lsl r4
    2a00:	0008cb00 	andeq	ip, r8, r0, lsl #22
    2a04:	92801700 	addls	r1, r0, #0, 14
    2a08:	088e0000 	stmeq	lr, {}	; <UNPREDICTABLE>
    2a0c:	8c170000 	ldchi	0, cr0, [r7], {-0}
    2a10:	af000092 	svcge	0x00000092
    2a14:	17000008 	strne	r0, [r0, -r8]
    2a18:	00009290 	muleq	r0, r0, r2
    2a1c:	000008cb 	andeq	r0, r0, fp, asr #17
    2a20:	06fb1e00 	ldrbteq	r1, [fp], r0, lsl #28
    2a24:	31010000 	mrscc	r0, (UNDEF: 1)
    2a28:	00929801 	addseq	r9, r2, r1, lsl #16
    2a2c:	00008400 	andeq	r8, r0, r0, lsl #8
    2a30:	eb9c0100 	bl	fe702e38 <__bss_end__+0xfe6f90c0>
    2a34:	1f000005 	svcne	0x00000005
    2a38:	006e6970 	rsbeq	r6, lr, r0, ror r9
    2a3c:	2c013101 	stfcss	f3, [r1], {1}
    2a40:	80000000 	andhi	r0, r0, r0
    2a44:	2000001f 	andcs	r0, r0, pc, lsl r0
    2a48:	000005bf 			; <UNDEFINED> instruction: 0x000005bf
    2a4c:	2c014201 	sfmcs	f4, 4, [r1], {1}
    2a50:	ac000000 	stcge	0, cr0, [r0], {-0}
    2a54:	2100001f 	tstcs	r0, pc, lsl r0
    2a58:	000092b4 			; <UNDEFINED> instruction: 0x000092b4
    2a5c:	0000001c 	andeq	r0, r0, ip, lsl r0
    2a60:	0000058d 	andeq	r0, r0, sp, lsl #11
    2a64:	0006a520 	andeq	sl, r6, r0, lsr #10
    2a68:	01390100 	teqeq	r9, r0, lsl #2
    2a6c:	0000002c 	andeq	r0, r0, ip, lsr #32
    2a70:	00001fca 	andeq	r1, r0, sl, asr #31
    2a74:	0092c017 	addseq	ip, r2, r7, lsl r0
    2a78:	00088e00 	andeq	r8, r8, r0, lsl #28
    2a7c:	92d01700 	sbcsls	r1, r0, #0, 14
    2a80:	08af0000 	stmiaeq	pc!, {}	; <UNPREDICTABLE>
    2a84:	21000000 	mrscs	r0, (UNDEF: 0)
    2a88:	000092d4 	ldrdeq	r9, [r0], -r4
    2a8c:	00000020 	andeq	r0, r0, r0, lsr #32
    2a90:	000005bd 			; <UNDEFINED> instruction: 0x000005bd
    2a94:	0006a520 	andeq	sl, r6, r0, lsr #10
    2a98:	013d0100 	teqeq	sp, r0, lsl #2
    2a9c:	0000002c 	andeq	r0, r0, ip, lsr #32
    2aa0:	00001fe8 	andeq	r1, r0, r8, ror #31
    2aa4:	0092e017 	addseq	lr, r2, r7, lsl r0
    2aa8:	00088e00 	andeq	r8, r8, r0, lsl #28
    2aac:	92f41700 	rscsls	r1, r4, #0, 14
    2ab0:	08af0000 	stmiaeq	pc!, {}	; <UNPREDICTABLE>
    2ab4:	17000000 	strne	r0, [r0, -r0]
    2ab8:	000092ac 	andeq	r9, r0, ip, lsr #5
    2abc:	000008cb 	andeq	r0, r0, fp, asr #17
    2ac0:	0092f817 	addseq	pc, r2, r7, lsl r8	; <UNPREDICTABLE>
    2ac4:	0008cb00 	andeq	ip, r8, r0, lsl #22
    2ac8:	93041700 	movwls	r1, #18176	; 0x4700
    2acc:	088e0000 	stmeq	lr, {}	; <UNPREDICTABLE>
    2ad0:	10170000 	andsne	r0, r7, r0
    2ad4:	af000093 	svcge	0x00000093
    2ad8:	17000008 	strne	r0, [r0, -r8]
    2adc:	00009314 	andeq	r9, r0, r4, lsl r3
    2ae0:	000008cb 	andeq	r0, r0, fp, asr #17
    2ae4:	055f1c00 	ldrbeq	r1, [pc, #-3072]	; 1eec <_start-0x6114>
    2ae8:	4c010000 	stcmi	0, cr0, [r1], {-0}
    2aec:	00006401 	andeq	r6, r0, r1, lsl #8
    2af0:	00931c00 	addseq	r1, r3, r0, lsl #24
    2af4:	00008400 	andeq	r8, r0, r0, lsl #8
    2af8:	919c0100 	orrsls	r0, ip, r0, lsl #2
    2afc:	1f000006 	svcne	0x00000006
    2b00:	006e6970 	rsbeq	r6, lr, r0, ror r9
    2b04:	2c014c01 	stccs	12, cr4, [r1], {1}
    2b08:	06000000 	streq	r0, [r0], -r0
    2b0c:	21000020 	tstcs	r0, r0, lsr #32
    2b10:	00009338 	andeq	r9, r0, r8, lsr r3
    2b14:	00000024 	andeq	r0, r0, r4, lsr #32
    2b18:	00000645 	andeq	r0, r0, r5, asr #12
    2b1c:	0005d620 	andeq	sp, r5, r0, lsr #12
    2b20:	01530100 	cmpeq	r3, r0, lsl #2
    2b24:	0000002c 	andeq	r0, r0, ip, lsr #32
    2b28:	00002048 	andeq	r2, r0, r8, asr #32
    2b2c:	00934417 	addseq	r4, r3, r7, lsl r4
    2b30:	00088e00 	andeq	r8, r8, r0, lsl #28
    2b34:	93541700 	cmpls	r4, #0, 14
    2b38:	08cb0000 	stmiaeq	fp, {}^	; <UNPREDICTABLE>
    2b3c:	21000000 	mrscs	r0, (UNDEF: 0)
    2b40:	0000935c 	andeq	r9, r0, ip, asr r3
    2b44:	0000002c 	andeq	r0, r0, ip, lsr #32
    2b48:	0000067e 	andeq	r0, r0, lr, ror r6
    2b4c:	0005d620 	andeq	sp, r5, r0, lsr #12
    2b50:	01560100 	cmpeq	r6, r0, lsl #2
    2b54:	0000002c 	andeq	r0, r0, ip, lsr #32
    2b58:	00002062 	andeq	r2, r0, r2, rrx
    2b5c:	00936817 	addseq	r6, r3, r7, lsl r8
    2b60:	00088e00 	andeq	r8, r8, r0, lsl #28
    2b64:	93741700 	cmnls	r4, #0, 14
    2b68:	08cb0000 	stmiaeq	fp, {}^	; <UNPREDICTABLE>
    2b6c:	80170000 	andshi	r0, r7, r0
    2b70:	cb000093 	blgt	2dc4 <_start-0x523c>
    2b74:	00000008 	andeq	r0, r0, r8
    2b78:	00933017 	addseq	r3, r3, r7, lsl r0
    2b7c:	0008cb00 	andeq	ip, r8, r0, lsl #22
    2b80:	938c1700 	orrls	r1, ip, #0, 14
    2b84:	08cb0000 	stmiaeq	fp, {}^	; <UNPREDICTABLE>
    2b88:	1e000000 	cdpne	0, 0, cr0, cr0, cr0, {0}
    2b8c:	00000678 	andeq	r0, r0, r8, ror r6
    2b90:	a0015f01 	andge	r5, r1, r1, lsl #30
    2b94:	58000093 	stmdapl	r0, {r0, r1, r4, r7}
    2b98:	01000000 	mrseq	r0, (UNDEF: 0)
    2b9c:	0006f69c 	muleq	r6, ip, r6
    2ba0:	69701f00 	ldmdbvs	r0!, {r8, r9, sl, fp, ip}^
    2ba4:	5f01006e 	svcpl	0x0001006e
    2ba8:	00002c01 	andeq	r2, r0, r1, lsl #24
    2bac:	00207500 	eoreq	r7, r0, r0, lsl #10
    2bb0:	93b41700 			; <UNDEFINED> instruction: 0x93b41700
    2bb4:	08cb0000 	stmiaeq	fp, {}^	; <UNPREDICTABLE>
    2bb8:	d00a0000 	andle	r0, sl, r0
    2bbc:	af000093 	svcge	0x00000093
    2bc0:	d6000008 	strle	r0, [r0], -r8
    2bc4:	0b000006 	bleq	2be4 <_start-0x541c>
    2bc8:	31045101 	tstcc	r4, r1, lsl #2
    2bcc:	00240074 	eoreq	r0, r4, r4, ror r0
    2bd0:	0093ec0a 	addseq	lr, r3, sl, lsl #24
    2bd4:	0008af00 	andeq	sl, r8, r0, lsl #30
    2bd8:	0006ec00 	andeq	lr, r6, r0, lsl #24
    2bdc:	51010b00 	tstpl	r1, r0, lsl #22
    2be0:	00743104 	rsbseq	r3, r4, r4, lsl #2
    2be4:	f0170024 			; <UNDEFINED> instruction: 0xf0170024
    2be8:	cb000093 	blgt	2e3c <_start-0x51c4>
    2bec:	00000008 	andeq	r0, r0, r8
    2bf0:	00063122 	andeq	r3, r6, r2, lsr #2
    2bf4:	33280100 	teqcc	r8, #0, 2
    2bf8:	05000001 	streq	r0, [r0, #-1]
    2bfc:	00962403 	addseq	r2, r6, r3, lsl #8
    2c00:	06ad2200 	strteq	r2, [sp], r0, lsl #4
    2c04:	29010000 	stmdbcs	r1, {}	; <UNPREDICTABLE>
    2c08:	00000133 	andeq	r0, r0, r3, lsr r1
    2c0c:	96200305 	strtls	r0, [r0], -r5, lsl #6
    2c10:	82220000 	eorhi	r0, r2, #0
    2c14:	01000007 	tsteq	r0, r7
    2c18:	0001332a 	andeq	r3, r1, sl, lsr #6
    2c1c:	1c030500 	cfstr32ne	mvfx0, [r3], {-0}
    2c20:	22000096 	andcs	r0, r0, #150	; 0x96
    2c24:	000005fd 	strdeq	r0, [r0], -sp
    2c28:	01332c01 	teqeq	r3, r1, lsl #24
    2c2c:	03050000 	movweq	r0, #20480	; 0x5000
    2c30:	000095c8 	andeq	r9, r0, r8, asr #11
    2c34:	00060522 	andeq	r0, r6, r2, lsr #10
    2c38:	332d0100 	teqcc	sp, #0, 2
    2c3c:	05000001 	streq	r0, [r0, #-1]
    2c40:	0095cc03 	addseq	ip, r5, r3, lsl #24
    2c44:	05792200 	ldrbeq	r2, [r9, #-512]!	; 0x200
    2c48:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
    2c4c:	00000133 	andeq	r0, r0, r3, lsr r1
    2c50:	95d00305 	ldrbls	r0, [r0, #773]	; 0x305
    2c54:	0d220000 	stceq	0, cr0, [r2, #-0]
    2c58:	01000006 	tsteq	r0, r6
    2c5c:	0001332f 	andeq	r3, r1, pc, lsr #6
    2c60:	d4030500 	strle	r0, [r3], #-1280	; 0x500
    2c64:	22000095 	andcs	r0, r0, #149	; 0x95
    2c68:	00000615 	andeq	r0, r0, r5, lsl r6
    2c6c:	01333001 	teqeq	r3, r1
    2c70:	03050000 	movweq	r0, #20480	; 0x5000
    2c74:	000095d8 	ldrdeq	r9, [r0], -r8
    2c78:	00061d22 	andeq	r1, r6, r2, lsr #26
    2c7c:	33310100 	teqcc	r1, #0, 2
    2c80:	05000001 	streq	r0, [r0, #-1]
    2c84:	0095dc03 	addseq	sp, r5, r3, lsl #24
    2c88:	05c82200 	strbeq	r2, [r8, #512]	; 0x200
    2c8c:	33010000 	movwcc	r0, #4096	; 0x1000
    2c90:	00000133 	andeq	r0, r0, r3, lsr r1
    2c94:	95e00305 	strbls	r0, [r0, #773]!	; 0x305
    2c98:	cf220000 	svcgt	0x00220000
    2c9c:	01000005 	tsteq	r0, r5
    2ca0:	00013334 	andeq	r3, r1, r4, lsr r3
    2ca4:	e4030500 	str	r0, [r3], #-1280	; 0x500
    2ca8:	22000095 	andcs	r0, r0, #149	; 0x95
    2cac:	00000581 	andeq	r0, r0, r1, lsl #11
    2cb0:	01333601 	teqeq	r3, r1, lsl #12
    2cb4:	03050000 	movweq	r0, #20480	; 0x5000
    2cb8:	000095e8 	andeq	r9, r0, r8, ror #11
    2cbc:	00063c22 	andeq	r3, r6, r2, lsr #24
    2cc0:	33370100 	teqcc	r7, #0, 2
    2cc4:	05000001 	streq	r0, [r0, #-1]
    2cc8:	0095ec03 	addseq	lr, r5, r3, lsl #24
    2ccc:	05df2200 	ldrbeq	r2, [pc, #512]	; 2ed4 <_start-0x512c>
    2cd0:	39010000 	stmdbcc	r1, {}	; <UNPREDICTABLE>
    2cd4:	00000133 	andeq	r0, r0, r3, lsr r1
    2cd8:	95f00305 	ldrbls	r0, [r0, #773]!	; 0x305
    2cdc:	e6220000 	strt	r0, [r2], -r0
    2ce0:	01000005 	tsteq	r0, r5
    2ce4:	0001333a 	andeq	r3, r1, sl, lsr r3
    2ce8:	f4030500 	vst3.8	{d0,d2,d4}, [r3], r0
    2cec:	22000095 	andcs	r0, r0, #149	; 0x95
    2cf0:	00000689 	andeq	r0, r0, r9, lsl #13
    2cf4:	0133f001 	teqeq	r3, r1
    2cf8:	03050000 	movweq	r0, #20480	; 0x5000
    2cfc:	00009618 	andeq	r9, r0, r8, lsl r6
    2d00:	00069722 	andeq	r9, r6, r2, lsr #14
    2d04:	33f10100 	mvnscc	r0, #0, 2
    2d08:	05000001 	streq	r0, [r0, #-1]
    2d0c:	0095f803 	addseq	pc, r5, r3, lsl #16
    2d10:	06bc2200 	ldrteq	r2, [ip], r0, lsl #4
    2d14:	f3010000 	vhadd.u8	d0, d1, d0
    2d18:	00000133 	andeq	r0, r0, r3, lsr r1
    2d1c:	96100305 	ldrls	r0, [r0], -r5, lsl #6
    2d20:	c3220000 	teqgt	r2, #0
    2d24:	01000006 	tsteq	r0, r6
    2d28:	000133f4 	strdeq	r3, [r1], -r4
    2d2c:	14030500 	strne	r0, [r3], #-1280	; 0x500
    2d30:	22000096 	andcs	r0, r0, #150	; 0x96
    2d34:	0000066a 	andeq	r0, r0, sl, ror #12
    2d38:	0133f601 	teqeq	r3, r1, lsl #12
    2d3c:	03050000 	movweq	r0, #20480	; 0x5000
    2d40:	000095fc 	strdeq	r9, [r0], -ip
    2d44:	00067122 	andeq	r7, r6, r2, lsr #2
    2d48:	33f70100 	mvnscc	r0, #0, 2
    2d4c:	05000001 	streq	r0, [r0, #-1]
    2d50:	00960003 	addseq	r0, r6, r3
    2d54:	06d62200 	ldrbeq	r2, [r6], r0, lsl #4
    2d58:	f9010000 			; <UNDEFINED> instruction: 0xf9010000
    2d5c:	00000133 	andeq	r0, r0, r3, lsr r1
    2d60:	96080305 	strls	r0, [r8], -r5, lsl #6
    2d64:	dd220000 	stcle	0, cr0, [r2, #-0]
    2d68:	01000006 	tsteq	r0, r6
    2d6c:	000133fa 	strdeq	r3, [r1], -sl
    2d70:	0c030500 	cfstr32eq	mvfx0, [r3], {-0}
    2d74:	22000096 	andcs	r0, r0, #150	; 0x96
    2d78:	00000588 	andeq	r0, r0, r8, lsl #11
    2d7c:	0133fc01 	teqeq	r3, r1, lsl #24
    2d80:	03050000 	movweq	r0, #20480	; 0x5000
    2d84:	00009604 	andeq	r9, r0, r4, lsl #12
    2d88:	0006f523 	andeq	pc, r6, r3, lsr #10
    2d8c:	2c200100 	stfcss	f0, [r0], #-0
    2d90:	a3000000 	movwge	r0, #0
    2d94:	24000008 	strcs	r0, [r0], #-8
    2d98:	000008a3 	andeq	r0, r0, r3, lsr #17
    2d9c:	a9040d00 	stmdbge	r4, {r8, sl, fp}
    2da0:	25000008 	strcs	r0, [r0, #-8]
    2da4:	000008ae 	andeq	r0, r0, lr, lsr #17
    2da8:	05732726 	ldrbeq	r2, [r3, #-1830]!	; 0x726
    2dac:	1e010000 	cdpne	0, 0, cr0, cr1, cr0, {0}
    2db0:	000008c5 	andeq	r0, r0, r5, asr #17
    2db4:	0008c524 	andeq	ip, r8, r4, lsr #10
    2db8:	002c2400 	eoreq	r2, ip, r0, lsl #8
    2dbc:	0d000000 	stceq	0, cr0, [r0, #-0]
    2dc0:	0008ae04 	andeq	sl, r8, r4, lsl #28
    2dc4:	06252800 	strteq	r2, [r5], -r0, lsl #16
    2dc8:	84030000 	strhi	r0, [r3], #-0
    2dcc:	0003ff00 	andeq	pc, r3, r0, lsl #30
    2dd0:	73000400 	movwvc	r0, #1024	; 0x400
    2dd4:	0400000e 	streq	r0, [r0], #-14
    2dd8:	00002901 	andeq	r2, r0, r1, lsl #18
    2ddc:	02920100 	addseq	r0, r2, #0, 2
    2de0:	03450000 	movteq	r0, #20480	; 0x5000
    2de4:	945c0000 	ldrbls	r0, [ip], #-0
    2de8:	01540000 	cmpeq	r4, r0
    2dec:	0d470000 	stcleq	0, cr0, [r7, #-0]
    2df0:	04020000 	streq	r0, [r2], #-0
    2df4:	746e6905 	strbtvc	r6, [lr], #-2309	; 0x905
    2df8:	07040300 	streq	r0, [r4, -r0, lsl #6]
    2dfc:	00000100 	andeq	r0, r0, r0, lsl #2
    2e00:	aa060103 	bge	183214 <__bss_end__+0x17949c>
    2e04:	03000000 	movweq	r0, #0
    2e08:	01310502 	teqeq	r1, r2, lsl #10
    2e0c:	04030000 	streq	r0, [r3], #-0
    2e10:	00012805 	andeq	r2, r1, r5, lsl #16
    2e14:	05080300 	streq	r0, [r8, #-768]	; 0x300
    2e18:	00000123 	andeq	r0, r0, r3, lsr #2
    2e1c:	a8080103 	stmdage	r8, {r0, r1, r8}
    2e20:	03000000 	movweq	r0, #0
    2e24:	00cc0702 	sbceq	r0, ip, r2, lsl #14
    2e28:	04030000 	streq	r0, [r3], #-0
    2e2c:	0000fb07 	andeq	pc, r0, r7, lsl #22
    2e30:	07080300 	streq	r0, [r8, -r0, lsl #6]
    2e34:	000000f6 	strdeq	r0, [r0], -r6
    2e38:	1a070403 	bne	1c3e4c <__bss_end__+0x1ba0d4>
    2e3c:	03000001 	movweq	r0, #1
    2e40:	00b10801 	adcseq	r0, r1, r1, lsl #16
    2e44:	01040000 	mrseq	r0, (UNDEF: 4)
    2e48:	00b20c02 	adcseq	r0, r2, r2, lsl #24
    2e4c:	a2050000 	andge	r0, r5, #0
    2e50:	00000005 	andeq	r0, r0, r5
    2e54:	0006e405 	andeq	lr, r6, r5, lsl #8
    2e58:	1d050100 	stfnes	f0, [r5, #-0]
    2e5c:	04000007 	streq	r0, [r0], #-7
    2e60:	00072c05 	andeq	r2, r7, r5, lsl #24
    2e64:	3b050500 	blcc	14426c <__bss_end__+0x13a4f4>
    2e68:	06000007 	streq	r0, [r0], -r7
    2e6c:	00074a05 	andeq	r4, r7, r5, lsl #20
    2e70:	59050700 	stmdbpl	r5, {r8, r9, sl}
    2e74:	03000007 	movweq	r0, #7
    2e78:	00076805 	andeq	r6, r7, r5, lsl #16
    2e7c:	06000200 	streq	r0, [r0], -r0, lsl #4
    2e80:	00000711 	andeq	r0, r0, r1, lsl r7
    2e84:	00791502 	rsbseq	r1, r9, r2, lsl #10
    2e88:	b8070000 	stmdalt	r7, {}	; <UNPREDICTABLE>
    2e8c:	01000007 	tsteq	r0, r7
    2e90:	00002557 	andeq	r2, r0, r7, asr r5
    2e94:	00945c00 	addseq	r5, r4, r0, lsl #24
    2e98:	00001c00 	andeq	r1, r0, r0, lsl #24
    2e9c:	e09c0100 	adds	r0, ip, r0, lsl #2
    2ea0:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
    2ea4:	0000946c 	andeq	r9, r0, ip, ror #8
    2ea8:	000003a8 	andeq	r0, r0, r8, lsr #7
    2eac:	009e0900 	addseq	r0, lr, r0, lsl #18
    2eb0:	37010000 	strcc	r0, [r1, -r0]
    2eb4:	00009478 	andeq	r9, r0, r8, ror r4
    2eb8:	0000009c 	muleq	r0, ip, r0
    2ebc:	01e69c01 	mvneq	r9, r1, lsl #24
    2ec0:	80080000 	andhi	r0, r8, r0
    2ec4:	c9000094 	stmdbgt	r0, {r2, r4, r7}
    2ec8:	0a000003 	beq	2edc <_start-0x5124>
    2ecc:	0000948c 	andeq	r9, r0, ip, lsl #9
    2ed0:	000003d0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    2ed4:	00000116 	andeq	r0, r0, r6, lsl r1
    2ed8:	0151010b 	cmpeq	r1, fp, lsl #2
    2edc:	50010b32 	andpl	r0, r1, r2, lsr fp
    2ee0:	0a003e01 	beq	126ec <__bss_end__+0x8974>
    2ee4:	00009498 	muleq	r0, r8, r4
    2ee8:	000003d0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    2eec:	0000012e 	andeq	r0, r0, lr, lsr #2
    2ef0:	0151010b 	cmpeq	r1, fp, lsl #2
    2ef4:	50010b32 	andpl	r0, r1, r2, lsr fp
    2ef8:	08003f01 	stmdaeq	r0, {r0, r8, r9, sl, fp, ip, sp}
    2efc:	0000949c 	muleq	r0, ip, r4
    2f00:	000003c9 	andeq	r0, r0, r9, asr #7
    2f04:	0094ac0a 	addseq	sl, r4, sl, lsl #24
    2f08:	0003a800 	andeq	sl, r3, r0, lsl #16
    2f0c:	00014b00 	andeq	r4, r1, r0, lsl #22
    2f10:	50010b00 	andpl	r0, r1, r0, lsl #22
    2f14:	00007502 	andeq	r7, r0, r2, lsl #10
    2f18:	0094b80a 	addseq	fp, r4, sl, lsl #16
    2f1c:	0003e600 	andeq	lr, r3, r0, lsl #12
    2f20:	00015f00 	andeq	r5, r1, r0, lsl #30
    2f24:	50010b00 	andpl	r0, r1, r0, lsl #22
    2f28:	00007502 	andeq	r7, r0, r2, lsl #10
    2f2c:	0094bc08 	addseq	fp, r4, r8, lsl #24
    2f30:	0003c900 	andeq	ip, r3, r0, lsl #18
    2f34:	94c80a00 	strbls	r0, [r8], #2560	; 0xa00
    2f38:	03e60000 	mvneq	r0, #0
    2f3c:	017b0000 	cmneq	fp, r0
    2f40:	010b0000 	mrseq	r0, (UNDEF: 11)
    2f44:	00300151 	eorseq	r0, r0, r1, asr r1
    2f48:	0094d40a 	addseq	sp, r4, sl, lsl #8
    2f4c:	0003e600 	andeq	lr, r3, r0, lsl #12
    2f50:	00018e00 	andeq	r8, r1, r0, lsl #28
    2f54:	51010b00 	tstpl	r1, r0, lsl #22
    2f58:	0a003001 	beq	ef64 <__bss_end__+0x51ec>
    2f5c:	000094e0 	andeq	r9, r0, r0, ror #9
    2f60:	000003e6 	andeq	r0, r0, r6, ror #7
    2f64:	000001a1 	andeq	r0, r0, r1, lsr #3
    2f68:	0151010b 	cmpeq	r1, fp, lsl #2
    2f6c:	ec0a0036 	stc	0, cr0, [sl], {54}	; 0x36
    2f70:	e6000094 			; <UNDEFINED> instruction: 0xe6000094
    2f74:	b4000003 	strlt	r0, [r0], #-3
    2f78:	0b000001 	bleq	2f84 <_start-0x507c>
    2f7c:	33015101 	movwcc	r5, #4353	; 0x1101
    2f80:	94f80a00 	ldrbtls	r0, [r8], #2560	; 0xa00
    2f84:	03e60000 	mvneq	r0, #0
    2f88:	01c90000 	biceq	r0, r9, r0
    2f8c:	010b0000 	mrseq	r0, (UNDEF: 11)
    2f90:	0e0a0351 	mcreq	3, 0, r0, cr10, cr1, {2}
    2f94:	040a0001 	streq	r0, [sl], #-1
    2f98:	e6000095 			; <UNDEFINED> instruction: 0xe6000095
    2f9c:	dc000003 	stcle	0, cr0, [r0], {3}
    2fa0:	0b000001 	bleq	2fac <_start-0x5054>
    2fa4:	33015101 	movwcc	r5, #4353	; 0x1101
    2fa8:	95080800 	strls	r0, [r8, #-2048]	; 0x800
    2fac:	03c90000 	biceq	r0, r9, #0
    2fb0:	0c000000 	stceq	0, cr0, [r0], {-0}
    2fb4:	00000225 	andeq	r0, r0, r5, lsr #4
    2fb8:	00255d01 	eoreq	r5, r5, r1, lsl #26
    2fbc:	95140000 	ldrls	r0, [r4, #-0]
    2fc0:	00280000 	eoreq	r0, r8, r0
    2fc4:	9c010000 	stcls	0, cr0, [r1], {-0}
    2fc8:	00000212 	andeq	r0, r0, r2, lsl r2
    2fcc:	00951c08 	addseq	r1, r5, r8, lsl #24
    2fd0:	0000bd00 	andeq	fp, r0, r0, lsl #26
    2fd4:	95300800 	ldrls	r0, [r0, #-2048]!	; 0x800
    2fd8:	03a80000 			; <UNDEFINED> instruction: 0x03a80000
    2fdc:	0c000000 	stceq	0, cr0, [r0], {-0}
    2fe0:	00000802 	andeq	r0, r0, r2, lsl #16
    2fe4:	00256401 	eoreq	r6, r5, r1, lsl #8
    2fe8:	953c0000 	ldrls	r0, [ip, #-0]!
    2fec:	001c0000 	andseq	r0, ip, r0
    2ff0:	9c010000 	stcls	0, cr0, [r1], {-0}
    2ff4:	00000235 	andeq	r0, r0, r5, lsr r2
    2ff8:	00954c08 	addseq	r4, r5, r8, lsl #24
    2ffc:	0003a800 	andeq	sl, r3, r0, lsl #16
    3000:	55090000 	strpl	r0, [r9, #-0]
    3004:	01000002 	tsteq	r0, r2
    3008:	0095586a 	addseq	r5, r5, sl, ror #16
    300c:	00002c00 	andeq	r2, r0, r0, lsl #24
    3010:	719c0100 	orrsvc	r0, ip, r0, lsl #2
    3014:	0d000002 	stceq	0, cr0, [r0, #-8]
    3018:	6a010063 	bvs	431ac <__bss_end__+0x39434>
    301c:	0000002c 	andeq	r0, r0, ip, lsr #32
    3020:	000020a1 	andeq	r2, r0, r1, lsr #1
    3024:	00956408 	addseq	r6, r5, r8, lsl #8
    3028:	00021200 	andeq	r1, r2, r0, lsl #4
    302c:	957c0e00 	ldrbls	r0, [ip, #-3584]!	; 0xe00
    3030:	03e60000 	mvneq	r0, #0
    3034:	010b0000 	mrseq	r0, (UNDEF: 11)
    3038:	00740251 	rsbseq	r0, r4, r1, asr r2
    303c:	d60c0000 	strle	r0, [ip], -r0
    3040:	01000007 	tsteq	r0, r7
    3044:	00002574 	andeq	r2, r0, r4, ror r5
    3048:	00958400 	addseq	r8, r5, r0, lsl #8
    304c:	00000c00 	andeq	r0, r0, r0, lsl #24
    3050:	949c0100 	ldrls	r0, [ip], #256	; 0x100
    3054:	08000002 	stmdaeq	r0, {r1}
    3058:	0000958c 	andeq	r9, r0, ip, lsl #11
    305c:	000000bd 	strheq	r0, [r0], -sp
    3060:	08710c00 	ldmdaeq	r1!, {sl, fp}^
    3064:	78010000 	stmdavc	r1, {}	; <UNPREDICTABLE>
    3068:	00000025 	andeq	r0, r0, r5, lsr #32
    306c:	00009590 	muleq	r0, r0, r5
    3070:	00000020 	andeq	r0, r0, r0, lsr #32
    3074:	02c09c01 	sbceq	r9, r0, #256	; 0x100
    3078:	98080000 	stmdals	r8, {}	; <UNPREDICTABLE>
    307c:	71000095 	swpvc	r0, r5, [r0]	; <UNPREDICTABLE>
    3080:	08000002 	stmdaeq	r0, {r1}
    3084:	000095a4 	andeq	r9, r0, r4, lsr #11
    3088:	000001e6 	andeq	r0, r0, r6, ror #3
    308c:	081c0f00 	ldmdaeq	ip, {r8, r9, sl, fp}
    3090:	16010000 	strne	r0, [r1], -r0
    3094:	000002d1 	ldrdeq	r0, [r0], -r1
    3098:	96580305 	ldrbls	r0, [r8], -r5, lsl #6
    309c:	04100000 	ldreq	r0, [r0], #-0
    30a0:	000002d7 	ldrdeq	r0, [r0], -r7
    30a4:	00002c11 	andeq	r2, r0, r1, lsl ip
    30a8:	08100f00 	ldmdaeq	r0, {r8, r9, sl, fp}
    30ac:	17010000 	strne	r0, [r1, -r0]
    30b0:	000002d1 	ldrdeq	r0, [r0], -r1
    30b4:	962c0305 	strtls	r0, [ip], -r5, lsl #6
    30b8:	9b0f0000 	blls	3c30c0 <__bss_end__+0x3b9348>
    30bc:	01000007 	tsteq	r0, r7
    30c0:	0002d11a 	andeq	sp, r2, sl, lsl r1
    30c4:	44030500 	strmi	r0, [r3], #-1280	; 0x500
    30c8:	0f000096 	svceq	0x00000096
    30cc:	000007e4 	andeq	r0, r0, r4, ror #15
    30d0:	02d11b01 	sbcseq	r1, r1, #1024	; 0x400
    30d4:	03050000 	movweq	r0, #20480	; 0x5000
    30d8:	00009634 	andeq	r9, r0, r4, lsr r6
    30dc:	0007f30f 	andeq	pc, r7, pc, lsl #6
    30e0:	d11c0100 	tstle	ip, r0, lsl #2
    30e4:	05000002 	streq	r0, [r0, #-2]
    30e8:	00963803 	addseq	r3, r6, r3, lsl #16
    30ec:	08530f00 	ldmdaeq	r3, {r8, r9, sl, fp}^
    30f0:	1d010000 	stcne	0, cr0, [r1, #-0]
    30f4:	000002d1 	ldrdeq	r0, [r0], -r1
    30f8:	963c0305 	ldrtls	r0, [ip], -r5, lsl #6
    30fc:	8c0f0000 	stchi	0, cr0, [pc], {-0}
    3100:	01000007 	tsteq	r0, r7
    3104:	0002d11e 	andeq	sp, r2, lr, lsl r1
    3108:	54030500 	strpl	r0, [r3], #-1280	; 0x500
    310c:	0f000096 	svceq	0x00000096
    3110:	00000862 	andeq	r0, r0, r2, ror #16
    3114:	02d11f01 	sbcseq	r1, r1, #1, 30
    3118:	03050000 	movweq	r0, #20480	; 0x5000
    311c:	00009628 	andeq	r9, r0, r8, lsr #12
    3120:	0007a90f 	andeq	sl, r7, pc, lsl #18
    3124:	d1200100 	teqle	r0, r0, lsl #2
    3128:	05000002 	streq	r0, [r0, #-2]
    312c:	00965003 	addseq	r5, r6, r3
    3130:	08440f00 	stmdaeq	r4, {r8, r9, sl, fp}^
    3134:	21010000 	mrscs	r0, (UNDEF: 1)
    3138:	000002d1 	ldrdeq	r0, [r0], -r1
    313c:	964c0305 	strbls	r0, [ip], -r5, lsl #6
    3140:	c60f0000 	strgt	r0, [pc], -r0
    3144:	01000007 	tsteq	r0, r7
    3148:	0002d122 	andeq	sp, r2, r2, lsr #2
    314c:	30030500 	andcc	r0, r3, r0, lsl #10
    3150:	0f000096 	svceq	0x00000096
    3154:	00000834 	andeq	r0, r0, r4, lsr r8
    3158:	02d12301 	sbcseq	r2, r1, #67108864	; 0x4000000
    315c:	03050000 	movweq	r0, #20480	; 0x5000
    3160:	00009648 	andeq	r9, r0, r8, asr #12
    3164:	0008240f 	andeq	r2, r8, pc, lsl #8
    3168:	d1240100 	teqle	r4, r0, lsl #2
    316c:	05000002 	streq	r0, [r0, #-2]
    3170:	00964003 	addseq	r4, r6, r3
    3174:	06f51200 	ldrbteq	r1, [r5], r0, lsl #4
    3178:	a1030000 	mrsge	r0, (UNDEF: 3)
    317c:	0000002c 	andeq	r0, r0, ip, lsr #32
    3180:	000003bd 			; <UNDEFINED> instruction: 0x000003bd
    3184:	0003bd13 	andeq	fp, r3, r3, lsl sp
    3188:	04100000 	ldreq	r0, [r0], #-0
    318c:	000003c3 	andeq	r0, r0, r3, asr #7
    3190:	0003c814 	andeq	ip, r3, r4, lsl r8
    3194:	25161500 	ldrcs	r1, [r6, #-1280]	; 0x500
    3198:	03000006 	movweq	r0, #6
    319c:	06581784 	ldrbeq	r1, [r8], -r4, lsl #15
    31a0:	19020000 	stmdbne	r2, {}	; <UNPREDICTABLE>
    31a4:	000003e6 	andeq	r0, r0, r6, ror #7
    31a8:	00002c13 	andeq	r2, r0, r3, lsl ip
    31ac:	00b21300 	adcseq	r1, r2, r0, lsl #6
    31b0:	17000000 	strne	r0, [r0, -r0]
    31b4:	00000573 	andeq	r0, r0, r3, ror r5
    31b8:	03fc9503 	mvnseq	r9, #12582912	; 0xc00000
    31bc:	fc130000 	ldc2	0, cr0, [r3], {-0}
    31c0:	13000003 	movwne	r0, #3
    31c4:	0000002c 	andeq	r0, r0, ip, lsr #32
    31c8:	c8041000 	stmdagt	r4, {ip}
    31cc:	00000003 	andeq	r0, r0, r3
    31d0:	000000e0 	andeq	r0, r0, r0, ror #1
    31d4:	0fbb0004 	svceq	0x00bb0004
    31d8:	01040000 	mrseq	r0, (UNDEF: 4)
    31dc:	00000029 	andeq	r0, r0, r9, lsr #32
    31e0:	00089201 	andeq	r9, r8, r1, lsl #4
    31e4:	00034500 	andeq	r4, r3, r0, lsl #10
    31e8:	0095b000 	addseq	fp, r5, r0
    31ec:	00001400 	andeq	r1, r0, r0, lsl #8
    31f0:	000dc200 	andeq	ip, sp, r0, lsl #4
    31f4:	05040200 	streq	r0, [r4, #-512]	; 0x200
    31f8:	00746e69 	rsbseq	r6, r4, r9, ror #28
    31fc:	00070403 	andeq	r0, r7, r3, lsl #8
    3200:	03000001 	movweq	r0, #1
    3204:	00aa0601 	adceq	r0, sl, r1, lsl #12
    3208:	02030000 	andeq	r0, r3, #0
    320c:	00013105 	andeq	r3, r1, r5, lsl #2
    3210:	05040300 	streq	r0, [r4, #-768]	; 0x300
    3214:	00000128 	andeq	r0, r0, r8, lsr #2
    3218:	23050803 	movwcs	r0, #22531	; 0x5803
    321c:	03000001 	movweq	r0, #1
    3220:	00a80801 	adceq	r0, r8, r1, lsl #16
    3224:	02030000 	andeq	r0, r3, #0
    3228:	0000cc07 	andeq	ip, r0, r7, lsl #24
    322c:	07040300 	streq	r0, [r4, -r0, lsl #6]
    3230:	000000fb 	strdeq	r0, [r0], -fp
    3234:	f6070803 			; <UNDEFINED> instruction: 0xf6070803
    3238:	03000000 	movweq	r0, #0
    323c:	011a0704 	tsteq	sl, r4, lsl #14
    3240:	01030000 	mrseq	r0, (UNDEF: 3)
    3244:	0000b108 	andeq	fp, r0, r8, lsl #2
    3248:	08810400 	stmeq	r1, {sl}
    324c:	03010000 	movweq	r0, #4096	; 0x1000
    3250:	00000025 	andeq	r0, r0, r5, lsr #32
    3254:	000095b0 			; <UNDEFINED> instruction: 0x000095b0
    3258:	00000014 	andeq	r0, r0, r4, lsl r0
    325c:	00b09c01 	adcseq	r9, r0, r1, lsl #24
    3260:	63050000 	movwvs	r0, #20480	; 0x5000
    3264:	25030100 	strcs	r0, [r3, #-256]	; 0x100
    3268:	bf000000 	svclt	0x00000000
    326c:	06000020 	streq	r0, [r0], -r0, lsr #32
    3270:	000095bc 			; <UNDEFINED> instruction: 0x000095bc
    3274:	000000d6 	ldrdeq	r0, [r0], -r6
    3278:	02500107 	subseq	r0, r0, #-1073741823	; 0xc0000001
    327c:	00000074 	andeq	r0, r0, r4, ror r0
    3280:	00002508 	andeq	r2, r0, r8, lsl #10
    3284:	0000bf00 	andeq	fp, r0, r0, lsl #30
    3288:	00250900 	eoreq	r0, r5, r0, lsl #18
    328c:	0a000000 	beq	3294 <_start-0x4d6c>
    3290:	000003a3 	andeq	r0, r0, r3, lsr #7
    3294:	00d00601 	sbcseq	r0, r0, r1, lsl #12
    3298:	03050000 	movweq	r0, #20480	; 0x5000
    329c:	0000965c 	andeq	r9, r0, ip, asr r6
    32a0:	00b0040b 	adcseq	r0, r0, fp, lsl #8
    32a4:	550c0000 	strpl	r0, [ip, #-0]
    32a8:	02000002 	andeq	r0, r0, #2
    32ac:	002c093a 	eoreq	r0, ip, sl, lsr r9
    32b0:	00000000 	andeq	r0, r0, r0

Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
       0:	25011101 	strcs	r1, [r1, #-257]	; 0x101
       4:	030b130e 	movweq	r1, #45838	; 0xb30e
       8:	110e1b0e 	tstne	lr, lr, lsl #22
       c:	10061201 	andne	r1, r6, r1, lsl #4
      10:	02000017 	andeq	r0, r0, #23
      14:	0b0b0024 	bleq	2c00ac <__bss_end__+0x2b6334>
      18:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
      1c:	16030000 	strne	r0, [r3], -r0
      20:	3a0e0300 	bcc	380c28 <__bss_end__+0x376eb0>
      24:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
      28:	04000013 	streq	r0, [r0], #-19
      2c:	0b0b0024 	bleq	2c00c4 <__bss_end__+0x2b634c>
      30:	0e030b3e 	vmoveq.16	d3[0], r0
      34:	0f050000 	svceq	0x00050000
      38:	490b0b00 	stmdbmi	fp, {r8, r9, fp}
      3c:	06000013 			; <UNDEFINED> instruction: 0x06000013
      40:	13490026 	movtne	r0, #36902	; 0x9026
      44:	01070000 	mrseq	r0, (UNDEF: 7)
      48:	01134901 	tsteq	r3, r1, lsl #18
      4c:	08000013 	stmdaeq	r0, {r0, r1, r4}
      50:	13490021 	movtne	r0, #36897	; 0x9021
      54:	00000b2f 	andeq	r0, r0, pc, lsr #22
      58:	0b011309 	bleq	44c84 <__bss_end__+0x3af0c>
      5c:	3b0b3a0b 	blcc	2ce890 <__bss_end__+0x2c4b18>
      60:	0013010b 	andseq	r0, r3, fp, lsl #2
      64:	000d0a00 	andeq	r0, sp, r0, lsl #20
      68:	0b3a0803 	bleq	e8207c <__bss_end__+0xe78304>
      6c:	13490b3b 	movtne	r0, #39739	; 0x9b3b
      70:	00000b38 	andeq	r0, r0, r8, lsr fp
      74:	03000d0b 	movweq	r0, #3339	; 0xd0b
      78:	3b0b3a0e 	blcc	2ce8b8 <__bss_end__+0x2c4b40>
      7c:	3813490b 	ldmdacc	r3, {r0, r1, r3, r8, fp, lr}
      80:	0c00000b 	stceq	0, cr0, [r0], {11}
      84:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
      88:	0b3a0e03 	bleq	e8389c <__bss_end__+0xe79b24>
      8c:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
      90:	06120111 			; <UNDEFINED> instruction: 0x06120111
      94:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
      98:	00130119 	andseq	r0, r3, r9, lsl r1
      9c:	00340d00 	eorseq	r0, r4, r0, lsl #26
      a0:	0b3a0803 	bleq	e820b4 <__bss_end__+0xe7833c>
      a4:	13490b3b 	movtne	r0, #39739	; 0x9b3b
      a8:	00001802 	andeq	r1, r0, r2, lsl #16
      ac:	0300340e 	movweq	r3, #1038	; 0x40e
      b0:	3413490e 	ldrcc	r4, [r3], #-2318	; 0x90e
      b4:	00180219 	andseq	r0, r8, r9, lsl r2
      b8:	010b0f00 	tsteq	fp, r0, lsl #30
      bc:	06120111 			; <UNDEFINED> instruction: 0x06120111
      c0:	00001301 	andeq	r1, r0, r1, lsl #6
      c4:	03003410 	movweq	r3, #1040	; 0x410
      c8:	3b0b3a08 	blcc	2ce8f0 <__bss_end__+0x2c4b78>
      cc:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
      d0:	11000017 	tstne	r0, r7, lsl r0
      d4:	1755010b 	ldrbne	r0, [r5, -fp, lsl #2]
      d8:	34120000 	ldrcc	r0, [r2], #-0
      dc:	3a0e0300 	bcc	380ce4 <__bss_end__+0x376f6c>
      e0:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
      e4:	00170213 	andseq	r0, r7, r3, lsl r2
      e8:	82891300 	addhi	r1, r9, #0, 6
      ec:	01110101 	tsteq	r1, r1, lsl #2
      f0:	13011331 	movwne	r1, #4913	; 0x1331
      f4:	8a140000 	bhi	5000fc <__bss_end__+0x4f6384>
      f8:	02000182 	andeq	r0, r0, #-2147483616	; 0x80000020
      fc:	18429118 	stmdane	r2, {r3, r4, r8, ip, pc}^
     100:	89150000 	ldmdbhi	r5, {}	; <UNPREDICTABLE>
     104:	11000182 	smlabbne	r0, r2, r1, r0
     108:	00133101 	andseq	r3, r3, r1, lsl #2
     10c:	82891600 	addhi	r1, r9, #0, 12
     110:	01110101 	tsteq	r1, r1, lsl #2
     114:	00001331 	andeq	r1, r0, r1, lsr r3
     118:	49002117 	stmdbmi	r0, {r0, r1, r2, r4, r8, sp}
     11c:	00052f13 	andeq	r2, r5, r3, lsl pc
     120:	012e1800 	teqeq	lr, r0, lsl #16
     124:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
     128:	0b3b0b3a 	bleq	ec2e18 <__bss_end__+0xeb90a0>
     12c:	13491927 	movtne	r1, #39207	; 0x9927
     130:	1301193c 	movwne	r1, #6460	; 0x193c
     134:	05190000 	ldreq	r0, [r9, #-0]
     138:	00134900 	andseq	r4, r3, r0, lsl #18
     13c:	00181a00 	andseq	r1, r8, r0, lsl #20
     140:	2e1b0000 	cdpcs	0, 1, cr0, cr11, cr0, {0}
     144:	03193f00 	tsteq	r9, #0, 30
     148:	3b0b3a0e 	blcc	2ce988 <__bss_end__+0x2c4c10>
     14c:	3c19270b 	ldccc	7, cr2, [r9], {11}
     150:	1c000019 	stcne	0, cr0, [r0], {25}
     154:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
     158:	0b3a0e03 	bleq	e8396c <__bss_end__+0xe79bf4>
     15c:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
     160:	1301193c 	movwne	r1, #6460	; 0x193c
     164:	2e1d0000 	cdpcs	0, 1, cr0, cr13, cr0, {0}
     168:	03193f01 	tsteq	r9, #1, 30
     16c:	3b0b3a0e 	blcc	2ce9ac <__bss_end__+0x2c4c34>
     170:	4919270b 	ldmdbmi	r9, {r0, r1, r3, r8, r9, sl, sp}
     174:	00193c13 	andseq	r3, r9, r3, lsl ip
     178:	11010000 	mrsne	r0, (UNDEF: 1)
     17c:	130e2501 	movwne	r2, #58625	; 0xe501
     180:	1b0e030b 	blne	380db4 <__bss_end__+0x37703c>
     184:	1201110e 	andne	r1, r1, #-2147483645	; 0x80000003
     188:	00171006 	andseq	r1, r7, r6
     18c:	00240200 	eoreq	r0, r4, r0, lsl #4
     190:	0b3e0b0b 	bleq	f82dc4 <__bss_end__+0xf7904c>
     194:	00000803 	andeq	r0, r0, r3, lsl #16
     198:	0b002403 	bleq	91ac <gpio_set_function+0x9c>
     19c:	030b3e0b 	movweq	r3, #48651	; 0xbe0b
     1a0:	0400000e 	streq	r0, [r0], #-14
     1a4:	0e030016 	mcreq	0, 0, r0, cr3, cr6, {0}
     1a8:	0b3b0b3a 	bleq	ec2e98 <__bss_end__+0xeb9120>
     1ac:	00001349 	andeq	r1, r0, r9, asr #6
     1b0:	0b000f05 	bleq	3dcc <_start-0x4234>
     1b4:	0600000b 	streq	r0, [r0], -fp
     1b8:	0b0b000f 	bleq	2c01fc <__bss_end__+0x2b6484>
     1bc:	00001349 	andeq	r1, r0, r9, asr #6
     1c0:	49002607 	stmdbmi	r0, {r0, r1, r2, r9, sl, sp}
     1c4:	08000013 	stmdaeq	r0, {r0, r1, r4}
     1c8:	0b0b0113 	bleq	2c061c <__bss_end__+0x2b68a4>
     1cc:	0b3b0b3a 	bleq	ec2ebc <__bss_end__+0xeb9144>
     1d0:	00001301 	andeq	r1, r0, r1, lsl #6
     1d4:	03000d09 	movweq	r0, #3337	; 0xd09
     1d8:	3b0b3a08 	blcc	2cea00 <__bss_end__+0x2c4c88>
     1dc:	3813490b 	ldmdacc	r3, {r0, r1, r3, r8, fp, lr}
     1e0:	0a00000b 	beq	214 <_start-0x7dec>
     1e4:	0e03000d 	cdpeq	0, 0, cr0, cr3, cr13, {0}
     1e8:	0b3b0b3a 	bleq	ec2ed8 <__bss_end__+0xeb9160>
     1ec:	0b381349 	bleq	e04f18 <__bss_end__+0xdfb1a0>
     1f0:	130b0000 	movwne	r0, #45056	; 0xb000
     1f4:	0b0e0301 	bleq	380e00 <__bss_end__+0x377088>
     1f8:	3b0b3a0b 	blcc	2cea2c <__bss_end__+0x2c4cb4>
     1fc:	0013010b 	andseq	r0, r3, fp, lsl #2
     200:	000d0c00 	andeq	r0, sp, r0, lsl #24
     204:	13490e03 	movtne	r0, #40451	; 0x9e03
     208:	19340b38 	ldmdbne	r4!, {r3, r4, r5, r8, r9, fp}
     20c:	2e0d0000 	cdpcs	0, 0, cr0, cr13, cr0, {0}
     210:	3a0e0301 	bcc	380e1c <__bss_end__+0x3770a4>
     214:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
     218:	010b2019 	tsteq	fp, r9, lsl r0
     21c:	0e000013 	mcreq	0, 0, r0, cr0, cr3, {0}
     220:	0e030005 	cdpeq	0, 0, cr0, cr3, cr5, {0}
     224:	0b3b0b3a 	bleq	ec2f14 <__bss_end__+0xeb919c>
     228:	00001349 	andeq	r1, r0, r9, asr #6
     22c:	0300050f 	movweq	r0, #1295	; 0x50f
     230:	3b0b3a08 	blcc	2cea58 <__bss_end__+0x2c4ce0>
     234:	0013490b 	andseq	r4, r3, fp, lsl #18
     238:	010b1000 	mrseq	r1, (UNDEF: 11)
     23c:	34110000 	ldrcc	r0, [r1], #-0
     240:	3a0e0300 	bcc	380e48 <__bss_end__+0x3770d0>
     244:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     248:	12000013 	andne	r0, r0, #19
     24c:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
     250:	0b3a0e03 	bleq	e83a64 <__bss_end__+0xe79cec>
     254:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
     258:	06120111 			; <UNDEFINED> instruction: 0x06120111
     25c:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
     260:	00130119 	andseq	r0, r3, r9, lsl r1
     264:	00051300 	andeq	r1, r5, r0, lsl #6
     268:	0b3a0e03 	bleq	e83a7c <__bss_end__+0xe79d04>
     26c:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     270:	00001702 	andeq	r1, r0, r2, lsl #14
     274:	03000514 	movweq	r0, #1300	; 0x514
     278:	3b0b3a08 	blcc	2ceaa0 <__bss_end__+0x2c4d28>
     27c:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
     280:	15000017 	strne	r0, [r0, #-23]
     284:	08030034 	stmdaeq	r3, {r2, r4, r5}
     288:	0b3b0b3a 	bleq	ec2f78 <__bss_end__+0xeb9200>
     28c:	18021349 	stmdane	r2, {r0, r3, r6, r8, r9, ip}
     290:	34160000 	ldrcc	r0, [r6], #-0
     294:	3a080300 	bcc	200e9c <__bss_end__+0x1f7124>
     298:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     29c:	00170213 	andseq	r0, r7, r3, lsl r2
     2a0:	00341700 	eorseq	r1, r4, r0, lsl #14
     2a4:	0b3a0803 	bleq	e822b8 <__bss_end__+0xe78540>
     2a8:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     2ac:	34180000 	ldrcc	r0, [r8], #-0
     2b0:	3a0e0300 	bcc	380eb8 <__bss_end__+0x377140>
     2b4:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     2b8:	00180213 	andseq	r0, r8, r3, lsl r2
     2bc:	010b1900 	tsteq	fp, r0, lsl #18
     2c0:	06120111 			; <UNDEFINED> instruction: 0x06120111
     2c4:	00001301 	andeq	r1, r0, r1, lsl #6
     2c8:	31011d1a 	tstcc	r1, sl, lsl sp
     2cc:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
     2d0:	590b5806 	stmdbpl	fp, {r1, r2, fp, ip, lr}
     2d4:	0013010b 	andseq	r0, r3, fp, lsl #2
     2d8:	00051b00 	andeq	r1, r5, r0, lsl #22
     2dc:	17021331 	smladxne	r2, r1, r3, r1
     2e0:	051c0000 	ldreq	r0, [ip, #-0]
     2e4:	02133100 	andseq	r3, r3, #0, 2
     2e8:	1d000018 	stcne	0, cr0, [r0, #-96]	; 0xffffffa0
     2ec:	13310005 	teqne	r1, #5
     2f0:	00000b1c 	andeq	r0, r0, ip, lsl fp
     2f4:	11010b1e 	tstne	r1, lr, lsl fp
     2f8:	00061201 	andeq	r1, r6, r1, lsl #4
     2fc:	00341f00 	eorseq	r1, r4, r0, lsl #30
     300:	17021331 	smladxne	r2, r1, r3, r1
     304:	89200000 	stmdbhi	r0!, {}	; <UNPREDICTABLE>
     308:	11010182 	smlabbne	r1, r2, r1, r0
     30c:	00133101 	andseq	r3, r3, r1, lsl #2
     310:	828a2100 	addhi	r2, sl, #0, 2
     314:	18020001 	stmdane	r2, {r0}
     318:	00184291 	mulseq	r8, r1, r2
     31c:	011d2200 	tsteq	sp, r0, lsl #4
     320:	01111331 	tsteq	r1, r1, lsr r3
     324:	0b580612 	bleq	1601b74 <__bss_end__+0x15f7dfc>
     328:	00000b59 	andeq	r0, r0, r9, asr fp
     32c:	03012e23 	movweq	r2, #7715	; 0x1e23
     330:	3b0b3a0e 	blcc	2ceb70 <__bss_end__+0x2c4df8>
     334:	4919270b 	ldmdbmi	r9, {r0, r1, r3, r8, r9, sl, sp}
     338:	010b2013 	tsteq	fp, r3, lsl r0
     33c:	24000013 	strcs	r0, [r0], #-19
     340:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
     344:	0b3a0e03 	bleq	e83b58 <__bss_end__+0xe79de0>
     348:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
     34c:	01111349 	tsteq	r1, r9, asr #6
     350:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
     354:	01194297 			; <UNDEFINED> instruction: 0x01194297
     358:	25000013 	strcs	r0, [r0, #-19]
     35c:	00018289 	andeq	r8, r1, r9, lsl #5
     360:	13310111 	teqne	r1, #1073741828	; 0x40000004
     364:	89260000 	stmdbhi	r6!, {}	; <UNPREDICTABLE>
     368:	11010182 	smlabbne	r1, r2, r1, r0
     36c:	01133101 	tsteq	r3, r1, lsl #2
     370:	27000013 	smladcs	r0, r3, r0, r0
     374:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
     378:	0b3b0b3a 	bleq	ec3068 <__bss_end__+0xeb92f0>
     37c:	17021349 	strne	r1, [r2, -r9, asr #6]
     380:	05280000 	streq	r0, [r8, #-0]!
     384:	00133100 	andseq	r3, r3, r0, lsl #2
     388:	00052900 	andeq	r2, r5, r0, lsl #18
     38c:	0b3a0e03 	bleq	e83ba0 <__bss_end__+0xe79e28>
     390:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     394:	00001802 	andeq	r1, r0, r2, lsl #16
     398:	0300342a 	movweq	r3, #1066	; 0x42a
     39c:	3413490e 	ldrcc	r4, [r3], #-2318	; 0x90e
     3a0:	00180219 	andseq	r0, r8, r9, lsl r2
     3a4:	01012b00 	tsteq	r1, r0, lsl #22
     3a8:	13011349 	movwne	r1, #4937	; 0x1349
     3ac:	212c0000 	teqcs	ip, r0
     3b0:	2f134900 	svccs	0x00134900
     3b4:	2d00000b 	stccs	0, cr0, [r0, #-44]	; 0xffffffd4
     3b8:	08030034 	stmdaeq	r3, {r2, r4, r5}
     3bc:	0b3b0b3a 	bleq	ec30ac <__bss_end__+0xeb9334>
     3c0:	061c1349 	ldreq	r1, [ip], -r9, asr #6
     3c4:	342e0000 	strtcc	r0, [lr], #-0
     3c8:	3a080300 	bcc	200fd0 <__bss_end__+0x1f7258>
     3cc:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     3d0:	000b1c13 	andeq	r1, fp, r3, lsl ip
     3d4:	00052f00 	andeq	r2, r5, r0, lsl #30
     3d8:	0b3a0803 	bleq	e823ec <__bss_end__+0xe78674>
     3dc:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     3e0:	00001802 	andeq	r1, r0, r2, lsl #16
     3e4:	00001830 	andeq	r1, r0, r0, lsr r8
     3e8:	00213100 	eoreq	r3, r1, r0, lsl #2
     3ec:	052f1349 	streq	r1, [pc, #-841]!	; ab <_start-0x7f55>
     3f0:	2e320000 	cdpcs	0, 3, cr0, cr2, cr0, {0}
     3f4:	03193f01 	tsteq	r9, #1, 30
     3f8:	3b0b3a0e 	blcc	2cec38 <__bss_end__+0x2c4ec0>
     3fc:	3c19270b 	ldccc	7, cr2, [r9], {11}
     400:	00130119 	andseq	r0, r3, r9, lsl r1
     404:	00053300 	andeq	r3, r5, r0, lsl #6
     408:	00001349 	andeq	r1, r0, r9, asr #6
     40c:	3f002e34 	svccc	0x00002e34
     410:	3a0e0319 	bcc	38107c <__bss_end__+0x377304>
     414:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
     418:	3c134919 	ldccc	9, cr4, [r3], {25}
     41c:	35000019 	strcc	r0, [r0, #-25]
     420:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
     424:	0b3a0e03 	bleq	e83c38 <__bss_end__+0xe79ec0>
     428:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
     42c:	193c1349 	ldmdbne	ip!, {r0, r3, r6, r8, r9, ip}
     430:	00001301 	andeq	r1, r0, r1, lsl #6
     434:	3f002e36 	svccc	0x00002e36
     438:	3a0e0319 	bcc	3810a4 <__bss_end__+0x37732c>
     43c:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
     440:	00193c19 	andseq	r3, r9, r9, lsl ip
     444:	012e3700 	teqeq	lr, r0, lsl #14
     448:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
     44c:	0b3b0b3a 	bleq	ec313c <__bss_end__+0xeb93c4>
     450:	13491927 	movtne	r1, #39207	; 0x9927
     454:	0000193c 	andeq	r1, r0, ip, lsr r9
     458:	01110100 	tsteq	r1, r0, lsl #2
     45c:	0b130e25 	bleq	4c3cf8 <__bss_end__+0x4b9f80>
     460:	0e1b0e03 	cdpeq	14, 1, cr0, cr11, cr3, {0}
     464:	06120111 			; <UNDEFINED> instruction: 0x06120111
     468:	00001710 	andeq	r1, r0, r0, lsl r7
     46c:	03001602 	movweq	r1, #1538	; 0x602
     470:	3b0b3a0e 	blcc	2cecb0 <__bss_end__+0x2c4f38>
     474:	0013490b 	andseq	r4, r3, fp, lsl #18
     478:	01130300 	tsteq	r3, r0, lsl #6
     47c:	0b0b0e03 	bleq	2c3c90 <__bss_end__+0x2b9f18>
     480:	0b3b0b3a 	bleq	ec3170 <__bss_end__+0xeb93f8>
     484:	00001301 	andeq	r1, r0, r1, lsl #6
     488:	03000d04 	movweq	r0, #3332	; 0xd04
     48c:	3813490e 	ldmdacc	r3, {r1, r2, r3, r8, fp, lr}
     490:	0019340b 	andseq	r3, r9, fp, lsl #8
     494:	000f0500 	andeq	r0, pc, r0, lsl #10
     498:	00000b0b 	andeq	r0, r0, fp, lsl #22
     49c:	0b002406 	bleq	94bc <uart_init+0x44>
     4a0:	030b3e0b 	movweq	r3, #48651	; 0xbe0b
     4a4:	07000008 	streq	r0, [r0, -r8]
     4a8:	0b0b0024 	bleq	2c0540 <__bss_end__+0x2b67c8>
     4ac:	0e030b3e 	vmoveq.16	d3[0], r0
     4b0:	0f080000 	svceq	0x00080000
     4b4:	490b0b00 	stmdbmi	fp, {r8, r9, fp}
     4b8:	09000013 	stmdbeq	r0, {r0, r1, r4}
     4bc:	13490026 	movtne	r0, #36902	; 0x9026
     4c0:	2e0a0000 	cdpcs	0, 0, cr0, cr10, cr0, {0}
     4c4:	03193f01 	tsteq	r9, #1, 30
     4c8:	3b0b3a0e 	blcc	2ced08 <__bss_end__+0x2c4f90>
     4cc:	4919270b 	ldmdbmi	r9, {r0, r1, r3, r8, r9, sl, sp}
     4d0:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
     4d4:	97184006 	ldrls	r4, [r8, -r6]
     4d8:	13011942 	movwne	r1, #6466	; 0x1942
     4dc:	050b0000 	streq	r0, [fp, #-0]
     4e0:	3a080300 	bcc	2010e8 <__bss_end__+0x1f7370>
     4e4:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     4e8:	00180213 	andseq	r0, r8, r3, lsl r2
     4ec:	00180c00 	andseq	r0, r8, r0, lsl #24
     4f0:	340d0000 	strcc	r0, [sp], #-0
     4f4:	3a080300 	bcc	2010fc <__bss_end__+0x1f7384>
     4f8:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     4fc:	00180213 	andseq	r0, r8, r3, lsl r2
     500:	00340e00 	eorseq	r0, r4, r0, lsl #28
     504:	0b3a0e03 	bleq	e83d18 <__bss_end__+0xe79fa0>
     508:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     50c:	00001802 	andeq	r1, r0, r2, lsl #16
     510:	0300340f 	movweq	r3, #1039	; 0x40f
     514:	3b0b3a08 	blcc	2ced3c <__bss_end__+0x2c4fc4>
     518:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
     51c:	10000017 	andne	r0, r0, r7, lsl r0
     520:	01018289 	smlabbeq	r1, r9, r2, r8
     524:	13310111 	teqne	r1, #1073741828	; 0x40000004
     528:	00001301 	andeq	r1, r0, r1, lsl #6
     52c:	01828a11 	orreq	r8, r2, r1, lsl sl
     530:	91180200 	tstls	r8, r0, lsl #4
     534:	00001842 	andeq	r1, r0, r2, asr #16
     538:	01828912 	orreq	r8, r2, r2, lsl r9
     53c:	00011101 	andeq	r1, r1, r1, lsl #2
     540:	01011300 	mrseq	r1, SP_irq
     544:	13011349 	movwne	r1, #4937	; 0x1349
     548:	21140000 	tstcs	r4, r0
     54c:	2f134900 	svccs	0x00134900
     550:	15000005 	strne	r0, [r0, #-5]
     554:	19270115 	stmdbne	r7!, {r0, r2, r4, r8}
     558:	13011349 	movwne	r1, #4937	; 0x1349
     55c:	05160000 	ldreq	r0, [r6, #-0]
     560:	00134900 	andseq	r4, r3, r0, lsl #18
     564:	00341700 	eorseq	r1, r4, r0, lsl #14
     568:	0b3a0e03 	bleq	e83d7c <__bss_end__+0xe7a004>
     56c:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     570:	193c193f 	ldmdbne	ip!, {r0, r1, r2, r3, r4, r5, r8, fp, ip}
     574:	2e180000 	cdpcs	0, 1, cr0, cr8, cr0, {0}
     578:	03193f01 	tsteq	r9, #1, 30
     57c:	3b0b3a0e 	blcc	2cedbc <__bss_end__+0x2c5044>
     580:	4919270b 	ldmdbmi	r9, {r0, r1, r3, r8, r9, sl, sp}
     584:	00193c13 	andseq	r3, r9, r3, lsl ip
     588:	11010000 	mrsne	r0, (UNDEF: 1)
     58c:	130e2501 	movwne	r2, #58625	; 0xe501
     590:	1b0e030b 	blne	3811c4 <__bss_end__+0x37744c>
     594:	1201110e 	andne	r1, r1, #-2147483645	; 0x80000003
     598:	00171006 	andseq	r1, r7, r6
     59c:	00240200 	eoreq	r0, r4, r0, lsl #4
     5a0:	0b3e0b0b 	bleq	f831d4 <__bss_end__+0xf7945c>
     5a4:	00000803 	andeq	r0, r0, r3, lsl #16
     5a8:	0b002403 	bleq	95bc <internal_putchar+0xc>
     5ac:	030b3e0b 	movweq	r3, #48651	; 0xbe0b
     5b0:	0400000e 	streq	r0, [r0], #-14
     5b4:	0b0b000f 	bleq	2c05f8 <__bss_end__+0x2b6880>
     5b8:	00001349 	andeq	r1, r0, r9, asr #6
     5bc:	49002605 	stmdbmi	r0, {r0, r2, r9, sl, sp}
     5c0:	06000013 			; <UNDEFINED> instruction: 0x06000013
     5c4:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
     5c8:	0b3a0e03 	bleq	e83ddc <__bss_end__+0xe7a064>
     5cc:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
     5d0:	01111349 	tsteq	r1, r9, asr #6
     5d4:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
     5d8:	01194296 			; <UNDEFINED> instruction: 0x01194296
     5dc:	07000013 	smladeq	r0, r3, r0, r0
     5e0:	08030005 	stmdaeq	r3, {r0, r2}
     5e4:	0b3b0b3a 	bleq	ec32d4 <__bss_end__+0xeb955c>
     5e8:	17021349 	strne	r1, [r2, -r9, asr #6]
     5ec:	15080000 	strne	r0, [r8, #-0]
     5f0:	49192701 	ldmdbmi	r9, {r0, r8, r9, sl, sp}
     5f4:	00130113 	andseq	r0, r3, r3, lsl r1
     5f8:	00050900 	andeq	r0, r5, r0, lsl #18
     5fc:	00001349 	andeq	r1, r0, r9, asr #6
     600:	0300340a 	movweq	r3, #1034	; 0x40a
     604:	3b0b3a0e 	blcc	2cee44 <__bss_end__+0x2c50cc>
     608:	3f13490b 	svccc	0x0013490b
     60c:	00193c19 	andseq	r3, r9, r9, lsl ip
     610:	00340b00 	eorseq	r0, r4, r0, lsl #22
     614:	0b3a0e03 	bleq	e83e28 <__bss_end__+0xe7a0b0>
     618:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     61c:	1802193f 	stmdane	r2, {r0, r1, r2, r3, r4, r5, r8, fp, ip}
     620:	01000000 	mrseq	r0, (UNDEF: 0)
     624:	0e250111 	mcreq	1, 1, r0, cr5, cr1, {0}
     628:	0e030b13 	vmoveq.32	d3[0], r0
     62c:	01110e1b 	tsteq	r1, fp, lsl lr
     630:	17100612 			; <UNDEFINED> instruction: 0x17100612
     634:	24020000 	strcs	r0, [r2], #-0
     638:	3e0b0b00 	vmlacc.f64	d0, d11, d0
     63c:	000e030b 	andeq	r0, lr, fp, lsl #6
     640:	00240300 	eoreq	r0, r4, r0, lsl #6
     644:	0b3e0b0b 	bleq	f83278 <__bss_end__+0xf79500>
     648:	00000803 	andeq	r0, r0, r3, lsl #16
     64c:	0b000f04 	bleq	4264 <_start-0x3d9c>
     650:	0013490b 	andseq	r4, r3, fp, lsl #18
     654:	00260500 	eoreq	r0, r6, r0, lsl #10
     658:	00001349 	andeq	r1, r0, r9, asr #6
     65c:	03001606 	movweq	r1, #1542	; 0x606
     660:	3b0b3a0e 	blcc	2ceea0 <__bss_end__+0x2c5128>
     664:	0013490b 	andseq	r4, r3, fp, lsl #18
     668:	012e0700 	teqeq	lr, r0, lsl #14
     66c:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
     670:	0b3b0b3a 	bleq	ec3360 <__bss_end__+0xeb95e8>
     674:	13491927 	movtne	r1, #39207	; 0x9927
     678:	06120111 			; <UNDEFINED> instruction: 0x06120111
     67c:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
     680:	08000019 	stmdaeq	r0, {r0, r3, r4}
     684:	08030005 	stmdaeq	r3, {r0, r2}
     688:	0b3b0b3a 	bleq	ec3378 <__bss_end__+0xeb9600>
     68c:	17021349 	strne	r1, [r2, -r9, asr #6]
     690:	34090000 	strcc	r0, [r9], #-0
     694:	3a080300 	bcc	20129c <__bss_end__+0x1f7524>
     698:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     69c:	00170213 	andseq	r0, r7, r3, lsl r2
     6a0:	11010000 	mrsne	r0, (UNDEF: 1)
     6a4:	130e2501 	movwne	r2, #58625	; 0xe501
     6a8:	1b0e030b 	blne	3812dc <__bss_end__+0x377564>
     6ac:	1201110e 	andne	r1, r1, #-2147483645	; 0x80000003
     6b0:	00171006 	andseq	r1, r7, r6
     6b4:	00240200 	eoreq	r0, r4, r0, lsl #4
     6b8:	0b3e0b0b 	bleq	f832ec <__bss_end__+0xf79574>
     6bc:	00000803 	andeq	r0, r0, r3, lsl #16
     6c0:	0b002403 	bleq	96d4 <__FUNCTION__.4189+0x74>
     6c4:	030b3e0b 	movweq	r3, #48651	; 0xbe0b
     6c8:	0400000e 	streq	r0, [r0], #-14
     6cc:	0b0b000f 	bleq	2c0710 <__bss_end__+0x2b6998>
     6d0:	0f050000 	svceq	0x00050000
     6d4:	490b0b00 	stmdbmi	fp, {r8, r9, fp}
     6d8:	06000013 			; <UNDEFINED> instruction: 0x06000013
     6dc:	13490026 	movtne	r0, #36902	; 0x9026
     6e0:	16070000 	strne	r0, [r7], -r0
     6e4:	3a0e0300 	bcc	3812ec <__bss_end__+0x377574>
     6e8:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     6ec:	08000013 	stmdaeq	r0, {r0, r1, r4}
     6f0:	0e030113 	mcreq	1, 0, r0, cr3, cr3, {0}
     6f4:	0b3a0b0b 	bleq	e83328 <__bss_end__+0xe795b0>
     6f8:	13010b3b 	movwne	r0, #6971	; 0x1b3b
     6fc:	0d090000 	stceq	0, cr0, [r9, #-0]
     700:	490e0300 	stmdbmi	lr, {r8, r9}
     704:	340b3813 	strcc	r3, [fp], #-2067	; 0x813
     708:	0a000019 	beq	774 <_start-0x788c>
     70c:	0e03012e 	adfeqsp	f0, f3, #0.5
     710:	0b3b0b3a 	bleq	ec3400 <__bss_end__+0xeb9688>
     714:	13491927 	movtne	r1, #39207	; 0x9927
     718:	06120111 			; <UNDEFINED> instruction: 0x06120111
     71c:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
     720:	00130119 	andseq	r0, r3, r9, lsl r1
     724:	00050b00 	andeq	r0, r5, r0, lsl #22
     728:	0b3a0803 	bleq	e8273c <__bss_end__+0xe789c4>
     72c:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     730:	00001702 	andeq	r1, r0, r2, lsl #14
     734:	03012e0c 	movweq	r2, #7692	; 0x1e0c
     738:	3b0b3a08 	blcc	2cef60 <__bss_end__+0x2c51e8>
     73c:	4919270b 	ldmdbmi	r9, {r0, r1, r3, r8, r9, sl, sp}
     740:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
     744:	97184006 	ldrls	r4, [r8, -r6]
     748:	13011942 	movwne	r1, #6466	; 0x1942
     74c:	050d0000 	streq	r0, [sp, #-0]
     750:	3a0e0300 	bcc	381358 <__bss_end__+0x3775e0>
     754:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     758:	00170213 	andseq	r0, r7, r3, lsl r2
     75c:	00050e00 	andeq	r0, r5, r0, lsl #28
     760:	0b3a0e03 	bleq	e83f74 <__bss_end__+0xe7a1fc>
     764:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     768:	00001802 	andeq	r1, r0, r2, lsl #16
     76c:	0300340f 	movweq	r3, #1039	; 0x40f
     770:	3b0b3a08 	blcc	2cef98 <__bss_end__+0x2c5220>
     774:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
     778:	10000018 	andne	r0, r0, r8, lsl r0
     77c:	08030034 	stmdaeq	r3, {r2, r4, r5}
     780:	0b3b0b3a 	bleq	ec3470 <__bss_end__+0xeb96f8>
     784:	17021349 	strne	r1, [r2, -r9, asr #6]
     788:	34110000 	ldrcc	r0, [r1], #-0
     78c:	490e0300 	stmdbmi	lr, {r8, r9}
     790:	02193413 	andseq	r3, r9, #318767104	; 0x13000000
     794:	12000018 	andne	r0, r0, #24
     798:	0111010b 	tsteq	r1, fp, lsl #2
     79c:	13010612 	movwne	r0, #5650	; 0x1612
     7a0:	34130000 	ldrcc	r0, [r3], #-0
     7a4:	3a0e0300 	bcc	3813ac <__bss_end__+0x377634>
     7a8:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     7ac:	00170213 	andseq	r0, r7, r3, lsl r2
     7b0:	82891400 	addhi	r1, r9, #0, 8
     7b4:	01110101 	tsteq	r1, r1, lsl #2
     7b8:	13011331 	movwne	r1, #4913	; 0x1331
     7bc:	8a150000 	bhi	5407c4 <__bss_end__+0x536a4c>
     7c0:	02000182 	andeq	r0, r0, #-2147483616	; 0x80000020
     7c4:	18429118 	stmdane	r2, {r3, r4, r8, ip, pc}^
     7c8:	89160000 	ldmdbhi	r6, {}	; <UNPREDICTABLE>
     7cc:	11000182 	smlabbne	r0, r2, r1, r0
     7d0:	00133101 	andseq	r3, r3, r1, lsl #2
     7d4:	82891700 	addhi	r1, r9, #0, 14
     7d8:	01110101 	tsteq	r1, r1, lsl #2
     7dc:	00001331 	andeq	r1, r0, r1, lsr r3
     7e0:	49010118 	stmdbmi	r1, {r3, r4, r8}
     7e4:	00130113 	andseq	r0, r3, r3, lsl r1
     7e8:	00211900 	eoreq	r1, r1, r0, lsl #18
     7ec:	0b2f1349 	bleq	bc5518 <__bss_end__+0xbbb7a0>
     7f0:	2e1a0000 	cdpcs	0, 1, cr0, cr10, cr0, {0}
     7f4:	03193f01 	tsteq	r9, #1, 30
     7f8:	3b0b3a0e 	blcc	2cf038 <__bss_end__+0x2c52c0>
     7fc:	1119270b 	tstne	r9, fp, lsl #14
     800:	40061201 	andmi	r1, r6, r1, lsl #4
     804:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
     808:	00001301 	andeq	r1, r0, r1, lsl #6
     80c:	2701151b 	smladcs	r1, fp, r5, r1
     810:	01134919 	tsteq	r3, r9, lsl r9
     814:	1c000013 	stcne	0, cr0, [r0], {19}
     818:	13490005 	movtne	r0, #36869	; 0x9005
     81c:	2e1d0000 	cdpcs	0, 1, cr0, cr13, cr0, {0}
     820:	03193f01 	tsteq	r9, #1, 30
     824:	3b0b3a0e 	blcc	2cf064 <__bss_end__+0x2c52ec>
     828:	4919270b 	ldmdbmi	r9, {r0, r1, r3, r8, r9, sl, sp}
     82c:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
     830:	97184006 	ldrls	r4, [r8, -r6]
     834:	13011942 	movwne	r1, #6466	; 0x1942
     838:	0b1e0000 	bleq	780840 <__bss_end__+0x776ac8>
     83c:	12011101 	andne	r1, r1, #1073741824	; 0x40000000
     840:	1f000006 	svcne	0x00000006
     844:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
     848:	0b3b0b3a 	bleq	ec3538 <__bss_end__+0xeb97c0>
     84c:	193f1349 	ldmdbne	pc!, {r0, r3, r6, r8, r9, ip}	; <UNPREDICTABLE>
     850:	0000193c 	andeq	r1, r0, ip, lsr r9
     854:	3f012e20 	svccc	0x00012e20
     858:	3a0e0319 	bcc	3814c4 <__bss_end__+0x37774c>
     85c:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
     860:	3c134919 	ldccc	9, cr4, [r3], {25}
     864:	00130119 	andseq	r0, r3, r9, lsl r1
     868:	00182100 	andseq	r2, r8, r0, lsl #2
     86c:	2e220000 	cdpcs	0, 2, cr0, cr2, cr0, {0}
     870:	03193f00 	tsteq	r9, #0, 30
     874:	3b0b3a0e 	blcc	2cf0b4 <__bss_end__+0x2c533c>
     878:	3c19270b 	ldccc	7, cr2, [r9], {11}
     87c:	00000019 	andeq	r0, r0, r9, lsl r0
     880:	25011101 	strcs	r1, [r1, #-257]	; 0x101
     884:	030b130e 	movweq	r1, #45838	; 0xb30e
     888:	110e1b0e 	tstne	lr, lr, lsl #22
     88c:	10061201 	andne	r1, r6, r1, lsl #4
     890:	02000017 	andeq	r0, r0, #23
     894:	0b0b0024 	bleq	2c092c <__bss_end__+0x2b6bb4>
     898:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
     89c:	24030000 	strcs	r0, [r3], #-0
     8a0:	3e0b0b00 	vmlacc.f64	d0, d11, d0
     8a4:	000e030b 	andeq	r0, lr, fp, lsl #6
     8a8:	012e0400 	teqeq	lr, r0, lsl #8
     8ac:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
     8b0:	0b3b0b3a 	bleq	ec35a0 <__bss_end__+0xeb9828>
     8b4:	01111927 	tsteq	r1, r7, lsr #18
     8b8:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
     8bc:	01194297 			; <UNDEFINED> instruction: 0x01194297
     8c0:	05000013 	streq	r0, [r0, #-19]
     8c4:	08030034 	stmdaeq	r3, {r2, r4, r5}
     8c8:	0b3b0b3a 	bleq	ec35b8 <__bss_end__+0xeb9840>
     8cc:	17021349 	strne	r1, [r2, -r9, asr #6]
     8d0:	2e060000 	cdpcs	0, 0, cr0, cr6, cr0, {0}
     8d4:	03193f01 	tsteq	r9, #1, 30
     8d8:	3b0b3a0e 	blcc	2cf118 <__bss_end__+0x2c53a0>
     8dc:	1119270b 	tstne	r9, fp, lsl #14
     8e0:	40061201 	andmi	r1, r6, r1, lsl #4
     8e4:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
     8e8:	01000000 	mrseq	r0, (UNDEF: 0)
     8ec:	0e250111 	mcreq	1, 1, r0, cr5, cr1, {0}
     8f0:	0e030b13 	vmoveq.32	d3[0], r0
     8f4:	01110e1b 	tsteq	r1, fp, lsl lr
     8f8:	17100612 			; <UNDEFINED> instruction: 0x17100612
     8fc:	24020000 	strcs	r0, [r2], #-0
     900:	3e0b0b00 	vmlacc.f64	d0, d11, d0
     904:	0008030b 	andeq	r0, r8, fp, lsl #6
     908:	00240300 	eoreq	r0, r4, r0, lsl #6
     90c:	0b3e0b0b 	bleq	f83540 <__bss_end__+0xf797c8>
     910:	00000e03 	andeq	r0, r0, r3, lsl #28
     914:	0b000f04 	bleq	452c <_start-0x3ad4>
     918:	0013490b 	andseq	r4, r3, fp, lsl #18
     91c:	00260500 	eoreq	r0, r6, r0, lsl #10
     920:	00001349 	andeq	r1, r0, r9, asr #6
     924:	3f012e06 	svccc	0x00012e06
     928:	3a0e0319 	bcc	381594 <__bss_end__+0x37781c>
     92c:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
     930:	12011119 	andne	r1, r1, #1073741830	; 0x40000006
     934:	97184006 	ldrls	r4, [r8, -r6]
     938:	13011942 	movwne	r1, #6466	; 0x1942
     93c:	89070000 	stmdbhi	r7, {}	; <UNPREDICTABLE>
     940:	11010182 	smlabbne	r1, r2, r1, r0
     944:	00130101 	andseq	r0, r3, r1, lsl #2
     948:	828a0800 	addhi	r0, sl, #0, 16
     94c:	18020001 	stmdane	r2, {r0}
     950:	00184291 	mulseq	r8, r1, r2
     954:	82890900 	addhi	r0, r9, #0, 18
     958:	01110101 	tsteq	r1, r1, lsl #2
     95c:	13011331 	movwne	r1, #4913	; 0x1331
     960:	890a0000 	stmdbhi	sl, {}	; <UNPREDICTABLE>
     964:	11000182 	smlabbne	r0, r2, r1, r0
     968:	00133101 	andseq	r3, r3, r1, lsl #2
     96c:	01150b00 	tsteq	r5, r0, lsl #22
     970:	13491927 	movtne	r1, #39207	; 0x9927
     974:	00001301 	andeq	r1, r0, r1, lsl #6
     978:	4900050c 	stmdbmi	r0, {r2, r3, r8, sl}
     97c:	0d000013 	stceq	0, cr0, [r0, #-76]	; 0xffffffb4
     980:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
     984:	0b3b0b3a 	bleq	ec3674 <__bss_end__+0xeb98fc>
     988:	193f1349 	ldmdbne	pc!, {r0, r3, r6, r8, r9, ip}	; <UNPREDICTABLE>
     98c:	0000193c 	andeq	r1, r0, ip, lsr r9
     990:	3f012e0e 	svccc	0x00012e0e
     994:	3a0e0319 	bcc	381600 <__bss_end__+0x377888>
     998:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
     99c:	01193c19 	tsteq	r9, r9, lsl ip
     9a0:	0f000013 	svceq	0x00000013
     9a4:	193f002e 	ldmdbne	pc!, {r1, r2, r3, r5}	; <UNPREDICTABLE>
     9a8:	0b3a0e03 	bleq	e841bc <__bss_end__+0xe7a444>
     9ac:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
     9b0:	0000193c 	andeq	r1, r0, ip, lsr r9
     9b4:	01110100 	tsteq	r1, r0, lsl #2
     9b8:	0b130e25 	bleq	4c4254 <__bss_end__+0x4ba4dc>
     9bc:	0e1b0e03 	cdpeq	14, 1, cr0, cr11, cr3, {0}
     9c0:	06120111 			; <UNDEFINED> instruction: 0x06120111
     9c4:	00001710 	andeq	r1, r0, r0, lsl r7
     9c8:	0b002402 	bleq	99d8 <__bss_start__+0x64>
     9cc:	030b3e0b 	movweq	r3, #48651	; 0xbe0b
     9d0:	03000008 	movweq	r0, #8
     9d4:	0b0b0024 	bleq	2c0a6c <__bss_end__+0x2b6cf4>
     9d8:	0e030b3e 	vmoveq.16	d3[0], r0
     9dc:	2e040000 	cdpcs	0, 0, cr0, cr4, cr0, {0}
     9e0:	03193f01 	tsteq	r9, #1, 30
     9e4:	3b0b3a0e 	blcc	2cf224 <__bss_end__+0x2c54ac>
     9e8:	1201110b 	andne	r1, r1, #-1073741822	; 0xc0000002
     9ec:	97184006 	ldrls	r4, [r8, -r6]
     9f0:	13011942 	movwne	r1, #6466	; 0x1942
     9f4:	34050000 	strcc	r0, [r5], #-0
     9f8:	3a0e0300 	bcc	381600 <__bss_end__+0x377888>
     9fc:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     a00:	3c193f13 	ldccc	15, cr3, [r9], {19}
     a04:	06000019 			; <UNDEFINED> instruction: 0x06000019
     a08:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
     a0c:	0b3a0e03 	bleq	e84220 <__bss_end__+0xe7a4a8>
     a10:	193c0b3b 	ldmdbne	ip!, {r0, r1, r3, r4, r5, r8, r9, fp}
     a14:	00001301 	andeq	r1, r0, r1, lsl #6
     a18:	00001807 	andeq	r1, r0, r7, lsl #16
     a1c:	00340800 	eorseq	r0, r4, r0, lsl #16
     a20:	0b3a0803 	bleq	e82a34 <__bss_end__+0xe78cbc>
     a24:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     a28:	00001702 	andeq	r1, r0, r2, lsl #14
     a2c:	03003409 	movweq	r3, #1033	; 0x409
     a30:	3b0b3a0e 	blcc	2cf270 <__bss_end__+0x2c54f8>
     a34:	0013490b 	andseq	r4, r3, fp, lsl #18
     a38:	82890a00 	addhi	r0, r9, #0, 20
     a3c:	01110001 	tsteq	r1, r1
     a40:	00001331 	andeq	r1, r0, r1, lsr r3
     a44:	0b000f0b 	bleq	4678 <_start-0x3988>
     a48:	0013490b 	andseq	r4, r3, fp, lsl #18
     a4c:	002e0c00 	eoreq	r0, lr, r0, lsl #24
     a50:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
     a54:	0b3b0b3a 	bleq	ec3744 <__bss_end__+0xeb99cc>
     a58:	193c1927 	ldmdbne	ip!, {r0, r1, r2, r5, r8, fp, ip}
     a5c:	01000000 	mrseq	r0, (UNDEF: 0)
     a60:	0e250111 	mcreq	1, 1, r0, cr5, cr1, {0}
     a64:	0e030b13 	vmoveq.32	d3[0], r0
     a68:	17550e1b 	smmlane	r5, fp, lr, r0
     a6c:	17100111 			; <UNDEFINED> instruction: 0x17100111
     a70:	24020000 	strcs	r0, [r2], #-0
     a74:	3e0b0b00 	vmlacc.f64	d0, d11, d0
     a78:	0008030b 	andeq	r0, r8, fp, lsl #6
     a7c:	00240300 	eoreq	r0, r4, r0, lsl #6
     a80:	0b3e0b0b 	bleq	f836b4 <__bss_end__+0xf7993c>
     a84:	00000e03 	andeq	r0, r0, r3, lsl #28
     a88:	3f012e04 	svccc	0x00012e04
     a8c:	3a0e0319 	bcc	3816f8 <__bss_end__+0x377980>
     a90:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
     a94:	11134919 	tstne	r3, r9, lsl r9
     a98:	40061201 	andmi	r1, r6, r1, lsl #4
     a9c:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
     aa0:	00001301 	andeq	r1, r0, r1, lsl #6
     aa4:	03003405 	movweq	r3, #1029	; 0x405
     aa8:	3b0b3a0e 	blcc	2cf2e8 <__bss_end__+0x2c5570>
     aac:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
     ab0:	06000017 			; <UNDEFINED> instruction: 0x06000017
     ab4:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
     ab8:	0b3a0e03 	bleq	e842cc <__bss_end__+0xe7a554>
     abc:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
     ac0:	06120111 			; <UNDEFINED> instruction: 0x06120111
     ac4:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
     ac8:	00130119 	andseq	r0, r3, r9, lsl r1
     acc:	00340700 	eorseq	r0, r4, r0, lsl #14
     ad0:	0b3a0e03 	bleq	e842e4 <__bss_end__+0xe7a56c>
     ad4:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     ad8:	0000061c 	andeq	r0, r0, ip, lsl r6
     adc:	03003408 	movweq	r3, #1032	; 0x408
     ae0:	3b0b3a0e 	blcc	2cf320 <__bss_end__+0x2c55a8>
     ae4:	1c13490b 	ldcne	9, cr4, [r3], {11}
     ae8:	0900000b 	stmdbeq	r0, {r0, r1, r3}
     aec:	00018289 	andeq	r8, r1, r9, lsl #5
     af0:	13310111 	teqne	r1, #1073741828	; 0x40000004
     af4:	890a0000 	stmdbhi	sl, {}	; <UNPREDICTABLE>
     af8:	11010182 	smlabbne	r1, r2, r1, r0
     afc:	01133101 	tsteq	r3, r1, lsl #2
     b00:	0b000013 	bleq	b54 <_start-0x74ac>
     b04:	0001828a 	andeq	r8, r1, sl, lsl #5
     b08:	42911802 	addsmi	r1, r1, #131072	; 0x20000
     b0c:	0c000018 	stceq	0, cr0, [r0], {24}
     b10:	01018289 	smlabbeq	r1, r9, r2, r8
     b14:	13310111 	teqne	r1, #1073741828	; 0x40000004
     b18:	260d0000 	strcs	r0, [sp], -r0
     b1c:	00134900 	andseq	r4, r3, r0, lsl #18
     b20:	012e0e00 	teqeq	lr, r0, lsl #28
     b24:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
     b28:	0b3b0b3a 	bleq	ec3818 <__bss_end__+0xeb9aa0>
     b2c:	193c1927 	ldmdbne	ip!, {r0, r1, r2, r5, r8, fp, ip}
     b30:	00001301 	andeq	r1, r0, r1, lsl #6
     b34:	4900050f 	stmdbmi	r0, {r0, r1, r2, r3, r8, sl}
     b38:	10000013 	andne	r0, r0, r3, lsl r0
     b3c:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
     b40:	0b3a0e03 	bleq	e84354 <__bss_end__+0xe7a5dc>
     b44:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
     b48:	0000193c 	andeq	r1, r0, ip, lsr r9
     b4c:	01110100 	tsteq	r1, r0, lsl #2
     b50:	0b130e25 	bleq	4c43ec <__bss_end__+0x4ba674>
     b54:	0e1b0e03 	cdpeq	14, 1, cr0, cr11, cr3, {0}
     b58:	06120111 			; <UNDEFINED> instruction: 0x06120111
     b5c:	00001710 	andeq	r1, r0, r0, lsl r7
     b60:	0b002402 	bleq	9b70 <__bss_start__+0x1fc>
     b64:	030b3e0b 	movweq	r3, #48651	; 0xbe0b
     b68:	03000008 	movweq	r0, #8
     b6c:	0b0b0024 	bleq	2c0c04 <__bss_end__+0x2b6e8c>
     b70:	0e030b3e 	vmoveq.16	d3[0], r0
     b74:	2e040000 	cdpcs	0, 0, cr0, cr4, cr0, {0}
     b78:	03193f01 	tsteq	r9, #1, 30
     b7c:	3b0b3a0e 	blcc	2cf3bc <__bss_end__+0x2c5644>
     b80:	1119270b 	tstne	r9, fp, lsl #14
     b84:	40061201 	andmi	r1, r6, r1, lsl #4
     b88:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
     b8c:	00001301 	andeq	r1, r0, r1, lsl #6
     b90:	03000505 	movweq	r0, #1285	; 0x505
     b94:	3b0b3a0e 	blcc	2cf3d4 <__bss_end__+0x2c565c>
     b98:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
     b9c:	06000017 			; <UNDEFINED> instruction: 0x06000017
     ba0:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
     ba4:	0b3a0e03 	bleq	e843b8 <__bss_end__+0xe7a640>
     ba8:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
     bac:	01111349 	tsteq	r1, r9, asr #6
     bb0:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
     bb4:	01194297 			; <UNDEFINED> instruction: 0x01194297
     bb8:	07000013 	smladeq	r0, r3, r0, r0
     bbc:	01018289 	smlabbeq	r1, r9, r2, r8
     bc0:	13310111 	teqne	r1, #1073741828	; 0x40000004
     bc4:	8a080000 	bhi	200bcc <__bss_end__+0x1f6e54>
     bc8:	02000182 	andeq	r0, r0, #-2147483616	; 0x80000020
     bcc:	18429118 	stmdane	r2, {r3, r4, r8, ip, pc}^
     bd0:	34090000 	strcc	r0, [r9], #-0
     bd4:	3a080300 	bcc	2017dc <__bss_end__+0x1f7a64>
     bd8:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     bdc:	00180213 	andseq	r0, r8, r3, lsl r2
     be0:	82890a00 	addhi	r0, r9, #0, 20
     be4:	01110001 	tsteq	r1, r1
     be8:	00001331 	andeq	r1, r0, r1, lsr r3
     bec:	0300050b 	movweq	r0, #1291	; 0x50b
     bf0:	3b0b3a08 	blcc	2cf418 <__bss_end__+0x2c56a0>
     bf4:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
     bf8:	0c000017 	stceq	0, cr0, [r0], {23}
     bfc:	0111010b 	tsteq	r1, fp, lsl #2
     c00:	13010612 	movwne	r0, #5650	; 0x1612
     c04:	340d0000 	strcc	r0, [sp], #-0
     c08:	3a080300 	bcc	201810 <__bss_end__+0x1f7a98>
     c0c:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     c10:	00170213 	andseq	r0, r7, r3, lsl r2
     c14:	012e0e00 	teqeq	lr, r0, lsl #28
     c18:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
     c1c:	0b3b0b3a 	bleq	ec390c <__bss_end__+0xeb9b94>
     c20:	13491927 	movtne	r1, #39207	; 0x9927
     c24:	0000193c 	andeq	r1, r0, ip, lsr r9
     c28:	4900050f 	stmdbmi	r0, {r0, r1, r2, r3, r8, sl}
     c2c:	00000013 	andeq	r0, r0, r3, lsl r0
     c30:	25011101 	strcs	r1, [r1, #-257]	; 0x101
     c34:	030b130e 	movweq	r1, #45838	; 0xb30e
     c38:	110e1b0e 	tstne	lr, lr, lsl #22
     c3c:	10061201 	andne	r1, r6, r1, lsl #4
     c40:	02000017 	andeq	r0, r0, #23
     c44:	0b0b0024 	bleq	2c0cdc <__bss_end__+0x2b6f64>
     c48:	0e030b3e 	vmoveq.16	d3[0], r0
     c4c:	24030000 	strcs	r0, [r3], #-0
     c50:	3e0b0b00 	vmlacc.f64	d0, d11, d0
     c54:	0008030b 	andeq	r0, r8, fp, lsl #6
     c58:	01040400 	tsteq	r4, r0, lsl #8
     c5c:	0b3a0b0b 	bleq	e83890 <__bss_end__+0xe79b18>
     c60:	13010b3b 	movwne	r0, #6971	; 0x1b3b
     c64:	28050000 	stmdacs	r5, {}	; <UNPREDICTABLE>
     c68:	1c0e0300 	stcne	3, cr0, [lr], {-0}
     c6c:	0600000d 	streq	r0, [r0], -sp
     c70:	0e030016 	mcreq	0, 0, r0, cr3, cr6, {0}
     c74:	0b3b0b3a 	bleq	ec3964 <__bss_end__+0xeb9bec>
     c78:	00001349 	andeq	r1, r0, r9, asr #6
     c7c:	3f012e07 	svccc	0x00012e07
     c80:	3a0e0319 	bcc	3818ec <__bss_end__+0x377b74>
     c84:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
     c88:	12011119 	andne	r1, r1, #1073741830	; 0x40000006
     c8c:	97184006 	ldrls	r4, [r8, -r6]
     c90:	13011942 	movwne	r1, #6466	; 0x1942
     c94:	05080000 	streq	r0, [r8, #-0]
     c98:	3a080300 	bcc	2018a0 <__bss_end__+0x1f7b28>
     c9c:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     ca0:	00170213 	andseq	r0, r7, r3, lsl r2
     ca4:	00340900 	eorseq	r0, r4, r0, lsl #18
     ca8:	0b3a0e03 	bleq	e844bc <__bss_end__+0xe7a744>
     cac:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     cb0:	00001702 	andeq	r1, r0, r2, lsl #14
     cb4:	0182890a 	orreq	r8, r2, sl, lsl #18
     cb8:	31011101 	tstcc	r1, r1, lsl #2
     cbc:	00130113 	andseq	r0, r3, r3, lsl r1
     cc0:	828a0b00 	addhi	r0, sl, #0, 22
     cc4:	18020001 	stmdane	r2, {r0}
     cc8:	00184291 	mulseq	r8, r1, r2
     ccc:	82890c00 	addhi	r0, r9, #0, 24
     cd0:	01110101 	tsteq	r1, r1, lsl #2
     cd4:	00001331 	andeq	r1, r0, r1, lsr r3
     cd8:	0b000f0d 	bleq	4914 <_start-0x36ec>
     cdc:	0013490b 	andseq	r4, r3, fp, lsl #18
     ce0:	00350e00 	eorseq	r0, r5, r0, lsl #28
     ce4:	00001349 	andeq	r1, r0, r9, asr #6
     ce8:	3f012e0f 	svccc	0x00012e0f
     cec:	3a0e0319 	bcc	381958 <__bss_end__+0x377be0>
     cf0:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
     cf4:	010b2019 	tsteq	fp, r9, lsl r0
     cf8:	10000013 	andne	r0, r0, r3, lsl r0
     cfc:	08030005 	stmdaeq	r3, {r0, r2}
     d00:	0b3b0b3a 	bleq	ec39f0 <__bss_end__+0xeb9c78>
     d04:	00001349 	andeq	r1, r0, r9, asr #6
     d08:	03003411 	movweq	r3, #1041	; 0x411
     d0c:	3b0b3a0e 	blcc	2cf54c <__bss_end__+0x2c57d4>
     d10:	0013490b 	andseq	r4, r3, fp, lsl #18
     d14:	012e1200 	teqeq	lr, r0, lsl #4
     d18:	01111331 	tsteq	r1, r1, lsr r3
     d1c:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
     d20:	01194297 			; <UNDEFINED> instruction: 0x01194297
     d24:	13000013 	movwne	r0, #19
     d28:	13310005 	teqne	r1, #5
     d2c:	00001702 	andeq	r1, r0, r2, lsl #14
     d30:	31003414 	tstcc	r0, r4, lsl r4
     d34:	00170213 	andseq	r0, r7, r3, lsl r2
     d38:	012e1500 	teqeq	lr, r0, lsl #10
     d3c:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
     d40:	0b3b0b3a 	bleq	ec3a30 <__bss_end__+0xeb9cb8>
     d44:	13491927 	movtne	r1, #39207	; 0x9927
     d48:	06120111 			; <UNDEFINED> instruction: 0x06120111
     d4c:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
     d50:	00130119 	andseq	r0, r3, r9, lsl r1
     d54:	00341600 	eorseq	r1, r4, r0, lsl #12
     d58:	0b3a0803 	bleq	e82d6c <__bss_end__+0xe78ff4>
     d5c:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     d60:	00001702 	andeq	r1, r0, r2, lsl #14
     d64:	01828917 	orreq	r8, r2, r7, lsl r9
     d68:	31011100 	mrscc	r1, (UNDEF: 17)
     d6c:	18000013 	stmdane	r0, {r0, r1, r4}
     d70:	1331011d 	teqne	r1, #1073741831	; 0x40000007
     d74:	06120111 			; <UNDEFINED> instruction: 0x06120111
     d78:	0b590b58 	bleq	1643ae0 <__bss_end__+0x1639d68>
     d7c:	00001301 	andeq	r1, r0, r1, lsl #6
     d80:	11010b19 	tstne	r1, r9, lsl fp
     d84:	00061201 	andeq	r1, r6, r1, lsl #4
     d88:	011d1a00 	tsteq	sp, r0, lsl #20
     d8c:	01111331 	tsteq	r1, r1, lsr r3
     d90:	0b580612 	bleq	16025e0 <__bss_end__+0x15f8868>
     d94:	00000b59 	andeq	r0, r0, r9, asr fp
     d98:	0300051b 	movweq	r0, #1307	; 0x51b
     d9c:	3b0b3a0e 	blcc	2cf5dc <__bss_end__+0x2c5864>
     da0:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
     da4:	1c000017 	stcne	0, cr0, [r0], {23}
     da8:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
     dac:	0b3a0e03 	bleq	e845c0 <__bss_end__+0xe7a848>
     db0:	1927053b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, sl}
     db4:	01111349 	tsteq	r1, r9, asr #6
     db8:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
     dbc:	01194297 			; <UNDEFINED> instruction: 0x01194297
     dc0:	1d000013 	stcne	0, cr0, [r0, #-76]	; 0xffffffb4
     dc4:	0e030005 	cdpeq	0, 0, cr0, cr3, cr5, {0}
     dc8:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
     dcc:	17021349 	strne	r1, [r2, -r9, asr #6]
     dd0:	2e1e0000 	cdpcs	0, 1, cr0, cr14, cr0, {0}
     dd4:	03193f01 	tsteq	r9, #1, 30
     dd8:	3b0b3a0e 	blcc	2cf618 <__bss_end__+0x2c58a0>
     ddc:	11192705 	tstne	r9, r5, lsl #14
     de0:	40061201 	andmi	r1, r6, r1, lsl #4
     de4:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
     de8:	00001301 	andeq	r1, r0, r1, lsl #6
     dec:	0300051f 	movweq	r0, #1311	; 0x51f
     df0:	3b0b3a08 	blcc	2cf618 <__bss_end__+0x2c58a0>
     df4:	02134905 	andseq	r4, r3, #81920	; 0x14000
     df8:	20000017 	andcs	r0, r0, r7, lsl r0
     dfc:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
     e00:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
     e04:	17021349 	strne	r1, [r2, -r9, asr #6]
     e08:	0b210000 	bleq	840e10 <__bss_end__+0x837098>
     e0c:	12011101 	andne	r1, r1, #1073741824	; 0x40000000
     e10:	00130106 	andseq	r0, r3, r6, lsl #2
     e14:	00342200 	eorseq	r2, r4, r0, lsl #4
     e18:	0b3a0e03 	bleq	e8462c <__bss_end__+0xe7a8b4>
     e1c:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     e20:	1802193f 	stmdane	r2, {r0, r1, r2, r3, r4, r5, r8, fp, ip}
     e24:	2e230000 	cdpcs	0, 2, cr0, cr3, cr0, {0}
     e28:	03193f01 	tsteq	r9, #1, 30
     e2c:	3b0b3a0e 	blcc	2cf66c <__bss_end__+0x2c58f4>
     e30:	4919270b 	ldmdbmi	r9, {r0, r1, r3, r8, r9, sl, sp}
     e34:	01193c13 	tsteq	r9, r3, lsl ip
     e38:	24000013 	strcs	r0, [r0], #-19
     e3c:	13490005 	movtne	r0, #36869	; 0x9005
     e40:	26250000 	strtcs	r0, [r5], -r0
     e44:	00134900 	andseq	r4, r3, r0, lsl #18
     e48:	00352600 	eorseq	r2, r5, r0, lsl #12
     e4c:	2e270000 	cdpcs	0, 2, cr0, cr7, cr0, {0}
     e50:	03193f01 	tsteq	r9, #1, 30
     e54:	3b0b3a0e 	blcc	2cf694 <__bss_end__+0x2c591c>
     e58:	3c19270b 	ldccc	7, cr2, [r9], {11}
     e5c:	00130119 	andseq	r0, r3, r9, lsl r1
     e60:	002e2800 	eoreq	r2, lr, r0, lsl #16
     e64:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
     e68:	0b3b0b3a 	bleq	ec3b58 <__bss_end__+0xeb9de0>
     e6c:	193c1927 	ldmdbne	ip!, {r0, r1, r2, r5, r8, fp, ip}
     e70:	01000000 	mrseq	r0, (UNDEF: 0)
     e74:	0e250111 	mcreq	1, 1, r0, cr5, cr1, {0}
     e78:	0e030b13 	vmoveq.32	d3[0], r0
     e7c:	01110e1b 	tsteq	r1, fp, lsl lr
     e80:	17100612 			; <UNDEFINED> instruction: 0x17100612
     e84:	24020000 	strcs	r0, [r2], #-0
     e88:	3e0b0b00 	vmlacc.f64	d0, d11, d0
     e8c:	0008030b 	andeq	r0, r8, fp, lsl #6
     e90:	00240300 	eoreq	r0, r4, r0, lsl #6
     e94:	0b3e0b0b 	bleq	f83ac8 <__bss_end__+0xf79d50>
     e98:	00000e03 	andeq	r0, r0, r3, lsl #28
     e9c:	0b010404 	bleq	41eb4 <__bss_end__+0x3813c>
     ea0:	3b0b3a0b 	blcc	2cf6d4 <__bss_end__+0x2c595c>
     ea4:	0013010b 	andseq	r0, r3, fp, lsl #2
     ea8:	00280500 	eoreq	r0, r8, r0, lsl #10
     eac:	0d1c0e03 	ldceq	14, cr0, [ip, #-12]
     eb0:	16060000 	strne	r0, [r6], -r0
     eb4:	3a0e0300 	bcc	381abc <__bss_end__+0x377d44>
     eb8:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     ebc:	07000013 	smladeq	r0, r3, r0, r0
     ec0:	0e03012e 	adfeqsp	f0, f3, #0.5
     ec4:	0b3b0b3a 	bleq	ec3bb4 <__bss_end__+0xeb9e3c>
     ec8:	13491927 	movtne	r1, #39207	; 0x9927
     ecc:	06120111 			; <UNDEFINED> instruction: 0x06120111
     ed0:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
     ed4:	00130119 	andseq	r0, r3, r9, lsl r1
     ed8:	82890800 	addhi	r0, r9, #0, 16
     edc:	01110001 	tsteq	r1, r1
     ee0:	00001331 	andeq	r1, r0, r1, lsr r3
     ee4:	3f012e09 	svccc	0x00012e09
     ee8:	3a0e0319 	bcc	381b54 <__bss_end__+0x377ddc>
     eec:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
     ef0:	12011119 	andne	r1, r1, #1073741830	; 0x40000006
     ef4:	97184006 	ldrls	r4, [r8, -r6]
     ef8:	13011942 	movwne	r1, #6466	; 0x1942
     efc:	890a0000 	stmdbhi	sl, {}	; <UNPREDICTABLE>
     f00:	11010182 	smlabbne	r1, r2, r1, r0
     f04:	01133101 	tsteq	r3, r1, lsl #2
     f08:	0b000013 	bleq	f5c <_start-0x70a4>
     f0c:	0001828a 	andeq	r8, r1, sl, lsl #5
     f10:	42911802 	addsmi	r1, r1, #131072	; 0x20000
     f14:	0c000018 	stceq	0, cr0, [r0], {24}
     f18:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
     f1c:	0b3a0e03 	bleq	e84730 <__bss_end__+0xe7a9b8>
     f20:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
     f24:	01111349 	tsteq	r1, r9, asr #6
     f28:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
     f2c:	01194297 			; <UNDEFINED> instruction: 0x01194297
     f30:	0d000013 	stceq	0, cr0, [r0, #-76]	; 0xffffffb4
     f34:	08030005 	stmdaeq	r3, {r0, r2}
     f38:	0b3b0b3a 	bleq	ec3c28 <__bss_end__+0xeb9eb0>
     f3c:	17021349 	strne	r1, [r2, -r9, asr #6]
     f40:	890e0000 	stmdbhi	lr, {}	; <UNPREDICTABLE>
     f44:	11010182 	smlabbne	r1, r2, r1, r0
     f48:	00133101 	andseq	r3, r3, r1, lsl #2
     f4c:	00340f00 	eorseq	r0, r4, r0, lsl #30
     f50:	0b3a0e03 	bleq	e84764 <__bss_end__+0xe7a9ec>
     f54:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     f58:	1802193f 	stmdane	r2, {r0, r1, r2, r3, r4, r5, r8, fp, ip}
     f5c:	0f100000 	svceq	0x00100000
     f60:	490b0b00 	stmdbmi	fp, {r8, r9, fp}
     f64:	11000013 	tstne	r0, r3, lsl r0
     f68:	13490035 	movtne	r0, #36917	; 0x9035
     f6c:	2e120000 	cdpcs	0, 1, cr0, cr2, cr0, {0}
     f70:	03193f01 	tsteq	r9, #1, 30
     f74:	3b0b3a0e 	blcc	2cf7b4 <__bss_end__+0x2c5a3c>
     f78:	4919270b 	ldmdbmi	r9, {r0, r1, r3, r8, r9, sl, sp}
     f7c:	01193c13 	tsteq	r9, r3, lsl ip
     f80:	13000013 	movwne	r0, #19
     f84:	13490005 	movtne	r0, #36869	; 0x9005
     f88:	26140000 	ldrcs	r0, [r4], -r0
     f8c:	00134900 	andseq	r4, r3, r0, lsl #18
     f90:	00351500 	eorseq	r1, r5, r0, lsl #10
     f94:	2e160000 	cdpcs	0, 1, cr0, cr6, cr0, {0}
     f98:	03193f00 	tsteq	r9, #0, 30
     f9c:	3b0b3a0e 	blcc	2cf7dc <__bss_end__+0x2c5a64>
     fa0:	3c19270b 	ldccc	7, cr2, [r9], {11}
     fa4:	17000019 	smladne	r0, r9, r0, r0
     fa8:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
     fac:	0b3a0e03 	bleq	e847c0 <__bss_end__+0xe7aa48>
     fb0:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
     fb4:	1301193c 	movwne	r1, #6460	; 0x193c
     fb8:	01000000 	mrseq	r0, (UNDEF: 0)
     fbc:	0e250111 	mcreq	1, 1, r0, cr5, cr1, {0}
     fc0:	0e030b13 	vmoveq.32	d3[0], r0
     fc4:	01110e1b 	tsteq	r1, fp, lsl lr
     fc8:	17100612 			; <UNDEFINED> instruction: 0x17100612
     fcc:	24020000 	strcs	r0, [r2], #-0
     fd0:	3e0b0b00 	vmlacc.f64	d0, d11, d0
     fd4:	0008030b 	andeq	r0, r8, fp, lsl #6
     fd8:	00240300 	eoreq	r0, r4, r0, lsl #6
     fdc:	0b3e0b0b 	bleq	f83c10 <__bss_end__+0xf79e98>
     fe0:	00000e03 	andeq	r0, r0, r3, lsl #28
     fe4:	03012e04 	movweq	r2, #7684	; 0x1e04
     fe8:	3b0b3a0e 	blcc	2cf828 <__bss_end__+0x2c5ab0>
     fec:	4919270b 	ldmdbmi	r9, {r0, r1, r3, r8, r9, sl, sp}
     ff0:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
     ff4:	97184006 	ldrls	r4, [r8, -r6]
     ff8:	13011942 	movwne	r1, #6466	; 0x1942
     ffc:	05050000 	streq	r0, [r5, #-0]
    1000:	3a080300 	bcc	201c08 <__bss_end__+0x1f7e90>
    1004:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    1008:	00170213 	andseq	r0, r7, r3, lsl r2
    100c:	82890600 	addhi	r0, r9, #0, 12
    1010:	01110101 	tsteq	r1, r1, lsl #2
    1014:	00001331 	andeq	r1, r0, r1, lsr r3
    1018:	01828a07 	orreq	r8, r2, r7, lsl #20
    101c:	91180200 	tstls	r8, r0, lsl #4
    1020:	00001842 	andeq	r1, r0, r2, asr #16
    1024:	27011508 	strcs	r1, [r1, -r8, lsl #10]
    1028:	01134919 	tsteq	r3, r9, lsl r9
    102c:	09000013 	stmdbeq	r0, {r0, r1, r4}
    1030:	13490005 	movtne	r0, #36869	; 0x9005
    1034:	340a0000 	strcc	r0, [sl], #-0
    1038:	3a0e0300 	bcc	381c40 <__bss_end__+0x377ec8>
    103c:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    1040:	02193f13 	andseq	r3, r9, #19, 30	; 0x4c
    1044:	0b000018 	bleq	10ac <_start-0x6f54>
    1048:	0b0b000f 	bleq	2c108c <__bss_end__+0x2b7314>
    104c:	00001349 	andeq	r1, r0, r9, asr #6
    1050:	3f012e0c 	svccc	0x00012e0c
    1054:	3a0e0319 	bcc	381cc0 <__bss_end__+0x377f48>
    1058:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
    105c:	00193c19 	andseq	r3, r9, r9, lsl ip
	...

Disassembly of section .debug_loc:

00000000 <.debug_loc>:
       0:	00000034 	andeq	r0, r0, r4, lsr r0
       4:	00000050 	andeq	r0, r0, r0, asr r0
       8:	9f300002 	svcls	0x00300002
       c:	00000050 	andeq	r0, r0, r0, asr r0
      10:	00000118 	andeq	r0, r0, r8, lsl r1
      14:	00540001 	subseq	r0, r4, r1
      18:	00000000 	andeq	r0, r0, r0
      1c:	50000000 	andpl	r0, r0, r0
      20:	e8000000 	stmda	r0, {}	; <UNPREDICTABLE>
      24:	02000000 	andeq	r0, r0, #0
      28:	009f3300 	addseq	r3, pc, r0, lsl #6
      2c:	00000000 	andeq	r0, r0, r0
      30:	78000000 	stmdavc	r0, {}	; <UNPREDICTABLE>
      34:	84000000 	strhi	r0, [r0], #-0
      38:	01000000 	mrseq	r0, (UNDEF: 0)
      3c:	00845000 	addeq	r5, r4, r0
      40:	00900000 	addseq	r0, r0, r0
      44:	00010000 	andeq	r0, r1, r0
      48:	00009055 	andeq	r9, r0, r5, asr r0
      4c:	00009400 	andeq	r9, r0, r0, lsl #8
      50:	50000100 	andpl	r0, r0, r0, lsl #2
      54:	00000094 	muleq	r0, r4, r0
      58:	000000e8 	andeq	r0, r0, r8, ror #1
      5c:	00550001 	subseq	r0, r5, r1
	...
      68:	1c000000 	stcne	0, cr0, [r0], {-0}
      6c:	01000000 	mrseq	r0, (UNDEF: 0)
      70:	001c5000 	andseq	r5, ip, r0
      74:	01580000 	cmpeq	r8, r0
      78:	00040000 	andeq	r0, r4, r0
      7c:	9f5001f3 	svcls	0x005001f3
	...
      8c:	00000020 	andeq	r0, r0, r0, lsr #32
      90:	20510001 	subscs	r0, r1, r1
      94:	58000000 	stmdapl	r0, {}	; <UNPREDICTABLE>
      98:	04000001 	streq	r0, [r0], #-1
      9c:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
      a0:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
      a4:	00000000 	andeq	r0, r0, r0
      a8:	00001000 	andeq	r1, r0, r0
      ac:	00013800 	andeq	r3, r1, r0, lsl #16
      b0:	55000100 	strpl	r0, [r0, #-256]	; 0x100
	...
      bc:	00000014 	andeq	r0, r0, r4, lsl r0
      c0:	00000038 	andeq	r0, r0, r8, lsr r0
      c4:	38550001 	ldmdacc	r5, {r0}^
      c8:	38000000 	stmdacc	r0, {}	; <UNPREDICTABLE>
      cc:	01000001 	tsteq	r0, r1
      d0:	01385800 	teqeq	r8, r0, lsl #16
      d4:	01580000 	cmpeq	r8, r0
      d8:	00010000 	andeq	r0, r1, r0
      dc:	00000055 	andeq	r0, r0, r5, asr r0
      e0:	00000000 	andeq	r0, r0, r0
      e4:	00001800 	andeq	r1, r0, r0, lsl #16
      e8:	00013800 	andeq	r3, r1, r0, lsl #16
      ec:	55000100 	strpl	r0, [r0, #-256]	; 0x100
	...
      f8:	00000024 	andeq	r0, r0, r4, lsr #32
      fc:	00000138 	andeq	r0, r0, r8, lsr r1
     100:	00550001 	subseq	r0, r5, r1
     104:	00000000 	andeq	r0, r0, r0
     108:	28000000 	stmdacs	r0, {}	; <UNPREDICTABLE>
     10c:	2c000000 	stccs	0, cr0, [r0], {-0}
     110:	01000000 	mrseq	r0, (UNDEF: 0)
     114:	00005300 	andeq	r5, r0, r0, lsl #6
     118:	00000000 	andeq	r0, r0, r0
     11c:	00380000 	eorseq	r0, r8, r0
     120:	00580000 	subseq	r0, r8, r0
     124:	00010000 	andeq	r0, r1, r0
     128:	00005858 	andeq	r5, r0, r8, asr r8
     12c:	00013800 	andeq	r3, r1, r0, lsl #16
     130:	75000500 	strvc	r0, [r0, #-1280]	; 0x500
     134:	9f243100 	svcls	0x00243100
	...
     140:	00000038 	andeq	r0, r0, r8, lsr r0
     144:	00000040 	andeq	r0, r0, r0, asr #32
     148:	00770005 	rsbseq	r0, r7, r5
     14c:	409f1a31 	addsmi	r1, pc, r1, lsr sl	; <UNPREDICTABLE>
     150:	43000000 	movwmi	r0, #0
     154:	01000000 	mrseq	r0, (UNDEF: 0)
     158:	00435100 	subeq	r5, r3, r0, lsl #2
     15c:	01580000 	cmpeq	r8, r0
     160:	00050000 	andeq	r0, r5, r0
     164:	1a310077 	bne	c40348 <__bss_end__+0xc365d0>
     168:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
     16c:	00000000 	andeq	r0, r0, r0
     170:	00004400 	andeq	r4, r0, r0, lsl #8
     174:	00005800 	andeq	r5, r0, r0, lsl #16
     178:	58000100 	stmdapl	r0, {r8}
     17c:	00000058 	andeq	r0, r0, r8, asr r0
     180:	00000138 	andeq	r0, r0, r8, lsr r1
     184:	00750005 	rsbseq	r0, r5, r5
     188:	009f2431 	addseq	r2, pc, r1, lsr r4	; <UNPREDICTABLE>
     18c:	00000000 	andeq	r0, r0, r0
     190:	48000000 	stmdami	r0, {}	; <UNPREDICTABLE>
     194:	4c000000 	stcmi	0, cr0, [r0], {-0}
     198:	01000000 	mrseq	r0, (UNDEF: 0)
     19c:	00005300 	andeq	r5, r0, r0, lsl #6
     1a0:	00000000 	andeq	r0, r0, r0
     1a4:	00580000 	subseq	r0, r8, r0
     1a8:	00780000 	rsbseq	r0, r8, r0
     1ac:	00010000 	andeq	r0, r1, r0
     1b0:	00007858 	andeq	r7, r0, r8, asr r8
     1b4:	00013800 	andeq	r3, r1, r0, lsl #16
     1b8:	75000800 	strvc	r0, [r0, #-2048]	; 0x800
     1bc:	75243100 	strvc	r3, [r4, #-256]!	; 0x100
     1c0:	009f2200 	addseq	r2, pc, r0, lsl #4
     1c4:	00000000 	andeq	r0, r0, r0
     1c8:	64000000 	strvs	r0, [r0], #-0
     1cc:	78000000 	stmdavc	r0, {}	; <UNPREDICTABLE>
     1d0:	01000000 	mrseq	r0, (UNDEF: 0)
     1d4:	00785800 	rsbseq	r5, r8, r0, lsl #16
     1d8:	01380000 	teqeq	r8, r0
     1dc:	00080000 	andeq	r0, r8, r0
     1e0:	24310075 	ldrtcs	r0, [r1], #-117	; 0x75
     1e4:	9f220075 	svcls	0x00220075
	...
     1f0:	00000068 	andeq	r0, r0, r8, rrx
     1f4:	0000006c 	andeq	r0, r0, ip, rrx
     1f8:	00530001 	subseq	r0, r3, r1
     1fc:	00000000 	andeq	r0, r0, r0
     200:	78000000 	stmdavc	r0, {}	; <UNPREDICTABLE>
     204:	98000000 	stmdals	r0, {}	; <UNPREDICTABLE>
     208:	01000000 	mrseq	r0, (UNDEF: 0)
     20c:	00985800 	addseq	r5, r8, r0, lsl #16
     210:	01380000 	teqeq	r8, r0
     214:	00050000 	andeq	r0, r5, r0
     218:	24320075 	ldrtcs	r0, [r2], #-117	; 0x75
     21c:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
     220:	00000000 	andeq	r0, r0, r0
     224:	00008400 	andeq	r8, r0, r0, lsl #8
     228:	00009800 	andeq	r9, r0, r0, lsl #16
     22c:	58000100 	stmdapl	r0, {r8}
     230:	00000098 	muleq	r0, r8, r0
     234:	00000138 	andeq	r0, r0, r8, lsr r1
     238:	00750005 	rsbseq	r0, r5, r5
     23c:	009f2432 	addseq	r2, pc, r2, lsr r4	; <UNPREDICTABLE>
     240:	00000000 	andeq	r0, r0, r0
     244:	88000000 	stmdahi	r0, {}	; <UNPREDICTABLE>
     248:	8c000000 	stchi	0, cr0, [r0], {-0}
     24c:	01000000 	mrseq	r0, (UNDEF: 0)
     250:	00005300 	andeq	r5, r0, r0, lsl #6
     254:	00000000 	andeq	r0, r0, r0
     258:	00980000 	addseq	r0, r8, r0
     25c:	00b80000 	adcseq	r0, r8, r0
     260:	00010000 	andeq	r0, r1, r0
     264:	0000b858 	andeq	fp, r0, r8, asr r8
     268:	00013800 	andeq	r3, r1, r0, lsl #16
     26c:	75000800 	strvc	r0, [r0, #-2048]	; 0x800
     270:	75243200 	strvc	r3, [r4, #-512]!	; 0x200
     274:	009f2200 	addseq	r2, pc, r0, lsl #4
     278:	00000000 	andeq	r0, r0, r0
     27c:	a4000000 	strge	r0, [r0], #-0
     280:	b8000000 	stmdalt	r0, {}	; <UNPREDICTABLE>
     284:	01000000 	mrseq	r0, (UNDEF: 0)
     288:	00b85800 	adcseq	r5, r8, r0, lsl #16
     28c:	01380000 	teqeq	r8, r0
     290:	00080000 	andeq	r0, r8, r0
     294:	24320075 	ldrtcs	r0, [r2], #-117	; 0x75
     298:	9f220075 	svcls	0x00220075
	...
     2a4:	000000a8 	andeq	r0, r0, r8, lsr #1
     2a8:	000000ac 	andeq	r0, r0, ip, lsr #1
     2ac:	00530001 	subseq	r0, r3, r1
     2b0:	00000000 	andeq	r0, r0, r0
     2b4:	b8000000 	stmdalt	r0, {}	; <UNPREDICTABLE>
     2b8:	d8000000 	stmdale	r0, {}	; <UNPREDICTABLE>
     2bc:	01000000 	mrseq	r0, (UNDEF: 0)
     2c0:	00d85800 	sbcseq	r5, r8, r0, lsl #16
     2c4:	01380000 	teqeq	r8, r0
     2c8:	000a0000 	andeq	r0, sl, r0
     2cc:	24320075 	ldrtcs	r0, [r2], #-117	; 0x75
     2d0:	24310075 	ldrtcs	r0, [r1], #-117	; 0x75
     2d4:	00009f22 	andeq	r9, r0, r2, lsr #30
     2d8:	00000000 	andeq	r0, r0, r0
     2dc:	00c40000 	sbceq	r0, r4, r0
     2e0:	00d80000 	sbcseq	r0, r8, r0
     2e4:	00010000 	andeq	r0, r1, r0
     2e8:	0000d858 	andeq	sp, r0, r8, asr r8
     2ec:	00013800 	andeq	r3, r1, r0, lsl #16
     2f0:	75000a00 	strvc	r0, [r0, #-2560]	; 0xa00
     2f4:	75243200 	strvc	r3, [r4, #-512]!	; 0x200
     2f8:	22243100 	eorcs	r3, r4, #0, 2
     2fc:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
     300:	00000000 	andeq	r0, r0, r0
     304:	0000c800 	andeq	ip, r0, r0, lsl #16
     308:	0000cc00 	andeq	ip, r0, r0, lsl #24
     30c:	53000100 	movwpl	r0, #256	; 0x100
	...
     318:	000000d8 	ldrdeq	r0, [r0], -r8
     31c:	000000f8 	strdeq	r0, [r0], -r8
     320:	f8580001 			; <UNDEFINED> instruction: 0xf8580001
     324:	38000000 	stmdacc	r0, {}	; <UNPREDICTABLE>
     328:	0d000001 	stceq	0, cr0, [r0, #-4]
     32c:	32007500 	andcc	r7, r0, #0, 10
     330:	31007524 	tstcc	r0, r4, lsr #10
     334:	00752224 	rsbseq	r2, r5, r4, lsr #4
     338:	00009f22 	andeq	r9, r0, r2, lsr #30
     33c:	00000000 	andeq	r0, r0, r0
     340:	00e40000 	rsceq	r0, r4, r0
     344:	00f80000 	rscseq	r0, r8, r0
     348:	00010000 	andeq	r0, r1, r0
     34c:	0000f858 	andeq	pc, r0, r8, asr r8	; <UNPREDICTABLE>
     350:	00013800 	andeq	r3, r1, r0, lsl #16
     354:	75000d00 	strvc	r0, [r0, #-3328]	; 0xd00
     358:	75243200 	strvc	r3, [r4, #-512]!	; 0x200
     35c:	22243100 	eorcs	r3, r4, #0, 2
     360:	9f220075 	svcls	0x00220075
	...
     36c:	000000e8 	andeq	r0, r0, r8, ror #1
     370:	000000ec 	andeq	r0, r0, ip, ror #1
     374:	00530001 	subseq	r0, r3, r1
     378:	00000000 	andeq	r0, r0, r0
     37c:	f8000000 			; <UNDEFINED> instruction: 0xf8000000
     380:	18000000 	stmdane	r0, {}	; <UNPREDICTABLE>
     384:	01000001 	tsteq	r0, r1
     388:	01185800 	tsteq	r8, r0, lsl #16
     38c:	01380000 	teqeq	r8, r0
     390:	00050000 	andeq	r0, r5, r0
     394:	24330075 	ldrtcs	r0, [r3], #-117	; 0x75
     398:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
     39c:	00000000 	andeq	r0, r0, r0
     3a0:	00010400 	andeq	r0, r1, r0, lsl #8
     3a4:	00011800 	andeq	r1, r1, r0, lsl #16
     3a8:	58000100 	stmdapl	r0, {r8}
     3ac:	00000118 	andeq	r0, r0, r8, lsl r1
     3b0:	00000138 	andeq	r0, r0, r8, lsr r1
     3b4:	00750005 	rsbseq	r0, r5, r5
     3b8:	009f2433 	addseq	r2, pc, r3, lsr r4	; <UNPREDICTABLE>
     3bc:	00000000 	andeq	r0, r0, r0
     3c0:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
     3c4:	0c000001 	stceq	0, cr0, [r0], {1}
     3c8:	01000001 	tsteq	r0, r1
     3cc:	00005300 	andeq	r5, r0, r0, lsl #6
     3d0:	00000000 	andeq	r0, r0, r0
     3d4:	01180000 	tsteq	r8, r0
     3d8:	01200000 	teqeq	r0, r0
     3dc:	00060000 	andeq	r0, r6, r0
     3e0:	80080077 	andhi	r0, r8, r7, ror r0
     3e4:	01209f1a 	teqeq	r0, sl, lsl pc
     3e8:	01230000 	teqeq	r3, r0
     3ec:	00010000 	andeq	r0, r1, r0
     3f0:	00012351 	andeq	r2, r1, r1, asr r3
     3f4:	00015800 	andeq	r5, r1, r0, lsl #16
     3f8:	77000600 	strvc	r0, [r0, -r0, lsl #12]
     3fc:	1a800800 	bne	fe002404 <__bss_end__+0xfdff868c>
     400:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
     404:	00000000 	andeq	r0, r0, r0
     408:	00012800 	andeq	r2, r1, r0, lsl #16
     40c:	00012c00 	andeq	r2, r1, r0, lsl #24
     410:	53000100 	movwpl	r0, #256	; 0x100
	...
     41c:	00000148 	andeq	r0, r0, r8, asr #2
     420:	0000014c 	andeq	r0, r0, ip, asr #2
     424:	00530001 	subseq	r0, r3, r1
     428:	00000000 	andeq	r0, r0, r0
     42c:	58000000 	stmdapl	r0, {}	; <UNPREDICTABLE>
     430:	6f000001 	svcvs	0x00000001
     434:	01000001 	tsteq	r0, r1
     438:	016f5000 	cmneq	pc, r0
     43c:	01d40000 	bicseq	r0, r4, r0
     440:	00010000 	andeq	r0, r1, r0
     444:	0001d459 	andeq	sp, r1, r9, asr r4
     448:	00031000 	andeq	r1, r3, r0
     44c:	f3000400 	vshl.u8	d0, d0, d0
     450:	109f5001 	addsne	r5, pc, r1
     454:	18000003 	stmdane	r0, {r0, r1}
     458:	01000003 	tsteq	r0, r3
     45c:	03185900 	tsteq	r8, #0, 18
     460:	03200000 	teqeq	r0, #0
     464:	00040000 	andeq	r0, r4, r0
     468:	9f5001f3 	svcls	0x005001f3
	...
     474:	00000158 	andeq	r0, r0, r8, asr r1
     478:	0000016f 	andeq	r0, r0, pc, ror #2
     47c:	6f510001 	svcvs	0x00510001
     480:	20000001 	andcs	r0, r0, r1
     484:	01000003 	tsteq	r0, r3
     488:	00005600 	andeq	r5, r0, r0, lsl #12
     48c:	00000000 	andeq	r0, r0, r0
     490:	01ac0000 			; <UNDEFINED> instruction: 0x01ac0000
     494:	029c0000 	addseq	r0, ip, #0
     498:	00010000 	andeq	r0, r1, r0
     49c:	00000058 	andeq	r0, r0, r8, asr r0
     4a0:	00000000 	andeq	r0, r0, r0
     4a4:	0001b000 	andeq	fp, r1, r0
     4a8:	0002d400 	andeq	sp, r2, r0, lsl #8
     4ac:	54000100 	strpl	r0, [r0], #-256	; 0x100
	...
     4b8:	000001b0 			; <UNDEFINED> instruction: 0x000001b0
     4bc:	000002d4 	ldrdeq	r0, [r0], -r4
     4c0:	00740005 	rsbseq	r0, r4, r5
     4c4:	009f2531 	addseq	r2, pc, r1, lsr r5	; <UNPREDICTABLE>
     4c8:	00000000 	andeq	r0, r0, r0
     4cc:	b0000000 	andlt	r0, r0, r0
     4d0:	d4000001 	strle	r0, [r0], #-1
     4d4:	02000001 	andeq	r0, r0, #1
     4d8:	d49f3000 	ldrle	r3, [pc], #0	; 4e0 <_start-0x7b20>
     4dc:	10000001 	andne	r0, r0, r1
     4e0:	01000003 	tsteq	r0, r3
     4e4:	03185900 	tsteq	r8, #0, 18
     4e8:	03200000 	teqeq	r0, #0
     4ec:	00010000 	andeq	r0, r1, r0
     4f0:	00000059 	andeq	r0, r0, r9, asr r0
     4f4:	00000000 	andeq	r0, r0, r0
     4f8:	00016c00 	andeq	r6, r1, r0, lsl #24
     4fc:	00016f00 	andeq	r6, r1, r0, lsl #30
     500:	51000100 	mrspl	r0, (UNDEF: 16)
     504:	0000016f 	andeq	r0, r0, pc, ror #2
     508:	00000320 	andeq	r0, r0, r0, lsr #6
     50c:	00560001 	subseq	r0, r6, r1
     510:	00000000 	andeq	r0, r0, r0
     514:	74000000 	strvc	r0, [r0], #-0
     518:	b0000001 	andlt	r0, r0, r1
     51c:	01000001 	tsteq	r0, r1
     520:	03105400 	tsteq	r0, #0, 8
     524:	03180000 	tsteq	r8, #0
     528:	00010000 	andeq	r0, r1, r0
     52c:	00000054 	andeq	r0, r0, r4, asr r0
     530:	00000000 	andeq	r0, r0, r0
     534:	0001ac00 	andeq	sl, r1, r0, lsl #24
     538:	0001c800 	andeq	ip, r1, r0, lsl #16
     53c:	58000100 	stmdapl	r0, {r8}
	...
     548:	000001b4 			; <UNDEFINED> instruction: 0x000001b4
     54c:	000001cf 	andeq	r0, r0, pc, asr #3
     550:	cf520001 	svcgt	0x00520001
     554:	d4000001 	strle	r0, [r0], #-1
     558:	08000002 	stmdaeq	r0, {r1}
     55c:	31007400 	tstcc	r0, r0, lsl #8
     560:	22007425 	andcs	r7, r0, #620756992	; 0x25000000
     564:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
     568:	00000000 	andeq	r0, r0, r0
     56c:	0001b400 	andeq	fp, r1, r0, lsl #8
     570:	0001c800 	andeq	ip, r1, r0, lsl #16
     574:	58000100 	stmdapl	r0, {r8}
	...
     580:	000001b8 			; <UNDEFINED> instruction: 0x000001b8
     584:	000001bc 			; <UNDEFINED> instruction: 0x000001bc
     588:	00530001 	subseq	r0, r3, r1
     58c:	00000000 	andeq	r0, r0, r0
     590:	d4000000 	strle	r0, [r0], #-0
     594:	d4000001 	strle	r0, [r0], #-1
     598:	01000002 	tsteq	r0, r2
     59c:	00005400 	andeq	r5, r0, r0, lsl #8
     5a0:	00000000 	andeq	r0, r0, r0
     5a4:	01d40000 	bicseq	r0, r4, r0
     5a8:	01e80000 	mvneq	r0, r0
     5ac:	00010000 	andeq	r0, r1, r0
     5b0:	00000058 	andeq	r0, r0, r8, asr r0
     5b4:	00000000 	andeq	r0, r0, r0
     5b8:	0001d800 	andeq	sp, r1, r0, lsl #16
     5bc:	0001dc00 	andeq	sp, r1, r0, lsl #24
     5c0:	53000100 	movwpl	r0, #256	; 0x100
	...
     5cc:	000001f8 	strdeq	r0, [r0], -r8
     5d0:	000002d4 	ldrdeq	r0, [r0], -r4
     5d4:	00540001 	subseq	r0, r4, r1
     5d8:	00000000 	andeq	r0, r0, r0
     5dc:	f8000000 			; <UNDEFINED> instruction: 0xf8000000
     5e0:	0c000001 	stceq	0, cr0, [r0], {1}
     5e4:	01000002 	tsteq	r0, r2
     5e8:	00005800 	andeq	r5, r0, r0, lsl #16
     5ec:	00000000 	andeq	r0, r0, r0
     5f0:	01fc0000 	mvnseq	r0, r0
     5f4:	02000000 	andeq	r0, r0, #0
     5f8:	00010000 	andeq	r0, r1, r0
     5fc:	00000053 	andeq	r0, r0, r3, asr r0
     600:	00000000 	andeq	r0, r0, r0
     604:	00021c00 	andeq	r1, r2, r0, lsl #24
     608:	0002d400 	andeq	sp, r2, r0, lsl #8
     60c:	54000100 	strpl	r0, [r0], #-256	; 0x100
	...
     618:	0000021c 	andeq	r0, r0, ip, lsl r2
     61c:	00000230 	andeq	r0, r0, r0, lsr r2
     620:	00580001 	subseq	r0, r8, r1
     624:	00000000 	andeq	r0, r0, r0
     628:	20000000 	andcs	r0, r0, r0
     62c:	24000002 	strcs	r0, [r0], #-2
     630:	01000002 	tsteq	r0, r2
     634:	00005300 	andeq	r5, r0, r0, lsl #6
     638:	00000000 	andeq	r0, r0, r0
     63c:	02400000 	subeq	r0, r0, #0
     640:	02d40000 	sbcseq	r0, r4, #0
     644:	00010000 	andeq	r0, r1, r0
     648:	00000054 	andeq	r0, r0, r4, asr r0
     64c:	00000000 	andeq	r0, r0, r0
     650:	00024000 	andeq	r4, r2, r0
     654:	00025400 	andeq	r5, r2, r0, lsl #8
     658:	58000100 	stmdapl	r0, {r8}
	...
     664:	00000244 	andeq	r0, r0, r4, asr #4
     668:	00000248 	andeq	r0, r0, r8, asr #4
     66c:	00530001 	subseq	r0, r3, r1
     670:	00000000 	andeq	r0, r0, r0
     674:	64000000 	strvs	r0, [r0], #-0
     678:	d4000002 	strle	r0, [r0], #-2
     67c:	01000002 	tsteq	r0, r2
     680:	00005400 	andeq	r5, r0, r0, lsl #8
     684:	00000000 	andeq	r0, r0, r0
     688:	02640000 	rsbeq	r0, r4, #0
     68c:	02780000 	rsbseq	r0, r8, #0
     690:	00010000 	andeq	r0, r1, r0
     694:	00000058 	andeq	r0, r0, r8, asr r0
     698:	00000000 	andeq	r0, r0, r0
     69c:	00026800 	andeq	r6, r2, r0, lsl #16
     6a0:	00026c00 	andeq	r6, r2, r0, lsl #24
     6a4:	53000100 	movwpl	r0, #256	; 0x100
	...
     6b0:	00000288 	andeq	r0, r0, r8, lsl #5
     6b4:	000002d4 	ldrdeq	r0, [r0], -r4
     6b8:	00540001 	subseq	r0, r4, r1
     6bc:	00000000 	andeq	r0, r0, r0
     6c0:	88000000 	stmdahi	r0, {}	; <UNPREDICTABLE>
     6c4:	9c000002 	stcls	0, cr0, [r0], {2}
     6c8:	01000002 	tsteq	r0, r2
     6cc:	00005800 	andeq	r5, r0, r0, lsl #16
     6d0:	00000000 	andeq	r0, r0, r0
     6d4:	028c0000 	addeq	r0, ip, #0
     6d8:	02900000 	addseq	r0, r0, #0
     6dc:	00010000 	andeq	r0, r1, r0
     6e0:	00000053 	andeq	r0, r0, r3, asr r0
     6e4:	00000000 	andeq	r0, r0, r0
     6e8:	0002ac00 	andeq	sl, r2, r0, lsl #24
     6ec:	0002d400 	andeq	sp, r2, r0, lsl #8
     6f0:	54000100 	strpl	r0, [r0], #-256	; 0x100
	...
     6fc:	000002b0 			; <UNDEFINED> instruction: 0x000002b0
     700:	000002b4 			; <UNDEFINED> instruction: 0x000002b4
     704:	00530001 	subseq	r0, r3, r1
     708:	00000000 	andeq	r0, r0, r0
     70c:	cc000000 	stcgt	0, cr0, [r0], {-0}
     710:	10000002 	andne	r0, r0, r2
     714:	02000003 	andeq	r0, r0, #3
     718:	189f3000 	ldmne	pc, {ip, sp}	; <UNPREDICTABLE>
     71c:	20000003 	andcs	r0, r0, r3
     720:	02000003 	andeq	r0, r0, #3
     724:	009f3000 	addseq	r3, pc, r0
     728:	00000000 	andeq	r0, r0, r0
     72c:	cc000000 	stcgt	0, cr0, [r0], {-0}
     730:	10000002 	andne	r0, r0, r2
     734:	01000003 	tsteq	r0, r3
     738:	03185500 	tsteq	r8, #0, 10
     73c:	03200000 	teqeq	r0, #0
     740:	00010000 	andeq	r0, r1, r0
     744:	00000055 	andeq	r0, r0, r5, asr r0
     748:	00000000 	andeq	r0, r0, r0
     74c:	0002d400 	andeq	sp, r2, r0, lsl #8
     750:	00031000 	andeq	r1, r3, r0
     754:	54000100 	strpl	r0, [r0], #-256	; 0x100
     758:	00000318 	andeq	r0, r0, r8, lsl r3
     75c:	00000320 	andeq	r0, r0, r0, lsr #6
     760:	00540001 	subseq	r0, r4, r1
     764:	00000000 	andeq	r0, r0, r0
     768:	20000000 	andcs	r0, r0, r0
     76c:	40000003 	andmi	r0, r0, r3
     770:	01000003 	tsteq	r0, r3
     774:	03405000 	movteq	r5, #0
     778:	03540000 	cmpeq	r4, #0
     77c:	00010000 	andeq	r0, r1, r0
     780:	00035458 	andeq	r5, r3, r8, asr r4
     784:	00036400 	andeq	r6, r3, r0, lsl #8
     788:	50000100 	andpl	r0, r0, r0, lsl #2
     78c:	00000364 	andeq	r0, r0, r4, ror #6
     790:	000003ac 	andeq	r0, r0, ip, lsr #7
     794:	00580001 	subseq	r0, r8, r1
     798:	00000000 	andeq	r0, r0, r0
     79c:	20000000 	andcs	r0, r0, r0
     7a0:	44000003 	strmi	r0, [r0], #-3
     7a4:	01000003 	tsteq	r0, r3
     7a8:	03445100 	movteq	r5, #16640	; 0x4100
     7ac:	03540000 	cmpeq	r4, #0
     7b0:	00010000 	andeq	r0, r1, r0
     7b4:	00035456 	andeq	r5, r3, r6, asr r4
     7b8:	00036400 	andeq	r6, r3, r0, lsl #8
     7bc:	51000100 	mrspl	r0, (UNDEF: 16)
     7c0:	00000364 	andeq	r0, r0, r4, ror #6
     7c4:	000003ac 	andeq	r0, r0, ip, lsr #7
     7c8:	00560001 	subseq	r0, r6, r1
     7cc:	00000000 	andeq	r0, r0, r0
     7d0:	20000000 	andcs	r0, r0, r0
     7d4:	48000003 	stmdami	r0, {r0, r1}
     7d8:	01000003 	tsteq	r0, r3
     7dc:	03485200 	movteq	r5, #33280	; 0x8200
     7e0:	03540000 	cmpeq	r4, #0
     7e4:	00040000 	andeq	r0, r4, r0
     7e8:	9f5201f3 	svcls	0x005201f3
     7ec:	00000354 	andeq	r0, r0, r4, asr r3
     7f0:	00000364 	andeq	r0, r0, r4, ror #6
     7f4:	64520001 	ldrbvs	r0, [r2], #-1
     7f8:	ac000003 	stcge	0, cr0, [r0], {3}
     7fc:	03000003 	movweq	r0, #3
     800:	9f017700 	svcls	0x00017700
	...
     80c:	00000320 	andeq	r0, r0, r0, lsr #6
     810:	0000034c 	andeq	r0, r0, ip, asr #6
     814:	4c530001 	mrrcmi	0, 0, r0, r3, cr1
     818:	54000003 	strpl	r0, [r0], #-3
     81c:	04000003 	streq	r0, [r0], #-3
     820:	5301f300 	movwpl	pc, #4864	; 0x1300	; <UNPREDICTABLE>
     824:	0003549f 	muleq	r3, pc, r4	; <UNPREDICTABLE>
     828:	00036400 	andeq	r6, r3, r0, lsl #8
     82c:	53000100 	movwpl	r0, #256	; 0x100
     830:	00000364 	andeq	r0, r0, r4, ror #6
     834:	000003ac 	andeq	r0, r0, ip, lsr #7
     838:	01f30004 	mvnseq	r0, r4
     83c:	00009f53 	andeq	r9, r0, r3, asr pc
     840:	00000000 	andeq	r0, r0, r0
     844:	035c0000 	cmpeq	ip, #0
     848:	03640000 	cmneq	r4, #0
     84c:	00020000 	andeq	r0, r2, r0
     850:	03649f30 	cmneq	r4, #48, 30	; 0xc0
     854:	03ac0000 			; <UNDEFINED> instruction: 0x03ac0000
     858:	00010000 	andeq	r0, r1, r0
     85c:	00000054 	andeq	r0, r0, r4, asr r0
     860:	00000000 	andeq	r0, r0, r0
     864:	00037400 	andeq	r7, r3, r0, lsl #8
     868:	00038400 	andeq	r8, r3, r0, lsl #8
     86c:	50000100 	andpl	r0, r0, r0, lsl #2
	...
     878:	000003ac 	andeq	r0, r0, ip, lsr #7
     87c:	000003c8 	andeq	r0, r0, r8, asr #7
     880:	c8500001 	ldmdagt	r0, {r0}^
     884:	dc000003 	stcle	0, cr0, [r0], {3}
     888:	01000003 	tsteq	r0, r3
     88c:	03dc5700 	bicseq	r5, ip, #0, 14
     890:	03ec0000 	mvneq	r0, #0
     894:	00010000 	andeq	r0, r1, r0
     898:	0003ec50 	andeq	lr, r3, r0, asr ip
     89c:	00042400 	andeq	r2, r4, r0, lsl #8
     8a0:	57000100 	strpl	r0, [r0, -r0, lsl #2]
	...
     8ac:	000003ac 	andeq	r0, r0, ip, lsr #7
     8b0:	000003cc 	andeq	r0, r0, ip, asr #7
     8b4:	cc510001 	mrrcgt	0, 0, r0, r1, cr1
     8b8:	dc000003 	stcle	0, cr0, [r0], {3}
     8bc:	01000003 	tsteq	r0, r3
     8c0:	03dc5500 	bicseq	r5, ip, #0, 10
     8c4:	03ec0000 	mvneq	r0, #0
     8c8:	00010000 	andeq	r0, r1, r0
     8cc:	0003ec51 	andeq	lr, r3, r1, asr ip
     8d0:	00042400 	andeq	r2, r4, r0, lsl #8
     8d4:	55000100 	strpl	r0, [r0, #-256]	; 0x100
	...
     8e0:	000003ac 	andeq	r0, r0, ip, lsr #7
     8e4:	000003d0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
     8e8:	d0520001 	subsle	r0, r2, r1
     8ec:	dc000003 	stcle	0, cr0, [r0], {3}
     8f0:	04000003 	streq	r0, [r0], #-3
     8f4:	5201f300 	andpl	pc, r1, #0, 6
     8f8:	0003dc9f 	muleq	r3, pc, ip	; <UNPREDICTABLE>
     8fc:	0003ec00 	andeq	lr, r3, r0, lsl #24
     900:	52000100 	andpl	r0, r0, #0, 2
     904:	000003ec 	andeq	r0, r0, ip, ror #7
     908:	00000424 	andeq	r0, r0, r4, lsr #8
     90c:	01760003 	cmneq	r6, r3
     910:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
     914:	00000000 	andeq	r0, r0, r0
     918:	0003ac00 	andeq	sl, r3, r0, lsl #24
     91c:	0003d400 	andeq	sp, r3, r0, lsl #8
     920:	53000100 	movwpl	r0, #256	; 0x100
     924:	000003d4 	ldrdeq	r0, [r0], -r4
     928:	000003dc 	ldrdeq	r0, [r0], -ip
     92c:	dc580001 	mrrcle	0, 0, r0, r8, cr1
     930:	ec000003 	stc	0, cr0, [r0], {3}
     934:	01000003 	tsteq	r0, r3
     938:	03ec5300 	mvneq	r5, #0, 6
     93c:	04240000 	strteq	r0, [r4], #-0
     940:	00010000 	andeq	r0, r1, r0
     944:	00000058 	andeq	r0, r0, r8, asr r0
     948:	00000000 	andeq	r0, r0, r0
     94c:	0003e400 	andeq	lr, r3, r0, lsl #8
     950:	0003ec00 	andeq	lr, r3, r0, lsl #24
     954:	30000200 	andcc	r0, r0, r0, lsl #4
     958:	0003ec9f 	muleq	r3, pc, ip	; <UNPREDICTABLE>
     95c:	00042400 	andeq	r2, r4, r0, lsl #8
     960:	54000100 	strpl	r0, [r0], #-256	; 0x100
	...
     96c:	00000424 	andeq	r0, r0, r4, lsr #8
     970:	00000443 	andeq	r0, r0, r3, asr #8
     974:	43510001 	cmpmi	r1, #1
     978:	d4000004 	strle	r0, [r0], #-4
     97c:	04000004 	streq	r0, [r0], #-4
     980:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
     984:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
     988:	00000000 	andeq	r0, r0, r0
     98c:	00042400 	andeq	r2, r4, r0, lsl #8
     990:	00044300 	andeq	r4, r4, r0, lsl #6
     994:	52000100 	andpl	r0, r0, #0, 2
     998:	00000443 	andeq	r0, r0, r3, asr #8
     99c:	000004d4 	ldrdeq	r0, [r0], -r4
     9a0:	01f30004 	mvnseq	r0, r4
     9a4:	00009f52 	andeq	r9, r0, r2, asr pc
     9a8:	00000000 	andeq	r0, r0, r0
     9ac:	04240000 	strteq	r0, [r4], #-0
     9b0:	04430000 	strbeq	r0, [r3], #-0
     9b4:	00010000 	andeq	r0, r1, r0
     9b8:	00044353 	andeq	r4, r4, r3, asr r3
     9bc:	0004d400 	andeq	sp, r4, r0, lsl #8
     9c0:	55000100 	strpl	r0, [r0, #-256]	; 0x100
	...
     9cc:	00000458 	andeq	r0, r0, r8, asr r4
     9d0:	000004a0 	andeq	r0, r0, r0, lsr #9
     9d4:	a0520001 	subsge	r0, r2, r1
     9d8:	ac000004 	stcge	0, cr0, [r0], {4}
     9dc:	06000004 	streq	r0, [r0], -r4
     9e0:	76007500 	strvc	r7, [r0], -r0, lsl #10
     9e4:	ac9f1e00 	ldcge	14, cr1, [pc], {0}
     9e8:	d4000004 	strle	r0, [r0], #-4
     9ec:	01000004 	tsteq	r0, r4
     9f0:	00005200 	andeq	r5, r0, r0, lsl #4
     9f4:	00000000 	andeq	r0, r0, r0
     9f8:	04d40000 	ldrbeq	r0, [r4], #0
     9fc:	04df0000 	ldrbeq	r0, [pc], #0	; a04 <_start-0x75fc>
     a00:	00010000 	andeq	r0, r1, r0
     a04:	0004df50 	andeq	sp, r4, r0, asr pc
     a08:	00050c00 	andeq	r0, r5, r0, lsl #24
     a0c:	f3000400 	vshl.u8	d0, d0, d0
     a10:	009f5001 	addseq	r5, pc, r1
     a14:	00000000 	andeq	r0, r0, r0
     a18:	e0000000 	and	r0, r0, r0
     a1c:	ec000004 	stc	0, cr0, [r0], {4}
     a20:	01000004 	tsteq	r0, r4
     a24:	00005000 	andeq	r5, r0, r0
     a28:	00000000 	andeq	r0, r0, r0
     a2c:	050c0000 	streq	r0, [ip, #-0]
     a30:	051c0000 	ldreq	r0, [ip, #-0]
     a34:	00010000 	andeq	r0, r1, r0
     a38:	00051c50 	andeq	r1, r5, r0, asr ip
     a3c:	00053800 	andeq	r3, r5, r0, lsl #16
     a40:	55000100 	strpl	r0, [r0, #-256]	; 0x100
	...
     a4c:	0000050c 	andeq	r0, r0, ip, lsl #10
     a50:	0000051c 	andeq	r0, r0, ip, lsl r5
     a54:	1c510001 	mrrcne	0, 0, r0, r1, cr1
     a58:	38000005 	stmdacc	r0, {r0, r2}
     a5c:	01000005 	tsteq	r0, r5
     a60:	00005400 	andeq	r5, r0, r0, lsl #8
     a64:	00000000 	andeq	r0, r0, r0
     a68:	05380000 	ldreq	r0, [r8, #-0]!
     a6c:	05540000 	ldrbeq	r0, [r4, #-0]
     a70:	00010000 	andeq	r0, r1, r0
     a74:	00055450 	andeq	r5, r5, r0, asr r4
     a78:	0005a000 	andeq	sl, r5, r0
     a7c:	55000100 	strpl	r0, [r0, #-256]	; 0x100
     a80:	000005a0 	andeq	r0, r0, r0, lsr #11
     a84:	000005b8 			; <UNDEFINED> instruction: 0x000005b8
     a88:	01f30004 	mvnseq	r0, r4
     a8c:	00009f50 	andeq	r9, r0, r0, asr pc
     a90:	00000000 	andeq	r0, r0, r0
     a94:	05640000 	strbeq	r0, [r4, #-0]!
     a98:	05740000 	ldrbeq	r0, [r4, #-0]!
     a9c:	00010000 	andeq	r0, r1, r0
     aa0:	00057450 	andeq	r7, r5, r0, asr r4
     aa4:	00058800 	andeq	r8, r5, r0, lsl #16
     aa8:	54000100 	strpl	r0, [r0], #-256	; 0x100
     aac:	00000588 	andeq	r0, r0, r8, lsl #11
     ab0:	0000058c 	andeq	r0, r0, ip, lsl #11
     ab4:	8c500001 	mrrchi	0, 0, r0, r0, cr1	; <UNPREDICTABLE>
     ab8:	a0000005 	andge	r0, r0, r5
     abc:	01000005 	tsteq	r0, r5
     ac0:	05a05400 	streq	r5, [r0, #1024]!	; 0x400
     ac4:	05b80000 	ldreq	r0, [r8, #0]!
     ac8:	00010000 	andeq	r0, r1, r0
     acc:	00000050 	andeq	r0, r0, r0, asr r0
     ad0:	00000000 	andeq	r0, r0, r0
     ad4:	0005b800 	andeq	fp, r5, r0, lsl #16
     ad8:	0005cb00 	andeq	ip, r5, r0, lsl #22
     adc:	50000100 	andpl	r0, r0, r0, lsl #2
     ae0:	000005cb 	andeq	r0, r0, fp, asr #11
     ae4:	00000600 	andeq	r0, r0, r0, lsl #12
     ae8:	01f30004 	mvnseq	r0, r4
     aec:	00009f50 	andeq	r9, r0, r0, asr pc
     af0:	00000000 	andeq	r0, r0, r0
     af4:	05b80000 	ldreq	r0, [r8, #0]!
     af8:	05cb0000 	strbeq	r0, [fp]
     afc:	00010000 	andeq	r0, r1, r0
     b00:	0005cb51 	andeq	ip, r5, r1, asr fp
     b04:	00060000 	andeq	r0, r6, r0
     b08:	f3000400 	vshl.u8	d0, d0, d0
     b0c:	009f5101 	addseq	r5, pc, r1, lsl #2
     b10:	00000000 	andeq	r0, r0, r0
     b14:	b8000000 	stmdalt	r0, {}	; <UNPREDICTABLE>
     b18:	cb000005 	blgt	b34 <_start-0x74cc>
     b1c:	01000005 	tsteq	r0, r5
     b20:	05cb5200 	strbeq	r5, [fp, #512]	; 0x200
     b24:	06000000 	streq	r0, [r0], -r0
     b28:	00040000 	andeq	r0, r4, r0
     b2c:	9f5201f3 	svcls	0x005201f3
	...
     b38:	000005b8 			; <UNDEFINED> instruction: 0x000005b8
     b3c:	000005cb 	andeq	r0, r0, fp, asr #11
     b40:	cb530001 	blgt	14c0b4c <__bss_end__+0x14b6dd4>
     b44:	00000005 	andeq	r0, r0, r5
     b48:	04000006 	streq	r0, [r0], #-6
     b4c:	5301f300 	movwpl	pc, #4864	; 0x1300	; <UNPREDICTABLE>
     b50:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
     b54:	00000000 	andeq	r0, r0, r0
     b58:	0005cc00 	andeq	ip, r5, r0, lsl #24
     b5c:	0005d800 	andeq	sp, r5, r0, lsl #16
     b60:	50000100 	andpl	r0, r0, r0, lsl #2
     b64:	000005ec 	andeq	r0, r0, ip, ror #11
     b68:	00000600 	andeq	r0, r0, r0, lsl #12
     b6c:	00500001 	subseq	r0, r0, r1
     b70:	00000000 	andeq	r0, r0, r0
     b74:	2c000000 	stccs	0, cr0, [r0], {-0}
     b78:	38000000 	stmdacc	r0, {}	; <UNPREDICTABLE>
     b7c:	01000000 	mrseq	r0, (UNDEF: 0)
     b80:	00385000 	eorseq	r5, r8, r0
     b84:	00480000 	subeq	r0, r8, r0
     b88:	00010000 	andeq	r0, r1, r0
     b8c:	00004855 	andeq	r4, r0, r5, asr r8
     b90:	00005800 	andeq	r5, r0, r0, lsl #16
     b94:	50000100 	andpl	r0, r0, r0, lsl #2
	...
     ba4:	00000010 	andeq	r0, r0, r0, lsl r0
     ba8:	10500001 	subsne	r0, r0, r1
     bac:	34000000 	strcc	r0, [r0], #-0
     bb0:	01000000 	mrseq	r0, (UNDEF: 0)
     bb4:	00005400 	andeq	r5, r0, r0, lsl #8
	...
     bc0:	001c0000 	andseq	r0, ip, r0
     bc4:	00010000 	andeq	r0, r1, r0
     bc8:	00001c50 	andeq	r1, r0, r0, asr ip
     bcc:	00002000 	andeq	r2, r0, r0
     bd0:	f3000400 	vshl.u8	d0, d0, d0
     bd4:	009f5001 	addseq	r5, pc, r1
	...
     be0:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
     be4:	02000000 	andeq	r0, r0, #0
     be8:	089f3000 	ldmeq	pc, {ip, sp}	; <UNPREDICTABLE>
     bec:	20000000 	andcs	r0, r0, r0
     bf0:	01000000 	mrseq	r0, (UNDEF: 0)
     bf4:	00005300 	andeq	r5, r0, r0, lsl #6
	...
     c00:	00040000 	andeq	r0, r4, r0
     c04:	00010000 	andeq	r0, r1, r0
     c08:	00000450 	andeq	r0, r0, r0, asr r4
     c0c:	00000c00 	andeq	r0, r0, r0, lsl #24
     c10:	70000300 	andvc	r0, r0, r0, lsl #6
     c14:	000c9f30 	andeq	r9, ip, r0, lsr pc
     c18:	00140000 	andseq	r0, r4, r0
     c1c:	00040000 	andeq	r0, r4, r0
     c20:	9f5001f3 	svcls	0x005001f3
	...
     c2c:	00000014 	andeq	r0, r0, r4, lsl r0
     c30:	00000020 	andeq	r0, r0, r0, lsr #32
     c34:	20500001 	subscs	r0, r0, r1
     c38:	2c000000 	stccs	0, cr0, [r0], {-0}
     c3c:	03000000 	movweq	r0, #0
     c40:	9f017000 	svcls	0x00017000
     c44:	0000002c 	andeq	r0, r0, ip, lsr #32
     c48:	00000040 	andeq	r0, r0, r0, asr #32
     c4c:	00500001 	subseq	r0, r0, r1
     c50:	00000000 	andeq	r0, r0, r0
     c54:	14000000 	strne	r0, [r0], #-0
     c58:	18000000 	stmdane	r0, {}	; <UNPREDICTABLE>
     c5c:	01000000 	mrseq	r0, (UNDEF: 0)
     c60:	00185100 	andseq	r5, r8, r0, lsl #2
     c64:	00400000 	subeq	r0, r0, r0
     c68:	00040000 	andeq	r0, r4, r0
     c6c:	9f5101f3 	svcls	0x005101f3
	...
     c78:	00000040 	andeq	r0, r0, r0, asr #32
     c7c:	00000060 	andeq	r0, r0, r0, rrx
     c80:	60500001 	subsvs	r0, r0, r1
     c84:	6c000000 	stcvs	0, cr0, [r0], {-0}
     c88:	03000000 	movweq	r0, #0
     c8c:	9f017100 	svcls	0x00017100
     c90:	0000006c 	andeq	r0, r0, ip, rrx
     c94:	00000074 	andeq	r0, r0, r4, ror r0
     c98:	74510001 	ldrbvc	r0, [r1], #-1
     c9c:	80000000 	andhi	r0, r0, r0
     ca0:	03000000 	movweq	r0, #0
     ca4:	9f017100 	svcls	0x00017100
	...
     cb0:	00000040 	andeq	r0, r0, r0, asr #32
     cb4:	00000050 	andeq	r0, r0, r0, asr r0
     cb8:	50510001 	subspl	r0, r1, r1
     cbc:	80000000 	andhi	r0, r0, r0
     cc0:	04000000 	streq	r0, [r0], #-0
     cc4:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
     cc8:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
     ccc:	00000000 	andeq	r0, r0, r0
     cd0:	00004000 	andeq	r4, r0, r0
     cd4:	00005800 	andeq	r5, r0, r0, lsl #16
     cd8:	52000100 	andpl	r0, r0, #0, 2
     cdc:	00000058 	andeq	r0, r0, r8, asr r0
     ce0:	00000064 	andeq	r0, r0, r4, rrx
     ce4:	64520001 	ldrbvs	r0, [r2], #-1
     ce8:	68000000 	stmdavs	r0, {}	; <UNPREDICTABLE>
     cec:	03000000 	movweq	r0, #0
     cf0:	9f017200 	svcls	0x00017200
     cf4:	00000068 	andeq	r0, r0, r8, rrx
     cf8:	00000080 	andeq	r0, r0, r0, lsl #1
     cfc:	00520001 	subseq	r0, r2, r1
     d00:	00000000 	andeq	r0, r0, r0
     d04:	40000000 	andmi	r0, r0, r0
     d08:	54000000 	strpl	r0, [r0], #-0
     d0c:	01000000 	mrseq	r0, (UNDEF: 0)
     d10:	00545300 	subseq	r5, r4, r0, lsl #6
     d14:	00780000 	rsbseq	r0, r8, r0
     d18:	00010000 	andeq	r0, r1, r0
     d1c:	00000053 	andeq	r0, r0, r3, asr r0
     d20:	00000000 	andeq	r0, r0, r0
     d24:	00004800 	andeq	r4, r0, r0, lsl #16
     d28:	00006000 	andeq	r6, r0, r0
     d2c:	5c000100 	stfpls	f0, [r0], {-0}
     d30:	00000060 	andeq	r0, r0, r0, rrx
     d34:	00000080 	andeq	r0, r0, r0, lsl #1
     d38:	01f3000a 	mvnseq	r0, sl
     d3c:	5301f352 	movwpl	pc, #4946	; 0x1352	; <UNPREDICTABLE>
     d40:	9f01231c 	svcls	0x0001231c
	...
     d4c:	00000080 	andeq	r0, r0, r0, lsl #1
     d50:	000000a4 	andeq	r0, r0, r4, lsr #1
     d54:	a4500001 	ldrbge	r0, [r0], #-1
     d58:	18000000 	stmdane	r0, {}	; <UNPREDICTABLE>
     d5c:	03000001 	movweq	r0, #1
     d60:	9f027000 	svcls	0x00027000
     d64:	00000118 	andeq	r0, r0, r8, lsl r1
     d68:	00000218 	andeq	r0, r0, r8, lsl r2
     d6c:	01f30004 	mvnseq	r0, r4
     d70:	00009f50 	andeq	r9, r0, r0, asr pc
     d74:	00000000 	andeq	r0, r0, r0
     d78:	00800000 	addeq	r0, r0, r0
     d7c:	00f00000 	rscseq	r0, r0, r0
     d80:	00010000 	andeq	r0, r1, r0
     d84:	0000f051 	andeq	pc, r0, r1, asr r0	; <UNPREDICTABLE>
     d88:	00016000 	andeq	r6, r1, r0
     d8c:	55000100 	strpl	r0, [r0, #-256]	; 0x100
     d90:	00000160 	andeq	r0, r0, r0, ror #2
     d94:	00000168 	andeq	r0, r0, r8, ror #2
     d98:	68510001 	ldmdavs	r1, {r0}^
     d9c:	88000001 	stmdahi	r0, {r0}
     da0:	01000001 	tsteq	r0, r1
     da4:	01885500 	orreq	r5, r8, r0, lsl #10
     da8:	019c0000 	orrseq	r0, ip, r0
     dac:	00010000 	andeq	r0, r1, r0
     db0:	00019c51 	andeq	r9, r1, r1, asr ip
     db4:	0001bc00 	andeq	fp, r1, r0, lsl #24
     db8:	55000100 	strpl	r0, [r0, #-256]	; 0x100
     dbc:	000001bc 			; <UNDEFINED> instruction: 0x000001bc
     dc0:	000001c4 	andeq	r0, r0, r4, asr #3
     dc4:	c4510001 	ldrbgt	r0, [r1], #-1
     dc8:	fc000001 	stc2	0, cr0, [r0], {1}
     dcc:	01000001 	tsteq	r0, r1
     dd0:	01fc5500 	mvnseq	r5, r0, lsl #10
     dd4:	02180000 	andseq	r0, r8, #0
     dd8:	00040000 	andeq	r0, r4, r0
     ddc:	9f5101f3 	svcls	0x005101f3
	...
     de8:	00000080 	andeq	r0, r0, r0, lsl #1
     dec:	00000094 	muleq	r0, r4, r0
     df0:	94520001 	ldrbls	r0, [r2], #-1
     df4:	fc000000 	stc2	0, cr0, [r0], {-0}
     df8:	01000001 	tsteq	r0, r1
     dfc:	01fc5400 	mvnseq	r5, r0, lsl #8
     e00:	02180000 	andseq	r0, r8, #0
     e04:	00040000 	andeq	r0, r4, r0
     e08:	9f5201f3 	svcls	0x005201f3
	...
     e14:	00000080 	andeq	r0, r0, r0, lsl #1
     e18:	00000100 	andeq	r0, r0, r0, lsl #2
     e1c:	04530001 	ldrbeq	r0, [r3], #-1
     e20:	08000001 	stmdaeq	r0, {r0}
     e24:	01000001 	tsteq	r0, r1
     e28:	01605300 	cmneq	r0, r0, lsl #6
     e2c:	01680000 	cmneq	r8, r0
     e30:	00010000 	andeq	r0, r1, r0
     e34:	00016853 	andeq	r6, r1, r3, asr r8
     e38:	00018800 	andeq	r8, r1, r0, lsl #16
     e3c:	f3000400 	vshl.u8	d0, d0, d0
     e40:	889f5301 	ldmhi	pc, {r0, r8, r9, ip, lr}	; <UNPREDICTABLE>
     e44:	90000001 	andls	r0, r0, r1
     e48:	01000001 	tsteq	r0, r1
     e4c:	01905300 	orrseq	r5, r0, r0, lsl #6
     e50:	01940000 	orrseq	r0, r4, r0
     e54:	00010000 	andeq	r0, r1, r0
     e58:	0001945c 	andeq	r9, r1, ip, asr r4
     e5c:	00019c00 	andeq	r9, r1, r0, lsl #24
     e60:	53000100 	movwpl	r0, #256	; 0x100
     e64:	0000019c 	muleq	r0, ip, r1
     e68:	000001bc 			; <UNDEFINED> instruction: 0x000001bc
     e6c:	01f30004 	mvnseq	r0, r4
     e70:	01bc9f53 			; <UNDEFINED> instruction: 0x01bc9f53
     e74:	01cc0000 	biceq	r0, ip, r0
     e78:	00010000 	andeq	r0, r1, r0
     e7c:	0001cc53 	andeq	ip, r1, r3, asr ip
     e80:	0001cf00 	andeq	ip, r1, r0, lsl #30
     e84:	5c000100 	stfpls	f0, [r0], {-0}
     e88:	000001cf 	andeq	r0, r0, pc, asr #3
     e8c:	000001d4 	ldrdeq	r0, [r0], -r4
     e90:	01f30004 	mvnseq	r0, r4
     e94:	00009f53 	andeq	r9, r0, r3, asr pc
     e98:	00000000 	andeq	r0, r0, r0
     e9c:	00800000 	addeq	r0, r0, r0
     ea0:	009c0000 	addseq	r0, ip, r0
     ea4:	00020000 	andeq	r0, r2, r0
     ea8:	009c0091 	umullseq	r0, ip, r1, r0
     eac:	01c80000 	biceq	r0, r8, r0
     eb0:	00010000 	andeq	r0, r1, r0
     eb4:	0001d452 	andeq	sp, r1, r2, asr r4
     eb8:	0001df00 	andeq	sp, r1, r0, lsl #30
     ebc:	52000100 	andpl	r0, r0, #0, 2
	...
     ec8:	0000009c 	muleq	r0, ip, r0
     ecc:	00000118 	andeq	r0, r0, r8, lsl r1
     ed0:	185d0001 	ldmdane	sp, {r0}^
     ed4:	1c000001 	stcne	0, cr0, [r0], {1}
     ed8:	01000001 	tsteq	r0, r1
     edc:	011c5300 	tsteq	ip, r0, lsl #6
     ee0:	01200000 	teqeq	r0, r0
     ee4:	00010000 	andeq	r0, r1, r0
     ee8:	00012051 	andeq	r2, r1, r1, asr r0
     eec:	00016000 	andeq	r6, r1, r0
     ef0:	53000100 	movwpl	r0, #256	; 0x100
     ef4:	00000160 	andeq	r0, r0, r0, ror #2
     ef8:	00000168 	andeq	r0, r0, r8, ror #2
     efc:	685d0001 	ldmdavs	sp, {r0}^
     f00:	6c000001 	stcvs	0, cr0, [r0], {1}
     f04:	01000001 	tsteq	r0, r1
     f08:	016c5e00 	cmneq	ip, r0, lsl #28
     f0c:	01880000 	orreq	r0, r8, r0
     f10:	00010000 	andeq	r0, r1, r0
     f14:	00018853 	andeq	r8, r1, r3, asr r8
     f18:	00019000 	andeq	r9, r1, r0
     f1c:	91000400 	tstls	r0, r0, lsl #8
     f20:	909f7fa1 	addsls	r7, pc, r1, lsr #31
     f24:	94000001 	strls	r0, [r0], #-1
     f28:	01000001 	tsteq	r0, r1
     f2c:	01945300 	orrseq	r5, r4, r0, lsl #6
     f30:	019c0000 	orrseq	r0, ip, r0
     f34:	00010000 	andeq	r0, r1, r0
     f38:	00019c5d 	andeq	r9, r1, sp, asr ip
     f3c:	0001a000 	andeq	sl, r1, r0
     f40:	5e000100 	adfpls	f0, f0, f0
     f44:	000001a0 	andeq	r0, r0, r0, lsr #3
     f48:	000001bc 			; <UNDEFINED> instruction: 0x000001bc
     f4c:	bc530001 	mrrclt	0, 0, r0, r3, cr1
     f50:	d4000001 	strle	r0, [r0], #-1
     f54:	01000001 	tsteq	r0, r1
     f58:	01d45d00 	bicseq	r5, r4, r0, lsl #26
     f5c:	01df0000 	bicseq	r0, pc, r0
     f60:	00010000 	andeq	r0, r1, r0
     f64:	00000053 	andeq	r0, r0, r3, asr r0
     f68:	00000000 	andeq	r0, r0, r0
     f6c:	0000a000 	andeq	sl, r0, r0
     f70:	0000ec00 	andeq	lr, r0, r0, lsl #24
     f74:	5c000100 	stfpls	f0, [r0], {-0}
     f78:	000000ec 	andeq	r0, r0, ip, ror #1
     f7c:	00000100 	andeq	r0, r0, r0, lsl #2
     f80:	00530001 	subseq	r0, r3, r1
     f84:	04000001 	streq	r0, [r0], #-1
     f88:	01000001 	tsteq	r0, r1
     f8c:	01045c00 	tsteq	r4, r0, lsl #24
     f90:	01080000 	mrseq	r0, (UNDEF: 8)
     f94:	00010000 	andeq	r0, r1, r0
     f98:	00010853 	andeq	r0, r1, r3, asr r8
     f9c:	00011800 	andeq	r1, r1, r0, lsl #16
     fa0:	5c000100 	stfpls	f0, [r0], {-0}
     fa4:	00000118 	andeq	r0, r0, r8, lsl r1
     fa8:	0000011c 	andeq	r0, r0, ip, lsl r1
     fac:	1c500001 	mrrcne	0, 0, r0, r0, cr1	; <UNPREDICTABLE>
     fb0:	3c000001 	stccc	0, cr0, [r0], {1}
     fb4:	01000001 	tsteq	r0, r1
     fb8:	01445c00 	cmpeq	r4, r0, lsl #24
     fbc:	01580000 	cmpeq	r8, r0
     fc0:	00010000 	andeq	r0, r1, r0
     fc4:	00015850 	andeq	r5, r1, r0, asr r8
     fc8:	00016000 	andeq	r6, r1, r0
     fcc:	5c000100 	stfpls	f0, [r0], {-0}
     fd0:	00000160 	andeq	r0, r0, r0, ror #2
     fd4:	00000168 	andeq	r0, r0, r8, ror #2
     fd8:	68530001 	ldmdavs	r3, {r0}^
     fdc:	78000001 	stmdavc	r0, {r0}
     fe0:	01000001 	tsteq	r0, r1
     fe4:	01785c00 	cmneq	r8, r0, lsl #24
     fe8:	01800000 	orreq	r0, r0, r0
     fec:	00050000 	andeq	r0, r5, r0
     ff0:	2534007c 	ldrcs	r0, [r4, #-124]!	; 0x7c
     ff4:	0001809f 	muleq	r1, pc, r0	; <UNPREDICTABLE>
     ff8:	00018800 	andeq	r8, r1, r0, lsl #16
     ffc:	5c000100 	stfpls	f0, [r0], {-0}
    1000:	00000188 	andeq	r0, r0, r8, lsl #3
    1004:	00000190 	muleq	r0, r0, r1
    1008:	90530001 	subsls	r0, r3, r1
    100c:	94000001 	strls	r0, [r0], #-1
    1010:	01000001 	tsteq	r0, r1
    1014:	01945c00 	orrseq	r5, r4, r0, lsl #24
    1018:	019c0000 	orrseq	r0, ip, r0
    101c:	00010000 	andeq	r0, r1, r0
    1020:	00019c53 	andeq	r9, r1, r3, asr ip
    1024:	0001ac00 	andeq	sl, r1, r0, lsl #24
    1028:	5c000100 	stfpls	f0, [r0], {-0}
    102c:	000001ac 	andeq	r0, r0, ip, lsr #3
    1030:	000001b4 			; <UNDEFINED> instruction: 0x000001b4
    1034:	007c0005 	rsbseq	r0, ip, r5
    1038:	b49f2531 	ldrlt	r2, [pc], #1329	; 1040 <_start-0x6fc0>
    103c:	bc000001 	stclt	0, cr0, [r0], {1}
    1040:	01000001 	tsteq	r0, r1
    1044:	01bc5c00 			; <UNDEFINED> instruction: 0x01bc5c00
    1048:	01cc0000 	biceq	r0, ip, r0
    104c:	00010000 	andeq	r0, r1, r0
    1050:	0001cc53 	andeq	ip, r1, r3, asr ip
    1054:	0001cf00 	andeq	ip, r1, r0, lsl #30
    1058:	5c000100 	stfpls	f0, [r0], {-0}
    105c:	000001cf 	andeq	r0, r0, pc, asr #3
    1060:	000001d4 	ldrdeq	r0, [r0], -r4
    1064:	01f30004 	mvnseq	r0, r4
    1068:	01d49f53 	bicseq	r9, r4, r3, asr pc
    106c:	01df0000 	bicseq	r0, pc, r0
    1070:	00010000 	andeq	r0, r1, r0
    1074:	0000005c 	andeq	r0, r0, ip, asr r0
    1078:	00000000 	andeq	r0, r0, r0
    107c:	0000ec00 	andeq	lr, r0, r0, lsl #24
    1080:	0000fc00 	andeq	pc, r0, r0, lsl #24
    1084:	30000200 	andcc	r0, r0, r0, lsl #4
    1088:	0000fc9f 	muleq	r0, pc, ip	; <UNPREDICTABLE>
    108c:	00010400 	andeq	r0, r1, r0, lsl #8
    1090:	31000200 	mrscc	r0, R8_usr
    1094:	0001049f 	muleq	r1, pc, r4	; <UNPREDICTABLE>
    1098:	00010800 	andeq	r0, r1, r0, lsl #16
    109c:	30000200 	andcc	r0, r0, r0, lsl #4
    10a0:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    10a4:	00000000 	andeq	r0, r0, r0
    10a8:	00021800 	andeq	r1, r2, r0, lsl #16
    10ac:	00022800 	andeq	r2, r2, r0, lsl #16
    10b0:	50000100 	andpl	r0, r0, r0, lsl #2
    10b4:	00000228 	andeq	r0, r0, r8, lsr #4
    10b8:	0000023c 	andeq	r0, r0, ip, lsr r2
    10bc:	01f30004 	mvnseq	r0, r4
    10c0:	023c9f50 	eorseq	r9, ip, #80, 30	; 0x140
    10c4:	02680000 	rsbeq	r0, r8, #0
    10c8:	00010000 	andeq	r0, r1, r0
    10cc:	00000050 	andeq	r0, r0, r0, asr r0
    10d0:	00000000 	andeq	r0, r0, r0
    10d4:	00021800 	andeq	r1, r2, r0, lsl #16
    10d8:	00022c00 	andeq	r2, r2, r0, lsl #24
    10dc:	51000100 	mrspl	r0, (UNDEF: 16)
    10e0:	0000022c 	andeq	r0, r0, ip, lsr #4
    10e4:	0000023c 	andeq	r0, r0, ip, lsr r2
    10e8:	01f30004 	mvnseq	r0, r4
    10ec:	023c9f51 	eorseq	r9, ip, #324	; 0x144
    10f0:	02680000 	rsbeq	r0, r8, #0
    10f4:	00010000 	andeq	r0, r1, r0
    10f8:	00000051 	andeq	r0, r0, r1, asr r0
    10fc:	00000000 	andeq	r0, r0, r0
    1100:	00026800 	andeq	r6, r2, r0, lsl #16
    1104:	00029000 	andeq	r9, r2, r0
    1108:	50000100 	andpl	r0, r0, r0, lsl #2
    110c:	00000290 	muleq	r0, r0, r2
    1110:	000004dc 	ldrdeq	r0, [r0], -ip
    1114:	dc5b0001 	mrrcle	0, 0, r0, fp, cr1
    1118:	f0000004 			; <UNDEFINED> instruction: 0xf0000004
    111c:	04000004 	streq	r0, [r0], #-4
    1120:	5001f300 	andpl	pc, r1, r0, lsl #6
    1124:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    1128:	00000000 	andeq	r0, r0, r0
    112c:	00026800 	andeq	r6, r2, r0, lsl #16
    1130:	00027c00 	andeq	r7, r2, r0, lsl #24
    1134:	51000100 	mrspl	r0, (UNDEF: 16)
    1138:	0000027c 	andeq	r0, r0, ip, ror r2
    113c:	00000290 	muleq	r0, r0, r2
    1140:	01710003 	cmneq	r1, r3
    1144:	0002909f 	muleq	r2, pc, r0	; <UNPREDICTABLE>
    1148:	0004f000 	andeq	pc, r4, r0
    114c:	f3000400 	vshl.u8	d0, d0, d0
    1150:	009f5101 	addseq	r5, pc, r1, lsl #2
    1154:	00000000 	andeq	r0, r0, r0
    1158:	68000000 	stmdavs	r0, {}	; <UNPREDICTABLE>
    115c:	98000002 	stmdals	r0, {r1}
    1160:	01000002 	tsteq	r0, r2
    1164:	02985200 	addseq	r5, r8, #0, 4
    1168:	02c00000 	sbceq	r0, r0, #0
    116c:	00010000 	andeq	r0, r1, r0
    1170:	0002c052 	andeq	ip, r2, r2, asr r0
    1174:	00048c00 	andeq	r8, r4, r0, lsl #24
    1178:	56000100 	strpl	r0, [r0], -r0, lsl #2
    117c:	0000048c 	andeq	r0, r0, ip, lsl #9
    1180:	000004f0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    1184:	00520001 	subseq	r0, r2, r1
    1188:	00000000 	andeq	r0, r0, r0
    118c:	68000000 	stmdavs	r0, {}	; <UNPREDICTABLE>
    1190:	84000002 	strhi	r0, [r0], #-2
    1194:	01000002 	tsteq	r0, r2
    1198:	00005300 	andeq	r5, r0, r0, lsl #6
    119c:	00000000 	andeq	r0, r0, r0
    11a0:	02780000 	rsbseq	r0, r8, #0
    11a4:	02900000 	addseq	r0, r0, #0
    11a8:	00010000 	andeq	r0, r1, r0
    11ac:	00029050 	andeq	r9, r2, r0, asr r0
    11b0:	00029400 	andeq	r9, r2, r0, lsl #8
    11b4:	54000100 	strpl	r0, [r0], #-256	; 0x100
    11b8:	00000294 	muleq	r0, r4, r2
    11bc:	000002a0 	andeq	r0, r0, r0, lsr #5
    11c0:	01740003 	cmneq	r4, r3
    11c4:	0002a09f 	muleq	r2, pc, r0	; <UNPREDICTABLE>
    11c8:	0002ac00 	andeq	sl, r2, r0, lsl #24
    11cc:	54000100 	strpl	r0, [r0], #-256	; 0x100
    11d0:	000002ac 	andeq	r0, r0, ip, lsr #5
    11d4:	000002b8 			; <UNDEFINED> instruction: 0x000002b8
    11d8:	01740003 	cmneq	r4, r3
    11dc:	0002b89f 	muleq	r2, pc, r8	; <UNPREDICTABLE>
    11e0:	00049000 	andeq	r9, r4, r0
    11e4:	54000100 	strpl	r0, [r0], #-256	; 0x100
    11e8:	00000490 	muleq	r0, r0, r4
    11ec:	0000049c 	muleq	r0, ip, r4
    11f0:	01740003 	cmneq	r4, r3
    11f4:	00049c9f 	muleq	r4, pc, ip	; <UNPREDICTABLE>
    11f8:	0004c800 	andeq	ip, r4, r0, lsl #16
    11fc:	54000100 	strpl	r0, [r0], #-256	; 0x100
    1200:	000004c8 	andeq	r0, r0, r8, asr #9
    1204:	000004d4 	ldrdeq	r0, [r0], -r4
    1208:	d4500001 	ldrble	r0, [r0], #-1
    120c:	dc000004 	stcle	0, cr0, [r0], {4}
    1210:	03000004 	movweq	r0, #4
    1214:	9f017400 	svcls	0x00017400
	...
    1220:	00000280 	andeq	r0, r0, r0, lsl #5
    1224:	000004dc 	ldrdeq	r0, [r0], -ip
    1228:	dc580001 	mrrcle	0, 0, r0, r8, cr1
    122c:	f0000004 			; <UNDEFINED> instruction: 0xf0000004
    1230:	0a000004 	beq	1248 <_start-0x6db8>
    1234:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    1238:	225001f3 	subscs	r0, r0, #-1073741764	; 0xc000003c
    123c:	009f1c31 	addseq	r1, pc, r1, lsr ip	; <UNPREDICTABLE>
    1240:	00000000 	andeq	r0, r0, r0
    1244:	bc000000 	stclt	0, cr0, [r0], {-0}
    1248:	c0000003 	andgt	r0, r0, r3
    124c:	01000003 	tsteq	r0, r3
    1250:	03e45000 	mvneq	r5, #0
    1254:	03e80000 	mvneq	r0, #0
    1258:	00010000 	andeq	r0, r1, r0
    125c:	00040c50 	andeq	r0, r4, r0, asr ip
    1260:	00041000 	andeq	r1, r4, r0
    1264:	50000100 	andpl	r0, r0, r0, lsl #2
    1268:	00000434 	andeq	r0, r0, r4, lsr r4
    126c:	00000438 	andeq	r0, r0, r8, lsr r4
    1270:	40500001 	subsmi	r0, r0, r1
    1274:	44000004 	strmi	r0, [r0], #-4
    1278:	01000004 	tsteq	r0, r4
    127c:	04685000 	strbteq	r5, [r8], #-0
    1280:	046c0000 	strbteq	r0, [ip], #-0
    1284:	00010000 	andeq	r0, r1, r0
    1288:	00048850 	andeq	r8, r4, r0, asr r8
    128c:	0004b000 	andeq	fp, r4, r0
    1290:	50000100 	andpl	r0, r0, r0, lsl #2
	...
    129c:	000002c0 	andeq	r0, r0, r0, asr #5
    12a0:	000002c8 	andeq	r0, r0, r8, asr #5
    12a4:	9f300002 	svcls	0x00300002
    12a8:	000002c8 	andeq	r0, r0, r8, asr #5
    12ac:	000002cc 	andeq	r0, r0, ip, asr #5
    12b0:	d8570001 	ldmdale	r7, {r0}^
    12b4:	b0000002 	andlt	r0, r0, r2
    12b8:	01000004 	tsteq	r0, r4
    12bc:	00005700 	andeq	r5, r0, r0, lsl #14
    12c0:	00000000 	andeq	r0, r0, r0
    12c4:	00040000 	andeq	r0, r4, r0
    12c8:	00080000 	andeq	r0, r8, r0
    12cc:	00070000 	andeq	r0, r7, r0
    12d0:	000a0073 	andeq	r0, sl, r3, ror r0
    12d4:	089f2110 	ldmeq	pc, {r4, r8, sp}	; <UNPREDICTABLE>
    12d8:	10000000 	andne	r0, r0, r0
    12dc:	01000000 	mrseq	r0, (UNDEF: 0)
    12e0:	00005300 	andeq	r5, r0, r0, lsl #6
    12e4:	00000000 	andeq	r0, r0, r0
    12e8:	00140000 	andseq	r0, r4, r0
    12ec:	00180000 	andseq	r0, r8, r0
    12f0:	00070000 	andeq	r0, r7, r0
    12f4:	ff0b0073 			; <UNDEFINED> instruction: 0xff0b0073
    12f8:	189f1aef 	ldmne	pc, {r0, r1, r2, r3, r5, r6, r7, r9, fp, ip}	; <UNPREDICTABLE>
    12fc:	20000000 	andcs	r0, r0, r0
    1300:	01000000 	mrseq	r0, (UNDEF: 0)
    1304:	00005300 	andeq	r5, r0, r0, lsl #6
    1308:	00000000 	andeq	r0, r0, r0
    130c:	00140000 	andseq	r0, r4, r0
    1310:	001c0000 	andseq	r0, ip, r0
    1314:	00030000 	andeq	r0, r3, r0
    1318:	1c9f0473 	cfldrsne	mvf0, [pc], {115}	; 0x73
    131c:	27000000 	strcs	r0, [r0, -r0]
    1320:	01000000 	mrseq	r0, (UNDEF: 0)
    1324:	00005300 	andeq	r5, r0, r0, lsl #6
    1328:	00000000 	andeq	r0, r0, r0
    132c:	8d400000 	stclhi	0, cr0, [r0, #-0]
    1330:	8d440000 	stclhi	0, cr0, [r4, #-0]
    1334:	00020000 	andeq	r0, r2, r0
    1338:	8d449f30 	stclhi	15, cr9, [r4, #-192]	; 0xffffff40
    133c:	8d480000 	stclhi	0, cr0, [r8, #-0]
    1340:	00010000 	andeq	r0, r1, r0
    1344:	00000050 	andeq	r0, r0, r0, asr r0
    1348:	00000000 	andeq	r0, r0, r0
    134c:	008d5800 	addeq	r5, sp, r0, lsl #16
    1350:	008d5c00 	addeq	r5, sp, r0, lsl #24
    1354:	30000200 	andcc	r0, r0, r0, lsl #4
    1358:	008d5c9f 	umulleq	r5, sp, pc, ip	; <UNPREDICTABLE>
    135c:	008d6000 	addeq	r6, sp, r0
    1360:	53000100 	movwpl	r0, #256	; 0x100
    1364:	00008d64 	andeq	r8, r0, r4, ror #26
    1368:	00008d6c 	andeq	r8, r0, ip, ror #26
    136c:	00530001 	subseq	r0, r3, r1
	...
    1378:	04000000 	streq	r0, [r0], #-0
    137c:	01000000 	mrseq	r0, (UNDEF: 0)
    1380:	00045000 	andeq	r5, r4, r0
    1384:	000c0000 	andeq	r0, ip, r0
    1388:	00010000 	andeq	r0, r1, r0
    138c:	00000c53 	andeq	r0, r0, r3, asr ip
    1390:	00001000 	andeq	r1, r0, r0
    1394:	50000100 	andpl	r0, r0, r0, lsl #2
    1398:	00000010 	andeq	r0, r0, r0, lsl r0
    139c:	0000001c 	andeq	r0, r0, ip, lsl r0
    13a0:	00530001 	subseq	r0, r3, r1
    13a4:	00000000 	andeq	r0, r0, r0
    13a8:	3c000000 	stccc	0, cr0, [r0], {-0}
    13ac:	47000000 	strmi	r0, [r0, -r0]
    13b0:	01000000 	mrseq	r0, (UNDEF: 0)
    13b4:	00475000 	subeq	r5, r7, r0
    13b8:	00600000 	rsbeq	r0, r0, r0
    13bc:	00010000 	andeq	r0, r1, r0
    13c0:	00000055 	andeq	r0, r0, r5, asr r0
    13c4:	00000000 	andeq	r0, r0, r0
    13c8:	00005000 	andeq	r5, r0, r0
    13cc:	00005400 	andeq	r5, r0, r0, lsl #8
    13d0:	50000100 	andpl	r0, r0, r0, lsl #2
	...
    13dc:	00000060 	andeq	r0, r0, r0, rrx
    13e0:	0000006c 	andeq	r0, r0, ip, rrx
    13e4:	6c500001 	mrrcvs	0, 0, r0, r0, cr1	; <UNPREDICTABLE>
    13e8:	74000000 	strvc	r0, [r0], #-0
    13ec:	04000000 	streq	r0, [r0], #-0
    13f0:	5001f300 	andpl	pc, r1, r0, lsl #6
    13f4:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    13f8:	00000000 	andeq	r0, r0, r0
    13fc:	00007400 	andeq	r7, r0, r0, lsl #8
    1400:	00008000 	andeq	r8, r0, r0
    1404:	50000100 	andpl	r0, r0, r0, lsl #2
    1408:	00000080 	andeq	r0, r0, r0, lsl #1
    140c:	00000088 	andeq	r0, r0, r8, lsl #1
    1410:	01f30004 	mvnseq	r0, r4
    1414:	00009f50 	andeq	r9, r0, r0, asr pc
	...
    1420:	00900000 	addseq	r0, r0, r0
    1424:	00010000 	andeq	r0, r1, r0
    1428:	00009050 	andeq	r9, r0, r0, asr r0
    142c:	0000d400 	andeq	sp, r0, r0, lsl #8
    1430:	54000100 	strpl	r0, [r0], #-256	; 0x100
	...
    143c:	00000048 	andeq	r0, r0, r8, asr #32
    1440:	0000004c 	andeq	r0, r0, ip, asr #32
    1444:	54550001 	ldrbpl	r0, [r5], #-1
    1448:	58000000 	stmdapl	r0, {}	; <UNPREDICTABLE>
    144c:	01000000 	mrseq	r0, (UNDEF: 0)
    1450:	00605500 	rsbeq	r5, r0, r0, lsl #10
    1454:	00640000 	rsbeq	r0, r4, r0
    1458:	00010000 	andeq	r0, r1, r0
    145c:	00006c55 	andeq	r6, r0, r5, asr ip
    1460:	00007000 	andeq	r7, r0, r0
    1464:	55000100 	strpl	r0, [r0, #-256]	; 0x100
    1468:	00000078 	andeq	r0, r0, r8, ror r0
    146c:	0000007c 	andeq	r0, r0, ip, ror r0
    1470:	84550001 	ldrbhi	r0, [r5], #-1
    1474:	88000000 	stmdahi	r0, {}	; <UNPREDICTABLE>
    1478:	01000000 	mrseq	r0, (UNDEF: 0)
    147c:	008c5500 	addeq	r5, ip, r0, lsl #10
    1480:	00d40000 	sbcseq	r0, r4, r0
    1484:	00010000 	andeq	r0, r1, r0
    1488:	00000055 	andeq	r0, r0, r5, asr r0
    148c:	00000000 	andeq	r0, r0, r0
    1490:	00001c00 	andeq	r1, r0, r0, lsl #24
    1494:	00004400 	andeq	r4, r0, r0, lsl #8
    1498:	53000100 	movwpl	r0, #256	; 0x100
    149c:	00000044 	andeq	r0, r0, r4, asr #32
    14a0:	0000004c 	andeq	r0, r0, ip, asr #32
    14a4:	0070001c 	rsbseq	r0, r0, ip, lsl r0
    14a8:	25f72cf7 	ldrbcs	r2, [r7, #3319]!	; 0xcf7
    14ac:	cd0825f4 	cfstr32gt	mvfx2, [r8, #-976]	; 0xfffffc30
    14b0:	00cccccc 	sbceq	ip, ip, ip, asr #25
    14b4:	1e000000 	cdpne	0, 0, cr0, cr0, cr0, {0}
    14b8:	25f72008 	ldrbcs	r2, [r7, #8]!
    14bc:	332cf725 	msrcc	CPSR_fs, #9699328	; 0x940000
    14c0:	004c9f25 	subeq	r9, ip, r5, lsr #30
    14c4:	00500000 	subseq	r0, r0, r0
    14c8:	00010000 	andeq	r0, r1, r0
    14cc:	00005053 	andeq	r5, r0, r3, asr r0
    14d0:	00005800 	andeq	r5, r0, r0, lsl #16
    14d4:	70001c00 	andvc	r1, r0, r0, lsl #24
    14d8:	f72cf700 			; <UNDEFINED> instruction: 0xf72cf700
    14dc:	0825f425 	stmdaeq	r5!, {r0, r2, r5, sl, ip, sp, lr, pc}
    14e0:	cccccccd 	stclgt	12, cr12, [ip], {205}	; 0xcd
    14e4:	00000000 	andeq	r0, r0, r0
    14e8:	f720081e 			; <UNDEFINED> instruction: 0xf720081e
    14ec:	2cf72525 	cfldr64cs	mvdx2, [r7], #148	; 0x94
    14f0:	589f2533 	ldmpl	pc, {r0, r1, r4, r5, r8, sl, sp}	; <UNPREDICTABLE>
    14f4:	5c000000 	stcpl	0, cr0, [r0], {-0}
    14f8:	01000000 	mrseq	r0, (UNDEF: 0)
    14fc:	005c5300 	subseq	r5, ip, r0, lsl #6
    1500:	00640000 	rsbeq	r0, r4, r0
    1504:	001c0000 	andseq	r0, ip, r0
    1508:	2cf70070 	ldclcs	0, cr0, [r7], #448	; 0x1c0
    150c:	25f425f7 	ldrbcs	r2, [r4, #1527]!	; 0x5f7
    1510:	cccccd08 	stclgt	13, cr12, [ip], {8}
    1514:	000000cc 	andeq	r0, r0, ip, asr #1
    1518:	20081e00 	andcs	r1, r8, r0, lsl #28
    151c:	f72525f7 			; <UNDEFINED> instruction: 0xf72525f7
    1520:	9f25332c 	svcls	0x0025332c
    1524:	00000064 	andeq	r0, r0, r4, rrx
    1528:	00000068 	andeq	r0, r0, r8, rrx
    152c:	68530001 	ldmdavs	r3, {r0}^
    1530:	70000000 	andvc	r0, r0, r0
    1534:	1c000000 	stcne	0, cr0, [r0], {-0}
    1538:	f7007000 			; <UNDEFINED> instruction: 0xf7007000
    153c:	f425f72c 	vld1.8	{d15}, [r5 :128], ip
    1540:	cccd0825 	stclgt	8, cr0, [sp], {37}	; 0x25
    1544:	0000cccc 	andeq	ip, r0, ip, asr #25
    1548:	081e0000 	ldmdaeq	lr, {}	; <UNPREDICTABLE>
    154c:	2525f720 	strcs	pc, [r5, #-1824]!	; 0x720
    1550:	25332cf7 	ldrcs	r2, [r3, #-3319]!	; 0xcf7
    1554:	0000709f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    1558:	00007400 	andeq	r7, r0, r0, lsl #8
    155c:	53000100 	movwpl	r0, #256	; 0x100
    1560:	00000074 	andeq	r0, r0, r4, ror r0
    1564:	0000007c 	andeq	r0, r0, ip, ror r0
    1568:	0070001c 	rsbseq	r0, r0, ip, lsl r0
    156c:	25f72cf7 	ldrbcs	r2, [r7, #3319]!	; 0xcf7
    1570:	cd0825f4 	cfstr32gt	mvfx2, [r8, #-976]	; 0xfffffc30
    1574:	00cccccc 	sbceq	ip, ip, ip, asr #25
    1578:	1e000000 	cdpne	0, 0, cr0, cr0, cr0, {0}
    157c:	25f72008 	ldrbcs	r2, [r7, #8]!
    1580:	332cf725 	msrcc	CPSR_fs, #9699328	; 0x940000
    1584:	007c9f25 	rsbseq	r9, ip, r5, lsr #30
    1588:	00800000 	addeq	r0, r0, r0
    158c:	00010000 	andeq	r0, r1, r0
    1590:	00008053 	andeq	r8, r0, r3, asr r0
    1594:	00008800 	andeq	r8, r0, r0, lsl #16
    1598:	70001c00 	andvc	r1, r0, r0, lsl #24
    159c:	f72cf700 			; <UNDEFINED> instruction: 0xf72cf700
    15a0:	0825f425 	stmdaeq	r5!, {r0, r2, r5, sl, ip, sp, lr, pc}
    15a4:	cccccccd 	stclgt	12, cr12, [ip], {205}	; 0xcd
    15a8:	00000000 	andeq	r0, r0, r0
    15ac:	f720081e 			; <UNDEFINED> instruction: 0xf720081e
    15b0:	2cf72525 	cfldr64cs	mvdx2, [r7], #148	; 0x94
    15b4:	889f2533 	ldmhi	pc, {r0, r1, r4, r5, r8, sl, sp}	; <UNPREDICTABLE>
    15b8:	8c000000 	stchi	0, cr0, [r0], {-0}
    15bc:	01000000 	mrseq	r0, (UNDEF: 0)
    15c0:	008c5300 	addeq	r5, ip, r0, lsl #6
    15c4:	00900000 	addseq	r0, r0, r0
    15c8:	001c0000 	andseq	r0, ip, r0
    15cc:	2cf70070 	ldclcs	0, cr0, [r7], #448	; 0x1c0
    15d0:	25f425f7 	ldrbcs	r2, [r4, #1527]!	; 0x5f7
    15d4:	cccccd08 	stclgt	13, cr12, [ip], {8}
    15d8:	000000cc 	andeq	r0, r0, ip, asr #1
    15dc:	20081e00 	andcs	r1, r8, r0, lsl #28
    15e0:	f72525f7 			; <UNDEFINED> instruction: 0xf72525f7
    15e4:	9f25332c 	svcls	0x0025332c
    15e8:	00000090 	muleq	r0, r0, r0
    15ec:	00000098 	muleq	r0, r8, r0
    15f0:	0074001c 	rsbseq	r0, r4, ip, lsl r0
    15f4:	25f72cf7 	ldrbcs	r2, [r7, #3319]!	; 0xcf7
    15f8:	cd0825f4 	cfstr32gt	mvfx2, [r8, #-976]	; 0xfffffc30
    15fc:	00cccccc 	sbceq	ip, ip, ip, asr #25
    1600:	1e000000 	cdpne	0, 0, cr0, cr0, cr0, {0}
    1604:	25f72008 	ldrbcs	r2, [r7, #8]!
    1608:	332cf725 	msrcc	CPSR_fs, #9699328	; 0x940000
    160c:	00989f25 	addseq	r9, r8, r5, lsr #30
    1610:	009c0000 	addseq	r0, ip, r0
    1614:	00170000 	andseq	r0, r7, r0
    1618:	2cf70074 	ldclcs	0, cr0, [r7], #464	; 0x1d0
    161c:	007125f7 	ldrshteq	r2, [r1], #-87	; 0xffffffa9
    1620:	25f72cf7 	ldrbcs	r2, [r7, #3319]!	; 0xcf7
    1624:	f720081e 			; <UNDEFINED> instruction: 0xf720081e
    1628:	2cf72525 	cfldr64cs	mvdx2, [r7], #148	; 0x94
    162c:	9c9f2533 	cfldr32ls	mvfx2, [pc], {51}	; 0x33
    1630:	d4000000 	strle	r0, [r0], #-0
    1634:	1c000000 	stcne	0, cr0, [r0], {-0}
    1638:	f7007400 			; <UNDEFINED> instruction: 0xf7007400
    163c:	f425f72c 	vld1.8	{d15}, [r5 :128], ip
    1640:	cccd0825 	stclgt	8, cr0, [sp], {37}	; 0x25
    1644:	0000cccc 	andeq	ip, r0, ip, asr #25
    1648:	081e0000 	ldmdaeq	lr, {}	; <UNPREDICTABLE>
    164c:	2525f720 	strcs	pc, [r5, #-1824]!	; 0x720
    1650:	25332cf7 	ldrcs	r2, [r3, #-3319]!	; 0xcf7
    1654:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    1658:	00000000 	andeq	r0, r0, r0
    165c:	00009400 	andeq	r9, r0, r0, lsl #8
    1660:	0000b800 	andeq	fp, r0, r0, lsl #16
    1664:	50000100 	andpl	r0, r0, r0, lsl #2
    1668:	000000b8 	strheq	r0, [r0], -r8
    166c:	000000c4 	andeq	r0, r0, r4, asr #1
    1670:	71310008 	teqvc	r1, r8
    1674:	00732400 	rsbseq	r2, r3, r0, lsl #8
    1678:	00c49f21 	sbceq	r9, r4, r1, lsr #30
    167c:	00c70000 	sbceq	r0, r7, r0
    1680:	00010000 	andeq	r0, r1, r0
    1684:	00000051 	andeq	r0, r0, r1, asr r0
    1688:	00000000 	andeq	r0, r0, r0
    168c:	0000d400 	andeq	sp, r0, r0, lsl #8
    1690:	0000f800 	andeq	pc, r0, r0, lsl #16
    1694:	50000100 	andpl	r0, r0, r0, lsl #2
    1698:	000000f8 	strdeq	r0, [r0], -r8
    169c:	0000010c 	andeq	r0, r0, ip, lsl #2
    16a0:	01f30004 	mvnseq	r0, r4
    16a4:	00009f50 	andeq	r9, r0, r0, asr pc
    16a8:	00000000 	andeq	r0, r0, r0
    16ac:	00e00000 	rsceq	r0, r0, r0
    16b0:	00e80000 	rsceq	r0, r8, r0
    16b4:	00020000 	andeq	r0, r2, r0
    16b8:	00e89f30 	rsceq	r9, r8, r0, lsr pc
    16bc:	00e80000 	rsceq	r0, r8, r0
    16c0:	00010000 	andeq	r0, r1, r0
    16c4:	0000e852 	andeq	lr, r0, r2, asr r8
    16c8:	0000f000 	andeq	pc, r0, r0
    16cc:	30000200 	andcc	r0, r0, r0, lsl #4
    16d0:	0000f09f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    16d4:	00010300 	andeq	r0, r1, r0, lsl #6
    16d8:	52000100 	andpl	r0, r0, #0, 2
	...
    16e4:	000000e0 	andeq	r0, r0, r0, ror #1
    16e8:	000000f4 	strdeq	r0, [r0], -r4
    16ec:	9f300002 	svcls	0x00300002
    16f0:	000000f4 	strdeq	r0, [r0], -r4
    16f4:	00000100 	andeq	r0, r0, r0, lsl #2
    16f8:	73310005 	teqvc	r1, #5
    16fc:	009f2400 	addseq	r2, pc, r0, lsl #8
    1700:	03000001 	movweq	r0, #1
    1704:	01000001 	tsteq	r0, r1
    1708:	01035100 	mrseq	r5, (UNDEF: 19)
    170c:	010c0000 	mrseq	r0, (UNDEF: 12)
    1710:	00080000 	andeq	r0, r8, r0
    1714:	5001f331 	andpl	pc, r1, r1, lsr r3	; <UNPREDICTABLE>
    1718:	9f241a4f 	svcls	0x00241a4f
	...
    1724:	0000010c 	andeq	r0, r0, ip, lsl #2
    1728:	00000130 	andeq	r0, r0, r0, lsr r1
    172c:	30500001 	subscc	r0, r0, r1
    1730:	44000001 	strmi	r0, [r0], #-1
    1734:	04000001 	streq	r0, [r0], #-1
    1738:	5001f300 	andpl	pc, r1, r0, lsl #6
    173c:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    1740:	00000000 	andeq	r0, r0, r0
    1744:	00011800 	andeq	r1, r1, r0, lsl #16
    1748:	00012000 	andeq	r2, r1, r0
    174c:	30000200 	andcc	r0, r0, r0, lsl #4
    1750:	0001209f 	muleq	r1, pc, r0	; <UNPREDICTABLE>
    1754:	00012000 	andeq	r2, r1, r0
    1758:	52000100 	andpl	r0, r0, #0, 2
    175c:	00000120 	andeq	r0, r0, r0, lsr #2
    1760:	00000128 	andeq	r0, r0, r8, lsr #2
    1764:	9f300002 	svcls	0x00300002
    1768:	00000128 	andeq	r0, r0, r8, lsr #2
    176c:	0000013b 	andeq	r0, r0, fp, lsr r1
    1770:	00520001 	subseq	r0, r2, r1
    1774:	00000000 	andeq	r0, r0, r0
    1778:	18000000 	stmdane	r0, {}	; <UNPREDICTABLE>
    177c:	2c000001 	stccs	0, cr0, [r0], {1}
    1780:	02000001 	andeq	r0, r0, #1
    1784:	2c9f3000 	ldccs	0, cr3, [pc], {0}
    1788:	38000001 	stmdacc	r0, {r0}
    178c:	05000001 	streq	r0, [r0, #-1]
    1790:	00733100 	rsbseq	r3, r3, r0, lsl #2
    1794:	01389f24 	teqeq	r8, r4, lsr #30
    1798:	013b0000 	teqeq	fp, r0
    179c:	00010000 	andeq	r0, r1, r0
    17a0:	00013b51 	andeq	r3, r1, r1, asr fp
    17a4:	00014400 	andeq	r4, r1, r0, lsl #8
    17a8:	31000800 	tstcc	r0, r0, lsl #16
    17ac:	4f5001f3 	svcmi	0x005001f3
    17b0:	009f241a 	addseq	r2, pc, sl, lsl r4	; <UNPREDICTABLE>
    17b4:	00000000 	andeq	r0, r0, r0
    17b8:	44000000 	strmi	r0, [r0], #-0
    17bc:	d4000001 	strle	r0, [r0], #-1
    17c0:	01000001 	tsteq	r0, r1
    17c4:	01d45000 	bicseq	r5, r4, r0
    17c8:	02100000 	andseq	r0, r0, #0
    17cc:	00010000 	andeq	r0, r1, r0
    17d0:	00000054 	andeq	r0, r0, r4, asr r0
    17d4:	00000000 	andeq	r0, r0, r0
    17d8:	00018c00 	andeq	r8, r1, r0, lsl #24
    17dc:	00019000 	andeq	r9, r1, r0
    17e0:	55000100 	strpl	r0, [r0, #-256]	; 0x100
    17e4:	00000198 	muleq	r0, r8, r1
    17e8:	0000019c 	muleq	r0, ip, r1
    17ec:	a4550001 	ldrbge	r0, [r5], #-1
    17f0:	a8000001 	stmdage	r0, {r0}
    17f4:	01000001 	tsteq	r0, r1
    17f8:	01b05500 	lslseq	r5, r0, #10
    17fc:	01b40000 			; <UNDEFINED> instruction: 0x01b40000
    1800:	00010000 	andeq	r0, r1, r0
    1804:	0001bc55 	andeq	fp, r1, r5, asr ip
    1808:	0001c000 	andeq	ip, r1, r0
    180c:	55000100 	strpl	r0, [r0, #-256]	; 0x100
    1810:	000001c8 	andeq	r0, r0, r8, asr #3
    1814:	000001cc 	andeq	r0, r0, ip, asr #3
    1818:	d0550001 	subsle	r0, r5, r1
    181c:	10000001 	andne	r0, r0, r1
    1820:	01000002 	tsteq	r0, r2
    1824:	00005500 	andeq	r5, r0, r0, lsl #10
    1828:	00000000 	andeq	r0, r0, r0
    182c:	01600000 	cmneq	r0, r0
    1830:	01880000 	orreq	r0, r8, r0
    1834:	00010000 	andeq	r0, r1, r0
    1838:	00018853 	andeq	r8, r1, r3, asr r8
    183c:	00019000 	andeq	r9, r1, r0
    1840:	70001c00 	andvc	r1, r0, r0, lsl #24
    1844:	f72cf700 			; <UNDEFINED> instruction: 0xf72cf700
    1848:	0825f425 	stmdaeq	r5!, {r0, r2, r5, sl, ip, sp, lr, pc}
    184c:	cccccccd 	stclgt	12, cr12, [ip], {205}	; 0xcd
    1850:	00000000 	andeq	r0, r0, r0
    1854:	f720081e 			; <UNDEFINED> instruction: 0xf720081e
    1858:	2cf72525 	cfldr64cs	mvdx2, [r7], #148	; 0x94
    185c:	909f2533 	addsls	r2, pc, r3, lsr r5	; <UNPREDICTABLE>
    1860:	94000001 	strls	r0, [r0], #-1
    1864:	01000001 	tsteq	r0, r1
    1868:	01945300 	orrseq	r5, r4, r0, lsl #6
    186c:	019c0000 	orrseq	r0, ip, r0
    1870:	001c0000 	andseq	r0, ip, r0
    1874:	2cf70070 	ldclcs	0, cr0, [r7], #448	; 0x1c0
    1878:	25f425f7 	ldrbcs	r2, [r4, #1527]!	; 0x5f7
    187c:	cccccd08 	stclgt	13, cr12, [ip], {8}
    1880:	000000cc 	andeq	r0, r0, ip, asr #1
    1884:	20081e00 	andcs	r1, r8, r0, lsl #28
    1888:	f72525f7 			; <UNDEFINED> instruction: 0xf72525f7
    188c:	9f25332c 	svcls	0x0025332c
    1890:	0000019c 	muleq	r0, ip, r1
    1894:	000001a0 	andeq	r0, r0, r0, lsr #3
    1898:	a0530001 	subsge	r0, r3, r1
    189c:	a8000001 	stmdage	r0, {r0}
    18a0:	1c000001 	stcne	0, cr0, [r0], {1}
    18a4:	f7007000 			; <UNDEFINED> instruction: 0xf7007000
    18a8:	f425f72c 	vld1.8	{d15}, [r5 :128], ip
    18ac:	cccd0825 	stclgt	8, cr0, [sp], {37}	; 0x25
    18b0:	0000cccc 	andeq	ip, r0, ip, asr #25
    18b4:	081e0000 	ldmdaeq	lr, {}	; <UNPREDICTABLE>
    18b8:	2525f720 	strcs	pc, [r5, #-1824]!	; 0x720
    18bc:	25332cf7 	ldrcs	r2, [r3, #-3319]!	; 0xcf7
    18c0:	0001a89f 	muleq	r1, pc, r8	; <UNPREDICTABLE>
    18c4:	0001ac00 	andeq	sl, r1, r0, lsl #24
    18c8:	53000100 	movwpl	r0, #256	; 0x100
    18cc:	000001ac 	andeq	r0, r0, ip, lsr #3
    18d0:	000001b4 			; <UNDEFINED> instruction: 0x000001b4
    18d4:	0070001c 	rsbseq	r0, r0, ip, lsl r0
    18d8:	25f72cf7 	ldrbcs	r2, [r7, #3319]!	; 0xcf7
    18dc:	cd0825f4 	cfstr32gt	mvfx2, [r8, #-976]	; 0xfffffc30
    18e0:	00cccccc 	sbceq	ip, ip, ip, asr #25
    18e4:	1e000000 	cdpne	0, 0, cr0, cr0, cr0, {0}
    18e8:	25f72008 	ldrbcs	r2, [r7, #8]!
    18ec:	332cf725 	msrcc	CPSR_fs, #9699328	; 0x940000
    18f0:	01b49f25 			; <UNDEFINED> instruction: 0x01b49f25
    18f4:	01b80000 			; <UNDEFINED> instruction: 0x01b80000
    18f8:	00010000 	andeq	r0, r1, r0
    18fc:	0001b853 	andeq	fp, r1, r3, asr r8
    1900:	0001c000 	andeq	ip, r1, r0
    1904:	70001c00 	andvc	r1, r0, r0, lsl #24
    1908:	f72cf700 			; <UNDEFINED> instruction: 0xf72cf700
    190c:	0825f425 	stmdaeq	r5!, {r0, r2, r5, sl, ip, sp, lr, pc}
    1910:	cccccccd 	stclgt	12, cr12, [ip], {205}	; 0xcd
    1914:	00000000 	andeq	r0, r0, r0
    1918:	f720081e 			; <UNDEFINED> instruction: 0xf720081e
    191c:	2cf72525 	cfldr64cs	mvdx2, [r7], #148	; 0x94
    1920:	c09f2533 	addsgt	r2, pc, r3, lsr r5	; <UNPREDICTABLE>
    1924:	c4000001 	strgt	r0, [r0], #-1
    1928:	01000001 	tsteq	r0, r1
    192c:	01c45300 	biceq	r5, r4, r0, lsl #6
    1930:	01cc0000 	biceq	r0, ip, r0
    1934:	001c0000 	andseq	r0, ip, r0
    1938:	2cf70070 	ldclcs	0, cr0, [r7], #448	; 0x1c0
    193c:	25f425f7 	ldrbcs	r2, [r4, #1527]!	; 0x5f7
    1940:	cccccd08 	stclgt	13, cr12, [ip], {8}
    1944:	000000cc 	andeq	r0, r0, ip, asr #1
    1948:	20081e00 	andcs	r1, r8, r0, lsl #28
    194c:	f72525f7 			; <UNDEFINED> instruction: 0xf72525f7
    1950:	9f25332c 	svcls	0x0025332c
    1954:	000001cc 	andeq	r0, r0, ip, asr #3
    1958:	000001d0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    195c:	d0530001 	subsle	r0, r3, r1
    1960:	d4000001 	strle	r0, [r0], #-1
    1964:	1c000001 	stcne	0, cr0, [r0], {1}
    1968:	f7007000 			; <UNDEFINED> instruction: 0xf7007000
    196c:	f425f72c 	vld1.8	{d15}, [r5 :128], ip
    1970:	cccd0825 	stclgt	8, cr0, [sp], {37}	; 0x25
    1974:	0000cccc 	andeq	ip, r0, ip, asr #25
    1978:	081e0000 	ldmdaeq	lr, {}	; <UNPREDICTABLE>
    197c:	2525f720 	strcs	pc, [r5, #-1824]!	; 0x720
    1980:	25332cf7 	ldrcs	r2, [r3, #-3319]!	; 0xcf7
    1984:	0001d49f 	muleq	r1, pc, r4	; <UNPREDICTABLE>
    1988:	0001dc00 	andeq	sp, r1, r0, lsl #24
    198c:	74001c00 	strvc	r1, [r0], #-3072	; 0xc00
    1990:	f72cf700 			; <UNDEFINED> instruction: 0xf72cf700
    1994:	0825f425 	stmdaeq	r5!, {r0, r2, r5, sl, ip, sp, lr, pc}
    1998:	cccccccd 	stclgt	12, cr12, [ip], {205}	; 0xcd
    199c:	00000000 	andeq	r0, r0, r0
    19a0:	f720081e 			; <UNDEFINED> instruction: 0xf720081e
    19a4:	2cf72525 	cfldr64cs	mvdx2, [r7], #148	; 0x94
    19a8:	dc9f2533 	cfldr32le	mvfx2, [pc], {51}	; 0x33
    19ac:	e0000001 	and	r0, r0, r1
    19b0:	17000001 	strne	r0, [r0, -r1]
    19b4:	f7007400 			; <UNDEFINED> instruction: 0xf7007400
    19b8:	7125f72c 	msrvc	SP_abt, ip
    19bc:	f72cf700 			; <UNDEFINED> instruction: 0xf72cf700
    19c0:	20081e25 	andcs	r1, r8, r5, lsr #28
    19c4:	f72525f7 			; <UNDEFINED> instruction: 0xf72525f7
    19c8:	9f25332c 	svcls	0x0025332c
    19cc:	000001e0 	andeq	r0, r0, r0, ror #3
    19d0:	00000210 	andeq	r0, r0, r0, lsl r2
    19d4:	0074001c 	rsbseq	r0, r4, ip, lsl r0
    19d8:	25f72cf7 	ldrbcs	r2, [r7, #3319]!	; 0xcf7
    19dc:	cd0825f4 	cfstr32gt	mvfx2, [r8, #-976]	; 0xfffffc30
    19e0:	00cccccc 	sbceq	ip, ip, ip, asr #25
    19e4:	1e000000 	cdpne	0, 0, cr0, cr0, cr0, {0}
    19e8:	25f72008 	ldrbcs	r2, [r7, #8]!
    19ec:	332cf725 	msrcc	CPSR_fs, #9699328	; 0x940000
    19f0:	00009f25 	andeq	r9, r0, r5, lsr #30
    19f4:	00000000 	andeq	r0, r0, r0
    19f8:	01d80000 	bicseq	r0, r8, r0
    19fc:	01fc0000 	mvnseq	r0, r0
    1a00:	00010000 	andeq	r0, r1, r0
    1a04:	0001fc50 	andeq	pc, r1, r0, asr ip	; <UNPREDICTABLE>
    1a08:	00020300 	andeq	r0, r2, r0, lsl #6
    1a0c:	51000100 	mrspl	r0, (UNDEF: 16)
	...
    1a18:	00000210 	andeq	r0, r0, r0, lsl r2
    1a1c:	0000022c 	andeq	r0, r0, ip, lsr #4
    1a20:	2c500001 	mrrccs	0, 0, r0, r0, cr1	; <UNPREDICTABLE>
    1a24:	34000002 	strcc	r0, [r0], #-2
    1a28:	01000002 	tsteq	r0, r2
    1a2c:	02345400 	eorseq	r5, r4, #0, 8
    1a30:	023c0000 	eorseq	r0, ip, #0
    1a34:	00010000 	andeq	r0, r1, r0
    1a38:	00023c50 	andeq	r3, r2, r0, asr ip
    1a3c:	00024400 	andeq	r4, r2, r0, lsl #8
    1a40:	54000100 	strpl	r0, [r0], #-256	; 0x100
    1a44:	00000244 	andeq	r0, r0, r4, asr #4
    1a48:	00000250 	andeq	r0, r0, r0, asr r2
    1a4c:	01f30004 	mvnseq	r0, r4
    1a50:	02509f50 	subseq	r9, r0, #80, 30	; 0x140
    1a54:	02540000 	subseq	r0, r4, #0
    1a58:	00010000 	andeq	r0, r1, r0
    1a5c:	00025450 	andeq	r5, r2, r0, asr r4
    1a60:	00025c00 	andeq	r5, r2, r0, lsl #24
    1a64:	54000100 	strpl	r0, [r0], #-256	; 0x100
	...
    1a70:	00000220 	andeq	r0, r0, r0, lsr #4
    1a74:	00000230 	andeq	r0, r0, r0, lsr r2
    1a78:	9f300002 	svcls	0x00300002
    1a7c:	00000230 	andeq	r0, r0, r0, lsr r2
    1a80:	00000234 	andeq	r0, r0, r4, lsr r2
    1a84:	34500001 	ldrbcc	r0, [r0], #-1
    1a88:	40000002 	andmi	r0, r0, r2
    1a8c:	02000002 	andeq	r0, r0, #2
    1a90:	409f3000 	addsmi	r3, pc, r0
    1a94:	4c000002 	stcmi	0, cr0, [r0], {2}
    1a98:	01000002 	tsteq	r0, r2
    1a9c:	00005000 	andeq	r5, r0, r0
    1aa0:	00000000 	andeq	r0, r0, r0
    1aa4:	025c0000 	subseq	r0, ip, #0
    1aa8:	02900000 	addseq	r0, r0, #0
    1aac:	00010000 	andeq	r0, r1, r0
    1ab0:	00029050 	andeq	r9, r2, r0, asr r0
    1ab4:	0002a000 	andeq	sl, r2, r0
    1ab8:	f3000400 	vshl.u8	d0, d0, d0
    1abc:	a09f5001 	addsge	r5, pc, r1
    1ac0:	c0000002 	andgt	r0, r0, r2
    1ac4:	01000002 	tsteq	r0, r2
    1ac8:	02c05000 	sbceq	r5, r0, #0
    1acc:	02d40000 	sbcseq	r0, r4, #0
    1ad0:	00040000 	andeq	r0, r4, r0
    1ad4:	9f5001f3 	svcls	0x005001f3
	...
    1ae0:	0000025c 	andeq	r0, r0, ip, asr r2
    1ae4:	00000294 	muleq	r0, r4, r2
    1ae8:	94510001 	ldrbls	r0, [r1], #-1
    1aec:	a0000002 	andge	r0, r0, r2
    1af0:	04000002 	streq	r0, [r0], #-2
    1af4:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    1af8:	0002a09f 	muleq	r2, pc, r0	; <UNPREDICTABLE>
    1afc:	0002c400 	andeq	ip, r2, r0, lsl #8
    1b00:	51000100 	mrspl	r0, (UNDEF: 16)
    1b04:	000002c4 	andeq	r0, r0, r4, asr #5
    1b08:	000002d4 	ldrdeq	r0, [r0], -r4
    1b0c:	01f30004 	mvnseq	r0, r4
    1b10:	00009f51 	andeq	r9, r0, r1, asr pc
    1b14:	00000000 	andeq	r0, r0, r0
    1b18:	02700000 	rsbseq	r0, r0, #0
    1b1c:	02900000 	addseq	r0, r0, #0
    1b20:	00010000 	andeq	r0, r1, r0
    1b24:	00029050 	andeq	r9, r2, r0, asr r0
    1b28:	0002a000 	andeq	sl, r2, r0
    1b2c:	f3000400 	vshl.u8	d0, d0, d0
    1b30:	009f5001 	addseq	r5, pc, r1
    1b34:	00000000 	andeq	r0, r0, r0
    1b38:	78000000 	stmdavc	r0, {}	; <UNPREDICTABLE>
    1b3c:	80000002 	andhi	r0, r0, r2
    1b40:	02000002 	andeq	r0, r0, #2
    1b44:	809f3000 	addshi	r3, pc, r0
    1b48:	80000002 	andhi	r0, r0, r2
    1b4c:	01000002 	tsteq	r0, r2
    1b50:	02805200 	addeq	r5, r0, #0, 4
    1b54:	02880000 	addeq	r0, r8, #0
    1b58:	00020000 	andeq	r0, r2, r0
    1b5c:	02889f30 	addeq	r9, r8, #48, 30	; 0xc0
    1b60:	029b0000 	addseq	r0, fp, #0
    1b64:	00010000 	andeq	r0, r1, r0
    1b68:	00000052 	andeq	r0, r0, r2, asr r0
    1b6c:	00000000 	andeq	r0, r0, r0
    1b70:	00027800 	andeq	r7, r2, r0, lsl #16
    1b74:	00028c00 	andeq	r8, r2, r0, lsl #24
    1b78:	30000200 	andcc	r0, r0, r0, lsl #4
    1b7c:	00028c9f 	muleq	r2, pc, ip	; <UNPREDICTABLE>
    1b80:	00029800 	andeq	r9, r2, r0, lsl #16
    1b84:	31000500 	tstcc	r0, r0, lsl #10
    1b88:	9f240073 	svcls	0x00240073
    1b8c:	00000298 	muleq	r0, r8, r2
    1b90:	0000029b 	muleq	r0, fp, r2
    1b94:	9b510001 	blls	1441ba0 <__bss_end__+0x1437e28>
    1b98:	a0000002 	andge	r0, r0, r2
    1b9c:	08000002 	stmdaeq	r0, {r1}
    1ba0:	01f33100 	mvnseq	r3, r0, lsl #2
    1ba4:	241a4f50 	ldrcs	r4, [sl], #-3920	; 0xf50
    1ba8:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    1bac:	00000000 	andeq	r0, r0, r0
    1bb0:	0002a000 	andeq	sl, r2, r0
    1bb4:	0002c000 	andeq	ip, r2, r0
    1bb8:	50000100 	andpl	r0, r0, r0, lsl #2
    1bbc:	000002c0 	andeq	r0, r0, r0, asr #5
    1bc0:	000002d4 	ldrdeq	r0, [r0], -r4
    1bc4:	01f30004 	mvnseq	r0, r4
    1bc8:	00009f50 	andeq	r9, r0, r0, asr pc
    1bcc:	00000000 	andeq	r0, r0, r0
    1bd0:	02a80000 	adceq	r0, r8, #0
    1bd4:	02b00000 	adcseq	r0, r0, #0
    1bd8:	00020000 	andeq	r0, r2, r0
    1bdc:	02b09f30 	adcseq	r9, r0, #48, 30	; 0xc0
    1be0:	02b00000 	adcseq	r0, r0, #0
    1be4:	00010000 	andeq	r0, r1, r0
    1be8:	0002b052 	andeq	fp, r2, r2, asr r0
    1bec:	0002b800 	andeq	fp, r2, r0, lsl #16
    1bf0:	30000200 	andcc	r0, r0, r0, lsl #4
    1bf4:	0002b89f 	muleq	r2, pc, r8	; <UNPREDICTABLE>
    1bf8:	0002cb00 	andeq	ip, r2, r0, lsl #22
    1bfc:	52000100 	andpl	r0, r0, #0, 2
	...
    1c08:	000002a8 	andeq	r0, r0, r8, lsr #5
    1c0c:	000002bc 			; <UNDEFINED> instruction: 0x000002bc
    1c10:	9f300002 	svcls	0x00300002
    1c14:	000002bc 			; <UNDEFINED> instruction: 0x000002bc
    1c18:	000002c8 	andeq	r0, r0, r8, asr #5
    1c1c:	73310005 	teqvc	r1, #5
    1c20:	c89f2400 	ldmgt	pc, {sl, sp}	; <UNPREDICTABLE>
    1c24:	cb000002 	blgt	1c34 <_start-0x63cc>
    1c28:	01000002 	tsteq	r0, r2
    1c2c:	02cb5100 	sbceq	r5, fp, #0, 2
    1c30:	02d40000 	sbcseq	r0, r4, #0
    1c34:	00080000 	andeq	r0, r8, r0
    1c38:	5001f331 	andpl	pc, r1, r1, lsr r3	; <UNPREDICTABLE>
    1c3c:	9f241a4f 	svcls	0x00241a4f
	...
    1c48:	000002d4 	ldrdeq	r0, [r0], -r4
    1c4c:	0000036c 	andeq	r0, r0, ip, ror #6
    1c50:	6c500001 	mrrcvs	0, 0, r0, r0, cr1	; <UNPREDICTABLE>
    1c54:	ac000003 	stcge	0, cr0, [r0], {3}
    1c58:	01000003 	tsteq	r0, r3
    1c5c:	00005400 	andeq	r5, r0, r0, lsl #8
    1c60:	00000000 	andeq	r0, r0, r0
    1c64:	02d40000 	sbcseq	r0, r4, #0
    1c68:	036f0000 	cmneq	pc, #0
    1c6c:	00010000 	andeq	r0, r1, r0
    1c70:	00036f51 	andeq	r6, r3, r1, asr pc
    1c74:	0003ac00 	andeq	sl, r3, r0, lsl #24
    1c78:	f3000400 	vshl.u8	d0, d0, d0
    1c7c:	009f5101 	addseq	r5, pc, r1, lsl #2
    1c80:	00000000 	andeq	r0, r0, r0
    1c84:	24000000 	strcs	r0, [r0], #-0
    1c88:	28000003 	stmdacs	r0, {r0, r1}
    1c8c:	01000003 	tsteq	r0, r3
    1c90:	03305600 	teqeq	r0, #0, 12
    1c94:	03340000 	teqeq	r4, #0
    1c98:	00010000 	andeq	r0, r1, r0
    1c9c:	00033c56 	andeq	r3, r3, r6, asr ip
    1ca0:	00034000 	andeq	r4, r3, r0
    1ca4:	56000100 	strpl	r0, [r0], -r0, lsl #2
    1ca8:	00000348 	andeq	r0, r0, r8, asr #6
    1cac:	0000034c 	andeq	r0, r0, ip, asr #6
    1cb0:	54560001 	ldrbpl	r0, [r6], #-1
    1cb4:	58000003 	stmdapl	r0, {r0, r1}
    1cb8:	01000003 	tsteq	r0, r3
    1cbc:	03605600 	cmneq	r0, #0, 12
    1cc0:	03640000 	cmneq	r4, #0
    1cc4:	00010000 	andeq	r0, r1, r0
    1cc8:	00036856 	andeq	r6, r3, r6, asr r8
    1ccc:	0003ac00 	andeq	sl, r3, r0, lsl #24
    1cd0:	56000100 	strpl	r0, [r0], -r0, lsl #2
	...
    1cdc:	000002f8 	strdeq	r0, [r0], -r8
    1ce0:	00000320 	andeq	r0, r0, r0, lsr #6
    1ce4:	20530001 	subscs	r0, r3, r1
    1ce8:	28000003 	stmdacs	r0, {r0, r1}
    1cec:	1c000003 	stcne	0, cr0, [r0], {3}
    1cf0:	f7007000 			; <UNDEFINED> instruction: 0xf7007000
    1cf4:	f425f72c 	vld1.8	{d15}, [r5 :128], ip
    1cf8:	cccd0825 	stclgt	8, cr0, [sp], {37}	; 0x25
    1cfc:	0000cccc 	andeq	ip, r0, ip, asr #25
    1d00:	081e0000 	ldmdaeq	lr, {}	; <UNPREDICTABLE>
    1d04:	2525f720 	strcs	pc, [r5, #-1824]!	; 0x720
    1d08:	25332cf7 	ldrcs	r2, [r3, #-3319]!	; 0xcf7
    1d0c:	0003289f 	muleq	r3, pc, r8	; <UNPREDICTABLE>
    1d10:	00032c00 	andeq	r2, r3, r0, lsl #24
    1d14:	53000100 	movwpl	r0, #256	; 0x100
    1d18:	0000032c 	andeq	r0, r0, ip, lsr #6
    1d1c:	00000334 	andeq	r0, r0, r4, lsr r3
    1d20:	0070001c 	rsbseq	r0, r0, ip, lsl r0
    1d24:	25f72cf7 	ldrbcs	r2, [r7, #3319]!	; 0xcf7
    1d28:	cd0825f4 	cfstr32gt	mvfx2, [r8, #-976]	; 0xfffffc30
    1d2c:	00cccccc 	sbceq	ip, ip, ip, asr #25
    1d30:	1e000000 	cdpne	0, 0, cr0, cr0, cr0, {0}
    1d34:	25f72008 	ldrbcs	r2, [r7, #8]!
    1d38:	332cf725 	msrcc	CPSR_fs, #9699328	; 0x940000
    1d3c:	03349f25 	teqeq	r4, #37, 30	; 0x94
    1d40:	03380000 	teqeq	r8, #0
    1d44:	00010000 	andeq	r0, r1, r0
    1d48:	00033853 	andeq	r3, r3, r3, asr r8
    1d4c:	00034000 	andeq	r4, r3, r0
    1d50:	70001c00 	andvc	r1, r0, r0, lsl #24
    1d54:	f72cf700 			; <UNDEFINED> instruction: 0xf72cf700
    1d58:	0825f425 	stmdaeq	r5!, {r0, r2, r5, sl, ip, sp, lr, pc}
    1d5c:	cccccccd 	stclgt	12, cr12, [ip], {205}	; 0xcd
    1d60:	00000000 	andeq	r0, r0, r0
    1d64:	f720081e 			; <UNDEFINED> instruction: 0xf720081e
    1d68:	2cf72525 	cfldr64cs	mvdx2, [r7], #148	; 0x94
    1d6c:	409f2533 	addsmi	r2, pc, r3, lsr r5	; <UNPREDICTABLE>
    1d70:	44000003 	strmi	r0, [r0], #-3
    1d74:	01000003 	tsteq	r0, r3
    1d78:	03445300 	movteq	r5, #17152	; 0x4300
    1d7c:	034c0000 	movteq	r0, #49152	; 0xc000
    1d80:	001c0000 	andseq	r0, ip, r0
    1d84:	2cf70070 	ldclcs	0, cr0, [r7], #448	; 0x1c0
    1d88:	25f425f7 	ldrbcs	r2, [r4, #1527]!	; 0x5f7
    1d8c:	cccccd08 	stclgt	13, cr12, [ip], {8}
    1d90:	000000cc 	andeq	r0, r0, ip, asr #1
    1d94:	20081e00 	andcs	r1, r8, r0, lsl #28
    1d98:	f72525f7 			; <UNDEFINED> instruction: 0xf72525f7
    1d9c:	9f25332c 	svcls	0x0025332c
    1da0:	0000034c 	andeq	r0, r0, ip, asr #6
    1da4:	00000350 	andeq	r0, r0, r0, asr r3
    1da8:	50530001 	subspl	r0, r3, r1
    1dac:	58000003 	stmdapl	r0, {r0, r1}
    1db0:	1c000003 	stcne	0, cr0, [r0], {3}
    1db4:	f7007000 			; <UNDEFINED> instruction: 0xf7007000
    1db8:	f425f72c 	vld1.8	{d15}, [r5 :128], ip
    1dbc:	cccd0825 	stclgt	8, cr0, [sp], {37}	; 0x25
    1dc0:	0000cccc 	andeq	ip, r0, ip, asr #25
    1dc4:	081e0000 	ldmdaeq	lr, {}	; <UNPREDICTABLE>
    1dc8:	2525f720 	strcs	pc, [r5, #-1824]!	; 0x720
    1dcc:	25332cf7 	ldrcs	r2, [r3, #-3319]!	; 0xcf7
    1dd0:	0003589f 	muleq	r3, pc, r8	; <UNPREDICTABLE>
    1dd4:	00035c00 	andeq	r5, r3, r0, lsl #24
    1dd8:	53000100 	movwpl	r0, #256	; 0x100
    1ddc:	0000035c 	andeq	r0, r0, ip, asr r3
    1de0:	00000364 	andeq	r0, r0, r4, ror #6
    1de4:	0070001c 	rsbseq	r0, r0, ip, lsl r0
    1de8:	25f72cf7 	ldrbcs	r2, [r7, #3319]!	; 0xcf7
    1dec:	cd0825f4 	cfstr32gt	mvfx2, [r8, #-976]	; 0xfffffc30
    1df0:	00cccccc 	sbceq	ip, ip, ip, asr #25
    1df4:	1e000000 	cdpne	0, 0, cr0, cr0, cr0, {0}
    1df8:	25f72008 	ldrbcs	r2, [r7, #8]!
    1dfc:	332cf725 	msrcc	CPSR_fs, #9699328	; 0x940000
    1e00:	03649f25 	cmneq	r4, #37, 30	; 0x94
    1e04:	03680000 	cmneq	r8, #0
    1e08:	00010000 	andeq	r0, r1, r0
    1e0c:	00036853 	andeq	r6, r3, r3, asr r8
    1e10:	00036c00 	andeq	r6, r3, r0, lsl #24
    1e14:	70001c00 	andvc	r1, r0, r0, lsl #24
    1e18:	f72cf700 			; <UNDEFINED> instruction: 0xf72cf700
    1e1c:	0825f425 	stmdaeq	r5!, {r0, r2, r5, sl, ip, sp, lr, pc}
    1e20:	cccccccd 	stclgt	12, cr12, [ip], {205}	; 0xcd
    1e24:	00000000 	andeq	r0, r0, r0
    1e28:	f720081e 			; <UNDEFINED> instruction: 0xf720081e
    1e2c:	2cf72525 	cfldr64cs	mvdx2, [r7], #148	; 0x94
    1e30:	6c9f2533 	cfldr32vs	mvfx2, [pc], {51}	; 0x33
    1e34:	74000003 	strvc	r0, [r0], #-3
    1e38:	1c000003 	stcne	0, cr0, [r0], {3}
    1e3c:	f7007400 			; <UNDEFINED> instruction: 0xf7007400
    1e40:	f425f72c 	vld1.8	{d15}, [r5 :128], ip
    1e44:	cccd0825 	stclgt	8, cr0, [sp], {37}	; 0x25
    1e48:	0000cccc 	andeq	ip, r0, ip, asr #25
    1e4c:	081e0000 	ldmdaeq	lr, {}	; <UNPREDICTABLE>
    1e50:	2525f720 	strcs	pc, [r5, #-1824]!	; 0x720
    1e54:	25332cf7 	ldrcs	r2, [r3, #-3319]!	; 0xcf7
    1e58:	0003749f 	muleq	r3, pc, r4	; <UNPREDICTABLE>
    1e5c:	00037800 	andeq	r7, r3, r0, lsl #16
    1e60:	74001700 	strvc	r1, [r0], #-1792	; 0x700
    1e64:	f72cf700 			; <UNDEFINED> instruction: 0xf72cf700
    1e68:	f7007325 			; <UNDEFINED> instruction: 0xf7007325
    1e6c:	1e25f72c 	cdpne	7, 2, cr15, cr5, cr12, {1}
    1e70:	25f72008 	ldrbcs	r2, [r7, #8]!
    1e74:	332cf725 	msrcc	CPSR_fs, #9699328	; 0x940000
    1e78:	03789f25 	cmneq	r8, #37, 30	; 0x94
    1e7c:	03ac0000 			; <UNDEFINED> instruction: 0x03ac0000
    1e80:	001c0000 	andseq	r0, ip, r0
    1e84:	2cf70074 	ldclcs	0, cr0, [r7], #464	; 0x1d0
    1e88:	25f425f7 	ldrbcs	r2, [r4, #1527]!	; 0x5f7
    1e8c:	cccccd08 	stclgt	13, cr12, [ip], {8}
    1e90:	000000cc 	andeq	r0, r0, ip, asr #1
    1e94:	20081e00 	andcs	r1, r8, r0, lsl #28
    1e98:	f72525f7 			; <UNDEFINED> instruction: 0xf72525f7
    1e9c:	9f25332c 	svcls	0x0025332c
	...
    1ea8:	00000370 	andeq	r0, r0, r0, ror r3
    1eac:	00000394 	muleq	r0, r4, r3
    1eb0:	94500001 	ldrbls	r0, [r0], #-1
    1eb4:	9c000003 	stcls	0, cr0, [r0], {3}
    1eb8:	09000003 	stmdbeq	r0, {r0, r1}
    1ebc:	73007500 	movwvc	r7, #1280	; 0x500
    1ec0:	00712400 	rsbseq	r2, r1, r0, lsl #8
    1ec4:	039c9f21 	orrseq	r9, ip, #33, 30	; 0x84
    1ec8:	039f0000 	orrseq	r0, pc, #0
    1ecc:	00010000 	andeq	r0, r1, r0
    1ed0:	00000051 	andeq	r0, r0, r1, asr r0
    1ed4:	00000000 	andeq	r0, r0, r0
    1ed8:	0003ac00 	andeq	sl, r3, r0, lsl #24
    1edc:	0003b800 	andeq	fp, r3, r0, lsl #16
    1ee0:	50000100 	andpl	r0, r0, r0, lsl #2
    1ee4:	000003b8 			; <UNDEFINED> instruction: 0x000003b8
    1ee8:	000003d8 	ldrdeq	r0, [r0], -r8
    1eec:	01f30004 	mvnseq	r0, r4
    1ef0:	00009f50 	andeq	r9, r0, r0, asr pc
    1ef4:	00000000 	andeq	r0, r0, r0
    1ef8:	03d80000 	bicseq	r0, r8, #0
    1efc:	03eb0000 	mvneq	r0, #0
    1f00:	00010000 	andeq	r0, r1, r0
    1f04:	0003eb50 	andeq	lr, r3, r0, asr fp
    1f08:	00042400 	andeq	r2, r4, r0, lsl #8
    1f0c:	54000100 	strpl	r0, [r0], #-256	; 0x100
    1f10:	00000424 	andeq	r0, r0, r4, lsr #8
    1f14:	0000045c 	andeq	r0, r0, ip, asr r4
    1f18:	01f30004 	mvnseq	r0, r4
    1f1c:	00009f50 	andeq	r9, r0, r0, asr pc
    1f20:	00000000 	andeq	r0, r0, r0
    1f24:	04440000 	strbeq	r0, [r4], #-0
    1f28:	04480000 	strbeq	r0, [r8], #-0
    1f2c:	00010000 	andeq	r0, r1, r0
    1f30:	00044850 	andeq	r4, r4, r0, asr r8
    1f34:	00044f00 	andeq	r4, r4, r0, lsl #30
    1f38:	51000100 	mrspl	r0, (UNDEF: 16)
	...
    1f44:	00000400 	andeq	r0, r0, r0, lsl #8
    1f48:	00000408 	andeq	r0, r0, r8, lsl #8
    1f4c:	08500001 	ldmdaeq	r0, {r0}^
    1f50:	0f000004 	svceq	0x00000004
    1f54:	01000004 	tsteq	r0, r4
    1f58:	00005100 	andeq	r5, r0, r0, lsl #2
    1f5c:	00000000 	andeq	r0, r0, r0
    1f60:	04200000 	strteq	r0, [r0], #-0
    1f64:	042c0000 	strteq	r0, [ip], #-0
    1f68:	00010000 	andeq	r0, r1, r0
    1f6c:	00042c50 	andeq	r2, r4, r0, asr ip
    1f70:	00043300 	andeq	r3, r4, r0, lsl #6
    1f74:	51000100 	mrspl	r0, (UNDEF: 16)
	...
    1f80:	0000045c 	andeq	r0, r0, ip, asr r4
    1f84:	0000046f 	andeq	r0, r0, pc, ror #8
    1f88:	6f500001 	svcvs	0x00500001
    1f8c:	a8000004 	stmdage	r0, {r2}
    1f90:	01000004 	tsteq	r0, r4
    1f94:	04a85400 	strteq	r5, [r8], #1024	; 0x400
    1f98:	04e00000 	strbteq	r0, [r0], #0
    1f9c:	00040000 	andeq	r0, r4, r0
    1fa0:	9f5001f3 	svcls	0x005001f3
	...
    1fac:	000004c8 	andeq	r0, r0, r8, asr #9
    1fb0:	000004cc 	andeq	r0, r0, ip, asr #9
    1fb4:	cc500001 	mrrcgt	0, 0, r0, r0, cr1	; <UNPREDICTABLE>
    1fb8:	d3000004 	movwle	r0, #4
    1fbc:	01000004 	tsteq	r0, r4
    1fc0:	00005100 	andeq	r5, r0, r0, lsl #2
    1fc4:	00000000 	andeq	r0, r0, r0
    1fc8:	04840000 	streq	r0, [r4], #0
    1fcc:	048c0000 	streq	r0, [ip], #0
    1fd0:	00010000 	andeq	r0, r1, r0
    1fd4:	00048c50 	andeq	r8, r4, r0, asr ip
    1fd8:	00049300 	andeq	r9, r4, r0, lsl #6
    1fdc:	51000100 	mrspl	r0, (UNDEF: 16)
	...
    1fe8:	000004a4 	andeq	r0, r0, r4, lsr #9
    1fec:	000004b0 			; <UNDEFINED> instruction: 0x000004b0
    1ff0:	b0500001 	subslt	r0, r0, r1
    1ff4:	b7000004 	strlt	r0, [r0, -r4]
    1ff8:	01000004 	tsteq	r0, r4
    1ffc:	00005100 	andeq	r5, r0, r0, lsl #2
    2000:	00000000 	andeq	r0, r0, r0
    2004:	04e00000 	strbteq	r0, [r0], #0
    2008:	04f30000 	ldrbteq	r0, [r3], #0
    200c:	00010000 	andeq	r0, r1, r0
    2010:	0004f350 	andeq	pc, r4, r0, asr r3	; <UNPREDICTABLE>
    2014:	00053400 	andeq	r3, r5, r0, lsl #8
    2018:	54000100 	strpl	r0, [r0], #-256	; 0x100
    201c:	00000534 	andeq	r0, r0, r4, lsr r5
    2020:	00000558 	andeq	r0, r0, r8, asr r5
    2024:	01f30004 	mvnseq	r0, r4
    2028:	05589f50 	ldrbeq	r9, [r8, #-3920]	; 0xf50
    202c:	055c0000 	ldrbeq	r0, [ip, #-0]
    2030:	00010000 	andeq	r0, r1, r0
    2034:	00055c50 	andeq	r5, r5, r0, asr ip
    2038:	00056400 	andeq	r6, r5, r0, lsl #8
    203c:	54000100 	strpl	r0, [r0], #-256	; 0x100
	...
    2048:	00000508 	andeq	r0, r0, r8, lsl #10
    204c:	00000517 	andeq	r0, r0, r7, lsl r5
    2050:	74310008 	ldrtvc	r0, [r1], #-8
    2054:	00702400 	rsbseq	r2, r0, r0, lsl #8
    2058:	00009f1a 	andeq	r9, r0, sl, lsl pc
    205c:	00000000 	andeq	r0, r0, r0
    2060:	05340000 	ldreq	r0, [r4, #-0]!
    2064:	054c0000 	strbeq	r0, [ip, #-0]
    2068:	00010000 	andeq	r0, r1, r0
    206c:	00000054 	andeq	r0, r0, r4, asr r0
    2070:	00000000 	andeq	r0, r0, r0
    2074:	00056400 	andeq	r6, r5, r0, lsl #8
    2078:	00057700 	andeq	r7, r5, r0, lsl #14
    207c:	50000100 	andpl	r0, r0, r0, lsl #2
    2080:	00000577 	andeq	r0, r0, r7, ror r5
    2084:	0000059c 	muleq	r0, ip, r5
    2088:	9c540001 	mrrcls	0, 0, r0, r4, cr1
    208c:	bc000005 	stclt	0, cr0, [r0], {5}
    2090:	04000005 	streq	r0, [r0], #-5
    2094:	5001f300 	andpl	pc, r1, r0, lsl #6
    2098:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    209c:	00000000 	andeq	r0, r0, r0
    20a0:	0000fc00 	andeq	pc, r0, r0, lsl #24
    20a4:	00010400 	andeq	r0, r1, r0, lsl #8
    20a8:	50000100 	andpl	r0, r0, r0, lsl #2
    20ac:	00000104 	andeq	r0, r0, r4, lsl #2
    20b0:	00000128 	andeq	r0, r0, r8, lsr #2
    20b4:	00540001 	subseq	r0, r4, r1
	...
    20c0:	0b000000 	bleq	20c8 <_start-0x5f38>
    20c4:	01000000 	mrseq	r0, (UNDEF: 0)
    20c8:	000b5000 	andeq	r5, fp, r0
    20cc:	00140000 	andseq	r0, r4, r0
    20d0:	00010000 	andeq	r0, r1, r0
    20d4:	00000054 	andeq	r0, r0, r4, asr r0
    20d8:	00000000 	andeq	r0, r0, r0
	...

Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
   c:	00000000 	andeq	r0, r0, r0
  10:	00008010 	andeq	r8, r0, r0, lsl r0
  14:	00000118 	andeq	r0, r0, r8, lsl r1
	...
  20:	0000001c 	andeq	r0, r0, ip, lsl r0
  24:	03530002 	cmpeq	r3, #2
  28:	00040000 	andeq	r0, r4, r0
  2c:	00000000 	andeq	r0, r0, r0
  30:	00008128 	andeq	r8, r0, r8, lsr #2
  34:	00000600 	andeq	r0, r0, r0, lsl #12
	...
  40:	0000001c 	andeq	r0, r0, ip, lsl r0
  44:	14fe0002 	ldrbtne	r0, [lr], #2
  48:	00040000 	andeq	r0, r4, r0
  4c:	00000000 	andeq	r0, r0, r0
  50:	00008728 	andeq	r8, r0, r8, lsr #14
  54:	00000058 	andeq	r0, r0, r8, asr r0
	...
  60:	0000001c 	andeq	r0, r0, ip, lsl r0
  64:	16930002 	ldrne	r0, [r3], r2
  68:	00040000 	andeq	r0, r4, r0
  6c:	00000000 	andeq	r0, r0, r0
  70:	00008780 	andeq	r8, r0, r0, lsl #15
  74:	00000034 	andeq	r0, r0, r4, lsr r0
	...
  80:	0000001c 	andeq	r0, r0, ip, lsl r0
  84:	17850002 	strne	r0, [r5, r2]
  88:	00040000 	andeq	r0, r4, r0
  8c:	00000000 	andeq	r0, r0, r0
  90:	000087b4 			; <UNDEFINED> instruction: 0x000087b4
  94:	00000020 	andeq	r0, r0, r0, lsr #32
	...
  a0:	0000001c 	andeq	r0, r0, ip, lsl r0
  a4:	18470002 	stmdane	r7, {r1}^
  a8:	00040000 	andeq	r0, r4, r0
  ac:	00000000 	andeq	r0, r0, r0
  b0:	000087d4 	ldrdeq	r8, [r0], -r4
  b4:	000004f0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
	...
  c0:	0000001c 	andeq	r0, r0, ip, lsl r0
  c4:	1e9f0002 	cdpne	0, 9, cr0, cr15, cr2, {0}
  c8:	00040000 	andeq	r0, r4, r0
  cc:	00000000 	andeq	r0, r0, r0
  d0:	00008cc4 	andeq	r8, r0, r4, asr #25
  d4:	00000020 	andeq	r0, r0, r0, lsr #32
	...
  e0:	0000001c 	andeq	r0, r0, ip, lsl r0
  e4:	1f5b0002 	svcne	0x005b0002
  e8:	00040000 	andeq	r0, r4, r0
  ec:	00000000 	andeq	r0, r0, r0
  f0:	00008ce4 	andeq	r8, r0, r4, ror #25
  f4:	00000028 	andeq	r0, r0, r8, lsr #32
	...
 100:	0000001c 	andeq	r0, r0, ip, lsl r0
 104:	205e0002 	subscs	r0, lr, r2
 108:	00040000 	andeq	r0, r4, r0
 10c:	00000000 	andeq	r0, r0, r0
 110:	00008d0c 	andeq	r8, r0, ip, lsl #26
 114:	00000034 	andeq	r0, r0, r4, lsr r0
	...
 120:	0000001c 	andeq	r0, r0, ip, lsl r0
 124:	216d0002 	cmncs	sp, r2
 128:	00040000 	andeq	r0, r4, r0
 12c:	00000000 	andeq	r0, r0, r0
 130:	00008d40 	andeq	r8, r0, r0, asr #26
 134:	00000074 	andeq	r0, r0, r4, ror r0
	...
 140:	0000001c 	andeq	r0, r0, ip, lsl r0
 144:	231e0002 	tstcs	lr, #2
 148:	00040000 	andeq	r0, r4, r0
 14c:	00000000 	andeq	r0, r0, r0
 150:	00008db4 			; <UNDEFINED> instruction: 0x00008db4
 154:	00000088 	andeq	r0, r0, r8, lsl #1
	...
 160:	0000001c 	andeq	r0, r0, ip, lsl r0
 164:	24fa0002 	ldrbtcs	r0, [sl], #2
 168:	00040000 	andeq	r0, r4, r0
 16c:	00000000 	andeq	r0, r0, r0
 170:	00008e3c 	andeq	r8, r0, ip, lsr lr
 174:	000005bc 			; <UNDEFINED> instruction: 0x000005bc
	...
 180:	0000001c 	andeq	r0, r0, ip, lsl r0
 184:	2dcd0002 	stclcs	0, cr0, [sp, #8]
 188:	00040000 	andeq	r0, r4, r0
 18c:	00000000 	andeq	r0, r0, r0
 190:	0000945c 	andeq	r9, r0, ip, asr r4
 194:	00000154 	andeq	r0, r0, r4, asr r1
	...
 1a0:	0000001c 	andeq	r0, r0, ip, lsl r0
 1a4:	31d00002 	bicscc	r0, r0, r2
 1a8:	00040000 	andeq	r0, r4, r0
 1ac:	00000000 	andeq	r0, r0, r0
 1b0:	000095b0 			; <UNDEFINED> instruction: 0x000095b0
 1b4:	00000014 	andeq	r0, r0, r4, lsl r0
	...

Disassembly of section .debug_ranges:

00000000 <.debug_ranges>:
   0:	00000038 	andeq	r0, r0, r8, lsr r0
   4:	0000004c 	andeq	r0, r0, ip, asr #32
   8:	00000050 	andeq	r0, r0, r0, asr r0
   c:	000000e4 	andeq	r0, r0, r4, ror #1
	...
  18:	00008d40 	andeq	r8, r0, r0, asr #26
  1c:	00008db4 			; <UNDEFINED> instruction: 0x00008db4
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	000001cb 	andeq	r0, r0, fp, asr #3
   4:	01910002 	orrseq	r0, r1, r2
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	2f010000 	svccs	0x00010000
  1c:	2f727375 	svccs	0x00727375
  20:	61636f6c 	cmnvs	r3, ip, ror #30
  24:	65432f6c 	strbvs	r2, [r3, #-3948]	; 0xf6c
  28:	72616c6c 	rsbvc	r6, r1, #108, 24	; 0x6c00
  2c:	6d72612f 	ldfvse	f6, [r2, #-188]!	; 0xffffff44
  30:	6e6f6e2d 	cdpvs	14, 6, cr6, cr15, cr13, {1}
  34:	61652d65 	cmnvs	r5, r5, ror #26
  38:	342f6962 	strtcc	r6, [pc], #-2402	; 40 <_start-0x7fc0>
  3c:	332e382e 	teqcc	lr, #3014656	; 0x2e0000
  40:	3173632d 	cmncc	r3, sp, lsr #6
  44:	2f653037 	svccs	0x00653037
  48:	2f62696c 	svccs	0x0062696c
  4c:	2f636367 	svccs	0x00636367
  50:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
  54:	656e6f6e 	strbvs	r6, [lr, #-3950]!	; 0xf6e
  58:	6261652d 	rsbvs	r6, r1, #188743680	; 0xb400000
  5c:	2e342f69 	cdpcs	15, 3, cr2, cr4, cr9, {3}
  60:	2f332e38 	svccs	0x00332e38
  64:	6c636e69 	stclvs	14, cr6, [r3], #-420	; 0xfffffe5c
  68:	00656475 	rsbeq	r6, r5, r5, ror r4
  6c:	6573552f 	ldrbvs	r5, [r3, #-1327]!	; 0x52f
  70:	622f7372 	eorvs	r7, pc, #-939524095	; 0xc8000001
  74:	6e616972 	mcrvs	9, 3, r6, cr1, cr2, {3}
  78:	2f6e756a 	svccs	0x006e756a
  7c:	6b736544 	blvs	1cd9594 <__bss_end__+0x1ccf81c>
  80:	2f706f74 	svccs	0x00706f74
  84:	6f686373 	svcvs	0x00686373
  88:	572f6c6f 	strpl	r6, [pc, -pc, ror #24]!
  8c:	65746e69 	ldrbvs	r6, [r4, #-3689]!	; 0xe69
  90:	32393172 	eorscc	r3, r9, #-2147483620	; 0x8000001c
  94:	53432f30 	movtpl	r2, #16176	; 0x3f30
  98:	45303431 	ldrmi	r3, [r0, #-1073]!	; 0x431
  9c:	3173632f 	cmncc	r3, pc, lsr #6
  a0:	2d653034 	stclcs	0, cr3, [r5, #-208]!	; 0xffffff30
  a4:	69773032 	ldmdbvs	r7!, {r1, r4, r5, ip, sp}^
  a8:	696c2f6e 	stmdbvs	ip!, {r1, r2, r3, r5, r6, r8, r9, sl, fp, sp}^
  ac:	2f697062 	svccs	0x00697062
  b0:	34317363 	ldrtcc	r7, [r1], #-867	; 0x363
  b4:	732d6530 	teqvc	sp, #48, 10	; 0xc000000
  b8:	2f006372 	svccs	0x00006372
  bc:	72657355 	rsbvc	r7, r5, #1409286145	; 0x54000001
  c0:	72622f73 	rsbvc	r2, r2, #460	; 0x1cc
  c4:	6a6e6169 	bvs	1b98670 <__bss_end__+0x1b8e8f8>
  c8:	442f6e75 	strtmi	r6, [pc], #-3701	; d0 <_start-0x7f30>
  cc:	746b7365 	strbtvc	r7, [fp], #-869	; 0x365
  d0:	732f706f 	teqvc	pc, #111	; 0x6f
  d4:	6f6f6863 	svcvs	0x006f6863
  d8:	69572f6c 	ldmdbvs	r7, {r2, r3, r5, r6, r8, r9, sl, fp, sp}^
  dc:	7265746e 	rsbvc	r7, r5, #1845493760	; 0x6e000000
  e0:	30323931 	eorscc	r3, r2, r1, lsr r9
  e4:	3153432f 	cmpcc	r3, pc, lsr #6
  e8:	2f453034 	svccs	0x00453034
  ec:	34317363 	ldrtcc	r7, [r1], #-867	; 0x363
  f0:	322d6530 	eorcc	r6, sp, #48, 10	; 0xc000000
  f4:	6e697730 	mcrvs	7, 3, r7, cr9, cr0, {1}
  f8:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
  fc:	2f006970 	svccs	0x00006970
 100:	2f727375 	svccs	0x00727375
 104:	61636f6c 	cmnvs	r3, ip, ror #30
 108:	65432f6c 	strbvs	r2, [r3, #-3948]	; 0xf6c
 10c:	72616c6c 	rsbvc	r6, r1, #108, 24	; 0x6c00
 110:	6d72612f 	ldfvse	f6, [r2, #-188]!	; 0xffffff44
 114:	6e6f6e2d 	cdpvs	14, 6, cr6, cr15, cr13, {1}
 118:	61652d65 	cmnvs	r5, r5, ror #26
 11c:	342f6962 	strtcc	r6, [pc], #-2402	; 124 <_start-0x7edc>
 120:	332e382e 	teqcc	lr, #3014656	; 0x2e0000
 124:	3173632d 	cmncc	r3, sp, lsr #6
 128:	2f653037 	svccs	0x00653037
 12c:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
 130:	656e6f6e 	strbvs	r6, [lr, #-3950]!	; 0xf6e
 134:	6261652d 	rsbvs	r6, r1, #188743680	; 0xb400000
 138:	6e692f69 	cdpvs	15, 6, cr2, cr9, cr9, {3}
 13c:	64756c63 	ldrbtvs	r6, [r5], #-3171	; 0xc63
 140:	33000065 	movwcc	r0, #101	; 0x65
 144:	7465672d 	strbtvc	r6, [r5], #-1837	; 0x72d
 148:	69742d73 	ldmdbvs	r4!, {r0, r1, r4, r5, r6, r8, sl, fp, sp}^
 14c:	756f656d 	strbvc	r6, [pc, #-1389]!	; fffffbe7 <__bss_end__+0xffff5e6f>
 150:	65742d74 	ldrbvs	r2, [r4, #-3444]!	; 0xd74
 154:	632e7473 	teqvs	lr, #1929379840	; 0x73000000
 158:	00000000 	andeq	r0, r0, r0
 15c:	64647473 	strbtvs	r7, [r4], #-1139	; 0x473
 160:	682e6665 	stmdavs	lr!, {r0, r2, r5, r6, r9, sl, sp, lr}
 164:	00000100 	andeq	r0, r0, r0, lsl #2
 168:	69647473 	stmdbvs	r4!, {r0, r1, r4, r5, r6, sl, ip, sp, lr}^
 16c:	672d746e 	strvs	r7, [sp, -lr, ror #8]!
 170:	682e6363 	stmdavs	lr!, {r0, r1, r5, r6, r8, r9, sp, lr}
 174:	00000100 	andeq	r0, r0, r0, lsl #2
 178:	752d7773 	strvc	r7, [sp, #-1907]!	; 0x773
 17c:	2e747261 	cdpcs	2, 7, cr7, cr4, cr1, {3}
 180:	00020068 	andeq	r0, r2, r8, rrx
 184:	69707200 	ldmdbvs	r0!, {r9, ip, sp, lr}^
 188:	0300682e 	movweq	r6, #2094	; 0x82e
 18c:	74730000 	ldrbtvc	r0, [r3], #-0
 190:	676e6972 			; <UNDEFINED> instruction: 0x676e6972
 194:	0400682e 	streq	r6, [r0], #-2094	; 0x82e
 198:	00000000 	andeq	r0, r0, r0
 19c:	80100205 	andshi	r0, r0, r5, lsl #4
 1a0:	67170000 	ldrvs	r0, [r7, -r0]
 1a4:	30f4312f 	rscscc	r3, r4, pc, lsr #2
 1a8:	03295233 	teqeq	r9, #805306371	; 0x30000003
 1ac:	87302e76 			; <UNDEFINED> instruction: 0x87302e76
 1b0:	00844bbc 			; <UNDEFINED> instruction: 0x00844bbc
 1b4:	06010402 	streq	r0, [r1], -r2, lsl #8
 1b8:	9fbc0682 	svcls	0x00bc0682
 1bc:	4a6f0384 	bmi	1bc0fd4 <__bss_end__+0x1bb725c>
 1c0:	01040200 	mrseq	r0, R12_usr
 1c4:	03062e06 	movweq	r2, #28166	; 0x6e06
 1c8:	14024a13 	strne	r4, [r2], #-2579	; 0xa13
 1cc:	46010100 	strmi	r0, [r1], -r0, lsl #2
 1d0:	02000003 	andeq	r0, r0, #3
 1d4:	0001b600 	andeq	fp, r1, r0, lsl #12
 1d8:	fb010200 	blx	409e2 <__bss_end__+0x36c6a>
 1dc:	01000d0e 	tsteq	r0, lr, lsl #26
 1e0:	00010101 	andeq	r0, r1, r1, lsl #2
 1e4:	00010000 	andeq	r0, r1, r0
 1e8:	552f0100 	strpl	r0, [pc, #-256]!	; f0 <_start-0x7f10>
 1ec:	73726573 	cmnvc	r2, #482344960	; 0x1cc00000
 1f0:	6972622f 	ldmdbvs	r2!, {r0, r1, r2, r3, r5, r9, sp, lr}^
 1f4:	756a6e61 	strbvc	r6, [sl, #-3681]!	; 0xe61
 1f8:	65442f6e 	strbvs	r2, [r4, #-3950]	; 0xf6e
 1fc:	6f746b73 	svcvs	0x00746b73
 200:	63732f70 	cmnvs	r3, #112, 30	; 0x1c0
 204:	6c6f6f68 	stclvs	15, cr6, [pc], #-416	; 6c <_start-0x7f94>
 208:	6e69572f 	cdpvs	7, 6, cr5, cr9, cr15, {1}
 20c:	31726574 	cmncc	r2, r4, ror r5
 210:	2f303239 	svccs	0x00303239
 214:	34315343 	ldrtcc	r5, [r1], #-835	; 0x343
 218:	632f4530 	teqvs	pc, #48, 10	; 0xc000000
 21c:	30343173 	eorscc	r3, r4, r3, ror r1
 220:	30322d65 	eorscc	r2, r2, r5, ror #26
 224:	2f6e6977 	svccs	0x006e6977
 228:	7062696c 	rsbvc	r6, r2, ip, ror #18
 22c:	73632f69 	cmnvc	r3, #420	; 0x1a4
 230:	65303431 	ldrvs	r3, [r0, #-1073]!	; 0x431
 234:	6372732d 	cmnvs	r2, #-1275068416	; 0xb4000000
 238:	73752f00 	cmnvc	r5, #0, 30
 23c:	6f6c2f72 	svcvs	0x006c2f72
 240:	2f6c6163 	svccs	0x006c6163
 244:	6c6c6543 	cfstr64vs	mvdx6, [ip], #-268	; 0xfffffef4
 248:	612f7261 	teqvs	pc, r1, ror #4
 24c:	6e2d6d72 	mcrvs	13, 1, r6, cr13, cr2, {3}
 250:	2d656e6f 	stclcs	14, cr6, [r5, #-444]!	; 0xfffffe44
 254:	69626165 	stmdbvs	r2!, {r0, r2, r5, r6, r8, sp, lr}^
 258:	382e342f 	stmdacc	lr!, {r0, r1, r2, r3, r5, sl, ip, sp}
 25c:	632d332e 	teqvs	sp, #-1207959552	; 0xb8000000
 260:	30373173 	eorscc	r3, r7, r3, ror r1
 264:	696c2f65 	stmdbvs	ip!, {r0, r2, r5, r6, r8, r9, sl, fp, sp}^
 268:	63672f62 	cmnvs	r7, #392	; 0x188
 26c:	72612f63 	rsbvc	r2, r1, #396	; 0x18c
 270:	6f6e2d6d 	svcvs	0x006e2d6d
 274:	652d656e 	strvs	r6, [sp, #-1390]!	; 0x56e
 278:	2f696261 	svccs	0x00696261
 27c:	2e382e34 	mrccs	14, 1, r2, cr8, cr4, {1}
 280:	6e692f33 	mcrvs	15, 3, r2, cr9, cr3, {1}
 284:	64756c63 	ldrbtvs	r6, [r5], #-3171	; 0xc63
 288:	552f0065 	strpl	r0, [pc, #-101]!	; 22b <_start-0x7dd5>
 28c:	73726573 	cmnvc	r2, #482344960	; 0x1cc00000
 290:	6972622f 	ldmdbvs	r2!, {r0, r1, r2, r3, r5, r9, sp, lr}^
 294:	756a6e61 	strbvc	r6, [sl, #-3681]!	; 0xe61
 298:	65442f6e 	strbvs	r2, [r4, #-3950]	; 0xf6e
 29c:	6f746b73 	svcvs	0x00746b73
 2a0:	63732f70 	cmnvs	r3, #112, 30	; 0x1c0
 2a4:	6c6f6f68 	stclvs	15, cr6, [pc], #-416	; 10c <_start-0x7ef4>
 2a8:	6e69572f 	cdpvs	7, 6, cr5, cr9, cr15, {1}
 2ac:	31726574 	cmncc	r2, r4, ror r5
 2b0:	2f303239 	svccs	0x00303239
 2b4:	34315343 	ldrtcc	r5, [r1], #-835	; 0x343
 2b8:	632f4530 	teqvs	pc, #48, 10	; 0xc000000
 2bc:	30343173 	eorscc	r3, r4, r3, ror r1
 2c0:	30322d65 	eorscc	r2, r2, r5, ror #26
 2c4:	2f6e6977 	svccs	0x006e6977
 2c8:	7062696c 	rsbvc	r6, r2, ip, ror #18
 2cc:	552f0069 	strpl	r0, [pc, #-105]!	; 26b <_start-0x7d95>
 2d0:	73726573 	cmnvc	r2, #482344960	; 0x1cc00000
 2d4:	6972622f 	ldmdbvs	r2!, {r0, r1, r2, r3, r5, r9, sp, lr}^
 2d8:	756a6e61 	strbvc	r6, [sl, #-3681]!	; 0xe61
 2dc:	65442f6e 	strbvs	r2, [r4, #-3950]	; 0xf6e
 2e0:	6f746b73 	svcvs	0x00746b73
 2e4:	63732f70 	cmnvs	r3, #112, 30	; 0x1c0
 2e8:	6c6f6f68 	stclvs	15, cr6, [pc], #-416	; 150 <_start-0x7eb0>
 2ec:	6e69572f 	cdpvs	7, 6, cr5, cr9, cr15, {1}
 2f0:	31726574 	cmncc	r2, r4, ror r5
 2f4:	2f303239 	svccs	0x00303239
 2f8:	34315343 	ldrtcc	r5, [r1], #-835	; 0x343
 2fc:	632f4530 	teqvs	pc, #48, 10	; 0xc000000
 300:	30343173 	eorscc	r3, r4, r3, ror r1
 304:	30322d65 	eorscc	r2, r2, r5, ror #26
 308:	2f6e6977 	svccs	0x006e6977
 30c:	7062696c 	rsbvc	r6, r2, ip, ror #18
 310:	696c2f69 	stmdbvs	ip!, {r0, r3, r5, r6, r8, r9, sl, fp, sp}^
 314:	00006362 	andeq	r6, r0, r2, ror #6
 318:	752d7773 	strvc	r7, [sp, #-1907]!	; 0x773
 31c:	2e747261 	cdpcs	2, 7, cr7, cr4, cr1, {3}
 320:	00000063 	andeq	r0, r0, r3, rrx
 324:	63796300 	cmnvs	r9, #0, 6
 328:	752d656c 	strvc	r6, [sp, #-1388]!	; 0x56c
 32c:	2e6c6974 	mcrcs	9, 3, r6, cr12, cr4, {3}
 330:	00010068 	andeq	r0, r1, r8, rrx
 334:	64747300 	ldrbtvs	r7, [r4], #-768	; 0x300
 338:	2d746e69 	ldclcs	14, cr6, [r4, #-420]!	; 0xfffffe5c
 33c:	2e636367 	cdpcs	3, 6, cr6, cr3, cr7, {3}
 340:	00020068 	andeq	r0, r2, r8, rrx
 344:	2d777300 	ldclcs	3, cr7, [r7, #-0]
 348:	74726175 	ldrbtvc	r6, [r2], #-373	; 0x175
 34c:	0100682e 	tsteq	r0, lr, lsr #16
 350:	74730000 	ldrbtvc	r0, [r3], #-0
 354:	67726164 	ldrbvs	r6, [r2, -r4, ror #2]!
 358:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
 35c:	70670000 	rsbvc	r0, r7, r0
 360:	682e6f69 	stmdavs	lr!, {r0, r3, r5, r6, r8, r9, sl, fp, sp, lr}
 364:	00000100 	andeq	r0, r0, r0, lsl #2
 368:	2e697072 	mcrcs	0, 3, r7, cr9, cr2, {3}
 36c:	00030068 	andeq	r0, r3, r8, rrx
 370:	2d617600 	stclcs	6, cr7, [r1, #-0]
 374:	6e697270 	mcrvs	2, 3, r7, cr9, cr0, {3}
 378:	682e6b74 	stmdavs	lr!, {r2, r4, r5, r6, r8, r9, fp, sp, lr}
 37c:	00000400 	andeq	r0, r0, r0, lsl #8
 380:	6975623c 	ldmdbvs	r5!, {r2, r3, r4, r5, r9, sp, lr}^
 384:	692d746c 	pushvs	{r2, r3, r5, r6, sl, ip, sp, lr}
 388:	00003e6e 	andeq	r3, r0, lr, ror #28
 38c:	00000000 	andeq	r0, r0, r0
 390:	81280205 	teqhi	r8, r5, lsl #4
 394:	4c1a0000 	ldcmi	0, cr0, [sl], {-0}
 398:	0432302f 	ldrteq	r3, [r2], #-47	; 0x2f
 39c:	73033502 	movwvc	r3, #13570	; 0x3502
 3a0:	03010466 	movweq	r0, #5222	; 0x1466
 3a4:	0204820a 	andeq	r8, r4, #-1610612736	; 0xa0000000
 3a8:	66730331 			; <UNDEFINED> instruction: 0x66730331
 3ac:	0c030104 	stfeqs	f0, [r3], {4}
 3b0:	2f020482 	svccs	0x00020482
 3b4:	04667303 	strbteq	r7, [r6], #-771	; 0x303
 3b8:	820e0301 	andhi	r0, lr, #67108864	; 0x4000000
 3bc:	032d0204 	teqeq	sp, #4, 4	; 0x40000000
 3c0:	01046673 	tsteq	r4, r3, ror r6
 3c4:	04821003 	streq	r1, [r2], #3
 3c8:	73032b02 	movwvc	r2, #15106	; 0x3b02
 3cc:	03010466 	movweq	r0, #5222	; 0x1466
 3d0:	02048212 	andeq	r8, r4, #536870913	; 0x20000001
 3d4:	66730329 	ldrbtvs	r0, [r3], -r9, lsr #6
 3d8:	14030104 	strne	r0, [r3], #-260	; 0x104
 3dc:	03020482 	movweq	r0, #9346	; 0x2482
 3e0:	73032e79 	movwvc	r2, #15993	; 0x3e79
 3e4:	03010466 	movweq	r0, #5222	; 0x1466
 3e8:	02048216 	andeq	r8, r4, #1610612737	; 0x60000001
 3ec:	032e7703 	teqeq	lr, #786432	; 0xc0000
 3f0:	01046673 	tsteq	r4, r3, ror r6
 3f4:	04821803 	streq	r1, [r2], #2051	; 0x803
 3f8:	2e750302 	cdpcs	3, 7, cr0, cr5, cr2, {0}
 3fc:	04667303 	strbteq	r7, [r6], #-771	; 0x303
 400:	821a0301 	andshi	r0, sl, #67108864	; 0x4000000
 404:	73030204 	movwvc	r0, #12804	; 0x3204
 408:	6673032e 	ldrbtvs	r0, [r3], -lr, lsr #6
 40c:	1c030104 	stfnes	f0, [r3], {4}
 410:	2e100382 	cdpcs	3, 1, cr0, cr0, cr2, {4}
 414:	70034d4b 	andvc	r4, r3, fp, asr #26
 418:	83844c2e 	orrhi	r4, r4, #11776	; 0x2e00
 41c:	2e0d0348 	cdpcs	3, 0, cr0, cr13, cr8, {2}
 420:	0433314e 	ldrteq	r3, [r3], #-334	; 0x14e
 424:	2e440302 	cdpcs	3, 4, cr0, cr4, cr2, {0}
 428:	3e030104 	adfccs	f0, f3, f4
 42c:	02042f82 	andeq	r2, r4, #520	; 0x208
 430:	04664103 	strbteq	r4, [r6], #-259	; 0x103
 434:	00c10301 	sbceq	r0, r1, r1, lsl #6
 438:	02042f82 	andeq	r2, r4, #520	; 0x208
 43c:	827fbe03 	rsbshi	fp, pc, #3, 28	; 0x30
 440:	c4030104 	strgt	r0, [r3], #-260	; 0x104
 444:	042f8200 	strteq	r8, [pc], #-512	; 44c <_start-0x7bb4>
 448:	7fbb0302 	svcvc	0x00bb0302
 44c:	03010482 	movweq	r0, #5250	; 0x1482
 450:	2f8200c7 	svccs	0x008200c7
 454:	b8030204 	stmdalt	r3, {r2, r9}
 458:	0104827f 	tsteq	r4, pc, ror r2
 45c:	8200ca03 	andhi	ip, r0, #12288	; 0x3000
 460:	0302042f 	movweq	r0, #9263	; 0x242f
 464:	04827fb5 	streq	r7, [r2], #4021	; 0xfb5
 468:	00cd0301 	sbceq	r0, sp, r1, lsl #6
 46c:	02042f82 	andeq	r2, r4, #520	; 0x208
 470:	827fb203 	rsbshi	fp, pc, #805306368	; 0x30000000
 474:	d0030104 	andle	r0, r3, r4, lsl #2
 478:	042f8200 	strteq	r8, [pc], #-512	; 480 <_start-0x7b80>
 47c:	7faf0302 	svcvc	0x00af0302
 480:	03010482 	movweq	r0, #5250	; 0x1482
 484:	038200d4 	orreq	r0, r2, #212	; 0xd4
 488:	844c824c 	strbhi	r8, [ip], #-588	; 0x24c
 48c:	36034883 	strcc	r4, [r3], -r3, lsl #17
 490:	54034e2e 	strpl	r4, [r3], #-3630	; 0xe2e
 494:	4a29034a 	bmi	a411c4 <__bss_end__+0xa3744c>
 498:	009f3432 	addseq	r3, pc, r2, lsr r4	; <UNPREDICTABLE>
 49c:	06010402 	streq	r0, [r1], -r2, lsl #8
 4a0:	4ebb064a 	cdpmi	6, 11, cr0, cr11, cr10, {2}
 4a4:	002cbb4b 	eoreq	fp, ip, fp, asr #22
 4a8:	06010402 	streq	r0, [r1], -r2, lsl #8
 4ac:	4c6d062e 	stclmi	6, cr0, [sp], #-184	; 0xffffff48
 4b0:	020084a4 	andeq	r8, r0, #164, 8	; 0xa4000000
 4b4:	4a060104 	bmi	1808cc <__bss_end__+0x176b54>
 4b8:	004dbb06 	subeq	fp, sp, r6, lsl #22
 4bc:	4b020402 	blmi	814cc <__bss_end__+0x77754>
 4c0:	02040200 	andeq	r0, r4, #0, 4
 4c4:	04020081 	streq	r0, [r2], #-129	; 0x81
 4c8:	062e0601 	strteq	r0, [lr], -r1, lsl #12
 4cc:	bca54c4d 	stclt	12, cr4, [r5], #308	; 0x134
 4d0:	2f4f4b4b 	svccs	0x004f4b4b
 4d4:	01040200 	mrseq	r0, R12_usr
 4d8:	00828206 	addeq	r8, r2, r6, lsl #4
 4dc:	9e040402 	cdpls	4, 0, cr0, cr4, cr2, {0}
 4e0:	01040200 	mrseq	r0, R12_usr
 4e4:	88bd064a 	pophi	{r1, r3, r6, r9, sl}
 4e8:	4b4b2fbd 	blmi	12cc3e4 <__bss_end__+0x12c266c>
 4ec:	00672408 	rsbeq	r2, r7, r8, lsl #8
 4f0:	2f020402 	svccs	0x00020402
 4f4:	02040200 	andeq	r0, r4, #0, 4
 4f8:	04020049 	streq	r0, [r2], #-73	; 0x49
 4fc:	062e0601 	strteq	r0, [lr], -r1, lsl #12
 500:	4b863468 	blmi	fe18d6a8 <__bss_end__+0xfe183930>
 504:	040200a0 	streq	r0, [r2], #-160	; 0xa0
 508:	06660601 	strbteq	r0, [r6], -r1, lsl #12
 50c:	220868bb 	andcs	r6, r8, #12255232	; 0xbb0000
 510:	bc4b674b 	mcrrlt	7, 4, r6, fp, cr11
 514:	01000a02 	tsteq	r0, r2, lsl #20
 518:	00010201 	andeq	r0, r1, r1, lsl #4
 51c:	eb000200 	bl	d24 <_start-0x72dc>
 520:	02000000 	andeq	r0, r0, #0
 524:	0d0efb01 	vstreq	d15, [lr, #-4]
 528:	01010100 	mrseq	r0, (UNDEF: 17)
 52c:	00000001 	andeq	r0, r0, r1
 530:	01000001 	tsteq	r0, r1
 534:	6362696c 	cmnvs	r2, #108, 18	; 0x1b0000
 538:	73752f00 	cmnvc	r5, #0, 30
 53c:	6f6c2f72 	svcvs	0x006c2f72
 540:	2f6c6163 	svccs	0x006c6163
 544:	6c6c6543 	cfstr64vs	mvdx6, [ip], #-268	; 0xfffffef4
 548:	612f7261 	teqvs	pc, r1, ror #4
 54c:	6e2d6d72 	mcrvs	13, 1, r6, cr13, cr2, {3}
 550:	2d656e6f 	stclcs	14, cr6, [r5, #-444]!	; 0xfffffe44
 554:	69626165 	stmdbvs	r2!, {r0, r2, r5, r6, r8, sp, lr}^
 558:	382e342f 	stmdacc	lr!, {r0, r1, r2, r3, r5, sl, ip, sp}
 55c:	632d332e 	teqvs	sp, #-1207959552	; 0xb8000000
 560:	30373173 	eorscc	r3, r7, r3, ror r1
 564:	696c2f65 	stmdbvs	ip!, {r0, r2, r5, r6, r8, r9, sl, fp, sp}^
 568:	63672f62 	cmnvs	r7, #392	; 0x188
 56c:	72612f63 	rsbvc	r2, r1, #396	; 0x18c
 570:	6f6e2d6d 	svcvs	0x006e2d6d
 574:	652d656e 	strvs	r6, [sp, #-1390]!	; 0x56e
 578:	2f696261 	svccs	0x00696261
 57c:	2e382e34 	mrccs	14, 1, r2, cr8, cr4, {1}
 580:	6e692f33 	mcrvs	15, 3, r2, cr9, cr3, {1}
 584:	64756c63 	ldrbtvs	r6, [r5], #-3171	; 0xc63
 588:	552f0065 	strpl	r0, [pc, #-101]!	; 52b <_start-0x7ad5>
 58c:	73726573 	cmnvc	r2, #482344960	; 0x1cc00000
 590:	6972622f 	ldmdbvs	r2!, {r0, r1, r2, r3, r5, r9, sp, lr}^
 594:	756a6e61 	strbvc	r6, [sl, #-3681]!	; 0xe61
 598:	65442f6e 	strbvs	r2, [r4, #-3950]	; 0xf6e
 59c:	6f746b73 	svcvs	0x00746b73
 5a0:	63732f70 	cmnvs	r3, #112, 30	; 0x1c0
 5a4:	6c6f6f68 	stclvs	15, cr6, [pc], #-416	; 40c <_start-0x7bf4>
 5a8:	6e69572f 	cdpvs	7, 6, cr5, cr9, cr15, {1}
 5ac:	31726574 	cmncc	r2, r4, ror r5
 5b0:	2f303239 	svccs	0x00303239
 5b4:	34315343 	ldrtcc	r5, [r1], #-835	; 0x343
 5b8:	632f4530 	teqvs	pc, #48, 10	; 0xc000000
 5bc:	30343173 	eorscc	r3, r4, r3, ror r1
 5c0:	30322d65 	eorscc	r2, r2, r5, ror #26
 5c4:	2f6e6977 	svccs	0x006e6977
 5c8:	7062696c 	rsbvc	r6, r2, ip, ror #18
 5cc:	70000069 	andvc	r0, r0, r9, rrx
 5d0:	746e6972 	strbtvc	r6, [lr], #-2418	; 0x972
 5d4:	00632e6b 	rsbeq	r2, r3, fp, ror #28
 5d8:	73000001 	movwvc	r0, #1
 5dc:	72616474 	rsbvc	r6, r1, #116, 8	; 0x74000000
 5e0:	00682e67 	rsbeq	r2, r8, r7, ror #28
 5e4:	3c000002 	stccc	0, cr0, [r0], {2}
 5e8:	6c697562 	cfstr64vs	mvdx7, [r9], #-392	; 0xfffffe78
 5ec:	6e692d74 	mcrvs	13, 3, r2, cr9, cr4, {3}
 5f0:	0000003e 	andeq	r0, r0, lr, lsr r0
 5f4:	69707200 	ldmdbvs	r0!, {r9, ip, sp, lr}^
 5f8:	0300682e 	movweq	r6, #2094	; 0x82e
 5fc:	61760000 	cmnvs	r6, r0
 600:	6972702d 	ldmdbvs	r2!, {r0, r2, r3, r5, ip, sp, lr}^
 604:	2e6b746e 	cdpcs	4, 6, cr7, cr11, cr14, {3}
 608:	00010068 	andeq	r0, r1, r8, rrx
 60c:	05000000 	streq	r0, [r0, #-0]
 610:	00872802 	addeq	r2, r7, r2, lsl #16
 614:	4b6b1700 	blmi	1ac621c <__bss_end__+0x1abc4a4>
 618:	0e0289bf 	mcreq	9, 0, r8, cr2, cr15, {5}
 61c:	96010100 	strls	r0, [r1], -r0, lsl #2
 620:	02000000 	andeq	r0, r0, #0
 624:	00006f00 	andeq	r6, r0, r0, lsl #30
 628:	fb010200 	blx	40e32 <__bss_end__+0x370ba>
 62c:	01000d0e 	tsteq	r0, lr, lsl #26
 630:	00010101 	andeq	r0, r1, r1, lsl #2
 634:	00010000 	andeq	r0, r1, r0
 638:	696c0100 	stmdbvs	ip!, {r8}^
 63c:	2f006362 	svccs	0x00006362
 640:	72657355 	rsbvc	r7, r5, #1409286145	; 0x54000001
 644:	72622f73 	rsbvc	r2, r2, #460	; 0x1cc
 648:	6a6e6169 	bvs	1b98bf4 <__bss_end__+0x1b8ee7c>
 64c:	442f6e75 	strtmi	r6, [pc], #-3701	; 654 <_start-0x79ac>
 650:	746b7365 	strbtvc	r7, [fp], #-869	; 0x365
 654:	732f706f 	teqvc	pc, #111	; 0x6f
 658:	6f6f6863 	svcvs	0x006f6863
 65c:	69572f6c 	ldmdbvs	r7, {r2, r3, r5, r6, r8, r9, sl, fp, sp}^
 660:	7265746e 	rsbvc	r7, r5, #1845493760	; 0x6e000000
 664:	30323931 	eorscc	r3, r2, r1, lsr r9
 668:	3153432f 	cmpcc	r3, pc, lsr #6
 66c:	2f453034 	svccs	0x00453034
 670:	34317363 	ldrtcc	r7, [r1], #-867	; 0x363
 674:	322d6530 	eorcc	r6, sp, #48, 10	; 0xc000000
 678:	6e697730 	mcrvs	7, 3, r7, cr9, cr0, {1}
 67c:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
 680:	00006970 	andeq	r6, r0, r0, ror r9
 684:	6b747570 	blvs	1d1dc4c <__bss_end__+0x1d13ed4>
 688:	0100632e 	tsteq	r0, lr, lsr #6
 68c:	70720000 	rsbsvc	r0, r2, r0
 690:	00682e69 	rsbeq	r2, r8, r9, ror #28
 694:	00000002 	andeq	r0, r0, r2
 698:	80020500 	andhi	r0, r2, r0, lsl #10
 69c:	15000087 	strne	r0, [r0, #-135]	; 0x87
 6a0:	02002d4c 	andeq	r2, r0, #76, 26	; 0x1300
 6a4:	002f0204 	eoreq	r0, pc, r4, lsl #4
 6a8:	49020402 	stmdbmi	r2, {r1, sl}
 6ac:	01040200 	mrseq	r0, R12_usr
 6b0:	6b062e06 	blvs	18bed0 <__bss_end__+0x182158>
 6b4:	01000602 	tsteq	r0, r2, lsl #12
 6b8:	0000f101 	andeq	pc, r0, r1, lsl #2
 6bc:	d0000200 	andle	r0, r0, r0, lsl #4
 6c0:	02000000 	andeq	r0, r0, #0
 6c4:	0d0efb01 	vstreq	d15, [lr, #-4]
 6c8:	01010100 	mrseq	r0, (UNDEF: 17)
 6cc:	00000001 	andeq	r0, r0, r1
 6d0:	01000001 	tsteq	r0, r1
 6d4:	6362696c 	cmnvs	r2, #108, 18	; 0x1b0000
 6d8:	73752f00 	cmnvc	r5, #0, 30
 6dc:	6f6c2f72 	svcvs	0x006c2f72
 6e0:	2f6c6163 	svccs	0x006c6163
 6e4:	6c6c6543 	cfstr64vs	mvdx6, [ip], #-268	; 0xfffffef4
 6e8:	612f7261 	teqvs	pc, r1, ror #4
 6ec:	6e2d6d72 	mcrvs	13, 1, r6, cr13, cr2, {3}
 6f0:	2d656e6f 	stclcs	14, cr6, [r5, #-444]!	; 0xfffffe44
 6f4:	69626165 	stmdbvs	r2!, {r0, r2, r5, r6, r8, sp, lr}^
 6f8:	382e342f 	stmdacc	lr!, {r0, r1, r2, r3, r5, sl, ip, sp}
 6fc:	632d332e 	teqvs	sp, #-1207959552	; 0xb8000000
 700:	30373173 	eorscc	r3, r7, r3, ror r1
 704:	696c2f65 	stmdbvs	ip!, {r0, r2, r5, r6, r8, r9, sl, fp, sp}^
 708:	63672f62 	cmnvs	r7, #392	; 0x188
 70c:	72612f63 	rsbvc	r2, r1, #396	; 0x18c
 710:	6f6e2d6d 	svcvs	0x006e2d6d
 714:	652d656e 	strvs	r6, [sp, #-1390]!	; 0x56e
 718:	2f696261 	svccs	0x00696261
 71c:	2e382e34 	mrccs	14, 1, r2, cr8, cr4, {1}
 720:	6e692f33 	mcrvs	15, 3, r2, cr9, cr3, {1}
 724:	64756c63 	ldrbtvs	r6, [r5], #-3171	; 0xc63
 728:	752f0065 	strvc	r0, [pc, #-101]!	; 6cb <_start-0x7935>
 72c:	6c2f7273 	sfmvs	f7, 4, [pc], #-460	; 568 <_start-0x7a98>
 730:	6c61636f 	stclvs	3, cr6, [r1], #-444	; 0xfffffe44
 734:	6c65432f 	stclvs	3, cr4, [r5], #-188	; 0xffffff44
 738:	2f72616c 	svccs	0x0072616c
 73c:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
 740:	656e6f6e 	strbvs	r6, [lr, #-3950]!	; 0xf6e
 744:	6261652d 	rsbvs	r6, r1, #188743680	; 0xb400000
 748:	2e342f69 	cdpcs	15, 3, cr2, cr4, cr9, {3}
 74c:	2d332e38 	ldccs	14, cr2, [r3, #-224]!	; 0xffffff20
 750:	37317363 	ldrcc	r7, [r1, -r3, ror #6]!
 754:	612f6530 	teqvs	pc, r0, lsr r5	; <UNPREDICTABLE>
 758:	6e2d6d72 	mcrvs	13, 1, r6, cr13, cr2, {3}
 75c:	2d656e6f 	stclcs	14, cr6, [r5, #-444]!	; 0xfffffe44
 760:	69626165 	stmdbvs	r2!, {r0, r2, r5, r6, r8, sp, lr}^
 764:	636e692f 	cmnvs	lr, #770048	; 0xbc000
 768:	6564756c 	strbvs	r7, [r4, #-1388]!	; 0x56c
 76c:	74730000 	ldrbtvc	r0, [r3], #-0
 770:	6e656c72 	mcrvs	12, 3, r6, cr5, cr2, {3}
 774:	0100632e 	tsteq	r0, lr, lsr #6
 778:	74730000 	ldrbtvc	r0, [r3], #-0
 77c:	66656464 	strbtvs	r6, [r5], -r4, ror #8
 780:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
 784:	74730000 	ldrbtvc	r0, [r3], #-0
 788:	676e6972 			; <UNDEFINED> instruction: 0x676e6972
 78c:	0300682e 	movweq	r6, #2094	; 0x82e
 790:	00000000 	andeq	r0, r0, r0
 794:	87b40205 	ldrhi	r0, [r4, r5, lsl #4]!
 798:	14140000 	ldrne	r0, [r4], #-0
 79c:	02040200 	andeq	r0, r4, #0, 4
 7a0:	02004a06 	andeq	r4, r0, #24576	; 0x6000
 7a4:	062e0104 	strteq	r0, [lr], -r4, lsl #2
 7a8:	00040269 	andeq	r0, r4, r9, ror #4
 7ac:	01dc0101 	bicseq	r0, ip, r1, lsl #2
 7b0:	00020000 	andeq	r0, r2, r0
 7b4:	000000df 	ldrdeq	r0, [r0], -pc	; <UNPREDICTABLE>
 7b8:	0efb0102 	cdpeq	1, 15, cr0, cr11, cr2, {0}
 7bc:	0101000d 	tsteq	r1, sp
 7c0:	00000101 	andeq	r0, r0, r1, lsl #2
 7c4:	00000100 	andeq	r0, r0, r0, lsl #2
 7c8:	62696c01 	rsbvs	r6, r9, #256	; 0x100
 7cc:	752f0063 	strvc	r0, [pc, #-99]!	; 771 <_start-0x788f>
 7d0:	6c2f7273 	sfmvs	f7, 4, [pc], #-460	; 60c <_start-0x79f4>
 7d4:	6c61636f 	stclvs	3, cr6, [r1], #-444	; 0xfffffe44
 7d8:	6c65432f 	stclvs	3, cr4, [r5], #-188	; 0xffffff44
 7dc:	2f72616c 	svccs	0x0072616c
 7e0:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
 7e4:	656e6f6e 	strbvs	r6, [lr, #-3950]!	; 0xf6e
 7e8:	6261652d 	rsbvs	r6, r1, #188743680	; 0xb400000
 7ec:	2e342f69 	cdpcs	15, 3, cr2, cr4, cr9, {3}
 7f0:	2d332e38 	ldccs	14, cr2, [r3, #-224]!	; 0xffffff20
 7f4:	37317363 	ldrcc	r7, [r1, -r3, ror #6]!
 7f8:	6c2f6530 	cfstr32vs	mvfx6, [pc], #-192	; 740 <_start-0x78c0>
 7fc:	672f6269 	strvs	r6, [pc, -r9, ror #4]!
 800:	612f6363 	teqvs	pc, r3, ror #6
 804:	6e2d6d72 	mcrvs	13, 1, r6, cr13, cr2, {3}
 808:	2d656e6f 	stclcs	14, cr6, [r5, #-444]!	; 0xfffffe44
 80c:	69626165 	stmdbvs	r2!, {r0, r2, r5, r6, r8, sp, lr}^
 810:	382e342f 	stmdacc	lr!, {r0, r1, r2, r3, r5, sl, ip, sp}
 814:	692f332e 	stmdbvs	pc!, {r1, r2, r3, r5, r8, r9, ip, sp}	; <UNPREDICTABLE>
 818:	756c636e 	strbvc	r6, [ip, #-878]!	; 0x36e
 81c:	2f006564 	svccs	0x00006564
 820:	72657355 	rsbvc	r7, r5, #1409286145	; 0x54000001
 824:	72622f73 	rsbvc	r2, r2, #460	; 0x1cc
 828:	6a6e6169 	bvs	1b98dd4 <__bss_end__+0x1b8f05c>
 82c:	442f6e75 	strtmi	r6, [pc], #-3701	; 834 <_start-0x77cc>
 830:	746b7365 	strbtvc	r7, [fp], #-869	; 0x365
 834:	732f706f 	teqvc	pc, #111	; 0x6f
 838:	6f6f6863 	svcvs	0x006f6863
 83c:	69572f6c 	ldmdbvs	r7, {r2, r3, r5, r6, r8, r9, sl, fp, sp}^
 840:	7265746e 	rsbvc	r7, r5, #1845493760	; 0x6e000000
 844:	30323931 	eorscc	r3, r2, r1, lsr r9
 848:	3153432f 	cmpcc	r3, pc, lsr #6
 84c:	2f453034 	svccs	0x00453034
 850:	34317363 	ldrtcc	r7, [r1], #-867	; 0x363
 854:	322d6530 	eorcc	r6, sp, #48, 10	; 0xc000000
 858:	6e697730 	mcrvs	7, 3, r7, cr9, cr0, {1}
 85c:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
 860:	00006970 	andeq	r6, r0, r0, ror r9
 864:	702d6176 	eorvc	r6, sp, r6, ror r1
 868:	746e6972 	strbtvc	r6, [lr], #-2418	; 0x972
 86c:	00632e6b 	rsbeq	r2, r3, fp, ror #28
 870:	73000001 	movwvc	r0, #1
 874:	72616474 	rsbvc	r6, r1, #116, 8	; 0x74000000
 878:	00682e67 	rsbeq	r2, r8, r7, ror #28
 87c:	72000002 	andvc	r0, r0, #2
 880:	682e6970 	stmdavs	lr!, {r4, r5, r6, r8, fp, sp, lr}
 884:	00000300 	andeq	r0, r0, r0, lsl #6
 888:	6975623c 	ldmdbvs	r5!, {r2, r3, r4, r5, r9, sp, lr}^
 88c:	692d746c 	pushvs	{r2, r3, r5, r6, sl, ip, sp, lr}
 890:	00003e6e 	andeq	r3, r0, lr, ror #28
 894:	00000000 	andeq	r0, r0, r0
 898:	87d40205 	ldrbhi	r0, [r4, r5, lsl #4]
 89c:	26030000 	strcs	r0, [r3], -r0
 8a0:	13a50101 			; <UNDEFINED> instruction: 0x13a50101
 8a4:	02002d31 	andeq	r2, r0, #3136	; 0xc40
 8a8:	002f0204 	eoreq	r0, pc, r4, lsl #4
 8ac:	2d020402 	cfstrscs	mvf0, [r2, #-8]
 8b0:	02040200 	andeq	r0, r4, #0, 4
 8b4:	0402002f 	streq	r0, [r2], #-47	; 0x2f
 8b8:	4c4c2d01 	mcrrmi	13, 0, r2, ip, cr1
 8bc:	2f4b1430 	svccs	0x004b1430
 8c0:	0402004f 	streq	r0, [r2], #-79	; 0x4f
 8c4:	02006702 	andeq	r6, r0, #524288	; 0x80000
 8c8:	4c650104 	stfmie	f0, [r5], #-16
 8cc:	2fa0304d 	svccs	0x00a0304d
 8d0:	26023031 			; <UNDEFINED> instruction: 0x26023031
 8d4:	2c2d8416 	cfstrscs	mvf8, [sp], #-88	; 0xffffffa8
 8d8:	01040200 	mrseq	r0, R12_usr
 8dc:	04020030 	streq	r0, [r2], #-48	; 0x30
 8e0:	66063301 	strvs	r3, [r6], -r1, lsl #6
 8e4:	01040200 	mrseq	r0, R12_usr
 8e8:	0402002e 	streq	r0, [r2], #-46	; 0x2e
 8ec:	21080601 	tstcs	r8, r1, lsl #12
 8f0:	73032f67 	movwvc	r2, #16231	; 0x3f67
 8f4:	2e130382 	cdpcs	3, 1, cr0, cr3, cr2, {4}
 8f8:	01040200 	mrseq	r0, R12_usr
 8fc:	02002e06 	andeq	r2, r0, #6, 28	; 0x60
 900:	9f060104 	svcls	0x00060104
 904:	67034b6a 	strvs	r4, [r3, -sl, ror #22]
 908:	2e21032e 	cdpcs	3, 2, cr0, cr1, cr14, {1}
 90c:	01040200 	mrseq	r0, R12_usr
 910:	02002e06 	andeq	r2, r0, #6, 28	; 0x60
 914:	9f060104 	svcls	0x00060104
 918:	01040200 	mrseq	r0, R12_usr
 91c:	03f3bd6a 	mvnseq	fp, #6784	; 0x1a80
 920:	20087fa6 	andcs	r7, r8, r6, lsr #31
 924:	0402002f 	streq	r0, [r2], #-47	; 0x2f
 928:	064a0601 	strbeq	r0, [sl], -r1, lsl #12
 92c:	032f4bbb 	teqeq	pc, #191488	; 0x2ec00
 930:	83f200da 	mvnshi	r0, #218	; 0xda
 934:	2f31484c 	svccs	0x0031484c
 938:	2f4b842f 	svccs	0x004b842f
 93c:	30314d2d 	eorscc	r4, r1, sp, lsr #26
 940:	0200832f 	andeq	r8, r0, #-1140850688	; 0xbc000000
 944:	be2c0104 	suflte	f0, f4, f4
 948:	01040200 	mrseq	r0, R12_usr
 94c:	bc064a06 	stclt	10, cr4, [r6], {6}
 950:	03163602 	tsteq	r6, #2097152	; 0x200000
 954:	2108ba0e 	tstcs	r8, lr, lsl #20
 958:	31210830 	teqcc	r1, r0, lsr r8
 95c:	08302108 	ldmdaeq	r0!, {r3, r8, sp}
 960:	304b3021 	subcc	r3, fp, r1, lsr #32
 964:	d9302108 	ldmdble	r0!, {r3, r8, sp}
 968:	02002f31 	andeq	r2, r0, #49, 30	; 0xc4
 96c:	00650104 	rsbeq	r0, r5, r4, lsl #2
 970:	06020402 	streq	r0, [r2], -r2, lsl #8
 974:	0402004a 	streq	r0, [r2], #-74	; 0x4a
 978:	42030601 	andmi	r0, r3, #1048576	; 0x100000
 97c:	04020066 	streq	r0, [r2], #-102	; 0x66
 980:	06660602 	strbteq	r0, [r6], -r2, lsl #12
 984:	4a00c203 	bmi	31198 <__bss_end__+0x27420>
 988:	00100268 	andseq	r0, r0, r8, ror #4
 98c:	00430101 	subeq	r0, r3, r1, lsl #2
 990:	00020000 	andeq	r0, r2, r0
 994:	00000029 	andeq	r0, r0, r9, lsr #32
 998:	0efb0102 	cdpeq	1, 15, cr0, cr11, cr2, {0}
 99c:	0101000d 	tsteq	r1, sp
 9a0:	00000101 	andeq	r0, r0, r1, lsl #2
 9a4:	00000100 	andeq	r0, r0, r0, lsl #2
 9a8:	31736301 	cmncc	r3, r1, lsl #6
 9ac:	2d653034 	stclcs	0, cr3, [r5, #-208]!	; 0xffffff30
 9b0:	00637273 	rsbeq	r7, r3, r3, ror r2
 9b4:	63616300 	cmnvs	r1, #0, 6
 9b8:	632e6568 	teqvs	lr, #104, 10	; 0x1a000000
 9bc:	00000100 	andeq	r0, r0, r0, lsl #2
 9c0:	02050000 	andeq	r0, r5, #0
 9c4:	00008cc4 	andeq	r8, r0, r4, asr #25
 9c8:	2f301414 	svccs	0x00301414
 9cc:	2f31144e 	svccs	0x0031144e
 9d0:	01000402 	tsteq	r0, r2, lsl #8
 9d4:	00009301 	andeq	r9, r0, r1, lsl #6
 9d8:	7d000200 	sfmvc	f0, 4, [r0, #-0]
 9dc:	02000000 	andeq	r0, r0, #0
 9e0:	0d0efb01 	vstreq	d15, [lr, #-4]
 9e4:	01010100 	mrseq	r0, (UNDEF: 17)
 9e8:	00000001 	andeq	r0, r0, r1
 9ec:	01000001 	tsteq	r0, r1
 9f0:	34317363 	ldrtcc	r7, [r1], #-867	; 0x363
 9f4:	732d6530 	teqvc	sp, #48, 10	; 0xc000000
 9f8:	2f006372 	svccs	0x00006372
 9fc:	72657355 	rsbvc	r7, r5, #1409286145	; 0x54000001
 a00:	72622f73 	rsbvc	r2, r2, #460	; 0x1cc
 a04:	6a6e6169 	bvs	1b98fb0 <__bss_end__+0x1b8f238>
 a08:	442f6e75 	strtmi	r6, [pc], #-3701	; a10 <_start-0x75f0>
 a0c:	746b7365 	strbtvc	r7, [fp], #-869	; 0x365
 a10:	732f706f 	teqvc	pc, #111	; 0x6f
 a14:	6f6f6863 	svcvs	0x006f6863
 a18:	69572f6c 	ldmdbvs	r7, {r2, r3, r5, r6, r8, r9, sl, fp, sp}^
 a1c:	7265746e 	rsbvc	r7, r5, #1845493760	; 0x6e000000
 a20:	30323931 	eorscc	r3, r2, r1, lsr r9
 a24:	3153432f 	cmpcc	r3, pc, lsr #6
 a28:	2f453034 	svccs	0x00453034
 a2c:	34317363 	ldrtcc	r7, [r1], #-867	; 0x363
 a30:	322d6530 	eorcc	r6, sp, #48, 10	; 0xc000000
 a34:	6e697730 	mcrvs	7, 3, r7, cr9, cr0, {1}
 a38:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
 a3c:	00006970 	andeq	r6, r0, r0, ror r9
 a40:	61656c63 	cmnvs	r5, r3, ror #24
 a44:	65722d6e 	ldrbvs	r2, [r2, #-3438]!	; 0xd6e
 a48:	746f6f62 	strbtvc	r6, [pc], #-3938	; a50 <_start-0x75b0>
 a4c:	0100632e 	tsteq	r0, lr, lsr #6
 a50:	70720000 	rsbsvc	r0, r2, r0
 a54:	00682e69 	rsbeq	r2, r8, r9, ror #28
 a58:	00000002 	andeq	r0, r0, r2
 a5c:	e4020500 	str	r0, [r2], #-1280	; 0x500
 a60:	1500008c 	strne	r0, [r0, #-140]	; 0x8c
 a64:	024b832f 	subeq	r8, fp, #-1140850688	; 0xbc000000
 a68:	01010006 	tsteq	r1, r6
 a6c:	00000096 	muleq	r0, r6, r0
 a70:	00770002 	rsbseq	r0, r7, r2
 a74:	01020000 	mrseq	r0, (UNDEF: 2)
 a78:	000d0efb 	strdeq	r0, [sp], -fp
 a7c:	01010101 	tsteq	r1, r1, lsl #2
 a80:	01000000 	mrseq	r0, (UNDEF: 0)
 a84:	63010000 	movwvs	r0, #4096	; 0x1000
 a88:	30343173 	eorscc	r3, r4, r3, ror r1
 a8c:	72732d65 	rsbsvc	r2, r3, #6464	; 0x1940
 a90:	552f0063 	strpl	r0, [pc, #-99]!	; a35 <_start-0x75cb>
 a94:	73726573 	cmnvc	r2, #482344960	; 0x1cc00000
 a98:	6972622f 	ldmdbvs	r2!, {r0, r1, r2, r3, r5, r9, sp, lr}^
 a9c:	756a6e61 	strbvc	r6, [sl, #-3681]!	; 0xe61
 aa0:	65442f6e 	strbvs	r2, [r4, #-3950]	; 0xf6e
 aa4:	6f746b73 	svcvs	0x00746b73
 aa8:	63732f70 	cmnvs	r3, #112, 30	; 0x1c0
 aac:	6c6f6f68 	stclvs	15, cr6, [pc], #-416	; 914 <_start-0x76ec>
 ab0:	6e69572f 	cdpvs	7, 6, cr5, cr9, cr15, {1}
 ab4:	31726574 	cmncc	r2, r4, ror r5
 ab8:	2f303239 	svccs	0x00303239
 abc:	34315343 	ldrtcc	r5, [r1], #-835	; 0x343
 ac0:	632f4530 	teqvs	pc, #48, 10	; 0xc000000
 ac4:	30343173 	eorscc	r3, r4, r3, ror r1
 ac8:	30322d65 	eorscc	r2, r2, r5, ror #26
 acc:	2f6e6977 	svccs	0x006e6977
 ad0:	7062696c 	rsbvc	r6, r2, ip, ror #18
 ad4:	63000069 	movwvs	r0, #105	; 0x69
 ad8:	72617473 	rsbvc	r7, r1, #1929379840	; 0x73000000
 adc:	00632e74 	rsbeq	r2, r3, r4, ror lr
 ae0:	72000001 	andvc	r0, r0, #1
 ae4:	682e6970 	stmdavs	lr!, {r4, r5, r6, r8, fp, sp, lr}
 ae8:	00000200 	andeq	r0, r0, r0, lsl #4
 aec:	02050000 	andeq	r0, r5, #0
 af0:	00008d0c 	andeq	r8, r0, ip, lsl #26
 af4:	2f313214 	svccs	0x00313214
 af8:	02002f2d 	andeq	r2, r0, #45, 30	; 0xb4
 afc:	4d490104 	stfmie	f0, [r9, #-16]
 b00:	0006022f 	andeq	r0, r6, pc, lsr #4
 b04:	00990101 	addseq	r0, r9, r1, lsl #2
 b08:	00020000 	andeq	r0, r2, r0
 b0c:	00000077 	andeq	r0, r0, r7, ror r0
 b10:	0efb0102 	cdpeq	1, 15, cr0, cr11, cr2, {0}
 b14:	0101000d 	tsteq	r1, sp
 b18:	00000101 	andeq	r0, r0, r1, lsl #2
 b1c:	00000100 	andeq	r0, r0, r0, lsl #2
 b20:	31736301 	cmncc	r3, r1, lsl #6
 b24:	2d653034 	stclcs	0, cr3, [r5, #-208]!	; 0xffffff30
 b28:	00637273 	rsbeq	r7, r3, r3, ror r2
 b2c:	6573552f 	ldrbvs	r5, [r3, #-1327]!	; 0x52f
 b30:	622f7372 	eorvs	r7, pc, #-939524095	; 0xc8000001
 b34:	6e616972 	mcrvs	9, 3, r6, cr1, cr2, {3}
 b38:	2f6e756a 	svccs	0x006e756a
 b3c:	6b736544 	blvs	1cda054 <__bss_end__+0x1cd02dc>
 b40:	2f706f74 	svccs	0x00706f74
 b44:	6f686373 	svcvs	0x00686373
 b48:	572f6c6f 	strpl	r6, [pc, -pc, ror #24]!
 b4c:	65746e69 	ldrbvs	r6, [r4, #-3689]!	; 0xe69
 b50:	32393172 	eorscc	r3, r9, #-2147483620	; 0x8000001c
 b54:	53432f30 	movtpl	r2, #16176	; 0x3f30
 b58:	45303431 	ldrmi	r3, [r0, #-1073]!	; 0x431
 b5c:	3173632f 	cmncc	r3, pc, lsr #6
 b60:	2d653034 	stclcs	0, cr3, [r5, #-208]!	; 0xffffff30
 b64:	69773032 	ldmdbvs	r7!, {r1, r4, r5, ip, sp}^
 b68:	696c2f6e 	stmdbvs	ip!, {r1, r2, r3, r5, r6, r8, r9, sl, fp, sp}^
 b6c:	00697062 	rsbeq	r7, r9, r2, rrx
 b70:	62657200 	rsbvs	r7, r5, #0, 4
 b74:	2e746f6f 	cdpcs	15, 7, cr6, cr4, cr15, {3}
 b78:	00010063 	andeq	r0, r1, r3, rrx
 b7c:	69707200 	ldmdbvs	r0!, {r9, ip, sp, lr}^
 b80:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
 b84:	00000000 	andeq	r0, r0, r0
 b88:	8d400205 	sfmhi	f0, 2, [r0, #-20]	; 0xffffffec
 b8c:	0d030000 	stceq	0, cr0, [r3, #-0]
 b90:	2f311401 	svccs	0x00311401
 b94:	4b2f1585 	blmi	bc61b0 <__bss_end__+0xbbc438>
 b98:	35672f4d 	strbcc	r2, [r7, #-3917]!	; 0xf4d
 b9c:	10026752 	andne	r6, r2, r2, asr r7
 ba0:	a3010100 	movwge	r0, #4352	; 0x1100
 ba4:	02000000 	andeq	r0, r0, #0
 ba8:	00007600 	andeq	r7, r0, r0, lsl #12
 bac:	fb010200 	blx	413b6 <__bss_end__+0x3763e>
 bb0:	01000d0e 	tsteq	r0, lr, lsl #26
 bb4:	00010101 	andeq	r0, r1, r1, lsl #2
 bb8:	00010000 	andeq	r0, r1, r0
 bbc:	73630100 	cmnvc	r3, #0, 2
 bc0:	65303431 	ldrvs	r3, [r0, #-1073]!	; 0x431
 bc4:	6372732d 	cmnvs	r2, #-1275068416	; 0xb4000000
 bc8:	73552f00 	cmpvc	r5, #0, 30
 bcc:	2f737265 	svccs	0x00737265
 bd0:	61697262 	cmnvs	r9, r2, ror #4
 bd4:	6e756a6e 	vsubvs.f32	s13, s10, s29
 bd8:	7365442f 	cmnvc	r5, #788529152	; 0x2f000000
 bdc:	706f746b 	rsbvc	r7, pc, fp, ror #8
 be0:	6863732f 	stmdavs	r3!, {r0, r1, r2, r3, r5, r8, r9, ip, sp, lr}^
 be4:	2f6c6f6f 	svccs	0x006c6f6f
 be8:	746e6957 	strbtvc	r6, [lr], #-2391	; 0x957
 bec:	39317265 	ldmdbcc	r1!, {r0, r2, r5, r6, r9, ip, sp, lr}
 bf0:	432f3032 	teqmi	pc, #50	; 0x32
 bf4:	30343153 	eorscc	r3, r4, r3, asr r1
 bf8:	73632f45 	cmnvc	r3, #276	; 0x114
 bfc:	65303431 	ldrvs	r3, [r0, #-1073]!	; 0x431
 c00:	7730322d 	ldrvc	r3, [r0, -sp, lsr #4]!
 c04:	6c2f6e69 	stcvs	14, cr6, [pc], #-420	; a68 <_start-0x7598>
 c08:	69706269 	ldmdbvs	r0!, {r0, r3, r5, r6, r9, sp, lr}^
 c0c:	69740000 	ldmdbvs	r4!, {}^	; <UNPREDICTABLE>
 c10:	2e72656d 	cdpcs	5, 7, cr6, cr2, cr13, {3}
 c14:	00010063 	andeq	r0, r1, r3, rrx
 c18:	69707200 	ldmdbvs	r0!, {r9, ip, sp, lr}^
 c1c:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
 c20:	00000000 	andeq	r0, r0, r0
 c24:	8db40205 	lfmhi	f0, 4, [r4, #20]!
 c28:	13160000 	tstne	r6, #0
 c2c:	02002d2f 	andeq	r2, r0, #3008	; 0xbc0
 c30:	2e060104 	adfcss	f0, f6, f4
 c34:	2f316806 	svccs	0x00316806
 c38:	31324d4b 	teqcc	r2, fp, asr #26
 c3c:	2f4c4b30 	svccs	0x004c4b30
 c40:	842f2f6a 	strthi	r2, [pc], #-3946	; c48 <_start-0x73b8>
 c44:	0008022f 	andeq	r0, r8, pc, lsr #4
 c48:	00f90101 	rscseq	r0, r9, r1, lsl #2
 c4c:	00020000 	andeq	r0, r2, r0
 c50:	0000003b 	andeq	r0, r0, fp, lsr r0
 c54:	0efb0102 	cdpeq	1, 15, cr0, cr11, cr2, {0}
 c58:	0101000d 	tsteq	r1, sp
 c5c:	00000101 	andeq	r0, r0, r1, lsl #2
 c60:	00000100 	andeq	r0, r0, r0, lsl #2
 c64:	31736301 	cmncc	r3, r1, lsl #6
 c68:	2d653034 	stclcs	0, cr3, [r5, #-208]!	; 0xffffff30
 c6c:	00637273 	rsbeq	r7, r3, r3, ror r2
 c70:	69706700 	ldmdbvs	r0!, {r8, r9, sl, sp, lr}^
 c74:	00632e6f 	rsbeq	r2, r3, pc, ror #28
 c78:	67000000 	strvs	r0, [r0, -r0]
 c7c:	2e6f6970 	mcrcs	9, 3, r6, cr15, cr0, {3}
 c80:	00010068 	andeq	r0, r1, r8, rrx
 c84:	69707200 	ldmdbvs	r0!, {r9, ip, sp, lr}^
 c88:	0000682e 	andeq	r6, r0, lr, lsr #16
 c8c:	00000000 	andeq	r0, r0, r0
 c90:	8e3c0205 	cdphi	2, 3, cr0, cr12, cr5, {0}
 c94:	3e030000 	cdpcc	0, 0, cr0, cr3, cr0, {0}
 c98:	69504e01 	ldmdbvs	r0, {r0, r9, sl, fp, lr}^
 c9c:	67672108 	strbvs	r2, [r7, -r8, lsl #2]!
 ca0:	67676767 	strbvs	r6, [r7, -r7, ror #14]!
 ca4:	22084b32 	andcs	r4, r8, #51200	; 0xc800
 ca8:	135131dc 	cmpne	r1, #220, 2	; 0x37
 cac:	be30504e 	cdplt	0, 3, cr5, cr0, cr14, {2}
 cb0:	4d135031 	ldcmi	0, cr5, [r3, #-196]	; 0xffffff3c
 cb4:	4cc0304f 	stclmi	0, cr3, [r0], {79}	; 0x4f
 cb8:	21086950 	tstcs	r8, r0, asr r9
 cbc:	67676767 	strbvs	r6, [r7, -r7, ror #14]!
 cc0:	4b326767 	blmi	c9aa64 <__bss_end__+0xc90cec>
 cc4:	4ca42108 	stfmis	f2, [r4], #32
 cc8:	69842f50 	stmibvs	r4, {r4, r6, r8, r9, sl, fp, sp}
 ccc:	03827503 	orreq	r7, r2, #12582912	; 0xc00000
 cd0:	304d2e0c 	subcc	r2, sp, ip, lsl #28
 cd4:	7f98034e 	svcvc	0x0098034e
 cd8:	4e13514a 	mufmism	f5, f3, #2.0
 cdc:	50a53050 	adcpl	r3, r5, r0, asr r0
 ce0:	304f4d13 	subcc	r4, pc, r3, lsl sp	; <UNPREDICTABLE>
 ce4:	ba00c203 	blt	314f8 <__bss_end__+0x27780>
 ce8:	08696b6a 	stmdaeq	r9!, {r1, r3, r5, r6, r8, r9, fp, sp, lr}^
 cec:	67676721 	strbvs	r6, [r7, -r1, lsr #14]!
 cf0:	32676767 	rsbcc	r6, r7, #27000832	; 0x19c0000
 cf4:	0322084b 	teqeq	r2, #4915200	; 0x4b0000
 cf8:	9f31ba1a 	svcls	0x0031ba1a
 cfc:	4d522f4c 	ldclmi	15, cr2, [r2, #-304]	; 0xfffffed0
 d00:	674b2f4e 	strbvs	r2, [fp, -lr, asr #30]
 d04:	6767684b 	strbvs	r6, [r7, -fp, asr #16]!
 d08:	2f672f4c 	svccs	0x00672f4c
 d0c:	4e4c6e4b 	cdpmi	14, 4, cr6, cr12, cr11, {2}
 d10:	4b674b2f 	blmi	19d39d4 <__bss_end__+0x19c9c5c>
 d14:	4c676768 	stclmi	7, cr6, [r7], #-416	; 0xfffffe60
 d18:	4b2f672f 	blmi	bda9dc <__bss_end__+0xbd0c64>
 d1c:	2f4e4b6d 	svccs	0x004e4b6d
 d20:	0200674b 	andeq	r6, r0, #19660800	; 0x12c0000
 d24:	66060104 	strvs	r0, [r6], -r4, lsl #2
 d28:	2f9f6806 	svccs	0x009f6806
 d2c:	01040200 	mrseq	r0, R12_usr
 d30:	68064a06 	stmdavs	r6, {r1, r2, r9, fp, lr}
 d34:	4a73032f 	bmi	1cc19f8 <__bss_end__+0x1cb7c80>
 d38:	4d2e0e03 	stcmi	14, cr0, [lr, #-12]!
 d3c:	4b2f4e4c 	blmi	bd4674 <__bss_end__+0xbca8fc>
 d40:	0602bcbc 			; <UNDEFINED> instruction: 0x0602bcbc
 d44:	77010100 	strvc	r0, [r1, -r0, lsl #2]
 d48:	02000000 	andeq	r0, r0, #0
 d4c:	00003b00 	andeq	r3, r0, r0, lsl #22
 d50:	fb010200 	blx	4155a <__bss_end__+0x377e2>
 d54:	01000d0e 	tsteq	r0, lr, lsl #26
 d58:	00010101 	andeq	r0, r1, r1, lsl #2
 d5c:	00010000 	andeq	r0, r1, r0
 d60:	73630100 	cmnvc	r3, #0, 2
 d64:	65303431 	ldrvs	r3, [r0, #-1073]!	; 0x431
 d68:	6372732d 	cmnvs	r2, #-1275068416	; 0xb4000000
 d6c:	61750000 	cmnvs	r5, r0
 d70:	632e7472 	teqvs	lr, #1912602624	; 0x72000000
 d74:	00000000 	andeq	r0, r0, r0
 d78:	6f697067 	svcvs	0x00697067
 d7c:	0100682e 	tsteq	r0, lr, lsr #16
 d80:	70720000 	rsbsvc	r0, r2, r0
 d84:	00682e69 	rsbeq	r2, r8, r9, ror #28
 d88:	00000000 	andeq	r0, r0, r0
 d8c:	5c020500 	cfstr32pl	mvfx0, [r2], {-0}
 d90:	03000094 	movweq	r0, #148	; 0x94
 d94:	2f0100d6 	svccs	0x000100d6
 d98:	665e0367 	ldrbvs	r0, [lr], -r7, ror #6
 d9c:	6d673330 	stclvs	3, cr3, [r7, #-192]!	; 0xffffff40
 da0:	6730d830 			; <UNDEFINED> instruction: 0x6730d830
 da4:	67676767 	strbvs	r6, [r7, -r7, ror #14]!
 da8:	820a0368 	andhi	r0, sl, #104, 6	; 0xa0000001
 dac:	69676730 	stmdbvs	r7!, {r4, r5, r8, r9, sl, sp, lr}^
 db0:	4c6a672f 	stclmi	7, cr6, [sl], #-188	; 0xffffff44
 db4:	2f2fc167 	svccs	0x002fc167
 db8:	49682f30 	stmdbmi	r8!, {r4, r5, r8, r9, sl, fp, sp}^
 dbc:	00020230 	andeq	r0, r2, r0, lsr r2
 dc0:	00860101 	addeq	r0, r6, r1, lsl #2
 dc4:	00020000 	andeq	r0, r2, r0
 dc8:	00000072 	andeq	r0, r0, r2, ror r0
 dcc:	0efb0102 	cdpeq	1, 15, cr0, cr11, cr2, {0}
 dd0:	0101000d 	tsteq	r1, sp
 dd4:	00000101 	andeq	r0, r0, r1, lsl #2
 dd8:	00000100 	andeq	r0, r0, r0, lsl #2
 ddc:	62696c01 	rsbvs	r6, r9, #256	; 0x100
 de0:	552f0063 	strpl	r0, [pc, #-99]!	; d85 <_start-0x727b>
 de4:	73726573 	cmnvc	r2, #482344960	; 0x1cc00000
 de8:	6972622f 	ldmdbvs	r2!, {r0, r1, r2, r3, r5, r9, sp, lr}^
 dec:	756a6e61 	strbvc	r6, [sl, #-3681]!	; 0xe61
 df0:	65442f6e 	strbvs	r2, [r4, #-3950]	; 0xf6e
 df4:	6f746b73 	svcvs	0x00746b73
 df8:	63732f70 	cmnvs	r3, #112, 30	; 0x1c0
 dfc:	6c6f6f68 	stclvs	15, cr6, [pc], #-416	; c64 <_start-0x739c>
 e00:	6e69572f 	cdpvs	7, 6, cr5, cr9, cr15, {1}
 e04:	31726574 	cmncc	r2, r4, ror r5
 e08:	2f303239 	svccs	0x00303239
 e0c:	34315343 	ldrtcc	r5, [r1], #-835	; 0x343
 e10:	632f4530 	teqvs	pc, #48, 10	; 0xc000000
 e14:	30343173 	eorscc	r3, r4, r3, ror r1
 e18:	30322d65 	eorscc	r2, r2, r5, ror #26
 e1c:	2f6e6977 	svccs	0x006e6977
 e20:	7062696c 	rsbvc	r6, r2, ip, ror #18
 e24:	70000069 	andvc	r0, r0, r9, rrx
 e28:	68637475 	stmdavs	r3!, {r0, r2, r4, r5, r6, sl, ip, sp, lr}^
 e2c:	632e7261 	teqvs	lr, #268435462	; 0x10000006
 e30:	00000100 	andeq	r0, r0, r0, lsl #2
 e34:	2e697072 	mcrcs	0, 3, r7, cr9, cr2, {3}
 e38:	00020068 	andeq	r0, r2, r8, rrx
 e3c:	05000000 	streq	r0, [r0, #-0]
 e40:	0095b002 	addseq	fp, r5, r2
 e44:	024a1400 	subeq	r1, sl, #0, 8
 e48:	01010006 	tsteq	r1, r6

Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	6c637963 	stclvs	9, cr7, [r3], #-396	; 0xfffffe74
   4:	65705f65 	ldrbvs	r5, [r0, #-3941]!	; 0xf65
   8:	69625f72 	stmdbvs	r2!, {r1, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
   c:	69730074 	ldmdbvs	r3!, {r2, r4, r5, r6}^
  10:	745f657a 	ldrbvc	r6, [pc], #-1402	; 18 <_start-0x7fe8>
  14:	5f777300 	svcpl	0x00777300
  18:	74726175 	ldrbtvc	r6, [r2], #-373	; 0x175
  1c:	696e695f 	stmdbvs	lr!, {r0, r1, r2, r3, r4, r6, r8, fp, sp, lr}^
  20:	65685f74 	strbvs	r5, [r8, #-3956]!	; 0xf74
  24:	7265706c 	rsbvc	r7, r5, #108	; 0x6c
  28:	554e4700 	strbpl	r4, [lr, #-1792]	; 0x700
  2c:	34204320 	strtcc	r4, [r0], #-800	; 0x320
  30:	332e382e 	teqcc	lr, #3014656	; 0x2e0000
  34:	636d2d20 	cmnvs	sp, #32, 26	; 0x800
  38:	613d7570 	teqvs	sp, r0, ror r5
  3c:	31316d72 	teqcc	r1, r2, ror sp
  40:	7a6a3637 	bvc	1a8d924 <__bss_end__+0x1a83bac>
  44:	20732d66 	rsbscs	r2, r3, r6, ror #26
  48:	75746d2d 	ldrbvc	r6, [r4, #-3373]!	; 0xd2d
  4c:	613d656e 	teqvs	sp, lr, ror #10
  50:	31316d72 	teqcc	r1, r2, ror sp
  54:	7a6a3637 	bvc	1a8d938 <__bss_end__+0x1a83bc0>
  58:	20732d66 	rsbscs	r2, r3, r6, ror #26
  5c:	6467672d 	strbtvs	r6, [r7], #-1837	; 0x72d
  60:	4f2d2062 	svcmi	0x002d2062
  64:	732d2067 	teqvc	sp, #103	; 0x67
  68:	673d6474 			; <UNDEFINED> instruction: 0x673d6474
  6c:	3939756e 	ldmdbcc	r9!, {r1, r2, r3, r5, r6, r8, sl, ip, sp, lr}
  70:	66662d20 	strbtvs	r2, [r6], -r0, lsr #26
  74:	73656572 	cmnvc	r5, #478150656	; 0x1c800000
  78:	646e6174 	strbtvs	r6, [lr], #-372	; 0x174
  7c:	00676e69 	rsbeq	r6, r7, r9, ror #28
  80:	6d746f6e 	ldclvs	15, cr6, [r4, #-440]!	; 0xfffffe48
  84:	006e6961 	rsbeq	r6, lr, r1, ror #18
  88:	65672d33 	strbvs	r2, [r7, #-3379]!	; 0xd33
  8c:	742d7374 	strtvc	r7, [sp], #-884	; 0x374
  90:	6f656d69 	svcvs	0x00656d69
  94:	742d7475 	strtvc	r7, [sp], #-1141	; 0x475
  98:	2e747365 	cdpcs	3, 7, cr7, cr4, cr5, {3}
  9c:	61750063 	cmnvs	r5, r3, rrx
  a0:	695f7472 	ldmdbvs	pc, {r1, r4, r5, r6, sl, ip, sp, lr}^	; <UNPREDICTABLE>
  a4:	0074696e 	rsbseq	r6, r4, lr, ror #18
  a8:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
  ac:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xe67
  b0:	61686320 	cmnvs	r8, r0, lsr #6
  b4:	65640072 	strbvs	r0, [r4, #-114]!	; 0x72
  b8:	5f79616c 	svcpl	0x0079616c
  bc:	6300736d 	movwvs	r7, #877	; 0x36d
  c0:	6e61656c 	cdpvs	5, 6, cr6, cr1, cr12, {3}
  c4:	6265725f 	rsbvs	r7, r5, #-268435451	; 0xf0000005
  c8:	00746f6f 	rsbseq	r6, r4, pc, ror #30
  cc:	726f6873 	rsbvc	r6, pc, #7536640	; 0x730000
  d0:	6e752074 	mrcvs	0, 3, r2, cr5, cr4, {3}
  d4:	6e676973 	mcrvs	9, 3, r6, cr7, cr3, {3}
  d8:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
  dc:	7300746e 	movwvc	r7, #1134	; 0x46e
  e0:	61755f77 	cmnvs	r5, r7, ror pc
  e4:	745f7472 	ldrbvc	r7, [pc], #-1138	; ec <_start-0x7f14>
  e8:	465f5f00 	ldrbmi	r5, [pc], -r0, lsl #30
  ec:	54434e55 	strbpl	r4, [r3], #-3669	; 0xe55
  f0:	5f4e4f49 	svcpl	0x004e4f49
  f4:	6f6c005f 	svcvs	0x006c005f
  f8:	6c20676e 	stcvs	7, cr6, [r0], #-440	; 0xfffffe48
  fc:	20676e6f 	rsbcs	r6, r7, pc, ror #28
 100:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
 104:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xe67
 108:	746e6920 	strbtvc	r6, [lr], #-2336	; 0x920
 10c:	6e697500 	cdpvs	5, 6, cr7, cr9, cr0, {0}
 110:	745f3874 	ldrbvc	r3, [pc], #-2164	; 118 <_start-0x7ee8>
 114:	75616200 	strbvc	r6, [r1, #-512]!	; 0x200
 118:	69730064 	ldmdbvs	r3!, {r2, r5, r6}^
 11c:	7974657a 	ldmdbvc	r4!, {r1, r3, r4, r5, r6, r8, sl, sp, lr}^
 120:	6c006570 	cfstr32vs	mvfx6, [r0], {112}	; 0x70
 124:	20676e6f 	rsbcs	r6, r7, pc, ror #28
 128:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
 12c:	746e6920 	strbtvc	r6, [lr], #-2336	; 0x920
 130:	6f687300 	svcvs	0x00687300
 134:	69207472 	stmdbvs	r0!, {r1, r4, r5, r6, sl, ip, sp, lr}
 138:	6500746e 	strvs	r7, [r0, #-1134]	; 0x46e
 13c:	6c62616e 	stfvse	f6, [r2], #-440	; 0xfffffe48
 140:	61635f65 	cmnvs	r3, r5, ror #30
 144:	00656863 	rsbeq	r6, r5, r3, ror #16
 148:	755f7773 	ldrbvc	r7, [pc, #-1907]	; fffff9dd <__bss_end__+0xffff5c65>
 14c:	5f747261 	svcpl	0x00747261
 150:	73746567 	cmnvc	r4, #432013312	; 0x19c00000
 154:	6d69745f 	cfstrdvs	mvd7, [r9, #-380]!	; 0xfffffe84
 158:	74756f65 	ldrbtvc	r6, [r5], #-3941	; 0xf65
 15c:	6e697500 	cdpvs	5, 6, cr7, cr9, cr0, {0}
 160:	5f323374 	svcpl	0x00323374
 164:	74730074 	ldrbtvc	r0, [r3], #-116	; 0x74
 168:	6e656c72 	mcrvs	12, 3, r6, cr5, cr2, {3}
 16c:	73552f00 	cmpvc	r5, #0, 30
 170:	2f737265 	svccs	0x00737265
 174:	61697262 	cmnvs	r9, r2, ror #4
 178:	6e756a6e 	vsubvs.f32	s13, s10, s29
 17c:	7365442f 	cmnvc	r5, #788529152	; 0x2f000000
 180:	706f746b 	rsbvc	r7, pc, fp, ror #8
 184:	6863732f 	stmdavs	r3!, {r0, r1, r2, r3, r5, r8, r9, ip, sp, lr}^
 188:	2f6c6f6f 	svccs	0x006c6f6f
 18c:	746e6957 	strbtvc	r6, [lr], #-2391	; 0x957
 190:	39317265 	ldmdbcc	r1!, {r0, r2, r5, r6, r9, ip, sp, lr}
 194:	432f3032 	teqmi	pc, #50	; 0x32
 198:	30343153 	eorscc	r3, r4, r3, asr r1
 19c:	73632f45 	cmnvc	r3, #276	; 0x114
 1a0:	65303431 	ldrvs	r3, [r0, #-1073]!	; 0x431
 1a4:	7730322d 	ldrvc	r3, [r0, -sp, lsr #4]!
 1a8:	6c2f6e69 	stcvs	14, cr6, [pc], #-420	; c <_start-0x7ff4>
 1ac:	2f736261 	svccs	0x00736261
 1b0:	65642d38 	strbvs	r2, [r4, #-3384]!	; 0xd38
 1b4:	65636976 	strbvs	r6, [r3, #-2422]!	; 0x976
 1b8:	746e692d 	strbtvc	r6, [lr], #-2349	; 0x92d
 1bc:	75727265 	ldrbvc	r7, [r2, #-613]!	; 0x265
 1c0:	2f737470 	svccs	0x00737470
 1c4:	742d3030 	strtvc	r3, [sp], #-48	; 0x30
 1c8:	2d747365 	ldclcs	3, cr7, [r4, #-404]!	; 0xfffffe6c
 1cc:	752d7773 	strvc	r7, [sp, #-1907]!	; 0x773
 1d0:	00747261 	rsbseq	r7, r4, r1, ror #4
 1d4:	5f637963 	svcpl	0x00637963
 1d8:	5f726570 	svcpl	0x00726570
 1dc:	00746962 	rsbseq	r6, r4, r2, ror #18
 1e0:	74697277 	strbtvc	r7, [r9], #-631	; 0x277
 1e4:	79635f65 	stmdbvc	r3!, {r0, r2, r5, r6, r8, r9, sl, fp, ip, lr}^
 1e8:	6e755f63 	cdpvs	15, 7, cr5, cr5, cr3, {3}
 1ec:	006c6974 	rsbeq	r6, ip, r4, ror r9
 1f0:	755f7773 	ldrbvc	r7, [pc, #-1907]	; fffffa85 <__bss_end__+0xffff5d0d>
 1f4:	5f747261 	svcpl	0x00747261
 1f8:	63746567 	cmnvs	r4, #432013312	; 0x19c00000
 1fc:	6d69745f 	cfstrdvs	mvd7, [r9, #-380]!	; 0xfffffe84
 200:	74756f65 	ldrbtvc	r6, [r5], #-3941	; 0xf65
 204:	5f777300 	svcpl	0x00777300
 208:	74726175 	ldrbtvc	r6, [r2], #-373	; 0x175
 20c:	7465675f 	strbtvc	r6, [r5], #-1887	; 0x75f
 210:	6e755f73 	mrcvs	15, 3, r5, cr5, cr3, {3}
 214:	006c6974 	rsbeq	r6, ip, r4, ror r9
 218:	61765f5f 	cmnvs	r6, pc, asr pc
 21c:	73696c5f 	cmnvc	r9, #24320	; 0x5f00
 220:	77730074 			; <UNDEFINED> instruction: 0x77730074
 224:	7261755f 	rsbvc	r7, r1, #398458880	; 0x17c00000
 228:	65675f74 	strbvs	r5, [r7, #-3956]!	; 0xf74
 22c:	64006374 	strvs	r6, [r0], #-884	; 0x374
 230:	76697265 	strbtvc	r7, [r9], -r5, ror #4
 234:	64006465 	strvs	r6, [r0], #-1125	; 0x465
 238:	79616c65 	stmdbvc	r1!, {r0, r2, r5, r6, sl, fp, sp, lr}^
 23c:	79636e5f 	stmdbvc	r3!, {r0, r1, r2, r3, r4, r6, r9, sl, fp, sp, lr}^
 240:	73656c63 	cmnvc	r5, #25344	; 0x6300
 244:	6d697400 	cfstrdvs	mvd7, [r9, #-0]
 248:	74756f65 	ldrbtvc	r6, [r5], #-3941	; 0xf65
 24c:	6573755f 	ldrbvs	r7, [r3, #-1375]!	; 0x55f
 250:	77730063 	ldrbvc	r0, [r3, -r3, rrx]!
 254:	7261755f 	rsbvc	r7, r1, #398458880	; 0x17c00000
 258:	75705f74 	ldrbvc	r5, [r0, #-3956]!	; 0xf74
 25c:	73006374 	movwvc	r6, #884	; 0x374
 260:	61755f77 	cmnvs	r5, r7, ror pc
 264:	705f7472 	subsvc	r7, pc, r2, ror r4	; <UNPREDICTABLE>
 268:	006b7475 	rsbeq	r7, fp, r5, ror r4
 26c:	705f6176 	subsvc	r6, pc, r6, ror r1	; <UNPREDICTABLE>
 270:	746e6972 	strbtvc	r6, [lr], #-2418	; 0x972
 274:	7773006b 	ldrbvc	r0, [r3, -fp, rrx]!
 278:	7261755f 	rsbvc	r7, r1, #398458880	; 0x17c00000
 27c:	72705f74 	rsbsvc	r5, r0, #116, 30	; 0x1d0
 280:	6b746e69 	blvs	1d1bc2c <__bss_end__+0x1d11eb4>
 284:	69706700 	ldmdbvs	r0!, {r8, r9, sl, sp, lr}^
 288:	65725f6f 	ldrbvs	r5, [r2, #-3951]!	; 0xf6f
 28c:	73006461 	movwvc	r6, #1121	; 0x461
 290:	61752d77 	cmnvs	r5, r7, ror sp
 294:	632e7472 	teqvs	lr, #1912602624	; 0x72000000
 298:	61686300 	cmnvs	r8, r0, lsl #6
 29c:	6e695f72 	mcrvs	15, 3, r5, cr9, cr2, {3}
 2a0:	675f5f00 	ldrbvs	r5, [pc, -r0, lsl #30]
 2a4:	5f63756e 	svcpl	0x0063756e
 2a8:	6c5f6176 	ldfvse	f6, [pc], {118}	; 0x76
 2ac:	00747369 	rsbseq	r7, r4, r9, ror #6
 2b0:	74756f5f 	ldrbtvc	r6, [r5], #-3935	; 0xf5f
 2b4:	6d697400 	cfstrdvs	mvd7, [r9, #-0]
 2b8:	675f7265 	ldrbvs	r7, [pc, -r5, ror #4]
 2bc:	755f7465 	ldrbvc	r7, [pc, #-1125]	; fffffe5f <__bss_end__+0xffff60e7>
 2c0:	5f636573 	svcpl	0x00636573
 2c4:	00776172 	rsbseq	r6, r7, r2, ror r1
 2c8:	7479626e 	ldrbtvc	r6, [r9], #-622	; 0x26e
 2cc:	67007365 	strvs	r7, [r0, -r5, ror #6]
 2d0:	5f6f6970 	svcpl	0x006f6970
 2d4:	74697277 	strbtvc	r7, [r9], #-631	; 0x277
 2d8:	73750065 	cmnvc	r5, #101	; 0x65
 2dc:	745f6365 	ldrbvc	r6, [pc], #-869	; 2e4 <_start-0x7d1c>
 2e0:	6f656d69 	svcvs	0x00656d69
 2e4:	67007475 	smlsdxvs	r0, r5, r4, r7
 2e8:	5f6f6970 	svcpl	0x006f6970
 2ec:	5f746573 	svcpl	0x00746573
 2f0:	75706e69 	ldrbvc	r6, [r0, #-3689]!	; 0xe69
 2f4:	77730074 			; <UNDEFINED> instruction: 0x77730074
 2f8:	7261755f 	rsbvc	r7, r1, #398458880	; 0x17c00000
 2fc:	65675f74 	strbvs	r5, [r7, #-3956]!	; 0xf74
 300:	755f7374 	ldrbvc	r7, [pc, #-884]	; ffffff94 <__bss_end__+0xffff621c>
 304:	6c69746e 	cfstrdvs	mvd7, [r9], #-440	; 0xfffffe48
 308:	6b6c625f 	blvs	1b18c8c <__bss_end__+0x1b0ef14>
 30c:	615f5f00 	cmpvs	pc, r0, lsl #30
 310:	70670070 	rsbvc	r0, r7, r0, ror r0
 314:	735f6f69 	cmpvc	pc, #420	; 0x1a4
 318:	6f5f7465 	svcvs	0x005f7465
 31c:	75707475 	ldrbvc	r7, [r0, #-1141]!	; 0x475
 320:	61770074 	cmnvs	r7, r4, ror r0
 324:	755f7469 	ldrbvc	r7, [pc, #-1129]	; fffffec3 <__bss_end__+0xffff614b>
 328:	6c69746e 	cfstrdvs	mvd7, [r9], #-440	; 0xfffffe48
 32c:	6573755f 	ldrbvs	r7, [r3, #-1375]!	; 0x55f
 330:	72610063 	rsbvc	r0, r1, #99	; 0x63
 334:	6c007367 	stcvs	3, cr7, [r0], {103}	; 0x67
 338:	2f636269 	svccs	0x00636269
 33c:	6e697270 	mcrvs	2, 3, r7, cr9, cr0, {3}
 340:	632e6b74 	teqvs	lr, #116, 22	; 0x1d000
 344:	73552f00 	cmpvc	r5, #0, 30
 348:	2f737265 	svccs	0x00737265
 34c:	61697262 	cmnvs	r9, r2, ror #4
 350:	6e756a6e 	vsubvs.f32	s13, s10, s29
 354:	7365442f 	cmnvc	r5, #788529152	; 0x2f000000
 358:	706f746b 	rsbvc	r7, pc, fp, ror #8
 35c:	6863732f 	stmdavs	r3!, {r0, r1, r2, r3, r5, r8, r9, ip, sp, lr}^
 360:	2f6c6f6f 	svccs	0x006c6f6f
 364:	746e6957 	strbtvc	r6, [lr], #-2391	; 0x957
 368:	39317265 	ldmdbcc	r1!, {r0, r2, r5, r6, r9, ip, sp, lr}
 36c:	432f3032 	teqmi	pc, #50	; 0x32
 370:	30343153 	eorscc	r3, r4, r3, asr r1
 374:	73632f45 	cmnvc	r3, #276	; 0x114
 378:	65303431 	ldrvs	r3, [r0, #-1073]!	; 0x431
 37c:	7730322d 	ldrvc	r3, [r0, -sp, lsr #4]!
 380:	6c2f6e69 	stcvs	14, cr6, [pc], #-420	; 1e4 <_start-0x7e1c>
 384:	69706269 	ldmdbvs	r0!, {r0, r3, r5, r6, r9, sp, lr}^
 388:	62696c00 	rsbvs	r6, r9, #0, 24
 38c:	75702f63 	ldrbvc	r2, [r0, #-3939]!	; 0xf63
 390:	632e6b74 	teqvs	lr, #116, 22	; 0x1d000
 394:	746e6900 	strbtvc	r6, [lr], #-2304	; 0x900
 398:	616e7265 	cmnvs	lr, r5, ror #4
 39c:	75705f6c 	ldrbvc	r5, [r0, #-3948]!	; 0xf6c
 3a0:	72006b74 	andvc	r6, r0, #116, 22	; 0x1d000
 3a4:	705f6970 	subsvc	r6, pc, r0, ror r9	; <UNPREDICTABLE>
 3a8:	68637475 	stmdavs	r3!, {r0, r2, r4, r5, r6, sl, ip, sp, lr}^
 3ac:	6c007261 	sfmvs	f7, 4, [r0], {97}	; 0x61
 3b0:	2f636269 	svccs	0x00636269
 3b4:	6c727473 	cfldrdvs	mvd7, [r2], #-460	; 0xfffffe34
 3b8:	632e6e65 	teqvs	lr, #1616	; 0x650
 3bc:	67656e00 	strbvs	r6, [r5, -r0, lsl #28]!
 3c0:	7200705f 	andvc	r7, r0, #95	; 0x5f
 3c4:	72657665 	rsbvc	r7, r5, #105906176	; 0x6500000
 3c8:	69006573 	stmdbvs	r0, {r0, r1, r4, r5, r6, r8, sl, sp, lr}
 3cc:	67696473 			; <UNDEFINED> instruction: 0x67696473
 3d0:	70007469 	andvc	r7, r0, r9, ror #8
 3d4:	5f737475 	svcpl	0x00737475
 3d8:	62007066 	andvs	r7, r0, #102	; 0x66
 3dc:	00657361 	rsbeq	r7, r5, r1, ror #6
 3e0:	6e676973 	mcrvs	9, 3, r6, cr7, cr3, {3}
 3e4:	705f6465 	subsvc	r6, pc, r5, ror #8
 3e8:	62696c00 	rsbvs	r6, r9, #0, 24
 3ec:	61762f63 	cmnvs	r6, r3, ror #30
 3f0:	6972702d 	ldmdbvs	r2!, {r0, r2, r3, r5, ip, sp, lr}^
 3f4:	2e6b746e 	cdpcs	4, 6, cr7, cr11, cr14, {3}
 3f8:	70720063 	rsbsvc	r0, r2, r3, rrx
 3fc:	65735f69 	ldrbvs	r5, [r3, #-3945]!	; 0xf69
 400:	756f5f74 	strbvc	r5, [pc, #-3956]!	; fffff494 <__bss_end__+0xffff571c>
 404:	74757074 	ldrbtvc	r7, [r5], #-116	; 0x74
 408:	64697700 	strbtvs	r7, [r9], #-1792	; 0x700
 40c:	70006874 	andvc	r6, r0, r4, ror r8
 410:	5f637475 	svcpl	0x00637475
 414:	65007066 	strvs	r7, [r0, #-102]	; 0x66
 418:	0074696d 	rsbseq	r6, r4, sp, ror #18
 41c:	61736964 	cmnvs	r3, r4, ror #18
 420:	5f656c62 	svcpl	0x00656c62
 424:	68636163 	stmdavs	r3!, {r0, r1, r5, r6, r8, sp, lr}^
 428:	73630065 	cmnvc	r3, #101	; 0x65
 42c:	65303431 	ldrvs	r3, [r0, #-1073]!	; 0x431
 430:	6372732d 	cmnvs	r2, #-1275068416	; 0xb4000000
 434:	6361632f 	cmnvs	r1, #-1140850688	; 0xbc000000
 438:	632e6568 	teqvs	lr, #104, 10	; 0x1a000000
 43c:	69707200 	ldmdbvs	r0!, {r9, ip, sp, lr}^
 440:	6265725f 	rsbvs	r7, r5, #-268435451	; 0xf0000005
 444:	00746f6f 	rsbseq	r6, r4, pc, ror #30
 448:	34317363 	ldrtcc	r7, [r1], #-867	; 0x363
 44c:	732d6530 	teqvc	sp, #48, 10	; 0xc000000
 450:	632f6372 	teqvs	pc, #-939524095	; 0xc8000001
 454:	6e61656c 	cdpvs	5, 6, cr6, cr1, cr12, {3}
 458:	6265722d 	rsbvs	r7, r5, #-805306366	; 0xd0000002
 45c:	2e746f6f 	cdpcs	15, 7, cr6, cr4, cr15, {3}
 460:	73630063 	cmnvc	r3, #99	; 0x63
 464:	65303431 	ldrvs	r3, [r0, #-1073]!	; 0x431
 468:	6372732d 	cmnvs	r2, #-1275068416	; 0xb4000000
 46c:	7473632f 	ldrbtvc	r6, [r3], #-815	; 0x32f
 470:	2e747261 	cdpcs	2, 7, cr7, cr4, cr1, {3}
 474:	5f5f0063 	svcpl	0x005f0063
 478:	5f737362 	svcpl	0x00737362
 47c:	72617473 	rsbvc	r7, r1, #1929379840	; 0x73000000
 480:	005f5f74 	subseq	r5, pc, r4, ror pc	; <UNPREDICTABLE>
 484:	73625f5f 	cmnvc	r2, #380	; 0x17c
 488:	6e655f73 	mcrvs	15, 3, r5, cr5, cr3, {3}
 48c:	005f5f64 	subseq	r5, pc, r4, ror #30
 490:	5f737362 	svcpl	0x00737362
 494:	00646e65 	rsbeq	r6, r4, r5, ror #28
 498:	7473635f 	ldrbtvc	r6, [r3], #-863	; 0x35f
 49c:	00747261 	rsbseq	r7, r4, r1, ror #4
 4a0:	755f7461 	ldrbvc	r7, [pc, #-1121]	; 47 <_start-0x7fb9>
 4a4:	5f726573 	svcpl	0x00726573
 4a8:	6576656c 	ldrbvs	r6, [r6, #-1388]!	; 0x56c
 4ac:	4d50006c 	ldclmi	0, cr0, [r0, #-432]	; 0xfffffe50
 4b0:	5341505f 	movtpl	r5, #4191	; 0x105f
 4b4:	524f5753 	subpl	r5, pc, #21757952	; 0x14c0000
 4b8:	73630044 	cmnvc	r3, #68	; 0x44
 4bc:	65303431 	ldrvs	r3, [r0, #-1073]!	; 0x431
 4c0:	6372732d 	cmnvs	r2, #-1275068416	; 0xb4000000
 4c4:	6265722f 	rsbvs	r7, r5, #-268435454	; 0xf0000002
 4c8:	2e746f6f 	cdpcs	15, 7, cr6, cr4, cr15, {3}
 4cc:	4d500063 	ldclmi	0, cr0, [r0, #-396]	; 0xfffffe74
 4d0:	5453525f 	ldrbpl	r5, [r3], #-607	; 0x25f
 4d4:	52575f43 	subspl	r5, r7, #268	; 0x10c
 4d8:	5f474643 	svcpl	0x00474643
 4dc:	4c4c5546 	cfstr64mi	mvdx5, [ip], {70}	; 0x46
 4e0:	5345525f 	movtpl	r5, #21087	; 0x525f
 4e4:	50005445 	andpl	r5, r0, r5, asr #8
 4e8:	44575f4d 	ldrbmi	r5, [r7], #-3917	; 0xf4d
 4ec:	7300474f 	movwvc	r4, #1871	; 0x74f
 4f0:	755f7465 	ldrbvc	r7, [pc, #-1125]	; 93 <_start-0x7f6d>
 4f4:	5f726573 	svcpl	0x00726573
 4f8:	6576656c 	ldrbvs	r6, [r6, #-1388]!	; 0x56c
 4fc:	5550006c 	ldrbpl	r0, [r0, #-108]	; 0x6c
 500:	00323354 	eorseq	r3, r2, r4, asr r3
 504:	525f4d50 	subspl	r4, pc, #80, 26	; 0x1400
 508:	00435453 	subeq	r5, r3, r3, asr r4
 50c:	72737063 	rsbsvc	r7, r3, #99	; 0x63
 510:	6c656400 	cfstrdvs	mvd6, [r5], #-0
 514:	735f7961 	cmpvc	pc, #1589248	; 0x184000
 518:	63006365 	movwvs	r6, #869	; 0x365
 51c:	30343173 	eorscc	r3, r4, r3, ror r1
 520:	72732d65 	rsbsvc	r2, r3, #6464	; 0x1940
 524:	69742f63 	ldmdbvs	r4!, {r0, r1, r5, r6, r8, r9, sl, fp, sp}^
 528:	2e72656d 	cdpcs	5, 7, cr6, cr2, cr13, {3}
 52c:	45470063 	strbmi	r0, [r7, #-99]	; 0x63
 530:	00323354 	eorseq	r3, r2, r4, asr r3
 534:	6b636974 	blvs	18dab0c <__bss_end__+0x18d0d94>
 538:	65640073 	strbvs	r0, [r4, #-115]!	; 0x73
 53c:	5f79616c 	svcpl	0x0079616c
 540:	6c637963 	stclvs	9, cr7, [r3], #-396	; 0xfffffe74
 544:	64007365 	strvs	r7, [r0], #-869	; 0x365
 548:	79616c65 	stmdbvc	r1!, {r0, r2, r5, r6, sl, fp, sp, lr}^
 54c:	0073755f 	rsbseq	r7, r3, pc, asr r5
 550:	656d6974 	strbvs	r6, [sp, #-2420]!	; 0x974
 554:	65675f72 	strbvs	r5, [r7, #-3954]!	; 0xf72
 558:	73755f74 	cmnvc	r5, #116, 30	; 0x1d0
 55c:	67006365 	strvs	r6, [r0, -r5, ror #6]
 560:	5f6f6970 	svcpl	0x006f6970
 564:	6e657665 	cdpvs	6, 6, cr7, cr5, cr5, {3}
 568:	65645f74 	strbvs	r5, [r4, #-3956]!	; 0xf74
 56c:	74636574 	strbtvc	r6, [r3], #-1396	; 0x574
 570:	70006465 	andvc	r6, r0, r5, ror #8
 574:	32337475 	eorscc	r7, r3, #1962934272	; 0x75000000
 578:	46504700 	ldrbmi	r4, [r0], -r0, lsl #14
 57c:	324c4553 	subcc	r4, ip, #348127232	; 0x14c00000
 580:	43504700 	cmpmi	r0, #0, 14
 584:	0030524c 	eorseq	r5, r0, ip, asr #4
 588:	42414e45 	submi	r4, r1, #1104	; 0x450
 58c:	495f454c 	ldmdbmi	pc, {r2, r3, r6, r8, sl, lr}^	; <UNPREDICTABLE>
 590:	5f535152 	svcpl	0x00535152
 594:	73690032 	cmnvc	r9, #50	; 0x32
 598:	6970675f 	ldmdbvs	r0!, {r0, r1, r2, r3, r4, r6, r8, r9, sl, sp, lr}^
 59c:	6e695f6f 	cdpvs	15, 6, cr5, cr9, cr15, {3}
 5a0:	50470074 	subpl	r0, r7, r4, ror r0
 5a4:	465f4f49 	ldrbmi	r4, [pc], -r9, asr #30
 5a8:	5f434e55 	svcpl	0x00434e55
 5ac:	55504e49 	ldrbpl	r4, [r0, #-3657]	; 0xe49
 5b0:	70670054 	rsbvc	r0, r7, r4, asr r0
 5b4:	735f6f69 	cmpvc	pc, #420	; 0x1a4
 5b8:	6f5f7465 	svcvs	0x005f7465
 5bc:	69006666 	stmdbvs	r0, {r1, r2, r5, r6, r9, sl, sp, lr}
 5c0:	6d5f746e 	cfldrdvs	mvd7, [pc, #-440]	; 410 <_start-0x7bf0>
 5c4:	006b7361 	rsbeq	r7, fp, r1, ror #6
 5c8:	45535047 	ldrbmi	r5, [r3, #-71]	; 0x47
 5cc:	47003054 	smlsdmi	r0, r4, r0, r3
 5d0:	54455350 	strbpl	r5, [r5], #-848	; 0x350
 5d4:	65720031 	ldrbvs	r0, [r2, #-49]!	; 0x31
 5d8:	74735f67 	ldrbtvc	r5, [r3], #-3943	; 0xf67
 5dc:	47007461 	strmi	r7, [r0, -r1, ror #8]
 5e0:	56454c50 			; <UNDEFINED> instruction: 0x56454c50
 5e4:	50470030 	subpl	r0, r7, r0, lsr r0
 5e8:	3156454c 	cmpcc	r6, ip, asr #10
 5ec:	69706700 	ldmdbvs	r0!, {r8, r9, sl, sp, lr}^
 5f0:	65725f6f 	ldrbvs	r5, [r2, #-3951]!	; 0xf6f
 5f4:	70670067 	rsbvc	r0, r7, r7, rrx
 5f8:	632e6f69 	teqvs	lr, #420	; 0x1a4
 5fc:	46504700 	ldrbmi	r4, [r0], -r0, lsl #14
 600:	304c4553 	subcc	r4, ip, r3, asr r5
 604:	46504700 	ldrbmi	r4, [r0], -r0, lsl #14
 608:	314c4553 	cmpcc	ip, r3, asr r5
 60c:	46504700 	ldrbmi	r4, [r0], -r0, lsl #14
 610:	334c4553 	movtcc	r4, #50515	; 0xc553
 614:	46504700 	ldrbmi	r4, [r0], -r0, lsl #14
 618:	344c4553 	strbcc	r4, [ip], #-1363	; 0x553
 61c:	46504700 	ldrbmi	r4, [r0], -r0, lsl #14
 620:	354c4553 	strbcc	r4, [ip, #-1363]	; 0x553
 624:	76656400 	strbtvc	r6, [r5], -r0, lsl #8
 628:	7261625f 	rsbvc	r6, r1, #-268435451	; 0xf0000005
 62c:	72656972 	rsbvc	r6, r5, #1867776	; 0x1c8000
 630:	69706700 	ldmdbvs	r0!, {r8, r9, sl, sp, lr}^
 634:	73665f6f 	cmnvc	r6, #444	; 0x1bc
 638:	00306c65 	eorseq	r6, r0, r5, ror #24
 63c:	4c435047 	mcrrmi	0, 4, r5, r3, cr7
 640:	67003152 	smlsdvs	r0, r2, r1, r3
 644:	5f6f6970 	svcpl	0x006f6970
 648:	5f746e69 	svcpl	0x00746e69
 64c:	69736972 	ldmdbvs	r3!, {r1, r4, r5, r6, r8, fp, sp, lr}^
 650:	655f676e 	ldrbvs	r6, [pc, #-1902]	; fffffeea <__bss_end__+0xffff6172>
 654:	00656764 	rsbeq	r6, r5, r4, ror #14
 658:	6f697067 	svcvs	0x00697067
 65c:	7465735f 	strbtvc	r7, [r5], #-863	; 0x35f
 660:	6e75665f 	mrcvs	6, 3, r6, cr5, cr15, {2}
 664:	6f697463 	svcvs	0x00697463
 668:	5047006e 	subpl	r0, r7, lr, rrx
 66c:	304e4552 	subcc	r4, lr, r2, asr r5
 670:	52504700 	subspl	r4, r0, #0, 14
 674:	00314e45 	eorseq	r4, r1, r5, asr #28
 678:	6f697067 	svcvs	0x00697067
 67c:	6576655f 	ldrbvs	r6, [r6, #-1375]!	; 0x55f
 680:	635f746e 	cmpvs	pc, #1845493760	; 0x6e000000
 684:	7261656c 	rsbvc	r6, r1, #108, 10	; 0x1b000000
 688:	51524900 	cmppl	r2, r0, lsl #18
 68c:	4e45505f 	mcrmi	0, 2, r5, cr5, cr15, {2}
 690:	474e4944 	strbmi	r4, [lr, -r4, asr #18]
 694:	4900315f 	stmdbmi	r0, {r0, r1, r2, r3, r4, r6, r8, ip, sp}
 698:	505f5152 	subspl	r5, pc, r2, asr r1	; <UNPREDICTABLE>
 69c:	49444e45 	stmdbmi	r4, {r0, r2, r6, r9, sl, fp, lr}^
 6a0:	325f474e 	subscc	r4, pc, #20447232	; 0x1380000
 6a4:	74696200 	strbtvc	r6, [r9], #-512	; 0x200
 6a8:	6b73616d 	blvs	1cd8c64 <__bss_end__+0x1cceeec>
 6ac:	69706700 	ldmdbvs	r0!, {r8, r9, sl, sp, lr}^
 6b0:	65735f6f 	ldrbvs	r5, [r3, #-3951]!	; 0xf6f
 6b4:	66003074 			; <UNDEFINED> instruction: 0x66003074
 6b8:	00636e75 	rsbeq	r6, r3, r5, ror lr
 6bc:	44455047 	strbmi	r5, [r5], #-71	; 0x47
 6c0:	47003053 	smlsdmi	r0, r3, r0, r3
 6c4:	53444550 	movtpl	r4, #17744	; 0x4550
 6c8:	70670031 	rsbvc	r0, r7, r1, lsr r0
 6cc:	735f6f69 	cmpvc	pc, #420	; 0x1a4
 6d0:	6f5f7465 	svcvs	0x005f7465
 6d4:	5047006e 	subpl	r0, r7, lr, rrx
 6d8:	304e4546 	subcc	r4, lr, r6, asr #10
 6dc:	46504700 	ldrbmi	r4, [r0], -r0, lsl #14
 6e0:	00314e45 	eorseq	r4, r1, r5, asr #28
 6e4:	4f495047 	svcmi	0x00495047
 6e8:	4e55465f 	mrcmi	6, 2, r4, cr5, cr15, {2}
 6ec:	554f5f43 	strbpl	r5, [pc, #-3907]	; fffff7b1 <__bss_end__+0xffff5a39>
 6f0:	54555054 	ldrbpl	r5, [r5], #-84	; 0x54
 6f4:	74656700 	strbtvc	r6, [r5], #-1792	; 0x700
 6f8:	67003233 	smladxvs	r0, r3, r2, r3
 6fc:	5f6f6970 	svcpl	0x006f6970
 700:	5f746e69 	svcpl	0x00746e69
 704:	6c6c6166 	stfvse	f6, [ip], #-408	; 0xfffffe68
 708:	5f676e69 	svcpl	0x00676e69
 70c:	65676465 	strbvs	r6, [r7, #-1125]!	; 0x465
 710:	69706700 	ldmdbvs	r0!, {r8, r9, sl, sp, lr}^
 714:	75665f6f 	strbvc	r5, [r6, #-3951]!	; 0xf6f
 718:	745f636e 	ldrbvc	r6, [pc], #-878	; 720 <_start-0x78e0>
 71c:	49504700 	ldmdbmi	r0, {r8, r9, sl, lr}^
 720:	55465f4f 	strbpl	r5, [r6, #-3919]	; 0xf4f
 724:	415f434e 	cmpmi	pc, lr, asr #6
 728:	0030544c 	eorseq	r5, r0, ip, asr #8
 72c:	4f495047 	svcmi	0x00495047
 730:	4e55465f 	mrcmi	6, 2, r4, cr5, cr15, {2}
 734:	4c415f43 	mcrrmi	15, 4, r5, r1, cr3
 738:	47003154 	smlsdmi	r0, r4, r1, r3
 73c:	5f4f4950 	svcpl	0x004f4950
 740:	434e5546 	movtmi	r5, #58694	; 0xe546
 744:	544c415f 	strbpl	r4, [ip], #-351	; 0x15f
 748:	50470032 	subpl	r0, r7, r2, lsr r0
 74c:	465f4f49 	ldrbmi	r4, [pc], -r9, asr #30
 750:	5f434e55 	svcpl	0x00434e55
 754:	33544c41 	cmpcc	r4, #16640	; 0x4100
 758:	49504700 	ldmdbmi	r0, {r8, r9, sl, lr}^
 75c:	55465f4f 	strbpl	r5, [r6, #-3919]	; 0xf4f
 760:	415f434e 	cmpmi	pc, lr, asr #6
 764:	0034544c 	eorseq	r5, r4, ip, asr #8
 768:	4f495047 	svcmi	0x00495047
 76c:	4e55465f 	mrcmi	6, 2, r4, cr5, cr15, {2}
 770:	4c415f43 	mcrrmi	15, 4, r5, r1, cr3
 774:	72003554 	andvc	r3, r0, #84, 10	; 0x15000000
 778:	735f6765 	cmpvc	pc, #26476544	; 0x1940000
 77c:	63656c65 	cmnvs	r5, #25856	; 0x6500
 780:	70670074 	rsbvc	r0, r7, r4, ror r0
 784:	635f6f69 	cmpvs	pc, #420	; 0x1a4
 788:	0030726c 	eorseq	r7, r0, ip, ror #4
 78c:	5f585541 	svcpl	0x00585541
 790:	4d5f554d 	cfldr64mi	mvdx5, [pc, #-308]	; 664 <_start-0x799c>
 794:	525f5243 	subspl	r5, pc, #805306372	; 0x30000004
 798:	41004745 	tstmi	r0, r5, asr #14
 79c:	4d5f5855 	ldclmi	8, cr5, [pc, #-340]	; 650 <_start-0x79b0>
 7a0:	4f495f55 	svcmi	0x00495f55
 7a4:	4745525f 	smlsldmi	r5, r5, pc, r2	; <UNPREDICTABLE>
 7a8:	58554100 	ldmdapl	r5, {r8, lr}^
 7ac:	5f554d5f 	svcpl	0x00554d5f
 7b0:	5f52534d 	svcpl	0x0052534d
 7b4:	00474552 	subeq	r4, r7, r2, asr r5
 7b8:	74726175 	ldrbtvc	r6, [r2], #-373	; 0x175
 7bc:	6e61635f 	mcrvs	3, 3, r6, cr1, cr15, {2}
 7c0:	7465675f 	strbtvc	r6, [r5], #-1887	; 0x75f
 7c4:	55410063 	strbpl	r0, [r1, #-99]	; 0x63
 7c8:	554d5f58 	strbpl	r5, [sp, #-3928]	; 0xf58
 7cc:	544e435f 	strbpl	r4, [lr], #-863	; 0x35f
 7d0:	45525f4c 	ldrbmi	r5, [r2, #-3916]	; 0xf4c
 7d4:	61750047 	cmnvs	r5, r7, asr #32
 7d8:	685f7472 	ldmdavs	pc, {r1, r4, r5, r6, sl, ip, sp, lr}^	; <UNPREDICTABLE>
 7dc:	645f7361 	ldrbvs	r7, [pc], #-865	; 7e4 <_start-0x781c>
 7e0:	00617461 	rsbeq	r7, r1, r1, ror #8
 7e4:	5f585541 	svcpl	0x00585541
 7e8:	495f554d 	ldmdbmi	pc, {r0, r2, r3, r6, r8, sl, ip, lr}^	; <UNPREDICTABLE>
 7ec:	525f5245 	subspl	r5, pc, #1342177284	; 0x50000004
 7f0:	41004745 	tstmi	r0, r5, asr #14
 7f4:	4d5f5855 	ldclmi	8, cr5, [pc, #-340]	; 6a8 <_start-0x7958>
 7f8:	49495f55 	stmdbmi	r9, {r0, r2, r4, r6, r8, r9, sl, fp, ip, lr}^
 7fc:	45525f52 	ldrbmi	r5, [r2, #-3922]	; 0xf52
 800:	61750047 	cmnvs	r5, r7, asr #32
 804:	635f7472 	cmpvs	pc, #1912602624	; 0x72000000
 808:	705f6e61 	subsvc	r6, pc, r1, ror #28
 80c:	00637475 	rsbeq	r7, r3, r5, ror r4
 810:	5f585541 	svcpl	0x00585541
 814:	42414e45 	submi	r4, r1, #1104	; 0x450
 818:	0053454c 	subseq	r4, r3, ip, asr #10
 81c:	5f585541 	svcpl	0x00585541
 820:	00515249 	subseq	r5, r1, r9, asr #4
 824:	5f585541 	svcpl	0x00585541
 828:	425f554d 	subsmi	r5, pc, #322961408	; 0x13400000
 82c:	5f445541 	svcpl	0x00445541
 830:	00474552 	subeq	r4, r7, r2, asr r5
 834:	5f585541 	svcpl	0x00585541
 838:	535f554d 	cmppl	pc, #322961408	; 0x13400000
 83c:	5f544154 	svcpl	0x00544154
 840:	00474552 	subeq	r4, r7, r2, asr r5
 844:	5f585541 	svcpl	0x00585541
 848:	535f554d 	cmppl	pc, #322961408	; 0x13400000
 84c:	54415243 	strbpl	r5, [r1], #-579	; 0x243
 850:	41004843 	tstmi	r0, r3, asr #16
 854:	4d5f5855 	ldclmi	8, cr5, [pc, #-340]	; 708 <_start-0x78f8>
 858:	434c5f55 	movtmi	r5, #53077	; 0xcf55
 85c:	45525f52 	ldrbmi	r5, [r2, #-3922]	; 0xf52
 860:	55410047 	strbpl	r0, [r1, #-71]	; 0x47
 864:	554d5f58 	strbpl	r5, [sp, #-3928]	; 0xf58
 868:	52534c5f 	subspl	r4, r3, #24320	; 0x5f00
 86c:	4745525f 	smlsldmi	r5, r5, pc, r2	; <UNPREDICTABLE>
 870:	72617500 	rsbvc	r7, r1, #0, 10
 874:	65675f74 	strbvs	r5, [r7, #-3956]!	; 0xf74
 878:	615f6374 	cmpvs	pc, r4, ror r3	; <UNPREDICTABLE>
 87c:	636e7973 	cmnvs	lr, #1884160	; 0x1cc000
 880:	746e6900 	strbtvc	r6, [lr], #-2304	; 0x900
 884:	616e7265 	cmnvs	lr, r5, ror #4
 888:	75705f6c 	ldrbvc	r5, [r0, #-3948]!	; 0xf6c
 88c:	61686374 	smcvs	34356	; 0x8634
 890:	696c0072 	stmdbvs	ip!, {r1, r4, r5, r6}^
 894:	702f6362 	eorvc	r6, pc, r2, ror #6
 898:	68637475 	stmdavs	r3!, {r0, r2, r4, r5, r6, sl, ip, sp, lr}^
 89c:	632e7261 	teqvs	lr, #268435462	; 0x10000006
	...

Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	00000028 	andeq	r0, r0, r8, lsr #32
  14:	00000000 	andeq	r0, r0, r0
  18:	00008010 	andeq	r8, r0, r0, lsl r0
  1c:	00000118 	andeq	r0, r0, r8, lsl r1
  20:	84200e42 	strthi	r0, [r0], #-3650	; 0xe42
  24:	86078508 	strhi	r8, [r7], -r8, lsl #10
  28:	88058706 	stmdahi	r5, {r1, r2, r8, r9, sl, pc}
  2c:	8a038904 	bhi	e2444 <__bss_end__+0xd86cc>
  30:	42018e02 	andmi	r8, r1, #2, 28
  34:	4208b00e 	andmi	fp, r8, #14
  38:	0008b80e 	andeq	fp, r8, lr, lsl #16
  3c:	0000000c 	andeq	r0, r0, ip
  40:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
  44:	7c020001 	stcvc	0, cr0, [r2], {1}
  48:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  4c:	0000001c 	andeq	r0, r0, ip, lsl r0
  50:	0000003c 	andeq	r0, r0, ip, lsr r0
  54:	00008128 	andeq	r8, r0, r8, lsr #2
  58:	00000158 	andeq	r0, r0, r8, asr r1
  5c:	84180e42 	ldrhi	r0, [r8], #-3650	; 0xe42
  60:	86058506 	strhi	r8, [r5], -r6, lsl #10
  64:	88038704 	stmdahi	r3, {r2, r8, r9, sl, pc}
  68:	00018e02 	andeq	r8, r1, r2, lsl #28
  6c:	00000020 	andeq	r0, r0, r0, lsr #32
  70:	0000003c 	andeq	r0, r0, ip, lsr r0
  74:	00008280 	andeq	r8, r0, r0, lsl #5
  78:	000001c8 	andeq	r0, r0, r8, asr #3
  7c:	83200e42 	teqhi	r0, #1056	; 0x420
  80:	85078408 	strhi	r8, [r7, #-1032]	; 0x408
  84:	87058606 	strhi	r8, [r5, -r6, lsl #12]
  88:	89038804 	stmdbhi	r3, {r2, fp, pc}
  8c:	00018e02 	andeq	r8, r1, r2, lsl #28
  90:	00000020 	andeq	r0, r0, r0, lsr #32
  94:	0000003c 	andeq	r0, r0, ip, lsr r0
  98:	00008448 	andeq	r8, r0, r8, asr #8
  9c:	0000008c 	andeq	r0, r0, ip, lsl #1
  a0:	84200e42 	strthi	r0, [r0], #-3650	; 0xe42
  a4:	86078508 	strhi	r8, [r7], -r8, lsl #10
  a8:	88058706 	stmdahi	r5, {r1, r2, r8, r9, sl, pc}
  ac:	8a038904 	bhi	e24c4 <__bss_end__+0xd874c>
  b0:	00018e02 	andeq	r8, r1, r2, lsl #28
  b4:	0000001c 	andeq	r0, r0, ip, lsl r0
  b8:	0000003c 	andeq	r0, r0, ip, lsr r0
  bc:	000084d4 	ldrdeq	r8, [r0], -r4
  c0:	00000078 	andeq	r0, r0, r8, ror r0
  c4:	84180e42 	ldrhi	r0, [r8], #-3650	; 0xe42
  c8:	86058506 	strhi	r8, [r5], -r6, lsl #10
  cc:	88038704 	stmdahi	r3, {r2, r8, r9, sl, pc}
  d0:	00018e02 	andeq	r8, r1, r2, lsl #28
  d4:	0000001c 	andeq	r0, r0, ip, lsl r0
  d8:	0000003c 	andeq	r0, r0, ip, lsr r0
  dc:	0000854c 	andeq	r8, r0, ip, asr #10
  e0:	000000b0 	strheq	r0, [r0], -r0	; <UNPREDICTABLE>
  e4:	84180e42 	ldrhi	r0, [r8], #-3650	; 0xe42
  e8:	86058506 	strhi	r8, [r5], -r6, lsl #10
  ec:	88038704 	stmdahi	r3, {r2, r8, r9, sl, pc}
  f0:	00018e02 	andeq	r8, r1, r2, lsl #28
  f4:	00000014 	andeq	r0, r0, r4, lsl r0
  f8:	0000003c 	andeq	r0, r0, ip, lsr r0
  fc:	000085fc 	strdeq	r8, [r0], -ip
 100:	00000038 	andeq	r0, r0, r8, lsr r0
 104:	83080e42 	movwhi	r0, #36418	; 0x8e42
 108:	00018e02 	andeq	r8, r1, r2, lsl #28
 10c:	00000018 	andeq	r0, r0, r8, lsl r0
 110:	0000003c 	andeq	r0, r0, ip, lsr r0
 114:	00008634 	andeq	r8, r0, r4, lsr r6
 118:	0000002c 	andeq	r0, r0, ip, lsr #32
 11c:	83100e42 	tsthi	r0, #1056	; 0x420
 120:	85038404 	strhi	r8, [r3, #-1028]	; 0x404
 124:	00018e02 	andeq	r8, r1, r2, lsl #28
 128:	00000024 	andeq	r0, r0, r4, lsr #32
 12c:	0000003c 	andeq	r0, r0, ip, lsr r0
 130:	00008660 	andeq	r8, r0, r0, ror #12
 134:	00000080 	andeq	r0, r0, r0, lsl #1
 138:	810c0e42 	tsthi	ip, r2, asr #28
 13c:	83028203 	movwhi	r8, #8707	; 0x2203
 140:	180e4201 	stmdane	lr, {r0, r9, lr}
 144:	05850684 	streq	r0, [r5, #1668]	; 0x684
 148:	0e42048e 	cdpeq	4, 4, cr0, cr2, cr14, {4}
 14c:	000003e8 	andeq	r0, r0, r8, ror #7
 150:	00000014 	andeq	r0, r0, r4, lsl r0
 154:	0000003c 	andeq	r0, r0, ip, lsr r0
 158:	000086e0 	andeq	r8, r0, r0, ror #13
 15c:	00000048 	andeq	r0, r0, r8, asr #32
 160:	8e040e42 	cdphi	14, 0, cr0, cr4, cr2, {2}
 164:	100e4201 	andne	r4, lr, r1, lsl #4
 168:	0000000c 	andeq	r0, r0, ip
 16c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
 170:	7c020001 	stcvc	0, cr0, [r2], {1}
 174:	000d0c0e 	andeq	r0, sp, lr, lsl #24
 178:	00000024 	andeq	r0, r0, r4, lsr #32
 17c:	00000168 	andeq	r0, r0, r8, ror #2
 180:	00008728 	andeq	r8, r0, r8, lsr #14
 184:	00000058 	andeq	r0, r0, r8, asr r0
 188:	80100e42 	andshi	r0, r0, r2, asr #28
 18c:	82038104 	andhi	r8, r3, #4, 2
 190:	42018302 	andmi	r8, r1, #134217728	; 0x8000000
 194:	07841c0e 	streq	r1, [r4, lr, lsl #24]
 198:	058e0685 	streq	r0, [lr, #1669]	; 0x685
 19c:	00280e42 	eoreq	r0, r8, r2, asr #28
 1a0:	0000000c 	andeq	r0, r0, ip
 1a4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
 1a8:	7c020001 	stcvc	0, cr0, [r2], {1}
 1ac:	000d0c0e 	andeq	r0, sp, lr, lsl #24
 1b0:	00000018 	andeq	r0, r0, r8, lsl r0
 1b4:	000001a0 	andeq	r0, r0, r0, lsr #3
 1b8:	00008780 	andeq	r8, r0, r0, lsl #15
 1bc:	00000034 	andeq	r0, r0, r4, lsr r0
 1c0:	83100e42 	tsthi	r0, #1056	; 0x420
 1c4:	85038404 	strhi	r8, [r3, #-1028]	; 0x404
 1c8:	00018e02 	andeq	r8, r1, r2, lsl #28
 1cc:	0000000c 	andeq	r0, r0, ip
 1d0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
 1d4:	7c020001 	stcvc	0, cr0, [r2], {1}
 1d8:	000d0c0e 	andeq	r0, sp, lr, lsl #24
 1dc:	0000000c 	andeq	r0, r0, ip
 1e0:	000001cc 	andeq	r0, r0, ip, asr #3
 1e4:	000087b4 			; <UNDEFINED> instruction: 0x000087b4
 1e8:	00000020 	andeq	r0, r0, r0, lsr #32
 1ec:	0000000c 	andeq	r0, r0, ip
 1f0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
 1f4:	7c020001 	stcvc	0, cr0, [r2], {1}
 1f8:	000d0c0e 	andeq	r0, sp, lr, lsl #24
 1fc:	0000000c 	andeq	r0, r0, ip
 200:	000001ec 	andeq	r0, r0, ip, ror #3
 204:	000087d4 	ldrdeq	r8, [r0], -r4
 208:	00000014 	andeq	r0, r0, r4, lsl r0
 20c:	0000000c 	andeq	r0, r0, ip
 210:	000001ec 	andeq	r0, r0, ip, ror #3
 214:	000087e8 	andeq	r8, r0, r8, ror #15
 218:	0000002c 	andeq	r0, r0, ip, lsr #32
 21c:	0000000c 	andeq	r0, r0, ip
 220:	000001ec 	andeq	r0, r0, ip, ror #3
 224:	00008814 	andeq	r8, r0, r4, lsl r8
 228:	00000040 	andeq	r0, r0, r0, asr #32
 22c:	00000020 	andeq	r0, r0, r0, lsr #32
 230:	000001ec 	andeq	r0, r0, ip, ror #3
 234:	00008854 	andeq	r8, r0, r4, asr r8
 238:	00000198 	muleq	r0, r8, r1
 23c:	84180e42 	ldrhi	r0, [r8], #-3650	; 0xe42
 240:	86058506 	strhi	r8, [r5], -r6, lsl #10
 244:	88038704 	stmdahi	r3, {r2, r8, r9, sl, pc}
 248:	42018e02 	andmi	r8, r1, #2, 28
 24c:	0000580e 	andeq	r5, r0, lr, lsl #16
 250:	00000014 	andeq	r0, r0, r4, lsl r0
 254:	000001ec 	andeq	r0, r0, ip, ror #3
 258:	000089ec 	andeq	r8, r0, ip, ror #19
 25c:	00000050 	andeq	r0, r0, r0, asr r0
 260:	83080e42 	movwhi	r0, #36418	; 0x8e42
 264:	00018e02 	andeq	r8, r1, r2, lsl #28
 268:	00000028 	andeq	r0, r0, r8, lsr #32
 26c:	000001ec 	andeq	r0, r0, ip, ror #3
 270:	00008a3c 	andeq	r8, r0, ip, lsr sl
 274:	00000288 	andeq	r0, r0, r8, lsl #5
 278:	84240e42 	strthi	r0, [r4], #-3650	; 0xe42
 27c:	86088509 	strhi	r8, [r8], -r9, lsl #10
 280:	88068707 	stmdahi	r6, {r0, r1, r2, r8, r9, sl, pc}
 284:	8a048905 	bhi	1226a0 <__bss_end__+0x118928>
 288:	8e028b03 	vmlahi.f64	d8, d2, d3
 28c:	b00e4201 	andlt	r4, lr, r1, lsl #4
 290:	00000001 	andeq	r0, r0, r1
 294:	0000000c 	andeq	r0, r0, ip
 298:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
 29c:	7c020001 	stcvc	0, cr0, [r2], {1}
 2a0:	000d0c0e 	andeq	r0, sp, lr, lsl #24
 2a4:	0000000c 	andeq	r0, r0, ip
 2a8:	00000294 	muleq	r0, r4, r2
 2ac:	00008cc4 	andeq	r8, r0, r4, asr #25
 2b0:	00000010 	andeq	r0, r0, r0, lsl r0
 2b4:	0000000c 	andeq	r0, r0, ip
 2b8:	00000294 	muleq	r0, r4, r2
 2bc:	00008cd4 	ldrdeq	r8, [r0], -r4
 2c0:	00000010 	andeq	r0, r0, r0, lsl r0
 2c4:	0000000c 	andeq	r0, r0, ip
 2c8:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
 2cc:	7c020001 	stcvc	0, cr0, [r2], {1}
 2d0:	000d0c0e 	andeq	r0, sp, lr, lsl #24
 2d4:	00000014 	andeq	r0, r0, r4, lsl r0
 2d8:	000002c4 	andeq	r0, r0, r4, asr #5
 2dc:	00008ce4 	andeq	r8, r0, r4, ror #25
 2e0:	00000028 	andeq	r0, r0, r8, lsr #32
 2e4:	83080e42 	movwhi	r0, #36418	; 0x8e42
 2e8:	00018e02 	andeq	r8, r1, r2, lsl #28
 2ec:	0000000c 	andeq	r0, r0, ip
 2f0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
 2f4:	7c020001 	stcvc	0, cr0, [r2], {1}
 2f8:	000d0c0e 	andeq	r0, sp, lr, lsl #24
 2fc:	00000014 	andeq	r0, r0, r4, lsl r0
 300:	000002ec 	andeq	r0, r0, ip, ror #5
 304:	00008d0c 	andeq	r8, r0, ip, lsl #26
 308:	00000034 	andeq	r0, r0, r4, lsr r0
 30c:	83080e42 	movwhi	r0, #36418	; 0x8e42
 310:	00018e02 	andeq	r8, r1, r2, lsl #28
 314:	0000000c 	andeq	r0, r0, ip
 318:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
 31c:	7c020001 	stcvc	0, cr0, [r2], {1}
 320:	000d0c0e 	andeq	r0, sp, lr, lsl #24
 324:	0000000c 	andeq	r0, r0, ip
 328:	00000314 	andeq	r0, r0, r4, lsl r3
 32c:	00008d40 	andeq	r8, r0, r0, asr #26
 330:	00000018 	andeq	r0, r0, r8, lsl r0
 334:	0000000c 	andeq	r0, r0, ip
 338:	00000314 	andeq	r0, r0, r4, lsl r3
 33c:	00008d58 	andeq	r8, r0, r8, asr sp
 340:	00000014 	andeq	r0, r0, r4, lsl r0
 344:	00000014 	andeq	r0, r0, r4, lsl r0
 348:	00000314 	andeq	r0, r0, r4, lsl r3
 34c:	00008d6c 	andeq	r8, r0, ip, ror #26
 350:	00000048 	andeq	r0, r0, r8, asr #32
 354:	83080e42 	movwhi	r0, #36418	; 0x8e42
 358:	00018e02 	andeq	r8, r1, r2, lsl #28
 35c:	0000000c 	andeq	r0, r0, ip
 360:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
 364:	7c020001 	stcvc	0, cr0, [r2], {1}
 368:	000d0c0e 	andeq	r0, sp, lr, lsl #24
 36c:	0000000c 	andeq	r0, r0, ip
 370:	0000035c 	andeq	r0, r0, ip, asr r3
 374:	00008db4 			; <UNDEFINED> instruction: 0x00008db4
 378:	0000001c 	andeq	r0, r0, ip, lsl r0
 37c:	00000014 	andeq	r0, r0, r4, lsl r0
 380:	0000035c 	andeq	r0, r0, ip, asr r3
 384:	00008dd0 	ldrdeq	r8, [r0], -r0
 388:	00000014 	andeq	r0, r0, r4, lsl r0
 38c:	83080e42 	movwhi	r0, #36418	; 0x8e42
 390:	00018e02 	andeq	r8, r1, r2, lsl #28
 394:	00000014 	andeq	r0, r0, r4, lsl r0
 398:	0000035c 	andeq	r0, r0, ip, asr r3
 39c:	00008de4 	andeq	r8, r0, r4, ror #27
 3a0:	0000000c 	andeq	r0, r0, ip
 3a4:	83080e42 	movwhi	r0, #36418	; 0x8e42
 3a8:	00018e02 	andeq	r8, r1, r2, lsl #28
 3ac:	00000018 	andeq	r0, r0, r8, lsl r0
 3b0:	0000035c 	andeq	r0, r0, ip, asr r3
 3b4:	00008df0 	strdeq	r8, [r0], -r0
 3b8:	00000024 	andeq	r0, r0, r4, lsr #32
 3bc:	83100e42 	tsthi	r0, #1056	; 0x420
 3c0:	85038404 	strhi	r8, [r3, #-1028]	; 0x404
 3c4:	00018e02 	andeq	r8, r1, r2, lsl #28
 3c8:	00000014 	andeq	r0, r0, r4, lsl r0
 3cc:	0000035c 	andeq	r0, r0, ip, asr r3
 3d0:	00008e14 	andeq	r8, r0, r4, lsl lr
 3d4:	00000014 	andeq	r0, r0, r4, lsl r0
 3d8:	83080e42 	movwhi	r0, #36418	; 0x8e42
 3dc:	00018e02 	andeq	r8, r1, r2, lsl #28
 3e0:	00000014 	andeq	r0, r0, r4, lsl r0
 3e4:	0000035c 	andeq	r0, r0, ip, asr r3
 3e8:	00008e28 	andeq	r8, r0, r8, lsr #28
 3ec:	00000014 	andeq	r0, r0, r4, lsl r0
 3f0:	83080e42 	movwhi	r0, #36418	; 0x8e42
 3f4:	00018e02 	andeq	r8, r1, r2, lsl #28
 3f8:	0000000c 	andeq	r0, r0, ip
 3fc:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
 400:	7c020001 	stcvc	0, cr0, [r2], {1}
 404:	000d0c0e 	andeq	r0, sp, lr, lsl #24
 408:	00000018 	andeq	r0, r0, r8, lsl r0
 40c:	000003f8 	strdeq	r0, [r0], -r8
 410:	00008e3c 	andeq	r8, r0, ip, lsr lr
 414:	000000d4 	ldrdeq	r0, [r0], -r4
 418:	83100e42 	tsthi	r0, #1056	; 0x420
 41c:	85038404 	strhi	r8, [r3, #-1028]	; 0x404
 420:	00018e02 	andeq	r8, r1, r2, lsl #28
 424:	00000014 	andeq	r0, r0, r4, lsl r0
 428:	000003f8 	strdeq	r0, [r0], -r8
 42c:	00008f10 	andeq	r8, r0, r0, lsl pc
 430:	00000038 	andeq	r0, r0, r8, lsr r0
 434:	83080e42 	movwhi	r0, #36418	; 0x8e42
 438:	00018e02 	andeq	r8, r1, r2, lsl #28
 43c:	00000014 	andeq	r0, r0, r4, lsl r0
 440:	000003f8 	strdeq	r0, [r0], -r8
 444:	00008f48 	andeq	r8, r0, r8, asr #30
 448:	00000038 	andeq	r0, r0, r8, lsr r0
 44c:	83080e42 	movwhi	r0, #36418	; 0x8e42
 450:	00018e02 	andeq	r8, r1, r2, lsl #28
 454:	00000018 	andeq	r0, r0, r8, lsl r0
 458:	000003f8 	strdeq	r0, [r0], -r8
 45c:	00008f80 	andeq	r8, r0, r0, lsl #31
 460:	000000cc 	andeq	r0, r0, ip, asr #1
 464:	83100e42 	tsthi	r0, #1056	; 0x420
 468:	85038404 	strhi	r8, [r3, #-1028]	; 0x404
 46c:	00018e02 	andeq	r8, r1, r2, lsl #28
 470:	00000014 	andeq	r0, r0, r4, lsl r0
 474:	000003f8 	strdeq	r0, [r0], -r8
 478:	0000904c 	andeq	r9, r0, ip, asr #32
 47c:	0000004c 	andeq	r0, r0, ip, asr #32
 480:	84080e42 	strhi	r0, [r8], #-3650	; 0xe42
 484:	00018e02 	andeq	r8, r1, r2, lsl #28
 488:	00000014 	andeq	r0, r0, r4, lsl r0
 48c:	000003f8 	strdeq	r0, [r0], -r8
 490:	00009098 	muleq	r0, r8, r0
 494:	00000078 	andeq	r0, r0, r8, ror r0
 498:	83080e42 	movwhi	r0, #36418	; 0x8e42
 49c:	00018e02 	andeq	r8, r1, r2, lsl #28
 4a0:	00000018 	andeq	r0, r0, r8, lsl r0
 4a4:	000003f8 	strdeq	r0, [r0], -r8
 4a8:	00009110 	andeq	r9, r0, r0, lsl r1
 4ac:	000000d8 	ldrdeq	r0, [r0], -r8
 4b0:	84100e42 	ldrhi	r0, [r0], #-3650	; 0xe42
 4b4:	86038504 	strhi	r8, [r3], -r4, lsl #10
 4b8:	00018e02 	andeq	r8, r1, r2, lsl #28
 4bc:	00000014 	andeq	r0, r0, r4, lsl r0
 4c0:	000003f8 	strdeq	r0, [r0], -r8
 4c4:	000091e8 	andeq	r9, r0, r8, ror #3
 4c8:	0000002c 	andeq	r0, r0, ip, lsr #32
 4cc:	83080e42 	movwhi	r0, #36418	; 0x8e42
 4d0:	00018e02 	andeq	r8, r1, r2, lsl #28
 4d4:	00000018 	andeq	r0, r0, r8, lsl r0
 4d8:	000003f8 	strdeq	r0, [r0], -r8
 4dc:	00009214 	andeq	r9, r0, r4, lsl r2
 4e0:	00000084 	andeq	r0, r0, r4, lsl #1
 4e4:	83100e42 	tsthi	r0, #1056	; 0x420
 4e8:	85038404 	strhi	r8, [r3, #-1028]	; 0x404
 4ec:	00018e02 	andeq	r8, r1, r2, lsl #28
 4f0:	00000018 	andeq	r0, r0, r8, lsl r0
 4f4:	000003f8 	strdeq	r0, [r0], -r8
 4f8:	00009298 	muleq	r0, r8, r2
 4fc:	00000084 	andeq	r0, r0, r4, lsl #1
 500:	83100e42 	tsthi	r0, #1056	; 0x420
 504:	85038404 	strhi	r8, [r3, #-1028]	; 0x404
 508:	00018e02 	andeq	r8, r1, r2, lsl #28
 50c:	00000014 	andeq	r0, r0, r4, lsl r0
 510:	000003f8 	strdeq	r0, [r0], -r8
 514:	0000931c 	andeq	r9, r0, ip, lsl r3
 518:	00000084 	andeq	r0, r0, r4, lsl #1
 51c:	84080e42 	strhi	r0, [r8], #-3650	; 0xe42
 520:	00018e02 	andeq	r8, r1, r2, lsl #28
 524:	00000014 	andeq	r0, r0, r4, lsl r0
 528:	000003f8 	strdeq	r0, [r0], -r8
 52c:	000093a0 	andeq	r9, r0, r0, lsr #7
 530:	00000058 	andeq	r0, r0, r8, asr r0
 534:	84080e42 	strhi	r0, [r8], #-3650	; 0xe42
 538:	00018e02 	andeq	r8, r1, r2, lsl #28
 53c:	0000000c 	andeq	r0, r0, ip
 540:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
 544:	7c020001 	stcvc	0, cr0, [r2], {1}
 548:	000d0c0e 	andeq	r0, sp, lr, lsl #24
 54c:	00000014 	andeq	r0, r0, r4, lsl r0
 550:	0000053c 	andeq	r0, r0, ip, lsr r5
 554:	0000945c 	andeq	r9, r0, ip, asr r4
 558:	0000001c 	andeq	r0, r0, ip, lsl r0
 55c:	83080e42 	movwhi	r0, #36418	; 0x8e42
 560:	00018e02 	andeq	r8, r1, r2, lsl #28
 564:	00000018 	andeq	r0, r0, r8, lsl r0
 568:	0000053c 	andeq	r0, r0, ip, lsr r5
 56c:	00009478 	andeq	r9, r0, r8, ror r4
 570:	0000009c 	muleq	r0, ip, r0
 574:	83100e42 	tsthi	r0, #1056	; 0x420
 578:	85038404 	strhi	r8, [r3, #-1028]	; 0x404
 57c:	00018e02 	andeq	r8, r1, r2, lsl #28
 580:	00000014 	andeq	r0, r0, r4, lsl r0
 584:	0000053c 	andeq	r0, r0, ip, lsr r5
 588:	00009514 	andeq	r9, r0, r4, lsl r5
 58c:	00000028 	andeq	r0, r0, r8, lsr #32
 590:	83080e42 	movwhi	r0, #36418	; 0x8e42
 594:	00018e02 	andeq	r8, r1, r2, lsl #28
 598:	00000014 	andeq	r0, r0, r4, lsl r0
 59c:	0000053c 	andeq	r0, r0, ip, lsr r5
 5a0:	0000953c 	andeq	r9, r0, ip, lsr r5
 5a4:	0000001c 	andeq	r0, r0, ip, lsl r0
 5a8:	83080e42 	movwhi	r0, #36418	; 0x8e42
 5ac:	00018e02 	andeq	r8, r1, r2, lsl #28
 5b0:	00000014 	andeq	r0, r0, r4, lsl r0
 5b4:	0000053c 	andeq	r0, r0, ip, lsr r5
 5b8:	00009558 	andeq	r9, r0, r8, asr r5
 5bc:	0000002c 	andeq	r0, r0, ip, lsr #32
 5c0:	84080e42 	strhi	r0, [r8], #-3650	; 0xe42
 5c4:	00018e02 	andeq	r8, r1, r2, lsl #28
 5c8:	00000014 	andeq	r0, r0, r4, lsl r0
 5cc:	0000053c 	andeq	r0, r0, ip, lsr r5
 5d0:	00009584 	andeq	r9, r0, r4, lsl #11
 5d4:	0000000c 	andeq	r0, r0, ip
 5d8:	83080e42 	movwhi	r0, #36418	; 0x8e42
 5dc:	00018e02 	andeq	r8, r1, r2, lsl #28
 5e0:	00000014 	andeq	r0, r0, r4, lsl r0
 5e4:	0000053c 	andeq	r0, r0, ip, lsr r5
 5e8:	00009590 	muleq	r0, r0, r5
 5ec:	00000020 	andeq	r0, r0, r0, lsr #32
 5f0:	83080e42 	movwhi	r0, #36418	; 0x8e42
 5f4:	00018e02 	andeq	r8, r1, r2, lsl #28
 5f8:	0000000c 	andeq	r0, r0, ip
 5fc:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
 600:	7c020001 	stcvc	0, cr0, [r2], {1}
 604:	000d0c0e 	andeq	r0, sp, lr, lsl #24
 608:	00000014 	andeq	r0, r0, r4, lsl r0
 60c:	000005f8 	strdeq	r0, [r0], -r8
 610:	000095b0 			; <UNDEFINED> instruction: 0x000095b0
 614:	00000014 	andeq	r0, r0, r4, lsl r0
 618:	84080e42 	strhi	r0, [r8], #-3650	; 0xe42
 61c:	00018e02 	andeq	r8, r1, r2, lsl #28
