Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date              : Wed Aug 25 16:55:57 2021
| Host              : animal.digi.e-technik.uni-kassel.de running 64-bit AlmaLinux release 8.3 (Purple Manul)
| Command           : report_timing -file /home/nfiege/Repositories/origami/vhdl/ratII/synth/fir_srg/UniformILPNew/fir_srg_UniformILPNew_1_ultrascale2_250/implementedSystem_timing_synth.rpt
| Design            : implementedSystem_toplevel
| Device            : xcvu13p-fhga2104
| Speed File        : -2  PRODUCTION 1.19 03-17-2018
| Temperature Grade : E
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.365ns  (required time - arrival time)
  Source:                 ModCount41_instance/count_reg[1]_rep__0/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Delay1No10_instance/Y_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.200ns  (logic 0.232ns (7.250%)  route 2.968ns (92.750%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.250ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.742ns = ( 6.742 - 4.000 ) 
    Source Clock Delay      (SCD):    3.370ns
    Clock Pessimism Removal (CPR):    0.378ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Inter-SLR Compensation: 0.174ns  ((DCD - CCD) * PF)
    Destination Clock Delay (DCD):    2.742ns
    Common Clock Delay      (CCD):    1.579ns
    Prorating Factor         (PF):    0.150
  Clock Net Delay (Source):      2.329ns (routing 0.665ns, distribution 1.664ns)
  Clock Net Delay (Destination): 1.995ns (routing 0.603ns, distribution 1.392ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BC9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BC9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.665     0.665 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.665    clk_IBUF_inst/OUT
    BC9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.665 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.348     1.013    clk_IBUF
    BUFGCE_X0Y158        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.041 r  clk_IBUF_BUFG_inst/O
    X4Y7 (CLOCK_ROOT)    net (fo=2941, routed)        2.329     3.370    ModCount41_instance/clk_IBUF_BUFG
    SLR Crossing[1->0]   
    SLICE_X123Y238       FDCE                                         r  ModCount41_instance/count_reg[1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y238       FDCE (Prop_CFF2_SLICEL_C_Q)
                                                      0.080     3.450 r  ModCount41_instance/count_reg[1]_rep__0/Q
                         net (fo=68, routed)          2.910     6.360    ModCount41_instance/count_reg[1]_rep__0_n_0
    SLR Crossing[0->1]   
    SLICE_X128Y415       LUT4 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.152     6.512 r  ModCount41_instance/Y[15]_i_1__3/O
                         net (fo=1, routed)           0.058     6.570    Delay1No10_instance/count_reg[0]_rep[15]
    SLICE_X128Y415       FDCE                                         r  Delay1No10_instance/Y_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    BC9                                               0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    BC9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.414     4.414 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.414    clk_IBUF_inst/OUT
    BC9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.414 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.309     4.723    clk_IBUF
    BUFGCE_X0Y158        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.747 r  clk_IBUF_BUFG_inst/O
    X4Y7 (CLOCK_ROOT)    net (fo=2941, routed)        1.995     6.742    Delay1No10_instance/clk_IBUF_BUFG
    SLICE_X128Y415       FDCE                                         r  Delay1No10_instance/Y_reg[15]/C
                         clock pessimism              0.378     7.120    
                         inter-SLR compensation      -0.174     6.946    
                         clock uncertainty           -0.035     6.911    
    SLICE_X128Y415       FDCE (Setup_HFF_SLICEM_C_D)
                                                      0.025     6.936    Delay1No10_instance/Y_reg[15]
  -------------------------------------------------------------------
                         required time                          6.936    
                         arrival time                          -6.570    
  -------------------------------------------------------------------
                         slack                                  0.365    




