

================================================================
== Vivado HLS Report for 'conv_write'
================================================================
* Date:           Wed Jan 20 14:16:48 2021

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        finalconv_hls
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.400 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     9217|     9217| 92.170 us | 92.170 us |  9217|  9217|   none  |
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |             |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1     |     9216|     9216|        48|          -|          -|   192|    no    |
        | + Loop 1.1  |       45|       45|        36|          5|          1|     3|    yes   |
        +-------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    129|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|     10|     696|   1647|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    482|    -|
|Register         |        0|      -|    1584|     64|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|     10|    2280|   2322|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      4|       2|      4|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+-------+-----+-----+-----+
    |         Instance         |        Module        | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +--------------------------+----------------------+---------+-------+-----+-----+-----+
    |convolution_hw_fabkb_U45  |convolution_hw_fabkb  |        0|      2|  205|  390|    0|
    |convolution_hw_fabkb_U46  |convolution_hw_fabkb  |        0|      2|  205|  390|    0|
    |convolution_hw_fmcud_U47  |convolution_hw_fmcud  |        0|      3|  143|  321|    0|
    |convolution_hw_fmcud_U48  |convolution_hw_fmcud  |        0|      3|  143|  321|    0|
    |convolution_hw_mudEe_U49  |convolution_hw_mudEe  |        0|      0|    0|   15|    0|
    |convolution_hw_mudEe_U50  |convolution_hw_mudEe  |        0|      0|    0|   15|    0|
    |convolution_hw_mudEe_U51  |convolution_hw_mudEe  |        0|      0|    0|   15|    0|
    |convolution_hw_mudEe_U52  |convolution_hw_mudEe  |        0|      0|    0|   15|    0|
    |convolution_hw_mudEe_U53  |convolution_hw_mudEe  |        0|      0|    0|   15|    0|
    |convolution_hw_mudEe_U54  |convolution_hw_mudEe  |        0|      0|    0|   15|    0|
    |convolution_hw_mudEe_U55  |convolution_hw_mudEe  |        0|      0|    0|   15|    0|
    |convolution_hw_mudEe_U56  |convolution_hw_mudEe  |        0|      0|    0|   15|    0|
    |convolution_hw_mudEe_U57  |convolution_hw_mudEe  |        0|      0|    0|   15|    0|
    |convolution_hw_mudEe_U58  |convolution_hw_mudEe  |        0|      0|    0|   15|    0|
    |convolution_hw_mudEe_U59  |convolution_hw_mudEe  |        0|      0|    0|   15|    0|
    |convolution_hw_mudEe_U60  |convolution_hw_mudEe  |        0|      0|    0|   15|    0|
    |convolution_hw_mudEe_U61  |convolution_hw_mudEe  |        0|      0|    0|   15|    0|
    |convolution_hw_mudEe_U62  |convolution_hw_mudEe  |        0|      0|    0|   15|    0|
    |convolution_hw_mudEe_U63  |convolution_hw_mudEe  |        0|      0|    0|   15|    0|
    +--------------------------+----------------------+---------+-------+-----+-----+-----+
    |Total                     |                      |        0|     10|  696| 1647|    0|
    +--------------------------+----------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name       | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+-------+---+----+------------+------------+
    |add_ln136_fu_946_p2        |     +    |      0|  0|  15|           8|           1|
    |add_ln173_fu_1022_p2       |     +    |      0|  0|  15|           6|           6|
    |add_ln176_fu_987_p2        |     +    |      0|  0|  15|           6|           2|
    |col_fu_934_p2              |     +    |      0|  0|  15|           6|           1|
    |ti_fu_1228_p2              |     +    |      0|  0|  12|           3|           1|
    |to_fu_1078_p2              |     +    |      0|  0|  10|           2|           1|
    |icmp_ln136_fu_940_p2       |   icmp   |      0|  0|  11|           8|           8|
    |icmp_ln139_fu_952_p2       |   icmp   |      0|  0|   9|           3|           3|
    |icmp_ln163_fu_1072_p2      |   icmp   |      0|  0|   8|           2|           2|
    |select_ln173_1_fu_966_p3   |  select  |      0|  0|   6|           1|           6|
    |select_ln173_2_fu_993_p3   |  select  |      0|  0|   6|           1|           6|
    |select_ln173_3_fu_1014_p3  |  select  |      0|  0|   2|           1|           2|
    |select_ln173_fu_958_p3     |  select  |      0|  0|   3|           1|           1|
    |ap_enable_pp0              |    xor   |      0|  0|   2|           1|           2|
    +---------------------------+----------+-------+---+----+------------+------------+
    |Total                      |          |      0|  0| 129|          49|          42|
    +---------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------+----+-----------+-----+-----------+
    |              Name             | LUT| Input Size| Bits| Total Bits|
    +-------------------------------+----+-----------+-----+-----------+
    |Y_0_reg_851                    |   9|          2|   32|         64|
    |ap_NS_fsm                      |  44|          9|    1|          9|
    |ap_enable_reg_pp0_iter7        |   9|          2|    1|          2|
    |ap_phi_mux_to_0_phi_fu_873_p4  |   9|          2|    2|          4|
    |col_0_reg_829                  |   9|          2|    6|         12|
    |grp_fu_881_p0                  |  33|          6|   32|        192|
    |grp_fu_881_p1                  |  33|          6|   32|        192|
    |grp_fu_885_p0                  |  27|          5|   32|        160|
    |grp_fu_885_p1                  |  27|          5|   32|        160|
    |grp_fu_890_p0                  |  33|          6|   32|        192|
    |grp_fu_890_p1                  |  33|          6|   32|        192|
    |grp_fu_894_p0                  |  27|          5|   32|        160|
    |grp_fu_894_p1                  |  27|          5|   32|        160|
    |ifm_buff0_0_address0           |  15|          3|    6|         18|
    |ifm_buff0_1_address0           |  15|          3|    6|         18|
    |ifm_buff0_2_address0           |  15|          3|    6|         18|
    |ifm_buff1_0_address0           |  15|          3|    6|         18|
    |ifm_buff1_1_address0           |  15|          3|    6|         18|
    |ifm_buff1_2_address0           |  15|          3|    6|         18|
    |ifm_buff2_0_address0           |  15|          3|    6|         18|
    |ifm_buff2_1_address0           |  15|          3|    6|         18|
    |ifm_buff2_2_address0           |  15|          3|    6|         18|
    |indvar_flatten_reg_818         |   9|          2|    8|         16|
    |ti_0_reg_840                   |   9|          2|    3|          6|
    |to_0_reg_869                   |   9|          2|    2|          4|
    +-------------------------------+----+-----------+-----+-----------+
    |Total                          | 482|         94|  365|       1687|
    +-------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------+----+----+-----+-----------+
    |             Name             | FF | LUT| Bits| Const Bits|
    +------------------------------+----+----+-----+-----------+
    |Y_0_reg_851                   |  32|   0|   32|          0|
    |acc000_reg_1676               |  32|   0|   32|          0|
    |acc010_reg_1681               |  32|   0|   32|          0|
    |acc020_reg_1686               |  32|   0|   32|          0|
    |acc030_reg_1691               |  32|   0|   32|          0|
    |acc040_reg_1696               |  32|   0|   32|          0|
    |acc050_reg_1701               |  32|   0|   32|          0|
    |acc060_reg_1706               |  32|   0|   32|          0|
    |add_ln136_reg_1237            |   8|   0|    8|          0|
    |ap_CS_fsm                     |   8|   0|    8|          0|
    |ap_enable_reg_pp0_iter0       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7       |   1|   0|    1|          0|
    |col_0_reg_829                 |   6|   0|    6|          0|
    |filter_buff_0_0_0_3_reg_1262  |   3|   0|    3|          0|
    |filter_buff_0_0_1_3_reg_1307  |   3|   0|    3|          0|
    |filter_buff_0_0_2_3_reg_1352  |   3|   0|    3|          0|
    |filter_buff_0_1_0_3_reg_1277  |   3|   0|    3|          0|
    |filter_buff_0_1_1_3_reg_1322  |   3|   0|    3|          0|
    |filter_buff_0_1_2_3_reg_1367  |   3|   0|    3|          0|
    |filter_buff_0_2_0_3_reg_1292  |   3|   0|    3|          0|
    |filter_buff_0_2_1_3_reg_1337  |   3|   0|    3|          0|
    |filter_buff_0_2_2_3_reg_1382  |   3|   0|    3|          0|
    |filter_buff_1_0_0_3_reg_1267  |   3|   0|    3|          0|
    |filter_buff_1_0_1_3_reg_1312  |   3|   0|    3|          0|
    |filter_buff_1_0_2_3_reg_1357  |   3|   0|    3|          0|
    |filter_buff_1_1_0_3_reg_1282  |   3|   0|    3|          0|
    |filter_buff_1_1_1_3_reg_1327  |   3|   0|    3|          0|
    |filter_buff_1_1_2_3_reg_1372  |   3|   0|    3|          0|
    |filter_buff_1_2_0_3_reg_1297  |   3|   0|    3|          0|
    |filter_buff_1_2_1_3_reg_1342  |   3|   0|    3|          0|
    |filter_buff_1_2_2_3_reg_1387  |   3|   0|    3|          0|
    |filter_buff_2_0_0_3_reg_1272  |   3|   0|    3|          0|
    |filter_buff_2_0_1_3_reg_1317  |   3|   0|    3|          0|
    |filter_buff_2_0_2_3_reg_1362  |   3|   0|    3|          0|
    |filter_buff_2_1_0_3_reg_1287  |   3|   0|    3|          0|
    |filter_buff_2_1_1_3_reg_1332  |   3|   0|    3|          0|
    |filter_buff_2_1_2_3_reg_1377  |   3|   0|    3|          0|
    |filter_buff_2_2_0_3_reg_1302  |   3|   0|    3|          0|
    |filter_buff_2_2_1_3_reg_1347  |   3|   0|    3|          0|
    |filter_buff_2_2_2_3_reg_1392  |   3|   0|    3|          0|
    |icmp_ln163_reg_1532           |   1|   0|    1|          0|
    |ifm_buff0_0_addr_1_reg_1442   |   6|   0|    6|          0|
    |ifm_buff0_0_addr_2_reg_1487   |   6|   0|    6|          0|
    |ifm_buff0_0_addr_reg_1397     |   6|   0|    6|          0|
    |ifm_buff0_1_addr_1_reg_1447   |   6|   0|    6|          0|
    |ifm_buff0_1_addr_2_reg_1492   |   6|   0|    6|          0|
    |ifm_buff0_1_addr_reg_1402     |   6|   0|    6|          0|
    |ifm_buff0_2_addr_1_reg_1452   |   6|   0|    6|          0|
    |ifm_buff0_2_addr_2_reg_1497   |   6|   0|    6|          0|
    |ifm_buff0_2_addr_reg_1407     |   6|   0|    6|          0|
    |ifm_buff1_0_addr_1_reg_1457   |   6|   0|    6|          0|
    |ifm_buff1_0_addr_2_reg_1502   |   6|   0|    6|          0|
    |ifm_buff1_0_addr_reg_1412     |   6|   0|    6|          0|
    |ifm_buff1_1_addr_1_reg_1462   |   6|   0|    6|          0|
    |ifm_buff1_1_addr_2_reg_1507   |   6|   0|    6|          0|
    |ifm_buff1_1_addr_reg_1417     |   6|   0|    6|          0|
    |ifm_buff1_2_addr_1_reg_1467   |   6|   0|    6|          0|
    |ifm_buff1_2_addr_2_reg_1512   |   6|   0|    6|          0|
    |ifm_buff1_2_addr_reg_1422     |   6|   0|    6|          0|
    |ifm_buff2_0_addr_1_reg_1472   |   6|   0|    6|          0|
    |ifm_buff2_0_addr_2_reg_1517   |   6|   0|    6|          0|
    |ifm_buff2_0_addr_reg_1427     |   6|   0|    6|          0|
    |ifm_buff2_1_addr_1_reg_1477   |   6|   0|    6|          0|
    |ifm_buff2_1_addr_2_reg_1522   |   6|   0|    6|          0|
    |ifm_buff2_1_addr_reg_1432     |   6|   0|    6|          0|
    |ifm_buff2_2_addr_1_reg_1482   |   6|   0|    6|          0|
    |ifm_buff2_2_addr_2_reg_1527   |   6|   0|    6|          0|
    |ifm_buff2_2_addr_reg_1437     |   6|   0|    6|          0|
    |indvar_flatten_reg_818        |   8|   0|    8|          0|
    |mut000_reg_1631               |  32|   0|   32|          0|
    |mut010_reg_1646               |  32|   0|   32|          0|
    |mut020_reg_1661               |  32|   0|   32|          0|
    |mut100_reg_1636               |  32|   0|   32|          0|
    |mut110_reg_1651               |  32|   0|   32|          0|
    |mut120_reg_1666               |  32|   0|   32|          0|
    |mut200_reg_1641               |  32|   0|   32|          0|
    |mut210_reg_1656               |  32|   0|   32|          0|
    |mut220_reg_1671               |  32|   0|   32|          0|
    |select_ln173_1_reg_1247       |   6|   0|    6|          0|
    |select_ln173_reg_1242         |   3|   0|    3|          0|
    |ti_0_reg_840                  |   3|   0|    3|          0|
    |tmp_10_reg_1581               |  32|   0|   32|          0|
    |tmp_11_reg_1586               |  32|   0|   32|          0|
    |tmp_12_reg_1591               |  32|   0|   32|          0|
    |tmp_13_reg_1596               |  32|   0|   32|          0|
    |tmp_14_reg_1616               |  32|   0|   32|          0|
    |tmp_15_reg_1601               |  32|   0|   32|          0|
    |tmp_16_reg_1621               |  32|   0|   32|          0|
    |tmp_17_reg_1606               |  32|   0|   32|          0|
    |tmp_18_reg_1626               |  32|   0|   32|          0|
    |tmp_19_reg_1611               |  32|   0|   32|          0|
    |tmp_1_reg_1541                |  32|   0|   32|          0|
    |tmp_2_reg_1546                |  32|   0|   32|          0|
    |tmp_3_reg_1576                |  32|   0|   32|          0|
    |tmp_6_reg_1551                |  32|   0|   32|          0|
    |tmp_7_reg_1556                |  32|   0|   32|          0|
    |tmp_8_reg_1561                |  32|   0|   32|          0|
    |tmp_9_reg_1566                |  32|   0|   32|          0|
    |tmp_reg_1711                  |  32|   0|   32|          0|
    |tmp_s_reg_1571                |  32|   0|   32|          0|
    |to_0_reg_869                  |   2|   0|    2|          0|
    |to_reg_1536                   |   2|   0|    2|          0|
    |zext_ln173_reg_1252           |   6|   0|   64|         58|
    |icmp_ln163_reg_1532           |  64|  32|    1|          0|
    |mut220_reg_1671               |  64|  32|   32|          0|
    +------------------------------+----+----+-----+-----------+
    |Total                         |1584|  64| 1547|         58|
    +------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------+-----+-----+------------+-------------------+--------------+
|          RTL Ports         | Dir | Bits|  Protocol  |   Source Object   |    C Type    |
+----------------------------+-----+-----+------------+-------------------+--------------+
|ap_clk                      |  in |    1| ap_ctrl_hs |     conv_write    | return value |
|ap_rst                      |  in |    1| ap_ctrl_hs |     conv_write    | return value |
|ap_start                    |  in |    1| ap_ctrl_hs |     conv_write    | return value |
|ap_done                     | out |    1| ap_ctrl_hs |     conv_write    | return value |
|ap_idle                     | out |    1| ap_ctrl_hs |     conv_write    | return value |
|ap_ready                    | out |    1| ap_ctrl_hs |     conv_write    | return value |
|filter_buff_0_0_0_address0  | out |    3|  ap_memory | filter_buff_0_0_0 |     array    |
|filter_buff_0_0_0_ce0       | out |    1|  ap_memory | filter_buff_0_0_0 |     array    |
|filter_buff_0_0_0_q0        |  in |   32|  ap_memory | filter_buff_0_0_0 |     array    |
|filter_buff_0_0_1_address0  | out |    3|  ap_memory | filter_buff_0_0_1 |     array    |
|filter_buff_0_0_1_ce0       | out |    1|  ap_memory | filter_buff_0_0_1 |     array    |
|filter_buff_0_0_1_q0        |  in |   32|  ap_memory | filter_buff_0_0_1 |     array    |
|filter_buff_0_0_2_address0  | out |    3|  ap_memory | filter_buff_0_0_2 |     array    |
|filter_buff_0_0_2_ce0       | out |    1|  ap_memory | filter_buff_0_0_2 |     array    |
|filter_buff_0_0_2_q0        |  in |   32|  ap_memory | filter_buff_0_0_2 |     array    |
|filter_buff_0_1_0_address0  | out |    3|  ap_memory | filter_buff_0_1_0 |     array    |
|filter_buff_0_1_0_ce0       | out |    1|  ap_memory | filter_buff_0_1_0 |     array    |
|filter_buff_0_1_0_q0        |  in |   32|  ap_memory | filter_buff_0_1_0 |     array    |
|filter_buff_0_1_1_address0  | out |    3|  ap_memory | filter_buff_0_1_1 |     array    |
|filter_buff_0_1_1_ce0       | out |    1|  ap_memory | filter_buff_0_1_1 |     array    |
|filter_buff_0_1_1_q0        |  in |   32|  ap_memory | filter_buff_0_1_1 |     array    |
|filter_buff_0_1_2_address0  | out |    3|  ap_memory | filter_buff_0_1_2 |     array    |
|filter_buff_0_1_2_ce0       | out |    1|  ap_memory | filter_buff_0_1_2 |     array    |
|filter_buff_0_1_2_q0        |  in |   32|  ap_memory | filter_buff_0_1_2 |     array    |
|filter_buff_0_2_0_address0  | out |    3|  ap_memory | filter_buff_0_2_0 |     array    |
|filter_buff_0_2_0_ce0       | out |    1|  ap_memory | filter_buff_0_2_0 |     array    |
|filter_buff_0_2_0_q0        |  in |   32|  ap_memory | filter_buff_0_2_0 |     array    |
|filter_buff_0_2_1_address0  | out |    3|  ap_memory | filter_buff_0_2_1 |     array    |
|filter_buff_0_2_1_ce0       | out |    1|  ap_memory | filter_buff_0_2_1 |     array    |
|filter_buff_0_2_1_q0        |  in |   32|  ap_memory | filter_buff_0_2_1 |     array    |
|filter_buff_0_2_2_address0  | out |    3|  ap_memory | filter_buff_0_2_2 |     array    |
|filter_buff_0_2_2_ce0       | out |    1|  ap_memory | filter_buff_0_2_2 |     array    |
|filter_buff_0_2_2_q0        |  in |   32|  ap_memory | filter_buff_0_2_2 |     array    |
|filter_buff_1_0_0_address0  | out |    3|  ap_memory | filter_buff_1_0_0 |     array    |
|filter_buff_1_0_0_ce0       | out |    1|  ap_memory | filter_buff_1_0_0 |     array    |
|filter_buff_1_0_0_q0        |  in |   32|  ap_memory | filter_buff_1_0_0 |     array    |
|filter_buff_1_0_1_address0  | out |    3|  ap_memory | filter_buff_1_0_1 |     array    |
|filter_buff_1_0_1_ce0       | out |    1|  ap_memory | filter_buff_1_0_1 |     array    |
|filter_buff_1_0_1_q0        |  in |   32|  ap_memory | filter_buff_1_0_1 |     array    |
|filter_buff_1_0_2_address0  | out |    3|  ap_memory | filter_buff_1_0_2 |     array    |
|filter_buff_1_0_2_ce0       | out |    1|  ap_memory | filter_buff_1_0_2 |     array    |
|filter_buff_1_0_2_q0        |  in |   32|  ap_memory | filter_buff_1_0_2 |     array    |
|filter_buff_1_1_0_address0  | out |    3|  ap_memory | filter_buff_1_1_0 |     array    |
|filter_buff_1_1_0_ce0       | out |    1|  ap_memory | filter_buff_1_1_0 |     array    |
|filter_buff_1_1_0_q0        |  in |   32|  ap_memory | filter_buff_1_1_0 |     array    |
|filter_buff_1_1_1_address0  | out |    3|  ap_memory | filter_buff_1_1_1 |     array    |
|filter_buff_1_1_1_ce0       | out |    1|  ap_memory | filter_buff_1_1_1 |     array    |
|filter_buff_1_1_1_q0        |  in |   32|  ap_memory | filter_buff_1_1_1 |     array    |
|filter_buff_1_1_2_address0  | out |    3|  ap_memory | filter_buff_1_1_2 |     array    |
|filter_buff_1_1_2_ce0       | out |    1|  ap_memory | filter_buff_1_1_2 |     array    |
|filter_buff_1_1_2_q0        |  in |   32|  ap_memory | filter_buff_1_1_2 |     array    |
|filter_buff_1_2_0_address0  | out |    3|  ap_memory | filter_buff_1_2_0 |     array    |
|filter_buff_1_2_0_ce0       | out |    1|  ap_memory | filter_buff_1_2_0 |     array    |
|filter_buff_1_2_0_q0        |  in |   32|  ap_memory | filter_buff_1_2_0 |     array    |
|filter_buff_1_2_1_address0  | out |    3|  ap_memory | filter_buff_1_2_1 |     array    |
|filter_buff_1_2_1_ce0       | out |    1|  ap_memory | filter_buff_1_2_1 |     array    |
|filter_buff_1_2_1_q0        |  in |   32|  ap_memory | filter_buff_1_2_1 |     array    |
|filter_buff_1_2_2_address0  | out |    3|  ap_memory | filter_buff_1_2_2 |     array    |
|filter_buff_1_2_2_ce0       | out |    1|  ap_memory | filter_buff_1_2_2 |     array    |
|filter_buff_1_2_2_q0        |  in |   32|  ap_memory | filter_buff_1_2_2 |     array    |
|filter_buff_2_0_0_address0  | out |    3|  ap_memory | filter_buff_2_0_0 |     array    |
|filter_buff_2_0_0_ce0       | out |    1|  ap_memory | filter_buff_2_0_0 |     array    |
|filter_buff_2_0_0_q0        |  in |   32|  ap_memory | filter_buff_2_0_0 |     array    |
|filter_buff_2_0_1_address0  | out |    3|  ap_memory | filter_buff_2_0_1 |     array    |
|filter_buff_2_0_1_ce0       | out |    1|  ap_memory | filter_buff_2_0_1 |     array    |
|filter_buff_2_0_1_q0        |  in |   32|  ap_memory | filter_buff_2_0_1 |     array    |
|filter_buff_2_0_2_address0  | out |    3|  ap_memory | filter_buff_2_0_2 |     array    |
|filter_buff_2_0_2_ce0       | out |    1|  ap_memory | filter_buff_2_0_2 |     array    |
|filter_buff_2_0_2_q0        |  in |   32|  ap_memory | filter_buff_2_0_2 |     array    |
|filter_buff_2_1_0_address0  | out |    3|  ap_memory | filter_buff_2_1_0 |     array    |
|filter_buff_2_1_0_ce0       | out |    1|  ap_memory | filter_buff_2_1_0 |     array    |
|filter_buff_2_1_0_q0        |  in |   32|  ap_memory | filter_buff_2_1_0 |     array    |
|filter_buff_2_1_1_address0  | out |    3|  ap_memory | filter_buff_2_1_1 |     array    |
|filter_buff_2_1_1_ce0       | out |    1|  ap_memory | filter_buff_2_1_1 |     array    |
|filter_buff_2_1_1_q0        |  in |   32|  ap_memory | filter_buff_2_1_1 |     array    |
|filter_buff_2_1_2_address0  | out |    3|  ap_memory | filter_buff_2_1_2 |     array    |
|filter_buff_2_1_2_ce0       | out |    1|  ap_memory | filter_buff_2_1_2 |     array    |
|filter_buff_2_1_2_q0        |  in |   32|  ap_memory | filter_buff_2_1_2 |     array    |
|filter_buff_2_2_0_address0  | out |    3|  ap_memory | filter_buff_2_2_0 |     array    |
|filter_buff_2_2_0_ce0       | out |    1|  ap_memory | filter_buff_2_2_0 |     array    |
|filter_buff_2_2_0_q0        |  in |   32|  ap_memory | filter_buff_2_2_0 |     array    |
|filter_buff_2_2_1_address0  | out |    3|  ap_memory | filter_buff_2_2_1 |     array    |
|filter_buff_2_2_1_ce0       | out |    1|  ap_memory | filter_buff_2_2_1 |     array    |
|filter_buff_2_2_1_q0        |  in |   32|  ap_memory | filter_buff_2_2_1 |     array    |
|filter_buff_2_2_2_address0  | out |    3|  ap_memory | filter_buff_2_2_2 |     array    |
|filter_buff_2_2_2_ce0       | out |    1|  ap_memory | filter_buff_2_2_2 |     array    |
|filter_buff_2_2_2_q0        |  in |   32|  ap_memory | filter_buff_2_2_2 |     array    |
|ifm_buff0_0_address0        | out |    6|  ap_memory |    ifm_buff0_0    |     array    |
|ifm_buff0_0_ce0             | out |    1|  ap_memory |    ifm_buff0_0    |     array    |
|ifm_buff0_0_q0              |  in |   32|  ap_memory |    ifm_buff0_0    |     array    |
|ifm_buff0_0_address1        | out |    6|  ap_memory |    ifm_buff0_0    |     array    |
|ifm_buff0_0_ce1             | out |    1|  ap_memory |    ifm_buff0_0    |     array    |
|ifm_buff0_0_q1              |  in |   32|  ap_memory |    ifm_buff0_0    |     array    |
|ifm_buff0_1_address0        | out |    6|  ap_memory |    ifm_buff0_1    |     array    |
|ifm_buff0_1_ce0             | out |    1|  ap_memory |    ifm_buff0_1    |     array    |
|ifm_buff0_1_q0              |  in |   32|  ap_memory |    ifm_buff0_1    |     array    |
|ifm_buff0_1_address1        | out |    6|  ap_memory |    ifm_buff0_1    |     array    |
|ifm_buff0_1_ce1             | out |    1|  ap_memory |    ifm_buff0_1    |     array    |
|ifm_buff0_1_q1              |  in |   32|  ap_memory |    ifm_buff0_1    |     array    |
|ifm_buff0_2_address0        | out |    6|  ap_memory |    ifm_buff0_2    |     array    |
|ifm_buff0_2_ce0             | out |    1|  ap_memory |    ifm_buff0_2    |     array    |
|ifm_buff0_2_q0              |  in |   32|  ap_memory |    ifm_buff0_2    |     array    |
|ifm_buff0_2_address1        | out |    6|  ap_memory |    ifm_buff0_2    |     array    |
|ifm_buff0_2_ce1             | out |    1|  ap_memory |    ifm_buff0_2    |     array    |
|ifm_buff0_2_q1              |  in |   32|  ap_memory |    ifm_buff0_2    |     array    |
|ifm_buff1_0_address0        | out |    6|  ap_memory |    ifm_buff1_0    |     array    |
|ifm_buff1_0_ce0             | out |    1|  ap_memory |    ifm_buff1_0    |     array    |
|ifm_buff1_0_q0              |  in |   32|  ap_memory |    ifm_buff1_0    |     array    |
|ifm_buff1_0_address1        | out |    6|  ap_memory |    ifm_buff1_0    |     array    |
|ifm_buff1_0_ce1             | out |    1|  ap_memory |    ifm_buff1_0    |     array    |
|ifm_buff1_0_q1              |  in |   32|  ap_memory |    ifm_buff1_0    |     array    |
|ifm_buff1_1_address0        | out |    6|  ap_memory |    ifm_buff1_1    |     array    |
|ifm_buff1_1_ce0             | out |    1|  ap_memory |    ifm_buff1_1    |     array    |
|ifm_buff1_1_q0              |  in |   32|  ap_memory |    ifm_buff1_1    |     array    |
|ifm_buff1_1_address1        | out |    6|  ap_memory |    ifm_buff1_1    |     array    |
|ifm_buff1_1_ce1             | out |    1|  ap_memory |    ifm_buff1_1    |     array    |
|ifm_buff1_1_q1              |  in |   32|  ap_memory |    ifm_buff1_1    |     array    |
|ifm_buff1_2_address0        | out |    6|  ap_memory |    ifm_buff1_2    |     array    |
|ifm_buff1_2_ce0             | out |    1|  ap_memory |    ifm_buff1_2    |     array    |
|ifm_buff1_2_q0              |  in |   32|  ap_memory |    ifm_buff1_2    |     array    |
|ifm_buff1_2_address1        | out |    6|  ap_memory |    ifm_buff1_2    |     array    |
|ifm_buff1_2_ce1             | out |    1|  ap_memory |    ifm_buff1_2    |     array    |
|ifm_buff1_2_q1              |  in |   32|  ap_memory |    ifm_buff1_2    |     array    |
|ifm_buff2_0_address0        | out |    6|  ap_memory |    ifm_buff2_0    |     array    |
|ifm_buff2_0_ce0             | out |    1|  ap_memory |    ifm_buff2_0    |     array    |
|ifm_buff2_0_q0              |  in |   32|  ap_memory |    ifm_buff2_0    |     array    |
|ifm_buff2_0_address1        | out |    6|  ap_memory |    ifm_buff2_0    |     array    |
|ifm_buff2_0_ce1             | out |    1|  ap_memory |    ifm_buff2_0    |     array    |
|ifm_buff2_0_q1              |  in |   32|  ap_memory |    ifm_buff2_0    |     array    |
|ifm_buff2_1_address0        | out |    6|  ap_memory |    ifm_buff2_1    |     array    |
|ifm_buff2_1_ce0             | out |    1|  ap_memory |    ifm_buff2_1    |     array    |
|ifm_buff2_1_q0              |  in |   32|  ap_memory |    ifm_buff2_1    |     array    |
|ifm_buff2_1_address1        | out |    6|  ap_memory |    ifm_buff2_1    |     array    |
|ifm_buff2_1_ce1             | out |    1|  ap_memory |    ifm_buff2_1    |     array    |
|ifm_buff2_1_q1              |  in |   32|  ap_memory |    ifm_buff2_1    |     array    |
|ifm_buff2_2_address0        | out |    6|  ap_memory |    ifm_buff2_2    |     array    |
|ifm_buff2_2_ce0             | out |    1|  ap_memory |    ifm_buff2_2    |     array    |
|ifm_buff2_2_q0              |  in |   32|  ap_memory |    ifm_buff2_2    |     array    |
|ifm_buff2_2_address1        | out |    6|  ap_memory |    ifm_buff2_2    |     array    |
|ifm_buff2_2_ce1             | out |    1|  ap_memory |    ifm_buff2_2    |     array    |
|ifm_buff2_2_q1              |  in |   32|  ap_memory |    ifm_buff2_2    |     array    |
|ofm_buff0_0_address0        | out |    5|  ap_memory |    ofm_buff0_0    |     array    |
|ofm_buff0_0_ce0             | out |    1|  ap_memory |    ofm_buff0_0    |     array    |
|ofm_buff0_0_we0             | out |    1|  ap_memory |    ofm_buff0_0    |     array    |
|ofm_buff0_0_d0              | out |   32|  ap_memory |    ofm_buff0_0    |     array    |
|ofm_buff0_1_address0        | out |    5|  ap_memory |    ofm_buff0_1    |     array    |
|ofm_buff0_1_ce0             | out |    1|  ap_memory |    ofm_buff0_1    |     array    |
|ofm_buff0_1_we0             | out |    1|  ap_memory |    ofm_buff0_1    |     array    |
|ofm_buff0_1_d0              | out |   32|  ap_memory |    ofm_buff0_1    |     array    |
|ofm_buff0_2_address0        | out |    5|  ap_memory |    ofm_buff0_2    |     array    |
|ofm_buff0_2_ce0             | out |    1|  ap_memory |    ofm_buff0_2    |     array    |
|ofm_buff0_2_we0             | out |    1|  ap_memory |    ofm_buff0_2    |     array    |
|ofm_buff0_2_d0              | out |   32|  ap_memory |    ofm_buff0_2    |     array    |
|ofm_buff0_3_address0        | out |    5|  ap_memory |    ofm_buff0_3    |     array    |
|ofm_buff0_3_ce0             | out |    1|  ap_memory |    ofm_buff0_3    |     array    |
|ofm_buff0_3_we0             | out |    1|  ap_memory |    ofm_buff0_3    |     array    |
|ofm_buff0_3_d0              | out |   32|  ap_memory |    ofm_buff0_3    |     array    |
|ofm_buff0_4_address0        | out |    5|  ap_memory |    ofm_buff0_4    |     array    |
|ofm_buff0_4_ce0             | out |    1|  ap_memory |    ofm_buff0_4    |     array    |
|ofm_buff0_4_we0             | out |    1|  ap_memory |    ofm_buff0_4    |     array    |
|ofm_buff0_4_d0              | out |   32|  ap_memory |    ofm_buff0_4    |     array    |
|ofm_buff0_5_address0        | out |    5|  ap_memory |    ofm_buff0_5    |     array    |
|ofm_buff0_5_ce0             | out |    1|  ap_memory |    ofm_buff0_5    |     array    |
|ofm_buff0_5_we0             | out |    1|  ap_memory |    ofm_buff0_5    |     array    |
|ofm_buff0_5_d0              | out |   32|  ap_memory |    ofm_buff0_5    |     array    |
+----------------------------+-----+-----+------------+-------------------+--------------+

