<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>synthesis Report</title>
<style type="text/css">
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#main_wrapper{ width: 100%; }
div#content { margin-left: 350px; margin-right: 30px; }
div#catalog_wrapper {position: fixed; top: 30px; width: 350px; float: left; }
div#catalog ul { list-style-type: none; }
div#catalog li { text-align: left; list-style-type:circle; color: #0084ff; margin-top: 3px; margin-bottom: 3px; }
div#catalog a { display:inline-block; text-decoration: none; color: #0084ff; font-weight: bold; padding: 3px; }
div#catalog a:visited { color: #0084ff; }
div#catalog a:hover { color: #fff; background: #0084ff; }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td { border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table td.label { min-width: 100px; width: 8%;}
</style>
</head>
<body>
<div id="main_wrapper">
<div id="catalog_wrapper">
<div id="catalog">
<ul>
<li><a href="#about" style=" font-size: 16px;">Synthesis Messages</a></li>
<li><a href="#summary" style=" font-size: 16px;">Synthesis Details</a></li>
<li><a href="#resource" style=" font-size: 16px;">Resource</a>
<ul>
<li><a href="#usage" style=" font-size: 14px;">Resource Usage Summary</a></li>
<li><a href="#utilization" style=" font-size: 14px;">Resource Utilization Summary</a></li>
</ul>
</li>
<li><a href="#timing" style=" font-size: 16px;">Timing</a>
<ul>
<li><a href="#clock" style=" font-size: 14px;">Clock Summary</a></li>
<li><a href="#performance" style=" font-size: 14px;">Max Frequency Summary</a></li>
<li><a href="#detail timing" style=" font-size: 14px;">Detail Timing Paths Informations</a></li>
</ul>
</li>
</ul>
</div><!-- catalog -->
</div><!-- catalog_wrapper -->
<div id="content">
<h1><a name="about">Synthesis Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>GowinSynthesis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>F:\Radar_VHDL\gowin\ul\src\main.v<br>
</td>
</tr>
<tr>
<td class="label">GowinSynthesis Constraints File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.10.03 (64-bit)</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW1NSR-LV4CQN48PC7/I6</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW1NSR-4C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Sun Nov 10 22:10:50 2024
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2024 Gowin Semiconductor Corporation. ALL rights reserved.</td>
</tr>
</table>
<h1><a name="summary">Synthesis Details</a></h1>
<table class="summary_table">
<tr>
<td class="label">Top Level Module</td>
<td>Main</td>
</tr>
<tr>
<td class="label">Synthesis Process</td>
<td>Running parser:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0.656s, Elapsed time = 0h 0m 0.7s, Peak memory usage = 265.047MB<br/>Running netlist conversion:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0s, Peak memory usage = 0MB<br/>Running device independent optimization:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 0: CPU time = 0h 0m 0.062s, Elapsed time = 0h 0m 0.058s, Peak memory usage = 265.047MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 1: CPU time = 0h 0m 0.031s, Elapsed time = 0h 0m 0.024s, Peak memory usage = 265.047MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 2: CPU time = 0h 0m 0.171s, Elapsed time = 0h 0m 0.193s, Peak memory usage = 265.047MB<br/>Running inference:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 0: CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0.012s, Peak memory usage = 265.047MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 1: CPU time = 0h 0m 0.015s, Elapsed time = 0h 0m 0.008s, Peak memory usage = 265.047MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 2: CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0.003s, Peak memory usage = 265.047MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 3: CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0.002s, Peak memory usage = 265.047MB<br/>Running technical mapping:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 0: CPU time = 0h 0m 0.046s, Elapsed time = 0h 0m 0.055s, Peak memory usage = 265.047MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 1: CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0.01s, Peak memory usage = 265.047MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 2: CPU time = 0h 0m 0.015s, Elapsed time = 0h 0m 0.011s, Peak memory usage = 265.047MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 3: CPU time = 0h 0m 5s, Elapsed time = 0h 0m 5s, Peak memory usage = 265.047MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 4: CPU time = 0h 0m 0.062s, Elapsed time = 0h 0m 0.073s, Peak memory usage = 265.047MB<br/>Generate output files:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0.031s, Elapsed time = 0h 0m 0.026s, Peak memory usage = 265.047MB<br/></td>
</tr>
<tr>
<td class="label">Total Time and Memory Usage</td>
<td>CPU time = 0h 0m 6s, Elapsed time = 0h 0m 6s, Peak memory usage = 265.047MB</td>
</tr>
</table>
<h1><a name="resource">Resource</a></h1>
<h2><a name="usage">Resource Usage Summary</a></h2>
<table class="summary_table">
<tr>
<td class="label"><b>Resource</b></td>
<td><b>Usage</b></td>
</tr>
<tr>
<td class="label"><b>I/O Port </b></td>
<td>10</td>
</tr>
<tr>
<td class="label"><b>I/O Buf </b></td>
<td>10</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspIBUF</td>
<td>2</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspOBUF</td>
<td>8</td>
</tr>
<tr>
<td class="label"><b>Register </b></td>
<td>60</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFF</td>
<td>13</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFE</td>
<td>37</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFR</td>
<td>1</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFRE</td>
<td>9</td>
</tr>
<tr>
<td class="label"><b>LUT </b></td>
<td>349</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT2</td>
<td>47</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT3</td>
<td>71</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT4</td>
<td>231</td>
</tr>
<tr>
<td class="label"><b>ALU </b></td>
<td>9</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspALU</td>
<td>9</td>
</tr>
<tr>
<td class="label"><b>INV </b></td>
<td>2</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspINV</td>
<td>2</td>
</tr>
<tr>
<td class="label"><b>DSP </b></td>
<td></td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspMULTALU36X18</td>
<td>1</td>
</tr>
</table>
<h2><a name="utilization">Resource Utilization Summary</a></h2>
<table class="summary_table">
<tr>
<td class="label"><b>Resource</b></td>
<td><b>Usage</b></td>
<td><b>Utilization</b></td>
</tr>
<tr>
<td class="label">Logic</td>
<td>360(351 LUT, 9 ALU) / 4608</td>
<td>8%</td>
</tr>
<tr>
<td class="label">Register</td>
<td>60 / 3573</td>
<td>2%</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp--Register as Latch</td>
<td>0 / 3573</td>
<td>0%</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp--Register as FF</td>
<td>60 / 3573</td>
<td>2%</td>
</tr>
<tr>
<td class="label">BSRAM</td>
<td>0 / 10</td>
<td>0%</td>
</tr>
</table>
<h1><a name="timing">Timing</a></h1>
<h2><a name="clock">Clock Summary:</a></h2>
<table class="summary_table">
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Type</th>
<th>Period</th>
<th>Frequency(MHz)</th>
<th>Rise</th>
<th>Fall</th>
<th>Source</th>
<th>Master</th>
<th>Object</th>
</tr>
<tr>
<td>1</td>
<td>clk</td>
<td>Base</td>
<td>20.000</td>
<td>50.0</td>
<td>0.000</td>
<td>10.000</td>
<td> </td>
<td> </td>
<td>clk_ibuf/I </td>
</tr>
<tr>
<td>2</td>
<td>eh/n98_6</td>
<td>Base</td>
<td>20.000</td>
<td>50.0</td>
<td>0.000</td>
<td>10.000</td>
<td> </td>
<td> </td>
<td>eh/n98_s2/F </td>
</tr>
</table>
<h2><a name="performance">Max Frequency Summary:</a></h2>
<table class="summary_table">
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>clk</td>
<td>50.000(MHz)</td>
<td>77.808(MHz)</td>
<td>9</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="detail timing">Detail Timing Paths Information</a></h2>
<h3>Path&nbsp1</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-12.970</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>33.181</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.212</td>
</tr>
<tr>
<td class="label">From</td>
<td>dis/mult_5_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>dis/distance_m_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>eh/n98_6[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>57</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.538</td>
<td>0.538</td>
<td>tNET</td>
<td>RR</td>
<td>109</td>
<td>dis/mult_5_s2/CLK</td>
</tr>
<tr>
<td>0.778</td>
<td>0.240</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>dis/mult_5_s2/DOUT[21]</td>
</tr>
<tr>
<td>1.489</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>dis/n117_s155/I1</td>
</tr>
<tr>
<td>2.303</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>dis/n117_s155/F</td>
</tr>
<tr>
<td>3.015</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>dis/n117_s139/I0</td>
</tr>
<tr>
<td>3.779</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>dis/n117_s139/F</td>
</tr>
<tr>
<td>4.491</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>dis/n117_s127/I1</td>
</tr>
<tr>
<td>5.305</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>dis/n117_s127/F</td>
</tr>
<tr>
<td>6.016</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>dis/n118_s92/I1</td>
</tr>
<tr>
<td>6.831</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>dis/n118_s92/F</td>
</tr>
<tr>
<td>7.542</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>dis/n117_s117/I1</td>
</tr>
<tr>
<td>8.357</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>dis/n117_s117/F</td>
</tr>
<tr>
<td>9.068</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>dis/n117_s106/I1</td>
</tr>
<tr>
<td>9.882</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>dis/n117_s106/F</td>
</tr>
<tr>
<td>10.594</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>dis/n117_s180/I1</td>
</tr>
<tr>
<td>11.408</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>dis/n117_s180/F</td>
</tr>
<tr>
<td>12.119</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>dis/n117_s75/I0</td>
</tr>
<tr>
<td>12.884</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>dis/n117_s75/F</td>
</tr>
<tr>
<td>13.595</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>dis/n117_s47/I1</td>
</tr>
<tr>
<td>14.410</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>dis/n117_s47/F</td>
</tr>
<tr>
<td>15.121</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>dis/n117_s37/I1</td>
</tr>
<tr>
<td>15.935</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>dis/n117_s37/F</td>
</tr>
<tr>
<td>16.647</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>dis/n117_s34/I0</td>
</tr>
<tr>
<td>17.412</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>dis/n117_s34/F</td>
</tr>
<tr>
<td>18.123</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>dis/n118_s124/I1</td>
</tr>
<tr>
<td>18.937</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>dis/n118_s124/F</td>
</tr>
<tr>
<td>19.649</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>dis/n118_s58/I1</td>
</tr>
<tr>
<td>20.463</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>dis/n118_s58/F</td>
</tr>
<tr>
<td>21.174</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>dis/n118_s51/I0</td>
</tr>
<tr>
<td>21.939</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>dis/n118_s51/F</td>
</tr>
<tr>
<td>22.650</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>dis/n118_s49/I1</td>
</tr>
<tr>
<td>23.465</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>dis/n118_s49/F</td>
</tr>
<tr>
<td>24.176</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>dis/n119_s46/I1</td>
</tr>
<tr>
<td>24.990</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>dis/n119_s46/F</td>
</tr>
<tr>
<td>25.702</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>dis/n120_s92/I1</td>
</tr>
<tr>
<td>26.516</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>dis/n120_s92/F</td>
</tr>
<tr>
<td>27.228</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>dis/n120_s80/I1</td>
</tr>
<tr>
<td>28.042</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>dis/n120_s80/F</td>
</tr>
<tr>
<td>28.753</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>dis/n120_s74/I0</td>
</tr>
<tr>
<td>29.518</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>dis/n120_s74/F</td>
</tr>
<tr>
<td>30.229</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>dis/n120_s71/I0</td>
</tr>
<tr>
<td>30.994</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>dis/n120_s71/F</td>
</tr>
<tr>
<td>31.705</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>dis/n120_s70/I0</td>
</tr>
<tr>
<td>32.470</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>dis/n120_s70/F</td>
</tr>
<tr>
<td>33.181</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>dis/distance_m_0_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>eh/n98_6</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5</td>
<td>eh/n98_s2/F</td>
</tr>
<tr>
<td>20.538</td>
<td>0.538</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>dis/distance_m_0_s0/CLK</td>
</tr>
<tr>
<td>20.508</td>
<td>-0.030</td>
<td>tUnc</td>
<td> </td>
<td> </td>
<td>dis/distance_m_0_s0</td>
</tr>
<tr>
<td>20.212</td>
<td>-0.296</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>dis/distance_m_0_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>22</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.538, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 16.754, 51.324%; route: 15.650, 47.942%; tC2Q: 0.240, 0.734%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.538, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp2</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-10.018</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>30.229</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.212</td>
</tr>
<tr>
<td class="label">From</td>
<td>dis/mult_5_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>dis/distance_m_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>eh/n98_6[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>57</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.538</td>
<td>0.538</td>
<td>tNET</td>
<td>RR</td>
<td>109</td>
<td>dis/mult_5_s2/CLK</td>
</tr>
<tr>
<td>0.778</td>
<td>0.240</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>dis/mult_5_s2/DOUT[17]</td>
</tr>
<tr>
<td>1.489</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>dis/n117_s115/I1</td>
</tr>
<tr>
<td>2.303</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>dis/n117_s115/F</td>
</tr>
<tr>
<td>3.015</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>dis/n118_s102/I1</td>
</tr>
<tr>
<td>3.829</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>dis/n118_s102/F</td>
</tr>
<tr>
<td>4.540</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>dis/n117_s127/I0</td>
</tr>
<tr>
<td>5.305</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>dis/n117_s127/F</td>
</tr>
<tr>
<td>6.016</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>dis/n118_s92/I1</td>
</tr>
<tr>
<td>6.831</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>dis/n118_s92/F</td>
</tr>
<tr>
<td>7.542</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>dis/n117_s117/I1</td>
</tr>
<tr>
<td>8.357</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>dis/n117_s117/F</td>
</tr>
<tr>
<td>9.068</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>dis/n117_s106/I1</td>
</tr>
<tr>
<td>9.882</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>dis/n117_s106/F</td>
</tr>
<tr>
<td>10.594</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>dis/n117_s180/I1</td>
</tr>
<tr>
<td>11.408</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>dis/n117_s180/F</td>
</tr>
<tr>
<td>12.119</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>dis/n117_s75/I0</td>
</tr>
<tr>
<td>12.884</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>dis/n117_s75/F</td>
</tr>
<tr>
<td>13.595</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>dis/n117_s47/I1</td>
</tr>
<tr>
<td>14.410</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>dis/n117_s47/F</td>
</tr>
<tr>
<td>15.121</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>dis/n117_s37/I1</td>
</tr>
<tr>
<td>15.935</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>dis/n117_s37/F</td>
</tr>
<tr>
<td>16.647</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>dis/n117_s34/I0</td>
</tr>
<tr>
<td>17.412</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>dis/n117_s34/F</td>
</tr>
<tr>
<td>18.123</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>dis/n118_s124/I1</td>
</tr>
<tr>
<td>18.937</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>dis/n118_s124/F</td>
</tr>
<tr>
<td>19.649</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>dis/n118_s58/I1</td>
</tr>
<tr>
<td>20.463</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>dis/n118_s58/F</td>
</tr>
<tr>
<td>21.174</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>dis/n118_s51/I0</td>
</tr>
<tr>
<td>21.939</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>dis/n118_s51/F</td>
</tr>
<tr>
<td>22.650</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>dis/n118_s49/I1</td>
</tr>
<tr>
<td>23.465</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>dis/n118_s49/F</td>
</tr>
<tr>
<td>24.176</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>dis/n119_s45/I1</td>
</tr>
<tr>
<td>24.990</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>dis/n119_s45/F</td>
</tr>
<tr>
<td>25.702</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>dis/n119_s34/I1</td>
</tr>
<tr>
<td>26.516</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>dis/n119_s34/F</td>
</tr>
<tr>
<td>27.228</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>dis/n119_s29/I0</td>
</tr>
<tr>
<td>27.992</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>dis/n119_s29/F</td>
</tr>
<tr>
<td>28.704</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>dis/n119_s27/I1</td>
</tr>
<tr>
<td>29.518</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>dis/n119_s27/F</td>
</tr>
<tr>
<td>30.229</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>dis/distance_m_1_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>eh/n98_6</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5</td>
<td>eh/n98_s2/F</td>
</tr>
<tr>
<td>20.538</td>
<td>0.538</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>dis/distance_m_1_s0/CLK</td>
</tr>
<tr>
<td>20.508</td>
<td>-0.030</td>
<td>tUnc</td>
<td> </td>
<td> </td>
<td>dis/distance_m_1_s0</td>
</tr>
<tr>
<td>20.212</td>
<td>-0.296</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>dis/distance_m_1_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>20</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.538, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 15.225, 51.276%; route: 14.227, 47.917%; tC2Q: 0.240, 0.807%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.538, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp3</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.965</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>24.176</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.212</td>
</tr>
<tr>
<td class="label">From</td>
<td>dis/mult_5_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>dis/distance_m_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>eh/n98_6[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>57</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.538</td>
<td>0.538</td>
<td>tNET</td>
<td>RR</td>
<td>109</td>
<td>dis/mult_5_s2/CLK</td>
</tr>
<tr>
<td>0.778</td>
<td>0.240</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>dis/mult_5_s2/DOUT[21]</td>
</tr>
<tr>
<td>1.489</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>dis/n117_s155/I1</td>
</tr>
<tr>
<td>2.303</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>dis/n117_s155/F</td>
</tr>
<tr>
<td>3.015</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>dis/n117_s139/I0</td>
</tr>
<tr>
<td>3.779</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>dis/n117_s139/F</td>
</tr>
<tr>
<td>4.491</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>dis/n117_s127/I1</td>
</tr>
<tr>
<td>5.305</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>dis/n117_s127/F</td>
</tr>
<tr>
<td>6.016</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>dis/n118_s92/I1</td>
</tr>
<tr>
<td>6.831</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>dis/n118_s92/F</td>
</tr>
<tr>
<td>7.542</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>dis/n117_s117/I1</td>
</tr>
<tr>
<td>8.357</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>dis/n117_s117/F</td>
</tr>
<tr>
<td>9.068</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>dis/n117_s106/I1</td>
</tr>
<tr>
<td>9.882</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>dis/n117_s106/F</td>
</tr>
<tr>
<td>10.594</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>dis/n117_s180/I1</td>
</tr>
<tr>
<td>11.408</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>dis/n117_s180/F</td>
</tr>
<tr>
<td>12.119</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>dis/n117_s75/I0</td>
</tr>
<tr>
<td>12.884</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>dis/n117_s75/F</td>
</tr>
<tr>
<td>13.595</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>dis/n117_s47/I1</td>
</tr>
<tr>
<td>14.410</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>dis/n117_s47/F</td>
</tr>
<tr>
<td>15.121</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>dis/n117_s37/I1</td>
</tr>
<tr>
<td>15.935</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>dis/n117_s37/F</td>
</tr>
<tr>
<td>16.647</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>dis/n117_s34/I0</td>
</tr>
<tr>
<td>17.412</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>dis/n117_s34/F</td>
</tr>
<tr>
<td>18.123</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>dis/n118_s124/I1</td>
</tr>
<tr>
<td>18.937</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>dis/n118_s124/F</td>
</tr>
<tr>
<td>19.649</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>dis/n118_s58/I1</td>
</tr>
<tr>
<td>20.463</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>dis/n118_s58/F</td>
</tr>
<tr>
<td>21.174</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>dis/n118_s51/I0</td>
</tr>
<tr>
<td>21.939</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>dis/n118_s51/F</td>
</tr>
<tr>
<td>22.650</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>dis/n118_s49/I1</td>
</tr>
<tr>
<td>23.465</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>dis/n118_s49/F</td>
</tr>
<tr>
<td>24.176</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>dis/distance_m_2_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>eh/n98_6</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5</td>
<td>eh/n98_s2/F</td>
</tr>
<tr>
<td>20.538</td>
<td>0.538</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>dis/distance_m_2_s0/CLK</td>
</tr>
<tr>
<td>20.508</td>
<td>-0.030</td>
<td>tUnc</td>
<td> </td>
<td> </td>
<td>dis/distance_m_2_s0</td>
</tr>
<tr>
<td>20.212</td>
<td>-0.296</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>dis/distance_m_2_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>16</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.538, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 12.017, 50.836%; route: 11.382, 48.150%; tC2Q: 0.240, 1.014%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.538, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp4</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.613</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.599</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.212</td>
</tr>
<tr>
<td class="label">From</td>
<td>dis/mult_5_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>dis/distance_m_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>eh/n98_6[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>57</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.538</td>
<td>0.538</td>
<td>tNET</td>
<td>RR</td>
<td>109</td>
<td>dis/mult_5_s2/CLK</td>
</tr>
<tr>
<td>0.778</td>
<td>0.240</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>dis/mult_5_s2/DOUT[17]</td>
</tr>
<tr>
<td>1.489</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>dis/n117_s115/I1</td>
</tr>
<tr>
<td>2.303</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>dis/n117_s115/F</td>
</tr>
<tr>
<td>3.015</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>dis/n118_s102/I1</td>
</tr>
<tr>
<td>3.829</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>dis/n118_s102/F</td>
</tr>
<tr>
<td>4.540</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>dis/n117_s127/I0</td>
</tr>
<tr>
<td>5.305</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>dis/n117_s127/F</td>
</tr>
<tr>
<td>6.016</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>dis/n118_s92/I1</td>
</tr>
<tr>
<td>6.831</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>dis/n118_s92/F</td>
</tr>
<tr>
<td>7.542</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>dis/n117_s117/I1</td>
</tr>
<tr>
<td>8.357</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>dis/n117_s117/F</td>
</tr>
<tr>
<td>9.068</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>dis/n117_s89/I0</td>
</tr>
<tr>
<td>9.833</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>dis/n117_s89/F</td>
</tr>
<tr>
<td>10.544</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>dis/n117_s60/I0</td>
</tr>
<tr>
<td>11.309</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>dis/n117_s60/F</td>
</tr>
<tr>
<td>12.020</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>dis/n117_s61/I1</td>
</tr>
<tr>
<td>12.834</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>dis/n117_s61/F</td>
</tr>
<tr>
<td>13.546</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>dis/n117_s59/I1</td>
</tr>
<tr>
<td>14.360</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>dis/n117_s59/F</td>
</tr>
<tr>
<td>15.071</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>dis/n117_s40/I1</td>
</tr>
<tr>
<td>15.886</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>dis/n117_s40/F</td>
</tr>
<tr>
<td>16.597</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>dis/n117_s182/I0</td>
</tr>
<tr>
<td>17.362</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>dis/n117_s182/F</td>
</tr>
<tr>
<td>18.073</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>dis/n117_s33/I1</td>
</tr>
<tr>
<td>18.888</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>dis/n117_s33/F</td>
</tr>
<tr>
<td>19.599</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>dis/distance_m_3_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>eh/n98_6</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5</td>
<td>eh/n98_s2/F</td>
</tr>
<tr>
<td>20.538</td>
<td>0.538</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>dis/distance_m_3_s0/CLK</td>
</tr>
<tr>
<td>20.508</td>
<td>-0.030</td>
<td>tUnc</td>
<td> </td>
<td> </td>
<td>dis/distance_m_3_s0</td>
</tr>
<tr>
<td>20.212</td>
<td>-0.296</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>dis/distance_m_3_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>13</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.538, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 9.574, 50.227%; route: 9.248, 48.516%; tC2Q: 0.240, 1.257%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.538, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp5</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.148</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>23.267</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>30.415</td>
</tr>
<tr>
<td class="label">From</td>
<td>cv/cnt2_3_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>cv/cnt2_23_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk[F]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tINS</td>
<td>FF</td>
<td>57</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>10.711</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cv/cnt2_3_s1/CLK</td>
</tr>
<tr>
<td>11.051</td>
<td>0.340</td>
<td>tC2Q</td>
<td>FF</td>
<td>3</td>
<td>cv/cnt2_3_s1/Q</td>
</tr>
<tr>
<td>11.762</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cv/n82_s3/I1</td>
</tr>
<tr>
<td>12.577</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>cv/n82_s3/F</td>
</tr>
<tr>
<td>13.288</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cv/n79_s3/I1</td>
</tr>
<tr>
<td>14.102</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>cv/n79_s3/F</td>
</tr>
<tr>
<td>14.814</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cv/n76_s3/I1</td>
</tr>
<tr>
<td>15.628</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>cv/n76_s3/F</td>
</tr>
<tr>
<td>16.340</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cv/n73_s2/I3</td>
</tr>
<tr>
<td>16.803</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>cv/n73_s2/F</td>
</tr>
<tr>
<td>17.515</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cv/n70_s2/I3</td>
</tr>
<tr>
<td>17.979</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>cv/n70_s2/F</td>
</tr>
<tr>
<td>18.690</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cv/n67_s3/I1</td>
</tr>
<tr>
<td>19.504</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>cv/n67_s3/F</td>
</tr>
<tr>
<td>20.216</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cv/n64_s3/I1</td>
</tr>
<tr>
<td>21.030</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>cv/n64_s3/F</td>
</tr>
<tr>
<td>21.741</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cv/n63_s1/I1</td>
</tr>
<tr>
<td>22.556</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cv/n63_s1/F</td>
</tr>
<tr>
<td>23.267</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cv/cnt2_23_s1/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td>tINS</td>
<td>FF</td>
<td>57</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>30.711</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cv/cnt2_23_s1/CLK</td>
</tr>
<tr>
<td>30.415</td>
<td>-0.296</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>cv/cnt2_23_s1</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.711, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 5.814, 46.305%; route: 6.402, 50.990%; tC2Q: 0.340, 2.705%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.711, 100.000%</td></tr>
</table>
<br/>
</div><!-- content -->
</div><!-- main_wrapper -->
</body>
</html>
