//! **************************************************************************
// Written by: Map P.68d on Mon May 26 19:54:43 2014
//! **************************************************************************

SCHEMATIC START;
CONFIG VCCAUX = "3.3";
COMP "TX0_TMDSB<0>" LOCATE = SITE "C8" LEVEL 1;
COMP "TX0_TMDSB<1>" LOCATE = SITE "A7" LEVEL 1;
COMP "TX0_TMDSB<2>" LOCATE = SITE "A8" LEVEL 1;
COMP "TX0_TMDSB<3>" LOCATE = SITE "A6" LEVEL 1;
COMP "SW<0>" LOCATE = SITE "A10" LEVEL 1;
COMP "SW<1>" LOCATE = SITE "D14" LEVEL 1;
COMP "SW<2>" LOCATE = SITE "C14" LEVEL 1;
COMP "RX1_TMDS<0>" LOCATE = SITE "K17" LEVEL 1;
COMP "RX1_TMDS<1>" LOCATE = SITE "L17" LEVEL 1;
COMP "RX1_TMDS<2>" LOCATE = SITE "J16" LEVEL 1;
COMP "RX1_TMDS<3>" LOCATE = SITE "H17" LEVEL 1;
COMP "LED<0>" LOCATE = SITE "U18" LEVEL 1;
COMP "LED<1>" LOCATE = SITE "M14" LEVEL 1;
COMP "LED<2>" LOCATE = SITE "N14" LEVEL 1;
COMP "LED<3>" LOCATE = SITE "L14" LEVEL 1;
COMP "LED<4>" LOCATE = SITE "M13" LEVEL 1;
COMP "LED<5>" LOCATE = SITE "D4" LEVEL 1;
COMP "LED<6>" LOCATE = SITE "P16" LEVEL 1;
COMP "LED<7>" LOCATE = SITE "N12" LEVEL 1;
COMP "TX0_TMDS<0>" LOCATE = SITE "D8" LEVEL 1;
COMP "TX0_TMDS<1>" LOCATE = SITE "C7" LEVEL 1;
COMP "TX0_TMDS<2>" LOCATE = SITE "B8" LEVEL 1;
COMP "TX0_TMDS<3>" LOCATE = SITE "B6" LEVEL 1;
COMP "RX1_TMDSB<0>" LOCATE = SITE "K18" LEVEL 1;
COMP "RX1_TMDSB<1>" LOCATE = SITE "L18" LEVEL 1;
COMP "RX1_TMDSB<2>" LOCATE = SITE "J18" LEVEL 1;
COMP "RX1_TMDSB<3>" LOCATE = SITE "H18" LEVEL 1;
COMP "rstbtn_n" LOCATE = SITE "T15" LEVEL 1;
PIN PLL_OSERDES_0/PLL_ADV_pins<2> = BEL "PLL_OSERDES_0/PLL_ADV" PINNAME
        CLKIN1;
PIN rgb2ycbcr_converter/mull_CrB/blk00000001/blk00000004_pins<92> = BEL
        "rgb2ycbcr_converter/mull_CrB/blk00000001/blk00000004" PINNAME CLK;
PIN rgb2ycbcr_converter/mull_CrG/blk00000001/blk00000004_pins<92> = BEL
        "rgb2ycbcr_converter/mull_CrG/blk00000001/blk00000004" PINNAME CLK;
PIN rgb2ycbcr_converter/mull_CrR/blk00000001/blk00000004_pins<92> = BEL
        "rgb2ycbcr_converter/mull_CrR/blk00000001/blk00000004" PINNAME CLK;
PIN rgb2ycbcr_converter/mull_CbB/blk00000001/blk00000004_pins<92> = BEL
        "rgb2ycbcr_converter/mull_CbB/blk00000001/blk00000004" PINNAME CLK;
PIN rgb2ycbcr_converter/mull_CbG/blk00000001/blk00000004_pins<92> = BEL
        "rgb2ycbcr_converter/mull_CbG/blk00000001/blk00000004" PINNAME CLK;
PIN rgb2ycbcr_converter/mull_CbR/blk00000001/blk00000004_pins<92> = BEL
        "rgb2ycbcr_converter/mull_CbR/blk00000001/blk00000004" PINNAME CLK;
PIN rgb2ycbcr_converter/mull_YB/blk00000001/blk00000004_pins<92> = BEL
        "rgb2ycbcr_converter/mull_YB/blk00000001/blk00000004" PINNAME CLK;
PIN rgb2ycbcr_converter/mull_YG/blk00000001/blk00000004_pins<92> = BEL
        "rgb2ycbcr_converter/mull_YG/blk00000001/blk00000004" PINNAME CLK;
PIN rgb2ycbcr_converter/mull_YR/blk00000001/blk00000004_pins<92> = BEL
        "rgb2ycbcr_converter/mull_YR/blk00000001/blk00000004" PINNAME CLK;
TIMEGRP rx_pllclk1 = BEL "tx_bufg_pclk" BEL "dvi_rx1/pclkbufg" BEL
        "dvi_rx1/videopreamble" BEL "dvi_rx1/dilndpreamble" BEL
        "dvi_rx1/dec_b/cbnd/wa_3" BEL "dvi_rx1/dec_b/cbnd/wa_2" BEL
        "dvi_rx1/dec_b/cbnd/wa_1" BEL "dvi_rx1/dec_b/cbnd/wa_0" BEL
        "dvi_rx1/dec_b/cbnd/ra_3" BEL "dvi_rx1/dec_b/cbnd/ra_2" BEL
        "dvi_rx1/dec_b/cbnd/ra_1" BEL "dvi_rx1/dec_b/cbnd/ra_0" BEL
        "dvi_rx1/dec_b/cbnd/rcvd_ctkn" BEL "dvi_rx1/dec_b/cbnd/rawdata_vld_q"
        BEL "dvi_rx1/dec_b/cbnd/rawdata_vld_rising" BEL
        "dvi_rx1/dec_b/cbnd/rcvd_ctkn_q" BEL "dvi_rx1/dec_b/cbnd/sdata_0" BEL
        "dvi_rx1/dec_b/cbnd/sdata_1" BEL "dvi_rx1/dec_b/cbnd/sdata_2" BEL
        "dvi_rx1/dec_b/cbnd/sdata_3" BEL "dvi_rx1/dec_b/cbnd/sdata_4" BEL
        "dvi_rx1/dec_b/cbnd/sdata_5" BEL "dvi_rx1/dec_b/cbnd/sdata_6" BEL
        "dvi_rx1/dec_b/cbnd/sdata_7" BEL "dvi_rx1/dec_b/cbnd/sdata_8" BEL
        "dvi_rx1/dec_b/cbnd/sdata_9" BEL "dvi_rx1/dec_b/vdout_7" BEL
        "dvi_rx1/dec_b/vdout_6" BEL "dvi_rx1/dec_b/vdout_5" BEL
        "dvi_rx1/dec_b/vdout_4" BEL "dvi_rx1/dec_b/vdout_3" BEL
        "dvi_rx1/dec_b/vdout_2" BEL "dvi_rx1/dec_b/vdout_1" BEL
        "dvi_rx1/dec_b/vdout_0" BEL "dvi_rx1/dec_b/control_q" BEL
        "dvi_rx1/dec_b/control" BEL "dvi_rx1/dec_b/adout_1" BEL
        "dvi_rx1/dec_b/adout_0" BEL "dvi_rx1/dec_b/c1" BEL "dvi_rx1/dec_b/c0"
        BEL "dvi_rx1/dec_b/phsalgn_0/ctkn_srh_timer_11" BEL
        "dvi_rx1/dec_b/phsalgn_0/ctkn_srh_timer_10" BEL
        "dvi_rx1/dec_b/phsalgn_0/ctkn_srh_timer_9" BEL
        "dvi_rx1/dec_b/phsalgn_0/ctkn_srh_timer_8" BEL
        "dvi_rx1/dec_b/phsalgn_0/ctkn_srh_timer_7" BEL
        "dvi_rx1/dec_b/phsalgn_0/ctkn_srh_timer_6" BEL
        "dvi_rx1/dec_b/phsalgn_0/ctkn_srh_timer_5" BEL
        "dvi_rx1/dec_b/phsalgn_0/ctkn_srh_timer_4" BEL
        "dvi_rx1/dec_b/phsalgn_0/ctkn_srh_timer_3" BEL
        "dvi_rx1/dec_b/phsalgn_0/ctkn_srh_timer_2" BEL
        "dvi_rx1/dec_b/phsalgn_0/ctkn_srh_timer_1" BEL
        "dvi_rx1/dec_b/phsalgn_0/ctkn_srh_timer_0" BEL
        "dvi_rx1/dec_b/phsalgn_0/ctkn_counter_3" BEL
        "dvi_rx1/dec_b/phsalgn_0/ctkn_counter_2" BEL
        "dvi_rx1/dec_b/phsalgn_0/ctkn_counter_1" BEL
        "dvi_rx1/dec_b/phsalgn_0/ctkn_counter_0" BEL
        "dvi_rx1/dec_b/phsalgn_0/cstate_FSM_FFd1" BEL
        "dvi_rx1/dec_b/phsalgn_0/cstate_FSM_FFd2" BEL
        "dvi_rx1/dec_b/phsalgn_0/cstate_FSM_FFd4" BEL
        "dvi_rx1/dec_b/phsalgn_0/cstate_FSM_FFd5" BEL
        "dvi_rx1/dec_b/phsalgn_0/cstate_FSM_FFd3" BEL
        "dvi_rx1/dec_b/phsalgn_0/cstate_FSM_FFd6" BEL
        "dvi_rx1/dec_b/phsalgn_0/rcvd_ctkn_q" BEL
        "dvi_rx1/dec_b/phsalgn_0/rcvd_ctkn" BEL
        "dvi_rx1/dec_b/phsalgn_0/ctkn_cnt_tout" BEL
        "dvi_rx1/dec_b/phsalgn_0/ctkn_srh_tout" BEL
        "dvi_rx1/dec_b/phsalgn_0/blnkprd_cnt_0" BEL
        "dvi_rx1/dec_b/phsalgn_0/flipgear" BEL
        "dvi_rx1/dec_b/phsalgn_0/bitslip" BEL
        "dvi_rx1/dec_b/phsalgn_0/psaligned" BEL
        "dvi_rx1/dec_b/phsalgn_0/ctkn_cnt_rst" BEL
        "dvi_rx1/dec_b/phsalgn_0/ctkn_srh_rst" BEL
        "dvi_rx1/dec_b/phsalgn_0/bitslip_cnt_2" BEL
        "dvi_rx1/dec_b/phsalgn_0/bitslip_cnt_1" BEL
        "dvi_rx1/dec_b/phsalgn_0/bitslip_cnt_0" BEL "dvi_rx1/dec_g/cbnd/ra_3"
        BEL "dvi_rx1/dec_g/cbnd/ra_2" BEL "dvi_rx1/dec_g/cbnd/ra_1" BEL
        "dvi_rx1/dec_g/cbnd/ra_0" BEL "dvi_rx1/dec_g/cbnd/rcvd_ctkn" BEL
        "dvi_rx1/dec_g/cbnd/rcvd_ctkn_q" BEL "dvi_rx1/dec_g/cbnd/sdata_0" BEL
        "dvi_rx1/dec_g/cbnd/sdata_1" BEL "dvi_rx1/dec_g/cbnd/sdata_2" BEL
        "dvi_rx1/dec_g/cbnd/sdata_3" BEL "dvi_rx1/dec_g/cbnd/sdata_4" BEL
        "dvi_rx1/dec_g/cbnd/sdata_5" BEL "dvi_rx1/dec_g/cbnd/sdata_6" BEL
        "dvi_rx1/dec_g/cbnd/sdata_7" BEL "dvi_rx1/dec_g/cbnd/sdata_8" BEL
        "dvi_rx1/dec_g/cbnd/sdata_9" BEL "dvi_rx1/dec_g/vdout_7" BEL
        "dvi_rx1/dec_g/vdout_6" BEL "dvi_rx1/dec_g/vdout_5" BEL
        "dvi_rx1/dec_g/vdout_4" BEL "dvi_rx1/dec_g/vdout_3" BEL
        "dvi_rx1/dec_g/vdout_2" BEL "dvi_rx1/dec_g/vdout_1" BEL
        "dvi_rx1/dec_g/vdout_0" BEL "dvi_rx1/dec_g/control_q" BEL
        "dvi_rx1/dec_g/control" BEL "dvi_rx1/dec_g/c1" BEL "dvi_rx1/dec_g/c0"
        BEL "dvi_rx1/dec_g/phsalgn_0/ctkn_srh_timer_11" BEL
        "dvi_rx1/dec_g/phsalgn_0/ctkn_srh_timer_10" BEL
        "dvi_rx1/dec_g/phsalgn_0/ctkn_srh_timer_9" BEL
        "dvi_rx1/dec_g/phsalgn_0/ctkn_srh_timer_8" BEL
        "dvi_rx1/dec_g/phsalgn_0/ctkn_srh_timer_7" BEL
        "dvi_rx1/dec_g/phsalgn_0/ctkn_srh_timer_6" BEL
        "dvi_rx1/dec_g/phsalgn_0/ctkn_srh_timer_5" BEL
        "dvi_rx1/dec_g/phsalgn_0/ctkn_srh_timer_4" BEL
        "dvi_rx1/dec_g/phsalgn_0/ctkn_srh_timer_3" BEL
        "dvi_rx1/dec_g/phsalgn_0/ctkn_srh_timer_2" BEL
        "dvi_rx1/dec_g/phsalgn_0/ctkn_srh_timer_1" BEL
        "dvi_rx1/dec_g/phsalgn_0/ctkn_srh_timer_0" BEL
        "dvi_rx1/dec_g/phsalgn_0/ctkn_counter_3" BEL
        "dvi_rx1/dec_g/phsalgn_0/ctkn_counter_2" BEL
        "dvi_rx1/dec_g/phsalgn_0/ctkn_counter_1" BEL
        "dvi_rx1/dec_g/phsalgn_0/ctkn_counter_0" BEL
        "dvi_rx1/dec_g/phsalgn_0/cstate_FSM_FFd1" BEL
        "dvi_rx1/dec_g/phsalgn_0/cstate_FSM_FFd2" BEL
        "dvi_rx1/dec_g/phsalgn_0/cstate_FSM_FFd4" BEL
        "dvi_rx1/dec_g/phsalgn_0/cstate_FSM_FFd5" BEL
        "dvi_rx1/dec_g/phsalgn_0/cstate_FSM_FFd3" BEL
        "dvi_rx1/dec_g/phsalgn_0/cstate_FSM_FFd6" BEL
        "dvi_rx1/dec_g/phsalgn_0/rcvd_ctkn_q" BEL
        "dvi_rx1/dec_g/phsalgn_0/rcvd_ctkn" BEL
        "dvi_rx1/dec_g/phsalgn_0/ctkn_cnt_tout" BEL
        "dvi_rx1/dec_g/phsalgn_0/ctkn_srh_tout" BEL
        "dvi_rx1/dec_g/phsalgn_0/blnkprd_cnt_0" BEL
        "dvi_rx1/dec_g/phsalgn_0/flipgear" BEL
        "dvi_rx1/dec_g/phsalgn_0/bitslip" BEL
        "dvi_rx1/dec_g/phsalgn_0/psaligned" BEL
        "dvi_rx1/dec_g/phsalgn_0/ctkn_cnt_rst" BEL
        "dvi_rx1/dec_g/phsalgn_0/ctkn_srh_rst" BEL
        "dvi_rx1/dec_g/phsalgn_0/bitslip_cnt_2" BEL
        "dvi_rx1/dec_g/phsalgn_0/bitslip_cnt_1" BEL
        "dvi_rx1/dec_g/phsalgn_0/bitslip_cnt_0" BEL "dvi_rx1/dec_r/cbnd/ra_3"
        BEL "dvi_rx1/dec_r/cbnd/ra_2" BEL "dvi_rx1/dec_r/cbnd/ra_1" BEL
        "dvi_rx1/dec_r/cbnd/ra_0" BEL "dvi_rx1/dec_r/cbnd/rcvd_ctkn" BEL
        "dvi_rx1/dec_r/cbnd/rcvd_ctkn_q" BEL "dvi_rx1/dec_r/cbnd/sdata_0" BEL
        "dvi_rx1/dec_r/cbnd/sdata_1" BEL "dvi_rx1/dec_r/cbnd/sdata_2" BEL
        "dvi_rx1/dec_r/cbnd/sdata_3" BEL "dvi_rx1/dec_r/cbnd/sdata_4" BEL
        "dvi_rx1/dec_r/cbnd/sdata_5" BEL "dvi_rx1/dec_r/cbnd/sdata_6" BEL
        "dvi_rx1/dec_r/cbnd/sdata_7" BEL "dvi_rx1/dec_r/cbnd/sdata_8" BEL
        "dvi_rx1/dec_r/cbnd/sdata_9" BEL "dvi_rx1/dec_r/vdout_7" BEL
        "dvi_rx1/dec_r/vdout_6" BEL "dvi_rx1/dec_r/vdout_5" BEL
        "dvi_rx1/dec_r/vdout_4" BEL "dvi_rx1/dec_r/vdout_3" BEL
        "dvi_rx1/dec_r/vdout_2" BEL "dvi_rx1/dec_r/vdout_1" BEL
        "dvi_rx1/dec_r/vdout_0" BEL "dvi_rx1/dec_r/control_q" BEL
        "dvi_rx1/dec_r/control" BEL "dvi_rx1/dec_r/c1" BEL "dvi_rx1/dec_r/c0"
        BEL "dvi_rx1/dec_r/phsalgn_0/ctkn_srh_timer_11" BEL
        "dvi_rx1/dec_r/phsalgn_0/ctkn_srh_timer_10" BEL
        "dvi_rx1/dec_r/phsalgn_0/ctkn_srh_timer_9" BEL
        "dvi_rx1/dec_r/phsalgn_0/ctkn_srh_timer_8" BEL
        "dvi_rx1/dec_r/phsalgn_0/ctkn_srh_timer_7" BEL
        "dvi_rx1/dec_r/phsalgn_0/ctkn_srh_timer_6" BEL
        "dvi_rx1/dec_r/phsalgn_0/ctkn_srh_timer_5" BEL
        "dvi_rx1/dec_r/phsalgn_0/ctkn_srh_timer_4" BEL
        "dvi_rx1/dec_r/phsalgn_0/ctkn_srh_timer_3" BEL
        "dvi_rx1/dec_r/phsalgn_0/ctkn_srh_timer_2" BEL
        "dvi_rx1/dec_r/phsalgn_0/ctkn_srh_timer_1" BEL
        "dvi_rx1/dec_r/phsalgn_0/ctkn_srh_timer_0" BEL
        "dvi_rx1/dec_r/phsalgn_0/ctkn_counter_3" BEL
        "dvi_rx1/dec_r/phsalgn_0/ctkn_counter_2" BEL
        "dvi_rx1/dec_r/phsalgn_0/ctkn_counter_1" BEL
        "dvi_rx1/dec_r/phsalgn_0/ctkn_counter_0" BEL
        "dvi_rx1/dec_r/phsalgn_0/cstate_FSM_FFd1" BEL
        "dvi_rx1/dec_r/phsalgn_0/cstate_FSM_FFd2" BEL
        "dvi_rx1/dec_r/phsalgn_0/cstate_FSM_FFd4" BEL
        "dvi_rx1/dec_r/phsalgn_0/cstate_FSM_FFd5" BEL
        "dvi_rx1/dec_r/phsalgn_0/cstate_FSM_FFd3" BEL
        "dvi_rx1/dec_r/phsalgn_0/cstate_FSM_FFd6" BEL
        "dvi_rx1/dec_r/phsalgn_0/rcvd_ctkn_q" BEL
        "dvi_rx1/dec_r/phsalgn_0/rcvd_ctkn" BEL
        "dvi_rx1/dec_r/phsalgn_0/ctkn_cnt_tout" BEL
        "dvi_rx1/dec_r/phsalgn_0/ctkn_srh_tout" BEL
        "dvi_rx1/dec_r/phsalgn_0/blnkprd_cnt_0" BEL
        "dvi_rx1/dec_r/phsalgn_0/flipgear" BEL
        "dvi_rx1/dec_r/phsalgn_0/bitslip" BEL
        "dvi_rx1/dec_r/phsalgn_0/psaligned" BEL
        "dvi_rx1/dec_r/phsalgn_0/ctkn_cnt_rst" BEL
        "dvi_rx1/dec_r/phsalgn_0/ctkn_srh_rst" BEL
        "dvi_rx1/dec_r/phsalgn_0/bitslip_cnt_2" BEL
        "dvi_rx1/dec_r/phsalgn_0/bitslip_cnt_1" BEL
        "dvi_rx1/dec_r/phsalgn_0/bitslip_cnt_0" BEL "dvi_tx/encr/n0q_m_3" BEL
        "dvi_tx/encr/n0q_m_2" BEL "dvi_tx/encr/n0q_m_1" BEL
        "dvi_tx/encr/n1q_m_3" BEL "dvi_tx/encr/n1q_m_2" BEL
        "dvi_tx/encr/n1q_m_1" BEL "dvi_tx/encr/q_m_reg_8" BEL
        "dvi_tx/encr/q_m_reg_7" BEL "dvi_tx/encr/q_m_reg_6" BEL
        "dvi_tx/encr/q_m_reg_5" BEL "dvi_tx/encr/q_m_reg_4" BEL
        "dvi_tx/encr/q_m_reg_3" BEL "dvi_tx/encr/q_m_reg_2" BEL
        "dvi_tx/encr/q_m_reg_1" BEL "dvi_tx/encr/q_m_reg_0" BEL
        "dvi_tx/encr/n1d_3" BEL "dvi_tx/encr/n1d_2" BEL "dvi_tx/encr/n1d_1"
        BEL "dvi_tx/encr/n1d_0" BEL "dvi_tx/encr/de_reg" BEL
        "dvi_tx/encr/de_q" BEL "dvi_tx/encr/din_q_7" BEL "dvi_tx/encr/din_q_6"
        BEL "dvi_tx/encr/din_q_5" BEL "dvi_tx/encr/din_q_4" BEL
        "dvi_tx/encr/din_q_3" BEL "dvi_tx/encr/din_q_2" BEL
        "dvi_tx/encr/din_q_1" BEL "dvi_tx/encr/din_q_0" BEL
        "dvi_tx/encg/n0q_m_3" BEL "dvi_tx/encg/n0q_m_2" BEL
        "dvi_tx/encg/n0q_m_1" BEL "dvi_tx/encg/n1q_m_3" BEL
        "dvi_tx/encg/n1q_m_2" BEL "dvi_tx/encg/n1q_m_1" BEL
        "dvi_tx/encg/q_m_reg_8" BEL "dvi_tx/encg/q_m_reg_7" BEL
        "dvi_tx/encg/q_m_reg_6" BEL "dvi_tx/encg/q_m_reg_5" BEL
        "dvi_tx/encg/q_m_reg_4" BEL "dvi_tx/encg/q_m_reg_3" BEL
        "dvi_tx/encg/q_m_reg_2" BEL "dvi_tx/encg/q_m_reg_1" BEL
        "dvi_tx/encg/q_m_reg_0" BEL "dvi_tx/encg/n1d_3" BEL
        "dvi_tx/encg/n1d_2" BEL "dvi_tx/encg/n1d_1" BEL "dvi_tx/encg/n1d_0"
        BEL "dvi_tx/encg/din_q_7" BEL "dvi_tx/encg/din_q_6" BEL
        "dvi_tx/encg/din_q_5" BEL "dvi_tx/encg/din_q_4" BEL
        "dvi_tx/encg/din_q_3" BEL "dvi_tx/encg/din_q_2" BEL
        "dvi_tx/encg/din_q_1" BEL "dvi_tx/encg/din_q_0" BEL
        "dvi_tx/encb/n0q_m_3" BEL "dvi_tx/encb/n0q_m_2" BEL
        "dvi_tx/encb/n0q_m_1" BEL "dvi_tx/encb/n1q_m_3" BEL
        "dvi_tx/encb/n1q_m_2" BEL "dvi_tx/encb/n1q_m_1" BEL
        "dvi_tx/encb/q_m_reg_8" BEL "dvi_tx/encb/q_m_reg_7" BEL
        "dvi_tx/encb/q_m_reg_6" BEL "dvi_tx/encb/q_m_reg_5" BEL
        "dvi_tx/encb/q_m_reg_4" BEL "dvi_tx/encb/q_m_reg_3" BEL
        "dvi_tx/encb/q_m_reg_2" BEL "dvi_tx/encb/q_m_reg_1" BEL
        "dvi_tx/encb/q_m_reg_0" BEL "dvi_tx/encb/c1_reg" BEL
        "dvi_tx/encb/c0_reg" BEL "dvi_tx/encb/n1d_3" BEL "dvi_tx/encb/n1d_2"
        BEL "dvi_tx/encb/n1d_1" BEL "dvi_tx/encb/n1d_0" BEL "dvi_tx/encb/c1_q"
        BEL "dvi_tx/encb/c0_q" BEL "dvi_tx/encb/din_q_7" BEL
        "dvi_tx/encb/din_q_6" BEL "dvi_tx/encb/din_q_5" BEL
        "dvi_tx/encb/din_q_4" BEL "dvi_tx/encb/din_q_3" BEL
        "dvi_tx/encb/din_q_2" BEL "dvi_tx/encb/din_q_1" BEL
        "dvi_tx/encb/din_q_0" BEL "dvi_rx1/dec_b/cbnd/iamrdy" BEL
        "dvi_rx1/dec_b/cbnd/skip_line" BEL "dvi_rx1/dec_g/cbnd/iamrdy" BEL
        "dvi_rx1/dec_g/cbnd/skip_line" BEL "dvi_rx1/dec_r/cbnd/iamrdy" BEL
        "dvi_rx1/dec_r/cbnd/skip_line" BEL "dvi_rx1/dec_r/dilndperiod" BEL
        "dvi_rx1/dec_r/videoperiod" BEL "dvi_rx1/dec_r/vde" BEL
        "dvi_rx1/dec_b/cbnd/blnkbgn" BEL "dvi_rx1/dec_b/ade" BEL
        "dvi_rx1/dec_b/phsalgn_0/blnkbgn" BEL "dvi_rx1/dec_g/cbnd/blnkbgn" BEL
        "dvi_rx1/dec_g/phsalgn_0/blnkbgn" BEL "dvi_rx1/dec_r/cbnd/blnkbgn" BEL
        "dvi_rx1/dec_r/phsalgn_0/blnkbgn" BEL "dvi_rx1/dec_b/cbnd/ra_en" BEL
        "dvi_rx1/dec_b/videoperiod" BEL "dvi_rx1/dec_g/cbnd/ra_en" BEL
        "dvi_rx1/dec_g/videoperiod" BEL "dvi_rx1/dec_r/cbnd/ra_en" BEL
        "dvi_tx/encr/cnt_4" BEL "dvi_tx/encr/cnt_3" BEL "dvi_tx/encr/cnt_2"
        BEL "dvi_tx/encr/cnt_1" BEL "dvi_tx/encr/dout_9" BEL
        "dvi_tx/encr/dout_8" BEL "dvi_tx/encr/dout_7" BEL "dvi_tx/encr/dout_6"
        BEL "dvi_tx/encr/dout_5" BEL "dvi_tx/encr/dout_4" BEL
        "dvi_tx/encr/dout_3" BEL "dvi_tx/encr/dout_2" BEL "dvi_tx/encr/dout_1"
        BEL "dvi_tx/encr/dout_0" BEL "dvi_tx/encg/cnt_4" BEL
        "dvi_tx/encg/cnt_3" BEL "dvi_tx/encg/cnt_2" BEL "dvi_tx/encg/cnt_1"
        BEL "dvi_tx/encg/dout_9" BEL "dvi_tx/encg/dout_8" BEL
        "dvi_tx/encg/dout_7" BEL "dvi_tx/encg/dout_6" BEL "dvi_tx/encg/dout_5"
        BEL "dvi_tx/encg/dout_4" BEL "dvi_tx/encg/dout_3" BEL
        "dvi_tx/encg/dout_2" BEL "dvi_tx/encg/dout_1" BEL "dvi_tx/encg/dout_0"
        BEL "dvi_tx/encb/cnt_4" BEL "dvi_tx/encb/cnt_3" BEL
        "dvi_tx/encb/cnt_2" BEL "dvi_tx/encb/cnt_1" BEL "dvi_tx/encb/dout_9"
        BEL "dvi_tx/encb/dout_8" BEL "dvi_tx/encb/dout_7" BEL
        "dvi_tx/encb/dout_6" BEL "dvi_tx/encb/dout_5" BEL "dvi_tx/encb/dout_4"
        BEL "dvi_tx/encb/dout_3" BEL "dvi_tx/encb/dout_2" BEL
        "dvi_tx/encb/dout_1" BEL "dvi_tx/encb/dout_0" BEL
        "dvi_tx/pixel2x/fdc_wa3" BEL "dvi_tx/pixel2x/fdc_wa2" BEL
        "dvi_tx/pixel2x/fdc_wa1" BEL "dvi_tx/pixel2x/fdc_wa0" BEL
        "rgb2ycbcr_converter/hsync/[5].delay_i/Mshreg_temp_0" BEL
        "rgb2ycbcr_converter/hsync/[5].delay_i/temp_0" BEL
        "rgb2ycbcr_converter/de/[5].delay_i/Mshreg_temp_0" BEL
        "rgb2ycbcr_converter/de/[5].delay_i/temp_0" BEL
        "rgb2ycbcr_converter/vsync/[5].delay_i/Mshreg_temp_0" BEL
        "rgb2ycbcr_converter/vsync/[5].delay_i/temp_0" BEL
        "rgb2ycbcr_converter/Y_delay/[1].delay_i/Mshreg_temp_5" BEL
        "rgb2ycbcr_converter/Y_delay/[1].delay_i/temp_5" BEL
        "rgb2ycbcr_converter/Y_delay/[1].delay_i/Mshreg_temp_7" BEL
        "rgb2ycbcr_converter/Y_delay/[1].delay_i/temp_7" BEL
        "rgb2ycbcr_converter/Y_delay/[1].delay_i/Mshreg_temp_6" BEL
        "rgb2ycbcr_converter/Y_delay/[1].delay_i/temp_6" BEL
        "rgb2ycbcr_converter/Y_delay/[1].delay_i/Mshreg_temp_2" BEL
        "rgb2ycbcr_converter/Y_delay/[1].delay_i/temp_2" BEL
        "rgb2ycbcr_converter/Y_delay/[1].delay_i/Mshreg_temp_4" BEL
        "rgb2ycbcr_converter/Y_delay/[1].delay_i/temp_4" BEL
        "rgb2ycbcr_converter/Y_delay/[1].delay_i/Mshreg_temp_3" BEL
        "rgb2ycbcr_converter/Y_delay/[1].delay_i/temp_3" BEL
        "rgb2ycbcr_converter/Y_delay/[1].delay_i/Mshreg_temp_1" BEL
        "rgb2ycbcr_converter/Y_delay/[1].delay_i/temp_1" BEL
        "rgb2ycbcr_converter/Y_delay/[1].delay_i/Mshreg_temp_0" BEL
        "rgb2ycbcr_converter/Y_delay/[1].delay_i/temp_0" PIN
        "PLL_OSERDES_0/PLL_ADV_pins<2>" PIN
        "rgb2ycbcr_converter/mull_CrB/blk00000001/blk00000004_pins<92>" PIN
        "rgb2ycbcr_converter/mull_CrG/blk00000001/blk00000004_pins<92>" PIN
        "rgb2ycbcr_converter/mull_CrR/blk00000001/blk00000004_pins<92>" PIN
        "rgb2ycbcr_converter/mull_CbB/blk00000001/blk00000004_pins<92>" PIN
        "rgb2ycbcr_converter/mull_CbG/blk00000001/blk00000004_pins<92>" PIN
        "rgb2ycbcr_converter/mull_CbR/blk00000001/blk00000004_pins<92>" PIN
        "rgb2ycbcr_converter/mull_YB/blk00000001/blk00000004_pins<92>" PIN
        "rgb2ycbcr_converter/mull_YG/blk00000001/blk00000004_pins<92>" PIN
        "rgb2ycbcr_converter/mull_YR/blk00000001/blk00000004_pins<92>" BEL
        "rgb2ycbcr_converter/Cr_RGB_total/blk00000001/blk0000000b" BEL
        "rgb2ycbcr_converter/Cr_RGB_total/blk00000001/blk00000016" BEL
        "rgb2ycbcr_converter/Cr_RGB_total/blk00000001/blk00000017" BEL
        "rgb2ycbcr_converter/Cr_RGB_total/blk00000001/blk00000018" BEL
        "rgb2ycbcr_converter/Cr_RGB_total/blk00000001/blk00000019" BEL
        "rgb2ycbcr_converter/Cr_RGB_total/blk00000001/blk0000001a" BEL
        "rgb2ycbcr_converter/Cr_RGB_total/blk00000001/blk0000001b" BEL
        "rgb2ycbcr_converter/Cr_RGB_total/blk00000001/blk0000001c" BEL
        "rgb2ycbcr_converter/Cr_RGB_total/blk00000001/blk0000001d" BEL
        "rgb2ycbcr_converter/Cr_RGB_total/blk00000001/blk00000037" BEL
        "rgb2ycbcr_converter/Cr_RGB_total/blk00000001/blk00000038" BEL
        "rgb2ycbcr_converter/Cr_RGB_total/blk00000001/blk00000039" BEL
        "rgb2ycbcr_converter/Cr_RGB_total/blk00000001/blk0000003a" BEL
        "rgb2ycbcr_converter/Cr_RGB_total/blk00000001/blk0000003b" BEL
        "rgb2ycbcr_converter/Cr_RGB_total/blk00000001/blk0000003c" BEL
        "rgb2ycbcr_converter/Cr_RGB_total/blk00000001/blk0000003d" BEL
        "rgb2ycbcr_converter/Cr_RGB_total/blk00000001/blk0000003e" BEL
        "rgb2ycbcr_converter/Cr_RGB/blk00000001/blk0000000b" BEL
        "rgb2ycbcr_converter/Cr_RGB/blk00000001/blk00000016" BEL
        "rgb2ycbcr_converter/Cr_RGB/blk00000001/blk00000017" BEL
        "rgb2ycbcr_converter/Cr_RGB/blk00000001/blk00000018" BEL
        "rgb2ycbcr_converter/Cr_RGB/blk00000001/blk00000019" BEL
        "rgb2ycbcr_converter/Cr_RGB/blk00000001/blk0000001a" BEL
        "rgb2ycbcr_converter/Cr_RGB/blk00000001/blk0000001b" BEL
        "rgb2ycbcr_converter/Cr_RGB/blk00000001/blk0000001c" BEL
        "rgb2ycbcr_converter/Cr_RGB/blk00000001/blk0000001d" BEL
        "rgb2ycbcr_converter/Cr_RGB/blk00000001/blk00000037" BEL
        "rgb2ycbcr_converter/Cr_RGB/blk00000001/blk00000038" BEL
        "rgb2ycbcr_converter/Cr_RGB/blk00000001/blk00000039" BEL
        "rgb2ycbcr_converter/Cr_RGB/blk00000001/blk0000003a" BEL
        "rgb2ycbcr_converter/Cr_RGB/blk00000001/blk0000003b" BEL
        "rgb2ycbcr_converter/Cr_RGB/blk00000001/blk0000003c" BEL
        "rgb2ycbcr_converter/Cr_RGB/blk00000001/blk0000003d" BEL
        "rgb2ycbcr_converter/Cr_RGB/blk00000001/blk0000003e" BEL
        "rgb2ycbcr_converter/Cr_RG/blk00000001/blk0000000b" BEL
        "rgb2ycbcr_converter/Cr_RG/blk00000001/blk00000016" BEL
        "rgb2ycbcr_converter/Cr_RG/blk00000001/blk00000017" BEL
        "rgb2ycbcr_converter/Cr_RG/blk00000001/blk00000018" BEL
        "rgb2ycbcr_converter/Cr_RG/blk00000001/blk00000019" BEL
        "rgb2ycbcr_converter/Cr_RG/blk00000001/blk0000001a" BEL
        "rgb2ycbcr_converter/Cr_RG/blk00000001/blk0000001b" BEL
        "rgb2ycbcr_converter/Cr_RG/blk00000001/blk0000001c" BEL
        "rgb2ycbcr_converter/Cr_RG/blk00000001/blk0000001d" BEL
        "rgb2ycbcr_converter/Cr_RG/blk00000001/blk00000037" BEL
        "rgb2ycbcr_converter/Cr_RG/blk00000001/blk00000038" BEL
        "rgb2ycbcr_converter/Cr_RG/blk00000001/blk00000039" BEL
        "rgb2ycbcr_converter/Cr_RG/blk00000001/blk0000003a" BEL
        "rgb2ycbcr_converter/Cr_RG/blk00000001/blk0000003b" BEL
        "rgb2ycbcr_converter/Cr_RG/blk00000001/blk0000003c" BEL
        "rgb2ycbcr_converter/Cr_RG/blk00000001/blk0000003d" BEL
        "rgb2ycbcr_converter/Cr_RG/blk00000001/blk0000003e" BEL
        "rgb2ycbcr_converter/Cb_RGB_total/blk00000001/blk0000000b" BEL
        "rgb2ycbcr_converter/Cb_RGB_total/blk00000001/blk00000016" BEL
        "rgb2ycbcr_converter/Cb_RGB_total/blk00000001/blk00000017" BEL
        "rgb2ycbcr_converter/Cb_RGB_total/blk00000001/blk00000018" BEL
        "rgb2ycbcr_converter/Cb_RGB_total/blk00000001/blk00000019" BEL
        "rgb2ycbcr_converter/Cb_RGB_total/blk00000001/blk0000001a" BEL
        "rgb2ycbcr_converter/Cb_RGB_total/blk00000001/blk0000001b" BEL
        "rgb2ycbcr_converter/Cb_RGB_total/blk00000001/blk0000001c" BEL
        "rgb2ycbcr_converter/Cb_RGB_total/blk00000001/blk0000001d" BEL
        "rgb2ycbcr_converter/Cb_RGB_total/blk00000001/blk00000037" BEL
        "rgb2ycbcr_converter/Cb_RGB_total/blk00000001/blk00000038" BEL
        "rgb2ycbcr_converter/Cb_RGB_total/blk00000001/blk00000039" BEL
        "rgb2ycbcr_converter/Cb_RGB_total/blk00000001/blk0000003a" BEL
        "rgb2ycbcr_converter/Cb_RGB_total/blk00000001/blk0000003b" BEL
        "rgb2ycbcr_converter/Cb_RGB_total/blk00000001/blk0000003c" BEL
        "rgb2ycbcr_converter/Cb_RGB_total/blk00000001/blk0000003d" BEL
        "rgb2ycbcr_converter/Cb_RGB_total/blk00000001/blk0000003e" BEL
        "rgb2ycbcr_converter/Cb_RGB/blk00000001/blk0000000b" BEL
        "rgb2ycbcr_converter/Cb_RGB/blk00000001/blk00000016" BEL
        "rgb2ycbcr_converter/Cb_RGB/blk00000001/blk00000017" BEL
        "rgb2ycbcr_converter/Cb_RGB/blk00000001/blk00000018" BEL
        "rgb2ycbcr_converter/Cb_RGB/blk00000001/blk00000019" BEL
        "rgb2ycbcr_converter/Cb_RGB/blk00000001/blk0000001a" BEL
        "rgb2ycbcr_converter/Cb_RGB/blk00000001/blk0000001b" BEL
        "rgb2ycbcr_converter/Cb_RGB/blk00000001/blk0000001c" BEL
        "rgb2ycbcr_converter/Cb_RGB/blk00000001/blk0000001d" BEL
        "rgb2ycbcr_converter/Cb_RGB/blk00000001/blk00000037" BEL
        "rgb2ycbcr_converter/Cb_RGB/blk00000001/blk00000038" BEL
        "rgb2ycbcr_converter/Cb_RGB/blk00000001/blk00000039" BEL
        "rgb2ycbcr_converter/Cb_RGB/blk00000001/blk0000003a" BEL
        "rgb2ycbcr_converter/Cb_RGB/blk00000001/blk0000003b" BEL
        "rgb2ycbcr_converter/Cb_RGB/blk00000001/blk0000003c" BEL
        "rgb2ycbcr_converter/Cb_RGB/blk00000001/blk0000003d" BEL
        "rgb2ycbcr_converter/Cb_RGB/blk00000001/blk0000003e" BEL
        "rgb2ycbcr_converter/Cb_RG/blk00000001/blk0000000b" BEL
        "rgb2ycbcr_converter/Cb_RG/blk00000001/blk00000016" BEL
        "rgb2ycbcr_converter/Cb_RG/blk00000001/blk00000017" BEL
        "rgb2ycbcr_converter/Cb_RG/blk00000001/blk00000018" BEL
        "rgb2ycbcr_converter/Cb_RG/blk00000001/blk00000019" BEL
        "rgb2ycbcr_converter/Cb_RG/blk00000001/blk0000001a" BEL
        "rgb2ycbcr_converter/Cb_RG/blk00000001/blk0000001b" BEL
        "rgb2ycbcr_converter/Cb_RG/blk00000001/blk0000001c" BEL
        "rgb2ycbcr_converter/Cb_RG/blk00000001/blk0000001d" BEL
        "rgb2ycbcr_converter/Cb_RG/blk00000001/blk00000037" BEL
        "rgb2ycbcr_converter/Cb_RG/blk00000001/blk00000038" BEL
        "rgb2ycbcr_converter/Cb_RG/blk00000001/blk00000039" BEL
        "rgb2ycbcr_converter/Cb_RG/blk00000001/blk0000003a" BEL
        "rgb2ycbcr_converter/Cb_RG/blk00000001/blk0000003b" BEL
        "rgb2ycbcr_converter/Cb_RG/blk00000001/blk0000003c" BEL
        "rgb2ycbcr_converter/Cb_RG/blk00000001/blk0000003d" BEL
        "rgb2ycbcr_converter/Cb_RG/blk00000001/blk0000003e" BEL
        "rgb2ycbcr_converter/Y_RGB/blk00000001/blk0000000b" BEL
        "rgb2ycbcr_converter/Y_RGB/blk00000001/blk00000016" BEL
        "rgb2ycbcr_converter/Y_RGB/blk00000001/blk00000017" BEL
        "rgb2ycbcr_converter/Y_RGB/blk00000001/blk00000018" BEL
        "rgb2ycbcr_converter/Y_RGB/blk00000001/blk00000019" BEL
        "rgb2ycbcr_converter/Y_RGB/blk00000001/blk0000001a" BEL
        "rgb2ycbcr_converter/Y_RGB/blk00000001/blk0000001b" BEL
        "rgb2ycbcr_converter/Y_RGB/blk00000001/blk0000001c" BEL
        "rgb2ycbcr_converter/Y_RGB/blk00000001/blk0000001d" BEL
        "rgb2ycbcr_converter/Y_RGB/blk00000001/blk00000037" BEL
        "rgb2ycbcr_converter/Y_RGB/blk00000001/blk00000038" BEL
        "rgb2ycbcr_converter/Y_RGB/blk00000001/blk00000039" BEL
        "rgb2ycbcr_converter/Y_RGB/blk00000001/blk0000003a" BEL
        "rgb2ycbcr_converter/Y_RGB/blk00000001/blk0000003b" BEL
        "rgb2ycbcr_converter/Y_RGB/blk00000001/blk0000003c" BEL
        "rgb2ycbcr_converter/Y_RGB/blk00000001/blk0000003d" BEL
        "rgb2ycbcr_converter/Y_RGB/blk00000001/blk0000003e" BEL
        "rgb2ycbcr_converter/Y_RG/blk00000001/blk0000000b" BEL
        "rgb2ycbcr_converter/Y_RG/blk00000001/blk00000016" BEL
        "rgb2ycbcr_converter/Y_RG/blk00000001/blk00000017" BEL
        "rgb2ycbcr_converter/Y_RG/blk00000001/blk00000018" BEL
        "rgb2ycbcr_converter/Y_RG/blk00000001/blk00000019" BEL
        "rgb2ycbcr_converter/Y_RG/blk00000001/blk0000001a" BEL
        "rgb2ycbcr_converter/Y_RG/blk00000001/blk0000001b" BEL
        "rgb2ycbcr_converter/Y_RG/blk00000001/blk0000001c" BEL
        "rgb2ycbcr_converter/Y_RG/blk00000001/blk0000001d" BEL
        "rgb2ycbcr_converter/Y_RG/blk00000001/blk00000037" BEL
        "rgb2ycbcr_converter/Y_RG/blk00000001/blk00000038" BEL
        "rgb2ycbcr_converter/Y_RG/blk00000001/blk00000039" BEL
        "rgb2ycbcr_converter/Y_RG/blk00000001/blk0000003a" BEL
        "rgb2ycbcr_converter/Y_RG/blk00000001/blk0000003b" BEL
        "rgb2ycbcr_converter/Y_RG/blk00000001/blk0000003c" BEL
        "rgb2ycbcr_converter/Y_RG/blk00000001/blk0000003d" BEL
        "rgb2ycbcr_converter/Y_RG/blk00000001/blk0000003e" BEL
        "dvi_rx1/dec_b/cbnd/cbfifo_i/dram16s[9].i_RAM16X1D_U/SP" BEL
        "dvi_rx1/dec_b/cbnd/cbfifo_i/dram16s[9].i_RAM16X1D_U/DP" BEL
        "dvi_rx1/dec_b/cbnd/cbfifo_i/dram16s[8].i_RAM16X1D_U/SP" BEL
        "dvi_rx1/dec_b/cbnd/cbfifo_i/dram16s[8].i_RAM16X1D_U/DP" BEL
        "dvi_rx1/dec_b/cbnd/cbfifo_i/dram16s[7].i_RAM16X1D_U/SP" BEL
        "dvi_rx1/dec_b/cbnd/cbfifo_i/dram16s[7].i_RAM16X1D_U/DP" BEL
        "dvi_rx1/dec_b/cbnd/cbfifo_i/dram16s[6].i_RAM16X1D_U/SP" BEL
        "dvi_rx1/dec_b/cbnd/cbfifo_i/dram16s[6].i_RAM16X1D_U/DP" BEL
        "dvi_rx1/dec_b/cbnd/cbfifo_i/dram16s[5].i_RAM16X1D_U/SP" BEL
        "dvi_rx1/dec_b/cbnd/cbfifo_i/dram16s[5].i_RAM16X1D_U/DP" BEL
        "dvi_rx1/dec_b/cbnd/cbfifo_i/dram16s[4].i_RAM16X1D_U/SP" BEL
        "dvi_rx1/dec_b/cbnd/cbfifo_i/dram16s[4].i_RAM16X1D_U/DP" BEL
        "dvi_rx1/dec_b/cbnd/cbfifo_i/dram16s[3].i_RAM16X1D_U/SP" BEL
        "dvi_rx1/dec_b/cbnd/cbfifo_i/dram16s[3].i_RAM16X1D_U/DP" BEL
        "dvi_rx1/dec_b/cbnd/cbfifo_i/dram16s[2].i_RAM16X1D_U/SP" BEL
        "dvi_rx1/dec_b/cbnd/cbfifo_i/dram16s[2].i_RAM16X1D_U/DP" BEL
        "dvi_rx1/dec_b/cbnd/cbfifo_i/dram16s[1].i_RAM16X1D_U/SP" BEL
        "dvi_rx1/dec_b/cbnd/cbfifo_i/dram16s[1].i_RAM16X1D_U/DP" BEL
        "dvi_rx1/dec_b/cbnd/cbfifo_i/dram16s[0].i_RAM16X1D_U/SP" BEL
        "dvi_rx1/dec_b/cbnd/cbfifo_i/dram16s[0].i_RAM16X1D_U/DP" BEL
        "dvi_rx1/dec_g/cbnd/cbfifo_i/dram16s[0].i_RAM16X1D_U/SP" BEL
        "dvi_rx1/dec_g/cbnd/cbfifo_i/dram16s[0].i_RAM16X1D_U/DP" BEL
        "dvi_rx1/dec_g/cbnd/cbfifo_i/dram16s[1].i_RAM16X1D_U/SP" BEL
        "dvi_rx1/dec_g/cbnd/cbfifo_i/dram16s[1].i_RAM16X1D_U/DP" BEL
        "dvi_rx1/dec_g/cbnd/cbfifo_i/dram16s[2].i_RAM16X1D_U/SP" BEL
        "dvi_rx1/dec_g/cbnd/cbfifo_i/dram16s[2].i_RAM16X1D_U/DP" BEL
        "dvi_rx1/dec_g/cbnd/cbfifo_i/dram16s[3].i_RAM16X1D_U/SP" BEL
        "dvi_rx1/dec_g/cbnd/cbfifo_i/dram16s[3].i_RAM16X1D_U/DP" BEL
        "dvi_rx1/dec_g/cbnd/cbfifo_i/dram16s[4].i_RAM16X1D_U/SP" BEL
        "dvi_rx1/dec_g/cbnd/cbfifo_i/dram16s[4].i_RAM16X1D_U/DP" BEL
        "dvi_rx1/dec_g/cbnd/cbfifo_i/dram16s[5].i_RAM16X1D_U/SP" BEL
        "dvi_rx1/dec_g/cbnd/cbfifo_i/dram16s[5].i_RAM16X1D_U/DP" BEL
        "dvi_rx1/dec_g/cbnd/cbfifo_i/dram16s[6].i_RAM16X1D_U/SP" BEL
        "dvi_rx1/dec_g/cbnd/cbfifo_i/dram16s[6].i_RAM16X1D_U/DP" BEL
        "dvi_rx1/dec_g/cbnd/cbfifo_i/dram16s[7].i_RAM16X1D_U/SP" BEL
        "dvi_rx1/dec_g/cbnd/cbfifo_i/dram16s[7].i_RAM16X1D_U/DP" BEL
        "dvi_rx1/dec_g/cbnd/cbfifo_i/dram16s[8].i_RAM16X1D_U/SP" BEL
        "dvi_rx1/dec_g/cbnd/cbfifo_i/dram16s[8].i_RAM16X1D_U/DP" BEL
        "dvi_rx1/dec_g/cbnd/cbfifo_i/dram16s[9].i_RAM16X1D_U/SP" BEL
        "dvi_rx1/dec_g/cbnd/cbfifo_i/dram16s[9].i_RAM16X1D_U/DP" BEL
        "dvi_rx1/dec_r/cbnd/cbfifo_i/dram16s[0].i_RAM16X1D_U/SP" BEL
        "dvi_rx1/dec_r/cbnd/cbfifo_i/dram16s[0].i_RAM16X1D_U/DP" BEL
        "dvi_rx1/dec_r/cbnd/cbfifo_i/dram16s[1].i_RAM16X1D_U/SP" BEL
        "dvi_rx1/dec_r/cbnd/cbfifo_i/dram16s[1].i_RAM16X1D_U/DP" BEL
        "dvi_rx1/dec_r/cbnd/cbfifo_i/dram16s[2].i_RAM16X1D_U/SP" BEL
        "dvi_rx1/dec_r/cbnd/cbfifo_i/dram16s[2].i_RAM16X1D_U/DP" BEL
        "dvi_rx1/dec_r/cbnd/cbfifo_i/dram16s[3].i_RAM16X1D_U/SP" BEL
        "dvi_rx1/dec_r/cbnd/cbfifo_i/dram16s[3].i_RAM16X1D_U/DP" BEL
        "dvi_rx1/dec_r/cbnd/cbfifo_i/dram16s[4].i_RAM16X1D_U/SP" BEL
        "dvi_rx1/dec_r/cbnd/cbfifo_i/dram16s[4].i_RAM16X1D_U/DP" BEL
        "dvi_rx1/dec_r/cbnd/cbfifo_i/dram16s[5].i_RAM16X1D_U/SP" BEL
        "dvi_rx1/dec_r/cbnd/cbfifo_i/dram16s[5].i_RAM16X1D_U/DP" BEL
        "dvi_rx1/dec_r/cbnd/cbfifo_i/dram16s[6].i_RAM16X1D_U/SP" BEL
        "dvi_rx1/dec_r/cbnd/cbfifo_i/dram16s[6].i_RAM16X1D_U/DP" BEL
        "dvi_rx1/dec_r/cbnd/cbfifo_i/dram16s[7].i_RAM16X1D_U/SP" BEL
        "dvi_rx1/dec_r/cbnd/cbfifo_i/dram16s[7].i_RAM16X1D_U/DP" BEL
        "dvi_rx1/dec_r/cbnd/cbfifo_i/dram16s[8].i_RAM16X1D_U/SP" BEL
        "dvi_rx1/dec_r/cbnd/cbfifo_i/dram16s[8].i_RAM16X1D_U/DP" BEL
        "dvi_rx1/dec_r/cbnd/cbfifo_i/dram16s[9].i_RAM16X1D_U/SP" BEL
        "dvi_rx1/dec_r/cbnd/cbfifo_i/dram16s[9].i_RAM16X1D_U/DP" BEL
        "dvi_tx/pixel2x/fifo_u/dram16s[29].i_RAM16X1D_U/SP" BEL
        "dvi_tx/pixel2x/fifo_u/dram16s[29].i_RAM16X1D_U/DP" BEL
        "dvi_tx/pixel2x/fifo_u/dram16s[28].i_RAM16X1D_U/SP" BEL
        "dvi_tx/pixel2x/fifo_u/dram16s[28].i_RAM16X1D_U/DP" BEL
        "dvi_tx/pixel2x/fifo_u/dram16s[27].i_RAM16X1D_U/SP" BEL
        "dvi_tx/pixel2x/fifo_u/dram16s[27].i_RAM16X1D_U/DP" BEL
        "dvi_tx/pixel2x/fifo_u/dram16s[26].i_RAM16X1D_U/SP" BEL
        "dvi_tx/pixel2x/fifo_u/dram16s[26].i_RAM16X1D_U/DP" BEL
        "dvi_tx/pixel2x/fifo_u/dram16s[25].i_RAM16X1D_U/SP" BEL
        "dvi_tx/pixel2x/fifo_u/dram16s[25].i_RAM16X1D_U/DP" BEL
        "dvi_tx/pixel2x/fifo_u/dram16s[24].i_RAM16X1D_U/SP" BEL
        "dvi_tx/pixel2x/fifo_u/dram16s[24].i_RAM16X1D_U/DP" BEL
        "dvi_tx/pixel2x/fifo_u/dram16s[23].i_RAM16X1D_U/SP" BEL
        "dvi_tx/pixel2x/fifo_u/dram16s[23].i_RAM16X1D_U/DP" BEL
        "dvi_tx/pixel2x/fifo_u/dram16s[22].i_RAM16X1D_U/SP" BEL
        "dvi_tx/pixel2x/fifo_u/dram16s[22].i_RAM16X1D_U/DP" BEL
        "dvi_tx/pixel2x/fifo_u/dram16s[21].i_RAM16X1D_U/SP" BEL
        "dvi_tx/pixel2x/fifo_u/dram16s[21].i_RAM16X1D_U/DP" BEL
        "dvi_tx/pixel2x/fifo_u/dram16s[20].i_RAM16X1D_U/SP" BEL
        "dvi_tx/pixel2x/fifo_u/dram16s[20].i_RAM16X1D_U/DP" BEL
        "dvi_tx/pixel2x/fifo_u/dram16s[19].i_RAM16X1D_U/SP" BEL
        "dvi_tx/pixel2x/fifo_u/dram16s[19].i_RAM16X1D_U/DP" BEL
        "dvi_tx/pixel2x/fifo_u/dram16s[18].i_RAM16X1D_U/SP" BEL
        "dvi_tx/pixel2x/fifo_u/dram16s[18].i_RAM16X1D_U/DP" BEL
        "dvi_tx/pixel2x/fifo_u/dram16s[17].i_RAM16X1D_U/SP" BEL
        "dvi_tx/pixel2x/fifo_u/dram16s[17].i_RAM16X1D_U/DP" BEL
        "dvi_tx/pixel2x/fifo_u/dram16s[16].i_RAM16X1D_U/SP" BEL
        "dvi_tx/pixel2x/fifo_u/dram16s[16].i_RAM16X1D_U/DP" BEL
        "dvi_tx/pixel2x/fifo_u/dram16s[15].i_RAM16X1D_U/SP" BEL
        "dvi_tx/pixel2x/fifo_u/dram16s[15].i_RAM16X1D_U/DP" BEL
        "dvi_tx/pixel2x/fifo_u/dram16s[14].i_RAM16X1D_U/SP" BEL
        "dvi_tx/pixel2x/fifo_u/dram16s[14].i_RAM16X1D_U/DP" BEL
        "dvi_tx/pixel2x/fifo_u/dram16s[13].i_RAM16X1D_U/SP" BEL
        "dvi_tx/pixel2x/fifo_u/dram16s[13].i_RAM16X1D_U/DP" BEL
        "dvi_tx/pixel2x/fifo_u/dram16s[12].i_RAM16X1D_U/SP" BEL
        "dvi_tx/pixel2x/fifo_u/dram16s[12].i_RAM16X1D_U/DP" BEL
        "dvi_tx/pixel2x/fifo_u/dram16s[11].i_RAM16X1D_U/SP" BEL
        "dvi_tx/pixel2x/fifo_u/dram16s[11].i_RAM16X1D_U/DP" BEL
        "dvi_tx/pixel2x/fifo_u/dram16s[10].i_RAM16X1D_U/SP" BEL
        "dvi_tx/pixel2x/fifo_u/dram16s[10].i_RAM16X1D_U/DP" BEL
        "dvi_tx/pixel2x/fifo_u/dram16s[9].i_RAM16X1D_U/SP" BEL
        "dvi_tx/pixel2x/fifo_u/dram16s[9].i_RAM16X1D_U/DP" BEL
        "dvi_tx/pixel2x/fifo_u/dram16s[8].i_RAM16X1D_U/SP" BEL
        "dvi_tx/pixel2x/fifo_u/dram16s[8].i_RAM16X1D_U/DP" BEL
        "dvi_tx/pixel2x/fifo_u/dram16s[7].i_RAM16X1D_U/SP" BEL
        "dvi_tx/pixel2x/fifo_u/dram16s[7].i_RAM16X1D_U/DP" BEL
        "dvi_tx/pixel2x/fifo_u/dram16s[6].i_RAM16X1D_U/SP" BEL
        "dvi_tx/pixel2x/fifo_u/dram16s[6].i_RAM16X1D_U/DP" BEL
        "dvi_tx/pixel2x/fifo_u/dram16s[5].i_RAM16X1D_U/SP" BEL
        "dvi_tx/pixel2x/fifo_u/dram16s[5].i_RAM16X1D_U/DP" BEL
        "dvi_tx/pixel2x/fifo_u/dram16s[4].i_RAM16X1D_U/SP" BEL
        "dvi_tx/pixel2x/fifo_u/dram16s[4].i_RAM16X1D_U/DP" BEL
        "dvi_tx/pixel2x/fifo_u/dram16s[3].i_RAM16X1D_U/SP" BEL
        "dvi_tx/pixel2x/fifo_u/dram16s[3].i_RAM16X1D_U/DP" BEL
        "dvi_tx/pixel2x/fifo_u/dram16s[2].i_RAM16X1D_U/SP" BEL
        "dvi_tx/pixel2x/fifo_u/dram16s[2].i_RAM16X1D_U/DP" BEL
        "dvi_tx/pixel2x/fifo_u/dram16s[1].i_RAM16X1D_U/SP" BEL
        "dvi_tx/pixel2x/fifo_u/dram16s[1].i_RAM16X1D_U/DP" BEL
        "dvi_tx/pixel2x/fifo_u/dram16s[0].i_RAM16X1D_U/SP" BEL
        "dvi_tx/pixel2x/fifo_u/dram16s[0].i_RAM16X1D_U/DP";
PIN dvi_tx/clkout/oserdes_m_pins<1> = BEL "dvi_tx/clkout/oserdes_m" PINNAME
        CLKDIV;
PIN dvi_tx/clkout/oserdes_s_pins<1> = BEL "dvi_tx/clkout/oserdes_s" PINNAME
        CLKDIV;
PIN dvi_tx/oserdes0/oserdes_m_pins<1> = BEL "dvi_tx/oserdes0/oserdes_m"
        PINNAME CLKDIV;
PIN dvi_tx/oserdes0/oserdes_s_pins<1> = BEL "dvi_tx/oserdes0/oserdes_s"
        PINNAME CLKDIV;
PIN dvi_tx/oserdes1/oserdes_m_pins<1> = BEL "dvi_tx/oserdes1/oserdes_m"
        PINNAME CLKDIV;
PIN dvi_tx/oserdes1/oserdes_s_pins<1> = BEL "dvi_tx/oserdes1/oserdes_s"
        PINNAME CLKDIV;
PIN dvi_tx/oserdes2/oserdes_m_pins<1> = BEL "dvi_tx/oserdes2/oserdes_m"
        PINNAME CLKDIV;
PIN dvi_tx/oserdes2/oserdes_s_pins<1> = BEL "dvi_tx/oserdes2/oserdes_s"
        PINNAME CLKDIV;
TIMEGRP tx_pllclk2 = BEL "tx0_pclkx2_buf" PIN
        "dvi_tx/clkout/oserdes_m_pins<1>" PIN
        "dvi_tx/clkout/oserdes_s_pins<1>" PIN
        "dvi_tx/oserdes0/oserdes_m_pins<1>" PIN
        "dvi_tx/oserdes0/oserdes_s_pins<1>" PIN
        "dvi_tx/oserdes1/oserdes_m_pins<1>" PIN
        "dvi_tx/oserdes1/oserdes_s_pins<1>" PIN
        "dvi_tx/oserdes2/oserdes_m_pins<1>" PIN
        "dvi_tx/oserdes2/oserdes_s_pins<1>" BEL "dvi_tx/toggle" BEL
        "dvi_tx/pixel2x/fd_out14" BEL "dvi_tx/pixel2x/fd_out13" BEL
        "dvi_tx/pixel2x/fd_out12" BEL "dvi_tx/pixel2x/fd_out11" BEL
        "dvi_tx/pixel2x/fd_out10" BEL "dvi_tx/pixel2x/fd_out9" BEL
        "dvi_tx/pixel2x/fd_out8" BEL "dvi_tx/pixel2x/fd_out7" BEL
        "dvi_tx/pixel2x/fd_out6" BEL "dvi_tx/pixel2x/fd_out5" BEL
        "dvi_tx/pixel2x/fd_out4" BEL "dvi_tx/pixel2x/fd_out3" BEL
        "dvi_tx/pixel2x/fd_out2" BEL "dvi_tx/pixel2x/fd_out1" BEL
        "dvi_tx/pixel2x/fd_out0" BEL "dvi_tx/pixel2x/fd_db29" BEL
        "dvi_tx/pixel2x/fd_db28" BEL "dvi_tx/pixel2x/fd_db27" BEL
        "dvi_tx/pixel2x/fd_db26" BEL "dvi_tx/pixel2x/fd_db25" BEL
        "dvi_tx/pixel2x/fd_db24" BEL "dvi_tx/pixel2x/fd_db23" BEL
        "dvi_tx/pixel2x/fd_db22" BEL "dvi_tx/pixel2x/fd_db21" BEL
        "dvi_tx/pixel2x/fd_db20" BEL "dvi_tx/pixel2x/fd_db19" BEL
        "dvi_tx/pixel2x/fd_db18" BEL "dvi_tx/pixel2x/fd_db17" BEL
        "dvi_tx/pixel2x/fd_db16" BEL "dvi_tx/pixel2x/fd_db15" BEL
        "dvi_tx/pixel2x/fd_db14" BEL "dvi_tx/pixel2x/fd_db13" BEL
        "dvi_tx/pixel2x/fd_db12" BEL "dvi_tx/pixel2x/fd_db11" BEL
        "dvi_tx/pixel2x/fd_db10" BEL "dvi_tx/pixel2x/fd_db9" BEL
        "dvi_tx/pixel2x/fd_db8" BEL "dvi_tx/pixel2x/fd_db7" BEL
        "dvi_tx/pixel2x/fd_db6" BEL "dvi_tx/pixel2x/fd_db5" BEL
        "dvi_tx/pixel2x/fd_db4" BEL "dvi_tx/pixel2x/fd_db3" BEL
        "dvi_tx/pixel2x/fd_db2" BEL "dvi_tx/pixel2x/fd_db1" BEL
        "dvi_tx/pixel2x/fd_db0" BEL "dvi_tx/pixel2x/fdc_ra3" BEL
        "dvi_tx/pixel2x/fdc_ra2" BEL "dvi_tx/pixel2x/fdc_ra1" BEL
        "dvi_tx/pixel2x/fdc_ra0" BEL "dvi_tx/pixel2x/sync_gen" BEL
        "dvi_tx/pixel2x/fd_rstp" BEL "dvi_tx/pixel2x/fd_rstsync" BEL
        "dvi_tx/tmdsclkint_0" BEL "dvi_tx/pixel2x/fdp_rst";
PIN dvi_rx1/dec_b/des_0/iodelay_m_pins<2> = BEL
        "dvi_rx1/dec_b/des_0/iodelay_m" PINNAME CLK;
PIN dvi_rx1/dec_b/des_0/iodelay_s_pins<3> = BEL
        "dvi_rx1/dec_b/des_0/iodelay_s" PINNAME CLK;
PIN dvi_rx1/dec_g/des_0/iodelay_m_pins<2> = BEL
        "dvi_rx1/dec_g/des_0/iodelay_m" PINNAME CLK;
PIN dvi_rx1/dec_g/des_0/iodelay_s_pins<3> = BEL
        "dvi_rx1/dec_g/des_0/iodelay_s" PINNAME CLK;
PIN dvi_rx1/dec_r/des_0/iodelay_m_pins<2> = BEL
        "dvi_rx1/dec_r/des_0/iodelay_m" PINNAME CLK;
PIN dvi_rx1/dec_r/des_0/iodelay_s_pins<3> = BEL
        "dvi_rx1/dec_r/des_0/iodelay_s" PINNAME CLK;
PIN dvi_rx1/dec_b/des_0/iserdes_m_pins<3> = BEL
        "dvi_rx1/dec_b/des_0/iserdes_m" PINNAME CLKDIV;
PIN dvi_rx1/dec_b/des_0/iserdes_s_pins<3> = BEL
        "dvi_rx1/dec_b/des_0/iserdes_s" PINNAME CLKDIV;
PIN dvi_rx1/dec_g/des_0/iserdes_m_pins<3> = BEL
        "dvi_rx1/dec_g/des_0/iserdes_m" PINNAME CLKDIV;
PIN dvi_rx1/dec_g/des_0/iserdes_s_pins<3> = BEL
        "dvi_rx1/dec_g/des_0/iserdes_s" PINNAME CLKDIV;
PIN dvi_rx1/dec_r/des_0/iserdes_m_pins<3> = BEL
        "dvi_rx1/dec_r/des_0/iserdes_m" PINNAME CLKDIV;
PIN dvi_rx1/dec_r/des_0/iserdes_s_pins<3> = BEL
        "dvi_rx1/dec_r/des_0/iserdes_s" PINNAME CLKDIV;
TIMEGRP dvi_rx1_pllclk2 = BEL "dvi_rx1/pclkx2bufg" PIN
        "dvi_rx1/dec_b/des_0/iodelay_m_pins<2>" PIN
        "dvi_rx1/dec_b/des_0/iodelay_s_pins<3>" BEL
        "dvi_rx1/dec_b/des_0/state_FSM_FFd3" BEL
        "dvi_rx1/dec_b/des_0/state_FSM_FFd4" BEL
        "dvi_rx1/dec_b/des_0/state_FSM_FFd2" BEL
        "dvi_rx1/dec_b/des_0/counter_8" BEL "dvi_rx1/dec_b/des_0/counter_7"
        BEL "dvi_rx1/dec_b/des_0/counter_6" BEL
        "dvi_rx1/dec_b/des_0/counter_5" BEL "dvi_rx1/dec_b/des_0/counter_4"
        BEL "dvi_rx1/dec_b/des_0/counter_3" BEL
        "dvi_rx1/dec_b/des_0/counter_2" BEL "dvi_rx1/dec_b/des_0/counter_1"
        BEL "dvi_rx1/dec_b/des_0/counter_0" BEL
        "dvi_rx1/dec_b/des_0/busy_data_d" BEL
        "dvi_rx1/dec_b/des_0/pdcounter_0" BEL
        "dvi_rx1/dec_b/des_0/pdcounter_1" BEL
        "dvi_rx1/dec_b/des_0/pdcounter_2" BEL
        "dvi_rx1/dec_b/des_0/pdcounter_3" BEL
        "dvi_rx1/dec_b/des_0/pdcounter_4" BEL
        "dvi_rx1/dec_b/des_0/incdec_data_d" BEL
        "dvi_rx1/dec_b/des_0/valid_data_d" BEL "dvi_rx1/dec_b/bitslip_q" BEL
        "dvi_rx1/dec_b/rawword_9" BEL "dvi_rx1/dec_b/rawword_8" BEL
        "dvi_rx1/dec_b/rawword_7" BEL "dvi_rx1/dec_b/rawword_6" BEL
        "dvi_rx1/dec_b/rawword_5" BEL "dvi_rx1/dec_b/rawword_4" BEL
        "dvi_rx1/dec_b/rawword_3" BEL "dvi_rx1/dec_b/rawword_2" BEL
        "dvi_rx1/dec_b/rawword_1" BEL "dvi_rx1/dec_b/rawword_0" BEL
        "dvi_rx1/dec_b/raw5bit_q_4" BEL "dvi_rx1/dec_b/raw5bit_q_3" BEL
        "dvi_rx1/dec_b/raw5bit_q_2" BEL "dvi_rx1/dec_b/raw5bit_q_1" BEL
        "dvi_rx1/dec_b/raw5bit_q_0" BEL "dvi_rx1/dec_b/flipgearx2" BEL
        "dvi_rx1/dec_b/bitslipx2" BEL "dvi_rx1/dec_b/toggle" PIN
        "dvi_rx1/dec_g/des_0/iodelay_m_pins<2>" PIN
        "dvi_rx1/dec_g/des_0/iodelay_s_pins<3>" BEL
        "dvi_rx1/dec_g/des_0/state_FSM_FFd2" BEL
        "dvi_rx1/dec_g/des_0/state_FSM_FFd3" BEL
        "dvi_rx1/dec_g/des_0/state_FSM_FFd4" BEL
        "dvi_rx1/dec_g/des_0/busy_data_d" BEL
        "dvi_rx1/dec_g/des_0/pdcounter_0" BEL
        "dvi_rx1/dec_g/des_0/pdcounter_1" BEL
        "dvi_rx1/dec_g/des_0/pdcounter_2" BEL
        "dvi_rx1/dec_g/des_0/pdcounter_3" BEL
        "dvi_rx1/dec_g/des_0/pdcounter_4" BEL
        "dvi_rx1/dec_g/des_0/incdec_data_d" BEL
        "dvi_rx1/dec_g/des_0/valid_data_d" BEL "dvi_rx1/dec_g/bitslip_q" BEL
        "dvi_rx1/dec_g/rawword_9" BEL "dvi_rx1/dec_g/rawword_8" BEL
        "dvi_rx1/dec_g/rawword_7" BEL "dvi_rx1/dec_g/rawword_6" BEL
        "dvi_rx1/dec_g/rawword_5" BEL "dvi_rx1/dec_g/rawword_4" BEL
        "dvi_rx1/dec_g/rawword_3" BEL "dvi_rx1/dec_g/rawword_2" BEL
        "dvi_rx1/dec_g/rawword_1" BEL "dvi_rx1/dec_g/rawword_0" BEL
        "dvi_rx1/dec_g/raw5bit_q_4" BEL "dvi_rx1/dec_g/raw5bit_q_3" BEL
        "dvi_rx1/dec_g/raw5bit_q_2" BEL "dvi_rx1/dec_g/raw5bit_q_1" BEL
        "dvi_rx1/dec_g/raw5bit_q_0" BEL "dvi_rx1/dec_g/flipgearx2" BEL
        "dvi_rx1/dec_g/bitslipx2" PIN "dvi_rx1/dec_r/des_0/iodelay_m_pins<2>"
        PIN "dvi_rx1/dec_r/des_0/iodelay_s_pins<3>" BEL
        "dvi_rx1/dec_r/des_0/state_FSM_FFd2" BEL
        "dvi_rx1/dec_r/des_0/state_FSM_FFd3" BEL
        "dvi_rx1/dec_r/des_0/state_FSM_FFd4" BEL
        "dvi_rx1/dec_r/des_0/busy_data_d" BEL
        "dvi_rx1/dec_r/des_0/pdcounter_0" BEL
        "dvi_rx1/dec_r/des_0/pdcounter_1" BEL
        "dvi_rx1/dec_r/des_0/pdcounter_2" BEL
        "dvi_rx1/dec_r/des_0/pdcounter_3" BEL
        "dvi_rx1/dec_r/des_0/pdcounter_4" BEL
        "dvi_rx1/dec_r/des_0/incdec_data_d" BEL
        "dvi_rx1/dec_r/des_0/valid_data_d" BEL "dvi_rx1/dec_r/bitslip_q" BEL
        "dvi_rx1/dec_r/rawword_9" BEL "dvi_rx1/dec_r/rawword_8" BEL
        "dvi_rx1/dec_r/rawword_7" BEL "dvi_rx1/dec_r/rawword_6" BEL
        "dvi_rx1/dec_r/rawword_5" BEL "dvi_rx1/dec_r/rawword_4" BEL
        "dvi_rx1/dec_r/rawword_3" BEL "dvi_rx1/dec_r/rawword_2" BEL
        "dvi_rx1/dec_r/rawword_1" BEL "dvi_rx1/dec_r/rawword_0" BEL
        "dvi_rx1/dec_r/raw5bit_q_4" BEL "dvi_rx1/dec_r/raw5bit_q_3" BEL
        "dvi_rx1/dec_r/raw5bit_q_2" BEL "dvi_rx1/dec_r/raw5bit_q_1" BEL
        "dvi_rx1/dec_r/raw5bit_q_0" BEL "dvi_rx1/dec_r/flipgearx2" BEL
        "dvi_rx1/dec_r/bitslipx2" BEL "dvi_rx1/dec_b/des_0/ce_data" BEL
        "dvi_rx1/dec_b/des_0/inc_data_int" BEL "dvi_rx1/dec_g/des_0/ce_data"
        BEL "dvi_rx1/dec_g/des_0/inc_data_int" BEL
        "dvi_rx1/dec_r/des_0/ce_data" BEL "dvi_rx1/dec_r/des_0/inc_data_int"
        BEL "dvi_rx1/dec_b/des_0/flag" BEL "dvi_rx1/dec_b/des_0/cal_data_sint"
        BEL "dvi_rx1/dec_b/des_0/enable" BEL
        "dvi_rx1/dec_b/des_0/ce_data_inta" BEL
        "dvi_rx1/dec_b/des_0/cal_data_master" BEL "dvi_rx1/dec_g/des_0/flag"
        BEL "dvi_rx1/dec_g/des_0/cal_data_sint" BEL
        "dvi_rx1/dec_g/des_0/ce_data_inta" BEL
        "dvi_rx1/dec_g/des_0/cal_data_master" BEL "dvi_rx1/dec_r/des_0/flag"
        BEL "dvi_rx1/dec_r/des_0/cal_data_sint" BEL
        "dvi_rx1/dec_r/des_0/ce_data_inta" BEL
        "dvi_rx1/dec_r/des_0/cal_data_master" BEL
        "dvi_rx1/dec_b/des_0/rst_data" BEL "dvi_rx1/dec_g/des_0/rst_data" BEL
        "dvi_rx1/dec_r/des_0/rst_data" PIN
        "dvi_rx1/dec_b/des_0/iserdes_m_pins<3>" PIN
        "dvi_rx1/dec_b/des_0/iserdes_s_pins<3>" PIN
        "dvi_rx1/dec_g/des_0/iserdes_m_pins<3>" PIN
        "dvi_rx1/dec_g/des_0/iserdes_s_pins<3>" PIN
        "dvi_rx1/dec_r/des_0/iserdes_m_pins<3>" PIN
        "dvi_rx1/dec_r/des_0/iserdes_s_pins<3>";
PIN dvi_rx1/dec_b/des_0/iodelay_m_pins<6> = BEL
        "dvi_rx1/dec_b/des_0/iodelay_m" PINNAME IOCLK0;
PIN dvi_rx1/dec_b/des_0/iodelay_s_pins<7> = BEL
        "dvi_rx1/dec_b/des_0/iodelay_s" PINNAME IOCLK0;
PIN dvi_rx1/dec_g/des_0/iodelay_m_pins<6> = BEL
        "dvi_rx1/dec_g/des_0/iodelay_m" PINNAME IOCLK0;
PIN dvi_rx1/dec_g/des_0/iodelay_s_pins<7> = BEL
        "dvi_rx1/dec_g/des_0/iodelay_s" PINNAME IOCLK0;
PIN dvi_rx1/dec_r/des_0/iodelay_m_pins<6> = BEL
        "dvi_rx1/dec_r/des_0/iodelay_m" PINNAME IOCLK0;
PIN dvi_rx1/dec_r/des_0/iodelay_s_pins<7> = BEL
        "dvi_rx1/dec_r/des_0/iodelay_s" PINNAME IOCLK0;
PIN dvi_rx1/dec_b/des_0/iserdes_m_pins<2> = BEL
        "dvi_rx1/dec_b/des_0/iserdes_m" PINNAME CLK0;
PIN dvi_rx1/dec_b/des_0/iserdes_s_pins<2> = BEL
        "dvi_rx1/dec_b/des_0/iserdes_s" PINNAME CLK0;
PIN dvi_rx1/dec_g/des_0/iserdes_m_pins<2> = BEL
        "dvi_rx1/dec_g/des_0/iserdes_m" PINNAME CLK0;
PIN dvi_rx1/dec_g/des_0/iserdes_s_pins<2> = BEL
        "dvi_rx1/dec_g/des_0/iserdes_s" PINNAME CLK0;
PIN dvi_rx1/dec_r/des_0/iserdes_m_pins<2> = BEL
        "dvi_rx1/dec_r/des_0/iserdes_m" PINNAME CLK0;
PIN dvi_rx1/dec_r/des_0/iserdes_s_pins<2> = BEL
        "dvi_rx1/dec_r/des_0/iserdes_s" PINNAME CLK0;
TIMEGRP dvi_rx1_pllclk0 = PIN "dvi_rx1/dec_b/des_0/iodelay_m_pins<6>" PIN
        "dvi_rx1/dec_b/des_0/iodelay_s_pins<7>" PIN
        "dvi_rx1/dec_g/des_0/iodelay_m_pins<6>" PIN
        "dvi_rx1/dec_g/des_0/iodelay_s_pins<7>" PIN
        "dvi_rx1/dec_r/des_0/iodelay_m_pins<6>" PIN
        "dvi_rx1/dec_r/des_0/iodelay_s_pins<7>" PIN
        "dvi_rx1/dec_b/des_0/iserdes_m_pins<2>" PIN
        "dvi_rx1/dec_b/des_0/iserdes_s_pins<2>" PIN
        "dvi_rx1/dec_g/des_0/iserdes_m_pins<2>" PIN
        "dvi_rx1/dec_g/des_0/iserdes_s_pins<2>" PIN
        "dvi_rx1/dec_r/des_0/iserdes_m_pins<2>" PIN
        "dvi_rx1/dec_r/des_0/iserdes_s_pins<2>";
PIN dvi_tx/clkout/oserdes_m_pins<0> = BEL "dvi_tx/clkout/oserdes_m" PINNAME
        CLK0;
PIN dvi_tx/clkout/oserdes_s_pins<0> = BEL "dvi_tx/clkout/oserdes_s" PINNAME
        CLK0;
PIN dvi_tx/oserdes0/oserdes_m_pins<0> = BEL "dvi_tx/oserdes0/oserdes_m"
        PINNAME CLK0;
PIN dvi_tx/oserdes0/oserdes_s_pins<0> = BEL "dvi_tx/oserdes0/oserdes_s"
        PINNAME CLK0;
PIN dvi_tx/oserdes1/oserdes_m_pins<0> = BEL "dvi_tx/oserdes1/oserdes_m"
        PINNAME CLK0;
PIN dvi_tx/oserdes1/oserdes_s_pins<0> = BEL "dvi_tx/oserdes1/oserdes_s"
        PINNAME CLK0;
PIN dvi_tx/oserdes2/oserdes_m_pins<0> = BEL "dvi_tx/oserdes2/oserdes_m"
        PINNAME CLK0;
PIN dvi_tx/oserdes2/oserdes_s_pins<0> = BEL "dvi_tx/oserdes2/oserdes_s"
        PINNAME CLK0;
TIMEGRP tx_pllclk0 = PIN "dvi_tx/clkout/oserdes_m_pins<0>" PIN
        "dvi_tx/clkout/oserdes_s_pins<0>" PIN
        "dvi_tx/oserdes0/oserdes_m_pins<0>" PIN
        "dvi_tx/oserdes0/oserdes_s_pins<0>" PIN
        "dvi_tx/oserdes1/oserdes_m_pins<0>" PIN
        "dvi_tx/oserdes1/oserdes_s_pins<0>" PIN
        "dvi_tx/oserdes2/oserdes_m_pins<0>" PIN
        "dvi_tx/oserdes2/oserdes_s_pins<0>";
PIN dvi_rx1/PLL_ISERDES/PLL_ADV_pins<2> = BEL "dvi_rx1/PLL_ISERDES/PLL_ADV"
        PINNAME CLKIN1;
TIMEGRP DVI_CLOCK1 = PIN "dvi_rx1/PLL_ISERDES/PLL_ADV_pins<2>";
TIMEGRP bramgrp_0 = BEL "dvi_tx/pixel2x/fifo_u/dram16s[29].i_RAM16X1D_U/SP"
        BEL "dvi_tx/pixel2x/fifo_u/dram16s[29].i_RAM16X1D_U/DP" BEL
        "dvi_tx/pixel2x/fifo_u/dram16s[28].i_RAM16X1D_U/SP" BEL
        "dvi_tx/pixel2x/fifo_u/dram16s[28].i_RAM16X1D_U/DP" BEL
        "dvi_tx/pixel2x/fifo_u/dram16s[27].i_RAM16X1D_U/SP" BEL
        "dvi_tx/pixel2x/fifo_u/dram16s[27].i_RAM16X1D_U/DP" BEL
        "dvi_tx/pixel2x/fifo_u/dram16s[26].i_RAM16X1D_U/SP" BEL
        "dvi_tx/pixel2x/fifo_u/dram16s[26].i_RAM16X1D_U/DP" BEL
        "dvi_tx/pixel2x/fifo_u/dram16s[25].i_RAM16X1D_U/SP" BEL
        "dvi_tx/pixel2x/fifo_u/dram16s[25].i_RAM16X1D_U/DP" BEL
        "dvi_tx/pixel2x/fifo_u/dram16s[24].i_RAM16X1D_U/SP" BEL
        "dvi_tx/pixel2x/fifo_u/dram16s[24].i_RAM16X1D_U/DP" BEL
        "dvi_tx/pixel2x/fifo_u/dram16s[23].i_RAM16X1D_U/SP" BEL
        "dvi_tx/pixel2x/fifo_u/dram16s[23].i_RAM16X1D_U/DP" BEL
        "dvi_tx/pixel2x/fifo_u/dram16s[22].i_RAM16X1D_U/SP" BEL
        "dvi_tx/pixel2x/fifo_u/dram16s[22].i_RAM16X1D_U/DP" BEL
        "dvi_tx/pixel2x/fifo_u/dram16s[21].i_RAM16X1D_U/SP" BEL
        "dvi_tx/pixel2x/fifo_u/dram16s[21].i_RAM16X1D_U/DP" BEL
        "dvi_tx/pixel2x/fifo_u/dram16s[20].i_RAM16X1D_U/SP" BEL
        "dvi_tx/pixel2x/fifo_u/dram16s[20].i_RAM16X1D_U/DP" BEL
        "dvi_tx/pixel2x/fifo_u/dram16s[19].i_RAM16X1D_U/SP" BEL
        "dvi_tx/pixel2x/fifo_u/dram16s[19].i_RAM16X1D_U/DP" BEL
        "dvi_tx/pixel2x/fifo_u/dram16s[18].i_RAM16X1D_U/SP" BEL
        "dvi_tx/pixel2x/fifo_u/dram16s[18].i_RAM16X1D_U/DP" BEL
        "dvi_tx/pixel2x/fifo_u/dram16s[17].i_RAM16X1D_U/SP" BEL
        "dvi_tx/pixel2x/fifo_u/dram16s[17].i_RAM16X1D_U/DP" BEL
        "dvi_tx/pixel2x/fifo_u/dram16s[16].i_RAM16X1D_U/SP" BEL
        "dvi_tx/pixel2x/fifo_u/dram16s[16].i_RAM16X1D_U/DP" BEL
        "dvi_tx/pixel2x/fifo_u/dram16s[15].i_RAM16X1D_U/SP" BEL
        "dvi_tx/pixel2x/fifo_u/dram16s[15].i_RAM16X1D_U/DP" BEL
        "dvi_tx/pixel2x/fifo_u/dram16s[14].i_RAM16X1D_U/SP" BEL
        "dvi_tx/pixel2x/fifo_u/dram16s[14].i_RAM16X1D_U/DP" BEL
        "dvi_tx/pixel2x/fifo_u/dram16s[13].i_RAM16X1D_U/SP" BEL
        "dvi_tx/pixel2x/fifo_u/dram16s[13].i_RAM16X1D_U/DP" BEL
        "dvi_tx/pixel2x/fifo_u/dram16s[12].i_RAM16X1D_U/SP" BEL
        "dvi_tx/pixel2x/fifo_u/dram16s[12].i_RAM16X1D_U/DP" BEL
        "dvi_tx/pixel2x/fifo_u/dram16s[11].i_RAM16X1D_U/SP" BEL
        "dvi_tx/pixel2x/fifo_u/dram16s[11].i_RAM16X1D_U/DP" BEL
        "dvi_tx/pixel2x/fifo_u/dram16s[10].i_RAM16X1D_U/SP" BEL
        "dvi_tx/pixel2x/fifo_u/dram16s[10].i_RAM16X1D_U/DP" BEL
        "dvi_tx/pixel2x/fifo_u/dram16s[9].i_RAM16X1D_U/SP" BEL
        "dvi_tx/pixel2x/fifo_u/dram16s[9].i_RAM16X1D_U/DP" BEL
        "dvi_tx/pixel2x/fifo_u/dram16s[8].i_RAM16X1D_U/SP" BEL
        "dvi_tx/pixel2x/fifo_u/dram16s[8].i_RAM16X1D_U/DP" BEL
        "dvi_tx/pixel2x/fifo_u/dram16s[7].i_RAM16X1D_U/SP" BEL
        "dvi_tx/pixel2x/fifo_u/dram16s[7].i_RAM16X1D_U/DP" BEL
        "dvi_tx/pixel2x/fifo_u/dram16s[6].i_RAM16X1D_U/SP" BEL
        "dvi_tx/pixel2x/fifo_u/dram16s[6].i_RAM16X1D_U/DP" BEL
        "dvi_tx/pixel2x/fifo_u/dram16s[5].i_RAM16X1D_U/SP" BEL
        "dvi_tx/pixel2x/fifo_u/dram16s[5].i_RAM16X1D_U/DP" BEL
        "dvi_tx/pixel2x/fifo_u/dram16s[4].i_RAM16X1D_U/SP" BEL
        "dvi_tx/pixel2x/fifo_u/dram16s[4].i_RAM16X1D_U/DP" BEL
        "dvi_tx/pixel2x/fifo_u/dram16s[3].i_RAM16X1D_U/SP" BEL
        "dvi_tx/pixel2x/fifo_u/dram16s[3].i_RAM16X1D_U/DP" BEL
        "dvi_tx/pixel2x/fifo_u/dram16s[2].i_RAM16X1D_U/SP" BEL
        "dvi_tx/pixel2x/fifo_u/dram16s[2].i_RAM16X1D_U/DP" BEL
        "dvi_tx/pixel2x/fifo_u/dram16s[1].i_RAM16X1D_U/SP" BEL
        "dvi_tx/pixel2x/fifo_u/dram16s[1].i_RAM16X1D_U/DP" BEL
        "dvi_tx/pixel2x/fifo_u/dram16s[0].i_RAM16X1D_U/SP" BEL
        "dvi_tx/pixel2x/fifo_u/dram16s[0].i_RAM16X1D_U/DP";
TIMEGRP fddbgrp_0 = BEL "dvi_tx/pixel2x/fd_db29" BEL "dvi_tx/pixel2x/fd_db28"
        BEL "dvi_tx/pixel2x/fd_db27" BEL "dvi_tx/pixel2x/fd_db26" BEL
        "dvi_tx/pixel2x/fd_db25" BEL "dvi_tx/pixel2x/fd_db24" BEL
        "dvi_tx/pixel2x/fd_db23" BEL "dvi_tx/pixel2x/fd_db22" BEL
        "dvi_tx/pixel2x/fd_db21" BEL "dvi_tx/pixel2x/fd_db20" BEL
        "dvi_tx/pixel2x/fd_db19" BEL "dvi_tx/pixel2x/fd_db18" BEL
        "dvi_tx/pixel2x/fd_db17" BEL "dvi_tx/pixel2x/fd_db16" BEL
        "dvi_tx/pixel2x/fd_db15" BEL "dvi_tx/pixel2x/fd_db14" BEL
        "dvi_tx/pixel2x/fd_db13" BEL "dvi_tx/pixel2x/fd_db12" BEL
        "dvi_tx/pixel2x/fd_db11" BEL "dvi_tx/pixel2x/fd_db10" BEL
        "dvi_tx/pixel2x/fd_db9" BEL "dvi_tx/pixel2x/fd_db8" BEL
        "dvi_tx/pixel2x/fd_db7" BEL "dvi_tx/pixel2x/fd_db6" BEL
        "dvi_tx/pixel2x/fd_db5" BEL "dvi_tx/pixel2x/fd_db4" BEL
        "dvi_tx/pixel2x/fd_db3" BEL "dvi_tx/pixel2x/fd_db2" BEL
        "dvi_tx/pixel2x/fd_db1" BEL "dvi_tx/pixel2x/fd_db0";
TIMEGRP bramra_0 = BEL "dvi_tx/pixel2x/fdc_ra3" BEL "dvi_tx/pixel2x/fdc_ra2"
        BEL "dvi_tx/pixel2x/fdc_ra1" BEL "dvi_tx/pixel2x/fdc_ra0";
TS_DVI_CLOCK1 = PERIOD TIMEGRP "DVI_CLOCK1" 100 MHz HIGH 50%;
TS_rx_pllclk1 = PERIOD TIMEGRP "rx_pllclk1" TS_DVI_CLOCK1 HIGH 50%;
TS_dvi_rx1_pllclk0 = PERIOD TIMEGRP "dvi_rx1_pllclk0" TS_DVI_CLOCK1 * 10 HIGH
        50%;
TS_dvi_rx1_pllclk2 = PERIOD TIMEGRP "dvi_rx1_pllclk2" TS_DVI_CLOCK1 * 2 HIGH
        50%;
TS_tx_pllclk0 = PERIOD TIMEGRP "tx_pllclk0" TS_rx_pllclk1 * 10 HIGH 50%;
TS_tx_pllclk2 = PERIOD TIMEGRP "tx_pllclk2" TS_rx_pllclk1 * 2 HIGH 50%;
SCHEMATIC END;

