

================================================================
== Vivado HLS Report for 'd_sum'
================================================================
* Date:           Wed Dec 12 12:36:59 2018

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        hls8BitFloatMod
* Solution:       Lenet5_50MHz
* Product family: artix7
* Target device:  xc7a100tcsg324-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  20.00|    12.521|        2.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  142|  142|  142|  142|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |             |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1     |   12|   12|         2|          -|          -|     6|    no    |
        |- Loop 2     |  128|  128|        32|          -|          -|     4|    no    |
        | + Loop 2.1  |   30|   30|         5|          -|          -|     6|    no    |
        +-------------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond2)
	4  / (exitcond2)
3 --> 
	2  / true
4 --> 
	5  / (!exitcond1)
5 --> 
	6  / (!exitcond)
	4  / (exitcond)
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	5  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.66>
ST_1 : Operation 10 [1/1] (1.66ns)   --->   "br label %1" [../Desktop/buildTest/sum.c:67]   --->   Operation 10 'br' <Predicate = true> <Delay = 1.66>

State 2 <SV = 1> <Delay = 2.15>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%k = phi i3 [ 0, %0 ], [ %k_27, %2 ]"   --->   Operation 11 'phi' 'k' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (1.18ns)   --->   "%exitcond2 = icmp eq i3 %k, -2" [../Desktop/buildTest/sum.c:67]   --->   Operation 12 'icmp' 'exitcond2' <Predicate = true> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6)"   --->   Operation 13 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (1.68ns)   --->   "%k_27 = add i3 %k, 1" [../Desktop/buildTest/sum.c:67]   --->   Operation 14 'add' 'k_27' <Predicate = true> <Delay = 1.68> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "br i1 %exitcond2, label %.preheader3.preheader, label %2" [../Desktop/buildTest/sum.c:67]   --->   Operation 15 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%tmp = zext i3 %k to i64" [../Desktop/buildTest/sum.c:68]   --->   Operation 16 'zext' 'tmp' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%x_addr = getelementptr [30 x float]* %x, i64 0, i64 %tmp" [../Desktop/buildTest/sum.c:68]   --->   Operation 17 'getelementptr' 'x_addr' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_2 : Operation 18 [2/2] (2.15ns)   --->   "%x_load = load float* %x_addr, align 4" [../Desktop/buildTest/sum.c:68]   --->   Operation 18 'load' 'x_load' <Predicate = (!exitcond2)> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_2 : Operation 19 [1/1] (1.66ns)   --->   "br label %.preheader3" [../Desktop/buildTest/sum.c:71]   --->   Operation 19 'br' <Predicate = (exitcond2)> <Delay = 1.66>

State 3 <SV = 2> <Delay = 4.30>
ST_3 : Operation 20 [1/2] (2.15ns)   --->   "%x_load = load float* %x_addr, align 4" [../Desktop/buildTest/sum.c:68]   --->   Operation 20 'load' 'x_load' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_3 : Operation 21 [1/1] (0.00ns)   --->   "%y_addr = getelementptr [6 x float]* %y, i64 0, i64 %tmp" [../Desktop/buildTest/sum.c:68]   --->   Operation 21 'getelementptr' 'y_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 22 [1/1] (2.15ns)   --->   "store float %x_load, float* %y_addr, align 4" [../Desktop/buildTest/sum.c:68]   --->   Operation 22 'store' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "br label %1" [../Desktop/buildTest/sum.c:67]   --->   Operation 23 'br' <Predicate = true> <Delay = 0.00>

State 4 <SV = 2> <Delay = 1.86>
ST_4 : Operation 24 [1/1] (0.00ns)   --->   "%k_1 = phi i3 [ %k_28, %.preheader3.loopexit ], [ 0, %.preheader3.preheader ]"   --->   Operation 24 'phi' 'k_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 25 [1/1] (1.18ns)   --->   "%exitcond1 = icmp eq i3 %k_1, -4" [../Desktop/buildTest/sum.c:71]   --->   Operation 25 'icmp' 'exitcond1' <Predicate = true> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 26 [1/1] (0.00ns)   --->   "%empty_60 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)"   --->   Operation 26 'speclooptripcount' 'empty_60' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 27 [1/1] (1.68ns)   --->   "%k_28 = add i3 %k_1, 1" [../Desktop/buildTest/sum.c:71]   --->   Operation 27 'add' 'k_28' <Predicate = true> <Delay = 1.68> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 28 [1/1] (0.00ns)   --->   "br i1 %exitcond1, label %4, label %.preheader.preheader" [../Desktop/buildTest/sum.c:71]   --->   Operation 28 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 29 [1/1] (0.00ns) (grouped into LUT with out node tmp_s)   --->   "%tmp_171 = trunc i3 %k_1 to i2" [../Desktop/buildTest/sum.c:71]   --->   Operation 29 'trunc' 'tmp_171' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_4 : Operation 30 [1/1] (0.00ns) (grouped into LUT with out node tmp_s)   --->   "%p_shl = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %tmp_171, i3 0)" [../Desktop/buildTest/sum.c:73]   --->   Operation 30 'bitconcatenate' 'p_shl' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_4 : Operation 31 [1/1] (0.00ns) (grouped into LUT with out node tmp_s)   --->   "%p_shl_cast = zext i5 %p_shl to i6" [../Desktop/buildTest/sum.c:73]   --->   Operation 31 'zext' 'p_shl_cast' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_4 : Operation 32 [1/1] (0.00ns) (grouped into LUT with out node tmp_s)   --->   "%tmp_172 = shl i3 %k_1, 1" [../Desktop/buildTest/sum.c:73]   --->   Operation 32 'shl' 'tmp_172' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_4 : Operation 33 [1/1] (0.00ns) (grouped into LUT with out node tmp_s)   --->   "%p_shl9_cast = zext i3 %tmp_172 to i6" [../Desktop/buildTest/sum.c:73]   --->   Operation 33 'zext' 'p_shl9_cast' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_4 : Operation 34 [1/1] (1.86ns) (out node of the LUT)   --->   "%tmp_s = sub i6 %p_shl_cast, %p_shl9_cast" [../Desktop/buildTest/sum.c:73]   --->   Operation 34 'sub' 'tmp_s' <Predicate = (!exitcond1)> <Delay = 1.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 35 [1/1] (1.66ns)   --->   "br label %.preheader" [../Desktop/buildTest/sum.c:72]   --->   Operation 35 'br' <Predicate = (!exitcond1)> <Delay = 1.66>
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "ret void" [../Desktop/buildTest/sum.c:76]   --->   Operation 36 'ret' <Predicate = (exitcond1)> <Delay = 0.00>

State 5 <SV = 3> <Delay = 5.87>
ST_5 : Operation 37 [1/1] (0.00ns)   --->   "%b_k = phi i3 [ %b_k_12, %3 ], [ 0, %.preheader.preheader ]"   --->   Operation 37 'phi' 'b_k' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 38 [1/1] (0.00ns)   --->   "%b_k_cast = zext i3 %b_k to i4" [../Desktop/buildTest/sum.c:72]   --->   Operation 38 'zext' 'b_k_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 39 [1/1] (1.18ns)   --->   "%exitcond = icmp eq i3 %b_k, -2" [../Desktop/buildTest/sum.c:72]   --->   Operation 39 'icmp' 'exitcond' <Predicate = true> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 40 [1/1] (0.00ns)   --->   "%empty_61 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6)"   --->   Operation 40 'speclooptripcount' 'empty_61' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 41 [1/1] (1.68ns)   --->   "%b_k_12 = add i3 %b_k, 1" [../Desktop/buildTest/sum.c:72]   --->   Operation 41 'add' 'b_k_12' <Predicate = true> <Delay = 1.68> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 42 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %.preheader3.loopexit, label %3" [../Desktop/buildTest/sum.c:72]   --->   Operation 42 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 43 [1/1] (1.77ns)   --->   "%tmp1 = add i4 %b_k_cast, 6" [../Desktop/buildTest/sum.c:73]   --->   Operation 43 'add' 'tmp1' <Predicate = (!exitcond)> <Delay = 1.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 44 [1/1] (0.00ns)   --->   "%tmp1_cast = zext i4 %tmp1 to i6" [../Desktop/buildTest/sum.c:73]   --->   Operation 44 'zext' 'tmp1_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_5 : Operation 45 [1/1] (1.94ns)   --->   "%tmp_165 = add i6 %tmp1_cast, %tmp_s" [../Desktop/buildTest/sum.c:73]   --->   Operation 45 'add' 'tmp_165' <Predicate = (!exitcond)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 46 [1/1] (0.00ns)   --->   "%tmp_166 = zext i6 %tmp_165 to i64" [../Desktop/buildTest/sum.c:73]   --->   Operation 46 'zext' 'tmp_166' <Predicate = (!exitcond)> <Delay = 0.00>
ST_5 : Operation 47 [1/1] (0.00ns)   --->   "%x_addr_4 = getelementptr [30 x float]* %x, i64 0, i64 %tmp_166" [../Desktop/buildTest/sum.c:73]   --->   Operation 47 'getelementptr' 'x_addr_4' <Predicate = (!exitcond)> <Delay = 0.00>
ST_5 : Operation 48 [2/2] (2.15ns)   --->   "%x_load_4 = load float* %x_addr_4, align 4" [../Desktop/buildTest/sum.c:73]   --->   Operation 48 'load' 'x_load_4' <Predicate = (!exitcond)> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_5 : Operation 49 [1/1] (0.00ns)   --->   "%tmp_167 = zext i3 %b_k to i64" [../Desktop/buildTest/sum.c:73]   --->   Operation 49 'zext' 'tmp_167' <Predicate = (!exitcond)> <Delay = 0.00>
ST_5 : Operation 50 [1/1] (0.00ns)   --->   "%y_addr_4 = getelementptr [6 x float]* %y, i64 0, i64 %tmp_167" [../Desktop/buildTest/sum.c:73]   --->   Operation 50 'getelementptr' 'y_addr_4' <Predicate = (!exitcond)> <Delay = 0.00>
ST_5 : Operation 51 [2/2] (2.15ns)   --->   "%y_load = load float* %y_addr_4, align 4" [../Desktop/buildTest/sum.c:73]   --->   Operation 51 'load' 'y_load' <Predicate = (!exitcond)> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_5 : Operation 52 [1/1] (0.00ns)   --->   "br label %.preheader3"   --->   Operation 52 'br' <Predicate = (exitcond)> <Delay = 0.00>

State 6 <SV = 4> <Delay = 12.5>
ST_6 : Operation 53 [1/2] (2.15ns)   --->   "%x_load_4 = load float* %x_addr_4, align 4" [../Desktop/buildTest/sum.c:73]   --->   Operation 53 'load' 'x_load_4' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_6 : Operation 54 [1/2] (2.15ns)   --->   "%y_load = load float* %y_addr_4, align 4" [../Desktop/buildTest/sum.c:73]   --->   Operation 54 'load' 'y_load' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_6 : Operation 55 [4/4] (10.3ns)   --->   "%tmp_168 = fadd float %y_load, %x_load_4" [../Desktop/buildTest/sum.c:73]   --->   Operation 55 'fadd' 'tmp_168' <Predicate = true> <Delay = 10.3> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 5> <Delay = 10.3>
ST_7 : Operation 56 [3/4] (10.3ns)   --->   "%tmp_168 = fadd float %y_load, %x_load_4" [../Desktop/buildTest/sum.c:73]   --->   Operation 56 'fadd' 'tmp_168' <Predicate = true> <Delay = 10.3> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 6> <Delay = 10.3>
ST_8 : Operation 57 [2/4] (10.3ns)   --->   "%tmp_168 = fadd float %y_load, %x_load_4" [../Desktop/buildTest/sum.c:73]   --->   Operation 57 'fadd' 'tmp_168' <Predicate = true> <Delay = 10.3> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 7> <Delay = 12.5>
ST_9 : Operation 58 [1/4] (10.3ns)   --->   "%tmp_168 = fadd float %y_load, %x_load_4" [../Desktop/buildTest/sum.c:73]   --->   Operation 58 'fadd' 'tmp_168' <Predicate = true> <Delay = 10.3> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 59 [1/1] (2.15ns)   --->   "store float %tmp_168, float* %y_addr_4, align 4" [../Desktop/buildTest/sum.c:73]   --->   Operation 59 'store' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_9 : Operation 60 [1/1] (0.00ns)   --->   "br label %.preheader" [../Desktop/buildTest/sum.c:72]   --->   Operation 60 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ x]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ y]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_10 (br               ) [ 0111000000]
k           (phi              ) [ 0010000000]
exitcond2   (icmp             ) [ 0011000000]
empty       (speclooptripcount) [ 0000000000]
k_27        (add              ) [ 0111000000]
StgValue_15 (br               ) [ 0000000000]
tmp         (zext             ) [ 0001000000]
x_addr      (getelementptr    ) [ 0001000000]
StgValue_19 (br               ) [ 0011111111]
x_load      (load             ) [ 0000000000]
y_addr      (getelementptr    ) [ 0000000000]
StgValue_22 (store            ) [ 0000000000]
StgValue_23 (br               ) [ 0111000000]
k_1         (phi              ) [ 0000100000]
exitcond1   (icmp             ) [ 0000111111]
empty_60    (speclooptripcount) [ 0000000000]
k_28        (add              ) [ 0010111111]
StgValue_28 (br               ) [ 0000000000]
tmp_171     (trunc            ) [ 0000000000]
p_shl       (bitconcatenate   ) [ 0000000000]
p_shl_cast  (zext             ) [ 0000000000]
tmp_172     (shl              ) [ 0000000000]
p_shl9_cast (zext             ) [ 0000000000]
tmp_s       (sub              ) [ 0000011111]
StgValue_35 (br               ) [ 0000111111]
StgValue_36 (ret              ) [ 0000000000]
b_k         (phi              ) [ 0000010000]
b_k_cast    (zext             ) [ 0000000000]
exitcond    (icmp             ) [ 0000111111]
empty_61    (speclooptripcount) [ 0000000000]
b_k_12      (add              ) [ 0000111111]
StgValue_42 (br               ) [ 0000000000]
tmp1        (add              ) [ 0000000000]
tmp1_cast   (zext             ) [ 0000000000]
tmp_165     (add              ) [ 0000000000]
tmp_166     (zext             ) [ 0000000000]
x_addr_4    (getelementptr    ) [ 0000001000]
tmp_167     (zext             ) [ 0000000000]
y_addr_4    (getelementptr    ) [ 0000001111]
StgValue_52 (br               ) [ 0010111111]
x_load_4    (load             ) [ 0000000111]
y_load      (load             ) [ 0000000111]
tmp_168     (fadd             ) [ 0000000000]
StgValue_59 (store            ) [ 0000000000]
StgValue_60 (br               ) [ 0000111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="x">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="y">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i2.i3"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1004" name="x_addr_gep_fu_24">
<pin_list>
<pin id="25" dir="0" index="0" bw="32" slack="0"/>
<pin id="26" dir="0" index="1" bw="1" slack="0"/>
<pin id="27" dir="0" index="2" bw="3" slack="0"/>
<pin id="28" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_addr/2 "/>
</bind>
</comp>

<comp id="31" class="1004" name="grp_access_fu_31">
<pin_list>
<pin id="32" dir="0" index="0" bw="5" slack="0"/>
<pin id="33" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="34" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="35" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x_load/2 x_load_4/5 "/>
</bind>
</comp>

<comp id="37" class="1004" name="y_addr_gep_fu_37">
<pin_list>
<pin id="38" dir="0" index="0" bw="32" slack="0"/>
<pin id="39" dir="0" index="1" bw="1" slack="0"/>
<pin id="40" dir="0" index="2" bw="3" slack="1"/>
<pin id="41" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="y_addr/3 "/>
</bind>
</comp>

<comp id="44" class="1004" name="grp_access_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="3" slack="0"/>
<pin id="46" dir="0" index="1" bw="32" slack="0"/>
<pin id="47" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="48" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="StgValue_22/3 y_load/5 StgValue_59/9 "/>
</bind>
</comp>

<comp id="51" class="1004" name="x_addr_4_gep_fu_51">
<pin_list>
<pin id="52" dir="0" index="0" bw="32" slack="0"/>
<pin id="53" dir="0" index="1" bw="1" slack="0"/>
<pin id="54" dir="0" index="2" bw="6" slack="0"/>
<pin id="55" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_addr_4/5 "/>
</bind>
</comp>

<comp id="59" class="1004" name="y_addr_4_gep_fu_59">
<pin_list>
<pin id="60" dir="0" index="0" bw="32" slack="0"/>
<pin id="61" dir="0" index="1" bw="1" slack="0"/>
<pin id="62" dir="0" index="2" bw="3" slack="0"/>
<pin id="63" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="y_addr_4/5 "/>
</bind>
</comp>

<comp id="67" class="1005" name="k_reg_67">
<pin_list>
<pin id="68" dir="0" index="0" bw="3" slack="1"/>
<pin id="69" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="k (phireg) "/>
</bind>
</comp>

<comp id="71" class="1004" name="k_phi_fu_71">
<pin_list>
<pin id="72" dir="0" index="0" bw="1" slack="1"/>
<pin id="73" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="74" dir="0" index="2" bw="3" slack="0"/>
<pin id="75" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="76" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="k/2 "/>
</bind>
</comp>

<comp id="78" class="1005" name="k_1_reg_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="3" slack="1"/>
<pin id="80" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="k_1 (phireg) "/>
</bind>
</comp>

<comp id="82" class="1004" name="k_1_phi_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="3" slack="0"/>
<pin id="84" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="85" dir="0" index="2" bw="1" slack="1"/>
<pin id="86" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="87" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="k_1/4 "/>
</bind>
</comp>

<comp id="89" class="1005" name="b_k_reg_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="3" slack="1"/>
<pin id="91" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="b_k (phireg) "/>
</bind>
</comp>

<comp id="93" class="1004" name="b_k_phi_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="3" slack="0"/>
<pin id="95" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="96" dir="0" index="2" bw="1" slack="1"/>
<pin id="97" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="98" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="b_k/5 "/>
</bind>
</comp>

<comp id="100" class="1004" name="grp_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="32" slack="0"/>
<pin id="102" dir="0" index="1" bw="32" slack="0"/>
<pin id="103" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="tmp_168/6 "/>
</bind>
</comp>

<comp id="107" class="1004" name="exitcond2_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="3" slack="0"/>
<pin id="109" dir="0" index="1" bw="2" slack="0"/>
<pin id="110" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond2/2 "/>
</bind>
</comp>

<comp id="113" class="1004" name="k_27_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="3" slack="0"/>
<pin id="115" dir="0" index="1" bw="1" slack="0"/>
<pin id="116" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="k_27/2 "/>
</bind>
</comp>

<comp id="119" class="1004" name="tmp_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="3" slack="0"/>
<pin id="121" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="124" class="1004" name="exitcond1_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="3" slack="0"/>
<pin id="126" dir="0" index="1" bw="3" slack="0"/>
<pin id="127" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1/4 "/>
</bind>
</comp>

<comp id="130" class="1004" name="k_28_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="3" slack="0"/>
<pin id="132" dir="0" index="1" bw="1" slack="0"/>
<pin id="133" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="k_28/4 "/>
</bind>
</comp>

<comp id="136" class="1004" name="tmp_171_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="3" slack="0"/>
<pin id="138" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_171/4 "/>
</bind>
</comp>

<comp id="140" class="1004" name="p_shl_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="5" slack="0"/>
<pin id="142" dir="0" index="1" bw="2" slack="0"/>
<pin id="143" dir="0" index="2" bw="1" slack="0"/>
<pin id="144" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl/4 "/>
</bind>
</comp>

<comp id="148" class="1004" name="p_shl_cast_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="5" slack="0"/>
<pin id="150" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl_cast/4 "/>
</bind>
</comp>

<comp id="152" class="1004" name="tmp_172_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="3" slack="0"/>
<pin id="154" dir="0" index="1" bw="1" slack="0"/>
<pin id="155" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="tmp_172/4 "/>
</bind>
</comp>

<comp id="158" class="1004" name="p_shl9_cast_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="3" slack="0"/>
<pin id="160" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl9_cast/4 "/>
</bind>
</comp>

<comp id="162" class="1004" name="tmp_s_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="5" slack="0"/>
<pin id="164" dir="0" index="1" bw="3" slack="0"/>
<pin id="165" dir="1" index="2" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_s/4 "/>
</bind>
</comp>

<comp id="168" class="1004" name="b_k_cast_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="3" slack="0"/>
<pin id="170" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="b_k_cast/5 "/>
</bind>
</comp>

<comp id="172" class="1004" name="exitcond_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="3" slack="0"/>
<pin id="174" dir="0" index="1" bw="2" slack="0"/>
<pin id="175" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/5 "/>
</bind>
</comp>

<comp id="178" class="1004" name="b_k_12_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="3" slack="0"/>
<pin id="180" dir="0" index="1" bw="1" slack="0"/>
<pin id="181" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="b_k_12/5 "/>
</bind>
</comp>

<comp id="184" class="1004" name="tmp1_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="3" slack="0"/>
<pin id="186" dir="0" index="1" bw="4" slack="0"/>
<pin id="187" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp1/5 "/>
</bind>
</comp>

<comp id="190" class="1004" name="tmp1_cast_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="4" slack="0"/>
<pin id="192" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp1_cast/5 "/>
</bind>
</comp>

<comp id="194" class="1004" name="tmp_165_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="4" slack="0"/>
<pin id="196" dir="0" index="1" bw="6" slack="1"/>
<pin id="197" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_165/5 "/>
</bind>
</comp>

<comp id="199" class="1004" name="tmp_166_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="6" slack="0"/>
<pin id="201" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_166/5 "/>
</bind>
</comp>

<comp id="204" class="1004" name="tmp_167_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="3" slack="0"/>
<pin id="206" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_167/5 "/>
</bind>
</comp>

<comp id="212" class="1005" name="k_27_reg_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="3" slack="0"/>
<pin id="214" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="k_27 "/>
</bind>
</comp>

<comp id="217" class="1005" name="tmp_reg_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="64" slack="1"/>
<pin id="219" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="222" class="1005" name="x_addr_reg_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="5" slack="1"/>
<pin id="224" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="x_addr "/>
</bind>
</comp>

<comp id="230" class="1005" name="k_28_reg_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="3" slack="0"/>
<pin id="232" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="k_28 "/>
</bind>
</comp>

<comp id="235" class="1005" name="tmp_s_reg_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="6" slack="1"/>
<pin id="237" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="243" class="1005" name="b_k_12_reg_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="3" slack="0"/>
<pin id="245" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="b_k_12 "/>
</bind>
</comp>

<comp id="248" class="1005" name="x_addr_4_reg_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="5" slack="1"/>
<pin id="250" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="x_addr_4 "/>
</bind>
</comp>

<comp id="253" class="1005" name="y_addr_4_reg_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="3" slack="1"/>
<pin id="255" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="y_addr_4 "/>
</bind>
</comp>

<comp id="258" class="1005" name="x_load_4_reg_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="32" slack="1"/>
<pin id="260" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="x_load_4 "/>
</bind>
</comp>

<comp id="263" class="1005" name="y_load_reg_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="32" slack="1"/>
<pin id="265" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="y_load "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="29"><net_src comp="0" pin="0"/><net_sink comp="24" pin=0"/></net>

<net id="30"><net_src comp="14" pin="0"/><net_sink comp="24" pin=1"/></net>

<net id="36"><net_src comp="24" pin="3"/><net_sink comp="31" pin=0"/></net>

<net id="42"><net_src comp="2" pin="0"/><net_sink comp="37" pin=0"/></net>

<net id="43"><net_src comp="14" pin="0"/><net_sink comp="37" pin=1"/></net>

<net id="49"><net_src comp="31" pin="3"/><net_sink comp="44" pin=1"/></net>

<net id="50"><net_src comp="37" pin="3"/><net_sink comp="44" pin=0"/></net>

<net id="56"><net_src comp="0" pin="0"/><net_sink comp="51" pin=0"/></net>

<net id="57"><net_src comp="14" pin="0"/><net_sink comp="51" pin=1"/></net>

<net id="58"><net_src comp="51" pin="3"/><net_sink comp="31" pin=0"/></net>

<net id="64"><net_src comp="2" pin="0"/><net_sink comp="59" pin=0"/></net>

<net id="65"><net_src comp="14" pin="0"/><net_sink comp="59" pin=1"/></net>

<net id="66"><net_src comp="59" pin="3"/><net_sink comp="44" pin=0"/></net>

<net id="70"><net_src comp="4" pin="0"/><net_sink comp="67" pin=0"/></net>

<net id="77"><net_src comp="67" pin="1"/><net_sink comp="71" pin=0"/></net>

<net id="81"><net_src comp="4" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="88"><net_src comp="78" pin="1"/><net_sink comp="82" pin=2"/></net>

<net id="92"><net_src comp="4" pin="0"/><net_sink comp="89" pin=0"/></net>

<net id="99"><net_src comp="89" pin="1"/><net_sink comp="93" pin=2"/></net>

<net id="104"><net_src comp="100" pin="2"/><net_sink comp="44" pin=1"/></net>

<net id="105"><net_src comp="44" pin="3"/><net_sink comp="100" pin=0"/></net>

<net id="106"><net_src comp="31" pin="3"/><net_sink comp="100" pin=1"/></net>

<net id="111"><net_src comp="71" pin="4"/><net_sink comp="107" pin=0"/></net>

<net id="112"><net_src comp="6" pin="0"/><net_sink comp="107" pin=1"/></net>

<net id="117"><net_src comp="71" pin="4"/><net_sink comp="113" pin=0"/></net>

<net id="118"><net_src comp="12" pin="0"/><net_sink comp="113" pin=1"/></net>

<net id="122"><net_src comp="71" pin="4"/><net_sink comp="119" pin=0"/></net>

<net id="123"><net_src comp="119" pin="1"/><net_sink comp="24" pin=2"/></net>

<net id="128"><net_src comp="82" pin="4"/><net_sink comp="124" pin=0"/></net>

<net id="129"><net_src comp="16" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="134"><net_src comp="82" pin="4"/><net_sink comp="130" pin=0"/></net>

<net id="135"><net_src comp="12" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="139"><net_src comp="82" pin="4"/><net_sink comp="136" pin=0"/></net>

<net id="145"><net_src comp="20" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="146"><net_src comp="136" pin="1"/><net_sink comp="140" pin=1"/></net>

<net id="147"><net_src comp="4" pin="0"/><net_sink comp="140" pin=2"/></net>

<net id="151"><net_src comp="140" pin="3"/><net_sink comp="148" pin=0"/></net>

<net id="156"><net_src comp="82" pin="4"/><net_sink comp="152" pin=0"/></net>

<net id="157"><net_src comp="12" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="161"><net_src comp="152" pin="2"/><net_sink comp="158" pin=0"/></net>

<net id="166"><net_src comp="148" pin="1"/><net_sink comp="162" pin=0"/></net>

<net id="167"><net_src comp="158" pin="1"/><net_sink comp="162" pin=1"/></net>

<net id="171"><net_src comp="93" pin="4"/><net_sink comp="168" pin=0"/></net>

<net id="176"><net_src comp="93" pin="4"/><net_sink comp="172" pin=0"/></net>

<net id="177"><net_src comp="6" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="182"><net_src comp="93" pin="4"/><net_sink comp="178" pin=0"/></net>

<net id="183"><net_src comp="12" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="188"><net_src comp="168" pin="1"/><net_sink comp="184" pin=0"/></net>

<net id="189"><net_src comp="22" pin="0"/><net_sink comp="184" pin=1"/></net>

<net id="193"><net_src comp="184" pin="2"/><net_sink comp="190" pin=0"/></net>

<net id="198"><net_src comp="190" pin="1"/><net_sink comp="194" pin=0"/></net>

<net id="202"><net_src comp="194" pin="2"/><net_sink comp="199" pin=0"/></net>

<net id="203"><net_src comp="199" pin="1"/><net_sink comp="51" pin=2"/></net>

<net id="207"><net_src comp="93" pin="4"/><net_sink comp="204" pin=0"/></net>

<net id="208"><net_src comp="204" pin="1"/><net_sink comp="59" pin=2"/></net>

<net id="215"><net_src comp="113" pin="2"/><net_sink comp="212" pin=0"/></net>

<net id="216"><net_src comp="212" pin="1"/><net_sink comp="71" pin=2"/></net>

<net id="220"><net_src comp="119" pin="1"/><net_sink comp="217" pin=0"/></net>

<net id="221"><net_src comp="217" pin="1"/><net_sink comp="37" pin=2"/></net>

<net id="225"><net_src comp="24" pin="3"/><net_sink comp="222" pin=0"/></net>

<net id="226"><net_src comp="222" pin="1"/><net_sink comp="31" pin=0"/></net>

<net id="233"><net_src comp="130" pin="2"/><net_sink comp="230" pin=0"/></net>

<net id="234"><net_src comp="230" pin="1"/><net_sink comp="82" pin=0"/></net>

<net id="238"><net_src comp="162" pin="2"/><net_sink comp="235" pin=0"/></net>

<net id="239"><net_src comp="235" pin="1"/><net_sink comp="194" pin=1"/></net>

<net id="246"><net_src comp="178" pin="2"/><net_sink comp="243" pin=0"/></net>

<net id="247"><net_src comp="243" pin="1"/><net_sink comp="93" pin=0"/></net>

<net id="251"><net_src comp="51" pin="3"/><net_sink comp="248" pin=0"/></net>

<net id="252"><net_src comp="248" pin="1"/><net_sink comp="31" pin=0"/></net>

<net id="256"><net_src comp="59" pin="3"/><net_sink comp="253" pin=0"/></net>

<net id="257"><net_src comp="253" pin="1"/><net_sink comp="44" pin=0"/></net>

<net id="261"><net_src comp="31" pin="3"/><net_sink comp="258" pin=0"/></net>

<net id="262"><net_src comp="258" pin="1"/><net_sink comp="100" pin=1"/></net>

<net id="266"><net_src comp="44" pin="3"/><net_sink comp="263" pin=0"/></net>

<net id="267"><net_src comp="263" pin="1"/><net_sink comp="100" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: y | {3 9 }
 - Input state : 
	Port: d_sum : x | {2 3 5 6 }
	Port: d_sum : y | {5 6 }
  - Chain level:
	State 1
	State 2
		exitcond2 : 1
		k_27 : 1
		StgValue_15 : 2
		tmp : 1
		x_addr : 2
		x_load : 3
	State 3
		StgValue_22 : 1
	State 4
		exitcond1 : 1
		k_28 : 1
		StgValue_28 : 2
		tmp_171 : 1
		p_shl : 2
		p_shl_cast : 3
		tmp_172 : 1
		p_shl9_cast : 1
		tmp_s : 4
	State 5
		b_k_cast : 1
		exitcond : 1
		b_k_12 : 1
		StgValue_42 : 2
		tmp1 : 2
		tmp1_cast : 3
		tmp_165 : 4
		tmp_166 : 5
		x_addr_4 : 6
		x_load_4 : 7
		tmp_167 : 1
		y_addr_4 : 2
		y_load : 3
	State 6
		tmp_168 : 1
	State 7
	State 8
	State 9
		StgValue_59 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------|---------|---------|---------|
| Operation|   Functional Unit  |  DSP48E |    FF   |   LUT   |
|----------|--------------------|---------|---------|---------|
|   fadd   |     grp_fu_100     |    2    |   227   |   219   |
|----------|--------------------|---------|---------|---------|
|          |     k_27_fu_113    |    0    |    0    |    12   |
|          |     k_28_fu_130    |    0    |    0    |    12   |
|    add   |    b_k_12_fu_178   |    0    |    0    |    12   |
|          |     tmp1_fu_184    |    0    |    0    |    13   |
|          |   tmp_165_fu_194   |    0    |    0    |    15   |
|----------|--------------------|---------|---------|---------|
|          |  exitcond2_fu_107  |    0    |    0    |    9    |
|   icmp   |  exitcond1_fu_124  |    0    |    0    |    9    |
|          |   exitcond_fu_172  |    0    |    0    |    9    |
|----------|--------------------|---------|---------|---------|
|    sub   |    tmp_s_fu_162    |    0    |    0    |    15   |
|----------|--------------------|---------|---------|---------|
|          |     tmp_fu_119     |    0    |    0    |    0    |
|          |  p_shl_cast_fu_148 |    0    |    0    |    0    |
|          | p_shl9_cast_fu_158 |    0    |    0    |    0    |
|   zext   |   b_k_cast_fu_168  |    0    |    0    |    0    |
|          |  tmp1_cast_fu_190  |    0    |    0    |    0    |
|          |   tmp_166_fu_199   |    0    |    0    |    0    |
|          |   tmp_167_fu_204   |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|   trunc  |   tmp_171_fu_136   |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|bitconcatenate|    p_shl_fu_140    |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|    shl   |   tmp_172_fu_152   |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|   Total  |                    |    2    |   227   |   325   |
|----------|--------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------+--------+
|                |   FF   |
+----------------+--------+
| b_k_12_reg_243 |    3   |
|   b_k_reg_89   |    3   |
|   k_1_reg_78   |    3   |
|  k_27_reg_212  |    3   |
|  k_28_reg_230  |    3   |
|    k_reg_67    |    3   |
|   tmp_reg_217  |   64   |
|  tmp_s_reg_235 |    6   |
|x_addr_4_reg_248|    5   |
| x_addr_reg_222 |    5   |
|x_load_4_reg_258|   32   |
|y_addr_4_reg_253|    3   |
| y_load_reg_263 |   32   |
+----------------+--------+
|      Total     |   165  |
+----------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_31 |  p0  |   4  |   5  |   20   ||    21   |
| grp_access_fu_44 |  p0  |   3  |   3  |    9   ||    15   |
| grp_access_fu_44 |  p1  |   2  |  32  |   64   ||    9    |
|    grp_fu_100    |  p0  |   2  |  32  |   64   ||    9    |
|    grp_fu_100    |  p1  |   2  |  32  |   64   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   221  || 8.45425 ||    63   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    2   |    -   |   227  |   325  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    8   |    -   |   63   |
|  Register |    -   |    -   |   165  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    2   |    8   |   392  |   388  |
+-----------+--------+--------+--------+--------+
