
==========================================================================
floorplan final report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
floorplan final report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
floorplan final report_worst_slack
--------------------------------------------------------------------------
worst slack 0.01

==========================================================================
floorplan final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: product[10]$_SDFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: product[10]$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ product[10]$_SDFFE_PN0P_/CK (DFF_X1)
     2    1.53    0.01    0.08    0.08 v product[10]$_SDFFE_PN0P_/Q (DFF_X1)
                                         product[10] (net)
                  0.01    0.00    0.08 v _688_/A1 (NAND2_X1)
     1    1.67    0.01    0.01    0.09 ^ _688_/ZN (NAND2_X1)
                                         _089_ (net)
                  0.01    0.00    0.09 ^ _701_/A (OAI21_X1)
     1    1.06    0.01    0.01    0.10 v _701_/ZN (OAI21_X1)
                                         _021_ (net)
                  0.01    0.00    0.10 v product[10]$_SDFFE_PN0P_/D (DFF_X1)
                                  0.10   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ product[10]$_SDFFE_PN0P_/CK (DFF_X1)
                          0.00    0.00   library hold time
                                  0.00   data required time
-----------------------------------------------------------------------------
                                  0.00   data required time
                                 -0.10   data arrival time
-----------------------------------------------------------------------------
                                  0.10   slack (MET)



==========================================================================
floorplan final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: b_reg[1]$_SDFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: product[15]$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ b_reg[1]$_SDFFE_PN0P_/CK (DFF_X1)
     1    0.88    0.01    0.08    0.08 v b_reg[1]$_SDFFE_PN0P_/Q (DFF_X1)
                                         b_reg[1] (net)
                  0.01    0.00    0.08 v _503_/A (BUF_X1)
    10   12.91    0.02    0.04    0.12 v _503_/Z (BUF_X1)
                                         _043_ (net)
                  0.02    0.00    0.12 v _612_/B (XOR2_X1)
     1    0.89    0.01    0.06    0.18 v _612_/Z (XOR2_X1)
                                         _064_ (net)
                  0.01    0.00    0.18 v _613_/A2 (AND2_X1)
     2    6.40    0.01    0.04    0.21 v _613_/ZN (AND2_X1)
                                         _428_ (net)
                  0.01    0.00    0.21 v _850_/A (HA_X1)
     1    1.41    0.01    0.03    0.24 v _850_/CO (HA_X1)
                                         _438_ (net)
                  0.01    0.00    0.24 v _554_/A1 (NOR2_X1)
     3   11.24    0.06    0.07    0.31 ^ _554_/ZN (NOR2_X1)
                                         _338_ (net)
                  0.06    0.00    0.31 ^ _819_/A (FA_X1)
     1    2.66    0.02    0.10    0.42 v _819_/S (FA_X1)
                                         _341_ (net)
                  0.02    0.00    0.42 v _821_/CI (FA_X1)
     1    3.75    0.02    0.12    0.54 ^ _821_/S (FA_X1)
                                         _349_ (net)
                  0.02    0.00    0.54 ^ _822_/A (FA_X1)
     1    1.55    0.01    0.09    0.62 v _822_/S (FA_X1)
                                         _352_ (net)
                  0.01    0.00    0.62 v _615_/A (INV_X1)
     1    3.19    0.01    0.02    0.64 ^ _615_/ZN (INV_X1)
                                         _448_ (net)
                  0.01    0.00    0.64 ^ _854_/A (HA_X1)
     4   10.23    0.06    0.09    0.73 ^ _854_/S (HA_X1)
                                         _451_ (net)
                  0.06    0.00    0.73 ^ _706_/A3 (AND3_X4)
     1    3.14    0.01    0.05    0.78 ^ _706_/ZN (AND3_X4)
                                         _106_ (net)
                  0.01    0.00    0.78 ^ _709_/B2 (AOI221_X2)
     3    5.35    0.02    0.02    0.80 v _709_/ZN (AOI221_X2)
                                         _109_ (net)
                  0.02    0.00    0.80 v _751_/A1 (AND2_X2)
     2    6.73    0.01    0.03    0.84 v _751_/ZN (AND2_X2)
                                         _147_ (net)
                  0.01    0.00    0.84 v _753_/A4 (OR4_X4)
     1    3.10    0.01    0.10    0.94 v _753_/ZN (OR4_X4)
                                         _149_ (net)
                  0.01    0.00    0.94 v _755_/A2 (NAND3_X2)
     1    1.14    0.01    0.02    0.96 ^ _755_/ZN (NAND3_X2)
                                         _026_ (net)
                  0.01    0.00    0.96 ^ product[15]$_SDFFE_PN0P_/D (DFF_X1)
                                  0.96   data arrival time

                  0.00    1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock network delay (ideal)
                          0.00    1.00   clock reconvergence pessimism
                                  1.00 ^ product[15]$_SDFFE_PN0P_/CK (DFF_X1)
                         -0.03    0.97   library setup time
                                  0.97   data required time
-----------------------------------------------------------------------------
                                  0.97   data required time
                                 -0.96   data arrival time
-----------------------------------------------------------------------------
                                  0.01   slack (MET)



==========================================================================
floorplan final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: b_reg[1]$_SDFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: product[15]$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ b_reg[1]$_SDFFE_PN0P_/CK (DFF_X1)
     1    0.88    0.01    0.08    0.08 v b_reg[1]$_SDFFE_PN0P_/Q (DFF_X1)
                                         b_reg[1] (net)
                  0.01    0.00    0.08 v _503_/A (BUF_X1)
    10   12.91    0.02    0.04    0.12 v _503_/Z (BUF_X1)
                                         _043_ (net)
                  0.02    0.00    0.12 v _612_/B (XOR2_X1)
     1    0.89    0.01    0.06    0.18 v _612_/Z (XOR2_X1)
                                         _064_ (net)
                  0.01    0.00    0.18 v _613_/A2 (AND2_X1)
     2    6.40    0.01    0.04    0.21 v _613_/ZN (AND2_X1)
                                         _428_ (net)
                  0.01    0.00    0.21 v _850_/A (HA_X1)
     1    1.41    0.01    0.03    0.24 v _850_/CO (HA_X1)
                                         _438_ (net)
                  0.01    0.00    0.24 v _554_/A1 (NOR2_X1)
     3   11.24    0.06    0.07    0.31 ^ _554_/ZN (NOR2_X1)
                                         _338_ (net)
                  0.06    0.00    0.31 ^ _819_/A (FA_X1)
     1    2.66    0.02    0.10    0.42 v _819_/S (FA_X1)
                                         _341_ (net)
                  0.02    0.00    0.42 v _821_/CI (FA_X1)
     1    3.75    0.02    0.12    0.54 ^ _821_/S (FA_X1)
                                         _349_ (net)
                  0.02    0.00    0.54 ^ _822_/A (FA_X1)
     1    1.55    0.01    0.09    0.62 v _822_/S (FA_X1)
                                         _352_ (net)
                  0.01    0.00    0.62 v _615_/A (INV_X1)
     1    3.19    0.01    0.02    0.64 ^ _615_/ZN (INV_X1)
                                         _448_ (net)
                  0.01    0.00    0.64 ^ _854_/A (HA_X1)
     4   10.23    0.06    0.09    0.73 ^ _854_/S (HA_X1)
                                         _451_ (net)
                  0.06    0.00    0.73 ^ _706_/A3 (AND3_X4)
     1    3.14    0.01    0.05    0.78 ^ _706_/ZN (AND3_X4)
                                         _106_ (net)
                  0.01    0.00    0.78 ^ _709_/B2 (AOI221_X2)
     3    5.35    0.02    0.02    0.80 v _709_/ZN (AOI221_X2)
                                         _109_ (net)
                  0.02    0.00    0.80 v _751_/A1 (AND2_X2)
     2    6.73    0.01    0.03    0.84 v _751_/ZN (AND2_X2)
                                         _147_ (net)
                  0.01    0.00    0.84 v _753_/A4 (OR4_X4)
     1    3.10    0.01    0.10    0.94 v _753_/ZN (OR4_X4)
                                         _149_ (net)
                  0.01    0.00    0.94 v _755_/A2 (NAND3_X2)
     1    1.14    0.01    0.02    0.96 ^ _755_/ZN (NAND3_X2)
                                         _026_ (net)
                  0.01    0.00    0.96 ^ product[15]$_SDFFE_PN0P_/D (DFF_X1)
                                  0.96   data arrival time

                  0.00    1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock network delay (ideal)
                          0.00    1.00   clock reconvergence pessimism
                                  1.00 ^ product[15]$_SDFFE_PN0P_/CK (DFF_X1)
                         -0.03    0.97   library setup time
                                  0.97   data required time
-----------------------------------------------------------------------------
                                  0.97   data required time
                                 -0.96   data arrival time
-----------------------------------------------------------------------------
                                  0.01   slack (MET)



==========================================================================
floorplan final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             2.49e-04   3.83e-06   2.79e-06   2.55e-04  45.7%
Combinational          1.64e-04   1.26e-04   1.26e-05   3.03e-04  54.3%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  4.13e-04   1.30e-04   1.54e-05   5.58e-04 100.0%
                          74.0%      23.3%       2.8%
