$date
	Sat Nov 22 20:55:21 2014
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testbench $end
$var wire 1 ! a $end
$var wire 1 " b $end
$var wire 1 # clk $end
$var wire 1 $ sel $end
$var wire 1 % y $end
$scope module ff1 $end
$var wire 1 ! a $end
$var wire 1 " b $end
$var wire 1 # clk $end
$var wire 1 $ sel $end
$var reg 1 & y $end
$upscope $end
$scope module tst1 $end
$var wire 1 % y $end
$var reg 1 ' a $end
$var reg 1 ( b $end
$var reg 1 ) clk $end
$var reg 1 * sel $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0*
0)
0(
0'
0&
0%
0$
0#
0"
0!
$end
#4
1)
1#
#8
0)
0#
#9
1*
1$
1'
1!
#10
0*
0$
1(
1"
0'
0!
#11
1'
1!
#12
1&
1%
1)
1#
#13
1*
1$
0(
0"
0'
0!
#14
0*
0$
1'
1!
#16
0)
0#
#20
1)
1#
#24
0)
0#
#26
1(
1"
0'
0!
#27
0(
0"
1'
1!
#28
1)
1#
#29
0'
0!
#30
1*
1$
1(
1"
1'
1!
#31
0*
0$
0(
0"
0'
0!
#32
1*
1$
1(
1"
1'
1!
0)
0#
#33
0*
0$
0'
0!
#36
0&
0%
1)
1#
#40
0)
0#
0(
0"
1'
1!
#44
1&
1%
1)
1#
#48
0)
0#
