,design,design_name,config,flow_status,total_runtime,routed_runtime,(Cell/mm^2)/Core_Util,DIEAREA_mm^2,CellPer_mm^2,OpenDP_Util,Peak_Memory_Usage_MB,cell_count,tritonRoute_violations,Short_violations,MetSpc_violations,OffGrid_violations,MinHole_violations,Other_violations,Magic_violations,antenna_violations,lvs_total_errors,cvc_total_errors,klayout_violations,wire_length,vias,wns,pl_wns,optimized_wns,fastroute_wns,spef_wns,tns,pl_tns,optimized_tns,fastroute_tns,spef_tns,HPWL,routing_layer1_pct,routing_layer2_pct,routing_layer3_pct,routing_layer4_pct,routing_layer5_pct,routing_layer6_pct,wires_count,wire_bits,public_wires_count,public_wire_bits,memories_count,memory_bits,processes_count,cells_pre_abc,AND,DFF,NAND,NOR,OR,XOR,XNOR,MUX,inputs,outputs,level,EndCaps,TapCells,Diodes,Total_Physical_Cells,suggested_clock_frequency,suggested_clock_period,CLOCK_PERIOD,SYNTH_STRATEGY,SYNTH_MAX_FANOUT,FP_CORE_UTIL,FP_ASPECT_RATIO,FP_PDN_VPITCH,FP_PDN_HPITCH,PL_TARGET_DENSITY,GLB_RT_ADJUSTMENT,STD_CELL_LIBRARY,CELL_PAD,DIODE_INSERTION_STRATEGY
0,/openLANE_flow/designs/wrapped_chacha_wb_accel,wrapped_chacha_wb_accel,config_regression_63,Flow_completed,0h13m7s,0h10m14s,106044.44444444447,0.09,53022.22222222223,79,667.87,4772,0,0,0,0,0,0,0,0,0,-1,-1,183521,47178,0.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,125348448,0.0,51.99,38.65,9.14,1.03,-1,4647,4949,1390,1692,0,0,0,4772,193,5,54,53,283,192,44,1784,1515,1341,30,204,1092,0,1296,40.0,25.0,25,AREA 2,5,50,1,153.6,153.18,0.69,0,sky130_fd_sc_hd,1,5
