/* Generated by Yosys 0.9 (git sha1 1979e0b) */

module lakeroad_xilinx_ultrascale_plus_or1_2(a, b, out0);
  wire _0_;
  wire _1_;
  input a;
  input b;
  wire lut4_out_0;
  output out0;
  frac_lut4 lut4_0 (
    .in({ 2'h0, b, a }),
    .lut3_out({ _1_, _0_ }),
    .lut4_out(out0),
    .mode(1'h0),
    .mode_inv(1'h0),
    .sram(16'h1f10),
    .sram_inv(16'h0000)
  );
  assign lut4_out_0 = out0;
endmodule

