

================================================================
== Vitis HLS Report for 'Linear_layer_ds1_Pipeline_VITIS_LOOP_311_1_VITIS_LOOP_312_2'
================================================================
* Date:           Sun Sep  3 07:20:27 2023

* Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
* Project:        out.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.917 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    36866|    36866|  0.369 ms|  0.369 ms|  36866|  36866|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                                     |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |              Loop Name              |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +-------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_311_1_VITIS_LOOP_312_2  |    36864|    36864|         2|          1|          1|  36864|       yes|
        +-------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    123|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     72|    -|
|Register         |        -|    -|      51|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      51|    195|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+----+---+----+------------+------------+
    |       Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+----+---+----+------------+------------+
    |add_ln311_1_fu_98_p2      |         +|   0|  0|  23|          16|           1|
    |add_ln311_fu_110_p2       |         +|   0|  0|  13|           4|           1|
    |add_ln312_fu_174_p2       |         +|   0|  0|  12|          12|           1|
    |add_ln313_fu_168_p2       |         +|   0|  0|  16|          16|          16|
    |sub_ln313_fu_158_p2       |         -|   0|  0|  16|          16|          16|
    |icmp_ln311_fu_92_p2       |      icmp|   0|  0|  13|          16|          16|
    |icmp_ln312_fu_116_p2      |      icmp|   0|  0|  12|          12|          12|
    |select_ln311_1_fu_130_p3  |    select|   0|  0|   4|           1|           4|
    |select_ln311_fu_122_p3    |    select|   0|  0|  12|           1|           1|
    |ap_enable_pp0             |       xor|   0|  0|   2|           1|           2|
    +--------------------------+----------+----+---+----+------------+------------+
    |Total                     |          |   0|  0| 123|          95|          70|
    +--------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+----+-----------+-----+-----------+
    |                 Name                 | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1               |   9|          2|    1|          2|
    |ap_sig_allocacmp_indvar_flatten_load  |   9|          2|   16|         32|
    |ap_sig_allocacmp_v182_load            |   9|          2|    4|          8|
    |ap_sig_allocacmp_v183_load            |   9|          2|   12|         24|
    |indvar_flatten_fu_56                  |   9|          2|   16|         32|
    |v182_fu_52                            |   9|          2|    4|          8|
    |v183_fu_48                            |   9|          2|   12|         24|
    +--------------------------------------+----+-----------+-----+-----------+
    |Total                                 |  72|         16|   66|        132|
    +--------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |add_ln313_reg_223        |  16|   0|   16|          0|
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |indvar_flatten_fu_56     |  16|   0|   16|          0|
    |v182_fu_52               |   4|   0|    4|          0|
    |v183_fu_48               |  12|   0|   12|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  51|   0|   51|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+-------------------------------------------------------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  |                        Source Object                        |    C Type    |
+------------------+-----+-----+------------+-------------------------------------------------------------+--------------+
|ap_clk            |   in|    1|  ap_ctrl_hs|  Linear_layer_ds1_Pipeline_VITIS_LOOP_311_1_VITIS_LOOP_312_2|  return value|
|ap_rst            |   in|    1|  ap_ctrl_hs|  Linear_layer_ds1_Pipeline_VITIS_LOOP_311_1_VITIS_LOOP_312_2|  return value|
|ap_start          |   in|    1|  ap_ctrl_hs|  Linear_layer_ds1_Pipeline_VITIS_LOOP_311_1_VITIS_LOOP_312_2|  return value|
|ap_done           |  out|    1|  ap_ctrl_hs|  Linear_layer_ds1_Pipeline_VITIS_LOOP_311_1_VITIS_LOOP_312_2|  return value|
|ap_idle           |  out|    1|  ap_ctrl_hs|  Linear_layer_ds1_Pipeline_VITIS_LOOP_311_1_VITIS_LOOP_312_2|  return value|
|ap_ready          |  out|    1|  ap_ctrl_hs|  Linear_layer_ds1_Pipeline_VITIS_LOOP_311_1_VITIS_LOOP_312_2|  return value|
|outp1_V_address0  |  out|   16|   ap_memory|                                                      outp1_V|         array|
|outp1_V_ce0       |  out|    1|   ap_memory|                                                      outp1_V|         array|
|outp1_V_we0       |  out|    1|   ap_memory|                                                      outp1_V|         array|
|outp1_V_d0        |  out|   24|   ap_memory|                                                      outp1_V|         array|
+------------------+-----+-----+------------+-------------------------------------------------------------+--------------+

