# Personal info
name: Dongyang Wu
email: wudongya@usc.edu
# phone: 123-456-7890
website: https://www.linkedin.com/in/william-wu-dongyang/

order:
  - Education
  - Skills
  - Projects

content:
  - title: Summary
    layout: text
    content: 
      - Proactive learner who changed Master's degree from Computer Science to Electrical Engineering at USC (GPA 4.0).
      - Self-motivated and problem-solving student working on UVM-based testbench for functional digital verification and OpenSPARC T1 for computer architecture design. 
      - Participated proactively in courses and organized study groups. Passionate about building bonds with local community. 
      - Eager to join $<company>$ as $<title>$ to contribute to $<company's benefit>$.

  - title: Education
    layout: list
    content:
      - title: University of Southern California (USC)
        location: Los Angeles, CA
        sub_title: |
          Master of Electrical Engineering; GPA: 4.0/4.0
        duration: 08/2022-05/2024
        description: "Course: Digital System Design (EE560), Computer Systems Architecture (EE557), MOS VLSI Circuit Design (EE477), Computer systems Organization (EE457), Introduction to Computer Networks (EE450)"
      - title: The Chinese University of Hong Kong, Shenzhen (CUHKSZ)
        location: Shenzhen, China
        sub_title: |
          Bachelor of Computer Science and Engineering; GPA: 3.4/4.0
        duration: 09/2018-06/2022

  - title: Projects # Title for the section
    layout: list # Type of content section (list/text)
    content:
      - title: Tomasulo Out-of-Order CPU
        location: 06/2023-08/2023
        description: 
          - Designed CPU with Out-of-Order Execution and In-order Commitment.
          - Implemented Branch Prediction Buffer(BPB) and Return Stack Address(RAS) for speculative execution beyond branches.
          - Implemented BRAM-based Copy Free Check-pointing(CFC) with RRAT for recovery from path misprediction.
          - Implemented Store Buffer(SB), Store Address Buffer(SAB), Reorder Buffer(ROB), 2-stage Dispatch Unit, Free Register List(FRL) and Issue Unit(IU).
      - title: PCIe Physical Layer Design
        location: 06/2023-08/2023
        description: 
          - Designed physical layer components for PCIe 2-lane system.
          - Implemented Elastic Buffer with Primed Method to achieve Clock Domain Crossing by adjusting Skip Ordered Set.
          - Implemented Deskew Buffer to eliminate skew between lanes.
      - title: VLSI CMOS Design
        location: 01/2023-05/2023
        description: 
          - Designed basic combinational and sequential circuits using Cadence Virtuoso.
          - Accounted for 20-bit mux unit, 20-bit Han-Carlson adder unit 20-bit register Schematic and Layout design work
          - Integrated components using wave pipeline with the area of 5.96 $mm^2$ in 2.0 Ghz (cycle time=0.5 ns).
          - Validated the correctness of all aforementioned components with vector file and cleared DRC and LVS errors.
      - show: false
        title: 5-stage Pipeline MIPS Processor
        location: 09/2022-10/2022
        description: 
          - Sth
  - title: Skills
    layout: text
    content: 
      - Programming Languages: Python, C/C++, Verilog, VHDL, SQL, MIPS
      - EDA Tools: Virtuoso, QuestaSim, Xilinx Vivado
      - Protocols: TCP/IP, USB, SPI, AXI, PCIe, MOESI
      - Tools: UNIX, Linux, Git, Makefile, CUDA
