<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › arm › mach-imx › clk-imx51-imx53.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../index.html"></a><h1>clk-imx51-imx53.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * Copyright (C) 2011 Sascha Hauer, Pengutronix &lt;s.hauer@pengutronix.de&gt;</span>
<span class="cm"> *</span>
<span class="cm"> * This program is free software; you can redistribute it and/or modify</span>
<span class="cm"> * it under the terms of the GNU General Public License version 2 as</span>
<span class="cm"> * published by the Free Software Foundation.</span>
<span class="cm"> *</span>
<span class="cm"> */</span>
<span class="cp">#include &lt;linux/mm.h&gt;</span>
<span class="cp">#include &lt;linux/delay.h&gt;</span>
<span class="cp">#include &lt;linux/clk.h&gt;</span>
<span class="cp">#include &lt;linux/io.h&gt;</span>
<span class="cp">#include &lt;linux/clkdev.h&gt;</span>
<span class="cp">#include &lt;linux/of.h&gt;</span>
<span class="cp">#include &lt;linux/err.h&gt;</span>

<span class="cp">#include &lt;mach/hardware.h&gt;</span>
<span class="cp">#include &lt;mach/common.h&gt;</span>

<span class="cp">#include &quot;crm-regs-imx5.h&quot;</span>
<span class="cp">#include &quot;clk.h&quot;</span>

<span class="cm">/* Low-power Audio Playback Mode clock */</span>
<span class="k">static</span> <span class="k">const</span> <span class="kt">char</span> <span class="o">*</span><span class="n">lp_apm_sel</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span> <span class="s">&quot;osc&quot;</span><span class="p">,</span> <span class="p">};</span>

<span class="cm">/* This is used multiple times */</span>
<span class="k">static</span> <span class="k">const</span> <span class="kt">char</span> <span class="o">*</span><span class="n">standard_pll_sel</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span> <span class="s">&quot;pll1_sw&quot;</span><span class="p">,</span> <span class="s">&quot;pll2_sw&quot;</span><span class="p">,</span> <span class="s">&quot;pll3_sw&quot;</span><span class="p">,</span> <span class="s">&quot;lp_apm&quot;</span><span class="p">,</span> <span class="p">};</span>
<span class="k">static</span> <span class="k">const</span> <span class="kt">char</span> <span class="o">*</span><span class="n">periph_apm_sel</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span> <span class="s">&quot;pll1_sw&quot;</span><span class="p">,</span> <span class="s">&quot;pll3_sw&quot;</span><span class="p">,</span> <span class="s">&quot;lp_apm&quot;</span><span class="p">,</span> <span class="p">};</span>
<span class="k">static</span> <span class="k">const</span> <span class="kt">char</span> <span class="o">*</span><span class="n">main_bus_sel</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span> <span class="s">&quot;pll2_sw&quot;</span><span class="p">,</span> <span class="s">&quot;periph_apm&quot;</span><span class="p">,</span> <span class="p">};</span>
<span class="k">static</span> <span class="k">const</span> <span class="kt">char</span> <span class="o">*</span><span class="n">per_lp_apm_sel</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span> <span class="s">&quot;main_bus&quot;</span><span class="p">,</span> <span class="s">&quot;lp_apm&quot;</span><span class="p">,</span> <span class="p">};</span>
<span class="k">static</span> <span class="k">const</span> <span class="kt">char</span> <span class="o">*</span><span class="n">per_root_sel</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span> <span class="s">&quot;per_podf&quot;</span><span class="p">,</span> <span class="s">&quot;ipg&quot;</span><span class="p">,</span> <span class="p">};</span>
<span class="k">static</span> <span class="k">const</span> <span class="kt">char</span> <span class="o">*</span><span class="n">esdhc_c_sel</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span> <span class="s">&quot;esdhc_a_podf&quot;</span><span class="p">,</span> <span class="s">&quot;esdhc_b_podf&quot;</span><span class="p">,</span> <span class="p">};</span>
<span class="k">static</span> <span class="k">const</span> <span class="kt">char</span> <span class="o">*</span><span class="n">esdhc_d_sel</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span> <span class="s">&quot;esdhc_a_podf&quot;</span><span class="p">,</span> <span class="s">&quot;esdhc_b_podf&quot;</span><span class="p">,</span> <span class="p">};</span>
<span class="k">static</span> <span class="k">const</span> <span class="kt">char</span> <span class="o">*</span><span class="n">ssi_apm_sels</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span> <span class="s">&quot;ckih1&quot;</span><span class="p">,</span> <span class="s">&quot;lp_amp&quot;</span><span class="p">,</span> <span class="s">&quot;ckih2&quot;</span><span class="p">,</span> <span class="p">};</span>
<span class="k">static</span> <span class="k">const</span> <span class="kt">char</span> <span class="o">*</span><span class="n">ssi_clk_sels</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span> <span class="s">&quot;pll1_sw&quot;</span><span class="p">,</span> <span class="s">&quot;pll2_sw&quot;</span><span class="p">,</span> <span class="s">&quot;pll3_sw&quot;</span><span class="p">,</span> <span class="s">&quot;ssi_apm&quot;</span><span class="p">,</span> <span class="p">};</span>
<span class="k">static</span> <span class="k">const</span> <span class="kt">char</span> <span class="o">*</span><span class="n">ssi3_clk_sels</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span> <span class="s">&quot;ssi1_root_gate&quot;</span><span class="p">,</span> <span class="s">&quot;ssi2_root_gate&quot;</span><span class="p">,</span> <span class="p">};</span>
<span class="k">static</span> <span class="k">const</span> <span class="kt">char</span> <span class="o">*</span><span class="n">ssi_ext1_com_sels</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span> <span class="s">&quot;ssi_ext1_podf&quot;</span><span class="p">,</span> <span class="s">&quot;ssi1_root_gate&quot;</span><span class="p">,</span> <span class="p">};</span>
<span class="k">static</span> <span class="k">const</span> <span class="kt">char</span> <span class="o">*</span><span class="n">ssi_ext2_com_sels</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span> <span class="s">&quot;ssi_ext2_podf&quot;</span><span class="p">,</span> <span class="s">&quot;ssi2_root_gate&quot;</span><span class="p">,</span> <span class="p">};</span>
<span class="k">static</span> <span class="k">const</span> <span class="kt">char</span> <span class="o">*</span><span class="n">emi_slow_sel</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span> <span class="s">&quot;main_bus&quot;</span><span class="p">,</span> <span class="s">&quot;ahb&quot;</span><span class="p">,</span> <span class="p">};</span>
<span class="k">static</span> <span class="k">const</span> <span class="kt">char</span> <span class="o">*</span><span class="n">usb_phy_sel_str</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span> <span class="s">&quot;osc&quot;</span><span class="p">,</span> <span class="s">&quot;usb_phy_podf&quot;</span><span class="p">,</span> <span class="p">};</span>
<span class="k">static</span> <span class="k">const</span> <span class="kt">char</span> <span class="o">*</span><span class="n">mx51_ipu_di0_sel</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span> <span class="s">&quot;di_pred&quot;</span><span class="p">,</span> <span class="s">&quot;osc&quot;</span><span class="p">,</span> <span class="s">&quot;ckih1&quot;</span><span class="p">,</span> <span class="s">&quot;tve_di&quot;</span><span class="p">,</span> <span class="p">};</span>
<span class="k">static</span> <span class="k">const</span> <span class="kt">char</span> <span class="o">*</span><span class="n">mx53_ipu_di0_sel</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span> <span class="s">&quot;di_pred&quot;</span><span class="p">,</span> <span class="s">&quot;osc&quot;</span><span class="p">,</span> <span class="s">&quot;ckih1&quot;</span><span class="p">,</span> <span class="s">&quot;di_pll4_podf&quot;</span><span class="p">,</span> <span class="s">&quot;dummy&quot;</span><span class="p">,</span> <span class="s">&quot;ldb_di0&quot;</span><span class="p">,</span> <span class="p">};</span>
<span class="k">static</span> <span class="k">const</span> <span class="kt">char</span> <span class="o">*</span><span class="n">mx53_ldb_di0_sel</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span> <span class="s">&quot;pll3_sw&quot;</span><span class="p">,</span> <span class="s">&quot;pll4_sw&quot;</span><span class="p">,</span> <span class="p">};</span>
<span class="k">static</span> <span class="k">const</span> <span class="kt">char</span> <span class="o">*</span><span class="n">mx51_ipu_di1_sel</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span> <span class="s">&quot;di_pred&quot;</span><span class="p">,</span> <span class="s">&quot;osc&quot;</span><span class="p">,</span> <span class="s">&quot;ckih1&quot;</span><span class="p">,</span> <span class="s">&quot;tve_di&quot;</span><span class="p">,</span> <span class="s">&quot;ipp_di1&quot;</span><span class="p">,</span> <span class="p">};</span>
<span class="k">static</span> <span class="k">const</span> <span class="kt">char</span> <span class="o">*</span><span class="n">mx53_ipu_di1_sel</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span> <span class="s">&quot;di_pred&quot;</span><span class="p">,</span> <span class="s">&quot;osc&quot;</span><span class="p">,</span> <span class="s">&quot;ckih1&quot;</span><span class="p">,</span> <span class="s">&quot;tve_di&quot;</span><span class="p">,</span> <span class="s">&quot;ipp_di1&quot;</span><span class="p">,</span> <span class="s">&quot;ldb_di1&quot;</span><span class="p">,</span> <span class="p">};</span>
<span class="k">static</span> <span class="k">const</span> <span class="kt">char</span> <span class="o">*</span><span class="n">mx53_ldb_di1_sel</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span> <span class="s">&quot;pll3_sw&quot;</span><span class="p">,</span> <span class="s">&quot;pll4_sw&quot;</span><span class="p">,</span> <span class="p">};</span>
<span class="k">static</span> <span class="k">const</span> <span class="kt">char</span> <span class="o">*</span><span class="n">mx51_tve_ext_sel</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span> <span class="s">&quot;osc&quot;</span><span class="p">,</span> <span class="s">&quot;ckih1&quot;</span><span class="p">,</span> <span class="p">};</span>
<span class="k">static</span> <span class="k">const</span> <span class="kt">char</span> <span class="o">*</span><span class="n">mx53_tve_ext_sel</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span> <span class="s">&quot;pll4_sw&quot;</span><span class="p">,</span> <span class="s">&quot;ckih1&quot;</span><span class="p">,</span> <span class="p">};</span>
<span class="k">static</span> <span class="k">const</span> <span class="kt">char</span> <span class="o">*</span><span class="n">tve_sel</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span> <span class="s">&quot;tve_pred&quot;</span><span class="p">,</span> <span class="s">&quot;tve_ext_sel&quot;</span><span class="p">,</span> <span class="p">};</span>
<span class="k">static</span> <span class="k">const</span> <span class="kt">char</span> <span class="o">*</span><span class="n">ipu_sel</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span> <span class="s">&quot;axi_a&quot;</span><span class="p">,</span> <span class="s">&quot;axi_b&quot;</span><span class="p">,</span> <span class="s">&quot;emi_slow_gate&quot;</span><span class="p">,</span> <span class="s">&quot;ahb&quot;</span><span class="p">,</span> <span class="p">};</span>
<span class="k">static</span> <span class="k">const</span> <span class="kt">char</span> <span class="o">*</span><span class="n">vpu_sel</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span> <span class="s">&quot;axi_a&quot;</span><span class="p">,</span> <span class="s">&quot;axi_b&quot;</span><span class="p">,</span> <span class="s">&quot;emi_slow_gate&quot;</span><span class="p">,</span> <span class="s">&quot;ahb&quot;</span><span class="p">,</span> <span class="p">};</span>

<span class="k">enum</span> <span class="n">imx5_clks</span> <span class="p">{</span>
	<span class="n">dummy</span><span class="p">,</span> <span class="n">ckil</span><span class="p">,</span> <span class="n">osc</span><span class="p">,</span> <span class="n">ckih1</span><span class="p">,</span> <span class="n">ckih2</span><span class="p">,</span> <span class="n">ahb</span><span class="p">,</span> <span class="n">ipg</span><span class="p">,</span> <span class="n">axi_a</span><span class="p">,</span> <span class="n">axi_b</span><span class="p">,</span> <span class="n">uart_pred</span><span class="p">,</span>
	<span class="n">uart_root</span><span class="p">,</span> <span class="n">esdhc_a_pred</span><span class="p">,</span> <span class="n">esdhc_b_pred</span><span class="p">,</span> <span class="n">esdhc_c_s</span><span class="p">,</span> <span class="n">esdhc_d_s</span><span class="p">,</span>
	<span class="n">emi_sel</span><span class="p">,</span> <span class="n">emi_slow_podf</span><span class="p">,</span> <span class="n">nfc_podf</span><span class="p">,</span> <span class="n">ecspi_pred</span><span class="p">,</span> <span class="n">ecspi_podf</span><span class="p">,</span> <span class="n">usboh3_pred</span><span class="p">,</span>
	<span class="n">usboh3_podf</span><span class="p">,</span> <span class="n">usb_phy_pred</span><span class="p">,</span> <span class="n">usb_phy_podf</span><span class="p">,</span> <span class="n">cpu_podf</span><span class="p">,</span> <span class="n">di_pred</span><span class="p">,</span> <span class="n">tve_di</span><span class="p">,</span>
	<span class="n">tve_s</span><span class="p">,</span> <span class="n">uart1_ipg_gate</span><span class="p">,</span> <span class="n">uart1_per_gate</span><span class="p">,</span> <span class="n">uart2_ipg_gate</span><span class="p">,</span>
	<span class="n">uart2_per_gate</span><span class="p">,</span> <span class="n">uart3_ipg_gate</span><span class="p">,</span> <span class="n">uart3_per_gate</span><span class="p">,</span> <span class="n">i2c1_gate</span><span class="p">,</span> <span class="n">i2c2_gate</span><span class="p">,</span>
	<span class="n">gpt_ipg_gate</span><span class="p">,</span> <span class="n">pwm1_ipg_gate</span><span class="p">,</span> <span class="n">pwm1_hf_gate</span><span class="p">,</span> <span class="n">pwm2_ipg_gate</span><span class="p">,</span> <span class="n">pwm2_hf_gate</span><span class="p">,</span>
	<span class="n">gpt_gate</span><span class="p">,</span> <span class="n">fec_gate</span><span class="p">,</span> <span class="n">usboh3_per_gate</span><span class="p">,</span> <span class="n">esdhc1_ipg_gate</span><span class="p">,</span> <span class="n">esdhc2_ipg_gate</span><span class="p">,</span>
	<span class="n">esdhc3_ipg_gate</span><span class="p">,</span> <span class="n">esdhc4_ipg_gate</span><span class="p">,</span> <span class="n">ssi1_ipg_gate</span><span class="p">,</span> <span class="n">ssi2_ipg_gate</span><span class="p">,</span>
	<span class="n">ssi3_ipg_gate</span><span class="p">,</span> <span class="n">ecspi1_ipg_gate</span><span class="p">,</span> <span class="n">ecspi1_per_gate</span><span class="p">,</span> <span class="n">ecspi2_ipg_gate</span><span class="p">,</span>
	<span class="n">ecspi2_per_gate</span><span class="p">,</span> <span class="n">cspi_ipg_gate</span><span class="p">,</span> <span class="n">sdma_gate</span><span class="p">,</span> <span class="n">emi_slow_gate</span><span class="p">,</span> <span class="n">ipu_s</span><span class="p">,</span>
	<span class="n">ipu_gate</span><span class="p">,</span> <span class="n">nfc_gate</span><span class="p">,</span> <span class="n">ipu_di1_gate</span><span class="p">,</span> <span class="n">vpu_s</span><span class="p">,</span> <span class="n">vpu_gate</span><span class="p">,</span>
	<span class="n">vpu_reference_gate</span><span class="p">,</span> <span class="n">uart4_ipg_gate</span><span class="p">,</span> <span class="n">uart4_per_gate</span><span class="p">,</span> <span class="n">uart5_ipg_gate</span><span class="p">,</span>
	<span class="n">uart5_per_gate</span><span class="p">,</span> <span class="n">tve_gate</span><span class="p">,</span> <span class="n">tve_pred</span><span class="p">,</span> <span class="n">esdhc1_per_gate</span><span class="p">,</span> <span class="n">esdhc2_per_gate</span><span class="p">,</span>
	<span class="n">esdhc3_per_gate</span><span class="p">,</span> <span class="n">esdhc4_per_gate</span><span class="p">,</span> <span class="n">usb_phy_gate</span><span class="p">,</span> <span class="n">hsi2c_gate</span><span class="p">,</span>
	<span class="n">mipi_hsc1_gate</span><span class="p">,</span> <span class="n">mipi_hsc2_gate</span><span class="p">,</span> <span class="n">mipi_esc_gate</span><span class="p">,</span> <span class="n">mipi_hsp_gate</span><span class="p">,</span>
	<span class="n">ldb_di1_div_3_5</span><span class="p">,</span> <span class="n">ldb_di1_div</span><span class="p">,</span> <span class="n">ldb_di0_div_3_5</span><span class="p">,</span> <span class="n">ldb_di0_div</span><span class="p">,</span>
	<span class="n">ldb_di1_gate</span><span class="p">,</span> <span class="n">can2_serial_gate</span><span class="p">,</span> <span class="n">can2_ipg_gate</span><span class="p">,</span> <span class="n">i2c3_gate</span><span class="p">,</span> <span class="n">lp_apm</span><span class="p">,</span>
	<span class="n">periph_apm</span><span class="p">,</span> <span class="n">main_bus</span><span class="p">,</span> <span class="n">ahb_max</span><span class="p">,</span> <span class="n">aips_tz1</span><span class="p">,</span> <span class="n">aips_tz2</span><span class="p">,</span> <span class="n">tmax1</span><span class="p">,</span> <span class="n">tmax2</span><span class="p">,</span>
	<span class="n">tmax3</span><span class="p">,</span> <span class="n">spba</span><span class="p">,</span> <span class="n">uart_sel</span><span class="p">,</span> <span class="n">esdhc_a_sel</span><span class="p">,</span> <span class="n">esdhc_b_sel</span><span class="p">,</span> <span class="n">esdhc_a_podf</span><span class="p">,</span>
	<span class="n">esdhc_b_podf</span><span class="p">,</span> <span class="n">ecspi_sel</span><span class="p">,</span> <span class="n">usboh3_sel</span><span class="p">,</span> <span class="n">usb_phy_sel</span><span class="p">,</span> <span class="n">iim_gate</span><span class="p">,</span>
	<span class="n">usboh3_gate</span><span class="p">,</span> <span class="n">emi_fast_gate</span><span class="p">,</span> <span class="n">ipu_di0_gate</span><span class="p">,</span><span class="n">gpc_dvfs</span><span class="p">,</span> <span class="n">pll1_sw</span><span class="p">,</span> <span class="n">pll2_sw</span><span class="p">,</span>
	<span class="n">pll3_sw</span><span class="p">,</span> <span class="n">ipu_di0_sel</span><span class="p">,</span> <span class="n">ipu_di1_sel</span><span class="p">,</span> <span class="n">tve_ext_sel</span><span class="p">,</span> <span class="n">mx51_mipi</span><span class="p">,</span> <span class="n">pll4_sw</span><span class="p">,</span>
	<span class="n">ldb_di1_sel</span><span class="p">,</span> <span class="n">di_pll4_podf</span><span class="p">,</span> <span class="n">ldb_di0_sel</span><span class="p">,</span> <span class="n">ldb_di0_gate</span><span class="p">,</span> <span class="n">usb_phy1_gate</span><span class="p">,</span>
	<span class="n">usb_phy2_gate</span><span class="p">,</span> <span class="n">per_lp_apm</span><span class="p">,</span> <span class="n">per_pred1</span><span class="p">,</span> <span class="n">per_pred2</span><span class="p">,</span> <span class="n">per_podf</span><span class="p">,</span> <span class="n">per_root</span><span class="p">,</span>
	<span class="n">ssi_apm</span><span class="p">,</span> <span class="n">ssi1_root_sel</span><span class="p">,</span> <span class="n">ssi2_root_sel</span><span class="p">,</span> <span class="n">ssi3_root_sel</span><span class="p">,</span> <span class="n">ssi_ext1_sel</span><span class="p">,</span>
	<span class="n">ssi_ext2_sel</span><span class="p">,</span> <span class="n">ssi_ext1_com_sel</span><span class="p">,</span> <span class="n">ssi_ext2_com_sel</span><span class="p">,</span> <span class="n">ssi1_root_pred</span><span class="p">,</span>
	<span class="n">ssi1_root_podf</span><span class="p">,</span> <span class="n">ssi2_root_pred</span><span class="p">,</span> <span class="n">ssi2_root_podf</span><span class="p">,</span> <span class="n">ssi_ext1_pred</span><span class="p">,</span>
	<span class="n">ssi_ext1_podf</span><span class="p">,</span> <span class="n">ssi_ext2_pred</span><span class="p">,</span> <span class="n">ssi_ext2_podf</span><span class="p">,</span> <span class="n">ssi1_root_gate</span><span class="p">,</span>
	<span class="n">ssi2_root_gate</span><span class="p">,</span> <span class="n">ssi3_root_gate</span><span class="p">,</span> <span class="n">ssi_ext1_gate</span><span class="p">,</span> <span class="n">ssi_ext2_gate</span><span class="p">,</span>
	<span class="n">clk_max</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clk</span><span class="p">[</span><span class="n">clk_max</span><span class="p">];</span>

<span class="k">static</span> <span class="kt">void</span> <span class="n">__init</span> <span class="nf">mx5_clocks_common_init</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">rate_ckil</span><span class="p">,</span>
		<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">rate_osc</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">rate_ckih1</span><span class="p">,</span>
		<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">rate_ckih2</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>

	<span class="n">clk</span><span class="p">[</span><span class="n">dummy</span><span class="p">]</span> <span class="o">=</span> <span class="n">imx_clk_fixed</span><span class="p">(</span><span class="s">&quot;dummy&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">ckil</span><span class="p">]</span> <span class="o">=</span> <span class="n">imx_clk_fixed</span><span class="p">(</span><span class="s">&quot;ckil&quot;</span><span class="p">,</span> <span class="n">rate_ckil</span><span class="p">);</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">osc</span><span class="p">]</span> <span class="o">=</span> <span class="n">imx_clk_fixed</span><span class="p">(</span><span class="s">&quot;osc&quot;</span><span class="p">,</span> <span class="n">rate_osc</span><span class="p">);</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">ckih1</span><span class="p">]</span> <span class="o">=</span> <span class="n">imx_clk_fixed</span><span class="p">(</span><span class="s">&quot;ckih1&quot;</span><span class="p">,</span> <span class="n">rate_ckih1</span><span class="p">);</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">ckih2</span><span class="p">]</span> <span class="o">=</span> <span class="n">imx_clk_fixed</span><span class="p">(</span><span class="s">&quot;ckih2&quot;</span><span class="p">,</span> <span class="n">rate_ckih2</span><span class="p">);</span>

	<span class="n">clk</span><span class="p">[</span><span class="n">lp_apm</span><span class="p">]</span> <span class="o">=</span> <span class="n">imx_clk_mux</span><span class="p">(</span><span class="s">&quot;lp_apm&quot;</span><span class="p">,</span> <span class="n">MXC_CCM_CCSR</span><span class="p">,</span> <span class="mi">9</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span>
				<span class="n">lp_apm_sel</span><span class="p">,</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">lp_apm_sel</span><span class="p">));</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">periph_apm</span><span class="p">]</span> <span class="o">=</span> <span class="n">imx_clk_mux</span><span class="p">(</span><span class="s">&quot;periph_apm&quot;</span><span class="p">,</span> <span class="n">MXC_CCM_CBCMR</span><span class="p">,</span> <span class="mi">12</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span>
				<span class="n">periph_apm_sel</span><span class="p">,</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">periph_apm_sel</span><span class="p">));</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">main_bus</span><span class="p">]</span> <span class="o">=</span> <span class="n">imx_clk_mux</span><span class="p">(</span><span class="s">&quot;main_bus&quot;</span><span class="p">,</span> <span class="n">MXC_CCM_CBCDR</span><span class="p">,</span> <span class="mi">25</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span>
				<span class="n">main_bus_sel</span><span class="p">,</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">main_bus_sel</span><span class="p">));</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">per_lp_apm</span><span class="p">]</span> <span class="o">=</span> <span class="n">imx_clk_mux</span><span class="p">(</span><span class="s">&quot;per_lp_apm&quot;</span><span class="p">,</span> <span class="n">MXC_CCM_CBCMR</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span>
				<span class="n">per_lp_apm_sel</span><span class="p">,</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">per_lp_apm_sel</span><span class="p">));</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">per_pred1</span><span class="p">]</span> <span class="o">=</span> <span class="n">imx_clk_divider</span><span class="p">(</span><span class="s">&quot;per_pred1&quot;</span><span class="p">,</span> <span class="s">&quot;per_lp_apm&quot;</span><span class="p">,</span> <span class="n">MXC_CCM_CBCDR</span><span class="p">,</span> <span class="mi">6</span><span class="p">,</span> <span class="mi">2</span><span class="p">);</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">per_pred2</span><span class="p">]</span> <span class="o">=</span> <span class="n">imx_clk_divider</span><span class="p">(</span><span class="s">&quot;per_pred2&quot;</span><span class="p">,</span> <span class="s">&quot;per_pred1&quot;</span><span class="p">,</span> <span class="n">MXC_CCM_CBCDR</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mi">3</span><span class="p">);</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">per_podf</span><span class="p">]</span> <span class="o">=</span> <span class="n">imx_clk_divider</span><span class="p">(</span><span class="s">&quot;per_podf&quot;</span><span class="p">,</span> <span class="s">&quot;per_pred2&quot;</span><span class="p">,</span> <span class="n">MXC_CCM_CBCDR</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">3</span><span class="p">);</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">per_root</span><span class="p">]</span> <span class="o">=</span> <span class="n">imx_clk_mux</span><span class="p">(</span><span class="s">&quot;per_root&quot;</span><span class="p">,</span> <span class="n">MXC_CCM_CBCMR</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span>
				<span class="n">per_root_sel</span><span class="p">,</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">per_root_sel</span><span class="p">));</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">ahb</span><span class="p">]</span> <span class="o">=</span> <span class="n">imx_clk_divider</span><span class="p">(</span><span class="s">&quot;ahb&quot;</span><span class="p">,</span> <span class="s">&quot;main_bus&quot;</span><span class="p">,</span> <span class="n">MXC_CCM_CBCDR</span><span class="p">,</span> <span class="mi">10</span><span class="p">,</span> <span class="mi">3</span><span class="p">);</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">ahb_max</span><span class="p">]</span> <span class="o">=</span> <span class="n">imx_clk_gate2</span><span class="p">(</span><span class="s">&quot;ahb_max&quot;</span><span class="p">,</span> <span class="s">&quot;ahb&quot;</span><span class="p">,</span> <span class="n">MXC_CCM_CCGR0</span><span class="p">,</span> <span class="mi">28</span><span class="p">);</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">aips_tz1</span><span class="p">]</span> <span class="o">=</span> <span class="n">imx_clk_gate2</span><span class="p">(</span><span class="s">&quot;aips_tz1&quot;</span><span class="p">,</span> <span class="s">&quot;ahb&quot;</span><span class="p">,</span> <span class="n">MXC_CCM_CCGR0</span><span class="p">,</span> <span class="mi">24</span><span class="p">);</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">aips_tz2</span><span class="p">]</span> <span class="o">=</span> <span class="n">imx_clk_gate2</span><span class="p">(</span><span class="s">&quot;aips_tz2&quot;</span><span class="p">,</span> <span class="s">&quot;ahb&quot;</span><span class="p">,</span> <span class="n">MXC_CCM_CCGR0</span><span class="p">,</span> <span class="mi">26</span><span class="p">);</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">tmax1</span><span class="p">]</span> <span class="o">=</span> <span class="n">imx_clk_gate2</span><span class="p">(</span><span class="s">&quot;tmax1&quot;</span><span class="p">,</span> <span class="s">&quot;ahb&quot;</span><span class="p">,</span> <span class="n">MXC_CCM_CCGR1</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">tmax2</span><span class="p">]</span> <span class="o">=</span> <span class="n">imx_clk_gate2</span><span class="p">(</span><span class="s">&quot;tmax2&quot;</span><span class="p">,</span> <span class="s">&quot;ahb&quot;</span><span class="p">,</span> <span class="n">MXC_CCM_CCGR1</span><span class="p">,</span> <span class="mi">2</span><span class="p">);</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">tmax3</span><span class="p">]</span> <span class="o">=</span> <span class="n">imx_clk_gate2</span><span class="p">(</span><span class="s">&quot;tmax3&quot;</span><span class="p">,</span> <span class="s">&quot;ahb&quot;</span><span class="p">,</span> <span class="n">MXC_CCM_CCGR1</span><span class="p">,</span> <span class="mi">4</span><span class="p">);</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">spba</span><span class="p">]</span> <span class="o">=</span> <span class="n">imx_clk_gate2</span><span class="p">(</span><span class="s">&quot;spba&quot;</span><span class="p">,</span> <span class="s">&quot;ipg&quot;</span><span class="p">,</span> <span class="n">MXC_CCM_CCGR5</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">ipg</span><span class="p">]</span> <span class="o">=</span> <span class="n">imx_clk_divider</span><span class="p">(</span><span class="s">&quot;ipg&quot;</span><span class="p">,</span> <span class="s">&quot;ahb&quot;</span><span class="p">,</span> <span class="n">MXC_CCM_CBCDR</span><span class="p">,</span> <span class="mi">8</span><span class="p">,</span> <span class="mi">2</span><span class="p">);</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">axi_a</span><span class="p">]</span> <span class="o">=</span> <span class="n">imx_clk_divider</span><span class="p">(</span><span class="s">&quot;axi_a&quot;</span><span class="p">,</span> <span class="s">&quot;main_bus&quot;</span><span class="p">,</span> <span class="n">MXC_CCM_CBCDR</span><span class="p">,</span> <span class="mi">16</span><span class="p">,</span> <span class="mi">3</span><span class="p">);</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">axi_b</span><span class="p">]</span> <span class="o">=</span> <span class="n">imx_clk_divider</span><span class="p">(</span><span class="s">&quot;axi_b&quot;</span><span class="p">,</span> <span class="s">&quot;main_bus&quot;</span><span class="p">,</span> <span class="n">MXC_CCM_CBCDR</span><span class="p">,</span> <span class="mi">19</span><span class="p">,</span> <span class="mi">3</span><span class="p">);</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">uart_sel</span><span class="p">]</span> <span class="o">=</span> <span class="n">imx_clk_mux</span><span class="p">(</span><span class="s">&quot;uart_sel&quot;</span><span class="p">,</span> <span class="n">MXC_CCM_CSCMR1</span><span class="p">,</span> <span class="mi">24</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span>
				<span class="n">standard_pll_sel</span><span class="p">,</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">standard_pll_sel</span><span class="p">));</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">uart_pred</span><span class="p">]</span> <span class="o">=</span> <span class="n">imx_clk_divider</span><span class="p">(</span><span class="s">&quot;uart_pred&quot;</span><span class="p">,</span> <span class="s">&quot;uart_sel&quot;</span><span class="p">,</span> <span class="n">MXC_CCM_CSCDR1</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mi">3</span><span class="p">);</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">uart_root</span><span class="p">]</span> <span class="o">=</span> <span class="n">imx_clk_divider</span><span class="p">(</span><span class="s">&quot;uart_root&quot;</span><span class="p">,</span> <span class="s">&quot;uart_pred&quot;</span><span class="p">,</span> <span class="n">MXC_CCM_CSCDR1</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">3</span><span class="p">);</span>

	<span class="n">clk</span><span class="p">[</span><span class="n">esdhc_a_sel</span><span class="p">]</span> <span class="o">=</span> <span class="n">imx_clk_mux</span><span class="p">(</span><span class="s">&quot;esdhc_a_sel&quot;</span><span class="p">,</span> <span class="n">MXC_CCM_CSCMR1</span><span class="p">,</span> <span class="mi">20</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span>
				<span class="n">standard_pll_sel</span><span class="p">,</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">standard_pll_sel</span><span class="p">));</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">esdhc_b_sel</span><span class="p">]</span> <span class="o">=</span> <span class="n">imx_clk_mux</span><span class="p">(</span><span class="s">&quot;esdhc_b_sel&quot;</span><span class="p">,</span> <span class="n">MXC_CCM_CSCMR1</span><span class="p">,</span> <span class="mi">16</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span>
				<span class="n">standard_pll_sel</span><span class="p">,</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">standard_pll_sel</span><span class="p">));</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">esdhc_a_pred</span><span class="p">]</span> <span class="o">=</span> <span class="n">imx_clk_divider</span><span class="p">(</span><span class="s">&quot;esdhc_a_pred&quot;</span><span class="p">,</span> <span class="s">&quot;esdhc_a_sel&quot;</span><span class="p">,</span> <span class="n">MXC_CCM_CSCDR1</span><span class="p">,</span> <span class="mi">16</span><span class="p">,</span> <span class="mi">3</span><span class="p">);</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">esdhc_a_podf</span><span class="p">]</span> <span class="o">=</span> <span class="n">imx_clk_divider</span><span class="p">(</span><span class="s">&quot;esdhc_a_podf&quot;</span><span class="p">,</span> <span class="s">&quot;esdhc_a_pred&quot;</span><span class="p">,</span> <span class="n">MXC_CCM_CSCDR1</span><span class="p">,</span> <span class="mi">11</span><span class="p">,</span> <span class="mi">3</span><span class="p">);</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">esdhc_b_pred</span><span class="p">]</span> <span class="o">=</span> <span class="n">imx_clk_divider</span><span class="p">(</span><span class="s">&quot;esdhc_b_pred&quot;</span><span class="p">,</span> <span class="s">&quot;esdhc_b_sel&quot;</span><span class="p">,</span> <span class="n">MXC_CCM_CSCDR1</span><span class="p">,</span> <span class="mi">22</span><span class="p">,</span> <span class="mi">3</span><span class="p">);</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">esdhc_b_podf</span><span class="p">]</span> <span class="o">=</span> <span class="n">imx_clk_divider</span><span class="p">(</span><span class="s">&quot;esdhc_b_podf&quot;</span><span class="p">,</span> <span class="s">&quot;esdhc_b_pred&quot;</span><span class="p">,</span> <span class="n">MXC_CCM_CSCDR1</span><span class="p">,</span> <span class="mi">19</span><span class="p">,</span> <span class="mi">3</span><span class="p">);</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">esdhc_c_s</span><span class="p">]</span> <span class="o">=</span> <span class="n">imx_clk_mux</span><span class="p">(</span><span class="s">&quot;esdhc_c_sel&quot;</span><span class="p">,</span> <span class="n">MXC_CCM_CSCMR1</span><span class="p">,</span> <span class="mi">19</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="n">esdhc_c_sel</span><span class="p">,</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">esdhc_c_sel</span><span class="p">));</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">esdhc_d_s</span><span class="p">]</span> <span class="o">=</span> <span class="n">imx_clk_mux</span><span class="p">(</span><span class="s">&quot;esdhc_d_sel&quot;</span><span class="p">,</span> <span class="n">MXC_CCM_CSCMR1</span><span class="p">,</span> <span class="mi">18</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="n">esdhc_d_sel</span><span class="p">,</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">esdhc_d_sel</span><span class="p">));</span>

	<span class="n">clk</span><span class="p">[</span><span class="n">emi_sel</span><span class="p">]</span> <span class="o">=</span> <span class="n">imx_clk_mux</span><span class="p">(</span><span class="s">&quot;emi_sel&quot;</span><span class="p">,</span> <span class="n">MXC_CCM_CBCDR</span><span class="p">,</span> <span class="mi">26</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span>
				<span class="n">emi_slow_sel</span><span class="p">,</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">emi_slow_sel</span><span class="p">));</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">emi_slow_podf</span><span class="p">]</span> <span class="o">=</span> <span class="n">imx_clk_divider</span><span class="p">(</span><span class="s">&quot;emi_slow_podf&quot;</span><span class="p">,</span> <span class="s">&quot;emi_sel&quot;</span><span class="p">,</span> <span class="n">MXC_CCM_CBCDR</span><span class="p">,</span> <span class="mi">22</span><span class="p">,</span> <span class="mi">3</span><span class="p">);</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">nfc_podf</span><span class="p">]</span> <span class="o">=</span> <span class="n">imx_clk_divider</span><span class="p">(</span><span class="s">&quot;nfc_podf&quot;</span><span class="p">,</span> <span class="s">&quot;emi_slow_podf&quot;</span><span class="p">,</span> <span class="n">MXC_CCM_CBCDR</span><span class="p">,</span> <span class="mi">13</span><span class="p">,</span> <span class="mi">3</span><span class="p">);</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">ecspi_sel</span><span class="p">]</span> <span class="o">=</span> <span class="n">imx_clk_mux</span><span class="p">(</span><span class="s">&quot;ecspi_sel&quot;</span><span class="p">,</span> <span class="n">MXC_CCM_CSCMR1</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span>
				<span class="n">standard_pll_sel</span><span class="p">,</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">standard_pll_sel</span><span class="p">));</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">ecspi_pred</span><span class="p">]</span> <span class="o">=</span> <span class="n">imx_clk_divider</span><span class="p">(</span><span class="s">&quot;ecspi_pred&quot;</span><span class="p">,</span> <span class="s">&quot;ecspi_sel&quot;</span><span class="p">,</span> <span class="n">MXC_CCM_CSCDR2</span><span class="p">,</span> <span class="mi">25</span><span class="p">,</span> <span class="mi">3</span><span class="p">);</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">ecspi_podf</span><span class="p">]</span> <span class="o">=</span> <span class="n">imx_clk_divider</span><span class="p">(</span><span class="s">&quot;ecspi_podf&quot;</span><span class="p">,</span> <span class="s">&quot;ecspi_pred&quot;</span><span class="p">,</span> <span class="n">MXC_CCM_CSCDR2</span><span class="p">,</span> <span class="mi">19</span><span class="p">,</span> <span class="mi">6</span><span class="p">);</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">usboh3_sel</span><span class="p">]</span> <span class="o">=</span> <span class="n">imx_clk_mux</span><span class="p">(</span><span class="s">&quot;usboh3_sel&quot;</span><span class="p">,</span> <span class="n">MXC_CCM_CSCMR1</span><span class="p">,</span> <span class="mi">22</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span>
				<span class="n">standard_pll_sel</span><span class="p">,</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">standard_pll_sel</span><span class="p">));</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">usboh3_pred</span><span class="p">]</span> <span class="o">=</span> <span class="n">imx_clk_divider</span><span class="p">(</span><span class="s">&quot;usboh3_pred&quot;</span><span class="p">,</span> <span class="s">&quot;usboh3_sel&quot;</span><span class="p">,</span> <span class="n">MXC_CCM_CSCDR1</span><span class="p">,</span> <span class="mi">8</span><span class="p">,</span> <span class="mi">3</span><span class="p">);</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">usboh3_podf</span><span class="p">]</span> <span class="o">=</span> <span class="n">imx_clk_divider</span><span class="p">(</span><span class="s">&quot;usboh3_podf&quot;</span><span class="p">,</span> <span class="s">&quot;usboh3_pred&quot;</span><span class="p">,</span> <span class="n">MXC_CCM_CSCDR1</span><span class="p">,</span> <span class="mi">6</span><span class="p">,</span> <span class="mi">2</span><span class="p">);</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">usb_phy_pred</span><span class="p">]</span> <span class="o">=</span> <span class="n">imx_clk_divider</span><span class="p">(</span><span class="s">&quot;usb_phy_pred&quot;</span><span class="p">,</span> <span class="s">&quot;pll3_sw&quot;</span><span class="p">,</span> <span class="n">MXC_CCM_CDCDR</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mi">3</span><span class="p">);</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">usb_phy_podf</span><span class="p">]</span> <span class="o">=</span> <span class="n">imx_clk_divider</span><span class="p">(</span><span class="s">&quot;usb_phy_podf&quot;</span><span class="p">,</span> <span class="s">&quot;usb_phy_pred&quot;</span><span class="p">,</span> <span class="n">MXC_CCM_CDCDR</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">3</span><span class="p">);</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">usb_phy_sel</span><span class="p">]</span> <span class="o">=</span> <span class="n">imx_clk_mux</span><span class="p">(</span><span class="s">&quot;usb_phy_sel&quot;</span><span class="p">,</span> <span class="n">MXC_CCM_CSCMR1</span><span class="p">,</span> <span class="mi">26</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span>
				<span class="n">usb_phy_sel_str</span><span class="p">,</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">usb_phy_sel_str</span><span class="p">));</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">cpu_podf</span><span class="p">]</span> <span class="o">=</span> <span class="n">imx_clk_divider</span><span class="p">(</span><span class="s">&quot;cpu_podf&quot;</span><span class="p">,</span> <span class="s">&quot;pll1_sw&quot;</span><span class="p">,</span> <span class="n">MXC_CCM_CACRR</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">3</span><span class="p">);</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">di_pred</span><span class="p">]</span> <span class="o">=</span> <span class="n">imx_clk_divider</span><span class="p">(</span><span class="s">&quot;di_pred&quot;</span><span class="p">,</span> <span class="s">&quot;pll3_sw&quot;</span><span class="p">,</span> <span class="n">MXC_CCM_CDCDR</span><span class="p">,</span> <span class="mi">6</span><span class="p">,</span> <span class="mi">3</span><span class="p">);</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">tve_di</span><span class="p">]</span> <span class="o">=</span> <span class="n">imx_clk_fixed</span><span class="p">(</span><span class="s">&quot;tve_di&quot;</span><span class="p">,</span> <span class="mi">65000000</span><span class="p">);</span> <span class="cm">/* FIXME */</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">tve_s</span><span class="p">]</span> <span class="o">=</span> <span class="n">imx_clk_mux</span><span class="p">(</span><span class="s">&quot;tve_sel&quot;</span><span class="p">,</span> <span class="n">MXC_CCM_CSCMR1</span><span class="p">,</span> <span class="mi">7</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="n">tve_sel</span><span class="p">,</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">tve_sel</span><span class="p">));</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">iim_gate</span><span class="p">]</span> <span class="o">=</span> <span class="n">imx_clk_gate2</span><span class="p">(</span><span class="s">&quot;iim_gate&quot;</span><span class="p">,</span> <span class="s">&quot;ipg&quot;</span><span class="p">,</span> <span class="n">MXC_CCM_CCGR0</span><span class="p">,</span> <span class="mi">30</span><span class="p">);</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">uart1_ipg_gate</span><span class="p">]</span> <span class="o">=</span> <span class="n">imx_clk_gate2</span><span class="p">(</span><span class="s">&quot;uart1_ipg_gate&quot;</span><span class="p">,</span> <span class="s">&quot;ipg&quot;</span><span class="p">,</span> <span class="n">MXC_CCM_CCGR1</span><span class="p">,</span> <span class="mi">6</span><span class="p">);</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">uart1_per_gate</span><span class="p">]</span> <span class="o">=</span> <span class="n">imx_clk_gate2</span><span class="p">(</span><span class="s">&quot;uart1_per_gate&quot;</span><span class="p">,</span> <span class="s">&quot;uart_root&quot;</span><span class="p">,</span> <span class="n">MXC_CCM_CCGR1</span><span class="p">,</span> <span class="mi">8</span><span class="p">);</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">uart2_ipg_gate</span><span class="p">]</span> <span class="o">=</span> <span class="n">imx_clk_gate2</span><span class="p">(</span><span class="s">&quot;uart2_ipg_gate&quot;</span><span class="p">,</span> <span class="s">&quot;ipg&quot;</span><span class="p">,</span> <span class="n">MXC_CCM_CCGR1</span><span class="p">,</span> <span class="mi">10</span><span class="p">);</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">uart2_per_gate</span><span class="p">]</span> <span class="o">=</span> <span class="n">imx_clk_gate2</span><span class="p">(</span><span class="s">&quot;uart2_per_gate&quot;</span><span class="p">,</span> <span class="s">&quot;uart_root&quot;</span><span class="p">,</span> <span class="n">MXC_CCM_CCGR1</span><span class="p">,</span> <span class="mi">12</span><span class="p">);</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">uart3_ipg_gate</span><span class="p">]</span> <span class="o">=</span> <span class="n">imx_clk_gate2</span><span class="p">(</span><span class="s">&quot;uart3_ipg_gate&quot;</span><span class="p">,</span> <span class="s">&quot;ipg&quot;</span><span class="p">,</span> <span class="n">MXC_CCM_CCGR1</span><span class="p">,</span> <span class="mi">14</span><span class="p">);</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">uart3_per_gate</span><span class="p">]</span> <span class="o">=</span> <span class="n">imx_clk_gate2</span><span class="p">(</span><span class="s">&quot;uart3_per_gate&quot;</span><span class="p">,</span> <span class="s">&quot;uart_root&quot;</span><span class="p">,</span> <span class="n">MXC_CCM_CCGR1</span><span class="p">,</span> <span class="mi">16</span><span class="p">);</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">i2c1_gate</span><span class="p">]</span> <span class="o">=</span> <span class="n">imx_clk_gate2</span><span class="p">(</span><span class="s">&quot;i2c1_gate&quot;</span><span class="p">,</span> <span class="s">&quot;per_root&quot;</span><span class="p">,</span> <span class="n">MXC_CCM_CCGR1</span><span class="p">,</span> <span class="mi">18</span><span class="p">);</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">i2c2_gate</span><span class="p">]</span> <span class="o">=</span> <span class="n">imx_clk_gate2</span><span class="p">(</span><span class="s">&quot;i2c2_gate&quot;</span><span class="p">,</span> <span class="s">&quot;per_root&quot;</span><span class="p">,</span> <span class="n">MXC_CCM_CCGR1</span><span class="p">,</span> <span class="mi">20</span><span class="p">);</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">gpt_ipg_gate</span><span class="p">]</span> <span class="o">=</span> <span class="n">imx_clk_gate2</span><span class="p">(</span><span class="s">&quot;gpt_ipg_gate&quot;</span><span class="p">,</span> <span class="s">&quot;ipg&quot;</span><span class="p">,</span> <span class="n">MXC_CCM_CCGR2</span><span class="p">,</span> <span class="mi">20</span><span class="p">);</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">pwm1_ipg_gate</span><span class="p">]</span> <span class="o">=</span> <span class="n">imx_clk_gate2</span><span class="p">(</span><span class="s">&quot;pwm1_ipg_gate&quot;</span><span class="p">,</span> <span class="s">&quot;ipg&quot;</span><span class="p">,</span> <span class="n">MXC_CCM_CCGR2</span><span class="p">,</span> <span class="mi">10</span><span class="p">);</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">pwm1_hf_gate</span><span class="p">]</span> <span class="o">=</span> <span class="n">imx_clk_gate2</span><span class="p">(</span><span class="s">&quot;pwm1_hf_gate&quot;</span><span class="p">,</span> <span class="s">&quot;ipg&quot;</span><span class="p">,</span> <span class="n">MXC_CCM_CCGR2</span><span class="p">,</span> <span class="mi">12</span><span class="p">);</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">pwm2_ipg_gate</span><span class="p">]</span> <span class="o">=</span> <span class="n">imx_clk_gate2</span><span class="p">(</span><span class="s">&quot;pwm2_ipg_gate&quot;</span><span class="p">,</span> <span class="s">&quot;ipg&quot;</span><span class="p">,</span> <span class="n">MXC_CCM_CCGR2</span><span class="p">,</span> <span class="mi">14</span><span class="p">);</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">pwm2_hf_gate</span><span class="p">]</span> <span class="o">=</span> <span class="n">imx_clk_gate2</span><span class="p">(</span><span class="s">&quot;pwm2_hf_gate&quot;</span><span class="p">,</span> <span class="s">&quot;ipg&quot;</span><span class="p">,</span> <span class="n">MXC_CCM_CCGR2</span><span class="p">,</span> <span class="mi">16</span><span class="p">);</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">gpt_gate</span><span class="p">]</span> <span class="o">=</span> <span class="n">imx_clk_gate2</span><span class="p">(</span><span class="s">&quot;gpt_gate&quot;</span><span class="p">,</span> <span class="s">&quot;per_root&quot;</span><span class="p">,</span> <span class="n">MXC_CCM_CCGR2</span><span class="p">,</span> <span class="mi">18</span><span class="p">);</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">fec_gate</span><span class="p">]</span> <span class="o">=</span> <span class="n">imx_clk_gate2</span><span class="p">(</span><span class="s">&quot;fec_gate&quot;</span><span class="p">,</span> <span class="s">&quot;ipg&quot;</span><span class="p">,</span> <span class="n">MXC_CCM_CCGR2</span><span class="p">,</span> <span class="mi">24</span><span class="p">);</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">usboh3_gate</span><span class="p">]</span> <span class="o">=</span> <span class="n">imx_clk_gate2</span><span class="p">(</span><span class="s">&quot;usboh3_gate&quot;</span><span class="p">,</span> <span class="s">&quot;ipg&quot;</span><span class="p">,</span> <span class="n">MXC_CCM_CCGR2</span><span class="p">,</span> <span class="mi">26</span><span class="p">);</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">usboh3_per_gate</span><span class="p">]</span> <span class="o">=</span> <span class="n">imx_clk_gate2</span><span class="p">(</span><span class="s">&quot;usboh3_per_gate&quot;</span><span class="p">,</span> <span class="s">&quot;usboh3_podf&quot;</span><span class="p">,</span> <span class="n">MXC_CCM_CCGR2</span><span class="p">,</span> <span class="mi">28</span><span class="p">);</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">esdhc1_ipg_gate</span><span class="p">]</span> <span class="o">=</span> <span class="n">imx_clk_gate2</span><span class="p">(</span><span class="s">&quot;esdhc1_ipg_gate&quot;</span><span class="p">,</span> <span class="s">&quot;ipg&quot;</span><span class="p">,</span> <span class="n">MXC_CCM_CCGR3</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">esdhc2_ipg_gate</span><span class="p">]</span> <span class="o">=</span> <span class="n">imx_clk_gate2</span><span class="p">(</span><span class="s">&quot;esdhc2_ipg_gate&quot;</span><span class="p">,</span> <span class="s">&quot;ipg&quot;</span><span class="p">,</span> <span class="n">MXC_CCM_CCGR3</span><span class="p">,</span> <span class="mi">4</span><span class="p">);</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">esdhc3_ipg_gate</span><span class="p">]</span> <span class="o">=</span> <span class="n">imx_clk_gate2</span><span class="p">(</span><span class="s">&quot;esdhc3_ipg_gate&quot;</span><span class="p">,</span> <span class="s">&quot;ipg&quot;</span><span class="p">,</span> <span class="n">MXC_CCM_CCGR3</span><span class="p">,</span> <span class="mi">8</span><span class="p">);</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">esdhc4_ipg_gate</span><span class="p">]</span> <span class="o">=</span> <span class="n">imx_clk_gate2</span><span class="p">(</span><span class="s">&quot;esdhc4_ipg_gate&quot;</span><span class="p">,</span> <span class="s">&quot;ipg&quot;</span><span class="p">,</span> <span class="n">MXC_CCM_CCGR3</span><span class="p">,</span> <span class="mi">12</span><span class="p">);</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">ssi1_ipg_gate</span><span class="p">]</span> <span class="o">=</span> <span class="n">imx_clk_gate2</span><span class="p">(</span><span class="s">&quot;ssi1_ipg_gate&quot;</span><span class="p">,</span> <span class="s">&quot;ipg&quot;</span><span class="p">,</span> <span class="n">MXC_CCM_CCGR3</span><span class="p">,</span> <span class="mi">16</span><span class="p">);</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">ssi2_ipg_gate</span><span class="p">]</span> <span class="o">=</span> <span class="n">imx_clk_gate2</span><span class="p">(</span><span class="s">&quot;ssi2_ipg_gate&quot;</span><span class="p">,</span> <span class="s">&quot;ipg&quot;</span><span class="p">,</span> <span class="n">MXC_CCM_CCGR3</span><span class="p">,</span> <span class="mi">20</span><span class="p">);</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">ssi3_ipg_gate</span><span class="p">]</span> <span class="o">=</span> <span class="n">imx_clk_gate2</span><span class="p">(</span><span class="s">&quot;ssi3_ipg_gate&quot;</span><span class="p">,</span> <span class="s">&quot;ipg&quot;</span><span class="p">,</span> <span class="n">MXC_CCM_CCGR3</span><span class="p">,</span> <span class="mi">24</span><span class="p">);</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">ecspi1_ipg_gate</span><span class="p">]</span> <span class="o">=</span> <span class="n">imx_clk_gate2</span><span class="p">(</span><span class="s">&quot;ecspi1_ipg_gate&quot;</span><span class="p">,</span> <span class="s">&quot;ipg&quot;</span><span class="p">,</span> <span class="n">MXC_CCM_CCGR4</span><span class="p">,</span> <span class="mi">18</span><span class="p">);</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">ecspi1_per_gate</span><span class="p">]</span> <span class="o">=</span> <span class="n">imx_clk_gate2</span><span class="p">(</span><span class="s">&quot;ecspi1_per_gate&quot;</span><span class="p">,</span> <span class="s">&quot;ecspi_podf&quot;</span><span class="p">,</span> <span class="n">MXC_CCM_CCGR4</span><span class="p">,</span> <span class="mi">20</span><span class="p">);</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">ecspi2_ipg_gate</span><span class="p">]</span> <span class="o">=</span> <span class="n">imx_clk_gate2</span><span class="p">(</span><span class="s">&quot;ecspi2_ipg_gate&quot;</span><span class="p">,</span> <span class="s">&quot;ipg&quot;</span><span class="p">,</span> <span class="n">MXC_CCM_CCGR4</span><span class="p">,</span> <span class="mi">22</span><span class="p">);</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">ecspi2_per_gate</span><span class="p">]</span> <span class="o">=</span> <span class="n">imx_clk_gate2</span><span class="p">(</span><span class="s">&quot;ecspi2_per_gate&quot;</span><span class="p">,</span> <span class="s">&quot;ecspi_podf&quot;</span><span class="p">,</span> <span class="n">MXC_CCM_CCGR4</span><span class="p">,</span> <span class="mi">24</span><span class="p">);</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">cspi_ipg_gate</span><span class="p">]</span> <span class="o">=</span> <span class="n">imx_clk_gate2</span><span class="p">(</span><span class="s">&quot;cspi_ipg_gate&quot;</span><span class="p">,</span> <span class="s">&quot;ipg&quot;</span><span class="p">,</span> <span class="n">MXC_CCM_CCGR4</span><span class="p">,</span> <span class="mi">26</span><span class="p">);</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">sdma_gate</span><span class="p">]</span> <span class="o">=</span> <span class="n">imx_clk_gate2</span><span class="p">(</span><span class="s">&quot;sdma_gate&quot;</span><span class="p">,</span> <span class="s">&quot;ipg&quot;</span><span class="p">,</span> <span class="n">MXC_CCM_CCGR4</span><span class="p">,</span> <span class="mi">30</span><span class="p">);</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">emi_fast_gate</span><span class="p">]</span> <span class="o">=</span> <span class="n">imx_clk_gate2</span><span class="p">(</span><span class="s">&quot;emi_fast_gate&quot;</span><span class="p">,</span> <span class="s">&quot;dummy&quot;</span><span class="p">,</span> <span class="n">MXC_CCM_CCGR5</span><span class="p">,</span> <span class="mi">14</span><span class="p">);</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">emi_slow_gate</span><span class="p">]</span> <span class="o">=</span> <span class="n">imx_clk_gate2</span><span class="p">(</span><span class="s">&quot;emi_slow_gate&quot;</span><span class="p">,</span> <span class="s">&quot;emi_slow_podf&quot;</span><span class="p">,</span> <span class="n">MXC_CCM_CCGR5</span><span class="p">,</span> <span class="mi">16</span><span class="p">);</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">ipu_s</span><span class="p">]</span> <span class="o">=</span> <span class="n">imx_clk_mux</span><span class="p">(</span><span class="s">&quot;ipu_sel&quot;</span><span class="p">,</span> <span class="n">MXC_CCM_CBCMR</span><span class="p">,</span> <span class="mi">6</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="n">ipu_sel</span><span class="p">,</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">ipu_sel</span><span class="p">));</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">ipu_gate</span><span class="p">]</span> <span class="o">=</span> <span class="n">imx_clk_gate2</span><span class="p">(</span><span class="s">&quot;ipu_gate&quot;</span><span class="p">,</span> <span class="s">&quot;ipu_sel&quot;</span><span class="p">,</span> <span class="n">MXC_CCM_CCGR5</span><span class="p">,</span> <span class="mi">10</span><span class="p">);</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">nfc_gate</span><span class="p">]</span> <span class="o">=</span> <span class="n">imx_clk_gate2</span><span class="p">(</span><span class="s">&quot;nfc_gate&quot;</span><span class="p">,</span> <span class="s">&quot;nfc_podf&quot;</span><span class="p">,</span> <span class="n">MXC_CCM_CCGR5</span><span class="p">,</span> <span class="mi">20</span><span class="p">);</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">ipu_di0_gate</span><span class="p">]</span> <span class="o">=</span> <span class="n">imx_clk_gate2</span><span class="p">(</span><span class="s">&quot;ipu_di0_gate&quot;</span><span class="p">,</span> <span class="s">&quot;ipu_di0_sel&quot;</span><span class="p">,</span> <span class="n">MXC_CCM_CCGR6</span><span class="p">,</span> <span class="mi">10</span><span class="p">);</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">ipu_di1_gate</span><span class="p">]</span> <span class="o">=</span> <span class="n">imx_clk_gate2</span><span class="p">(</span><span class="s">&quot;ipu_di1_gate&quot;</span><span class="p">,</span> <span class="s">&quot;ipu_di1_sel&quot;</span><span class="p">,</span> <span class="n">MXC_CCM_CCGR6</span><span class="p">,</span> <span class="mi">12</span><span class="p">);</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">vpu_s</span><span class="p">]</span> <span class="o">=</span> <span class="n">imx_clk_mux</span><span class="p">(</span><span class="s">&quot;vpu_sel&quot;</span><span class="p">,</span> <span class="n">MXC_CCM_CBCMR</span><span class="p">,</span> <span class="mi">14</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="n">vpu_sel</span><span class="p">,</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">vpu_sel</span><span class="p">));</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">vpu_gate</span><span class="p">]</span> <span class="o">=</span> <span class="n">imx_clk_gate2</span><span class="p">(</span><span class="s">&quot;vpu_gate&quot;</span><span class="p">,</span> <span class="s">&quot;vpu_sel&quot;</span><span class="p">,</span> <span class="n">MXC_CCM_CCGR5</span><span class="p">,</span> <span class="mi">6</span><span class="p">);</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">vpu_reference_gate</span><span class="p">]</span> <span class="o">=</span> <span class="n">imx_clk_gate2</span><span class="p">(</span><span class="s">&quot;vpu_reference_gate&quot;</span><span class="p">,</span> <span class="s">&quot;osc&quot;</span><span class="p">,</span> <span class="n">MXC_CCM_CCGR5</span><span class="p">,</span> <span class="mi">8</span><span class="p">);</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">uart4_ipg_gate</span><span class="p">]</span> <span class="o">=</span> <span class="n">imx_clk_gate2</span><span class="p">(</span><span class="s">&quot;uart4_ipg_gate&quot;</span><span class="p">,</span> <span class="s">&quot;ipg&quot;</span><span class="p">,</span> <span class="n">MXC_CCM_CCGR7</span><span class="p">,</span> <span class="mi">8</span><span class="p">);</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">uart4_per_gate</span><span class="p">]</span> <span class="o">=</span> <span class="n">imx_clk_gate2</span><span class="p">(</span><span class="s">&quot;uart4_per_gate&quot;</span><span class="p">,</span> <span class="s">&quot;uart_root&quot;</span><span class="p">,</span> <span class="n">MXC_CCM_CCGR7</span><span class="p">,</span> <span class="mi">10</span><span class="p">);</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">uart5_ipg_gate</span><span class="p">]</span> <span class="o">=</span> <span class="n">imx_clk_gate2</span><span class="p">(</span><span class="s">&quot;uart5_ipg_gate&quot;</span><span class="p">,</span> <span class="s">&quot;ipg&quot;</span><span class="p">,</span> <span class="n">MXC_CCM_CCGR7</span><span class="p">,</span> <span class="mi">12</span><span class="p">);</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">uart5_per_gate</span><span class="p">]</span> <span class="o">=</span> <span class="n">imx_clk_gate2</span><span class="p">(</span><span class="s">&quot;uart5_per_gate&quot;</span><span class="p">,</span> <span class="s">&quot;uart_root&quot;</span><span class="p">,</span> <span class="n">MXC_CCM_CCGR7</span><span class="p">,</span> <span class="mi">14</span><span class="p">);</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">gpc_dvfs</span><span class="p">]</span> <span class="o">=</span> <span class="n">imx_clk_gate2</span><span class="p">(</span><span class="s">&quot;gpc_dvfs&quot;</span><span class="p">,</span> <span class="s">&quot;dummy&quot;</span><span class="p">,</span> <span class="n">MXC_CCM_CCGR5</span><span class="p">,</span> <span class="mi">24</span><span class="p">);</span>

	<span class="n">clk</span><span class="p">[</span><span class="n">ssi_apm</span><span class="p">]</span> <span class="o">=</span> <span class="n">imx_clk_mux</span><span class="p">(</span><span class="s">&quot;ssi_apm&quot;</span><span class="p">,</span> <span class="n">MXC_CCM_CSCMR1</span><span class="p">,</span> <span class="mi">8</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="n">ssi_apm_sels</span><span class="p">,</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">ssi_apm_sels</span><span class="p">));</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">ssi1_root_sel</span><span class="p">]</span> <span class="o">=</span> <span class="n">imx_clk_mux</span><span class="p">(</span><span class="s">&quot;ssi1_root_sel&quot;</span><span class="p">,</span> <span class="n">MXC_CCM_CSCMR1</span><span class="p">,</span> <span class="mi">14</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="n">ssi_clk_sels</span><span class="p">,</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">ssi_clk_sels</span><span class="p">));</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">ssi2_root_sel</span><span class="p">]</span> <span class="o">=</span> <span class="n">imx_clk_mux</span><span class="p">(</span><span class="s">&quot;ssi2_root_sel&quot;</span><span class="p">,</span> <span class="n">MXC_CCM_CSCMR1</span><span class="p">,</span> <span class="mi">12</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="n">ssi_clk_sels</span><span class="p">,</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">ssi_clk_sels</span><span class="p">));</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">ssi3_root_sel</span><span class="p">]</span> <span class="o">=</span> <span class="n">imx_clk_mux</span><span class="p">(</span><span class="s">&quot;ssi3_root_sel&quot;</span><span class="p">,</span> <span class="n">MXC_CCM_CSCMR1</span><span class="p">,</span> <span class="mi">11</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="n">ssi3_clk_sels</span><span class="p">,</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">ssi3_clk_sels</span><span class="p">));</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">ssi_ext1_sel</span><span class="p">]</span> <span class="o">=</span> <span class="n">imx_clk_mux</span><span class="p">(</span><span class="s">&quot;ssi_ext1_sel&quot;</span><span class="p">,</span> <span class="n">MXC_CCM_CSCMR1</span><span class="p">,</span> <span class="mi">28</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="n">ssi_clk_sels</span><span class="p">,</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">ssi_clk_sels</span><span class="p">));</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">ssi_ext2_sel</span><span class="p">]</span> <span class="o">=</span> <span class="n">imx_clk_mux</span><span class="p">(</span><span class="s">&quot;ssi_ext2_sel&quot;</span><span class="p">,</span> <span class="n">MXC_CCM_CSCMR1</span><span class="p">,</span> <span class="mi">30</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="n">ssi_clk_sels</span><span class="p">,</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">ssi_clk_sels</span><span class="p">));</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">ssi_ext1_com_sel</span><span class="p">]</span> <span class="o">=</span> <span class="n">imx_clk_mux</span><span class="p">(</span><span class="s">&quot;ssi_ext1_com_sel&quot;</span><span class="p">,</span> <span class="n">MXC_CCM_CSCMR1</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="n">ssi_ext1_com_sels</span><span class="p">,</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">ssi_ext1_com_sels</span><span class="p">));</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">ssi_ext2_com_sel</span><span class="p">]</span> <span class="o">=</span> <span class="n">imx_clk_mux</span><span class="p">(</span><span class="s">&quot;ssi_ext2_com_sel&quot;</span><span class="p">,</span> <span class="n">MXC_CCM_CSCMR1</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="n">ssi_ext2_com_sels</span><span class="p">,</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">ssi_ext2_com_sels</span><span class="p">));</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">ssi1_root_pred</span><span class="p">]</span> <span class="o">=</span> <span class="n">imx_clk_divider</span><span class="p">(</span><span class="s">&quot;ssi1_root_pred&quot;</span><span class="p">,</span> <span class="s">&quot;ssi1_root_sel&quot;</span><span class="p">,</span> <span class="n">MXC_CCM_CS1CDR</span><span class="p">,</span> <span class="mi">6</span><span class="p">,</span> <span class="mi">3</span><span class="p">);</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">ssi1_root_podf</span><span class="p">]</span> <span class="o">=</span> <span class="n">imx_clk_divider</span><span class="p">(</span><span class="s">&quot;ssi1_root_podf&quot;</span><span class="p">,</span> <span class="s">&quot;ssi1_root_pred&quot;</span><span class="p">,</span> <span class="n">MXC_CCM_CS1CDR</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">6</span><span class="p">);</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">ssi2_root_pred</span><span class="p">]</span> <span class="o">=</span> <span class="n">imx_clk_divider</span><span class="p">(</span><span class="s">&quot;ssi2_root_pred&quot;</span><span class="p">,</span> <span class="s">&quot;ssi2_root_sel&quot;</span><span class="p">,</span> <span class="n">MXC_CCM_CS2CDR</span><span class="p">,</span> <span class="mi">6</span><span class="p">,</span> <span class="mi">3</span><span class="p">);</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">ssi2_root_podf</span><span class="p">]</span> <span class="o">=</span> <span class="n">imx_clk_divider</span><span class="p">(</span><span class="s">&quot;ssi2_root_podf&quot;</span><span class="p">,</span> <span class="s">&quot;ssi2_root_pred&quot;</span><span class="p">,</span> <span class="n">MXC_CCM_CS2CDR</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">6</span><span class="p">);</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">ssi_ext1_pred</span><span class="p">]</span> <span class="o">=</span> <span class="n">imx_clk_divider</span><span class="p">(</span><span class="s">&quot;ssi_ext1_pred&quot;</span><span class="p">,</span> <span class="s">&quot;ssi_ext1_sel&quot;</span><span class="p">,</span> <span class="n">MXC_CCM_CS1CDR</span><span class="p">,</span> <span class="mi">22</span><span class="p">,</span> <span class="mi">3</span><span class="p">);</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">ssi_ext1_podf</span><span class="p">]</span> <span class="o">=</span> <span class="n">imx_clk_divider</span><span class="p">(</span><span class="s">&quot;ssi_ext1_podf&quot;</span><span class="p">,</span> <span class="s">&quot;ssi_ext1_pred&quot;</span><span class="p">,</span> <span class="n">MXC_CCM_CS1CDR</span><span class="p">,</span> <span class="mi">16</span><span class="p">,</span> <span class="mi">6</span><span class="p">);</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">ssi_ext2_pred</span><span class="p">]</span> <span class="o">=</span> <span class="n">imx_clk_divider</span><span class="p">(</span><span class="s">&quot;ssi_ext2_pred&quot;</span><span class="p">,</span> <span class="s">&quot;ssi_ext2_sel&quot;</span><span class="p">,</span> <span class="n">MXC_CCM_CS2CDR</span><span class="p">,</span> <span class="mi">22</span><span class="p">,</span> <span class="mi">3</span><span class="p">);</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">ssi_ext2_podf</span><span class="p">]</span> <span class="o">=</span> <span class="n">imx_clk_divider</span><span class="p">(</span><span class="s">&quot;ssi_ext2_podf&quot;</span><span class="p">,</span> <span class="s">&quot;ssi_ext2_pred&quot;</span><span class="p">,</span> <span class="n">MXC_CCM_CS2CDR</span><span class="p">,</span> <span class="mi">16</span><span class="p">,</span> <span class="mi">6</span><span class="p">);</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">ssi1_root_gate</span><span class="p">]</span> <span class="o">=</span> <span class="n">imx_clk_gate2</span><span class="p">(</span><span class="s">&quot;ssi1_root_gate&quot;</span><span class="p">,</span> <span class="s">&quot;ssi1_root_podf&quot;</span><span class="p">,</span> <span class="n">MXC_CCM_CCGR3</span><span class="p">,</span> <span class="mi">18</span><span class="p">);</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">ssi2_root_gate</span><span class="p">]</span> <span class="o">=</span> <span class="n">imx_clk_gate2</span><span class="p">(</span><span class="s">&quot;ssi2_root_gate&quot;</span><span class="p">,</span> <span class="s">&quot;ssi2_root_podf&quot;</span><span class="p">,</span> <span class="n">MXC_CCM_CCGR3</span><span class="p">,</span> <span class="mi">22</span><span class="p">);</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">ssi3_root_gate</span><span class="p">]</span> <span class="o">=</span> <span class="n">imx_clk_gate2</span><span class="p">(</span><span class="s">&quot;ssi3_root_gate&quot;</span><span class="p">,</span> <span class="s">&quot;ssi3_root_sel&quot;</span><span class="p">,</span> <span class="n">MXC_CCM_CCGR3</span><span class="p">,</span> <span class="mi">26</span><span class="p">);</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">ssi_ext1_gate</span><span class="p">]</span> <span class="o">=</span> <span class="n">imx_clk_gate2</span><span class="p">(</span><span class="s">&quot;ssi_ext1_gate&quot;</span><span class="p">,</span> <span class="s">&quot;ssi_ext1_com_sel&quot;</span><span class="p">,</span> <span class="n">MXC_CCM_CCGR3</span><span class="p">,</span> <span class="mi">28</span><span class="p">);</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">ssi_ext2_gate</span><span class="p">]</span> <span class="o">=</span> <span class="n">imx_clk_gate2</span><span class="p">(</span><span class="s">&quot;ssi_ext2_gate&quot;</span><span class="p">,</span> <span class="s">&quot;ssi_ext2_com_sel&quot;</span><span class="p">,</span> <span class="n">MXC_CCM_CCGR3</span><span class="p">,</span> <span class="mi">30</span><span class="p">);</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">clk</span><span class="p">);</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">IS_ERR</span><span class="p">(</span><span class="n">clk</span><span class="p">[</span><span class="n">i</span><span class="p">]))</span>
			<span class="n">pr_err</span><span class="p">(</span><span class="s">&quot;i.MX5 clk %d: register failed with %ld</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
				<span class="n">i</span><span class="p">,</span> <span class="n">PTR_ERR</span><span class="p">(</span><span class="n">clk</span><span class="p">[</span><span class="n">i</span><span class="p">]));</span>
	
	<span class="n">clk_register_clkdev</span><span class="p">(</span><span class="n">clk</span><span class="p">[</span><span class="n">gpt_gate</span><span class="p">],</span> <span class="s">&quot;per&quot;</span><span class="p">,</span> <span class="s">&quot;imx-gpt.0&quot;</span><span class="p">);</span>
	<span class="n">clk_register_clkdev</span><span class="p">(</span><span class="n">clk</span><span class="p">[</span><span class="n">gpt_ipg_gate</span><span class="p">],</span> <span class="s">&quot;ipg&quot;</span><span class="p">,</span> <span class="s">&quot;imx-gpt.0&quot;</span><span class="p">);</span>
	<span class="n">clk_register_clkdev</span><span class="p">(</span><span class="n">clk</span><span class="p">[</span><span class="n">uart1_per_gate</span><span class="p">],</span> <span class="s">&quot;per&quot;</span><span class="p">,</span> <span class="s">&quot;imx21-uart.0&quot;</span><span class="p">);</span>
	<span class="n">clk_register_clkdev</span><span class="p">(</span><span class="n">clk</span><span class="p">[</span><span class="n">uart1_ipg_gate</span><span class="p">],</span> <span class="s">&quot;ipg&quot;</span><span class="p">,</span> <span class="s">&quot;imx21-uart.0&quot;</span><span class="p">);</span>
	<span class="n">clk_register_clkdev</span><span class="p">(</span><span class="n">clk</span><span class="p">[</span><span class="n">uart2_per_gate</span><span class="p">],</span> <span class="s">&quot;per&quot;</span><span class="p">,</span> <span class="s">&quot;imx21-uart.1&quot;</span><span class="p">);</span>
	<span class="n">clk_register_clkdev</span><span class="p">(</span><span class="n">clk</span><span class="p">[</span><span class="n">uart2_ipg_gate</span><span class="p">],</span> <span class="s">&quot;ipg&quot;</span><span class="p">,</span> <span class="s">&quot;imx21-uart.1&quot;</span><span class="p">);</span>
	<span class="n">clk_register_clkdev</span><span class="p">(</span><span class="n">clk</span><span class="p">[</span><span class="n">uart3_per_gate</span><span class="p">],</span> <span class="s">&quot;per&quot;</span><span class="p">,</span> <span class="s">&quot;imx21-uart.2&quot;</span><span class="p">);</span>
	<span class="n">clk_register_clkdev</span><span class="p">(</span><span class="n">clk</span><span class="p">[</span><span class="n">uart3_ipg_gate</span><span class="p">],</span> <span class="s">&quot;ipg&quot;</span><span class="p">,</span> <span class="s">&quot;imx21-uart.2&quot;</span><span class="p">);</span>
	<span class="n">clk_register_clkdev</span><span class="p">(</span><span class="n">clk</span><span class="p">[</span><span class="n">uart4_per_gate</span><span class="p">],</span> <span class="s">&quot;per&quot;</span><span class="p">,</span> <span class="s">&quot;imx21-uart.3&quot;</span><span class="p">);</span>
	<span class="n">clk_register_clkdev</span><span class="p">(</span><span class="n">clk</span><span class="p">[</span><span class="n">uart4_ipg_gate</span><span class="p">],</span> <span class="s">&quot;ipg&quot;</span><span class="p">,</span> <span class="s">&quot;imx21-uart.3&quot;</span><span class="p">);</span>
	<span class="n">clk_register_clkdev</span><span class="p">(</span><span class="n">clk</span><span class="p">[</span><span class="n">uart5_per_gate</span><span class="p">],</span> <span class="s">&quot;per&quot;</span><span class="p">,</span> <span class="s">&quot;imx21-uart.4&quot;</span><span class="p">);</span>
	<span class="n">clk_register_clkdev</span><span class="p">(</span><span class="n">clk</span><span class="p">[</span><span class="n">uart5_ipg_gate</span><span class="p">],</span> <span class="s">&quot;ipg&quot;</span><span class="p">,</span> <span class="s">&quot;imx21-uart.4&quot;</span><span class="p">);</span>
	<span class="n">clk_register_clkdev</span><span class="p">(</span><span class="n">clk</span><span class="p">[</span><span class="n">ecspi1_per_gate</span><span class="p">],</span> <span class="s">&quot;per&quot;</span><span class="p">,</span> <span class="s">&quot;imx51-ecspi.0&quot;</span><span class="p">);</span>
	<span class="n">clk_register_clkdev</span><span class="p">(</span><span class="n">clk</span><span class="p">[</span><span class="n">ecspi1_ipg_gate</span><span class="p">],</span> <span class="s">&quot;ipg&quot;</span><span class="p">,</span> <span class="s">&quot;imx51-ecspi.0&quot;</span><span class="p">);</span>
	<span class="n">clk_register_clkdev</span><span class="p">(</span><span class="n">clk</span><span class="p">[</span><span class="n">ecspi2_per_gate</span><span class="p">],</span> <span class="s">&quot;per&quot;</span><span class="p">,</span> <span class="s">&quot;imx51-ecspi.1&quot;</span><span class="p">);</span>
	<span class="n">clk_register_clkdev</span><span class="p">(</span><span class="n">clk</span><span class="p">[</span><span class="n">ecspi2_ipg_gate</span><span class="p">],</span> <span class="s">&quot;ipg&quot;</span><span class="p">,</span> <span class="s">&quot;imx51-ecspi.1&quot;</span><span class="p">);</span>
	<span class="n">clk_register_clkdev</span><span class="p">(</span><span class="n">clk</span><span class="p">[</span><span class="n">cspi_ipg_gate</span><span class="p">],</span> <span class="nb">NULL</span><span class="p">,</span> <span class="s">&quot;imx51-cspi.0&quot;</span><span class="p">);</span>
	<span class="n">clk_register_clkdev</span><span class="p">(</span><span class="n">clk</span><span class="p">[</span><span class="n">pwm1_ipg_gate</span><span class="p">],</span> <span class="s">&quot;pwm&quot;</span><span class="p">,</span> <span class="s">&quot;mxc_pwm.0&quot;</span><span class="p">);</span>
	<span class="n">clk_register_clkdev</span><span class="p">(</span><span class="n">clk</span><span class="p">[</span><span class="n">pwm2_ipg_gate</span><span class="p">],</span> <span class="s">&quot;pwm&quot;</span><span class="p">,</span> <span class="s">&quot;mxc_pwm.1&quot;</span><span class="p">);</span>
	<span class="n">clk_register_clkdev</span><span class="p">(</span><span class="n">clk</span><span class="p">[</span><span class="n">i2c1_gate</span><span class="p">],</span> <span class="nb">NULL</span><span class="p">,</span> <span class="s">&quot;imx-i2c.0&quot;</span><span class="p">);</span>
	<span class="n">clk_register_clkdev</span><span class="p">(</span><span class="n">clk</span><span class="p">[</span><span class="n">i2c2_gate</span><span class="p">],</span> <span class="nb">NULL</span><span class="p">,</span> <span class="s">&quot;imx-i2c.1&quot;</span><span class="p">);</span>
	<span class="n">clk_register_clkdev</span><span class="p">(</span><span class="n">clk</span><span class="p">[</span><span class="n">usboh3_per_gate</span><span class="p">],</span> <span class="s">&quot;per&quot;</span><span class="p">,</span> <span class="s">&quot;mxc-ehci.0&quot;</span><span class="p">);</span>
	<span class="n">clk_register_clkdev</span><span class="p">(</span><span class="n">clk</span><span class="p">[</span><span class="n">usboh3_gate</span><span class="p">],</span> <span class="s">&quot;ipg&quot;</span><span class="p">,</span> <span class="s">&quot;mxc-ehci.0&quot;</span><span class="p">);</span>
	<span class="n">clk_register_clkdev</span><span class="p">(</span><span class="n">clk</span><span class="p">[</span><span class="n">usboh3_gate</span><span class="p">],</span> <span class="s">&quot;ahb&quot;</span><span class="p">,</span> <span class="s">&quot;mxc-ehci.0&quot;</span><span class="p">);</span>
	<span class="n">clk_register_clkdev</span><span class="p">(</span><span class="n">clk</span><span class="p">[</span><span class="n">usboh3_per_gate</span><span class="p">],</span> <span class="s">&quot;per&quot;</span><span class="p">,</span> <span class="s">&quot;mxc-ehci.1&quot;</span><span class="p">);</span>
	<span class="n">clk_register_clkdev</span><span class="p">(</span><span class="n">clk</span><span class="p">[</span><span class="n">usboh3_gate</span><span class="p">],</span> <span class="s">&quot;ipg&quot;</span><span class="p">,</span> <span class="s">&quot;mxc-ehci.1&quot;</span><span class="p">);</span>
	<span class="n">clk_register_clkdev</span><span class="p">(</span><span class="n">clk</span><span class="p">[</span><span class="n">usboh3_gate</span><span class="p">],</span> <span class="s">&quot;ahb&quot;</span><span class="p">,</span> <span class="s">&quot;mxc-ehci.1&quot;</span><span class="p">);</span>
	<span class="n">clk_register_clkdev</span><span class="p">(</span><span class="n">clk</span><span class="p">[</span><span class="n">usboh3_per_gate</span><span class="p">],</span> <span class="s">&quot;per&quot;</span><span class="p">,</span> <span class="s">&quot;mxc-ehci.2&quot;</span><span class="p">);</span>
	<span class="n">clk_register_clkdev</span><span class="p">(</span><span class="n">clk</span><span class="p">[</span><span class="n">usboh3_gate</span><span class="p">],</span> <span class="s">&quot;ipg&quot;</span><span class="p">,</span> <span class="s">&quot;mxc-ehci.2&quot;</span><span class="p">);</span>
	<span class="n">clk_register_clkdev</span><span class="p">(</span><span class="n">clk</span><span class="p">[</span><span class="n">usboh3_gate</span><span class="p">],</span> <span class="s">&quot;ahb&quot;</span><span class="p">,</span> <span class="s">&quot;mxc-ehci.2&quot;</span><span class="p">);</span>
	<span class="n">clk_register_clkdev</span><span class="p">(</span><span class="n">clk</span><span class="p">[</span><span class="n">usboh3_per_gate</span><span class="p">],</span> <span class="s">&quot;per&quot;</span><span class="p">,</span> <span class="s">&quot;fsl-usb2-udc&quot;</span><span class="p">);</span>
	<span class="n">clk_register_clkdev</span><span class="p">(</span><span class="n">clk</span><span class="p">[</span><span class="n">usboh3_gate</span><span class="p">],</span> <span class="s">&quot;ipg&quot;</span><span class="p">,</span> <span class="s">&quot;fsl-usb2-udc&quot;</span><span class="p">);</span>
	<span class="n">clk_register_clkdev</span><span class="p">(</span><span class="n">clk</span><span class="p">[</span><span class="n">usboh3_gate</span><span class="p">],</span> <span class="s">&quot;ahb&quot;</span><span class="p">,</span> <span class="s">&quot;fsl-usb2-udc&quot;</span><span class="p">);</span>
	<span class="n">clk_register_clkdev</span><span class="p">(</span><span class="n">clk</span><span class="p">[</span><span class="n">nfc_gate</span><span class="p">],</span> <span class="nb">NULL</span><span class="p">,</span> <span class="s">&quot;mxc_nand&quot;</span><span class="p">);</span>
	<span class="n">clk_register_clkdev</span><span class="p">(</span><span class="n">clk</span><span class="p">[</span><span class="n">ssi1_ipg_gate</span><span class="p">],</span> <span class="nb">NULL</span><span class="p">,</span> <span class="s">&quot;imx-ssi.0&quot;</span><span class="p">);</span>
	<span class="n">clk_register_clkdev</span><span class="p">(</span><span class="n">clk</span><span class="p">[</span><span class="n">ssi2_ipg_gate</span><span class="p">],</span> <span class="nb">NULL</span><span class="p">,</span> <span class="s">&quot;imx-ssi.1&quot;</span><span class="p">);</span>
	<span class="n">clk_register_clkdev</span><span class="p">(</span><span class="n">clk</span><span class="p">[</span><span class="n">ssi3_ipg_gate</span><span class="p">],</span> <span class="nb">NULL</span><span class="p">,</span> <span class="s">&quot;imx-ssi.2&quot;</span><span class="p">);</span>
	<span class="n">clk_register_clkdev</span><span class="p">(</span><span class="n">clk</span><span class="p">[</span><span class="n">ssi_ext1_gate</span><span class="p">],</span> <span class="s">&quot;ssi_ext1&quot;</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">);</span>
	<span class="n">clk_register_clkdev</span><span class="p">(</span><span class="n">clk</span><span class="p">[</span><span class="n">ssi_ext2_gate</span><span class="p">],</span> <span class="s">&quot;ssi_ext2&quot;</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">);</span>
	<span class="n">clk_register_clkdev</span><span class="p">(</span><span class="n">clk</span><span class="p">[</span><span class="n">sdma_gate</span><span class="p">],</span> <span class="nb">NULL</span><span class="p">,</span> <span class="s">&quot;imx35-sdma&quot;</span><span class="p">);</span>
	<span class="n">clk_register_clkdev</span><span class="p">(</span><span class="n">clk</span><span class="p">[</span><span class="n">cpu_podf</span><span class="p">],</span> <span class="s">&quot;cpu&quot;</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">);</span>
	<span class="n">clk_register_clkdev</span><span class="p">(</span><span class="n">clk</span><span class="p">[</span><span class="n">iim_gate</span><span class="p">],</span> <span class="s">&quot;iim&quot;</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">);</span>
	<span class="n">clk_register_clkdev</span><span class="p">(</span><span class="n">clk</span><span class="p">[</span><span class="n">dummy</span><span class="p">],</span> <span class="nb">NULL</span><span class="p">,</span> <span class="s">&quot;imx2-wdt.0&quot;</span><span class="p">);</span>
	<span class="n">clk_register_clkdev</span><span class="p">(</span><span class="n">clk</span><span class="p">[</span><span class="n">dummy</span><span class="p">],</span> <span class="nb">NULL</span><span class="p">,</span> <span class="s">&quot;imx2-wdt.1&quot;</span><span class="p">);</span>
	<span class="n">clk_register_clkdev</span><span class="p">(</span><span class="n">clk</span><span class="p">[</span><span class="n">dummy</span><span class="p">],</span> <span class="nb">NULL</span><span class="p">,</span> <span class="s">&quot;imx-keypad&quot;</span><span class="p">);</span>
	<span class="n">clk_register_clkdev</span><span class="p">(</span><span class="n">clk</span><span class="p">[</span><span class="n">tve_gate</span><span class="p">],</span> <span class="nb">NULL</span><span class="p">,</span> <span class="s">&quot;imx-tve.0&quot;</span><span class="p">);</span>
	<span class="n">clk_register_clkdev</span><span class="p">(</span><span class="n">clk</span><span class="p">[</span><span class="n">ipu_di1_gate</span><span class="p">],</span> <span class="s">&quot;di1&quot;</span><span class="p">,</span> <span class="s">&quot;imx-tve.0&quot;</span><span class="p">);</span>

	<span class="cm">/* Set SDHC parents to be PLL2 */</span>
	<span class="n">clk_set_parent</span><span class="p">(</span><span class="n">clk</span><span class="p">[</span><span class="n">esdhc_a_sel</span><span class="p">],</span> <span class="n">clk</span><span class="p">[</span><span class="n">pll2_sw</span><span class="p">]);</span>
	<span class="n">clk_set_parent</span><span class="p">(</span><span class="n">clk</span><span class="p">[</span><span class="n">esdhc_b_sel</span><span class="p">],</span> <span class="n">clk</span><span class="p">[</span><span class="n">pll2_sw</span><span class="p">]);</span>

	<span class="cm">/* move usb phy clk to 24MHz */</span>
	<span class="n">clk_set_parent</span><span class="p">(</span><span class="n">clk</span><span class="p">[</span><span class="n">usb_phy_sel</span><span class="p">],</span> <span class="n">clk</span><span class="p">[</span><span class="n">osc</span><span class="p">]);</span>

	<span class="n">clk_prepare_enable</span><span class="p">(</span><span class="n">clk</span><span class="p">[</span><span class="n">gpc_dvfs</span><span class="p">]);</span>
	<span class="n">clk_prepare_enable</span><span class="p">(</span><span class="n">clk</span><span class="p">[</span><span class="n">ahb_max</span><span class="p">]);</span> <span class="cm">/* esdhc3 */</span>
	<span class="n">clk_prepare_enable</span><span class="p">(</span><span class="n">clk</span><span class="p">[</span><span class="n">aips_tz1</span><span class="p">]);</span>
	<span class="n">clk_prepare_enable</span><span class="p">(</span><span class="n">clk</span><span class="p">[</span><span class="n">aips_tz2</span><span class="p">]);</span> <span class="cm">/* fec */</span>
	<span class="n">clk_prepare_enable</span><span class="p">(</span><span class="n">clk</span><span class="p">[</span><span class="n">spba</span><span class="p">]);</span>
	<span class="n">clk_prepare_enable</span><span class="p">(</span><span class="n">clk</span><span class="p">[</span><span class="n">emi_fast_gate</span><span class="p">]);</span> <span class="cm">/* fec */</span>
	<span class="n">clk_prepare_enable</span><span class="p">(</span><span class="n">clk</span><span class="p">[</span><span class="n">tmax1</span><span class="p">]);</span>
	<span class="n">clk_prepare_enable</span><span class="p">(</span><span class="n">clk</span><span class="p">[</span><span class="n">tmax2</span><span class="p">]);</span> <span class="cm">/* esdhc2, fec */</span>
	<span class="n">clk_prepare_enable</span><span class="p">(</span><span class="n">clk</span><span class="p">[</span><span class="n">tmax3</span><span class="p">]);</span> <span class="cm">/* esdhc1, esdhc4 */</span>
<span class="p">}</span>

<span class="kt">int</span> <span class="n">__init</span> <span class="nf">mx51_clocks_init</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">rate_ckil</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">rate_osc</span><span class="p">,</span>
			<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">rate_ckih1</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">rate_ckih2</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>

	<span class="n">clk</span><span class="p">[</span><span class="n">pll1_sw</span><span class="p">]</span> <span class="o">=</span> <span class="n">imx_clk_pllv2</span><span class="p">(</span><span class="s">&quot;pll1_sw&quot;</span><span class="p">,</span> <span class="s">&quot;osc&quot;</span><span class="p">,</span> <span class="n">MX51_DPLL1_BASE</span><span class="p">);</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">pll2_sw</span><span class="p">]</span> <span class="o">=</span> <span class="n">imx_clk_pllv2</span><span class="p">(</span><span class="s">&quot;pll2_sw&quot;</span><span class="p">,</span> <span class="s">&quot;osc&quot;</span><span class="p">,</span> <span class="n">MX51_DPLL2_BASE</span><span class="p">);</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">pll3_sw</span><span class="p">]</span> <span class="o">=</span> <span class="n">imx_clk_pllv2</span><span class="p">(</span><span class="s">&quot;pll3_sw&quot;</span><span class="p">,</span> <span class="s">&quot;osc&quot;</span><span class="p">,</span> <span class="n">MX51_DPLL3_BASE</span><span class="p">);</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">ipu_di0_sel</span><span class="p">]</span> <span class="o">=</span> <span class="n">imx_clk_mux</span><span class="p">(</span><span class="s">&quot;ipu_di0_sel&quot;</span><span class="p">,</span> <span class="n">MXC_CCM_CSCMR2</span><span class="p">,</span> <span class="mi">26</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span>
				<span class="n">mx51_ipu_di0_sel</span><span class="p">,</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">mx51_ipu_di0_sel</span><span class="p">));</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">ipu_di1_sel</span><span class="p">]</span> <span class="o">=</span> <span class="n">imx_clk_mux</span><span class="p">(</span><span class="s">&quot;ipu_di1_sel&quot;</span><span class="p">,</span> <span class="n">MXC_CCM_CSCMR2</span><span class="p">,</span> <span class="mi">29</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span>
				<span class="n">mx51_ipu_di1_sel</span><span class="p">,</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">mx51_ipu_di1_sel</span><span class="p">));</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">tve_ext_sel</span><span class="p">]</span> <span class="o">=</span> <span class="n">imx_clk_mux</span><span class="p">(</span><span class="s">&quot;tve_ext_sel&quot;</span><span class="p">,</span> <span class="n">MXC_CCM_CSCMR1</span><span class="p">,</span> <span class="mi">6</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span>
				<span class="n">mx51_tve_ext_sel</span><span class="p">,</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">mx51_tve_ext_sel</span><span class="p">));</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">tve_gate</span><span class="p">]</span> <span class="o">=</span> <span class="n">imx_clk_gate2</span><span class="p">(</span><span class="s">&quot;tve_gate&quot;</span><span class="p">,</span> <span class="s">&quot;tve_sel&quot;</span><span class="p">,</span> <span class="n">MXC_CCM_CCGR2</span><span class="p">,</span> <span class="mi">30</span><span class="p">);</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">tve_pred</span><span class="p">]</span> <span class="o">=</span> <span class="n">imx_clk_divider</span><span class="p">(</span><span class="s">&quot;tve_pred&quot;</span><span class="p">,</span> <span class="s">&quot;pll3_sw&quot;</span><span class="p">,</span> <span class="n">MXC_CCM_CDCDR</span><span class="p">,</span> <span class="mi">28</span><span class="p">,</span> <span class="mi">3</span><span class="p">);</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">esdhc1_per_gate</span><span class="p">]</span> <span class="o">=</span> <span class="n">imx_clk_gate2</span><span class="p">(</span><span class="s">&quot;esdhc1_per_gate&quot;</span><span class="p">,</span> <span class="s">&quot;esdhc_a_podf&quot;</span><span class="p">,</span> <span class="n">MXC_CCM_CCGR3</span><span class="p">,</span> <span class="mi">2</span><span class="p">);</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">esdhc2_per_gate</span><span class="p">]</span> <span class="o">=</span> <span class="n">imx_clk_gate2</span><span class="p">(</span><span class="s">&quot;esdhc2_per_gate&quot;</span><span class="p">,</span> <span class="s">&quot;esdhc_b_podf&quot;</span><span class="p">,</span> <span class="n">MXC_CCM_CCGR3</span><span class="p">,</span> <span class="mi">6</span><span class="p">);</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">esdhc3_per_gate</span><span class="p">]</span> <span class="o">=</span> <span class="n">imx_clk_gate2</span><span class="p">(</span><span class="s">&quot;esdhc3_per_gate&quot;</span><span class="p">,</span> <span class="s">&quot;esdhc_c_sel&quot;</span><span class="p">,</span> <span class="n">MXC_CCM_CCGR3</span><span class="p">,</span> <span class="mi">10</span><span class="p">);</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">esdhc4_per_gate</span><span class="p">]</span> <span class="o">=</span> <span class="n">imx_clk_gate2</span><span class="p">(</span><span class="s">&quot;esdhc4_per_gate&quot;</span><span class="p">,</span> <span class="s">&quot;esdhc_d_sel&quot;</span><span class="p">,</span> <span class="n">MXC_CCM_CCGR3</span><span class="p">,</span> <span class="mi">14</span><span class="p">);</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">usb_phy_gate</span><span class="p">]</span> <span class="o">=</span> <span class="n">imx_clk_gate2</span><span class="p">(</span><span class="s">&quot;usb_phy_gate&quot;</span><span class="p">,</span> <span class="s">&quot;usb_phy_sel&quot;</span><span class="p">,</span> <span class="n">MXC_CCM_CCGR2</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">hsi2c_gate</span><span class="p">]</span> <span class="o">=</span> <span class="n">imx_clk_gate2</span><span class="p">(</span><span class="s">&quot;hsi2c_gate&quot;</span><span class="p">,</span> <span class="s">&quot;ipg&quot;</span><span class="p">,</span> <span class="n">MXC_CCM_CCGR1</span><span class="p">,</span> <span class="mi">22</span><span class="p">);</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">mipi_hsc1_gate</span><span class="p">]</span> <span class="o">=</span> <span class="n">imx_clk_gate2</span><span class="p">(</span><span class="s">&quot;mipi_hsc1_gate&quot;</span><span class="p">,</span> <span class="s">&quot;ipg&quot;</span><span class="p">,</span> <span class="n">MXC_CCM_CCGR4</span><span class="p">,</span> <span class="mi">6</span><span class="p">);</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">mipi_hsc2_gate</span><span class="p">]</span> <span class="o">=</span> <span class="n">imx_clk_gate2</span><span class="p">(</span><span class="s">&quot;mipi_hsc2_gate&quot;</span><span class="p">,</span> <span class="s">&quot;ipg&quot;</span><span class="p">,</span> <span class="n">MXC_CCM_CCGR4</span><span class="p">,</span> <span class="mi">8</span><span class="p">);</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">mipi_esc_gate</span><span class="p">]</span> <span class="o">=</span> <span class="n">imx_clk_gate2</span><span class="p">(</span><span class="s">&quot;mipi_esc_gate&quot;</span><span class="p">,</span> <span class="s">&quot;ipg&quot;</span><span class="p">,</span> <span class="n">MXC_CCM_CCGR4</span><span class="p">,</span> <span class="mi">10</span><span class="p">);</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">mipi_hsp_gate</span><span class="p">]</span> <span class="o">=</span> <span class="n">imx_clk_gate2</span><span class="p">(</span><span class="s">&quot;mipi_hsp_gate&quot;</span><span class="p">,</span> <span class="s">&quot;ipg&quot;</span><span class="p">,</span> <span class="n">MXC_CCM_CCGR4</span><span class="p">,</span> <span class="mi">12</span><span class="p">);</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">clk</span><span class="p">);</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">IS_ERR</span><span class="p">(</span><span class="n">clk</span><span class="p">[</span><span class="n">i</span><span class="p">]))</span>
			<span class="n">pr_err</span><span class="p">(</span><span class="s">&quot;i.MX51 clk %d: register failed with %ld</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
				<span class="n">i</span><span class="p">,</span> <span class="n">PTR_ERR</span><span class="p">(</span><span class="n">clk</span><span class="p">[</span><span class="n">i</span><span class="p">]));</span>

	<span class="n">mx5_clocks_common_init</span><span class="p">(</span><span class="n">rate_ckil</span><span class="p">,</span> <span class="n">rate_osc</span><span class="p">,</span> <span class="n">rate_ckih1</span><span class="p">,</span> <span class="n">rate_ckih2</span><span class="p">);</span>

	<span class="n">clk_register_clkdev</span><span class="p">(</span><span class="n">clk</span><span class="p">[</span><span class="n">hsi2c_gate</span><span class="p">],</span> <span class="nb">NULL</span><span class="p">,</span> <span class="s">&quot;imx-i2c.2&quot;</span><span class="p">);</span>
	<span class="n">clk_register_clkdev</span><span class="p">(</span><span class="n">clk</span><span class="p">[</span><span class="n">mx51_mipi</span><span class="p">],</span> <span class="s">&quot;mipi_hsp&quot;</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">);</span>
	<span class="n">clk_register_clkdev</span><span class="p">(</span><span class="n">clk</span><span class="p">[</span><span class="n">vpu_gate</span><span class="p">],</span> <span class="nb">NULL</span><span class="p">,</span> <span class="s">&quot;imx51-vpu.0&quot;</span><span class="p">);</span>
	<span class="n">clk_register_clkdev</span><span class="p">(</span><span class="n">clk</span><span class="p">[</span><span class="n">fec_gate</span><span class="p">],</span> <span class="nb">NULL</span><span class="p">,</span> <span class="s">&quot;imx27-fec.0&quot;</span><span class="p">);</span>
	<span class="n">clk_register_clkdev</span><span class="p">(</span><span class="n">clk</span><span class="p">[</span><span class="n">gpc_dvfs</span><span class="p">],</span> <span class="s">&quot;gpc_dvfs&quot;</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">);</span>
	<span class="n">clk_register_clkdev</span><span class="p">(</span><span class="n">clk</span><span class="p">[</span><span class="n">ipu_gate</span><span class="p">],</span> <span class="s">&quot;bus&quot;</span><span class="p">,</span> <span class="s">&quot;imx51-ipu&quot;</span><span class="p">);</span>
	<span class="n">clk_register_clkdev</span><span class="p">(</span><span class="n">clk</span><span class="p">[</span><span class="n">ipu_di0_gate</span><span class="p">],</span> <span class="s">&quot;di0&quot;</span><span class="p">,</span> <span class="s">&quot;imx51-ipu&quot;</span><span class="p">);</span>
	<span class="n">clk_register_clkdev</span><span class="p">(</span><span class="n">clk</span><span class="p">[</span><span class="n">ipu_di1_gate</span><span class="p">],</span> <span class="s">&quot;di1&quot;</span><span class="p">,</span> <span class="s">&quot;imx51-ipu&quot;</span><span class="p">);</span>
	<span class="n">clk_register_clkdev</span><span class="p">(</span><span class="n">clk</span><span class="p">[</span><span class="n">ipu_gate</span><span class="p">],</span> <span class="s">&quot;hsp&quot;</span><span class="p">,</span> <span class="s">&quot;imx51-ipu&quot;</span><span class="p">);</span>
	<span class="n">clk_register_clkdev</span><span class="p">(</span><span class="n">clk</span><span class="p">[</span><span class="n">usb_phy_gate</span><span class="p">],</span> <span class="s">&quot;phy&quot;</span><span class="p">,</span> <span class="s">&quot;mxc-ehci.0&quot;</span><span class="p">);</span>
	<span class="n">clk_register_clkdev</span><span class="p">(</span><span class="n">clk</span><span class="p">[</span><span class="n">esdhc1_ipg_gate</span><span class="p">],</span> <span class="s">&quot;ipg&quot;</span><span class="p">,</span> <span class="s">&quot;sdhci-esdhc-imx51.0&quot;</span><span class="p">);</span>
	<span class="n">clk_register_clkdev</span><span class="p">(</span><span class="n">clk</span><span class="p">[</span><span class="n">dummy</span><span class="p">],</span> <span class="s">&quot;ahb&quot;</span><span class="p">,</span> <span class="s">&quot;sdhci-esdhc-imx51.0&quot;</span><span class="p">);</span>
	<span class="n">clk_register_clkdev</span><span class="p">(</span><span class="n">clk</span><span class="p">[</span><span class="n">esdhc1_per_gate</span><span class="p">],</span> <span class="s">&quot;per&quot;</span><span class="p">,</span> <span class="s">&quot;sdhci-esdhc-imx51.0&quot;</span><span class="p">);</span>
	<span class="n">clk_register_clkdev</span><span class="p">(</span><span class="n">clk</span><span class="p">[</span><span class="n">esdhc2_ipg_gate</span><span class="p">],</span> <span class="s">&quot;ipg&quot;</span><span class="p">,</span> <span class="s">&quot;sdhci-esdhc-imx51.1&quot;</span><span class="p">);</span>
	<span class="n">clk_register_clkdev</span><span class="p">(</span><span class="n">clk</span><span class="p">[</span><span class="n">dummy</span><span class="p">],</span> <span class="s">&quot;ahb&quot;</span><span class="p">,</span> <span class="s">&quot;sdhci-esdhc-imx51.1&quot;</span><span class="p">);</span>
	<span class="n">clk_register_clkdev</span><span class="p">(</span><span class="n">clk</span><span class="p">[</span><span class="n">esdhc2_per_gate</span><span class="p">],</span> <span class="s">&quot;per&quot;</span><span class="p">,</span> <span class="s">&quot;sdhci-esdhc-imx51.1&quot;</span><span class="p">);</span>
	<span class="n">clk_register_clkdev</span><span class="p">(</span><span class="n">clk</span><span class="p">[</span><span class="n">esdhc3_ipg_gate</span><span class="p">],</span> <span class="s">&quot;ipg&quot;</span><span class="p">,</span> <span class="s">&quot;sdhci-esdhc-imx51.2&quot;</span><span class="p">);</span>
	<span class="n">clk_register_clkdev</span><span class="p">(</span><span class="n">clk</span><span class="p">[</span><span class="n">dummy</span><span class="p">],</span> <span class="s">&quot;ahb&quot;</span><span class="p">,</span> <span class="s">&quot;sdhci-esdhc-imx51.2&quot;</span><span class="p">);</span>
	<span class="n">clk_register_clkdev</span><span class="p">(</span><span class="n">clk</span><span class="p">[</span><span class="n">esdhc3_per_gate</span><span class="p">],</span> <span class="s">&quot;per&quot;</span><span class="p">,</span> <span class="s">&quot;sdhci-esdhc-imx51.2&quot;</span><span class="p">);</span>
	<span class="n">clk_register_clkdev</span><span class="p">(</span><span class="n">clk</span><span class="p">[</span><span class="n">esdhc4_ipg_gate</span><span class="p">],</span> <span class="s">&quot;ipg&quot;</span><span class="p">,</span> <span class="s">&quot;sdhci-esdhc-imx51.3&quot;</span><span class="p">);</span>
	<span class="n">clk_register_clkdev</span><span class="p">(</span><span class="n">clk</span><span class="p">[</span><span class="n">dummy</span><span class="p">],</span> <span class="s">&quot;ahb&quot;</span><span class="p">,</span> <span class="s">&quot;sdhci-esdhc-imx51.3&quot;</span><span class="p">);</span>
	<span class="n">clk_register_clkdev</span><span class="p">(</span><span class="n">clk</span><span class="p">[</span><span class="n">esdhc4_per_gate</span><span class="p">],</span> <span class="s">&quot;per&quot;</span><span class="p">,</span> <span class="s">&quot;sdhci-esdhc-imx51.3&quot;</span><span class="p">);</span>
	<span class="n">clk_register_clkdev</span><span class="p">(</span><span class="n">clk</span><span class="p">[</span><span class="n">ssi1_ipg_gate</span><span class="p">],</span> <span class="nb">NULL</span><span class="p">,</span> <span class="s">&quot;83fcc000.ssi&quot;</span><span class="p">);</span>
	<span class="n">clk_register_clkdev</span><span class="p">(</span><span class="n">clk</span><span class="p">[</span><span class="n">ssi2_ipg_gate</span><span class="p">],</span> <span class="nb">NULL</span><span class="p">,</span> <span class="s">&quot;70014000.ssi&quot;</span><span class="p">);</span>
	<span class="n">clk_register_clkdev</span><span class="p">(</span><span class="n">clk</span><span class="p">[</span><span class="n">ssi3_ipg_gate</span><span class="p">],</span> <span class="nb">NULL</span><span class="p">,</span> <span class="s">&quot;83fe8000.ssi&quot;</span><span class="p">);</span>

	<span class="cm">/* set the usboh3 parent to pll2_sw */</span>
	<span class="n">clk_set_parent</span><span class="p">(</span><span class="n">clk</span><span class="p">[</span><span class="n">usboh3_sel</span><span class="p">],</span> <span class="n">clk</span><span class="p">[</span><span class="n">pll2_sw</span><span class="p">]);</span>

	<span class="cm">/* set SDHC root clock to 166.25MHZ*/</span>
	<span class="n">clk_set_rate</span><span class="p">(</span><span class="n">clk</span><span class="p">[</span><span class="n">esdhc_a_podf</span><span class="p">],</span> <span class="mi">166250000</span><span class="p">);</span>
	<span class="n">clk_set_rate</span><span class="p">(</span><span class="n">clk</span><span class="p">[</span><span class="n">esdhc_b_podf</span><span class="p">],</span> <span class="mi">166250000</span><span class="p">);</span>

	<span class="cm">/* System timer */</span>
	<span class="n">mxc_timer_init</span><span class="p">(</span><span class="n">MX51_IO_ADDRESS</span><span class="p">(</span><span class="n">MX51_GPT1_BASE_ADDR</span><span class="p">),</span> <span class="n">MX51_INT_GPT</span><span class="p">);</span>

	<span class="n">clk_prepare_enable</span><span class="p">(</span><span class="n">clk</span><span class="p">[</span><span class="n">iim_gate</span><span class="p">]);</span>
	<span class="n">imx_print_silicon_rev</span><span class="p">(</span><span class="s">&quot;i.MX51&quot;</span><span class="p">,</span> <span class="n">mx51_revision</span><span class="p">());</span>
	<span class="n">clk_disable_unprepare</span><span class="p">(</span><span class="n">clk</span><span class="p">[</span><span class="n">iim_gate</span><span class="p">]);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">int</span> <span class="n">__init</span> <span class="nf">mx53_clocks_init</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">rate_ckil</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">rate_osc</span><span class="p">,</span>
			<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">rate_ckih1</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">rate_ckih2</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">r</span><span class="p">;</span>

	<span class="n">clk</span><span class="p">[</span><span class="n">pll1_sw</span><span class="p">]</span> <span class="o">=</span> <span class="n">imx_clk_pllv2</span><span class="p">(</span><span class="s">&quot;pll1_sw&quot;</span><span class="p">,</span> <span class="s">&quot;osc&quot;</span><span class="p">,</span> <span class="n">MX53_DPLL1_BASE</span><span class="p">);</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">pll2_sw</span><span class="p">]</span> <span class="o">=</span> <span class="n">imx_clk_pllv2</span><span class="p">(</span><span class="s">&quot;pll2_sw&quot;</span><span class="p">,</span> <span class="s">&quot;osc&quot;</span><span class="p">,</span> <span class="n">MX53_DPLL2_BASE</span><span class="p">);</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">pll3_sw</span><span class="p">]</span> <span class="o">=</span> <span class="n">imx_clk_pllv2</span><span class="p">(</span><span class="s">&quot;pll3_sw&quot;</span><span class="p">,</span> <span class="s">&quot;osc&quot;</span><span class="p">,</span> <span class="n">MX53_DPLL3_BASE</span><span class="p">);</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">pll4_sw</span><span class="p">]</span> <span class="o">=</span> <span class="n">imx_clk_pllv2</span><span class="p">(</span><span class="s">&quot;pll4_sw&quot;</span><span class="p">,</span> <span class="s">&quot;osc&quot;</span><span class="p">,</span> <span class="n">MX53_DPLL4_BASE</span><span class="p">);</span>

	<span class="n">clk</span><span class="p">[</span><span class="n">ldb_di1_sel</span><span class="p">]</span> <span class="o">=</span> <span class="n">imx_clk_mux</span><span class="p">(</span><span class="s">&quot;ldb_di1_sel&quot;</span><span class="p">,</span> <span class="n">MXC_CCM_CSCMR2</span><span class="p">,</span> <span class="mi">9</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span>
				<span class="n">mx53_ldb_di1_sel</span><span class="p">,</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">mx53_ldb_di1_sel</span><span class="p">));</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">ldb_di1_div_3_5</span><span class="p">]</span> <span class="o">=</span> <span class="n">imx_clk_fixed_factor</span><span class="p">(</span><span class="s">&quot;ldb_di1_div_3_5&quot;</span><span class="p">,</span> <span class="s">&quot;ldb_di1_sel&quot;</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mi">7</span><span class="p">);</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">ldb_di1_div</span><span class="p">]</span> <span class="o">=</span> <span class="n">imx_clk_divider</span><span class="p">(</span><span class="s">&quot;ldb_di1_div&quot;</span><span class="p">,</span> <span class="s">&quot;ldb_di1_div_3_5&quot;</span><span class="p">,</span> <span class="n">MXC_CCM_CSCMR2</span><span class="p">,</span> <span class="mi">11</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">di_pll4_podf</span><span class="p">]</span> <span class="o">=</span> <span class="n">imx_clk_divider</span><span class="p">(</span><span class="s">&quot;di_pll4_podf&quot;</span><span class="p">,</span> <span class="s">&quot;pll4_sw&quot;</span><span class="p">,</span> <span class="n">MXC_CCM_CDCDR</span><span class="p">,</span> <span class="mi">16</span><span class="p">,</span> <span class="mi">3</span><span class="p">);</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">ldb_di0_sel</span><span class="p">]</span> <span class="o">=</span> <span class="n">imx_clk_mux</span><span class="p">(</span><span class="s">&quot;ldb_di0_sel&quot;</span><span class="p">,</span> <span class="n">MXC_CCM_CSCMR2</span><span class="p">,</span> <span class="mi">8</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span>
				<span class="n">mx53_ldb_di0_sel</span><span class="p">,</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">mx53_ldb_di0_sel</span><span class="p">));</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">ldb_di0_div_3_5</span><span class="p">]</span> <span class="o">=</span> <span class="n">imx_clk_fixed_factor</span><span class="p">(</span><span class="s">&quot;ldb_di0_div_3_5&quot;</span><span class="p">,</span> <span class="s">&quot;ldb_di0_sel&quot;</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mi">7</span><span class="p">);</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">ldb_di0_div</span><span class="p">]</span> <span class="o">=</span> <span class="n">imx_clk_divider</span><span class="p">(</span><span class="s">&quot;ldb_di0_div&quot;</span><span class="p">,</span> <span class="s">&quot;ldb_di0_div_3_5&quot;</span><span class="p">,</span> <span class="n">MXC_CCM_CSCMR2</span><span class="p">,</span> <span class="mi">10</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">ldb_di0_gate</span><span class="p">]</span> <span class="o">=</span> <span class="n">imx_clk_gate2</span><span class="p">(</span><span class="s">&quot;ldb_di0_gate&quot;</span><span class="p">,</span> <span class="s">&quot;ldb_di0_div&quot;</span><span class="p">,</span> <span class="n">MXC_CCM_CCGR6</span><span class="p">,</span> <span class="mi">28</span><span class="p">);</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">ldb_di1_gate</span><span class="p">]</span> <span class="o">=</span> <span class="n">imx_clk_gate2</span><span class="p">(</span><span class="s">&quot;ldb_di1_gate&quot;</span><span class="p">,</span> <span class="s">&quot;ldb_di1_div&quot;</span><span class="p">,</span> <span class="n">MXC_CCM_CCGR6</span><span class="p">,</span> <span class="mi">30</span><span class="p">);</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">ipu_di0_sel</span><span class="p">]</span> <span class="o">=</span> <span class="n">imx_clk_mux</span><span class="p">(</span><span class="s">&quot;ipu_di0_sel&quot;</span><span class="p">,</span> <span class="n">MXC_CCM_CSCMR2</span><span class="p">,</span> <span class="mi">26</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span>
				<span class="n">mx53_ipu_di0_sel</span><span class="p">,</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">mx53_ipu_di0_sel</span><span class="p">));</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">ipu_di1_sel</span><span class="p">]</span> <span class="o">=</span> <span class="n">imx_clk_mux</span><span class="p">(</span><span class="s">&quot;ipu_di1_sel&quot;</span><span class="p">,</span> <span class="n">MXC_CCM_CSCMR2</span><span class="p">,</span> <span class="mi">29</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span>
				<span class="n">mx53_ipu_di1_sel</span><span class="p">,</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">mx53_ipu_di1_sel</span><span class="p">));</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">tve_ext_sel</span><span class="p">]</span> <span class="o">=</span> <span class="n">imx_clk_mux</span><span class="p">(</span><span class="s">&quot;tve_ext_sel&quot;</span><span class="p">,</span> <span class="n">MXC_CCM_CSCMR1</span><span class="p">,</span> <span class="mi">6</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span>
				<span class="n">mx53_tve_ext_sel</span><span class="p">,</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">mx53_tve_ext_sel</span><span class="p">));</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">tve_gate</span><span class="p">]</span> <span class="o">=</span> <span class="n">imx_clk_gate2</span><span class="p">(</span><span class="s">&quot;tve_gate&quot;</span><span class="p">,</span> <span class="s">&quot;tve_pred&quot;</span><span class="p">,</span> <span class="n">MXC_CCM_CCGR2</span><span class="p">,</span> <span class="mi">30</span><span class="p">);</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">tve_pred</span><span class="p">]</span> <span class="o">=</span> <span class="n">imx_clk_divider</span><span class="p">(</span><span class="s">&quot;tve_pred&quot;</span><span class="p">,</span> <span class="s">&quot;tve_ext_sel&quot;</span><span class="p">,</span> <span class="n">MXC_CCM_CDCDR</span><span class="p">,</span> <span class="mi">28</span><span class="p">,</span> <span class="mi">3</span><span class="p">);</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">esdhc1_per_gate</span><span class="p">]</span> <span class="o">=</span> <span class="n">imx_clk_gate2</span><span class="p">(</span><span class="s">&quot;esdhc1_per_gate&quot;</span><span class="p">,</span> <span class="s">&quot;esdhc_a_podf&quot;</span><span class="p">,</span> <span class="n">MXC_CCM_CCGR3</span><span class="p">,</span> <span class="mi">2</span><span class="p">);</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">esdhc2_per_gate</span><span class="p">]</span> <span class="o">=</span> <span class="n">imx_clk_gate2</span><span class="p">(</span><span class="s">&quot;esdhc2_per_gate&quot;</span><span class="p">,</span> <span class="s">&quot;esdhc_c_sel&quot;</span><span class="p">,</span> <span class="n">MXC_CCM_CCGR3</span><span class="p">,</span> <span class="mi">6</span><span class="p">);</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">esdhc3_per_gate</span><span class="p">]</span> <span class="o">=</span> <span class="n">imx_clk_gate2</span><span class="p">(</span><span class="s">&quot;esdhc3_per_gate&quot;</span><span class="p">,</span> <span class="s">&quot;esdhc_b_podf&quot;</span><span class="p">,</span> <span class="n">MXC_CCM_CCGR3</span><span class="p">,</span> <span class="mi">10</span><span class="p">);</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">esdhc4_per_gate</span><span class="p">]</span> <span class="o">=</span> <span class="n">imx_clk_gate2</span><span class="p">(</span><span class="s">&quot;esdhc4_per_gate&quot;</span><span class="p">,</span> <span class="s">&quot;esdhc_d_sel&quot;</span><span class="p">,</span> <span class="n">MXC_CCM_CCGR3</span><span class="p">,</span> <span class="mi">14</span><span class="p">);</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">usb_phy1_gate</span><span class="p">]</span> <span class="o">=</span> <span class="n">imx_clk_gate2</span><span class="p">(</span><span class="s">&quot;usb_phy1_gate&quot;</span><span class="p">,</span> <span class="s">&quot;usb_phy_sel&quot;</span><span class="p">,</span> <span class="n">MXC_CCM_CCGR4</span><span class="p">,</span> <span class="mi">10</span><span class="p">);</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">usb_phy2_gate</span><span class="p">]</span> <span class="o">=</span> <span class="n">imx_clk_gate2</span><span class="p">(</span><span class="s">&quot;usb_phy2_gate&quot;</span><span class="p">,</span> <span class="s">&quot;usb_phy_sel&quot;</span><span class="p">,</span> <span class="n">MXC_CCM_CCGR4</span><span class="p">,</span> <span class="mi">12</span><span class="p">);</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">can2_serial_gate</span><span class="p">]</span> <span class="o">=</span> <span class="n">imx_clk_gate2</span><span class="p">(</span><span class="s">&quot;can2_serial_gate&quot;</span><span class="p">,</span> <span class="s">&quot;ipg&quot;</span><span class="p">,</span> <span class="n">MXC_CCM_CCGR4</span><span class="p">,</span> <span class="mi">6</span><span class="p">);</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">can2_ipg_gate</span><span class="p">]</span> <span class="o">=</span> <span class="n">imx_clk_gate2</span><span class="p">(</span><span class="s">&quot;can2_ipg_gate&quot;</span><span class="p">,</span> <span class="s">&quot;ipg&quot;</span><span class="p">,</span> <span class="n">MXC_CCM_CCGR4</span><span class="p">,</span> <span class="mi">8</span><span class="p">);</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">i2c3_gate</span><span class="p">]</span> <span class="o">=</span> <span class="n">imx_clk_gate2</span><span class="p">(</span><span class="s">&quot;i2c3_gate&quot;</span><span class="p">,</span> <span class="s">&quot;per_root&quot;</span><span class="p">,</span> <span class="n">MXC_CCM_CCGR1</span><span class="p">,</span> <span class="mi">22</span><span class="p">);</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">clk</span><span class="p">);</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">IS_ERR</span><span class="p">(</span><span class="n">clk</span><span class="p">[</span><span class="n">i</span><span class="p">]))</span>
			<span class="n">pr_err</span><span class="p">(</span><span class="s">&quot;i.MX53 clk %d: register failed with %ld</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
				<span class="n">i</span><span class="p">,</span> <span class="n">PTR_ERR</span><span class="p">(</span><span class="n">clk</span><span class="p">[</span><span class="n">i</span><span class="p">]));</span>

	<span class="n">mx5_clocks_common_init</span><span class="p">(</span><span class="n">rate_ckil</span><span class="p">,</span> <span class="n">rate_osc</span><span class="p">,</span> <span class="n">rate_ckih1</span><span class="p">,</span> <span class="n">rate_ckih2</span><span class="p">);</span>

	<span class="n">clk_register_clkdev</span><span class="p">(</span><span class="n">clk</span><span class="p">[</span><span class="n">vpu_gate</span><span class="p">],</span> <span class="nb">NULL</span><span class="p">,</span> <span class="s">&quot;imx53-vpu.0&quot;</span><span class="p">);</span>
	<span class="n">clk_register_clkdev</span><span class="p">(</span><span class="n">clk</span><span class="p">[</span><span class="n">i2c3_gate</span><span class="p">],</span> <span class="nb">NULL</span><span class="p">,</span> <span class="s">&quot;imx-i2c.2&quot;</span><span class="p">);</span>
	<span class="n">clk_register_clkdev</span><span class="p">(</span><span class="n">clk</span><span class="p">[</span><span class="n">fec_gate</span><span class="p">],</span> <span class="nb">NULL</span><span class="p">,</span> <span class="s">&quot;imx25-fec.0&quot;</span><span class="p">);</span>
	<span class="n">clk_register_clkdev</span><span class="p">(</span><span class="n">clk</span><span class="p">[</span><span class="n">ipu_gate</span><span class="p">],</span> <span class="s">&quot;bus&quot;</span><span class="p">,</span> <span class="s">&quot;imx53-ipu&quot;</span><span class="p">);</span>
	<span class="n">clk_register_clkdev</span><span class="p">(</span><span class="n">clk</span><span class="p">[</span><span class="n">ipu_di0_gate</span><span class="p">],</span> <span class="s">&quot;di0&quot;</span><span class="p">,</span> <span class="s">&quot;imx53-ipu&quot;</span><span class="p">);</span>
	<span class="n">clk_register_clkdev</span><span class="p">(</span><span class="n">clk</span><span class="p">[</span><span class="n">ipu_di1_gate</span><span class="p">],</span> <span class="s">&quot;di1&quot;</span><span class="p">,</span> <span class="s">&quot;imx53-ipu&quot;</span><span class="p">);</span>
	<span class="n">clk_register_clkdev</span><span class="p">(</span><span class="n">clk</span><span class="p">[</span><span class="n">ipu_gate</span><span class="p">],</span> <span class="s">&quot;hsp&quot;</span><span class="p">,</span> <span class="s">&quot;imx53-ipu&quot;</span><span class="p">);</span>
	<span class="n">clk_register_clkdev</span><span class="p">(</span><span class="n">clk</span><span class="p">[</span><span class="n">usb_phy1_gate</span><span class="p">],</span> <span class="s">&quot;usb_phy1&quot;</span><span class="p">,</span> <span class="s">&quot;mxc-ehci.0&quot;</span><span class="p">);</span>
	<span class="n">clk_register_clkdev</span><span class="p">(</span><span class="n">clk</span><span class="p">[</span><span class="n">esdhc1_ipg_gate</span><span class="p">],</span> <span class="s">&quot;ipg&quot;</span><span class="p">,</span> <span class="s">&quot;sdhci-esdhc-imx53.0&quot;</span><span class="p">);</span>
	<span class="n">clk_register_clkdev</span><span class="p">(</span><span class="n">clk</span><span class="p">[</span><span class="n">dummy</span><span class="p">],</span> <span class="s">&quot;ahb&quot;</span><span class="p">,</span> <span class="s">&quot;sdhci-esdhc-imx53.0&quot;</span><span class="p">);</span>
	<span class="n">clk_register_clkdev</span><span class="p">(</span><span class="n">clk</span><span class="p">[</span><span class="n">esdhc1_per_gate</span><span class="p">],</span> <span class="s">&quot;per&quot;</span><span class="p">,</span> <span class="s">&quot;sdhci-esdhc-imx53.0&quot;</span><span class="p">);</span>
	<span class="n">clk_register_clkdev</span><span class="p">(</span><span class="n">clk</span><span class="p">[</span><span class="n">esdhc2_ipg_gate</span><span class="p">],</span> <span class="s">&quot;ipg&quot;</span><span class="p">,</span> <span class="s">&quot;sdhci-esdhc-imx53.1&quot;</span><span class="p">);</span>
	<span class="n">clk_register_clkdev</span><span class="p">(</span><span class="n">clk</span><span class="p">[</span><span class="n">dummy</span><span class="p">],</span> <span class="s">&quot;ahb&quot;</span><span class="p">,</span> <span class="s">&quot;sdhci-esdhc-imx53.1&quot;</span><span class="p">);</span>
	<span class="n">clk_register_clkdev</span><span class="p">(</span><span class="n">clk</span><span class="p">[</span><span class="n">esdhc2_per_gate</span><span class="p">],</span> <span class="s">&quot;per&quot;</span><span class="p">,</span> <span class="s">&quot;sdhci-esdhc-imx53.1&quot;</span><span class="p">);</span>
	<span class="n">clk_register_clkdev</span><span class="p">(</span><span class="n">clk</span><span class="p">[</span><span class="n">esdhc3_ipg_gate</span><span class="p">],</span> <span class="s">&quot;ipg&quot;</span><span class="p">,</span> <span class="s">&quot;sdhci-esdhc-imx53.2&quot;</span><span class="p">);</span>
	<span class="n">clk_register_clkdev</span><span class="p">(</span><span class="n">clk</span><span class="p">[</span><span class="n">dummy</span><span class="p">],</span> <span class="s">&quot;ahb&quot;</span><span class="p">,</span> <span class="s">&quot;sdhci-esdhc-imx53.2&quot;</span><span class="p">);</span>
	<span class="n">clk_register_clkdev</span><span class="p">(</span><span class="n">clk</span><span class="p">[</span><span class="n">esdhc3_per_gate</span><span class="p">],</span> <span class="s">&quot;per&quot;</span><span class="p">,</span> <span class="s">&quot;sdhci-esdhc-imx53.2&quot;</span><span class="p">);</span>
	<span class="n">clk_register_clkdev</span><span class="p">(</span><span class="n">clk</span><span class="p">[</span><span class="n">esdhc4_ipg_gate</span><span class="p">],</span> <span class="s">&quot;ipg&quot;</span><span class="p">,</span> <span class="s">&quot;sdhci-esdhc-imx53.3&quot;</span><span class="p">);</span>
	<span class="n">clk_register_clkdev</span><span class="p">(</span><span class="n">clk</span><span class="p">[</span><span class="n">dummy</span><span class="p">],</span> <span class="s">&quot;ahb&quot;</span><span class="p">,</span> <span class="s">&quot;sdhci-esdhc-imx53.3&quot;</span><span class="p">);</span>
	<span class="n">clk_register_clkdev</span><span class="p">(</span><span class="n">clk</span><span class="p">[</span><span class="n">esdhc4_per_gate</span><span class="p">],</span> <span class="s">&quot;per&quot;</span><span class="p">,</span> <span class="s">&quot;sdhci-esdhc-imx53.3&quot;</span><span class="p">);</span>
	<span class="n">clk_register_clkdev</span><span class="p">(</span><span class="n">clk</span><span class="p">[</span><span class="n">ssi1_ipg_gate</span><span class="p">],</span> <span class="nb">NULL</span><span class="p">,</span> <span class="s">&quot;63fcc000.ssi&quot;</span><span class="p">);</span>
	<span class="n">clk_register_clkdev</span><span class="p">(</span><span class="n">clk</span><span class="p">[</span><span class="n">ssi2_ipg_gate</span><span class="p">],</span> <span class="nb">NULL</span><span class="p">,</span> <span class="s">&quot;50014000.ssi&quot;</span><span class="p">);</span>
	<span class="n">clk_register_clkdev</span><span class="p">(</span><span class="n">clk</span><span class="p">[</span><span class="n">ssi3_ipg_gate</span><span class="p">],</span> <span class="nb">NULL</span><span class="p">,</span> <span class="s">&quot;63fd0000.ssi&quot;</span><span class="p">);</span>

	<span class="cm">/* set SDHC root clock to 200MHZ*/</span>
	<span class="n">clk_set_rate</span><span class="p">(</span><span class="n">clk</span><span class="p">[</span><span class="n">esdhc_a_podf</span><span class="p">],</span> <span class="mi">200000000</span><span class="p">);</span>
	<span class="n">clk_set_rate</span><span class="p">(</span><span class="n">clk</span><span class="p">[</span><span class="n">esdhc_b_podf</span><span class="p">],</span> <span class="mi">200000000</span><span class="p">);</span>

	<span class="cm">/* System timer */</span>
	<span class="n">mxc_timer_init</span><span class="p">(</span><span class="n">MX53_IO_ADDRESS</span><span class="p">(</span><span class="n">MX53_GPT1_BASE_ADDR</span><span class="p">),</span> <span class="n">MX53_INT_GPT</span><span class="p">);</span>

	<span class="n">clk_prepare_enable</span><span class="p">(</span><span class="n">clk</span><span class="p">[</span><span class="n">iim_gate</span><span class="p">]);</span>
	<span class="n">imx_print_silicon_rev</span><span class="p">(</span><span class="s">&quot;i.MX53&quot;</span><span class="p">,</span> <span class="n">mx53_revision</span><span class="p">());</span>
	<span class="n">clk_disable_unprepare</span><span class="p">(</span><span class="n">clk</span><span class="p">[</span><span class="n">iim_gate</span><span class="p">]);</span>

	<span class="n">r</span> <span class="o">=</span> <span class="n">clk_round_rate</span><span class="p">(</span><span class="n">clk</span><span class="p">[</span><span class="n">usboh3_per_gate</span><span class="p">],</span> <span class="mi">54000000</span><span class="p">);</span>
	<span class="n">clk_set_rate</span><span class="p">(</span><span class="n">clk</span><span class="p">[</span><span class="n">usboh3_per_gate</span><span class="p">],</span> <span class="n">r</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="cp">#ifdef CONFIG_OF</span>
<span class="k">static</span> <span class="kt">void</span> <span class="n">__init</span> <span class="nf">clk_get_freq_dt</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span> <span class="o">*</span><span class="n">ckil</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="o">*</span><span class="n">osc</span><span class="p">,</span>
				   <span class="kt">unsigned</span> <span class="kt">long</span> <span class="o">*</span><span class="n">ckih1</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="o">*</span><span class="n">ckih2</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">device_node</span> <span class="o">*</span><span class="n">np</span><span class="p">;</span>

	<span class="cm">/* retrieve the freqency of fixed clocks from device tree */</span>
	<span class="n">for_each_compatible_node</span><span class="p">(</span><span class="n">np</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">,</span> <span class="s">&quot;fixed-clock&quot;</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">u32</span> <span class="n">rate</span><span class="p">;</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">of_property_read_u32</span><span class="p">(</span><span class="n">np</span><span class="p">,</span> <span class="s">&quot;clock-frequency&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">rate</span><span class="p">))</span>
			<span class="k">continue</span><span class="p">;</span>

		<span class="k">if</span> <span class="p">(</span><span class="n">of_device_is_compatible</span><span class="p">(</span><span class="n">np</span><span class="p">,</span> <span class="s">&quot;fsl,imx-ckil&quot;</span><span class="p">))</span>
			<span class="o">*</span><span class="n">ckil</span> <span class="o">=</span> <span class="n">rate</span><span class="p">;</span>
		<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">of_device_is_compatible</span><span class="p">(</span><span class="n">np</span><span class="p">,</span> <span class="s">&quot;fsl,imx-osc&quot;</span><span class="p">))</span>
			<span class="o">*</span><span class="n">osc</span> <span class="o">=</span> <span class="n">rate</span><span class="p">;</span>
		<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">of_device_is_compatible</span><span class="p">(</span><span class="n">np</span><span class="p">,</span> <span class="s">&quot;fsl,imx-ckih1&quot;</span><span class="p">))</span>
			<span class="o">*</span><span class="n">ckih1</span> <span class="o">=</span> <span class="n">rate</span><span class="p">;</span>
		<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">of_device_is_compatible</span><span class="p">(</span><span class="n">np</span><span class="p">,</span> <span class="s">&quot;fsl,imx-ckih2&quot;</span><span class="p">))</span>
			<span class="o">*</span><span class="n">ckih2</span> <span class="o">=</span> <span class="n">rate</span><span class="p">;</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="kt">int</span> <span class="n">__init</span> <span class="nf">mx51_clocks_init_dt</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">ckil</span><span class="p">,</span> <span class="n">osc</span><span class="p">,</span> <span class="n">ckih1</span><span class="p">,</span> <span class="n">ckih2</span><span class="p">;</span>

	<span class="n">clk_get_freq_dt</span><span class="p">(</span><span class="o">&amp;</span><span class="n">ckil</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">osc</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">ckih1</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">ckih2</span><span class="p">);</span>
	<span class="k">return</span> <span class="n">mx51_clocks_init</span><span class="p">(</span><span class="n">ckil</span><span class="p">,</span> <span class="n">osc</span><span class="p">,</span> <span class="n">ckih1</span><span class="p">,</span> <span class="n">ckih2</span><span class="p">);</span>
<span class="p">}</span>

<span class="kt">int</span> <span class="n">__init</span> <span class="nf">mx53_clocks_init_dt</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">ckil</span><span class="p">,</span> <span class="n">osc</span><span class="p">,</span> <span class="n">ckih1</span><span class="p">,</span> <span class="n">ckih2</span><span class="p">;</span>

	<span class="n">clk_get_freq_dt</span><span class="p">(</span><span class="o">&amp;</span><span class="n">ckil</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">osc</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">ckih1</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">ckih2</span><span class="p">);</span>
	<span class="k">return</span> <span class="n">mx53_clocks_init</span><span class="p">(</span><span class="n">ckil</span><span class="p">,</span> <span class="n">osc</span><span class="p">,</span> <span class="n">ckih1</span><span class="p">,</span> <span class="n">ckih2</span><span class="p">);</span>
<span class="p">}</span>
<span class="cp">#endif</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:3}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../javascript/docco.min.js"></script>
</html>
