Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Mon Oct 26 20:02:58 2020
| Host         : DESKTOP-H4I3KC3 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file memsMicRec_top_timing_summary_routed.rpt -pb memsMicRec_top_timing_summary_routed.pb -rpx memsMicRec_top_timing_summary_routed.rpx -warn_on_violation
| Design       : memsMicRec_top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -7.564     -295.030                    288                26246        0.057        0.000                      0                26246        3.000        0.000                       0                 10631  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                  Waveform(ns)       Period(ns)      Frequency(MHz)
-----                                  ------------       ----------      --------------
clocking_comp/mmcm_clocks/inst/SYSCLK  {0.000 5.000}      10.000          100.000         
  CLK_OUT1_mmcm_clock                  {0.000 8.138}      16.276          61.440          
  clkfbout_mmcm_clock                  {0.000 25.000}     50.000          20.000          
sys_clk_pin                            {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                      WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                      -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clocking_comp/mmcm_clocks/inst/SYSCLK                                                                                                                                                    3.000        0.000                       0                     1  
  CLK_OUT1_mmcm_clock                       -1.452     -142.568                    261                23514        0.057        0.000                      0                23514        7.158        0.000                       0                 10541  
  clkfbout_mmcm_clock                                                                                                                                                                   47.845        0.000                       0                     3  
sys_clk_pin                                  1.657        0.000                      0                  163        0.193        0.000                      0                  163        4.500        0.000                       0                    86  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock           To Clock                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------           --------                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
sys_clk_pin          CLK_OUT1_mmcm_clock       -5.683     -113.813                     21                   21        0.459        0.000                      0                   21  
CLK_OUT1_mmcm_clock  sys_clk_pin               -4.406       -8.806                      2                    2        0.062        0.000                      0                    2  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group           From Clock           To Clock                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------           ----------           --------                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**    CLK_OUT1_mmcm_clock  CLK_OUT1_mmcm_clock        0.948        0.000                      0                 2521        1.153        0.000                      0                 2521  
**async_default**    sys_clk_pin          CLK_OUT1_mmcm_clock       -7.564      -29.843                      4                    4        1.052        0.000                      0                    4  
**async_default**    sys_clk_pin          sys_clk_pin                4.567        0.000                      0                   30        0.777        0.000                      0                   30  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clocking_comp/mmcm_clocks/inst/SYSCLK
  To Clock:  clocking_comp/mmcm_clocks/inst/SYSCLK

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clocking_comp/mmcm_clocks/inst/SYSCLK
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clocking_comp/mmcm_clocks/inst/SYSCLK }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clocking_comp/mmcm_clocks/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clocking_comp/mmcm_clocks/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clocking_comp/mmcm_clocks/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clocking_comp/mmcm_clocks/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clocking_comp/mmcm_clocks/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clocking_comp/mmcm_clocks/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  CLK_OUT1_mmcm_clock
  To Clock:  CLK_OUT1_mmcm_clock

Setup :          261  Failing Endpoints,  Worst Slack       -1.452ns,  Total Violation     -142.568ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.057ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.158ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.452ns  (required time - arrival time)
  Source:                 cicFirDemod_comp/firFlt23_comp/prodArray_reg[19][3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_mmcm_clock  {rise@0.000ns fall@8.138ns period=16.276ns})
  Destination:            dataTransmit_comp/FIFO_DUALCLOCK_MACRO_inst_2/bl.fifo_36_inst_bl.fifo_36_bl/DI[5]
                            (rising edge-triggered cell FIFO36E1 clocked by CLK_OUT1_mmcm_clock  {rise@0.000ns fall@8.138ns period=16.276ns})
  Path Group:             CLK_OUT1_mmcm_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.276ns  (CLK_OUT1_mmcm_clock rise@16.276ns - CLK_OUT1_mmcm_clock rise@0.000ns)
  Data Path Delay:        16.733ns  (logic 6.537ns (39.067%)  route 10.196ns (60.933%))
  Logic Levels:           20  (CARRY4=8 LUT2=1 LUT3=3 LUT4=3 LUT5=1 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.494ns = ( 17.770 - 16.276 ) 
    Source Clock Delay      (SCD):    1.612ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.271ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_mmcm_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.575     1.575    clocking_comp/mmcm_clocks/inst/SYSCLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  clocking_comp/mmcm_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    clocking_comp/mmcm_clocks/inst/CLK_OUT1_mmcm_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clocking_comp/mmcm_clocks/inst/clkout1_buf/O
                         net (fo=10539, routed)       1.612     1.612    cicFirDemod_comp/firFlt23_comp/CLK_OUT1
    SLICE_X60Y70         FDRE                                         r  cicFirDemod_comp/firFlt23_comp/prodArray_reg[19][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y70         FDRE (Prop_fdre_C_Q)         0.518     2.130 r  cicFirDemod_comp/firFlt23_comp/prodArray_reg[19][3]/Q
                         net (fo=2, routed)           0.913     3.043    cicFirDemod_comp/firFlt23_comp/prodArray_reg[19]_287[3]
    SLICE_X58Y70         LUT3 (Prop_lut3_I0_O)        0.149     3.192 r  cicFirDemod_comp/firFlt23_comp/regout[1]_i_180__4/O
                         net (fo=2, routed)           0.813     4.005    cicFirDemod_comp/firFlt23_comp/regout[1]_i_180__4_n_0
    SLICE_X58Y71         LUT4 (Prop_lut4_I3_O)        0.332     4.337 r  cicFirDemod_comp/firFlt23_comp/regout[1]_i_184__4/O
                         net (fo=1, routed)           0.000     4.337    cicFirDemod_comp/firFlt23_comp/regout[1]_i_184__4_n_0
    SLICE_X58Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.869 r  cicFirDemod_comp/firFlt23_comp/regout_reg[1]_i_129__4/CO[3]
                         net (fo=1, routed)           0.000     4.869    cicFirDemod_comp/firFlt23_comp/regout_reg[1]_i_129__4_n_0
    SLICE_X58Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.983 r  cicFirDemod_comp/firFlt23_comp/regout_reg[5]_i_56__4/CO[3]
                         net (fo=1, routed)           0.000     4.983    cicFirDemod_comp/firFlt23_comp/regout_reg[5]_i_56__4_n_0
    SLICE_X58Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.097 r  cicFirDemod_comp/firFlt23_comp/regout_reg[9]_i_56__4/CO[3]
                         net (fo=1, routed)           0.000     5.097    cicFirDemod_comp/firFlt23_comp/regout_reg[9]_i_56__4_n_0
    SLICE_X58Y74         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.410 r  cicFirDemod_comp/firFlt23_comp/regout_reg[13]_i_56__4/O[3]
                         net (fo=2, routed)           1.050     6.460    cicFirDemod_comp/firFlt23_comp/regout_reg[13]_i_56__4_n_4
    SLICE_X56Y73         LUT3 (Prop_lut3_I1_O)        0.339     6.799 r  cicFirDemod_comp/firFlt23_comp/regout[13]_i_34__4/O
                         net (fo=2, routed)           0.816     7.615    cicFirDemod_comp/firFlt23_comp/regout[13]_i_34__4_n_0
    SLICE_X56Y74         LUT4 (Prop_lut4_I3_O)        0.355     7.970 r  cicFirDemod_comp/firFlt23_comp/regout[13]_i_38__4/O
                         net (fo=1, routed)           0.000     7.970    cicFirDemod_comp/firFlt23_comp/regout[13]_i_38__4_n_0
    SLICE_X56Y74         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608     8.578 r  cicFirDemod_comp/firFlt23_comp/regout_reg[13]_i_19__4/O[3]
                         net (fo=3, routed)           0.892     9.470    cicFirDemod_comp/firFlt23_comp/regout_reg[13]_i_19__4_n_4
    SLICE_X53Y70         LUT3 (Prop_lut3_I2_O)        0.307     9.777 r  cicFirDemod_comp/firFlt23_comp/regout[13]_i_22__4/O
                         net (fo=2, routed)           0.800    10.577    cicFirDemod_comp/firFlt23_comp/regout[13]_i_22__4_n_0
    SLICE_X51Y70         LUT6 (Prop_lut6_I1_O)        0.124    10.701 r  cicFirDemod_comp/firFlt23_comp/regout[9]_i_11__4/O
                         net (fo=1, routed)           0.000    10.701    cicFirDemod_comp/firFlt23_comp/regout[9]_i_11__4_n_0
    SLICE_X51Y70         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.102 r  cicFirDemod_comp/firFlt23_comp/regout_reg[9]_i_2__4/CO[3]
                         net (fo=1, routed)           0.000    11.102    cicFirDemod_comp/firFlt23_comp/regout_reg[9]_i_2__4_n_0
    SLICE_X51Y71         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.436 r  cicFirDemod_comp/firFlt23_comp/regout_reg[13]_i_2__4/O[1]
                         net (fo=2, routed)           0.751    12.187    cicFirDemod_comp/firFlt23_comp/sum23[25]
    SLICE_X49Y66         LUT2 (Prop_lut2_I0_O)        0.303    12.490 r  cicFirDemod_comp/firFlt23_comp/regout[13]_i_6/O
                         net (fo=1, routed)           0.000    12.490    cicFirDemod_comp/firFlt23_comp/regout[13]_i_6_n_0
    SLICE_X49Y66         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    13.096 r  cicFirDemod_comp/firFlt23_comp/regout_reg[13]_i_1/O[3]
                         net (fo=2, routed)           1.102    14.198    cicFirDemod_comp/firFlt23_comp/sum24[28]
    SLICE_X49Y45         LUT4 (Prop_lut4_I2_O)        0.306    14.504 r  cicFirDemod_comp/firFlt23_comp/dinSigned[13]_i_1__2/O
                         net (fo=2, routed)           1.328    15.832    hpFlt_comp/bq1_1/DIN_2_2[5]
    SLICE_X45Y24         LUT5 (Prop_lut5_I4_O)        0.124    15.956 r  hpFlt_comp/bq1_1/bl.fifo_36_inst_bl.fifo_36_bl_i_98/O
                         net (fo=1, routed)           0.000    15.956    hpFlt_comp/bq1_1/bl.fifo_36_inst_bl.fifo_36_bl_i_98_n_0
    SLICE_X45Y24         MUXF7 (Prop_muxf7_I0_O)      0.238    16.194 r  hpFlt_comp/bq1_1/bl.fifo_36_inst_bl.fifo_36_bl_i_54/O
                         net (fo=1, routed)           0.000    16.194    hpFlt_comp/bq1_1/bl.fifo_36_inst_bl.fifo_36_bl_i_54_n_0
    SLICE_X45Y24         MUXF8 (Prop_muxf8_I0_O)      0.104    16.298 r  hpFlt_comp/bq1_1/bl.fifo_36_inst_bl.fifo_36_bl_i_20/O
                         net (fo=4, routed)           1.027    17.325    dataTransmit_comp/fifoWrComp/bl.fifo_36_inst_bl.fifo_36_bl_4
    SLICE_X49Y15         LUT6 (Prop_lut6_I2_O)        0.316    17.641 r  dataTransmit_comp/fifoWrComp/bl.fifo_36_inst_bl.fifo_36_bl_i_5__1/O
                         net (fo=1, routed)           0.704    18.345    dataTransmit_comp/FIFO_DUALCLOCK_MACRO_inst_2/DI[5]
    RAMB36_X1Y1          FIFO36E1                                     r  dataTransmit_comp/FIFO_DUALCLOCK_MACRO_inst_2/bl.fifo_36_inst_bl.fifo_36_bl/DI[5]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_mmcm_clock rise edge)
                                                     16.276    16.276 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    16.276 r  CLK_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.457    17.733    clocking_comp/mmcm_clocks/inst/SYSCLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    14.604 r  clocking_comp/mmcm_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.185    clocking_comp/mmcm_clocks/inst/CLK_OUT1_mmcm_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.276 r  clocking_comp/mmcm_clocks/inst/clkout1_buf/O
                         net (fo=10539, routed)       1.494    17.770    dataTransmit_comp/FIFO_DUALCLOCK_MACRO_inst_2/CLK_OUT1
    RAMB36_X1Y1          FIFO36E1                                     r  dataTransmit_comp/FIFO_DUALCLOCK_MACRO_inst_2/bl.fifo_36_inst_bl.fifo_36_bl/WRCLK
                         clock pessimism              0.000    17.770    
                         clock uncertainty           -0.140    17.630    
    RAMB36_X1Y1          FIFO36E1 (Setup_fifo36e1_WRCLK_DI[5])
                                                     -0.737    16.893    dataTransmit_comp/FIFO_DUALCLOCK_MACRO_inst_2/bl.fifo_36_inst_bl.fifo_36_bl
  -------------------------------------------------------------------
                         required time                         16.893    
                         arrival time                         -18.345    
  -------------------------------------------------------------------
                         slack                                 -1.452    

Slack (VIOLATED) :        -1.218ns  (required time - arrival time)
  Source:                 cicFirDemod_comp/firFlt23_comp/prodArray_reg[19][3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_mmcm_clock  {rise@0.000ns fall@8.138ns period=16.276ns})
  Destination:            dataTransmit_comp/FIFO_DUALCLOCK_MACRO_inst_1/bl.fifo_36_inst_bl.fifo_36_bl/DI[5]
                            (rising edge-triggered cell FIFO36E1 clocked by CLK_OUT1_mmcm_clock  {rise@0.000ns fall@8.138ns period=16.276ns})
  Path Group:             CLK_OUT1_mmcm_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.276ns  (CLK_OUT1_mmcm_clock rise@16.276ns - CLK_OUT1_mmcm_clock rise@0.000ns)
  Data Path Delay:        16.496ns  (logic 6.537ns (39.628%)  route 9.959ns (60.372%))
  Logic Levels:           20  (CARRY4=8 LUT2=1 LUT3=3 LUT4=3 LUT5=1 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.491ns = ( 17.767 - 16.276 ) 
    Source Clock Delay      (SCD):    1.612ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.271ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_mmcm_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.575     1.575    clocking_comp/mmcm_clocks/inst/SYSCLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  clocking_comp/mmcm_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    clocking_comp/mmcm_clocks/inst/CLK_OUT1_mmcm_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clocking_comp/mmcm_clocks/inst/clkout1_buf/O
                         net (fo=10539, routed)       1.612     1.612    cicFirDemod_comp/firFlt23_comp/CLK_OUT1
    SLICE_X60Y70         FDRE                                         r  cicFirDemod_comp/firFlt23_comp/prodArray_reg[19][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y70         FDRE (Prop_fdre_C_Q)         0.518     2.130 r  cicFirDemod_comp/firFlt23_comp/prodArray_reg[19][3]/Q
                         net (fo=2, routed)           0.913     3.043    cicFirDemod_comp/firFlt23_comp/prodArray_reg[19]_287[3]
    SLICE_X58Y70         LUT3 (Prop_lut3_I0_O)        0.149     3.192 r  cicFirDemod_comp/firFlt23_comp/regout[1]_i_180__4/O
                         net (fo=2, routed)           0.813     4.005    cicFirDemod_comp/firFlt23_comp/regout[1]_i_180__4_n_0
    SLICE_X58Y71         LUT4 (Prop_lut4_I3_O)        0.332     4.337 r  cicFirDemod_comp/firFlt23_comp/regout[1]_i_184__4/O
                         net (fo=1, routed)           0.000     4.337    cicFirDemod_comp/firFlt23_comp/regout[1]_i_184__4_n_0
    SLICE_X58Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.869 r  cicFirDemod_comp/firFlt23_comp/regout_reg[1]_i_129__4/CO[3]
                         net (fo=1, routed)           0.000     4.869    cicFirDemod_comp/firFlt23_comp/regout_reg[1]_i_129__4_n_0
    SLICE_X58Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.983 r  cicFirDemod_comp/firFlt23_comp/regout_reg[5]_i_56__4/CO[3]
                         net (fo=1, routed)           0.000     4.983    cicFirDemod_comp/firFlt23_comp/regout_reg[5]_i_56__4_n_0
    SLICE_X58Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.097 r  cicFirDemod_comp/firFlt23_comp/regout_reg[9]_i_56__4/CO[3]
                         net (fo=1, routed)           0.000     5.097    cicFirDemod_comp/firFlt23_comp/regout_reg[9]_i_56__4_n_0
    SLICE_X58Y74         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.410 r  cicFirDemod_comp/firFlt23_comp/regout_reg[13]_i_56__4/O[3]
                         net (fo=2, routed)           1.050     6.460    cicFirDemod_comp/firFlt23_comp/regout_reg[13]_i_56__4_n_4
    SLICE_X56Y73         LUT3 (Prop_lut3_I1_O)        0.339     6.799 r  cicFirDemod_comp/firFlt23_comp/regout[13]_i_34__4/O
                         net (fo=2, routed)           0.816     7.615    cicFirDemod_comp/firFlt23_comp/regout[13]_i_34__4_n_0
    SLICE_X56Y74         LUT4 (Prop_lut4_I3_O)        0.355     7.970 r  cicFirDemod_comp/firFlt23_comp/regout[13]_i_38__4/O
                         net (fo=1, routed)           0.000     7.970    cicFirDemod_comp/firFlt23_comp/regout[13]_i_38__4_n_0
    SLICE_X56Y74         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608     8.578 r  cicFirDemod_comp/firFlt23_comp/regout_reg[13]_i_19__4/O[3]
                         net (fo=3, routed)           0.892     9.470    cicFirDemod_comp/firFlt23_comp/regout_reg[13]_i_19__4_n_4
    SLICE_X53Y70         LUT3 (Prop_lut3_I2_O)        0.307     9.777 r  cicFirDemod_comp/firFlt23_comp/regout[13]_i_22__4/O
                         net (fo=2, routed)           0.800    10.577    cicFirDemod_comp/firFlt23_comp/regout[13]_i_22__4_n_0
    SLICE_X51Y70         LUT6 (Prop_lut6_I1_O)        0.124    10.701 r  cicFirDemod_comp/firFlt23_comp/regout[9]_i_11__4/O
                         net (fo=1, routed)           0.000    10.701    cicFirDemod_comp/firFlt23_comp/regout[9]_i_11__4_n_0
    SLICE_X51Y70         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.102 r  cicFirDemod_comp/firFlt23_comp/regout_reg[9]_i_2__4/CO[3]
                         net (fo=1, routed)           0.000    11.102    cicFirDemod_comp/firFlt23_comp/regout_reg[9]_i_2__4_n_0
    SLICE_X51Y71         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.436 r  cicFirDemod_comp/firFlt23_comp/regout_reg[13]_i_2__4/O[1]
                         net (fo=2, routed)           0.751    12.187    cicFirDemod_comp/firFlt23_comp/sum23[25]
    SLICE_X49Y66         LUT2 (Prop_lut2_I0_O)        0.303    12.490 r  cicFirDemod_comp/firFlt23_comp/regout[13]_i_6/O
                         net (fo=1, routed)           0.000    12.490    cicFirDemod_comp/firFlt23_comp/regout[13]_i_6_n_0
    SLICE_X49Y66         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    13.096 r  cicFirDemod_comp/firFlt23_comp/regout_reg[13]_i_1/O[3]
                         net (fo=2, routed)           1.102    14.198    cicFirDemod_comp/firFlt23_comp/sum24[28]
    SLICE_X49Y45         LUT4 (Prop_lut4_I2_O)        0.306    14.504 r  cicFirDemod_comp/firFlt23_comp/dinSigned[13]_i_1__2/O
                         net (fo=2, routed)           1.328    15.832    hpFlt_comp/bq1_1/DIN_2_2[5]
    SLICE_X45Y24         LUT5 (Prop_lut5_I4_O)        0.124    15.956 r  hpFlt_comp/bq1_1/bl.fifo_36_inst_bl.fifo_36_bl_i_98/O
                         net (fo=1, routed)           0.000    15.956    hpFlt_comp/bq1_1/bl.fifo_36_inst_bl.fifo_36_bl_i_98_n_0
    SLICE_X45Y24         MUXF7 (Prop_muxf7_I0_O)      0.238    16.194 r  hpFlt_comp/bq1_1/bl.fifo_36_inst_bl.fifo_36_bl_i_54/O
                         net (fo=1, routed)           0.000    16.194    hpFlt_comp/bq1_1/bl.fifo_36_inst_bl.fifo_36_bl_i_54_n_0
    SLICE_X45Y24         MUXF8 (Prop_muxf8_I0_O)      0.104    16.298 r  hpFlt_comp/bq1_1/bl.fifo_36_inst_bl.fifo_36_bl_i_20/O
                         net (fo=4, routed)           1.198    17.496    dataTransmit_comp/fifoWrComp/bl.fifo_36_inst_bl.fifo_36_bl_4
    SLICE_X49Y13         LUT6 (Prop_lut6_I2_O)        0.316    17.812 r  dataTransmit_comp/fifoWrComp/bl.fifo_36_inst_bl.fifo_36_bl_i_5__2/O
                         net (fo=1, routed)           0.296    18.108    dataTransmit_comp/FIFO_DUALCLOCK_MACRO_inst_1/DI[5]
    RAMB36_X1Y2          FIFO36E1                                     r  dataTransmit_comp/FIFO_DUALCLOCK_MACRO_inst_1/bl.fifo_36_inst_bl.fifo_36_bl/DI[5]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_mmcm_clock rise edge)
                                                     16.276    16.276 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    16.276 r  CLK_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.457    17.733    clocking_comp/mmcm_clocks/inst/SYSCLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    14.604 r  clocking_comp/mmcm_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.185    clocking_comp/mmcm_clocks/inst/CLK_OUT1_mmcm_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.276 r  clocking_comp/mmcm_clocks/inst/clkout1_buf/O
                         net (fo=10539, routed)       1.491    17.767    dataTransmit_comp/FIFO_DUALCLOCK_MACRO_inst_1/CLK_OUT1
    RAMB36_X1Y2          FIFO36E1                                     r  dataTransmit_comp/FIFO_DUALCLOCK_MACRO_inst_1/bl.fifo_36_inst_bl.fifo_36_bl/WRCLK
                         clock pessimism              0.000    17.767    
                         clock uncertainty           -0.140    17.627    
    RAMB36_X1Y2          FIFO36E1 (Setup_fifo36e1_WRCLK_DI[5])
                                                     -0.737    16.890    dataTransmit_comp/FIFO_DUALCLOCK_MACRO_inst_1/bl.fifo_36_inst_bl.fifo_36_bl
  -------------------------------------------------------------------
                         required time                         16.890    
                         arrival time                         -18.108    
  -------------------------------------------------------------------
                         slack                                 -1.218    

Slack (VIOLATED) :        -1.209ns  (required time - arrival time)
  Source:                 cicFirDemod_comp/firFlt23_comp/prodArray_reg[19][3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_mmcm_clock  {rise@0.000ns fall@8.138ns period=16.276ns})
  Destination:            dataTransmit_comp/FIFO_DUALCLOCK_MACRO_inst_2/bl.fifo_36_inst_bl.fifo_36_bl/DI[6]
                            (rising edge-triggered cell FIFO36E1 clocked by CLK_OUT1_mmcm_clock  {rise@0.000ns fall@8.138ns period=16.276ns})
  Path Group:             CLK_OUT1_mmcm_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.276ns  (CLK_OUT1_mmcm_clock rise@16.276ns - CLK_OUT1_mmcm_clock rise@0.000ns)
  Data Path Delay:        16.490ns  (logic 6.691ns (40.575%)  route 9.799ns (59.425%))
  Logic Levels:           21  (CARRY4=9 LUT2=1 LUT3=3 LUT4=3 LUT5=1 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.494ns = ( 17.770 - 16.276 ) 
    Source Clock Delay      (SCD):    1.612ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.271ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_mmcm_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.575     1.575    clocking_comp/mmcm_clocks/inst/SYSCLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  clocking_comp/mmcm_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    clocking_comp/mmcm_clocks/inst/CLK_OUT1_mmcm_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clocking_comp/mmcm_clocks/inst/clkout1_buf/O
                         net (fo=10539, routed)       1.612     1.612    cicFirDemod_comp/firFlt23_comp/CLK_OUT1
    SLICE_X60Y70         FDRE                                         r  cicFirDemod_comp/firFlt23_comp/prodArray_reg[19][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y70         FDRE (Prop_fdre_C_Q)         0.518     2.130 r  cicFirDemod_comp/firFlt23_comp/prodArray_reg[19][3]/Q
                         net (fo=2, routed)           0.913     3.043    cicFirDemod_comp/firFlt23_comp/prodArray_reg[19]_287[3]
    SLICE_X58Y70         LUT3 (Prop_lut3_I0_O)        0.149     3.192 r  cicFirDemod_comp/firFlt23_comp/regout[1]_i_180__4/O
                         net (fo=2, routed)           0.813     4.005    cicFirDemod_comp/firFlt23_comp/regout[1]_i_180__4_n_0
    SLICE_X58Y71         LUT4 (Prop_lut4_I3_O)        0.332     4.337 r  cicFirDemod_comp/firFlt23_comp/regout[1]_i_184__4/O
                         net (fo=1, routed)           0.000     4.337    cicFirDemod_comp/firFlt23_comp/regout[1]_i_184__4_n_0
    SLICE_X58Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.869 r  cicFirDemod_comp/firFlt23_comp/regout_reg[1]_i_129__4/CO[3]
                         net (fo=1, routed)           0.000     4.869    cicFirDemod_comp/firFlt23_comp/regout_reg[1]_i_129__4_n_0
    SLICE_X58Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.983 r  cicFirDemod_comp/firFlt23_comp/regout_reg[5]_i_56__4/CO[3]
                         net (fo=1, routed)           0.000     4.983    cicFirDemod_comp/firFlt23_comp/regout_reg[5]_i_56__4_n_0
    SLICE_X58Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.097 r  cicFirDemod_comp/firFlt23_comp/regout_reg[9]_i_56__4/CO[3]
                         net (fo=1, routed)           0.000     5.097    cicFirDemod_comp/firFlt23_comp/regout_reg[9]_i_56__4_n_0
    SLICE_X58Y74         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.410 r  cicFirDemod_comp/firFlt23_comp/regout_reg[13]_i_56__4/O[3]
                         net (fo=2, routed)           1.050     6.460    cicFirDemod_comp/firFlt23_comp/regout_reg[13]_i_56__4_n_4
    SLICE_X56Y73         LUT3 (Prop_lut3_I1_O)        0.339     6.799 r  cicFirDemod_comp/firFlt23_comp/regout[13]_i_34__4/O
                         net (fo=2, routed)           0.816     7.615    cicFirDemod_comp/firFlt23_comp/regout[13]_i_34__4_n_0
    SLICE_X56Y74         LUT4 (Prop_lut4_I3_O)        0.355     7.970 r  cicFirDemod_comp/firFlt23_comp/regout[13]_i_38__4/O
                         net (fo=1, routed)           0.000     7.970    cicFirDemod_comp/firFlt23_comp/regout[13]_i_38__4_n_0
    SLICE_X56Y74         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608     8.578 r  cicFirDemod_comp/firFlt23_comp/regout_reg[13]_i_19__4/O[3]
                         net (fo=3, routed)           0.892     9.470    cicFirDemod_comp/firFlt23_comp/regout_reg[13]_i_19__4_n_4
    SLICE_X53Y70         LUT3 (Prop_lut3_I2_O)        0.307     9.777 r  cicFirDemod_comp/firFlt23_comp/regout[13]_i_22__4/O
                         net (fo=2, routed)           0.800    10.577    cicFirDemod_comp/firFlt23_comp/regout[13]_i_22__4_n_0
    SLICE_X51Y70         LUT6 (Prop_lut6_I1_O)        0.124    10.701 r  cicFirDemod_comp/firFlt23_comp/regout[9]_i_11__4/O
                         net (fo=1, routed)           0.000    10.701    cicFirDemod_comp/firFlt23_comp/regout[9]_i_11__4_n_0
    SLICE_X51Y70         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.102 r  cicFirDemod_comp/firFlt23_comp/regout_reg[9]_i_2__4/CO[3]
                         net (fo=1, routed)           0.000    11.102    cicFirDemod_comp/firFlt23_comp/regout_reg[9]_i_2__4_n_0
    SLICE_X51Y71         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.436 r  cicFirDemod_comp/firFlt23_comp/regout_reg[13]_i_2__4/O[1]
                         net (fo=2, routed)           0.751    12.187    cicFirDemod_comp/firFlt23_comp/sum23[25]
    SLICE_X49Y66         LUT2 (Prop_lut2_I0_O)        0.303    12.490 r  cicFirDemod_comp/firFlt23_comp/regout[13]_i_6/O
                         net (fo=1, routed)           0.000    12.490    cicFirDemod_comp/firFlt23_comp/regout[13]_i_6_n_0
    SLICE_X49Y66         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.022 r  cicFirDemod_comp/firFlt23_comp/regout_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.022    cicFirDemod_comp/firFlt23_comp/regout_reg[13]_i_1_n_0
    SLICE_X49Y67         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    13.257 r  cicFirDemod_comp/firFlt23_comp/regout_reg[15]_i_2/O[0]
                         net (fo=2, routed)           1.105    14.362    cicFirDemod_comp/firFlt23_comp/sum24[29]
    SLICE_X48Y45         LUT4 (Prop_lut4_I2_O)        0.299    14.661 r  cicFirDemod_comp/firFlt23_comp/dinSigned[14]_i_1__2/O
                         net (fo=2, routed)           0.975    15.636    hpFlt_comp/bq1_1/DIN_2_2[6]
    SLICE_X49Y30         LUT5 (Prop_lut5_I4_O)        0.124    15.760 r  hpFlt_comp/bq1_1/bl.fifo_36_inst_bl.fifo_36_bl_i_93/O
                         net (fo=1, routed)           0.000    15.760    hpFlt_comp/bq1_1/bl.fifo_36_inst_bl.fifo_36_bl_i_93_n_0
    SLICE_X49Y30         MUXF7 (Prop_muxf7_I0_O)      0.238    15.998 r  hpFlt_comp/bq1_1/bl.fifo_36_inst_bl.fifo_36_bl_i_48/O
                         net (fo=1, routed)           0.000    15.998    hpFlt_comp/bq1_1/bl.fifo_36_inst_bl.fifo_36_bl_i_48_n_0
    SLICE_X49Y30         MUXF8 (Prop_muxf8_I0_O)      0.104    16.102 r  hpFlt_comp/bq1_1/bl.fifo_36_inst_bl.fifo_36_bl_i_17/O
                         net (fo=4, routed)           1.029    17.131    dataTransmit_comp/fifoWrComp/bl.fifo_36_inst_bl.fifo_36_bl_5
    SLICE_X49Y14         LUT6 (Prop_lut6_I2_O)        0.316    17.447 r  dataTransmit_comp/fifoWrComp/bl.fifo_36_inst_bl.fifo_36_bl_i_4__1/O
                         net (fo=1, routed)           0.655    18.102    dataTransmit_comp/FIFO_DUALCLOCK_MACRO_inst_2/DI[6]
    RAMB36_X1Y1          FIFO36E1                                     r  dataTransmit_comp/FIFO_DUALCLOCK_MACRO_inst_2/bl.fifo_36_inst_bl.fifo_36_bl/DI[6]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_mmcm_clock rise edge)
                                                     16.276    16.276 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    16.276 r  CLK_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.457    17.733    clocking_comp/mmcm_clocks/inst/SYSCLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    14.604 r  clocking_comp/mmcm_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.185    clocking_comp/mmcm_clocks/inst/CLK_OUT1_mmcm_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.276 r  clocking_comp/mmcm_clocks/inst/clkout1_buf/O
                         net (fo=10539, routed)       1.494    17.770    dataTransmit_comp/FIFO_DUALCLOCK_MACRO_inst_2/CLK_OUT1
    RAMB36_X1Y1          FIFO36E1                                     r  dataTransmit_comp/FIFO_DUALCLOCK_MACRO_inst_2/bl.fifo_36_inst_bl.fifo_36_bl/WRCLK
                         clock pessimism              0.000    17.770    
                         clock uncertainty           -0.140    17.630    
    RAMB36_X1Y1          FIFO36E1 (Setup_fifo36e1_WRCLK_DI[6])
                                                     -0.737    16.893    dataTransmit_comp/FIFO_DUALCLOCK_MACRO_inst_2/bl.fifo_36_inst_bl.fifo_36_bl
  -------------------------------------------------------------------
                         required time                         16.893    
                         arrival time                         -18.102    
  -------------------------------------------------------------------
                         slack                                 -1.209    

Slack (VIOLATED) :        -1.203ns  (required time - arrival time)
  Source:                 cicFirDemod_comp/firFlt23_comp/prodArray_reg[22][3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_mmcm_clock  {rise@0.000ns fall@8.138ns period=16.276ns})
  Destination:            dataTransmit_comp/FIFO_DUALCLOCK_MACRO_inst_2/bl.fifo_36_inst_bl.fifo_36_bl/DI[1]
                            (rising edge-triggered cell FIFO36E1 clocked by CLK_OUT1_mmcm_clock  {rise@0.000ns fall@8.138ns period=16.276ns})
  Path Group:             CLK_OUT1_mmcm_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.276ns  (CLK_OUT1_mmcm_clock rise@16.276ns - CLK_OUT1_mmcm_clock rise@0.000ns)
  Data Path Delay:        16.484ns  (logic 6.291ns (38.165%)  route 10.193ns (61.835%))
  Logic Levels:           20  (CARRY4=7 LUT2=1 LUT3=3 LUT4=3 LUT5=2 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.494ns = ( 17.770 - 16.276 ) 
    Source Clock Delay      (SCD):    1.613ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.271ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_mmcm_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.575     1.575    clocking_comp/mmcm_clocks/inst/SYSCLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  clocking_comp/mmcm_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    clocking_comp/mmcm_clocks/inst/CLK_OUT1_mmcm_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clocking_comp/mmcm_clocks/inst/clkout1_buf/O
                         net (fo=10539, routed)       1.613     1.613    cicFirDemod_comp/firFlt23_comp/CLK_OUT1
    SLICE_X63Y70         FDRE                                         r  cicFirDemod_comp/firFlt23_comp/prodArray_reg[22][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y70         FDRE (Prop_fdre_C_Q)         0.456     2.069 r  cicFirDemod_comp/firFlt23_comp/prodArray_reg[22][3]/Q
                         net (fo=2, routed)           0.811     2.880    cicFirDemod_comp/firFlt23_comp/prodArray_reg[22]_290[3]
    SLICE_X59Y70         LUT3 (Prop_lut3_I0_O)        0.150     3.030 r  cicFirDemod_comp/firFlt23_comp/regout[1]_i_188__4/O
                         net (fo=2, routed)           1.095     4.125    cicFirDemod_comp/firFlt23_comp/regout[1]_i_188__4_n_0
    SLICE_X59Y71         LUT4 (Prop_lut4_I3_O)        0.332     4.457 r  cicFirDemod_comp/firFlt23_comp/regout[1]_i_192__4/O
                         net (fo=1, routed)           0.000     4.457    cicFirDemod_comp/firFlt23_comp/regout[1]_i_192__4_n_0
    SLICE_X59Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.989 r  cicFirDemod_comp/firFlt23_comp/regout_reg[1]_i_130__4/CO[3]
                         net (fo=1, routed)           0.000     4.989    cicFirDemod_comp/firFlt23_comp/regout_reg[1]_i_130__4_n_0
    SLICE_X59Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.103 r  cicFirDemod_comp/firFlt23_comp/regout_reg[5]_i_57__4/CO[3]
                         net (fo=1, routed)           0.000     5.103    cicFirDemod_comp/firFlt23_comp/regout_reg[5]_i_57__4_n_0
    SLICE_X59Y73         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     5.326 r  cicFirDemod_comp/firFlt23_comp/regout_reg[9]_i_57__4/O[0]
                         net (fo=2, routed)           0.676     6.003    cicFirDemod_comp/firFlt23_comp/regout_reg[9]_i_57__4_n_7
    SLICE_X55Y72         LUT3 (Prop_lut3_I2_O)        0.299     6.302 r  cicFirDemod_comp/firFlt23_comp/regout[5]_i_33__4/O
                         net (fo=2, routed)           0.758     7.060    cicFirDemod_comp/firFlt23_comp/regout[5]_i_33__4_n_0
    SLICE_X56Y72         LUT4 (Prop_lut4_I3_O)        0.124     7.184 r  cicFirDemod_comp/firFlt23_comp/regout[5]_i_37__4/O
                         net (fo=1, routed)           0.000     7.184    cicFirDemod_comp/firFlt23_comp/regout[5]_i_37__4_n_0
    SLICE_X56Y72         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     7.827 r  cicFirDemod_comp/firFlt23_comp/regout_reg[5]_i_19__4/O[3]
                         net (fo=3, routed)           0.797     8.624    cicFirDemod_comp/firFlt23_comp/regout_reg[5]_i_19__4_n_4
    SLICE_X50Y69         LUT3 (Prop_lut3_I2_O)        0.307     8.931 r  cicFirDemod_comp/firFlt23_comp/regout[5]_i_22__4/O
                         net (fo=2, routed)           0.314     9.245    cicFirDemod_comp/firFlt23_comp/regout[5]_i_22__4_n_0
    SLICE_X53Y68         LUT5 (Prop_lut5_I1_O)        0.124     9.369 r  cicFirDemod_comp/firFlt23_comp/regout[5]_i_10__4/O
                         net (fo=2, routed)           0.404     9.773    cicFirDemod_comp/firFlt23_comp/regout[5]_i_10__4_n_0
    SLICE_X51Y69         LUT6 (Prop_lut6_I0_O)        0.124     9.897 r  cicFirDemod_comp/firFlt23_comp/regout[5]_i_14__4/O
                         net (fo=1, routed)           0.000     9.897    cicFirDemod_comp/firFlt23_comp/regout[5]_i_14__4_n_0
    SLICE_X51Y69         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.429 r  cicFirDemod_comp/firFlt23_comp/regout_reg[5]_i_2__4/CO[3]
                         net (fo=1, routed)           0.000    10.429    cicFirDemod_comp/firFlt23_comp/regout_reg[5]_i_2__4_n_0
    SLICE_X51Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.763 r  cicFirDemod_comp/firFlt23_comp/regout_reg[9]_i_2__4/O[1]
                         net (fo=2, routed)           0.751    11.514    cicFirDemod_comp/firFlt23_comp/sum23[21]
    SLICE_X49Y65         LUT2 (Prop_lut2_I0_O)        0.303    11.817 r  cicFirDemod_comp/firFlt23_comp/regout[9]_i_6/O
                         net (fo=1, routed)           0.000    11.817    cicFirDemod_comp/firFlt23_comp/regout[9]_i_6_n_0
    SLICE_X49Y65         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    12.423 r  cicFirDemod_comp/firFlt23_comp/regout_reg[9]_i_1/O[3]
                         net (fo=2, routed)           1.074    13.497    cicFirDemod_comp/firFlt23_comp/sum24[24]
    SLICE_X48Y53         LUT4 (Prop_lut4_I2_O)        0.306    13.803 r  cicFirDemod_comp/firFlt23_comp/dinSigned[9]_i_1__2/O
                         net (fo=2, routed)           2.048    15.851    hpFlt_comp/bq1_1/DIN_2_2[1]
    SLICE_X43Y19         LUT5 (Prop_lut5_I4_O)        0.124    15.975 r  hpFlt_comp/bq1_1/bl.fifo_36_inst_bl.fifo_36_bl_i_118/O
                         net (fo=1, routed)           0.000    15.975    hpFlt_comp/bq1_1/bl.fifo_36_inst_bl.fifo_36_bl_i_118_n_0
    SLICE_X43Y19         MUXF7 (Prop_muxf7_I0_O)      0.238    16.213 r  hpFlt_comp/bq1_1/bl.fifo_36_inst_bl.fifo_36_bl_i_78/O
                         net (fo=1, routed)           0.000    16.213    hpFlt_comp/bq1_1/bl.fifo_36_inst_bl.fifo_36_bl_i_78_n_0
    SLICE_X43Y19         MUXF8 (Prop_muxf8_I0_O)      0.104    16.317 r  hpFlt_comp/bq1_1/bl.fifo_36_inst_bl.fifo_36_bl_i_32/O
                         net (fo=4, routed)           0.718    17.035    dataTransmit_comp/fifoWrComp/bl.fifo_36_inst_bl.fifo_36_bl_0
    SLICE_X48Y18         LUT6 (Prop_lut6_I2_O)        0.316    17.351 r  dataTransmit_comp/fifoWrComp/bl.fifo_36_inst_bl.fifo_36_bl_i_9__1/O
                         net (fo=1, routed)           0.745    18.097    dataTransmit_comp/FIFO_DUALCLOCK_MACRO_inst_2/DI[1]
    RAMB36_X1Y1          FIFO36E1                                     r  dataTransmit_comp/FIFO_DUALCLOCK_MACRO_inst_2/bl.fifo_36_inst_bl.fifo_36_bl/DI[1]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_mmcm_clock rise edge)
                                                     16.276    16.276 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    16.276 r  CLK_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.457    17.733    clocking_comp/mmcm_clocks/inst/SYSCLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    14.604 r  clocking_comp/mmcm_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.185    clocking_comp/mmcm_clocks/inst/CLK_OUT1_mmcm_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.276 r  clocking_comp/mmcm_clocks/inst/clkout1_buf/O
                         net (fo=10539, routed)       1.494    17.770    dataTransmit_comp/FIFO_DUALCLOCK_MACRO_inst_2/CLK_OUT1
    RAMB36_X1Y1          FIFO36E1                                     r  dataTransmit_comp/FIFO_DUALCLOCK_MACRO_inst_2/bl.fifo_36_inst_bl.fifo_36_bl/WRCLK
                         clock pessimism              0.000    17.770    
                         clock uncertainty           -0.140    17.630    
    RAMB36_X1Y1          FIFO36E1 (Setup_fifo36e1_WRCLK_DI[1])
                                                     -0.737    16.893    dataTransmit_comp/FIFO_DUALCLOCK_MACRO_inst_2/bl.fifo_36_inst_bl.fifo_36_bl
  -------------------------------------------------------------------
                         required time                         16.893    
                         arrival time                         -18.097    
  -------------------------------------------------------------------
                         slack                                 -1.203    

Slack (VIOLATED) :        -1.145ns  (required time - arrival time)
  Source:                 cicFirDemod_comp/firFlt23_comp/prodArray_reg[22][3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_mmcm_clock  {rise@0.000ns fall@8.138ns period=16.276ns})
  Destination:            dataTransmit_comp/FIFO_DUALCLOCK_MACRO_inst_1/bl.fifo_36_inst_bl.fifo_36_bl/DI[1]
                            (rising edge-triggered cell FIFO36E1 clocked by CLK_OUT1_mmcm_clock  {rise@0.000ns fall@8.138ns period=16.276ns})
  Path Group:             CLK_OUT1_mmcm_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.276ns  (CLK_OUT1_mmcm_clock rise@16.276ns - CLK_OUT1_mmcm_clock rise@0.000ns)
  Data Path Delay:        16.422ns  (logic 6.291ns (38.309%)  route 10.131ns (61.691%))
  Logic Levels:           20  (CARRY4=7 LUT2=1 LUT3=3 LUT4=3 LUT5=2 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.491ns = ( 17.767 - 16.276 ) 
    Source Clock Delay      (SCD):    1.613ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.271ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_mmcm_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.575     1.575    clocking_comp/mmcm_clocks/inst/SYSCLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  clocking_comp/mmcm_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    clocking_comp/mmcm_clocks/inst/CLK_OUT1_mmcm_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clocking_comp/mmcm_clocks/inst/clkout1_buf/O
                         net (fo=10539, routed)       1.613     1.613    cicFirDemod_comp/firFlt23_comp/CLK_OUT1
    SLICE_X63Y70         FDRE                                         r  cicFirDemod_comp/firFlt23_comp/prodArray_reg[22][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y70         FDRE (Prop_fdre_C_Q)         0.456     2.069 r  cicFirDemod_comp/firFlt23_comp/prodArray_reg[22][3]/Q
                         net (fo=2, routed)           0.811     2.880    cicFirDemod_comp/firFlt23_comp/prodArray_reg[22]_290[3]
    SLICE_X59Y70         LUT3 (Prop_lut3_I0_O)        0.150     3.030 r  cicFirDemod_comp/firFlt23_comp/regout[1]_i_188__4/O
                         net (fo=2, routed)           1.095     4.125    cicFirDemod_comp/firFlt23_comp/regout[1]_i_188__4_n_0
    SLICE_X59Y71         LUT4 (Prop_lut4_I3_O)        0.332     4.457 r  cicFirDemod_comp/firFlt23_comp/regout[1]_i_192__4/O
                         net (fo=1, routed)           0.000     4.457    cicFirDemod_comp/firFlt23_comp/regout[1]_i_192__4_n_0
    SLICE_X59Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.989 r  cicFirDemod_comp/firFlt23_comp/regout_reg[1]_i_130__4/CO[3]
                         net (fo=1, routed)           0.000     4.989    cicFirDemod_comp/firFlt23_comp/regout_reg[1]_i_130__4_n_0
    SLICE_X59Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.103 r  cicFirDemod_comp/firFlt23_comp/regout_reg[5]_i_57__4/CO[3]
                         net (fo=1, routed)           0.000     5.103    cicFirDemod_comp/firFlt23_comp/regout_reg[5]_i_57__4_n_0
    SLICE_X59Y73         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     5.326 r  cicFirDemod_comp/firFlt23_comp/regout_reg[9]_i_57__4/O[0]
                         net (fo=2, routed)           0.676     6.003    cicFirDemod_comp/firFlt23_comp/regout_reg[9]_i_57__4_n_7
    SLICE_X55Y72         LUT3 (Prop_lut3_I2_O)        0.299     6.302 r  cicFirDemod_comp/firFlt23_comp/regout[5]_i_33__4/O
                         net (fo=2, routed)           0.758     7.060    cicFirDemod_comp/firFlt23_comp/regout[5]_i_33__4_n_0
    SLICE_X56Y72         LUT4 (Prop_lut4_I3_O)        0.124     7.184 r  cicFirDemod_comp/firFlt23_comp/regout[5]_i_37__4/O
                         net (fo=1, routed)           0.000     7.184    cicFirDemod_comp/firFlt23_comp/regout[5]_i_37__4_n_0
    SLICE_X56Y72         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     7.827 r  cicFirDemod_comp/firFlt23_comp/regout_reg[5]_i_19__4/O[3]
                         net (fo=3, routed)           0.797     8.624    cicFirDemod_comp/firFlt23_comp/regout_reg[5]_i_19__4_n_4
    SLICE_X50Y69         LUT3 (Prop_lut3_I2_O)        0.307     8.931 r  cicFirDemod_comp/firFlt23_comp/regout[5]_i_22__4/O
                         net (fo=2, routed)           0.314     9.245    cicFirDemod_comp/firFlt23_comp/regout[5]_i_22__4_n_0
    SLICE_X53Y68         LUT5 (Prop_lut5_I1_O)        0.124     9.369 r  cicFirDemod_comp/firFlt23_comp/regout[5]_i_10__4/O
                         net (fo=2, routed)           0.404     9.773    cicFirDemod_comp/firFlt23_comp/regout[5]_i_10__4_n_0
    SLICE_X51Y69         LUT6 (Prop_lut6_I0_O)        0.124     9.897 r  cicFirDemod_comp/firFlt23_comp/regout[5]_i_14__4/O
                         net (fo=1, routed)           0.000     9.897    cicFirDemod_comp/firFlt23_comp/regout[5]_i_14__4_n_0
    SLICE_X51Y69         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.429 r  cicFirDemod_comp/firFlt23_comp/regout_reg[5]_i_2__4/CO[3]
                         net (fo=1, routed)           0.000    10.429    cicFirDemod_comp/firFlt23_comp/regout_reg[5]_i_2__4_n_0
    SLICE_X51Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.763 r  cicFirDemod_comp/firFlt23_comp/regout_reg[9]_i_2__4/O[1]
                         net (fo=2, routed)           0.751    11.514    cicFirDemod_comp/firFlt23_comp/sum23[21]
    SLICE_X49Y65         LUT2 (Prop_lut2_I0_O)        0.303    11.817 r  cicFirDemod_comp/firFlt23_comp/regout[9]_i_6/O
                         net (fo=1, routed)           0.000    11.817    cicFirDemod_comp/firFlt23_comp/regout[9]_i_6_n_0
    SLICE_X49Y65         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    12.423 r  cicFirDemod_comp/firFlt23_comp/regout_reg[9]_i_1/O[3]
                         net (fo=2, routed)           1.074    13.497    cicFirDemod_comp/firFlt23_comp/sum24[24]
    SLICE_X48Y53         LUT4 (Prop_lut4_I2_O)        0.306    13.803 r  cicFirDemod_comp/firFlt23_comp/dinSigned[9]_i_1__2/O
                         net (fo=2, routed)           2.048    15.851    hpFlt_comp/bq1_1/DIN_2_2[1]
    SLICE_X43Y19         LUT5 (Prop_lut5_I4_O)        0.124    15.975 r  hpFlt_comp/bq1_1/bl.fifo_36_inst_bl.fifo_36_bl_i_118/O
                         net (fo=1, routed)           0.000    15.975    hpFlt_comp/bq1_1/bl.fifo_36_inst_bl.fifo_36_bl_i_118_n_0
    SLICE_X43Y19         MUXF7 (Prop_muxf7_I0_O)      0.238    16.213 r  hpFlt_comp/bq1_1/bl.fifo_36_inst_bl.fifo_36_bl_i_78/O
                         net (fo=1, routed)           0.000    16.213    hpFlt_comp/bq1_1/bl.fifo_36_inst_bl.fifo_36_bl_i_78_n_0
    SLICE_X43Y19         MUXF8 (Prop_muxf8_I0_O)      0.104    16.317 r  hpFlt_comp/bq1_1/bl.fifo_36_inst_bl.fifo_36_bl_i_32/O
                         net (fo=4, routed)           0.915    17.232    dataTransmit_comp/fifoWrComp/bl.fifo_36_inst_bl.fifo_36_bl_0
    SLICE_X49Y11         LUT6 (Prop_lut6_I2_O)        0.316    17.548 r  dataTransmit_comp/fifoWrComp/bl.fifo_36_inst_bl.fifo_36_bl_i_9__2/O
                         net (fo=1, routed)           0.487    18.035    dataTransmit_comp/FIFO_DUALCLOCK_MACRO_inst_1/DI[1]
    RAMB36_X1Y2          FIFO36E1                                     r  dataTransmit_comp/FIFO_DUALCLOCK_MACRO_inst_1/bl.fifo_36_inst_bl.fifo_36_bl/DI[1]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_mmcm_clock rise edge)
                                                     16.276    16.276 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    16.276 r  CLK_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.457    17.733    clocking_comp/mmcm_clocks/inst/SYSCLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    14.604 r  clocking_comp/mmcm_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.185    clocking_comp/mmcm_clocks/inst/CLK_OUT1_mmcm_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.276 r  clocking_comp/mmcm_clocks/inst/clkout1_buf/O
                         net (fo=10539, routed)       1.491    17.767    dataTransmit_comp/FIFO_DUALCLOCK_MACRO_inst_1/CLK_OUT1
    RAMB36_X1Y2          FIFO36E1                                     r  dataTransmit_comp/FIFO_DUALCLOCK_MACRO_inst_1/bl.fifo_36_inst_bl.fifo_36_bl/WRCLK
                         clock pessimism              0.000    17.767    
                         clock uncertainty           -0.140    17.627    
    RAMB36_X1Y2          FIFO36E1 (Setup_fifo36e1_WRCLK_DI[1])
                                                     -0.737    16.890    dataTransmit_comp/FIFO_DUALCLOCK_MACRO_inst_1/bl.fifo_36_inst_bl.fifo_36_bl
  -------------------------------------------------------------------
                         required time                         16.890    
                         arrival time                         -18.035    
  -------------------------------------------------------------------
                         slack                                 -1.145    

Slack (VIOLATED) :        -1.132ns  (required time - arrival time)
  Source:                 hpFlt_comp/bq1_2/multiInx_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by CLK_OUT1_mmcm_clock  {rise@0.000ns fall@8.138ns period=16.276ns})
  Destination:            hpFlt_comp/bq1_2/multiVec_reg[1][90]/D
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_mmcm_clock  {rise@0.000ns fall@8.138ns period=16.276ns})
  Path Group:             CLK_OUT1_mmcm_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.276ns  (CLK_OUT1_mmcm_clock rise@16.276ns - CLK_OUT1_mmcm_clock rise@0.000ns)
  Data Path Delay:        16.970ns  (logic 10.330ns (60.873%)  route 6.640ns (39.127%))
  Logic Levels:           16  (CARRY4=10 DSP48E1=3 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.438ns = ( 17.714 - 16.276 ) 
    Source Clock Delay      (SCD):    1.567ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.271ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_mmcm_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.575     1.575    clocking_comp/mmcm_clocks/inst/SYSCLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  clocking_comp/mmcm_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    clocking_comp/mmcm_clocks/inst/CLK_OUT1_mmcm_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clocking_comp/mmcm_clocks/inst/clkout1_buf/O
                         net (fo=10539, routed)       1.567     1.567    hpFlt_comp/bq1_2/CLK
    SLICE_X46Y3          FDCE                                         r  hpFlt_comp/bq1_2/multiInx_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y3          FDCE (Prop_fdce_C_Q)         0.478     2.045 r  hpFlt_comp/bq1_2/multiInx_reg[2]/Q
                         net (fo=80, routed)          2.884     4.929    hpFlt_comp/bq1_2/multiInx[2]
    SLICE_X58Y17         LUT6 (Prop_lut6_I1_O)        0.301     5.230 r  hpFlt_comp/bq1_2/multiVec_reg[0]0__1_i_1__0/O
                         net (fo=2, routed)           1.179     6.408    hpFlt_comp/bq1_2/multiVec_reg[0]0__1_i_1__0_n_0
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036    10.444 r  hpFlt_comp/bq1_2/multiVec_reg[0]0__1/PCOUT[47]
                         net (fo=1, routed)           0.002    10.446    hpFlt_comp/bq1_2/multiVec_reg[0]0__1_n_106
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    12.159 r  hpFlt_comp/bq1_2/multiVec_reg[0]0__2/PCOUT[47]
                         net (fo=1, routed)           0.002    12.161    hpFlt_comp/bq1_2/multiVec_reg[0]0__2_n_106
    DSP48_X1Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[2])
                                                      1.518    13.679 r  hpFlt_comp/bq1_2/multiVec_reg[0]0__3/P[2]
                         net (fo=2, routed)           1.425    15.105    hpFlt_comp/bq1_2/p_1_in[53]
    SLICE_X54Y22         LUT3 (Prop_lut3_I1_O)        0.150    15.255 r  hpFlt_comp/bq1_2/multiVec[1][56]_i_4/O
                         net (fo=2, routed)           0.454    15.709    hpFlt_comp/bq1_2/multiVec[1][56]_i_4_n_0
    SLICE_X54Y22         LUT4 (Prop_lut4_I3_O)        0.328    16.037 r  hpFlt_comp/bq1_2/multiVec[1][56]_i_8/O
                         net (fo=1, routed)           0.000    16.037    hpFlt_comp/bq1_2/multiVec[1][56]_i_8_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.570 r  hpFlt_comp/bq1_2/multiVec_reg[1][56]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.570    hpFlt_comp/bq1_2/multiVec_reg[1][56]_i_1_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.687 r  hpFlt_comp/bq1_2/multiVec_reg[1][60]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.687    hpFlt_comp/bq1_2/multiVec_reg[1][60]_i_1_n_0
    SLICE_X54Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.804 r  hpFlt_comp/bq1_2/multiVec_reg[1][64]_i_1/CO[3]
                         net (fo=1, routed)           0.009    16.813    hpFlt_comp/bq1_2/multiVec_reg[1][64]_i_1_n_0
    SLICE_X54Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.930 r  hpFlt_comp/bq1_2/multiVec_reg[1][68]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.930    hpFlt_comp/bq1_2/multiVec_reg[1][68]_i_1_n_0
    SLICE_X54Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.047 r  hpFlt_comp/bq1_2/multiVec_reg[1][72]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.047    hpFlt_comp/bq1_2/multiVec_reg[1][72]_i_1_n_0
    SLICE_X54Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.164 r  hpFlt_comp/bq1_2/multiVec_reg[1][76]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.164    hpFlt_comp/bq1_2/multiVec_reg[1][76]_i_1_n_0
    SLICE_X54Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.281 r  hpFlt_comp/bq1_2/multiVec_reg[1][80]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.281    hpFlt_comp/bq1_2/multiVec_reg[1][80]_i_1_n_0
    SLICE_X54Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.398 r  hpFlt_comp/bq1_2/multiVec_reg[1][84]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.398    hpFlt_comp/bq1_2/multiVec_reg[1][84]_i_1_n_0
    SLICE_X54Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.515 r  hpFlt_comp/bq1_2/multiVec_reg[1][88]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.515    hpFlt_comp/bq1_2/multiVec_reg[1][88]_i_1_n_0
    SLICE_X54Y31         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    17.852 r  hpFlt_comp/bq1_2/multiVec_reg[1][92]_i_1/O[1]
                         net (fo=2, routed)           0.686    18.537    hpFlt_comp/bq1_2/multiVec_reg[0]0__7[90]
    SLICE_X55Y27         FDRE                                         r  hpFlt_comp/bq1_2/multiVec_reg[1][90]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_mmcm_clock rise edge)
                                                     16.276    16.276 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    16.276 r  CLK_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.457    17.733    clocking_comp/mmcm_clocks/inst/SYSCLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    14.604 r  clocking_comp/mmcm_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.185    clocking_comp/mmcm_clocks/inst/CLK_OUT1_mmcm_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.276 r  clocking_comp/mmcm_clocks/inst/clkout1_buf/O
                         net (fo=10539, routed)       1.438    17.714    hpFlt_comp/bq1_2/CLK
    SLICE_X55Y27         FDRE                                         r  hpFlt_comp/bq1_2/multiVec_reg[1][90]/C
                         clock pessimism              0.080    17.794    
                         clock uncertainty           -0.140    17.655    
    SLICE_X55Y27         FDRE (Setup_fdre_C_D)       -0.249    17.406    hpFlt_comp/bq1_2/multiVec_reg[1][90]
  -------------------------------------------------------------------
                         required time                         17.406    
                         arrival time                         -18.537    
  -------------------------------------------------------------------
                         slack                                 -1.132    

Slack (VIOLATED) :        -1.128ns  (required time - arrival time)
  Source:                 hpFlt_comp/bq1_2/multiInx_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by CLK_OUT1_mmcm_clock  {rise@0.000ns fall@8.138ns period=16.276ns})
  Destination:            hpFlt_comp/bq1_2/multiVec_reg[3][77]/D
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_mmcm_clock  {rise@0.000ns fall@8.138ns period=16.276ns})
  Path Group:             CLK_OUT1_mmcm_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.276ns  (CLK_OUT1_mmcm_clock rise@16.276ns - CLK_OUT1_mmcm_clock rise@0.000ns)
  Data Path Delay:        16.994ns  (logic 9.874ns (58.104%)  route 7.120ns (41.896%))
  Logic Levels:           13  (CARRY4=7 DSP48E1=3 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.434ns = ( 17.710 - 16.276 ) 
    Source Clock Delay      (SCD):    1.567ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.271ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_mmcm_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.575     1.575    clocking_comp/mmcm_clocks/inst/SYSCLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  clocking_comp/mmcm_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    clocking_comp/mmcm_clocks/inst/CLK_OUT1_mmcm_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clocking_comp/mmcm_clocks/inst/clkout1_buf/O
                         net (fo=10539, routed)       1.567     1.567    hpFlt_comp/bq1_2/CLK
    SLICE_X46Y3          FDCE                                         r  hpFlt_comp/bq1_2/multiInx_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y3          FDCE (Prop_fdce_C_Q)         0.478     2.045 r  hpFlt_comp/bq1_2/multiInx_reg[2]/Q
                         net (fo=80, routed)          2.884     4.929    hpFlt_comp/bq1_2/multiInx[2]
    SLICE_X58Y17         LUT6 (Prop_lut6_I1_O)        0.301     5.230 r  hpFlt_comp/bq1_2/multiVec_reg[0]0__1_i_1__0/O
                         net (fo=2, routed)           1.179     6.408    hpFlt_comp/bq1_2/multiVec_reg[0]0__1_i_1__0_n_0
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036    10.444 r  hpFlt_comp/bq1_2/multiVec_reg[0]0__1/PCOUT[47]
                         net (fo=1, routed)           0.002    10.446    hpFlt_comp/bq1_2/multiVec_reg[0]0__1_n_106
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    12.159 r  hpFlt_comp/bq1_2/multiVec_reg[0]0__2/PCOUT[47]
                         net (fo=1, routed)           0.002    12.161    hpFlt_comp/bq1_2/multiVec_reg[0]0__2_n_106
    DSP48_X1Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[2])
                                                      1.518    13.679 r  hpFlt_comp/bq1_2/multiVec_reg[0]0__3/P[2]
                         net (fo=2, routed)           1.425    15.105    hpFlt_comp/bq1_2/p_1_in[53]
    SLICE_X54Y22         LUT3 (Prop_lut3_I1_O)        0.150    15.255 r  hpFlt_comp/bq1_2/multiVec[1][56]_i_4/O
                         net (fo=2, routed)           0.454    15.709    hpFlt_comp/bq1_2/multiVec[1][56]_i_4_n_0
    SLICE_X54Y22         LUT4 (Prop_lut4_I3_O)        0.328    16.037 r  hpFlt_comp/bq1_2/multiVec[1][56]_i_8/O
                         net (fo=1, routed)           0.000    16.037    hpFlt_comp/bq1_2/multiVec[1][56]_i_8_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.570 r  hpFlt_comp/bq1_2/multiVec_reg[1][56]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.570    hpFlt_comp/bq1_2/multiVec_reg[1][56]_i_1_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.687 r  hpFlt_comp/bq1_2/multiVec_reg[1][60]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.687    hpFlt_comp/bq1_2/multiVec_reg[1][60]_i_1_n_0
    SLICE_X54Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.804 r  hpFlt_comp/bq1_2/multiVec_reg[1][64]_i_1/CO[3]
                         net (fo=1, routed)           0.009    16.813    hpFlt_comp/bq1_2/multiVec_reg[1][64]_i_1_n_0
    SLICE_X54Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.930 r  hpFlt_comp/bq1_2/multiVec_reg[1][68]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.930    hpFlt_comp/bq1_2/multiVec_reg[1][68]_i_1_n_0
    SLICE_X54Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.047 r  hpFlt_comp/bq1_2/multiVec_reg[1][72]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.047    hpFlt_comp/bq1_2/multiVec_reg[1][72]_i_1_n_0
    SLICE_X54Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.164 r  hpFlt_comp/bq1_2/multiVec_reg[1][76]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.164    hpFlt_comp/bq1_2/multiVec_reg[1][76]_i_1_n_0
    SLICE_X54Y28         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232    17.396 r  hpFlt_comp/bq1_2/multiVec_reg[1][80]_i_1/O[0]
                         net (fo=5, routed)           1.166    18.561    hpFlt_comp/bq1_2/multiVec_reg[0]0__7[77]
    SLICE_X44Y22         FDRE                                         r  hpFlt_comp/bq1_2/multiVec_reg[3][77]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_mmcm_clock rise edge)
                                                     16.276    16.276 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    16.276 r  CLK_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.457    17.733    clocking_comp/mmcm_clocks/inst/SYSCLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    14.604 r  clocking_comp/mmcm_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.185    clocking_comp/mmcm_clocks/inst/CLK_OUT1_mmcm_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.276 r  clocking_comp/mmcm_clocks/inst/clkout1_buf/O
                         net (fo=10539, routed)       1.434    17.710    hpFlt_comp/bq1_2/CLK
    SLICE_X44Y22         FDRE                                         r  hpFlt_comp/bq1_2/multiVec_reg[3][77]/C
                         clock pessimism              0.094    17.804    
                         clock uncertainty           -0.140    17.665    
    SLICE_X44Y22         FDRE (Setup_fdre_C_D)       -0.232    17.433    hpFlt_comp/bq1_2/multiVec_reg[3][77]
  -------------------------------------------------------------------
                         required time                         17.433    
                         arrival time                         -18.561    
  -------------------------------------------------------------------
                         slack                                 -1.128    

Slack (VIOLATED) :        -1.118ns  (required time - arrival time)
  Source:                 hpFlt_comp/bq1_2/multiInx_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by CLK_OUT1_mmcm_clock  {rise@0.000ns fall@8.138ns period=16.276ns})
  Destination:            hpFlt_comp/bq1_2/multiVec_reg[4][76]/D
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_mmcm_clock  {rise@0.000ns fall@8.138ns period=16.276ns})
  Path Group:             CLK_OUT1_mmcm_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.276ns  (CLK_OUT1_mmcm_clock rise@16.276ns - CLK_OUT1_mmcm_clock rise@0.000ns)
  Data Path Delay:        16.950ns  (logic 9.856ns (58.148%)  route 7.094ns (41.852%))
  Logic Levels:           12  (CARRY4=6 DSP48E1=3 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.433ns = ( 17.709 - 16.276 ) 
    Source Clock Delay      (SCD):    1.567ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.271ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_mmcm_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.575     1.575    clocking_comp/mmcm_clocks/inst/SYSCLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  clocking_comp/mmcm_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    clocking_comp/mmcm_clocks/inst/CLK_OUT1_mmcm_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clocking_comp/mmcm_clocks/inst/clkout1_buf/O
                         net (fo=10539, routed)       1.567     1.567    hpFlt_comp/bq1_2/CLK
    SLICE_X46Y3          FDCE                                         r  hpFlt_comp/bq1_2/multiInx_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y3          FDCE (Prop_fdce_C_Q)         0.478     2.045 r  hpFlt_comp/bq1_2/multiInx_reg[2]/Q
                         net (fo=80, routed)          2.884     4.929    hpFlt_comp/bq1_2/multiInx[2]
    SLICE_X58Y17         LUT6 (Prop_lut6_I1_O)        0.301     5.230 r  hpFlt_comp/bq1_2/multiVec_reg[0]0__1_i_1__0/O
                         net (fo=2, routed)           1.179     6.408    hpFlt_comp/bq1_2/multiVec_reg[0]0__1_i_1__0_n_0
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036    10.444 r  hpFlt_comp/bq1_2/multiVec_reg[0]0__1/PCOUT[47]
                         net (fo=1, routed)           0.002    10.446    hpFlt_comp/bq1_2/multiVec_reg[0]0__1_n_106
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    12.159 r  hpFlt_comp/bq1_2/multiVec_reg[0]0__2/PCOUT[47]
                         net (fo=1, routed)           0.002    12.161    hpFlt_comp/bq1_2/multiVec_reg[0]0__2_n_106
    DSP48_X1Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[2])
                                                      1.518    13.679 r  hpFlt_comp/bq1_2/multiVec_reg[0]0__3/P[2]
                         net (fo=2, routed)           1.425    15.105    hpFlt_comp/bq1_2/p_1_in[53]
    SLICE_X54Y22         LUT3 (Prop_lut3_I1_O)        0.150    15.255 r  hpFlt_comp/bq1_2/multiVec[1][56]_i_4/O
                         net (fo=2, routed)           0.454    15.709    hpFlt_comp/bq1_2/multiVec[1][56]_i_4_n_0
    SLICE_X54Y22         LUT4 (Prop_lut4_I3_O)        0.328    16.037 r  hpFlt_comp/bq1_2/multiVec[1][56]_i_8/O
                         net (fo=1, routed)           0.000    16.037    hpFlt_comp/bq1_2/multiVec[1][56]_i_8_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.570 r  hpFlt_comp/bq1_2/multiVec_reg[1][56]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.570    hpFlt_comp/bq1_2/multiVec_reg[1][56]_i_1_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.687 r  hpFlt_comp/bq1_2/multiVec_reg[1][60]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.687    hpFlt_comp/bq1_2/multiVec_reg[1][60]_i_1_n_0
    SLICE_X54Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.804 r  hpFlt_comp/bq1_2/multiVec_reg[1][64]_i_1/CO[3]
                         net (fo=1, routed)           0.009    16.813    hpFlt_comp/bq1_2/multiVec_reg[1][64]_i_1_n_0
    SLICE_X54Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.930 r  hpFlt_comp/bq1_2/multiVec_reg[1][68]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.930    hpFlt_comp/bq1_2/multiVec_reg[1][68]_i_1_n_0
    SLICE_X54Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.047 r  hpFlt_comp/bq1_2/multiVec_reg[1][72]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.047    hpFlt_comp/bq1_2/multiVec_reg[1][72]_i_1_n_0
    SLICE_X54Y27         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    17.378 r  hpFlt_comp/bq1_2/multiVec_reg[1][76]_i_1/O[3]
                         net (fo=5, routed)           1.140    18.517    hpFlt_comp/bq1_2/multiVec_reg[0]0__7[76]
    SLICE_X44Y23         FDRE                                         r  hpFlt_comp/bq1_2/multiVec_reg[4][76]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_mmcm_clock rise edge)
                                                     16.276    16.276 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    16.276 r  CLK_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.457    17.733    clocking_comp/mmcm_clocks/inst/SYSCLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    14.604 r  clocking_comp/mmcm_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.185    clocking_comp/mmcm_clocks/inst/CLK_OUT1_mmcm_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.276 r  clocking_comp/mmcm_clocks/inst/clkout1_buf/O
                         net (fo=10539, routed)       1.433    17.709    hpFlt_comp/bq1_2/CLK
    SLICE_X44Y23         FDRE                                         r  hpFlt_comp/bq1_2/multiVec_reg[4][76]/C
                         clock pessimism              0.094    17.803    
                         clock uncertainty           -0.140    17.664    
    SLICE_X44Y23         FDRE (Setup_fdre_C_D)       -0.264    17.400    hpFlt_comp/bq1_2/multiVec_reg[4][76]
  -------------------------------------------------------------------
                         required time                         17.400    
                         arrival time                         -18.517    
  -------------------------------------------------------------------
                         slack                                 -1.118    

Slack (VIOLATED) :        -1.105ns  (required time - arrival time)
  Source:                 cicFirDemod_comp/firFlt23_comp/prodArray_reg[19][3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_mmcm_clock  {rise@0.000ns fall@8.138ns period=16.276ns})
  Destination:            dataTransmit_comp/FIFO_DUALCLOCK_MACRO_inst_2/bl.fifo_36_inst_bl.fifo_36_bl/DI[3]
                            (rising edge-triggered cell FIFO36E1 clocked by CLK_OUT1_mmcm_clock  {rise@0.000ns fall@8.138ns period=16.276ns})
  Path Group:             CLK_OUT1_mmcm_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.276ns  (CLK_OUT1_mmcm_clock rise@16.276ns - CLK_OUT1_mmcm_clock rise@0.000ns)
  Data Path Delay:        16.386ns  (logic 6.421ns (39.185%)  route 9.965ns (60.815%))
  Logic Levels:           20  (CARRY4=9 LUT3=3 LUT4=3 LUT5=1 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.494ns = ( 17.770 - 16.276 ) 
    Source Clock Delay      (SCD):    1.612ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.271ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_mmcm_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.575     1.575    clocking_comp/mmcm_clocks/inst/SYSCLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  clocking_comp/mmcm_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    clocking_comp/mmcm_clocks/inst/CLK_OUT1_mmcm_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clocking_comp/mmcm_clocks/inst/clkout1_buf/O
                         net (fo=10539, routed)       1.612     1.612    cicFirDemod_comp/firFlt23_comp/CLK_OUT1
    SLICE_X60Y70         FDRE                                         r  cicFirDemod_comp/firFlt23_comp/prodArray_reg[19][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y70         FDRE (Prop_fdre_C_Q)         0.518     2.130 r  cicFirDemod_comp/firFlt23_comp/prodArray_reg[19][3]/Q
                         net (fo=2, routed)           0.913     3.043    cicFirDemod_comp/firFlt23_comp/prodArray_reg[19]_287[3]
    SLICE_X58Y70         LUT3 (Prop_lut3_I0_O)        0.149     3.192 r  cicFirDemod_comp/firFlt23_comp/regout[1]_i_180__4/O
                         net (fo=2, routed)           0.813     4.005    cicFirDemod_comp/firFlt23_comp/regout[1]_i_180__4_n_0
    SLICE_X58Y71         LUT4 (Prop_lut4_I3_O)        0.332     4.337 r  cicFirDemod_comp/firFlt23_comp/regout[1]_i_184__4/O
                         net (fo=1, routed)           0.000     4.337    cicFirDemod_comp/firFlt23_comp/regout[1]_i_184__4_n_0
    SLICE_X58Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.869 r  cicFirDemod_comp/firFlt23_comp/regout_reg[1]_i_129__4/CO[3]
                         net (fo=1, routed)           0.000     4.869    cicFirDemod_comp/firFlt23_comp/regout_reg[1]_i_129__4_n_0
    SLICE_X58Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.983 r  cicFirDemod_comp/firFlt23_comp/regout_reg[5]_i_56__4/CO[3]
                         net (fo=1, routed)           0.000     4.983    cicFirDemod_comp/firFlt23_comp/regout_reg[5]_i_56__4_n_0
    SLICE_X58Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.097 r  cicFirDemod_comp/firFlt23_comp/regout_reg[9]_i_56__4/CO[3]
                         net (fo=1, routed)           0.000     5.097    cicFirDemod_comp/firFlt23_comp/regout_reg[9]_i_56__4_n_0
    SLICE_X58Y74         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.410 r  cicFirDemod_comp/firFlt23_comp/regout_reg[13]_i_56__4/O[3]
                         net (fo=2, routed)           1.050     6.460    cicFirDemod_comp/firFlt23_comp/regout_reg[13]_i_56__4_n_4
    SLICE_X56Y73         LUT3 (Prop_lut3_I1_O)        0.339     6.799 r  cicFirDemod_comp/firFlt23_comp/regout[13]_i_34__4/O
                         net (fo=2, routed)           0.816     7.615    cicFirDemod_comp/firFlt23_comp/regout[13]_i_34__4_n_0
    SLICE_X56Y74         LUT4 (Prop_lut4_I3_O)        0.355     7.970 r  cicFirDemod_comp/firFlt23_comp/regout[13]_i_38__4/O
                         net (fo=1, routed)           0.000     7.970    cicFirDemod_comp/firFlt23_comp/regout[13]_i_38__4_n_0
    SLICE_X56Y74         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608     8.578 r  cicFirDemod_comp/firFlt23_comp/regout_reg[13]_i_19__4/O[3]
                         net (fo=3, routed)           0.892     9.470    cicFirDemod_comp/firFlt23_comp/regout_reg[13]_i_19__4_n_4
    SLICE_X53Y70         LUT3 (Prop_lut3_I2_O)        0.307     9.777 r  cicFirDemod_comp/firFlt23_comp/regout[13]_i_22__4/O
                         net (fo=2, routed)           0.800    10.577    cicFirDemod_comp/firFlt23_comp/regout[13]_i_22__4_n_0
    SLICE_X51Y70         LUT6 (Prop_lut6_I1_O)        0.124    10.701 r  cicFirDemod_comp/firFlt23_comp/regout[9]_i_11__4/O
                         net (fo=1, routed)           0.000    10.701    cicFirDemod_comp/firFlt23_comp/regout[9]_i_11__4_n_0
    SLICE_X51Y70         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.102 r  cicFirDemod_comp/firFlt23_comp/regout_reg[9]_i_2__4/CO[3]
                         net (fo=1, routed)           0.000    11.102    cicFirDemod_comp/firFlt23_comp/regout_reg[9]_i_2__4_n_0
    SLICE_X51Y71         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.324 r  cicFirDemod_comp/firFlt23_comp/regout_reg[13]_i_2__4/O[0]
                         net (fo=2, routed)           0.684    12.008    cicFirDemod_comp/firFlt23_comp/sum23[24]
    SLICE_X49Y65         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.560    12.568 r  cicFirDemod_comp/firFlt23_comp/regout_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.568    cicFirDemod_comp/firFlt23_comp/regout_reg[9]_i_1_n_0
    SLICE_X49Y66         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    12.916 r  cicFirDemod_comp/firFlt23_comp/regout_reg[13]_i_1/O[1]
                         net (fo=2, routed)           1.215    14.132    cicFirDemod_comp/firFlt23_comp/sum24[26]
    SLICE_X46Y43         LUT4 (Prop_lut4_I2_O)        0.303    14.435 r  cicFirDemod_comp/firFlt23_comp/dinSigned[11]_i_1__2/O
                         net (fo=2, routed)           1.163    15.598    hpFlt_comp/bq1_1/DIN_2_2[3]
    SLICE_X42Y20         LUT5 (Prop_lut5_I4_O)        0.124    15.722 r  hpFlt_comp/bq1_1/bl.fifo_36_inst_bl.fifo_36_bl_i_108/O
                         net (fo=1, routed)           0.000    15.722    hpFlt_comp/bq1_1/bl.fifo_36_inst_bl.fifo_36_bl_i_108_n_0
    SLICE_X42Y20         MUXF7 (Prop_muxf7_I0_O)      0.241    15.963 r  hpFlt_comp/bq1_1/bl.fifo_36_inst_bl.fifo_36_bl_i_66/O
                         net (fo=1, routed)           0.000    15.963    hpFlt_comp/bq1_1/bl.fifo_36_inst_bl.fifo_36_bl_i_66_n_0
    SLICE_X42Y20         MUXF8 (Prop_muxf8_I0_O)      0.098    16.061 r  hpFlt_comp/bq1_1/bl.fifo_36_inst_bl.fifo_36_bl_i_26/O
                         net (fo=4, routed)           0.583    16.644    dataTransmit_comp/fifoWrComp/bl.fifo_36_inst_bl.fifo_36_bl_2
    SLICE_X46Y25         LUT6 (Prop_lut6_I2_O)        0.319    16.963 r  dataTransmit_comp/fifoWrComp/bl.fifo_36_inst_bl.fifo_36_bl_i_7__1/O
                         net (fo=1, routed)           1.036    17.998    dataTransmit_comp/FIFO_DUALCLOCK_MACRO_inst_2/DI[3]
    RAMB36_X1Y1          FIFO36E1                                     r  dataTransmit_comp/FIFO_DUALCLOCK_MACRO_inst_2/bl.fifo_36_inst_bl.fifo_36_bl/DI[3]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_mmcm_clock rise edge)
                                                     16.276    16.276 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    16.276 r  CLK_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.457    17.733    clocking_comp/mmcm_clocks/inst/SYSCLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    14.604 r  clocking_comp/mmcm_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.185    clocking_comp/mmcm_clocks/inst/CLK_OUT1_mmcm_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.276 r  clocking_comp/mmcm_clocks/inst/clkout1_buf/O
                         net (fo=10539, routed)       1.494    17.770    dataTransmit_comp/FIFO_DUALCLOCK_MACRO_inst_2/CLK_OUT1
    RAMB36_X1Y1          FIFO36E1                                     r  dataTransmit_comp/FIFO_DUALCLOCK_MACRO_inst_2/bl.fifo_36_inst_bl.fifo_36_bl/WRCLK
                         clock pessimism              0.000    17.770    
                         clock uncertainty           -0.140    17.630    
    RAMB36_X1Y1          FIFO36E1 (Setup_fifo36e1_WRCLK_DI[3])
                                                     -0.737    16.893    dataTransmit_comp/FIFO_DUALCLOCK_MACRO_inst_2/bl.fifo_36_inst_bl.fifo_36_bl
  -------------------------------------------------------------------
                         required time                         16.893    
                         arrival time                         -17.998    
  -------------------------------------------------------------------
                         slack                                 -1.105    

Slack (VIOLATED) :        -1.103ns  (required time - arrival time)
  Source:                 hpFlt_comp/bq1_2/multiInx_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by CLK_OUT1_mmcm_clock  {rise@0.000ns fall@8.138ns period=16.276ns})
  Destination:            hpFlt_comp/bq1_2/multiVec_reg[1][92]/D
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_mmcm_clock  {rise@0.000ns fall@8.138ns period=16.276ns})
  Path Group:             CLK_OUT1_mmcm_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.276ns  (CLK_OUT1_mmcm_clock rise@16.276ns - CLK_OUT1_mmcm_clock rise@0.000ns)
  Data Path Delay:        16.947ns  (logic 10.324ns (60.921%)  route 6.623ns (39.079%))
  Logic Levels:           16  (CARRY4=10 DSP48E1=3 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.438ns = ( 17.714 - 16.276 ) 
    Source Clock Delay      (SCD):    1.567ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.271ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_mmcm_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.575     1.575    clocking_comp/mmcm_clocks/inst/SYSCLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  clocking_comp/mmcm_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    clocking_comp/mmcm_clocks/inst/CLK_OUT1_mmcm_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clocking_comp/mmcm_clocks/inst/clkout1_buf/O
                         net (fo=10539, routed)       1.567     1.567    hpFlt_comp/bq1_2/CLK
    SLICE_X46Y3          FDCE                                         r  hpFlt_comp/bq1_2/multiInx_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y3          FDCE (Prop_fdce_C_Q)         0.478     2.045 r  hpFlt_comp/bq1_2/multiInx_reg[2]/Q
                         net (fo=80, routed)          2.884     4.929    hpFlt_comp/bq1_2/multiInx[2]
    SLICE_X58Y17         LUT6 (Prop_lut6_I1_O)        0.301     5.230 r  hpFlt_comp/bq1_2/multiVec_reg[0]0__1_i_1__0/O
                         net (fo=2, routed)           1.179     6.408    hpFlt_comp/bq1_2/multiVec_reg[0]0__1_i_1__0_n_0
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036    10.444 r  hpFlt_comp/bq1_2/multiVec_reg[0]0__1/PCOUT[47]
                         net (fo=1, routed)           0.002    10.446    hpFlt_comp/bq1_2/multiVec_reg[0]0__1_n_106
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    12.159 r  hpFlt_comp/bq1_2/multiVec_reg[0]0__2/PCOUT[47]
                         net (fo=1, routed)           0.002    12.161    hpFlt_comp/bq1_2/multiVec_reg[0]0__2_n_106
    DSP48_X1Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[2])
                                                      1.518    13.679 r  hpFlt_comp/bq1_2/multiVec_reg[0]0__3/P[2]
                         net (fo=2, routed)           1.425    15.105    hpFlt_comp/bq1_2/p_1_in[53]
    SLICE_X54Y22         LUT3 (Prop_lut3_I1_O)        0.150    15.255 r  hpFlt_comp/bq1_2/multiVec[1][56]_i_4/O
                         net (fo=2, routed)           0.454    15.709    hpFlt_comp/bq1_2/multiVec[1][56]_i_4_n_0
    SLICE_X54Y22         LUT4 (Prop_lut4_I3_O)        0.328    16.037 r  hpFlt_comp/bq1_2/multiVec[1][56]_i_8/O
                         net (fo=1, routed)           0.000    16.037    hpFlt_comp/bq1_2/multiVec[1][56]_i_8_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.570 r  hpFlt_comp/bq1_2/multiVec_reg[1][56]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.570    hpFlt_comp/bq1_2/multiVec_reg[1][56]_i_1_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.687 r  hpFlt_comp/bq1_2/multiVec_reg[1][60]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.687    hpFlt_comp/bq1_2/multiVec_reg[1][60]_i_1_n_0
    SLICE_X54Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.804 r  hpFlt_comp/bq1_2/multiVec_reg[1][64]_i_1/CO[3]
                         net (fo=1, routed)           0.009    16.813    hpFlt_comp/bq1_2/multiVec_reg[1][64]_i_1_n_0
    SLICE_X54Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.930 r  hpFlt_comp/bq1_2/multiVec_reg[1][68]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.930    hpFlt_comp/bq1_2/multiVec_reg[1][68]_i_1_n_0
    SLICE_X54Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.047 r  hpFlt_comp/bq1_2/multiVec_reg[1][72]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.047    hpFlt_comp/bq1_2/multiVec_reg[1][72]_i_1_n_0
    SLICE_X54Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.164 r  hpFlt_comp/bq1_2/multiVec_reg[1][76]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.164    hpFlt_comp/bq1_2/multiVec_reg[1][76]_i_1_n_0
    SLICE_X54Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.281 r  hpFlt_comp/bq1_2/multiVec_reg[1][80]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.281    hpFlt_comp/bq1_2/multiVec_reg[1][80]_i_1_n_0
    SLICE_X54Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.398 r  hpFlt_comp/bq1_2/multiVec_reg[1][84]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.398    hpFlt_comp/bq1_2/multiVec_reg[1][84]_i_1_n_0
    SLICE_X54Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.515 r  hpFlt_comp/bq1_2/multiVec_reg[1][88]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.515    hpFlt_comp/bq1_2/multiVec_reg[1][88]_i_1_n_0
    SLICE_X54Y31         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    17.846 r  hpFlt_comp/bq1_2/multiVec_reg[1][92]_i_1/O[3]
                         net (fo=2, routed)           0.668    18.514    hpFlt_comp/bq1_2/multiVec_reg[0]0__7[92]
    SLICE_X55Y27         FDRE                                         r  hpFlt_comp/bq1_2/multiVec_reg[1][92]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_mmcm_clock rise edge)
                                                     16.276    16.276 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    16.276 r  CLK_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.457    17.733    clocking_comp/mmcm_clocks/inst/SYSCLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    14.604 r  clocking_comp/mmcm_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.185    clocking_comp/mmcm_clocks/inst/CLK_OUT1_mmcm_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.276 r  clocking_comp/mmcm_clocks/inst/clkout1_buf/O
                         net (fo=10539, routed)       1.438    17.714    hpFlt_comp/bq1_2/CLK
    SLICE_X55Y27         FDRE                                         r  hpFlt_comp/bq1_2/multiVec_reg[1][92]/C
                         clock pessimism              0.080    17.794    
                         clock uncertainty           -0.140    17.655    
    SLICE_X55Y27         FDRE (Setup_fdre_C_D)       -0.244    17.411    hpFlt_comp/bq1_2/multiVec_reg[1][92]
  -------------------------------------------------------------------
                         required time                         17.411    
                         arrival time                         -18.514    
  -------------------------------------------------------------------
                         slack                                 -1.103    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 hpFlt_comp/bq1_4/sub2Tmp_reg[63]/C
                            (rising edge-triggered cell FDCE clocked by CLK_OUT1_mmcm_clock  {rise@0.000ns fall@8.138ns period=16.276ns})
  Destination:            hpFlt_comp/bq1_4/delayReg_reg[0][63]/D
                            (rising edge-triggered cell FDCE clocked by CLK_OUT1_mmcm_clock  {rise@0.000ns fall@8.138ns period=16.276ns})
  Path Group:             CLK_OUT1_mmcm_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_mmcm_clock rise@0.000ns - CLK_OUT1_mmcm_clock rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.141ns (36.482%)  route 0.245ns (63.518%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns
    Source Clock Delay      (SCD):    0.554ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_mmcm_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.549     0.549    clocking_comp/mmcm_clocks/inst/SYSCLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  clocking_comp/mmcm_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    clocking_comp/mmcm_clocks/inst/CLK_OUT1_mmcm_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clocking_comp/mmcm_clocks/inst/clkout1_buf/O
                         net (fo=10539, routed)       0.554     0.554    hpFlt_comp/bq1_4/CLK
    SLICE_X36Y29         FDCE                                         r  hpFlt_comp/bq1_4/sub2Tmp_reg[63]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y29         FDCE (Prop_fdce_C_Q)         0.141     0.695 r  hpFlt_comp/bq1_4/sub2Tmp_reg[63]/Q
                         net (fo=2, routed)           0.245     0.940    hpFlt_comp/bq1_4/sub2Tmp_reg_n_0_[63]
    SLICE_X33Y30         FDCE                                         r  hpFlt_comp/bq1_4/delayReg_reg[0][63]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_mmcm_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.817     0.817    clocking_comp/mmcm_clocks/inst/SYSCLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  clocking_comp/mmcm_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    clocking_comp/mmcm_clocks/inst/CLK_OUT1_mmcm_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clocking_comp/mmcm_clocks/inst/clkout1_buf/O
                         net (fo=10539, routed)       0.822     0.822    hpFlt_comp/bq1_4/CLK
    SLICE_X33Y30         FDCE                                         r  hpFlt_comp/bq1_4/delayReg_reg[0][63]/C
                         clock pessimism             -0.005     0.817    
    SLICE_X33Y30         FDCE (Hold_fdce_C_D)         0.066     0.883    hpFlt_comp/bq1_4/delayReg_reg[0][63]
  -------------------------------------------------------------------
                         required time                         -0.883    
                         arrival time                           0.940    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 hpFlt_comp/bq1_4/multiVec_reg[1][91]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_mmcm_clock  {rise@0.000ns fall@8.138ns period=16.276ns})
  Destination:            hpFlt_comp/bq1_4/sub2Tmp_reg[61]/D
                            (rising edge-triggered cell FDCE clocked by CLK_OUT1_mmcm_clock  {rise@0.000ns fall@8.138ns period=16.276ns})
  Path Group:             CLK_OUT1_mmcm_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_mmcm_clock rise@0.000ns - CLK_OUT1_mmcm_clock rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.251ns (59.118%)  route 0.174ns (40.882%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.821ns
    Source Clock Delay      (SCD):    0.554ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_mmcm_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.549     0.549    clocking_comp/mmcm_clocks/inst/SYSCLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  clocking_comp/mmcm_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    clocking_comp/mmcm_clocks/inst/CLK_OUT1_mmcm_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clocking_comp/mmcm_clocks/inst/clkout1_buf/O
                         net (fo=10539, routed)       0.554     0.554    hpFlt_comp/bq1_4/CLK
    SLICE_X33Y29         FDRE                                         r  hpFlt_comp/bq1_4/multiVec_reg[1][91]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y29         FDRE (Prop_fdre_C_Q)         0.141     0.695 r  hpFlt_comp/bq1_4/multiVec_reg[1][91]/Q
                         net (fo=1, routed)           0.174     0.868    hpFlt_comp/bq1_4/a2mul1[61]
    SLICE_X36Y29         LUT2 (Prop_lut2_I1_O)        0.045     0.913 r  hpFlt_comp/bq1_4/sub2Tmp[63]_i_4__2/O
                         net (fo=1, routed)           0.000     0.913    hpFlt_comp/bq1_4/sub2Tmp[63]_i_4__2_n_0
    SLICE_X36Y29         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     0.978 r  hpFlt_comp/bq1_4/sub2Tmp_reg[63]_i_1__2/O[1]
                         net (fo=1, routed)           0.000     0.978    hpFlt_comp/bq1_4/sub2Tmp0[61]
    SLICE_X36Y29         FDCE                                         r  hpFlt_comp/bq1_4/sub2Tmp_reg[61]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_mmcm_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.817     0.817    clocking_comp/mmcm_clocks/inst/SYSCLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  clocking_comp/mmcm_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    clocking_comp/mmcm_clocks/inst/CLK_OUT1_mmcm_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clocking_comp/mmcm_clocks/inst/clkout1_buf/O
                         net (fo=10539, routed)       0.821     0.821    hpFlt_comp/bq1_4/CLK
    SLICE_X36Y29         FDCE                                         r  hpFlt_comp/bq1_4/sub2Tmp_reg[61]/C
                         clock pessimism             -0.005     0.816    
    SLICE_X36Y29         FDCE (Hold_fdce_C_D)         0.105     0.921    hpFlt_comp/bq1_4/sub2Tmp_reg[61]
  -------------------------------------------------------------------
                         required time                         -0.921    
                         arrival time                           0.978    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 hpFlt_comp/bq1_4/sub2Tmp_reg[61]/C
                            (rising edge-triggered cell FDCE clocked by CLK_OUT1_mmcm_clock  {rise@0.000ns fall@8.138ns period=16.276ns})
  Destination:            hpFlt_comp/bq1_4/delayReg_reg[0][61]/D
                            (rising edge-triggered cell FDCE clocked by CLK_OUT1_mmcm_clock  {rise@0.000ns fall@8.138ns period=16.276ns})
  Path Group:             CLK_OUT1_mmcm_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_mmcm_clock rise@0.000ns - CLK_OUT1_mmcm_clock rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.141ns (36.245%)  route 0.248ns (63.755%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns
    Source Clock Delay      (SCD):    0.554ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_mmcm_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.549     0.549    clocking_comp/mmcm_clocks/inst/SYSCLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  clocking_comp/mmcm_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    clocking_comp/mmcm_clocks/inst/CLK_OUT1_mmcm_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clocking_comp/mmcm_clocks/inst/clkout1_buf/O
                         net (fo=10539, routed)       0.554     0.554    hpFlt_comp/bq1_4/CLK
    SLICE_X36Y29         FDCE                                         r  hpFlt_comp/bq1_4/sub2Tmp_reg[61]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y29         FDCE (Prop_fdce_C_Q)         0.141     0.695 r  hpFlt_comp/bq1_4/sub2Tmp_reg[61]/Q
                         net (fo=2, routed)           0.248     0.943    hpFlt_comp/bq1_4/sub2Tmp_reg_n_0_[61]
    SLICE_X28Y29         FDCE                                         r  hpFlt_comp/bq1_4/delayReg_reg[0][61]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_mmcm_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.817     0.817    clocking_comp/mmcm_clocks/inst/SYSCLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  clocking_comp/mmcm_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    clocking_comp/mmcm_clocks/inst/CLK_OUT1_mmcm_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clocking_comp/mmcm_clocks/inst/clkout1_buf/O
                         net (fo=10539, routed)       0.822     0.822    hpFlt_comp/bq1_4/CLK
    SLICE_X28Y29         FDCE                                         r  hpFlt_comp/bq1_4/delayReg_reg[0][61]/C
                         clock pessimism             -0.005     0.817    
    SLICE_X28Y29         FDCE (Hold_fdce_C_D)         0.066     0.883    hpFlt_comp/bq1_4/delayReg_reg[0][61]
  -------------------------------------------------------------------
                         required time                         -0.883    
                         arrival time                           0.943    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 hpFlt_comp/bq1_4/sub2Tmp_reg[40]/C
                            (rising edge-triggered cell FDCE clocked by CLK_OUT1_mmcm_clock  {rise@0.000ns fall@8.138ns period=16.276ns})
  Destination:            hpFlt_comp/bq1_4/delayReg_reg[0][40]/D
                            (rising edge-triggered cell FDCE clocked by CLK_OUT1_mmcm_clock  {rise@0.000ns fall@8.138ns period=16.276ns})
  Path Group:             CLK_OUT1_mmcm_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_mmcm_clock rise@0.000ns - CLK_OUT1_mmcm_clock rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.141ns (35.935%)  route 0.251ns (64.065%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.817ns
    Source Clock Delay      (SCD):    0.550ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_mmcm_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.549     0.549    clocking_comp/mmcm_clocks/inst/SYSCLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  clocking_comp/mmcm_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    clocking_comp/mmcm_clocks/inst/CLK_OUT1_mmcm_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clocking_comp/mmcm_clocks/inst/clkout1_buf/O
                         net (fo=10539, routed)       0.550     0.550    hpFlt_comp/bq1_4/CLK
    SLICE_X36Y24         FDCE                                         r  hpFlt_comp/bq1_4/sub2Tmp_reg[40]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y24         FDCE (Prop_fdce_C_Q)         0.141     0.691 r  hpFlt_comp/bq1_4/sub2Tmp_reg[40]/Q
                         net (fo=2, routed)           0.251     0.942    hpFlt_comp/bq1_4/sub2Tmp_reg_n_0_[40]
    SLICE_X29Y24         FDCE                                         r  hpFlt_comp/bq1_4/delayReg_reg[0][40]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_mmcm_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.817     0.817    clocking_comp/mmcm_clocks/inst/SYSCLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  clocking_comp/mmcm_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    clocking_comp/mmcm_clocks/inst/CLK_OUT1_mmcm_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clocking_comp/mmcm_clocks/inst/clkout1_buf/O
                         net (fo=10539, routed)       0.817     0.817    hpFlt_comp/bq1_4/CLK
    SLICE_X29Y24         FDCE                                         r  hpFlt_comp/bq1_4/delayReg_reg[0][40]/C
                         clock pessimism             -0.005     0.812    
    SLICE_X29Y24         FDCE (Hold_fdce_C_D)         0.070     0.882    hpFlt_comp/bq1_4/delayReg_reg[0][40]
  -------------------------------------------------------------------
                         required time                         -0.882    
                         arrival time                           0.942    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 hpFlt_comp/bq1_4/multiVec_reg[1][92]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_mmcm_clock  {rise@0.000ns fall@8.138ns period=16.276ns})
  Destination:            hpFlt_comp/bq1_4/sub2Tmp_reg[62]/D
                            (rising edge-triggered cell FDCE clocked by CLK_OUT1_mmcm_clock  {rise@0.000ns fall@8.138ns period=16.276ns})
  Path Group:             CLK_OUT1_mmcm_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_mmcm_clock rise@0.000ns - CLK_OUT1_mmcm_clock rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.252ns (58.679%)  route 0.177ns (41.321%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.821ns
    Source Clock Delay      (SCD):    0.554ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_mmcm_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.549     0.549    clocking_comp/mmcm_clocks/inst/SYSCLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  clocking_comp/mmcm_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    clocking_comp/mmcm_clocks/inst/CLK_OUT1_mmcm_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clocking_comp/mmcm_clocks/inst/clkout1_buf/O
                         net (fo=10539, routed)       0.554     0.554    hpFlt_comp/bq1_4/CLK
    SLICE_X33Y29         FDRE                                         r  hpFlt_comp/bq1_4/multiVec_reg[1][92]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y29         FDRE (Prop_fdre_C_Q)         0.141     0.695 r  hpFlt_comp/bq1_4/multiVec_reg[1][92]/Q
                         net (fo=1, routed)           0.177     0.872    hpFlt_comp/bq1_4/a2mul1[62]
    SLICE_X36Y29         LUT2 (Prop_lut2_I1_O)        0.045     0.917 r  hpFlt_comp/bq1_4/sub2Tmp[63]_i_3__2/O
                         net (fo=1, routed)           0.000     0.917    hpFlt_comp/bq1_4/sub2Tmp[63]_i_3__2_n_0
    SLICE_X36Y29         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     0.983 r  hpFlt_comp/bq1_4/sub2Tmp_reg[63]_i_1__2/O[2]
                         net (fo=1, routed)           0.000     0.983    hpFlt_comp/bq1_4/sub2Tmp0[62]
    SLICE_X36Y29         FDCE                                         r  hpFlt_comp/bq1_4/sub2Tmp_reg[62]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_mmcm_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.817     0.817    clocking_comp/mmcm_clocks/inst/SYSCLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  clocking_comp/mmcm_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    clocking_comp/mmcm_clocks/inst/CLK_OUT1_mmcm_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clocking_comp/mmcm_clocks/inst/clkout1_buf/O
                         net (fo=10539, routed)       0.821     0.821    hpFlt_comp/bq1_4/CLK
    SLICE_X36Y29         FDCE                                         r  hpFlt_comp/bq1_4/sub2Tmp_reg[62]/C
                         clock pessimism             -0.005     0.816    
    SLICE_X36Y29         FDCE (Hold_fdce_C_D)         0.105     0.921    hpFlt_comp/bq1_4/sub2Tmp_reg[62]
  -------------------------------------------------------------------
                         required time                         -0.921    
                         arrival time                           0.983    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 cicFirDemod_comp/firFlt21_comp/input_pipeline_phase1_reg[0][5]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_mmcm_clock  {rise@0.000ns fall@8.138ns period=16.276ns})
  Destination:            cicFirDemod_comp/firFlt21_comp/input_pipeline_phase1_reg[1][5]/D
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_mmcm_clock  {rise@0.000ns fall@8.138ns period=16.276ns})
  Path Group:             CLK_OUT1_mmcm_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_mmcm_clock rise@0.000ns - CLK_OUT1_mmcm_clock rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.141ns (34.325%)  route 0.270ns (65.675%))
  Logic Levels:           0  
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.867ns
    Source Clock Delay      (SCD):    0.593ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_mmcm_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.549     0.549    clocking_comp/mmcm_clocks/inst/SYSCLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  clocking_comp/mmcm_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    clocking_comp/mmcm_clocks/inst/CLK_OUT1_mmcm_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clocking_comp/mmcm_clocks/inst/clkout1_buf/O
                         net (fo=10539, routed)       0.593     0.593    cicFirDemod_comp/firFlt21_comp/CLK_OUT1
    SLICE_X63Y55         FDRE                                         r  cicFirDemod_comp/firFlt21_comp/input_pipeline_phase1_reg[0][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y55         FDRE (Prop_fdre_C_Q)         0.141     0.734 r  cicFirDemod_comp/firFlt21_comp/input_pipeline_phase1_reg[0][5]/Q
                         net (fo=2, routed)           0.270     1.003    cicFirDemod_comp/firFlt21_comp/input_pipeline_phase1_reg[0]_147[5]
    SLICE_X62Y47         FDRE                                         r  cicFirDemod_comp/firFlt21_comp/input_pipeline_phase1_reg[1][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_mmcm_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.817     0.817    clocking_comp/mmcm_clocks/inst/SYSCLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  clocking_comp/mmcm_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    clocking_comp/mmcm_clocks/inst/CLK_OUT1_mmcm_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clocking_comp/mmcm_clocks/inst/clkout1_buf/O
                         net (fo=10539, routed)       0.867     0.867    cicFirDemod_comp/firFlt21_comp/CLK_OUT1
    SLICE_X62Y47         FDRE                                         r  cicFirDemod_comp/firFlt21_comp/input_pipeline_phase1_reg[1][5]/C
                         clock pessimism              0.000     0.867    
    SLICE_X62Y47         FDRE (Hold_fdre_C_D)         0.070     0.937    cicFirDemod_comp/firFlt21_comp/input_pipeline_phase1_reg[1][5]
  -------------------------------------------------------------------
                         required time                         -0.937    
                         arrival time                           1.003    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 hpFlt_comp/bq1_4/sub2Tmp_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by CLK_OUT1_mmcm_clock  {rise@0.000ns fall@8.138ns period=16.276ns})
  Destination:            hpFlt_comp/bq1_4/delayReg_reg[0][6]/D
                            (rising edge-triggered cell FDCE clocked by CLK_OUT1_mmcm_clock  {rise@0.000ns fall@8.138ns period=16.276ns})
  Path Group:             CLK_OUT1_mmcm_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_mmcm_clock rise@0.000ns - CLK_OUT1_mmcm_clock rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.141ns (35.371%)  route 0.258ns (64.629%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_mmcm_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.549     0.549    clocking_comp/mmcm_clocks/inst/SYSCLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  clocking_comp/mmcm_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    clocking_comp/mmcm_clocks/inst/CLK_OUT1_mmcm_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clocking_comp/mmcm_clocks/inst/clkout1_buf/O
                         net (fo=10539, routed)       0.559     0.559    hpFlt_comp/bq1_4/CLK
    SLICE_X36Y15         FDCE                                         r  hpFlt_comp/bq1_4/sub2Tmp_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y15         FDCE (Prop_fdce_C_Q)         0.141     0.700 r  hpFlt_comp/bq1_4/sub2Tmp_reg[6]/Q
                         net (fo=2, routed)           0.258     0.957    hpFlt_comp/bq1_4/sub2Tmp_reg_n_0_[6]
    SLICE_X31Y15         FDCE                                         r  hpFlt_comp/bq1_4/delayReg_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_mmcm_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.817     0.817    clocking_comp/mmcm_clocks/inst/SYSCLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  clocking_comp/mmcm_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    clocking_comp/mmcm_clocks/inst/CLK_OUT1_mmcm_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clocking_comp/mmcm_clocks/inst/clkout1_buf/O
                         net (fo=10539, routed)       0.826     0.826    hpFlt_comp/bq1_4/CLK
    SLICE_X31Y15         FDCE                                         r  hpFlt_comp/bq1_4/delayReg_reg[0][6]/C
                         clock pessimism             -0.005     0.821    
    SLICE_X31Y15         FDCE (Hold_fdce_C_D)         0.066     0.887    hpFlt_comp/bq1_4/delayReg_reg[0][6]
  -------------------------------------------------------------------
                         required time                         -0.887    
                         arrival time                           0.957    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 hpFlt_comp/bq1_4/sub2Tmp_reg[59]/C
                            (rising edge-triggered cell FDCE clocked by CLK_OUT1_mmcm_clock  {rise@0.000ns fall@8.138ns period=16.276ns})
  Destination:            hpFlt_comp/bq1_4/delayReg_reg[0][59]/D
                            (rising edge-triggered cell FDCE clocked by CLK_OUT1_mmcm_clock  {rise@0.000ns fall@8.138ns period=16.276ns})
  Path Group:             CLK_OUT1_mmcm_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_mmcm_clock rise@0.000ns - CLK_OUT1_mmcm_clock rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.141ns (36.802%)  route 0.242ns (63.198%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.818ns
    Source Clock Delay      (SCD):    0.553ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_mmcm_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.549     0.549    clocking_comp/mmcm_clocks/inst/SYSCLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  clocking_comp/mmcm_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    clocking_comp/mmcm_clocks/inst/CLK_OUT1_mmcm_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clocking_comp/mmcm_clocks/inst/clkout1_buf/O
                         net (fo=10539, routed)       0.553     0.553    hpFlt_comp/bq1_4/CLK
    SLICE_X36Y28         FDCE                                         r  hpFlt_comp/bq1_4/sub2Tmp_reg[59]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y28         FDCE (Prop_fdce_C_Q)         0.141     0.694 r  hpFlt_comp/bq1_4/sub2Tmp_reg[59]/Q
                         net (fo=2, routed)           0.242     0.936    hpFlt_comp/bq1_4/sub2Tmp_reg_n_0_[59]
    SLICE_X34Y27         FDCE                                         r  hpFlt_comp/bq1_4/delayReg_reg[0][59]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_mmcm_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.817     0.817    clocking_comp/mmcm_clocks/inst/SYSCLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  clocking_comp/mmcm_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    clocking_comp/mmcm_clocks/inst/CLK_OUT1_mmcm_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clocking_comp/mmcm_clocks/inst/clkout1_buf/O
                         net (fo=10539, routed)       0.818     0.818    hpFlt_comp/bq1_4/CLK
    SLICE_X34Y27         FDCE                                         r  hpFlt_comp/bq1_4/delayReg_reg[0][59]/C
                         clock pessimism             -0.005     0.813    
    SLICE_X34Y27         FDCE (Hold_fdce_C_D)         0.052     0.865    hpFlt_comp/bq1_4/delayReg_reg[0][59]
  -------------------------------------------------------------------
                         required time                         -0.865    
                         arrival time                           0.936    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 hpFlt_comp/bq1_4/sub2Tmp_reg[44]/C
                            (rising edge-triggered cell FDCE clocked by CLK_OUT1_mmcm_clock  {rise@0.000ns fall@8.138ns period=16.276ns})
  Destination:            hpFlt_comp/bq1_4/delayReg_reg[0][44]/D
                            (rising edge-triggered cell FDCE clocked by CLK_OUT1_mmcm_clock  {rise@0.000ns fall@8.138ns period=16.276ns})
  Path Group:             CLK_OUT1_mmcm_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_mmcm_clock rise@0.000ns - CLK_OUT1_mmcm_clock rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.141ns (35.234%)  route 0.259ns (64.766%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.816ns
    Source Clock Delay      (SCD):    0.550ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_mmcm_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.549     0.549    clocking_comp/mmcm_clocks/inst/SYSCLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  clocking_comp/mmcm_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    clocking_comp/mmcm_clocks/inst/CLK_OUT1_mmcm_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clocking_comp/mmcm_clocks/inst/clkout1_buf/O
                         net (fo=10539, routed)       0.550     0.550    hpFlt_comp/bq1_4/CLK
    SLICE_X36Y25         FDCE                                         r  hpFlt_comp/bq1_4/sub2Tmp_reg[44]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y25         FDCE (Prop_fdce_C_Q)         0.141     0.691 r  hpFlt_comp/bq1_4/sub2Tmp_reg[44]/Q
                         net (fo=2, routed)           0.259     0.950    hpFlt_comp/bq1_4/sub2Tmp_reg_n_0_[44]
    SLICE_X35Y23         FDCE                                         r  hpFlt_comp/bq1_4/delayReg_reg[0][44]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_mmcm_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.817     0.817    clocking_comp/mmcm_clocks/inst/SYSCLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  clocking_comp/mmcm_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    clocking_comp/mmcm_clocks/inst/CLK_OUT1_mmcm_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clocking_comp/mmcm_clocks/inst/clkout1_buf/O
                         net (fo=10539, routed)       0.816     0.816    hpFlt_comp/bq1_4/CLK
    SLICE_X35Y23         FDCE                                         r  hpFlt_comp/bq1_4/delayReg_reg[0][44]/C
                         clock pessimism             -0.005     0.811    
    SLICE_X35Y23         FDCE (Hold_fdce_C_D)         0.066     0.877    hpFlt_comp/bq1_4/delayReg_reg[0][44]
  -------------------------------------------------------------------
                         required time                         -0.877    
                         arrival time                           0.950    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 cicFirDemod_comp/firFlt12_comp/regout_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by CLK_OUT1_mmcm_clock  {rise@0.000ns fall@8.138ns period=16.276ns})
  Destination:            cicFirDemod_comp/firFlt13_comp/input_pipeline_phase0_reg[9][14]_srl10_cicFirDemod_comp_firFlt13_comp_input_pipeline_phase0_reg_c_28/D
                            (rising edge-triggered cell SRL16E clocked by CLK_OUT1_mmcm_clock  {rise@0.000ns fall@8.138ns period=16.276ns})
  Path Group:             CLK_OUT1_mmcm_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_mmcm_clock rise@0.000ns - CLK_OUT1_mmcm_clock rise@0.000ns)
  Data Path Delay:        0.451ns  (logic 0.186ns (41.273%)  route 0.265ns (58.727%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_mmcm_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.549     0.549    clocking_comp/mmcm_clocks/inst/SYSCLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  clocking_comp/mmcm_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    clocking_comp/mmcm_clocks/inst/CLK_OUT1_mmcm_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clocking_comp/mmcm_clocks/inst/clkout1_buf/O
                         net (fo=10539, routed)       0.562     0.562    cicFirDemod_comp/firFlt12_comp/CLK_OUT1
    SLICE_X39Y40         FDCE                                         r  cicFirDemod_comp/firFlt12_comp/regout_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y40         FDCE (Prop_fdce_C_Q)         0.141     0.703 r  cicFirDemod_comp/firFlt12_comp/regout_reg[14]/Q
                         net (fo=1, routed)           0.087     0.790    cicFirDemod_comp/firFlt12_comp/regout[14]
    SLICE_X38Y40         LUT4 (Prop_lut4_I3_O)        0.045     0.835 r  cicFirDemod_comp/firFlt12_comp/input_pipeline_phase1[0][14]_i_1__2/O
                         net (fo=2, routed)           0.178     1.012    cicFirDemod_comp/firFlt13_comp/D[14]
    SLICE_X34Y39         SRL16E                                       r  cicFirDemod_comp/firFlt13_comp/input_pipeline_phase0_reg[9][14]_srl10_cicFirDemod_comp_firFlt13_comp_input_pipeline_phase0_reg_c_28/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_mmcm_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.817     0.817    clocking_comp/mmcm_clocks/inst/SYSCLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  clocking_comp/mmcm_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    clocking_comp/mmcm_clocks/inst/CLK_OUT1_mmcm_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clocking_comp/mmcm_clocks/inst/clkout1_buf/O
                         net (fo=10539, routed)       0.829     0.829    cicFirDemod_comp/firFlt13_comp/CLK_OUT1
    SLICE_X34Y39         SRL16E                                       r  cicFirDemod_comp/firFlt13_comp/input_pipeline_phase0_reg[9][14]_srl10_cicFirDemod_comp_firFlt13_comp_input_pipeline_phase0_reg_c_28/CLK
                         clock pessimism             -0.005     0.824    
    SLICE_X34Y39         SRL16E (Hold_srl16e_CLK_D)
                                                      0.115     0.939    cicFirDemod_comp/firFlt13_comp/input_pipeline_phase0_reg[9][14]_srl10_cicFirDemod_comp_firFlt13_comp_input_pipeline_phase0_reg_c_28
  -------------------------------------------------------------------
                         required time                         -0.939    
                         arrival time                           1.012    
  -------------------------------------------------------------------
                         slack                                  0.074    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_OUT1_mmcm_clock
Waveform(ns):       { 0.000 8.138 }
Period(ns):         16.276
Sources:            { clocking_comp/mmcm_clocks/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     FIFO36E1/WRCLK      n/a            2.576         16.276      13.700     RAMB36_X1Y2      dataTransmit_comp/FIFO_DUALCLOCK_MACRO_inst_1/bl.fifo_36_inst_bl.fifo_36_bl/WRCLK
Min Period        n/a     FIFO36E1/WRCLK      n/a            2.576         16.276      13.700     RAMB36_X1Y1      dataTransmit_comp/FIFO_DUALCLOCK_MACRO_inst_2/bl.fifo_36_inst_bl.fifo_36_bl/WRCLK
Min Period        n/a     FIFO36E1/WRCLK      n/a            2.576         16.276      13.700     RAMB36_X1Y4      dataTransmit_comp/FIFO_DUALCLOCK_MACRO_inst_3/bl.fifo_36_inst_bl.fifo_36_bl/WRCLK
Min Period        n/a     FIFO36E1/WRCLK      n/a            2.576         16.276      13.700     RAMB36_X1Y3      dataTransmit_comp/FIFO_DUALCLOCK_MACRO_inst_4/bl.fifo_36_inst_bl.fifo_36_bl/WRCLK
Min Period        n/a     BUFG/I              n/a            2.155         16.276      14.121     BUFGCTRL_X0Y0    clocking_comp/mmcm_clocks/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         16.276      15.027     MMCME2_ADV_X1Y0  clocking_comp/mmcm_clocks/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         16.276      15.276     SLICE_X11Y32     cicFirDemod_comp/cicFlt11_comp/cur_count_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         16.276      15.276     SLICE_X11Y32     cicFirDemod_comp/cicFlt11_comp/cur_count_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         16.276      15.276     SLICE_X12Y30     cicFirDemod_comp/cicFlt11_comp/cur_count_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         16.276      15.276     SLICE_X5Y28      cicFirDemod_comp/cicFlt11_comp/diff1_reg[0]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       16.276      197.084    MMCME2_ADV_X1Y0  clocking_comp/mmcm_clocks/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         8.138       7.158      SLICE_X10Y25     cicFirDemod_comp/firFlt11_comp/input_pipeline_phase0_reg[9][10]_srl10_cicFirDemod_comp_firFlt11_comp_input_pipeline_phase0_reg_c_8/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         8.138       7.158      SLICE_X14Y25     cicFirDemod_comp/firFlt11_comp/input_pipeline_phase0_reg[9][11]_srl10_cicFirDemod_comp_firFlt11_comp_input_pipeline_phase0_reg_c_8/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         8.138       7.158      SLICE_X10Y28     cicFirDemod_comp/firFlt11_comp/input_pipeline_phase0_reg[9][13]_srl10_cicFirDemod_comp_firFlt11_comp_input_pipeline_phase0_reg_c_8/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         8.138       7.158      SLICE_X10Y25     cicFirDemod_comp/firFlt11_comp/input_pipeline_phase0_reg[9][15]_srl10_cicFirDemod_comp_firFlt11_comp_input_pipeline_phase0_reg_c_8/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         8.138       7.158      SLICE_X14Y25     cicFirDemod_comp/firFlt11_comp/input_pipeline_phase0_reg[9][2]_srl10_cicFirDemod_comp_firFlt11_comp_input_pipeline_phase0_reg_c_8/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         8.138       7.158      SLICE_X10Y25     cicFirDemod_comp/firFlt11_comp/input_pipeline_phase0_reg[9][3]_srl10_cicFirDemod_comp_firFlt11_comp_input_pipeline_phase0_reg_c_8/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         8.138       7.158      SLICE_X14Y25     cicFirDemod_comp/firFlt11_comp/input_pipeline_phase0_reg[9][4]_srl10_cicFirDemod_comp_firFlt11_comp_input_pipeline_phase0_reg_c_8/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         8.138       7.158      SLICE_X14Y25     cicFirDemod_comp/firFlt11_comp/input_pipeline_phase0_reg[9][5]_srl10_cicFirDemod_comp_firFlt11_comp_input_pipeline_phase0_reg_c_8/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         8.138       7.158      SLICE_X10Y25     cicFirDemod_comp/firFlt11_comp/input_pipeline_phase0_reg[9][7]_srl10_cicFirDemod_comp_firFlt11_comp_input_pipeline_phase0_reg_c_8/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         8.138       7.158      SLICE_X42Y64     cicFirDemod_comp/firFlt23_comp/input_pipeline_phase0_reg[9][0]_srl10_cicFirDemod_comp_firFlt23_comp_input_pipeline_phase0_reg_c_58/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         8.138       7.158      SLICE_X38Y67     cicFirDemod_comp/firFlt23_comp/input_pipeline_phase0_reg[9][13]_srl10_cicFirDemod_comp_firFlt23_comp_input_pipeline_phase0_reg_c_58/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         8.138       7.158      SLICE_X38Y67     cicFirDemod_comp/firFlt23_comp/input_pipeline_phase0_reg[9][6]_srl10_cicFirDemod_comp_firFlt23_comp_input_pipeline_phase0_reg_c_58/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         8.138       7.158      SLICE_X38Y38     cicFirDemod_comp/firFlt13_comp/input_pipeline_phase0_reg[9][0]_srl10_cicFirDemod_comp_firFlt13_comp_input_pipeline_phase0_reg_c_28/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         8.138       7.158      SLICE_X38Y38     cicFirDemod_comp/firFlt13_comp/input_pipeline_phase0_reg[9][0]_srl10_cicFirDemod_comp_firFlt13_comp_input_pipeline_phase0_reg_c_28/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         8.138       7.158      SLICE_X30Y38     cicFirDemod_comp/firFlt13_comp/input_pipeline_phase0_reg[9][10]_srl10_cicFirDemod_comp_firFlt13_comp_input_pipeline_phase0_reg_c_28/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         8.138       7.158      SLICE_X30Y38     cicFirDemod_comp/firFlt13_comp/input_pipeline_phase0_reg[9][10]_srl10_cicFirDemod_comp_firFlt13_comp_input_pipeline_phase0_reg_c_28/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         8.138       7.158      SLICE_X30Y38     cicFirDemod_comp/firFlt13_comp/input_pipeline_phase0_reg[9][11]_srl10_cicFirDemod_comp_firFlt13_comp_input_pipeline_phase0_reg_c_28/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         8.138       7.158      SLICE_X30Y38     cicFirDemod_comp/firFlt13_comp/input_pipeline_phase0_reg[9][11]_srl10_cicFirDemod_comp_firFlt13_comp_input_pipeline_phase0_reg_c_28/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         8.138       7.158      SLICE_X34Y39     cicFirDemod_comp/firFlt13_comp/input_pipeline_phase0_reg[9][12]_srl10_cicFirDemod_comp_firFlt13_comp_input_pipeline_phase0_reg_c_28/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         8.138       7.158      SLICE_X34Y39     cicFirDemod_comp/firFlt13_comp/input_pipeline_phase0_reg[9][12]_srl10_cicFirDemod_comp_firFlt13_comp_input_pipeline_phase0_reg_c_28/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_mmcm_clock
  To Clock:  clkfbout_mmcm_clock

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_mmcm_clock
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { clocking_comp/mmcm_clocks/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y2    clocking_comp/mmcm_clocks/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  clocking_comp/mmcm_clocks/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  clocking_comp/mmcm_clocks/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y0  clocking_comp/mmcm_clocks/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y0  clocking_comp/mmcm_clocks/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        1.657ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.193ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.657ns  (required time - arrival time)
  Source:                 dataTransmit_comp/fifoRdComp/rdEnOffset_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataTransmit_comp/FIFO_DUALCLOCK_MACRO_inst_3/bl.fifo_36_inst_bl.fifo_36_bl/RDEN
                            (rising edge-triggered cell FIFO36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        2.667ns  (logic 0.609ns (22.837%)  route 2.058ns (77.163%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.812ns = ( 14.812 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns = ( 10.083 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     8.521 f  CLK_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.562    10.083    dataTransmit_comp/fifoRdComp/CLK
    SLICE_X43Y12         FDRE                                         r  dataTransmit_comp/fifoRdComp/rdEnOffset_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y12         FDRE (Prop_fdre_C_Q)         0.459    10.542 r  dataTransmit_comp/fifoRdComp/rdEnOffset_reg/Q
                         net (fo=18, routed)          0.994    11.537    dataTransmit_comp/fifoRdComp/rdEnOffset
    SLICE_X49Y11         LUT3 (Prop_lut3_I1_O)        0.150    11.687 r  dataTransmit_comp/fifoRdComp/bl.fifo_36_inst_bl.fifo_36_bl_i_1__0/O
                         net (fo=1, routed)           1.063    12.750    dataTransmit_comp/FIFO_DUALCLOCK_MACRO_inst_3/fifoRdEn_3
    RAMB36_X1Y4          FIFO36E1                                     r  dataTransmit_comp/FIFO_DUALCLOCK_MACRO_inst_3/bl.fifo_36_inst_bl.fifo_36_bl/RDEN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.471    14.812    dataTransmit_comp/FIFO_DUALCLOCK_MACRO_inst_3/CLK
    RAMB36_X1Y4          FIFO36E1                                     r  dataTransmit_comp/FIFO_DUALCLOCK_MACRO_inst_3/bl.fifo_36_inst_bl.fifo_36_bl/RDCLK
                         clock pessimism              0.260    15.072    
                         clock uncertainty           -0.035    15.036    
    RAMB36_X1Y4          FIFO36E1 (Setup_fifo36e1_RDCLK_RDEN)
                                                     -0.629    14.407    dataTransmit_comp/FIFO_DUALCLOCK_MACRO_inst_3/bl.fifo_36_inst_bl.fifo_36_bl
  -------------------------------------------------------------------
                         required time                         14.407    
                         arrival time                         -12.750    
  -------------------------------------------------------------------
                         slack                                  1.657    

Slack (MET) :             2.102ns  (required time - arrival time)
  Source:                 spiSlave_comp/sclk_latch_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataTransmit_comp/fifoRdComp/rdEnOffset_reg/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.865ns  (logic 0.890ns (31.068%)  route 1.975ns (68.932%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 9.784 - 5.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.567     5.088    spiSlave_comp/CLK
    SLICE_X42Y0          FDCE                                         r  spiSlave_comp/sclk_latch_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y0          FDCE (Prop_fdce_C_Q)         0.518     5.606 r  spiSlave_comp/sclk_latch_reg/Q
                         net (fo=6, routed)           0.772     6.378    spiSlave_comp/sclk_latch
    SLICE_X42Y1          LUT2 (Prop_lut2_I0_O)        0.124     6.502 r  spiSlave_comp/riseBitCnt[2]_i_1/O
                         net (fo=12, routed)          0.895     7.397    spiSlave_comp/p_3_in
    SLICE_X43Y13         LUT6 (Prop_lut6_I3_O)        0.124     7.521 r  spiSlave_comp/SPI_DIN[5]_i_4/O
                         net (fo=5, routed)           0.308     7.829    dataTransmit_comp/fifoRdComp/SPI_DIN_reg[0]_0
    SLICE_X43Y12         LUT6 (Prop_lut6_I0_O)        0.124     7.953 r  dataTransmit_comp/fifoRdComp/rdEnOffset_i_1/O
                         net (fo=1, routed)           0.000     7.953    dataTransmit_comp/fifoRdComp/rdEnOffset_i_1_n_0
    SLICE_X43Y12         FDRE                                         r  dataTransmit_comp/fifoRdComp/rdEnOffset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.341 f  CLK_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.443     9.784    dataTransmit_comp/fifoRdComp/CLK
    SLICE_X43Y12         FDRE                                         r  dataTransmit_comp/fifoRdComp/rdEnOffset_reg/C  (IS_INVERTED)
                         clock pessimism              0.274    10.058    
                         clock uncertainty           -0.035    10.023    
    SLICE_X43Y12         FDRE (Setup_fdre_C_D)        0.032    10.055    dataTransmit_comp/fifoRdComp/rdEnOffset_reg
  -------------------------------------------------------------------
                         required time                         10.055    
                         arrival time                          -7.953    
  -------------------------------------------------------------------
                         slack                                  2.102    

Slack (MET) :             2.166ns  (required time - arrival time)
  Source:                 dataTransmit_comp/fifoRdComp/rdEnOffset_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataTransmit_comp/fifoRdComp/rdEnCnt_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        2.335ns  (logic 0.583ns (24.968%)  route 1.752ns (75.032%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns = ( 10.083 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     8.521 f  CLK_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.562    10.083    dataTransmit_comp/fifoRdComp/CLK
    SLICE_X43Y12         FDRE                                         r  dataTransmit_comp/fifoRdComp/rdEnOffset_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y12         FDRE (Prop_fdre_C_Q)         0.459    10.542 f  dataTransmit_comp/fifoRdComp/rdEnOffset_reg/Q
                         net (fo=18, routed)          1.113    11.655    dataTransmit_comp/fifoRdComp/rdEnOffset
    SLICE_X45Y8          LUT4 (Prop_lut4_I3_O)        0.124    11.779 r  dataTransmit_comp/fifoRdComp/rdEnCnt[0]_i_1/O
                         net (fo=13, routed)          0.639    12.418    dataTransmit_comp/fifoRdComp/rdEnCnt[0]_i_1_n_0
    SLICE_X44Y8          FDRE                                         r  dataTransmit_comp/fifoRdComp/rdEnCnt_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.447    14.788    dataTransmit_comp/fifoRdComp/CLK
    SLICE_X44Y8          FDRE                                         r  dataTransmit_comp/fifoRdComp/rdEnCnt_reg[10]/C
                         clock pessimism              0.260    15.048    
                         clock uncertainty           -0.035    15.013    
    SLICE_X44Y8          FDRE (Setup_fdre_C_R)       -0.429    14.584    dataTransmit_comp/fifoRdComp/rdEnCnt_reg[10]
  -------------------------------------------------------------------
                         required time                         14.584    
                         arrival time                         -12.418    
  -------------------------------------------------------------------
                         slack                                  2.166    

Slack (MET) :             2.166ns  (required time - arrival time)
  Source:                 dataTransmit_comp/fifoRdComp/rdEnOffset_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataTransmit_comp/fifoRdComp/rdEnCnt_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        2.335ns  (logic 0.583ns (24.968%)  route 1.752ns (75.032%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns = ( 10.083 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     8.521 f  CLK_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.562    10.083    dataTransmit_comp/fifoRdComp/CLK
    SLICE_X43Y12         FDRE                                         r  dataTransmit_comp/fifoRdComp/rdEnOffset_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y12         FDRE (Prop_fdre_C_Q)         0.459    10.542 f  dataTransmit_comp/fifoRdComp/rdEnOffset_reg/Q
                         net (fo=18, routed)          1.113    11.655    dataTransmit_comp/fifoRdComp/rdEnOffset
    SLICE_X45Y8          LUT4 (Prop_lut4_I3_O)        0.124    11.779 r  dataTransmit_comp/fifoRdComp/rdEnCnt[0]_i_1/O
                         net (fo=13, routed)          0.639    12.418    dataTransmit_comp/fifoRdComp/rdEnCnt[0]_i_1_n_0
    SLICE_X44Y8          FDRE                                         r  dataTransmit_comp/fifoRdComp/rdEnCnt_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.447    14.788    dataTransmit_comp/fifoRdComp/CLK
    SLICE_X44Y8          FDRE                                         r  dataTransmit_comp/fifoRdComp/rdEnCnt_reg[11]/C
                         clock pessimism              0.260    15.048    
                         clock uncertainty           -0.035    15.013    
    SLICE_X44Y8          FDRE (Setup_fdre_C_R)       -0.429    14.584    dataTransmit_comp/fifoRdComp/rdEnCnt_reg[11]
  -------------------------------------------------------------------
                         required time                         14.584    
                         arrival time                         -12.418    
  -------------------------------------------------------------------
                         slack                                  2.166    

Slack (MET) :             2.166ns  (required time - arrival time)
  Source:                 dataTransmit_comp/fifoRdComp/rdEnOffset_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataTransmit_comp/fifoRdComp/rdEnCnt_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        2.335ns  (logic 0.583ns (24.968%)  route 1.752ns (75.032%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns = ( 10.083 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     8.521 f  CLK_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.562    10.083    dataTransmit_comp/fifoRdComp/CLK
    SLICE_X43Y12         FDRE                                         r  dataTransmit_comp/fifoRdComp/rdEnOffset_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y12         FDRE (Prop_fdre_C_Q)         0.459    10.542 f  dataTransmit_comp/fifoRdComp/rdEnOffset_reg/Q
                         net (fo=18, routed)          1.113    11.655    dataTransmit_comp/fifoRdComp/rdEnOffset
    SLICE_X45Y8          LUT4 (Prop_lut4_I3_O)        0.124    11.779 r  dataTransmit_comp/fifoRdComp/rdEnCnt[0]_i_1/O
                         net (fo=13, routed)          0.639    12.418    dataTransmit_comp/fifoRdComp/rdEnCnt[0]_i_1_n_0
    SLICE_X44Y8          FDRE                                         r  dataTransmit_comp/fifoRdComp/rdEnCnt_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.447    14.788    dataTransmit_comp/fifoRdComp/CLK
    SLICE_X44Y8          FDRE                                         r  dataTransmit_comp/fifoRdComp/rdEnCnt_reg[8]/C
                         clock pessimism              0.260    15.048    
                         clock uncertainty           -0.035    15.013    
    SLICE_X44Y8          FDRE (Setup_fdre_C_R)       -0.429    14.584    dataTransmit_comp/fifoRdComp/rdEnCnt_reg[8]
  -------------------------------------------------------------------
                         required time                         14.584    
                         arrival time                         -12.418    
  -------------------------------------------------------------------
                         slack                                  2.166    

Slack (MET) :             2.166ns  (required time - arrival time)
  Source:                 dataTransmit_comp/fifoRdComp/rdEnOffset_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataTransmit_comp/fifoRdComp/rdEnCnt_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        2.335ns  (logic 0.583ns (24.968%)  route 1.752ns (75.032%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns = ( 10.083 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     8.521 f  CLK_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.562    10.083    dataTransmit_comp/fifoRdComp/CLK
    SLICE_X43Y12         FDRE                                         r  dataTransmit_comp/fifoRdComp/rdEnOffset_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y12         FDRE (Prop_fdre_C_Q)         0.459    10.542 f  dataTransmit_comp/fifoRdComp/rdEnOffset_reg/Q
                         net (fo=18, routed)          1.113    11.655    dataTransmit_comp/fifoRdComp/rdEnOffset
    SLICE_X45Y8          LUT4 (Prop_lut4_I3_O)        0.124    11.779 r  dataTransmit_comp/fifoRdComp/rdEnCnt[0]_i_1/O
                         net (fo=13, routed)          0.639    12.418    dataTransmit_comp/fifoRdComp/rdEnCnt[0]_i_1_n_0
    SLICE_X44Y8          FDRE                                         r  dataTransmit_comp/fifoRdComp/rdEnCnt_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.447    14.788    dataTransmit_comp/fifoRdComp/CLK
    SLICE_X44Y8          FDRE                                         r  dataTransmit_comp/fifoRdComp/rdEnCnt_reg[9]/C
                         clock pessimism              0.260    15.048    
                         clock uncertainty           -0.035    15.013    
    SLICE_X44Y8          FDRE (Setup_fdre_C_R)       -0.429    14.584    dataTransmit_comp/fifoRdComp/rdEnCnt_reg[9]
  -------------------------------------------------------------------
                         required time                         14.584    
                         arrival time                         -12.418    
  -------------------------------------------------------------------
                         slack                                  2.166    

Slack (MET) :             2.288ns  (required time - arrival time)
  Source:                 dataTransmit_comp/fifoRdComp/rdEnOffset_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataTransmit_comp/fifoRdComp/rdEnCnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        2.214ns  (logic 0.583ns (26.337%)  route 1.631ns (73.663%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns = ( 10.083 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     8.521 f  CLK_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.562    10.083    dataTransmit_comp/fifoRdComp/CLK
    SLICE_X43Y12         FDRE                                         r  dataTransmit_comp/fifoRdComp/rdEnOffset_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y12         FDRE (Prop_fdre_C_Q)         0.459    10.542 f  dataTransmit_comp/fifoRdComp/rdEnOffset_reg/Q
                         net (fo=18, routed)          1.113    11.655    dataTransmit_comp/fifoRdComp/rdEnOffset
    SLICE_X45Y8          LUT4 (Prop_lut4_I3_O)        0.124    11.779 r  dataTransmit_comp/fifoRdComp/rdEnCnt[0]_i_1/O
                         net (fo=13, routed)          0.518    12.297    dataTransmit_comp/fifoRdComp/rdEnCnt[0]_i_1_n_0
    SLICE_X44Y6          FDRE                                         r  dataTransmit_comp/fifoRdComp/rdEnCnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.448    14.789    dataTransmit_comp/fifoRdComp/CLK
    SLICE_X44Y6          FDRE                                         r  dataTransmit_comp/fifoRdComp/rdEnCnt_reg[0]/C
                         clock pessimism              0.260    15.049    
                         clock uncertainty           -0.035    15.014    
    SLICE_X44Y6          FDRE (Setup_fdre_C_R)       -0.429    14.585    dataTransmit_comp/fifoRdComp/rdEnCnt_reg[0]
  -------------------------------------------------------------------
                         required time                         14.585    
                         arrival time                         -12.297    
  -------------------------------------------------------------------
                         slack                                  2.288    

Slack (MET) :             2.288ns  (required time - arrival time)
  Source:                 dataTransmit_comp/fifoRdComp/rdEnOffset_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataTransmit_comp/fifoRdComp/rdEnCnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        2.214ns  (logic 0.583ns (26.337%)  route 1.631ns (73.663%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns = ( 10.083 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     8.521 f  CLK_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.562    10.083    dataTransmit_comp/fifoRdComp/CLK
    SLICE_X43Y12         FDRE                                         r  dataTransmit_comp/fifoRdComp/rdEnOffset_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y12         FDRE (Prop_fdre_C_Q)         0.459    10.542 f  dataTransmit_comp/fifoRdComp/rdEnOffset_reg/Q
                         net (fo=18, routed)          1.113    11.655    dataTransmit_comp/fifoRdComp/rdEnOffset
    SLICE_X45Y8          LUT4 (Prop_lut4_I3_O)        0.124    11.779 r  dataTransmit_comp/fifoRdComp/rdEnCnt[0]_i_1/O
                         net (fo=13, routed)          0.518    12.297    dataTransmit_comp/fifoRdComp/rdEnCnt[0]_i_1_n_0
    SLICE_X44Y6          FDRE                                         r  dataTransmit_comp/fifoRdComp/rdEnCnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.448    14.789    dataTransmit_comp/fifoRdComp/CLK
    SLICE_X44Y6          FDRE                                         r  dataTransmit_comp/fifoRdComp/rdEnCnt_reg[1]/C
                         clock pessimism              0.260    15.049    
                         clock uncertainty           -0.035    15.014    
    SLICE_X44Y6          FDRE (Setup_fdre_C_R)       -0.429    14.585    dataTransmit_comp/fifoRdComp/rdEnCnt_reg[1]
  -------------------------------------------------------------------
                         required time                         14.585    
                         arrival time                         -12.297    
  -------------------------------------------------------------------
                         slack                                  2.288    

Slack (MET) :             2.288ns  (required time - arrival time)
  Source:                 dataTransmit_comp/fifoRdComp/rdEnOffset_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataTransmit_comp/fifoRdComp/rdEnCnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        2.214ns  (logic 0.583ns (26.337%)  route 1.631ns (73.663%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns = ( 10.083 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     8.521 f  CLK_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.562    10.083    dataTransmit_comp/fifoRdComp/CLK
    SLICE_X43Y12         FDRE                                         r  dataTransmit_comp/fifoRdComp/rdEnOffset_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y12         FDRE (Prop_fdre_C_Q)         0.459    10.542 f  dataTransmit_comp/fifoRdComp/rdEnOffset_reg/Q
                         net (fo=18, routed)          1.113    11.655    dataTransmit_comp/fifoRdComp/rdEnOffset
    SLICE_X45Y8          LUT4 (Prop_lut4_I3_O)        0.124    11.779 r  dataTransmit_comp/fifoRdComp/rdEnCnt[0]_i_1/O
                         net (fo=13, routed)          0.518    12.297    dataTransmit_comp/fifoRdComp/rdEnCnt[0]_i_1_n_0
    SLICE_X44Y6          FDRE                                         r  dataTransmit_comp/fifoRdComp/rdEnCnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.448    14.789    dataTransmit_comp/fifoRdComp/CLK
    SLICE_X44Y6          FDRE                                         r  dataTransmit_comp/fifoRdComp/rdEnCnt_reg[2]/C
                         clock pessimism              0.260    15.049    
                         clock uncertainty           -0.035    15.014    
    SLICE_X44Y6          FDRE (Setup_fdre_C_R)       -0.429    14.585    dataTransmit_comp/fifoRdComp/rdEnCnt_reg[2]
  -------------------------------------------------------------------
                         required time                         14.585    
                         arrival time                         -12.297    
  -------------------------------------------------------------------
                         slack                                  2.288    

Slack (MET) :             2.288ns  (required time - arrival time)
  Source:                 dataTransmit_comp/fifoRdComp/rdEnOffset_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataTransmit_comp/fifoRdComp/rdEnCnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        2.214ns  (logic 0.583ns (26.337%)  route 1.631ns (73.663%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns = ( 10.083 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     8.521 f  CLK_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.562    10.083    dataTransmit_comp/fifoRdComp/CLK
    SLICE_X43Y12         FDRE                                         r  dataTransmit_comp/fifoRdComp/rdEnOffset_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y12         FDRE (Prop_fdre_C_Q)         0.459    10.542 f  dataTransmit_comp/fifoRdComp/rdEnOffset_reg/Q
                         net (fo=18, routed)          1.113    11.655    dataTransmit_comp/fifoRdComp/rdEnOffset
    SLICE_X45Y8          LUT4 (Prop_lut4_I3_O)        0.124    11.779 r  dataTransmit_comp/fifoRdComp/rdEnCnt[0]_i_1/O
                         net (fo=13, routed)          0.518    12.297    dataTransmit_comp/fifoRdComp/rdEnCnt[0]_i_1_n_0
    SLICE_X44Y6          FDRE                                         r  dataTransmit_comp/fifoRdComp/rdEnCnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.448    14.789    dataTransmit_comp/fifoRdComp/CLK
    SLICE_X44Y6          FDRE                                         r  dataTransmit_comp/fifoRdComp/rdEnCnt_reg[3]/C
                         clock pessimism              0.260    15.049    
                         clock uncertainty           -0.035    15.014    
    SLICE_X44Y6          FDRE (Setup_fdre_C_R)       -0.429    14.585    dataTransmit_comp/fifoRdComp/rdEnCnt_reg[3]
  -------------------------------------------------------------------
                         required time                         14.585    
                         arrival time                         -12.297    
  -------------------------------------------------------------------
                         slack                                  2.288    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 spiSlave_comp/mosiShftReg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spiSlave_comp/mosiData_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.224ns  (logic 0.148ns (66.156%)  route 0.076ns (33.844%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.564     1.447    spiSlave_comp/CLK
    SLICE_X42Y1          FDCE                                         r  spiSlave_comp/mosiShftReg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y1          FDCE (Prop_fdce_C_Q)         0.148     1.595 r  spiSlave_comp/mosiShftReg_reg[6]/Q
                         net (fo=2, routed)           0.076     1.671    spiSlave_comp/mosiShftReg[6]
    SLICE_X43Y1          FDCE                                         r  spiSlave_comp/mosiData_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.834     1.961    spiSlave_comp/CLK
    SLICE_X43Y1          FDCE                                         r  spiSlave_comp/mosiData_reg[6]/C
                         clock pessimism             -0.501     1.460    
    SLICE_X43Y1          FDCE (Hold_fdce_C_D)         0.018     1.478    spiSlave_comp/mosiData_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.478    
                         arrival time                           1.671    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 spiSlave_comp/mosiShftReg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spiSlave_comp/mosiData_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.537%)  route 0.116ns (41.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.564     1.447    spiSlave_comp/CLK
    SLICE_X42Y1          FDCE                                         r  spiSlave_comp/mosiShftReg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y1          FDCE (Prop_fdce_C_Q)         0.164     1.611 r  spiSlave_comp/mosiShftReg_reg[3]/Q
                         net (fo=2, routed)           0.116     1.727    spiSlave_comp/mosiShftReg[3]
    SLICE_X43Y1          FDCE                                         r  spiSlave_comp/mosiData_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.834     1.961    spiSlave_comp/CLK
    SLICE_X43Y1          FDCE                                         r  spiSlave_comp/mosiData_reg[3]/C
                         clock pessimism             -0.501     1.460    
    SLICE_X43Y1          FDCE (Hold_fdce_C_D)         0.066     1.526    spiSlave_comp/mosiData_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.526    
                         arrival time                           1.727    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 spiSlave_comp/mosiShftReg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spiSlave_comp/mosiData_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.164ns (56.904%)  route 0.124ns (43.096%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.564     1.447    spiSlave_comp/CLK
    SLICE_X42Y1          FDCE                                         r  spiSlave_comp/mosiShftReg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y1          FDCE (Prop_fdce_C_Q)         0.164     1.611 r  spiSlave_comp/mosiShftReg_reg[2]/Q
                         net (fo=2, routed)           0.124     1.735    spiSlave_comp/mosiShftReg[2]
    SLICE_X43Y2          FDCE                                         r  spiSlave_comp/mosiData_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.834     1.961    spiSlave_comp/CLK
    SLICE_X43Y2          FDCE                                         r  spiSlave_comp/mosiData_reg[2]/C
                         clock pessimism             -0.498     1.463    
    SLICE_X43Y2          FDCE (Hold_fdce_C_D)         0.066     1.529    spiSlave_comp/mosiData_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.529    
                         arrival time                           1.735    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 spiSlave_comp/fallBitCnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spiSlave_comp/fallBitCnt_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.183ns (52.285%)  route 0.167ns (47.715%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.564     1.447    spiSlave_comp/CLK
    SLICE_X41Y1          FDCE                                         r  spiSlave_comp/fallBitCnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y1          FDCE (Prop_fdce_C_Q)         0.141     1.588 r  spiSlave_comp/fallBitCnt_reg[1]/Q
                         net (fo=3, routed)           0.167     1.755    spiSlave_comp/fallBitCnt[1]
    SLICE_X41Y1          LUT5 (Prop_lut5_I1_O)        0.042     1.797 r  spiSlave_comp/fallBitCnt[2]_i_1/O
                         net (fo=1, routed)           0.000     1.797    spiSlave_comp/fallBitCnt[2]_i_1_n_0
    SLICE_X41Y1          FDCE                                         r  spiSlave_comp/fallBitCnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.834     1.961    spiSlave_comp/CLK
    SLICE_X41Y1          FDCE                                         r  spiSlave_comp/fallBitCnt_reg[2]/C
                         clock pessimism             -0.514     1.447    
    SLICE_X41Y1          FDCE (Hold_fdce_C_D)         0.107     1.554    spiSlave_comp/fallBitCnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.554    
                         arrival time                           1.797    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 spiSlave_comp/mosiShftReg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spiSlave_comp/mosiData_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.148ns (53.026%)  route 0.131ns (46.975%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.564     1.447    spiSlave_comp/CLK
    SLICE_X42Y1          FDCE                                         r  spiSlave_comp/mosiShftReg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y1          FDCE (Prop_fdce_C_Q)         0.148     1.595 r  spiSlave_comp/mosiShftReg_reg[5]/Q
                         net (fo=2, routed)           0.131     1.726    spiSlave_comp/mosiShftReg[5]
    SLICE_X43Y2          FDCE                                         r  spiSlave_comp/mosiData_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.834     1.961    spiSlave_comp/CLK
    SLICE_X43Y2          FDCE                                         r  spiSlave_comp/mosiData_reg[5]/C
                         clock pessimism             -0.498     1.463    
    SLICE_X43Y2          FDCE (Hold_fdce_C_D)         0.017     1.480    spiSlave_comp/mosiData_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.480    
                         arrival time                           1.726    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 spiSlave_comp/mosiShftReg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spiSlave_comp/mosiShftReg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.164ns (53.051%)  route 0.145ns (46.949%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.564     1.447    spiSlave_comp/CLK
    SLICE_X42Y1          FDCE                                         r  spiSlave_comp/mosiShftReg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y1          FDCE (Prop_fdce_C_Q)         0.164     1.611 r  spiSlave_comp/mosiShftReg_reg[4]/Q
                         net (fo=2, routed)           0.145     1.756    spiSlave_comp/mosiShftReg[4]
    SLICE_X42Y1          FDCE                                         r  spiSlave_comp/mosiShftReg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.834     1.961    spiSlave_comp/CLK
    SLICE_X42Y1          FDCE                                         r  spiSlave_comp/mosiShftReg_reg[5]/C
                         clock pessimism             -0.514     1.447    
    SLICE_X42Y1          FDCE (Hold_fdce_C_D)         0.060     1.507    spiSlave_comp/mosiShftReg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.507    
                         arrival time                           1.756    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 spiSlave_comp/riseBitCnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spiSlave_comp/riseBitCnt_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.183ns (50.533%)  route 0.179ns (49.467%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.559     1.442    spiSlave_comp/CLK
    SLICE_X43Y13         FDCE                                         r  spiSlave_comp/riseBitCnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y13         FDCE (Prop_fdce_C_Q)         0.141     1.583 r  spiSlave_comp/riseBitCnt_reg[1]/Q
                         net (fo=5, routed)           0.179     1.762    spiSlave_comp/Q[1]
    SLICE_X43Y13         LUT3 (Prop_lut3_I2_O)        0.042     1.804 r  spiSlave_comp/riseBitCnt[2]_i_2/O
                         net (fo=1, routed)           0.000     1.804    spiSlave_comp/riseBitCnt[2]_i_2_n_0
    SLICE_X43Y13         FDCE                                         r  spiSlave_comp/riseBitCnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.828     1.955    spiSlave_comp/CLK
    SLICE_X43Y13         FDCE                                         r  spiSlave_comp/riseBitCnt_reg[2]/C
                         clock pessimism             -0.513     1.442    
    SLICE_X43Y13         FDCE (Hold_fdce_C_D)         0.107     1.549    spiSlave_comp/riseBitCnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.804    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 dataTransmit_comp/fifoRdComp/rdFifoSelCnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataTransmit_comp/fifoRdComp/rdFifoSelCnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.183ns (50.344%)  route 0.181ns (49.656%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.563     1.446    dataTransmit_comp/fifoRdComp/CLK
    SLICE_X45Y9          FDRE                                         r  dataTransmit_comp/fifoRdComp/rdFifoSelCnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y9          FDRE (Prop_fdre_C_Q)         0.141     1.587 r  dataTransmit_comp/fifoRdComp/rdFifoSelCnt_reg[0]/Q
                         net (fo=14, routed)          0.181     1.768    dataTransmit_comp/fifoRdComp/rdFifoSelCnt_reg_n_0_[0]
    SLICE_X45Y9          LUT4 (Prop_lut4_I1_O)        0.042     1.810 r  dataTransmit_comp/fifoRdComp/rdFifoSelCnt[1]_i_1/O
                         net (fo=1, routed)           0.000     1.810    dataTransmit_comp/fifoRdComp/rdFifoSelCnt[1]_i_1_n_0
    SLICE_X45Y9          FDRE                                         r  dataTransmit_comp/fifoRdComp/rdFifoSelCnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.833     1.960    dataTransmit_comp/fifoRdComp/CLK
    SLICE_X45Y9          FDRE                                         r  dataTransmit_comp/fifoRdComp/rdFifoSelCnt_reg[1]/C
                         clock pessimism             -0.514     1.446    
    SLICE_X45Y9          FDRE (Hold_fdre_C_D)         0.107     1.553    dataTransmit_comp/fifoRdComp/rdFifoSelCnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.553    
                         arrival time                           1.810    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 spiSlave_comp/fallBitCnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spiSlave_comp/fallBitCnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.691%)  route 0.167ns (47.309%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.564     1.447    spiSlave_comp/CLK
    SLICE_X41Y1          FDCE                                         r  spiSlave_comp/fallBitCnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y1          FDCE (Prop_fdce_C_Q)         0.141     1.588 r  spiSlave_comp/fallBitCnt_reg[1]/Q
                         net (fo=3, routed)           0.167     1.755    spiSlave_comp/fallBitCnt[1]
    SLICE_X41Y1          LUT4 (Prop_lut4_I3_O)        0.045     1.800 r  spiSlave_comp/fallBitCnt[1]_i_1/O
                         net (fo=1, routed)           0.000     1.800    spiSlave_comp/fallBitCnt[1]_i_1_n_0
    SLICE_X41Y1          FDCE                                         r  spiSlave_comp/fallBitCnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.834     1.961    spiSlave_comp/CLK
    SLICE_X41Y1          FDCE                                         r  spiSlave_comp/fallBitCnt_reg[1]/C
                         clock pessimism             -0.514     1.447    
    SLICE_X41Y1          FDCE (Hold_fdce_C_D)         0.091     1.538    spiSlave_comp/fallBitCnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.538    
                         arrival time                           1.800    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 dataTransmit_comp/fifoRdComp/firstRdEnFlg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataTransmit_comp/fifoRdComp/firstRdEnFlg_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.209ns (54.540%)  route 0.174ns (45.460%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.560     1.443    dataTransmit_comp/fifoRdComp/CLK
    SLICE_X42Y12         FDRE                                         r  dataTransmit_comp/fifoRdComp/firstRdEnFlg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y12         FDRE (Prop_fdre_C_Q)         0.164     1.607 r  dataTransmit_comp/fifoRdComp/firstRdEnFlg_reg/Q
                         net (fo=2, routed)           0.174     1.781    dataTransmit_comp/fifoRdComp/firstRdEnFlg_reg_n_0
    SLICE_X42Y12         LUT6 (Prop_lut6_I0_O)        0.045     1.826 r  dataTransmit_comp/fifoRdComp/firstRdEnFlg_i_1/O
                         net (fo=1, routed)           0.000     1.826    dataTransmit_comp/fifoRdComp/firstRdEnFlg_i_1_n_0
    SLICE_X42Y12         FDRE                                         r  dataTransmit_comp/fifoRdComp/firstRdEnFlg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.829     1.956    dataTransmit_comp/fifoRdComp/CLK
    SLICE_X42Y12         FDRE                                         r  dataTransmit_comp/fifoRdComp/firstRdEnFlg_reg/C
                         clock pessimism             -0.513     1.443    
    SLICE_X42Y12         FDRE (Hold_fdre_C_D)         0.120     1.563    dataTransmit_comp/fifoRdComp/firstRdEnFlg_reg
  -------------------------------------------------------------------
                         required time                         -1.563    
                         arrival time                           1.826    
  -------------------------------------------------------------------
                         slack                                  0.263    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     FIFO36E1/RDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y2    dataTransmit_comp/FIFO_DUALCLOCK_MACRO_inst_1/bl.fifo_36_inst_bl.fifo_36_bl/RDCLK
Min Period        n/a     FIFO36E1/RDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y1    dataTransmit_comp/FIFO_DUALCLOCK_MACRO_inst_2/bl.fifo_36_inst_bl.fifo_36_bl/RDCLK
Min Period        n/a     FIFO36E1/RDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y4    dataTransmit_comp/FIFO_DUALCLOCK_MACRO_inst_3/bl.fifo_36_inst_bl.fifo_36_bl/RDCLK
Min Period        n/a     FIFO36E1/RDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y3    dataTransmit_comp/FIFO_DUALCLOCK_MACRO_inst_4/bl.fifo_36_inst_bl.fifo_36_bl/RDCLK
Min Period        n/a     BUFG/I          n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C          n/a            1.000         10.000      9.000      SLICE_X45Y3    rstCnt_reg[0]/C
Min Period        n/a     FDRE/C          n/a            1.000         10.000      9.000      SLICE_X44Y2    rstCnt_reg[10]/C
Min Period        n/a     FDRE/C          n/a            1.000         10.000      9.000      SLICE_X44Y2    rstCnt_reg[11]/C
Min Period        n/a     FDRE/C          n/a            1.000         10.000      9.000      SLICE_X44Y2    rstCnt_reg[12]/C
Min Period        n/a     FDRE/C          n/a            1.000         10.000      9.000      SLICE_X44Y3    rstCnt_reg[13]/C
Low Pulse Width   Slow    FDPE/C          n/a            0.500         5.000       4.500      SLICE_X47Y7    spiSlave_comp/csOffset_reg/C
Low Pulse Width   Slow    FDRE/C          n/a            0.500         5.000       4.500      SLICE_X49Y12   dataTransmit_comp/fifoRdComp/SPI_DIN_reg[0]/C
Low Pulse Width   Slow    FDRE/C          n/a            0.500         5.000       4.500      SLICE_X49Y12   dataTransmit_comp/fifoRdComp/SPI_DIN_reg[1]/C
Low Pulse Width   Slow    FDRE/C          n/a            0.500         5.000       4.500      SLICE_X49Y12   dataTransmit_comp/fifoRdComp/SPI_DIN_reg[3]/C
Low Pulse Width   Slow    FDRE/C          n/a            0.500         5.000       4.500      SLICE_X49Y12   dataTransmit_comp/fifoRdComp/SPI_DIN_reg[5]/C
Low Pulse Width   Slow    FDRE/C          n/a            0.500         5.000       4.500      SLICE_X44Y8    dataTransmit_comp/fifoRdComp/rdEnCnt_reg[10]/C
Low Pulse Width   Slow    FDRE/C          n/a            0.500         5.000       4.500      SLICE_X44Y8    dataTransmit_comp/fifoRdComp/rdEnCnt_reg[11]/C
Low Pulse Width   Slow    FDRE/C          n/a            0.500         5.000       4.500      SLICE_X44Y9    dataTransmit_comp/fifoRdComp/rdEnCnt_reg[12]/C
Low Pulse Width   Slow    FDRE/C          n/a            0.500         5.000       4.500      SLICE_X44Y7    dataTransmit_comp/fifoRdComp/rdEnCnt_reg[4]/C
Low Pulse Width   Slow    FDRE/C          n/a            0.500         5.000       4.500      SLICE_X44Y7    dataTransmit_comp/fifoRdComp/rdEnCnt_reg[5]/C
High Pulse Width  Slow    FDRE/C          n/a            0.500         5.000       4.500      SLICE_X44Y2    rstCnt_reg[10]/C
High Pulse Width  Slow    FDRE/C          n/a            0.500         5.000       4.500      SLICE_X44Y2    rstCnt_reg[11]/C
High Pulse Width  Slow    FDRE/C          n/a            0.500         5.000       4.500      SLICE_X44Y2    rstCnt_reg[12]/C
High Pulse Width  Slow    FDRE/C          n/a            0.500         5.000       4.500      SLICE_X44Y0    rstCnt_reg[1]/C
High Pulse Width  Slow    FDRE/C          n/a            0.500         5.000       4.500      SLICE_X44Y0    rstCnt_reg[2]/C
High Pulse Width  Slow    FDRE/C          n/a            0.500         5.000       4.500      SLICE_X44Y0    rstCnt_reg[3]/C
High Pulse Width  Slow    FDRE/C          n/a            0.500         5.000       4.500      SLICE_X44Y0    rstCnt_reg[4]/C
High Pulse Width  Slow    FDRE/C          n/a            0.500         5.000       4.500      SLICE_X44Y1    rstCnt_reg[5]/C
High Pulse Width  Slow    FDRE/C          n/a            0.500         5.000       4.500      SLICE_X44Y1    rstCnt_reg[6]/C
High Pulse Width  Slow    FDRE/C          n/a            0.500         5.000       4.500      SLICE_X44Y1    rstCnt_reg[7]/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  CLK_OUT1_mmcm_clock

Setup :           21  Failing Endpoints,  Worst Slack       -5.683ns,  Total Violation     -113.813ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.459ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -5.683ns  (required time - arrival time)
  Source:                 dataTransmit_comp/fifoRstBuff_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataTransmit_comp/fifoWrComp/wrDinCnt_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_mmcm_clock  {rise@0.000ns fall@8.138ns period=16.276ns})
  Path Group:             CLK_OUT1_mmcm_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.026ns  (CLK_OUT1_mmcm_clock rise@2360.026ns - sys_clk_pin rise@2360.000ns)
  Data Path Delay:        1.200ns  (logic 0.456ns (38.006%)  route 0.744ns (61.994%))
  Logic Levels:           0  
  Clock Path Skew:        -3.639ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.434ns = ( 2361.460 - 2360.026 ) 
    Source Clock Delay      (SCD):    5.073ns = ( 2365.073 - 2360.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.441ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.271ns
    Phase Error              (PE):    0.302ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                   2360.000  2360.000 r  
    W5                                                0.000  2360.000 r  CLK (IN)
                         net (fo=0)                   0.000  2360.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458  2361.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967  2363.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096  2363.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.552  2365.073    dataTransmit_comp/CLK
    SLICE_X49Y23         FDRE                                         r  dataTransmit_comp/fifoRstBuff_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y23         FDRE (Prop_fdre_C_Q)         0.456  2365.529 r  dataTransmit_comp/fifoRstBuff_reg_replica/Q
                         net (fo=19, routed)          0.744  2366.273    dataTransmit_comp/fifoWrComp/fifoRstBuff_reg_n_0_repN_alias
    SLICE_X48Y25         FDRE                                         r  dataTransmit_comp/fifoWrComp/wrDinCnt_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_mmcm_clock rise edge)
                                                   2360.026  2360.026 r  
    BUFGCTRL_X0Y1        BUFG                         0.000  2360.026 r  CLK_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.457  2361.483    clocking_comp/mmcm_clocks/inst/SYSCLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129  2358.354 r  clocking_comp/mmcm_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581  2359.935    clocking_comp/mmcm_clocks/inst/CLK_OUT1_mmcm_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  2360.026 r  clocking_comp/mmcm_clocks/inst/clkout1_buf/O
                         net (fo=10539, routed)       1.434  2361.460    dataTransmit_comp/fifoWrComp/CLK_OUT1
    SLICE_X48Y25         FDRE                                         r  dataTransmit_comp/fifoWrComp/wrDinCnt_reg[12]/C
                         clock pessimism              0.000  2361.460    
                         clock uncertainty           -0.441  2361.019    
    SLICE_X48Y25         FDRE (Setup_fdre_C_R)       -0.429  2360.590    dataTransmit_comp/fifoWrComp/wrDinCnt_reg[12]
  -------------------------------------------------------------------
                         required time                       2360.590    
                         arrival time                       -2366.273    
  -------------------------------------------------------------------
                         slack                                 -5.683    

Slack (VIOLATED) :        -5.614ns  (required time - arrival time)
  Source:                 dataTransmit_comp/fifoRstBuff_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataTransmit_comp/fifoWrComp/wrDinCnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_mmcm_clock  {rise@0.000ns fall@8.138ns period=16.276ns})
  Path Group:             CLK_OUT1_mmcm_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.026ns  (CLK_OUT1_mmcm_clock rise@2360.026ns - sys_clk_pin rise@2360.000ns)
  Data Path Delay:        1.133ns  (logic 0.456ns (40.260%)  route 0.677ns (59.740%))
  Logic Levels:           0  
  Clock Path Skew:        -3.637ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.436ns = ( 2361.462 - 2360.026 ) 
    Source Clock Delay      (SCD):    5.073ns = ( 2365.073 - 2360.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.441ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.271ns
    Phase Error              (PE):    0.302ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                   2360.000  2360.000 r  
    W5                                                0.000  2360.000 r  CLK (IN)
                         net (fo=0)                   0.000  2360.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458  2361.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967  2363.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096  2363.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.552  2365.073    dataTransmit_comp/CLK
    SLICE_X49Y23         FDRE                                         r  dataTransmit_comp/fifoRstBuff_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y23         FDRE (Prop_fdre_C_Q)         0.456  2365.529 r  dataTransmit_comp/fifoRstBuff_reg_replica/Q
                         net (fo=19, routed)          0.677  2366.206    dataTransmit_comp/fifoWrComp/fifoRstBuff_reg_n_0_repN_alias
    SLICE_X48Y23         FDRE                                         r  dataTransmit_comp/fifoWrComp/wrDinCnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_mmcm_clock rise edge)
                                                   2360.026  2360.026 r  
    BUFGCTRL_X0Y1        BUFG                         0.000  2360.026 r  CLK_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.457  2361.483    clocking_comp/mmcm_clocks/inst/SYSCLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129  2358.354 r  clocking_comp/mmcm_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581  2359.935    clocking_comp/mmcm_clocks/inst/CLK_OUT1_mmcm_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  2360.026 r  clocking_comp/mmcm_clocks/inst/clkout1_buf/O
                         net (fo=10539, routed)       1.436  2361.462    dataTransmit_comp/fifoWrComp/CLK_OUT1
    SLICE_X48Y23         FDRE                                         r  dataTransmit_comp/fifoWrComp/wrDinCnt_reg[4]/C
                         clock pessimism              0.000  2361.462    
                         clock uncertainty           -0.441  2361.021    
    SLICE_X48Y23         FDRE (Setup_fdre_C_R)       -0.429  2360.592    dataTransmit_comp/fifoWrComp/wrDinCnt_reg[4]
  -------------------------------------------------------------------
                         required time                       2360.592    
                         arrival time                       -2366.206    
  -------------------------------------------------------------------
                         slack                                 -5.614    

Slack (VIOLATED) :        -5.614ns  (required time - arrival time)
  Source:                 dataTransmit_comp/fifoRstBuff_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataTransmit_comp/fifoWrComp/wrDinCnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_mmcm_clock  {rise@0.000ns fall@8.138ns period=16.276ns})
  Path Group:             CLK_OUT1_mmcm_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.026ns  (CLK_OUT1_mmcm_clock rise@2360.026ns - sys_clk_pin rise@2360.000ns)
  Data Path Delay:        1.133ns  (logic 0.456ns (40.260%)  route 0.677ns (59.740%))
  Logic Levels:           0  
  Clock Path Skew:        -3.637ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.436ns = ( 2361.462 - 2360.026 ) 
    Source Clock Delay      (SCD):    5.073ns = ( 2365.073 - 2360.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.441ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.271ns
    Phase Error              (PE):    0.302ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                   2360.000  2360.000 r  
    W5                                                0.000  2360.000 r  CLK (IN)
                         net (fo=0)                   0.000  2360.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458  2361.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967  2363.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096  2363.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.552  2365.073    dataTransmit_comp/CLK
    SLICE_X49Y23         FDRE                                         r  dataTransmit_comp/fifoRstBuff_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y23         FDRE (Prop_fdre_C_Q)         0.456  2365.529 r  dataTransmit_comp/fifoRstBuff_reg_replica/Q
                         net (fo=19, routed)          0.677  2366.206    dataTransmit_comp/fifoWrComp/fifoRstBuff_reg_n_0_repN_alias
    SLICE_X48Y23         FDRE                                         r  dataTransmit_comp/fifoWrComp/wrDinCnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_mmcm_clock rise edge)
                                                   2360.026  2360.026 r  
    BUFGCTRL_X0Y1        BUFG                         0.000  2360.026 r  CLK_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.457  2361.483    clocking_comp/mmcm_clocks/inst/SYSCLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129  2358.354 r  clocking_comp/mmcm_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581  2359.935    clocking_comp/mmcm_clocks/inst/CLK_OUT1_mmcm_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  2360.026 r  clocking_comp/mmcm_clocks/inst/clkout1_buf/O
                         net (fo=10539, routed)       1.436  2361.462    dataTransmit_comp/fifoWrComp/CLK_OUT1
    SLICE_X48Y23         FDRE                                         r  dataTransmit_comp/fifoWrComp/wrDinCnt_reg[5]/C
                         clock pessimism              0.000  2361.462    
                         clock uncertainty           -0.441  2361.021    
    SLICE_X48Y23         FDRE (Setup_fdre_C_R)       -0.429  2360.592    dataTransmit_comp/fifoWrComp/wrDinCnt_reg[5]
  -------------------------------------------------------------------
                         required time                       2360.592    
                         arrival time                       -2366.206    
  -------------------------------------------------------------------
                         slack                                 -5.614    

Slack (VIOLATED) :        -5.614ns  (required time - arrival time)
  Source:                 dataTransmit_comp/fifoRstBuff_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataTransmit_comp/fifoWrComp/wrDinCnt_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_mmcm_clock  {rise@0.000ns fall@8.138ns period=16.276ns})
  Path Group:             CLK_OUT1_mmcm_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.026ns  (CLK_OUT1_mmcm_clock rise@2360.026ns - sys_clk_pin rise@2360.000ns)
  Data Path Delay:        1.133ns  (logic 0.456ns (40.260%)  route 0.677ns (59.740%))
  Logic Levels:           0  
  Clock Path Skew:        -3.637ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.436ns = ( 2361.462 - 2360.026 ) 
    Source Clock Delay      (SCD):    5.073ns = ( 2365.073 - 2360.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.441ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.271ns
    Phase Error              (PE):    0.302ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                   2360.000  2360.000 r  
    W5                                                0.000  2360.000 r  CLK (IN)
                         net (fo=0)                   0.000  2360.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458  2361.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967  2363.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096  2363.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.552  2365.073    dataTransmit_comp/CLK
    SLICE_X49Y23         FDRE                                         r  dataTransmit_comp/fifoRstBuff_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y23         FDRE (Prop_fdre_C_Q)         0.456  2365.529 r  dataTransmit_comp/fifoRstBuff_reg_replica/Q
                         net (fo=19, routed)          0.677  2366.206    dataTransmit_comp/fifoWrComp/fifoRstBuff_reg_n_0_repN_alias
    SLICE_X48Y23         FDRE                                         r  dataTransmit_comp/fifoWrComp/wrDinCnt_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_mmcm_clock rise edge)
                                                   2360.026  2360.026 r  
    BUFGCTRL_X0Y1        BUFG                         0.000  2360.026 r  CLK_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.457  2361.483    clocking_comp/mmcm_clocks/inst/SYSCLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129  2358.354 r  clocking_comp/mmcm_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581  2359.935    clocking_comp/mmcm_clocks/inst/CLK_OUT1_mmcm_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  2360.026 r  clocking_comp/mmcm_clocks/inst/clkout1_buf/O
                         net (fo=10539, routed)       1.436  2361.462    dataTransmit_comp/fifoWrComp/CLK_OUT1
    SLICE_X48Y23         FDRE                                         r  dataTransmit_comp/fifoWrComp/wrDinCnt_reg[6]/C
                         clock pessimism              0.000  2361.462    
                         clock uncertainty           -0.441  2361.021    
    SLICE_X48Y23         FDRE (Setup_fdre_C_R)       -0.429  2360.592    dataTransmit_comp/fifoWrComp/wrDinCnt_reg[6]
  -------------------------------------------------------------------
                         required time                       2360.592    
                         arrival time                       -2366.206    
  -------------------------------------------------------------------
                         slack                                 -5.614    

Slack (VIOLATED) :        -5.614ns  (required time - arrival time)
  Source:                 dataTransmit_comp/fifoRstBuff_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataTransmit_comp/fifoWrComp/wrDinCnt_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_mmcm_clock  {rise@0.000ns fall@8.138ns period=16.276ns})
  Path Group:             CLK_OUT1_mmcm_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.026ns  (CLK_OUT1_mmcm_clock rise@2360.026ns - sys_clk_pin rise@2360.000ns)
  Data Path Delay:        1.133ns  (logic 0.456ns (40.260%)  route 0.677ns (59.740%))
  Logic Levels:           0  
  Clock Path Skew:        -3.637ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.436ns = ( 2361.462 - 2360.026 ) 
    Source Clock Delay      (SCD):    5.073ns = ( 2365.073 - 2360.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.441ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.271ns
    Phase Error              (PE):    0.302ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                   2360.000  2360.000 r  
    W5                                                0.000  2360.000 r  CLK (IN)
                         net (fo=0)                   0.000  2360.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458  2361.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967  2363.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096  2363.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.552  2365.073    dataTransmit_comp/CLK
    SLICE_X49Y23         FDRE                                         r  dataTransmit_comp/fifoRstBuff_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y23         FDRE (Prop_fdre_C_Q)         0.456  2365.529 r  dataTransmit_comp/fifoRstBuff_reg_replica/Q
                         net (fo=19, routed)          0.677  2366.206    dataTransmit_comp/fifoWrComp/fifoRstBuff_reg_n_0_repN_alias
    SLICE_X48Y23         FDRE                                         r  dataTransmit_comp/fifoWrComp/wrDinCnt_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_mmcm_clock rise edge)
                                                   2360.026  2360.026 r  
    BUFGCTRL_X0Y1        BUFG                         0.000  2360.026 r  CLK_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.457  2361.483    clocking_comp/mmcm_clocks/inst/SYSCLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129  2358.354 r  clocking_comp/mmcm_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581  2359.935    clocking_comp/mmcm_clocks/inst/CLK_OUT1_mmcm_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  2360.026 r  clocking_comp/mmcm_clocks/inst/clkout1_buf/O
                         net (fo=10539, routed)       1.436  2361.462    dataTransmit_comp/fifoWrComp/CLK_OUT1
    SLICE_X48Y23         FDRE                                         r  dataTransmit_comp/fifoWrComp/wrDinCnt_reg[7]/C
                         clock pessimism              0.000  2361.462    
                         clock uncertainty           -0.441  2361.021    
    SLICE_X48Y23         FDRE (Setup_fdre_C_R)       -0.429  2360.592    dataTransmit_comp/fifoWrComp/wrDinCnt_reg[7]
  -------------------------------------------------------------------
                         required time                       2360.592    
                         arrival time                       -2366.206    
  -------------------------------------------------------------------
                         slack                                 -5.614    

Slack (VIOLATED) :        -5.514ns  (required time - arrival time)
  Source:                 dataTransmit_comp/fifoRstBuff_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataTransmit_comp/fifoWrComp/wrDinCnt_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_mmcm_clock  {rise@0.000ns fall@8.138ns period=16.276ns})
  Path Group:             CLK_OUT1_mmcm_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.026ns  (CLK_OUT1_mmcm_clock rise@2360.026ns - sys_clk_pin rise@2360.000ns)
  Data Path Delay:        1.030ns  (logic 0.456ns (44.252%)  route 0.574ns (55.748%))
  Logic Levels:           0  
  Clock Path Skew:        -3.639ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.434ns = ( 2361.460 - 2360.026 ) 
    Source Clock Delay      (SCD):    5.073ns = ( 2365.073 - 2360.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.441ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.271ns
    Phase Error              (PE):    0.302ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                   2360.000  2360.000 r  
    W5                                                0.000  2360.000 r  CLK (IN)
                         net (fo=0)                   0.000  2360.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458  2361.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967  2363.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096  2363.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.552  2365.073    dataTransmit_comp/CLK
    SLICE_X49Y23         FDRE                                         r  dataTransmit_comp/fifoRstBuff_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y23         FDRE (Prop_fdre_C_Q)         0.456  2365.529 r  dataTransmit_comp/fifoRstBuff_reg_replica/Q
                         net (fo=19, routed)          0.574  2366.104    dataTransmit_comp/fifoWrComp/fifoRstBuff_reg_n_0_repN_alias
    SLICE_X48Y24         FDRE                                         r  dataTransmit_comp/fifoWrComp/wrDinCnt_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_mmcm_clock rise edge)
                                                   2360.026  2360.026 r  
    BUFGCTRL_X0Y1        BUFG                         0.000  2360.026 r  CLK_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.457  2361.483    clocking_comp/mmcm_clocks/inst/SYSCLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129  2358.354 r  clocking_comp/mmcm_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581  2359.935    clocking_comp/mmcm_clocks/inst/CLK_OUT1_mmcm_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  2360.026 r  clocking_comp/mmcm_clocks/inst/clkout1_buf/O
                         net (fo=10539, routed)       1.434  2361.460    dataTransmit_comp/fifoWrComp/CLK_OUT1
    SLICE_X48Y24         FDRE                                         r  dataTransmit_comp/fifoWrComp/wrDinCnt_reg[10]/C
                         clock pessimism              0.000  2361.460    
                         clock uncertainty           -0.441  2361.019    
    SLICE_X48Y24         FDRE (Setup_fdre_C_R)       -0.429  2360.590    dataTransmit_comp/fifoWrComp/wrDinCnt_reg[10]
  -------------------------------------------------------------------
                         required time                       2360.590    
                         arrival time                       -2366.104    
  -------------------------------------------------------------------
                         slack                                 -5.514    

Slack (VIOLATED) :        -5.514ns  (required time - arrival time)
  Source:                 dataTransmit_comp/fifoRstBuff_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataTransmit_comp/fifoWrComp/wrDinCnt_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_mmcm_clock  {rise@0.000ns fall@8.138ns period=16.276ns})
  Path Group:             CLK_OUT1_mmcm_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.026ns  (CLK_OUT1_mmcm_clock rise@2360.026ns - sys_clk_pin rise@2360.000ns)
  Data Path Delay:        1.030ns  (logic 0.456ns (44.252%)  route 0.574ns (55.748%))
  Logic Levels:           0  
  Clock Path Skew:        -3.639ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.434ns = ( 2361.460 - 2360.026 ) 
    Source Clock Delay      (SCD):    5.073ns = ( 2365.073 - 2360.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.441ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.271ns
    Phase Error              (PE):    0.302ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                   2360.000  2360.000 r  
    W5                                                0.000  2360.000 r  CLK (IN)
                         net (fo=0)                   0.000  2360.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458  2361.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967  2363.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096  2363.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.552  2365.073    dataTransmit_comp/CLK
    SLICE_X49Y23         FDRE                                         r  dataTransmit_comp/fifoRstBuff_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y23         FDRE (Prop_fdre_C_Q)         0.456  2365.529 r  dataTransmit_comp/fifoRstBuff_reg_replica/Q
                         net (fo=19, routed)          0.574  2366.104    dataTransmit_comp/fifoWrComp/fifoRstBuff_reg_n_0_repN_alias
    SLICE_X48Y24         FDRE                                         r  dataTransmit_comp/fifoWrComp/wrDinCnt_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_mmcm_clock rise edge)
                                                   2360.026  2360.026 r  
    BUFGCTRL_X0Y1        BUFG                         0.000  2360.026 r  CLK_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.457  2361.483    clocking_comp/mmcm_clocks/inst/SYSCLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129  2358.354 r  clocking_comp/mmcm_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581  2359.935    clocking_comp/mmcm_clocks/inst/CLK_OUT1_mmcm_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  2360.026 r  clocking_comp/mmcm_clocks/inst/clkout1_buf/O
                         net (fo=10539, routed)       1.434  2361.460    dataTransmit_comp/fifoWrComp/CLK_OUT1
    SLICE_X48Y24         FDRE                                         r  dataTransmit_comp/fifoWrComp/wrDinCnt_reg[11]/C
                         clock pessimism              0.000  2361.460    
                         clock uncertainty           -0.441  2361.019    
    SLICE_X48Y24         FDRE (Setup_fdre_C_R)       -0.429  2360.590    dataTransmit_comp/fifoWrComp/wrDinCnt_reg[11]
  -------------------------------------------------------------------
                         required time                       2360.590    
                         arrival time                       -2366.104    
  -------------------------------------------------------------------
                         slack                                 -5.514    

Slack (VIOLATED) :        -5.514ns  (required time - arrival time)
  Source:                 dataTransmit_comp/fifoRstBuff_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataTransmit_comp/fifoWrComp/wrDinCnt_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_mmcm_clock  {rise@0.000ns fall@8.138ns period=16.276ns})
  Path Group:             CLK_OUT1_mmcm_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.026ns  (CLK_OUT1_mmcm_clock rise@2360.026ns - sys_clk_pin rise@2360.000ns)
  Data Path Delay:        1.030ns  (logic 0.456ns (44.252%)  route 0.574ns (55.748%))
  Logic Levels:           0  
  Clock Path Skew:        -3.639ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.434ns = ( 2361.460 - 2360.026 ) 
    Source Clock Delay      (SCD):    5.073ns = ( 2365.073 - 2360.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.441ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.271ns
    Phase Error              (PE):    0.302ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                   2360.000  2360.000 r  
    W5                                                0.000  2360.000 r  CLK (IN)
                         net (fo=0)                   0.000  2360.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458  2361.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967  2363.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096  2363.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.552  2365.073    dataTransmit_comp/CLK
    SLICE_X49Y23         FDRE                                         r  dataTransmit_comp/fifoRstBuff_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y23         FDRE (Prop_fdre_C_Q)         0.456  2365.529 r  dataTransmit_comp/fifoRstBuff_reg_replica/Q
                         net (fo=19, routed)          0.574  2366.104    dataTransmit_comp/fifoWrComp/fifoRstBuff_reg_n_0_repN_alias
    SLICE_X48Y24         FDRE                                         r  dataTransmit_comp/fifoWrComp/wrDinCnt_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_mmcm_clock rise edge)
                                                   2360.026  2360.026 r  
    BUFGCTRL_X0Y1        BUFG                         0.000  2360.026 r  CLK_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.457  2361.483    clocking_comp/mmcm_clocks/inst/SYSCLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129  2358.354 r  clocking_comp/mmcm_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581  2359.935    clocking_comp/mmcm_clocks/inst/CLK_OUT1_mmcm_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  2360.026 r  clocking_comp/mmcm_clocks/inst/clkout1_buf/O
                         net (fo=10539, routed)       1.434  2361.460    dataTransmit_comp/fifoWrComp/CLK_OUT1
    SLICE_X48Y24         FDRE                                         r  dataTransmit_comp/fifoWrComp/wrDinCnt_reg[8]/C
                         clock pessimism              0.000  2361.460    
                         clock uncertainty           -0.441  2361.019    
    SLICE_X48Y24         FDRE (Setup_fdre_C_R)       -0.429  2360.590    dataTransmit_comp/fifoWrComp/wrDinCnt_reg[8]
  -------------------------------------------------------------------
                         required time                       2360.590    
                         arrival time                       -2366.104    
  -------------------------------------------------------------------
                         slack                                 -5.514    

Slack (VIOLATED) :        -5.514ns  (required time - arrival time)
  Source:                 dataTransmit_comp/fifoRstBuff_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataTransmit_comp/fifoWrComp/wrDinCnt_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_mmcm_clock  {rise@0.000ns fall@8.138ns period=16.276ns})
  Path Group:             CLK_OUT1_mmcm_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.026ns  (CLK_OUT1_mmcm_clock rise@2360.026ns - sys_clk_pin rise@2360.000ns)
  Data Path Delay:        1.030ns  (logic 0.456ns (44.252%)  route 0.574ns (55.748%))
  Logic Levels:           0  
  Clock Path Skew:        -3.639ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.434ns = ( 2361.460 - 2360.026 ) 
    Source Clock Delay      (SCD):    5.073ns = ( 2365.073 - 2360.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.441ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.271ns
    Phase Error              (PE):    0.302ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                   2360.000  2360.000 r  
    W5                                                0.000  2360.000 r  CLK (IN)
                         net (fo=0)                   0.000  2360.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458  2361.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967  2363.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096  2363.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.552  2365.073    dataTransmit_comp/CLK
    SLICE_X49Y23         FDRE                                         r  dataTransmit_comp/fifoRstBuff_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y23         FDRE (Prop_fdre_C_Q)         0.456  2365.529 r  dataTransmit_comp/fifoRstBuff_reg_replica/Q
                         net (fo=19, routed)          0.574  2366.104    dataTransmit_comp/fifoWrComp/fifoRstBuff_reg_n_0_repN_alias
    SLICE_X48Y24         FDRE                                         r  dataTransmit_comp/fifoWrComp/wrDinCnt_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_mmcm_clock rise edge)
                                                   2360.026  2360.026 r  
    BUFGCTRL_X0Y1        BUFG                         0.000  2360.026 r  CLK_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.457  2361.483    clocking_comp/mmcm_clocks/inst/SYSCLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129  2358.354 r  clocking_comp/mmcm_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581  2359.935    clocking_comp/mmcm_clocks/inst/CLK_OUT1_mmcm_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  2360.026 r  clocking_comp/mmcm_clocks/inst/clkout1_buf/O
                         net (fo=10539, routed)       1.434  2361.460    dataTransmit_comp/fifoWrComp/CLK_OUT1
    SLICE_X48Y24         FDRE                                         r  dataTransmit_comp/fifoWrComp/wrDinCnt_reg[9]/C
                         clock pessimism              0.000  2361.460    
                         clock uncertainty           -0.441  2361.019    
    SLICE_X48Y24         FDRE (Setup_fdre_C_R)       -0.429  2360.590    dataTransmit_comp/fifoWrComp/wrDinCnt_reg[9]
  -------------------------------------------------------------------
                         required time                       2360.590    
                         arrival time                       -2366.104    
  -------------------------------------------------------------------
                         slack                                 -5.514    

Slack (VIOLATED) :        -5.351ns  (required time - arrival time)
  Source:                 dataTransmit_comp/fifoRstBuff_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataTransmit_comp/fifoWrComp/wrEnCnt_reg[3]/R
                            (falling edge-triggered cell FDRE clocked by CLK_OUT1_mmcm_clock  {rise@0.000ns fall@8.138ns period=16.276ns})
  Path Group:             CLK_OUT1_mmcm_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.013ns  (CLK_OUT1_mmcm_clock fall@1180.013ns - sys_clk_pin rise@1180.000ns)
  Data Path Delay:        0.861ns  (logic 0.456ns (52.985%)  route 0.405ns (47.015%))
  Logic Levels:           0  
  Clock Path Skew:        -3.636ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.437ns = ( 1181.450 - 1180.013 ) 
    Source Clock Delay      (SCD):    5.073ns = ( 1185.073 - 1180.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.441ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.271ns
    Phase Error              (PE):    0.302ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                   1180.000  1180.000 r  
    W5                                                0.000  1180.000 r  CLK (IN)
                         net (fo=0)                   0.000  1180.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458  1181.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967  1183.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096  1183.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.552  1185.073    dataTransmit_comp/CLK
    SLICE_X49Y23         FDRE                                         r  dataTransmit_comp/fifoRstBuff_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y23         FDRE (Prop_fdre_C_Q)         0.456  1185.529 r  dataTransmit_comp/fifoRstBuff_reg_replica/Q
                         net (fo=19, routed)          0.405  1185.934    dataTransmit_comp/fifoWrComp/fifoRstBuff_reg_n_0_repN_alias
    SLICE_X49Y22         FDRE                                         r  dataTransmit_comp/fifoWrComp/wrEnCnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_mmcm_clock fall edge)
                                                   1180.013  1180.013 f  
    BUFGCTRL_X0Y1        BUFG                         0.000  1180.013 f  CLK_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.457  1181.470    clocking_comp/mmcm_clocks/inst/SYSCLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129  1178.341 f  clocking_comp/mmcm_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581  1179.922    clocking_comp/mmcm_clocks/inst/CLK_OUT1_mmcm_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1180.013 f  clocking_comp/mmcm_clocks/inst/clkout1_buf/O
                         net (fo=10539, routed)       1.437  1181.450    dataTransmit_comp/fifoWrComp/CLK_OUT1
    SLICE_X49Y22         FDRE                                         r  dataTransmit_comp/fifoWrComp/wrEnCnt_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.000  1181.450    
                         clock uncertainty           -0.441  1181.009    
    SLICE_X49Y22         FDRE (Setup_fdre_C_R)       -0.426  1180.583    dataTransmit_comp/fifoWrComp/wrEnCnt_reg[3]
  -------------------------------------------------------------------
                         required time                       1180.583    
                         arrival time                       -1185.934    
  -------------------------------------------------------------------
                         slack                                 -5.351    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.459ns  (arrival time - required time)
  Source:                 dataTransmit_comp/fifoRstBuff_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataTransmit_comp/fifoWrComp/FSM_sequential_wrEnState_reg/D
                            (falling edge-triggered cell FDRE clocked by CLK_OUT1_mmcm_clock  {rise@0.000ns fall@8.138ns period=16.276ns})
  Path Group:             CLK_OUT1_mmcm_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.013ns  (CLK_OUT1_mmcm_clock fall@5069.987ns - sys_clk_pin rise@5070.000ns)
  Data Path Delay:        0.398ns  (logic 0.186ns (46.765%)  route 0.212ns (53.235%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.615ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns = ( 5070.818 - 5069.987 ) 
    Source Clock Delay      (SCD):    1.445ns = ( 5071.445 - 5070.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.441ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.271ns
    Phase Error              (PE):    0.302ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                   5070.000  5070.000 r  
    W5                                                0.000  5070.000 r  CLK (IN)
                         net (fo=0)                   0.000  5070.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226  5070.227 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631  5070.857    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026  5070.883 r  CLK_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.562  5071.445    dataTransmit_comp/CLK
    SLICE_X49Y15         FDRE                                         r  dataTransmit_comp/fifoRstBuff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y15         FDRE (Prop_fdre_C_Q)         0.141  5071.586 f  dataTransmit_comp/fifoRstBuff_reg/Q
                         net (fo=18, routed)          0.212  5071.798    dataTransmit_comp/fifoWrComp/wrDinCnt_reg[0]_0
    SLICE_X50Y15         LUT4 (Prop_lut4_I3_O)        0.045  5071.843 r  dataTransmit_comp/fifoWrComp/FSM_sequential_wrEnState_i_1/O
                         net (fo=1, routed)           0.000  5071.843    dataTransmit_comp/fifoWrComp/FSM_sequential_wrEnState_i_1_n_0
    SLICE_X50Y15         FDRE                                         r  dataTransmit_comp/fifoWrComp/FSM_sequential_wrEnState_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_mmcm_clock fall edge)
                                                   5069.987  5069.987 f  
    BUFGCTRL_X0Y1        BUFG                         0.000  5069.987 f  CLK_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.817  5070.804    clocking_comp/mmcm_clocks/inst/SYSCLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375  5069.429 f  clocking_comp/mmcm_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530  5069.958    clocking_comp/mmcm_clocks/inst/CLK_OUT1_mmcm_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029  5069.987 f  clocking_comp/mmcm_clocks/inst/clkout1_buf/O
                         net (fo=10539, routed)       0.831  5070.818    dataTransmit_comp/fifoWrComp/CLK_OUT1
    SLICE_X50Y15         FDRE                                         r  dataTransmit_comp/fifoWrComp/FSM_sequential_wrEnState_reg/C  (IS_INVERTED)
                         clock pessimism              0.000  5070.818    
                         clock uncertainty            0.441  5071.259    
    SLICE_X50Y15         FDRE (Hold_fdre_C_D)         0.125  5071.384    dataTransmit_comp/fifoWrComp/FSM_sequential_wrEnState_reg
  -------------------------------------------------------------------
                         required time                      -5071.384    
                         arrival time                        5071.843    
  -------------------------------------------------------------------
                         slack                                  0.459    

Slack (MET) :             0.504ns  (arrival time - required time)
  Source:                 dataTransmit_comp/fifoRstBuff_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataTransmit_comp/fifoWrComp/wrFifoSelCnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_mmcm_clock  {rise@0.000ns fall@8.138ns period=16.276ns})
  Path Group:             CLK_OUT1_mmcm_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_mmcm_clock rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.186ns (42.771%)  route 0.249ns (57.229%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.618ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.820ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.441ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.271ns
    Phase Error              (PE):    0.302ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.554     1.437    dataTransmit_comp/CLK
    SLICE_X49Y23         FDRE                                         r  dataTransmit_comp/fifoRstBuff_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y23         FDRE (Prop_fdre_C_Q)         0.141     1.578 f  dataTransmit_comp/fifoRstBuff_reg_replica/Q
                         net (fo=19, routed)          0.249     1.827    dataTransmit_comp/fifoWrComp/fifoRstBuff_reg_n_0_repN_alias
    SLICE_X49Y24         LUT3 (Prop_lut3_I2_O)        0.045     1.872 r  dataTransmit_comp/fifoWrComp/wrFifoSelCnt[0]_i_1/O
                         net (fo=1, routed)           0.000     1.872    dataTransmit_comp/fifoWrComp/wrFifoSelCnt[0]_i_1_n_0
    SLICE_X49Y24         FDRE                                         r  dataTransmit_comp/fifoWrComp/wrFifoSelCnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_mmcm_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.817     0.817    clocking_comp/mmcm_clocks/inst/SYSCLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  clocking_comp/mmcm_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    clocking_comp/mmcm_clocks/inst/CLK_OUT1_mmcm_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clocking_comp/mmcm_clocks/inst/clkout1_buf/O
                         net (fo=10539, routed)       0.820     0.820    dataTransmit_comp/fifoWrComp/CLK_OUT1
    SLICE_X49Y24         FDRE                                         r  dataTransmit_comp/fifoWrComp/wrFifoSelCnt_reg[0]/C
                         clock pessimism              0.000     0.820    
                         clock uncertainty            0.441     1.261    
    SLICE_X49Y24         FDRE (Hold_fdre_C_D)         0.107     1.368    dataTransmit_comp/fifoWrComp/wrFifoSelCnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.368    
                         arrival time                           1.872    
  -------------------------------------------------------------------
                         slack                                  0.504    

Slack (MET) :             0.505ns  (arrival time - required time)
  Source:                 dataTransmit_comp/fifoRstBuff_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataTransmit_comp/fifoWrComp/wrFifoSelCnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_mmcm_clock  {rise@0.000ns fall@8.138ns period=16.276ns})
  Path Group:             CLK_OUT1_mmcm_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_mmcm_clock rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.187ns (42.902%)  route 0.249ns (57.098%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.618ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.820ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.441ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.271ns
    Phase Error              (PE):    0.302ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.554     1.437    dataTransmit_comp/CLK
    SLICE_X49Y23         FDRE                                         r  dataTransmit_comp/fifoRstBuff_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y23         FDRE (Prop_fdre_C_Q)         0.141     1.578 f  dataTransmit_comp/fifoRstBuff_reg_replica/Q
                         net (fo=19, routed)          0.249     1.827    dataTransmit_comp/fifoWrComp/fifoRstBuff_reg_n_0_repN_alias
    SLICE_X49Y24         LUT4 (Prop_lut4_I3_O)        0.046     1.873 r  dataTransmit_comp/fifoWrComp/wrFifoSelCnt[1]_i_1/O
                         net (fo=1, routed)           0.000     1.873    dataTransmit_comp/fifoWrComp/wrFifoSelCnt[1]_i_1_n_0
    SLICE_X49Y24         FDRE                                         r  dataTransmit_comp/fifoWrComp/wrFifoSelCnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_mmcm_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.817     0.817    clocking_comp/mmcm_clocks/inst/SYSCLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  clocking_comp/mmcm_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    clocking_comp/mmcm_clocks/inst/CLK_OUT1_mmcm_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clocking_comp/mmcm_clocks/inst/clkout1_buf/O
                         net (fo=10539, routed)       0.820     0.820    dataTransmit_comp/fifoWrComp/CLK_OUT1
    SLICE_X49Y24         FDRE                                         r  dataTransmit_comp/fifoWrComp/wrFifoSelCnt_reg[1]/C
                         clock pessimism              0.000     0.820    
                         clock uncertainty            0.441     1.261    
    SLICE_X49Y24         FDRE (Hold_fdre_C_D)         0.107     1.368    dataTransmit_comp/fifoWrComp/wrFifoSelCnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.368    
                         arrival time                           1.873    
  -------------------------------------------------------------------
                         slack                                  0.505    

Slack (MET) :             0.509ns  (arrival time - required time)
  Source:                 dataTransmit_comp/fifoRstBuff_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataTransmit_comp/fifoWrComp/wrDinCnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_mmcm_clock  {rise@0.000ns fall@8.138ns period=16.276ns})
  Path Group:             CLK_OUT1_mmcm_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_mmcm_clock rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.141ns (44.343%)  route 0.177ns (55.657%))
  Logic Levels:           0  
  Clock Path Skew:        -0.615ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.441ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.271ns
    Phase Error              (PE):    0.302ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.554     1.437    dataTransmit_comp/CLK
    SLICE_X49Y23         FDRE                                         r  dataTransmit_comp/fifoRstBuff_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y23         FDRE (Prop_fdre_C_Q)         0.141     1.578 r  dataTransmit_comp/fifoRstBuff_reg_replica/Q
                         net (fo=19, routed)          0.177     1.755    dataTransmit_comp/fifoWrComp/fifoRstBuff_reg_n_0_repN_alias
    SLICE_X48Y22         FDRE                                         r  dataTransmit_comp/fifoWrComp/wrDinCnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_mmcm_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.817     0.817    clocking_comp/mmcm_clocks/inst/SYSCLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  clocking_comp/mmcm_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    clocking_comp/mmcm_clocks/inst/CLK_OUT1_mmcm_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clocking_comp/mmcm_clocks/inst/clkout1_buf/O
                         net (fo=10539, routed)       0.823     0.823    dataTransmit_comp/fifoWrComp/CLK_OUT1
    SLICE_X48Y22         FDRE                                         r  dataTransmit_comp/fifoWrComp/wrDinCnt_reg[0]/C
                         clock pessimism              0.000     0.823    
                         clock uncertainty            0.441     1.264    
    SLICE_X48Y22         FDRE (Hold_fdre_C_R)        -0.018     1.246    dataTransmit_comp/fifoWrComp/wrDinCnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.246    
                         arrival time                           1.755    
  -------------------------------------------------------------------
                         slack                                  0.509    

Slack (MET) :             0.509ns  (arrival time - required time)
  Source:                 dataTransmit_comp/fifoRstBuff_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataTransmit_comp/fifoWrComp/wrDinCnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_mmcm_clock  {rise@0.000ns fall@8.138ns period=16.276ns})
  Path Group:             CLK_OUT1_mmcm_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_mmcm_clock rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.141ns (44.343%)  route 0.177ns (55.657%))
  Logic Levels:           0  
  Clock Path Skew:        -0.615ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.441ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.271ns
    Phase Error              (PE):    0.302ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.554     1.437    dataTransmit_comp/CLK
    SLICE_X49Y23         FDRE                                         r  dataTransmit_comp/fifoRstBuff_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y23         FDRE (Prop_fdre_C_Q)         0.141     1.578 r  dataTransmit_comp/fifoRstBuff_reg_replica/Q
                         net (fo=19, routed)          0.177     1.755    dataTransmit_comp/fifoWrComp/fifoRstBuff_reg_n_0_repN_alias
    SLICE_X48Y22         FDRE                                         r  dataTransmit_comp/fifoWrComp/wrDinCnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_mmcm_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.817     0.817    clocking_comp/mmcm_clocks/inst/SYSCLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  clocking_comp/mmcm_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    clocking_comp/mmcm_clocks/inst/CLK_OUT1_mmcm_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clocking_comp/mmcm_clocks/inst/clkout1_buf/O
                         net (fo=10539, routed)       0.823     0.823    dataTransmit_comp/fifoWrComp/CLK_OUT1
    SLICE_X48Y22         FDRE                                         r  dataTransmit_comp/fifoWrComp/wrDinCnt_reg[1]/C
                         clock pessimism              0.000     0.823    
                         clock uncertainty            0.441     1.264    
    SLICE_X48Y22         FDRE (Hold_fdre_C_R)        -0.018     1.246    dataTransmit_comp/fifoWrComp/wrDinCnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.246    
                         arrival time                           1.755    
  -------------------------------------------------------------------
                         slack                                  0.509    

Slack (MET) :             0.509ns  (arrival time - required time)
  Source:                 dataTransmit_comp/fifoRstBuff_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataTransmit_comp/fifoWrComp/wrDinCnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_mmcm_clock  {rise@0.000ns fall@8.138ns period=16.276ns})
  Path Group:             CLK_OUT1_mmcm_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_mmcm_clock rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.141ns (44.343%)  route 0.177ns (55.657%))
  Logic Levels:           0  
  Clock Path Skew:        -0.615ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.441ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.271ns
    Phase Error              (PE):    0.302ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.554     1.437    dataTransmit_comp/CLK
    SLICE_X49Y23         FDRE                                         r  dataTransmit_comp/fifoRstBuff_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y23         FDRE (Prop_fdre_C_Q)         0.141     1.578 r  dataTransmit_comp/fifoRstBuff_reg_replica/Q
                         net (fo=19, routed)          0.177     1.755    dataTransmit_comp/fifoWrComp/fifoRstBuff_reg_n_0_repN_alias
    SLICE_X48Y22         FDRE                                         r  dataTransmit_comp/fifoWrComp/wrDinCnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_mmcm_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.817     0.817    clocking_comp/mmcm_clocks/inst/SYSCLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  clocking_comp/mmcm_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    clocking_comp/mmcm_clocks/inst/CLK_OUT1_mmcm_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clocking_comp/mmcm_clocks/inst/clkout1_buf/O
                         net (fo=10539, routed)       0.823     0.823    dataTransmit_comp/fifoWrComp/CLK_OUT1
    SLICE_X48Y22         FDRE                                         r  dataTransmit_comp/fifoWrComp/wrDinCnt_reg[2]/C
                         clock pessimism              0.000     0.823    
                         clock uncertainty            0.441     1.264    
    SLICE_X48Y22         FDRE (Hold_fdre_C_R)        -0.018     1.246    dataTransmit_comp/fifoWrComp/wrDinCnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.246    
                         arrival time                           1.755    
  -------------------------------------------------------------------
                         slack                                  0.509    

Slack (MET) :             0.509ns  (arrival time - required time)
  Source:                 dataTransmit_comp/fifoRstBuff_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataTransmit_comp/fifoWrComp/wrDinCnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_mmcm_clock  {rise@0.000ns fall@8.138ns period=16.276ns})
  Path Group:             CLK_OUT1_mmcm_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_mmcm_clock rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.141ns (44.343%)  route 0.177ns (55.657%))
  Logic Levels:           0  
  Clock Path Skew:        -0.615ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.441ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.271ns
    Phase Error              (PE):    0.302ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.554     1.437    dataTransmit_comp/CLK
    SLICE_X49Y23         FDRE                                         r  dataTransmit_comp/fifoRstBuff_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y23         FDRE (Prop_fdre_C_Q)         0.141     1.578 r  dataTransmit_comp/fifoRstBuff_reg_replica/Q
                         net (fo=19, routed)          0.177     1.755    dataTransmit_comp/fifoWrComp/fifoRstBuff_reg_n_0_repN_alias
    SLICE_X48Y22         FDRE                                         r  dataTransmit_comp/fifoWrComp/wrDinCnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_mmcm_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.817     0.817    clocking_comp/mmcm_clocks/inst/SYSCLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  clocking_comp/mmcm_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    clocking_comp/mmcm_clocks/inst/CLK_OUT1_mmcm_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clocking_comp/mmcm_clocks/inst/clkout1_buf/O
                         net (fo=10539, routed)       0.823     0.823    dataTransmit_comp/fifoWrComp/CLK_OUT1
    SLICE_X48Y22         FDRE                                         r  dataTransmit_comp/fifoWrComp/wrDinCnt_reg[3]/C
                         clock pessimism              0.000     0.823    
                         clock uncertainty            0.441     1.264    
    SLICE_X48Y22         FDRE (Hold_fdre_C_R)        -0.018     1.246    dataTransmit_comp/fifoWrComp/wrDinCnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.246    
                         arrival time                           1.755    
  -------------------------------------------------------------------
                         slack                                  0.509    

Slack (MET) :             0.511ns  (arrival time - required time)
  Source:                 dataTransmit_comp/fifoRstBuff_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataTransmit_comp/fifoWrComp/wrEnCnt_reg[3]/R
                            (falling edge-triggered cell FDRE clocked by CLK_OUT1_mmcm_clock  {rise@0.000ns fall@8.138ns period=16.276ns})
  Path Group:             CLK_OUT1_mmcm_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.013ns  (CLK_OUT1_mmcm_clock fall@5069.987ns - sys_clk_pin rise@5070.000ns)
  Data Path Delay:        0.314ns  (logic 0.141ns (44.958%)  route 0.173ns (55.042%))
  Logic Levels:           0  
  Clock Path Skew:        -0.615ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns = ( 5070.810 - 5069.987 ) 
    Source Clock Delay      (SCD):    1.437ns = ( 5071.437 - 5070.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.441ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.271ns
    Phase Error              (PE):    0.302ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                   5070.000  5070.000 r  
    W5                                                0.000  5070.000 r  CLK (IN)
                         net (fo=0)                   0.000  5070.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226  5070.227 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631  5070.857    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026  5070.883 r  CLK_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.554  5071.437    dataTransmit_comp/CLK
    SLICE_X49Y23         FDRE                                         r  dataTransmit_comp/fifoRstBuff_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y23         FDRE (Prop_fdre_C_Q)         0.141  5071.578 r  dataTransmit_comp/fifoRstBuff_reg_replica/Q
                         net (fo=19, routed)          0.173  5071.751    dataTransmit_comp/fifoWrComp/fifoRstBuff_reg_n_0_repN_alias
    SLICE_X49Y22         FDRE                                         r  dataTransmit_comp/fifoWrComp/wrEnCnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_mmcm_clock fall edge)
                                                   5069.987  5069.987 f  
    BUFGCTRL_X0Y1        BUFG                         0.000  5069.987 f  CLK_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.817  5070.804    clocking_comp/mmcm_clocks/inst/SYSCLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375  5069.429 f  clocking_comp/mmcm_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530  5069.958    clocking_comp/mmcm_clocks/inst/CLK_OUT1_mmcm_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029  5069.987 f  clocking_comp/mmcm_clocks/inst/clkout1_buf/O
                         net (fo=10539, routed)       0.823  5070.810    dataTransmit_comp/fifoWrComp/CLK_OUT1
    SLICE_X49Y22         FDRE                                         r  dataTransmit_comp/fifoWrComp/wrEnCnt_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.000  5070.810    
                         clock uncertainty            0.441  5071.251    
    SLICE_X49Y22         FDRE (Hold_fdre_C_R)        -0.011  5071.240    dataTransmit_comp/fifoWrComp/wrEnCnt_reg[3]
  -------------------------------------------------------------------
                         required time                      -5071.240    
                         arrival time                        5071.751    
  -------------------------------------------------------------------
                         slack                                  0.511    

Slack (MET) :             0.515ns  (arrival time - required time)
  Source:                 dataTransmit_comp/fifoRstBuff_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataTransmit_comp/fifoWrComp/wrEnCnt_reg[0]/R
                            (falling edge-triggered cell FDRE clocked by CLK_OUT1_mmcm_clock  {rise@0.000ns fall@8.138ns period=16.276ns})
  Path Group:             CLK_OUT1_mmcm_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.013ns  (CLK_OUT1_mmcm_clock fall@5069.987ns - sys_clk_pin rise@5070.000ns)
  Data Path Delay:        0.316ns  (logic 0.141ns (44.585%)  route 0.175ns (55.415%))
  Logic Levels:           0  
  Clock Path Skew:        -0.617ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns = ( 5070.816 - 5069.987 ) 
    Source Clock Delay      (SCD):    1.445ns = ( 5071.445 - 5070.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.441ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.271ns
    Phase Error              (PE):    0.302ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                   5070.000  5070.000 r  
    W5                                                0.000  5070.000 r  CLK (IN)
                         net (fo=0)                   0.000  5070.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226  5070.227 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631  5070.857    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026  5070.883 r  CLK_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.562  5071.445    dataTransmit_comp/CLK
    SLICE_X49Y15         FDRE                                         r  dataTransmit_comp/fifoRstBuff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y15         FDRE (Prop_fdre_C_Q)         0.141  5071.586 r  dataTransmit_comp/fifoRstBuff_reg/Q
                         net (fo=18, routed)          0.175  5071.761    dataTransmit_comp/fifoWrComp/wrDinCnt_reg[0]_0
    SLICE_X49Y16         FDRE                                         r  dataTransmit_comp/fifoWrComp/wrEnCnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_mmcm_clock fall edge)
                                                   5069.987  5069.987 f  
    BUFGCTRL_X0Y1        BUFG                         0.000  5069.987 f  CLK_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.817  5070.804    clocking_comp/mmcm_clocks/inst/SYSCLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375  5069.429 f  clocking_comp/mmcm_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530  5069.958    clocking_comp/mmcm_clocks/inst/CLK_OUT1_mmcm_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029  5069.987 f  clocking_comp/mmcm_clocks/inst/clkout1_buf/O
                         net (fo=10539, routed)       0.829  5070.816    dataTransmit_comp/fifoWrComp/CLK_OUT1
    SLICE_X49Y16         FDRE                                         r  dataTransmit_comp/fifoWrComp/wrEnCnt_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.000  5070.816    
                         clock uncertainty            0.441  5071.257    
    SLICE_X49Y16         FDRE (Hold_fdre_C_R)        -0.011  5071.246    dataTransmit_comp/fifoWrComp/wrEnCnt_reg[0]
  -------------------------------------------------------------------
                         required time                      -5071.246    
                         arrival time                        5071.761    
  -------------------------------------------------------------------
                         slack                                  0.515    

Slack (MET) :             0.515ns  (arrival time - required time)
  Source:                 dataTransmit_comp/fifoRstBuff_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataTransmit_comp/fifoWrComp/wrEnCnt_reg[1]/R
                            (falling edge-triggered cell FDRE clocked by CLK_OUT1_mmcm_clock  {rise@0.000ns fall@8.138ns period=16.276ns})
  Path Group:             CLK_OUT1_mmcm_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.013ns  (CLK_OUT1_mmcm_clock fall@5069.987ns - sys_clk_pin rise@5070.000ns)
  Data Path Delay:        0.316ns  (logic 0.141ns (44.585%)  route 0.175ns (55.415%))
  Logic Levels:           0  
  Clock Path Skew:        -0.617ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns = ( 5070.816 - 5069.987 ) 
    Source Clock Delay      (SCD):    1.445ns = ( 5071.445 - 5070.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.441ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.271ns
    Phase Error              (PE):    0.302ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                   5070.000  5070.000 r  
    W5                                                0.000  5070.000 r  CLK (IN)
                         net (fo=0)                   0.000  5070.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226  5070.227 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631  5070.857    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026  5070.883 r  CLK_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.562  5071.445    dataTransmit_comp/CLK
    SLICE_X49Y15         FDRE                                         r  dataTransmit_comp/fifoRstBuff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y15         FDRE (Prop_fdre_C_Q)         0.141  5071.586 r  dataTransmit_comp/fifoRstBuff_reg/Q
                         net (fo=18, routed)          0.175  5071.761    dataTransmit_comp/fifoWrComp/wrDinCnt_reg[0]_0
    SLICE_X49Y16         FDRE                                         r  dataTransmit_comp/fifoWrComp/wrEnCnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_mmcm_clock fall edge)
                                                   5069.987  5069.987 f  
    BUFGCTRL_X0Y1        BUFG                         0.000  5069.987 f  CLK_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.817  5070.804    clocking_comp/mmcm_clocks/inst/SYSCLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375  5069.429 f  clocking_comp/mmcm_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530  5069.958    clocking_comp/mmcm_clocks/inst/CLK_OUT1_mmcm_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029  5069.987 f  clocking_comp/mmcm_clocks/inst/clkout1_buf/O
                         net (fo=10539, routed)       0.829  5070.816    dataTransmit_comp/fifoWrComp/CLK_OUT1
    SLICE_X49Y16         FDRE                                         r  dataTransmit_comp/fifoWrComp/wrEnCnt_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.000  5070.816    
                         clock uncertainty            0.441  5071.257    
    SLICE_X49Y16         FDRE (Hold_fdre_C_R)        -0.011  5071.246    dataTransmit_comp/fifoWrComp/wrEnCnt_reg[1]
  -------------------------------------------------------------------
                         required time                      -5071.246    
                         arrival time                        5071.761    
  -------------------------------------------------------------------
                         slack                                  0.515    





---------------------------------------------------------------------------------------------------
From Clock:  CLK_OUT1_mmcm_clock
  To Clock:  sys_clk_pin

Setup :            2  Failing Endpoints,  Worst Slack       -4.406ns,  Total Violation       -8.806ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.062ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.406ns  (required time - arrival time)
  Source:                 dataTransmit_comp/FIFO_DUALCLOCK_MACRO_inst_3/bl.fifo_36_inst_bl.fifo_36_bl/WRCLK
                            (rising edge-triggered cell FIFO36E1 clocked by CLK_OUT1_mmcm_clock  {rise@0.000ns fall@8.138ns period=16.276ns})
  Destination:            dataTransmit_comp/fifoRdComp/FSM_sequential_rdState_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.026ns  (sys_clk_pin rise@3890.000ns - CLK_OUT1_mmcm_clock rise@3889.974ns)
  Data Path Delay:        7.201ns  (logic 1.289ns (17.901%)  route 5.912ns (82.099%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        3.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 3894.780 - 3890.000 ) 
    Source Clock Delay      (SCD):    1.599ns = ( 3891.573 - 3889.974 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.441ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.271ns
    Phase Error              (PE):    0.302ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_mmcm_clock rise edge)
                                                   3889.974  3889.974 r  
    BUFGCTRL_X0Y1        BUFG                         0.000  3889.974 r  CLK_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.575  3891.549    clocking_comp/mmcm_clocks/inst/SYSCLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333  3888.217 r  clocking_comp/mmcm_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661  3889.878    clocking_comp/mmcm_clocks/inst/CLK_OUT1_mmcm_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096  3889.974 r  clocking_comp/mmcm_clocks/inst/clkout1_buf/O
                         net (fo=10539, routed)       1.599  3891.573    dataTransmit_comp/FIFO_DUALCLOCK_MACRO_inst_3/CLK_OUT1
    RAMB36_X1Y4          FIFO36E1                                     r  dataTransmit_comp/FIFO_DUALCLOCK_MACRO_inst_3/bl.fifo_36_inst_bl.fifo_36_bl/WRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y4          FIFO36E1 (Prop_fifo36e1_WRCLK_FULL)
                                                      1.041  3892.614 r  dataTransmit_comp/FIFO_DUALCLOCK_MACRO_inst_3/bl.fifo_36_inst_bl.fifo_36_bl/FULL
                         net (fo=1, routed)           5.006  3897.620    dataTransmit_comp/fifoRdComp/fifoFull_3
    SLICE_X49Y21         LUT6 (Prop_lut6_I2_O)        0.124  3897.744 r  dataTransmit_comp/fifoRdComp/FSM_sequential_rdState[1]_i_2/O
                         net (fo=2, routed)           0.905  3898.649    dataTransmit_comp/fifoRdComp/FSM_sequential_rdState[1]_i_2_n_0
    SLICE_X49Y21         LUT6 (Prop_lut6_I4_O)        0.124  3898.773 r  dataTransmit_comp/fifoRdComp/FSM_sequential_rdState[1]_i_1/O
                         net (fo=1, routed)           0.000  3898.773    dataTransmit_comp/fifoRdComp/FSM_sequential_rdState[1]_i_1_n_0
    SLICE_X49Y21         FDRE                                         r  dataTransmit_comp/fifoRdComp/FSM_sequential_rdState_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                   3890.000  3890.000 r  
    W5                                                0.000  3890.000 r  CLK (IN)
                         net (fo=0)                   0.000  3890.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388  3891.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862  3893.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091  3893.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.439  3894.780    dataTransmit_comp/fifoRdComp/CLK
    SLICE_X49Y21         FDRE                                         r  dataTransmit_comp/fifoRdComp/FSM_sequential_rdState_reg[1]/C
                         clock pessimism              0.000  3894.780    
                         clock uncertainty           -0.441  3894.339    
    SLICE_X49Y21         FDRE (Setup_fdre_C_D)        0.029  3894.368    dataTransmit_comp/fifoRdComp/FSM_sequential_rdState_reg[1]
  -------------------------------------------------------------------
                         required time                       3894.368    
                         arrival time                       -3898.773    
  -------------------------------------------------------------------
                         slack                                 -4.406    

Slack (VIOLATED) :        -4.401ns  (required time - arrival time)
  Source:                 dataTransmit_comp/FIFO_DUALCLOCK_MACRO_inst_3/bl.fifo_36_inst_bl.fifo_36_bl/WRCLK
                            (rising edge-triggered cell FIFO36E1 clocked by CLK_OUT1_mmcm_clock  {rise@0.000ns fall@8.138ns period=16.276ns})
  Destination:            dataTransmit_comp/fifoRdComp/FSM_sequential_rdState_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.026ns  (sys_clk_pin rise@3890.000ns - CLK_OUT1_mmcm_clock rise@3889.974ns)
  Data Path Delay:        7.198ns  (logic 1.289ns (17.908%)  route 5.909ns (82.092%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        3.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 3894.780 - 3890.000 ) 
    Source Clock Delay      (SCD):    1.599ns = ( 3891.573 - 3889.974 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.441ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.271ns
    Phase Error              (PE):    0.302ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_mmcm_clock rise edge)
                                                   3889.974  3889.974 r  
    BUFGCTRL_X0Y1        BUFG                         0.000  3889.974 r  CLK_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.575  3891.549    clocking_comp/mmcm_clocks/inst/SYSCLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333  3888.217 r  clocking_comp/mmcm_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661  3889.878    clocking_comp/mmcm_clocks/inst/CLK_OUT1_mmcm_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096  3889.974 r  clocking_comp/mmcm_clocks/inst/clkout1_buf/O
                         net (fo=10539, routed)       1.599  3891.573    dataTransmit_comp/FIFO_DUALCLOCK_MACRO_inst_3/CLK_OUT1
    RAMB36_X1Y4          FIFO36E1                                     r  dataTransmit_comp/FIFO_DUALCLOCK_MACRO_inst_3/bl.fifo_36_inst_bl.fifo_36_bl/WRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y4          FIFO36E1 (Prop_fifo36e1_WRCLK_FULL)
                                                      1.041  3892.614 r  dataTransmit_comp/FIFO_DUALCLOCK_MACRO_inst_3/bl.fifo_36_inst_bl.fifo_36_bl/FULL
                         net (fo=1, routed)           5.006  3897.620    dataTransmit_comp/fifoRdComp/fifoFull_3
    SLICE_X49Y21         LUT6 (Prop_lut6_I2_O)        0.124  3897.744 r  dataTransmit_comp/fifoRdComp/FSM_sequential_rdState[1]_i_2/O
                         net (fo=2, routed)           0.902  3898.646    dataTransmit_comp/fifoRdComp/FSM_sequential_rdState[1]_i_2_n_0
    SLICE_X49Y21         LUT6 (Prop_lut6_I4_O)        0.124  3898.771 r  dataTransmit_comp/fifoRdComp/FSM_sequential_rdState[0]_i_1/O
                         net (fo=1, routed)           0.000  3898.771    dataTransmit_comp/fifoRdComp/FSM_sequential_rdState[0]_i_1_n_0
    SLICE_X49Y21         FDRE                                         r  dataTransmit_comp/fifoRdComp/FSM_sequential_rdState_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                   3890.000  3890.000 r  
    W5                                                0.000  3890.000 r  CLK (IN)
                         net (fo=0)                   0.000  3890.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388  3891.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862  3893.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091  3893.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.439  3894.780    dataTransmit_comp/fifoRdComp/CLK
    SLICE_X49Y21         FDRE                                         r  dataTransmit_comp/fifoRdComp/FSM_sequential_rdState_reg[0]/C
                         clock pessimism              0.000  3894.780    
                         clock uncertainty           -0.441  3894.339    
    SLICE_X49Y21         FDRE (Setup_fdre_C_D)        0.031  3894.370    dataTransmit_comp/fifoRdComp/FSM_sequential_rdState_reg[0]
  -------------------------------------------------------------------
                         required time                       3894.370    
                         arrival time                       -3898.771    
  -------------------------------------------------------------------
                         slack                                 -4.401    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 dataTransmit_comp/FIFO_DUALCLOCK_MACRO_inst_4/bl.fifo_36_inst_bl.fifo_36_bl/WRCLK
                            (rising edge-triggered cell FIFO36E1 clocked by CLK_OUT1_mmcm_clock  {rise@0.000ns fall@8.138ns period=16.276ns})
  Destination:            dataTransmit_comp/fifoRdComp/FSM_sequential_rdState_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - CLK_OUT1_mmcm_clock rise@0.000ns)
  Data Path Delay:        4.364ns  (logic 0.755ns (17.300%)  route 3.609ns (82.700%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        3.590ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.077ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.441ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.271ns
    Phase Error              (PE):    0.302ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_mmcm_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.457     1.457    clocking_comp/mmcm_clocks/inst/SYSCLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  clocking_comp/mmcm_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    clocking_comp/mmcm_clocks/inst/CLK_OUT1_mmcm_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  clocking_comp/mmcm_clocks/inst/clkout1_buf/O
                         net (fo=10539, routed)       1.487     1.487    dataTransmit_comp/FIFO_DUALCLOCK_MACRO_inst_4/CLK_OUT1
    RAMB36_X1Y3          FIFO36E1                                     r  dataTransmit_comp/FIFO_DUALCLOCK_MACRO_inst_4/bl.fifo_36_inst_bl.fifo_36_bl/WRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y3          FIFO36E1 (Prop_fifo36e1_WRCLK_FULL)
                                                      0.555     2.042 r  dataTransmit_comp/FIFO_DUALCLOCK_MACRO_inst_4/bl.fifo_36_inst_bl.fifo_36_bl/FULL
                         net (fo=1, routed)           2.824     4.866    dataTransmit_comp/fifoRdComp/fifoFull_4
    SLICE_X49Y21         LUT6 (Prop_lut6_I4_O)        0.100     4.966 r  dataTransmit_comp/fifoRdComp/FSM_sequential_rdState[1]_i_2/O
                         net (fo=2, routed)           0.785     5.751    dataTransmit_comp/fifoRdComp/FSM_sequential_rdState[1]_i_2_n_0
    SLICE_X49Y21         LUT6 (Prop_lut6_I4_O)        0.100     5.851 r  dataTransmit_comp/fifoRdComp/FSM_sequential_rdState[0]_i_1/O
                         net (fo=1, routed)           0.000     5.851    dataTransmit_comp/fifoRdComp/FSM_sequential_rdState[0]_i_1_n_0
    SLICE_X49Y21         FDRE                                         r  dataTransmit_comp/fifoRdComp/FSM_sequential_rdState_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.556     5.077    dataTransmit_comp/fifoRdComp/CLK
    SLICE_X49Y21         FDRE                                         r  dataTransmit_comp/fifoRdComp/FSM_sequential_rdState_reg[0]/C
                         clock pessimism              0.000     5.077    
                         clock uncertainty            0.441     5.519    
    SLICE_X49Y21         FDRE (Hold_fdre_C_D)         0.270     5.789    dataTransmit_comp/fifoRdComp/FSM_sequential_rdState_reg[0]
  -------------------------------------------------------------------
                         required time                         -5.789    
                         arrival time                           5.851    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 dataTransmit_comp/FIFO_DUALCLOCK_MACRO_inst_4/bl.fifo_36_inst_bl.fifo_36_bl/WRCLK
                            (rising edge-triggered cell FIFO36E1 clocked by CLK_OUT1_mmcm_clock  {rise@0.000ns fall@8.138ns period=16.276ns})
  Destination:            dataTransmit_comp/fifoRdComp/FSM_sequential_rdState_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - CLK_OUT1_mmcm_clock rise@0.000ns)
  Data Path Delay:        4.366ns  (logic 0.755ns (17.292%)  route 3.611ns (82.708%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        3.590ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.077ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.441ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.271ns
    Phase Error              (PE):    0.302ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_mmcm_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.457     1.457    clocking_comp/mmcm_clocks/inst/SYSCLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  clocking_comp/mmcm_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    clocking_comp/mmcm_clocks/inst/CLK_OUT1_mmcm_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  clocking_comp/mmcm_clocks/inst/clkout1_buf/O
                         net (fo=10539, routed)       1.487     1.487    dataTransmit_comp/FIFO_DUALCLOCK_MACRO_inst_4/CLK_OUT1
    RAMB36_X1Y3          FIFO36E1                                     r  dataTransmit_comp/FIFO_DUALCLOCK_MACRO_inst_4/bl.fifo_36_inst_bl.fifo_36_bl/WRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y3          FIFO36E1 (Prop_fifo36e1_WRCLK_FULL)
                                                      0.555     2.042 r  dataTransmit_comp/FIFO_DUALCLOCK_MACRO_inst_4/bl.fifo_36_inst_bl.fifo_36_bl/FULL
                         net (fo=1, routed)           2.824     4.866    dataTransmit_comp/fifoRdComp/fifoFull_4
    SLICE_X49Y21         LUT6 (Prop_lut6_I4_O)        0.100     4.966 r  dataTransmit_comp/fifoRdComp/FSM_sequential_rdState[1]_i_2/O
                         net (fo=2, routed)           0.787     5.753    dataTransmit_comp/fifoRdComp/FSM_sequential_rdState[1]_i_2_n_0
    SLICE_X49Y21         LUT6 (Prop_lut6_I4_O)        0.100     5.853 r  dataTransmit_comp/fifoRdComp/FSM_sequential_rdState[1]_i_1/O
                         net (fo=1, routed)           0.000     5.853    dataTransmit_comp/fifoRdComp/FSM_sequential_rdState[1]_i_1_n_0
    SLICE_X49Y21         FDRE                                         r  dataTransmit_comp/fifoRdComp/FSM_sequential_rdState_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.556     5.077    dataTransmit_comp/fifoRdComp/CLK
    SLICE_X49Y21         FDRE                                         r  dataTransmit_comp/fifoRdComp/FSM_sequential_rdState_reg[1]/C
                         clock pessimism              0.000     5.077    
                         clock uncertainty            0.441     5.519    
    SLICE_X49Y21         FDRE (Hold_fdre_C_D)         0.269     5.788    dataTransmit_comp/fifoRdComp/FSM_sequential_rdState_reg[1]
  -------------------------------------------------------------------
                         required time                         -5.788    
                         arrival time                           5.853    
  -------------------------------------------------------------------
                         slack                                  0.065    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  CLK_OUT1_mmcm_clock
  To Clock:  CLK_OUT1_mmcm_clock

Setup :            0  Failing Endpoints,  Worst Slack        0.948ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.153ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.948ns  (required time - arrival time)
  Source:                 rstCntMMCM_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_mmcm_clock  {rise@0.000ns fall@8.138ns period=16.276ns})
  Destination:            cicFirDemod_comp/firFlt22_comp/multiPhaseCeCnt_reg[0]/PRE
                            (recovery check against rising-edge clock CLK_OUT1_mmcm_clock  {rise@0.000ns fall@8.138ns period=16.276ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.276ns  (CLK_OUT1_mmcm_clock rise@16.276ns - CLK_OUT1_mmcm_clock rise@0.000ns)
  Data Path Delay:        14.615ns  (logic 1.014ns (6.938%)  route 13.601ns (93.062%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.427ns = ( 17.703 - 16.276 ) 
    Source Clock Delay      (SCD):    1.638ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.271ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_mmcm_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.575     1.575    clocking_comp/mmcm_clocks/inst/SYSCLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  clocking_comp/mmcm_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    clocking_comp/mmcm_clocks/inst/CLK_OUT1_mmcm_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clocking_comp/mmcm_clocks/inst/clkout1_buf/O
                         net (fo=10539, routed)       1.638     1.638    clkMmcm
    SLICE_X64Y6          FDRE                                         r  rstCntMMCM_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y6          FDRE (Prop_fdre_C_Q)         0.518     2.156 r  rstCntMMCM_reg[20]/Q
                         net (fo=2, routed)           0.815     2.971    cicFirDemod_comp/firFlt23_comp/ring_count[1]_i_6_3[3]
    SLICE_X65Y5          LUT4 (Prop_lut4_I0_O)        0.124     3.095 f  cicFirDemod_comp/firFlt23_comp/ring_count[1]_i_7/O
                         net (fo=1, routed)           0.796     3.892    cicFirDemod_comp/firFlt23_comp/ring_count[1]_i_7_n_0
    SLICE_X65Y4          LUT6 (Prop_lut6_I0_O)        0.124     4.016 f  cicFirDemod_comp/firFlt23_comp/ring_count[1]_i_6/O
                         net (fo=1, routed)           0.433     4.449    cicFirDemod_comp/firFlt23_comp/ring_count[1]_i_6_n_0
    SLICE_X65Y4          LUT6 (Prop_lut6_I5_O)        0.124     4.573 r  cicFirDemod_comp/firFlt23_comp/ring_count[1]_i_4/O
                         net (fo=2, routed)           0.418     4.990    clocking_comp/clkPcmCeCnt_reg[0]_0
    SLICE_X63Y3          LUT2 (Prop_lut2_I1_O)        0.124     5.114 f  clocking_comp/ring_count[1]_i_2__1/O
                         net (fo=5864, routed)       11.139    16.253    cicFirDemod_comp/firFlt22_comp/rstMMCM
    SLICE_X34Y83         FDPE                                         f  cicFirDemod_comp/firFlt22_comp/multiPhaseCeCnt_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_mmcm_clock rise edge)
                                                     16.276    16.276 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    16.276 r  CLK_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.457    17.733    clocking_comp/mmcm_clocks/inst/SYSCLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    14.604 r  clocking_comp/mmcm_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.185    clocking_comp/mmcm_clocks/inst/CLK_OUT1_mmcm_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.276 r  clocking_comp/mmcm_clocks/inst/clkout1_buf/O
                         net (fo=10539, routed)       1.427    17.703    cicFirDemod_comp/firFlt22_comp/CLK_OUT1
    SLICE_X34Y83         FDPE                                         r  cicFirDemod_comp/firFlt22_comp/multiPhaseCeCnt_reg[0]/C
                         clock pessimism              0.000    17.703    
                         clock uncertainty           -0.140    17.563    
    SLICE_X34Y83         FDPE (Recov_fdpe_C_PRE)     -0.361    17.202    cicFirDemod_comp/firFlt22_comp/multiPhaseCeCnt_reg[0]
  -------------------------------------------------------------------
                         required time                         17.202    
                         arrival time                         -16.253    
  -------------------------------------------------------------------
                         slack                                  0.948    

Slack (MET) :             0.976ns  (required time - arrival time)
  Source:                 rstCntMMCM_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_mmcm_clock  {rise@0.000ns fall@8.138ns period=16.276ns})
  Destination:            cicFirDemod_comp/firFlt22_comp/input_pipeline_phase0_reg[11][12]/CLR
                            (recovery check against rising-edge clock CLK_OUT1_mmcm_clock  {rise@0.000ns fall@8.138ns period=16.276ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.276ns  (CLK_OUT1_mmcm_clock rise@16.276ns - CLK_OUT1_mmcm_clock rise@0.000ns)
  Data Path Delay:        14.538ns  (logic 1.014ns (6.975%)  route 13.524ns (93.025%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.421ns = ( 17.697 - 16.276 ) 
    Source Clock Delay      (SCD):    1.638ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.271ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_mmcm_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.575     1.575    clocking_comp/mmcm_clocks/inst/SYSCLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  clocking_comp/mmcm_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    clocking_comp/mmcm_clocks/inst/CLK_OUT1_mmcm_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clocking_comp/mmcm_clocks/inst/clkout1_buf/O
                         net (fo=10539, routed)       1.638     1.638    clkMmcm
    SLICE_X64Y6          FDRE                                         r  rstCntMMCM_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y6          FDRE (Prop_fdre_C_Q)         0.518     2.156 r  rstCntMMCM_reg[20]/Q
                         net (fo=2, routed)           0.815     2.971    cicFirDemod_comp/firFlt23_comp/ring_count[1]_i_6_3[3]
    SLICE_X65Y5          LUT4 (Prop_lut4_I0_O)        0.124     3.095 f  cicFirDemod_comp/firFlt23_comp/ring_count[1]_i_7/O
                         net (fo=1, routed)           0.796     3.892    cicFirDemod_comp/firFlt23_comp/ring_count[1]_i_7_n_0
    SLICE_X65Y4          LUT6 (Prop_lut6_I0_O)        0.124     4.016 f  cicFirDemod_comp/firFlt23_comp/ring_count[1]_i_6/O
                         net (fo=1, routed)           0.433     4.449    cicFirDemod_comp/firFlt23_comp/ring_count[1]_i_6_n_0
    SLICE_X65Y4          LUT6 (Prop_lut6_I5_O)        0.124     4.573 r  cicFirDemod_comp/firFlt23_comp/ring_count[1]_i_4/O
                         net (fo=2, routed)           0.418     4.990    clocking_comp/clkPcmCeCnt_reg[0]_0
    SLICE_X63Y3          LUT2 (Prop_lut2_I1_O)        0.124     5.114 f  clocking_comp/ring_count[1]_i_2__1/O
                         net (fo=5864, routed)       11.062    16.176    cicFirDemod_comp/firFlt22_comp/rstMMCM
    SLICE_X37Y72         FDCE                                         f  cicFirDemod_comp/firFlt22_comp/input_pipeline_phase0_reg[11][12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_mmcm_clock rise edge)
                                                     16.276    16.276 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    16.276 r  CLK_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.457    17.733    clocking_comp/mmcm_clocks/inst/SYSCLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    14.604 r  clocking_comp/mmcm_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.185    clocking_comp/mmcm_clocks/inst/CLK_OUT1_mmcm_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.276 r  clocking_comp/mmcm_clocks/inst/clkout1_buf/O
                         net (fo=10539, routed)       1.421    17.697    cicFirDemod_comp/firFlt22_comp/CLK_OUT1
    SLICE_X37Y72         FDCE                                         r  cicFirDemod_comp/firFlt22_comp/input_pipeline_phase0_reg[11][12]/C
                         clock pessimism              0.000    17.697    
                         clock uncertainty           -0.140    17.557    
    SLICE_X37Y72         FDCE (Recov_fdce_C_CLR)     -0.405    17.152    cicFirDemod_comp/firFlt22_comp/input_pipeline_phase0_reg[11][12]
  -------------------------------------------------------------------
                         required time                         17.152    
                         arrival time                         -16.176    
  -------------------------------------------------------------------
                         slack                                  0.976    

Slack (MET) :             0.976ns  (required time - arrival time)
  Source:                 rstCntMMCM_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_mmcm_clock  {rise@0.000ns fall@8.138ns period=16.276ns})
  Destination:            cicFirDemod_comp/firFlt22_comp/input_pipeline_phase0_reg[11][13]/CLR
                            (recovery check against rising-edge clock CLK_OUT1_mmcm_clock  {rise@0.000ns fall@8.138ns period=16.276ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.276ns  (CLK_OUT1_mmcm_clock rise@16.276ns - CLK_OUT1_mmcm_clock rise@0.000ns)
  Data Path Delay:        14.538ns  (logic 1.014ns (6.975%)  route 13.524ns (93.025%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.421ns = ( 17.697 - 16.276 ) 
    Source Clock Delay      (SCD):    1.638ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.271ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_mmcm_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.575     1.575    clocking_comp/mmcm_clocks/inst/SYSCLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  clocking_comp/mmcm_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    clocking_comp/mmcm_clocks/inst/CLK_OUT1_mmcm_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clocking_comp/mmcm_clocks/inst/clkout1_buf/O
                         net (fo=10539, routed)       1.638     1.638    clkMmcm
    SLICE_X64Y6          FDRE                                         r  rstCntMMCM_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y6          FDRE (Prop_fdre_C_Q)         0.518     2.156 r  rstCntMMCM_reg[20]/Q
                         net (fo=2, routed)           0.815     2.971    cicFirDemod_comp/firFlt23_comp/ring_count[1]_i_6_3[3]
    SLICE_X65Y5          LUT4 (Prop_lut4_I0_O)        0.124     3.095 f  cicFirDemod_comp/firFlt23_comp/ring_count[1]_i_7/O
                         net (fo=1, routed)           0.796     3.892    cicFirDemod_comp/firFlt23_comp/ring_count[1]_i_7_n_0
    SLICE_X65Y4          LUT6 (Prop_lut6_I0_O)        0.124     4.016 f  cicFirDemod_comp/firFlt23_comp/ring_count[1]_i_6/O
                         net (fo=1, routed)           0.433     4.449    cicFirDemod_comp/firFlt23_comp/ring_count[1]_i_6_n_0
    SLICE_X65Y4          LUT6 (Prop_lut6_I5_O)        0.124     4.573 r  cicFirDemod_comp/firFlt23_comp/ring_count[1]_i_4/O
                         net (fo=2, routed)           0.418     4.990    clocking_comp/clkPcmCeCnt_reg[0]_0
    SLICE_X63Y3          LUT2 (Prop_lut2_I1_O)        0.124     5.114 f  clocking_comp/ring_count[1]_i_2__1/O
                         net (fo=5864, routed)       11.062    16.176    cicFirDemod_comp/firFlt22_comp/rstMMCM
    SLICE_X37Y72         FDCE                                         f  cicFirDemod_comp/firFlt22_comp/input_pipeline_phase0_reg[11][13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_mmcm_clock rise edge)
                                                     16.276    16.276 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    16.276 r  CLK_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.457    17.733    clocking_comp/mmcm_clocks/inst/SYSCLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    14.604 r  clocking_comp/mmcm_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.185    clocking_comp/mmcm_clocks/inst/CLK_OUT1_mmcm_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.276 r  clocking_comp/mmcm_clocks/inst/clkout1_buf/O
                         net (fo=10539, routed)       1.421    17.697    cicFirDemod_comp/firFlt22_comp/CLK_OUT1
    SLICE_X37Y72         FDCE                                         r  cicFirDemod_comp/firFlt22_comp/input_pipeline_phase0_reg[11][13]/C
                         clock pessimism              0.000    17.697    
                         clock uncertainty           -0.140    17.557    
    SLICE_X37Y72         FDCE (Recov_fdce_C_CLR)     -0.405    17.152    cicFirDemod_comp/firFlt22_comp/input_pipeline_phase0_reg[11][13]
  -------------------------------------------------------------------
                         required time                         17.152    
                         arrival time                         -16.176    
  -------------------------------------------------------------------
                         slack                                  0.976    

Slack (MET) :             0.976ns  (required time - arrival time)
  Source:                 rstCntMMCM_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_mmcm_clock  {rise@0.000ns fall@8.138ns period=16.276ns})
  Destination:            cicFirDemod_comp/firFlt22_comp/input_pipeline_phase0_reg[11][14]/CLR
                            (recovery check against rising-edge clock CLK_OUT1_mmcm_clock  {rise@0.000ns fall@8.138ns period=16.276ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.276ns  (CLK_OUT1_mmcm_clock rise@16.276ns - CLK_OUT1_mmcm_clock rise@0.000ns)
  Data Path Delay:        14.538ns  (logic 1.014ns (6.975%)  route 13.524ns (93.025%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.421ns = ( 17.697 - 16.276 ) 
    Source Clock Delay      (SCD):    1.638ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.271ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_mmcm_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.575     1.575    clocking_comp/mmcm_clocks/inst/SYSCLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  clocking_comp/mmcm_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    clocking_comp/mmcm_clocks/inst/CLK_OUT1_mmcm_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clocking_comp/mmcm_clocks/inst/clkout1_buf/O
                         net (fo=10539, routed)       1.638     1.638    clkMmcm
    SLICE_X64Y6          FDRE                                         r  rstCntMMCM_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y6          FDRE (Prop_fdre_C_Q)         0.518     2.156 r  rstCntMMCM_reg[20]/Q
                         net (fo=2, routed)           0.815     2.971    cicFirDemod_comp/firFlt23_comp/ring_count[1]_i_6_3[3]
    SLICE_X65Y5          LUT4 (Prop_lut4_I0_O)        0.124     3.095 f  cicFirDemod_comp/firFlt23_comp/ring_count[1]_i_7/O
                         net (fo=1, routed)           0.796     3.892    cicFirDemod_comp/firFlt23_comp/ring_count[1]_i_7_n_0
    SLICE_X65Y4          LUT6 (Prop_lut6_I0_O)        0.124     4.016 f  cicFirDemod_comp/firFlt23_comp/ring_count[1]_i_6/O
                         net (fo=1, routed)           0.433     4.449    cicFirDemod_comp/firFlt23_comp/ring_count[1]_i_6_n_0
    SLICE_X65Y4          LUT6 (Prop_lut6_I5_O)        0.124     4.573 r  cicFirDemod_comp/firFlt23_comp/ring_count[1]_i_4/O
                         net (fo=2, routed)           0.418     4.990    clocking_comp/clkPcmCeCnt_reg[0]_0
    SLICE_X63Y3          LUT2 (Prop_lut2_I1_O)        0.124     5.114 f  clocking_comp/ring_count[1]_i_2__1/O
                         net (fo=5864, routed)       11.062    16.176    cicFirDemod_comp/firFlt22_comp/rstMMCM
    SLICE_X37Y72         FDCE                                         f  cicFirDemod_comp/firFlt22_comp/input_pipeline_phase0_reg[11][14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_mmcm_clock rise edge)
                                                     16.276    16.276 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    16.276 r  CLK_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.457    17.733    clocking_comp/mmcm_clocks/inst/SYSCLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    14.604 r  clocking_comp/mmcm_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.185    clocking_comp/mmcm_clocks/inst/CLK_OUT1_mmcm_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.276 r  clocking_comp/mmcm_clocks/inst/clkout1_buf/O
                         net (fo=10539, routed)       1.421    17.697    cicFirDemod_comp/firFlt22_comp/CLK_OUT1
    SLICE_X37Y72         FDCE                                         r  cicFirDemod_comp/firFlt22_comp/input_pipeline_phase0_reg[11][14]/C
                         clock pessimism              0.000    17.697    
                         clock uncertainty           -0.140    17.557    
    SLICE_X37Y72         FDCE (Recov_fdce_C_CLR)     -0.405    17.152    cicFirDemod_comp/firFlt22_comp/input_pipeline_phase0_reg[11][14]
  -------------------------------------------------------------------
                         required time                         17.152    
                         arrival time                         -16.176    
  -------------------------------------------------------------------
                         slack                                  0.976    

Slack (MET) :             0.976ns  (required time - arrival time)
  Source:                 rstCntMMCM_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_mmcm_clock  {rise@0.000ns fall@8.138ns period=16.276ns})
  Destination:            cicFirDemod_comp/firFlt22_comp/input_pipeline_phase0_reg[11][15]/CLR
                            (recovery check against rising-edge clock CLK_OUT1_mmcm_clock  {rise@0.000ns fall@8.138ns period=16.276ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.276ns  (CLK_OUT1_mmcm_clock rise@16.276ns - CLK_OUT1_mmcm_clock rise@0.000ns)
  Data Path Delay:        14.538ns  (logic 1.014ns (6.975%)  route 13.524ns (93.025%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.421ns = ( 17.697 - 16.276 ) 
    Source Clock Delay      (SCD):    1.638ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.271ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_mmcm_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.575     1.575    clocking_comp/mmcm_clocks/inst/SYSCLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  clocking_comp/mmcm_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    clocking_comp/mmcm_clocks/inst/CLK_OUT1_mmcm_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clocking_comp/mmcm_clocks/inst/clkout1_buf/O
                         net (fo=10539, routed)       1.638     1.638    clkMmcm
    SLICE_X64Y6          FDRE                                         r  rstCntMMCM_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y6          FDRE (Prop_fdre_C_Q)         0.518     2.156 r  rstCntMMCM_reg[20]/Q
                         net (fo=2, routed)           0.815     2.971    cicFirDemod_comp/firFlt23_comp/ring_count[1]_i_6_3[3]
    SLICE_X65Y5          LUT4 (Prop_lut4_I0_O)        0.124     3.095 f  cicFirDemod_comp/firFlt23_comp/ring_count[1]_i_7/O
                         net (fo=1, routed)           0.796     3.892    cicFirDemod_comp/firFlt23_comp/ring_count[1]_i_7_n_0
    SLICE_X65Y4          LUT6 (Prop_lut6_I0_O)        0.124     4.016 f  cicFirDemod_comp/firFlt23_comp/ring_count[1]_i_6/O
                         net (fo=1, routed)           0.433     4.449    cicFirDemod_comp/firFlt23_comp/ring_count[1]_i_6_n_0
    SLICE_X65Y4          LUT6 (Prop_lut6_I5_O)        0.124     4.573 r  cicFirDemod_comp/firFlt23_comp/ring_count[1]_i_4/O
                         net (fo=2, routed)           0.418     4.990    clocking_comp/clkPcmCeCnt_reg[0]_0
    SLICE_X63Y3          LUT2 (Prop_lut2_I1_O)        0.124     5.114 f  clocking_comp/ring_count[1]_i_2__1/O
                         net (fo=5864, routed)       11.062    16.176    cicFirDemod_comp/firFlt22_comp/rstMMCM
    SLICE_X37Y72         FDCE                                         f  cicFirDemod_comp/firFlt22_comp/input_pipeline_phase0_reg[11][15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_mmcm_clock rise edge)
                                                     16.276    16.276 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    16.276 r  CLK_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.457    17.733    clocking_comp/mmcm_clocks/inst/SYSCLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    14.604 r  clocking_comp/mmcm_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.185    clocking_comp/mmcm_clocks/inst/CLK_OUT1_mmcm_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.276 r  clocking_comp/mmcm_clocks/inst/clkout1_buf/O
                         net (fo=10539, routed)       1.421    17.697    cicFirDemod_comp/firFlt22_comp/CLK_OUT1
    SLICE_X37Y72         FDCE                                         r  cicFirDemod_comp/firFlt22_comp/input_pipeline_phase0_reg[11][15]/C
                         clock pessimism              0.000    17.697    
                         clock uncertainty           -0.140    17.557    
    SLICE_X37Y72         FDCE (Recov_fdce_C_CLR)     -0.405    17.152    cicFirDemod_comp/firFlt22_comp/input_pipeline_phase0_reg[11][15]
  -------------------------------------------------------------------
                         required time                         17.152    
                         arrival time                         -16.176    
  -------------------------------------------------------------------
                         slack                                  0.976    

Slack (MET) :             1.169ns  (required time - arrival time)
  Source:                 rstCntMMCM_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_mmcm_clock  {rise@0.000ns fall@8.138ns period=16.276ns})
  Destination:            cicFirDemod_comp/firFlt23_comp/prodCnt_reg[2]/CLR
                            (recovery check against rising-edge clock CLK_OUT1_mmcm_clock  {rise@0.000ns fall@8.138ns period=16.276ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.276ns  (CLK_OUT1_mmcm_clock rise@16.276ns - CLK_OUT1_mmcm_clock rise@0.000ns)
  Data Path Delay:        14.348ns  (logic 1.014ns (7.067%)  route 13.334ns (92.933%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.425ns = ( 17.701 - 16.276 ) 
    Source Clock Delay      (SCD):    1.638ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.271ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_mmcm_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.575     1.575    clocking_comp/mmcm_clocks/inst/SYSCLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  clocking_comp/mmcm_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    clocking_comp/mmcm_clocks/inst/CLK_OUT1_mmcm_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clocking_comp/mmcm_clocks/inst/clkout1_buf/O
                         net (fo=10539, routed)       1.638     1.638    clkMmcm
    SLICE_X64Y6          FDRE                                         r  rstCntMMCM_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y6          FDRE (Prop_fdre_C_Q)         0.518     2.156 r  rstCntMMCM_reg[20]/Q
                         net (fo=2, routed)           0.815     2.971    cicFirDemod_comp/firFlt23_comp/ring_count[1]_i_6_3[3]
    SLICE_X65Y5          LUT4 (Prop_lut4_I0_O)        0.124     3.095 f  cicFirDemod_comp/firFlt23_comp/ring_count[1]_i_7/O
                         net (fo=1, routed)           0.796     3.892    cicFirDemod_comp/firFlt23_comp/ring_count[1]_i_7_n_0
    SLICE_X65Y4          LUT6 (Prop_lut6_I0_O)        0.124     4.016 f  cicFirDemod_comp/firFlt23_comp/ring_count[1]_i_6/O
                         net (fo=1, routed)           0.433     4.449    cicFirDemod_comp/firFlt23_comp/ring_count[1]_i_6_n_0
    SLICE_X65Y4          LUT6 (Prop_lut6_I5_O)        0.124     4.573 r  cicFirDemod_comp/firFlt23_comp/ring_count[1]_i_4/O
                         net (fo=2, routed)           0.418     4.990    clocking_comp/clkPcmCeCnt_reg[0]_0
    SLICE_X63Y3          LUT2 (Prop_lut2_I1_O)        0.124     5.114 f  clocking_comp/ring_count[1]_i_2__1/O
                         net (fo=5864, routed)       10.872    15.987    cicFirDemod_comp/firFlt23_comp/rstMMCM
    SLICE_X36Y68         FDCE                                         f  cicFirDemod_comp/firFlt23_comp/prodCnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_mmcm_clock rise edge)
                                                     16.276    16.276 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    16.276 r  CLK_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.457    17.733    clocking_comp/mmcm_clocks/inst/SYSCLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    14.604 r  clocking_comp/mmcm_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.185    clocking_comp/mmcm_clocks/inst/CLK_OUT1_mmcm_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.276 r  clocking_comp/mmcm_clocks/inst/clkout1_buf/O
                         net (fo=10539, routed)       1.425    17.701    cicFirDemod_comp/firFlt23_comp/CLK_OUT1
    SLICE_X36Y68         FDCE                                         r  cicFirDemod_comp/firFlt23_comp/prodCnt_reg[2]/C
                         clock pessimism              0.000    17.701    
                         clock uncertainty           -0.140    17.561    
    SLICE_X36Y68         FDCE (Recov_fdce_C_CLR)     -0.405    17.156    cicFirDemod_comp/firFlt23_comp/prodCnt_reg[2]
  -------------------------------------------------------------------
                         required time                         17.156    
                         arrival time                         -15.987    
  -------------------------------------------------------------------
                         slack                                  1.169    

Slack (MET) :             1.169ns  (required time - arrival time)
  Source:                 rstCntMMCM_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_mmcm_clock  {rise@0.000ns fall@8.138ns period=16.276ns})
  Destination:            cicFirDemod_comp/firFlt23_comp/prodCnt_reg[3]/CLR
                            (recovery check against rising-edge clock CLK_OUT1_mmcm_clock  {rise@0.000ns fall@8.138ns period=16.276ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.276ns  (CLK_OUT1_mmcm_clock rise@16.276ns - CLK_OUT1_mmcm_clock rise@0.000ns)
  Data Path Delay:        14.348ns  (logic 1.014ns (7.067%)  route 13.334ns (92.933%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.425ns = ( 17.701 - 16.276 ) 
    Source Clock Delay      (SCD):    1.638ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.271ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_mmcm_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.575     1.575    clocking_comp/mmcm_clocks/inst/SYSCLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  clocking_comp/mmcm_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    clocking_comp/mmcm_clocks/inst/CLK_OUT1_mmcm_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clocking_comp/mmcm_clocks/inst/clkout1_buf/O
                         net (fo=10539, routed)       1.638     1.638    clkMmcm
    SLICE_X64Y6          FDRE                                         r  rstCntMMCM_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y6          FDRE (Prop_fdre_C_Q)         0.518     2.156 r  rstCntMMCM_reg[20]/Q
                         net (fo=2, routed)           0.815     2.971    cicFirDemod_comp/firFlt23_comp/ring_count[1]_i_6_3[3]
    SLICE_X65Y5          LUT4 (Prop_lut4_I0_O)        0.124     3.095 f  cicFirDemod_comp/firFlt23_comp/ring_count[1]_i_7/O
                         net (fo=1, routed)           0.796     3.892    cicFirDemod_comp/firFlt23_comp/ring_count[1]_i_7_n_0
    SLICE_X65Y4          LUT6 (Prop_lut6_I0_O)        0.124     4.016 f  cicFirDemod_comp/firFlt23_comp/ring_count[1]_i_6/O
                         net (fo=1, routed)           0.433     4.449    cicFirDemod_comp/firFlt23_comp/ring_count[1]_i_6_n_0
    SLICE_X65Y4          LUT6 (Prop_lut6_I5_O)        0.124     4.573 r  cicFirDemod_comp/firFlt23_comp/ring_count[1]_i_4/O
                         net (fo=2, routed)           0.418     4.990    clocking_comp/clkPcmCeCnt_reg[0]_0
    SLICE_X63Y3          LUT2 (Prop_lut2_I1_O)        0.124     5.114 f  clocking_comp/ring_count[1]_i_2__1/O
                         net (fo=5864, routed)       10.872    15.987    cicFirDemod_comp/firFlt23_comp/rstMMCM
    SLICE_X36Y68         FDCE                                         f  cicFirDemod_comp/firFlt23_comp/prodCnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_mmcm_clock rise edge)
                                                     16.276    16.276 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    16.276 r  CLK_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.457    17.733    clocking_comp/mmcm_clocks/inst/SYSCLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    14.604 r  clocking_comp/mmcm_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.185    clocking_comp/mmcm_clocks/inst/CLK_OUT1_mmcm_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.276 r  clocking_comp/mmcm_clocks/inst/clkout1_buf/O
                         net (fo=10539, routed)       1.425    17.701    cicFirDemod_comp/firFlt23_comp/CLK_OUT1
    SLICE_X36Y68         FDCE                                         r  cicFirDemod_comp/firFlt23_comp/prodCnt_reg[3]/C
                         clock pessimism              0.000    17.701    
                         clock uncertainty           -0.140    17.561    
    SLICE_X36Y68         FDCE (Recov_fdce_C_CLR)     -0.405    17.156    cicFirDemod_comp/firFlt23_comp/prodCnt_reg[3]
  -------------------------------------------------------------------
                         required time                         17.156    
                         arrival time                         -15.987    
  -------------------------------------------------------------------
                         slack                                  1.169    

Slack (MET) :             1.169ns  (required time - arrival time)
  Source:                 rstCntMMCM_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_mmcm_clock  {rise@0.000ns fall@8.138ns period=16.276ns})
  Destination:            cicFirDemod_comp/firFlt23_comp/prodCnt_reg[4]/CLR
                            (recovery check against rising-edge clock CLK_OUT1_mmcm_clock  {rise@0.000ns fall@8.138ns period=16.276ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.276ns  (CLK_OUT1_mmcm_clock rise@16.276ns - CLK_OUT1_mmcm_clock rise@0.000ns)
  Data Path Delay:        14.348ns  (logic 1.014ns (7.067%)  route 13.334ns (92.933%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.425ns = ( 17.701 - 16.276 ) 
    Source Clock Delay      (SCD):    1.638ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.271ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_mmcm_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.575     1.575    clocking_comp/mmcm_clocks/inst/SYSCLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  clocking_comp/mmcm_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    clocking_comp/mmcm_clocks/inst/CLK_OUT1_mmcm_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clocking_comp/mmcm_clocks/inst/clkout1_buf/O
                         net (fo=10539, routed)       1.638     1.638    clkMmcm
    SLICE_X64Y6          FDRE                                         r  rstCntMMCM_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y6          FDRE (Prop_fdre_C_Q)         0.518     2.156 r  rstCntMMCM_reg[20]/Q
                         net (fo=2, routed)           0.815     2.971    cicFirDemod_comp/firFlt23_comp/ring_count[1]_i_6_3[3]
    SLICE_X65Y5          LUT4 (Prop_lut4_I0_O)        0.124     3.095 f  cicFirDemod_comp/firFlt23_comp/ring_count[1]_i_7/O
                         net (fo=1, routed)           0.796     3.892    cicFirDemod_comp/firFlt23_comp/ring_count[1]_i_7_n_0
    SLICE_X65Y4          LUT6 (Prop_lut6_I0_O)        0.124     4.016 f  cicFirDemod_comp/firFlt23_comp/ring_count[1]_i_6/O
                         net (fo=1, routed)           0.433     4.449    cicFirDemod_comp/firFlt23_comp/ring_count[1]_i_6_n_0
    SLICE_X65Y4          LUT6 (Prop_lut6_I5_O)        0.124     4.573 r  cicFirDemod_comp/firFlt23_comp/ring_count[1]_i_4/O
                         net (fo=2, routed)           0.418     4.990    clocking_comp/clkPcmCeCnt_reg[0]_0
    SLICE_X63Y3          LUT2 (Prop_lut2_I1_O)        0.124     5.114 f  clocking_comp/ring_count[1]_i_2__1/O
                         net (fo=5864, routed)       10.872    15.987    cicFirDemod_comp/firFlt23_comp/rstMMCM
    SLICE_X36Y68         FDCE                                         f  cicFirDemod_comp/firFlt23_comp/prodCnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_mmcm_clock rise edge)
                                                     16.276    16.276 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    16.276 r  CLK_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.457    17.733    clocking_comp/mmcm_clocks/inst/SYSCLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    14.604 r  clocking_comp/mmcm_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.185    clocking_comp/mmcm_clocks/inst/CLK_OUT1_mmcm_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.276 r  clocking_comp/mmcm_clocks/inst/clkout1_buf/O
                         net (fo=10539, routed)       1.425    17.701    cicFirDemod_comp/firFlt23_comp/CLK_OUT1
    SLICE_X36Y68         FDCE                                         r  cicFirDemod_comp/firFlt23_comp/prodCnt_reg[4]/C
                         clock pessimism              0.000    17.701    
                         clock uncertainty           -0.140    17.561    
    SLICE_X36Y68         FDCE (Recov_fdce_C_CLR)     -0.405    17.156    cicFirDemod_comp/firFlt23_comp/prodCnt_reg[4]
  -------------------------------------------------------------------
                         required time                         17.156    
                         arrival time                         -15.987    
  -------------------------------------------------------------------
                         slack                                  1.169    

Slack (MET) :             1.174ns  (required time - arrival time)
  Source:                 rstCntMMCM_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_mmcm_clock  {rise@0.000ns fall@8.138ns period=16.276ns})
  Destination:            cicFirDemod_comp/firFlt23_comp/prodCnt_reg[0]/CLR
                            (recovery check against rising-edge clock CLK_OUT1_mmcm_clock  {rise@0.000ns fall@8.138ns period=16.276ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.276ns  (CLK_OUT1_mmcm_clock rise@16.276ns - CLK_OUT1_mmcm_clock rise@0.000ns)
  Data Path Delay:        14.344ns  (logic 1.014ns (7.069%)  route 13.330ns (92.931%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.425ns = ( 17.701 - 16.276 ) 
    Source Clock Delay      (SCD):    1.638ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.271ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_mmcm_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.575     1.575    clocking_comp/mmcm_clocks/inst/SYSCLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  clocking_comp/mmcm_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    clocking_comp/mmcm_clocks/inst/CLK_OUT1_mmcm_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clocking_comp/mmcm_clocks/inst/clkout1_buf/O
                         net (fo=10539, routed)       1.638     1.638    clkMmcm
    SLICE_X64Y6          FDRE                                         r  rstCntMMCM_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y6          FDRE (Prop_fdre_C_Q)         0.518     2.156 r  rstCntMMCM_reg[20]/Q
                         net (fo=2, routed)           0.815     2.971    cicFirDemod_comp/firFlt23_comp/ring_count[1]_i_6_3[3]
    SLICE_X65Y5          LUT4 (Prop_lut4_I0_O)        0.124     3.095 f  cicFirDemod_comp/firFlt23_comp/ring_count[1]_i_7/O
                         net (fo=1, routed)           0.796     3.892    cicFirDemod_comp/firFlt23_comp/ring_count[1]_i_7_n_0
    SLICE_X65Y4          LUT6 (Prop_lut6_I0_O)        0.124     4.016 f  cicFirDemod_comp/firFlt23_comp/ring_count[1]_i_6/O
                         net (fo=1, routed)           0.433     4.449    cicFirDemod_comp/firFlt23_comp/ring_count[1]_i_6_n_0
    SLICE_X65Y4          LUT6 (Prop_lut6_I5_O)        0.124     4.573 r  cicFirDemod_comp/firFlt23_comp/ring_count[1]_i_4/O
                         net (fo=2, routed)           0.418     4.990    clocking_comp/clkPcmCeCnt_reg[0]_0
    SLICE_X63Y3          LUT2 (Prop_lut2_I1_O)        0.124     5.114 f  clocking_comp/ring_count[1]_i_2__1/O
                         net (fo=5864, routed)       10.868    15.982    cicFirDemod_comp/firFlt23_comp/rstMMCM
    SLICE_X37Y68         FDCE                                         f  cicFirDemod_comp/firFlt23_comp/prodCnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_mmcm_clock rise edge)
                                                     16.276    16.276 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    16.276 r  CLK_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.457    17.733    clocking_comp/mmcm_clocks/inst/SYSCLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    14.604 r  clocking_comp/mmcm_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.185    clocking_comp/mmcm_clocks/inst/CLK_OUT1_mmcm_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.276 r  clocking_comp/mmcm_clocks/inst/clkout1_buf/O
                         net (fo=10539, routed)       1.425    17.701    cicFirDemod_comp/firFlt23_comp/CLK_OUT1
    SLICE_X37Y68         FDCE                                         r  cicFirDemod_comp/firFlt23_comp/prodCnt_reg[0]/C
                         clock pessimism              0.000    17.701    
                         clock uncertainty           -0.140    17.561    
    SLICE_X37Y68         FDCE (Recov_fdce_C_CLR)     -0.405    17.156    cicFirDemod_comp/firFlt23_comp/prodCnt_reg[0]
  -------------------------------------------------------------------
                         required time                         17.156    
                         arrival time                         -15.982    
  -------------------------------------------------------------------
                         slack                                  1.174    

Slack (MET) :             1.174ns  (required time - arrival time)
  Source:                 rstCntMMCM_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_mmcm_clock  {rise@0.000ns fall@8.138ns period=16.276ns})
  Destination:            cicFirDemod_comp/firFlt23_comp/prodCnt_reg[1]/CLR
                            (recovery check against rising-edge clock CLK_OUT1_mmcm_clock  {rise@0.000ns fall@8.138ns period=16.276ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.276ns  (CLK_OUT1_mmcm_clock rise@16.276ns - CLK_OUT1_mmcm_clock rise@0.000ns)
  Data Path Delay:        14.344ns  (logic 1.014ns (7.069%)  route 13.330ns (92.931%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.425ns = ( 17.701 - 16.276 ) 
    Source Clock Delay      (SCD):    1.638ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.271ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_mmcm_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.575     1.575    clocking_comp/mmcm_clocks/inst/SYSCLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  clocking_comp/mmcm_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    clocking_comp/mmcm_clocks/inst/CLK_OUT1_mmcm_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clocking_comp/mmcm_clocks/inst/clkout1_buf/O
                         net (fo=10539, routed)       1.638     1.638    clkMmcm
    SLICE_X64Y6          FDRE                                         r  rstCntMMCM_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y6          FDRE (Prop_fdre_C_Q)         0.518     2.156 r  rstCntMMCM_reg[20]/Q
                         net (fo=2, routed)           0.815     2.971    cicFirDemod_comp/firFlt23_comp/ring_count[1]_i_6_3[3]
    SLICE_X65Y5          LUT4 (Prop_lut4_I0_O)        0.124     3.095 f  cicFirDemod_comp/firFlt23_comp/ring_count[1]_i_7/O
                         net (fo=1, routed)           0.796     3.892    cicFirDemod_comp/firFlt23_comp/ring_count[1]_i_7_n_0
    SLICE_X65Y4          LUT6 (Prop_lut6_I0_O)        0.124     4.016 f  cicFirDemod_comp/firFlt23_comp/ring_count[1]_i_6/O
                         net (fo=1, routed)           0.433     4.449    cicFirDemod_comp/firFlt23_comp/ring_count[1]_i_6_n_0
    SLICE_X65Y4          LUT6 (Prop_lut6_I5_O)        0.124     4.573 r  cicFirDemod_comp/firFlt23_comp/ring_count[1]_i_4/O
                         net (fo=2, routed)           0.418     4.990    clocking_comp/clkPcmCeCnt_reg[0]_0
    SLICE_X63Y3          LUT2 (Prop_lut2_I1_O)        0.124     5.114 f  clocking_comp/ring_count[1]_i_2__1/O
                         net (fo=5864, routed)       10.868    15.982    cicFirDemod_comp/firFlt23_comp/rstMMCM
    SLICE_X37Y68         FDCE                                         f  cicFirDemod_comp/firFlt23_comp/prodCnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_mmcm_clock rise edge)
                                                     16.276    16.276 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    16.276 r  CLK_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.457    17.733    clocking_comp/mmcm_clocks/inst/SYSCLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    14.604 r  clocking_comp/mmcm_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.185    clocking_comp/mmcm_clocks/inst/CLK_OUT1_mmcm_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.276 r  clocking_comp/mmcm_clocks/inst/clkout1_buf/O
                         net (fo=10539, routed)       1.425    17.701    cicFirDemod_comp/firFlt23_comp/CLK_OUT1
    SLICE_X37Y68         FDCE                                         r  cicFirDemod_comp/firFlt23_comp/prodCnt_reg[1]/C
                         clock pessimism              0.000    17.701    
                         clock uncertainty           -0.140    17.561    
    SLICE_X37Y68         FDCE (Recov_fdce_C_CLR)     -0.405    17.156    cicFirDemod_comp/firFlt23_comp/prodCnt_reg[1]
  -------------------------------------------------------------------
                         required time                         17.156    
                         arrival time                         -15.982    
  -------------------------------------------------------------------
                         slack                                  1.174    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.153ns  (arrival time - required time)
  Source:                 rstCntMMCM_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_mmcm_clock  {rise@0.000ns fall@8.138ns period=16.276ns})
  Destination:            hpFlt_comp/bq1_1/sum1_reg[16]/CLR
                            (removal check against rising-edge clock CLK_OUT1_mmcm_clock  {rise@0.000ns fall@8.138ns period=16.276ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_mmcm_clock rise@0.000ns - CLK_OUT1_mmcm_clock rise@0.000ns)
  Data Path Delay:        1.121ns  (logic 0.254ns (22.666%)  route 0.867ns (77.334%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.864ns
    Source Clock Delay      (SCD):    0.595ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_mmcm_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.549     0.549    clocking_comp/mmcm_clocks/inst/SYSCLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  clocking_comp/mmcm_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    clocking_comp/mmcm_clocks/inst/CLK_OUT1_mmcm_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clocking_comp/mmcm_clocks/inst/clkout1_buf/O
                         net (fo=10539, routed)       0.595     0.595    clkMmcm
    SLICE_X64Y3          FDRE                                         r  rstCntMMCM_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y3          FDRE (Prop_fdre_C_Q)         0.164     0.759 f  rstCntMMCM_reg[5]/Q
                         net (fo=2, routed)           0.147     0.906    cicFirDemod_comp/firFlt23_comp/S[0]
    SLICE_X65Y4          LUT6 (Prop_lut6_I1_O)        0.045     0.951 r  cicFirDemod_comp/firFlt23_comp/ring_count[1]_i_4/O
                         net (fo=2, routed)           0.135     1.085    clocking_comp/clkPcmCeCnt_reg[0]_0
    SLICE_X63Y3          LUT2 (Prop_lut2_I1_O)        0.045     1.130 f  clocking_comp/ring_count[1]_i_2__1/O
                         net (fo=5864, routed)        0.585     1.715    hpFlt_comp/bq1_1/AR[0]
    SLICE_X60Y4          FDCE                                         f  hpFlt_comp/bq1_1/sum1_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_mmcm_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.817     0.817    clocking_comp/mmcm_clocks/inst/SYSCLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  clocking_comp/mmcm_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    clocking_comp/mmcm_clocks/inst/CLK_OUT1_mmcm_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clocking_comp/mmcm_clocks/inst/clkout1_buf/O
                         net (fo=10539, routed)       0.864     0.864    hpFlt_comp/bq1_1/CLK
    SLICE_X60Y4          FDCE                                         r  hpFlt_comp/bq1_1/sum1_reg[16]/C
                         clock pessimism             -0.234     0.630    
    SLICE_X60Y4          FDCE (Remov_fdce_C_CLR)     -0.067     0.563    hpFlt_comp/bq1_1/sum1_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.563    
                         arrival time                           1.715    
  -------------------------------------------------------------------
                         slack                                  1.153    

Slack (MET) :             1.153ns  (arrival time - required time)
  Source:                 rstCntMMCM_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_mmcm_clock  {rise@0.000ns fall@8.138ns period=16.276ns})
  Destination:            hpFlt_comp/bq1_1/sum1_reg[17]/CLR
                            (removal check against rising-edge clock CLK_OUT1_mmcm_clock  {rise@0.000ns fall@8.138ns period=16.276ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_mmcm_clock rise@0.000ns - CLK_OUT1_mmcm_clock rise@0.000ns)
  Data Path Delay:        1.121ns  (logic 0.254ns (22.666%)  route 0.867ns (77.334%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.864ns
    Source Clock Delay      (SCD):    0.595ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_mmcm_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.549     0.549    clocking_comp/mmcm_clocks/inst/SYSCLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  clocking_comp/mmcm_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    clocking_comp/mmcm_clocks/inst/CLK_OUT1_mmcm_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clocking_comp/mmcm_clocks/inst/clkout1_buf/O
                         net (fo=10539, routed)       0.595     0.595    clkMmcm
    SLICE_X64Y3          FDRE                                         r  rstCntMMCM_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y3          FDRE (Prop_fdre_C_Q)         0.164     0.759 f  rstCntMMCM_reg[5]/Q
                         net (fo=2, routed)           0.147     0.906    cicFirDemod_comp/firFlt23_comp/S[0]
    SLICE_X65Y4          LUT6 (Prop_lut6_I1_O)        0.045     0.951 r  cicFirDemod_comp/firFlt23_comp/ring_count[1]_i_4/O
                         net (fo=2, routed)           0.135     1.085    clocking_comp/clkPcmCeCnt_reg[0]_0
    SLICE_X63Y3          LUT2 (Prop_lut2_I1_O)        0.045     1.130 f  clocking_comp/ring_count[1]_i_2__1/O
                         net (fo=5864, routed)        0.585     1.715    hpFlt_comp/bq1_1/AR[0]
    SLICE_X60Y4          FDCE                                         f  hpFlt_comp/bq1_1/sum1_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_mmcm_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.817     0.817    clocking_comp/mmcm_clocks/inst/SYSCLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  clocking_comp/mmcm_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    clocking_comp/mmcm_clocks/inst/CLK_OUT1_mmcm_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clocking_comp/mmcm_clocks/inst/clkout1_buf/O
                         net (fo=10539, routed)       0.864     0.864    hpFlt_comp/bq1_1/CLK
    SLICE_X60Y4          FDCE                                         r  hpFlt_comp/bq1_1/sum1_reg[17]/C
                         clock pessimism             -0.234     0.630    
    SLICE_X60Y4          FDCE (Remov_fdce_C_CLR)     -0.067     0.563    hpFlt_comp/bq1_1/sum1_reg[17]
  -------------------------------------------------------------------
                         required time                         -0.563    
                         arrival time                           1.715    
  -------------------------------------------------------------------
                         slack                                  1.153    

Slack (MET) :             1.153ns  (arrival time - required time)
  Source:                 rstCntMMCM_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_mmcm_clock  {rise@0.000ns fall@8.138ns period=16.276ns})
  Destination:            hpFlt_comp/bq1_1/sum1_reg[18]/CLR
                            (removal check against rising-edge clock CLK_OUT1_mmcm_clock  {rise@0.000ns fall@8.138ns period=16.276ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_mmcm_clock rise@0.000ns - CLK_OUT1_mmcm_clock rise@0.000ns)
  Data Path Delay:        1.121ns  (logic 0.254ns (22.666%)  route 0.867ns (77.334%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.864ns
    Source Clock Delay      (SCD):    0.595ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_mmcm_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.549     0.549    clocking_comp/mmcm_clocks/inst/SYSCLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  clocking_comp/mmcm_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    clocking_comp/mmcm_clocks/inst/CLK_OUT1_mmcm_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clocking_comp/mmcm_clocks/inst/clkout1_buf/O
                         net (fo=10539, routed)       0.595     0.595    clkMmcm
    SLICE_X64Y3          FDRE                                         r  rstCntMMCM_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y3          FDRE (Prop_fdre_C_Q)         0.164     0.759 f  rstCntMMCM_reg[5]/Q
                         net (fo=2, routed)           0.147     0.906    cicFirDemod_comp/firFlt23_comp/S[0]
    SLICE_X65Y4          LUT6 (Prop_lut6_I1_O)        0.045     0.951 r  cicFirDemod_comp/firFlt23_comp/ring_count[1]_i_4/O
                         net (fo=2, routed)           0.135     1.085    clocking_comp/clkPcmCeCnt_reg[0]_0
    SLICE_X63Y3          LUT2 (Prop_lut2_I1_O)        0.045     1.130 f  clocking_comp/ring_count[1]_i_2__1/O
                         net (fo=5864, routed)        0.585     1.715    hpFlt_comp/bq1_1/AR[0]
    SLICE_X60Y4          FDCE                                         f  hpFlt_comp/bq1_1/sum1_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_mmcm_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.817     0.817    clocking_comp/mmcm_clocks/inst/SYSCLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  clocking_comp/mmcm_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    clocking_comp/mmcm_clocks/inst/CLK_OUT1_mmcm_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clocking_comp/mmcm_clocks/inst/clkout1_buf/O
                         net (fo=10539, routed)       0.864     0.864    hpFlt_comp/bq1_1/CLK
    SLICE_X60Y4          FDCE                                         r  hpFlt_comp/bq1_1/sum1_reg[18]/C
                         clock pessimism             -0.234     0.630    
    SLICE_X60Y4          FDCE (Remov_fdce_C_CLR)     -0.067     0.563    hpFlt_comp/bq1_1/sum1_reg[18]
  -------------------------------------------------------------------
                         required time                         -0.563    
                         arrival time                           1.715    
  -------------------------------------------------------------------
                         slack                                  1.153    

Slack (MET) :             1.153ns  (arrival time - required time)
  Source:                 rstCntMMCM_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_mmcm_clock  {rise@0.000ns fall@8.138ns period=16.276ns})
  Destination:            hpFlt_comp/bq1_1/sum1_reg[19]/CLR
                            (removal check against rising-edge clock CLK_OUT1_mmcm_clock  {rise@0.000ns fall@8.138ns period=16.276ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_mmcm_clock rise@0.000ns - CLK_OUT1_mmcm_clock rise@0.000ns)
  Data Path Delay:        1.121ns  (logic 0.254ns (22.666%)  route 0.867ns (77.334%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.864ns
    Source Clock Delay      (SCD):    0.595ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_mmcm_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.549     0.549    clocking_comp/mmcm_clocks/inst/SYSCLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  clocking_comp/mmcm_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    clocking_comp/mmcm_clocks/inst/CLK_OUT1_mmcm_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clocking_comp/mmcm_clocks/inst/clkout1_buf/O
                         net (fo=10539, routed)       0.595     0.595    clkMmcm
    SLICE_X64Y3          FDRE                                         r  rstCntMMCM_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y3          FDRE (Prop_fdre_C_Q)         0.164     0.759 f  rstCntMMCM_reg[5]/Q
                         net (fo=2, routed)           0.147     0.906    cicFirDemod_comp/firFlt23_comp/S[0]
    SLICE_X65Y4          LUT6 (Prop_lut6_I1_O)        0.045     0.951 r  cicFirDemod_comp/firFlt23_comp/ring_count[1]_i_4/O
                         net (fo=2, routed)           0.135     1.085    clocking_comp/clkPcmCeCnt_reg[0]_0
    SLICE_X63Y3          LUT2 (Prop_lut2_I1_O)        0.045     1.130 f  clocking_comp/ring_count[1]_i_2__1/O
                         net (fo=5864, routed)        0.585     1.715    hpFlt_comp/bq1_1/AR[0]
    SLICE_X60Y4          FDCE                                         f  hpFlt_comp/bq1_1/sum1_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_mmcm_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.817     0.817    clocking_comp/mmcm_clocks/inst/SYSCLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  clocking_comp/mmcm_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    clocking_comp/mmcm_clocks/inst/CLK_OUT1_mmcm_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clocking_comp/mmcm_clocks/inst/clkout1_buf/O
                         net (fo=10539, routed)       0.864     0.864    hpFlt_comp/bq1_1/CLK
    SLICE_X60Y4          FDCE                                         r  hpFlt_comp/bq1_1/sum1_reg[19]/C
                         clock pessimism             -0.234     0.630    
    SLICE_X60Y4          FDCE (Remov_fdce_C_CLR)     -0.067     0.563    hpFlt_comp/bq1_1/sum1_reg[19]
  -------------------------------------------------------------------
                         required time                         -0.563    
                         arrival time                           1.715    
  -------------------------------------------------------------------
                         slack                                  1.153    

Slack (MET) :             1.155ns  (arrival time - required time)
  Source:                 rstCntMMCM_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_mmcm_clock  {rise@0.000ns fall@8.138ns period=16.276ns})
  Destination:            hpFlt_comp/bq1_1/sum1_reg[20]/CLR
                            (removal check against rising-edge clock CLK_OUT1_mmcm_clock  {rise@0.000ns fall@8.138ns period=16.276ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_mmcm_clock rise@0.000ns - CLK_OUT1_mmcm_clock rise@0.000ns)
  Data Path Delay:        1.123ns  (logic 0.254ns (22.622%)  route 0.869ns (77.378%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.864ns
    Source Clock Delay      (SCD):    0.595ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_mmcm_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.549     0.549    clocking_comp/mmcm_clocks/inst/SYSCLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  clocking_comp/mmcm_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    clocking_comp/mmcm_clocks/inst/CLK_OUT1_mmcm_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clocking_comp/mmcm_clocks/inst/clkout1_buf/O
                         net (fo=10539, routed)       0.595     0.595    clkMmcm
    SLICE_X64Y3          FDRE                                         r  rstCntMMCM_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y3          FDRE (Prop_fdre_C_Q)         0.164     0.759 f  rstCntMMCM_reg[5]/Q
                         net (fo=2, routed)           0.147     0.906    cicFirDemod_comp/firFlt23_comp/S[0]
    SLICE_X65Y4          LUT6 (Prop_lut6_I1_O)        0.045     0.951 r  cicFirDemod_comp/firFlt23_comp/ring_count[1]_i_4/O
                         net (fo=2, routed)           0.135     1.085    clocking_comp/clkPcmCeCnt_reg[0]_0
    SLICE_X63Y3          LUT2 (Prop_lut2_I1_O)        0.045     1.130 f  clocking_comp/ring_count[1]_i_2__1/O
                         net (fo=5864, routed)        0.587     1.717    hpFlt_comp/bq1_1/AR[0]
    SLICE_X60Y5          FDCE                                         f  hpFlt_comp/bq1_1/sum1_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_mmcm_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.817     0.817    clocking_comp/mmcm_clocks/inst/SYSCLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  clocking_comp/mmcm_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    clocking_comp/mmcm_clocks/inst/CLK_OUT1_mmcm_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clocking_comp/mmcm_clocks/inst/clkout1_buf/O
                         net (fo=10539, routed)       0.864     0.864    hpFlt_comp/bq1_1/CLK
    SLICE_X60Y5          FDCE                                         r  hpFlt_comp/bq1_1/sum1_reg[20]/C
                         clock pessimism             -0.234     0.630    
    SLICE_X60Y5          FDCE (Remov_fdce_C_CLR)     -0.067     0.563    hpFlt_comp/bq1_1/sum1_reg[20]
  -------------------------------------------------------------------
                         required time                         -0.563    
                         arrival time                           1.717    
  -------------------------------------------------------------------
                         slack                                  1.155    

Slack (MET) :             1.155ns  (arrival time - required time)
  Source:                 rstCntMMCM_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_mmcm_clock  {rise@0.000ns fall@8.138ns period=16.276ns})
  Destination:            hpFlt_comp/bq1_1/sum1_reg[21]/CLR
                            (removal check against rising-edge clock CLK_OUT1_mmcm_clock  {rise@0.000ns fall@8.138ns period=16.276ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_mmcm_clock rise@0.000ns - CLK_OUT1_mmcm_clock rise@0.000ns)
  Data Path Delay:        1.123ns  (logic 0.254ns (22.622%)  route 0.869ns (77.378%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.864ns
    Source Clock Delay      (SCD):    0.595ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_mmcm_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.549     0.549    clocking_comp/mmcm_clocks/inst/SYSCLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  clocking_comp/mmcm_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    clocking_comp/mmcm_clocks/inst/CLK_OUT1_mmcm_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clocking_comp/mmcm_clocks/inst/clkout1_buf/O
                         net (fo=10539, routed)       0.595     0.595    clkMmcm
    SLICE_X64Y3          FDRE                                         r  rstCntMMCM_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y3          FDRE (Prop_fdre_C_Q)         0.164     0.759 f  rstCntMMCM_reg[5]/Q
                         net (fo=2, routed)           0.147     0.906    cicFirDemod_comp/firFlt23_comp/S[0]
    SLICE_X65Y4          LUT6 (Prop_lut6_I1_O)        0.045     0.951 r  cicFirDemod_comp/firFlt23_comp/ring_count[1]_i_4/O
                         net (fo=2, routed)           0.135     1.085    clocking_comp/clkPcmCeCnt_reg[0]_0
    SLICE_X63Y3          LUT2 (Prop_lut2_I1_O)        0.045     1.130 f  clocking_comp/ring_count[1]_i_2__1/O
                         net (fo=5864, routed)        0.587     1.717    hpFlt_comp/bq1_1/AR[0]
    SLICE_X60Y5          FDCE                                         f  hpFlt_comp/bq1_1/sum1_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_mmcm_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.817     0.817    clocking_comp/mmcm_clocks/inst/SYSCLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  clocking_comp/mmcm_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    clocking_comp/mmcm_clocks/inst/CLK_OUT1_mmcm_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clocking_comp/mmcm_clocks/inst/clkout1_buf/O
                         net (fo=10539, routed)       0.864     0.864    hpFlt_comp/bq1_1/CLK
    SLICE_X60Y5          FDCE                                         r  hpFlt_comp/bq1_1/sum1_reg[21]/C
                         clock pessimism             -0.234     0.630    
    SLICE_X60Y5          FDCE (Remov_fdce_C_CLR)     -0.067     0.563    hpFlt_comp/bq1_1/sum1_reg[21]
  -------------------------------------------------------------------
                         required time                         -0.563    
                         arrival time                           1.717    
  -------------------------------------------------------------------
                         slack                                  1.155    

Slack (MET) :             1.155ns  (arrival time - required time)
  Source:                 rstCntMMCM_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_mmcm_clock  {rise@0.000ns fall@8.138ns period=16.276ns})
  Destination:            hpFlt_comp/bq1_1/sum1_reg[22]/CLR
                            (removal check against rising-edge clock CLK_OUT1_mmcm_clock  {rise@0.000ns fall@8.138ns period=16.276ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_mmcm_clock rise@0.000ns - CLK_OUT1_mmcm_clock rise@0.000ns)
  Data Path Delay:        1.123ns  (logic 0.254ns (22.622%)  route 0.869ns (77.378%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.864ns
    Source Clock Delay      (SCD):    0.595ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_mmcm_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.549     0.549    clocking_comp/mmcm_clocks/inst/SYSCLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  clocking_comp/mmcm_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    clocking_comp/mmcm_clocks/inst/CLK_OUT1_mmcm_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clocking_comp/mmcm_clocks/inst/clkout1_buf/O
                         net (fo=10539, routed)       0.595     0.595    clkMmcm
    SLICE_X64Y3          FDRE                                         r  rstCntMMCM_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y3          FDRE (Prop_fdre_C_Q)         0.164     0.759 f  rstCntMMCM_reg[5]/Q
                         net (fo=2, routed)           0.147     0.906    cicFirDemod_comp/firFlt23_comp/S[0]
    SLICE_X65Y4          LUT6 (Prop_lut6_I1_O)        0.045     0.951 r  cicFirDemod_comp/firFlt23_comp/ring_count[1]_i_4/O
                         net (fo=2, routed)           0.135     1.085    clocking_comp/clkPcmCeCnt_reg[0]_0
    SLICE_X63Y3          LUT2 (Prop_lut2_I1_O)        0.045     1.130 f  clocking_comp/ring_count[1]_i_2__1/O
                         net (fo=5864, routed)        0.587     1.717    hpFlt_comp/bq1_1/AR[0]
    SLICE_X60Y5          FDCE                                         f  hpFlt_comp/bq1_1/sum1_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_mmcm_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.817     0.817    clocking_comp/mmcm_clocks/inst/SYSCLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  clocking_comp/mmcm_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    clocking_comp/mmcm_clocks/inst/CLK_OUT1_mmcm_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clocking_comp/mmcm_clocks/inst/clkout1_buf/O
                         net (fo=10539, routed)       0.864     0.864    hpFlt_comp/bq1_1/CLK
    SLICE_X60Y5          FDCE                                         r  hpFlt_comp/bq1_1/sum1_reg[22]/C
                         clock pessimism             -0.234     0.630    
    SLICE_X60Y5          FDCE (Remov_fdce_C_CLR)     -0.067     0.563    hpFlt_comp/bq1_1/sum1_reg[22]
  -------------------------------------------------------------------
                         required time                         -0.563    
                         arrival time                           1.717    
  -------------------------------------------------------------------
                         slack                                  1.155    

Slack (MET) :             1.155ns  (arrival time - required time)
  Source:                 rstCntMMCM_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_mmcm_clock  {rise@0.000ns fall@8.138ns period=16.276ns})
  Destination:            hpFlt_comp/bq1_1/sum1_reg[23]/CLR
                            (removal check against rising-edge clock CLK_OUT1_mmcm_clock  {rise@0.000ns fall@8.138ns period=16.276ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_mmcm_clock rise@0.000ns - CLK_OUT1_mmcm_clock rise@0.000ns)
  Data Path Delay:        1.123ns  (logic 0.254ns (22.622%)  route 0.869ns (77.378%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.864ns
    Source Clock Delay      (SCD):    0.595ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_mmcm_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.549     0.549    clocking_comp/mmcm_clocks/inst/SYSCLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  clocking_comp/mmcm_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    clocking_comp/mmcm_clocks/inst/CLK_OUT1_mmcm_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clocking_comp/mmcm_clocks/inst/clkout1_buf/O
                         net (fo=10539, routed)       0.595     0.595    clkMmcm
    SLICE_X64Y3          FDRE                                         r  rstCntMMCM_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y3          FDRE (Prop_fdre_C_Q)         0.164     0.759 f  rstCntMMCM_reg[5]/Q
                         net (fo=2, routed)           0.147     0.906    cicFirDemod_comp/firFlt23_comp/S[0]
    SLICE_X65Y4          LUT6 (Prop_lut6_I1_O)        0.045     0.951 r  cicFirDemod_comp/firFlt23_comp/ring_count[1]_i_4/O
                         net (fo=2, routed)           0.135     1.085    clocking_comp/clkPcmCeCnt_reg[0]_0
    SLICE_X63Y3          LUT2 (Prop_lut2_I1_O)        0.045     1.130 f  clocking_comp/ring_count[1]_i_2__1/O
                         net (fo=5864, routed)        0.587     1.717    hpFlt_comp/bq1_1/AR[0]
    SLICE_X60Y5          FDCE                                         f  hpFlt_comp/bq1_1/sum1_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_mmcm_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.817     0.817    clocking_comp/mmcm_clocks/inst/SYSCLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  clocking_comp/mmcm_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    clocking_comp/mmcm_clocks/inst/CLK_OUT1_mmcm_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clocking_comp/mmcm_clocks/inst/clkout1_buf/O
                         net (fo=10539, routed)       0.864     0.864    hpFlt_comp/bq1_1/CLK
    SLICE_X60Y5          FDCE                                         r  hpFlt_comp/bq1_1/sum1_reg[23]/C
                         clock pessimism             -0.234     0.630    
    SLICE_X60Y5          FDCE (Remov_fdce_C_CLR)     -0.067     0.563    hpFlt_comp/bq1_1/sum1_reg[23]
  -------------------------------------------------------------------
                         required time                         -0.563    
                         arrival time                           1.717    
  -------------------------------------------------------------------
                         slack                                  1.155    

Slack (MET) :             1.164ns  (arrival time - required time)
  Source:                 rstCntMMCM_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_mmcm_clock  {rise@0.000ns fall@8.138ns period=16.276ns})
  Destination:            hpFlt_comp/bq1_1/sub2Tmp_reg[12]/CLR
                            (removal check against rising-edge clock CLK_OUT1_mmcm_clock  {rise@0.000ns fall@8.138ns period=16.276ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_mmcm_clock rise@0.000ns - CLK_OUT1_mmcm_clock rise@0.000ns)
  Data Path Delay:        1.105ns  (logic 0.254ns (22.977%)  route 0.851ns (77.023%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.837ns
    Source Clock Delay      (SCD):    0.595ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_mmcm_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.549     0.549    clocking_comp/mmcm_clocks/inst/SYSCLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  clocking_comp/mmcm_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    clocking_comp/mmcm_clocks/inst/CLK_OUT1_mmcm_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clocking_comp/mmcm_clocks/inst/clkout1_buf/O
                         net (fo=10539, routed)       0.595     0.595    clkMmcm
    SLICE_X64Y3          FDRE                                         r  rstCntMMCM_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y3          FDRE (Prop_fdre_C_Q)         0.164     0.759 f  rstCntMMCM_reg[5]/Q
                         net (fo=2, routed)           0.147     0.906    cicFirDemod_comp/firFlt23_comp/S[0]
    SLICE_X65Y4          LUT6 (Prop_lut6_I1_O)        0.045     0.951 r  cicFirDemod_comp/firFlt23_comp/ring_count[1]_i_4/O
                         net (fo=2, routed)           0.135     1.085    clocking_comp/clkPcmCeCnt_reg[0]_0
    SLICE_X63Y3          LUT2 (Prop_lut2_I1_O)        0.045     1.130 f  clocking_comp/ring_count[1]_i_2__1/O
                         net (fo=5864, routed)        0.570     1.700    hpFlt_comp/bq1_1/AR[0]
    SLICE_X56Y4          FDCE                                         f  hpFlt_comp/bq1_1/sub2Tmp_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_mmcm_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.817     0.817    clocking_comp/mmcm_clocks/inst/SYSCLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  clocking_comp/mmcm_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    clocking_comp/mmcm_clocks/inst/CLK_OUT1_mmcm_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clocking_comp/mmcm_clocks/inst/clkout1_buf/O
                         net (fo=10539, routed)       0.837     0.837    hpFlt_comp/bq1_1/CLK
    SLICE_X56Y4          FDCE                                         r  hpFlt_comp/bq1_1/sub2Tmp_reg[12]/C
                         clock pessimism             -0.234     0.603    
    SLICE_X56Y4          FDCE (Remov_fdce_C_CLR)     -0.067     0.536    hpFlt_comp/bq1_1/sub2Tmp_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.536    
                         arrival time                           1.700    
  -------------------------------------------------------------------
                         slack                                  1.164    

Slack (MET) :             1.164ns  (arrival time - required time)
  Source:                 rstCntMMCM_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_mmcm_clock  {rise@0.000ns fall@8.138ns period=16.276ns})
  Destination:            hpFlt_comp/bq1_1/sub2Tmp_reg[13]/CLR
                            (removal check against rising-edge clock CLK_OUT1_mmcm_clock  {rise@0.000ns fall@8.138ns period=16.276ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_mmcm_clock rise@0.000ns - CLK_OUT1_mmcm_clock rise@0.000ns)
  Data Path Delay:        1.105ns  (logic 0.254ns (22.977%)  route 0.851ns (77.023%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.837ns
    Source Clock Delay      (SCD):    0.595ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_mmcm_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.549     0.549    clocking_comp/mmcm_clocks/inst/SYSCLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  clocking_comp/mmcm_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    clocking_comp/mmcm_clocks/inst/CLK_OUT1_mmcm_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clocking_comp/mmcm_clocks/inst/clkout1_buf/O
                         net (fo=10539, routed)       0.595     0.595    clkMmcm
    SLICE_X64Y3          FDRE                                         r  rstCntMMCM_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y3          FDRE (Prop_fdre_C_Q)         0.164     0.759 f  rstCntMMCM_reg[5]/Q
                         net (fo=2, routed)           0.147     0.906    cicFirDemod_comp/firFlt23_comp/S[0]
    SLICE_X65Y4          LUT6 (Prop_lut6_I1_O)        0.045     0.951 r  cicFirDemod_comp/firFlt23_comp/ring_count[1]_i_4/O
                         net (fo=2, routed)           0.135     1.085    clocking_comp/clkPcmCeCnt_reg[0]_0
    SLICE_X63Y3          LUT2 (Prop_lut2_I1_O)        0.045     1.130 f  clocking_comp/ring_count[1]_i_2__1/O
                         net (fo=5864, routed)        0.570     1.700    hpFlt_comp/bq1_1/AR[0]
    SLICE_X56Y4          FDCE                                         f  hpFlt_comp/bq1_1/sub2Tmp_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_mmcm_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.817     0.817    clocking_comp/mmcm_clocks/inst/SYSCLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  clocking_comp/mmcm_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    clocking_comp/mmcm_clocks/inst/CLK_OUT1_mmcm_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clocking_comp/mmcm_clocks/inst/clkout1_buf/O
                         net (fo=10539, routed)       0.837     0.837    hpFlt_comp/bq1_1/CLK
    SLICE_X56Y4          FDCE                                         r  hpFlt_comp/bq1_1/sub2Tmp_reg[13]/C
                         clock pessimism             -0.234     0.603    
    SLICE_X56Y4          FDCE (Remov_fdce_C_CLR)     -0.067     0.536    hpFlt_comp/bq1_1/sub2Tmp_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.536    
                         arrival time                           1.700    
  -------------------------------------------------------------------
                         slack                                  1.164    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  CLK_OUT1_mmcm_clock

Setup :            4  Failing Endpoints,  Worst Slack       -7.564ns,  Total Violation      -29.843ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.052ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -7.564ns  (required time - arrival time)
  Source:                 dataTransmit_comp/fifoRstBuff_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataTransmit_comp/FIFO_DUALCLOCK_MACRO_inst_1/bl.fifo_36_inst_bl.fifo_36_bl/RST
                            (recovery check against rising-edge clock CLK_OUT1_mmcm_clock  {rise@0.000ns fall@8.138ns period=16.276ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.026ns  (CLK_OUT1_mmcm_clock rise@2360.026ns - sys_clk_pin rise@2360.000ns)
  Data Path Delay:        1.187ns  (logic 0.456ns (38.421%)  route 0.731ns (61.579%))
  Logic Levels:           0  
  Clock Path Skew:        -3.593ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.491ns = ( 2361.517 - 2360.026 ) 
    Source Clock Delay      (SCD):    5.084ns = ( 2365.084 - 2360.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.441ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.271ns
    Phase Error              (PE):    0.302ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                   2360.000  2360.000 r  
    W5                                                0.000  2360.000 r  CLK (IN)
                         net (fo=0)                   0.000  2360.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458  2361.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967  2363.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096  2363.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.563  2365.084    dataTransmit_comp/CLK
    SLICE_X49Y15         FDRE                                         r  dataTransmit_comp/fifoRstBuff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y15         FDRE (Prop_fdre_C_Q)         0.456  2365.540 f  dataTransmit_comp/fifoRstBuff_reg/Q
                         net (fo=18, routed)          0.731  2366.271    dataTransmit_comp/FIFO_DUALCLOCK_MACRO_inst_1/SPI_DIN_reg[5]
    RAMB36_X1Y2          FIFO36E1                                     f  dataTransmit_comp/FIFO_DUALCLOCK_MACRO_inst_1/bl.fifo_36_inst_bl.fifo_36_bl/RST
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_mmcm_clock rise edge)
                                                   2360.026  2360.026 r  
    BUFGCTRL_X0Y1        BUFG                         0.000  2360.026 r  CLK_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.457  2361.483    clocking_comp/mmcm_clocks/inst/SYSCLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129  2358.354 r  clocking_comp/mmcm_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581  2359.935    clocking_comp/mmcm_clocks/inst/CLK_OUT1_mmcm_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  2360.026 r  clocking_comp/mmcm_clocks/inst/clkout1_buf/O
                         net (fo=10539, routed)       1.491  2361.517    dataTransmit_comp/FIFO_DUALCLOCK_MACRO_inst_1/CLK_OUT1
    RAMB36_X1Y2          FIFO36E1                                     r  dataTransmit_comp/FIFO_DUALCLOCK_MACRO_inst_1/bl.fifo_36_inst_bl.fifo_36_bl/WRCLK
                         clock pessimism              0.000  2361.517    
                         clock uncertainty           -0.441  2361.076    
    RAMB36_X1Y2          FIFO36E1 (Recov_fifo36e1_WRCLK_RST)
                                                     -2.368  2358.708    dataTransmit_comp/FIFO_DUALCLOCK_MACRO_inst_1/bl.fifo_36_inst_bl.fifo_36_bl
  -------------------------------------------------------------------
                         required time                       2358.708    
                         arrival time                       -2366.271    
  -------------------------------------------------------------------
                         slack                                 -7.564    

Slack (VIOLATED) :        -7.551ns  (required time - arrival time)
  Source:                 dataTransmit_comp/fifoRstBuff_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataTransmit_comp/FIFO_DUALCLOCK_MACRO_inst_4/bl.fifo_36_inst_bl.fifo_36_bl/RST
                            (recovery check against rising-edge clock CLK_OUT1_mmcm_clock  {rise@0.000ns fall@8.138ns period=16.276ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.026ns  (CLK_OUT1_mmcm_clock rise@2360.026ns - sys_clk_pin rise@2360.000ns)
  Data Path Delay:        1.170ns  (logic 0.456ns (38.967%)  route 0.714ns (61.033%))
  Logic Levels:           0  
  Clock Path Skew:        -3.597ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.487ns = ( 2361.513 - 2360.026 ) 
    Source Clock Delay      (SCD):    5.084ns = ( 2365.084 - 2360.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.441ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.271ns
    Phase Error              (PE):    0.302ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                   2360.000  2360.000 r  
    W5                                                0.000  2360.000 r  CLK (IN)
                         net (fo=0)                   0.000  2360.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458  2361.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967  2363.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096  2363.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.563  2365.084    dataTransmit_comp/CLK
    SLICE_X49Y15         FDRE                                         r  dataTransmit_comp/fifoRstBuff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y15         FDRE (Prop_fdre_C_Q)         0.456  2365.540 f  dataTransmit_comp/fifoRstBuff_reg/Q
                         net (fo=18, routed)          0.714  2366.254    dataTransmit_comp/FIFO_DUALCLOCK_MACRO_inst_4/SPI_DIN_reg[5]
    RAMB36_X1Y3          FIFO36E1                                     f  dataTransmit_comp/FIFO_DUALCLOCK_MACRO_inst_4/bl.fifo_36_inst_bl.fifo_36_bl/RST
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_mmcm_clock rise edge)
                                                   2360.026  2360.026 r  
    BUFGCTRL_X0Y1        BUFG                         0.000  2360.026 r  CLK_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.457  2361.483    clocking_comp/mmcm_clocks/inst/SYSCLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129  2358.354 r  clocking_comp/mmcm_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581  2359.935    clocking_comp/mmcm_clocks/inst/CLK_OUT1_mmcm_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  2360.026 r  clocking_comp/mmcm_clocks/inst/clkout1_buf/O
                         net (fo=10539, routed)       1.487  2361.513    dataTransmit_comp/FIFO_DUALCLOCK_MACRO_inst_4/CLK_OUT1
    RAMB36_X1Y3          FIFO36E1                                     r  dataTransmit_comp/FIFO_DUALCLOCK_MACRO_inst_4/bl.fifo_36_inst_bl.fifo_36_bl/WRCLK
                         clock pessimism              0.000  2361.513    
                         clock uncertainty           -0.441  2361.072    
    RAMB36_X1Y3          FIFO36E1 (Recov_fifo36e1_WRCLK_RST)
                                                     -2.368  2358.704    dataTransmit_comp/FIFO_DUALCLOCK_MACRO_inst_4/bl.fifo_36_inst_bl.fifo_36_bl
  -------------------------------------------------------------------
                         required time                       2358.703    
                         arrival time                       -2366.255    
  -------------------------------------------------------------------
                         slack                                 -7.551    

Slack (VIOLATED) :        -7.478ns  (required time - arrival time)
  Source:                 dataTransmit_comp/fifoRstBuff_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataTransmit_comp/FIFO_DUALCLOCK_MACRO_inst_2/bl.fifo_36_inst_bl.fifo_36_bl/RST
                            (recovery check against rising-edge clock CLK_OUT1_mmcm_clock  {rise@0.000ns fall@8.138ns period=16.276ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.026ns  (CLK_OUT1_mmcm_clock rise@2360.026ns - sys_clk_pin rise@2360.000ns)
  Data Path Delay:        1.104ns  (logic 0.456ns (41.310%)  route 0.648ns (58.690%))
  Logic Levels:           0  
  Clock Path Skew:        -3.590ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.494ns = ( 2361.520 - 2360.026 ) 
    Source Clock Delay      (SCD):    5.084ns = ( 2365.084 - 2360.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.441ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.271ns
    Phase Error              (PE):    0.302ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                   2360.000  2360.000 r  
    W5                                                0.000  2360.000 r  CLK (IN)
                         net (fo=0)                   0.000  2360.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458  2361.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967  2363.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096  2363.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.563  2365.084    dataTransmit_comp/CLK
    SLICE_X49Y15         FDRE                                         r  dataTransmit_comp/fifoRstBuff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y15         FDRE (Prop_fdre_C_Q)         0.456  2365.540 f  dataTransmit_comp/fifoRstBuff_reg/Q
                         net (fo=18, routed)          0.648  2366.188    dataTransmit_comp/FIFO_DUALCLOCK_MACRO_inst_2/SPI_DIN_reg[5]
    RAMB36_X1Y1          FIFO36E1                                     f  dataTransmit_comp/FIFO_DUALCLOCK_MACRO_inst_2/bl.fifo_36_inst_bl.fifo_36_bl/RST
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_mmcm_clock rise edge)
                                                   2360.026  2360.026 r  
    BUFGCTRL_X0Y1        BUFG                         0.000  2360.026 r  CLK_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.457  2361.483    clocking_comp/mmcm_clocks/inst/SYSCLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129  2358.354 r  clocking_comp/mmcm_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581  2359.935    clocking_comp/mmcm_clocks/inst/CLK_OUT1_mmcm_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  2360.026 r  clocking_comp/mmcm_clocks/inst/clkout1_buf/O
                         net (fo=10539, routed)       1.494  2361.520    dataTransmit_comp/FIFO_DUALCLOCK_MACRO_inst_2/CLK_OUT1
    RAMB36_X1Y1          FIFO36E1                                     r  dataTransmit_comp/FIFO_DUALCLOCK_MACRO_inst_2/bl.fifo_36_inst_bl.fifo_36_bl/WRCLK
                         clock pessimism              0.000  2361.520    
                         clock uncertainty           -0.441  2361.079    
    RAMB36_X1Y1          FIFO36E1 (Recov_fifo36e1_WRCLK_RST)
                                                     -2.368  2358.711    dataTransmit_comp/FIFO_DUALCLOCK_MACRO_inst_2/bl.fifo_36_inst_bl.fifo_36_bl
  -------------------------------------------------------------------
                         required time                       2358.710    
                         arrival time                       -2366.188    
  -------------------------------------------------------------------
                         slack                                 -7.478    

Slack (VIOLATED) :        -7.250ns  (required time - arrival time)
  Source:                 dataTransmit_comp/fifoRstBuff_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataTransmit_comp/FIFO_DUALCLOCK_MACRO_inst_3/bl.fifo_36_inst_bl.fifo_36_bl/RST
                            (recovery check against rising-edge clock CLK_OUT1_mmcm_clock  {rise@0.000ns fall@8.138ns period=16.276ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.026ns  (CLK_OUT1_mmcm_clock rise@2360.026ns - sys_clk_pin rise@2360.000ns)
  Data Path Delay:        0.875ns  (logic 0.456ns (52.103%)  route 0.419ns (47.897%))
  Logic Levels:           0  
  Clock Path Skew:        -3.591ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.482ns = ( 2361.508 - 2360.026 ) 
    Source Clock Delay      (SCD):    5.073ns = ( 2365.073 - 2360.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.441ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.271ns
    Phase Error              (PE):    0.302ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                   2360.000  2360.000 r  
    W5                                                0.000  2360.000 r  CLK (IN)
                         net (fo=0)                   0.000  2360.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458  2361.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967  2363.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096  2363.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.552  2365.073    dataTransmit_comp/CLK
    SLICE_X49Y23         FDRE                                         r  dataTransmit_comp/fifoRstBuff_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y23         FDRE (Prop_fdre_C_Q)         0.456  2365.529 f  dataTransmit_comp/fifoRstBuff_reg_replica/Q
                         net (fo=19, routed)          0.419  2365.948    dataTransmit_comp/FIFO_DUALCLOCK_MACRO_inst_3/fifoRstBuff_reg_n_0_repN_alias
    RAMB36_X1Y4          FIFO36E1                                     f  dataTransmit_comp/FIFO_DUALCLOCK_MACRO_inst_3/bl.fifo_36_inst_bl.fifo_36_bl/RST
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_mmcm_clock rise edge)
                                                   2360.026  2360.026 r  
    BUFGCTRL_X0Y1        BUFG                         0.000  2360.026 r  CLK_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.457  2361.483    clocking_comp/mmcm_clocks/inst/SYSCLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129  2358.354 r  clocking_comp/mmcm_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581  2359.935    clocking_comp/mmcm_clocks/inst/CLK_OUT1_mmcm_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  2360.026 r  clocking_comp/mmcm_clocks/inst/clkout1_buf/O
                         net (fo=10539, routed)       1.482  2361.508    dataTransmit_comp/FIFO_DUALCLOCK_MACRO_inst_3/CLK_OUT1
    RAMB36_X1Y4          FIFO36E1                                     r  dataTransmit_comp/FIFO_DUALCLOCK_MACRO_inst_3/bl.fifo_36_inst_bl.fifo_36_bl/WRCLK
                         clock pessimism              0.000  2361.508    
                         clock uncertainty           -0.441  2361.067    
    RAMB36_X1Y4          FIFO36E1 (Recov_fifo36e1_WRCLK_RST)
                                                     -2.368  2358.699    dataTransmit_comp/FIFO_DUALCLOCK_MACRO_inst_3/bl.fifo_36_inst_bl.fifo_36_bl
  -------------------------------------------------------------------
                         required time                       2358.698    
                         arrival time                       -2365.948    
  -------------------------------------------------------------------
                         slack                                 -7.250    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.052ns  (arrival time - required time)
  Source:                 dataTransmit_comp/fifoRstBuff_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataTransmit_comp/FIFO_DUALCLOCK_MACRO_inst_3/bl.fifo_36_inst_bl.fifo_36_bl/RST
                            (removal check against rising-edge clock CLK_OUT1_mmcm_clock  {rise@0.000ns fall@8.138ns period=16.276ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_mmcm_clock rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.141ns (42.318%)  route 0.192ns (57.682%))
  Logic Levels:           0  
  Clock Path Skew:        -0.571ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.866ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.441ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.271ns
    Phase Error              (PE):    0.302ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.554     1.437    dataTransmit_comp/CLK
    SLICE_X49Y23         FDRE                                         r  dataTransmit_comp/fifoRstBuff_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y23         FDRE (Prop_fdre_C_Q)         0.141     1.578 f  dataTransmit_comp/fifoRstBuff_reg_replica/Q
                         net (fo=19, routed)          0.192     1.770    dataTransmit_comp/FIFO_DUALCLOCK_MACRO_inst_3/fifoRstBuff_reg_n_0_repN_alias
    RAMB36_X1Y4          FIFO36E1                                     f  dataTransmit_comp/FIFO_DUALCLOCK_MACRO_inst_3/bl.fifo_36_inst_bl.fifo_36_bl/RST
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_mmcm_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.817     0.817    clocking_comp/mmcm_clocks/inst/SYSCLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  clocking_comp/mmcm_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    clocking_comp/mmcm_clocks/inst/CLK_OUT1_mmcm_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clocking_comp/mmcm_clocks/inst/clkout1_buf/O
                         net (fo=10539, routed)       0.866     0.866    dataTransmit_comp/FIFO_DUALCLOCK_MACRO_inst_3/CLK_OUT1
    RAMB36_X1Y4          FIFO36E1                                     r  dataTransmit_comp/FIFO_DUALCLOCK_MACRO_inst_3/bl.fifo_36_inst_bl.fifo_36_bl/WRCLK
                         clock pessimism              0.000     0.866    
                         clock uncertainty            0.441     1.308    
    RAMB36_X1Y4          FIFO36E1 (Remov_fifo36e1_WRCLK_RST)
                                                     -0.589     0.719    dataTransmit_comp/FIFO_DUALCLOCK_MACRO_inst_3/bl.fifo_36_inst_bl.fifo_36_bl
  -------------------------------------------------------------------
                         required time                         -0.719    
                         arrival time                           1.770    
  -------------------------------------------------------------------
                         slack                                  1.052    

Slack (MET) :             1.142ns  (arrival time - required time)
  Source:                 dataTransmit_comp/fifoRstBuff_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataTransmit_comp/FIFO_DUALCLOCK_MACRO_inst_2/bl.fifo_36_inst_bl.fifo_36_bl/RST
                            (removal check against rising-edge clock CLK_OUT1_mmcm_clock  {rise@0.000ns fall@8.138ns period=16.276ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_mmcm_clock rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.141ns (32.955%)  route 0.287ns (67.045%))
  Logic Levels:           0  
  Clock Path Skew:        -0.567ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.878ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.441ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.271ns
    Phase Error              (PE):    0.302ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.562     1.445    dataTransmit_comp/CLK
    SLICE_X49Y15         FDRE                                         r  dataTransmit_comp/fifoRstBuff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y15         FDRE (Prop_fdre_C_Q)         0.141     1.586 f  dataTransmit_comp/fifoRstBuff_reg/Q
                         net (fo=18, routed)          0.287     1.873    dataTransmit_comp/FIFO_DUALCLOCK_MACRO_inst_2/SPI_DIN_reg[5]
    RAMB36_X1Y1          FIFO36E1                                     f  dataTransmit_comp/FIFO_DUALCLOCK_MACRO_inst_2/bl.fifo_36_inst_bl.fifo_36_bl/RST
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_mmcm_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.817     0.817    clocking_comp/mmcm_clocks/inst/SYSCLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  clocking_comp/mmcm_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    clocking_comp/mmcm_clocks/inst/CLK_OUT1_mmcm_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clocking_comp/mmcm_clocks/inst/clkout1_buf/O
                         net (fo=10539, routed)       0.878     0.878    dataTransmit_comp/FIFO_DUALCLOCK_MACRO_inst_2/CLK_OUT1
    RAMB36_X1Y1          FIFO36E1                                     r  dataTransmit_comp/FIFO_DUALCLOCK_MACRO_inst_2/bl.fifo_36_inst_bl.fifo_36_bl/WRCLK
                         clock pessimism              0.000     0.878    
                         clock uncertainty            0.441     1.320    
    RAMB36_X1Y1          FIFO36E1 (Remov_fifo36e1_WRCLK_RST)
                                                     -0.589     0.731    dataTransmit_comp/FIFO_DUALCLOCK_MACRO_inst_2/bl.fifo_36_inst_bl.fifo_36_bl
  -------------------------------------------------------------------
                         required time                         -0.731    
                         arrival time                           1.873    
  -------------------------------------------------------------------
                         slack                                  1.142    

Slack (MET) :             1.180ns  (arrival time - required time)
  Source:                 dataTransmit_comp/fifoRstBuff_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataTransmit_comp/FIFO_DUALCLOCK_MACRO_inst_1/bl.fifo_36_inst_bl.fifo_36_bl/RST
                            (removal check against rising-edge clock CLK_OUT1_mmcm_clock  {rise@0.000ns fall@8.138ns period=16.276ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_mmcm_clock rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.464ns  (logic 0.141ns (30.397%)  route 0.323ns (69.603%))
  Logic Levels:           0  
  Clock Path Skew:        -0.569ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.876ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.441ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.271ns
    Phase Error              (PE):    0.302ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.562     1.445    dataTransmit_comp/CLK
    SLICE_X49Y15         FDRE                                         r  dataTransmit_comp/fifoRstBuff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y15         FDRE (Prop_fdre_C_Q)         0.141     1.586 f  dataTransmit_comp/fifoRstBuff_reg/Q
                         net (fo=18, routed)          0.323     1.909    dataTransmit_comp/FIFO_DUALCLOCK_MACRO_inst_1/SPI_DIN_reg[5]
    RAMB36_X1Y2          FIFO36E1                                     f  dataTransmit_comp/FIFO_DUALCLOCK_MACRO_inst_1/bl.fifo_36_inst_bl.fifo_36_bl/RST
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_mmcm_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.817     0.817    clocking_comp/mmcm_clocks/inst/SYSCLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  clocking_comp/mmcm_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    clocking_comp/mmcm_clocks/inst/CLK_OUT1_mmcm_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clocking_comp/mmcm_clocks/inst/clkout1_buf/O
                         net (fo=10539, routed)       0.876     0.876    dataTransmit_comp/FIFO_DUALCLOCK_MACRO_inst_1/CLK_OUT1
    RAMB36_X1Y2          FIFO36E1                                     r  dataTransmit_comp/FIFO_DUALCLOCK_MACRO_inst_1/bl.fifo_36_inst_bl.fifo_36_bl/WRCLK
                         clock pessimism              0.000     0.876    
                         clock uncertainty            0.441     1.318    
    RAMB36_X1Y2          FIFO36E1 (Remov_fifo36e1_WRCLK_RST)
                                                     -0.589     0.729    dataTransmit_comp/FIFO_DUALCLOCK_MACRO_inst_1/bl.fifo_36_inst_bl.fifo_36_bl
  -------------------------------------------------------------------
                         required time                         -0.729    
                         arrival time                           1.909    
  -------------------------------------------------------------------
                         slack                                  1.180    

Slack (MET) :             1.181ns  (arrival time - required time)
  Source:                 dataTransmit_comp/fifoRstBuff_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataTransmit_comp/FIFO_DUALCLOCK_MACRO_inst_4/bl.fifo_36_inst_bl.fifo_36_bl/RST
                            (removal check against rising-edge clock CLK_OUT1_mmcm_clock  {rise@0.000ns fall@8.138ns period=16.276ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_mmcm_clock rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.459ns  (logic 0.141ns (30.703%)  route 0.318ns (69.297%))
  Logic Levels:           0  
  Clock Path Skew:        -0.574ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.871ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.441ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.271ns
    Phase Error              (PE):    0.302ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.562     1.445    dataTransmit_comp/CLK
    SLICE_X49Y15         FDRE                                         r  dataTransmit_comp/fifoRstBuff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y15         FDRE (Prop_fdre_C_Q)         0.141     1.586 f  dataTransmit_comp/fifoRstBuff_reg/Q
                         net (fo=18, routed)          0.318     1.904    dataTransmit_comp/FIFO_DUALCLOCK_MACRO_inst_4/SPI_DIN_reg[5]
    RAMB36_X1Y3          FIFO36E1                                     f  dataTransmit_comp/FIFO_DUALCLOCK_MACRO_inst_4/bl.fifo_36_inst_bl.fifo_36_bl/RST
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_mmcm_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.817     0.817    clocking_comp/mmcm_clocks/inst/SYSCLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  clocking_comp/mmcm_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    clocking_comp/mmcm_clocks/inst/CLK_OUT1_mmcm_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clocking_comp/mmcm_clocks/inst/clkout1_buf/O
                         net (fo=10539, routed)       0.871     0.871    dataTransmit_comp/FIFO_DUALCLOCK_MACRO_inst_4/CLK_OUT1
    RAMB36_X1Y3          FIFO36E1                                     r  dataTransmit_comp/FIFO_DUALCLOCK_MACRO_inst_4/bl.fifo_36_inst_bl.fifo_36_bl/WRCLK
                         clock pessimism              0.000     0.871    
                         clock uncertainty            0.441     1.313    
    RAMB36_X1Y3          FIFO36E1 (Remov_fifo36e1_WRCLK_RST)
                                                     -0.589     0.724    dataTransmit_comp/FIFO_DUALCLOCK_MACRO_inst_4/bl.fifo_36_inst_bl.fifo_36_bl
  -------------------------------------------------------------------
                         required time                         -0.724    
                         arrival time                           1.904    
  -------------------------------------------------------------------
                         slack                                  1.181    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.567ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.777ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.567ns  (required time - arrival time)
  Source:                 rstCnt_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spiSlave_comp/sclk_latch_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.039ns  (logic 0.952ns (18.891%)  route 4.087ns (81.109%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.567     5.088    CLK_IBUF_BUFG
    SLICE_X44Y4          FDRE                                         r  rstCnt_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y4          FDRE (Prop_fdre_C_Q)         0.456     5.544 f  rstCnt_reg[17]/Q
                         net (fo=2, routed)           0.831     6.375    dataTransmit_comp/mmcm_clocks_i_4_0[0]
    SLICE_X45Y2          LUT4 (Prop_lut4_I1_O)        0.124     6.499 f  dataTransmit_comp/mmcm_clocks_i_7/O
                         net (fo=1, routed)           0.667     7.166    dataTransmit_comp/mmcm_clocks_i_7_n_0
    SLICE_X45Y2          LUT6 (Prop_lut6_I2_O)        0.124     7.290 f  dataTransmit_comp/mmcm_clocks_i_4/O
                         net (fo=1, routed)           0.433     7.723    dataTransmit_comp/mmcm_clocks_i_4_n_0
    SLICE_X45Y2          LUT6 (Prop_lut6_I5_O)        0.124     7.847 r  dataTransmit_comp/mmcm_clocks_i_2/O
                         net (fo=5, routed)           0.831     8.679    spiSlave_comp/sclk_latch_reg_0
    SLICE_X45Y3          LUT3 (Prop_lut3_I0_O)        0.124     8.803 f  spiSlave_comp/mmcm_clocks_i_1/O
                         net (fo=51, routed)          1.325    10.128    spiSlave_comp/rstSys
    SLICE_X42Y0          FDCE                                         f  spiSlave_comp/sclk_latch_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.448    14.789    spiSlave_comp/CLK
    SLICE_X42Y0          FDCE                                         r  spiSlave_comp/sclk_latch_reg/C
                         clock pessimism              0.260    15.049    
                         clock uncertainty           -0.035    15.014    
    SLICE_X42Y0          FDCE (Recov_fdce_C_CLR)     -0.319    14.695    spiSlave_comp/sclk_latch_reg
  -------------------------------------------------------------------
                         required time                         14.695    
                         arrival time                         -10.128    
  -------------------------------------------------------------------
                         slack                                  4.567    

Slack (MET) :             4.631ns  (required time - arrival time)
  Source:                 rstCnt_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spiSlave_comp/riseBitCnt_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.883ns  (logic 0.952ns (19.494%)  route 3.931ns (80.506%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.567     5.088    CLK_IBUF_BUFG
    SLICE_X44Y4          FDRE                                         r  rstCnt_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y4          FDRE (Prop_fdre_C_Q)         0.456     5.544 f  rstCnt_reg[17]/Q
                         net (fo=2, routed)           0.831     6.375    dataTransmit_comp/mmcm_clocks_i_4_0[0]
    SLICE_X45Y2          LUT4 (Prop_lut4_I1_O)        0.124     6.499 f  dataTransmit_comp/mmcm_clocks_i_7/O
                         net (fo=1, routed)           0.667     7.166    dataTransmit_comp/mmcm_clocks_i_7_n_0
    SLICE_X45Y2          LUT6 (Prop_lut6_I2_O)        0.124     7.290 f  dataTransmit_comp/mmcm_clocks_i_4/O
                         net (fo=1, routed)           0.433     7.723    dataTransmit_comp/mmcm_clocks_i_4_n_0
    SLICE_X45Y2          LUT6 (Prop_lut6_I5_O)        0.124     7.847 r  dataTransmit_comp/mmcm_clocks_i_2/O
                         net (fo=5, routed)           0.831     8.679    spiSlave_comp/sclk_latch_reg_0
    SLICE_X45Y3          LUT3 (Prop_lut3_I0_O)        0.124     8.803 f  spiSlave_comp/mmcm_clocks_i_1/O
                         net (fo=51, routed)          1.169     9.972    spiSlave_comp/rstSys
    SLICE_X43Y13         FDCE                                         f  spiSlave_comp/riseBitCnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.442    14.783    spiSlave_comp/CLK
    SLICE_X43Y13         FDCE                                         r  spiSlave_comp/riseBitCnt_reg[0]/C
                         clock pessimism              0.260    15.043    
                         clock uncertainty           -0.035    15.008    
    SLICE_X43Y13         FDCE (Recov_fdce_C_CLR)     -0.405    14.603    spiSlave_comp/riseBitCnt_reg[0]
  -------------------------------------------------------------------
                         required time                         14.603    
                         arrival time                          -9.972    
  -------------------------------------------------------------------
                         slack                                  4.631    

Slack (MET) :             4.631ns  (required time - arrival time)
  Source:                 rstCnt_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spiSlave_comp/riseBitCnt_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.883ns  (logic 0.952ns (19.494%)  route 3.931ns (80.506%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.567     5.088    CLK_IBUF_BUFG
    SLICE_X44Y4          FDRE                                         r  rstCnt_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y4          FDRE (Prop_fdre_C_Q)         0.456     5.544 f  rstCnt_reg[17]/Q
                         net (fo=2, routed)           0.831     6.375    dataTransmit_comp/mmcm_clocks_i_4_0[0]
    SLICE_X45Y2          LUT4 (Prop_lut4_I1_O)        0.124     6.499 f  dataTransmit_comp/mmcm_clocks_i_7/O
                         net (fo=1, routed)           0.667     7.166    dataTransmit_comp/mmcm_clocks_i_7_n_0
    SLICE_X45Y2          LUT6 (Prop_lut6_I2_O)        0.124     7.290 f  dataTransmit_comp/mmcm_clocks_i_4/O
                         net (fo=1, routed)           0.433     7.723    dataTransmit_comp/mmcm_clocks_i_4_n_0
    SLICE_X45Y2          LUT6 (Prop_lut6_I5_O)        0.124     7.847 r  dataTransmit_comp/mmcm_clocks_i_2/O
                         net (fo=5, routed)           0.831     8.679    spiSlave_comp/sclk_latch_reg_0
    SLICE_X45Y3          LUT3 (Prop_lut3_I0_O)        0.124     8.803 f  spiSlave_comp/mmcm_clocks_i_1/O
                         net (fo=51, routed)          1.169     9.972    spiSlave_comp/rstSys
    SLICE_X43Y13         FDCE                                         f  spiSlave_comp/riseBitCnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.442    14.783    spiSlave_comp/CLK
    SLICE_X43Y13         FDCE                                         r  spiSlave_comp/riseBitCnt_reg[1]/C
                         clock pessimism              0.260    15.043    
                         clock uncertainty           -0.035    15.008    
    SLICE_X43Y13         FDCE (Recov_fdce_C_CLR)     -0.405    14.603    spiSlave_comp/riseBitCnt_reg[1]
  -------------------------------------------------------------------
                         required time                         14.603    
                         arrival time                          -9.972    
  -------------------------------------------------------------------
                         slack                                  4.631    

Slack (MET) :             4.631ns  (required time - arrival time)
  Source:                 rstCnt_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spiSlave_comp/riseBitCnt_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.883ns  (logic 0.952ns (19.494%)  route 3.931ns (80.506%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.567     5.088    CLK_IBUF_BUFG
    SLICE_X44Y4          FDRE                                         r  rstCnt_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y4          FDRE (Prop_fdre_C_Q)         0.456     5.544 f  rstCnt_reg[17]/Q
                         net (fo=2, routed)           0.831     6.375    dataTransmit_comp/mmcm_clocks_i_4_0[0]
    SLICE_X45Y2          LUT4 (Prop_lut4_I1_O)        0.124     6.499 f  dataTransmit_comp/mmcm_clocks_i_7/O
                         net (fo=1, routed)           0.667     7.166    dataTransmit_comp/mmcm_clocks_i_7_n_0
    SLICE_X45Y2          LUT6 (Prop_lut6_I2_O)        0.124     7.290 f  dataTransmit_comp/mmcm_clocks_i_4/O
                         net (fo=1, routed)           0.433     7.723    dataTransmit_comp/mmcm_clocks_i_4_n_0
    SLICE_X45Y2          LUT6 (Prop_lut6_I5_O)        0.124     7.847 r  dataTransmit_comp/mmcm_clocks_i_2/O
                         net (fo=5, routed)           0.831     8.679    spiSlave_comp/sclk_latch_reg_0
    SLICE_X45Y3          LUT3 (Prop_lut3_I0_O)        0.124     8.803 f  spiSlave_comp/mmcm_clocks_i_1/O
                         net (fo=51, routed)          1.169     9.972    spiSlave_comp/rstSys
    SLICE_X43Y13         FDCE                                         f  spiSlave_comp/riseBitCnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.442    14.783    spiSlave_comp/CLK
    SLICE_X43Y13         FDCE                                         r  spiSlave_comp/riseBitCnt_reg[2]/C
                         clock pessimism              0.260    15.043    
                         clock uncertainty           -0.035    15.008    
    SLICE_X43Y13         FDCE (Recov_fdce_C_CLR)     -0.405    14.603    spiSlave_comp/riseBitCnt_reg[2]
  -------------------------------------------------------------------
                         required time                         14.603    
                         arrival time                          -9.972    
  -------------------------------------------------------------------
                         slack                                  4.631    

Slack (MET) :             4.656ns  (required time - arrival time)
  Source:                 rstCnt_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spiSlave_comp/mosiData_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.865ns  (logic 0.952ns (19.568%)  route 3.913ns (80.432%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.567     5.088    CLK_IBUF_BUFG
    SLICE_X44Y4          FDRE                                         r  rstCnt_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y4          FDRE (Prop_fdre_C_Q)         0.456     5.544 f  rstCnt_reg[17]/Q
                         net (fo=2, routed)           0.831     6.375    dataTransmit_comp/mmcm_clocks_i_4_0[0]
    SLICE_X45Y2          LUT4 (Prop_lut4_I1_O)        0.124     6.499 f  dataTransmit_comp/mmcm_clocks_i_7/O
                         net (fo=1, routed)           0.667     7.166    dataTransmit_comp/mmcm_clocks_i_7_n_0
    SLICE_X45Y2          LUT6 (Prop_lut6_I2_O)        0.124     7.290 f  dataTransmit_comp/mmcm_clocks_i_4/O
                         net (fo=1, routed)           0.433     7.723    dataTransmit_comp/mmcm_clocks_i_4_n_0
    SLICE_X45Y2          LUT6 (Prop_lut6_I5_O)        0.124     7.847 r  dataTransmit_comp/mmcm_clocks_i_2/O
                         net (fo=5, routed)           0.831     8.679    spiSlave_comp/sclk_latch_reg_0
    SLICE_X45Y3          LUT3 (Prop_lut3_I0_O)        0.124     8.803 f  spiSlave_comp/mmcm_clocks_i_1/O
                         net (fo=51, routed)          1.151     9.953    spiSlave_comp/rstSys
    SLICE_X43Y1          FDCE                                         f  spiSlave_comp/mosiData_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.448    14.789    spiSlave_comp/CLK
    SLICE_X43Y1          FDCE                                         r  spiSlave_comp/mosiData_reg[1]/C
                         clock pessimism              0.260    15.049    
                         clock uncertainty           -0.035    15.014    
    SLICE_X43Y1          FDCE (Recov_fdce_C_CLR)     -0.405    14.609    spiSlave_comp/mosiData_reg[1]
  -------------------------------------------------------------------
                         required time                         14.609    
                         arrival time                          -9.953    
  -------------------------------------------------------------------
                         slack                                  4.656    

Slack (MET) :             4.656ns  (required time - arrival time)
  Source:                 rstCnt_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spiSlave_comp/mosiData_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.865ns  (logic 0.952ns (19.568%)  route 3.913ns (80.432%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.567     5.088    CLK_IBUF_BUFG
    SLICE_X44Y4          FDRE                                         r  rstCnt_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y4          FDRE (Prop_fdre_C_Q)         0.456     5.544 f  rstCnt_reg[17]/Q
                         net (fo=2, routed)           0.831     6.375    dataTransmit_comp/mmcm_clocks_i_4_0[0]
    SLICE_X45Y2          LUT4 (Prop_lut4_I1_O)        0.124     6.499 f  dataTransmit_comp/mmcm_clocks_i_7/O
                         net (fo=1, routed)           0.667     7.166    dataTransmit_comp/mmcm_clocks_i_7_n_0
    SLICE_X45Y2          LUT6 (Prop_lut6_I2_O)        0.124     7.290 f  dataTransmit_comp/mmcm_clocks_i_4/O
                         net (fo=1, routed)           0.433     7.723    dataTransmit_comp/mmcm_clocks_i_4_n_0
    SLICE_X45Y2          LUT6 (Prop_lut6_I5_O)        0.124     7.847 r  dataTransmit_comp/mmcm_clocks_i_2/O
                         net (fo=5, routed)           0.831     8.679    spiSlave_comp/sclk_latch_reg_0
    SLICE_X45Y3          LUT3 (Prop_lut3_I0_O)        0.124     8.803 f  spiSlave_comp/mmcm_clocks_i_1/O
                         net (fo=51, routed)          1.151     9.953    spiSlave_comp/rstSys
    SLICE_X43Y1          FDCE                                         f  spiSlave_comp/mosiData_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.448    14.789    spiSlave_comp/CLK
    SLICE_X43Y1          FDCE                                         r  spiSlave_comp/mosiData_reg[3]/C
                         clock pessimism              0.260    15.049    
                         clock uncertainty           -0.035    15.014    
    SLICE_X43Y1          FDCE (Recov_fdce_C_CLR)     -0.405    14.609    spiSlave_comp/mosiData_reg[3]
  -------------------------------------------------------------------
                         required time                         14.609    
                         arrival time                          -9.953    
  -------------------------------------------------------------------
                         slack                                  4.656    

Slack (MET) :             4.656ns  (required time - arrival time)
  Source:                 rstCnt_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spiSlave_comp/mosiData_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.865ns  (logic 0.952ns (19.568%)  route 3.913ns (80.432%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.567     5.088    CLK_IBUF_BUFG
    SLICE_X44Y4          FDRE                                         r  rstCnt_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y4          FDRE (Prop_fdre_C_Q)         0.456     5.544 f  rstCnt_reg[17]/Q
                         net (fo=2, routed)           0.831     6.375    dataTransmit_comp/mmcm_clocks_i_4_0[0]
    SLICE_X45Y2          LUT4 (Prop_lut4_I1_O)        0.124     6.499 f  dataTransmit_comp/mmcm_clocks_i_7/O
                         net (fo=1, routed)           0.667     7.166    dataTransmit_comp/mmcm_clocks_i_7_n_0
    SLICE_X45Y2          LUT6 (Prop_lut6_I2_O)        0.124     7.290 f  dataTransmit_comp/mmcm_clocks_i_4/O
                         net (fo=1, routed)           0.433     7.723    dataTransmit_comp/mmcm_clocks_i_4_n_0
    SLICE_X45Y2          LUT6 (Prop_lut6_I5_O)        0.124     7.847 r  dataTransmit_comp/mmcm_clocks_i_2/O
                         net (fo=5, routed)           0.831     8.679    spiSlave_comp/sclk_latch_reg_0
    SLICE_X45Y3          LUT3 (Prop_lut3_I0_O)        0.124     8.803 f  spiSlave_comp/mmcm_clocks_i_1/O
                         net (fo=51, routed)          1.151     9.953    spiSlave_comp/rstSys
    SLICE_X43Y1          FDCE                                         f  spiSlave_comp/mosiData_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.448    14.789    spiSlave_comp/CLK
    SLICE_X43Y1          FDCE                                         r  spiSlave_comp/mosiData_reg[4]/C
                         clock pessimism              0.260    15.049    
                         clock uncertainty           -0.035    15.014    
    SLICE_X43Y1          FDCE (Recov_fdce_C_CLR)     -0.405    14.609    spiSlave_comp/mosiData_reg[4]
  -------------------------------------------------------------------
                         required time                         14.609    
                         arrival time                          -9.953    
  -------------------------------------------------------------------
                         slack                                  4.656    

Slack (MET) :             4.656ns  (required time - arrival time)
  Source:                 rstCnt_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spiSlave_comp/mosiData_reg[6]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.865ns  (logic 0.952ns (19.568%)  route 3.913ns (80.432%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.567     5.088    CLK_IBUF_BUFG
    SLICE_X44Y4          FDRE                                         r  rstCnt_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y4          FDRE (Prop_fdre_C_Q)         0.456     5.544 f  rstCnt_reg[17]/Q
                         net (fo=2, routed)           0.831     6.375    dataTransmit_comp/mmcm_clocks_i_4_0[0]
    SLICE_X45Y2          LUT4 (Prop_lut4_I1_O)        0.124     6.499 f  dataTransmit_comp/mmcm_clocks_i_7/O
                         net (fo=1, routed)           0.667     7.166    dataTransmit_comp/mmcm_clocks_i_7_n_0
    SLICE_X45Y2          LUT6 (Prop_lut6_I2_O)        0.124     7.290 f  dataTransmit_comp/mmcm_clocks_i_4/O
                         net (fo=1, routed)           0.433     7.723    dataTransmit_comp/mmcm_clocks_i_4_n_0
    SLICE_X45Y2          LUT6 (Prop_lut6_I5_O)        0.124     7.847 r  dataTransmit_comp/mmcm_clocks_i_2/O
                         net (fo=5, routed)           0.831     8.679    spiSlave_comp/sclk_latch_reg_0
    SLICE_X45Y3          LUT3 (Prop_lut3_I0_O)        0.124     8.803 f  spiSlave_comp/mmcm_clocks_i_1/O
                         net (fo=51, routed)          1.151     9.953    spiSlave_comp/rstSys
    SLICE_X43Y1          FDCE                                         f  spiSlave_comp/mosiData_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.448    14.789    spiSlave_comp/CLK
    SLICE_X43Y1          FDCE                                         r  spiSlave_comp/mosiData_reg[6]/C
                         clock pessimism              0.260    15.049    
                         clock uncertainty           -0.035    15.014    
    SLICE_X43Y1          FDCE (Recov_fdce_C_CLR)     -0.405    14.609    spiSlave_comp/mosiData_reg[6]
  -------------------------------------------------------------------
                         required time                         14.609    
                         arrival time                          -9.953    
  -------------------------------------------------------------------
                         slack                                  4.656    

Slack (MET) :             4.700ns  (required time - arrival time)
  Source:                 rstCnt_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spiSlave_comp/mosiShftReg_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.865ns  (logic 0.952ns (19.568%)  route 3.913ns (80.432%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.567     5.088    CLK_IBUF_BUFG
    SLICE_X44Y4          FDRE                                         r  rstCnt_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y4          FDRE (Prop_fdre_C_Q)         0.456     5.544 f  rstCnt_reg[17]/Q
                         net (fo=2, routed)           0.831     6.375    dataTransmit_comp/mmcm_clocks_i_4_0[0]
    SLICE_X45Y2          LUT4 (Prop_lut4_I1_O)        0.124     6.499 f  dataTransmit_comp/mmcm_clocks_i_7/O
                         net (fo=1, routed)           0.667     7.166    dataTransmit_comp/mmcm_clocks_i_7_n_0
    SLICE_X45Y2          LUT6 (Prop_lut6_I2_O)        0.124     7.290 f  dataTransmit_comp/mmcm_clocks_i_4/O
                         net (fo=1, routed)           0.433     7.723    dataTransmit_comp/mmcm_clocks_i_4_n_0
    SLICE_X45Y2          LUT6 (Prop_lut6_I5_O)        0.124     7.847 r  dataTransmit_comp/mmcm_clocks_i_2/O
                         net (fo=5, routed)           0.831     8.679    spiSlave_comp/sclk_latch_reg_0
    SLICE_X45Y3          LUT3 (Prop_lut3_I0_O)        0.124     8.803 f  spiSlave_comp/mmcm_clocks_i_1/O
                         net (fo=51, routed)          1.151     9.953    spiSlave_comp/rstSys
    SLICE_X42Y1          FDCE                                         f  spiSlave_comp/mosiShftReg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.448    14.789    spiSlave_comp/CLK
    SLICE_X42Y1          FDCE                                         r  spiSlave_comp/mosiShftReg_reg[5]/C
                         clock pessimism              0.260    15.049    
                         clock uncertainty           -0.035    15.014    
    SLICE_X42Y1          FDCE (Recov_fdce_C_CLR)     -0.361    14.653    spiSlave_comp/mosiShftReg_reg[5]
  -------------------------------------------------------------------
                         required time                         14.653    
                         arrival time                          -9.953    
  -------------------------------------------------------------------
                         slack                                  4.700    

Slack (MET) :             4.700ns  (required time - arrival time)
  Source:                 rstCnt_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spiSlave_comp/mosiShftReg_reg[6]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.865ns  (logic 0.952ns (19.568%)  route 3.913ns (80.432%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.567     5.088    CLK_IBUF_BUFG
    SLICE_X44Y4          FDRE                                         r  rstCnt_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y4          FDRE (Prop_fdre_C_Q)         0.456     5.544 f  rstCnt_reg[17]/Q
                         net (fo=2, routed)           0.831     6.375    dataTransmit_comp/mmcm_clocks_i_4_0[0]
    SLICE_X45Y2          LUT4 (Prop_lut4_I1_O)        0.124     6.499 f  dataTransmit_comp/mmcm_clocks_i_7/O
                         net (fo=1, routed)           0.667     7.166    dataTransmit_comp/mmcm_clocks_i_7_n_0
    SLICE_X45Y2          LUT6 (Prop_lut6_I2_O)        0.124     7.290 f  dataTransmit_comp/mmcm_clocks_i_4/O
                         net (fo=1, routed)           0.433     7.723    dataTransmit_comp/mmcm_clocks_i_4_n_0
    SLICE_X45Y2          LUT6 (Prop_lut6_I5_O)        0.124     7.847 r  dataTransmit_comp/mmcm_clocks_i_2/O
                         net (fo=5, routed)           0.831     8.679    spiSlave_comp/sclk_latch_reg_0
    SLICE_X45Y3          LUT3 (Prop_lut3_I0_O)        0.124     8.803 f  spiSlave_comp/mmcm_clocks_i_1/O
                         net (fo=51, routed)          1.151     9.953    spiSlave_comp/rstSys
    SLICE_X42Y1          FDCE                                         f  spiSlave_comp/mosiShftReg_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.448    14.789    spiSlave_comp/CLK
    SLICE_X42Y1          FDCE                                         r  spiSlave_comp/mosiShftReg_reg[6]/C
                         clock pessimism              0.260    15.049    
                         clock uncertainty           -0.035    15.014    
    SLICE_X42Y1          FDCE (Recov_fdce_C_CLR)     -0.361    14.653    spiSlave_comp/mosiShftReg_reg[6]
  -------------------------------------------------------------------
                         required time                         14.653    
                         arrival time                          -9.953    
  -------------------------------------------------------------------
                         slack                                  4.700    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.777ns  (arrival time - required time)
  Source:                 rstCnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spiSlave_comp/mosiShftReg_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.745ns  (logic 0.186ns (24.955%)  route 0.559ns (75.045%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.565     1.448    CLK_IBUF_BUFG
    SLICE_X44Y0          FDRE                                         r  rstCnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y0          FDRE (Prop_fdre_C_Q)         0.141     1.589 f  rstCnt_reg[2]/Q
                         net (fo=6, routed)           0.201     1.790    spiSlave_comp/sclk_latch_reg_2[0]
    SLICE_X45Y3          LUT3 (Prop_lut3_I2_O)        0.045     1.835 f  spiSlave_comp/mmcm_clocks_i_1/O
                         net (fo=51, routed)          0.358     2.193    spiSlave_comp/rstSys
    SLICE_X42Y2          FDCE                                         f  spiSlave_comp/mosiShftReg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.834     1.961    spiSlave_comp/CLK
    SLICE_X42Y2          FDCE                                         r  spiSlave_comp/mosiShftReg_reg[0]/C
                         clock pessimism             -0.478     1.483    
    SLICE_X42Y2          FDCE (Remov_fdce_C_CLR)     -0.067     1.416    spiSlave_comp/mosiShftReg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.416    
                         arrival time                           2.193    
  -------------------------------------------------------------------
                         slack                                  0.777    

Slack (MET) :             0.796ns  (arrival time - required time)
  Source:                 rstCnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spiSlave_comp/fallBitCnt_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.739ns  (logic 0.186ns (25.169%)  route 0.553ns (74.831%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.565     1.448    CLK_IBUF_BUFG
    SLICE_X44Y0          FDRE                                         r  rstCnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y0          FDRE (Prop_fdre_C_Q)         0.141     1.589 f  rstCnt_reg[2]/Q
                         net (fo=6, routed)           0.201     1.790    spiSlave_comp/sclk_latch_reg_2[0]
    SLICE_X45Y3          LUT3 (Prop_lut3_I2_O)        0.045     1.835 f  spiSlave_comp/mmcm_clocks_i_1/O
                         net (fo=51, routed)          0.352     2.187    spiSlave_comp/rstSys
    SLICE_X41Y1          FDCE                                         f  spiSlave_comp/fallBitCnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.834     1.961    spiSlave_comp/CLK
    SLICE_X41Y1          FDCE                                         r  spiSlave_comp/fallBitCnt_reg[0]/C
                         clock pessimism             -0.478     1.483    
    SLICE_X41Y1          FDCE (Remov_fdce_C_CLR)     -0.092     1.391    spiSlave_comp/fallBitCnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.391    
                         arrival time                           2.187    
  -------------------------------------------------------------------
                         slack                                  0.796    

Slack (MET) :             0.796ns  (arrival time - required time)
  Source:                 rstCnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spiSlave_comp/fallBitCnt_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.739ns  (logic 0.186ns (25.169%)  route 0.553ns (74.831%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.565     1.448    CLK_IBUF_BUFG
    SLICE_X44Y0          FDRE                                         r  rstCnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y0          FDRE (Prop_fdre_C_Q)         0.141     1.589 f  rstCnt_reg[2]/Q
                         net (fo=6, routed)           0.201     1.790    spiSlave_comp/sclk_latch_reg_2[0]
    SLICE_X45Y3          LUT3 (Prop_lut3_I2_O)        0.045     1.835 f  spiSlave_comp/mmcm_clocks_i_1/O
                         net (fo=51, routed)          0.352     2.187    spiSlave_comp/rstSys
    SLICE_X41Y1          FDCE                                         f  spiSlave_comp/fallBitCnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.834     1.961    spiSlave_comp/CLK
    SLICE_X41Y1          FDCE                                         r  spiSlave_comp/fallBitCnt_reg[1]/C
                         clock pessimism             -0.478     1.483    
    SLICE_X41Y1          FDCE (Remov_fdce_C_CLR)     -0.092     1.391    spiSlave_comp/fallBitCnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.391    
                         arrival time                           2.187    
  -------------------------------------------------------------------
                         slack                                  0.796    

Slack (MET) :             0.796ns  (arrival time - required time)
  Source:                 rstCnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spiSlave_comp/fallBitCnt_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.739ns  (logic 0.186ns (25.169%)  route 0.553ns (74.831%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.565     1.448    CLK_IBUF_BUFG
    SLICE_X44Y0          FDRE                                         r  rstCnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y0          FDRE (Prop_fdre_C_Q)         0.141     1.589 f  rstCnt_reg[2]/Q
                         net (fo=6, routed)           0.201     1.790    spiSlave_comp/sclk_latch_reg_2[0]
    SLICE_X45Y3          LUT3 (Prop_lut3_I2_O)        0.045     1.835 f  spiSlave_comp/mmcm_clocks_i_1/O
                         net (fo=51, routed)          0.352     2.187    spiSlave_comp/rstSys
    SLICE_X41Y1          FDCE                                         f  spiSlave_comp/fallBitCnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.834     1.961    spiSlave_comp/CLK
    SLICE_X41Y1          FDCE                                         r  spiSlave_comp/fallBitCnt_reg[2]/C
                         clock pessimism             -0.478     1.483    
    SLICE_X41Y1          FDCE (Remov_fdce_C_CLR)     -0.092     1.391    spiSlave_comp/fallBitCnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.391    
                         arrival time                           2.187    
  -------------------------------------------------------------------
                         slack                                  0.796    

Slack (MET) :             0.796ns  (arrival time - required time)
  Source:                 rstCnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spiSlave_comp/sclk_offset_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.739ns  (logic 0.186ns (25.169%)  route 0.553ns (74.831%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.565     1.448    CLK_IBUF_BUFG
    SLICE_X44Y0          FDRE                                         r  rstCnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y0          FDRE (Prop_fdre_C_Q)         0.141     1.589 f  rstCnt_reg[2]/Q
                         net (fo=6, routed)           0.201     1.790    spiSlave_comp/sclk_latch_reg_2[0]
    SLICE_X45Y3          LUT3 (Prop_lut3_I2_O)        0.045     1.835 f  spiSlave_comp/mmcm_clocks_i_1/O
                         net (fo=51, routed)          0.352     2.187    spiSlave_comp/rstSys
    SLICE_X41Y1          FDCE                                         f  spiSlave_comp/sclk_offset_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.834     1.961    spiSlave_comp/CLK
    SLICE_X41Y1          FDCE                                         r  spiSlave_comp/sclk_offset_reg/C
                         clock pessimism             -0.478     1.483    
    SLICE_X41Y1          FDCE (Remov_fdce_C_CLR)     -0.092     1.391    spiSlave_comp/sclk_offset_reg
  -------------------------------------------------------------------
                         required time                         -1.391    
                         arrival time                           2.187    
  -------------------------------------------------------------------
                         slack                                  0.796    

Slack (MET) :             0.802ns  (arrival time - required time)
  Source:                 rstCnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spiSlave_comp/csOffset_reg/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.721ns  (logic 0.186ns (25.805%)  route 0.535ns (74.195%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.565     1.448    CLK_IBUF_BUFG
    SLICE_X44Y0          FDRE                                         r  rstCnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y0          FDRE (Prop_fdre_C_Q)         0.141     1.589 f  rstCnt_reg[2]/Q
                         net (fo=6, routed)           0.201     1.790    spiSlave_comp/sclk_latch_reg_2[0]
    SLICE_X45Y3          LUT3 (Prop_lut3_I2_O)        0.045     1.835 f  spiSlave_comp/mmcm_clocks_i_1/O
                         net (fo=51, routed)          0.334     2.169    spiSlave_comp/rstSys
    SLICE_X47Y7          FDPE                                         f  spiSlave_comp/csOffset_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.833     1.960    spiSlave_comp/CLK
    SLICE_X47Y7          FDPE                                         r  spiSlave_comp/csOffset_reg/C
                         clock pessimism             -0.498     1.462    
    SLICE_X47Y7          FDPE (Remov_fdpe_C_PRE)     -0.095     1.367    spiSlave_comp/csOffset_reg
  -------------------------------------------------------------------
                         required time                         -1.367    
                         arrival time                           2.169    
  -------------------------------------------------------------------
                         slack                                  0.802    

Slack (MET) :             0.802ns  (arrival time - required time)
  Source:                 rstCnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spiSlave_comp/mosiData_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.745ns  (logic 0.186ns (24.955%)  route 0.559ns (75.045%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.565     1.448    CLK_IBUF_BUFG
    SLICE_X44Y0          FDRE                                         r  rstCnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y0          FDRE (Prop_fdre_C_Q)         0.141     1.589 f  rstCnt_reg[2]/Q
                         net (fo=6, routed)           0.201     1.790    spiSlave_comp/sclk_latch_reg_2[0]
    SLICE_X45Y3          LUT3 (Prop_lut3_I2_O)        0.045     1.835 f  spiSlave_comp/mmcm_clocks_i_1/O
                         net (fo=51, routed)          0.358     2.193    spiSlave_comp/rstSys
    SLICE_X43Y2          FDCE                                         f  spiSlave_comp/mosiData_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.834     1.961    spiSlave_comp/CLK
    SLICE_X43Y2          FDCE                                         r  spiSlave_comp/mosiData_reg[0]/C
                         clock pessimism             -0.478     1.483    
    SLICE_X43Y2          FDCE (Remov_fdce_C_CLR)     -0.092     1.391    spiSlave_comp/mosiData_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.391    
                         arrival time                           2.193    
  -------------------------------------------------------------------
                         slack                                  0.802    

Slack (MET) :             0.802ns  (arrival time - required time)
  Source:                 rstCnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spiSlave_comp/mosiData_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.745ns  (logic 0.186ns (24.955%)  route 0.559ns (75.045%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.565     1.448    CLK_IBUF_BUFG
    SLICE_X44Y0          FDRE                                         r  rstCnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y0          FDRE (Prop_fdre_C_Q)         0.141     1.589 f  rstCnt_reg[2]/Q
                         net (fo=6, routed)           0.201     1.790    spiSlave_comp/sclk_latch_reg_2[0]
    SLICE_X45Y3          LUT3 (Prop_lut3_I2_O)        0.045     1.835 f  spiSlave_comp/mmcm_clocks_i_1/O
                         net (fo=51, routed)          0.358     2.193    spiSlave_comp/rstSys
    SLICE_X43Y2          FDCE                                         f  spiSlave_comp/mosiData_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.834     1.961    spiSlave_comp/CLK
    SLICE_X43Y2          FDCE                                         r  spiSlave_comp/mosiData_reg[2]/C
                         clock pessimism             -0.478     1.483    
    SLICE_X43Y2          FDCE (Remov_fdce_C_CLR)     -0.092     1.391    spiSlave_comp/mosiData_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.391    
                         arrival time                           2.193    
  -------------------------------------------------------------------
                         slack                                  0.802    

Slack (MET) :             0.802ns  (arrival time - required time)
  Source:                 rstCnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spiSlave_comp/mosiData_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.745ns  (logic 0.186ns (24.955%)  route 0.559ns (75.045%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.565     1.448    CLK_IBUF_BUFG
    SLICE_X44Y0          FDRE                                         r  rstCnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y0          FDRE (Prop_fdre_C_Q)         0.141     1.589 f  rstCnt_reg[2]/Q
                         net (fo=6, routed)           0.201     1.790    spiSlave_comp/sclk_latch_reg_2[0]
    SLICE_X45Y3          LUT3 (Prop_lut3_I2_O)        0.045     1.835 f  spiSlave_comp/mmcm_clocks_i_1/O
                         net (fo=51, routed)          0.358     2.193    spiSlave_comp/rstSys
    SLICE_X43Y2          FDCE                                         f  spiSlave_comp/mosiData_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.834     1.961    spiSlave_comp/CLK
    SLICE_X43Y2          FDCE                                         r  spiSlave_comp/mosiData_reg[5]/C
                         clock pessimism             -0.478     1.483    
    SLICE_X43Y2          FDCE (Remov_fdce_C_CLR)     -0.092     1.391    spiSlave_comp/mosiData_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.391    
                         arrival time                           2.193    
  -------------------------------------------------------------------
                         slack                                  0.802    

Slack (MET) :             0.802ns  (arrival time - required time)
  Source:                 rstCnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spiSlave_comp/mosiData_reg[7]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.745ns  (logic 0.186ns (24.955%)  route 0.559ns (75.045%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.565     1.448    CLK_IBUF_BUFG
    SLICE_X44Y0          FDRE                                         r  rstCnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y0          FDRE (Prop_fdre_C_Q)         0.141     1.589 f  rstCnt_reg[2]/Q
                         net (fo=6, routed)           0.201     1.790    spiSlave_comp/sclk_latch_reg_2[0]
    SLICE_X45Y3          LUT3 (Prop_lut3_I2_O)        0.045     1.835 f  spiSlave_comp/mmcm_clocks_i_1/O
                         net (fo=51, routed)          0.358     2.193    spiSlave_comp/rstSys
    SLICE_X43Y2          FDCE                                         f  spiSlave_comp/mosiData_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.834     1.961    spiSlave_comp/CLK
    SLICE_X43Y2          FDCE                                         r  spiSlave_comp/mosiData_reg[7]/C
                         clock pessimism             -0.478     1.483    
    SLICE_X43Y2          FDCE (Remov_fdce_C_CLR)     -0.092     1.391    spiSlave_comp/mosiData_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.391    
                         arrival time                           2.193    
  -------------------------------------------------------------------
                         slack                                  0.802    





