// Seed: 706375147
module module_0 (
    input uwire id_0,
    input uwire id_1
);
  logic id_3;
  ;
  assign module_2.id_0 = 0;
  assign module_1.id_6 = 0;
endmodule
module module_1 (
    input wand id_0,
    input supply1 id_1,
    input supply1 id_2,
    input supply0 id_3,
    input wor id_4,
    output wire id_5,
    input wand id_6
    , id_10,
    output supply0 id_7,
    input supply1 id_8
);
  tri id_11;
  assign id_11 = {-1{id_4}};
  module_0 modCall_1 (
      id_0,
      id_6
  );
endmodule
module module_2 (
    input tri id_0,
    input tri0 id_1,
    input supply1 id_2,
    input uwire id_3,
    output tri0 id_4
);
  assign id_4 = -1;
  module_0 modCall_1 (
      id_3,
      id_3
  );
  logic ["" : -1] id_6 = id_6;
endmodule
