<stg><name>fft_top1</name>


<trans_list>

<trans id="266" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="267" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="268" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="269" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="270" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="271" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="272" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="273" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="274" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="275" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="276" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="277" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="278" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="279" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="280" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="281" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="282" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="283" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="284" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="285" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="286" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="287" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="288" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="289" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="290" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="291" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="292" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="293" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="294" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="295" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="296" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="297" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="298" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="299" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="300" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="301" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="302" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="303" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="304" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="305" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="306" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="307" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="308" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="309" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="310" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="311" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="312" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="313" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="314" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="315" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="316" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="317" from="52" to="53">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln156" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="318" from="53" to="55">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln157" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="319" from="53" to="54">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln157" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="320" from="54" to="54">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="321" from="54" to="53">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="323" from="55" to="56">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="324" from="56" to="57">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="330" from="56" to="52">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="325" from="57" to="58">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln169" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="329" from="57" to="56">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln169" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="328" from="58" to="57">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="31" op_0_bw="32">
<![CDATA[
codeRepl:0 %k = alloca i32 1

]]></Node>
<StgValue><ssdm name="k"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:1 %fft_out_real_V = alloca i32 1

]]></Node>
<StgValue><ssdm name="fft_out_real_V"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:2 %fft_out_imag_V = alloca i32 1

]]></Node>
<StgValue><ssdm name="fft_out_imag_V"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="64">
<![CDATA[
codeRepl:3 %DATA_LEN_1_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="DATA_LEN_1_loc"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="64">
<![CDATA[
codeRepl:4 %sym_num_2_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="sym_num_2_loc"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="64">
<![CDATA[
codeRepl:5 %pilot_width_4_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="pilot_width_4_loc"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="22" op_0_bw="64">
<![CDATA[
codeRepl:24 %p_inData_V_M_real_V_0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="p_inData_V_M_real_V_0"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="22" op_0_bw="64">
<![CDATA[
codeRepl:27 %p_inData_V_M_real_V_1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="p_inData_V_M_real_V_1"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="22" op_0_bw="64">
<![CDATA[
codeRepl:30 %p_inData_V_M_imag_V_0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="p_inData_V_M_imag_V_0"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="22" op_0_bw="64">
<![CDATA[
codeRepl:33 %p_inData_V_M_imag_V_1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="p_inData_V_M_imag_V_1"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="27" op_0_bw="64">
<![CDATA[
codeRepl:36 %p_outData_V_M_real_V_0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="p_outData_V_M_real_V_0"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="27" op_0_bw="64">
<![CDATA[
codeRepl:39 %p_outData_V_M_real_V_1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="p_outData_V_M_real_V_1"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="27" op_0_bw="64">
<![CDATA[
codeRepl:42 %p_outData_V_M_imag_V_0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="p_outData_V_M_imag_V_0"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="27" op_0_bw="64">
<![CDATA[
codeRepl:45 %p_outData_V_M_imag_V_1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="p_outData_V_M_imag_V_1"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:48 %empty_66 = wait i32 @_ssdm_op_Wait

]]></Node>
<StgValue><ssdm name="empty_66"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="0" op_0_bw="31" op_1_bw="31">
<![CDATA[
codeRepl:61 %store_ln156 = store i31 0, i31 %k

]]></Node>
<StgValue><ssdm name="store_ln156"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="75" st_id="2" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="8" op_3_bw="8" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="64" op_9_bw="8" op_10_bw="8" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="0">
<![CDATA[
codeRepl:49 %call_ln0 = call void @fft_top1_Pipeline_VITIS_LOOP_134_1, i64 %data_in_V_data_V, i8 %data_in_V_keep_V, i8 %data_in_V_strb_V, i1 %data_in_V_user_V, i1 %data_in_V_last_V, i1 %data_in_V_id_V, i1 %data_in_V_dest_V, i64 %data_out_V_data_V, i8 %data_out_V_keep_V, i8 %data_out_V_strb_V, i1 %data_out_V_user_V, i1 %data_out_V_last_V, i1 %data_out_V_id_V, i1 %data_out_V_dest_V, i32 %pilot_width_4_loc, i32 %sym_num_2_loc, i32 %DATA_LEN_1_loc

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="76" st_id="3" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="8" op_3_bw="8" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="64" op_9_bw="8" op_10_bw="8" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="0">
<![CDATA[
codeRepl:49 %call_ln0 = call void @fft_top1_Pipeline_VITIS_LOOP_134_1, i64 %data_in_V_data_V, i8 %data_in_V_keep_V, i8 %data_in_V_strb_V, i1 %data_in_V_user_V, i1 %data_in_V_last_V, i1 %data_in_V_id_V, i1 %data_in_V_dest_V, i64 %data_out_V_data_V, i8 %data_out_V_keep_V, i8 %data_out_V_strb_V, i1 %data_out_V_user_V, i1 %data_out_V_last_V, i1 %data_out_V_id_V, i1 %data_out_V_dest_V, i32 %pilot_width_4_loc, i32 %sym_num_2_loc, i32 %DATA_LEN_1_loc

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="77" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
codeRepl:50 %pilot_width_4_loc_load = load i32 %pilot_width_4_loc

]]></Node>
<StgValue><ssdm name="pilot_width_4_loc_load"/></StgValue>
</operation>

<operation id="78" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="0">
<![CDATA[
codeRepl:53 %empty_67 = wait i32 @_ssdm_op_Wait

]]></Node>
<StgValue><ssdm name="empty_67"/></StgValue>
</operation>

<operation id="79" st_id="4" stage="13" lat="13">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="8" op_0_bw="32" op_1_bw="32">
<![CDATA[
codeRepl:55 %div = sdiv i32 64, i32 %pilot_width_4_loc_load

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="80" st_id="5" stage="12" lat="13">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="8" op_0_bw="32" op_1_bw="32">
<![CDATA[
codeRepl:55 %div = sdiv i32 64, i32 %pilot_width_4_loc_load

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="81" st_id="6" stage="11" lat="13">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="8" op_0_bw="32" op_1_bw="32">
<![CDATA[
codeRepl:55 %div = sdiv i32 64, i32 %pilot_width_4_loc_load

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="82" st_id="7" stage="10" lat="13">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="8" op_0_bw="32" op_1_bw="32">
<![CDATA[
codeRepl:55 %div = sdiv i32 64, i32 %pilot_width_4_loc_load

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="83" st_id="8" stage="9" lat="13">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="8" op_0_bw="32" op_1_bw="32">
<![CDATA[
codeRepl:55 %div = sdiv i32 64, i32 %pilot_width_4_loc_load

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="84" st_id="9" stage="8" lat="13">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="8" op_0_bw="32" op_1_bw="32">
<![CDATA[
codeRepl:55 %div = sdiv i32 64, i32 %pilot_width_4_loc_load

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="85" st_id="10" stage="7" lat="13">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="8" op_0_bw="32" op_1_bw="32">
<![CDATA[
codeRepl:55 %div = sdiv i32 64, i32 %pilot_width_4_loc_load

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="86" st_id="11" stage="6" lat="13">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="8" op_0_bw="32" op_1_bw="32">
<![CDATA[
codeRepl:55 %div = sdiv i32 64, i32 %pilot_width_4_loc_load

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="87" st_id="12" stage="5" lat="13">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="8" op_0_bw="32" op_1_bw="32">
<![CDATA[
codeRepl:55 %div = sdiv i32 64, i32 %pilot_width_4_loc_load

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="88" st_id="13" stage="4" lat="13">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="8" op_0_bw="32" op_1_bw="32">
<![CDATA[
codeRepl:55 %div = sdiv i32 64, i32 %pilot_width_4_loc_load

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="89" st_id="14" stage="3" lat="13">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="8" op_0_bw="32" op_1_bw="32">
<![CDATA[
codeRepl:55 %div = sdiv i32 64, i32 %pilot_width_4_loc_load

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="90" st_id="15" stage="2" lat="13">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="8" op_0_bw="32" op_1_bw="32">
<![CDATA[
codeRepl:55 %div = sdiv i32 64, i32 %pilot_width_4_loc_load

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="91" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
codeRepl:51 %sym_num_2_loc_load = load i32 %sym_num_2_loc

]]></Node>
<StgValue><ssdm name="sym_num_2_loc_load"/></StgValue>
</operation>

<operation id="92" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
codeRepl:52 %DATA_LEN_1_loc_load = load i32 %DATA_LEN_1_loc

]]></Node>
<StgValue><ssdm name="DATA_LEN_1_loc_load"/></StgValue>
</operation>

<operation id="93" st_id="16" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
codeRepl:54 %mul = mul i32 %sym_num_2_loc_load, i32 %DATA_LEN_1_loc_load

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="94" st_id="16" stage="1" lat="13">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="8" op_0_bw="32" op_1_bw="32">
<![CDATA[
codeRepl:55 %div = sdiv i32 64, i32 %pilot_width_4_loc_load

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>

<operation id="95" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="8" op_0_bw="8">
<![CDATA[
codeRepl:56 %empty_68 = trunc i8 %div

]]></Node>
<StgValue><ssdm name="empty_68"/></StgValue>
</operation>

<operation id="96" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="9" op_0_bw="8">
<![CDATA[
codeRepl:57 %div_cast_cast_cast = sext i8 %empty_68

]]></Node>
<StgValue><ssdm name="div_cast_cast_cast"/></StgValue>
</operation>

<operation id="97" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
codeRepl:58 %sub19 = sub i9 64, i9 %div_cast_cast_cast

]]></Node>
<StgValue><ssdm name="sub19"/></StgValue>
</operation>

<operation id="98" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="32" op_0_bw="9">
<![CDATA[
codeRepl:59 %sub19_cast = sext i9 %sub19

]]></Node>
<StgValue><ssdm name="sub19_cast"/></StgValue>
</operation>

<operation id="99" st_id="16" stage="36" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
codeRepl:60 %div20 = sdiv i32 %mul, i32 %sub19_cast

]]></Node>
<StgValue><ssdm name="div20"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="100" st_id="17" stage="35" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
codeRepl:60 %div20 = sdiv i32 %mul, i32 %sub19_cast

]]></Node>
<StgValue><ssdm name="div20"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="101" st_id="18" stage="34" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
codeRepl:60 %div20 = sdiv i32 %mul, i32 %sub19_cast

]]></Node>
<StgValue><ssdm name="div20"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="102" st_id="19" stage="33" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
codeRepl:60 %div20 = sdiv i32 %mul, i32 %sub19_cast

]]></Node>
<StgValue><ssdm name="div20"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="103" st_id="20" stage="32" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
codeRepl:60 %div20 = sdiv i32 %mul, i32 %sub19_cast

]]></Node>
<StgValue><ssdm name="div20"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="104" st_id="21" stage="31" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
codeRepl:60 %div20 = sdiv i32 %mul, i32 %sub19_cast

]]></Node>
<StgValue><ssdm name="div20"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="105" st_id="22" stage="30" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
codeRepl:60 %div20 = sdiv i32 %mul, i32 %sub19_cast

]]></Node>
<StgValue><ssdm name="div20"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="106" st_id="23" stage="29" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
codeRepl:60 %div20 = sdiv i32 %mul, i32 %sub19_cast

]]></Node>
<StgValue><ssdm name="div20"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="107" st_id="24" stage="28" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
codeRepl:60 %div20 = sdiv i32 %mul, i32 %sub19_cast

]]></Node>
<StgValue><ssdm name="div20"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="108" st_id="25" stage="27" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
codeRepl:60 %div20 = sdiv i32 %mul, i32 %sub19_cast

]]></Node>
<StgValue><ssdm name="div20"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="109" st_id="26" stage="26" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
codeRepl:60 %div20 = sdiv i32 %mul, i32 %sub19_cast

]]></Node>
<StgValue><ssdm name="div20"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="110" st_id="27" stage="25" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
codeRepl:60 %div20 = sdiv i32 %mul, i32 %sub19_cast

]]></Node>
<StgValue><ssdm name="div20"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="111" st_id="28" stage="24" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
codeRepl:60 %div20 = sdiv i32 %mul, i32 %sub19_cast

]]></Node>
<StgValue><ssdm name="div20"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="112" st_id="29" stage="23" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
codeRepl:60 %div20 = sdiv i32 %mul, i32 %sub19_cast

]]></Node>
<StgValue><ssdm name="div20"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="113" st_id="30" stage="22" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
codeRepl:60 %div20 = sdiv i32 %mul, i32 %sub19_cast

]]></Node>
<StgValue><ssdm name="div20"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="114" st_id="31" stage="21" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
codeRepl:60 %div20 = sdiv i32 %mul, i32 %sub19_cast

]]></Node>
<StgValue><ssdm name="div20"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="115" st_id="32" stage="20" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
codeRepl:60 %div20 = sdiv i32 %mul, i32 %sub19_cast

]]></Node>
<StgValue><ssdm name="div20"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="116" st_id="33" stage="19" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
codeRepl:60 %div20 = sdiv i32 %mul, i32 %sub19_cast

]]></Node>
<StgValue><ssdm name="div20"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="117" st_id="34" stage="18" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
codeRepl:60 %div20 = sdiv i32 %mul, i32 %sub19_cast

]]></Node>
<StgValue><ssdm name="div20"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="118" st_id="35" stage="17" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
codeRepl:60 %div20 = sdiv i32 %mul, i32 %sub19_cast

]]></Node>
<StgValue><ssdm name="div20"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="119" st_id="36" stage="16" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
codeRepl:60 %div20 = sdiv i32 %mul, i32 %sub19_cast

]]></Node>
<StgValue><ssdm name="div20"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="120" st_id="37" stage="15" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
codeRepl:60 %div20 = sdiv i32 %mul, i32 %sub19_cast

]]></Node>
<StgValue><ssdm name="div20"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="121" st_id="38" stage="14" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
codeRepl:60 %div20 = sdiv i32 %mul, i32 %sub19_cast

]]></Node>
<StgValue><ssdm name="div20"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="122" st_id="39" stage="13" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
codeRepl:60 %div20 = sdiv i32 %mul, i32 %sub19_cast

]]></Node>
<StgValue><ssdm name="div20"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="123" st_id="40" stage="12" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
codeRepl:60 %div20 = sdiv i32 %mul, i32 %sub19_cast

]]></Node>
<StgValue><ssdm name="div20"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="124" st_id="41" stage="11" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
codeRepl:60 %div20 = sdiv i32 %mul, i32 %sub19_cast

]]></Node>
<StgValue><ssdm name="div20"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="125" st_id="42" stage="10" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
codeRepl:60 %div20 = sdiv i32 %mul, i32 %sub19_cast

]]></Node>
<StgValue><ssdm name="div20"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="126" st_id="43" stage="9" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
codeRepl:60 %div20 = sdiv i32 %mul, i32 %sub19_cast

]]></Node>
<StgValue><ssdm name="div20"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="127" st_id="44" stage="8" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
codeRepl:60 %div20 = sdiv i32 %mul, i32 %sub19_cast

]]></Node>
<StgValue><ssdm name="div20"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="128" st_id="45" stage="7" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
codeRepl:60 %div20 = sdiv i32 %mul, i32 %sub19_cast

]]></Node>
<StgValue><ssdm name="div20"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="129" st_id="46" stage="6" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
codeRepl:60 %div20 = sdiv i32 %mul, i32 %sub19_cast

]]></Node>
<StgValue><ssdm name="div20"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="130" st_id="47" stage="5" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
codeRepl:60 %div20 = sdiv i32 %mul, i32 %sub19_cast

]]></Node>
<StgValue><ssdm name="div20"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="131" st_id="48" stage="4" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
codeRepl:60 %div20 = sdiv i32 %mul, i32 %sub19_cast

]]></Node>
<StgValue><ssdm name="div20"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="132" st_id="49" stage="3" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
codeRepl:60 %div20 = sdiv i32 %mul, i32 %sub19_cast

]]></Node>
<StgValue><ssdm name="div20"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="133" st_id="50" stage="2" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
codeRepl:60 %div20 = sdiv i32 %mul, i32 %sub19_cast

]]></Node>
<StgValue><ssdm name="div20"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="134" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
codeRepl:6 %spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="135" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:7 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_7, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="136" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="8" op_3_bw="8" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="0" op_9_bw="32" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="32" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="0" op_22_bw="0">
<![CDATA[
codeRepl:8 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %data_in_V_data_V, i8 %data_in_V_keep_V, i8 %data_in_V_strb_V, i1 %data_in_V_user_V, i1 %data_in_V_last_V, i1 %data_in_V_id_V, i1 %data_in_V_dest_V, void @empty_10, i32 1, i32 1, void @empty_13, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="137" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
codeRepl:9 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %data_in_V_data_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="138" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
codeRepl:10 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %data_in_V_keep_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="139" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
codeRepl:11 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %data_in_V_strb_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="140" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
codeRepl:12 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %data_in_V_user_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="141" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
codeRepl:13 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %data_in_V_last_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="142" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
codeRepl:14 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %data_in_V_id_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="143" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
codeRepl:15 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %data_in_V_dest_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="144" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="8" op_3_bw="8" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="0" op_9_bw="32" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="32" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="0" op_22_bw="0">
<![CDATA[
codeRepl:16 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %data_out_V_data_V, i8 %data_out_V_keep_V, i8 %data_out_V_strb_V, i1 %data_out_V_user_V, i1 %data_out_V_last_V, i1 %data_out_V_id_V, i1 %data_out_V_dest_V, void @empty_10, i32 1, i32 1, void @empty_13, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="145" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
codeRepl:17 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %data_out_V_data_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="146" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
codeRepl:18 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %data_out_V_keep_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="147" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
codeRepl:19 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %data_out_V_strb_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="148" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
codeRepl:20 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %data_out_V_user_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="149" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
codeRepl:21 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %data_out_V_last_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="150" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
codeRepl:22 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %data_out_V_id_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="151" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
codeRepl:23 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %data_out_V_dest_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="152" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="22" op_8_bw="22">
<![CDATA[
codeRepl:25 %empty = specchannel i32 @_ssdm_op_SpecChannel, void @p_inData_OC_V_OC_M_real_OC_V_OC_0_str, i32 1, void @p_str, void @p_str, i32 128, i32 128, i22 %p_inData_V_M_real_V_0, i22 %p_inData_V_M_real_V_0

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="153" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="0" op_0_bw="0" op_1_bw="22" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:26 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i22 %p_inData_V_M_real_V_0, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="154" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="22" op_8_bw="22">
<![CDATA[
codeRepl:28 %empty_59 = specchannel i32 @_ssdm_op_SpecChannel, void @p_inData_OC_V_OC_M_real_OC_V_OC_1_str, i32 1, void @p_str, void @p_str, i32 128, i32 128, i22 %p_inData_V_M_real_V_1, i22 %p_inData_V_M_real_V_1

]]></Node>
<StgValue><ssdm name="empty_59"/></StgValue>
</operation>

<operation id="155" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="0" op_0_bw="0" op_1_bw="22" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:29 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i22 %p_inData_V_M_real_V_1, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="156" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="22" op_8_bw="22">
<![CDATA[
codeRepl:31 %empty_60 = specchannel i32 @_ssdm_op_SpecChannel, void @p_inData_OC_V_OC_M_imag_OC_V_OC_0_str, i32 1, void @p_str, void @p_str, i32 128, i32 128, i22 %p_inData_V_M_imag_V_0, i22 %p_inData_V_M_imag_V_0

]]></Node>
<StgValue><ssdm name="empty_60"/></StgValue>
</operation>

<operation id="157" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="0" op_0_bw="0" op_1_bw="22" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:32 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i22 %p_inData_V_M_imag_V_0, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="158" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="22" op_8_bw="22">
<![CDATA[
codeRepl:34 %empty_61 = specchannel i32 @_ssdm_op_SpecChannel, void @p_inData_OC_V_OC_M_imag_OC_V_OC_1_str, i32 1, void @p_str, void @p_str, i32 128, i32 128, i22 %p_inData_V_M_imag_V_1, i22 %p_inData_V_M_imag_V_1

]]></Node>
<StgValue><ssdm name="empty_61"/></StgValue>
</operation>

<operation id="159" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="0" op_0_bw="0" op_1_bw="22" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:35 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i22 %p_inData_V_M_imag_V_1, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="160" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="27" op_8_bw="27">
<![CDATA[
codeRepl:37 %empty_62 = specchannel i32 @_ssdm_op_SpecChannel, void @p_outData_OC_V_OC_M_real_OC_V_OC_0_str, i32 1, void @p_str, void @p_str, i32 128, i32 128, i27 %p_outData_V_M_real_V_0, i27 %p_outData_V_M_real_V_0

]]></Node>
<StgValue><ssdm name="empty_62"/></StgValue>
</operation>

<operation id="161" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="0" op_0_bw="0" op_1_bw="27" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:38 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i27 %p_outData_V_M_real_V_0, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="162" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="27" op_8_bw="27">
<![CDATA[
codeRepl:40 %empty_63 = specchannel i32 @_ssdm_op_SpecChannel, void @p_outData_OC_V_OC_M_real_OC_V_OC_1_str, i32 1, void @p_str, void @p_str, i32 128, i32 128, i27 %p_outData_V_M_real_V_1, i27 %p_outData_V_M_real_V_1

]]></Node>
<StgValue><ssdm name="empty_63"/></StgValue>
</operation>

<operation id="163" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="0" op_0_bw="0" op_1_bw="27" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:41 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i27 %p_outData_V_M_real_V_1, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="164" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="27" op_8_bw="27">
<![CDATA[
codeRepl:43 %empty_64 = specchannel i32 @_ssdm_op_SpecChannel, void @p_outData_OC_V_OC_M_imag_OC_V_OC_0_str, i32 1, void @p_str, void @p_str, i32 128, i32 128, i27 %p_outData_V_M_imag_V_0, i27 %p_outData_V_M_imag_V_0

]]></Node>
<StgValue><ssdm name="empty_64"/></StgValue>
</operation>

<operation id="165" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="0" op_0_bw="0" op_1_bw="27" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:44 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i27 %p_outData_V_M_imag_V_0, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="166" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="27" op_8_bw="27">
<![CDATA[
codeRepl:46 %empty_65 = specchannel i32 @_ssdm_op_SpecChannel, void @p_outData_OC_V_OC_M_imag_OC_V_OC_1_str, i32 1, void @p_str, void @p_str, i32 128, i32 128, i27 %p_outData_V_M_imag_V_1, i27 %p_outData_V_M_imag_V_1

]]></Node>
<StgValue><ssdm name="empty_65"/></StgValue>
</operation>

<operation id="167" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="0" op_0_bw="0" op_1_bw="27" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:47 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i27 %p_outData_V_M_imag_V_1, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="168" st_id="51" stage="1" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
codeRepl:60 %div20 = sdiv i32 %mul, i32 %sub19_cast

]]></Node>
<StgValue><ssdm name="div20"/></StgValue>
</operation>

<operation id="169" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="0" op_0_bw="0">
<![CDATA[
codeRepl:62 %br_ln156 = br void

]]></Node>
<StgValue><ssdm name="br_ln156"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="170" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="31" op_0_bw="31" op_1_bw="0">
<![CDATA[
:0 %k_1 = load i31 %k

]]></Node>
<StgValue><ssdm name="k_1"/></StgValue>
</operation>

<operation id="171" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="32" op_0_bw="31">
<![CDATA[
:1 %zext_ln156 = zext i31 %k_1

]]></Node>
<StgValue><ssdm name="zext_ln156"/></StgValue>
</operation>

<operation id="172" st_id="52" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2 %icmp_ln156 = icmp_slt  i32 %zext_ln156, i32 %div20

]]></Node>
<StgValue><ssdm name="icmp_ln156"/></StgValue>
</operation>

<operation id="173" st_id="52" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
:3 %k_2 = add i31 %k_1, i31 1

]]></Node>
<StgValue><ssdm name="k_2"/></StgValue>
</operation>

<operation id="174" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4 %br_ln156 = br i1 %icmp_ln156, void %._crit_edge.loopexit, void %.split18

]]></Node>
<StgValue><ssdm name="br_ln156"/></StgValue>
</operation>

<operation id="175" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln156" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split18:0 %specloopname_ln113 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9

]]></Node>
<StgValue><ssdm name="specloopname_ln113"/></StgValue>
</operation>

<operation id="176" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln156" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="0" op_0_bw="0">
<![CDATA[
.split18:1 %br_ln157 = br void

]]></Node>
<StgValue><ssdm name="br_ln157"/></StgValue>
</operation>

<operation id="177" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln156" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="0">
<![CDATA[
._crit_edge.loopexit:0 %ret_ln180 = ret

]]></Node>
<StgValue><ssdm name="ret_ln180"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="178" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
:0 %t = phi i6 0, void %.split18, i6 %t_2, void

]]></Node>
<StgValue><ssdm name="t"/></StgValue>
</operation>

<operation id="179" st_id="53" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
:1 %icmp_ln157 = icmp_eq  i6 %t, i6 32

]]></Node>
<StgValue><ssdm name="icmp_ln157"/></StgValue>
</operation>

<operation id="180" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2 %empty_69 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32

]]></Node>
<StgValue><ssdm name="empty_69"/></StgValue>
</operation>

<operation id="181" st_id="53" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:3 %t_2 = add i6 %t, i6 1

]]></Node>
<StgValue><ssdm name="t_2"/></StgValue>
</operation>

<operation id="182" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4 %br_ln157 = br i1 %icmp_ln157, void %.split13, void

]]></Node>
<StgValue><ssdm name="br_ln157"/></StgValue>
</operation>

<operation id="183" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln157" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split13:0 %specloopname_ln157 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5

]]></Node>
<StgValue><ssdm name="specloopname_ln157"/></StgValue>
</operation>

<operation id="184" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln157" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="0" op_0_bw="0">
<![CDATA[
.split13:1 %br_ln158 = br void

]]></Node>
<StgValue><ssdm name="br_ln158"/></StgValue>
</operation>

<operation id="185" st_id="53" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln157" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="0" op_0_bw="0" op_1_bw="22" op_2_bw="22" op_3_bw="22" op_4_bw="22" op_5_bw="27" op_6_bw="27" op_7_bw="27" op_8_bw="27" op_9_bw="1" op_10_bw="1" op_11_bw="5" op_12_bw="1" op_13_bw="45" op_14_bw="32" op_15_bw="45" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="5" op_20_bw="1" op_21_bw="45" op_22_bw="32" op_23_bw="45" op_24_bw="1" op_25_bw="1" op_26_bw="2" op_27_bw="5" op_28_bw="1" op_29_bw="45" op_30_bw="32" op_31_bw="45" op_32_bw="1" op_33_bw="1" op_34_bw="3" op_35_bw="5" op_36_bw="1" op_37_bw="45" op_38_bw="32" op_39_bw="45" op_40_bw="1" op_41_bw="1" op_42_bw="4" op_43_bw="5" op_44_bw="1" op_45_bw="45" op_46_bw="32" op_47_bw="45" op_48_bw="14" op_49_bw="1" op_50_bw="1" op_51_bw="4" op_52_bw="5" op_53_bw="1" op_54_bw="49" op_55_bw="32" op_56_bw="49" op_57_bw="14" op_58_bw="1" op_59_bw="1" op_60_bw="3" op_61_bw="5" op_62_bw="1" op_63_bw="51" op_64_bw="32" op_65_bw="51" op_66_bw="14" op_67_bw="1" op_68_bw="1" op_69_bw="2" op_70_bw="5" op_71_bw="1" op_72_bw="53" op_73_bw="32" op_74_bw="53" op_75_bw="14" op_76_bw="1" op_77_bw="1" op_78_bw="1" op_79_bw="5" op_80_bw="1" op_81_bw="55" op_82_bw="32" op_83_bw="55" op_84_bw="1" op_85_bw="1" op_86_bw="5" op_87_bw="1" op_88_bw="55" op_89_bw="32" op_90_bw="55" op_91_bw="0">
<![CDATA[
:0 %call_ln3367 = call void @innerFFT<64, 2, 1, 1, 0, 0, 0, complex<ap_fixed<16, 3, 5, 3, 0> >, complex<ap_fixed<16, 3, 5, 3, 0> >, complex<ap_fixed<22, 7, 5, 3, 0> >, complex<ap_fixed<27, 14, 5, 3, 0> > >, i22 %p_inData_V_M_real_V_0, i22 %p_inData_V_M_real_V_1, i22 %p_inData_V_M_imag_V_0, i22 %p_inData_V_M_imag_V_1, i27 %p_outData_V_M_real_V_0, i27 %p_outData_V_M_real_V_1, i27 %p_outData_V_M_imag_V_0, i27 %p_outData_V_M_imag_V_1, i1 %control_count_V_4, i1 %control_bits_V_4, i5 %sample_in_read_count_V_4, i1 %delay_line_stall_4, i45 %delayline_Array_18, i32 %control_delayline_Array_4, i45 %delayline_Array_17, i1 %control_count_V_6, i1 %control_bits_V_6, i1 %pf_count_V_4, i5 %sample_in_read_count_V_6, i1 %delay_line_stall_6, i45 %delayline_Array_4, i32 %control_delayline_Array_6, i45 %delayline_Array_3, i1 %control_count_V_8, i1 %control_bits_V_8, i2 %pf_count_V_6, i5 %sample_in_read_count_V_8, i1 %delay_line_stall_8, i45 %delayline_Array_8, i32 %control_delayline_Array_8, i45 %delayline_Array_7, i1 %control_count_V_1, i1 %control_bits_V_1, i3 %pf_count_V_1, i5 %sample_in_read_count_V_1, i1 %delay_line_stall_1, i45 %delayline_Array_12, i32 %control_delayline_Array_1, i45 %delayline_Array_11, i1 %control_count_V_3, i1 %control_bits_V_3, i4 %pf_count_V_2, i5 %sample_in_read_count_V_3, i1 %delay_line_stall_3, i45 %delayline_Array_16, i32 %control_delayline_Array_3, i45 %delayline_Array_15, i14 %twiddleObj_twiddleTable_M_imag_V, i1 %control_count_V, i1 %control_bits_V, i4 %pf_count_V, i5 %sample_in_read_count_V, i1 %delay_line_stall, i49 %delayline_Array_6, i32 %control_delayline_Array, i49 %delayline_Array, i14 %twiddleObj_twiddleTable_M_imag_V_1, i1 %control_count_V_5, i1 %control_bits_V_5, i3 %pf_count_V_3, i5 %sample_in_read_count_V_5, i1 %delay_line_stall_5, i51 %delayline_Array_1, i32 %control_delayline_Array_5, i51 %delayline_Array_19, i14 %twiddleObj_twiddleTable_M_imag_V_2, i1 %control_count_V_7, i1 %control_bits_V_7, i2 %pf_count_V_5, i5 %sample_in_read_count_V_7, i1 %delay_line_stall_7, i53 %delayline_Array_13, i32 %control_delayline_Array_7, i53 %delayline_Array_5, i14 %twiddleObj_twiddleTable_M_imag_V_3, i1 %control_count_V_9, i1 %control_bits_V_9, i1 %pf_count_V_7, i5 %sample_in_read_count_V_9, i1 %delay_line_stall_9, i55 %delayline_Array_10, i32 %control_delayline_Array_9, i55 %delayline_Array_9, i1 %control_count_V_2, i1 %control_bits_V_2, i5 %sample_in_read_count_V_2, i1 %delay_line_stall_2, i55 %delayline_Array_14, i32 %control_delayline_Array_2, i55 %delayline_Array_2

]]></Node>
<StgValue><ssdm name="call_ln3367"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="186" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
:0 %i = phi i2 %add_ln158, void %.split14, i2 0, void %.split13

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="187" st_id="54" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
:1 %icmp_ln158 = icmp_eq  i2 %i, i2 2

]]></Node>
<StgValue><ssdm name="icmp_ln158"/></StgValue>
</operation>

<operation id="188" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2 %empty_70 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2

]]></Node>
<StgValue><ssdm name="empty_70"/></StgValue>
</operation>

<operation id="189" st_id="54" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:3 %add_ln158 = add i2 %i, i2 1

]]></Node>
<StgValue><ssdm name="add_ln158"/></StgValue>
</operation>

<operation id="190" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4 %br_ln158 = br i1 %icmp_ln158, void %.split, void

]]></Node>
<StgValue><ssdm name="br_ln158"/></StgValue>
</operation>

<operation id="191" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split:0 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="192" st_id="54" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="84" op_0_bw="84" op_1_bw="64" op_2_bw="8" op_3_bw="8" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="0" op_9_bw="0">
<![CDATA[
.split:1 %empty_71 = read i84 @_ssdm_op_Read.axis.volatile.i64P0A.i8P0A.i8P0A.i1P0A.i1P0A.i1P0A.i1P0A, i64 %data_in_V_data_V, i8 %data_in_V_keep_V, i8 %data_in_V_strb_V, i1 %data_in_V_user_V, i1 %data_in_V_last_V, i1 %data_in_V_id_V, i1 %data_in_V_dest_V

]]></Node>
<StgValue><ssdm name="empty_71"/></StgValue>
</operation>

<operation id="193" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="64" op_0_bw="84">
<![CDATA[
.split:2 %tmp_26 = extractvalue i84 %empty_71

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="194" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="22" op_0_bw="22" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:3 %p_Result_s = partselect i22 @_ssdm_op_PartSelect.i22.i64.i32.i32, i64 %tmp_26, i32 32, i32 53

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="195" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="22" op_0_bw="64">
<![CDATA[
.split:4 %p_Result_3 = trunc i64 %tmp_26

]]></Node>
<StgValue><ssdm name="p_Result_3"/></StgValue>
</operation>

<operation id="196" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="1" op_0_bw="2">
<![CDATA[
.split:5 %trunc_ln174 = trunc i2 %i

]]></Node>
<StgValue><ssdm name="trunc_ln174"/></StgValue>
</operation>

<operation id="197" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.split:6 %br_ln174 = br i1 %trunc_ln174, void %branch0, void %branch1

]]></Node>
<StgValue><ssdm name="br_ln174"/></StgValue>
</operation>

<operation id="198" st_id="54" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
<literal name="trunc_ln174" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="0" op_0_bw="0" op_1_bw="22" op_2_bw="22" op_3_bw="22" op_4_bw="22" op_5_bw="0">
<![CDATA[
branch0:0 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i22P0A.i22P0A, i22 %p_inData_V_M_real_V_0, i22 %p_inData_V_M_imag_V_0, i22 %p_Result_s, i22 %p_Result_3

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="199" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
<literal name="trunc_ln174" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="0" op_0_bw="0">
<![CDATA[
branch0:1 %br_ln174 = br void %.split14

]]></Node>
<StgValue><ssdm name="br_ln174"/></StgValue>
</operation>

<operation id="200" st_id="54" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
<literal name="trunc_ln174" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="0" op_0_bw="0" op_1_bw="22" op_2_bw="22" op_3_bw="22" op_4_bw="22" op_5_bw="0">
<![CDATA[
branch1:0 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i22P0A.i22P0A, i22 %p_inData_V_M_real_V_1, i22 %p_inData_V_M_imag_V_1, i22 %p_Result_s, i22 %p_Result_3

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="201" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
<literal name="trunc_ln174" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="0" op_0_bw="0">
<![CDATA[
branch1:1 %br_ln174 = br void %.split14

]]></Node>
<StgValue><ssdm name="br_ln174"/></StgValue>
</operation>

<operation id="202" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="0" op_0_bw="0">
<![CDATA[
.split14:0 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="203" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="0" op_0_bw="0">
<![CDATA[
:0 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="204" st_id="55" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="0" op_0_bw="0" op_1_bw="22" op_2_bw="22" op_3_bw="22" op_4_bw="22" op_5_bw="27" op_6_bw="27" op_7_bw="27" op_8_bw="27" op_9_bw="1" op_10_bw="1" op_11_bw="5" op_12_bw="1" op_13_bw="45" op_14_bw="32" op_15_bw="45" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="5" op_20_bw="1" op_21_bw="45" op_22_bw="32" op_23_bw="45" op_24_bw="1" op_25_bw="1" op_26_bw="2" op_27_bw="5" op_28_bw="1" op_29_bw="45" op_30_bw="32" op_31_bw="45" op_32_bw="1" op_33_bw="1" op_34_bw="3" op_35_bw="5" op_36_bw="1" op_37_bw="45" op_38_bw="32" op_39_bw="45" op_40_bw="1" op_41_bw="1" op_42_bw="4" op_43_bw="5" op_44_bw="1" op_45_bw="45" op_46_bw="32" op_47_bw="45" op_48_bw="14" op_49_bw="1" op_50_bw="1" op_51_bw="4" op_52_bw="5" op_53_bw="1" op_54_bw="49" op_55_bw="32" op_56_bw="49" op_57_bw="14" op_58_bw="1" op_59_bw="1" op_60_bw="3" op_61_bw="5" op_62_bw="1" op_63_bw="51" op_64_bw="32" op_65_bw="51" op_66_bw="14" op_67_bw="1" op_68_bw="1" op_69_bw="2" op_70_bw="5" op_71_bw="1" op_72_bw="53" op_73_bw="32" op_74_bw="53" op_75_bw="14" op_76_bw="1" op_77_bw="1" op_78_bw="1" op_79_bw="5" op_80_bw="1" op_81_bw="55" op_82_bw="32" op_83_bw="55" op_84_bw="1" op_85_bw="1" op_86_bw="5" op_87_bw="1" op_88_bw="55" op_89_bw="32" op_90_bw="55" op_91_bw="0">
<![CDATA[
:0 %call_ln3367 = call void @innerFFT<64, 2, 1, 1, 0, 0, 0, complex<ap_fixed<16, 3, 5, 3, 0> >, complex<ap_fixed<16, 3, 5, 3, 0> >, complex<ap_fixed<22, 7, 5, 3, 0> >, complex<ap_fixed<27, 14, 5, 3, 0> > >, i22 %p_inData_V_M_real_V_0, i22 %p_inData_V_M_real_V_1, i22 %p_inData_V_M_imag_V_0, i22 %p_inData_V_M_imag_V_1, i27 %p_outData_V_M_real_V_0, i27 %p_outData_V_M_real_V_1, i27 %p_outData_V_M_imag_V_0, i27 %p_outData_V_M_imag_V_1, i1 %control_count_V_4, i1 %control_bits_V_4, i5 %sample_in_read_count_V_4, i1 %delay_line_stall_4, i45 %delayline_Array_18, i32 %control_delayline_Array_4, i45 %delayline_Array_17, i1 %control_count_V_6, i1 %control_bits_V_6, i1 %pf_count_V_4, i5 %sample_in_read_count_V_6, i1 %delay_line_stall_6, i45 %delayline_Array_4, i32 %control_delayline_Array_6, i45 %delayline_Array_3, i1 %control_count_V_8, i1 %control_bits_V_8, i2 %pf_count_V_6, i5 %sample_in_read_count_V_8, i1 %delay_line_stall_8, i45 %delayline_Array_8, i32 %control_delayline_Array_8, i45 %delayline_Array_7, i1 %control_count_V_1, i1 %control_bits_V_1, i3 %pf_count_V_1, i5 %sample_in_read_count_V_1, i1 %delay_line_stall_1, i45 %delayline_Array_12, i32 %control_delayline_Array_1, i45 %delayline_Array_11, i1 %control_count_V_3, i1 %control_bits_V_3, i4 %pf_count_V_2, i5 %sample_in_read_count_V_3, i1 %delay_line_stall_3, i45 %delayline_Array_16, i32 %control_delayline_Array_3, i45 %delayline_Array_15, i14 %twiddleObj_twiddleTable_M_imag_V, i1 %control_count_V, i1 %control_bits_V, i4 %pf_count_V, i5 %sample_in_read_count_V, i1 %delay_line_stall, i49 %delayline_Array_6, i32 %control_delayline_Array, i49 %delayline_Array, i14 %twiddleObj_twiddleTable_M_imag_V_1, i1 %control_count_V_5, i1 %control_bits_V_5, i3 %pf_count_V_3, i5 %sample_in_read_count_V_5, i1 %delay_line_stall_5, i51 %delayline_Array_1, i32 %control_delayline_Array_5, i51 %delayline_Array_19, i14 %twiddleObj_twiddleTable_M_imag_V_2, i1 %control_count_V_7, i1 %control_bits_V_7, i2 %pf_count_V_5, i5 %sample_in_read_count_V_7, i1 %delay_line_stall_7, i53 %delayline_Array_13, i32 %control_delayline_Array_7, i53 %delayline_Array_5, i14 %twiddleObj_twiddleTable_M_imag_V_3, i1 %control_count_V_9, i1 %control_bits_V_9, i1 %pf_count_V_7, i5 %sample_in_read_count_V_9, i1 %delay_line_stall_9, i55 %delayline_Array_10, i32 %control_delayline_Array_9, i55 %delayline_Array_9, i1 %control_count_V_2, i1 %control_bits_V_2, i5 %sample_in_read_count_V_2, i1 %delay_line_stall_2, i55 %delayline_Array_14, i32 %control_delayline_Array_2, i55 %delayline_Array_2

]]></Node>
<StgValue><ssdm name="call_ln3367"/></StgValue>
</operation>

<operation id="205" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="0" op_0_bw="0">
<![CDATA[
:1 %br_ln168 = br void

]]></Node>
<StgValue><ssdm name="br_ln168"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="206" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
:0 %t_1 = phi i6 0, void, i6 %t_3, void

]]></Node>
<StgValue><ssdm name="t_1"/></StgValue>
</operation>

<operation id="207" st_id="56" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
:1 %icmp_ln168 = icmp_eq  i6 %t_1, i6 32

]]></Node>
<StgValue><ssdm name="icmp_ln168"/></StgValue>
</operation>

<operation id="208" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2 %empty_72 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32

]]></Node>
<StgValue><ssdm name="empty_72"/></StgValue>
</operation>

<operation id="209" st_id="56" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:3 %t_3 = add i6 %t_1, i6 1

]]></Node>
<StgValue><ssdm name="t_3"/></StgValue>
</operation>

<operation id="210" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4 %br_ln168 = br i1 %icmp_ln168, void %.split16, void

]]></Node>
<StgValue><ssdm name="br_ln168"/></StgValue>
</operation>

<operation id="211" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split16:0 %specloopname_ln113 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11

]]></Node>
<StgValue><ssdm name="specloopname_ln113"/></StgValue>
</operation>

<operation id="212" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="0" op_0_bw="0">
<![CDATA[
.split16:1 %br_ln169 = br void %_ZN8ap_fixedILi22ELi7EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi27ELi14ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit97

]]></Node>
<StgValue><ssdm name="br_ln169"/></StgValue>
</operation>

<operation id="213" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="0" op_0_bw="31" op_1_bw="31" op_2_bw="0" op_3_bw="0">
<![CDATA[
:0 %store_ln156 = store i31 %k_2, i31 %k

]]></Node>
<StgValue><ssdm name="store_ln156"/></StgValue>
</operation>

<operation id="214" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="0" op_0_bw="0">
<![CDATA[
:1 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="215" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
_ZN8ap_fixedILi22ELi7EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi27ELi14ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit97:0 %i_1 = phi i2 0, void %.split16, i2 %add_ln169, void %_ZN8ap_fixedILi22ELi7EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi27ELi14ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit97.split24

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="216" st_id="57" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ZN8ap_fixedILi22ELi7EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi27ELi14ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit97:1 %icmp_ln169 = icmp_eq  i2 %i_1, i2 2

]]></Node>
<StgValue><ssdm name="icmp_ln169"/></StgValue>
</operation>

<operation id="217" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
_ZN8ap_fixedILi22ELi7EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi27ELi14ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit97:2 %empty_73 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2

]]></Node>
<StgValue><ssdm name="empty_73"/></StgValue>
</operation>

<operation id="218" st_id="57" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ZN8ap_fixedILi22ELi7EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi27ELi14ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit97:3 %add_ln169 = add i2 %i_1, i2 1

]]></Node>
<StgValue><ssdm name="add_ln169"/></StgValue>
</operation>

<operation id="219" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZN8ap_fixedILi22ELi7EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi27ELi14ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit97:4 %br_ln169 = br i1 %icmp_ln169, void %_ZN8ap_fixedILi22ELi7EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi27ELi14ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit97.split, void

]]></Node>
<StgValue><ssdm name="br_ln169"/></StgValue>
</operation>

<operation id="220" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln169" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
_ZN8ap_fixedILi22ELi7EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi27ELi14ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit97.split:0 %specloopname_ln113 = specloopname void @_ssdm_op_SpecLoopName, void @empty_15

]]></Node>
<StgValue><ssdm name="specloopname_ln113"/></StgValue>
</operation>

<operation id="221" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln169" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="1" op_0_bw="2">
<![CDATA[
_ZN8ap_fixedILi22ELi7EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi27ELi14ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit97.split:1 %trunc_ln145 = trunc i2 %i_1

]]></Node>
<StgValue><ssdm name="trunc_ln145"/></StgValue>
</operation>

<operation id="222" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln169" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZN8ap_fixedILi22ELi7EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi27ELi14ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit97.split:2 %br_ln145 = br i1 %trunc_ln145, void %branch2, void %branch3

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="223" st_id="57" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln169" val="0"/>
<literal name="trunc_ln145" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="54" op_0_bw="54" op_1_bw="27" op_2_bw="27" op_3_bw="0" op_4_bw="0">
<![CDATA[
branch2:0 %empty_74 = read i54 @_ssdm_op_Read.ap_fifo.volatile.i27P0A.i27P0A, i27 %p_outData_V_M_real_V_0, i27 %p_outData_V_M_imag_V_0

]]></Node>
<StgValue><ssdm name="empty_74"/></StgValue>
</operation>

<operation id="224" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln169" val="0"/>
<literal name="trunc_ln145" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="27" op_0_bw="54">
<![CDATA[
branch2:1 %p_outData_V_M_real_V_0_val = extractvalue i54 %empty_74

]]></Node>
<StgValue><ssdm name="p_outData_V_M_real_V_0_val"/></StgValue>
</operation>

<operation id="225" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln169" val="0"/>
<literal name="trunc_ln145" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="27" op_0_bw="54">
<![CDATA[
branch2:2 %p_outData_V_M_imag_V_0_val = extractvalue i54 %empty_74

]]></Node>
<StgValue><ssdm name="p_outData_V_M_imag_V_0_val"/></StgValue>
</operation>

<operation id="226" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln169" val="0"/>
<literal name="trunc_ln145" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="0" op_0_bw="0">
<![CDATA[
branch2:3 %br_ln145 = br void %_ZN8ap_fixedILi22ELi7EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi27ELi14ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit97.split24

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="227" st_id="57" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln169" val="0"/>
<literal name="trunc_ln145" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="54" op_0_bw="54" op_1_bw="27" op_2_bw="27" op_3_bw="0" op_4_bw="0">
<![CDATA[
branch3:0 %empty_75 = read i54 @_ssdm_op_Read.ap_fifo.volatile.i27P0A.i27P0A, i27 %p_outData_V_M_real_V_1, i27 %p_outData_V_M_imag_V_1

]]></Node>
<StgValue><ssdm name="empty_75"/></StgValue>
</operation>

<operation id="228" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln169" val="0"/>
<literal name="trunc_ln145" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="27" op_0_bw="54">
<![CDATA[
branch3:1 %p_outData_V_M_real_V_1_val = extractvalue i54 %empty_75

]]></Node>
<StgValue><ssdm name="p_outData_V_M_real_V_1_val"/></StgValue>
</operation>

<operation id="229" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln169" val="0"/>
<literal name="trunc_ln145" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="27" op_0_bw="54">
<![CDATA[
branch3:2 %p_outData_V_M_imag_V_1_val = extractvalue i54 %empty_75

]]></Node>
<StgValue><ssdm name="p_outData_V_M_imag_V_1_val"/></StgValue>
</operation>

<operation id="230" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln169" val="0"/>
<literal name="trunc_ln145" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="0" op_0_bw="0">
<![CDATA[
branch3:3 %br_ln145 = br void %_ZN8ap_fixedILi22ELi7EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi27ELi14ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit97.split24

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="231" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln169" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="27" op_0_bw="27" op_1_bw="0" op_2_bw="27" op_3_bw="0">
<![CDATA[
_ZN8ap_fixedILi22ELi7EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi27ELi14ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit97.split24:0 %p_15_0_0_0_0 = phi i27 %p_outData_V_M_imag_V_1_val, void %branch3, i27 %p_outData_V_M_imag_V_0_val, void %branch2

]]></Node>
<StgValue><ssdm name="p_15_0_0_0_0"/></StgValue>
</operation>

<operation id="232" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln169" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="27" op_0_bw="27" op_1_bw="0" op_2_bw="27" op_3_bw="0">
<![CDATA[
_ZN8ap_fixedILi22ELi7EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi27ELi14ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit97.split24:1 %p_04_0_0_0_0 = phi i27 %p_outData_V_M_real_V_1_val, void %branch3, i27 %p_outData_V_M_real_V_0_val, void %branch2

]]></Node>
<StgValue><ssdm name="p_04_0_0_0_0"/></StgValue>
</operation>

<operation id="233" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln169" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="32" op_0_bw="32">
<![CDATA[
_ZN8ap_fixedILi22ELi7EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi27ELi14ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit97.split24:2 %fft_out_real_V_load = load i32 %fft_out_real_V

]]></Node>
<StgValue><ssdm name="fft_out_real_V_load"/></StgValue>
</operation>

<operation id="234" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln169" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="32" op_0_bw="32">
<![CDATA[
_ZN8ap_fixedILi22ELi7EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi27ELi14ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit97.split24:3 %fft_out_imag_V_load = load i32 %fft_out_imag_V

]]></Node>
<StgValue><ssdm name="fft_out_imag_V_load"/></StgValue>
</operation>

<operation id="235" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln169" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="20" op_0_bw="27">
<![CDATA[
_ZN8ap_fixedILi22ELi7EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi27ELi14ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit97.split24:4 %trunc_ln740 = trunc i27 %p_04_0_0_0_0

]]></Node>
<StgValue><ssdm name="trunc_ln740"/></StgValue>
</operation>

<operation id="236" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln169" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="37" op_0_bw="37" op_1_bw="20" op_2_bw="17">
<![CDATA[
_ZN8ap_fixedILi22ELi7EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi27ELi14ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit97.split24:5 %t_4 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i20.i17, i20 %trunc_ln740, i17 0

]]></Node>
<StgValue><ssdm name="t_4"/></StgValue>
</operation>

<operation id="237" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln169" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="1" op_0_bw="1" op_1_bw="27" op_2_bw="32">
<![CDATA[
_ZN8ap_fixedILi22ELi7EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi27ELi14ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit97.split24:6 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %p_04_0_0_0_0, i32 19

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="238" st_id="57" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln169" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
_ZN8ap_fixedILi22ELi7EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi27ELi14ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit97.split24:7 %sub_ln1201 = sub i37 0, i37 %t_4

]]></Node>
<StgValue><ssdm name="sub_ln1201"/></StgValue>
</operation>

<operation id="239" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln169" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="19" op_0_bw="19" op_1_bw="37" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi22ELi7EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi27ELi14ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit97.split24:8 %tmp_s = partselect i19 @_ssdm_op_PartSelect.i19.i37.i32.i32, i37 %sub_ln1201, i32 18, i32 36

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="240" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln169" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="20" op_0_bw="19">
<![CDATA[
_ZN8ap_fixedILi22ELi7EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi27ELi14ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit97.split24:9 %zext_ln1201 = zext i19 %tmp_s

]]></Node>
<StgValue><ssdm name="zext_ln1201"/></StgValue>
</operation>

<operation id="241" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln169" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="19" op_0_bw="19" op_1_bw="27" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi22ELi7EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi27ELi14ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit97.split24:10 %lshr_ln1201_2 = partselect i19 @_ssdm_op_PartSelect.i19.i27.i32.i32, i27 %p_04_0_0_0_0, i32 1, i32 19

]]></Node>
<StgValue><ssdm name="lshr_ln1201_2"/></StgValue>
</operation>

<operation id="242" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln169" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="20" op_0_bw="19">
<![CDATA[
_ZN8ap_fixedILi22ELi7EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi27ELi14ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit97.split24:11 %zext_ln1201_1 = zext i19 %lshr_ln1201_2

]]></Node>
<StgValue><ssdm name="zext_ln1201_1"/></StgValue>
</operation>

<operation id="243" st_id="57" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln169" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
_ZN8ap_fixedILi22ELi7EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi27ELi14ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit97.split24:12 %sub_ln1201_1 = sub i20 0, i20 %zext_ln1201

]]></Node>
<StgValue><ssdm name="sub_ln1201_1"/></StgValue>
</operation>

<operation id="244" st_id="57" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln169" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
_ZN8ap_fixedILi22ELi7EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi27ELi14ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit97.split24:13 %read_Tout1_in_r_V = select i1 %tmp, i20 %sub_ln1201_1, i20 %zext_ln1201_1

]]></Node>
<StgValue><ssdm name="read_Tout1_in_r_V"/></StgValue>
</operation>

<operation id="245" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln169" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="22" op_0_bw="20">
<![CDATA[
_ZN8ap_fixedILi22ELi7EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi27ELi14ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit97.split24:14 %sext_ln118 = sext i20 %read_Tout1_in_r_V

]]></Node>
<StgValue><ssdm name="sext_ln118"/></StgValue>
</operation>

<operation id="246" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln169" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="20" op_0_bw="27">
<![CDATA[
_ZN8ap_fixedILi22ELi7EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi27ELi14ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit97.split24:15 %trunc_ln740_1 = trunc i27 %p_15_0_0_0_0

]]></Node>
<StgValue><ssdm name="trunc_ln740_1"/></StgValue>
</operation>

<operation id="247" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln169" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="37" op_0_bw="37" op_1_bw="20" op_2_bw="17">
<![CDATA[
_ZN8ap_fixedILi22ELi7EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi27ELi14ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit97.split24:16 %t_5 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i20.i17, i20 %trunc_ln740_1, i17 0

]]></Node>
<StgValue><ssdm name="t_5"/></StgValue>
</operation>

<operation id="248" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln169" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="1" op_0_bw="1" op_1_bw="27" op_2_bw="32">
<![CDATA[
_ZN8ap_fixedILi22ELi7EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi27ELi14ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit97.split24:17 %tmp_23 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %p_15_0_0_0_0, i32 19

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="249" st_id="57" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln169" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
_ZN8ap_fixedILi22ELi7EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi27ELi14ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit97.split24:18 %sub_ln1201_2 = sub i37 0, i37 %t_5

]]></Node>
<StgValue><ssdm name="sub_ln1201_2"/></StgValue>
</operation>

<operation id="250" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln169" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="19" op_0_bw="19" op_1_bw="37" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi22ELi7EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi27ELi14ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit97.split24:19 %tmp_1 = partselect i19 @_ssdm_op_PartSelect.i19.i37.i32.i32, i37 %sub_ln1201_2, i32 18, i32 36

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="251" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln169" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="20" op_0_bw="19">
<![CDATA[
_ZN8ap_fixedILi22ELi7EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi27ELi14ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit97.split24:20 %zext_ln1201_2 = zext i19 %tmp_1

]]></Node>
<StgValue><ssdm name="zext_ln1201_2"/></StgValue>
</operation>

<operation id="252" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln169" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="19" op_0_bw="19" op_1_bw="27" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi22ELi7EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi27ELi14ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit97.split24:21 %lshr_ln1201_5 = partselect i19 @_ssdm_op_PartSelect.i19.i27.i32.i32, i27 %p_15_0_0_0_0, i32 1, i32 19

]]></Node>
<StgValue><ssdm name="lshr_ln1201_5"/></StgValue>
</operation>

<operation id="253" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln169" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="20" op_0_bw="19">
<![CDATA[
_ZN8ap_fixedILi22ELi7EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi27ELi14ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit97.split24:22 %zext_ln1201_3 = zext i19 %lshr_ln1201_5

]]></Node>
<StgValue><ssdm name="zext_ln1201_3"/></StgValue>
</operation>

<operation id="254" st_id="57" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln169" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
_ZN8ap_fixedILi22ELi7EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi27ELi14ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit97.split24:23 %sub_ln1201_3 = sub i20 0, i20 %zext_ln1201_2

]]></Node>
<StgValue><ssdm name="sub_ln1201_3"/></StgValue>
</operation>

<operation id="255" st_id="57" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln169" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
_ZN8ap_fixedILi22ELi7EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi27ELi14ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit97.split24:24 %read_Tout1_in_i_V = select i1 %tmp_23, i20 %sub_ln1201_3, i20 %zext_ln1201_3

]]></Node>
<StgValue><ssdm name="read_Tout1_in_i_V"/></StgValue>
</operation>

<operation id="256" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln169" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="22" op_0_bw="20">
<![CDATA[
_ZN8ap_fixedILi22ELi7EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi27ELi14ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit97.split24:25 %sext_ln119 = sext i20 %read_Tout1_in_i_V

]]></Node>
<StgValue><ssdm name="sext_ln119"/></StgValue>
</operation>

<operation id="257" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln169" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="22" op_3_bw="32" op_4_bw="32">
<![CDATA[
_ZN8ap_fixedILi22ELi7EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi27ELi14ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit97.split24:26 %p_Result_4 = partset i32 @llvm.part.set.i32.i22, i32 %fft_out_real_V_load, i22 %sext_ln118, i32 0, i32 21

]]></Node>
<StgValue><ssdm name="p_Result_4"/></StgValue>
</operation>

<operation id="258" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln169" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="22" op_3_bw="32" op_4_bw="32">
<![CDATA[
_ZN8ap_fixedILi22ELi7EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi27ELi14ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit97.split24:27 %p_Result_5 = partset i32 @llvm.part.set.i32.i22, i32 %fft_out_imag_V_load, i22 %sext_ln119, i32 0, i32 21

]]></Node>
<StgValue><ssdm name="p_Result_5"/></StgValue>
</operation>

<operation id="259" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln169" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ZN8ap_fixedILi22ELi7EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi27ELi14ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit97.split24:28 %p_Result_6 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i32.i32, i32 %p_Result_4, i32 %p_Result_5

]]></Node>
<StgValue><ssdm name="p_Result_6"/></StgValue>
</operation>

<operation id="260" st_id="57" stage="2" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln169" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="8" op_3_bw="8" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="64" op_9_bw="8" op_10_bw="8" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="0" op_16_bw="0">
<![CDATA[
_ZN8ap_fixedILi22ELi7EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi27ELi14ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit97.split24:29 %write_ln304 = write void @_ssdm_op_Write.axis.volatile.i64P0A.i8P0A.i8P0A.i1P0A.i1P0A.i1P0A.i1P0A, i64 %data_out_V_data_V, i8 %data_out_V_keep_V, i8 %data_out_V_strb_V, i1 %data_out_V_user_V, i1 %data_out_V_last_V, i1 %data_out_V_id_V, i1 %data_out_V_dest_V, i64 %p_Result_6, i8 0, i8 0, i1 0, i1 0, i1 0, i1 0

]]></Node>
<StgValue><ssdm name="write_ln304"/></StgValue>
</operation>

<operation id="261" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln169" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
_ZN8ap_fixedILi22ELi7EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi27ELi14ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit97.split24:30 %store_ln414 = store i32 %p_Result_5, i32 %fft_out_imag_V

]]></Node>
<StgValue><ssdm name="store_ln414"/></StgValue>
</operation>

<operation id="262" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln169" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
_ZN8ap_fixedILi22ELi7EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi27ELi14ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit97.split24:31 %store_ln414 = store i32 %p_Result_4, i32 %fft_out_real_V

]]></Node>
<StgValue><ssdm name="store_ln414"/></StgValue>
</operation>

<operation id="263" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln169" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="0" op_0_bw="0">
<![CDATA[
:0 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="264" st_id="58" stage="1" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="8" op_3_bw="8" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="64" op_9_bw="8" op_10_bw="8" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="0" op_16_bw="0">
<![CDATA[
_ZN8ap_fixedILi22ELi7EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi27ELi14ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit97.split24:29 %write_ln304 = write void @_ssdm_op_Write.axis.volatile.i64P0A.i8P0A.i8P0A.i1P0A.i1P0A.i1P0A.i1P0A, i64 %data_out_V_data_V, i8 %data_out_V_keep_V, i8 %data_out_V_strb_V, i1 %data_out_V_user_V, i1 %data_out_V_last_V, i1 %data_out_V_id_V, i1 %data_out_V_dest_V, i64 %p_Result_6, i8 0, i8 0, i1 0, i1 0, i1 0, i1 0

]]></Node>
<StgValue><ssdm name="write_ln304"/></StgValue>
</operation>

<operation id="265" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="0" op_0_bw="0">
<![CDATA[
_ZN8ap_fixedILi22ELi7EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi27ELi14ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit97.split24:32 %br_ln0 = br void %_ZN8ap_fixedILi22ELi7EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi27ELi14ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit97

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
