Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Apr 22 23:39:29 2025
| Host         : archlinux running 64-bit unknown
| Command      : report_utilization -hierarchical -cells [get_cells arrayUnit] -file ../reports/u_arrayUnit_b8_c8_mr8_k10_.csv
| Design       : ArrayContainer
| Device       : xc7a35tcpg236-1
| Speed File   : -1
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Utilization by Hierarchy

1. Utilization by Hierarchy
---------------------------

+---------------------+------------------+------------+------------+---------+------+-----+--------+--------+------------+
|       Instance      |      Module      | Total LUTs | Logic LUTs | LUTRAMs | SRLs | FFs | RAMB36 | RAMB18 | DSP Blocks |
+---------------------+------------------+------------+------------+---------+------+-----+--------+--------+------------+
| arrayUnit           |        ArrayUnit |       1657 |       1657 |       0 |    0 | 897 |      0 |      0 |          0 |
|   arrayUnit         |        ArrayUnit |       1657 |       1657 |       0 |    0 | 897 |      0 |      0 |          0 |
|     (arrayUnit)     |        ArrayUnit |         43 |         43 |       0 |    0 |   0 |      0 |      0 |          0 |
|     Processor       |        Processor |        202 |        202 |       0 |    0 |  97 |      0 |      0 |          0 |
|       (Processor)   |        Processor |        147 |        147 |       0 |    0 |  97 |      0 |      0 |          0 |
|       ruu           | RankUpdateUnit_7 |         55 |         55 |       0 |    0 |   0 |      0 |      0 |          0 |
|     Processor_1     |      Processor_1 |        171 |        171 |       0 |    0 |  97 |      0 |      0 |          0 |
|       (Processor_1) |      Processor_1 |        119 |        119 |       0 |    0 |  97 |      0 |      0 |          0 |
|       ruu           | RankUpdateUnit_6 |         52 |         52 |       0 |    0 |   0 |      0 |      0 |          0 |
|     Processor_2     |      Processor_2 |        174 |        174 |       0 |    0 |  97 |      0 |      0 |          0 |
|       (Processor_2) |      Processor_2 |        122 |        122 |       0 |    0 |  97 |      0 |      0 |          0 |
|       ruu           | RankUpdateUnit_5 |         52 |         52 |       0 |    0 |   0 |      0 |      0 |          0 |
|     Processor_3     |      Processor_3 |        187 |        187 |       0 |    0 |  97 |      0 |      0 |          0 |
|       (Processor_3) |      Processor_3 |        135 |        135 |       0 |    0 |  97 |      0 |      0 |          0 |
|       ruu           | RankUpdateUnit_4 |         52 |         52 |       0 |    0 |   0 |      0 |      0 |          0 |
|     Processor_4     |      Processor_4 |        171 |        171 |       0 |    0 |  97 |      0 |      0 |          0 |
|       (Processor_4) |      Processor_4 |        119 |        119 |       0 |    0 |  97 |      0 |      0 |          0 |
|       ruu           | RankUpdateUnit_3 |         52 |         52 |       0 |    0 |   0 |      0 |      0 |          0 |
|     Processor_5     |      Processor_5 |        174 |        174 |       0 |    0 |  97 |      0 |      0 |          0 |
|       (Processor_5) |      Processor_5 |        122 |        122 |       0 |    0 |  97 |      0 |      0 |          0 |
|       ruu           | RankUpdateUnit_2 |         52 |         52 |       0 |    0 |   0 |      0 |      0 |          0 |
|     Processor_6     |      Processor_6 |        174 |        174 |       0 |    0 |  97 |      0 |      0 |          0 |
|       (Processor_6) |      Processor_6 |        128 |        128 |       0 |    0 |  97 |      0 |      0 |          0 |
|       ruu           | RankUpdateUnit_1 |         46 |         46 |       0 |    0 |   0 |      0 |      0 |          0 |
|     Processor_7     |      Processor_7 |        163 |        163 |       0 |    0 |  97 |      0 |      0 |          0 |
|       (Processor_7) |      Processor_7 |        115 |        115 |       0 |    0 |  97 |      0 |      0 |          0 |
|       ruu           | RankUpdateUnit_0 |         48 |         48 |       0 |    0 |   0 |      0 |      0 |          0 |
|     Processor_8     |      Processor_8 |        141 |        141 |       0 |    0 |  96 |      0 |      0 |          0 |
|       (Processor_8) |      Processor_8 |         99 |         99 |       0 |    0 |  96 |      0 |      0 |          0 |
|       ruu           |   RankUpdateUnit |         42 |         42 |       0 |    0 |   0 |      0 |      0 |          0 |
|     p_0             |       Processor0 |         57 |         57 |       0 |    0 |  25 |      0 |      0 |          0 |
+---------------------+------------------+------------+------------+---------+------+-----+--------+--------+------------+


