// Seed: 539428629
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output wire id_7;
  inout wire id_6;
  output wire id_5;
  input wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
endmodule
module module_1;
  wand id_1 = (id_1);
  wire id_2 = id_2;
  assign id_1 = 1'b0;
  module_0 modCall_1 (
      id_2,
      id_1,
      id_1,
      id_2,
      id_2,
      id_1,
      id_2
  );
  always @(posedge 1) $display;
endmodule
module module_2 (
    input  wand  id_0,
    input  wire  id_1,
    input  wire  id_2,
    output wor   id_3,
    input  wire  id_4,
    output wor   id_5,
    input  tri   id_6,
    input  tri0  id_7,
    output logic id_8
);
  wire id_10;
  initial id_8 = #1 1'b0;
  module_0 modCall_1 (
      id_10,
      id_10,
      id_10,
      id_10,
      id_10,
      id_10,
      id_10
  );
endmodule
