LIBRARY ieee;
USING ieee.STD_LOGIC_1164.ALL;

entity CLA_4bit IS
	PORT (
		a,b : STD_LOGIC_VECTOR(3 downto 0);
	);
end CLA_4bit;