
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.117849                       # Number of seconds simulated
sim_ticks                                117848573374                       # Number of ticks simulated
final_tick                               1170517591439                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 136031                       # Simulator instruction rate (inst/s)
host_op_rate                                   171595                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                3647722                       # Simulator tick rate (ticks/s)
host_mem_usage                               16915540                       # Number of bytes of host memory used
host_seconds                                 32307.45                       # Real time elapsed on the host
sim_insts                                  4394799035                       # Number of instructions simulated
sim_ops                                    5543803941                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      2792960                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      1196544                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1920                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       945024                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data      1588480                       # Number of bytes read from this memory
system.physmem.bytes_read::total              6530048                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1920                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            7040                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      2670464                       # Number of bytes written to this memory
system.physmem.bytes_written::total           2670464                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        21820                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         9348                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           15                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         7383                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data        12410                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 51016                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           20863                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                20863                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        14120                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     23699566                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        15206                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     10153233                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        16292                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data      8018969                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst        14120                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     13478992                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                55410497                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        14120                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        15206                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        16292                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst        14120                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              59738                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          22660130                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               22660130                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          22660130                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        14120                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     23699566                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        15206                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     10153233                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        16292                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data      8018969                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst        14120                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     13478992                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               78070627                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               141474879                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        23428961                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     18985609                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2030422                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      9377659                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         8990957                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2504885                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        90075                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    102141013                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             128947982                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           23428961                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     11495842                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             28174010                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        6596910                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       3067220                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         11920340                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1639135                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    137903605                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     1.141923                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.556157                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       109729595     79.57%     79.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         2649567      1.92%     81.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2020503      1.47%     82.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         4957680      3.60%     86.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         1117609      0.81%     87.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1601871      1.16%     88.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1209954      0.88%     89.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          762379      0.55%     89.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        13854447     10.05%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    137903605                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.165605                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.911455                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       100943126                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      4630155                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         27739108                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       111722                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       4479492                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      4044324                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred        41876                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     155584563                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        78894                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       4479492                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       101798873                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1292717                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      1890706                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         26985064                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      1456751                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     153986728                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents        22083                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        268253                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       601736                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents       154734                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    216319674                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    717208824                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    717208824                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    170695504                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        45624164                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        37593                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        21059                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          4986399                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     14876361                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      7249909                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       122384                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1610901                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         151257090                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        37581                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        140468995                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       188216                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     27647976                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     59951416                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         4513                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    137903605                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.018603                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.565495                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     79089972     57.35%     57.35% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     24701412     17.91%     75.26% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11547685      8.37%     83.64% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      8469853      6.14%     89.78% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7535880      5.46%     95.24% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      2990634      2.17%     97.41% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      2959968      2.15%     99.56% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       459452      0.33%     99.89% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       148749      0.11%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    137903605                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         564286     68.56%     68.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     68.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     68.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     68.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     68.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     68.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     68.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     68.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     68.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     68.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     68.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     68.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     68.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     68.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     68.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     68.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     68.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     68.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     68.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     68.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     68.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     68.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     68.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     68.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     68.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     68.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     68.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     68.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     68.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        116430     14.15%     82.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       142382     17.30%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    117900972     83.93%     83.93% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2111199      1.50%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16534      0.01%     85.45% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     85.45% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.45% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.45% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     13259800      9.44%     94.89% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7180490      5.11%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     140468995                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.992890                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             823098                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.005860                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    419852909                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    178943057                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    136938419                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     141292093                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       345910                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      3642393                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses         1025                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          410                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       224136                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       4479492                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         785161                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        91011                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    151294671                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        49556                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     14876361                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      7249909                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        21047                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         79508                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          410                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1102352                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1160837                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2263189                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    137940978                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     12742655                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2528017                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            19921421                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19593596                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7178766                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.975021                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             137118903                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            136938419                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         82136698                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        227576429                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.967935                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.360919                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000001                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122809435                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     28486452                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        33068                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2033417                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    133424113                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.920444                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.693613                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     83060284     62.25%     62.25% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     23563168     17.66%     79.91% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     10382500      7.78%     87.69% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      5440165      4.08%     91.77% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      4336908      3.25%     95.02% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1558495      1.17%     96.19% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1325302      0.99%     97.18% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       989475      0.74%     97.93% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      2767816      2.07%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    133424113                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000001                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122809435                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              18259741                       # Number of memory references committed
system.switch_cpus0.commit.loads             11233968                       # Number of loads committed
system.switch_cpus0.commit.membars              16534                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17645481                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110655596                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2500197                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      2767816                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           281952184                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          307071493                       # The number of ROB writes
system.switch_cpus0.timesIdled                  70755                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                3571274                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000001                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122809435                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000001                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      1.414749                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                1.414749                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.706839                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.706839                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       621986639                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      190737598                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      145522366                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         33068                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               141474879                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        23619417                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     19154252                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2015635                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      9761963                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         9096647                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2543133                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        93662                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    103226206                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             129144727                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           23619417                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     11639780                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             28428190                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        6560013                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       2920697                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         12058515                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1585859                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    139093717                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     1.136398                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.540575                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       110665527     79.56%     79.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         2004561      1.44%     81.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         3663957      2.63%     83.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         3326164      2.39%     86.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         2113223      1.52%     87.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         1732721      1.25%     88.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1006251      0.72%     89.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         1049686      0.75%     90.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        13531627      9.73%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    139093717                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.166951                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.912846                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       102181533                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      4283103                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         28063664                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        47021                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       4518392                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      4086145                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          235                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     156316481                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1334                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       4518392                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       102999832                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1057473                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      2063275                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         27273496                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      1181245                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     154579783                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents            9                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        221812                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       511406                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    218675236                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    719807244                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    719807244                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    173161353                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        45513877                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        34100                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        17050                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          4249926                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     14648827                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      7271171                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        83617                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1625033                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         151656612                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        34100                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        140959305                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       159608                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     26542172                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     58211675                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.issued_per_cycle::samples    139093717                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.013412                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.559737                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     80048755     57.55%     57.55% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     24301442     17.47%     75.02% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     12777481      9.19%     84.21% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      7384005      5.31%     89.52% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      8176974      5.88%     95.40% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3031007      2.18%     97.57% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      2693926      1.94%     99.51% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       516617      0.37%     99.88% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       163510      0.12%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    139093717                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         564911     68.87%     68.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        116182     14.16%     83.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       139112     16.96%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    118704210     84.21%     84.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1994724      1.42%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        17050      0.01%     85.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     13009219      9.23%     94.87% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7234102      5.13%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     140959305                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.996356                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             820205                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.005819                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    421992140                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    178233098                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    137865976                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     141779510                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       272955                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      3360374                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           10                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          214                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       120012                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       4518392                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         687554                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles       103966                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    151690712                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        60703                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     14648827                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      7271171                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        17050                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         89985                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          214                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1129333                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1125116                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2254449                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    138630795                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     12494225                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2328510                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            19727968                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        19728918                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7233743                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.979897                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             137991703                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            137865976                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         80451867                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        225925795                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.974491                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.356099                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    100848442                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    124174280                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     27516850                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        34100                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2040978                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    134575325                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.922712                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.693330                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     83495407     62.04%     62.04% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     23662955     17.58%     79.63% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2     11755937      8.74%     88.36% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      3996586      2.97%     91.33% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      4922642      3.66%     94.99% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1726541      1.28%     96.27% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1215005      0.90%     97.18% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7      1005626      0.75%     97.92% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      2794626      2.08%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    134575325                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    100848442                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     124174280                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              18439611                       # Number of memory references committed
system.switch_cpus1.commit.loads             11288452                       # Number of loads committed
system.switch_cpus1.commit.membars              17050                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          17923257                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        111871546                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2561153                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      2794626                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           283471829                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          307900847                       # The number of ROB writes
system.switch_cpus1.timesIdled                  42076                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                2381162                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          100848442                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            124174280                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    100848442                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      1.402846                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                1.402846                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.712836                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.712836                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       624218425                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      192991498                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      145629382                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         34100                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles               141474879                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        23775853                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     19477647                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      2009379                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      9806117                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         9415289                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         2431574                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        92771                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles    105381127                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             127574290                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           23775853                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     11846863                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             27655545                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        6008857                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       3915119                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines         12330095                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes      1570446                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples    140933899                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     1.107281                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     2.531631                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0       113278354     80.38%     80.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         2233505      1.58%     81.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         3812466      2.71%     84.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         2201785      1.56%     86.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         1728540      1.23%     87.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         1526483      1.08%     88.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6          926175      0.66%     89.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         2326669      1.65%     90.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        12899922      9.15%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total    140933899                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.168057                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.901745                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles       104730983                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      5076166                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         27073228                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        71624                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       3981897                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      3898004                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          213                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     153729700                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1218                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       3981897                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles       105257136                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles         601495                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      3588065                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         26601445                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles       903858                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     152687310                       # Number of instructions processed by rename
system.switch_cpus2.rename.IQFullEvents         94361                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       523934                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands    215566534                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    710370067                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    710370067                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    172793595                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        42772927                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        34385                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        17219                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          2646057                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     14158272                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      7257011                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads        70363                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      1649126                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         147675867                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        34385                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        138686753                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued        85464                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     21871960                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     48428582                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved           53                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples    140933899                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.984055                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.545847                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     84325045     59.83%     59.83% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     21734862     15.42%     75.26% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     11705858      8.31%     83.56% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      8693622      6.17%     89.73% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      8462075      6.00%     95.73% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      3141795      2.23%     97.96% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      2371808      1.68%     99.65% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       319486      0.23%     99.87% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       179348      0.13%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    140933899                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         123785     28.13%     28.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     28.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     28.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     28.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     28.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     28.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     28.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     28.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     28.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     28.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     28.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     28.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     28.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     28.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     28.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     28.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     28.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     28.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     28.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     28.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     28.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     28.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     28.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     28.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     28.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     28.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     28.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     28.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     28.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        163838     37.23%     65.36% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       152431     34.64%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    117051024     84.40%     84.40% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      1878612      1.35%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        17166      0.01%     85.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     12508136      9.02%     94.79% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      7231815      5.21%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     138686753                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.980292                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             440054                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.003173                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    418832922                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    169582449                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    135734804                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     139126807                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       285918                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      2930178                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses            5                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          237                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       116827                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       3981897                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         402484                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        53541                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    147710252                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts       828510                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     14158272                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      7257011                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        17219                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         43434                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          237                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1154609                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1068161                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2222770                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    136532250                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     12199393                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2154502                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            19431022                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        19331703                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           7231629                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.965064                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             135734852                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            135734804                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         80270682                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        222281831                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.959427                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.361121                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts    100467063                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    123840082                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     23870401                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        34332                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      2026388                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples    136952001                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.904259                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.713338                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     86873627     63.43%     63.43% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     24128749     17.62%     81.05% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      9435384      6.89%     87.94% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      4972741      3.63%     91.57% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      4229602      3.09%     94.66% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      2036490      1.49%     96.15% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6       949785      0.69%     96.84% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7      1482210      1.08%     97.92% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      2843413      2.08%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total    136952001                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts    100467063                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     123840082                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              18368275                       # Number of memory references committed
system.switch_cpus2.commit.loads             11228091                       # Number of loads committed
system.switch_cpus2.commit.membars              17166                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          17967864                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        111488039                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2561402                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      2843413                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           281819071                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          299404521                       # The number of ROB writes
system.switch_cpus2.timesIdled                  23666                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                 540980                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts          100467063                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            123840082                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total    100467063                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      1.408172                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                1.408172                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.710141                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.710141                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       614018641                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      189510253                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      143577549                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         34332                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus3.numCycles               141474879                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups        21864240                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted     18021420                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect      1950357                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups      9085006                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits         8394329                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS         2296815                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect        86331                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles    106582124                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts             120081070                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches           21864240                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches     10691144                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles             25101628                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles        5756675                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles       3374520                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.CacheLines         12362115                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes      1614814                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples    138831916                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     1.062239                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     2.482218                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0       113730288     81.92%     81.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1         1299829      0.94%     82.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2         1845775      1.33%     84.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3         2426747      1.75%     85.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4         2719872      1.96%     87.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5         2025913      1.46%     89.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6         1178616      0.85%     90.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7         1718690      1.24%     91.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8        11886186      8.56%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total    138831916                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.154545                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.848780                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles       105406672                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles      4941513                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles         24652616                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles        57706                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles       3773407                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved      3494539                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          241                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts     144926978                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1323                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles       3773407                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles       106131338                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles        1044017                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles      2588321                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles         23988626                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles      1306200                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts     143976329                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents         1155                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents        263478                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents       539896                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.FullRegisterEvents          886                       # Number of times there has been no free registers
system.switch_cpus3.rename.RenamedOperands    200754281                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups    672636280                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups    672636280                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps    164184939                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps        36569299                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts        38162                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts        22133                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts          3917397                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads     13684663                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores      7114496                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads       116981                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores      1547008                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded         139966869                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded        38124                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued        131044905                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued        25973                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined     20047508                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined     47259330                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved         6068                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples    138831916                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.943911                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.504703                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0     83383468     60.06%     60.06% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1     22331172     16.09%     76.15% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2     12362946      8.90%     85.05% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3      7978488      5.75%     90.80% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4      7332202      5.28%     96.08% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5      2932213      2.11%     98.19% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6      1760410      1.27%     99.46% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7       508092      0.37%     99.83% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8       242925      0.17%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total    138831916                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu          63018     22.68%     22.68% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     22.68% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     22.68% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     22.68% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     22.68% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     22.68% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     22.68% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     22.68% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     22.68% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     22.68% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     22.68% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     22.68% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     22.68% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     22.68% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     22.68% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     22.68% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     22.68% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     22.68% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     22.68% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     22.68% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     22.68% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     22.68% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     22.68% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     22.68% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     22.68% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     22.68% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     22.68% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     22.68% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     22.68% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead         93086     33.51%     56.19% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite       121712     43.81%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    110021345     83.96%     83.96% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult      1998725      1.53%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc        16028      0.01%     85.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     85.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead     11948531      9.12%     94.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite      7060276      5.39%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     131044905                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.926277                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt             277816                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.002120                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads    401225514                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes    160052820                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    128559865                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses     131322721                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads       321901                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads      2849921                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses          128                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          319                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores       169716                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked          107                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles       3773407                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles         785156                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles       106438                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts    140004993                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts      1276559                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts     13684663                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts      7114496                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts        22096                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents         80868                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          319                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect      1146659                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect      1100283                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts      2246942                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts    129286677                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts     11786492                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts      1758227                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs            18845257                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches        18114596                       # Number of branches executed
system.switch_cpus3.iew.exec_stores           7058765                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.913849                       # Inst execution rate
system.switch_cpus3.iew.wb_sent             128560074                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count            128559865                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers         75292842                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers        204531228                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.908712                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.368124                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts     96155572                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps    118179312                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts     21832933                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls        32056                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts      1982438                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples    135058509                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.875023                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.682522                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0     87154345     64.53%     64.53% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1     23032685     17.05%     81.58% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2      9045952      6.70%     88.28% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3      4655510      3.45%     91.73% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4      4062709      3.01%     94.74% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5      1949185      1.44%     96.18% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6      1689289      1.25%     97.43% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7       794974      0.59%     98.02% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8      2673860      1.98%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total    135058509                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts     96155572                       # Number of instructions committed
system.switch_cpus3.commit.committedOps     118179312                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs              17779519                       # Number of memory references committed
system.switch_cpus3.commit.loads             10834739                       # Number of loads committed
system.switch_cpus3.commit.membars              16028                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          16949522                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts        106522811                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls      2411371                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events      2673860                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads           272396894                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes          283797966                       # The number of ROB writes
system.switch_cpus3.timesIdled                  45029                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                2642963                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts           96155572                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            118179312                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total     96155572                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      1.471312                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                1.471312                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.679665                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.679665                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads       582564089                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      178355369                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads      135751611                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes         32056                       # number of misc regfile writes
system.l2.replacements                          51021                       # number of replacements
system.l2.tagsinuse                      16383.984813                       # Cycle average of tags in use
system.l2.total_refs                          1217205                       # Total number of references to valid blocks.
system.l2.sampled_refs                          67405                       # Sample count of references to valid blocks.
system.l2.avg_refs                          18.058082                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks            96.219822                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst      3.345387                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   3794.314303                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst      3.945250                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data   2237.783117                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst      4.595183                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data   1734.924140                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.inst      4.659029                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.data   2963.508657                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           1761.659907                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           1279.753104                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data            915.065410                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu3.data           1584.211502                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.005873                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000204                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.231587                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000241                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.136583                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.000280                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.105891                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.inst     0.000284                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.data     0.180878                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.107523                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.078110                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.055851                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu3.data             0.096693                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999999                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data        51238                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data        29714                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data        25758                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data        38044                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  144754                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            52387                       # number of Writeback hits
system.l2.Writeback_hits::total                 52387                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data        51238                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data        29714                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data        25758                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data        38044                       # number of demand (read+write) hits
system.l2.demand_hits::total                   144754                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data        51238                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data        29714                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data        25758                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data        38044                       # number of overall hits
system.l2.overall_hits::total                  144754                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           13                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data        21820                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data         9348                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           15                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data         7383                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst           13                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data        12407                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 51013                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus3.data            3                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                   3                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst           13                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data        21820                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         9348                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           15                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data         7383                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst           13                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data        12410                       # number of demand (read+write) misses
system.l2.demand_misses::total                  51016                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           13                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data        21820                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         9348                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           15                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data         7383                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst           13                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data        12410                       # number of overall misses
system.l2.overall_misses::total                 51016                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      2289433                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data   4292079632                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      2453253                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data   1902390749                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst      2568646                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data   1546659254                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst      2110796                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data   2488695547                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total     10239247310                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus3.data       510371                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total        510371                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      2289433                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data   4292079632                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      2453253                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data   1902390749                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst      2568646                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data   1546659254                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst      2110796                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data   2489205918                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      10239757681                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      2289433                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data   4292079632                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      2453253                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data   1902390749                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst      2568646                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data   1546659254                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst      2110796                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data   2489205918                       # number of overall miss cycles
system.l2.overall_miss_latency::total     10239757681                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        73058                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data        39062                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           15                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data        33141                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst           13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data        50451                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              195767                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        52387                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             52387                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data            3                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                 3                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           13                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        73058                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        39062                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           15                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data        33141                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst           13                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data        50454                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               195770                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           13                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        73058                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        39062                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           15                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data        33141                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst           13                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data        50454                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              195770                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.298667                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.239312                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.222775                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.245922                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.260580                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus3.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.298667                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.239312                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.222775                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.245967                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.260592                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.298667                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.239312                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.222775                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.245967                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.260592                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 176110.230769                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 196703.924473                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 175232.357143                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 203507.782306                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 171243.066667                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 209489.266423                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst 162368.923077                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data 200588.018619                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 200718.391586                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus3.data 170123.666667                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 170123.666667                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 176110.230769                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 196703.924473                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 175232.357143                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 203507.782306                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 171243.066667                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 209489.266423                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 162368.923077                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 200580.654150                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 200716.592461                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 176110.230769                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 196703.924473                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 175232.357143                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 203507.782306                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 171243.066667                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 209489.266423                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 162368.923077                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 200580.654150                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 200716.592461                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                20863                       # number of writebacks
system.l2.writebacks::total                     20863                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data        21820                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data         9348                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           15                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data         7383                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data        12407                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            51013                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus3.data            3                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total              3                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data        21820                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data         9348                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           15                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data         7383                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data        12410                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             51016                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data        21820                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data         9348                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           15                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data         7383                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data        12410                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            51016                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      1531283                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data   3020906662                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      1636933                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data   1357930136                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst      1696323                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data   1116568204                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst      1352865                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data   1765595464                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   7267217870                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus3.data       335792                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total       335792                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      1531283                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data   3020906662                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      1636933                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data   1357930136                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst      1696323                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data   1116568204                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst      1352865                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data   1765931256                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   7267553662                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      1531283                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data   3020906662                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      1636933                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data   1357930136                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst      1696323                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data   1116568204                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst      1352865                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data   1765931256                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   7267553662                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.298667                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.239312                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.222775                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.245922                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.260580                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus3.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.298667                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.239312                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.222775                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.245967                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.260592                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.298667                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.239312                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.222775                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.245967                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.260592                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst       117791                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 138446.684785                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 116923.785714                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 145264.242191                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 113088.200000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 151235.026954                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 104066.538462                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 142306.396712                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 142458.155176                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus3.data 111930.666667                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 111930.666667                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst       117791                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 138446.684785                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 116923.785714                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 145264.242191                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 113088.200000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 151235.026954                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 104066.538462                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 142299.053666                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 142456.360005                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst       117791                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 138446.684785                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 116923.785714                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 145264.242191                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 113088.200000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 151235.026954                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 104066.538462                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 142299.053666                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 142456.360005                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               495.996542                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1011927941                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              2040177.300403                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    12.996542                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          483                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.020828                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.774038                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.794866                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     11920324                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       11920324                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     11920324                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        11920324                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     11920324                       # number of overall hits
system.cpu0.icache.overall_hits::total       11920324                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           16                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           16                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           16                       # number of overall misses
system.cpu0.icache.overall_misses::total           16                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      3002236                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      3002236                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      3002236                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      3002236                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      3002236                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      3002236                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     11920340                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     11920340                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     11920340                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     11920340                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     11920340                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     11920340                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 187639.750000                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 187639.750000                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 187639.750000                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 187639.750000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 187639.750000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 187639.750000                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            3                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            3                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           13                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           13                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           13                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      2397333                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      2397333                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      2397333                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      2397333                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      2397333                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      2397333                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 184410.230769                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 184410.230769                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 184410.230769                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 184410.230769                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 184410.230769                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 184410.230769                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 73058                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               179584387                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 73314                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               2449.523788                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   230.507206                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    25.492794                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.900419                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.099581                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      9593885                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        9593885                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      6992705                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       6992705                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        20779                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        20779                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16534                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16534                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     16586590                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        16586590                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     16586590                       # number of overall hits
system.cpu0.dcache.overall_hits::total       16586590                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       174960                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       174960                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       174960                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        174960                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       174960                       # number of overall misses
system.cpu0.dcache.overall_misses::total       174960                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  20434378511                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  20434378511                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  20434378511                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  20434378511                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  20434378511                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  20434378511                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      9768845                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      9768845                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      6992705                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      6992705                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        20779                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        20779                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16534                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16534                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     16761550                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     16761550                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     16761550                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     16761550                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.017910                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.017910                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.010438                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.010438                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.010438                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.010438                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 116794.573108                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 116794.573108                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 116794.573108                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 116794.573108                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 116794.573108                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 116794.573108                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        14182                       # number of writebacks
system.cpu0.dcache.writebacks::total            14182                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       101902                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       101902                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       101902                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       101902                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       101902                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       101902                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        73058                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        73058                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        73058                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        73058                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        73058                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        73058                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   7836528781                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   7836528781                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   7836528781                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   7836528781                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   7836528781                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   7836528781                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.007479                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.007479                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004359                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004359                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004359                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004359                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 107264.485491                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 107264.485491                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 107264.485491                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 107264.485491                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 107264.485491                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 107264.485491                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               462.997448                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1009958807                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2181336.516199                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    13.997448                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          449                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.022432                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.719551                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.741983                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     12058498                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       12058498                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     12058498                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        12058498                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     12058498                       # number of overall hits
system.cpu1.icache.overall_hits::total       12058498                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           17                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           17                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           17                       # number of overall misses
system.cpu1.icache.overall_misses::total           17                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      3151169                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      3151169                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      3151169                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      3151169                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      3151169                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      3151169                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     12058515                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     12058515                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     12058515                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     12058515                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     12058515                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     12058515                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 185362.882353                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 185362.882353                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 185362.882353                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 185362.882353                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 185362.882353                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 185362.882353                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            3                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            3                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2569453                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2569453                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2569453                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2569453                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2569453                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2569453                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 183532.357143                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 183532.357143                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 183532.357143                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 183532.357143                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 183532.357143                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 183532.357143                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 39062                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               167876492                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 39318                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4269.710870                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   231.743314                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    24.256686                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.905247                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.094753                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      9397083                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        9397083                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7117611                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7117611                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        17050                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        17050                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        17050                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        17050                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     16514694                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        16514694                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     16514694                       # number of overall hits
system.cpu1.dcache.overall_hits::total       16514694                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       118206                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       118206                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       118206                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        118206                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       118206                       # number of overall misses
system.cpu1.dcache.overall_misses::total       118206                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  14331181382                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  14331181382                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  14331181382                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  14331181382                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  14331181382                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  14331181382                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      9515289                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      9515289                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7117611                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7117611                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        17050                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        17050                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        17050                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        17050                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     16632900                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     16632900                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     16632900                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     16632900                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.012423                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.012423                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.007107                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.007107                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.007107                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.007107                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 121239.035091                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 121239.035091                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 121239.035091                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 121239.035091                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 121239.035091                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 121239.035091                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         8715                       # number of writebacks
system.cpu1.dcache.writebacks::total             8715                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        79144                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        79144                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        79144                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        79144                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        79144                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        79144                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        39062                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        39062                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        39062                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        39062                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        39062                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        39062                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   3922487029                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   3922487029                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   3922487029                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   3922487029                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   3922487029                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   3922487029                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.004105                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.004105                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002348                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002348                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002348                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002348                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 100416.953279                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 100416.953279                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 100416.953279                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 100416.953279                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 100416.953279                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 100416.953279                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               460.997258                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1013626365                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   461                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2198755.672451                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    14.997258                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          446                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.024034                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.714744                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.738778                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     12330079                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       12330079                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     12330079                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        12330079                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     12330079                       # number of overall hits
system.cpu2.icache.overall_hits::total       12330079                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           16                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           16                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           16                       # number of overall misses
system.cpu2.icache.overall_misses::total           16                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      2955661                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      2955661                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      2955661                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      2955661                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      2955661                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      2955661                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     12330095                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     12330095                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     12330095                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     12330095                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     12330095                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     12330095                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 184728.812500                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 184728.812500                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 184728.812500                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 184728.812500                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 184728.812500                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 184728.812500                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            1                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            1                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            1                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           15                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           15                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           15                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           15                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           15                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           15                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      2693663                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      2693663                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      2693663                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      2693663                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      2693663                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      2693663                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 179577.533333                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 179577.533333                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 179577.533333                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 179577.533333                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 179577.533333                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 179577.533333                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 33141                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               162605142                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 33397                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               4868.854747                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   231.038829                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    24.961171                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.902495                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.097505                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      9095410                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        9095410                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      7105852                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       7105852                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        17191                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        17191                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        17166                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        17166                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     16201262                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        16201262                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     16201262                       # number of overall hits
system.cpu2.dcache.overall_hits::total       16201262                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data        84667                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        84667                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data        84667                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         84667                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data        84667                       # number of overall misses
system.cpu2.dcache.overall_misses::total        84667                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data   8815523110                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   8815523110                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data   8815523110                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   8815523110                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data   8815523110                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   8815523110                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      9180077                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      9180077                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      7105852                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      7105852                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        17191                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        17191                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        17166                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        17166                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     16285929                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     16285929                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     16285929                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     16285929                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.009223                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.009223                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.005199                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.005199                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.005199                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.005199                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 104119.941772                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 104119.941772                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 104119.941772                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 104119.941772                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 104119.941772                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 104119.941772                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks         8291                       # number of writebacks
system.cpu2.dcache.writebacks::total             8291                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        51526                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        51526                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        51526                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        51526                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        51526                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        51526                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        33141                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        33141                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        33141                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        33141                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        33141                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        33141                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   3295983265                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   3295983265                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   3295983265                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   3295983265                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   3295983265                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   3295983265                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.003610                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.003610                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002035                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002035                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002035                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002035                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 99453.343743                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 99453.343743                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 99453.343743                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 99453.343743                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 99453.343743                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 99453.343743                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               495.996696                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1010516371                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              2037331.393145                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    12.996696                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          483                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.020828                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.774038                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.794867                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst     12362095                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       12362095                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst     12362095                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        12362095                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst     12362095                       # number of overall hits
system.cpu3.icache.overall_hits::total       12362095                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           20                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           20                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           20                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            20                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           20                       # number of overall misses
system.cpu3.icache.overall_misses::total           20                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      3053192                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      3053192                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      3053192                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      3053192                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      3053192                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      3053192                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst     12362115                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     12362115                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst     12362115                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     12362115                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst     12362115                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     12362115                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000002                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000002                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000002                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000002                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000002                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000002                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 152659.600000                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 152659.600000                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 152659.600000                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 152659.600000                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 152659.600000                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 152659.600000                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            7                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            7                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            7                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            7                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            7                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            7                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           13                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           13                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           13                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      2219372                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      2219372                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      2219372                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      2219372                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      2219372                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      2219372                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 170720.923077                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 170720.923077                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 170720.923077                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 170720.923077                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 170720.923077                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 170720.923077                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                 50454                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               171401747                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                 50710                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs               3380.038395                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   233.168160                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    22.831840                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.910813                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.089187                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data      8773285                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        8773285                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data      6908904                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       6908904                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data        16928                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        16928                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data        16028                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        16028                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data     15682189                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        15682189                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data     15682189                       # number of overall hits
system.cpu3.dcache.overall_hits::total       15682189                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data       146545                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       146545                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data         2842                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total         2842                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data       149387                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        149387                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data       149387                       # number of overall misses
system.cpu3.dcache.overall_misses::total       149387                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data  17750778722                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total  17750778722                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data    450828355                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total    450828355                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data  18201607077                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total  18201607077                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data  18201607077                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total  18201607077                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data      8919830                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      8919830                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data      6911746                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      6911746                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data        16928                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        16928                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data        16028                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        16028                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data     15831576                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     15831576                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data     15831576                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     15831576                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.016429                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.016429                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000411                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000411                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.009436                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.009436                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.009436                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.009436                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 121128.518353                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 121128.518353                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 158630.666784                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 158630.666784                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 121841.974717                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 121841.974717                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 121841.974717                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 121841.974717                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets      1468693                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets             14                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets 104906.642857                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks        21199                       # number of writebacks
system.cpu3.dcache.writebacks::total            21199                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data        96094                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total        96094                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data         2839                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total         2839                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data        98933                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total        98933                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data        98933                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total        98933                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data        50451                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total        50451                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data            3                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data        50454                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        50454                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data        50454                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        50454                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data   5095558405                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total   5095558405                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data       535271                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total       535271                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data   5096093676                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total   5096093676                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data   5096093676                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total   5096093676                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.005656                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.005656                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.003187                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.003187                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.003187                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.003187                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 101000.146776                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 101000.146776                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 178423.666667                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 178423.666667                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 101004.750386                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 101004.750386                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 101004.750386                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 101004.750386                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
