
----------------------------------- FullProof -----------------------------------

PRE	S0= CP0[ASID]=pid                                           Premise(F0)
	S1= PC[Out]=addr                                            Premise(F1)
	S2= IMem[{pid,addr}]={0,rS,cc,0,0,rD,0,1}                   Premise(F2)
	S3= GPR[rS]=a                                               Premise(F3)

IF	S4= CP0.ASID=pid                                            CP0-Read-ASID(S0)
	S5= PC.Out=addr                                             PC-Out(S1)
	S6= CP0.ASID=>IMMU.PID                                      Premise(F4)
	S7= IMMU.PID=pid                                            Path(S4,S6)
	S8= PC.Out=>IMMU.IEA                                        Premise(F5)
	S9= IMMU.IEA=addr                                           Path(S5,S8)
	S10= IMMU.Addr={pid,addr}                                   IMMU-Search(S7,S9)
	S11= IMMU.Hit=IMMUHit(pid,addr)                             IMMU-Search(S7,S9)
	S12= IMMU.Addr=>IAddrReg.In                                 Premise(F6)
	S13= IAddrReg.In={pid,addr}                                 Path(S10,S12)
	S14= IMMU.Hit=>CU_IF.IMMUHit                                Premise(F7)
	S15= CU_IF.IMMUHit=IMMUHit(pid,addr)                        Path(S11,S14)
	S16= PC.Out=>ICache.IEA                                     Premise(F8)
	S17= ICache.IEA=addr                                        Path(S5,S16)
	S18= ICache.Hit=ICacheHit(addr)                             ICache-Search(S17)
	S19= ICache.Out=>IR_IMMU.In                                 Premise(F9)
	S20= ICache.Out=>ICacheReg.In                               Premise(F10)
	S21= ICache.Hit=>CU_IF.ICacheHit                            Premise(F11)
	S22= CU_IF.ICacheHit=ICacheHit(addr)                        Path(S18,S21)
	S23= ICache.Out=>IR_ID.In                                   Premise(F12)
	S24= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                        Premise(F13)
	S25= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                    Premise(F14)
	S26= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                      Premise(F15)
	S27= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                  Premise(F16)
	S28= ICache.Hit=>FU.ICacheHit                               Premise(F17)
	S29= FU.ICacheHit=ICacheHit(addr)                           Path(S18,S28)
	S30= FU.Halt_IF=>CU_IF.Halt                                 Premise(F18)
	S31= FU.Bub_IF=>CU_IF.Bub                                   Premise(F19)
	S32= CtrlASIDIn=0                                           Premise(F20)
	S33= CtrlCP0=0                                              Premise(F21)
	S34= CP0[ASID]=pid                                          CP0-Hold(S0,S33)
	S35= CtrlEPCIn=0                                            Premise(F22)
	S36= CtrlExCodeIn=0                                         Premise(F23)
	S37= CtrlIMMU=0                                             Premise(F24)
	S38= CtrlPC=0                                               Premise(F25)
	S39= CtrlPCInc=0                                            Premise(F26)
	S40= PC[Out]=addr                                           PC-Hold(S1,S38,S39)
	S41= CtrlIAddrReg=1                                         Premise(F27)
	S42= [IAddrReg]={pid,addr}                                  IAddrReg-Write(S13,S41)
	S43= CtrlICache=0                                           Premise(F28)
	S44= CtrlIR_IMMU=1                                          Premise(F29)
	S45= CtrlICacheReg=1                                        Premise(F30)
	S46= CtrlIR_ID=0                                            Premise(F31)
	S47= CtrlIMem=0                                             Premise(F32)
	S48= IMem[{pid,addr}]={0,rS,cc,0,0,rD,0,1}                  IMem-Hold(S2,S47)
	S49= CtrlIRMux=0                                            Premise(F33)
	S50= CtrlGPR=0                                              Premise(F34)
	S51= GPR[rS]=a                                              GPR-Hold(S3,S50)
	S52= CtrlA_EX=0                                             Premise(F35)
	S53= CtrlIR_EX=0                                            Premise(F36)
	S54= CtrlCP1=0                                              Premise(F37)
	S55= CtrlConditionReg_MEM=0                                 Premise(F38)
	S56= CtrlIR_MEM=0                                           Premise(F39)
	S57= CtrlA_MEM=0                                            Premise(F40)
	S58= CtrlIR_DMMU1=0                                         Premise(F41)
	S59= CtrlIR_WB=0                                            Premise(F42)
	S60= CtrlA_DMMU1=0                                          Premise(F43)
	S61= CtrlA_WB=0                                             Premise(F44)
	S62= CtrlConditionReg_DMMU1=0                               Premise(F45)
	S63= CtrlConditionReg_WB=0                                  Premise(F46)
	S64= CtrlIR_DMMU2=0                                         Premise(F47)
	S65= CtrlA_DMMU2=0                                          Premise(F48)
	S66= CtrlConditionReg_DMMU2=0                               Premise(F49)

IF(IMMU)	S67= CP0.ASID=pid                                           CP0-Read-ASID(S34)
	S68= PC.Out=addr                                            PC-Out(S40)
	S69= IAddrReg.Out={pid,addr}                                IAddrReg-Out(S42)
	S70= IAddrReg.Out1_0={{pid,addr}}[1:0]                      IAddrReg-Out(S42)
	S71= IAddrReg.Out4_0={{pid,addr}}[4:0]                      IAddrReg-Out(S42)
	S72= IR_IMMU.Out=>FU.IR_IMMU                                Premise(F50)
	S73= CU_ID.IMMUHitOut=>CU_ID.IMMUHit                        Premise(F51)
	S74= CU_ID.ICacheHitOut=>CU_ID.ICacheHit                    Premise(F52)
	S75= IAddrReg.Out=>IMem.RAddr                               Premise(F53)
	S76= IMem.RAddr={pid,addr}                                  Path(S69,S75)
	S77= IMem.Out={0,rS,cc,0,0,rD,0,1}                          IMem-Read(S76,S48)
	S78= IMem.MEM8WordOut=IMemGet8Word({pid,addr})              IMem-Read(S76,S48)
	S79= IMem.Out=>IRMux.MemData                                Premise(F54)
	S80= IRMux.MemData={0,rS,cc,0,0,rD,0,1}                     Path(S77,S79)
	S81= IRMux.Out={0,rS,cc,0,0,rD,0,1}                         IRMux-Select2(S80)
	S82= ICacheReg.Out=>IRMux.CacheData                         Premise(F55)
	S83= CU_IMMU.IMMUHit=>IRMux.MemSel                          Premise(F56)
	S84= CU_IMMU.ICacheHit=>IRMux.CacheSel                      Premise(F57)
	S85= IRMux.Out=>IR_ID.In                                    Premise(F58)
	S86= IR_ID.In={0,rS,cc,0,0,rD,0,1}                          Path(S81,S85)
	S87= IMem.MEM8WordOut=>ICache.WData                         Premise(F59)
	S88= ICache.WData=IMemGet8Word({pid,addr})                  Path(S78,S87)
	S89= PC.Out=>ICache.IEA                                     Premise(F60)
	S90= ICache.IEA=addr                                        Path(S68,S89)
	S91= ICache.Hit=ICacheHit(addr)                             ICache-Search(S90)
	S92= FU.Halt_IMMU=>CU_IMMU.Halt                             Premise(F61)
	S93= FU.Bub_IMMU=>CU_IMMU.Bub                               Premise(F62)
	S94= CtrlASIDIn=0                                           Premise(F63)
	S95= CtrlCP0=0                                              Premise(F64)
	S96= CP0[ASID]=pid                                          CP0-Hold(S34,S95)
	S97= CtrlEPCIn=0                                            Premise(F65)
	S98= CtrlExCodeIn=0                                         Premise(F66)
	S99= CtrlIMMU=0                                             Premise(F67)
	S100= CtrlPC=0                                              Premise(F68)
	S101= CtrlPCInc=1                                           Premise(F69)
	S102= PC[Out]=addr+4                                        PC-Inc(S40,S100,S101)
	S103= PC[CIA]=addr                                          PC-Inc(S40,S100,S101)
	S104= CtrlIAddrReg=0                                        Premise(F70)
	S105= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S42,S104)
	S106= CtrlICache=1                                          Premise(F71)
	S107= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Write(S90,S88,S106)
	S108= CtrlIR_IMMU=0                                         Premise(F72)
	S109= CtrlICacheReg=0                                       Premise(F73)
	S110= CtrlIR_ID=1                                           Premise(F74)
	S111= [IR_ID]={0,rS,cc,0,0,rD,0,1}                          IR_ID-Write(S86,S110)
	S112= CtrlIMem=0                                            Premise(F75)
	S113= IMem[{pid,addr}]={0,rS,cc,0,0,rD,0,1}                 IMem-Hold(S48,S112)
	S114= CtrlIRMux=0                                           Premise(F76)
	S115= CtrlGPR=0                                             Premise(F77)
	S116= GPR[rS]=a                                             GPR-Hold(S51,S115)
	S117= CtrlA_EX=0                                            Premise(F78)
	S118= CtrlIR_EX=0                                           Premise(F79)
	S119= CtrlCP1=0                                             Premise(F80)
	S120= CtrlConditionReg_MEM=0                                Premise(F81)
	S121= CtrlIR_MEM=0                                          Premise(F82)
	S122= CtrlA_MEM=0                                           Premise(F83)
	S123= CtrlIR_DMMU1=0                                        Premise(F84)
	S124= CtrlIR_WB=0                                           Premise(F85)
	S125= CtrlA_DMMU1=0                                         Premise(F86)
	S126= CtrlA_WB=0                                            Premise(F87)
	S127= CtrlConditionReg_DMMU1=0                              Premise(F88)
	S128= CtrlConditionReg_WB=0                                 Premise(F89)
	S129= CtrlIR_DMMU2=0                                        Premise(F90)
	S130= CtrlA_DMMU2=0                                         Premise(F91)
	S131= CtrlConditionReg_DMMU2=0                              Premise(F92)

ID	S132= CP0.ASID=pid                                          CP0-Read-ASID(S96)
	S133= PC.Out=addr+4                                         PC-Out(S102)
	S134= PC.CIA=addr                                           PC-Out(S103)
	S135= PC.CIA31_28=addr[31:28]                               PC-Out(S103)
	S136= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S105)
	S137= IAddrReg.Out1_0={{pid,addr}}[1:0]                     IAddrReg-Out(S105)
	S138= IAddrReg.Out4_0={{pid,addr}}[4:0]                     IAddrReg-Out(S105)
	S139= IR_ID.Out={0,rS,cc,0,0,rD,0,1}                        IR-Out(S111)
	S140= IR_ID.Out31_26=0                                      IR-Out(S111)
	S141= IR_ID.Out25_21=rS                                     IR-Out(S111)
	S142= IR_ID.Out20_18=cc                                     IR-Out(S111)
	S143= IR_ID.Out17=0                                         IR-Out(S111)
	S144= IR_ID.Out16=0                                         IR-Out(S111)
	S145= IR_ID.Out15_11=rD                                     IR-Out(S111)
	S146= IR_ID.Out10_6=0                                       IR-Out(S111)
	S147= IR_ID.Out5_0=1                                        IR-Out(S111)
	S148= IR_ID.Out=>FU.IR_ID                                   Premise(F93)
	S149= FU.IR_ID={0,rS,cc,0,0,rD,0,1}                         Path(S139,S148)
	S150= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                       Premise(F94)
	S151= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                   Premise(F95)
	S152= IR_ID.Out31_26=>CU_ID.Op                              Premise(F96)
	S153= CU_ID.Op=0                                            Path(S140,S152)
	S154= IR_ID.Out25_21=>GPR.RReg1                             Premise(F97)
	S155= GPR.RReg1=rS                                          Path(S141,S154)
	S156= GPR.Rdata1=a                                          GPR-Read(S155,S116)
	S157= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F98)
	S158= CU_ID.IRFunc=1                                        Path(S147,S157)
	S159= GPR.Rdata1=>FU.InID1                                  Premise(F99)
	S160= FU.InID1=a                                            Path(S156,S159)
	S161= FU.OutID1=FU(a)                                       FU-Forward(S160)
	S162= IR_ID.Out25_21=>FU.InID1_RReg                         Premise(F100)
	S163= FU.InID1_RReg=rS                                      Path(S141,S162)
	S164= FU.OutID1=>A_EX.In                                    Premise(F101)
	S165= A_EX.In=FU(a)                                         Path(S161,S164)
	S166= IR_ID.Out=>IR_EX.In                                   Premise(F102)
	S167= IR_EX.In={0,rS,cc,0,0,rD,0,1}                         Path(S139,S166)
	S168= FU.Halt_ID=>CU_ID.Halt                                Premise(F103)
	S169= FU.Bub_ID=>CU_ID.Bub                                  Premise(F104)
	S170= FU.InID2_RReg=5'b00000                                Premise(F105)
	S171= CtrlASIDIn=0                                          Premise(F106)
	S172= CtrlCP0=0                                             Premise(F107)
	S173= CP0[ASID]=pid                                         CP0-Hold(S96,S172)
	S174= CtrlEPCIn=0                                           Premise(F108)
	S175= CtrlExCodeIn=0                                        Premise(F109)
	S176= CtrlIMMU=0                                            Premise(F110)
	S177= CtrlPC=0                                              Premise(F111)
	S178= CtrlPCInc=0                                           Premise(F112)
	S179= PC[CIA]=addr                                          PC-Hold(S103,S178)
	S180= PC[Out]=addr+4                                        PC-Hold(S102,S177,S178)
	S181= CtrlIAddrReg=0                                        Premise(F113)
	S182= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S105,S181)
	S183= CtrlICache=0                                          Premise(F114)
	S184= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Hold(S107,S183)
	S185= CtrlIR_IMMU=0                                         Premise(F115)
	S186= CtrlICacheReg=0                                       Premise(F116)
	S187= CtrlIR_ID=0                                           Premise(F117)
	S188= [IR_ID]={0,rS,cc,0,0,rD,0,1}                          IR_ID-Hold(S111,S187)
	S189= CtrlIMem=0                                            Premise(F118)
	S190= IMem[{pid,addr}]={0,rS,cc,0,0,rD,0,1}                 IMem-Hold(S113,S189)
	S191= CtrlIRMux=0                                           Premise(F119)
	S192= CtrlGPR=0                                             Premise(F120)
	S193= GPR[rS]=a                                             GPR-Hold(S116,S192)
	S194= CtrlA_EX=1                                            Premise(F121)
	S195= [A_EX]=FU(a)                                          A_EX-Write(S165,S194)
	S196= CtrlIR_EX=1                                           Premise(F122)
	S197= [IR_EX]={0,rS,cc,0,0,rD,0,1}                          IR_EX-Write(S167,S196)
	S198= CtrlCP1=0                                             Premise(F123)
	S199= CtrlConditionReg_MEM=0                                Premise(F124)
	S200= CtrlIR_MEM=0                                          Premise(F125)
	S201= CtrlA_MEM=0                                           Premise(F126)
	S202= CtrlIR_DMMU1=0                                        Premise(F127)
	S203= CtrlIR_WB=0                                           Premise(F128)
	S204= CtrlA_DMMU1=0                                         Premise(F129)
	S205= CtrlA_WB=0                                            Premise(F130)
	S206= CtrlConditionReg_DMMU1=0                              Premise(F131)
	S207= CtrlConditionReg_WB=0                                 Premise(F132)
	S208= CtrlIR_DMMU2=0                                        Premise(F133)
	S209= CtrlA_DMMU2=0                                         Premise(F134)
	S210= CtrlConditionReg_DMMU2=0                              Premise(F135)

EX	S211= CP0.ASID=pid                                          CP0-Read-ASID(S173)
	S212= PC.CIA=addr                                           PC-Out(S179)
	S213= PC.CIA31_28=addr[31:28]                               PC-Out(S179)
	S214= PC.Out=addr+4                                         PC-Out(S180)
	S215= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S182)
	S216= IAddrReg.Out1_0={{pid,addr}}[1:0]                     IAddrReg-Out(S182)
	S217= IAddrReg.Out4_0={{pid,addr}}[4:0]                     IAddrReg-Out(S182)
	S218= IR_ID.Out={0,rS,cc,0,0,rD,0,1}                        IR-Out(S188)
	S219= IR_ID.Out31_26=0                                      IR-Out(S188)
	S220= IR_ID.Out25_21=rS                                     IR-Out(S188)
	S221= IR_ID.Out20_18=cc                                     IR-Out(S188)
	S222= IR_ID.Out17=0                                         IR-Out(S188)
	S223= IR_ID.Out16=0                                         IR-Out(S188)
	S224= IR_ID.Out15_11=rD                                     IR-Out(S188)
	S225= IR_ID.Out10_6=0                                       IR-Out(S188)
	S226= IR_ID.Out5_0=1                                        IR-Out(S188)
	S227= A_EX.Out=FU(a)                                        A_EX-Out(S195)
	S228= A_EX.Out1_0={FU(a)}[1:0]                              A_EX-Out(S195)
	S229= A_EX.Out4_0={FU(a)}[4:0]                              A_EX-Out(S195)
	S230= IR_EX.Out={0,rS,cc,0,0,rD,0,1}                        IR_EX-Out(S197)
	S231= IR_EX.Out31_26=0                                      IR_EX-Out(S197)
	S232= IR_EX.Out25_21=rS                                     IR_EX-Out(S197)
	S233= IR_EX.Out20_18=cc                                     IR_EX-Out(S197)
	S234= IR_EX.Out17=0                                         IR_EX-Out(S197)
	S235= IR_EX.Out16=0                                         IR_EX-Out(S197)
	S236= IR_EX.Out15_11=rD                                     IR_EX-Out(S197)
	S237= IR_EX.Out10_6=0                                       IR_EX-Out(S197)
	S238= IR_EX.Out5_0=1                                        IR_EX-Out(S197)
	S239= IR_EX.Out=>FU.IR_EX                                   Premise(F136)
	S240= FU.IR_EX={0,rS,cc,0,0,rD,0,1}                         Path(S230,S239)
	S241= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                      Premise(F137)
	S242= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                  Premise(F138)
	S243= IR_EX.Out31_26=>CU_EX.Op                              Premise(F139)
	S244= CU_EX.Op=0                                            Path(S231,S243)
	S245= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F140)
	S246= CU_EX.IRFunc=1                                        Path(S238,S245)
	S247= IR_EX.Out20_18=>CP1.cc                                Premise(F141)
	S248= CP1.cc=cc                                             Path(S233,S247)
	S249= IR_EX.Out16=>CP1.tf                                   Premise(F142)
	S250= CP1.tf=0                                              Path(S235,S249)
	S251= CP1.fp=FPConditionCode(cc,0)                          FP-PRODUCT(S248,S250)
	S252= CP1.fp=>ConditionReg_MEM.In                           Premise(F143)
	S253= ConditionReg_MEM.In=FPConditionCode(cc,0)             Path(S251,S252)
	S254= IR_EX.Out=>IR_MEM.In                                  Premise(F144)
	S255= IR_MEM.In={0,rS,cc,0,0,rD,0,1}                        Path(S230,S254)
	S256= A_EX.Out=>A_MEM.In                                    Premise(F145)
	S257= A_MEM.In=FU(a)                                        Path(S227,S256)
	S258= IR_EX.Out15_11=>FU.InEX_WReg                          Premise(F146)
	S259= FU.InEX_WReg=rD                                       Path(S236,S258)
	S260= CtrlASIDIn=0                                          Premise(F147)
	S261= CtrlCP0=0                                             Premise(F148)
	S262= CP0[ASID]=pid                                         CP0-Hold(S173,S261)
	S263= CtrlEPCIn=0                                           Premise(F149)
	S264= CtrlExCodeIn=0                                        Premise(F150)
	S265= CtrlIMMU=0                                            Premise(F151)
	S266= CtrlPC=0                                              Premise(F152)
	S267= CtrlPCInc=0                                           Premise(F153)
	S268= PC[CIA]=addr                                          PC-Hold(S179,S267)
	S269= PC[Out]=addr+4                                        PC-Hold(S180,S266,S267)
	S270= CtrlIAddrReg=0                                        Premise(F154)
	S271= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S182,S270)
	S272= CtrlICache=0                                          Premise(F155)
	S273= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Hold(S184,S272)
	S274= CtrlIR_IMMU=0                                         Premise(F156)
	S275= CtrlICacheReg=0                                       Premise(F157)
	S276= CtrlIR_ID=0                                           Premise(F158)
	S277= [IR_ID]={0,rS,cc,0,0,rD,0,1}                          IR_ID-Hold(S188,S276)
	S278= CtrlIMem=0                                            Premise(F159)
	S279= IMem[{pid,addr}]={0,rS,cc,0,0,rD,0,1}                 IMem-Hold(S190,S278)
	S280= CtrlIRMux=0                                           Premise(F160)
	S281= CtrlGPR=0                                             Premise(F161)
	S282= GPR[rS]=a                                             GPR-Hold(S193,S281)
	S283= CtrlA_EX=0                                            Premise(F162)
	S284= [A_EX]=FU(a)                                          A_EX-Hold(S195,S283)
	S285= CtrlIR_EX=0                                           Premise(F163)
	S286= [IR_EX]={0,rS,cc,0,0,rD,0,1}                          IR_EX-Hold(S197,S285)
	S287= CtrlCP1=0                                             Premise(F164)
	S288= CtrlConditionReg_MEM=1                                Premise(F165)
	S289= [ConditionReg_MEM]=FPConditionCode(cc,0)              ConditionReg_MEM-Write(S253,S288)
	S290= CtrlIR_MEM=1                                          Premise(F166)
	S291= [IR_MEM]={0,rS,cc,0,0,rD,0,1}                         IR_MEM-Write(S255,S290)
	S292= CtrlA_MEM=1                                           Premise(F167)
	S293= [A_MEM]=FU(a)                                         A_MEM-Write(S257,S292)
	S294= CtrlIR_DMMU1=0                                        Premise(F168)
	S295= CtrlIR_WB=0                                           Premise(F169)
	S296= CtrlA_DMMU1=0                                         Premise(F170)
	S297= CtrlA_WB=0                                            Premise(F171)
	S298= CtrlConditionReg_DMMU1=0                              Premise(F172)
	S299= CtrlConditionReg_WB=0                                 Premise(F173)
	S300= CtrlIR_DMMU2=0                                        Premise(F174)
	S301= CtrlA_DMMU2=0                                         Premise(F175)
	S302= CtrlConditionReg_DMMU2=0                              Premise(F176)

MEM	S303= CP0.ASID=pid                                          CP0-Read-ASID(S262)
	S304= PC.CIA=addr                                           PC-Out(S268)
	S305= PC.CIA31_28=addr[31:28]                               PC-Out(S268)
	S306= PC.Out=addr+4                                         PC-Out(S269)
	S307= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S271)
	S308= IAddrReg.Out1_0={{pid,addr}}[1:0]                     IAddrReg-Out(S271)
	S309= IAddrReg.Out4_0={{pid,addr}}[4:0]                     IAddrReg-Out(S271)
	S310= IR_ID.Out={0,rS,cc,0,0,rD,0,1}                        IR-Out(S277)
	S311= IR_ID.Out31_26=0                                      IR-Out(S277)
	S312= IR_ID.Out25_21=rS                                     IR-Out(S277)
	S313= IR_ID.Out20_18=cc                                     IR-Out(S277)
	S314= IR_ID.Out17=0                                         IR-Out(S277)
	S315= IR_ID.Out16=0                                         IR-Out(S277)
	S316= IR_ID.Out15_11=rD                                     IR-Out(S277)
	S317= IR_ID.Out10_6=0                                       IR-Out(S277)
	S318= IR_ID.Out5_0=1                                        IR-Out(S277)
	S319= A_EX.Out=FU(a)                                        A_EX-Out(S284)
	S320= A_EX.Out1_0={FU(a)}[1:0]                              A_EX-Out(S284)
	S321= A_EX.Out4_0={FU(a)}[4:0]                              A_EX-Out(S284)
	S322= IR_EX.Out={0,rS,cc,0,0,rD,0,1}                        IR_EX-Out(S286)
	S323= IR_EX.Out31_26=0                                      IR_EX-Out(S286)
	S324= IR_EX.Out25_21=rS                                     IR_EX-Out(S286)
	S325= IR_EX.Out20_18=cc                                     IR_EX-Out(S286)
	S326= IR_EX.Out17=0                                         IR_EX-Out(S286)
	S327= IR_EX.Out16=0                                         IR_EX-Out(S286)
	S328= IR_EX.Out15_11=rD                                     IR_EX-Out(S286)
	S329= IR_EX.Out10_6=0                                       IR_EX-Out(S286)
	S330= IR_EX.Out5_0=1                                        IR_EX-Out(S286)
	S331= ConditionReg_MEM.Out=FPConditionCode(cc,0)            ConditionReg_MEM-Out(S289)
	S332= ConditionReg_MEM.Out1_0={FPConditionCode(cc,0)}[1:0]  ConditionReg_MEM-Out(S289)
	S333= ConditionReg_MEM.Out4_0={FPConditionCode(cc,0)}[4:0]  ConditionReg_MEM-Out(S289)
	S334= IR_MEM.Out={0,rS,cc,0,0,rD,0,1}                       IR_MEM-Out(S291)
	S335= IR_MEM.Out31_26=0                                     IR_MEM-Out(S291)
	S336= IR_MEM.Out25_21=rS                                    IR_MEM-Out(S291)
	S337= IR_MEM.Out20_18=cc                                    IR_MEM-Out(S291)
	S338= IR_MEM.Out17=0                                        IR_MEM-Out(S291)
	S339= IR_MEM.Out16=0                                        IR_MEM-Out(S291)
	S340= IR_MEM.Out15_11=rD                                    IR_MEM-Out(S291)
	S341= IR_MEM.Out10_6=0                                      IR_MEM-Out(S291)
	S342= IR_MEM.Out5_0=1                                       IR_MEM-Out(S291)
	S343= A_MEM.Out=FU(a)                                       A_MEM-Out(S293)
	S344= A_MEM.Out1_0={FU(a)}[1:0]                             A_MEM-Out(S293)
	S345= A_MEM.Out4_0={FU(a)}[4:0]                             A_MEM-Out(S293)
	S346= IR_MEM.Out=>FU.IR_MEM                                 Premise(F177)
	S347= FU.IR_MEM={0,rS,cc,0,0,rD,0,1}                        Path(S334,S346)
	S348= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                   Premise(F178)
	S349= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit               Premise(F179)
	S350= CU_MEM.DMMUHitOut=>CU_DMMU1.DMMUHit                   Premise(F180)
	S351= CU_MEM.DCacheHitOut=>CU_DMMU1.DCacheHit               Premise(F181)
	S352= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F182)
	S353= CU_MEM.Op=0                                           Path(S335,S352)
	S354= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F183)
	S355= CU_MEM.IRFunc=1                                       Path(S342,S354)
	S356= IR_MEM.Out=>IR_DMMU1.In                               Premise(F184)
	S357= IR_DMMU1.In={0,rS,cc,0,0,rD,0,1}                      Path(S334,S356)
	S358= IR_MEM.Out=>IR_WB.In                                  Premise(F185)
	S359= IR_WB.In={0,rS,cc,0,0,rD,0,1}                         Path(S334,S358)
	S360= A_MEM.Out=>A_DMMU1.In                                 Premise(F186)
	S361= A_DMMU1.In=FU(a)                                      Path(S343,S360)
	S362= A_MEM.Out=>A_WB.In                                    Premise(F187)
	S363= A_WB.In=FU(a)                                         Path(S343,S362)
	S364= ConditionReg_MEM.Out=>ConditionReg_DMMU1.In           Premise(F188)
	S365= ConditionReg_DMMU1.In=FPConditionCode(cc,0)           Path(S331,S364)
	S366= ConditionReg_MEM.Out=>ConditionReg_WB.In              Premise(F189)
	S367= ConditionReg_WB.In=FPConditionCode(cc,0)              Path(S331,S366)
	S368= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                      Premise(F190)
	S369= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                  Premise(F191)
	S370= IR_MEM.Out15_11=>FU.InMEM_WReg                        Premise(F192)
	S371= FU.InMEM_WReg=rD                                      Path(S340,S370)
	S372= CtrlASIDIn=0                                          Premise(F193)
	S373= CtrlCP0=0                                             Premise(F194)
	S374= CP0[ASID]=pid                                         CP0-Hold(S262,S373)
	S375= CtrlEPCIn=0                                           Premise(F195)
	S376= CtrlExCodeIn=0                                        Premise(F196)
	S377= CtrlIMMU=0                                            Premise(F197)
	S378= CtrlPC=0                                              Premise(F198)
	S379= CtrlPCInc=0                                           Premise(F199)
	S380= PC[CIA]=addr                                          PC-Hold(S268,S379)
	S381= PC[Out]=addr+4                                        PC-Hold(S269,S378,S379)
	S382= CtrlIAddrReg=0                                        Premise(F200)
	S383= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S271,S382)
	S384= CtrlICache=0                                          Premise(F201)
	S385= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Hold(S273,S384)
	S386= CtrlIR_IMMU=0                                         Premise(F202)
	S387= CtrlICacheReg=0                                       Premise(F203)
	S388= CtrlIR_ID=0                                           Premise(F204)
	S389= [IR_ID]={0,rS,cc,0,0,rD,0,1}                          IR_ID-Hold(S277,S388)
	S390= CtrlIMem=0                                            Premise(F205)
	S391= IMem[{pid,addr}]={0,rS,cc,0,0,rD,0,1}                 IMem-Hold(S279,S390)
	S392= CtrlIRMux=0                                           Premise(F206)
	S393= CtrlGPR=0                                             Premise(F207)
	S394= GPR[rS]=a                                             GPR-Hold(S282,S393)
	S395= CtrlA_EX=0                                            Premise(F208)
	S396= [A_EX]=FU(a)                                          A_EX-Hold(S284,S395)
	S397= CtrlIR_EX=0                                           Premise(F209)
	S398= [IR_EX]={0,rS,cc,0,0,rD,0,1}                          IR_EX-Hold(S286,S397)
	S399= CtrlCP1=0                                             Premise(F210)
	S400= CtrlConditionReg_MEM=0                                Premise(F211)
	S401= [ConditionReg_MEM]=FPConditionCode(cc,0)              ConditionReg_MEM-Hold(S289,S400)
	S402= CtrlIR_MEM=0                                          Premise(F212)
	S403= [IR_MEM]={0,rS,cc,0,0,rD,0,1}                         IR_MEM-Hold(S291,S402)
	S404= CtrlA_MEM=0                                           Premise(F213)
	S405= [A_MEM]=FU(a)                                         A_MEM-Hold(S293,S404)
	S406= CtrlIR_DMMU1=1                                        Premise(F214)
	S407= [IR_DMMU1]={0,rS,cc,0,0,rD,0,1}                       IR_DMMU1-Write(S357,S406)
	S408= CtrlIR_WB=1                                           Premise(F215)
	S409= [IR_WB]={0,rS,cc,0,0,rD,0,1}                          IR_WB-Write(S359,S408)
	S410= CtrlA_DMMU1=1                                         Premise(F216)
	S411= [A_DMMU1]=FU(a)                                       A_DMMU1-Write(S361,S410)
	S412= CtrlA_WB=1                                            Premise(F217)
	S413= [A_WB]=FU(a)                                          A_WB-Write(S363,S412)
	S414= CtrlConditionReg_DMMU1=1                              Premise(F218)
	S415= [ConditionReg_DMMU1]=FPConditionCode(cc,0)            ConditionReg_DMMU1-Write(S365,S414)
	S416= CtrlConditionReg_WB=1                                 Premise(F219)
	S417= [ConditionReg_WB]=FPConditionCode(cc,0)               ConditionReg_WB-Write(S367,S416)
	S418= CtrlIR_DMMU2=0                                        Premise(F220)
	S419= CtrlA_DMMU2=0                                         Premise(F221)
	S420= CtrlConditionReg_DMMU2=0                              Premise(F222)

MEM(DMMU1)	S421= CP0.ASID=pid                                          CP0-Read-ASID(S374)
	S422= PC.CIA=addr                                           PC-Out(S380)
	S423= PC.CIA31_28=addr[31:28]                               PC-Out(S380)
	S424= PC.Out=addr+4                                         PC-Out(S381)
	S425= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S383)
	S426= IAddrReg.Out1_0={{pid,addr}}[1:0]                     IAddrReg-Out(S383)
	S427= IAddrReg.Out4_0={{pid,addr}}[4:0]                     IAddrReg-Out(S383)
	S428= IR_ID.Out={0,rS,cc,0,0,rD,0,1}                        IR-Out(S389)
	S429= IR_ID.Out31_26=0                                      IR-Out(S389)
	S430= IR_ID.Out25_21=rS                                     IR-Out(S389)
	S431= IR_ID.Out20_18=cc                                     IR-Out(S389)
	S432= IR_ID.Out17=0                                         IR-Out(S389)
	S433= IR_ID.Out16=0                                         IR-Out(S389)
	S434= IR_ID.Out15_11=rD                                     IR-Out(S389)
	S435= IR_ID.Out10_6=0                                       IR-Out(S389)
	S436= IR_ID.Out5_0=1                                        IR-Out(S389)
	S437= A_EX.Out=FU(a)                                        A_EX-Out(S396)
	S438= A_EX.Out1_0={FU(a)}[1:0]                              A_EX-Out(S396)
	S439= A_EX.Out4_0={FU(a)}[4:0]                              A_EX-Out(S396)
	S440= IR_EX.Out={0,rS,cc,0,0,rD,0,1}                        IR_EX-Out(S398)
	S441= IR_EX.Out31_26=0                                      IR_EX-Out(S398)
	S442= IR_EX.Out25_21=rS                                     IR_EX-Out(S398)
	S443= IR_EX.Out20_18=cc                                     IR_EX-Out(S398)
	S444= IR_EX.Out17=0                                         IR_EX-Out(S398)
	S445= IR_EX.Out16=0                                         IR_EX-Out(S398)
	S446= IR_EX.Out15_11=rD                                     IR_EX-Out(S398)
	S447= IR_EX.Out10_6=0                                       IR_EX-Out(S398)
	S448= IR_EX.Out5_0=1                                        IR_EX-Out(S398)
	S449= ConditionReg_MEM.Out=FPConditionCode(cc,0)            ConditionReg_MEM-Out(S401)
	S450= ConditionReg_MEM.Out1_0={FPConditionCode(cc,0)}[1:0]  ConditionReg_MEM-Out(S401)
	S451= ConditionReg_MEM.Out4_0={FPConditionCode(cc,0)}[4:0]  ConditionReg_MEM-Out(S401)
	S452= IR_MEM.Out={0,rS,cc,0,0,rD,0,1}                       IR_MEM-Out(S403)
	S453= IR_MEM.Out31_26=0                                     IR_MEM-Out(S403)
	S454= IR_MEM.Out25_21=rS                                    IR_MEM-Out(S403)
	S455= IR_MEM.Out20_18=cc                                    IR_MEM-Out(S403)
	S456= IR_MEM.Out17=0                                        IR_MEM-Out(S403)
	S457= IR_MEM.Out16=0                                        IR_MEM-Out(S403)
	S458= IR_MEM.Out15_11=rD                                    IR_MEM-Out(S403)
	S459= IR_MEM.Out10_6=0                                      IR_MEM-Out(S403)
	S460= IR_MEM.Out5_0=1                                       IR_MEM-Out(S403)
	S461= A_MEM.Out=FU(a)                                       A_MEM-Out(S405)
	S462= A_MEM.Out1_0={FU(a)}[1:0]                             A_MEM-Out(S405)
	S463= A_MEM.Out4_0={FU(a)}[4:0]                             A_MEM-Out(S405)
	S464= IR_DMMU1.Out={0,rS,cc,0,0,rD,0,1}                     IR_DMMU1-Out(S407)
	S465= IR_DMMU1.Out31_26=0                                   IR_DMMU1-Out(S407)
	S466= IR_DMMU1.Out25_21=rS                                  IR_DMMU1-Out(S407)
	S467= IR_DMMU1.Out20_18=cc                                  IR_DMMU1-Out(S407)
	S468= IR_DMMU1.Out17=0                                      IR_DMMU1-Out(S407)
	S469= IR_DMMU1.Out16=0                                      IR_DMMU1-Out(S407)
	S470= IR_DMMU1.Out15_11=rD                                  IR_DMMU1-Out(S407)
	S471= IR_DMMU1.Out10_6=0                                    IR_DMMU1-Out(S407)
	S472= IR_DMMU1.Out5_0=1                                     IR_DMMU1-Out(S407)
	S473= IR_WB.Out={0,rS,cc,0,0,rD,0,1}                        IR-Out(S409)
	S474= IR_WB.Out31_26=0                                      IR-Out(S409)
	S475= IR_WB.Out25_21=rS                                     IR-Out(S409)
	S476= IR_WB.Out20_18=cc                                     IR-Out(S409)
	S477= IR_WB.Out17=0                                         IR-Out(S409)
	S478= IR_WB.Out16=0                                         IR-Out(S409)
	S479= IR_WB.Out15_11=rD                                     IR-Out(S409)
	S480= IR_WB.Out10_6=0                                       IR-Out(S409)
	S481= IR_WB.Out5_0=1                                        IR-Out(S409)
	S482= A_DMMU1.Out=FU(a)                                     A_DMMU1-Out(S411)
	S483= A_DMMU1.Out1_0={FU(a)}[1:0]                           A_DMMU1-Out(S411)
	S484= A_DMMU1.Out4_0={FU(a)}[4:0]                           A_DMMU1-Out(S411)
	S485= A_WB.Out=FU(a)                                        A_WB-Out(S413)
	S486= A_WB.Out1_0={FU(a)}[1:0]                              A_WB-Out(S413)
	S487= A_WB.Out4_0={FU(a)}[4:0]                              A_WB-Out(S413)
	S488= ConditionReg_DMMU1.Out=FPConditionCode(cc,0)          ConditionReg_DMMU1-Out(S415)
	S489= ConditionReg_DMMU1.Out1_0={FPConditionCode(cc,0)}[1:0]ConditionReg_DMMU1-Out(S415)
	S490= ConditionReg_DMMU1.Out4_0={FPConditionCode(cc,0)}[4:0]ConditionReg_DMMU1-Out(S415)
	S491= ConditionReg_WB.Out=FPConditionCode(cc,0)             ConditionReg_WB-Out(S417)
	S492= ConditionReg_WB.Out1_0={FPConditionCode(cc,0)}[1:0]   ConditionReg_WB-Out(S417)
	S493= ConditionReg_WB.Out4_0={FPConditionCode(cc,0)}[4:0]   ConditionReg_WB-Out(S417)
	S494= IR_DMMU1.Out=>FU.IR_DMMU1                             Premise(F223)
	S495= FU.IR_DMMU1={0,rS,cc,0,0,rD,0,1}                      Path(S464,S494)
	S496= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                 Premise(F224)
	S497= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit             Premise(F225)
	S498= CU_DMMU1.DMMUHitOut=>CU_DMMU2.DMMUHit                 Premise(F226)
	S499= CU_DMMU1.DCacheHitOut=>CU_DMMU2.DCacheHit             Premise(F227)
	S500= CU_DMMU1.DCacheHitOut=>FU.DCacheHit2                  Premise(F228)
	S501= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F229)
	S502= CU_DMMU1.Op=0                                         Path(S465,S501)
	S503= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F230)
	S504= CU_DMMU1.IRFunc=1                                     Path(S472,S503)
	S505= IR_DMMU1.Out=>IR_DMMU2.In                             Premise(F231)
	S506= IR_DMMU2.In={0,rS,cc,0,0,rD,0,1}                      Path(S464,S505)
	S507= A_DMMU1.Out=>A_DMMU2.In                               Premise(F232)
	S508= A_DMMU2.In=FU(a)                                      Path(S482,S507)
	S509= ConditionReg_DMMU1.Out=>ConditionReg_DMMU2.In         Premise(F233)
	S510= ConditionReg_DMMU2.In=FPConditionCode(cc,0)           Path(S488,S509)
	S511= IR_DMMU1.Out15_11=>FU.InDMMU1_WReg                    Premise(F234)
	S512= FU.InDMMU1_WReg=rD                                    Path(S470,S511)
	S513= CtrlASIDIn=0                                          Premise(F235)
	S514= CtrlCP0=0                                             Premise(F236)
	S515= CP0[ASID]=pid                                         CP0-Hold(S374,S514)
	S516= CtrlEPCIn=0                                           Premise(F237)
	S517= CtrlExCodeIn=0                                        Premise(F238)
	S518= CtrlIMMU=0                                            Premise(F239)
	S519= CtrlPC=0                                              Premise(F240)
	S520= CtrlPCInc=0                                           Premise(F241)
	S521= PC[CIA]=addr                                          PC-Hold(S380,S520)
	S522= PC[Out]=addr+4                                        PC-Hold(S381,S519,S520)
	S523= CtrlIAddrReg=0                                        Premise(F242)
	S524= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S383,S523)
	S525= CtrlICache=0                                          Premise(F243)
	S526= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Hold(S385,S525)
	S527= CtrlIR_IMMU=0                                         Premise(F244)
	S528= CtrlICacheReg=0                                       Premise(F245)
	S529= CtrlIR_ID=0                                           Premise(F246)
	S530= [IR_ID]={0,rS,cc,0,0,rD,0,1}                          IR_ID-Hold(S389,S529)
	S531= CtrlIMem=0                                            Premise(F247)
	S532= IMem[{pid,addr}]={0,rS,cc,0,0,rD,0,1}                 IMem-Hold(S391,S531)
	S533= CtrlIRMux=0                                           Premise(F248)
	S534= CtrlGPR=0                                             Premise(F249)
	S535= GPR[rS]=a                                             GPR-Hold(S394,S534)
	S536= CtrlA_EX=0                                            Premise(F250)
	S537= [A_EX]=FU(a)                                          A_EX-Hold(S396,S536)
	S538= CtrlIR_EX=0                                           Premise(F251)
	S539= [IR_EX]={0,rS,cc,0,0,rD,0,1}                          IR_EX-Hold(S398,S538)
	S540= CtrlCP1=0                                             Premise(F252)
	S541= CtrlConditionReg_MEM=0                                Premise(F253)
	S542= [ConditionReg_MEM]=FPConditionCode(cc,0)              ConditionReg_MEM-Hold(S401,S541)
	S543= CtrlIR_MEM=0                                          Premise(F254)
	S544= [IR_MEM]={0,rS,cc,0,0,rD,0,1}                         IR_MEM-Hold(S403,S543)
	S545= CtrlA_MEM=0                                           Premise(F255)
	S546= [A_MEM]=FU(a)                                         A_MEM-Hold(S405,S545)
	S547= CtrlIR_DMMU1=0                                        Premise(F256)
	S548= [IR_DMMU1]={0,rS,cc,0,0,rD,0,1}                       IR_DMMU1-Hold(S407,S547)
	S549= CtrlIR_WB=0                                           Premise(F257)
	S550= [IR_WB]={0,rS,cc,0,0,rD,0,1}                          IR_WB-Hold(S409,S549)
	S551= CtrlA_DMMU1=0                                         Premise(F258)
	S552= [A_DMMU1]=FU(a)                                       A_DMMU1-Hold(S411,S551)
	S553= CtrlA_WB=0                                            Premise(F259)
	S554= [A_WB]=FU(a)                                          A_WB-Hold(S413,S553)
	S555= CtrlConditionReg_DMMU1=0                              Premise(F260)
	S556= [ConditionReg_DMMU1]=FPConditionCode(cc,0)            ConditionReg_DMMU1-Hold(S415,S555)
	S557= CtrlConditionReg_WB=0                                 Premise(F261)
	S558= [ConditionReg_WB]=FPConditionCode(cc,0)               ConditionReg_WB-Hold(S417,S557)
	S559= CtrlIR_DMMU2=1                                        Premise(F262)
	S560= [IR_DMMU2]={0,rS,cc,0,0,rD,0,1}                       IR_DMMU2-Write(S506,S559)
	S561= CtrlA_DMMU2=1                                         Premise(F263)
	S562= [A_DMMU2]=FU(a)                                       A_DMMU2-Write(S508,S561)
	S563= CtrlConditionReg_DMMU2=1                              Premise(F264)
	S564= [ConditionReg_DMMU2]=FPConditionCode(cc,0)            ConditionReg_DMMU2-Write(S510,S563)

MEM(DMMU2)	S565= CP0.ASID=pid                                          CP0-Read-ASID(S515)
	S566= PC.CIA=addr                                           PC-Out(S521)
	S567= PC.CIA31_28=addr[31:28]                               PC-Out(S521)
	S568= PC.Out=addr+4                                         PC-Out(S522)
	S569= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S524)
	S570= IAddrReg.Out1_0={{pid,addr}}[1:0]                     IAddrReg-Out(S524)
	S571= IAddrReg.Out4_0={{pid,addr}}[4:0]                     IAddrReg-Out(S524)
	S572= IR_ID.Out={0,rS,cc,0,0,rD,0,1}                        IR-Out(S530)
	S573= IR_ID.Out31_26=0                                      IR-Out(S530)
	S574= IR_ID.Out25_21=rS                                     IR-Out(S530)
	S575= IR_ID.Out20_18=cc                                     IR-Out(S530)
	S576= IR_ID.Out17=0                                         IR-Out(S530)
	S577= IR_ID.Out16=0                                         IR-Out(S530)
	S578= IR_ID.Out15_11=rD                                     IR-Out(S530)
	S579= IR_ID.Out10_6=0                                       IR-Out(S530)
	S580= IR_ID.Out5_0=1                                        IR-Out(S530)
	S581= A_EX.Out=FU(a)                                        A_EX-Out(S537)
	S582= A_EX.Out1_0={FU(a)}[1:0]                              A_EX-Out(S537)
	S583= A_EX.Out4_0={FU(a)}[4:0]                              A_EX-Out(S537)
	S584= IR_EX.Out={0,rS,cc,0,0,rD,0,1}                        IR_EX-Out(S539)
	S585= IR_EX.Out31_26=0                                      IR_EX-Out(S539)
	S586= IR_EX.Out25_21=rS                                     IR_EX-Out(S539)
	S587= IR_EX.Out20_18=cc                                     IR_EX-Out(S539)
	S588= IR_EX.Out17=0                                         IR_EX-Out(S539)
	S589= IR_EX.Out16=0                                         IR_EX-Out(S539)
	S590= IR_EX.Out15_11=rD                                     IR_EX-Out(S539)
	S591= IR_EX.Out10_6=0                                       IR_EX-Out(S539)
	S592= IR_EX.Out5_0=1                                        IR_EX-Out(S539)
	S593= ConditionReg_MEM.Out=FPConditionCode(cc,0)            ConditionReg_MEM-Out(S542)
	S594= ConditionReg_MEM.Out1_0={FPConditionCode(cc,0)}[1:0]  ConditionReg_MEM-Out(S542)
	S595= ConditionReg_MEM.Out4_0={FPConditionCode(cc,0)}[4:0]  ConditionReg_MEM-Out(S542)
	S596= IR_MEM.Out={0,rS,cc,0,0,rD,0,1}                       IR_MEM-Out(S544)
	S597= IR_MEM.Out31_26=0                                     IR_MEM-Out(S544)
	S598= IR_MEM.Out25_21=rS                                    IR_MEM-Out(S544)
	S599= IR_MEM.Out20_18=cc                                    IR_MEM-Out(S544)
	S600= IR_MEM.Out17=0                                        IR_MEM-Out(S544)
	S601= IR_MEM.Out16=0                                        IR_MEM-Out(S544)
	S602= IR_MEM.Out15_11=rD                                    IR_MEM-Out(S544)
	S603= IR_MEM.Out10_6=0                                      IR_MEM-Out(S544)
	S604= IR_MEM.Out5_0=1                                       IR_MEM-Out(S544)
	S605= A_MEM.Out=FU(a)                                       A_MEM-Out(S546)
	S606= A_MEM.Out1_0={FU(a)}[1:0]                             A_MEM-Out(S546)
	S607= A_MEM.Out4_0={FU(a)}[4:0]                             A_MEM-Out(S546)
	S608= IR_DMMU1.Out={0,rS,cc,0,0,rD,0,1}                     IR_DMMU1-Out(S548)
	S609= IR_DMMU1.Out31_26=0                                   IR_DMMU1-Out(S548)
	S610= IR_DMMU1.Out25_21=rS                                  IR_DMMU1-Out(S548)
	S611= IR_DMMU1.Out20_18=cc                                  IR_DMMU1-Out(S548)
	S612= IR_DMMU1.Out17=0                                      IR_DMMU1-Out(S548)
	S613= IR_DMMU1.Out16=0                                      IR_DMMU1-Out(S548)
	S614= IR_DMMU1.Out15_11=rD                                  IR_DMMU1-Out(S548)
	S615= IR_DMMU1.Out10_6=0                                    IR_DMMU1-Out(S548)
	S616= IR_DMMU1.Out5_0=1                                     IR_DMMU1-Out(S548)
	S617= IR_WB.Out={0,rS,cc,0,0,rD,0,1}                        IR-Out(S550)
	S618= IR_WB.Out31_26=0                                      IR-Out(S550)
	S619= IR_WB.Out25_21=rS                                     IR-Out(S550)
	S620= IR_WB.Out20_18=cc                                     IR-Out(S550)
	S621= IR_WB.Out17=0                                         IR-Out(S550)
	S622= IR_WB.Out16=0                                         IR-Out(S550)
	S623= IR_WB.Out15_11=rD                                     IR-Out(S550)
	S624= IR_WB.Out10_6=0                                       IR-Out(S550)
	S625= IR_WB.Out5_0=1                                        IR-Out(S550)
	S626= A_DMMU1.Out=FU(a)                                     A_DMMU1-Out(S552)
	S627= A_DMMU1.Out1_0={FU(a)}[1:0]                           A_DMMU1-Out(S552)
	S628= A_DMMU1.Out4_0={FU(a)}[4:0]                           A_DMMU1-Out(S552)
	S629= A_WB.Out=FU(a)                                        A_WB-Out(S554)
	S630= A_WB.Out1_0={FU(a)}[1:0]                              A_WB-Out(S554)
	S631= A_WB.Out4_0={FU(a)}[4:0]                              A_WB-Out(S554)
	S632= ConditionReg_DMMU1.Out=FPConditionCode(cc,0)          ConditionReg_DMMU1-Out(S556)
	S633= ConditionReg_DMMU1.Out1_0={FPConditionCode(cc,0)}[1:0]ConditionReg_DMMU1-Out(S556)
	S634= ConditionReg_DMMU1.Out4_0={FPConditionCode(cc,0)}[4:0]ConditionReg_DMMU1-Out(S556)
	S635= ConditionReg_WB.Out=FPConditionCode(cc,0)             ConditionReg_WB-Out(S558)
	S636= ConditionReg_WB.Out1_0={FPConditionCode(cc,0)}[1:0]   ConditionReg_WB-Out(S558)
	S637= ConditionReg_WB.Out4_0={FPConditionCode(cc,0)}[4:0]   ConditionReg_WB-Out(S558)
	S638= IR_DMMU2.Out={0,rS,cc,0,0,rD,0,1}                     IR_DMMU2-Out(S560)
	S639= IR_DMMU2.Out31_26=0                                   IR_DMMU2-Out(S560)
	S640= IR_DMMU2.Out25_21=rS                                  IR_DMMU2-Out(S560)
	S641= IR_DMMU2.Out20_18=cc                                  IR_DMMU2-Out(S560)
	S642= IR_DMMU2.Out17=0                                      IR_DMMU2-Out(S560)
	S643= IR_DMMU2.Out16=0                                      IR_DMMU2-Out(S560)
	S644= IR_DMMU2.Out15_11=rD                                  IR_DMMU2-Out(S560)
	S645= IR_DMMU2.Out10_6=0                                    IR_DMMU2-Out(S560)
	S646= IR_DMMU2.Out5_0=1                                     IR_DMMU2-Out(S560)
	S647= A_DMMU2.Out=FU(a)                                     A_DMMU2-Out(S562)
	S648= A_DMMU2.Out1_0={FU(a)}[1:0]                           A_DMMU2-Out(S562)
	S649= A_DMMU2.Out4_0={FU(a)}[4:0]                           A_DMMU2-Out(S562)
	S650= ConditionReg_DMMU2.Out=FPConditionCode(cc,0)          ConditionReg_DMMU2-Out(S564)
	S651= ConditionReg_DMMU2.Out1_0={FPConditionCode(cc,0)}[1:0]ConditionReg_DMMU2-Out(S564)
	S652= ConditionReg_DMMU2.Out4_0={FPConditionCode(cc,0)}[4:0]ConditionReg_DMMU2-Out(S564)
	S653= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F265)
	S654= FU.IR_DMMU2={0,rS,cc,0,0,rD,0,1}                      Path(S638,S653)
	S655= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F266)
	S656= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F267)
	S657= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F268)
	S658= CU_DMMU2.Op=0                                         Path(S639,S657)
	S659= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F269)
	S660= CU_DMMU2.IRFunc=1                                     Path(S646,S659)
	S661= IR_DMMU2.Out=>IR_WB.In                                Premise(F270)
	S662= IR_WB.In={0,rS,cc,0,0,rD,0,1}                         Path(S638,S661)
	S663= A_DMMU2.Out=>A_WB.In                                  Premise(F271)
	S664= A_WB.In=FU(a)                                         Path(S647,S663)
	S665= ConditionReg_DMMU2.Out=>ConditionReg_WB.In            Premise(F272)
	S666= ConditionReg_WB.In=FPConditionCode(cc,0)              Path(S650,S665)
	S667= IR_DMMU2.Out15_11=>FU.InDMMU2_WReg                    Premise(F273)
	S668= FU.InDMMU2_WReg=rD                                    Path(S644,S667)
	S669= CtrlASIDIn=0                                          Premise(F274)
	S670= CtrlCP0=0                                             Premise(F275)
	S671= CP0[ASID]=pid                                         CP0-Hold(S515,S670)
	S672= CtrlEPCIn=0                                           Premise(F276)
	S673= CtrlExCodeIn=0                                        Premise(F277)
	S674= CtrlIMMU=0                                            Premise(F278)
	S675= CtrlPC=0                                              Premise(F279)
	S676= CtrlPCInc=0                                           Premise(F280)
	S677= PC[CIA]=addr                                          PC-Hold(S521,S676)
	S678= PC[Out]=addr+4                                        PC-Hold(S522,S675,S676)
	S679= CtrlIAddrReg=0                                        Premise(F281)
	S680= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S524,S679)
	S681= CtrlICache=0                                          Premise(F282)
	S682= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Hold(S526,S681)
	S683= CtrlIR_IMMU=0                                         Premise(F283)
	S684= CtrlICacheReg=0                                       Premise(F284)
	S685= CtrlIR_ID=0                                           Premise(F285)
	S686= [IR_ID]={0,rS,cc,0,0,rD,0,1}                          IR_ID-Hold(S530,S685)
	S687= CtrlIMem=0                                            Premise(F286)
	S688= IMem[{pid,addr}]={0,rS,cc,0,0,rD,0,1}                 IMem-Hold(S532,S687)
	S689= CtrlIRMux=0                                           Premise(F287)
	S690= CtrlGPR=0                                             Premise(F288)
	S691= GPR[rS]=a                                             GPR-Hold(S535,S690)
	S692= CtrlA_EX=0                                            Premise(F289)
	S693= [A_EX]=FU(a)                                          A_EX-Hold(S537,S692)
	S694= CtrlIR_EX=0                                           Premise(F290)
	S695= [IR_EX]={0,rS,cc,0,0,rD,0,1}                          IR_EX-Hold(S539,S694)
	S696= CtrlCP1=0                                             Premise(F291)
	S697= CtrlConditionReg_MEM=0                                Premise(F292)
	S698= [ConditionReg_MEM]=FPConditionCode(cc,0)              ConditionReg_MEM-Hold(S542,S697)
	S699= CtrlIR_MEM=0                                          Premise(F293)
	S700= [IR_MEM]={0,rS,cc,0,0,rD,0,1}                         IR_MEM-Hold(S544,S699)
	S701= CtrlA_MEM=0                                           Premise(F294)
	S702= [A_MEM]=FU(a)                                         A_MEM-Hold(S546,S701)
	S703= CtrlIR_DMMU1=0                                        Premise(F295)
	S704= [IR_DMMU1]={0,rS,cc,0,0,rD,0,1}                       IR_DMMU1-Hold(S548,S703)
	S705= CtrlIR_WB=1                                           Premise(F296)
	S706= [IR_WB]={0,rS,cc,0,0,rD,0,1}                          IR_WB-Write(S662,S705)
	S707= CtrlA_DMMU1=0                                         Premise(F297)
	S708= [A_DMMU1]=FU(a)                                       A_DMMU1-Hold(S552,S707)
	S709= CtrlA_WB=1                                            Premise(F298)
	S710= [A_WB]=FU(a)                                          A_WB-Write(S664,S709)
	S711= CtrlConditionReg_DMMU1=0                              Premise(F299)
	S712= [ConditionReg_DMMU1]=FPConditionCode(cc,0)            ConditionReg_DMMU1-Hold(S556,S711)
	S713= CtrlConditionReg_WB=1                                 Premise(F300)
	S714= [ConditionReg_WB]=FPConditionCode(cc,0)               ConditionReg_WB-Write(S666,S713)
	S715= CtrlIR_DMMU2=0                                        Premise(F301)
	S716= [IR_DMMU2]={0,rS,cc,0,0,rD,0,1}                       IR_DMMU2-Hold(S560,S715)
	S717= CtrlA_DMMU2=0                                         Premise(F302)
	S718= [A_DMMU2]=FU(a)                                       A_DMMU2-Hold(S562,S717)
	S719= CtrlConditionReg_DMMU2=0                              Premise(F303)
	S720= [ConditionReg_DMMU2]=FPConditionCode(cc,0)            ConditionReg_DMMU2-Hold(S564,S719)

WB	S721= CP0.ASID=pid                                          CP0-Read-ASID(S671)
	S722= PC.CIA=addr                                           PC-Out(S677)
	S723= PC.CIA31_28=addr[31:28]                               PC-Out(S677)
	S724= PC.Out=addr+4                                         PC-Out(S678)
	S725= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S680)
	S726= IAddrReg.Out1_0={{pid,addr}}[1:0]                     IAddrReg-Out(S680)
	S727= IAddrReg.Out4_0={{pid,addr}}[4:0]                     IAddrReg-Out(S680)
	S728= IR_ID.Out={0,rS,cc,0,0,rD,0,1}                        IR-Out(S686)
	S729= IR_ID.Out31_26=0                                      IR-Out(S686)
	S730= IR_ID.Out25_21=rS                                     IR-Out(S686)
	S731= IR_ID.Out20_18=cc                                     IR-Out(S686)
	S732= IR_ID.Out17=0                                         IR-Out(S686)
	S733= IR_ID.Out16=0                                         IR-Out(S686)
	S734= IR_ID.Out15_11=rD                                     IR-Out(S686)
	S735= IR_ID.Out10_6=0                                       IR-Out(S686)
	S736= IR_ID.Out5_0=1                                        IR-Out(S686)
	S737= A_EX.Out=FU(a)                                        A_EX-Out(S693)
	S738= A_EX.Out1_0={FU(a)}[1:0]                              A_EX-Out(S693)
	S739= A_EX.Out4_0={FU(a)}[4:0]                              A_EX-Out(S693)
	S740= IR_EX.Out={0,rS,cc,0,0,rD,0,1}                        IR_EX-Out(S695)
	S741= IR_EX.Out31_26=0                                      IR_EX-Out(S695)
	S742= IR_EX.Out25_21=rS                                     IR_EX-Out(S695)
	S743= IR_EX.Out20_18=cc                                     IR_EX-Out(S695)
	S744= IR_EX.Out17=0                                         IR_EX-Out(S695)
	S745= IR_EX.Out16=0                                         IR_EX-Out(S695)
	S746= IR_EX.Out15_11=rD                                     IR_EX-Out(S695)
	S747= IR_EX.Out10_6=0                                       IR_EX-Out(S695)
	S748= IR_EX.Out5_0=1                                        IR_EX-Out(S695)
	S749= ConditionReg_MEM.Out=FPConditionCode(cc,0)            ConditionReg_MEM-Out(S698)
	S750= ConditionReg_MEM.Out1_0={FPConditionCode(cc,0)}[1:0]  ConditionReg_MEM-Out(S698)
	S751= ConditionReg_MEM.Out4_0={FPConditionCode(cc,0)}[4:0]  ConditionReg_MEM-Out(S698)
	S752= IR_MEM.Out={0,rS,cc,0,0,rD,0,1}                       IR_MEM-Out(S700)
	S753= IR_MEM.Out31_26=0                                     IR_MEM-Out(S700)
	S754= IR_MEM.Out25_21=rS                                    IR_MEM-Out(S700)
	S755= IR_MEM.Out20_18=cc                                    IR_MEM-Out(S700)
	S756= IR_MEM.Out17=0                                        IR_MEM-Out(S700)
	S757= IR_MEM.Out16=0                                        IR_MEM-Out(S700)
	S758= IR_MEM.Out15_11=rD                                    IR_MEM-Out(S700)
	S759= IR_MEM.Out10_6=0                                      IR_MEM-Out(S700)
	S760= IR_MEM.Out5_0=1                                       IR_MEM-Out(S700)
	S761= A_MEM.Out=FU(a)                                       A_MEM-Out(S702)
	S762= A_MEM.Out1_0={FU(a)}[1:0]                             A_MEM-Out(S702)
	S763= A_MEM.Out4_0={FU(a)}[4:0]                             A_MEM-Out(S702)
	S764= IR_DMMU1.Out={0,rS,cc,0,0,rD,0,1}                     IR_DMMU1-Out(S704)
	S765= IR_DMMU1.Out31_26=0                                   IR_DMMU1-Out(S704)
	S766= IR_DMMU1.Out25_21=rS                                  IR_DMMU1-Out(S704)
	S767= IR_DMMU1.Out20_18=cc                                  IR_DMMU1-Out(S704)
	S768= IR_DMMU1.Out17=0                                      IR_DMMU1-Out(S704)
	S769= IR_DMMU1.Out16=0                                      IR_DMMU1-Out(S704)
	S770= IR_DMMU1.Out15_11=rD                                  IR_DMMU1-Out(S704)
	S771= IR_DMMU1.Out10_6=0                                    IR_DMMU1-Out(S704)
	S772= IR_DMMU1.Out5_0=1                                     IR_DMMU1-Out(S704)
	S773= IR_WB.Out={0,rS,cc,0,0,rD,0,1}                        IR-Out(S706)
	S774= IR_WB.Out31_26=0                                      IR-Out(S706)
	S775= IR_WB.Out25_21=rS                                     IR-Out(S706)
	S776= IR_WB.Out20_18=cc                                     IR-Out(S706)
	S777= IR_WB.Out17=0                                         IR-Out(S706)
	S778= IR_WB.Out16=0                                         IR-Out(S706)
	S779= IR_WB.Out15_11=rD                                     IR-Out(S706)
	S780= IR_WB.Out10_6=0                                       IR-Out(S706)
	S781= IR_WB.Out5_0=1                                        IR-Out(S706)
	S782= A_DMMU1.Out=FU(a)                                     A_DMMU1-Out(S708)
	S783= A_DMMU1.Out1_0={FU(a)}[1:0]                           A_DMMU1-Out(S708)
	S784= A_DMMU1.Out4_0={FU(a)}[4:0]                           A_DMMU1-Out(S708)
	S785= A_WB.Out=FU(a)                                        A_WB-Out(S710)
	S786= A_WB.Out1_0={FU(a)}[1:0]                              A_WB-Out(S710)
	S787= A_WB.Out4_0={FU(a)}[4:0]                              A_WB-Out(S710)
	S788= ConditionReg_DMMU1.Out=FPConditionCode(cc,0)          ConditionReg_DMMU1-Out(S712)
	S789= ConditionReg_DMMU1.Out1_0={FPConditionCode(cc,0)}[1:0]ConditionReg_DMMU1-Out(S712)
	S790= ConditionReg_DMMU1.Out4_0={FPConditionCode(cc,0)}[4:0]ConditionReg_DMMU1-Out(S712)
	S791= ConditionReg_WB.Out=FPConditionCode(cc,0)             ConditionReg_WB-Out(S714)
	S792= ConditionReg_WB.Out1_0={FPConditionCode(cc,0)}[1:0]   ConditionReg_WB-Out(S714)
	S793= ConditionReg_WB.Out4_0={FPConditionCode(cc,0)}[4:0]   ConditionReg_WB-Out(S714)
	S794= IR_DMMU2.Out={0,rS,cc,0,0,rD,0,1}                     IR_DMMU2-Out(S716)
	S795= IR_DMMU2.Out31_26=0                                   IR_DMMU2-Out(S716)
	S796= IR_DMMU2.Out25_21=rS                                  IR_DMMU2-Out(S716)
	S797= IR_DMMU2.Out20_18=cc                                  IR_DMMU2-Out(S716)
	S798= IR_DMMU2.Out17=0                                      IR_DMMU2-Out(S716)
	S799= IR_DMMU2.Out16=0                                      IR_DMMU2-Out(S716)
	S800= IR_DMMU2.Out15_11=rD                                  IR_DMMU2-Out(S716)
	S801= IR_DMMU2.Out10_6=0                                    IR_DMMU2-Out(S716)
	S802= IR_DMMU2.Out5_0=1                                     IR_DMMU2-Out(S716)
	S803= A_DMMU2.Out=FU(a)                                     A_DMMU2-Out(S718)
	S804= A_DMMU2.Out1_0={FU(a)}[1:0]                           A_DMMU2-Out(S718)
	S805= A_DMMU2.Out4_0={FU(a)}[4:0]                           A_DMMU2-Out(S718)
	S806= ConditionReg_DMMU2.Out=FPConditionCode(cc,0)          ConditionReg_DMMU2-Out(S720)
	S807= ConditionReg_DMMU2.Out1_0={FPConditionCode(cc,0)}[1:0]ConditionReg_DMMU2-Out(S720)
	S808= ConditionReg_DMMU2.Out4_0={FPConditionCode(cc,0)}[4:0]ConditionReg_DMMU2-Out(S720)
	S809= IR_WB.Out=>FU.IR_WB                                   Premise(F304)
	S810= FU.IR_WB={0,rS,cc,0,0,rD,0,1}                         Path(S773,S809)
	S811= IR_WB.Out31_26=>CU_WB.Op                              Premise(F305)
	S812= CU_WB.Op=0                                            Path(S774,S811)
	S813= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F306)
	S814= CU_WB.IRFunc=1                                        Path(S781,S813)
	S815= IR_WB.Out15_11=>GPR.WReg                              Premise(F307)
	S816= GPR.WReg=rD                                           Path(S779,S815)
	S817= A_WB.Out=>GPR.WData                                   Premise(F308)
	S818= GPR.WData=FU(a)                                       Path(S785,S817)
	S819= A_WB.Out=>FU.InWB                                     Premise(F309)
	S820= FU.InWB=FU(a)                                         Path(S785,S819)
	S821= IR_WB.Out15_11=>FU.InWB_WReg                          Premise(F310)
	S822= FU.InWB_WReg=rD                                       Path(S779,S821)
	S823= ConditionReg_WB.Out=>CU_WB.fp                         Premise(F311)
	S824= CU_WB.fp=FPConditionCode(cc,0)                        Path(S791,S823)
	S825= CtrlASIDIn=0                                          Premise(F312)
	S826= CtrlCP0=0                                             Premise(F313)
	S827= CP0[ASID]=pid                                         CP0-Hold(S671,S826)
	S828= CtrlEPCIn=0                                           Premise(F314)
	S829= CtrlExCodeIn=0                                        Premise(F315)
	S830= CtrlIMMU=0                                            Premise(F316)
	S831= CtrlPC=0                                              Premise(F317)
	S832= CtrlPCInc=0                                           Premise(F318)
	S833= PC[CIA]=addr                                          PC-Hold(S677,S832)
	S834= PC[Out]=addr+4                                        PC-Hold(S678,S831,S832)
	S835= CtrlIAddrReg=0                                        Premise(F319)
	S836= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S680,S835)
	S837= CtrlICache=0                                          Premise(F320)
	S838= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Hold(S682,S837)
	S839= CtrlIR_IMMU=0                                         Premise(F321)
	S840= CtrlICacheReg=0                                       Premise(F322)
	S841= CtrlIR_ID=0                                           Premise(F323)
	S842= [IR_ID]={0,rS,cc,0,0,rD,0,1}                          IR_ID-Hold(S686,S841)
	S843= CtrlIMem=0                                            Premise(F324)
	S844= IMem[{pid,addr}]={0,rS,cc,0,0,rD,0,1}                 IMem-Hold(S688,S843)
	S845= CtrlIRMux=0                                           Premise(F325)
	S846= CtrlGPR=0                                             Premise(F326)
	S847= GPR[rS]=a                                             GPR-Hold(S691,S846)
	S848= CtrlA_EX=0                                            Premise(F327)
	S849= [A_EX]=FU(a)                                          A_EX-Hold(S693,S848)
	S850= CtrlIR_EX=0                                           Premise(F328)
	S851= [IR_EX]={0,rS,cc,0,0,rD,0,1}                          IR_EX-Hold(S695,S850)
	S852= CtrlCP1=0                                             Premise(F329)
	S853= CtrlConditionReg_MEM=0                                Premise(F330)
	S854= [ConditionReg_MEM]=FPConditionCode(cc,0)              ConditionReg_MEM-Hold(S698,S853)
	S855= CtrlIR_MEM=0                                          Premise(F331)
	S856= [IR_MEM]={0,rS,cc,0,0,rD,0,1}                         IR_MEM-Hold(S700,S855)
	S857= CtrlA_MEM=0                                           Premise(F332)
	S858= [A_MEM]=FU(a)                                         A_MEM-Hold(S702,S857)
	S859= CtrlIR_DMMU1=0                                        Premise(F333)
	S860= [IR_DMMU1]={0,rS,cc,0,0,rD,0,1}                       IR_DMMU1-Hold(S704,S859)
	S861= CtrlIR_WB=0                                           Premise(F334)
	S862= [IR_WB]={0,rS,cc,0,0,rD,0,1}                          IR_WB-Hold(S706,S861)
	S863= CtrlA_DMMU1=0                                         Premise(F335)
	S864= [A_DMMU1]=FU(a)                                       A_DMMU1-Hold(S708,S863)
	S865= CtrlA_WB=0                                            Premise(F336)
	S866= [A_WB]=FU(a)                                          A_WB-Hold(S710,S865)
	S867= CtrlConditionReg_DMMU1=0                              Premise(F337)
	S868= [ConditionReg_DMMU1]=FPConditionCode(cc,0)            ConditionReg_DMMU1-Hold(S712,S867)
	S869= CtrlConditionReg_WB=0                                 Premise(F338)
	S870= [ConditionReg_WB]=FPConditionCode(cc,0)               ConditionReg_WB-Hold(S714,S869)
	S871= CtrlIR_DMMU2=0                                        Premise(F339)
	S872= [IR_DMMU2]={0,rS,cc,0,0,rD,0,1}                       IR_DMMU2-Hold(S716,S871)
	S873= CtrlA_DMMU2=0                                         Premise(F340)
	S874= [A_DMMU2]=FU(a)                                       A_DMMU2-Hold(S718,S873)
	S875= CtrlConditionReg_DMMU2=0                              Premise(F341)
	S876= [ConditionReg_DMMU2]=FPConditionCode(cc,0)            ConditionReg_DMMU2-Hold(S720,S875)

POST	S827= CP0[ASID]=pid                                         CP0-Hold(S671,S826)
	S833= PC[CIA]=addr                                          PC-Hold(S677,S832)
	S834= PC[Out]=addr+4                                        PC-Hold(S678,S831,S832)
	S836= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S680,S835)
	S838= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Hold(S682,S837)
	S842= [IR_ID]={0,rS,cc,0,0,rD,0,1}                          IR_ID-Hold(S686,S841)
	S844= IMem[{pid,addr}]={0,rS,cc,0,0,rD,0,1}                 IMem-Hold(S688,S843)
	S847= GPR[rS]=a                                             GPR-Hold(S691,S846)
	S849= [A_EX]=FU(a)                                          A_EX-Hold(S693,S848)
	S851= [IR_EX]={0,rS,cc,0,0,rD,0,1}                          IR_EX-Hold(S695,S850)
	S854= [ConditionReg_MEM]=FPConditionCode(cc,0)              ConditionReg_MEM-Hold(S698,S853)
	S856= [IR_MEM]={0,rS,cc,0,0,rD,0,1}                         IR_MEM-Hold(S700,S855)
	S858= [A_MEM]=FU(a)                                         A_MEM-Hold(S702,S857)
	S860= [IR_DMMU1]={0,rS,cc,0,0,rD,0,1}                       IR_DMMU1-Hold(S704,S859)
	S862= [IR_WB]={0,rS,cc,0,0,rD,0,1}                          IR_WB-Hold(S706,S861)
	S864= [A_DMMU1]=FU(a)                                       A_DMMU1-Hold(S708,S863)
	S866= [A_WB]=FU(a)                                          A_WB-Hold(S710,S865)
	S868= [ConditionReg_DMMU1]=FPConditionCode(cc,0)            ConditionReg_DMMU1-Hold(S712,S867)
	S870= [ConditionReg_WB]=FPConditionCode(cc,0)               ConditionReg_WB-Hold(S714,S869)
	S872= [IR_DMMU2]={0,rS,cc,0,0,rD,0,1}                       IR_DMMU2-Hold(S716,S871)
	S874= [A_DMMU2]=FU(a)                                       A_DMMU2-Hold(S718,S873)
	S876= [ConditionReg_DMMU2]=FPConditionCode(cc,0)            ConditionReg_DMMU2-Hold(S720,S875)

