Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Mon Feb 14 14:25:33 2022
| Host         : DESKTOP-A6N5RC6 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_vhdl_control_sets_placed.rpt
| Design       : top_vhdl
| Device       : xc7a35t
-------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    10 |
| Unused register locations in slices containing registers |     9 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|    16+ |           10 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             913 |          225 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |             286 |          117 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             120 |           33 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------+------------------------------------+------------------------------+------------------+----------------+
|     Clock Signal     |            Enable Signal           |       Set/Reset Signal       | Slice Load Count | Bel Load Count |
+----------------------+------------------------------------+------------------------------+------------------+----------------+
|  m_clk/inst/axis_clk | m_i2s2/tx_data_r_shift[23]         |                              |                6 |             23 |
|  m_clk/inst/axis_clk | m_i2s2/tx_data_l_shift0_in[23]     |                              |                4 |             23 |
|  m_clk/inst/axis_clk | m_i2s2/rx_data_l_shift[23]_i_1_n_0 |                              |               12 |             24 |
|  m_clk/inst/axis_clk | m_i2s2/rx_data_r_shift_0           |                              |               11 |             24 |
|  m_clk/inst/axis_clk | m_i2s2/rx_axis_m_valid_reg_0[0]    | m_i2s2/SR[0]                 |                9 |             24 |
|  m_clk/inst/axis_clk | m_fir/E[0]                         | m_i2s2/rx_data_l[23]_i_1_n_0 |                7 |             24 |
|  m_clk/inst/axis_clk | m_fir/m_axis_tlast_reg_0[0]        | m_i2s2/rx_data_l[23]_i_1_n_0 |                6 |             24 |
|  m_clk/inst/axis_clk | m_i2s2/rx_data_l0                  | m_i2s2/rx_data_l[23]_i_1_n_0 |               11 |             48 |
|  m_clk/inst/axis_clk | m_i2s2/axis_rx_valid               |                              |               84 |            192 |
|  m_clk/inst/axis_clk |                                    |                              |              225 |            913 |
+----------------------+------------------------------------+------------------------------+------------------+----------------+


