<stg><name>insert</name>


<trans_list>

<trans id="384" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="397" from="2" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="-4"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="398" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="-3"/>
<literal name="tmp_55" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="399" from="2" to="18">
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="!2"/>
<literal name="empty" val="!3"/>
<literal name="empty" val="!4"/>
<literal name="empty" val="!5"/>
<literal name="tmp" val="0"/>
</and_exp><and_exp><literal name="empty" val="!2"/>
<literal name="empty" val="!3"/>
<literal name="empty" val="!4"/>
<literal name="empty" val="-3"/>
<literal name="tmp_55" val="0"/>
</and_exp><and_exp><literal name="empty" val="2"/>
<literal name="tmp_s" val="0"/>
</and_exp><and_exp><literal name="empty" val="-2"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="407" from="2" to="9">
<condition id="-1">
<or_exp><and_exp><literal name="cur_hasLeaves_load" val="0"/>
<literal name="empty" val="3"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="413" from="2" to="13">
<condition id="-1">
<or_exp><and_exp><literal name="cur_hasLeaves_load" val="1"/>
<literal name="empty" val="3"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="426" from="2" to="19">
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="2"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="432" from="2" to="26">
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="!6"/>
<literal name="empty" val="!2"/>
<literal name="empty" val="!3"/>
<literal name="empty" val="!4"/>
<literal name="empty" val="!5"/>
<literal name="tmp" val="1"/>
<literal name="root_index_load" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="433" from="2" to="22">
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="!6"/>
<literal name="empty" val="!2"/>
<literal name="empty" val="!3"/>
<literal name="empty" val="!4"/>
<literal name="empty" val="!5"/>
<literal name="tmp" val="1"/>
<literal name="root_index_load" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="400" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="401" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="402" from="5" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="404" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="405" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="406" from="8" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="409" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="410" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="411" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="412" from="12" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="414" from="13" to="14">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln334" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="420" from="13" to="12">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln334" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="416" from="14" to="15">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln335" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="417" from="14" to="13">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln335" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="419" from="15" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="423" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="424" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="427" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="428" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="429" from="21" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="434" from="22" to="23">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34_2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="435" from="22" to="22">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34_2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="437" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="438" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="439" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="440" from="26" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:0 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %insertFinished3, void @empty_4, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0" op_1_bw="417" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i417 %split2overflow, void @empty_4, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0" op_1_bw="417" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:2 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i417 %cst_req, void @empty_4, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0" op_1_bw="417" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i417 %overflow2split, void @empty_4, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0" op_1_bw="417" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:4 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i417 %writeChanges4insert, void @empty_4, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0" op_1_bw="417" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:5 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i417 %receiveNode4insert, void @empty_4, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:6 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %getNode4insert2, void @empty_4, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0" op_1_bw="417" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:7 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i417 %insertNode4insert, void @empty_4, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0" op_1_bw="417" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:8 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i417 %newLeaf2insert, void @empty_4, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="1" op_0_bw="64">
<![CDATA[
entry:9 %root_child = alloca i64 1

]]></Node>
<StgValue><ssdm name="root_child"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="3" op_0_bw="3">
<![CDATA[
entry:10 %state_load = load i3 %state

]]></Node>
<StgValue><ssdm name="state_load"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="1" op_0_bw="1">
<![CDATA[
entry:11 %addLeaf_load = load i1 %addLeaf

]]></Node>
<StgValue><ssdm name="addLeaf_load"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="1" op_0_bw="1">
<![CDATA[
entry:12 %received_load = load i1 %received

]]></Node>
<StgValue><ssdm name="received_load"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="1" op_0_bw="1">
<![CDATA[
entry:13 %cur_hasLeaves_load = load i1 %cur_hasLeaves

]]></Node>
<StgValue><ssdm name="cur_hasLeaves_load"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="1" op_0_bw="1">
<![CDATA[
entry:14 %wait_load = load i1 %wait_r

]]></Node>
<StgValue><ssdm name="wait_load"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0" op_12_bw="3" op_13_bw="0">
<![CDATA[
entry:15 %switch_ln220 = switch i3 %state_load, void %sw.bb, i3 6, void %sw.bb36, i3 1, void %sw.bb5, i3 2, void %sw.bb8, i3 3, void %sw.bb14, i3 4, void %sw.bb23, i3 5, void %sw.bb26

]]></Node>
<StgValue><ssdm name="switch_ln220"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_load" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
sw.bb26:0 %br_ln277 = br i1 %wait_load, void %if.else30, void %if.then29

]]></Node>
<StgValue><ssdm name="br_ln277"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_load" val="-3"/>
<literal name="wait_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="32">
<![CDATA[
if.else30:0 %cur_child_load_1 = load i32 5

]]></Node>
<StgValue><ssdm name="cur_child_load_1"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_load" val="-3"/>
<literal name="wait_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="3" op_1_bw="3" op_2_bw="0">
<![CDATA[
if.then29:0 %store_ln279 = store i3 6, i3 %state

]]></Node>
<StgValue><ssdm name="store_ln279"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_load" val="-3"/>
<literal name="wait_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="0">
<![CDATA[
if.then29:1 %br_ln280 = br void %sw.epilog

]]></Node>
<StgValue><ssdm name="br_ln280"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_load" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="3" op_1_bw="3" op_2_bw="0">
<![CDATA[
sw.bb23:0 %store_ln270 = store i3 5, i3 %state

]]></Node>
<StgValue><ssdm name="store_ln270"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_load" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="0">
<![CDATA[
sw.bb23:1 %br_ln271 = br void %sw.epilog

]]></Node>
<StgValue><ssdm name="br_ln271"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_load" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
sw.bb14:0 %br_ln257 = br i1 %cur_hasLeaves_load, void %if.then17, void %if.else18

]]></Node>
<StgValue><ssdm name="br_ln257"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_load" val="3"/>
<literal name="cur_hasLeaves_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="3" op_1_bw="3" op_2_bw="0">
<![CDATA[
if.then17:0 %store_ln258 = store i3 2, i3 %state

]]></Node>
<StgValue><ssdm name="store_ln258"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_load" val="3"/>
<literal name="cur_hasLeaves_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="0">
<![CDATA[
if.then17:1 %br_ln259 = br void %sw.epilog

]]></Node>
<StgValue><ssdm name="br_ln259"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_load" val="3"/>
<literal name="cur_hasLeaves_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="32">
<![CDATA[
if.else18:0 %cur_child_load = load i32 5

]]></Node>
<StgValue><ssdm name="cur_child_load"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_load" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
sw.bb8:0 %br_ln245 = br i1 %received_load, void %if.else12, void %if.then11

]]></Node>
<StgValue><ssdm name="br_ln245"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_load" val="2"/>
<literal name="received_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="3" op_1_bw="3" op_2_bw="0">
<![CDATA[
if.else12:0 %store_ln249 = store i3 2, i3 %state

]]></Node>
<StgValue><ssdm name="store_ln249"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_load" val="2"/>
<literal name="received_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="0">
<![CDATA[
if.else12:1 %br_ln0 = br void %sw.epilog

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_load" val="2"/>
<literal name="received_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="3" op_1_bw="3" op_2_bw="0">
<![CDATA[
if.then11:0 %store_ln247 = store i3 3, i3 %state

]]></Node>
<StgValue><ssdm name="store_ln247"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_load" val="2"/>
<literal name="received_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="0">
<![CDATA[
if.then11:1 %br_ln248 = br void %sw.epilog

]]></Node>
<StgValue><ssdm name="br_ln248"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
sw.bb5:0 %br_ln233 = br i1 %addLeaf_load, void %if.else, void %if.then

]]></Node>
<StgValue><ssdm name="br_ln233"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_load" val="1"/>
<literal name="addLeaf_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="3" op_1_bw="3" op_2_bw="0">
<![CDATA[
if.else:0 %store_ln237 = store i3 1, i3 %state

]]></Node>
<StgValue><ssdm name="store_ln237"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_load" val="1"/>
<literal name="addLeaf_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="0">
<![CDATA[
if.else:1 %br_ln0 = br void %sw.epilog

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_load" val="1"/>
<literal name="addLeaf_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="3" op_1_bw="3" op_2_bw="0">
<![CDATA[
if.then:0 %store_ln235 = store i3 2, i3 %state

]]></Node>
<StgValue><ssdm name="store_ln235"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_load" val="1"/>
<literal name="addLeaf_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="0">
<![CDATA[
if.then:1 %br_ln236 = br void %sw.epilog

]]></Node>
<StgValue><ssdm name="br_ln236"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_load" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="3" op_1_bw="3" op_2_bw="0">
<![CDATA[
sw.bb36:0 %store_ln291 = store i3 1, i3 %state

]]></Node>
<StgValue><ssdm name="store_ln291"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_load" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="0" op_0_bw="0">
<![CDATA[
sw.bb36:1 %br_ln292 = br void %sw.epilog

]]></Node>
<StgValue><ssdm name="br_ln292"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_load" val="-1"/>
</and_exp><and_exp><literal name="state_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="0" op_0_bw="3" op_1_bw="3" op_2_bw="0">
<![CDATA[
sw.bb:0 %store_ln226 = store i3 1, i3 %state

]]></Node>
<StgValue><ssdm name="store_ln226"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_load" val="-1"/>
</and_exp><and_exp><literal name="state_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="0" op_0_bw="0">
<![CDATA[
sw.bb:1 %br_ln227 = br void %sw.epilog

]]></Node>
<StgValue><ssdm name="br_ln227"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="67" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_load" val="-3"/>
<literal name="wait_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="32">
<![CDATA[
if.else30:0 %cur_child_load_1 = load i32 5

]]></Node>
<StgValue><ssdm name="cur_child_load_1"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_load" val="-3"/>
<literal name="wait_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.else30:1 %icmp_ln280 = icmp_eq  i32 %cur_child_load_1, i32 4294967295

]]></Node>
<StgValue><ssdm name="icmp_ln280"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_load" val="-3"/>
<literal name="wait_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.else30:2 %br_ln280 = br i1 %icmp_ln280, void %if.then32, void %if.else33

]]></Node>
<StgValue><ssdm name="br_ln280"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_load" val="-3"/>
<literal name="wait_load" val="0"/>
<literal name="icmp_ln280" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="3" op_1_bw="3" op_2_bw="0">
<![CDATA[
if.then32:0 %store_ln281 = store i3 4, i3 %state

]]></Node>
<StgValue><ssdm name="store_ln281"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_load" val="-3"/>
<literal name="wait_load" val="0"/>
<literal name="icmp_ln280" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="0">
<![CDATA[
if.then32:1 %br_ln282 = br void %sw.epilog

]]></Node>
<StgValue><ssdm name="br_ln282"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_load" val="-3"/>
<literal name="wait_load" val="0"/>
<literal name="icmp_ln280" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="3" op_1_bw="3" op_2_bw="0">
<![CDATA[
if.else33:0 %store_ln283 = store i3 5, i3 %state

]]></Node>
<StgValue><ssdm name="store_ln283"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_load" val="-3"/>
<literal name="wait_load" val="0"/>
<literal name="icmp_ln280" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="0">
<![CDATA[
if.else33:1 %br_ln0 = br void %sw.epilog

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_load" val="3"/>
<literal name="cur_hasLeaves_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="32">
<![CDATA[
if.else18:0 %cur_child_load = load i32 5

]]></Node>
<StgValue><ssdm name="cur_child_load"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_load" val="3"/>
<literal name="cur_hasLeaves_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.else18:1 %icmp_ln259 = icmp_eq  i32 %cur_child_load, i32 4294967295

]]></Node>
<StgValue><ssdm name="icmp_ln259"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_load" val="3"/>
<literal name="cur_hasLeaves_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.else18:2 %br_ln259 = br i1 %icmp_ln259, void %if.then19, void %if.else20

]]></Node>
<StgValue><ssdm name="br_ln259"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_load" val="3"/>
<literal name="cur_hasLeaves_load" val="1"/>
<literal name="icmp_ln259" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="3" op_1_bw="3" op_2_bw="0">
<![CDATA[
if.then19:0 %store_ln260 = store i3 4, i3 %state

]]></Node>
<StgValue><ssdm name="store_ln260"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_load" val="3"/>
<literal name="cur_hasLeaves_load" val="1"/>
<literal name="icmp_ln259" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="0">
<![CDATA[
if.then19:1 %br_ln261 = br void %sw.epilog

]]></Node>
<StgValue><ssdm name="br_ln261"/></StgValue>
</operation>

<operation id="79" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_load" val="3"/>
<literal name="cur_hasLeaves_load" val="1"/>
<literal name="icmp_ln259" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="3" op_1_bw="3" op_2_bw="0">
<![CDATA[
if.else20:0 %store_ln262 = store i3 6, i3 %state

]]></Node>
<StgValue><ssdm name="store_ln262"/></StgValue>
</operation>

<operation id="80" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_load" val="3"/>
<literal name="cur_hasLeaves_load" val="1"/>
<literal name="icmp_ln259" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="0">
<![CDATA[
if.else20:1 %br_ln0 = br void %sw.epilog

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="81" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0" op_18_bw="1" op_19_bw="0" op_20_bw="1" op_21_bw="0" op_22_bw="1" op_23_bw="0" op_24_bw="1" op_25_bw="0">
<![CDATA[
sw.epilog:0 %addLeaf_flag_0 = phi i1 0, void %sw.bb, i1 0, void %if.then29, i1 0, void %if.else33, i1 0, void %if.then32, i1 0, void %sw.bb23, i1 0, void %if.else20, i1 0, void %if.then19, i1 0, void %if.then17, i1 0, void %if.then11, i1 0, void %if.else12, i1 1, void %if.then, i1 0, void %if.else, i1 0, void %sw.bb36

]]></Node>
<StgValue><ssdm name="addLeaf_flag_0"/></StgValue>
</operation>

<operation id="82" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0" op_18_bw="1" op_19_bw="0" op_20_bw="1" op_21_bw="0" op_22_bw="1" op_23_bw="0" op_24_bw="1" op_25_bw="0">
<![CDATA[
sw.epilog:1 %received_flag_0 = phi i1 0, void %sw.bb, i1 0, void %if.then29, i1 0, void %if.else33, i1 0, void %if.then32, i1 0, void %sw.bb23, i1 0, void %if.else20, i1 0, void %if.then19, i1 0, void %if.then17, i1 1, void %if.then11, i1 0, void %if.else12, i1 0, void %if.then, i1 0, void %if.else, i1 0, void %sw.bb36

]]></Node>
<StgValue><ssdm name="received_flag_0"/></StgValue>
</operation>

<operation id="83" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0" op_18_bw="1" op_19_bw="0" op_20_bw="1" op_21_bw="0" op_22_bw="1" op_23_bw="0" op_24_bw="1" op_25_bw="0">
<![CDATA[
sw.epilog:2 %wait_flag_0 = phi i1 0, void %sw.bb, i1 1, void %if.then29, i1 0, void %if.else33, i1 0, void %if.then32, i1 0, void %sw.bb23, i1 0, void %if.else20, i1 0, void %if.then19, i1 0, void %if.then17, i1 0, void %if.then11, i1 0, void %if.else12, i1 0, void %if.then, i1 0, void %if.else, i1 0, void %sw.bb36

]]></Node>
<StgValue><ssdm name="wait_flag_0"/></StgValue>
</operation>

<operation id="84" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0" op_12_bw="3" op_13_bw="0" op_14_bw="3" op_15_bw="0" op_16_bw="3" op_17_bw="0" op_18_bw="3" op_19_bw="0" op_20_bw="3" op_21_bw="0" op_22_bw="3" op_23_bw="0" op_24_bw="3" op_25_bw="0">
<![CDATA[
sw.epilog:3 %empty = phi i3 1, void %sw.bb, i3 6, void %if.then29, i3 5, void %if.else33, i3 4, void %if.then32, i3 5, void %sw.bb23, i3 6, void %if.else20, i3 4, void %if.then19, i3 2, void %if.then17, i3 3, void %if.then11, i3 2, void %if.else12, i3 2, void %if.then, i3 1, void %if.else, i3 1, void %sw.bb36

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="85" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="32">
<![CDATA[
sw.epilog:4 %newLeaf_index_load = load i32 %newLeaf_index

]]></Node>
<StgValue><ssdm name="newLeaf_index_load"/></StgValue>
</operation>

<operation id="86" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="32">
<![CDATA[
sw.epilog:5 %newLeaf_parent_load = load i32 %newLeaf_parent

]]></Node>
<StgValue><ssdm name="newLeaf_parent_load"/></StgValue>
</operation>

<operation id="87" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="1" op_0_bw="1">
<![CDATA[
sw.epilog:6 %newLeaf_hasLeaves_load = load i1 %newLeaf_hasLeaves

]]></Node>
<StgValue><ssdm name="newLeaf_hasLeaves_load"/></StgValue>
</operation>

<operation id="88" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="32">
<![CDATA[
sw.epilog:7 %newLeaf_child_5_load = load i32 %newLeaf_child_5

]]></Node>
<StgValue><ssdm name="newLeaf_child_5_load"/></StgValue>
</operation>

<operation id="89" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="32" op_0_bw="32">
<![CDATA[
sw.epilog:8 %newLeaf_child_4_load = load i32 %newLeaf_child_4

]]></Node>
<StgValue><ssdm name="newLeaf_child_4_load"/></StgValue>
</operation>

<operation id="90" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="32" op_0_bw="32">
<![CDATA[
sw.epilog:9 %newLeaf_child_3_load = load i32 %newLeaf_child_3

]]></Node>
<StgValue><ssdm name="newLeaf_child_3_load"/></StgValue>
</operation>

<operation id="91" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="32">
<![CDATA[
sw.epilog:10 %newLeaf_child_2_load = load i32 %newLeaf_child_2

]]></Node>
<StgValue><ssdm name="newLeaf_child_2_load"/></StgValue>
</operation>

<operation id="92" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="32" op_0_bw="32">
<![CDATA[
sw.epilog:11 %newLeaf_child_1_load = load i32 %newLeaf_child_1

]]></Node>
<StgValue><ssdm name="newLeaf_child_1_load"/></StgValue>
</operation>

<operation id="93" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="32" op_0_bw="32">
<![CDATA[
sw.epilog:12 %newLeaf_child_load = load i32 %newLeaf_child

]]></Node>
<StgValue><ssdm name="newLeaf_child_load"/></StgValue>
</operation>

<operation id="94" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="32" op_0_bw="32">
<![CDATA[
sw.epilog:13 %newLeaf_amount_of_children_load = load i32 %newLeaf_amount_of_children

]]></Node>
<StgValue><ssdm name="newLeaf_amount_of_children_load"/></StgValue>
</operation>

<operation id="95" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="32">
<![CDATA[
sw.epilog:14 %cur_index_load = load i32 %cur_index

]]></Node>
<StgValue><ssdm name="cur_index_load"/></StgValue>
</operation>

<operation id="96" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="32" op_0_bw="32">
<![CDATA[
sw.epilog:15 %cur_parent_load = load i32 %cur_parent

]]></Node>
<StgValue><ssdm name="cur_parent_load"/></StgValue>
</operation>

<operation id="97" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="32">
<![CDATA[
sw.epilog:16 %base_minX = load i32 %cur_box_minX

]]></Node>
<StgValue><ssdm name="base_minX"/></StgValue>
</operation>

<operation id="98" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="32" op_0_bw="32">
<![CDATA[
sw.epilog:17 %base_maxX = load i32 %cur_box_maxX

]]></Node>
<StgValue><ssdm name="base_maxX"/></StgValue>
</operation>

<operation id="99" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="32" op_0_bw="32">
<![CDATA[
sw.epilog:18 %base_minY = load i32 %cur_box_minY

]]></Node>
<StgValue><ssdm name="base_minY"/></StgValue>
</operation>

<operation id="100" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="32" op_0_bw="32">
<![CDATA[
sw.epilog:19 %base_maxY = load i32 %cur_box_maxY

]]></Node>
<StgValue><ssdm name="base_maxY"/></StgValue>
</operation>

<operation id="101" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="32">
<![CDATA[
sw.epilog:20 %cur_amount_of_children_load = load i32 %cur_amount_of_children

]]></Node>
<StgValue><ssdm name="cur_amount_of_children_load"/></StgValue>
</operation>

<operation id="102" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0">
<![CDATA[
sw.epilog:21 %switch_ln298 = switch i3 %empty, void %sw.bb39, i3 6, void %sw.bb76, i3 2, void %sw.bb48, i3 3, void %sw.bb53, i3 4, void %sw.bb70, i3 5, void %sw.bb71

]]></Node>
<StgValue><ssdm name="switch_ln298"/></StgValue>
</operation>

<operation id="103" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="1" op_0_bw="1" op_1_bw="417" op_2_bw="32">
<![CDATA[
sw.bb71:0 %tmp_55 = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i417P0A, i417 %split2overflow, i32 1

]]></Node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>

<operation id="104" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
sw.bb71:1 %br_ln357 = br i1 %tmp_55, void %sw.epilog79, void %if.then73

]]></Node>
<StgValue><ssdm name="br_ln357"/></StgValue>
</operation>

<operation id="105" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="32" op_0_bw="32">
<![CDATA[
sw.bb70:0 %cur_child_load_2 = load i32 0

]]></Node>
<StgValue><ssdm name="cur_child_load_2"/></StgValue>
</operation>

<operation id="106" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="32">
<![CDATA[
sw.bb70:1 %cur_child_load_3 = load i32 1

]]></Node>
<StgValue><ssdm name="cur_child_load_3"/></StgValue>
</operation>

<operation id="107" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="32" op_0_bw="32">
<![CDATA[
sw.bb53:0 %st_minX = load i32 %newLeaf_box_minX

]]></Node>
<StgValue><ssdm name="st_minX"/></StgValue>
</operation>

<operation id="108" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="32" op_0_bw="32">
<![CDATA[
sw.bb53:1 %st_maxX = load i32 %newLeaf_box_maxX

]]></Node>
<StgValue><ssdm name="st_maxX"/></StgValue>
</operation>

<operation id="109" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="32" op_0_bw="32">
<![CDATA[
sw.bb53:2 %st_minY = load i32 %newLeaf_box_minY

]]></Node>
<StgValue><ssdm name="st_minY"/></StgValue>
</operation>

<operation id="110" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="32" op_0_bw="32">
<![CDATA[
sw.bb53:3 %st_maxY = load i32 %newLeaf_box_maxY

]]></Node>
<StgValue><ssdm name="st_maxY"/></StgValue>
</operation>

<operation id="111" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
sw.bb53:4 %icmp_ln31 = icmp_slt  i32 %base_maxX, i32 %st_maxX

]]></Node>
<StgValue><ssdm name="icmp_ln31"/></StgValue>
</operation>

<operation id="112" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
sw.bb53:5 %select_ln31 = select i1 %icmp_ln31, i32 %st_maxX, i32 %base_maxX

]]></Node>
<StgValue><ssdm name="select_ln31"/></StgValue>
</operation>

<operation id="113" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
sw.bb53:6 %icmp_ln32 = icmp_slt  i32 %base_maxY, i32 %st_maxY

]]></Node>
<StgValue><ssdm name="icmp_ln32"/></StgValue>
</operation>

<operation id="114" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
sw.bb53:7 %select_ln32 = select i1 %icmp_ln32, i32 %st_maxY, i32 %base_maxY

]]></Node>
<StgValue><ssdm name="select_ln32"/></StgValue>
</operation>

<operation id="115" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
sw.bb53:8 %icmp_ln33 = icmp_sgt  i32 %base_minX, i32 %st_minX

]]></Node>
<StgValue><ssdm name="icmp_ln33"/></StgValue>
</operation>

<operation id="116" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
sw.bb53:9 %select_ln33 = select i1 %icmp_ln33, i32 %st_minX, i32 %base_minX

]]></Node>
<StgValue><ssdm name="select_ln33"/></StgValue>
</operation>

<operation id="117" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
sw.bb53:10 %icmp_ln34 = icmp_sgt  i32 %base_minY, i32 %st_minY

]]></Node>
<StgValue><ssdm name="icmp_ln34"/></StgValue>
</operation>

<operation id="118" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
sw.bb53:11 %select_ln34 = select i1 %icmp_ln34, i32 %st_minY, i32 %base_minY

]]></Node>
<StgValue><ssdm name="select_ln34"/></StgValue>
</operation>

<operation id="119" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
sw.bb53:12 %store_ln332 = store i32 %select_ln33, i32 %cur_box_minX

]]></Node>
<StgValue><ssdm name="store_ln332"/></StgValue>
</operation>

<operation id="120" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
sw.bb53:13 %store_ln332 = store i32 %select_ln31, i32 %cur_box_maxX

]]></Node>
<StgValue><ssdm name="store_ln332"/></StgValue>
</operation>

<operation id="121" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
sw.bb53:14 %store_ln332 = store i32 %select_ln34, i32 %cur_box_minY

]]></Node>
<StgValue><ssdm name="store_ln332"/></StgValue>
</operation>

<operation id="122" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
sw.bb53:15 %store_ln332 = store i32 %select_ln32, i32 %cur_box_maxY

]]></Node>
<StgValue><ssdm name="store_ln332"/></StgValue>
</operation>

<operation id="123" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
sw.bb53:16 %br_ln333 = br i1 %cur_hasLeaves_load, void %if.else68, void %for.body.preheader

]]></Node>
<StgValue><ssdm name="br_ln333"/></StgValue>
</operation>

<operation id="124" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cur_hasLeaves_load" val="0"/>
<literal name="empty" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="32" op_0_bw="32">
<![CDATA[
if.else68:0 %cur_child_load_8 = load i32 0

]]></Node>
<StgValue><ssdm name="cur_child_load_8"/></StgValue>
</operation>

<operation id="125" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cur_hasLeaves_load" val="0"/>
<literal name="empty" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="32" op_0_bw="32">
<![CDATA[
if.else68:1 %cur_child_load_9 = load i32 1

]]></Node>
<StgValue><ssdm name="cur_child_load_9"/></StgValue>
</operation>

<operation id="126" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cur_hasLeaves_load" val="1"/>
<literal name="empty" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="3" op_0_bw="32">
<![CDATA[
for.body.preheader:0 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="127" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cur_hasLeaves_load" val="1"/>
<literal name="empty" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.body.preheader:1 %store_ln334 = store i3 0, i3 %i

]]></Node>
<StgValue><ssdm name="store_ln334"/></StgValue>
</operation>

<operation id="128" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cur_hasLeaves_load" val="1"/>
<literal name="empty" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="0" op_0_bw="0">
<![CDATA[
for.body.preheader:2 %br_ln334 = br void %for.body

]]></Node>
<StgValue><ssdm name="br_ln334"/></StgValue>
</operation>

<operation id="129" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="1" op_0_bw="1" op_1_bw="417" op_2_bw="32">
<![CDATA[
sw.bb48:0 %tmp_s = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i417P0A, i417 %receiveNode4insert, i32 1

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="130" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
sw.bb48:1 %br_ln325 = br i1 %tmp_s, void %sw.epilog79, void %if.then50

]]></Node>
<StgValue><ssdm name="br_ln325"/></StgValue>
</operation>

<operation id="131" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1">
<![CDATA[
sw.bb76:0 %write_ln364 = write void @_ssdm_op_Write.ap_fifo.volatile.i1P0A, i1 %insertFinished3, i1 1

]]></Node>
<StgValue><ssdm name="write_ln364"/></StgValue>
</operation>

<operation id="132" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="0" op_0_bw="0">
<![CDATA[
sw.bb76:1 %br_ln365 = br void %sw.epilog79

]]></Node>
<StgValue><ssdm name="br_ln365"/></StgValue>
</operation>

<operation id="133" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="-1"/>
</and_exp><and_exp><literal name="empty" val="1"/>
</and_exp><and_exp><literal name="empty" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="1" op_0_bw="1" op_1_bw="417" op_2_bw="32">
<![CDATA[
sw.bb39:0 %tmp = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i417P0A, i417 %newLeaf2insert, i32 1

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="134" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="-1"/>
</and_exp><and_exp><literal name="empty" val="1"/>
</and_exp><and_exp><literal name="empty" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
sw.bb39:1 %br_ln301 = br i1 %tmp, void %sw.epilog79, void %if.then41

]]></Node>
<StgValue><ssdm name="br_ln301"/></StgValue>
</operation>

<operation id="135" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="!6"/>
<literal name="empty" val="!2"/>
<literal name="empty" val="!3"/>
<literal name="empty" val="!4"/>
<literal name="empty" val="!5"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="417" op_0_bw="417" op_1_bw="417" op_2_bw="0">
<![CDATA[
if.then41:0 %newLeaf2insert_read = read i417 @_ssdm_op_Read.ap_fifo.volatile.i417P0A, i417 %newLeaf2insert

]]></Node>
<StgValue><ssdm name="newLeaf2insert_read"/></StgValue>
</operation>

<operation id="136" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="!6"/>
<literal name="empty" val="!2"/>
<literal name="empty" val="!3"/>
<literal name="empty" val="!4"/>
<literal name="empty" val="!5"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="32" op_0_bw="417">
<![CDATA[
if.then41:1 %trunc_ln304 = trunc i417 %newLeaf2insert_read

]]></Node>
<StgValue><ssdm name="trunc_ln304"/></StgValue>
</operation>

<operation id="137" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="!6"/>
<literal name="empty" val="!2"/>
<literal name="empty" val="!3"/>
<literal name="empty" val="!4"/>
<literal name="empty" val="!5"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="1" op_0_bw="1" op_1_bw="417" op_2_bw="32">
<![CDATA[
if.then41:2 %tmp_22 = bitselect i1 @_ssdm_op_BitSelect.i1.i417.i32, i417 %newLeaf2insert_read, i32 64

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="138" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="!6"/>
<literal name="empty" val="!2"/>
<literal name="empty" val="!3"/>
<literal name="empty" val="!4"/>
<literal name="empty" val="!5"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="32" op_0_bw="32" op_1_bw="417" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then41:3 %trunc_ln304_7 = partselect i32 @_ssdm_op_PartSelect.i32.i417.i32.i32, i417 %newLeaf2insert_read, i32 193, i32 224

]]></Node>
<StgValue><ssdm name="trunc_ln304_7"/></StgValue>
</operation>

<operation id="139" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="!6"/>
<literal name="empty" val="!2"/>
<literal name="empty" val="!3"/>
<literal name="empty" val="!4"/>
<literal name="empty" val="!5"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="32" op_0_bw="32" op_1_bw="417" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then41:4 %trunc_ln304_1 = partselect i32 @_ssdm_op_PartSelect.i32.i417.i32.i32, i417 %newLeaf2insert_read, i32 353, i32 384

]]></Node>
<StgValue><ssdm name="trunc_ln304_1"/></StgValue>
</operation>

<operation id="140" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="!6"/>
<literal name="empty" val="!2"/>
<literal name="empty" val="!3"/>
<literal name="empty" val="!4"/>
<literal name="empty" val="!5"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="32" op_0_bw="32" op_1_bw="417" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then41:5 %trunc_ln304_2 = partselect i32 @_ssdm_op_PartSelect.i32.i417.i32.i32, i417 %newLeaf2insert_read, i32 385, i32 416

]]></Node>
<StgValue><ssdm name="trunc_ln304_2"/></StgValue>
</operation>

<operation id="141" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="!6"/>
<literal name="empty" val="!2"/>
<literal name="empty" val="!3"/>
<literal name="empty" val="!4"/>
<literal name="empty" val="!5"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="32" op_0_bw="32" op_1_bw="417" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then41:6 %tmp_56 = partselect i32 @_ssdm_op_PartSelect.i32.i417.i32.i32, i417 %newLeaf2insert_read, i32 32, i32 63

]]></Node>
<StgValue><ssdm name="tmp_56"/></StgValue>
</operation>

<operation id="142" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="!6"/>
<literal name="empty" val="!2"/>
<literal name="empty" val="!3"/>
<literal name="empty" val="!4"/>
<literal name="empty" val="!5"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="32" op_0_bw="32" op_1_bw="417" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then41:7 %trunc_ln304_s = partselect i32 @_ssdm_op_PartSelect.i32.i417.i32.i32, i417 %newLeaf2insert_read, i32 65, i32 96

]]></Node>
<StgValue><ssdm name="trunc_ln304_s"/></StgValue>
</operation>

<operation id="143" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="!6"/>
<literal name="empty" val="!2"/>
<literal name="empty" val="!3"/>
<literal name="empty" val="!4"/>
<literal name="empty" val="!5"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="32" op_0_bw="32" op_1_bw="417" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then41:8 %tmp_57 = partselect i32 @_ssdm_op_PartSelect.i32.i417.i32.i32, i417 %newLeaf2insert_read, i32 97, i32 128

]]></Node>
<StgValue><ssdm name="tmp_57"/></StgValue>
</operation>

<operation id="144" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="!6"/>
<literal name="empty" val="!2"/>
<literal name="empty" val="!3"/>
<literal name="empty" val="!4"/>
<literal name="empty" val="!5"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="32" op_0_bw="32" op_1_bw="417" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then41:9 %tmp_58 = partselect i32 @_ssdm_op_PartSelect.i32.i417.i32.i32, i417 %newLeaf2insert_read, i32 129, i32 160

]]></Node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>

<operation id="145" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="!6"/>
<literal name="empty" val="!2"/>
<literal name="empty" val="!3"/>
<literal name="empty" val="!4"/>
<literal name="empty" val="!5"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="32" op_0_bw="32" op_1_bw="417" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then41:10 %tmp_59 = partselect i32 @_ssdm_op_PartSelect.i32.i417.i32.i32, i417 %newLeaf2insert_read, i32 161, i32 192

]]></Node>
<StgValue><ssdm name="tmp_59"/></StgValue>
</operation>

<operation id="146" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="!6"/>
<literal name="empty" val="!2"/>
<literal name="empty" val="!3"/>
<literal name="empty" val="!4"/>
<literal name="empty" val="!5"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="32" op_0_bw="32" op_1_bw="417" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then41:11 %tmp_60 = partselect i32 @_ssdm_op_PartSelect.i32.i417.i32.i32, i417 %newLeaf2insert_read, i32 225, i32 256

]]></Node>
<StgValue><ssdm name="tmp_60"/></StgValue>
</operation>

<operation id="147" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="!6"/>
<literal name="empty" val="!2"/>
<literal name="empty" val="!3"/>
<literal name="empty" val="!4"/>
<literal name="empty" val="!5"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="32" op_0_bw="32" op_1_bw="417" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then41:12 %tmp_61 = partselect i32 @_ssdm_op_PartSelect.i32.i417.i32.i32, i417 %newLeaf2insert_read, i32 257, i32 288

]]></Node>
<StgValue><ssdm name="tmp_61"/></StgValue>
</operation>

<operation id="148" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="!6"/>
<literal name="empty" val="!2"/>
<literal name="empty" val="!3"/>
<literal name="empty" val="!4"/>
<literal name="empty" val="!5"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="32" op_0_bw="32" op_1_bw="417" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then41:13 %tmp_62 = partselect i32 @_ssdm_op_PartSelect.i32.i417.i32.i32, i417 %newLeaf2insert_read, i32 289, i32 320

]]></Node>
<StgValue><ssdm name="tmp_62"/></StgValue>
</operation>

<operation id="149" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="!6"/>
<literal name="empty" val="!2"/>
<literal name="empty" val="!3"/>
<literal name="empty" val="!4"/>
<literal name="empty" val="!5"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="32" op_0_bw="32" op_1_bw="417" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then41:14 %tmp_63 = partselect i32 @_ssdm_op_PartSelect.i32.i417.i32.i32, i417 %newLeaf2insert_read, i32 321, i32 352

]]></Node>
<StgValue><ssdm name="tmp_63"/></StgValue>
</operation>

<operation id="150" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="!6"/>
<literal name="empty" val="!2"/>
<literal name="empty" val="!3"/>
<literal name="empty" val="!4"/>
<literal name="empty" val="!5"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
if.then41:15 %store_ln304 = store i32 %trunc_ln304, i32 %newLeaf_index

]]></Node>
<StgValue><ssdm name="store_ln304"/></StgValue>
</operation>

<operation id="151" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="!6"/>
<literal name="empty" val="!2"/>
<literal name="empty" val="!3"/>
<literal name="empty" val="!4"/>
<literal name="empty" val="!5"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
if.then41:16 %store_ln304 = store i32 %tmp_56, i32 %newLeaf_parent

]]></Node>
<StgValue><ssdm name="store_ln304"/></StgValue>
</operation>

<operation id="152" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="!6"/>
<literal name="empty" val="!2"/>
<literal name="empty" val="!3"/>
<literal name="empty" val="!4"/>
<literal name="empty" val="!5"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
if.then41:17 %store_ln304 = store i1 %tmp_22, i1 %newLeaf_hasLeaves

]]></Node>
<StgValue><ssdm name="store_ln304"/></StgValue>
</operation>

<operation id="153" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="!6"/>
<literal name="empty" val="!2"/>
<literal name="empty" val="!3"/>
<literal name="empty" val="!4"/>
<literal name="empty" val="!5"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then41:18 %store_ln304 = store i32 %trunc_ln304_s, i32 %newLeaf_box_minX

]]></Node>
<StgValue><ssdm name="store_ln304"/></StgValue>
</operation>

<operation id="154" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="!6"/>
<literal name="empty" val="!2"/>
<literal name="empty" val="!3"/>
<literal name="empty" val="!4"/>
<literal name="empty" val="!5"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then41:19 %store_ln304 = store i32 %tmp_57, i32 %newLeaf_box_maxX

]]></Node>
<StgValue><ssdm name="store_ln304"/></StgValue>
</operation>

<operation id="155" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="!6"/>
<literal name="empty" val="!2"/>
<literal name="empty" val="!3"/>
<literal name="empty" val="!4"/>
<literal name="empty" val="!5"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then41:20 %store_ln304 = store i32 %tmp_58, i32 %newLeaf_box_minY

]]></Node>
<StgValue><ssdm name="store_ln304"/></StgValue>
</operation>

<operation id="156" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="!6"/>
<literal name="empty" val="!2"/>
<literal name="empty" val="!3"/>
<literal name="empty" val="!4"/>
<literal name="empty" val="!5"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then41:21 %store_ln304 = store i32 %tmp_59, i32 %newLeaf_box_maxY

]]></Node>
<StgValue><ssdm name="store_ln304"/></StgValue>
</operation>

<operation id="157" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="!6"/>
<literal name="empty" val="!2"/>
<literal name="empty" val="!3"/>
<literal name="empty" val="!4"/>
<literal name="empty" val="!5"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
if.then41:22 %store_ln304 = store i32 %trunc_ln304_7, i32 %newLeaf_child_5

]]></Node>
<StgValue><ssdm name="store_ln304"/></StgValue>
</operation>

<operation id="158" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="!6"/>
<literal name="empty" val="!2"/>
<literal name="empty" val="!3"/>
<literal name="empty" val="!4"/>
<literal name="empty" val="!5"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
if.then41:23 %store_ln304 = store i32 %tmp_60, i32 %newLeaf_child_4

]]></Node>
<StgValue><ssdm name="store_ln304"/></StgValue>
</operation>

<operation id="159" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="!6"/>
<literal name="empty" val="!2"/>
<literal name="empty" val="!3"/>
<literal name="empty" val="!4"/>
<literal name="empty" val="!5"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
if.then41:24 %store_ln304 = store i32 %tmp_61, i32 %newLeaf_child_3

]]></Node>
<StgValue><ssdm name="store_ln304"/></StgValue>
</operation>

<operation id="160" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="!6"/>
<literal name="empty" val="!2"/>
<literal name="empty" val="!3"/>
<literal name="empty" val="!4"/>
<literal name="empty" val="!5"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
if.then41:25 %store_ln304 = store i32 %tmp_62, i32 %newLeaf_child_2

]]></Node>
<StgValue><ssdm name="store_ln304"/></StgValue>
</operation>

<operation id="161" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="!6"/>
<literal name="empty" val="!2"/>
<literal name="empty" val="!3"/>
<literal name="empty" val="!4"/>
<literal name="empty" val="!5"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
if.then41:26 %store_ln304 = store i32 %tmp_63, i32 %newLeaf_child_1

]]></Node>
<StgValue><ssdm name="store_ln304"/></StgValue>
</operation>

<operation id="162" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="!6"/>
<literal name="empty" val="!2"/>
<literal name="empty" val="!3"/>
<literal name="empty" val="!4"/>
<literal name="empty" val="!5"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
if.then41:27 %store_ln304 = store i32 %trunc_ln304_1, i32 %newLeaf_child

]]></Node>
<StgValue><ssdm name="store_ln304"/></StgValue>
</operation>

<operation id="163" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="!6"/>
<literal name="empty" val="!2"/>
<literal name="empty" val="!3"/>
<literal name="empty" val="!4"/>
<literal name="empty" val="!5"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
if.then41:28 %store_ln304 = store i32 %trunc_ln304_2, i32 %newLeaf_amount_of_children

]]></Node>
<StgValue><ssdm name="store_ln304"/></StgValue>
</operation>

<operation id="164" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="!6"/>
<literal name="empty" val="!2"/>
<literal name="empty" val="!3"/>
<literal name="empty" val="!4"/>
<literal name="empty" val="!5"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="1" op_0_bw="1">
<![CDATA[
if.then41:29 %root_index_load = load i1 %root_index

]]></Node>
<StgValue><ssdm name="root_index_load"/></StgValue>
</operation>

<operation id="165" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="!6"/>
<literal name="empty" val="!2"/>
<literal name="empty" val="!3"/>
<literal name="empty" val="!4"/>
<literal name="empty" val="!5"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.then41:30 %br_ln307 = br i1 %root_index_load, void %for.inc.i342.preheader, void %if.end46

]]></Node>
<StgValue><ssdm name="br_ln307"/></StgValue>
</operation>

<operation id="166" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="!6"/>
<literal name="empty" val="!2"/>
<literal name="empty" val="!3"/>
<literal name="empty" val="!4"/>
<literal name="empty" val="!5"/>
<literal name="tmp" val="1"/>
<literal name="root_index_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="3" op_0_bw="32">
<![CDATA[
for.inc.i342.preheader:0 %i_12 = alloca i32 1

]]></Node>
<StgValue><ssdm name="i_12"/></StgValue>
</operation>

<operation id="167" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="!6"/>
<literal name="empty" val="!2"/>
<literal name="empty" val="!3"/>
<literal name="empty" val="!4"/>
<literal name="empty" val="!5"/>
<literal name="tmp" val="1"/>
<literal name="root_index_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc.i342.preheader:1 %store_ln34 = store i3 0, i3 %i_12

]]></Node>
<StgValue><ssdm name="store_ln34"/></StgValue>
</operation>

<operation id="168" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="!6"/>
<literal name="empty" val="!2"/>
<literal name="empty" val="!3"/>
<literal name="empty" val="!4"/>
<literal name="empty" val="!5"/>
<literal name="tmp" val="1"/>
<literal name="root_index_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="0" op_0_bw="0">
<![CDATA[
for.inc.i342.preheader:2 %br_ln34 = br void %for.inc.i342

]]></Node>
<StgValue><ssdm name="br_ln34"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="169" st_id="3" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="417" op_0_bw="417" op_1_bw="417" op_2_bw="0">
<![CDATA[
if.then73:0 %split2overflow_read = read i417 @_ssdm_op_Read.ap_fifo.volatile.i417P0A, i417 %split2overflow

]]></Node>
<StgValue><ssdm name="split2overflow_read"/></StgValue>
</operation>

<operation id="170" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="417">
<![CDATA[
if.then73:1 %trunc_ln359 = trunc i417 %split2overflow_read

]]></Node>
<StgValue><ssdm name="trunc_ln359"/></StgValue>
</operation>

<operation id="171" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="1" op_0_bw="1" op_1_bw="417" op_2_bw="32">
<![CDATA[
if.then73:2 %tmp_24 = bitselect i1 @_ssdm_op_BitSelect.i1.i417.i32, i417 %split2overflow_read, i32 64

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="172" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="32" op_1_bw="417" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then73:3 %trunc_ln359_7 = partselect i32 @_ssdm_op_PartSelect.i32.i417.i32.i32, i417 %split2overflow_read, i32 193, i32 224

]]></Node>
<StgValue><ssdm name="trunc_ln359_7"/></StgValue>
</operation>

<operation id="173" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="32" op_1_bw="417" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then73:4 %trunc_ln359_1 = partselect i32 @_ssdm_op_PartSelect.i32.i417.i32.i32, i417 %split2overflow_read, i32 353, i32 384

]]></Node>
<StgValue><ssdm name="trunc_ln359_1"/></StgValue>
</operation>

<operation id="174" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="32" op_1_bw="417" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then73:5 %trunc_ln359_2 = partselect i32 @_ssdm_op_PartSelect.i32.i417.i32.i32, i417 %split2overflow_read, i32 385, i32 416

]]></Node>
<StgValue><ssdm name="trunc_ln359_2"/></StgValue>
</operation>

<operation id="175" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="32" op_1_bw="417" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then73:6 %tmp_72 = partselect i32 @_ssdm_op_PartSelect.i32.i417.i32.i32, i417 %split2overflow_read, i32 32, i32 63

]]></Node>
<StgValue><ssdm name="tmp_72"/></StgValue>
</operation>

<operation id="176" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="32" op_1_bw="417" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then73:7 %trunc_ln359_s = partselect i32 @_ssdm_op_PartSelect.i32.i417.i32.i32, i417 %split2overflow_read, i32 65, i32 96

]]></Node>
<StgValue><ssdm name="trunc_ln359_s"/></StgValue>
</operation>

<operation id="177" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="32" op_1_bw="417" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then73:8 %tmp_73 = partselect i32 @_ssdm_op_PartSelect.i32.i417.i32.i32, i417 %split2overflow_read, i32 97, i32 128

]]></Node>
<StgValue><ssdm name="tmp_73"/></StgValue>
</operation>

<operation id="178" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="32" op_1_bw="417" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then73:9 %tmp_74 = partselect i32 @_ssdm_op_PartSelect.i32.i417.i32.i32, i417 %split2overflow_read, i32 129, i32 160

]]></Node>
<StgValue><ssdm name="tmp_74"/></StgValue>
</operation>

<operation id="179" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="32" op_1_bw="417" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then73:10 %tmp_75 = partselect i32 @_ssdm_op_PartSelect.i32.i417.i32.i32, i417 %split2overflow_read, i32 161, i32 192

]]></Node>
<StgValue><ssdm name="tmp_75"/></StgValue>
</operation>

<operation id="180" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="32" op_0_bw="32" op_1_bw="417" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then73:11 %tmp_76 = partselect i32 @_ssdm_op_PartSelect.i32.i417.i32.i32, i417 %split2overflow_read, i32 225, i32 256

]]></Node>
<StgValue><ssdm name="tmp_76"/></StgValue>
</operation>

<operation id="181" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="32" op_0_bw="32" op_1_bw="417" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then73:12 %tmp_77 = partselect i32 @_ssdm_op_PartSelect.i32.i417.i32.i32, i417 %split2overflow_read, i32 257, i32 288

]]></Node>
<StgValue><ssdm name="tmp_77"/></StgValue>
</operation>

<operation id="182" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="32" op_0_bw="32" op_1_bw="417" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then73:13 %tmp_78 = partselect i32 @_ssdm_op_PartSelect.i32.i417.i32.i32, i417 %split2overflow_read, i32 289, i32 320

]]></Node>
<StgValue><ssdm name="tmp_78"/></StgValue>
</operation>

<operation id="183" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="32" op_0_bw="32" op_1_bw="417" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then73:14 %tmp_79 = partselect i32 @_ssdm_op_PartSelect.i32.i417.i32.i32, i417 %split2overflow_read, i32 321, i32 352

]]></Node>
<StgValue><ssdm name="tmp_79"/></StgValue>
</operation>

<operation id="184" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
if.then73:15 %store_ln359 = store i32 %trunc_ln359, i32 %cur_index

]]></Node>
<StgValue><ssdm name="store_ln359"/></StgValue>
</operation>

<operation id="185" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
if.then73:16 %store_ln359 = store i32 %tmp_72, i32 %cur_parent

]]></Node>
<StgValue><ssdm name="store_ln359"/></StgValue>
</operation>

<operation id="186" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
if.then73:17 %store_ln359 = store i1 %tmp_24, i1 %cur_hasLeaves

]]></Node>
<StgValue><ssdm name="store_ln359"/></StgValue>
</operation>

<operation id="187" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
if.then73:18 %store_ln359 = store i32 %trunc_ln359_s, i32 %cur_box_minX

]]></Node>
<StgValue><ssdm name="store_ln359"/></StgValue>
</operation>

<operation id="188" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
if.then73:19 %store_ln359 = store i32 %tmp_73, i32 %cur_box_maxX

]]></Node>
<StgValue><ssdm name="store_ln359"/></StgValue>
</operation>

<operation id="189" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
if.then73:20 %store_ln359 = store i32 %tmp_74, i32 %cur_box_minY

]]></Node>
<StgValue><ssdm name="store_ln359"/></StgValue>
</operation>

<operation id="190" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
if.then73:21 %store_ln359 = store i32 %tmp_75, i32 %cur_box_maxY

]]></Node>
<StgValue><ssdm name="store_ln359"/></StgValue>
</operation>

<operation id="191" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then73:22 %store_ln359 = store i32 %trunc_ln359_7, i32 0

]]></Node>
<StgValue><ssdm name="store_ln359"/></StgValue>
</operation>

<operation id="192" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then73:23 %store_ln359 = store i32 %tmp_76, i32 1

]]></Node>
<StgValue><ssdm name="store_ln359"/></StgValue>
</operation>

<operation id="193" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
if.then73:28 %store_ln359 = store i32 %trunc_ln359_2, i32 %cur_amount_of_children

]]></Node>
<StgValue><ssdm name="store_ln359"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="194" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then73:24 %store_ln359 = store i32 %tmp_77, i32 2

]]></Node>
<StgValue><ssdm name="store_ln359"/></StgValue>
</operation>

<operation id="195" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then73:25 %store_ln359 = store i32 %tmp_78, i32 3

]]></Node>
<StgValue><ssdm name="store_ln359"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="196" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then73:26 %store_ln359 = store i32 %tmp_79, i32 4

]]></Node>
<StgValue><ssdm name="store_ln359"/></StgValue>
</operation>

<operation id="197" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.then73:27 %store_ln359 = store i32 %trunc_ln359_1, i32 5

]]></Node>
<StgValue><ssdm name="store_ln359"/></StgValue>
</operation>

<operation id="198" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="0" op_0_bw="0">
<![CDATA[
if.then73:29 %br_ln360 = br void %sw.epilog79

]]></Node>
<StgValue><ssdm name="br_ln360"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="199" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="32" op_0_bw="32">
<![CDATA[
sw.bb70:0 %cur_child_load_2 = load i32 0

]]></Node>
<StgValue><ssdm name="cur_child_load_2"/></StgValue>
</operation>

<operation id="200" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="32">
<![CDATA[
sw.bb70:1 %cur_child_load_3 = load i32 1

]]></Node>
<StgValue><ssdm name="cur_child_load_3"/></StgValue>
</operation>

<operation id="201" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="32" op_0_bw="32">
<![CDATA[
sw.bb70:2 %cur_child_load_4 = load i32 2

]]></Node>
<StgValue><ssdm name="cur_child_load_4"/></StgValue>
</operation>

<operation id="202" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="32" op_0_bw="32">
<![CDATA[
sw.bb70:3 %cur_child_load_5 = load i32 3

]]></Node>
<StgValue><ssdm name="cur_child_load_5"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="203" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="32" op_0_bw="32">
<![CDATA[
sw.bb70:2 %cur_child_load_4 = load i32 2

]]></Node>
<StgValue><ssdm name="cur_child_load_4"/></StgValue>
</operation>

<operation id="204" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="32" op_0_bw="32">
<![CDATA[
sw.bb70:3 %cur_child_load_5 = load i32 3

]]></Node>
<StgValue><ssdm name="cur_child_load_5"/></StgValue>
</operation>

<operation id="205" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="32" op_0_bw="32">
<![CDATA[
sw.bb70:4 %cur_child_load_6 = load i32 4

]]></Node>
<StgValue><ssdm name="cur_child_load_6"/></StgValue>
</operation>

<operation id="206" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="32" op_0_bw="32">
<![CDATA[
sw.bb70:5 %cur_child_load_7 = load i32 5

]]></Node>
<StgValue><ssdm name="cur_child_load_7"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="207" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="32" op_0_bw="32">
<![CDATA[
sw.bb70:4 %cur_child_load_6 = load i32 4

]]></Node>
<StgValue><ssdm name="cur_child_load_6"/></StgValue>
</operation>

<operation id="208" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="32" op_0_bw="32">
<![CDATA[
sw.bb70:5 %cur_child_load_7 = load i32 5

]]></Node>
<StgValue><ssdm name="cur_child_load_7"/></StgValue>
</operation>

<operation id="209" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="417" op_0_bw="417" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="1" op_13_bw="32" op_14_bw="32">
<![CDATA[
sw.bb70:6 %p_s = bitconcatenate i417 @_ssdm_op_BitConcatenate.i417.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i1.i32.i32, i32 %cur_amount_of_children_load, i32 %cur_child_load_7, i32 %cur_child_load_6, i32 %cur_child_load_5, i32 %cur_child_load_4, i32 %cur_child_load_3, i32 %cur_child_load_2, i32 %base_maxY, i32 %base_minY, i32 %base_maxX, i32 %base_minX, i1 %cur_hasLeaves_load, i32 %cur_parent_load, i32 %cur_index_load

]]></Node>
<StgValue><ssdm name="p_s"/></StgValue>
</operation>

<operation id="210" st_id="8" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="0" op_0_bw="0" op_1_bw="417" op_2_bw="417">
<![CDATA[
sw.bb70:7 %write_ln353 = write void @_ssdm_op_Write.ap_fifo.volatile.i417P0A, i417 %overflow2split, i417 %p_s

]]></Node>
<StgValue><ssdm name="write_ln353"/></StgValue>
</operation>

<operation id="211" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="0" op_0_bw="0">
<![CDATA[
sw.bb70:8 %br_ln354 = br void %sw.epilog79

]]></Node>
<StgValue><ssdm name="br_ln354"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="212" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="32" op_0_bw="32">
<![CDATA[
if.else68:0 %cur_child_load_8 = load i32 0

]]></Node>
<StgValue><ssdm name="cur_child_load_8"/></StgValue>
</operation>

<operation id="213" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="32" op_0_bw="32">
<![CDATA[
if.else68:1 %cur_child_load_9 = load i32 1

]]></Node>
<StgValue><ssdm name="cur_child_load_9"/></StgValue>
</operation>

<operation id="214" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="32" op_0_bw="32">
<![CDATA[
if.else68:2 %cur_child_load_10 = load i32 2

]]></Node>
<StgValue><ssdm name="cur_child_load_10"/></StgValue>
</operation>

<operation id="215" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="32" op_0_bw="32">
<![CDATA[
if.else68:3 %cur_child_load_11 = load i32 3

]]></Node>
<StgValue><ssdm name="cur_child_load_11"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="216" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="32" op_0_bw="32">
<![CDATA[
if.else68:2 %cur_child_load_10 = load i32 2

]]></Node>
<StgValue><ssdm name="cur_child_load_10"/></StgValue>
</operation>

<operation id="217" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="32" op_0_bw="32">
<![CDATA[
if.else68:3 %cur_child_load_11 = load i32 3

]]></Node>
<StgValue><ssdm name="cur_child_load_11"/></StgValue>
</operation>

<operation id="218" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="32" op_0_bw="32">
<![CDATA[
if.else68:4 %cur_child_load_12 = load i32 4

]]></Node>
<StgValue><ssdm name="cur_child_load_12"/></StgValue>
</operation>

<operation id="219" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="32" op_0_bw="32">
<![CDATA[
if.else68:5 %cur_child_load_13 = load i32 5

]]></Node>
<StgValue><ssdm name="cur_child_load_13"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="220" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="32" op_0_bw="32">
<![CDATA[
if.else68:4 %cur_child_load_12 = load i32 4

]]></Node>
<StgValue><ssdm name="cur_child_load_12"/></StgValue>
</operation>

<operation id="221" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="32" op_0_bw="32">
<![CDATA[
if.else68:5 %cur_child_load_13 = load i32 5

]]></Node>
<StgValue><ssdm name="cur_child_load_13"/></StgValue>
</operation>

<operation id="222" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="417" op_0_bw="417" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="1" op_13_bw="32" op_14_bw="32">
<![CDATA[
if.else68:6 %p_3 = bitconcatenate i417 @_ssdm_op_BitConcatenate.i417.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i1.i32.i32, i32 %cur_amount_of_children_load, i32 %cur_child_load_13, i32 %cur_child_load_12, i32 %cur_child_load_11, i32 %cur_child_load_10, i32 %cur_child_load_9, i32 %cur_child_load_8, i32 %select_ln32, i32 %select_ln34, i32 %select_ln31, i32 %select_ln33, i1 0, i32 %cur_parent_load, i32 %cur_index_load

]]></Node>
<StgValue><ssdm name="p_3"/></StgValue>
</operation>

<operation id="223" st_id="11" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="0" op_0_bw="0" op_1_bw="417" op_2_bw="417">
<![CDATA[
if.else68:7 %write_ln346 = write void @_ssdm_op_Write.ap_fifo.volatile.i417P0A, i417 %cst_req, i417 %p_3

]]></Node>
<StgValue><ssdm name="write_ln346"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="224" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cur_hasLeaves_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="417" op_0_bw="417" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="1" op_13_bw="32" op_14_bw="32">
<![CDATA[
if.else68:8 %p_4 = bitconcatenate i417 @_ssdm_op_BitConcatenate.i417.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i1.i32.i32, i32 %newLeaf_amount_of_children_load, i32 %newLeaf_child_load, i32 %newLeaf_child_1_load, i32 %newLeaf_child_2_load, i32 %newLeaf_child_3_load, i32 %newLeaf_child_4_load, i32 %newLeaf_child_5_load, i32 %st_maxY, i32 %st_minY, i32 %st_maxX, i32 %st_minX, i1 %newLeaf_hasLeaves_load, i32 %newLeaf_parent_load, i32 %newLeaf_index_load

]]></Node>
<StgValue><ssdm name="p_4"/></StgValue>
</operation>

<operation id="225" st_id="12" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cur_hasLeaves_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="0" op_0_bw="0" op_1_bw="417" op_2_bw="417" op_3_bw="0">
<![CDATA[
if.else68:9 %write_ln347 = write void @_ssdm_op_Write.ap_fifo.volatile.i417P0A, i417 %cst_req, i417 %p_4

]]></Node>
<StgValue><ssdm name="write_ln347"/></StgValue>
</operation>

<operation id="226" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cur_hasLeaves_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="0" op_0_bw="0">
<![CDATA[
if.else68:10 %br_ln0 = br void %if.end69

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="227" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cur_hasLeaves_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.end:0 %newLeaf_index_loc_0 = phi i32 %add_ln336, void %if.then59, i32 %newLeaf_index_load, void %for.end.loopexit

]]></Node>
<StgValue><ssdm name="newLeaf_index_loc_0"/></StgValue>
</operation>

<operation id="228" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cur_hasLeaves_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.end:1 %newLeaf_parent_loc_0 = phi i32 %cur_index_load, void %if.then59, i32 %newLeaf_parent_load, void %for.end.loopexit

]]></Node>
<StgValue><ssdm name="newLeaf_parent_loc_0"/></StgValue>
</operation>

<operation id="229" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cur_hasLeaves_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.end:2 %cur_amount_of_children_loc_0 = phi i32 %add_ln339, void %if.then59, i32 %cur_amount_of_children_load, void %for.end.loopexit

]]></Node>
<StgValue><ssdm name="cur_amount_of_children_loc_0"/></StgValue>
</operation>

<operation id="230" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cur_hasLeaves_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="417" op_0_bw="417" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="1" op_13_bw="32" op_14_bw="32">
<![CDATA[
for.end:3 %p_5 = bitconcatenate i417 @_ssdm_op_BitConcatenate.i417.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i1.i32.i32, i32 %newLeaf_amount_of_children_load, i32 %newLeaf_child_load, i32 %newLeaf_child_1_load, i32 %newLeaf_child_2_load, i32 %newLeaf_child_3_load, i32 %newLeaf_child_4_load, i32 %newLeaf_child_5_load, i32 %st_maxY, i32 %st_minY, i32 %st_maxX, i32 %st_minX, i1 %newLeaf_hasLeaves_load, i32 %newLeaf_parent_loc_0, i32 %newLeaf_index_loc_0

]]></Node>
<StgValue><ssdm name="p_5"/></StgValue>
</operation>

<operation id="231" st_id="12" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cur_hasLeaves_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="0" op_0_bw="0" op_1_bw="417" op_2_bw="417">
<![CDATA[
for.end:4 %write_ln343 = write void @_ssdm_op_Write.ap_fifo.volatile.i417P0A, i417 %insertNode4insert, i417 %p_5

]]></Node>
<StgValue><ssdm name="write_ln343"/></StgValue>
</operation>

<operation id="232" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cur_hasLeaves_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="0" op_0_bw="0">
<![CDATA[
for.end:5 %br_ln344 = br void %if.end69

]]></Node>
<StgValue><ssdm name="br_ln344"/></StgValue>
</operation>

<operation id="233" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
if.end69:1 %cur_child_load_15 = load i32 0

]]></Node>
<StgValue><ssdm name="cur_child_load_15"/></StgValue>
</operation>

<operation id="234" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
if.end69:2 %cur_child_load_16 = load i32 1

]]></Node>
<StgValue><ssdm name="cur_child_load_16"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="235" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
for.body:0 %i_13 = load i3 %i

]]></Node>
<StgValue><ssdm name="i_13"/></StgValue>
</operation>

<operation id="236" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="64" op_0_bw="3">
<![CDATA[
for.body:1 %zext_ln334 = zext i3 %i_13

]]></Node>
<StgValue><ssdm name="zext_ln334"/></StgValue>
</operation>

<operation id="237" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.body:2 %icmp_ln334 = icmp_eq  i3 %i_13, i3 6

]]></Node>
<StgValue><ssdm name="icmp_ln334"/></StgValue>
</operation>

<operation id="238" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.body:3 %empty_136 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 6, i64 3

]]></Node>
<StgValue><ssdm name="empty_136"/></StgValue>
</operation>

<operation id="239" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.body:4 %add_ln334 = add i3 %i_13, i3 1

]]></Node>
<StgValue><ssdm name="add_ln334"/></StgValue>
</operation>

<operation id="240" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body:5 %br_ln334 = br i1 %icmp_ln334, void %for.body.split, void %for.end.loopexit

]]></Node>
<StgValue><ssdm name="br_ln334"/></StgValue>
</operation>

<operation id="241" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln334" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:1 %cur_child_addr = getelementptr i32 %cur_child, i64 0, i64 %zext_ln334

]]></Node>
<StgValue><ssdm name="cur_child_addr"/></StgValue>
</operation>

<operation id="242" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln334" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="32" op_0_bw="3">
<![CDATA[
for.body.split:2 %cur_child_load_14 = load i3 %cur_child_addr

]]></Node>
<StgValue><ssdm name="cur_child_load_14"/></StgValue>
</operation>

<operation id="243" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln334" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="0" op_0_bw="0">
<![CDATA[
for.end.loopexit:0 %br_ln0 = br void %for.end

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="244" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.body.split:0 %specloopname_ln334 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10

]]></Node>
<StgValue><ssdm name="specloopname_ln334"/></StgValue>
</operation>

<operation id="245" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="32" op_0_bw="3">
<![CDATA[
for.body.split:2 %cur_child_load_14 = load i3 %cur_child_addr

]]></Node>
<StgValue><ssdm name="cur_child_load_14"/></StgValue>
</operation>

<operation id="246" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.split:3 %icmp_ln335 = icmp_eq  i32 %cur_child_load_14, i32 4294967295

]]></Node>
<StgValue><ssdm name="icmp_ln335"/></StgValue>
</operation>

<operation id="247" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body.split:4 %br_ln335 = br i1 %icmp_ln335, void %for.inc, void %if.then59

]]></Node>
<StgValue><ssdm name="br_ln335"/></StgValue>
</operation>

<operation id="248" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln335" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="0" op_0_bw="3" op_1_bw="3" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc:0 %store_ln334 = store i3 %add_ln334, i3 %i

]]></Node>
<StgValue><ssdm name="store_ln334"/></StgValue>
</operation>

<operation id="249" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln335" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="0" op_0_bw="0">
<![CDATA[
for.inc:1 %br_ln334 = br void %for.body

]]></Node>
<StgValue><ssdm name="br_ln334"/></StgValue>
</operation>

<operation id="250" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln335" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="32" op_0_bw="3">
<![CDATA[
if.then59:0 %zext_ln336 = zext i3 %i_13

]]></Node>
<StgValue><ssdm name="zext_ln336"/></StgValue>
</operation>

<operation id="251" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln335" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then59:1 %shl_ln336 = shl i32 %cur_index_load, i32 3

]]></Node>
<StgValue><ssdm name="shl_ln336"/></StgValue>
</operation>

<operation id="252" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln335" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then59:2 %shl_ln336_1 = shl i32 %cur_index_load, i32 1

]]></Node>
<StgValue><ssdm name="shl_ln336_1"/></StgValue>
</operation>

<operation id="253" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln335" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then59:3 %sub_ln336 = sub i32 %shl_ln336, i32 %shl_ln336_1

]]></Node>
<StgValue><ssdm name="sub_ln336"/></StgValue>
</operation>

<operation id="254" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln335" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then59:4 %or_ln336 = or i32 %sub_ln336, i32 1

]]></Node>
<StgValue><ssdm name="or_ln336"/></StgValue>
</operation>

<operation id="255" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln335" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then59:5 %add_ln336 = add i32 %zext_ln336, i32 %or_ln336

]]></Node>
<StgValue><ssdm name="add_ln336"/></StgValue>
</operation>

<operation id="256" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln335" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
if.then59:6 %store_ln336 = store i32 %add_ln336, i32 %newLeaf_index

]]></Node>
<StgValue><ssdm name="store_ln336"/></StgValue>
</operation>

<operation id="257" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln335" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
if.then59:7 %store_ln337 = store i32 %cur_index_load, i32 %newLeaf_parent

]]></Node>
<StgValue><ssdm name="store_ln337"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="258" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="0" op_0_bw="32" op_1_bw="3" op_2_bw="0">
<![CDATA[
if.then59:8 %store_ln338 = store i32 %add_ln336, i3 %cur_child_addr

]]></Node>
<StgValue><ssdm name="store_ln338"/></StgValue>
</operation>

<operation id="259" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then59:9 %add_ln339 = add i32 %cur_amount_of_children_load, i32 1

]]></Node>
<StgValue><ssdm name="add_ln339"/></StgValue>
</operation>

<operation id="260" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
if.then59:10 %store_ln339 = store i32 %add_ln339, i32 %cur_amount_of_children

]]></Node>
<StgValue><ssdm name="store_ln339"/></StgValue>
</operation>

<operation id="261" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="0" op_0_bw="0">
<![CDATA[
if.then59:11 %br_ln340 = br void %for.end

]]></Node>
<StgValue><ssdm name="br_ln340"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="262" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
if.end69:0 %cur_amount_of_children_loc_1 = phi i32 %cur_amount_of_children_loc_0, void %for.end, i32 %cur_amount_of_children_load, void %if.else68

]]></Node>
<StgValue><ssdm name="cur_amount_of_children_loc_1"/></StgValue>
</operation>

<operation id="263" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
if.end69:1 %cur_child_load_15 = load i32 0

]]></Node>
<StgValue><ssdm name="cur_child_load_15"/></StgValue>
</operation>

<operation id="264" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
if.end69:2 %cur_child_load_16 = load i32 1

]]></Node>
<StgValue><ssdm name="cur_child_load_16"/></StgValue>
</operation>

<operation id="265" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
if.end69:3 %cur_child_load_17 = load i32 2

]]></Node>
<StgValue><ssdm name="cur_child_load_17"/></StgValue>
</operation>

<operation id="266" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
if.end69:4 %cur_child_load_18 = load i32 3

]]></Node>
<StgValue><ssdm name="cur_child_load_18"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="267" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
if.end69:3 %cur_child_load_17 = load i32 2

]]></Node>
<StgValue><ssdm name="cur_child_load_17"/></StgValue>
</operation>

<operation id="268" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
if.end69:4 %cur_child_load_18 = load i32 3

]]></Node>
<StgValue><ssdm name="cur_child_load_18"/></StgValue>
</operation>

<operation id="269" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
if.end69:5 %cur_child_load_19 = load i32 4

]]></Node>
<StgValue><ssdm name="cur_child_load_19"/></StgValue>
</operation>

<operation id="270" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
if.end69:6 %cur_child_load_20 = load i32 5

]]></Node>
<StgValue><ssdm name="cur_child_load_20"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="271" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
if.end69:5 %cur_child_load_19 = load i32 4

]]></Node>
<StgValue><ssdm name="cur_child_load_19"/></StgValue>
</operation>

<operation id="272" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
if.end69:6 %cur_child_load_20 = load i32 5

]]></Node>
<StgValue><ssdm name="cur_child_load_20"/></StgValue>
</operation>

<operation id="273" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="417" op_0_bw="417" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="1" op_13_bw="32" op_14_bw="32">
<![CDATA[
if.end69:7 %p_6 = bitconcatenate i417 @_ssdm_op_BitConcatenate.i417.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i1.i32.i32, i32 %cur_amount_of_children_loc_1, i32 %cur_child_load_20, i32 %cur_child_load_19, i32 %cur_child_load_18, i32 %cur_child_load_17, i32 %cur_child_load_16, i32 %cur_child_load_15, i32 %select_ln32, i32 %select_ln34, i32 %select_ln31, i32 %select_ln33, i1 %cur_hasLeaves_load, i32 %cur_parent_load, i32 %cur_index_load

]]></Node>
<StgValue><ssdm name="p_6"/></StgValue>
</operation>

<operation id="274" st_id="18" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="0" op_0_bw="0" op_1_bw="417" op_2_bw="417">
<![CDATA[
if.end69:8 %write_ln349 = write void @_ssdm_op_Write.ap_fifo.volatile.i417P0A, i417 %writeChanges4insert, i417 %p_6

]]></Node>
<StgValue><ssdm name="write_ln349"/></StgValue>
</operation>

<operation id="275" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="0" op_0_bw="0">
<![CDATA[
if.end69:9 %br_ln350 = br void %sw.epilog79

]]></Node>
<StgValue><ssdm name="br_ln350"/></StgValue>
</operation>

<operation id="276" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0">
<![CDATA[
sw.epilog79:0 %addLeaf_flag_2 = phi i1 %addLeaf_flag_0, void %sw.bb70, i1 %addLeaf_flag_0, void %if.end69, i1 %addLeaf_flag_0, void %sw.bb76, i1 1, void %if.end46, i1 %addLeaf_flag_0, void %sw.bb39, i1 %addLeaf_flag_0, void %if.then50, i1 %addLeaf_flag_0, void %sw.bb48, i1 %addLeaf_flag_0, void %if.then73, i1 %addLeaf_flag_0, void %sw.bb71

]]></Node>
<StgValue><ssdm name="addLeaf_flag_2"/></StgValue>
</operation>

<operation id="277" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0">
<![CDATA[
sw.epilog79:1 %addLeaf_new_2 = phi i1 0, void %sw.bb70, i1 0, void %if.end69, i1 0, void %sw.bb76, i1 1, void %if.end46, i1 0, void %sw.bb39, i1 0, void %if.then50, i1 0, void %sw.bb48, i1 0, void %if.then73, i1 0, void %sw.bb71

]]></Node>
<StgValue><ssdm name="addLeaf_new_2"/></StgValue>
</operation>

<operation id="278" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0">
<![CDATA[
sw.epilog79:2 %received_flag_2 = phi i1 %received_flag_0, void %sw.bb70, i1 %received_flag_0, void %if.end69, i1 %received_flag_0, void %sw.bb76, i1 %received_flag_0, void %if.end46, i1 %received_flag_0, void %sw.bb39, i1 1, void %if.then50, i1 %received_flag_0, void %sw.bb48, i1 %received_flag_0, void %if.then73, i1 %received_flag_0, void %sw.bb71

]]></Node>
<StgValue><ssdm name="received_flag_2"/></StgValue>
</operation>

<operation id="279" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="399" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0">
<![CDATA[
sw.epilog79:3 %received_new_2 = phi i1 0, void %sw.bb70, i1 0, void %if.end69, i1 0, void %sw.bb76, i1 0, void %if.end46, i1 0, void %sw.bb39, i1 1, void %if.then50, i1 0, void %sw.bb48, i1 0, void %if.then73, i1 0, void %sw.bb71

]]></Node>
<StgValue><ssdm name="received_new_2"/></StgValue>
</operation>

<operation id="280" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0">
<![CDATA[
sw.epilog79:4 %wait_flag_2 = phi i1 %wait_flag_0, void %sw.bb70, i1 %wait_flag_0, void %if.end69, i1 %wait_flag_0, void %sw.bb76, i1 %wait_flag_0, void %if.end46, i1 %wait_flag_0, void %sw.bb39, i1 %wait_flag_0, void %if.then50, i1 %wait_flag_0, void %sw.bb48, i1 1, void %if.then73, i1 %wait_flag_0, void %sw.bb71

]]></Node>
<StgValue><ssdm name="wait_flag_2"/></StgValue>
</operation>

<operation id="281" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0">
<![CDATA[
sw.epilog79:5 %wait_new_2 = phi i1 0, void %sw.bb70, i1 0, void %if.end69, i1 0, void %sw.bb76, i1 0, void %if.end46, i1 0, void %sw.bb39, i1 0, void %if.then50, i1 0, void %sw.bb48, i1 1, void %if.then73, i1 0, void %sw.bb71

]]></Node>
<StgValue><ssdm name="wait_new_2"/></StgValue>
</operation>

<operation id="282" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
sw.epilog79:6 %br_ln0 = br i1 %wait_flag_2, void %sw.epilog79.new10, void %mergeST9

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="283" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="wait_flag_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
mergeST9:0 %store_ln278 = store i1 %wait_new_2, i1 %wait_r

]]></Node>
<StgValue><ssdm name="store_ln278"/></StgValue>
</operation>

<operation id="284" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="wait_flag_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="0" op_0_bw="0">
<![CDATA[
mergeST9:1 %br_ln0 = br void %sw.epilog79.new10

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="285" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
sw.epilog79.new10:0 %br_ln0 = br i1 %received_flag_2, void %sw.epilog79.new8, void %mergeST7

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="286" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="received_flag_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
mergeST7:0 %store_ln246 = store i1 %received_new_2, i1 %received

]]></Node>
<StgValue><ssdm name="store_ln246"/></StgValue>
</operation>

<operation id="287" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="received_flag_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="0" op_0_bw="0">
<![CDATA[
mergeST7:1 %br_ln0 = br void %sw.epilog79.new8

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="288" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="412" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
sw.epilog79.new8:0 %br_ln0 = br i1 %addLeaf_flag_2, void %sw.epilog79.new, void %mergeST

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="289" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="addLeaf_flag_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
mergeST:0 %store_ln234 = store i1 %addLeaf_new_2, i1 %addLeaf

]]></Node>
<StgValue><ssdm name="store_ln234"/></StgValue>
</operation>

<operation id="290" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="addLeaf_flag_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="0" op_0_bw="0">
<![CDATA[
mergeST:1 %br_ln0 = br void %sw.epilog79.new

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="291" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="0">
<![CDATA[
sw.epilog79.new:0 %ret_ln372 = ret

]]></Node>
<StgValue><ssdm name="ret_ln372"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="292" st_id="19" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="417" op_0_bw="417" op_1_bw="417" op_2_bw="0">
<![CDATA[
if.then50:0 %receiveNode4insert_read = read i417 @_ssdm_op_Read.ap_fifo.volatile.i417P0A, i417 %receiveNode4insert

]]></Node>
<StgValue><ssdm name="receiveNode4insert_read"/></StgValue>
</operation>

<operation id="293" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="32" op_0_bw="417">
<![CDATA[
if.then50:1 %trunc_ln326 = trunc i417 %receiveNode4insert_read

]]></Node>
<StgValue><ssdm name="trunc_ln326"/></StgValue>
</operation>

<operation id="294" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="1" op_0_bw="1" op_1_bw="417" op_2_bw="32">
<![CDATA[
if.then50:2 %tmp_23 = bitselect i1 @_ssdm_op_BitSelect.i1.i417.i32, i417 %receiveNode4insert_read, i32 64

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="295" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="32" op_0_bw="32" op_1_bw="417" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then50:3 %trunc_ln326_7 = partselect i32 @_ssdm_op_PartSelect.i32.i417.i32.i32, i417 %receiveNode4insert_read, i32 193, i32 224

]]></Node>
<StgValue><ssdm name="trunc_ln326_7"/></StgValue>
</operation>

<operation id="296" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="32" op_0_bw="32" op_1_bw="417" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then50:4 %trunc_ln326_1 = partselect i32 @_ssdm_op_PartSelect.i32.i417.i32.i32, i417 %receiveNode4insert_read, i32 353, i32 384

]]></Node>
<StgValue><ssdm name="trunc_ln326_1"/></StgValue>
</operation>

<operation id="297" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="32" op_0_bw="32" op_1_bw="417" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then50:5 %trunc_ln326_2 = partselect i32 @_ssdm_op_PartSelect.i32.i417.i32.i32, i417 %receiveNode4insert_read, i32 385, i32 416

]]></Node>
<StgValue><ssdm name="trunc_ln326_2"/></StgValue>
</operation>

<operation id="298" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="32" op_0_bw="32" op_1_bw="417" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then50:6 %tmp_64 = partselect i32 @_ssdm_op_PartSelect.i32.i417.i32.i32, i417 %receiveNode4insert_read, i32 32, i32 63

]]></Node>
<StgValue><ssdm name="tmp_64"/></StgValue>
</operation>

<operation id="299" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="32" op_0_bw="32" op_1_bw="417" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then50:7 %trunc_ln326_s = partselect i32 @_ssdm_op_PartSelect.i32.i417.i32.i32, i417 %receiveNode4insert_read, i32 65, i32 96

]]></Node>
<StgValue><ssdm name="trunc_ln326_s"/></StgValue>
</operation>

<operation id="300" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="32" op_0_bw="32" op_1_bw="417" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then50:8 %tmp_65 = partselect i32 @_ssdm_op_PartSelect.i32.i417.i32.i32, i417 %receiveNode4insert_read, i32 97, i32 128

]]></Node>
<StgValue><ssdm name="tmp_65"/></StgValue>
</operation>

<operation id="301" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="32" op_0_bw="32" op_1_bw="417" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then50:9 %tmp_66 = partselect i32 @_ssdm_op_PartSelect.i32.i417.i32.i32, i417 %receiveNode4insert_read, i32 129, i32 160

]]></Node>
<StgValue><ssdm name="tmp_66"/></StgValue>
</operation>

<operation id="302" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="32" op_0_bw="32" op_1_bw="417" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then50:10 %tmp_67 = partselect i32 @_ssdm_op_PartSelect.i32.i417.i32.i32, i417 %receiveNode4insert_read, i32 161, i32 192

]]></Node>
<StgValue><ssdm name="tmp_67"/></StgValue>
</operation>

<operation id="303" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="32" op_0_bw="32" op_1_bw="417" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then50:11 %tmp_68 = partselect i32 @_ssdm_op_PartSelect.i32.i417.i32.i32, i417 %receiveNode4insert_read, i32 225, i32 256

]]></Node>
<StgValue><ssdm name="tmp_68"/></StgValue>
</operation>

<operation id="304" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="32" op_0_bw="32" op_1_bw="417" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then50:12 %tmp_69 = partselect i32 @_ssdm_op_PartSelect.i32.i417.i32.i32, i417 %receiveNode4insert_read, i32 257, i32 288

]]></Node>
<StgValue><ssdm name="tmp_69"/></StgValue>
</operation>

<operation id="305" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="32" op_0_bw="32" op_1_bw="417" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then50:13 %tmp_70 = partselect i32 @_ssdm_op_PartSelect.i32.i417.i32.i32, i417 %receiveNode4insert_read, i32 289, i32 320

]]></Node>
<StgValue><ssdm name="tmp_70"/></StgValue>
</operation>

<operation id="306" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="32" op_0_bw="32" op_1_bw="417" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then50:14 %tmp_71 = partselect i32 @_ssdm_op_PartSelect.i32.i417.i32.i32, i417 %receiveNode4insert_read, i32 321, i32 352

]]></Node>
<StgValue><ssdm name="tmp_71"/></StgValue>
</operation>

<operation id="307" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
if.then50:15 %store_ln326 = store i32 %trunc_ln326, i32 %cur_index

]]></Node>
<StgValue><ssdm name="store_ln326"/></StgValue>
</operation>

<operation id="308" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
if.then50:16 %store_ln326 = store i32 %tmp_64, i32 %cur_parent

]]></Node>
<StgValue><ssdm name="store_ln326"/></StgValue>
</operation>

<operation id="309" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
if.then50:17 %store_ln326 = store i1 %tmp_23, i1 %cur_hasLeaves

]]></Node>
<StgValue><ssdm name="store_ln326"/></StgValue>
</operation>

<operation id="310" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
if.then50:18 %store_ln326 = store i32 %trunc_ln326_s, i32 %cur_box_minX

]]></Node>
<StgValue><ssdm name="store_ln326"/></StgValue>
</operation>

<operation id="311" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
if.then50:19 %store_ln326 = store i32 %tmp_65, i32 %cur_box_maxX

]]></Node>
<StgValue><ssdm name="store_ln326"/></StgValue>
</operation>

<operation id="312" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
if.then50:20 %store_ln326 = store i32 %tmp_66, i32 %cur_box_minY

]]></Node>
<StgValue><ssdm name="store_ln326"/></StgValue>
</operation>

<operation id="313" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
if.then50:21 %store_ln326 = store i32 %tmp_67, i32 %cur_box_maxY

]]></Node>
<StgValue><ssdm name="store_ln326"/></StgValue>
</operation>

<operation id="314" st_id="19" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then50:22 %store_ln326 = store i32 %trunc_ln326_7, i32 0

]]></Node>
<StgValue><ssdm name="store_ln326"/></StgValue>
</operation>

<operation id="315" st_id="19" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then50:23 %store_ln326 = store i32 %tmp_68, i32 1

]]></Node>
<StgValue><ssdm name="store_ln326"/></StgValue>
</operation>

<operation id="316" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
if.then50:28 %store_ln326 = store i32 %trunc_ln326_2, i32 %cur_amount_of_children

]]></Node>
<StgValue><ssdm name="store_ln326"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="317" st_id="20" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then50:24 %store_ln326 = store i32 %tmp_69, i32 2

]]></Node>
<StgValue><ssdm name="store_ln326"/></StgValue>
</operation>

<operation id="318" st_id="20" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then50:25 %store_ln326 = store i32 %tmp_70, i32 3

]]></Node>
<StgValue><ssdm name="store_ln326"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="319" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then50:26 %store_ln326 = store i32 %tmp_71, i32 4

]]></Node>
<StgValue><ssdm name="store_ln326"/></StgValue>
</operation>

<operation id="320" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.then50:27 %store_ln326 = store i32 %trunc_ln326_1, i32 5

]]></Node>
<StgValue><ssdm name="store_ln326"/></StgValue>
</operation>

<operation id="321" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="0" op_0_bw="0">
<![CDATA[
if.then50:29 %br_ln328 = br void %sw.epilog79

]]></Node>
<StgValue><ssdm name="br_ln328"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="322" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
for.inc.i342:0 %i_14 = load i3 %i_12

]]></Node>
<StgValue><ssdm name="i_14"/></StgValue>
</operation>

<operation id="323" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="64" op_0_bw="3">
<![CDATA[
for.inc.i342:1 %zext_ln34 = zext i3 %i_14

]]></Node>
<StgValue><ssdm name="zext_ln34"/></StgValue>
</operation>

<operation id="324" st_id="22" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc.i342:2 %icmp_ln34_2 = icmp_eq  i3 %i_14, i3 6

]]></Node>
<StgValue><ssdm name="icmp_ln34_2"/></StgValue>
</operation>

<operation id="325" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc.i342:3 %empty_135 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 6, i64 6, i64 6

]]></Node>
<StgValue><ssdm name="empty_135"/></StgValue>
</operation>

<operation id="326" st_id="22" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc.i342:4 %add_ln34 = add i3 %i_14, i3 1

]]></Node>
<StgValue><ssdm name="add_ln34"/></StgValue>
</operation>

<operation id="327" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc.i342:5 %br_ln34 = br i1 %icmp_ln34_2, void %for.inc.i342.split, void %_ZN4NodeC2Ev.exit343

]]></Node>
<StgValue><ssdm name="br_ln34"/></StgValue>
</operation>

<operation id="328" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc.i342.split:0 %specloopname_ln34 = specloopname void @_ssdm_op_SpecLoopName, void @empty_16

]]></Node>
<StgValue><ssdm name="specloopname_ln34"/></StgValue>
</operation>

<operation id="329" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="3" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i342.split:1 %root_child_addr_6 = getelementptr i1 %root_child, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="root_child_addr_6"/></StgValue>
</operation>

<operation id="330" st_id="22" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="0" op_0_bw="1" op_1_bw="3">
<![CDATA[
for.inc.i342.split:2 %store_ln36 = store i1 1, i3 %root_child_addr_6

]]></Node>
<StgValue><ssdm name="store_ln36"/></StgValue>
</operation>

<operation id="331" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="0" op_0_bw="3" op_1_bw="3" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.i342.split:3 %store_ln34 = store i3 %add_ln34, i3 %i_12

]]></Node>
<StgValue><ssdm name="store_ln34"/></StgValue>
</operation>

<operation id="332" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="0" op_0_bw="0">
<![CDATA[
for.inc.i342.split:4 %br_ln34 = br void %for.inc.i342

]]></Node>
<StgValue><ssdm name="br_ln34"/></StgValue>
</operation>

<operation id="333" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="3" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN4NodeC2Ev.exit343:1 %root_child_addr = getelementptr i1 %root_child, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="root_child_addr"/></StgValue>
</operation>

<operation id="334" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="1" op_0_bw="3">
<![CDATA[
_ZN4NodeC2Ev.exit343:2 %root_child_load = load i3 %root_child_addr

]]></Node>
<StgValue><ssdm name="root_child_load"/></StgValue>
</operation>

<operation id="335" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="3" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN4NodeC2Ev.exit343:4 %root_child_addr_1 = getelementptr i1 %root_child, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="root_child_addr_1"/></StgValue>
</operation>

<operation id="336" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="1" op_0_bw="3">
<![CDATA[
_ZN4NodeC2Ev.exit343:5 %root_child_load_1 = load i3 %root_child_addr_1

]]></Node>
<StgValue><ssdm name="root_child_load_1"/></StgValue>
</operation>

<operation id="337" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="128" op_0_bw="128" op_1_bw="417" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN4NodeC2Ev.exit343:19 %tmp_80 = partselect i128 @_ssdm_op_PartSelect.i128.i417.i32.i32, i417 %newLeaf2insert_read, i32 65, i32 192

]]></Node>
<StgValue><ssdm name="tmp_80"/></StgValue>
</operation>

<operation id="338" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
_ZN4NodeC2Ev.exit343:31 %store_ln317 = store i32 %trunc_ln304_s, i32 %cur_box_minX

]]></Node>
<StgValue><ssdm name="store_ln317"/></StgValue>
</operation>

<operation id="339" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
_ZN4NodeC2Ev.exit343:32 %store_ln317 = store i32 %tmp_57, i32 %cur_box_maxX

]]></Node>
<StgValue><ssdm name="store_ln317"/></StgValue>
</operation>

<operation id="340" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
_ZN4NodeC2Ev.exit343:33 %store_ln317 = store i32 %tmp_58, i32 %cur_box_minY

]]></Node>
<StgValue><ssdm name="store_ln317"/></StgValue>
</operation>

<operation id="341" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
_ZN4NodeC2Ev.exit343:34 %store_ln317 = store i32 %tmp_59, i32 %cur_box_maxY

]]></Node>
<StgValue><ssdm name="store_ln317"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="342" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="1" op_0_bw="3">
<![CDATA[
_ZN4NodeC2Ev.exit343:2 %root_child_load = load i3 %root_child_addr

]]></Node>
<StgValue><ssdm name="root_child_load"/></StgValue>
</operation>

<operation id="343" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="1" op_0_bw="3">
<![CDATA[
_ZN4NodeC2Ev.exit343:5 %root_child_load_1 = load i3 %root_child_addr_1

]]></Node>
<StgValue><ssdm name="root_child_load_1"/></StgValue>
</operation>

<operation id="344" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="3" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN4NodeC2Ev.exit343:7 %root_child_addr_2 = getelementptr i1 %root_child, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="root_child_addr_2"/></StgValue>
</operation>

<operation id="345" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="1" op_0_bw="3">
<![CDATA[
_ZN4NodeC2Ev.exit343:8 %root_child_load_2 = load i3 %root_child_addr_2

]]></Node>
<StgValue><ssdm name="root_child_load_2"/></StgValue>
</operation>

<operation id="346" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="3" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN4NodeC2Ev.exit343:10 %root_child_addr_3 = getelementptr i1 %root_child, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="root_child_addr_3"/></StgValue>
</operation>

<operation id="347" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="1" op_0_bw="3">
<![CDATA[
_ZN4NodeC2Ev.exit343:11 %root_child_load_3 = load i3 %root_child_addr_3

]]></Node>
<StgValue><ssdm name="root_child_load_3"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="348" st_id="24" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ZN4NodeC2Ev.exit343:3 %select_ln316 = select i1 %root_child_load, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="select_ln316"/></StgValue>
</operation>

<operation id="349" st_id="24" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ZN4NodeC2Ev.exit343:6 %select_ln316_1 = select i1 %root_child_load_1, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="select_ln316_1"/></StgValue>
</operation>

<operation id="350" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="1" op_0_bw="3">
<![CDATA[
_ZN4NodeC2Ev.exit343:8 %root_child_load_2 = load i3 %root_child_addr_2

]]></Node>
<StgValue><ssdm name="root_child_load_2"/></StgValue>
</operation>

<operation id="351" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="1" op_0_bw="3">
<![CDATA[
_ZN4NodeC2Ev.exit343:11 %root_child_load_3 = load i3 %root_child_addr_3

]]></Node>
<StgValue><ssdm name="root_child_load_3"/></StgValue>
</operation>

<operation id="352" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="3" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN4NodeC2Ev.exit343:13 %root_child_addr_4 = getelementptr i1 %root_child, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="root_child_addr_4"/></StgValue>
</operation>

<operation id="353" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="1" op_0_bw="3">
<![CDATA[
_ZN4NodeC2Ev.exit343:14 %root_child_load_4 = load i3 %root_child_addr_4

]]></Node>
<StgValue><ssdm name="root_child_load_4"/></StgValue>
</operation>

<operation id="354" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="3" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN4NodeC2Ev.exit343:16 %root_child_addr_5 = getelementptr i1 %root_child, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="root_child_addr_5"/></StgValue>
</operation>

<operation id="355" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="1" op_0_bw="3">
<![CDATA[
_ZN4NodeC2Ev.exit343:17 %root_child_load_5 = load i3 %root_child_addr_5

]]></Node>
<StgValue><ssdm name="root_child_load_5"/></StgValue>
</operation>

<operation id="356" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN4NodeC2Ev.exit343:35 %store_ln317 = store i32 %select_ln316, i32 0

]]></Node>
<StgValue><ssdm name="store_ln317"/></StgValue>
</operation>

<operation id="357" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN4NodeC2Ev.exit343:36 %store_ln317 = store i32 %select_ln316_1, i32 1

]]></Node>
<StgValue><ssdm name="store_ln317"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="358" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ZN4NodeC2Ev.exit343:9 %select_ln316_2 = select i1 %root_child_load_2, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="select_ln316_2"/></StgValue>
</operation>

<operation id="359" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ZN4NodeC2Ev.exit343:12 %select_ln316_3 = select i1 %root_child_load_3, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="select_ln316_3"/></StgValue>
</operation>

<operation id="360" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="1" op_0_bw="3">
<![CDATA[
_ZN4NodeC2Ev.exit343:14 %root_child_load_4 = load i3 %root_child_addr_4

]]></Node>
<StgValue><ssdm name="root_child_load_4"/></StgValue>
</operation>

<operation id="361" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ZN4NodeC2Ev.exit343:15 %select_ln316_4 = select i1 %root_child_load_4, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="select_ln316_4"/></StgValue>
</operation>

<operation id="362" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="1" op_0_bw="3">
<![CDATA[
_ZN4NodeC2Ev.exit343:17 %root_child_load_5 = load i3 %root_child_addr_5

]]></Node>
<StgValue><ssdm name="root_child_load_5"/></StgValue>
</operation>

<operation id="363" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="385" op_0_bw="385" op_1_bw="1" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="128" op_8_bw="96">
<![CDATA[
_ZN4NodeC2Ev.exit343:20 %tmp_81 = bitconcatenate i385 @_ssdm_op_BitConcatenate.i385.i1.i32.i32.i32.i32.i32.i128.i96, i1 %root_child_load_5, i32 %select_ln316_4, i32 %select_ln316_3, i32 %select_ln316_2, i32 %select_ln316_1, i32 %select_ln316, i128 %tmp_80, i96 0

]]></Node>
<StgValue><ssdm name="tmp_81"/></StgValue>
</operation>

<operation id="364" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="385" op_0_bw="385" op_1_bw="385">
<![CDATA[
_ZN4NodeC2Ev.exit343:21 %or_ln316 = or i385 %tmp_81, i385 36893488143124135936

]]></Node>
<StgValue><ssdm name="or_ln316"/></StgValue>
</operation>

<operation id="365" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="289" op_0_bw="289" op_1_bw="385" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN4NodeC2Ev.exit343:22 %tmp_25 = partselect i289 @_ssdm_op_PartSelect.i289.i385.i32.i32, i385 %or_ln316, i32 96, i32 384

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="366" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="320" op_0_bw="289">
<![CDATA[
_ZN4NodeC2Ev.exit343:23 %sext_ln316 = sext i289 %tmp_25

]]></Node>
<StgValue><ssdm name="sext_ln316"/></StgValue>
</operation>

<operation id="367" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="33" op_0_bw="33" op_1_bw="385" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN4NodeC2Ev.exit343:24 %tmp_82 = partselect i33 @_ssdm_op_PartSelect.i33.i385.i32.i32, i385 %or_ln316, i32 32, i32 64

]]></Node>
<StgValue><ssdm name="tmp_82"/></StgValue>
</operation>

<operation id="368" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="386" op_0_bw="386" op_1_bw="1" op_2_bw="320" op_3_bw="33" op_4_bw="32">
<![CDATA[
_ZN4NodeC2Ev.exit343:25 %or_ln316_8 = bitconcatenate i386 @_ssdm_op_BitConcatenate.i386.i1.i320.i33.i32, i1 0, i320 %sext_ln316, i33 %tmp_82, i32 0

]]></Node>
<StgValue><ssdm name="or_ln316_8"/></StgValue>
</operation>

<operation id="369" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="417" op_0_bw="386">
<![CDATA[
_ZN4NodeC2Ev.exit343:26 %zext_ln316 = zext i386 %or_ln316_8

]]></Node>
<StgValue><ssdm name="zext_ln316"/></StgValue>
</operation>

<operation id="370" st_id="25" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="0" op_0_bw="0" op_1_bw="417" op_2_bw="417">
<![CDATA[
_ZN4NodeC2Ev.exit343:27 %write_ln316 = write void @_ssdm_op_Write.ap_fifo.volatile.i417P0A, i417 %insertNode4insert, i417 %zext_ln316

]]></Node>
<StgValue><ssdm name="write_ln316"/></StgValue>
</operation>

<operation id="371" st_id="25" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN4NodeC2Ev.exit343:37 %store_ln317 = store i32 %select_ln316_2, i32 2

]]></Node>
<StgValue><ssdm name="store_ln317"/></StgValue>
</operation>

<operation id="372" st_id="25" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN4NodeC2Ev.exit343:38 %store_ln317 = store i32 %select_ln316_3, i32 3

]]></Node>
<StgValue><ssdm name="store_ln317"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="373" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="root_index_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
_ZN4NodeC2Ev.exit343:0 %store_ln0 = store i1 1, i1 %root_index

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="374" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="root_index_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ZN4NodeC2Ev.exit343:18 %select_ln316_5 = select i1 %root_child_load_5, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="select_ln316_5"/></StgValue>
</operation>

<operation id="375" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="root_index_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
_ZN4NodeC2Ev.exit343:28 %store_ln317 = store i32 0, i32 %cur_index

]]></Node>
<StgValue><ssdm name="store_ln317"/></StgValue>
</operation>

<operation id="376" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="root_index_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
_ZN4NodeC2Ev.exit343:29 %store_ln317 = store i32 4294967295, i32 %cur_parent

]]></Node>
<StgValue><ssdm name="store_ln317"/></StgValue>
</operation>

<operation id="377" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="root_index_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
_ZN4NodeC2Ev.exit343:30 %store_ln317 = store i1 1, i1 %cur_hasLeaves

]]></Node>
<StgValue><ssdm name="store_ln317"/></StgValue>
</operation>

<operation id="378" st_id="26" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="root_index_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN4NodeC2Ev.exit343:39 %store_ln317 = store i32 %select_ln316_4, i32 4

]]></Node>
<StgValue><ssdm name="store_ln317"/></StgValue>
</operation>

<operation id="379" st_id="26" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="root_index_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN4NodeC2Ev.exit343:40 %store_ln317 = store i32 %select_ln316_5, i32 5

]]></Node>
<StgValue><ssdm name="store_ln317"/></StgValue>
</operation>

<operation id="380" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="root_index_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
_ZN4NodeC2Ev.exit343:41 %store_ln317 = store i32 0, i32 %cur_amount_of_children

]]></Node>
<StgValue><ssdm name="store_ln317"/></StgValue>
</operation>

<operation id="381" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="root_index_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="0" op_0_bw="0">
<![CDATA[
_ZN4NodeC2Ev.exit343:42 %br_ln0 = br void %if.end46

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="382" st_id="26" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
if.end46:0 %write_ln319 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %getNode4insert2, i32 0

]]></Node>
<StgValue><ssdm name="write_ln319"/></StgValue>
</operation>

<operation id="383" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="0" op_0_bw="0">
<![CDATA[
if.end46:1 %br_ln321 = br void %sw.epilog79

]]></Node>
<StgValue><ssdm name="br_ln321"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
