Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_Array_Input_behav xil_defaultlib.tb_Array_Input xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3705] select index 1 into 'A' is out of bounds [C:/Users/Boyang/Desktop/CNN/m3_CNN_N_8_bit/DA_OBC.srcs/sources_1/new/tb_Array_Input.sv:71]
WARNING: [VRFC 10-3705] select index 1 into 'B_matrix' is out of bounds [C:/Users/Boyang/Desktop/CNN/m3_CNN_N_8_bit/DA_OBC.srcs/sources_1/new/tb_Array_Input.sv:73]
WARNING: [VRFC 10-3705] select index 1 into 'B_matrix' is out of bounds [C:/Users/Boyang/Desktop/CNN/m3_CNN_N_8_bit/DA_OBC.srcs/sources_1/new/tb_Array_Input.sv:74]
WARNING: [VRFC 10-3705] select index 1 into 'B_matrix' is out of bounds [C:/Users/Boyang/Desktop/CNN/m3_CNN_N_8_bit/DA_OBC.srcs/sources_1/new/tb_Array_Input.sv:75]
WARNING: [VRFC 10-3705] select index 1 into 'B_matrix' is out of bounds [C:/Users/Boyang/Desktop/CNN/m3_CNN_N_8_bit/DA_OBC.srcs/sources_1/new/tb_Array_Input.sv:76]
WARNING: [VRFC 10-3705] select index 1 into 'bias_array' is out of bounds [C:/Users/Boyang/Desktop/CNN/m3_CNN_N_8_bit/DA_OBC.srcs/sources_1/new/tb_Array_Input.sv:79]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/Boyang/Desktop/CNN/m3_CNN_N_8_bit/DA_OBC.srcs/sources_1/new/Array_Input.sv" Line 1. Module Array_Input(M=1,N=1,K=4,LUT_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Boyang/Desktop/CNN/m3_CNN_N_8_bit/DA_OBC.srcs/sources_1/new/Array_Input.sv" Line 1. Module Array_Input(M=1,N=1,K=4,LUT_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.adder_sub(WIDTH=8)
Compiling module xil_defaultlib.SA(M=1,N=1)
Compiling module xil_defaultlib.LUT(DATA_WIDTH_A=8,DATA_WIDTH_B=...
Compiling module xil_defaultlib.Array_Input(M=1,N=1,K=4,LUT_WIDT...
Compiling module xil_defaultlib.tb_Array_Input
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_Array_Input_behav
