Analysis & Synthesis report for lab5-week2-ECE385
Thu Mar 03 00:25:54 2022
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. State Machine - |slc3_testtop|slc3:slc|ISDU:state_controller|State
  9. Registers Removed During Synthesis
 10. General Register Statistics
 11. Multiplexer Restructuring Statistics (Restructuring Performed)
 12. Parameter Settings for User Entity Instance: test_memory:mem
 13. Parameter Settings for User Entity Instance: test_memory:mem|memory_parser:parser
 14. Port Connectivity Checks: "slc3:slc|reg_two_to_one_mux:DR_Mux"
 15. Port Connectivity Checks: "slc3:slc|ISDU:state_controller"
 16. Port Connectivity Checks: "slc3:slc|Mem2IO:memory_subsystem"
 17. Port Connectivity Checks: "slc3:slc"
 18. Post-Synthesis Netlist Statistics for Top Partition
 19. Elapsed Time Per Partition
 20. Analysis & Synthesis Messages
 21. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Thu Mar 03 00:25:54 2022       ;
; Quartus Prime Version              ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                      ; lab5-week2-ECE385                           ;
; Top-level Entity Name              ; slc3_testtop                                ;
; Family                             ; MAX 10                                      ;
; Total logic elements               ; 601                                         ;
;     Total combinational functions  ; 455                                         ;
;     Dedicated logic registers      ; 225                                         ;
; Total registers                    ; 225                                         ;
; Total pins                         ; 51                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 0                                           ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
; UFM blocks                         ; 0                                           ;
; ADC blocks                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; 10M50DAF484C7G     ;                    ;
; Top-level entity name                                            ; slc3_testtop       ; lab5-week2-ECE385  ;
; Family name                                                      ; MAX 10             ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                    ;
+--------------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path     ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                            ; Library ;
+--------------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------------------+---------+
; two_to_one_mux.sv                    ; yes             ; User SystemVerilog HDL File  ; C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/two_to_one_mux.sv                    ;         ;
; reg_16.sv                            ; yes             ; User SystemVerilog HDL File  ; C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/reg_16.sv                            ;         ;
; pc_mux.sv                            ; yes             ; User SystemVerilog HDL File  ; C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/pc_mux.sv                            ;         ;
; HexDriver.sv                         ; yes             ; User SystemVerilog HDL File  ; C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/HexDriver.sv                         ;         ;
; gate_mux.sv                          ; yes             ; User SystemVerilog HDL File  ; C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/gate_mux.sv                          ;         ;
; lab5-givenModules/test_memory.sv     ; yes             ; User SystemVerilog HDL File  ; C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/test_memory.sv     ;         ;
; lab5-givenModules/synchronizers.sv   ; yes             ; User SystemVerilog HDL File  ; C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/synchronizers.sv   ;         ;
; lab5-givenModules/slc3_testtop.sv    ; yes             ; User SystemVerilog HDL File  ; C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/slc3_testtop.sv    ;         ;
; lab5-givenModules/SLC3_2.sv          ; yes             ; User SystemVerilog HDL File  ; C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/SLC3_2.sv          ;         ;
; lab5-givenModules/slc3.sv            ; yes             ; User SystemVerilog HDL File  ; C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/slc3.sv            ;         ;
; lab5-givenModules/memory_contents.sv ; yes             ; User SystemVerilog HDL File  ; C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/memory_contents.sv ;         ;
; lab5-givenModules/Mem2IO.sv          ; yes             ; User SystemVerilog HDL File  ; C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/Mem2IO.sv          ;         ;
; lab5-givenModules/ISDU.sv            ; yes             ; User SystemVerilog HDL File  ; C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/ISDU.sv            ;         ;
; reg_file.sv                          ; yes             ; User SystemVerilog HDL File  ; C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/reg_file.sv                          ;         ;
; ALU.sv                               ; yes             ; User SystemVerilog HDL File  ; C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/ALU.sv                               ;         ;
; reg_two_to_one_mux.sv                ; yes             ; User SystemVerilog HDL File  ; C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/reg_two_to_one_mux.sv                ;         ;
; addr2_mux.sv                         ; yes             ; User SystemVerilog HDL File  ; C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/addr2_mux.sv                         ;         ;
; reg_1.sv                             ; yes             ; User SystemVerilog HDL File  ; C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/reg_1.sv                             ;         ;
; reg_3.sv                             ; yes             ; User SystemVerilog HDL File  ; C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/reg_3.sv                             ;         ;
+--------------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimated Total logic elements              ; 601       ;
;                                             ;           ;
; Total combinational functions               ; 455       ;
; Logic element usage by number of LUT inputs ;           ;
;     -- 4 input functions                    ; 308       ;
;     -- 3 input functions                    ; 123       ;
;     -- <=2 input functions                  ; 24        ;
;                                             ;           ;
; Logic elements by mode                      ;           ;
;     -- normal mode                          ; 410       ;
;     -- arithmetic mode                      ; 45        ;
;                                             ;           ;
; Total registers                             ; 225       ;
;     -- Dedicated logic registers            ; 225       ;
;     -- I/O registers                        ; 0         ;
;                                             ;           ;
; I/O pins                                    ; 51        ;
;                                             ;           ;
; Embedded Multiplier 9-bit elements          ; 0         ;
;                                             ;           ;
; Maximum fan-out node                        ; Clk~input ;
; Maximum fan-out                             ; 225       ;
; Total fan-out                               ; 2451      ;
; Average fan-out                             ; 3.13      ;
+---------------------------------------------+-----------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                   ;
+------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+---------------------------------------------------------+--------------------+--------------+
; Compilation Hierarchy Node         ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; UFM Blocks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; ADC blocks ; Full Hierarchy Name                                     ; Entity Name        ; Library Name ;
+------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+---------------------------------------------------------+--------------------+--------------+
; |slc3_testtop                      ; 455 (1)             ; 225 (0)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 51   ; 0            ; 0          ; |slc3_testtop                                           ; slc3_testtop       ; work         ;
;    |slc3:slc|                      ; 454 (25)            ; 223 (0)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_testtop|slc3:slc                                  ; slc3               ; work         ;
;       |ALU:ALU_Unit|               ; 19 (19)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_testtop|slc3:slc|ALU:ALU_Unit                     ; ALU                ; work         ;
;       |HexDriver:hex_drivers[0]|   ; 7 (7)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_testtop|slc3:slc|HexDriver:hex_drivers[0]         ; HexDriver          ; work         ;
;       |HexDriver:hex_drivers[1]|   ; 7 (7)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_testtop|slc3:slc|HexDriver:hex_drivers[1]         ; HexDriver          ; work         ;
;       |HexDriver:hex_drivers[2]|   ; 7 (7)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_testtop|slc3:slc|HexDriver:hex_drivers[2]         ; HexDriver          ; work         ;
;       |HexDriver:hex_drivers[3]|   ; 16 (16)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_testtop|slc3:slc|HexDriver:hex_drivers[3]         ; HexDriver          ; work         ;
;       |ISDU:state_controller|      ; 39 (39)             ; 27 (27)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_testtop|slc3:slc|ISDU:state_controller            ; ISDU               ; work         ;
;       |addr2_mux:ADDR2_Mux|        ; 11 (11)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_testtop|slc3:slc|addr2_mux:ADDR2_Mux              ; addr2_mux          ; work         ;
;       |gate_mux:GATE_Mux_Unit|     ; 55 (55)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_testtop|slc3:slc|gate_mux:GATE_Mux_Unit           ; gate_mux           ; work         ;
;       |reg_16:IR_Unit|             ; 17 (17)             ; 16 (16)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_testtop|slc3:slc|reg_16:IR_Unit                   ; reg_16             ; work         ;
;       |reg_16:MAR_Unit|            ; 1 (1)               ; 16 (16)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_testtop|slc3:slc|reg_16:MAR_Unit                  ; reg_16             ; work         ;
;       |reg_16:MDR_Unit|            ; 25 (25)             ; 16 (16)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_testtop|slc3:slc|reg_16:MDR_Unit                  ; reg_16             ; work         ;
;       |reg_16:PC_Unit|             ; 18 (18)             ; 16 (16)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_testtop|slc3:slc|reg_16:PC_Unit                   ; reg_16             ; work         ;
;       |reg_1:BEN_Unit|             ; 3 (3)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_testtop|slc3:slc|reg_1:BEN_Unit                   ; reg_1              ; work         ;
;       |reg_3:CC_Unit|              ; 6 (6)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_testtop|slc3:slc|reg_3:CC_Unit                    ; reg_3              ; work         ;
;       |reg_file:Register_file|     ; 94 (80)             ; 128 (0)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_testtop|slc3:slc|reg_file:Register_file           ; reg_file           ; work         ;
;          |reg_16:R0|               ; 1 (1)               ; 16 (16)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_testtop|slc3:slc|reg_file:Register_file|reg_16:R0 ; reg_16             ; work         ;
;          |reg_16:R1|               ; 2 (2)               ; 16 (16)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_testtop|slc3:slc|reg_file:Register_file|reg_16:R1 ; reg_16             ; work         ;
;          |reg_16:R2|               ; 2 (2)               ; 16 (16)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_testtop|slc3:slc|reg_file:Register_file|reg_16:R2 ; reg_16             ; work         ;
;          |reg_16:R3|               ; 1 (1)               ; 16 (16)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_testtop|slc3:slc|reg_file:Register_file|reg_16:R3 ; reg_16             ; work         ;
;          |reg_16:R4|               ; 1 (1)               ; 16 (16)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_testtop|slc3:slc|reg_file:Register_file|reg_16:R4 ; reg_16             ; work         ;
;          |reg_16:R5|               ; 3 (3)               ; 16 (16)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_testtop|slc3:slc|reg_file:Register_file|reg_16:R5 ; reg_16             ; work         ;
;          |reg_16:R6|               ; 3 (3)               ; 16 (16)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_testtop|slc3:slc|reg_file:Register_file|reg_16:R6 ; reg_16             ; work         ;
;          |reg_16:R7|               ; 1 (1)               ; 16 (16)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_testtop|slc3:slc|reg_file:Register_file|reg_16:R7 ; reg_16             ; work         ;
;       |reg_two_to_one_mux:SR1_Mux| ; 3 (3)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_testtop|slc3:slc|reg_two_to_one_mux:SR1_Mux       ; reg_two_to_one_mux ; work         ;
;       |two_to_one_mux:ADDR1_Mux|   ; 18 (18)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_testtop|slc3:slc|two_to_one_mux:ADDR1_Mux         ; two_to_one_mux     ; work         ;
;       |two_to_one_mux:SR2_Mux|     ; 83 (83)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_testtop|slc3:slc|two_to_one_mux:SR2_Mux           ; two_to_one_mux     ; work         ;
;    |sync:button_sync[0]|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_testtop|sync:button_sync[0]                       ; sync               ; work         ;
;    |sync:button_sync[1]|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_testtop|sync:button_sync[1]                       ; sync               ; work         ;
+------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+---------------------------------------------------------+--------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |slc3_testtop|slc3:slc|ISDU:state_controller|State                                                                                                                                                                                                                                                                                                                                        ;
+----------------+------------+------------+------------+------------+------------+--------------+--------------+--------------+------------+------------+------------+--------------+--------------+--------------+------------+------------+------------+------------+------------+------------+--------------+--------------+--------------+------------+----------------+----------------+--------------+
; Name           ; State.S_22 ; State.S_00 ; State.S_12 ; State.S_21 ; State.S_04 ; State.S_16_3 ; State.S_16_2 ; State.S_16_1 ; State.S_23 ; State.S_07 ; State.S_27 ; State.S_25_3 ; State.S_25_2 ; State.S_25_1 ; State.S_06 ; State.S_09 ; State.S_05 ; State.S_01 ; State.S_32 ; State.S_35 ; State.S_33_3 ; State.S_33_2 ; State.S_33_1 ; State.S_18 ; State.PauseIR2 ; State.PauseIR1 ; State.Halted ;
+----------------+------------+------------+------------+------------+------------+--------------+--------------+--------------+------------+------------+------------+--------------+--------------+--------------+------------+------------+------------+------------+------------+------------+--------------+--------------+--------------+------------+----------------+----------------+--------------+
; State.Halted   ; 0          ; 0          ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0          ; 0              ; 0              ; 0            ;
; State.PauseIR1 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0          ; 0              ; 1              ; 1            ;
; State.PauseIR2 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0          ; 1              ; 0              ; 1            ;
; State.S_18     ; 0          ; 0          ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 1          ; 0              ; 0              ; 1            ;
; State.S_33_1   ; 0          ; 0          ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0            ; 0            ; 1            ; 0          ; 0              ; 0              ; 1            ;
; State.S_33_2   ; 0          ; 0          ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0            ; 1            ; 0            ; 0          ; 0              ; 0              ; 1            ;
; State.S_33_3   ; 0          ; 0          ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1            ; 0            ; 0            ; 0          ; 0              ; 0              ; 1            ;
; State.S_35     ; 0          ; 0          ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0            ; 0            ; 0            ; 0          ; 0              ; 0              ; 1            ;
; State.S_32     ; 0          ; 0          ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0            ; 0            ; 0            ; 0          ; 0              ; 0              ; 1            ;
; State.S_01     ; 0          ; 0          ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0          ; 0              ; 0              ; 1            ;
; State.S_05     ; 0          ; 0          ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0          ; 0              ; 0              ; 1            ;
; State.S_09     ; 0          ; 0          ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0          ; 0              ; 0              ; 1            ;
; State.S_06     ; 0          ; 0          ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0          ; 0              ; 0              ; 1            ;
; State.S_25_1   ; 0          ; 0          ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 1            ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0          ; 0              ; 0              ; 1            ;
; State.S_25_2   ; 0          ; 0          ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 1            ; 0            ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0          ; 0              ; 0              ; 1            ;
; State.S_25_3   ; 0          ; 0          ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 1            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0          ; 0              ; 0              ; 1            ;
; State.S_27     ; 0          ; 0          ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0          ; 0          ; 1          ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0          ; 0              ; 0              ; 1            ;
; State.S_07     ; 0          ; 0          ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0          ; 1          ; 0          ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0          ; 0              ; 0              ; 1            ;
; State.S_23     ; 0          ; 0          ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 1          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0          ; 0              ; 0              ; 1            ;
; State.S_16_1   ; 0          ; 0          ; 0          ; 0          ; 0          ; 0            ; 0            ; 1            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0          ; 0              ; 0              ; 1            ;
; State.S_16_2   ; 0          ; 0          ; 0          ; 0          ; 0          ; 0            ; 1            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0          ; 0              ; 0              ; 1            ;
; State.S_16_3   ; 0          ; 0          ; 0          ; 0          ; 0          ; 1            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0          ; 0              ; 0              ; 1            ;
; State.S_04     ; 0          ; 0          ; 0          ; 0          ; 1          ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0          ; 0              ; 0              ; 1            ;
; State.S_21     ; 0          ; 0          ; 0          ; 1          ; 0          ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0          ; 0              ; 0              ; 1            ;
; State.S_12     ; 0          ; 0          ; 1          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0          ; 0              ; 0              ; 1            ;
; State.S_00     ; 0          ; 1          ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0          ; 0              ; 0              ; 1            ;
; State.S_22     ; 1          ; 0          ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0          ; 0              ; 0              ; 1            ;
+----------------+------------+------------+------------+------------+------------+--------------+--------------+--------------+------------+------------+------------+--------------+--------------+--------------+------------+------------+------------+------------+------------+------------+--------------+--------------+--------------+------------+----------------+----------------+--------------+


+-------------------------------------------------------------+
; Registers Removed During Synthesis                          ;
+----------------------------------------+--------------------+
; Register name                          ; Reason for Removal ;
+----------------------------------------+--------------------+
; slc3:slc|ISDU:state_controller|State~2 ; Lost fanout        ;
; slc3:slc|ISDU:state_controller|State~3 ; Lost fanout        ;
; slc3:slc|ISDU:state_controller|State~4 ; Lost fanout        ;
; slc3:slc|ISDU:state_controller|State~5 ; Lost fanout        ;
; slc3:slc|ISDU:state_controller|State~6 ; Lost fanout        ;
; Total Number of Removed Registers = 5  ;                    ;
+----------------------------------------+--------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 225   ;
; Number of registers using Synchronous Clear  ; 28    ;
; Number of registers using Synchronous Load   ; 26    ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 194   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------+
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |slc3_testtop|slc3:slc|reg_16:IR_Unit|Data_Out[15]                   ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |slc3_testtop|slc3:slc|reg_file:Register_file|reg_16:R7|Data_Out[15] ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |slc3_testtop|slc3:slc|reg_file:Register_file|reg_16:R6|Data_Out[11] ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |slc3_testtop|slc3:slc|reg_file:Register_file|reg_16:R5|Data_Out[8]  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |slc3_testtop|slc3:slc|reg_file:Register_file|reg_16:R4|Data_Out[8]  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |slc3_testtop|slc3:slc|reg_file:Register_file|reg_16:R3|Data_Out[8]  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |slc3_testtop|slc3:slc|reg_file:Register_file|reg_16:R2|Data_Out[5]  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |slc3_testtop|slc3:slc|reg_file:Register_file|reg_16:R1|Data_Out[9]  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |slc3_testtop|slc3:slc|reg_file:Register_file|reg_16:R0|Data_Out[14] ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |slc3_testtop|slc3:slc|reg_16:MAR_Unit|Data_Out[2]                   ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |slc3_testtop|slc3:slc|reg_3:CC_Unit|Data_Out[1]                     ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |slc3_testtop|slc3:slc|reg_16:PC_Unit|Data_Out[15]                   ;
; 4:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |slc3_testtop|slc3:slc|reg_16:MDR_Unit|Data_Out[14]                  ;
; 6:1                ; 10 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |slc3_testtop|slc3:slc|reg_16:MDR_Unit|Data_Out[7]                   ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |slc3_testtop|slc3:slc|addr2_mux:ADDR2_Mux|OUT[15]                   ;
; 8:1                ; 16 bits   ; 80 LEs        ; 80 LEs               ; 0 LEs                  ; No         ; |slc3_testtop|slc3:slc|reg_file:Register_file|Mux14                  ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |slc3_testtop|slc3:slc|addr2_mux:ADDR2_Mux|OUT[8]                    ;
; 9:1                ; 12 bits   ; 72 LEs        ; 72 LEs               ; 0 LEs                  ; No         ; |slc3_testtop|slc3:slc|two_to_one_mux:SR2_Mux|OUT[8]                 ;
; 9:1                ; 4 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |slc3_testtop|slc3:slc|two_to_one_mux:SR2_Mux|OUT[1]                 ;
; 6:1                ; 16 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |slc3_testtop|slc3:slc|gate_mux:GATE_Mux_Unit|BUS[11]                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------+


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: test_memory:mem ;
+----------------+-------+-------------------------------------+
; Parameter Name ; Value ; Type                                ;
+----------------+-------+-------------------------------------+
; size           ; 256   ; Signed Integer                      ;
; init_external  ; 0     ; Signed Integer                      ;
+----------------+-------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: test_memory:mem|memory_parser:parser ;
+----------------+-------+----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                     ;
+----------------+-------+----------------------------------------------------------+
; size           ; 256   ; Signed Integer                                           ;
+----------------+-------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Port Connectivity Checks: "slc3:slc|reg_two_to_one_mux:DR_Mux" ;
+------+-------+----------+--------------------------------------+
; Port ; Type  ; Severity ; Details                              ;
+------+-------+----------+--------------------------------------+
; S1   ; Input ; Info     ; Stuck at VCC                         ;
+------+-------+----------+--------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "slc3:slc|ISDU:state_controller"                                                       ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; LD_LED ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; SR2MUX ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------+
; Port Connectivity Checks: "slc3:slc|Mem2IO:memory_subsystem" ;
+------+--------+----------+-----------------------------------+
; Port ; Type   ; Severity ; Details                           ;
+------+--------+----------+-----------------------------------+
; HEX0 ; Output ; Info     ; Explicitly unconnected            ;
; HEX1 ; Output ; Info     ; Explicitly unconnected            ;
; HEX2 ; Output ; Info     ; Explicitly unconnected            ;
; HEX3 ; Output ; Info     ; Explicitly unconnected            ;
+------+--------+----------+-----------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "slc3:slc"                                                                                   ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; ADDR[15..10] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 51                          ;
; cycloneiii_ff         ; 225                         ;
;     ENA               ; 168                         ;
;     ENA SCLR SLD      ; 26                          ;
;     SCLR              ; 2                           ;
;     plain             ; 29                          ;
; cycloneiii_lcell_comb ; 460                         ;
;     arith             ; 45                          ;
;         2 data inputs ; 15                          ;
;         3 data inputs ; 30                          ;
;     normal            ; 415                         ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 5                           ;
;         2 data inputs ; 8                           ;
;         3 data inputs ; 93                          ;
;         4 data inputs ; 308                         ;
;                       ;                             ;
; Max LUT depth         ; 13.50                       ;
; Average LUT depth     ; 8.54                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Thu Mar 03 00:25:40 2022
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off lab5-week2-ECE385 -c lab5-week2-ECE385
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file two_to_one_mux.sv
    Info (12023): Found entity 1: two_to_one_mux File: C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/two_to_one_mux.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file testbench_1.sv
    Info (12023): Found entity 1: testbench_1 File: C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/testbench_1.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file reg_16.sv
    Info (12023): Found entity 1: reg_16 File: C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/reg_16.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file pc_mux.sv
    Info (12023): Found entity 1: pc_mux File: C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/pc_mux.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file hexdriver.sv
    Info (12023): Found entity 1: HexDriver File: C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/HexDriver.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file gate_mux.sv
    Info (12023): Found entity 1: gate_mux File: C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/gate_mux.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file lab5-givenmodules/test_memory.sv
    Info (12023): Found entity 1: test_memory File: C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/test_memory.sv Line: 26
Info (12021): Found 3 design units, including 3 entities, in source file lab5-givenmodules/synchronizers.sv
    Info (12023): Found entity 1: sync File: C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/synchronizers.sv Line: 7
    Info (12023): Found entity 2: sync_r0 File: C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/synchronizers.sv Line: 21
    Info (12023): Found entity 3: sync_r1 File: C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/synchronizers.sv Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file lab5-givenmodules/slc3_testtop.sv
    Info (12023): Found entity 1: slc3_testtop File: C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/slc3_testtop.sv Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file lab5-givenmodules/slc3_sramtop.sv
    Info (12023): Found entity 1: slc3_sramtop File: C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/slc3_sramtop.sv Line: 5
Info (12021): Found 1 design units, including 0 entities, in source file lab5-givenmodules/slc3_2.sv
    Info (12022): Found design unit 1: SLC3_2 (SystemVerilog) File: C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/SLC3_2.sv Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file lab5-givenmodules/slc3.sv
    Info (12023): Found entity 1: slc3 File: C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/slc3.sv Line: 20
Info (12021): Found 1 design units, including 1 entities, in source file lab5-givenmodules/memory_contents.sv
    Info (12023): Found entity 1: memory_parser File: C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/memory_contents.sv Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file lab5-givenmodules/mem2io.sv
    Info (12023): Found entity 1: Mem2IO File: C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/Mem2IO.sv Line: 16
Info (12021): Found 1 design units, including 1 entities, in source file lab5-givenmodules/isdu.sv
    Info (12023): Found entity 1: ISDU File: C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/ISDU.sv Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file lab5-givenmodules/instantiateram.sv
    Info (12023): Found entity 1: Instantiateram File: C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/Instantiateram.sv Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file ram.v
    Info (12023): Found entity 1: ram File: C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/ram.v Line: 39
Info (12021): Found 3 design units, including 3 entities, in source file sixteen_bit_adder.sv
    Info (12023): Found entity 1: sixteen_bit_adder File: C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/sixteen_bit_adder.sv Line: 1
    Info (12023): Found entity 2: fourbitRippleAdder File: C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/sixteen_bit_adder.sv Line: 22
    Info (12023): Found entity 3: full_adder File: C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/sixteen_bit_adder.sv Line: 36
Info (12021): Found 1 design units, including 1 entities, in source file reg_file.sv
    Info (12023): Found entity 1: reg_file File: C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/reg_file.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file alu.sv
    Info (12023): Found entity 1: ALU File: C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/ALU.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file reg_two_to_one_mux.sv
    Info (12023): Found entity 1: reg_two_to_one_mux File: C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/reg_two_to_one_mux.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file addr2_mux.sv
    Info (12023): Found entity 1: addr2_mux File: C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/addr2_mux.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file reg_1.sv
    Info (12023): Found entity 1: reg_1 File: C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/reg_1.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file reg_3.sv
    Info (12023): Found entity 1: reg_3 File: C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/reg_3.sv Line: 1
Info (12127): Elaborating entity "slc3_testtop" for the top level hierarchy
Info (12128): Elaborating entity "sync" for hierarchy "sync:button_sync[0]" File: C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/slc3_testtop.sv Line: 15
Info (12128): Elaborating entity "slc3" for hierarchy "slc3:slc" File: C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/slc3_testtop.sv Line: 29
Warning (10034): Output port "LED" at slc3.sv(23) has no driver File: C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/slc3.sv Line: 23
Info (12128): Elaborating entity "HexDriver" for hierarchy "slc3:slc|HexDriver:hex_drivers[0]" File: C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/slc3.sv Line: 36
Info (12128): Elaborating entity "Mem2IO" for hierarchy "slc3:slc|Mem2IO:memory_subsystem" File: C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/slc3.sv Line: 72
Info (12128): Elaborating entity "ISDU" for hierarchy "slc3:slc|ISDU:state_controller" File: C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/slc3.sv Line: 79
Info (10264): Verilog HDL Case Statement information at ISDU.sv(223): all case item expressions in this case statement are onehot File: C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/ISDU.sv Line: 223
Info (12128): Elaborating entity "ALU" for hierarchy "slc3:slc|ALU:ALU_Unit" File: C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/slc3.sv Line: 137
Info (12128): Elaborating entity "pc_mux" for hierarchy "slc3:slc|pc_mux:PC_Mux_Unit" File: C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/slc3.sv Line: 141
Warning (10230): Verilog HDL assignment warning at pc_mux.sv(14): truncated value with size 32 to match size of target (16) File: C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/pc_mux.sv Line: 14
Info (12128): Elaborating entity "two_to_one_mux" for hierarchy "slc3:slc|two_to_one_mux:MIO_Mux" File: C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/slc3.sv Line: 142
Info (12128): Elaborating entity "gate_mux" for hierarchy "slc3:slc|gate_mux:GATE_Mux_Unit" File: C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/slc3.sv Line: 145
Info (12128): Elaborating entity "addr2_mux" for hierarchy "slc3:slc|addr2_mux:ADDR2_Mux" File: C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/slc3.sv Line: 147
Info (12128): Elaborating entity "reg_two_to_one_mux" for hierarchy "slc3:slc|reg_two_to_one_mux:DR_Mux" File: C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/slc3.sv Line: 150
Info (12128): Elaborating entity "reg_16" for hierarchy "slc3:slc|reg_16:PC_Unit" File: C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/slc3.sv Line: 156
Info (12128): Elaborating entity "reg_file" for hierarchy "slc3:slc|reg_file:Register_file" File: C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/slc3.sv Line: 162
Warning (10270): Verilog HDL Case Statement warning at reg_file.sv(19): incomplete case statement has no default case item File: C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/reg_file.sv Line: 19
Info (12128): Elaborating entity "reg_1" for hierarchy "slc3:slc|reg_1:BEN_Unit" File: C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/slc3.sv Line: 164
Info (12128): Elaborating entity "reg_3" for hierarchy "slc3:slc|reg_3:CC_Unit" File: C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/slc3.sv Line: 165
Info (12128): Elaborating entity "test_memory" for hierarchy "test_memory:mem" File: C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/slc3_testtop.sv Line: 30
Warning (10034): Output port "readout" at test_memory.sv(32) has no driver File: C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/test_memory.sv Line: 32
Info (12128): Elaborating entity "memory_parser" for hierarchy "test_memory:mem|memory_parser:parser" File: C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/test_memory.sv Line: 71
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "LED[0]" is stuck at GND File: C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/slc3_testtop.sv Line: 7
    Warning (13410): Pin "LED[1]" is stuck at GND File: C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/slc3_testtop.sv Line: 7
    Warning (13410): Pin "LED[2]" is stuck at GND File: C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/slc3_testtop.sv Line: 7
    Warning (13410): Pin "LED[3]" is stuck at GND File: C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/slc3_testtop.sv Line: 7
    Warning (13410): Pin "LED[4]" is stuck at GND File: C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/slc3_testtop.sv Line: 7
    Warning (13410): Pin "LED[5]" is stuck at GND File: C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/slc3_testtop.sv Line: 7
    Warning (13410): Pin "LED[6]" is stuck at GND File: C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/slc3_testtop.sv Line: 7
    Warning (13410): Pin "LED[7]" is stuck at GND File: C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/slc3_testtop.sv Line: 7
    Warning (13410): Pin "LED[8]" is stuck at GND File: C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/slc3_testtop.sv Line: 7
    Warning (13410): Pin "LED[9]" is stuck at GND File: C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/slc3_testtop.sv Line: 7
Info (286030): Timing-Driven Synthesis is running
Info (17049): 5 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/output_files/lab5-week2-ECE385.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 678 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 13 input pins
    Info (21059): Implemented 38 output pins
    Info (21061): Implemented 627 logic cells
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 16 warnings
    Info: Peak virtual memory: 4770 megabytes
    Info: Processing ended: Thu Mar 03 00:25:54 2022
    Info: Elapsed time: 00:00:14
    Info: Total CPU time (on all processors): 00:00:31


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/output_files/lab5-week2-ECE385.map.smsg.


