// Seed: 4272168149
`celldefine
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout id_6;
  inout id_5;
  inout id_4;
  output id_3;
  output id_2;
  input id_1;
  logic id_6;
  assign id_6 = id_6;
  assign id_6 = id_1;
endmodule
