

================================================================
== Vivado HLS Report for 'servo_v3'
================================================================
* Date:           Tue Feb  4 17:09:39 2020

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        lab2_v3_hls
* Solution:       solution1
* Product family: kintex7
* Target device:  xc7k70t-fbv676-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     3.261|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    0|    0|    0|    0|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT  | URAM|
+-----------------+---------+-------+-------+-------+-----+
|DSP              |        -|      -|      -|      -|    -|
|Expression       |        -|      -|      0|     90|    -|
|FIFO             |        -|      -|      -|      -|    -|
|Instance         |        -|      -|      -|      -|    -|
|Memory           |        -|      -|      -|      -|    -|
|Multiplexer      |        -|      -|      -|     30|    -|
|Register         |        -|      -|      9|      -|    -|
+-----------------+---------+-------+-------+-------+-----+
|Total            |        0|      0|      9|    120|    0|
+-----------------+---------+-------+-------+-------+-----+
|Available        |      270|    240|  82000|  41000|    0|
+-----------------+---------+-------+-------+-------+-----+
|Utilization (%)  |        0|      0|   ~0  |   ~0  |    0|
+-----------------+---------+-------+-------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+-------+---+----+------------+------------+
    |add_ln33_fu_113_p2     |     +    |      0|  0|  15|           8|           1|
    |add_ln47_fu_86_p2      |     +    |      0|  0|  15|           8|           2|
    |icmp_ln25_fu_63_p2     |   icmp   |      0|  0|  11|           8|           1|
    |icmp_ln27_fu_107_p2    |   icmp   |      0|  0|  11|           8|           4|
    |icmp_ln39_fu_74_p2     |   icmp   |      0|  0|  11|           8|           1|
    |icmp_ln41_fu_80_p2     |   icmp   |      0|  0|  11|           8|           1|
    |select_ln27_fu_119_p3  |  select  |      0|  0|   8|           1|           4|
    |select_ln41_fu_92_p3   |  select  |      0|  0|   8|           1|           1|
    +-----------------------+----------+-------+---+----+------------+------------+
    |Total                  |          |      0|  0|  90|          50|          15|
    +-----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------+----+-----------+-----+-----------+
    |                 Name                | LUT| Input Size| Bits| Total Bits|
    +-------------------------------------+----+-----------+-----+-----------+
    |ap_phi_mux_speed_loc_1_phi_fu_54_p6  |  21|          4|    8|         32|
    |speed                                |   9|          2|    8|         16|
    +-------------------------------------+----+-----------+-----+-----------+
    |Total                                |  30|          6|   16|         48|
    +-------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------+---+----+-----+-----------+
    |    Name   | FF| LUT| Bits| Const Bits|
    +-----------+---+----+-----+-----------+
    |ap_CS_fsm  |  1|   0|    1|          0|
    |speed      |  8|   0|    8|          0|
    +-----------+---+----+-----+-----------+
    |Total      |  9|   0|    9|          0|
    +-----------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------------+-----+-----+------------+--------------+--------------+
|ap_clk            |  in |    1| ap_ctrl_hs |   servo_v3   | return value |
|ap_rst            |  in |    1| ap_ctrl_hs |   servo_v3   | return value |
|ap_start          |  in |    1| ap_ctrl_hs |   servo_v3   | return value |
|ap_done           | out |    1| ap_ctrl_hs |   servo_v3   | return value |
|ap_idle           | out |    1| ap_ctrl_hs |   servo_v3   | return value |
|ap_ready          | out |    1| ap_ctrl_hs |   servo_v3   | return value |
|in_left           |  in |    8|   ap_none  |    in_left   |    pointer   |
|in_right          |  in |    8|   ap_none  |   in_right   |    pointer   |
|in_up             |  in |    8|   ap_none  |     in_up    |    pointer   |
|in_down           |  in |    8|   ap_none  |    in_down   |    pointer   |
|out_speed         | out |    8|   ap_vld   |   out_speed  |    pointer   |
|out_speed_ap_vld  | out |    1|   ap_vld   |   out_speed  |    pointer   |
|out_control       |  in |    8|   ap_none  |  out_control |    pointer   |
+------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 0
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.26>
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %in_left) nounwind, !map !7"   --->   Operation 2 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %in_right) nounwind, !map !13"   --->   Operation 3 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %in_up) nounwind, !map !17"   --->   Operation 4 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %in_down) nounwind, !map !21"   --->   Operation 5 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %out_speed) nounwind, !map !25"   --->   Operation 6 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %out_control) nounwind, !map !29"   --->   Operation 7 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([9 x i8]* @servo_v3_str) nounwind"   --->   Operation 8 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%in_up_read = call i8 @_ssdm_op_Read.ap_auto.i8P(i8* %in_up) nounwind" [lab2_v3_hls/servo_v3.cpp:25]   --->   Operation 9 'read' 'in_up_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (1.22ns)   --->   "%icmp_ln25 = icmp eq i8 %in_up_read, 1" [lab2_v3_hls/servo_v3.cpp:25]   --->   Operation 10 'icmp' 'icmp_ln25' <Predicate = true> <Delay = 1.22> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.22> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%speed_load = load i8* @speed, align 1" [lab2_v3_hls/servo_v3.cpp:27]   --->   Operation 11 'load' 'speed_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "br i1 %icmp_ln25, label %._crit_edge, label %1" [lab2_v3_hls/servo_v3.cpp:25]   --->   Operation 12 'br' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%in_down_read = call i8 @_ssdm_op_Read.ap_auto.i8P(i8* %in_down) nounwind" [lab2_v3_hls/servo_v3.cpp:39]   --->   Operation 13 'read' 'in_down_read' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (1.22ns)   --->   "%icmp_ln39 = icmp eq i8 %in_down_read, 1" [lab2_v3_hls/servo_v3.cpp:39]   --->   Operation 14 'icmp' 'icmp_ln39' <Predicate = (!icmp_ln25)> <Delay = 1.22> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.22> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (1.12ns)   --->   "br i1 %icmp_ln39, label %._crit_edge3, label %._crit_edge2" [lab2_v3_hls/servo_v3.cpp:39]   --->   Operation 15 'br' <Predicate = (!icmp_ln25)> <Delay = 1.12>
ST_1 : Operation 16 [1/1] (1.22ns)   --->   "%icmp_ln41 = icmp eq i8 %speed_load, 0" [lab2_v3_hls/servo_v3.cpp:41]   --->   Operation 16 'icmp' 'icmp_ln41' <Predicate = (!icmp_ln25 & icmp_ln39)> <Delay = 1.22> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.22> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (1.39ns)   --->   "%add_ln47 = add i8 %speed_load, -1" [lab2_v3_hls/servo_v3.cpp:47]   --->   Operation 17 'add' 'add_ln47' <Predicate = (!icmp_ln25 & icmp_ln39 & !icmp_ln41)> <Delay = 1.39> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.74ns)   --->   "%select_ln41 = select i1 %icmp_ln41, i8 0, i8 %add_ln47" [lab2_v3_hls/servo_v3.cpp:41]   --->   Operation 18 'select' 'select_ln41' <Predicate = (!icmp_ln25 & icmp_ln39)> <Delay = 0.74> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (1.06ns)   --->   "store i8 %select_ln41, i8* @speed, align 1" [lab2_v3_hls/servo_v3.cpp:43]   --->   Operation 19 'store' <Predicate = (!icmp_ln25 & icmp_ln39)> <Delay = 1.06>
ST_1 : Operation 20 [1/1] (1.12ns)   --->   "br label %._crit_edge2" [lab2_v3_hls/servo_v3.cpp:49]   --->   Operation 20 'br' <Predicate = (!icmp_ln25 & icmp_ln39)> <Delay = 1.12>
ST_1 : Operation 21 [1/1] (1.22ns)   --->   "%icmp_ln27 = icmp eq i8 %speed_load, 8" [lab2_v3_hls/servo_v3.cpp:27]   --->   Operation 21 'icmp' 'icmp_ln27' <Predicate = (icmp_ln25)> <Delay = 1.22> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.22> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (1.39ns)   --->   "%add_ln33 = add i8 %speed_load, 1" [lab2_v3_hls/servo_v3.cpp:33]   --->   Operation 22 'add' 'add_ln33' <Predicate = (icmp_ln25 & !icmp_ln27)> <Delay = 1.39> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.74ns)   --->   "%select_ln27 = select i1 %icmp_ln27, i8 8, i8 %add_ln33" [lab2_v3_hls/servo_v3.cpp:27]   --->   Operation 23 'select' 'select_ln27' <Predicate = (icmp_ln25)> <Delay = 0.74> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (1.06ns)   --->   "store i8 %select_ln27, i8* @speed, align 1" [lab2_v3_hls/servo_v3.cpp:29]   --->   Operation 24 'store' <Predicate = (icmp_ln25)> <Delay = 1.06>
ST_1 : Operation 25 [1/1] (1.12ns)   --->   "br label %._crit_edge2" [lab2_v3_hls/servo_v3.cpp:35]   --->   Operation 25 'br' <Predicate = (icmp_ln25)> <Delay = 1.12>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%speed_loc_1 = phi i8 [ %select_ln27, %._crit_edge ], [ %select_ln41, %._crit_edge3 ], [ %speed_load, %1 ]" [lab2_v3_hls/servo_v3.cpp:27]   --->   Operation 26 'phi' 'speed_loc_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i8P(i8* %out_speed, i8 %speed_loc_1) nounwind" [lab2_v3_hls/servo_v3.cpp:51]   --->   Operation 27 'write' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "ret void" [lab2_v3_hls/servo_v3.cpp:52]   --->   Operation 28 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 1
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ in_left]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ in_right]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ in_up]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ in_down]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ out_speed]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ out_control]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ speed]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specbitsmap_ln0   (specbitsmap  ) [ 00]
specbitsmap_ln0   (specbitsmap  ) [ 00]
specbitsmap_ln0   (specbitsmap  ) [ 00]
specbitsmap_ln0   (specbitsmap  ) [ 00]
specbitsmap_ln0   (specbitsmap  ) [ 00]
specbitsmap_ln0   (specbitsmap  ) [ 00]
spectopmodule_ln0 (spectopmodule) [ 00]
in_up_read        (read         ) [ 00]
icmp_ln25         (icmp         ) [ 01]
speed_load        (load         ) [ 00]
br_ln25           (br           ) [ 00]
in_down_read      (read         ) [ 00]
icmp_ln39         (icmp         ) [ 01]
br_ln39           (br           ) [ 00]
icmp_ln41         (icmp         ) [ 01]
add_ln47          (add          ) [ 00]
select_ln41       (select       ) [ 00]
store_ln43        (store        ) [ 00]
br_ln49           (br           ) [ 00]
icmp_ln27         (icmp         ) [ 01]
add_ln33          (add          ) [ 00]
select_ln27       (select       ) [ 00]
store_ln29        (store        ) [ 00]
br_ln35           (br           ) [ 00]
speed_loc_1       (phi          ) [ 00]
write_ln51        (write        ) [ 00]
ret_ln52          (ret          ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_left">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_left"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="in_right">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_right"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="in_up">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_up"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="in_down">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_down"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="out_speed">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_speed"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="out_control">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_control"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="speed">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="speed"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="servo_v3_str"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8P"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i8P"/></StgValue>
</bind>
</comp>

<comp id="32" class="1004" name="in_up_read_read_fu_32">
<pin_list>
<pin id="33" dir="0" index="0" bw="8" slack="0"/>
<pin id="34" dir="0" index="1" bw="8" slack="0"/>
<pin id="35" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in_up_read/1 "/>
</bind>
</comp>

<comp id="38" class="1004" name="in_down_read_read_fu_38">
<pin_list>
<pin id="39" dir="0" index="0" bw="8" slack="0"/>
<pin id="40" dir="0" index="1" bw="8" slack="0"/>
<pin id="41" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in_down_read/1 "/>
</bind>
</comp>

<comp id="44" class="1004" name="write_ln51_write_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="0" slack="0"/>
<pin id="46" dir="0" index="1" bw="8" slack="0"/>
<pin id="47" dir="0" index="2" bw="8" slack="0"/>
<pin id="48" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln51/1 "/>
</bind>
</comp>

<comp id="51" class="1005" name="speed_loc_1_reg_51">
<pin_list>
<pin id="52" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="53" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opset="speed_loc_1 (phireg) "/>
</bind>
</comp>

<comp id="54" class="1004" name="speed_loc_1_phi_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="8" slack="0"/>
<pin id="56" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="57" dir="0" index="2" bw="8" slack="0"/>
<pin id="58" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="59" dir="0" index="4" bw="8" slack="0"/>
<pin id="60" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="61" dir="1" index="6" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="speed_loc_1/1 "/>
</bind>
</comp>

<comp id="63" class="1004" name="icmp_ln25_fu_63">
<pin_list>
<pin id="64" dir="0" index="0" bw="8" slack="0"/>
<pin id="65" dir="0" index="1" bw="8" slack="0"/>
<pin id="66" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln25/1 "/>
</bind>
</comp>

<comp id="69" class="1004" name="speed_load_load_fu_69">
<pin_list>
<pin id="70" dir="0" index="0" bw="8" slack="0"/>
<pin id="71" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="speed_load/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="icmp_ln39_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="8" slack="0"/>
<pin id="76" dir="0" index="1" bw="8" slack="0"/>
<pin id="77" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln39/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="icmp_ln41_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="8" slack="0"/>
<pin id="82" dir="0" index="1" bw="8" slack="0"/>
<pin id="83" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln41/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="add_ln47_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="8" slack="0"/>
<pin id="88" dir="0" index="1" bw="1" slack="0"/>
<pin id="89" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln47/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="select_ln41_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="1" slack="0"/>
<pin id="94" dir="0" index="1" bw="8" slack="0"/>
<pin id="95" dir="0" index="2" bw="8" slack="0"/>
<pin id="96" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln41/1 "/>
</bind>
</comp>

<comp id="101" class="1004" name="store_ln43_store_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="8" slack="0"/>
<pin id="103" dir="0" index="1" bw="8" slack="0"/>
<pin id="104" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln43/1 "/>
</bind>
</comp>

<comp id="107" class="1004" name="icmp_ln27_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="8" slack="0"/>
<pin id="109" dir="0" index="1" bw="8" slack="0"/>
<pin id="110" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln27/1 "/>
</bind>
</comp>

<comp id="113" class="1004" name="add_ln33_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="8" slack="0"/>
<pin id="115" dir="0" index="1" bw="1" slack="0"/>
<pin id="116" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln33/1 "/>
</bind>
</comp>

<comp id="119" class="1004" name="select_ln27_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="1" slack="0"/>
<pin id="121" dir="0" index="1" bw="8" slack="0"/>
<pin id="122" dir="0" index="2" bw="8" slack="0"/>
<pin id="123" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln27/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="store_ln29_store_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="8" slack="0"/>
<pin id="130" dir="0" index="1" bw="8" slack="0"/>
<pin id="131" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln29/1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="36"><net_src comp="20" pin="0"/><net_sink comp="32" pin=0"/></net>

<net id="37"><net_src comp="4" pin="0"/><net_sink comp="32" pin=1"/></net>

<net id="42"><net_src comp="20" pin="0"/><net_sink comp="38" pin=0"/></net>

<net id="43"><net_src comp="6" pin="0"/><net_sink comp="38" pin=1"/></net>

<net id="49"><net_src comp="30" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="50"><net_src comp="8" pin="0"/><net_sink comp="44" pin=1"/></net>

<net id="62"><net_src comp="54" pin="6"/><net_sink comp="44" pin=2"/></net>

<net id="67"><net_src comp="32" pin="2"/><net_sink comp="63" pin=0"/></net>

<net id="68"><net_src comp="22" pin="0"/><net_sink comp="63" pin=1"/></net>

<net id="72"><net_src comp="12" pin="0"/><net_sink comp="69" pin=0"/></net>

<net id="73"><net_src comp="69" pin="1"/><net_sink comp="54" pin=4"/></net>

<net id="78"><net_src comp="38" pin="2"/><net_sink comp="74" pin=0"/></net>

<net id="79"><net_src comp="22" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="84"><net_src comp="69" pin="1"/><net_sink comp="80" pin=0"/></net>

<net id="85"><net_src comp="24" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="90"><net_src comp="69" pin="1"/><net_sink comp="86" pin=0"/></net>

<net id="91"><net_src comp="26" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="97"><net_src comp="80" pin="2"/><net_sink comp="92" pin=0"/></net>

<net id="98"><net_src comp="24" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="99"><net_src comp="86" pin="2"/><net_sink comp="92" pin=2"/></net>

<net id="100"><net_src comp="92" pin="3"/><net_sink comp="54" pin=2"/></net>

<net id="105"><net_src comp="92" pin="3"/><net_sink comp="101" pin=0"/></net>

<net id="106"><net_src comp="12" pin="0"/><net_sink comp="101" pin=1"/></net>

<net id="111"><net_src comp="69" pin="1"/><net_sink comp="107" pin=0"/></net>

<net id="112"><net_src comp="28" pin="0"/><net_sink comp="107" pin=1"/></net>

<net id="117"><net_src comp="69" pin="1"/><net_sink comp="113" pin=0"/></net>

<net id="118"><net_src comp="22" pin="0"/><net_sink comp="113" pin=1"/></net>

<net id="124"><net_src comp="107" pin="2"/><net_sink comp="119" pin=0"/></net>

<net id="125"><net_src comp="28" pin="0"/><net_sink comp="119" pin=1"/></net>

<net id="126"><net_src comp="113" pin="2"/><net_sink comp="119" pin=2"/></net>

<net id="127"><net_src comp="119" pin="3"/><net_sink comp="54" pin=0"/></net>

<net id="132"><net_src comp="119" pin="3"/><net_sink comp="128" pin=0"/></net>

<net id="133"><net_src comp="12" pin="0"/><net_sink comp="128" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_speed | {1 }
	Port: speed | {1 }
 - Input state : 
	Port: servo_v3 : in_up | {1 }
	Port: servo_v3 : in_down | {1 }
	Port: servo_v3 : speed | {1 }
  - Chain level:
	State 1
		br_ln25 : 1
		br_ln39 : 1
		icmp_ln41 : 1
		add_ln47 : 1
		select_ln41 : 2
		store_ln43 : 3
		icmp_ln27 : 1
		add_ln33 : 1
		select_ln27 : 2
		store_ln29 : 3
		speed_loc_1 : 2
		write_ln51 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|
| Operation|     Functional Unit     |    FF   |   LUT   |
|----------|-------------------------|---------|---------|
|          |     icmp_ln25_fu_63     |    0    |    11   |
|   icmp   |     icmp_ln39_fu_74     |    0    |    11   |
|          |     icmp_ln41_fu_80     |    0    |    11   |
|          |     icmp_ln27_fu_107    |    0    |    11   |
|----------|-------------------------|---------|---------|
|    add   |      add_ln47_fu_86     |    0    |    15   |
|          |     add_ln33_fu_113     |    0    |    15   |
|----------|-------------------------|---------|---------|
|  select  |    select_ln41_fu_92    |    0    |    8    |
|          |    select_ln27_fu_119   |    0    |    8    |
|----------|-------------------------|---------|---------|
|   read   |  in_up_read_read_fu_32  |    0    |    0    |
|          | in_down_read_read_fu_38 |    0    |    0    |
|----------|-------------------------|---------|---------|
|   write  |  write_ln51_write_fu_44 |    0    |    0    |
|----------|-------------------------|---------|---------|
|   Total  |                         |    0    |    90   |
|----------|-------------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------+--------+
|                  |   FF   |
+------------------+--------+
|speed_loc_1_reg_51|    8   |
+------------------+--------+
|       Total      |    8   |
+------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   90   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |    8   |    -   |
+-----------+--------+--------+
|   Total   |    8   |   90   |
+-----------+--------+--------+
