#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_000001aa829c4ad0 .scope module, "SingleCycle_sim" "SingleCycle_sim" 2 20;
 .timescale 0 0;
v000001aa82a36800_0 .net "PC", 31 0, v000001aa82a2bf10_0;  1 drivers
v000001aa82a36f80_0 .var "clk", 0 0;
v000001aa82a372a0_0 .net "clkout", 0 0, L_000001aa829be3a0;  1 drivers
v000001aa82a37ca0_0 .net "cycles_consumed", 31 0, v000001aa82a34a80_0;  1 drivers
v000001aa82a36080_0 .net "regs0", 31 0, L_000001aa829bddf0;  1 drivers
v000001aa82a36bc0_0 .net "regs1", 31 0, L_000001aa829be090;  1 drivers
v000001aa82a37d40_0 .net "regs2", 31 0, L_000001aa829be800;  1 drivers
v000001aa82a36b20_0 .net "regs3", 31 0, L_000001aa829bdc30;  1 drivers
v000001aa82a37520_0 .net "regs4", 31 0, L_000001aa829bde60;  1 drivers
v000001aa82a37020_0 .net "regs5", 31 0, L_000001aa829be950;  1 drivers
v000001aa82a364e0_0 .var "rst", 0 0;
S_000001aa829c5c80 .scope module, "cpu" "processor" 2 33, 3 4 0, S_000001aa829c4ad0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "input_clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 32 "PC";
    .port_info 3 /OUTPUT 32 "regs0";
    .port_info 4 /OUTPUT 32 "regs1";
    .port_info 5 /OUTPUT 32 "regs2";
    .port_info 6 /OUTPUT 32 "regs3";
    .port_info 7 /OUTPUT 32 "regs4";
    .port_info 8 /OUTPUT 32 "regs5";
    .port_info 9 /OUTPUT 32 "cycles_consumed";
    .port_info 10 /OUTPUT 1 "clk";
P_000001aa829c5e10 .param/l "RType" 0 4 2, C4<000000>;
P_000001aa829c5e48 .param/l "add" 0 4 5, C4<100000>;
P_000001aa829c5e80 .param/l "addi" 0 4 8, C4<001000>;
P_000001aa829c5eb8 .param/l "addu" 0 4 5, C4<100001>;
P_000001aa829c5ef0 .param/l "and_" 0 4 5, C4<100100>;
P_000001aa829c5f28 .param/l "andi" 0 4 8, C4<001100>;
P_000001aa829c5f60 .param/l "beq" 0 4 10, C4<000100>;
P_000001aa829c5f98 .param/l "bne" 0 4 10, C4<000101>;
P_000001aa829c5fd0 .param/l "handler_addr" 0 3 7, C4<00000000000000000000001111101000>;
P_000001aa829c6008 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000001aa829c6040 .param/l "j" 0 4 12, C4<000010>;
P_000001aa829c6078 .param/l "jal" 0 4 12, C4<000011>;
P_000001aa829c60b0 .param/l "jr" 0 4 6, C4<001000>;
P_000001aa829c60e8 .param/l "lw" 0 4 8, C4<100011>;
P_000001aa829c6120 .param/l "nor_" 0 4 5, C4<100111>;
P_000001aa829c6158 .param/l "or_" 0 4 5, C4<100101>;
P_000001aa829c6190 .param/l "ori" 0 4 8, C4<001101>;
P_000001aa829c61c8 .param/l "sgt" 0 4 6, C4<101011>;
P_000001aa829c6200 .param/l "sll" 0 4 6, C4<000000>;
P_000001aa829c6238 .param/l "slt" 0 4 5, C4<101010>;
P_000001aa829c6270 .param/l "slti" 0 4 8, C4<101010>;
P_000001aa829c62a8 .param/l "srl" 0 4 6, C4<000010>;
P_000001aa829c62e0 .param/l "sub" 0 4 5, C4<100010>;
P_000001aa829c6318 .param/l "subu" 0 4 5, C4<100011>;
P_000001aa829c6350 .param/l "sw" 0 4 8, C4<101011>;
P_000001aa829c6388 .param/l "xor_" 0 4 5, C4<100110>;
P_000001aa829c63c0 .param/l "xori" 0 4 8, C4<001110>;
L_000001aa829be2c0 .functor NOT 1, v000001aa82a364e0_0, C4<0>, C4<0>, C4<0>;
L_000001aa829be480 .functor NOT 1, v000001aa82a364e0_0, C4<0>, C4<0>, C4<0>;
L_000001aa829be9c0 .functor NOT 1, v000001aa82a364e0_0, C4<0>, C4<0>, C4<0>;
L_000001aa829be330 .functor NOT 1, v000001aa82a364e0_0, C4<0>, C4<0>, C4<0>;
L_000001aa829be5d0 .functor NOT 1, v000001aa82a364e0_0, C4<0>, C4<0>, C4<0>;
L_000001aa829be640 .functor NOT 1, v000001aa82a364e0_0, C4<0>, C4<0>, C4<0>;
L_000001aa829bdd80 .functor NOT 1, v000001aa82a364e0_0, C4<0>, C4<0>, C4<0>;
L_000001aa829be6b0 .functor NOT 1, v000001aa82a364e0_0, C4<0>, C4<0>, C4<0>;
L_000001aa829be3a0 .functor OR 1, v000001aa82a36f80_0, v000001aa829aeb80_0, C4<0>, C4<0>;
L_000001aa829be410 .functor OR 1, L_000001aa82a36760, L_000001aa82a36e40, C4<0>, C4<0>;
L_000001aa829be720 .functor AND 1, L_000001aa82a91870, L_000001aa82a91cd0, C4<1>, C4<1>;
L_000001aa829be4f0 .functor NOT 1, v000001aa82a364e0_0, C4<0>, C4<0>, C4<0>;
L_000001aa829bded0 .functor OR 1, L_000001aa82a90bf0, L_000001aa82a90650, C4<0>, C4<0>;
L_000001aa829bdfb0 .functor OR 1, L_000001aa829bded0, L_000001aa82a903d0, C4<0>, C4<0>;
L_000001aa829be020 .functor OR 1, L_000001aa82a8ff70, L_000001aa82a90f10, C4<0>, C4<0>;
L_000001aa829be790 .functor AND 1, L_000001aa82a90c90, L_000001aa829be020, C4<1>, C4<1>;
L_000001aa829be870 .functor OR 1, L_000001aa82a91230, L_000001aa82a90290, C4<0>, C4<0>;
L_000001aa829be8e0 .functor AND 1, L_000001aa82a901f0, L_000001aa829be870, C4<1>, C4<1>;
L_000001aa82978360 .functor NOT 1, L_000001aa829be3a0, C4<0>, C4<0>, C4<0>;
v000001aa82a2d270_0 .net "ALUOp", 3 0, v000001aa829ae720_0;  1 drivers
v000001aa82a2d3b0_0 .net "ALUResult", 31 0, v000001aa82a26920_0;  1 drivers
v000001aa82a2c690_0 .net "ALUSrc", 0 0, v000001aa829aefe0_0;  1 drivers
v000001aa82a2b830_0 .net "ALUin2", 31 0, L_000001aa82a90fb0;  1 drivers
v000001aa82a2bfb0_0 .net "MemReadEn", 0 0, v000001aa829ae540_0;  1 drivers
v000001aa82a2cf50_0 .net "MemWriteEn", 0 0, v000001aa829af260_0;  1 drivers
v000001aa82a2ca50_0 .net "MemtoReg", 0 0, v000001aa829aeae0_0;  1 drivers
v000001aa82a2bb50_0 .net "PC", 31 0, v000001aa82a2bf10_0;  alias, 1 drivers
v000001aa82a2c910_0 .net "PCPlus1", 31 0, L_000001aa82a36620;  1 drivers
v000001aa82a2c550_0 .net "PCsrc", 1 0, v000001aa82a27820_0;  1 drivers
v000001aa82a2ba10_0 .net "RegDst", 0 0, v000001aa829addc0_0;  1 drivers
v000001aa82a2d130_0 .net "RegWriteEn", 0 0, v000001aa829adb40_0;  1 drivers
v000001aa82a2bc90_0 .net "WriteRegister", 4 0, L_000001aa82a90970;  1 drivers
v000001aa82a2ceb0_0 .net *"_ivl_0", 0 0, L_000001aa829be2c0;  1 drivers
L_000001aa82a37eb0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001aa82a2c5f0_0 .net/2u *"_ivl_10", 4 0, L_000001aa82a37eb0;  1 drivers
L_000001aa82a382a0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001aa82a2ccd0_0 .net *"_ivl_101", 15 0, L_000001aa82a382a0;  1 drivers
v000001aa82a2d1d0_0 .net *"_ivl_102", 31 0, L_000001aa82a91730;  1 drivers
L_000001aa82a382e8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001aa82a2c050_0 .net *"_ivl_105", 25 0, L_000001aa82a382e8;  1 drivers
L_000001aa82a38330 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001aa82a2d310_0 .net/2u *"_ivl_106", 31 0, L_000001aa82a38330;  1 drivers
v000001aa82a2caf0_0 .net *"_ivl_108", 0 0, L_000001aa82a91870;  1 drivers
L_000001aa82a38378 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v000001aa82a2c410_0 .net/2u *"_ivl_110", 5 0, L_000001aa82a38378;  1 drivers
v000001aa82a2bab0_0 .net *"_ivl_112", 0 0, L_000001aa82a91cd0;  1 drivers
v000001aa82a2c4b0_0 .net *"_ivl_115", 0 0, L_000001aa829be720;  1 drivers
v000001aa82a2bd30_0 .net *"_ivl_116", 47 0, L_000001aa82a91050;  1 drivers
L_000001aa82a383c0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001aa82a2c730_0 .net *"_ivl_119", 15 0, L_000001aa82a383c0;  1 drivers
L_000001aa82a37ef8 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001aa82a2c0f0_0 .net/2u *"_ivl_12", 5 0, L_000001aa82a37ef8;  1 drivers
v000001aa82a2c870_0 .net *"_ivl_120", 47 0, L_000001aa82a90e70;  1 drivers
L_000001aa82a38408 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001aa82a2c190_0 .net *"_ivl_123", 15 0, L_000001aa82a38408;  1 drivers
v000001aa82a2cff0_0 .net *"_ivl_125", 0 0, L_000001aa82a912d0;  1 drivers
v000001aa82a2c2d0_0 .net *"_ivl_126", 31 0, L_000001aa82a90470;  1 drivers
v000001aa82a2c230_0 .net *"_ivl_128", 47 0, L_000001aa82a90dd0;  1 drivers
v000001aa82a2cc30_0 .net *"_ivl_130", 47 0, L_000001aa82a90790;  1 drivers
v000001aa82a2c7d0_0 .net *"_ivl_132", 47 0, L_000001aa82a90510;  1 drivers
v000001aa82a2b970_0 .net *"_ivl_134", 47 0, L_000001aa82a905b0;  1 drivers
L_000001aa82a38450 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001aa82a2c370_0 .net/2u *"_ivl_138", 1 0, L_000001aa82a38450;  1 drivers
v000001aa82a2c9b0_0 .net *"_ivl_14", 0 0, L_000001aa82a378e0;  1 drivers
v000001aa82a2cb90_0 .net *"_ivl_140", 0 0, L_000001aa82a8fed0;  1 drivers
L_000001aa82a38498 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v000001aa82a2ce10_0 .net/2u *"_ivl_142", 1 0, L_000001aa82a38498;  1 drivers
v000001aa82a2d090_0 .net *"_ivl_144", 0 0, L_000001aa82a91af0;  1 drivers
L_000001aa82a384e0 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v000001aa82a2d450_0 .net/2u *"_ivl_146", 1 0, L_000001aa82a384e0;  1 drivers
v000001aa82a2d4f0_0 .net *"_ivl_148", 0 0, L_000001aa82a914b0;  1 drivers
L_000001aa82a38528 .functor BUFT 1, C4<00000000000000000000001111101000>, C4<0>, C4<0>, C4<0>;
v000001aa82a2b650_0 .net/2u *"_ivl_150", 31 0, L_000001aa82a38528;  1 drivers
L_000001aa82a38570 .functor BUFT 1, C4<00000000000000000000001111101000>, C4<0>, C4<0>, C4<0>;
v000001aa82a32430_0 .net/2u *"_ivl_152", 31 0, L_000001aa82a38570;  1 drivers
v000001aa82a31990_0 .net *"_ivl_154", 31 0, L_000001aa82a90ab0;  1 drivers
v000001aa82a31df0_0 .net *"_ivl_156", 31 0, L_000001aa82a91690;  1 drivers
L_000001aa82a37f40 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v000001aa82a31e90_0 .net/2u *"_ivl_16", 4 0, L_000001aa82a37f40;  1 drivers
v000001aa82a31a30_0 .net *"_ivl_160", 0 0, L_000001aa829be4f0;  1 drivers
L_000001aa82a38600 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001aa82a32750_0 .net/2u *"_ivl_162", 31 0, L_000001aa82a38600;  1 drivers
L_000001aa82a386d8 .functor BUFT 1, C4<001100>, C4<0>, C4<0>, C4<0>;
v000001aa82a31ad0_0 .net/2u *"_ivl_166", 5 0, L_000001aa82a386d8;  1 drivers
v000001aa82a32b10_0 .net *"_ivl_168", 0 0, L_000001aa82a90bf0;  1 drivers
L_000001aa82a38720 .functor BUFT 1, C4<001101>, C4<0>, C4<0>, C4<0>;
v000001aa82a32a70_0 .net/2u *"_ivl_170", 5 0, L_000001aa82a38720;  1 drivers
v000001aa82a31c10_0 .net *"_ivl_172", 0 0, L_000001aa82a90650;  1 drivers
v000001aa82a32110_0 .net *"_ivl_175", 0 0, L_000001aa829bded0;  1 drivers
L_000001aa82a38768 .functor BUFT 1, C4<001110>, C4<0>, C4<0>, C4<0>;
v000001aa82a32ed0_0 .net/2u *"_ivl_176", 5 0, L_000001aa82a38768;  1 drivers
v000001aa82a31cb0_0 .net *"_ivl_178", 0 0, L_000001aa82a903d0;  1 drivers
v000001aa82a32d90_0 .net *"_ivl_181", 0 0, L_000001aa829bdfb0;  1 drivers
L_000001aa82a387b0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001aa82a33010_0 .net/2u *"_ivl_182", 15 0, L_000001aa82a387b0;  1 drivers
v000001aa82a331f0_0 .net *"_ivl_184", 31 0, L_000001aa82a91910;  1 drivers
v000001aa82a324d0_0 .net *"_ivl_187", 0 0, L_000001aa82a919b0;  1 drivers
v000001aa82a32e30_0 .net *"_ivl_188", 15 0, L_000001aa82a906f0;  1 drivers
v000001aa82a33150_0 .net *"_ivl_19", 4 0, L_000001aa82a363a0;  1 drivers
v000001aa82a327f0_0 .net *"_ivl_190", 31 0, L_000001aa82a91a50;  1 drivers
v000001aa82a32bb0_0 .net *"_ivl_194", 31 0, L_000001aa82a90830;  1 drivers
L_000001aa82a387f8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001aa82a33510_0 .net *"_ivl_197", 25 0, L_000001aa82a387f8;  1 drivers
L_000001aa82a38840 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001aa82a32c50_0 .net/2u *"_ivl_198", 31 0, L_000001aa82a38840;  1 drivers
L_000001aa82a37e68 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001aa82a31b70_0 .net/2u *"_ivl_2", 5 0, L_000001aa82a37e68;  1 drivers
v000001aa82a32930_0 .net *"_ivl_20", 4 0, L_000001aa82a37160;  1 drivers
v000001aa82a32cf0_0 .net *"_ivl_200", 0 0, L_000001aa82a90c90;  1 drivers
L_000001aa82a38888 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001aa82a32390_0 .net/2u *"_ivl_202", 5 0, L_000001aa82a38888;  1 drivers
v000001aa82a31f30_0 .net *"_ivl_204", 0 0, L_000001aa82a8ff70;  1 drivers
L_000001aa82a388d0 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000001aa82a31fd0_0 .net/2u *"_ivl_206", 5 0, L_000001aa82a388d0;  1 drivers
v000001aa82a31d50_0 .net *"_ivl_208", 0 0, L_000001aa82a90f10;  1 drivers
v000001aa82a330b0_0 .net *"_ivl_211", 0 0, L_000001aa829be020;  1 drivers
v000001aa82a33290_0 .net *"_ivl_213", 0 0, L_000001aa829be790;  1 drivers
L_000001aa82a38918 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001aa82a32070_0 .net/2u *"_ivl_214", 5 0, L_000001aa82a38918;  1 drivers
v000001aa82a32890_0 .net *"_ivl_216", 0 0, L_000001aa82a908d0;  1 drivers
L_000001aa82a38960 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001aa82a32f70_0 .net/2u *"_ivl_218", 31 0, L_000001aa82a38960;  1 drivers
v000001aa82a33330_0 .net *"_ivl_220", 31 0, L_000001aa82a900b0;  1 drivers
v000001aa82a32610_0 .net *"_ivl_224", 31 0, L_000001aa82a91190;  1 drivers
L_000001aa82a389a8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001aa82a321b0_0 .net *"_ivl_227", 25 0, L_000001aa82a389a8;  1 drivers
L_000001aa82a389f0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001aa82a31670_0 .net/2u *"_ivl_228", 31 0, L_000001aa82a389f0;  1 drivers
v000001aa82a32250_0 .net *"_ivl_230", 0 0, L_000001aa82a901f0;  1 drivers
L_000001aa82a38a38 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001aa82a326b0_0 .net/2u *"_ivl_232", 5 0, L_000001aa82a38a38;  1 drivers
v000001aa82a322f0_0 .net *"_ivl_234", 0 0, L_000001aa82a91230;  1 drivers
L_000001aa82a38a80 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000001aa82a32570_0 .net/2u *"_ivl_236", 5 0, L_000001aa82a38a80;  1 drivers
v000001aa82a329d0_0 .net *"_ivl_238", 0 0, L_000001aa82a90290;  1 drivers
v000001aa82a333d0_0 .net *"_ivl_24", 0 0, L_000001aa829be9c0;  1 drivers
v000001aa82a31710_0 .net *"_ivl_241", 0 0, L_000001aa829be870;  1 drivers
v000001aa82a31850_0 .net *"_ivl_243", 0 0, L_000001aa829be8e0;  1 drivers
L_000001aa82a38ac8 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001aa82a33470_0 .net/2u *"_ivl_244", 5 0, L_000001aa82a38ac8;  1 drivers
v000001aa82a317b0_0 .net *"_ivl_246", 0 0, L_000001aa82a91370;  1 drivers
v000001aa82a318f0_0 .net *"_ivl_248", 31 0, L_000001aa82a92a30;  1 drivers
L_000001aa82a37f88 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001aa82a33e00_0 .net/2u *"_ivl_26", 4 0, L_000001aa82a37f88;  1 drivers
v000001aa82a346c0_0 .net *"_ivl_29", 4 0, L_000001aa82a36120;  1 drivers
v000001aa82a352a0_0 .net *"_ivl_32", 0 0, L_000001aa829be330;  1 drivers
L_000001aa82a37fd0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001aa82a35520_0 .net/2u *"_ivl_34", 4 0, L_000001aa82a37fd0;  1 drivers
v000001aa82a33b80_0 .net *"_ivl_37", 4 0, L_000001aa82a36940;  1 drivers
v000001aa82a34b20_0 .net *"_ivl_40", 0 0, L_000001aa829be5d0;  1 drivers
L_000001aa82a38018 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001aa82a33d60_0 .net/2u *"_ivl_42", 15 0, L_000001aa82a38018;  1 drivers
v000001aa82a35480_0 .net *"_ivl_45", 15 0, L_000001aa82a377a0;  1 drivers
v000001aa82a33fe0_0 .net *"_ivl_48", 0 0, L_000001aa829be640;  1 drivers
v000001aa82a34c60_0 .net *"_ivl_5", 5 0, L_000001aa82a37a20;  1 drivers
L_000001aa82a38060 .functor BUFT 1, C4<0000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001aa82a34d00_0 .net/2u *"_ivl_50", 36 0, L_000001aa82a38060;  1 drivers
L_000001aa82a380a8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001aa82a344e0_0 .net/2u *"_ivl_52", 31 0, L_000001aa82a380a8;  1 drivers
v000001aa82a34bc0_0 .net *"_ivl_55", 4 0, L_000001aa82a37200;  1 drivers
v000001aa82a33cc0_0 .net *"_ivl_56", 36 0, L_000001aa82a36da0;  1 drivers
v000001aa82a34120_0 .net *"_ivl_58", 36 0, L_000001aa82a37980;  1 drivers
v000001aa82a34da0_0 .net *"_ivl_62", 0 0, L_000001aa829bdd80;  1 drivers
L_000001aa82a380f0 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001aa82a35340_0 .net/2u *"_ivl_64", 5 0, L_000001aa82a380f0;  1 drivers
v000001aa82a353e0_0 .net *"_ivl_67", 5 0, L_000001aa82a37ac0;  1 drivers
v000001aa82a35020_0 .net *"_ivl_70", 0 0, L_000001aa829be6b0;  1 drivers
L_000001aa82a38138 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001aa82a341c0_0 .net/2u *"_ivl_72", 57 0, L_000001aa82a38138;  1 drivers
L_000001aa82a38180 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001aa82a35200_0 .net/2u *"_ivl_74", 31 0, L_000001aa82a38180;  1 drivers
v000001aa82a33ea0_0 .net *"_ivl_77", 25 0, L_000001aa82a361c0;  1 drivers
v000001aa82a33c20_0 .net *"_ivl_78", 57 0, L_000001aa82a36260;  1 drivers
v000001aa82a34260_0 .net *"_ivl_8", 0 0, L_000001aa829be480;  1 drivers
v000001aa82a343a0_0 .net *"_ivl_80", 57 0, L_000001aa82a35f40;  1 drivers
L_000001aa82a381c8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001aa82a33680_0 .net/2u *"_ivl_84", 31 0, L_000001aa82a381c8;  1 drivers
L_000001aa82a38210 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001aa82a34300_0 .net/2u *"_ivl_88", 5 0, L_000001aa82a38210;  1 drivers
v000001aa82a33f40_0 .net *"_ivl_90", 0 0, L_000001aa82a36760;  1 drivers
L_000001aa82a38258 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000001aa82a34080_0 .net/2u *"_ivl_92", 5 0, L_000001aa82a38258;  1 drivers
v000001aa82a33720_0 .net *"_ivl_94", 0 0, L_000001aa82a36e40;  1 drivers
v000001aa82a33a40_0 .net *"_ivl_97", 0 0, L_000001aa829be410;  1 drivers
v000001aa82a337c0_0 .net *"_ivl_98", 47 0, L_000001aa82a91410;  1 drivers
v000001aa82a34760_0 .net "adderResult", 31 0, L_000001aa82a90150;  1 drivers
v000001aa82a34f80_0 .net "address", 31 0, L_000001aa82a36580;  1 drivers
v000001aa82a33860_0 .net "clk", 0 0, L_000001aa829be3a0;  alias, 1 drivers
v000001aa82a34a80_0 .var "cycles_consumed", 31 0;
o000001aa829e1888 .functor BUFZ 1, C4<z>; HiZ drive
v000001aa82a33900_0 .net "excep_flag", 0 0, o000001aa829e1888;  0 drivers
v000001aa82a339a0_0 .net "extImm", 31 0, L_000001aa82a90a10;  1 drivers
v000001aa82a33ae0_0 .net "funct", 5 0, L_000001aa82a36c60;  1 drivers
v000001aa82a34440_0 .net "hlt", 0 0, v000001aa829aeb80_0;  1 drivers
v000001aa82a34e40_0 .net "imm", 15 0, L_000001aa82a370c0;  1 drivers
v000001aa82a34580_0 .net "immediate", 31 0, L_000001aa82a90d30;  1 drivers
v000001aa82a34620_0 .net "input_clk", 0 0, v000001aa82a36f80_0;  1 drivers
v000001aa82a34800_0 .net "instruction", 31 0, L_000001aa82a91d70;  1 drivers
v000001aa82a35160_0 .net "memoryReadData", 31 0, v000001aa82a2bdd0_0;  1 drivers
v000001aa82a348a0_0 .net "nextPC", 31 0, L_000001aa82a90010;  1 drivers
v000001aa82a34940_0 .net "opcode", 5 0, L_000001aa82a368a0;  1 drivers
v000001aa82a349e0_0 .net "rd", 4 0, L_000001aa82a37340;  1 drivers
v000001aa82a34ee0_0 .net "readData1", 31 0, L_000001aa829bdb50;  1 drivers
v000001aa82a350c0_0 .net "readData1_w", 31 0, L_000001aa82a94010;  1 drivers
v000001aa82a373e0_0 .net "readData2", 31 0, L_000001aa829bdbc0;  1 drivers
v000001aa82a35ea0_0 .net "regs0", 31 0, L_000001aa829bddf0;  alias, 1 drivers
v000001aa82a366c0_0 .net "regs1", 31 0, L_000001aa829be090;  alias, 1 drivers
v000001aa82a36d00_0 .net "regs2", 31 0, L_000001aa829be800;  alias, 1 drivers
v000001aa82a37480_0 .net "regs3", 31 0, L_000001aa829bdc30;  alias, 1 drivers
v000001aa82a36ee0_0 .net "regs4", 31 0, L_000001aa829bde60;  alias, 1 drivers
v000001aa82a36a80_0 .net "regs5", 31 0, L_000001aa829be950;  alias, 1 drivers
v000001aa82a37c00_0 .net "rs", 4 0, L_000001aa82a36300;  1 drivers
v000001aa82a37660_0 .net "rst", 0 0, v000001aa82a364e0_0;  1 drivers
v000001aa82a37b60_0 .net "rt", 4 0, L_000001aa82a375c0;  1 drivers
v000001aa82a36440_0 .net "shamt", 31 0, L_000001aa82a369e0;  1 drivers
v000001aa82a37700_0 .net "wire_instruction", 31 0, L_000001aa829bdae0;  1 drivers
v000001aa82a37840_0 .net "writeData", 31 0, L_000001aa82a93390;  1 drivers
v000001aa82a35fe0_0 .net "zero", 0 0, L_000001aa82a93f70;  1 drivers
L_000001aa82a37a20 .part L_000001aa82a91d70, 26, 6;
L_000001aa82a368a0 .functor MUXZ 6, L_000001aa82a37a20, L_000001aa82a37e68, L_000001aa829be2c0, C4<>;
L_000001aa82a378e0 .cmp/eq 6, L_000001aa82a368a0, L_000001aa82a37ef8;
L_000001aa82a363a0 .part L_000001aa82a91d70, 11, 5;
L_000001aa82a37160 .functor MUXZ 5, L_000001aa82a363a0, L_000001aa82a37f40, L_000001aa82a378e0, C4<>;
L_000001aa82a37340 .functor MUXZ 5, L_000001aa82a37160, L_000001aa82a37eb0, L_000001aa829be480, C4<>;
L_000001aa82a36120 .part L_000001aa82a91d70, 21, 5;
L_000001aa82a36300 .functor MUXZ 5, L_000001aa82a36120, L_000001aa82a37f88, L_000001aa829be9c0, C4<>;
L_000001aa82a36940 .part L_000001aa82a91d70, 16, 5;
L_000001aa82a375c0 .functor MUXZ 5, L_000001aa82a36940, L_000001aa82a37fd0, L_000001aa829be330, C4<>;
L_000001aa82a377a0 .part L_000001aa82a91d70, 0, 16;
L_000001aa82a370c0 .functor MUXZ 16, L_000001aa82a377a0, L_000001aa82a38018, L_000001aa829be5d0, C4<>;
L_000001aa82a37200 .part L_000001aa82a91d70, 6, 5;
L_000001aa82a36da0 .concat [ 5 32 0 0], L_000001aa82a37200, L_000001aa82a380a8;
L_000001aa82a37980 .functor MUXZ 37, L_000001aa82a36da0, L_000001aa82a38060, L_000001aa829be640, C4<>;
L_000001aa82a369e0 .part L_000001aa82a37980, 0, 32;
L_000001aa82a37ac0 .part L_000001aa82a91d70, 0, 6;
L_000001aa82a36c60 .functor MUXZ 6, L_000001aa82a37ac0, L_000001aa82a380f0, L_000001aa829bdd80, C4<>;
L_000001aa82a361c0 .part L_000001aa82a91d70, 0, 26;
L_000001aa82a36260 .concat [ 26 32 0 0], L_000001aa82a361c0, L_000001aa82a38180;
L_000001aa82a35f40 .functor MUXZ 58, L_000001aa82a36260, L_000001aa82a38138, L_000001aa829be6b0, C4<>;
L_000001aa82a36580 .part L_000001aa82a35f40, 0, 32;
L_000001aa82a36620 .arith/sum 32, v000001aa82a2bf10_0, L_000001aa82a381c8;
L_000001aa82a36760 .cmp/eq 6, L_000001aa82a368a0, L_000001aa82a38210;
L_000001aa82a36e40 .cmp/eq 6, L_000001aa82a368a0, L_000001aa82a38258;
L_000001aa82a91410 .concat [ 32 16 0 0], L_000001aa82a36580, L_000001aa82a382a0;
L_000001aa82a91730 .concat [ 6 26 0 0], L_000001aa82a368a0, L_000001aa82a382e8;
L_000001aa82a91870 .cmp/eq 32, L_000001aa82a91730, L_000001aa82a38330;
L_000001aa82a91cd0 .cmp/eq 6, L_000001aa82a36c60, L_000001aa82a38378;
L_000001aa82a91050 .concat [ 32 16 0 0], L_000001aa829bdb50, L_000001aa82a383c0;
L_000001aa82a90e70 .concat [ 32 16 0 0], v000001aa82a2bf10_0, L_000001aa82a38408;
L_000001aa82a912d0 .part L_000001aa82a370c0, 15, 1;
LS_000001aa82a90470_0_0 .concat [ 1 1 1 1], L_000001aa82a912d0, L_000001aa82a912d0, L_000001aa82a912d0, L_000001aa82a912d0;
LS_000001aa82a90470_0_4 .concat [ 1 1 1 1], L_000001aa82a912d0, L_000001aa82a912d0, L_000001aa82a912d0, L_000001aa82a912d0;
LS_000001aa82a90470_0_8 .concat [ 1 1 1 1], L_000001aa82a912d0, L_000001aa82a912d0, L_000001aa82a912d0, L_000001aa82a912d0;
LS_000001aa82a90470_0_12 .concat [ 1 1 1 1], L_000001aa82a912d0, L_000001aa82a912d0, L_000001aa82a912d0, L_000001aa82a912d0;
LS_000001aa82a90470_0_16 .concat [ 1 1 1 1], L_000001aa82a912d0, L_000001aa82a912d0, L_000001aa82a912d0, L_000001aa82a912d0;
LS_000001aa82a90470_0_20 .concat [ 1 1 1 1], L_000001aa82a912d0, L_000001aa82a912d0, L_000001aa82a912d0, L_000001aa82a912d0;
LS_000001aa82a90470_0_24 .concat [ 1 1 1 1], L_000001aa82a912d0, L_000001aa82a912d0, L_000001aa82a912d0, L_000001aa82a912d0;
LS_000001aa82a90470_0_28 .concat [ 1 1 1 1], L_000001aa82a912d0, L_000001aa82a912d0, L_000001aa82a912d0, L_000001aa82a912d0;
LS_000001aa82a90470_1_0 .concat [ 4 4 4 4], LS_000001aa82a90470_0_0, LS_000001aa82a90470_0_4, LS_000001aa82a90470_0_8, LS_000001aa82a90470_0_12;
LS_000001aa82a90470_1_4 .concat [ 4 4 4 4], LS_000001aa82a90470_0_16, LS_000001aa82a90470_0_20, LS_000001aa82a90470_0_24, LS_000001aa82a90470_0_28;
L_000001aa82a90470 .concat [ 16 16 0 0], LS_000001aa82a90470_1_0, LS_000001aa82a90470_1_4;
L_000001aa82a90dd0 .concat [ 16 32 0 0], L_000001aa82a370c0, L_000001aa82a90470;
L_000001aa82a90790 .arith/sum 48, L_000001aa82a90e70, L_000001aa82a90dd0;
L_000001aa82a90510 .functor MUXZ 48, L_000001aa82a90790, L_000001aa82a91050, L_000001aa829be720, C4<>;
L_000001aa82a905b0 .functor MUXZ 48, L_000001aa82a90510, L_000001aa82a91410, L_000001aa829be410, C4<>;
L_000001aa82a90150 .part L_000001aa82a905b0, 0, 32;
L_000001aa82a8fed0 .cmp/eq 2, v000001aa82a27820_0, L_000001aa82a38450;
L_000001aa82a91af0 .cmp/eq 2, v000001aa82a27820_0, L_000001aa82a38498;
L_000001aa82a914b0 .cmp/eq 2, v000001aa82a27820_0, L_000001aa82a384e0;
L_000001aa82a90ab0 .functor MUXZ 32, L_000001aa82a38570, L_000001aa82a38528, L_000001aa82a914b0, C4<>;
L_000001aa82a91690 .functor MUXZ 32, L_000001aa82a90ab0, L_000001aa82a90150, L_000001aa82a91af0, C4<>;
L_000001aa82a90010 .functor MUXZ 32, L_000001aa82a91690, L_000001aa82a36620, L_000001aa82a8fed0, C4<>;
L_000001aa82a91d70 .functor MUXZ 32, L_000001aa829bdae0, L_000001aa82a38600, L_000001aa829be4f0, C4<>;
L_000001aa82a90bf0 .cmp/eq 6, L_000001aa82a368a0, L_000001aa82a386d8;
L_000001aa82a90650 .cmp/eq 6, L_000001aa82a368a0, L_000001aa82a38720;
L_000001aa82a903d0 .cmp/eq 6, L_000001aa82a368a0, L_000001aa82a38768;
L_000001aa82a91910 .concat [ 16 16 0 0], L_000001aa82a370c0, L_000001aa82a387b0;
L_000001aa82a919b0 .part L_000001aa82a370c0, 15, 1;
LS_000001aa82a906f0_0_0 .concat [ 1 1 1 1], L_000001aa82a919b0, L_000001aa82a919b0, L_000001aa82a919b0, L_000001aa82a919b0;
LS_000001aa82a906f0_0_4 .concat [ 1 1 1 1], L_000001aa82a919b0, L_000001aa82a919b0, L_000001aa82a919b0, L_000001aa82a919b0;
LS_000001aa82a906f0_0_8 .concat [ 1 1 1 1], L_000001aa82a919b0, L_000001aa82a919b0, L_000001aa82a919b0, L_000001aa82a919b0;
LS_000001aa82a906f0_0_12 .concat [ 1 1 1 1], L_000001aa82a919b0, L_000001aa82a919b0, L_000001aa82a919b0, L_000001aa82a919b0;
L_000001aa82a906f0 .concat [ 4 4 4 4], LS_000001aa82a906f0_0_0, LS_000001aa82a906f0_0_4, LS_000001aa82a906f0_0_8, LS_000001aa82a906f0_0_12;
L_000001aa82a91a50 .concat [ 16 16 0 0], L_000001aa82a370c0, L_000001aa82a906f0;
L_000001aa82a90a10 .functor MUXZ 32, L_000001aa82a91a50, L_000001aa82a91910, L_000001aa829bdfb0, C4<>;
L_000001aa82a90830 .concat [ 6 26 0 0], L_000001aa82a368a0, L_000001aa82a387f8;
L_000001aa82a90c90 .cmp/eq 32, L_000001aa82a90830, L_000001aa82a38840;
L_000001aa82a8ff70 .cmp/eq 6, L_000001aa82a36c60, L_000001aa82a38888;
L_000001aa82a90f10 .cmp/eq 6, L_000001aa82a36c60, L_000001aa82a388d0;
L_000001aa82a908d0 .cmp/eq 6, L_000001aa82a368a0, L_000001aa82a38918;
L_000001aa82a900b0 .functor MUXZ 32, L_000001aa82a90a10, L_000001aa82a38960, L_000001aa82a908d0, C4<>;
L_000001aa82a90d30 .functor MUXZ 32, L_000001aa82a900b0, L_000001aa82a369e0, L_000001aa829be790, C4<>;
L_000001aa82a91190 .concat [ 6 26 0 0], L_000001aa82a368a0, L_000001aa82a389a8;
L_000001aa82a901f0 .cmp/eq 32, L_000001aa82a91190, L_000001aa82a389f0;
L_000001aa82a91230 .cmp/eq 6, L_000001aa82a36c60, L_000001aa82a38a38;
L_000001aa82a90290 .cmp/eq 6, L_000001aa82a36c60, L_000001aa82a38a80;
L_000001aa82a91370 .cmp/eq 6, L_000001aa82a368a0, L_000001aa82a38ac8;
L_000001aa82a92a30 .functor MUXZ 32, L_000001aa829bdb50, v000001aa82a2bf10_0, L_000001aa82a91370, C4<>;
L_000001aa82a94010 .functor MUXZ 32, L_000001aa82a92a30, L_000001aa829bdbc0, L_000001aa829be8e0, C4<>;
S_000001aa82943430 .scope module, "ALUMux" "mux2x1" 3 94, 5 1 0, S_000001aa829c5c80;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_000001aa829b4d00 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_000001aa829be170 .functor NOT 1, v000001aa829aefe0_0, C4<0>, C4<0>, C4<0>;
v000001aa829af4e0_0 .net *"_ivl_0", 0 0, L_000001aa829be170;  1 drivers
v000001aa829af580_0 .net "in1", 31 0, L_000001aa829bdbc0;  alias, 1 drivers
v000001aa829ae040_0 .net "in2", 31 0, L_000001aa82a90d30;  alias, 1 drivers
v000001aa829af1c0_0 .net "out", 31 0, L_000001aa82a90fb0;  alias, 1 drivers
v000001aa829af620_0 .net "s", 0 0, v000001aa829aefe0_0;  alias, 1 drivers
L_000001aa82a90fb0 .functor MUXZ 32, L_000001aa82a90d30, L_000001aa829bdbc0, L_000001aa829be170, C4<>;
S_000001aa829435c0 .scope module, "CU" "controlUnit" 3 78, 6 1 0, S_000001aa829c5c80;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 1 "RegDst";
    .port_info 4 /OUTPUT 1 "MemReadEn";
    .port_info 5 /OUTPUT 1 "MemtoReg";
    .port_info 6 /OUTPUT 4 "ALUOp";
    .port_info 7 /OUTPUT 1 "MemWriteEn";
    .port_info 8 /OUTPUT 1 "RegWriteEn";
    .port_info 9 /OUTPUT 1 "ALUSrc";
    .port_info 10 /OUTPUT 1 "hlt";
P_000001aa829dc470 .param/l "RType" 0 4 2, C4<000000>;
P_000001aa829dc4a8 .param/l "add" 0 4 5, C4<100000>;
P_000001aa829dc4e0 .param/l "addi" 0 4 8, C4<001000>;
P_000001aa829dc518 .param/l "addu" 0 4 5, C4<100001>;
P_000001aa829dc550 .param/l "and_" 0 4 5, C4<100100>;
P_000001aa829dc588 .param/l "andi" 0 4 8, C4<001100>;
P_000001aa829dc5c0 .param/l "beq" 0 4 10, C4<000100>;
P_000001aa829dc5f8 .param/l "bne" 0 4 10, C4<000101>;
P_000001aa829dc630 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000001aa829dc668 .param/l "j" 0 4 12, C4<000010>;
P_000001aa829dc6a0 .param/l "jal" 0 4 12, C4<000011>;
P_000001aa829dc6d8 .param/l "jr" 0 4 6, C4<001000>;
P_000001aa829dc710 .param/l "lw" 0 4 8, C4<100011>;
P_000001aa829dc748 .param/l "nor_" 0 4 5, C4<100111>;
P_000001aa829dc780 .param/l "or_" 0 4 5, C4<100101>;
P_000001aa829dc7b8 .param/l "ori" 0 4 8, C4<001101>;
P_000001aa829dc7f0 .param/l "sgt" 0 4 6, C4<101011>;
P_000001aa829dc828 .param/l "sll" 0 4 6, C4<000000>;
P_000001aa829dc860 .param/l "slt" 0 4 5, C4<101010>;
P_000001aa829dc898 .param/l "slti" 0 4 8, C4<101010>;
P_000001aa829dc8d0 .param/l "srl" 0 4 6, C4<000010>;
P_000001aa829dc908 .param/l "sub" 0 4 5, C4<100010>;
P_000001aa829dc940 .param/l "subu" 0 4 5, C4<100011>;
P_000001aa829dc978 .param/l "sw" 0 4 8, C4<101011>;
P_000001aa829dc9b0 .param/l "xor_" 0 4 5, C4<100110>;
P_000001aa829dc9e8 .param/l "xori" 0 4 8, C4<001110>;
v000001aa829ae720_0 .var "ALUOp", 3 0;
v000001aa829aefe0_0 .var "ALUSrc", 0 0;
v000001aa829ae540_0 .var "MemReadEn", 0 0;
v000001aa829af260_0 .var "MemWriteEn", 0 0;
v000001aa829aeae0_0 .var "MemtoReg", 0 0;
v000001aa829addc0_0 .var "RegDst", 0 0;
v000001aa829adb40_0 .var "RegWriteEn", 0 0;
v000001aa829adf00_0 .net "funct", 5 0, L_000001aa82a36c60;  alias, 1 drivers
v000001aa829aeb80_0 .var "hlt", 0 0;
v000001aa829af440_0 .net "opcode", 5 0, L_000001aa82a368a0;  alias, 1 drivers
v000001aa829adbe0_0 .net "rst", 0 0, v000001aa82a364e0_0;  alias, 1 drivers
E_000001aa829b4dc0 .event anyedge, v000001aa829adbe0_0, v000001aa829af440_0, v000001aa829adf00_0;
S_000001aa829412d0 .scope module, "InstMem" "IM" 3 74, 7 1 0, S_000001aa829c5c80;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "Data_Out";
P_000001aa829b5880 .param/l "bit_width" 0 7 3, +C4<00000000000000000000000000100000>;
L_000001aa829bdae0 .functor BUFZ 32, L_000001aa82a91550, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001aa829aec20_0 .net "Data_Out", 31 0, L_000001aa829bdae0;  alias, 1 drivers
v000001aa829af300 .array "InstMem", 0 1023, 31 0;
v000001aa829aecc0_0 .net *"_ivl_0", 31 0, L_000001aa82a91550;  1 drivers
v000001aa829af6c0_0 .net *"_ivl_3", 9 0, L_000001aa82a91b90;  1 drivers
v000001aa829aee00_0 .net *"_ivl_4", 11 0, L_000001aa82a91c30;  1 drivers
L_000001aa82a385b8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001aa829adc80_0 .net *"_ivl_7", 1 0, L_000001aa82a385b8;  1 drivers
v000001aa829af760_0 .net "addr", 31 0, v000001aa82a2bf10_0;  alias, 1 drivers
v000001aa8298d5c0_0 .var/i "i", 31 0;
L_000001aa82a91550 .array/port v000001aa829af300, L_000001aa82a91c30;
L_000001aa82a91b90 .part v000001aa82a2bf10_0, 0, 10;
L_000001aa82a91c30 .concat [ 10 2 0 0], L_000001aa82a91b90, L_000001aa82a385b8;
S_000001aa82941460 .scope module, "RF" "registerFile" 3 84, 8 1 0, S_000001aa829c5c80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 5 "readRegister1";
    .port_info 4 /INPUT 5 "readRegister2";
    .port_info 5 /INPUT 5 "writeRegister";
    .port_info 6 /INPUT 32 "writeData";
    .port_info 7 /OUTPUT 32 "readData1";
    .port_info 8 /OUTPUT 32 "readData2";
    .port_info 9 /OUTPUT 32 "regs0";
    .port_info 10 /OUTPUT 32 "regs1";
    .port_info 11 /OUTPUT 32 "regs2";
    .port_info 12 /OUTPUT 32 "regs3";
    .port_info 13 /OUTPUT 32 "regs4";
    .port_info 14 /OUTPUT 32 "regs5";
L_000001aa829bdb50 .functor BUFZ 32, L_000001aa82a90b50, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001aa829bdbc0 .functor BUFZ 32, L_000001aa82a910f0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001aa82a266a0_1 .array/port v000001aa82a266a0, 1;
L_000001aa829bddf0 .functor BUFZ 32, v000001aa82a266a0_1, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001aa82a266a0_2 .array/port v000001aa82a266a0, 2;
L_000001aa829be090 .functor BUFZ 32, v000001aa82a266a0_2, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001aa82a266a0_3 .array/port v000001aa82a266a0, 3;
L_000001aa829be800 .functor BUFZ 32, v000001aa82a266a0_3, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001aa82a266a0_4 .array/port v000001aa82a266a0, 4;
L_000001aa829bdc30 .functor BUFZ 32, v000001aa82a266a0_4, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001aa82a266a0_5 .array/port v000001aa82a266a0, 5;
L_000001aa829bde60 .functor BUFZ 32, v000001aa82a266a0_5, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001aa82a266a0_6 .array/port v000001aa82a266a0, 6;
L_000001aa829be950 .functor BUFZ 32, v000001aa82a266a0_6, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001aa82a27be0_0 .net *"_ivl_0", 31 0, L_000001aa82a90b50;  1 drivers
v000001aa82a26ba0_0 .net *"_ivl_10", 6 0, L_000001aa82a915f0;  1 drivers
L_000001aa82a38690 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001aa82a26d80_0 .net *"_ivl_13", 1 0, L_000001aa82a38690;  1 drivers
v000001aa82a27c80_0 .net *"_ivl_2", 6 0, L_000001aa82a917d0;  1 drivers
L_000001aa82a38648 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001aa82a26e20_0 .net *"_ivl_5", 1 0, L_000001aa82a38648;  1 drivers
v000001aa82a26380_0 .net *"_ivl_8", 31 0, L_000001aa82a910f0;  1 drivers
v000001aa82a27140_0 .net "clk", 0 0, L_000001aa829be3a0;  alias, 1 drivers
v000001aa82a271e0_0 .var/i "i", 31 0;
v000001aa82a270a0_0 .net "readData1", 31 0, L_000001aa829bdb50;  alias, 1 drivers
v000001aa82a27320_0 .net "readData2", 31 0, L_000001aa829bdbc0;  alias, 1 drivers
v000001aa82a26100_0 .net "readRegister1", 4 0, L_000001aa82a36300;  alias, 1 drivers
v000001aa82a278c0_0 .net "readRegister2", 4 0, L_000001aa82a375c0;  alias, 1 drivers
v000001aa82a266a0 .array "registers", 31 0, 31 0;
v000001aa82a27d20_0 .net "regs0", 31 0, L_000001aa829bddf0;  alias, 1 drivers
v000001aa82a26f60_0 .net "regs1", 31 0, L_000001aa829be090;  alias, 1 drivers
v000001aa82a26420_0 .net "regs2", 31 0, L_000001aa829be800;  alias, 1 drivers
v000001aa82a267e0_0 .net "regs3", 31 0, L_000001aa829bdc30;  alias, 1 drivers
v000001aa82a27280_0 .net "regs4", 31 0, L_000001aa829bde60;  alias, 1 drivers
v000001aa82a27aa0_0 .net "regs5", 31 0, L_000001aa829be950;  alias, 1 drivers
v000001aa82a273c0_0 .net "rst", 0 0, v000001aa82a364e0_0;  alias, 1 drivers
v000001aa82a27460_0 .net "we", 0 0, v000001aa829adb40_0;  alias, 1 drivers
v000001aa82a27f00_0 .net "writeData", 31 0, L_000001aa82a93390;  alias, 1 drivers
v000001aa82a26600_0 .net "writeRegister", 4 0, L_000001aa82a90970;  alias, 1 drivers
E_000001aa829b52c0/0 .event negedge, v000001aa829adbe0_0;
E_000001aa829b52c0/1 .event posedge, v000001aa82a27140_0;
E_000001aa829b52c0 .event/or E_000001aa829b52c0/0, E_000001aa829b52c0/1;
L_000001aa82a90b50 .array/port v000001aa82a266a0, L_000001aa82a917d0;
L_000001aa82a917d0 .concat [ 5 2 0 0], L_000001aa82a36300, L_000001aa82a38648;
L_000001aa82a910f0 .array/port v000001aa82a266a0, L_000001aa82a915f0;
L_000001aa82a915f0 .concat [ 5 2 0 0], L_000001aa82a375c0, L_000001aa82a38690;
S_000001aa8292d420 .scope begin, "Write_on_register_file_block" "Write_on_register_file_block" 8 29, 8 29 0, S_000001aa82941460;
 .timescale 0 0;
v000001aa8298cc60_0 .var/i "i", 31 0;
S_000001aa8292d5b0 .scope module, "RFMux" "mux2x1" 3 82, 5 1 0, S_000001aa829c5c80;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "in1";
    .port_info 1 /INPUT 5 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 5 "out";
P_000001aa829b5180 .param/l "size" 0 5 1, +C4<00000000000000000000000000000101>;
L_000001aa829be250 .functor NOT 1, v000001aa829addc0_0, C4<0>, C4<0>, C4<0>;
v000001aa82a26560_0 .net *"_ivl_0", 0 0, L_000001aa829be250;  1 drivers
v000001aa82a27500_0 .net "in1", 4 0, L_000001aa82a375c0;  alias, 1 drivers
v000001aa82a275a0_0 .net "in2", 4 0, L_000001aa82a37340;  alias, 1 drivers
v000001aa82a26c40_0 .net "out", 4 0, L_000001aa82a90970;  alias, 1 drivers
v000001aa82a27000_0 .net "s", 0 0, v000001aa829addc0_0;  alias, 1 drivers
L_000001aa82a90970 .functor MUXZ 5, L_000001aa82a37340, L_000001aa82a375c0, L_000001aa829be250, C4<>;
S_000001aa82973960 .scope module, "WBMux" "mux2x1" 3 105, 5 1 0, S_000001aa829c5c80;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_000001aa829b4e00 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_000001aa82a96190 .functor NOT 1, v000001aa829aeae0_0, C4<0>, C4<0>, C4<0>;
v000001aa82a26740_0 .net *"_ivl_0", 0 0, L_000001aa82a96190;  1 drivers
v000001aa82a261a0_0 .net "in1", 31 0, v000001aa82a26920_0;  alias, 1 drivers
v000001aa82a26ce0_0 .net "in2", 31 0, v000001aa82a2bdd0_0;  alias, 1 drivers
v000001aa82a276e0_0 .net "out", 31 0, L_000001aa82a93390;  alias, 1 drivers
v000001aa82a26ec0_0 .net "s", 0 0, v000001aa829aeae0_0;  alias, 1 drivers
L_000001aa82a93390 .functor MUXZ 32, v000001aa82a2bdd0_0, v000001aa82a26920_0, L_000001aa82a96190, C4<>;
S_000001aa82973af0 .scope module, "alu" "ALU" 3 99, 9 1 0, S_000001aa829c5c80;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "operand1";
    .port_info 1 /INPUT 32 "operand2";
    .port_info 2 /INPUT 4 "opSel";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
P_000001aa82926af0 .param/l "ADD" 0 9 12, C4<0000>;
P_000001aa82926b28 .param/l "AND" 0 9 12, C4<0010>;
P_000001aa82926b60 .param/l "NOR" 0 9 12, C4<0101>;
P_000001aa82926b98 .param/l "OR" 0 9 12, C4<0011>;
P_000001aa82926bd0 .param/l "SGT" 0 9 12, C4<0111>;
P_000001aa82926c08 .param/l "SLL" 0 9 12, C4<1000>;
P_000001aa82926c40 .param/l "SLT" 0 9 12, C4<0110>;
P_000001aa82926c78 .param/l "SRL" 0 9 12, C4<1001>;
P_000001aa82926cb0 .param/l "SUB" 0 9 12, C4<0001>;
P_000001aa82926ce8 .param/l "XOR" 0 9 12, C4<0100>;
P_000001aa82926d20 .param/l "data_width" 0 9 3, +C4<00000000000000000000000000100000>;
P_000001aa82926d58 .param/l "sel_width" 0 9 4, +C4<00000000000000000000000000000100>;
L_000001aa82a38b10 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001aa82a27b40_0 .net/2u *"_ivl_0", 31 0, L_000001aa82a38b10;  1 drivers
v000001aa82a26880_0 .net "opSel", 3 0, v000001aa829ae720_0;  alias, 1 drivers
v000001aa82a27640_0 .net "operand1", 31 0, L_000001aa82a94010;  alias, 1 drivers
v000001aa82a26a60_0 .net "operand2", 31 0, L_000001aa82a90fb0;  alias, 1 drivers
v000001aa82a26920_0 .var "result", 31 0;
v000001aa82a27780_0 .net "zero", 0 0, L_000001aa82a93f70;  alias, 1 drivers
E_000001aa829b55c0 .event anyedge, v000001aa829ae720_0, v000001aa82a27640_0, v000001aa829af1c0_0;
L_000001aa82a93f70 .cmp/eq 32, v000001aa82a26920_0, L_000001aa82a38b10;
S_000001aa82926da0 .scope module, "branchcontroller" "BranchController" 3 54, 10 1 0, S_000001aa829c5c80;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 32 "operand1";
    .port_info 3 /INPUT 32 "operand2";
    .port_info 4 /INPUT 1 "rst";
    .port_info 5 /INPUT 1 "excep_flag";
    .port_info 6 /OUTPUT 2 "PCsrc";
P_000001aa82a2a030 .param/l "RType" 0 4 2, C4<000000>;
P_000001aa82a2a068 .param/l "add" 0 4 5, C4<100000>;
P_000001aa82a2a0a0 .param/l "addi" 0 4 8, C4<001000>;
P_000001aa82a2a0d8 .param/l "addu" 0 4 5, C4<100001>;
P_000001aa82a2a110 .param/l "and_" 0 4 5, C4<100100>;
P_000001aa82a2a148 .param/l "andi" 0 4 8, C4<001100>;
P_000001aa82a2a180 .param/l "beq" 0 4 10, C4<000100>;
P_000001aa82a2a1b8 .param/l "bne" 0 4 10, C4<000101>;
P_000001aa82a2a1f0 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000001aa82a2a228 .param/l "j" 0 4 12, C4<000010>;
P_000001aa82a2a260 .param/l "jal" 0 4 12, C4<000011>;
P_000001aa82a2a298 .param/l "jr" 0 4 6, C4<001000>;
P_000001aa82a2a2d0 .param/l "lw" 0 4 8, C4<100011>;
P_000001aa82a2a308 .param/l "nor_" 0 4 5, C4<100111>;
P_000001aa82a2a340 .param/l "or_" 0 4 5, C4<100101>;
P_000001aa82a2a378 .param/l "ori" 0 4 8, C4<001101>;
P_000001aa82a2a3b0 .param/l "sgt" 0 4 6, C4<101011>;
P_000001aa82a2a3e8 .param/l "sll" 0 4 6, C4<000000>;
P_000001aa82a2a420 .param/l "slt" 0 4 5, C4<101010>;
P_000001aa82a2a458 .param/l "slti" 0 4 8, C4<101010>;
P_000001aa82a2a490 .param/l "srl" 0 4 6, C4<000010>;
P_000001aa82a2a4c8 .param/l "sub" 0 4 5, C4<100010>;
P_000001aa82a2a500 .param/l "subu" 0 4 5, C4<100011>;
P_000001aa82a2a538 .param/l "sw" 0 4 8, C4<101011>;
P_000001aa82a2a570 .param/l "xor_" 0 4 5, C4<100110>;
P_000001aa82a2a5a8 .param/l "xori" 0 4 8, C4<001110>;
v000001aa82a27820_0 .var "PCsrc", 1 0;
v000001aa82a27960_0 .net "excep_flag", 0 0, o000001aa829e1888;  alias, 0 drivers
v000001aa82a264c0_0 .net "funct", 5 0, L_000001aa82a36c60;  alias, 1 drivers
v000001aa82a269c0_0 .net "opcode", 5 0, L_000001aa82a368a0;  alias, 1 drivers
v000001aa82a27a00_0 .net "operand1", 31 0, L_000001aa829bdb50;  alias, 1 drivers
v000001aa82a26b00_0 .net "operand2", 31 0, L_000001aa82a90fb0;  alias, 1 drivers
v000001aa82a27dc0_0 .net "rst", 0 0, v000001aa82a364e0_0;  alias, 1 drivers
E_000001aa829b4e40/0 .event anyedge, v000001aa829adbe0_0, v000001aa82a27960_0, v000001aa829af440_0, v000001aa82a270a0_0;
E_000001aa829b4e40/1 .event anyedge, v000001aa829af1c0_0, v000001aa829adf00_0;
E_000001aa829b4e40 .event/or E_000001aa829b4e40/0, E_000001aa829b4e40/1;
S_000001aa8295a650 .scope module, "dataMem" "DM" 3 103, 11 1 0, S_000001aa829c5c80;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 32 "data";
    .port_info 3 /INPUT 1 "rden";
    .port_info 4 /INPUT 1 "wren";
    .port_info 5 /OUTPUT 32 "q";
v000001aa82a27e60 .array "DataMem", 0 1023, 31 0;
v000001aa82a26060_0 .net "address", 31 0, v000001aa82a26920_0;  alias, 1 drivers
v000001aa82a26240_0 .net "clock", 0 0, L_000001aa82978360;  1 drivers
v000001aa82a262e0_0 .net "data", 31 0, L_000001aa829bdbc0;  alias, 1 drivers
v000001aa82a2b790_0 .var/i "i", 31 0;
v000001aa82a2bdd0_0 .var "q", 31 0;
v000001aa82a2be70_0 .net "rden", 0 0, v000001aa829ae540_0;  alias, 1 drivers
v000001aa82a2bbf0_0 .net "wren", 0 0, v000001aa829af260_0;  alias, 1 drivers
E_000001aa829b4f80 .event posedge, v000001aa82a26240_0;
S_000001aa8295a7e0 .scope module, "pc" "programCounter" 3 71, 12 1 0, S_000001aa829c5c80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "PCin";
    .port_info 3 /OUTPUT 32 "PCout";
P_000001aa829b5600 .param/l "initialaddr" 0 12 10, +C4<11111111111111111111111111111111>;
v000001aa82a2b6f0_0 .net "PCin", 31 0, L_000001aa82a90010;  alias, 1 drivers
v000001aa82a2bf10_0 .var "PCout", 31 0;
v000001aa82a2cd70_0 .net "clk", 0 0, L_000001aa829be3a0;  alias, 1 drivers
v000001aa82a2b8d0_0 .net "rst", 0 0, v000001aa82a364e0_0;  alias, 1 drivers
    .scope S_000001aa82926da0;
T_0 ;
    %wait E_000001aa829b4e40;
    %load/vec4 v000001aa82a27dc0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001aa82a27820_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001aa82a27960_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v000001aa82a27820_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v000001aa82a269c0_0;
    %cmpi/e 4, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.10, 4;
    %load/vec4 v000001aa82a27a00_0;
    %load/vec4 v000001aa82a26b00_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.10;
    %flag_set/vec4 8;
    %jmp/1 T_0.9, 8;
    %load/vec4 v000001aa82a269c0_0;
    %cmpi/e 5, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.11, 4;
    %load/vec4 v000001aa82a27a00_0;
    %load/vec4 v000001aa82a26b00_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.11;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.9;
    %jmp/1 T_0.8, 8;
    %load/vec4 v000001aa82a269c0_0;
    %cmpi/e 2, 0, 6;
    %flag_or 8, 4;
T_0.8;
    %jmp/1 T_0.7, 8;
    %load/vec4 v000001aa82a269c0_0;
    %cmpi/e 3, 0, 6;
    %flag_or 8, 4;
T_0.7;
    %jmp/1 T_0.6, 8;
    %load/vec4 v000001aa82a269c0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_0.12, 4;
    %load/vec4 v000001aa82a264c0_0;
    %pushi/vec4 8, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.12;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.6;
    %jmp/0xz  T_0.4, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000001aa82a27820_0, 0;
    %jmp T_0.5;
T_0.4 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001aa82a27820_0, 0;
T_0.5 ;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_000001aa8295a7e0;
T_1 ;
    %wait E_000001aa829b52c0;
    %load/vec4 v000001aa82a2b8d0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000001aa82a2bf10_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000001aa82a2b6f0_0;
    %assign/vec4 v000001aa82a2bf10_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000001aa829412d0;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001aa8298d5c0_0, 0, 32;
T_2.0 ;
    %load/vec4 v000001aa8298d5c0_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001aa8298d5c0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001aa829af300, 0, 4;
    %load/vec4 v000001aa8298d5c0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001aa8298d5c0_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %pushi/vec4 536936458, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001aa829af300, 0, 4;
    %pushi/vec4 872546315, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001aa829af300, 0, 4;
    %pushi/vec4 939720716, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001aa829af300, 0, 4;
    %pushi/vec4 2236448, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001aa829af300, 0, 4;
    %pushi/vec4 8595490, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001aa829af300, 0, 4;
    %pushi/vec4 2306084, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001aa829af300, 0, 4;
    %pushi/vec4 4405285, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001aa829af300, 0, 4;
    %pushi/vec4 4407335, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001aa829af300, 0, 4;
    %pushi/vec4 2246694, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001aa829af300, 0, 4;
    %pushi/vec4 2248746, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001aa829af300, 0, 4;
    %pushi/vec4 6379563, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001aa829af300, 0, 4;
    %pushi/vec4 90240, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001aa829af300, 0, 4;
    %pushi/vec4 157762, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001aa829af300, 0, 4;
    %pushi/vec4 2349727744, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001aa829af300, 0, 4;
    %pushi/vec4 2885943296, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001aa829af300, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001aa829af300, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001aa829af300, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001aa829af300, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001aa829af300, 0, 4;
    %end;
    .thread T_2;
    .scope S_000001aa829435c0;
T_3 ;
    %wait E_000001aa829b4dc0;
    %load/vec4 v000001aa829adbe0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %assign/vec4 v000001aa829aeb80_0, 0;
    %split/vec4 4;
    %assign/vec4 v000001aa829ae720_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001aa829aefe0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001aa829adb40_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001aa829af260_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001aa829aeae0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001aa829ae540_0, 0;
    %assign/vec4 v000001aa829addc0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %store/vec4 v000001aa829aeb80_0, 0, 1;
    %split/vec4 4;
    %store/vec4 v000001aa829ae720_0, 0, 4;
    %split/vec4 1;
    %store/vec4 v000001aa829aefe0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001aa829adb40_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001aa829af260_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001aa829aeae0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001aa829ae540_0, 0, 1;
    %store/vec4 v000001aa829addc0_0, 0, 1;
    %load/vec4 v000001aa829af440_0;
    %dup/vec4;
    %pushi/vec4 63, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %jmp T_3.16;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001aa829aeb80_0, 0;
    %jmp T_3.16;
T_3.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001aa829addc0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001aa829adb40_0, 0;
    %load/vec4 v000001aa829adf00_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_3.24, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.26, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.27, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.28, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %jmp T_3.31;
T_3.17 ;
    %jmp T_3.31;
T_3.18 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001aa829ae720_0, 0;
    %jmp T_3.31;
T_3.19 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001aa829ae720_0, 0;
    %jmp T_3.31;
T_3.20 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001aa829ae720_0, 0;
    %jmp T_3.31;
T_3.21 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001aa829ae720_0, 0;
    %jmp T_3.31;
T_3.22 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001aa829ae720_0, 0;
    %jmp T_3.31;
T_3.23 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000001aa829ae720_0, 0;
    %jmp T_3.31;
T_3.24 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000001aa829ae720_0, 0;
    %jmp T_3.31;
T_3.25 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v000001aa829ae720_0, 0;
    %jmp T_3.31;
T_3.26 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000001aa829ae720_0, 0;
    %jmp T_3.31;
T_3.27 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v000001aa829ae720_0, 0;
    %jmp T_3.31;
T_3.28 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001aa829aefe0_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v000001aa829ae720_0, 0;
    %jmp T_3.31;
T_3.29 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001aa829aefe0_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v000001aa829ae720_0, 0;
    %jmp T_3.31;
T_3.30 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001aa829ae720_0, 0;
    %jmp T_3.31;
T_3.31 ;
    %pop/vec4 1;
    %jmp T_3.16;
T_3.4 ;
    %jmp T_3.16;
T_3.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001aa829adb40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001aa829addc0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001aa829aefe0_0, 0;
    %jmp T_3.16;
T_3.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001aa829adb40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001aa829addc0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001aa829aefe0_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000001aa829ae720_0, 0;
    %jmp T_3.16;
T_3.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001aa829adb40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001aa829aefe0_0, 0;
    %jmp T_3.16;
T_3.8 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001aa829ae720_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001aa829adb40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001aa829aefe0_0, 0;
    %jmp T_3.16;
T_3.9 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000001aa829ae720_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001aa829adb40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001aa829aefe0_0, 0;
    %jmp T_3.16;
T_3.10 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000001aa829ae720_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001aa829adb40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001aa829aefe0_0, 0;
    %jmp T_3.16;
T_3.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001aa829ae540_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001aa829adb40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001aa829aefe0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001aa829aeae0_0, 0;
    %jmp T_3.16;
T_3.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001aa829af260_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001aa829aefe0_0, 0;
    %jmp T_3.16;
T_3.13 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001aa829ae720_0, 0;
    %jmp T_3.16;
T_3.14 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001aa829ae720_0, 0;
    %jmp T_3.16;
T_3.16 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_000001aa82941460;
T_4 ;
    %wait E_000001aa829b52c0;
    %fork t_1, S_000001aa8292d420;
    %jmp t_0;
    .scope S_000001aa8292d420;
t_1 ;
    %load/vec4 v000001aa82a273c0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001aa8298cc60_0, 0, 32;
T_4.2 ;
    %load/vec4 v000001aa8298cc60_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001aa8298cc60_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001aa82a266a0, 0, 4;
    %load/vec4 v000001aa8298cc60_0;
    %addi 1, 0, 32;
    %store/vec4 v000001aa8298cc60_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000001aa82a27460_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v000001aa82a27f00_0;
    %load/vec4 v000001aa82a26600_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001aa82a266a0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001aa82a266a0, 0, 4;
T_4.4 ;
T_4.1 ;
    %end;
    .scope S_000001aa82941460;
t_0 %join;
    %jmp T_4;
    .thread T_4;
    .scope S_000001aa82941460;
T_5 ;
    %delay 200004, 0;
    %vpi_call 8 61 "$display", "Register file content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001aa82a271e0_0, 0, 32;
T_5.0 ;
    %load/vec4 v000001aa82a271e0_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_5.1, 5;
    %load/vec4 v000001aa82a271e0_0;
    %ix/getv/s 4, v000001aa82a271e0_0;
    %load/vec4a v000001aa82a266a0, 4;
    %ix/getv/s 4, v000001aa82a271e0_0;
    %load/vec4a v000001aa82a266a0, 4;
    %vpi_call 8 63 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v000001aa82a271e0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001aa82a271e0_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_000001aa82973af0;
T_6 ;
    %wait E_000001aa829b55c0;
    %load/vec4 v000001aa82a26880_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000001aa82a26920_0, 0;
    %jmp T_6.11;
T_6.0 ;
    %load/vec4 v000001aa82a27640_0;
    %load/vec4 v000001aa82a26a60_0;
    %add;
    %assign/vec4 v000001aa82a26920_0, 0;
    %jmp T_6.11;
T_6.1 ;
    %load/vec4 v000001aa82a27640_0;
    %load/vec4 v000001aa82a26a60_0;
    %sub;
    %assign/vec4 v000001aa82a26920_0, 0;
    %jmp T_6.11;
T_6.2 ;
    %load/vec4 v000001aa82a27640_0;
    %load/vec4 v000001aa82a26a60_0;
    %and;
    %assign/vec4 v000001aa82a26920_0, 0;
    %jmp T_6.11;
T_6.3 ;
    %load/vec4 v000001aa82a27640_0;
    %load/vec4 v000001aa82a26a60_0;
    %or;
    %assign/vec4 v000001aa82a26920_0, 0;
    %jmp T_6.11;
T_6.4 ;
    %load/vec4 v000001aa82a27640_0;
    %load/vec4 v000001aa82a26a60_0;
    %xor;
    %assign/vec4 v000001aa82a26920_0, 0;
    %jmp T_6.11;
T_6.5 ;
    %load/vec4 v000001aa82a27640_0;
    %load/vec4 v000001aa82a26a60_0;
    %or;
    %inv;
    %assign/vec4 v000001aa82a26920_0, 0;
    %jmp T_6.11;
T_6.6 ;
    %load/vec4 v000001aa82a27640_0;
    %load/vec4 v000001aa82a26a60_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.12, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.13, 8;
T_6.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.13, 8;
 ; End of false expr.
    %blend;
T_6.13;
    %assign/vec4 v000001aa82a26920_0, 0;
    %jmp T_6.11;
T_6.7 ;
    %load/vec4 v000001aa82a26a60_0;
    %load/vec4 v000001aa82a27640_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.15, 8;
T_6.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.15, 8;
 ; End of false expr.
    %blend;
T_6.15;
    %assign/vec4 v000001aa82a26920_0, 0;
    %jmp T_6.11;
T_6.8 ;
    %load/vec4 v000001aa82a27640_0;
    %ix/getv 4, v000001aa82a26a60_0;
    %shiftl 4;
    %assign/vec4 v000001aa82a26920_0, 0;
    %jmp T_6.11;
T_6.9 ;
    %load/vec4 v000001aa82a27640_0;
    %ix/getv 4, v000001aa82a26a60_0;
    %shiftr 4;
    %assign/vec4 v000001aa82a26920_0, 0;
    %jmp T_6.11;
T_6.11 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_000001aa8295a650;
T_7 ;
    %wait E_000001aa829b4f80;
    %load/vec4 v000001aa82a2be70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v000001aa82a26060_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v000001aa82a27e60, 4;
    %assign/vec4 v000001aa82a2bdd0_0, 0;
T_7.0 ;
    %load/vec4 v000001aa82a2bbf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v000001aa82a262e0_0;
    %ix/getv 3, v000001aa82a26060_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001aa82a27e60, 0, 4;
T_7.2 ;
    %jmp T_7;
    .thread T_7;
    .scope S_000001aa8295a650;
T_8 ;
    %pushi/vec4 5, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001aa82a27e60, 0, 4;
    %end;
    .thread T_8;
    .scope S_000001aa8295a650;
T_9 ;
    %delay 200004, 0;
    %vpi_call 11 28 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001aa82a2b790_0, 0, 32;
T_9.0 ;
    %load/vec4 v000001aa82a2b790_0;
    %cmpi/s 50, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_9.1, 5;
    %ix/getv/s 4, v000001aa82a2b790_0;
    %load/vec4a v000001aa82a27e60, 4;
    %vpi_call 11 30 "$display", "Mem[%d] = %d", &PV<v000001aa82a2b790_0, 0, 6>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v000001aa82a2b790_0;
    %addi 1, 0, 32;
    %store/vec4 v000001aa82a2b790_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_000001aa829c5c80;
T_10 ;
    %wait E_000001aa829b52c0;
    %load/vec4 v000001aa82a37660_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001aa82a34a80_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v000001aa82a34a80_0;
    %addi 1, 0, 32;
    %assign/vec4 v000001aa82a34a80_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_000001aa829c4ad0;
T_11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001aa82a36f80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001aa82a364e0_0, 0, 1;
    %end;
    .thread T_11;
    .scope S_000001aa829c4ad0;
T_12 ;
    %delay 1, 0;
    %load/vec4 v000001aa82a36f80_0;
    %inv;
    %assign/vec4 v000001aa82a36f80_0, 0;
    %jmp T_12;
    .thread T_12;
    .scope S_000001aa829c4ad0;
T_13 ;
    %vpi_call 2 40 "$dumpfile", "./DataManipulation/SingleCycle_WaveForm.vcd" {0 0 0};
    %vpi_call 2 41 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001aa82a364e0_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001aa82a364e0_0, 0, 1;
    %delay 200001, 0;
    %vpi_call 2 48 "$display", "Number of cycles consumed: %d", v000001aa82a37ca0_0 {0 0 0};
    %vpi_call 2 49 "$finish" {0 0 0};
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "../singlecycle/SiliCore_Qualifying_code/SingleCycle_vscode_sim.v";
    "../singlecycle/SiliCore_Qualifying_code//processor.v";
    "../singlecycle/SiliCore_Qualifying_code//opcodes.txt";
    "../singlecycle/SiliCore_Qualifying_code//mux2x1.v";
    "../singlecycle/SiliCore_Qualifying_code//controlUnit.v";
    "../singlecycle/SiliCore_Qualifying_code//IM.v";
    "../singlecycle/SiliCore_Qualifying_code//registerFile.v";
    "../singlecycle/SiliCore_Qualifying_code//ALU.v";
    "../singlecycle/SiliCore_Qualifying_code//BranchController.v";
    "../singlecycle/SiliCore_Qualifying_code//DM.v";
    "../singlecycle/SiliCore_Qualifying_code//programCounter.v";
