ARM GAS  /tmp/ccHZGw2a.s 			page 1


   1              		.syntax unified
   2              		.cpu cortex-m3
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.thumb
  14              		.syntax unified
  15              		.file	"stm32f10x_pwr.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.section	.text.PWR_DeInit,"ax",%progbits
  20              		.align	2
  21              		.global	PWR_DeInit
  22              		.thumb
  23              		.thumb_func
  25              	PWR_DeInit:
  26              	.LFB29:
  27              		.file 1 "./libraries/src/stm32f10x_pwr.c"
   1:./libraries/src/stm32f10x_pwr.c **** /**
   2:./libraries/src/stm32f10x_pwr.c ****   ******************************************************************************
   3:./libraries/src/stm32f10x_pwr.c ****   * @file    stm32f10x_pwr.c
   4:./libraries/src/stm32f10x_pwr.c ****   * @author  MCD Application Team
   5:./libraries/src/stm32f10x_pwr.c ****   * @version V3.5.0
   6:./libraries/src/stm32f10x_pwr.c ****   * @date    11-March-2011
   7:./libraries/src/stm32f10x_pwr.c ****   * @brief   This file provides all the PWR firmware functions.
   8:./libraries/src/stm32f10x_pwr.c ****   ******************************************************************************
   9:./libraries/src/stm32f10x_pwr.c ****   * @attention
  10:./libraries/src/stm32f10x_pwr.c ****   *
  11:./libraries/src/stm32f10x_pwr.c ****   * THE PRESENT FIRMWARE WHICH IS FOR GUIDANCE ONLY AIMS AT PROVIDING CUSTOMERS
  12:./libraries/src/stm32f10x_pwr.c ****   * WITH CODING INFORMATION REGARDING THEIR PRODUCTS IN ORDER FOR THEM TO SAVE
  13:./libraries/src/stm32f10x_pwr.c ****   * TIME. AS A RESULT, STMICROELECTRONICS SHALL NOT BE HELD LIABLE FOR ANY
  14:./libraries/src/stm32f10x_pwr.c ****   * DIRECT, INDIRECT OR CONSEQUENTIAL DAMAGES WITH RESPECT TO ANY CLAIMS ARISING
  15:./libraries/src/stm32f10x_pwr.c ****   * FROM THE CONTENT OF SUCH FIRMWARE AND/OR THE USE MADE BY CUSTOMERS OF THE
  16:./libraries/src/stm32f10x_pwr.c ****   * CODING INFORMATION CONTAINED HEREIN IN CONNECTION WITH THEIR PRODUCTS.
  17:./libraries/src/stm32f10x_pwr.c ****   *
  18:./libraries/src/stm32f10x_pwr.c ****   * <h2><center>&copy; COPYRIGHT 2011 STMicroelectronics</center></h2>
  19:./libraries/src/stm32f10x_pwr.c ****   ******************************************************************************
  20:./libraries/src/stm32f10x_pwr.c ****   */
  21:./libraries/src/stm32f10x_pwr.c **** 
  22:./libraries/src/stm32f10x_pwr.c **** /* Includes ------------------------------------------------------------------*/
  23:./libraries/src/stm32f10x_pwr.c **** #include "stm32f10x_pwr.h"
  24:./libraries/src/stm32f10x_pwr.c **** #include "stm32f10x_rcc.h"
  25:./libraries/src/stm32f10x_pwr.c **** 
  26:./libraries/src/stm32f10x_pwr.c **** /** @addtogroup STM32F10x_StdPeriph_Driver
  27:./libraries/src/stm32f10x_pwr.c ****   * @{
  28:./libraries/src/stm32f10x_pwr.c ****   */
  29:./libraries/src/stm32f10x_pwr.c **** 
  30:./libraries/src/stm32f10x_pwr.c **** /** @defgroup PWR 
  31:./libraries/src/stm32f10x_pwr.c ****   * @brief PWR driver modules
ARM GAS  /tmp/ccHZGw2a.s 			page 2


  32:./libraries/src/stm32f10x_pwr.c ****   * @{
  33:./libraries/src/stm32f10x_pwr.c ****   */ 
  34:./libraries/src/stm32f10x_pwr.c **** 
  35:./libraries/src/stm32f10x_pwr.c **** /** @defgroup PWR_Private_TypesDefinitions
  36:./libraries/src/stm32f10x_pwr.c ****   * @{
  37:./libraries/src/stm32f10x_pwr.c ****   */
  38:./libraries/src/stm32f10x_pwr.c **** 
  39:./libraries/src/stm32f10x_pwr.c **** /**
  40:./libraries/src/stm32f10x_pwr.c ****   * @}
  41:./libraries/src/stm32f10x_pwr.c ****   */
  42:./libraries/src/stm32f10x_pwr.c **** 
  43:./libraries/src/stm32f10x_pwr.c **** /** @defgroup PWR_Private_Defines
  44:./libraries/src/stm32f10x_pwr.c ****   * @{
  45:./libraries/src/stm32f10x_pwr.c ****   */
  46:./libraries/src/stm32f10x_pwr.c **** 
  47:./libraries/src/stm32f10x_pwr.c **** /* --------- PWR registers bit address in the alias region ---------- */
  48:./libraries/src/stm32f10x_pwr.c **** #define PWR_OFFSET               (PWR_BASE - PERIPH_BASE)
  49:./libraries/src/stm32f10x_pwr.c **** 
  50:./libraries/src/stm32f10x_pwr.c **** /* --- CR Register ---*/
  51:./libraries/src/stm32f10x_pwr.c **** 
  52:./libraries/src/stm32f10x_pwr.c **** /* Alias word address of DBP bit */
  53:./libraries/src/stm32f10x_pwr.c **** #define CR_OFFSET                (PWR_OFFSET + 0x00)
  54:./libraries/src/stm32f10x_pwr.c **** #define DBP_BitNumber            0x08
  55:./libraries/src/stm32f10x_pwr.c **** #define CR_DBP_BB                (PERIPH_BB_BASE + (CR_OFFSET * 32) + (DBP_BitNumber * 4))
  56:./libraries/src/stm32f10x_pwr.c **** 
  57:./libraries/src/stm32f10x_pwr.c **** /* Alias word address of PVDE bit */
  58:./libraries/src/stm32f10x_pwr.c **** #define PVDE_BitNumber           0x04
  59:./libraries/src/stm32f10x_pwr.c **** #define CR_PVDE_BB               (PERIPH_BB_BASE + (CR_OFFSET * 32) + (PVDE_BitNumber * 4))
  60:./libraries/src/stm32f10x_pwr.c **** 
  61:./libraries/src/stm32f10x_pwr.c **** /* --- CSR Register ---*/
  62:./libraries/src/stm32f10x_pwr.c **** 
  63:./libraries/src/stm32f10x_pwr.c **** /* Alias word address of EWUP bit */
  64:./libraries/src/stm32f10x_pwr.c **** #define CSR_OFFSET               (PWR_OFFSET + 0x04)
  65:./libraries/src/stm32f10x_pwr.c **** #define EWUP_BitNumber           0x08
  66:./libraries/src/stm32f10x_pwr.c **** #define CSR_EWUP_BB              (PERIPH_BB_BASE + (CSR_OFFSET * 32) + (EWUP_BitNumber * 4))
  67:./libraries/src/stm32f10x_pwr.c **** 
  68:./libraries/src/stm32f10x_pwr.c **** /* ------------------ PWR registers bit mask ------------------------ */
  69:./libraries/src/stm32f10x_pwr.c **** 
  70:./libraries/src/stm32f10x_pwr.c **** /* CR register bit mask */
  71:./libraries/src/stm32f10x_pwr.c **** #define CR_DS_MASK               ((uint32_t)0xFFFFFFFC)
  72:./libraries/src/stm32f10x_pwr.c **** #define CR_PLS_MASK              ((uint32_t)0xFFFFFF1F)
  73:./libraries/src/stm32f10x_pwr.c **** 
  74:./libraries/src/stm32f10x_pwr.c **** 
  75:./libraries/src/stm32f10x_pwr.c **** /**
  76:./libraries/src/stm32f10x_pwr.c ****   * @}
  77:./libraries/src/stm32f10x_pwr.c ****   */
  78:./libraries/src/stm32f10x_pwr.c **** 
  79:./libraries/src/stm32f10x_pwr.c **** /** @defgroup PWR_Private_Macros
  80:./libraries/src/stm32f10x_pwr.c ****   * @{
  81:./libraries/src/stm32f10x_pwr.c ****   */
  82:./libraries/src/stm32f10x_pwr.c **** 
  83:./libraries/src/stm32f10x_pwr.c **** /**
  84:./libraries/src/stm32f10x_pwr.c ****   * @}
  85:./libraries/src/stm32f10x_pwr.c ****   */
  86:./libraries/src/stm32f10x_pwr.c **** 
  87:./libraries/src/stm32f10x_pwr.c **** /** @defgroup PWR_Private_Variables
  88:./libraries/src/stm32f10x_pwr.c ****   * @{
ARM GAS  /tmp/ccHZGw2a.s 			page 3


  89:./libraries/src/stm32f10x_pwr.c ****   */
  90:./libraries/src/stm32f10x_pwr.c **** 
  91:./libraries/src/stm32f10x_pwr.c **** /**
  92:./libraries/src/stm32f10x_pwr.c ****   * @}
  93:./libraries/src/stm32f10x_pwr.c ****   */
  94:./libraries/src/stm32f10x_pwr.c **** 
  95:./libraries/src/stm32f10x_pwr.c **** /** @defgroup PWR_Private_FunctionPrototypes
  96:./libraries/src/stm32f10x_pwr.c ****   * @{
  97:./libraries/src/stm32f10x_pwr.c ****   */
  98:./libraries/src/stm32f10x_pwr.c **** 
  99:./libraries/src/stm32f10x_pwr.c **** /**
 100:./libraries/src/stm32f10x_pwr.c ****   * @}
 101:./libraries/src/stm32f10x_pwr.c ****   */
 102:./libraries/src/stm32f10x_pwr.c **** 
 103:./libraries/src/stm32f10x_pwr.c **** /** @defgroup PWR_Private_Functions
 104:./libraries/src/stm32f10x_pwr.c ****   * @{
 105:./libraries/src/stm32f10x_pwr.c ****   */
 106:./libraries/src/stm32f10x_pwr.c **** 
 107:./libraries/src/stm32f10x_pwr.c **** /**
 108:./libraries/src/stm32f10x_pwr.c ****   * @brief  Deinitializes the PWR peripheral registers to their default reset values.
 109:./libraries/src/stm32f10x_pwr.c ****   * @param  None
 110:./libraries/src/stm32f10x_pwr.c ****   * @retval None
 111:./libraries/src/stm32f10x_pwr.c ****   */
 112:./libraries/src/stm32f10x_pwr.c **** void PWR_DeInit(void)
 113:./libraries/src/stm32f10x_pwr.c **** {
  28              		.loc 1 113 0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 0
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  32 0000 08B5     		push	{r3, lr}
  33              	.LCFI0:
  34              		.cfi_def_cfa_offset 8
  35              		.cfi_offset 3, -8
  36              		.cfi_offset 14, -4
 114:./libraries/src/stm32f10x_pwr.c ****   RCC_APB1PeriphResetCmd(RCC_APB1Periph_PWR, ENABLE);
  37              		.loc 1 114 0
  38 0002 0121     		movs	r1, #1
  39 0004 4FF08050 		mov	r0, #268435456
  40 0008 FFF7FEFF 		bl	RCC_APB1PeriphResetCmd
  41              	.LVL0:
 115:./libraries/src/stm32f10x_pwr.c ****   RCC_APB1PeriphResetCmd(RCC_APB1Periph_PWR, DISABLE);
  42              		.loc 1 115 0
  43 000c 0021     		movs	r1, #0
  44 000e 4FF08050 		mov	r0, #268435456
  45 0012 FFF7FEFF 		bl	RCC_APB1PeriphResetCmd
  46              	.LVL1:
  47 0016 08BD     		pop	{r3, pc}
  48              		.cfi_endproc
  49              	.LFE29:
  51              		.section	.text.PWR_BackupAccessCmd,"ax",%progbits
  52              		.align	2
  53              		.global	PWR_BackupAccessCmd
  54              		.thumb
  55              		.thumb_func
  57              	PWR_BackupAccessCmd:
  58              	.LFB30:
 116:./libraries/src/stm32f10x_pwr.c **** }
ARM GAS  /tmp/ccHZGw2a.s 			page 4


 117:./libraries/src/stm32f10x_pwr.c **** 
 118:./libraries/src/stm32f10x_pwr.c **** /**
 119:./libraries/src/stm32f10x_pwr.c ****   * @brief  Enables or disables access to the RTC and backup registers.
 120:./libraries/src/stm32f10x_pwr.c ****   * @param  NewState: new state of the access to the RTC and backup registers.
 121:./libraries/src/stm32f10x_pwr.c ****   *   This parameter can be: ENABLE or DISABLE.
 122:./libraries/src/stm32f10x_pwr.c ****   * @retval None
 123:./libraries/src/stm32f10x_pwr.c ****   */
 124:./libraries/src/stm32f10x_pwr.c **** void PWR_BackupAccessCmd(FunctionalState NewState)
 125:./libraries/src/stm32f10x_pwr.c **** {
  59              		.loc 1 125 0
  60              		.cfi_startproc
  61              		@ args = 0, pretend = 0, frame = 0
  62              		@ frame_needed = 0, uses_anonymous_args = 0
  63              		@ link register save eliminated.
  64              	.LVL2:
 126:./libraries/src/stm32f10x_pwr.c ****   /* Check the parameters */
 127:./libraries/src/stm32f10x_pwr.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 128:./libraries/src/stm32f10x_pwr.c ****   *(__IO uint32_t *) CR_DBP_BB = (uint32_t)NewState;
  65              		.loc 1 128 0
  66 0000 014B     		ldr	r3, .L4
  67 0002 1860     		str	r0, [r3]
  68 0004 7047     		bx	lr
  69              	.L5:
  70 0006 00BF     		.align	2
  71              	.L4:
  72 0008 20000E42 		.word	1108213792
  73              		.cfi_endproc
  74              	.LFE30:
  76              		.section	.text.PWR_PVDCmd,"ax",%progbits
  77              		.align	2
  78              		.global	PWR_PVDCmd
  79              		.thumb
  80              		.thumb_func
  82              	PWR_PVDCmd:
  83              	.LFB31:
 129:./libraries/src/stm32f10x_pwr.c **** }
 130:./libraries/src/stm32f10x_pwr.c **** 
 131:./libraries/src/stm32f10x_pwr.c **** /**
 132:./libraries/src/stm32f10x_pwr.c ****   * @brief  Enables or disables the Power Voltage Detector(PVD).
 133:./libraries/src/stm32f10x_pwr.c ****   * @param  NewState: new state of the PVD.
 134:./libraries/src/stm32f10x_pwr.c ****   *   This parameter can be: ENABLE or DISABLE.
 135:./libraries/src/stm32f10x_pwr.c ****   * @retval None
 136:./libraries/src/stm32f10x_pwr.c ****   */
 137:./libraries/src/stm32f10x_pwr.c **** void PWR_PVDCmd(FunctionalState NewState)
 138:./libraries/src/stm32f10x_pwr.c **** {
  84              		.loc 1 138 0
  85              		.cfi_startproc
  86              		@ args = 0, pretend = 0, frame = 0
  87              		@ frame_needed = 0, uses_anonymous_args = 0
  88              		@ link register save eliminated.
  89              	.LVL3:
 139:./libraries/src/stm32f10x_pwr.c ****   /* Check the parameters */
 140:./libraries/src/stm32f10x_pwr.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 141:./libraries/src/stm32f10x_pwr.c ****   *(__IO uint32_t *) CR_PVDE_BB = (uint32_t)NewState;
  90              		.loc 1 141 0
  91 0000 014B     		ldr	r3, .L7
  92 0002 1860     		str	r0, [r3]
ARM GAS  /tmp/ccHZGw2a.s 			page 5


  93 0004 7047     		bx	lr
  94              	.L8:
  95 0006 00BF     		.align	2
  96              	.L7:
  97 0008 10000E42 		.word	1108213776
  98              		.cfi_endproc
  99              	.LFE31:
 101              		.section	.text.PWR_PVDLevelConfig,"ax",%progbits
 102              		.align	2
 103              		.global	PWR_PVDLevelConfig
 104              		.thumb
 105              		.thumb_func
 107              	PWR_PVDLevelConfig:
 108              	.LFB32:
 142:./libraries/src/stm32f10x_pwr.c **** }
 143:./libraries/src/stm32f10x_pwr.c **** 
 144:./libraries/src/stm32f10x_pwr.c **** /**
 145:./libraries/src/stm32f10x_pwr.c ****   * @brief  Configures the voltage threshold detected by the Power Voltage Detector(PVD).
 146:./libraries/src/stm32f10x_pwr.c ****   * @param  PWR_PVDLevel: specifies the PVD detection level
 147:./libraries/src/stm32f10x_pwr.c ****   *   This parameter can be one of the following values:
 148:./libraries/src/stm32f10x_pwr.c ****   *     @arg PWR_PVDLevel_2V2: PVD detection level set to 2.2V
 149:./libraries/src/stm32f10x_pwr.c ****   *     @arg PWR_PVDLevel_2V3: PVD detection level set to 2.3V
 150:./libraries/src/stm32f10x_pwr.c ****   *     @arg PWR_PVDLevel_2V4: PVD detection level set to 2.4V
 151:./libraries/src/stm32f10x_pwr.c ****   *     @arg PWR_PVDLevel_2V5: PVD detection level set to 2.5V
 152:./libraries/src/stm32f10x_pwr.c ****   *     @arg PWR_PVDLevel_2V6: PVD detection level set to 2.6V
 153:./libraries/src/stm32f10x_pwr.c ****   *     @arg PWR_PVDLevel_2V7: PVD detection level set to 2.7V
 154:./libraries/src/stm32f10x_pwr.c ****   *     @arg PWR_PVDLevel_2V8: PVD detection level set to 2.8V
 155:./libraries/src/stm32f10x_pwr.c ****   *     @arg PWR_PVDLevel_2V9: PVD detection level set to 2.9V
 156:./libraries/src/stm32f10x_pwr.c ****   * @retval None
 157:./libraries/src/stm32f10x_pwr.c ****   */
 158:./libraries/src/stm32f10x_pwr.c **** void PWR_PVDLevelConfig(uint32_t PWR_PVDLevel)
 159:./libraries/src/stm32f10x_pwr.c **** {
 109              		.loc 1 159 0
 110              		.cfi_startproc
 111              		@ args = 0, pretend = 0, frame = 0
 112              		@ frame_needed = 0, uses_anonymous_args = 0
 113              		@ link register save eliminated.
 114              	.LVL4:
 160:./libraries/src/stm32f10x_pwr.c ****   uint32_t tmpreg = 0;
 161:./libraries/src/stm32f10x_pwr.c ****   /* Check the parameters */
 162:./libraries/src/stm32f10x_pwr.c ****   assert_param(IS_PWR_PVD_LEVEL(PWR_PVDLevel));
 163:./libraries/src/stm32f10x_pwr.c ****   tmpreg = PWR->CR;
 115              		.loc 1 163 0
 116 0000 034A     		ldr	r2, .L10
 117 0002 1368     		ldr	r3, [r2]
 118              	.LVL5:
 164:./libraries/src/stm32f10x_pwr.c ****   /* Clear PLS[7:5] bits */
 165:./libraries/src/stm32f10x_pwr.c ****   tmpreg &= CR_PLS_MASK;
 119              		.loc 1 165 0
 120 0004 23F0E003 		bic	r3, r3, #224
 121              	.LVL6:
 166:./libraries/src/stm32f10x_pwr.c ****   /* Set PLS[7:5] bits according to PWR_PVDLevel value */
 167:./libraries/src/stm32f10x_pwr.c ****   tmpreg |= PWR_PVDLevel;
 122              		.loc 1 167 0
 123 0008 1843     		orrs	r0, r0, r3
 124              	.LVL7:
 168:./libraries/src/stm32f10x_pwr.c ****   /* Store the new value */
ARM GAS  /tmp/ccHZGw2a.s 			page 6


 169:./libraries/src/stm32f10x_pwr.c ****   PWR->CR = tmpreg;
 125              		.loc 1 169 0
 126 000a 1060     		str	r0, [r2]
 127 000c 7047     		bx	lr
 128              	.L11:
 129 000e 00BF     		.align	2
 130              	.L10:
 131 0010 00700040 		.word	1073770496
 132              		.cfi_endproc
 133              	.LFE32:
 135              		.section	.text.PWR_WakeUpPinCmd,"ax",%progbits
 136              		.align	2
 137              		.global	PWR_WakeUpPinCmd
 138              		.thumb
 139              		.thumb_func
 141              	PWR_WakeUpPinCmd:
 142              	.LFB33:
 170:./libraries/src/stm32f10x_pwr.c **** }
 171:./libraries/src/stm32f10x_pwr.c **** 
 172:./libraries/src/stm32f10x_pwr.c **** /**
 173:./libraries/src/stm32f10x_pwr.c ****   * @brief  Enables or disables the WakeUp Pin functionality.
 174:./libraries/src/stm32f10x_pwr.c ****   * @param  NewState: new state of the WakeUp Pin functionality.
 175:./libraries/src/stm32f10x_pwr.c ****   *   This parameter can be: ENABLE or DISABLE.
 176:./libraries/src/stm32f10x_pwr.c ****   * @retval None
 177:./libraries/src/stm32f10x_pwr.c ****   */
 178:./libraries/src/stm32f10x_pwr.c **** void PWR_WakeUpPinCmd(FunctionalState NewState)
 179:./libraries/src/stm32f10x_pwr.c **** {
 143              		.loc 1 179 0
 144              		.cfi_startproc
 145              		@ args = 0, pretend = 0, frame = 0
 146              		@ frame_needed = 0, uses_anonymous_args = 0
 147              		@ link register save eliminated.
 148              	.LVL8:
 180:./libraries/src/stm32f10x_pwr.c ****   /* Check the parameters */
 181:./libraries/src/stm32f10x_pwr.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 182:./libraries/src/stm32f10x_pwr.c ****   *(__IO uint32_t *) CSR_EWUP_BB = (uint32_t)NewState;
 149              		.loc 1 182 0
 150 0000 014B     		ldr	r3, .L13
 151 0002 1860     		str	r0, [r3]
 152 0004 7047     		bx	lr
 153              	.L14:
 154 0006 00BF     		.align	2
 155              	.L13:
 156 0008 A0000E42 		.word	1108213920
 157              		.cfi_endproc
 158              	.LFE33:
 160              		.section	.text.PWR_EnterSTOPMode,"ax",%progbits
 161              		.align	2
 162              		.global	PWR_EnterSTOPMode
 163              		.thumb
 164              		.thumb_func
 166              	PWR_EnterSTOPMode:
 167              	.LFB34:
 183:./libraries/src/stm32f10x_pwr.c **** }
 184:./libraries/src/stm32f10x_pwr.c **** 
 185:./libraries/src/stm32f10x_pwr.c **** /**
 186:./libraries/src/stm32f10x_pwr.c ****   * @brief  Enters STOP mode.
ARM GAS  /tmp/ccHZGw2a.s 			page 7


 187:./libraries/src/stm32f10x_pwr.c ****   * @param  PWR_Regulator: specifies the regulator state in STOP mode.
 188:./libraries/src/stm32f10x_pwr.c ****   *   This parameter can be one of the following values:
 189:./libraries/src/stm32f10x_pwr.c ****   *     @arg PWR_Regulator_ON: STOP mode with regulator ON
 190:./libraries/src/stm32f10x_pwr.c ****   *     @arg PWR_Regulator_LowPower: STOP mode with regulator in low power mode
 191:./libraries/src/stm32f10x_pwr.c ****   * @param  PWR_STOPEntry: specifies if STOP mode in entered with WFI or WFE instruction.
 192:./libraries/src/stm32f10x_pwr.c ****   *   This parameter can be one of the following values:
 193:./libraries/src/stm32f10x_pwr.c ****   *     @arg PWR_STOPEntry_WFI: enter STOP mode with WFI instruction
 194:./libraries/src/stm32f10x_pwr.c ****   *     @arg PWR_STOPEntry_WFE: enter STOP mode with WFE instruction
 195:./libraries/src/stm32f10x_pwr.c ****   * @retval None
 196:./libraries/src/stm32f10x_pwr.c ****   */
 197:./libraries/src/stm32f10x_pwr.c **** void PWR_EnterSTOPMode(uint32_t PWR_Regulator, uint8_t PWR_STOPEntry)
 198:./libraries/src/stm32f10x_pwr.c **** {
 168              		.loc 1 198 0
 169              		.cfi_startproc
 170              		@ args = 0, pretend = 0, frame = 0
 171              		@ frame_needed = 0, uses_anonymous_args = 0
 172              		@ link register save eliminated.
 173              	.LVL9:
 199:./libraries/src/stm32f10x_pwr.c ****   uint32_t tmpreg = 0;
 200:./libraries/src/stm32f10x_pwr.c ****   /* Check the parameters */
 201:./libraries/src/stm32f10x_pwr.c ****   assert_param(IS_PWR_REGULATOR(PWR_Regulator));
 202:./libraries/src/stm32f10x_pwr.c ****   assert_param(IS_PWR_STOP_ENTRY(PWR_STOPEntry));
 203:./libraries/src/stm32f10x_pwr.c ****   
 204:./libraries/src/stm32f10x_pwr.c ****   /* Select the regulator state in STOP mode ---------------------------------*/
 205:./libraries/src/stm32f10x_pwr.c ****   tmpreg = PWR->CR;
 174              		.loc 1 205 0
 175 0000 0A4A     		ldr	r2, .L18
 176 0002 1368     		ldr	r3, [r2]
 177              	.LVL10:
 206:./libraries/src/stm32f10x_pwr.c ****   /* Clear PDDS and LPDS bits */
 207:./libraries/src/stm32f10x_pwr.c ****   tmpreg &= CR_DS_MASK;
 178              		.loc 1 207 0
 179 0004 23F00303 		bic	r3, r3, #3
 180              	.LVL11:
 208:./libraries/src/stm32f10x_pwr.c ****   /* Set LPDS bit according to PWR_Regulator value */
 209:./libraries/src/stm32f10x_pwr.c ****   tmpreg |= PWR_Regulator;
 181              		.loc 1 209 0
 182 0008 1843     		orrs	r0, r0, r3
 183              	.LVL12:
 210:./libraries/src/stm32f10x_pwr.c ****   /* Store the new value */
 211:./libraries/src/stm32f10x_pwr.c ****   PWR->CR = tmpreg;
 184              		.loc 1 211 0
 185 000a 1060     		str	r0, [r2]
 212:./libraries/src/stm32f10x_pwr.c ****   /* Set SLEEPDEEP bit of Cortex System Control Register */
 213:./libraries/src/stm32f10x_pwr.c ****   SCB->SCR |= SCB_SCR_SLEEPDEEP;
 186              		.loc 1 213 0
 187 000c 084A     		ldr	r2, .L18+4
 188 000e 1369     		ldr	r3, [r2, #16]
 189 0010 43F00403 		orr	r3, r3, #4
 190 0014 1361     		str	r3, [r2, #16]
 214:./libraries/src/stm32f10x_pwr.c ****   
 215:./libraries/src/stm32f10x_pwr.c ****   /* Select STOP mode entry --------------------------------------------------*/
 216:./libraries/src/stm32f10x_pwr.c ****   if(PWR_STOPEntry == PWR_STOPEntry_WFI)
 191              		.loc 1 216 0
 192 0016 0129     		cmp	r1, #1
 193 0018 01D1     		bne	.L16
 194              	.LBB8:
ARM GAS  /tmp/ccHZGw2a.s 			page 8


 195              	.LBB9:
 196              		.file 2 "cmsis/core_cm3.h"
   1:cmsis/core_cm3.h **** /**************************************************************************//**
   2:cmsis/core_cm3.h ****  * @file     core_cm3.h
   3:cmsis/core_cm3.h ****  * @brief    CMSIS Cortex-M3 Core Peripheral Access Layer Header File
   4:cmsis/core_cm3.h ****  * @version  V1.30
   5:cmsis/core_cm3.h ****  * @date     30. October 2009
   6:cmsis/core_cm3.h ****  *
   7:cmsis/core_cm3.h ****  * @note
   8:cmsis/core_cm3.h ****  * Copyright (C) 2009 ARM Limited. All rights reserved.
   9:cmsis/core_cm3.h ****  *
  10:cmsis/core_cm3.h ****  * @par
  11:cmsis/core_cm3.h ****  * ARM Limited (ARM) is supplying this software for use with Cortex-M 
  12:cmsis/core_cm3.h ****  * processor based microcontrollers.  This file can be freely distributed 
  13:cmsis/core_cm3.h ****  * within development tools that are supporting such ARM based processors. 
  14:cmsis/core_cm3.h ****  *
  15:cmsis/core_cm3.h ****  * @par
  16:cmsis/core_cm3.h ****  * THIS SOFTWARE IS PROVIDED "AS IS".  NO WARRANTIES, WHETHER EXPRESS, IMPLIED
  17:cmsis/core_cm3.h ****  * OR STATUTORY, INCLUDING, BUT NOT LIMITED TO, IMPLIED WARRANTIES OF
  18:cmsis/core_cm3.h ****  * MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE APPLY TO THIS SOFTWARE.
  19:cmsis/core_cm3.h ****  * ARM SHALL NOT, IN ANY CIRCUMSTANCES, BE LIABLE FOR SPECIAL, INCIDENTAL, OR
  20:cmsis/core_cm3.h ****  * CONSEQUENTIAL DAMAGES, FOR ANY REASON WHATSOEVER.
  21:cmsis/core_cm3.h ****  *
  22:cmsis/core_cm3.h ****  ******************************************************************************/
  23:cmsis/core_cm3.h **** 
  24:cmsis/core_cm3.h **** #ifndef __CM3_CORE_H__
  25:cmsis/core_cm3.h **** #define __CM3_CORE_H__
  26:cmsis/core_cm3.h **** 
  27:cmsis/core_cm3.h **** /** @addtogroup CMSIS_CM3_core_LintCinfiguration CMSIS CM3 Core Lint Configuration
  28:cmsis/core_cm3.h ****  *
  29:cmsis/core_cm3.h ****  * List of Lint messages which will be suppressed and not shown:
  30:cmsis/core_cm3.h ****  *   - Error 10: \n
  31:cmsis/core_cm3.h ****  *     register uint32_t __regBasePri         __asm("basepri"); \n
  32:cmsis/core_cm3.h ****  *     Error 10: Expecting ';'
  33:cmsis/core_cm3.h ****  * .
  34:cmsis/core_cm3.h ****  *   - Error 530: \n
  35:cmsis/core_cm3.h ****  *     return(__regBasePri); \n
  36:cmsis/core_cm3.h ****  *     Warning 530: Symbol '__regBasePri' (line 264) not initialized
  37:cmsis/core_cm3.h ****  * . 
  38:cmsis/core_cm3.h ****  *   - Error 550: \n
  39:cmsis/core_cm3.h ****  *     __regBasePri = (basePri & 0x1ff); \n
  40:cmsis/core_cm3.h ****  *     Warning 550: Symbol '__regBasePri' (line 271) not accessed
  41:cmsis/core_cm3.h ****  * .
  42:cmsis/core_cm3.h ****  *   - Error 754: \n
  43:cmsis/core_cm3.h ****  *     uint32_t RESERVED0[24]; \n
  44:cmsis/core_cm3.h ****  *     Info 754: local structure member '<some, not used in the HAL>' (line 109, file ./cm3_core.h)
  45:cmsis/core_cm3.h ****  * .
  46:cmsis/core_cm3.h ****  *   - Error 750: \n
  47:cmsis/core_cm3.h ****  *     #define __CM3_CORE_H__ \n
  48:cmsis/core_cm3.h ****  *     Info 750: local macro '__CM3_CORE_H__' (line 43, file./cm3_core.h) not referenced
  49:cmsis/core_cm3.h ****  * .
  50:cmsis/core_cm3.h ****  *   - Error 528: \n
  51:cmsis/core_cm3.h ****  *     static __INLINE void NVIC_DisableIRQ(uint32_t IRQn) \n
  52:cmsis/core_cm3.h ****  *     Warning 528: Symbol 'NVIC_DisableIRQ(unsigned int)' (line 419, file ./cm3_core.h) not refere
  53:cmsis/core_cm3.h ****  * .
  54:cmsis/core_cm3.h ****  *   - Error 751: \n
  55:cmsis/core_cm3.h ****  *     } InterruptType_Type; \n
ARM GAS  /tmp/ccHZGw2a.s 			page 9


  56:cmsis/core_cm3.h ****  *     Info 751: local typedef 'InterruptType_Type' (line 170, file ./cm3_core.h) not referenced
  57:cmsis/core_cm3.h ****  * .
  58:cmsis/core_cm3.h ****  * Note:  To re-enable a Message, insert a space before 'lint' *
  59:cmsis/core_cm3.h ****  *
  60:cmsis/core_cm3.h ****  */
  61:cmsis/core_cm3.h **** 
  62:cmsis/core_cm3.h **** /*lint -save */
  63:cmsis/core_cm3.h **** /*lint -e10  */
  64:cmsis/core_cm3.h **** /*lint -e530 */
  65:cmsis/core_cm3.h **** /*lint -e550 */
  66:cmsis/core_cm3.h **** /*lint -e754 */
  67:cmsis/core_cm3.h **** /*lint -e750 */
  68:cmsis/core_cm3.h **** /*lint -e528 */
  69:cmsis/core_cm3.h **** /*lint -e751 */
  70:cmsis/core_cm3.h **** 
  71:cmsis/core_cm3.h **** 
  72:cmsis/core_cm3.h **** /** @addtogroup CMSIS_CM3_core_definitions CM3 Core Definitions
  73:cmsis/core_cm3.h ****   This file defines all structures and symbols for CMSIS core:
  74:cmsis/core_cm3.h ****     - CMSIS version number
  75:cmsis/core_cm3.h ****     - Cortex-M core registers and bitfields
  76:cmsis/core_cm3.h ****     - Cortex-M core peripheral base address
  77:cmsis/core_cm3.h ****   @{
  78:cmsis/core_cm3.h ****  */
  79:cmsis/core_cm3.h **** 
  80:cmsis/core_cm3.h **** #ifdef __cplusplus
  81:cmsis/core_cm3.h ****  extern "C" {
  82:cmsis/core_cm3.h **** #endif 
  83:cmsis/core_cm3.h **** 
  84:cmsis/core_cm3.h **** #define __CM3_CMSIS_VERSION_MAIN  (0x01)                                                       /*!<
  85:cmsis/core_cm3.h **** #define __CM3_CMSIS_VERSION_SUB   (0x30)                                                       /*!<
  86:cmsis/core_cm3.h **** #define __CM3_CMSIS_VERSION       ((__CM3_CMSIS_VERSION_MAIN << 16) | __CM3_CMSIS_VERSION_SUB) /*!<
  87:cmsis/core_cm3.h **** 
  88:cmsis/core_cm3.h **** #define __CORTEX_M                (0x03)                                                       /*!<
  89:cmsis/core_cm3.h **** 
  90:cmsis/core_cm3.h **** #include <stdint.h>                           /* Include standard types */
  91:cmsis/core_cm3.h **** 
  92:cmsis/core_cm3.h **** #if defined (__ICCARM__)
  93:cmsis/core_cm3.h ****   #include <intrinsics.h>                     /* IAR Intrinsics   */
  94:cmsis/core_cm3.h **** #endif
  95:cmsis/core_cm3.h **** 
  96:cmsis/core_cm3.h **** 
  97:cmsis/core_cm3.h **** #ifndef __NVIC_PRIO_BITS
  98:cmsis/core_cm3.h ****   #define __NVIC_PRIO_BITS    4               /*!< standard definition for NVIC Priority Bits */
  99:cmsis/core_cm3.h **** #endif
 100:cmsis/core_cm3.h **** 
 101:cmsis/core_cm3.h **** 
 102:cmsis/core_cm3.h **** 
 103:cmsis/core_cm3.h **** 
 104:cmsis/core_cm3.h **** /**
 105:cmsis/core_cm3.h ****  * IO definitions
 106:cmsis/core_cm3.h ****  *
 107:cmsis/core_cm3.h ****  * define access restrictions to peripheral registers
 108:cmsis/core_cm3.h ****  */
 109:cmsis/core_cm3.h **** 
 110:cmsis/core_cm3.h **** #ifdef __cplusplus
 111:cmsis/core_cm3.h ****   #define     __I     volatile                /*!< defines 'read only' permissions      */
 112:cmsis/core_cm3.h **** #else
ARM GAS  /tmp/ccHZGw2a.s 			page 10


 113:cmsis/core_cm3.h ****   #define     __I     volatile const          /*!< defines 'read only' permissions      */
 114:cmsis/core_cm3.h **** #endif
 115:cmsis/core_cm3.h **** #define     __O     volatile                  /*!< defines 'write only' permissions     */
 116:cmsis/core_cm3.h **** #define     __IO    volatile                  /*!< defines 'read / write' permissions   */
 117:cmsis/core_cm3.h **** 
 118:cmsis/core_cm3.h **** 
 119:cmsis/core_cm3.h **** 
 120:cmsis/core_cm3.h **** /*******************************************************************************
 121:cmsis/core_cm3.h ****  *                 Register Abstraction
 122:cmsis/core_cm3.h ****  ******************************************************************************/
 123:cmsis/core_cm3.h **** /** @addtogroup CMSIS_CM3_core_register CMSIS CM3 Core Register
 124:cmsis/core_cm3.h ****  @{
 125:cmsis/core_cm3.h **** */
 126:cmsis/core_cm3.h **** 
 127:cmsis/core_cm3.h **** 
 128:cmsis/core_cm3.h **** /** @addtogroup CMSIS_CM3_NVIC CMSIS CM3 NVIC
 129:cmsis/core_cm3.h ****   memory mapped structure for Nested Vectored Interrupt Controller (NVIC)
 130:cmsis/core_cm3.h ****   @{
 131:cmsis/core_cm3.h ****  */
 132:cmsis/core_cm3.h **** typedef struct
 133:cmsis/core_cm3.h **** {
 134:cmsis/core_cm3.h ****   __IO uint32_t ISER[8];                      /*!< Offset: 0x000  Interrupt Set Enable Register    
 135:cmsis/core_cm3.h ****        uint32_t RESERVED0[24];                                   
 136:cmsis/core_cm3.h ****   __IO uint32_t ICER[8];                      /*!< Offset: 0x080  Interrupt Clear Enable Register  
 137:cmsis/core_cm3.h ****        uint32_t RSERVED1[24];                                    
 138:cmsis/core_cm3.h ****   __IO uint32_t ISPR[8];                      /*!< Offset: 0x100  Interrupt Set Pending Register   
 139:cmsis/core_cm3.h ****        uint32_t RESERVED2[24];                                   
 140:cmsis/core_cm3.h ****   __IO uint32_t ICPR[8];                      /*!< Offset: 0x180  Interrupt Clear Pending Register 
 141:cmsis/core_cm3.h ****        uint32_t RESERVED3[24];                                   
 142:cmsis/core_cm3.h ****   __IO uint32_t IABR[8];                      /*!< Offset: 0x200  Interrupt Active bit Register    
 143:cmsis/core_cm3.h ****        uint32_t RESERVED4[56];                                   
 144:cmsis/core_cm3.h ****   __IO uint8_t  IP[240];                      /*!< Offset: 0x300  Interrupt Priority Register (8Bit
 145:cmsis/core_cm3.h ****        uint32_t RESERVED5[644];                                  
 146:cmsis/core_cm3.h ****   __O  uint32_t STIR;                         /*!< Offset: 0xE00  Software Trigger Interrupt Regist
 147:cmsis/core_cm3.h **** }  NVIC_Type;                                               
 148:cmsis/core_cm3.h **** /*@}*/ /* end of group CMSIS_CM3_NVIC */
 149:cmsis/core_cm3.h **** 
 150:cmsis/core_cm3.h **** 
 151:cmsis/core_cm3.h **** /** @addtogroup CMSIS_CM3_SCB CMSIS CM3 SCB
 152:cmsis/core_cm3.h ****   memory mapped structure for System Control Block (SCB)
 153:cmsis/core_cm3.h ****   @{
 154:cmsis/core_cm3.h ****  */
 155:cmsis/core_cm3.h **** typedef struct
 156:cmsis/core_cm3.h **** {
 157:cmsis/core_cm3.h ****   __I  uint32_t CPUID;                        /*!< Offset: 0x00  CPU ID Base Register              
 158:cmsis/core_cm3.h ****   __IO uint32_t ICSR;                         /*!< Offset: 0x04  Interrupt Control State Register  
 159:cmsis/core_cm3.h ****   __IO uint32_t VTOR;                         /*!< Offset: 0x08  Vector Table Offset Register      
 160:cmsis/core_cm3.h ****   __IO uint32_t AIRCR;                        /*!< Offset: 0x0C  Application Interrupt / Reset Cont
 161:cmsis/core_cm3.h ****   __IO uint32_t SCR;                          /*!< Offset: 0x10  System Control Register           
 162:cmsis/core_cm3.h ****   __IO uint32_t CCR;                          /*!< Offset: 0x14  Configuration Control Register    
 163:cmsis/core_cm3.h ****   __IO uint8_t  SHP[12];                      /*!< Offset: 0x18  System Handlers Priority Registers
 164:cmsis/core_cm3.h ****   __IO uint32_t SHCSR;                        /*!< Offset: 0x24  System Handler Control and State R
 165:cmsis/core_cm3.h ****   __IO uint32_t CFSR;                         /*!< Offset: 0x28  Configurable Fault Status Register
 166:cmsis/core_cm3.h ****   __IO uint32_t HFSR;                         /*!< Offset: 0x2C  Hard Fault Status Register        
 167:cmsis/core_cm3.h ****   __IO uint32_t DFSR;                         /*!< Offset: 0x30  Debug Fault Status Register       
 168:cmsis/core_cm3.h ****   __IO uint32_t MMFAR;                        /*!< Offset: 0x34  Mem Manage Address Register       
 169:cmsis/core_cm3.h ****   __IO uint32_t BFAR;                         /*!< Offset: 0x38  Bus Fault Address Register        
ARM GAS  /tmp/ccHZGw2a.s 			page 11


 170:cmsis/core_cm3.h ****   __IO uint32_t AFSR;                         /*!< Offset: 0x3C  Auxiliary Fault Status Register   
 171:cmsis/core_cm3.h ****   __I  uint32_t PFR[2];                       /*!< Offset: 0x40  Processor Feature Register        
 172:cmsis/core_cm3.h ****   __I  uint32_t DFR;                          /*!< Offset: 0x48  Debug Feature Register            
 173:cmsis/core_cm3.h ****   __I  uint32_t ADR;                          /*!< Offset: 0x4C  Auxiliary Feature Register        
 174:cmsis/core_cm3.h ****   __I  uint32_t MMFR[4];                      /*!< Offset: 0x50  Memory Model Feature Register     
 175:cmsis/core_cm3.h ****   __I  uint32_t ISAR[5];                      /*!< Offset: 0x60  ISA Feature Register              
 176:cmsis/core_cm3.h **** } SCB_Type;                                                
 177:cmsis/core_cm3.h **** 
 178:cmsis/core_cm3.h **** /* SCB CPUID Register Definitions */
 179:cmsis/core_cm3.h **** #define SCB_CPUID_IMPLEMENTER_Pos          24                                             /*!< SCB 
 180:cmsis/core_cm3.h **** #define SCB_CPUID_IMPLEMENTER_Msk          (0xFFul << SCB_CPUID_IMPLEMENTER_Pos)          /*!< SCB 
 181:cmsis/core_cm3.h **** 
 182:cmsis/core_cm3.h **** #define SCB_CPUID_VARIANT_Pos              20                                             /*!< SCB 
 183:cmsis/core_cm3.h **** #define SCB_CPUID_VARIANT_Msk              (0xFul << SCB_CPUID_VARIANT_Pos)               /*!< SCB 
 184:cmsis/core_cm3.h **** 
 185:cmsis/core_cm3.h **** #define SCB_CPUID_PARTNO_Pos                4                                             /*!< SCB 
 186:cmsis/core_cm3.h **** #define SCB_CPUID_PARTNO_Msk               (0xFFFul << SCB_CPUID_PARTNO_Pos)              /*!< SCB 
 187:cmsis/core_cm3.h **** 
 188:cmsis/core_cm3.h **** #define SCB_CPUID_REVISION_Pos              0                                             /*!< SCB 
 189:cmsis/core_cm3.h **** #define SCB_CPUID_REVISION_Msk             (0xFul << SCB_CPUID_REVISION_Pos)              /*!< SCB 
 190:cmsis/core_cm3.h **** 
 191:cmsis/core_cm3.h **** /* SCB Interrupt Control State Register Definitions */
 192:cmsis/core_cm3.h **** #define SCB_ICSR_NMIPENDSET_Pos            31                                             /*!< SCB 
 193:cmsis/core_cm3.h **** #define SCB_ICSR_NMIPENDSET_Msk            (1ul << SCB_ICSR_NMIPENDSET_Pos)               /*!< SCB 
 194:cmsis/core_cm3.h **** 
 195:cmsis/core_cm3.h **** #define SCB_ICSR_PENDSVSET_Pos             28                                             /*!< SCB 
 196:cmsis/core_cm3.h **** #define SCB_ICSR_PENDSVSET_Msk             (1ul << SCB_ICSR_PENDSVSET_Pos)                /*!< SCB 
 197:cmsis/core_cm3.h **** 
 198:cmsis/core_cm3.h **** #define SCB_ICSR_PENDSVCLR_Pos             27                                             /*!< SCB 
 199:cmsis/core_cm3.h **** #define SCB_ICSR_PENDSVCLR_Msk             (1ul << SCB_ICSR_PENDSVCLR_Pos)                /*!< SCB 
 200:cmsis/core_cm3.h **** 
 201:cmsis/core_cm3.h **** #define SCB_ICSR_PENDSTSET_Pos             26                                             /*!< SCB 
 202:cmsis/core_cm3.h **** #define SCB_ICSR_PENDSTSET_Msk             (1ul << SCB_ICSR_PENDSTSET_Pos)                /*!< SCB 
 203:cmsis/core_cm3.h **** 
 204:cmsis/core_cm3.h **** #define SCB_ICSR_PENDSTCLR_Pos             25                                             /*!< SCB 
 205:cmsis/core_cm3.h **** #define SCB_ICSR_PENDSTCLR_Msk             (1ul << SCB_ICSR_PENDSTCLR_Pos)                /*!< SCB 
 206:cmsis/core_cm3.h **** 
 207:cmsis/core_cm3.h **** #define SCB_ICSR_ISRPREEMPT_Pos            23                                             /*!< SCB 
 208:cmsis/core_cm3.h **** #define SCB_ICSR_ISRPREEMPT_Msk            (1ul << SCB_ICSR_ISRPREEMPT_Pos)               /*!< SCB 
 209:cmsis/core_cm3.h **** 
 210:cmsis/core_cm3.h **** #define SCB_ICSR_ISRPENDING_Pos            22                                             /*!< SCB 
 211:cmsis/core_cm3.h **** #define SCB_ICSR_ISRPENDING_Msk            (1ul << SCB_ICSR_ISRPENDING_Pos)               /*!< SCB 
 212:cmsis/core_cm3.h **** 
 213:cmsis/core_cm3.h **** #define SCB_ICSR_VECTPENDING_Pos           12                                             /*!< SCB 
 214:cmsis/core_cm3.h **** #define SCB_ICSR_VECTPENDING_Msk           (0x1FFul << SCB_ICSR_VECTPENDING_Pos)          /*!< SCB 
 215:cmsis/core_cm3.h **** 
 216:cmsis/core_cm3.h **** #define SCB_ICSR_RETTOBASE_Pos             11                                             /*!< SCB 
 217:cmsis/core_cm3.h **** #define SCB_ICSR_RETTOBASE_Msk             (1ul << SCB_ICSR_RETTOBASE_Pos)                /*!< SCB 
 218:cmsis/core_cm3.h **** 
 219:cmsis/core_cm3.h **** #define SCB_ICSR_VECTACTIVE_Pos             0                                             /*!< SCB 
 220:cmsis/core_cm3.h **** #define SCB_ICSR_VECTACTIVE_Msk            (0x1FFul << SCB_ICSR_VECTACTIVE_Pos)           /*!< SCB 
 221:cmsis/core_cm3.h **** 
 222:cmsis/core_cm3.h **** /* SCB Interrupt Control State Register Definitions */
 223:cmsis/core_cm3.h **** #define SCB_VTOR_TBLBASE_Pos               29                                             /*!< SCB 
 224:cmsis/core_cm3.h **** #define SCB_VTOR_TBLBASE_Msk               (0x1FFul << SCB_VTOR_TBLBASE_Pos)              /*!< SCB 
 225:cmsis/core_cm3.h **** 
 226:cmsis/core_cm3.h **** #define SCB_VTOR_TBLOFF_Pos                 7                                             /*!< SCB 
ARM GAS  /tmp/ccHZGw2a.s 			page 12


 227:cmsis/core_cm3.h **** #define SCB_VTOR_TBLOFF_Msk                (0x3FFFFFul << SCB_VTOR_TBLOFF_Pos)            /*!< SCB 
 228:cmsis/core_cm3.h **** 
 229:cmsis/core_cm3.h **** /* SCB Application Interrupt and Reset Control Register Definitions */
 230:cmsis/core_cm3.h **** #define SCB_AIRCR_VECTKEY_Pos              16                                             /*!< SCB 
 231:cmsis/core_cm3.h **** #define SCB_AIRCR_VECTKEY_Msk              (0xFFFFul << SCB_AIRCR_VECTKEY_Pos)            /*!< SCB 
 232:cmsis/core_cm3.h **** 
 233:cmsis/core_cm3.h **** #define SCB_AIRCR_VECTKEYSTAT_Pos          16                                             /*!< SCB 
 234:cmsis/core_cm3.h **** #define SCB_AIRCR_VECTKEYSTAT_Msk          (0xFFFFul << SCB_AIRCR_VECTKEYSTAT_Pos)        /*!< SCB 
 235:cmsis/core_cm3.h **** 
 236:cmsis/core_cm3.h **** #define SCB_AIRCR_ENDIANESS_Pos            15                                             /*!< SCB 
 237:cmsis/core_cm3.h **** #define SCB_AIRCR_ENDIANESS_Msk            (1ul << SCB_AIRCR_ENDIANESS_Pos)               /*!< SCB 
 238:cmsis/core_cm3.h **** 
 239:cmsis/core_cm3.h **** #define SCB_AIRCR_PRIGROUP_Pos              8                                             /*!< SCB 
 240:cmsis/core_cm3.h **** #define SCB_AIRCR_PRIGROUP_Msk             (7ul << SCB_AIRCR_PRIGROUP_Pos)                /*!< SCB 
 241:cmsis/core_cm3.h **** 
 242:cmsis/core_cm3.h **** #define SCB_AIRCR_SYSRESETREQ_Pos           2                                             /*!< SCB 
 243:cmsis/core_cm3.h **** #define SCB_AIRCR_SYSRESETREQ_Msk          (1ul << SCB_AIRCR_SYSRESETREQ_Pos)             /*!< SCB 
 244:cmsis/core_cm3.h **** 
 245:cmsis/core_cm3.h **** #define SCB_AIRCR_VECTCLRACTIVE_Pos         1                                             /*!< SCB 
 246:cmsis/core_cm3.h **** #define SCB_AIRCR_VECTCLRACTIVE_Msk        (1ul << SCB_AIRCR_VECTCLRACTIVE_Pos)           /*!< SCB 
 247:cmsis/core_cm3.h **** 
 248:cmsis/core_cm3.h **** #define SCB_AIRCR_VECTRESET_Pos             0                                             /*!< SCB 
 249:cmsis/core_cm3.h **** #define SCB_AIRCR_VECTRESET_Msk            (1ul << SCB_AIRCR_VECTRESET_Pos)               /*!< SCB 
 250:cmsis/core_cm3.h **** 
 251:cmsis/core_cm3.h **** /* SCB System Control Register Definitions */
 252:cmsis/core_cm3.h **** #define SCB_SCR_SEVONPEND_Pos               4                                             /*!< SCB 
 253:cmsis/core_cm3.h **** #define SCB_SCR_SEVONPEND_Msk              (1ul << SCB_SCR_SEVONPEND_Pos)                 /*!< SCB 
 254:cmsis/core_cm3.h **** 
 255:cmsis/core_cm3.h **** #define SCB_SCR_SLEEPDEEP_Pos               2                                             /*!< SCB 
 256:cmsis/core_cm3.h **** #define SCB_SCR_SLEEPDEEP_Msk              (1ul << SCB_SCR_SLEEPDEEP_Pos)                 /*!< SCB 
 257:cmsis/core_cm3.h **** 
 258:cmsis/core_cm3.h **** #define SCB_SCR_SLEEPONEXIT_Pos             1                                             /*!< SCB 
 259:cmsis/core_cm3.h **** #define SCB_SCR_SLEEPONEXIT_Msk            (1ul << SCB_SCR_SLEEPONEXIT_Pos)               /*!< SCB 
 260:cmsis/core_cm3.h **** 
 261:cmsis/core_cm3.h **** /* SCB Configuration Control Register Definitions */
 262:cmsis/core_cm3.h **** #define SCB_CCR_STKALIGN_Pos                9                                             /*!< SCB 
 263:cmsis/core_cm3.h **** #define SCB_CCR_STKALIGN_Msk               (1ul << SCB_CCR_STKALIGN_Pos)                  /*!< SCB 
 264:cmsis/core_cm3.h **** 
 265:cmsis/core_cm3.h **** #define SCB_CCR_BFHFNMIGN_Pos               8                                             /*!< SCB 
 266:cmsis/core_cm3.h **** #define SCB_CCR_BFHFNMIGN_Msk              (1ul << SCB_CCR_BFHFNMIGN_Pos)                 /*!< SCB 
 267:cmsis/core_cm3.h **** 
 268:cmsis/core_cm3.h **** #define SCB_CCR_DIV_0_TRP_Pos               4                                             /*!< SCB 
 269:cmsis/core_cm3.h **** #define SCB_CCR_DIV_0_TRP_Msk              (1ul << SCB_CCR_DIV_0_TRP_Pos)                 /*!< SCB 
 270:cmsis/core_cm3.h **** 
 271:cmsis/core_cm3.h **** #define SCB_CCR_UNALIGN_TRP_Pos             3                                             /*!< SCB 
 272:cmsis/core_cm3.h **** #define SCB_CCR_UNALIGN_TRP_Msk            (1ul << SCB_CCR_UNALIGN_TRP_Pos)               /*!< SCB 
 273:cmsis/core_cm3.h **** 
 274:cmsis/core_cm3.h **** #define SCB_CCR_USERSETMPEND_Pos            1                                             /*!< SCB 
 275:cmsis/core_cm3.h **** #define SCB_CCR_USERSETMPEND_Msk           (1ul << SCB_CCR_USERSETMPEND_Pos)              /*!< SCB 
 276:cmsis/core_cm3.h **** 
 277:cmsis/core_cm3.h **** #define SCB_CCR_NONBASETHRDENA_Pos          0                                             /*!< SCB 
 278:cmsis/core_cm3.h **** #define SCB_CCR_NONBASETHRDENA_Msk         (1ul << SCB_CCR_NONBASETHRDENA_Pos)            /*!< SCB 
 279:cmsis/core_cm3.h **** 
 280:cmsis/core_cm3.h **** /* SCB System Handler Control and State Register Definitions */
 281:cmsis/core_cm3.h **** #define SCB_SHCSR_USGFAULTENA_Pos          18                                             /*!< SCB 
 282:cmsis/core_cm3.h **** #define SCB_SHCSR_USGFAULTENA_Msk          (1ul << SCB_SHCSR_USGFAULTENA_Pos)             /*!< SCB 
 283:cmsis/core_cm3.h **** 
ARM GAS  /tmp/ccHZGw2a.s 			page 13


 284:cmsis/core_cm3.h **** #define SCB_SHCSR_BUSFAULTENA_Pos          17                                             /*!< SCB 
 285:cmsis/core_cm3.h **** #define SCB_SHCSR_BUSFAULTENA_Msk          (1ul << SCB_SHCSR_BUSFAULTENA_Pos)             /*!< SCB 
 286:cmsis/core_cm3.h **** 
 287:cmsis/core_cm3.h **** #define SCB_SHCSR_MEMFAULTENA_Pos          16                                             /*!< SCB 
 288:cmsis/core_cm3.h **** #define SCB_SHCSR_MEMFAULTENA_Msk          (1ul << SCB_SHCSR_MEMFAULTENA_Pos)             /*!< SCB 
 289:cmsis/core_cm3.h **** 
 290:cmsis/core_cm3.h **** #define SCB_SHCSR_SVCALLPENDED_Pos         15                                             /*!< SCB 
 291:cmsis/core_cm3.h **** #define SCB_SHCSR_SVCALLPENDED_Msk         (1ul << SCB_SHCSR_SVCALLPENDED_Pos)            /*!< SCB 
 292:cmsis/core_cm3.h **** 
 293:cmsis/core_cm3.h **** #define SCB_SHCSR_BUSFAULTPENDED_Pos       14                                             /*!< SCB 
 294:cmsis/core_cm3.h **** #define SCB_SHCSR_BUSFAULTPENDED_Msk       (1ul << SCB_SHCSR_BUSFAULTPENDED_Pos)          /*!< SCB 
 295:cmsis/core_cm3.h **** 
 296:cmsis/core_cm3.h **** #define SCB_SHCSR_MEMFAULTPENDED_Pos       13                                             /*!< SCB 
 297:cmsis/core_cm3.h **** #define SCB_SHCSR_MEMFAULTPENDED_Msk       (1ul << SCB_SHCSR_MEMFAULTPENDED_Pos)          /*!< SCB 
 298:cmsis/core_cm3.h **** 
 299:cmsis/core_cm3.h **** #define SCB_SHCSR_USGFAULTPENDED_Pos       12                                             /*!< SCB 
 300:cmsis/core_cm3.h **** #define SCB_SHCSR_USGFAULTPENDED_Msk       (1ul << SCB_SHCSR_USGFAULTPENDED_Pos)          /*!< SCB 
 301:cmsis/core_cm3.h **** 
 302:cmsis/core_cm3.h **** #define SCB_SHCSR_SYSTICKACT_Pos           11                                             /*!< SCB 
 303:cmsis/core_cm3.h **** #define SCB_SHCSR_SYSTICKACT_Msk           (1ul << SCB_SHCSR_SYSTICKACT_Pos)              /*!< SCB 
 304:cmsis/core_cm3.h **** 
 305:cmsis/core_cm3.h **** #define SCB_SHCSR_PENDSVACT_Pos            10                                             /*!< SCB 
 306:cmsis/core_cm3.h **** #define SCB_SHCSR_PENDSVACT_Msk            (1ul << SCB_SHCSR_PENDSVACT_Pos)               /*!< SCB 
 307:cmsis/core_cm3.h **** 
 308:cmsis/core_cm3.h **** #define SCB_SHCSR_MONITORACT_Pos            8                                             /*!< SCB 
 309:cmsis/core_cm3.h **** #define SCB_SHCSR_MONITORACT_Msk           (1ul << SCB_SHCSR_MONITORACT_Pos)              /*!< SCB 
 310:cmsis/core_cm3.h **** 
 311:cmsis/core_cm3.h **** #define SCB_SHCSR_SVCALLACT_Pos             7                                             /*!< SCB 
 312:cmsis/core_cm3.h **** #define SCB_SHCSR_SVCALLACT_Msk            (1ul << SCB_SHCSR_SVCALLACT_Pos)               /*!< SCB 
 313:cmsis/core_cm3.h ****                                      
 314:cmsis/core_cm3.h **** #define SCB_SHCSR_USGFAULTACT_Pos           3                                             /*!< SCB 
 315:cmsis/core_cm3.h **** #define SCB_SHCSR_USGFAULTACT_Msk          (1ul << SCB_SHCSR_USGFAULTACT_Pos)             /*!< SCB 
 316:cmsis/core_cm3.h **** 
 317:cmsis/core_cm3.h **** #define SCB_SHCSR_BUSFAULTACT_Pos           1                                             /*!< SCB 
 318:cmsis/core_cm3.h **** #define SCB_SHCSR_BUSFAULTACT_Msk          (1ul << SCB_SHCSR_BUSFAULTACT_Pos)             /*!< SCB 
 319:cmsis/core_cm3.h **** 
 320:cmsis/core_cm3.h **** #define SCB_SHCSR_MEMFAULTACT_Pos           0                                             /*!< SCB 
 321:cmsis/core_cm3.h **** #define SCB_SHCSR_MEMFAULTACT_Msk          (1ul << SCB_SHCSR_MEMFAULTACT_Pos)             /*!< SCB 
 322:cmsis/core_cm3.h **** 
 323:cmsis/core_cm3.h **** /* SCB Configurable Fault Status Registers Definitions */
 324:cmsis/core_cm3.h **** #define SCB_CFSR_USGFAULTSR_Pos            16                                             /*!< SCB 
 325:cmsis/core_cm3.h **** #define SCB_CFSR_USGFAULTSR_Msk            (0xFFFFul << SCB_CFSR_USGFAULTSR_Pos)          /*!< SCB 
 326:cmsis/core_cm3.h **** 
 327:cmsis/core_cm3.h **** #define SCB_CFSR_BUSFAULTSR_Pos             8                                             /*!< SCB 
 328:cmsis/core_cm3.h **** #define SCB_CFSR_BUSFAULTSR_Msk            (0xFFul << SCB_CFSR_BUSFAULTSR_Pos)            /*!< SCB 
 329:cmsis/core_cm3.h **** 
 330:cmsis/core_cm3.h **** #define SCB_CFSR_MEMFAULTSR_Pos             0                                             /*!< SCB 
 331:cmsis/core_cm3.h **** #define SCB_CFSR_MEMFAULTSR_Msk            (0xFFul << SCB_CFSR_MEMFAULTSR_Pos)            /*!< SCB 
 332:cmsis/core_cm3.h **** 
 333:cmsis/core_cm3.h **** /* SCB Hard Fault Status Registers Definitions */
 334:cmsis/core_cm3.h **** #define SCB_HFSR_DEBUGEVT_Pos              31                                             /*!< SCB 
 335:cmsis/core_cm3.h **** #define SCB_HFSR_DEBUGEVT_Msk              (1ul << SCB_HFSR_DEBUGEVT_Pos)                 /*!< SCB 
 336:cmsis/core_cm3.h **** 
 337:cmsis/core_cm3.h **** #define SCB_HFSR_FORCED_Pos                30                                             /*!< SCB 
 338:cmsis/core_cm3.h **** #define SCB_HFSR_FORCED_Msk                (1ul << SCB_HFSR_FORCED_Pos)                   /*!< SCB 
 339:cmsis/core_cm3.h **** 
 340:cmsis/core_cm3.h **** #define SCB_HFSR_VECTTBL_Pos                1                                             /*!< SCB 
ARM GAS  /tmp/ccHZGw2a.s 			page 14


 341:cmsis/core_cm3.h **** #define SCB_HFSR_VECTTBL_Msk               (1ul << SCB_HFSR_VECTTBL_Pos)                  /*!< SCB 
 342:cmsis/core_cm3.h **** 
 343:cmsis/core_cm3.h **** /* SCB Debug Fault Status Register Definitions */
 344:cmsis/core_cm3.h **** #define SCB_DFSR_EXTERNAL_Pos               4                                             /*!< SCB 
 345:cmsis/core_cm3.h **** #define SCB_DFSR_EXTERNAL_Msk              (1ul << SCB_DFSR_EXTERNAL_Pos)                 /*!< SCB 
 346:cmsis/core_cm3.h **** 
 347:cmsis/core_cm3.h **** #define SCB_DFSR_VCATCH_Pos                 3                                             /*!< SCB 
 348:cmsis/core_cm3.h **** #define SCB_DFSR_VCATCH_Msk                (1ul << SCB_DFSR_VCATCH_Pos)                   /*!< SCB 
 349:cmsis/core_cm3.h **** 
 350:cmsis/core_cm3.h **** #define SCB_DFSR_DWTTRAP_Pos                2                                             /*!< SCB 
 351:cmsis/core_cm3.h **** #define SCB_DFSR_DWTTRAP_Msk               (1ul << SCB_DFSR_DWTTRAP_Pos)                  /*!< SCB 
 352:cmsis/core_cm3.h **** 
 353:cmsis/core_cm3.h **** #define SCB_DFSR_BKPT_Pos                   1                                             /*!< SCB 
 354:cmsis/core_cm3.h **** #define SCB_DFSR_BKPT_Msk                  (1ul << SCB_DFSR_BKPT_Pos)                     /*!< SCB 
 355:cmsis/core_cm3.h **** 
 356:cmsis/core_cm3.h **** #define SCB_DFSR_HALTED_Pos                 0                                             /*!< SCB 
 357:cmsis/core_cm3.h **** #define SCB_DFSR_HALTED_Msk                (1ul << SCB_DFSR_HALTED_Pos)                   /*!< SCB 
 358:cmsis/core_cm3.h **** /*@}*/ /* end of group CMSIS_CM3_SCB */
 359:cmsis/core_cm3.h **** 
 360:cmsis/core_cm3.h **** 
 361:cmsis/core_cm3.h **** /** @addtogroup CMSIS_CM3_SysTick CMSIS CM3 SysTick
 362:cmsis/core_cm3.h ****   memory mapped structure for SysTick
 363:cmsis/core_cm3.h ****   @{
 364:cmsis/core_cm3.h ****  */
 365:cmsis/core_cm3.h **** typedef struct
 366:cmsis/core_cm3.h **** {
 367:cmsis/core_cm3.h ****   __IO uint32_t CTRL;                         /*!< Offset: 0x00  SysTick Control and Status Registe
 368:cmsis/core_cm3.h ****   __IO uint32_t LOAD;                         /*!< Offset: 0x04  SysTick Reload Value Register     
 369:cmsis/core_cm3.h ****   __IO uint32_t VAL;                          /*!< Offset: 0x08  SysTick Current Value Register    
 370:cmsis/core_cm3.h ****   __I  uint32_t CALIB;                        /*!< Offset: 0x0C  SysTick Calibration Register      
 371:cmsis/core_cm3.h **** } SysTick_Type;
 372:cmsis/core_cm3.h **** 
 373:cmsis/core_cm3.h **** /* SysTick Control / Status Register Definitions */
 374:cmsis/core_cm3.h **** #define SysTick_CTRL_COUNTFLAG_Pos         16                                             /*!< SysT
 375:cmsis/core_cm3.h **** #define SysTick_CTRL_COUNTFLAG_Msk         (1ul << SysTick_CTRL_COUNTFLAG_Pos)            /*!< SysT
 376:cmsis/core_cm3.h **** 
 377:cmsis/core_cm3.h **** #define SysTick_CTRL_CLKSOURCE_Pos          2                                             /*!< SysT
 378:cmsis/core_cm3.h **** #define SysTick_CTRL_CLKSOURCE_Msk         (1ul << SysTick_CTRL_CLKSOURCE_Pos)            /*!< SysT
 379:cmsis/core_cm3.h **** 
 380:cmsis/core_cm3.h **** #define SysTick_CTRL_TICKINT_Pos            1                                             /*!< SysT
 381:cmsis/core_cm3.h **** #define SysTick_CTRL_TICKINT_Msk           (1ul << SysTick_CTRL_TICKINT_Pos)              /*!< SysT
 382:cmsis/core_cm3.h **** 
 383:cmsis/core_cm3.h **** #define SysTick_CTRL_ENABLE_Pos             0                                             /*!< SysT
 384:cmsis/core_cm3.h **** #define SysTick_CTRL_ENABLE_Msk            (1ul << SysTick_CTRL_ENABLE_Pos)               /*!< SysT
 385:cmsis/core_cm3.h **** 
 386:cmsis/core_cm3.h **** /* SysTick Reload Register Definitions */
 387:cmsis/core_cm3.h **** #define SysTick_LOAD_RELOAD_Pos             0                                             /*!< SysT
 388:cmsis/core_cm3.h **** #define SysTick_LOAD_RELOAD_Msk            (0xFFFFFFul << SysTick_LOAD_RELOAD_Pos)        /*!< SysT
 389:cmsis/core_cm3.h **** 
 390:cmsis/core_cm3.h **** /* SysTick Current Register Definitions */
 391:cmsis/core_cm3.h **** #define SysTick_VAL_CURRENT_Pos             0                                             /*!< SysT
 392:cmsis/core_cm3.h **** #define SysTick_VAL_CURRENT_Msk            (0xFFFFFFul << SysTick_VAL_CURRENT_Pos)        /*!< SysT
 393:cmsis/core_cm3.h **** 
 394:cmsis/core_cm3.h **** /* SysTick Calibration Register Definitions */
 395:cmsis/core_cm3.h **** #define SysTick_CALIB_NOREF_Pos            31                                             /*!< SysT
 396:cmsis/core_cm3.h **** #define SysTick_CALIB_NOREF_Msk            (1ul << SysTick_CALIB_NOREF_Pos)               /*!< SysT
 397:cmsis/core_cm3.h **** 
ARM GAS  /tmp/ccHZGw2a.s 			page 15


 398:cmsis/core_cm3.h **** #define SysTick_CALIB_SKEW_Pos             30                                             /*!< SysT
 399:cmsis/core_cm3.h **** #define SysTick_CALIB_SKEW_Msk             (1ul << SysTick_CALIB_SKEW_Pos)                /*!< SysT
 400:cmsis/core_cm3.h **** 
 401:cmsis/core_cm3.h **** #define SysTick_CALIB_TENMS_Pos             0                                             /*!< SysT
 402:cmsis/core_cm3.h **** #define SysTick_CALIB_TENMS_Msk            (0xFFFFFFul << SysTick_VAL_CURRENT_Pos)        /*!< SysT
 403:cmsis/core_cm3.h **** /*@}*/ /* end of group CMSIS_CM3_SysTick */
 404:cmsis/core_cm3.h **** 
 405:cmsis/core_cm3.h **** 
 406:cmsis/core_cm3.h **** /** @addtogroup CMSIS_CM3_ITM CMSIS CM3 ITM
 407:cmsis/core_cm3.h ****   memory mapped structure for Instrumentation Trace Macrocell (ITM)
 408:cmsis/core_cm3.h ****   @{
 409:cmsis/core_cm3.h ****  */
 410:cmsis/core_cm3.h **** typedef struct
 411:cmsis/core_cm3.h **** {
 412:cmsis/core_cm3.h ****   __O  union  
 413:cmsis/core_cm3.h ****   {
 414:cmsis/core_cm3.h ****     __O  uint8_t    u8;                       /*!< Offset:       ITM Stimulus Port 8-bit           
 415:cmsis/core_cm3.h ****     __O  uint16_t   u16;                      /*!< Offset:       ITM Stimulus Port 16-bit          
 416:cmsis/core_cm3.h ****     __O  uint32_t   u32;                      /*!< Offset:       ITM Stimulus Port 32-bit          
 417:cmsis/core_cm3.h ****   }  PORT [32];                               /*!< Offset: 0x00  ITM Stimulus Port Registers       
 418:cmsis/core_cm3.h ****        uint32_t RESERVED0[864];                                 
 419:cmsis/core_cm3.h ****   __IO uint32_t TER;                          /*!< Offset:       ITM Trace Enable Register         
 420:cmsis/core_cm3.h ****        uint32_t RESERVED1[15];                                  
 421:cmsis/core_cm3.h ****   __IO uint32_t TPR;                          /*!< Offset:       ITM Trace Privilege Register      
 422:cmsis/core_cm3.h ****        uint32_t RESERVED2[15];                                  
 423:cmsis/core_cm3.h ****   __IO uint32_t TCR;                          /*!< Offset:       ITM Trace Control Register        
 424:cmsis/core_cm3.h ****        uint32_t RESERVED3[29];                                  
 425:cmsis/core_cm3.h ****   __IO uint32_t IWR;                          /*!< Offset:       ITM Integration Write Register    
 426:cmsis/core_cm3.h ****   __IO uint32_t IRR;                          /*!< Offset:       ITM Integration Read Register     
 427:cmsis/core_cm3.h ****   __IO uint32_t IMCR;                         /*!< Offset:       ITM Integration Mode Control Regis
 428:cmsis/core_cm3.h ****        uint32_t RESERVED4[43];                                  
 429:cmsis/core_cm3.h ****   __IO uint32_t LAR;                          /*!< Offset:       ITM Lock Access Register          
 430:cmsis/core_cm3.h ****   __IO uint32_t LSR;                          /*!< Offset:       ITM Lock Status Register          
 431:cmsis/core_cm3.h ****        uint32_t RESERVED5[6];                                   
 432:cmsis/core_cm3.h ****   __I  uint32_t PID4;                         /*!< Offset:       ITM Peripheral Identification Regi
 433:cmsis/core_cm3.h ****   __I  uint32_t PID5;                         /*!< Offset:       ITM Peripheral Identification Regi
 434:cmsis/core_cm3.h ****   __I  uint32_t PID6;                         /*!< Offset:       ITM Peripheral Identification Regi
 435:cmsis/core_cm3.h ****   __I  uint32_t PID7;                         /*!< Offset:       ITM Peripheral Identification Regi
 436:cmsis/core_cm3.h ****   __I  uint32_t PID0;                         /*!< Offset:       ITM Peripheral Identification Regi
 437:cmsis/core_cm3.h ****   __I  uint32_t PID1;                         /*!< Offset:       ITM Peripheral Identification Regi
 438:cmsis/core_cm3.h ****   __I  uint32_t PID2;                         /*!< Offset:       ITM Peripheral Identification Regi
 439:cmsis/core_cm3.h ****   __I  uint32_t PID3;                         /*!< Offset:       ITM Peripheral Identification Regi
 440:cmsis/core_cm3.h ****   __I  uint32_t CID0;                         /*!< Offset:       ITM Component  Identification Regi
 441:cmsis/core_cm3.h ****   __I  uint32_t CID1;                         /*!< Offset:       ITM Component  Identification Regi
 442:cmsis/core_cm3.h ****   __I  uint32_t CID2;                         /*!< Offset:       ITM Component  Identification Regi
 443:cmsis/core_cm3.h ****   __I  uint32_t CID3;                         /*!< Offset:       ITM Component  Identification Regi
 444:cmsis/core_cm3.h **** } ITM_Type;                                                
 445:cmsis/core_cm3.h **** 
 446:cmsis/core_cm3.h **** /* ITM Trace Privilege Register Definitions */
 447:cmsis/core_cm3.h **** #define ITM_TPR_PRIVMASK_Pos                0                                             /*!< ITM 
 448:cmsis/core_cm3.h **** #define ITM_TPR_PRIVMASK_Msk               (0xFul << ITM_TPR_PRIVMASK_Pos)                /*!< ITM 
 449:cmsis/core_cm3.h **** 
 450:cmsis/core_cm3.h **** /* ITM Trace Control Register Definitions */
 451:cmsis/core_cm3.h **** #define ITM_TCR_BUSY_Pos                   23                                             /*!< ITM 
 452:cmsis/core_cm3.h **** #define ITM_TCR_BUSY_Msk                   (1ul << ITM_TCR_BUSY_Pos)                      /*!< ITM 
 453:cmsis/core_cm3.h **** 
 454:cmsis/core_cm3.h **** #define ITM_TCR_ATBID_Pos                  16                                             /*!< ITM 
ARM GAS  /tmp/ccHZGw2a.s 			page 16


 455:cmsis/core_cm3.h **** #define ITM_TCR_ATBID_Msk                  (0x7Ful << ITM_TCR_ATBID_Pos)                  /*!< ITM 
 456:cmsis/core_cm3.h **** 
 457:cmsis/core_cm3.h **** #define ITM_TCR_TSPrescale_Pos              8                                             /*!< ITM 
 458:cmsis/core_cm3.h **** #define ITM_TCR_TSPrescale_Msk             (3ul << ITM_TCR_TSPrescale_Pos)                /*!< ITM 
 459:cmsis/core_cm3.h **** 
 460:cmsis/core_cm3.h **** #define ITM_TCR_SWOENA_Pos                  4                                             /*!< ITM 
 461:cmsis/core_cm3.h **** #define ITM_TCR_SWOENA_Msk                 (1ul << ITM_TCR_SWOENA_Pos)                    /*!< ITM 
 462:cmsis/core_cm3.h **** 
 463:cmsis/core_cm3.h **** #define ITM_TCR_DWTENA_Pos                  3                                             /*!< ITM 
 464:cmsis/core_cm3.h **** #define ITM_TCR_DWTENA_Msk                 (1ul << ITM_TCR_DWTENA_Pos)                    /*!< ITM 
 465:cmsis/core_cm3.h **** 
 466:cmsis/core_cm3.h **** #define ITM_TCR_SYNCENA_Pos                 2                                             /*!< ITM 
 467:cmsis/core_cm3.h **** #define ITM_TCR_SYNCENA_Msk                (1ul << ITM_TCR_SYNCENA_Pos)                   /*!< ITM 
 468:cmsis/core_cm3.h **** 
 469:cmsis/core_cm3.h **** #define ITM_TCR_TSENA_Pos                   1                                             /*!< ITM 
 470:cmsis/core_cm3.h **** #define ITM_TCR_TSENA_Msk                  (1ul << ITM_TCR_TSENA_Pos)                     /*!< ITM 
 471:cmsis/core_cm3.h **** 
 472:cmsis/core_cm3.h **** #define ITM_TCR_ITMENA_Pos                  0                                             /*!< ITM 
 473:cmsis/core_cm3.h **** #define ITM_TCR_ITMENA_Msk                 (1ul << ITM_TCR_ITMENA_Pos)                    /*!< ITM 
 474:cmsis/core_cm3.h **** 
 475:cmsis/core_cm3.h **** /* ITM Integration Write Register Definitions */
 476:cmsis/core_cm3.h **** #define ITM_IWR_ATVALIDM_Pos                0                                             /*!< ITM 
 477:cmsis/core_cm3.h **** #define ITM_IWR_ATVALIDM_Msk               (1ul << ITM_IWR_ATVALIDM_Pos)                  /*!< ITM 
 478:cmsis/core_cm3.h **** 
 479:cmsis/core_cm3.h **** /* ITM Integration Read Register Definitions */
 480:cmsis/core_cm3.h **** #define ITM_IRR_ATREADYM_Pos                0                                             /*!< ITM 
 481:cmsis/core_cm3.h **** #define ITM_IRR_ATREADYM_Msk               (1ul << ITM_IRR_ATREADYM_Pos)                  /*!< ITM 
 482:cmsis/core_cm3.h **** 
 483:cmsis/core_cm3.h **** /* ITM Integration Mode Control Register Definitions */
 484:cmsis/core_cm3.h **** #define ITM_IMCR_INTEGRATION_Pos            0                                             /*!< ITM 
 485:cmsis/core_cm3.h **** #define ITM_IMCR_INTEGRATION_Msk           (1ul << ITM_IMCR_INTEGRATION_Pos)              /*!< ITM 
 486:cmsis/core_cm3.h **** 
 487:cmsis/core_cm3.h **** /* ITM Lock Status Register Definitions */
 488:cmsis/core_cm3.h **** #define ITM_LSR_ByteAcc_Pos                 2                                             /*!< ITM 
 489:cmsis/core_cm3.h **** #define ITM_LSR_ByteAcc_Msk                (1ul << ITM_LSR_ByteAcc_Pos)                   /*!< ITM 
 490:cmsis/core_cm3.h **** 
 491:cmsis/core_cm3.h **** #define ITM_LSR_Access_Pos                  1                                             /*!< ITM 
 492:cmsis/core_cm3.h **** #define ITM_LSR_Access_Msk                 (1ul << ITM_LSR_Access_Pos)                    /*!< ITM 
 493:cmsis/core_cm3.h **** 
 494:cmsis/core_cm3.h **** #define ITM_LSR_Present_Pos                 0                                             /*!< ITM 
 495:cmsis/core_cm3.h **** #define ITM_LSR_Present_Msk                (1ul << ITM_LSR_Present_Pos)                   /*!< ITM 
 496:cmsis/core_cm3.h **** /*@}*/ /* end of group CMSIS_CM3_ITM */
 497:cmsis/core_cm3.h **** 
 498:cmsis/core_cm3.h **** 
 499:cmsis/core_cm3.h **** /** @addtogroup CMSIS_CM3_InterruptType CMSIS CM3 Interrupt Type
 500:cmsis/core_cm3.h ****   memory mapped structure for Interrupt Type
 501:cmsis/core_cm3.h ****   @{
 502:cmsis/core_cm3.h ****  */
 503:cmsis/core_cm3.h **** typedef struct
 504:cmsis/core_cm3.h **** {
 505:cmsis/core_cm3.h ****        uint32_t RESERVED0;
 506:cmsis/core_cm3.h ****   __I  uint32_t ICTR;                         /*!< Offset: 0x04  Interrupt Control Type Register */
 507:cmsis/core_cm3.h **** #if ((defined __CM3_REV) && (__CM3_REV >= 0x200))
 508:cmsis/core_cm3.h ****   __IO uint32_t ACTLR;                        /*!< Offset: 0x08  Auxiliary Control Register      */
 509:cmsis/core_cm3.h **** #else
 510:cmsis/core_cm3.h ****        uint32_t RESERVED1;
 511:cmsis/core_cm3.h **** #endif
ARM GAS  /tmp/ccHZGw2a.s 			page 17


 512:cmsis/core_cm3.h **** } InterruptType_Type;
 513:cmsis/core_cm3.h **** 
 514:cmsis/core_cm3.h **** /* Interrupt Controller Type Register Definitions */
 515:cmsis/core_cm3.h **** #define InterruptType_ICTR_INTLINESNUM_Pos  0                                             /*!< Inte
 516:cmsis/core_cm3.h **** #define InterruptType_ICTR_INTLINESNUM_Msk (0x1Ful << InterruptType_ICTR_INTLINESNUM_Pos) /*!< Inte
 517:cmsis/core_cm3.h **** 
 518:cmsis/core_cm3.h **** /* Auxiliary Control Register Definitions */
 519:cmsis/core_cm3.h **** #define InterruptType_ACTLR_DISFOLD_Pos     2                                             /*!< Inte
 520:cmsis/core_cm3.h **** #define InterruptType_ACTLR_DISFOLD_Msk    (1ul << InterruptType_ACTLR_DISFOLD_Pos)       /*!< Inte
 521:cmsis/core_cm3.h **** 
 522:cmsis/core_cm3.h **** #define InterruptType_ACTLR_DISDEFWBUF_Pos  1                                             /*!< Inte
 523:cmsis/core_cm3.h **** #define InterruptType_ACTLR_DISDEFWBUF_Msk (1ul << InterruptType_ACTLR_DISDEFWBUF_Pos)    /*!< Inte
 524:cmsis/core_cm3.h **** 
 525:cmsis/core_cm3.h **** #define InterruptType_ACTLR_DISMCYCINT_Pos  0                                             /*!< Inte
 526:cmsis/core_cm3.h **** #define InterruptType_ACTLR_DISMCYCINT_Msk (1ul << InterruptType_ACTLR_DISMCYCINT_Pos)    /*!< Inte
 527:cmsis/core_cm3.h **** /*@}*/ /* end of group CMSIS_CM3_InterruptType */
 528:cmsis/core_cm3.h **** 
 529:cmsis/core_cm3.h **** 
 530:cmsis/core_cm3.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1)
 531:cmsis/core_cm3.h **** /** @addtogroup CMSIS_CM3_MPU CMSIS CM3 MPU
 532:cmsis/core_cm3.h ****   memory mapped structure for Memory Protection Unit (MPU)
 533:cmsis/core_cm3.h ****   @{
 534:cmsis/core_cm3.h ****  */
 535:cmsis/core_cm3.h **** typedef struct
 536:cmsis/core_cm3.h **** {
 537:cmsis/core_cm3.h ****   __I  uint32_t TYPE;                         /*!< Offset: 0x00  MPU Type Register                 
 538:cmsis/core_cm3.h ****   __IO uint32_t CTRL;                         /*!< Offset: 0x04  MPU Control Register              
 539:cmsis/core_cm3.h ****   __IO uint32_t RNR;                          /*!< Offset: 0x08  MPU Region RNRber Register        
 540:cmsis/core_cm3.h ****   __IO uint32_t RBAR;                         /*!< Offset: 0x0C  MPU Region Base Address Register  
 541:cmsis/core_cm3.h ****   __IO uint32_t RASR;                         /*!< Offset: 0x10  MPU Region Attribute and Size Regi
 542:cmsis/core_cm3.h ****   __IO uint32_t RBAR_A1;                      /*!< Offset: 0x14  MPU Alias 1 Region Base Address Re
 543:cmsis/core_cm3.h ****   __IO uint32_t RASR_A1;                      /*!< Offset: 0x18  MPU Alias 1 Region Attribute and S
 544:cmsis/core_cm3.h ****   __IO uint32_t RBAR_A2;                      /*!< Offset: 0x1C  MPU Alias 2 Region Base Address Re
 545:cmsis/core_cm3.h ****   __IO uint32_t RASR_A2;                      /*!< Offset: 0x20  MPU Alias 2 Region Attribute and S
 546:cmsis/core_cm3.h ****   __IO uint32_t RBAR_A3;                      /*!< Offset: 0x24  MPU Alias 3 Region Base Address Re
 547:cmsis/core_cm3.h ****   __IO uint32_t RASR_A3;                      /*!< Offset: 0x28  MPU Alias 3 Region Attribute and S
 548:cmsis/core_cm3.h **** } MPU_Type;                                                
 549:cmsis/core_cm3.h **** 
 550:cmsis/core_cm3.h **** /* MPU Type Register */
 551:cmsis/core_cm3.h **** #define MPU_TYPE_IREGION_Pos               16                                             /*!< MPU 
 552:cmsis/core_cm3.h **** #define MPU_TYPE_IREGION_Msk               (0xFFul << MPU_TYPE_IREGION_Pos)               /*!< MPU 
 553:cmsis/core_cm3.h **** 
 554:cmsis/core_cm3.h **** #define MPU_TYPE_DREGION_Pos                8                                             /*!< MPU 
 555:cmsis/core_cm3.h **** #define MPU_TYPE_DREGION_Msk               (0xFFul << MPU_TYPE_DREGION_Pos)               /*!< MPU 
 556:cmsis/core_cm3.h **** 
 557:cmsis/core_cm3.h **** #define MPU_TYPE_SEPARATE_Pos               0                                             /*!< MPU 
 558:cmsis/core_cm3.h **** #define MPU_TYPE_SEPARATE_Msk              (1ul << MPU_TYPE_SEPARATE_Pos)                 /*!< MPU 
 559:cmsis/core_cm3.h **** 
 560:cmsis/core_cm3.h **** /* MPU Control Register */
 561:cmsis/core_cm3.h **** #define MPU_CTRL_PRIVDEFENA_Pos             2                                             /*!< MPU 
 562:cmsis/core_cm3.h **** #define MPU_CTRL_PRIVDEFENA_Msk            (1ul << MPU_CTRL_PRIVDEFENA_Pos)               /*!< MPU 
 563:cmsis/core_cm3.h **** 
 564:cmsis/core_cm3.h **** #define MPU_CTRL_HFNMIENA_Pos               1                                             /*!< MPU 
 565:cmsis/core_cm3.h **** #define MPU_CTRL_HFNMIENA_Msk              (1ul << MPU_CTRL_HFNMIENA_Pos)                 /*!< MPU 
 566:cmsis/core_cm3.h **** 
 567:cmsis/core_cm3.h **** #define MPU_CTRL_ENABLE_Pos                 0                                             /*!< MPU 
 568:cmsis/core_cm3.h **** #define MPU_CTRL_ENABLE_Msk                (1ul << MPU_CTRL_ENABLE_Pos)                   /*!< MPU 
ARM GAS  /tmp/ccHZGw2a.s 			page 18


 569:cmsis/core_cm3.h **** 
 570:cmsis/core_cm3.h **** /* MPU Region Number Register */
 571:cmsis/core_cm3.h **** #define MPU_RNR_REGION_Pos                  0                                             /*!< MPU 
 572:cmsis/core_cm3.h **** #define MPU_RNR_REGION_Msk                 (0xFFul << MPU_RNR_REGION_Pos)                 /*!< MPU 
 573:cmsis/core_cm3.h **** 
 574:cmsis/core_cm3.h **** /* MPU Region Base Address Register */
 575:cmsis/core_cm3.h **** #define MPU_RBAR_ADDR_Pos                   5                                             /*!< MPU 
 576:cmsis/core_cm3.h **** #define MPU_RBAR_ADDR_Msk                  (0x7FFFFFFul << MPU_RBAR_ADDR_Pos)             /*!< MPU 
 577:cmsis/core_cm3.h **** 
 578:cmsis/core_cm3.h **** #define MPU_RBAR_VALID_Pos                  4                                             /*!< MPU 
 579:cmsis/core_cm3.h **** #define MPU_RBAR_VALID_Msk                 (1ul << MPU_RBAR_VALID_Pos)                    /*!< MPU 
 580:cmsis/core_cm3.h **** 
 581:cmsis/core_cm3.h **** #define MPU_RBAR_REGION_Pos                 0                                             /*!< MPU 
 582:cmsis/core_cm3.h **** #define MPU_RBAR_REGION_Msk                (0xFul << MPU_RBAR_REGION_Pos)                 /*!< MPU 
 583:cmsis/core_cm3.h **** 
 584:cmsis/core_cm3.h **** /* MPU Region Attribute and Size Register */
 585:cmsis/core_cm3.h **** #define MPU_RASR_XN_Pos                    28                                             /*!< MPU 
 586:cmsis/core_cm3.h **** #define MPU_RASR_XN_Msk                    (1ul << MPU_RASR_XN_Pos)                       /*!< MPU 
 587:cmsis/core_cm3.h **** 
 588:cmsis/core_cm3.h **** #define MPU_RASR_AP_Pos                    24                                             /*!< MPU 
 589:cmsis/core_cm3.h **** #define MPU_RASR_AP_Msk                    (7ul << MPU_RASR_AP_Pos)                       /*!< MPU 
 590:cmsis/core_cm3.h **** 
 591:cmsis/core_cm3.h **** #define MPU_RASR_TEX_Pos                   19                                             /*!< MPU 
 592:cmsis/core_cm3.h **** #define MPU_RASR_TEX_Msk                   (7ul << MPU_RASR_TEX_Pos)                      /*!< MPU 
 593:cmsis/core_cm3.h **** 
 594:cmsis/core_cm3.h **** #define MPU_RASR_S_Pos                     18                                             /*!< MPU 
 595:cmsis/core_cm3.h **** #define MPU_RASR_S_Msk                     (1ul << MPU_RASR_S_Pos)                        /*!< MPU 
 596:cmsis/core_cm3.h **** 
 597:cmsis/core_cm3.h **** #define MPU_RASR_C_Pos                     17                                             /*!< MPU 
 598:cmsis/core_cm3.h **** #define MPU_RASR_C_Msk                     (1ul << MPU_RASR_C_Pos)                        /*!< MPU 
 599:cmsis/core_cm3.h **** 
 600:cmsis/core_cm3.h **** #define MPU_RASR_B_Pos                     16                                             /*!< MPU 
 601:cmsis/core_cm3.h **** #define MPU_RASR_B_Msk                     (1ul << MPU_RASR_B_Pos)                        /*!< MPU 
 602:cmsis/core_cm3.h **** 
 603:cmsis/core_cm3.h **** #define MPU_RASR_SRD_Pos                    8                                             /*!< MPU 
 604:cmsis/core_cm3.h **** #define MPU_RASR_SRD_Msk                   (0xFFul << MPU_RASR_SRD_Pos)                   /*!< MPU 
 605:cmsis/core_cm3.h **** 
 606:cmsis/core_cm3.h **** #define MPU_RASR_SIZE_Pos                   1                                             /*!< MPU 
 607:cmsis/core_cm3.h **** #define MPU_RASR_SIZE_Msk                  (0x1Ful << MPU_RASR_SIZE_Pos)                  /*!< MPU 
 608:cmsis/core_cm3.h **** 
 609:cmsis/core_cm3.h **** #define MPU_RASR_ENA_Pos                     0                                            /*!< MPU 
 610:cmsis/core_cm3.h **** #define MPU_RASR_ENA_Msk                    (0x1Ful << MPU_RASR_ENA_Pos)                  /*!< MPU 
 611:cmsis/core_cm3.h **** 
 612:cmsis/core_cm3.h **** /*@}*/ /* end of group CMSIS_CM3_MPU */
 613:cmsis/core_cm3.h **** #endif
 614:cmsis/core_cm3.h **** 
 615:cmsis/core_cm3.h **** 
 616:cmsis/core_cm3.h **** /** @addtogroup CMSIS_CM3_CoreDebug CMSIS CM3 Core Debug
 617:cmsis/core_cm3.h ****   memory mapped structure for Core Debug Register
 618:cmsis/core_cm3.h ****   @{
 619:cmsis/core_cm3.h ****  */
 620:cmsis/core_cm3.h **** typedef struct
 621:cmsis/core_cm3.h **** {
 622:cmsis/core_cm3.h ****   __IO uint32_t DHCSR;                        /*!< Offset: 0x00  Debug Halting Control and Status R
 623:cmsis/core_cm3.h ****   __O  uint32_t DCRSR;                        /*!< Offset: 0x04  Debug Core Register Selector Regis
 624:cmsis/core_cm3.h ****   __IO uint32_t DCRDR;                        /*!< Offset: 0x08  Debug Core Register Data Register 
 625:cmsis/core_cm3.h ****   __IO uint32_t DEMCR;                        /*!< Offset: 0x0C  Debug Exception and Monitor Contro
ARM GAS  /tmp/ccHZGw2a.s 			page 19


 626:cmsis/core_cm3.h **** } CoreDebug_Type;
 627:cmsis/core_cm3.h **** 
 628:cmsis/core_cm3.h **** /* Debug Halting Control and Status Register */
 629:cmsis/core_cm3.h **** #define CoreDebug_DHCSR_DBGKEY_Pos         16                                             /*!< Core
 630:cmsis/core_cm3.h **** #define CoreDebug_DHCSR_DBGKEY_Msk         (0xFFFFul << CoreDebug_DHCSR_DBGKEY_Pos)       /*!< Core
 631:cmsis/core_cm3.h **** 
 632:cmsis/core_cm3.h **** #define CoreDebug_DHCSR_S_RESET_ST_Pos     25                                             /*!< Core
 633:cmsis/core_cm3.h **** #define CoreDebug_DHCSR_S_RESET_ST_Msk     (1ul << CoreDebug_DHCSR_S_RESET_ST_Pos)        /*!< Core
 634:cmsis/core_cm3.h **** 
 635:cmsis/core_cm3.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Pos    24                                             /*!< Core
 636:cmsis/core_cm3.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Msk    (1ul << CoreDebug_DHCSR_S_RETIRE_ST_Pos)       /*!< Core
 637:cmsis/core_cm3.h **** 
 638:cmsis/core_cm3.h **** #define CoreDebug_DHCSR_S_LOCKUP_Pos       19                                             /*!< Core
 639:cmsis/core_cm3.h **** #define CoreDebug_DHCSR_S_LOCKUP_Msk       (1ul << CoreDebug_DHCSR_S_LOCKUP_Pos)          /*!< Core
 640:cmsis/core_cm3.h **** 
 641:cmsis/core_cm3.h **** #define CoreDebug_DHCSR_S_SLEEP_Pos        18                                             /*!< Core
 642:cmsis/core_cm3.h **** #define CoreDebug_DHCSR_S_SLEEP_Msk        (1ul << CoreDebug_DHCSR_S_SLEEP_Pos)           /*!< Core
 643:cmsis/core_cm3.h **** 
 644:cmsis/core_cm3.h **** #define CoreDebug_DHCSR_S_HALT_Pos         17                                             /*!< Core
 645:cmsis/core_cm3.h **** #define CoreDebug_DHCSR_S_HALT_Msk         (1ul << CoreDebug_DHCSR_S_HALT_Pos)            /*!< Core
 646:cmsis/core_cm3.h **** 
 647:cmsis/core_cm3.h **** #define CoreDebug_DHCSR_S_REGRDY_Pos       16                                             /*!< Core
 648:cmsis/core_cm3.h **** #define CoreDebug_DHCSR_S_REGRDY_Msk       (1ul << CoreDebug_DHCSR_S_REGRDY_Pos)          /*!< Core
 649:cmsis/core_cm3.h **** 
 650:cmsis/core_cm3.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Pos     5                                             /*!< Core
 651:cmsis/core_cm3.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Msk    (1ul << CoreDebug_DHCSR_C_SNAPSTALL_Pos)       /*!< Core
 652:cmsis/core_cm3.h **** 
 653:cmsis/core_cm3.h **** #define CoreDebug_DHCSR_C_MASKINTS_Pos      3                                             /*!< Core
 654:cmsis/core_cm3.h **** #define CoreDebug_DHCSR_C_MASKINTS_Msk     (1ul << CoreDebug_DHCSR_C_MASKINTS_Pos)        /*!< Core
 655:cmsis/core_cm3.h **** 
 656:cmsis/core_cm3.h **** #define CoreDebug_DHCSR_C_STEP_Pos          2                                             /*!< Core
 657:cmsis/core_cm3.h **** #define CoreDebug_DHCSR_C_STEP_Msk         (1ul << CoreDebug_DHCSR_C_STEP_Pos)            /*!< Core
 658:cmsis/core_cm3.h **** 
 659:cmsis/core_cm3.h **** #define CoreDebug_DHCSR_C_HALT_Pos          1                                             /*!< Core
 660:cmsis/core_cm3.h **** #define CoreDebug_DHCSR_C_HALT_Msk         (1ul << CoreDebug_DHCSR_C_HALT_Pos)            /*!< Core
 661:cmsis/core_cm3.h **** 
 662:cmsis/core_cm3.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Pos       0                                             /*!< Core
 663:cmsis/core_cm3.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Msk      (1ul << CoreDebug_DHCSR_C_DEBUGEN_Pos)         /*!< Core
 664:cmsis/core_cm3.h **** 
 665:cmsis/core_cm3.h **** /* Debug Core Register Selector Register */
 666:cmsis/core_cm3.h **** #define CoreDebug_DCRSR_REGWnR_Pos         16                                             /*!< Core
 667:cmsis/core_cm3.h **** #define CoreDebug_DCRSR_REGWnR_Msk         (1ul << CoreDebug_DCRSR_REGWnR_Pos)            /*!< Core
 668:cmsis/core_cm3.h **** 
 669:cmsis/core_cm3.h **** #define CoreDebug_DCRSR_REGSEL_Pos          0                                             /*!< Core
 670:cmsis/core_cm3.h **** #define CoreDebug_DCRSR_REGSEL_Msk         (0x1Ful << CoreDebug_DCRSR_REGSEL_Pos)         /*!< Core
 671:cmsis/core_cm3.h **** 
 672:cmsis/core_cm3.h **** /* Debug Exception and Monitor Control Register */
 673:cmsis/core_cm3.h **** #define CoreDebug_DEMCR_TRCENA_Pos         24                                             /*!< Core
 674:cmsis/core_cm3.h **** #define CoreDebug_DEMCR_TRCENA_Msk         (1ul << CoreDebug_DEMCR_TRCENA_Pos)            /*!< Core
 675:cmsis/core_cm3.h **** 
 676:cmsis/core_cm3.h **** #define CoreDebug_DEMCR_MON_REQ_Pos        19                                             /*!< Core
 677:cmsis/core_cm3.h **** #define CoreDebug_DEMCR_MON_REQ_Msk        (1ul << CoreDebug_DEMCR_MON_REQ_Pos)           /*!< Core
 678:cmsis/core_cm3.h **** 
 679:cmsis/core_cm3.h **** #define CoreDebug_DEMCR_MON_STEP_Pos       18                                             /*!< Core
 680:cmsis/core_cm3.h **** #define CoreDebug_DEMCR_MON_STEP_Msk       (1ul << CoreDebug_DEMCR_MON_STEP_Pos)          /*!< Core
 681:cmsis/core_cm3.h **** 
 682:cmsis/core_cm3.h **** #define CoreDebug_DEMCR_MON_PEND_Pos       17                                             /*!< Core
ARM GAS  /tmp/ccHZGw2a.s 			page 20


 683:cmsis/core_cm3.h **** #define CoreDebug_DEMCR_MON_PEND_Msk       (1ul << CoreDebug_DEMCR_MON_PEND_Pos)          /*!< Core
 684:cmsis/core_cm3.h **** 
 685:cmsis/core_cm3.h **** #define CoreDebug_DEMCR_MON_EN_Pos         16                                             /*!< Core
 686:cmsis/core_cm3.h **** #define CoreDebug_DEMCR_MON_EN_Msk         (1ul << CoreDebug_DEMCR_MON_EN_Pos)            /*!< Core
 687:cmsis/core_cm3.h **** 
 688:cmsis/core_cm3.h **** #define CoreDebug_DEMCR_VC_HARDERR_Pos     10                                             /*!< Core
 689:cmsis/core_cm3.h **** #define CoreDebug_DEMCR_VC_HARDERR_Msk     (1ul << CoreDebug_DEMCR_VC_HARDERR_Pos)        /*!< Core
 690:cmsis/core_cm3.h **** 
 691:cmsis/core_cm3.h **** #define CoreDebug_DEMCR_VC_INTERR_Pos       9                                             /*!< Core
 692:cmsis/core_cm3.h **** #define CoreDebug_DEMCR_VC_INTERR_Msk      (1ul << CoreDebug_DEMCR_VC_INTERR_Pos)         /*!< Core
 693:cmsis/core_cm3.h **** 
 694:cmsis/core_cm3.h **** #define CoreDebug_DEMCR_VC_BUSERR_Pos       8                                             /*!< Core
 695:cmsis/core_cm3.h **** #define CoreDebug_DEMCR_VC_BUSERR_Msk      (1ul << CoreDebug_DEMCR_VC_BUSERR_Pos)         /*!< Core
 696:cmsis/core_cm3.h **** 
 697:cmsis/core_cm3.h **** #define CoreDebug_DEMCR_VC_STATERR_Pos      7                                             /*!< Core
 698:cmsis/core_cm3.h **** #define CoreDebug_DEMCR_VC_STATERR_Msk     (1ul << CoreDebug_DEMCR_VC_STATERR_Pos)        /*!< Core
 699:cmsis/core_cm3.h **** 
 700:cmsis/core_cm3.h **** #define CoreDebug_DEMCR_VC_CHKERR_Pos       6                                             /*!< Core
 701:cmsis/core_cm3.h **** #define CoreDebug_DEMCR_VC_CHKERR_Msk      (1ul << CoreDebug_DEMCR_VC_CHKERR_Pos)         /*!< Core
 702:cmsis/core_cm3.h **** 
 703:cmsis/core_cm3.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Pos      5                                             /*!< Core
 704:cmsis/core_cm3.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Msk     (1ul << CoreDebug_DEMCR_VC_NOCPERR_Pos)        /*!< Core
 705:cmsis/core_cm3.h **** 
 706:cmsis/core_cm3.h **** #define CoreDebug_DEMCR_VC_MMERR_Pos        4                                             /*!< Core
 707:cmsis/core_cm3.h **** #define CoreDebug_DEMCR_VC_MMERR_Msk       (1ul << CoreDebug_DEMCR_VC_MMERR_Pos)          /*!< Core
 708:cmsis/core_cm3.h **** 
 709:cmsis/core_cm3.h **** #define CoreDebug_DEMCR_VC_CORERESET_Pos    0                                             /*!< Core
 710:cmsis/core_cm3.h **** #define CoreDebug_DEMCR_VC_CORERESET_Msk   (1ul << CoreDebug_DEMCR_VC_CORERESET_Pos)      /*!< Core
 711:cmsis/core_cm3.h **** /*@}*/ /* end of group CMSIS_CM3_CoreDebug */
 712:cmsis/core_cm3.h **** 
 713:cmsis/core_cm3.h **** 
 714:cmsis/core_cm3.h **** /* Memory mapping of Cortex-M3 Hardware */
 715:cmsis/core_cm3.h **** #define SCS_BASE            (0xE000E000)                              /*!< System Control Space Bas
 716:cmsis/core_cm3.h **** #define ITM_BASE            (0xE0000000)                              /*!< ITM Base Address        
 717:cmsis/core_cm3.h **** #define CoreDebug_BASE      (0xE000EDF0)                              /*!< Core Debug Base Address 
 718:cmsis/core_cm3.h **** #define SysTick_BASE        (SCS_BASE +  0x0010)                      /*!< SysTick Base Address    
 719:cmsis/core_cm3.h **** #define NVIC_BASE           (SCS_BASE +  0x0100)                      /*!< NVIC Base Address       
 720:cmsis/core_cm3.h **** #define SCB_BASE            (SCS_BASE +  0x0D00)                      /*!< System Control Block Bas
 721:cmsis/core_cm3.h **** 
 722:cmsis/core_cm3.h **** #define InterruptType       ((InterruptType_Type *) SCS_BASE)         /*!< Interrupt Type Register 
 723:cmsis/core_cm3.h **** #define SCB                 ((SCB_Type *)           SCB_BASE)         /*!< SCB configuration struct
 724:cmsis/core_cm3.h **** #define SysTick             ((SysTick_Type *)       SysTick_BASE)     /*!< SysTick configuration st
 725:cmsis/core_cm3.h **** #define NVIC                ((NVIC_Type *)          NVIC_BASE)        /*!< NVIC configuration struc
 726:cmsis/core_cm3.h **** #define ITM                 ((ITM_Type *)           ITM_BASE)         /*!< ITM configuration struct
 727:cmsis/core_cm3.h **** #define CoreDebug           ((CoreDebug_Type *)     CoreDebug_BASE)   /*!< Core Debug configuration
 728:cmsis/core_cm3.h **** 
 729:cmsis/core_cm3.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1)
 730:cmsis/core_cm3.h ****   #define MPU_BASE          (SCS_BASE +  0x0D90)                      /*!< Memory Protection Unit  
 731:cmsis/core_cm3.h ****   #define MPU               ((MPU_Type*)            MPU_BASE)         /*!< Memory Protection Unit  
 732:cmsis/core_cm3.h **** #endif
 733:cmsis/core_cm3.h **** 
 734:cmsis/core_cm3.h **** /*@}*/ /* end of group CMSIS_CM3_core_register */
 735:cmsis/core_cm3.h **** 
 736:cmsis/core_cm3.h **** 
 737:cmsis/core_cm3.h **** /*******************************************************************************
 738:cmsis/core_cm3.h ****  *                Hardware Abstraction Layer
 739:cmsis/core_cm3.h ****  ******************************************************************************/
ARM GAS  /tmp/ccHZGw2a.s 			page 21


 740:cmsis/core_cm3.h **** 
 741:cmsis/core_cm3.h **** #if defined ( __CC_ARM   )
 742:cmsis/core_cm3.h ****   #define __ASM            __asm                                      /*!< asm keyword for ARM Comp
 743:cmsis/core_cm3.h ****   #define __INLINE         __inline                                   /*!< inline keyword for ARM C
 744:cmsis/core_cm3.h **** 
 745:cmsis/core_cm3.h **** #elif defined ( __ICCARM__ )
 746:cmsis/core_cm3.h ****   #define __ASM           __asm                                       /*!< asm keyword for IAR Comp
 747:cmsis/core_cm3.h ****   #define __INLINE        inline                                      /*!< inline keyword for IAR C
 748:cmsis/core_cm3.h **** 
 749:cmsis/core_cm3.h **** #elif defined   (  __GNUC__  )
 750:cmsis/core_cm3.h ****   #define __ASM            __asm                                      /*!< asm keyword for GNU Comp
 751:cmsis/core_cm3.h ****   #define __INLINE         inline                                     /*!< inline keyword for GNU C
 752:cmsis/core_cm3.h **** 
 753:cmsis/core_cm3.h **** #elif defined   (  __TASKING__  )
 754:cmsis/core_cm3.h ****   #define __ASM            __asm                                      /*!< asm keyword for TASKING 
 755:cmsis/core_cm3.h ****   #define __INLINE         inline                                     /*!< inline keyword for TASKI
 756:cmsis/core_cm3.h **** 
 757:cmsis/core_cm3.h **** #endif
 758:cmsis/core_cm3.h **** 
 759:cmsis/core_cm3.h **** 
 760:cmsis/core_cm3.h **** /* ###################  Compiler specific Intrinsics  ########################### */
 761:cmsis/core_cm3.h **** 
 762:cmsis/core_cm3.h **** #if defined ( __CC_ARM   ) /*------------------RealView Compiler -----------------*/
 763:cmsis/core_cm3.h **** /* ARM armcc specific functions */
 764:cmsis/core_cm3.h **** 
 765:cmsis/core_cm3.h **** #define __enable_fault_irq                __enable_fiq
 766:cmsis/core_cm3.h **** #define __disable_fault_irq               __disable_fiq
 767:cmsis/core_cm3.h **** 
 768:cmsis/core_cm3.h **** #define __NOP                             __nop
 769:cmsis/core_cm3.h **** #define __WFI                             __wfi
 770:cmsis/core_cm3.h **** #define __WFE                             __wfe
 771:cmsis/core_cm3.h **** #define __SEV                             __sev
 772:cmsis/core_cm3.h **** #define __ISB()                           __isb(0)
 773:cmsis/core_cm3.h **** #define __DSB()                           __dsb(0)
 774:cmsis/core_cm3.h **** #define __DMB()                           __dmb(0)
 775:cmsis/core_cm3.h **** #define __REV                             __rev
 776:cmsis/core_cm3.h **** #define __RBIT                            __rbit
 777:cmsis/core_cm3.h **** #define __LDREXB(ptr)                     ((unsigned char ) __ldrex(ptr))
 778:cmsis/core_cm3.h **** #define __LDREXH(ptr)                     ((unsigned short) __ldrex(ptr))
 779:cmsis/core_cm3.h **** #define __LDREXW(ptr)                     ((unsigned int  ) __ldrex(ptr))
 780:cmsis/core_cm3.h **** #define __STREXB(value, ptr)              __strex(value, ptr)
 781:cmsis/core_cm3.h **** #define __STREXH(value, ptr)              __strex(value, ptr)
 782:cmsis/core_cm3.h **** #define __STREXW(value, ptr)              __strex(value, ptr)
 783:cmsis/core_cm3.h **** 
 784:cmsis/core_cm3.h **** 
 785:cmsis/core_cm3.h **** /* intrinsic unsigned long long __ldrexd(volatile void *ptr) */
 786:cmsis/core_cm3.h **** /* intrinsic int __strexd(unsigned long long val, volatile void *ptr) */
 787:cmsis/core_cm3.h **** /* intrinsic void __enable_irq();     */
 788:cmsis/core_cm3.h **** /* intrinsic void __disable_irq();    */
 789:cmsis/core_cm3.h **** 
 790:cmsis/core_cm3.h **** 
 791:cmsis/core_cm3.h **** /**
 792:cmsis/core_cm3.h ****  * @brief  Return the Process Stack Pointer
 793:cmsis/core_cm3.h ****  *
 794:cmsis/core_cm3.h ****  * @return ProcessStackPointer
 795:cmsis/core_cm3.h ****  *
 796:cmsis/core_cm3.h ****  * Return the actual process stack pointer
ARM GAS  /tmp/ccHZGw2a.s 			page 22


 797:cmsis/core_cm3.h ****  */
 798:cmsis/core_cm3.h **** extern uint32_t __get_PSP(void);
 799:cmsis/core_cm3.h **** 
 800:cmsis/core_cm3.h **** /**
 801:cmsis/core_cm3.h ****  * @brief  Set the Process Stack Pointer
 802:cmsis/core_cm3.h ****  *
 803:cmsis/core_cm3.h ****  * @param  topOfProcStack  Process Stack Pointer
 804:cmsis/core_cm3.h ****  *
 805:cmsis/core_cm3.h ****  * Assign the value ProcessStackPointer to the MSP 
 806:cmsis/core_cm3.h ****  * (process stack pointer) Cortex processor register
 807:cmsis/core_cm3.h ****  */
 808:cmsis/core_cm3.h **** extern void __set_PSP(uint32_t topOfProcStack);
 809:cmsis/core_cm3.h **** 
 810:cmsis/core_cm3.h **** /**
 811:cmsis/core_cm3.h ****  * @brief  Return the Main Stack Pointer
 812:cmsis/core_cm3.h ****  *
 813:cmsis/core_cm3.h ****  * @return Main Stack Pointer
 814:cmsis/core_cm3.h ****  *
 815:cmsis/core_cm3.h ****  * Return the current value of the MSP (main stack pointer)
 816:cmsis/core_cm3.h ****  * Cortex processor register
 817:cmsis/core_cm3.h ****  */
 818:cmsis/core_cm3.h **** extern uint32_t __get_MSP(void);
 819:cmsis/core_cm3.h **** 
 820:cmsis/core_cm3.h **** /**
 821:cmsis/core_cm3.h ****  * @brief  Set the Main Stack Pointer
 822:cmsis/core_cm3.h ****  *
 823:cmsis/core_cm3.h ****  * @param  topOfMainStack  Main Stack Pointer
 824:cmsis/core_cm3.h ****  *
 825:cmsis/core_cm3.h ****  * Assign the value mainStackPointer to the MSP 
 826:cmsis/core_cm3.h ****  * (main stack pointer) Cortex processor register
 827:cmsis/core_cm3.h ****  */
 828:cmsis/core_cm3.h **** extern void __set_MSP(uint32_t topOfMainStack);
 829:cmsis/core_cm3.h **** 
 830:cmsis/core_cm3.h **** /**
 831:cmsis/core_cm3.h ****  * @brief  Reverse byte order in unsigned short value
 832:cmsis/core_cm3.h ****  *
 833:cmsis/core_cm3.h ****  * @param   value  value to reverse
 834:cmsis/core_cm3.h ****  * @return         reversed value
 835:cmsis/core_cm3.h ****  *
 836:cmsis/core_cm3.h ****  * Reverse byte order in unsigned short value
 837:cmsis/core_cm3.h ****  */
 838:cmsis/core_cm3.h **** extern uint32_t __REV16(uint16_t value);
 839:cmsis/core_cm3.h **** 
 840:cmsis/core_cm3.h **** /**
 841:cmsis/core_cm3.h ****  * @brief  Reverse byte order in signed short value with sign extension to integer
 842:cmsis/core_cm3.h ****  *
 843:cmsis/core_cm3.h ****  * @param   value  value to reverse
 844:cmsis/core_cm3.h ****  * @return         reversed value
 845:cmsis/core_cm3.h ****  *
 846:cmsis/core_cm3.h ****  * Reverse byte order in signed short value with sign extension to integer
 847:cmsis/core_cm3.h ****  */
 848:cmsis/core_cm3.h **** extern int32_t __REVSH(int16_t value);
 849:cmsis/core_cm3.h **** 
 850:cmsis/core_cm3.h **** 
 851:cmsis/core_cm3.h **** #if (__ARMCC_VERSION < 400000)
 852:cmsis/core_cm3.h **** 
 853:cmsis/core_cm3.h **** /**
ARM GAS  /tmp/ccHZGw2a.s 			page 23


 854:cmsis/core_cm3.h ****  * @brief  Remove the exclusive lock created by ldrex
 855:cmsis/core_cm3.h ****  *
 856:cmsis/core_cm3.h ****  * Removes the exclusive lock which is created by ldrex.
 857:cmsis/core_cm3.h ****  */
 858:cmsis/core_cm3.h **** extern void __CLREX(void);
 859:cmsis/core_cm3.h **** 
 860:cmsis/core_cm3.h **** /**
 861:cmsis/core_cm3.h ****  * @brief  Return the Base Priority value
 862:cmsis/core_cm3.h ****  *
 863:cmsis/core_cm3.h ****  * @return BasePriority
 864:cmsis/core_cm3.h ****  *
 865:cmsis/core_cm3.h ****  * Return the content of the base priority register
 866:cmsis/core_cm3.h ****  */
 867:cmsis/core_cm3.h **** extern uint32_t __get_BASEPRI(void);
 868:cmsis/core_cm3.h **** 
 869:cmsis/core_cm3.h **** /**
 870:cmsis/core_cm3.h ****  * @brief  Set the Base Priority value
 871:cmsis/core_cm3.h ****  *
 872:cmsis/core_cm3.h ****  * @param  basePri  BasePriority
 873:cmsis/core_cm3.h ****  *
 874:cmsis/core_cm3.h ****  * Set the base priority register
 875:cmsis/core_cm3.h ****  */
 876:cmsis/core_cm3.h **** extern void __set_BASEPRI(uint32_t basePri);
 877:cmsis/core_cm3.h **** 
 878:cmsis/core_cm3.h **** /**
 879:cmsis/core_cm3.h ****  * @brief  Return the Priority Mask value
 880:cmsis/core_cm3.h ****  *
 881:cmsis/core_cm3.h ****  * @return PriMask
 882:cmsis/core_cm3.h ****  *
 883:cmsis/core_cm3.h ****  * Return state of the priority mask bit from the priority mask register
 884:cmsis/core_cm3.h ****  */
 885:cmsis/core_cm3.h **** extern uint32_t __get_PRIMASK(void);
 886:cmsis/core_cm3.h **** 
 887:cmsis/core_cm3.h **** /**
 888:cmsis/core_cm3.h ****  * @brief  Set the Priority Mask value
 889:cmsis/core_cm3.h ****  *
 890:cmsis/core_cm3.h ****  * @param   priMask  PriMask
 891:cmsis/core_cm3.h ****  *
 892:cmsis/core_cm3.h ****  * Set the priority mask bit in the priority mask register
 893:cmsis/core_cm3.h ****  */
 894:cmsis/core_cm3.h **** extern void __set_PRIMASK(uint32_t priMask);
 895:cmsis/core_cm3.h **** 
 896:cmsis/core_cm3.h **** /**
 897:cmsis/core_cm3.h ****  * @brief  Return the Fault Mask value
 898:cmsis/core_cm3.h ****  *
 899:cmsis/core_cm3.h ****  * @return FaultMask
 900:cmsis/core_cm3.h ****  *
 901:cmsis/core_cm3.h ****  * Return the content of the fault mask register
 902:cmsis/core_cm3.h ****  */
 903:cmsis/core_cm3.h **** extern uint32_t __get_FAULTMASK(void);
 904:cmsis/core_cm3.h **** 
 905:cmsis/core_cm3.h **** /**
 906:cmsis/core_cm3.h ****  * @brief  Set the Fault Mask value
 907:cmsis/core_cm3.h ****  *
 908:cmsis/core_cm3.h ****  * @param  faultMask faultMask value
 909:cmsis/core_cm3.h ****  *
 910:cmsis/core_cm3.h ****  * Set the fault mask register
ARM GAS  /tmp/ccHZGw2a.s 			page 24


 911:cmsis/core_cm3.h ****  */
 912:cmsis/core_cm3.h **** extern void __set_FAULTMASK(uint32_t faultMask);
 913:cmsis/core_cm3.h **** 
 914:cmsis/core_cm3.h **** /**
 915:cmsis/core_cm3.h ****  * @brief  Return the Control Register value
 916:cmsis/core_cm3.h ****  * 
 917:cmsis/core_cm3.h ****  * @return Control value
 918:cmsis/core_cm3.h ****  *
 919:cmsis/core_cm3.h ****  * Return the content of the control register
 920:cmsis/core_cm3.h ****  */
 921:cmsis/core_cm3.h **** extern uint32_t __get_CONTROL(void);
 922:cmsis/core_cm3.h **** 
 923:cmsis/core_cm3.h **** /**
 924:cmsis/core_cm3.h ****  * @brief  Set the Control Register value
 925:cmsis/core_cm3.h ****  *
 926:cmsis/core_cm3.h ****  * @param  control  Control value
 927:cmsis/core_cm3.h ****  *
 928:cmsis/core_cm3.h ****  * Set the control register
 929:cmsis/core_cm3.h ****  */
 930:cmsis/core_cm3.h **** extern void __set_CONTROL(uint32_t control);
 931:cmsis/core_cm3.h **** 
 932:cmsis/core_cm3.h **** #else  /* (__ARMCC_VERSION >= 400000)  */
 933:cmsis/core_cm3.h **** 
 934:cmsis/core_cm3.h **** /**
 935:cmsis/core_cm3.h ****  * @brief  Remove the exclusive lock created by ldrex
 936:cmsis/core_cm3.h ****  *
 937:cmsis/core_cm3.h ****  * Removes the exclusive lock which is created by ldrex.
 938:cmsis/core_cm3.h ****  */
 939:cmsis/core_cm3.h **** #define __CLREX                           __clrex
 940:cmsis/core_cm3.h **** 
 941:cmsis/core_cm3.h **** /**
 942:cmsis/core_cm3.h ****  * @brief  Return the Base Priority value
 943:cmsis/core_cm3.h ****  *
 944:cmsis/core_cm3.h ****  * @return BasePriority
 945:cmsis/core_cm3.h ****  *
 946:cmsis/core_cm3.h ****  * Return the content of the base priority register
 947:cmsis/core_cm3.h ****  */
 948:cmsis/core_cm3.h **** static __INLINE uint32_t  __get_BASEPRI(void)
 949:cmsis/core_cm3.h **** {
 950:cmsis/core_cm3.h ****   register uint32_t __regBasePri         __ASM("basepri");
 951:cmsis/core_cm3.h ****   return(__regBasePri);
 952:cmsis/core_cm3.h **** }
 953:cmsis/core_cm3.h **** 
 954:cmsis/core_cm3.h **** /**
 955:cmsis/core_cm3.h ****  * @brief  Set the Base Priority value
 956:cmsis/core_cm3.h ****  *
 957:cmsis/core_cm3.h ****  * @param  basePri  BasePriority
 958:cmsis/core_cm3.h ****  *
 959:cmsis/core_cm3.h ****  * Set the base priority register
 960:cmsis/core_cm3.h ****  */
 961:cmsis/core_cm3.h **** static __INLINE void __set_BASEPRI(uint32_t basePri)
 962:cmsis/core_cm3.h **** {
 963:cmsis/core_cm3.h ****   register uint32_t __regBasePri         __ASM("basepri");
 964:cmsis/core_cm3.h ****   __regBasePri = (basePri & 0xff);
 965:cmsis/core_cm3.h **** }
 966:cmsis/core_cm3.h **** 
 967:cmsis/core_cm3.h **** /**
ARM GAS  /tmp/ccHZGw2a.s 			page 25


 968:cmsis/core_cm3.h ****  * @brief  Return the Priority Mask value
 969:cmsis/core_cm3.h ****  *
 970:cmsis/core_cm3.h ****  * @return PriMask
 971:cmsis/core_cm3.h ****  *
 972:cmsis/core_cm3.h ****  * Return state of the priority mask bit from the priority mask register
 973:cmsis/core_cm3.h ****  */
 974:cmsis/core_cm3.h **** static __INLINE uint32_t __get_PRIMASK(void)
 975:cmsis/core_cm3.h **** {
 976:cmsis/core_cm3.h ****   register uint32_t __regPriMask         __ASM("primask");
 977:cmsis/core_cm3.h ****   return(__regPriMask);
 978:cmsis/core_cm3.h **** }
 979:cmsis/core_cm3.h **** 
 980:cmsis/core_cm3.h **** /**
 981:cmsis/core_cm3.h ****  * @brief  Set the Priority Mask value
 982:cmsis/core_cm3.h ****  *
 983:cmsis/core_cm3.h ****  * @param  priMask  PriMask
 984:cmsis/core_cm3.h ****  *
 985:cmsis/core_cm3.h ****  * Set the priority mask bit in the priority mask register
 986:cmsis/core_cm3.h ****  */
 987:cmsis/core_cm3.h **** static __INLINE void __set_PRIMASK(uint32_t priMask)
 988:cmsis/core_cm3.h **** {
 989:cmsis/core_cm3.h ****   register uint32_t __regPriMask         __ASM("primask");
 990:cmsis/core_cm3.h ****   __regPriMask = (priMask);
 991:cmsis/core_cm3.h **** }
 992:cmsis/core_cm3.h **** 
 993:cmsis/core_cm3.h **** /**
 994:cmsis/core_cm3.h ****  * @brief  Return the Fault Mask value
 995:cmsis/core_cm3.h ****  *
 996:cmsis/core_cm3.h ****  * @return FaultMask
 997:cmsis/core_cm3.h ****  *
 998:cmsis/core_cm3.h ****  * Return the content of the fault mask register
 999:cmsis/core_cm3.h ****  */
1000:cmsis/core_cm3.h **** static __INLINE uint32_t __get_FAULTMASK(void)
1001:cmsis/core_cm3.h **** {
1002:cmsis/core_cm3.h ****   register uint32_t __regFaultMask       __ASM("faultmask");
1003:cmsis/core_cm3.h ****   return(__regFaultMask);
1004:cmsis/core_cm3.h **** }
1005:cmsis/core_cm3.h **** 
1006:cmsis/core_cm3.h **** /**
1007:cmsis/core_cm3.h ****  * @brief  Set the Fault Mask value
1008:cmsis/core_cm3.h ****  *
1009:cmsis/core_cm3.h ****  * @param  faultMask  faultMask value
1010:cmsis/core_cm3.h ****  *
1011:cmsis/core_cm3.h ****  * Set the fault mask register
1012:cmsis/core_cm3.h ****  */
1013:cmsis/core_cm3.h **** static __INLINE void __set_FAULTMASK(uint32_t faultMask)
1014:cmsis/core_cm3.h **** {
1015:cmsis/core_cm3.h ****   register uint32_t __regFaultMask       __ASM("faultmask");
1016:cmsis/core_cm3.h ****   __regFaultMask = (faultMask & 1);
1017:cmsis/core_cm3.h **** }
1018:cmsis/core_cm3.h **** 
1019:cmsis/core_cm3.h **** /**
1020:cmsis/core_cm3.h ****  * @brief  Return the Control Register value
1021:cmsis/core_cm3.h ****  * 
1022:cmsis/core_cm3.h ****  * @return Control value
1023:cmsis/core_cm3.h ****  *
1024:cmsis/core_cm3.h ****  * Return the content of the control register
ARM GAS  /tmp/ccHZGw2a.s 			page 26


1025:cmsis/core_cm3.h ****  */
1026:cmsis/core_cm3.h **** static __INLINE uint32_t __get_CONTROL(void)
1027:cmsis/core_cm3.h **** {
1028:cmsis/core_cm3.h ****   register uint32_t __regControl         __ASM("control");
1029:cmsis/core_cm3.h ****   return(__regControl);
1030:cmsis/core_cm3.h **** }
1031:cmsis/core_cm3.h **** 
1032:cmsis/core_cm3.h **** /**
1033:cmsis/core_cm3.h ****  * @brief  Set the Control Register value
1034:cmsis/core_cm3.h ****  *
1035:cmsis/core_cm3.h ****  * @param  control  Control value
1036:cmsis/core_cm3.h ****  *
1037:cmsis/core_cm3.h ****  * Set the control register
1038:cmsis/core_cm3.h ****  */
1039:cmsis/core_cm3.h **** static __INLINE void __set_CONTROL(uint32_t control)
1040:cmsis/core_cm3.h **** {
1041:cmsis/core_cm3.h ****   register uint32_t __regControl         __ASM("control");
1042:cmsis/core_cm3.h ****   __regControl = control;
1043:cmsis/core_cm3.h **** }
1044:cmsis/core_cm3.h **** 
1045:cmsis/core_cm3.h **** #endif /* __ARMCC_VERSION  */ 
1046:cmsis/core_cm3.h **** 
1047:cmsis/core_cm3.h **** 
1048:cmsis/core_cm3.h **** 
1049:cmsis/core_cm3.h **** #elif (defined (__ICCARM__)) /*------------------ ICC Compiler -------------------*/
1050:cmsis/core_cm3.h **** /* IAR iccarm specific functions */
1051:cmsis/core_cm3.h **** 
1052:cmsis/core_cm3.h **** #define __enable_irq                              __enable_interrupt        /*!< global Interrupt e
1053:cmsis/core_cm3.h **** #define __disable_irq                             __disable_interrupt       /*!< global Interrupt d
1054:cmsis/core_cm3.h **** 
1055:cmsis/core_cm3.h **** static __INLINE void __enable_fault_irq()         { __ASM ("cpsie f"); }
1056:cmsis/core_cm3.h **** static __INLINE void __disable_fault_irq()        { __ASM ("cpsid f"); }
1057:cmsis/core_cm3.h **** 
1058:cmsis/core_cm3.h **** #define __NOP                                     __no_operation            /*!< no operation intri
1059:cmsis/core_cm3.h **** static __INLINE  void __WFI()                     { __ASM ("wfi"); }
1060:cmsis/core_cm3.h **** static __INLINE  void __WFE()                     { __ASM ("wfe"); }
1061:cmsis/core_cm3.h **** static __INLINE  void __SEV()                     { __ASM ("sev"); }
1062:cmsis/core_cm3.h **** static __INLINE  void __CLREX()                   { __ASM ("clrex"); }
1063:cmsis/core_cm3.h **** 
1064:cmsis/core_cm3.h **** /* intrinsic void __ISB(void)                                     */
1065:cmsis/core_cm3.h **** /* intrinsic void __DSB(void)                                     */
1066:cmsis/core_cm3.h **** /* intrinsic void __DMB(void)                                     */
1067:cmsis/core_cm3.h **** /* intrinsic void __set_PRIMASK();                                */
1068:cmsis/core_cm3.h **** /* intrinsic void __get_PRIMASK();                                */
1069:cmsis/core_cm3.h **** /* intrinsic void __set_FAULTMASK();                              */
1070:cmsis/core_cm3.h **** /* intrinsic void __get_FAULTMASK();                              */
1071:cmsis/core_cm3.h **** /* intrinsic uint32_t __REV(uint32_t value);                      */
1072:cmsis/core_cm3.h **** /* intrinsic uint32_t __REVSH(uint32_t value);                    */
1073:cmsis/core_cm3.h **** /* intrinsic unsigned long __STREX(unsigned long, unsigned long); */
1074:cmsis/core_cm3.h **** /* intrinsic unsigned long __LDREX(unsigned long *);              */
1075:cmsis/core_cm3.h **** 
1076:cmsis/core_cm3.h **** 
1077:cmsis/core_cm3.h **** /**
1078:cmsis/core_cm3.h ****  * @brief  Return the Process Stack Pointer
1079:cmsis/core_cm3.h ****  *
1080:cmsis/core_cm3.h ****  * @return ProcessStackPointer
1081:cmsis/core_cm3.h ****  *
ARM GAS  /tmp/ccHZGw2a.s 			page 27


1082:cmsis/core_cm3.h ****  * Return the actual process stack pointer
1083:cmsis/core_cm3.h ****  */
1084:cmsis/core_cm3.h **** extern uint32_t __get_PSP(void);
1085:cmsis/core_cm3.h **** 
1086:cmsis/core_cm3.h **** /**
1087:cmsis/core_cm3.h ****  * @brief  Set the Process Stack Pointer
1088:cmsis/core_cm3.h ****  *
1089:cmsis/core_cm3.h ****  * @param  topOfProcStack  Process Stack Pointer
1090:cmsis/core_cm3.h ****  *
1091:cmsis/core_cm3.h ****  * Assign the value ProcessStackPointer to the MSP 
1092:cmsis/core_cm3.h ****  * (process stack pointer) Cortex processor register
1093:cmsis/core_cm3.h ****  */
1094:cmsis/core_cm3.h **** extern void __set_PSP(uint32_t topOfProcStack);
1095:cmsis/core_cm3.h **** 
1096:cmsis/core_cm3.h **** /**
1097:cmsis/core_cm3.h ****  * @brief  Return the Main Stack Pointer
1098:cmsis/core_cm3.h ****  *
1099:cmsis/core_cm3.h ****  * @return Main Stack Pointer
1100:cmsis/core_cm3.h ****  *
1101:cmsis/core_cm3.h ****  * Return the current value of the MSP (main stack pointer)
1102:cmsis/core_cm3.h ****  * Cortex processor register
1103:cmsis/core_cm3.h ****  */
1104:cmsis/core_cm3.h **** extern uint32_t __get_MSP(void);
1105:cmsis/core_cm3.h **** 
1106:cmsis/core_cm3.h **** /**
1107:cmsis/core_cm3.h ****  * @brief  Set the Main Stack Pointer
1108:cmsis/core_cm3.h ****  *
1109:cmsis/core_cm3.h ****  * @param  topOfMainStack  Main Stack Pointer
1110:cmsis/core_cm3.h ****  *
1111:cmsis/core_cm3.h ****  * Assign the value mainStackPointer to the MSP 
1112:cmsis/core_cm3.h ****  * (main stack pointer) Cortex processor register
1113:cmsis/core_cm3.h ****  */
1114:cmsis/core_cm3.h **** extern void __set_MSP(uint32_t topOfMainStack);
1115:cmsis/core_cm3.h **** 
1116:cmsis/core_cm3.h **** /**
1117:cmsis/core_cm3.h ****  * @brief  Reverse byte order in unsigned short value
1118:cmsis/core_cm3.h ****  *
1119:cmsis/core_cm3.h ****  * @param  value  value to reverse
1120:cmsis/core_cm3.h ****  * @return        reversed value
1121:cmsis/core_cm3.h ****  *
1122:cmsis/core_cm3.h ****  * Reverse byte order in unsigned short value
1123:cmsis/core_cm3.h ****  */
1124:cmsis/core_cm3.h **** extern uint32_t __REV16(uint16_t value);
1125:cmsis/core_cm3.h **** 
1126:cmsis/core_cm3.h **** /**
1127:cmsis/core_cm3.h ****  * @brief  Reverse bit order of value
1128:cmsis/core_cm3.h ****  *
1129:cmsis/core_cm3.h ****  * @param  value  value to reverse
1130:cmsis/core_cm3.h ****  * @return        reversed value
1131:cmsis/core_cm3.h ****  *
1132:cmsis/core_cm3.h ****  * Reverse bit order of value
1133:cmsis/core_cm3.h ****  */
1134:cmsis/core_cm3.h **** extern uint32_t __RBIT(uint32_t value);
1135:cmsis/core_cm3.h **** 
1136:cmsis/core_cm3.h **** /**
1137:cmsis/core_cm3.h ****  * @brief  LDR Exclusive (8 bit)
1138:cmsis/core_cm3.h ****  *
ARM GAS  /tmp/ccHZGw2a.s 			page 28


1139:cmsis/core_cm3.h ****  * @param  *addr  address pointer
1140:cmsis/core_cm3.h ****  * @return        value of (*address)
1141:cmsis/core_cm3.h ****  *
1142:cmsis/core_cm3.h ****  * Exclusive LDR command for 8 bit values)
1143:cmsis/core_cm3.h ****  */
1144:cmsis/core_cm3.h **** extern uint8_t __LDREXB(uint8_t *addr);
1145:cmsis/core_cm3.h **** 
1146:cmsis/core_cm3.h **** /**
1147:cmsis/core_cm3.h ****  * @brief  LDR Exclusive (16 bit)
1148:cmsis/core_cm3.h ****  *
1149:cmsis/core_cm3.h ****  * @param  *addr  address pointer
1150:cmsis/core_cm3.h ****  * @return        value of (*address)
1151:cmsis/core_cm3.h ****  *
1152:cmsis/core_cm3.h ****  * Exclusive LDR command for 16 bit values
1153:cmsis/core_cm3.h ****  */
1154:cmsis/core_cm3.h **** extern uint16_t __LDREXH(uint16_t *addr);
1155:cmsis/core_cm3.h **** 
1156:cmsis/core_cm3.h **** /**
1157:cmsis/core_cm3.h ****  * @brief  LDR Exclusive (32 bit)
1158:cmsis/core_cm3.h ****  *
1159:cmsis/core_cm3.h ****  * @param  *addr  address pointer
1160:cmsis/core_cm3.h ****  * @return        value of (*address)
1161:cmsis/core_cm3.h ****  *
1162:cmsis/core_cm3.h ****  * Exclusive LDR command for 32 bit values
1163:cmsis/core_cm3.h ****  */
1164:cmsis/core_cm3.h **** extern uint32_t __LDREXW(uint32_t *addr);
1165:cmsis/core_cm3.h **** 
1166:cmsis/core_cm3.h **** /**
1167:cmsis/core_cm3.h ****  * @brief  STR Exclusive (8 bit)
1168:cmsis/core_cm3.h ****  *
1169:cmsis/core_cm3.h ****  * @param  value  value to store
1170:cmsis/core_cm3.h ****  * @param  *addr  address pointer
1171:cmsis/core_cm3.h ****  * @return        successful / failed
1172:cmsis/core_cm3.h ****  *
1173:cmsis/core_cm3.h ****  * Exclusive STR command for 8 bit values
1174:cmsis/core_cm3.h ****  */
1175:cmsis/core_cm3.h **** extern uint32_t __STREXB(uint8_t value, uint8_t *addr);
1176:cmsis/core_cm3.h **** 
1177:cmsis/core_cm3.h **** /**
1178:cmsis/core_cm3.h ****  * @brief  STR Exclusive (16 bit)
1179:cmsis/core_cm3.h ****  *
1180:cmsis/core_cm3.h ****  * @param  value  value to store
1181:cmsis/core_cm3.h ****  * @param  *addr  address pointer
1182:cmsis/core_cm3.h ****  * @return        successful / failed
1183:cmsis/core_cm3.h ****  *
1184:cmsis/core_cm3.h ****  * Exclusive STR command for 16 bit values
1185:cmsis/core_cm3.h ****  */
1186:cmsis/core_cm3.h **** extern uint32_t __STREXH(uint16_t value, uint16_t *addr);
1187:cmsis/core_cm3.h **** 
1188:cmsis/core_cm3.h **** /**
1189:cmsis/core_cm3.h ****  * @brief  STR Exclusive (32 bit)
1190:cmsis/core_cm3.h ****  *
1191:cmsis/core_cm3.h ****  * @param  value  value to store
1192:cmsis/core_cm3.h ****  * @param  *addr  address pointer
1193:cmsis/core_cm3.h ****  * @return        successful / failed
1194:cmsis/core_cm3.h ****  *
1195:cmsis/core_cm3.h ****  * Exclusive STR command for 32 bit values
ARM GAS  /tmp/ccHZGw2a.s 			page 29


1196:cmsis/core_cm3.h ****  */
1197:cmsis/core_cm3.h **** extern uint32_t __STREXW(uint32_t value, uint32_t *addr);
1198:cmsis/core_cm3.h **** 
1199:cmsis/core_cm3.h **** 
1200:cmsis/core_cm3.h **** 
1201:cmsis/core_cm3.h **** #elif (defined (__GNUC__)) /*------------------ GNU Compiler ---------------------*/
1202:cmsis/core_cm3.h **** /* GNU gcc specific functions */
1203:cmsis/core_cm3.h **** 
1204:cmsis/core_cm3.h **** static __INLINE void __enable_irq()               { __ASM volatile ("cpsie i"); }
1205:cmsis/core_cm3.h **** static __INLINE void __disable_irq()              { __ASM volatile ("cpsid i"); }
1206:cmsis/core_cm3.h **** 
1207:cmsis/core_cm3.h **** static __INLINE void __enable_fault_irq()         { __ASM volatile ("cpsie f"); }
1208:cmsis/core_cm3.h **** static __INLINE void __disable_fault_irq()        { __ASM volatile ("cpsid f"); }
1209:cmsis/core_cm3.h **** 
1210:cmsis/core_cm3.h **** static __INLINE void __NOP()                      { __ASM volatile ("nop"); }
1211:cmsis/core_cm3.h **** static __INLINE void __WFI()                      { __ASM volatile ("wfi"); }
 197              		.loc 2 1211 0
 198              		.syntax unified
 199              	@ 1211 "cmsis/core_cm3.h" 1
 200 001a 30BF     		wfi
 201              	@ 0 "" 2
 202              		.thumb
 203              		.syntax unified
 204 001c 00E0     		b	.L17
 205              	.L16:
 206              	.LBE9:
 207              	.LBE8:
 208              	.LBB10:
 209              	.LBB11:
1212:cmsis/core_cm3.h **** static __INLINE void __WFE()                      { __ASM volatile ("wfe"); }
 210              		.loc 2 1212 0
 211              		.syntax unified
 212              	@ 1212 "cmsis/core_cm3.h" 1
 213 001e 20BF     		wfe
 214              	@ 0 "" 2
 215              		.thumb
 216              		.syntax unified
 217              	.L17:
 218              	.LBE11:
 219              	.LBE10:
 217:./libraries/src/stm32f10x_pwr.c ****   {   
 218:./libraries/src/stm32f10x_pwr.c ****     /* Request Wait For Interrupt */
 219:./libraries/src/stm32f10x_pwr.c ****     __WFI();
 220:./libraries/src/stm32f10x_pwr.c ****   }
 221:./libraries/src/stm32f10x_pwr.c ****   else
 222:./libraries/src/stm32f10x_pwr.c ****   {
 223:./libraries/src/stm32f10x_pwr.c ****     /* Request Wait For Event */
 224:./libraries/src/stm32f10x_pwr.c ****     __WFE();
 225:./libraries/src/stm32f10x_pwr.c ****   }
 226:./libraries/src/stm32f10x_pwr.c ****   
 227:./libraries/src/stm32f10x_pwr.c ****   /* Reset SLEEPDEEP bit of Cortex System Control Register */
 228:./libraries/src/stm32f10x_pwr.c ****   SCB->SCR &= (uint32_t)~((uint32_t)SCB_SCR_SLEEPDEEP);  
 220              		.loc 1 228 0
 221 0020 034A     		ldr	r2, .L18+4
 222 0022 1369     		ldr	r3, [r2, #16]
 223 0024 23F00403 		bic	r3, r3, #4
 224 0028 1361     		str	r3, [r2, #16]
ARM GAS  /tmp/ccHZGw2a.s 			page 30


 225 002a 7047     		bx	lr
 226              	.L19:
 227              		.align	2
 228              	.L18:
 229 002c 00700040 		.word	1073770496
 230 0030 00ED00E0 		.word	-536810240
 231              		.cfi_endproc
 232              	.LFE34:
 234              		.section	.text.PWR_EnterSTANDBYMode,"ax",%progbits
 235              		.align	2
 236              		.global	PWR_EnterSTANDBYMode
 237              		.thumb
 238              		.thumb_func
 240              	PWR_EnterSTANDBYMode:
 241              	.LFB35:
 229:./libraries/src/stm32f10x_pwr.c **** }
 230:./libraries/src/stm32f10x_pwr.c **** 
 231:./libraries/src/stm32f10x_pwr.c **** /**
 232:./libraries/src/stm32f10x_pwr.c ****   * @brief  Enters STANDBY mode.
 233:./libraries/src/stm32f10x_pwr.c ****   * @param  None
 234:./libraries/src/stm32f10x_pwr.c ****   * @retval None
 235:./libraries/src/stm32f10x_pwr.c ****   */
 236:./libraries/src/stm32f10x_pwr.c **** void PWR_EnterSTANDBYMode(void)
 237:./libraries/src/stm32f10x_pwr.c **** {
 242              		.loc 1 237 0
 243              		.cfi_startproc
 244              		@ args = 0, pretend = 0, frame = 0
 245              		@ frame_needed = 0, uses_anonymous_args = 0
 246              		@ link register save eliminated.
 238:./libraries/src/stm32f10x_pwr.c ****   /* Clear Wake-up flag */
 239:./libraries/src/stm32f10x_pwr.c ****   PWR->CR |= PWR_CR_CWUF;
 247              		.loc 1 239 0
 248 0000 074B     		ldr	r3, .L21
 249 0002 1A68     		ldr	r2, [r3]
 250 0004 42F00402 		orr	r2, r2, #4
 251 0008 1A60     		str	r2, [r3]
 240:./libraries/src/stm32f10x_pwr.c ****   /* Select STANDBY mode */
 241:./libraries/src/stm32f10x_pwr.c ****   PWR->CR |= PWR_CR_PDDS;
 252              		.loc 1 241 0
 253 000a 1A68     		ldr	r2, [r3]
 254 000c 42F00202 		orr	r2, r2, #2
 255 0010 1A60     		str	r2, [r3]
 242:./libraries/src/stm32f10x_pwr.c ****   /* Set SLEEPDEEP bit of Cortex System Control Register */
 243:./libraries/src/stm32f10x_pwr.c ****   SCB->SCR |= SCB_SCR_SLEEPDEEP;
 256              		.loc 1 243 0
 257 0012 044A     		ldr	r2, .L21+4
 258 0014 1369     		ldr	r3, [r2, #16]
 259 0016 43F00403 		orr	r3, r3, #4
 260 001a 1361     		str	r3, [r2, #16]
 261              	.LBB12:
 262              	.LBB13:
1211:cmsis/core_cm3.h **** static __INLINE void __WFE()                      { __ASM volatile ("wfe"); }
 263              		.loc 2 1211 0
 264              		.syntax unified
 265              	@ 1211 "cmsis/core_cm3.h" 1
 266 001c 30BF     		wfi
 267              	@ 0 "" 2
ARM GAS  /tmp/ccHZGw2a.s 			page 31


 268              		.thumb
 269              		.syntax unified
 270 001e 7047     		bx	lr
 271              	.L22:
 272              		.align	2
 273              	.L21:
 274 0020 00700040 		.word	1073770496
 275 0024 00ED00E0 		.word	-536810240
 276              	.LBE13:
 277              	.LBE12:
 278              		.cfi_endproc
 279              	.LFE35:
 281              		.section	.text.PWR_GetFlagStatus,"ax",%progbits
 282              		.align	2
 283              		.global	PWR_GetFlagStatus
 284              		.thumb
 285              		.thumb_func
 287              	PWR_GetFlagStatus:
 288              	.LFB36:
 244:./libraries/src/stm32f10x_pwr.c **** /* This option is used to ensure that store operations are completed */
 245:./libraries/src/stm32f10x_pwr.c **** #if defined ( __CC_ARM   )
 246:./libraries/src/stm32f10x_pwr.c ****   __force_stores();
 247:./libraries/src/stm32f10x_pwr.c **** #endif
 248:./libraries/src/stm32f10x_pwr.c ****   /* Request Wait For Interrupt */
 249:./libraries/src/stm32f10x_pwr.c ****   __WFI();
 250:./libraries/src/stm32f10x_pwr.c **** }
 251:./libraries/src/stm32f10x_pwr.c **** 
 252:./libraries/src/stm32f10x_pwr.c **** /**
 253:./libraries/src/stm32f10x_pwr.c ****   * @brief  Checks whether the specified PWR flag is set or not.
 254:./libraries/src/stm32f10x_pwr.c ****   * @param  PWR_FLAG: specifies the flag to check.
 255:./libraries/src/stm32f10x_pwr.c ****   *   This parameter can be one of the following values:
 256:./libraries/src/stm32f10x_pwr.c ****   *     @arg PWR_FLAG_WU: Wake Up flag
 257:./libraries/src/stm32f10x_pwr.c ****   *     @arg PWR_FLAG_SB: StandBy flag
 258:./libraries/src/stm32f10x_pwr.c ****   *     @arg PWR_FLAG_PVDO: PVD Output
 259:./libraries/src/stm32f10x_pwr.c ****   * @retval The new state of PWR_FLAG (SET or RESET).
 260:./libraries/src/stm32f10x_pwr.c ****   */
 261:./libraries/src/stm32f10x_pwr.c **** FlagStatus PWR_GetFlagStatus(uint32_t PWR_FLAG)
 262:./libraries/src/stm32f10x_pwr.c **** {
 289              		.loc 1 262 0
 290              		.cfi_startproc
 291              		@ args = 0, pretend = 0, frame = 0
 292              		@ frame_needed = 0, uses_anonymous_args = 0
 293              		@ link register save eliminated.
 294              	.LVL13:
 263:./libraries/src/stm32f10x_pwr.c ****   FlagStatus bitstatus = RESET;
 264:./libraries/src/stm32f10x_pwr.c ****   /* Check the parameters */
 265:./libraries/src/stm32f10x_pwr.c ****   assert_param(IS_PWR_GET_FLAG(PWR_FLAG));
 266:./libraries/src/stm32f10x_pwr.c ****   
 267:./libraries/src/stm32f10x_pwr.c ****   if ((PWR->CSR & PWR_FLAG) != (uint32_t)RESET)
 295              		.loc 1 267 0
 296 0000 034B     		ldr	r3, .L26
 297 0002 5B68     		ldr	r3, [r3, #4]
 298 0004 0342     		tst	r3, r0
 299 0006 01D0     		beq	.L25
 268:./libraries/src/stm32f10x_pwr.c ****   {
 269:./libraries/src/stm32f10x_pwr.c ****     bitstatus = SET;
 300              		.loc 1 269 0
ARM GAS  /tmp/ccHZGw2a.s 			page 32


 301 0008 0120     		movs	r0, #1
 302              	.LVL14:
 303 000a 7047     		bx	lr
 304              	.LVL15:
 305              	.L25:
 270:./libraries/src/stm32f10x_pwr.c ****   }
 271:./libraries/src/stm32f10x_pwr.c ****   else
 272:./libraries/src/stm32f10x_pwr.c ****   {
 273:./libraries/src/stm32f10x_pwr.c ****     bitstatus = RESET;
 306              		.loc 1 273 0
 307 000c 0020     		movs	r0, #0
 308              	.LVL16:
 274:./libraries/src/stm32f10x_pwr.c ****   }
 275:./libraries/src/stm32f10x_pwr.c ****   /* Return the flag status */
 276:./libraries/src/stm32f10x_pwr.c ****   return bitstatus;
 277:./libraries/src/stm32f10x_pwr.c **** }
 309              		.loc 1 277 0
 310 000e 7047     		bx	lr
 311              	.L27:
 312              		.align	2
 313              	.L26:
 314 0010 00700040 		.word	1073770496
 315              		.cfi_endproc
 316              	.LFE36:
 318              		.section	.text.PWR_ClearFlag,"ax",%progbits
 319              		.align	2
 320              		.global	PWR_ClearFlag
 321              		.thumb
 322              		.thumb_func
 324              	PWR_ClearFlag:
 325              	.LFB37:
 278:./libraries/src/stm32f10x_pwr.c **** 
 279:./libraries/src/stm32f10x_pwr.c **** /**
 280:./libraries/src/stm32f10x_pwr.c ****   * @brief  Clears the PWR's pending flags.
 281:./libraries/src/stm32f10x_pwr.c ****   * @param  PWR_FLAG: specifies the flag to clear.
 282:./libraries/src/stm32f10x_pwr.c ****   *   This parameter can be one of the following values:
 283:./libraries/src/stm32f10x_pwr.c ****   *     @arg PWR_FLAG_WU: Wake Up flag
 284:./libraries/src/stm32f10x_pwr.c ****   *     @arg PWR_FLAG_SB: StandBy flag
 285:./libraries/src/stm32f10x_pwr.c ****   * @retval None
 286:./libraries/src/stm32f10x_pwr.c ****   */
 287:./libraries/src/stm32f10x_pwr.c **** void PWR_ClearFlag(uint32_t PWR_FLAG)
 288:./libraries/src/stm32f10x_pwr.c **** {
 326              		.loc 1 288 0
 327              		.cfi_startproc
 328              		@ args = 0, pretend = 0, frame = 0
 329              		@ frame_needed = 0, uses_anonymous_args = 0
 330              		@ link register save eliminated.
 331              	.LVL17:
 289:./libraries/src/stm32f10x_pwr.c ****   /* Check the parameters */
 290:./libraries/src/stm32f10x_pwr.c ****   assert_param(IS_PWR_CLEAR_FLAG(PWR_FLAG));
 291:./libraries/src/stm32f10x_pwr.c ****          
 292:./libraries/src/stm32f10x_pwr.c ****   PWR->CR |=  PWR_FLAG << 2;
 332              		.loc 1 292 0
 333 0000 024A     		ldr	r2, .L29
 334 0002 1368     		ldr	r3, [r2]
 335 0004 43EA8000 		orr	r0, r3, r0, lsl #2
 336              	.LVL18:
ARM GAS  /tmp/ccHZGw2a.s 			page 33


 337 0008 1060     		str	r0, [r2]
 338 000a 7047     		bx	lr
 339              	.L30:
 340              		.align	2
 341              	.L29:
 342 000c 00700040 		.word	1073770496
 343              		.cfi_endproc
 344              	.LFE37:
 346              		.text
 347              	.Letext0:
 348              		.file 3 "/opt/gcc-arm-none-eabi-5_4-2016q3/arm-none-eabi/include/machine/_default_types.h"
 349              		.file 4 "/opt/gcc-arm-none-eabi-5_4-2016q3/arm-none-eabi/include/sys/_stdint.h"
 350              		.file 5 "cmsis/stm32f10x.h"
 351              		.file 6 "libraries/inc/stm32f10x_rcc.h"
ARM GAS  /tmp/ccHZGw2a.s 			page 34


DEFINED SYMBOLS
                            *ABS*:00000000 stm32f10x_pwr.c
     /tmp/ccHZGw2a.s:20     .text.PWR_DeInit:00000000 $t
     /tmp/ccHZGw2a.s:25     .text.PWR_DeInit:00000000 PWR_DeInit
     /tmp/ccHZGw2a.s:52     .text.PWR_BackupAccessCmd:00000000 $t
     /tmp/ccHZGw2a.s:57     .text.PWR_BackupAccessCmd:00000000 PWR_BackupAccessCmd
     /tmp/ccHZGw2a.s:72     .text.PWR_BackupAccessCmd:00000008 $d
     /tmp/ccHZGw2a.s:77     .text.PWR_PVDCmd:00000000 $t
     /tmp/ccHZGw2a.s:82     .text.PWR_PVDCmd:00000000 PWR_PVDCmd
     /tmp/ccHZGw2a.s:97     .text.PWR_PVDCmd:00000008 $d
     /tmp/ccHZGw2a.s:102    .text.PWR_PVDLevelConfig:00000000 $t
     /tmp/ccHZGw2a.s:107    .text.PWR_PVDLevelConfig:00000000 PWR_PVDLevelConfig
     /tmp/ccHZGw2a.s:131    .text.PWR_PVDLevelConfig:00000010 $d
     /tmp/ccHZGw2a.s:136    .text.PWR_WakeUpPinCmd:00000000 $t
     /tmp/ccHZGw2a.s:141    .text.PWR_WakeUpPinCmd:00000000 PWR_WakeUpPinCmd
     /tmp/ccHZGw2a.s:156    .text.PWR_WakeUpPinCmd:00000008 $d
     /tmp/ccHZGw2a.s:161    .text.PWR_EnterSTOPMode:00000000 $t
     /tmp/ccHZGw2a.s:166    .text.PWR_EnterSTOPMode:00000000 PWR_EnterSTOPMode
     /tmp/ccHZGw2a.s:229    .text.PWR_EnterSTOPMode:0000002c $d
     /tmp/ccHZGw2a.s:235    .text.PWR_EnterSTANDBYMode:00000000 $t
     /tmp/ccHZGw2a.s:240    .text.PWR_EnterSTANDBYMode:00000000 PWR_EnterSTANDBYMode
     /tmp/ccHZGw2a.s:274    .text.PWR_EnterSTANDBYMode:00000020 $d
     /tmp/ccHZGw2a.s:282    .text.PWR_GetFlagStatus:00000000 $t
     /tmp/ccHZGw2a.s:287    .text.PWR_GetFlagStatus:00000000 PWR_GetFlagStatus
     /tmp/ccHZGw2a.s:314    .text.PWR_GetFlagStatus:00000010 $d
     /tmp/ccHZGw2a.s:319    .text.PWR_ClearFlag:00000000 $t
     /tmp/ccHZGw2a.s:324    .text.PWR_ClearFlag:00000000 PWR_ClearFlag
     /tmp/ccHZGw2a.s:342    .text.PWR_ClearFlag:0000000c $d
                     .debug_frame:00000010 $d

UNDEFINED SYMBOLS
RCC_APB1PeriphResetCmd
