Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2016.4 (win64) Build 1733598 Wed Dec 14 22:35:39 MST 2016
| Date             : Sun Aug 05 19:21:30 2018
| Host             : SKY-20180614NWL running 64-bit major release  (build 9200)
| Command          : report_power -file HDMI_tx_test_power_routed.rpt -pb HDMI_tx_test_power_summary_routed.pb -rpx HDMI_tx_test_power_routed.rpx
| Design           : HDMI_tx_test
| Device           : xc7a75tfgg484-2
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------+
| Total On-Chip Power (W)  | 0.225  |
| Dynamic (W)              | 0.128  |
| Device Static (W)        | 0.097  |
| Effective TJA (C/W)      | 2.7    |
| Max Ambient (C)          | 84.4   |
| Junction Temperature (C) | 25.6   |
| Confidence Level         | Medium |
| Setting File             | ---    |
| Simulation Activity File | ---    |
| Design Nets Matched      | NA     |
+--------------------------+--------+


1.1 On-Chip Components
----------------------

+----------------+-----------+----------+-----------+-----------------+
| On-Chip        | Power (W) | Used     | Available | Utilization (%) |
+----------------+-----------+----------+-----------+-----------------+
| Clocks         |     0.007 |        6 |       --- |             --- |
| Slice Logic    |     0.002 |      582 |       --- |             --- |
|   LUT as Logic |     0.002 |      274 |     47200 |            0.58 |
|   Register     |    <0.001 |      208 |     94400 |            0.22 |
|   CARRY4       |    <0.001 |       11 |     15850 |            0.07 |
|   Others       |     0.000 |       23 |       --- |             --- |
| Signals        |     0.002 |      454 |       --- |             --- |
| MMCM           |     0.107 |        1 |         6 |           16.67 |
| I/O            |     0.010 |       14 |       285 |            4.91 |
| Static Power   |     0.097 |          |           |                 |
| Total          |     0.225 |          |           |                 |
+----------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.031 |       0.016 |      0.015 |
| Vccaux    |       1.800 |     0.077 |       0.059 |      0.018 |
| Vcco33    |       3.300 |     0.006 |       0.002 |      0.004 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                               | Action                                                                                                     |
+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                      |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                |                                                                                                            |
| I/O nodes activity          | Medium     | More than 5% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes        | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                          |                                                                                                            |
|                             |            |                                                       |                                                                                                            |
| Overall confidence level    | Medium     |                                                       |                                                                                                            |
+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 2.7                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+--------------------+-------------------------------+-----------------+
| Clock              | Domain                        | Constraint (ns) |
+--------------------+-------------------------------+-----------------+
| clk_27M            | clk_27M                       |            37.0 |
| clk_out1_clk_wiz_0 | u_clk/inst/clk_out1_clk_wiz_0 |             6.7 |
| clk_out2_clk_wiz_0 | u_clk/inst/clk_out2_clk_wiz_0 |             1.3 |
| clkfbout_clk_wiz_0 | u_clk/inst/clkfbout_clk_wiz_0 |            37.0 |
+--------------------+-------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+----------------------------------+-----------+
| Name                             | Power (W) |
+----------------------------------+-----------+
| HDMI_tx_test                     |     0.128 |
|   u_HDMI                         |     0.018 |
|     U0                           |     0.018 |
|       Inst_DVITransmitter        |     0.018 |
|         Inst_TMDSEncoder_blue    |     0.002 |
|         Inst_TMDSEncoder_green   |     0.001 |
|         Inst_TMDSEncoder_red     |     0.001 |
|         Inst_clk_serializer_10_1 |     0.001 |
|         Inst_d0_serializer_10_1  |     0.005 |
|         Inst_d1_serializer_10_1  |     0.004 |
|         Inst_d2_serializer_10_1  |     0.004 |
|   u_clk                          |     0.108 |
|     inst                         |     0.108 |
|   u_hdmi_data_gen                |     0.002 |
+----------------------------------+-----------+


