#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Sun Apr 27 19:25:07 2025
# Process ID: 13688
# Current directory: C:/Users/Twaga/ECE421/XADC_DMA_FFT
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent16428 C:\Users\Twaga\ECE421\XADC_DMA_FFT\XADC_PS.xpr
# Log file: C:/Users/Twaga/ECE421/XADC_DMA_FFT/vivado.log
# Journal file: C:/Users/Twaga/ECE421/XADC_DMA_FFT\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Twaga/ECE421/XADC_DMA_FFT/XADC_PS.xpr
open_bd_design {C:/Users/Twaga/ECE421/XADC_DMA_FFT/XADC_PS.srcs/sources_1/bd/XADC_PS/XADC_PS.bd}
update_compile_order -fileset sources_1
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xfft:9.1 xfft_0
endgroup
set_property location {1 190 -232} [get_bd_cells xfft_0]
set_property -dict [list CONFIG.transform_length {64} CONFIG.implementation_options {automatically_select} CONFIG.number_of_stages_using_block_ram_for_data_and_phase_factors {0}] [get_bd_cells xfft_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant:1.1 xlconstant_0
endgroup
set_property location {0.5 -3 -267} [get_bd_cells xlconstant_0]
copy_bd_objs /  [get_bd_cells {xlconstant_0}]
set_property location {1 32 -197} [get_bd_cells xlconstant_1]
set_property -dict [list CONFIG.CONST_WIDTH {8}] [get_bd_cells xlconstant_0]
connect_bd_net [get_bd_pins xlconstant_0/dout] [get_bd_pins xfft_0/s_axis_config_tdata]
connect_bd_net [get_bd_pins xlconstant_1/dout] [get_bd_pins xfft_0/s_axis_config_tvalid]
startgroup
set_property -dict [list CONFIG.data_format.VALUE_SRC USER] [get_bd_cells xfft_0]
set_property -dict [list CONFIG.data_format {floating_point} CONFIG.aresetn {true} CONFIG.output_ordering {natural_order} CONFIG.phase_factor_width {24}] [get_bd_cells xfft_0]
endgroup
startgroup
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_dma:7.1 axi_dma_0
endgroup
set_property -dict [list CONFIG.c_m_axi_s2mm_data_width.VALUE_SRC USER] [get_bd_cells axi_dma_0]
set_property -dict [list CONFIG.c_include_sg {0} CONFIG.c_sg_include_stscntrl_strm {0} CONFIG.c_m_axi_mm2s_data_width {64} CONFIG.c_m_axis_mm2s_tdata_width {64} CONFIG.c_include_mm2s_dre {1} CONFIG.c_mm2s_burst_size {256} CONFIG.c_m_axi_s2mm_data_width {64} CONFIG.c_include_s2mm_dre {1}] [get_bd_cells axi_dma_0]
set_property location {4.5 1076 -314} [get_bd_cells axi_dma_0]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_slave {Auto} Clk_xbar {/processing_system7_0/FCLK_CLK0 (100 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/axi_dma_0/S_AXI_LITE} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins axi_dma_0/S_AXI_LITE]
startgroup
set_property -dict [list CONFIG.PCW_USE_S_AXI_ACP {1} CONFIG.PCW_QSPI_PERIPHERAL_ENABLE {0} CONFIG.PCW_ENET0_PERIPHERAL_ENABLE {0} CONFIG.PCW_SD0_PERIPHERAL_ENABLE {0} CONFIG.PCW_TTC0_PERIPHERAL_ENABLE {0} CONFIG.PCW_USB0_PERIPHERAL_ENABLE {0}] [get_bd_cells processing_system7_0]
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/axi_dma_0/M_AXI_MM2S} Slave {/processing_system7_0/S_AXI_ACP} intc_ip {Auto} master_apm {0}}  [get_bd_intf_pins processing_system7_0/S_AXI_ACP]
regenerate_bd_layout
regenerate_bd_layout
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_xbar {/processing_system7_0/FCLK_CLK0 (100 MHz)} Master {/axi_dma_0/M_AXI_S2MM} Slave {/processing_system7_0/S_AXI_ACP} intc_ip {/axi_smc} master_apm {0}}  [get_bd_intf_pins axi_dma_0/M_AXI_S2MM]
set_property location {3 969 348} [get_bd_cells xadc_wiz_0]
set_property location {5.5 1819 380} [get_bd_cells xadc_wiz_0]
set_property location {3 904 370} [get_bd_cells xfft_0]
connect_bd_intf_net [get_bd_intf_pins axi_dma_0/M_AXIS_MM2S] [get_bd_intf_pins xfft_0/S_AXIS_DATA]
connect_bd_intf_net [get_bd_intf_pins xfft_0/M_AXIS_DATA] [get_bd_intf_pins axi_dma_0/S_AXIS_S2MM]
connect_bd_net [get_bd_pins xfft_0/aclk] [get_bd_pins processing_system7_0/FCLK_CLK0]
connect_bd_net [get_bd_pins xfft_0/aresetn] [get_bd_pins rst_ps7_0_100M/peripheral_aresetn]
regenerate_bd_layout
validate_bd_design
save_bd_design
reset_run synth_1
reset_run XADC_PS_processing_system7_0_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
file copy -force C:/Users/Twaga/ECE421/XADC_DMA_FFT/XADC_PS.runs/impl_1/XADC_PS_wrapper.sysdef C:/Users/Twaga/ECE421/XADC_DMA_FFT/XADC_PS.sdk/XADC_PS_wrapper.hdf

launch_sdk -workspace C:/Users/Twaga/ECE421/XADC_DMA_FFT/XADC_PS.sdk -hwspec C:/Users/Twaga/ECE421/XADC_DMA_FFT/XADC_PS.sdk/XADC_PS_wrapper.hdf
launch_sdk -workspace C:/Users/Twaga/ECE421/XADC_DMA_FFT/XADC_PS.sdk -hwspec C:/Users/Twaga/ECE421/XADC_DMA_FFT/XADC_PS.sdk/XADC_PS_wrapper.hdf
