
bluetooth_alarm.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000ac94  080001b0  080001b0  000101b0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000384  0800ae44  0800ae44  0001ae44  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800b1c8  0800b1c8  00020158  2**0
                  CONTENTS
  4 .ARM          00000008  0800b1c8  0800b1c8  0001b1c8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800b1d0  0800b1d0  00020158  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800b1d0  0800b1d0  0001b1d0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800b1d4  0800b1d4  0001b1d4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000158  20000000  0800b1d8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00020158  2**0
                  CONTENTS
 10 .bss          00000b7c  20000158  20000158  00020158  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  20000cd4  20000cd4  00020158  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00020158  2**0
                  CONTENTS, READONLY
 13 .comment      00000043  00000000  00000000  00020188  2**0
                  CONTENTS, READONLY
 14 .debug_info   0001e8d3  00000000  00000000  000201cb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_abbrev 00003ef4  00000000  00000000  0003ea9e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 00001b80  00000000  00000000  00042998  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_rnglists 00001598  00000000  00000000  00044518  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_macro  00029945  00000000  00000000  00045ab0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line   00021374  00000000  00000000  0006f3f5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_str    000fb07a  00000000  00000000  00090769  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_frame  00008040  00000000  00000000  0018b7e4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000077  00000000  00000000  00193824  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001b0 <__do_global_dtors_aux>:
 80001b0:	b510      	push	{r4, lr}
 80001b2:	4c05      	ldr	r4, [pc, #20]	; (80001c8 <__do_global_dtors_aux+0x18>)
 80001b4:	7823      	ldrb	r3, [r4, #0]
 80001b6:	b933      	cbnz	r3, 80001c6 <__do_global_dtors_aux+0x16>
 80001b8:	4b04      	ldr	r3, [pc, #16]	; (80001cc <__do_global_dtors_aux+0x1c>)
 80001ba:	b113      	cbz	r3, 80001c2 <__do_global_dtors_aux+0x12>
 80001bc:	4804      	ldr	r0, [pc, #16]	; (80001d0 <__do_global_dtors_aux+0x20>)
 80001be:	f3af 8000 	nop.w
 80001c2:	2301      	movs	r3, #1
 80001c4:	7023      	strb	r3, [r4, #0]
 80001c6:	bd10      	pop	{r4, pc}
 80001c8:	20000158 	.word	0x20000158
 80001cc:	00000000 	.word	0x00000000
 80001d0:	0800ae2c 	.word	0x0800ae2c

080001d4 <frame_dummy>:
 80001d4:	b508      	push	{r3, lr}
 80001d6:	4b03      	ldr	r3, [pc, #12]	; (80001e4 <frame_dummy+0x10>)
 80001d8:	b11b      	cbz	r3, 80001e2 <frame_dummy+0xe>
 80001da:	4903      	ldr	r1, [pc, #12]	; (80001e8 <frame_dummy+0x14>)
 80001dc:	4803      	ldr	r0, [pc, #12]	; (80001ec <frame_dummy+0x18>)
 80001de:	f3af 8000 	nop.w
 80001e2:	bd08      	pop	{r3, pc}
 80001e4:	00000000 	.word	0x00000000
 80001e8:	2000015c 	.word	0x2000015c
 80001ec:	0800ae2c 	.word	0x0800ae2c

080001f0 <strlen>:
 80001f0:	4603      	mov	r3, r0
 80001f2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001f6:	2a00      	cmp	r2, #0
 80001f8:	d1fb      	bne.n	80001f2 <strlen+0x2>
 80001fa:	1a18      	subs	r0, r3, r0
 80001fc:	3801      	subs	r0, #1
 80001fe:	4770      	bx	lr

08000200 <memchr>:
 8000200:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000204:	2a10      	cmp	r2, #16
 8000206:	db2b      	blt.n	8000260 <memchr+0x60>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	d008      	beq.n	8000220 <memchr+0x20>
 800020e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000212:	3a01      	subs	r2, #1
 8000214:	428b      	cmp	r3, r1
 8000216:	d02d      	beq.n	8000274 <memchr+0x74>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	b342      	cbz	r2, 8000270 <memchr+0x70>
 800021e:	d1f6      	bne.n	800020e <memchr+0xe>
 8000220:	b4f0      	push	{r4, r5, r6, r7}
 8000222:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000226:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800022a:	f022 0407 	bic.w	r4, r2, #7
 800022e:	f07f 0700 	mvns.w	r7, #0
 8000232:	2300      	movs	r3, #0
 8000234:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000238:	3c08      	subs	r4, #8
 800023a:	ea85 0501 	eor.w	r5, r5, r1
 800023e:	ea86 0601 	eor.w	r6, r6, r1
 8000242:	fa85 f547 	uadd8	r5, r5, r7
 8000246:	faa3 f587 	sel	r5, r3, r7
 800024a:	fa86 f647 	uadd8	r6, r6, r7
 800024e:	faa5 f687 	sel	r6, r5, r7
 8000252:	b98e      	cbnz	r6, 8000278 <memchr+0x78>
 8000254:	d1ee      	bne.n	8000234 <memchr+0x34>
 8000256:	bcf0      	pop	{r4, r5, r6, r7}
 8000258:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800025c:	f002 0207 	and.w	r2, r2, #7
 8000260:	b132      	cbz	r2, 8000270 <memchr+0x70>
 8000262:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000266:	3a01      	subs	r2, #1
 8000268:	ea83 0301 	eor.w	r3, r3, r1
 800026c:	b113      	cbz	r3, 8000274 <memchr+0x74>
 800026e:	d1f8      	bne.n	8000262 <memchr+0x62>
 8000270:	2000      	movs	r0, #0
 8000272:	4770      	bx	lr
 8000274:	3801      	subs	r0, #1
 8000276:	4770      	bx	lr
 8000278:	2d00      	cmp	r5, #0
 800027a:	bf06      	itte	eq
 800027c:	4635      	moveq	r5, r6
 800027e:	3803      	subeq	r0, #3
 8000280:	3807      	subne	r0, #7
 8000282:	f015 0f01 	tst.w	r5, #1
 8000286:	d107      	bne.n	8000298 <memchr+0x98>
 8000288:	3001      	adds	r0, #1
 800028a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800028e:	bf02      	ittt	eq
 8000290:	3001      	addeq	r0, #1
 8000292:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000296:	3001      	addeq	r0, #1
 8000298:	bcf0      	pop	{r4, r5, r6, r7}
 800029a:	3801      	subs	r0, #1
 800029c:	4770      	bx	lr
 800029e:	bf00      	nop

080002a0 <__aeabi_uldivmod>:
 80002a0:	b953      	cbnz	r3, 80002b8 <__aeabi_uldivmod+0x18>
 80002a2:	b94a      	cbnz	r2, 80002b8 <__aeabi_uldivmod+0x18>
 80002a4:	2900      	cmp	r1, #0
 80002a6:	bf08      	it	eq
 80002a8:	2800      	cmpeq	r0, #0
 80002aa:	bf1c      	itt	ne
 80002ac:	f04f 31ff 	movne.w	r1, #4294967295
 80002b0:	f04f 30ff 	movne.w	r0, #4294967295
 80002b4:	f000 b970 	b.w	8000598 <__aeabi_idiv0>
 80002b8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002bc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002c0:	f000 f806 	bl	80002d0 <__udivmoddi4>
 80002c4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002c8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002cc:	b004      	add	sp, #16
 80002ce:	4770      	bx	lr

080002d0 <__udivmoddi4>:
 80002d0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002d4:	9e08      	ldr	r6, [sp, #32]
 80002d6:	460d      	mov	r5, r1
 80002d8:	4604      	mov	r4, r0
 80002da:	460f      	mov	r7, r1
 80002dc:	2b00      	cmp	r3, #0
 80002de:	d14a      	bne.n	8000376 <__udivmoddi4+0xa6>
 80002e0:	428a      	cmp	r2, r1
 80002e2:	4694      	mov	ip, r2
 80002e4:	d965      	bls.n	80003b2 <__udivmoddi4+0xe2>
 80002e6:	fab2 f382 	clz	r3, r2
 80002ea:	b143      	cbz	r3, 80002fe <__udivmoddi4+0x2e>
 80002ec:	fa02 fc03 	lsl.w	ip, r2, r3
 80002f0:	f1c3 0220 	rsb	r2, r3, #32
 80002f4:	409f      	lsls	r7, r3
 80002f6:	fa20 f202 	lsr.w	r2, r0, r2
 80002fa:	4317      	orrs	r7, r2
 80002fc:	409c      	lsls	r4, r3
 80002fe:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000302:	fa1f f58c 	uxth.w	r5, ip
 8000306:	fbb7 f1fe 	udiv	r1, r7, lr
 800030a:	0c22      	lsrs	r2, r4, #16
 800030c:	fb0e 7711 	mls	r7, lr, r1, r7
 8000310:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000314:	fb01 f005 	mul.w	r0, r1, r5
 8000318:	4290      	cmp	r0, r2
 800031a:	d90a      	bls.n	8000332 <__udivmoddi4+0x62>
 800031c:	eb1c 0202 	adds.w	r2, ip, r2
 8000320:	f101 37ff 	add.w	r7, r1, #4294967295
 8000324:	f080 811c 	bcs.w	8000560 <__udivmoddi4+0x290>
 8000328:	4290      	cmp	r0, r2
 800032a:	f240 8119 	bls.w	8000560 <__udivmoddi4+0x290>
 800032e:	3902      	subs	r1, #2
 8000330:	4462      	add	r2, ip
 8000332:	1a12      	subs	r2, r2, r0
 8000334:	b2a4      	uxth	r4, r4
 8000336:	fbb2 f0fe 	udiv	r0, r2, lr
 800033a:	fb0e 2210 	mls	r2, lr, r0, r2
 800033e:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000342:	fb00 f505 	mul.w	r5, r0, r5
 8000346:	42a5      	cmp	r5, r4
 8000348:	d90a      	bls.n	8000360 <__udivmoddi4+0x90>
 800034a:	eb1c 0404 	adds.w	r4, ip, r4
 800034e:	f100 32ff 	add.w	r2, r0, #4294967295
 8000352:	f080 8107 	bcs.w	8000564 <__udivmoddi4+0x294>
 8000356:	42a5      	cmp	r5, r4
 8000358:	f240 8104 	bls.w	8000564 <__udivmoddi4+0x294>
 800035c:	4464      	add	r4, ip
 800035e:	3802      	subs	r0, #2
 8000360:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000364:	1b64      	subs	r4, r4, r5
 8000366:	2100      	movs	r1, #0
 8000368:	b11e      	cbz	r6, 8000372 <__udivmoddi4+0xa2>
 800036a:	40dc      	lsrs	r4, r3
 800036c:	2300      	movs	r3, #0
 800036e:	e9c6 4300 	strd	r4, r3, [r6]
 8000372:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000376:	428b      	cmp	r3, r1
 8000378:	d908      	bls.n	800038c <__udivmoddi4+0xbc>
 800037a:	2e00      	cmp	r6, #0
 800037c:	f000 80ed 	beq.w	800055a <__udivmoddi4+0x28a>
 8000380:	2100      	movs	r1, #0
 8000382:	e9c6 0500 	strd	r0, r5, [r6]
 8000386:	4608      	mov	r0, r1
 8000388:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800038c:	fab3 f183 	clz	r1, r3
 8000390:	2900      	cmp	r1, #0
 8000392:	d149      	bne.n	8000428 <__udivmoddi4+0x158>
 8000394:	42ab      	cmp	r3, r5
 8000396:	d302      	bcc.n	800039e <__udivmoddi4+0xce>
 8000398:	4282      	cmp	r2, r0
 800039a:	f200 80f8 	bhi.w	800058e <__udivmoddi4+0x2be>
 800039e:	1a84      	subs	r4, r0, r2
 80003a0:	eb65 0203 	sbc.w	r2, r5, r3
 80003a4:	2001      	movs	r0, #1
 80003a6:	4617      	mov	r7, r2
 80003a8:	2e00      	cmp	r6, #0
 80003aa:	d0e2      	beq.n	8000372 <__udivmoddi4+0xa2>
 80003ac:	e9c6 4700 	strd	r4, r7, [r6]
 80003b0:	e7df      	b.n	8000372 <__udivmoddi4+0xa2>
 80003b2:	b902      	cbnz	r2, 80003b6 <__udivmoddi4+0xe6>
 80003b4:	deff      	udf	#255	; 0xff
 80003b6:	fab2 f382 	clz	r3, r2
 80003ba:	2b00      	cmp	r3, #0
 80003bc:	f040 8090 	bne.w	80004e0 <__udivmoddi4+0x210>
 80003c0:	1a8a      	subs	r2, r1, r2
 80003c2:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80003c6:	fa1f fe8c 	uxth.w	lr, ip
 80003ca:	2101      	movs	r1, #1
 80003cc:	fbb2 f5f7 	udiv	r5, r2, r7
 80003d0:	fb07 2015 	mls	r0, r7, r5, r2
 80003d4:	0c22      	lsrs	r2, r4, #16
 80003d6:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 80003da:	fb0e f005 	mul.w	r0, lr, r5
 80003de:	4290      	cmp	r0, r2
 80003e0:	d908      	bls.n	80003f4 <__udivmoddi4+0x124>
 80003e2:	eb1c 0202 	adds.w	r2, ip, r2
 80003e6:	f105 38ff 	add.w	r8, r5, #4294967295
 80003ea:	d202      	bcs.n	80003f2 <__udivmoddi4+0x122>
 80003ec:	4290      	cmp	r0, r2
 80003ee:	f200 80cb 	bhi.w	8000588 <__udivmoddi4+0x2b8>
 80003f2:	4645      	mov	r5, r8
 80003f4:	1a12      	subs	r2, r2, r0
 80003f6:	b2a4      	uxth	r4, r4
 80003f8:	fbb2 f0f7 	udiv	r0, r2, r7
 80003fc:	fb07 2210 	mls	r2, r7, r0, r2
 8000400:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000404:	fb0e fe00 	mul.w	lr, lr, r0
 8000408:	45a6      	cmp	lr, r4
 800040a:	d908      	bls.n	800041e <__udivmoddi4+0x14e>
 800040c:	eb1c 0404 	adds.w	r4, ip, r4
 8000410:	f100 32ff 	add.w	r2, r0, #4294967295
 8000414:	d202      	bcs.n	800041c <__udivmoddi4+0x14c>
 8000416:	45a6      	cmp	lr, r4
 8000418:	f200 80bb 	bhi.w	8000592 <__udivmoddi4+0x2c2>
 800041c:	4610      	mov	r0, r2
 800041e:	eba4 040e 	sub.w	r4, r4, lr
 8000422:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000426:	e79f      	b.n	8000368 <__udivmoddi4+0x98>
 8000428:	f1c1 0720 	rsb	r7, r1, #32
 800042c:	408b      	lsls	r3, r1
 800042e:	fa22 fc07 	lsr.w	ip, r2, r7
 8000432:	ea4c 0c03 	orr.w	ip, ip, r3
 8000436:	fa05 f401 	lsl.w	r4, r5, r1
 800043a:	fa20 f307 	lsr.w	r3, r0, r7
 800043e:	40fd      	lsrs	r5, r7
 8000440:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000444:	4323      	orrs	r3, r4
 8000446:	fbb5 f8f9 	udiv	r8, r5, r9
 800044a:	fa1f fe8c 	uxth.w	lr, ip
 800044e:	fb09 5518 	mls	r5, r9, r8, r5
 8000452:	0c1c      	lsrs	r4, r3, #16
 8000454:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000458:	fb08 f50e 	mul.w	r5, r8, lr
 800045c:	42a5      	cmp	r5, r4
 800045e:	fa02 f201 	lsl.w	r2, r2, r1
 8000462:	fa00 f001 	lsl.w	r0, r0, r1
 8000466:	d90b      	bls.n	8000480 <__udivmoddi4+0x1b0>
 8000468:	eb1c 0404 	adds.w	r4, ip, r4
 800046c:	f108 3aff 	add.w	sl, r8, #4294967295
 8000470:	f080 8088 	bcs.w	8000584 <__udivmoddi4+0x2b4>
 8000474:	42a5      	cmp	r5, r4
 8000476:	f240 8085 	bls.w	8000584 <__udivmoddi4+0x2b4>
 800047a:	f1a8 0802 	sub.w	r8, r8, #2
 800047e:	4464      	add	r4, ip
 8000480:	1b64      	subs	r4, r4, r5
 8000482:	b29d      	uxth	r5, r3
 8000484:	fbb4 f3f9 	udiv	r3, r4, r9
 8000488:	fb09 4413 	mls	r4, r9, r3, r4
 800048c:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000490:	fb03 fe0e 	mul.w	lr, r3, lr
 8000494:	45a6      	cmp	lr, r4
 8000496:	d908      	bls.n	80004aa <__udivmoddi4+0x1da>
 8000498:	eb1c 0404 	adds.w	r4, ip, r4
 800049c:	f103 35ff 	add.w	r5, r3, #4294967295
 80004a0:	d26c      	bcs.n	800057c <__udivmoddi4+0x2ac>
 80004a2:	45a6      	cmp	lr, r4
 80004a4:	d96a      	bls.n	800057c <__udivmoddi4+0x2ac>
 80004a6:	3b02      	subs	r3, #2
 80004a8:	4464      	add	r4, ip
 80004aa:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80004ae:	fba3 9502 	umull	r9, r5, r3, r2
 80004b2:	eba4 040e 	sub.w	r4, r4, lr
 80004b6:	42ac      	cmp	r4, r5
 80004b8:	46c8      	mov	r8, r9
 80004ba:	46ae      	mov	lr, r5
 80004bc:	d356      	bcc.n	800056c <__udivmoddi4+0x29c>
 80004be:	d053      	beq.n	8000568 <__udivmoddi4+0x298>
 80004c0:	b156      	cbz	r6, 80004d8 <__udivmoddi4+0x208>
 80004c2:	ebb0 0208 	subs.w	r2, r0, r8
 80004c6:	eb64 040e 	sbc.w	r4, r4, lr
 80004ca:	fa04 f707 	lsl.w	r7, r4, r7
 80004ce:	40ca      	lsrs	r2, r1
 80004d0:	40cc      	lsrs	r4, r1
 80004d2:	4317      	orrs	r7, r2
 80004d4:	e9c6 7400 	strd	r7, r4, [r6]
 80004d8:	4618      	mov	r0, r3
 80004da:	2100      	movs	r1, #0
 80004dc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004e0:	f1c3 0120 	rsb	r1, r3, #32
 80004e4:	fa02 fc03 	lsl.w	ip, r2, r3
 80004e8:	fa20 f201 	lsr.w	r2, r0, r1
 80004ec:	fa25 f101 	lsr.w	r1, r5, r1
 80004f0:	409d      	lsls	r5, r3
 80004f2:	432a      	orrs	r2, r5
 80004f4:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80004f8:	fa1f fe8c 	uxth.w	lr, ip
 80004fc:	fbb1 f0f7 	udiv	r0, r1, r7
 8000500:	fb07 1510 	mls	r5, r7, r0, r1
 8000504:	0c11      	lsrs	r1, r2, #16
 8000506:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 800050a:	fb00 f50e 	mul.w	r5, r0, lr
 800050e:	428d      	cmp	r5, r1
 8000510:	fa04 f403 	lsl.w	r4, r4, r3
 8000514:	d908      	bls.n	8000528 <__udivmoddi4+0x258>
 8000516:	eb1c 0101 	adds.w	r1, ip, r1
 800051a:	f100 38ff 	add.w	r8, r0, #4294967295
 800051e:	d22f      	bcs.n	8000580 <__udivmoddi4+0x2b0>
 8000520:	428d      	cmp	r5, r1
 8000522:	d92d      	bls.n	8000580 <__udivmoddi4+0x2b0>
 8000524:	3802      	subs	r0, #2
 8000526:	4461      	add	r1, ip
 8000528:	1b49      	subs	r1, r1, r5
 800052a:	b292      	uxth	r2, r2
 800052c:	fbb1 f5f7 	udiv	r5, r1, r7
 8000530:	fb07 1115 	mls	r1, r7, r5, r1
 8000534:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000538:	fb05 f10e 	mul.w	r1, r5, lr
 800053c:	4291      	cmp	r1, r2
 800053e:	d908      	bls.n	8000552 <__udivmoddi4+0x282>
 8000540:	eb1c 0202 	adds.w	r2, ip, r2
 8000544:	f105 38ff 	add.w	r8, r5, #4294967295
 8000548:	d216      	bcs.n	8000578 <__udivmoddi4+0x2a8>
 800054a:	4291      	cmp	r1, r2
 800054c:	d914      	bls.n	8000578 <__udivmoddi4+0x2a8>
 800054e:	3d02      	subs	r5, #2
 8000550:	4462      	add	r2, ip
 8000552:	1a52      	subs	r2, r2, r1
 8000554:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000558:	e738      	b.n	80003cc <__udivmoddi4+0xfc>
 800055a:	4631      	mov	r1, r6
 800055c:	4630      	mov	r0, r6
 800055e:	e708      	b.n	8000372 <__udivmoddi4+0xa2>
 8000560:	4639      	mov	r1, r7
 8000562:	e6e6      	b.n	8000332 <__udivmoddi4+0x62>
 8000564:	4610      	mov	r0, r2
 8000566:	e6fb      	b.n	8000360 <__udivmoddi4+0x90>
 8000568:	4548      	cmp	r0, r9
 800056a:	d2a9      	bcs.n	80004c0 <__udivmoddi4+0x1f0>
 800056c:	ebb9 0802 	subs.w	r8, r9, r2
 8000570:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000574:	3b01      	subs	r3, #1
 8000576:	e7a3      	b.n	80004c0 <__udivmoddi4+0x1f0>
 8000578:	4645      	mov	r5, r8
 800057a:	e7ea      	b.n	8000552 <__udivmoddi4+0x282>
 800057c:	462b      	mov	r3, r5
 800057e:	e794      	b.n	80004aa <__udivmoddi4+0x1da>
 8000580:	4640      	mov	r0, r8
 8000582:	e7d1      	b.n	8000528 <__udivmoddi4+0x258>
 8000584:	46d0      	mov	r8, sl
 8000586:	e77b      	b.n	8000480 <__udivmoddi4+0x1b0>
 8000588:	3d02      	subs	r5, #2
 800058a:	4462      	add	r2, ip
 800058c:	e732      	b.n	80003f4 <__udivmoddi4+0x124>
 800058e:	4608      	mov	r0, r1
 8000590:	e70a      	b.n	80003a8 <__udivmoddi4+0xd8>
 8000592:	4464      	add	r4, ip
 8000594:	3802      	subs	r0, #2
 8000596:	e742      	b.n	800041e <__udivmoddi4+0x14e>

08000598 <__aeabi_idiv0>:
 8000598:	4770      	bx	lr
 800059a:	bf00      	nop

0800059c <I2C_Scan>:
extern I2C_HandleTypeDef hi2c1;

extern UART_HandleTypeDef huart3;


void I2C_Scan() {
 800059c:	b5b0      	push	{r4, r5, r7, lr}
 800059e:	b098      	sub	sp, #96	; 0x60
 80005a0:	af00      	add	r7, sp, #0
    char info[] = "Scanning I2C bus...\r\n";
 80005a2:	4b2e      	ldr	r3, [pc, #184]	; (800065c <I2C_Scan+0xc0>)
 80005a4:	f107 0444 	add.w	r4, r7, #68	; 0x44
 80005a8:	461d      	mov	r5, r3
 80005aa:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80005ac:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80005ae:	e895 0003 	ldmia.w	r5, {r0, r1}
 80005b2:	6020      	str	r0, [r4, #0]
 80005b4:	3404      	adds	r4, #4
 80005b6:	8021      	strh	r1, [r4, #0]
    HAL_UART_Transmit(&huart3, (uint8_t*)info, strlen(info), HAL_MAX_DELAY);
 80005b8:	f107 0344 	add.w	r3, r7, #68	; 0x44
 80005bc:	4618      	mov	r0, r3
 80005be:	f7ff fe17 	bl	80001f0 <strlen>
 80005c2:	4603      	mov	r3, r0
 80005c4:	b29a      	uxth	r2, r3
 80005c6:	f107 0144 	add.w	r1, r7, #68	; 0x44
 80005ca:	f04f 33ff 	mov.w	r3, #4294967295
 80005ce:	4824      	ldr	r0, [pc, #144]	; (8000660 <I2C_Scan+0xc4>)
 80005d0:	f007 ffc5 	bl	800855e <HAL_UART_Transmit>

    HAL_StatusTypeDef res;
    for(uint16_t i = 0; i < 128; i++) {
 80005d4:	2300      	movs	r3, #0
 80005d6:	f8a7 305e 	strh.w	r3, [r7, #94]	; 0x5e
 80005da:	e02f      	b.n	800063c <I2C_Scan+0xa0>
        res = HAL_I2C_IsDeviceReady(&hi2c1, i << 1, 1, 10);
 80005dc:	f8b7 305e 	ldrh.w	r3, [r7, #94]	; 0x5e
 80005e0:	005b      	lsls	r3, r3, #1
 80005e2:	b299      	uxth	r1, r3
 80005e4:	230a      	movs	r3, #10
 80005e6:	2201      	movs	r2, #1
 80005e8:	481e      	ldr	r0, [pc, #120]	; (8000664 <I2C_Scan+0xc8>)
 80005ea:	f004 fed9 	bl	80053a0 <HAL_I2C_IsDeviceReady>
 80005ee:	4603      	mov	r3, r0
 80005f0:	f887 305d 	strb.w	r3, [r7, #93]	; 0x5d
        if(res == HAL_OK) {
 80005f4:	f897 305d 	ldrb.w	r3, [r7, #93]	; 0x5d
 80005f8:	2b00      	cmp	r3, #0
 80005fa:	d113      	bne.n	8000624 <I2C_Scan+0x88>
            char msg[64];
            snprintf(msg, sizeof(msg), "0x%02X", i);
 80005fc:	f8b7 305e 	ldrh.w	r3, [r7, #94]	; 0x5e
 8000600:	1d38      	adds	r0, r7, #4
 8000602:	4a19      	ldr	r2, [pc, #100]	; (8000668 <I2C_Scan+0xcc>)
 8000604:	2140      	movs	r1, #64	; 0x40
 8000606:	f009 fba3 	bl	8009d50 <sniprintf>
            HAL_UART_Transmit(&huart3, (uint8_t*)msg, strlen(msg), HAL_MAX_DELAY);
 800060a:	1d3b      	adds	r3, r7, #4
 800060c:	4618      	mov	r0, r3
 800060e:	f7ff fdef 	bl	80001f0 <strlen>
 8000612:	4603      	mov	r3, r0
 8000614:	b29a      	uxth	r2, r3
 8000616:	1d39      	adds	r1, r7, #4
 8000618:	f04f 33ff 	mov.w	r3, #4294967295
 800061c:	4810      	ldr	r0, [pc, #64]	; (8000660 <I2C_Scan+0xc4>)
 800061e:	f007 ff9e 	bl	800855e <HAL_UART_Transmit>
 8000622:	e006      	b.n	8000632 <I2C_Scan+0x96>
        } else {
            HAL_UART_Transmit(&huart3, (uint8_t*)".", 1, HAL_MAX_DELAY);
 8000624:	f04f 33ff 	mov.w	r3, #4294967295
 8000628:	2201      	movs	r2, #1
 800062a:	4910      	ldr	r1, [pc, #64]	; (800066c <I2C_Scan+0xd0>)
 800062c:	480c      	ldr	r0, [pc, #48]	; (8000660 <I2C_Scan+0xc4>)
 800062e:	f007 ff96 	bl	800855e <HAL_UART_Transmit>
    for(uint16_t i = 0; i < 128; i++) {
 8000632:	f8b7 305e 	ldrh.w	r3, [r7, #94]	; 0x5e
 8000636:	3301      	adds	r3, #1
 8000638:	f8a7 305e 	strh.w	r3, [r7, #94]	; 0x5e
 800063c:	f8b7 305e 	ldrh.w	r3, [r7, #94]	; 0x5e
 8000640:	2b7f      	cmp	r3, #127	; 0x7f
 8000642:	d9cb      	bls.n	80005dc <I2C_Scan+0x40>
        }
    }

    HAL_UART_Transmit(&huart3, (uint8_t*)"\r\n", 2, HAL_MAX_DELAY);
 8000644:	f04f 33ff 	mov.w	r3, #4294967295
 8000648:	2202      	movs	r2, #2
 800064a:	4909      	ldr	r1, [pc, #36]	; (8000670 <I2C_Scan+0xd4>)
 800064c:	4804      	ldr	r0, [pc, #16]	; (8000660 <I2C_Scan+0xc4>)
 800064e:	f007 ff86 	bl	800855e <HAL_UART_Transmit>
}
 8000652:	bf00      	nop
 8000654:	3760      	adds	r7, #96	; 0x60
 8000656:	46bd      	mov	sp, r7
 8000658:	bdb0      	pop	{r4, r5, r7, pc}
 800065a:	bf00      	nop
 800065c:	0800ae54 	.word	0x0800ae54
 8000660:	2000054c 	.word	0x2000054c
 8000664:	20000448 	.word	0x20000448
 8000668:	0800ae44 	.word	0x0800ae44
 800066c:	0800ae4c 	.word	0x0800ae4c
 8000670:	0800ae50 	.word	0x0800ae50

08000674 <LCD_SendInternal>:

HAL_StatusTypeDef LCD_SendInternal(uint8_t lcd_addr, uint8_t data, uint8_t flags) {
 8000674:	b580      	push	{r7, lr}
 8000676:	b086      	sub	sp, #24
 8000678:	af02      	add	r7, sp, #8
 800067a:	4603      	mov	r3, r0
 800067c:	71fb      	strb	r3, [r7, #7]
 800067e:	460b      	mov	r3, r1
 8000680:	71bb      	strb	r3, [r7, #6]
 8000682:	4613      	mov	r3, r2
 8000684:	717b      	strb	r3, [r7, #5]
    HAL_StatusTypeDef res;
    for(;;) {
        res = HAL_I2C_IsDeviceReady(&hi2c1, lcd_addr, 1, HAL_MAX_DELAY);
 8000686:	79fb      	ldrb	r3, [r7, #7]
 8000688:	b299      	uxth	r1, r3
 800068a:	f04f 33ff 	mov.w	r3, #4294967295
 800068e:	2201      	movs	r2, #1
 8000690:	4822      	ldr	r0, [pc, #136]	; (800071c <LCD_SendInternal+0xa8>)
 8000692:	f004 fe85 	bl	80053a0 <HAL_I2C_IsDeviceReady>
 8000696:	4603      	mov	r3, r0
 8000698:	73fb      	strb	r3, [r7, #15]
        if(res == HAL_OK)
 800069a:	7bfb      	ldrb	r3, [r7, #15]
 800069c:	2b00      	cmp	r3, #0
 800069e:	d000      	beq.n	80006a2 <LCD_SendInternal+0x2e>
        res = HAL_I2C_IsDeviceReady(&hi2c1, lcd_addr, 1, HAL_MAX_DELAY);
 80006a0:	e7f1      	b.n	8000686 <LCD_SendInternal+0x12>
            break;
 80006a2:	bf00      	nop
    }

    uint8_t up = data & 0xF0;
 80006a4:	79bb      	ldrb	r3, [r7, #6]
 80006a6:	f023 030f 	bic.w	r3, r3, #15
 80006aa:	73bb      	strb	r3, [r7, #14]
    uint8_t lo = (data << 4) & 0xF0;
 80006ac:	79bb      	ldrb	r3, [r7, #6]
 80006ae:	011b      	lsls	r3, r3, #4
 80006b0:	737b      	strb	r3, [r7, #13]

    uint8_t data_arr[4];
    data_arr[0] = up|flags|BACKLIGHT|PIN_EN;
 80006b2:	7bba      	ldrb	r2, [r7, #14]
 80006b4:	797b      	ldrb	r3, [r7, #5]
 80006b6:	4313      	orrs	r3, r2
 80006b8:	b2db      	uxtb	r3, r3
 80006ba:	f043 030c 	orr.w	r3, r3, #12
 80006be:	b2db      	uxtb	r3, r3
 80006c0:	723b      	strb	r3, [r7, #8]
    data_arr[1] = up|flags|BACKLIGHT;
 80006c2:	7bba      	ldrb	r2, [r7, #14]
 80006c4:	797b      	ldrb	r3, [r7, #5]
 80006c6:	4313      	orrs	r3, r2
 80006c8:	b2db      	uxtb	r3, r3
 80006ca:	f043 0308 	orr.w	r3, r3, #8
 80006ce:	b2db      	uxtb	r3, r3
 80006d0:	727b      	strb	r3, [r7, #9]
    data_arr[2] = lo|flags|BACKLIGHT|PIN_EN;
 80006d2:	7b7a      	ldrb	r2, [r7, #13]
 80006d4:	797b      	ldrb	r3, [r7, #5]
 80006d6:	4313      	orrs	r3, r2
 80006d8:	b2db      	uxtb	r3, r3
 80006da:	f043 030c 	orr.w	r3, r3, #12
 80006de:	b2db      	uxtb	r3, r3
 80006e0:	72bb      	strb	r3, [r7, #10]
    data_arr[3] = lo|flags|BACKLIGHT;
 80006e2:	7b7a      	ldrb	r2, [r7, #13]
 80006e4:	797b      	ldrb	r3, [r7, #5]
 80006e6:	4313      	orrs	r3, r2
 80006e8:	b2db      	uxtb	r3, r3
 80006ea:	f043 0308 	orr.w	r3, r3, #8
 80006ee:	b2db      	uxtb	r3, r3
 80006f0:	72fb      	strb	r3, [r7, #11]

    res = HAL_I2C_Master_Transmit(&hi2c1, lcd_addr, data_arr, sizeof(data_arr), HAL_MAX_DELAY);
 80006f2:	79fb      	ldrb	r3, [r7, #7]
 80006f4:	b299      	uxth	r1, r3
 80006f6:	f107 0208 	add.w	r2, r7, #8
 80006fa:	f04f 33ff 	mov.w	r3, #4294967295
 80006fe:	9300      	str	r3, [sp, #0]
 8000700:	2304      	movs	r3, #4
 8000702:	4806      	ldr	r0, [pc, #24]	; (800071c <LCD_SendInternal+0xa8>)
 8000704:	f004 fd4e 	bl	80051a4 <HAL_I2C_Master_Transmit>
 8000708:	4603      	mov	r3, r0
 800070a:	73fb      	strb	r3, [r7, #15]
    HAL_Delay(LCD_DELAY_MS);
 800070c:	2005      	movs	r0, #5
 800070e:	f002 f949 	bl	80029a4 <HAL_Delay>
    return res;
 8000712:	7bfb      	ldrb	r3, [r7, #15]
}
 8000714:	4618      	mov	r0, r3
 8000716:	3710      	adds	r7, #16
 8000718:	46bd      	mov	sp, r7
 800071a:	bd80      	pop	{r7, pc}
 800071c:	20000448 	.word	0x20000448

08000720 <LCD_SendCommand>:

void LCD_SendCommand(uint8_t lcd_addr, uint8_t cmd) {
 8000720:	b580      	push	{r7, lr}
 8000722:	b082      	sub	sp, #8
 8000724:	af00      	add	r7, sp, #0
 8000726:	4603      	mov	r3, r0
 8000728:	460a      	mov	r2, r1
 800072a:	71fb      	strb	r3, [r7, #7]
 800072c:	4613      	mov	r3, r2
 800072e:	71bb      	strb	r3, [r7, #6]
    LCD_SendInternal(lcd_addr, cmd, 0);
 8000730:	79b9      	ldrb	r1, [r7, #6]
 8000732:	79fb      	ldrb	r3, [r7, #7]
 8000734:	2200      	movs	r2, #0
 8000736:	4618      	mov	r0, r3
 8000738:	f7ff ff9c 	bl	8000674 <LCD_SendInternal>
}
 800073c:	bf00      	nop
 800073e:	3708      	adds	r7, #8
 8000740:	46bd      	mov	sp, r7
 8000742:	bd80      	pop	{r7, pc}

08000744 <LCD_SendData>:

void LCD_SendData(uint8_t lcd_addr, uint8_t data) {
 8000744:	b580      	push	{r7, lr}
 8000746:	b082      	sub	sp, #8
 8000748:	af00      	add	r7, sp, #0
 800074a:	4603      	mov	r3, r0
 800074c:	460a      	mov	r2, r1
 800074e:	71fb      	strb	r3, [r7, #7]
 8000750:	4613      	mov	r3, r2
 8000752:	71bb      	strb	r3, [r7, #6]
    LCD_SendInternal(lcd_addr, data, PIN_RS);
 8000754:	79b9      	ldrb	r1, [r7, #6]
 8000756:	79fb      	ldrb	r3, [r7, #7]
 8000758:	2201      	movs	r2, #1
 800075a:	4618      	mov	r0, r3
 800075c:	f7ff ff8a 	bl	8000674 <LCD_SendInternal>
}
 8000760:	bf00      	nop
 8000762:	3708      	adds	r7, #8
 8000764:	46bd      	mov	sp, r7
 8000766:	bd80      	pop	{r7, pc}

08000768 <LCD_Init>:

void LCD_Init(uint8_t lcd_addr) {
 8000768:	b580      	push	{r7, lr}
 800076a:	b082      	sub	sp, #8
 800076c:	af00      	add	r7, sp, #0
 800076e:	4603      	mov	r3, r0
 8000770:	71fb      	strb	r3, [r7, #7]
    // 4-bit mode, 2 lines, 5x7 format
    LCD_SendCommand(lcd_addr, 0b00110000);
 8000772:	79fb      	ldrb	r3, [r7, #7]
 8000774:	2130      	movs	r1, #48	; 0x30
 8000776:	4618      	mov	r0, r3
 8000778:	f7ff ffd2 	bl	8000720 <LCD_SendCommand>
    // display & cursor home (keep this!)
    LCD_SendCommand(lcd_addr, 0b00000010);
 800077c:	79fb      	ldrb	r3, [r7, #7]
 800077e:	2102      	movs	r1, #2
 8000780:	4618      	mov	r0, r3
 8000782:	f7ff ffcd 	bl	8000720 <LCD_SendCommand>
    // display on, right shift, underline off, blink off
    LCD_SendCommand(lcd_addr, 0b00001100);
 8000786:	79fb      	ldrb	r3, [r7, #7]
 8000788:	210c      	movs	r1, #12
 800078a:	4618      	mov	r0, r3
 800078c:	f7ff ffc8 	bl	8000720 <LCD_SendCommand>
    // clear display (optional here)
    LCD_SendCommand(lcd_addr, 0b00000001);
 8000790:	79fb      	ldrb	r3, [r7, #7]
 8000792:	2101      	movs	r1, #1
 8000794:	4618      	mov	r0, r3
 8000796:	f7ff ffc3 	bl	8000720 <LCD_SendCommand>
}
 800079a:	bf00      	nop
 800079c:	3708      	adds	r7, #8
 800079e:	46bd      	mov	sp, r7
 80007a0:	bd80      	pop	{r7, pc}

080007a2 <LCD_SendString>:

void LCD_SendString(uint8_t lcd_addr, char *str) {
 80007a2:	b580      	push	{r7, lr}
 80007a4:	b082      	sub	sp, #8
 80007a6:	af00      	add	r7, sp, #0
 80007a8:	4603      	mov	r3, r0
 80007aa:	6039      	str	r1, [r7, #0]
 80007ac:	71fb      	strb	r3, [r7, #7]
    while(*str) {
 80007ae:	e009      	b.n	80007c4 <LCD_SendString+0x22>
        LCD_SendData(lcd_addr, (uint8_t)(*str));
 80007b0:	683b      	ldr	r3, [r7, #0]
 80007b2:	781a      	ldrb	r2, [r3, #0]
 80007b4:	79fb      	ldrb	r3, [r7, #7]
 80007b6:	4611      	mov	r1, r2
 80007b8:	4618      	mov	r0, r3
 80007ba:	f7ff ffc3 	bl	8000744 <LCD_SendData>
        str++;
 80007be:	683b      	ldr	r3, [r7, #0]
 80007c0:	3301      	adds	r3, #1
 80007c2:	603b      	str	r3, [r7, #0]
    while(*str) {
 80007c4:	683b      	ldr	r3, [r7, #0]
 80007c6:	781b      	ldrb	r3, [r3, #0]
 80007c8:	2b00      	cmp	r3, #0
 80007ca:	d1f1      	bne.n	80007b0 <LCD_SendString+0xe>
    }
}
 80007cc:	bf00      	nop
 80007ce:	bf00      	nop
 80007d0:	3708      	adds	r7, #8
 80007d2:	46bd      	mov	sp, r7
 80007d4:	bd80      	pop	{r7, pc}

080007d6 <init>:

void init() {
 80007d6:	b580      	push	{r7, lr}
 80007d8:	af00      	add	r7, sp, #0
    I2C_Scan();
 80007da:	f7ff fedf 	bl	800059c <I2C_Scan>
    LCD_Init(LCD_ADDR);
 80007de:	204e      	movs	r0, #78	; 0x4e
 80007e0:	f7ff ffc2 	bl	8000768 <LCD_Init>
//    LCD_SendString(LCD_ADDR, "   Bluetooth   ");
//
//    // set address to 0x40
//    LCD_SendCommand(LCD_ADDR, 0b11000000);
//    LCD_SendString(LCD_ADDR, "  Alarm Clock ");
}
 80007e4:	bf00      	nop
 80007e6:	bd80      	pop	{r7, pc}

080007e8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80007e8:	b580      	push	{r7, lr}
 80007ea:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80007ec:	f002 f868 	bl	80028c0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80007f0:	f000 f862 	bl	80008b8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80007f4:	f000 fbb2 	bl	8000f5c <MX_GPIO_Init>
  MX_DMA_Init();
 80007f8:	f000 fb90 	bl	8000f1c <MX_DMA_Init>
  MX_ETH_Init();
 80007fc:	f000 f954 	bl	8000aa8 <MX_ETH_Init>
  MX_USART3_UART_Init();
 8000800:	f000 fb34 	bl	8000e6c <MX_USART3_UART_Init>
  MX_USB_OTG_FS_PCD_Init();
 8000804:	f000 fb5c 	bl	8000ec0 <MX_USB_OTG_FS_PCD_Init>
  MX_ADC1_Init();
 8000808:	f000 f8ee 	bl	80009e8 <MX_ADC1_Init>
  MX_I2C1_Init();
 800080c:	f000 f99a 	bl	8000b44 <MX_I2C1_Init>
  MX_RTC_Init();
 8000810:	f000 f9d8 	bl	8000bc4 <MX_RTC_Init>
  MX_TIM2_Init();
 8000814:	f000 fa68 	bl	8000ce8 <MX_TIM2_Init>
  MX_TIM3_Init();
 8000818:	f000 fab2 	bl	8000d80 <MX_TIM3_Init>

  /* Initialize interrupts */
  MX_NVIC_Init();
 800081c:	f000 f8b8 	bl	8000990 <MX_NVIC_Init>
  /* USER CODE BEGIN 2 */
	HAL_ADC_Start_DMA(&hadc1, xy, 2);
 8000820:	2202      	movs	r2, #2
 8000822:	491f      	ldr	r1, [pc, #124]	; (80008a0 <main+0xb8>)
 8000824:	481f      	ldr	r0, [pc, #124]	; (80008a4 <main+0xbc>)
 8000826:	f002 fa35 	bl	8002c94 <HAL_ADC_Start_DMA>
//	HAL_ADC_Start_IT(&hadc1);
//	HAL_TIM_Base_Start_IT(&htim3);
	init();
 800082a:	f7ff ffd4 	bl	80007d6 <init>
	init_getFlashTime();
 800082e:	f000 fd47 	bl	80012c0 <init_getFlashTime>
	init_getFlashAlarm();
 8000832:	f000 fd7b 	bl	800132c <init_getFlashAlarm>
	init_getFlashMusic();
 8000836:	f000 fdb1 	bl	800139c <init_getFlashMusic>
	lcd_clear();
 800083a:	f000 fdd3 	bl	80013e4 <lcd_clear>
	current_state.mode = NORMAL_STATE;
 800083e:	4b1a      	ldr	r3, [pc, #104]	; (80008a8 <main+0xc0>)
 8000840:	2200      	movs	r2, #0
 8000842:	701a      	strb	r2, [r3, #0]
	HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_3);
 8000844:	2108      	movs	r1, #8
 8000846:	4819      	ldr	r0, [pc, #100]	; (80008ac <main+0xc4>)
 8000848:	f006 feaa 	bl	80075a0 <HAL_TIM_PWM_Start>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */

	while (1) {

		switch (current_state.mode) {
 800084c:	4b16      	ldr	r3, [pc, #88]	; (80008a8 <main+0xc0>)
 800084e:	781b      	ldrb	r3, [r3, #0]
 8000850:	2b03      	cmp	r3, #3
 8000852:	d823      	bhi.n	800089c <main+0xb4>
 8000854:	a201      	add	r2, pc, #4	; (adr r2, 800085c <main+0x74>)
 8000856:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800085a:	bf00      	nop
 800085c:	0800086d 	.word	0x0800086d
 8000860:	08000877 	.word	0x08000877
 8000864:	08000887 	.word	0x08000887
 8000868:	08000897 	.word	0x08000897
		case NORMAL_STATE:
			get_time();
 800086c:	f000 fdc2 	bl	80013f4 <get_time>
			showCurrentTime();
 8000870:	f000 fdf4 	bl	800145c <showCurrentTime>
			break;
 8000874:	e013      	b.n	800089e <main+0xb6>
		case TIME_SETTING:
			time_set_mode();
 8000876:	f000 ff6b 	bl	8001750 <time_set_mode>
			HAL_RTC_SetTime(&hrtc, &RTC_Time, RTC_FORMAT_BIN);
 800087a:	2200      	movs	r2, #0
 800087c:	490c      	ldr	r1, [pc, #48]	; (80008b0 <main+0xc8>)
 800087e:	480d      	ldr	r0, [pc, #52]	; (80008b4 <main+0xcc>)
 8000880:	f006 f92c 	bl	8006adc <HAL_RTC_SetTime>
			break;
 8000884:	e00b      	b.n	800089e <main+0xb6>
		case ALARM_TIME_SETTING:
			alarm_set_mode();
 8000886:	f001 f8c1 	bl	8001a0c <alarm_set_mode>
			HAL_RTC_SetTime(&hrtc, &RTC_Time, RTC_FORMAT_BIN);
 800088a:	2200      	movs	r2, #0
 800088c:	4908      	ldr	r1, [pc, #32]	; (80008b0 <main+0xc8>)
 800088e:	4809      	ldr	r0, [pc, #36]	; (80008b4 <main+0xcc>)
 8000890:	f006 f924 	bl	8006adc <HAL_RTC_SetTime>
			break;
 8000894:	e003      	b.n	800089e <main+0xb6>
		case MUSIC_SELECT:
			music_set_mode();
 8000896:	f001 fa35 	bl	8001d04 <music_set_mode>
			break;
 800089a:	e000      	b.n	800089e <main+0xb6>
		default:
			break;
 800089c:	bf00      	nop
		switch (current_state.mode) {
 800089e:	e7d5      	b.n	800084c <main+0x64>
 80008a0:	20000a9c 	.word	0x20000a9c
 80008a4:	200002f0 	.word	0x200002f0
 80008a8:	20000afc 	.word	0x20000afc
 80008ac:	20000504 	.word	0x20000504
 80008b0:	20000b10 	.word	0x20000b10
 80008b4:	2000049c 	.word	0x2000049c

080008b8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80008b8:	b580      	push	{r7, lr}
 80008ba:	b094      	sub	sp, #80	; 0x50
 80008bc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80008be:	f107 0320 	add.w	r3, r7, #32
 80008c2:	2230      	movs	r2, #48	; 0x30
 80008c4:	2100      	movs	r1, #0
 80008c6:	4618      	mov	r0, r3
 80008c8:	f009 fb6e 	bl	8009fa8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80008cc:	f107 030c 	add.w	r3, r7, #12
 80008d0:	2200      	movs	r2, #0
 80008d2:	601a      	str	r2, [r3, #0]
 80008d4:	605a      	str	r2, [r3, #4]
 80008d6:	609a      	str	r2, [r3, #8]
 80008d8:	60da      	str	r2, [r3, #12]
 80008da:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80008dc:	2300      	movs	r3, #0
 80008de:	60bb      	str	r3, [r7, #8]
 80008e0:	4b29      	ldr	r3, [pc, #164]	; (8000988 <SystemClock_Config+0xd0>)
 80008e2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80008e4:	4a28      	ldr	r2, [pc, #160]	; (8000988 <SystemClock_Config+0xd0>)
 80008e6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80008ea:	6413      	str	r3, [r2, #64]	; 0x40
 80008ec:	4b26      	ldr	r3, [pc, #152]	; (8000988 <SystemClock_Config+0xd0>)
 80008ee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80008f0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80008f4:	60bb      	str	r3, [r7, #8]
 80008f6:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80008f8:	2300      	movs	r3, #0
 80008fa:	607b      	str	r3, [r7, #4]
 80008fc:	4b23      	ldr	r3, [pc, #140]	; (800098c <SystemClock_Config+0xd4>)
 80008fe:	681b      	ldr	r3, [r3, #0]
 8000900:	4a22      	ldr	r2, [pc, #136]	; (800098c <SystemClock_Config+0xd4>)
 8000902:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8000906:	6013      	str	r3, [r2, #0]
 8000908:	4b20      	ldr	r3, [pc, #128]	; (800098c <SystemClock_Config+0xd4>)
 800090a:	681b      	ldr	r3, [r3, #0]
 800090c:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8000910:	607b      	str	r3, [r7, #4]
 8000912:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE|RCC_OSCILLATORTYPE_LSE;
 8000914:	2305      	movs	r3, #5
 8000916:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 8000918:	f44f 23a0 	mov.w	r3, #327680	; 0x50000
 800091c:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 800091e:	2301      	movs	r3, #1
 8000920:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000922:	2302      	movs	r3, #2
 8000924:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000926:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800092a:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 800092c:	2304      	movs	r3, #4
 800092e:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 8000930:	23a8      	movs	r3, #168	; 0xa8
 8000932:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000934:	2302      	movs	r3, #2
 8000936:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8000938:	2307      	movs	r3, #7
 800093a:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800093c:	f107 0320 	add.w	r3, r7, #32
 8000940:	4618      	mov	r0, r3
 8000942:	f005 f9fd 	bl	8005d40 <HAL_RCC_OscConfig>
 8000946:	4603      	mov	r3, r0
 8000948:	2b00      	cmp	r3, #0
 800094a:	d001      	beq.n	8000950 <SystemClock_Config+0x98>
  {
    Error_Handler();
 800094c:	f001 fb7c 	bl	8002048 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000950:	230f      	movs	r3, #15
 8000952:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000954:	2302      	movs	r3, #2
 8000956:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000958:	2300      	movs	r3, #0
 800095a:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 800095c:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8000960:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8000962:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000966:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8000968:	f107 030c 	add.w	r3, r7, #12
 800096c:	2105      	movs	r1, #5
 800096e:	4618      	mov	r0, r3
 8000970:	f005 fc5e 	bl	8006230 <HAL_RCC_ClockConfig>
 8000974:	4603      	mov	r3, r0
 8000976:	2b00      	cmp	r3, #0
 8000978:	d001      	beq.n	800097e <SystemClock_Config+0xc6>
  {
    Error_Handler();
 800097a:	f001 fb65 	bl	8002048 <Error_Handler>
  }
}
 800097e:	bf00      	nop
 8000980:	3750      	adds	r7, #80	; 0x50
 8000982:	46bd      	mov	sp, r7
 8000984:	bd80      	pop	{r7, pc}
 8000986:	bf00      	nop
 8000988:	40023800 	.word	0x40023800
 800098c:	40007000 	.word	0x40007000

08000990 <MX_NVIC_Init>:
/**
  * @brief NVIC Configuration.
  * @retval None
  */
static void MX_NVIC_Init(void)
{
 8000990:	b580      	push	{r7, lr}
 8000992:	af00      	add	r7, sp, #0
  /* USART3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 8000994:	2200      	movs	r2, #0
 8000996:	2100      	movs	r1, #0
 8000998:	2027      	movs	r0, #39	; 0x27
 800099a:	f002 fe48 	bl	800362e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(USART3_IRQn);
 800099e:	2027      	movs	r0, #39	; 0x27
 80009a0:	f002 fe61 	bl	8003666 <HAL_NVIC_EnableIRQ>
  /* EXTI15_10_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 80009a4:	2200      	movs	r2, #0
 80009a6:	2100      	movs	r1, #0
 80009a8:	2028      	movs	r0, #40	; 0x28
 80009aa:	f002 fe40 	bl	800362e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 80009ae:	2028      	movs	r0, #40	; 0x28
 80009b0:	f002 fe59 	bl	8003666 <HAL_NVIC_EnableIRQ>
  /* ADC_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(ADC_IRQn, 0, 0);
 80009b4:	2200      	movs	r2, #0
 80009b6:	2100      	movs	r1, #0
 80009b8:	2012      	movs	r0, #18
 80009ba:	f002 fe38 	bl	800362e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(ADC_IRQn);
 80009be:	2012      	movs	r0, #18
 80009c0:	f002 fe51 	bl	8003666 <HAL_NVIC_EnableIRQ>
  /* RTC_Alarm_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(RTC_Alarm_IRQn, 0, 0);
 80009c4:	2200      	movs	r2, #0
 80009c6:	2100      	movs	r1, #0
 80009c8:	2029      	movs	r0, #41	; 0x29
 80009ca:	f002 fe30 	bl	800362e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(RTC_Alarm_IRQn);
 80009ce:	2029      	movs	r0, #41	; 0x29
 80009d0:	f002 fe49 	bl	8003666 <HAL_NVIC_EnableIRQ>
  /* TIM2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 80009d4:	2200      	movs	r2, #0
 80009d6:	2100      	movs	r1, #0
 80009d8:	201c      	movs	r0, #28
 80009da:	f002 fe28 	bl	800362e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(TIM2_IRQn);
 80009de:	201c      	movs	r0, #28
 80009e0:	f002 fe41 	bl	8003666 <HAL_NVIC_EnableIRQ>
}
 80009e4:	bf00      	nop
 80009e6:	bd80      	pop	{r7, pc}

080009e8 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 80009e8:	b580      	push	{r7, lr}
 80009ea:	b084      	sub	sp, #16
 80009ec:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80009ee:	463b      	mov	r3, r7
 80009f0:	2200      	movs	r2, #0
 80009f2:	601a      	str	r2, [r3, #0]
 80009f4:	605a      	str	r2, [r3, #4]
 80009f6:	609a      	str	r2, [r3, #8]
 80009f8:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 80009fa:	4b28      	ldr	r3, [pc, #160]	; (8000a9c <MX_ADC1_Init+0xb4>)
 80009fc:	4a28      	ldr	r2, [pc, #160]	; (8000aa0 <MX_ADC1_Init+0xb8>)
 80009fe:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8000a00:	4b26      	ldr	r3, [pc, #152]	; (8000a9c <MX_ADC1_Init+0xb4>)
 8000a02:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8000a06:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000a08:	4b24      	ldr	r3, [pc, #144]	; (8000a9c <MX_ADC1_Init+0xb4>)
 8000a0a:	2200      	movs	r2, #0
 8000a0c:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ENABLE;
 8000a0e:	4b23      	ldr	r3, [pc, #140]	; (8000a9c <MX_ADC1_Init+0xb4>)
 8000a10:	2201      	movs	r2, #1
 8000a12:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8000a14:	4b21      	ldr	r3, [pc, #132]	; (8000a9c <MX_ADC1_Init+0xb4>)
 8000a16:	2201      	movs	r2, #1
 8000a18:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000a1a:	4b20      	ldr	r3, [pc, #128]	; (8000a9c <MX_ADC1_Init+0xb4>)
 8000a1c:	2200      	movs	r2, #0
 8000a1e:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000a22:	4b1e      	ldr	r3, [pc, #120]	; (8000a9c <MX_ADC1_Init+0xb4>)
 8000a24:	2200      	movs	r2, #0
 8000a26:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000a28:	4b1c      	ldr	r3, [pc, #112]	; (8000a9c <MX_ADC1_Init+0xb4>)
 8000a2a:	4a1e      	ldr	r2, [pc, #120]	; (8000aa4 <MX_ADC1_Init+0xbc>)
 8000a2c:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000a2e:	4b1b      	ldr	r3, [pc, #108]	; (8000a9c <MX_ADC1_Init+0xb4>)
 8000a30:	2200      	movs	r2, #0
 8000a32:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 2;
 8000a34:	4b19      	ldr	r3, [pc, #100]	; (8000a9c <MX_ADC1_Init+0xb4>)
 8000a36:	2202      	movs	r2, #2
 8000a38:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = ENABLE;
 8000a3a:	4b18      	ldr	r3, [pc, #96]	; (8000a9c <MX_ADC1_Init+0xb4>)
 8000a3c:	2201      	movs	r2, #1
 8000a3e:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000a42:	4b16      	ldr	r3, [pc, #88]	; (8000a9c <MX_ADC1_Init+0xb4>)
 8000a44:	2201      	movs	r2, #1
 8000a46:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000a48:	4814      	ldr	r0, [pc, #80]	; (8000a9c <MX_ADC1_Init+0xb4>)
 8000a4a:	f001 ffcf 	bl	80029ec <HAL_ADC_Init>
 8000a4e:	4603      	mov	r3, r0
 8000a50:	2b00      	cmp	r3, #0
 8000a52:	d001      	beq.n	8000a58 <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 8000a54:	f001 faf8 	bl	8002048 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_10;
 8000a58:	230a      	movs	r3, #10
 8000a5a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8000a5c:	2301      	movs	r3, #1
 8000a5e:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_84CYCLES;
 8000a60:	2304      	movs	r3, #4
 8000a62:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000a64:	463b      	mov	r3, r7
 8000a66:	4619      	mov	r1, r3
 8000a68:	480c      	ldr	r0, [pc, #48]	; (8000a9c <MX_ADC1_Init+0xb4>)
 8000a6a:	f002 fa4b 	bl	8002f04 <HAL_ADC_ConfigChannel>
 8000a6e:	4603      	mov	r3, r0
 8000a70:	2b00      	cmp	r3, #0
 8000a72:	d001      	beq.n	8000a78 <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 8000a74:	f001 fae8 	bl	8002048 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_13;
 8000a78:	230d      	movs	r3, #13
 8000a7a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 2;
 8000a7c:	2302      	movs	r3, #2
 8000a7e:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000a80:	463b      	mov	r3, r7
 8000a82:	4619      	mov	r1, r3
 8000a84:	4805      	ldr	r0, [pc, #20]	; (8000a9c <MX_ADC1_Init+0xb4>)
 8000a86:	f002 fa3d 	bl	8002f04 <HAL_ADC_ConfigChannel>
 8000a8a:	4603      	mov	r3, r0
 8000a8c:	2b00      	cmp	r3, #0
 8000a8e:	d001      	beq.n	8000a94 <MX_ADC1_Init+0xac>
  {
    Error_Handler();
 8000a90:	f001 fada 	bl	8002048 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000a94:	bf00      	nop
 8000a96:	3710      	adds	r7, #16
 8000a98:	46bd      	mov	sp, r7
 8000a9a:	bd80      	pop	{r7, pc}
 8000a9c:	200002f0 	.word	0x200002f0
 8000aa0:	40012000 	.word	0x40012000
 8000aa4:	0f000001 	.word	0x0f000001

08000aa8 <MX_ETH_Init>:
  * @brief ETH Initialization Function
  * @param None
  * @retval None
  */
static void MX_ETH_Init(void)
{
 8000aa8:	b580      	push	{r7, lr}
 8000aaa:	af00      	add	r7, sp, #0
   static uint8_t MACAddr[6];

  /* USER CODE BEGIN ETH_Init 1 */

  /* USER CODE END ETH_Init 1 */
  heth.Instance = ETH;
 8000aac:	4b1f      	ldr	r3, [pc, #124]	; (8000b2c <MX_ETH_Init+0x84>)
 8000aae:	4a20      	ldr	r2, [pc, #128]	; (8000b30 <MX_ETH_Init+0x88>)
 8000ab0:	601a      	str	r2, [r3, #0]
  MACAddr[0] = 0x00;
 8000ab2:	4b20      	ldr	r3, [pc, #128]	; (8000b34 <MX_ETH_Init+0x8c>)
 8000ab4:	2200      	movs	r2, #0
 8000ab6:	701a      	strb	r2, [r3, #0]
  MACAddr[1] = 0x80;
 8000ab8:	4b1e      	ldr	r3, [pc, #120]	; (8000b34 <MX_ETH_Init+0x8c>)
 8000aba:	2280      	movs	r2, #128	; 0x80
 8000abc:	705a      	strb	r2, [r3, #1]
  MACAddr[2] = 0xE1;
 8000abe:	4b1d      	ldr	r3, [pc, #116]	; (8000b34 <MX_ETH_Init+0x8c>)
 8000ac0:	22e1      	movs	r2, #225	; 0xe1
 8000ac2:	709a      	strb	r2, [r3, #2]
  MACAddr[3] = 0x00;
 8000ac4:	4b1b      	ldr	r3, [pc, #108]	; (8000b34 <MX_ETH_Init+0x8c>)
 8000ac6:	2200      	movs	r2, #0
 8000ac8:	70da      	strb	r2, [r3, #3]
  MACAddr[4] = 0x00;
 8000aca:	4b1a      	ldr	r3, [pc, #104]	; (8000b34 <MX_ETH_Init+0x8c>)
 8000acc:	2200      	movs	r2, #0
 8000ace:	711a      	strb	r2, [r3, #4]
  MACAddr[5] = 0x00;
 8000ad0:	4b18      	ldr	r3, [pc, #96]	; (8000b34 <MX_ETH_Init+0x8c>)
 8000ad2:	2200      	movs	r2, #0
 8000ad4:	715a      	strb	r2, [r3, #5]
  heth.Init.MACAddr = &MACAddr[0];
 8000ad6:	4b15      	ldr	r3, [pc, #84]	; (8000b2c <MX_ETH_Init+0x84>)
 8000ad8:	4a16      	ldr	r2, [pc, #88]	; (8000b34 <MX_ETH_Init+0x8c>)
 8000ada:	605a      	str	r2, [r3, #4]
  heth.Init.MediaInterface = HAL_ETH_RMII_MODE;
 8000adc:	4b13      	ldr	r3, [pc, #76]	; (8000b2c <MX_ETH_Init+0x84>)
 8000ade:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
 8000ae2:	609a      	str	r2, [r3, #8]
  heth.Init.TxDesc = DMATxDscrTab;
 8000ae4:	4b11      	ldr	r3, [pc, #68]	; (8000b2c <MX_ETH_Init+0x84>)
 8000ae6:	4a14      	ldr	r2, [pc, #80]	; (8000b38 <MX_ETH_Init+0x90>)
 8000ae8:	60da      	str	r2, [r3, #12]
  heth.Init.RxDesc = DMARxDscrTab;
 8000aea:	4b10      	ldr	r3, [pc, #64]	; (8000b2c <MX_ETH_Init+0x84>)
 8000aec:	4a13      	ldr	r2, [pc, #76]	; (8000b3c <MX_ETH_Init+0x94>)
 8000aee:	611a      	str	r2, [r3, #16]
  heth.Init.RxBuffLen = 1524;
 8000af0:	4b0e      	ldr	r3, [pc, #56]	; (8000b2c <MX_ETH_Init+0x84>)
 8000af2:	f240 52f4 	movw	r2, #1524	; 0x5f4
 8000af6:	615a      	str	r2, [r3, #20]

  /* USER CODE BEGIN MACADDRESS */

  /* USER CODE END MACADDRESS */

  if (HAL_ETH_Init(&heth) != HAL_OK)
 8000af8:	480c      	ldr	r0, [pc, #48]	; (8000b2c <MX_ETH_Init+0x84>)
 8000afa:	f003 f9d1 	bl	8003ea0 <HAL_ETH_Init>
 8000afe:	4603      	mov	r3, r0
 8000b00:	2b00      	cmp	r3, #0
 8000b02:	d001      	beq.n	8000b08 <MX_ETH_Init+0x60>
  {
    Error_Handler();
 8000b04:	f001 faa0 	bl	8002048 <Error_Handler>
  }

  memset(&TxConfig, 0 , sizeof(ETH_TxPacketConfig));
 8000b08:	2238      	movs	r2, #56	; 0x38
 8000b0a:	2100      	movs	r1, #0
 8000b0c:	480c      	ldr	r0, [pc, #48]	; (8000b40 <MX_ETH_Init+0x98>)
 8000b0e:	f009 fa4b 	bl	8009fa8 <memset>
  TxConfig.Attributes = ETH_TX_PACKETS_FEATURES_CSUM | ETH_TX_PACKETS_FEATURES_CRCPAD;
 8000b12:	4b0b      	ldr	r3, [pc, #44]	; (8000b40 <MX_ETH_Init+0x98>)
 8000b14:	2221      	movs	r2, #33	; 0x21
 8000b16:	601a      	str	r2, [r3, #0]
  TxConfig.ChecksumCtrl = ETH_CHECKSUM_IPHDR_PAYLOAD_INSERT_PHDR_CALC;
 8000b18:	4b09      	ldr	r3, [pc, #36]	; (8000b40 <MX_ETH_Init+0x98>)
 8000b1a:	f44f 0240 	mov.w	r2, #12582912	; 0xc00000
 8000b1e:	615a      	str	r2, [r3, #20]
  TxConfig.CRCPadCtrl = ETH_CRC_PAD_INSERT;
 8000b20:	4b07      	ldr	r3, [pc, #28]	; (8000b40 <MX_ETH_Init+0x98>)
 8000b22:	2200      	movs	r2, #0
 8000b24:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN ETH_Init 2 */

  /* USER CODE END ETH_Init 2 */

}
 8000b26:	bf00      	nop
 8000b28:	bd80      	pop	{r7, pc}
 8000b2a:	bf00      	nop
 8000b2c:	20000398 	.word	0x20000398
 8000b30:	40028000 	.word	0x40028000
 8000b34:	20000b54 	.word	0x20000b54
 8000b38:	20000250 	.word	0x20000250
 8000b3c:	200001b0 	.word	0x200001b0
 8000b40:	20000178 	.word	0x20000178

08000b44 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8000b44:	b580      	push	{r7, lr}
 8000b46:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000b48:	4b1b      	ldr	r3, [pc, #108]	; (8000bb8 <MX_I2C1_Init+0x74>)
 8000b4a:	4a1c      	ldr	r2, [pc, #112]	; (8000bbc <MX_I2C1_Init+0x78>)
 8000b4c:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8000b4e:	4b1a      	ldr	r3, [pc, #104]	; (8000bb8 <MX_I2C1_Init+0x74>)
 8000b50:	4a1b      	ldr	r2, [pc, #108]	; (8000bc0 <MX_I2C1_Init+0x7c>)
 8000b52:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8000b54:	4b18      	ldr	r3, [pc, #96]	; (8000bb8 <MX_I2C1_Init+0x74>)
 8000b56:	2200      	movs	r2, #0
 8000b58:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8000b5a:	4b17      	ldr	r3, [pc, #92]	; (8000bb8 <MX_I2C1_Init+0x74>)
 8000b5c:	2200      	movs	r2, #0
 8000b5e:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000b60:	4b15      	ldr	r3, [pc, #84]	; (8000bb8 <MX_I2C1_Init+0x74>)
 8000b62:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8000b66:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000b68:	4b13      	ldr	r3, [pc, #76]	; (8000bb8 <MX_I2C1_Init+0x74>)
 8000b6a:	2200      	movs	r2, #0
 8000b6c:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8000b6e:	4b12      	ldr	r3, [pc, #72]	; (8000bb8 <MX_I2C1_Init+0x74>)
 8000b70:	2200      	movs	r2, #0
 8000b72:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000b74:	4b10      	ldr	r3, [pc, #64]	; (8000bb8 <MX_I2C1_Init+0x74>)
 8000b76:	2200      	movs	r2, #0
 8000b78:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000b7a:	4b0f      	ldr	r3, [pc, #60]	; (8000bb8 <MX_I2C1_Init+0x74>)
 8000b7c:	2200      	movs	r2, #0
 8000b7e:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000b80:	480d      	ldr	r0, [pc, #52]	; (8000bb8 <MX_I2C1_Init+0x74>)
 8000b82:	f004 f9cb 	bl	8004f1c <HAL_I2C_Init>
 8000b86:	4603      	mov	r3, r0
 8000b88:	2b00      	cmp	r3, #0
 8000b8a:	d001      	beq.n	8000b90 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8000b8c:	f001 fa5c 	bl	8002048 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8000b90:	2100      	movs	r1, #0
 8000b92:	4809      	ldr	r0, [pc, #36]	; (8000bb8 <MX_I2C1_Init+0x74>)
 8000b94:	f004 ff3b 	bl	8005a0e <HAL_I2CEx_ConfigAnalogFilter>
 8000b98:	4603      	mov	r3, r0
 8000b9a:	2b00      	cmp	r3, #0
 8000b9c:	d001      	beq.n	8000ba2 <MX_I2C1_Init+0x5e>
  {
    Error_Handler();
 8000b9e:	f001 fa53 	bl	8002048 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8000ba2:	2100      	movs	r1, #0
 8000ba4:	4804      	ldr	r0, [pc, #16]	; (8000bb8 <MX_I2C1_Init+0x74>)
 8000ba6:	f004 ff6e 	bl	8005a86 <HAL_I2CEx_ConfigDigitalFilter>
 8000baa:	4603      	mov	r3, r0
 8000bac:	2b00      	cmp	r3, #0
 8000bae:	d001      	beq.n	8000bb4 <MX_I2C1_Init+0x70>
  {
    Error_Handler();
 8000bb0:	f001 fa4a 	bl	8002048 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000bb4:	bf00      	nop
 8000bb6:	bd80      	pop	{r7, pc}
 8000bb8:	20000448 	.word	0x20000448
 8000bbc:	40005400 	.word	0x40005400
 8000bc0:	000186a0 	.word	0x000186a0

08000bc4 <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 8000bc4:	b580      	push	{r7, lr}
 8000bc6:	b090      	sub	sp, #64	; 0x40
 8000bc8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 8000bca:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8000bce:	2200      	movs	r2, #0
 8000bd0:	601a      	str	r2, [r3, #0]
 8000bd2:	605a      	str	r2, [r3, #4]
 8000bd4:	609a      	str	r2, [r3, #8]
 8000bd6:	60da      	str	r2, [r3, #12]
 8000bd8:	611a      	str	r2, [r3, #16]
  RTC_DateTypeDef sDate = {0};
 8000bda:	2300      	movs	r3, #0
 8000bdc:	62bb      	str	r3, [r7, #40]	; 0x28
  RTC_AlarmTypeDef sAlarm = {0};
 8000bde:	463b      	mov	r3, r7
 8000be0:	2228      	movs	r2, #40	; 0x28
 8000be2:	2100      	movs	r1, #0
 8000be4:	4618      	mov	r0, r3
 8000be6:	f009 f9df 	bl	8009fa8 <memset>

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 8000bea:	4b3d      	ldr	r3, [pc, #244]	; (8000ce0 <MX_RTC_Init+0x11c>)
 8000bec:	4a3d      	ldr	r2, [pc, #244]	; (8000ce4 <MX_RTC_Init+0x120>)
 8000bee:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_12;
 8000bf0:	4b3b      	ldr	r3, [pc, #236]	; (8000ce0 <MX_RTC_Init+0x11c>)
 8000bf2:	2240      	movs	r2, #64	; 0x40
 8000bf4:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 8000bf6:	4b3a      	ldr	r3, [pc, #232]	; (8000ce0 <MX_RTC_Init+0x11c>)
 8000bf8:	227f      	movs	r2, #127	; 0x7f
 8000bfa:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 8000bfc:	4b38      	ldr	r3, [pc, #224]	; (8000ce0 <MX_RTC_Init+0x11c>)
 8000bfe:	22ff      	movs	r2, #255	; 0xff
 8000c00:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8000c02:	4b37      	ldr	r3, [pc, #220]	; (8000ce0 <MX_RTC_Init+0x11c>)
 8000c04:	2200      	movs	r2, #0
 8000c06:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8000c08:	4b35      	ldr	r3, [pc, #212]	; (8000ce0 <MX_RTC_Init+0x11c>)
 8000c0a:	2200      	movs	r2, #0
 8000c0c:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8000c0e:	4b34      	ldr	r3, [pc, #208]	; (8000ce0 <MX_RTC_Init+0x11c>)
 8000c10:	2200      	movs	r2, #0
 8000c12:	619a      	str	r2, [r3, #24]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8000c14:	4832      	ldr	r0, [pc, #200]	; (8000ce0 <MX_RTC_Init+0x11c>)
 8000c16:	f005 feeb 	bl	80069f0 <HAL_RTC_Init>
 8000c1a:	4603      	mov	r3, r0
 8000c1c:	2b00      	cmp	r3, #0
 8000c1e:	d001      	beq.n	8000c24 <MX_RTC_Init+0x60>
  {
    Error_Handler();
 8000c20:	f001 fa12 	bl	8002048 <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 0;
 8000c24:	2300      	movs	r3, #0
 8000c26:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
  sTime.Minutes = 0x0;
 8000c2a:	2300      	movs	r3, #0
 8000c2c:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d
  sTime.Seconds = 0x0;
 8000c30:	2300      	movs	r3, #0
 8000c32:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
  sTime.TimeFormat = RTC_HOURFORMAT12_AM;
 8000c36:	2300      	movs	r3, #0
 8000c38:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8000c3c:	2300      	movs	r3, #0
 8000c3e:	63bb      	str	r3, [r7, #56]	; 0x38
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8000c40:	2300      	movs	r3, #0
 8000c42:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 8000c44:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8000c48:	2201      	movs	r2, #1
 8000c4a:	4619      	mov	r1, r3
 8000c4c:	4824      	ldr	r0, [pc, #144]	; (8000ce0 <MX_RTC_Init+0x11c>)
 8000c4e:	f005 ff45 	bl	8006adc <HAL_RTC_SetTime>
 8000c52:	4603      	mov	r3, r0
 8000c54:	2b00      	cmp	r3, #0
 8000c56:	d001      	beq.n	8000c5c <MX_RTC_Init+0x98>
  {
    Error_Handler();
 8000c58:	f001 f9f6 	bl	8002048 <Error_Handler>
  }
  sDate.WeekDay = RTC_WEEKDAY_THURSDAY;
 8000c5c:	2304      	movs	r3, #4
 8000c5e:	f887 3028 	strb.w	r3, [r7, #40]	; 0x28
  sDate.Month = RTC_MONTH_NOVEMBER;
 8000c62:	2311      	movs	r3, #17
 8000c64:	f887 3029 	strb.w	r3, [r7, #41]	; 0x29
  sDate.Date = 0x16;
 8000c68:	2316      	movs	r3, #22
 8000c6a:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
  sDate.Year = 0x23;
 8000c6e:	2323      	movs	r3, #35	; 0x23
 8000c70:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BCD) != HAL_OK)
 8000c74:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8000c78:	2201      	movs	r2, #1
 8000c7a:	4619      	mov	r1, r3
 8000c7c:	4818      	ldr	r0, [pc, #96]	; (8000ce0 <MX_RTC_Init+0x11c>)
 8000c7e:	f006 f825 	bl	8006ccc <HAL_RTC_SetDate>
 8000c82:	4603      	mov	r3, r0
 8000c84:	2b00      	cmp	r3, #0
 8000c86:	d001      	beq.n	8000c8c <MX_RTC_Init+0xc8>
  {
    Error_Handler();
 8000c88:	f001 f9de 	bl	8002048 <Error_Handler>
  }

  /** Enable the Alarm A
  */
  sAlarm.AlarmTime.Hours = 0;
 8000c8c:	2300      	movs	r3, #0
 8000c8e:	703b      	strb	r3, [r7, #0]
  sAlarm.AlarmTime.Minutes = 0x0;
 8000c90:	2300      	movs	r3, #0
 8000c92:	707b      	strb	r3, [r7, #1]
  sAlarm.AlarmTime.Seconds = 0x45;
 8000c94:	2345      	movs	r3, #69	; 0x45
 8000c96:	70bb      	strb	r3, [r7, #2]
  sAlarm.AlarmTime.SubSeconds = 0x0;
 8000c98:	2300      	movs	r3, #0
 8000c9a:	607b      	str	r3, [r7, #4]
  sAlarm.AlarmTime.TimeFormat = RTC_HOURFORMAT12_AM;
 8000c9c:	2300      	movs	r3, #0
 8000c9e:	70fb      	strb	r3, [r7, #3]
  sAlarm.AlarmTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8000ca0:	2300      	movs	r3, #0
 8000ca2:	60fb      	str	r3, [r7, #12]
  sAlarm.AlarmTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8000ca4:	2300      	movs	r3, #0
 8000ca6:	613b      	str	r3, [r7, #16]
  sAlarm.AlarmMask = RTC_ALARMMASK_DATEWEEKDAY;
 8000ca8:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8000cac:	617b      	str	r3, [r7, #20]
  sAlarm.AlarmSubSecondMask = RTC_ALARMSUBSECONDMASK_ALL;
 8000cae:	2300      	movs	r3, #0
 8000cb0:	61bb      	str	r3, [r7, #24]
  sAlarm.AlarmDateWeekDaySel = RTC_ALARMDATEWEEKDAYSEL_DATE;
 8000cb2:	2300      	movs	r3, #0
 8000cb4:	61fb      	str	r3, [r7, #28]
  sAlarm.AlarmDateWeekDay = 0x1;
 8000cb6:	2301      	movs	r3, #1
 8000cb8:	f887 3020 	strb.w	r3, [r7, #32]
  sAlarm.Alarm = RTC_ALARM_A;
 8000cbc:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000cc0:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_RTC_SetAlarm_IT(&hrtc, &sAlarm, RTC_FORMAT_BCD) != HAL_OK)
 8000cc2:	463b      	mov	r3, r7
 8000cc4:	2201      	movs	r2, #1
 8000cc6:	4619      	mov	r1, r3
 8000cc8:	4805      	ldr	r0, [pc, #20]	; (8000ce0 <MX_RTC_Init+0x11c>)
 8000cca:	f006 f8d3 	bl	8006e74 <HAL_RTC_SetAlarm_IT>
 8000cce:	4603      	mov	r3, r0
 8000cd0:	2b00      	cmp	r3, #0
 8000cd2:	d001      	beq.n	8000cd8 <MX_RTC_Init+0x114>
  {
    Error_Handler();
 8000cd4:	f001 f9b8 	bl	8002048 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 8000cd8:	bf00      	nop
 8000cda:	3740      	adds	r7, #64	; 0x40
 8000cdc:	46bd      	mov	sp, r7
 8000cde:	bd80      	pop	{r7, pc}
 8000ce0:	2000049c 	.word	0x2000049c
 8000ce4:	40002800 	.word	0x40002800

08000ce8 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8000ce8:	b580      	push	{r7, lr}
 8000cea:	b086      	sub	sp, #24
 8000cec:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000cee:	f107 0308 	add.w	r3, r7, #8
 8000cf2:	2200      	movs	r2, #0
 8000cf4:	601a      	str	r2, [r3, #0]
 8000cf6:	605a      	str	r2, [r3, #4]
 8000cf8:	609a      	str	r2, [r3, #8]
 8000cfa:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000cfc:	463b      	mov	r3, r7
 8000cfe:	2200      	movs	r2, #0
 8000d00:	601a      	str	r2, [r3, #0]
 8000d02:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8000d04:	4b1d      	ldr	r3, [pc, #116]	; (8000d7c <MX_TIM2_Init+0x94>)
 8000d06:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000d0a:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 8400-1;
 8000d0c:	4b1b      	ldr	r3, [pc, #108]	; (8000d7c <MX_TIM2_Init+0x94>)
 8000d0e:	f242 02cf 	movw	r2, #8399	; 0x20cf
 8000d12:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000d14:	4b19      	ldr	r3, [pc, #100]	; (8000d7c <MX_TIM2_Init+0x94>)
 8000d16:	2200      	movs	r2, #0
 8000d18:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 200-1;
 8000d1a:	4b18      	ldr	r3, [pc, #96]	; (8000d7c <MX_TIM2_Init+0x94>)
 8000d1c:	22c7      	movs	r2, #199	; 0xc7
 8000d1e:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000d20:	4b16      	ldr	r3, [pc, #88]	; (8000d7c <MX_TIM2_Init+0x94>)
 8000d22:	2200      	movs	r2, #0
 8000d24:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000d26:	4b15      	ldr	r3, [pc, #84]	; (8000d7c <MX_TIM2_Init+0x94>)
 8000d28:	2200      	movs	r2, #0
 8000d2a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8000d2c:	4813      	ldr	r0, [pc, #76]	; (8000d7c <MX_TIM2_Init+0x94>)
 8000d2e:	f006 faf0 	bl	8007312 <HAL_TIM_Base_Init>
 8000d32:	4603      	mov	r3, r0
 8000d34:	2b00      	cmp	r3, #0
 8000d36:	d001      	beq.n	8000d3c <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 8000d38:	f001 f986 	bl	8002048 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000d3c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000d40:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8000d42:	f107 0308 	add.w	r3, r7, #8
 8000d46:	4619      	mov	r1, r3
 8000d48:	480c      	ldr	r0, [pc, #48]	; (8000d7c <MX_TIM2_Init+0x94>)
 8000d4a:	f006 ff2b 	bl	8007ba4 <HAL_TIM_ConfigClockSource>
 8000d4e:	4603      	mov	r3, r0
 8000d50:	2b00      	cmp	r3, #0
 8000d52:	d001      	beq.n	8000d58 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 8000d54:	f001 f978 	bl	8002048 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000d58:	2300      	movs	r3, #0
 8000d5a:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000d5c:	2300      	movs	r3, #0
 8000d5e:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000d60:	463b      	mov	r3, r7
 8000d62:	4619      	mov	r1, r3
 8000d64:	4805      	ldr	r0, [pc, #20]	; (8000d7c <MX_TIM2_Init+0x94>)
 8000d66:	f007 fb1d 	bl	80083a4 <HAL_TIMEx_MasterConfigSynchronization>
 8000d6a:	4603      	mov	r3, r0
 8000d6c:	2b00      	cmp	r3, #0
 8000d6e:	d001      	beq.n	8000d74 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 8000d70:	f001 f96a 	bl	8002048 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8000d74:	bf00      	nop
 8000d76:	3718      	adds	r7, #24
 8000d78:	46bd      	mov	sp, r7
 8000d7a:	bd80      	pop	{r7, pc}
 8000d7c:	200004bc 	.word	0x200004bc

08000d80 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8000d80:	b580      	push	{r7, lr}
 8000d82:	b08e      	sub	sp, #56	; 0x38
 8000d84:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000d86:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8000d8a:	2200      	movs	r2, #0
 8000d8c:	601a      	str	r2, [r3, #0]
 8000d8e:	605a      	str	r2, [r3, #4]
 8000d90:	609a      	str	r2, [r3, #8]
 8000d92:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000d94:	f107 0320 	add.w	r3, r7, #32
 8000d98:	2200      	movs	r2, #0
 8000d9a:	601a      	str	r2, [r3, #0]
 8000d9c:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000d9e:	1d3b      	adds	r3, r7, #4
 8000da0:	2200      	movs	r2, #0
 8000da2:	601a      	str	r2, [r3, #0]
 8000da4:	605a      	str	r2, [r3, #4]
 8000da6:	609a      	str	r2, [r3, #8]
 8000da8:	60da      	str	r2, [r3, #12]
 8000daa:	611a      	str	r2, [r3, #16]
 8000dac:	615a      	str	r2, [r3, #20]
 8000dae:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8000db0:	4b2c      	ldr	r3, [pc, #176]	; (8000e64 <MX_TIM3_Init+0xe4>)
 8000db2:	4a2d      	ldr	r2, [pc, #180]	; (8000e68 <MX_TIM3_Init+0xe8>)
 8000db4:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 15;
 8000db6:	4b2b      	ldr	r3, [pc, #172]	; (8000e64 <MX_TIM3_Init+0xe4>)
 8000db8:	220f      	movs	r2, #15
 8000dba:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000dbc:	4b29      	ldr	r3, [pc, #164]	; (8000e64 <MX_TIM3_Init+0xe4>)
 8000dbe:	2200      	movs	r2, #0
 8000dc0:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 199;
 8000dc2:	4b28      	ldr	r3, [pc, #160]	; (8000e64 <MX_TIM3_Init+0xe4>)
 8000dc4:	22c7      	movs	r2, #199	; 0xc7
 8000dc6:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000dc8:	4b26      	ldr	r3, [pc, #152]	; (8000e64 <MX_TIM3_Init+0xe4>)
 8000dca:	2200      	movs	r2, #0
 8000dcc:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8000dce:	4b25      	ldr	r3, [pc, #148]	; (8000e64 <MX_TIM3_Init+0xe4>)
 8000dd0:	2280      	movs	r2, #128	; 0x80
 8000dd2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8000dd4:	4823      	ldr	r0, [pc, #140]	; (8000e64 <MX_TIM3_Init+0xe4>)
 8000dd6:	f006 fa9c 	bl	8007312 <HAL_TIM_Base_Init>
 8000dda:	4603      	mov	r3, r0
 8000ddc:	2b00      	cmp	r3, #0
 8000dde:	d001      	beq.n	8000de4 <MX_TIM3_Init+0x64>
  {
    Error_Handler();
 8000de0:	f001 f932 	bl	8002048 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000de4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000de8:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8000dea:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8000dee:	4619      	mov	r1, r3
 8000df0:	481c      	ldr	r0, [pc, #112]	; (8000e64 <MX_TIM3_Init+0xe4>)
 8000df2:	f006 fed7 	bl	8007ba4 <HAL_TIM_ConfigClockSource>
 8000df6:	4603      	mov	r3, r0
 8000df8:	2b00      	cmp	r3, #0
 8000dfa:	d001      	beq.n	8000e00 <MX_TIM3_Init+0x80>
  {
    Error_Handler();
 8000dfc:	f001 f924 	bl	8002048 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8000e00:	4818      	ldr	r0, [pc, #96]	; (8000e64 <MX_TIM3_Init+0xe4>)
 8000e02:	f006 fb74 	bl	80074ee <HAL_TIM_PWM_Init>
 8000e06:	4603      	mov	r3, r0
 8000e08:	2b00      	cmp	r3, #0
 8000e0a:	d001      	beq.n	8000e10 <MX_TIM3_Init+0x90>
  {
    Error_Handler();
 8000e0c:	f001 f91c 	bl	8002048 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000e10:	2300      	movs	r3, #0
 8000e12:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000e14:	2300      	movs	r3, #0
 8000e16:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8000e18:	f107 0320 	add.w	r3, r7, #32
 8000e1c:	4619      	mov	r1, r3
 8000e1e:	4811      	ldr	r0, [pc, #68]	; (8000e64 <MX_TIM3_Init+0xe4>)
 8000e20:	f007 fac0 	bl	80083a4 <HAL_TIMEx_MasterConfigSynchronization>
 8000e24:	4603      	mov	r3, r0
 8000e26:	2b00      	cmp	r3, #0
 8000e28:	d001      	beq.n	8000e2e <MX_TIM3_Init+0xae>
  {
    Error_Handler();
 8000e2a:	f001 f90d 	bl	8002048 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000e2e:	2360      	movs	r3, #96	; 0x60
 8000e30:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8000e32:	2300      	movs	r3, #0
 8000e34:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000e36:	2300      	movs	r3, #0
 8000e38:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000e3a:	2300      	movs	r3, #0
 8000e3c:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8000e3e:	1d3b      	adds	r3, r7, #4
 8000e40:	2208      	movs	r2, #8
 8000e42:	4619      	mov	r1, r3
 8000e44:	4807      	ldr	r0, [pc, #28]	; (8000e64 <MX_TIM3_Init+0xe4>)
 8000e46:	f006 fdeb 	bl	8007a20 <HAL_TIM_PWM_ConfigChannel>
 8000e4a:	4603      	mov	r3, r0
 8000e4c:	2b00      	cmp	r3, #0
 8000e4e:	d001      	beq.n	8000e54 <MX_TIM3_Init+0xd4>
  {
    Error_Handler();
 8000e50:	f001 f8fa 	bl	8002048 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8000e54:	4803      	ldr	r0, [pc, #12]	; (8000e64 <MX_TIM3_Init+0xe4>)
 8000e56:	f001 fb27 	bl	80024a8 <HAL_TIM_MspPostInit>

}
 8000e5a:	bf00      	nop
 8000e5c:	3738      	adds	r7, #56	; 0x38
 8000e5e:	46bd      	mov	sp, r7
 8000e60:	bd80      	pop	{r7, pc}
 8000e62:	bf00      	nop
 8000e64:	20000504 	.word	0x20000504
 8000e68:	40000400 	.word	0x40000400

08000e6c <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8000e6c:	b580      	push	{r7, lr}
 8000e6e:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8000e70:	4b11      	ldr	r3, [pc, #68]	; (8000eb8 <MX_USART3_UART_Init+0x4c>)
 8000e72:	4a12      	ldr	r2, [pc, #72]	; (8000ebc <MX_USART3_UART_Init+0x50>)
 8000e74:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8000e76:	4b10      	ldr	r3, [pc, #64]	; (8000eb8 <MX_USART3_UART_Init+0x4c>)
 8000e78:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000e7c:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8000e7e:	4b0e      	ldr	r3, [pc, #56]	; (8000eb8 <MX_USART3_UART_Init+0x4c>)
 8000e80:	2200      	movs	r2, #0
 8000e82:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8000e84:	4b0c      	ldr	r3, [pc, #48]	; (8000eb8 <MX_USART3_UART_Init+0x4c>)
 8000e86:	2200      	movs	r2, #0
 8000e88:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8000e8a:	4b0b      	ldr	r3, [pc, #44]	; (8000eb8 <MX_USART3_UART_Init+0x4c>)
 8000e8c:	2200      	movs	r2, #0
 8000e8e:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8000e90:	4b09      	ldr	r3, [pc, #36]	; (8000eb8 <MX_USART3_UART_Init+0x4c>)
 8000e92:	220c      	movs	r2, #12
 8000e94:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000e96:	4b08      	ldr	r3, [pc, #32]	; (8000eb8 <MX_USART3_UART_Init+0x4c>)
 8000e98:	2200      	movs	r2, #0
 8000e9a:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8000e9c:	4b06      	ldr	r3, [pc, #24]	; (8000eb8 <MX_USART3_UART_Init+0x4c>)
 8000e9e:	2200      	movs	r2, #0
 8000ea0:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8000ea2:	4805      	ldr	r0, [pc, #20]	; (8000eb8 <MX_USART3_UART_Init+0x4c>)
 8000ea4:	f007 fb0e 	bl	80084c4 <HAL_UART_Init>
 8000ea8:	4603      	mov	r3, r0
 8000eaa:	2b00      	cmp	r3, #0
 8000eac:	d001      	beq.n	8000eb2 <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 8000eae:	f001 f8cb 	bl	8002048 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8000eb2:	bf00      	nop
 8000eb4:	bd80      	pop	{r7, pc}
 8000eb6:	bf00      	nop
 8000eb8:	2000054c 	.word	0x2000054c
 8000ebc:	40004800 	.word	0x40004800

08000ec0 <MX_USB_OTG_FS_PCD_Init>:
  * @brief USB_OTG_FS Initialization Function
  * @param None
  * @retval None
  */
static void MX_USB_OTG_FS_PCD_Init(void)
{
 8000ec0:	b580      	push	{r7, lr}
 8000ec2:	af00      	add	r7, sp, #0
  /* USER CODE END USB_OTG_FS_Init 0 */

  /* USER CODE BEGIN USB_OTG_FS_Init 1 */

  /* USER CODE END USB_OTG_FS_Init 1 */
  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8000ec4:	4b14      	ldr	r3, [pc, #80]	; (8000f18 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000ec6:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 8000eca:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 8000ecc:	4b12      	ldr	r3, [pc, #72]	; (8000f18 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000ece:	2204      	movs	r2, #4
 8000ed0:	605a      	str	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 8000ed2:	4b11      	ldr	r3, [pc, #68]	; (8000f18 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000ed4:	2202      	movs	r2, #2
 8000ed6:	60da      	str	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 8000ed8:	4b0f      	ldr	r3, [pc, #60]	; (8000f18 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000eda:	2200      	movs	r2, #0
 8000edc:	611a      	str	r2, [r3, #16]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8000ede:	4b0e      	ldr	r3, [pc, #56]	; (8000f18 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000ee0:	2202      	movs	r2, #2
 8000ee2:	619a      	str	r2, [r3, #24]
  hpcd_USB_OTG_FS.Init.Sof_enable = ENABLE;
 8000ee4:	4b0c      	ldr	r3, [pc, #48]	; (8000f18 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000ee6:	2201      	movs	r2, #1
 8000ee8:	61da      	str	r2, [r3, #28]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 8000eea:	4b0b      	ldr	r3, [pc, #44]	; (8000f18 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000eec:	2200      	movs	r2, #0
 8000eee:	621a      	str	r2, [r3, #32]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 8000ef0:	4b09      	ldr	r3, [pc, #36]	; (8000f18 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000ef2:	2200      	movs	r2, #0
 8000ef4:	625a      	str	r2, [r3, #36]	; 0x24
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = ENABLE;
 8000ef6:	4b08      	ldr	r3, [pc, #32]	; (8000f18 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000ef8:	2201      	movs	r2, #1
 8000efa:	62da      	str	r2, [r3, #44]	; 0x2c
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 8000efc:	4b06      	ldr	r3, [pc, #24]	; (8000f18 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000efe:	2200      	movs	r2, #0
 8000f00:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 8000f02:	4805      	ldr	r0, [pc, #20]	; (8000f18 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000f04:	f004 fdfe 	bl	8005b04 <HAL_PCD_Init>
 8000f08:	4603      	mov	r3, r0
 8000f0a:	2b00      	cmp	r3, #0
 8000f0c:	d001      	beq.n	8000f12 <MX_USB_OTG_FS_PCD_Init+0x52>
  {
    Error_Handler();
 8000f0e:	f001 f89b 	bl	8002048 <Error_Handler>
  }
  /* USER CODE BEGIN USB_OTG_FS_Init 2 */

  /* USER CODE END USB_OTG_FS_Init 2 */

}
 8000f12:	bf00      	nop
 8000f14:	bd80      	pop	{r7, pc}
 8000f16:	bf00      	nop
 8000f18:	20000590 	.word	0x20000590

08000f1c <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8000f1c:	b580      	push	{r7, lr}
 8000f1e:	b082      	sub	sp, #8
 8000f20:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8000f22:	2300      	movs	r3, #0
 8000f24:	607b      	str	r3, [r7, #4]
 8000f26:	4b0c      	ldr	r3, [pc, #48]	; (8000f58 <MX_DMA_Init+0x3c>)
 8000f28:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f2a:	4a0b      	ldr	r2, [pc, #44]	; (8000f58 <MX_DMA_Init+0x3c>)
 8000f2c:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8000f30:	6313      	str	r3, [r2, #48]	; 0x30
 8000f32:	4b09      	ldr	r3, [pc, #36]	; (8000f58 <MX_DMA_Init+0x3c>)
 8000f34:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f36:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8000f3a:	607b      	str	r3, [r7, #4]
 8000f3c:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 8000f3e:	2200      	movs	r2, #0
 8000f40:	2100      	movs	r1, #0
 8000f42:	2038      	movs	r0, #56	; 0x38
 8000f44:	f002 fb73 	bl	800362e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 8000f48:	2038      	movs	r0, #56	; 0x38
 8000f4a:	f002 fb8c 	bl	8003666 <HAL_NVIC_EnableIRQ>

}
 8000f4e:	bf00      	nop
 8000f50:	3708      	adds	r7, #8
 8000f52:	46bd      	mov	sp, r7
 8000f54:	bd80      	pop	{r7, pc}
 8000f56:	bf00      	nop
 8000f58:	40023800 	.word	0x40023800

08000f5c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000f5c:	b580      	push	{r7, lr}
 8000f5e:	b08c      	sub	sp, #48	; 0x30
 8000f60:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f62:	f107 031c 	add.w	r3, r7, #28
 8000f66:	2200      	movs	r2, #0
 8000f68:	601a      	str	r2, [r3, #0]
 8000f6a:	605a      	str	r2, [r3, #4]
 8000f6c:	609a      	str	r2, [r3, #8]
 8000f6e:	60da      	str	r2, [r3, #12]
 8000f70:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000f72:	2300      	movs	r3, #0
 8000f74:	61bb      	str	r3, [r7, #24]
 8000f76:	4b5d      	ldr	r3, [pc, #372]	; (80010ec <MX_GPIO_Init+0x190>)
 8000f78:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f7a:	4a5c      	ldr	r2, [pc, #368]	; (80010ec <MX_GPIO_Init+0x190>)
 8000f7c:	f043 0304 	orr.w	r3, r3, #4
 8000f80:	6313      	str	r3, [r2, #48]	; 0x30
 8000f82:	4b5a      	ldr	r3, [pc, #360]	; (80010ec <MX_GPIO_Init+0x190>)
 8000f84:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f86:	f003 0304 	and.w	r3, r3, #4
 8000f8a:	61bb      	str	r3, [r7, #24]
 8000f8c:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000f8e:	2300      	movs	r3, #0
 8000f90:	617b      	str	r3, [r7, #20]
 8000f92:	4b56      	ldr	r3, [pc, #344]	; (80010ec <MX_GPIO_Init+0x190>)
 8000f94:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f96:	4a55      	ldr	r2, [pc, #340]	; (80010ec <MX_GPIO_Init+0x190>)
 8000f98:	f043 0320 	orr.w	r3, r3, #32
 8000f9c:	6313      	str	r3, [r2, #48]	; 0x30
 8000f9e:	4b53      	ldr	r3, [pc, #332]	; (80010ec <MX_GPIO_Init+0x190>)
 8000fa0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000fa2:	f003 0320 	and.w	r3, r3, #32
 8000fa6:	617b      	str	r3, [r7, #20]
 8000fa8:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000faa:	2300      	movs	r3, #0
 8000fac:	613b      	str	r3, [r7, #16]
 8000fae:	4b4f      	ldr	r3, [pc, #316]	; (80010ec <MX_GPIO_Init+0x190>)
 8000fb0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000fb2:	4a4e      	ldr	r2, [pc, #312]	; (80010ec <MX_GPIO_Init+0x190>)
 8000fb4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000fb8:	6313      	str	r3, [r2, #48]	; 0x30
 8000fba:	4b4c      	ldr	r3, [pc, #304]	; (80010ec <MX_GPIO_Init+0x190>)
 8000fbc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000fbe:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000fc2:	613b      	str	r3, [r7, #16]
 8000fc4:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000fc6:	2300      	movs	r3, #0
 8000fc8:	60fb      	str	r3, [r7, #12]
 8000fca:	4b48      	ldr	r3, [pc, #288]	; (80010ec <MX_GPIO_Init+0x190>)
 8000fcc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000fce:	4a47      	ldr	r2, [pc, #284]	; (80010ec <MX_GPIO_Init+0x190>)
 8000fd0:	f043 0301 	orr.w	r3, r3, #1
 8000fd4:	6313      	str	r3, [r2, #48]	; 0x30
 8000fd6:	4b45      	ldr	r3, [pc, #276]	; (80010ec <MX_GPIO_Init+0x190>)
 8000fd8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000fda:	f003 0301 	and.w	r3, r3, #1
 8000fde:	60fb      	str	r3, [r7, #12]
 8000fe0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000fe2:	2300      	movs	r3, #0
 8000fe4:	60bb      	str	r3, [r7, #8]
 8000fe6:	4b41      	ldr	r3, [pc, #260]	; (80010ec <MX_GPIO_Init+0x190>)
 8000fe8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000fea:	4a40      	ldr	r2, [pc, #256]	; (80010ec <MX_GPIO_Init+0x190>)
 8000fec:	f043 0302 	orr.w	r3, r3, #2
 8000ff0:	6313      	str	r3, [r2, #48]	; 0x30
 8000ff2:	4b3e      	ldr	r3, [pc, #248]	; (80010ec <MX_GPIO_Init+0x190>)
 8000ff4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ff6:	f003 0302 	and.w	r3, r3, #2
 8000ffa:	60bb      	str	r3, [r7, #8]
 8000ffc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000ffe:	2300      	movs	r3, #0
 8001000:	607b      	str	r3, [r7, #4]
 8001002:	4b3a      	ldr	r3, [pc, #232]	; (80010ec <MX_GPIO_Init+0x190>)
 8001004:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001006:	4a39      	ldr	r2, [pc, #228]	; (80010ec <MX_GPIO_Init+0x190>)
 8001008:	f043 0308 	orr.w	r3, r3, #8
 800100c:	6313      	str	r3, [r2, #48]	; 0x30
 800100e:	4b37      	ldr	r3, [pc, #220]	; (80010ec <MX_GPIO_Init+0x190>)
 8001010:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001012:	f003 0308 	and.w	r3, r3, #8
 8001016:	607b      	str	r3, [r7, #4]
 8001018:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 800101a:	2300      	movs	r3, #0
 800101c:	603b      	str	r3, [r7, #0]
 800101e:	4b33      	ldr	r3, [pc, #204]	; (80010ec <MX_GPIO_Init+0x190>)
 8001020:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001022:	4a32      	ldr	r2, [pc, #200]	; (80010ec <MX_GPIO_Init+0x190>)
 8001024:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001028:	6313      	str	r3, [r2, #48]	; 0x30
 800102a:	4b30      	ldr	r3, [pc, #192]	; (80010ec <MX_GPIO_Init+0x190>)
 800102c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800102e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001032:	603b      	str	r3, [r7, #0]
 8001034:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD3_Pin|LD2_Pin, GPIO_PIN_RESET);
 8001036:	2200      	movs	r2, #0
 8001038:	f44f 4181 	mov.w	r1, #16512	; 0x4080
 800103c:	482c      	ldr	r0, [pc, #176]	; (80010f0 <MX_GPIO_Init+0x194>)
 800103e:	f003 ff21 	bl	8004e84 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(USB_PowerSwitchOn_GPIO_Port, USB_PowerSwitchOn_Pin, GPIO_PIN_RESET);
 8001042:	2200      	movs	r2, #0
 8001044:	2140      	movs	r1, #64	; 0x40
 8001046:	482b      	ldr	r0, [pc, #172]	; (80010f4 <MX_GPIO_Init+0x198>)
 8001048:	f003 ff1c 	bl	8004e84 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : USER_Btn_Pin */
  GPIO_InitStruct.Pin = USER_Btn_Pin;
 800104c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001050:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001052:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8001056:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001058:	2300      	movs	r3, #0
 800105a:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(USER_Btn_GPIO_Port, &GPIO_InitStruct);
 800105c:	f107 031c 	add.w	r3, r7, #28
 8001060:	4619      	mov	r1, r3
 8001062:	4825      	ldr	r0, [pc, #148]	; (80010f8 <MX_GPIO_Init+0x19c>)
 8001064:	f003 fd4a 	bl	8004afc <HAL_GPIO_Init>

  /*Configure GPIO pin : Joy_btn_Pin */
  GPIO_InitStruct.Pin = Joy_btn_Pin;
 8001068:	2308      	movs	r3, #8
 800106a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 800106c:	f44f 1344 	mov.w	r3, #3211264	; 0x310000
 8001070:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001072:	2301      	movs	r3, #1
 8001074:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(Joy_btn_GPIO_Port, &GPIO_InitStruct);
 8001076:	f107 031c 	add.w	r3, r7, #28
 800107a:	4619      	mov	r1, r3
 800107c:	481f      	ldr	r0, [pc, #124]	; (80010fc <MX_GPIO_Init+0x1a0>)
 800107e:	f003 fd3d 	bl	8004afc <HAL_GPIO_Init>

  /*Configure GPIO pins : LD3_Pin LD2_Pin */
  GPIO_InitStruct.Pin = LD3_Pin|LD2_Pin;
 8001082:	f44f 4381 	mov.w	r3, #16512	; 0x4080
 8001086:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001088:	2301      	movs	r3, #1
 800108a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800108c:	2300      	movs	r3, #0
 800108e:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001090:	2300      	movs	r3, #0
 8001092:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001094:	f107 031c 	add.w	r3, r7, #28
 8001098:	4619      	mov	r1, r3
 800109a:	4815      	ldr	r0, [pc, #84]	; (80010f0 <MX_GPIO_Init+0x194>)
 800109c:	f003 fd2e 	bl	8004afc <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = USB_PowerSwitchOn_Pin;
 80010a0:	2340      	movs	r3, #64	; 0x40
 80010a2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80010a4:	2301      	movs	r3, #1
 80010a6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010a8:	2300      	movs	r3, #0
 80010aa:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80010ac:	2300      	movs	r3, #0
 80010ae:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(USB_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 80010b0:	f107 031c 	add.w	r3, r7, #28
 80010b4:	4619      	mov	r1, r3
 80010b6:	480f      	ldr	r0, [pc, #60]	; (80010f4 <MX_GPIO_Init+0x198>)
 80010b8:	f003 fd20 	bl	8004afc <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_OverCurrent_Pin */
  GPIO_InitStruct.Pin = USB_OverCurrent_Pin;
 80010bc:	2380      	movs	r3, #128	; 0x80
 80010be:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80010c0:	2300      	movs	r3, #0
 80010c2:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010c4:	2300      	movs	r3, #0
 80010c6:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(USB_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 80010c8:	f107 031c 	add.w	r3, r7, #28
 80010cc:	4619      	mov	r1, r3
 80010ce:	4809      	ldr	r0, [pc, #36]	; (80010f4 <MX_GPIO_Init+0x198>)
 80010d0:	f003 fd14 	bl	8004afc <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI3_IRQn, 0, 0);
 80010d4:	2200      	movs	r2, #0
 80010d6:	2100      	movs	r1, #0
 80010d8:	2009      	movs	r0, #9
 80010da:	f002 faa8 	bl	800362e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI3_IRQn);
 80010de:	2009      	movs	r0, #9
 80010e0:	f002 fac1 	bl	8003666 <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80010e4:	bf00      	nop
 80010e6:	3730      	adds	r7, #48	; 0x30
 80010e8:	46bd      	mov	sp, r7
 80010ea:	bd80      	pop	{r7, pc}
 80010ec:	40023800 	.word	0x40023800
 80010f0:	40020400 	.word	0x40020400
 80010f4:	40021800 	.word	0x40021800
 80010f8:	40020800 	.word	0x40020800
 80010fc:	40021400 	.word	0x40021400

08001100 <HAL_GPIO_EXTI_Callback>:

/* USER CODE BEGIN 4 */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin) {
 8001100:	b580      	push	{r7, lr}
 8001102:	b082      	sub	sp, #8
 8001104:	af00      	add	r7, sp, #0
 8001106:	4603      	mov	r3, r0
 8001108:	80fb      	strh	r3, [r7, #6]
	if (GPIO_Pin == GPIO_PIN_3) {
 800110a:	88fb      	ldrh	r3, [r7, #6]
 800110c:	2b08      	cmp	r3, #8
 800110e:	d169      	bne.n	80011e4 <HAL_GPIO_EXTI_Callback+0xe4>
		HAL_GPIO_TogglePin(GPIOB, LD3_Pin);
 8001110:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001114:	4835      	ldr	r0, [pc, #212]	; (80011ec <HAL_GPIO_EXTI_Callback+0xec>)
 8001116:	f003 fece 	bl	8004eb6 <HAL_GPIO_TogglePin>
		current_time = HAL_GetTick();
 800111a:	f001 fc37 	bl	800298c <HAL_GetTick>
 800111e:	4603      	mov	r3, r0
 8001120:	4a33      	ldr	r2, [pc, #204]	; (80011f0 <HAL_GPIO_EXTI_Callback+0xf0>)
 8001122:	6013      	str	r3, [r2, #0]
		interval = current_time - last_time;
 8001124:	4b32      	ldr	r3, [pc, #200]	; (80011f0 <HAL_GPIO_EXTI_Callback+0xf0>)
 8001126:	681a      	ldr	r2, [r3, #0]
 8001128:	4b32      	ldr	r3, [pc, #200]	; (80011f4 <HAL_GPIO_EXTI_Callback+0xf4>)
 800112a:	681b      	ldr	r3, [r3, #0]
 800112c:	1ad3      	subs	r3, r2, r3
 800112e:	4a32      	ldr	r2, [pc, #200]	; (80011f8 <HAL_GPIO_EXTI_Callback+0xf8>)
 8001130:	6013      	str	r3, [r2, #0]
		last_time = current_time;
 8001132:	4b2f      	ldr	r3, [pc, #188]	; (80011f0 <HAL_GPIO_EXTI_Callback+0xf0>)
 8001134:	681b      	ldr	r3, [r3, #0]
 8001136:	4a2f      	ldr	r2, [pc, #188]	; (80011f4 <HAL_GPIO_EXTI_Callback+0xf4>)
 8001138:	6013      	str	r3, [r2, #0]

		if (HAL_GPIO_ReadPin(GPIOF, GPIO_PIN_3) == 1) {
 800113a:	2108      	movs	r1, #8
 800113c:	482f      	ldr	r0, [pc, #188]	; (80011fc <HAL_GPIO_EXTI_Callback+0xfc>)
 800113e:	f003 fe89 	bl	8004e54 <HAL_GPIO_ReadPin>
 8001142:	4603      	mov	r3, r0
 8001144:	2b01      	cmp	r3, #1
 8001146:	d14d      	bne.n	80011e4 <HAL_GPIO_EXTI_Callback+0xe4>
			if (interval < 130) {
 8001148:	4b2b      	ldr	r3, [pc, #172]	; (80011f8 <HAL_GPIO_EXTI_Callback+0xf8>)
 800114a:	681b      	ldr	r3, [r3, #0]
 800114c:	2b81      	cmp	r3, #129	; 0x81
 800114e:	d805      	bhi.n	800115c <HAL_GPIO_EXTI_Callback+0x5c>
				btn_cnt += 3;
 8001150:	4b2b      	ldr	r3, [pc, #172]	; (8001200 <HAL_GPIO_EXTI_Callback+0x100>)
 8001152:	681b      	ldr	r3, [r3, #0]
 8001154:	3303      	adds	r3, #3
 8001156:	4a2a      	ldr	r2, [pc, #168]	; (8001200 <HAL_GPIO_EXTI_Callback+0x100>)
 8001158:	6013      	str	r3, [r2, #0]
 800115a:	e02a      	b.n	80011b2 <HAL_GPIO_EXTI_Callback+0xb2>
			} else if (interval >= 130 && interval < 200) {
 800115c:	4b26      	ldr	r3, [pc, #152]	; (80011f8 <HAL_GPIO_EXTI_Callback+0xf8>)
 800115e:	681b      	ldr	r3, [r3, #0]
 8001160:	2b81      	cmp	r3, #129	; 0x81
 8001162:	d910      	bls.n	8001186 <HAL_GPIO_EXTI_Callback+0x86>
 8001164:	4b24      	ldr	r3, [pc, #144]	; (80011f8 <HAL_GPIO_EXTI_Callback+0xf8>)
 8001166:	681b      	ldr	r3, [r3, #0]
 8001168:	2bc7      	cmp	r3, #199	; 0xc7
 800116a:	d80c      	bhi.n	8001186 <HAL_GPIO_EXTI_Callback+0x86>
				printf("One click!!  interval = %u\r\n",
 800116c:	4b22      	ldr	r3, [pc, #136]	; (80011f8 <HAL_GPIO_EXTI_Callback+0xf8>)
 800116e:	681b      	ldr	r3, [r3, #0]
 8001170:	4619      	mov	r1, r3
 8001172:	4824      	ldr	r0, [pc, #144]	; (8001204 <HAL_GPIO_EXTI_Callback+0x104>)
 8001174:	f008 fd7e 	bl	8009c74 <iprintf>
						(unsigned int) interval);
				btn_cnt = 0;
 8001178:	4b21      	ldr	r3, [pc, #132]	; (8001200 <HAL_GPIO_EXTI_Callback+0x100>)
 800117a:	2200      	movs	r2, #0
 800117c:	601a      	str	r2, [r3, #0]
				current_state.mode = TIME_SETTING;
 800117e:	4b22      	ldr	r3, [pc, #136]	; (8001208 <HAL_GPIO_EXTI_Callback+0x108>)
 8001180:	2201      	movs	r2, #1
 8001182:	701a      	strb	r2, [r3, #0]
 8001184:	e015      	b.n	80011b2 <HAL_GPIO_EXTI_Callback+0xb2>
			} else if (interval >= 300 && interval <= 1000) {
 8001186:	4b1c      	ldr	r3, [pc, #112]	; (80011f8 <HAL_GPIO_EXTI_Callback+0xf8>)
 8001188:	681b      	ldr	r3, [r3, #0]
 800118a:	f5b3 7f96 	cmp.w	r3, #300	; 0x12c
 800118e:	d310      	bcc.n	80011b2 <HAL_GPIO_EXTI_Callback+0xb2>
 8001190:	4b19      	ldr	r3, [pc, #100]	; (80011f8 <HAL_GPIO_EXTI_Callback+0xf8>)
 8001192:	681b      	ldr	r3, [r3, #0]
 8001194:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8001198:	d80b      	bhi.n	80011b2 <HAL_GPIO_EXTI_Callback+0xb2>
				printf("Long click!!  interval = %u\r\n",
 800119a:	4b17      	ldr	r3, [pc, #92]	; (80011f8 <HAL_GPIO_EXTI_Callback+0xf8>)
 800119c:	681b      	ldr	r3, [r3, #0]
 800119e:	4619      	mov	r1, r3
 80011a0:	481a      	ldr	r0, [pc, #104]	; (800120c <HAL_GPIO_EXTI_Callback+0x10c>)
 80011a2:	f008 fd67 	bl	8009c74 <iprintf>
						(unsigned int) interval);
				btn_cnt = 0;
 80011a6:	4b16      	ldr	r3, [pc, #88]	; (8001200 <HAL_GPIO_EXTI_Callback+0x100>)
 80011a8:	2200      	movs	r2, #0
 80011aa:	601a      	str	r2, [r3, #0]
				current_state.mode = ALARM_TIME_SETTING;
 80011ac:	4b16      	ldr	r3, [pc, #88]	; (8001208 <HAL_GPIO_EXTI_Callback+0x108>)
 80011ae:	2202      	movs	r2, #2
 80011b0:	701a      	strb	r2, [r3, #0]
			}
			if (btn_cnt >= 5) {
 80011b2:	4b13      	ldr	r3, [pc, #76]	; (8001200 <HAL_GPIO_EXTI_Callback+0x100>)
 80011b4:	681b      	ldr	r3, [r3, #0]
 80011b6:	2b04      	cmp	r3, #4
 80011b8:	dd14      	ble.n	80011e4 <HAL_GPIO_EXTI_Callback+0xe4>
				printf("Double click!!  interval = %u   btn_cnt = %d  \r\n",
 80011ba:	4b0f      	ldr	r3, [pc, #60]	; (80011f8 <HAL_GPIO_EXTI_Callback+0xf8>)
 80011bc:	681b      	ldr	r3, [r3, #0]
 80011be:	4a10      	ldr	r2, [pc, #64]	; (8001200 <HAL_GPIO_EXTI_Callback+0x100>)
 80011c0:	6812      	ldr	r2, [r2, #0]
 80011c2:	4619      	mov	r1, r3
 80011c4:	4812      	ldr	r0, [pc, #72]	; (8001210 <HAL_GPIO_EXTI_Callback+0x110>)
 80011c6:	f008 fd55 	bl	8009c74 <iprintf>
						(unsigned int) interval, btn_cnt);
				btn_cnt = 0;
 80011ca:	4b0d      	ldr	r3, [pc, #52]	; (8001200 <HAL_GPIO_EXTI_Callback+0x100>)
 80011cc:	2200      	movs	r2, #0
 80011ce:	601a      	str	r2, [r3, #0]
//				musicOn(); // FOR TEST
				HAL_TIM_Base_Start_IT(&htim2);
 80011d0:	4810      	ldr	r0, [pc, #64]	; (8001214 <HAL_GPIO_EXTI_Callback+0x114>)
 80011d2:	f006 f8ed 	bl	80073b0 <HAL_TIM_Base_Start_IT>
				HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_3);
 80011d6:	2108      	movs	r1, #8
 80011d8:	480f      	ldr	r0, [pc, #60]	; (8001218 <HAL_GPIO_EXTI_Callback+0x118>)
 80011da:	f006 f9e1 	bl	80075a0 <HAL_TIM_PWM_Start>
				current_state.mode = MUSIC_SELECT;
 80011de:	4b0a      	ldr	r3, [pc, #40]	; (8001208 <HAL_GPIO_EXTI_Callback+0x108>)
 80011e0:	2203      	movs	r2, #3
 80011e2:	701a      	strb	r2, [r3, #0]
			}
		}
	}
}
 80011e4:	bf00      	nop
 80011e6:	3708      	adds	r7, #8
 80011e8:	46bd      	mov	sp, r7
 80011ea:	bd80      	pop	{r7, pc}
 80011ec:	40020400 	.word	0x40020400
 80011f0:	20000aa4 	.word	0x20000aa4
 80011f4:	20000aa8 	.word	0x20000aa8
 80011f8:	20000aac 	.word	0x20000aac
 80011fc:	40021400 	.word	0x40021400
 8001200:	20000ab0 	.word	0x20000ab0
 8001204:	0800ae6c 	.word	0x0800ae6c
 8001208:	20000afc 	.word	0x20000afc
 800120c:	0800ae8c 	.word	0x0800ae8c
 8001210:	0800aeac 	.word	0x0800aeac
 8001214:	200004bc 	.word	0x200004bc
 8001218:	20000504 	.word	0x20000504

0800121c <HAL_RTC_AlarmAEventCallback>:

void HAL_RTC_AlarmAEventCallback(RTC_HandleTypeDef *hrtc) {
 800121c:	b580      	push	{r7, lr}
 800121e:	b084      	sub	sp, #16
 8001220:	af02      	add	r7, sp, #8
 8001222:	6078      	str	r0, [r7, #4]
	printf("Alarm!! Alarm time: %s %d: %d: %d \r\n",
			ampm[RTC_Alarm.AlarmTime.TimeFormat], RTC_Alarm.AlarmTime.Hours,
 8001224:	4b0c      	ldr	r3, [pc, #48]	; (8001258 <HAL_RTC_AlarmAEventCallback+0x3c>)
 8001226:	78db      	ldrb	r3, [r3, #3]
 8001228:	461a      	mov	r2, r3
 800122a:	4613      	mov	r3, r2
 800122c:	005b      	lsls	r3, r3, #1
 800122e:	4413      	add	r3, r2
 8001230:	4a0a      	ldr	r2, [pc, #40]	; (800125c <HAL_RTC_AlarmAEventCallback+0x40>)
 8001232:	1899      	adds	r1, r3, r2
 8001234:	4b08      	ldr	r3, [pc, #32]	; (8001258 <HAL_RTC_AlarmAEventCallback+0x3c>)
 8001236:	781b      	ldrb	r3, [r3, #0]
	printf("Alarm!! Alarm time: %s %d: %d: %d \r\n",
 8001238:	461a      	mov	r2, r3
			RTC_Alarm.AlarmTime.Minutes, RTC_Alarm.AlarmTime.Seconds);
 800123a:	4b07      	ldr	r3, [pc, #28]	; (8001258 <HAL_RTC_AlarmAEventCallback+0x3c>)
 800123c:	785b      	ldrb	r3, [r3, #1]
	printf("Alarm!! Alarm time: %s %d: %d: %d \r\n",
 800123e:	4618      	mov	r0, r3
			RTC_Alarm.AlarmTime.Minutes, RTC_Alarm.AlarmTime.Seconds);
 8001240:	4b05      	ldr	r3, [pc, #20]	; (8001258 <HAL_RTC_AlarmAEventCallback+0x3c>)
 8001242:	789b      	ldrb	r3, [r3, #2]
	printf("Alarm!! Alarm time: %s %d: %d: %d \r\n",
 8001244:	9300      	str	r3, [sp, #0]
 8001246:	4603      	mov	r3, r0
 8001248:	4805      	ldr	r0, [pc, #20]	; (8001260 <HAL_RTC_AlarmAEventCallback+0x44>)
 800124a:	f008 fd13 	bl	8009c74 <iprintf>
//	start = 1;
//	seq = 0;
//
//	HAL_TIM_Base_Start_IT(&htim2);
//	HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_3);
}
 800124e:	bf00      	nop
 8001250:	3708      	adds	r7, #8
 8001252:	46bd      	mov	sp, r7
 8001254:	bd80      	pop	{r7, pc}
 8001256:	bf00      	nop
 8001258:	20000b24 	.word	0x20000b24
 800125c:	20000094 	.word	0x20000094
 8001260:	0800aee0 	.word	0x0800aee0

08001264 <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 8001264:	b480      	push	{r7}
 8001266:	b083      	sub	sp, #12
 8001268:	af00      	add	r7, sp, #0
 800126a:	6078      	str	r0, [r7, #4]
//		break;
//	default:
//		break;
//	}

}
 800126c:	bf00      	nop
 800126e:	370c      	adds	r7, #12
 8001270:	46bd      	mov	sp, r7
 8001272:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001276:	4770      	bx	lr

08001278 <_write>:


int _write(int file, char *ptr, int len) {
 8001278:	b580      	push	{r7, lr}
 800127a:	b084      	sub	sp, #16
 800127c:	af00      	add	r7, sp, #0
 800127e:	60f8      	str	r0, [r7, #12]
 8001280:	60b9      	str	r1, [r7, #8]
 8001282:	607a      	str	r2, [r7, #4]
	HAL_UART_Transmit(&huart3, (uint8_t*) ptr, len, 500);
 8001284:	687b      	ldr	r3, [r7, #4]
 8001286:	b29a      	uxth	r2, r3
 8001288:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 800128c:	68b9      	ldr	r1, [r7, #8]
 800128e:	4804      	ldr	r0, [pc, #16]	; (80012a0 <_write+0x28>)
 8001290:	f007 f965 	bl	800855e <HAL_UART_Transmit>
	return len;
 8001294:	687b      	ldr	r3, [r7, #4]
}
 8001296:	4618      	mov	r0, r3
 8001298:	3710      	adds	r7, #16
 800129a:	46bd      	mov	sp, r7
 800129c:	bd80      	pop	{r7, pc}
 800129e:	bf00      	nop
 80012a0:	2000054c 	.word	0x2000054c

080012a4 <readFlash>:

uint8_t readFlash(uint32_t addr) {
 80012a4:	b480      	push	{r7}
 80012a6:	b085      	sub	sp, #20
 80012a8:	af00      	add	r7, sp, #0
 80012aa:	6078      	str	r0, [r7, #4]
	uint8_t value = *(uint8_t*) addr;
 80012ac:	687b      	ldr	r3, [r7, #4]
 80012ae:	781b      	ldrb	r3, [r3, #0]
 80012b0:	73fb      	strb	r3, [r7, #15]

//	printf("flash value=%d\r\n", value);

	return value;
 80012b2:	7bfb      	ldrb	r3, [r7, #15]
}
 80012b4:	4618      	mov	r0, r3
 80012b6:	3714      	adds	r7, #20
 80012b8:	46bd      	mov	sp, r7
 80012ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012be:	4770      	bx	lr

080012c0 <init_getFlashTime>:

void init_getFlashTime() {
 80012c0:	b580      	push	{r7, lr}
 80012c2:	af00      	add	r7, sp, #0
	RTC_Time.Hours = readFlash(FLASH_USER_START_ADDR);
 80012c4:	4813      	ldr	r0, [pc, #76]	; (8001314 <init_getFlashTime+0x54>)
 80012c6:	f7ff ffed 	bl	80012a4 <readFlash>
 80012ca:	4603      	mov	r3, r0
 80012cc:	461a      	mov	r2, r3
 80012ce:	4b12      	ldr	r3, [pc, #72]	; (8001318 <init_getFlashTime+0x58>)
 80012d0:	701a      	strb	r2, [r3, #0]
	RTC_Time.Minutes = readFlash(FLASH_USER_START_ADDR + 1);
 80012d2:	4812      	ldr	r0, [pc, #72]	; (800131c <init_getFlashTime+0x5c>)
 80012d4:	f7ff ffe6 	bl	80012a4 <readFlash>
 80012d8:	4603      	mov	r3, r0
 80012da:	461a      	mov	r2, r3
 80012dc:	4b0e      	ldr	r3, [pc, #56]	; (8001318 <init_getFlashTime+0x58>)
 80012de:	705a      	strb	r2, [r3, #1]
	RTC_Time.Seconds = readFlash(FLASH_USER_START_ADDR + 2);
 80012e0:	480f      	ldr	r0, [pc, #60]	; (8001320 <init_getFlashTime+0x60>)
 80012e2:	f7ff ffdf 	bl	80012a4 <readFlash>
 80012e6:	4603      	mov	r3, r0
 80012e8:	461a      	mov	r2, r3
 80012ea:	4b0b      	ldr	r3, [pc, #44]	; (8001318 <init_getFlashTime+0x58>)
 80012ec:	709a      	strb	r2, [r3, #2]

	HAL_RTC_SetTime(&hrtc, &RTC_Time, RTC_FORMAT_BIN);
 80012ee:	2200      	movs	r2, #0
 80012f0:	4909      	ldr	r1, [pc, #36]	; (8001318 <init_getFlashTime+0x58>)
 80012f2:	480c      	ldr	r0, [pc, #48]	; (8001324 <init_getFlashTime+0x64>)
 80012f4:	f005 fbf2 	bl	8006adc <HAL_RTC_SetTime>

	printf("Setting time: %d : %d : %d \r\n", RTC_Time.Hours, RTC_Time.Minutes,
 80012f8:	4b07      	ldr	r3, [pc, #28]	; (8001318 <init_getFlashTime+0x58>)
 80012fa:	781b      	ldrb	r3, [r3, #0]
 80012fc:	4619      	mov	r1, r3
 80012fe:	4b06      	ldr	r3, [pc, #24]	; (8001318 <init_getFlashTime+0x58>)
 8001300:	785b      	ldrb	r3, [r3, #1]
 8001302:	461a      	mov	r2, r3
			RTC_Time.Seconds);
 8001304:	4b04      	ldr	r3, [pc, #16]	; (8001318 <init_getFlashTime+0x58>)
 8001306:	789b      	ldrb	r3, [r3, #2]
	printf("Setting time: %d : %d : %d \r\n", RTC_Time.Hours, RTC_Time.Minutes,
 8001308:	4807      	ldr	r0, [pc, #28]	; (8001328 <init_getFlashTime+0x68>)
 800130a:	f008 fcb3 	bl	8009c74 <iprintf>
}
 800130e:	bf00      	nop
 8001310:	bd80      	pop	{r7, pc}
 8001312:	bf00      	nop
 8001314:	080c0000 	.word	0x080c0000
 8001318:	20000b10 	.word	0x20000b10
 800131c:	080c0001 	.word	0x080c0001
 8001320:	080c0002 	.word	0x080c0002
 8001324:	2000049c 	.word	0x2000049c
 8001328:	0800af08 	.word	0x0800af08

0800132c <init_getFlashAlarm>:

void init_getFlashAlarm() {
 800132c:	b580      	push	{r7, lr}
 800132e:	af00      	add	r7, sp, #0
	RTC_Alarm.AlarmTime.Hours = readFlash(FLASH_USER_START_ADDR + 3);
 8001330:	4813      	ldr	r0, [pc, #76]	; (8001380 <init_getFlashAlarm+0x54>)
 8001332:	f7ff ffb7 	bl	80012a4 <readFlash>
 8001336:	4603      	mov	r3, r0
 8001338:	461a      	mov	r2, r3
 800133a:	4b12      	ldr	r3, [pc, #72]	; (8001384 <init_getFlashAlarm+0x58>)
 800133c:	701a      	strb	r2, [r3, #0]
	RTC_Alarm.AlarmTime.Minutes = readFlash(FLASH_USER_START_ADDR + 4);
 800133e:	4812      	ldr	r0, [pc, #72]	; (8001388 <init_getFlashAlarm+0x5c>)
 8001340:	f7ff ffb0 	bl	80012a4 <readFlash>
 8001344:	4603      	mov	r3, r0
 8001346:	461a      	mov	r2, r3
 8001348:	4b0e      	ldr	r3, [pc, #56]	; (8001384 <init_getFlashAlarm+0x58>)
 800134a:	705a      	strb	r2, [r3, #1]
	RTC_Alarm.AlarmTime.Seconds = readFlash(FLASH_USER_START_ADDR + 5);
 800134c:	480f      	ldr	r0, [pc, #60]	; (800138c <init_getFlashAlarm+0x60>)
 800134e:	f7ff ffa9 	bl	80012a4 <readFlash>
 8001352:	4603      	mov	r3, r0
 8001354:	461a      	mov	r2, r3
 8001356:	4b0b      	ldr	r3, [pc, #44]	; (8001384 <init_getFlashAlarm+0x58>)
 8001358:	709a      	strb	r2, [r3, #2]

	HAL_RTC_SetTime(&hrtc, &RTC_Time, RTC_FORMAT_BIN);
 800135a:	2200      	movs	r2, #0
 800135c:	490c      	ldr	r1, [pc, #48]	; (8001390 <init_getFlashAlarm+0x64>)
 800135e:	480d      	ldr	r0, [pc, #52]	; (8001394 <init_getFlashAlarm+0x68>)
 8001360:	f005 fbbc 	bl	8006adc <HAL_RTC_SetTime>

	printf("Setting Alarm time: %d : %d : %d \r\n", RTC_Alarm.AlarmTime.Hours,
 8001364:	4b07      	ldr	r3, [pc, #28]	; (8001384 <init_getFlashAlarm+0x58>)
 8001366:	781b      	ldrb	r3, [r3, #0]
 8001368:	4619      	mov	r1, r3
			RTC_Alarm.AlarmTime.Minutes, RTC_Alarm.AlarmTime.Seconds);
 800136a:	4b06      	ldr	r3, [pc, #24]	; (8001384 <init_getFlashAlarm+0x58>)
 800136c:	785b      	ldrb	r3, [r3, #1]
	printf("Setting Alarm time: %d : %d : %d \r\n", RTC_Alarm.AlarmTime.Hours,
 800136e:	461a      	mov	r2, r3
			RTC_Alarm.AlarmTime.Minutes, RTC_Alarm.AlarmTime.Seconds);
 8001370:	4b04      	ldr	r3, [pc, #16]	; (8001384 <init_getFlashAlarm+0x58>)
 8001372:	789b      	ldrb	r3, [r3, #2]
	printf("Setting Alarm time: %d : %d : %d \r\n", RTC_Alarm.AlarmTime.Hours,
 8001374:	4808      	ldr	r0, [pc, #32]	; (8001398 <init_getFlashAlarm+0x6c>)
 8001376:	f008 fc7d 	bl	8009c74 <iprintf>
}
 800137a:	bf00      	nop
 800137c:	bd80      	pop	{r7, pc}
 800137e:	bf00      	nop
 8001380:	080c0003 	.word	0x080c0003
 8001384:	20000b24 	.word	0x20000b24
 8001388:	080c0004 	.word	0x080c0004
 800138c:	080c0005 	.word	0x080c0005
 8001390:	20000b10 	.word	0x20000b10
 8001394:	2000049c 	.word	0x2000049c
 8001398:	0800af28 	.word	0x0800af28

0800139c <init_getFlashMusic>:

void init_getFlashMusic() {
 800139c:	b580      	push	{r7, lr}
 800139e:	af00      	add	r7, sp, #0
	current_state.music_num = readFlash(FLASH_USER_START_ADDR + 6);
 80013a0:	480c      	ldr	r0, [pc, #48]	; (80013d4 <init_getFlashMusic+0x38>)
 80013a2:	f7ff ff7f 	bl	80012a4 <readFlash>
 80013a6:	4603      	mov	r3, r0
 80013a8:	461a      	mov	r2, r3
 80013aa:	4b0b      	ldr	r3, [pc, #44]	; (80013d8 <init_getFlashMusic+0x3c>)
 80013ac:	605a      	str	r2, [r3, #4]

	printf("Setting Music: %d %s\r\n", current_state.music_num,
 80013ae:	4b0a      	ldr	r3, [pc, #40]	; (80013d8 <init_getFlashMusic+0x3c>)
 80013b0:	6859      	ldr	r1, [r3, #4]
			alarmMusic[current_state.music_num].musicTitle);
 80013b2:	4b09      	ldr	r3, [pc, #36]	; (80013d8 <init_getFlashMusic+0x3c>)
 80013b4:	685a      	ldr	r2, [r3, #4]
 80013b6:	4613      	mov	r3, r2
 80013b8:	005b      	lsls	r3, r3, #1
 80013ba:	4413      	add	r3, r2
 80013bc:	00da      	lsls	r2, r3, #3
 80013be:	1ad2      	subs	r2, r2, r3
 80013c0:	4b06      	ldr	r3, [pc, #24]	; (80013dc <init_getFlashMusic+0x40>)
 80013c2:	4413      	add	r3, r2
 80013c4:	3301      	adds	r3, #1
	printf("Setting Music: %d %s\r\n", current_state.music_num,
 80013c6:	461a      	mov	r2, r3
 80013c8:	4805      	ldr	r0, [pc, #20]	; (80013e0 <init_getFlashMusic+0x44>)
 80013ca:	f008 fc53 	bl	8009c74 <iprintf>
}
 80013ce:	bf00      	nop
 80013d0:	bd80      	pop	{r7, pc}
 80013d2:	bf00      	nop
 80013d4:	080c0006 	.word	0x080c0006
 80013d8:	20000afc 	.word	0x20000afc
 80013dc:	2000009c 	.word	0x2000009c
 80013e0:	0800af4c 	.word	0x0800af4c

080013e4 <lcd_clear>:

void lcd_clear() {
 80013e4:	b580      	push	{r7, lr}
 80013e6:	af00      	add	r7, sp, #0
	LCD_SendCommand(LCD_ADDR, 0b00000001);
 80013e8:	2101      	movs	r1, #1
 80013ea:	204e      	movs	r0, #78	; 0x4e
 80013ec:	f7ff f998 	bl	8000720 <LCD_SendCommand>
}
 80013f0:	bf00      	nop
 80013f2:	bd80      	pop	{r7, pc}

080013f4 <get_time>:

void get_time(void) {
 80013f4:	b580      	push	{r7, lr}
 80013f6:	b082      	sub	sp, #8
 80013f8:	af02      	add	r7, sp, #8
	HAL_RTC_GetTime(&hrtc, &RTC_Time, RTC_FORMAT_BIN);
 80013fa:	2200      	movs	r2, #0
 80013fc:	4911      	ldr	r1, [pc, #68]	; (8001444 <get_time+0x50>)
 80013fe:	4812      	ldr	r0, [pc, #72]	; (8001448 <get_time+0x54>)
 8001400:	f005 fc06 	bl	8006c10 <HAL_RTC_GetTime>
	HAL_RTC_GetDate(&hrtc, &sDate, RTC_FORMAT_BIN);
 8001404:	2200      	movs	r2, #0
 8001406:	4911      	ldr	r1, [pc, #68]	; (800144c <get_time+0x58>)
 8001408:	480f      	ldr	r0, [pc, #60]	; (8001448 <get_time+0x54>)
 800140a:	f005 fce3 	bl	8006dd4 <HAL_RTC_GetDate>

	sprintf((char*) temp_time_buf, "%s %02d: %02d: %02d",
			ampm[RTC_Time.TimeFormat], RTC_Time.Hours, RTC_Time.Minutes,
 800140e:	4b0d      	ldr	r3, [pc, #52]	; (8001444 <get_time+0x50>)
 8001410:	78db      	ldrb	r3, [r3, #3]
 8001412:	461a      	mov	r2, r3
 8001414:	4613      	mov	r3, r2
 8001416:	005b      	lsls	r3, r3, #1
 8001418:	4413      	add	r3, r2
 800141a:	4a0d      	ldr	r2, [pc, #52]	; (8001450 <get_time+0x5c>)
 800141c:	441a      	add	r2, r3
 800141e:	4b09      	ldr	r3, [pc, #36]	; (8001444 <get_time+0x50>)
 8001420:	781b      	ldrb	r3, [r3, #0]
	sprintf((char*) temp_time_buf, "%s %02d: %02d: %02d",
 8001422:	4618      	mov	r0, r3
			ampm[RTC_Time.TimeFormat], RTC_Time.Hours, RTC_Time.Minutes,
 8001424:	4b07      	ldr	r3, [pc, #28]	; (8001444 <get_time+0x50>)
 8001426:	785b      	ldrb	r3, [r3, #1]
	sprintf((char*) temp_time_buf, "%s %02d: %02d: %02d",
 8001428:	4619      	mov	r1, r3
			RTC_Time.Seconds);
 800142a:	4b06      	ldr	r3, [pc, #24]	; (8001444 <get_time+0x50>)
 800142c:	789b      	ldrb	r3, [r3, #2]
	sprintf((char*) temp_time_buf, "%s %02d: %02d: %02d",
 800142e:	9301      	str	r3, [sp, #4]
 8001430:	9100      	str	r1, [sp, #0]
 8001432:	4603      	mov	r3, r0
 8001434:	4907      	ldr	r1, [pc, #28]	; (8001454 <get_time+0x60>)
 8001436:	4808      	ldr	r0, [pc, #32]	; (8001458 <get_time+0x64>)
 8001438:	f008 fcbe 	bl	8009db8 <siprintf>
}
 800143c:	bf00      	nop
 800143e:	46bd      	mov	sp, r7
 8001440:	bd80      	pop	{r7, pc}
 8001442:	bf00      	nop
 8001444:	20000b10 	.word	0x20000b10
 8001448:	2000049c 	.word	0x2000049c
 800144c:	20000b0c 	.word	0x20000b0c
 8001450:	20000094 	.word	0x20000094
 8001454:	0800af64 	.word	0x0800af64
 8001458:	20000adc 	.word	0x20000adc

0800145c <showCurrentTime>:

void showCurrentTime() {
 800145c:	b580      	push	{r7, lr}
 800145e:	af00      	add	r7, sp, #0
	LCD_SendCommand(LCD_ADDR, 0b10000000);
 8001460:	2180      	movs	r1, #128	; 0x80
 8001462:	204e      	movs	r0, #78	; 0x4e
 8001464:	f7ff f95c 	bl	8000720 <LCD_SendCommand>
	LCD_SendString(LCD_ADDR, "Current Time");
 8001468:	4906      	ldr	r1, [pc, #24]	; (8001484 <showCurrentTime+0x28>)
 800146a:	204e      	movs	r0, #78	; 0x4e
 800146c:	f7ff f999 	bl	80007a2 <LCD_SendString>

	LCD_SendCommand(LCD_ADDR, 0b11000000);
 8001470:	21c0      	movs	r1, #192	; 0xc0
 8001472:	204e      	movs	r0, #78	; 0x4e
 8001474:	f7ff f954 	bl	8000720 <LCD_SendCommand>
	LCD_SendString(LCD_ADDR, temp_time_buf);
 8001478:	4903      	ldr	r1, [pc, #12]	; (8001488 <showCurrentTime+0x2c>)
 800147a:	204e      	movs	r0, #78	; 0x4e
 800147c:	f7ff f991 	bl	80007a2 <LCD_SendString>
}
 8001480:	bf00      	nop
 8001482:	bd80      	pop	{r7, pc}
 8001484:	0800af78 	.word	0x0800af78
 8001488:	20000adc 	.word	0x20000adc

0800148c <timeDisplay>:

void timeDisplay() {
 800148c:	b580      	push	{r7, lr}
 800148e:	b084      	sub	sp, #16
 8001490:	af02      	add	r7, sp, #8
	uint8_t hours;
	uint8_t minutes;
	uint8_t seconds;

	if (current_state.mode == TIME_SETTING) {
 8001492:	4b51      	ldr	r3, [pc, #324]	; (80015d8 <timeDisplay+0x14c>)
 8001494:	781b      	ldrb	r3, [r3, #0]
 8001496:	2b01      	cmp	r3, #1
 8001498:	d114      	bne.n	80014c4 <timeDisplay+0x38>
		LCD_SendCommand(LCD_ADDR, 0b10000000);
 800149a:	2180      	movs	r1, #128	; 0x80
 800149c:	204e      	movs	r0, #78	; 0x4e
 800149e:	f7ff f93f 	bl	8000720 <LCD_SendCommand>
		LCD_SendString(LCD_ADDR, "Time Setting");
 80014a2:	494e      	ldr	r1, [pc, #312]	; (80015dc <timeDisplay+0x150>)
 80014a4:	204e      	movs	r0, #78	; 0x4e
 80014a6:	f7ff f97c 	bl	80007a2 <LCD_SendString>

		hours = stime.hours;
 80014aa:	4b4d      	ldr	r3, [pc, #308]	; (80015e0 <timeDisplay+0x154>)
 80014ac:	f993 3000 	ldrsb.w	r3, [r3]
 80014b0:	71fb      	strb	r3, [r7, #7]
		minutes = stime.minutes;
 80014b2:	4b4b      	ldr	r3, [pc, #300]	; (80015e0 <timeDisplay+0x154>)
 80014b4:	f993 3001 	ldrsb.w	r3, [r3, #1]
 80014b8:	71bb      	strb	r3, [r7, #6]
		seconds = stime.seconds;
 80014ba:	4b49      	ldr	r3, [pc, #292]	; (80015e0 <timeDisplay+0x154>)
 80014bc:	f993 3002 	ldrsb.w	r3, [r3, #2]
 80014c0:	717b      	strb	r3, [r7, #5]
 80014c2:	e017      	b.n	80014f4 <timeDisplay+0x68>
	} else if (current_state.mode == ALARM_TIME_SETTING) {
 80014c4:	4b44      	ldr	r3, [pc, #272]	; (80015d8 <timeDisplay+0x14c>)
 80014c6:	781b      	ldrb	r3, [r3, #0]
 80014c8:	2b02      	cmp	r3, #2
 80014ca:	d113      	bne.n	80014f4 <timeDisplay+0x68>
		LCD_SendCommand(LCD_ADDR, 0b10000000);
 80014cc:	2180      	movs	r1, #128	; 0x80
 80014ce:	204e      	movs	r0, #78	; 0x4e
 80014d0:	f7ff f926 	bl	8000720 <LCD_SendCommand>
		LCD_SendString(LCD_ADDR, "Alarm Setting");
 80014d4:	4943      	ldr	r1, [pc, #268]	; (80015e4 <timeDisplay+0x158>)
 80014d6:	204e      	movs	r0, #78	; 0x4e
 80014d8:	f7ff f963 	bl	80007a2 <LCD_SendString>

		hours = atime.hours;
 80014dc:	4b42      	ldr	r3, [pc, #264]	; (80015e8 <timeDisplay+0x15c>)
 80014de:	f993 3000 	ldrsb.w	r3, [r3]
 80014e2:	71fb      	strb	r3, [r7, #7]
		minutes = atime.minutes;
 80014e4:	4b40      	ldr	r3, [pc, #256]	; (80015e8 <timeDisplay+0x15c>)
 80014e6:	f993 3001 	ldrsb.w	r3, [r3, #1]
 80014ea:	71bb      	strb	r3, [r7, #6]
		seconds = atime.seconds;
 80014ec:	4b3e      	ldr	r3, [pc, #248]	; (80015e8 <timeDisplay+0x15c>)
 80014ee:	f993 3002 	ldrsb.w	r3, [r3, #2]
 80014f2:	717b      	strb	r3, [r7, #5]
	}

	if (hours >= 12) {
 80014f4:	79fb      	ldrb	r3, [r7, #7]
 80014f6:	2b0b      	cmp	r3, #11
 80014f8:	d933      	bls.n	8001562 <timeDisplay+0xd6>
		if (current_state.mode == TIME_SETTING) {
 80014fa:	4b37      	ldr	r3, [pc, #220]	; (80015d8 <timeDisplay+0x14c>)
 80014fc:	781b      	ldrb	r3, [r3, #0]
 80014fe:	2b01      	cmp	r3, #1
 8001500:	d115      	bne.n	800152e <timeDisplay+0xa2>
			sprintf(timeStr, "%s %02d: %02d: %02d", ampm[RTC_Time.TimeFormat],
 8001502:	4b3a      	ldr	r3, [pc, #232]	; (80015ec <timeDisplay+0x160>)
 8001504:	78db      	ldrb	r3, [r3, #3]
 8001506:	461a      	mov	r2, r3
 8001508:	4613      	mov	r3, r2
 800150a:	005b      	lsls	r3, r3, #1
 800150c:	4413      	add	r3, r2
 800150e:	4a38      	ldr	r2, [pc, #224]	; (80015f0 <timeDisplay+0x164>)
 8001510:	1899      	adds	r1, r3, r2
 8001512:	79fb      	ldrb	r3, [r7, #7]
 8001514:	f1a3 000c 	sub.w	r0, r3, #12
 8001518:	79bb      	ldrb	r3, [r7, #6]
 800151a:	797a      	ldrb	r2, [r7, #5]
 800151c:	9201      	str	r2, [sp, #4]
 800151e:	9300      	str	r3, [sp, #0]
 8001520:	4603      	mov	r3, r0
 8001522:	460a      	mov	r2, r1
 8001524:	4933      	ldr	r1, [pc, #204]	; (80015f4 <timeDisplay+0x168>)
 8001526:	4834      	ldr	r0, [pc, #208]	; (80015f8 <timeDisplay+0x16c>)
 8001528:	f008 fc46 	bl	8009db8 <siprintf>
 800152c:	e048      	b.n	80015c0 <timeDisplay+0x134>
					hours - 12, minutes, seconds);
		} else if (current_state.mode == ALARM_TIME_SETTING) {
 800152e:	4b2a      	ldr	r3, [pc, #168]	; (80015d8 <timeDisplay+0x14c>)
 8001530:	781b      	ldrb	r3, [r3, #0]
 8001532:	2b02      	cmp	r3, #2
 8001534:	d144      	bne.n	80015c0 <timeDisplay+0x134>
			sprintf(timeStr, "%s %02d: %02d: %02d",
					ampm[RTC_Alarm.AlarmTime.TimeFormat], hours - 12, minutes,
 8001536:	4b31      	ldr	r3, [pc, #196]	; (80015fc <timeDisplay+0x170>)
 8001538:	78db      	ldrb	r3, [r3, #3]
 800153a:	461a      	mov	r2, r3
 800153c:	4613      	mov	r3, r2
 800153e:	005b      	lsls	r3, r3, #1
 8001540:	4413      	add	r3, r2
 8001542:	4a2b      	ldr	r2, [pc, #172]	; (80015f0 <timeDisplay+0x164>)
 8001544:	1899      	adds	r1, r3, r2
			sprintf(timeStr, "%s %02d: %02d: %02d",
 8001546:	79fb      	ldrb	r3, [r7, #7]
 8001548:	f1a3 000c 	sub.w	r0, r3, #12
 800154c:	79bb      	ldrb	r3, [r7, #6]
 800154e:	797a      	ldrb	r2, [r7, #5]
 8001550:	9201      	str	r2, [sp, #4]
 8001552:	9300      	str	r3, [sp, #0]
 8001554:	4603      	mov	r3, r0
 8001556:	460a      	mov	r2, r1
 8001558:	4926      	ldr	r1, [pc, #152]	; (80015f4 <timeDisplay+0x168>)
 800155a:	4827      	ldr	r0, [pc, #156]	; (80015f8 <timeDisplay+0x16c>)
 800155c:	f008 fc2c 	bl	8009db8 <siprintf>
 8001560:	e02e      	b.n	80015c0 <timeDisplay+0x134>
					seconds);
		}
	} else {
		if (current_state.mode == TIME_SETTING) {
 8001562:	4b1d      	ldr	r3, [pc, #116]	; (80015d8 <timeDisplay+0x14c>)
 8001564:	781b      	ldrb	r3, [r3, #0]
 8001566:	2b01      	cmp	r3, #1
 8001568:	d113      	bne.n	8001592 <timeDisplay+0x106>
			sprintf(timeStr, "%s %02d: %02d: %02d", ampm[RTC_Time.TimeFormat],
 800156a:	4b20      	ldr	r3, [pc, #128]	; (80015ec <timeDisplay+0x160>)
 800156c:	78db      	ldrb	r3, [r3, #3]
 800156e:	461a      	mov	r2, r3
 8001570:	4613      	mov	r3, r2
 8001572:	005b      	lsls	r3, r3, #1
 8001574:	4413      	add	r3, r2
 8001576:	4a1e      	ldr	r2, [pc, #120]	; (80015f0 <timeDisplay+0x164>)
 8001578:	1899      	adds	r1, r3, r2
 800157a:	79f8      	ldrb	r0, [r7, #7]
 800157c:	79bb      	ldrb	r3, [r7, #6]
 800157e:	797a      	ldrb	r2, [r7, #5]
 8001580:	9201      	str	r2, [sp, #4]
 8001582:	9300      	str	r3, [sp, #0]
 8001584:	4603      	mov	r3, r0
 8001586:	460a      	mov	r2, r1
 8001588:	491a      	ldr	r1, [pc, #104]	; (80015f4 <timeDisplay+0x168>)
 800158a:	481b      	ldr	r0, [pc, #108]	; (80015f8 <timeDisplay+0x16c>)
 800158c:	f008 fc14 	bl	8009db8 <siprintf>
 8001590:	e016      	b.n	80015c0 <timeDisplay+0x134>
					hours, minutes, seconds);
		} else if (current_state.mode == ALARM_TIME_SETTING) {
 8001592:	4b11      	ldr	r3, [pc, #68]	; (80015d8 <timeDisplay+0x14c>)
 8001594:	781b      	ldrb	r3, [r3, #0]
 8001596:	2b02      	cmp	r3, #2
 8001598:	d112      	bne.n	80015c0 <timeDisplay+0x134>
			sprintf(timeStr, "%s %02d: %02d: %02d",
					ampm[RTC_Alarm.AlarmTime.TimeFormat], hours, minutes,
 800159a:	4b18      	ldr	r3, [pc, #96]	; (80015fc <timeDisplay+0x170>)
 800159c:	78db      	ldrb	r3, [r3, #3]
 800159e:	461a      	mov	r2, r3
 80015a0:	4613      	mov	r3, r2
 80015a2:	005b      	lsls	r3, r3, #1
 80015a4:	4413      	add	r3, r2
 80015a6:	4a12      	ldr	r2, [pc, #72]	; (80015f0 <timeDisplay+0x164>)
 80015a8:	1899      	adds	r1, r3, r2
			sprintf(timeStr, "%s %02d: %02d: %02d",
 80015aa:	79f8      	ldrb	r0, [r7, #7]
 80015ac:	79bb      	ldrb	r3, [r7, #6]
 80015ae:	797a      	ldrb	r2, [r7, #5]
 80015b0:	9201      	str	r2, [sp, #4]
 80015b2:	9300      	str	r3, [sp, #0]
 80015b4:	4603      	mov	r3, r0
 80015b6:	460a      	mov	r2, r1
 80015b8:	490e      	ldr	r1, [pc, #56]	; (80015f4 <timeDisplay+0x168>)
 80015ba:	480f      	ldr	r0, [pc, #60]	; (80015f8 <timeDisplay+0x16c>)
 80015bc:	f008 fbfc 	bl	8009db8 <siprintf>
					seconds);
		}
	}

	LCD_SendCommand(LCD_ADDR, 0b11000000);
 80015c0:	21c0      	movs	r1, #192	; 0xc0
 80015c2:	204e      	movs	r0, #78	; 0x4e
 80015c4:	f7ff f8ac 	bl	8000720 <LCD_SendCommand>
	LCD_SendString(LCD_ADDR, timeStr);
 80015c8:	490b      	ldr	r1, [pc, #44]	; (80015f8 <timeDisplay+0x16c>)
 80015ca:	204e      	movs	r0, #78	; 0x4e
 80015cc:	f7ff f8e9 	bl	80007a2 <LCD_SendString>
}
 80015d0:	bf00      	nop
 80015d2:	3708      	adds	r7, #8
 80015d4:	46bd      	mov	sp, r7
 80015d6:	bd80      	pop	{r7, pc}
 80015d8:	20000afc 	.word	0x20000afc
 80015dc:	0800af88 	.word	0x0800af88
 80015e0:	20000b04 	.word	0x20000b04
 80015e4:	0800af98 	.word	0x0800af98
 80015e8:	20000b08 	.word	0x20000b08
 80015ec:	20000b10 	.word	0x20000b10
 80015f0:	20000094 	.word	0x20000094
 80015f4:	0800af64 	.word	0x0800af64
 80015f8:	20000abc 	.word	0x20000abc
 80015fc:	20000b24 	.word	0x20000b24

08001600 <joyStick_btn_chk>:

enum CLOCK_BUTTON joyStick_btn_chk() {
 8001600:	b580      	push	{r7, lr}
 8001602:	af00      	add	r7, sp, #0

//	printf("xy[0]=%d xy[1]=%d\r\n", xy[0], xy[1]);
	if (xy[1] > 4000) {
 8001604:	4b14      	ldr	r3, [pc, #80]	; (8001658 <joyStick_btn_chk+0x58>)
 8001606:	685b      	ldr	r3, [r3, #4]
 8001608:	f5b3 6f7a 	cmp.w	r3, #4000	; 0xfa0
 800160c:	d904      	bls.n	8001618 <joyStick_btn_chk+0x18>
		printf("up\r\n");
 800160e:	4813      	ldr	r0, [pc, #76]	; (800165c <joyStick_btn_chk+0x5c>)
 8001610:	f008 fb96 	bl	8009d40 <puts>
		return UP;
 8001614:	2301      	movs	r3, #1
 8001616:	e01d      	b.n	8001654 <joyStick_btn_chk+0x54>
	}
	if (xy[1] < 1000) {
 8001618:	4b0f      	ldr	r3, [pc, #60]	; (8001658 <joyStick_btn_chk+0x58>)
 800161a:	685b      	ldr	r3, [r3, #4]
 800161c:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8001620:	d204      	bcs.n	800162c <joyStick_btn_chk+0x2c>
		printf("down\r\n");
 8001622:	480f      	ldr	r0, [pc, #60]	; (8001660 <joyStick_btn_chk+0x60>)
 8001624:	f008 fb8c 	bl	8009d40 <puts>
		return DOWN;
 8001628:	2302      	movs	r3, #2
 800162a:	e013      	b.n	8001654 <joyStick_btn_chk+0x54>
	}
	if (xy[0] > 4000) {
 800162c:	4b0a      	ldr	r3, [pc, #40]	; (8001658 <joyStick_btn_chk+0x58>)
 800162e:	681b      	ldr	r3, [r3, #0]
 8001630:	f5b3 6f7a 	cmp.w	r3, #4000	; 0xfa0
 8001634:	d904      	bls.n	8001640 <joyStick_btn_chk+0x40>
		printf("left\r\n");
 8001636:	480b      	ldr	r0, [pc, #44]	; (8001664 <joyStick_btn_chk+0x64>)
 8001638:	f008 fb82 	bl	8009d40 <puts>
		return LEFT;
 800163c:	2304      	movs	r3, #4
 800163e:	e009      	b.n	8001654 <joyStick_btn_chk+0x54>
	}
	if (xy[0] < 1000) {
 8001640:	4b05      	ldr	r3, [pc, #20]	; (8001658 <joyStick_btn_chk+0x58>)
 8001642:	681b      	ldr	r3, [r3, #0]
 8001644:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8001648:	d204      	bcs.n	8001654 <joyStick_btn_chk+0x54>
		printf("right\r\n");
 800164a:	4807      	ldr	r0, [pc, #28]	; (8001668 <joyStick_btn_chk+0x68>)
 800164c:	f008 fb78 	bl	8009d40 <puts>
		return RIGHT;
 8001650:	2303      	movs	r3, #3
 8001652:	e7ff      	b.n	8001654 <joyStick_btn_chk+0x54>
	}
}
 8001654:	4618      	mov	r0, r3
 8001656:	bd80      	pop	{r7, pc}
 8001658:	20000a9c 	.word	0x20000a9c
 800165c:	0800afa8 	.word	0x0800afa8
 8001660:	0800afac 	.word	0x0800afac
 8001664:	0800afb4 	.word	0x0800afb4
 8001668:	0800afbc 	.word	0x0800afbc

0800166c <update_nvitems>:

HAL_StatusTypeDef update_nvitems(void) {
 800166c:	b5b0      	push	{r4, r5, r7, lr}
 800166e:	b08e      	sub	sp, #56	; 0x38
 8001670:	af00      	add	r7, sp, #0
	uint32_t FirstSector, NbOfSectors, SECTORError;
	FLASH_EraseInitTypeDef EraseInitStruct;
	HAL_StatusTypeDef error = HAL_OK;
 8001672:	2300      	movs	r3, #0
 8001674:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
	uint32_t Address, i;
	uint64_t Data;
	uint8_t *ptr;

	HAL_FLASH_Unlock();
 8001678:	f002 ff8e 	bl	8004598 <HAL_FLASH_Unlock>

	FirstSector = ADDR_FLASH_SECTOR_10;
 800167c:	4b2d      	ldr	r3, [pc, #180]	; (8001734 <update_nvitems+0xc8>)
 800167e:	62fb      	str	r3, [r7, #44]	; 0x2c
	NbOfSectors = 1;
 8001680:	2301      	movs	r3, #1
 8001682:	62bb      	str	r3, [r7, #40]	; 0x28
	EraseInitStruct.TypeErase = FLASH_TYPEERASE_SECTORS;
 8001684:	2300      	movs	r3, #0
 8001686:	603b      	str	r3, [r7, #0]
	EraseInitStruct.VoltageRange = FLASH_VOLTAGE_RANGE_1;
 8001688:	2300      	movs	r3, #0
 800168a:	613b      	str	r3, [r7, #16]
	EraseInitStruct.Sector = FirstSector;
 800168c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800168e:	60bb      	str	r3, [r7, #8]
	EraseInitStruct.NbSectors = NbOfSectors;
 8001690:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001692:	60fb      	str	r3, [r7, #12]

//	printf("\r\n--------------erase-----------\r\n");

//	HAL_FLASHEx_Erase(&EraseInitStruct, &SECTORError);

	if (HAL_FLASHEx_Erase(&EraseInitStruct, &SECTORError) == HAL_OK) {
 8001694:	f107 0214 	add.w	r2, r7, #20
 8001698:	463b      	mov	r3, r7
 800169a:	4611      	mov	r1, r2
 800169c:	4618      	mov	r0, r3
 800169e:	f003 f8ed 	bl	800487c <HAL_FLASHEx_Erase>
 80016a2:	4603      	mov	r3, r0
 80016a4:	2b00      	cmp	r3, #0
 80016a6:	d107      	bne.n	80016b8 <update_nvitems+0x4c>
		printf("\r\n--------------erase complete-----------\r\n");
 80016a8:	4823      	ldr	r0, [pc, #140]	; (8001738 <update_nvitems+0xcc>)
 80016aa:	f008 fb49 	bl	8009d40 <puts>
	} else {
		printf("\r\n--------------erase error-----------\r\n");
		return error;
	}

	ptr = (uint8_t*) &default_nvitem;
 80016ae:	4b23      	ldr	r3, [pc, #140]	; (800173c <update_nvitems+0xd0>)
 80016b0:	627b      	str	r3, [r7, #36]	; 0x24

	for (i = 0; i < sizeof(NVitemTypeDef); i++) {
 80016b2:	2300      	movs	r3, #0
 80016b4:	637b      	str	r3, [r7, #52]	; 0x34
 80016b6:	e030      	b.n	800171a <update_nvitems+0xae>
		printf("\r\n--------------erase error-----------\r\n");
 80016b8:	4821      	ldr	r0, [pc, #132]	; (8001740 <update_nvitems+0xd4>)
 80016ba:	f008 fb41 	bl	8009d40 <puts>
		return error;
 80016be:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 80016c2:	e032      	b.n	800172a <update_nvitems+0xbe>
		Address = (uint8_t*) nv_items + i;
 80016c4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80016c6:	f103 6300 	add.w	r3, r3, #134217728	; 0x8000000
 80016ca:	f503 2340 	add.w	r3, r3, #786432	; 0xc0000
 80016ce:	623b      	str	r3, [r7, #32]
		Data = *((uint8_t*) ptr + i);
 80016d0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80016d2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80016d4:	4413      	add	r3, r2
 80016d6:	781b      	ldrb	r3, [r3, #0]
 80016d8:	b2db      	uxtb	r3, r3
 80016da:	2200      	movs	r2, #0
 80016dc:	461c      	mov	r4, r3
 80016de:	4615      	mov	r5, r2
 80016e0:	e9c7 4506 	strd	r4, r5, [r7, #24]
		error = HAL_FLASH_Program(FLASH_TYPEPROGRAM_BYTE, Address, Data);
 80016e4:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80016e8:	6a39      	ldr	r1, [r7, #32]
 80016ea:	2000      	movs	r0, #0
 80016ec:	f002 ff00 	bl	80044f0 <HAL_FLASH_Program>
 80016f0:	4603      	mov	r3, r0
 80016f2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33

		printf("DATA: %ld\r\n", Data);
 80016f6:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80016fa:	4812      	ldr	r0, [pc, #72]	; (8001744 <update_nvitems+0xd8>)
 80016fc:	f008 faba 	bl	8009c74 <iprintf>

		if (error != HAL_OK) {
 8001700:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8001704:	2b00      	cmp	r3, #0
 8001706:	d005      	beq.n	8001714 <update_nvitems+0xa8>
			printf("\r\n--------------overwrite error-----------\r\n");
 8001708:	480f      	ldr	r0, [pc, #60]	; (8001748 <update_nvitems+0xdc>)
 800170a:	f008 fb19 	bl	8009d40 <puts>
			return error;
 800170e:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8001712:	e00a      	b.n	800172a <update_nvitems+0xbe>
	for (i = 0; i < sizeof(NVitemTypeDef); i++) {
 8001714:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001716:	3301      	adds	r3, #1
 8001718:	637b      	str	r3, [r7, #52]	; 0x34
 800171a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800171c:	2b06      	cmp	r3, #6
 800171e:	d9d1      	bls.n	80016c4 <update_nvitems+0x58>
		}
	}
	printf("\r\n--------------overwrite complete-----------\r\n");
 8001720:	480a      	ldr	r0, [pc, #40]	; (800174c <update_nvitems+0xe0>)
 8001722:	f008 fb0d 	bl	8009d40 <puts>
	HAL_FLASH_Lock();
 8001726:	f002 ff59 	bl	80045dc <HAL_FLASH_Lock>
}
 800172a:	4618      	mov	r0, r3
 800172c:	3738      	adds	r7, #56	; 0x38
 800172e:	46bd      	mov	sp, r7
 8001730:	bdb0      	pop	{r4, r5, r7, pc}
 8001732:	bf00      	nop
 8001734:	080c0000 	.word	0x080c0000
 8001738:	0800afc4 	.word	0x0800afc4
 800173c:	20000b4c 	.word	0x20000b4c
 8001740:	0800aff0 	.word	0x0800aff0
 8001744:	0800b018 	.word	0x0800b018
 8001748:	0800b024 	.word	0x0800b024
 800174c:	0800b050 	.word	0x0800b050

08001750 <time_set_mode>:

void time_set_mode() {
 8001750:	b580      	push	{r7, lr}
 8001752:	b082      	sub	sp, #8
 8001754:	af00      	add	r7, sp, #0

	enum CLOCK_BUTTON t_button;

	t_button = joyStick_btn_chk();
 8001756:	f7ff ff53 	bl	8001600 <joyStick_btn_chk>
 800175a:	4603      	mov	r3, r0
 800175c:	71fb      	strb	r3, [r7, #7]
	if (t_position == 0) {
 800175e:	4ba1      	ldr	r3, [pc, #644]	; (80019e4 <time_set_mode+0x294>)
 8001760:	681b      	ldr	r3, [r3, #0]
 8001762:	2b00      	cmp	r3, #0
 8001764:	d12b      	bne.n	80017be <time_set_mode+0x6e>
		printf("t_position 0 \r\n");
 8001766:	48a0      	ldr	r0, [pc, #640]	; (80019e8 <time_set_mode+0x298>)
 8001768:	f008 faea 	bl	8009d40 <puts>
		switch (t_button) {
 800176c:	79fb      	ldrb	r3, [r7, #7]
 800176e:	2b02      	cmp	r3, #2
 8001770:	d002      	beq.n	8001778 <time_set_mode+0x28>
 8001772:	2b03      	cmp	r3, #3
 8001774:	d01f      	beq.n	80017b6 <time_set_mode+0x66>
			break;
		case RIGHT:
			t_position = 1;
			break;
		default:
			break;
 8001776:	e12f      	b.n	80019d8 <time_set_mode+0x288>
			if (stime.hours >= 12) {
 8001778:	4b9c      	ldr	r3, [pc, #624]	; (80019ec <time_set_mode+0x29c>)
 800177a:	f993 3000 	ldrsb.w	r3, [r3]
 800177e:	2b0b      	cmp	r3, #11
 8001780:	dd0c      	ble.n	800179c <time_set_mode+0x4c>
				stime.hours -= 12;
 8001782:	4b9a      	ldr	r3, [pc, #616]	; (80019ec <time_set_mode+0x29c>)
 8001784:	f993 3000 	ldrsb.w	r3, [r3]
 8001788:	b2db      	uxtb	r3, r3
 800178a:	3b0c      	subs	r3, #12
 800178c:	b2db      	uxtb	r3, r3
 800178e:	b25a      	sxtb	r2, r3
 8001790:	4b96      	ldr	r3, [pc, #600]	; (80019ec <time_set_mode+0x29c>)
 8001792:	701a      	strb	r2, [r3, #0]
				RTC_Time.TimeFormat = 0;
 8001794:	4b96      	ldr	r3, [pc, #600]	; (80019f0 <time_set_mode+0x2a0>)
 8001796:	2200      	movs	r2, #0
 8001798:	70da      	strb	r2, [r3, #3]
			break;
 800179a:	e11d      	b.n	80019d8 <time_set_mode+0x288>
				stime.hours += 12;
 800179c:	4b93      	ldr	r3, [pc, #588]	; (80019ec <time_set_mode+0x29c>)
 800179e:	f993 3000 	ldrsb.w	r3, [r3]
 80017a2:	b2db      	uxtb	r3, r3
 80017a4:	330c      	adds	r3, #12
 80017a6:	b2db      	uxtb	r3, r3
 80017a8:	b25a      	sxtb	r2, r3
 80017aa:	4b90      	ldr	r3, [pc, #576]	; (80019ec <time_set_mode+0x29c>)
 80017ac:	701a      	strb	r2, [r3, #0]
				RTC_Time.TimeFormat = 1;
 80017ae:	4b90      	ldr	r3, [pc, #576]	; (80019f0 <time_set_mode+0x2a0>)
 80017b0:	2201      	movs	r2, #1
 80017b2:	70da      	strb	r2, [r3, #3]
			break;
 80017b4:	e110      	b.n	80019d8 <time_set_mode+0x288>
			t_position = 1;
 80017b6:	4b8b      	ldr	r3, [pc, #556]	; (80019e4 <time_set_mode+0x294>)
 80017b8:	2201      	movs	r2, #1
 80017ba:	601a      	str	r2, [r3, #0]
			break;
 80017bc:	e10c      	b.n	80019d8 <time_set_mode+0x288>
		}
	} else if (t_position == 1) {
 80017be:	4b89      	ldr	r3, [pc, #548]	; (80019e4 <time_set_mode+0x294>)
 80017c0:	681b      	ldr	r3, [r3, #0]
 80017c2:	2b01      	cmp	r3, #1
 80017c4:	d143      	bne.n	800184e <time_set_mode+0xfe>
		printf("t_position 1 \r\n");
 80017c6:	488b      	ldr	r0, [pc, #556]	; (80019f4 <time_set_mode+0x2a4>)
 80017c8:	f008 faba 	bl	8009d40 <puts>
		switch (t_button) {
 80017cc:	79fb      	ldrb	r3, [r7, #7]
 80017ce:	3b01      	subs	r3, #1
 80017d0:	2b03      	cmp	r3, #3
 80017d2:	f200 80f4 	bhi.w	80019be <time_set_mode+0x26e>
 80017d6:	a201      	add	r2, pc, #4	; (adr r2, 80017dc <time_set_mode+0x8c>)
 80017d8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80017dc:	080017fd 	.word	0x080017fd
 80017e0:	08001829 	.word	0x08001829
 80017e4:	080017ed 	.word	0x080017ed
 80017e8:	080017f5 	.word	0x080017f5
		case RIGHT:
			t_position = 2;
 80017ec:	4b7d      	ldr	r3, [pc, #500]	; (80019e4 <time_set_mode+0x294>)
 80017ee:	2202      	movs	r2, #2
 80017f0:	601a      	str	r2, [r3, #0]
			break;
 80017f2:	e0f1      	b.n	80019d8 <time_set_mode+0x288>
		case LEFT:
			t_position = 0;
 80017f4:	4b7b      	ldr	r3, [pc, #492]	; (80019e4 <time_set_mode+0x294>)
 80017f6:	2200      	movs	r2, #0
 80017f8:	601a      	str	r2, [r3, #0]
			break;
 80017fa:	e0ed      	b.n	80019d8 <time_set_mode+0x288>
		case UP:
			stime.hours++;
 80017fc:	4b7b      	ldr	r3, [pc, #492]	; (80019ec <time_set_mode+0x29c>)
 80017fe:	f993 3000 	ldrsb.w	r3, [r3]
 8001802:	b2db      	uxtb	r3, r3
 8001804:	3301      	adds	r3, #1
 8001806:	b2db      	uxtb	r3, r3
 8001808:	b25a      	sxtb	r2, r3
 800180a:	4b78      	ldr	r3, [pc, #480]	; (80019ec <time_set_mode+0x29c>)
 800180c:	701a      	strb	r2, [r3, #0]
			if (stime.hours >= 12) {
 800180e:	4b77      	ldr	r3, [pc, #476]	; (80019ec <time_set_mode+0x29c>)
 8001810:	f993 3000 	ldrsb.w	r3, [r3]
 8001814:	2b0b      	cmp	r3, #11
 8001816:	f340 80d4 	ble.w	80019c2 <time_set_mode+0x272>
				stime.hours = 0;
 800181a:	4b74      	ldr	r3, [pc, #464]	; (80019ec <time_set_mode+0x29c>)
 800181c:	2200      	movs	r2, #0
 800181e:	701a      	strb	r2, [r3, #0]
				RTC_Time.TimeFormat = 0;
 8001820:	4b73      	ldr	r3, [pc, #460]	; (80019f0 <time_set_mode+0x2a0>)
 8001822:	2200      	movs	r2, #0
 8001824:	70da      	strb	r2, [r3, #3]
			}
			break;
 8001826:	e0cc      	b.n	80019c2 <time_set_mode+0x272>
		case DOWN:
			stime.hours--;
 8001828:	4b70      	ldr	r3, [pc, #448]	; (80019ec <time_set_mode+0x29c>)
 800182a:	f993 3000 	ldrsb.w	r3, [r3]
 800182e:	b2db      	uxtb	r3, r3
 8001830:	3b01      	subs	r3, #1
 8001832:	b2db      	uxtb	r3, r3
 8001834:	b25a      	sxtb	r2, r3
 8001836:	4b6d      	ldr	r3, [pc, #436]	; (80019ec <time_set_mode+0x29c>)
 8001838:	701a      	strb	r2, [r3, #0]
			if (stime.hours < 0) {
 800183a:	4b6c      	ldr	r3, [pc, #432]	; (80019ec <time_set_mode+0x29c>)
 800183c:	f993 3000 	ldrsb.w	r3, [r3]
 8001840:	2b00      	cmp	r3, #0
 8001842:	f280 80bc 	bge.w	80019be <time_set_mode+0x26e>
				stime.hours = 11;
 8001846:	4b69      	ldr	r3, [pc, #420]	; (80019ec <time_set_mode+0x29c>)
 8001848:	220b      	movs	r2, #11
 800184a:	701a      	strb	r2, [r3, #0]
			}
		default:
			break;
 800184c:	e0b7      	b.n	80019be <time_set_mode+0x26e>
		}

	} else if (t_position == 2) {
 800184e:	4b65      	ldr	r3, [pc, #404]	; (80019e4 <time_set_mode+0x294>)
 8001850:	681b      	ldr	r3, [r3, #0]
 8001852:	2b02      	cmp	r3, #2
 8001854:	d13e      	bne.n	80018d4 <time_set_mode+0x184>
		printf("t_position 2 \r\n");
 8001856:	4868      	ldr	r0, [pc, #416]	; (80019f8 <time_set_mode+0x2a8>)
 8001858:	f008 fa72 	bl	8009d40 <puts>
		switch (t_button) {
 800185c:	79fb      	ldrb	r3, [r7, #7]
 800185e:	3b01      	subs	r3, #1
 8001860:	2b03      	cmp	r3, #3
 8001862:	f200 80b0 	bhi.w	80019c6 <time_set_mode+0x276>
 8001866:	a201      	add	r2, pc, #4	; (adr r2, 800186c <time_set_mode+0x11c>)
 8001868:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800186c:	0800188b 	.word	0x0800188b
 8001870:	080018b1 	.word	0x080018b1
 8001874:	0800187d 	.word	0x0800187d
 8001878:	08001885 	.word	0x08001885
		case RIGHT:
			t_position = 3;
 800187c:	4b59      	ldr	r3, [pc, #356]	; (80019e4 <time_set_mode+0x294>)
 800187e:	2203      	movs	r2, #3
 8001880:	601a      	str	r2, [r3, #0]
			break;
 8001882:	e0a9      	b.n	80019d8 <time_set_mode+0x288>
		case LEFT:
			t_position = 1;
 8001884:	4b57      	ldr	r3, [pc, #348]	; (80019e4 <time_set_mode+0x294>)
 8001886:	2201      	movs	r2, #1
 8001888:	601a      	str	r2, [r3, #0]
		case UP:
			stime.minutes++;
 800188a:	4b58      	ldr	r3, [pc, #352]	; (80019ec <time_set_mode+0x29c>)
 800188c:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8001890:	b2db      	uxtb	r3, r3
 8001892:	3301      	adds	r3, #1
 8001894:	b2db      	uxtb	r3, r3
 8001896:	b25a      	sxtb	r2, r3
 8001898:	4b54      	ldr	r3, [pc, #336]	; (80019ec <time_set_mode+0x29c>)
 800189a:	705a      	strb	r2, [r3, #1]
			if (stime.minutes >= 60) {
 800189c:	4b53      	ldr	r3, [pc, #332]	; (80019ec <time_set_mode+0x29c>)
 800189e:	f993 3001 	ldrsb.w	r3, [r3, #1]
 80018a2:	2b3b      	cmp	r3, #59	; 0x3b
 80018a4:	f340 8091 	ble.w	80019ca <time_set_mode+0x27a>
				stime.minutes = 0;
 80018a8:	4b50      	ldr	r3, [pc, #320]	; (80019ec <time_set_mode+0x29c>)
 80018aa:	2200      	movs	r2, #0
 80018ac:	705a      	strb	r2, [r3, #1]
			}
			break;
 80018ae:	e08c      	b.n	80019ca <time_set_mode+0x27a>
		case DOWN:
			stime.minutes--;
 80018b0:	4b4e      	ldr	r3, [pc, #312]	; (80019ec <time_set_mode+0x29c>)
 80018b2:	f993 3001 	ldrsb.w	r3, [r3, #1]
 80018b6:	b2db      	uxtb	r3, r3
 80018b8:	3b01      	subs	r3, #1
 80018ba:	b2db      	uxtb	r3, r3
 80018bc:	b25a      	sxtb	r2, r3
 80018be:	4b4b      	ldr	r3, [pc, #300]	; (80019ec <time_set_mode+0x29c>)
 80018c0:	705a      	strb	r2, [r3, #1]
			if (stime.minutes < 0) {
 80018c2:	4b4a      	ldr	r3, [pc, #296]	; (80019ec <time_set_mode+0x29c>)
 80018c4:	f993 3001 	ldrsb.w	r3, [r3, #1]
 80018c8:	2b00      	cmp	r3, #0
 80018ca:	da7c      	bge.n	80019c6 <time_set_mode+0x276>
				stime.minutes = 59;
 80018cc:	4b47      	ldr	r3, [pc, #284]	; (80019ec <time_set_mode+0x29c>)
 80018ce:	223b      	movs	r2, #59	; 0x3b
 80018d0:	705a      	strb	r2, [r3, #1]
			}
		default:
			break;
 80018d2:	e078      	b.n	80019c6 <time_set_mode+0x276>
		}
	} else if (t_position == 3) {
 80018d4:	4b43      	ldr	r3, [pc, #268]	; (80019e4 <time_set_mode+0x294>)
 80018d6:	681b      	ldr	r3, [r3, #0]
 80018d8:	2b03      	cmp	r3, #3
 80018da:	d17d      	bne.n	80019d8 <time_set_mode+0x288>
		printf("t_position 3 \r\n");
 80018dc:	4847      	ldr	r0, [pc, #284]	; (80019fc <time_set_mode+0x2ac>)
 80018de:	f008 fa2f 	bl	8009d40 <puts>
		switch (t_button) {
 80018e2:	79fb      	ldrb	r3, [r7, #7]
 80018e4:	3b01      	subs	r3, #1
 80018e6:	2b03      	cmp	r3, #3
 80018e8:	d871      	bhi.n	80019ce <time_set_mode+0x27e>
 80018ea:	a201      	add	r2, pc, #4	; (adr r2, 80018f0 <time_set_mode+0x1a0>)
 80018ec:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80018f0:	08001977 	.word	0x08001977
 80018f4:	0800199b 	.word	0x0800199b
 80018f8:	08001901 	.word	0x08001901
 80018fc:	0800196f 	.word	0x0800196f
		case RIGHT:

			default_nvitem.setting_time.hours = stime.hours;
 8001900:	4b3a      	ldr	r3, [pc, #232]	; (80019ec <time_set_mode+0x29c>)
 8001902:	f993 2000 	ldrsb.w	r2, [r3]
 8001906:	4b3e      	ldr	r3, [pc, #248]	; (8001a00 <time_set_mode+0x2b0>)
 8001908:	701a      	strb	r2, [r3, #0]
			default_nvitem.setting_time.minutes = stime.minutes;
 800190a:	4b38      	ldr	r3, [pc, #224]	; (80019ec <time_set_mode+0x29c>)
 800190c:	f993 2001 	ldrsb.w	r2, [r3, #1]
 8001910:	4b3b      	ldr	r3, [pc, #236]	; (8001a00 <time_set_mode+0x2b0>)
 8001912:	705a      	strb	r2, [r3, #1]
			default_nvitem.setting_time.seconds = stime.seconds;
 8001914:	4b35      	ldr	r3, [pc, #212]	; (80019ec <time_set_mode+0x29c>)
 8001916:	f993 2002 	ldrsb.w	r2, [r3, #2]
 800191a:	4b39      	ldr	r3, [pc, #228]	; (8001a00 <time_set_mode+0x2b0>)
 800191c:	709a      	strb	r2, [r3, #2]

			RTC_Time.Hours = default_nvitem.setting_time.hours;
 800191e:	4b38      	ldr	r3, [pc, #224]	; (8001a00 <time_set_mode+0x2b0>)
 8001920:	f993 3000 	ldrsb.w	r3, [r3]
 8001924:	b2da      	uxtb	r2, r3
 8001926:	4b32      	ldr	r3, [pc, #200]	; (80019f0 <time_set_mode+0x2a0>)
 8001928:	701a      	strb	r2, [r3, #0]
			RTC_Time.Minutes = default_nvitem.setting_time.minutes;
 800192a:	4b35      	ldr	r3, [pc, #212]	; (8001a00 <time_set_mode+0x2b0>)
 800192c:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8001930:	b2da      	uxtb	r2, r3
 8001932:	4b2f      	ldr	r3, [pc, #188]	; (80019f0 <time_set_mode+0x2a0>)
 8001934:	705a      	strb	r2, [r3, #1]
			RTC_Time.Seconds = default_nvitem.setting_time.seconds;
 8001936:	4b32      	ldr	r3, [pc, #200]	; (8001a00 <time_set_mode+0x2b0>)
 8001938:	f993 3002 	ldrsb.w	r3, [r3, #2]
 800193c:	b2da      	uxtb	r2, r3
 800193e:	4b2c      	ldr	r3, [pc, #176]	; (80019f0 <time_set_mode+0x2a0>)
 8001940:	709a      	strb	r2, [r3, #2]
			RTC_Time.Hours %= 12;
 8001942:	4b2b      	ldr	r3, [pc, #172]	; (80019f0 <time_set_mode+0x2a0>)
 8001944:	781a      	ldrb	r2, [r3, #0]
 8001946:	4b2f      	ldr	r3, [pc, #188]	; (8001a04 <time_set_mode+0x2b4>)
 8001948:	fba3 1302 	umull	r1, r3, r3, r2
 800194c:	08d9      	lsrs	r1, r3, #3
 800194e:	460b      	mov	r3, r1
 8001950:	005b      	lsls	r3, r3, #1
 8001952:	440b      	add	r3, r1
 8001954:	009b      	lsls	r3, r3, #2
 8001956:	1ad3      	subs	r3, r2, r3
 8001958:	b2da      	uxtb	r2, r3
 800195a:	4b25      	ldr	r3, [pc, #148]	; (80019f0 <time_set_mode+0x2a0>)
 800195c:	701a      	strb	r2, [r3, #0]

			update_nvitems();
 800195e:	f7ff fe85 	bl	800166c <update_nvitems>
			lcd_clear();
 8001962:	f7ff fd3f 	bl	80013e4 <lcd_clear>

			current_state.mode = NORMAL_STATE;
 8001966:	4b28      	ldr	r3, [pc, #160]	; (8001a08 <time_set_mode+0x2b8>)
 8001968:	2200      	movs	r2, #0
 800196a:	701a      	strb	r2, [r3, #0]
			break;
 800196c:	e034      	b.n	80019d8 <time_set_mode+0x288>
		case LEFT:
			t_position = 2;
 800196e:	4b1d      	ldr	r3, [pc, #116]	; (80019e4 <time_set_mode+0x294>)
 8001970:	2202      	movs	r2, #2
 8001972:	601a      	str	r2, [r3, #0]
			break;
 8001974:	e030      	b.n	80019d8 <time_set_mode+0x288>
		case UP:
			stime.seconds++;
 8001976:	4b1d      	ldr	r3, [pc, #116]	; (80019ec <time_set_mode+0x29c>)
 8001978:	f993 3002 	ldrsb.w	r3, [r3, #2]
 800197c:	b2db      	uxtb	r3, r3
 800197e:	3301      	adds	r3, #1
 8001980:	b2db      	uxtb	r3, r3
 8001982:	b25a      	sxtb	r2, r3
 8001984:	4b19      	ldr	r3, [pc, #100]	; (80019ec <time_set_mode+0x29c>)
 8001986:	709a      	strb	r2, [r3, #2]
			if (stime.seconds >= 60) {
 8001988:	4b18      	ldr	r3, [pc, #96]	; (80019ec <time_set_mode+0x29c>)
 800198a:	f993 3002 	ldrsb.w	r3, [r3, #2]
 800198e:	2b3b      	cmp	r3, #59	; 0x3b
 8001990:	dd1f      	ble.n	80019d2 <time_set_mode+0x282>
				stime.seconds = 0;
 8001992:	4b16      	ldr	r3, [pc, #88]	; (80019ec <time_set_mode+0x29c>)
 8001994:	2200      	movs	r2, #0
 8001996:	709a      	strb	r2, [r3, #2]
			}
			break;
 8001998:	e01b      	b.n	80019d2 <time_set_mode+0x282>
		case DOWN:
			stime.seconds--;
 800199a:	4b14      	ldr	r3, [pc, #80]	; (80019ec <time_set_mode+0x29c>)
 800199c:	f993 3002 	ldrsb.w	r3, [r3, #2]
 80019a0:	b2db      	uxtb	r3, r3
 80019a2:	3b01      	subs	r3, #1
 80019a4:	b2db      	uxtb	r3, r3
 80019a6:	b25a      	sxtb	r2, r3
 80019a8:	4b10      	ldr	r3, [pc, #64]	; (80019ec <time_set_mode+0x29c>)
 80019aa:	709a      	strb	r2, [r3, #2]
			if (stime.seconds < 0) {
 80019ac:	4b0f      	ldr	r3, [pc, #60]	; (80019ec <time_set_mode+0x29c>)
 80019ae:	f993 3002 	ldrsb.w	r3, [r3, #2]
 80019b2:	2b00      	cmp	r3, #0
 80019b4:	da0f      	bge.n	80019d6 <time_set_mode+0x286>
				stime.seconds = 59;
 80019b6:	4b0d      	ldr	r3, [pc, #52]	; (80019ec <time_set_mode+0x29c>)
 80019b8:	223b      	movs	r2, #59	; 0x3b
 80019ba:	709a      	strb	r2, [r3, #2]
			}
			break;
 80019bc:	e00b      	b.n	80019d6 <time_set_mode+0x286>
			break;
 80019be:	bf00      	nop
 80019c0:	e00a      	b.n	80019d8 <time_set_mode+0x288>
			break;
 80019c2:	bf00      	nop
 80019c4:	e008      	b.n	80019d8 <time_set_mode+0x288>
			break;
 80019c6:	bf00      	nop
 80019c8:	e006      	b.n	80019d8 <time_set_mode+0x288>
			break;
 80019ca:	bf00      	nop
 80019cc:	e004      	b.n	80019d8 <time_set_mode+0x288>
		default:
			break;
 80019ce:	bf00      	nop
 80019d0:	e002      	b.n	80019d8 <time_set_mode+0x288>
			break;
 80019d2:	bf00      	nop
 80019d4:	e000      	b.n	80019d8 <time_set_mode+0x288>
			break;
 80019d6:	bf00      	nop

		}
	}
	timeDisplay();
 80019d8:	f7ff fd58 	bl	800148c <timeDisplay>
}
 80019dc:	bf00      	nop
 80019de:	3708      	adds	r7, #8
 80019e0:	46bd      	mov	sp, r7
 80019e2:	bd80      	pop	{r7, pc}
 80019e4:	20000ab4 	.word	0x20000ab4
 80019e8:	0800b080 	.word	0x0800b080
 80019ec:	20000b04 	.word	0x20000b04
 80019f0:	20000b10 	.word	0x20000b10
 80019f4:	0800b090 	.word	0x0800b090
 80019f8:	0800b0a0 	.word	0x0800b0a0
 80019fc:	0800b0b0 	.word	0x0800b0b0
 8001a00:	20000b4c 	.word	0x20000b4c
 8001a04:	aaaaaaab 	.word	0xaaaaaaab
 8001a08:	20000afc 	.word	0x20000afc

08001a0c <alarm_set_mode>:


void alarm_set_mode(void) {
 8001a0c:	b580      	push	{r7, lr}
 8001a0e:	b084      	sub	sp, #16
 8001a10:	af02      	add	r7, sp, #8

	enum CLOCK_BUTTON al_button;

	al_button = joyStick_btn_chk();
 8001a12:	f7ff fdf5 	bl	8001600 <joyStick_btn_chk>
 8001a16:	4603      	mov	r3, r0
 8001a18:	71fb      	strb	r3, [r7, #7]

	if (al_position == 0) {
 8001a1a:	4baa      	ldr	r3, [pc, #680]	; (8001cc4 <alarm_set_mode+0x2b8>)
 8001a1c:	681b      	ldr	r3, [r3, #0]
 8001a1e:	2b00      	cmp	r3, #0
 8001a20:	d12b      	bne.n	8001a7a <alarm_set_mode+0x6e>
		printf("al_position 0 \r\n");
 8001a22:	48a9      	ldr	r0, [pc, #676]	; (8001cc8 <alarm_set_mode+0x2bc>)
 8001a24:	f008 f98c 	bl	8009d40 <puts>
		switch (al_button) {
 8001a28:	79fb      	ldrb	r3, [r7, #7]
 8001a2a:	2b02      	cmp	r3, #2
 8001a2c:	d002      	beq.n	8001a34 <alarm_set_mode+0x28>
 8001a2e:	2b03      	cmp	r3, #3
 8001a30:	d01f      	beq.n	8001a72 <alarm_set_mode+0x66>
			break;
		case RIGHT:
			al_position = 1;
			break;
		default:
			break;
 8001a32:	e160      	b.n	8001cf6 <alarm_set_mode+0x2ea>
			if (atime.hours >= 12) {
 8001a34:	4ba5      	ldr	r3, [pc, #660]	; (8001ccc <alarm_set_mode+0x2c0>)
 8001a36:	f993 3000 	ldrsb.w	r3, [r3]
 8001a3a:	2b0b      	cmp	r3, #11
 8001a3c:	dd0c      	ble.n	8001a58 <alarm_set_mode+0x4c>
				atime.hours -= 12;
 8001a3e:	4ba3      	ldr	r3, [pc, #652]	; (8001ccc <alarm_set_mode+0x2c0>)
 8001a40:	f993 3000 	ldrsb.w	r3, [r3]
 8001a44:	b2db      	uxtb	r3, r3
 8001a46:	3b0c      	subs	r3, #12
 8001a48:	b2db      	uxtb	r3, r3
 8001a4a:	b25a      	sxtb	r2, r3
 8001a4c:	4b9f      	ldr	r3, [pc, #636]	; (8001ccc <alarm_set_mode+0x2c0>)
 8001a4e:	701a      	strb	r2, [r3, #0]
				RTC_Alarm.AlarmTime.TimeFormat = 0;
 8001a50:	4b9f      	ldr	r3, [pc, #636]	; (8001cd0 <alarm_set_mode+0x2c4>)
 8001a52:	2200      	movs	r2, #0
 8001a54:	70da      	strb	r2, [r3, #3]
			break;
 8001a56:	e14e      	b.n	8001cf6 <alarm_set_mode+0x2ea>
				atime.hours += 12;
 8001a58:	4b9c      	ldr	r3, [pc, #624]	; (8001ccc <alarm_set_mode+0x2c0>)
 8001a5a:	f993 3000 	ldrsb.w	r3, [r3]
 8001a5e:	b2db      	uxtb	r3, r3
 8001a60:	330c      	adds	r3, #12
 8001a62:	b2db      	uxtb	r3, r3
 8001a64:	b25a      	sxtb	r2, r3
 8001a66:	4b99      	ldr	r3, [pc, #612]	; (8001ccc <alarm_set_mode+0x2c0>)
 8001a68:	701a      	strb	r2, [r3, #0]
				RTC_Alarm.AlarmTime.TimeFormat = 1;
 8001a6a:	4b99      	ldr	r3, [pc, #612]	; (8001cd0 <alarm_set_mode+0x2c4>)
 8001a6c:	2201      	movs	r2, #1
 8001a6e:	70da      	strb	r2, [r3, #3]
			break;
 8001a70:	e141      	b.n	8001cf6 <alarm_set_mode+0x2ea>
			al_position = 1;
 8001a72:	4b94      	ldr	r3, [pc, #592]	; (8001cc4 <alarm_set_mode+0x2b8>)
 8001a74:	2201      	movs	r2, #1
 8001a76:	601a      	str	r2, [r3, #0]
			break;
 8001a78:	e13d      	b.n	8001cf6 <alarm_set_mode+0x2ea>
		}
	} else if (al_position == 1) {
 8001a7a:	4b92      	ldr	r3, [pc, #584]	; (8001cc4 <alarm_set_mode+0x2b8>)
 8001a7c:	681b      	ldr	r3, [r3, #0]
 8001a7e:	2b01      	cmp	r3, #1
 8001a80:	d143      	bne.n	8001b0a <alarm_set_mode+0xfe>
		printf("al_position 1 \r\n");
 8001a82:	4894      	ldr	r0, [pc, #592]	; (8001cd4 <alarm_set_mode+0x2c8>)
 8001a84:	f008 f95c 	bl	8009d40 <puts>
		switch (al_button) {
 8001a88:	79fb      	ldrb	r3, [r7, #7]
 8001a8a:	3b01      	subs	r3, #1
 8001a8c:	2b03      	cmp	r3, #3
 8001a8e:	f200 810d 	bhi.w	8001cac <alarm_set_mode+0x2a0>
 8001a92:	a201      	add	r2, pc, #4	; (adr r2, 8001a98 <alarm_set_mode+0x8c>)
 8001a94:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001a98:	08001ab9 	.word	0x08001ab9
 8001a9c:	08001ae5 	.word	0x08001ae5
 8001aa0:	08001aa9 	.word	0x08001aa9
 8001aa4:	08001ab1 	.word	0x08001ab1
		case RIGHT:
			al_position = 2;
 8001aa8:	4b86      	ldr	r3, [pc, #536]	; (8001cc4 <alarm_set_mode+0x2b8>)
 8001aaa:	2202      	movs	r2, #2
 8001aac:	601a      	str	r2, [r3, #0]
			break;
 8001aae:	e122      	b.n	8001cf6 <alarm_set_mode+0x2ea>
		case LEFT:
			al_position = 0;
 8001ab0:	4b84      	ldr	r3, [pc, #528]	; (8001cc4 <alarm_set_mode+0x2b8>)
 8001ab2:	2200      	movs	r2, #0
 8001ab4:	601a      	str	r2, [r3, #0]
			break;
 8001ab6:	e11e      	b.n	8001cf6 <alarm_set_mode+0x2ea>
		case UP:
			atime.hours++;
 8001ab8:	4b84      	ldr	r3, [pc, #528]	; (8001ccc <alarm_set_mode+0x2c0>)
 8001aba:	f993 3000 	ldrsb.w	r3, [r3]
 8001abe:	b2db      	uxtb	r3, r3
 8001ac0:	3301      	adds	r3, #1
 8001ac2:	b2db      	uxtb	r3, r3
 8001ac4:	b25a      	sxtb	r2, r3
 8001ac6:	4b81      	ldr	r3, [pc, #516]	; (8001ccc <alarm_set_mode+0x2c0>)
 8001ac8:	701a      	strb	r2, [r3, #0]
			if (atime.hours >= 12) {
 8001aca:	4b80      	ldr	r3, [pc, #512]	; (8001ccc <alarm_set_mode+0x2c0>)
 8001acc:	f993 3000 	ldrsb.w	r3, [r3]
 8001ad0:	2b0b      	cmp	r3, #11
 8001ad2:	f340 80ed 	ble.w	8001cb0 <alarm_set_mode+0x2a4>
				atime.hours = 0;
 8001ad6:	4b7d      	ldr	r3, [pc, #500]	; (8001ccc <alarm_set_mode+0x2c0>)
 8001ad8:	2200      	movs	r2, #0
 8001ada:	701a      	strb	r2, [r3, #0]
				RTC_Alarm.AlarmTime.TimeFormat = 0;
 8001adc:	4b7c      	ldr	r3, [pc, #496]	; (8001cd0 <alarm_set_mode+0x2c4>)
 8001ade:	2200      	movs	r2, #0
 8001ae0:	70da      	strb	r2, [r3, #3]
			}
			break;
 8001ae2:	e0e5      	b.n	8001cb0 <alarm_set_mode+0x2a4>
		case DOWN:
			atime.hours--;
 8001ae4:	4b79      	ldr	r3, [pc, #484]	; (8001ccc <alarm_set_mode+0x2c0>)
 8001ae6:	f993 3000 	ldrsb.w	r3, [r3]
 8001aea:	b2db      	uxtb	r3, r3
 8001aec:	3b01      	subs	r3, #1
 8001aee:	b2db      	uxtb	r3, r3
 8001af0:	b25a      	sxtb	r2, r3
 8001af2:	4b76      	ldr	r3, [pc, #472]	; (8001ccc <alarm_set_mode+0x2c0>)
 8001af4:	701a      	strb	r2, [r3, #0]
			if (atime.hours < 0) {
 8001af6:	4b75      	ldr	r3, [pc, #468]	; (8001ccc <alarm_set_mode+0x2c0>)
 8001af8:	f993 3000 	ldrsb.w	r3, [r3]
 8001afc:	2b00      	cmp	r3, #0
 8001afe:	f280 80d5 	bge.w	8001cac <alarm_set_mode+0x2a0>
				atime.hours = 11;
 8001b02:	4b72      	ldr	r3, [pc, #456]	; (8001ccc <alarm_set_mode+0x2c0>)
 8001b04:	220b      	movs	r2, #11
 8001b06:	701a      	strb	r2, [r3, #0]
			}
		default:
			break;
 8001b08:	e0d0      	b.n	8001cac <alarm_set_mode+0x2a0>
		}

	} else if (al_position == 2) {
 8001b0a:	4b6e      	ldr	r3, [pc, #440]	; (8001cc4 <alarm_set_mode+0x2b8>)
 8001b0c:	681b      	ldr	r3, [r3, #0]
 8001b0e:	2b02      	cmp	r3, #2
 8001b10:	d13f      	bne.n	8001b92 <alarm_set_mode+0x186>
		printf("al_position 2 \r\n");
 8001b12:	4871      	ldr	r0, [pc, #452]	; (8001cd8 <alarm_set_mode+0x2cc>)
 8001b14:	f008 f914 	bl	8009d40 <puts>
		switch (al_button) {
 8001b18:	79fb      	ldrb	r3, [r7, #7]
 8001b1a:	3b01      	subs	r3, #1
 8001b1c:	2b03      	cmp	r3, #3
 8001b1e:	f200 80c9 	bhi.w	8001cb4 <alarm_set_mode+0x2a8>
 8001b22:	a201      	add	r2, pc, #4	; (adr r2, 8001b28 <alarm_set_mode+0x11c>)
 8001b24:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001b28:	08001b47 	.word	0x08001b47
 8001b2c:	08001b6d 	.word	0x08001b6d
 8001b30:	08001b39 	.word	0x08001b39
 8001b34:	08001b41 	.word	0x08001b41
		case RIGHT:
			al_position = 3;
 8001b38:	4b62      	ldr	r3, [pc, #392]	; (8001cc4 <alarm_set_mode+0x2b8>)
 8001b3a:	2203      	movs	r2, #3
 8001b3c:	601a      	str	r2, [r3, #0]
			break;
 8001b3e:	e0da      	b.n	8001cf6 <alarm_set_mode+0x2ea>
		case LEFT:
			al_position = 1;
 8001b40:	4b60      	ldr	r3, [pc, #384]	; (8001cc4 <alarm_set_mode+0x2b8>)
 8001b42:	2201      	movs	r2, #1
 8001b44:	601a      	str	r2, [r3, #0]
		case UP:
			atime.minutes++;
 8001b46:	4b61      	ldr	r3, [pc, #388]	; (8001ccc <alarm_set_mode+0x2c0>)
 8001b48:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8001b4c:	b2db      	uxtb	r3, r3
 8001b4e:	3301      	adds	r3, #1
 8001b50:	b2db      	uxtb	r3, r3
 8001b52:	b25a      	sxtb	r2, r3
 8001b54:	4b5d      	ldr	r3, [pc, #372]	; (8001ccc <alarm_set_mode+0x2c0>)
 8001b56:	705a      	strb	r2, [r3, #1]
			if (atime.minutes >= 60) {
 8001b58:	4b5c      	ldr	r3, [pc, #368]	; (8001ccc <alarm_set_mode+0x2c0>)
 8001b5a:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8001b5e:	2b3b      	cmp	r3, #59	; 0x3b
 8001b60:	f340 80aa 	ble.w	8001cb8 <alarm_set_mode+0x2ac>
				atime.minutes = 0;
 8001b64:	4b59      	ldr	r3, [pc, #356]	; (8001ccc <alarm_set_mode+0x2c0>)
 8001b66:	2200      	movs	r2, #0
 8001b68:	705a      	strb	r2, [r3, #1]
			}
			break;
 8001b6a:	e0a5      	b.n	8001cb8 <alarm_set_mode+0x2ac>
		case DOWN:
			atime.minutes--;
 8001b6c:	4b57      	ldr	r3, [pc, #348]	; (8001ccc <alarm_set_mode+0x2c0>)
 8001b6e:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8001b72:	b2db      	uxtb	r3, r3
 8001b74:	3b01      	subs	r3, #1
 8001b76:	b2db      	uxtb	r3, r3
 8001b78:	b25a      	sxtb	r2, r3
 8001b7a:	4b54      	ldr	r3, [pc, #336]	; (8001ccc <alarm_set_mode+0x2c0>)
 8001b7c:	705a      	strb	r2, [r3, #1]
			if (atime.minutes < 0) {
 8001b7e:	4b53      	ldr	r3, [pc, #332]	; (8001ccc <alarm_set_mode+0x2c0>)
 8001b80:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8001b84:	2b00      	cmp	r3, #0
 8001b86:	f280 8095 	bge.w	8001cb4 <alarm_set_mode+0x2a8>
				atime.minutes = 59;
 8001b8a:	4b50      	ldr	r3, [pc, #320]	; (8001ccc <alarm_set_mode+0x2c0>)
 8001b8c:	223b      	movs	r2, #59	; 0x3b
 8001b8e:	705a      	strb	r2, [r3, #1]
			}
		default:
			break;
 8001b90:	e090      	b.n	8001cb4 <alarm_set_mode+0x2a8>
		}
	} else if (al_position == 3) {
 8001b92:	4b4c      	ldr	r3, [pc, #304]	; (8001cc4 <alarm_set_mode+0x2b8>)
 8001b94:	681b      	ldr	r3, [r3, #0]
 8001b96:	2b03      	cmp	r3, #3
 8001b98:	f040 80ad 	bne.w	8001cf6 <alarm_set_mode+0x2ea>
		printf("al_position 3 \r\n");
 8001b9c:	484f      	ldr	r0, [pc, #316]	; (8001cdc <alarm_set_mode+0x2d0>)
 8001b9e:	f008 f8cf 	bl	8009d40 <puts>
		switch (al_button) {
 8001ba2:	79fb      	ldrb	r3, [r7, #7]
 8001ba4:	3b01      	subs	r3, #1
 8001ba6:	2b03      	cmp	r3, #3
 8001ba8:	f200 8088 	bhi.w	8001cbc <alarm_set_mode+0x2b0>
 8001bac:	a201      	add	r2, pc, #4	; (adr r2, 8001bb4 <alarm_set_mode+0x1a8>)
 8001bae:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001bb2:	bf00      	nop
 8001bb4:	08001c65 	.word	0x08001c65
 8001bb8:	08001c89 	.word	0x08001c89
 8001bbc:	08001bc5 	.word	0x08001bc5
 8001bc0:	08001c5d 	.word	0x08001c5d
		case RIGHT:

			default_nvitem.alarm_time.hours = atime.hours;
 8001bc4:	4b41      	ldr	r3, [pc, #260]	; (8001ccc <alarm_set_mode+0x2c0>)
 8001bc6:	f993 2000 	ldrsb.w	r2, [r3]
 8001bca:	4b45      	ldr	r3, [pc, #276]	; (8001ce0 <alarm_set_mode+0x2d4>)
 8001bcc:	70da      	strb	r2, [r3, #3]
			default_nvitem.alarm_time.minutes = atime.minutes;
 8001bce:	4b3f      	ldr	r3, [pc, #252]	; (8001ccc <alarm_set_mode+0x2c0>)
 8001bd0:	f993 2001 	ldrsb.w	r2, [r3, #1]
 8001bd4:	4b42      	ldr	r3, [pc, #264]	; (8001ce0 <alarm_set_mode+0x2d4>)
 8001bd6:	711a      	strb	r2, [r3, #4]
			default_nvitem.alarm_time.seconds = atime.seconds;
 8001bd8:	4b3c      	ldr	r3, [pc, #240]	; (8001ccc <alarm_set_mode+0x2c0>)
 8001bda:	f993 2002 	ldrsb.w	r2, [r3, #2]
 8001bde:	4b40      	ldr	r3, [pc, #256]	; (8001ce0 <alarm_set_mode+0x2d4>)
 8001be0:	715a      	strb	r2, [r3, #5]

			RTC_Alarm.AlarmTime.Hours = default_nvitem.alarm_time.hours;
 8001be2:	4b3f      	ldr	r3, [pc, #252]	; (8001ce0 <alarm_set_mode+0x2d4>)
 8001be4:	f993 3003 	ldrsb.w	r3, [r3, #3]
 8001be8:	b2da      	uxtb	r2, r3
 8001bea:	4b39      	ldr	r3, [pc, #228]	; (8001cd0 <alarm_set_mode+0x2c4>)
 8001bec:	701a      	strb	r2, [r3, #0]
			RTC_Alarm.AlarmTime.Minutes = default_nvitem.alarm_time.minutes;
 8001bee:	4b3c      	ldr	r3, [pc, #240]	; (8001ce0 <alarm_set_mode+0x2d4>)
 8001bf0:	f993 3004 	ldrsb.w	r3, [r3, #4]
 8001bf4:	b2da      	uxtb	r2, r3
 8001bf6:	4b36      	ldr	r3, [pc, #216]	; (8001cd0 <alarm_set_mode+0x2c4>)
 8001bf8:	705a      	strb	r2, [r3, #1]
			RTC_Alarm.AlarmTime.Seconds = default_nvitem.alarm_time.seconds;
 8001bfa:	4b39      	ldr	r3, [pc, #228]	; (8001ce0 <alarm_set_mode+0x2d4>)
 8001bfc:	f993 3005 	ldrsb.w	r3, [r3, #5]
 8001c00:	b2da      	uxtb	r2, r3
 8001c02:	4b33      	ldr	r3, [pc, #204]	; (8001cd0 <alarm_set_mode+0x2c4>)
 8001c04:	709a      	strb	r2, [r3, #2]
			RTC_Alarm.AlarmTime.Hours %= 12;
 8001c06:	4b32      	ldr	r3, [pc, #200]	; (8001cd0 <alarm_set_mode+0x2c4>)
 8001c08:	781a      	ldrb	r2, [r3, #0]
 8001c0a:	4b36      	ldr	r3, [pc, #216]	; (8001ce4 <alarm_set_mode+0x2d8>)
 8001c0c:	fba3 1302 	umull	r1, r3, r3, r2
 8001c10:	08d9      	lsrs	r1, r3, #3
 8001c12:	460b      	mov	r3, r1
 8001c14:	005b      	lsls	r3, r3, #1
 8001c16:	440b      	add	r3, r1
 8001c18:	009b      	lsls	r3, r3, #2
 8001c1a:	1ad3      	subs	r3, r2, r3
 8001c1c:	b2da      	uxtb	r2, r3
 8001c1e:	4b2c      	ldr	r3, [pc, #176]	; (8001cd0 <alarm_set_mode+0x2c4>)
 8001c20:	701a      	strb	r2, [r3, #0]

			printf("rtc alarm time %s %d: %d: %d\r\n", ampm[RTC_Alarm.AlarmTime.TimeFormat], RTC_Alarm.AlarmTime.Hours, RTC_Alarm.AlarmTime.Minutes, RTC_Alarm.AlarmTime.Seconds);
 8001c22:	4b2b      	ldr	r3, [pc, #172]	; (8001cd0 <alarm_set_mode+0x2c4>)
 8001c24:	78db      	ldrb	r3, [r3, #3]
 8001c26:	461a      	mov	r2, r3
 8001c28:	4613      	mov	r3, r2
 8001c2a:	005b      	lsls	r3, r3, #1
 8001c2c:	4413      	add	r3, r2
 8001c2e:	4a2e      	ldr	r2, [pc, #184]	; (8001ce8 <alarm_set_mode+0x2dc>)
 8001c30:	1899      	adds	r1, r3, r2
 8001c32:	4b27      	ldr	r3, [pc, #156]	; (8001cd0 <alarm_set_mode+0x2c4>)
 8001c34:	781b      	ldrb	r3, [r3, #0]
 8001c36:	461a      	mov	r2, r3
 8001c38:	4b25      	ldr	r3, [pc, #148]	; (8001cd0 <alarm_set_mode+0x2c4>)
 8001c3a:	785b      	ldrb	r3, [r3, #1]
 8001c3c:	4618      	mov	r0, r3
 8001c3e:	4b24      	ldr	r3, [pc, #144]	; (8001cd0 <alarm_set_mode+0x2c4>)
 8001c40:	789b      	ldrb	r3, [r3, #2]
 8001c42:	9300      	str	r3, [sp, #0]
 8001c44:	4603      	mov	r3, r0
 8001c46:	4829      	ldr	r0, [pc, #164]	; (8001cec <alarm_set_mode+0x2e0>)
 8001c48:	f008 f814 	bl	8009c74 <iprintf>

			update_nvitems();
 8001c4c:	f7ff fd0e 	bl	800166c <update_nvitems>
			lcd_clear();
 8001c50:	f7ff fbc8 	bl	80013e4 <lcd_clear>

			current_state.mode = NORMAL_STATE;
 8001c54:	4b26      	ldr	r3, [pc, #152]	; (8001cf0 <alarm_set_mode+0x2e4>)
 8001c56:	2200      	movs	r2, #0
 8001c58:	701a      	strb	r2, [r3, #0]
			break;
 8001c5a:	e04c      	b.n	8001cf6 <alarm_set_mode+0x2ea>
		case LEFT:
			al_position = 2;
 8001c5c:	4b19      	ldr	r3, [pc, #100]	; (8001cc4 <alarm_set_mode+0x2b8>)
 8001c5e:	2202      	movs	r2, #2
 8001c60:	601a      	str	r2, [r3, #0]
			break;
 8001c62:	e048      	b.n	8001cf6 <alarm_set_mode+0x2ea>
		case UP:
			atime.seconds++;
 8001c64:	4b19      	ldr	r3, [pc, #100]	; (8001ccc <alarm_set_mode+0x2c0>)
 8001c66:	f993 3002 	ldrsb.w	r3, [r3, #2]
 8001c6a:	b2db      	uxtb	r3, r3
 8001c6c:	3301      	adds	r3, #1
 8001c6e:	b2db      	uxtb	r3, r3
 8001c70:	b25a      	sxtb	r2, r3
 8001c72:	4b16      	ldr	r3, [pc, #88]	; (8001ccc <alarm_set_mode+0x2c0>)
 8001c74:	709a      	strb	r2, [r3, #2]
			if (atime.seconds >= 60) {
 8001c76:	4b15      	ldr	r3, [pc, #84]	; (8001ccc <alarm_set_mode+0x2c0>)
 8001c78:	f993 3002 	ldrsb.w	r3, [r3, #2]
 8001c7c:	2b3b      	cmp	r3, #59	; 0x3b
 8001c7e:	dd1f      	ble.n	8001cc0 <alarm_set_mode+0x2b4>
				atime.seconds = 0;
 8001c80:	4b12      	ldr	r3, [pc, #72]	; (8001ccc <alarm_set_mode+0x2c0>)
 8001c82:	2200      	movs	r2, #0
 8001c84:	709a      	strb	r2, [r3, #2]
			}
			break;
 8001c86:	e01b      	b.n	8001cc0 <alarm_set_mode+0x2b4>
		case DOWN:
			atime.seconds--;
 8001c88:	4b10      	ldr	r3, [pc, #64]	; (8001ccc <alarm_set_mode+0x2c0>)
 8001c8a:	f993 3002 	ldrsb.w	r3, [r3, #2]
 8001c8e:	b2db      	uxtb	r3, r3
 8001c90:	3b01      	subs	r3, #1
 8001c92:	b2db      	uxtb	r3, r3
 8001c94:	b25a      	sxtb	r2, r3
 8001c96:	4b0d      	ldr	r3, [pc, #52]	; (8001ccc <alarm_set_mode+0x2c0>)
 8001c98:	709a      	strb	r2, [r3, #2]
			if (atime.seconds < 0) {
 8001c9a:	4b0c      	ldr	r3, [pc, #48]	; (8001ccc <alarm_set_mode+0x2c0>)
 8001c9c:	f993 3002 	ldrsb.w	r3, [r3, #2]
 8001ca0:	2b00      	cmp	r3, #0
 8001ca2:	da27      	bge.n	8001cf4 <alarm_set_mode+0x2e8>
				atime.seconds = 59;
 8001ca4:	4b09      	ldr	r3, [pc, #36]	; (8001ccc <alarm_set_mode+0x2c0>)
 8001ca6:	223b      	movs	r2, #59	; 0x3b
 8001ca8:	709a      	strb	r2, [r3, #2]
			}
			break;
 8001caa:	e023      	b.n	8001cf4 <alarm_set_mode+0x2e8>
			break;
 8001cac:	bf00      	nop
 8001cae:	e022      	b.n	8001cf6 <alarm_set_mode+0x2ea>
			break;
 8001cb0:	bf00      	nop
 8001cb2:	e020      	b.n	8001cf6 <alarm_set_mode+0x2ea>
			break;
 8001cb4:	bf00      	nop
 8001cb6:	e01e      	b.n	8001cf6 <alarm_set_mode+0x2ea>
			break;
 8001cb8:	bf00      	nop
 8001cba:	e01c      	b.n	8001cf6 <alarm_set_mode+0x2ea>
		default:
			break;
 8001cbc:	bf00      	nop
 8001cbe:	e01a      	b.n	8001cf6 <alarm_set_mode+0x2ea>
			break;
 8001cc0:	bf00      	nop
 8001cc2:	e018      	b.n	8001cf6 <alarm_set_mode+0x2ea>
 8001cc4:	20000ab8 	.word	0x20000ab8
 8001cc8:	0800b0c0 	.word	0x0800b0c0
 8001ccc:	20000b08 	.word	0x20000b08
 8001cd0:	20000b24 	.word	0x20000b24
 8001cd4:	0800b0d0 	.word	0x0800b0d0
 8001cd8:	0800b0e0 	.word	0x0800b0e0
 8001cdc:	0800b0f0 	.word	0x0800b0f0
 8001ce0:	20000b4c 	.word	0x20000b4c
 8001ce4:	aaaaaaab 	.word	0xaaaaaaab
 8001ce8:	20000094 	.word	0x20000094
 8001cec:	0800b100 	.word	0x0800b100
 8001cf0:	20000afc 	.word	0x20000afc
			break;
 8001cf4:	bf00      	nop

		}
	}
	timeDisplay();
 8001cf6:	f7ff fbc9 	bl	800148c <timeDisplay>
}
 8001cfa:	bf00      	nop
 8001cfc:	3708      	adds	r7, #8
 8001cfe:	46bd      	mov	sp, r7
 8001d00:	bd80      	pop	{r7, pc}
 8001d02:	bf00      	nop

08001d04 <music_set_mode>:

void music_set_mode() {
 8001d04:	b580      	push	{r7, lr}
 8001d06:	b084      	sub	sp, #16
 8001d08:	af00      	add	r7, sp, #0
	enum CLOCK_BUTTON mu_button;
	int mu_position, mu_cnt;

	mu_button = joyStick_btn_chk();
 8001d0a:	f7ff fc79 	bl	8001600 <joyStick_btn_chk>
 8001d0e:	4603      	mov	r3, r0
 8001d10:	72fb      	strb	r3, [r7, #11]
	mu_position = current_state.music_num;
 8001d12:	4b27      	ldr	r3, [pc, #156]	; (8001db0 <music_set_mode+0xac>)
 8001d14:	685b      	ldr	r3, [r3, #4]
 8001d16:	60fb      	str	r3, [r7, #12]
	mu_cnt = sizeof(alarmMusic) / sizeof(alarmMusic[0]);
 8001d18:	2304      	movs	r3, #4
 8001d1a:	607b      	str	r3, [r7, #4]

	switch (mu_button) {
 8001d1c:	7afb      	ldrb	r3, [r7, #11]
 8001d1e:	2b03      	cmp	r3, #3
 8001d20:	d01a      	beq.n	8001d58 <music_set_mode+0x54>
 8001d22:	2b03      	cmp	r3, #3
 8001d24:	dc23      	bgt.n	8001d6e <music_set_mode+0x6a>
 8001d26:	2b01      	cmp	r3, #1
 8001d28:	d002      	beq.n	8001d30 <music_set_mode+0x2c>
 8001d2a:	2b02      	cmp	r3, #2
 8001d2c:	d00a      	beq.n	8001d44 <music_set_mode+0x40>
		update_nvitems();
		lcd_clear();

		current_state.mode = NORMAL_STATE;
	default:
		break;
 8001d2e:	e01e      	b.n	8001d6e <music_set_mode+0x6a>
		mu_position++;
 8001d30:	68fb      	ldr	r3, [r7, #12]
 8001d32:	3301      	adds	r3, #1
 8001d34:	60fb      	str	r3, [r7, #12]
		if (mu_position == mu_cnt) {
 8001d36:	68fa      	ldr	r2, [r7, #12]
 8001d38:	687b      	ldr	r3, [r7, #4]
 8001d3a:	429a      	cmp	r2, r3
 8001d3c:	d119      	bne.n	8001d72 <music_set_mode+0x6e>
			mu_position = 0;
 8001d3e:	2300      	movs	r3, #0
 8001d40:	60fb      	str	r3, [r7, #12]
		break;
 8001d42:	e016      	b.n	8001d72 <music_set_mode+0x6e>
		mu_position--;
 8001d44:	68fb      	ldr	r3, [r7, #12]
 8001d46:	3b01      	subs	r3, #1
 8001d48:	60fb      	str	r3, [r7, #12]
		if (mu_position < 0) {
 8001d4a:	68fb      	ldr	r3, [r7, #12]
 8001d4c:	2b00      	cmp	r3, #0
 8001d4e:	da12      	bge.n	8001d76 <music_set_mode+0x72>
			mu_position = mu_cnt - 1;
 8001d50:	687b      	ldr	r3, [r7, #4]
 8001d52:	3b01      	subs	r3, #1
 8001d54:	60fb      	str	r3, [r7, #12]
		break;
 8001d56:	e00e      	b.n	8001d76 <music_set_mode+0x72>
		default_nvitem.alarm_music_num = mu_position;
 8001d58:	68fb      	ldr	r3, [r7, #12]
 8001d5a:	b25a      	sxtb	r2, r3
 8001d5c:	4b15      	ldr	r3, [pc, #84]	; (8001db4 <music_set_mode+0xb0>)
 8001d5e:	719a      	strb	r2, [r3, #6]
		update_nvitems();
 8001d60:	f7ff fc84 	bl	800166c <update_nvitems>
		lcd_clear();
 8001d64:	f7ff fb3e 	bl	80013e4 <lcd_clear>
		current_state.mode = NORMAL_STATE;
 8001d68:	4b11      	ldr	r3, [pc, #68]	; (8001db0 <music_set_mode+0xac>)
 8001d6a:	2200      	movs	r2, #0
 8001d6c:	701a      	strb	r2, [r3, #0]
		break;
 8001d6e:	bf00      	nop
 8001d70:	e002      	b.n	8001d78 <music_set_mode+0x74>
		break;
 8001d72:	bf00      	nop
 8001d74:	e000      	b.n	8001d78 <music_set_mode+0x74>
		break;
 8001d76:	bf00      	nop
	}

	current_state.music_num = mu_position;
 8001d78:	4a0d      	ldr	r2, [pc, #52]	; (8001db0 <music_set_mode+0xac>)
 8001d7a:	68fb      	ldr	r3, [r7, #12]
 8001d7c:	6053      	str	r3, [r2, #4]

	musicDisplay(mu_position);
 8001d7e:	68f8      	ldr	r0, [r7, #12]
 8001d80:	f000 f8de 	bl	8001f40 <musicDisplay>
	musicPlay(mu_position);
 8001d84:	68f8      	ldr	r0, [r7, #12]
 8001d86:	f000 f90b 	bl	8001fa0 <musicPlay>

	printf("%d. %s\r\n", mu_position, alarmMusic[mu_position].musicTitle);
 8001d8a:	68fa      	ldr	r2, [r7, #12]
 8001d8c:	4613      	mov	r3, r2
 8001d8e:	005b      	lsls	r3, r3, #1
 8001d90:	4413      	add	r3, r2
 8001d92:	00da      	lsls	r2, r3, #3
 8001d94:	1ad2      	subs	r2, r2, r3
 8001d96:	4b08      	ldr	r3, [pc, #32]	; (8001db8 <music_set_mode+0xb4>)
 8001d98:	4413      	add	r3, r2
 8001d9a:	3301      	adds	r3, #1
 8001d9c:	461a      	mov	r2, r3
 8001d9e:	68f9      	ldr	r1, [r7, #12]
 8001da0:	4806      	ldr	r0, [pc, #24]	; (8001dbc <music_set_mode+0xb8>)
 8001da2:	f007 ff67 	bl	8009c74 <iprintf>

}
 8001da6:	bf00      	nop
 8001da8:	3710      	adds	r7, #16
 8001daa:	46bd      	mov	sp, r7
 8001dac:	bd80      	pop	{r7, pc}
 8001dae:	bf00      	nop
 8001db0:	20000afc 	.word	0x20000afc
 8001db4:	20000b4c 	.word	0x20000b4c
 8001db8:	2000009c 	.word	0x2000009c
 8001dbc:	0800b120 	.word	0x0800b120

08001dc0 <schoolBellPlay>:

	HAL_TIM_Base_Start_IT(&htim2);
	HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_3);
}

void schoolBellPlay() {
 8001dc0:	b580      	push	{r7, lr}
 8001dc2:	b082      	sub	sp, #8
 8001dc4:	af00      	add	r7, sp, #0

		uint16_t melody = (uint16_t) (1000000 / schoolBell[seq].freq);
 8001dc6:	4b27      	ldr	r3, [pc, #156]	; (8001e64 <schoolBellPlay+0xa4>)
 8001dc8:	781b      	ldrb	r3, [r3, #0]
 8001dca:	461a      	mov	r2, r3
 8001dcc:	4b26      	ldr	r3, [pc, #152]	; (8001e68 <schoolBellPlay+0xa8>)
 8001dce:	f833 3022 	ldrh.w	r3, [r3, r2, lsl #2]
 8001dd2:	461a      	mov	r2, r3
 8001dd4:	4b25      	ldr	r3, [pc, #148]	; (8001e6c <schoolBellPlay+0xac>)
 8001dd6:	fb93 f3f2 	sdiv	r3, r3, r2
 8001dda:	80fb      	strh	r3, [r7, #6]

		if (stop == 1) {
 8001ddc:	4b24      	ldr	r3, [pc, #144]	; (8001e70 <schoolBellPlay+0xb0>)
 8001dde:	781b      	ldrb	r3, [r3, #0]
 8001de0:	2b01      	cmp	r3, #1
 8001de2:	d10c      	bne.n	8001dfe <schoolBellPlay+0x3e>
			TIM2->ARR = 2000;
 8001de4:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001de8:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 8001dec:	62da      	str	r2, [r3, #44]	; 0x2c
			HAL_TIM_PWM_Stop(&htim3, TIM_CHANNEL_3);
 8001dee:	2108      	movs	r1, #8
 8001df0:	4820      	ldr	r0, [pc, #128]	; (8001e74 <schoolBellPlay+0xb4>)
 8001df2:	f005 fc9d 	bl	8007730 <HAL_TIM_PWM_Stop>
			stop = 0;
 8001df6:	4b1e      	ldr	r3, [pc, #120]	; (8001e70 <schoolBellPlay+0xb0>)
 8001df8:	2200      	movs	r2, #0
 8001dfa:	701a      	strb	r2, [r3, #0]
				stop = 1;
				seq++;
			}
		}

}
 8001dfc:	e02e      	b.n	8001e5c <schoolBellPlay+0x9c>
			if (seq == SCHOOL_MEL_NUM) {
 8001dfe:	4b19      	ldr	r3, [pc, #100]	; (8001e64 <schoolBellPlay+0xa4>)
 8001e00:	781b      	ldrb	r3, [r3, #0]
 8001e02:	2b18      	cmp	r3, #24
 8001e04:	d107      	bne.n	8001e16 <schoolBellPlay+0x56>
				HAL_TIM_Base_Stop_IT(&htim2);
 8001e06:	481c      	ldr	r0, [pc, #112]	; (8001e78 <schoolBellPlay+0xb8>)
 8001e08:	f005 fb42 	bl	8007490 <HAL_TIM_Base_Stop_IT>
				HAL_TIM_PWM_Stop(&htim3, TIM_CHANNEL_3);
 8001e0c:	2108      	movs	r1, #8
 8001e0e:	4819      	ldr	r0, [pc, #100]	; (8001e74 <schoolBellPlay+0xb4>)
 8001e10:	f005 fc8e 	bl	8007730 <HAL_TIM_PWM_Stop>
}
 8001e14:	e022      	b.n	8001e5c <schoolBellPlay+0x9c>
				TIM3->ARR = melody;
 8001e16:	4a19      	ldr	r2, [pc, #100]	; (8001e7c <schoolBellPlay+0xbc>)
 8001e18:	88fb      	ldrh	r3, [r7, #6]
 8001e1a:	62d3      	str	r3, [r2, #44]	; 0x2c
				TIM3->CCR3 = melody / 2;
 8001e1c:	88fb      	ldrh	r3, [r7, #6]
 8001e1e:	085b      	lsrs	r3, r3, #1
 8001e20:	b29a      	uxth	r2, r3
 8001e22:	4b16      	ldr	r3, [pc, #88]	; (8001e7c <schoolBellPlay+0xbc>)
 8001e24:	63da      	str	r2, [r3, #60]	; 0x3c
				TIM2->ARR = schoolBell[seq].delay * 2000;
 8001e26:	4b0f      	ldr	r3, [pc, #60]	; (8001e64 <schoolBellPlay+0xa4>)
 8001e28:	781b      	ldrb	r3, [r3, #0]
 8001e2a:	4a0f      	ldr	r2, [pc, #60]	; (8001e68 <schoolBellPlay+0xa8>)
 8001e2c:	009b      	lsls	r3, r3, #2
 8001e2e:	4413      	add	r3, r2
 8001e30:	885b      	ldrh	r3, [r3, #2]
 8001e32:	461a      	mov	r2, r3
 8001e34:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 8001e38:	fb03 f202 	mul.w	r2, r3, r2
 8001e3c:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001e40:	62da      	str	r2, [r3, #44]	; 0x2c
				HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_3);
 8001e42:	2108      	movs	r1, #8
 8001e44:	480b      	ldr	r0, [pc, #44]	; (8001e74 <schoolBellPlay+0xb4>)
 8001e46:	f005 fbab 	bl	80075a0 <HAL_TIM_PWM_Start>
				stop = 1;
 8001e4a:	4b09      	ldr	r3, [pc, #36]	; (8001e70 <schoolBellPlay+0xb0>)
 8001e4c:	2201      	movs	r2, #1
 8001e4e:	701a      	strb	r2, [r3, #0]
				seq++;
 8001e50:	4b04      	ldr	r3, [pc, #16]	; (8001e64 <schoolBellPlay+0xa4>)
 8001e52:	781b      	ldrb	r3, [r3, #0]
 8001e54:	3301      	adds	r3, #1
 8001e56:	b2da      	uxtb	r2, r3
 8001e58:	4b02      	ldr	r3, [pc, #8]	; (8001e64 <schoolBellPlay+0xa4>)
 8001e5a:	701a      	strb	r2, [r3, #0]
}
 8001e5c:	bf00      	nop
 8001e5e:	3708      	adds	r7, #8
 8001e60:	46bd      	mov	sp, r7
 8001e62:	bd80      	pop	{r7, pc}
 8001e64:	20000174 	.word	0x20000174
 8001e68:	20000000 	.word	0x20000000
 8001e6c:	000f4240 	.word	0x000f4240
 8001e70:	20000175 	.word	0x20000175
 8001e74:	20000504 	.word	0x20000504
 8001e78:	200004bc 	.word	0x200004bc
 8001e7c:	40000400 	.word	0x40000400

08001e80 <nabiPlay>:

void nabiPlay() {
 8001e80:	b580      	push	{r7, lr}
 8001e82:	b082      	sub	sp, #8
 8001e84:	af00      	add	r7, sp, #0
	uint16_t melody = (uint16_t) (1000000 / nabi[seq].freq);
 8001e86:	4b27      	ldr	r3, [pc, #156]	; (8001f24 <nabiPlay+0xa4>)
 8001e88:	781b      	ldrb	r3, [r3, #0]
 8001e8a:	461a      	mov	r2, r3
 8001e8c:	4b26      	ldr	r3, [pc, #152]	; (8001f28 <nabiPlay+0xa8>)
 8001e8e:	f833 3022 	ldrh.w	r3, [r3, r2, lsl #2]
 8001e92:	461a      	mov	r2, r3
 8001e94:	4b25      	ldr	r3, [pc, #148]	; (8001f2c <nabiPlay+0xac>)
 8001e96:	fb93 f3f2 	sdiv	r3, r3, r2
 8001e9a:	80fb      	strh	r3, [r7, #6]

//	musicOn();

	if (stop == 1) {
 8001e9c:	4b24      	ldr	r3, [pc, #144]	; (8001f30 <nabiPlay+0xb0>)
 8001e9e:	781b      	ldrb	r3, [r3, #0]
 8001ea0:	2b01      	cmp	r3, #1
 8001ea2:	d10c      	bne.n	8001ebe <nabiPlay+0x3e>
		TIM2->ARR = 2000;
 8001ea4:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001ea8:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 8001eac:	62da      	str	r2, [r3, #44]	; 0x2c
		HAL_TIM_PWM_Stop(&htim3, TIM_CHANNEL_3);
 8001eae:	2108      	movs	r1, #8
 8001eb0:	4820      	ldr	r0, [pc, #128]	; (8001f34 <nabiPlay+0xb4>)
 8001eb2:	f005 fc3d 	bl	8007730 <HAL_TIM_PWM_Stop>
		stop = 0;
 8001eb6:	4b1e      	ldr	r3, [pc, #120]	; (8001f30 <nabiPlay+0xb0>)
 8001eb8:	2200      	movs	r2, #0
 8001eba:	701a      	strb	r2, [r3, #0]
			HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_3);
			stop = 1;
			seq++;
		}
	}
}
 8001ebc:	e02e      	b.n	8001f1c <nabiPlay+0x9c>
		if (seq == NABI_MEL_NUM) {
 8001ebe:	4b19      	ldr	r3, [pc, #100]	; (8001f24 <nabiPlay+0xa4>)
 8001ec0:	781b      	ldrb	r3, [r3, #0]
 8001ec2:	2b0d      	cmp	r3, #13
 8001ec4:	d107      	bne.n	8001ed6 <nabiPlay+0x56>
			HAL_TIM_Base_Stop_IT(&htim2);
 8001ec6:	481c      	ldr	r0, [pc, #112]	; (8001f38 <nabiPlay+0xb8>)
 8001ec8:	f005 fae2 	bl	8007490 <HAL_TIM_Base_Stop_IT>
			HAL_TIM_PWM_Stop(&htim3, TIM_CHANNEL_3);
 8001ecc:	2108      	movs	r1, #8
 8001ece:	4819      	ldr	r0, [pc, #100]	; (8001f34 <nabiPlay+0xb4>)
 8001ed0:	f005 fc2e 	bl	8007730 <HAL_TIM_PWM_Stop>
}
 8001ed4:	e022      	b.n	8001f1c <nabiPlay+0x9c>
			TIM3->ARR = melody;
 8001ed6:	4a19      	ldr	r2, [pc, #100]	; (8001f3c <nabiPlay+0xbc>)
 8001ed8:	88fb      	ldrh	r3, [r7, #6]
 8001eda:	62d3      	str	r3, [r2, #44]	; 0x2c
			TIM3->CCR3 = melody / 2;
 8001edc:	88fb      	ldrh	r3, [r7, #6]
 8001ede:	085b      	lsrs	r3, r3, #1
 8001ee0:	b29a      	uxth	r2, r3
 8001ee2:	4b16      	ldr	r3, [pc, #88]	; (8001f3c <nabiPlay+0xbc>)
 8001ee4:	63da      	str	r2, [r3, #60]	; 0x3c
			TIM2->ARR = nabi[seq].delay * 2000;
 8001ee6:	4b0f      	ldr	r3, [pc, #60]	; (8001f24 <nabiPlay+0xa4>)
 8001ee8:	781b      	ldrb	r3, [r3, #0]
 8001eea:	4a0f      	ldr	r2, [pc, #60]	; (8001f28 <nabiPlay+0xa8>)
 8001eec:	009b      	lsls	r3, r3, #2
 8001eee:	4413      	add	r3, r2
 8001ef0:	885b      	ldrh	r3, [r3, #2]
 8001ef2:	461a      	mov	r2, r3
 8001ef4:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 8001ef8:	fb03 f202 	mul.w	r2, r3, r2
 8001efc:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001f00:	62da      	str	r2, [r3, #44]	; 0x2c
			HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_3);
 8001f02:	2108      	movs	r1, #8
 8001f04:	480b      	ldr	r0, [pc, #44]	; (8001f34 <nabiPlay+0xb4>)
 8001f06:	f005 fb4b 	bl	80075a0 <HAL_TIM_PWM_Start>
			stop = 1;
 8001f0a:	4b09      	ldr	r3, [pc, #36]	; (8001f30 <nabiPlay+0xb0>)
 8001f0c:	2201      	movs	r2, #1
 8001f0e:	701a      	strb	r2, [r3, #0]
			seq++;
 8001f10:	4b04      	ldr	r3, [pc, #16]	; (8001f24 <nabiPlay+0xa4>)
 8001f12:	781b      	ldrb	r3, [r3, #0]
 8001f14:	3301      	adds	r3, #1
 8001f16:	b2da      	uxtb	r2, r3
 8001f18:	4b02      	ldr	r3, [pc, #8]	; (8001f24 <nabiPlay+0xa4>)
 8001f1a:	701a      	strb	r2, [r3, #0]
}
 8001f1c:	bf00      	nop
 8001f1e:	3708      	adds	r7, #8
 8001f20:	46bd      	mov	sp, r7
 8001f22:	bd80      	pop	{r7, pc}
 8001f24:	20000174 	.word	0x20000174
 8001f28:	20000060 	.word	0x20000060
 8001f2c:	000f4240 	.word	0x000f4240
 8001f30:	20000175 	.word	0x20000175
 8001f34:	20000504 	.word	0x20000504
 8001f38:	200004bc 	.word	0x200004bc
 8001f3c:	40000400 	.word	0x40000400

08001f40 <musicDisplay>:

void musicDisplay(int musicNumber) {
 8001f40:	b580      	push	{r7, lr}
 8001f42:	b08a      	sub	sp, #40	; 0x28
 8001f44:	af00      	add	r7, sp, #0
 8001f46:	6078      	str	r0, [r7, #4]
	char music_str[30];

	sprintf(music_str, "%d. %s", musicNumber,
			alarmMusic[musicNumber].musicTitle);
 8001f48:	687a      	ldr	r2, [r7, #4]
 8001f4a:	4613      	mov	r3, r2
 8001f4c:	005b      	lsls	r3, r3, #1
 8001f4e:	4413      	add	r3, r2
 8001f50:	00da      	lsls	r2, r3, #3
 8001f52:	1ad2      	subs	r2, r2, r3
 8001f54:	4b0f      	ldr	r3, [pc, #60]	; (8001f94 <musicDisplay+0x54>)
 8001f56:	4413      	add	r3, r2
 8001f58:	3301      	adds	r3, #1
	sprintf(music_str, "%d. %s", musicNumber,
 8001f5a:	f107 0008 	add.w	r0, r7, #8
 8001f5e:	687a      	ldr	r2, [r7, #4]
 8001f60:	490d      	ldr	r1, [pc, #52]	; (8001f98 <musicDisplay+0x58>)
 8001f62:	f007 ff29 	bl	8009db8 <siprintf>

	LCD_SendCommand(LCD_ADDR, 0b10000000);
 8001f66:	2180      	movs	r1, #128	; 0x80
 8001f68:	204e      	movs	r0, #78	; 0x4e
 8001f6a:	f7fe fbd9 	bl	8000720 <LCD_SendCommand>
	LCD_SendString(LCD_ADDR, "Music Setting");
 8001f6e:	490b      	ldr	r1, [pc, #44]	; (8001f9c <musicDisplay+0x5c>)
 8001f70:	204e      	movs	r0, #78	; 0x4e
 8001f72:	f7fe fc16 	bl	80007a2 <LCD_SendString>
	LCD_SendCommand(LCD_ADDR, 0b11000000);
 8001f76:	21c0      	movs	r1, #192	; 0xc0
 8001f78:	204e      	movs	r0, #78	; 0x4e
 8001f7a:	f7fe fbd1 	bl	8000720 <LCD_SendCommand>
	LCD_SendString(LCD_ADDR, music_str);
 8001f7e:	f107 0308 	add.w	r3, r7, #8
 8001f82:	4619      	mov	r1, r3
 8001f84:	204e      	movs	r0, #78	; 0x4e
 8001f86:	f7fe fc0c 	bl	80007a2 <LCD_SendString>
}
 8001f8a:	bf00      	nop
 8001f8c:	3728      	adds	r7, #40	; 0x28
 8001f8e:	46bd      	mov	sp, r7
 8001f90:	bd80      	pop	{r7, pc}
 8001f92:	bf00      	nop
 8001f94:	2000009c 	.word	0x2000009c
 8001f98:	0800b12c 	.word	0x0800b12c
 8001f9c:	0800b134 	.word	0x0800b134

08001fa0 <musicPlay>:

void musicPlay(int musicNumber) {
 8001fa0:	b580      	push	{r7, lr}
 8001fa2:	b082      	sub	sp, #8
 8001fa4:	af00      	add	r7, sp, #0
 8001fa6:	6078      	str	r0, [r7, #4]

	static int music_lastSelect = 0;
	if(musicNumber != music_lastSelect)
 8001fa8:	4b22      	ldr	r3, [pc, #136]	; (8002034 <musicPlay+0x94>)
 8001faa:	681b      	ldr	r3, [r3, #0]
 8001fac:	687a      	ldr	r2, [r7, #4]
 8001fae:	429a      	cmp	r2, r3
 8001fb0:	d005      	beq.n	8001fbe <musicPlay+0x1e>
	{
		seq = 0;
 8001fb2:	4b21      	ldr	r3, [pc, #132]	; (8002038 <musicPlay+0x98>)
 8001fb4:	2200      	movs	r2, #0
 8001fb6:	701a      	strb	r2, [r3, #0]
		music_lastSelect = musicNumber;
 8001fb8:	4a1e      	ldr	r2, [pc, #120]	; (8002034 <musicPlay+0x94>)
 8001fba:	687b      	ldr	r3, [r7, #4]
 8001fbc:	6013      	str	r3, [r2, #0]

	}
	switch(musicNumber) {
 8001fbe:	687b      	ldr	r3, [r7, #4]
 8001fc0:	2b04      	cmp	r3, #4
 8001fc2:	d81b      	bhi.n	8001ffc <musicPlay+0x5c>
 8001fc4:	a201      	add	r2, pc, #4	; (adr r2, 8001fcc <musicPlay+0x2c>)
 8001fc6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001fca:	bf00      	nop
 8001fcc:	08001fe1 	.word	0x08001fe1
 8001fd0:	08001ff7 	.word	0x08001ff7
 8001fd4:	08002005 	.word	0x08002005
 8001fd8:	08002005 	.word	0x08002005
 8001fdc:	08002005 	.word	0x08002005
	case 0:
//		musicList = MUSIC_NUM_0;
		schoolBellPlay();
 8001fe0:	f7ff feee 	bl	8001dc0 <schoolBellPlay>
		if(current_state.music_num != musicNumber) {
 8001fe4:	4b15      	ldr	r3, [pc, #84]	; (800203c <musicPlay+0x9c>)
 8001fe6:	685b      	ldr	r3, [r3, #4]
 8001fe8:	687a      	ldr	r2, [r7, #4]
 8001fea:	429a      	cmp	r2, r3
 8001fec:	d00c      	beq.n	8002008 <musicPlay+0x68>
			seq = 0;
 8001fee:	4b12      	ldr	r3, [pc, #72]	; (8002038 <musicPlay+0x98>)
 8001ff0:	2200      	movs	r2, #0
 8001ff2:	701a      	strb	r2, [r3, #0]
		}
		break;
 8001ff4:	e008      	b.n	8002008 <musicPlay+0x68>
	case 1:
//		musicList = MUSIC_NUM_1;
		nabiPlay();
 8001ff6:	f7ff ff43 	bl	8001e80 <nabiPlay>
		break;
 8001ffa:	e006      	b.n	800200a <musicPlay+0x6a>
		break;
	case 4:
//		musicList = MUSIC_NUM_4;
		break;
	default:
		printf("**********************************");
 8001ffc:	4810      	ldr	r0, [pc, #64]	; (8002040 <musicPlay+0xa0>)
 8001ffe:	f007 fe39 	bl	8009c74 <iprintf>
		break;
 8002002:	e002      	b.n	800200a <musicPlay+0x6a>
		break;
 8002004:	bf00      	nop
 8002006:	e000      	b.n	800200a <musicPlay+0x6a>
		break;
 8002008:	bf00      	nop

	}

	if(musicNumber == music_lastSelect)
 800200a:	4b0a      	ldr	r3, [pc, #40]	; (8002034 <musicPlay+0x94>)
 800200c:	681b      	ldr	r3, [r3, #0]
 800200e:	687a      	ldr	r2, [r7, #4]
 8002010:	429a      	cmp	r2, r3
 8002012:	d105      	bne.n	8002020 <musicPlay+0x80>
	{
		seq++;
 8002014:	4b08      	ldr	r3, [pc, #32]	; (8002038 <musicPlay+0x98>)
 8002016:	781b      	ldrb	r3, [r3, #0]
 8002018:	3301      	adds	r3, #1
 800201a:	b2da      	uxtb	r2, r3
 800201c:	4b06      	ldr	r3, [pc, #24]	; (8002038 <musicPlay+0x98>)
 800201e:	701a      	strb	r2, [r3, #0]
	}
	printf("\r\n>>>>%d\r\n", seq);
 8002020:	4b05      	ldr	r3, [pc, #20]	; (8002038 <musicPlay+0x98>)
 8002022:	781b      	ldrb	r3, [r3, #0]
 8002024:	4619      	mov	r1, r3
 8002026:	4807      	ldr	r0, [pc, #28]	; (8002044 <musicPlay+0xa4>)
 8002028:	f007 fe24 	bl	8009c74 <iprintf>
//			seq=0;
}
 800202c:	bf00      	nop
 800202e:	3708      	adds	r7, #8
 8002030:	46bd      	mov	sp, r7
 8002032:	bd80      	pop	{r7, pc}
 8002034:	20000b5c 	.word	0x20000b5c
 8002038:	20000174 	.word	0x20000174
 800203c:	20000afc 	.word	0x20000afc
 8002040:	0800b144 	.word	0x0800b144
 8002044:	0800b168 	.word	0x0800b168

08002048 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002048:	b480      	push	{r7}
 800204a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800204c:	b672      	cpsid	i
}
 800204e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 8002050:	e7fe      	b.n	8002050 <Error_Handler+0x8>
	...

08002054 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002054:	b480      	push	{r7}
 8002056:	b083      	sub	sp, #12
 8002058:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800205a:	2300      	movs	r3, #0
 800205c:	607b      	str	r3, [r7, #4]
 800205e:	4b10      	ldr	r3, [pc, #64]	; (80020a0 <HAL_MspInit+0x4c>)
 8002060:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002062:	4a0f      	ldr	r2, [pc, #60]	; (80020a0 <HAL_MspInit+0x4c>)
 8002064:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002068:	6453      	str	r3, [r2, #68]	; 0x44
 800206a:	4b0d      	ldr	r3, [pc, #52]	; (80020a0 <HAL_MspInit+0x4c>)
 800206c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800206e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002072:	607b      	str	r3, [r7, #4]
 8002074:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002076:	2300      	movs	r3, #0
 8002078:	603b      	str	r3, [r7, #0]
 800207a:	4b09      	ldr	r3, [pc, #36]	; (80020a0 <HAL_MspInit+0x4c>)
 800207c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800207e:	4a08      	ldr	r2, [pc, #32]	; (80020a0 <HAL_MspInit+0x4c>)
 8002080:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002084:	6413      	str	r3, [r2, #64]	; 0x40
 8002086:	4b06      	ldr	r3, [pc, #24]	; (80020a0 <HAL_MspInit+0x4c>)
 8002088:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800208a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800208e:	603b      	str	r3, [r7, #0]
 8002090:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002092:	bf00      	nop
 8002094:	370c      	adds	r7, #12
 8002096:	46bd      	mov	sp, r7
 8002098:	f85d 7b04 	ldr.w	r7, [sp], #4
 800209c:	4770      	bx	lr
 800209e:	bf00      	nop
 80020a0:	40023800 	.word	0x40023800

080020a4 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80020a4:	b580      	push	{r7, lr}
 80020a6:	b08a      	sub	sp, #40	; 0x28
 80020a8:	af00      	add	r7, sp, #0
 80020aa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80020ac:	f107 0314 	add.w	r3, r7, #20
 80020b0:	2200      	movs	r2, #0
 80020b2:	601a      	str	r2, [r3, #0]
 80020b4:	605a      	str	r2, [r3, #4]
 80020b6:	609a      	str	r2, [r3, #8]
 80020b8:	60da      	str	r2, [r3, #12]
 80020ba:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 80020bc:	687b      	ldr	r3, [r7, #4]
 80020be:	681b      	ldr	r3, [r3, #0]
 80020c0:	4a3c      	ldr	r2, [pc, #240]	; (80021b4 <HAL_ADC_MspInit+0x110>)
 80020c2:	4293      	cmp	r3, r2
 80020c4:	d171      	bne.n	80021aa <HAL_ADC_MspInit+0x106>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 80020c6:	2300      	movs	r3, #0
 80020c8:	613b      	str	r3, [r7, #16]
 80020ca:	4b3b      	ldr	r3, [pc, #236]	; (80021b8 <HAL_ADC_MspInit+0x114>)
 80020cc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80020ce:	4a3a      	ldr	r2, [pc, #232]	; (80021b8 <HAL_ADC_MspInit+0x114>)
 80020d0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80020d4:	6453      	str	r3, [r2, #68]	; 0x44
 80020d6:	4b38      	ldr	r3, [pc, #224]	; (80021b8 <HAL_ADC_MspInit+0x114>)
 80020d8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80020da:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80020de:	613b      	str	r3, [r7, #16]
 80020e0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80020e2:	2300      	movs	r3, #0
 80020e4:	60fb      	str	r3, [r7, #12]
 80020e6:	4b34      	ldr	r3, [pc, #208]	; (80021b8 <HAL_ADC_MspInit+0x114>)
 80020e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80020ea:	4a33      	ldr	r2, [pc, #204]	; (80021b8 <HAL_ADC_MspInit+0x114>)
 80020ec:	f043 0304 	orr.w	r3, r3, #4
 80020f0:	6313      	str	r3, [r2, #48]	; 0x30
 80020f2:	4b31      	ldr	r3, [pc, #196]	; (80021b8 <HAL_ADC_MspInit+0x114>)
 80020f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80020f6:	f003 0304 	and.w	r3, r3, #4
 80020fa:	60fb      	str	r3, [r7, #12]
 80020fc:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80020fe:	2300      	movs	r3, #0
 8002100:	60bb      	str	r3, [r7, #8]
 8002102:	4b2d      	ldr	r3, [pc, #180]	; (80021b8 <HAL_ADC_MspInit+0x114>)
 8002104:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002106:	4a2c      	ldr	r2, [pc, #176]	; (80021b8 <HAL_ADC_MspInit+0x114>)
 8002108:	f043 0301 	orr.w	r3, r3, #1
 800210c:	6313      	str	r3, [r2, #48]	; 0x30
 800210e:	4b2a      	ldr	r3, [pc, #168]	; (80021b8 <HAL_ADC_MspInit+0x114>)
 8002110:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002112:	f003 0301 	and.w	r3, r3, #1
 8002116:	60bb      	str	r3, [r7, #8]
 8002118:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PC0     ------> ADC1_IN10
    PC3     ------> ADC1_IN13
    PA3     ------> ADC1_IN3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_3;
 800211a:	2309      	movs	r3, #9
 800211c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800211e:	2303      	movs	r3, #3
 8002120:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002122:	2300      	movs	r3, #0
 8002124:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002126:	f107 0314 	add.w	r3, r7, #20
 800212a:	4619      	mov	r1, r3
 800212c:	4823      	ldr	r0, [pc, #140]	; (80021bc <HAL_ADC_MspInit+0x118>)
 800212e:	f002 fce5 	bl	8004afc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8002132:	2308      	movs	r3, #8
 8002134:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002136:	2303      	movs	r3, #3
 8002138:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800213a:	2300      	movs	r3, #0
 800213c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800213e:	f107 0314 	add.w	r3, r7, #20
 8002142:	4619      	mov	r1, r3
 8002144:	481e      	ldr	r0, [pc, #120]	; (80021c0 <HAL_ADC_MspInit+0x11c>)
 8002146:	f002 fcd9 	bl	8004afc <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 800214a:	4b1e      	ldr	r3, [pc, #120]	; (80021c4 <HAL_ADC_MspInit+0x120>)
 800214c:	4a1e      	ldr	r2, [pc, #120]	; (80021c8 <HAL_ADC_MspInit+0x124>)
 800214e:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 8002150:	4b1c      	ldr	r3, [pc, #112]	; (80021c4 <HAL_ADC_MspInit+0x120>)
 8002152:	2200      	movs	r2, #0
 8002154:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002156:	4b1b      	ldr	r3, [pc, #108]	; (80021c4 <HAL_ADC_MspInit+0x120>)
 8002158:	2200      	movs	r2, #0
 800215a:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 800215c:	4b19      	ldr	r3, [pc, #100]	; (80021c4 <HAL_ADC_MspInit+0x120>)
 800215e:	2200      	movs	r2, #0
 8002160:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8002162:	4b18      	ldr	r3, [pc, #96]	; (80021c4 <HAL_ADC_MspInit+0x120>)
 8002164:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002168:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 800216a:	4b16      	ldr	r3, [pc, #88]	; (80021c4 <HAL_ADC_MspInit+0x120>)
 800216c:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8002170:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8002172:	4b14      	ldr	r3, [pc, #80]	; (80021c4 <HAL_ADC_MspInit+0x120>)
 8002174:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8002178:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 800217a:	4b12      	ldr	r3, [pc, #72]	; (80021c4 <HAL_ADC_MspInit+0x120>)
 800217c:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002180:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8002182:	4b10      	ldr	r3, [pc, #64]	; (80021c4 <HAL_ADC_MspInit+0x120>)
 8002184:	2200      	movs	r2, #0
 8002186:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002188:	4b0e      	ldr	r3, [pc, #56]	; (80021c4 <HAL_ADC_MspInit+0x120>)
 800218a:	2200      	movs	r2, #0
 800218c:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 800218e:	480d      	ldr	r0, [pc, #52]	; (80021c4 <HAL_ADC_MspInit+0x120>)
 8002190:	f001 fa84 	bl	800369c <HAL_DMA_Init>
 8002194:	4603      	mov	r3, r0
 8002196:	2b00      	cmp	r3, #0
 8002198:	d001      	beq.n	800219e <HAL_ADC_MspInit+0xfa>
    {
      Error_Handler();
 800219a:	f7ff ff55 	bl	8002048 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 800219e:	687b      	ldr	r3, [r7, #4]
 80021a0:	4a08      	ldr	r2, [pc, #32]	; (80021c4 <HAL_ADC_MspInit+0x120>)
 80021a2:	639a      	str	r2, [r3, #56]	; 0x38
 80021a4:	4a07      	ldr	r2, [pc, #28]	; (80021c4 <HAL_ADC_MspInit+0x120>)
 80021a6:	687b      	ldr	r3, [r7, #4]
 80021a8:	6393      	str	r3, [r2, #56]	; 0x38
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 80021aa:	bf00      	nop
 80021ac:	3728      	adds	r7, #40	; 0x28
 80021ae:	46bd      	mov	sp, r7
 80021b0:	bd80      	pop	{r7, pc}
 80021b2:	bf00      	nop
 80021b4:	40012000 	.word	0x40012000
 80021b8:	40023800 	.word	0x40023800
 80021bc:	40020800 	.word	0x40020800
 80021c0:	40020000 	.word	0x40020000
 80021c4:	20000338 	.word	0x20000338
 80021c8:	40026410 	.word	0x40026410

080021cc <HAL_ETH_MspInit>:
* This function configures the hardware resources used in this example
* @param heth: ETH handle pointer
* @retval None
*/
void HAL_ETH_MspInit(ETH_HandleTypeDef* heth)
{
 80021cc:	b580      	push	{r7, lr}
 80021ce:	b08e      	sub	sp, #56	; 0x38
 80021d0:	af00      	add	r7, sp, #0
 80021d2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80021d4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80021d8:	2200      	movs	r2, #0
 80021da:	601a      	str	r2, [r3, #0]
 80021dc:	605a      	str	r2, [r3, #4]
 80021de:	609a      	str	r2, [r3, #8]
 80021e0:	60da      	str	r2, [r3, #12]
 80021e2:	611a      	str	r2, [r3, #16]
  if(heth->Instance==ETH)
 80021e4:	687b      	ldr	r3, [r7, #4]
 80021e6:	681b      	ldr	r3, [r3, #0]
 80021e8:	4a55      	ldr	r2, [pc, #340]	; (8002340 <HAL_ETH_MspInit+0x174>)
 80021ea:	4293      	cmp	r3, r2
 80021ec:	f040 80a4 	bne.w	8002338 <HAL_ETH_MspInit+0x16c>
  {
  /* USER CODE BEGIN ETH_MspInit 0 */

  /* USER CODE END ETH_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ETH_CLK_ENABLE();
 80021f0:	2300      	movs	r3, #0
 80021f2:	623b      	str	r3, [r7, #32]
 80021f4:	4b53      	ldr	r3, [pc, #332]	; (8002344 <HAL_ETH_MspInit+0x178>)
 80021f6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80021f8:	4a52      	ldr	r2, [pc, #328]	; (8002344 <HAL_ETH_MspInit+0x178>)
 80021fa:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80021fe:	6313      	str	r3, [r2, #48]	; 0x30
 8002200:	4b50      	ldr	r3, [pc, #320]	; (8002344 <HAL_ETH_MspInit+0x178>)
 8002202:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002204:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002208:	623b      	str	r3, [r7, #32]
 800220a:	6a3b      	ldr	r3, [r7, #32]
 800220c:	2300      	movs	r3, #0
 800220e:	61fb      	str	r3, [r7, #28]
 8002210:	4b4c      	ldr	r3, [pc, #304]	; (8002344 <HAL_ETH_MspInit+0x178>)
 8002212:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002214:	4a4b      	ldr	r2, [pc, #300]	; (8002344 <HAL_ETH_MspInit+0x178>)
 8002216:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800221a:	6313      	str	r3, [r2, #48]	; 0x30
 800221c:	4b49      	ldr	r3, [pc, #292]	; (8002344 <HAL_ETH_MspInit+0x178>)
 800221e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002220:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8002224:	61fb      	str	r3, [r7, #28]
 8002226:	69fb      	ldr	r3, [r7, #28]
 8002228:	2300      	movs	r3, #0
 800222a:	61bb      	str	r3, [r7, #24]
 800222c:	4b45      	ldr	r3, [pc, #276]	; (8002344 <HAL_ETH_MspInit+0x178>)
 800222e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002230:	4a44      	ldr	r2, [pc, #272]	; (8002344 <HAL_ETH_MspInit+0x178>)
 8002232:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8002236:	6313      	str	r3, [r2, #48]	; 0x30
 8002238:	4b42      	ldr	r3, [pc, #264]	; (8002344 <HAL_ETH_MspInit+0x178>)
 800223a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800223c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8002240:	61bb      	str	r3, [r7, #24]
 8002242:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002244:	2300      	movs	r3, #0
 8002246:	617b      	str	r3, [r7, #20]
 8002248:	4b3e      	ldr	r3, [pc, #248]	; (8002344 <HAL_ETH_MspInit+0x178>)
 800224a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800224c:	4a3d      	ldr	r2, [pc, #244]	; (8002344 <HAL_ETH_MspInit+0x178>)
 800224e:	f043 0304 	orr.w	r3, r3, #4
 8002252:	6313      	str	r3, [r2, #48]	; 0x30
 8002254:	4b3b      	ldr	r3, [pc, #236]	; (8002344 <HAL_ETH_MspInit+0x178>)
 8002256:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002258:	f003 0304 	and.w	r3, r3, #4
 800225c:	617b      	str	r3, [r7, #20]
 800225e:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002260:	2300      	movs	r3, #0
 8002262:	613b      	str	r3, [r7, #16]
 8002264:	4b37      	ldr	r3, [pc, #220]	; (8002344 <HAL_ETH_MspInit+0x178>)
 8002266:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002268:	4a36      	ldr	r2, [pc, #216]	; (8002344 <HAL_ETH_MspInit+0x178>)
 800226a:	f043 0301 	orr.w	r3, r3, #1
 800226e:	6313      	str	r3, [r2, #48]	; 0x30
 8002270:	4b34      	ldr	r3, [pc, #208]	; (8002344 <HAL_ETH_MspInit+0x178>)
 8002272:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002274:	f003 0301 	and.w	r3, r3, #1
 8002278:	613b      	str	r3, [r7, #16]
 800227a:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800227c:	2300      	movs	r3, #0
 800227e:	60fb      	str	r3, [r7, #12]
 8002280:	4b30      	ldr	r3, [pc, #192]	; (8002344 <HAL_ETH_MspInit+0x178>)
 8002282:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002284:	4a2f      	ldr	r2, [pc, #188]	; (8002344 <HAL_ETH_MspInit+0x178>)
 8002286:	f043 0302 	orr.w	r3, r3, #2
 800228a:	6313      	str	r3, [r2, #48]	; 0x30
 800228c:	4b2d      	ldr	r3, [pc, #180]	; (8002344 <HAL_ETH_MspInit+0x178>)
 800228e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002290:	f003 0302 	and.w	r3, r3, #2
 8002294:	60fb      	str	r3, [r7, #12]
 8002296:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 8002298:	2300      	movs	r3, #0
 800229a:	60bb      	str	r3, [r7, #8]
 800229c:	4b29      	ldr	r3, [pc, #164]	; (8002344 <HAL_ETH_MspInit+0x178>)
 800229e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80022a0:	4a28      	ldr	r2, [pc, #160]	; (8002344 <HAL_ETH_MspInit+0x178>)
 80022a2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80022a6:	6313      	str	r3, [r2, #48]	; 0x30
 80022a8:	4b26      	ldr	r3, [pc, #152]	; (8002344 <HAL_ETH_MspInit+0x178>)
 80022aa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80022ac:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80022b0:	60bb      	str	r3, [r7, #8]
 80022b2:	68bb      	ldr	r3, [r7, #8]
    PC5     ------> ETH_RXD1
    PB13     ------> ETH_TXD1
    PG11     ------> ETH_TX_EN
    PG13     ------> ETH_TXD0
    */
    GPIO_InitStruct.Pin = RMII_MDC_Pin|RMII_RXD0_Pin|RMII_RXD1_Pin;
 80022b4:	2332      	movs	r3, #50	; 0x32
 80022b6:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80022b8:	2302      	movs	r3, #2
 80022ba:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80022bc:	2300      	movs	r3, #0
 80022be:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80022c0:	2303      	movs	r3, #3
 80022c2:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 80022c4:	230b      	movs	r3, #11
 80022c6:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80022c8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80022cc:	4619      	mov	r1, r3
 80022ce:	481e      	ldr	r0, [pc, #120]	; (8002348 <HAL_ETH_MspInit+0x17c>)
 80022d0:	f002 fc14 	bl	8004afc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_REF_CLK_Pin|RMII_MDIO_Pin|RMII_CRS_DV_Pin;
 80022d4:	2386      	movs	r3, #134	; 0x86
 80022d6:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80022d8:	2302      	movs	r3, #2
 80022da:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80022dc:	2300      	movs	r3, #0
 80022de:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80022e0:	2303      	movs	r3, #3
 80022e2:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 80022e4:	230b      	movs	r3, #11
 80022e6:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80022e8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80022ec:	4619      	mov	r1, r3
 80022ee:	4817      	ldr	r0, [pc, #92]	; (800234c <HAL_ETH_MspInit+0x180>)
 80022f0:	f002 fc04 	bl	8004afc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_TXD1_Pin;
 80022f4:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80022f8:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80022fa:	2302      	movs	r3, #2
 80022fc:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80022fe:	2300      	movs	r3, #0
 8002300:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002302:	2303      	movs	r3, #3
 8002304:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8002306:	230b      	movs	r3, #11
 8002308:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(RMII_TXD1_GPIO_Port, &GPIO_InitStruct);
 800230a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800230e:	4619      	mov	r1, r3
 8002310:	480f      	ldr	r0, [pc, #60]	; (8002350 <HAL_ETH_MspInit+0x184>)
 8002312:	f002 fbf3 	bl	8004afc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_TX_EN_Pin|RMII_TXD0_Pin;
 8002316:	f44f 5320 	mov.w	r3, #10240	; 0x2800
 800231a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800231c:	2302      	movs	r3, #2
 800231e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002320:	2300      	movs	r3, #0
 8002322:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002324:	2303      	movs	r3, #3
 8002326:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8002328:	230b      	movs	r3, #11
 800232a:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 800232c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002330:	4619      	mov	r1, r3
 8002332:	4808      	ldr	r0, [pc, #32]	; (8002354 <HAL_ETH_MspInit+0x188>)
 8002334:	f002 fbe2 	bl	8004afc <HAL_GPIO_Init>
  /* USER CODE BEGIN ETH_MspInit 1 */

  /* USER CODE END ETH_MspInit 1 */
  }

}
 8002338:	bf00      	nop
 800233a:	3738      	adds	r7, #56	; 0x38
 800233c:	46bd      	mov	sp, r7
 800233e:	bd80      	pop	{r7, pc}
 8002340:	40028000 	.word	0x40028000
 8002344:	40023800 	.word	0x40023800
 8002348:	40020800 	.word	0x40020800
 800234c:	40020000 	.word	0x40020000
 8002350:	40020400 	.word	0x40020400
 8002354:	40021800 	.word	0x40021800

08002358 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8002358:	b580      	push	{r7, lr}
 800235a:	b08a      	sub	sp, #40	; 0x28
 800235c:	af00      	add	r7, sp, #0
 800235e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002360:	f107 0314 	add.w	r3, r7, #20
 8002364:	2200      	movs	r2, #0
 8002366:	601a      	str	r2, [r3, #0]
 8002368:	605a      	str	r2, [r3, #4]
 800236a:	609a      	str	r2, [r3, #8]
 800236c:	60da      	str	r2, [r3, #12]
 800236e:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8002370:	687b      	ldr	r3, [r7, #4]
 8002372:	681b      	ldr	r3, [r3, #0]
 8002374:	4a19      	ldr	r2, [pc, #100]	; (80023dc <HAL_I2C_MspInit+0x84>)
 8002376:	4293      	cmp	r3, r2
 8002378:	d12c      	bne.n	80023d4 <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800237a:	2300      	movs	r3, #0
 800237c:	613b      	str	r3, [r7, #16]
 800237e:	4b18      	ldr	r3, [pc, #96]	; (80023e0 <HAL_I2C_MspInit+0x88>)
 8002380:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002382:	4a17      	ldr	r2, [pc, #92]	; (80023e0 <HAL_I2C_MspInit+0x88>)
 8002384:	f043 0302 	orr.w	r3, r3, #2
 8002388:	6313      	str	r3, [r2, #48]	; 0x30
 800238a:	4b15      	ldr	r3, [pc, #84]	; (80023e0 <HAL_I2C_MspInit+0x88>)
 800238c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800238e:	f003 0302 	and.w	r3, r3, #2
 8002392:	613b      	str	r3, [r7, #16]
 8002394:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8002396:	f44f 7340 	mov.w	r3, #768	; 0x300
 800239a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800239c:	2312      	movs	r3, #18
 800239e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80023a0:	2300      	movs	r3, #0
 80023a2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80023a4:	2303      	movs	r3, #3
 80023a6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80023a8:	2304      	movs	r3, #4
 80023aa:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80023ac:	f107 0314 	add.w	r3, r7, #20
 80023b0:	4619      	mov	r1, r3
 80023b2:	480c      	ldr	r0, [pc, #48]	; (80023e4 <HAL_I2C_MspInit+0x8c>)
 80023b4:	f002 fba2 	bl	8004afc <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80023b8:	2300      	movs	r3, #0
 80023ba:	60fb      	str	r3, [r7, #12]
 80023bc:	4b08      	ldr	r3, [pc, #32]	; (80023e0 <HAL_I2C_MspInit+0x88>)
 80023be:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80023c0:	4a07      	ldr	r2, [pc, #28]	; (80023e0 <HAL_I2C_MspInit+0x88>)
 80023c2:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80023c6:	6413      	str	r3, [r2, #64]	; 0x40
 80023c8:	4b05      	ldr	r3, [pc, #20]	; (80023e0 <HAL_I2C_MspInit+0x88>)
 80023ca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80023cc:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80023d0:	60fb      	str	r3, [r7, #12]
 80023d2:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 80023d4:	bf00      	nop
 80023d6:	3728      	adds	r7, #40	; 0x28
 80023d8:	46bd      	mov	sp, r7
 80023da:	bd80      	pop	{r7, pc}
 80023dc:	40005400 	.word	0x40005400
 80023e0:	40023800 	.word	0x40023800
 80023e4:	40020400 	.word	0x40020400

080023e8 <HAL_RTC_MspInit>:
* This function configures the hardware resources used in this example
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 80023e8:	b580      	push	{r7, lr}
 80023ea:	b08e      	sub	sp, #56	; 0x38
 80023ec:	af00      	add	r7, sp, #0
 80023ee:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80023f0:	f107 0308 	add.w	r3, r7, #8
 80023f4:	2230      	movs	r2, #48	; 0x30
 80023f6:	2100      	movs	r1, #0
 80023f8:	4618      	mov	r0, r3
 80023fa:	f007 fdd5 	bl	8009fa8 <memset>
  if(hrtc->Instance==RTC)
 80023fe:	687b      	ldr	r3, [r7, #4]
 8002400:	681b      	ldr	r3, [r3, #0]
 8002402:	4a0c      	ldr	r2, [pc, #48]	; (8002434 <HAL_RTC_MspInit+0x4c>)
 8002404:	4293      	cmp	r3, r2
 8002406:	d111      	bne.n	800242c <HAL_RTC_MspInit+0x44>

  /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8002408:	2320      	movs	r3, #32
 800240a:	60bb      	str	r3, [r7, #8]
    PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 800240c:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002410:	633b      	str	r3, [r7, #48]	; 0x30
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002412:	f107 0308 	add.w	r3, r7, #8
 8002416:	4618      	mov	r0, r3
 8002418:	f004 f92a 	bl	8006670 <HAL_RCCEx_PeriphCLKConfig>
 800241c:	4603      	mov	r3, r0
 800241e:	2b00      	cmp	r3, #0
 8002420:	d001      	beq.n	8002426 <HAL_RTC_MspInit+0x3e>
    {
      Error_Handler();
 8002422:	f7ff fe11 	bl	8002048 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 8002426:	4b04      	ldr	r3, [pc, #16]	; (8002438 <HAL_RTC_MspInit+0x50>)
 8002428:	2201      	movs	r2, #1
 800242a:	601a      	str	r2, [r3, #0]
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }

}
 800242c:	bf00      	nop
 800242e:	3738      	adds	r7, #56	; 0x38
 8002430:	46bd      	mov	sp, r7
 8002432:	bd80      	pop	{r7, pc}
 8002434:	40002800 	.word	0x40002800
 8002438:	42470e3c 	.word	0x42470e3c

0800243c <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 800243c:	b480      	push	{r7}
 800243e:	b085      	sub	sp, #20
 8002440:	af00      	add	r7, sp, #0
 8002442:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8002444:	687b      	ldr	r3, [r7, #4]
 8002446:	681b      	ldr	r3, [r3, #0]
 8002448:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800244c:	d10e      	bne.n	800246c <HAL_TIM_Base_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800244e:	2300      	movs	r3, #0
 8002450:	60fb      	str	r3, [r7, #12]
 8002452:	4b13      	ldr	r3, [pc, #76]	; (80024a0 <HAL_TIM_Base_MspInit+0x64>)
 8002454:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002456:	4a12      	ldr	r2, [pc, #72]	; (80024a0 <HAL_TIM_Base_MspInit+0x64>)
 8002458:	f043 0301 	orr.w	r3, r3, #1
 800245c:	6413      	str	r3, [r2, #64]	; 0x40
 800245e:	4b10      	ldr	r3, [pc, #64]	; (80024a0 <HAL_TIM_Base_MspInit+0x64>)
 8002460:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002462:	f003 0301 	and.w	r3, r3, #1
 8002466:	60fb      	str	r3, [r7, #12]
 8002468:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 800246a:	e012      	b.n	8002492 <HAL_TIM_Base_MspInit+0x56>
  else if(htim_base->Instance==TIM3)
 800246c:	687b      	ldr	r3, [r7, #4]
 800246e:	681b      	ldr	r3, [r3, #0]
 8002470:	4a0c      	ldr	r2, [pc, #48]	; (80024a4 <HAL_TIM_Base_MspInit+0x68>)
 8002472:	4293      	cmp	r3, r2
 8002474:	d10d      	bne.n	8002492 <HAL_TIM_Base_MspInit+0x56>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8002476:	2300      	movs	r3, #0
 8002478:	60bb      	str	r3, [r7, #8]
 800247a:	4b09      	ldr	r3, [pc, #36]	; (80024a0 <HAL_TIM_Base_MspInit+0x64>)
 800247c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800247e:	4a08      	ldr	r2, [pc, #32]	; (80024a0 <HAL_TIM_Base_MspInit+0x64>)
 8002480:	f043 0302 	orr.w	r3, r3, #2
 8002484:	6413      	str	r3, [r2, #64]	; 0x40
 8002486:	4b06      	ldr	r3, [pc, #24]	; (80024a0 <HAL_TIM_Base_MspInit+0x64>)
 8002488:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800248a:	f003 0302 	and.w	r3, r3, #2
 800248e:	60bb      	str	r3, [r7, #8]
 8002490:	68bb      	ldr	r3, [r7, #8]
}
 8002492:	bf00      	nop
 8002494:	3714      	adds	r7, #20
 8002496:	46bd      	mov	sp, r7
 8002498:	f85d 7b04 	ldr.w	r7, [sp], #4
 800249c:	4770      	bx	lr
 800249e:	bf00      	nop
 80024a0:	40023800 	.word	0x40023800
 80024a4:	40000400 	.word	0x40000400

080024a8 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80024a8:	b580      	push	{r7, lr}
 80024aa:	b088      	sub	sp, #32
 80024ac:	af00      	add	r7, sp, #0
 80024ae:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80024b0:	f107 030c 	add.w	r3, r7, #12
 80024b4:	2200      	movs	r2, #0
 80024b6:	601a      	str	r2, [r3, #0]
 80024b8:	605a      	str	r2, [r3, #4]
 80024ba:	609a      	str	r2, [r3, #8]
 80024bc:	60da      	str	r2, [r3, #12]
 80024be:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM3)
 80024c0:	687b      	ldr	r3, [r7, #4]
 80024c2:	681b      	ldr	r3, [r3, #0]
 80024c4:	4a12      	ldr	r2, [pc, #72]	; (8002510 <HAL_TIM_MspPostInit+0x68>)
 80024c6:	4293      	cmp	r3, r2
 80024c8:	d11d      	bne.n	8002506 <HAL_TIM_MspPostInit+0x5e>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80024ca:	2300      	movs	r3, #0
 80024cc:	60bb      	str	r3, [r7, #8]
 80024ce:	4b11      	ldr	r3, [pc, #68]	; (8002514 <HAL_TIM_MspPostInit+0x6c>)
 80024d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80024d2:	4a10      	ldr	r2, [pc, #64]	; (8002514 <HAL_TIM_MspPostInit+0x6c>)
 80024d4:	f043 0302 	orr.w	r3, r3, #2
 80024d8:	6313      	str	r3, [r2, #48]	; 0x30
 80024da:	4b0e      	ldr	r3, [pc, #56]	; (8002514 <HAL_TIM_MspPostInit+0x6c>)
 80024dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80024de:	f003 0302 	and.w	r3, r3, #2
 80024e2:	60bb      	str	r3, [r7, #8]
 80024e4:	68bb      	ldr	r3, [r7, #8]
    /**TIM3 GPIO Configuration
    PB0     ------> TIM3_CH3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 80024e6:	2301      	movs	r3, #1
 80024e8:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80024ea:	2302      	movs	r3, #2
 80024ec:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80024ee:	2300      	movs	r3, #0
 80024f0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80024f2:	2300      	movs	r3, #0
 80024f4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 80024f6:	2302      	movs	r3, #2
 80024f8:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80024fa:	f107 030c 	add.w	r3, r7, #12
 80024fe:	4619      	mov	r1, r3
 8002500:	4805      	ldr	r0, [pc, #20]	; (8002518 <HAL_TIM_MspPostInit+0x70>)
 8002502:	f002 fafb 	bl	8004afc <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8002506:	bf00      	nop
 8002508:	3720      	adds	r7, #32
 800250a:	46bd      	mov	sp, r7
 800250c:	bd80      	pop	{r7, pc}
 800250e:	bf00      	nop
 8002510:	40000400 	.word	0x40000400
 8002514:	40023800 	.word	0x40023800
 8002518:	40020400 	.word	0x40020400

0800251c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800251c:	b580      	push	{r7, lr}
 800251e:	b08a      	sub	sp, #40	; 0x28
 8002520:	af00      	add	r7, sp, #0
 8002522:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002524:	f107 0314 	add.w	r3, r7, #20
 8002528:	2200      	movs	r2, #0
 800252a:	601a      	str	r2, [r3, #0]
 800252c:	605a      	str	r2, [r3, #4]
 800252e:	609a      	str	r2, [r3, #8]
 8002530:	60da      	str	r2, [r3, #12]
 8002532:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART3)
 8002534:	687b      	ldr	r3, [r7, #4]
 8002536:	681b      	ldr	r3, [r3, #0]
 8002538:	4a19      	ldr	r2, [pc, #100]	; (80025a0 <HAL_UART_MspInit+0x84>)
 800253a:	4293      	cmp	r3, r2
 800253c:	d12c      	bne.n	8002598 <HAL_UART_MspInit+0x7c>
  {
  /* USER CODE BEGIN USART3_MspInit 0 */

  /* USER CODE END USART3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 800253e:	2300      	movs	r3, #0
 8002540:	613b      	str	r3, [r7, #16]
 8002542:	4b18      	ldr	r3, [pc, #96]	; (80025a4 <HAL_UART_MspInit+0x88>)
 8002544:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002546:	4a17      	ldr	r2, [pc, #92]	; (80025a4 <HAL_UART_MspInit+0x88>)
 8002548:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800254c:	6413      	str	r3, [r2, #64]	; 0x40
 800254e:	4b15      	ldr	r3, [pc, #84]	; (80025a4 <HAL_UART_MspInit+0x88>)
 8002550:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002552:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002556:	613b      	str	r3, [r7, #16]
 8002558:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 800255a:	2300      	movs	r3, #0
 800255c:	60fb      	str	r3, [r7, #12]
 800255e:	4b11      	ldr	r3, [pc, #68]	; (80025a4 <HAL_UART_MspInit+0x88>)
 8002560:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002562:	4a10      	ldr	r2, [pc, #64]	; (80025a4 <HAL_UART_MspInit+0x88>)
 8002564:	f043 0308 	orr.w	r3, r3, #8
 8002568:	6313      	str	r3, [r2, #48]	; 0x30
 800256a:	4b0e      	ldr	r3, [pc, #56]	; (80025a4 <HAL_UART_MspInit+0x88>)
 800256c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800256e:	f003 0308 	and.w	r3, r3, #8
 8002572:	60fb      	str	r3, [r7, #12]
 8002574:	68fb      	ldr	r3, [r7, #12]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = STLK_RX_Pin|STLK_TX_Pin;
 8002576:	f44f 7340 	mov.w	r3, #768	; 0x300
 800257a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800257c:	2302      	movs	r3, #2
 800257e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002580:	2300      	movs	r3, #0
 8002582:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002584:	2303      	movs	r3, #3
 8002586:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8002588:	2307      	movs	r3, #7
 800258a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800258c:	f107 0314 	add.w	r3, r7, #20
 8002590:	4619      	mov	r1, r3
 8002592:	4805      	ldr	r0, [pc, #20]	; (80025a8 <HAL_UART_MspInit+0x8c>)
 8002594:	f002 fab2 	bl	8004afc <HAL_GPIO_Init>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 8002598:	bf00      	nop
 800259a:	3728      	adds	r7, #40	; 0x28
 800259c:	46bd      	mov	sp, r7
 800259e:	bd80      	pop	{r7, pc}
 80025a0:	40004800 	.word	0x40004800
 80025a4:	40023800 	.word	0x40023800
 80025a8:	40020c00 	.word	0x40020c00

080025ac <HAL_PCD_MspInit>:
* This function configures the hardware resources used in this example
* @param hpcd: PCD handle pointer
* @retval None
*/
void HAL_PCD_MspInit(PCD_HandleTypeDef* hpcd)
{
 80025ac:	b580      	push	{r7, lr}
 80025ae:	b08a      	sub	sp, #40	; 0x28
 80025b0:	af00      	add	r7, sp, #0
 80025b2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80025b4:	f107 0314 	add.w	r3, r7, #20
 80025b8:	2200      	movs	r2, #0
 80025ba:	601a      	str	r2, [r3, #0]
 80025bc:	605a      	str	r2, [r3, #4]
 80025be:	609a      	str	r2, [r3, #8]
 80025c0:	60da      	str	r2, [r3, #12]
 80025c2:	611a      	str	r2, [r3, #16]
  if(hpcd->Instance==USB_OTG_FS)
 80025c4:	687b      	ldr	r3, [r7, #4]
 80025c6:	681b      	ldr	r3, [r3, #0]
 80025c8:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80025cc:	d13f      	bne.n	800264e <HAL_PCD_MspInit+0xa2>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80025ce:	2300      	movs	r3, #0
 80025d0:	613b      	str	r3, [r7, #16]
 80025d2:	4b21      	ldr	r3, [pc, #132]	; (8002658 <HAL_PCD_MspInit+0xac>)
 80025d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80025d6:	4a20      	ldr	r2, [pc, #128]	; (8002658 <HAL_PCD_MspInit+0xac>)
 80025d8:	f043 0301 	orr.w	r3, r3, #1
 80025dc:	6313      	str	r3, [r2, #48]	; 0x30
 80025de:	4b1e      	ldr	r3, [pc, #120]	; (8002658 <HAL_PCD_MspInit+0xac>)
 80025e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80025e2:	f003 0301 	and.w	r3, r3, #1
 80025e6:	613b      	str	r3, [r7, #16]
 80025e8:	693b      	ldr	r3, [r7, #16]
    PA9     ------> USB_OTG_FS_VBUS
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = USB_SOF_Pin|USB_ID_Pin|USB_DM_Pin|USB_DP_Pin;
 80025ea:	f44f 53e8 	mov.w	r3, #7424	; 0x1d00
 80025ee:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80025f0:	2302      	movs	r3, #2
 80025f2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80025f4:	2300      	movs	r3, #0
 80025f6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80025f8:	2303      	movs	r3, #3
 80025fa:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 80025fc:	230a      	movs	r3, #10
 80025fe:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002600:	f107 0314 	add.w	r3, r7, #20
 8002604:	4619      	mov	r1, r3
 8002606:	4815      	ldr	r0, [pc, #84]	; (800265c <HAL_PCD_MspInit+0xb0>)
 8002608:	f002 fa78 	bl	8004afc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = USB_VBUS_Pin;
 800260c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002610:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002612:	2300      	movs	r3, #0
 8002614:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002616:	2300      	movs	r3, #0
 8002618:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(USB_VBUS_GPIO_Port, &GPIO_InitStruct);
 800261a:	f107 0314 	add.w	r3, r7, #20
 800261e:	4619      	mov	r1, r3
 8002620:	480e      	ldr	r0, [pc, #56]	; (800265c <HAL_PCD_MspInit+0xb0>)
 8002622:	f002 fa6b 	bl	8004afc <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8002626:	4b0c      	ldr	r3, [pc, #48]	; (8002658 <HAL_PCD_MspInit+0xac>)
 8002628:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800262a:	4a0b      	ldr	r2, [pc, #44]	; (8002658 <HAL_PCD_MspInit+0xac>)
 800262c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002630:	6353      	str	r3, [r2, #52]	; 0x34
 8002632:	2300      	movs	r3, #0
 8002634:	60fb      	str	r3, [r7, #12]
 8002636:	4b08      	ldr	r3, [pc, #32]	; (8002658 <HAL_PCD_MspInit+0xac>)
 8002638:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800263a:	4a07      	ldr	r2, [pc, #28]	; (8002658 <HAL_PCD_MspInit+0xac>)
 800263c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002640:	6453      	str	r3, [r2, #68]	; 0x44
 8002642:	4b05      	ldr	r3, [pc, #20]	; (8002658 <HAL_PCD_MspInit+0xac>)
 8002644:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002646:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800264a:	60fb      	str	r3, [r7, #12]
 800264c:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }

}
 800264e:	bf00      	nop
 8002650:	3728      	adds	r7, #40	; 0x28
 8002652:	46bd      	mov	sp, r7
 8002654:	bd80      	pop	{r7, pc}
 8002656:	bf00      	nop
 8002658:	40023800 	.word	0x40023800
 800265c:	40020000 	.word	0x40020000

08002660 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002660:	b480      	push	{r7}
 8002662:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002664:	e7fe      	b.n	8002664 <NMI_Handler+0x4>

08002666 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002666:	b480      	push	{r7}
 8002668:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800266a:	e7fe      	b.n	800266a <HardFault_Handler+0x4>

0800266c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800266c:	b480      	push	{r7}
 800266e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002670:	e7fe      	b.n	8002670 <MemManage_Handler+0x4>

08002672 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002672:	b480      	push	{r7}
 8002674:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002676:	e7fe      	b.n	8002676 <BusFault_Handler+0x4>

08002678 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002678:	b480      	push	{r7}
 800267a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800267c:	e7fe      	b.n	800267c <UsageFault_Handler+0x4>

0800267e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800267e:	b480      	push	{r7}
 8002680:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002682:	bf00      	nop
 8002684:	46bd      	mov	sp, r7
 8002686:	f85d 7b04 	ldr.w	r7, [sp], #4
 800268a:	4770      	bx	lr

0800268c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800268c:	b480      	push	{r7}
 800268e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002690:	bf00      	nop
 8002692:	46bd      	mov	sp, r7
 8002694:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002698:	4770      	bx	lr

0800269a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800269a:	b480      	push	{r7}
 800269c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800269e:	bf00      	nop
 80026a0:	46bd      	mov	sp, r7
 80026a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026a6:	4770      	bx	lr

080026a8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80026a8:	b580      	push	{r7, lr}
 80026aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80026ac:	f000 f95a 	bl	8002964 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80026b0:	bf00      	nop
 80026b2:	bd80      	pop	{r7, pc}

080026b4 <EXTI3_IRQHandler>:

/**
  * @brief This function handles EXTI line3 interrupt.
  */
void EXTI3_IRQHandler(void)
{
 80026b4:	b580      	push	{r7, lr}
 80026b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI3_IRQn 0 */

  /* USER CODE END EXTI3_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(Joy_btn_Pin);
 80026b8:	2008      	movs	r0, #8
 80026ba:	f002 fc17 	bl	8004eec <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI3_IRQn 1 */

  /* USER CODE END EXTI3_IRQn 1 */
}
 80026be:	bf00      	nop
 80026c0:	bd80      	pop	{r7, pc}
	...

080026c4 <ADC_IRQHandler>:

/**
  * @brief This function handles ADC1, ADC2 and ADC3 global interrupts.
  */
void ADC_IRQHandler(void)
{
 80026c4:	b580      	push	{r7, lr}
 80026c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC_IRQn 0 */

  /* USER CODE END ADC_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 80026c8:	4802      	ldr	r0, [pc, #8]	; (80026d4 <ADC_IRQHandler+0x10>)
 80026ca:	f000 f9d2 	bl	8002a72 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC_IRQn 1 */

  /* USER CODE END ADC_IRQn 1 */
}
 80026ce:	bf00      	nop
 80026d0:	bd80      	pop	{r7, pc}
 80026d2:	bf00      	nop
 80026d4:	200002f0 	.word	0x200002f0

080026d8 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 80026d8:	b580      	push	{r7, lr}
 80026da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 80026dc:	4802      	ldr	r0, [pc, #8]	; (80026e8 <TIM2_IRQHandler+0x10>)
 80026de:	f005 f897 	bl	8007810 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 80026e2:	bf00      	nop
 80026e4:	bd80      	pop	{r7, pc}
 80026e6:	bf00      	nop
 80026e8:	200004bc 	.word	0x200004bc

080026ec <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 80026ec:	b580      	push	{r7, lr}
 80026ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 80026f0:	4802      	ldr	r0, [pc, #8]	; (80026fc <USART3_IRQHandler+0x10>)
 80026f2:	f005 ffc7 	bl	8008684 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 80026f6:	bf00      	nop
 80026f8:	bd80      	pop	{r7, pc}
 80026fa:	bf00      	nop
 80026fc:	2000054c 	.word	0x2000054c

08002700 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8002700:	b580      	push	{r7, lr}
 8002702:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(USER_Btn_Pin);
 8002704:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8002708:	f002 fbf0 	bl	8004eec <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 800270c:	bf00      	nop
 800270e:	bd80      	pop	{r7, pc}

08002710 <RTC_Alarm_IRQHandler>:

/**
  * @brief This function handles RTC alarms A and B interrupt through EXTI line 17.
  */
void RTC_Alarm_IRQHandler(void)
{
 8002710:	b580      	push	{r7, lr}
 8002712:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN RTC_Alarm_IRQn 0 */

  /* USER CODE END RTC_Alarm_IRQn 0 */
  HAL_RTC_AlarmIRQHandler(&hrtc);
 8002714:	4802      	ldr	r0, [pc, #8]	; (8002720 <RTC_Alarm_IRQHandler+0x10>)
 8002716:	f004 fcef 	bl	80070f8 <HAL_RTC_AlarmIRQHandler>
  /* USER CODE BEGIN RTC_Alarm_IRQn 1 */

  /* USER CODE END RTC_Alarm_IRQn 1 */
}
 800271a:	bf00      	nop
 800271c:	bd80      	pop	{r7, pc}
 800271e:	bf00      	nop
 8002720:	2000049c 	.word	0x2000049c

08002724 <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 8002724:	b580      	push	{r7, lr}
 8002726:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8002728:	4802      	ldr	r0, [pc, #8]	; (8002734 <DMA2_Stream0_IRQHandler+0x10>)
 800272a:	f001 f94f 	bl	80039cc <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 800272e:	bf00      	nop
 8002730:	bd80      	pop	{r7, pc}
 8002732:	bf00      	nop
 8002734:	20000338 	.word	0x20000338

08002738 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002738:	b580      	push	{r7, lr}
 800273a:	b086      	sub	sp, #24
 800273c:	af00      	add	r7, sp, #0
 800273e:	60f8      	str	r0, [r7, #12]
 8002740:	60b9      	str	r1, [r7, #8]
 8002742:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002744:	2300      	movs	r3, #0
 8002746:	617b      	str	r3, [r7, #20]
 8002748:	e00a      	b.n	8002760 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800274a:	f3af 8000 	nop.w
 800274e:	4601      	mov	r1, r0
 8002750:	68bb      	ldr	r3, [r7, #8]
 8002752:	1c5a      	adds	r2, r3, #1
 8002754:	60ba      	str	r2, [r7, #8]
 8002756:	b2ca      	uxtb	r2, r1
 8002758:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800275a:	697b      	ldr	r3, [r7, #20]
 800275c:	3301      	adds	r3, #1
 800275e:	617b      	str	r3, [r7, #20]
 8002760:	697a      	ldr	r2, [r7, #20]
 8002762:	687b      	ldr	r3, [r7, #4]
 8002764:	429a      	cmp	r2, r3
 8002766:	dbf0      	blt.n	800274a <_read+0x12>
  }

  return len;
 8002768:	687b      	ldr	r3, [r7, #4]
}
 800276a:	4618      	mov	r0, r3
 800276c:	3718      	adds	r7, #24
 800276e:	46bd      	mov	sp, r7
 8002770:	bd80      	pop	{r7, pc}

08002772 <_close>:
  }
  return len;
}

int _close(int file)
{
 8002772:	b480      	push	{r7}
 8002774:	b083      	sub	sp, #12
 8002776:	af00      	add	r7, sp, #0
 8002778:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 800277a:	f04f 33ff 	mov.w	r3, #4294967295
}
 800277e:	4618      	mov	r0, r3
 8002780:	370c      	adds	r7, #12
 8002782:	46bd      	mov	sp, r7
 8002784:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002788:	4770      	bx	lr

0800278a <_fstat>:


int _fstat(int file, struct stat *st)
{
 800278a:	b480      	push	{r7}
 800278c:	b083      	sub	sp, #12
 800278e:	af00      	add	r7, sp, #0
 8002790:	6078      	str	r0, [r7, #4]
 8002792:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8002794:	683b      	ldr	r3, [r7, #0]
 8002796:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800279a:	605a      	str	r2, [r3, #4]
  return 0;
 800279c:	2300      	movs	r3, #0
}
 800279e:	4618      	mov	r0, r3
 80027a0:	370c      	adds	r7, #12
 80027a2:	46bd      	mov	sp, r7
 80027a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027a8:	4770      	bx	lr

080027aa <_isatty>:

int _isatty(int file)
{
 80027aa:	b480      	push	{r7}
 80027ac:	b083      	sub	sp, #12
 80027ae:	af00      	add	r7, sp, #0
 80027b0:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80027b2:	2301      	movs	r3, #1
}
 80027b4:	4618      	mov	r0, r3
 80027b6:	370c      	adds	r7, #12
 80027b8:	46bd      	mov	sp, r7
 80027ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027be:	4770      	bx	lr

080027c0 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80027c0:	b480      	push	{r7}
 80027c2:	b085      	sub	sp, #20
 80027c4:	af00      	add	r7, sp, #0
 80027c6:	60f8      	str	r0, [r7, #12]
 80027c8:	60b9      	str	r1, [r7, #8]
 80027ca:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80027cc:	2300      	movs	r3, #0
}
 80027ce:	4618      	mov	r0, r3
 80027d0:	3714      	adds	r7, #20
 80027d2:	46bd      	mov	sp, r7
 80027d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027d8:	4770      	bx	lr
	...

080027dc <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80027dc:	b580      	push	{r7, lr}
 80027de:	b086      	sub	sp, #24
 80027e0:	af00      	add	r7, sp, #0
 80027e2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80027e4:	4a14      	ldr	r2, [pc, #80]	; (8002838 <_sbrk+0x5c>)
 80027e6:	4b15      	ldr	r3, [pc, #84]	; (800283c <_sbrk+0x60>)
 80027e8:	1ad3      	subs	r3, r2, r3
 80027ea:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80027ec:	697b      	ldr	r3, [r7, #20]
 80027ee:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80027f0:	4b13      	ldr	r3, [pc, #76]	; (8002840 <_sbrk+0x64>)
 80027f2:	681b      	ldr	r3, [r3, #0]
 80027f4:	2b00      	cmp	r3, #0
 80027f6:	d102      	bne.n	80027fe <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80027f8:	4b11      	ldr	r3, [pc, #68]	; (8002840 <_sbrk+0x64>)
 80027fa:	4a12      	ldr	r2, [pc, #72]	; (8002844 <_sbrk+0x68>)
 80027fc:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80027fe:	4b10      	ldr	r3, [pc, #64]	; (8002840 <_sbrk+0x64>)
 8002800:	681a      	ldr	r2, [r3, #0]
 8002802:	687b      	ldr	r3, [r7, #4]
 8002804:	4413      	add	r3, r2
 8002806:	693a      	ldr	r2, [r7, #16]
 8002808:	429a      	cmp	r2, r3
 800280a:	d207      	bcs.n	800281c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800280c:	f007 fc1a 	bl	800a044 <__errno>
 8002810:	4603      	mov	r3, r0
 8002812:	220c      	movs	r2, #12
 8002814:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002816:	f04f 33ff 	mov.w	r3, #4294967295
 800281a:	e009      	b.n	8002830 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800281c:	4b08      	ldr	r3, [pc, #32]	; (8002840 <_sbrk+0x64>)
 800281e:	681b      	ldr	r3, [r3, #0]
 8002820:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002822:	4b07      	ldr	r3, [pc, #28]	; (8002840 <_sbrk+0x64>)
 8002824:	681a      	ldr	r2, [r3, #0]
 8002826:	687b      	ldr	r3, [r7, #4]
 8002828:	4413      	add	r3, r2
 800282a:	4a05      	ldr	r2, [pc, #20]	; (8002840 <_sbrk+0x64>)
 800282c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800282e:	68fb      	ldr	r3, [r7, #12]
}
 8002830:	4618      	mov	r0, r3
 8002832:	3718      	adds	r7, #24
 8002834:	46bd      	mov	sp, r7
 8002836:	bd80      	pop	{r7, pc}
 8002838:	20030000 	.word	0x20030000
 800283c:	00000400 	.word	0x00000400
 8002840:	20000b60 	.word	0x20000b60
 8002844:	20000cd8 	.word	0x20000cd8

08002848 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002848:	b480      	push	{r7}
 800284a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800284c:	4b06      	ldr	r3, [pc, #24]	; (8002868 <SystemInit+0x20>)
 800284e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002852:	4a05      	ldr	r2, [pc, #20]	; (8002868 <SystemInit+0x20>)
 8002854:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002858:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800285c:	bf00      	nop
 800285e:	46bd      	mov	sp, r7
 8002860:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002864:	4770      	bx	lr
 8002866:	bf00      	nop
 8002868:	e000ed00 	.word	0xe000ed00

0800286c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler: 
  ldr   sp, =_estack       /* set stack pointer */
 800286c:	f8df d034 	ldr.w	sp, [pc, #52]	; 80028a4 <LoopFillZerobss+0x12>
 
/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002870:	480d      	ldr	r0, [pc, #52]	; (80028a8 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8002872:	490e      	ldr	r1, [pc, #56]	; (80028ac <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8002874:	4a0e      	ldr	r2, [pc, #56]	; (80028b0 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8002876:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002878:	e002      	b.n	8002880 <LoopCopyDataInit>

0800287a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800287a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800287c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800287e:	3304      	adds	r3, #4

08002880 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002880:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002882:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002884:	d3f9      	bcc.n	800287a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002886:	4a0b      	ldr	r2, [pc, #44]	; (80028b4 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8002888:	4c0b      	ldr	r4, [pc, #44]	; (80028b8 <LoopFillZerobss+0x26>)
  movs r3, #0
 800288a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800288c:	e001      	b.n	8002892 <LoopFillZerobss>

0800288e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800288e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002890:	3204      	adds	r2, #4

08002892 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002892:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002894:	d3fb      	bcc.n	800288e <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8002896:	f7ff ffd7 	bl	8002848 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800289a:	f007 fbd9 	bl	800a050 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800289e:	f7fd ffa3 	bl	80007e8 <main>
  bx  lr    
 80028a2:	4770      	bx	lr
  ldr   sp, =_estack       /* set stack pointer */
 80028a4:	20030000 	.word	0x20030000
  ldr r0, =_sdata
 80028a8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80028ac:	20000158 	.word	0x20000158
  ldr r2, =_sidata
 80028b0:	0800b1d8 	.word	0x0800b1d8
  ldr r2, =_sbss
 80028b4:	20000158 	.word	0x20000158
  ldr r4, =_ebss
 80028b8:	20000cd4 	.word	0x20000cd4

080028bc <CAN1_RX0_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80028bc:	e7fe      	b.n	80028bc <CAN1_RX0_IRQHandler>
	...

080028c0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80028c0:	b580      	push	{r7, lr}
 80028c2:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80028c4:	4b0e      	ldr	r3, [pc, #56]	; (8002900 <HAL_Init+0x40>)
 80028c6:	681b      	ldr	r3, [r3, #0]
 80028c8:	4a0d      	ldr	r2, [pc, #52]	; (8002900 <HAL_Init+0x40>)
 80028ca:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80028ce:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80028d0:	4b0b      	ldr	r3, [pc, #44]	; (8002900 <HAL_Init+0x40>)
 80028d2:	681b      	ldr	r3, [r3, #0]
 80028d4:	4a0a      	ldr	r2, [pc, #40]	; (8002900 <HAL_Init+0x40>)
 80028d6:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80028da:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80028dc:	4b08      	ldr	r3, [pc, #32]	; (8002900 <HAL_Init+0x40>)
 80028de:	681b      	ldr	r3, [r3, #0]
 80028e0:	4a07      	ldr	r2, [pc, #28]	; (8002900 <HAL_Init+0x40>)
 80028e2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80028e6:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80028e8:	2003      	movs	r0, #3
 80028ea:	f000 fe95 	bl	8003618 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80028ee:	2000      	movs	r0, #0
 80028f0:	f000 f808 	bl	8002904 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80028f4:	f7ff fbae 	bl	8002054 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80028f8:	2300      	movs	r3, #0
}
 80028fa:	4618      	mov	r0, r3
 80028fc:	bd80      	pop	{r7, pc}
 80028fe:	bf00      	nop
 8002900:	40023c00 	.word	0x40023c00

08002904 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002904:	b580      	push	{r7, lr}
 8002906:	b082      	sub	sp, #8
 8002908:	af00      	add	r7, sp, #0
 800290a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800290c:	4b12      	ldr	r3, [pc, #72]	; (8002958 <HAL_InitTick+0x54>)
 800290e:	681a      	ldr	r2, [r3, #0]
 8002910:	4b12      	ldr	r3, [pc, #72]	; (800295c <HAL_InitTick+0x58>)
 8002912:	781b      	ldrb	r3, [r3, #0]
 8002914:	4619      	mov	r1, r3
 8002916:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800291a:	fbb3 f3f1 	udiv	r3, r3, r1
 800291e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002922:	4618      	mov	r0, r3
 8002924:	f000 fead 	bl	8003682 <HAL_SYSTICK_Config>
 8002928:	4603      	mov	r3, r0
 800292a:	2b00      	cmp	r3, #0
 800292c:	d001      	beq.n	8002932 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800292e:	2301      	movs	r3, #1
 8002930:	e00e      	b.n	8002950 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002932:	687b      	ldr	r3, [r7, #4]
 8002934:	2b0f      	cmp	r3, #15
 8002936:	d80a      	bhi.n	800294e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002938:	2200      	movs	r2, #0
 800293a:	6879      	ldr	r1, [r7, #4]
 800293c:	f04f 30ff 	mov.w	r0, #4294967295
 8002940:	f000 fe75 	bl	800362e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002944:	4a06      	ldr	r2, [pc, #24]	; (8002960 <HAL_InitTick+0x5c>)
 8002946:	687b      	ldr	r3, [r7, #4]
 8002948:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800294a:	2300      	movs	r3, #0
 800294c:	e000      	b.n	8002950 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800294e:	2301      	movs	r3, #1
}
 8002950:	4618      	mov	r0, r3
 8002952:	3708      	adds	r7, #8
 8002954:	46bd      	mov	sp, r7
 8002956:	bd80      	pop	{r7, pc}
 8002958:	200000f0 	.word	0x200000f0
 800295c:	200000f8 	.word	0x200000f8
 8002960:	200000f4 	.word	0x200000f4

08002964 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002964:	b480      	push	{r7}
 8002966:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002968:	4b06      	ldr	r3, [pc, #24]	; (8002984 <HAL_IncTick+0x20>)
 800296a:	781b      	ldrb	r3, [r3, #0]
 800296c:	461a      	mov	r2, r3
 800296e:	4b06      	ldr	r3, [pc, #24]	; (8002988 <HAL_IncTick+0x24>)
 8002970:	681b      	ldr	r3, [r3, #0]
 8002972:	4413      	add	r3, r2
 8002974:	4a04      	ldr	r2, [pc, #16]	; (8002988 <HAL_IncTick+0x24>)
 8002976:	6013      	str	r3, [r2, #0]
}
 8002978:	bf00      	nop
 800297a:	46bd      	mov	sp, r7
 800297c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002980:	4770      	bx	lr
 8002982:	bf00      	nop
 8002984:	200000f8 	.word	0x200000f8
 8002988:	20000b64 	.word	0x20000b64

0800298c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800298c:	b480      	push	{r7}
 800298e:	af00      	add	r7, sp, #0
  return uwTick;
 8002990:	4b03      	ldr	r3, [pc, #12]	; (80029a0 <HAL_GetTick+0x14>)
 8002992:	681b      	ldr	r3, [r3, #0]
}
 8002994:	4618      	mov	r0, r3
 8002996:	46bd      	mov	sp, r7
 8002998:	f85d 7b04 	ldr.w	r7, [sp], #4
 800299c:	4770      	bx	lr
 800299e:	bf00      	nop
 80029a0:	20000b64 	.word	0x20000b64

080029a4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80029a4:	b580      	push	{r7, lr}
 80029a6:	b084      	sub	sp, #16
 80029a8:	af00      	add	r7, sp, #0
 80029aa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80029ac:	f7ff ffee 	bl	800298c <HAL_GetTick>
 80029b0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80029b2:	687b      	ldr	r3, [r7, #4]
 80029b4:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80029b6:	68fb      	ldr	r3, [r7, #12]
 80029b8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80029bc:	d005      	beq.n	80029ca <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80029be:	4b0a      	ldr	r3, [pc, #40]	; (80029e8 <HAL_Delay+0x44>)
 80029c0:	781b      	ldrb	r3, [r3, #0]
 80029c2:	461a      	mov	r2, r3
 80029c4:	68fb      	ldr	r3, [r7, #12]
 80029c6:	4413      	add	r3, r2
 80029c8:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80029ca:	bf00      	nop
 80029cc:	f7ff ffde 	bl	800298c <HAL_GetTick>
 80029d0:	4602      	mov	r2, r0
 80029d2:	68bb      	ldr	r3, [r7, #8]
 80029d4:	1ad3      	subs	r3, r2, r3
 80029d6:	68fa      	ldr	r2, [r7, #12]
 80029d8:	429a      	cmp	r2, r3
 80029da:	d8f7      	bhi.n	80029cc <HAL_Delay+0x28>
  {
  }
}
 80029dc:	bf00      	nop
 80029de:	bf00      	nop
 80029e0:	3710      	adds	r7, #16
 80029e2:	46bd      	mov	sp, r7
 80029e4:	bd80      	pop	{r7, pc}
 80029e6:	bf00      	nop
 80029e8:	200000f8 	.word	0x200000f8

080029ec <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 80029ec:	b580      	push	{r7, lr}
 80029ee:	b084      	sub	sp, #16
 80029f0:	af00      	add	r7, sp, #0
 80029f2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80029f4:	2300      	movs	r3, #0
 80029f6:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 80029f8:	687b      	ldr	r3, [r7, #4]
 80029fa:	2b00      	cmp	r3, #0
 80029fc:	d101      	bne.n	8002a02 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 80029fe:	2301      	movs	r3, #1
 8002a00:	e033      	b.n	8002a6a <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 8002a02:	687b      	ldr	r3, [r7, #4]
 8002a04:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a06:	2b00      	cmp	r3, #0
 8002a08:	d109      	bne.n	8002a1e <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002a0a:	6878      	ldr	r0, [r7, #4]
 8002a0c:	f7ff fb4a 	bl	80020a4 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8002a10:	687b      	ldr	r3, [r7, #4]
 8002a12:	2200      	movs	r2, #0
 8002a14:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8002a16:	687b      	ldr	r3, [r7, #4]
 8002a18:	2200      	movs	r2, #0
 8002a1a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8002a1e:	687b      	ldr	r3, [r7, #4]
 8002a20:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a22:	f003 0310 	and.w	r3, r3, #16
 8002a26:	2b00      	cmp	r3, #0
 8002a28:	d118      	bne.n	8002a5c <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002a2a:	687b      	ldr	r3, [r7, #4]
 8002a2c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a2e:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8002a32:	f023 0302 	bic.w	r3, r3, #2
 8002a36:	f043 0202 	orr.w	r2, r3, #2
 8002a3a:	687b      	ldr	r3, [r7, #4]
 8002a3c:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 8002a3e:	6878      	ldr	r0, [r7, #4]
 8002a40:	f000 fb92 	bl	8003168 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8002a44:	687b      	ldr	r3, [r7, #4]
 8002a46:	2200      	movs	r2, #0
 8002a48:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002a4a:	687b      	ldr	r3, [r7, #4]
 8002a4c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a4e:	f023 0303 	bic.w	r3, r3, #3
 8002a52:	f043 0201 	orr.w	r2, r3, #1
 8002a56:	687b      	ldr	r3, [r7, #4]
 8002a58:	641a      	str	r2, [r3, #64]	; 0x40
 8002a5a:	e001      	b.n	8002a60 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8002a5c:	2301      	movs	r3, #1
 8002a5e:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8002a60:	687b      	ldr	r3, [r7, #4]
 8002a62:	2200      	movs	r2, #0
 8002a64:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8002a68:	7bfb      	ldrb	r3, [r7, #15]
}
 8002a6a:	4618      	mov	r0, r3
 8002a6c:	3710      	adds	r7, #16
 8002a6e:	46bd      	mov	sp, r7
 8002a70:	bd80      	pop	{r7, pc}

08002a72 <HAL_ADC_IRQHandler>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef* hadc)
{
 8002a72:	b580      	push	{r7, lr}
 8002a74:	b086      	sub	sp, #24
 8002a76:	af00      	add	r7, sp, #0
 8002a78:	6078      	str	r0, [r7, #4]
  uint32_t tmp1 = 0U, tmp2 = 0U;
 8002a7a:	2300      	movs	r3, #0
 8002a7c:	617b      	str	r3, [r7, #20]
 8002a7e:	2300      	movs	r3, #0
 8002a80:	613b      	str	r3, [r7, #16]
  
  uint32_t tmp_sr = hadc->Instance->SR;
 8002a82:	687b      	ldr	r3, [r7, #4]
 8002a84:	681b      	ldr	r3, [r3, #0]
 8002a86:	681b      	ldr	r3, [r3, #0]
 8002a88:	60fb      	str	r3, [r7, #12]
  uint32_t tmp_cr1 = hadc->Instance->CR1;
 8002a8a:	687b      	ldr	r3, [r7, #4]
 8002a8c:	681b      	ldr	r3, [r3, #0]
 8002a8e:	685b      	ldr	r3, [r3, #4]
 8002a90:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_REGULAR_LENGTH(hadc->Init.NbrOfConversion));
  assert_param(IS_ADC_EOCSelection(hadc->Init.EOCSelection));
  
  tmp1 = tmp_sr & ADC_FLAG_EOC;
 8002a92:	68fb      	ldr	r3, [r7, #12]
 8002a94:	f003 0302 	and.w	r3, r3, #2
 8002a98:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_EOC;
 8002a9a:	68bb      	ldr	r3, [r7, #8]
 8002a9c:	f003 0320 	and.w	r3, r3, #32
 8002aa0:	613b      	str	r3, [r7, #16]
  /* Check End of conversion flag for regular channels */
  if(tmp1 && tmp2)
 8002aa2:	697b      	ldr	r3, [r7, #20]
 8002aa4:	2b00      	cmp	r3, #0
 8002aa6:	d049      	beq.n	8002b3c <HAL_ADC_IRQHandler+0xca>
 8002aa8:	693b      	ldr	r3, [r7, #16]
 8002aaa:	2b00      	cmp	r3, #0
 8002aac:	d046      	beq.n	8002b3c <HAL_ADC_IRQHandler+0xca>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8002aae:	687b      	ldr	r3, [r7, #4]
 8002ab0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ab2:	f003 0310 	and.w	r3, r3, #16
 8002ab6:	2b00      	cmp	r3, #0
 8002ab8:	d105      	bne.n	8002ac6 <HAL_ADC_IRQHandler+0x54>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 8002aba:	687b      	ldr	r3, [r7, #4]
 8002abc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002abe:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8002ac2:	687b      	ldr	r3, [r7, #4]
 8002ac4:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8002ac6:	687b      	ldr	r3, [r7, #4]
 8002ac8:	681b      	ldr	r3, [r3, #0]
 8002aca:	689b      	ldr	r3, [r3, #8]
 8002acc:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8002ad0:	2b00      	cmp	r3, #0
 8002ad2:	d12b      	bne.n	8002b2c <HAL_ADC_IRQHandler+0xba>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	7e1b      	ldrb	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8002ad8:	2b00      	cmp	r3, #0
 8002ada:	d127      	bne.n	8002b2c <HAL_ADC_IRQHandler+0xba>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8002adc:	687b      	ldr	r3, [r7, #4]
 8002ade:	681b      	ldr	r3, [r3, #0]
 8002ae0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002ae2:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8002ae6:	2b00      	cmp	r3, #0
 8002ae8:	d006      	beq.n	8002af8 <HAL_ADC_IRQHandler+0x86>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 8002aea:	687b      	ldr	r3, [r7, #4]
 8002aec:	681b      	ldr	r3, [r3, #0]
 8002aee:	689b      	ldr	r3, [r3, #8]
 8002af0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8002af4:	2b00      	cmp	r3, #0
 8002af6:	d119      	bne.n	8002b2c <HAL_ADC_IRQHandler+0xba>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8002af8:	687b      	ldr	r3, [r7, #4]
 8002afa:	681b      	ldr	r3, [r3, #0]
 8002afc:	685a      	ldr	r2, [r3, #4]
 8002afe:	687b      	ldr	r3, [r7, #4]
 8002b00:	681b      	ldr	r3, [r3, #0]
 8002b02:	f022 0220 	bic.w	r2, r2, #32
 8002b06:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8002b08:	687b      	ldr	r3, [r7, #4]
 8002b0a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b0c:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8002b10:	687b      	ldr	r3, [r7, #4]
 8002b12:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002b14:	687b      	ldr	r3, [r7, #4]
 8002b16:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b18:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002b1c:	2b00      	cmp	r3, #0
 8002b1e:	d105      	bne.n	8002b2c <HAL_ADC_IRQHandler+0xba>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002b20:	687b      	ldr	r3, [r7, #4]
 8002b22:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b24:	f043 0201 	orr.w	r2, r3, #1
 8002b28:	687b      	ldr	r3, [r7, #4]
 8002b2a:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8002b2c:	6878      	ldr	r0, [r7, #4]
 8002b2e:	f000 f9c1 	bl	8002eb4 <HAL_ADC_ConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8002b32:	687b      	ldr	r3, [r7, #4]
 8002b34:	681b      	ldr	r3, [r3, #0]
 8002b36:	f06f 0212 	mvn.w	r2, #18
 8002b3a:	601a      	str	r2, [r3, #0]
  }
  
  tmp1 = tmp_sr & ADC_FLAG_JEOC;
 8002b3c:	68fb      	ldr	r3, [r7, #12]
 8002b3e:	f003 0304 	and.w	r3, r3, #4
 8002b42:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_JEOC;
 8002b44:	68bb      	ldr	r3, [r7, #8]
 8002b46:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002b4a:	613b      	str	r3, [r7, #16]
  /* Check End of conversion flag for injected channels */
  if(tmp1 && tmp2)
 8002b4c:	697b      	ldr	r3, [r7, #20]
 8002b4e:	2b00      	cmp	r3, #0
 8002b50:	d057      	beq.n	8002c02 <HAL_ADC_IRQHandler+0x190>
 8002b52:	693b      	ldr	r3, [r7, #16]
 8002b54:	2b00      	cmp	r3, #0
 8002b56:	d054      	beq.n	8002c02 <HAL_ADC_IRQHandler+0x190>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b5c:	f003 0310 	and.w	r3, r3, #16
 8002b60:	2b00      	cmp	r3, #0
 8002b62:	d105      	bne.n	8002b70 <HAL_ADC_IRQHandler+0xfe>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8002b64:	687b      	ldr	r3, [r7, #4]
 8002b66:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b68:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 8002b6c:	687b      	ldr	r3, [r7, #4]
 8002b6e:	641a      	str	r2, [r3, #64]	; 0x40

    /* Determine whether any further conversion upcoming on group injected  */
    /* by external trigger, scan sequence on going or by automatic injected */
    /* conversion from group regular (same conditions as group regular      */
    /* interruption disabling above).                                       */
    if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	681b      	ldr	r3, [r3, #0]
 8002b74:	689b      	ldr	r3, [r3, #8]
 8002b76:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 8002b7a:	2b00      	cmp	r3, #0
 8002b7c:	d139      	bne.n	8002bf2 <HAL_ADC_IRQHandler+0x180>
       (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 8002b7e:	687b      	ldr	r3, [r7, #4]
 8002b80:	681b      	ldr	r3, [r3, #0]
 8002b82:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002b84:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
    if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 8002b88:	2b00      	cmp	r3, #0
 8002b8a:	d006      	beq.n	8002b9a <HAL_ADC_IRQHandler+0x128>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)    ) &&
 8002b8c:	687b      	ldr	r3, [r7, #4]
 8002b8e:	681b      	ldr	r3, [r3, #0]
 8002b90:	689b      	ldr	r3, [r3, #8]
 8002b92:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 8002b96:	2b00      	cmp	r3, #0
 8002b98:	d12b      	bne.n	8002bf2 <HAL_ADC_IRQHandler+0x180>
       (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 8002b9a:	687b      	ldr	r3, [r7, #4]
 8002b9c:	681b      	ldr	r3, [r3, #0]
 8002b9e:	685b      	ldr	r3, [r3, #4]
 8002ba0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)    ) &&
 8002ba4:	2b00      	cmp	r3, #0
 8002ba6:	d124      	bne.n	8002bf2 <HAL_ADC_IRQHandler+0x180>
        (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	681b      	ldr	r3, [r3, #0]
 8002bac:	689b      	ldr	r3, [r3, #8]
 8002bae:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
       (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 8002bb2:	2b00      	cmp	r3, #0
 8002bb4:	d11d      	bne.n	8002bf2 <HAL_ADC_IRQHandler+0x180>
        (hadc->Init.ContinuousConvMode == DISABLE)   )       )   )
 8002bb6:	687b      	ldr	r3, [r7, #4]
 8002bb8:	7e1b      	ldrb	r3, [r3, #24]
        (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 8002bba:	2b00      	cmp	r3, #0
 8002bbc:	d119      	bne.n	8002bf2 <HAL_ADC_IRQHandler+0x180>
    {
      /* Disable ADC end of single conversion interrupt on group injected */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 8002bbe:	687b      	ldr	r3, [r7, #4]
 8002bc0:	681b      	ldr	r3, [r3, #0]
 8002bc2:	685a      	ldr	r2, [r3, #4]
 8002bc4:	687b      	ldr	r3, [r7, #4]
 8002bc6:	681b      	ldr	r3, [r3, #0]
 8002bc8:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002bcc:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);   
 8002bce:	687b      	ldr	r3, [r7, #4]
 8002bd0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002bd2:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8002bd6:	687b      	ldr	r3, [r7, #4]
 8002bd8:	641a      	str	r2, [r3, #64]	; 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 8002bda:	687b      	ldr	r3, [r7, #4]
 8002bdc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002bde:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002be2:	2b00      	cmp	r3, #0
 8002be4:	d105      	bne.n	8002bf2 <HAL_ADC_IRQHandler+0x180>
      { 
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002be6:	687b      	ldr	r3, [r7, #4]
 8002be8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002bea:	f043 0201 	orr.w	r2, r3, #1
 8002bee:	687b      	ldr	r3, [r7, #4]
 8002bf0:	641a      	str	r2, [r3, #64]	; 0x40
    /* Conversion complete callback */ 
    /* Conversion complete callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->InjectedConvCpltCallback(hadc);
#else
      HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8002bf2:	6878      	ldr	r0, [r7, #4]
 8002bf4:	f000 fc36 	bl	8003464 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 8002bf8:	687b      	ldr	r3, [r7, #4]
 8002bfa:	681b      	ldr	r3, [r3, #0]
 8002bfc:	f06f 020c 	mvn.w	r2, #12
 8002c00:	601a      	str	r2, [r3, #0]
  }
  
  tmp1 = tmp_sr & ADC_FLAG_AWD;
 8002c02:	68fb      	ldr	r3, [r7, #12]
 8002c04:	f003 0301 	and.w	r3, r3, #1
 8002c08:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_AWD;
 8002c0a:	68bb      	ldr	r3, [r7, #8]
 8002c0c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002c10:	613b      	str	r3, [r7, #16]
  /* Check Analog watchdog flag */
  if(tmp1 && tmp2)
 8002c12:	697b      	ldr	r3, [r7, #20]
 8002c14:	2b00      	cmp	r3, #0
 8002c16:	d017      	beq.n	8002c48 <HAL_ADC_IRQHandler+0x1d6>
 8002c18:	693b      	ldr	r3, [r7, #16]
 8002c1a:	2b00      	cmp	r3, #0
 8002c1c:	d014      	beq.n	8002c48 <HAL_ADC_IRQHandler+0x1d6>
  {
    if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD))
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	681b      	ldr	r3, [r3, #0]
 8002c22:	681b      	ldr	r3, [r3, #0]
 8002c24:	f003 0301 	and.w	r3, r3, #1
 8002c28:	2b01      	cmp	r3, #1
 8002c2a:	d10d      	bne.n	8002c48 <HAL_ADC_IRQHandler+0x1d6>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8002c2c:	687b      	ldr	r3, [r7, #4]
 8002c2e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c30:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8002c34:	687b      	ldr	r3, [r7, #4]
 8002c36:	641a      	str	r2, [r3, #64]	; 0x40
      
      /* Level out of window callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 8002c38:	6878      	ldr	r0, [r7, #4]
 8002c3a:	f000 f94f 	bl	8002edc <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear the ADC analog watchdog flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 8002c3e:	687b      	ldr	r3, [r7, #4]
 8002c40:	681b      	ldr	r3, [r3, #0]
 8002c42:	f06f 0201 	mvn.w	r2, #1
 8002c46:	601a      	str	r2, [r3, #0]
    }
  }
  
  tmp1 = tmp_sr & ADC_FLAG_OVR;
 8002c48:	68fb      	ldr	r3, [r7, #12]
 8002c4a:	f003 0320 	and.w	r3, r3, #32
 8002c4e:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_OVR;
 8002c50:	68bb      	ldr	r3, [r7, #8]
 8002c52:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8002c56:	613b      	str	r3, [r7, #16]
  /* Check Overrun flag */
  if(tmp1 && tmp2)
 8002c58:	697b      	ldr	r3, [r7, #20]
 8002c5a:	2b00      	cmp	r3, #0
 8002c5c:	d015      	beq.n	8002c8a <HAL_ADC_IRQHandler+0x218>
 8002c5e:	693b      	ldr	r3, [r7, #16]
 8002c60:	2b00      	cmp	r3, #0
 8002c62:	d012      	beq.n	8002c8a <HAL_ADC_IRQHandler+0x218>
    /* Note: On STM32F4, ADC overrun can be set through other parameters    */
    /*       refer to description of parameter "EOCSelection" for more      */
    /*       details.                                                       */
    
    /* Set ADC error code to overrun */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002c68:	f043 0202 	orr.w	r2, r3, #2
 8002c6c:	687b      	ldr	r3, [r7, #4]
 8002c6e:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8002c70:	687b      	ldr	r3, [r7, #4]
 8002c72:	681b      	ldr	r3, [r3, #0]
 8002c74:	f06f 0220 	mvn.w	r2, #32
 8002c78:	601a      	str	r2, [r3, #0]
    
    /* Error callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 8002c7a:	6878      	ldr	r0, [r7, #4]
 8002c7c:	f000 f938 	bl	8002ef0 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear the Overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8002c80:	687b      	ldr	r3, [r7, #4]
 8002c82:	681b      	ldr	r3, [r3, #0]
 8002c84:	f06f 0220 	mvn.w	r2, #32
 8002c88:	601a      	str	r2, [r3, #0]
  }
}
 8002c8a:	bf00      	nop
 8002c8c:	3718      	adds	r7, #24
 8002c8e:	46bd      	mov	sp, r7
 8002c90:	bd80      	pop	{r7, pc}
	...

08002c94 <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 8002c94:	b580      	push	{r7, lr}
 8002c96:	b086      	sub	sp, #24
 8002c98:	af00      	add	r7, sp, #0
 8002c9a:	60f8      	str	r0, [r7, #12]
 8002c9c:	60b9      	str	r1, [r7, #8]
 8002c9e:	607a      	str	r2, [r7, #4]
  __IO uint32_t counter = 0U;
 8002ca0:	2300      	movs	r3, #0
 8002ca2:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002ca4:	68fb      	ldr	r3, [r7, #12]
 8002ca6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002caa:	2b01      	cmp	r3, #1
 8002cac:	d101      	bne.n	8002cb2 <HAL_ADC_Start_DMA+0x1e>
 8002cae:	2302      	movs	r3, #2
 8002cb0:	e0e9      	b.n	8002e86 <HAL_ADC_Start_DMA+0x1f2>
 8002cb2:	68fb      	ldr	r3, [r7, #12]
 8002cb4:	2201      	movs	r2, #1
 8002cb6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8002cba:	68fb      	ldr	r3, [r7, #12]
 8002cbc:	681b      	ldr	r3, [r3, #0]
 8002cbe:	689b      	ldr	r3, [r3, #8]
 8002cc0:	f003 0301 	and.w	r3, r3, #1
 8002cc4:	2b01      	cmp	r3, #1
 8002cc6:	d018      	beq.n	8002cfa <HAL_ADC_Start_DMA+0x66>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8002cc8:	68fb      	ldr	r3, [r7, #12]
 8002cca:	681b      	ldr	r3, [r3, #0]
 8002ccc:	689a      	ldr	r2, [r3, #8]
 8002cce:	68fb      	ldr	r3, [r7, #12]
 8002cd0:	681b      	ldr	r3, [r3, #0]
 8002cd2:	f042 0201 	orr.w	r2, r2, #1
 8002cd6:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8002cd8:	4b6d      	ldr	r3, [pc, #436]	; (8002e90 <HAL_ADC_Start_DMA+0x1fc>)
 8002cda:	681b      	ldr	r3, [r3, #0]
 8002cdc:	4a6d      	ldr	r2, [pc, #436]	; (8002e94 <HAL_ADC_Start_DMA+0x200>)
 8002cde:	fba2 2303 	umull	r2, r3, r2, r3
 8002ce2:	0c9a      	lsrs	r2, r3, #18
 8002ce4:	4613      	mov	r3, r2
 8002ce6:	005b      	lsls	r3, r3, #1
 8002ce8:	4413      	add	r3, r2
 8002cea:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 8002cec:	e002      	b.n	8002cf4 <HAL_ADC_Start_DMA+0x60>
    {
      counter--;
 8002cee:	693b      	ldr	r3, [r7, #16]
 8002cf0:	3b01      	subs	r3, #1
 8002cf2:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 8002cf4:	693b      	ldr	r3, [r7, #16]
 8002cf6:	2b00      	cmp	r3, #0
 8002cf8:	d1f9      	bne.n	8002cee <HAL_ADC_Start_DMA+0x5a>
    }
  }
  
  /* Check ADC DMA Mode                                                     */
  /* - disable the DMA Mode if it is already enabled                        */
  if((hadc->Instance->CR2 & ADC_CR2_DMA) == ADC_CR2_DMA)
 8002cfa:	68fb      	ldr	r3, [r7, #12]
 8002cfc:	681b      	ldr	r3, [r3, #0]
 8002cfe:	689b      	ldr	r3, [r3, #8]
 8002d00:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002d04:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002d08:	d107      	bne.n	8002d1a <HAL_ADC_Start_DMA+0x86>
  {
    CLEAR_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 8002d0a:	68fb      	ldr	r3, [r7, #12]
 8002d0c:	681b      	ldr	r3, [r3, #0]
 8002d0e:	689a      	ldr	r2, [r3, #8]
 8002d10:	68fb      	ldr	r3, [r7, #12]
 8002d12:	681b      	ldr	r3, [r3, #0]
 8002d14:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8002d18:	609a      	str	r2, [r3, #8]
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8002d1a:	68fb      	ldr	r3, [r7, #12]
 8002d1c:	681b      	ldr	r3, [r3, #0]
 8002d1e:	689b      	ldr	r3, [r3, #8]
 8002d20:	f003 0301 	and.w	r3, r3, #1
 8002d24:	2b01      	cmp	r3, #1
 8002d26:	f040 80a1 	bne.w	8002e6c <HAL_ADC_Start_DMA+0x1d8>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8002d2a:	68fb      	ldr	r3, [r7, #12]
 8002d2c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d2e:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8002d32:	f023 0301 	bic.w	r3, r3, #1
 8002d36:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8002d3a:	68fb      	ldr	r3, [r7, #12]
 8002d3c:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8002d3e:	68fb      	ldr	r3, [r7, #12]
 8002d40:	681b      	ldr	r3, [r3, #0]
 8002d42:	685b      	ldr	r3, [r3, #4]
 8002d44:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002d48:	2b00      	cmp	r3, #0
 8002d4a:	d007      	beq.n	8002d5c <HAL_ADC_Start_DMA+0xc8>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8002d4c:	68fb      	ldr	r3, [r7, #12]
 8002d4e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d50:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8002d54:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8002d58:	68fb      	ldr	r3, [r7, #12]
 8002d5a:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002d5c:	68fb      	ldr	r3, [r7, #12]
 8002d5e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d60:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002d64:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002d68:	d106      	bne.n	8002d78 <HAL_ADC_Start_DMA+0xe4>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8002d6a:	68fb      	ldr	r3, [r7, #12]
 8002d6c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002d6e:	f023 0206 	bic.w	r2, r3, #6
 8002d72:	68fb      	ldr	r3, [r7, #12]
 8002d74:	645a      	str	r2, [r3, #68]	; 0x44
 8002d76:	e002      	b.n	8002d7e <HAL_ADC_Start_DMA+0xea>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8002d78:	68fb      	ldr	r3, [r7, #12]
 8002d7a:	2200      	movs	r2, #0
 8002d7c:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);   
 8002d7e:	68fb      	ldr	r3, [r7, #12]
 8002d80:	2200      	movs	r2, #0
 8002d82:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002d86:	4b44      	ldr	r3, [pc, #272]	; (8002e98 <HAL_ADC_Start_DMA+0x204>)
 8002d88:	617b      	str	r3, [r7, #20]

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8002d8a:	68fb      	ldr	r3, [r7, #12]
 8002d8c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002d8e:	4a43      	ldr	r2, [pc, #268]	; (8002e9c <HAL_ADC_Start_DMA+0x208>)
 8002d90:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8002d92:	68fb      	ldr	r3, [r7, #12]
 8002d94:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002d96:	4a42      	ldr	r2, [pc, #264]	; (8002ea0 <HAL_ADC_Start_DMA+0x20c>)
 8002d98:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8002d9a:	68fb      	ldr	r3, [r7, #12]
 8002d9c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002d9e:	4a41      	ldr	r2, [pc, #260]	; (8002ea4 <HAL_ADC_Start_DMA+0x210>)
 8002da0:	64da      	str	r2, [r3, #76]	; 0x4c
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8002da2:	68fb      	ldr	r3, [r7, #12]
 8002da4:	681b      	ldr	r3, [r3, #0]
 8002da6:	f06f 0222 	mvn.w	r2, #34	; 0x22
 8002daa:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8002dac:	68fb      	ldr	r3, [r7, #12]
 8002dae:	681b      	ldr	r3, [r3, #0]
 8002db0:	685a      	ldr	r2, [r3, #4]
 8002db2:	68fb      	ldr	r3, [r7, #12]
 8002db4:	681b      	ldr	r3, [r3, #0]
 8002db6:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 8002dba:	605a      	str	r2, [r3, #4]
    
    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 8002dbc:	68fb      	ldr	r3, [r7, #12]
 8002dbe:	681b      	ldr	r3, [r3, #0]
 8002dc0:	689a      	ldr	r2, [r3, #8]
 8002dc2:	68fb      	ldr	r3, [r7, #12]
 8002dc4:	681b      	ldr	r3, [r3, #0]
 8002dc6:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002dca:	609a      	str	r2, [r3, #8]
    
    /* Start the DMA channel */
    HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8002dcc:	68fb      	ldr	r3, [r7, #12]
 8002dce:	6b98      	ldr	r0, [r3, #56]	; 0x38
 8002dd0:	68fb      	ldr	r3, [r7, #12]
 8002dd2:	681b      	ldr	r3, [r3, #0]
 8002dd4:	334c      	adds	r3, #76	; 0x4c
 8002dd6:	4619      	mov	r1, r3
 8002dd8:	68ba      	ldr	r2, [r7, #8]
 8002dda:	687b      	ldr	r3, [r7, #4]
 8002ddc:	f000 fd0c 	bl	80037f8 <HAL_DMA_Start_IT>
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8002de0:	697b      	ldr	r3, [r7, #20]
 8002de2:	685b      	ldr	r3, [r3, #4]
 8002de4:	f003 031f 	and.w	r3, r3, #31
 8002de8:	2b00      	cmp	r3, #0
 8002dea:	d12a      	bne.n	8002e42 <HAL_ADC_Start_DMA+0x1ae>
    {
#if defined(ADC2) && defined(ADC3)
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 8002dec:	68fb      	ldr	r3, [r7, #12]
 8002dee:	681b      	ldr	r3, [r3, #0]
 8002df0:	4a2d      	ldr	r2, [pc, #180]	; (8002ea8 <HAL_ADC_Start_DMA+0x214>)
 8002df2:	4293      	cmp	r3, r2
 8002df4:	d015      	beq.n	8002e22 <HAL_ADC_Start_DMA+0x18e>
 8002df6:	68fb      	ldr	r3, [r7, #12]
 8002df8:	681b      	ldr	r3, [r3, #0]
 8002dfa:	4a2c      	ldr	r2, [pc, #176]	; (8002eac <HAL_ADC_Start_DMA+0x218>)
 8002dfc:	4293      	cmp	r3, r2
 8002dfe:	d105      	bne.n	8002e0c <HAL_ADC_Start_DMA+0x178>
 8002e00:	4b25      	ldr	r3, [pc, #148]	; (8002e98 <HAL_ADC_Start_DMA+0x204>)
 8002e02:	685b      	ldr	r3, [r3, #4]
 8002e04:	f003 031f 	and.w	r3, r3, #31
 8002e08:	2b00      	cmp	r3, #0
 8002e0a:	d00a      	beq.n	8002e22 <HAL_ADC_Start_DMA+0x18e>
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 8002e0c:	68fb      	ldr	r3, [r7, #12]
 8002e0e:	681b      	ldr	r3, [r3, #0]
 8002e10:	4a27      	ldr	r2, [pc, #156]	; (8002eb0 <HAL_ADC_Start_DMA+0x21c>)
 8002e12:	4293      	cmp	r3, r2
 8002e14:	d136      	bne.n	8002e84 <HAL_ADC_Start_DMA+0x1f0>
 8002e16:	4b20      	ldr	r3, [pc, #128]	; (8002e98 <HAL_ADC_Start_DMA+0x204>)
 8002e18:	685b      	ldr	r3, [r3, #4]
 8002e1a:	f003 0310 	and.w	r3, r3, #16
 8002e1e:	2b00      	cmp	r3, #0
 8002e20:	d130      	bne.n	8002e84 <HAL_ADC_Start_DMA+0x1f0>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 8002e22:	68fb      	ldr	r3, [r7, #12]
 8002e24:	681b      	ldr	r3, [r3, #0]
 8002e26:	689b      	ldr	r3, [r3, #8]
 8002e28:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8002e2c:	2b00      	cmp	r3, #0
 8002e2e:	d129      	bne.n	8002e84 <HAL_ADC_Start_DMA+0x1f0>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8002e30:	68fb      	ldr	r3, [r7, #12]
 8002e32:	681b      	ldr	r3, [r3, #0]
 8002e34:	689a      	ldr	r2, [r3, #8]
 8002e36:	68fb      	ldr	r3, [r7, #12]
 8002e38:	681b      	ldr	r3, [r3, #0]
 8002e3a:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8002e3e:	609a      	str	r2, [r3, #8]
 8002e40:	e020      	b.n	8002e84 <HAL_ADC_Start_DMA+0x1f0>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8002e42:	68fb      	ldr	r3, [r7, #12]
 8002e44:	681b      	ldr	r3, [r3, #0]
 8002e46:	4a18      	ldr	r2, [pc, #96]	; (8002ea8 <HAL_ADC_Start_DMA+0x214>)
 8002e48:	4293      	cmp	r3, r2
 8002e4a:	d11b      	bne.n	8002e84 <HAL_ADC_Start_DMA+0x1f0>
 8002e4c:	68fb      	ldr	r3, [r7, #12]
 8002e4e:	681b      	ldr	r3, [r3, #0]
 8002e50:	689b      	ldr	r3, [r3, #8]
 8002e52:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8002e56:	2b00      	cmp	r3, #0
 8002e58:	d114      	bne.n	8002e84 <HAL_ADC_Start_DMA+0x1f0>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8002e5a:	68fb      	ldr	r3, [r7, #12]
 8002e5c:	681b      	ldr	r3, [r3, #0]
 8002e5e:	689a      	ldr	r2, [r3, #8]
 8002e60:	68fb      	ldr	r3, [r7, #12]
 8002e62:	681b      	ldr	r3, [r3, #0]
 8002e64:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8002e68:	609a      	str	r2, [r3, #8]
 8002e6a:	e00b      	b.n	8002e84 <HAL_ADC_Start_DMA+0x1f0>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002e6c:	68fb      	ldr	r3, [r7, #12]
 8002e6e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e70:	f043 0210 	orr.w	r2, r3, #16
 8002e74:	68fb      	ldr	r3, [r7, #12]
 8002e76:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002e78:	68fb      	ldr	r3, [r7, #12]
 8002e7a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002e7c:	f043 0201 	orr.w	r2, r3, #1
 8002e80:	68fb      	ldr	r3, [r7, #12]
 8002e82:	645a      	str	r2, [r3, #68]	; 0x44
  }
  
  /* Return function status */
  return HAL_OK;
 8002e84:	2300      	movs	r3, #0
}
 8002e86:	4618      	mov	r0, r3
 8002e88:	3718      	adds	r7, #24
 8002e8a:	46bd      	mov	sp, r7
 8002e8c:	bd80      	pop	{r7, pc}
 8002e8e:	bf00      	nop
 8002e90:	200000f0 	.word	0x200000f0
 8002e94:	431bde83 	.word	0x431bde83
 8002e98:	40012300 	.word	0x40012300
 8002e9c:	08003361 	.word	0x08003361
 8002ea0:	0800341b 	.word	0x0800341b
 8002ea4:	08003437 	.word	0x08003437
 8002ea8:	40012000 	.word	0x40012000
 8002eac:	40012100 	.word	0x40012100
 8002eb0:	40012200 	.word	0x40012200

08002eb4 <HAL_ADC_ConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8002eb4:	b480      	push	{r7}
 8002eb6:	b083      	sub	sp, #12
 8002eb8:	af00      	add	r7, sp, #0
 8002eba:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvCpltCallback could be implemented in the user file
   */
}
 8002ebc:	bf00      	nop
 8002ebe:	370c      	adds	r7, #12
 8002ec0:	46bd      	mov	sp, r7
 8002ec2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ec6:	4770      	bx	lr

08002ec8 <HAL_ADC_ConvHalfCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 8002ec8:	b480      	push	{r7}
 8002eca:	b083      	sub	sp, #12
 8002ecc:	af00      	add	r7, sp, #0
 8002ece:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvHalfCpltCallback could be implemented in the user file
   */
}
 8002ed0:	bf00      	nop
 8002ed2:	370c      	adds	r7, #12
 8002ed4:	46bd      	mov	sp, r7
 8002ed6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002eda:	4770      	bx	lr

08002edc <HAL_ADC_LevelOutOfWindowCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef* hadc)
{
 8002edc:	b480      	push	{r7}
 8002ede:	b083      	sub	sp, #12
 8002ee0:	af00      	add	r7, sp, #0
 8002ee2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_LevelOoutOfWindowCallback could be implemented in the user file
   */
}
 8002ee4:	bf00      	nop
 8002ee6:	370c      	adds	r7, #12
 8002ee8:	46bd      	mov	sp, r7
 8002eea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002eee:	4770      	bx	lr

08002ef0 <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8002ef0:	b480      	push	{r7}
 8002ef2:	b083      	sub	sp, #12
 8002ef4:	af00      	add	r7, sp, #0
 8002ef6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 8002ef8:	bf00      	nop
 8002efa:	370c      	adds	r7, #12
 8002efc:	46bd      	mov	sp, r7
 8002efe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f02:	4770      	bx	lr

08002f04 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8002f04:	b480      	push	{r7}
 8002f06:	b085      	sub	sp, #20
 8002f08:	af00      	add	r7, sp, #0
 8002f0a:	6078      	str	r0, [r7, #4]
 8002f0c:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8002f0e:	2300      	movs	r3, #0
 8002f10:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002f12:	687b      	ldr	r3, [r7, #4]
 8002f14:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002f18:	2b01      	cmp	r3, #1
 8002f1a:	d101      	bne.n	8002f20 <HAL_ADC_ConfigChannel+0x1c>
 8002f1c:	2302      	movs	r3, #2
 8002f1e:	e113      	b.n	8003148 <HAL_ADC_ConfigChannel+0x244>
 8002f20:	687b      	ldr	r3, [r7, #4]
 8002f22:	2201      	movs	r2, #1
 8002f24:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8002f28:	683b      	ldr	r3, [r7, #0]
 8002f2a:	681b      	ldr	r3, [r3, #0]
 8002f2c:	2b09      	cmp	r3, #9
 8002f2e:	d925      	bls.n	8002f7c <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8002f30:	687b      	ldr	r3, [r7, #4]
 8002f32:	681b      	ldr	r3, [r3, #0]
 8002f34:	68d9      	ldr	r1, [r3, #12]
 8002f36:	683b      	ldr	r3, [r7, #0]
 8002f38:	681b      	ldr	r3, [r3, #0]
 8002f3a:	b29b      	uxth	r3, r3
 8002f3c:	461a      	mov	r2, r3
 8002f3e:	4613      	mov	r3, r2
 8002f40:	005b      	lsls	r3, r3, #1
 8002f42:	4413      	add	r3, r2
 8002f44:	3b1e      	subs	r3, #30
 8002f46:	2207      	movs	r2, #7
 8002f48:	fa02 f303 	lsl.w	r3, r2, r3
 8002f4c:	43da      	mvns	r2, r3
 8002f4e:	687b      	ldr	r3, [r7, #4]
 8002f50:	681b      	ldr	r3, [r3, #0]
 8002f52:	400a      	ands	r2, r1
 8002f54:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	681b      	ldr	r3, [r3, #0]
 8002f5a:	68d9      	ldr	r1, [r3, #12]
 8002f5c:	683b      	ldr	r3, [r7, #0]
 8002f5e:	689a      	ldr	r2, [r3, #8]
 8002f60:	683b      	ldr	r3, [r7, #0]
 8002f62:	681b      	ldr	r3, [r3, #0]
 8002f64:	b29b      	uxth	r3, r3
 8002f66:	4618      	mov	r0, r3
 8002f68:	4603      	mov	r3, r0
 8002f6a:	005b      	lsls	r3, r3, #1
 8002f6c:	4403      	add	r3, r0
 8002f6e:	3b1e      	subs	r3, #30
 8002f70:	409a      	lsls	r2, r3
 8002f72:	687b      	ldr	r3, [r7, #4]
 8002f74:	681b      	ldr	r3, [r3, #0]
 8002f76:	430a      	orrs	r2, r1
 8002f78:	60da      	str	r2, [r3, #12]
 8002f7a:	e022      	b.n	8002fc2 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	681b      	ldr	r3, [r3, #0]
 8002f80:	6919      	ldr	r1, [r3, #16]
 8002f82:	683b      	ldr	r3, [r7, #0]
 8002f84:	681b      	ldr	r3, [r3, #0]
 8002f86:	b29b      	uxth	r3, r3
 8002f88:	461a      	mov	r2, r3
 8002f8a:	4613      	mov	r3, r2
 8002f8c:	005b      	lsls	r3, r3, #1
 8002f8e:	4413      	add	r3, r2
 8002f90:	2207      	movs	r2, #7
 8002f92:	fa02 f303 	lsl.w	r3, r2, r3
 8002f96:	43da      	mvns	r2, r3
 8002f98:	687b      	ldr	r3, [r7, #4]
 8002f9a:	681b      	ldr	r3, [r3, #0]
 8002f9c:	400a      	ands	r2, r1
 8002f9e:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	681b      	ldr	r3, [r3, #0]
 8002fa4:	6919      	ldr	r1, [r3, #16]
 8002fa6:	683b      	ldr	r3, [r7, #0]
 8002fa8:	689a      	ldr	r2, [r3, #8]
 8002faa:	683b      	ldr	r3, [r7, #0]
 8002fac:	681b      	ldr	r3, [r3, #0]
 8002fae:	b29b      	uxth	r3, r3
 8002fb0:	4618      	mov	r0, r3
 8002fb2:	4603      	mov	r3, r0
 8002fb4:	005b      	lsls	r3, r3, #1
 8002fb6:	4403      	add	r3, r0
 8002fb8:	409a      	lsls	r2, r3
 8002fba:	687b      	ldr	r3, [r7, #4]
 8002fbc:	681b      	ldr	r3, [r3, #0]
 8002fbe:	430a      	orrs	r2, r1
 8002fc0:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8002fc2:	683b      	ldr	r3, [r7, #0]
 8002fc4:	685b      	ldr	r3, [r3, #4]
 8002fc6:	2b06      	cmp	r3, #6
 8002fc8:	d824      	bhi.n	8003014 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8002fca:	687b      	ldr	r3, [r7, #4]
 8002fcc:	681b      	ldr	r3, [r3, #0]
 8002fce:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8002fd0:	683b      	ldr	r3, [r7, #0]
 8002fd2:	685a      	ldr	r2, [r3, #4]
 8002fd4:	4613      	mov	r3, r2
 8002fd6:	009b      	lsls	r3, r3, #2
 8002fd8:	4413      	add	r3, r2
 8002fda:	3b05      	subs	r3, #5
 8002fdc:	221f      	movs	r2, #31
 8002fde:	fa02 f303 	lsl.w	r3, r2, r3
 8002fe2:	43da      	mvns	r2, r3
 8002fe4:	687b      	ldr	r3, [r7, #4]
 8002fe6:	681b      	ldr	r3, [r3, #0]
 8002fe8:	400a      	ands	r2, r1
 8002fea:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	681b      	ldr	r3, [r3, #0]
 8002ff0:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8002ff2:	683b      	ldr	r3, [r7, #0]
 8002ff4:	681b      	ldr	r3, [r3, #0]
 8002ff6:	b29b      	uxth	r3, r3
 8002ff8:	4618      	mov	r0, r3
 8002ffa:	683b      	ldr	r3, [r7, #0]
 8002ffc:	685a      	ldr	r2, [r3, #4]
 8002ffe:	4613      	mov	r3, r2
 8003000:	009b      	lsls	r3, r3, #2
 8003002:	4413      	add	r3, r2
 8003004:	3b05      	subs	r3, #5
 8003006:	fa00 f203 	lsl.w	r2, r0, r3
 800300a:	687b      	ldr	r3, [r7, #4]
 800300c:	681b      	ldr	r3, [r3, #0]
 800300e:	430a      	orrs	r2, r1
 8003010:	635a      	str	r2, [r3, #52]	; 0x34
 8003012:	e04c      	b.n	80030ae <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8003014:	683b      	ldr	r3, [r7, #0]
 8003016:	685b      	ldr	r3, [r3, #4]
 8003018:	2b0c      	cmp	r3, #12
 800301a:	d824      	bhi.n	8003066 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	681b      	ldr	r3, [r3, #0]
 8003020:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8003022:	683b      	ldr	r3, [r7, #0]
 8003024:	685a      	ldr	r2, [r3, #4]
 8003026:	4613      	mov	r3, r2
 8003028:	009b      	lsls	r3, r3, #2
 800302a:	4413      	add	r3, r2
 800302c:	3b23      	subs	r3, #35	; 0x23
 800302e:	221f      	movs	r2, #31
 8003030:	fa02 f303 	lsl.w	r3, r2, r3
 8003034:	43da      	mvns	r2, r3
 8003036:	687b      	ldr	r3, [r7, #4]
 8003038:	681b      	ldr	r3, [r3, #0]
 800303a:	400a      	ands	r2, r1
 800303c:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 800303e:	687b      	ldr	r3, [r7, #4]
 8003040:	681b      	ldr	r3, [r3, #0]
 8003042:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8003044:	683b      	ldr	r3, [r7, #0]
 8003046:	681b      	ldr	r3, [r3, #0]
 8003048:	b29b      	uxth	r3, r3
 800304a:	4618      	mov	r0, r3
 800304c:	683b      	ldr	r3, [r7, #0]
 800304e:	685a      	ldr	r2, [r3, #4]
 8003050:	4613      	mov	r3, r2
 8003052:	009b      	lsls	r3, r3, #2
 8003054:	4413      	add	r3, r2
 8003056:	3b23      	subs	r3, #35	; 0x23
 8003058:	fa00 f203 	lsl.w	r2, r0, r3
 800305c:	687b      	ldr	r3, [r7, #4]
 800305e:	681b      	ldr	r3, [r3, #0]
 8003060:	430a      	orrs	r2, r1
 8003062:	631a      	str	r2, [r3, #48]	; 0x30
 8003064:	e023      	b.n	80030ae <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	681b      	ldr	r3, [r3, #0]
 800306a:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800306c:	683b      	ldr	r3, [r7, #0]
 800306e:	685a      	ldr	r2, [r3, #4]
 8003070:	4613      	mov	r3, r2
 8003072:	009b      	lsls	r3, r3, #2
 8003074:	4413      	add	r3, r2
 8003076:	3b41      	subs	r3, #65	; 0x41
 8003078:	221f      	movs	r2, #31
 800307a:	fa02 f303 	lsl.w	r3, r2, r3
 800307e:	43da      	mvns	r2, r3
 8003080:	687b      	ldr	r3, [r7, #4]
 8003082:	681b      	ldr	r3, [r3, #0]
 8003084:	400a      	ands	r2, r1
 8003086:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	681b      	ldr	r3, [r3, #0]
 800308c:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800308e:	683b      	ldr	r3, [r7, #0]
 8003090:	681b      	ldr	r3, [r3, #0]
 8003092:	b29b      	uxth	r3, r3
 8003094:	4618      	mov	r0, r3
 8003096:	683b      	ldr	r3, [r7, #0]
 8003098:	685a      	ldr	r2, [r3, #4]
 800309a:	4613      	mov	r3, r2
 800309c:	009b      	lsls	r3, r3, #2
 800309e:	4413      	add	r3, r2
 80030a0:	3b41      	subs	r3, #65	; 0x41
 80030a2:	fa00 f203 	lsl.w	r2, r0, r3
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	681b      	ldr	r3, [r3, #0]
 80030aa:	430a      	orrs	r2, r1
 80030ac:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80030ae:	4b29      	ldr	r3, [pc, #164]	; (8003154 <HAL_ADC_ConfigChannel+0x250>)
 80030b0:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 80030b2:	687b      	ldr	r3, [r7, #4]
 80030b4:	681b      	ldr	r3, [r3, #0]
 80030b6:	4a28      	ldr	r2, [pc, #160]	; (8003158 <HAL_ADC_ConfigChannel+0x254>)
 80030b8:	4293      	cmp	r3, r2
 80030ba:	d10f      	bne.n	80030dc <HAL_ADC_ConfigChannel+0x1d8>
 80030bc:	683b      	ldr	r3, [r7, #0]
 80030be:	681b      	ldr	r3, [r3, #0]
 80030c0:	2b12      	cmp	r3, #18
 80030c2:	d10b      	bne.n	80030dc <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/    
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 80030c4:	68fb      	ldr	r3, [r7, #12]
 80030c6:	685b      	ldr	r3, [r3, #4]
 80030c8:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 80030cc:	68fb      	ldr	r3, [r7, #12]
 80030ce:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 80030d0:	68fb      	ldr	r3, [r7, #12]
 80030d2:	685b      	ldr	r3, [r3, #4]
 80030d4:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 80030d8:	68fb      	ldr	r3, [r7, #12]
 80030da:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 80030dc:	687b      	ldr	r3, [r7, #4]
 80030de:	681b      	ldr	r3, [r3, #0]
 80030e0:	4a1d      	ldr	r2, [pc, #116]	; (8003158 <HAL_ADC_ConfigChannel+0x254>)
 80030e2:	4293      	cmp	r3, r2
 80030e4:	d12b      	bne.n	800313e <HAL_ADC_ConfigChannel+0x23a>
 80030e6:	683b      	ldr	r3, [r7, #0]
 80030e8:	681b      	ldr	r3, [r3, #0]
 80030ea:	4a1c      	ldr	r2, [pc, #112]	; (800315c <HAL_ADC_ConfigChannel+0x258>)
 80030ec:	4293      	cmp	r3, r2
 80030ee:	d003      	beq.n	80030f8 <HAL_ADC_ConfigChannel+0x1f4>
 80030f0:	683b      	ldr	r3, [r7, #0]
 80030f2:	681b      	ldr	r3, [r3, #0]
 80030f4:	2b11      	cmp	r3, #17
 80030f6:	d122      	bne.n	800313e <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 80030f8:	68fb      	ldr	r3, [r7, #12]
 80030fa:	685b      	ldr	r3, [r3, #4]
 80030fc:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8003100:	68fb      	ldr	r3, [r7, #12]
 8003102:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8003104:	68fb      	ldr	r3, [r7, #12]
 8003106:	685b      	ldr	r3, [r3, #4]
 8003108:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 800310c:	68fb      	ldr	r3, [r7, #12]
 800310e:	605a      	str	r2, [r3, #4]
    
    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8003110:	683b      	ldr	r3, [r7, #0]
 8003112:	681b      	ldr	r3, [r3, #0]
 8003114:	4a11      	ldr	r2, [pc, #68]	; (800315c <HAL_ADC_ConfigChannel+0x258>)
 8003116:	4293      	cmp	r3, r2
 8003118:	d111      	bne.n	800313e <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 800311a:	4b11      	ldr	r3, [pc, #68]	; (8003160 <HAL_ADC_ConfigChannel+0x25c>)
 800311c:	681b      	ldr	r3, [r3, #0]
 800311e:	4a11      	ldr	r2, [pc, #68]	; (8003164 <HAL_ADC_ConfigChannel+0x260>)
 8003120:	fba2 2303 	umull	r2, r3, r2, r3
 8003124:	0c9a      	lsrs	r2, r3, #18
 8003126:	4613      	mov	r3, r2
 8003128:	009b      	lsls	r3, r3, #2
 800312a:	4413      	add	r3, r2
 800312c:	005b      	lsls	r3, r3, #1
 800312e:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8003130:	e002      	b.n	8003138 <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 8003132:	68bb      	ldr	r3, [r7, #8]
 8003134:	3b01      	subs	r3, #1
 8003136:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8003138:	68bb      	ldr	r3, [r7, #8]
 800313a:	2b00      	cmp	r3, #0
 800313c:	d1f9      	bne.n	8003132 <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800313e:	687b      	ldr	r3, [r7, #4]
 8003140:	2200      	movs	r2, #0
 8003142:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 8003146:	2300      	movs	r3, #0
}
 8003148:	4618      	mov	r0, r3
 800314a:	3714      	adds	r7, #20
 800314c:	46bd      	mov	sp, r7
 800314e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003152:	4770      	bx	lr
 8003154:	40012300 	.word	0x40012300
 8003158:	40012000 	.word	0x40012000
 800315c:	10000012 	.word	0x10000012
 8003160:	200000f0 	.word	0x200000f0
 8003164:	431bde83 	.word	0x431bde83

08003168 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8003168:	b480      	push	{r7}
 800316a:	b085      	sub	sp, #20
 800316c:	af00      	add	r7, sp, #0
 800316e:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8003170:	4b79      	ldr	r3, [pc, #484]	; (8003358 <ADC_Init+0x1f0>)
 8003172:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8003174:	68fb      	ldr	r3, [r7, #12]
 8003176:	685b      	ldr	r3, [r3, #4]
 8003178:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 800317c:	68fb      	ldr	r3, [r7, #12]
 800317e:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8003180:	68fb      	ldr	r3, [r7, #12]
 8003182:	685a      	ldr	r2, [r3, #4]
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	685b      	ldr	r3, [r3, #4]
 8003188:	431a      	orrs	r2, r3
 800318a:	68fb      	ldr	r3, [r7, #12]
 800318c:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	681b      	ldr	r3, [r3, #0]
 8003192:	685a      	ldr	r2, [r3, #4]
 8003194:	687b      	ldr	r3, [r7, #4]
 8003196:	681b      	ldr	r3, [r3, #0]
 8003198:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800319c:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 800319e:	687b      	ldr	r3, [r7, #4]
 80031a0:	681b      	ldr	r3, [r3, #0]
 80031a2:	6859      	ldr	r1, [r3, #4]
 80031a4:	687b      	ldr	r3, [r7, #4]
 80031a6:	691b      	ldr	r3, [r3, #16]
 80031a8:	021a      	lsls	r2, r3, #8
 80031aa:	687b      	ldr	r3, [r7, #4]
 80031ac:	681b      	ldr	r3, [r3, #0]
 80031ae:	430a      	orrs	r2, r1
 80031b0:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 80031b2:	687b      	ldr	r3, [r7, #4]
 80031b4:	681b      	ldr	r3, [r3, #0]
 80031b6:	685a      	ldr	r2, [r3, #4]
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	681b      	ldr	r3, [r3, #0]
 80031bc:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 80031c0:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 80031c2:	687b      	ldr	r3, [r7, #4]
 80031c4:	681b      	ldr	r3, [r3, #0]
 80031c6:	6859      	ldr	r1, [r3, #4]
 80031c8:	687b      	ldr	r3, [r7, #4]
 80031ca:	689a      	ldr	r2, [r3, #8]
 80031cc:	687b      	ldr	r3, [r7, #4]
 80031ce:	681b      	ldr	r3, [r3, #0]
 80031d0:	430a      	orrs	r2, r1
 80031d2:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 80031d4:	687b      	ldr	r3, [r7, #4]
 80031d6:	681b      	ldr	r3, [r3, #0]
 80031d8:	689a      	ldr	r2, [r3, #8]
 80031da:	687b      	ldr	r3, [r7, #4]
 80031dc:	681b      	ldr	r3, [r3, #0]
 80031de:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80031e2:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	681b      	ldr	r3, [r3, #0]
 80031e8:	6899      	ldr	r1, [r3, #8]
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	68da      	ldr	r2, [r3, #12]
 80031ee:	687b      	ldr	r3, [r7, #4]
 80031f0:	681b      	ldr	r3, [r3, #0]
 80031f2:	430a      	orrs	r2, r1
 80031f4:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80031f6:	687b      	ldr	r3, [r7, #4]
 80031f8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80031fa:	4a58      	ldr	r2, [pc, #352]	; (800335c <ADC_Init+0x1f4>)
 80031fc:	4293      	cmp	r3, r2
 80031fe:	d022      	beq.n	8003246 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8003200:	687b      	ldr	r3, [r7, #4]
 8003202:	681b      	ldr	r3, [r3, #0]
 8003204:	689a      	ldr	r2, [r3, #8]
 8003206:	687b      	ldr	r3, [r7, #4]
 8003208:	681b      	ldr	r3, [r3, #0]
 800320a:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 800320e:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	681b      	ldr	r3, [r3, #0]
 8003214:	6899      	ldr	r1, [r3, #8]
 8003216:	687b      	ldr	r3, [r7, #4]
 8003218:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	681b      	ldr	r3, [r3, #0]
 800321e:	430a      	orrs	r2, r1
 8003220:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8003222:	687b      	ldr	r3, [r7, #4]
 8003224:	681b      	ldr	r3, [r3, #0]
 8003226:	689a      	ldr	r2, [r3, #8]
 8003228:	687b      	ldr	r3, [r7, #4]
 800322a:	681b      	ldr	r3, [r3, #0]
 800322c:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8003230:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8003232:	687b      	ldr	r3, [r7, #4]
 8003234:	681b      	ldr	r3, [r3, #0]
 8003236:	6899      	ldr	r1, [r3, #8]
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	681b      	ldr	r3, [r3, #0]
 8003240:	430a      	orrs	r2, r1
 8003242:	609a      	str	r2, [r3, #8]
 8003244:	e00f      	b.n	8003266 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	681b      	ldr	r3, [r3, #0]
 800324a:	689a      	ldr	r2, [r3, #8]
 800324c:	687b      	ldr	r3, [r7, #4]
 800324e:	681b      	ldr	r3, [r3, #0]
 8003250:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8003254:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8003256:	687b      	ldr	r3, [r7, #4]
 8003258:	681b      	ldr	r3, [r3, #0]
 800325a:	689a      	ldr	r2, [r3, #8]
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	681b      	ldr	r3, [r3, #0]
 8003260:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8003264:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8003266:	687b      	ldr	r3, [r7, #4]
 8003268:	681b      	ldr	r3, [r3, #0]
 800326a:	689a      	ldr	r2, [r3, #8]
 800326c:	687b      	ldr	r3, [r7, #4]
 800326e:	681b      	ldr	r3, [r3, #0]
 8003270:	f022 0202 	bic.w	r2, r2, #2
 8003274:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8003276:	687b      	ldr	r3, [r7, #4]
 8003278:	681b      	ldr	r3, [r3, #0]
 800327a:	6899      	ldr	r1, [r3, #8]
 800327c:	687b      	ldr	r3, [r7, #4]
 800327e:	7e1b      	ldrb	r3, [r3, #24]
 8003280:	005a      	lsls	r2, r3, #1
 8003282:	687b      	ldr	r3, [r7, #4]
 8003284:	681b      	ldr	r3, [r3, #0]
 8003286:	430a      	orrs	r2, r1
 8003288:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 800328a:	687b      	ldr	r3, [r7, #4]
 800328c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003290:	2b00      	cmp	r3, #0
 8003292:	d01b      	beq.n	80032cc <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8003294:	687b      	ldr	r3, [r7, #4]
 8003296:	681b      	ldr	r3, [r3, #0]
 8003298:	685a      	ldr	r2, [r3, #4]
 800329a:	687b      	ldr	r3, [r7, #4]
 800329c:	681b      	ldr	r3, [r3, #0]
 800329e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80032a2:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	681b      	ldr	r3, [r3, #0]
 80032a8:	685a      	ldr	r2, [r3, #4]
 80032aa:	687b      	ldr	r3, [r7, #4]
 80032ac:	681b      	ldr	r3, [r3, #0]
 80032ae:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 80032b2:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 80032b4:	687b      	ldr	r3, [r7, #4]
 80032b6:	681b      	ldr	r3, [r3, #0]
 80032b8:	6859      	ldr	r1, [r3, #4]
 80032ba:	687b      	ldr	r3, [r7, #4]
 80032bc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80032be:	3b01      	subs	r3, #1
 80032c0:	035a      	lsls	r2, r3, #13
 80032c2:	687b      	ldr	r3, [r7, #4]
 80032c4:	681b      	ldr	r3, [r3, #0]
 80032c6:	430a      	orrs	r2, r1
 80032c8:	605a      	str	r2, [r3, #4]
 80032ca:	e007      	b.n	80032dc <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 80032cc:	687b      	ldr	r3, [r7, #4]
 80032ce:	681b      	ldr	r3, [r3, #0]
 80032d0:	685a      	ldr	r2, [r3, #4]
 80032d2:	687b      	ldr	r3, [r7, #4]
 80032d4:	681b      	ldr	r3, [r3, #0]
 80032d6:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80032da:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	681b      	ldr	r3, [r3, #0]
 80032e0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80032e2:	687b      	ldr	r3, [r7, #4]
 80032e4:	681b      	ldr	r3, [r3, #0]
 80032e6:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 80032ea:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 80032ec:	687b      	ldr	r3, [r7, #4]
 80032ee:	681b      	ldr	r3, [r3, #0]
 80032f0:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80032f2:	687b      	ldr	r3, [r7, #4]
 80032f4:	69db      	ldr	r3, [r3, #28]
 80032f6:	3b01      	subs	r3, #1
 80032f8:	051a      	lsls	r2, r3, #20
 80032fa:	687b      	ldr	r3, [r7, #4]
 80032fc:	681b      	ldr	r3, [r3, #0]
 80032fe:	430a      	orrs	r2, r1
 8003300:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8003302:	687b      	ldr	r3, [r7, #4]
 8003304:	681b      	ldr	r3, [r3, #0]
 8003306:	689a      	ldr	r2, [r3, #8]
 8003308:	687b      	ldr	r3, [r7, #4]
 800330a:	681b      	ldr	r3, [r3, #0]
 800330c:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8003310:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8003312:	687b      	ldr	r3, [r7, #4]
 8003314:	681b      	ldr	r3, [r3, #0]
 8003316:	6899      	ldr	r1, [r3, #8]
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800331e:	025a      	lsls	r2, r3, #9
 8003320:	687b      	ldr	r3, [r7, #4]
 8003322:	681b      	ldr	r3, [r3, #0]
 8003324:	430a      	orrs	r2, r1
 8003326:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8003328:	687b      	ldr	r3, [r7, #4]
 800332a:	681b      	ldr	r3, [r3, #0]
 800332c:	689a      	ldr	r2, [r3, #8]
 800332e:	687b      	ldr	r3, [r7, #4]
 8003330:	681b      	ldr	r3, [r3, #0]
 8003332:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003336:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8003338:	687b      	ldr	r3, [r7, #4]
 800333a:	681b      	ldr	r3, [r3, #0]
 800333c:	6899      	ldr	r1, [r3, #8]
 800333e:	687b      	ldr	r3, [r7, #4]
 8003340:	695b      	ldr	r3, [r3, #20]
 8003342:	029a      	lsls	r2, r3, #10
 8003344:	687b      	ldr	r3, [r7, #4]
 8003346:	681b      	ldr	r3, [r3, #0]
 8003348:	430a      	orrs	r2, r1
 800334a:	609a      	str	r2, [r3, #8]
}
 800334c:	bf00      	nop
 800334e:	3714      	adds	r7, #20
 8003350:	46bd      	mov	sp, r7
 8003352:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003356:	4770      	bx	lr
 8003358:	40012300 	.word	0x40012300
 800335c:	0f000001 	.word	0x0f000001

08003360 <ADC_DMAConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)   
{
 8003360:	b580      	push	{r7, lr}
 8003362:	b084      	sub	sp, #16
 8003364:	af00      	add	r7, sp, #0
 8003366:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800336c:	60fb      	str	r3, [r7, #12]
  
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 800336e:	68fb      	ldr	r3, [r7, #12]
 8003370:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003372:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8003376:	2b00      	cmp	r3, #0
 8003378:	d13c      	bne.n	80033f4 <ADC_DMAConvCplt+0x94>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 800337a:	68fb      	ldr	r3, [r7, #12]
 800337c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800337e:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8003382:	68fb      	ldr	r3, [r7, #12]
 8003384:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8003386:	68fb      	ldr	r3, [r7, #12]
 8003388:	681b      	ldr	r3, [r3, #0]
 800338a:	689b      	ldr	r3, [r3, #8]
 800338c:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8003390:	2b00      	cmp	r3, #0
 8003392:	d12b      	bne.n	80033ec <ADC_DMAConvCplt+0x8c>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8003394:	68fb      	ldr	r3, [r7, #12]
 8003396:	7e1b      	ldrb	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8003398:	2b00      	cmp	r3, #0
 800339a:	d127      	bne.n	80033ec <ADC_DMAConvCplt+0x8c>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 800339c:	68fb      	ldr	r3, [r7, #12]
 800339e:	681b      	ldr	r3, [r3, #0]
 80033a0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80033a2:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80033a6:	2b00      	cmp	r3, #0
 80033a8:	d006      	beq.n	80033b8 <ADC_DMAConvCplt+0x58>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 80033aa:	68fb      	ldr	r3, [r7, #12]
 80033ac:	681b      	ldr	r3, [r3, #0]
 80033ae:	689b      	ldr	r3, [r3, #8]
 80033b0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 80033b4:	2b00      	cmp	r3, #0
 80033b6:	d119      	bne.n	80033ec <ADC_DMAConvCplt+0x8c>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 80033b8:	68fb      	ldr	r3, [r7, #12]
 80033ba:	681b      	ldr	r3, [r3, #0]
 80033bc:	685a      	ldr	r2, [r3, #4]
 80033be:	68fb      	ldr	r3, [r7, #12]
 80033c0:	681b      	ldr	r3, [r3, #0]
 80033c2:	f022 0220 	bic.w	r2, r2, #32
 80033c6:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 80033c8:	68fb      	ldr	r3, [r7, #12]
 80033ca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80033cc:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80033d0:	68fb      	ldr	r3, [r7, #12]
 80033d2:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80033d4:	68fb      	ldr	r3, [r7, #12]
 80033d6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80033d8:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80033dc:	2b00      	cmp	r3, #0
 80033de:	d105      	bne.n	80033ec <ADC_DMAConvCplt+0x8c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80033e0:	68fb      	ldr	r3, [r7, #12]
 80033e2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80033e4:	f043 0201 	orr.w	r2, r3, #1
 80033e8:	68fb      	ldr	r3, [r7, #12]
 80033ea:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 80033ec:	68f8      	ldr	r0, [r7, #12]
 80033ee:	f7ff fd61 	bl	8002eb4 <HAL_ADC_ConvCpltCallback>
	{
      /* Call DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 80033f2:	e00e      	b.n	8003412 <ADC_DMAConvCplt+0xb2>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 80033f4:	68fb      	ldr	r3, [r7, #12]
 80033f6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80033f8:	f003 0310 	and.w	r3, r3, #16
 80033fc:	2b00      	cmp	r3, #0
 80033fe:	d003      	beq.n	8003408 <ADC_DMAConvCplt+0xa8>
      HAL_ADC_ErrorCallback(hadc);
 8003400:	68f8      	ldr	r0, [r7, #12]
 8003402:	f7ff fd75 	bl	8002ef0 <HAL_ADC_ErrorCallback>
}
 8003406:	e004      	b.n	8003412 <ADC_DMAConvCplt+0xb2>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8003408:	68fb      	ldr	r3, [r7, #12]
 800340a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800340c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800340e:	6878      	ldr	r0, [r7, #4]
 8003410:	4798      	blx	r3
}
 8003412:	bf00      	nop
 8003414:	3710      	adds	r7, #16
 8003416:	46bd      	mov	sp, r7
 8003418:	bd80      	pop	{r7, pc}

0800341a <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 800341a:	b580      	push	{r7, lr}
 800341c:	b084      	sub	sp, #16
 800341e:	af00      	add	r7, sp, #0
 8003420:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8003422:	687b      	ldr	r3, [r7, #4]
 8003424:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003426:	60fb      	str	r3, [r7, #12]
   /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8003428:	68f8      	ldr	r0, [r7, #12]
 800342a:	f7ff fd4d 	bl	8002ec8 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 800342e:	bf00      	nop
 8003430:	3710      	adds	r7, #16
 8003432:	46bd      	mov	sp, r7
 8003434:	bd80      	pop	{r7, pc}

08003436 <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 8003436:	b580      	push	{r7, lr}
 8003438:	b084      	sub	sp, #16
 800343a:	af00      	add	r7, sp, #0
 800343c:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800343e:	687b      	ldr	r3, [r7, #4]
 8003440:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003442:	60fb      	str	r3, [r7, #12]
  hadc->State= HAL_ADC_STATE_ERROR_DMA;
 8003444:	68fb      	ldr	r3, [r7, #12]
 8003446:	2240      	movs	r2, #64	; 0x40
 8003448:	641a      	str	r2, [r3, #64]	; 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 800344a:	68fb      	ldr	r3, [r7, #12]
 800344c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800344e:	f043 0204 	orr.w	r2, r3, #4
 8003452:	68fb      	ldr	r3, [r7, #12]
 8003454:	645a      	str	r2, [r3, #68]	; 0x44
   /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8003456:	68f8      	ldr	r0, [r7, #12]
 8003458:	f7ff fd4a 	bl	8002ef0 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 800345c:	bf00      	nop
 800345e:	3710      	adds	r7, #16
 8003460:	46bd      	mov	sp, r7
 8003462:	bd80      	pop	{r7, pc}

08003464 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8003464:	b480      	push	{r7}
 8003466:	b083      	sub	sp, #12
 8003468:	af00      	add	r7, sp, #0
 800346a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_InjectedConvCpltCallback could be implemented in the user file
   */
}
 800346c:	bf00      	nop
 800346e:	370c      	adds	r7, #12
 8003470:	46bd      	mov	sp, r7
 8003472:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003476:	4770      	bx	lr

08003478 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003478:	b480      	push	{r7}
 800347a:	b085      	sub	sp, #20
 800347c:	af00      	add	r7, sp, #0
 800347e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	f003 0307 	and.w	r3, r3, #7
 8003486:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003488:	4b0c      	ldr	r3, [pc, #48]	; (80034bc <__NVIC_SetPriorityGrouping+0x44>)
 800348a:	68db      	ldr	r3, [r3, #12]
 800348c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800348e:	68ba      	ldr	r2, [r7, #8]
 8003490:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8003494:	4013      	ands	r3, r2
 8003496:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003498:	68fb      	ldr	r3, [r7, #12]
 800349a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800349c:	68bb      	ldr	r3, [r7, #8]
 800349e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80034a0:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80034a4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80034a8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80034aa:	4a04      	ldr	r2, [pc, #16]	; (80034bc <__NVIC_SetPriorityGrouping+0x44>)
 80034ac:	68bb      	ldr	r3, [r7, #8]
 80034ae:	60d3      	str	r3, [r2, #12]
}
 80034b0:	bf00      	nop
 80034b2:	3714      	adds	r7, #20
 80034b4:	46bd      	mov	sp, r7
 80034b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034ba:	4770      	bx	lr
 80034bc:	e000ed00 	.word	0xe000ed00

080034c0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80034c0:	b480      	push	{r7}
 80034c2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80034c4:	4b04      	ldr	r3, [pc, #16]	; (80034d8 <__NVIC_GetPriorityGrouping+0x18>)
 80034c6:	68db      	ldr	r3, [r3, #12]
 80034c8:	0a1b      	lsrs	r3, r3, #8
 80034ca:	f003 0307 	and.w	r3, r3, #7
}
 80034ce:	4618      	mov	r0, r3
 80034d0:	46bd      	mov	sp, r7
 80034d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034d6:	4770      	bx	lr
 80034d8:	e000ed00 	.word	0xe000ed00

080034dc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80034dc:	b480      	push	{r7}
 80034de:	b083      	sub	sp, #12
 80034e0:	af00      	add	r7, sp, #0
 80034e2:	4603      	mov	r3, r0
 80034e4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80034e6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80034ea:	2b00      	cmp	r3, #0
 80034ec:	db0b      	blt.n	8003506 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80034ee:	79fb      	ldrb	r3, [r7, #7]
 80034f0:	f003 021f 	and.w	r2, r3, #31
 80034f4:	4907      	ldr	r1, [pc, #28]	; (8003514 <__NVIC_EnableIRQ+0x38>)
 80034f6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80034fa:	095b      	lsrs	r3, r3, #5
 80034fc:	2001      	movs	r0, #1
 80034fe:	fa00 f202 	lsl.w	r2, r0, r2
 8003502:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8003506:	bf00      	nop
 8003508:	370c      	adds	r7, #12
 800350a:	46bd      	mov	sp, r7
 800350c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003510:	4770      	bx	lr
 8003512:	bf00      	nop
 8003514:	e000e100 	.word	0xe000e100

08003518 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003518:	b480      	push	{r7}
 800351a:	b083      	sub	sp, #12
 800351c:	af00      	add	r7, sp, #0
 800351e:	4603      	mov	r3, r0
 8003520:	6039      	str	r1, [r7, #0]
 8003522:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003524:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003528:	2b00      	cmp	r3, #0
 800352a:	db0a      	blt.n	8003542 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800352c:	683b      	ldr	r3, [r7, #0]
 800352e:	b2da      	uxtb	r2, r3
 8003530:	490c      	ldr	r1, [pc, #48]	; (8003564 <__NVIC_SetPriority+0x4c>)
 8003532:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003536:	0112      	lsls	r2, r2, #4
 8003538:	b2d2      	uxtb	r2, r2
 800353a:	440b      	add	r3, r1
 800353c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003540:	e00a      	b.n	8003558 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003542:	683b      	ldr	r3, [r7, #0]
 8003544:	b2da      	uxtb	r2, r3
 8003546:	4908      	ldr	r1, [pc, #32]	; (8003568 <__NVIC_SetPriority+0x50>)
 8003548:	79fb      	ldrb	r3, [r7, #7]
 800354a:	f003 030f 	and.w	r3, r3, #15
 800354e:	3b04      	subs	r3, #4
 8003550:	0112      	lsls	r2, r2, #4
 8003552:	b2d2      	uxtb	r2, r2
 8003554:	440b      	add	r3, r1
 8003556:	761a      	strb	r2, [r3, #24]
}
 8003558:	bf00      	nop
 800355a:	370c      	adds	r7, #12
 800355c:	46bd      	mov	sp, r7
 800355e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003562:	4770      	bx	lr
 8003564:	e000e100 	.word	0xe000e100
 8003568:	e000ed00 	.word	0xe000ed00

0800356c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800356c:	b480      	push	{r7}
 800356e:	b089      	sub	sp, #36	; 0x24
 8003570:	af00      	add	r7, sp, #0
 8003572:	60f8      	str	r0, [r7, #12]
 8003574:	60b9      	str	r1, [r7, #8]
 8003576:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003578:	68fb      	ldr	r3, [r7, #12]
 800357a:	f003 0307 	and.w	r3, r3, #7
 800357e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003580:	69fb      	ldr	r3, [r7, #28]
 8003582:	f1c3 0307 	rsb	r3, r3, #7
 8003586:	2b04      	cmp	r3, #4
 8003588:	bf28      	it	cs
 800358a:	2304      	movcs	r3, #4
 800358c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800358e:	69fb      	ldr	r3, [r7, #28]
 8003590:	3304      	adds	r3, #4
 8003592:	2b06      	cmp	r3, #6
 8003594:	d902      	bls.n	800359c <NVIC_EncodePriority+0x30>
 8003596:	69fb      	ldr	r3, [r7, #28]
 8003598:	3b03      	subs	r3, #3
 800359a:	e000      	b.n	800359e <NVIC_EncodePriority+0x32>
 800359c:	2300      	movs	r3, #0
 800359e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80035a0:	f04f 32ff 	mov.w	r2, #4294967295
 80035a4:	69bb      	ldr	r3, [r7, #24]
 80035a6:	fa02 f303 	lsl.w	r3, r2, r3
 80035aa:	43da      	mvns	r2, r3
 80035ac:	68bb      	ldr	r3, [r7, #8]
 80035ae:	401a      	ands	r2, r3
 80035b0:	697b      	ldr	r3, [r7, #20]
 80035b2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80035b4:	f04f 31ff 	mov.w	r1, #4294967295
 80035b8:	697b      	ldr	r3, [r7, #20]
 80035ba:	fa01 f303 	lsl.w	r3, r1, r3
 80035be:	43d9      	mvns	r1, r3
 80035c0:	687b      	ldr	r3, [r7, #4]
 80035c2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80035c4:	4313      	orrs	r3, r2
         );
}
 80035c6:	4618      	mov	r0, r3
 80035c8:	3724      	adds	r7, #36	; 0x24
 80035ca:	46bd      	mov	sp, r7
 80035cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035d0:	4770      	bx	lr
	...

080035d4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80035d4:	b580      	push	{r7, lr}
 80035d6:	b082      	sub	sp, #8
 80035d8:	af00      	add	r7, sp, #0
 80035da:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80035dc:	687b      	ldr	r3, [r7, #4]
 80035de:	3b01      	subs	r3, #1
 80035e0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80035e4:	d301      	bcc.n	80035ea <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80035e6:	2301      	movs	r3, #1
 80035e8:	e00f      	b.n	800360a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80035ea:	4a0a      	ldr	r2, [pc, #40]	; (8003614 <SysTick_Config+0x40>)
 80035ec:	687b      	ldr	r3, [r7, #4]
 80035ee:	3b01      	subs	r3, #1
 80035f0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80035f2:	210f      	movs	r1, #15
 80035f4:	f04f 30ff 	mov.w	r0, #4294967295
 80035f8:	f7ff ff8e 	bl	8003518 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80035fc:	4b05      	ldr	r3, [pc, #20]	; (8003614 <SysTick_Config+0x40>)
 80035fe:	2200      	movs	r2, #0
 8003600:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003602:	4b04      	ldr	r3, [pc, #16]	; (8003614 <SysTick_Config+0x40>)
 8003604:	2207      	movs	r2, #7
 8003606:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003608:	2300      	movs	r3, #0
}
 800360a:	4618      	mov	r0, r3
 800360c:	3708      	adds	r7, #8
 800360e:	46bd      	mov	sp, r7
 8003610:	bd80      	pop	{r7, pc}
 8003612:	bf00      	nop
 8003614:	e000e010 	.word	0xe000e010

08003618 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003618:	b580      	push	{r7, lr}
 800361a:	b082      	sub	sp, #8
 800361c:	af00      	add	r7, sp, #0
 800361e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003620:	6878      	ldr	r0, [r7, #4]
 8003622:	f7ff ff29 	bl	8003478 <__NVIC_SetPriorityGrouping>
}
 8003626:	bf00      	nop
 8003628:	3708      	adds	r7, #8
 800362a:	46bd      	mov	sp, r7
 800362c:	bd80      	pop	{r7, pc}

0800362e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800362e:	b580      	push	{r7, lr}
 8003630:	b086      	sub	sp, #24
 8003632:	af00      	add	r7, sp, #0
 8003634:	4603      	mov	r3, r0
 8003636:	60b9      	str	r1, [r7, #8]
 8003638:	607a      	str	r2, [r7, #4]
 800363a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800363c:	2300      	movs	r3, #0
 800363e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003640:	f7ff ff3e 	bl	80034c0 <__NVIC_GetPriorityGrouping>
 8003644:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003646:	687a      	ldr	r2, [r7, #4]
 8003648:	68b9      	ldr	r1, [r7, #8]
 800364a:	6978      	ldr	r0, [r7, #20]
 800364c:	f7ff ff8e 	bl	800356c <NVIC_EncodePriority>
 8003650:	4602      	mov	r2, r0
 8003652:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003656:	4611      	mov	r1, r2
 8003658:	4618      	mov	r0, r3
 800365a:	f7ff ff5d 	bl	8003518 <__NVIC_SetPriority>
}
 800365e:	bf00      	nop
 8003660:	3718      	adds	r7, #24
 8003662:	46bd      	mov	sp, r7
 8003664:	bd80      	pop	{r7, pc}

08003666 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003666:	b580      	push	{r7, lr}
 8003668:	b082      	sub	sp, #8
 800366a:	af00      	add	r7, sp, #0
 800366c:	4603      	mov	r3, r0
 800366e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003670:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003674:	4618      	mov	r0, r3
 8003676:	f7ff ff31 	bl	80034dc <__NVIC_EnableIRQ>
}
 800367a:	bf00      	nop
 800367c:	3708      	adds	r7, #8
 800367e:	46bd      	mov	sp, r7
 8003680:	bd80      	pop	{r7, pc}

08003682 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003682:	b580      	push	{r7, lr}
 8003684:	b082      	sub	sp, #8
 8003686:	af00      	add	r7, sp, #0
 8003688:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800368a:	6878      	ldr	r0, [r7, #4]
 800368c:	f7ff ffa2 	bl	80035d4 <SysTick_Config>
 8003690:	4603      	mov	r3, r0
}
 8003692:	4618      	mov	r0, r3
 8003694:	3708      	adds	r7, #8
 8003696:	46bd      	mov	sp, r7
 8003698:	bd80      	pop	{r7, pc}
	...

0800369c <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 800369c:	b580      	push	{r7, lr}
 800369e:	b086      	sub	sp, #24
 80036a0:	af00      	add	r7, sp, #0
 80036a2:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80036a4:	2300      	movs	r3, #0
 80036a6:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 80036a8:	f7ff f970 	bl	800298c <HAL_GetTick>
 80036ac:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 80036ae:	687b      	ldr	r3, [r7, #4]
 80036b0:	2b00      	cmp	r3, #0
 80036b2:	d101      	bne.n	80036b8 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 80036b4:	2301      	movs	r3, #1
 80036b6:	e099      	b.n	80037ec <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80036b8:	687b      	ldr	r3, [r7, #4]
 80036ba:	2202      	movs	r2, #2
 80036bc:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	2200      	movs	r2, #0
 80036c4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	681b      	ldr	r3, [r3, #0]
 80036cc:	681a      	ldr	r2, [r3, #0]
 80036ce:	687b      	ldr	r3, [r7, #4]
 80036d0:	681b      	ldr	r3, [r3, #0]
 80036d2:	f022 0201 	bic.w	r2, r2, #1
 80036d6:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80036d8:	e00f      	b.n	80036fa <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80036da:	f7ff f957 	bl	800298c <HAL_GetTick>
 80036de:	4602      	mov	r2, r0
 80036e0:	693b      	ldr	r3, [r7, #16]
 80036e2:	1ad3      	subs	r3, r2, r3
 80036e4:	2b05      	cmp	r3, #5
 80036e6:	d908      	bls.n	80036fa <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80036e8:	687b      	ldr	r3, [r7, #4]
 80036ea:	2220      	movs	r2, #32
 80036ec:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 80036ee:	687b      	ldr	r3, [r7, #4]
 80036f0:	2203      	movs	r2, #3
 80036f2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 80036f6:	2303      	movs	r3, #3
 80036f8:	e078      	b.n	80037ec <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80036fa:	687b      	ldr	r3, [r7, #4]
 80036fc:	681b      	ldr	r3, [r3, #0]
 80036fe:	681b      	ldr	r3, [r3, #0]
 8003700:	f003 0301 	and.w	r3, r3, #1
 8003704:	2b00      	cmp	r3, #0
 8003706:	d1e8      	bne.n	80036da <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8003708:	687b      	ldr	r3, [r7, #4]
 800370a:	681b      	ldr	r3, [r3, #0]
 800370c:	681b      	ldr	r3, [r3, #0]
 800370e:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8003710:	697a      	ldr	r2, [r7, #20]
 8003712:	4b38      	ldr	r3, [pc, #224]	; (80037f4 <HAL_DMA_Init+0x158>)
 8003714:	4013      	ands	r3, r2
 8003716:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003718:	687b      	ldr	r3, [r7, #4]
 800371a:	685a      	ldr	r2, [r3, #4]
 800371c:	687b      	ldr	r3, [r7, #4]
 800371e:	689b      	ldr	r3, [r3, #8]
 8003720:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003722:	687b      	ldr	r3, [r7, #4]
 8003724:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003726:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003728:	687b      	ldr	r3, [r7, #4]
 800372a:	691b      	ldr	r3, [r3, #16]
 800372c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800372e:	687b      	ldr	r3, [r7, #4]
 8003730:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003732:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003734:	687b      	ldr	r3, [r7, #4]
 8003736:	699b      	ldr	r3, [r3, #24]
 8003738:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800373a:	687b      	ldr	r3, [r7, #4]
 800373c:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800373e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	6a1b      	ldr	r3, [r3, #32]
 8003744:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003746:	697a      	ldr	r2, [r7, #20]
 8003748:	4313      	orrs	r3, r2
 800374a:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800374c:	687b      	ldr	r3, [r7, #4]
 800374e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003750:	2b04      	cmp	r3, #4
 8003752:	d107      	bne.n	8003764 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8003754:	687b      	ldr	r3, [r7, #4]
 8003756:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800375c:	4313      	orrs	r3, r2
 800375e:	697a      	ldr	r2, [r7, #20]
 8003760:	4313      	orrs	r3, r2
 8003762:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	681b      	ldr	r3, [r3, #0]
 8003768:	697a      	ldr	r2, [r7, #20]
 800376a:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 800376c:	687b      	ldr	r3, [r7, #4]
 800376e:	681b      	ldr	r3, [r3, #0]
 8003770:	695b      	ldr	r3, [r3, #20]
 8003772:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8003774:	697b      	ldr	r3, [r7, #20]
 8003776:	f023 0307 	bic.w	r3, r3, #7
 800377a:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 800377c:	687b      	ldr	r3, [r7, #4]
 800377e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003780:	697a      	ldr	r2, [r7, #20]
 8003782:	4313      	orrs	r3, r2
 8003784:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003786:	687b      	ldr	r3, [r7, #4]
 8003788:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800378a:	2b04      	cmp	r3, #4
 800378c:	d117      	bne.n	80037be <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 800378e:	687b      	ldr	r3, [r7, #4]
 8003790:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003792:	697a      	ldr	r2, [r7, #20]
 8003794:	4313      	orrs	r3, r2
 8003796:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8003798:	687b      	ldr	r3, [r7, #4]
 800379a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800379c:	2b00      	cmp	r3, #0
 800379e:	d00e      	beq.n	80037be <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 80037a0:	6878      	ldr	r0, [r7, #4]
 80037a2:	f000 fb01 	bl	8003da8 <DMA_CheckFifoParam>
 80037a6:	4603      	mov	r3, r0
 80037a8:	2b00      	cmp	r3, #0
 80037aa:	d008      	beq.n	80037be <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	2240      	movs	r2, #64	; 0x40
 80037b0:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	2201      	movs	r2, #1
 80037b6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 80037ba:	2301      	movs	r3, #1
 80037bc:	e016      	b.n	80037ec <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 80037be:	687b      	ldr	r3, [r7, #4]
 80037c0:	681b      	ldr	r3, [r3, #0]
 80037c2:	697a      	ldr	r2, [r7, #20]
 80037c4:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80037c6:	6878      	ldr	r0, [r7, #4]
 80037c8:	f000 fab8 	bl	8003d3c <DMA_CalcBaseAndBitshift>
 80037cc:	4603      	mov	r3, r0
 80037ce:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 80037d0:	687b      	ldr	r3, [r7, #4]
 80037d2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80037d4:	223f      	movs	r2, #63	; 0x3f
 80037d6:	409a      	lsls	r2, r3
 80037d8:	68fb      	ldr	r3, [r7, #12]
 80037da:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80037dc:	687b      	ldr	r3, [r7, #4]
 80037de:	2200      	movs	r2, #0
 80037e0:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80037e2:	687b      	ldr	r3, [r7, #4]
 80037e4:	2201      	movs	r2, #1
 80037e6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 80037ea:	2300      	movs	r3, #0
}
 80037ec:	4618      	mov	r0, r3
 80037ee:	3718      	adds	r7, #24
 80037f0:	46bd      	mov	sp, r7
 80037f2:	bd80      	pop	{r7, pc}
 80037f4:	f010803f 	.word	0xf010803f

080037f8 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80037f8:	b580      	push	{r7, lr}
 80037fa:	b086      	sub	sp, #24
 80037fc:	af00      	add	r7, sp, #0
 80037fe:	60f8      	str	r0, [r7, #12]
 8003800:	60b9      	str	r1, [r7, #8]
 8003802:	607a      	str	r2, [r7, #4]
 8003804:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003806:	2300      	movs	r3, #0
 8003808:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800380a:	68fb      	ldr	r3, [r7, #12]
 800380c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800380e:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8003810:	68fb      	ldr	r3, [r7, #12]
 8003812:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8003816:	2b01      	cmp	r3, #1
 8003818:	d101      	bne.n	800381e <HAL_DMA_Start_IT+0x26>
 800381a:	2302      	movs	r3, #2
 800381c:	e040      	b.n	80038a0 <HAL_DMA_Start_IT+0xa8>
 800381e:	68fb      	ldr	r3, [r7, #12]
 8003820:	2201      	movs	r2, #1
 8003822:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8003826:	68fb      	ldr	r3, [r7, #12]
 8003828:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800382c:	b2db      	uxtb	r3, r3
 800382e:	2b01      	cmp	r3, #1
 8003830:	d12f      	bne.n	8003892 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8003832:	68fb      	ldr	r3, [r7, #12]
 8003834:	2202      	movs	r2, #2
 8003836:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800383a:	68fb      	ldr	r3, [r7, #12]
 800383c:	2200      	movs	r2, #0
 800383e:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8003840:	683b      	ldr	r3, [r7, #0]
 8003842:	687a      	ldr	r2, [r7, #4]
 8003844:	68b9      	ldr	r1, [r7, #8]
 8003846:	68f8      	ldr	r0, [r7, #12]
 8003848:	f000 fa4a 	bl	8003ce0 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 800384c:	68fb      	ldr	r3, [r7, #12]
 800384e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003850:	223f      	movs	r2, #63	; 0x3f
 8003852:	409a      	lsls	r2, r3
 8003854:	693b      	ldr	r3, [r7, #16]
 8003856:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8003858:	68fb      	ldr	r3, [r7, #12]
 800385a:	681b      	ldr	r3, [r3, #0]
 800385c:	681a      	ldr	r2, [r3, #0]
 800385e:	68fb      	ldr	r3, [r7, #12]
 8003860:	681b      	ldr	r3, [r3, #0]
 8003862:	f042 0216 	orr.w	r2, r2, #22
 8003866:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8003868:	68fb      	ldr	r3, [r7, #12]
 800386a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800386c:	2b00      	cmp	r3, #0
 800386e:	d007      	beq.n	8003880 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8003870:	68fb      	ldr	r3, [r7, #12]
 8003872:	681b      	ldr	r3, [r3, #0]
 8003874:	681a      	ldr	r2, [r3, #0]
 8003876:	68fb      	ldr	r3, [r7, #12]
 8003878:	681b      	ldr	r3, [r3, #0]
 800387a:	f042 0208 	orr.w	r2, r2, #8
 800387e:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8003880:	68fb      	ldr	r3, [r7, #12]
 8003882:	681b      	ldr	r3, [r3, #0]
 8003884:	681a      	ldr	r2, [r3, #0]
 8003886:	68fb      	ldr	r3, [r7, #12]
 8003888:	681b      	ldr	r3, [r3, #0]
 800388a:	f042 0201 	orr.w	r2, r2, #1
 800388e:	601a      	str	r2, [r3, #0]
 8003890:	e005      	b.n	800389e <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8003892:	68fb      	ldr	r3, [r7, #12]
 8003894:	2200      	movs	r2, #0
 8003896:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 800389a:	2302      	movs	r3, #2
 800389c:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 800389e:	7dfb      	ldrb	r3, [r7, #23]
}
 80038a0:	4618      	mov	r0, r3
 80038a2:	3718      	adds	r7, #24
 80038a4:	46bd      	mov	sp, r7
 80038a6:	bd80      	pop	{r7, pc}

080038a8 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80038a8:	b580      	push	{r7, lr}
 80038aa:	b084      	sub	sp, #16
 80038ac:	af00      	add	r7, sp, #0
 80038ae:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80038b0:	687b      	ldr	r3, [r7, #4]
 80038b2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80038b4:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 80038b6:	f7ff f869 	bl	800298c <HAL_GetTick>
 80038ba:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80038bc:	687b      	ldr	r3, [r7, #4]
 80038be:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80038c2:	b2db      	uxtb	r3, r3
 80038c4:	2b02      	cmp	r3, #2
 80038c6:	d008      	beq.n	80038da <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80038c8:	687b      	ldr	r3, [r7, #4]
 80038ca:	2280      	movs	r2, #128	; 0x80
 80038cc:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80038ce:	687b      	ldr	r3, [r7, #4]
 80038d0:	2200      	movs	r2, #0
 80038d2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 80038d6:	2301      	movs	r3, #1
 80038d8:	e052      	b.n	8003980 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80038da:	687b      	ldr	r3, [r7, #4]
 80038dc:	681b      	ldr	r3, [r3, #0]
 80038de:	681a      	ldr	r2, [r3, #0]
 80038e0:	687b      	ldr	r3, [r7, #4]
 80038e2:	681b      	ldr	r3, [r3, #0]
 80038e4:	f022 0216 	bic.w	r2, r2, #22
 80038e8:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 80038ea:	687b      	ldr	r3, [r7, #4]
 80038ec:	681b      	ldr	r3, [r3, #0]
 80038ee:	695a      	ldr	r2, [r3, #20]
 80038f0:	687b      	ldr	r3, [r7, #4]
 80038f2:	681b      	ldr	r3, [r3, #0]
 80038f4:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80038f8:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80038fa:	687b      	ldr	r3, [r7, #4]
 80038fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80038fe:	2b00      	cmp	r3, #0
 8003900:	d103      	bne.n	800390a <HAL_DMA_Abort+0x62>
 8003902:	687b      	ldr	r3, [r7, #4]
 8003904:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003906:	2b00      	cmp	r3, #0
 8003908:	d007      	beq.n	800391a <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 800390a:	687b      	ldr	r3, [r7, #4]
 800390c:	681b      	ldr	r3, [r3, #0]
 800390e:	681a      	ldr	r2, [r3, #0]
 8003910:	687b      	ldr	r3, [r7, #4]
 8003912:	681b      	ldr	r3, [r3, #0]
 8003914:	f022 0208 	bic.w	r2, r2, #8
 8003918:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800391a:	687b      	ldr	r3, [r7, #4]
 800391c:	681b      	ldr	r3, [r3, #0]
 800391e:	681a      	ldr	r2, [r3, #0]
 8003920:	687b      	ldr	r3, [r7, #4]
 8003922:	681b      	ldr	r3, [r3, #0]
 8003924:	f022 0201 	bic.w	r2, r2, #1
 8003928:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800392a:	e013      	b.n	8003954 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800392c:	f7ff f82e 	bl	800298c <HAL_GetTick>
 8003930:	4602      	mov	r2, r0
 8003932:	68bb      	ldr	r3, [r7, #8]
 8003934:	1ad3      	subs	r3, r2, r3
 8003936:	2b05      	cmp	r3, #5
 8003938:	d90c      	bls.n	8003954 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800393a:	687b      	ldr	r3, [r7, #4]
 800393c:	2220      	movs	r2, #32
 800393e:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8003940:	687b      	ldr	r3, [r7, #4]
 8003942:	2203      	movs	r2, #3
 8003944:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8003948:	687b      	ldr	r3, [r7, #4]
 800394a:	2200      	movs	r2, #0
 800394c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 8003950:	2303      	movs	r3, #3
 8003952:	e015      	b.n	8003980 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003954:	687b      	ldr	r3, [r7, #4]
 8003956:	681b      	ldr	r3, [r3, #0]
 8003958:	681b      	ldr	r3, [r3, #0]
 800395a:	f003 0301 	and.w	r3, r3, #1
 800395e:	2b00      	cmp	r3, #0
 8003960:	d1e4      	bne.n	800392c <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003962:	687b      	ldr	r3, [r7, #4]
 8003964:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003966:	223f      	movs	r2, #63	; 0x3f
 8003968:	409a      	lsls	r2, r3
 800396a:	68fb      	ldr	r3, [r7, #12]
 800396c:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 800396e:	687b      	ldr	r3, [r7, #4]
 8003970:	2201      	movs	r2, #1
 8003972:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003976:	687b      	ldr	r3, [r7, #4]
 8003978:	2200      	movs	r2, #0
 800397a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 800397e:	2300      	movs	r3, #0
}
 8003980:	4618      	mov	r0, r3
 8003982:	3710      	adds	r7, #16
 8003984:	46bd      	mov	sp, r7
 8003986:	bd80      	pop	{r7, pc}

08003988 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8003988:	b480      	push	{r7}
 800398a:	b083      	sub	sp, #12
 800398c:	af00      	add	r7, sp, #0
 800398e:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003990:	687b      	ldr	r3, [r7, #4]
 8003992:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003996:	b2db      	uxtb	r3, r3
 8003998:	2b02      	cmp	r3, #2
 800399a:	d004      	beq.n	80039a6 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800399c:	687b      	ldr	r3, [r7, #4]
 800399e:	2280      	movs	r2, #128	; 0x80
 80039a0:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 80039a2:	2301      	movs	r3, #1
 80039a4:	e00c      	b.n	80039c0 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 80039a6:	687b      	ldr	r3, [r7, #4]
 80039a8:	2205      	movs	r2, #5
 80039aa:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80039ae:	687b      	ldr	r3, [r7, #4]
 80039b0:	681b      	ldr	r3, [r3, #0]
 80039b2:	681a      	ldr	r2, [r3, #0]
 80039b4:	687b      	ldr	r3, [r7, #4]
 80039b6:	681b      	ldr	r3, [r3, #0]
 80039b8:	f022 0201 	bic.w	r2, r2, #1
 80039bc:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 80039be:	2300      	movs	r3, #0
}
 80039c0:	4618      	mov	r0, r3
 80039c2:	370c      	adds	r7, #12
 80039c4:	46bd      	mov	sp, r7
 80039c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039ca:	4770      	bx	lr

080039cc <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80039cc:	b580      	push	{r7, lr}
 80039ce:	b086      	sub	sp, #24
 80039d0:	af00      	add	r7, sp, #0
 80039d2:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 80039d4:	2300      	movs	r3, #0
 80039d6:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 80039d8:	4b8e      	ldr	r3, [pc, #568]	; (8003c14 <HAL_DMA_IRQHandler+0x248>)
 80039da:	681b      	ldr	r3, [r3, #0]
 80039dc:	4a8e      	ldr	r2, [pc, #568]	; (8003c18 <HAL_DMA_IRQHandler+0x24c>)
 80039de:	fba2 2303 	umull	r2, r3, r2, r3
 80039e2:	0a9b      	lsrs	r3, r3, #10
 80039e4:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80039e6:	687b      	ldr	r3, [r7, #4]
 80039e8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80039ea:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 80039ec:	693b      	ldr	r3, [r7, #16]
 80039ee:	681b      	ldr	r3, [r3, #0]
 80039f0:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 80039f2:	687b      	ldr	r3, [r7, #4]
 80039f4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80039f6:	2208      	movs	r2, #8
 80039f8:	409a      	lsls	r2, r3
 80039fa:	68fb      	ldr	r3, [r7, #12]
 80039fc:	4013      	ands	r3, r2
 80039fe:	2b00      	cmp	r3, #0
 8003a00:	d01a      	beq.n	8003a38 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8003a02:	687b      	ldr	r3, [r7, #4]
 8003a04:	681b      	ldr	r3, [r3, #0]
 8003a06:	681b      	ldr	r3, [r3, #0]
 8003a08:	f003 0304 	and.w	r3, r3, #4
 8003a0c:	2b00      	cmp	r3, #0
 8003a0e:	d013      	beq.n	8003a38 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8003a10:	687b      	ldr	r3, [r7, #4]
 8003a12:	681b      	ldr	r3, [r3, #0]
 8003a14:	681a      	ldr	r2, [r3, #0]
 8003a16:	687b      	ldr	r3, [r7, #4]
 8003a18:	681b      	ldr	r3, [r3, #0]
 8003a1a:	f022 0204 	bic.w	r2, r2, #4
 8003a1e:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8003a20:	687b      	ldr	r3, [r7, #4]
 8003a22:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003a24:	2208      	movs	r2, #8
 8003a26:	409a      	lsls	r2, r3
 8003a28:	693b      	ldr	r3, [r7, #16]
 8003a2a:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8003a2c:	687b      	ldr	r3, [r7, #4]
 8003a2e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003a30:	f043 0201 	orr.w	r2, r3, #1
 8003a34:	687b      	ldr	r3, [r7, #4]
 8003a36:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8003a38:	687b      	ldr	r3, [r7, #4]
 8003a3a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003a3c:	2201      	movs	r2, #1
 8003a3e:	409a      	lsls	r2, r3
 8003a40:	68fb      	ldr	r3, [r7, #12]
 8003a42:	4013      	ands	r3, r2
 8003a44:	2b00      	cmp	r3, #0
 8003a46:	d012      	beq.n	8003a6e <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8003a48:	687b      	ldr	r3, [r7, #4]
 8003a4a:	681b      	ldr	r3, [r3, #0]
 8003a4c:	695b      	ldr	r3, [r3, #20]
 8003a4e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003a52:	2b00      	cmp	r3, #0
 8003a54:	d00b      	beq.n	8003a6e <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8003a56:	687b      	ldr	r3, [r7, #4]
 8003a58:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003a5a:	2201      	movs	r2, #1
 8003a5c:	409a      	lsls	r2, r3
 8003a5e:	693b      	ldr	r3, [r7, #16]
 8003a60:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8003a62:	687b      	ldr	r3, [r7, #4]
 8003a64:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003a66:	f043 0202 	orr.w	r2, r3, #2
 8003a6a:	687b      	ldr	r3, [r7, #4]
 8003a6c:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8003a6e:	687b      	ldr	r3, [r7, #4]
 8003a70:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003a72:	2204      	movs	r2, #4
 8003a74:	409a      	lsls	r2, r3
 8003a76:	68fb      	ldr	r3, [r7, #12]
 8003a78:	4013      	ands	r3, r2
 8003a7a:	2b00      	cmp	r3, #0
 8003a7c:	d012      	beq.n	8003aa4 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8003a7e:	687b      	ldr	r3, [r7, #4]
 8003a80:	681b      	ldr	r3, [r3, #0]
 8003a82:	681b      	ldr	r3, [r3, #0]
 8003a84:	f003 0302 	and.w	r3, r3, #2
 8003a88:	2b00      	cmp	r3, #0
 8003a8a:	d00b      	beq.n	8003aa4 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8003a8c:	687b      	ldr	r3, [r7, #4]
 8003a8e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003a90:	2204      	movs	r2, #4
 8003a92:	409a      	lsls	r2, r3
 8003a94:	693b      	ldr	r3, [r7, #16]
 8003a96:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8003a98:	687b      	ldr	r3, [r7, #4]
 8003a9a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003a9c:	f043 0204 	orr.w	r2, r3, #4
 8003aa0:	687b      	ldr	r3, [r7, #4]
 8003aa2:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8003aa4:	687b      	ldr	r3, [r7, #4]
 8003aa6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003aa8:	2210      	movs	r2, #16
 8003aaa:	409a      	lsls	r2, r3
 8003aac:	68fb      	ldr	r3, [r7, #12]
 8003aae:	4013      	ands	r3, r2
 8003ab0:	2b00      	cmp	r3, #0
 8003ab2:	d043      	beq.n	8003b3c <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8003ab4:	687b      	ldr	r3, [r7, #4]
 8003ab6:	681b      	ldr	r3, [r3, #0]
 8003ab8:	681b      	ldr	r3, [r3, #0]
 8003aba:	f003 0308 	and.w	r3, r3, #8
 8003abe:	2b00      	cmp	r3, #0
 8003ac0:	d03c      	beq.n	8003b3c <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8003ac2:	687b      	ldr	r3, [r7, #4]
 8003ac4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003ac6:	2210      	movs	r2, #16
 8003ac8:	409a      	lsls	r2, r3
 8003aca:	693b      	ldr	r3, [r7, #16]
 8003acc:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8003ace:	687b      	ldr	r3, [r7, #4]
 8003ad0:	681b      	ldr	r3, [r3, #0]
 8003ad2:	681b      	ldr	r3, [r3, #0]
 8003ad4:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003ad8:	2b00      	cmp	r3, #0
 8003ada:	d018      	beq.n	8003b0e <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8003adc:	687b      	ldr	r3, [r7, #4]
 8003ade:	681b      	ldr	r3, [r3, #0]
 8003ae0:	681b      	ldr	r3, [r3, #0]
 8003ae2:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003ae6:	2b00      	cmp	r3, #0
 8003ae8:	d108      	bne.n	8003afc <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8003aea:	687b      	ldr	r3, [r7, #4]
 8003aec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003aee:	2b00      	cmp	r3, #0
 8003af0:	d024      	beq.n	8003b3c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8003af2:	687b      	ldr	r3, [r7, #4]
 8003af4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003af6:	6878      	ldr	r0, [r7, #4]
 8003af8:	4798      	blx	r3
 8003afa:	e01f      	b.n	8003b3c <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8003afc:	687b      	ldr	r3, [r7, #4]
 8003afe:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003b00:	2b00      	cmp	r3, #0
 8003b02:	d01b      	beq.n	8003b3c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8003b04:	687b      	ldr	r3, [r7, #4]
 8003b06:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003b08:	6878      	ldr	r0, [r7, #4]
 8003b0a:	4798      	blx	r3
 8003b0c:	e016      	b.n	8003b3c <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8003b0e:	687b      	ldr	r3, [r7, #4]
 8003b10:	681b      	ldr	r3, [r3, #0]
 8003b12:	681b      	ldr	r3, [r3, #0]
 8003b14:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003b18:	2b00      	cmp	r3, #0
 8003b1a:	d107      	bne.n	8003b2c <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003b1c:	687b      	ldr	r3, [r7, #4]
 8003b1e:	681b      	ldr	r3, [r3, #0]
 8003b20:	681a      	ldr	r2, [r3, #0]
 8003b22:	687b      	ldr	r3, [r7, #4]
 8003b24:	681b      	ldr	r3, [r3, #0]
 8003b26:	f022 0208 	bic.w	r2, r2, #8
 8003b2a:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8003b2c:	687b      	ldr	r3, [r7, #4]
 8003b2e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b30:	2b00      	cmp	r3, #0
 8003b32:	d003      	beq.n	8003b3c <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8003b34:	687b      	ldr	r3, [r7, #4]
 8003b36:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b38:	6878      	ldr	r0, [r7, #4]
 8003b3a:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8003b3c:	687b      	ldr	r3, [r7, #4]
 8003b3e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003b40:	2220      	movs	r2, #32
 8003b42:	409a      	lsls	r2, r3
 8003b44:	68fb      	ldr	r3, [r7, #12]
 8003b46:	4013      	ands	r3, r2
 8003b48:	2b00      	cmp	r3, #0
 8003b4a:	f000 808f 	beq.w	8003c6c <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8003b4e:	687b      	ldr	r3, [r7, #4]
 8003b50:	681b      	ldr	r3, [r3, #0]
 8003b52:	681b      	ldr	r3, [r3, #0]
 8003b54:	f003 0310 	and.w	r3, r3, #16
 8003b58:	2b00      	cmp	r3, #0
 8003b5a:	f000 8087 	beq.w	8003c6c <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8003b5e:	687b      	ldr	r3, [r7, #4]
 8003b60:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003b62:	2220      	movs	r2, #32
 8003b64:	409a      	lsls	r2, r3
 8003b66:	693b      	ldr	r3, [r7, #16]
 8003b68:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8003b6a:	687b      	ldr	r3, [r7, #4]
 8003b6c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003b70:	b2db      	uxtb	r3, r3
 8003b72:	2b05      	cmp	r3, #5
 8003b74:	d136      	bne.n	8003be4 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8003b76:	687b      	ldr	r3, [r7, #4]
 8003b78:	681b      	ldr	r3, [r3, #0]
 8003b7a:	681a      	ldr	r2, [r3, #0]
 8003b7c:	687b      	ldr	r3, [r7, #4]
 8003b7e:	681b      	ldr	r3, [r3, #0]
 8003b80:	f022 0216 	bic.w	r2, r2, #22
 8003b84:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8003b86:	687b      	ldr	r3, [r7, #4]
 8003b88:	681b      	ldr	r3, [r3, #0]
 8003b8a:	695a      	ldr	r2, [r3, #20]
 8003b8c:	687b      	ldr	r3, [r7, #4]
 8003b8e:	681b      	ldr	r3, [r3, #0]
 8003b90:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003b94:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8003b96:	687b      	ldr	r3, [r7, #4]
 8003b98:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b9a:	2b00      	cmp	r3, #0
 8003b9c:	d103      	bne.n	8003ba6 <HAL_DMA_IRQHandler+0x1da>
 8003b9e:	687b      	ldr	r3, [r7, #4]
 8003ba0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003ba2:	2b00      	cmp	r3, #0
 8003ba4:	d007      	beq.n	8003bb6 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003ba6:	687b      	ldr	r3, [r7, #4]
 8003ba8:	681b      	ldr	r3, [r3, #0]
 8003baa:	681a      	ldr	r2, [r3, #0]
 8003bac:	687b      	ldr	r3, [r7, #4]
 8003bae:	681b      	ldr	r3, [r3, #0]
 8003bb0:	f022 0208 	bic.w	r2, r2, #8
 8003bb4:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003bb6:	687b      	ldr	r3, [r7, #4]
 8003bb8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003bba:	223f      	movs	r2, #63	; 0x3f
 8003bbc:	409a      	lsls	r2, r3
 8003bbe:	693b      	ldr	r3, [r7, #16]
 8003bc0:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8003bc2:	687b      	ldr	r3, [r7, #4]
 8003bc4:	2201      	movs	r2, #1
 8003bc6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8003bca:	687b      	ldr	r3, [r7, #4]
 8003bcc:	2200      	movs	r2, #0
 8003bce:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 8003bd2:	687b      	ldr	r3, [r7, #4]
 8003bd4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003bd6:	2b00      	cmp	r3, #0
 8003bd8:	d07e      	beq.n	8003cd8 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8003bda:	687b      	ldr	r3, [r7, #4]
 8003bdc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003bde:	6878      	ldr	r0, [r7, #4]
 8003be0:	4798      	blx	r3
        }
        return;
 8003be2:	e079      	b.n	8003cd8 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8003be4:	687b      	ldr	r3, [r7, #4]
 8003be6:	681b      	ldr	r3, [r3, #0]
 8003be8:	681b      	ldr	r3, [r3, #0]
 8003bea:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003bee:	2b00      	cmp	r3, #0
 8003bf0:	d01d      	beq.n	8003c2e <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8003bf2:	687b      	ldr	r3, [r7, #4]
 8003bf4:	681b      	ldr	r3, [r3, #0]
 8003bf6:	681b      	ldr	r3, [r3, #0]
 8003bf8:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003bfc:	2b00      	cmp	r3, #0
 8003bfe:	d10d      	bne.n	8003c1c <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003c04:	2b00      	cmp	r3, #0
 8003c06:	d031      	beq.n	8003c6c <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8003c08:	687b      	ldr	r3, [r7, #4]
 8003c0a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003c0c:	6878      	ldr	r0, [r7, #4]
 8003c0e:	4798      	blx	r3
 8003c10:	e02c      	b.n	8003c6c <HAL_DMA_IRQHandler+0x2a0>
 8003c12:	bf00      	nop
 8003c14:	200000f0 	.word	0x200000f0
 8003c18:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8003c1c:	687b      	ldr	r3, [r7, #4]
 8003c1e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003c20:	2b00      	cmp	r3, #0
 8003c22:	d023      	beq.n	8003c6c <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8003c24:	687b      	ldr	r3, [r7, #4]
 8003c26:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003c28:	6878      	ldr	r0, [r7, #4]
 8003c2a:	4798      	blx	r3
 8003c2c:	e01e      	b.n	8003c6c <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8003c2e:	687b      	ldr	r3, [r7, #4]
 8003c30:	681b      	ldr	r3, [r3, #0]
 8003c32:	681b      	ldr	r3, [r3, #0]
 8003c34:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003c38:	2b00      	cmp	r3, #0
 8003c3a:	d10f      	bne.n	8003c5c <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8003c3c:	687b      	ldr	r3, [r7, #4]
 8003c3e:	681b      	ldr	r3, [r3, #0]
 8003c40:	681a      	ldr	r2, [r3, #0]
 8003c42:	687b      	ldr	r3, [r7, #4]
 8003c44:	681b      	ldr	r3, [r3, #0]
 8003c46:	f022 0210 	bic.w	r2, r2, #16
 8003c4a:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8003c4c:	687b      	ldr	r3, [r7, #4]
 8003c4e:	2201      	movs	r2, #1
 8003c50:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8003c54:	687b      	ldr	r3, [r7, #4]
 8003c56:	2200      	movs	r2, #0
 8003c58:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8003c5c:	687b      	ldr	r3, [r7, #4]
 8003c5e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003c60:	2b00      	cmp	r3, #0
 8003c62:	d003      	beq.n	8003c6c <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8003c64:	687b      	ldr	r3, [r7, #4]
 8003c66:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003c68:	6878      	ldr	r0, [r7, #4]
 8003c6a:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8003c6c:	687b      	ldr	r3, [r7, #4]
 8003c6e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003c70:	2b00      	cmp	r3, #0
 8003c72:	d032      	beq.n	8003cda <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8003c74:	687b      	ldr	r3, [r7, #4]
 8003c76:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003c78:	f003 0301 	and.w	r3, r3, #1
 8003c7c:	2b00      	cmp	r3, #0
 8003c7e:	d022      	beq.n	8003cc6 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8003c80:	687b      	ldr	r3, [r7, #4]
 8003c82:	2205      	movs	r2, #5
 8003c84:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8003c88:	687b      	ldr	r3, [r7, #4]
 8003c8a:	681b      	ldr	r3, [r3, #0]
 8003c8c:	681a      	ldr	r2, [r3, #0]
 8003c8e:	687b      	ldr	r3, [r7, #4]
 8003c90:	681b      	ldr	r3, [r3, #0]
 8003c92:	f022 0201 	bic.w	r2, r2, #1
 8003c96:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8003c98:	68bb      	ldr	r3, [r7, #8]
 8003c9a:	3301      	adds	r3, #1
 8003c9c:	60bb      	str	r3, [r7, #8]
 8003c9e:	697a      	ldr	r2, [r7, #20]
 8003ca0:	429a      	cmp	r2, r3
 8003ca2:	d307      	bcc.n	8003cb4 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8003ca4:	687b      	ldr	r3, [r7, #4]
 8003ca6:	681b      	ldr	r3, [r3, #0]
 8003ca8:	681b      	ldr	r3, [r3, #0]
 8003caa:	f003 0301 	and.w	r3, r3, #1
 8003cae:	2b00      	cmp	r3, #0
 8003cb0:	d1f2      	bne.n	8003c98 <HAL_DMA_IRQHandler+0x2cc>
 8003cb2:	e000      	b.n	8003cb6 <HAL_DMA_IRQHandler+0x2ea>
          break;
 8003cb4:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8003cb6:	687b      	ldr	r3, [r7, #4]
 8003cb8:	2201      	movs	r2, #1
 8003cba:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8003cbe:	687b      	ldr	r3, [r7, #4]
 8003cc0:	2200      	movs	r2, #0
 8003cc2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8003cc6:	687b      	ldr	r3, [r7, #4]
 8003cc8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003cca:	2b00      	cmp	r3, #0
 8003ccc:	d005      	beq.n	8003cda <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8003cce:	687b      	ldr	r3, [r7, #4]
 8003cd0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003cd2:	6878      	ldr	r0, [r7, #4]
 8003cd4:	4798      	blx	r3
 8003cd6:	e000      	b.n	8003cda <HAL_DMA_IRQHandler+0x30e>
        return;
 8003cd8:	bf00      	nop
    }
  }
}
 8003cda:	3718      	adds	r7, #24
 8003cdc:	46bd      	mov	sp, r7
 8003cde:	bd80      	pop	{r7, pc}

08003ce0 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003ce0:	b480      	push	{r7}
 8003ce2:	b085      	sub	sp, #20
 8003ce4:	af00      	add	r7, sp, #0
 8003ce6:	60f8      	str	r0, [r7, #12]
 8003ce8:	60b9      	str	r1, [r7, #8]
 8003cea:	607a      	str	r2, [r7, #4]
 8003cec:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8003cee:	68fb      	ldr	r3, [r7, #12]
 8003cf0:	681b      	ldr	r3, [r3, #0]
 8003cf2:	681a      	ldr	r2, [r3, #0]
 8003cf4:	68fb      	ldr	r3, [r7, #12]
 8003cf6:	681b      	ldr	r3, [r3, #0]
 8003cf8:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8003cfc:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8003cfe:	68fb      	ldr	r3, [r7, #12]
 8003d00:	681b      	ldr	r3, [r3, #0]
 8003d02:	683a      	ldr	r2, [r7, #0]
 8003d04:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8003d06:	68fb      	ldr	r3, [r7, #12]
 8003d08:	689b      	ldr	r3, [r3, #8]
 8003d0a:	2b40      	cmp	r3, #64	; 0x40
 8003d0c:	d108      	bne.n	8003d20 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8003d0e:	68fb      	ldr	r3, [r7, #12]
 8003d10:	681b      	ldr	r3, [r3, #0]
 8003d12:	687a      	ldr	r2, [r7, #4]
 8003d14:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8003d16:	68fb      	ldr	r3, [r7, #12]
 8003d18:	681b      	ldr	r3, [r3, #0]
 8003d1a:	68ba      	ldr	r2, [r7, #8]
 8003d1c:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8003d1e:	e007      	b.n	8003d30 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8003d20:	68fb      	ldr	r3, [r7, #12]
 8003d22:	681b      	ldr	r3, [r3, #0]
 8003d24:	68ba      	ldr	r2, [r7, #8]
 8003d26:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8003d28:	68fb      	ldr	r3, [r7, #12]
 8003d2a:	681b      	ldr	r3, [r3, #0]
 8003d2c:	687a      	ldr	r2, [r7, #4]
 8003d2e:	60da      	str	r2, [r3, #12]
}
 8003d30:	bf00      	nop
 8003d32:	3714      	adds	r7, #20
 8003d34:	46bd      	mov	sp, r7
 8003d36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d3a:	4770      	bx	lr

08003d3c <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8003d3c:	b480      	push	{r7}
 8003d3e:	b085      	sub	sp, #20
 8003d40:	af00      	add	r7, sp, #0
 8003d42:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8003d44:	687b      	ldr	r3, [r7, #4]
 8003d46:	681b      	ldr	r3, [r3, #0]
 8003d48:	b2db      	uxtb	r3, r3
 8003d4a:	3b10      	subs	r3, #16
 8003d4c:	4a14      	ldr	r2, [pc, #80]	; (8003da0 <DMA_CalcBaseAndBitshift+0x64>)
 8003d4e:	fba2 2303 	umull	r2, r3, r2, r3
 8003d52:	091b      	lsrs	r3, r3, #4
 8003d54:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8003d56:	4a13      	ldr	r2, [pc, #76]	; (8003da4 <DMA_CalcBaseAndBitshift+0x68>)
 8003d58:	68fb      	ldr	r3, [r7, #12]
 8003d5a:	4413      	add	r3, r2
 8003d5c:	781b      	ldrb	r3, [r3, #0]
 8003d5e:	461a      	mov	r2, r3
 8003d60:	687b      	ldr	r3, [r7, #4]
 8003d62:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8003d64:	68fb      	ldr	r3, [r7, #12]
 8003d66:	2b03      	cmp	r3, #3
 8003d68:	d909      	bls.n	8003d7e <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8003d6a:	687b      	ldr	r3, [r7, #4]
 8003d6c:	681b      	ldr	r3, [r3, #0]
 8003d6e:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8003d72:	f023 0303 	bic.w	r3, r3, #3
 8003d76:	1d1a      	adds	r2, r3, #4
 8003d78:	687b      	ldr	r3, [r7, #4]
 8003d7a:	659a      	str	r2, [r3, #88]	; 0x58
 8003d7c:	e007      	b.n	8003d8e <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8003d7e:	687b      	ldr	r3, [r7, #4]
 8003d80:	681b      	ldr	r3, [r3, #0]
 8003d82:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8003d86:	f023 0303 	bic.w	r3, r3, #3
 8003d8a:	687a      	ldr	r2, [r7, #4]
 8003d8c:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8003d8e:	687b      	ldr	r3, [r7, #4]
 8003d90:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8003d92:	4618      	mov	r0, r3
 8003d94:	3714      	adds	r7, #20
 8003d96:	46bd      	mov	sp, r7
 8003d98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d9c:	4770      	bx	lr
 8003d9e:	bf00      	nop
 8003da0:	aaaaaaab 	.word	0xaaaaaaab
 8003da4:	0800b18c 	.word	0x0800b18c

08003da8 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8003da8:	b480      	push	{r7}
 8003daa:	b085      	sub	sp, #20
 8003dac:	af00      	add	r7, sp, #0
 8003dae:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003db0:	2300      	movs	r3, #0
 8003db2:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003db8:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8003dba:	687b      	ldr	r3, [r7, #4]
 8003dbc:	699b      	ldr	r3, [r3, #24]
 8003dbe:	2b00      	cmp	r3, #0
 8003dc0:	d11f      	bne.n	8003e02 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8003dc2:	68bb      	ldr	r3, [r7, #8]
 8003dc4:	2b03      	cmp	r3, #3
 8003dc6:	d856      	bhi.n	8003e76 <DMA_CheckFifoParam+0xce>
 8003dc8:	a201      	add	r2, pc, #4	; (adr r2, 8003dd0 <DMA_CheckFifoParam+0x28>)
 8003dca:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003dce:	bf00      	nop
 8003dd0:	08003de1 	.word	0x08003de1
 8003dd4:	08003df3 	.word	0x08003df3
 8003dd8:	08003de1 	.word	0x08003de1
 8003ddc:	08003e77 	.word	0x08003e77
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003de0:	687b      	ldr	r3, [r7, #4]
 8003de2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003de4:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003de8:	2b00      	cmp	r3, #0
 8003dea:	d046      	beq.n	8003e7a <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8003dec:	2301      	movs	r3, #1
 8003dee:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003df0:	e043      	b.n	8003e7a <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003df2:	687b      	ldr	r3, [r7, #4]
 8003df4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003df6:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8003dfa:	d140      	bne.n	8003e7e <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8003dfc:	2301      	movs	r3, #1
 8003dfe:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003e00:	e03d      	b.n	8003e7e <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8003e02:	687b      	ldr	r3, [r7, #4]
 8003e04:	699b      	ldr	r3, [r3, #24]
 8003e06:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003e0a:	d121      	bne.n	8003e50 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8003e0c:	68bb      	ldr	r3, [r7, #8]
 8003e0e:	2b03      	cmp	r3, #3
 8003e10:	d837      	bhi.n	8003e82 <DMA_CheckFifoParam+0xda>
 8003e12:	a201      	add	r2, pc, #4	; (adr r2, 8003e18 <DMA_CheckFifoParam+0x70>)
 8003e14:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003e18:	08003e29 	.word	0x08003e29
 8003e1c:	08003e2f 	.word	0x08003e2f
 8003e20:	08003e29 	.word	0x08003e29
 8003e24:	08003e41 	.word	0x08003e41
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8003e28:	2301      	movs	r3, #1
 8003e2a:	73fb      	strb	r3, [r7, #15]
      break;
 8003e2c:	e030      	b.n	8003e90 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003e2e:	687b      	ldr	r3, [r7, #4]
 8003e30:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003e32:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003e36:	2b00      	cmp	r3, #0
 8003e38:	d025      	beq.n	8003e86 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8003e3a:	2301      	movs	r3, #1
 8003e3c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003e3e:	e022      	b.n	8003e86 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003e40:	687b      	ldr	r3, [r7, #4]
 8003e42:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003e44:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8003e48:	d11f      	bne.n	8003e8a <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8003e4a:	2301      	movs	r3, #1
 8003e4c:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8003e4e:	e01c      	b.n	8003e8a <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8003e50:	68bb      	ldr	r3, [r7, #8]
 8003e52:	2b02      	cmp	r3, #2
 8003e54:	d903      	bls.n	8003e5e <DMA_CheckFifoParam+0xb6>
 8003e56:	68bb      	ldr	r3, [r7, #8]
 8003e58:	2b03      	cmp	r3, #3
 8003e5a:	d003      	beq.n	8003e64 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8003e5c:	e018      	b.n	8003e90 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8003e5e:	2301      	movs	r3, #1
 8003e60:	73fb      	strb	r3, [r7, #15]
      break;
 8003e62:	e015      	b.n	8003e90 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003e64:	687b      	ldr	r3, [r7, #4]
 8003e66:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003e68:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003e6c:	2b00      	cmp	r3, #0
 8003e6e:	d00e      	beq.n	8003e8e <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8003e70:	2301      	movs	r3, #1
 8003e72:	73fb      	strb	r3, [r7, #15]
      break;
 8003e74:	e00b      	b.n	8003e8e <DMA_CheckFifoParam+0xe6>
      break;
 8003e76:	bf00      	nop
 8003e78:	e00a      	b.n	8003e90 <DMA_CheckFifoParam+0xe8>
      break;
 8003e7a:	bf00      	nop
 8003e7c:	e008      	b.n	8003e90 <DMA_CheckFifoParam+0xe8>
      break;
 8003e7e:	bf00      	nop
 8003e80:	e006      	b.n	8003e90 <DMA_CheckFifoParam+0xe8>
      break;
 8003e82:	bf00      	nop
 8003e84:	e004      	b.n	8003e90 <DMA_CheckFifoParam+0xe8>
      break;
 8003e86:	bf00      	nop
 8003e88:	e002      	b.n	8003e90 <DMA_CheckFifoParam+0xe8>
      break;   
 8003e8a:	bf00      	nop
 8003e8c:	e000      	b.n	8003e90 <DMA_CheckFifoParam+0xe8>
      break;
 8003e8e:	bf00      	nop
    }
  } 
  
  return status; 
 8003e90:	7bfb      	ldrb	r3, [r7, #15]
}
 8003e92:	4618      	mov	r0, r3
 8003e94:	3714      	adds	r7, #20
 8003e96:	46bd      	mov	sp, r7
 8003e98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e9c:	4770      	bx	lr
 8003e9e:	bf00      	nop

08003ea0 <HAL_ETH_Init>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Init(ETH_HandleTypeDef *heth)
{
 8003ea0:	b580      	push	{r7, lr}
 8003ea2:	b084      	sub	sp, #16
 8003ea4:	af00      	add	r7, sp, #0
 8003ea6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (heth == NULL)
 8003ea8:	687b      	ldr	r3, [r7, #4]
 8003eaa:	2b00      	cmp	r3, #0
 8003eac:	d101      	bne.n	8003eb2 <HAL_ETH_Init+0x12>
  {
    return HAL_ERROR;
 8003eae:	2301      	movs	r3, #1
 8003eb0:	e06c      	b.n	8003f8c <HAL_ETH_Init+0xec>
  }
  if (heth->gState == HAL_ETH_STATE_RESET)
 8003eb2:	687b      	ldr	r3, [r7, #4]
 8003eb4:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003eb8:	2b00      	cmp	r3, #0
 8003eba:	d106      	bne.n	8003eca <HAL_ETH_Init+0x2a>
  {
    heth->gState = HAL_ETH_STATE_BUSY;
 8003ebc:	687b      	ldr	r3, [r7, #4]
 8003ebe:	2223      	movs	r2, #35	; 0x23
 8003ec0:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    /* Init the low level hardware */
    heth->MspInitCallback(heth);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC. */
    HAL_ETH_MspInit(heth);
 8003ec4:	6878      	ldr	r0, [r7, #4]
 8003ec6:	f7fe f981 	bl	80021cc <HAL_ETH_MspInit>

#endif /* (USE_HAL_ETH_REGISTER_CALLBACKS) */
  }

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003eca:	2300      	movs	r3, #0
 8003ecc:	60bb      	str	r3, [r7, #8]
 8003ece:	4b31      	ldr	r3, [pc, #196]	; (8003f94 <HAL_ETH_Init+0xf4>)
 8003ed0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003ed2:	4a30      	ldr	r2, [pc, #192]	; (8003f94 <HAL_ETH_Init+0xf4>)
 8003ed4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003ed8:	6453      	str	r3, [r2, #68]	; 0x44
 8003eda:	4b2e      	ldr	r3, [pc, #184]	; (8003f94 <HAL_ETH_Init+0xf4>)
 8003edc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003ede:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003ee2:	60bb      	str	r3, [r7, #8]
 8003ee4:	68bb      	ldr	r3, [r7, #8]

  /* Select MII or RMII Mode*/
  SYSCFG->PMC &= ~(SYSCFG_PMC_MII_RMII_SEL);
 8003ee6:	4b2c      	ldr	r3, [pc, #176]	; (8003f98 <HAL_ETH_Init+0xf8>)
 8003ee8:	685b      	ldr	r3, [r3, #4]
 8003eea:	4a2b      	ldr	r2, [pc, #172]	; (8003f98 <HAL_ETH_Init+0xf8>)
 8003eec:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 8003ef0:	6053      	str	r3, [r2, #4]
  SYSCFG->PMC |= (uint32_t)heth->Init.MediaInterface;
 8003ef2:	4b29      	ldr	r3, [pc, #164]	; (8003f98 <HAL_ETH_Init+0xf8>)
 8003ef4:	685a      	ldr	r2, [r3, #4]
 8003ef6:	687b      	ldr	r3, [r7, #4]
 8003ef8:	689b      	ldr	r3, [r3, #8]
 8003efa:	4927      	ldr	r1, [pc, #156]	; (8003f98 <HAL_ETH_Init+0xf8>)
 8003efc:	4313      	orrs	r3, r2
 8003efe:	604b      	str	r3, [r1, #4]
  /* Dummy read to sync SYSCFG with ETH */
  (void)SYSCFG->PMC;
 8003f00:	4b25      	ldr	r3, [pc, #148]	; (8003f98 <HAL_ETH_Init+0xf8>)
 8003f02:	685b      	ldr	r3, [r3, #4]

  /* Ethernet Software reset */
  /* Set the SWR bit: resets all MAC subsystem internal registers and logic */
  /* After reset all the registers holds their respective reset values */
  SET_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR);
 8003f04:	687b      	ldr	r3, [r7, #4]
 8003f06:	681b      	ldr	r3, [r3, #0]
 8003f08:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003f0c:	681b      	ldr	r3, [r3, #0]
 8003f0e:	687a      	ldr	r2, [r7, #4]
 8003f10:	6812      	ldr	r2, [r2, #0]
 8003f12:	f043 0301 	orr.w	r3, r3, #1
 8003f16:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 8003f1a:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8003f1c:	f7fe fd36 	bl	800298c <HAL_GetTick>
 8003f20:	60f8      	str	r0, [r7, #12]

  /* Wait for software reset */
  while (READ_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR) > 0U)
 8003f22:	e011      	b.n	8003f48 <HAL_ETH_Init+0xa8>
  {
    if (((HAL_GetTick() - tickstart) > ETH_SWRESET_TIMEOUT))
 8003f24:	f7fe fd32 	bl	800298c <HAL_GetTick>
 8003f28:	4602      	mov	r2, r0
 8003f2a:	68fb      	ldr	r3, [r7, #12]
 8003f2c:	1ad3      	subs	r3, r2, r3
 8003f2e:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8003f32:	d909      	bls.n	8003f48 <HAL_ETH_Init+0xa8>
    {
      /* Set Error Code */
      heth->ErrorCode = HAL_ETH_ERROR_TIMEOUT;
 8003f34:	687b      	ldr	r3, [r7, #4]
 8003f36:	2204      	movs	r2, #4
 8003f38:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
      /* Set State as Error */
      heth->gState = HAL_ETH_STATE_ERROR;
 8003f3c:	687b      	ldr	r3, [r7, #4]
 8003f3e:	22e0      	movs	r2, #224	; 0xe0
 8003f40:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
      /* Return Error */
      return HAL_ERROR;
 8003f44:	2301      	movs	r3, #1
 8003f46:	e021      	b.n	8003f8c <HAL_ETH_Init+0xec>
  while (READ_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR) > 0U)
 8003f48:	687b      	ldr	r3, [r7, #4]
 8003f4a:	681b      	ldr	r3, [r3, #0]
 8003f4c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003f50:	681b      	ldr	r3, [r3, #0]
 8003f52:	f003 0301 	and.w	r3, r3, #1
 8003f56:	2b00      	cmp	r3, #0
 8003f58:	d1e4      	bne.n	8003f24 <HAL_ETH_Init+0x84>
    }
  }


  /*------------------ MAC, MTL and DMA default Configuration ----------------*/
  ETH_MACDMAConfig(heth);
 8003f5a:	6878      	ldr	r0, [r7, #4]
 8003f5c:	f000 f958 	bl	8004210 <ETH_MACDMAConfig>


  /*------------------ DMA Tx Descriptors Configuration ----------------------*/
  ETH_DMATxDescListInit(heth);
 8003f60:	6878      	ldr	r0, [r7, #4]
 8003f62:	f000 f9ff 	bl	8004364 <ETH_DMATxDescListInit>

  /*------------------ DMA Rx Descriptors Configuration ----------------------*/
  ETH_DMARxDescListInit(heth);
 8003f66:	6878      	ldr	r0, [r7, #4]
 8003f68:	f000 fa55 	bl	8004416 <ETH_DMARxDescListInit>

  /*--------------------- ETHERNET MAC Address Configuration ------------------*/
  ETH_MACAddressConfig(heth, ETH_MAC_ADDRESS0, heth->Init.MACAddr);
 8003f6c:	687b      	ldr	r3, [r7, #4]
 8003f6e:	685b      	ldr	r3, [r3, #4]
 8003f70:	461a      	mov	r2, r3
 8003f72:	2100      	movs	r1, #0
 8003f74:	6878      	ldr	r0, [r7, #4]
 8003f76:	f000 f9bd 	bl	80042f4 <ETH_MACAddressConfig>

  heth->ErrorCode = HAL_ETH_ERROR_NONE;
 8003f7a:	687b      	ldr	r3, [r7, #4]
 8003f7c:	2200      	movs	r2, #0
 8003f7e:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  heth->gState = HAL_ETH_STATE_READY;
 8003f82:	687b      	ldr	r3, [r7, #4]
 8003f84:	2210      	movs	r2, #16
 8003f86:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 8003f8a:	2300      	movs	r3, #0
}
 8003f8c:	4618      	mov	r0, r3
 8003f8e:	3710      	adds	r7, #16
 8003f90:	46bd      	mov	sp, r7
 8003f92:	bd80      	pop	{r7, pc}
 8003f94:	40023800 	.word	0x40023800
 8003f98:	40013800 	.word	0x40013800

08003f9c <ETH_SetMACConfig>:
  HAL_Delay(ETH_REG_WRITE_DELAY);
  (heth->Instance)->DMAOMR = tmpreg;
}

static void ETH_SetMACConfig(ETH_HandleTypeDef *heth,  ETH_MACConfigTypeDef *macconf)
{
 8003f9c:	b580      	push	{r7, lr}
 8003f9e:	b084      	sub	sp, #16
 8003fa0:	af00      	add	r7, sp, #0
 8003fa2:	6078      	str	r0, [r7, #4]
 8003fa4:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1;

  /*------------------------ ETHERNET MACCR Configuration --------------------*/
  /* Get the ETHERNET MACCR value */
  tmpreg1 = (heth->Instance)->MACCR;
 8003fa6:	687b      	ldr	r3, [r7, #4]
 8003fa8:	681b      	ldr	r3, [r3, #0]
 8003faa:	681b      	ldr	r3, [r3, #0]
 8003fac:	60fb      	str	r3, [r7, #12]
  /* Clear WD, PCE, PS, TE and RE bits */
  tmpreg1 &= ETH_MACCR_CLEAR_MASK;
 8003fae:	68fa      	ldr	r2, [r7, #12]
 8003fb0:	4b51      	ldr	r3, [pc, #324]	; (80040f8 <ETH_SetMACConfig+0x15c>)
 8003fb2:	4013      	ands	r3, r2
 8003fb4:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)(((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 23U) |
 8003fb6:	683b      	ldr	r3, [r7, #0]
 8003fb8:	7c1b      	ldrb	r3, [r3, #16]
 8003fba:	2b00      	cmp	r3, #0
 8003fbc:	d102      	bne.n	8003fc4 <ETH_SetMACConfig+0x28>
 8003fbe:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
 8003fc2:	e000      	b.n	8003fc6 <ETH_SetMACConfig+0x2a>
 8003fc4:	2200      	movs	r2, #0
                        ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 22U) |
 8003fc6:	683b      	ldr	r3, [r7, #0]
 8003fc8:	7c5b      	ldrb	r3, [r3, #17]
 8003fca:	2b00      	cmp	r3, #0
 8003fcc:	d102      	bne.n	8003fd4 <ETH_SetMACConfig+0x38>
 8003fce:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8003fd2:	e000      	b.n	8003fd6 <ETH_SetMACConfig+0x3a>
 8003fd4:	2300      	movs	r3, #0
  tmpreg1 |= (uint32_t)(((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 23U) |
 8003fd6:	431a      	orrs	r2, r3
                        (uint32_t)macconf->InterPacketGapVal |
 8003fd8:	683b      	ldr	r3, [r7, #0]
 8003fda:	689b      	ldr	r3, [r3, #8]
                        ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 22U) |
 8003fdc:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->CarrierSenseDuringTransmit << 16U) |
 8003fde:	683b      	ldr	r3, [r7, #0]
 8003fe0:	7fdb      	ldrb	r3, [r3, #31]
 8003fe2:	041b      	lsls	r3, r3, #16
                        (uint32_t)macconf->InterPacketGapVal |
 8003fe4:	431a      	orrs	r2, r3
                        macconf->Speed |
 8003fe6:	683b      	ldr	r3, [r7, #0]
 8003fe8:	695b      	ldr	r3, [r3, #20]
                        ((uint32_t)macconf->CarrierSenseDuringTransmit << 16U) |
 8003fea:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 13U) |
 8003fec:	683a      	ldr	r2, [r7, #0]
 8003fee:	7f92      	ldrb	r2, [r2, #30]
 8003ff0:	2a00      	cmp	r2, #0
 8003ff2:	d102      	bne.n	8003ffa <ETH_SetMACConfig+0x5e>
 8003ff4:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8003ff8:	e000      	b.n	8003ffc <ETH_SetMACConfig+0x60>
 8003ffa:	2200      	movs	r2, #0
                        macconf->Speed |
 8003ffc:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->LoopbackMode << 12U) |
 8003ffe:	683b      	ldr	r3, [r7, #0]
 8004000:	7f1b      	ldrb	r3, [r3, #28]
 8004002:	031b      	lsls	r3, r3, #12
                        ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 13U) |
 8004004:	431a      	orrs	r2, r3
                        macconf->DuplexMode |
 8004006:	683b      	ldr	r3, [r7, #0]
 8004008:	699b      	ldr	r3, [r3, #24]
                        ((uint32_t)macconf->LoopbackMode << 12U) |
 800400a:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->ChecksumOffload << 10U) |
 800400c:	683b      	ldr	r3, [r7, #0]
 800400e:	791b      	ldrb	r3, [r3, #4]
 8004010:	029b      	lsls	r3, r3, #10
                        macconf->DuplexMode |
 8004012:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 9U) |
 8004014:	683a      	ldr	r2, [r7, #0]
 8004016:	f892 2020 	ldrb.w	r2, [r2, #32]
 800401a:	2a00      	cmp	r2, #0
 800401c:	d102      	bne.n	8004024 <ETH_SetMACConfig+0x88>
 800401e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004022:	e000      	b.n	8004026 <ETH_SetMACConfig+0x8a>
 8004024:	2200      	movs	r2, #0
                        ((uint32_t)macconf->ChecksumOffload << 10U) |
 8004026:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->AutomaticPadCRCStrip << 7U) |
 8004028:	683b      	ldr	r3, [r7, #0]
 800402a:	7bdb      	ldrb	r3, [r3, #15]
 800402c:	01db      	lsls	r3, r3, #7
                        ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 9U) |
 800402e:	431a      	orrs	r2, r3
                        macconf->BackOffLimit |
 8004030:	683b      	ldr	r3, [r7, #0]
 8004032:	6a5b      	ldr	r3, [r3, #36]	; 0x24
                        ((uint32_t)macconf->AutomaticPadCRCStrip << 7U) |
 8004034:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->DeferralCheck << 4U));
 8004036:	683b      	ldr	r3, [r7, #0]
 8004038:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800403c:	011b      	lsls	r3, r3, #4
  tmpreg1 |= (uint32_t)(((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 23U) |
 800403e:	4313      	orrs	r3, r2
 8004040:	68fa      	ldr	r2, [r7, #12]
 8004042:	4313      	orrs	r3, r2
 8004044:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET MACCR */
  (heth->Instance)->MACCR = (uint32_t)tmpreg1;
 8004046:	687b      	ldr	r3, [r7, #4]
 8004048:	681b      	ldr	r3, [r3, #0]
 800404a:	68fa      	ldr	r2, [r7, #12]
 800404c:	601a      	str	r2, [r3, #0]

  /* Wait until the write operation will be taken into account :
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACCR;
 800404e:	687b      	ldr	r3, [r7, #4]
 8004050:	681b      	ldr	r3, [r3, #0]
 8004052:	681b      	ldr	r3, [r3, #0]
 8004054:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8004056:	2001      	movs	r0, #1
 8004058:	f7fe fca4 	bl	80029a4 <HAL_Delay>
  (heth->Instance)->MACCR = tmpreg1;
 800405c:	687b      	ldr	r3, [r7, #4]
 800405e:	681b      	ldr	r3, [r3, #0]
 8004060:	68fa      	ldr	r2, [r7, #12]
 8004062:	601a      	str	r2, [r3, #0]

  /*----------------------- ETHERNET MACFCR Configuration --------------------*/

  /* Get the ETHERNET MACFCR value */
  tmpreg1 = (heth->Instance)->MACFCR;
 8004064:	687b      	ldr	r3, [r7, #4]
 8004066:	681b      	ldr	r3, [r3, #0]
 8004068:	699b      	ldr	r3, [r3, #24]
 800406a:	60fb      	str	r3, [r7, #12]
  /* Clear xx bits */
  tmpreg1 &= ETH_MACFCR_CLEAR_MASK;
 800406c:	68fa      	ldr	r2, [r7, #12]
 800406e:	f64f 7341 	movw	r3, #65345	; 0xff41
 8004072:	4013      	ands	r3, r2
 8004074:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 8004076:	683b      	ldr	r3, [r7, #0]
 8004078:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800407a:	041b      	lsls	r3, r3, #16
                        ((uint32_t)((macconf->ZeroQuantaPause == DISABLE) ? 1U : 0U) << 7U) |
 800407c:	683a      	ldr	r2, [r7, #0]
 800407e:	f892 204c 	ldrb.w	r2, [r2, #76]	; 0x4c
 8004082:	2a00      	cmp	r2, #0
 8004084:	d101      	bne.n	800408a <ETH_SetMACConfig+0xee>
 8004086:	2280      	movs	r2, #128	; 0x80
 8004088:	e000      	b.n	800408c <ETH_SetMACConfig+0xf0>
 800408a:	2200      	movs	r2, #0
  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 800408c:	431a      	orrs	r2, r3
                        macconf->PauseLowThreshold |
 800408e:	683b      	ldr	r3, [r7, #0]
 8004090:	6d1b      	ldr	r3, [r3, #80]	; 0x50
                        ((uint32_t)((macconf->ZeroQuantaPause == DISABLE) ? 1U : 0U) << 7U) |
 8004092:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->UnicastPausePacketDetect == ENABLE) ? 1U : 0U) << 3U) |
 8004094:	683a      	ldr	r2, [r7, #0]
 8004096:	f892 2055 	ldrb.w	r2, [r2, #85]	; 0x55
 800409a:	2a01      	cmp	r2, #1
 800409c:	d101      	bne.n	80040a2 <ETH_SetMACConfig+0x106>
 800409e:	2208      	movs	r2, #8
 80040a0:	e000      	b.n	80040a4 <ETH_SetMACConfig+0x108>
 80040a2:	2200      	movs	r2, #0
                        macconf->PauseLowThreshold |
 80040a4:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->ReceiveFlowControl == ENABLE) ? 1U : 0U) << 2U) |
 80040a6:	683a      	ldr	r2, [r7, #0]
 80040a8:	f892 2056 	ldrb.w	r2, [r2, #86]	; 0x56
 80040ac:	2a01      	cmp	r2, #1
 80040ae:	d101      	bne.n	80040b4 <ETH_SetMACConfig+0x118>
 80040b0:	2204      	movs	r2, #4
 80040b2:	e000      	b.n	80040b6 <ETH_SetMACConfig+0x11a>
 80040b4:	2200      	movs	r2, #0
                        ((uint32_t)((macconf->UnicastPausePacketDetect == ENABLE) ? 1U : 0U) << 3U) |
 80040b6:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->TransmitFlowControl == ENABLE) ? 1U : 0U) << 1U));
 80040b8:	683a      	ldr	r2, [r7, #0]
 80040ba:	f892 2054 	ldrb.w	r2, [r2, #84]	; 0x54
 80040be:	2a01      	cmp	r2, #1
 80040c0:	d101      	bne.n	80040c6 <ETH_SetMACConfig+0x12a>
 80040c2:	2202      	movs	r2, #2
 80040c4:	e000      	b.n	80040c8 <ETH_SetMACConfig+0x12c>
 80040c6:	2200      	movs	r2, #0
  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 80040c8:	4313      	orrs	r3, r2
 80040ca:	68fa      	ldr	r2, [r7, #12]
 80040cc:	4313      	orrs	r3, r2
 80040ce:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET MACFCR */
  (heth->Instance)->MACFCR = (uint32_t)tmpreg1;
 80040d0:	687b      	ldr	r3, [r7, #4]
 80040d2:	681b      	ldr	r3, [r3, #0]
 80040d4:	68fa      	ldr	r2, [r7, #12]
 80040d6:	619a      	str	r2, [r3, #24]

  /* Wait until the write operation will be taken into account :
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACFCR;
 80040d8:	687b      	ldr	r3, [r7, #4]
 80040da:	681b      	ldr	r3, [r3, #0]
 80040dc:	699b      	ldr	r3, [r3, #24]
 80040de:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 80040e0:	2001      	movs	r0, #1
 80040e2:	f7fe fc5f 	bl	80029a4 <HAL_Delay>
  (heth->Instance)->MACFCR = tmpreg1;
 80040e6:	687b      	ldr	r3, [r7, #4]
 80040e8:	681b      	ldr	r3, [r3, #0]
 80040ea:	68fa      	ldr	r2, [r7, #12]
 80040ec:	619a      	str	r2, [r3, #24]
}
 80040ee:	bf00      	nop
 80040f0:	3710      	adds	r7, #16
 80040f2:	46bd      	mov	sp, r7
 80040f4:	bd80      	pop	{r7, pc}
 80040f6:	bf00      	nop
 80040f8:	ff20810f 	.word	0xff20810f

080040fc <ETH_SetDMAConfig>:

static void ETH_SetDMAConfig(ETH_HandleTypeDef *heth,  ETH_DMAConfigTypeDef *dmaconf)
{
 80040fc:	b580      	push	{r7, lr}
 80040fe:	b084      	sub	sp, #16
 8004100:	af00      	add	r7, sp, #0
 8004102:	6078      	str	r0, [r7, #4]
 8004104:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1;

  /*----------------------- ETHERNET DMAOMR Configuration --------------------*/
  /* Get the ETHERNET DMAOMR value */
  tmpreg1 = (heth->Instance)->DMAOMR;
 8004106:	687b      	ldr	r3, [r7, #4]
 8004108:	681b      	ldr	r3, [r3, #0]
 800410a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800410e:	699b      	ldr	r3, [r3, #24]
 8004110:	60fb      	str	r3, [r7, #12]
  /* Clear xx bits */
  tmpreg1 &= ETH_DMAOMR_CLEAR_MASK;
 8004112:	68fa      	ldr	r2, [r7, #12]
 8004114:	4b3d      	ldr	r3, [pc, #244]	; (800420c <ETH_SetDMAConfig+0x110>)
 8004116:	4013      	ands	r3, r2
 8004118:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 800411a:	683b      	ldr	r3, [r7, #0]
 800411c:	7b1b      	ldrb	r3, [r3, #12]
 800411e:	2b00      	cmp	r3, #0
 8004120:	d102      	bne.n	8004128 <ETH_SetDMAConfig+0x2c>
 8004122:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 8004126:	e000      	b.n	800412a <ETH_SetDMAConfig+0x2e>
 8004128:	2200      	movs	r2, #0
                        ((uint32_t)dmaconf->ReceiveStoreForward << 25U) |
 800412a:	683b      	ldr	r3, [r7, #0]
 800412c:	7b5b      	ldrb	r3, [r3, #13]
 800412e:	065b      	lsls	r3, r3, #25
  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 8004130:	4313      	orrs	r3, r2
                        ((uint32_t)((dmaconf->FlushRxPacket == DISABLE) ? 1U : 0U) << 20U) |
 8004132:	683a      	ldr	r2, [r7, #0]
 8004134:	7f52      	ldrb	r2, [r2, #29]
 8004136:	2a00      	cmp	r2, #0
 8004138:	d102      	bne.n	8004140 <ETH_SetDMAConfig+0x44>
 800413a:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 800413e:	e000      	b.n	8004142 <ETH_SetDMAConfig+0x46>
 8004140:	2200      	movs	r2, #0
                        ((uint32_t)dmaconf->ReceiveStoreForward << 25U) |
 8004142:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->TransmitStoreForward << 21U) |
 8004144:	683b      	ldr	r3, [r7, #0]
 8004146:	7b9b      	ldrb	r3, [r3, #14]
 8004148:	055b      	lsls	r3, r3, #21
                        ((uint32_t)((dmaconf->FlushRxPacket == DISABLE) ? 1U : 0U) << 20U) |
 800414a:	431a      	orrs	r2, r3
                        dmaconf->TransmitThresholdControl |
 800414c:	683b      	ldr	r3, [r7, #0]
 800414e:	695b      	ldr	r3, [r3, #20]
                        ((uint32_t)dmaconf->TransmitStoreForward << 21U) |
 8004150:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->ForwardErrorFrames << 7U) |
 8004152:	683b      	ldr	r3, [r7, #0]
 8004154:	7f1b      	ldrb	r3, [r3, #28]
 8004156:	01db      	lsls	r3, r3, #7
                        dmaconf->TransmitThresholdControl |
 8004158:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->ForwardUndersizedGoodFrames << 6U) |
 800415a:	683b      	ldr	r3, [r7, #0]
 800415c:	7f9b      	ldrb	r3, [r3, #30]
 800415e:	019b      	lsls	r3, r3, #6
                        ((uint32_t)dmaconf->ForwardErrorFrames << 7U) |
 8004160:	431a      	orrs	r2, r3
                        dmaconf->ReceiveThresholdControl |
 8004162:	683b      	ldr	r3, [r7, #0]
 8004164:	6a1b      	ldr	r3, [r3, #32]
                        ((uint32_t)dmaconf->ForwardUndersizedGoodFrames << 6U) |
 8004166:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->SecondFrameOperate << 2U));
 8004168:	683b      	ldr	r3, [r7, #0]
 800416a:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800416e:	009b      	lsls	r3, r3, #2
  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 8004170:	4313      	orrs	r3, r2
 8004172:	68fa      	ldr	r2, [r7, #12]
 8004174:	4313      	orrs	r3, r2
 8004176:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET DMAOMR */
  (heth->Instance)->DMAOMR = (uint32_t)tmpreg1;
 8004178:	687b      	ldr	r3, [r7, #4]
 800417a:	681b      	ldr	r3, [r3, #0]
 800417c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8004180:	461a      	mov	r2, r3
 8004182:	68fb      	ldr	r3, [r7, #12]
 8004184:	6193      	str	r3, [r2, #24]

  /* Wait until the write operation will be taken into account:
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->DMAOMR;
 8004186:	687b      	ldr	r3, [r7, #4]
 8004188:	681b      	ldr	r3, [r3, #0]
 800418a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800418e:	699b      	ldr	r3, [r3, #24]
 8004190:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8004192:	2001      	movs	r0, #1
 8004194:	f7fe fc06 	bl	80029a4 <HAL_Delay>
  (heth->Instance)->DMAOMR = tmpreg1;
 8004198:	687b      	ldr	r3, [r7, #4]
 800419a:	681b      	ldr	r3, [r3, #0]
 800419c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80041a0:	461a      	mov	r2, r3
 80041a2:	68fb      	ldr	r3, [r7, #12]
 80041a4:	6193      	str	r3, [r2, #24]

  /*----------------------- ETHERNET DMABMR Configuration --------------------*/
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 80041a6:	683b      	ldr	r3, [r7, #0]
 80041a8:	791b      	ldrb	r3, [r3, #4]
 80041aa:	065a      	lsls	r2, r3, #25
                                        dmaconf->BurstMode |
 80041ac:	683b      	ldr	r3, [r7, #0]
 80041ae:	689b      	ldr	r3, [r3, #8]
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 80041b0:	431a      	orrs	r2, r3
                                        dmaconf->RxDMABurstLength | /* !! if 4xPBL is selected for Tx or
 80041b2:	683b      	ldr	r3, [r7, #0]
 80041b4:	699b      	ldr	r3, [r3, #24]
                                        dmaconf->BurstMode |
 80041b6:	431a      	orrs	r2, r3
                                                                       Rx it is applied for the other */
                                        dmaconf->TxDMABurstLength |
 80041b8:	683b      	ldr	r3, [r7, #0]
 80041ba:	691b      	ldr	r3, [r3, #16]
                                        dmaconf->RxDMABurstLength | /* !! if 4xPBL is selected for Tx or
 80041bc:	431a      	orrs	r2, r3
                                        ((uint32_t)dmaconf->EnhancedDescriptorFormat << 7U) |
 80041be:	683b      	ldr	r3, [r7, #0]
 80041c0:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 80041c4:	01db      	lsls	r3, r3, #7
                                        dmaconf->TxDMABurstLength |
 80041c6:	431a      	orrs	r2, r3
                                        (dmaconf->DescriptorSkipLength << 2U) |
 80041c8:	683b      	ldr	r3, [r7, #0]
 80041ca:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80041cc:	009b      	lsls	r3, r3, #2
                                        ((uint32_t)dmaconf->EnhancedDescriptorFormat << 7U) |
 80041ce:	431a      	orrs	r2, r3
                                        dmaconf->DMAArbitration |
 80041d0:	683b      	ldr	r3, [r7, #0]
 80041d2:	681b      	ldr	r3, [r3, #0]
                                        (dmaconf->DescriptorSkipLength << 2U) |
 80041d4:	4313      	orrs	r3, r2
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 80041d6:	687a      	ldr	r2, [r7, #4]
 80041d8:	6812      	ldr	r2, [r2, #0]
 80041da:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 80041de:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 80041e2:	6013      	str	r3, [r2, #0]
                                        ETH_DMABMR_USP); /* Enable use of separate PBL for Rx and Tx */

  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->DMABMR;
 80041e4:	687b      	ldr	r3, [r7, #4]
 80041e6:	681b      	ldr	r3, [r3, #0]
 80041e8:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80041ec:	681b      	ldr	r3, [r3, #0]
 80041ee:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 80041f0:	2001      	movs	r0, #1
 80041f2:	f7fe fbd7 	bl	80029a4 <HAL_Delay>
  (heth->Instance)->DMABMR = tmpreg1;
 80041f6:	687b      	ldr	r3, [r7, #4]
 80041f8:	681b      	ldr	r3, [r3, #0]
 80041fa:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80041fe:	461a      	mov	r2, r3
 8004200:	68fb      	ldr	r3, [r7, #12]
 8004202:	6013      	str	r3, [r2, #0]
}
 8004204:	bf00      	nop
 8004206:	3710      	adds	r7, #16
 8004208:	46bd      	mov	sp, r7
 800420a:	bd80      	pop	{r7, pc}
 800420c:	f8de3f23 	.word	0xf8de3f23

08004210 <ETH_MACDMAConfig>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
static void ETH_MACDMAConfig(ETH_HandleTypeDef *heth)
{
 8004210:	b580      	push	{r7, lr}
 8004212:	b0a6      	sub	sp, #152	; 0x98
 8004214:	af00      	add	r7, sp, #0
 8004216:	6078      	str	r0, [r7, #4]
  ETH_MACConfigTypeDef macDefaultConf;
  ETH_DMAConfigTypeDef dmaDefaultConf;

  /*--------------- ETHERNET MAC registers default Configuration --------------*/
  macDefaultConf.Watchdog = ENABLE;
 8004218:	2301      	movs	r3, #1
 800421a:	f887 3044 	strb.w	r3, [r7, #68]	; 0x44
  macDefaultConf.Jabber = ENABLE;
 800421e:	2301      	movs	r3, #1
 8004220:	f887 3045 	strb.w	r3, [r7, #69]	; 0x45
  macDefaultConf.InterPacketGapVal = ETH_INTERFRAMEGAP_96BIT;
 8004224:	2300      	movs	r3, #0
 8004226:	63fb      	str	r3, [r7, #60]	; 0x3c
  macDefaultConf.CarrierSenseDuringTransmit = DISABLE;
 8004228:	2300      	movs	r3, #0
 800422a:	f887 3053 	strb.w	r3, [r7, #83]	; 0x53
  macDefaultConf.ReceiveOwn = ENABLE;
 800422e:	2301      	movs	r3, #1
 8004230:	f887 3052 	strb.w	r3, [r7, #82]	; 0x52
  macDefaultConf.LoopbackMode = DISABLE;
 8004234:	2300      	movs	r3, #0
 8004236:	f887 3050 	strb.w	r3, [r7, #80]	; 0x50
  macDefaultConf.ChecksumOffload = ENABLE;
 800423a:	2301      	movs	r3, #1
 800423c:	f887 3038 	strb.w	r3, [r7, #56]	; 0x38
  macDefaultConf.RetryTransmission = DISABLE;
 8004240:	2300      	movs	r3, #0
 8004242:	f887 3054 	strb.w	r3, [r7, #84]	; 0x54
  macDefaultConf.AutomaticPadCRCStrip = DISABLE;
 8004246:	2300      	movs	r3, #0
 8004248:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
  macDefaultConf.BackOffLimit = ETH_BACKOFFLIMIT_10;
 800424c:	2300      	movs	r3, #0
 800424e:	65bb      	str	r3, [r7, #88]	; 0x58
  macDefaultConf.DeferralCheck = DISABLE;
 8004250:	2300      	movs	r3, #0
 8004252:	f887 305c 	strb.w	r3, [r7, #92]	; 0x5c
  macDefaultConf.PauseTime = 0x0U;
 8004256:	2300      	movs	r3, #0
 8004258:	67fb      	str	r3, [r7, #124]	; 0x7c
  macDefaultConf.ZeroQuantaPause = DISABLE;
 800425a:	2300      	movs	r3, #0
 800425c:	f887 3080 	strb.w	r3, [r7, #128]	; 0x80
  macDefaultConf.PauseLowThreshold = ETH_PAUSELOWTHRESHOLD_MINUS4;
 8004260:	2300      	movs	r3, #0
 8004262:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  macDefaultConf.ReceiveFlowControl = DISABLE;
 8004266:	2300      	movs	r3, #0
 8004268:	f887 308a 	strb.w	r3, [r7, #138]	; 0x8a
  macDefaultConf.TransmitFlowControl = DISABLE;
 800426c:	2300      	movs	r3, #0
 800426e:	f887 3088 	strb.w	r3, [r7, #136]	; 0x88
  macDefaultConf.Speed = ETH_SPEED_100M;
 8004272:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8004276:	64bb      	str	r3, [r7, #72]	; 0x48
  macDefaultConf.DuplexMode = ETH_FULLDUPLEX_MODE;
 8004278:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800427c:	64fb      	str	r3, [r7, #76]	; 0x4c
  macDefaultConf.UnicastPausePacketDetect = DISABLE;
 800427e:	2300      	movs	r3, #0
 8004280:	f887 3089 	strb.w	r3, [r7, #137]	; 0x89

  /* MAC default configuration */
  ETH_SetMACConfig(heth, &macDefaultConf);
 8004284:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8004288:	4619      	mov	r1, r3
 800428a:	6878      	ldr	r0, [r7, #4]
 800428c:	f7ff fe86 	bl	8003f9c <ETH_SetMACConfig>

  /*--------------- ETHERNET DMA registers default Configuration --------------*/
  dmaDefaultConf.DropTCPIPChecksumErrorFrame = ENABLE;
 8004290:	2301      	movs	r3, #1
 8004292:	753b      	strb	r3, [r7, #20]
  dmaDefaultConf.ReceiveStoreForward = ENABLE;
 8004294:	2301      	movs	r3, #1
 8004296:	757b      	strb	r3, [r7, #21]
  dmaDefaultConf.FlushRxPacket = ENABLE;
 8004298:	2301      	movs	r3, #1
 800429a:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
  dmaDefaultConf.TransmitStoreForward = ENABLE;
 800429e:	2301      	movs	r3, #1
 80042a0:	75bb      	strb	r3, [r7, #22]
  dmaDefaultConf.TransmitThresholdControl = ETH_TRANSMITTHRESHOLDCONTROL_64BYTES;
 80042a2:	2300      	movs	r3, #0
 80042a4:	61fb      	str	r3, [r7, #28]
  dmaDefaultConf.ForwardErrorFrames = DISABLE;
 80042a6:	2300      	movs	r3, #0
 80042a8:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
  dmaDefaultConf.ForwardUndersizedGoodFrames = DISABLE;
 80042ac:	2300      	movs	r3, #0
 80042ae:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
  dmaDefaultConf.ReceiveThresholdControl = ETH_RECEIVEDTHRESHOLDCONTROL_64BYTES;
 80042b2:	2300      	movs	r3, #0
 80042b4:	62bb      	str	r3, [r7, #40]	; 0x28
  dmaDefaultConf.SecondFrameOperate = ENABLE;
 80042b6:	2301      	movs	r3, #1
 80042b8:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
  dmaDefaultConf.AddressAlignedBeats = ENABLE;
 80042bc:	2301      	movs	r3, #1
 80042be:	733b      	strb	r3, [r7, #12]
  dmaDefaultConf.BurstMode = ETH_BURSTLENGTH_FIXED;
 80042c0:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80042c4:	613b      	str	r3, [r7, #16]
  dmaDefaultConf.RxDMABurstLength = ETH_RXDMABURSTLENGTH_32BEAT;
 80042c6:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80042ca:	623b      	str	r3, [r7, #32]
  dmaDefaultConf.TxDMABurstLength = ETH_TXDMABURSTLENGTH_32BEAT;
 80042cc:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80042d0:	61bb      	str	r3, [r7, #24]
  dmaDefaultConf.EnhancedDescriptorFormat = ENABLE;
 80042d2:	2301      	movs	r3, #1
 80042d4:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d
  dmaDefaultConf.DescriptorSkipLength = 0x0U;
 80042d8:	2300      	movs	r3, #0
 80042da:	633b      	str	r3, [r7, #48]	; 0x30
  dmaDefaultConf.DMAArbitration = ETH_DMAARBITRATION_ROUNDROBIN_RXTX_1_1;
 80042dc:	2300      	movs	r3, #0
 80042de:	60bb      	str	r3, [r7, #8]

  /* DMA default configuration */
  ETH_SetDMAConfig(heth, &dmaDefaultConf);
 80042e0:	f107 0308 	add.w	r3, r7, #8
 80042e4:	4619      	mov	r1, r3
 80042e6:	6878      	ldr	r0, [r7, #4]
 80042e8:	f7ff ff08 	bl	80040fc <ETH_SetDMAConfig>
}
 80042ec:	bf00      	nop
 80042ee:	3798      	adds	r7, #152	; 0x98
 80042f0:	46bd      	mov	sp, r7
 80042f2:	bd80      	pop	{r7, pc}

080042f4 <ETH_MACAddressConfig>:
  *             @arg ETH_MAC_Address3: MAC Address3
  * @param  Addr Pointer to MAC address buffer data (6 bytes)
  * @retval HAL status
  */
static void ETH_MACAddressConfig(ETH_HandleTypeDef *heth, uint32_t MacAddr, uint8_t *Addr)
{
 80042f4:	b480      	push	{r7}
 80042f6:	b087      	sub	sp, #28
 80042f8:	af00      	add	r7, sp, #0
 80042fa:	60f8      	str	r0, [r7, #12]
 80042fc:	60b9      	str	r1, [r7, #8]
 80042fe:	607a      	str	r2, [r7, #4]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);

  /* Calculate the selected MAC address high register */
  tmpreg1 = ((uint32_t)Addr[5U] << 8U) | (uint32_t)Addr[4U];
 8004300:	687b      	ldr	r3, [r7, #4]
 8004302:	3305      	adds	r3, #5
 8004304:	781b      	ldrb	r3, [r3, #0]
 8004306:	021b      	lsls	r3, r3, #8
 8004308:	687a      	ldr	r2, [r7, #4]
 800430a:	3204      	adds	r2, #4
 800430c:	7812      	ldrb	r2, [r2, #0]
 800430e:	4313      	orrs	r3, r2
 8004310:	617b      	str	r3, [r7, #20]
  /* Load the selected MAC address high register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_HBASE + MacAddr))) = tmpreg1;
 8004312:	68ba      	ldr	r2, [r7, #8]
 8004314:	4b11      	ldr	r3, [pc, #68]	; (800435c <ETH_MACAddressConfig+0x68>)
 8004316:	4413      	add	r3, r2
 8004318:	461a      	mov	r2, r3
 800431a:	697b      	ldr	r3, [r7, #20]
 800431c:	6013      	str	r3, [r2, #0]
  /* Calculate the selected MAC address low register */
  tmpreg1 = ((uint32_t)Addr[3U] << 24U) | ((uint32_t)Addr[2U] << 16U) | ((uint32_t)Addr[1U] << 8U) | Addr[0U];
 800431e:	687b      	ldr	r3, [r7, #4]
 8004320:	3303      	adds	r3, #3
 8004322:	781b      	ldrb	r3, [r3, #0]
 8004324:	061a      	lsls	r2, r3, #24
 8004326:	687b      	ldr	r3, [r7, #4]
 8004328:	3302      	adds	r3, #2
 800432a:	781b      	ldrb	r3, [r3, #0]
 800432c:	041b      	lsls	r3, r3, #16
 800432e:	431a      	orrs	r2, r3
 8004330:	687b      	ldr	r3, [r7, #4]
 8004332:	3301      	adds	r3, #1
 8004334:	781b      	ldrb	r3, [r3, #0]
 8004336:	021b      	lsls	r3, r3, #8
 8004338:	4313      	orrs	r3, r2
 800433a:	687a      	ldr	r2, [r7, #4]
 800433c:	7812      	ldrb	r2, [r2, #0]
 800433e:	4313      	orrs	r3, r2
 8004340:	617b      	str	r3, [r7, #20]

  /* Load the selected MAC address low register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_LBASE + MacAddr))) = tmpreg1;
 8004342:	68ba      	ldr	r2, [r7, #8]
 8004344:	4b06      	ldr	r3, [pc, #24]	; (8004360 <ETH_MACAddressConfig+0x6c>)
 8004346:	4413      	add	r3, r2
 8004348:	461a      	mov	r2, r3
 800434a:	697b      	ldr	r3, [r7, #20]
 800434c:	6013      	str	r3, [r2, #0]
}
 800434e:	bf00      	nop
 8004350:	371c      	adds	r7, #28
 8004352:	46bd      	mov	sp, r7
 8004354:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004358:	4770      	bx	lr
 800435a:	bf00      	nop
 800435c:	40028040 	.word	0x40028040
 8004360:	40028044 	.word	0x40028044

08004364 <ETH_DMATxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMATxDescListInit(ETH_HandleTypeDef *heth)
{
 8004364:	b480      	push	{r7}
 8004366:	b085      	sub	sp, #20
 8004368:	af00      	add	r7, sp, #0
 800436a:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmatxdesc;
  uint32_t i;

  /* Fill each DMATxDesc descriptor with the right values */
  for (i = 0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 800436c:	2300      	movs	r3, #0
 800436e:	60fb      	str	r3, [r7, #12]
 8004370:	e03e      	b.n	80043f0 <ETH_DMATxDescListInit+0x8c>
  {
    dmatxdesc = heth->Init.TxDesc + i;
 8004372:	687b      	ldr	r3, [r7, #4]
 8004374:	68d9      	ldr	r1, [r3, #12]
 8004376:	68fa      	ldr	r2, [r7, #12]
 8004378:	4613      	mov	r3, r2
 800437a:	009b      	lsls	r3, r3, #2
 800437c:	4413      	add	r3, r2
 800437e:	00db      	lsls	r3, r3, #3
 8004380:	440b      	add	r3, r1
 8004382:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmatxdesc->DESC0, 0x0);
 8004384:	68bb      	ldr	r3, [r7, #8]
 8004386:	2200      	movs	r2, #0
 8004388:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmatxdesc->DESC1, 0x0);
 800438a:	68bb      	ldr	r3, [r7, #8]
 800438c:	2200      	movs	r2, #0
 800438e:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmatxdesc->DESC2, 0x0);
 8004390:	68bb      	ldr	r3, [r7, #8]
 8004392:	2200      	movs	r2, #0
 8004394:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmatxdesc->DESC3, 0x0);
 8004396:	68bb      	ldr	r3, [r7, #8]
 8004398:	2200      	movs	r2, #0
 800439a:	60da      	str	r2, [r3, #12]

    WRITE_REG(heth->TxDescList.TxDesc[i], (uint32_t)dmatxdesc);
 800439c:	68b9      	ldr	r1, [r7, #8]
 800439e:	687b      	ldr	r3, [r7, #4]
 80043a0:	68fa      	ldr	r2, [r7, #12]
 80043a2:	3206      	adds	r2, #6
 80043a4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

    /* Set Second Address Chained bit */
    SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_TCH);
 80043a8:	68bb      	ldr	r3, [r7, #8]
 80043aa:	681b      	ldr	r3, [r3, #0]
 80043ac:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 80043b0:	68bb      	ldr	r3, [r7, #8]
 80043b2:	601a      	str	r2, [r3, #0]

    if (i < ((uint32_t)ETH_TX_DESC_CNT - 1U))
 80043b4:	68fb      	ldr	r3, [r7, #12]
 80043b6:	2b02      	cmp	r3, #2
 80043b8:	d80c      	bhi.n	80043d4 <ETH_DMATxDescListInit+0x70>
    {
      WRITE_REG(dmatxdesc->DESC3, (uint32_t)(heth->Init.TxDesc + i + 1U));
 80043ba:	687b      	ldr	r3, [r7, #4]
 80043bc:	68d9      	ldr	r1, [r3, #12]
 80043be:	68fb      	ldr	r3, [r7, #12]
 80043c0:	1c5a      	adds	r2, r3, #1
 80043c2:	4613      	mov	r3, r2
 80043c4:	009b      	lsls	r3, r3, #2
 80043c6:	4413      	add	r3, r2
 80043c8:	00db      	lsls	r3, r3, #3
 80043ca:	440b      	add	r3, r1
 80043cc:	461a      	mov	r2, r3
 80043ce:	68bb      	ldr	r3, [r7, #8]
 80043d0:	60da      	str	r2, [r3, #12]
 80043d2:	e004      	b.n	80043de <ETH_DMATxDescListInit+0x7a>
    }
    else
    {
      WRITE_REG(dmatxdesc->DESC3, (uint32_t)(heth->Init.TxDesc));
 80043d4:	687b      	ldr	r3, [r7, #4]
 80043d6:	68db      	ldr	r3, [r3, #12]
 80043d8:	461a      	mov	r2, r3
 80043da:	68bb      	ldr	r3, [r7, #8]
 80043dc:	60da      	str	r2, [r3, #12]
    }

    /* Set the DMA Tx descriptors checksum insertion */
    SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_CHECKSUMTCPUDPICMPFULL);
 80043de:	68bb      	ldr	r3, [r7, #8]
 80043e0:	681b      	ldr	r3, [r3, #0]
 80043e2:	f443 0240 	orr.w	r2, r3, #12582912	; 0xc00000
 80043e6:	68bb      	ldr	r3, [r7, #8]
 80043e8:	601a      	str	r2, [r3, #0]
  for (i = 0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 80043ea:	68fb      	ldr	r3, [r7, #12]
 80043ec:	3301      	adds	r3, #1
 80043ee:	60fb      	str	r3, [r7, #12]
 80043f0:	68fb      	ldr	r3, [r7, #12]
 80043f2:	2b03      	cmp	r3, #3
 80043f4:	d9bd      	bls.n	8004372 <ETH_DMATxDescListInit+0xe>
  }

  heth->TxDescList.CurTxDesc = 0;
 80043f6:	687b      	ldr	r3, [r7, #4]
 80043f8:	2200      	movs	r2, #0
 80043fa:	629a      	str	r2, [r3, #40]	; 0x28

  /* Set Transmit Descriptor List Address */
  WRITE_REG(heth->Instance->DMATDLAR, (uint32_t) heth->Init.TxDesc);
 80043fc:	687b      	ldr	r3, [r7, #4]
 80043fe:	68da      	ldr	r2, [r3, #12]
 8004400:	687b      	ldr	r3, [r7, #4]
 8004402:	681b      	ldr	r3, [r3, #0]
 8004404:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8004408:	611a      	str	r2, [r3, #16]
}
 800440a:	bf00      	nop
 800440c:	3714      	adds	r7, #20
 800440e:	46bd      	mov	sp, r7
 8004410:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004414:	4770      	bx	lr

08004416 <ETH_DMARxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMARxDescListInit(ETH_HandleTypeDef *heth)
{
 8004416:	b480      	push	{r7}
 8004418:	b085      	sub	sp, #20
 800441a:	af00      	add	r7, sp, #0
 800441c:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmarxdesc;
  uint32_t i;

  for (i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 800441e:	2300      	movs	r3, #0
 8004420:	60fb      	str	r3, [r7, #12]
 8004422:	e046      	b.n	80044b2 <ETH_DMARxDescListInit+0x9c>
  {
    dmarxdesc =  heth->Init.RxDesc + i;
 8004424:	687b      	ldr	r3, [r7, #4]
 8004426:	6919      	ldr	r1, [r3, #16]
 8004428:	68fa      	ldr	r2, [r7, #12]
 800442a:	4613      	mov	r3, r2
 800442c:	009b      	lsls	r3, r3, #2
 800442e:	4413      	add	r3, r2
 8004430:	00db      	lsls	r3, r3, #3
 8004432:	440b      	add	r3, r1
 8004434:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmarxdesc->DESC0, 0x0);
 8004436:	68bb      	ldr	r3, [r7, #8]
 8004438:	2200      	movs	r2, #0
 800443a:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmarxdesc->DESC1, 0x0);
 800443c:	68bb      	ldr	r3, [r7, #8]
 800443e:	2200      	movs	r2, #0
 8004440:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmarxdesc->DESC2, 0x0);
 8004442:	68bb      	ldr	r3, [r7, #8]
 8004444:	2200      	movs	r2, #0
 8004446:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmarxdesc->DESC3, 0x0);
 8004448:	68bb      	ldr	r3, [r7, #8]
 800444a:	2200      	movs	r2, #0
 800444c:	60da      	str	r2, [r3, #12]
    WRITE_REG(dmarxdesc->BackupAddr0, 0x0);
 800444e:	68bb      	ldr	r3, [r7, #8]
 8004450:	2200      	movs	r2, #0
 8004452:	621a      	str	r2, [r3, #32]
    WRITE_REG(dmarxdesc->BackupAddr1, 0x0);
 8004454:	68bb      	ldr	r3, [r7, #8]
 8004456:	2200      	movs	r2, #0
 8004458:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set Own bit of the Rx descriptor Status */
    dmarxdesc->DESC0 = ETH_DMARXDESC_OWN;
 800445a:	68bb      	ldr	r3, [r7, #8]
 800445c:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8004460:	601a      	str	r2, [r3, #0]

    /* Set Buffer1 size and Second Address Chained bit */
    dmarxdesc->DESC1 = ETH_DMARXDESC_RCH | ETH_RX_BUF_SIZE;
 8004462:	68bb      	ldr	r3, [r7, #8]
 8004464:	f244 52f4 	movw	r2, #17908	; 0x45f4
 8004468:	605a      	str	r2, [r3, #4]

    /* Enable Ethernet DMA Rx Descriptor interrupt */
    dmarxdesc->DESC1 &= ~ETH_DMARXDESC_DIC;
 800446a:	68bb      	ldr	r3, [r7, #8]
 800446c:	685b      	ldr	r3, [r3, #4]
 800446e:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8004472:	68bb      	ldr	r3, [r7, #8]
 8004474:	605a      	str	r2, [r3, #4]

    /* Set Rx descritors addresses */
    WRITE_REG(heth->RxDescList.RxDesc[i], (uint32_t)dmarxdesc);
 8004476:	68b9      	ldr	r1, [r7, #8]
 8004478:	687b      	ldr	r3, [r7, #4]
 800447a:	68fa      	ldr	r2, [r7, #12]
 800447c:	3212      	adds	r2, #18
 800447e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

    if (i < ((uint32_t)ETH_RX_DESC_CNT - 1U))
 8004482:	68fb      	ldr	r3, [r7, #12]
 8004484:	2b02      	cmp	r3, #2
 8004486:	d80c      	bhi.n	80044a2 <ETH_DMARxDescListInit+0x8c>
    {
      WRITE_REG(dmarxdesc->DESC3, (uint32_t)(heth->Init.RxDesc + i + 1U));
 8004488:	687b      	ldr	r3, [r7, #4]
 800448a:	6919      	ldr	r1, [r3, #16]
 800448c:	68fb      	ldr	r3, [r7, #12]
 800448e:	1c5a      	adds	r2, r3, #1
 8004490:	4613      	mov	r3, r2
 8004492:	009b      	lsls	r3, r3, #2
 8004494:	4413      	add	r3, r2
 8004496:	00db      	lsls	r3, r3, #3
 8004498:	440b      	add	r3, r1
 800449a:	461a      	mov	r2, r3
 800449c:	68bb      	ldr	r3, [r7, #8]
 800449e:	60da      	str	r2, [r3, #12]
 80044a0:	e004      	b.n	80044ac <ETH_DMARxDescListInit+0x96>
    }
    else
    {
      WRITE_REG(dmarxdesc->DESC3, (uint32_t)(heth->Init.RxDesc));
 80044a2:	687b      	ldr	r3, [r7, #4]
 80044a4:	691b      	ldr	r3, [r3, #16]
 80044a6:	461a      	mov	r2, r3
 80044a8:	68bb      	ldr	r3, [r7, #8]
 80044aa:	60da      	str	r2, [r3, #12]
  for (i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 80044ac:	68fb      	ldr	r3, [r7, #12]
 80044ae:	3301      	adds	r3, #1
 80044b0:	60fb      	str	r3, [r7, #12]
 80044b2:	68fb      	ldr	r3, [r7, #12]
 80044b4:	2b03      	cmp	r3, #3
 80044b6:	d9b5      	bls.n	8004424 <ETH_DMARxDescListInit+0xe>
    }
  }

  WRITE_REG(heth->RxDescList.RxDescIdx, 0);
 80044b8:	687b      	ldr	r3, [r7, #4]
 80044ba:	2200      	movs	r2, #0
 80044bc:	65da      	str	r2, [r3, #92]	; 0x5c
  WRITE_REG(heth->RxDescList.RxDescCnt, 0);
 80044be:	687b      	ldr	r3, [r7, #4]
 80044c0:	2200      	movs	r2, #0
 80044c2:	661a      	str	r2, [r3, #96]	; 0x60
  WRITE_REG(heth->RxDescList.RxBuildDescIdx, 0);
 80044c4:	687b      	ldr	r3, [r7, #4]
 80044c6:	2200      	movs	r2, #0
 80044c8:	669a      	str	r2, [r3, #104]	; 0x68
  WRITE_REG(heth->RxDescList.RxBuildDescCnt, 0);
 80044ca:	687b      	ldr	r3, [r7, #4]
 80044cc:	2200      	movs	r2, #0
 80044ce:	66da      	str	r2, [r3, #108]	; 0x6c
  WRITE_REG(heth->RxDescList.ItMode, 0);
 80044d0:	687b      	ldr	r3, [r7, #4]
 80044d2:	2200      	movs	r2, #0
 80044d4:	659a      	str	r2, [r3, #88]	; 0x58

  /* Set Receive Descriptor List Address */
  WRITE_REG(heth->Instance->DMARDLAR, (uint32_t) heth->Init.RxDesc);
 80044d6:	687b      	ldr	r3, [r7, #4]
 80044d8:	691a      	ldr	r2, [r3, #16]
 80044da:	687b      	ldr	r3, [r7, #4]
 80044dc:	681b      	ldr	r3, [r3, #0]
 80044de:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80044e2:	60da      	str	r2, [r3, #12]
}
 80044e4:	bf00      	nop
 80044e6:	3714      	adds	r7, #20
 80044e8:	46bd      	mov	sp, r7
 80044ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044ee:	4770      	bx	lr

080044f0 <HAL_FLASH_Program>:
  * @param  Data specifies the data to be programmed
  * 
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Program(uint32_t TypeProgram, uint32_t Address, uint64_t Data)
{
 80044f0:	b580      	push	{r7, lr}
 80044f2:	b086      	sub	sp, #24
 80044f4:	af00      	add	r7, sp, #0
 80044f6:	60f8      	str	r0, [r7, #12]
 80044f8:	60b9      	str	r1, [r7, #8]
 80044fa:	e9c7 2300 	strd	r2, r3, [r7]
  HAL_StatusTypeDef status = HAL_ERROR;
 80044fe:	2301      	movs	r3, #1
 8004500:	75fb      	strb	r3, [r7, #23]
  
  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8004502:	4b23      	ldr	r3, [pc, #140]	; (8004590 <HAL_FLASH_Program+0xa0>)
 8004504:	7e1b      	ldrb	r3, [r3, #24]
 8004506:	2b01      	cmp	r3, #1
 8004508:	d101      	bne.n	800450e <HAL_FLASH_Program+0x1e>
 800450a:	2302      	movs	r3, #2
 800450c:	e03b      	b.n	8004586 <HAL_FLASH_Program+0x96>
 800450e:	4b20      	ldr	r3, [pc, #128]	; (8004590 <HAL_FLASH_Program+0xa0>)
 8004510:	2201      	movs	r2, #1
 8004512:	761a      	strb	r2, [r3, #24]
  
  /* Check the parameters */
  assert_param(IS_FLASH_TYPEPROGRAM(TypeProgram));
  
  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8004514:	f24c 3050 	movw	r0, #50000	; 0xc350
 8004518:	f000 f870 	bl	80045fc <FLASH_WaitForLastOperation>
 800451c:	4603      	mov	r3, r0
 800451e:	75fb      	strb	r3, [r7, #23]
  
  if(status == HAL_OK)
 8004520:	7dfb      	ldrb	r3, [r7, #23]
 8004522:	2b00      	cmp	r3, #0
 8004524:	d12b      	bne.n	800457e <HAL_FLASH_Program+0x8e>
  {
    if(TypeProgram == FLASH_TYPEPROGRAM_BYTE)
 8004526:	68fb      	ldr	r3, [r7, #12]
 8004528:	2b00      	cmp	r3, #0
 800452a:	d105      	bne.n	8004538 <HAL_FLASH_Program+0x48>
    {
      /*Program byte (8-bit) at a specified address.*/
      FLASH_Program_Byte(Address, (uint8_t) Data);
 800452c:	783b      	ldrb	r3, [r7, #0]
 800452e:	4619      	mov	r1, r3
 8004530:	68b8      	ldr	r0, [r7, #8]
 8004532:	f000 f91b 	bl	800476c <FLASH_Program_Byte>
 8004536:	e016      	b.n	8004566 <HAL_FLASH_Program+0x76>
    }
    else if(TypeProgram == FLASH_TYPEPROGRAM_HALFWORD)
 8004538:	68fb      	ldr	r3, [r7, #12]
 800453a:	2b01      	cmp	r3, #1
 800453c:	d105      	bne.n	800454a <HAL_FLASH_Program+0x5a>
    {
      /*Program halfword (16-bit) at a specified address.*/
      FLASH_Program_HalfWord(Address, (uint16_t) Data);
 800453e:	883b      	ldrh	r3, [r7, #0]
 8004540:	4619      	mov	r1, r3
 8004542:	68b8      	ldr	r0, [r7, #8]
 8004544:	f000 f8ee 	bl	8004724 <FLASH_Program_HalfWord>
 8004548:	e00d      	b.n	8004566 <HAL_FLASH_Program+0x76>
    }
    else if(TypeProgram == FLASH_TYPEPROGRAM_WORD)
 800454a:	68fb      	ldr	r3, [r7, #12]
 800454c:	2b02      	cmp	r3, #2
 800454e:	d105      	bne.n	800455c <HAL_FLASH_Program+0x6c>
    {
      /*Program word (32-bit) at a specified address.*/
      FLASH_Program_Word(Address, (uint32_t) Data);
 8004550:	683b      	ldr	r3, [r7, #0]
 8004552:	4619      	mov	r1, r3
 8004554:	68b8      	ldr	r0, [r7, #8]
 8004556:	f000 f8c3 	bl	80046e0 <FLASH_Program_Word>
 800455a:	e004      	b.n	8004566 <HAL_FLASH_Program+0x76>
    }
    else
    {
      /*Program double word (64-bit) at a specified address.*/
      FLASH_Program_DoubleWord(Address, Data);
 800455c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004560:	68b8      	ldr	r0, [r7, #8]
 8004562:	f000 f88b 	bl	800467c <FLASH_Program_DoubleWord>
    }
    
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8004566:	f24c 3050 	movw	r0, #50000	; 0xc350
 800456a:	f000 f847 	bl	80045fc <FLASH_WaitForLastOperation>
 800456e:	4603      	mov	r3, r0
 8004570:	75fb      	strb	r3, [r7, #23]
    
    /* If the program operation is completed, disable the PG Bit */
    FLASH->CR &= (~FLASH_CR_PG);  
 8004572:	4b08      	ldr	r3, [pc, #32]	; (8004594 <HAL_FLASH_Program+0xa4>)
 8004574:	691b      	ldr	r3, [r3, #16]
 8004576:	4a07      	ldr	r2, [pc, #28]	; (8004594 <HAL_FLASH_Program+0xa4>)
 8004578:	f023 0301 	bic.w	r3, r3, #1
 800457c:	6113      	str	r3, [r2, #16]
  }
  
  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 800457e:	4b04      	ldr	r3, [pc, #16]	; (8004590 <HAL_FLASH_Program+0xa0>)
 8004580:	2200      	movs	r2, #0
 8004582:	761a      	strb	r2, [r3, #24]
  
  return status;
 8004584:	7dfb      	ldrb	r3, [r7, #23]
}
 8004586:	4618      	mov	r0, r3
 8004588:	3718      	adds	r7, #24
 800458a:	46bd      	mov	sp, r7
 800458c:	bd80      	pop	{r7, pc}
 800458e:	bf00      	nop
 8004590:	20000b68 	.word	0x20000b68
 8004594:	40023c00 	.word	0x40023c00

08004598 <HAL_FLASH_Unlock>:
/**
  * @brief  Unlock the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Unlock(void)
{
 8004598:	b480      	push	{r7}
 800459a:	b083      	sub	sp, #12
 800459c:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_OK;
 800459e:	2300      	movs	r3, #0
 80045a0:	71fb      	strb	r3, [r7, #7]

  if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 80045a2:	4b0b      	ldr	r3, [pc, #44]	; (80045d0 <HAL_FLASH_Unlock+0x38>)
 80045a4:	691b      	ldr	r3, [r3, #16]
 80045a6:	2b00      	cmp	r3, #0
 80045a8:	da0b      	bge.n	80045c2 <HAL_FLASH_Unlock+0x2a>
  {
    /* Authorize the FLASH Registers access */
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 80045aa:	4b09      	ldr	r3, [pc, #36]	; (80045d0 <HAL_FLASH_Unlock+0x38>)
 80045ac:	4a09      	ldr	r2, [pc, #36]	; (80045d4 <HAL_FLASH_Unlock+0x3c>)
 80045ae:	605a      	str	r2, [r3, #4]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 80045b0:	4b07      	ldr	r3, [pc, #28]	; (80045d0 <HAL_FLASH_Unlock+0x38>)
 80045b2:	4a09      	ldr	r2, [pc, #36]	; (80045d8 <HAL_FLASH_Unlock+0x40>)
 80045b4:	605a      	str	r2, [r3, #4]

    /* Verify Flash is unlocked */
    if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 80045b6:	4b06      	ldr	r3, [pc, #24]	; (80045d0 <HAL_FLASH_Unlock+0x38>)
 80045b8:	691b      	ldr	r3, [r3, #16]
 80045ba:	2b00      	cmp	r3, #0
 80045bc:	da01      	bge.n	80045c2 <HAL_FLASH_Unlock+0x2a>
    {
      status = HAL_ERROR;
 80045be:	2301      	movs	r3, #1
 80045c0:	71fb      	strb	r3, [r7, #7]
    }
  }

  return status;
 80045c2:	79fb      	ldrb	r3, [r7, #7]
}
 80045c4:	4618      	mov	r0, r3
 80045c6:	370c      	adds	r7, #12
 80045c8:	46bd      	mov	sp, r7
 80045ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045ce:	4770      	bx	lr
 80045d0:	40023c00 	.word	0x40023c00
 80045d4:	45670123 	.word	0x45670123
 80045d8:	cdef89ab 	.word	0xcdef89ab

080045dc <HAL_FLASH_Lock>:
/**
  * @brief  Locks the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Lock(void)
{
 80045dc:	b480      	push	{r7}
 80045de:	af00      	add	r7, sp, #0
  /* Set the LOCK Bit to lock the FLASH Registers access */
  FLASH->CR |= FLASH_CR_LOCK;
 80045e0:	4b05      	ldr	r3, [pc, #20]	; (80045f8 <HAL_FLASH_Lock+0x1c>)
 80045e2:	691b      	ldr	r3, [r3, #16]
 80045e4:	4a04      	ldr	r2, [pc, #16]	; (80045f8 <HAL_FLASH_Lock+0x1c>)
 80045e6:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80045ea:	6113      	str	r3, [r2, #16]
  
  return HAL_OK;  
 80045ec:	2300      	movs	r3, #0
}
 80045ee:	4618      	mov	r0, r3
 80045f0:	46bd      	mov	sp, r7
 80045f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045f6:	4770      	bx	lr
 80045f8:	40023c00 	.word	0x40023c00

080045fc <FLASH_WaitForLastOperation>:
  * @brief  Wait for a FLASH operation to complete.
  * @param  Timeout maximum flash operationtimeout
  * @retval HAL Status
  */
HAL_StatusTypeDef FLASH_WaitForLastOperation(uint32_t Timeout)
{ 
 80045fc:	b580      	push	{r7, lr}
 80045fe:	b084      	sub	sp, #16
 8004600:	af00      	add	r7, sp, #0
 8004602:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8004604:	2300      	movs	r3, #0
 8004606:	60fb      	str	r3, [r7, #12]
  
  /* Clear Error Code */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8004608:	4b1a      	ldr	r3, [pc, #104]	; (8004674 <FLASH_WaitForLastOperation+0x78>)
 800460a:	2200      	movs	r2, #0
 800460c:	61da      	str	r2, [r3, #28]
  
  /* Wait for the FLASH operation to complete by polling on BUSY flag to be reset.
     Even if the FLASH operation fails, the BUSY flag will be reset and an error
     flag will be set */
  /* Get tick */
  tickstart = HAL_GetTick();
 800460e:	f7fe f9bd 	bl	800298c <HAL_GetTick>
 8004612:	60f8      	str	r0, [r7, #12]

  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET) 
 8004614:	e010      	b.n	8004638 <FLASH_WaitForLastOperation+0x3c>
  { 
    if(Timeout != HAL_MAX_DELAY)
 8004616:	687b      	ldr	r3, [r7, #4]
 8004618:	f1b3 3fff 	cmp.w	r3, #4294967295
 800461c:	d00c      	beq.n	8004638 <FLASH_WaitForLastOperation+0x3c>
    {
      if((Timeout == 0U)||((HAL_GetTick() - tickstart ) > Timeout))
 800461e:	687b      	ldr	r3, [r7, #4]
 8004620:	2b00      	cmp	r3, #0
 8004622:	d007      	beq.n	8004634 <FLASH_WaitForLastOperation+0x38>
 8004624:	f7fe f9b2 	bl	800298c <HAL_GetTick>
 8004628:	4602      	mov	r2, r0
 800462a:	68fb      	ldr	r3, [r7, #12]
 800462c:	1ad3      	subs	r3, r2, r3
 800462e:	687a      	ldr	r2, [r7, #4]
 8004630:	429a      	cmp	r2, r3
 8004632:	d201      	bcs.n	8004638 <FLASH_WaitForLastOperation+0x3c>
      {
        return HAL_TIMEOUT;
 8004634:	2303      	movs	r3, #3
 8004636:	e019      	b.n	800466c <FLASH_WaitForLastOperation+0x70>
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET) 
 8004638:	4b0f      	ldr	r3, [pc, #60]	; (8004678 <FLASH_WaitForLastOperation+0x7c>)
 800463a:	68db      	ldr	r3, [r3, #12]
 800463c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004640:	2b00      	cmp	r3, #0
 8004642:	d1e8      	bne.n	8004616 <FLASH_WaitForLastOperation+0x1a>
      }
    } 
  }

  /* Check FLASH End of Operation flag  */
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP) != RESET)
 8004644:	4b0c      	ldr	r3, [pc, #48]	; (8004678 <FLASH_WaitForLastOperation+0x7c>)
 8004646:	68db      	ldr	r3, [r3, #12]
 8004648:	f003 0301 	and.w	r3, r3, #1
 800464c:	2b00      	cmp	r3, #0
 800464e:	d002      	beq.n	8004656 <FLASH_WaitForLastOperation+0x5a>
  {
    /* Clear FLASH End of Operation pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 8004650:	4b09      	ldr	r3, [pc, #36]	; (8004678 <FLASH_WaitForLastOperation+0x7c>)
 8004652:	2201      	movs	r2, #1
 8004654:	60da      	str	r2, [r3, #12]
  }
#if defined(FLASH_SR_RDERR)  
  if(__HAL_FLASH_GET_FLAG((FLASH_FLAG_OPERR | FLASH_FLAG_WRPERR | FLASH_FLAG_PGAERR | \
 8004656:	4b08      	ldr	r3, [pc, #32]	; (8004678 <FLASH_WaitForLastOperation+0x7c>)
 8004658:	68db      	ldr	r3, [r3, #12]
 800465a:	f403 73f9 	and.w	r3, r3, #498	; 0x1f2
 800465e:	2b00      	cmp	r3, #0
 8004660:	d003      	beq.n	800466a <FLASH_WaitForLastOperation+0x6e>
  if(__HAL_FLASH_GET_FLAG((FLASH_FLAG_OPERR | FLASH_FLAG_WRPERR | FLASH_FLAG_PGAERR | \
                           FLASH_FLAG_PGPERR | FLASH_FLAG_PGSERR)) != RESET)
#endif /* FLASH_SR_RDERR */
  {
    /*Save the error code*/
    FLASH_SetErrorCode();
 8004662:	f000 f8a5 	bl	80047b0 <FLASH_SetErrorCode>
    return HAL_ERROR;
 8004666:	2301      	movs	r3, #1
 8004668:	e000      	b.n	800466c <FLASH_WaitForLastOperation+0x70>
  }

  /* If there is no error flag set */
  return HAL_OK;
 800466a:	2300      	movs	r3, #0
  
}  
 800466c:	4618      	mov	r0, r3
 800466e:	3710      	adds	r7, #16
 8004670:	46bd      	mov	sp, r7
 8004672:	bd80      	pop	{r7, pc}
 8004674:	20000b68 	.word	0x20000b68
 8004678:	40023c00 	.word	0x40023c00

0800467c <FLASH_Program_DoubleWord>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_DoubleWord(uint32_t Address, uint64_t Data)
{
 800467c:	b480      	push	{r7}
 800467e:	b085      	sub	sp, #20
 8004680:	af00      	add	r7, sp, #0
 8004682:	60f8      	str	r0, [r7, #12]
 8004684:	e9c7 2300 	strd	r2, r3, [r7]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8004688:	4b14      	ldr	r3, [pc, #80]	; (80046dc <FLASH_Program_DoubleWord+0x60>)
 800468a:	691b      	ldr	r3, [r3, #16]
 800468c:	4a13      	ldr	r2, [pc, #76]	; (80046dc <FLASH_Program_DoubleWord+0x60>)
 800468e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004692:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_DOUBLE_WORD;
 8004694:	4b11      	ldr	r3, [pc, #68]	; (80046dc <FLASH_Program_DoubleWord+0x60>)
 8004696:	691b      	ldr	r3, [r3, #16]
 8004698:	4a10      	ldr	r2, [pc, #64]	; (80046dc <FLASH_Program_DoubleWord+0x60>)
 800469a:	f443 7340 	orr.w	r3, r3, #768	; 0x300
 800469e:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 80046a0:	4b0e      	ldr	r3, [pc, #56]	; (80046dc <FLASH_Program_DoubleWord+0x60>)
 80046a2:	691b      	ldr	r3, [r3, #16]
 80046a4:	4a0d      	ldr	r2, [pc, #52]	; (80046dc <FLASH_Program_DoubleWord+0x60>)
 80046a6:	f043 0301 	orr.w	r3, r3, #1
 80046aa:	6113      	str	r3, [r2, #16]

  /* Program first word */
  *(__IO uint32_t*)Address = (uint32_t)Data;
 80046ac:	68fb      	ldr	r3, [r7, #12]
 80046ae:	683a      	ldr	r2, [r7, #0]
 80046b0:	601a      	str	r2, [r3, #0]
           so that all instructions following the ISB are fetched from cache or memory,
           after the instruction has been completed.
 */
__STATIC_FORCEINLINE void __ISB(void)
{
  __ASM volatile ("isb 0xF":::"memory");
 80046b2:	f3bf 8f6f 	isb	sy
}
 80046b6:	bf00      	nop
  /* Barrier to ensure programming is performed in 2 steps, in right order
    (independently of compiler optimization behavior) */
  __ISB();

  /* Program second word */
  *(__IO uint32_t*)(Address+4) = (uint32_t)(Data >> 32);
 80046b8:	e9d7 0100 	ldrd	r0, r1, [r7]
 80046bc:	f04f 0200 	mov.w	r2, #0
 80046c0:	f04f 0300 	mov.w	r3, #0
 80046c4:	000a      	movs	r2, r1
 80046c6:	2300      	movs	r3, #0
 80046c8:	68f9      	ldr	r1, [r7, #12]
 80046ca:	3104      	adds	r1, #4
 80046cc:	4613      	mov	r3, r2
 80046ce:	600b      	str	r3, [r1, #0]
}
 80046d0:	bf00      	nop
 80046d2:	3714      	adds	r7, #20
 80046d4:	46bd      	mov	sp, r7
 80046d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046da:	4770      	bx	lr
 80046dc:	40023c00 	.word	0x40023c00

080046e0 <FLASH_Program_Word>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_Word(uint32_t Address, uint32_t Data)
{
 80046e0:	b480      	push	{r7}
 80046e2:	b083      	sub	sp, #12
 80046e4:	af00      	add	r7, sp, #0
 80046e6:	6078      	str	r0, [r7, #4]
 80046e8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 80046ea:	4b0d      	ldr	r3, [pc, #52]	; (8004720 <FLASH_Program_Word+0x40>)
 80046ec:	691b      	ldr	r3, [r3, #16]
 80046ee:	4a0c      	ldr	r2, [pc, #48]	; (8004720 <FLASH_Program_Word+0x40>)
 80046f0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80046f4:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_WORD;
 80046f6:	4b0a      	ldr	r3, [pc, #40]	; (8004720 <FLASH_Program_Word+0x40>)
 80046f8:	691b      	ldr	r3, [r3, #16]
 80046fa:	4a09      	ldr	r2, [pc, #36]	; (8004720 <FLASH_Program_Word+0x40>)
 80046fc:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8004700:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 8004702:	4b07      	ldr	r3, [pc, #28]	; (8004720 <FLASH_Program_Word+0x40>)
 8004704:	691b      	ldr	r3, [r3, #16]
 8004706:	4a06      	ldr	r2, [pc, #24]	; (8004720 <FLASH_Program_Word+0x40>)
 8004708:	f043 0301 	orr.w	r3, r3, #1
 800470c:	6113      	str	r3, [r2, #16]

  *(__IO uint32_t*)Address = Data;
 800470e:	687b      	ldr	r3, [r7, #4]
 8004710:	683a      	ldr	r2, [r7, #0]
 8004712:	601a      	str	r2, [r3, #0]
}
 8004714:	bf00      	nop
 8004716:	370c      	adds	r7, #12
 8004718:	46bd      	mov	sp, r7
 800471a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800471e:	4770      	bx	lr
 8004720:	40023c00 	.word	0x40023c00

08004724 <FLASH_Program_HalfWord>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_HalfWord(uint32_t Address, uint16_t Data)
{
 8004724:	b480      	push	{r7}
 8004726:	b083      	sub	sp, #12
 8004728:	af00      	add	r7, sp, #0
 800472a:	6078      	str	r0, [r7, #4]
 800472c:	460b      	mov	r3, r1
 800472e:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8004730:	4b0d      	ldr	r3, [pc, #52]	; (8004768 <FLASH_Program_HalfWord+0x44>)
 8004732:	691b      	ldr	r3, [r3, #16]
 8004734:	4a0c      	ldr	r2, [pc, #48]	; (8004768 <FLASH_Program_HalfWord+0x44>)
 8004736:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800473a:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_HALF_WORD;
 800473c:	4b0a      	ldr	r3, [pc, #40]	; (8004768 <FLASH_Program_HalfWord+0x44>)
 800473e:	691b      	ldr	r3, [r3, #16]
 8004740:	4a09      	ldr	r2, [pc, #36]	; (8004768 <FLASH_Program_HalfWord+0x44>)
 8004742:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004746:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 8004748:	4b07      	ldr	r3, [pc, #28]	; (8004768 <FLASH_Program_HalfWord+0x44>)
 800474a:	691b      	ldr	r3, [r3, #16]
 800474c:	4a06      	ldr	r2, [pc, #24]	; (8004768 <FLASH_Program_HalfWord+0x44>)
 800474e:	f043 0301 	orr.w	r3, r3, #1
 8004752:	6113      	str	r3, [r2, #16]

  *(__IO uint16_t*)Address = Data;
 8004754:	687b      	ldr	r3, [r7, #4]
 8004756:	887a      	ldrh	r2, [r7, #2]
 8004758:	801a      	strh	r2, [r3, #0]
}
 800475a:	bf00      	nop
 800475c:	370c      	adds	r7, #12
 800475e:	46bd      	mov	sp, r7
 8004760:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004764:	4770      	bx	lr
 8004766:	bf00      	nop
 8004768:	40023c00 	.word	0x40023c00

0800476c <FLASH_Program_Byte>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_Byte(uint32_t Address, uint8_t Data)
{
 800476c:	b480      	push	{r7}
 800476e:	b083      	sub	sp, #12
 8004770:	af00      	add	r7, sp, #0
 8004772:	6078      	str	r0, [r7, #4]
 8004774:	460b      	mov	r3, r1
 8004776:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8004778:	4b0c      	ldr	r3, [pc, #48]	; (80047ac <FLASH_Program_Byte+0x40>)
 800477a:	691b      	ldr	r3, [r3, #16]
 800477c:	4a0b      	ldr	r2, [pc, #44]	; (80047ac <FLASH_Program_Byte+0x40>)
 800477e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004782:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_BYTE;
 8004784:	4b09      	ldr	r3, [pc, #36]	; (80047ac <FLASH_Program_Byte+0x40>)
 8004786:	4a09      	ldr	r2, [pc, #36]	; (80047ac <FLASH_Program_Byte+0x40>)
 8004788:	691b      	ldr	r3, [r3, #16]
 800478a:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 800478c:	4b07      	ldr	r3, [pc, #28]	; (80047ac <FLASH_Program_Byte+0x40>)
 800478e:	691b      	ldr	r3, [r3, #16]
 8004790:	4a06      	ldr	r2, [pc, #24]	; (80047ac <FLASH_Program_Byte+0x40>)
 8004792:	f043 0301 	orr.w	r3, r3, #1
 8004796:	6113      	str	r3, [r2, #16]

  *(__IO uint8_t*)Address = Data;
 8004798:	687b      	ldr	r3, [r7, #4]
 800479a:	78fa      	ldrb	r2, [r7, #3]
 800479c:	701a      	strb	r2, [r3, #0]
}
 800479e:	bf00      	nop
 80047a0:	370c      	adds	r7, #12
 80047a2:	46bd      	mov	sp, r7
 80047a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047a8:	4770      	bx	lr
 80047aa:	bf00      	nop
 80047ac:	40023c00 	.word	0x40023c00

080047b0 <FLASH_SetErrorCode>:
/**
  * @brief  Set the specific FLASH error flag.
  * @retval None
  */
static void FLASH_SetErrorCode(void)
{ 
 80047b0:	b480      	push	{r7}
 80047b2:	af00      	add	r7, sp, #0
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR) != RESET)
 80047b4:	4b2f      	ldr	r3, [pc, #188]	; (8004874 <FLASH_SetErrorCode+0xc4>)
 80047b6:	68db      	ldr	r3, [r3, #12]
 80047b8:	f003 0310 	and.w	r3, r3, #16
 80047bc:	2b00      	cmp	r3, #0
 80047be:	d008      	beq.n	80047d2 <FLASH_SetErrorCode+0x22>
  {
   pFlash.ErrorCode |= HAL_FLASH_ERROR_WRP;
 80047c0:	4b2d      	ldr	r3, [pc, #180]	; (8004878 <FLASH_SetErrorCode+0xc8>)
 80047c2:	69db      	ldr	r3, [r3, #28]
 80047c4:	f043 0310 	orr.w	r3, r3, #16
 80047c8:	4a2b      	ldr	r2, [pc, #172]	; (8004878 <FLASH_SetErrorCode+0xc8>)
 80047ca:	61d3      	str	r3, [r2, #28]
   
   /* Clear FLASH write protection error pending bit */
   __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_WRPERR);
 80047cc:	4b29      	ldr	r3, [pc, #164]	; (8004874 <FLASH_SetErrorCode+0xc4>)
 80047ce:	2210      	movs	r2, #16
 80047d0:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGAERR) != RESET)
 80047d2:	4b28      	ldr	r3, [pc, #160]	; (8004874 <FLASH_SetErrorCode+0xc4>)
 80047d4:	68db      	ldr	r3, [r3, #12]
 80047d6:	f003 0320 	and.w	r3, r3, #32
 80047da:	2b00      	cmp	r3, #0
 80047dc:	d008      	beq.n	80047f0 <FLASH_SetErrorCode+0x40>
  {
   pFlash.ErrorCode |= HAL_FLASH_ERROR_PGA;
 80047de:	4b26      	ldr	r3, [pc, #152]	; (8004878 <FLASH_SetErrorCode+0xc8>)
 80047e0:	69db      	ldr	r3, [r3, #28]
 80047e2:	f043 0308 	orr.w	r3, r3, #8
 80047e6:	4a24      	ldr	r2, [pc, #144]	; (8004878 <FLASH_SetErrorCode+0xc8>)
 80047e8:	61d3      	str	r3, [r2, #28]
   
   /* Clear FLASH Programming alignment error pending bit */
   __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGAERR);
 80047ea:	4b22      	ldr	r3, [pc, #136]	; (8004874 <FLASH_SetErrorCode+0xc4>)
 80047ec:	2220      	movs	r2, #32
 80047ee:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGPERR) != RESET)
 80047f0:	4b20      	ldr	r3, [pc, #128]	; (8004874 <FLASH_SetErrorCode+0xc4>)
 80047f2:	68db      	ldr	r3, [r3, #12]
 80047f4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80047f8:	2b00      	cmp	r3, #0
 80047fa:	d008      	beq.n	800480e <FLASH_SetErrorCode+0x5e>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGP;
 80047fc:	4b1e      	ldr	r3, [pc, #120]	; (8004878 <FLASH_SetErrorCode+0xc8>)
 80047fe:	69db      	ldr	r3, [r3, #28]
 8004800:	f043 0304 	orr.w	r3, r3, #4
 8004804:	4a1c      	ldr	r2, [pc, #112]	; (8004878 <FLASH_SetErrorCode+0xc8>)
 8004806:	61d3      	str	r3, [r2, #28]
    
    /* Clear FLASH Programming parallelism error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGPERR);
 8004808:	4b1a      	ldr	r3, [pc, #104]	; (8004874 <FLASH_SetErrorCode+0xc4>)
 800480a:	2240      	movs	r2, #64	; 0x40
 800480c:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGSERR) != RESET)
 800480e:	4b19      	ldr	r3, [pc, #100]	; (8004874 <FLASH_SetErrorCode+0xc4>)
 8004810:	68db      	ldr	r3, [r3, #12]
 8004812:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004816:	2b00      	cmp	r3, #0
 8004818:	d008      	beq.n	800482c <FLASH_SetErrorCode+0x7c>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGS;
 800481a:	4b17      	ldr	r3, [pc, #92]	; (8004878 <FLASH_SetErrorCode+0xc8>)
 800481c:	69db      	ldr	r3, [r3, #28]
 800481e:	f043 0302 	orr.w	r3, r3, #2
 8004822:	4a15      	ldr	r2, [pc, #84]	; (8004878 <FLASH_SetErrorCode+0xc8>)
 8004824:	61d3      	str	r3, [r2, #28]
    
    /* Clear FLASH Programming sequence error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGSERR);
 8004826:	4b13      	ldr	r3, [pc, #76]	; (8004874 <FLASH_SetErrorCode+0xc4>)
 8004828:	2280      	movs	r2, #128	; 0x80
 800482a:	60da      	str	r2, [r3, #12]
  }
#if defined(FLASH_SR_RDERR) 
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_RDERR) != RESET)
 800482c:	4b11      	ldr	r3, [pc, #68]	; (8004874 <FLASH_SetErrorCode+0xc4>)
 800482e:	68db      	ldr	r3, [r3, #12]
 8004830:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004834:	2b00      	cmp	r3, #0
 8004836:	d009      	beq.n	800484c <FLASH_SetErrorCode+0x9c>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_RD;
 8004838:	4b0f      	ldr	r3, [pc, #60]	; (8004878 <FLASH_SetErrorCode+0xc8>)
 800483a:	69db      	ldr	r3, [r3, #28]
 800483c:	f043 0301 	orr.w	r3, r3, #1
 8004840:	4a0d      	ldr	r2, [pc, #52]	; (8004878 <FLASH_SetErrorCode+0xc8>)
 8004842:	61d3      	str	r3, [r2, #28]
    
    /* Clear FLASH Proprietary readout protection error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_RDERR);
 8004844:	4b0b      	ldr	r3, [pc, #44]	; (8004874 <FLASH_SetErrorCode+0xc4>)
 8004846:	f44f 7280 	mov.w	r2, #256	; 0x100
 800484a:	60da      	str	r2, [r3, #12]
  }
#endif /* FLASH_SR_RDERR */  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_OPERR) != RESET)
 800484c:	4b09      	ldr	r3, [pc, #36]	; (8004874 <FLASH_SetErrorCode+0xc4>)
 800484e:	68db      	ldr	r3, [r3, #12]
 8004850:	f003 0302 	and.w	r3, r3, #2
 8004854:	2b00      	cmp	r3, #0
 8004856:	d008      	beq.n	800486a <FLASH_SetErrorCode+0xba>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_OPERATION;
 8004858:	4b07      	ldr	r3, [pc, #28]	; (8004878 <FLASH_SetErrorCode+0xc8>)
 800485a:	69db      	ldr	r3, [r3, #28]
 800485c:	f043 0320 	orr.w	r3, r3, #32
 8004860:	4a05      	ldr	r2, [pc, #20]	; (8004878 <FLASH_SetErrorCode+0xc8>)
 8004862:	61d3      	str	r3, [r2, #28]
    
    /* Clear FLASH Operation error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_OPERR);
 8004864:	4b03      	ldr	r3, [pc, #12]	; (8004874 <FLASH_SetErrorCode+0xc4>)
 8004866:	2202      	movs	r2, #2
 8004868:	60da      	str	r2, [r3, #12]
  }
}
 800486a:	bf00      	nop
 800486c:	46bd      	mov	sp, r7
 800486e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004872:	4770      	bx	lr
 8004874:	40023c00 	.word	0x40023c00
 8004878:	20000b68 	.word	0x20000b68

0800487c <HAL_FLASHEx_Erase>:
  *         (0xFFFFFFFFU means that all the sectors have been correctly erased)
  *
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASHEx_Erase(FLASH_EraseInitTypeDef *pEraseInit, uint32_t *SectorError)
{
 800487c:	b580      	push	{r7, lr}
 800487e:	b084      	sub	sp, #16
 8004880:	af00      	add	r7, sp, #0
 8004882:	6078      	str	r0, [r7, #4]
 8004884:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_ERROR;
 8004886:	2301      	movs	r3, #1
 8004888:	73fb      	strb	r3, [r7, #15]
  uint32_t index = 0U;
 800488a:	2300      	movs	r3, #0
 800488c:	60bb      	str	r3, [r7, #8]

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 800488e:	4b32      	ldr	r3, [pc, #200]	; (8004958 <HAL_FLASHEx_Erase+0xdc>)
 8004890:	7e1b      	ldrb	r3, [r3, #24]
 8004892:	2b01      	cmp	r3, #1
 8004894:	d101      	bne.n	800489a <HAL_FLASHEx_Erase+0x1e>
 8004896:	2302      	movs	r3, #2
 8004898:	e05a      	b.n	8004950 <HAL_FLASHEx_Erase+0xd4>
 800489a:	4b2f      	ldr	r3, [pc, #188]	; (8004958 <HAL_FLASHEx_Erase+0xdc>)
 800489c:	2201      	movs	r2, #1
 800489e:	761a      	strb	r2, [r3, #24]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEERASE(pEraseInit->TypeErase));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 80048a0:	f24c 3050 	movw	r0, #50000	; 0xc350
 80048a4:	f7ff feaa 	bl	80045fc <FLASH_WaitForLastOperation>
 80048a8:	4603      	mov	r3, r0
 80048aa:	73fb      	strb	r3, [r7, #15]

  if (status == HAL_OK)
 80048ac:	7bfb      	ldrb	r3, [r7, #15]
 80048ae:	2b00      	cmp	r3, #0
 80048b0:	d14a      	bne.n	8004948 <HAL_FLASHEx_Erase+0xcc>
  {
    /*Initialization of SectorError variable*/
    *SectorError = 0xFFFFFFFFU;
 80048b2:	683b      	ldr	r3, [r7, #0]
 80048b4:	f04f 32ff 	mov.w	r2, #4294967295
 80048b8:	601a      	str	r2, [r3, #0]

    if (pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE)
 80048ba:	687b      	ldr	r3, [r7, #4]
 80048bc:	681b      	ldr	r3, [r3, #0]
 80048be:	2b01      	cmp	r3, #1
 80048c0:	d117      	bne.n	80048f2 <HAL_FLASHEx_Erase+0x76>
    {
      /*Mass erase to be done*/
      FLASH_MassErase((uint8_t) pEraseInit->VoltageRange, pEraseInit->Banks);
 80048c2:	687b      	ldr	r3, [r7, #4]
 80048c4:	691b      	ldr	r3, [r3, #16]
 80048c6:	b2da      	uxtb	r2, r3
 80048c8:	687b      	ldr	r3, [r7, #4]
 80048ca:	685b      	ldr	r3, [r3, #4]
 80048cc:	4619      	mov	r1, r3
 80048ce:	4610      	mov	r0, r2
 80048d0:	f000 f846 	bl	8004960 <FLASH_MassErase>

      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 80048d4:	f24c 3050 	movw	r0, #50000	; 0xc350
 80048d8:	f7ff fe90 	bl	80045fc <FLASH_WaitForLastOperation>
 80048dc:	4603      	mov	r3, r0
 80048de:	73fb      	strb	r3, [r7, #15]

      /* if the erase operation is completed, disable the MER Bit */
      FLASH->CR &= (~FLASH_MER_BIT);
 80048e0:	4b1e      	ldr	r3, [pc, #120]	; (800495c <HAL_FLASHEx_Erase+0xe0>)
 80048e2:	691b      	ldr	r3, [r3, #16]
 80048e4:	4a1d      	ldr	r2, [pc, #116]	; (800495c <HAL_FLASHEx_Erase+0xe0>)
 80048e6:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 80048ea:	f023 0304 	bic.w	r3, r3, #4
 80048ee:	6113      	str	r3, [r2, #16]
 80048f0:	e028      	b.n	8004944 <HAL_FLASHEx_Erase+0xc8>
    {
      /* Check the parameters */
      assert_param(IS_FLASH_NBSECTORS(pEraseInit->NbSectors + pEraseInit->Sector));

      /* Erase by sector by sector to be done*/
      for (index = pEraseInit->Sector; index < (pEraseInit->NbSectors + pEraseInit->Sector); index++)
 80048f2:	687b      	ldr	r3, [r7, #4]
 80048f4:	689b      	ldr	r3, [r3, #8]
 80048f6:	60bb      	str	r3, [r7, #8]
 80048f8:	e01c      	b.n	8004934 <HAL_FLASHEx_Erase+0xb8>
      {
        FLASH_Erase_Sector(index, (uint8_t) pEraseInit->VoltageRange);
 80048fa:	687b      	ldr	r3, [r7, #4]
 80048fc:	691b      	ldr	r3, [r3, #16]
 80048fe:	b2db      	uxtb	r3, r3
 8004900:	4619      	mov	r1, r3
 8004902:	68b8      	ldr	r0, [r7, #8]
 8004904:	f000 f866 	bl	80049d4 <FLASH_Erase_Sector>

        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8004908:	f24c 3050 	movw	r0, #50000	; 0xc350
 800490c:	f7ff fe76 	bl	80045fc <FLASH_WaitForLastOperation>
 8004910:	4603      	mov	r3, r0
 8004912:	73fb      	strb	r3, [r7, #15]

        /* If the erase operation is completed, disable the SER and SNB Bits */
        CLEAR_BIT(FLASH->CR, (FLASH_CR_SER | FLASH_CR_SNB));
 8004914:	4b11      	ldr	r3, [pc, #68]	; (800495c <HAL_FLASHEx_Erase+0xe0>)
 8004916:	691b      	ldr	r3, [r3, #16]
 8004918:	4a10      	ldr	r2, [pc, #64]	; (800495c <HAL_FLASHEx_Erase+0xe0>)
 800491a:	f023 03fa 	bic.w	r3, r3, #250	; 0xfa
 800491e:	6113      	str	r3, [r2, #16]

        if (status != HAL_OK)
 8004920:	7bfb      	ldrb	r3, [r7, #15]
 8004922:	2b00      	cmp	r3, #0
 8004924:	d003      	beq.n	800492e <HAL_FLASHEx_Erase+0xb2>
        {
          /* In case of error, stop erase procedure and return the faulty sector*/
          *SectorError = index;
 8004926:	683b      	ldr	r3, [r7, #0]
 8004928:	68ba      	ldr	r2, [r7, #8]
 800492a:	601a      	str	r2, [r3, #0]
          break;
 800492c:	e00a      	b.n	8004944 <HAL_FLASHEx_Erase+0xc8>
      for (index = pEraseInit->Sector; index < (pEraseInit->NbSectors + pEraseInit->Sector); index++)
 800492e:	68bb      	ldr	r3, [r7, #8]
 8004930:	3301      	adds	r3, #1
 8004932:	60bb      	str	r3, [r7, #8]
 8004934:	687b      	ldr	r3, [r7, #4]
 8004936:	68da      	ldr	r2, [r3, #12]
 8004938:	687b      	ldr	r3, [r7, #4]
 800493a:	689b      	ldr	r3, [r3, #8]
 800493c:	4413      	add	r3, r2
 800493e:	68ba      	ldr	r2, [r7, #8]
 8004940:	429a      	cmp	r2, r3
 8004942:	d3da      	bcc.n	80048fa <HAL_FLASHEx_Erase+0x7e>
        }
      }
    }
    /* Flush the caches to be sure of the data consistency */
    FLASH_FlushCaches();
 8004944:	f000 f894 	bl	8004a70 <FLASH_FlushCaches>
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 8004948:	4b03      	ldr	r3, [pc, #12]	; (8004958 <HAL_FLASHEx_Erase+0xdc>)
 800494a:	2200      	movs	r2, #0
 800494c:	761a      	strb	r2, [r3, #24]

  return status;
 800494e:	7bfb      	ldrb	r3, [r7, #15]
}
 8004950:	4618      	mov	r0, r3
 8004952:	3710      	adds	r7, #16
 8004954:	46bd      	mov	sp, r7
 8004956:	bd80      	pop	{r7, pc}
 8004958:	20000b68 	.word	0x20000b68
 800495c:	40023c00 	.word	0x40023c00

08004960 <FLASH_MassErase>:
  *            @arg FLASH_BANK_BOTH: Bank1 and Bank2 to be erased
  *
  * @retval HAL Status
  */
static void FLASH_MassErase(uint8_t VoltageRange, uint32_t Banks)
{
 8004960:	b480      	push	{r7}
 8004962:	b083      	sub	sp, #12
 8004964:	af00      	add	r7, sp, #0
 8004966:	4603      	mov	r3, r0
 8004968:	6039      	str	r1, [r7, #0]
 800496a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_VOLTAGERANGE(VoltageRange));
  assert_param(IS_FLASH_BANK(Banks));

  /* if the previous operation is completed, proceed to erase all sectors */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 800496c:	4b18      	ldr	r3, [pc, #96]	; (80049d0 <FLASH_MassErase+0x70>)
 800496e:	691b      	ldr	r3, [r3, #16]
 8004970:	4a17      	ldr	r2, [pc, #92]	; (80049d0 <FLASH_MassErase+0x70>)
 8004972:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004976:	6113      	str	r3, [r2, #16]

  if (Banks == FLASH_BANK_BOTH)
 8004978:	683b      	ldr	r3, [r7, #0]
 800497a:	2b03      	cmp	r3, #3
 800497c:	d108      	bne.n	8004990 <FLASH_MassErase+0x30>
  {
    /* bank1 & bank2 will be erased*/
    FLASH->CR |= FLASH_MER_BIT;
 800497e:	4b14      	ldr	r3, [pc, #80]	; (80049d0 <FLASH_MassErase+0x70>)
 8004980:	691b      	ldr	r3, [r3, #16]
 8004982:	4a13      	ldr	r2, [pc, #76]	; (80049d0 <FLASH_MassErase+0x70>)
 8004984:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8004988:	f043 0304 	orr.w	r3, r3, #4
 800498c:	6113      	str	r3, [r2, #16]
 800498e:	e00f      	b.n	80049b0 <FLASH_MassErase+0x50>
  }
  else if (Banks == FLASH_BANK_1)
 8004990:	683b      	ldr	r3, [r7, #0]
 8004992:	2b01      	cmp	r3, #1
 8004994:	d106      	bne.n	80049a4 <FLASH_MassErase+0x44>
  {
    /*Only bank1 will be erased*/
    FLASH->CR |= FLASH_CR_MER1;
 8004996:	4b0e      	ldr	r3, [pc, #56]	; (80049d0 <FLASH_MassErase+0x70>)
 8004998:	691b      	ldr	r3, [r3, #16]
 800499a:	4a0d      	ldr	r2, [pc, #52]	; (80049d0 <FLASH_MassErase+0x70>)
 800499c:	f043 0304 	orr.w	r3, r3, #4
 80049a0:	6113      	str	r3, [r2, #16]
 80049a2:	e005      	b.n	80049b0 <FLASH_MassErase+0x50>
  }
  else
  {
    /*Only bank2 will be erased*/
    FLASH->CR |= FLASH_CR_MER2;
 80049a4:	4b0a      	ldr	r3, [pc, #40]	; (80049d0 <FLASH_MassErase+0x70>)
 80049a6:	691b      	ldr	r3, [r3, #16]
 80049a8:	4a09      	ldr	r2, [pc, #36]	; (80049d0 <FLASH_MassErase+0x70>)
 80049aa:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80049ae:	6113      	str	r3, [r2, #16]
  }
  FLASH->CR |= FLASH_CR_STRT | ((uint32_t)VoltageRange << 8U);
 80049b0:	4b07      	ldr	r3, [pc, #28]	; (80049d0 <FLASH_MassErase+0x70>)
 80049b2:	691a      	ldr	r2, [r3, #16]
 80049b4:	79fb      	ldrb	r3, [r7, #7]
 80049b6:	021b      	lsls	r3, r3, #8
 80049b8:	4313      	orrs	r3, r2
 80049ba:	4a05      	ldr	r2, [pc, #20]	; (80049d0 <FLASH_MassErase+0x70>)
 80049bc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80049c0:	6113      	str	r3, [r2, #16]
}
 80049c2:	bf00      	nop
 80049c4:	370c      	adds	r7, #12
 80049c6:	46bd      	mov	sp, r7
 80049c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049cc:	4770      	bx	lr
 80049ce:	bf00      	nop
 80049d0:	40023c00 	.word	0x40023c00

080049d4 <FLASH_Erase_Sector>:
  *                                  the operation will be done by double word (64-bit)
  *
  * @retval None
  */
void FLASH_Erase_Sector(uint32_t Sector, uint8_t VoltageRange)
{
 80049d4:	b480      	push	{r7}
 80049d6:	b085      	sub	sp, #20
 80049d8:	af00      	add	r7, sp, #0
 80049da:	6078      	str	r0, [r7, #4]
 80049dc:	460b      	mov	r3, r1
 80049de:	70fb      	strb	r3, [r7, #3]
  uint32_t tmp_psize = 0U;
 80049e0:	2300      	movs	r3, #0
 80049e2:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_FLASH_SECTOR(Sector));
  assert_param(IS_VOLTAGERANGE(VoltageRange));

  if (VoltageRange == FLASH_VOLTAGE_RANGE_1)
 80049e4:	78fb      	ldrb	r3, [r7, #3]
 80049e6:	2b00      	cmp	r3, #0
 80049e8:	d102      	bne.n	80049f0 <FLASH_Erase_Sector+0x1c>
  {
    tmp_psize = FLASH_PSIZE_BYTE;
 80049ea:	2300      	movs	r3, #0
 80049ec:	60fb      	str	r3, [r7, #12]
 80049ee:	e010      	b.n	8004a12 <FLASH_Erase_Sector+0x3e>
  }
  else if (VoltageRange == FLASH_VOLTAGE_RANGE_2)
 80049f0:	78fb      	ldrb	r3, [r7, #3]
 80049f2:	2b01      	cmp	r3, #1
 80049f4:	d103      	bne.n	80049fe <FLASH_Erase_Sector+0x2a>
  {
    tmp_psize = FLASH_PSIZE_HALF_WORD;
 80049f6:	f44f 7380 	mov.w	r3, #256	; 0x100
 80049fa:	60fb      	str	r3, [r7, #12]
 80049fc:	e009      	b.n	8004a12 <FLASH_Erase_Sector+0x3e>
  }
  else if (VoltageRange == FLASH_VOLTAGE_RANGE_3)
 80049fe:	78fb      	ldrb	r3, [r7, #3]
 8004a00:	2b02      	cmp	r3, #2
 8004a02:	d103      	bne.n	8004a0c <FLASH_Erase_Sector+0x38>
  {
    tmp_psize = FLASH_PSIZE_WORD;
 8004a04:	f44f 7300 	mov.w	r3, #512	; 0x200
 8004a08:	60fb      	str	r3, [r7, #12]
 8004a0a:	e002      	b.n	8004a12 <FLASH_Erase_Sector+0x3e>
  }
  else
  {
    tmp_psize = FLASH_PSIZE_DOUBLE_WORD;
 8004a0c:	f44f 7340 	mov.w	r3, #768	; 0x300
 8004a10:	60fb      	str	r3, [r7, #12]
  }

  /* Need to add offset of 4 when sector higher than FLASH_SECTOR_11 */
  if (Sector > FLASH_SECTOR_11)
 8004a12:	687b      	ldr	r3, [r7, #4]
 8004a14:	2b0b      	cmp	r3, #11
 8004a16:	d902      	bls.n	8004a1e <FLASH_Erase_Sector+0x4a>
  {
    Sector += 4U;
 8004a18:	687b      	ldr	r3, [r7, #4]
 8004a1a:	3304      	adds	r3, #4
 8004a1c:	607b      	str	r3, [r7, #4]
  }
  /* If the previous operation is completed, proceed to erase the sector */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8004a1e:	4b13      	ldr	r3, [pc, #76]	; (8004a6c <FLASH_Erase_Sector+0x98>)
 8004a20:	691b      	ldr	r3, [r3, #16]
 8004a22:	4a12      	ldr	r2, [pc, #72]	; (8004a6c <FLASH_Erase_Sector+0x98>)
 8004a24:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004a28:	6113      	str	r3, [r2, #16]
  FLASH->CR |= tmp_psize;
 8004a2a:	4b10      	ldr	r3, [pc, #64]	; (8004a6c <FLASH_Erase_Sector+0x98>)
 8004a2c:	691a      	ldr	r2, [r3, #16]
 8004a2e:	490f      	ldr	r1, [pc, #60]	; (8004a6c <FLASH_Erase_Sector+0x98>)
 8004a30:	68fb      	ldr	r3, [r7, #12]
 8004a32:	4313      	orrs	r3, r2
 8004a34:	610b      	str	r3, [r1, #16]
  CLEAR_BIT(FLASH->CR, FLASH_CR_SNB);
 8004a36:	4b0d      	ldr	r3, [pc, #52]	; (8004a6c <FLASH_Erase_Sector+0x98>)
 8004a38:	691b      	ldr	r3, [r3, #16]
 8004a3a:	4a0c      	ldr	r2, [pc, #48]	; (8004a6c <FLASH_Erase_Sector+0x98>)
 8004a3c:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 8004a40:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_SER | (Sector << FLASH_CR_SNB_Pos);
 8004a42:	4b0a      	ldr	r3, [pc, #40]	; (8004a6c <FLASH_Erase_Sector+0x98>)
 8004a44:	691a      	ldr	r2, [r3, #16]
 8004a46:	687b      	ldr	r3, [r7, #4]
 8004a48:	00db      	lsls	r3, r3, #3
 8004a4a:	4313      	orrs	r3, r2
 8004a4c:	4a07      	ldr	r2, [pc, #28]	; (8004a6c <FLASH_Erase_Sector+0x98>)
 8004a4e:	f043 0302 	orr.w	r3, r3, #2
 8004a52:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_STRT;
 8004a54:	4b05      	ldr	r3, [pc, #20]	; (8004a6c <FLASH_Erase_Sector+0x98>)
 8004a56:	691b      	ldr	r3, [r3, #16]
 8004a58:	4a04      	ldr	r2, [pc, #16]	; (8004a6c <FLASH_Erase_Sector+0x98>)
 8004a5a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004a5e:	6113      	str	r3, [r2, #16]
}
 8004a60:	bf00      	nop
 8004a62:	3714      	adds	r7, #20
 8004a64:	46bd      	mov	sp, r7
 8004a66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a6a:	4770      	bx	lr
 8004a6c:	40023c00 	.word	0x40023c00

08004a70 <FLASH_FlushCaches>:
/**
  * @brief  Flush the instruction and data caches
  * @retval None
  */
void FLASH_FlushCaches(void)
{
 8004a70:	b480      	push	{r7}
 8004a72:	af00      	add	r7, sp, #0
  /* Flush instruction cache  */
  if (READ_BIT(FLASH->ACR, FLASH_ACR_ICEN) != RESET)
 8004a74:	4b20      	ldr	r3, [pc, #128]	; (8004af8 <FLASH_FlushCaches+0x88>)
 8004a76:	681b      	ldr	r3, [r3, #0]
 8004a78:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004a7c:	2b00      	cmp	r3, #0
 8004a7e:	d017      	beq.n	8004ab0 <FLASH_FlushCaches+0x40>
  {
    /* Disable instruction cache  */
    __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
 8004a80:	4b1d      	ldr	r3, [pc, #116]	; (8004af8 <FLASH_FlushCaches+0x88>)
 8004a82:	681b      	ldr	r3, [r3, #0]
 8004a84:	4a1c      	ldr	r2, [pc, #112]	; (8004af8 <FLASH_FlushCaches+0x88>)
 8004a86:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8004a8a:	6013      	str	r3, [r2, #0]
    /* Reset instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_RESET();
 8004a8c:	4b1a      	ldr	r3, [pc, #104]	; (8004af8 <FLASH_FlushCaches+0x88>)
 8004a8e:	681b      	ldr	r3, [r3, #0]
 8004a90:	4a19      	ldr	r2, [pc, #100]	; (8004af8 <FLASH_FlushCaches+0x88>)
 8004a92:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8004a96:	6013      	str	r3, [r2, #0]
 8004a98:	4b17      	ldr	r3, [pc, #92]	; (8004af8 <FLASH_FlushCaches+0x88>)
 8004a9a:	681b      	ldr	r3, [r3, #0]
 8004a9c:	4a16      	ldr	r2, [pc, #88]	; (8004af8 <FLASH_FlushCaches+0x88>)
 8004a9e:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8004aa2:	6013      	str	r3, [r2, #0]
    /* Enable instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8004aa4:	4b14      	ldr	r3, [pc, #80]	; (8004af8 <FLASH_FlushCaches+0x88>)
 8004aa6:	681b      	ldr	r3, [r3, #0]
 8004aa8:	4a13      	ldr	r2, [pc, #76]	; (8004af8 <FLASH_FlushCaches+0x88>)
 8004aaa:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8004aae:	6013      	str	r3, [r2, #0]
  }

  /* Flush data cache */
  if (READ_BIT(FLASH->ACR, FLASH_ACR_DCEN) != RESET)
 8004ab0:	4b11      	ldr	r3, [pc, #68]	; (8004af8 <FLASH_FlushCaches+0x88>)
 8004ab2:	681b      	ldr	r3, [r3, #0]
 8004ab4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004ab8:	2b00      	cmp	r3, #0
 8004aba:	d017      	beq.n	8004aec <FLASH_FlushCaches+0x7c>
  {
    /* Disable data cache  */
    __HAL_FLASH_DATA_CACHE_DISABLE();
 8004abc:	4b0e      	ldr	r3, [pc, #56]	; (8004af8 <FLASH_FlushCaches+0x88>)
 8004abe:	681b      	ldr	r3, [r3, #0]
 8004ac0:	4a0d      	ldr	r2, [pc, #52]	; (8004af8 <FLASH_FlushCaches+0x88>)
 8004ac2:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8004ac6:	6013      	str	r3, [r2, #0]
    /* Reset data cache */
    __HAL_FLASH_DATA_CACHE_RESET();
 8004ac8:	4b0b      	ldr	r3, [pc, #44]	; (8004af8 <FLASH_FlushCaches+0x88>)
 8004aca:	681b      	ldr	r3, [r3, #0]
 8004acc:	4a0a      	ldr	r2, [pc, #40]	; (8004af8 <FLASH_FlushCaches+0x88>)
 8004ace:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8004ad2:	6013      	str	r3, [r2, #0]
 8004ad4:	4b08      	ldr	r3, [pc, #32]	; (8004af8 <FLASH_FlushCaches+0x88>)
 8004ad6:	681b      	ldr	r3, [r3, #0]
 8004ad8:	4a07      	ldr	r2, [pc, #28]	; (8004af8 <FLASH_FlushCaches+0x88>)
 8004ada:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8004ade:	6013      	str	r3, [r2, #0]
    /* Enable data cache */
    __HAL_FLASH_DATA_CACHE_ENABLE();
 8004ae0:	4b05      	ldr	r3, [pc, #20]	; (8004af8 <FLASH_FlushCaches+0x88>)
 8004ae2:	681b      	ldr	r3, [r3, #0]
 8004ae4:	4a04      	ldr	r2, [pc, #16]	; (8004af8 <FLASH_FlushCaches+0x88>)
 8004ae6:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8004aea:	6013      	str	r3, [r2, #0]
  }
}
 8004aec:	bf00      	nop
 8004aee:	46bd      	mov	sp, r7
 8004af0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004af4:	4770      	bx	lr
 8004af6:	bf00      	nop
 8004af8:	40023c00 	.word	0x40023c00

08004afc <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004afc:	b480      	push	{r7}
 8004afe:	b089      	sub	sp, #36	; 0x24
 8004b00:	af00      	add	r7, sp, #0
 8004b02:	6078      	str	r0, [r7, #4]
 8004b04:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8004b06:	2300      	movs	r3, #0
 8004b08:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8004b0a:	2300      	movs	r3, #0
 8004b0c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8004b0e:	2300      	movs	r3, #0
 8004b10:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8004b12:	2300      	movs	r3, #0
 8004b14:	61fb      	str	r3, [r7, #28]
 8004b16:	e177      	b.n	8004e08 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8004b18:	2201      	movs	r2, #1
 8004b1a:	69fb      	ldr	r3, [r7, #28]
 8004b1c:	fa02 f303 	lsl.w	r3, r2, r3
 8004b20:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8004b22:	683b      	ldr	r3, [r7, #0]
 8004b24:	681b      	ldr	r3, [r3, #0]
 8004b26:	697a      	ldr	r2, [r7, #20]
 8004b28:	4013      	ands	r3, r2
 8004b2a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8004b2c:	693a      	ldr	r2, [r7, #16]
 8004b2e:	697b      	ldr	r3, [r7, #20]
 8004b30:	429a      	cmp	r2, r3
 8004b32:	f040 8166 	bne.w	8004e02 <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8004b36:	683b      	ldr	r3, [r7, #0]
 8004b38:	685b      	ldr	r3, [r3, #4]
 8004b3a:	f003 0303 	and.w	r3, r3, #3
 8004b3e:	2b01      	cmp	r3, #1
 8004b40:	d005      	beq.n	8004b4e <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004b42:	683b      	ldr	r3, [r7, #0]
 8004b44:	685b      	ldr	r3, [r3, #4]
 8004b46:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8004b4a:	2b02      	cmp	r3, #2
 8004b4c:	d130      	bne.n	8004bb0 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8004b4e:	687b      	ldr	r3, [r7, #4]
 8004b50:	689b      	ldr	r3, [r3, #8]
 8004b52:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8004b54:	69fb      	ldr	r3, [r7, #28]
 8004b56:	005b      	lsls	r3, r3, #1
 8004b58:	2203      	movs	r2, #3
 8004b5a:	fa02 f303 	lsl.w	r3, r2, r3
 8004b5e:	43db      	mvns	r3, r3
 8004b60:	69ba      	ldr	r2, [r7, #24]
 8004b62:	4013      	ands	r3, r2
 8004b64:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8004b66:	683b      	ldr	r3, [r7, #0]
 8004b68:	68da      	ldr	r2, [r3, #12]
 8004b6a:	69fb      	ldr	r3, [r7, #28]
 8004b6c:	005b      	lsls	r3, r3, #1
 8004b6e:	fa02 f303 	lsl.w	r3, r2, r3
 8004b72:	69ba      	ldr	r2, [r7, #24]
 8004b74:	4313      	orrs	r3, r2
 8004b76:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8004b78:	687b      	ldr	r3, [r7, #4]
 8004b7a:	69ba      	ldr	r2, [r7, #24]
 8004b7c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004b7e:	687b      	ldr	r3, [r7, #4]
 8004b80:	685b      	ldr	r3, [r3, #4]
 8004b82:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8004b84:	2201      	movs	r2, #1
 8004b86:	69fb      	ldr	r3, [r7, #28]
 8004b88:	fa02 f303 	lsl.w	r3, r2, r3
 8004b8c:	43db      	mvns	r3, r3
 8004b8e:	69ba      	ldr	r2, [r7, #24]
 8004b90:	4013      	ands	r3, r2
 8004b92:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8004b94:	683b      	ldr	r3, [r7, #0]
 8004b96:	685b      	ldr	r3, [r3, #4]
 8004b98:	091b      	lsrs	r3, r3, #4
 8004b9a:	f003 0201 	and.w	r2, r3, #1
 8004b9e:	69fb      	ldr	r3, [r7, #28]
 8004ba0:	fa02 f303 	lsl.w	r3, r2, r3
 8004ba4:	69ba      	ldr	r2, [r7, #24]
 8004ba6:	4313      	orrs	r3, r2
 8004ba8:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8004baa:	687b      	ldr	r3, [r7, #4]
 8004bac:	69ba      	ldr	r2, [r7, #24]
 8004bae:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8004bb0:	683b      	ldr	r3, [r7, #0]
 8004bb2:	685b      	ldr	r3, [r3, #4]
 8004bb4:	f003 0303 	and.w	r3, r3, #3
 8004bb8:	2b03      	cmp	r3, #3
 8004bba:	d017      	beq.n	8004bec <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8004bbc:	687b      	ldr	r3, [r7, #4]
 8004bbe:	68db      	ldr	r3, [r3, #12]
 8004bc0:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8004bc2:	69fb      	ldr	r3, [r7, #28]
 8004bc4:	005b      	lsls	r3, r3, #1
 8004bc6:	2203      	movs	r2, #3
 8004bc8:	fa02 f303 	lsl.w	r3, r2, r3
 8004bcc:	43db      	mvns	r3, r3
 8004bce:	69ba      	ldr	r2, [r7, #24]
 8004bd0:	4013      	ands	r3, r2
 8004bd2:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8004bd4:	683b      	ldr	r3, [r7, #0]
 8004bd6:	689a      	ldr	r2, [r3, #8]
 8004bd8:	69fb      	ldr	r3, [r7, #28]
 8004bda:	005b      	lsls	r3, r3, #1
 8004bdc:	fa02 f303 	lsl.w	r3, r2, r3
 8004be0:	69ba      	ldr	r2, [r7, #24]
 8004be2:	4313      	orrs	r3, r2
 8004be4:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8004be6:	687b      	ldr	r3, [r7, #4]
 8004be8:	69ba      	ldr	r2, [r7, #24]
 8004bea:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004bec:	683b      	ldr	r3, [r7, #0]
 8004bee:	685b      	ldr	r3, [r3, #4]
 8004bf0:	f003 0303 	and.w	r3, r3, #3
 8004bf4:	2b02      	cmp	r3, #2
 8004bf6:	d123      	bne.n	8004c40 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8004bf8:	69fb      	ldr	r3, [r7, #28]
 8004bfa:	08da      	lsrs	r2, r3, #3
 8004bfc:	687b      	ldr	r3, [r7, #4]
 8004bfe:	3208      	adds	r2, #8
 8004c00:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004c04:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8004c06:	69fb      	ldr	r3, [r7, #28]
 8004c08:	f003 0307 	and.w	r3, r3, #7
 8004c0c:	009b      	lsls	r3, r3, #2
 8004c0e:	220f      	movs	r2, #15
 8004c10:	fa02 f303 	lsl.w	r3, r2, r3
 8004c14:	43db      	mvns	r3, r3
 8004c16:	69ba      	ldr	r2, [r7, #24]
 8004c18:	4013      	ands	r3, r2
 8004c1a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8004c1c:	683b      	ldr	r3, [r7, #0]
 8004c1e:	691a      	ldr	r2, [r3, #16]
 8004c20:	69fb      	ldr	r3, [r7, #28]
 8004c22:	f003 0307 	and.w	r3, r3, #7
 8004c26:	009b      	lsls	r3, r3, #2
 8004c28:	fa02 f303 	lsl.w	r3, r2, r3
 8004c2c:	69ba      	ldr	r2, [r7, #24]
 8004c2e:	4313      	orrs	r3, r2
 8004c30:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8004c32:	69fb      	ldr	r3, [r7, #28]
 8004c34:	08da      	lsrs	r2, r3, #3
 8004c36:	687b      	ldr	r3, [r7, #4]
 8004c38:	3208      	adds	r2, #8
 8004c3a:	69b9      	ldr	r1, [r7, #24]
 8004c3c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004c40:	687b      	ldr	r3, [r7, #4]
 8004c42:	681b      	ldr	r3, [r3, #0]
 8004c44:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8004c46:	69fb      	ldr	r3, [r7, #28]
 8004c48:	005b      	lsls	r3, r3, #1
 8004c4a:	2203      	movs	r2, #3
 8004c4c:	fa02 f303 	lsl.w	r3, r2, r3
 8004c50:	43db      	mvns	r3, r3
 8004c52:	69ba      	ldr	r2, [r7, #24]
 8004c54:	4013      	ands	r3, r2
 8004c56:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8004c58:	683b      	ldr	r3, [r7, #0]
 8004c5a:	685b      	ldr	r3, [r3, #4]
 8004c5c:	f003 0203 	and.w	r2, r3, #3
 8004c60:	69fb      	ldr	r3, [r7, #28]
 8004c62:	005b      	lsls	r3, r3, #1
 8004c64:	fa02 f303 	lsl.w	r3, r2, r3
 8004c68:	69ba      	ldr	r2, [r7, #24]
 8004c6a:	4313      	orrs	r3, r2
 8004c6c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8004c6e:	687b      	ldr	r3, [r7, #4]
 8004c70:	69ba      	ldr	r2, [r7, #24]
 8004c72:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8004c74:	683b      	ldr	r3, [r7, #0]
 8004c76:	685b      	ldr	r3, [r3, #4]
 8004c78:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8004c7c:	2b00      	cmp	r3, #0
 8004c7e:	f000 80c0 	beq.w	8004e02 <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004c82:	2300      	movs	r3, #0
 8004c84:	60fb      	str	r3, [r7, #12]
 8004c86:	4b66      	ldr	r3, [pc, #408]	; (8004e20 <HAL_GPIO_Init+0x324>)
 8004c88:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004c8a:	4a65      	ldr	r2, [pc, #404]	; (8004e20 <HAL_GPIO_Init+0x324>)
 8004c8c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004c90:	6453      	str	r3, [r2, #68]	; 0x44
 8004c92:	4b63      	ldr	r3, [pc, #396]	; (8004e20 <HAL_GPIO_Init+0x324>)
 8004c94:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004c96:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004c9a:	60fb      	str	r3, [r7, #12]
 8004c9c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8004c9e:	4a61      	ldr	r2, [pc, #388]	; (8004e24 <HAL_GPIO_Init+0x328>)
 8004ca0:	69fb      	ldr	r3, [r7, #28]
 8004ca2:	089b      	lsrs	r3, r3, #2
 8004ca4:	3302      	adds	r3, #2
 8004ca6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004caa:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8004cac:	69fb      	ldr	r3, [r7, #28]
 8004cae:	f003 0303 	and.w	r3, r3, #3
 8004cb2:	009b      	lsls	r3, r3, #2
 8004cb4:	220f      	movs	r2, #15
 8004cb6:	fa02 f303 	lsl.w	r3, r2, r3
 8004cba:	43db      	mvns	r3, r3
 8004cbc:	69ba      	ldr	r2, [r7, #24]
 8004cbe:	4013      	ands	r3, r2
 8004cc0:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8004cc2:	687b      	ldr	r3, [r7, #4]
 8004cc4:	4a58      	ldr	r2, [pc, #352]	; (8004e28 <HAL_GPIO_Init+0x32c>)
 8004cc6:	4293      	cmp	r3, r2
 8004cc8:	d037      	beq.n	8004d3a <HAL_GPIO_Init+0x23e>
 8004cca:	687b      	ldr	r3, [r7, #4]
 8004ccc:	4a57      	ldr	r2, [pc, #348]	; (8004e2c <HAL_GPIO_Init+0x330>)
 8004cce:	4293      	cmp	r3, r2
 8004cd0:	d031      	beq.n	8004d36 <HAL_GPIO_Init+0x23a>
 8004cd2:	687b      	ldr	r3, [r7, #4]
 8004cd4:	4a56      	ldr	r2, [pc, #344]	; (8004e30 <HAL_GPIO_Init+0x334>)
 8004cd6:	4293      	cmp	r3, r2
 8004cd8:	d02b      	beq.n	8004d32 <HAL_GPIO_Init+0x236>
 8004cda:	687b      	ldr	r3, [r7, #4]
 8004cdc:	4a55      	ldr	r2, [pc, #340]	; (8004e34 <HAL_GPIO_Init+0x338>)
 8004cde:	4293      	cmp	r3, r2
 8004ce0:	d025      	beq.n	8004d2e <HAL_GPIO_Init+0x232>
 8004ce2:	687b      	ldr	r3, [r7, #4]
 8004ce4:	4a54      	ldr	r2, [pc, #336]	; (8004e38 <HAL_GPIO_Init+0x33c>)
 8004ce6:	4293      	cmp	r3, r2
 8004ce8:	d01f      	beq.n	8004d2a <HAL_GPIO_Init+0x22e>
 8004cea:	687b      	ldr	r3, [r7, #4]
 8004cec:	4a53      	ldr	r2, [pc, #332]	; (8004e3c <HAL_GPIO_Init+0x340>)
 8004cee:	4293      	cmp	r3, r2
 8004cf0:	d019      	beq.n	8004d26 <HAL_GPIO_Init+0x22a>
 8004cf2:	687b      	ldr	r3, [r7, #4]
 8004cf4:	4a52      	ldr	r2, [pc, #328]	; (8004e40 <HAL_GPIO_Init+0x344>)
 8004cf6:	4293      	cmp	r3, r2
 8004cf8:	d013      	beq.n	8004d22 <HAL_GPIO_Init+0x226>
 8004cfa:	687b      	ldr	r3, [r7, #4]
 8004cfc:	4a51      	ldr	r2, [pc, #324]	; (8004e44 <HAL_GPIO_Init+0x348>)
 8004cfe:	4293      	cmp	r3, r2
 8004d00:	d00d      	beq.n	8004d1e <HAL_GPIO_Init+0x222>
 8004d02:	687b      	ldr	r3, [r7, #4]
 8004d04:	4a50      	ldr	r2, [pc, #320]	; (8004e48 <HAL_GPIO_Init+0x34c>)
 8004d06:	4293      	cmp	r3, r2
 8004d08:	d007      	beq.n	8004d1a <HAL_GPIO_Init+0x21e>
 8004d0a:	687b      	ldr	r3, [r7, #4]
 8004d0c:	4a4f      	ldr	r2, [pc, #316]	; (8004e4c <HAL_GPIO_Init+0x350>)
 8004d0e:	4293      	cmp	r3, r2
 8004d10:	d101      	bne.n	8004d16 <HAL_GPIO_Init+0x21a>
 8004d12:	2309      	movs	r3, #9
 8004d14:	e012      	b.n	8004d3c <HAL_GPIO_Init+0x240>
 8004d16:	230a      	movs	r3, #10
 8004d18:	e010      	b.n	8004d3c <HAL_GPIO_Init+0x240>
 8004d1a:	2308      	movs	r3, #8
 8004d1c:	e00e      	b.n	8004d3c <HAL_GPIO_Init+0x240>
 8004d1e:	2307      	movs	r3, #7
 8004d20:	e00c      	b.n	8004d3c <HAL_GPIO_Init+0x240>
 8004d22:	2306      	movs	r3, #6
 8004d24:	e00a      	b.n	8004d3c <HAL_GPIO_Init+0x240>
 8004d26:	2305      	movs	r3, #5
 8004d28:	e008      	b.n	8004d3c <HAL_GPIO_Init+0x240>
 8004d2a:	2304      	movs	r3, #4
 8004d2c:	e006      	b.n	8004d3c <HAL_GPIO_Init+0x240>
 8004d2e:	2303      	movs	r3, #3
 8004d30:	e004      	b.n	8004d3c <HAL_GPIO_Init+0x240>
 8004d32:	2302      	movs	r3, #2
 8004d34:	e002      	b.n	8004d3c <HAL_GPIO_Init+0x240>
 8004d36:	2301      	movs	r3, #1
 8004d38:	e000      	b.n	8004d3c <HAL_GPIO_Init+0x240>
 8004d3a:	2300      	movs	r3, #0
 8004d3c:	69fa      	ldr	r2, [r7, #28]
 8004d3e:	f002 0203 	and.w	r2, r2, #3
 8004d42:	0092      	lsls	r2, r2, #2
 8004d44:	4093      	lsls	r3, r2
 8004d46:	69ba      	ldr	r2, [r7, #24]
 8004d48:	4313      	orrs	r3, r2
 8004d4a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8004d4c:	4935      	ldr	r1, [pc, #212]	; (8004e24 <HAL_GPIO_Init+0x328>)
 8004d4e:	69fb      	ldr	r3, [r7, #28]
 8004d50:	089b      	lsrs	r3, r3, #2
 8004d52:	3302      	adds	r3, #2
 8004d54:	69ba      	ldr	r2, [r7, #24]
 8004d56:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8004d5a:	4b3d      	ldr	r3, [pc, #244]	; (8004e50 <HAL_GPIO_Init+0x354>)
 8004d5c:	689b      	ldr	r3, [r3, #8]
 8004d5e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004d60:	693b      	ldr	r3, [r7, #16]
 8004d62:	43db      	mvns	r3, r3
 8004d64:	69ba      	ldr	r2, [r7, #24]
 8004d66:	4013      	ands	r3, r2
 8004d68:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8004d6a:	683b      	ldr	r3, [r7, #0]
 8004d6c:	685b      	ldr	r3, [r3, #4]
 8004d6e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004d72:	2b00      	cmp	r3, #0
 8004d74:	d003      	beq.n	8004d7e <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8004d76:	69ba      	ldr	r2, [r7, #24]
 8004d78:	693b      	ldr	r3, [r7, #16]
 8004d7a:	4313      	orrs	r3, r2
 8004d7c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8004d7e:	4a34      	ldr	r2, [pc, #208]	; (8004e50 <HAL_GPIO_Init+0x354>)
 8004d80:	69bb      	ldr	r3, [r7, #24]
 8004d82:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8004d84:	4b32      	ldr	r3, [pc, #200]	; (8004e50 <HAL_GPIO_Init+0x354>)
 8004d86:	68db      	ldr	r3, [r3, #12]
 8004d88:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004d8a:	693b      	ldr	r3, [r7, #16]
 8004d8c:	43db      	mvns	r3, r3
 8004d8e:	69ba      	ldr	r2, [r7, #24]
 8004d90:	4013      	ands	r3, r2
 8004d92:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8004d94:	683b      	ldr	r3, [r7, #0]
 8004d96:	685b      	ldr	r3, [r3, #4]
 8004d98:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004d9c:	2b00      	cmp	r3, #0
 8004d9e:	d003      	beq.n	8004da8 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8004da0:	69ba      	ldr	r2, [r7, #24]
 8004da2:	693b      	ldr	r3, [r7, #16]
 8004da4:	4313      	orrs	r3, r2
 8004da6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8004da8:	4a29      	ldr	r2, [pc, #164]	; (8004e50 <HAL_GPIO_Init+0x354>)
 8004daa:	69bb      	ldr	r3, [r7, #24]
 8004dac:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8004dae:	4b28      	ldr	r3, [pc, #160]	; (8004e50 <HAL_GPIO_Init+0x354>)
 8004db0:	685b      	ldr	r3, [r3, #4]
 8004db2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004db4:	693b      	ldr	r3, [r7, #16]
 8004db6:	43db      	mvns	r3, r3
 8004db8:	69ba      	ldr	r2, [r7, #24]
 8004dba:	4013      	ands	r3, r2
 8004dbc:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8004dbe:	683b      	ldr	r3, [r7, #0]
 8004dc0:	685b      	ldr	r3, [r3, #4]
 8004dc2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004dc6:	2b00      	cmp	r3, #0
 8004dc8:	d003      	beq.n	8004dd2 <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8004dca:	69ba      	ldr	r2, [r7, #24]
 8004dcc:	693b      	ldr	r3, [r7, #16]
 8004dce:	4313      	orrs	r3, r2
 8004dd0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8004dd2:	4a1f      	ldr	r2, [pc, #124]	; (8004e50 <HAL_GPIO_Init+0x354>)
 8004dd4:	69bb      	ldr	r3, [r7, #24]
 8004dd6:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8004dd8:	4b1d      	ldr	r3, [pc, #116]	; (8004e50 <HAL_GPIO_Init+0x354>)
 8004dda:	681b      	ldr	r3, [r3, #0]
 8004ddc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004dde:	693b      	ldr	r3, [r7, #16]
 8004de0:	43db      	mvns	r3, r3
 8004de2:	69ba      	ldr	r2, [r7, #24]
 8004de4:	4013      	ands	r3, r2
 8004de6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8004de8:	683b      	ldr	r3, [r7, #0]
 8004dea:	685b      	ldr	r3, [r3, #4]
 8004dec:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004df0:	2b00      	cmp	r3, #0
 8004df2:	d003      	beq.n	8004dfc <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8004df4:	69ba      	ldr	r2, [r7, #24]
 8004df6:	693b      	ldr	r3, [r7, #16]
 8004df8:	4313      	orrs	r3, r2
 8004dfa:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8004dfc:	4a14      	ldr	r2, [pc, #80]	; (8004e50 <HAL_GPIO_Init+0x354>)
 8004dfe:	69bb      	ldr	r3, [r7, #24]
 8004e00:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8004e02:	69fb      	ldr	r3, [r7, #28]
 8004e04:	3301      	adds	r3, #1
 8004e06:	61fb      	str	r3, [r7, #28]
 8004e08:	69fb      	ldr	r3, [r7, #28]
 8004e0a:	2b0f      	cmp	r3, #15
 8004e0c:	f67f ae84 	bls.w	8004b18 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8004e10:	bf00      	nop
 8004e12:	bf00      	nop
 8004e14:	3724      	adds	r7, #36	; 0x24
 8004e16:	46bd      	mov	sp, r7
 8004e18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e1c:	4770      	bx	lr
 8004e1e:	bf00      	nop
 8004e20:	40023800 	.word	0x40023800
 8004e24:	40013800 	.word	0x40013800
 8004e28:	40020000 	.word	0x40020000
 8004e2c:	40020400 	.word	0x40020400
 8004e30:	40020800 	.word	0x40020800
 8004e34:	40020c00 	.word	0x40020c00
 8004e38:	40021000 	.word	0x40021000
 8004e3c:	40021400 	.word	0x40021400
 8004e40:	40021800 	.word	0x40021800
 8004e44:	40021c00 	.word	0x40021c00
 8004e48:	40022000 	.word	0x40022000
 8004e4c:	40022400 	.word	0x40022400
 8004e50:	40013c00 	.word	0x40013c00

08004e54 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8004e54:	b480      	push	{r7}
 8004e56:	b085      	sub	sp, #20
 8004e58:	af00      	add	r7, sp, #0
 8004e5a:	6078      	str	r0, [r7, #4]
 8004e5c:	460b      	mov	r3, r1
 8004e5e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8004e60:	687b      	ldr	r3, [r7, #4]
 8004e62:	691a      	ldr	r2, [r3, #16]
 8004e64:	887b      	ldrh	r3, [r7, #2]
 8004e66:	4013      	ands	r3, r2
 8004e68:	2b00      	cmp	r3, #0
 8004e6a:	d002      	beq.n	8004e72 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8004e6c:	2301      	movs	r3, #1
 8004e6e:	73fb      	strb	r3, [r7, #15]
 8004e70:	e001      	b.n	8004e76 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8004e72:	2300      	movs	r3, #0
 8004e74:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8004e76:	7bfb      	ldrb	r3, [r7, #15]
}
 8004e78:	4618      	mov	r0, r3
 8004e7a:	3714      	adds	r7, #20
 8004e7c:	46bd      	mov	sp, r7
 8004e7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e82:	4770      	bx	lr

08004e84 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004e84:	b480      	push	{r7}
 8004e86:	b083      	sub	sp, #12
 8004e88:	af00      	add	r7, sp, #0
 8004e8a:	6078      	str	r0, [r7, #4]
 8004e8c:	460b      	mov	r3, r1
 8004e8e:	807b      	strh	r3, [r7, #2]
 8004e90:	4613      	mov	r3, r2
 8004e92:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8004e94:	787b      	ldrb	r3, [r7, #1]
 8004e96:	2b00      	cmp	r3, #0
 8004e98:	d003      	beq.n	8004ea2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8004e9a:	887a      	ldrh	r2, [r7, #2]
 8004e9c:	687b      	ldr	r3, [r7, #4]
 8004e9e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8004ea0:	e003      	b.n	8004eaa <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8004ea2:	887b      	ldrh	r3, [r7, #2]
 8004ea4:	041a      	lsls	r2, r3, #16
 8004ea6:	687b      	ldr	r3, [r7, #4]
 8004ea8:	619a      	str	r2, [r3, #24]
}
 8004eaa:	bf00      	nop
 8004eac:	370c      	adds	r7, #12
 8004eae:	46bd      	mov	sp, r7
 8004eb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004eb4:	4770      	bx	lr

08004eb6 <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8004eb6:	b480      	push	{r7}
 8004eb8:	b085      	sub	sp, #20
 8004eba:	af00      	add	r7, sp, #0
 8004ebc:	6078      	str	r0, [r7, #4]
 8004ebe:	460b      	mov	r3, r1
 8004ec0:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8004ec2:	687b      	ldr	r3, [r7, #4]
 8004ec4:	695b      	ldr	r3, [r3, #20]
 8004ec6:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8004ec8:	887a      	ldrh	r2, [r7, #2]
 8004eca:	68fb      	ldr	r3, [r7, #12]
 8004ecc:	4013      	ands	r3, r2
 8004ece:	041a      	lsls	r2, r3, #16
 8004ed0:	68fb      	ldr	r3, [r7, #12]
 8004ed2:	43d9      	mvns	r1, r3
 8004ed4:	887b      	ldrh	r3, [r7, #2]
 8004ed6:	400b      	ands	r3, r1
 8004ed8:	431a      	orrs	r2, r3
 8004eda:	687b      	ldr	r3, [r7, #4]
 8004edc:	619a      	str	r2, [r3, #24]
}
 8004ede:	bf00      	nop
 8004ee0:	3714      	adds	r7, #20
 8004ee2:	46bd      	mov	sp, r7
 8004ee4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ee8:	4770      	bx	lr
	...

08004eec <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8004eec:	b580      	push	{r7, lr}
 8004eee:	b082      	sub	sp, #8
 8004ef0:	af00      	add	r7, sp, #0
 8004ef2:	4603      	mov	r3, r0
 8004ef4:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8004ef6:	4b08      	ldr	r3, [pc, #32]	; (8004f18 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8004ef8:	695a      	ldr	r2, [r3, #20]
 8004efa:	88fb      	ldrh	r3, [r7, #6]
 8004efc:	4013      	ands	r3, r2
 8004efe:	2b00      	cmp	r3, #0
 8004f00:	d006      	beq.n	8004f10 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8004f02:	4a05      	ldr	r2, [pc, #20]	; (8004f18 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8004f04:	88fb      	ldrh	r3, [r7, #6]
 8004f06:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8004f08:	88fb      	ldrh	r3, [r7, #6]
 8004f0a:	4618      	mov	r0, r3
 8004f0c:	f7fc f8f8 	bl	8001100 <HAL_GPIO_EXTI_Callback>
  }
}
 8004f10:	bf00      	nop
 8004f12:	3708      	adds	r7, #8
 8004f14:	46bd      	mov	sp, r7
 8004f16:	bd80      	pop	{r7, pc}
 8004f18:	40013c00 	.word	0x40013c00

08004f1c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8004f1c:	b580      	push	{r7, lr}
 8004f1e:	b084      	sub	sp, #16
 8004f20:	af00      	add	r7, sp, #0
 8004f22:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8004f24:	687b      	ldr	r3, [r7, #4]
 8004f26:	2b00      	cmp	r3, #0
 8004f28:	d101      	bne.n	8004f2e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8004f2a:	2301      	movs	r3, #1
 8004f2c:	e12b      	b.n	8005186 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8004f2e:	687b      	ldr	r3, [r7, #4]
 8004f30:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004f34:	b2db      	uxtb	r3, r3
 8004f36:	2b00      	cmp	r3, #0
 8004f38:	d106      	bne.n	8004f48 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8004f3a:	687b      	ldr	r3, [r7, #4]
 8004f3c:	2200      	movs	r2, #0
 8004f3e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8004f42:	6878      	ldr	r0, [r7, #4]
 8004f44:	f7fd fa08 	bl	8002358 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8004f48:	687b      	ldr	r3, [r7, #4]
 8004f4a:	2224      	movs	r2, #36	; 0x24
 8004f4c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8004f50:	687b      	ldr	r3, [r7, #4]
 8004f52:	681b      	ldr	r3, [r3, #0]
 8004f54:	681a      	ldr	r2, [r3, #0]
 8004f56:	687b      	ldr	r3, [r7, #4]
 8004f58:	681b      	ldr	r3, [r3, #0]
 8004f5a:	f022 0201 	bic.w	r2, r2, #1
 8004f5e:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8004f60:	687b      	ldr	r3, [r7, #4]
 8004f62:	681b      	ldr	r3, [r3, #0]
 8004f64:	681a      	ldr	r2, [r3, #0]
 8004f66:	687b      	ldr	r3, [r7, #4]
 8004f68:	681b      	ldr	r3, [r3, #0]
 8004f6a:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8004f6e:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8004f70:	687b      	ldr	r3, [r7, #4]
 8004f72:	681b      	ldr	r3, [r3, #0]
 8004f74:	681a      	ldr	r2, [r3, #0]
 8004f76:	687b      	ldr	r3, [r7, #4]
 8004f78:	681b      	ldr	r3, [r3, #0]
 8004f7a:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8004f7e:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8004f80:	f001 fb4e 	bl	8006620 <HAL_RCC_GetPCLK1Freq>
 8004f84:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8004f86:	687b      	ldr	r3, [r7, #4]
 8004f88:	685b      	ldr	r3, [r3, #4]
 8004f8a:	4a81      	ldr	r2, [pc, #516]	; (8005190 <HAL_I2C_Init+0x274>)
 8004f8c:	4293      	cmp	r3, r2
 8004f8e:	d807      	bhi.n	8004fa0 <HAL_I2C_Init+0x84>
 8004f90:	68fb      	ldr	r3, [r7, #12]
 8004f92:	4a80      	ldr	r2, [pc, #512]	; (8005194 <HAL_I2C_Init+0x278>)
 8004f94:	4293      	cmp	r3, r2
 8004f96:	bf94      	ite	ls
 8004f98:	2301      	movls	r3, #1
 8004f9a:	2300      	movhi	r3, #0
 8004f9c:	b2db      	uxtb	r3, r3
 8004f9e:	e006      	b.n	8004fae <HAL_I2C_Init+0x92>
 8004fa0:	68fb      	ldr	r3, [r7, #12]
 8004fa2:	4a7d      	ldr	r2, [pc, #500]	; (8005198 <HAL_I2C_Init+0x27c>)
 8004fa4:	4293      	cmp	r3, r2
 8004fa6:	bf94      	ite	ls
 8004fa8:	2301      	movls	r3, #1
 8004faa:	2300      	movhi	r3, #0
 8004fac:	b2db      	uxtb	r3, r3
 8004fae:	2b00      	cmp	r3, #0
 8004fb0:	d001      	beq.n	8004fb6 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8004fb2:	2301      	movs	r3, #1
 8004fb4:	e0e7      	b.n	8005186 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8004fb6:	68fb      	ldr	r3, [r7, #12]
 8004fb8:	4a78      	ldr	r2, [pc, #480]	; (800519c <HAL_I2C_Init+0x280>)
 8004fba:	fba2 2303 	umull	r2, r3, r2, r3
 8004fbe:	0c9b      	lsrs	r3, r3, #18
 8004fc0:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8004fc2:	687b      	ldr	r3, [r7, #4]
 8004fc4:	681b      	ldr	r3, [r3, #0]
 8004fc6:	685b      	ldr	r3, [r3, #4]
 8004fc8:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8004fcc:	687b      	ldr	r3, [r7, #4]
 8004fce:	681b      	ldr	r3, [r3, #0]
 8004fd0:	68ba      	ldr	r2, [r7, #8]
 8004fd2:	430a      	orrs	r2, r1
 8004fd4:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8004fd6:	687b      	ldr	r3, [r7, #4]
 8004fd8:	681b      	ldr	r3, [r3, #0]
 8004fda:	6a1b      	ldr	r3, [r3, #32]
 8004fdc:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8004fe0:	687b      	ldr	r3, [r7, #4]
 8004fe2:	685b      	ldr	r3, [r3, #4]
 8004fe4:	4a6a      	ldr	r2, [pc, #424]	; (8005190 <HAL_I2C_Init+0x274>)
 8004fe6:	4293      	cmp	r3, r2
 8004fe8:	d802      	bhi.n	8004ff0 <HAL_I2C_Init+0xd4>
 8004fea:	68bb      	ldr	r3, [r7, #8]
 8004fec:	3301      	adds	r3, #1
 8004fee:	e009      	b.n	8005004 <HAL_I2C_Init+0xe8>
 8004ff0:	68bb      	ldr	r3, [r7, #8]
 8004ff2:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8004ff6:	fb02 f303 	mul.w	r3, r2, r3
 8004ffa:	4a69      	ldr	r2, [pc, #420]	; (80051a0 <HAL_I2C_Init+0x284>)
 8004ffc:	fba2 2303 	umull	r2, r3, r2, r3
 8005000:	099b      	lsrs	r3, r3, #6
 8005002:	3301      	adds	r3, #1
 8005004:	687a      	ldr	r2, [r7, #4]
 8005006:	6812      	ldr	r2, [r2, #0]
 8005008:	430b      	orrs	r3, r1
 800500a:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 800500c:	687b      	ldr	r3, [r7, #4]
 800500e:	681b      	ldr	r3, [r3, #0]
 8005010:	69db      	ldr	r3, [r3, #28]
 8005012:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8005016:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 800501a:	687b      	ldr	r3, [r7, #4]
 800501c:	685b      	ldr	r3, [r3, #4]
 800501e:	495c      	ldr	r1, [pc, #368]	; (8005190 <HAL_I2C_Init+0x274>)
 8005020:	428b      	cmp	r3, r1
 8005022:	d819      	bhi.n	8005058 <HAL_I2C_Init+0x13c>
 8005024:	68fb      	ldr	r3, [r7, #12]
 8005026:	1e59      	subs	r1, r3, #1
 8005028:	687b      	ldr	r3, [r7, #4]
 800502a:	685b      	ldr	r3, [r3, #4]
 800502c:	005b      	lsls	r3, r3, #1
 800502e:	fbb1 f3f3 	udiv	r3, r1, r3
 8005032:	1c59      	adds	r1, r3, #1
 8005034:	f640 73fc 	movw	r3, #4092	; 0xffc
 8005038:	400b      	ands	r3, r1
 800503a:	2b00      	cmp	r3, #0
 800503c:	d00a      	beq.n	8005054 <HAL_I2C_Init+0x138>
 800503e:	68fb      	ldr	r3, [r7, #12]
 8005040:	1e59      	subs	r1, r3, #1
 8005042:	687b      	ldr	r3, [r7, #4]
 8005044:	685b      	ldr	r3, [r3, #4]
 8005046:	005b      	lsls	r3, r3, #1
 8005048:	fbb1 f3f3 	udiv	r3, r1, r3
 800504c:	3301      	adds	r3, #1
 800504e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005052:	e051      	b.n	80050f8 <HAL_I2C_Init+0x1dc>
 8005054:	2304      	movs	r3, #4
 8005056:	e04f      	b.n	80050f8 <HAL_I2C_Init+0x1dc>
 8005058:	687b      	ldr	r3, [r7, #4]
 800505a:	689b      	ldr	r3, [r3, #8]
 800505c:	2b00      	cmp	r3, #0
 800505e:	d111      	bne.n	8005084 <HAL_I2C_Init+0x168>
 8005060:	68fb      	ldr	r3, [r7, #12]
 8005062:	1e58      	subs	r0, r3, #1
 8005064:	687b      	ldr	r3, [r7, #4]
 8005066:	6859      	ldr	r1, [r3, #4]
 8005068:	460b      	mov	r3, r1
 800506a:	005b      	lsls	r3, r3, #1
 800506c:	440b      	add	r3, r1
 800506e:	fbb0 f3f3 	udiv	r3, r0, r3
 8005072:	3301      	adds	r3, #1
 8005074:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005078:	2b00      	cmp	r3, #0
 800507a:	bf0c      	ite	eq
 800507c:	2301      	moveq	r3, #1
 800507e:	2300      	movne	r3, #0
 8005080:	b2db      	uxtb	r3, r3
 8005082:	e012      	b.n	80050aa <HAL_I2C_Init+0x18e>
 8005084:	68fb      	ldr	r3, [r7, #12]
 8005086:	1e58      	subs	r0, r3, #1
 8005088:	687b      	ldr	r3, [r7, #4]
 800508a:	6859      	ldr	r1, [r3, #4]
 800508c:	460b      	mov	r3, r1
 800508e:	009b      	lsls	r3, r3, #2
 8005090:	440b      	add	r3, r1
 8005092:	0099      	lsls	r1, r3, #2
 8005094:	440b      	add	r3, r1
 8005096:	fbb0 f3f3 	udiv	r3, r0, r3
 800509a:	3301      	adds	r3, #1
 800509c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80050a0:	2b00      	cmp	r3, #0
 80050a2:	bf0c      	ite	eq
 80050a4:	2301      	moveq	r3, #1
 80050a6:	2300      	movne	r3, #0
 80050a8:	b2db      	uxtb	r3, r3
 80050aa:	2b00      	cmp	r3, #0
 80050ac:	d001      	beq.n	80050b2 <HAL_I2C_Init+0x196>
 80050ae:	2301      	movs	r3, #1
 80050b0:	e022      	b.n	80050f8 <HAL_I2C_Init+0x1dc>
 80050b2:	687b      	ldr	r3, [r7, #4]
 80050b4:	689b      	ldr	r3, [r3, #8]
 80050b6:	2b00      	cmp	r3, #0
 80050b8:	d10e      	bne.n	80050d8 <HAL_I2C_Init+0x1bc>
 80050ba:	68fb      	ldr	r3, [r7, #12]
 80050bc:	1e58      	subs	r0, r3, #1
 80050be:	687b      	ldr	r3, [r7, #4]
 80050c0:	6859      	ldr	r1, [r3, #4]
 80050c2:	460b      	mov	r3, r1
 80050c4:	005b      	lsls	r3, r3, #1
 80050c6:	440b      	add	r3, r1
 80050c8:	fbb0 f3f3 	udiv	r3, r0, r3
 80050cc:	3301      	adds	r3, #1
 80050ce:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80050d2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80050d6:	e00f      	b.n	80050f8 <HAL_I2C_Init+0x1dc>
 80050d8:	68fb      	ldr	r3, [r7, #12]
 80050da:	1e58      	subs	r0, r3, #1
 80050dc:	687b      	ldr	r3, [r7, #4]
 80050de:	6859      	ldr	r1, [r3, #4]
 80050e0:	460b      	mov	r3, r1
 80050e2:	009b      	lsls	r3, r3, #2
 80050e4:	440b      	add	r3, r1
 80050e6:	0099      	lsls	r1, r3, #2
 80050e8:	440b      	add	r3, r1
 80050ea:	fbb0 f3f3 	udiv	r3, r0, r3
 80050ee:	3301      	adds	r3, #1
 80050f0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80050f4:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80050f8:	6879      	ldr	r1, [r7, #4]
 80050fa:	6809      	ldr	r1, [r1, #0]
 80050fc:	4313      	orrs	r3, r2
 80050fe:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8005100:	687b      	ldr	r3, [r7, #4]
 8005102:	681b      	ldr	r3, [r3, #0]
 8005104:	681b      	ldr	r3, [r3, #0]
 8005106:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 800510a:	687b      	ldr	r3, [r7, #4]
 800510c:	69da      	ldr	r2, [r3, #28]
 800510e:	687b      	ldr	r3, [r7, #4]
 8005110:	6a1b      	ldr	r3, [r3, #32]
 8005112:	431a      	orrs	r2, r3
 8005114:	687b      	ldr	r3, [r7, #4]
 8005116:	681b      	ldr	r3, [r3, #0]
 8005118:	430a      	orrs	r2, r1
 800511a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 800511c:	687b      	ldr	r3, [r7, #4]
 800511e:	681b      	ldr	r3, [r3, #0]
 8005120:	689b      	ldr	r3, [r3, #8]
 8005122:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8005126:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 800512a:	687a      	ldr	r2, [r7, #4]
 800512c:	6911      	ldr	r1, [r2, #16]
 800512e:	687a      	ldr	r2, [r7, #4]
 8005130:	68d2      	ldr	r2, [r2, #12]
 8005132:	4311      	orrs	r1, r2
 8005134:	687a      	ldr	r2, [r7, #4]
 8005136:	6812      	ldr	r2, [r2, #0]
 8005138:	430b      	orrs	r3, r1
 800513a:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 800513c:	687b      	ldr	r3, [r7, #4]
 800513e:	681b      	ldr	r3, [r3, #0]
 8005140:	68db      	ldr	r3, [r3, #12]
 8005142:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8005146:	687b      	ldr	r3, [r7, #4]
 8005148:	695a      	ldr	r2, [r3, #20]
 800514a:	687b      	ldr	r3, [r7, #4]
 800514c:	699b      	ldr	r3, [r3, #24]
 800514e:	431a      	orrs	r2, r3
 8005150:	687b      	ldr	r3, [r7, #4]
 8005152:	681b      	ldr	r3, [r3, #0]
 8005154:	430a      	orrs	r2, r1
 8005156:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8005158:	687b      	ldr	r3, [r7, #4]
 800515a:	681b      	ldr	r3, [r3, #0]
 800515c:	681a      	ldr	r2, [r3, #0]
 800515e:	687b      	ldr	r3, [r7, #4]
 8005160:	681b      	ldr	r3, [r3, #0]
 8005162:	f042 0201 	orr.w	r2, r2, #1
 8005166:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005168:	687b      	ldr	r3, [r7, #4]
 800516a:	2200      	movs	r2, #0
 800516c:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 800516e:	687b      	ldr	r3, [r7, #4]
 8005170:	2220      	movs	r2, #32
 8005172:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8005176:	687b      	ldr	r3, [r7, #4]
 8005178:	2200      	movs	r2, #0
 800517a:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800517c:	687b      	ldr	r3, [r7, #4]
 800517e:	2200      	movs	r2, #0
 8005180:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8005184:	2300      	movs	r3, #0
}
 8005186:	4618      	mov	r0, r3
 8005188:	3710      	adds	r7, #16
 800518a:	46bd      	mov	sp, r7
 800518c:	bd80      	pop	{r7, pc}
 800518e:	bf00      	nop
 8005190:	000186a0 	.word	0x000186a0
 8005194:	001e847f 	.word	0x001e847f
 8005198:	003d08ff 	.word	0x003d08ff
 800519c:	431bde83 	.word	0x431bde83
 80051a0:	10624dd3 	.word	0x10624dd3

080051a4 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80051a4:	b580      	push	{r7, lr}
 80051a6:	b088      	sub	sp, #32
 80051a8:	af02      	add	r7, sp, #8
 80051aa:	60f8      	str	r0, [r7, #12]
 80051ac:	607a      	str	r2, [r7, #4]
 80051ae:	461a      	mov	r2, r3
 80051b0:	460b      	mov	r3, r1
 80051b2:	817b      	strh	r3, [r7, #10]
 80051b4:	4613      	mov	r3, r2
 80051b6:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80051b8:	f7fd fbe8 	bl	800298c <HAL_GetTick>
 80051bc:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 80051be:	68fb      	ldr	r3, [r7, #12]
 80051c0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80051c4:	b2db      	uxtb	r3, r3
 80051c6:	2b20      	cmp	r3, #32
 80051c8:	f040 80e0 	bne.w	800538c <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80051cc:	697b      	ldr	r3, [r7, #20]
 80051ce:	9300      	str	r3, [sp, #0]
 80051d0:	2319      	movs	r3, #25
 80051d2:	2201      	movs	r2, #1
 80051d4:	4970      	ldr	r1, [pc, #448]	; (8005398 <HAL_I2C_Master_Transmit+0x1f4>)
 80051d6:	68f8      	ldr	r0, [r7, #12]
 80051d8:	f000 fa92 	bl	8005700 <I2C_WaitOnFlagUntilTimeout>
 80051dc:	4603      	mov	r3, r0
 80051de:	2b00      	cmp	r3, #0
 80051e0:	d001      	beq.n	80051e6 <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 80051e2:	2302      	movs	r3, #2
 80051e4:	e0d3      	b.n	800538e <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80051e6:	68fb      	ldr	r3, [r7, #12]
 80051e8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80051ec:	2b01      	cmp	r3, #1
 80051ee:	d101      	bne.n	80051f4 <HAL_I2C_Master_Transmit+0x50>
 80051f0:	2302      	movs	r3, #2
 80051f2:	e0cc      	b.n	800538e <HAL_I2C_Master_Transmit+0x1ea>
 80051f4:	68fb      	ldr	r3, [r7, #12]
 80051f6:	2201      	movs	r2, #1
 80051f8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80051fc:	68fb      	ldr	r3, [r7, #12]
 80051fe:	681b      	ldr	r3, [r3, #0]
 8005200:	681b      	ldr	r3, [r3, #0]
 8005202:	f003 0301 	and.w	r3, r3, #1
 8005206:	2b01      	cmp	r3, #1
 8005208:	d007      	beq.n	800521a <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800520a:	68fb      	ldr	r3, [r7, #12]
 800520c:	681b      	ldr	r3, [r3, #0]
 800520e:	681a      	ldr	r2, [r3, #0]
 8005210:	68fb      	ldr	r3, [r7, #12]
 8005212:	681b      	ldr	r3, [r3, #0]
 8005214:	f042 0201 	orr.w	r2, r2, #1
 8005218:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800521a:	68fb      	ldr	r3, [r7, #12]
 800521c:	681b      	ldr	r3, [r3, #0]
 800521e:	681a      	ldr	r2, [r3, #0]
 8005220:	68fb      	ldr	r3, [r7, #12]
 8005222:	681b      	ldr	r3, [r3, #0]
 8005224:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8005228:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 800522a:	68fb      	ldr	r3, [r7, #12]
 800522c:	2221      	movs	r2, #33	; 0x21
 800522e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8005232:	68fb      	ldr	r3, [r7, #12]
 8005234:	2210      	movs	r2, #16
 8005236:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 800523a:	68fb      	ldr	r3, [r7, #12]
 800523c:	2200      	movs	r2, #0
 800523e:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8005240:	68fb      	ldr	r3, [r7, #12]
 8005242:	687a      	ldr	r2, [r7, #4]
 8005244:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8005246:	68fb      	ldr	r3, [r7, #12]
 8005248:	893a      	ldrh	r2, [r7, #8]
 800524a:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800524c:	68fb      	ldr	r3, [r7, #12]
 800524e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005250:	b29a      	uxth	r2, r3
 8005252:	68fb      	ldr	r3, [r7, #12]
 8005254:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8005256:	68fb      	ldr	r3, [r7, #12]
 8005258:	4a50      	ldr	r2, [pc, #320]	; (800539c <HAL_I2C_Master_Transmit+0x1f8>)
 800525a:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 800525c:	8979      	ldrh	r1, [r7, #10]
 800525e:	697b      	ldr	r3, [r7, #20]
 8005260:	6a3a      	ldr	r2, [r7, #32]
 8005262:	68f8      	ldr	r0, [r7, #12]
 8005264:	f000 f9ca 	bl	80055fc <I2C_MasterRequestWrite>
 8005268:	4603      	mov	r3, r0
 800526a:	2b00      	cmp	r3, #0
 800526c:	d001      	beq.n	8005272 <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 800526e:	2301      	movs	r3, #1
 8005270:	e08d      	b.n	800538e <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005272:	2300      	movs	r3, #0
 8005274:	613b      	str	r3, [r7, #16]
 8005276:	68fb      	ldr	r3, [r7, #12]
 8005278:	681b      	ldr	r3, [r3, #0]
 800527a:	695b      	ldr	r3, [r3, #20]
 800527c:	613b      	str	r3, [r7, #16]
 800527e:	68fb      	ldr	r3, [r7, #12]
 8005280:	681b      	ldr	r3, [r3, #0]
 8005282:	699b      	ldr	r3, [r3, #24]
 8005284:	613b      	str	r3, [r7, #16]
 8005286:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8005288:	e066      	b.n	8005358 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800528a:	697a      	ldr	r2, [r7, #20]
 800528c:	6a39      	ldr	r1, [r7, #32]
 800528e:	68f8      	ldr	r0, [r7, #12]
 8005290:	f000 fb0c 	bl	80058ac <I2C_WaitOnTXEFlagUntilTimeout>
 8005294:	4603      	mov	r3, r0
 8005296:	2b00      	cmp	r3, #0
 8005298:	d00d      	beq.n	80052b6 <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800529a:	68fb      	ldr	r3, [r7, #12]
 800529c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800529e:	2b04      	cmp	r3, #4
 80052a0:	d107      	bne.n	80052b2 <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80052a2:	68fb      	ldr	r3, [r7, #12]
 80052a4:	681b      	ldr	r3, [r3, #0]
 80052a6:	681a      	ldr	r2, [r3, #0]
 80052a8:	68fb      	ldr	r3, [r7, #12]
 80052aa:	681b      	ldr	r3, [r3, #0]
 80052ac:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80052b0:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80052b2:	2301      	movs	r3, #1
 80052b4:	e06b      	b.n	800538e <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80052b6:	68fb      	ldr	r3, [r7, #12]
 80052b8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80052ba:	781a      	ldrb	r2, [r3, #0]
 80052bc:	68fb      	ldr	r3, [r7, #12]
 80052be:	681b      	ldr	r3, [r3, #0]
 80052c0:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80052c2:	68fb      	ldr	r3, [r7, #12]
 80052c4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80052c6:	1c5a      	adds	r2, r3, #1
 80052c8:	68fb      	ldr	r3, [r7, #12]
 80052ca:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 80052cc:	68fb      	ldr	r3, [r7, #12]
 80052ce:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80052d0:	b29b      	uxth	r3, r3
 80052d2:	3b01      	subs	r3, #1
 80052d4:	b29a      	uxth	r2, r3
 80052d6:	68fb      	ldr	r3, [r7, #12]
 80052d8:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 80052da:	68fb      	ldr	r3, [r7, #12]
 80052dc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80052de:	3b01      	subs	r3, #1
 80052e0:	b29a      	uxth	r2, r3
 80052e2:	68fb      	ldr	r3, [r7, #12]
 80052e4:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 80052e6:	68fb      	ldr	r3, [r7, #12]
 80052e8:	681b      	ldr	r3, [r3, #0]
 80052ea:	695b      	ldr	r3, [r3, #20]
 80052ec:	f003 0304 	and.w	r3, r3, #4
 80052f0:	2b04      	cmp	r3, #4
 80052f2:	d11b      	bne.n	800532c <HAL_I2C_Master_Transmit+0x188>
 80052f4:	68fb      	ldr	r3, [r7, #12]
 80052f6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80052f8:	2b00      	cmp	r3, #0
 80052fa:	d017      	beq.n	800532c <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80052fc:	68fb      	ldr	r3, [r7, #12]
 80052fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005300:	781a      	ldrb	r2, [r3, #0]
 8005302:	68fb      	ldr	r3, [r7, #12]
 8005304:	681b      	ldr	r3, [r3, #0]
 8005306:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8005308:	68fb      	ldr	r3, [r7, #12]
 800530a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800530c:	1c5a      	adds	r2, r3, #1
 800530e:	68fb      	ldr	r3, [r7, #12]
 8005310:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 8005312:	68fb      	ldr	r3, [r7, #12]
 8005314:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005316:	b29b      	uxth	r3, r3
 8005318:	3b01      	subs	r3, #1
 800531a:	b29a      	uxth	r2, r3
 800531c:	68fb      	ldr	r3, [r7, #12]
 800531e:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 8005320:	68fb      	ldr	r3, [r7, #12]
 8005322:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005324:	3b01      	subs	r3, #1
 8005326:	b29a      	uxth	r2, r3
 8005328:	68fb      	ldr	r3, [r7, #12]
 800532a:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800532c:	697a      	ldr	r2, [r7, #20]
 800532e:	6a39      	ldr	r1, [r7, #32]
 8005330:	68f8      	ldr	r0, [r7, #12]
 8005332:	f000 fafc 	bl	800592e <I2C_WaitOnBTFFlagUntilTimeout>
 8005336:	4603      	mov	r3, r0
 8005338:	2b00      	cmp	r3, #0
 800533a:	d00d      	beq.n	8005358 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800533c:	68fb      	ldr	r3, [r7, #12]
 800533e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005340:	2b04      	cmp	r3, #4
 8005342:	d107      	bne.n	8005354 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005344:	68fb      	ldr	r3, [r7, #12]
 8005346:	681b      	ldr	r3, [r3, #0]
 8005348:	681a      	ldr	r2, [r3, #0]
 800534a:	68fb      	ldr	r3, [r7, #12]
 800534c:	681b      	ldr	r3, [r3, #0]
 800534e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005352:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8005354:	2301      	movs	r3, #1
 8005356:	e01a      	b.n	800538e <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8005358:	68fb      	ldr	r3, [r7, #12]
 800535a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800535c:	2b00      	cmp	r3, #0
 800535e:	d194      	bne.n	800528a <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005360:	68fb      	ldr	r3, [r7, #12]
 8005362:	681b      	ldr	r3, [r3, #0]
 8005364:	681a      	ldr	r2, [r3, #0]
 8005366:	68fb      	ldr	r3, [r7, #12]
 8005368:	681b      	ldr	r3, [r3, #0]
 800536a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800536e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8005370:	68fb      	ldr	r3, [r7, #12]
 8005372:	2220      	movs	r2, #32
 8005374:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8005378:	68fb      	ldr	r3, [r7, #12]
 800537a:	2200      	movs	r2, #0
 800537c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005380:	68fb      	ldr	r3, [r7, #12]
 8005382:	2200      	movs	r2, #0
 8005384:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8005388:	2300      	movs	r3, #0
 800538a:	e000      	b.n	800538e <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 800538c:	2302      	movs	r3, #2
  }
}
 800538e:	4618      	mov	r0, r3
 8005390:	3718      	adds	r7, #24
 8005392:	46bd      	mov	sp, r7
 8005394:	bd80      	pop	{r7, pc}
 8005396:	bf00      	nop
 8005398:	00100002 	.word	0x00100002
 800539c:	ffff0000 	.word	0xffff0000

080053a0 <HAL_I2C_IsDeviceReady>:
  * @param  Trials Number of trials
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials, uint32_t Timeout)
{
 80053a0:	b580      	push	{r7, lr}
 80053a2:	b08a      	sub	sp, #40	; 0x28
 80053a4:	af02      	add	r7, sp, #8
 80053a6:	60f8      	str	r0, [r7, #12]
 80053a8:	607a      	str	r2, [r7, #4]
 80053aa:	603b      	str	r3, [r7, #0]
 80053ac:	460b      	mov	r3, r1
 80053ae:	817b      	strh	r3, [r7, #10]
  /* Get tick */
  uint32_t tickstart = HAL_GetTick();
 80053b0:	f7fd faec 	bl	800298c <HAL_GetTick>
 80053b4:	61f8      	str	r0, [r7, #28]
  uint32_t I2C_Trials = 0U;
 80053b6:	2300      	movs	r3, #0
 80053b8:	61bb      	str	r3, [r7, #24]
  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 80053ba:	68fb      	ldr	r3, [r7, #12]
 80053bc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80053c0:	b2db      	uxtb	r3, r3
 80053c2:	2b20      	cmp	r3, #32
 80053c4:	f040 8111 	bne.w	80055ea <HAL_I2C_IsDeviceReady+0x24a>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80053c8:	69fb      	ldr	r3, [r7, #28]
 80053ca:	9300      	str	r3, [sp, #0]
 80053cc:	2319      	movs	r3, #25
 80053ce:	2201      	movs	r2, #1
 80053d0:	4988      	ldr	r1, [pc, #544]	; (80055f4 <HAL_I2C_IsDeviceReady+0x254>)
 80053d2:	68f8      	ldr	r0, [r7, #12]
 80053d4:	f000 f994 	bl	8005700 <I2C_WaitOnFlagUntilTimeout>
 80053d8:	4603      	mov	r3, r0
 80053da:	2b00      	cmp	r3, #0
 80053dc:	d001      	beq.n	80053e2 <HAL_I2C_IsDeviceReady+0x42>
    {
      return HAL_BUSY;
 80053de:	2302      	movs	r3, #2
 80053e0:	e104      	b.n	80055ec <HAL_I2C_IsDeviceReady+0x24c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80053e2:	68fb      	ldr	r3, [r7, #12]
 80053e4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80053e8:	2b01      	cmp	r3, #1
 80053ea:	d101      	bne.n	80053f0 <HAL_I2C_IsDeviceReady+0x50>
 80053ec:	2302      	movs	r3, #2
 80053ee:	e0fd      	b.n	80055ec <HAL_I2C_IsDeviceReady+0x24c>
 80053f0:	68fb      	ldr	r3, [r7, #12]
 80053f2:	2201      	movs	r2, #1
 80053f4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80053f8:	68fb      	ldr	r3, [r7, #12]
 80053fa:	681b      	ldr	r3, [r3, #0]
 80053fc:	681b      	ldr	r3, [r3, #0]
 80053fe:	f003 0301 	and.w	r3, r3, #1
 8005402:	2b01      	cmp	r3, #1
 8005404:	d007      	beq.n	8005416 <HAL_I2C_IsDeviceReady+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8005406:	68fb      	ldr	r3, [r7, #12]
 8005408:	681b      	ldr	r3, [r3, #0]
 800540a:	681a      	ldr	r2, [r3, #0]
 800540c:	68fb      	ldr	r3, [r7, #12]
 800540e:	681b      	ldr	r3, [r3, #0]
 8005410:	f042 0201 	orr.w	r2, r2, #1
 8005414:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8005416:	68fb      	ldr	r3, [r7, #12]
 8005418:	681b      	ldr	r3, [r3, #0]
 800541a:	681a      	ldr	r2, [r3, #0]
 800541c:	68fb      	ldr	r3, [r7, #12]
 800541e:	681b      	ldr	r3, [r3, #0]
 8005420:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8005424:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8005426:	68fb      	ldr	r3, [r7, #12]
 8005428:	2224      	movs	r2, #36	; 0x24
 800542a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800542e:	68fb      	ldr	r3, [r7, #12]
 8005430:	2200      	movs	r2, #0
 8005432:	641a      	str	r2, [r3, #64]	; 0x40
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8005434:	68fb      	ldr	r3, [r7, #12]
 8005436:	4a70      	ldr	r2, [pc, #448]	; (80055f8 <HAL_I2C_IsDeviceReady+0x258>)
 8005438:	62da      	str	r2, [r3, #44]	; 0x2c

    do
    {
      /* Generate Start */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800543a:	68fb      	ldr	r3, [r7, #12]
 800543c:	681b      	ldr	r3, [r3, #0]
 800543e:	681a      	ldr	r2, [r3, #0]
 8005440:	68fb      	ldr	r3, [r7, #12]
 8005442:	681b      	ldr	r3, [r3, #0]
 8005444:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005448:	601a      	str	r2, [r3, #0]

      /* Wait until SB flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, tickstart) != HAL_OK)
 800544a:	69fb      	ldr	r3, [r7, #28]
 800544c:	9300      	str	r3, [sp, #0]
 800544e:	683b      	ldr	r3, [r7, #0]
 8005450:	2200      	movs	r2, #0
 8005452:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8005456:	68f8      	ldr	r0, [r7, #12]
 8005458:	f000 f952 	bl	8005700 <I2C_WaitOnFlagUntilTimeout>
 800545c:	4603      	mov	r3, r0
 800545e:	2b00      	cmp	r3, #0
 8005460:	d00d      	beq.n	800547e <HAL_I2C_IsDeviceReady+0xde>
      {
        if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8005462:	68fb      	ldr	r3, [r7, #12]
 8005464:	681b      	ldr	r3, [r3, #0]
 8005466:	681b      	ldr	r3, [r3, #0]
 8005468:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800546c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005470:	d103      	bne.n	800547a <HAL_I2C_IsDeviceReady+0xda>
        {
          hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8005472:	68fb      	ldr	r3, [r7, #12]
 8005474:	f44f 7200 	mov.w	r2, #512	; 0x200
 8005478:	641a      	str	r2, [r3, #64]	; 0x40
        }
        return HAL_TIMEOUT;
 800547a:	2303      	movs	r3, #3
 800547c:	e0b6      	b.n	80055ec <HAL_I2C_IsDeviceReady+0x24c>
      }

      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800547e:	897b      	ldrh	r3, [r7, #10]
 8005480:	b2db      	uxtb	r3, r3
 8005482:	461a      	mov	r2, r3
 8005484:	68fb      	ldr	r3, [r7, #12]
 8005486:	681b      	ldr	r3, [r3, #0]
 8005488:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 800548c:	611a      	str	r2, [r3, #16]

      /* Wait until ADDR or AF flag are set */
      /* Get tick */
      tickstart = HAL_GetTick();
 800548e:	f7fd fa7d 	bl	800298c <HAL_GetTick>
 8005492:	61f8      	str	r0, [r7, #28]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8005494:	68fb      	ldr	r3, [r7, #12]
 8005496:	681b      	ldr	r3, [r3, #0]
 8005498:	695b      	ldr	r3, [r3, #20]
 800549a:	f003 0302 	and.w	r3, r3, #2
 800549e:	2b02      	cmp	r3, #2
 80054a0:	bf0c      	ite	eq
 80054a2:	2301      	moveq	r3, #1
 80054a4:	2300      	movne	r3, #0
 80054a6:	b2db      	uxtb	r3, r3
 80054a8:	75fb      	strb	r3, [r7, #23]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 80054aa:	68fb      	ldr	r3, [r7, #12]
 80054ac:	681b      	ldr	r3, [r3, #0]
 80054ae:	695b      	ldr	r3, [r3, #20]
 80054b0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80054b4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80054b8:	bf0c      	ite	eq
 80054ba:	2301      	moveq	r3, #1
 80054bc:	2300      	movne	r3, #0
 80054be:	b2db      	uxtb	r3, r3
 80054c0:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 80054c2:	e025      	b.n	8005510 <HAL_I2C_IsDeviceReady+0x170>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 80054c4:	f7fd fa62 	bl	800298c <HAL_GetTick>
 80054c8:	4602      	mov	r2, r0
 80054ca:	69fb      	ldr	r3, [r7, #28]
 80054cc:	1ad3      	subs	r3, r2, r3
 80054ce:	683a      	ldr	r2, [r7, #0]
 80054d0:	429a      	cmp	r2, r3
 80054d2:	d302      	bcc.n	80054da <HAL_I2C_IsDeviceReady+0x13a>
 80054d4:	683b      	ldr	r3, [r7, #0]
 80054d6:	2b00      	cmp	r3, #0
 80054d8:	d103      	bne.n	80054e2 <HAL_I2C_IsDeviceReady+0x142>
        {
          hi2c->State = HAL_I2C_STATE_TIMEOUT;
 80054da:	68fb      	ldr	r3, [r7, #12]
 80054dc:	22a0      	movs	r2, #160	; 0xa0
 80054de:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        }
        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 80054e2:	68fb      	ldr	r3, [r7, #12]
 80054e4:	681b      	ldr	r3, [r3, #0]
 80054e6:	695b      	ldr	r3, [r3, #20]
 80054e8:	f003 0302 	and.w	r3, r3, #2
 80054ec:	2b02      	cmp	r3, #2
 80054ee:	bf0c      	ite	eq
 80054f0:	2301      	moveq	r3, #1
 80054f2:	2300      	movne	r3, #0
 80054f4:	b2db      	uxtb	r3, r3
 80054f6:	75fb      	strb	r3, [r7, #23]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 80054f8:	68fb      	ldr	r3, [r7, #12]
 80054fa:	681b      	ldr	r3, [r3, #0]
 80054fc:	695b      	ldr	r3, [r3, #20]
 80054fe:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005502:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005506:	bf0c      	ite	eq
 8005508:	2301      	moveq	r3, #1
 800550a:	2300      	movne	r3, #0
 800550c:	b2db      	uxtb	r3, r3
 800550e:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 8005510:	68fb      	ldr	r3, [r7, #12]
 8005512:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005516:	b2db      	uxtb	r3, r3
 8005518:	2ba0      	cmp	r3, #160	; 0xa0
 800551a:	d005      	beq.n	8005528 <HAL_I2C_IsDeviceReady+0x188>
 800551c:	7dfb      	ldrb	r3, [r7, #23]
 800551e:	2b00      	cmp	r3, #0
 8005520:	d102      	bne.n	8005528 <HAL_I2C_IsDeviceReady+0x188>
 8005522:	7dbb      	ldrb	r3, [r7, #22]
 8005524:	2b00      	cmp	r3, #0
 8005526:	d0cd      	beq.n	80054c4 <HAL_I2C_IsDeviceReady+0x124>
      }

      hi2c->State = HAL_I2C_STATE_READY;
 8005528:	68fb      	ldr	r3, [r7, #12]
 800552a:	2220      	movs	r2, #32
 800552c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Check if the ADDR flag has been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR) == SET)
 8005530:	68fb      	ldr	r3, [r7, #12]
 8005532:	681b      	ldr	r3, [r3, #0]
 8005534:	695b      	ldr	r3, [r3, #20]
 8005536:	f003 0302 	and.w	r3, r3, #2
 800553a:	2b02      	cmp	r3, #2
 800553c:	d129      	bne.n	8005592 <HAL_I2C_IsDeviceReady+0x1f2>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800553e:	68fb      	ldr	r3, [r7, #12]
 8005540:	681b      	ldr	r3, [r3, #0]
 8005542:	681a      	ldr	r2, [r3, #0]
 8005544:	68fb      	ldr	r3, [r7, #12]
 8005546:	681b      	ldr	r3, [r3, #0]
 8005548:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800554c:	601a      	str	r2, [r3, #0]

        /* Clear ADDR Flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800554e:	2300      	movs	r3, #0
 8005550:	613b      	str	r3, [r7, #16]
 8005552:	68fb      	ldr	r3, [r7, #12]
 8005554:	681b      	ldr	r3, [r3, #0]
 8005556:	695b      	ldr	r3, [r3, #20]
 8005558:	613b      	str	r3, [r7, #16]
 800555a:	68fb      	ldr	r3, [r7, #12]
 800555c:	681b      	ldr	r3, [r3, #0]
 800555e:	699b      	ldr	r3, [r3, #24]
 8005560:	613b      	str	r3, [r7, #16]
 8005562:	693b      	ldr	r3, [r7, #16]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8005564:	69fb      	ldr	r3, [r7, #28]
 8005566:	9300      	str	r3, [sp, #0]
 8005568:	2319      	movs	r3, #25
 800556a:	2201      	movs	r2, #1
 800556c:	4921      	ldr	r1, [pc, #132]	; (80055f4 <HAL_I2C_IsDeviceReady+0x254>)
 800556e:	68f8      	ldr	r0, [r7, #12]
 8005570:	f000 f8c6 	bl	8005700 <I2C_WaitOnFlagUntilTimeout>
 8005574:	4603      	mov	r3, r0
 8005576:	2b00      	cmp	r3, #0
 8005578:	d001      	beq.n	800557e <HAL_I2C_IsDeviceReady+0x1de>
        {
          return HAL_ERROR;
 800557a:	2301      	movs	r3, #1
 800557c:	e036      	b.n	80055ec <HAL_I2C_IsDeviceReady+0x24c>
        }

        hi2c->State = HAL_I2C_STATE_READY;
 800557e:	68fb      	ldr	r3, [r7, #12]
 8005580:	2220      	movs	r2, #32
 8005582:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005586:	68fb      	ldr	r3, [r7, #12]
 8005588:	2200      	movs	r2, #0
 800558a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_OK;
 800558e:	2300      	movs	r3, #0
 8005590:	e02c      	b.n	80055ec <HAL_I2C_IsDeviceReady+0x24c>
      }
      else
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005592:	68fb      	ldr	r3, [r7, #12]
 8005594:	681b      	ldr	r3, [r3, #0]
 8005596:	681a      	ldr	r2, [r3, #0]
 8005598:	68fb      	ldr	r3, [r7, #12]
 800559a:	681b      	ldr	r3, [r3, #0]
 800559c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80055a0:	601a      	str	r2, [r3, #0]

        /* Clear AF Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80055a2:	68fb      	ldr	r3, [r7, #12]
 80055a4:	681b      	ldr	r3, [r3, #0]
 80055a6:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80055aa:	615a      	str	r2, [r3, #20]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80055ac:	69fb      	ldr	r3, [r7, #28]
 80055ae:	9300      	str	r3, [sp, #0]
 80055b0:	2319      	movs	r3, #25
 80055b2:	2201      	movs	r2, #1
 80055b4:	490f      	ldr	r1, [pc, #60]	; (80055f4 <HAL_I2C_IsDeviceReady+0x254>)
 80055b6:	68f8      	ldr	r0, [r7, #12]
 80055b8:	f000 f8a2 	bl	8005700 <I2C_WaitOnFlagUntilTimeout>
 80055bc:	4603      	mov	r3, r0
 80055be:	2b00      	cmp	r3, #0
 80055c0:	d001      	beq.n	80055c6 <HAL_I2C_IsDeviceReady+0x226>
        {
          return HAL_ERROR;
 80055c2:	2301      	movs	r3, #1
 80055c4:	e012      	b.n	80055ec <HAL_I2C_IsDeviceReady+0x24c>
        }
      }

      /* Increment Trials */
      I2C_Trials++;
 80055c6:	69bb      	ldr	r3, [r7, #24]
 80055c8:	3301      	adds	r3, #1
 80055ca:	61bb      	str	r3, [r7, #24]
    }
    while (I2C_Trials < Trials);
 80055cc:	69ba      	ldr	r2, [r7, #24]
 80055ce:	687b      	ldr	r3, [r7, #4]
 80055d0:	429a      	cmp	r2, r3
 80055d2:	f4ff af32 	bcc.w	800543a <HAL_I2C_IsDeviceReady+0x9a>

    hi2c->State = HAL_I2C_STATE_READY;
 80055d6:	68fb      	ldr	r3, [r7, #12]
 80055d8:	2220      	movs	r2, #32
 80055da:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80055de:	68fb      	ldr	r3, [r7, #12]
 80055e0:	2200      	movs	r2, #0
 80055e2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 80055e6:	2301      	movs	r3, #1
 80055e8:	e000      	b.n	80055ec <HAL_I2C_IsDeviceReady+0x24c>
  }
  else
  {
    return HAL_BUSY;
 80055ea:	2302      	movs	r3, #2
  }
}
 80055ec:	4618      	mov	r0, r3
 80055ee:	3720      	adds	r7, #32
 80055f0:	46bd      	mov	sp, r7
 80055f2:	bd80      	pop	{r7, pc}
 80055f4:	00100002 	.word	0x00100002
 80055f8:	ffff0000 	.word	0xffff0000

080055fc <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 80055fc:	b580      	push	{r7, lr}
 80055fe:	b088      	sub	sp, #32
 8005600:	af02      	add	r7, sp, #8
 8005602:	60f8      	str	r0, [r7, #12]
 8005604:	607a      	str	r2, [r7, #4]
 8005606:	603b      	str	r3, [r7, #0]
 8005608:	460b      	mov	r3, r1
 800560a:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 800560c:	68fb      	ldr	r3, [r7, #12]
 800560e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005610:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8005612:	697b      	ldr	r3, [r7, #20]
 8005614:	2b08      	cmp	r3, #8
 8005616:	d006      	beq.n	8005626 <I2C_MasterRequestWrite+0x2a>
 8005618:	697b      	ldr	r3, [r7, #20]
 800561a:	2b01      	cmp	r3, #1
 800561c:	d003      	beq.n	8005626 <I2C_MasterRequestWrite+0x2a>
 800561e:	697b      	ldr	r3, [r7, #20]
 8005620:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8005624:	d108      	bne.n	8005638 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005626:	68fb      	ldr	r3, [r7, #12]
 8005628:	681b      	ldr	r3, [r3, #0]
 800562a:	681a      	ldr	r2, [r3, #0]
 800562c:	68fb      	ldr	r3, [r7, #12]
 800562e:	681b      	ldr	r3, [r3, #0]
 8005630:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005634:	601a      	str	r2, [r3, #0]
 8005636:	e00b      	b.n	8005650 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8005638:	68fb      	ldr	r3, [r7, #12]
 800563a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800563c:	2b12      	cmp	r3, #18
 800563e:	d107      	bne.n	8005650 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005640:	68fb      	ldr	r3, [r7, #12]
 8005642:	681b      	ldr	r3, [r3, #0]
 8005644:	681a      	ldr	r2, [r3, #0]
 8005646:	68fb      	ldr	r3, [r7, #12]
 8005648:	681b      	ldr	r3, [r3, #0]
 800564a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800564e:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8005650:	683b      	ldr	r3, [r7, #0]
 8005652:	9300      	str	r3, [sp, #0]
 8005654:	687b      	ldr	r3, [r7, #4]
 8005656:	2200      	movs	r2, #0
 8005658:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 800565c:	68f8      	ldr	r0, [r7, #12]
 800565e:	f000 f84f 	bl	8005700 <I2C_WaitOnFlagUntilTimeout>
 8005662:	4603      	mov	r3, r0
 8005664:	2b00      	cmp	r3, #0
 8005666:	d00d      	beq.n	8005684 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8005668:	68fb      	ldr	r3, [r7, #12]
 800566a:	681b      	ldr	r3, [r3, #0]
 800566c:	681b      	ldr	r3, [r3, #0]
 800566e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005672:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005676:	d103      	bne.n	8005680 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8005678:	68fb      	ldr	r3, [r7, #12]
 800567a:	f44f 7200 	mov.w	r2, #512	; 0x200
 800567e:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8005680:	2303      	movs	r3, #3
 8005682:	e035      	b.n	80056f0 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8005684:	68fb      	ldr	r3, [r7, #12]
 8005686:	691b      	ldr	r3, [r3, #16]
 8005688:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800568c:	d108      	bne.n	80056a0 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800568e:	897b      	ldrh	r3, [r7, #10]
 8005690:	b2db      	uxtb	r3, r3
 8005692:	461a      	mov	r2, r3
 8005694:	68fb      	ldr	r3, [r7, #12]
 8005696:	681b      	ldr	r3, [r3, #0]
 8005698:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 800569c:	611a      	str	r2, [r3, #16]
 800569e:	e01b      	b.n	80056d8 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 80056a0:	897b      	ldrh	r3, [r7, #10]
 80056a2:	11db      	asrs	r3, r3, #7
 80056a4:	b2db      	uxtb	r3, r3
 80056a6:	f003 0306 	and.w	r3, r3, #6
 80056aa:	b2db      	uxtb	r3, r3
 80056ac:	f063 030f 	orn	r3, r3, #15
 80056b0:	b2da      	uxtb	r2, r3
 80056b2:	68fb      	ldr	r3, [r7, #12]
 80056b4:	681b      	ldr	r3, [r3, #0]
 80056b6:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 80056b8:	683b      	ldr	r3, [r7, #0]
 80056ba:	687a      	ldr	r2, [r7, #4]
 80056bc:	490e      	ldr	r1, [pc, #56]	; (80056f8 <I2C_MasterRequestWrite+0xfc>)
 80056be:	68f8      	ldr	r0, [r7, #12]
 80056c0:	f000 f875 	bl	80057ae <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80056c4:	4603      	mov	r3, r0
 80056c6:	2b00      	cmp	r3, #0
 80056c8:	d001      	beq.n	80056ce <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 80056ca:	2301      	movs	r3, #1
 80056cc:	e010      	b.n	80056f0 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 80056ce:	897b      	ldrh	r3, [r7, #10]
 80056d0:	b2da      	uxtb	r2, r3
 80056d2:	68fb      	ldr	r3, [r7, #12]
 80056d4:	681b      	ldr	r3, [r3, #0]
 80056d6:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80056d8:	683b      	ldr	r3, [r7, #0]
 80056da:	687a      	ldr	r2, [r7, #4]
 80056dc:	4907      	ldr	r1, [pc, #28]	; (80056fc <I2C_MasterRequestWrite+0x100>)
 80056de:	68f8      	ldr	r0, [r7, #12]
 80056e0:	f000 f865 	bl	80057ae <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80056e4:	4603      	mov	r3, r0
 80056e6:	2b00      	cmp	r3, #0
 80056e8:	d001      	beq.n	80056ee <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 80056ea:	2301      	movs	r3, #1
 80056ec:	e000      	b.n	80056f0 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 80056ee:	2300      	movs	r3, #0
}
 80056f0:	4618      	mov	r0, r3
 80056f2:	3718      	adds	r7, #24
 80056f4:	46bd      	mov	sp, r7
 80056f6:	bd80      	pop	{r7, pc}
 80056f8:	00010008 	.word	0x00010008
 80056fc:	00010002 	.word	0x00010002

08005700 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8005700:	b580      	push	{r7, lr}
 8005702:	b084      	sub	sp, #16
 8005704:	af00      	add	r7, sp, #0
 8005706:	60f8      	str	r0, [r7, #12]
 8005708:	60b9      	str	r1, [r7, #8]
 800570a:	603b      	str	r3, [r7, #0]
 800570c:	4613      	mov	r3, r2
 800570e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005710:	e025      	b.n	800575e <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005712:	683b      	ldr	r3, [r7, #0]
 8005714:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005718:	d021      	beq.n	800575e <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800571a:	f7fd f937 	bl	800298c <HAL_GetTick>
 800571e:	4602      	mov	r2, r0
 8005720:	69bb      	ldr	r3, [r7, #24]
 8005722:	1ad3      	subs	r3, r2, r3
 8005724:	683a      	ldr	r2, [r7, #0]
 8005726:	429a      	cmp	r2, r3
 8005728:	d302      	bcc.n	8005730 <I2C_WaitOnFlagUntilTimeout+0x30>
 800572a:	683b      	ldr	r3, [r7, #0]
 800572c:	2b00      	cmp	r3, #0
 800572e:	d116      	bne.n	800575e <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8005730:	68fb      	ldr	r3, [r7, #12]
 8005732:	2200      	movs	r2, #0
 8005734:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 8005736:	68fb      	ldr	r3, [r7, #12]
 8005738:	2220      	movs	r2, #32
 800573a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 800573e:	68fb      	ldr	r3, [r7, #12]
 8005740:	2200      	movs	r2, #0
 8005742:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8005746:	68fb      	ldr	r3, [r7, #12]
 8005748:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800574a:	f043 0220 	orr.w	r2, r3, #32
 800574e:	68fb      	ldr	r3, [r7, #12]
 8005750:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005752:	68fb      	ldr	r3, [r7, #12]
 8005754:	2200      	movs	r2, #0
 8005756:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800575a:	2301      	movs	r3, #1
 800575c:	e023      	b.n	80057a6 <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800575e:	68bb      	ldr	r3, [r7, #8]
 8005760:	0c1b      	lsrs	r3, r3, #16
 8005762:	b2db      	uxtb	r3, r3
 8005764:	2b01      	cmp	r3, #1
 8005766:	d10d      	bne.n	8005784 <I2C_WaitOnFlagUntilTimeout+0x84>
 8005768:	68fb      	ldr	r3, [r7, #12]
 800576a:	681b      	ldr	r3, [r3, #0]
 800576c:	695b      	ldr	r3, [r3, #20]
 800576e:	43da      	mvns	r2, r3
 8005770:	68bb      	ldr	r3, [r7, #8]
 8005772:	4013      	ands	r3, r2
 8005774:	b29b      	uxth	r3, r3
 8005776:	2b00      	cmp	r3, #0
 8005778:	bf0c      	ite	eq
 800577a:	2301      	moveq	r3, #1
 800577c:	2300      	movne	r3, #0
 800577e:	b2db      	uxtb	r3, r3
 8005780:	461a      	mov	r2, r3
 8005782:	e00c      	b.n	800579e <I2C_WaitOnFlagUntilTimeout+0x9e>
 8005784:	68fb      	ldr	r3, [r7, #12]
 8005786:	681b      	ldr	r3, [r3, #0]
 8005788:	699b      	ldr	r3, [r3, #24]
 800578a:	43da      	mvns	r2, r3
 800578c:	68bb      	ldr	r3, [r7, #8]
 800578e:	4013      	ands	r3, r2
 8005790:	b29b      	uxth	r3, r3
 8005792:	2b00      	cmp	r3, #0
 8005794:	bf0c      	ite	eq
 8005796:	2301      	moveq	r3, #1
 8005798:	2300      	movne	r3, #0
 800579a:	b2db      	uxtb	r3, r3
 800579c:	461a      	mov	r2, r3
 800579e:	79fb      	ldrb	r3, [r7, #7]
 80057a0:	429a      	cmp	r2, r3
 80057a2:	d0b6      	beq.n	8005712 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80057a4:	2300      	movs	r3, #0
}
 80057a6:	4618      	mov	r0, r3
 80057a8:	3710      	adds	r7, #16
 80057aa:	46bd      	mov	sp, r7
 80057ac:	bd80      	pop	{r7, pc}

080057ae <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 80057ae:	b580      	push	{r7, lr}
 80057b0:	b084      	sub	sp, #16
 80057b2:	af00      	add	r7, sp, #0
 80057b4:	60f8      	str	r0, [r7, #12]
 80057b6:	60b9      	str	r1, [r7, #8]
 80057b8:	607a      	str	r2, [r7, #4]
 80057ba:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80057bc:	e051      	b.n	8005862 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80057be:	68fb      	ldr	r3, [r7, #12]
 80057c0:	681b      	ldr	r3, [r3, #0]
 80057c2:	695b      	ldr	r3, [r3, #20]
 80057c4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80057c8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80057cc:	d123      	bne.n	8005816 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80057ce:	68fb      	ldr	r3, [r7, #12]
 80057d0:	681b      	ldr	r3, [r3, #0]
 80057d2:	681a      	ldr	r2, [r3, #0]
 80057d4:	68fb      	ldr	r3, [r7, #12]
 80057d6:	681b      	ldr	r3, [r3, #0]
 80057d8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80057dc:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80057de:	68fb      	ldr	r3, [r7, #12]
 80057e0:	681b      	ldr	r3, [r3, #0]
 80057e2:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80057e6:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80057e8:	68fb      	ldr	r3, [r7, #12]
 80057ea:	2200      	movs	r2, #0
 80057ec:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80057ee:	68fb      	ldr	r3, [r7, #12]
 80057f0:	2220      	movs	r2, #32
 80057f2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80057f6:	68fb      	ldr	r3, [r7, #12]
 80057f8:	2200      	movs	r2, #0
 80057fa:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80057fe:	68fb      	ldr	r3, [r7, #12]
 8005800:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005802:	f043 0204 	orr.w	r2, r3, #4
 8005806:	68fb      	ldr	r3, [r7, #12]
 8005808:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800580a:	68fb      	ldr	r3, [r7, #12]
 800580c:	2200      	movs	r2, #0
 800580e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8005812:	2301      	movs	r3, #1
 8005814:	e046      	b.n	80058a4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005816:	687b      	ldr	r3, [r7, #4]
 8005818:	f1b3 3fff 	cmp.w	r3, #4294967295
 800581c:	d021      	beq.n	8005862 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800581e:	f7fd f8b5 	bl	800298c <HAL_GetTick>
 8005822:	4602      	mov	r2, r0
 8005824:	683b      	ldr	r3, [r7, #0]
 8005826:	1ad3      	subs	r3, r2, r3
 8005828:	687a      	ldr	r2, [r7, #4]
 800582a:	429a      	cmp	r2, r3
 800582c:	d302      	bcc.n	8005834 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 800582e:	687b      	ldr	r3, [r7, #4]
 8005830:	2b00      	cmp	r3, #0
 8005832:	d116      	bne.n	8005862 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8005834:	68fb      	ldr	r3, [r7, #12]
 8005836:	2200      	movs	r2, #0
 8005838:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800583a:	68fb      	ldr	r3, [r7, #12]
 800583c:	2220      	movs	r2, #32
 800583e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005842:	68fb      	ldr	r3, [r7, #12]
 8005844:	2200      	movs	r2, #0
 8005846:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800584a:	68fb      	ldr	r3, [r7, #12]
 800584c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800584e:	f043 0220 	orr.w	r2, r3, #32
 8005852:	68fb      	ldr	r3, [r7, #12]
 8005854:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005856:	68fb      	ldr	r3, [r7, #12]
 8005858:	2200      	movs	r2, #0
 800585a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800585e:	2301      	movs	r3, #1
 8005860:	e020      	b.n	80058a4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8005862:	68bb      	ldr	r3, [r7, #8]
 8005864:	0c1b      	lsrs	r3, r3, #16
 8005866:	b2db      	uxtb	r3, r3
 8005868:	2b01      	cmp	r3, #1
 800586a:	d10c      	bne.n	8005886 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 800586c:	68fb      	ldr	r3, [r7, #12]
 800586e:	681b      	ldr	r3, [r3, #0]
 8005870:	695b      	ldr	r3, [r3, #20]
 8005872:	43da      	mvns	r2, r3
 8005874:	68bb      	ldr	r3, [r7, #8]
 8005876:	4013      	ands	r3, r2
 8005878:	b29b      	uxth	r3, r3
 800587a:	2b00      	cmp	r3, #0
 800587c:	bf14      	ite	ne
 800587e:	2301      	movne	r3, #1
 8005880:	2300      	moveq	r3, #0
 8005882:	b2db      	uxtb	r3, r3
 8005884:	e00b      	b.n	800589e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 8005886:	68fb      	ldr	r3, [r7, #12]
 8005888:	681b      	ldr	r3, [r3, #0]
 800588a:	699b      	ldr	r3, [r3, #24]
 800588c:	43da      	mvns	r2, r3
 800588e:	68bb      	ldr	r3, [r7, #8]
 8005890:	4013      	ands	r3, r2
 8005892:	b29b      	uxth	r3, r3
 8005894:	2b00      	cmp	r3, #0
 8005896:	bf14      	ite	ne
 8005898:	2301      	movne	r3, #1
 800589a:	2300      	moveq	r3, #0
 800589c:	b2db      	uxtb	r3, r3
 800589e:	2b00      	cmp	r3, #0
 80058a0:	d18d      	bne.n	80057be <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 80058a2:	2300      	movs	r3, #0
}
 80058a4:	4618      	mov	r0, r3
 80058a6:	3710      	adds	r7, #16
 80058a8:	46bd      	mov	sp, r7
 80058aa:	bd80      	pop	{r7, pc}

080058ac <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80058ac:	b580      	push	{r7, lr}
 80058ae:	b084      	sub	sp, #16
 80058b0:	af00      	add	r7, sp, #0
 80058b2:	60f8      	str	r0, [r7, #12]
 80058b4:	60b9      	str	r1, [r7, #8]
 80058b6:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80058b8:	e02d      	b.n	8005916 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80058ba:	68f8      	ldr	r0, [r7, #12]
 80058bc:	f000 f878 	bl	80059b0 <I2C_IsAcknowledgeFailed>
 80058c0:	4603      	mov	r3, r0
 80058c2:	2b00      	cmp	r3, #0
 80058c4:	d001      	beq.n	80058ca <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80058c6:	2301      	movs	r3, #1
 80058c8:	e02d      	b.n	8005926 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80058ca:	68bb      	ldr	r3, [r7, #8]
 80058cc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80058d0:	d021      	beq.n	8005916 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80058d2:	f7fd f85b 	bl	800298c <HAL_GetTick>
 80058d6:	4602      	mov	r2, r0
 80058d8:	687b      	ldr	r3, [r7, #4]
 80058da:	1ad3      	subs	r3, r2, r3
 80058dc:	68ba      	ldr	r2, [r7, #8]
 80058de:	429a      	cmp	r2, r3
 80058e0:	d302      	bcc.n	80058e8 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 80058e2:	68bb      	ldr	r3, [r7, #8]
 80058e4:	2b00      	cmp	r3, #0
 80058e6:	d116      	bne.n	8005916 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80058e8:	68fb      	ldr	r3, [r7, #12]
 80058ea:	2200      	movs	r2, #0
 80058ec:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80058ee:	68fb      	ldr	r3, [r7, #12]
 80058f0:	2220      	movs	r2, #32
 80058f2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80058f6:	68fb      	ldr	r3, [r7, #12]
 80058f8:	2200      	movs	r2, #0
 80058fa:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80058fe:	68fb      	ldr	r3, [r7, #12]
 8005900:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005902:	f043 0220 	orr.w	r2, r3, #32
 8005906:	68fb      	ldr	r3, [r7, #12]
 8005908:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800590a:	68fb      	ldr	r3, [r7, #12]
 800590c:	2200      	movs	r2, #0
 800590e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8005912:	2301      	movs	r3, #1
 8005914:	e007      	b.n	8005926 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8005916:	68fb      	ldr	r3, [r7, #12]
 8005918:	681b      	ldr	r3, [r3, #0]
 800591a:	695b      	ldr	r3, [r3, #20]
 800591c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005920:	2b80      	cmp	r3, #128	; 0x80
 8005922:	d1ca      	bne.n	80058ba <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8005924:	2300      	movs	r3, #0
}
 8005926:	4618      	mov	r0, r3
 8005928:	3710      	adds	r7, #16
 800592a:	46bd      	mov	sp, r7
 800592c:	bd80      	pop	{r7, pc}

0800592e <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800592e:	b580      	push	{r7, lr}
 8005930:	b084      	sub	sp, #16
 8005932:	af00      	add	r7, sp, #0
 8005934:	60f8      	str	r0, [r7, #12]
 8005936:	60b9      	str	r1, [r7, #8]
 8005938:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800593a:	e02d      	b.n	8005998 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800593c:	68f8      	ldr	r0, [r7, #12]
 800593e:	f000 f837 	bl	80059b0 <I2C_IsAcknowledgeFailed>
 8005942:	4603      	mov	r3, r0
 8005944:	2b00      	cmp	r3, #0
 8005946:	d001      	beq.n	800594c <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8005948:	2301      	movs	r3, #1
 800594a:	e02d      	b.n	80059a8 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800594c:	68bb      	ldr	r3, [r7, #8]
 800594e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005952:	d021      	beq.n	8005998 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005954:	f7fd f81a 	bl	800298c <HAL_GetTick>
 8005958:	4602      	mov	r2, r0
 800595a:	687b      	ldr	r3, [r7, #4]
 800595c:	1ad3      	subs	r3, r2, r3
 800595e:	68ba      	ldr	r2, [r7, #8]
 8005960:	429a      	cmp	r2, r3
 8005962:	d302      	bcc.n	800596a <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8005964:	68bb      	ldr	r3, [r7, #8]
 8005966:	2b00      	cmp	r3, #0
 8005968:	d116      	bne.n	8005998 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 800596a:	68fb      	ldr	r3, [r7, #12]
 800596c:	2200      	movs	r2, #0
 800596e:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8005970:	68fb      	ldr	r3, [r7, #12]
 8005972:	2220      	movs	r2, #32
 8005974:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005978:	68fb      	ldr	r3, [r7, #12]
 800597a:	2200      	movs	r2, #0
 800597c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005980:	68fb      	ldr	r3, [r7, #12]
 8005982:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005984:	f043 0220 	orr.w	r2, r3, #32
 8005988:	68fb      	ldr	r3, [r7, #12]
 800598a:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800598c:	68fb      	ldr	r3, [r7, #12]
 800598e:	2200      	movs	r2, #0
 8005990:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8005994:	2301      	movs	r3, #1
 8005996:	e007      	b.n	80059a8 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8005998:	68fb      	ldr	r3, [r7, #12]
 800599a:	681b      	ldr	r3, [r3, #0]
 800599c:	695b      	ldr	r3, [r3, #20]
 800599e:	f003 0304 	and.w	r3, r3, #4
 80059a2:	2b04      	cmp	r3, #4
 80059a4:	d1ca      	bne.n	800593c <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80059a6:	2300      	movs	r3, #0
}
 80059a8:	4618      	mov	r0, r3
 80059aa:	3710      	adds	r7, #16
 80059ac:	46bd      	mov	sp, r7
 80059ae:	bd80      	pop	{r7, pc}

080059b0 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 80059b0:	b480      	push	{r7}
 80059b2:	b083      	sub	sp, #12
 80059b4:	af00      	add	r7, sp, #0
 80059b6:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80059b8:	687b      	ldr	r3, [r7, #4]
 80059ba:	681b      	ldr	r3, [r3, #0]
 80059bc:	695b      	ldr	r3, [r3, #20]
 80059be:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80059c2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80059c6:	d11b      	bne.n	8005a00 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80059c8:	687b      	ldr	r3, [r7, #4]
 80059ca:	681b      	ldr	r3, [r3, #0]
 80059cc:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80059d0:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 80059d2:	687b      	ldr	r3, [r7, #4]
 80059d4:	2200      	movs	r2, #0
 80059d6:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 80059d8:	687b      	ldr	r3, [r7, #4]
 80059da:	2220      	movs	r2, #32
 80059dc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 80059e0:	687b      	ldr	r3, [r7, #4]
 80059e2:	2200      	movs	r2, #0
 80059e4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80059e8:	687b      	ldr	r3, [r7, #4]
 80059ea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80059ec:	f043 0204 	orr.w	r2, r3, #4
 80059f0:	687b      	ldr	r3, [r7, #4]
 80059f2:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80059f4:	687b      	ldr	r3, [r7, #4]
 80059f6:	2200      	movs	r2, #0
 80059f8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 80059fc:	2301      	movs	r3, #1
 80059fe:	e000      	b.n	8005a02 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8005a00:	2300      	movs	r3, #0
}
 8005a02:	4618      	mov	r0, r3
 8005a04:	370c      	adds	r7, #12
 8005a06:	46bd      	mov	sp, r7
 8005a08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a0c:	4770      	bx	lr

08005a0e <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter new state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8005a0e:	b480      	push	{r7}
 8005a10:	b083      	sub	sp, #12
 8005a12:	af00      	add	r7, sp, #0
 8005a14:	6078      	str	r0, [r7, #4]
 8005a16:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005a18:	687b      	ldr	r3, [r7, #4]
 8005a1a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005a1e:	b2db      	uxtb	r3, r3
 8005a20:	2b20      	cmp	r3, #32
 8005a22:	d129      	bne.n	8005a78 <HAL_I2CEx_ConfigAnalogFilter+0x6a>
  {
    hi2c->State = HAL_I2C_STATE_BUSY;
 8005a24:	687b      	ldr	r3, [r7, #4]
 8005a26:	2224      	movs	r2, #36	; 0x24
 8005a28:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8005a2c:	687b      	ldr	r3, [r7, #4]
 8005a2e:	681b      	ldr	r3, [r3, #0]
 8005a30:	681a      	ldr	r2, [r3, #0]
 8005a32:	687b      	ldr	r3, [r7, #4]
 8005a34:	681b      	ldr	r3, [r3, #0]
 8005a36:	f022 0201 	bic.w	r2, r2, #1
 8005a3a:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->FLTR &= ~(I2C_FLTR_ANOFF);
 8005a3c:	687b      	ldr	r3, [r7, #4]
 8005a3e:	681b      	ldr	r3, [r3, #0]
 8005a40:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8005a42:	687b      	ldr	r3, [r7, #4]
 8005a44:	681b      	ldr	r3, [r3, #0]
 8005a46:	f022 0210 	bic.w	r2, r2, #16
 8005a4a:	625a      	str	r2, [r3, #36]	; 0x24

    /* Disable the analog filter */
    hi2c->Instance->FLTR |= AnalogFilter;
 8005a4c:	687b      	ldr	r3, [r7, #4]
 8005a4e:	681b      	ldr	r3, [r3, #0]
 8005a50:	6a59      	ldr	r1, [r3, #36]	; 0x24
 8005a52:	687b      	ldr	r3, [r7, #4]
 8005a54:	681b      	ldr	r3, [r3, #0]
 8005a56:	683a      	ldr	r2, [r7, #0]
 8005a58:	430a      	orrs	r2, r1
 8005a5a:	625a      	str	r2, [r3, #36]	; 0x24

    __HAL_I2C_ENABLE(hi2c);
 8005a5c:	687b      	ldr	r3, [r7, #4]
 8005a5e:	681b      	ldr	r3, [r3, #0]
 8005a60:	681a      	ldr	r2, [r3, #0]
 8005a62:	687b      	ldr	r3, [r7, #4]
 8005a64:	681b      	ldr	r3, [r3, #0]
 8005a66:	f042 0201 	orr.w	r2, r2, #1
 8005a6a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8005a6c:	687b      	ldr	r3, [r7, #4]
 8005a6e:	2220      	movs	r2, #32
 8005a70:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8005a74:	2300      	movs	r3, #0
 8005a76:	e000      	b.n	8005a7a <HAL_I2CEx_ConfigAnalogFilter+0x6c>
  }
  else
  {
    return HAL_BUSY;
 8005a78:	2302      	movs	r3, #2
  }
}
 8005a7a:	4618      	mov	r0, r3
 8005a7c:	370c      	adds	r7, #12
 8005a7e:	46bd      	mov	sp, r7
 8005a80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a84:	4770      	bx	lr

08005a86 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between 0x00 and 0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8005a86:	b480      	push	{r7}
 8005a88:	b085      	sub	sp, #20
 8005a8a:	af00      	add	r7, sp, #0
 8005a8c:	6078      	str	r0, [r7, #4]
 8005a8e:	6039      	str	r1, [r7, #0]
  uint16_t tmpreg = 0;
 8005a90:	2300      	movs	r3, #0
 8005a92:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005a94:	687b      	ldr	r3, [r7, #4]
 8005a96:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005a9a:	b2db      	uxtb	r3, r3
 8005a9c:	2b20      	cmp	r3, #32
 8005a9e:	d12a      	bne.n	8005af6 <HAL_I2CEx_ConfigDigitalFilter+0x70>
  {
    hi2c->State = HAL_I2C_STATE_BUSY;
 8005aa0:	687b      	ldr	r3, [r7, #4]
 8005aa2:	2224      	movs	r2, #36	; 0x24
 8005aa4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8005aa8:	687b      	ldr	r3, [r7, #4]
 8005aaa:	681b      	ldr	r3, [r3, #0]
 8005aac:	681a      	ldr	r2, [r3, #0]
 8005aae:	687b      	ldr	r3, [r7, #4]
 8005ab0:	681b      	ldr	r3, [r3, #0]
 8005ab2:	f022 0201 	bic.w	r2, r2, #1
 8005ab6:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->FLTR;
 8005ab8:	687b      	ldr	r3, [r7, #4]
 8005aba:	681b      	ldr	r3, [r3, #0]
 8005abc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005abe:	81fb      	strh	r3, [r7, #14]

    /* Reset I2Cx DNF bit [3:0] */
    tmpreg &= ~(I2C_FLTR_DNF);
 8005ac0:	89fb      	ldrh	r3, [r7, #14]
 8005ac2:	f023 030f 	bic.w	r3, r3, #15
 8005ac6:	81fb      	strh	r3, [r7, #14]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter;
 8005ac8:	683b      	ldr	r3, [r7, #0]
 8005aca:	b29a      	uxth	r2, r3
 8005acc:	89fb      	ldrh	r3, [r7, #14]
 8005ace:	4313      	orrs	r3, r2
 8005ad0:	81fb      	strh	r3, [r7, #14]

    /* Store the new register value */
    hi2c->Instance->FLTR = tmpreg;
 8005ad2:	687b      	ldr	r3, [r7, #4]
 8005ad4:	681b      	ldr	r3, [r3, #0]
 8005ad6:	89fa      	ldrh	r2, [r7, #14]
 8005ad8:	625a      	str	r2, [r3, #36]	; 0x24

    __HAL_I2C_ENABLE(hi2c);
 8005ada:	687b      	ldr	r3, [r7, #4]
 8005adc:	681b      	ldr	r3, [r3, #0]
 8005ade:	681a      	ldr	r2, [r3, #0]
 8005ae0:	687b      	ldr	r3, [r7, #4]
 8005ae2:	681b      	ldr	r3, [r3, #0]
 8005ae4:	f042 0201 	orr.w	r2, r2, #1
 8005ae8:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8005aea:	687b      	ldr	r3, [r7, #4]
 8005aec:	2220      	movs	r2, #32
 8005aee:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8005af2:	2300      	movs	r3, #0
 8005af4:	e000      	b.n	8005af8 <HAL_I2CEx_ConfigDigitalFilter+0x72>
  }
  else
  {
    return HAL_BUSY;
 8005af6:	2302      	movs	r3, #2
  }
}
 8005af8:	4618      	mov	r0, r3
 8005afa:	3714      	adds	r7, #20
 8005afc:	46bd      	mov	sp, r7
 8005afe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b02:	4770      	bx	lr

08005b04 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8005b04:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005b06:	b08f      	sub	sp, #60	; 0x3c
 8005b08:	af0a      	add	r7, sp, #40	; 0x28
 8005b0a:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8005b0c:	687b      	ldr	r3, [r7, #4]
 8005b0e:	2b00      	cmp	r3, #0
 8005b10:	d101      	bne.n	8005b16 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8005b12:	2301      	movs	r3, #1
 8005b14:	e10f      	b.n	8005d36 <HAL_PCD_Init+0x232>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  USBx = hpcd->Instance;
 8005b16:	687b      	ldr	r3, [r7, #4]
 8005b18:	681b      	ldr	r3, [r3, #0]
 8005b1a:	60bb      	str	r3, [r7, #8]

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8005b1c:	687b      	ldr	r3, [r7, #4]
 8005b1e:	f893 34bd 	ldrb.w	r3, [r3, #1213]	; 0x4bd
 8005b22:	b2db      	uxtb	r3, r3
 8005b24:	2b00      	cmp	r3, #0
 8005b26:	d106      	bne.n	8005b36 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8005b28:	687b      	ldr	r3, [r7, #4]
 8005b2a:	2200      	movs	r2, #0
 8005b2c:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8005b30:	6878      	ldr	r0, [r7, #4]
 8005b32:	f7fc fd3b 	bl	80025ac <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8005b36:	687b      	ldr	r3, [r7, #4]
 8005b38:	2203      	movs	r2, #3
 8005b3a:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 8005b3e:	68bb      	ldr	r3, [r7, #8]
 8005b40:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005b42:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005b46:	2b00      	cmp	r3, #0
 8005b48:	d102      	bne.n	8005b50 <HAL_PCD_Init+0x4c>
  {
    hpcd->Init.dma_enable = 0U;
 8005b4a:	687b      	ldr	r3, [r7, #4]
 8005b4c:	2200      	movs	r2, #0
 8005b4e:	611a      	str	r2, [r3, #16]
  }

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8005b50:	687b      	ldr	r3, [r7, #4]
 8005b52:	681b      	ldr	r3, [r3, #0]
 8005b54:	4618      	mov	r0, r3
 8005b56:	f003 fd2a 	bl	80095ae <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8005b5a:	687b      	ldr	r3, [r7, #4]
 8005b5c:	681b      	ldr	r3, [r3, #0]
 8005b5e:	603b      	str	r3, [r7, #0]
 8005b60:	687e      	ldr	r6, [r7, #4]
 8005b62:	466d      	mov	r5, sp
 8005b64:	f106 0410 	add.w	r4, r6, #16
 8005b68:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8005b6a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8005b6c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8005b6e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8005b70:	e894 0003 	ldmia.w	r4, {r0, r1}
 8005b74:	e885 0003 	stmia.w	r5, {r0, r1}
 8005b78:	1d33      	adds	r3, r6, #4
 8005b7a:	cb0e      	ldmia	r3, {r1, r2, r3}
 8005b7c:	6838      	ldr	r0, [r7, #0]
 8005b7e:	f003 fcb5 	bl	80094ec <USB_CoreInit>
 8005b82:	4603      	mov	r3, r0
 8005b84:	2b00      	cmp	r3, #0
 8005b86:	d005      	beq.n	8005b94 <HAL_PCD_Init+0x90>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8005b88:	687b      	ldr	r3, [r7, #4]
 8005b8a:	2202      	movs	r2, #2
 8005b8c:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
    return HAL_ERROR;
 8005b90:	2301      	movs	r3, #1
 8005b92:	e0d0      	b.n	8005d36 <HAL_PCD_Init+0x232>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 8005b94:	687b      	ldr	r3, [r7, #4]
 8005b96:	681b      	ldr	r3, [r3, #0]
 8005b98:	2100      	movs	r1, #0
 8005b9a:	4618      	mov	r0, r3
 8005b9c:	f003 fd18 	bl	80095d0 <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8005ba0:	2300      	movs	r3, #0
 8005ba2:	73fb      	strb	r3, [r7, #15]
 8005ba4:	e04a      	b.n	8005c3c <HAL_PCD_Init+0x138>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8005ba6:	7bfa      	ldrb	r2, [r7, #15]
 8005ba8:	6879      	ldr	r1, [r7, #4]
 8005baa:	4613      	mov	r3, r2
 8005bac:	00db      	lsls	r3, r3, #3
 8005bae:	4413      	add	r3, r2
 8005bb0:	009b      	lsls	r3, r3, #2
 8005bb2:	440b      	add	r3, r1
 8005bb4:	333d      	adds	r3, #61	; 0x3d
 8005bb6:	2201      	movs	r2, #1
 8005bb8:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8005bba:	7bfa      	ldrb	r2, [r7, #15]
 8005bbc:	6879      	ldr	r1, [r7, #4]
 8005bbe:	4613      	mov	r3, r2
 8005bc0:	00db      	lsls	r3, r3, #3
 8005bc2:	4413      	add	r3, r2
 8005bc4:	009b      	lsls	r3, r3, #2
 8005bc6:	440b      	add	r3, r1
 8005bc8:	333c      	adds	r3, #60	; 0x3c
 8005bca:	7bfa      	ldrb	r2, [r7, #15]
 8005bcc:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8005bce:	7bfa      	ldrb	r2, [r7, #15]
 8005bd0:	7bfb      	ldrb	r3, [r7, #15]
 8005bd2:	b298      	uxth	r0, r3
 8005bd4:	6879      	ldr	r1, [r7, #4]
 8005bd6:	4613      	mov	r3, r2
 8005bd8:	00db      	lsls	r3, r3, #3
 8005bda:	4413      	add	r3, r2
 8005bdc:	009b      	lsls	r3, r3, #2
 8005bde:	440b      	add	r3, r1
 8005be0:	3344      	adds	r3, #68	; 0x44
 8005be2:	4602      	mov	r2, r0
 8005be4:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8005be6:	7bfa      	ldrb	r2, [r7, #15]
 8005be8:	6879      	ldr	r1, [r7, #4]
 8005bea:	4613      	mov	r3, r2
 8005bec:	00db      	lsls	r3, r3, #3
 8005bee:	4413      	add	r3, r2
 8005bf0:	009b      	lsls	r3, r3, #2
 8005bf2:	440b      	add	r3, r1
 8005bf4:	3340      	adds	r3, #64	; 0x40
 8005bf6:	2200      	movs	r2, #0
 8005bf8:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8005bfa:	7bfa      	ldrb	r2, [r7, #15]
 8005bfc:	6879      	ldr	r1, [r7, #4]
 8005bfe:	4613      	mov	r3, r2
 8005c00:	00db      	lsls	r3, r3, #3
 8005c02:	4413      	add	r3, r2
 8005c04:	009b      	lsls	r3, r3, #2
 8005c06:	440b      	add	r3, r1
 8005c08:	3348      	adds	r3, #72	; 0x48
 8005c0a:	2200      	movs	r2, #0
 8005c0c:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8005c0e:	7bfa      	ldrb	r2, [r7, #15]
 8005c10:	6879      	ldr	r1, [r7, #4]
 8005c12:	4613      	mov	r3, r2
 8005c14:	00db      	lsls	r3, r3, #3
 8005c16:	4413      	add	r3, r2
 8005c18:	009b      	lsls	r3, r3, #2
 8005c1a:	440b      	add	r3, r1
 8005c1c:	334c      	adds	r3, #76	; 0x4c
 8005c1e:	2200      	movs	r2, #0
 8005c20:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8005c22:	7bfa      	ldrb	r2, [r7, #15]
 8005c24:	6879      	ldr	r1, [r7, #4]
 8005c26:	4613      	mov	r3, r2
 8005c28:	00db      	lsls	r3, r3, #3
 8005c2a:	4413      	add	r3, r2
 8005c2c:	009b      	lsls	r3, r3, #2
 8005c2e:	440b      	add	r3, r1
 8005c30:	3354      	adds	r3, #84	; 0x54
 8005c32:	2200      	movs	r2, #0
 8005c34:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8005c36:	7bfb      	ldrb	r3, [r7, #15]
 8005c38:	3301      	adds	r3, #1
 8005c3a:	73fb      	strb	r3, [r7, #15]
 8005c3c:	7bfa      	ldrb	r2, [r7, #15]
 8005c3e:	687b      	ldr	r3, [r7, #4]
 8005c40:	685b      	ldr	r3, [r3, #4]
 8005c42:	429a      	cmp	r2, r3
 8005c44:	d3af      	bcc.n	8005ba6 <HAL_PCD_Init+0xa2>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8005c46:	2300      	movs	r3, #0
 8005c48:	73fb      	strb	r3, [r7, #15]
 8005c4a:	e044      	b.n	8005cd6 <HAL_PCD_Init+0x1d2>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8005c4c:	7bfa      	ldrb	r2, [r7, #15]
 8005c4e:	6879      	ldr	r1, [r7, #4]
 8005c50:	4613      	mov	r3, r2
 8005c52:	00db      	lsls	r3, r3, #3
 8005c54:	4413      	add	r3, r2
 8005c56:	009b      	lsls	r3, r3, #2
 8005c58:	440b      	add	r3, r1
 8005c5a:	f203 237d 	addw	r3, r3, #637	; 0x27d
 8005c5e:	2200      	movs	r2, #0
 8005c60:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8005c62:	7bfa      	ldrb	r2, [r7, #15]
 8005c64:	6879      	ldr	r1, [r7, #4]
 8005c66:	4613      	mov	r3, r2
 8005c68:	00db      	lsls	r3, r3, #3
 8005c6a:	4413      	add	r3, r2
 8005c6c:	009b      	lsls	r3, r3, #2
 8005c6e:	440b      	add	r3, r1
 8005c70:	f503 731f 	add.w	r3, r3, #636	; 0x27c
 8005c74:	7bfa      	ldrb	r2, [r7, #15]
 8005c76:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8005c78:	7bfa      	ldrb	r2, [r7, #15]
 8005c7a:	6879      	ldr	r1, [r7, #4]
 8005c7c:	4613      	mov	r3, r2
 8005c7e:	00db      	lsls	r3, r3, #3
 8005c80:	4413      	add	r3, r2
 8005c82:	009b      	lsls	r3, r3, #2
 8005c84:	440b      	add	r3, r1
 8005c86:	f503 7320 	add.w	r3, r3, #640	; 0x280
 8005c8a:	2200      	movs	r2, #0
 8005c8c:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8005c8e:	7bfa      	ldrb	r2, [r7, #15]
 8005c90:	6879      	ldr	r1, [r7, #4]
 8005c92:	4613      	mov	r3, r2
 8005c94:	00db      	lsls	r3, r3, #3
 8005c96:	4413      	add	r3, r2
 8005c98:	009b      	lsls	r3, r3, #2
 8005c9a:	440b      	add	r3, r1
 8005c9c:	f503 7322 	add.w	r3, r3, #648	; 0x288
 8005ca0:	2200      	movs	r2, #0
 8005ca2:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8005ca4:	7bfa      	ldrb	r2, [r7, #15]
 8005ca6:	6879      	ldr	r1, [r7, #4]
 8005ca8:	4613      	mov	r3, r2
 8005caa:	00db      	lsls	r3, r3, #3
 8005cac:	4413      	add	r3, r2
 8005cae:	009b      	lsls	r3, r3, #2
 8005cb0:	440b      	add	r3, r1
 8005cb2:	f503 7323 	add.w	r3, r3, #652	; 0x28c
 8005cb6:	2200      	movs	r2, #0
 8005cb8:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8005cba:	7bfa      	ldrb	r2, [r7, #15]
 8005cbc:	6879      	ldr	r1, [r7, #4]
 8005cbe:	4613      	mov	r3, r2
 8005cc0:	00db      	lsls	r3, r3, #3
 8005cc2:	4413      	add	r3, r2
 8005cc4:	009b      	lsls	r3, r3, #2
 8005cc6:	440b      	add	r3, r1
 8005cc8:	f503 7325 	add.w	r3, r3, #660	; 0x294
 8005ccc:	2200      	movs	r2, #0
 8005cce:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8005cd0:	7bfb      	ldrb	r3, [r7, #15]
 8005cd2:	3301      	adds	r3, #1
 8005cd4:	73fb      	strb	r3, [r7, #15]
 8005cd6:	7bfa      	ldrb	r2, [r7, #15]
 8005cd8:	687b      	ldr	r3, [r7, #4]
 8005cda:	685b      	ldr	r3, [r3, #4]
 8005cdc:	429a      	cmp	r2, r3
 8005cde:	d3b5      	bcc.n	8005c4c <HAL_PCD_Init+0x148>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8005ce0:	687b      	ldr	r3, [r7, #4]
 8005ce2:	681b      	ldr	r3, [r3, #0]
 8005ce4:	603b      	str	r3, [r7, #0]
 8005ce6:	687e      	ldr	r6, [r7, #4]
 8005ce8:	466d      	mov	r5, sp
 8005cea:	f106 0410 	add.w	r4, r6, #16
 8005cee:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8005cf0:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8005cf2:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8005cf4:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8005cf6:	e894 0003 	ldmia.w	r4, {r0, r1}
 8005cfa:	e885 0003 	stmia.w	r5, {r0, r1}
 8005cfe:	1d33      	adds	r3, r6, #4
 8005d00:	cb0e      	ldmia	r3, {r1, r2, r3}
 8005d02:	6838      	ldr	r0, [r7, #0]
 8005d04:	f003 fcb0 	bl	8009668 <USB_DevInit>
 8005d08:	4603      	mov	r3, r0
 8005d0a:	2b00      	cmp	r3, #0
 8005d0c:	d005      	beq.n	8005d1a <HAL_PCD_Init+0x216>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8005d0e:	687b      	ldr	r3, [r7, #4]
 8005d10:	2202      	movs	r2, #2
 8005d12:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
    return HAL_ERROR;
 8005d16:	2301      	movs	r3, #1
 8005d18:	e00d      	b.n	8005d36 <HAL_PCD_Init+0x232>
  }

  hpcd->USB_Address = 0U;
 8005d1a:	687b      	ldr	r3, [r7, #4]
 8005d1c:	2200      	movs	r2, #0
 8005d1e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hpcd->State = HAL_PCD_STATE_READY;
 8005d22:	687b      	ldr	r3, [r7, #4]
 8005d24:	2201      	movs	r2, #1
 8005d26:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
  if (hpcd->Init.lpm_enable == 1U)
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */
  (void)USB_DevDisconnect(hpcd->Instance);
 8005d2a:	687b      	ldr	r3, [r7, #4]
 8005d2c:	681b      	ldr	r3, [r3, #0]
 8005d2e:	4618      	mov	r0, r3
 8005d30:	f003 fe7b 	bl	8009a2a <USB_DevDisconnect>

  return HAL_OK;
 8005d34:	2300      	movs	r3, #0
}
 8005d36:	4618      	mov	r0, r3
 8005d38:	3714      	adds	r7, #20
 8005d3a:	46bd      	mov	sp, r7
 8005d3c:	bdf0      	pop	{r4, r5, r6, r7, pc}
	...

08005d40 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005d40:	b580      	push	{r7, lr}
 8005d42:	b086      	sub	sp, #24
 8005d44:	af00      	add	r7, sp, #0
 8005d46:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8005d48:	687b      	ldr	r3, [r7, #4]
 8005d4a:	2b00      	cmp	r3, #0
 8005d4c:	d101      	bne.n	8005d52 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8005d4e:	2301      	movs	r3, #1
 8005d50:	e267      	b.n	8006222 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005d52:	687b      	ldr	r3, [r7, #4]
 8005d54:	681b      	ldr	r3, [r3, #0]
 8005d56:	f003 0301 	and.w	r3, r3, #1
 8005d5a:	2b00      	cmp	r3, #0
 8005d5c:	d075      	beq.n	8005e4a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8005d5e:	4b88      	ldr	r3, [pc, #544]	; (8005f80 <HAL_RCC_OscConfig+0x240>)
 8005d60:	689b      	ldr	r3, [r3, #8]
 8005d62:	f003 030c 	and.w	r3, r3, #12
 8005d66:	2b04      	cmp	r3, #4
 8005d68:	d00c      	beq.n	8005d84 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8005d6a:	4b85      	ldr	r3, [pc, #532]	; (8005f80 <HAL_RCC_OscConfig+0x240>)
 8005d6c:	689b      	ldr	r3, [r3, #8]
 8005d6e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8005d72:	2b08      	cmp	r3, #8
 8005d74:	d112      	bne.n	8005d9c <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8005d76:	4b82      	ldr	r3, [pc, #520]	; (8005f80 <HAL_RCC_OscConfig+0x240>)
 8005d78:	685b      	ldr	r3, [r3, #4]
 8005d7a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005d7e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8005d82:	d10b      	bne.n	8005d9c <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005d84:	4b7e      	ldr	r3, [pc, #504]	; (8005f80 <HAL_RCC_OscConfig+0x240>)
 8005d86:	681b      	ldr	r3, [r3, #0]
 8005d88:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005d8c:	2b00      	cmp	r3, #0
 8005d8e:	d05b      	beq.n	8005e48 <HAL_RCC_OscConfig+0x108>
 8005d90:	687b      	ldr	r3, [r7, #4]
 8005d92:	685b      	ldr	r3, [r3, #4]
 8005d94:	2b00      	cmp	r3, #0
 8005d96:	d157      	bne.n	8005e48 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8005d98:	2301      	movs	r3, #1
 8005d9a:	e242      	b.n	8006222 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005d9c:	687b      	ldr	r3, [r7, #4]
 8005d9e:	685b      	ldr	r3, [r3, #4]
 8005da0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005da4:	d106      	bne.n	8005db4 <HAL_RCC_OscConfig+0x74>
 8005da6:	4b76      	ldr	r3, [pc, #472]	; (8005f80 <HAL_RCC_OscConfig+0x240>)
 8005da8:	681b      	ldr	r3, [r3, #0]
 8005daa:	4a75      	ldr	r2, [pc, #468]	; (8005f80 <HAL_RCC_OscConfig+0x240>)
 8005dac:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005db0:	6013      	str	r3, [r2, #0]
 8005db2:	e01d      	b.n	8005df0 <HAL_RCC_OscConfig+0xb0>
 8005db4:	687b      	ldr	r3, [r7, #4]
 8005db6:	685b      	ldr	r3, [r3, #4]
 8005db8:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8005dbc:	d10c      	bne.n	8005dd8 <HAL_RCC_OscConfig+0x98>
 8005dbe:	4b70      	ldr	r3, [pc, #448]	; (8005f80 <HAL_RCC_OscConfig+0x240>)
 8005dc0:	681b      	ldr	r3, [r3, #0]
 8005dc2:	4a6f      	ldr	r2, [pc, #444]	; (8005f80 <HAL_RCC_OscConfig+0x240>)
 8005dc4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8005dc8:	6013      	str	r3, [r2, #0]
 8005dca:	4b6d      	ldr	r3, [pc, #436]	; (8005f80 <HAL_RCC_OscConfig+0x240>)
 8005dcc:	681b      	ldr	r3, [r3, #0]
 8005dce:	4a6c      	ldr	r2, [pc, #432]	; (8005f80 <HAL_RCC_OscConfig+0x240>)
 8005dd0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005dd4:	6013      	str	r3, [r2, #0]
 8005dd6:	e00b      	b.n	8005df0 <HAL_RCC_OscConfig+0xb0>
 8005dd8:	4b69      	ldr	r3, [pc, #420]	; (8005f80 <HAL_RCC_OscConfig+0x240>)
 8005dda:	681b      	ldr	r3, [r3, #0]
 8005ddc:	4a68      	ldr	r2, [pc, #416]	; (8005f80 <HAL_RCC_OscConfig+0x240>)
 8005dde:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005de2:	6013      	str	r3, [r2, #0]
 8005de4:	4b66      	ldr	r3, [pc, #408]	; (8005f80 <HAL_RCC_OscConfig+0x240>)
 8005de6:	681b      	ldr	r3, [r3, #0]
 8005de8:	4a65      	ldr	r2, [pc, #404]	; (8005f80 <HAL_RCC_OscConfig+0x240>)
 8005dea:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8005dee:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8005df0:	687b      	ldr	r3, [r7, #4]
 8005df2:	685b      	ldr	r3, [r3, #4]
 8005df4:	2b00      	cmp	r3, #0
 8005df6:	d013      	beq.n	8005e20 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005df8:	f7fc fdc8 	bl	800298c <HAL_GetTick>
 8005dfc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005dfe:	e008      	b.n	8005e12 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8005e00:	f7fc fdc4 	bl	800298c <HAL_GetTick>
 8005e04:	4602      	mov	r2, r0
 8005e06:	693b      	ldr	r3, [r7, #16]
 8005e08:	1ad3      	subs	r3, r2, r3
 8005e0a:	2b64      	cmp	r3, #100	; 0x64
 8005e0c:	d901      	bls.n	8005e12 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8005e0e:	2303      	movs	r3, #3
 8005e10:	e207      	b.n	8006222 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005e12:	4b5b      	ldr	r3, [pc, #364]	; (8005f80 <HAL_RCC_OscConfig+0x240>)
 8005e14:	681b      	ldr	r3, [r3, #0]
 8005e16:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005e1a:	2b00      	cmp	r3, #0
 8005e1c:	d0f0      	beq.n	8005e00 <HAL_RCC_OscConfig+0xc0>
 8005e1e:	e014      	b.n	8005e4a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005e20:	f7fc fdb4 	bl	800298c <HAL_GetTick>
 8005e24:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005e26:	e008      	b.n	8005e3a <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8005e28:	f7fc fdb0 	bl	800298c <HAL_GetTick>
 8005e2c:	4602      	mov	r2, r0
 8005e2e:	693b      	ldr	r3, [r7, #16]
 8005e30:	1ad3      	subs	r3, r2, r3
 8005e32:	2b64      	cmp	r3, #100	; 0x64
 8005e34:	d901      	bls.n	8005e3a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8005e36:	2303      	movs	r3, #3
 8005e38:	e1f3      	b.n	8006222 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005e3a:	4b51      	ldr	r3, [pc, #324]	; (8005f80 <HAL_RCC_OscConfig+0x240>)
 8005e3c:	681b      	ldr	r3, [r3, #0]
 8005e3e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005e42:	2b00      	cmp	r3, #0
 8005e44:	d1f0      	bne.n	8005e28 <HAL_RCC_OscConfig+0xe8>
 8005e46:	e000      	b.n	8005e4a <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005e48:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005e4a:	687b      	ldr	r3, [r7, #4]
 8005e4c:	681b      	ldr	r3, [r3, #0]
 8005e4e:	f003 0302 	and.w	r3, r3, #2
 8005e52:	2b00      	cmp	r3, #0
 8005e54:	d063      	beq.n	8005f1e <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8005e56:	4b4a      	ldr	r3, [pc, #296]	; (8005f80 <HAL_RCC_OscConfig+0x240>)
 8005e58:	689b      	ldr	r3, [r3, #8]
 8005e5a:	f003 030c 	and.w	r3, r3, #12
 8005e5e:	2b00      	cmp	r3, #0
 8005e60:	d00b      	beq.n	8005e7a <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8005e62:	4b47      	ldr	r3, [pc, #284]	; (8005f80 <HAL_RCC_OscConfig+0x240>)
 8005e64:	689b      	ldr	r3, [r3, #8]
 8005e66:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8005e6a:	2b08      	cmp	r3, #8
 8005e6c:	d11c      	bne.n	8005ea8 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8005e6e:	4b44      	ldr	r3, [pc, #272]	; (8005f80 <HAL_RCC_OscConfig+0x240>)
 8005e70:	685b      	ldr	r3, [r3, #4]
 8005e72:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005e76:	2b00      	cmp	r3, #0
 8005e78:	d116      	bne.n	8005ea8 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005e7a:	4b41      	ldr	r3, [pc, #260]	; (8005f80 <HAL_RCC_OscConfig+0x240>)
 8005e7c:	681b      	ldr	r3, [r3, #0]
 8005e7e:	f003 0302 	and.w	r3, r3, #2
 8005e82:	2b00      	cmp	r3, #0
 8005e84:	d005      	beq.n	8005e92 <HAL_RCC_OscConfig+0x152>
 8005e86:	687b      	ldr	r3, [r7, #4]
 8005e88:	68db      	ldr	r3, [r3, #12]
 8005e8a:	2b01      	cmp	r3, #1
 8005e8c:	d001      	beq.n	8005e92 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8005e8e:	2301      	movs	r3, #1
 8005e90:	e1c7      	b.n	8006222 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005e92:	4b3b      	ldr	r3, [pc, #236]	; (8005f80 <HAL_RCC_OscConfig+0x240>)
 8005e94:	681b      	ldr	r3, [r3, #0]
 8005e96:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8005e9a:	687b      	ldr	r3, [r7, #4]
 8005e9c:	691b      	ldr	r3, [r3, #16]
 8005e9e:	00db      	lsls	r3, r3, #3
 8005ea0:	4937      	ldr	r1, [pc, #220]	; (8005f80 <HAL_RCC_OscConfig+0x240>)
 8005ea2:	4313      	orrs	r3, r2
 8005ea4:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005ea6:	e03a      	b.n	8005f1e <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8005ea8:	687b      	ldr	r3, [r7, #4]
 8005eaa:	68db      	ldr	r3, [r3, #12]
 8005eac:	2b00      	cmp	r3, #0
 8005eae:	d020      	beq.n	8005ef2 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8005eb0:	4b34      	ldr	r3, [pc, #208]	; (8005f84 <HAL_RCC_OscConfig+0x244>)
 8005eb2:	2201      	movs	r2, #1
 8005eb4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005eb6:	f7fc fd69 	bl	800298c <HAL_GetTick>
 8005eba:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005ebc:	e008      	b.n	8005ed0 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8005ebe:	f7fc fd65 	bl	800298c <HAL_GetTick>
 8005ec2:	4602      	mov	r2, r0
 8005ec4:	693b      	ldr	r3, [r7, #16]
 8005ec6:	1ad3      	subs	r3, r2, r3
 8005ec8:	2b02      	cmp	r3, #2
 8005eca:	d901      	bls.n	8005ed0 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8005ecc:	2303      	movs	r3, #3
 8005ece:	e1a8      	b.n	8006222 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005ed0:	4b2b      	ldr	r3, [pc, #172]	; (8005f80 <HAL_RCC_OscConfig+0x240>)
 8005ed2:	681b      	ldr	r3, [r3, #0]
 8005ed4:	f003 0302 	and.w	r3, r3, #2
 8005ed8:	2b00      	cmp	r3, #0
 8005eda:	d0f0      	beq.n	8005ebe <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005edc:	4b28      	ldr	r3, [pc, #160]	; (8005f80 <HAL_RCC_OscConfig+0x240>)
 8005ede:	681b      	ldr	r3, [r3, #0]
 8005ee0:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8005ee4:	687b      	ldr	r3, [r7, #4]
 8005ee6:	691b      	ldr	r3, [r3, #16]
 8005ee8:	00db      	lsls	r3, r3, #3
 8005eea:	4925      	ldr	r1, [pc, #148]	; (8005f80 <HAL_RCC_OscConfig+0x240>)
 8005eec:	4313      	orrs	r3, r2
 8005eee:	600b      	str	r3, [r1, #0]
 8005ef0:	e015      	b.n	8005f1e <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005ef2:	4b24      	ldr	r3, [pc, #144]	; (8005f84 <HAL_RCC_OscConfig+0x244>)
 8005ef4:	2200      	movs	r2, #0
 8005ef6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005ef8:	f7fc fd48 	bl	800298c <HAL_GetTick>
 8005efc:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005efe:	e008      	b.n	8005f12 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8005f00:	f7fc fd44 	bl	800298c <HAL_GetTick>
 8005f04:	4602      	mov	r2, r0
 8005f06:	693b      	ldr	r3, [r7, #16]
 8005f08:	1ad3      	subs	r3, r2, r3
 8005f0a:	2b02      	cmp	r3, #2
 8005f0c:	d901      	bls.n	8005f12 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8005f0e:	2303      	movs	r3, #3
 8005f10:	e187      	b.n	8006222 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005f12:	4b1b      	ldr	r3, [pc, #108]	; (8005f80 <HAL_RCC_OscConfig+0x240>)
 8005f14:	681b      	ldr	r3, [r3, #0]
 8005f16:	f003 0302 	and.w	r3, r3, #2
 8005f1a:	2b00      	cmp	r3, #0
 8005f1c:	d1f0      	bne.n	8005f00 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005f1e:	687b      	ldr	r3, [r7, #4]
 8005f20:	681b      	ldr	r3, [r3, #0]
 8005f22:	f003 0308 	and.w	r3, r3, #8
 8005f26:	2b00      	cmp	r3, #0
 8005f28:	d036      	beq.n	8005f98 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8005f2a:	687b      	ldr	r3, [r7, #4]
 8005f2c:	695b      	ldr	r3, [r3, #20]
 8005f2e:	2b00      	cmp	r3, #0
 8005f30:	d016      	beq.n	8005f60 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005f32:	4b15      	ldr	r3, [pc, #84]	; (8005f88 <HAL_RCC_OscConfig+0x248>)
 8005f34:	2201      	movs	r2, #1
 8005f36:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005f38:	f7fc fd28 	bl	800298c <HAL_GetTick>
 8005f3c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005f3e:	e008      	b.n	8005f52 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8005f40:	f7fc fd24 	bl	800298c <HAL_GetTick>
 8005f44:	4602      	mov	r2, r0
 8005f46:	693b      	ldr	r3, [r7, #16]
 8005f48:	1ad3      	subs	r3, r2, r3
 8005f4a:	2b02      	cmp	r3, #2
 8005f4c:	d901      	bls.n	8005f52 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8005f4e:	2303      	movs	r3, #3
 8005f50:	e167      	b.n	8006222 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005f52:	4b0b      	ldr	r3, [pc, #44]	; (8005f80 <HAL_RCC_OscConfig+0x240>)
 8005f54:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005f56:	f003 0302 	and.w	r3, r3, #2
 8005f5a:	2b00      	cmp	r3, #0
 8005f5c:	d0f0      	beq.n	8005f40 <HAL_RCC_OscConfig+0x200>
 8005f5e:	e01b      	b.n	8005f98 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005f60:	4b09      	ldr	r3, [pc, #36]	; (8005f88 <HAL_RCC_OscConfig+0x248>)
 8005f62:	2200      	movs	r2, #0
 8005f64:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005f66:	f7fc fd11 	bl	800298c <HAL_GetTick>
 8005f6a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005f6c:	e00e      	b.n	8005f8c <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8005f6e:	f7fc fd0d 	bl	800298c <HAL_GetTick>
 8005f72:	4602      	mov	r2, r0
 8005f74:	693b      	ldr	r3, [r7, #16]
 8005f76:	1ad3      	subs	r3, r2, r3
 8005f78:	2b02      	cmp	r3, #2
 8005f7a:	d907      	bls.n	8005f8c <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8005f7c:	2303      	movs	r3, #3
 8005f7e:	e150      	b.n	8006222 <HAL_RCC_OscConfig+0x4e2>
 8005f80:	40023800 	.word	0x40023800
 8005f84:	42470000 	.word	0x42470000
 8005f88:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005f8c:	4b88      	ldr	r3, [pc, #544]	; (80061b0 <HAL_RCC_OscConfig+0x470>)
 8005f8e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005f90:	f003 0302 	and.w	r3, r3, #2
 8005f94:	2b00      	cmp	r3, #0
 8005f96:	d1ea      	bne.n	8005f6e <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005f98:	687b      	ldr	r3, [r7, #4]
 8005f9a:	681b      	ldr	r3, [r3, #0]
 8005f9c:	f003 0304 	and.w	r3, r3, #4
 8005fa0:	2b00      	cmp	r3, #0
 8005fa2:	f000 8097 	beq.w	80060d4 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005fa6:	2300      	movs	r3, #0
 8005fa8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005faa:	4b81      	ldr	r3, [pc, #516]	; (80061b0 <HAL_RCC_OscConfig+0x470>)
 8005fac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005fae:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005fb2:	2b00      	cmp	r3, #0
 8005fb4:	d10f      	bne.n	8005fd6 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005fb6:	2300      	movs	r3, #0
 8005fb8:	60bb      	str	r3, [r7, #8]
 8005fba:	4b7d      	ldr	r3, [pc, #500]	; (80061b0 <HAL_RCC_OscConfig+0x470>)
 8005fbc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005fbe:	4a7c      	ldr	r2, [pc, #496]	; (80061b0 <HAL_RCC_OscConfig+0x470>)
 8005fc0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005fc4:	6413      	str	r3, [r2, #64]	; 0x40
 8005fc6:	4b7a      	ldr	r3, [pc, #488]	; (80061b0 <HAL_RCC_OscConfig+0x470>)
 8005fc8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005fca:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005fce:	60bb      	str	r3, [r7, #8]
 8005fd0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005fd2:	2301      	movs	r3, #1
 8005fd4:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005fd6:	4b77      	ldr	r3, [pc, #476]	; (80061b4 <HAL_RCC_OscConfig+0x474>)
 8005fd8:	681b      	ldr	r3, [r3, #0]
 8005fda:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005fde:	2b00      	cmp	r3, #0
 8005fe0:	d118      	bne.n	8006014 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8005fe2:	4b74      	ldr	r3, [pc, #464]	; (80061b4 <HAL_RCC_OscConfig+0x474>)
 8005fe4:	681b      	ldr	r3, [r3, #0]
 8005fe6:	4a73      	ldr	r2, [pc, #460]	; (80061b4 <HAL_RCC_OscConfig+0x474>)
 8005fe8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005fec:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005fee:	f7fc fccd 	bl	800298c <HAL_GetTick>
 8005ff2:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005ff4:	e008      	b.n	8006008 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005ff6:	f7fc fcc9 	bl	800298c <HAL_GetTick>
 8005ffa:	4602      	mov	r2, r0
 8005ffc:	693b      	ldr	r3, [r7, #16]
 8005ffe:	1ad3      	subs	r3, r2, r3
 8006000:	2b02      	cmp	r3, #2
 8006002:	d901      	bls.n	8006008 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8006004:	2303      	movs	r3, #3
 8006006:	e10c      	b.n	8006222 <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006008:	4b6a      	ldr	r3, [pc, #424]	; (80061b4 <HAL_RCC_OscConfig+0x474>)
 800600a:	681b      	ldr	r3, [r3, #0]
 800600c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006010:	2b00      	cmp	r3, #0
 8006012:	d0f0      	beq.n	8005ff6 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8006014:	687b      	ldr	r3, [r7, #4]
 8006016:	689b      	ldr	r3, [r3, #8]
 8006018:	2b01      	cmp	r3, #1
 800601a:	d106      	bne.n	800602a <HAL_RCC_OscConfig+0x2ea>
 800601c:	4b64      	ldr	r3, [pc, #400]	; (80061b0 <HAL_RCC_OscConfig+0x470>)
 800601e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006020:	4a63      	ldr	r2, [pc, #396]	; (80061b0 <HAL_RCC_OscConfig+0x470>)
 8006022:	f043 0301 	orr.w	r3, r3, #1
 8006026:	6713      	str	r3, [r2, #112]	; 0x70
 8006028:	e01c      	b.n	8006064 <HAL_RCC_OscConfig+0x324>
 800602a:	687b      	ldr	r3, [r7, #4]
 800602c:	689b      	ldr	r3, [r3, #8]
 800602e:	2b05      	cmp	r3, #5
 8006030:	d10c      	bne.n	800604c <HAL_RCC_OscConfig+0x30c>
 8006032:	4b5f      	ldr	r3, [pc, #380]	; (80061b0 <HAL_RCC_OscConfig+0x470>)
 8006034:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006036:	4a5e      	ldr	r2, [pc, #376]	; (80061b0 <HAL_RCC_OscConfig+0x470>)
 8006038:	f043 0304 	orr.w	r3, r3, #4
 800603c:	6713      	str	r3, [r2, #112]	; 0x70
 800603e:	4b5c      	ldr	r3, [pc, #368]	; (80061b0 <HAL_RCC_OscConfig+0x470>)
 8006040:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006042:	4a5b      	ldr	r2, [pc, #364]	; (80061b0 <HAL_RCC_OscConfig+0x470>)
 8006044:	f043 0301 	orr.w	r3, r3, #1
 8006048:	6713      	str	r3, [r2, #112]	; 0x70
 800604a:	e00b      	b.n	8006064 <HAL_RCC_OscConfig+0x324>
 800604c:	4b58      	ldr	r3, [pc, #352]	; (80061b0 <HAL_RCC_OscConfig+0x470>)
 800604e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006050:	4a57      	ldr	r2, [pc, #348]	; (80061b0 <HAL_RCC_OscConfig+0x470>)
 8006052:	f023 0301 	bic.w	r3, r3, #1
 8006056:	6713      	str	r3, [r2, #112]	; 0x70
 8006058:	4b55      	ldr	r3, [pc, #340]	; (80061b0 <HAL_RCC_OscConfig+0x470>)
 800605a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800605c:	4a54      	ldr	r2, [pc, #336]	; (80061b0 <HAL_RCC_OscConfig+0x470>)
 800605e:	f023 0304 	bic.w	r3, r3, #4
 8006062:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8006064:	687b      	ldr	r3, [r7, #4]
 8006066:	689b      	ldr	r3, [r3, #8]
 8006068:	2b00      	cmp	r3, #0
 800606a:	d015      	beq.n	8006098 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800606c:	f7fc fc8e 	bl	800298c <HAL_GetTick>
 8006070:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006072:	e00a      	b.n	800608a <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8006074:	f7fc fc8a 	bl	800298c <HAL_GetTick>
 8006078:	4602      	mov	r2, r0
 800607a:	693b      	ldr	r3, [r7, #16]
 800607c:	1ad3      	subs	r3, r2, r3
 800607e:	f241 3288 	movw	r2, #5000	; 0x1388
 8006082:	4293      	cmp	r3, r2
 8006084:	d901      	bls.n	800608a <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8006086:	2303      	movs	r3, #3
 8006088:	e0cb      	b.n	8006222 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800608a:	4b49      	ldr	r3, [pc, #292]	; (80061b0 <HAL_RCC_OscConfig+0x470>)
 800608c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800608e:	f003 0302 	and.w	r3, r3, #2
 8006092:	2b00      	cmp	r3, #0
 8006094:	d0ee      	beq.n	8006074 <HAL_RCC_OscConfig+0x334>
 8006096:	e014      	b.n	80060c2 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006098:	f7fc fc78 	bl	800298c <HAL_GetTick>
 800609c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800609e:	e00a      	b.n	80060b6 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80060a0:	f7fc fc74 	bl	800298c <HAL_GetTick>
 80060a4:	4602      	mov	r2, r0
 80060a6:	693b      	ldr	r3, [r7, #16]
 80060a8:	1ad3      	subs	r3, r2, r3
 80060aa:	f241 3288 	movw	r2, #5000	; 0x1388
 80060ae:	4293      	cmp	r3, r2
 80060b0:	d901      	bls.n	80060b6 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 80060b2:	2303      	movs	r3, #3
 80060b4:	e0b5      	b.n	8006222 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80060b6:	4b3e      	ldr	r3, [pc, #248]	; (80061b0 <HAL_RCC_OscConfig+0x470>)
 80060b8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80060ba:	f003 0302 	and.w	r3, r3, #2
 80060be:	2b00      	cmp	r3, #0
 80060c0:	d1ee      	bne.n	80060a0 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80060c2:	7dfb      	ldrb	r3, [r7, #23]
 80060c4:	2b01      	cmp	r3, #1
 80060c6:	d105      	bne.n	80060d4 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80060c8:	4b39      	ldr	r3, [pc, #228]	; (80061b0 <HAL_RCC_OscConfig+0x470>)
 80060ca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80060cc:	4a38      	ldr	r2, [pc, #224]	; (80061b0 <HAL_RCC_OscConfig+0x470>)
 80060ce:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80060d2:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80060d4:	687b      	ldr	r3, [r7, #4]
 80060d6:	699b      	ldr	r3, [r3, #24]
 80060d8:	2b00      	cmp	r3, #0
 80060da:	f000 80a1 	beq.w	8006220 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80060de:	4b34      	ldr	r3, [pc, #208]	; (80061b0 <HAL_RCC_OscConfig+0x470>)
 80060e0:	689b      	ldr	r3, [r3, #8]
 80060e2:	f003 030c 	and.w	r3, r3, #12
 80060e6:	2b08      	cmp	r3, #8
 80060e8:	d05c      	beq.n	80061a4 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80060ea:	687b      	ldr	r3, [r7, #4]
 80060ec:	699b      	ldr	r3, [r3, #24]
 80060ee:	2b02      	cmp	r3, #2
 80060f0:	d141      	bne.n	8006176 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80060f2:	4b31      	ldr	r3, [pc, #196]	; (80061b8 <HAL_RCC_OscConfig+0x478>)
 80060f4:	2200      	movs	r2, #0
 80060f6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80060f8:	f7fc fc48 	bl	800298c <HAL_GetTick>
 80060fc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80060fe:	e008      	b.n	8006112 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006100:	f7fc fc44 	bl	800298c <HAL_GetTick>
 8006104:	4602      	mov	r2, r0
 8006106:	693b      	ldr	r3, [r7, #16]
 8006108:	1ad3      	subs	r3, r2, r3
 800610a:	2b02      	cmp	r3, #2
 800610c:	d901      	bls.n	8006112 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 800610e:	2303      	movs	r3, #3
 8006110:	e087      	b.n	8006222 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006112:	4b27      	ldr	r3, [pc, #156]	; (80061b0 <HAL_RCC_OscConfig+0x470>)
 8006114:	681b      	ldr	r3, [r3, #0]
 8006116:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800611a:	2b00      	cmp	r3, #0
 800611c:	d1f0      	bne.n	8006100 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800611e:	687b      	ldr	r3, [r7, #4]
 8006120:	69da      	ldr	r2, [r3, #28]
 8006122:	687b      	ldr	r3, [r7, #4]
 8006124:	6a1b      	ldr	r3, [r3, #32]
 8006126:	431a      	orrs	r2, r3
 8006128:	687b      	ldr	r3, [r7, #4]
 800612a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800612c:	019b      	lsls	r3, r3, #6
 800612e:	431a      	orrs	r2, r3
 8006130:	687b      	ldr	r3, [r7, #4]
 8006132:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006134:	085b      	lsrs	r3, r3, #1
 8006136:	3b01      	subs	r3, #1
 8006138:	041b      	lsls	r3, r3, #16
 800613a:	431a      	orrs	r2, r3
 800613c:	687b      	ldr	r3, [r7, #4]
 800613e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006140:	061b      	lsls	r3, r3, #24
 8006142:	491b      	ldr	r1, [pc, #108]	; (80061b0 <HAL_RCC_OscConfig+0x470>)
 8006144:	4313      	orrs	r3, r2
 8006146:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8006148:	4b1b      	ldr	r3, [pc, #108]	; (80061b8 <HAL_RCC_OscConfig+0x478>)
 800614a:	2201      	movs	r2, #1
 800614c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800614e:	f7fc fc1d 	bl	800298c <HAL_GetTick>
 8006152:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006154:	e008      	b.n	8006168 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006156:	f7fc fc19 	bl	800298c <HAL_GetTick>
 800615a:	4602      	mov	r2, r0
 800615c:	693b      	ldr	r3, [r7, #16]
 800615e:	1ad3      	subs	r3, r2, r3
 8006160:	2b02      	cmp	r3, #2
 8006162:	d901      	bls.n	8006168 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8006164:	2303      	movs	r3, #3
 8006166:	e05c      	b.n	8006222 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006168:	4b11      	ldr	r3, [pc, #68]	; (80061b0 <HAL_RCC_OscConfig+0x470>)
 800616a:	681b      	ldr	r3, [r3, #0]
 800616c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006170:	2b00      	cmp	r3, #0
 8006172:	d0f0      	beq.n	8006156 <HAL_RCC_OscConfig+0x416>
 8006174:	e054      	b.n	8006220 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006176:	4b10      	ldr	r3, [pc, #64]	; (80061b8 <HAL_RCC_OscConfig+0x478>)
 8006178:	2200      	movs	r2, #0
 800617a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800617c:	f7fc fc06 	bl	800298c <HAL_GetTick>
 8006180:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006182:	e008      	b.n	8006196 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006184:	f7fc fc02 	bl	800298c <HAL_GetTick>
 8006188:	4602      	mov	r2, r0
 800618a:	693b      	ldr	r3, [r7, #16]
 800618c:	1ad3      	subs	r3, r2, r3
 800618e:	2b02      	cmp	r3, #2
 8006190:	d901      	bls.n	8006196 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8006192:	2303      	movs	r3, #3
 8006194:	e045      	b.n	8006222 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006196:	4b06      	ldr	r3, [pc, #24]	; (80061b0 <HAL_RCC_OscConfig+0x470>)
 8006198:	681b      	ldr	r3, [r3, #0]
 800619a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800619e:	2b00      	cmp	r3, #0
 80061a0:	d1f0      	bne.n	8006184 <HAL_RCC_OscConfig+0x444>
 80061a2:	e03d      	b.n	8006220 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80061a4:	687b      	ldr	r3, [r7, #4]
 80061a6:	699b      	ldr	r3, [r3, #24]
 80061a8:	2b01      	cmp	r3, #1
 80061aa:	d107      	bne.n	80061bc <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80061ac:	2301      	movs	r3, #1
 80061ae:	e038      	b.n	8006222 <HAL_RCC_OscConfig+0x4e2>
 80061b0:	40023800 	.word	0x40023800
 80061b4:	40007000 	.word	0x40007000
 80061b8:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80061bc:	4b1b      	ldr	r3, [pc, #108]	; (800622c <HAL_RCC_OscConfig+0x4ec>)
 80061be:	685b      	ldr	r3, [r3, #4]
 80061c0:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80061c2:	687b      	ldr	r3, [r7, #4]
 80061c4:	699b      	ldr	r3, [r3, #24]
 80061c6:	2b01      	cmp	r3, #1
 80061c8:	d028      	beq.n	800621c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80061ca:	68fb      	ldr	r3, [r7, #12]
 80061cc:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 80061d0:	687b      	ldr	r3, [r7, #4]
 80061d2:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80061d4:	429a      	cmp	r2, r3
 80061d6:	d121      	bne.n	800621c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80061d8:	68fb      	ldr	r3, [r7, #12]
 80061da:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80061de:	687b      	ldr	r3, [r7, #4]
 80061e0:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80061e2:	429a      	cmp	r2, r3
 80061e4:	d11a      	bne.n	800621c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80061e6:	68fa      	ldr	r2, [r7, #12]
 80061e8:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 80061ec:	4013      	ands	r3, r2
 80061ee:	687a      	ldr	r2, [r7, #4]
 80061f0:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80061f2:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80061f4:	4293      	cmp	r3, r2
 80061f6:	d111      	bne.n	800621c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80061f8:	68fb      	ldr	r3, [r7, #12]
 80061fa:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 80061fe:	687b      	ldr	r3, [r7, #4]
 8006200:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006202:	085b      	lsrs	r3, r3, #1
 8006204:	3b01      	subs	r3, #1
 8006206:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8006208:	429a      	cmp	r2, r3
 800620a:	d107      	bne.n	800621c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 800620c:	68fb      	ldr	r3, [r7, #12]
 800620e:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8006212:	687b      	ldr	r3, [r7, #4]
 8006214:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006216:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8006218:	429a      	cmp	r2, r3
 800621a:	d001      	beq.n	8006220 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 800621c:	2301      	movs	r3, #1
 800621e:	e000      	b.n	8006222 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8006220:	2300      	movs	r3, #0
}
 8006222:	4618      	mov	r0, r3
 8006224:	3718      	adds	r7, #24
 8006226:	46bd      	mov	sp, r7
 8006228:	bd80      	pop	{r7, pc}
 800622a:	bf00      	nop
 800622c:	40023800 	.word	0x40023800

08006230 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8006230:	b580      	push	{r7, lr}
 8006232:	b084      	sub	sp, #16
 8006234:	af00      	add	r7, sp, #0
 8006236:	6078      	str	r0, [r7, #4]
 8006238:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800623a:	687b      	ldr	r3, [r7, #4]
 800623c:	2b00      	cmp	r3, #0
 800623e:	d101      	bne.n	8006244 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8006240:	2301      	movs	r3, #1
 8006242:	e0cc      	b.n	80063de <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8006244:	4b68      	ldr	r3, [pc, #416]	; (80063e8 <HAL_RCC_ClockConfig+0x1b8>)
 8006246:	681b      	ldr	r3, [r3, #0]
 8006248:	f003 030f 	and.w	r3, r3, #15
 800624c:	683a      	ldr	r2, [r7, #0]
 800624e:	429a      	cmp	r2, r3
 8006250:	d90c      	bls.n	800626c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006252:	4b65      	ldr	r3, [pc, #404]	; (80063e8 <HAL_RCC_ClockConfig+0x1b8>)
 8006254:	683a      	ldr	r2, [r7, #0]
 8006256:	b2d2      	uxtb	r2, r2
 8006258:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800625a:	4b63      	ldr	r3, [pc, #396]	; (80063e8 <HAL_RCC_ClockConfig+0x1b8>)
 800625c:	681b      	ldr	r3, [r3, #0]
 800625e:	f003 030f 	and.w	r3, r3, #15
 8006262:	683a      	ldr	r2, [r7, #0]
 8006264:	429a      	cmp	r2, r3
 8006266:	d001      	beq.n	800626c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8006268:	2301      	movs	r3, #1
 800626a:	e0b8      	b.n	80063de <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800626c:	687b      	ldr	r3, [r7, #4]
 800626e:	681b      	ldr	r3, [r3, #0]
 8006270:	f003 0302 	and.w	r3, r3, #2
 8006274:	2b00      	cmp	r3, #0
 8006276:	d020      	beq.n	80062ba <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006278:	687b      	ldr	r3, [r7, #4]
 800627a:	681b      	ldr	r3, [r3, #0]
 800627c:	f003 0304 	and.w	r3, r3, #4
 8006280:	2b00      	cmp	r3, #0
 8006282:	d005      	beq.n	8006290 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8006284:	4b59      	ldr	r3, [pc, #356]	; (80063ec <HAL_RCC_ClockConfig+0x1bc>)
 8006286:	689b      	ldr	r3, [r3, #8]
 8006288:	4a58      	ldr	r2, [pc, #352]	; (80063ec <HAL_RCC_ClockConfig+0x1bc>)
 800628a:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 800628e:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006290:	687b      	ldr	r3, [r7, #4]
 8006292:	681b      	ldr	r3, [r3, #0]
 8006294:	f003 0308 	and.w	r3, r3, #8
 8006298:	2b00      	cmp	r3, #0
 800629a:	d005      	beq.n	80062a8 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800629c:	4b53      	ldr	r3, [pc, #332]	; (80063ec <HAL_RCC_ClockConfig+0x1bc>)
 800629e:	689b      	ldr	r3, [r3, #8]
 80062a0:	4a52      	ldr	r2, [pc, #328]	; (80063ec <HAL_RCC_ClockConfig+0x1bc>)
 80062a2:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80062a6:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80062a8:	4b50      	ldr	r3, [pc, #320]	; (80063ec <HAL_RCC_ClockConfig+0x1bc>)
 80062aa:	689b      	ldr	r3, [r3, #8]
 80062ac:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80062b0:	687b      	ldr	r3, [r7, #4]
 80062b2:	689b      	ldr	r3, [r3, #8]
 80062b4:	494d      	ldr	r1, [pc, #308]	; (80063ec <HAL_RCC_ClockConfig+0x1bc>)
 80062b6:	4313      	orrs	r3, r2
 80062b8:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80062ba:	687b      	ldr	r3, [r7, #4]
 80062bc:	681b      	ldr	r3, [r3, #0]
 80062be:	f003 0301 	and.w	r3, r3, #1
 80062c2:	2b00      	cmp	r3, #0
 80062c4:	d044      	beq.n	8006350 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80062c6:	687b      	ldr	r3, [r7, #4]
 80062c8:	685b      	ldr	r3, [r3, #4]
 80062ca:	2b01      	cmp	r3, #1
 80062cc:	d107      	bne.n	80062de <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80062ce:	4b47      	ldr	r3, [pc, #284]	; (80063ec <HAL_RCC_ClockConfig+0x1bc>)
 80062d0:	681b      	ldr	r3, [r3, #0]
 80062d2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80062d6:	2b00      	cmp	r3, #0
 80062d8:	d119      	bne.n	800630e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80062da:	2301      	movs	r3, #1
 80062dc:	e07f      	b.n	80063de <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80062de:	687b      	ldr	r3, [r7, #4]
 80062e0:	685b      	ldr	r3, [r3, #4]
 80062e2:	2b02      	cmp	r3, #2
 80062e4:	d003      	beq.n	80062ee <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80062e6:	687b      	ldr	r3, [r7, #4]
 80062e8:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80062ea:	2b03      	cmp	r3, #3
 80062ec:	d107      	bne.n	80062fe <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80062ee:	4b3f      	ldr	r3, [pc, #252]	; (80063ec <HAL_RCC_ClockConfig+0x1bc>)
 80062f0:	681b      	ldr	r3, [r3, #0]
 80062f2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80062f6:	2b00      	cmp	r3, #0
 80062f8:	d109      	bne.n	800630e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80062fa:	2301      	movs	r3, #1
 80062fc:	e06f      	b.n	80063de <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80062fe:	4b3b      	ldr	r3, [pc, #236]	; (80063ec <HAL_RCC_ClockConfig+0x1bc>)
 8006300:	681b      	ldr	r3, [r3, #0]
 8006302:	f003 0302 	and.w	r3, r3, #2
 8006306:	2b00      	cmp	r3, #0
 8006308:	d101      	bne.n	800630e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800630a:	2301      	movs	r3, #1
 800630c:	e067      	b.n	80063de <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800630e:	4b37      	ldr	r3, [pc, #220]	; (80063ec <HAL_RCC_ClockConfig+0x1bc>)
 8006310:	689b      	ldr	r3, [r3, #8]
 8006312:	f023 0203 	bic.w	r2, r3, #3
 8006316:	687b      	ldr	r3, [r7, #4]
 8006318:	685b      	ldr	r3, [r3, #4]
 800631a:	4934      	ldr	r1, [pc, #208]	; (80063ec <HAL_RCC_ClockConfig+0x1bc>)
 800631c:	4313      	orrs	r3, r2
 800631e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8006320:	f7fc fb34 	bl	800298c <HAL_GetTick>
 8006324:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006326:	e00a      	b.n	800633e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006328:	f7fc fb30 	bl	800298c <HAL_GetTick>
 800632c:	4602      	mov	r2, r0
 800632e:	68fb      	ldr	r3, [r7, #12]
 8006330:	1ad3      	subs	r3, r2, r3
 8006332:	f241 3288 	movw	r2, #5000	; 0x1388
 8006336:	4293      	cmp	r3, r2
 8006338:	d901      	bls.n	800633e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800633a:	2303      	movs	r3, #3
 800633c:	e04f      	b.n	80063de <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800633e:	4b2b      	ldr	r3, [pc, #172]	; (80063ec <HAL_RCC_ClockConfig+0x1bc>)
 8006340:	689b      	ldr	r3, [r3, #8]
 8006342:	f003 020c 	and.w	r2, r3, #12
 8006346:	687b      	ldr	r3, [r7, #4]
 8006348:	685b      	ldr	r3, [r3, #4]
 800634a:	009b      	lsls	r3, r3, #2
 800634c:	429a      	cmp	r2, r3
 800634e:	d1eb      	bne.n	8006328 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8006350:	4b25      	ldr	r3, [pc, #148]	; (80063e8 <HAL_RCC_ClockConfig+0x1b8>)
 8006352:	681b      	ldr	r3, [r3, #0]
 8006354:	f003 030f 	and.w	r3, r3, #15
 8006358:	683a      	ldr	r2, [r7, #0]
 800635a:	429a      	cmp	r2, r3
 800635c:	d20c      	bcs.n	8006378 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800635e:	4b22      	ldr	r3, [pc, #136]	; (80063e8 <HAL_RCC_ClockConfig+0x1b8>)
 8006360:	683a      	ldr	r2, [r7, #0]
 8006362:	b2d2      	uxtb	r2, r2
 8006364:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8006366:	4b20      	ldr	r3, [pc, #128]	; (80063e8 <HAL_RCC_ClockConfig+0x1b8>)
 8006368:	681b      	ldr	r3, [r3, #0]
 800636a:	f003 030f 	and.w	r3, r3, #15
 800636e:	683a      	ldr	r2, [r7, #0]
 8006370:	429a      	cmp	r2, r3
 8006372:	d001      	beq.n	8006378 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8006374:	2301      	movs	r3, #1
 8006376:	e032      	b.n	80063de <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006378:	687b      	ldr	r3, [r7, #4]
 800637a:	681b      	ldr	r3, [r3, #0]
 800637c:	f003 0304 	and.w	r3, r3, #4
 8006380:	2b00      	cmp	r3, #0
 8006382:	d008      	beq.n	8006396 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8006384:	4b19      	ldr	r3, [pc, #100]	; (80063ec <HAL_RCC_ClockConfig+0x1bc>)
 8006386:	689b      	ldr	r3, [r3, #8]
 8006388:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 800638c:	687b      	ldr	r3, [r7, #4]
 800638e:	68db      	ldr	r3, [r3, #12]
 8006390:	4916      	ldr	r1, [pc, #88]	; (80063ec <HAL_RCC_ClockConfig+0x1bc>)
 8006392:	4313      	orrs	r3, r2
 8006394:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006396:	687b      	ldr	r3, [r7, #4]
 8006398:	681b      	ldr	r3, [r3, #0]
 800639a:	f003 0308 	and.w	r3, r3, #8
 800639e:	2b00      	cmp	r3, #0
 80063a0:	d009      	beq.n	80063b6 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80063a2:	4b12      	ldr	r3, [pc, #72]	; (80063ec <HAL_RCC_ClockConfig+0x1bc>)
 80063a4:	689b      	ldr	r3, [r3, #8]
 80063a6:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80063aa:	687b      	ldr	r3, [r7, #4]
 80063ac:	691b      	ldr	r3, [r3, #16]
 80063ae:	00db      	lsls	r3, r3, #3
 80063b0:	490e      	ldr	r1, [pc, #56]	; (80063ec <HAL_RCC_ClockConfig+0x1bc>)
 80063b2:	4313      	orrs	r3, r2
 80063b4:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80063b6:	f000 f821 	bl	80063fc <HAL_RCC_GetSysClockFreq>
 80063ba:	4602      	mov	r2, r0
 80063bc:	4b0b      	ldr	r3, [pc, #44]	; (80063ec <HAL_RCC_ClockConfig+0x1bc>)
 80063be:	689b      	ldr	r3, [r3, #8]
 80063c0:	091b      	lsrs	r3, r3, #4
 80063c2:	f003 030f 	and.w	r3, r3, #15
 80063c6:	490a      	ldr	r1, [pc, #40]	; (80063f0 <HAL_RCC_ClockConfig+0x1c0>)
 80063c8:	5ccb      	ldrb	r3, [r1, r3]
 80063ca:	fa22 f303 	lsr.w	r3, r2, r3
 80063ce:	4a09      	ldr	r2, [pc, #36]	; (80063f4 <HAL_RCC_ClockConfig+0x1c4>)
 80063d0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 80063d2:	4b09      	ldr	r3, [pc, #36]	; (80063f8 <HAL_RCC_ClockConfig+0x1c8>)
 80063d4:	681b      	ldr	r3, [r3, #0]
 80063d6:	4618      	mov	r0, r3
 80063d8:	f7fc fa94 	bl	8002904 <HAL_InitTick>

  return HAL_OK;
 80063dc:	2300      	movs	r3, #0
}
 80063de:	4618      	mov	r0, r3
 80063e0:	3710      	adds	r7, #16
 80063e2:	46bd      	mov	sp, r7
 80063e4:	bd80      	pop	{r7, pc}
 80063e6:	bf00      	nop
 80063e8:	40023c00 	.word	0x40023c00
 80063ec:	40023800 	.word	0x40023800
 80063f0:	0800b174 	.word	0x0800b174
 80063f4:	200000f0 	.word	0x200000f0
 80063f8:	200000f4 	.word	0x200000f4

080063fc <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80063fc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006400:	b094      	sub	sp, #80	; 0x50
 8006402:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8006404:	2300      	movs	r3, #0
 8006406:	647b      	str	r3, [r7, #68]	; 0x44
 8006408:	2300      	movs	r3, #0
 800640a:	64fb      	str	r3, [r7, #76]	; 0x4c
 800640c:	2300      	movs	r3, #0
 800640e:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 8006410:	2300      	movs	r3, #0
 8006412:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8006414:	4b79      	ldr	r3, [pc, #484]	; (80065fc <HAL_RCC_GetSysClockFreq+0x200>)
 8006416:	689b      	ldr	r3, [r3, #8]
 8006418:	f003 030c 	and.w	r3, r3, #12
 800641c:	2b08      	cmp	r3, #8
 800641e:	d00d      	beq.n	800643c <HAL_RCC_GetSysClockFreq+0x40>
 8006420:	2b08      	cmp	r3, #8
 8006422:	f200 80e1 	bhi.w	80065e8 <HAL_RCC_GetSysClockFreq+0x1ec>
 8006426:	2b00      	cmp	r3, #0
 8006428:	d002      	beq.n	8006430 <HAL_RCC_GetSysClockFreq+0x34>
 800642a:	2b04      	cmp	r3, #4
 800642c:	d003      	beq.n	8006436 <HAL_RCC_GetSysClockFreq+0x3a>
 800642e:	e0db      	b.n	80065e8 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8006430:	4b73      	ldr	r3, [pc, #460]	; (8006600 <HAL_RCC_GetSysClockFreq+0x204>)
 8006432:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 8006434:	e0db      	b.n	80065ee <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8006436:	4b73      	ldr	r3, [pc, #460]	; (8006604 <HAL_RCC_GetSysClockFreq+0x208>)
 8006438:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 800643a:	e0d8      	b.n	80065ee <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800643c:	4b6f      	ldr	r3, [pc, #444]	; (80065fc <HAL_RCC_GetSysClockFreq+0x200>)
 800643e:	685b      	ldr	r3, [r3, #4]
 8006440:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8006444:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8006446:	4b6d      	ldr	r3, [pc, #436]	; (80065fc <HAL_RCC_GetSysClockFreq+0x200>)
 8006448:	685b      	ldr	r3, [r3, #4]
 800644a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800644e:	2b00      	cmp	r3, #0
 8006450:	d063      	beq.n	800651a <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006452:	4b6a      	ldr	r3, [pc, #424]	; (80065fc <HAL_RCC_GetSysClockFreq+0x200>)
 8006454:	685b      	ldr	r3, [r3, #4]
 8006456:	099b      	lsrs	r3, r3, #6
 8006458:	2200      	movs	r2, #0
 800645a:	63bb      	str	r3, [r7, #56]	; 0x38
 800645c:	63fa      	str	r2, [r7, #60]	; 0x3c
 800645e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006460:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006464:	633b      	str	r3, [r7, #48]	; 0x30
 8006466:	2300      	movs	r3, #0
 8006468:	637b      	str	r3, [r7, #52]	; 0x34
 800646a:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 800646e:	4622      	mov	r2, r4
 8006470:	462b      	mov	r3, r5
 8006472:	f04f 0000 	mov.w	r0, #0
 8006476:	f04f 0100 	mov.w	r1, #0
 800647a:	0159      	lsls	r1, r3, #5
 800647c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8006480:	0150      	lsls	r0, r2, #5
 8006482:	4602      	mov	r2, r0
 8006484:	460b      	mov	r3, r1
 8006486:	4621      	mov	r1, r4
 8006488:	1a51      	subs	r1, r2, r1
 800648a:	6139      	str	r1, [r7, #16]
 800648c:	4629      	mov	r1, r5
 800648e:	eb63 0301 	sbc.w	r3, r3, r1
 8006492:	617b      	str	r3, [r7, #20]
 8006494:	f04f 0200 	mov.w	r2, #0
 8006498:	f04f 0300 	mov.w	r3, #0
 800649c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80064a0:	4659      	mov	r1, fp
 80064a2:	018b      	lsls	r3, r1, #6
 80064a4:	4651      	mov	r1, sl
 80064a6:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80064aa:	4651      	mov	r1, sl
 80064ac:	018a      	lsls	r2, r1, #6
 80064ae:	4651      	mov	r1, sl
 80064b0:	ebb2 0801 	subs.w	r8, r2, r1
 80064b4:	4659      	mov	r1, fp
 80064b6:	eb63 0901 	sbc.w	r9, r3, r1
 80064ba:	f04f 0200 	mov.w	r2, #0
 80064be:	f04f 0300 	mov.w	r3, #0
 80064c2:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80064c6:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80064ca:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80064ce:	4690      	mov	r8, r2
 80064d0:	4699      	mov	r9, r3
 80064d2:	4623      	mov	r3, r4
 80064d4:	eb18 0303 	adds.w	r3, r8, r3
 80064d8:	60bb      	str	r3, [r7, #8]
 80064da:	462b      	mov	r3, r5
 80064dc:	eb49 0303 	adc.w	r3, r9, r3
 80064e0:	60fb      	str	r3, [r7, #12]
 80064e2:	f04f 0200 	mov.w	r2, #0
 80064e6:	f04f 0300 	mov.w	r3, #0
 80064ea:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 80064ee:	4629      	mov	r1, r5
 80064f0:	024b      	lsls	r3, r1, #9
 80064f2:	4621      	mov	r1, r4
 80064f4:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 80064f8:	4621      	mov	r1, r4
 80064fa:	024a      	lsls	r2, r1, #9
 80064fc:	4610      	mov	r0, r2
 80064fe:	4619      	mov	r1, r3
 8006500:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006502:	2200      	movs	r2, #0
 8006504:	62bb      	str	r3, [r7, #40]	; 0x28
 8006506:	62fa      	str	r2, [r7, #44]	; 0x2c
 8006508:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800650c:	f7f9 fec8 	bl	80002a0 <__aeabi_uldivmod>
 8006510:	4602      	mov	r2, r0
 8006512:	460b      	mov	r3, r1
 8006514:	4613      	mov	r3, r2
 8006516:	64fb      	str	r3, [r7, #76]	; 0x4c
 8006518:	e058      	b.n	80065cc <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800651a:	4b38      	ldr	r3, [pc, #224]	; (80065fc <HAL_RCC_GetSysClockFreq+0x200>)
 800651c:	685b      	ldr	r3, [r3, #4]
 800651e:	099b      	lsrs	r3, r3, #6
 8006520:	2200      	movs	r2, #0
 8006522:	4618      	mov	r0, r3
 8006524:	4611      	mov	r1, r2
 8006526:	f3c0 0308 	ubfx	r3, r0, #0, #9
 800652a:	623b      	str	r3, [r7, #32]
 800652c:	2300      	movs	r3, #0
 800652e:	627b      	str	r3, [r7, #36]	; 0x24
 8006530:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8006534:	4642      	mov	r2, r8
 8006536:	464b      	mov	r3, r9
 8006538:	f04f 0000 	mov.w	r0, #0
 800653c:	f04f 0100 	mov.w	r1, #0
 8006540:	0159      	lsls	r1, r3, #5
 8006542:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8006546:	0150      	lsls	r0, r2, #5
 8006548:	4602      	mov	r2, r0
 800654a:	460b      	mov	r3, r1
 800654c:	4641      	mov	r1, r8
 800654e:	ebb2 0a01 	subs.w	sl, r2, r1
 8006552:	4649      	mov	r1, r9
 8006554:	eb63 0b01 	sbc.w	fp, r3, r1
 8006558:	f04f 0200 	mov.w	r2, #0
 800655c:	f04f 0300 	mov.w	r3, #0
 8006560:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8006564:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8006568:	ea4f 128a 	mov.w	r2, sl, lsl #6
 800656c:	ebb2 040a 	subs.w	r4, r2, sl
 8006570:	eb63 050b 	sbc.w	r5, r3, fp
 8006574:	f04f 0200 	mov.w	r2, #0
 8006578:	f04f 0300 	mov.w	r3, #0
 800657c:	00eb      	lsls	r3, r5, #3
 800657e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8006582:	00e2      	lsls	r2, r4, #3
 8006584:	4614      	mov	r4, r2
 8006586:	461d      	mov	r5, r3
 8006588:	4643      	mov	r3, r8
 800658a:	18e3      	adds	r3, r4, r3
 800658c:	603b      	str	r3, [r7, #0]
 800658e:	464b      	mov	r3, r9
 8006590:	eb45 0303 	adc.w	r3, r5, r3
 8006594:	607b      	str	r3, [r7, #4]
 8006596:	f04f 0200 	mov.w	r2, #0
 800659a:	f04f 0300 	mov.w	r3, #0
 800659e:	e9d7 4500 	ldrd	r4, r5, [r7]
 80065a2:	4629      	mov	r1, r5
 80065a4:	028b      	lsls	r3, r1, #10
 80065a6:	4621      	mov	r1, r4
 80065a8:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80065ac:	4621      	mov	r1, r4
 80065ae:	028a      	lsls	r2, r1, #10
 80065b0:	4610      	mov	r0, r2
 80065b2:	4619      	mov	r1, r3
 80065b4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80065b6:	2200      	movs	r2, #0
 80065b8:	61bb      	str	r3, [r7, #24]
 80065ba:	61fa      	str	r2, [r7, #28]
 80065bc:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80065c0:	f7f9 fe6e 	bl	80002a0 <__aeabi_uldivmod>
 80065c4:	4602      	mov	r2, r0
 80065c6:	460b      	mov	r3, r1
 80065c8:	4613      	mov	r3, r2
 80065ca:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 80065cc:	4b0b      	ldr	r3, [pc, #44]	; (80065fc <HAL_RCC_GetSysClockFreq+0x200>)
 80065ce:	685b      	ldr	r3, [r3, #4]
 80065d0:	0c1b      	lsrs	r3, r3, #16
 80065d2:	f003 0303 	and.w	r3, r3, #3
 80065d6:	3301      	adds	r3, #1
 80065d8:	005b      	lsls	r3, r3, #1
 80065da:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 80065dc:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80065de:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80065e0:	fbb2 f3f3 	udiv	r3, r2, r3
 80065e4:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 80065e6:	e002      	b.n	80065ee <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80065e8:	4b05      	ldr	r3, [pc, #20]	; (8006600 <HAL_RCC_GetSysClockFreq+0x204>)
 80065ea:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 80065ec:	bf00      	nop
    }
  }
  return sysclockfreq;
 80065ee:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 80065f0:	4618      	mov	r0, r3
 80065f2:	3750      	adds	r7, #80	; 0x50
 80065f4:	46bd      	mov	sp, r7
 80065f6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80065fa:	bf00      	nop
 80065fc:	40023800 	.word	0x40023800
 8006600:	00f42400 	.word	0x00f42400
 8006604:	007a1200 	.word	0x007a1200

08006608 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006608:	b480      	push	{r7}
 800660a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800660c:	4b03      	ldr	r3, [pc, #12]	; (800661c <HAL_RCC_GetHCLKFreq+0x14>)
 800660e:	681b      	ldr	r3, [r3, #0]
}
 8006610:	4618      	mov	r0, r3
 8006612:	46bd      	mov	sp, r7
 8006614:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006618:	4770      	bx	lr
 800661a:	bf00      	nop
 800661c:	200000f0 	.word	0x200000f0

08006620 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8006620:	b580      	push	{r7, lr}
 8006622:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8006624:	f7ff fff0 	bl	8006608 <HAL_RCC_GetHCLKFreq>
 8006628:	4602      	mov	r2, r0
 800662a:	4b05      	ldr	r3, [pc, #20]	; (8006640 <HAL_RCC_GetPCLK1Freq+0x20>)
 800662c:	689b      	ldr	r3, [r3, #8]
 800662e:	0a9b      	lsrs	r3, r3, #10
 8006630:	f003 0307 	and.w	r3, r3, #7
 8006634:	4903      	ldr	r1, [pc, #12]	; (8006644 <HAL_RCC_GetPCLK1Freq+0x24>)
 8006636:	5ccb      	ldrb	r3, [r1, r3]
 8006638:	fa22 f303 	lsr.w	r3, r2, r3
}
 800663c:	4618      	mov	r0, r3
 800663e:	bd80      	pop	{r7, pc}
 8006640:	40023800 	.word	0x40023800
 8006644:	0800b184 	.word	0x0800b184

08006648 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8006648:	b580      	push	{r7, lr}
 800664a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 800664c:	f7ff ffdc 	bl	8006608 <HAL_RCC_GetHCLKFreq>
 8006650:	4602      	mov	r2, r0
 8006652:	4b05      	ldr	r3, [pc, #20]	; (8006668 <HAL_RCC_GetPCLK2Freq+0x20>)
 8006654:	689b      	ldr	r3, [r3, #8]
 8006656:	0b5b      	lsrs	r3, r3, #13
 8006658:	f003 0307 	and.w	r3, r3, #7
 800665c:	4903      	ldr	r1, [pc, #12]	; (800666c <HAL_RCC_GetPCLK2Freq+0x24>)
 800665e:	5ccb      	ldrb	r3, [r1, r3]
 8006660:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006664:	4618      	mov	r0, r3
 8006666:	bd80      	pop	{r7, pc}
 8006668:	40023800 	.word	0x40023800
 800666c:	0800b184 	.word	0x0800b184

08006670 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8006670:	b580      	push	{r7, lr}
 8006672:	b086      	sub	sp, #24
 8006674:	af00      	add	r7, sp, #0
 8006676:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8006678:	2300      	movs	r3, #0
 800667a:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 800667c:	2300      	movs	r3, #0
 800667e:	613b      	str	r3, [r7, #16]

  /*----------------------- SAI/I2S Configuration (PLLI2S) -------------------*/
  /*----------------------- Common configuration SAI/I2S ---------------------*/
  /* In Case of SAI or I2S Clock Configuration through PLLI2S, PLLI2SN division
     factor is common parameters for both peripherals */
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8006680:	687b      	ldr	r3, [r7, #4]
 8006682:	681b      	ldr	r3, [r3, #0]
 8006684:	f003 0301 	and.w	r3, r3, #1
 8006688:	2b00      	cmp	r3, #0
 800668a:	d10b      	bne.n	80066a4 <HAL_RCCEx_PeriphCLKConfig+0x34>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == RCC_PERIPHCLK_SAI_PLLI2S) ||
 800668c:	687b      	ldr	r3, [r7, #4]
 800668e:	681b      	ldr	r3, [r3, #0]
 8006690:	f003 0302 	and.w	r3, r3, #2
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8006694:	2b00      	cmp	r3, #0
 8006696:	d105      	bne.n	80066a4 <HAL_RCCEx_PeriphCLKConfig+0x34>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8006698:	687b      	ldr	r3, [r7, #4]
 800669a:	681b      	ldr	r3, [r3, #0]
 800669c:	f003 0340 	and.w	r3, r3, #64	; 0x40
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == RCC_PERIPHCLK_SAI_PLLI2S) ||
 80066a0:	2b00      	cmp	r3, #0
 80066a2:	d075      	beq.n	8006790 <HAL_RCCEx_PeriphCLKConfig+0x120>
  {
    /* check for Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 80066a4:	4b91      	ldr	r3, [pc, #580]	; (80068ec <HAL_RCCEx_PeriphCLKConfig+0x27c>)
 80066a6:	2200      	movs	r2, #0
 80066a8:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 80066aa:	f7fc f96f 	bl	800298c <HAL_GetTick>
 80066ae:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80066b0:	e008      	b.n	80066c4 <HAL_RCCEx_PeriphCLKConfig+0x54>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 80066b2:	f7fc f96b 	bl	800298c <HAL_GetTick>
 80066b6:	4602      	mov	r2, r0
 80066b8:	697b      	ldr	r3, [r7, #20]
 80066ba:	1ad3      	subs	r3, r2, r3
 80066bc:	2b02      	cmp	r3, #2
 80066be:	d901      	bls.n	80066c4 <HAL_RCCEx_PeriphCLKConfig+0x54>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80066c0:	2303      	movs	r3, #3
 80066c2:	e189      	b.n	80069d8 <HAL_RCCEx_PeriphCLKConfig+0x368>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80066c4:	4b8a      	ldr	r3, [pc, #552]	; (80068f0 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80066c6:	681b      	ldr	r3, [r3, #0]
 80066c8:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80066cc:	2b00      	cmp	r3, #0
 80066ce:	d1f0      	bne.n	80066b2 <HAL_RCCEx_PeriphCLKConfig+0x42>
    }

    /*---------------------------- I2S configuration -------------------------*/
    /* In Case of I2S Clock Configuration through PLLI2S, PLLI2SR must be added
      only for I2S configuration */
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 80066d0:	687b      	ldr	r3, [r7, #4]
 80066d2:	681b      	ldr	r3, [r3, #0]
 80066d4:	f003 0301 	and.w	r3, r3, #1
 80066d8:	2b00      	cmp	r3, #0
 80066da:	d009      	beq.n	80066f0 <HAL_RCCEx_PeriphCLKConfig+0x80>
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SR);
 80066dc:	687b      	ldr	r3, [r7, #4]
 80066de:	685b      	ldr	r3, [r3, #4]
 80066e0:	019a      	lsls	r2, r3, #6
 80066e2:	687b      	ldr	r3, [r7, #4]
 80066e4:	689b      	ldr	r3, [r3, #8]
 80066e6:	071b      	lsls	r3, r3, #28
 80066e8:	4981      	ldr	r1, [pc, #516]	; (80068f0 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80066ea:	4313      	orrs	r3, r2
 80066ec:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*---------------------------- SAI configuration -------------------------*/
    /* In Case of SAI Clock Configuration through PLLI2S, PLLI2SQ and PLLI2S_DIVQ must
       be added only for SAI configuration */
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == (RCC_PERIPHCLK_SAI_PLLI2S))
 80066f0:	687b      	ldr	r3, [r7, #4]
 80066f2:	681b      	ldr	r3, [r3, #0]
 80066f4:	f003 0302 	and.w	r3, r3, #2
 80066f8:	2b00      	cmp	r3, #0
 80066fa:	d01f      	beq.n	800673c <HAL_RCCEx_PeriphCLKConfig+0xcc>
      /* Check the PLLI2S division factors */
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SR value from PLLI2SCFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 80066fc:	4b7c      	ldr	r3, [pc, #496]	; (80068f0 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80066fe:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8006702:	0f1b      	lsrs	r3, r3, #28
 8006704:	f003 0307 	and.w	r3, r3, #7
 8006708:	613b      	str	r3, [r7, #16]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_SAICLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SQ , tmpreg1);
 800670a:	687b      	ldr	r3, [r7, #4]
 800670c:	685b      	ldr	r3, [r3, #4]
 800670e:	019a      	lsls	r2, r3, #6
 8006710:	687b      	ldr	r3, [r7, #4]
 8006712:	68db      	ldr	r3, [r3, #12]
 8006714:	061b      	lsls	r3, r3, #24
 8006716:	431a      	orrs	r2, r3
 8006718:	693b      	ldr	r3, [r7, #16]
 800671a:	071b      	lsls	r3, r3, #28
 800671c:	4974      	ldr	r1, [pc, #464]	; (80068f0 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800671e:	4313      	orrs	r3, r2
 8006720:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8006724:	4b72      	ldr	r3, [pc, #456]	; (80068f0 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8006726:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800672a:	f023 021f 	bic.w	r2, r3, #31
 800672e:	687b      	ldr	r3, [r7, #4]
 8006730:	69db      	ldr	r3, [r3, #28]
 8006732:	3b01      	subs	r3, #1
 8006734:	496e      	ldr	r1, [pc, #440]	; (80068f0 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8006736:	4313      	orrs	r3, r2
 8006738:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 800673c:	687b      	ldr	r3, [r7, #4]
 800673e:	681b      	ldr	r3, [r3, #0]
 8006740:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006744:	2b00      	cmp	r3, #0
 8006746:	d00d      	beq.n	8006764 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      /* Check for Parameters */
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Configure the PLLI2S multiplication and division factors */
      __HAL_RCC_PLLI2S_SAICLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 8006748:	687b      	ldr	r3, [r7, #4]
 800674a:	685b      	ldr	r3, [r3, #4]
 800674c:	019a      	lsls	r2, r3, #6
 800674e:	687b      	ldr	r3, [r7, #4]
 8006750:	68db      	ldr	r3, [r3, #12]
 8006752:	061b      	lsls	r3, r3, #24
 8006754:	431a      	orrs	r2, r3
 8006756:	687b      	ldr	r3, [r7, #4]
 8006758:	689b      	ldr	r3, [r3, #8]
 800675a:	071b      	lsls	r3, r3, #28
 800675c:	4964      	ldr	r1, [pc, #400]	; (80068f0 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800675e:	4313      	orrs	r3, r2
 8006760:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8006764:	4b61      	ldr	r3, [pc, #388]	; (80068ec <HAL_RCCEx_PeriphCLKConfig+0x27c>)
 8006766:	2201      	movs	r2, #1
 8006768:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 800676a:	f7fc f90f 	bl	800298c <HAL_GetTick>
 800676e:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8006770:	e008      	b.n	8006784 <HAL_RCCEx_PeriphCLKConfig+0x114>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8006772:	f7fc f90b 	bl	800298c <HAL_GetTick>
 8006776:	4602      	mov	r2, r0
 8006778:	697b      	ldr	r3, [r7, #20]
 800677a:	1ad3      	subs	r3, r2, r3
 800677c:	2b02      	cmp	r3, #2
 800677e:	d901      	bls.n	8006784 <HAL_RCCEx_PeriphCLKConfig+0x114>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8006780:	2303      	movs	r3, #3
 8006782:	e129      	b.n	80069d8 <HAL_RCCEx_PeriphCLKConfig+0x368>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8006784:	4b5a      	ldr	r3, [pc, #360]	; (80068f0 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8006786:	681b      	ldr	r3, [r3, #0]
 8006788:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800678c:	2b00      	cmp	r3, #0
 800678e:	d0f0      	beq.n	8006772 <HAL_RCCEx_PeriphCLKConfig+0x102>

  /*----------------------- SAI/LTDC Configuration (PLLSAI) ------------------*/
  /*----------------------- Common configuration SAI/LTDC --------------------*/
  /* In Case of SAI or LTDC Clock Configuration through PLLSAI, PLLSAIN division
     factor is common parameters for both peripherals */
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == RCC_PERIPHCLK_SAI_PLLSAI) ||
 8006790:	687b      	ldr	r3, [r7, #4]
 8006792:	681b      	ldr	r3, [r3, #0]
 8006794:	f003 0304 	and.w	r3, r3, #4
 8006798:	2b00      	cmp	r3, #0
 800679a:	d105      	bne.n	80067a8 <HAL_RCCEx_PeriphCLKConfig+0x138>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC))
 800679c:	687b      	ldr	r3, [r7, #4]
 800679e:	681b      	ldr	r3, [r3, #0]
 80067a0:	f003 0308 	and.w	r3, r3, #8
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == RCC_PERIPHCLK_SAI_PLLSAI) ||
 80067a4:	2b00      	cmp	r3, #0
 80067a6:	d079      	beq.n	800689c <HAL_RCCEx_PeriphCLKConfig+0x22c>
  {
    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 80067a8:	4b52      	ldr	r3, [pc, #328]	; (80068f4 <HAL_RCCEx_PeriphCLKConfig+0x284>)
 80067aa:	2200      	movs	r2, #0
 80067ac:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 80067ae:	f7fc f8ed 	bl	800298c <HAL_GetTick>
 80067b2:	6178      	str	r0, [r7, #20]
    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 80067b4:	e008      	b.n	80067c8 <HAL_RCCEx_PeriphCLKConfig+0x158>
    {
      if((HAL_GetTick() - tickstart ) > PLLSAI_TIMEOUT_VALUE)
 80067b6:	f7fc f8e9 	bl	800298c <HAL_GetTick>
 80067ba:	4602      	mov	r2, r0
 80067bc:	697b      	ldr	r3, [r7, #20]
 80067be:	1ad3      	subs	r3, r2, r3
 80067c0:	2b02      	cmp	r3, #2
 80067c2:	d901      	bls.n	80067c8 <HAL_RCCEx_PeriphCLKConfig+0x158>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80067c4:	2303      	movs	r3, #3
 80067c6:	e107      	b.n	80069d8 <HAL_RCCEx_PeriphCLKConfig+0x368>
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 80067c8:	4b49      	ldr	r3, [pc, #292]	; (80068f0 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80067ca:	681b      	ldr	r3, [r3, #0]
 80067cc:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80067d0:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80067d4:	d0ef      	beq.n	80067b6 <HAL_RCCEx_PeriphCLKConfig+0x146>
    }

    /*---------------------------- SAI configuration -------------------------*/
    /* In Case of SAI Clock Configuration through PLLSAI, PLLSAIQ and PLLSAI_DIVQ must
       be added only for SAI configuration */
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == (RCC_PERIPHCLK_SAI_PLLSAI))
 80067d6:	687b      	ldr	r3, [r7, #4]
 80067d8:	681b      	ldr	r3, [r3, #0]
 80067da:	f003 0304 	and.w	r3, r3, #4
 80067de:	2b00      	cmp	r3, #0
 80067e0:	d020      	beq.n	8006824 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
    {
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIR value from PLLSAICFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 80067e2:	4b43      	ldr	r3, [pc, #268]	; (80068f0 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80067e4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80067e8:	0f1b      	lsrs	r3, r3, #28
 80067ea:	f003 0307 	and.w	r3, r3, #7
 80067ee:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 80067f0:	687b      	ldr	r3, [r7, #4]
 80067f2:	691b      	ldr	r3, [r3, #16]
 80067f4:	019a      	lsls	r2, r3, #6
 80067f6:	687b      	ldr	r3, [r7, #4]
 80067f8:	695b      	ldr	r3, [r3, #20]
 80067fa:	061b      	lsls	r3, r3, #24
 80067fc:	431a      	orrs	r2, r3
 80067fe:	693b      	ldr	r3, [r7, #16]
 8006800:	071b      	lsls	r3, r3, #28
 8006802:	493b      	ldr	r1, [pc, #236]	; (80068f0 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8006804:	4313      	orrs	r3, r2
 8006806:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 800680a:	4b39      	ldr	r3, [pc, #228]	; (80068f0 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800680c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8006810:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 8006814:	687b      	ldr	r3, [r7, #4]
 8006816:	6a1b      	ldr	r3, [r3, #32]
 8006818:	3b01      	subs	r3, #1
 800681a:	021b      	lsls	r3, r3, #8
 800681c:	4934      	ldr	r1, [pc, #208]	; (80068f0 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800681e:	4313      	orrs	r3, r2
 8006820:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*---------------------------- LTDC configuration ------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 8006824:	687b      	ldr	r3, [r7, #4]
 8006826:	681b      	ldr	r3, [r3, #0]
 8006828:	f003 0308 	and.w	r3, r3, #8
 800682c:	2b00      	cmp	r3, #0
 800682e:	d01e      	beq.n	800686e <HAL_RCCEx_PeriphCLKConfig+0x1fe>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIR value from PLLSAICFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8006830:	4b2f      	ldr	r3, [pc, #188]	; (80068f0 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8006832:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006836:	0e1b      	lsrs	r3, r3, #24
 8006838:	f003 030f 	and.w	r3, r3, #15
 800683c:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, PeriphClkInit->PLLSAI.PLLSAIR);
 800683e:	687b      	ldr	r3, [r7, #4]
 8006840:	691b      	ldr	r3, [r3, #16]
 8006842:	019a      	lsls	r2, r3, #6
 8006844:	693b      	ldr	r3, [r7, #16]
 8006846:	061b      	lsls	r3, r3, #24
 8006848:	431a      	orrs	r2, r3
 800684a:	687b      	ldr	r3, [r7, #4]
 800684c:	699b      	ldr	r3, [r3, #24]
 800684e:	071b      	lsls	r3, r3, #28
 8006850:	4927      	ldr	r1, [pc, #156]	; (80068f0 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8006852:	4313      	orrs	r3, r2
 8006854:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 8006858:	4b25      	ldr	r3, [pc, #148]	; (80068f0 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800685a:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800685e:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8006862:	687b      	ldr	r3, [r7, #4]
 8006864:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006866:	4922      	ldr	r1, [pc, #136]	; (80068f0 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8006868:	4313      	orrs	r3, r2
 800686a:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }
    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 800686e:	4b21      	ldr	r3, [pc, #132]	; (80068f4 <HAL_RCCEx_PeriphCLKConfig+0x284>)
 8006870:	2201      	movs	r2, #1
 8006872:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8006874:	f7fc f88a 	bl	800298c <HAL_GetTick>
 8006878:	6178      	str	r0, [r7, #20]
    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 800687a:	e008      	b.n	800688e <HAL_RCCEx_PeriphCLKConfig+0x21e>
    {
      if((HAL_GetTick() - tickstart ) > PLLSAI_TIMEOUT_VALUE)
 800687c:	f7fc f886 	bl	800298c <HAL_GetTick>
 8006880:	4602      	mov	r2, r0
 8006882:	697b      	ldr	r3, [r7, #20]
 8006884:	1ad3      	subs	r3, r2, r3
 8006886:	2b02      	cmp	r3, #2
 8006888:	d901      	bls.n	800688e <HAL_RCCEx_PeriphCLKConfig+0x21e>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800688a:	2303      	movs	r3, #3
 800688c:	e0a4      	b.n	80069d8 <HAL_RCCEx_PeriphCLKConfig+0x368>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 800688e:	4b18      	ldr	r3, [pc, #96]	; (80068f0 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8006890:	681b      	ldr	r3, [r3, #0]
 8006892:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8006896:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800689a:	d1ef      	bne.n	800687c <HAL_RCCEx_PeriphCLKConfig+0x20c>
    }
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- RTC configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 800689c:	687b      	ldr	r3, [r7, #4]
 800689e:	681b      	ldr	r3, [r3, #0]
 80068a0:	f003 0320 	and.w	r3, r3, #32
 80068a4:	2b00      	cmp	r3, #0
 80068a6:	f000 808b 	beq.w	80069c0 <HAL_RCCEx_PeriphCLKConfig+0x350>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 80068aa:	2300      	movs	r3, #0
 80068ac:	60fb      	str	r3, [r7, #12]
 80068ae:	4b10      	ldr	r3, [pc, #64]	; (80068f0 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80068b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80068b2:	4a0f      	ldr	r2, [pc, #60]	; (80068f0 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80068b4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80068b8:	6413      	str	r3, [r2, #64]	; 0x40
 80068ba:	4b0d      	ldr	r3, [pc, #52]	; (80068f0 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80068bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80068be:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80068c2:	60fb      	str	r3, [r7, #12]
 80068c4:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 80068c6:	4b0c      	ldr	r3, [pc, #48]	; (80068f8 <HAL_RCCEx_PeriphCLKConfig+0x288>)
 80068c8:	681b      	ldr	r3, [r3, #0]
 80068ca:	4a0b      	ldr	r2, [pc, #44]	; (80068f8 <HAL_RCCEx_PeriphCLKConfig+0x288>)
 80068cc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80068d0:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 80068d2:	f7fc f85b 	bl	800298c <HAL_GetTick>
 80068d6:	6178      	str	r0, [r7, #20]

    while((PWR->CR & PWR_CR_DBP) == RESET)
 80068d8:	e010      	b.n	80068fc <HAL_RCCEx_PeriphCLKConfig+0x28c>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 80068da:	f7fc f857 	bl	800298c <HAL_GetTick>
 80068de:	4602      	mov	r2, r0
 80068e0:	697b      	ldr	r3, [r7, #20]
 80068e2:	1ad3      	subs	r3, r2, r3
 80068e4:	2b02      	cmp	r3, #2
 80068e6:	d909      	bls.n	80068fc <HAL_RCCEx_PeriphCLKConfig+0x28c>
      {
        return HAL_TIMEOUT;
 80068e8:	2303      	movs	r3, #3
 80068ea:	e075      	b.n	80069d8 <HAL_RCCEx_PeriphCLKConfig+0x368>
 80068ec:	42470068 	.word	0x42470068
 80068f0:	40023800 	.word	0x40023800
 80068f4:	42470070 	.word	0x42470070
 80068f8:	40007000 	.word	0x40007000
    while((PWR->CR & PWR_CR_DBP) == RESET)
 80068fc:	4b38      	ldr	r3, [pc, #224]	; (80069e0 <HAL_RCCEx_PeriphCLKConfig+0x370>)
 80068fe:	681b      	ldr	r3, [r3, #0]
 8006900:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006904:	2b00      	cmp	r3, #0
 8006906:	d0e8      	beq.n	80068da <HAL_RCCEx_PeriphCLKConfig+0x26a>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8006908:	4b36      	ldr	r3, [pc, #216]	; (80069e4 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 800690a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800690c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006910:	613b      	str	r3, [r7, #16]
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8006912:	693b      	ldr	r3, [r7, #16]
 8006914:	2b00      	cmp	r3, #0
 8006916:	d02f      	beq.n	8006978 <HAL_RCCEx_PeriphCLKConfig+0x308>
 8006918:	687b      	ldr	r3, [r7, #4]
 800691a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800691c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006920:	693a      	ldr	r2, [r7, #16]
 8006922:	429a      	cmp	r2, r3
 8006924:	d028      	beq.n	8006978 <HAL_RCCEx_PeriphCLKConfig+0x308>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8006926:	4b2f      	ldr	r3, [pc, #188]	; (80069e4 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8006928:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800692a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800692e:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8006930:	4b2d      	ldr	r3, [pc, #180]	; (80069e8 <HAL_RCCEx_PeriphCLKConfig+0x378>)
 8006932:	2201      	movs	r2, #1
 8006934:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8006936:	4b2c      	ldr	r3, [pc, #176]	; (80069e8 <HAL_RCCEx_PeriphCLKConfig+0x378>)
 8006938:	2200      	movs	r2, #0
 800693a:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 800693c:	4a29      	ldr	r2, [pc, #164]	; (80069e4 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 800693e:	693b      	ldr	r3, [r7, #16]
 8006940:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8006942:	4b28      	ldr	r3, [pc, #160]	; (80069e4 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8006944:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006946:	f003 0301 	and.w	r3, r3, #1
 800694a:	2b01      	cmp	r3, #1
 800694c:	d114      	bne.n	8006978 <HAL_RCCEx_PeriphCLKConfig+0x308>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 800694e:	f7fc f81d 	bl	800298c <HAL_GetTick>
 8006952:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006954:	e00a      	b.n	800696c <HAL_RCCEx_PeriphCLKConfig+0x2fc>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8006956:	f7fc f819 	bl	800298c <HAL_GetTick>
 800695a:	4602      	mov	r2, r0
 800695c:	697b      	ldr	r3, [r7, #20]
 800695e:	1ad3      	subs	r3, r2, r3
 8006960:	f241 3288 	movw	r2, #5000	; 0x1388
 8006964:	4293      	cmp	r3, r2
 8006966:	d901      	bls.n	800696c <HAL_RCCEx_PeriphCLKConfig+0x2fc>
          {
            return HAL_TIMEOUT;
 8006968:	2303      	movs	r3, #3
 800696a:	e035      	b.n	80069d8 <HAL_RCCEx_PeriphCLKConfig+0x368>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800696c:	4b1d      	ldr	r3, [pc, #116]	; (80069e4 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 800696e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006970:	f003 0302 	and.w	r3, r3, #2
 8006974:	2b00      	cmp	r3, #0
 8006976:	d0ee      	beq.n	8006956 <HAL_RCCEx_PeriphCLKConfig+0x2e6>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8006978:	687b      	ldr	r3, [r7, #4]
 800697a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800697c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006980:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8006984:	d10d      	bne.n	80069a2 <HAL_RCCEx_PeriphCLKConfig+0x332>
 8006986:	4b17      	ldr	r3, [pc, #92]	; (80069e4 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8006988:	689b      	ldr	r3, [r3, #8]
 800698a:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 800698e:	687b      	ldr	r3, [r7, #4]
 8006990:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006992:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 8006996:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800699a:	4912      	ldr	r1, [pc, #72]	; (80069e4 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 800699c:	4313      	orrs	r3, r2
 800699e:	608b      	str	r3, [r1, #8]
 80069a0:	e005      	b.n	80069ae <HAL_RCCEx_PeriphCLKConfig+0x33e>
 80069a2:	4b10      	ldr	r3, [pc, #64]	; (80069e4 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 80069a4:	689b      	ldr	r3, [r3, #8]
 80069a6:	4a0f      	ldr	r2, [pc, #60]	; (80069e4 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 80069a8:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 80069ac:	6093      	str	r3, [r2, #8]
 80069ae:	4b0d      	ldr	r3, [pc, #52]	; (80069e4 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 80069b0:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 80069b2:	687b      	ldr	r3, [r7, #4]
 80069b4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80069b6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80069ba:	490a      	ldr	r1, [pc, #40]	; (80069e4 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 80069bc:	4313      	orrs	r3, r2
 80069be:	670b      	str	r3, [r1, #112]	; 0x70
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- TIM configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 80069c0:	687b      	ldr	r3, [r7, #4]
 80069c2:	681b      	ldr	r3, [r3, #0]
 80069c4:	f003 0310 	and.w	r3, r3, #16
 80069c8:	2b00      	cmp	r3, #0
 80069ca:	d004      	beq.n	80069d6 <HAL_RCCEx_PeriphCLKConfig+0x366>
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 80069cc:	687b      	ldr	r3, [r7, #4]
 80069ce:	f893 202c 	ldrb.w	r2, [r3, #44]	; 0x2c
 80069d2:	4b06      	ldr	r3, [pc, #24]	; (80069ec <HAL_RCCEx_PeriphCLKConfig+0x37c>)
 80069d4:	601a      	str	r2, [r3, #0]
  }
  return HAL_OK;
 80069d6:	2300      	movs	r3, #0
}
 80069d8:	4618      	mov	r0, r3
 80069da:	3718      	adds	r7, #24
 80069dc:	46bd      	mov	sp, r7
 80069de:	bd80      	pop	{r7, pc}
 80069e0:	40007000 	.word	0x40007000
 80069e4:	40023800 	.word	0x40023800
 80069e8:	42470e40 	.word	0x42470e40
 80069ec:	424711e0 	.word	0x424711e0

080069f0 <HAL_RTC_Init>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 80069f0:	b580      	push	{r7, lr}
 80069f2:	b084      	sub	sp, #16
 80069f4:	af00      	add	r7, sp, #0
 80069f6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 80069f8:	2301      	movs	r3, #1
 80069fa:	73fb      	strb	r3, [r7, #15]

  /* Check RTC handler validity */
  if (hrtc == NULL)
 80069fc:	687b      	ldr	r3, [r7, #4]
 80069fe:	2b00      	cmp	r3, #0
 8006a00:	d101      	bne.n	8006a06 <HAL_RTC_Init+0x16>
  {
    return HAL_ERROR;
 8006a02:	2301      	movs	r3, #1
 8006a04:	e066      	b.n	8006ad4 <HAL_RTC_Init+0xe4>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else /* USE_HAL_RTC_REGISTER_CALLBACKS */
  if (hrtc->State == HAL_RTC_STATE_RESET)
 8006a06:	687b      	ldr	r3, [r7, #4]
 8006a08:	7f5b      	ldrb	r3, [r3, #29]
 8006a0a:	b2db      	uxtb	r3, r3
 8006a0c:	2b00      	cmp	r3, #0
 8006a0e:	d105      	bne.n	8006a1c <HAL_RTC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 8006a10:	687b      	ldr	r3, [r7, #4]
 8006a12:	2200      	movs	r2, #0
 8006a14:	771a      	strb	r2, [r3, #28]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 8006a16:	6878      	ldr	r0, [r7, #4]
 8006a18:	f7fb fce6 	bl	80023e8 <HAL_RTC_MspInit>
  }
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 8006a1c:	687b      	ldr	r3, [r7, #4]
 8006a1e:	2202      	movs	r2, #2
 8006a20:	775a      	strb	r2, [r3, #29]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8006a22:	687b      	ldr	r3, [r7, #4]
 8006a24:	681b      	ldr	r3, [r3, #0]
 8006a26:	22ca      	movs	r2, #202	; 0xca
 8006a28:	625a      	str	r2, [r3, #36]	; 0x24
 8006a2a:	687b      	ldr	r3, [r7, #4]
 8006a2c:	681b      	ldr	r3, [r3, #0]
 8006a2e:	2253      	movs	r2, #83	; 0x53
 8006a30:	625a      	str	r2, [r3, #36]	; 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 8006a32:	6878      	ldr	r0, [r7, #4]
 8006a34:	f000 fbce 	bl	80071d4 <RTC_EnterInitMode>
 8006a38:	4603      	mov	r3, r0
 8006a3a:	73fb      	strb	r3, [r7, #15]

  if (status == HAL_OK)
 8006a3c:	7bfb      	ldrb	r3, [r7, #15]
 8006a3e:	2b00      	cmp	r3, #0
 8006a40:	d12c      	bne.n	8006a9c <HAL_RTC_Init+0xac>
  {
    /* Clear RTC_CR FMT, OSEL and POL Bits */
    hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 8006a42:	687b      	ldr	r3, [r7, #4]
 8006a44:	681b      	ldr	r3, [r3, #0]
 8006a46:	689b      	ldr	r3, [r3, #8]
 8006a48:	687a      	ldr	r2, [r7, #4]
 8006a4a:	6812      	ldr	r2, [r2, #0]
 8006a4c:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8006a50:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006a54:	6093      	str	r3, [r2, #8]
    /* Set RTC_CR register */
    hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 8006a56:	687b      	ldr	r3, [r7, #4]
 8006a58:	681b      	ldr	r3, [r3, #0]
 8006a5a:	6899      	ldr	r1, [r3, #8]
 8006a5c:	687b      	ldr	r3, [r7, #4]
 8006a5e:	685a      	ldr	r2, [r3, #4]
 8006a60:	687b      	ldr	r3, [r7, #4]
 8006a62:	691b      	ldr	r3, [r3, #16]
 8006a64:	431a      	orrs	r2, r3
 8006a66:	687b      	ldr	r3, [r7, #4]
 8006a68:	695b      	ldr	r3, [r3, #20]
 8006a6a:	431a      	orrs	r2, r3
 8006a6c:	687b      	ldr	r3, [r7, #4]
 8006a6e:	681b      	ldr	r3, [r3, #0]
 8006a70:	430a      	orrs	r2, r1
 8006a72:	609a      	str	r2, [r3, #8]

    /* Configure the RTC PRER */
    hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 8006a74:	687b      	ldr	r3, [r7, #4]
 8006a76:	681b      	ldr	r3, [r3, #0]
 8006a78:	687a      	ldr	r2, [r7, #4]
 8006a7a:	68d2      	ldr	r2, [r2, #12]
 8006a7c:	611a      	str	r2, [r3, #16]
    hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 8006a7e:	687b      	ldr	r3, [r7, #4]
 8006a80:	681b      	ldr	r3, [r3, #0]
 8006a82:	6919      	ldr	r1, [r3, #16]
 8006a84:	687b      	ldr	r3, [r7, #4]
 8006a86:	689b      	ldr	r3, [r3, #8]
 8006a88:	041a      	lsls	r2, r3, #16
 8006a8a:	687b      	ldr	r3, [r7, #4]
 8006a8c:	681b      	ldr	r3, [r3, #0]
 8006a8e:	430a      	orrs	r2, r1
 8006a90:	611a      	str	r2, [r3, #16]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 8006a92:	6878      	ldr	r0, [r7, #4]
 8006a94:	f000 fbd5 	bl	8007242 <RTC_ExitInitMode>
 8006a98:	4603      	mov	r3, r0
 8006a9a:	73fb      	strb	r3, [r7, #15]
  }

  if (status == HAL_OK)
 8006a9c:	7bfb      	ldrb	r3, [r7, #15]
 8006a9e:	2b00      	cmp	r3, #0
 8006aa0:	d113      	bne.n	8006aca <HAL_RTC_Init+0xda>
  {
    hrtc->Instance->TAFCR &= (uint32_t)~RTC_OUTPUT_TYPE_PUSHPULL;
 8006aa2:	687b      	ldr	r3, [r7, #4]
 8006aa4:	681b      	ldr	r3, [r3, #0]
 8006aa6:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8006aa8:	687b      	ldr	r3, [r7, #4]
 8006aaa:	681b      	ldr	r3, [r3, #0]
 8006aac:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8006ab0:	641a      	str	r2, [r3, #64]	; 0x40
    hrtc->Instance->TAFCR |= (uint32_t)(hrtc->Init.OutPutType);
 8006ab2:	687b      	ldr	r3, [r7, #4]
 8006ab4:	681b      	ldr	r3, [r3, #0]
 8006ab6:	6c19      	ldr	r1, [r3, #64]	; 0x40
 8006ab8:	687b      	ldr	r3, [r7, #4]
 8006aba:	699a      	ldr	r2, [r3, #24]
 8006abc:	687b      	ldr	r3, [r7, #4]
 8006abe:	681b      	ldr	r3, [r3, #0]
 8006ac0:	430a      	orrs	r2, r1
 8006ac2:	641a      	str	r2, [r3, #64]	; 0x40

    hrtc->State = HAL_RTC_STATE_READY;
 8006ac4:	687b      	ldr	r3, [r7, #4]
 8006ac6:	2201      	movs	r2, #1
 8006ac8:	775a      	strb	r2, [r3, #29]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8006aca:	687b      	ldr	r3, [r7, #4]
 8006acc:	681b      	ldr	r3, [r3, #0]
 8006ace:	22ff      	movs	r2, #255	; 0xff
 8006ad0:	625a      	str	r2, [r3, #36]	; 0x24

  return status;
 8006ad2:	7bfb      	ldrb	r3, [r7, #15]
}
 8006ad4:	4618      	mov	r0, r3
 8006ad6:	3710      	adds	r7, #16
 8006ad8:	46bd      	mov	sp, r7
 8006ada:	bd80      	pop	{r7, pc}

08006adc <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8006adc:	b590      	push	{r4, r7, lr}
 8006ade:	b087      	sub	sp, #28
 8006ae0:	af00      	add	r7, sp, #0
 8006ae2:	60f8      	str	r0, [r7, #12]
 8006ae4:	60b9      	str	r1, [r7, #8]
 8006ae6:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 8006ae8:	2300      	movs	r3, #0
 8006aea:	617b      	str	r3, [r7, #20]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8006aec:	68fb      	ldr	r3, [r7, #12]
 8006aee:	7f1b      	ldrb	r3, [r3, #28]
 8006af0:	2b01      	cmp	r3, #1
 8006af2:	d101      	bne.n	8006af8 <HAL_RTC_SetTime+0x1c>
 8006af4:	2302      	movs	r3, #2
 8006af6:	e087      	b.n	8006c08 <HAL_RTC_SetTime+0x12c>
 8006af8:	68fb      	ldr	r3, [r7, #12]
 8006afa:	2201      	movs	r2, #1
 8006afc:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8006afe:	68fb      	ldr	r3, [r7, #12]
 8006b00:	2202      	movs	r2, #2
 8006b02:	775a      	strb	r2, [r3, #29]

  if (Format == RTC_FORMAT_BIN)
 8006b04:	687b      	ldr	r3, [r7, #4]
 8006b06:	2b00      	cmp	r3, #0
 8006b08:	d126      	bne.n	8006b58 <HAL_RTC_SetTime+0x7c>
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8006b0a:	68fb      	ldr	r3, [r7, #12]
 8006b0c:	681b      	ldr	r3, [r3, #0]
 8006b0e:	689b      	ldr	r3, [r3, #8]
 8006b10:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006b14:	2b00      	cmp	r3, #0
 8006b16:	d102      	bne.n	8006b1e <HAL_RTC_SetTime+0x42>
      assert_param(IS_RTC_HOUR12(sTime->Hours));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 8006b18:	68bb      	ldr	r3, [r7, #8]
 8006b1a:	2200      	movs	r2, #0
 8006b1c:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(sTime->Hours));
    }
    assert_param(IS_RTC_MINUTES(sTime->Minutes));
    assert_param(IS_RTC_SECONDS(sTime->Seconds));

    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 8006b1e:	68bb      	ldr	r3, [r7, #8]
 8006b20:	781b      	ldrb	r3, [r3, #0]
 8006b22:	4618      	mov	r0, r3
 8006b24:	f000 fbb2 	bl	800728c <RTC_ByteToBcd2>
 8006b28:	4603      	mov	r3, r0
 8006b2a:	041c      	lsls	r4, r3, #16
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8006b2c:	68bb      	ldr	r3, [r7, #8]
 8006b2e:	785b      	ldrb	r3, [r3, #1]
 8006b30:	4618      	mov	r0, r3
 8006b32:	f000 fbab 	bl	800728c <RTC_ByteToBcd2>
 8006b36:	4603      	mov	r3, r0
 8006b38:	021b      	lsls	r3, r3, #8
    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 8006b3a:	431c      	orrs	r4, r3
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Seconds))                   | \
 8006b3c:	68bb      	ldr	r3, [r7, #8]
 8006b3e:	789b      	ldrb	r3, [r3, #2]
 8006b40:	4618      	mov	r0, r3
 8006b42:	f000 fba3 	bl	800728c <RTC_ByteToBcd2>
 8006b46:	4603      	mov	r3, r0
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8006b48:	ea44 0203 	orr.w	r2, r4, r3
                        (((uint32_t)sTime->TimeFormat)             << RTC_TR_PM_Pos));
 8006b4c:	68bb      	ldr	r3, [r7, #8]
 8006b4e:	78db      	ldrb	r3, [r3, #3]
 8006b50:	059b      	lsls	r3, r3, #22
    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 8006b52:	4313      	orrs	r3, r2
 8006b54:	617b      	str	r3, [r7, #20]
 8006b56:	e018      	b.n	8006b8a <HAL_RTC_SetTime+0xae>
  }
  else
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8006b58:	68fb      	ldr	r3, [r7, #12]
 8006b5a:	681b      	ldr	r3, [r3, #0]
 8006b5c:	689b      	ldr	r3, [r3, #8]
 8006b5e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006b62:	2b00      	cmp	r3, #0
 8006b64:	d102      	bne.n	8006b6c <HAL_RTC_SetTime+0x90>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 8006b66:	68bb      	ldr	r3, [r7, #8]
 8006b68:	2200      	movs	r2, #0
 8006b6a:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
    }
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 8006b6c:	68bb      	ldr	r3, [r7, #8]
 8006b6e:	781b      	ldrb	r3, [r3, #0]
 8006b70:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sTime->Minutes)    << RTC_TR_MNU_Pos) | \
 8006b72:	68bb      	ldr	r3, [r7, #8]
 8006b74:	785b      	ldrb	r3, [r3, #1]
 8006b76:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 8006b78:	4313      	orrs	r3, r2
              ((uint32_t) sTime->Seconds)                       | \
 8006b7a:	68ba      	ldr	r2, [r7, #8]
 8006b7c:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sTime->Minutes)    << RTC_TR_MNU_Pos) | \
 8006b7e:	431a      	orrs	r2, r3
              ((uint32_t)(sTime->TimeFormat) << RTC_TR_PM_Pos));
 8006b80:	68bb      	ldr	r3, [r7, #8]
 8006b82:	78db      	ldrb	r3, [r3, #3]
 8006b84:	059b      	lsls	r3, r3, #22
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 8006b86:	4313      	orrs	r3, r2
 8006b88:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8006b8a:	68fb      	ldr	r3, [r7, #12]
 8006b8c:	681b      	ldr	r3, [r3, #0]
 8006b8e:	22ca      	movs	r2, #202	; 0xca
 8006b90:	625a      	str	r2, [r3, #36]	; 0x24
 8006b92:	68fb      	ldr	r3, [r7, #12]
 8006b94:	681b      	ldr	r3, [r3, #0]
 8006b96:	2253      	movs	r2, #83	; 0x53
 8006b98:	625a      	str	r2, [r3, #36]	; 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 8006b9a:	68f8      	ldr	r0, [r7, #12]
 8006b9c:	f000 fb1a 	bl	80071d4 <RTC_EnterInitMode>
 8006ba0:	4603      	mov	r3, r0
 8006ba2:	74fb      	strb	r3, [r7, #19]

  if (status == HAL_OK)
 8006ba4:	7cfb      	ldrb	r3, [r7, #19]
 8006ba6:	2b00      	cmp	r3, #0
 8006ba8:	d120      	bne.n	8006bec <HAL_RTC_SetTime+0x110>
  {
    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 8006baa:	68fb      	ldr	r3, [r7, #12]
 8006bac:	681a      	ldr	r2, [r3, #0]
 8006bae:	697b      	ldr	r3, [r7, #20]
 8006bb0:	f003 337f 	and.w	r3, r3, #2139062143	; 0x7f7f7f7f
 8006bb4:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 8006bb8:	6013      	str	r3, [r2, #0]

    /* Clear the bits to be configured (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR &= (uint32_t)~RTC_CR_BKP;
 8006bba:	68fb      	ldr	r3, [r7, #12]
 8006bbc:	681b      	ldr	r3, [r3, #0]
 8006bbe:	689a      	ldr	r2, [r3, #8]
 8006bc0:	68fb      	ldr	r3, [r7, #12]
 8006bc2:	681b      	ldr	r3, [r3, #0]
 8006bc4:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8006bc8:	609a      	str	r2, [r3, #8]

    /* Configure the RTC_CR register (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 8006bca:	68fb      	ldr	r3, [r7, #12]
 8006bcc:	681b      	ldr	r3, [r3, #0]
 8006bce:	6899      	ldr	r1, [r3, #8]
 8006bd0:	68bb      	ldr	r3, [r7, #8]
 8006bd2:	68da      	ldr	r2, [r3, #12]
 8006bd4:	68bb      	ldr	r3, [r7, #8]
 8006bd6:	691b      	ldr	r3, [r3, #16]
 8006bd8:	431a      	orrs	r2, r3
 8006bda:	68fb      	ldr	r3, [r7, #12]
 8006bdc:	681b      	ldr	r3, [r3, #0]
 8006bde:	430a      	orrs	r2, r1
 8006be0:	609a      	str	r2, [r3, #8]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 8006be2:	68f8      	ldr	r0, [r7, #12]
 8006be4:	f000 fb2d 	bl	8007242 <RTC_ExitInitMode>
 8006be8:	4603      	mov	r3, r0
 8006bea:	74fb      	strb	r3, [r7, #19]
  }

  if (status == HAL_OK)
 8006bec:	7cfb      	ldrb	r3, [r7, #19]
 8006bee:	2b00      	cmp	r3, #0
 8006bf0:	d102      	bne.n	8006bf8 <HAL_RTC_SetTime+0x11c>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 8006bf2:	68fb      	ldr	r3, [r7, #12]
 8006bf4:	2201      	movs	r2, #1
 8006bf6:	775a      	strb	r2, [r3, #29]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8006bf8:	68fb      	ldr	r3, [r7, #12]
 8006bfa:	681b      	ldr	r3, [r3, #0]
 8006bfc:	22ff      	movs	r2, #255	; 0xff
 8006bfe:	625a      	str	r2, [r3, #36]	; 0x24

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8006c00:	68fb      	ldr	r3, [r7, #12]
 8006c02:	2200      	movs	r2, #0
 8006c04:	771a      	strb	r2, [r3, #28]

  return status;
 8006c06:	7cfb      	ldrb	r3, [r7, #19]
}
 8006c08:	4618      	mov	r0, r3
 8006c0a:	371c      	adds	r7, #28
 8006c0c:	46bd      	mov	sp, r7
 8006c0e:	bd90      	pop	{r4, r7, pc}

08006c10 <HAL_RTC_GetTime>:
  *        until current date is read to ensure consistency between the time and
  *        date values.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8006c10:	b580      	push	{r7, lr}
 8006c12:	b086      	sub	sp, #24
 8006c14:	af00      	add	r7, sp, #0
 8006c16:	60f8      	str	r0, [r7, #12]
 8006c18:	60b9      	str	r1, [r7, #8]
 8006c1a:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 8006c1c:	2300      	movs	r3, #0
 8006c1e:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get subseconds value from the corresponding register */
  sTime->SubSeconds = (uint32_t)(hrtc->Instance->SSR);
 8006c20:	68fb      	ldr	r3, [r7, #12]
 8006c22:	681b      	ldr	r3, [r3, #0]
 8006c24:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8006c26:	68bb      	ldr	r3, [r7, #8]
 8006c28:	605a      	str	r2, [r3, #4]

  /* Get SecondFraction structure field from the corresponding register field*/
  sTime->SecondFraction = (uint32_t)(hrtc->Instance->PRER & RTC_PRER_PREDIV_S);
 8006c2a:	68fb      	ldr	r3, [r7, #12]
 8006c2c:	681b      	ldr	r3, [r3, #0]
 8006c2e:	691b      	ldr	r3, [r3, #16]
 8006c30:	f3c3 020e 	ubfx	r2, r3, #0, #15
 8006c34:	68bb      	ldr	r3, [r7, #8]
 8006c36:	609a      	str	r2, [r3, #8]

  /* Get the TR register */
  tmpreg = (uint32_t)(hrtc->Instance->TR & RTC_TR_RESERVED_MASK);
 8006c38:	68fb      	ldr	r3, [r7, #12]
 8006c3a:	681b      	ldr	r3, [r3, #0]
 8006c3c:	681b      	ldr	r3, [r3, #0]
 8006c3e:	f003 337f 	and.w	r3, r3, #2139062143	; 0x7f7f7f7f
 8006c42:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 8006c46:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sTime->Hours      = (uint8_t)((tmpreg & (RTC_TR_HT  | RTC_TR_HU))  >> RTC_TR_HU_Pos);
 8006c48:	697b      	ldr	r3, [r7, #20]
 8006c4a:	0c1b      	lsrs	r3, r3, #16
 8006c4c:	b2db      	uxtb	r3, r3
 8006c4e:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8006c52:	b2da      	uxtb	r2, r3
 8006c54:	68bb      	ldr	r3, [r7, #8]
 8006c56:	701a      	strb	r2, [r3, #0]
  sTime->Minutes    = (uint8_t)((tmpreg & (RTC_TR_MNT | RTC_TR_MNU)) >> RTC_TR_MNU_Pos);
 8006c58:	697b      	ldr	r3, [r7, #20]
 8006c5a:	0a1b      	lsrs	r3, r3, #8
 8006c5c:	b2db      	uxtb	r3, r3
 8006c5e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8006c62:	b2da      	uxtb	r2, r3
 8006c64:	68bb      	ldr	r3, [r7, #8]
 8006c66:	705a      	strb	r2, [r3, #1]
  sTime->Seconds    = (uint8_t)( tmpreg & (RTC_TR_ST  | RTC_TR_SU));
 8006c68:	697b      	ldr	r3, [r7, #20]
 8006c6a:	b2db      	uxtb	r3, r3
 8006c6c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8006c70:	b2da      	uxtb	r2, r3
 8006c72:	68bb      	ldr	r3, [r7, #8]
 8006c74:	709a      	strb	r2, [r3, #2]
  sTime->TimeFormat = (uint8_t)((tmpreg & (RTC_TR_PM))               >> RTC_TR_PM_Pos);
 8006c76:	697b      	ldr	r3, [r7, #20]
 8006c78:	0d9b      	lsrs	r3, r3, #22
 8006c7a:	b2db      	uxtb	r3, r3
 8006c7c:	f003 0301 	and.w	r3, r3, #1
 8006c80:	b2da      	uxtb	r2, r3
 8006c82:	68bb      	ldr	r3, [r7, #8]
 8006c84:	70da      	strb	r2, [r3, #3]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
 8006c86:	687b      	ldr	r3, [r7, #4]
 8006c88:	2b00      	cmp	r3, #0
 8006c8a:	d11a      	bne.n	8006cc2 <HAL_RTC_GetTime+0xb2>
  {
    /* Convert the time structure parameters to Binary format */
    sTime->Hours = (uint8_t)RTC_Bcd2ToByte(sTime->Hours);
 8006c8c:	68bb      	ldr	r3, [r7, #8]
 8006c8e:	781b      	ldrb	r3, [r3, #0]
 8006c90:	4618      	mov	r0, r3
 8006c92:	f000 fb18 	bl	80072c6 <RTC_Bcd2ToByte>
 8006c96:	4603      	mov	r3, r0
 8006c98:	461a      	mov	r2, r3
 8006c9a:	68bb      	ldr	r3, [r7, #8]
 8006c9c:	701a      	strb	r2, [r3, #0]
    sTime->Minutes = (uint8_t)RTC_Bcd2ToByte(sTime->Minutes);
 8006c9e:	68bb      	ldr	r3, [r7, #8]
 8006ca0:	785b      	ldrb	r3, [r3, #1]
 8006ca2:	4618      	mov	r0, r3
 8006ca4:	f000 fb0f 	bl	80072c6 <RTC_Bcd2ToByte>
 8006ca8:	4603      	mov	r3, r0
 8006caa:	461a      	mov	r2, r3
 8006cac:	68bb      	ldr	r3, [r7, #8]
 8006cae:	705a      	strb	r2, [r3, #1]
    sTime->Seconds = (uint8_t)RTC_Bcd2ToByte(sTime->Seconds);
 8006cb0:	68bb      	ldr	r3, [r7, #8]
 8006cb2:	789b      	ldrb	r3, [r3, #2]
 8006cb4:	4618      	mov	r0, r3
 8006cb6:	f000 fb06 	bl	80072c6 <RTC_Bcd2ToByte>
 8006cba:	4603      	mov	r3, r0
 8006cbc:	461a      	mov	r2, r3
 8006cbe:	68bb      	ldr	r3, [r7, #8]
 8006cc0:	709a      	strb	r2, [r3, #2]
  }

  return HAL_OK;
 8006cc2:	2300      	movs	r3, #0
}
 8006cc4:	4618      	mov	r0, r3
 8006cc6:	3718      	adds	r7, #24
 8006cc8:	46bd      	mov	sp, r7
 8006cca:	bd80      	pop	{r7, pc}

08006ccc <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8006ccc:	b590      	push	{r4, r7, lr}
 8006cce:	b087      	sub	sp, #28
 8006cd0:	af00      	add	r7, sp, #0
 8006cd2:	60f8      	str	r0, [r7, #12]
 8006cd4:	60b9      	str	r1, [r7, #8]
 8006cd6:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 8006cd8:	2300      	movs	r3, #0
 8006cda:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8006cdc:	68fb      	ldr	r3, [r7, #12]
 8006cde:	7f1b      	ldrb	r3, [r3, #28]
 8006ce0:	2b01      	cmp	r3, #1
 8006ce2:	d101      	bne.n	8006ce8 <HAL_RTC_SetDate+0x1c>
 8006ce4:	2302      	movs	r3, #2
 8006ce6:	e071      	b.n	8006dcc <HAL_RTC_SetDate+0x100>
 8006ce8:	68fb      	ldr	r3, [r7, #12]
 8006cea:	2201      	movs	r2, #1
 8006cec:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8006cee:	68fb      	ldr	r3, [r7, #12]
 8006cf0:	2202      	movs	r2, #2
 8006cf2:	775a      	strb	r2, [r3, #29]

  if ((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 8006cf4:	687b      	ldr	r3, [r7, #4]
 8006cf6:	2b00      	cmp	r3, #0
 8006cf8:	d10e      	bne.n	8006d18 <HAL_RTC_SetDate+0x4c>
 8006cfa:	68bb      	ldr	r3, [r7, #8]
 8006cfc:	785b      	ldrb	r3, [r3, #1]
 8006cfe:	f003 0310 	and.w	r3, r3, #16
 8006d02:	2b00      	cmp	r3, #0
 8006d04:	d008      	beq.n	8006d18 <HAL_RTC_SetDate+0x4c>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 8006d06:	68bb      	ldr	r3, [r7, #8]
 8006d08:	785b      	ldrb	r3, [r3, #1]
 8006d0a:	f023 0310 	bic.w	r3, r3, #16
 8006d0e:	b2db      	uxtb	r3, r3
 8006d10:	330a      	adds	r3, #10
 8006d12:	b2da      	uxtb	r2, r3
 8006d14:	68bb      	ldr	r3, [r7, #8]
 8006d16:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if (Format == RTC_FORMAT_BIN)
 8006d18:	687b      	ldr	r3, [r7, #4]
 8006d1a:	2b00      	cmp	r3, #0
 8006d1c:	d11c      	bne.n	8006d58 <HAL_RTC_SetDate+0x8c>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8006d1e:	68bb      	ldr	r3, [r7, #8]
 8006d20:	78db      	ldrb	r3, [r3, #3]
 8006d22:	4618      	mov	r0, r3
 8006d24:	f000 fab2 	bl	800728c <RTC_ByteToBcd2>
 8006d28:	4603      	mov	r3, r0
 8006d2a:	041c      	lsls	r4, r3, #16
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 8006d2c:	68bb      	ldr	r3, [r7, #8]
 8006d2e:	785b      	ldrb	r3, [r3, #1]
 8006d30:	4618      	mov	r0, r3
 8006d32:	f000 faab 	bl	800728c <RTC_ByteToBcd2>
 8006d36:	4603      	mov	r3, r0
 8006d38:	021b      	lsls	r3, r3, #8
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8006d3a:	431c      	orrs	r4, r3
                  ((uint32_t)RTC_ByteToBcd2(sDate->Date))                   | \
 8006d3c:	68bb      	ldr	r3, [r7, #8]
 8006d3e:	789b      	ldrb	r3, [r3, #2]
 8006d40:	4618      	mov	r0, r3
 8006d42:	f000 faa3 	bl	800728c <RTC_ByteToBcd2>
 8006d46:	4603      	mov	r3, r0
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 8006d48:	ea44 0203 	orr.w	r2, r4, r3
                  ((uint32_t)sDate->WeekDay               << RTC_DR_WDU_Pos));
 8006d4c:	68bb      	ldr	r3, [r7, #8]
 8006d4e:	781b      	ldrb	r3, [r3, #0]
 8006d50:	035b      	lsls	r3, r3, #13
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8006d52:	4313      	orrs	r3, r2
 8006d54:	617b      	str	r3, [r7, #20]
 8006d56:	e00e      	b.n	8006d76 <HAL_RTC_SetDate+0xaa>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 8006d58:	68bb      	ldr	r3, [r7, #8]
 8006d5a:	78db      	ldrb	r3, [r3, #3]
 8006d5c:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 8006d5e:	68bb      	ldr	r3, [r7, #8]
 8006d60:	785b      	ldrb	r3, [r3, #1]
 8006d62:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 8006d64:	4313      	orrs	r3, r2
                  ((uint32_t) sDate->Date)                      | \
 8006d66:	68ba      	ldr	r2, [r7, #8]
 8006d68:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 8006d6a:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << RTC_DR_WDU_Pos));
 8006d6c:	68bb      	ldr	r3, [r7, #8]
 8006d6e:	781b      	ldrb	r3, [r3, #0]
 8006d70:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 8006d72:	4313      	orrs	r3, r2
 8006d74:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8006d76:	68fb      	ldr	r3, [r7, #12]
 8006d78:	681b      	ldr	r3, [r3, #0]
 8006d7a:	22ca      	movs	r2, #202	; 0xca
 8006d7c:	625a      	str	r2, [r3, #36]	; 0x24
 8006d7e:	68fb      	ldr	r3, [r7, #12]
 8006d80:	681b      	ldr	r3, [r3, #0]
 8006d82:	2253      	movs	r2, #83	; 0x53
 8006d84:	625a      	str	r2, [r3, #36]	; 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 8006d86:	68f8      	ldr	r0, [r7, #12]
 8006d88:	f000 fa24 	bl	80071d4 <RTC_EnterInitMode>
 8006d8c:	4603      	mov	r3, r0
 8006d8e:	74fb      	strb	r3, [r7, #19]

  if (status == HAL_OK)
 8006d90:	7cfb      	ldrb	r3, [r7, #19]
 8006d92:	2b00      	cmp	r3, #0
 8006d94:	d10c      	bne.n	8006db0 <HAL_RTC_SetDate+0xe4>
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 8006d96:	68fb      	ldr	r3, [r7, #12]
 8006d98:	681a      	ldr	r2, [r3, #0]
 8006d9a:	697b      	ldr	r3, [r7, #20]
 8006d9c:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8006da0:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8006da4:	6053      	str	r3, [r2, #4]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 8006da6:	68f8      	ldr	r0, [r7, #12]
 8006da8:	f000 fa4b 	bl	8007242 <RTC_ExitInitMode>
 8006dac:	4603      	mov	r3, r0
 8006dae:	74fb      	strb	r3, [r7, #19]
  }

  if (status == HAL_OK)
 8006db0:	7cfb      	ldrb	r3, [r7, #19]
 8006db2:	2b00      	cmp	r3, #0
 8006db4:	d102      	bne.n	8006dbc <HAL_RTC_SetDate+0xf0>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 8006db6:	68fb      	ldr	r3, [r7, #12]
 8006db8:	2201      	movs	r2, #1
 8006dba:	775a      	strb	r2, [r3, #29]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8006dbc:	68fb      	ldr	r3, [r7, #12]
 8006dbe:	681b      	ldr	r3, [r3, #0]
 8006dc0:	22ff      	movs	r2, #255	; 0xff
 8006dc2:	625a      	str	r2, [r3, #36]	; 0x24

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8006dc4:	68fb      	ldr	r3, [r7, #12]
 8006dc6:	2200      	movs	r2, #0
 8006dc8:	771a      	strb	r2, [r3, #28]

  return status;
 8006dca:	7cfb      	ldrb	r3, [r7, #19]
}
 8006dcc:	4618      	mov	r0, r3
 8006dce:	371c      	adds	r7, #28
 8006dd0:	46bd      	mov	sp, r7
 8006dd2:	bd90      	pop	{r4, r7, pc}

08006dd4 <HAL_RTC_GetDate>:
  *        until current date is read to ensure consistency between the time and
  *        date values.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8006dd4:	b580      	push	{r7, lr}
 8006dd6:	b086      	sub	sp, #24
 8006dd8:	af00      	add	r7, sp, #0
 8006dda:	60f8      	str	r0, [r7, #12]
 8006ddc:	60b9      	str	r1, [r7, #8]
 8006dde:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 8006de0:	2300      	movs	r3, #0
 8006de2:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get the DR register */
  datetmpreg = (uint32_t)(hrtc->Instance->DR & RTC_DR_RESERVED_MASK);
 8006de4:	68fb      	ldr	r3, [r7, #12]
 8006de6:	681b      	ldr	r3, [r3, #0]
 8006de8:	685b      	ldr	r3, [r3, #4]
 8006dea:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8006dee:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8006df2:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sDate->Year    = (uint8_t)((datetmpreg & (RTC_DR_YT | RTC_DR_YU)) >> RTC_DR_YU_Pos);
 8006df4:	697b      	ldr	r3, [r7, #20]
 8006df6:	0c1b      	lsrs	r3, r3, #16
 8006df8:	b2da      	uxtb	r2, r3
 8006dfa:	68bb      	ldr	r3, [r7, #8]
 8006dfc:	70da      	strb	r2, [r3, #3]
  sDate->Month   = (uint8_t)((datetmpreg & (RTC_DR_MT | RTC_DR_MU)) >> RTC_DR_MU_Pos);
 8006dfe:	697b      	ldr	r3, [r7, #20]
 8006e00:	0a1b      	lsrs	r3, r3, #8
 8006e02:	b2db      	uxtb	r3, r3
 8006e04:	f003 031f 	and.w	r3, r3, #31
 8006e08:	b2da      	uxtb	r2, r3
 8006e0a:	68bb      	ldr	r3, [r7, #8]
 8006e0c:	705a      	strb	r2, [r3, #1]
  sDate->Date    = (uint8_t) (datetmpreg & (RTC_DR_DT | RTC_DR_DU));
 8006e0e:	697b      	ldr	r3, [r7, #20]
 8006e10:	b2db      	uxtb	r3, r3
 8006e12:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8006e16:	b2da      	uxtb	r2, r3
 8006e18:	68bb      	ldr	r3, [r7, #8]
 8006e1a:	709a      	strb	r2, [r3, #2]
  sDate->WeekDay = (uint8_t)((datetmpreg & (RTC_DR_WDU))            >> RTC_DR_WDU_Pos);
 8006e1c:	697b      	ldr	r3, [r7, #20]
 8006e1e:	0b5b      	lsrs	r3, r3, #13
 8006e20:	b2db      	uxtb	r3, r3
 8006e22:	f003 0307 	and.w	r3, r3, #7
 8006e26:	b2da      	uxtb	r2, r3
 8006e28:	68bb      	ldr	r3, [r7, #8]
 8006e2a:	701a      	strb	r2, [r3, #0]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
 8006e2c:	687b      	ldr	r3, [r7, #4]
 8006e2e:	2b00      	cmp	r3, #0
 8006e30:	d11a      	bne.n	8006e68 <HAL_RTC_GetDate+0x94>
  {
    /* Convert the date structure parameters to Binary format */
    sDate->Year  = (uint8_t)RTC_Bcd2ToByte(sDate->Year);
 8006e32:	68bb      	ldr	r3, [r7, #8]
 8006e34:	78db      	ldrb	r3, [r3, #3]
 8006e36:	4618      	mov	r0, r3
 8006e38:	f000 fa45 	bl	80072c6 <RTC_Bcd2ToByte>
 8006e3c:	4603      	mov	r3, r0
 8006e3e:	461a      	mov	r2, r3
 8006e40:	68bb      	ldr	r3, [r7, #8]
 8006e42:	70da      	strb	r2, [r3, #3]
    sDate->Month = (uint8_t)RTC_Bcd2ToByte(sDate->Month);
 8006e44:	68bb      	ldr	r3, [r7, #8]
 8006e46:	785b      	ldrb	r3, [r3, #1]
 8006e48:	4618      	mov	r0, r3
 8006e4a:	f000 fa3c 	bl	80072c6 <RTC_Bcd2ToByte>
 8006e4e:	4603      	mov	r3, r0
 8006e50:	461a      	mov	r2, r3
 8006e52:	68bb      	ldr	r3, [r7, #8]
 8006e54:	705a      	strb	r2, [r3, #1]
    sDate->Date  = (uint8_t)RTC_Bcd2ToByte(sDate->Date);
 8006e56:	68bb      	ldr	r3, [r7, #8]
 8006e58:	789b      	ldrb	r3, [r3, #2]
 8006e5a:	4618      	mov	r0, r3
 8006e5c:	f000 fa33 	bl	80072c6 <RTC_Bcd2ToByte>
 8006e60:	4603      	mov	r3, r0
 8006e62:	461a      	mov	r2, r3
 8006e64:	68bb      	ldr	r3, [r7, #8]
 8006e66:	709a      	strb	r2, [r3, #2]
  }
  return HAL_OK;
 8006e68:	2300      	movs	r3, #0
}
 8006e6a:	4618      	mov	r0, r3
 8006e6c:	3718      	adds	r7, #24
 8006e6e:	46bd      	mov	sp, r7
 8006e70:	bd80      	pop	{r7, pc}
	...

08006e74 <HAL_RTC_SetAlarm_IT>:
  *         is disabled (Use the HAL_RTC_DeactivateAlarm()).
  * @note   The HAL_RTC_SetTime() must be called before enabling the Alarm feature.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetAlarm_IT(RTC_HandleTypeDef *hrtc, RTC_AlarmTypeDef *sAlarm, uint32_t Format)
{
 8006e74:	b590      	push	{r4, r7, lr}
 8006e76:	b089      	sub	sp, #36	; 0x24
 8006e78:	af00      	add	r7, sp, #0
 8006e7a:	60f8      	str	r0, [r7, #12]
 8006e7c:	60b9      	str	r1, [r7, #8]
 8006e7e:	607a      	str	r2, [r7, #4]
  __IO uint32_t count  = RTC_TIMEOUT_VALUE * (SystemCoreClock / 32U / 1000U);
 8006e80:	4b9a      	ldr	r3, [pc, #616]	; (80070ec <HAL_RTC_SetAlarm_IT+0x278>)
 8006e82:	681b      	ldr	r3, [r3, #0]
 8006e84:	4a9a      	ldr	r2, [pc, #616]	; (80070f0 <HAL_RTC_SetAlarm_IT+0x27c>)
 8006e86:	fba2 2303 	umull	r2, r3, r2, r3
 8006e8a:	0adb      	lsrs	r3, r3, #11
 8006e8c:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8006e90:	fb02 f303 	mul.w	r3, r2, r3
 8006e94:	617b      	str	r3, [r7, #20]
       uint32_t tmpreg = 0U;
 8006e96:	2300      	movs	r3, #0
 8006e98:	61fb      	str	r3, [r7, #28]
       uint32_t subsecondtmpreg = 0U;
 8006e9a:	2300      	movs	r3, #0
 8006e9c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_RTC_ALARM_DATE_WEEKDAY_SEL(sAlarm->AlarmDateWeekDaySel));
  assert_param(IS_RTC_ALARM_SUB_SECOND_VALUE(sAlarm->AlarmTime.SubSeconds));
  assert_param(IS_RTC_ALARM_SUB_SECOND_MASK(sAlarm->AlarmSubSecondMask));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8006e9e:	68fb      	ldr	r3, [r7, #12]
 8006ea0:	7f1b      	ldrb	r3, [r3, #28]
 8006ea2:	2b01      	cmp	r3, #1
 8006ea4:	d101      	bne.n	8006eaa <HAL_RTC_SetAlarm_IT+0x36>
 8006ea6:	2302      	movs	r3, #2
 8006ea8:	e11c      	b.n	80070e4 <HAL_RTC_SetAlarm_IT+0x270>
 8006eaa:	68fb      	ldr	r3, [r7, #12]
 8006eac:	2201      	movs	r2, #1
 8006eae:	771a      	strb	r2, [r3, #28]

  /* Change RTC state to BUSY */
  hrtc->State = HAL_RTC_STATE_BUSY;
 8006eb0:	68fb      	ldr	r3, [r7, #12]
 8006eb2:	2202      	movs	r2, #2
 8006eb4:	775a      	strb	r2, [r3, #29]

  /* Check the data format (binary or BCD) and store the Alarm time and date
     configuration accordingly */
  if (Format == RTC_FORMAT_BIN)
 8006eb6:	687b      	ldr	r3, [r7, #4]
 8006eb8:	2b00      	cmp	r3, #0
 8006eba:	d137      	bne.n	8006f2c <HAL_RTC_SetAlarm_IT+0xb8>
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8006ebc:	68fb      	ldr	r3, [r7, #12]
 8006ebe:	681b      	ldr	r3, [r3, #0]
 8006ec0:	689b      	ldr	r3, [r3, #8]
 8006ec2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006ec6:	2b00      	cmp	r3, #0
 8006ec8:	d102      	bne.n	8006ed0 <HAL_RTC_SetAlarm_IT+0x5c>
      assert_param(IS_RTC_HOUR12(sAlarm->AlarmTime.Hours));
      assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
    }
    else
    {
      sAlarm->AlarmTime.TimeFormat = 0x00U;
 8006eca:	68bb      	ldr	r3, [r7, #8]
 8006ecc:	2200      	movs	r2, #0
 8006ece:	70da      	strb	r2, [r3, #3]
    else
    {
      assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(sAlarm->AlarmDateWeekDay));
    }

    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours)   << RTC_ALRMAR_HU_Pos)  | \
 8006ed0:	68bb      	ldr	r3, [r7, #8]
 8006ed2:	781b      	ldrb	r3, [r3, #0]
 8006ed4:	4618      	mov	r0, r3
 8006ed6:	f000 f9d9 	bl	800728c <RTC_ByteToBcd2>
 8006eda:	4603      	mov	r3, r0
 8006edc:	041c      	lsls	r4, r3, #16
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 8006ede:	68bb      	ldr	r3, [r7, #8]
 8006ee0:	785b      	ldrb	r3, [r3, #1]
 8006ee2:	4618      	mov	r0, r3
 8006ee4:	f000 f9d2 	bl	800728c <RTC_ByteToBcd2>
 8006ee8:	4603      	mov	r3, r0
 8006eea:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours)   << RTC_ALRMAR_HU_Pos)  | \
 8006eec:	431c      	orrs	r4, r3
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds))                       | \
 8006eee:	68bb      	ldr	r3, [r7, #8]
 8006ef0:	789b      	ldrb	r3, [r3, #2]
 8006ef2:	4618      	mov	r0, r3
 8006ef4:	f000 f9ca 	bl	800728c <RTC_ByteToBcd2>
 8006ef8:	4603      	mov	r3, r0
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 8006efa:	ea44 0203 	orr.w	r2, r4, r3
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat)            << RTC_TR_PM_Pos)      | \
 8006efe:	68bb      	ldr	r3, [r7, #8]
 8006f00:	78db      	ldrb	r3, [r3, #3]
 8006f02:	059b      	lsls	r3, r3, #22
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds))                       | \
 8006f04:	ea42 0403 	orr.w	r4, r2, r3
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay)  << RTC_ALRMAR_DU_Pos)  | \
 8006f08:	68bb      	ldr	r3, [r7, #8]
 8006f0a:	f893 3020 	ldrb.w	r3, [r3, #32]
 8006f0e:	4618      	mov	r0, r3
 8006f10:	f000 f9bc 	bl	800728c <RTC_ByteToBcd2>
 8006f14:	4603      	mov	r3, r0
 8006f16:	061b      	lsls	r3, r3, #24
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat)            << RTC_TR_PM_Pos)      | \
 8006f18:	ea44 0203 	orr.w	r2, r4, r3
              ((uint32_t)sAlarm->AlarmDateWeekDaySel)                                     | \
 8006f1c:	68bb      	ldr	r3, [r7, #8]
 8006f1e:	69db      	ldr	r3, [r3, #28]
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay)  << RTC_ALRMAR_DU_Pos)  | \
 8006f20:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmMask));
 8006f22:	68bb      	ldr	r3, [r7, #8]
 8006f24:	695b      	ldr	r3, [r3, #20]
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours)   << RTC_ALRMAR_HU_Pos)  | \
 8006f26:	4313      	orrs	r3, r2
 8006f28:	61fb      	str	r3, [r7, #28]
 8006f2a:	e023      	b.n	8006f74 <HAL_RTC_SetAlarm_IT+0x100>
  }
  else
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8006f2c:	68fb      	ldr	r3, [r7, #12]
 8006f2e:	681b      	ldr	r3, [r3, #0]
 8006f30:	689b      	ldr	r3, [r3, #8]
 8006f32:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006f36:	2b00      	cmp	r3, #0
 8006f38:	d102      	bne.n	8006f40 <HAL_RTC_SetAlarm_IT+0xcc>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sAlarm->AlarmTime.Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
    }
    else
    {
      sAlarm->AlarmTime.TimeFormat = 0x00U;
 8006f3a:	68bb      	ldr	r3, [r7, #8]
 8006f3c:	2200      	movs	r2, #0
 8006f3e:	70da      	strb	r2, [r3, #3]
    else
    {
      assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(RTC_Bcd2ToByte(sAlarm->AlarmDateWeekDay)));
    }

    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours)      << RTC_ALRMAR_HU_Pos)  | \
 8006f40:	68bb      	ldr	r3, [r7, #8]
 8006f42:	781b      	ldrb	r3, [r3, #0]
 8006f44:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sAlarm->AlarmTime.Minutes)    << RTC_ALRMAR_MNU_Pos) | \
 8006f46:	68bb      	ldr	r3, [r7, #8]
 8006f48:	785b      	ldrb	r3, [r3, #1]
 8006f4a:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours)      << RTC_ALRMAR_HU_Pos)  | \
 8006f4c:	4313      	orrs	r3, r2
              ((uint32_t) sAlarm->AlarmTime.Seconds)                           | \
 8006f4e:	68ba      	ldr	r2, [r7, #8]
 8006f50:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sAlarm->AlarmTime.Minutes)    << RTC_ALRMAR_MNU_Pos) | \
 8006f52:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_TR_PM_Pos)      | \
 8006f54:	68bb      	ldr	r3, [r7, #8]
 8006f56:	78db      	ldrb	r3, [r3, #3]
 8006f58:	059b      	lsls	r3, r3, #22
              ((uint32_t) sAlarm->AlarmTime.Seconds)                           | \
 8006f5a:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmDateWeekDay)     << RTC_ALRMAR_DU_Pos)  | \
 8006f5c:	68bb      	ldr	r3, [r7, #8]
 8006f5e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8006f62:	061b      	lsls	r3, r3, #24
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_TR_PM_Pos)      | \
 8006f64:	431a      	orrs	r2, r3
              ((uint32_t) sAlarm->AlarmDateWeekDaySel)                         | \
 8006f66:	68bb      	ldr	r3, [r7, #8]
 8006f68:	69db      	ldr	r3, [r3, #28]
              ((uint32_t)(sAlarm->AlarmDateWeekDay)     << RTC_ALRMAR_DU_Pos)  | \
 8006f6a:	431a      	orrs	r2, r3
              ((uint32_t) sAlarm->AlarmMask));
 8006f6c:	68bb      	ldr	r3, [r7, #8]
 8006f6e:	695b      	ldr	r3, [r3, #20]
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours)      << RTC_ALRMAR_HU_Pos)  | \
 8006f70:	4313      	orrs	r3, r2
 8006f72:	61fb      	str	r3, [r7, #28]
  }

  /* Store the Alarm subseconds configuration */
  subsecondtmpreg = (uint32_t)((uint32_t)(sAlarm->AlarmTime.SubSeconds) | \
 8006f74:	68bb      	ldr	r3, [r7, #8]
 8006f76:	685a      	ldr	r2, [r3, #4]
                               (uint32_t)(sAlarm->AlarmSubSecondMask));
 8006f78:	68bb      	ldr	r3, [r7, #8]
 8006f7a:	699b      	ldr	r3, [r3, #24]
  subsecondtmpreg = (uint32_t)((uint32_t)(sAlarm->AlarmTime.SubSeconds) | \
 8006f7c:	4313      	orrs	r3, r2
 8006f7e:	61bb      	str	r3, [r7, #24]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8006f80:	68fb      	ldr	r3, [r7, #12]
 8006f82:	681b      	ldr	r3, [r3, #0]
 8006f84:	22ca      	movs	r2, #202	; 0xca
 8006f86:	625a      	str	r2, [r3, #36]	; 0x24
 8006f88:	68fb      	ldr	r3, [r7, #12]
 8006f8a:	681b      	ldr	r3, [r3, #0]
 8006f8c:	2253      	movs	r2, #83	; 0x53
 8006f8e:	625a      	str	r2, [r3, #36]	; 0x24

  /* Configure the Alarm register */
  if (sAlarm->Alarm == RTC_ALARM_A)
 8006f90:	68bb      	ldr	r3, [r7, #8]
 8006f92:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006f94:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006f98:	d141      	bne.n	800701e <HAL_RTC_SetAlarm_IT+0x1aa>
  {
    /* Disable the Alarm A */
    __HAL_RTC_ALARMA_DISABLE(hrtc);
 8006f9a:	68fb      	ldr	r3, [r7, #12]
 8006f9c:	681b      	ldr	r3, [r3, #0]
 8006f9e:	689a      	ldr	r2, [r3, #8]
 8006fa0:	68fb      	ldr	r3, [r7, #12]
 8006fa2:	681b      	ldr	r3, [r3, #0]
 8006fa4:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8006fa8:	609a      	str	r2, [r3, #8]

    /* Clear the Alarm flag */
    __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRAF);
 8006faa:	68fb      	ldr	r3, [r7, #12]
 8006fac:	681b      	ldr	r3, [r3, #0]
 8006fae:	68db      	ldr	r3, [r3, #12]
 8006fb0:	b2da      	uxtb	r2, r3
 8006fb2:	68fb      	ldr	r3, [r7, #12]
 8006fb4:	681b      	ldr	r3, [r3, #0]
 8006fb6:	f462 72c0 	orn	r2, r2, #384	; 0x180
 8006fba:	60da      	str	r2, [r3, #12]

    /* Wait till RTC ALRAWF flag is set and if timeout is reached exit */
    do
    {
      if (count-- == 0U)
 8006fbc:	697b      	ldr	r3, [r7, #20]
 8006fbe:	1e5a      	subs	r2, r3, #1
 8006fc0:	617a      	str	r2, [r7, #20]
 8006fc2:	2b00      	cmp	r3, #0
 8006fc4:	d10b      	bne.n	8006fde <HAL_RTC_SetAlarm_IT+0x16a>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8006fc6:	68fb      	ldr	r3, [r7, #12]
 8006fc8:	681b      	ldr	r3, [r3, #0]
 8006fca:	22ff      	movs	r2, #255	; 0xff
 8006fcc:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8006fce:	68fb      	ldr	r3, [r7, #12]
 8006fd0:	2203      	movs	r2, #3
 8006fd2:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 8006fd4:	68fb      	ldr	r3, [r7, #12]
 8006fd6:	2200      	movs	r2, #0
 8006fd8:	771a      	strb	r2, [r3, #28]

        return HAL_TIMEOUT;
 8006fda:	2303      	movs	r3, #3
 8006fdc:	e082      	b.n	80070e4 <HAL_RTC_SetAlarm_IT+0x270>
      }
    } while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAWF) == 0U);
 8006fde:	68fb      	ldr	r3, [r7, #12]
 8006fe0:	681b      	ldr	r3, [r3, #0]
 8006fe2:	68db      	ldr	r3, [r3, #12]
 8006fe4:	f003 0301 	and.w	r3, r3, #1
 8006fe8:	2b00      	cmp	r3, #0
 8006fea:	d0e7      	beq.n	8006fbc <HAL_RTC_SetAlarm_IT+0x148>

    hrtc->Instance->ALRMAR = (uint32_t)tmpreg;
 8006fec:	68fb      	ldr	r3, [r7, #12]
 8006fee:	681b      	ldr	r3, [r3, #0]
 8006ff0:	69fa      	ldr	r2, [r7, #28]
 8006ff2:	61da      	str	r2, [r3, #28]
    /* Configure the Alarm A Subseconds register */
    hrtc->Instance->ALRMASSR = subsecondtmpreg;
 8006ff4:	68fb      	ldr	r3, [r7, #12]
 8006ff6:	681b      	ldr	r3, [r3, #0]
 8006ff8:	69ba      	ldr	r2, [r7, #24]
 8006ffa:	645a      	str	r2, [r3, #68]	; 0x44
    /* Configure the Alarm state: Enable Alarm */
    __HAL_RTC_ALARMA_ENABLE(hrtc);
 8006ffc:	68fb      	ldr	r3, [r7, #12]
 8006ffe:	681b      	ldr	r3, [r3, #0]
 8007000:	689a      	ldr	r2, [r3, #8]
 8007002:	68fb      	ldr	r3, [r7, #12]
 8007004:	681b      	ldr	r3, [r3, #0]
 8007006:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800700a:	609a      	str	r2, [r3, #8]
    /* Configure the Alarm interrupt */
    __HAL_RTC_ALARM_ENABLE_IT(hrtc, RTC_IT_ALRA);
 800700c:	68fb      	ldr	r3, [r7, #12]
 800700e:	681b      	ldr	r3, [r3, #0]
 8007010:	689a      	ldr	r2, [r3, #8]
 8007012:	68fb      	ldr	r3, [r7, #12]
 8007014:	681b      	ldr	r3, [r3, #0]
 8007016:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800701a:	609a      	str	r2, [r3, #8]
 800701c:	e04b      	b.n	80070b6 <HAL_RTC_SetAlarm_IT+0x242>
  }
  else
  {
    /* Disable the Alarm B */
    __HAL_RTC_ALARMB_DISABLE(hrtc);
 800701e:	68fb      	ldr	r3, [r7, #12]
 8007020:	681b      	ldr	r3, [r3, #0]
 8007022:	689a      	ldr	r2, [r3, #8]
 8007024:	68fb      	ldr	r3, [r7, #12]
 8007026:	681b      	ldr	r3, [r3, #0]
 8007028:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 800702c:	609a      	str	r2, [r3, #8]

    /* Clear the Alarm flag */
    __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRBF);
 800702e:	68fb      	ldr	r3, [r7, #12]
 8007030:	681b      	ldr	r3, [r3, #0]
 8007032:	68db      	ldr	r3, [r3, #12]
 8007034:	b2da      	uxtb	r2, r3
 8007036:	68fb      	ldr	r3, [r7, #12]
 8007038:	681b      	ldr	r3, [r3, #0]
 800703a:	f462 7220 	orn	r2, r2, #640	; 0x280
 800703e:	60da      	str	r2, [r3, #12]

    /* Reload the counter */
    count = RTC_TIMEOUT_VALUE * (SystemCoreClock / 32U / 1000U);
 8007040:	4b2a      	ldr	r3, [pc, #168]	; (80070ec <HAL_RTC_SetAlarm_IT+0x278>)
 8007042:	681b      	ldr	r3, [r3, #0]
 8007044:	4a2a      	ldr	r2, [pc, #168]	; (80070f0 <HAL_RTC_SetAlarm_IT+0x27c>)
 8007046:	fba2 2303 	umull	r2, r3, r2, r3
 800704a:	0adb      	lsrs	r3, r3, #11
 800704c:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8007050:	fb02 f303 	mul.w	r3, r2, r3
 8007054:	617b      	str	r3, [r7, #20]

    /* Wait till RTC ALRBWF flag is set and if timeout is reached exit */
    do
    {
      if (count-- == 0U)
 8007056:	697b      	ldr	r3, [r7, #20]
 8007058:	1e5a      	subs	r2, r3, #1
 800705a:	617a      	str	r2, [r7, #20]
 800705c:	2b00      	cmp	r3, #0
 800705e:	d10b      	bne.n	8007078 <HAL_RTC_SetAlarm_IT+0x204>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8007060:	68fb      	ldr	r3, [r7, #12]
 8007062:	681b      	ldr	r3, [r3, #0]
 8007064:	22ff      	movs	r2, #255	; 0xff
 8007066:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8007068:	68fb      	ldr	r3, [r7, #12]
 800706a:	2203      	movs	r2, #3
 800706c:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 800706e:	68fb      	ldr	r3, [r7, #12]
 8007070:	2200      	movs	r2, #0
 8007072:	771a      	strb	r2, [r3, #28]

        return HAL_TIMEOUT;
 8007074:	2303      	movs	r3, #3
 8007076:	e035      	b.n	80070e4 <HAL_RTC_SetAlarm_IT+0x270>
      }
    } while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBWF) == 0U);
 8007078:	68fb      	ldr	r3, [r7, #12]
 800707a:	681b      	ldr	r3, [r3, #0]
 800707c:	68db      	ldr	r3, [r3, #12]
 800707e:	f003 0302 	and.w	r3, r3, #2
 8007082:	2b00      	cmp	r3, #0
 8007084:	d0e7      	beq.n	8007056 <HAL_RTC_SetAlarm_IT+0x1e2>

    hrtc->Instance->ALRMBR = (uint32_t)tmpreg;
 8007086:	68fb      	ldr	r3, [r7, #12]
 8007088:	681b      	ldr	r3, [r3, #0]
 800708a:	69fa      	ldr	r2, [r7, #28]
 800708c:	621a      	str	r2, [r3, #32]
    /* Configure the Alarm B Subseconds register */
    hrtc->Instance->ALRMBSSR = subsecondtmpreg;
 800708e:	68fb      	ldr	r3, [r7, #12]
 8007090:	681b      	ldr	r3, [r3, #0]
 8007092:	69ba      	ldr	r2, [r7, #24]
 8007094:	649a      	str	r2, [r3, #72]	; 0x48
    /* Configure the Alarm state: Enable Alarm */
    __HAL_RTC_ALARMB_ENABLE(hrtc);
 8007096:	68fb      	ldr	r3, [r7, #12]
 8007098:	681b      	ldr	r3, [r3, #0]
 800709a:	689a      	ldr	r2, [r3, #8]
 800709c:	68fb      	ldr	r3, [r7, #12]
 800709e:	681b      	ldr	r3, [r3, #0]
 80070a0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80070a4:	609a      	str	r2, [r3, #8]
    /* Configure the Alarm interrupt */
    __HAL_RTC_ALARM_ENABLE_IT(hrtc, RTC_IT_ALRB);
 80070a6:	68fb      	ldr	r3, [r7, #12]
 80070a8:	681b      	ldr	r3, [r3, #0]
 80070aa:	689a      	ldr	r2, [r3, #8]
 80070ac:	68fb      	ldr	r3, [r7, #12]
 80070ae:	681b      	ldr	r3, [r3, #0]
 80070b0:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80070b4:	609a      	str	r2, [r3, #8]
  }

  /* RTC Alarm Interrupt Configuration: EXTI configuration */
  __HAL_RTC_ALARM_EXTI_ENABLE_IT();
 80070b6:	4b0f      	ldr	r3, [pc, #60]	; (80070f4 <HAL_RTC_SetAlarm_IT+0x280>)
 80070b8:	681b      	ldr	r3, [r3, #0]
 80070ba:	4a0e      	ldr	r2, [pc, #56]	; (80070f4 <HAL_RTC_SetAlarm_IT+0x280>)
 80070bc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80070c0:	6013      	str	r3, [r2, #0]
  __HAL_RTC_ALARM_EXTI_ENABLE_RISING_EDGE();
 80070c2:	4b0c      	ldr	r3, [pc, #48]	; (80070f4 <HAL_RTC_SetAlarm_IT+0x280>)
 80070c4:	689b      	ldr	r3, [r3, #8]
 80070c6:	4a0b      	ldr	r2, [pc, #44]	; (80070f4 <HAL_RTC_SetAlarm_IT+0x280>)
 80070c8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80070cc:	6093      	str	r3, [r2, #8]

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80070ce:	68fb      	ldr	r3, [r7, #12]
 80070d0:	681b      	ldr	r3, [r3, #0]
 80070d2:	22ff      	movs	r2, #255	; 0xff
 80070d4:	625a      	str	r2, [r3, #36]	; 0x24

  /* Change RTC state back to READY */
  hrtc->State = HAL_RTC_STATE_READY;
 80070d6:	68fb      	ldr	r3, [r7, #12]
 80070d8:	2201      	movs	r2, #1
 80070da:	775a      	strb	r2, [r3, #29]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 80070dc:	68fb      	ldr	r3, [r7, #12]
 80070de:	2200      	movs	r2, #0
 80070e0:	771a      	strb	r2, [r3, #28]

  return HAL_OK;
 80070e2:	2300      	movs	r3, #0
}
 80070e4:	4618      	mov	r0, r3
 80070e6:	3724      	adds	r7, #36	; 0x24
 80070e8:	46bd      	mov	sp, r7
 80070ea:	bd90      	pop	{r4, r7, pc}
 80070ec:	200000f0 	.word	0x200000f0
 80070f0:	10624dd3 	.word	0x10624dd3
 80070f4:	40013c00 	.word	0x40013c00

080070f8 <HAL_RTC_AlarmIRQHandler>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval None
  */
void HAL_RTC_AlarmIRQHandler(RTC_HandleTypeDef *hrtc)
{
 80070f8:	b580      	push	{r7, lr}
 80070fa:	b082      	sub	sp, #8
 80070fc:	af00      	add	r7, sp, #0
 80070fe:	6078      	str	r0, [r7, #4]
  /* Get the Alarm A interrupt source enable status */
  if (__HAL_RTC_ALARM_GET_IT_SOURCE(hrtc, RTC_IT_ALRA) != 0U)
 8007100:	687b      	ldr	r3, [r7, #4]
 8007102:	681b      	ldr	r3, [r3, #0]
 8007104:	689b      	ldr	r3, [r3, #8]
 8007106:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800710a:	2b00      	cmp	r3, #0
 800710c:	d012      	beq.n	8007134 <HAL_RTC_AlarmIRQHandler+0x3c>
  {
    /* Get the pending status of the Alarm A Interrupt */
    if (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAF) != 0U)
 800710e:	687b      	ldr	r3, [r7, #4]
 8007110:	681b      	ldr	r3, [r3, #0]
 8007112:	68db      	ldr	r3, [r3, #12]
 8007114:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007118:	2b00      	cmp	r3, #0
 800711a:	d00b      	beq.n	8007134 <HAL_RTC_AlarmIRQHandler+0x3c>
    {
      /* Alarm A callback */
#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
      hrtc->AlarmAEventCallback(hrtc);
#else
      HAL_RTC_AlarmAEventCallback(hrtc);
 800711c:	6878      	ldr	r0, [r7, #4]
 800711e:	f7fa f87d 	bl	800121c <HAL_RTC_AlarmAEventCallback>
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */

      /* Clear the Alarm A interrupt pending bit */
      __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRAF);
 8007122:	687b      	ldr	r3, [r7, #4]
 8007124:	681b      	ldr	r3, [r3, #0]
 8007126:	68db      	ldr	r3, [r3, #12]
 8007128:	b2da      	uxtb	r2, r3
 800712a:	687b      	ldr	r3, [r7, #4]
 800712c:	681b      	ldr	r3, [r3, #0]
 800712e:	f462 72c0 	orn	r2, r2, #384	; 0x180
 8007132:	60da      	str	r2, [r3, #12]
    }
  }

  /* Get the Alarm B interrupt source enable status */
  if (__HAL_RTC_ALARM_GET_IT_SOURCE(hrtc, RTC_IT_ALRB) != 0U)
 8007134:	687b      	ldr	r3, [r7, #4]
 8007136:	681b      	ldr	r3, [r3, #0]
 8007138:	689b      	ldr	r3, [r3, #8]
 800713a:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800713e:	2b00      	cmp	r3, #0
 8007140:	d012      	beq.n	8007168 <HAL_RTC_AlarmIRQHandler+0x70>
  {
    /* Get the pending status of the Alarm B Interrupt */
    if (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBF) != 0U)
 8007142:	687b      	ldr	r3, [r7, #4]
 8007144:	681b      	ldr	r3, [r3, #0]
 8007146:	68db      	ldr	r3, [r3, #12]
 8007148:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800714c:	2b00      	cmp	r3, #0
 800714e:	d00b      	beq.n	8007168 <HAL_RTC_AlarmIRQHandler+0x70>
    {
      /* Alarm B callback */
#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
      hrtc->AlarmBEventCallback(hrtc);
#else
      HAL_RTCEx_AlarmBEventCallback(hrtc);
 8007150:	6878      	ldr	r0, [r7, #4]
 8007152:	f000 f8d4 	bl	80072fe <HAL_RTCEx_AlarmBEventCallback>
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */

      /* Clear the Alarm B interrupt pending bit */
      __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRBF);
 8007156:	687b      	ldr	r3, [r7, #4]
 8007158:	681b      	ldr	r3, [r3, #0]
 800715a:	68db      	ldr	r3, [r3, #12]
 800715c:	b2da      	uxtb	r2, r3
 800715e:	687b      	ldr	r3, [r7, #4]
 8007160:	681b      	ldr	r3, [r3, #0]
 8007162:	f462 7220 	orn	r2, r2, #640	; 0x280
 8007166:	60da      	str	r2, [r3, #12]
    }
  }

  /* Clear the EXTI's line Flag for RTC Alarm */
  __HAL_RTC_ALARM_EXTI_CLEAR_FLAG();
 8007168:	4b05      	ldr	r3, [pc, #20]	; (8007180 <HAL_RTC_AlarmIRQHandler+0x88>)
 800716a:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 800716e:	615a      	str	r2, [r3, #20]

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 8007170:	687b      	ldr	r3, [r7, #4]
 8007172:	2201      	movs	r2, #1
 8007174:	775a      	strb	r2, [r3, #29]
}
 8007176:	bf00      	nop
 8007178:	3708      	adds	r7, #8
 800717a:	46bd      	mov	sp, r7
 800717c:	bd80      	pop	{r7, pc}
 800717e:	bf00      	nop
 8007180:	40013c00 	.word	0x40013c00

08007184 <HAL_RTC_WaitForSynchro>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 8007184:	b580      	push	{r7, lr}
 8007186:	b084      	sub	sp, #16
 8007188:	af00      	add	r7, sp, #0
 800718a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800718c:	2300      	movs	r3, #0
 800718e:	60fb      	str	r3, [r7, #12]

  /* Clear RSF flag */
  hrtc->Instance->ISR &= (uint32_t)RTC_RSF_MASK;
 8007190:	687b      	ldr	r3, [r7, #4]
 8007192:	681b      	ldr	r3, [r3, #0]
 8007194:	68da      	ldr	r2, [r3, #12]
 8007196:	687b      	ldr	r3, [r7, #4]
 8007198:	681b      	ldr	r3, [r3, #0]
 800719a:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 800719e:	60da      	str	r2, [r3, #12]

  /* Get tick */
  tickstart = HAL_GetTick();
 80071a0:	f7fb fbf4 	bl	800298c <HAL_GetTick>
 80071a4:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 80071a6:	e009      	b.n	80071bc <HAL_RTC_WaitForSynchro+0x38>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 80071a8:	f7fb fbf0 	bl	800298c <HAL_GetTick>
 80071ac:	4602      	mov	r2, r0
 80071ae:	68fb      	ldr	r3, [r7, #12]
 80071b0:	1ad3      	subs	r3, r2, r3
 80071b2:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80071b6:	d901      	bls.n	80071bc <HAL_RTC_WaitForSynchro+0x38>
    {
      return HAL_TIMEOUT;
 80071b8:	2303      	movs	r3, #3
 80071ba:	e007      	b.n	80071cc <HAL_RTC_WaitForSynchro+0x48>
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 80071bc:	687b      	ldr	r3, [r7, #4]
 80071be:	681b      	ldr	r3, [r3, #0]
 80071c0:	68db      	ldr	r3, [r3, #12]
 80071c2:	f003 0320 	and.w	r3, r3, #32
 80071c6:	2b00      	cmp	r3, #0
 80071c8:	d0ee      	beq.n	80071a8 <HAL_RTC_WaitForSynchro+0x24>
    }
  }

  return HAL_OK;
 80071ca:	2300      	movs	r3, #0
}
 80071cc:	4618      	mov	r0, r3
 80071ce:	3710      	adds	r7, #16
 80071d0:	46bd      	mov	sp, r7
 80071d2:	bd80      	pop	{r7, pc}

080071d4 <RTC_EnterInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 80071d4:	b580      	push	{r7, lr}
 80071d6:	b084      	sub	sp, #16
 80071d8:	af00      	add	r7, sp, #0
 80071da:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80071dc:	2300      	movs	r3, #0
 80071de:	60bb      	str	r3, [r7, #8]
  HAL_StatusTypeDef status = HAL_OK;
 80071e0:	2300      	movs	r3, #0
 80071e2:	73fb      	strb	r3, [r7, #15]

  /* Check that Initialization mode is not already set */
  if (READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U)
 80071e4:	687b      	ldr	r3, [r7, #4]
 80071e6:	681b      	ldr	r3, [r3, #0]
 80071e8:	68db      	ldr	r3, [r3, #12]
 80071ea:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80071ee:	2b00      	cmp	r3, #0
 80071f0:	d122      	bne.n	8007238 <RTC_EnterInitMode+0x64>
  {
    /* Set INIT bit to enter Initialization mode */
    SET_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 80071f2:	687b      	ldr	r3, [r7, #4]
 80071f4:	681b      	ldr	r3, [r3, #0]
 80071f6:	68da      	ldr	r2, [r3, #12]
 80071f8:	687b      	ldr	r3, [r7, #4]
 80071fa:	681b      	ldr	r3, [r3, #0]
 80071fc:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8007200:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 8007202:	f7fb fbc3 	bl	800298c <HAL_GetTick>
 8007206:	60b8      	str	r0, [r7, #8]

    /* Wait till RTC is in INIT state and if timeout is reached exit */
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 8007208:	e00c      	b.n	8007224 <RTC_EnterInitMode+0x50>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 800720a:	f7fb fbbf 	bl	800298c <HAL_GetTick>
 800720e:	4602      	mov	r2, r0
 8007210:	68bb      	ldr	r3, [r7, #8]
 8007212:	1ad3      	subs	r3, r2, r3
 8007214:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8007218:	d904      	bls.n	8007224 <RTC_EnterInitMode+0x50>
      {
        /* Set RTC state */
        hrtc->State = HAL_RTC_STATE_ERROR;
 800721a:	687b      	ldr	r3, [r7, #4]
 800721c:	2204      	movs	r2, #4
 800721e:	775a      	strb	r2, [r3, #29]
        status = HAL_ERROR;
 8007220:	2301      	movs	r3, #1
 8007222:	73fb      	strb	r3, [r7, #15]
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 8007224:	687b      	ldr	r3, [r7, #4]
 8007226:	681b      	ldr	r3, [r3, #0]
 8007228:	68db      	ldr	r3, [r3, #12]
 800722a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800722e:	2b00      	cmp	r3, #0
 8007230:	d102      	bne.n	8007238 <RTC_EnterInitMode+0x64>
 8007232:	7bfb      	ldrb	r3, [r7, #15]
 8007234:	2b01      	cmp	r3, #1
 8007236:	d1e8      	bne.n	800720a <RTC_EnterInitMode+0x36>
      }
    }
  }

  return status;
 8007238:	7bfb      	ldrb	r3, [r7, #15]
}
 800723a:	4618      	mov	r0, r3
 800723c:	3710      	adds	r7, #16
 800723e:	46bd      	mov	sp, r7
 8007240:	bd80      	pop	{r7, pc}

08007242 <RTC_ExitInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 8007242:	b580      	push	{r7, lr}
 8007244:	b084      	sub	sp, #16
 8007246:	af00      	add	r7, sp, #0
 8007248:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800724a:	2300      	movs	r3, #0
 800724c:	73fb      	strb	r3, [r7, #15]

  /* Clear INIT bit to exit Initialization mode */
  CLEAR_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 800724e:	687b      	ldr	r3, [r7, #4]
 8007250:	681b      	ldr	r3, [r3, #0]
 8007252:	68da      	ldr	r2, [r3, #12]
 8007254:	687b      	ldr	r3, [r7, #4]
 8007256:	681b      	ldr	r3, [r3, #0]
 8007258:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800725c:	60da      	str	r2, [r3, #12]

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(hrtc->Instance->CR, RTC_CR_BYPSHAD) == 0U)
 800725e:	687b      	ldr	r3, [r7, #4]
 8007260:	681b      	ldr	r3, [r3, #0]
 8007262:	689b      	ldr	r3, [r3, #8]
 8007264:	f003 0320 	and.w	r3, r3, #32
 8007268:	2b00      	cmp	r3, #0
 800726a:	d10a      	bne.n	8007282 <RTC_ExitInitMode+0x40>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 800726c:	6878      	ldr	r0, [r7, #4]
 800726e:	f7ff ff89 	bl	8007184 <HAL_RTC_WaitForSynchro>
 8007272:	4603      	mov	r3, r0
 8007274:	2b00      	cmp	r3, #0
 8007276:	d004      	beq.n	8007282 <RTC_ExitInitMode+0x40>
    {
      /* Set RTC state */
      hrtc->State = HAL_RTC_STATE_ERROR;
 8007278:	687b      	ldr	r3, [r7, #4]
 800727a:	2204      	movs	r2, #4
 800727c:	775a      	strb	r2, [r3, #29]
      status = HAL_ERROR;
 800727e:	2301      	movs	r3, #1
 8007280:	73fb      	strb	r3, [r7, #15]
    }
  }

  return status;
 8007282:	7bfb      	ldrb	r3, [r7, #15]
}
 8007284:	4618      	mov	r0, r3
 8007286:	3710      	adds	r7, #16
 8007288:	46bd      	mov	sp, r7
 800728a:	bd80      	pop	{r7, pc}

0800728c <RTC_ByteToBcd2>:
  * @brief  Converts a 2-digit number from decimal to BCD format.
  * @param  number decimal-formatted number (from 0 to 99) to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t number)
{
 800728c:	b480      	push	{r7}
 800728e:	b085      	sub	sp, #20
 8007290:	af00      	add	r7, sp, #0
 8007292:	4603      	mov	r3, r0
 8007294:	71fb      	strb	r3, [r7, #7]
  uint8_t bcdhigh = 0U;
 8007296:	2300      	movs	r3, #0
 8007298:	73fb      	strb	r3, [r7, #15]

  while (number >= 10U)
 800729a:	e005      	b.n	80072a8 <RTC_ByteToBcd2+0x1c>
  {
    bcdhigh++;
 800729c:	7bfb      	ldrb	r3, [r7, #15]
 800729e:	3301      	adds	r3, #1
 80072a0:	73fb      	strb	r3, [r7, #15]
    number -= 10U;
 80072a2:	79fb      	ldrb	r3, [r7, #7]
 80072a4:	3b0a      	subs	r3, #10
 80072a6:	71fb      	strb	r3, [r7, #7]
  while (number >= 10U)
 80072a8:	79fb      	ldrb	r3, [r7, #7]
 80072aa:	2b09      	cmp	r3, #9
 80072ac:	d8f6      	bhi.n	800729c <RTC_ByteToBcd2+0x10>
  }

  return ((uint8_t)(bcdhigh << 4U) | number);
 80072ae:	7bfb      	ldrb	r3, [r7, #15]
 80072b0:	011b      	lsls	r3, r3, #4
 80072b2:	b2da      	uxtb	r2, r3
 80072b4:	79fb      	ldrb	r3, [r7, #7]
 80072b6:	4313      	orrs	r3, r2
 80072b8:	b2db      	uxtb	r3, r3
}
 80072ba:	4618      	mov	r0, r3
 80072bc:	3714      	adds	r7, #20
 80072be:	46bd      	mov	sp, r7
 80072c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072c4:	4770      	bx	lr

080072c6 <RTC_Bcd2ToByte>:
  * @brief  Converts a 2-digit number from BCD to decimal format.
  * @param  number BCD-formatted number (from 00 to 99) to be converted
  * @retval Converted word
  */
uint8_t RTC_Bcd2ToByte(uint8_t number)
{
 80072c6:	b480      	push	{r7}
 80072c8:	b085      	sub	sp, #20
 80072ca:	af00      	add	r7, sp, #0
 80072cc:	4603      	mov	r3, r0
 80072ce:	71fb      	strb	r3, [r7, #7]
  uint8_t tmp = 0U;
 80072d0:	2300      	movs	r3, #0
 80072d2:	73fb      	strb	r3, [r7, #15]
  tmp = ((uint8_t)(number & (uint8_t)0xF0) >> (uint8_t)0x4) * 10;
 80072d4:	79fb      	ldrb	r3, [r7, #7]
 80072d6:	091b      	lsrs	r3, r3, #4
 80072d8:	b2db      	uxtb	r3, r3
 80072da:	461a      	mov	r2, r3
 80072dc:	0092      	lsls	r2, r2, #2
 80072de:	4413      	add	r3, r2
 80072e0:	005b      	lsls	r3, r3, #1
 80072e2:	73fb      	strb	r3, [r7, #15]
  return (tmp + (number & (uint8_t)0x0F));
 80072e4:	79fb      	ldrb	r3, [r7, #7]
 80072e6:	f003 030f 	and.w	r3, r3, #15
 80072ea:	b2da      	uxtb	r2, r3
 80072ec:	7bfb      	ldrb	r3, [r7, #15]
 80072ee:	4413      	add	r3, r2
 80072f0:	b2db      	uxtb	r3, r3
}
 80072f2:	4618      	mov	r0, r3
 80072f4:	3714      	adds	r7, #20
 80072f6:	46bd      	mov	sp, r7
 80072f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072fc:	4770      	bx	lr

080072fe <HAL_RTCEx_AlarmBEventCallback>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval None
  */
__weak void HAL_RTCEx_AlarmBEventCallback(RTC_HandleTypeDef *hrtc)
{
 80072fe:	b480      	push	{r7}
 8007300:	b083      	sub	sp, #12
 8007302:	af00      	add	r7, sp, #0
 8007304:	6078      	str	r0, [r7, #4]
  UNUSED(hrtc);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_RTCEx_AlarmBEventCallback could be implemented in the user file
   */
}
 8007306:	bf00      	nop
 8007308:	370c      	adds	r7, #12
 800730a:	46bd      	mov	sp, r7
 800730c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007310:	4770      	bx	lr

08007312 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8007312:	b580      	push	{r7, lr}
 8007314:	b082      	sub	sp, #8
 8007316:	af00      	add	r7, sp, #0
 8007318:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800731a:	687b      	ldr	r3, [r7, #4]
 800731c:	2b00      	cmp	r3, #0
 800731e:	d101      	bne.n	8007324 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8007320:	2301      	movs	r3, #1
 8007322:	e041      	b.n	80073a8 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8007324:	687b      	ldr	r3, [r7, #4]
 8007326:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800732a:	b2db      	uxtb	r3, r3
 800732c:	2b00      	cmp	r3, #0
 800732e:	d106      	bne.n	800733e <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007330:	687b      	ldr	r3, [r7, #4]
 8007332:	2200      	movs	r2, #0
 8007334:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8007338:	6878      	ldr	r0, [r7, #4]
 800733a:	f7fb f87f 	bl	800243c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800733e:	687b      	ldr	r3, [r7, #4]
 8007340:	2202      	movs	r2, #2
 8007342:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007346:	687b      	ldr	r3, [r7, #4]
 8007348:	681a      	ldr	r2, [r3, #0]
 800734a:	687b      	ldr	r3, [r7, #4]
 800734c:	3304      	adds	r3, #4
 800734e:	4619      	mov	r1, r3
 8007350:	4610      	mov	r0, r2
 8007352:	f000 fd17 	bl	8007d84 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007356:	687b      	ldr	r3, [r7, #4]
 8007358:	2201      	movs	r2, #1
 800735a:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800735e:	687b      	ldr	r3, [r7, #4]
 8007360:	2201      	movs	r2, #1
 8007362:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8007366:	687b      	ldr	r3, [r7, #4]
 8007368:	2201      	movs	r2, #1
 800736a:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800736e:	687b      	ldr	r3, [r7, #4]
 8007370:	2201      	movs	r2, #1
 8007372:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8007376:	687b      	ldr	r3, [r7, #4]
 8007378:	2201      	movs	r2, #1
 800737a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800737e:	687b      	ldr	r3, [r7, #4]
 8007380:	2201      	movs	r2, #1
 8007382:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8007386:	687b      	ldr	r3, [r7, #4]
 8007388:	2201      	movs	r2, #1
 800738a:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800738e:	687b      	ldr	r3, [r7, #4]
 8007390:	2201      	movs	r2, #1
 8007392:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8007396:	687b      	ldr	r3, [r7, #4]
 8007398:	2201      	movs	r2, #1
 800739a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800739e:	687b      	ldr	r3, [r7, #4]
 80073a0:	2201      	movs	r2, #1
 80073a2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80073a6:	2300      	movs	r3, #0
}
 80073a8:	4618      	mov	r0, r3
 80073aa:	3708      	adds	r7, #8
 80073ac:	46bd      	mov	sp, r7
 80073ae:	bd80      	pop	{r7, pc}

080073b0 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80073b0:	b480      	push	{r7}
 80073b2:	b085      	sub	sp, #20
 80073b4:	af00      	add	r7, sp, #0
 80073b6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80073b8:	687b      	ldr	r3, [r7, #4]
 80073ba:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80073be:	b2db      	uxtb	r3, r3
 80073c0:	2b01      	cmp	r3, #1
 80073c2:	d001      	beq.n	80073c8 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80073c4:	2301      	movs	r3, #1
 80073c6:	e04e      	b.n	8007466 <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80073c8:	687b      	ldr	r3, [r7, #4]
 80073ca:	2202      	movs	r2, #2
 80073cc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80073d0:	687b      	ldr	r3, [r7, #4]
 80073d2:	681b      	ldr	r3, [r3, #0]
 80073d4:	68da      	ldr	r2, [r3, #12]
 80073d6:	687b      	ldr	r3, [r7, #4]
 80073d8:	681b      	ldr	r3, [r3, #0]
 80073da:	f042 0201 	orr.w	r2, r2, #1
 80073de:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80073e0:	687b      	ldr	r3, [r7, #4]
 80073e2:	681b      	ldr	r3, [r3, #0]
 80073e4:	4a23      	ldr	r2, [pc, #140]	; (8007474 <HAL_TIM_Base_Start_IT+0xc4>)
 80073e6:	4293      	cmp	r3, r2
 80073e8:	d022      	beq.n	8007430 <HAL_TIM_Base_Start_IT+0x80>
 80073ea:	687b      	ldr	r3, [r7, #4]
 80073ec:	681b      	ldr	r3, [r3, #0]
 80073ee:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80073f2:	d01d      	beq.n	8007430 <HAL_TIM_Base_Start_IT+0x80>
 80073f4:	687b      	ldr	r3, [r7, #4]
 80073f6:	681b      	ldr	r3, [r3, #0]
 80073f8:	4a1f      	ldr	r2, [pc, #124]	; (8007478 <HAL_TIM_Base_Start_IT+0xc8>)
 80073fa:	4293      	cmp	r3, r2
 80073fc:	d018      	beq.n	8007430 <HAL_TIM_Base_Start_IT+0x80>
 80073fe:	687b      	ldr	r3, [r7, #4]
 8007400:	681b      	ldr	r3, [r3, #0]
 8007402:	4a1e      	ldr	r2, [pc, #120]	; (800747c <HAL_TIM_Base_Start_IT+0xcc>)
 8007404:	4293      	cmp	r3, r2
 8007406:	d013      	beq.n	8007430 <HAL_TIM_Base_Start_IT+0x80>
 8007408:	687b      	ldr	r3, [r7, #4]
 800740a:	681b      	ldr	r3, [r3, #0]
 800740c:	4a1c      	ldr	r2, [pc, #112]	; (8007480 <HAL_TIM_Base_Start_IT+0xd0>)
 800740e:	4293      	cmp	r3, r2
 8007410:	d00e      	beq.n	8007430 <HAL_TIM_Base_Start_IT+0x80>
 8007412:	687b      	ldr	r3, [r7, #4]
 8007414:	681b      	ldr	r3, [r3, #0]
 8007416:	4a1b      	ldr	r2, [pc, #108]	; (8007484 <HAL_TIM_Base_Start_IT+0xd4>)
 8007418:	4293      	cmp	r3, r2
 800741a:	d009      	beq.n	8007430 <HAL_TIM_Base_Start_IT+0x80>
 800741c:	687b      	ldr	r3, [r7, #4]
 800741e:	681b      	ldr	r3, [r3, #0]
 8007420:	4a19      	ldr	r2, [pc, #100]	; (8007488 <HAL_TIM_Base_Start_IT+0xd8>)
 8007422:	4293      	cmp	r3, r2
 8007424:	d004      	beq.n	8007430 <HAL_TIM_Base_Start_IT+0x80>
 8007426:	687b      	ldr	r3, [r7, #4]
 8007428:	681b      	ldr	r3, [r3, #0]
 800742a:	4a18      	ldr	r2, [pc, #96]	; (800748c <HAL_TIM_Base_Start_IT+0xdc>)
 800742c:	4293      	cmp	r3, r2
 800742e:	d111      	bne.n	8007454 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007430:	687b      	ldr	r3, [r7, #4]
 8007432:	681b      	ldr	r3, [r3, #0]
 8007434:	689b      	ldr	r3, [r3, #8]
 8007436:	f003 0307 	and.w	r3, r3, #7
 800743a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800743c:	68fb      	ldr	r3, [r7, #12]
 800743e:	2b06      	cmp	r3, #6
 8007440:	d010      	beq.n	8007464 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8007442:	687b      	ldr	r3, [r7, #4]
 8007444:	681b      	ldr	r3, [r3, #0]
 8007446:	681a      	ldr	r2, [r3, #0]
 8007448:	687b      	ldr	r3, [r7, #4]
 800744a:	681b      	ldr	r3, [r3, #0]
 800744c:	f042 0201 	orr.w	r2, r2, #1
 8007450:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007452:	e007      	b.n	8007464 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8007454:	687b      	ldr	r3, [r7, #4]
 8007456:	681b      	ldr	r3, [r3, #0]
 8007458:	681a      	ldr	r2, [r3, #0]
 800745a:	687b      	ldr	r3, [r7, #4]
 800745c:	681b      	ldr	r3, [r3, #0]
 800745e:	f042 0201 	orr.w	r2, r2, #1
 8007462:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8007464:	2300      	movs	r3, #0
}
 8007466:	4618      	mov	r0, r3
 8007468:	3714      	adds	r7, #20
 800746a:	46bd      	mov	sp, r7
 800746c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007470:	4770      	bx	lr
 8007472:	bf00      	nop
 8007474:	40010000 	.word	0x40010000
 8007478:	40000400 	.word	0x40000400
 800747c:	40000800 	.word	0x40000800
 8007480:	40000c00 	.word	0x40000c00
 8007484:	40010400 	.word	0x40010400
 8007488:	40014000 	.word	0x40014000
 800748c:	40001800 	.word	0x40001800

08007490 <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 8007490:	b480      	push	{r7}
 8007492:	b083      	sub	sp, #12
 8007494:	af00      	add	r7, sp, #0
 8007496:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 8007498:	687b      	ldr	r3, [r7, #4]
 800749a:	681b      	ldr	r3, [r3, #0]
 800749c:	68da      	ldr	r2, [r3, #12]
 800749e:	687b      	ldr	r3, [r7, #4]
 80074a0:	681b      	ldr	r3, [r3, #0]
 80074a2:	f022 0201 	bic.w	r2, r2, #1
 80074a6:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 80074a8:	687b      	ldr	r3, [r7, #4]
 80074aa:	681b      	ldr	r3, [r3, #0]
 80074ac:	6a1a      	ldr	r2, [r3, #32]
 80074ae:	f241 1311 	movw	r3, #4369	; 0x1111
 80074b2:	4013      	ands	r3, r2
 80074b4:	2b00      	cmp	r3, #0
 80074b6:	d10f      	bne.n	80074d8 <HAL_TIM_Base_Stop_IT+0x48>
 80074b8:	687b      	ldr	r3, [r7, #4]
 80074ba:	681b      	ldr	r3, [r3, #0]
 80074bc:	6a1a      	ldr	r2, [r3, #32]
 80074be:	f240 4344 	movw	r3, #1092	; 0x444
 80074c2:	4013      	ands	r3, r2
 80074c4:	2b00      	cmp	r3, #0
 80074c6:	d107      	bne.n	80074d8 <HAL_TIM_Base_Stop_IT+0x48>
 80074c8:	687b      	ldr	r3, [r7, #4]
 80074ca:	681b      	ldr	r3, [r3, #0]
 80074cc:	681a      	ldr	r2, [r3, #0]
 80074ce:	687b      	ldr	r3, [r7, #4]
 80074d0:	681b      	ldr	r3, [r3, #0]
 80074d2:	f022 0201 	bic.w	r2, r2, #1
 80074d6:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 80074d8:	687b      	ldr	r3, [r7, #4]
 80074da:	2201      	movs	r2, #1
 80074dc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 80074e0:	2300      	movs	r3, #0
}
 80074e2:	4618      	mov	r0, r3
 80074e4:	370c      	adds	r7, #12
 80074e6:	46bd      	mov	sp, r7
 80074e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074ec:	4770      	bx	lr

080074ee <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80074ee:	b580      	push	{r7, lr}
 80074f0:	b082      	sub	sp, #8
 80074f2:	af00      	add	r7, sp, #0
 80074f4:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80074f6:	687b      	ldr	r3, [r7, #4]
 80074f8:	2b00      	cmp	r3, #0
 80074fa:	d101      	bne.n	8007500 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80074fc:	2301      	movs	r3, #1
 80074fe:	e041      	b.n	8007584 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8007500:	687b      	ldr	r3, [r7, #4]
 8007502:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007506:	b2db      	uxtb	r3, r3
 8007508:	2b00      	cmp	r3, #0
 800750a:	d106      	bne.n	800751a <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800750c:	687b      	ldr	r3, [r7, #4]
 800750e:	2200      	movs	r2, #0
 8007510:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8007514:	6878      	ldr	r0, [r7, #4]
 8007516:	f000 f839 	bl	800758c <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800751a:	687b      	ldr	r3, [r7, #4]
 800751c:	2202      	movs	r2, #2
 800751e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007522:	687b      	ldr	r3, [r7, #4]
 8007524:	681a      	ldr	r2, [r3, #0]
 8007526:	687b      	ldr	r3, [r7, #4]
 8007528:	3304      	adds	r3, #4
 800752a:	4619      	mov	r1, r3
 800752c:	4610      	mov	r0, r2
 800752e:	f000 fc29 	bl	8007d84 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007532:	687b      	ldr	r3, [r7, #4]
 8007534:	2201      	movs	r2, #1
 8007536:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800753a:	687b      	ldr	r3, [r7, #4]
 800753c:	2201      	movs	r2, #1
 800753e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8007542:	687b      	ldr	r3, [r7, #4]
 8007544:	2201      	movs	r2, #1
 8007546:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800754a:	687b      	ldr	r3, [r7, #4]
 800754c:	2201      	movs	r2, #1
 800754e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8007552:	687b      	ldr	r3, [r7, #4]
 8007554:	2201      	movs	r2, #1
 8007556:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800755a:	687b      	ldr	r3, [r7, #4]
 800755c:	2201      	movs	r2, #1
 800755e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8007562:	687b      	ldr	r3, [r7, #4]
 8007564:	2201      	movs	r2, #1
 8007566:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800756a:	687b      	ldr	r3, [r7, #4]
 800756c:	2201      	movs	r2, #1
 800756e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8007572:	687b      	ldr	r3, [r7, #4]
 8007574:	2201      	movs	r2, #1
 8007576:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800757a:	687b      	ldr	r3, [r7, #4]
 800757c:	2201      	movs	r2, #1
 800757e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8007582:	2300      	movs	r3, #0
}
 8007584:	4618      	mov	r0, r3
 8007586:	3708      	adds	r7, #8
 8007588:	46bd      	mov	sp, r7
 800758a:	bd80      	pop	{r7, pc}

0800758c <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 800758c:	b480      	push	{r7}
 800758e:	b083      	sub	sp, #12
 8007590:	af00      	add	r7, sp, #0
 8007592:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8007594:	bf00      	nop
 8007596:	370c      	adds	r7, #12
 8007598:	46bd      	mov	sp, r7
 800759a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800759e:	4770      	bx	lr

080075a0 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80075a0:	b580      	push	{r7, lr}
 80075a2:	b084      	sub	sp, #16
 80075a4:	af00      	add	r7, sp, #0
 80075a6:	6078      	str	r0, [r7, #4]
 80075a8:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80075aa:	683b      	ldr	r3, [r7, #0]
 80075ac:	2b00      	cmp	r3, #0
 80075ae:	d109      	bne.n	80075c4 <HAL_TIM_PWM_Start+0x24>
 80075b0:	687b      	ldr	r3, [r7, #4]
 80075b2:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80075b6:	b2db      	uxtb	r3, r3
 80075b8:	2b01      	cmp	r3, #1
 80075ba:	bf14      	ite	ne
 80075bc:	2301      	movne	r3, #1
 80075be:	2300      	moveq	r3, #0
 80075c0:	b2db      	uxtb	r3, r3
 80075c2:	e022      	b.n	800760a <HAL_TIM_PWM_Start+0x6a>
 80075c4:	683b      	ldr	r3, [r7, #0]
 80075c6:	2b04      	cmp	r3, #4
 80075c8:	d109      	bne.n	80075de <HAL_TIM_PWM_Start+0x3e>
 80075ca:	687b      	ldr	r3, [r7, #4]
 80075cc:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 80075d0:	b2db      	uxtb	r3, r3
 80075d2:	2b01      	cmp	r3, #1
 80075d4:	bf14      	ite	ne
 80075d6:	2301      	movne	r3, #1
 80075d8:	2300      	moveq	r3, #0
 80075da:	b2db      	uxtb	r3, r3
 80075dc:	e015      	b.n	800760a <HAL_TIM_PWM_Start+0x6a>
 80075de:	683b      	ldr	r3, [r7, #0]
 80075e0:	2b08      	cmp	r3, #8
 80075e2:	d109      	bne.n	80075f8 <HAL_TIM_PWM_Start+0x58>
 80075e4:	687b      	ldr	r3, [r7, #4]
 80075e6:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80075ea:	b2db      	uxtb	r3, r3
 80075ec:	2b01      	cmp	r3, #1
 80075ee:	bf14      	ite	ne
 80075f0:	2301      	movne	r3, #1
 80075f2:	2300      	moveq	r3, #0
 80075f4:	b2db      	uxtb	r3, r3
 80075f6:	e008      	b.n	800760a <HAL_TIM_PWM_Start+0x6a>
 80075f8:	687b      	ldr	r3, [r7, #4]
 80075fa:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80075fe:	b2db      	uxtb	r3, r3
 8007600:	2b01      	cmp	r3, #1
 8007602:	bf14      	ite	ne
 8007604:	2301      	movne	r3, #1
 8007606:	2300      	moveq	r3, #0
 8007608:	b2db      	uxtb	r3, r3
 800760a:	2b00      	cmp	r3, #0
 800760c:	d001      	beq.n	8007612 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 800760e:	2301      	movs	r3, #1
 8007610:	e07c      	b.n	800770c <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8007612:	683b      	ldr	r3, [r7, #0]
 8007614:	2b00      	cmp	r3, #0
 8007616:	d104      	bne.n	8007622 <HAL_TIM_PWM_Start+0x82>
 8007618:	687b      	ldr	r3, [r7, #4]
 800761a:	2202      	movs	r2, #2
 800761c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8007620:	e013      	b.n	800764a <HAL_TIM_PWM_Start+0xaa>
 8007622:	683b      	ldr	r3, [r7, #0]
 8007624:	2b04      	cmp	r3, #4
 8007626:	d104      	bne.n	8007632 <HAL_TIM_PWM_Start+0x92>
 8007628:	687b      	ldr	r3, [r7, #4]
 800762a:	2202      	movs	r2, #2
 800762c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8007630:	e00b      	b.n	800764a <HAL_TIM_PWM_Start+0xaa>
 8007632:	683b      	ldr	r3, [r7, #0]
 8007634:	2b08      	cmp	r3, #8
 8007636:	d104      	bne.n	8007642 <HAL_TIM_PWM_Start+0xa2>
 8007638:	687b      	ldr	r3, [r7, #4]
 800763a:	2202      	movs	r2, #2
 800763c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8007640:	e003      	b.n	800764a <HAL_TIM_PWM_Start+0xaa>
 8007642:	687b      	ldr	r3, [r7, #4]
 8007644:	2202      	movs	r2, #2
 8007646:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800764a:	687b      	ldr	r3, [r7, #4]
 800764c:	681b      	ldr	r3, [r3, #0]
 800764e:	2201      	movs	r2, #1
 8007650:	6839      	ldr	r1, [r7, #0]
 8007652:	4618      	mov	r0, r3
 8007654:	f000 fe80 	bl	8008358 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8007658:	687b      	ldr	r3, [r7, #4]
 800765a:	681b      	ldr	r3, [r3, #0]
 800765c:	4a2d      	ldr	r2, [pc, #180]	; (8007714 <HAL_TIM_PWM_Start+0x174>)
 800765e:	4293      	cmp	r3, r2
 8007660:	d004      	beq.n	800766c <HAL_TIM_PWM_Start+0xcc>
 8007662:	687b      	ldr	r3, [r7, #4]
 8007664:	681b      	ldr	r3, [r3, #0]
 8007666:	4a2c      	ldr	r2, [pc, #176]	; (8007718 <HAL_TIM_PWM_Start+0x178>)
 8007668:	4293      	cmp	r3, r2
 800766a:	d101      	bne.n	8007670 <HAL_TIM_PWM_Start+0xd0>
 800766c:	2301      	movs	r3, #1
 800766e:	e000      	b.n	8007672 <HAL_TIM_PWM_Start+0xd2>
 8007670:	2300      	movs	r3, #0
 8007672:	2b00      	cmp	r3, #0
 8007674:	d007      	beq.n	8007686 <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8007676:	687b      	ldr	r3, [r7, #4]
 8007678:	681b      	ldr	r3, [r3, #0]
 800767a:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800767c:	687b      	ldr	r3, [r7, #4]
 800767e:	681b      	ldr	r3, [r3, #0]
 8007680:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8007684:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007686:	687b      	ldr	r3, [r7, #4]
 8007688:	681b      	ldr	r3, [r3, #0]
 800768a:	4a22      	ldr	r2, [pc, #136]	; (8007714 <HAL_TIM_PWM_Start+0x174>)
 800768c:	4293      	cmp	r3, r2
 800768e:	d022      	beq.n	80076d6 <HAL_TIM_PWM_Start+0x136>
 8007690:	687b      	ldr	r3, [r7, #4]
 8007692:	681b      	ldr	r3, [r3, #0]
 8007694:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007698:	d01d      	beq.n	80076d6 <HAL_TIM_PWM_Start+0x136>
 800769a:	687b      	ldr	r3, [r7, #4]
 800769c:	681b      	ldr	r3, [r3, #0]
 800769e:	4a1f      	ldr	r2, [pc, #124]	; (800771c <HAL_TIM_PWM_Start+0x17c>)
 80076a0:	4293      	cmp	r3, r2
 80076a2:	d018      	beq.n	80076d6 <HAL_TIM_PWM_Start+0x136>
 80076a4:	687b      	ldr	r3, [r7, #4]
 80076a6:	681b      	ldr	r3, [r3, #0]
 80076a8:	4a1d      	ldr	r2, [pc, #116]	; (8007720 <HAL_TIM_PWM_Start+0x180>)
 80076aa:	4293      	cmp	r3, r2
 80076ac:	d013      	beq.n	80076d6 <HAL_TIM_PWM_Start+0x136>
 80076ae:	687b      	ldr	r3, [r7, #4]
 80076b0:	681b      	ldr	r3, [r3, #0]
 80076b2:	4a1c      	ldr	r2, [pc, #112]	; (8007724 <HAL_TIM_PWM_Start+0x184>)
 80076b4:	4293      	cmp	r3, r2
 80076b6:	d00e      	beq.n	80076d6 <HAL_TIM_PWM_Start+0x136>
 80076b8:	687b      	ldr	r3, [r7, #4]
 80076ba:	681b      	ldr	r3, [r3, #0]
 80076bc:	4a16      	ldr	r2, [pc, #88]	; (8007718 <HAL_TIM_PWM_Start+0x178>)
 80076be:	4293      	cmp	r3, r2
 80076c0:	d009      	beq.n	80076d6 <HAL_TIM_PWM_Start+0x136>
 80076c2:	687b      	ldr	r3, [r7, #4]
 80076c4:	681b      	ldr	r3, [r3, #0]
 80076c6:	4a18      	ldr	r2, [pc, #96]	; (8007728 <HAL_TIM_PWM_Start+0x188>)
 80076c8:	4293      	cmp	r3, r2
 80076ca:	d004      	beq.n	80076d6 <HAL_TIM_PWM_Start+0x136>
 80076cc:	687b      	ldr	r3, [r7, #4]
 80076ce:	681b      	ldr	r3, [r3, #0]
 80076d0:	4a16      	ldr	r2, [pc, #88]	; (800772c <HAL_TIM_PWM_Start+0x18c>)
 80076d2:	4293      	cmp	r3, r2
 80076d4:	d111      	bne.n	80076fa <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80076d6:	687b      	ldr	r3, [r7, #4]
 80076d8:	681b      	ldr	r3, [r3, #0]
 80076da:	689b      	ldr	r3, [r3, #8]
 80076dc:	f003 0307 	and.w	r3, r3, #7
 80076e0:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80076e2:	68fb      	ldr	r3, [r7, #12]
 80076e4:	2b06      	cmp	r3, #6
 80076e6:	d010      	beq.n	800770a <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 80076e8:	687b      	ldr	r3, [r7, #4]
 80076ea:	681b      	ldr	r3, [r3, #0]
 80076ec:	681a      	ldr	r2, [r3, #0]
 80076ee:	687b      	ldr	r3, [r7, #4]
 80076f0:	681b      	ldr	r3, [r3, #0]
 80076f2:	f042 0201 	orr.w	r2, r2, #1
 80076f6:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80076f8:	e007      	b.n	800770a <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80076fa:	687b      	ldr	r3, [r7, #4]
 80076fc:	681b      	ldr	r3, [r3, #0]
 80076fe:	681a      	ldr	r2, [r3, #0]
 8007700:	687b      	ldr	r3, [r7, #4]
 8007702:	681b      	ldr	r3, [r3, #0]
 8007704:	f042 0201 	orr.w	r2, r2, #1
 8007708:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800770a:	2300      	movs	r3, #0
}
 800770c:	4618      	mov	r0, r3
 800770e:	3710      	adds	r7, #16
 8007710:	46bd      	mov	sp, r7
 8007712:	bd80      	pop	{r7, pc}
 8007714:	40010000 	.word	0x40010000
 8007718:	40010400 	.word	0x40010400
 800771c:	40000400 	.word	0x40000400
 8007720:	40000800 	.word	0x40000800
 8007724:	40000c00 	.word	0x40000c00
 8007728:	40014000 	.word	0x40014000
 800772c:	40001800 	.word	0x40001800

08007730 <HAL_TIM_PWM_Stop>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8007730:	b580      	push	{r7, lr}
 8007732:	b082      	sub	sp, #8
 8007734:	af00      	add	r7, sp, #0
 8007736:	6078      	str	r0, [r7, #4]
 8007738:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 800773a:	687b      	ldr	r3, [r7, #4]
 800773c:	681b      	ldr	r3, [r3, #0]
 800773e:	2200      	movs	r2, #0
 8007740:	6839      	ldr	r1, [r7, #0]
 8007742:	4618      	mov	r0, r3
 8007744:	f000 fe08 	bl	8008358 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8007748:	687b      	ldr	r3, [r7, #4]
 800774a:	681b      	ldr	r3, [r3, #0]
 800774c:	4a2e      	ldr	r2, [pc, #184]	; (8007808 <HAL_TIM_PWM_Stop+0xd8>)
 800774e:	4293      	cmp	r3, r2
 8007750:	d004      	beq.n	800775c <HAL_TIM_PWM_Stop+0x2c>
 8007752:	687b      	ldr	r3, [r7, #4]
 8007754:	681b      	ldr	r3, [r3, #0]
 8007756:	4a2d      	ldr	r2, [pc, #180]	; (800780c <HAL_TIM_PWM_Stop+0xdc>)
 8007758:	4293      	cmp	r3, r2
 800775a:	d101      	bne.n	8007760 <HAL_TIM_PWM_Stop+0x30>
 800775c:	2301      	movs	r3, #1
 800775e:	e000      	b.n	8007762 <HAL_TIM_PWM_Stop+0x32>
 8007760:	2300      	movs	r3, #0
 8007762:	2b00      	cmp	r3, #0
 8007764:	d017      	beq.n	8007796 <HAL_TIM_PWM_Stop+0x66>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 8007766:	687b      	ldr	r3, [r7, #4]
 8007768:	681b      	ldr	r3, [r3, #0]
 800776a:	6a1a      	ldr	r2, [r3, #32]
 800776c:	f241 1311 	movw	r3, #4369	; 0x1111
 8007770:	4013      	ands	r3, r2
 8007772:	2b00      	cmp	r3, #0
 8007774:	d10f      	bne.n	8007796 <HAL_TIM_PWM_Stop+0x66>
 8007776:	687b      	ldr	r3, [r7, #4]
 8007778:	681b      	ldr	r3, [r3, #0]
 800777a:	6a1a      	ldr	r2, [r3, #32]
 800777c:	f240 4344 	movw	r3, #1092	; 0x444
 8007780:	4013      	ands	r3, r2
 8007782:	2b00      	cmp	r3, #0
 8007784:	d107      	bne.n	8007796 <HAL_TIM_PWM_Stop+0x66>
 8007786:	687b      	ldr	r3, [r7, #4]
 8007788:	681b      	ldr	r3, [r3, #0]
 800778a:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800778c:	687b      	ldr	r3, [r7, #4]
 800778e:	681b      	ldr	r3, [r3, #0]
 8007790:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8007794:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8007796:	687b      	ldr	r3, [r7, #4]
 8007798:	681b      	ldr	r3, [r3, #0]
 800779a:	6a1a      	ldr	r2, [r3, #32]
 800779c:	f241 1311 	movw	r3, #4369	; 0x1111
 80077a0:	4013      	ands	r3, r2
 80077a2:	2b00      	cmp	r3, #0
 80077a4:	d10f      	bne.n	80077c6 <HAL_TIM_PWM_Stop+0x96>
 80077a6:	687b      	ldr	r3, [r7, #4]
 80077a8:	681b      	ldr	r3, [r3, #0]
 80077aa:	6a1a      	ldr	r2, [r3, #32]
 80077ac:	f240 4344 	movw	r3, #1092	; 0x444
 80077b0:	4013      	ands	r3, r2
 80077b2:	2b00      	cmp	r3, #0
 80077b4:	d107      	bne.n	80077c6 <HAL_TIM_PWM_Stop+0x96>
 80077b6:	687b      	ldr	r3, [r7, #4]
 80077b8:	681b      	ldr	r3, [r3, #0]
 80077ba:	681a      	ldr	r2, [r3, #0]
 80077bc:	687b      	ldr	r3, [r7, #4]
 80077be:	681b      	ldr	r3, [r3, #0]
 80077c0:	f022 0201 	bic.w	r2, r2, #1
 80077c4:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 80077c6:	683b      	ldr	r3, [r7, #0]
 80077c8:	2b00      	cmp	r3, #0
 80077ca:	d104      	bne.n	80077d6 <HAL_TIM_PWM_Stop+0xa6>
 80077cc:	687b      	ldr	r3, [r7, #4]
 80077ce:	2201      	movs	r2, #1
 80077d0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80077d4:	e013      	b.n	80077fe <HAL_TIM_PWM_Stop+0xce>
 80077d6:	683b      	ldr	r3, [r7, #0]
 80077d8:	2b04      	cmp	r3, #4
 80077da:	d104      	bne.n	80077e6 <HAL_TIM_PWM_Stop+0xb6>
 80077dc:	687b      	ldr	r3, [r7, #4]
 80077de:	2201      	movs	r2, #1
 80077e0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80077e4:	e00b      	b.n	80077fe <HAL_TIM_PWM_Stop+0xce>
 80077e6:	683b      	ldr	r3, [r7, #0]
 80077e8:	2b08      	cmp	r3, #8
 80077ea:	d104      	bne.n	80077f6 <HAL_TIM_PWM_Stop+0xc6>
 80077ec:	687b      	ldr	r3, [r7, #4]
 80077ee:	2201      	movs	r2, #1
 80077f0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80077f4:	e003      	b.n	80077fe <HAL_TIM_PWM_Stop+0xce>
 80077f6:	687b      	ldr	r3, [r7, #4]
 80077f8:	2201      	movs	r2, #1
 80077fa:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Return function status */
  return HAL_OK;
 80077fe:	2300      	movs	r3, #0
}
 8007800:	4618      	mov	r0, r3
 8007802:	3708      	adds	r7, #8
 8007804:	46bd      	mov	sp, r7
 8007806:	bd80      	pop	{r7, pc}
 8007808:	40010000 	.word	0x40010000
 800780c:	40010400 	.word	0x40010400

08007810 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8007810:	b580      	push	{r7, lr}
 8007812:	b082      	sub	sp, #8
 8007814:	af00      	add	r7, sp, #0
 8007816:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8007818:	687b      	ldr	r3, [r7, #4]
 800781a:	681b      	ldr	r3, [r3, #0]
 800781c:	691b      	ldr	r3, [r3, #16]
 800781e:	f003 0302 	and.w	r3, r3, #2
 8007822:	2b02      	cmp	r3, #2
 8007824:	d122      	bne.n	800786c <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8007826:	687b      	ldr	r3, [r7, #4]
 8007828:	681b      	ldr	r3, [r3, #0]
 800782a:	68db      	ldr	r3, [r3, #12]
 800782c:	f003 0302 	and.w	r3, r3, #2
 8007830:	2b02      	cmp	r3, #2
 8007832:	d11b      	bne.n	800786c <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8007834:	687b      	ldr	r3, [r7, #4]
 8007836:	681b      	ldr	r3, [r3, #0]
 8007838:	f06f 0202 	mvn.w	r2, #2
 800783c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800783e:	687b      	ldr	r3, [r7, #4]
 8007840:	2201      	movs	r2, #1
 8007842:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8007844:	687b      	ldr	r3, [r7, #4]
 8007846:	681b      	ldr	r3, [r3, #0]
 8007848:	699b      	ldr	r3, [r3, #24]
 800784a:	f003 0303 	and.w	r3, r3, #3
 800784e:	2b00      	cmp	r3, #0
 8007850:	d003      	beq.n	800785a <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8007852:	6878      	ldr	r0, [r7, #4]
 8007854:	f000 fa77 	bl	8007d46 <HAL_TIM_IC_CaptureCallback>
 8007858:	e005      	b.n	8007866 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800785a:	6878      	ldr	r0, [r7, #4]
 800785c:	f000 fa69 	bl	8007d32 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007860:	6878      	ldr	r0, [r7, #4]
 8007862:	f000 fa7a 	bl	8007d5a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007866:	687b      	ldr	r3, [r7, #4]
 8007868:	2200      	movs	r2, #0
 800786a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800786c:	687b      	ldr	r3, [r7, #4]
 800786e:	681b      	ldr	r3, [r3, #0]
 8007870:	691b      	ldr	r3, [r3, #16]
 8007872:	f003 0304 	and.w	r3, r3, #4
 8007876:	2b04      	cmp	r3, #4
 8007878:	d122      	bne.n	80078c0 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800787a:	687b      	ldr	r3, [r7, #4]
 800787c:	681b      	ldr	r3, [r3, #0]
 800787e:	68db      	ldr	r3, [r3, #12]
 8007880:	f003 0304 	and.w	r3, r3, #4
 8007884:	2b04      	cmp	r3, #4
 8007886:	d11b      	bne.n	80078c0 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8007888:	687b      	ldr	r3, [r7, #4]
 800788a:	681b      	ldr	r3, [r3, #0]
 800788c:	f06f 0204 	mvn.w	r2, #4
 8007890:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8007892:	687b      	ldr	r3, [r7, #4]
 8007894:	2202      	movs	r2, #2
 8007896:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8007898:	687b      	ldr	r3, [r7, #4]
 800789a:	681b      	ldr	r3, [r3, #0]
 800789c:	699b      	ldr	r3, [r3, #24]
 800789e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80078a2:	2b00      	cmp	r3, #0
 80078a4:	d003      	beq.n	80078ae <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80078a6:	6878      	ldr	r0, [r7, #4]
 80078a8:	f000 fa4d 	bl	8007d46 <HAL_TIM_IC_CaptureCallback>
 80078ac:	e005      	b.n	80078ba <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80078ae:	6878      	ldr	r0, [r7, #4]
 80078b0:	f000 fa3f 	bl	8007d32 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80078b4:	6878      	ldr	r0, [r7, #4]
 80078b6:	f000 fa50 	bl	8007d5a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80078ba:	687b      	ldr	r3, [r7, #4]
 80078bc:	2200      	movs	r2, #0
 80078be:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80078c0:	687b      	ldr	r3, [r7, #4]
 80078c2:	681b      	ldr	r3, [r3, #0]
 80078c4:	691b      	ldr	r3, [r3, #16]
 80078c6:	f003 0308 	and.w	r3, r3, #8
 80078ca:	2b08      	cmp	r3, #8
 80078cc:	d122      	bne.n	8007914 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80078ce:	687b      	ldr	r3, [r7, #4]
 80078d0:	681b      	ldr	r3, [r3, #0]
 80078d2:	68db      	ldr	r3, [r3, #12]
 80078d4:	f003 0308 	and.w	r3, r3, #8
 80078d8:	2b08      	cmp	r3, #8
 80078da:	d11b      	bne.n	8007914 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80078dc:	687b      	ldr	r3, [r7, #4]
 80078de:	681b      	ldr	r3, [r3, #0]
 80078e0:	f06f 0208 	mvn.w	r2, #8
 80078e4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80078e6:	687b      	ldr	r3, [r7, #4]
 80078e8:	2204      	movs	r2, #4
 80078ea:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80078ec:	687b      	ldr	r3, [r7, #4]
 80078ee:	681b      	ldr	r3, [r3, #0]
 80078f0:	69db      	ldr	r3, [r3, #28]
 80078f2:	f003 0303 	and.w	r3, r3, #3
 80078f6:	2b00      	cmp	r3, #0
 80078f8:	d003      	beq.n	8007902 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80078fa:	6878      	ldr	r0, [r7, #4]
 80078fc:	f000 fa23 	bl	8007d46 <HAL_TIM_IC_CaptureCallback>
 8007900:	e005      	b.n	800790e <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007902:	6878      	ldr	r0, [r7, #4]
 8007904:	f000 fa15 	bl	8007d32 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007908:	6878      	ldr	r0, [r7, #4]
 800790a:	f000 fa26 	bl	8007d5a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800790e:	687b      	ldr	r3, [r7, #4]
 8007910:	2200      	movs	r2, #0
 8007912:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8007914:	687b      	ldr	r3, [r7, #4]
 8007916:	681b      	ldr	r3, [r3, #0]
 8007918:	691b      	ldr	r3, [r3, #16]
 800791a:	f003 0310 	and.w	r3, r3, #16
 800791e:	2b10      	cmp	r3, #16
 8007920:	d122      	bne.n	8007968 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8007922:	687b      	ldr	r3, [r7, #4]
 8007924:	681b      	ldr	r3, [r3, #0]
 8007926:	68db      	ldr	r3, [r3, #12]
 8007928:	f003 0310 	and.w	r3, r3, #16
 800792c:	2b10      	cmp	r3, #16
 800792e:	d11b      	bne.n	8007968 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8007930:	687b      	ldr	r3, [r7, #4]
 8007932:	681b      	ldr	r3, [r3, #0]
 8007934:	f06f 0210 	mvn.w	r2, #16
 8007938:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800793a:	687b      	ldr	r3, [r7, #4]
 800793c:	2208      	movs	r2, #8
 800793e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8007940:	687b      	ldr	r3, [r7, #4]
 8007942:	681b      	ldr	r3, [r3, #0]
 8007944:	69db      	ldr	r3, [r3, #28]
 8007946:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800794a:	2b00      	cmp	r3, #0
 800794c:	d003      	beq.n	8007956 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800794e:	6878      	ldr	r0, [r7, #4]
 8007950:	f000 f9f9 	bl	8007d46 <HAL_TIM_IC_CaptureCallback>
 8007954:	e005      	b.n	8007962 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007956:	6878      	ldr	r0, [r7, #4]
 8007958:	f000 f9eb 	bl	8007d32 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800795c:	6878      	ldr	r0, [r7, #4]
 800795e:	f000 f9fc 	bl	8007d5a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007962:	687b      	ldr	r3, [r7, #4]
 8007964:	2200      	movs	r2, #0
 8007966:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8007968:	687b      	ldr	r3, [r7, #4]
 800796a:	681b      	ldr	r3, [r3, #0]
 800796c:	691b      	ldr	r3, [r3, #16]
 800796e:	f003 0301 	and.w	r3, r3, #1
 8007972:	2b01      	cmp	r3, #1
 8007974:	d10e      	bne.n	8007994 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8007976:	687b      	ldr	r3, [r7, #4]
 8007978:	681b      	ldr	r3, [r3, #0]
 800797a:	68db      	ldr	r3, [r3, #12]
 800797c:	f003 0301 	and.w	r3, r3, #1
 8007980:	2b01      	cmp	r3, #1
 8007982:	d107      	bne.n	8007994 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8007984:	687b      	ldr	r3, [r7, #4]
 8007986:	681b      	ldr	r3, [r3, #0]
 8007988:	f06f 0201 	mvn.w	r2, #1
 800798c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800798e:	6878      	ldr	r0, [r7, #4]
 8007990:	f7f9 fc68 	bl	8001264 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8007994:	687b      	ldr	r3, [r7, #4]
 8007996:	681b      	ldr	r3, [r3, #0]
 8007998:	691b      	ldr	r3, [r3, #16]
 800799a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800799e:	2b80      	cmp	r3, #128	; 0x80
 80079a0:	d10e      	bne.n	80079c0 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80079a2:	687b      	ldr	r3, [r7, #4]
 80079a4:	681b      	ldr	r3, [r3, #0]
 80079a6:	68db      	ldr	r3, [r3, #12]
 80079a8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80079ac:	2b80      	cmp	r3, #128	; 0x80
 80079ae:	d107      	bne.n	80079c0 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80079b0:	687b      	ldr	r3, [r7, #4]
 80079b2:	681b      	ldr	r3, [r3, #0]
 80079b4:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80079b8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80079ba:	6878      	ldr	r0, [r7, #4]
 80079bc:	f000 fd78 	bl	80084b0 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80079c0:	687b      	ldr	r3, [r7, #4]
 80079c2:	681b      	ldr	r3, [r3, #0]
 80079c4:	691b      	ldr	r3, [r3, #16]
 80079c6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80079ca:	2b40      	cmp	r3, #64	; 0x40
 80079cc:	d10e      	bne.n	80079ec <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80079ce:	687b      	ldr	r3, [r7, #4]
 80079d0:	681b      	ldr	r3, [r3, #0]
 80079d2:	68db      	ldr	r3, [r3, #12]
 80079d4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80079d8:	2b40      	cmp	r3, #64	; 0x40
 80079da:	d107      	bne.n	80079ec <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80079dc:	687b      	ldr	r3, [r7, #4]
 80079de:	681b      	ldr	r3, [r3, #0]
 80079e0:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80079e4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80079e6:	6878      	ldr	r0, [r7, #4]
 80079e8:	f000 f9c1 	bl	8007d6e <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80079ec:	687b      	ldr	r3, [r7, #4]
 80079ee:	681b      	ldr	r3, [r3, #0]
 80079f0:	691b      	ldr	r3, [r3, #16]
 80079f2:	f003 0320 	and.w	r3, r3, #32
 80079f6:	2b20      	cmp	r3, #32
 80079f8:	d10e      	bne.n	8007a18 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80079fa:	687b      	ldr	r3, [r7, #4]
 80079fc:	681b      	ldr	r3, [r3, #0]
 80079fe:	68db      	ldr	r3, [r3, #12]
 8007a00:	f003 0320 	and.w	r3, r3, #32
 8007a04:	2b20      	cmp	r3, #32
 8007a06:	d107      	bne.n	8007a18 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8007a08:	687b      	ldr	r3, [r7, #4]
 8007a0a:	681b      	ldr	r3, [r3, #0]
 8007a0c:	f06f 0220 	mvn.w	r2, #32
 8007a10:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8007a12:	6878      	ldr	r0, [r7, #4]
 8007a14:	f000 fd42 	bl	800849c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8007a18:	bf00      	nop
 8007a1a:	3708      	adds	r7, #8
 8007a1c:	46bd      	mov	sp, r7
 8007a1e:	bd80      	pop	{r7, pc}

08007a20 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8007a20:	b580      	push	{r7, lr}
 8007a22:	b086      	sub	sp, #24
 8007a24:	af00      	add	r7, sp, #0
 8007a26:	60f8      	str	r0, [r7, #12]
 8007a28:	60b9      	str	r1, [r7, #8]
 8007a2a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8007a2c:	2300      	movs	r3, #0
 8007a2e:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8007a30:	68fb      	ldr	r3, [r7, #12]
 8007a32:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007a36:	2b01      	cmp	r3, #1
 8007a38:	d101      	bne.n	8007a3e <HAL_TIM_PWM_ConfigChannel+0x1e>
 8007a3a:	2302      	movs	r3, #2
 8007a3c:	e0ae      	b.n	8007b9c <HAL_TIM_PWM_ConfigChannel+0x17c>
 8007a3e:	68fb      	ldr	r3, [r7, #12]
 8007a40:	2201      	movs	r2, #1
 8007a42:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8007a46:	687b      	ldr	r3, [r7, #4]
 8007a48:	2b0c      	cmp	r3, #12
 8007a4a:	f200 809f 	bhi.w	8007b8c <HAL_TIM_PWM_ConfigChannel+0x16c>
 8007a4e:	a201      	add	r2, pc, #4	; (adr r2, 8007a54 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8007a50:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007a54:	08007a89 	.word	0x08007a89
 8007a58:	08007b8d 	.word	0x08007b8d
 8007a5c:	08007b8d 	.word	0x08007b8d
 8007a60:	08007b8d 	.word	0x08007b8d
 8007a64:	08007ac9 	.word	0x08007ac9
 8007a68:	08007b8d 	.word	0x08007b8d
 8007a6c:	08007b8d 	.word	0x08007b8d
 8007a70:	08007b8d 	.word	0x08007b8d
 8007a74:	08007b0b 	.word	0x08007b0b
 8007a78:	08007b8d 	.word	0x08007b8d
 8007a7c:	08007b8d 	.word	0x08007b8d
 8007a80:	08007b8d 	.word	0x08007b8d
 8007a84:	08007b4b 	.word	0x08007b4b
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8007a88:	68fb      	ldr	r3, [r7, #12]
 8007a8a:	681b      	ldr	r3, [r3, #0]
 8007a8c:	68b9      	ldr	r1, [r7, #8]
 8007a8e:	4618      	mov	r0, r3
 8007a90:	f000 fa18 	bl	8007ec4 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8007a94:	68fb      	ldr	r3, [r7, #12]
 8007a96:	681b      	ldr	r3, [r3, #0]
 8007a98:	699a      	ldr	r2, [r3, #24]
 8007a9a:	68fb      	ldr	r3, [r7, #12]
 8007a9c:	681b      	ldr	r3, [r3, #0]
 8007a9e:	f042 0208 	orr.w	r2, r2, #8
 8007aa2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8007aa4:	68fb      	ldr	r3, [r7, #12]
 8007aa6:	681b      	ldr	r3, [r3, #0]
 8007aa8:	699a      	ldr	r2, [r3, #24]
 8007aaa:	68fb      	ldr	r3, [r7, #12]
 8007aac:	681b      	ldr	r3, [r3, #0]
 8007aae:	f022 0204 	bic.w	r2, r2, #4
 8007ab2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8007ab4:	68fb      	ldr	r3, [r7, #12]
 8007ab6:	681b      	ldr	r3, [r3, #0]
 8007ab8:	6999      	ldr	r1, [r3, #24]
 8007aba:	68bb      	ldr	r3, [r7, #8]
 8007abc:	691a      	ldr	r2, [r3, #16]
 8007abe:	68fb      	ldr	r3, [r7, #12]
 8007ac0:	681b      	ldr	r3, [r3, #0]
 8007ac2:	430a      	orrs	r2, r1
 8007ac4:	619a      	str	r2, [r3, #24]
      break;
 8007ac6:	e064      	b.n	8007b92 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8007ac8:	68fb      	ldr	r3, [r7, #12]
 8007aca:	681b      	ldr	r3, [r3, #0]
 8007acc:	68b9      	ldr	r1, [r7, #8]
 8007ace:	4618      	mov	r0, r3
 8007ad0:	f000 fa68 	bl	8007fa4 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8007ad4:	68fb      	ldr	r3, [r7, #12]
 8007ad6:	681b      	ldr	r3, [r3, #0]
 8007ad8:	699a      	ldr	r2, [r3, #24]
 8007ada:	68fb      	ldr	r3, [r7, #12]
 8007adc:	681b      	ldr	r3, [r3, #0]
 8007ade:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8007ae2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8007ae4:	68fb      	ldr	r3, [r7, #12]
 8007ae6:	681b      	ldr	r3, [r3, #0]
 8007ae8:	699a      	ldr	r2, [r3, #24]
 8007aea:	68fb      	ldr	r3, [r7, #12]
 8007aec:	681b      	ldr	r3, [r3, #0]
 8007aee:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007af2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8007af4:	68fb      	ldr	r3, [r7, #12]
 8007af6:	681b      	ldr	r3, [r3, #0]
 8007af8:	6999      	ldr	r1, [r3, #24]
 8007afa:	68bb      	ldr	r3, [r7, #8]
 8007afc:	691b      	ldr	r3, [r3, #16]
 8007afe:	021a      	lsls	r2, r3, #8
 8007b00:	68fb      	ldr	r3, [r7, #12]
 8007b02:	681b      	ldr	r3, [r3, #0]
 8007b04:	430a      	orrs	r2, r1
 8007b06:	619a      	str	r2, [r3, #24]
      break;
 8007b08:	e043      	b.n	8007b92 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8007b0a:	68fb      	ldr	r3, [r7, #12]
 8007b0c:	681b      	ldr	r3, [r3, #0]
 8007b0e:	68b9      	ldr	r1, [r7, #8]
 8007b10:	4618      	mov	r0, r3
 8007b12:	f000 fabd 	bl	8008090 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8007b16:	68fb      	ldr	r3, [r7, #12]
 8007b18:	681b      	ldr	r3, [r3, #0]
 8007b1a:	69da      	ldr	r2, [r3, #28]
 8007b1c:	68fb      	ldr	r3, [r7, #12]
 8007b1e:	681b      	ldr	r3, [r3, #0]
 8007b20:	f042 0208 	orr.w	r2, r2, #8
 8007b24:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8007b26:	68fb      	ldr	r3, [r7, #12]
 8007b28:	681b      	ldr	r3, [r3, #0]
 8007b2a:	69da      	ldr	r2, [r3, #28]
 8007b2c:	68fb      	ldr	r3, [r7, #12]
 8007b2e:	681b      	ldr	r3, [r3, #0]
 8007b30:	f022 0204 	bic.w	r2, r2, #4
 8007b34:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8007b36:	68fb      	ldr	r3, [r7, #12]
 8007b38:	681b      	ldr	r3, [r3, #0]
 8007b3a:	69d9      	ldr	r1, [r3, #28]
 8007b3c:	68bb      	ldr	r3, [r7, #8]
 8007b3e:	691a      	ldr	r2, [r3, #16]
 8007b40:	68fb      	ldr	r3, [r7, #12]
 8007b42:	681b      	ldr	r3, [r3, #0]
 8007b44:	430a      	orrs	r2, r1
 8007b46:	61da      	str	r2, [r3, #28]
      break;
 8007b48:	e023      	b.n	8007b92 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8007b4a:	68fb      	ldr	r3, [r7, #12]
 8007b4c:	681b      	ldr	r3, [r3, #0]
 8007b4e:	68b9      	ldr	r1, [r7, #8]
 8007b50:	4618      	mov	r0, r3
 8007b52:	f000 fb11 	bl	8008178 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8007b56:	68fb      	ldr	r3, [r7, #12]
 8007b58:	681b      	ldr	r3, [r3, #0]
 8007b5a:	69da      	ldr	r2, [r3, #28]
 8007b5c:	68fb      	ldr	r3, [r7, #12]
 8007b5e:	681b      	ldr	r3, [r3, #0]
 8007b60:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8007b64:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8007b66:	68fb      	ldr	r3, [r7, #12]
 8007b68:	681b      	ldr	r3, [r3, #0]
 8007b6a:	69da      	ldr	r2, [r3, #28]
 8007b6c:	68fb      	ldr	r3, [r7, #12]
 8007b6e:	681b      	ldr	r3, [r3, #0]
 8007b70:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007b74:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8007b76:	68fb      	ldr	r3, [r7, #12]
 8007b78:	681b      	ldr	r3, [r3, #0]
 8007b7a:	69d9      	ldr	r1, [r3, #28]
 8007b7c:	68bb      	ldr	r3, [r7, #8]
 8007b7e:	691b      	ldr	r3, [r3, #16]
 8007b80:	021a      	lsls	r2, r3, #8
 8007b82:	68fb      	ldr	r3, [r7, #12]
 8007b84:	681b      	ldr	r3, [r3, #0]
 8007b86:	430a      	orrs	r2, r1
 8007b88:	61da      	str	r2, [r3, #28]
      break;
 8007b8a:	e002      	b.n	8007b92 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8007b8c:	2301      	movs	r3, #1
 8007b8e:	75fb      	strb	r3, [r7, #23]
      break;
 8007b90:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8007b92:	68fb      	ldr	r3, [r7, #12]
 8007b94:	2200      	movs	r2, #0
 8007b96:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8007b9a:	7dfb      	ldrb	r3, [r7, #23]
}
 8007b9c:	4618      	mov	r0, r3
 8007b9e:	3718      	adds	r7, #24
 8007ba0:	46bd      	mov	sp, r7
 8007ba2:	bd80      	pop	{r7, pc}

08007ba4 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8007ba4:	b580      	push	{r7, lr}
 8007ba6:	b084      	sub	sp, #16
 8007ba8:	af00      	add	r7, sp, #0
 8007baa:	6078      	str	r0, [r7, #4]
 8007bac:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8007bae:	2300      	movs	r3, #0
 8007bb0:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8007bb2:	687b      	ldr	r3, [r7, #4]
 8007bb4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007bb8:	2b01      	cmp	r3, #1
 8007bba:	d101      	bne.n	8007bc0 <HAL_TIM_ConfigClockSource+0x1c>
 8007bbc:	2302      	movs	r3, #2
 8007bbe:	e0b4      	b.n	8007d2a <HAL_TIM_ConfigClockSource+0x186>
 8007bc0:	687b      	ldr	r3, [r7, #4]
 8007bc2:	2201      	movs	r2, #1
 8007bc4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8007bc8:	687b      	ldr	r3, [r7, #4]
 8007bca:	2202      	movs	r2, #2
 8007bcc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8007bd0:	687b      	ldr	r3, [r7, #4]
 8007bd2:	681b      	ldr	r3, [r3, #0]
 8007bd4:	689b      	ldr	r3, [r3, #8]
 8007bd6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8007bd8:	68bb      	ldr	r3, [r7, #8]
 8007bda:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8007bde:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007be0:	68bb      	ldr	r3, [r7, #8]
 8007be2:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8007be6:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8007be8:	687b      	ldr	r3, [r7, #4]
 8007bea:	681b      	ldr	r3, [r3, #0]
 8007bec:	68ba      	ldr	r2, [r7, #8]
 8007bee:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8007bf0:	683b      	ldr	r3, [r7, #0]
 8007bf2:	681b      	ldr	r3, [r3, #0]
 8007bf4:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007bf8:	d03e      	beq.n	8007c78 <HAL_TIM_ConfigClockSource+0xd4>
 8007bfa:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007bfe:	f200 8087 	bhi.w	8007d10 <HAL_TIM_ConfigClockSource+0x16c>
 8007c02:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007c06:	f000 8086 	beq.w	8007d16 <HAL_TIM_ConfigClockSource+0x172>
 8007c0a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007c0e:	d87f      	bhi.n	8007d10 <HAL_TIM_ConfigClockSource+0x16c>
 8007c10:	2b70      	cmp	r3, #112	; 0x70
 8007c12:	d01a      	beq.n	8007c4a <HAL_TIM_ConfigClockSource+0xa6>
 8007c14:	2b70      	cmp	r3, #112	; 0x70
 8007c16:	d87b      	bhi.n	8007d10 <HAL_TIM_ConfigClockSource+0x16c>
 8007c18:	2b60      	cmp	r3, #96	; 0x60
 8007c1a:	d050      	beq.n	8007cbe <HAL_TIM_ConfigClockSource+0x11a>
 8007c1c:	2b60      	cmp	r3, #96	; 0x60
 8007c1e:	d877      	bhi.n	8007d10 <HAL_TIM_ConfigClockSource+0x16c>
 8007c20:	2b50      	cmp	r3, #80	; 0x50
 8007c22:	d03c      	beq.n	8007c9e <HAL_TIM_ConfigClockSource+0xfa>
 8007c24:	2b50      	cmp	r3, #80	; 0x50
 8007c26:	d873      	bhi.n	8007d10 <HAL_TIM_ConfigClockSource+0x16c>
 8007c28:	2b40      	cmp	r3, #64	; 0x40
 8007c2a:	d058      	beq.n	8007cde <HAL_TIM_ConfigClockSource+0x13a>
 8007c2c:	2b40      	cmp	r3, #64	; 0x40
 8007c2e:	d86f      	bhi.n	8007d10 <HAL_TIM_ConfigClockSource+0x16c>
 8007c30:	2b30      	cmp	r3, #48	; 0x30
 8007c32:	d064      	beq.n	8007cfe <HAL_TIM_ConfigClockSource+0x15a>
 8007c34:	2b30      	cmp	r3, #48	; 0x30
 8007c36:	d86b      	bhi.n	8007d10 <HAL_TIM_ConfigClockSource+0x16c>
 8007c38:	2b20      	cmp	r3, #32
 8007c3a:	d060      	beq.n	8007cfe <HAL_TIM_ConfigClockSource+0x15a>
 8007c3c:	2b20      	cmp	r3, #32
 8007c3e:	d867      	bhi.n	8007d10 <HAL_TIM_ConfigClockSource+0x16c>
 8007c40:	2b00      	cmp	r3, #0
 8007c42:	d05c      	beq.n	8007cfe <HAL_TIM_ConfigClockSource+0x15a>
 8007c44:	2b10      	cmp	r3, #16
 8007c46:	d05a      	beq.n	8007cfe <HAL_TIM_ConfigClockSource+0x15a>
 8007c48:	e062      	b.n	8007d10 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8007c4a:	687b      	ldr	r3, [r7, #4]
 8007c4c:	6818      	ldr	r0, [r3, #0]
 8007c4e:	683b      	ldr	r3, [r7, #0]
 8007c50:	6899      	ldr	r1, [r3, #8]
 8007c52:	683b      	ldr	r3, [r7, #0]
 8007c54:	685a      	ldr	r2, [r3, #4]
 8007c56:	683b      	ldr	r3, [r7, #0]
 8007c58:	68db      	ldr	r3, [r3, #12]
 8007c5a:	f000 fb5d 	bl	8008318 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8007c5e:	687b      	ldr	r3, [r7, #4]
 8007c60:	681b      	ldr	r3, [r3, #0]
 8007c62:	689b      	ldr	r3, [r3, #8]
 8007c64:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8007c66:	68bb      	ldr	r3, [r7, #8]
 8007c68:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8007c6c:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8007c6e:	687b      	ldr	r3, [r7, #4]
 8007c70:	681b      	ldr	r3, [r3, #0]
 8007c72:	68ba      	ldr	r2, [r7, #8]
 8007c74:	609a      	str	r2, [r3, #8]
      break;
 8007c76:	e04f      	b.n	8007d18 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8007c78:	687b      	ldr	r3, [r7, #4]
 8007c7a:	6818      	ldr	r0, [r3, #0]
 8007c7c:	683b      	ldr	r3, [r7, #0]
 8007c7e:	6899      	ldr	r1, [r3, #8]
 8007c80:	683b      	ldr	r3, [r7, #0]
 8007c82:	685a      	ldr	r2, [r3, #4]
 8007c84:	683b      	ldr	r3, [r7, #0]
 8007c86:	68db      	ldr	r3, [r3, #12]
 8007c88:	f000 fb46 	bl	8008318 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8007c8c:	687b      	ldr	r3, [r7, #4]
 8007c8e:	681b      	ldr	r3, [r3, #0]
 8007c90:	689a      	ldr	r2, [r3, #8]
 8007c92:	687b      	ldr	r3, [r7, #4]
 8007c94:	681b      	ldr	r3, [r3, #0]
 8007c96:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8007c9a:	609a      	str	r2, [r3, #8]
      break;
 8007c9c:	e03c      	b.n	8007d18 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8007c9e:	687b      	ldr	r3, [r7, #4]
 8007ca0:	6818      	ldr	r0, [r3, #0]
 8007ca2:	683b      	ldr	r3, [r7, #0]
 8007ca4:	6859      	ldr	r1, [r3, #4]
 8007ca6:	683b      	ldr	r3, [r7, #0]
 8007ca8:	68db      	ldr	r3, [r3, #12]
 8007caa:	461a      	mov	r2, r3
 8007cac:	f000 faba 	bl	8008224 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8007cb0:	687b      	ldr	r3, [r7, #4]
 8007cb2:	681b      	ldr	r3, [r3, #0]
 8007cb4:	2150      	movs	r1, #80	; 0x50
 8007cb6:	4618      	mov	r0, r3
 8007cb8:	f000 fb13 	bl	80082e2 <TIM_ITRx_SetConfig>
      break;
 8007cbc:	e02c      	b.n	8007d18 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8007cbe:	687b      	ldr	r3, [r7, #4]
 8007cc0:	6818      	ldr	r0, [r3, #0]
 8007cc2:	683b      	ldr	r3, [r7, #0]
 8007cc4:	6859      	ldr	r1, [r3, #4]
 8007cc6:	683b      	ldr	r3, [r7, #0]
 8007cc8:	68db      	ldr	r3, [r3, #12]
 8007cca:	461a      	mov	r2, r3
 8007ccc:	f000 fad9 	bl	8008282 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8007cd0:	687b      	ldr	r3, [r7, #4]
 8007cd2:	681b      	ldr	r3, [r3, #0]
 8007cd4:	2160      	movs	r1, #96	; 0x60
 8007cd6:	4618      	mov	r0, r3
 8007cd8:	f000 fb03 	bl	80082e2 <TIM_ITRx_SetConfig>
      break;
 8007cdc:	e01c      	b.n	8007d18 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8007cde:	687b      	ldr	r3, [r7, #4]
 8007ce0:	6818      	ldr	r0, [r3, #0]
 8007ce2:	683b      	ldr	r3, [r7, #0]
 8007ce4:	6859      	ldr	r1, [r3, #4]
 8007ce6:	683b      	ldr	r3, [r7, #0]
 8007ce8:	68db      	ldr	r3, [r3, #12]
 8007cea:	461a      	mov	r2, r3
 8007cec:	f000 fa9a 	bl	8008224 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8007cf0:	687b      	ldr	r3, [r7, #4]
 8007cf2:	681b      	ldr	r3, [r3, #0]
 8007cf4:	2140      	movs	r1, #64	; 0x40
 8007cf6:	4618      	mov	r0, r3
 8007cf8:	f000 faf3 	bl	80082e2 <TIM_ITRx_SetConfig>
      break;
 8007cfc:	e00c      	b.n	8007d18 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8007cfe:	687b      	ldr	r3, [r7, #4]
 8007d00:	681a      	ldr	r2, [r3, #0]
 8007d02:	683b      	ldr	r3, [r7, #0]
 8007d04:	681b      	ldr	r3, [r3, #0]
 8007d06:	4619      	mov	r1, r3
 8007d08:	4610      	mov	r0, r2
 8007d0a:	f000 faea 	bl	80082e2 <TIM_ITRx_SetConfig>
      break;
 8007d0e:	e003      	b.n	8007d18 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8007d10:	2301      	movs	r3, #1
 8007d12:	73fb      	strb	r3, [r7, #15]
      break;
 8007d14:	e000      	b.n	8007d18 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8007d16:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8007d18:	687b      	ldr	r3, [r7, #4]
 8007d1a:	2201      	movs	r2, #1
 8007d1c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8007d20:	687b      	ldr	r3, [r7, #4]
 8007d22:	2200      	movs	r2, #0
 8007d24:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8007d28:	7bfb      	ldrb	r3, [r7, #15]
}
 8007d2a:	4618      	mov	r0, r3
 8007d2c:	3710      	adds	r7, #16
 8007d2e:	46bd      	mov	sp, r7
 8007d30:	bd80      	pop	{r7, pc}

08007d32 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8007d32:	b480      	push	{r7}
 8007d34:	b083      	sub	sp, #12
 8007d36:	af00      	add	r7, sp, #0
 8007d38:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8007d3a:	bf00      	nop
 8007d3c:	370c      	adds	r7, #12
 8007d3e:	46bd      	mov	sp, r7
 8007d40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d44:	4770      	bx	lr

08007d46 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8007d46:	b480      	push	{r7}
 8007d48:	b083      	sub	sp, #12
 8007d4a:	af00      	add	r7, sp, #0
 8007d4c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8007d4e:	bf00      	nop
 8007d50:	370c      	adds	r7, #12
 8007d52:	46bd      	mov	sp, r7
 8007d54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d58:	4770      	bx	lr

08007d5a <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8007d5a:	b480      	push	{r7}
 8007d5c:	b083      	sub	sp, #12
 8007d5e:	af00      	add	r7, sp, #0
 8007d60:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8007d62:	bf00      	nop
 8007d64:	370c      	adds	r7, #12
 8007d66:	46bd      	mov	sp, r7
 8007d68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d6c:	4770      	bx	lr

08007d6e <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8007d6e:	b480      	push	{r7}
 8007d70:	b083      	sub	sp, #12
 8007d72:	af00      	add	r7, sp, #0
 8007d74:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8007d76:	bf00      	nop
 8007d78:	370c      	adds	r7, #12
 8007d7a:	46bd      	mov	sp, r7
 8007d7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d80:	4770      	bx	lr
	...

08007d84 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8007d84:	b480      	push	{r7}
 8007d86:	b085      	sub	sp, #20
 8007d88:	af00      	add	r7, sp, #0
 8007d8a:	6078      	str	r0, [r7, #4]
 8007d8c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8007d8e:	687b      	ldr	r3, [r7, #4]
 8007d90:	681b      	ldr	r3, [r3, #0]
 8007d92:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8007d94:	687b      	ldr	r3, [r7, #4]
 8007d96:	4a40      	ldr	r2, [pc, #256]	; (8007e98 <TIM_Base_SetConfig+0x114>)
 8007d98:	4293      	cmp	r3, r2
 8007d9a:	d013      	beq.n	8007dc4 <TIM_Base_SetConfig+0x40>
 8007d9c:	687b      	ldr	r3, [r7, #4]
 8007d9e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007da2:	d00f      	beq.n	8007dc4 <TIM_Base_SetConfig+0x40>
 8007da4:	687b      	ldr	r3, [r7, #4]
 8007da6:	4a3d      	ldr	r2, [pc, #244]	; (8007e9c <TIM_Base_SetConfig+0x118>)
 8007da8:	4293      	cmp	r3, r2
 8007daa:	d00b      	beq.n	8007dc4 <TIM_Base_SetConfig+0x40>
 8007dac:	687b      	ldr	r3, [r7, #4]
 8007dae:	4a3c      	ldr	r2, [pc, #240]	; (8007ea0 <TIM_Base_SetConfig+0x11c>)
 8007db0:	4293      	cmp	r3, r2
 8007db2:	d007      	beq.n	8007dc4 <TIM_Base_SetConfig+0x40>
 8007db4:	687b      	ldr	r3, [r7, #4]
 8007db6:	4a3b      	ldr	r2, [pc, #236]	; (8007ea4 <TIM_Base_SetConfig+0x120>)
 8007db8:	4293      	cmp	r3, r2
 8007dba:	d003      	beq.n	8007dc4 <TIM_Base_SetConfig+0x40>
 8007dbc:	687b      	ldr	r3, [r7, #4]
 8007dbe:	4a3a      	ldr	r2, [pc, #232]	; (8007ea8 <TIM_Base_SetConfig+0x124>)
 8007dc0:	4293      	cmp	r3, r2
 8007dc2:	d108      	bne.n	8007dd6 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8007dc4:	68fb      	ldr	r3, [r7, #12]
 8007dc6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007dca:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8007dcc:	683b      	ldr	r3, [r7, #0]
 8007dce:	685b      	ldr	r3, [r3, #4]
 8007dd0:	68fa      	ldr	r2, [r7, #12]
 8007dd2:	4313      	orrs	r3, r2
 8007dd4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8007dd6:	687b      	ldr	r3, [r7, #4]
 8007dd8:	4a2f      	ldr	r2, [pc, #188]	; (8007e98 <TIM_Base_SetConfig+0x114>)
 8007dda:	4293      	cmp	r3, r2
 8007ddc:	d02b      	beq.n	8007e36 <TIM_Base_SetConfig+0xb2>
 8007dde:	687b      	ldr	r3, [r7, #4]
 8007de0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007de4:	d027      	beq.n	8007e36 <TIM_Base_SetConfig+0xb2>
 8007de6:	687b      	ldr	r3, [r7, #4]
 8007de8:	4a2c      	ldr	r2, [pc, #176]	; (8007e9c <TIM_Base_SetConfig+0x118>)
 8007dea:	4293      	cmp	r3, r2
 8007dec:	d023      	beq.n	8007e36 <TIM_Base_SetConfig+0xb2>
 8007dee:	687b      	ldr	r3, [r7, #4]
 8007df0:	4a2b      	ldr	r2, [pc, #172]	; (8007ea0 <TIM_Base_SetConfig+0x11c>)
 8007df2:	4293      	cmp	r3, r2
 8007df4:	d01f      	beq.n	8007e36 <TIM_Base_SetConfig+0xb2>
 8007df6:	687b      	ldr	r3, [r7, #4]
 8007df8:	4a2a      	ldr	r2, [pc, #168]	; (8007ea4 <TIM_Base_SetConfig+0x120>)
 8007dfa:	4293      	cmp	r3, r2
 8007dfc:	d01b      	beq.n	8007e36 <TIM_Base_SetConfig+0xb2>
 8007dfe:	687b      	ldr	r3, [r7, #4]
 8007e00:	4a29      	ldr	r2, [pc, #164]	; (8007ea8 <TIM_Base_SetConfig+0x124>)
 8007e02:	4293      	cmp	r3, r2
 8007e04:	d017      	beq.n	8007e36 <TIM_Base_SetConfig+0xb2>
 8007e06:	687b      	ldr	r3, [r7, #4]
 8007e08:	4a28      	ldr	r2, [pc, #160]	; (8007eac <TIM_Base_SetConfig+0x128>)
 8007e0a:	4293      	cmp	r3, r2
 8007e0c:	d013      	beq.n	8007e36 <TIM_Base_SetConfig+0xb2>
 8007e0e:	687b      	ldr	r3, [r7, #4]
 8007e10:	4a27      	ldr	r2, [pc, #156]	; (8007eb0 <TIM_Base_SetConfig+0x12c>)
 8007e12:	4293      	cmp	r3, r2
 8007e14:	d00f      	beq.n	8007e36 <TIM_Base_SetConfig+0xb2>
 8007e16:	687b      	ldr	r3, [r7, #4]
 8007e18:	4a26      	ldr	r2, [pc, #152]	; (8007eb4 <TIM_Base_SetConfig+0x130>)
 8007e1a:	4293      	cmp	r3, r2
 8007e1c:	d00b      	beq.n	8007e36 <TIM_Base_SetConfig+0xb2>
 8007e1e:	687b      	ldr	r3, [r7, #4]
 8007e20:	4a25      	ldr	r2, [pc, #148]	; (8007eb8 <TIM_Base_SetConfig+0x134>)
 8007e22:	4293      	cmp	r3, r2
 8007e24:	d007      	beq.n	8007e36 <TIM_Base_SetConfig+0xb2>
 8007e26:	687b      	ldr	r3, [r7, #4]
 8007e28:	4a24      	ldr	r2, [pc, #144]	; (8007ebc <TIM_Base_SetConfig+0x138>)
 8007e2a:	4293      	cmp	r3, r2
 8007e2c:	d003      	beq.n	8007e36 <TIM_Base_SetConfig+0xb2>
 8007e2e:	687b      	ldr	r3, [r7, #4]
 8007e30:	4a23      	ldr	r2, [pc, #140]	; (8007ec0 <TIM_Base_SetConfig+0x13c>)
 8007e32:	4293      	cmp	r3, r2
 8007e34:	d108      	bne.n	8007e48 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8007e36:	68fb      	ldr	r3, [r7, #12]
 8007e38:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007e3c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8007e3e:	683b      	ldr	r3, [r7, #0]
 8007e40:	68db      	ldr	r3, [r3, #12]
 8007e42:	68fa      	ldr	r2, [r7, #12]
 8007e44:	4313      	orrs	r3, r2
 8007e46:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8007e48:	68fb      	ldr	r3, [r7, #12]
 8007e4a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8007e4e:	683b      	ldr	r3, [r7, #0]
 8007e50:	695b      	ldr	r3, [r3, #20]
 8007e52:	4313      	orrs	r3, r2
 8007e54:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8007e56:	687b      	ldr	r3, [r7, #4]
 8007e58:	68fa      	ldr	r2, [r7, #12]
 8007e5a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8007e5c:	683b      	ldr	r3, [r7, #0]
 8007e5e:	689a      	ldr	r2, [r3, #8]
 8007e60:	687b      	ldr	r3, [r7, #4]
 8007e62:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8007e64:	683b      	ldr	r3, [r7, #0]
 8007e66:	681a      	ldr	r2, [r3, #0]
 8007e68:	687b      	ldr	r3, [r7, #4]
 8007e6a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8007e6c:	687b      	ldr	r3, [r7, #4]
 8007e6e:	4a0a      	ldr	r2, [pc, #40]	; (8007e98 <TIM_Base_SetConfig+0x114>)
 8007e70:	4293      	cmp	r3, r2
 8007e72:	d003      	beq.n	8007e7c <TIM_Base_SetConfig+0xf8>
 8007e74:	687b      	ldr	r3, [r7, #4]
 8007e76:	4a0c      	ldr	r2, [pc, #48]	; (8007ea8 <TIM_Base_SetConfig+0x124>)
 8007e78:	4293      	cmp	r3, r2
 8007e7a:	d103      	bne.n	8007e84 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8007e7c:	683b      	ldr	r3, [r7, #0]
 8007e7e:	691a      	ldr	r2, [r3, #16]
 8007e80:	687b      	ldr	r3, [r7, #4]
 8007e82:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8007e84:	687b      	ldr	r3, [r7, #4]
 8007e86:	2201      	movs	r2, #1
 8007e88:	615a      	str	r2, [r3, #20]
}
 8007e8a:	bf00      	nop
 8007e8c:	3714      	adds	r7, #20
 8007e8e:	46bd      	mov	sp, r7
 8007e90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e94:	4770      	bx	lr
 8007e96:	bf00      	nop
 8007e98:	40010000 	.word	0x40010000
 8007e9c:	40000400 	.word	0x40000400
 8007ea0:	40000800 	.word	0x40000800
 8007ea4:	40000c00 	.word	0x40000c00
 8007ea8:	40010400 	.word	0x40010400
 8007eac:	40014000 	.word	0x40014000
 8007eb0:	40014400 	.word	0x40014400
 8007eb4:	40014800 	.word	0x40014800
 8007eb8:	40001800 	.word	0x40001800
 8007ebc:	40001c00 	.word	0x40001c00
 8007ec0:	40002000 	.word	0x40002000

08007ec4 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8007ec4:	b480      	push	{r7}
 8007ec6:	b087      	sub	sp, #28
 8007ec8:	af00      	add	r7, sp, #0
 8007eca:	6078      	str	r0, [r7, #4]
 8007ecc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007ece:	687b      	ldr	r3, [r7, #4]
 8007ed0:	6a1b      	ldr	r3, [r3, #32]
 8007ed2:	f023 0201 	bic.w	r2, r3, #1
 8007ed6:	687b      	ldr	r3, [r7, #4]
 8007ed8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007eda:	687b      	ldr	r3, [r7, #4]
 8007edc:	6a1b      	ldr	r3, [r3, #32]
 8007ede:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007ee0:	687b      	ldr	r3, [r7, #4]
 8007ee2:	685b      	ldr	r3, [r3, #4]
 8007ee4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8007ee6:	687b      	ldr	r3, [r7, #4]
 8007ee8:	699b      	ldr	r3, [r3, #24]
 8007eea:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8007eec:	68fb      	ldr	r3, [r7, #12]
 8007eee:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007ef2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8007ef4:	68fb      	ldr	r3, [r7, #12]
 8007ef6:	f023 0303 	bic.w	r3, r3, #3
 8007efa:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007efc:	683b      	ldr	r3, [r7, #0]
 8007efe:	681b      	ldr	r3, [r3, #0]
 8007f00:	68fa      	ldr	r2, [r7, #12]
 8007f02:	4313      	orrs	r3, r2
 8007f04:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8007f06:	697b      	ldr	r3, [r7, #20]
 8007f08:	f023 0302 	bic.w	r3, r3, #2
 8007f0c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8007f0e:	683b      	ldr	r3, [r7, #0]
 8007f10:	689b      	ldr	r3, [r3, #8]
 8007f12:	697a      	ldr	r2, [r7, #20]
 8007f14:	4313      	orrs	r3, r2
 8007f16:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8007f18:	687b      	ldr	r3, [r7, #4]
 8007f1a:	4a20      	ldr	r2, [pc, #128]	; (8007f9c <TIM_OC1_SetConfig+0xd8>)
 8007f1c:	4293      	cmp	r3, r2
 8007f1e:	d003      	beq.n	8007f28 <TIM_OC1_SetConfig+0x64>
 8007f20:	687b      	ldr	r3, [r7, #4]
 8007f22:	4a1f      	ldr	r2, [pc, #124]	; (8007fa0 <TIM_OC1_SetConfig+0xdc>)
 8007f24:	4293      	cmp	r3, r2
 8007f26:	d10c      	bne.n	8007f42 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8007f28:	697b      	ldr	r3, [r7, #20]
 8007f2a:	f023 0308 	bic.w	r3, r3, #8
 8007f2e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8007f30:	683b      	ldr	r3, [r7, #0]
 8007f32:	68db      	ldr	r3, [r3, #12]
 8007f34:	697a      	ldr	r2, [r7, #20]
 8007f36:	4313      	orrs	r3, r2
 8007f38:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8007f3a:	697b      	ldr	r3, [r7, #20]
 8007f3c:	f023 0304 	bic.w	r3, r3, #4
 8007f40:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007f42:	687b      	ldr	r3, [r7, #4]
 8007f44:	4a15      	ldr	r2, [pc, #84]	; (8007f9c <TIM_OC1_SetConfig+0xd8>)
 8007f46:	4293      	cmp	r3, r2
 8007f48:	d003      	beq.n	8007f52 <TIM_OC1_SetConfig+0x8e>
 8007f4a:	687b      	ldr	r3, [r7, #4]
 8007f4c:	4a14      	ldr	r2, [pc, #80]	; (8007fa0 <TIM_OC1_SetConfig+0xdc>)
 8007f4e:	4293      	cmp	r3, r2
 8007f50:	d111      	bne.n	8007f76 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8007f52:	693b      	ldr	r3, [r7, #16]
 8007f54:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8007f58:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8007f5a:	693b      	ldr	r3, [r7, #16]
 8007f5c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8007f60:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8007f62:	683b      	ldr	r3, [r7, #0]
 8007f64:	695b      	ldr	r3, [r3, #20]
 8007f66:	693a      	ldr	r2, [r7, #16]
 8007f68:	4313      	orrs	r3, r2
 8007f6a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8007f6c:	683b      	ldr	r3, [r7, #0]
 8007f6e:	699b      	ldr	r3, [r3, #24]
 8007f70:	693a      	ldr	r2, [r7, #16]
 8007f72:	4313      	orrs	r3, r2
 8007f74:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007f76:	687b      	ldr	r3, [r7, #4]
 8007f78:	693a      	ldr	r2, [r7, #16]
 8007f7a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8007f7c:	687b      	ldr	r3, [r7, #4]
 8007f7e:	68fa      	ldr	r2, [r7, #12]
 8007f80:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8007f82:	683b      	ldr	r3, [r7, #0]
 8007f84:	685a      	ldr	r2, [r3, #4]
 8007f86:	687b      	ldr	r3, [r7, #4]
 8007f88:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007f8a:	687b      	ldr	r3, [r7, #4]
 8007f8c:	697a      	ldr	r2, [r7, #20]
 8007f8e:	621a      	str	r2, [r3, #32]
}
 8007f90:	bf00      	nop
 8007f92:	371c      	adds	r7, #28
 8007f94:	46bd      	mov	sp, r7
 8007f96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f9a:	4770      	bx	lr
 8007f9c:	40010000 	.word	0x40010000
 8007fa0:	40010400 	.word	0x40010400

08007fa4 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8007fa4:	b480      	push	{r7}
 8007fa6:	b087      	sub	sp, #28
 8007fa8:	af00      	add	r7, sp, #0
 8007faa:	6078      	str	r0, [r7, #4]
 8007fac:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007fae:	687b      	ldr	r3, [r7, #4]
 8007fb0:	6a1b      	ldr	r3, [r3, #32]
 8007fb2:	f023 0210 	bic.w	r2, r3, #16
 8007fb6:	687b      	ldr	r3, [r7, #4]
 8007fb8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007fba:	687b      	ldr	r3, [r7, #4]
 8007fbc:	6a1b      	ldr	r3, [r3, #32]
 8007fbe:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007fc0:	687b      	ldr	r3, [r7, #4]
 8007fc2:	685b      	ldr	r3, [r3, #4]
 8007fc4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8007fc6:	687b      	ldr	r3, [r7, #4]
 8007fc8:	699b      	ldr	r3, [r3, #24]
 8007fca:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8007fcc:	68fb      	ldr	r3, [r7, #12]
 8007fce:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007fd2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8007fd4:	68fb      	ldr	r3, [r7, #12]
 8007fd6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007fda:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007fdc:	683b      	ldr	r3, [r7, #0]
 8007fde:	681b      	ldr	r3, [r3, #0]
 8007fe0:	021b      	lsls	r3, r3, #8
 8007fe2:	68fa      	ldr	r2, [r7, #12]
 8007fe4:	4313      	orrs	r3, r2
 8007fe6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8007fe8:	697b      	ldr	r3, [r7, #20]
 8007fea:	f023 0320 	bic.w	r3, r3, #32
 8007fee:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8007ff0:	683b      	ldr	r3, [r7, #0]
 8007ff2:	689b      	ldr	r3, [r3, #8]
 8007ff4:	011b      	lsls	r3, r3, #4
 8007ff6:	697a      	ldr	r2, [r7, #20]
 8007ff8:	4313      	orrs	r3, r2
 8007ffa:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8007ffc:	687b      	ldr	r3, [r7, #4]
 8007ffe:	4a22      	ldr	r2, [pc, #136]	; (8008088 <TIM_OC2_SetConfig+0xe4>)
 8008000:	4293      	cmp	r3, r2
 8008002:	d003      	beq.n	800800c <TIM_OC2_SetConfig+0x68>
 8008004:	687b      	ldr	r3, [r7, #4]
 8008006:	4a21      	ldr	r2, [pc, #132]	; (800808c <TIM_OC2_SetConfig+0xe8>)
 8008008:	4293      	cmp	r3, r2
 800800a:	d10d      	bne.n	8008028 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800800c:	697b      	ldr	r3, [r7, #20]
 800800e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8008012:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8008014:	683b      	ldr	r3, [r7, #0]
 8008016:	68db      	ldr	r3, [r3, #12]
 8008018:	011b      	lsls	r3, r3, #4
 800801a:	697a      	ldr	r2, [r7, #20]
 800801c:	4313      	orrs	r3, r2
 800801e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8008020:	697b      	ldr	r3, [r7, #20]
 8008022:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8008026:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008028:	687b      	ldr	r3, [r7, #4]
 800802a:	4a17      	ldr	r2, [pc, #92]	; (8008088 <TIM_OC2_SetConfig+0xe4>)
 800802c:	4293      	cmp	r3, r2
 800802e:	d003      	beq.n	8008038 <TIM_OC2_SetConfig+0x94>
 8008030:	687b      	ldr	r3, [r7, #4]
 8008032:	4a16      	ldr	r2, [pc, #88]	; (800808c <TIM_OC2_SetConfig+0xe8>)
 8008034:	4293      	cmp	r3, r2
 8008036:	d113      	bne.n	8008060 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8008038:	693b      	ldr	r3, [r7, #16]
 800803a:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800803e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8008040:	693b      	ldr	r3, [r7, #16]
 8008042:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8008046:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8008048:	683b      	ldr	r3, [r7, #0]
 800804a:	695b      	ldr	r3, [r3, #20]
 800804c:	009b      	lsls	r3, r3, #2
 800804e:	693a      	ldr	r2, [r7, #16]
 8008050:	4313      	orrs	r3, r2
 8008052:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8008054:	683b      	ldr	r3, [r7, #0]
 8008056:	699b      	ldr	r3, [r3, #24]
 8008058:	009b      	lsls	r3, r3, #2
 800805a:	693a      	ldr	r2, [r7, #16]
 800805c:	4313      	orrs	r3, r2
 800805e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008060:	687b      	ldr	r3, [r7, #4]
 8008062:	693a      	ldr	r2, [r7, #16]
 8008064:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8008066:	687b      	ldr	r3, [r7, #4]
 8008068:	68fa      	ldr	r2, [r7, #12]
 800806a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800806c:	683b      	ldr	r3, [r7, #0]
 800806e:	685a      	ldr	r2, [r3, #4]
 8008070:	687b      	ldr	r3, [r7, #4]
 8008072:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008074:	687b      	ldr	r3, [r7, #4]
 8008076:	697a      	ldr	r2, [r7, #20]
 8008078:	621a      	str	r2, [r3, #32]
}
 800807a:	bf00      	nop
 800807c:	371c      	adds	r7, #28
 800807e:	46bd      	mov	sp, r7
 8008080:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008084:	4770      	bx	lr
 8008086:	bf00      	nop
 8008088:	40010000 	.word	0x40010000
 800808c:	40010400 	.word	0x40010400

08008090 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8008090:	b480      	push	{r7}
 8008092:	b087      	sub	sp, #28
 8008094:	af00      	add	r7, sp, #0
 8008096:	6078      	str	r0, [r7, #4]
 8008098:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800809a:	687b      	ldr	r3, [r7, #4]
 800809c:	6a1b      	ldr	r3, [r3, #32]
 800809e:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80080a2:	687b      	ldr	r3, [r7, #4]
 80080a4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80080a6:	687b      	ldr	r3, [r7, #4]
 80080a8:	6a1b      	ldr	r3, [r3, #32]
 80080aa:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80080ac:	687b      	ldr	r3, [r7, #4]
 80080ae:	685b      	ldr	r3, [r3, #4]
 80080b0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80080b2:	687b      	ldr	r3, [r7, #4]
 80080b4:	69db      	ldr	r3, [r3, #28]
 80080b6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80080b8:	68fb      	ldr	r3, [r7, #12]
 80080ba:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80080be:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80080c0:	68fb      	ldr	r3, [r7, #12]
 80080c2:	f023 0303 	bic.w	r3, r3, #3
 80080c6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80080c8:	683b      	ldr	r3, [r7, #0]
 80080ca:	681b      	ldr	r3, [r3, #0]
 80080cc:	68fa      	ldr	r2, [r7, #12]
 80080ce:	4313      	orrs	r3, r2
 80080d0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80080d2:	697b      	ldr	r3, [r7, #20]
 80080d4:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80080d8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80080da:	683b      	ldr	r3, [r7, #0]
 80080dc:	689b      	ldr	r3, [r3, #8]
 80080de:	021b      	lsls	r3, r3, #8
 80080e0:	697a      	ldr	r2, [r7, #20]
 80080e2:	4313      	orrs	r3, r2
 80080e4:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80080e6:	687b      	ldr	r3, [r7, #4]
 80080e8:	4a21      	ldr	r2, [pc, #132]	; (8008170 <TIM_OC3_SetConfig+0xe0>)
 80080ea:	4293      	cmp	r3, r2
 80080ec:	d003      	beq.n	80080f6 <TIM_OC3_SetConfig+0x66>
 80080ee:	687b      	ldr	r3, [r7, #4]
 80080f0:	4a20      	ldr	r2, [pc, #128]	; (8008174 <TIM_OC3_SetConfig+0xe4>)
 80080f2:	4293      	cmp	r3, r2
 80080f4:	d10d      	bne.n	8008112 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80080f6:	697b      	ldr	r3, [r7, #20]
 80080f8:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80080fc:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80080fe:	683b      	ldr	r3, [r7, #0]
 8008100:	68db      	ldr	r3, [r3, #12]
 8008102:	021b      	lsls	r3, r3, #8
 8008104:	697a      	ldr	r2, [r7, #20]
 8008106:	4313      	orrs	r3, r2
 8008108:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800810a:	697b      	ldr	r3, [r7, #20]
 800810c:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8008110:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008112:	687b      	ldr	r3, [r7, #4]
 8008114:	4a16      	ldr	r2, [pc, #88]	; (8008170 <TIM_OC3_SetConfig+0xe0>)
 8008116:	4293      	cmp	r3, r2
 8008118:	d003      	beq.n	8008122 <TIM_OC3_SetConfig+0x92>
 800811a:	687b      	ldr	r3, [r7, #4]
 800811c:	4a15      	ldr	r2, [pc, #84]	; (8008174 <TIM_OC3_SetConfig+0xe4>)
 800811e:	4293      	cmp	r3, r2
 8008120:	d113      	bne.n	800814a <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8008122:	693b      	ldr	r3, [r7, #16]
 8008124:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8008128:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800812a:	693b      	ldr	r3, [r7, #16]
 800812c:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8008130:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8008132:	683b      	ldr	r3, [r7, #0]
 8008134:	695b      	ldr	r3, [r3, #20]
 8008136:	011b      	lsls	r3, r3, #4
 8008138:	693a      	ldr	r2, [r7, #16]
 800813a:	4313      	orrs	r3, r2
 800813c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800813e:	683b      	ldr	r3, [r7, #0]
 8008140:	699b      	ldr	r3, [r3, #24]
 8008142:	011b      	lsls	r3, r3, #4
 8008144:	693a      	ldr	r2, [r7, #16]
 8008146:	4313      	orrs	r3, r2
 8008148:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800814a:	687b      	ldr	r3, [r7, #4]
 800814c:	693a      	ldr	r2, [r7, #16]
 800814e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8008150:	687b      	ldr	r3, [r7, #4]
 8008152:	68fa      	ldr	r2, [r7, #12]
 8008154:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8008156:	683b      	ldr	r3, [r7, #0]
 8008158:	685a      	ldr	r2, [r3, #4]
 800815a:	687b      	ldr	r3, [r7, #4]
 800815c:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800815e:	687b      	ldr	r3, [r7, #4]
 8008160:	697a      	ldr	r2, [r7, #20]
 8008162:	621a      	str	r2, [r3, #32]
}
 8008164:	bf00      	nop
 8008166:	371c      	adds	r7, #28
 8008168:	46bd      	mov	sp, r7
 800816a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800816e:	4770      	bx	lr
 8008170:	40010000 	.word	0x40010000
 8008174:	40010400 	.word	0x40010400

08008178 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8008178:	b480      	push	{r7}
 800817a:	b087      	sub	sp, #28
 800817c:	af00      	add	r7, sp, #0
 800817e:	6078      	str	r0, [r7, #4]
 8008180:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8008182:	687b      	ldr	r3, [r7, #4]
 8008184:	6a1b      	ldr	r3, [r3, #32]
 8008186:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800818a:	687b      	ldr	r3, [r7, #4]
 800818c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800818e:	687b      	ldr	r3, [r7, #4]
 8008190:	6a1b      	ldr	r3, [r3, #32]
 8008192:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008194:	687b      	ldr	r3, [r7, #4]
 8008196:	685b      	ldr	r3, [r3, #4]
 8008198:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800819a:	687b      	ldr	r3, [r7, #4]
 800819c:	69db      	ldr	r3, [r3, #28]
 800819e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80081a0:	68fb      	ldr	r3, [r7, #12]
 80081a2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80081a6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80081a8:	68fb      	ldr	r3, [r7, #12]
 80081aa:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80081ae:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80081b0:	683b      	ldr	r3, [r7, #0]
 80081b2:	681b      	ldr	r3, [r3, #0]
 80081b4:	021b      	lsls	r3, r3, #8
 80081b6:	68fa      	ldr	r2, [r7, #12]
 80081b8:	4313      	orrs	r3, r2
 80081ba:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80081bc:	693b      	ldr	r3, [r7, #16]
 80081be:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80081c2:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80081c4:	683b      	ldr	r3, [r7, #0]
 80081c6:	689b      	ldr	r3, [r3, #8]
 80081c8:	031b      	lsls	r3, r3, #12
 80081ca:	693a      	ldr	r2, [r7, #16]
 80081cc:	4313      	orrs	r3, r2
 80081ce:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80081d0:	687b      	ldr	r3, [r7, #4]
 80081d2:	4a12      	ldr	r2, [pc, #72]	; (800821c <TIM_OC4_SetConfig+0xa4>)
 80081d4:	4293      	cmp	r3, r2
 80081d6:	d003      	beq.n	80081e0 <TIM_OC4_SetConfig+0x68>
 80081d8:	687b      	ldr	r3, [r7, #4]
 80081da:	4a11      	ldr	r2, [pc, #68]	; (8008220 <TIM_OC4_SetConfig+0xa8>)
 80081dc:	4293      	cmp	r3, r2
 80081de:	d109      	bne.n	80081f4 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80081e0:	697b      	ldr	r3, [r7, #20]
 80081e2:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80081e6:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80081e8:	683b      	ldr	r3, [r7, #0]
 80081ea:	695b      	ldr	r3, [r3, #20]
 80081ec:	019b      	lsls	r3, r3, #6
 80081ee:	697a      	ldr	r2, [r7, #20]
 80081f0:	4313      	orrs	r3, r2
 80081f2:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80081f4:	687b      	ldr	r3, [r7, #4]
 80081f6:	697a      	ldr	r2, [r7, #20]
 80081f8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80081fa:	687b      	ldr	r3, [r7, #4]
 80081fc:	68fa      	ldr	r2, [r7, #12]
 80081fe:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8008200:	683b      	ldr	r3, [r7, #0]
 8008202:	685a      	ldr	r2, [r3, #4]
 8008204:	687b      	ldr	r3, [r7, #4]
 8008206:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008208:	687b      	ldr	r3, [r7, #4]
 800820a:	693a      	ldr	r2, [r7, #16]
 800820c:	621a      	str	r2, [r3, #32]
}
 800820e:	bf00      	nop
 8008210:	371c      	adds	r7, #28
 8008212:	46bd      	mov	sp, r7
 8008214:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008218:	4770      	bx	lr
 800821a:	bf00      	nop
 800821c:	40010000 	.word	0x40010000
 8008220:	40010400 	.word	0x40010400

08008224 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8008224:	b480      	push	{r7}
 8008226:	b087      	sub	sp, #28
 8008228:	af00      	add	r7, sp, #0
 800822a:	60f8      	str	r0, [r7, #12]
 800822c:	60b9      	str	r1, [r7, #8]
 800822e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8008230:	68fb      	ldr	r3, [r7, #12]
 8008232:	6a1b      	ldr	r3, [r3, #32]
 8008234:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8008236:	68fb      	ldr	r3, [r7, #12]
 8008238:	6a1b      	ldr	r3, [r3, #32]
 800823a:	f023 0201 	bic.w	r2, r3, #1
 800823e:	68fb      	ldr	r3, [r7, #12]
 8008240:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8008242:	68fb      	ldr	r3, [r7, #12]
 8008244:	699b      	ldr	r3, [r3, #24]
 8008246:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8008248:	693b      	ldr	r3, [r7, #16]
 800824a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800824e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8008250:	687b      	ldr	r3, [r7, #4]
 8008252:	011b      	lsls	r3, r3, #4
 8008254:	693a      	ldr	r2, [r7, #16]
 8008256:	4313      	orrs	r3, r2
 8008258:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800825a:	697b      	ldr	r3, [r7, #20]
 800825c:	f023 030a 	bic.w	r3, r3, #10
 8008260:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8008262:	697a      	ldr	r2, [r7, #20]
 8008264:	68bb      	ldr	r3, [r7, #8]
 8008266:	4313      	orrs	r3, r2
 8008268:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800826a:	68fb      	ldr	r3, [r7, #12]
 800826c:	693a      	ldr	r2, [r7, #16]
 800826e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8008270:	68fb      	ldr	r3, [r7, #12]
 8008272:	697a      	ldr	r2, [r7, #20]
 8008274:	621a      	str	r2, [r3, #32]
}
 8008276:	bf00      	nop
 8008278:	371c      	adds	r7, #28
 800827a:	46bd      	mov	sp, r7
 800827c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008280:	4770      	bx	lr

08008282 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8008282:	b480      	push	{r7}
 8008284:	b087      	sub	sp, #28
 8008286:	af00      	add	r7, sp, #0
 8008288:	60f8      	str	r0, [r7, #12]
 800828a:	60b9      	str	r1, [r7, #8]
 800828c:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800828e:	68fb      	ldr	r3, [r7, #12]
 8008290:	6a1b      	ldr	r3, [r3, #32]
 8008292:	f023 0210 	bic.w	r2, r3, #16
 8008296:	68fb      	ldr	r3, [r7, #12]
 8008298:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800829a:	68fb      	ldr	r3, [r7, #12]
 800829c:	699b      	ldr	r3, [r3, #24]
 800829e:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80082a0:	68fb      	ldr	r3, [r7, #12]
 80082a2:	6a1b      	ldr	r3, [r3, #32]
 80082a4:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80082a6:	697b      	ldr	r3, [r7, #20]
 80082a8:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80082ac:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80082ae:	687b      	ldr	r3, [r7, #4]
 80082b0:	031b      	lsls	r3, r3, #12
 80082b2:	697a      	ldr	r2, [r7, #20]
 80082b4:	4313      	orrs	r3, r2
 80082b6:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80082b8:	693b      	ldr	r3, [r7, #16]
 80082ba:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80082be:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 80082c0:	68bb      	ldr	r3, [r7, #8]
 80082c2:	011b      	lsls	r3, r3, #4
 80082c4:	693a      	ldr	r2, [r7, #16]
 80082c6:	4313      	orrs	r3, r2
 80082c8:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80082ca:	68fb      	ldr	r3, [r7, #12]
 80082cc:	697a      	ldr	r2, [r7, #20]
 80082ce:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80082d0:	68fb      	ldr	r3, [r7, #12]
 80082d2:	693a      	ldr	r2, [r7, #16]
 80082d4:	621a      	str	r2, [r3, #32]
}
 80082d6:	bf00      	nop
 80082d8:	371c      	adds	r7, #28
 80082da:	46bd      	mov	sp, r7
 80082dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082e0:	4770      	bx	lr

080082e2 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80082e2:	b480      	push	{r7}
 80082e4:	b085      	sub	sp, #20
 80082e6:	af00      	add	r7, sp, #0
 80082e8:	6078      	str	r0, [r7, #4]
 80082ea:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80082ec:	687b      	ldr	r3, [r7, #4]
 80082ee:	689b      	ldr	r3, [r3, #8]
 80082f0:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80082f2:	68fb      	ldr	r3, [r7, #12]
 80082f4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80082f8:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80082fa:	683a      	ldr	r2, [r7, #0]
 80082fc:	68fb      	ldr	r3, [r7, #12]
 80082fe:	4313      	orrs	r3, r2
 8008300:	f043 0307 	orr.w	r3, r3, #7
 8008304:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8008306:	687b      	ldr	r3, [r7, #4]
 8008308:	68fa      	ldr	r2, [r7, #12]
 800830a:	609a      	str	r2, [r3, #8]
}
 800830c:	bf00      	nop
 800830e:	3714      	adds	r7, #20
 8008310:	46bd      	mov	sp, r7
 8008312:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008316:	4770      	bx	lr

08008318 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8008318:	b480      	push	{r7}
 800831a:	b087      	sub	sp, #28
 800831c:	af00      	add	r7, sp, #0
 800831e:	60f8      	str	r0, [r7, #12]
 8008320:	60b9      	str	r1, [r7, #8]
 8008322:	607a      	str	r2, [r7, #4]
 8008324:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8008326:	68fb      	ldr	r3, [r7, #12]
 8008328:	689b      	ldr	r3, [r3, #8]
 800832a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800832c:	697b      	ldr	r3, [r7, #20]
 800832e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8008332:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8008334:	683b      	ldr	r3, [r7, #0]
 8008336:	021a      	lsls	r2, r3, #8
 8008338:	687b      	ldr	r3, [r7, #4]
 800833a:	431a      	orrs	r2, r3
 800833c:	68bb      	ldr	r3, [r7, #8]
 800833e:	4313      	orrs	r3, r2
 8008340:	697a      	ldr	r2, [r7, #20]
 8008342:	4313      	orrs	r3, r2
 8008344:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8008346:	68fb      	ldr	r3, [r7, #12]
 8008348:	697a      	ldr	r2, [r7, #20]
 800834a:	609a      	str	r2, [r3, #8]
}
 800834c:	bf00      	nop
 800834e:	371c      	adds	r7, #28
 8008350:	46bd      	mov	sp, r7
 8008352:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008356:	4770      	bx	lr

08008358 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8008358:	b480      	push	{r7}
 800835a:	b087      	sub	sp, #28
 800835c:	af00      	add	r7, sp, #0
 800835e:	60f8      	str	r0, [r7, #12]
 8008360:	60b9      	str	r1, [r7, #8]
 8008362:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8008364:	68bb      	ldr	r3, [r7, #8]
 8008366:	f003 031f 	and.w	r3, r3, #31
 800836a:	2201      	movs	r2, #1
 800836c:	fa02 f303 	lsl.w	r3, r2, r3
 8008370:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8008372:	68fb      	ldr	r3, [r7, #12]
 8008374:	6a1a      	ldr	r2, [r3, #32]
 8008376:	697b      	ldr	r3, [r7, #20]
 8008378:	43db      	mvns	r3, r3
 800837a:	401a      	ands	r2, r3
 800837c:	68fb      	ldr	r3, [r7, #12]
 800837e:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8008380:	68fb      	ldr	r3, [r7, #12]
 8008382:	6a1a      	ldr	r2, [r3, #32]
 8008384:	68bb      	ldr	r3, [r7, #8]
 8008386:	f003 031f 	and.w	r3, r3, #31
 800838a:	6879      	ldr	r1, [r7, #4]
 800838c:	fa01 f303 	lsl.w	r3, r1, r3
 8008390:	431a      	orrs	r2, r3
 8008392:	68fb      	ldr	r3, [r7, #12]
 8008394:	621a      	str	r2, [r3, #32]
}
 8008396:	bf00      	nop
 8008398:	371c      	adds	r7, #28
 800839a:	46bd      	mov	sp, r7
 800839c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083a0:	4770      	bx	lr
	...

080083a4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 80083a4:	b480      	push	{r7}
 80083a6:	b085      	sub	sp, #20
 80083a8:	af00      	add	r7, sp, #0
 80083aa:	6078      	str	r0, [r7, #4]
 80083ac:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80083ae:	687b      	ldr	r3, [r7, #4]
 80083b0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80083b4:	2b01      	cmp	r3, #1
 80083b6:	d101      	bne.n	80083bc <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80083b8:	2302      	movs	r3, #2
 80083ba:	e05a      	b.n	8008472 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 80083bc:	687b      	ldr	r3, [r7, #4]
 80083be:	2201      	movs	r2, #1
 80083c0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80083c4:	687b      	ldr	r3, [r7, #4]
 80083c6:	2202      	movs	r2, #2
 80083c8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80083cc:	687b      	ldr	r3, [r7, #4]
 80083ce:	681b      	ldr	r3, [r3, #0]
 80083d0:	685b      	ldr	r3, [r3, #4]
 80083d2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80083d4:	687b      	ldr	r3, [r7, #4]
 80083d6:	681b      	ldr	r3, [r3, #0]
 80083d8:	689b      	ldr	r3, [r3, #8]
 80083da:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80083dc:	68fb      	ldr	r3, [r7, #12]
 80083de:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80083e2:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80083e4:	683b      	ldr	r3, [r7, #0]
 80083e6:	681b      	ldr	r3, [r3, #0]
 80083e8:	68fa      	ldr	r2, [r7, #12]
 80083ea:	4313      	orrs	r3, r2
 80083ec:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80083ee:	687b      	ldr	r3, [r7, #4]
 80083f0:	681b      	ldr	r3, [r3, #0]
 80083f2:	68fa      	ldr	r2, [r7, #12]
 80083f4:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80083f6:	687b      	ldr	r3, [r7, #4]
 80083f8:	681b      	ldr	r3, [r3, #0]
 80083fa:	4a21      	ldr	r2, [pc, #132]	; (8008480 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 80083fc:	4293      	cmp	r3, r2
 80083fe:	d022      	beq.n	8008446 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008400:	687b      	ldr	r3, [r7, #4]
 8008402:	681b      	ldr	r3, [r3, #0]
 8008404:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008408:	d01d      	beq.n	8008446 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800840a:	687b      	ldr	r3, [r7, #4]
 800840c:	681b      	ldr	r3, [r3, #0]
 800840e:	4a1d      	ldr	r2, [pc, #116]	; (8008484 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8008410:	4293      	cmp	r3, r2
 8008412:	d018      	beq.n	8008446 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008414:	687b      	ldr	r3, [r7, #4]
 8008416:	681b      	ldr	r3, [r3, #0]
 8008418:	4a1b      	ldr	r2, [pc, #108]	; (8008488 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 800841a:	4293      	cmp	r3, r2
 800841c:	d013      	beq.n	8008446 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800841e:	687b      	ldr	r3, [r7, #4]
 8008420:	681b      	ldr	r3, [r3, #0]
 8008422:	4a1a      	ldr	r2, [pc, #104]	; (800848c <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8008424:	4293      	cmp	r3, r2
 8008426:	d00e      	beq.n	8008446 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008428:	687b      	ldr	r3, [r7, #4]
 800842a:	681b      	ldr	r3, [r3, #0]
 800842c:	4a18      	ldr	r2, [pc, #96]	; (8008490 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 800842e:	4293      	cmp	r3, r2
 8008430:	d009      	beq.n	8008446 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008432:	687b      	ldr	r3, [r7, #4]
 8008434:	681b      	ldr	r3, [r3, #0]
 8008436:	4a17      	ldr	r2, [pc, #92]	; (8008494 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8008438:	4293      	cmp	r3, r2
 800843a:	d004      	beq.n	8008446 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800843c:	687b      	ldr	r3, [r7, #4]
 800843e:	681b      	ldr	r3, [r3, #0]
 8008440:	4a15      	ldr	r2, [pc, #84]	; (8008498 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8008442:	4293      	cmp	r3, r2
 8008444:	d10c      	bne.n	8008460 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8008446:	68bb      	ldr	r3, [r7, #8]
 8008448:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800844c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800844e:	683b      	ldr	r3, [r7, #0]
 8008450:	685b      	ldr	r3, [r3, #4]
 8008452:	68ba      	ldr	r2, [r7, #8]
 8008454:	4313      	orrs	r3, r2
 8008456:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8008458:	687b      	ldr	r3, [r7, #4]
 800845a:	681b      	ldr	r3, [r3, #0]
 800845c:	68ba      	ldr	r2, [r7, #8]
 800845e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8008460:	687b      	ldr	r3, [r7, #4]
 8008462:	2201      	movs	r2, #1
 8008464:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8008468:	687b      	ldr	r3, [r7, #4]
 800846a:	2200      	movs	r2, #0
 800846c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8008470:	2300      	movs	r3, #0
}
 8008472:	4618      	mov	r0, r3
 8008474:	3714      	adds	r7, #20
 8008476:	46bd      	mov	sp, r7
 8008478:	f85d 7b04 	ldr.w	r7, [sp], #4
 800847c:	4770      	bx	lr
 800847e:	bf00      	nop
 8008480:	40010000 	.word	0x40010000
 8008484:	40000400 	.word	0x40000400
 8008488:	40000800 	.word	0x40000800
 800848c:	40000c00 	.word	0x40000c00
 8008490:	40010400 	.word	0x40010400
 8008494:	40014000 	.word	0x40014000
 8008498:	40001800 	.word	0x40001800

0800849c <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800849c:	b480      	push	{r7}
 800849e:	b083      	sub	sp, #12
 80084a0:	af00      	add	r7, sp, #0
 80084a2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80084a4:	bf00      	nop
 80084a6:	370c      	adds	r7, #12
 80084a8:	46bd      	mov	sp, r7
 80084aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084ae:	4770      	bx	lr

080084b0 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80084b0:	b480      	push	{r7}
 80084b2:	b083      	sub	sp, #12
 80084b4:	af00      	add	r7, sp, #0
 80084b6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80084b8:	bf00      	nop
 80084ba:	370c      	adds	r7, #12
 80084bc:	46bd      	mov	sp, r7
 80084be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084c2:	4770      	bx	lr

080084c4 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80084c4:	b580      	push	{r7, lr}
 80084c6:	b082      	sub	sp, #8
 80084c8:	af00      	add	r7, sp, #0
 80084ca:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80084cc:	687b      	ldr	r3, [r7, #4]
 80084ce:	2b00      	cmp	r3, #0
 80084d0:	d101      	bne.n	80084d6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80084d2:	2301      	movs	r3, #1
 80084d4:	e03f      	b.n	8008556 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80084d6:	687b      	ldr	r3, [r7, #4]
 80084d8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80084dc:	b2db      	uxtb	r3, r3
 80084de:	2b00      	cmp	r3, #0
 80084e0:	d106      	bne.n	80084f0 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80084e2:	687b      	ldr	r3, [r7, #4]
 80084e4:	2200      	movs	r2, #0
 80084e6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80084ea:	6878      	ldr	r0, [r7, #4]
 80084ec:	f7fa f816 	bl	800251c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80084f0:	687b      	ldr	r3, [r7, #4]
 80084f2:	2224      	movs	r2, #36	; 0x24
 80084f4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80084f8:	687b      	ldr	r3, [r7, #4]
 80084fa:	681b      	ldr	r3, [r3, #0]
 80084fc:	68da      	ldr	r2, [r3, #12]
 80084fe:	687b      	ldr	r3, [r7, #4]
 8008500:	681b      	ldr	r3, [r3, #0]
 8008502:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8008506:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8008508:	6878      	ldr	r0, [r7, #4]
 800850a:	f000 fd7b 	bl	8009004 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800850e:	687b      	ldr	r3, [r7, #4]
 8008510:	681b      	ldr	r3, [r3, #0]
 8008512:	691a      	ldr	r2, [r3, #16]
 8008514:	687b      	ldr	r3, [r7, #4]
 8008516:	681b      	ldr	r3, [r3, #0]
 8008518:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800851c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800851e:	687b      	ldr	r3, [r7, #4]
 8008520:	681b      	ldr	r3, [r3, #0]
 8008522:	695a      	ldr	r2, [r3, #20]
 8008524:	687b      	ldr	r3, [r7, #4]
 8008526:	681b      	ldr	r3, [r3, #0]
 8008528:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800852c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800852e:	687b      	ldr	r3, [r7, #4]
 8008530:	681b      	ldr	r3, [r3, #0]
 8008532:	68da      	ldr	r2, [r3, #12]
 8008534:	687b      	ldr	r3, [r7, #4]
 8008536:	681b      	ldr	r3, [r3, #0]
 8008538:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800853c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800853e:	687b      	ldr	r3, [r7, #4]
 8008540:	2200      	movs	r2, #0
 8008542:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8008544:	687b      	ldr	r3, [r7, #4]
 8008546:	2220      	movs	r2, #32
 8008548:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 800854c:	687b      	ldr	r3, [r7, #4]
 800854e:	2220      	movs	r2, #32
 8008550:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8008554:	2300      	movs	r3, #0
}
 8008556:	4618      	mov	r0, r3
 8008558:	3708      	adds	r7, #8
 800855a:	46bd      	mov	sp, r7
 800855c:	bd80      	pop	{r7, pc}

0800855e <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800855e:	b580      	push	{r7, lr}
 8008560:	b08a      	sub	sp, #40	; 0x28
 8008562:	af02      	add	r7, sp, #8
 8008564:	60f8      	str	r0, [r7, #12]
 8008566:	60b9      	str	r1, [r7, #8]
 8008568:	603b      	str	r3, [r7, #0]
 800856a:	4613      	mov	r3, r2
 800856c:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 800856e:	2300      	movs	r3, #0
 8008570:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8008572:	68fb      	ldr	r3, [r7, #12]
 8008574:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008578:	b2db      	uxtb	r3, r3
 800857a:	2b20      	cmp	r3, #32
 800857c:	d17c      	bne.n	8008678 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 800857e:	68bb      	ldr	r3, [r7, #8]
 8008580:	2b00      	cmp	r3, #0
 8008582:	d002      	beq.n	800858a <HAL_UART_Transmit+0x2c>
 8008584:	88fb      	ldrh	r3, [r7, #6]
 8008586:	2b00      	cmp	r3, #0
 8008588:	d101      	bne.n	800858e <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 800858a:	2301      	movs	r3, #1
 800858c:	e075      	b.n	800867a <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800858e:	68fb      	ldr	r3, [r7, #12]
 8008590:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008594:	2b01      	cmp	r3, #1
 8008596:	d101      	bne.n	800859c <HAL_UART_Transmit+0x3e>
 8008598:	2302      	movs	r3, #2
 800859a:	e06e      	b.n	800867a <HAL_UART_Transmit+0x11c>
 800859c:	68fb      	ldr	r3, [r7, #12]
 800859e:	2201      	movs	r2, #1
 80085a0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80085a4:	68fb      	ldr	r3, [r7, #12]
 80085a6:	2200      	movs	r2, #0
 80085a8:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80085aa:	68fb      	ldr	r3, [r7, #12]
 80085ac:	2221      	movs	r2, #33	; 0x21
 80085ae:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80085b2:	f7fa f9eb 	bl	800298c <HAL_GetTick>
 80085b6:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80085b8:	68fb      	ldr	r3, [r7, #12]
 80085ba:	88fa      	ldrh	r2, [r7, #6]
 80085bc:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 80085be:	68fb      	ldr	r3, [r7, #12]
 80085c0:	88fa      	ldrh	r2, [r7, #6]
 80085c2:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80085c4:	68fb      	ldr	r3, [r7, #12]
 80085c6:	689b      	ldr	r3, [r3, #8]
 80085c8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80085cc:	d108      	bne.n	80085e0 <HAL_UART_Transmit+0x82>
 80085ce:	68fb      	ldr	r3, [r7, #12]
 80085d0:	691b      	ldr	r3, [r3, #16]
 80085d2:	2b00      	cmp	r3, #0
 80085d4:	d104      	bne.n	80085e0 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 80085d6:	2300      	movs	r3, #0
 80085d8:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80085da:	68bb      	ldr	r3, [r7, #8]
 80085dc:	61bb      	str	r3, [r7, #24]
 80085de:	e003      	b.n	80085e8 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 80085e0:	68bb      	ldr	r3, [r7, #8]
 80085e2:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80085e4:	2300      	movs	r3, #0
 80085e6:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 80085e8:	68fb      	ldr	r3, [r7, #12]
 80085ea:	2200      	movs	r2, #0
 80085ec:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 80085f0:	e02a      	b.n	8008648 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80085f2:	683b      	ldr	r3, [r7, #0]
 80085f4:	9300      	str	r3, [sp, #0]
 80085f6:	697b      	ldr	r3, [r7, #20]
 80085f8:	2200      	movs	r2, #0
 80085fa:	2180      	movs	r1, #128	; 0x80
 80085fc:	68f8      	ldr	r0, [r7, #12]
 80085fe:	f000 faf9 	bl	8008bf4 <UART_WaitOnFlagUntilTimeout>
 8008602:	4603      	mov	r3, r0
 8008604:	2b00      	cmp	r3, #0
 8008606:	d001      	beq.n	800860c <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8008608:	2303      	movs	r3, #3
 800860a:	e036      	b.n	800867a <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 800860c:	69fb      	ldr	r3, [r7, #28]
 800860e:	2b00      	cmp	r3, #0
 8008610:	d10b      	bne.n	800862a <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8008612:	69bb      	ldr	r3, [r7, #24]
 8008614:	881b      	ldrh	r3, [r3, #0]
 8008616:	461a      	mov	r2, r3
 8008618:	68fb      	ldr	r3, [r7, #12]
 800861a:	681b      	ldr	r3, [r3, #0]
 800861c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8008620:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8008622:	69bb      	ldr	r3, [r7, #24]
 8008624:	3302      	adds	r3, #2
 8008626:	61bb      	str	r3, [r7, #24]
 8008628:	e007      	b.n	800863a <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800862a:	69fb      	ldr	r3, [r7, #28]
 800862c:	781a      	ldrb	r2, [r3, #0]
 800862e:	68fb      	ldr	r3, [r7, #12]
 8008630:	681b      	ldr	r3, [r3, #0]
 8008632:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8008634:	69fb      	ldr	r3, [r7, #28]
 8008636:	3301      	adds	r3, #1
 8008638:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800863a:	68fb      	ldr	r3, [r7, #12]
 800863c:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800863e:	b29b      	uxth	r3, r3
 8008640:	3b01      	subs	r3, #1
 8008642:	b29a      	uxth	r2, r3
 8008644:	68fb      	ldr	r3, [r7, #12]
 8008646:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8008648:	68fb      	ldr	r3, [r7, #12]
 800864a:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800864c:	b29b      	uxth	r3, r3
 800864e:	2b00      	cmp	r3, #0
 8008650:	d1cf      	bne.n	80085f2 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8008652:	683b      	ldr	r3, [r7, #0]
 8008654:	9300      	str	r3, [sp, #0]
 8008656:	697b      	ldr	r3, [r7, #20]
 8008658:	2200      	movs	r2, #0
 800865a:	2140      	movs	r1, #64	; 0x40
 800865c:	68f8      	ldr	r0, [r7, #12]
 800865e:	f000 fac9 	bl	8008bf4 <UART_WaitOnFlagUntilTimeout>
 8008662:	4603      	mov	r3, r0
 8008664:	2b00      	cmp	r3, #0
 8008666:	d001      	beq.n	800866c <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8008668:	2303      	movs	r3, #3
 800866a:	e006      	b.n	800867a <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800866c:	68fb      	ldr	r3, [r7, #12]
 800866e:	2220      	movs	r2, #32
 8008670:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8008674:	2300      	movs	r3, #0
 8008676:	e000      	b.n	800867a <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8008678:	2302      	movs	r3, #2
  }
}
 800867a:	4618      	mov	r0, r3
 800867c:	3720      	adds	r7, #32
 800867e:	46bd      	mov	sp, r7
 8008680:	bd80      	pop	{r7, pc}
	...

08008684 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8008684:	b580      	push	{r7, lr}
 8008686:	b0ba      	sub	sp, #232	; 0xe8
 8008688:	af00      	add	r7, sp, #0
 800868a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 800868c:	687b      	ldr	r3, [r7, #4]
 800868e:	681b      	ldr	r3, [r3, #0]
 8008690:	681b      	ldr	r3, [r3, #0]
 8008692:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8008696:	687b      	ldr	r3, [r7, #4]
 8008698:	681b      	ldr	r3, [r3, #0]
 800869a:	68db      	ldr	r3, [r3, #12]
 800869c:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80086a0:	687b      	ldr	r3, [r7, #4]
 80086a2:	681b      	ldr	r3, [r3, #0]
 80086a4:	695b      	ldr	r3, [r3, #20]
 80086a6:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 80086aa:	2300      	movs	r3, #0
 80086ac:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 80086b0:	2300      	movs	r3, #0
 80086b2:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 80086b6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80086ba:	f003 030f 	and.w	r3, r3, #15
 80086be:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 80086c2:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80086c6:	2b00      	cmp	r3, #0
 80086c8:	d10f      	bne.n	80086ea <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80086ca:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80086ce:	f003 0320 	and.w	r3, r3, #32
 80086d2:	2b00      	cmp	r3, #0
 80086d4:	d009      	beq.n	80086ea <HAL_UART_IRQHandler+0x66>
 80086d6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80086da:	f003 0320 	and.w	r3, r3, #32
 80086de:	2b00      	cmp	r3, #0
 80086e0:	d003      	beq.n	80086ea <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 80086e2:	6878      	ldr	r0, [r7, #4]
 80086e4:	f000 fbd3 	bl	8008e8e <UART_Receive_IT>
      return;
 80086e8:	e256      	b.n	8008b98 <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 80086ea:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80086ee:	2b00      	cmp	r3, #0
 80086f0:	f000 80de 	beq.w	80088b0 <HAL_UART_IRQHandler+0x22c>
 80086f4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80086f8:	f003 0301 	and.w	r3, r3, #1
 80086fc:	2b00      	cmp	r3, #0
 80086fe:	d106      	bne.n	800870e <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8008700:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8008704:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8008708:	2b00      	cmp	r3, #0
 800870a:	f000 80d1 	beq.w	80088b0 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800870e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008712:	f003 0301 	and.w	r3, r3, #1
 8008716:	2b00      	cmp	r3, #0
 8008718:	d00b      	beq.n	8008732 <HAL_UART_IRQHandler+0xae>
 800871a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800871e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008722:	2b00      	cmp	r3, #0
 8008724:	d005      	beq.n	8008732 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8008726:	687b      	ldr	r3, [r7, #4]
 8008728:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800872a:	f043 0201 	orr.w	r2, r3, #1
 800872e:	687b      	ldr	r3, [r7, #4]
 8008730:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8008732:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008736:	f003 0304 	and.w	r3, r3, #4
 800873a:	2b00      	cmp	r3, #0
 800873c:	d00b      	beq.n	8008756 <HAL_UART_IRQHandler+0xd2>
 800873e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8008742:	f003 0301 	and.w	r3, r3, #1
 8008746:	2b00      	cmp	r3, #0
 8008748:	d005      	beq.n	8008756 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800874a:	687b      	ldr	r3, [r7, #4]
 800874c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800874e:	f043 0202 	orr.w	r2, r3, #2
 8008752:	687b      	ldr	r3, [r7, #4]
 8008754:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8008756:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800875a:	f003 0302 	and.w	r3, r3, #2
 800875e:	2b00      	cmp	r3, #0
 8008760:	d00b      	beq.n	800877a <HAL_UART_IRQHandler+0xf6>
 8008762:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8008766:	f003 0301 	and.w	r3, r3, #1
 800876a:	2b00      	cmp	r3, #0
 800876c:	d005      	beq.n	800877a <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800876e:	687b      	ldr	r3, [r7, #4]
 8008770:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008772:	f043 0204 	orr.w	r2, r3, #4
 8008776:	687b      	ldr	r3, [r7, #4]
 8008778:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 800877a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800877e:	f003 0308 	and.w	r3, r3, #8
 8008782:	2b00      	cmp	r3, #0
 8008784:	d011      	beq.n	80087aa <HAL_UART_IRQHandler+0x126>
 8008786:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800878a:	f003 0320 	and.w	r3, r3, #32
 800878e:	2b00      	cmp	r3, #0
 8008790:	d105      	bne.n	800879e <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8008792:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8008796:	f003 0301 	and.w	r3, r3, #1
 800879a:	2b00      	cmp	r3, #0
 800879c:	d005      	beq.n	80087aa <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800879e:	687b      	ldr	r3, [r7, #4]
 80087a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80087a2:	f043 0208 	orr.w	r2, r3, #8
 80087a6:	687b      	ldr	r3, [r7, #4]
 80087a8:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80087aa:	687b      	ldr	r3, [r7, #4]
 80087ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80087ae:	2b00      	cmp	r3, #0
 80087b0:	f000 81ed 	beq.w	8008b8e <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80087b4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80087b8:	f003 0320 	and.w	r3, r3, #32
 80087bc:	2b00      	cmp	r3, #0
 80087be:	d008      	beq.n	80087d2 <HAL_UART_IRQHandler+0x14e>
 80087c0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80087c4:	f003 0320 	and.w	r3, r3, #32
 80087c8:	2b00      	cmp	r3, #0
 80087ca:	d002      	beq.n	80087d2 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 80087cc:	6878      	ldr	r0, [r7, #4]
 80087ce:	f000 fb5e 	bl	8008e8e <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80087d2:	687b      	ldr	r3, [r7, #4]
 80087d4:	681b      	ldr	r3, [r3, #0]
 80087d6:	695b      	ldr	r3, [r3, #20]
 80087d8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80087dc:	2b40      	cmp	r3, #64	; 0x40
 80087de:	bf0c      	ite	eq
 80087e0:	2301      	moveq	r3, #1
 80087e2:	2300      	movne	r3, #0
 80087e4:	b2db      	uxtb	r3, r3
 80087e6:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80087ea:	687b      	ldr	r3, [r7, #4]
 80087ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80087ee:	f003 0308 	and.w	r3, r3, #8
 80087f2:	2b00      	cmp	r3, #0
 80087f4:	d103      	bne.n	80087fe <HAL_UART_IRQHandler+0x17a>
 80087f6:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 80087fa:	2b00      	cmp	r3, #0
 80087fc:	d04f      	beq.n	800889e <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80087fe:	6878      	ldr	r0, [r7, #4]
 8008800:	f000 fa66 	bl	8008cd0 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008804:	687b      	ldr	r3, [r7, #4]
 8008806:	681b      	ldr	r3, [r3, #0]
 8008808:	695b      	ldr	r3, [r3, #20]
 800880a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800880e:	2b40      	cmp	r3, #64	; 0x40
 8008810:	d141      	bne.n	8008896 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008812:	687b      	ldr	r3, [r7, #4]
 8008814:	681b      	ldr	r3, [r3, #0]
 8008816:	3314      	adds	r3, #20
 8008818:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800881c:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8008820:	e853 3f00 	ldrex	r3, [r3]
 8008824:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8008828:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800882c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8008830:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8008834:	687b      	ldr	r3, [r7, #4]
 8008836:	681b      	ldr	r3, [r3, #0]
 8008838:	3314      	adds	r3, #20
 800883a:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 800883e:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8008842:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008846:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 800884a:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 800884e:	e841 2300 	strex	r3, r2, [r1]
 8008852:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8008856:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800885a:	2b00      	cmp	r3, #0
 800885c:	d1d9      	bne.n	8008812 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 800885e:	687b      	ldr	r3, [r7, #4]
 8008860:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008862:	2b00      	cmp	r3, #0
 8008864:	d013      	beq.n	800888e <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8008866:	687b      	ldr	r3, [r7, #4]
 8008868:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800886a:	4a7d      	ldr	r2, [pc, #500]	; (8008a60 <HAL_UART_IRQHandler+0x3dc>)
 800886c:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800886e:	687b      	ldr	r3, [r7, #4]
 8008870:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008872:	4618      	mov	r0, r3
 8008874:	f7fb f888 	bl	8003988 <HAL_DMA_Abort_IT>
 8008878:	4603      	mov	r3, r0
 800887a:	2b00      	cmp	r3, #0
 800887c:	d016      	beq.n	80088ac <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800887e:	687b      	ldr	r3, [r7, #4]
 8008880:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008882:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008884:	687a      	ldr	r2, [r7, #4]
 8008886:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8008888:	4610      	mov	r0, r2
 800888a:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800888c:	e00e      	b.n	80088ac <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800888e:	6878      	ldr	r0, [r7, #4]
 8008890:	f000 f99a 	bl	8008bc8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008894:	e00a      	b.n	80088ac <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8008896:	6878      	ldr	r0, [r7, #4]
 8008898:	f000 f996 	bl	8008bc8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800889c:	e006      	b.n	80088ac <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800889e:	6878      	ldr	r0, [r7, #4]
 80088a0:	f000 f992 	bl	8008bc8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80088a4:	687b      	ldr	r3, [r7, #4]
 80088a6:	2200      	movs	r2, #0
 80088a8:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 80088aa:	e170      	b.n	8008b8e <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80088ac:	bf00      	nop
    return;
 80088ae:	e16e      	b.n	8008b8e <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80088b0:	687b      	ldr	r3, [r7, #4]
 80088b2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80088b4:	2b01      	cmp	r3, #1
 80088b6:	f040 814a 	bne.w	8008b4e <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 80088ba:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80088be:	f003 0310 	and.w	r3, r3, #16
 80088c2:	2b00      	cmp	r3, #0
 80088c4:	f000 8143 	beq.w	8008b4e <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 80088c8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80088cc:	f003 0310 	and.w	r3, r3, #16
 80088d0:	2b00      	cmp	r3, #0
 80088d2:	f000 813c 	beq.w	8008b4e <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 80088d6:	2300      	movs	r3, #0
 80088d8:	60bb      	str	r3, [r7, #8]
 80088da:	687b      	ldr	r3, [r7, #4]
 80088dc:	681b      	ldr	r3, [r3, #0]
 80088de:	681b      	ldr	r3, [r3, #0]
 80088e0:	60bb      	str	r3, [r7, #8]
 80088e2:	687b      	ldr	r3, [r7, #4]
 80088e4:	681b      	ldr	r3, [r3, #0]
 80088e6:	685b      	ldr	r3, [r3, #4]
 80088e8:	60bb      	str	r3, [r7, #8]
 80088ea:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80088ec:	687b      	ldr	r3, [r7, #4]
 80088ee:	681b      	ldr	r3, [r3, #0]
 80088f0:	695b      	ldr	r3, [r3, #20]
 80088f2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80088f6:	2b40      	cmp	r3, #64	; 0x40
 80088f8:	f040 80b4 	bne.w	8008a64 <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80088fc:	687b      	ldr	r3, [r7, #4]
 80088fe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008900:	681b      	ldr	r3, [r3, #0]
 8008902:	685b      	ldr	r3, [r3, #4]
 8008904:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8008908:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 800890c:	2b00      	cmp	r3, #0
 800890e:	f000 8140 	beq.w	8008b92 <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8008912:	687b      	ldr	r3, [r7, #4]
 8008914:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8008916:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800891a:	429a      	cmp	r2, r3
 800891c:	f080 8139 	bcs.w	8008b92 <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8008920:	687b      	ldr	r3, [r7, #4]
 8008922:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8008926:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8008928:	687b      	ldr	r3, [r7, #4]
 800892a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800892c:	69db      	ldr	r3, [r3, #28]
 800892e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8008932:	f000 8088 	beq.w	8008a46 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8008936:	687b      	ldr	r3, [r7, #4]
 8008938:	681b      	ldr	r3, [r3, #0]
 800893a:	330c      	adds	r3, #12
 800893c:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008940:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8008944:	e853 3f00 	ldrex	r3, [r3]
 8008948:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 800894c:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8008950:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8008954:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8008958:	687b      	ldr	r3, [r7, #4]
 800895a:	681b      	ldr	r3, [r3, #0]
 800895c:	330c      	adds	r3, #12
 800895e:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 8008962:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8008966:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800896a:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 800896e:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8008972:	e841 2300 	strex	r3, r2, [r1]
 8008976:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 800897a:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800897e:	2b00      	cmp	r3, #0
 8008980:	d1d9      	bne.n	8008936 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008982:	687b      	ldr	r3, [r7, #4]
 8008984:	681b      	ldr	r3, [r3, #0]
 8008986:	3314      	adds	r3, #20
 8008988:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800898a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800898c:	e853 3f00 	ldrex	r3, [r3]
 8008990:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8008992:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8008994:	f023 0301 	bic.w	r3, r3, #1
 8008998:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800899c:	687b      	ldr	r3, [r7, #4]
 800899e:	681b      	ldr	r3, [r3, #0]
 80089a0:	3314      	adds	r3, #20
 80089a2:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 80089a6:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 80089aa:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80089ac:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 80089ae:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 80089b2:	e841 2300 	strex	r3, r2, [r1]
 80089b6:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 80089b8:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80089ba:	2b00      	cmp	r3, #0
 80089bc:	d1e1      	bne.n	8008982 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80089be:	687b      	ldr	r3, [r7, #4]
 80089c0:	681b      	ldr	r3, [r3, #0]
 80089c2:	3314      	adds	r3, #20
 80089c4:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80089c6:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80089c8:	e853 3f00 	ldrex	r3, [r3]
 80089cc:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 80089ce:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80089d0:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80089d4:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 80089d8:	687b      	ldr	r3, [r7, #4]
 80089da:	681b      	ldr	r3, [r3, #0]
 80089dc:	3314      	adds	r3, #20
 80089de:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 80089e2:	66fa      	str	r2, [r7, #108]	; 0x6c
 80089e4:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80089e6:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 80089e8:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 80089ea:	e841 2300 	strex	r3, r2, [r1]
 80089ee:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 80089f0:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80089f2:	2b00      	cmp	r3, #0
 80089f4:	d1e3      	bne.n	80089be <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80089f6:	687b      	ldr	r3, [r7, #4]
 80089f8:	2220      	movs	r2, #32
 80089fa:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80089fe:	687b      	ldr	r3, [r7, #4]
 8008a00:	2200      	movs	r2, #0
 8008a02:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008a04:	687b      	ldr	r3, [r7, #4]
 8008a06:	681b      	ldr	r3, [r3, #0]
 8008a08:	330c      	adds	r3, #12
 8008a0a:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008a0c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008a0e:	e853 3f00 	ldrex	r3, [r3]
 8008a12:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8008a14:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8008a16:	f023 0310 	bic.w	r3, r3, #16
 8008a1a:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8008a1e:	687b      	ldr	r3, [r7, #4]
 8008a20:	681b      	ldr	r3, [r3, #0]
 8008a22:	330c      	adds	r3, #12
 8008a24:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 8008a28:	65ba      	str	r2, [r7, #88]	; 0x58
 8008a2a:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008a2c:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8008a2e:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8008a30:	e841 2300 	strex	r3, r2, [r1]
 8008a34:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8008a36:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8008a38:	2b00      	cmp	r3, #0
 8008a3a:	d1e3      	bne.n	8008a04 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8008a3c:	687b      	ldr	r3, [r7, #4]
 8008a3e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008a40:	4618      	mov	r0, r3
 8008a42:	f7fa ff31 	bl	80038a8 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8008a46:	687b      	ldr	r3, [r7, #4]
 8008a48:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8008a4a:	687b      	ldr	r3, [r7, #4]
 8008a4c:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8008a4e:	b29b      	uxth	r3, r3
 8008a50:	1ad3      	subs	r3, r2, r3
 8008a52:	b29b      	uxth	r3, r3
 8008a54:	4619      	mov	r1, r3
 8008a56:	6878      	ldr	r0, [r7, #4]
 8008a58:	f000 f8c0 	bl	8008bdc <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8008a5c:	e099      	b.n	8008b92 <HAL_UART_IRQHandler+0x50e>
 8008a5e:	bf00      	nop
 8008a60:	08008d97 	.word	0x08008d97
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8008a64:	687b      	ldr	r3, [r7, #4]
 8008a66:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8008a68:	687b      	ldr	r3, [r7, #4]
 8008a6a:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8008a6c:	b29b      	uxth	r3, r3
 8008a6e:	1ad3      	subs	r3, r2, r3
 8008a70:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8008a74:	687b      	ldr	r3, [r7, #4]
 8008a76:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8008a78:	b29b      	uxth	r3, r3
 8008a7a:	2b00      	cmp	r3, #0
 8008a7c:	f000 808b 	beq.w	8008b96 <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 8008a80:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8008a84:	2b00      	cmp	r3, #0
 8008a86:	f000 8086 	beq.w	8008b96 <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8008a8a:	687b      	ldr	r3, [r7, #4]
 8008a8c:	681b      	ldr	r3, [r3, #0]
 8008a8e:	330c      	adds	r3, #12
 8008a90:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008a92:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008a94:	e853 3f00 	ldrex	r3, [r3]
 8008a98:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8008a9a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008a9c:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8008aa0:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8008aa4:	687b      	ldr	r3, [r7, #4]
 8008aa6:	681b      	ldr	r3, [r3, #0]
 8008aa8:	330c      	adds	r3, #12
 8008aaa:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 8008aae:	647a      	str	r2, [r7, #68]	; 0x44
 8008ab0:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008ab2:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8008ab4:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8008ab6:	e841 2300 	strex	r3, r2, [r1]
 8008aba:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8008abc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008abe:	2b00      	cmp	r3, #0
 8008ac0:	d1e3      	bne.n	8008a8a <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008ac2:	687b      	ldr	r3, [r7, #4]
 8008ac4:	681b      	ldr	r3, [r3, #0]
 8008ac6:	3314      	adds	r3, #20
 8008ac8:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008aca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008acc:	e853 3f00 	ldrex	r3, [r3]
 8008ad0:	623b      	str	r3, [r7, #32]
   return(result);
 8008ad2:	6a3b      	ldr	r3, [r7, #32]
 8008ad4:	f023 0301 	bic.w	r3, r3, #1
 8008ad8:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8008adc:	687b      	ldr	r3, [r7, #4]
 8008ade:	681b      	ldr	r3, [r3, #0]
 8008ae0:	3314      	adds	r3, #20
 8008ae2:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8008ae6:	633a      	str	r2, [r7, #48]	; 0x30
 8008ae8:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008aea:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8008aec:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8008aee:	e841 2300 	strex	r3, r2, [r1]
 8008af2:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8008af4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008af6:	2b00      	cmp	r3, #0
 8008af8:	d1e3      	bne.n	8008ac2 <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8008afa:	687b      	ldr	r3, [r7, #4]
 8008afc:	2220      	movs	r2, #32
 8008afe:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008b02:	687b      	ldr	r3, [r7, #4]
 8008b04:	2200      	movs	r2, #0
 8008b06:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008b08:	687b      	ldr	r3, [r7, #4]
 8008b0a:	681b      	ldr	r3, [r3, #0]
 8008b0c:	330c      	adds	r3, #12
 8008b0e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008b10:	693b      	ldr	r3, [r7, #16]
 8008b12:	e853 3f00 	ldrex	r3, [r3]
 8008b16:	60fb      	str	r3, [r7, #12]
   return(result);
 8008b18:	68fb      	ldr	r3, [r7, #12]
 8008b1a:	f023 0310 	bic.w	r3, r3, #16
 8008b1e:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8008b22:	687b      	ldr	r3, [r7, #4]
 8008b24:	681b      	ldr	r3, [r3, #0]
 8008b26:	330c      	adds	r3, #12
 8008b28:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 8008b2c:	61fa      	str	r2, [r7, #28]
 8008b2e:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008b30:	69b9      	ldr	r1, [r7, #24]
 8008b32:	69fa      	ldr	r2, [r7, #28]
 8008b34:	e841 2300 	strex	r3, r2, [r1]
 8008b38:	617b      	str	r3, [r7, #20]
   return(result);
 8008b3a:	697b      	ldr	r3, [r7, #20]
 8008b3c:	2b00      	cmp	r3, #0
 8008b3e:	d1e3      	bne.n	8008b08 <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8008b40:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8008b44:	4619      	mov	r1, r3
 8008b46:	6878      	ldr	r0, [r7, #4]
 8008b48:	f000 f848 	bl	8008bdc <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8008b4c:	e023      	b.n	8008b96 <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8008b4e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008b52:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008b56:	2b00      	cmp	r3, #0
 8008b58:	d009      	beq.n	8008b6e <HAL_UART_IRQHandler+0x4ea>
 8008b5a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8008b5e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008b62:	2b00      	cmp	r3, #0
 8008b64:	d003      	beq.n	8008b6e <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 8008b66:	6878      	ldr	r0, [r7, #4]
 8008b68:	f000 f929 	bl	8008dbe <UART_Transmit_IT>
    return;
 8008b6c:	e014      	b.n	8008b98 <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8008b6e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008b72:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008b76:	2b00      	cmp	r3, #0
 8008b78:	d00e      	beq.n	8008b98 <HAL_UART_IRQHandler+0x514>
 8008b7a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8008b7e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008b82:	2b00      	cmp	r3, #0
 8008b84:	d008      	beq.n	8008b98 <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 8008b86:	6878      	ldr	r0, [r7, #4]
 8008b88:	f000 f969 	bl	8008e5e <UART_EndTransmit_IT>
    return;
 8008b8c:	e004      	b.n	8008b98 <HAL_UART_IRQHandler+0x514>
    return;
 8008b8e:	bf00      	nop
 8008b90:	e002      	b.n	8008b98 <HAL_UART_IRQHandler+0x514>
      return;
 8008b92:	bf00      	nop
 8008b94:	e000      	b.n	8008b98 <HAL_UART_IRQHandler+0x514>
      return;
 8008b96:	bf00      	nop
  }
}
 8008b98:	37e8      	adds	r7, #232	; 0xe8
 8008b9a:	46bd      	mov	sp, r7
 8008b9c:	bd80      	pop	{r7, pc}
 8008b9e:	bf00      	nop

08008ba0 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8008ba0:	b480      	push	{r7}
 8008ba2:	b083      	sub	sp, #12
 8008ba4:	af00      	add	r7, sp, #0
 8008ba6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8008ba8:	bf00      	nop
 8008baa:	370c      	adds	r7, #12
 8008bac:	46bd      	mov	sp, r7
 8008bae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008bb2:	4770      	bx	lr

08008bb4 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8008bb4:	b480      	push	{r7}
 8008bb6:	b083      	sub	sp, #12
 8008bb8:	af00      	add	r7, sp, #0
 8008bba:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8008bbc:	bf00      	nop
 8008bbe:	370c      	adds	r7, #12
 8008bc0:	46bd      	mov	sp, r7
 8008bc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008bc6:	4770      	bx	lr

08008bc8 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8008bc8:	b480      	push	{r7}
 8008bca:	b083      	sub	sp, #12
 8008bcc:	af00      	add	r7, sp, #0
 8008bce:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8008bd0:	bf00      	nop
 8008bd2:	370c      	adds	r7, #12
 8008bd4:	46bd      	mov	sp, r7
 8008bd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008bda:	4770      	bx	lr

08008bdc <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8008bdc:	b480      	push	{r7}
 8008bde:	b083      	sub	sp, #12
 8008be0:	af00      	add	r7, sp, #0
 8008be2:	6078      	str	r0, [r7, #4]
 8008be4:	460b      	mov	r3, r1
 8008be6:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8008be8:	bf00      	nop
 8008bea:	370c      	adds	r7, #12
 8008bec:	46bd      	mov	sp, r7
 8008bee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008bf2:	4770      	bx	lr

08008bf4 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8008bf4:	b580      	push	{r7, lr}
 8008bf6:	b090      	sub	sp, #64	; 0x40
 8008bf8:	af00      	add	r7, sp, #0
 8008bfa:	60f8      	str	r0, [r7, #12]
 8008bfc:	60b9      	str	r1, [r7, #8]
 8008bfe:	603b      	str	r3, [r7, #0]
 8008c00:	4613      	mov	r3, r2
 8008c02:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008c04:	e050      	b.n	8008ca8 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8008c06:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8008c08:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008c0c:	d04c      	beq.n	8008ca8 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8008c0e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8008c10:	2b00      	cmp	r3, #0
 8008c12:	d007      	beq.n	8008c24 <UART_WaitOnFlagUntilTimeout+0x30>
 8008c14:	f7f9 feba 	bl	800298c <HAL_GetTick>
 8008c18:	4602      	mov	r2, r0
 8008c1a:	683b      	ldr	r3, [r7, #0]
 8008c1c:	1ad3      	subs	r3, r2, r3
 8008c1e:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8008c20:	429a      	cmp	r2, r3
 8008c22:	d241      	bcs.n	8008ca8 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8008c24:	68fb      	ldr	r3, [r7, #12]
 8008c26:	681b      	ldr	r3, [r3, #0]
 8008c28:	330c      	adds	r3, #12
 8008c2a:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008c2c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008c2e:	e853 3f00 	ldrex	r3, [r3]
 8008c32:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8008c34:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008c36:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8008c3a:	63fb      	str	r3, [r7, #60]	; 0x3c
 8008c3c:	68fb      	ldr	r3, [r7, #12]
 8008c3e:	681b      	ldr	r3, [r3, #0]
 8008c40:	330c      	adds	r3, #12
 8008c42:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8008c44:	637a      	str	r2, [r7, #52]	; 0x34
 8008c46:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008c48:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8008c4a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8008c4c:	e841 2300 	strex	r3, r2, [r1]
 8008c50:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8008c52:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008c54:	2b00      	cmp	r3, #0
 8008c56:	d1e5      	bne.n	8008c24 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008c58:	68fb      	ldr	r3, [r7, #12]
 8008c5a:	681b      	ldr	r3, [r3, #0]
 8008c5c:	3314      	adds	r3, #20
 8008c5e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008c60:	697b      	ldr	r3, [r7, #20]
 8008c62:	e853 3f00 	ldrex	r3, [r3]
 8008c66:	613b      	str	r3, [r7, #16]
   return(result);
 8008c68:	693b      	ldr	r3, [r7, #16]
 8008c6a:	f023 0301 	bic.w	r3, r3, #1
 8008c6e:	63bb      	str	r3, [r7, #56]	; 0x38
 8008c70:	68fb      	ldr	r3, [r7, #12]
 8008c72:	681b      	ldr	r3, [r3, #0]
 8008c74:	3314      	adds	r3, #20
 8008c76:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8008c78:	623a      	str	r2, [r7, #32]
 8008c7a:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008c7c:	69f9      	ldr	r1, [r7, #28]
 8008c7e:	6a3a      	ldr	r2, [r7, #32]
 8008c80:	e841 2300 	strex	r3, r2, [r1]
 8008c84:	61bb      	str	r3, [r7, #24]
   return(result);
 8008c86:	69bb      	ldr	r3, [r7, #24]
 8008c88:	2b00      	cmp	r3, #0
 8008c8a:	d1e5      	bne.n	8008c58 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8008c8c:	68fb      	ldr	r3, [r7, #12]
 8008c8e:	2220      	movs	r2, #32
 8008c90:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8008c94:	68fb      	ldr	r3, [r7, #12]
 8008c96:	2220      	movs	r2, #32
 8008c98:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8008c9c:	68fb      	ldr	r3, [r7, #12]
 8008c9e:	2200      	movs	r2, #0
 8008ca0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8008ca4:	2303      	movs	r3, #3
 8008ca6:	e00f      	b.n	8008cc8 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008ca8:	68fb      	ldr	r3, [r7, #12]
 8008caa:	681b      	ldr	r3, [r3, #0]
 8008cac:	681a      	ldr	r2, [r3, #0]
 8008cae:	68bb      	ldr	r3, [r7, #8]
 8008cb0:	4013      	ands	r3, r2
 8008cb2:	68ba      	ldr	r2, [r7, #8]
 8008cb4:	429a      	cmp	r2, r3
 8008cb6:	bf0c      	ite	eq
 8008cb8:	2301      	moveq	r3, #1
 8008cba:	2300      	movne	r3, #0
 8008cbc:	b2db      	uxtb	r3, r3
 8008cbe:	461a      	mov	r2, r3
 8008cc0:	79fb      	ldrb	r3, [r7, #7]
 8008cc2:	429a      	cmp	r2, r3
 8008cc4:	d09f      	beq.n	8008c06 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8008cc6:	2300      	movs	r3, #0
}
 8008cc8:	4618      	mov	r0, r3
 8008cca:	3740      	adds	r7, #64	; 0x40
 8008ccc:	46bd      	mov	sp, r7
 8008cce:	bd80      	pop	{r7, pc}

08008cd0 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8008cd0:	b480      	push	{r7}
 8008cd2:	b095      	sub	sp, #84	; 0x54
 8008cd4:	af00      	add	r7, sp, #0
 8008cd6:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8008cd8:	687b      	ldr	r3, [r7, #4]
 8008cda:	681b      	ldr	r3, [r3, #0]
 8008cdc:	330c      	adds	r3, #12
 8008cde:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008ce0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008ce2:	e853 3f00 	ldrex	r3, [r3]
 8008ce6:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8008ce8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008cea:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8008cee:	64fb      	str	r3, [r7, #76]	; 0x4c
 8008cf0:	687b      	ldr	r3, [r7, #4]
 8008cf2:	681b      	ldr	r3, [r3, #0]
 8008cf4:	330c      	adds	r3, #12
 8008cf6:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8008cf8:	643a      	str	r2, [r7, #64]	; 0x40
 8008cfa:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008cfc:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8008cfe:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8008d00:	e841 2300 	strex	r3, r2, [r1]
 8008d04:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8008d06:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008d08:	2b00      	cmp	r3, #0
 8008d0a:	d1e5      	bne.n	8008cd8 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008d0c:	687b      	ldr	r3, [r7, #4]
 8008d0e:	681b      	ldr	r3, [r3, #0]
 8008d10:	3314      	adds	r3, #20
 8008d12:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008d14:	6a3b      	ldr	r3, [r7, #32]
 8008d16:	e853 3f00 	ldrex	r3, [r3]
 8008d1a:	61fb      	str	r3, [r7, #28]
   return(result);
 8008d1c:	69fb      	ldr	r3, [r7, #28]
 8008d1e:	f023 0301 	bic.w	r3, r3, #1
 8008d22:	64bb      	str	r3, [r7, #72]	; 0x48
 8008d24:	687b      	ldr	r3, [r7, #4]
 8008d26:	681b      	ldr	r3, [r3, #0]
 8008d28:	3314      	adds	r3, #20
 8008d2a:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8008d2c:	62fa      	str	r2, [r7, #44]	; 0x2c
 8008d2e:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008d30:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8008d32:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8008d34:	e841 2300 	strex	r3, r2, [r1]
 8008d38:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8008d3a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008d3c:	2b00      	cmp	r3, #0
 8008d3e:	d1e5      	bne.n	8008d0c <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008d40:	687b      	ldr	r3, [r7, #4]
 8008d42:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008d44:	2b01      	cmp	r3, #1
 8008d46:	d119      	bne.n	8008d7c <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008d48:	687b      	ldr	r3, [r7, #4]
 8008d4a:	681b      	ldr	r3, [r3, #0]
 8008d4c:	330c      	adds	r3, #12
 8008d4e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008d50:	68fb      	ldr	r3, [r7, #12]
 8008d52:	e853 3f00 	ldrex	r3, [r3]
 8008d56:	60bb      	str	r3, [r7, #8]
   return(result);
 8008d58:	68bb      	ldr	r3, [r7, #8]
 8008d5a:	f023 0310 	bic.w	r3, r3, #16
 8008d5e:	647b      	str	r3, [r7, #68]	; 0x44
 8008d60:	687b      	ldr	r3, [r7, #4]
 8008d62:	681b      	ldr	r3, [r3, #0]
 8008d64:	330c      	adds	r3, #12
 8008d66:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8008d68:	61ba      	str	r2, [r7, #24]
 8008d6a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008d6c:	6979      	ldr	r1, [r7, #20]
 8008d6e:	69ba      	ldr	r2, [r7, #24]
 8008d70:	e841 2300 	strex	r3, r2, [r1]
 8008d74:	613b      	str	r3, [r7, #16]
   return(result);
 8008d76:	693b      	ldr	r3, [r7, #16]
 8008d78:	2b00      	cmp	r3, #0
 8008d7a:	d1e5      	bne.n	8008d48 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8008d7c:	687b      	ldr	r3, [r7, #4]
 8008d7e:	2220      	movs	r2, #32
 8008d80:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008d84:	687b      	ldr	r3, [r7, #4]
 8008d86:	2200      	movs	r2, #0
 8008d88:	631a      	str	r2, [r3, #48]	; 0x30
}
 8008d8a:	bf00      	nop
 8008d8c:	3754      	adds	r7, #84	; 0x54
 8008d8e:	46bd      	mov	sp, r7
 8008d90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d94:	4770      	bx	lr

08008d96 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8008d96:	b580      	push	{r7, lr}
 8008d98:	b084      	sub	sp, #16
 8008d9a:	af00      	add	r7, sp, #0
 8008d9c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8008d9e:	687b      	ldr	r3, [r7, #4]
 8008da0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008da2:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8008da4:	68fb      	ldr	r3, [r7, #12]
 8008da6:	2200      	movs	r2, #0
 8008da8:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8008daa:	68fb      	ldr	r3, [r7, #12]
 8008dac:	2200      	movs	r2, #0
 8008dae:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8008db0:	68f8      	ldr	r0, [r7, #12]
 8008db2:	f7ff ff09 	bl	8008bc8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008db6:	bf00      	nop
 8008db8:	3710      	adds	r7, #16
 8008dba:	46bd      	mov	sp, r7
 8008dbc:	bd80      	pop	{r7, pc}

08008dbe <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8008dbe:	b480      	push	{r7}
 8008dc0:	b085      	sub	sp, #20
 8008dc2:	af00      	add	r7, sp, #0
 8008dc4:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8008dc6:	687b      	ldr	r3, [r7, #4]
 8008dc8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008dcc:	b2db      	uxtb	r3, r3
 8008dce:	2b21      	cmp	r3, #33	; 0x21
 8008dd0:	d13e      	bne.n	8008e50 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008dd2:	687b      	ldr	r3, [r7, #4]
 8008dd4:	689b      	ldr	r3, [r3, #8]
 8008dd6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008dda:	d114      	bne.n	8008e06 <UART_Transmit_IT+0x48>
 8008ddc:	687b      	ldr	r3, [r7, #4]
 8008dde:	691b      	ldr	r3, [r3, #16]
 8008de0:	2b00      	cmp	r3, #0
 8008de2:	d110      	bne.n	8008e06 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8008de4:	687b      	ldr	r3, [r7, #4]
 8008de6:	6a1b      	ldr	r3, [r3, #32]
 8008de8:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8008dea:	68fb      	ldr	r3, [r7, #12]
 8008dec:	881b      	ldrh	r3, [r3, #0]
 8008dee:	461a      	mov	r2, r3
 8008df0:	687b      	ldr	r3, [r7, #4]
 8008df2:	681b      	ldr	r3, [r3, #0]
 8008df4:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8008df8:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8008dfa:	687b      	ldr	r3, [r7, #4]
 8008dfc:	6a1b      	ldr	r3, [r3, #32]
 8008dfe:	1c9a      	adds	r2, r3, #2
 8008e00:	687b      	ldr	r3, [r7, #4]
 8008e02:	621a      	str	r2, [r3, #32]
 8008e04:	e008      	b.n	8008e18 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8008e06:	687b      	ldr	r3, [r7, #4]
 8008e08:	6a1b      	ldr	r3, [r3, #32]
 8008e0a:	1c59      	adds	r1, r3, #1
 8008e0c:	687a      	ldr	r2, [r7, #4]
 8008e0e:	6211      	str	r1, [r2, #32]
 8008e10:	781a      	ldrb	r2, [r3, #0]
 8008e12:	687b      	ldr	r3, [r7, #4]
 8008e14:	681b      	ldr	r3, [r3, #0]
 8008e16:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8008e18:	687b      	ldr	r3, [r7, #4]
 8008e1a:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8008e1c:	b29b      	uxth	r3, r3
 8008e1e:	3b01      	subs	r3, #1
 8008e20:	b29b      	uxth	r3, r3
 8008e22:	687a      	ldr	r2, [r7, #4]
 8008e24:	4619      	mov	r1, r3
 8008e26:	84d1      	strh	r1, [r2, #38]	; 0x26
 8008e28:	2b00      	cmp	r3, #0
 8008e2a:	d10f      	bne.n	8008e4c <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8008e2c:	687b      	ldr	r3, [r7, #4]
 8008e2e:	681b      	ldr	r3, [r3, #0]
 8008e30:	68da      	ldr	r2, [r3, #12]
 8008e32:	687b      	ldr	r3, [r7, #4]
 8008e34:	681b      	ldr	r3, [r3, #0]
 8008e36:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8008e3a:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8008e3c:	687b      	ldr	r3, [r7, #4]
 8008e3e:	681b      	ldr	r3, [r3, #0]
 8008e40:	68da      	ldr	r2, [r3, #12]
 8008e42:	687b      	ldr	r3, [r7, #4]
 8008e44:	681b      	ldr	r3, [r3, #0]
 8008e46:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8008e4a:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8008e4c:	2300      	movs	r3, #0
 8008e4e:	e000      	b.n	8008e52 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8008e50:	2302      	movs	r3, #2
  }
}
 8008e52:	4618      	mov	r0, r3
 8008e54:	3714      	adds	r7, #20
 8008e56:	46bd      	mov	sp, r7
 8008e58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e5c:	4770      	bx	lr

08008e5e <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8008e5e:	b580      	push	{r7, lr}
 8008e60:	b082      	sub	sp, #8
 8008e62:	af00      	add	r7, sp, #0
 8008e64:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8008e66:	687b      	ldr	r3, [r7, #4]
 8008e68:	681b      	ldr	r3, [r3, #0]
 8008e6a:	68da      	ldr	r2, [r3, #12]
 8008e6c:	687b      	ldr	r3, [r7, #4]
 8008e6e:	681b      	ldr	r3, [r3, #0]
 8008e70:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8008e74:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8008e76:	687b      	ldr	r3, [r7, #4]
 8008e78:	2220      	movs	r2, #32
 8008e7a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8008e7e:	6878      	ldr	r0, [r7, #4]
 8008e80:	f7ff fe8e 	bl	8008ba0 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8008e84:	2300      	movs	r3, #0
}
 8008e86:	4618      	mov	r0, r3
 8008e88:	3708      	adds	r7, #8
 8008e8a:	46bd      	mov	sp, r7
 8008e8c:	bd80      	pop	{r7, pc}

08008e8e <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8008e8e:	b580      	push	{r7, lr}
 8008e90:	b08c      	sub	sp, #48	; 0x30
 8008e92:	af00      	add	r7, sp, #0
 8008e94:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8008e96:	687b      	ldr	r3, [r7, #4]
 8008e98:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8008e9c:	b2db      	uxtb	r3, r3
 8008e9e:	2b22      	cmp	r3, #34	; 0x22
 8008ea0:	f040 80ab 	bne.w	8008ffa <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008ea4:	687b      	ldr	r3, [r7, #4]
 8008ea6:	689b      	ldr	r3, [r3, #8]
 8008ea8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008eac:	d117      	bne.n	8008ede <UART_Receive_IT+0x50>
 8008eae:	687b      	ldr	r3, [r7, #4]
 8008eb0:	691b      	ldr	r3, [r3, #16]
 8008eb2:	2b00      	cmp	r3, #0
 8008eb4:	d113      	bne.n	8008ede <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8008eb6:	2300      	movs	r3, #0
 8008eb8:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8008eba:	687b      	ldr	r3, [r7, #4]
 8008ebc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008ebe:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8008ec0:	687b      	ldr	r3, [r7, #4]
 8008ec2:	681b      	ldr	r3, [r3, #0]
 8008ec4:	685b      	ldr	r3, [r3, #4]
 8008ec6:	b29b      	uxth	r3, r3
 8008ec8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008ecc:	b29a      	uxth	r2, r3
 8008ece:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008ed0:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8008ed2:	687b      	ldr	r3, [r7, #4]
 8008ed4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008ed6:	1c9a      	adds	r2, r3, #2
 8008ed8:	687b      	ldr	r3, [r7, #4]
 8008eda:	629a      	str	r2, [r3, #40]	; 0x28
 8008edc:	e026      	b.n	8008f2c <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8008ede:	687b      	ldr	r3, [r7, #4]
 8008ee0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008ee2:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 8008ee4:	2300      	movs	r3, #0
 8008ee6:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8008ee8:	687b      	ldr	r3, [r7, #4]
 8008eea:	689b      	ldr	r3, [r3, #8]
 8008eec:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008ef0:	d007      	beq.n	8008f02 <UART_Receive_IT+0x74>
 8008ef2:	687b      	ldr	r3, [r7, #4]
 8008ef4:	689b      	ldr	r3, [r3, #8]
 8008ef6:	2b00      	cmp	r3, #0
 8008ef8:	d10a      	bne.n	8008f10 <UART_Receive_IT+0x82>
 8008efa:	687b      	ldr	r3, [r7, #4]
 8008efc:	691b      	ldr	r3, [r3, #16]
 8008efe:	2b00      	cmp	r3, #0
 8008f00:	d106      	bne.n	8008f10 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8008f02:	687b      	ldr	r3, [r7, #4]
 8008f04:	681b      	ldr	r3, [r3, #0]
 8008f06:	685b      	ldr	r3, [r3, #4]
 8008f08:	b2da      	uxtb	r2, r3
 8008f0a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008f0c:	701a      	strb	r2, [r3, #0]
 8008f0e:	e008      	b.n	8008f22 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8008f10:	687b      	ldr	r3, [r7, #4]
 8008f12:	681b      	ldr	r3, [r3, #0]
 8008f14:	685b      	ldr	r3, [r3, #4]
 8008f16:	b2db      	uxtb	r3, r3
 8008f18:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8008f1c:	b2da      	uxtb	r2, r3
 8008f1e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008f20:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8008f22:	687b      	ldr	r3, [r7, #4]
 8008f24:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008f26:	1c5a      	adds	r2, r3, #1
 8008f28:	687b      	ldr	r3, [r7, #4]
 8008f2a:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8008f2c:	687b      	ldr	r3, [r7, #4]
 8008f2e:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8008f30:	b29b      	uxth	r3, r3
 8008f32:	3b01      	subs	r3, #1
 8008f34:	b29b      	uxth	r3, r3
 8008f36:	687a      	ldr	r2, [r7, #4]
 8008f38:	4619      	mov	r1, r3
 8008f3a:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8008f3c:	2b00      	cmp	r3, #0
 8008f3e:	d15a      	bne.n	8008ff6 <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8008f40:	687b      	ldr	r3, [r7, #4]
 8008f42:	681b      	ldr	r3, [r3, #0]
 8008f44:	68da      	ldr	r2, [r3, #12]
 8008f46:	687b      	ldr	r3, [r7, #4]
 8008f48:	681b      	ldr	r3, [r3, #0]
 8008f4a:	f022 0220 	bic.w	r2, r2, #32
 8008f4e:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8008f50:	687b      	ldr	r3, [r7, #4]
 8008f52:	681b      	ldr	r3, [r3, #0]
 8008f54:	68da      	ldr	r2, [r3, #12]
 8008f56:	687b      	ldr	r3, [r7, #4]
 8008f58:	681b      	ldr	r3, [r3, #0]
 8008f5a:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8008f5e:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8008f60:	687b      	ldr	r3, [r7, #4]
 8008f62:	681b      	ldr	r3, [r3, #0]
 8008f64:	695a      	ldr	r2, [r3, #20]
 8008f66:	687b      	ldr	r3, [r7, #4]
 8008f68:	681b      	ldr	r3, [r3, #0]
 8008f6a:	f022 0201 	bic.w	r2, r2, #1
 8008f6e:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8008f70:	687b      	ldr	r3, [r7, #4]
 8008f72:	2220      	movs	r2, #32
 8008f74:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008f78:	687b      	ldr	r3, [r7, #4]
 8008f7a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008f7c:	2b01      	cmp	r3, #1
 8008f7e:	d135      	bne.n	8008fec <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008f80:	687b      	ldr	r3, [r7, #4]
 8008f82:	2200      	movs	r2, #0
 8008f84:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008f86:	687b      	ldr	r3, [r7, #4]
 8008f88:	681b      	ldr	r3, [r3, #0]
 8008f8a:	330c      	adds	r3, #12
 8008f8c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008f8e:	697b      	ldr	r3, [r7, #20]
 8008f90:	e853 3f00 	ldrex	r3, [r3]
 8008f94:	613b      	str	r3, [r7, #16]
   return(result);
 8008f96:	693b      	ldr	r3, [r7, #16]
 8008f98:	f023 0310 	bic.w	r3, r3, #16
 8008f9c:	627b      	str	r3, [r7, #36]	; 0x24
 8008f9e:	687b      	ldr	r3, [r7, #4]
 8008fa0:	681b      	ldr	r3, [r3, #0]
 8008fa2:	330c      	adds	r3, #12
 8008fa4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008fa6:	623a      	str	r2, [r7, #32]
 8008fa8:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008faa:	69f9      	ldr	r1, [r7, #28]
 8008fac:	6a3a      	ldr	r2, [r7, #32]
 8008fae:	e841 2300 	strex	r3, r2, [r1]
 8008fb2:	61bb      	str	r3, [r7, #24]
   return(result);
 8008fb4:	69bb      	ldr	r3, [r7, #24]
 8008fb6:	2b00      	cmp	r3, #0
 8008fb8:	d1e5      	bne.n	8008f86 <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8008fba:	687b      	ldr	r3, [r7, #4]
 8008fbc:	681b      	ldr	r3, [r3, #0]
 8008fbe:	681b      	ldr	r3, [r3, #0]
 8008fc0:	f003 0310 	and.w	r3, r3, #16
 8008fc4:	2b10      	cmp	r3, #16
 8008fc6:	d10a      	bne.n	8008fde <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8008fc8:	2300      	movs	r3, #0
 8008fca:	60fb      	str	r3, [r7, #12]
 8008fcc:	687b      	ldr	r3, [r7, #4]
 8008fce:	681b      	ldr	r3, [r3, #0]
 8008fd0:	681b      	ldr	r3, [r3, #0]
 8008fd2:	60fb      	str	r3, [r7, #12]
 8008fd4:	687b      	ldr	r3, [r7, #4]
 8008fd6:	681b      	ldr	r3, [r3, #0]
 8008fd8:	685b      	ldr	r3, [r3, #4]
 8008fda:	60fb      	str	r3, [r7, #12]
 8008fdc:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8008fde:	687b      	ldr	r3, [r7, #4]
 8008fe0:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8008fe2:	4619      	mov	r1, r3
 8008fe4:	6878      	ldr	r0, [r7, #4]
 8008fe6:	f7ff fdf9 	bl	8008bdc <HAL_UARTEx_RxEventCallback>
 8008fea:	e002      	b.n	8008ff2 <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8008fec:	6878      	ldr	r0, [r7, #4]
 8008fee:	f7ff fde1 	bl	8008bb4 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8008ff2:	2300      	movs	r3, #0
 8008ff4:	e002      	b.n	8008ffc <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 8008ff6:	2300      	movs	r3, #0
 8008ff8:	e000      	b.n	8008ffc <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 8008ffa:	2302      	movs	r3, #2
  }
}
 8008ffc:	4618      	mov	r0, r3
 8008ffe:	3730      	adds	r7, #48	; 0x30
 8009000:	46bd      	mov	sp, r7
 8009002:	bd80      	pop	{r7, pc}

08009004 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8009004:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8009008:	b0c0      	sub	sp, #256	; 0x100
 800900a:	af00      	add	r7, sp, #0
 800900c:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8009010:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009014:	681b      	ldr	r3, [r3, #0]
 8009016:	691b      	ldr	r3, [r3, #16]
 8009018:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 800901c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009020:	68d9      	ldr	r1, [r3, #12]
 8009022:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009026:	681a      	ldr	r2, [r3, #0]
 8009028:	ea40 0301 	orr.w	r3, r0, r1
 800902c:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800902e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009032:	689a      	ldr	r2, [r3, #8]
 8009034:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009038:	691b      	ldr	r3, [r3, #16]
 800903a:	431a      	orrs	r2, r3
 800903c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009040:	695b      	ldr	r3, [r3, #20]
 8009042:	431a      	orrs	r2, r3
 8009044:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009048:	69db      	ldr	r3, [r3, #28]
 800904a:	4313      	orrs	r3, r2
 800904c:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8009050:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009054:	681b      	ldr	r3, [r3, #0]
 8009056:	68db      	ldr	r3, [r3, #12]
 8009058:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 800905c:	f021 010c 	bic.w	r1, r1, #12
 8009060:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009064:	681a      	ldr	r2, [r3, #0]
 8009066:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 800906a:	430b      	orrs	r3, r1
 800906c:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800906e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009072:	681b      	ldr	r3, [r3, #0]
 8009074:	695b      	ldr	r3, [r3, #20]
 8009076:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 800907a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800907e:	6999      	ldr	r1, [r3, #24]
 8009080:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009084:	681a      	ldr	r2, [r3, #0]
 8009086:	ea40 0301 	orr.w	r3, r0, r1
 800908a:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800908c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009090:	681a      	ldr	r2, [r3, #0]
 8009092:	4b8f      	ldr	r3, [pc, #572]	; (80092d0 <UART_SetConfig+0x2cc>)
 8009094:	429a      	cmp	r2, r3
 8009096:	d005      	beq.n	80090a4 <UART_SetConfig+0xa0>
 8009098:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800909c:	681a      	ldr	r2, [r3, #0]
 800909e:	4b8d      	ldr	r3, [pc, #564]	; (80092d4 <UART_SetConfig+0x2d0>)
 80090a0:	429a      	cmp	r2, r3
 80090a2:	d104      	bne.n	80090ae <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80090a4:	f7fd fad0 	bl	8006648 <HAL_RCC_GetPCLK2Freq>
 80090a8:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 80090ac:	e003      	b.n	80090b6 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80090ae:	f7fd fab7 	bl	8006620 <HAL_RCC_GetPCLK1Freq>
 80090b2:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80090b6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80090ba:	69db      	ldr	r3, [r3, #28]
 80090bc:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80090c0:	f040 810c 	bne.w	80092dc <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80090c4:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80090c8:	2200      	movs	r2, #0
 80090ca:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 80090ce:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 80090d2:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 80090d6:	4622      	mov	r2, r4
 80090d8:	462b      	mov	r3, r5
 80090da:	1891      	adds	r1, r2, r2
 80090dc:	65b9      	str	r1, [r7, #88]	; 0x58
 80090de:	415b      	adcs	r3, r3
 80090e0:	65fb      	str	r3, [r7, #92]	; 0x5c
 80090e2:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 80090e6:	4621      	mov	r1, r4
 80090e8:	eb12 0801 	adds.w	r8, r2, r1
 80090ec:	4629      	mov	r1, r5
 80090ee:	eb43 0901 	adc.w	r9, r3, r1
 80090f2:	f04f 0200 	mov.w	r2, #0
 80090f6:	f04f 0300 	mov.w	r3, #0
 80090fa:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80090fe:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8009102:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8009106:	4690      	mov	r8, r2
 8009108:	4699      	mov	r9, r3
 800910a:	4623      	mov	r3, r4
 800910c:	eb18 0303 	adds.w	r3, r8, r3
 8009110:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8009114:	462b      	mov	r3, r5
 8009116:	eb49 0303 	adc.w	r3, r9, r3
 800911a:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 800911e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009122:	685b      	ldr	r3, [r3, #4]
 8009124:	2200      	movs	r2, #0
 8009126:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 800912a:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 800912e:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 8009132:	460b      	mov	r3, r1
 8009134:	18db      	adds	r3, r3, r3
 8009136:	653b      	str	r3, [r7, #80]	; 0x50
 8009138:	4613      	mov	r3, r2
 800913a:	eb42 0303 	adc.w	r3, r2, r3
 800913e:	657b      	str	r3, [r7, #84]	; 0x54
 8009140:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8009144:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8009148:	f7f7 f8aa 	bl	80002a0 <__aeabi_uldivmod>
 800914c:	4602      	mov	r2, r0
 800914e:	460b      	mov	r3, r1
 8009150:	4b61      	ldr	r3, [pc, #388]	; (80092d8 <UART_SetConfig+0x2d4>)
 8009152:	fba3 2302 	umull	r2, r3, r3, r2
 8009156:	095b      	lsrs	r3, r3, #5
 8009158:	011c      	lsls	r4, r3, #4
 800915a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800915e:	2200      	movs	r2, #0
 8009160:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8009164:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 8009168:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 800916c:	4642      	mov	r2, r8
 800916e:	464b      	mov	r3, r9
 8009170:	1891      	adds	r1, r2, r2
 8009172:	64b9      	str	r1, [r7, #72]	; 0x48
 8009174:	415b      	adcs	r3, r3
 8009176:	64fb      	str	r3, [r7, #76]	; 0x4c
 8009178:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 800917c:	4641      	mov	r1, r8
 800917e:	eb12 0a01 	adds.w	sl, r2, r1
 8009182:	4649      	mov	r1, r9
 8009184:	eb43 0b01 	adc.w	fp, r3, r1
 8009188:	f04f 0200 	mov.w	r2, #0
 800918c:	f04f 0300 	mov.w	r3, #0
 8009190:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8009194:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8009198:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800919c:	4692      	mov	sl, r2
 800919e:	469b      	mov	fp, r3
 80091a0:	4643      	mov	r3, r8
 80091a2:	eb1a 0303 	adds.w	r3, sl, r3
 80091a6:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 80091aa:	464b      	mov	r3, r9
 80091ac:	eb4b 0303 	adc.w	r3, fp, r3
 80091b0:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 80091b4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80091b8:	685b      	ldr	r3, [r3, #4]
 80091ba:	2200      	movs	r2, #0
 80091bc:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 80091c0:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 80091c4:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 80091c8:	460b      	mov	r3, r1
 80091ca:	18db      	adds	r3, r3, r3
 80091cc:	643b      	str	r3, [r7, #64]	; 0x40
 80091ce:	4613      	mov	r3, r2
 80091d0:	eb42 0303 	adc.w	r3, r2, r3
 80091d4:	647b      	str	r3, [r7, #68]	; 0x44
 80091d6:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 80091da:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 80091de:	f7f7 f85f 	bl	80002a0 <__aeabi_uldivmod>
 80091e2:	4602      	mov	r2, r0
 80091e4:	460b      	mov	r3, r1
 80091e6:	4611      	mov	r1, r2
 80091e8:	4b3b      	ldr	r3, [pc, #236]	; (80092d8 <UART_SetConfig+0x2d4>)
 80091ea:	fba3 2301 	umull	r2, r3, r3, r1
 80091ee:	095b      	lsrs	r3, r3, #5
 80091f0:	2264      	movs	r2, #100	; 0x64
 80091f2:	fb02 f303 	mul.w	r3, r2, r3
 80091f6:	1acb      	subs	r3, r1, r3
 80091f8:	00db      	lsls	r3, r3, #3
 80091fa:	f103 0232 	add.w	r2, r3, #50	; 0x32
 80091fe:	4b36      	ldr	r3, [pc, #216]	; (80092d8 <UART_SetConfig+0x2d4>)
 8009200:	fba3 2302 	umull	r2, r3, r3, r2
 8009204:	095b      	lsrs	r3, r3, #5
 8009206:	005b      	lsls	r3, r3, #1
 8009208:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800920c:	441c      	add	r4, r3
 800920e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8009212:	2200      	movs	r2, #0
 8009214:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8009218:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 800921c:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8009220:	4642      	mov	r2, r8
 8009222:	464b      	mov	r3, r9
 8009224:	1891      	adds	r1, r2, r2
 8009226:	63b9      	str	r1, [r7, #56]	; 0x38
 8009228:	415b      	adcs	r3, r3
 800922a:	63fb      	str	r3, [r7, #60]	; 0x3c
 800922c:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8009230:	4641      	mov	r1, r8
 8009232:	1851      	adds	r1, r2, r1
 8009234:	6339      	str	r1, [r7, #48]	; 0x30
 8009236:	4649      	mov	r1, r9
 8009238:	414b      	adcs	r3, r1
 800923a:	637b      	str	r3, [r7, #52]	; 0x34
 800923c:	f04f 0200 	mov.w	r2, #0
 8009240:	f04f 0300 	mov.w	r3, #0
 8009244:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8009248:	4659      	mov	r1, fp
 800924a:	00cb      	lsls	r3, r1, #3
 800924c:	4651      	mov	r1, sl
 800924e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8009252:	4651      	mov	r1, sl
 8009254:	00ca      	lsls	r2, r1, #3
 8009256:	4610      	mov	r0, r2
 8009258:	4619      	mov	r1, r3
 800925a:	4603      	mov	r3, r0
 800925c:	4642      	mov	r2, r8
 800925e:	189b      	adds	r3, r3, r2
 8009260:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8009264:	464b      	mov	r3, r9
 8009266:	460a      	mov	r2, r1
 8009268:	eb42 0303 	adc.w	r3, r2, r3
 800926c:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8009270:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009274:	685b      	ldr	r3, [r3, #4]
 8009276:	2200      	movs	r2, #0
 8009278:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 800927c:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8009280:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8009284:	460b      	mov	r3, r1
 8009286:	18db      	adds	r3, r3, r3
 8009288:	62bb      	str	r3, [r7, #40]	; 0x28
 800928a:	4613      	mov	r3, r2
 800928c:	eb42 0303 	adc.w	r3, r2, r3
 8009290:	62fb      	str	r3, [r7, #44]	; 0x2c
 8009292:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8009296:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 800929a:	f7f7 f801 	bl	80002a0 <__aeabi_uldivmod>
 800929e:	4602      	mov	r2, r0
 80092a0:	460b      	mov	r3, r1
 80092a2:	4b0d      	ldr	r3, [pc, #52]	; (80092d8 <UART_SetConfig+0x2d4>)
 80092a4:	fba3 1302 	umull	r1, r3, r3, r2
 80092a8:	095b      	lsrs	r3, r3, #5
 80092aa:	2164      	movs	r1, #100	; 0x64
 80092ac:	fb01 f303 	mul.w	r3, r1, r3
 80092b0:	1ad3      	subs	r3, r2, r3
 80092b2:	00db      	lsls	r3, r3, #3
 80092b4:	3332      	adds	r3, #50	; 0x32
 80092b6:	4a08      	ldr	r2, [pc, #32]	; (80092d8 <UART_SetConfig+0x2d4>)
 80092b8:	fba2 2303 	umull	r2, r3, r2, r3
 80092bc:	095b      	lsrs	r3, r3, #5
 80092be:	f003 0207 	and.w	r2, r3, #7
 80092c2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80092c6:	681b      	ldr	r3, [r3, #0]
 80092c8:	4422      	add	r2, r4
 80092ca:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80092cc:	e106      	b.n	80094dc <UART_SetConfig+0x4d8>
 80092ce:	bf00      	nop
 80092d0:	40011000 	.word	0x40011000
 80092d4:	40011400 	.word	0x40011400
 80092d8:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80092dc:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80092e0:	2200      	movs	r2, #0
 80092e2:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 80092e6:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 80092ea:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 80092ee:	4642      	mov	r2, r8
 80092f0:	464b      	mov	r3, r9
 80092f2:	1891      	adds	r1, r2, r2
 80092f4:	6239      	str	r1, [r7, #32]
 80092f6:	415b      	adcs	r3, r3
 80092f8:	627b      	str	r3, [r7, #36]	; 0x24
 80092fa:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80092fe:	4641      	mov	r1, r8
 8009300:	1854      	adds	r4, r2, r1
 8009302:	4649      	mov	r1, r9
 8009304:	eb43 0501 	adc.w	r5, r3, r1
 8009308:	f04f 0200 	mov.w	r2, #0
 800930c:	f04f 0300 	mov.w	r3, #0
 8009310:	00eb      	lsls	r3, r5, #3
 8009312:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8009316:	00e2      	lsls	r2, r4, #3
 8009318:	4614      	mov	r4, r2
 800931a:	461d      	mov	r5, r3
 800931c:	4643      	mov	r3, r8
 800931e:	18e3      	adds	r3, r4, r3
 8009320:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8009324:	464b      	mov	r3, r9
 8009326:	eb45 0303 	adc.w	r3, r5, r3
 800932a:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 800932e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009332:	685b      	ldr	r3, [r3, #4]
 8009334:	2200      	movs	r2, #0
 8009336:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 800933a:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 800933e:	f04f 0200 	mov.w	r2, #0
 8009342:	f04f 0300 	mov.w	r3, #0
 8009346:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 800934a:	4629      	mov	r1, r5
 800934c:	008b      	lsls	r3, r1, #2
 800934e:	4621      	mov	r1, r4
 8009350:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8009354:	4621      	mov	r1, r4
 8009356:	008a      	lsls	r2, r1, #2
 8009358:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 800935c:	f7f6 ffa0 	bl	80002a0 <__aeabi_uldivmod>
 8009360:	4602      	mov	r2, r0
 8009362:	460b      	mov	r3, r1
 8009364:	4b60      	ldr	r3, [pc, #384]	; (80094e8 <UART_SetConfig+0x4e4>)
 8009366:	fba3 2302 	umull	r2, r3, r3, r2
 800936a:	095b      	lsrs	r3, r3, #5
 800936c:	011c      	lsls	r4, r3, #4
 800936e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8009372:	2200      	movs	r2, #0
 8009374:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8009378:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 800937c:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 8009380:	4642      	mov	r2, r8
 8009382:	464b      	mov	r3, r9
 8009384:	1891      	adds	r1, r2, r2
 8009386:	61b9      	str	r1, [r7, #24]
 8009388:	415b      	adcs	r3, r3
 800938a:	61fb      	str	r3, [r7, #28]
 800938c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8009390:	4641      	mov	r1, r8
 8009392:	1851      	adds	r1, r2, r1
 8009394:	6139      	str	r1, [r7, #16]
 8009396:	4649      	mov	r1, r9
 8009398:	414b      	adcs	r3, r1
 800939a:	617b      	str	r3, [r7, #20]
 800939c:	f04f 0200 	mov.w	r2, #0
 80093a0:	f04f 0300 	mov.w	r3, #0
 80093a4:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80093a8:	4659      	mov	r1, fp
 80093aa:	00cb      	lsls	r3, r1, #3
 80093ac:	4651      	mov	r1, sl
 80093ae:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80093b2:	4651      	mov	r1, sl
 80093b4:	00ca      	lsls	r2, r1, #3
 80093b6:	4610      	mov	r0, r2
 80093b8:	4619      	mov	r1, r3
 80093ba:	4603      	mov	r3, r0
 80093bc:	4642      	mov	r2, r8
 80093be:	189b      	adds	r3, r3, r2
 80093c0:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 80093c4:	464b      	mov	r3, r9
 80093c6:	460a      	mov	r2, r1
 80093c8:	eb42 0303 	adc.w	r3, r2, r3
 80093cc:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 80093d0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80093d4:	685b      	ldr	r3, [r3, #4]
 80093d6:	2200      	movs	r2, #0
 80093d8:	67bb      	str	r3, [r7, #120]	; 0x78
 80093da:	67fa      	str	r2, [r7, #124]	; 0x7c
 80093dc:	f04f 0200 	mov.w	r2, #0
 80093e0:	f04f 0300 	mov.w	r3, #0
 80093e4:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 80093e8:	4649      	mov	r1, r9
 80093ea:	008b      	lsls	r3, r1, #2
 80093ec:	4641      	mov	r1, r8
 80093ee:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80093f2:	4641      	mov	r1, r8
 80093f4:	008a      	lsls	r2, r1, #2
 80093f6:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 80093fa:	f7f6 ff51 	bl	80002a0 <__aeabi_uldivmod>
 80093fe:	4602      	mov	r2, r0
 8009400:	460b      	mov	r3, r1
 8009402:	4611      	mov	r1, r2
 8009404:	4b38      	ldr	r3, [pc, #224]	; (80094e8 <UART_SetConfig+0x4e4>)
 8009406:	fba3 2301 	umull	r2, r3, r3, r1
 800940a:	095b      	lsrs	r3, r3, #5
 800940c:	2264      	movs	r2, #100	; 0x64
 800940e:	fb02 f303 	mul.w	r3, r2, r3
 8009412:	1acb      	subs	r3, r1, r3
 8009414:	011b      	lsls	r3, r3, #4
 8009416:	3332      	adds	r3, #50	; 0x32
 8009418:	4a33      	ldr	r2, [pc, #204]	; (80094e8 <UART_SetConfig+0x4e4>)
 800941a:	fba2 2303 	umull	r2, r3, r2, r3
 800941e:	095b      	lsrs	r3, r3, #5
 8009420:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8009424:	441c      	add	r4, r3
 8009426:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800942a:	2200      	movs	r2, #0
 800942c:	673b      	str	r3, [r7, #112]	; 0x70
 800942e:	677a      	str	r2, [r7, #116]	; 0x74
 8009430:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 8009434:	4642      	mov	r2, r8
 8009436:	464b      	mov	r3, r9
 8009438:	1891      	adds	r1, r2, r2
 800943a:	60b9      	str	r1, [r7, #8]
 800943c:	415b      	adcs	r3, r3
 800943e:	60fb      	str	r3, [r7, #12]
 8009440:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8009444:	4641      	mov	r1, r8
 8009446:	1851      	adds	r1, r2, r1
 8009448:	6039      	str	r1, [r7, #0]
 800944a:	4649      	mov	r1, r9
 800944c:	414b      	adcs	r3, r1
 800944e:	607b      	str	r3, [r7, #4]
 8009450:	f04f 0200 	mov.w	r2, #0
 8009454:	f04f 0300 	mov.w	r3, #0
 8009458:	e9d7 ab00 	ldrd	sl, fp, [r7]
 800945c:	4659      	mov	r1, fp
 800945e:	00cb      	lsls	r3, r1, #3
 8009460:	4651      	mov	r1, sl
 8009462:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8009466:	4651      	mov	r1, sl
 8009468:	00ca      	lsls	r2, r1, #3
 800946a:	4610      	mov	r0, r2
 800946c:	4619      	mov	r1, r3
 800946e:	4603      	mov	r3, r0
 8009470:	4642      	mov	r2, r8
 8009472:	189b      	adds	r3, r3, r2
 8009474:	66bb      	str	r3, [r7, #104]	; 0x68
 8009476:	464b      	mov	r3, r9
 8009478:	460a      	mov	r2, r1
 800947a:	eb42 0303 	adc.w	r3, r2, r3
 800947e:	66fb      	str	r3, [r7, #108]	; 0x6c
 8009480:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009484:	685b      	ldr	r3, [r3, #4]
 8009486:	2200      	movs	r2, #0
 8009488:	663b      	str	r3, [r7, #96]	; 0x60
 800948a:	667a      	str	r2, [r7, #100]	; 0x64
 800948c:	f04f 0200 	mov.w	r2, #0
 8009490:	f04f 0300 	mov.w	r3, #0
 8009494:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 8009498:	4649      	mov	r1, r9
 800949a:	008b      	lsls	r3, r1, #2
 800949c:	4641      	mov	r1, r8
 800949e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80094a2:	4641      	mov	r1, r8
 80094a4:	008a      	lsls	r2, r1, #2
 80094a6:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 80094aa:	f7f6 fef9 	bl	80002a0 <__aeabi_uldivmod>
 80094ae:	4602      	mov	r2, r0
 80094b0:	460b      	mov	r3, r1
 80094b2:	4b0d      	ldr	r3, [pc, #52]	; (80094e8 <UART_SetConfig+0x4e4>)
 80094b4:	fba3 1302 	umull	r1, r3, r3, r2
 80094b8:	095b      	lsrs	r3, r3, #5
 80094ba:	2164      	movs	r1, #100	; 0x64
 80094bc:	fb01 f303 	mul.w	r3, r1, r3
 80094c0:	1ad3      	subs	r3, r2, r3
 80094c2:	011b      	lsls	r3, r3, #4
 80094c4:	3332      	adds	r3, #50	; 0x32
 80094c6:	4a08      	ldr	r2, [pc, #32]	; (80094e8 <UART_SetConfig+0x4e4>)
 80094c8:	fba2 2303 	umull	r2, r3, r2, r3
 80094cc:	095b      	lsrs	r3, r3, #5
 80094ce:	f003 020f 	and.w	r2, r3, #15
 80094d2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80094d6:	681b      	ldr	r3, [r3, #0]
 80094d8:	4422      	add	r2, r4
 80094da:	609a      	str	r2, [r3, #8]
}
 80094dc:	bf00      	nop
 80094de:	f507 7780 	add.w	r7, r7, #256	; 0x100
 80094e2:	46bd      	mov	sp, r7
 80094e4:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80094e8:	51eb851f 	.word	0x51eb851f

080094ec <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 80094ec:	b084      	sub	sp, #16
 80094ee:	b580      	push	{r7, lr}
 80094f0:	b084      	sub	sp, #16
 80094f2:	af00      	add	r7, sp, #0
 80094f4:	6078      	str	r0, [r7, #4]
 80094f6:	f107 001c 	add.w	r0, r7, #28
 80094fa:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 80094fe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009500:	2b01      	cmp	r3, #1
 8009502:	d122      	bne.n	800954a <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8009504:	687b      	ldr	r3, [r7, #4]
 8009506:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009508:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800950c:	687b      	ldr	r3, [r7, #4]
 800950e:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8009510:	687b      	ldr	r3, [r7, #4]
 8009512:	68db      	ldr	r3, [r3, #12]
 8009514:	f423 0384 	bic.w	r3, r3, #4325376	; 0x420000
 8009518:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800951c:	687a      	ldr	r2, [r7, #4]
 800951e:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8009520:	687b      	ldr	r3, [r7, #4]
 8009522:	68db      	ldr	r3, [r3, #12]
 8009524:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8009528:	687b      	ldr	r3, [r7, #4]
 800952a:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 800952c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800952e:	2b01      	cmp	r3, #1
 8009530:	d105      	bne.n	800953e <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8009532:	687b      	ldr	r3, [r7, #4]
 8009534:	68db      	ldr	r3, [r3, #12]
 8009536:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 800953a:	687b      	ldr	r3, [r7, #4]
 800953c:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800953e:	6878      	ldr	r0, [r7, #4]
 8009540:	f000 faa2 	bl	8009a88 <USB_CoreReset>
 8009544:	4603      	mov	r3, r0
 8009546:	73fb      	strb	r3, [r7, #15]
 8009548:	e01a      	b.n	8009580 <USB_CoreInit+0x94>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 800954a:	687b      	ldr	r3, [r7, #4]
 800954c:	68db      	ldr	r3, [r3, #12]
 800954e:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8009552:	687b      	ldr	r3, [r7, #4]
 8009554:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8009556:	6878      	ldr	r0, [r7, #4]
 8009558:	f000 fa96 	bl	8009a88 <USB_CoreReset>
 800955c:	4603      	mov	r3, r0
 800955e:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 8009560:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8009562:	2b00      	cmp	r3, #0
 8009564:	d106      	bne.n	8009574 <USB_CoreInit+0x88>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8009566:	687b      	ldr	r3, [r7, #4]
 8009568:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800956a:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 800956e:	687b      	ldr	r3, [r7, #4]
 8009570:	639a      	str	r2, [r3, #56]	; 0x38
 8009572:	e005      	b.n	8009580 <USB_CoreInit+0x94>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8009574:	687b      	ldr	r3, [r7, #4]
 8009576:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009578:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800957c:	687b      	ldr	r3, [r7, #4]
 800957e:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 8009580:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009582:	2b01      	cmp	r3, #1
 8009584:	d10b      	bne.n	800959e <USB_CoreInit+0xb2>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8009586:	687b      	ldr	r3, [r7, #4]
 8009588:	689b      	ldr	r3, [r3, #8]
 800958a:	f043 0206 	orr.w	r2, r3, #6
 800958e:	687b      	ldr	r3, [r7, #4]
 8009590:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8009592:	687b      	ldr	r3, [r7, #4]
 8009594:	689b      	ldr	r3, [r3, #8]
 8009596:	f043 0220 	orr.w	r2, r3, #32
 800959a:	687b      	ldr	r3, [r7, #4]
 800959c:	609a      	str	r2, [r3, #8]
  }

  return ret;
 800959e:	7bfb      	ldrb	r3, [r7, #15]
}
 80095a0:	4618      	mov	r0, r3
 80095a2:	3710      	adds	r7, #16
 80095a4:	46bd      	mov	sp, r7
 80095a6:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80095aa:	b004      	add	sp, #16
 80095ac:	4770      	bx	lr

080095ae <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 80095ae:	b480      	push	{r7}
 80095b0:	b083      	sub	sp, #12
 80095b2:	af00      	add	r7, sp, #0
 80095b4:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 80095b6:	687b      	ldr	r3, [r7, #4]
 80095b8:	689b      	ldr	r3, [r3, #8]
 80095ba:	f023 0201 	bic.w	r2, r3, #1
 80095be:	687b      	ldr	r3, [r7, #4]
 80095c0:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 80095c2:	2300      	movs	r3, #0
}
 80095c4:	4618      	mov	r0, r3
 80095c6:	370c      	adds	r7, #12
 80095c8:	46bd      	mov	sp, r7
 80095ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095ce:	4770      	bx	lr

080095d0 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 80095d0:	b580      	push	{r7, lr}
 80095d2:	b084      	sub	sp, #16
 80095d4:	af00      	add	r7, sp, #0
 80095d6:	6078      	str	r0, [r7, #4]
 80095d8:	460b      	mov	r3, r1
 80095da:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 80095dc:	2300      	movs	r3, #0
 80095de:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 80095e0:	687b      	ldr	r3, [r7, #4]
 80095e2:	68db      	ldr	r3, [r3, #12]
 80095e4:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 80095e8:	687b      	ldr	r3, [r7, #4]
 80095ea:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 80095ec:	78fb      	ldrb	r3, [r7, #3]
 80095ee:	2b01      	cmp	r3, #1
 80095f0:	d115      	bne.n	800961e <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 80095f2:	687b      	ldr	r3, [r7, #4]
 80095f4:	68db      	ldr	r3, [r3, #12]
 80095f6:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 80095fa:	687b      	ldr	r3, [r7, #4]
 80095fc:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 80095fe:	2001      	movs	r0, #1
 8009600:	f7f9 f9d0 	bl	80029a4 <HAL_Delay>
      ms++;
 8009604:	68fb      	ldr	r3, [r7, #12]
 8009606:	3301      	adds	r3, #1
 8009608:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < 50U));
 800960a:	6878      	ldr	r0, [r7, #4]
 800960c:	f000 fa2e 	bl	8009a6c <USB_GetMode>
 8009610:	4603      	mov	r3, r0
 8009612:	2b01      	cmp	r3, #1
 8009614:	d01e      	beq.n	8009654 <USB_SetCurrentMode+0x84>
 8009616:	68fb      	ldr	r3, [r7, #12]
 8009618:	2b31      	cmp	r3, #49	; 0x31
 800961a:	d9f0      	bls.n	80095fe <USB_SetCurrentMode+0x2e>
 800961c:	e01a      	b.n	8009654 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 800961e:	78fb      	ldrb	r3, [r7, #3]
 8009620:	2b00      	cmp	r3, #0
 8009622:	d115      	bne.n	8009650 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8009624:	687b      	ldr	r3, [r7, #4]
 8009626:	68db      	ldr	r3, [r3, #12]
 8009628:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 800962c:	687b      	ldr	r3, [r7, #4]
 800962e:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 8009630:	2001      	movs	r0, #1
 8009632:	f7f9 f9b7 	bl	80029a4 <HAL_Delay>
      ms++;
 8009636:	68fb      	ldr	r3, [r7, #12]
 8009638:	3301      	adds	r3, #1
 800963a:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < 50U));
 800963c:	6878      	ldr	r0, [r7, #4]
 800963e:	f000 fa15 	bl	8009a6c <USB_GetMode>
 8009642:	4603      	mov	r3, r0
 8009644:	2b00      	cmp	r3, #0
 8009646:	d005      	beq.n	8009654 <USB_SetCurrentMode+0x84>
 8009648:	68fb      	ldr	r3, [r7, #12]
 800964a:	2b31      	cmp	r3, #49	; 0x31
 800964c:	d9f0      	bls.n	8009630 <USB_SetCurrentMode+0x60>
 800964e:	e001      	b.n	8009654 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8009650:	2301      	movs	r3, #1
 8009652:	e005      	b.n	8009660 <USB_SetCurrentMode+0x90>
  }

  if (ms == 50U)
 8009654:	68fb      	ldr	r3, [r7, #12]
 8009656:	2b32      	cmp	r3, #50	; 0x32
 8009658:	d101      	bne.n	800965e <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 800965a:	2301      	movs	r3, #1
 800965c:	e000      	b.n	8009660 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 800965e:	2300      	movs	r3, #0
}
 8009660:	4618      	mov	r0, r3
 8009662:	3710      	adds	r7, #16
 8009664:	46bd      	mov	sp, r7
 8009666:	bd80      	pop	{r7, pc}

08009668 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8009668:	b084      	sub	sp, #16
 800966a:	b580      	push	{r7, lr}
 800966c:	b086      	sub	sp, #24
 800966e:	af00      	add	r7, sp, #0
 8009670:	6078      	str	r0, [r7, #4]
 8009672:	f107 0024 	add.w	r0, r7, #36	; 0x24
 8009676:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 800967a:	2300      	movs	r3, #0
 800967c:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800967e:	687b      	ldr	r3, [r7, #4]
 8009680:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 8009682:	2300      	movs	r3, #0
 8009684:	613b      	str	r3, [r7, #16]
 8009686:	e009      	b.n	800969c <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8009688:	687a      	ldr	r2, [r7, #4]
 800968a:	693b      	ldr	r3, [r7, #16]
 800968c:	3340      	adds	r3, #64	; 0x40
 800968e:	009b      	lsls	r3, r3, #2
 8009690:	4413      	add	r3, r2
 8009692:	2200      	movs	r2, #0
 8009694:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 8009696:	693b      	ldr	r3, [r7, #16]
 8009698:	3301      	adds	r3, #1
 800969a:	613b      	str	r3, [r7, #16]
 800969c:	693b      	ldr	r3, [r7, #16]
 800969e:	2b0e      	cmp	r3, #14
 80096a0:	d9f2      	bls.n	8009688 <USB_DevInit+0x20>
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
  }
#else
  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 80096a2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80096a4:	2b00      	cmp	r3, #0
 80096a6:	d11c      	bne.n	80096e2 <USB_DevInit+0x7a>
  {
    /*
     * Disable HW VBUS sensing. VBUS is internally considered to be always
     * at VBUS-Valid level (5V).
     */
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 80096a8:	68fb      	ldr	r3, [r7, #12]
 80096aa:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80096ae:	685b      	ldr	r3, [r3, #4]
 80096b0:	68fa      	ldr	r2, [r7, #12]
 80096b2:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80096b6:	f043 0302 	orr.w	r3, r3, #2
 80096ba:	6053      	str	r3, [r2, #4]
    USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 80096bc:	687b      	ldr	r3, [r7, #4]
 80096be:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80096c0:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 80096c4:	687b      	ldr	r3, [r7, #4]
 80096c6:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 80096c8:	687b      	ldr	r3, [r7, #4]
 80096ca:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80096cc:	f423 2200 	bic.w	r2, r3, #524288	; 0x80000
 80096d0:	687b      	ldr	r3, [r7, #4]
 80096d2:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 80096d4:	687b      	ldr	r3, [r7, #4]
 80096d6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80096d8:	f423 2280 	bic.w	r2, r3, #262144	; 0x40000
 80096dc:	687b      	ldr	r3, [r7, #4]
 80096de:	639a      	str	r2, [r3, #56]	; 0x38
 80096e0:	e00b      	b.n	80096fa <USB_DevInit+0x92>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG &= ~USB_OTG_GCCFG_NOVBUSSENS;
 80096e2:	687b      	ldr	r3, [r7, #4]
 80096e4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80096e6:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 80096ea:	687b      	ldr	r3, [r7, #4]
 80096ec:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
 80096ee:	687b      	ldr	r3, [r7, #4]
 80096f0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80096f2:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 80096f6:	687b      	ldr	r3, [r7, #4]
 80096f8:	639a      	str	r2, [r3, #56]	; 0x38
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 80096fa:	68fb      	ldr	r3, [r7, #12]
 80096fc:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8009700:	461a      	mov	r2, r3
 8009702:	2300      	movs	r3, #0
 8009704:	6013      	str	r3, [r2, #0]

  /* Device mode configuration */
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 8009706:	68fb      	ldr	r3, [r7, #12]
 8009708:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800970c:	4619      	mov	r1, r3
 800970e:	68fb      	ldr	r3, [r7, #12]
 8009710:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009714:	461a      	mov	r2, r3
 8009716:	680b      	ldr	r3, [r1, #0]
 8009718:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800971a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800971c:	2b01      	cmp	r3, #1
 800971e:	d10c      	bne.n	800973a <USB_DevInit+0xd2>
  {
    if (cfg.speed == USBD_HS_SPEED)
 8009720:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009722:	2b00      	cmp	r3, #0
 8009724:	d104      	bne.n	8009730 <USB_DevInit+0xc8>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 8009726:	2100      	movs	r1, #0
 8009728:	6878      	ldr	r0, [r7, #4]
 800972a:	f000 f965 	bl	80099f8 <USB_SetDevSpeed>
 800972e:	e008      	b.n	8009742 <USB_DevInit+0xda>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 8009730:	2101      	movs	r1, #1
 8009732:	6878      	ldr	r0, [r7, #4]
 8009734:	f000 f960 	bl	80099f8 <USB_SetDevSpeed>
 8009738:	e003      	b.n	8009742 <USB_DevInit+0xda>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 800973a:	2103      	movs	r1, #3
 800973c:	6878      	ldr	r0, [r7, #4]
 800973e:	f000 f95b 	bl	80099f8 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8009742:	2110      	movs	r1, #16
 8009744:	6878      	ldr	r0, [r7, #4]
 8009746:	f000 f8f3 	bl	8009930 <USB_FlushTxFifo>
 800974a:	4603      	mov	r3, r0
 800974c:	2b00      	cmp	r3, #0
 800974e:	d001      	beq.n	8009754 <USB_DevInit+0xec>
  {
    ret = HAL_ERROR;
 8009750:	2301      	movs	r3, #1
 8009752:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8009754:	6878      	ldr	r0, [r7, #4]
 8009756:	f000 f91f 	bl	8009998 <USB_FlushRxFifo>
 800975a:	4603      	mov	r3, r0
 800975c:	2b00      	cmp	r3, #0
 800975e:	d001      	beq.n	8009764 <USB_DevInit+0xfc>
  {
    ret = HAL_ERROR;
 8009760:	2301      	movs	r3, #1
 8009762:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 8009764:	68fb      	ldr	r3, [r7, #12]
 8009766:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800976a:	461a      	mov	r2, r3
 800976c:	2300      	movs	r3, #0
 800976e:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 8009770:	68fb      	ldr	r3, [r7, #12]
 8009772:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009776:	461a      	mov	r2, r3
 8009778:	2300      	movs	r3, #0
 800977a:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 800977c:	68fb      	ldr	r3, [r7, #12]
 800977e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009782:	461a      	mov	r2, r3
 8009784:	2300      	movs	r3, #0
 8009786:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8009788:	2300      	movs	r3, #0
 800978a:	613b      	str	r3, [r7, #16]
 800978c:	e043      	b.n	8009816 <USB_DevInit+0x1ae>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800978e:	693b      	ldr	r3, [r7, #16]
 8009790:	015a      	lsls	r2, r3, #5
 8009792:	68fb      	ldr	r3, [r7, #12]
 8009794:	4413      	add	r3, r2
 8009796:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800979a:	681b      	ldr	r3, [r3, #0]
 800979c:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80097a0:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80097a4:	d118      	bne.n	80097d8 <USB_DevInit+0x170>
    {
      if (i == 0U)
 80097a6:	693b      	ldr	r3, [r7, #16]
 80097a8:	2b00      	cmp	r3, #0
 80097aa:	d10a      	bne.n	80097c2 <USB_DevInit+0x15a>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 80097ac:	693b      	ldr	r3, [r7, #16]
 80097ae:	015a      	lsls	r2, r3, #5
 80097b0:	68fb      	ldr	r3, [r7, #12]
 80097b2:	4413      	add	r3, r2
 80097b4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80097b8:	461a      	mov	r2, r3
 80097ba:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 80097be:	6013      	str	r3, [r2, #0]
 80097c0:	e013      	b.n	80097ea <USB_DevInit+0x182>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 80097c2:	693b      	ldr	r3, [r7, #16]
 80097c4:	015a      	lsls	r2, r3, #5
 80097c6:	68fb      	ldr	r3, [r7, #12]
 80097c8:	4413      	add	r3, r2
 80097ca:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80097ce:	461a      	mov	r2, r3
 80097d0:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 80097d4:	6013      	str	r3, [r2, #0]
 80097d6:	e008      	b.n	80097ea <USB_DevInit+0x182>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 80097d8:	693b      	ldr	r3, [r7, #16]
 80097da:	015a      	lsls	r2, r3, #5
 80097dc:	68fb      	ldr	r3, [r7, #12]
 80097de:	4413      	add	r3, r2
 80097e0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80097e4:	461a      	mov	r2, r3
 80097e6:	2300      	movs	r3, #0
 80097e8:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 80097ea:	693b      	ldr	r3, [r7, #16]
 80097ec:	015a      	lsls	r2, r3, #5
 80097ee:	68fb      	ldr	r3, [r7, #12]
 80097f0:	4413      	add	r3, r2
 80097f2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80097f6:	461a      	mov	r2, r3
 80097f8:	2300      	movs	r3, #0
 80097fa:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 80097fc:	693b      	ldr	r3, [r7, #16]
 80097fe:	015a      	lsls	r2, r3, #5
 8009800:	68fb      	ldr	r3, [r7, #12]
 8009802:	4413      	add	r3, r2
 8009804:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009808:	461a      	mov	r2, r3
 800980a:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 800980e:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8009810:	693b      	ldr	r3, [r7, #16]
 8009812:	3301      	adds	r3, #1
 8009814:	613b      	str	r3, [r7, #16]
 8009816:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009818:	693a      	ldr	r2, [r7, #16]
 800981a:	429a      	cmp	r2, r3
 800981c:	d3b7      	bcc.n	800978e <USB_DevInit+0x126>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800981e:	2300      	movs	r3, #0
 8009820:	613b      	str	r3, [r7, #16]
 8009822:	e043      	b.n	80098ac <USB_DevInit+0x244>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8009824:	693b      	ldr	r3, [r7, #16]
 8009826:	015a      	lsls	r2, r3, #5
 8009828:	68fb      	ldr	r3, [r7, #12]
 800982a:	4413      	add	r3, r2
 800982c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009830:	681b      	ldr	r3, [r3, #0]
 8009832:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8009836:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800983a:	d118      	bne.n	800986e <USB_DevInit+0x206>
    {
      if (i == 0U)
 800983c:	693b      	ldr	r3, [r7, #16]
 800983e:	2b00      	cmp	r3, #0
 8009840:	d10a      	bne.n	8009858 <USB_DevInit+0x1f0>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8009842:	693b      	ldr	r3, [r7, #16]
 8009844:	015a      	lsls	r2, r3, #5
 8009846:	68fb      	ldr	r3, [r7, #12]
 8009848:	4413      	add	r3, r2
 800984a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800984e:	461a      	mov	r2, r3
 8009850:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8009854:	6013      	str	r3, [r2, #0]
 8009856:	e013      	b.n	8009880 <USB_DevInit+0x218>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 8009858:	693b      	ldr	r3, [r7, #16]
 800985a:	015a      	lsls	r2, r3, #5
 800985c:	68fb      	ldr	r3, [r7, #12]
 800985e:	4413      	add	r3, r2
 8009860:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009864:	461a      	mov	r2, r3
 8009866:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 800986a:	6013      	str	r3, [r2, #0]
 800986c:	e008      	b.n	8009880 <USB_DevInit+0x218>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 800986e:	693b      	ldr	r3, [r7, #16]
 8009870:	015a      	lsls	r2, r3, #5
 8009872:	68fb      	ldr	r3, [r7, #12]
 8009874:	4413      	add	r3, r2
 8009876:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800987a:	461a      	mov	r2, r3
 800987c:	2300      	movs	r3, #0
 800987e:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8009880:	693b      	ldr	r3, [r7, #16]
 8009882:	015a      	lsls	r2, r3, #5
 8009884:	68fb      	ldr	r3, [r7, #12]
 8009886:	4413      	add	r3, r2
 8009888:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800988c:	461a      	mov	r2, r3
 800988e:	2300      	movs	r3, #0
 8009890:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8009892:	693b      	ldr	r3, [r7, #16]
 8009894:	015a      	lsls	r2, r3, #5
 8009896:	68fb      	ldr	r3, [r7, #12]
 8009898:	4413      	add	r3, r2
 800989a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800989e:	461a      	mov	r2, r3
 80098a0:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 80098a4:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 80098a6:	693b      	ldr	r3, [r7, #16]
 80098a8:	3301      	adds	r3, #1
 80098aa:	613b      	str	r3, [r7, #16]
 80098ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80098ae:	693a      	ldr	r2, [r7, #16]
 80098b0:	429a      	cmp	r2, r3
 80098b2:	d3b7      	bcc.n	8009824 <USB_DevInit+0x1bc>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 80098b4:	68fb      	ldr	r3, [r7, #12]
 80098b6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80098ba:	691b      	ldr	r3, [r3, #16]
 80098bc:	68fa      	ldr	r2, [r7, #12]
 80098be:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80098c2:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80098c6:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 80098c8:	687b      	ldr	r3, [r7, #4]
 80098ca:	2200      	movs	r2, #0
 80098cc:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 80098ce:	687b      	ldr	r3, [r7, #4]
 80098d0:	f06f 4280 	mvn.w	r2, #1073741824	; 0x40000000
 80098d4:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 80098d6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80098d8:	2b00      	cmp	r3, #0
 80098da:	d105      	bne.n	80098e8 <USB_DevInit+0x280>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 80098dc:	687b      	ldr	r3, [r7, #4]
 80098de:	699b      	ldr	r3, [r3, #24]
 80098e0:	f043 0210 	orr.w	r2, r3, #16
 80098e4:	687b      	ldr	r3, [r7, #4]
 80098e6:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 80098e8:	687b      	ldr	r3, [r7, #4]
 80098ea:	699a      	ldr	r2, [r3, #24]
 80098ec:	4b0f      	ldr	r3, [pc, #60]	; (800992c <USB_DevInit+0x2c4>)
 80098ee:	4313      	orrs	r3, r2
 80098f0:	687a      	ldr	r2, [r7, #4]
 80098f2:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 80098f4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80098f6:	2b00      	cmp	r3, #0
 80098f8:	d005      	beq.n	8009906 <USB_DevInit+0x29e>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 80098fa:	687b      	ldr	r3, [r7, #4]
 80098fc:	699b      	ldr	r3, [r3, #24]
 80098fe:	f043 0208 	orr.w	r2, r3, #8
 8009902:	687b      	ldr	r3, [r7, #4]
 8009904:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 8009906:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8009908:	2b01      	cmp	r3, #1
 800990a:	d107      	bne.n	800991c <USB_DevInit+0x2b4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 800990c:	687b      	ldr	r3, [r7, #4]
 800990e:	699b      	ldr	r3, [r3, #24]
 8009910:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8009914:	f043 0304 	orr.w	r3, r3, #4
 8009918:	687a      	ldr	r2, [r7, #4]
 800991a:	6193      	str	r3, [r2, #24]
  }

  return ret;
 800991c:	7dfb      	ldrb	r3, [r7, #23]
}
 800991e:	4618      	mov	r0, r3
 8009920:	3718      	adds	r7, #24
 8009922:	46bd      	mov	sp, r7
 8009924:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8009928:	b004      	add	sp, #16
 800992a:	4770      	bx	lr
 800992c:	803c3800 	.word	0x803c3800

08009930 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8009930:	b480      	push	{r7}
 8009932:	b085      	sub	sp, #20
 8009934:	af00      	add	r7, sp, #0
 8009936:	6078      	str	r0, [r7, #4]
 8009938:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 800993a:	2300      	movs	r3, #0
 800993c:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800993e:	68fb      	ldr	r3, [r7, #12]
 8009940:	3301      	adds	r3, #1
 8009942:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8009944:	68fb      	ldr	r3, [r7, #12]
 8009946:	4a13      	ldr	r2, [pc, #76]	; (8009994 <USB_FlushTxFifo+0x64>)
 8009948:	4293      	cmp	r3, r2
 800994a:	d901      	bls.n	8009950 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 800994c:	2303      	movs	r3, #3
 800994e:	e01b      	b.n	8009988 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8009950:	687b      	ldr	r3, [r7, #4]
 8009952:	691b      	ldr	r3, [r3, #16]
 8009954:	2b00      	cmp	r3, #0
 8009956:	daf2      	bge.n	800993e <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8009958:	2300      	movs	r3, #0
 800995a:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 800995c:	683b      	ldr	r3, [r7, #0]
 800995e:	019b      	lsls	r3, r3, #6
 8009960:	f043 0220 	orr.w	r2, r3, #32
 8009964:	687b      	ldr	r3, [r7, #4]
 8009966:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8009968:	68fb      	ldr	r3, [r7, #12]
 800996a:	3301      	adds	r3, #1
 800996c:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 800996e:	68fb      	ldr	r3, [r7, #12]
 8009970:	4a08      	ldr	r2, [pc, #32]	; (8009994 <USB_FlushTxFifo+0x64>)
 8009972:	4293      	cmp	r3, r2
 8009974:	d901      	bls.n	800997a <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 8009976:	2303      	movs	r3, #3
 8009978:	e006      	b.n	8009988 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 800997a:	687b      	ldr	r3, [r7, #4]
 800997c:	691b      	ldr	r3, [r3, #16]
 800997e:	f003 0320 	and.w	r3, r3, #32
 8009982:	2b20      	cmp	r3, #32
 8009984:	d0f0      	beq.n	8009968 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 8009986:	2300      	movs	r3, #0
}
 8009988:	4618      	mov	r0, r3
 800998a:	3714      	adds	r7, #20
 800998c:	46bd      	mov	sp, r7
 800998e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009992:	4770      	bx	lr
 8009994:	00030d40 	.word	0x00030d40

08009998 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8009998:	b480      	push	{r7}
 800999a:	b085      	sub	sp, #20
 800999c:	af00      	add	r7, sp, #0
 800999e:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80099a0:	2300      	movs	r3, #0
 80099a2:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80099a4:	68fb      	ldr	r3, [r7, #12]
 80099a6:	3301      	adds	r3, #1
 80099a8:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 80099aa:	68fb      	ldr	r3, [r7, #12]
 80099ac:	4a11      	ldr	r2, [pc, #68]	; (80099f4 <USB_FlushRxFifo+0x5c>)
 80099ae:	4293      	cmp	r3, r2
 80099b0:	d901      	bls.n	80099b6 <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 80099b2:	2303      	movs	r3, #3
 80099b4:	e018      	b.n	80099e8 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80099b6:	687b      	ldr	r3, [r7, #4]
 80099b8:	691b      	ldr	r3, [r3, #16]
 80099ba:	2b00      	cmp	r3, #0
 80099bc:	daf2      	bge.n	80099a4 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 80099be:	2300      	movs	r3, #0
 80099c0:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 80099c2:	687b      	ldr	r3, [r7, #4]
 80099c4:	2210      	movs	r2, #16
 80099c6:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80099c8:	68fb      	ldr	r3, [r7, #12]
 80099ca:	3301      	adds	r3, #1
 80099cc:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 80099ce:	68fb      	ldr	r3, [r7, #12]
 80099d0:	4a08      	ldr	r2, [pc, #32]	; (80099f4 <USB_FlushRxFifo+0x5c>)
 80099d2:	4293      	cmp	r3, r2
 80099d4:	d901      	bls.n	80099da <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 80099d6:	2303      	movs	r3, #3
 80099d8:	e006      	b.n	80099e8 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 80099da:	687b      	ldr	r3, [r7, #4]
 80099dc:	691b      	ldr	r3, [r3, #16]
 80099de:	f003 0310 	and.w	r3, r3, #16
 80099e2:	2b10      	cmp	r3, #16
 80099e4:	d0f0      	beq.n	80099c8 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 80099e6:	2300      	movs	r3, #0
}
 80099e8:	4618      	mov	r0, r3
 80099ea:	3714      	adds	r7, #20
 80099ec:	46bd      	mov	sp, r7
 80099ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80099f2:	4770      	bx	lr
 80099f4:	00030d40 	.word	0x00030d40

080099f8 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 80099f8:	b480      	push	{r7}
 80099fa:	b085      	sub	sp, #20
 80099fc:	af00      	add	r7, sp, #0
 80099fe:	6078      	str	r0, [r7, #4]
 8009a00:	460b      	mov	r3, r1
 8009a02:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009a04:	687b      	ldr	r3, [r7, #4]
 8009a06:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8009a08:	68fb      	ldr	r3, [r7, #12]
 8009a0a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009a0e:	681a      	ldr	r2, [r3, #0]
 8009a10:	78fb      	ldrb	r3, [r7, #3]
 8009a12:	68f9      	ldr	r1, [r7, #12]
 8009a14:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8009a18:	4313      	orrs	r3, r2
 8009a1a:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 8009a1c:	2300      	movs	r3, #0
}
 8009a1e:	4618      	mov	r0, r3
 8009a20:	3714      	adds	r7, #20
 8009a22:	46bd      	mov	sp, r7
 8009a24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a28:	4770      	bx	lr

08009a2a <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_OTG_GlobalTypeDef *USBx)
{
 8009a2a:	b480      	push	{r7}
 8009a2c:	b085      	sub	sp, #20
 8009a2e:	af00      	add	r7, sp, #0
 8009a30:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009a32:	687b      	ldr	r3, [r7, #4]
 8009a34:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8009a36:	68fb      	ldr	r3, [r7, #12]
 8009a38:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8009a3c:	681b      	ldr	r3, [r3, #0]
 8009a3e:	68fa      	ldr	r2, [r7, #12]
 8009a40:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 8009a44:	f023 0303 	bic.w	r3, r3, #3
 8009a48:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8009a4a:	68fb      	ldr	r3, [r7, #12]
 8009a4c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009a50:	685b      	ldr	r3, [r3, #4]
 8009a52:	68fa      	ldr	r2, [r7, #12]
 8009a54:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8009a58:	f043 0302 	orr.w	r3, r3, #2
 8009a5c:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8009a5e:	2300      	movs	r3, #0
}
 8009a60:	4618      	mov	r0, r3
 8009a62:	3714      	adds	r7, #20
 8009a64:	46bd      	mov	sp, r7
 8009a66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a6a:	4770      	bx	lr

08009a6c <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 8009a6c:	b480      	push	{r7}
 8009a6e:	b083      	sub	sp, #12
 8009a70:	af00      	add	r7, sp, #0
 8009a72:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8009a74:	687b      	ldr	r3, [r7, #4]
 8009a76:	695b      	ldr	r3, [r3, #20]
 8009a78:	f003 0301 	and.w	r3, r3, #1
}
 8009a7c:	4618      	mov	r0, r3
 8009a7e:	370c      	adds	r7, #12
 8009a80:	46bd      	mov	sp, r7
 8009a82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a86:	4770      	bx	lr

08009a88 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8009a88:	b480      	push	{r7}
 8009a8a:	b085      	sub	sp, #20
 8009a8c:	af00      	add	r7, sp, #0
 8009a8e:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8009a90:	2300      	movs	r3, #0
 8009a92:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8009a94:	68fb      	ldr	r3, [r7, #12]
 8009a96:	3301      	adds	r3, #1
 8009a98:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8009a9a:	68fb      	ldr	r3, [r7, #12]
 8009a9c:	4a13      	ldr	r2, [pc, #76]	; (8009aec <USB_CoreReset+0x64>)
 8009a9e:	4293      	cmp	r3, r2
 8009aa0:	d901      	bls.n	8009aa6 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8009aa2:	2303      	movs	r3, #3
 8009aa4:	e01b      	b.n	8009ade <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8009aa6:	687b      	ldr	r3, [r7, #4]
 8009aa8:	691b      	ldr	r3, [r3, #16]
 8009aaa:	2b00      	cmp	r3, #0
 8009aac:	daf2      	bge.n	8009a94 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 8009aae:	2300      	movs	r3, #0
 8009ab0:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8009ab2:	687b      	ldr	r3, [r7, #4]
 8009ab4:	691b      	ldr	r3, [r3, #16]
 8009ab6:	f043 0201 	orr.w	r2, r3, #1
 8009aba:	687b      	ldr	r3, [r7, #4]
 8009abc:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8009abe:	68fb      	ldr	r3, [r7, #12]
 8009ac0:	3301      	adds	r3, #1
 8009ac2:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8009ac4:	68fb      	ldr	r3, [r7, #12]
 8009ac6:	4a09      	ldr	r2, [pc, #36]	; (8009aec <USB_CoreReset+0x64>)
 8009ac8:	4293      	cmp	r3, r2
 8009aca:	d901      	bls.n	8009ad0 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 8009acc:	2303      	movs	r3, #3
 8009ace:	e006      	b.n	8009ade <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8009ad0:	687b      	ldr	r3, [r7, #4]
 8009ad2:	691b      	ldr	r3, [r3, #16]
 8009ad4:	f003 0301 	and.w	r3, r3, #1
 8009ad8:	2b01      	cmp	r3, #1
 8009ada:	d0f0      	beq.n	8009abe <USB_CoreReset+0x36>

  return HAL_OK;
 8009adc:	2300      	movs	r3, #0
}
 8009ade:	4618      	mov	r0, r3
 8009ae0:	3714      	adds	r7, #20
 8009ae2:	46bd      	mov	sp, r7
 8009ae4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ae8:	4770      	bx	lr
 8009aea:	bf00      	nop
 8009aec:	00030d40 	.word	0x00030d40

08009af0 <std>:
 8009af0:	2300      	movs	r3, #0
 8009af2:	b510      	push	{r4, lr}
 8009af4:	4604      	mov	r4, r0
 8009af6:	e9c0 3300 	strd	r3, r3, [r0]
 8009afa:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8009afe:	6083      	str	r3, [r0, #8]
 8009b00:	8181      	strh	r1, [r0, #12]
 8009b02:	6643      	str	r3, [r0, #100]	; 0x64
 8009b04:	81c2      	strh	r2, [r0, #14]
 8009b06:	6183      	str	r3, [r0, #24]
 8009b08:	4619      	mov	r1, r3
 8009b0a:	2208      	movs	r2, #8
 8009b0c:	305c      	adds	r0, #92	; 0x5c
 8009b0e:	f000 fa4b 	bl	8009fa8 <memset>
 8009b12:	4b0d      	ldr	r3, [pc, #52]	; (8009b48 <std+0x58>)
 8009b14:	6263      	str	r3, [r4, #36]	; 0x24
 8009b16:	4b0d      	ldr	r3, [pc, #52]	; (8009b4c <std+0x5c>)
 8009b18:	62a3      	str	r3, [r4, #40]	; 0x28
 8009b1a:	4b0d      	ldr	r3, [pc, #52]	; (8009b50 <std+0x60>)
 8009b1c:	62e3      	str	r3, [r4, #44]	; 0x2c
 8009b1e:	4b0d      	ldr	r3, [pc, #52]	; (8009b54 <std+0x64>)
 8009b20:	6323      	str	r3, [r4, #48]	; 0x30
 8009b22:	4b0d      	ldr	r3, [pc, #52]	; (8009b58 <std+0x68>)
 8009b24:	6224      	str	r4, [r4, #32]
 8009b26:	429c      	cmp	r4, r3
 8009b28:	d006      	beq.n	8009b38 <std+0x48>
 8009b2a:	f103 0268 	add.w	r2, r3, #104	; 0x68
 8009b2e:	4294      	cmp	r4, r2
 8009b30:	d002      	beq.n	8009b38 <std+0x48>
 8009b32:	33d0      	adds	r3, #208	; 0xd0
 8009b34:	429c      	cmp	r4, r3
 8009b36:	d105      	bne.n	8009b44 <std+0x54>
 8009b38:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8009b3c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009b40:	f000 baaa 	b.w	800a098 <__retarget_lock_init_recursive>
 8009b44:	bd10      	pop	{r4, pc}
 8009b46:	bf00      	nop
 8009b48:	08009df9 	.word	0x08009df9
 8009b4c:	08009e1b 	.word	0x08009e1b
 8009b50:	08009e53 	.word	0x08009e53
 8009b54:	08009e77 	.word	0x08009e77
 8009b58:	20000b88 	.word	0x20000b88

08009b5c <stdio_exit_handler>:
 8009b5c:	4a02      	ldr	r2, [pc, #8]	; (8009b68 <stdio_exit_handler+0xc>)
 8009b5e:	4903      	ldr	r1, [pc, #12]	; (8009b6c <stdio_exit_handler+0x10>)
 8009b60:	4803      	ldr	r0, [pc, #12]	; (8009b70 <stdio_exit_handler+0x14>)
 8009b62:	f000 b869 	b.w	8009c38 <_fwalk_sglue>
 8009b66:	bf00      	nop
 8009b68:	200000fc 	.word	0x200000fc
 8009b6c:	0800abf5 	.word	0x0800abf5
 8009b70:	20000108 	.word	0x20000108

08009b74 <cleanup_stdio>:
 8009b74:	6841      	ldr	r1, [r0, #4]
 8009b76:	4b0c      	ldr	r3, [pc, #48]	; (8009ba8 <cleanup_stdio+0x34>)
 8009b78:	4299      	cmp	r1, r3
 8009b7a:	b510      	push	{r4, lr}
 8009b7c:	4604      	mov	r4, r0
 8009b7e:	d001      	beq.n	8009b84 <cleanup_stdio+0x10>
 8009b80:	f001 f838 	bl	800abf4 <_fflush_r>
 8009b84:	68a1      	ldr	r1, [r4, #8]
 8009b86:	4b09      	ldr	r3, [pc, #36]	; (8009bac <cleanup_stdio+0x38>)
 8009b88:	4299      	cmp	r1, r3
 8009b8a:	d002      	beq.n	8009b92 <cleanup_stdio+0x1e>
 8009b8c:	4620      	mov	r0, r4
 8009b8e:	f001 f831 	bl	800abf4 <_fflush_r>
 8009b92:	68e1      	ldr	r1, [r4, #12]
 8009b94:	4b06      	ldr	r3, [pc, #24]	; (8009bb0 <cleanup_stdio+0x3c>)
 8009b96:	4299      	cmp	r1, r3
 8009b98:	d004      	beq.n	8009ba4 <cleanup_stdio+0x30>
 8009b9a:	4620      	mov	r0, r4
 8009b9c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009ba0:	f001 b828 	b.w	800abf4 <_fflush_r>
 8009ba4:	bd10      	pop	{r4, pc}
 8009ba6:	bf00      	nop
 8009ba8:	20000b88 	.word	0x20000b88
 8009bac:	20000bf0 	.word	0x20000bf0
 8009bb0:	20000c58 	.word	0x20000c58

08009bb4 <global_stdio_init.part.0>:
 8009bb4:	b510      	push	{r4, lr}
 8009bb6:	4b0b      	ldr	r3, [pc, #44]	; (8009be4 <global_stdio_init.part.0+0x30>)
 8009bb8:	4c0b      	ldr	r4, [pc, #44]	; (8009be8 <global_stdio_init.part.0+0x34>)
 8009bba:	4a0c      	ldr	r2, [pc, #48]	; (8009bec <global_stdio_init.part.0+0x38>)
 8009bbc:	601a      	str	r2, [r3, #0]
 8009bbe:	4620      	mov	r0, r4
 8009bc0:	2200      	movs	r2, #0
 8009bc2:	2104      	movs	r1, #4
 8009bc4:	f7ff ff94 	bl	8009af0 <std>
 8009bc8:	f104 0068 	add.w	r0, r4, #104	; 0x68
 8009bcc:	2201      	movs	r2, #1
 8009bce:	2109      	movs	r1, #9
 8009bd0:	f7ff ff8e 	bl	8009af0 <std>
 8009bd4:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 8009bd8:	2202      	movs	r2, #2
 8009bda:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009bde:	2112      	movs	r1, #18
 8009be0:	f7ff bf86 	b.w	8009af0 <std>
 8009be4:	20000cc0 	.word	0x20000cc0
 8009be8:	20000b88 	.word	0x20000b88
 8009bec:	08009b5d 	.word	0x08009b5d

08009bf0 <__sfp_lock_acquire>:
 8009bf0:	4801      	ldr	r0, [pc, #4]	; (8009bf8 <__sfp_lock_acquire+0x8>)
 8009bf2:	f000 ba52 	b.w	800a09a <__retarget_lock_acquire_recursive>
 8009bf6:	bf00      	nop
 8009bf8:	20000cc9 	.word	0x20000cc9

08009bfc <__sfp_lock_release>:
 8009bfc:	4801      	ldr	r0, [pc, #4]	; (8009c04 <__sfp_lock_release+0x8>)
 8009bfe:	f000 ba4d 	b.w	800a09c <__retarget_lock_release_recursive>
 8009c02:	bf00      	nop
 8009c04:	20000cc9 	.word	0x20000cc9

08009c08 <__sinit>:
 8009c08:	b510      	push	{r4, lr}
 8009c0a:	4604      	mov	r4, r0
 8009c0c:	f7ff fff0 	bl	8009bf0 <__sfp_lock_acquire>
 8009c10:	6a23      	ldr	r3, [r4, #32]
 8009c12:	b11b      	cbz	r3, 8009c1c <__sinit+0x14>
 8009c14:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009c18:	f7ff bff0 	b.w	8009bfc <__sfp_lock_release>
 8009c1c:	4b04      	ldr	r3, [pc, #16]	; (8009c30 <__sinit+0x28>)
 8009c1e:	6223      	str	r3, [r4, #32]
 8009c20:	4b04      	ldr	r3, [pc, #16]	; (8009c34 <__sinit+0x2c>)
 8009c22:	681b      	ldr	r3, [r3, #0]
 8009c24:	2b00      	cmp	r3, #0
 8009c26:	d1f5      	bne.n	8009c14 <__sinit+0xc>
 8009c28:	f7ff ffc4 	bl	8009bb4 <global_stdio_init.part.0>
 8009c2c:	e7f2      	b.n	8009c14 <__sinit+0xc>
 8009c2e:	bf00      	nop
 8009c30:	08009b75 	.word	0x08009b75
 8009c34:	20000cc0 	.word	0x20000cc0

08009c38 <_fwalk_sglue>:
 8009c38:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009c3c:	4607      	mov	r7, r0
 8009c3e:	4688      	mov	r8, r1
 8009c40:	4614      	mov	r4, r2
 8009c42:	2600      	movs	r6, #0
 8009c44:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8009c48:	f1b9 0901 	subs.w	r9, r9, #1
 8009c4c:	d505      	bpl.n	8009c5a <_fwalk_sglue+0x22>
 8009c4e:	6824      	ldr	r4, [r4, #0]
 8009c50:	2c00      	cmp	r4, #0
 8009c52:	d1f7      	bne.n	8009c44 <_fwalk_sglue+0xc>
 8009c54:	4630      	mov	r0, r6
 8009c56:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009c5a:	89ab      	ldrh	r3, [r5, #12]
 8009c5c:	2b01      	cmp	r3, #1
 8009c5e:	d907      	bls.n	8009c70 <_fwalk_sglue+0x38>
 8009c60:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8009c64:	3301      	adds	r3, #1
 8009c66:	d003      	beq.n	8009c70 <_fwalk_sglue+0x38>
 8009c68:	4629      	mov	r1, r5
 8009c6a:	4638      	mov	r0, r7
 8009c6c:	47c0      	blx	r8
 8009c6e:	4306      	orrs	r6, r0
 8009c70:	3568      	adds	r5, #104	; 0x68
 8009c72:	e7e9      	b.n	8009c48 <_fwalk_sglue+0x10>

08009c74 <iprintf>:
 8009c74:	b40f      	push	{r0, r1, r2, r3}
 8009c76:	b507      	push	{r0, r1, r2, lr}
 8009c78:	4906      	ldr	r1, [pc, #24]	; (8009c94 <iprintf+0x20>)
 8009c7a:	ab04      	add	r3, sp, #16
 8009c7c:	6808      	ldr	r0, [r1, #0]
 8009c7e:	f853 2b04 	ldr.w	r2, [r3], #4
 8009c82:	6881      	ldr	r1, [r0, #8]
 8009c84:	9301      	str	r3, [sp, #4]
 8009c86:	f000 fc85 	bl	800a594 <_vfiprintf_r>
 8009c8a:	b003      	add	sp, #12
 8009c8c:	f85d eb04 	ldr.w	lr, [sp], #4
 8009c90:	b004      	add	sp, #16
 8009c92:	4770      	bx	lr
 8009c94:	20000154 	.word	0x20000154

08009c98 <_puts_r>:
 8009c98:	6a03      	ldr	r3, [r0, #32]
 8009c9a:	b570      	push	{r4, r5, r6, lr}
 8009c9c:	6884      	ldr	r4, [r0, #8]
 8009c9e:	4605      	mov	r5, r0
 8009ca0:	460e      	mov	r6, r1
 8009ca2:	b90b      	cbnz	r3, 8009ca8 <_puts_r+0x10>
 8009ca4:	f7ff ffb0 	bl	8009c08 <__sinit>
 8009ca8:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8009caa:	07db      	lsls	r3, r3, #31
 8009cac:	d405      	bmi.n	8009cba <_puts_r+0x22>
 8009cae:	89a3      	ldrh	r3, [r4, #12]
 8009cb0:	0598      	lsls	r0, r3, #22
 8009cb2:	d402      	bmi.n	8009cba <_puts_r+0x22>
 8009cb4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8009cb6:	f000 f9f0 	bl	800a09a <__retarget_lock_acquire_recursive>
 8009cba:	89a3      	ldrh	r3, [r4, #12]
 8009cbc:	0719      	lsls	r1, r3, #28
 8009cbe:	d513      	bpl.n	8009ce8 <_puts_r+0x50>
 8009cc0:	6923      	ldr	r3, [r4, #16]
 8009cc2:	b18b      	cbz	r3, 8009ce8 <_puts_r+0x50>
 8009cc4:	3e01      	subs	r6, #1
 8009cc6:	68a3      	ldr	r3, [r4, #8]
 8009cc8:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8009ccc:	3b01      	subs	r3, #1
 8009cce:	60a3      	str	r3, [r4, #8]
 8009cd0:	b9e9      	cbnz	r1, 8009d0e <_puts_r+0x76>
 8009cd2:	2b00      	cmp	r3, #0
 8009cd4:	da2e      	bge.n	8009d34 <_puts_r+0x9c>
 8009cd6:	4622      	mov	r2, r4
 8009cd8:	210a      	movs	r1, #10
 8009cda:	4628      	mov	r0, r5
 8009cdc:	f000 f8cf 	bl	8009e7e <__swbuf_r>
 8009ce0:	3001      	adds	r0, #1
 8009ce2:	d007      	beq.n	8009cf4 <_puts_r+0x5c>
 8009ce4:	250a      	movs	r5, #10
 8009ce6:	e007      	b.n	8009cf8 <_puts_r+0x60>
 8009ce8:	4621      	mov	r1, r4
 8009cea:	4628      	mov	r0, r5
 8009cec:	f000 f904 	bl	8009ef8 <__swsetup_r>
 8009cf0:	2800      	cmp	r0, #0
 8009cf2:	d0e7      	beq.n	8009cc4 <_puts_r+0x2c>
 8009cf4:	f04f 35ff 	mov.w	r5, #4294967295
 8009cf8:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8009cfa:	07da      	lsls	r2, r3, #31
 8009cfc:	d405      	bmi.n	8009d0a <_puts_r+0x72>
 8009cfe:	89a3      	ldrh	r3, [r4, #12]
 8009d00:	059b      	lsls	r3, r3, #22
 8009d02:	d402      	bmi.n	8009d0a <_puts_r+0x72>
 8009d04:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8009d06:	f000 f9c9 	bl	800a09c <__retarget_lock_release_recursive>
 8009d0a:	4628      	mov	r0, r5
 8009d0c:	bd70      	pop	{r4, r5, r6, pc}
 8009d0e:	2b00      	cmp	r3, #0
 8009d10:	da04      	bge.n	8009d1c <_puts_r+0x84>
 8009d12:	69a2      	ldr	r2, [r4, #24]
 8009d14:	429a      	cmp	r2, r3
 8009d16:	dc06      	bgt.n	8009d26 <_puts_r+0x8e>
 8009d18:	290a      	cmp	r1, #10
 8009d1a:	d004      	beq.n	8009d26 <_puts_r+0x8e>
 8009d1c:	6823      	ldr	r3, [r4, #0]
 8009d1e:	1c5a      	adds	r2, r3, #1
 8009d20:	6022      	str	r2, [r4, #0]
 8009d22:	7019      	strb	r1, [r3, #0]
 8009d24:	e7cf      	b.n	8009cc6 <_puts_r+0x2e>
 8009d26:	4622      	mov	r2, r4
 8009d28:	4628      	mov	r0, r5
 8009d2a:	f000 f8a8 	bl	8009e7e <__swbuf_r>
 8009d2e:	3001      	adds	r0, #1
 8009d30:	d1c9      	bne.n	8009cc6 <_puts_r+0x2e>
 8009d32:	e7df      	b.n	8009cf4 <_puts_r+0x5c>
 8009d34:	6823      	ldr	r3, [r4, #0]
 8009d36:	250a      	movs	r5, #10
 8009d38:	1c5a      	adds	r2, r3, #1
 8009d3a:	6022      	str	r2, [r4, #0]
 8009d3c:	701d      	strb	r5, [r3, #0]
 8009d3e:	e7db      	b.n	8009cf8 <_puts_r+0x60>

08009d40 <puts>:
 8009d40:	4b02      	ldr	r3, [pc, #8]	; (8009d4c <puts+0xc>)
 8009d42:	4601      	mov	r1, r0
 8009d44:	6818      	ldr	r0, [r3, #0]
 8009d46:	f7ff bfa7 	b.w	8009c98 <_puts_r>
 8009d4a:	bf00      	nop
 8009d4c:	20000154 	.word	0x20000154

08009d50 <sniprintf>:
 8009d50:	b40c      	push	{r2, r3}
 8009d52:	b530      	push	{r4, r5, lr}
 8009d54:	4b17      	ldr	r3, [pc, #92]	; (8009db4 <sniprintf+0x64>)
 8009d56:	1e0c      	subs	r4, r1, #0
 8009d58:	681d      	ldr	r5, [r3, #0]
 8009d5a:	b09d      	sub	sp, #116	; 0x74
 8009d5c:	da08      	bge.n	8009d70 <sniprintf+0x20>
 8009d5e:	238b      	movs	r3, #139	; 0x8b
 8009d60:	602b      	str	r3, [r5, #0]
 8009d62:	f04f 30ff 	mov.w	r0, #4294967295
 8009d66:	b01d      	add	sp, #116	; 0x74
 8009d68:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8009d6c:	b002      	add	sp, #8
 8009d6e:	4770      	bx	lr
 8009d70:	f44f 7302 	mov.w	r3, #520	; 0x208
 8009d74:	f8ad 3014 	strh.w	r3, [sp, #20]
 8009d78:	bf14      	ite	ne
 8009d7a:	f104 33ff 	addne.w	r3, r4, #4294967295
 8009d7e:	4623      	moveq	r3, r4
 8009d80:	9304      	str	r3, [sp, #16]
 8009d82:	9307      	str	r3, [sp, #28]
 8009d84:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8009d88:	9002      	str	r0, [sp, #8]
 8009d8a:	9006      	str	r0, [sp, #24]
 8009d8c:	f8ad 3016 	strh.w	r3, [sp, #22]
 8009d90:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8009d92:	ab21      	add	r3, sp, #132	; 0x84
 8009d94:	a902      	add	r1, sp, #8
 8009d96:	4628      	mov	r0, r5
 8009d98:	9301      	str	r3, [sp, #4]
 8009d9a:	f000 fad3 	bl	800a344 <_svfiprintf_r>
 8009d9e:	1c43      	adds	r3, r0, #1
 8009da0:	bfbc      	itt	lt
 8009da2:	238b      	movlt	r3, #139	; 0x8b
 8009da4:	602b      	strlt	r3, [r5, #0]
 8009da6:	2c00      	cmp	r4, #0
 8009da8:	d0dd      	beq.n	8009d66 <sniprintf+0x16>
 8009daa:	9b02      	ldr	r3, [sp, #8]
 8009dac:	2200      	movs	r2, #0
 8009dae:	701a      	strb	r2, [r3, #0]
 8009db0:	e7d9      	b.n	8009d66 <sniprintf+0x16>
 8009db2:	bf00      	nop
 8009db4:	20000154 	.word	0x20000154

08009db8 <siprintf>:
 8009db8:	b40e      	push	{r1, r2, r3}
 8009dba:	b500      	push	{lr}
 8009dbc:	b09c      	sub	sp, #112	; 0x70
 8009dbe:	ab1d      	add	r3, sp, #116	; 0x74
 8009dc0:	9002      	str	r0, [sp, #8]
 8009dc2:	9006      	str	r0, [sp, #24]
 8009dc4:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8009dc8:	4809      	ldr	r0, [pc, #36]	; (8009df0 <siprintf+0x38>)
 8009dca:	9107      	str	r1, [sp, #28]
 8009dcc:	9104      	str	r1, [sp, #16]
 8009dce:	4909      	ldr	r1, [pc, #36]	; (8009df4 <siprintf+0x3c>)
 8009dd0:	f853 2b04 	ldr.w	r2, [r3], #4
 8009dd4:	9105      	str	r1, [sp, #20]
 8009dd6:	6800      	ldr	r0, [r0, #0]
 8009dd8:	9301      	str	r3, [sp, #4]
 8009dda:	a902      	add	r1, sp, #8
 8009ddc:	f000 fab2 	bl	800a344 <_svfiprintf_r>
 8009de0:	9b02      	ldr	r3, [sp, #8]
 8009de2:	2200      	movs	r2, #0
 8009de4:	701a      	strb	r2, [r3, #0]
 8009de6:	b01c      	add	sp, #112	; 0x70
 8009de8:	f85d eb04 	ldr.w	lr, [sp], #4
 8009dec:	b003      	add	sp, #12
 8009dee:	4770      	bx	lr
 8009df0:	20000154 	.word	0x20000154
 8009df4:	ffff0208 	.word	0xffff0208

08009df8 <__sread>:
 8009df8:	b510      	push	{r4, lr}
 8009dfa:	460c      	mov	r4, r1
 8009dfc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009e00:	f000 f8fc 	bl	8009ffc <_read_r>
 8009e04:	2800      	cmp	r0, #0
 8009e06:	bfab      	itete	ge
 8009e08:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8009e0a:	89a3      	ldrhlt	r3, [r4, #12]
 8009e0c:	181b      	addge	r3, r3, r0
 8009e0e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8009e12:	bfac      	ite	ge
 8009e14:	6563      	strge	r3, [r4, #84]	; 0x54
 8009e16:	81a3      	strhlt	r3, [r4, #12]
 8009e18:	bd10      	pop	{r4, pc}

08009e1a <__swrite>:
 8009e1a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009e1e:	461f      	mov	r7, r3
 8009e20:	898b      	ldrh	r3, [r1, #12]
 8009e22:	05db      	lsls	r3, r3, #23
 8009e24:	4605      	mov	r5, r0
 8009e26:	460c      	mov	r4, r1
 8009e28:	4616      	mov	r6, r2
 8009e2a:	d505      	bpl.n	8009e38 <__swrite+0x1e>
 8009e2c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009e30:	2302      	movs	r3, #2
 8009e32:	2200      	movs	r2, #0
 8009e34:	f000 f8d0 	bl	8009fd8 <_lseek_r>
 8009e38:	89a3      	ldrh	r3, [r4, #12]
 8009e3a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009e3e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8009e42:	81a3      	strh	r3, [r4, #12]
 8009e44:	4632      	mov	r2, r6
 8009e46:	463b      	mov	r3, r7
 8009e48:	4628      	mov	r0, r5
 8009e4a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8009e4e:	f000 b8e7 	b.w	800a020 <_write_r>

08009e52 <__sseek>:
 8009e52:	b510      	push	{r4, lr}
 8009e54:	460c      	mov	r4, r1
 8009e56:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009e5a:	f000 f8bd 	bl	8009fd8 <_lseek_r>
 8009e5e:	1c43      	adds	r3, r0, #1
 8009e60:	89a3      	ldrh	r3, [r4, #12]
 8009e62:	bf15      	itete	ne
 8009e64:	6560      	strne	r0, [r4, #84]	; 0x54
 8009e66:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8009e6a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8009e6e:	81a3      	strheq	r3, [r4, #12]
 8009e70:	bf18      	it	ne
 8009e72:	81a3      	strhne	r3, [r4, #12]
 8009e74:	bd10      	pop	{r4, pc}

08009e76 <__sclose>:
 8009e76:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009e7a:	f000 b89d 	b.w	8009fb8 <_close_r>

08009e7e <__swbuf_r>:
 8009e7e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009e80:	460e      	mov	r6, r1
 8009e82:	4614      	mov	r4, r2
 8009e84:	4605      	mov	r5, r0
 8009e86:	b118      	cbz	r0, 8009e90 <__swbuf_r+0x12>
 8009e88:	6a03      	ldr	r3, [r0, #32]
 8009e8a:	b90b      	cbnz	r3, 8009e90 <__swbuf_r+0x12>
 8009e8c:	f7ff febc 	bl	8009c08 <__sinit>
 8009e90:	69a3      	ldr	r3, [r4, #24]
 8009e92:	60a3      	str	r3, [r4, #8]
 8009e94:	89a3      	ldrh	r3, [r4, #12]
 8009e96:	071a      	lsls	r2, r3, #28
 8009e98:	d525      	bpl.n	8009ee6 <__swbuf_r+0x68>
 8009e9a:	6923      	ldr	r3, [r4, #16]
 8009e9c:	b31b      	cbz	r3, 8009ee6 <__swbuf_r+0x68>
 8009e9e:	6823      	ldr	r3, [r4, #0]
 8009ea0:	6922      	ldr	r2, [r4, #16]
 8009ea2:	1a98      	subs	r0, r3, r2
 8009ea4:	6963      	ldr	r3, [r4, #20]
 8009ea6:	b2f6      	uxtb	r6, r6
 8009ea8:	4283      	cmp	r3, r0
 8009eaa:	4637      	mov	r7, r6
 8009eac:	dc04      	bgt.n	8009eb8 <__swbuf_r+0x3a>
 8009eae:	4621      	mov	r1, r4
 8009eb0:	4628      	mov	r0, r5
 8009eb2:	f000 fe9f 	bl	800abf4 <_fflush_r>
 8009eb6:	b9e0      	cbnz	r0, 8009ef2 <__swbuf_r+0x74>
 8009eb8:	68a3      	ldr	r3, [r4, #8]
 8009eba:	3b01      	subs	r3, #1
 8009ebc:	60a3      	str	r3, [r4, #8]
 8009ebe:	6823      	ldr	r3, [r4, #0]
 8009ec0:	1c5a      	adds	r2, r3, #1
 8009ec2:	6022      	str	r2, [r4, #0]
 8009ec4:	701e      	strb	r6, [r3, #0]
 8009ec6:	6962      	ldr	r2, [r4, #20]
 8009ec8:	1c43      	adds	r3, r0, #1
 8009eca:	429a      	cmp	r2, r3
 8009ecc:	d004      	beq.n	8009ed8 <__swbuf_r+0x5a>
 8009ece:	89a3      	ldrh	r3, [r4, #12]
 8009ed0:	07db      	lsls	r3, r3, #31
 8009ed2:	d506      	bpl.n	8009ee2 <__swbuf_r+0x64>
 8009ed4:	2e0a      	cmp	r6, #10
 8009ed6:	d104      	bne.n	8009ee2 <__swbuf_r+0x64>
 8009ed8:	4621      	mov	r1, r4
 8009eda:	4628      	mov	r0, r5
 8009edc:	f000 fe8a 	bl	800abf4 <_fflush_r>
 8009ee0:	b938      	cbnz	r0, 8009ef2 <__swbuf_r+0x74>
 8009ee2:	4638      	mov	r0, r7
 8009ee4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009ee6:	4621      	mov	r1, r4
 8009ee8:	4628      	mov	r0, r5
 8009eea:	f000 f805 	bl	8009ef8 <__swsetup_r>
 8009eee:	2800      	cmp	r0, #0
 8009ef0:	d0d5      	beq.n	8009e9e <__swbuf_r+0x20>
 8009ef2:	f04f 37ff 	mov.w	r7, #4294967295
 8009ef6:	e7f4      	b.n	8009ee2 <__swbuf_r+0x64>

08009ef8 <__swsetup_r>:
 8009ef8:	b538      	push	{r3, r4, r5, lr}
 8009efa:	4b2a      	ldr	r3, [pc, #168]	; (8009fa4 <__swsetup_r+0xac>)
 8009efc:	4605      	mov	r5, r0
 8009efe:	6818      	ldr	r0, [r3, #0]
 8009f00:	460c      	mov	r4, r1
 8009f02:	b118      	cbz	r0, 8009f0c <__swsetup_r+0x14>
 8009f04:	6a03      	ldr	r3, [r0, #32]
 8009f06:	b90b      	cbnz	r3, 8009f0c <__swsetup_r+0x14>
 8009f08:	f7ff fe7e 	bl	8009c08 <__sinit>
 8009f0c:	89a3      	ldrh	r3, [r4, #12]
 8009f0e:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8009f12:	0718      	lsls	r0, r3, #28
 8009f14:	d422      	bmi.n	8009f5c <__swsetup_r+0x64>
 8009f16:	06d9      	lsls	r1, r3, #27
 8009f18:	d407      	bmi.n	8009f2a <__swsetup_r+0x32>
 8009f1a:	2309      	movs	r3, #9
 8009f1c:	602b      	str	r3, [r5, #0]
 8009f1e:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8009f22:	81a3      	strh	r3, [r4, #12]
 8009f24:	f04f 30ff 	mov.w	r0, #4294967295
 8009f28:	e034      	b.n	8009f94 <__swsetup_r+0x9c>
 8009f2a:	0758      	lsls	r0, r3, #29
 8009f2c:	d512      	bpl.n	8009f54 <__swsetup_r+0x5c>
 8009f2e:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8009f30:	b141      	cbz	r1, 8009f44 <__swsetup_r+0x4c>
 8009f32:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8009f36:	4299      	cmp	r1, r3
 8009f38:	d002      	beq.n	8009f40 <__swsetup_r+0x48>
 8009f3a:	4628      	mov	r0, r5
 8009f3c:	f000 f8b0 	bl	800a0a0 <_free_r>
 8009f40:	2300      	movs	r3, #0
 8009f42:	6363      	str	r3, [r4, #52]	; 0x34
 8009f44:	89a3      	ldrh	r3, [r4, #12]
 8009f46:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8009f4a:	81a3      	strh	r3, [r4, #12]
 8009f4c:	2300      	movs	r3, #0
 8009f4e:	6063      	str	r3, [r4, #4]
 8009f50:	6923      	ldr	r3, [r4, #16]
 8009f52:	6023      	str	r3, [r4, #0]
 8009f54:	89a3      	ldrh	r3, [r4, #12]
 8009f56:	f043 0308 	orr.w	r3, r3, #8
 8009f5a:	81a3      	strh	r3, [r4, #12]
 8009f5c:	6923      	ldr	r3, [r4, #16]
 8009f5e:	b94b      	cbnz	r3, 8009f74 <__swsetup_r+0x7c>
 8009f60:	89a3      	ldrh	r3, [r4, #12]
 8009f62:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8009f66:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8009f6a:	d003      	beq.n	8009f74 <__swsetup_r+0x7c>
 8009f6c:	4621      	mov	r1, r4
 8009f6e:	4628      	mov	r0, r5
 8009f70:	f000 fe8e 	bl	800ac90 <__smakebuf_r>
 8009f74:	89a0      	ldrh	r0, [r4, #12]
 8009f76:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8009f7a:	f010 0301 	ands.w	r3, r0, #1
 8009f7e:	d00a      	beq.n	8009f96 <__swsetup_r+0x9e>
 8009f80:	2300      	movs	r3, #0
 8009f82:	60a3      	str	r3, [r4, #8]
 8009f84:	6963      	ldr	r3, [r4, #20]
 8009f86:	425b      	negs	r3, r3
 8009f88:	61a3      	str	r3, [r4, #24]
 8009f8a:	6923      	ldr	r3, [r4, #16]
 8009f8c:	b943      	cbnz	r3, 8009fa0 <__swsetup_r+0xa8>
 8009f8e:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8009f92:	d1c4      	bne.n	8009f1e <__swsetup_r+0x26>
 8009f94:	bd38      	pop	{r3, r4, r5, pc}
 8009f96:	0781      	lsls	r1, r0, #30
 8009f98:	bf58      	it	pl
 8009f9a:	6963      	ldrpl	r3, [r4, #20]
 8009f9c:	60a3      	str	r3, [r4, #8]
 8009f9e:	e7f4      	b.n	8009f8a <__swsetup_r+0x92>
 8009fa0:	2000      	movs	r0, #0
 8009fa2:	e7f7      	b.n	8009f94 <__swsetup_r+0x9c>
 8009fa4:	20000154 	.word	0x20000154

08009fa8 <memset>:
 8009fa8:	4402      	add	r2, r0
 8009faa:	4603      	mov	r3, r0
 8009fac:	4293      	cmp	r3, r2
 8009fae:	d100      	bne.n	8009fb2 <memset+0xa>
 8009fb0:	4770      	bx	lr
 8009fb2:	f803 1b01 	strb.w	r1, [r3], #1
 8009fb6:	e7f9      	b.n	8009fac <memset+0x4>

08009fb8 <_close_r>:
 8009fb8:	b538      	push	{r3, r4, r5, lr}
 8009fba:	4d06      	ldr	r5, [pc, #24]	; (8009fd4 <_close_r+0x1c>)
 8009fbc:	2300      	movs	r3, #0
 8009fbe:	4604      	mov	r4, r0
 8009fc0:	4608      	mov	r0, r1
 8009fc2:	602b      	str	r3, [r5, #0]
 8009fc4:	f7f8 fbd5 	bl	8002772 <_close>
 8009fc8:	1c43      	adds	r3, r0, #1
 8009fca:	d102      	bne.n	8009fd2 <_close_r+0x1a>
 8009fcc:	682b      	ldr	r3, [r5, #0]
 8009fce:	b103      	cbz	r3, 8009fd2 <_close_r+0x1a>
 8009fd0:	6023      	str	r3, [r4, #0]
 8009fd2:	bd38      	pop	{r3, r4, r5, pc}
 8009fd4:	20000cc4 	.word	0x20000cc4

08009fd8 <_lseek_r>:
 8009fd8:	b538      	push	{r3, r4, r5, lr}
 8009fda:	4d07      	ldr	r5, [pc, #28]	; (8009ff8 <_lseek_r+0x20>)
 8009fdc:	4604      	mov	r4, r0
 8009fde:	4608      	mov	r0, r1
 8009fe0:	4611      	mov	r1, r2
 8009fe2:	2200      	movs	r2, #0
 8009fe4:	602a      	str	r2, [r5, #0]
 8009fe6:	461a      	mov	r2, r3
 8009fe8:	f7f8 fbea 	bl	80027c0 <_lseek>
 8009fec:	1c43      	adds	r3, r0, #1
 8009fee:	d102      	bne.n	8009ff6 <_lseek_r+0x1e>
 8009ff0:	682b      	ldr	r3, [r5, #0]
 8009ff2:	b103      	cbz	r3, 8009ff6 <_lseek_r+0x1e>
 8009ff4:	6023      	str	r3, [r4, #0]
 8009ff6:	bd38      	pop	{r3, r4, r5, pc}
 8009ff8:	20000cc4 	.word	0x20000cc4

08009ffc <_read_r>:
 8009ffc:	b538      	push	{r3, r4, r5, lr}
 8009ffe:	4d07      	ldr	r5, [pc, #28]	; (800a01c <_read_r+0x20>)
 800a000:	4604      	mov	r4, r0
 800a002:	4608      	mov	r0, r1
 800a004:	4611      	mov	r1, r2
 800a006:	2200      	movs	r2, #0
 800a008:	602a      	str	r2, [r5, #0]
 800a00a:	461a      	mov	r2, r3
 800a00c:	f7f8 fb94 	bl	8002738 <_read>
 800a010:	1c43      	adds	r3, r0, #1
 800a012:	d102      	bne.n	800a01a <_read_r+0x1e>
 800a014:	682b      	ldr	r3, [r5, #0]
 800a016:	b103      	cbz	r3, 800a01a <_read_r+0x1e>
 800a018:	6023      	str	r3, [r4, #0]
 800a01a:	bd38      	pop	{r3, r4, r5, pc}
 800a01c:	20000cc4 	.word	0x20000cc4

0800a020 <_write_r>:
 800a020:	b538      	push	{r3, r4, r5, lr}
 800a022:	4d07      	ldr	r5, [pc, #28]	; (800a040 <_write_r+0x20>)
 800a024:	4604      	mov	r4, r0
 800a026:	4608      	mov	r0, r1
 800a028:	4611      	mov	r1, r2
 800a02a:	2200      	movs	r2, #0
 800a02c:	602a      	str	r2, [r5, #0]
 800a02e:	461a      	mov	r2, r3
 800a030:	f7f7 f922 	bl	8001278 <_write>
 800a034:	1c43      	adds	r3, r0, #1
 800a036:	d102      	bne.n	800a03e <_write_r+0x1e>
 800a038:	682b      	ldr	r3, [r5, #0]
 800a03a:	b103      	cbz	r3, 800a03e <_write_r+0x1e>
 800a03c:	6023      	str	r3, [r4, #0]
 800a03e:	bd38      	pop	{r3, r4, r5, pc}
 800a040:	20000cc4 	.word	0x20000cc4

0800a044 <__errno>:
 800a044:	4b01      	ldr	r3, [pc, #4]	; (800a04c <__errno+0x8>)
 800a046:	6818      	ldr	r0, [r3, #0]
 800a048:	4770      	bx	lr
 800a04a:	bf00      	nop
 800a04c:	20000154 	.word	0x20000154

0800a050 <__libc_init_array>:
 800a050:	b570      	push	{r4, r5, r6, lr}
 800a052:	4d0d      	ldr	r5, [pc, #52]	; (800a088 <__libc_init_array+0x38>)
 800a054:	4c0d      	ldr	r4, [pc, #52]	; (800a08c <__libc_init_array+0x3c>)
 800a056:	1b64      	subs	r4, r4, r5
 800a058:	10a4      	asrs	r4, r4, #2
 800a05a:	2600      	movs	r6, #0
 800a05c:	42a6      	cmp	r6, r4
 800a05e:	d109      	bne.n	800a074 <__libc_init_array+0x24>
 800a060:	4d0b      	ldr	r5, [pc, #44]	; (800a090 <__libc_init_array+0x40>)
 800a062:	4c0c      	ldr	r4, [pc, #48]	; (800a094 <__libc_init_array+0x44>)
 800a064:	f000 fee2 	bl	800ae2c <_init>
 800a068:	1b64      	subs	r4, r4, r5
 800a06a:	10a4      	asrs	r4, r4, #2
 800a06c:	2600      	movs	r6, #0
 800a06e:	42a6      	cmp	r6, r4
 800a070:	d105      	bne.n	800a07e <__libc_init_array+0x2e>
 800a072:	bd70      	pop	{r4, r5, r6, pc}
 800a074:	f855 3b04 	ldr.w	r3, [r5], #4
 800a078:	4798      	blx	r3
 800a07a:	3601      	adds	r6, #1
 800a07c:	e7ee      	b.n	800a05c <__libc_init_array+0xc>
 800a07e:	f855 3b04 	ldr.w	r3, [r5], #4
 800a082:	4798      	blx	r3
 800a084:	3601      	adds	r6, #1
 800a086:	e7f2      	b.n	800a06e <__libc_init_array+0x1e>
 800a088:	0800b1d0 	.word	0x0800b1d0
 800a08c:	0800b1d0 	.word	0x0800b1d0
 800a090:	0800b1d0 	.word	0x0800b1d0
 800a094:	0800b1d4 	.word	0x0800b1d4

0800a098 <__retarget_lock_init_recursive>:
 800a098:	4770      	bx	lr

0800a09a <__retarget_lock_acquire_recursive>:
 800a09a:	4770      	bx	lr

0800a09c <__retarget_lock_release_recursive>:
 800a09c:	4770      	bx	lr
	...

0800a0a0 <_free_r>:
 800a0a0:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800a0a2:	2900      	cmp	r1, #0
 800a0a4:	d044      	beq.n	800a130 <_free_r+0x90>
 800a0a6:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a0aa:	9001      	str	r0, [sp, #4]
 800a0ac:	2b00      	cmp	r3, #0
 800a0ae:	f1a1 0404 	sub.w	r4, r1, #4
 800a0b2:	bfb8      	it	lt
 800a0b4:	18e4      	addlt	r4, r4, r3
 800a0b6:	f000 f8df 	bl	800a278 <__malloc_lock>
 800a0ba:	4a1e      	ldr	r2, [pc, #120]	; (800a134 <_free_r+0x94>)
 800a0bc:	9801      	ldr	r0, [sp, #4]
 800a0be:	6813      	ldr	r3, [r2, #0]
 800a0c0:	b933      	cbnz	r3, 800a0d0 <_free_r+0x30>
 800a0c2:	6063      	str	r3, [r4, #4]
 800a0c4:	6014      	str	r4, [r2, #0]
 800a0c6:	b003      	add	sp, #12
 800a0c8:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800a0cc:	f000 b8da 	b.w	800a284 <__malloc_unlock>
 800a0d0:	42a3      	cmp	r3, r4
 800a0d2:	d908      	bls.n	800a0e6 <_free_r+0x46>
 800a0d4:	6825      	ldr	r5, [r4, #0]
 800a0d6:	1961      	adds	r1, r4, r5
 800a0d8:	428b      	cmp	r3, r1
 800a0da:	bf01      	itttt	eq
 800a0dc:	6819      	ldreq	r1, [r3, #0]
 800a0de:	685b      	ldreq	r3, [r3, #4]
 800a0e0:	1949      	addeq	r1, r1, r5
 800a0e2:	6021      	streq	r1, [r4, #0]
 800a0e4:	e7ed      	b.n	800a0c2 <_free_r+0x22>
 800a0e6:	461a      	mov	r2, r3
 800a0e8:	685b      	ldr	r3, [r3, #4]
 800a0ea:	b10b      	cbz	r3, 800a0f0 <_free_r+0x50>
 800a0ec:	42a3      	cmp	r3, r4
 800a0ee:	d9fa      	bls.n	800a0e6 <_free_r+0x46>
 800a0f0:	6811      	ldr	r1, [r2, #0]
 800a0f2:	1855      	adds	r5, r2, r1
 800a0f4:	42a5      	cmp	r5, r4
 800a0f6:	d10b      	bne.n	800a110 <_free_r+0x70>
 800a0f8:	6824      	ldr	r4, [r4, #0]
 800a0fa:	4421      	add	r1, r4
 800a0fc:	1854      	adds	r4, r2, r1
 800a0fe:	42a3      	cmp	r3, r4
 800a100:	6011      	str	r1, [r2, #0]
 800a102:	d1e0      	bne.n	800a0c6 <_free_r+0x26>
 800a104:	681c      	ldr	r4, [r3, #0]
 800a106:	685b      	ldr	r3, [r3, #4]
 800a108:	6053      	str	r3, [r2, #4]
 800a10a:	440c      	add	r4, r1
 800a10c:	6014      	str	r4, [r2, #0]
 800a10e:	e7da      	b.n	800a0c6 <_free_r+0x26>
 800a110:	d902      	bls.n	800a118 <_free_r+0x78>
 800a112:	230c      	movs	r3, #12
 800a114:	6003      	str	r3, [r0, #0]
 800a116:	e7d6      	b.n	800a0c6 <_free_r+0x26>
 800a118:	6825      	ldr	r5, [r4, #0]
 800a11a:	1961      	adds	r1, r4, r5
 800a11c:	428b      	cmp	r3, r1
 800a11e:	bf04      	itt	eq
 800a120:	6819      	ldreq	r1, [r3, #0]
 800a122:	685b      	ldreq	r3, [r3, #4]
 800a124:	6063      	str	r3, [r4, #4]
 800a126:	bf04      	itt	eq
 800a128:	1949      	addeq	r1, r1, r5
 800a12a:	6021      	streq	r1, [r4, #0]
 800a12c:	6054      	str	r4, [r2, #4]
 800a12e:	e7ca      	b.n	800a0c6 <_free_r+0x26>
 800a130:	b003      	add	sp, #12
 800a132:	bd30      	pop	{r4, r5, pc}
 800a134:	20000ccc 	.word	0x20000ccc

0800a138 <sbrk_aligned>:
 800a138:	b570      	push	{r4, r5, r6, lr}
 800a13a:	4e0e      	ldr	r6, [pc, #56]	; (800a174 <sbrk_aligned+0x3c>)
 800a13c:	460c      	mov	r4, r1
 800a13e:	6831      	ldr	r1, [r6, #0]
 800a140:	4605      	mov	r5, r0
 800a142:	b911      	cbnz	r1, 800a14a <sbrk_aligned+0x12>
 800a144:	f000 fe1c 	bl	800ad80 <_sbrk_r>
 800a148:	6030      	str	r0, [r6, #0]
 800a14a:	4621      	mov	r1, r4
 800a14c:	4628      	mov	r0, r5
 800a14e:	f000 fe17 	bl	800ad80 <_sbrk_r>
 800a152:	1c43      	adds	r3, r0, #1
 800a154:	d00a      	beq.n	800a16c <sbrk_aligned+0x34>
 800a156:	1cc4      	adds	r4, r0, #3
 800a158:	f024 0403 	bic.w	r4, r4, #3
 800a15c:	42a0      	cmp	r0, r4
 800a15e:	d007      	beq.n	800a170 <sbrk_aligned+0x38>
 800a160:	1a21      	subs	r1, r4, r0
 800a162:	4628      	mov	r0, r5
 800a164:	f000 fe0c 	bl	800ad80 <_sbrk_r>
 800a168:	3001      	adds	r0, #1
 800a16a:	d101      	bne.n	800a170 <sbrk_aligned+0x38>
 800a16c:	f04f 34ff 	mov.w	r4, #4294967295
 800a170:	4620      	mov	r0, r4
 800a172:	bd70      	pop	{r4, r5, r6, pc}
 800a174:	20000cd0 	.word	0x20000cd0

0800a178 <_malloc_r>:
 800a178:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a17c:	1ccd      	adds	r5, r1, #3
 800a17e:	f025 0503 	bic.w	r5, r5, #3
 800a182:	3508      	adds	r5, #8
 800a184:	2d0c      	cmp	r5, #12
 800a186:	bf38      	it	cc
 800a188:	250c      	movcc	r5, #12
 800a18a:	2d00      	cmp	r5, #0
 800a18c:	4607      	mov	r7, r0
 800a18e:	db01      	blt.n	800a194 <_malloc_r+0x1c>
 800a190:	42a9      	cmp	r1, r5
 800a192:	d905      	bls.n	800a1a0 <_malloc_r+0x28>
 800a194:	230c      	movs	r3, #12
 800a196:	603b      	str	r3, [r7, #0]
 800a198:	2600      	movs	r6, #0
 800a19a:	4630      	mov	r0, r6
 800a19c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a1a0:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 800a274 <_malloc_r+0xfc>
 800a1a4:	f000 f868 	bl	800a278 <__malloc_lock>
 800a1a8:	f8d8 3000 	ldr.w	r3, [r8]
 800a1ac:	461c      	mov	r4, r3
 800a1ae:	bb5c      	cbnz	r4, 800a208 <_malloc_r+0x90>
 800a1b0:	4629      	mov	r1, r5
 800a1b2:	4638      	mov	r0, r7
 800a1b4:	f7ff ffc0 	bl	800a138 <sbrk_aligned>
 800a1b8:	1c43      	adds	r3, r0, #1
 800a1ba:	4604      	mov	r4, r0
 800a1bc:	d155      	bne.n	800a26a <_malloc_r+0xf2>
 800a1be:	f8d8 4000 	ldr.w	r4, [r8]
 800a1c2:	4626      	mov	r6, r4
 800a1c4:	2e00      	cmp	r6, #0
 800a1c6:	d145      	bne.n	800a254 <_malloc_r+0xdc>
 800a1c8:	2c00      	cmp	r4, #0
 800a1ca:	d048      	beq.n	800a25e <_malloc_r+0xe6>
 800a1cc:	6823      	ldr	r3, [r4, #0]
 800a1ce:	4631      	mov	r1, r6
 800a1d0:	4638      	mov	r0, r7
 800a1d2:	eb04 0903 	add.w	r9, r4, r3
 800a1d6:	f000 fdd3 	bl	800ad80 <_sbrk_r>
 800a1da:	4581      	cmp	r9, r0
 800a1dc:	d13f      	bne.n	800a25e <_malloc_r+0xe6>
 800a1de:	6821      	ldr	r1, [r4, #0]
 800a1e0:	1a6d      	subs	r5, r5, r1
 800a1e2:	4629      	mov	r1, r5
 800a1e4:	4638      	mov	r0, r7
 800a1e6:	f7ff ffa7 	bl	800a138 <sbrk_aligned>
 800a1ea:	3001      	adds	r0, #1
 800a1ec:	d037      	beq.n	800a25e <_malloc_r+0xe6>
 800a1ee:	6823      	ldr	r3, [r4, #0]
 800a1f0:	442b      	add	r3, r5
 800a1f2:	6023      	str	r3, [r4, #0]
 800a1f4:	f8d8 3000 	ldr.w	r3, [r8]
 800a1f8:	2b00      	cmp	r3, #0
 800a1fa:	d038      	beq.n	800a26e <_malloc_r+0xf6>
 800a1fc:	685a      	ldr	r2, [r3, #4]
 800a1fe:	42a2      	cmp	r2, r4
 800a200:	d12b      	bne.n	800a25a <_malloc_r+0xe2>
 800a202:	2200      	movs	r2, #0
 800a204:	605a      	str	r2, [r3, #4]
 800a206:	e00f      	b.n	800a228 <_malloc_r+0xb0>
 800a208:	6822      	ldr	r2, [r4, #0]
 800a20a:	1b52      	subs	r2, r2, r5
 800a20c:	d41f      	bmi.n	800a24e <_malloc_r+0xd6>
 800a20e:	2a0b      	cmp	r2, #11
 800a210:	d917      	bls.n	800a242 <_malloc_r+0xca>
 800a212:	1961      	adds	r1, r4, r5
 800a214:	42a3      	cmp	r3, r4
 800a216:	6025      	str	r5, [r4, #0]
 800a218:	bf18      	it	ne
 800a21a:	6059      	strne	r1, [r3, #4]
 800a21c:	6863      	ldr	r3, [r4, #4]
 800a21e:	bf08      	it	eq
 800a220:	f8c8 1000 	streq.w	r1, [r8]
 800a224:	5162      	str	r2, [r4, r5]
 800a226:	604b      	str	r3, [r1, #4]
 800a228:	4638      	mov	r0, r7
 800a22a:	f104 060b 	add.w	r6, r4, #11
 800a22e:	f000 f829 	bl	800a284 <__malloc_unlock>
 800a232:	f026 0607 	bic.w	r6, r6, #7
 800a236:	1d23      	adds	r3, r4, #4
 800a238:	1af2      	subs	r2, r6, r3
 800a23a:	d0ae      	beq.n	800a19a <_malloc_r+0x22>
 800a23c:	1b9b      	subs	r3, r3, r6
 800a23e:	50a3      	str	r3, [r4, r2]
 800a240:	e7ab      	b.n	800a19a <_malloc_r+0x22>
 800a242:	42a3      	cmp	r3, r4
 800a244:	6862      	ldr	r2, [r4, #4]
 800a246:	d1dd      	bne.n	800a204 <_malloc_r+0x8c>
 800a248:	f8c8 2000 	str.w	r2, [r8]
 800a24c:	e7ec      	b.n	800a228 <_malloc_r+0xb0>
 800a24e:	4623      	mov	r3, r4
 800a250:	6864      	ldr	r4, [r4, #4]
 800a252:	e7ac      	b.n	800a1ae <_malloc_r+0x36>
 800a254:	4634      	mov	r4, r6
 800a256:	6876      	ldr	r6, [r6, #4]
 800a258:	e7b4      	b.n	800a1c4 <_malloc_r+0x4c>
 800a25a:	4613      	mov	r3, r2
 800a25c:	e7cc      	b.n	800a1f8 <_malloc_r+0x80>
 800a25e:	230c      	movs	r3, #12
 800a260:	603b      	str	r3, [r7, #0]
 800a262:	4638      	mov	r0, r7
 800a264:	f000 f80e 	bl	800a284 <__malloc_unlock>
 800a268:	e797      	b.n	800a19a <_malloc_r+0x22>
 800a26a:	6025      	str	r5, [r4, #0]
 800a26c:	e7dc      	b.n	800a228 <_malloc_r+0xb0>
 800a26e:	605b      	str	r3, [r3, #4]
 800a270:	deff      	udf	#255	; 0xff
 800a272:	bf00      	nop
 800a274:	20000ccc 	.word	0x20000ccc

0800a278 <__malloc_lock>:
 800a278:	4801      	ldr	r0, [pc, #4]	; (800a280 <__malloc_lock+0x8>)
 800a27a:	f7ff bf0e 	b.w	800a09a <__retarget_lock_acquire_recursive>
 800a27e:	bf00      	nop
 800a280:	20000cc8 	.word	0x20000cc8

0800a284 <__malloc_unlock>:
 800a284:	4801      	ldr	r0, [pc, #4]	; (800a28c <__malloc_unlock+0x8>)
 800a286:	f7ff bf09 	b.w	800a09c <__retarget_lock_release_recursive>
 800a28a:	bf00      	nop
 800a28c:	20000cc8 	.word	0x20000cc8

0800a290 <__ssputs_r>:
 800a290:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a294:	688e      	ldr	r6, [r1, #8]
 800a296:	461f      	mov	r7, r3
 800a298:	42be      	cmp	r6, r7
 800a29a:	680b      	ldr	r3, [r1, #0]
 800a29c:	4682      	mov	sl, r0
 800a29e:	460c      	mov	r4, r1
 800a2a0:	4690      	mov	r8, r2
 800a2a2:	d82c      	bhi.n	800a2fe <__ssputs_r+0x6e>
 800a2a4:	898a      	ldrh	r2, [r1, #12]
 800a2a6:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800a2aa:	d026      	beq.n	800a2fa <__ssputs_r+0x6a>
 800a2ac:	6965      	ldr	r5, [r4, #20]
 800a2ae:	6909      	ldr	r1, [r1, #16]
 800a2b0:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800a2b4:	eba3 0901 	sub.w	r9, r3, r1
 800a2b8:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800a2bc:	1c7b      	adds	r3, r7, #1
 800a2be:	444b      	add	r3, r9
 800a2c0:	106d      	asrs	r5, r5, #1
 800a2c2:	429d      	cmp	r5, r3
 800a2c4:	bf38      	it	cc
 800a2c6:	461d      	movcc	r5, r3
 800a2c8:	0553      	lsls	r3, r2, #21
 800a2ca:	d527      	bpl.n	800a31c <__ssputs_r+0x8c>
 800a2cc:	4629      	mov	r1, r5
 800a2ce:	f7ff ff53 	bl	800a178 <_malloc_r>
 800a2d2:	4606      	mov	r6, r0
 800a2d4:	b360      	cbz	r0, 800a330 <__ssputs_r+0xa0>
 800a2d6:	6921      	ldr	r1, [r4, #16]
 800a2d8:	464a      	mov	r2, r9
 800a2da:	f000 fd61 	bl	800ada0 <memcpy>
 800a2de:	89a3      	ldrh	r3, [r4, #12]
 800a2e0:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800a2e4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800a2e8:	81a3      	strh	r3, [r4, #12]
 800a2ea:	6126      	str	r6, [r4, #16]
 800a2ec:	6165      	str	r5, [r4, #20]
 800a2ee:	444e      	add	r6, r9
 800a2f0:	eba5 0509 	sub.w	r5, r5, r9
 800a2f4:	6026      	str	r6, [r4, #0]
 800a2f6:	60a5      	str	r5, [r4, #8]
 800a2f8:	463e      	mov	r6, r7
 800a2fa:	42be      	cmp	r6, r7
 800a2fc:	d900      	bls.n	800a300 <__ssputs_r+0x70>
 800a2fe:	463e      	mov	r6, r7
 800a300:	6820      	ldr	r0, [r4, #0]
 800a302:	4632      	mov	r2, r6
 800a304:	4641      	mov	r1, r8
 800a306:	f000 fcff 	bl	800ad08 <memmove>
 800a30a:	68a3      	ldr	r3, [r4, #8]
 800a30c:	1b9b      	subs	r3, r3, r6
 800a30e:	60a3      	str	r3, [r4, #8]
 800a310:	6823      	ldr	r3, [r4, #0]
 800a312:	4433      	add	r3, r6
 800a314:	6023      	str	r3, [r4, #0]
 800a316:	2000      	movs	r0, #0
 800a318:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a31c:	462a      	mov	r2, r5
 800a31e:	f000 fd4d 	bl	800adbc <_realloc_r>
 800a322:	4606      	mov	r6, r0
 800a324:	2800      	cmp	r0, #0
 800a326:	d1e0      	bne.n	800a2ea <__ssputs_r+0x5a>
 800a328:	6921      	ldr	r1, [r4, #16]
 800a32a:	4650      	mov	r0, sl
 800a32c:	f7ff feb8 	bl	800a0a0 <_free_r>
 800a330:	230c      	movs	r3, #12
 800a332:	f8ca 3000 	str.w	r3, [sl]
 800a336:	89a3      	ldrh	r3, [r4, #12]
 800a338:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a33c:	81a3      	strh	r3, [r4, #12]
 800a33e:	f04f 30ff 	mov.w	r0, #4294967295
 800a342:	e7e9      	b.n	800a318 <__ssputs_r+0x88>

0800a344 <_svfiprintf_r>:
 800a344:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a348:	4698      	mov	r8, r3
 800a34a:	898b      	ldrh	r3, [r1, #12]
 800a34c:	061b      	lsls	r3, r3, #24
 800a34e:	b09d      	sub	sp, #116	; 0x74
 800a350:	4607      	mov	r7, r0
 800a352:	460d      	mov	r5, r1
 800a354:	4614      	mov	r4, r2
 800a356:	d50e      	bpl.n	800a376 <_svfiprintf_r+0x32>
 800a358:	690b      	ldr	r3, [r1, #16]
 800a35a:	b963      	cbnz	r3, 800a376 <_svfiprintf_r+0x32>
 800a35c:	2140      	movs	r1, #64	; 0x40
 800a35e:	f7ff ff0b 	bl	800a178 <_malloc_r>
 800a362:	6028      	str	r0, [r5, #0]
 800a364:	6128      	str	r0, [r5, #16]
 800a366:	b920      	cbnz	r0, 800a372 <_svfiprintf_r+0x2e>
 800a368:	230c      	movs	r3, #12
 800a36a:	603b      	str	r3, [r7, #0]
 800a36c:	f04f 30ff 	mov.w	r0, #4294967295
 800a370:	e0d0      	b.n	800a514 <_svfiprintf_r+0x1d0>
 800a372:	2340      	movs	r3, #64	; 0x40
 800a374:	616b      	str	r3, [r5, #20]
 800a376:	2300      	movs	r3, #0
 800a378:	9309      	str	r3, [sp, #36]	; 0x24
 800a37a:	2320      	movs	r3, #32
 800a37c:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800a380:	f8cd 800c 	str.w	r8, [sp, #12]
 800a384:	2330      	movs	r3, #48	; 0x30
 800a386:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 800a52c <_svfiprintf_r+0x1e8>
 800a38a:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800a38e:	f04f 0901 	mov.w	r9, #1
 800a392:	4623      	mov	r3, r4
 800a394:	469a      	mov	sl, r3
 800a396:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a39a:	b10a      	cbz	r2, 800a3a0 <_svfiprintf_r+0x5c>
 800a39c:	2a25      	cmp	r2, #37	; 0x25
 800a39e:	d1f9      	bne.n	800a394 <_svfiprintf_r+0x50>
 800a3a0:	ebba 0b04 	subs.w	fp, sl, r4
 800a3a4:	d00b      	beq.n	800a3be <_svfiprintf_r+0x7a>
 800a3a6:	465b      	mov	r3, fp
 800a3a8:	4622      	mov	r2, r4
 800a3aa:	4629      	mov	r1, r5
 800a3ac:	4638      	mov	r0, r7
 800a3ae:	f7ff ff6f 	bl	800a290 <__ssputs_r>
 800a3b2:	3001      	adds	r0, #1
 800a3b4:	f000 80a9 	beq.w	800a50a <_svfiprintf_r+0x1c6>
 800a3b8:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800a3ba:	445a      	add	r2, fp
 800a3bc:	9209      	str	r2, [sp, #36]	; 0x24
 800a3be:	f89a 3000 	ldrb.w	r3, [sl]
 800a3c2:	2b00      	cmp	r3, #0
 800a3c4:	f000 80a1 	beq.w	800a50a <_svfiprintf_r+0x1c6>
 800a3c8:	2300      	movs	r3, #0
 800a3ca:	f04f 32ff 	mov.w	r2, #4294967295
 800a3ce:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800a3d2:	f10a 0a01 	add.w	sl, sl, #1
 800a3d6:	9304      	str	r3, [sp, #16]
 800a3d8:	9307      	str	r3, [sp, #28]
 800a3da:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800a3de:	931a      	str	r3, [sp, #104]	; 0x68
 800a3e0:	4654      	mov	r4, sl
 800a3e2:	2205      	movs	r2, #5
 800a3e4:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a3e8:	4850      	ldr	r0, [pc, #320]	; (800a52c <_svfiprintf_r+0x1e8>)
 800a3ea:	f7f5 ff09 	bl	8000200 <memchr>
 800a3ee:	9a04      	ldr	r2, [sp, #16]
 800a3f0:	b9d8      	cbnz	r0, 800a42a <_svfiprintf_r+0xe6>
 800a3f2:	06d0      	lsls	r0, r2, #27
 800a3f4:	bf44      	itt	mi
 800a3f6:	2320      	movmi	r3, #32
 800a3f8:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800a3fc:	0711      	lsls	r1, r2, #28
 800a3fe:	bf44      	itt	mi
 800a400:	232b      	movmi	r3, #43	; 0x2b
 800a402:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800a406:	f89a 3000 	ldrb.w	r3, [sl]
 800a40a:	2b2a      	cmp	r3, #42	; 0x2a
 800a40c:	d015      	beq.n	800a43a <_svfiprintf_r+0xf6>
 800a40e:	9a07      	ldr	r2, [sp, #28]
 800a410:	4654      	mov	r4, sl
 800a412:	2000      	movs	r0, #0
 800a414:	f04f 0c0a 	mov.w	ip, #10
 800a418:	4621      	mov	r1, r4
 800a41a:	f811 3b01 	ldrb.w	r3, [r1], #1
 800a41e:	3b30      	subs	r3, #48	; 0x30
 800a420:	2b09      	cmp	r3, #9
 800a422:	d94d      	bls.n	800a4c0 <_svfiprintf_r+0x17c>
 800a424:	b1b0      	cbz	r0, 800a454 <_svfiprintf_r+0x110>
 800a426:	9207      	str	r2, [sp, #28]
 800a428:	e014      	b.n	800a454 <_svfiprintf_r+0x110>
 800a42a:	eba0 0308 	sub.w	r3, r0, r8
 800a42e:	fa09 f303 	lsl.w	r3, r9, r3
 800a432:	4313      	orrs	r3, r2
 800a434:	9304      	str	r3, [sp, #16]
 800a436:	46a2      	mov	sl, r4
 800a438:	e7d2      	b.n	800a3e0 <_svfiprintf_r+0x9c>
 800a43a:	9b03      	ldr	r3, [sp, #12]
 800a43c:	1d19      	adds	r1, r3, #4
 800a43e:	681b      	ldr	r3, [r3, #0]
 800a440:	9103      	str	r1, [sp, #12]
 800a442:	2b00      	cmp	r3, #0
 800a444:	bfbb      	ittet	lt
 800a446:	425b      	neglt	r3, r3
 800a448:	f042 0202 	orrlt.w	r2, r2, #2
 800a44c:	9307      	strge	r3, [sp, #28]
 800a44e:	9307      	strlt	r3, [sp, #28]
 800a450:	bfb8      	it	lt
 800a452:	9204      	strlt	r2, [sp, #16]
 800a454:	7823      	ldrb	r3, [r4, #0]
 800a456:	2b2e      	cmp	r3, #46	; 0x2e
 800a458:	d10c      	bne.n	800a474 <_svfiprintf_r+0x130>
 800a45a:	7863      	ldrb	r3, [r4, #1]
 800a45c:	2b2a      	cmp	r3, #42	; 0x2a
 800a45e:	d134      	bne.n	800a4ca <_svfiprintf_r+0x186>
 800a460:	9b03      	ldr	r3, [sp, #12]
 800a462:	1d1a      	adds	r2, r3, #4
 800a464:	681b      	ldr	r3, [r3, #0]
 800a466:	9203      	str	r2, [sp, #12]
 800a468:	2b00      	cmp	r3, #0
 800a46a:	bfb8      	it	lt
 800a46c:	f04f 33ff 	movlt.w	r3, #4294967295
 800a470:	3402      	adds	r4, #2
 800a472:	9305      	str	r3, [sp, #20]
 800a474:	f8df a0c4 	ldr.w	sl, [pc, #196]	; 800a53c <_svfiprintf_r+0x1f8>
 800a478:	7821      	ldrb	r1, [r4, #0]
 800a47a:	2203      	movs	r2, #3
 800a47c:	4650      	mov	r0, sl
 800a47e:	f7f5 febf 	bl	8000200 <memchr>
 800a482:	b138      	cbz	r0, 800a494 <_svfiprintf_r+0x150>
 800a484:	9b04      	ldr	r3, [sp, #16]
 800a486:	eba0 000a 	sub.w	r0, r0, sl
 800a48a:	2240      	movs	r2, #64	; 0x40
 800a48c:	4082      	lsls	r2, r0
 800a48e:	4313      	orrs	r3, r2
 800a490:	3401      	adds	r4, #1
 800a492:	9304      	str	r3, [sp, #16]
 800a494:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a498:	4825      	ldr	r0, [pc, #148]	; (800a530 <_svfiprintf_r+0x1ec>)
 800a49a:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800a49e:	2206      	movs	r2, #6
 800a4a0:	f7f5 feae 	bl	8000200 <memchr>
 800a4a4:	2800      	cmp	r0, #0
 800a4a6:	d038      	beq.n	800a51a <_svfiprintf_r+0x1d6>
 800a4a8:	4b22      	ldr	r3, [pc, #136]	; (800a534 <_svfiprintf_r+0x1f0>)
 800a4aa:	bb1b      	cbnz	r3, 800a4f4 <_svfiprintf_r+0x1b0>
 800a4ac:	9b03      	ldr	r3, [sp, #12]
 800a4ae:	3307      	adds	r3, #7
 800a4b0:	f023 0307 	bic.w	r3, r3, #7
 800a4b4:	3308      	adds	r3, #8
 800a4b6:	9303      	str	r3, [sp, #12]
 800a4b8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a4ba:	4433      	add	r3, r6
 800a4bc:	9309      	str	r3, [sp, #36]	; 0x24
 800a4be:	e768      	b.n	800a392 <_svfiprintf_r+0x4e>
 800a4c0:	fb0c 3202 	mla	r2, ip, r2, r3
 800a4c4:	460c      	mov	r4, r1
 800a4c6:	2001      	movs	r0, #1
 800a4c8:	e7a6      	b.n	800a418 <_svfiprintf_r+0xd4>
 800a4ca:	2300      	movs	r3, #0
 800a4cc:	3401      	adds	r4, #1
 800a4ce:	9305      	str	r3, [sp, #20]
 800a4d0:	4619      	mov	r1, r3
 800a4d2:	f04f 0c0a 	mov.w	ip, #10
 800a4d6:	4620      	mov	r0, r4
 800a4d8:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a4dc:	3a30      	subs	r2, #48	; 0x30
 800a4de:	2a09      	cmp	r2, #9
 800a4e0:	d903      	bls.n	800a4ea <_svfiprintf_r+0x1a6>
 800a4e2:	2b00      	cmp	r3, #0
 800a4e4:	d0c6      	beq.n	800a474 <_svfiprintf_r+0x130>
 800a4e6:	9105      	str	r1, [sp, #20]
 800a4e8:	e7c4      	b.n	800a474 <_svfiprintf_r+0x130>
 800a4ea:	fb0c 2101 	mla	r1, ip, r1, r2
 800a4ee:	4604      	mov	r4, r0
 800a4f0:	2301      	movs	r3, #1
 800a4f2:	e7f0      	b.n	800a4d6 <_svfiprintf_r+0x192>
 800a4f4:	ab03      	add	r3, sp, #12
 800a4f6:	9300      	str	r3, [sp, #0]
 800a4f8:	462a      	mov	r2, r5
 800a4fa:	4b0f      	ldr	r3, [pc, #60]	; (800a538 <_svfiprintf_r+0x1f4>)
 800a4fc:	a904      	add	r1, sp, #16
 800a4fe:	4638      	mov	r0, r7
 800a500:	f3af 8000 	nop.w
 800a504:	1c42      	adds	r2, r0, #1
 800a506:	4606      	mov	r6, r0
 800a508:	d1d6      	bne.n	800a4b8 <_svfiprintf_r+0x174>
 800a50a:	89ab      	ldrh	r3, [r5, #12]
 800a50c:	065b      	lsls	r3, r3, #25
 800a50e:	f53f af2d 	bmi.w	800a36c <_svfiprintf_r+0x28>
 800a512:	9809      	ldr	r0, [sp, #36]	; 0x24
 800a514:	b01d      	add	sp, #116	; 0x74
 800a516:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a51a:	ab03      	add	r3, sp, #12
 800a51c:	9300      	str	r3, [sp, #0]
 800a51e:	462a      	mov	r2, r5
 800a520:	4b05      	ldr	r3, [pc, #20]	; (800a538 <_svfiprintf_r+0x1f4>)
 800a522:	a904      	add	r1, sp, #16
 800a524:	4638      	mov	r0, r7
 800a526:	f000 f9bd 	bl	800a8a4 <_printf_i>
 800a52a:	e7eb      	b.n	800a504 <_svfiprintf_r+0x1c0>
 800a52c:	0800b194 	.word	0x0800b194
 800a530:	0800b19e 	.word	0x0800b19e
 800a534:	00000000 	.word	0x00000000
 800a538:	0800a291 	.word	0x0800a291
 800a53c:	0800b19a 	.word	0x0800b19a

0800a540 <__sfputc_r>:
 800a540:	6893      	ldr	r3, [r2, #8]
 800a542:	3b01      	subs	r3, #1
 800a544:	2b00      	cmp	r3, #0
 800a546:	b410      	push	{r4}
 800a548:	6093      	str	r3, [r2, #8]
 800a54a:	da08      	bge.n	800a55e <__sfputc_r+0x1e>
 800a54c:	6994      	ldr	r4, [r2, #24]
 800a54e:	42a3      	cmp	r3, r4
 800a550:	db01      	blt.n	800a556 <__sfputc_r+0x16>
 800a552:	290a      	cmp	r1, #10
 800a554:	d103      	bne.n	800a55e <__sfputc_r+0x1e>
 800a556:	f85d 4b04 	ldr.w	r4, [sp], #4
 800a55a:	f7ff bc90 	b.w	8009e7e <__swbuf_r>
 800a55e:	6813      	ldr	r3, [r2, #0]
 800a560:	1c58      	adds	r0, r3, #1
 800a562:	6010      	str	r0, [r2, #0]
 800a564:	7019      	strb	r1, [r3, #0]
 800a566:	4608      	mov	r0, r1
 800a568:	f85d 4b04 	ldr.w	r4, [sp], #4
 800a56c:	4770      	bx	lr

0800a56e <__sfputs_r>:
 800a56e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a570:	4606      	mov	r6, r0
 800a572:	460f      	mov	r7, r1
 800a574:	4614      	mov	r4, r2
 800a576:	18d5      	adds	r5, r2, r3
 800a578:	42ac      	cmp	r4, r5
 800a57a:	d101      	bne.n	800a580 <__sfputs_r+0x12>
 800a57c:	2000      	movs	r0, #0
 800a57e:	e007      	b.n	800a590 <__sfputs_r+0x22>
 800a580:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a584:	463a      	mov	r2, r7
 800a586:	4630      	mov	r0, r6
 800a588:	f7ff ffda 	bl	800a540 <__sfputc_r>
 800a58c:	1c43      	adds	r3, r0, #1
 800a58e:	d1f3      	bne.n	800a578 <__sfputs_r+0xa>
 800a590:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800a594 <_vfiprintf_r>:
 800a594:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a598:	460d      	mov	r5, r1
 800a59a:	b09d      	sub	sp, #116	; 0x74
 800a59c:	4614      	mov	r4, r2
 800a59e:	4698      	mov	r8, r3
 800a5a0:	4606      	mov	r6, r0
 800a5a2:	b118      	cbz	r0, 800a5ac <_vfiprintf_r+0x18>
 800a5a4:	6a03      	ldr	r3, [r0, #32]
 800a5a6:	b90b      	cbnz	r3, 800a5ac <_vfiprintf_r+0x18>
 800a5a8:	f7ff fb2e 	bl	8009c08 <__sinit>
 800a5ac:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800a5ae:	07d9      	lsls	r1, r3, #31
 800a5b0:	d405      	bmi.n	800a5be <_vfiprintf_r+0x2a>
 800a5b2:	89ab      	ldrh	r3, [r5, #12]
 800a5b4:	059a      	lsls	r2, r3, #22
 800a5b6:	d402      	bmi.n	800a5be <_vfiprintf_r+0x2a>
 800a5b8:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800a5ba:	f7ff fd6e 	bl	800a09a <__retarget_lock_acquire_recursive>
 800a5be:	89ab      	ldrh	r3, [r5, #12]
 800a5c0:	071b      	lsls	r3, r3, #28
 800a5c2:	d501      	bpl.n	800a5c8 <_vfiprintf_r+0x34>
 800a5c4:	692b      	ldr	r3, [r5, #16]
 800a5c6:	b99b      	cbnz	r3, 800a5f0 <_vfiprintf_r+0x5c>
 800a5c8:	4629      	mov	r1, r5
 800a5ca:	4630      	mov	r0, r6
 800a5cc:	f7ff fc94 	bl	8009ef8 <__swsetup_r>
 800a5d0:	b170      	cbz	r0, 800a5f0 <_vfiprintf_r+0x5c>
 800a5d2:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800a5d4:	07dc      	lsls	r4, r3, #31
 800a5d6:	d504      	bpl.n	800a5e2 <_vfiprintf_r+0x4e>
 800a5d8:	f04f 30ff 	mov.w	r0, #4294967295
 800a5dc:	b01d      	add	sp, #116	; 0x74
 800a5de:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a5e2:	89ab      	ldrh	r3, [r5, #12]
 800a5e4:	0598      	lsls	r0, r3, #22
 800a5e6:	d4f7      	bmi.n	800a5d8 <_vfiprintf_r+0x44>
 800a5e8:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800a5ea:	f7ff fd57 	bl	800a09c <__retarget_lock_release_recursive>
 800a5ee:	e7f3      	b.n	800a5d8 <_vfiprintf_r+0x44>
 800a5f0:	2300      	movs	r3, #0
 800a5f2:	9309      	str	r3, [sp, #36]	; 0x24
 800a5f4:	2320      	movs	r3, #32
 800a5f6:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800a5fa:	f8cd 800c 	str.w	r8, [sp, #12]
 800a5fe:	2330      	movs	r3, #48	; 0x30
 800a600:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 800a7b4 <_vfiprintf_r+0x220>
 800a604:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800a608:	f04f 0901 	mov.w	r9, #1
 800a60c:	4623      	mov	r3, r4
 800a60e:	469a      	mov	sl, r3
 800a610:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a614:	b10a      	cbz	r2, 800a61a <_vfiprintf_r+0x86>
 800a616:	2a25      	cmp	r2, #37	; 0x25
 800a618:	d1f9      	bne.n	800a60e <_vfiprintf_r+0x7a>
 800a61a:	ebba 0b04 	subs.w	fp, sl, r4
 800a61e:	d00b      	beq.n	800a638 <_vfiprintf_r+0xa4>
 800a620:	465b      	mov	r3, fp
 800a622:	4622      	mov	r2, r4
 800a624:	4629      	mov	r1, r5
 800a626:	4630      	mov	r0, r6
 800a628:	f7ff ffa1 	bl	800a56e <__sfputs_r>
 800a62c:	3001      	adds	r0, #1
 800a62e:	f000 80a9 	beq.w	800a784 <_vfiprintf_r+0x1f0>
 800a632:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800a634:	445a      	add	r2, fp
 800a636:	9209      	str	r2, [sp, #36]	; 0x24
 800a638:	f89a 3000 	ldrb.w	r3, [sl]
 800a63c:	2b00      	cmp	r3, #0
 800a63e:	f000 80a1 	beq.w	800a784 <_vfiprintf_r+0x1f0>
 800a642:	2300      	movs	r3, #0
 800a644:	f04f 32ff 	mov.w	r2, #4294967295
 800a648:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800a64c:	f10a 0a01 	add.w	sl, sl, #1
 800a650:	9304      	str	r3, [sp, #16]
 800a652:	9307      	str	r3, [sp, #28]
 800a654:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800a658:	931a      	str	r3, [sp, #104]	; 0x68
 800a65a:	4654      	mov	r4, sl
 800a65c:	2205      	movs	r2, #5
 800a65e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a662:	4854      	ldr	r0, [pc, #336]	; (800a7b4 <_vfiprintf_r+0x220>)
 800a664:	f7f5 fdcc 	bl	8000200 <memchr>
 800a668:	9a04      	ldr	r2, [sp, #16]
 800a66a:	b9d8      	cbnz	r0, 800a6a4 <_vfiprintf_r+0x110>
 800a66c:	06d1      	lsls	r1, r2, #27
 800a66e:	bf44      	itt	mi
 800a670:	2320      	movmi	r3, #32
 800a672:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800a676:	0713      	lsls	r3, r2, #28
 800a678:	bf44      	itt	mi
 800a67a:	232b      	movmi	r3, #43	; 0x2b
 800a67c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800a680:	f89a 3000 	ldrb.w	r3, [sl]
 800a684:	2b2a      	cmp	r3, #42	; 0x2a
 800a686:	d015      	beq.n	800a6b4 <_vfiprintf_r+0x120>
 800a688:	9a07      	ldr	r2, [sp, #28]
 800a68a:	4654      	mov	r4, sl
 800a68c:	2000      	movs	r0, #0
 800a68e:	f04f 0c0a 	mov.w	ip, #10
 800a692:	4621      	mov	r1, r4
 800a694:	f811 3b01 	ldrb.w	r3, [r1], #1
 800a698:	3b30      	subs	r3, #48	; 0x30
 800a69a:	2b09      	cmp	r3, #9
 800a69c:	d94d      	bls.n	800a73a <_vfiprintf_r+0x1a6>
 800a69e:	b1b0      	cbz	r0, 800a6ce <_vfiprintf_r+0x13a>
 800a6a0:	9207      	str	r2, [sp, #28]
 800a6a2:	e014      	b.n	800a6ce <_vfiprintf_r+0x13a>
 800a6a4:	eba0 0308 	sub.w	r3, r0, r8
 800a6a8:	fa09 f303 	lsl.w	r3, r9, r3
 800a6ac:	4313      	orrs	r3, r2
 800a6ae:	9304      	str	r3, [sp, #16]
 800a6b0:	46a2      	mov	sl, r4
 800a6b2:	e7d2      	b.n	800a65a <_vfiprintf_r+0xc6>
 800a6b4:	9b03      	ldr	r3, [sp, #12]
 800a6b6:	1d19      	adds	r1, r3, #4
 800a6b8:	681b      	ldr	r3, [r3, #0]
 800a6ba:	9103      	str	r1, [sp, #12]
 800a6bc:	2b00      	cmp	r3, #0
 800a6be:	bfbb      	ittet	lt
 800a6c0:	425b      	neglt	r3, r3
 800a6c2:	f042 0202 	orrlt.w	r2, r2, #2
 800a6c6:	9307      	strge	r3, [sp, #28]
 800a6c8:	9307      	strlt	r3, [sp, #28]
 800a6ca:	bfb8      	it	lt
 800a6cc:	9204      	strlt	r2, [sp, #16]
 800a6ce:	7823      	ldrb	r3, [r4, #0]
 800a6d0:	2b2e      	cmp	r3, #46	; 0x2e
 800a6d2:	d10c      	bne.n	800a6ee <_vfiprintf_r+0x15a>
 800a6d4:	7863      	ldrb	r3, [r4, #1]
 800a6d6:	2b2a      	cmp	r3, #42	; 0x2a
 800a6d8:	d134      	bne.n	800a744 <_vfiprintf_r+0x1b0>
 800a6da:	9b03      	ldr	r3, [sp, #12]
 800a6dc:	1d1a      	adds	r2, r3, #4
 800a6de:	681b      	ldr	r3, [r3, #0]
 800a6e0:	9203      	str	r2, [sp, #12]
 800a6e2:	2b00      	cmp	r3, #0
 800a6e4:	bfb8      	it	lt
 800a6e6:	f04f 33ff 	movlt.w	r3, #4294967295
 800a6ea:	3402      	adds	r4, #2
 800a6ec:	9305      	str	r3, [sp, #20]
 800a6ee:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 800a7c4 <_vfiprintf_r+0x230>
 800a6f2:	7821      	ldrb	r1, [r4, #0]
 800a6f4:	2203      	movs	r2, #3
 800a6f6:	4650      	mov	r0, sl
 800a6f8:	f7f5 fd82 	bl	8000200 <memchr>
 800a6fc:	b138      	cbz	r0, 800a70e <_vfiprintf_r+0x17a>
 800a6fe:	9b04      	ldr	r3, [sp, #16]
 800a700:	eba0 000a 	sub.w	r0, r0, sl
 800a704:	2240      	movs	r2, #64	; 0x40
 800a706:	4082      	lsls	r2, r0
 800a708:	4313      	orrs	r3, r2
 800a70a:	3401      	adds	r4, #1
 800a70c:	9304      	str	r3, [sp, #16]
 800a70e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a712:	4829      	ldr	r0, [pc, #164]	; (800a7b8 <_vfiprintf_r+0x224>)
 800a714:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800a718:	2206      	movs	r2, #6
 800a71a:	f7f5 fd71 	bl	8000200 <memchr>
 800a71e:	2800      	cmp	r0, #0
 800a720:	d03f      	beq.n	800a7a2 <_vfiprintf_r+0x20e>
 800a722:	4b26      	ldr	r3, [pc, #152]	; (800a7bc <_vfiprintf_r+0x228>)
 800a724:	bb1b      	cbnz	r3, 800a76e <_vfiprintf_r+0x1da>
 800a726:	9b03      	ldr	r3, [sp, #12]
 800a728:	3307      	adds	r3, #7
 800a72a:	f023 0307 	bic.w	r3, r3, #7
 800a72e:	3308      	adds	r3, #8
 800a730:	9303      	str	r3, [sp, #12]
 800a732:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a734:	443b      	add	r3, r7
 800a736:	9309      	str	r3, [sp, #36]	; 0x24
 800a738:	e768      	b.n	800a60c <_vfiprintf_r+0x78>
 800a73a:	fb0c 3202 	mla	r2, ip, r2, r3
 800a73e:	460c      	mov	r4, r1
 800a740:	2001      	movs	r0, #1
 800a742:	e7a6      	b.n	800a692 <_vfiprintf_r+0xfe>
 800a744:	2300      	movs	r3, #0
 800a746:	3401      	adds	r4, #1
 800a748:	9305      	str	r3, [sp, #20]
 800a74a:	4619      	mov	r1, r3
 800a74c:	f04f 0c0a 	mov.w	ip, #10
 800a750:	4620      	mov	r0, r4
 800a752:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a756:	3a30      	subs	r2, #48	; 0x30
 800a758:	2a09      	cmp	r2, #9
 800a75a:	d903      	bls.n	800a764 <_vfiprintf_r+0x1d0>
 800a75c:	2b00      	cmp	r3, #0
 800a75e:	d0c6      	beq.n	800a6ee <_vfiprintf_r+0x15a>
 800a760:	9105      	str	r1, [sp, #20]
 800a762:	e7c4      	b.n	800a6ee <_vfiprintf_r+0x15a>
 800a764:	fb0c 2101 	mla	r1, ip, r1, r2
 800a768:	4604      	mov	r4, r0
 800a76a:	2301      	movs	r3, #1
 800a76c:	e7f0      	b.n	800a750 <_vfiprintf_r+0x1bc>
 800a76e:	ab03      	add	r3, sp, #12
 800a770:	9300      	str	r3, [sp, #0]
 800a772:	462a      	mov	r2, r5
 800a774:	4b12      	ldr	r3, [pc, #72]	; (800a7c0 <_vfiprintf_r+0x22c>)
 800a776:	a904      	add	r1, sp, #16
 800a778:	4630      	mov	r0, r6
 800a77a:	f3af 8000 	nop.w
 800a77e:	4607      	mov	r7, r0
 800a780:	1c78      	adds	r0, r7, #1
 800a782:	d1d6      	bne.n	800a732 <_vfiprintf_r+0x19e>
 800a784:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800a786:	07d9      	lsls	r1, r3, #31
 800a788:	d405      	bmi.n	800a796 <_vfiprintf_r+0x202>
 800a78a:	89ab      	ldrh	r3, [r5, #12]
 800a78c:	059a      	lsls	r2, r3, #22
 800a78e:	d402      	bmi.n	800a796 <_vfiprintf_r+0x202>
 800a790:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800a792:	f7ff fc83 	bl	800a09c <__retarget_lock_release_recursive>
 800a796:	89ab      	ldrh	r3, [r5, #12]
 800a798:	065b      	lsls	r3, r3, #25
 800a79a:	f53f af1d 	bmi.w	800a5d8 <_vfiprintf_r+0x44>
 800a79e:	9809      	ldr	r0, [sp, #36]	; 0x24
 800a7a0:	e71c      	b.n	800a5dc <_vfiprintf_r+0x48>
 800a7a2:	ab03      	add	r3, sp, #12
 800a7a4:	9300      	str	r3, [sp, #0]
 800a7a6:	462a      	mov	r2, r5
 800a7a8:	4b05      	ldr	r3, [pc, #20]	; (800a7c0 <_vfiprintf_r+0x22c>)
 800a7aa:	a904      	add	r1, sp, #16
 800a7ac:	4630      	mov	r0, r6
 800a7ae:	f000 f879 	bl	800a8a4 <_printf_i>
 800a7b2:	e7e4      	b.n	800a77e <_vfiprintf_r+0x1ea>
 800a7b4:	0800b194 	.word	0x0800b194
 800a7b8:	0800b19e 	.word	0x0800b19e
 800a7bc:	00000000 	.word	0x00000000
 800a7c0:	0800a56f 	.word	0x0800a56f
 800a7c4:	0800b19a 	.word	0x0800b19a

0800a7c8 <_printf_common>:
 800a7c8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a7cc:	4616      	mov	r6, r2
 800a7ce:	4699      	mov	r9, r3
 800a7d0:	688a      	ldr	r2, [r1, #8]
 800a7d2:	690b      	ldr	r3, [r1, #16]
 800a7d4:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800a7d8:	4293      	cmp	r3, r2
 800a7da:	bfb8      	it	lt
 800a7dc:	4613      	movlt	r3, r2
 800a7de:	6033      	str	r3, [r6, #0]
 800a7e0:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800a7e4:	4607      	mov	r7, r0
 800a7e6:	460c      	mov	r4, r1
 800a7e8:	b10a      	cbz	r2, 800a7ee <_printf_common+0x26>
 800a7ea:	3301      	adds	r3, #1
 800a7ec:	6033      	str	r3, [r6, #0]
 800a7ee:	6823      	ldr	r3, [r4, #0]
 800a7f0:	0699      	lsls	r1, r3, #26
 800a7f2:	bf42      	ittt	mi
 800a7f4:	6833      	ldrmi	r3, [r6, #0]
 800a7f6:	3302      	addmi	r3, #2
 800a7f8:	6033      	strmi	r3, [r6, #0]
 800a7fa:	6825      	ldr	r5, [r4, #0]
 800a7fc:	f015 0506 	ands.w	r5, r5, #6
 800a800:	d106      	bne.n	800a810 <_printf_common+0x48>
 800a802:	f104 0a19 	add.w	sl, r4, #25
 800a806:	68e3      	ldr	r3, [r4, #12]
 800a808:	6832      	ldr	r2, [r6, #0]
 800a80a:	1a9b      	subs	r3, r3, r2
 800a80c:	42ab      	cmp	r3, r5
 800a80e:	dc26      	bgt.n	800a85e <_printf_common+0x96>
 800a810:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800a814:	1e13      	subs	r3, r2, #0
 800a816:	6822      	ldr	r2, [r4, #0]
 800a818:	bf18      	it	ne
 800a81a:	2301      	movne	r3, #1
 800a81c:	0692      	lsls	r2, r2, #26
 800a81e:	d42b      	bmi.n	800a878 <_printf_common+0xb0>
 800a820:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800a824:	4649      	mov	r1, r9
 800a826:	4638      	mov	r0, r7
 800a828:	47c0      	blx	r8
 800a82a:	3001      	adds	r0, #1
 800a82c:	d01e      	beq.n	800a86c <_printf_common+0xa4>
 800a82e:	6823      	ldr	r3, [r4, #0]
 800a830:	6922      	ldr	r2, [r4, #16]
 800a832:	f003 0306 	and.w	r3, r3, #6
 800a836:	2b04      	cmp	r3, #4
 800a838:	bf02      	ittt	eq
 800a83a:	68e5      	ldreq	r5, [r4, #12]
 800a83c:	6833      	ldreq	r3, [r6, #0]
 800a83e:	1aed      	subeq	r5, r5, r3
 800a840:	68a3      	ldr	r3, [r4, #8]
 800a842:	bf0c      	ite	eq
 800a844:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800a848:	2500      	movne	r5, #0
 800a84a:	4293      	cmp	r3, r2
 800a84c:	bfc4      	itt	gt
 800a84e:	1a9b      	subgt	r3, r3, r2
 800a850:	18ed      	addgt	r5, r5, r3
 800a852:	2600      	movs	r6, #0
 800a854:	341a      	adds	r4, #26
 800a856:	42b5      	cmp	r5, r6
 800a858:	d11a      	bne.n	800a890 <_printf_common+0xc8>
 800a85a:	2000      	movs	r0, #0
 800a85c:	e008      	b.n	800a870 <_printf_common+0xa8>
 800a85e:	2301      	movs	r3, #1
 800a860:	4652      	mov	r2, sl
 800a862:	4649      	mov	r1, r9
 800a864:	4638      	mov	r0, r7
 800a866:	47c0      	blx	r8
 800a868:	3001      	adds	r0, #1
 800a86a:	d103      	bne.n	800a874 <_printf_common+0xac>
 800a86c:	f04f 30ff 	mov.w	r0, #4294967295
 800a870:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a874:	3501      	adds	r5, #1
 800a876:	e7c6      	b.n	800a806 <_printf_common+0x3e>
 800a878:	18e1      	adds	r1, r4, r3
 800a87a:	1c5a      	adds	r2, r3, #1
 800a87c:	2030      	movs	r0, #48	; 0x30
 800a87e:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800a882:	4422      	add	r2, r4
 800a884:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800a888:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800a88c:	3302      	adds	r3, #2
 800a88e:	e7c7      	b.n	800a820 <_printf_common+0x58>
 800a890:	2301      	movs	r3, #1
 800a892:	4622      	mov	r2, r4
 800a894:	4649      	mov	r1, r9
 800a896:	4638      	mov	r0, r7
 800a898:	47c0      	blx	r8
 800a89a:	3001      	adds	r0, #1
 800a89c:	d0e6      	beq.n	800a86c <_printf_common+0xa4>
 800a89e:	3601      	adds	r6, #1
 800a8a0:	e7d9      	b.n	800a856 <_printf_common+0x8e>
	...

0800a8a4 <_printf_i>:
 800a8a4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800a8a8:	7e0f      	ldrb	r7, [r1, #24]
 800a8aa:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800a8ac:	2f78      	cmp	r7, #120	; 0x78
 800a8ae:	4691      	mov	r9, r2
 800a8b0:	4680      	mov	r8, r0
 800a8b2:	460c      	mov	r4, r1
 800a8b4:	469a      	mov	sl, r3
 800a8b6:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800a8ba:	d807      	bhi.n	800a8cc <_printf_i+0x28>
 800a8bc:	2f62      	cmp	r7, #98	; 0x62
 800a8be:	d80a      	bhi.n	800a8d6 <_printf_i+0x32>
 800a8c0:	2f00      	cmp	r7, #0
 800a8c2:	f000 80d4 	beq.w	800aa6e <_printf_i+0x1ca>
 800a8c6:	2f58      	cmp	r7, #88	; 0x58
 800a8c8:	f000 80c0 	beq.w	800aa4c <_printf_i+0x1a8>
 800a8cc:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800a8d0:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800a8d4:	e03a      	b.n	800a94c <_printf_i+0xa8>
 800a8d6:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800a8da:	2b15      	cmp	r3, #21
 800a8dc:	d8f6      	bhi.n	800a8cc <_printf_i+0x28>
 800a8de:	a101      	add	r1, pc, #4	; (adr r1, 800a8e4 <_printf_i+0x40>)
 800a8e0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800a8e4:	0800a93d 	.word	0x0800a93d
 800a8e8:	0800a951 	.word	0x0800a951
 800a8ec:	0800a8cd 	.word	0x0800a8cd
 800a8f0:	0800a8cd 	.word	0x0800a8cd
 800a8f4:	0800a8cd 	.word	0x0800a8cd
 800a8f8:	0800a8cd 	.word	0x0800a8cd
 800a8fc:	0800a951 	.word	0x0800a951
 800a900:	0800a8cd 	.word	0x0800a8cd
 800a904:	0800a8cd 	.word	0x0800a8cd
 800a908:	0800a8cd 	.word	0x0800a8cd
 800a90c:	0800a8cd 	.word	0x0800a8cd
 800a910:	0800aa55 	.word	0x0800aa55
 800a914:	0800a97d 	.word	0x0800a97d
 800a918:	0800aa0f 	.word	0x0800aa0f
 800a91c:	0800a8cd 	.word	0x0800a8cd
 800a920:	0800a8cd 	.word	0x0800a8cd
 800a924:	0800aa77 	.word	0x0800aa77
 800a928:	0800a8cd 	.word	0x0800a8cd
 800a92c:	0800a97d 	.word	0x0800a97d
 800a930:	0800a8cd 	.word	0x0800a8cd
 800a934:	0800a8cd 	.word	0x0800a8cd
 800a938:	0800aa17 	.word	0x0800aa17
 800a93c:	682b      	ldr	r3, [r5, #0]
 800a93e:	1d1a      	adds	r2, r3, #4
 800a940:	681b      	ldr	r3, [r3, #0]
 800a942:	602a      	str	r2, [r5, #0]
 800a944:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800a948:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800a94c:	2301      	movs	r3, #1
 800a94e:	e09f      	b.n	800aa90 <_printf_i+0x1ec>
 800a950:	6820      	ldr	r0, [r4, #0]
 800a952:	682b      	ldr	r3, [r5, #0]
 800a954:	0607      	lsls	r7, r0, #24
 800a956:	f103 0104 	add.w	r1, r3, #4
 800a95a:	6029      	str	r1, [r5, #0]
 800a95c:	d501      	bpl.n	800a962 <_printf_i+0xbe>
 800a95e:	681e      	ldr	r6, [r3, #0]
 800a960:	e003      	b.n	800a96a <_printf_i+0xc6>
 800a962:	0646      	lsls	r6, r0, #25
 800a964:	d5fb      	bpl.n	800a95e <_printf_i+0xba>
 800a966:	f9b3 6000 	ldrsh.w	r6, [r3]
 800a96a:	2e00      	cmp	r6, #0
 800a96c:	da03      	bge.n	800a976 <_printf_i+0xd2>
 800a96e:	232d      	movs	r3, #45	; 0x2d
 800a970:	4276      	negs	r6, r6
 800a972:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800a976:	485a      	ldr	r0, [pc, #360]	; (800aae0 <_printf_i+0x23c>)
 800a978:	230a      	movs	r3, #10
 800a97a:	e012      	b.n	800a9a2 <_printf_i+0xfe>
 800a97c:	682b      	ldr	r3, [r5, #0]
 800a97e:	6820      	ldr	r0, [r4, #0]
 800a980:	1d19      	adds	r1, r3, #4
 800a982:	6029      	str	r1, [r5, #0]
 800a984:	0605      	lsls	r5, r0, #24
 800a986:	d501      	bpl.n	800a98c <_printf_i+0xe8>
 800a988:	681e      	ldr	r6, [r3, #0]
 800a98a:	e002      	b.n	800a992 <_printf_i+0xee>
 800a98c:	0641      	lsls	r1, r0, #25
 800a98e:	d5fb      	bpl.n	800a988 <_printf_i+0xe4>
 800a990:	881e      	ldrh	r6, [r3, #0]
 800a992:	4853      	ldr	r0, [pc, #332]	; (800aae0 <_printf_i+0x23c>)
 800a994:	2f6f      	cmp	r7, #111	; 0x6f
 800a996:	bf0c      	ite	eq
 800a998:	2308      	moveq	r3, #8
 800a99a:	230a      	movne	r3, #10
 800a99c:	2100      	movs	r1, #0
 800a99e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800a9a2:	6865      	ldr	r5, [r4, #4]
 800a9a4:	60a5      	str	r5, [r4, #8]
 800a9a6:	2d00      	cmp	r5, #0
 800a9a8:	bfa2      	ittt	ge
 800a9aa:	6821      	ldrge	r1, [r4, #0]
 800a9ac:	f021 0104 	bicge.w	r1, r1, #4
 800a9b0:	6021      	strge	r1, [r4, #0]
 800a9b2:	b90e      	cbnz	r6, 800a9b8 <_printf_i+0x114>
 800a9b4:	2d00      	cmp	r5, #0
 800a9b6:	d04b      	beq.n	800aa50 <_printf_i+0x1ac>
 800a9b8:	4615      	mov	r5, r2
 800a9ba:	fbb6 f1f3 	udiv	r1, r6, r3
 800a9be:	fb03 6711 	mls	r7, r3, r1, r6
 800a9c2:	5dc7      	ldrb	r7, [r0, r7]
 800a9c4:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800a9c8:	4637      	mov	r7, r6
 800a9ca:	42bb      	cmp	r3, r7
 800a9cc:	460e      	mov	r6, r1
 800a9ce:	d9f4      	bls.n	800a9ba <_printf_i+0x116>
 800a9d0:	2b08      	cmp	r3, #8
 800a9d2:	d10b      	bne.n	800a9ec <_printf_i+0x148>
 800a9d4:	6823      	ldr	r3, [r4, #0]
 800a9d6:	07de      	lsls	r6, r3, #31
 800a9d8:	d508      	bpl.n	800a9ec <_printf_i+0x148>
 800a9da:	6923      	ldr	r3, [r4, #16]
 800a9dc:	6861      	ldr	r1, [r4, #4]
 800a9de:	4299      	cmp	r1, r3
 800a9e0:	bfde      	ittt	le
 800a9e2:	2330      	movle	r3, #48	; 0x30
 800a9e4:	f805 3c01 	strble.w	r3, [r5, #-1]
 800a9e8:	f105 35ff 	addle.w	r5, r5, #4294967295
 800a9ec:	1b52      	subs	r2, r2, r5
 800a9ee:	6122      	str	r2, [r4, #16]
 800a9f0:	f8cd a000 	str.w	sl, [sp]
 800a9f4:	464b      	mov	r3, r9
 800a9f6:	aa03      	add	r2, sp, #12
 800a9f8:	4621      	mov	r1, r4
 800a9fa:	4640      	mov	r0, r8
 800a9fc:	f7ff fee4 	bl	800a7c8 <_printf_common>
 800aa00:	3001      	adds	r0, #1
 800aa02:	d14a      	bne.n	800aa9a <_printf_i+0x1f6>
 800aa04:	f04f 30ff 	mov.w	r0, #4294967295
 800aa08:	b004      	add	sp, #16
 800aa0a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800aa0e:	6823      	ldr	r3, [r4, #0]
 800aa10:	f043 0320 	orr.w	r3, r3, #32
 800aa14:	6023      	str	r3, [r4, #0]
 800aa16:	4833      	ldr	r0, [pc, #204]	; (800aae4 <_printf_i+0x240>)
 800aa18:	2778      	movs	r7, #120	; 0x78
 800aa1a:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 800aa1e:	6823      	ldr	r3, [r4, #0]
 800aa20:	6829      	ldr	r1, [r5, #0]
 800aa22:	061f      	lsls	r7, r3, #24
 800aa24:	f851 6b04 	ldr.w	r6, [r1], #4
 800aa28:	d402      	bmi.n	800aa30 <_printf_i+0x18c>
 800aa2a:	065f      	lsls	r7, r3, #25
 800aa2c:	bf48      	it	mi
 800aa2e:	b2b6      	uxthmi	r6, r6
 800aa30:	07df      	lsls	r7, r3, #31
 800aa32:	bf48      	it	mi
 800aa34:	f043 0320 	orrmi.w	r3, r3, #32
 800aa38:	6029      	str	r1, [r5, #0]
 800aa3a:	bf48      	it	mi
 800aa3c:	6023      	strmi	r3, [r4, #0]
 800aa3e:	b91e      	cbnz	r6, 800aa48 <_printf_i+0x1a4>
 800aa40:	6823      	ldr	r3, [r4, #0]
 800aa42:	f023 0320 	bic.w	r3, r3, #32
 800aa46:	6023      	str	r3, [r4, #0]
 800aa48:	2310      	movs	r3, #16
 800aa4a:	e7a7      	b.n	800a99c <_printf_i+0xf8>
 800aa4c:	4824      	ldr	r0, [pc, #144]	; (800aae0 <_printf_i+0x23c>)
 800aa4e:	e7e4      	b.n	800aa1a <_printf_i+0x176>
 800aa50:	4615      	mov	r5, r2
 800aa52:	e7bd      	b.n	800a9d0 <_printf_i+0x12c>
 800aa54:	682b      	ldr	r3, [r5, #0]
 800aa56:	6826      	ldr	r6, [r4, #0]
 800aa58:	6961      	ldr	r1, [r4, #20]
 800aa5a:	1d18      	adds	r0, r3, #4
 800aa5c:	6028      	str	r0, [r5, #0]
 800aa5e:	0635      	lsls	r5, r6, #24
 800aa60:	681b      	ldr	r3, [r3, #0]
 800aa62:	d501      	bpl.n	800aa68 <_printf_i+0x1c4>
 800aa64:	6019      	str	r1, [r3, #0]
 800aa66:	e002      	b.n	800aa6e <_printf_i+0x1ca>
 800aa68:	0670      	lsls	r0, r6, #25
 800aa6a:	d5fb      	bpl.n	800aa64 <_printf_i+0x1c0>
 800aa6c:	8019      	strh	r1, [r3, #0]
 800aa6e:	2300      	movs	r3, #0
 800aa70:	6123      	str	r3, [r4, #16]
 800aa72:	4615      	mov	r5, r2
 800aa74:	e7bc      	b.n	800a9f0 <_printf_i+0x14c>
 800aa76:	682b      	ldr	r3, [r5, #0]
 800aa78:	1d1a      	adds	r2, r3, #4
 800aa7a:	602a      	str	r2, [r5, #0]
 800aa7c:	681d      	ldr	r5, [r3, #0]
 800aa7e:	6862      	ldr	r2, [r4, #4]
 800aa80:	2100      	movs	r1, #0
 800aa82:	4628      	mov	r0, r5
 800aa84:	f7f5 fbbc 	bl	8000200 <memchr>
 800aa88:	b108      	cbz	r0, 800aa8e <_printf_i+0x1ea>
 800aa8a:	1b40      	subs	r0, r0, r5
 800aa8c:	6060      	str	r0, [r4, #4]
 800aa8e:	6863      	ldr	r3, [r4, #4]
 800aa90:	6123      	str	r3, [r4, #16]
 800aa92:	2300      	movs	r3, #0
 800aa94:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800aa98:	e7aa      	b.n	800a9f0 <_printf_i+0x14c>
 800aa9a:	6923      	ldr	r3, [r4, #16]
 800aa9c:	462a      	mov	r2, r5
 800aa9e:	4649      	mov	r1, r9
 800aaa0:	4640      	mov	r0, r8
 800aaa2:	47d0      	blx	sl
 800aaa4:	3001      	adds	r0, #1
 800aaa6:	d0ad      	beq.n	800aa04 <_printf_i+0x160>
 800aaa8:	6823      	ldr	r3, [r4, #0]
 800aaaa:	079b      	lsls	r3, r3, #30
 800aaac:	d413      	bmi.n	800aad6 <_printf_i+0x232>
 800aaae:	68e0      	ldr	r0, [r4, #12]
 800aab0:	9b03      	ldr	r3, [sp, #12]
 800aab2:	4298      	cmp	r0, r3
 800aab4:	bfb8      	it	lt
 800aab6:	4618      	movlt	r0, r3
 800aab8:	e7a6      	b.n	800aa08 <_printf_i+0x164>
 800aaba:	2301      	movs	r3, #1
 800aabc:	4632      	mov	r2, r6
 800aabe:	4649      	mov	r1, r9
 800aac0:	4640      	mov	r0, r8
 800aac2:	47d0      	blx	sl
 800aac4:	3001      	adds	r0, #1
 800aac6:	d09d      	beq.n	800aa04 <_printf_i+0x160>
 800aac8:	3501      	adds	r5, #1
 800aaca:	68e3      	ldr	r3, [r4, #12]
 800aacc:	9903      	ldr	r1, [sp, #12]
 800aace:	1a5b      	subs	r3, r3, r1
 800aad0:	42ab      	cmp	r3, r5
 800aad2:	dcf2      	bgt.n	800aaba <_printf_i+0x216>
 800aad4:	e7eb      	b.n	800aaae <_printf_i+0x20a>
 800aad6:	2500      	movs	r5, #0
 800aad8:	f104 0619 	add.w	r6, r4, #25
 800aadc:	e7f5      	b.n	800aaca <_printf_i+0x226>
 800aade:	bf00      	nop
 800aae0:	0800b1a5 	.word	0x0800b1a5
 800aae4:	0800b1b6 	.word	0x0800b1b6

0800aae8 <__sflush_r>:
 800aae8:	898a      	ldrh	r2, [r1, #12]
 800aaea:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800aaee:	4605      	mov	r5, r0
 800aaf0:	0710      	lsls	r0, r2, #28
 800aaf2:	460c      	mov	r4, r1
 800aaf4:	d458      	bmi.n	800aba8 <__sflush_r+0xc0>
 800aaf6:	684b      	ldr	r3, [r1, #4]
 800aaf8:	2b00      	cmp	r3, #0
 800aafa:	dc05      	bgt.n	800ab08 <__sflush_r+0x20>
 800aafc:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800aafe:	2b00      	cmp	r3, #0
 800ab00:	dc02      	bgt.n	800ab08 <__sflush_r+0x20>
 800ab02:	2000      	movs	r0, #0
 800ab04:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ab08:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800ab0a:	2e00      	cmp	r6, #0
 800ab0c:	d0f9      	beq.n	800ab02 <__sflush_r+0x1a>
 800ab0e:	2300      	movs	r3, #0
 800ab10:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800ab14:	682f      	ldr	r7, [r5, #0]
 800ab16:	6a21      	ldr	r1, [r4, #32]
 800ab18:	602b      	str	r3, [r5, #0]
 800ab1a:	d032      	beq.n	800ab82 <__sflush_r+0x9a>
 800ab1c:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800ab1e:	89a3      	ldrh	r3, [r4, #12]
 800ab20:	075a      	lsls	r2, r3, #29
 800ab22:	d505      	bpl.n	800ab30 <__sflush_r+0x48>
 800ab24:	6863      	ldr	r3, [r4, #4]
 800ab26:	1ac0      	subs	r0, r0, r3
 800ab28:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800ab2a:	b10b      	cbz	r3, 800ab30 <__sflush_r+0x48>
 800ab2c:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800ab2e:	1ac0      	subs	r0, r0, r3
 800ab30:	2300      	movs	r3, #0
 800ab32:	4602      	mov	r2, r0
 800ab34:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800ab36:	6a21      	ldr	r1, [r4, #32]
 800ab38:	4628      	mov	r0, r5
 800ab3a:	47b0      	blx	r6
 800ab3c:	1c43      	adds	r3, r0, #1
 800ab3e:	89a3      	ldrh	r3, [r4, #12]
 800ab40:	d106      	bne.n	800ab50 <__sflush_r+0x68>
 800ab42:	6829      	ldr	r1, [r5, #0]
 800ab44:	291d      	cmp	r1, #29
 800ab46:	d82b      	bhi.n	800aba0 <__sflush_r+0xb8>
 800ab48:	4a29      	ldr	r2, [pc, #164]	; (800abf0 <__sflush_r+0x108>)
 800ab4a:	410a      	asrs	r2, r1
 800ab4c:	07d6      	lsls	r6, r2, #31
 800ab4e:	d427      	bmi.n	800aba0 <__sflush_r+0xb8>
 800ab50:	2200      	movs	r2, #0
 800ab52:	6062      	str	r2, [r4, #4]
 800ab54:	04d9      	lsls	r1, r3, #19
 800ab56:	6922      	ldr	r2, [r4, #16]
 800ab58:	6022      	str	r2, [r4, #0]
 800ab5a:	d504      	bpl.n	800ab66 <__sflush_r+0x7e>
 800ab5c:	1c42      	adds	r2, r0, #1
 800ab5e:	d101      	bne.n	800ab64 <__sflush_r+0x7c>
 800ab60:	682b      	ldr	r3, [r5, #0]
 800ab62:	b903      	cbnz	r3, 800ab66 <__sflush_r+0x7e>
 800ab64:	6560      	str	r0, [r4, #84]	; 0x54
 800ab66:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800ab68:	602f      	str	r7, [r5, #0]
 800ab6a:	2900      	cmp	r1, #0
 800ab6c:	d0c9      	beq.n	800ab02 <__sflush_r+0x1a>
 800ab6e:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800ab72:	4299      	cmp	r1, r3
 800ab74:	d002      	beq.n	800ab7c <__sflush_r+0x94>
 800ab76:	4628      	mov	r0, r5
 800ab78:	f7ff fa92 	bl	800a0a0 <_free_r>
 800ab7c:	2000      	movs	r0, #0
 800ab7e:	6360      	str	r0, [r4, #52]	; 0x34
 800ab80:	e7c0      	b.n	800ab04 <__sflush_r+0x1c>
 800ab82:	2301      	movs	r3, #1
 800ab84:	4628      	mov	r0, r5
 800ab86:	47b0      	blx	r6
 800ab88:	1c41      	adds	r1, r0, #1
 800ab8a:	d1c8      	bne.n	800ab1e <__sflush_r+0x36>
 800ab8c:	682b      	ldr	r3, [r5, #0]
 800ab8e:	2b00      	cmp	r3, #0
 800ab90:	d0c5      	beq.n	800ab1e <__sflush_r+0x36>
 800ab92:	2b1d      	cmp	r3, #29
 800ab94:	d001      	beq.n	800ab9a <__sflush_r+0xb2>
 800ab96:	2b16      	cmp	r3, #22
 800ab98:	d101      	bne.n	800ab9e <__sflush_r+0xb6>
 800ab9a:	602f      	str	r7, [r5, #0]
 800ab9c:	e7b1      	b.n	800ab02 <__sflush_r+0x1a>
 800ab9e:	89a3      	ldrh	r3, [r4, #12]
 800aba0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800aba4:	81a3      	strh	r3, [r4, #12]
 800aba6:	e7ad      	b.n	800ab04 <__sflush_r+0x1c>
 800aba8:	690f      	ldr	r7, [r1, #16]
 800abaa:	2f00      	cmp	r7, #0
 800abac:	d0a9      	beq.n	800ab02 <__sflush_r+0x1a>
 800abae:	0793      	lsls	r3, r2, #30
 800abb0:	680e      	ldr	r6, [r1, #0]
 800abb2:	bf08      	it	eq
 800abb4:	694b      	ldreq	r3, [r1, #20]
 800abb6:	600f      	str	r7, [r1, #0]
 800abb8:	bf18      	it	ne
 800abba:	2300      	movne	r3, #0
 800abbc:	eba6 0807 	sub.w	r8, r6, r7
 800abc0:	608b      	str	r3, [r1, #8]
 800abc2:	f1b8 0f00 	cmp.w	r8, #0
 800abc6:	dd9c      	ble.n	800ab02 <__sflush_r+0x1a>
 800abc8:	6a21      	ldr	r1, [r4, #32]
 800abca:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800abcc:	4643      	mov	r3, r8
 800abce:	463a      	mov	r2, r7
 800abd0:	4628      	mov	r0, r5
 800abd2:	47b0      	blx	r6
 800abd4:	2800      	cmp	r0, #0
 800abd6:	dc06      	bgt.n	800abe6 <__sflush_r+0xfe>
 800abd8:	89a3      	ldrh	r3, [r4, #12]
 800abda:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800abde:	81a3      	strh	r3, [r4, #12]
 800abe0:	f04f 30ff 	mov.w	r0, #4294967295
 800abe4:	e78e      	b.n	800ab04 <__sflush_r+0x1c>
 800abe6:	4407      	add	r7, r0
 800abe8:	eba8 0800 	sub.w	r8, r8, r0
 800abec:	e7e9      	b.n	800abc2 <__sflush_r+0xda>
 800abee:	bf00      	nop
 800abf0:	dfbffffe 	.word	0xdfbffffe

0800abf4 <_fflush_r>:
 800abf4:	b538      	push	{r3, r4, r5, lr}
 800abf6:	690b      	ldr	r3, [r1, #16]
 800abf8:	4605      	mov	r5, r0
 800abfa:	460c      	mov	r4, r1
 800abfc:	b913      	cbnz	r3, 800ac04 <_fflush_r+0x10>
 800abfe:	2500      	movs	r5, #0
 800ac00:	4628      	mov	r0, r5
 800ac02:	bd38      	pop	{r3, r4, r5, pc}
 800ac04:	b118      	cbz	r0, 800ac0e <_fflush_r+0x1a>
 800ac06:	6a03      	ldr	r3, [r0, #32]
 800ac08:	b90b      	cbnz	r3, 800ac0e <_fflush_r+0x1a>
 800ac0a:	f7fe fffd 	bl	8009c08 <__sinit>
 800ac0e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ac12:	2b00      	cmp	r3, #0
 800ac14:	d0f3      	beq.n	800abfe <_fflush_r+0xa>
 800ac16:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800ac18:	07d0      	lsls	r0, r2, #31
 800ac1a:	d404      	bmi.n	800ac26 <_fflush_r+0x32>
 800ac1c:	0599      	lsls	r1, r3, #22
 800ac1e:	d402      	bmi.n	800ac26 <_fflush_r+0x32>
 800ac20:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800ac22:	f7ff fa3a 	bl	800a09a <__retarget_lock_acquire_recursive>
 800ac26:	4628      	mov	r0, r5
 800ac28:	4621      	mov	r1, r4
 800ac2a:	f7ff ff5d 	bl	800aae8 <__sflush_r>
 800ac2e:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800ac30:	07da      	lsls	r2, r3, #31
 800ac32:	4605      	mov	r5, r0
 800ac34:	d4e4      	bmi.n	800ac00 <_fflush_r+0xc>
 800ac36:	89a3      	ldrh	r3, [r4, #12]
 800ac38:	059b      	lsls	r3, r3, #22
 800ac3a:	d4e1      	bmi.n	800ac00 <_fflush_r+0xc>
 800ac3c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800ac3e:	f7ff fa2d 	bl	800a09c <__retarget_lock_release_recursive>
 800ac42:	e7dd      	b.n	800ac00 <_fflush_r+0xc>

0800ac44 <__swhatbuf_r>:
 800ac44:	b570      	push	{r4, r5, r6, lr}
 800ac46:	460c      	mov	r4, r1
 800ac48:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ac4c:	2900      	cmp	r1, #0
 800ac4e:	b096      	sub	sp, #88	; 0x58
 800ac50:	4615      	mov	r5, r2
 800ac52:	461e      	mov	r6, r3
 800ac54:	da0d      	bge.n	800ac72 <__swhatbuf_r+0x2e>
 800ac56:	89a3      	ldrh	r3, [r4, #12]
 800ac58:	f013 0f80 	tst.w	r3, #128	; 0x80
 800ac5c:	f04f 0100 	mov.w	r1, #0
 800ac60:	bf0c      	ite	eq
 800ac62:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 800ac66:	2340      	movne	r3, #64	; 0x40
 800ac68:	2000      	movs	r0, #0
 800ac6a:	6031      	str	r1, [r6, #0]
 800ac6c:	602b      	str	r3, [r5, #0]
 800ac6e:	b016      	add	sp, #88	; 0x58
 800ac70:	bd70      	pop	{r4, r5, r6, pc}
 800ac72:	466a      	mov	r2, sp
 800ac74:	f000 f862 	bl	800ad3c <_fstat_r>
 800ac78:	2800      	cmp	r0, #0
 800ac7a:	dbec      	blt.n	800ac56 <__swhatbuf_r+0x12>
 800ac7c:	9901      	ldr	r1, [sp, #4]
 800ac7e:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 800ac82:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 800ac86:	4259      	negs	r1, r3
 800ac88:	4159      	adcs	r1, r3
 800ac8a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800ac8e:	e7eb      	b.n	800ac68 <__swhatbuf_r+0x24>

0800ac90 <__smakebuf_r>:
 800ac90:	898b      	ldrh	r3, [r1, #12]
 800ac92:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800ac94:	079d      	lsls	r5, r3, #30
 800ac96:	4606      	mov	r6, r0
 800ac98:	460c      	mov	r4, r1
 800ac9a:	d507      	bpl.n	800acac <__smakebuf_r+0x1c>
 800ac9c:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800aca0:	6023      	str	r3, [r4, #0]
 800aca2:	6123      	str	r3, [r4, #16]
 800aca4:	2301      	movs	r3, #1
 800aca6:	6163      	str	r3, [r4, #20]
 800aca8:	b002      	add	sp, #8
 800acaa:	bd70      	pop	{r4, r5, r6, pc}
 800acac:	ab01      	add	r3, sp, #4
 800acae:	466a      	mov	r2, sp
 800acb0:	f7ff ffc8 	bl	800ac44 <__swhatbuf_r>
 800acb4:	9900      	ldr	r1, [sp, #0]
 800acb6:	4605      	mov	r5, r0
 800acb8:	4630      	mov	r0, r6
 800acba:	f7ff fa5d 	bl	800a178 <_malloc_r>
 800acbe:	b948      	cbnz	r0, 800acd4 <__smakebuf_r+0x44>
 800acc0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800acc4:	059a      	lsls	r2, r3, #22
 800acc6:	d4ef      	bmi.n	800aca8 <__smakebuf_r+0x18>
 800acc8:	f023 0303 	bic.w	r3, r3, #3
 800accc:	f043 0302 	orr.w	r3, r3, #2
 800acd0:	81a3      	strh	r3, [r4, #12]
 800acd2:	e7e3      	b.n	800ac9c <__smakebuf_r+0xc>
 800acd4:	89a3      	ldrh	r3, [r4, #12]
 800acd6:	6020      	str	r0, [r4, #0]
 800acd8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800acdc:	81a3      	strh	r3, [r4, #12]
 800acde:	9b00      	ldr	r3, [sp, #0]
 800ace0:	6163      	str	r3, [r4, #20]
 800ace2:	9b01      	ldr	r3, [sp, #4]
 800ace4:	6120      	str	r0, [r4, #16]
 800ace6:	b15b      	cbz	r3, 800ad00 <__smakebuf_r+0x70>
 800ace8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800acec:	4630      	mov	r0, r6
 800acee:	f000 f837 	bl	800ad60 <_isatty_r>
 800acf2:	b128      	cbz	r0, 800ad00 <__smakebuf_r+0x70>
 800acf4:	89a3      	ldrh	r3, [r4, #12]
 800acf6:	f023 0303 	bic.w	r3, r3, #3
 800acfa:	f043 0301 	orr.w	r3, r3, #1
 800acfe:	81a3      	strh	r3, [r4, #12]
 800ad00:	89a3      	ldrh	r3, [r4, #12]
 800ad02:	431d      	orrs	r5, r3
 800ad04:	81a5      	strh	r5, [r4, #12]
 800ad06:	e7cf      	b.n	800aca8 <__smakebuf_r+0x18>

0800ad08 <memmove>:
 800ad08:	4288      	cmp	r0, r1
 800ad0a:	b510      	push	{r4, lr}
 800ad0c:	eb01 0402 	add.w	r4, r1, r2
 800ad10:	d902      	bls.n	800ad18 <memmove+0x10>
 800ad12:	4284      	cmp	r4, r0
 800ad14:	4623      	mov	r3, r4
 800ad16:	d807      	bhi.n	800ad28 <memmove+0x20>
 800ad18:	1e43      	subs	r3, r0, #1
 800ad1a:	42a1      	cmp	r1, r4
 800ad1c:	d008      	beq.n	800ad30 <memmove+0x28>
 800ad1e:	f811 2b01 	ldrb.w	r2, [r1], #1
 800ad22:	f803 2f01 	strb.w	r2, [r3, #1]!
 800ad26:	e7f8      	b.n	800ad1a <memmove+0x12>
 800ad28:	4402      	add	r2, r0
 800ad2a:	4601      	mov	r1, r0
 800ad2c:	428a      	cmp	r2, r1
 800ad2e:	d100      	bne.n	800ad32 <memmove+0x2a>
 800ad30:	bd10      	pop	{r4, pc}
 800ad32:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800ad36:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800ad3a:	e7f7      	b.n	800ad2c <memmove+0x24>

0800ad3c <_fstat_r>:
 800ad3c:	b538      	push	{r3, r4, r5, lr}
 800ad3e:	4d07      	ldr	r5, [pc, #28]	; (800ad5c <_fstat_r+0x20>)
 800ad40:	2300      	movs	r3, #0
 800ad42:	4604      	mov	r4, r0
 800ad44:	4608      	mov	r0, r1
 800ad46:	4611      	mov	r1, r2
 800ad48:	602b      	str	r3, [r5, #0]
 800ad4a:	f7f7 fd1e 	bl	800278a <_fstat>
 800ad4e:	1c43      	adds	r3, r0, #1
 800ad50:	d102      	bne.n	800ad58 <_fstat_r+0x1c>
 800ad52:	682b      	ldr	r3, [r5, #0]
 800ad54:	b103      	cbz	r3, 800ad58 <_fstat_r+0x1c>
 800ad56:	6023      	str	r3, [r4, #0]
 800ad58:	bd38      	pop	{r3, r4, r5, pc}
 800ad5a:	bf00      	nop
 800ad5c:	20000cc4 	.word	0x20000cc4

0800ad60 <_isatty_r>:
 800ad60:	b538      	push	{r3, r4, r5, lr}
 800ad62:	4d06      	ldr	r5, [pc, #24]	; (800ad7c <_isatty_r+0x1c>)
 800ad64:	2300      	movs	r3, #0
 800ad66:	4604      	mov	r4, r0
 800ad68:	4608      	mov	r0, r1
 800ad6a:	602b      	str	r3, [r5, #0]
 800ad6c:	f7f7 fd1d 	bl	80027aa <_isatty>
 800ad70:	1c43      	adds	r3, r0, #1
 800ad72:	d102      	bne.n	800ad7a <_isatty_r+0x1a>
 800ad74:	682b      	ldr	r3, [r5, #0]
 800ad76:	b103      	cbz	r3, 800ad7a <_isatty_r+0x1a>
 800ad78:	6023      	str	r3, [r4, #0]
 800ad7a:	bd38      	pop	{r3, r4, r5, pc}
 800ad7c:	20000cc4 	.word	0x20000cc4

0800ad80 <_sbrk_r>:
 800ad80:	b538      	push	{r3, r4, r5, lr}
 800ad82:	4d06      	ldr	r5, [pc, #24]	; (800ad9c <_sbrk_r+0x1c>)
 800ad84:	2300      	movs	r3, #0
 800ad86:	4604      	mov	r4, r0
 800ad88:	4608      	mov	r0, r1
 800ad8a:	602b      	str	r3, [r5, #0]
 800ad8c:	f7f7 fd26 	bl	80027dc <_sbrk>
 800ad90:	1c43      	adds	r3, r0, #1
 800ad92:	d102      	bne.n	800ad9a <_sbrk_r+0x1a>
 800ad94:	682b      	ldr	r3, [r5, #0]
 800ad96:	b103      	cbz	r3, 800ad9a <_sbrk_r+0x1a>
 800ad98:	6023      	str	r3, [r4, #0]
 800ad9a:	bd38      	pop	{r3, r4, r5, pc}
 800ad9c:	20000cc4 	.word	0x20000cc4

0800ada0 <memcpy>:
 800ada0:	440a      	add	r2, r1
 800ada2:	4291      	cmp	r1, r2
 800ada4:	f100 33ff 	add.w	r3, r0, #4294967295
 800ada8:	d100      	bne.n	800adac <memcpy+0xc>
 800adaa:	4770      	bx	lr
 800adac:	b510      	push	{r4, lr}
 800adae:	f811 4b01 	ldrb.w	r4, [r1], #1
 800adb2:	f803 4f01 	strb.w	r4, [r3, #1]!
 800adb6:	4291      	cmp	r1, r2
 800adb8:	d1f9      	bne.n	800adae <memcpy+0xe>
 800adba:	bd10      	pop	{r4, pc}

0800adbc <_realloc_r>:
 800adbc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800adc0:	4680      	mov	r8, r0
 800adc2:	4614      	mov	r4, r2
 800adc4:	460e      	mov	r6, r1
 800adc6:	b921      	cbnz	r1, 800add2 <_realloc_r+0x16>
 800adc8:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800adcc:	4611      	mov	r1, r2
 800adce:	f7ff b9d3 	b.w	800a178 <_malloc_r>
 800add2:	b92a      	cbnz	r2, 800ade0 <_realloc_r+0x24>
 800add4:	f7ff f964 	bl	800a0a0 <_free_r>
 800add8:	4625      	mov	r5, r4
 800adda:	4628      	mov	r0, r5
 800addc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ade0:	f000 f81b 	bl	800ae1a <_malloc_usable_size_r>
 800ade4:	4284      	cmp	r4, r0
 800ade6:	4607      	mov	r7, r0
 800ade8:	d802      	bhi.n	800adf0 <_realloc_r+0x34>
 800adea:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800adee:	d812      	bhi.n	800ae16 <_realloc_r+0x5a>
 800adf0:	4621      	mov	r1, r4
 800adf2:	4640      	mov	r0, r8
 800adf4:	f7ff f9c0 	bl	800a178 <_malloc_r>
 800adf8:	4605      	mov	r5, r0
 800adfa:	2800      	cmp	r0, #0
 800adfc:	d0ed      	beq.n	800adda <_realloc_r+0x1e>
 800adfe:	42bc      	cmp	r4, r7
 800ae00:	4622      	mov	r2, r4
 800ae02:	4631      	mov	r1, r6
 800ae04:	bf28      	it	cs
 800ae06:	463a      	movcs	r2, r7
 800ae08:	f7ff ffca 	bl	800ada0 <memcpy>
 800ae0c:	4631      	mov	r1, r6
 800ae0e:	4640      	mov	r0, r8
 800ae10:	f7ff f946 	bl	800a0a0 <_free_r>
 800ae14:	e7e1      	b.n	800adda <_realloc_r+0x1e>
 800ae16:	4635      	mov	r5, r6
 800ae18:	e7df      	b.n	800adda <_realloc_r+0x1e>

0800ae1a <_malloc_usable_size_r>:
 800ae1a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800ae1e:	1f18      	subs	r0, r3, #4
 800ae20:	2b00      	cmp	r3, #0
 800ae22:	bfbc      	itt	lt
 800ae24:	580b      	ldrlt	r3, [r1, r0]
 800ae26:	18c0      	addlt	r0, r0, r3
 800ae28:	4770      	bx	lr
	...

0800ae2c <_init>:
 800ae2c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ae2e:	bf00      	nop
 800ae30:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ae32:	bc08      	pop	{r3}
 800ae34:	469e      	mov	lr, r3
 800ae36:	4770      	bx	lr

0800ae38 <_fini>:
 800ae38:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ae3a:	bf00      	nop
 800ae3c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ae3e:	bc08      	pop	{r3}
 800ae40:	469e      	mov	lr, r3
 800ae42:	4770      	bx	lr
