{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1670528351134 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition " "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1670528351134 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec  8 22:39:11 2022 " "Processing started: Thu Dec  8 22:39:11 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1670528351134 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670528351134 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off HW1_2304764 -c HW1_2304764 " "Command: quartus_map --read_settings_files=on --write_settings_files=off HW1_2304764 -c HW1_2304764" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670528351134 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1670528351573 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1670528351573 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_mux_8x1.v 1 1 " "Found 1 design units, including 1 entities, in source file data_mux_8x1.v" { { "Info" "ISGN_ENTITY_NAME" "1 data_Mux_8x1 " "Found entity 1: data_Mux_8x1" {  } { { "data_Mux_8x1.v" "" { Text "C:/Users/Barsg/OneDrive/Belgeler/HW1_2304764/data_Mux_8x1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670528360053 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670528360053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.v" "" { Text "C:/Users/Barsg/OneDrive/Belgeler/HW1_2304764/ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670528360056 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670528360056 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registers.v 1 1 " "Found 1 design units, including 1 entities, in source file registers.v" { { "Info" "ISGN_ENTITY_NAME" "1 registers " "Found entity 1: registers" {  } { { "registers.v" "" { Text "C:/Users/Barsg/OneDrive/Belgeler/HW1_2304764/registers.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670528360058 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670528360058 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory.v 1 1 " "Found 1 design units, including 1 entities, in source file memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 memory " "Found entity 1: memory" {  } { { "memory.v" "" { Text "C:/Users/Barsg/OneDrive/Belgeler/HW1_2304764/memory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670528360060 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670528360060 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "basiccomputerdatapath.bdf 1 1 " "Found 1 design units, including 1 entities, in source file basiccomputerdatapath.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 basiccomputerdatapath " "Found entity 1: basiccomputerdatapath" {  } { { "basiccomputerdatapath.bdf" "" { Schematic "C:/Users/Barsg/OneDrive/Belgeler/HW1_2304764/basiccomputerdatapath.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670528360062 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670528360062 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "basiccomputercontroller.v 1 1 " "Found 1 design units, including 1 entities, in source file basiccomputercontroller.v" { { "Info" "ISGN_ENTITY_NAME" "1 basiccomputercontroller " "Found entity 1: basiccomputercontroller" {  } { { "basiccomputercontroller.v" "" { Text "C:/Users/Barsg/OneDrive/Belgeler/HW1_2304764/basiccomputercontroller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670528360064 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670528360064 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "SYNTHESIZED_WIRE_0 basiccomputercontroller.v(63) " "Verilog HDL Implicit Net warning at basiccomputercontroller.v(63): created implicit net for \"SYNTHESIZED_WIRE_0\"" {  } { { "basiccomputercontroller.v" "" { Text "C:/Users/Barsg/OneDrive/Belgeler/HW1_2304764/basiccomputercontroller.v" 63 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670528360064 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "SYNTHESIZED_WIRE_20 basiccomputercontroller.v(64) " "Verilog HDL Implicit Net warning at basiccomputercontroller.v(64): created implicit net for \"SYNTHESIZED_WIRE_20\"" {  } { { "basiccomputercontroller.v" "" { Text "C:/Users/Barsg/OneDrive/Belgeler/HW1_2304764/basiccomputercontroller.v" 64 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670528360064 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "SYNTHESIZED_WIRE_19 basiccomputercontroller.v(72) " "Verilog HDL Implicit Net warning at basiccomputercontroller.v(72): created implicit net for \"SYNTHESIZED_WIRE_19\"" {  } { { "basiccomputercontroller.v" "" { Text "C:/Users/Barsg/OneDrive/Belgeler/HW1_2304764/basiccomputercontroller.v" 72 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670528360064 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "SYNTHESIZED_WIRE_21 basiccomputercontroller.v(81) " "Verilog HDL Implicit Net warning at basiccomputercontroller.v(81): created implicit net for \"SYNTHESIZED_WIRE_21\"" {  } { { "basiccomputercontroller.v" "" { Text "C:/Users/Barsg/OneDrive/Belgeler/HW1_2304764/basiccomputercontroller.v" 81 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670528360064 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "SYNTHESIZED_WIRE_7 basiccomputercontroller.v(82) " "Verilog HDL Implicit Net warning at basiccomputercontroller.v(82): created implicit net for \"SYNTHESIZED_WIRE_7\"" {  } { { "basiccomputercontroller.v" "" { Text "C:/Users/Barsg/OneDrive/Belgeler/HW1_2304764/basiccomputercontroller.v" 82 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670528360064 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "SYNTHESIZED_WIRE_11 basiccomputercontroller.v(90) " "Verilog HDL Implicit Net warning at basiccomputercontroller.v(90): created implicit net for \"SYNTHESIZED_WIRE_11\"" {  } { { "basiccomputercontroller.v" "" { Text "C:/Users/Barsg/OneDrive/Belgeler/HW1_2304764/basiccomputercontroller.v" 90 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670528360064 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "SYNTHESIZED_WIRE_12 basiccomputercontroller.v(91) " "Verilog HDL Implicit Net warning at basiccomputercontroller.v(91): created implicit net for \"SYNTHESIZED_WIRE_12\"" {  } { { "basiccomputercontroller.v" "" { Text "C:/Users/Barsg/OneDrive/Belgeler/HW1_2304764/basiccomputercontroller.v" 91 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670528360064 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "SYNTHESIZED_WIRE_10 basiccomputercontroller.v(99) " "Verilog HDL Implicit Net warning at basiccomputercontroller.v(99): created implicit net for \"SYNTHESIZED_WIRE_10\"" {  } { { "basiccomputercontroller.v" "" { Text "C:/Users/Barsg/OneDrive/Belgeler/HW1_2304764/basiccomputercontroller.v" 99 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670528360064 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "SYNTHESIZED_WIRE_3 basiccomputercontroller.v(118) " "Verilog HDL Implicit Net warning at basiccomputercontroller.v(118): created implicit net for \"SYNTHESIZED_WIRE_3\"" {  } { { "basiccomputercontroller.v" "" { Text "C:/Users/Barsg/OneDrive/Belgeler/HW1_2304764/basiccomputercontroller.v" 118 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670528360064 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "memory_we basiccomputercontroller.v(4) " "Verilog HDL error at basiccomputercontroller.v(4): object \"memory_we\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "basiccomputercontroller.v" "" { Text "C:/Users/Barsg/OneDrive/Belgeler/HW1_2304764/basiccomputercontroller.v" 4 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1670528360065 ""}
{ "Error" "EVRFX_VERI_UNDEF_TOP_PORT" "memory_we1 basiccomputercontroller.v(52) " "Verilog HDL Module Declaration error at basiccomputercontroller.v(52): top module port \"memory_we1\" is not found in the port list" {  } { { "basiccomputercontroller.v" "" { Text "C:/Users/Barsg/OneDrive/Belgeler/HW1_2304764/basiccomputercontroller.v" 52 0 0 } }  } 0 10206 "Verilog HDL Module Declaration error at %2!s!: top module port \"%1!s!\" is not found in the port list" 0 0 "Analysis & Synthesis" 0 -1 1670528360065 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "memory_we basiccomputercontroller.v(131) " "Verilog HDL error at basiccomputercontroller.v(131): object \"memory_we\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "basiccomputercontroller.v" "" { Text "C:/Users/Barsg/OneDrive/Belgeler/HW1_2304764/basiccomputercontroller.v" 131 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1670528360065 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "write_en_AC basiccomputercontroller.v(132) " "Verilog HDL Procedural Assignment error at basiccomputercontroller.v(132): object \"write_en_AC\" on left-hand side of assignment must have a variable data type" {  } { { "basiccomputercontroller.v" "" { Text "C:/Users/Barsg/OneDrive/Belgeler/HW1_2304764/basiccomputercontroller.v" 132 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1670528360065 ""}
{ "Error" "EVRFX_VERI_ASSIGNMENT_TO_INPUT" "write_en_AC basiccomputercontroller.v(132) " "Verilog HDL error at basiccomputercontroller.v(132): value cannot be assigned to input \"write_en_AC\"" {  } { { "basiccomputercontroller.v" "" { Text "C:/Users/Barsg/OneDrive/Belgeler/HW1_2304764/basiccomputercontroller.v" 132 0 0 } }  } 0 10231 "Verilog HDL error at %2!s!: value cannot be assigned to input \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670528360065 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "increment_AC basiccomputercontroller.v(133) " "Verilog HDL Procedural Assignment error at basiccomputercontroller.v(133): object \"increment_AC\" on left-hand side of assignment must have a variable data type" {  } { { "basiccomputercontroller.v" "" { Text "C:/Users/Barsg/OneDrive/Belgeler/HW1_2304764/basiccomputercontroller.v" 133 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1670528360065 ""}
{ "Error" "EVRFX_VERI_ASSIGNMENT_TO_INPUT" "increment_AC basiccomputercontroller.v(133) " "Verilog HDL error at basiccomputercontroller.v(133): value cannot be assigned to input \"increment_AC\"" {  } { { "basiccomputercontroller.v" "" { Text "C:/Users/Barsg/OneDrive/Belgeler/HW1_2304764/basiccomputercontroller.v" 133 0 0 } }  } 0 10231 "Verilog HDL error at %2!s!: value cannot be assigned to input \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670528360065 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "write_en_AR basiccomputercontroller.v(134) " "Verilog HDL Procedural Assignment error at basiccomputercontroller.v(134): object \"write_en_AR\" on left-hand side of assignment must have a variable data type" {  } { { "basiccomputercontroller.v" "" { Text "C:/Users/Barsg/OneDrive/Belgeler/HW1_2304764/basiccomputercontroller.v" 134 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1670528360065 ""}
{ "Error" "EVRFX_VERI_ASSIGNMENT_TO_INPUT" "write_en_AR basiccomputercontroller.v(134) " "Verilog HDL error at basiccomputercontroller.v(134): value cannot be assigned to input \"write_en_AR\"" {  } { { "basiccomputercontroller.v" "" { Text "C:/Users/Barsg/OneDrive/Belgeler/HW1_2304764/basiccomputercontroller.v" 134 0 0 } }  } 0 10231 "Verilog HDL error at %2!s!: value cannot be assigned to input \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670528360065 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "increment_AR basiccomputercontroller.v(135) " "Verilog HDL Procedural Assignment error at basiccomputercontroller.v(135): object \"increment_AR\" on left-hand side of assignment must have a variable data type" {  } { { "basiccomputercontroller.v" "" { Text "C:/Users/Barsg/OneDrive/Belgeler/HW1_2304764/basiccomputercontroller.v" 135 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1670528360065 ""}
{ "Error" "EVRFX_VERI_ASSIGNMENT_TO_INPUT" "increment_AR basiccomputercontroller.v(135) " "Verilog HDL error at basiccomputercontroller.v(135): value cannot be assigned to input \"increment_AR\"" {  } { { "basiccomputercontroller.v" "" { Text "C:/Users/Barsg/OneDrive/Belgeler/HW1_2304764/basiccomputercontroller.v" 135 0 0 } }  } 0 10231 "Verilog HDL error at %2!s!: value cannot be assigned to input \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670528360065 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "write_en_DR basiccomputercontroller.v(136) " "Verilog HDL Procedural Assignment error at basiccomputercontroller.v(136): object \"write_en_DR\" on left-hand side of assignment must have a variable data type" {  } { { "basiccomputercontroller.v" "" { Text "C:/Users/Barsg/OneDrive/Belgeler/HW1_2304764/basiccomputercontroller.v" 136 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1670528360065 ""}
{ "Error" "EVRFX_VERI_ASSIGNMENT_TO_INPUT" "write_en_DR basiccomputercontroller.v(136) " "Verilog HDL error at basiccomputercontroller.v(136): value cannot be assigned to input \"write_en_DR\"" {  } { { "basiccomputercontroller.v" "" { Text "C:/Users/Barsg/OneDrive/Belgeler/HW1_2304764/basiccomputercontroller.v" 136 0 0 } }  } 0 10231 "Verilog HDL error at %2!s!: value cannot be assigned to input \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670528360065 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "increment_DR basiccomputercontroller.v(137) " "Verilog HDL Procedural Assignment error at basiccomputercontroller.v(137): object \"increment_DR\" on left-hand side of assignment must have a variable data type" {  } { { "basiccomputercontroller.v" "" { Text "C:/Users/Barsg/OneDrive/Belgeler/HW1_2304764/basiccomputercontroller.v" 137 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1670528360065 ""}
{ "Error" "EVRFX_VERI_ASSIGNMENT_TO_INPUT" "increment_DR basiccomputercontroller.v(137) " "Verilog HDL error at basiccomputercontroller.v(137): value cannot be assigned to input \"increment_DR\"" {  } { { "basiccomputercontroller.v" "" { Text "C:/Users/Barsg/OneDrive/Belgeler/HW1_2304764/basiccomputercontroller.v" 137 0 0 } }  } 0 10231 "Verilog HDL error at %2!s!: value cannot be assigned to input \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670528360065 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "write_en_IR basiccomputercontroller.v(138) " "Verilog HDL Procedural Assignment error at basiccomputercontroller.v(138): object \"write_en_IR\" on left-hand side of assignment must have a variable data type" {  } { { "basiccomputercontroller.v" "" { Text "C:/Users/Barsg/OneDrive/Belgeler/HW1_2304764/basiccomputercontroller.v" 138 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1670528360065 ""}
{ "Error" "EVRFX_VERI_ASSIGNMENT_TO_INPUT" "write_en_IR basiccomputercontroller.v(138) " "Verilog HDL error at basiccomputercontroller.v(138): value cannot be assigned to input \"write_en_IR\"" {  } { { "basiccomputercontroller.v" "" { Text "C:/Users/Barsg/OneDrive/Belgeler/HW1_2304764/basiccomputercontroller.v" 138 0 0 } }  } 0 10231 "Verilog HDL error at %2!s!: value cannot be assigned to input \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670528360065 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "increment_IR basiccomputercontroller.v(139) " "Verilog HDL Procedural Assignment error at basiccomputercontroller.v(139): object \"increment_IR\" on left-hand side of assignment must have a variable data type" {  } { { "basiccomputercontroller.v" "" { Text "C:/Users/Barsg/OneDrive/Belgeler/HW1_2304764/basiccomputercontroller.v" 139 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1670528360065 ""}
{ "Error" "EVRFX_VERI_ASSIGNMENT_TO_INPUT" "increment_IR basiccomputercontroller.v(139) " "Verilog HDL error at basiccomputercontroller.v(139): value cannot be assigned to input \"increment_IR\"" {  } { { "basiccomputercontroller.v" "" { Text "C:/Users/Barsg/OneDrive/Belgeler/HW1_2304764/basiccomputercontroller.v" 139 0 0 } }  } 0 10231 "Verilog HDL error at %2!s!: value cannot be assigned to input \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670528360065 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "write_en_PC basiccomputercontroller.v(140) " "Verilog HDL Procedural Assignment error at basiccomputercontroller.v(140): object \"write_en_PC\" on left-hand side of assignment must have a variable data type" {  } { { "basiccomputercontroller.v" "" { Text "C:/Users/Barsg/OneDrive/Belgeler/HW1_2304764/basiccomputercontroller.v" 140 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1670528360066 ""}
{ "Error" "EVRFX_VERI_ASSIGNMENT_TO_INPUT" "write_en_PC basiccomputercontroller.v(140) " "Verilog HDL error at basiccomputercontroller.v(140): value cannot be assigned to input \"write_en_PC\"" {  } { { "basiccomputercontroller.v" "" { Text "C:/Users/Barsg/OneDrive/Belgeler/HW1_2304764/basiccomputercontroller.v" 140 0 0 } }  } 0 10231 "Verilog HDL error at %2!s!: value cannot be assigned to input \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670528360066 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "increment_PC basiccomputercontroller.v(141) " "Verilog HDL Procedural Assignment error at basiccomputercontroller.v(141): object \"increment_PC\" on left-hand side of assignment must have a variable data type" {  } { { "basiccomputercontroller.v" "" { Text "C:/Users/Barsg/OneDrive/Belgeler/HW1_2304764/basiccomputercontroller.v" 141 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1670528360066 ""}
{ "Error" "EVRFX_VERI_ASSIGNMENT_TO_INPUT" "increment_PC basiccomputercontroller.v(141) " "Verilog HDL error at basiccomputercontroller.v(141): value cannot be assigned to input \"increment_PC\"" {  } { { "basiccomputercontroller.v" "" { Text "C:/Users/Barsg/OneDrive/Belgeler/HW1_2304764/basiccomputercontroller.v" 141 0 0 } }  } 0 10231 "Verilog HDL error at %2!s!: value cannot be assigned to input \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670528360066 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "write_en_TR basiccomputercontroller.v(142) " "Verilog HDL Procedural Assignment error at basiccomputercontroller.v(142): object \"write_en_TR\" on left-hand side of assignment must have a variable data type" {  } { { "basiccomputercontroller.v" "" { Text "C:/Users/Barsg/OneDrive/Belgeler/HW1_2304764/basiccomputercontroller.v" 142 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1670528360066 ""}
{ "Error" "EVRFX_VERI_ASSIGNMENT_TO_INPUT" "write_en_TR basiccomputercontroller.v(142) " "Verilog HDL error at basiccomputercontroller.v(142): value cannot be assigned to input \"write_en_TR\"" {  } { { "basiccomputercontroller.v" "" { Text "C:/Users/Barsg/OneDrive/Belgeler/HW1_2304764/basiccomputercontroller.v" 142 0 0 } }  } 0 10231 "Verilog HDL error at %2!s!: value cannot be assigned to input \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670528360066 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "increment_TR basiccomputercontroller.v(143) " "Verilog HDL Procedural Assignment error at basiccomputercontroller.v(143): object \"increment_TR\" on left-hand side of assignment must have a variable data type" {  } { { "basiccomputercontroller.v" "" { Text "C:/Users/Barsg/OneDrive/Belgeler/HW1_2304764/basiccomputercontroller.v" 143 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1670528360066 ""}
{ "Error" "EVRFX_VERI_ASSIGNMENT_TO_INPUT" "increment_TR basiccomputercontroller.v(143) " "Verilog HDL error at basiccomputercontroller.v(143): value cannot be assigned to input \"increment_TR\"" {  } { { "basiccomputercontroller.v" "" { Text "C:/Users/Barsg/OneDrive/Belgeler/HW1_2304764/basiccomputercontroller.v" 143 0 0 } }  } 0 10231 "Verilog HDL error at %2!s!: value cannot be assigned to input \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670528360066 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "slect basiccomputercontroller.v(144) " "Verilog HDL Procedural Assignment error at basiccomputercontroller.v(144): object \"slect\" on left-hand side of assignment must have a variable data type" {  } { { "basiccomputercontroller.v" "" { Text "C:/Users/Barsg/OneDrive/Belgeler/HW1_2304764/basiccomputercontroller.v" 144 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1670528360066 ""}
{ "Error" "EVRFX_VERI_ASSIGNMENT_TO_INPUT" "slect basiccomputercontroller.v(144) " "Verilog HDL error at basiccomputercontroller.v(144): value cannot be assigned to input \"slect\"" {  } { { "basiccomputercontroller.v" "" { Text "C:/Users/Barsg/OneDrive/Belgeler/HW1_2304764/basiccomputercontroller.v" 144 0 0 } }  } 0 10231 "Verilog HDL error at %2!s!: value cannot be assigned to input \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670528360066 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "memory_we basiccomputercontroller.v(150) " "Verilog HDL error at basiccomputercontroller.v(150): object \"memory_we\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "basiccomputercontroller.v" "" { Text "C:/Users/Barsg/OneDrive/Belgeler/HW1_2304764/basiccomputercontroller.v" 150 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1670528360066 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "write_en_AC basiccomputercontroller.v(151) " "Verilog HDL Procedural Assignment error at basiccomputercontroller.v(151): object \"write_en_AC\" on left-hand side of assignment must have a variable data type" {  } { { "basiccomputercontroller.v" "" { Text "C:/Users/Barsg/OneDrive/Belgeler/HW1_2304764/basiccomputercontroller.v" 151 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1670528360066 ""}
{ "Error" "EVRFX_VERI_ASSIGNMENT_TO_INPUT" "write_en_AC basiccomputercontroller.v(151) " "Verilog HDL error at basiccomputercontroller.v(151): value cannot be assigned to input \"write_en_AC\"" {  } { { "basiccomputercontroller.v" "" { Text "C:/Users/Barsg/OneDrive/Belgeler/HW1_2304764/basiccomputercontroller.v" 151 0 0 } }  } 0 10231 "Verilog HDL error at %2!s!: value cannot be assigned to input \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670528360066 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "increment_AC basiccomputercontroller.v(152) " "Verilog HDL Procedural Assignment error at basiccomputercontroller.v(152): object \"increment_AC\" on left-hand side of assignment must have a variable data type" {  } { { "basiccomputercontroller.v" "" { Text "C:/Users/Barsg/OneDrive/Belgeler/HW1_2304764/basiccomputercontroller.v" 152 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1670528360066 ""}
{ "Error" "EVRFX_VERI_ASSIGNMENT_TO_INPUT" "increment_AC basiccomputercontroller.v(152) " "Verilog HDL error at basiccomputercontroller.v(152): value cannot be assigned to input \"increment_AC\"" {  } { { "basiccomputercontroller.v" "" { Text "C:/Users/Barsg/OneDrive/Belgeler/HW1_2304764/basiccomputercontroller.v" 152 0 0 } }  } 0 10231 "Verilog HDL error at %2!s!: value cannot be assigned to input \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670528360066 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 34 s 10 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 34 errors, 10 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4769 " "Peak virtual memory: 4769 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1670528360126 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Dec  8 22:39:20 2022 " "Processing ended: Thu Dec  8 22:39:20 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1670528360126 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1670528360126 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1670528360126 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1670528360126 ""}
