 In this you can SYNCHRONOUS FIFO design in verilog and verification done SV without UVM, Monitor, and Scoreboard.
