<!DOCTYPE html>
<html>
<head>
    <meta charset="utf-8">
    <meta name="description" content="PCI_EXPRESS_AER_CAPABILITY - NtDoc, the native NT API online documentation">
    <meta name="viewport" content="width=device-width, initial-scale=1, shrink-to-fit=no">
    <title>PCI_EXPRESS_AER_CAPABILITY - NtDoc</title>
    <link rel="apple-touch-icon" sizes="180x180" href="icons/apple-touch-icon.png">
    <link rel="icon" type="image/png" sizes="32x32" href="icons/favicon-32x32.png">
    <link rel="icon" type="image/png" sizes="16x16" href="icons/favicon-16x16.png">
    <link rel="manifest" href="icons/site.webmanifest">
    <link rel="mask-icon" href="icons/safari-pinned-tab.svg" color="#5bbad5">
    <meta name="msapplication-TileColor" content="#da532c">
    <meta name="msapplication-config" content="icons/browserconfig.xml">
    <meta name="theme-color" content="#ffffff">
    <noscript id="dark-mode-toggle-stylesheets">
        <link rel="stylesheet" href="modules/water-2.1.1-light.css" media="(prefers-color-scheme: light)">
        <link rel="stylesheet" href="modules/water-2.1.1-dark.css" media="(prefers-color-scheme: dark)">
        <link rel="stylesheet" href="modules/highlight.js/styles/github.ntdoc.min.css" media="(prefers-color-scheme: light)">
        <link rel="stylesheet" href="modules/highlight.js/styles/github-dark-dimmed.ntdoc.min.css" media="(prefers-color-scheme: dark)">
    </noscript>
    <script src="dark-mode-toggle-stylesheets-loader.min.js"></script>
    <link rel="stylesheet" href="modules/virtual-select/virtual-select.css">
    <link rel="stylesheet" href="ntdoc.css">
    <noscript>
        <link rel="stylesheet" href="ntdoc-noscript.css">
    </noscript>
</head>
<body>
    <header>
        <a href="."><img class="ntdoc-title-logo" src="logo.png" alt="logo"></a>
        <h1 class="ntdoc-title">
            PCI_EXPRESS_AER_CAPABILITY - NtDoc
        </h1>
        <div class="ntdoc-subtitle">
            Native API online documentation, based on the System Informer
            (formerly Process Hacker) <a target="_blank"
            href="https://github.com/winsiderss/systeminformer/tree/master/phnt">phnt
            headers</a>
        </div>
        <div id="ntdoc-search-select"></div>
    </header>
    <div class="ntdoc-code-elements">
<div class="ntdoc-code-element">
<pre class="ntdoc-code-pre"><code class="ntdoc-code"><span class="ntdoc-code-header language-cpp">// miniport.h

</span><span class="ntdoc-code-intro language-cpp"></span><span class="ntdoc-code-body language-cpp">typedef struct _PCI_EXPRESS_AER_CAPABILITY {
  <a href="pci_express_enhanced_capability_header" title="typedef struct _PCI_EXPRESS_ENHANCED_CAPABILITY_HEADER {&#10;  USHORT CapabilityID;&#10;  USHORT Version  :4;&#10;  USHORT Next  :12;&#10;} PCI_EXPRESS_ENHANCED_CAPABILITY_HEADER, *PPCI_EXPRESS_ENHANCED_CAPABILITY_HEADER;">PCI_EXPRESS_ENHANCED_CAPABILITY_HEADER</a>       Header;
  <a href="pci_express_uncorrectable_error_status" title="typedef union _PCI_EXPRESS_UNCORRECTABLE_ERROR_STATUS {&#10;  struct {&#10;    ULONG Undefined : 1;&#10;    ULONG Reserved1 : 3;&#10;    ULONG DataLinkProtocolError : 1;&#10;    ULONG SurpriseDownError : 1;&#10;    ULONG Reserved2 : 6;&#10;    ULONG PoisonedTLP : 1;&#10;    ULONG FlowControlProtocolError : 1;&#10;    ULONG CompletionTimeout : 1;&#10;    ULONG CompleterAbort : 1;&#10;    ULONG UnexpectedCompletion : 1;&#10;    ULONG ReceiverOverflow : 1;&#10;    ULONG MalformedTLP : 1;&#10;    ULONG ECRCError : 1;&#10;    ULONG UnsupportedRequestError : 1;&#10;    ULONG AcsViolation : 1;&#10;    ULONG UncorrectableInternalError : 1;&#10;    ULONG MCBlockedTlp : 1;&#10;    ULONG AtomicOpEgressBlocked : 1;&#10;...">PCI_EXPRESS_UNCORRECTABLE_ERROR_STATUS</a>       UncorrectableErrorStatus;
  <a href="pci_express_uncorrectable_error_mask" title="typedef union _PCI_EXPRESS_UNCORRECTABLE_ERROR_MASK {&#10;  struct {&#10;    ULONG Undefined : 1;&#10;    ULONG Reserved1 : 3;&#10;    ULONG DataLinkProtocolError : 1;&#10;    ULONG SurpriseDownError : 1;&#10;    ULONG Reserved2 : 6;&#10;    ULONG PoisonedTLP : 1;&#10;    ULONG FlowControlProtocolError : 1;&#10;    ULONG CompletionTimeout : 1;&#10;    ULONG CompleterAbort : 1;&#10;    ULONG UnexpectedCompletion : 1;&#10;    ULONG ReceiverOverflow : 1;&#10;    ULONG MalformedTLP : 1;&#10;    ULONG ECRCError : 1;&#10;    ULONG UnsupportedRequestError : 1;&#10;    ULONG AcsViolation : 1;&#10;    ULONG UncorrectableInternalError : 1;&#10;    ULONG MCBlockedTlp : 1;&#10;    ULONG AtomicOpEgressBlocked : 1;&#10;...">PCI_EXPRESS_UNCORRECTABLE_ERROR_MASK</a>         UncorrectableErrorMask;
  <a href="pci_express_uncorrectable_error_severity" title="typedef union _PCI_EXPRESS_UNCORRECTABLE_ERROR_SEVERITY {&#10;  struct {&#10;    ULONG Undefined : 1;&#10;    ULONG Reserved1 : 3;&#10;    ULONG DataLinkProtocolError : 1;&#10;    ULONG SurpriseDownError : 1;&#10;    ULONG Reserved2 : 6;&#10;    ULONG PoisonedTLP : 1;&#10;    ULONG FlowControlProtocolError : 1;&#10;    ULONG CompletionTimeout : 1;&#10;    ULONG CompleterAbort : 1;&#10;    ULONG UnexpectedCompletion : 1;&#10;    ULONG ReceiverOverflow : 1;&#10;    ULONG MalformedTLP : 1;&#10;    ULONG ECRCError : 1;&#10;    ULONG UnsupportedRequestError : 1;&#10;    ULONG AcsViolation : 1;&#10;    ULONG UncorrectableInternalError : 1;&#10;    ULONG MCBlockedTlp : 1;&#10;    ULONG AtomicOpEgressBlocked : 1;&#10;...">PCI_EXPRESS_UNCORRECTABLE_ERROR_SEVERITY</a>     UncorrectableErrorSeverity;
  <a href="ppci_correctable_error_status" title="typedef union _PCI_EXPRESS_CORRECTABLE_ERROR_STATUS {&#10;  struct {&#10;    ULONG ReceiverError : 1;&#10;    ULONG Reserved1 : 5;&#10;    ULONG BadTLP : 1;&#10;    ULONG BadDLLP : 1;&#10;    ULONG ReplayNumRollover : 1;&#10;    ULONG Reserved2 : 3;&#10;    ULONG ReplayTimerTimeout : 1;&#10;    ULONG AdvisoryNonFatalError : 1;&#10;    ULONG CorrectedInternalError : 1;&#10;    ULONG HeaderLogOverflow : 1;&#10;    ULONG Reserved3 : 16;&#10;  } DUMMYSTRUCTNAME;&#10;  ULONG  AsULONG;&#10;} PCI_EXPRESS_CORRECTABLE_ERROR_STATUS, *PPCI_CORRECTABLE_ERROR_STATUS;">PCI_EXPRESS_CORRECTABLE_ERROR_STATUS</a>         CorrectableErrorStatus;
  <a href="ppci_correctable_error_mask" title="typedef union _PCI_EXPRESS_CORRECTABLE_ERROR_MASK {&#10;  struct {&#10;    ULONG ReceiverError : 1;&#10;    ULONG Reserved1 : 5;&#10;    ULONG BadTLP : 1;&#10;    ULONG BadDLLP : 1;&#10;    ULONG ReplayNumRollover : 1;&#10;    ULONG Reserved2 : 3;&#10;    ULONG ReplayTimerTimeout : 1;&#10;    ULONG AdvisoryNonFatalError : 1;&#10;    ULONG CorrectedInternalError : 1;&#10;    ULONG HeaderLogOverflow : 1;&#10;    ULONG Reserved3 : 16;&#10;  } DUMMYSTRUCTNAME;&#10;  ULONG  AsULONG;&#10;} PCI_EXPRESS_CORRECTABLE_ERROR_MASK, *PPCI_CORRECTABLE_ERROR_MASK;">PCI_EXPRESS_CORRECTABLE_ERROR_MASK</a>           CorrectableErrorMask;
  <a href="pci_express_aer_capabilities" title="typedef union _PCI_EXPRESS_AER_CAPABILITIES {&#10;  struct {&#10;    ULONG FirstErrorPointer : 5;&#10;    ULONG ECRCGenerationCapable : 1;&#10;    ULONG ECRCGenerationEnable : 1;&#10;    ULONG ECRCCheckCapable : 1;&#10;    ULONG ECRCCheckEnable : 1;&#10;    ULONG MultipleHeaderRecordingCapable : 1;&#10;    ULONG MultipleHeaderRecordingEnable : 1;&#10;    ULONG TlpPrefixLogPresent : 1;&#10;    ULONG Reserved : 20;&#10;  } DUMMYSTRUCTNAME;&#10;  ULONG  AsULONG;&#10;} PCI_EXPRESS_AER_CAPABILITIES, *PPCI_EXPRESS_AER_CAPABILITIES;">PCI_EXPRESS_AER_CAPABILITIES</a>                 CapabilitiesAndControl;
  <a href="ulong" title="typedef unsigned long ULONG;">ULONG</a>                                        HeaderLog[4];
  <a href="pci_express_sec_uncorrectable_error_status" title="typedef union _PCI_EXPRESS_SEC_UNCORRECTABLE_ERROR_STATUS {&#10;  struct {&#10;    ULONG TargetAbortOnSplitCompletion : 1;&#10;    ULONG MasterAbortOnSplitCompletion : 1;&#10;    ULONG ReceivedTargetAbort : 1;&#10;    ULONG ReceivedMasterAbort : 1;&#10;    ULONG RsvdZ : 1;&#10;    ULONG UnexpectedSplitCompletionError : 1;&#10;    ULONG UncorrectableSplitCompletion : 1;&#10;    ULONG UncorrectableDataError : 1;&#10;    ULONG UncorrectableAttributeError : 1;&#10;    ULONG UncorrectableAddressError : 1;&#10;    ULONG DelayedTransactionDiscardTimerExpired : 1;&#10;    ULONG PERRAsserted : 1;&#10;    ULONG SERRAsserted : 1;&#10;    ULONG InternalBridgeError : 1;&#10;    ULONG Reserved : 18;&#10;  } DUMMYSTRUCTNAME;&#10;  ULONG  AsULONG;&#10;} PCI_EXPRESS_SEC_UNCORRECTABLE_ERROR_STATUS, *PPCI_EXPRESS_SEC_UNCORRECTABLE_ERROR_STATUS;">PCI_EXPRESS_SEC_UNCORRECTABLE_ERROR_STATUS</a>   SecUncorrectableErrorStatus;
  <a href="pci_express_sec_uncorrectable_error_mask" title="typedef union _PCI_EXPRESS_SEC_UNCORRECTABLE_ERROR_MASK {&#10;  struct {&#10;    ULONG TargetAbortOnSplitCompletion : 1;&#10;    ULONG MasterAbortOnSplitCompletion : 1;&#10;    ULONG ReceivedTargetAbort : 1;&#10;    ULONG ReceivedMasterAbort : 1;&#10;    ULONG RsvdZ : 1;&#10;    ULONG UnexpectedSplitCompletionError : 1;&#10;    ULONG UncorrectableSplitCompletion : 1;&#10;    ULONG UncorrectableDataError : 1;&#10;    ULONG UncorrectableAttributeError : 1;&#10;    ULONG UncorrectableAddressError : 1;&#10;    ULONG DelayedTransactionDiscardTimerExpired : 1;&#10;    ULONG PERRAsserted : 1;&#10;    ULONG SERRAsserted : 1;&#10;    ULONG InternalBridgeError : 1;&#10;    ULONG Reserved : 18;&#10;  } DUMMYSTRUCTNAME;&#10;  ULONG  AsULONG;&#10;} PCI_EXPRESS_SEC_UNCORRECTABLE_ERROR_MASK, *PPCI_EXPRESS_SEC_UNCORRECTABLE_ERROR_MASK;">PCI_EXPRESS_SEC_UNCORRECTABLE_ERROR_MASK</a>     SecUncorrectableErrorMask;
  <a href="pci_express_sec_uncorrectable_error_severity" title="typedef union _PCI_EXPRESS_SEC_UNCORRECTABLE_ERROR_SEVERITY {&#10;  struct {&#10;    ULONG TargetAbortOnSplitCompletion : 1;&#10;    ULONG MasterAbortOnSplitCompletion : 1;&#10;    ULONG ReceivedTargetAbort : 1;&#10;    ULONG ReceivedMasterAbort : 1;&#10;    ULONG RsvdZ : 1;&#10;    ULONG UnexpectedSplitCompletionError : 1;&#10;    ULONG UncorrectableSplitCompletion : 1;&#10;    ULONG UncorrectableDataError : 1;&#10;    ULONG UncorrectableAttributeError : 1;&#10;    ULONG UncorrectableAddressError : 1;&#10;    ULONG DelayedTransactionDiscardTimerExpired : 1;&#10;    ULONG PERRAsserted : 1;&#10;    ULONG SERRAsserted : 1;&#10;    ULONG InternalBridgeError : 1;&#10;    ULONG Reserved : 18;&#10;  } DUMMYSTRUCTNAME;&#10;  ULONG  AsULONG;&#10;} PCI_EXPRESS_SEC_UNCORRECTABLE_ERROR_SEVERITY, *PPCI_EXPRESS_SEC_UNCORRECTABLE_ERROR_SEVERITY;">PCI_EXPRESS_SEC_UNCORRECTABLE_ERROR_SEVERITY</a> SecUncorrectableErrorSeverity;
  <a href="pci_express_sec_aer_capabilities" title="typedef union _PCI_EXPRESS_SEC_AER_CAPABILITIES {&#10;  struct {&#10;    ULONG SecondaryUncorrectableFirstErrorPtr : 5;&#10;    ULONG Reserved : 27;&#10;  } DUMMYSTRUCTNAME;&#10;  ULONG  AsULONG;&#10;} PCI_EXPRESS_SEC_AER_CAPABILITIES, *PPCI_EXPRESS_SEC_AER_CAPABILITIES;">PCI_EXPRESS_SEC_AER_CAPABILITIES</a>             SecCapabilitiesAndControl;
  <a href="ulong" title="typedef unsigned long ULONG;">ULONG</a>                                        SecHeaderLog[4];
} PCI_EXPRESS_AER_CAPABILITY, *PPCI_EXPRESS_AER_CAPABILITY;</span><span class="ntdoc-code-footer language-cpp"></span><span class="ntdoc-code-links"><hr><a target="_blank" href="https://learn.microsoft.com/windows-hardware/drivers/ddi/miniport/ns-miniport-_pci_express_aer_capability">View the official Windows Driver Kit DDI reference</a></span></code></pre></div>
<div class="ntdoc-code-element">
<pre class="ntdoc-code-pre"><code class="ntdoc-code"><span class="ntdoc-code-header language-cpp">// wdm.h

</span><span class="ntdoc-code-intro language-cpp"></span><span class="ntdoc-code-body language-cpp">typedef struct _PCI_EXPRESS_AER_CAPABILITY {
  <a href="pci_express_enhanced_capability_header" title="typedef struct _PCI_EXPRESS_ENHANCED_CAPABILITY_HEADER {&#10;  USHORT CapabilityID;&#10;  USHORT Version  :4;&#10;  USHORT Next  :12;&#10;} PCI_EXPRESS_ENHANCED_CAPABILITY_HEADER, *PPCI_EXPRESS_ENHANCED_CAPABILITY_HEADER;">PCI_EXPRESS_ENHANCED_CAPABILITY_HEADER</a>       Header;
  <a href="pci_express_uncorrectable_error_status" title="typedef union _PCI_EXPRESS_UNCORRECTABLE_ERROR_STATUS {&#10;  struct {&#10;    ULONG Undefined : 1;&#10;    ULONG Reserved1 : 3;&#10;    ULONG DataLinkProtocolError : 1;&#10;    ULONG SurpriseDownError : 1;&#10;    ULONG Reserved2 : 6;&#10;    ULONG PoisonedTLP : 1;&#10;    ULONG FlowControlProtocolError : 1;&#10;    ULONG CompletionTimeout : 1;&#10;    ULONG CompleterAbort : 1;&#10;    ULONG UnexpectedCompletion : 1;&#10;    ULONG ReceiverOverflow : 1;&#10;    ULONG MalformedTLP : 1;&#10;    ULONG ECRCError : 1;&#10;    ULONG UnsupportedRequestError : 1;&#10;    ULONG AcsViolation : 1;&#10;    ULONG UncorrectableInternalError : 1;&#10;    ULONG MCBlockedTlp : 1;&#10;    ULONG AtomicOpEgressBlocked : 1;&#10;...">PCI_EXPRESS_UNCORRECTABLE_ERROR_STATUS</a>       UncorrectableErrorStatus;
  <a href="pci_express_uncorrectable_error_mask" title="typedef union _PCI_EXPRESS_UNCORRECTABLE_ERROR_MASK {&#10;  struct {&#10;    ULONG Undefined : 1;&#10;    ULONG Reserved1 : 3;&#10;    ULONG DataLinkProtocolError : 1;&#10;    ULONG SurpriseDownError : 1;&#10;    ULONG Reserved2 : 6;&#10;    ULONG PoisonedTLP : 1;&#10;    ULONG FlowControlProtocolError : 1;&#10;    ULONG CompletionTimeout : 1;&#10;    ULONG CompleterAbort : 1;&#10;    ULONG UnexpectedCompletion : 1;&#10;    ULONG ReceiverOverflow : 1;&#10;    ULONG MalformedTLP : 1;&#10;    ULONG ECRCError : 1;&#10;    ULONG UnsupportedRequestError : 1;&#10;    ULONG AcsViolation : 1;&#10;    ULONG UncorrectableInternalError : 1;&#10;    ULONG MCBlockedTlp : 1;&#10;    ULONG AtomicOpEgressBlocked : 1;&#10;...">PCI_EXPRESS_UNCORRECTABLE_ERROR_MASK</a>         UncorrectableErrorMask;
  <a href="pci_express_uncorrectable_error_severity" title="typedef union _PCI_EXPRESS_UNCORRECTABLE_ERROR_SEVERITY {&#10;  struct {&#10;    ULONG Undefined : 1;&#10;    ULONG Reserved1 : 3;&#10;    ULONG DataLinkProtocolError : 1;&#10;    ULONG SurpriseDownError : 1;&#10;    ULONG Reserved2 : 6;&#10;    ULONG PoisonedTLP : 1;&#10;    ULONG FlowControlProtocolError : 1;&#10;    ULONG CompletionTimeout : 1;&#10;    ULONG CompleterAbort : 1;&#10;    ULONG UnexpectedCompletion : 1;&#10;    ULONG ReceiverOverflow : 1;&#10;    ULONG MalformedTLP : 1;&#10;    ULONG ECRCError : 1;&#10;    ULONG UnsupportedRequestError : 1;&#10;    ULONG AcsViolation : 1;&#10;    ULONG UncorrectableInternalError : 1;&#10;    ULONG MCBlockedTlp : 1;&#10;    ULONG AtomicOpEgressBlocked : 1;&#10;...">PCI_EXPRESS_UNCORRECTABLE_ERROR_SEVERITY</a>     UncorrectableErrorSeverity;
  <a href="ppci_correctable_error_status" title="typedef union _PCI_EXPRESS_CORRECTABLE_ERROR_STATUS {&#10;  struct {&#10;    ULONG ReceiverError : 1;&#10;    ULONG Reserved1 : 5;&#10;    ULONG BadTLP : 1;&#10;    ULONG BadDLLP : 1;&#10;    ULONG ReplayNumRollover : 1;&#10;    ULONG Reserved2 : 3;&#10;    ULONG ReplayTimerTimeout : 1;&#10;    ULONG AdvisoryNonFatalError : 1;&#10;    ULONG CorrectedInternalError : 1;&#10;    ULONG HeaderLogOverflow : 1;&#10;    ULONG Reserved3 : 16;&#10;  } DUMMYSTRUCTNAME;&#10;  ULONG  AsULONG;&#10;} PCI_EXPRESS_CORRECTABLE_ERROR_STATUS, *PPCI_CORRECTABLE_ERROR_STATUS;">PCI_EXPRESS_CORRECTABLE_ERROR_STATUS</a>         CorrectableErrorStatus;
  <a href="ppci_correctable_error_mask" title="typedef union _PCI_EXPRESS_CORRECTABLE_ERROR_MASK {&#10;  struct {&#10;    ULONG ReceiverError : 1;&#10;    ULONG Reserved1 : 5;&#10;    ULONG BadTLP : 1;&#10;    ULONG BadDLLP : 1;&#10;    ULONG ReplayNumRollover : 1;&#10;    ULONG Reserved2 : 3;&#10;    ULONG ReplayTimerTimeout : 1;&#10;    ULONG AdvisoryNonFatalError : 1;&#10;    ULONG CorrectedInternalError : 1;&#10;    ULONG HeaderLogOverflow : 1;&#10;    ULONG Reserved3 : 16;&#10;  } DUMMYSTRUCTNAME;&#10;  ULONG  AsULONG;&#10;} PCI_EXPRESS_CORRECTABLE_ERROR_MASK, *PPCI_CORRECTABLE_ERROR_MASK;">PCI_EXPRESS_CORRECTABLE_ERROR_MASK</a>           CorrectableErrorMask;
  <a href="pci_express_aer_capabilities" title="typedef union _PCI_EXPRESS_AER_CAPABILITIES {&#10;  struct {&#10;    ULONG FirstErrorPointer : 5;&#10;    ULONG ECRCGenerationCapable : 1;&#10;    ULONG ECRCGenerationEnable : 1;&#10;    ULONG ECRCCheckCapable : 1;&#10;    ULONG ECRCCheckEnable : 1;&#10;    ULONG MultipleHeaderRecordingCapable : 1;&#10;    ULONG MultipleHeaderRecordingEnable : 1;&#10;    ULONG TlpPrefixLogPresent : 1;&#10;    ULONG Reserved : 20;&#10;  } DUMMYSTRUCTNAME;&#10;  ULONG  AsULONG;&#10;} PCI_EXPRESS_AER_CAPABILITIES, *PPCI_EXPRESS_AER_CAPABILITIES;">PCI_EXPRESS_AER_CAPABILITIES</a>                 CapabilitiesAndControl;
  <a href="ulong" title="typedef unsigned long ULONG;">ULONG</a>                                        HeaderLog[4];
  <a href="pci_express_sec_uncorrectable_error_status" title="typedef union _PCI_EXPRESS_SEC_UNCORRECTABLE_ERROR_STATUS {&#10;  struct {&#10;    ULONG TargetAbortOnSplitCompletion : 1;&#10;    ULONG MasterAbortOnSplitCompletion : 1;&#10;    ULONG ReceivedTargetAbort : 1;&#10;    ULONG ReceivedMasterAbort : 1;&#10;    ULONG RsvdZ : 1;&#10;    ULONG UnexpectedSplitCompletionError : 1;&#10;    ULONG UncorrectableSplitCompletion : 1;&#10;    ULONG UncorrectableDataError : 1;&#10;    ULONG UncorrectableAttributeError : 1;&#10;    ULONG UncorrectableAddressError : 1;&#10;    ULONG DelayedTransactionDiscardTimerExpired : 1;&#10;    ULONG PERRAsserted : 1;&#10;    ULONG SERRAsserted : 1;&#10;    ULONG InternalBridgeError : 1;&#10;    ULONG Reserved : 18;&#10;  } DUMMYSTRUCTNAME;&#10;  ULONG  AsULONG;&#10;} PCI_EXPRESS_SEC_UNCORRECTABLE_ERROR_STATUS, *PPCI_EXPRESS_SEC_UNCORRECTABLE_ERROR_STATUS;">PCI_EXPRESS_SEC_UNCORRECTABLE_ERROR_STATUS</a>   SecUncorrectableErrorStatus;
  <a href="pci_express_sec_uncorrectable_error_mask" title="typedef union _PCI_EXPRESS_SEC_UNCORRECTABLE_ERROR_MASK {&#10;  struct {&#10;    ULONG TargetAbortOnSplitCompletion : 1;&#10;    ULONG MasterAbortOnSplitCompletion : 1;&#10;    ULONG ReceivedTargetAbort : 1;&#10;    ULONG ReceivedMasterAbort : 1;&#10;    ULONG RsvdZ : 1;&#10;    ULONG UnexpectedSplitCompletionError : 1;&#10;    ULONG UncorrectableSplitCompletion : 1;&#10;    ULONG UncorrectableDataError : 1;&#10;    ULONG UncorrectableAttributeError : 1;&#10;    ULONG UncorrectableAddressError : 1;&#10;    ULONG DelayedTransactionDiscardTimerExpired : 1;&#10;    ULONG PERRAsserted : 1;&#10;    ULONG SERRAsserted : 1;&#10;    ULONG InternalBridgeError : 1;&#10;    ULONG Reserved : 18;&#10;  } DUMMYSTRUCTNAME;&#10;  ULONG  AsULONG;&#10;} PCI_EXPRESS_SEC_UNCORRECTABLE_ERROR_MASK, *PPCI_EXPRESS_SEC_UNCORRECTABLE_ERROR_MASK;">PCI_EXPRESS_SEC_UNCORRECTABLE_ERROR_MASK</a>     SecUncorrectableErrorMask;
  <a href="pci_express_sec_uncorrectable_error_severity" title="typedef union _PCI_EXPRESS_SEC_UNCORRECTABLE_ERROR_SEVERITY {&#10;  struct {&#10;    ULONG TargetAbortOnSplitCompletion : 1;&#10;    ULONG MasterAbortOnSplitCompletion : 1;&#10;    ULONG ReceivedTargetAbort : 1;&#10;    ULONG ReceivedMasterAbort : 1;&#10;    ULONG RsvdZ : 1;&#10;    ULONG UnexpectedSplitCompletionError : 1;&#10;    ULONG UncorrectableSplitCompletion : 1;&#10;    ULONG UncorrectableDataError : 1;&#10;    ULONG UncorrectableAttributeError : 1;&#10;    ULONG UncorrectableAddressError : 1;&#10;    ULONG DelayedTransactionDiscardTimerExpired : 1;&#10;    ULONG PERRAsserted : 1;&#10;    ULONG SERRAsserted : 1;&#10;    ULONG InternalBridgeError : 1;&#10;    ULONG Reserved : 18;&#10;  } DUMMYSTRUCTNAME;&#10;  ULONG  AsULONG;&#10;} PCI_EXPRESS_SEC_UNCORRECTABLE_ERROR_SEVERITY, *PPCI_EXPRESS_SEC_UNCORRECTABLE_ERROR_SEVERITY;">PCI_EXPRESS_SEC_UNCORRECTABLE_ERROR_SEVERITY</a> SecUncorrectableErrorSeverity;
  <a href="pci_express_sec_aer_capabilities" title="typedef union _PCI_EXPRESS_SEC_AER_CAPABILITIES {&#10;  struct {&#10;    ULONG SecondaryUncorrectableFirstErrorPtr : 5;&#10;    ULONG Reserved : 27;&#10;  } DUMMYSTRUCTNAME;&#10;  ULONG  AsULONG;&#10;} PCI_EXPRESS_SEC_AER_CAPABILITIES, *PPCI_EXPRESS_SEC_AER_CAPABILITIES;">PCI_EXPRESS_SEC_AER_CAPABILITIES</a>             SecCapabilitiesAndControl;
  <a href="ulong" title="typedef unsigned long ULONG;">ULONG</a>                                        SecHeaderLog[4];
} PCI_EXPRESS_AER_CAPABILITY, *PPCI_EXPRESS_AER_CAPABILITY;</span><span class="ntdoc-code-footer language-cpp"></span><span class="ntdoc-code-links"><hr><a target="_blank" href="https://learn.microsoft.com/windows-hardware/drivers/ddi/wdm/ns-wdm-_pci_express_aer_capability">View the official Windows Driver Kit DDI reference</a></span></code></pre></div>
</div>
<div class="ntdoc-descriptions">
<div class="ntdoc-description-title">
<h1>NtDoc</h1>
</div>
<div class="ntdoc-description">
<div class="ntdoc-description-none">
<p>No description available.</p>
</div>
<div class="ntdoc-description-links">
<a target="_blank" href="https://github.com/m417z/ntdoc/blob/main/descriptions/pci_express_aer_capability.md">Edit description on GitHub</a>
</div>
</div>
<div class="ntdoc-description-title">
<h1>Windows Driver Kit DDI reference (ns-miniport-_pci_express_aer_capability)</h1>
</div>
<div class="ntdoc-description ntdoc-description-selected">
<h2>Description</h2>
<p>The <strong>PCI_EXPRESS_AER_CAPABILITY</strong> structure describes a PCI Express (PCIe) advanced error reporting capability structure.</p>
<h2>Members</h2>
<h3><code>Header</code></h3>
<p>A <strong><a href="pci_express_enhanced_capability_header" title="typedef struct _PCI_EXPRESS_ENHANCED_CAPABILITY_HEADER {&#10;  USHORT CapabilityID;&#10;  USHORT Version  :4;&#10;  USHORT Next  :12;&#10;} PCI_EXPRESS_ENHANCED_CAPABILITY_HEADER, *PPCI_EXPRESS_ENHANCED_CAPABILITY_HEADER;">PCI_EXPRESS_ENHANCED_CAPABILITY_HEADER</a></strong> structure that describes the header for this structure.</p>
<h3><code>UncorrectableErrorStatus</code></h3>
<p>A <strong><a href="pci_express_uncorrectable_error_status" title="typedef union _PCI_EXPRESS_UNCORRECTABLE_ERROR_STATUS {&#10;  struct {&#10;    ULONG Undefined : 1;&#10;    ULONG Reserved1 : 3;&#10;    ULONG DataLinkProtocolError : 1;&#10;    ULONG SurpriseDownError : 1;&#10;    ULONG Reserved2 : 6;&#10;    ULONG PoisonedTLP : 1;&#10;    ULONG FlowControlProtocolError : 1;&#10;    ULONG CompletionTimeout : 1;&#10;    ULONG CompleterAbort : 1;&#10;    ULONG UnexpectedCompletion : 1;&#10;    ULONG ReceiverOverflow : 1;&#10;    ULONG MalformedTLP : 1;&#10;    ULONG ECRCError : 1;&#10;    ULONG UnsupportedRequestError : 1;&#10;    ULONG AcsViolation : 1;&#10;    ULONG UncorrectableInternalError : 1;&#10;    ULONG MCBlockedTlp : 1;&#10;    ULONG AtomicOpEgressBlocked : 1;&#10;...">PCI_EXPRESS_UNCORRECTABLE_ERROR_STATUS</a></strong> structure that describes the PCIe uncorrectable error status register of the PCIe AER capability structure.</p>
<h3><code>UncorrectableErrorMask</code></h3>
<p>A <strong><a href="pci_express_uncorrectable_error_mask" title="typedef union _PCI_EXPRESS_UNCORRECTABLE_ERROR_MASK {&#10;  struct {&#10;    ULONG Undefined : 1;&#10;    ULONG Reserved1 : 3;&#10;    ULONG DataLinkProtocolError : 1;&#10;    ULONG SurpriseDownError : 1;&#10;    ULONG Reserved2 : 6;&#10;    ULONG PoisonedTLP : 1;&#10;    ULONG FlowControlProtocolError : 1;&#10;    ULONG CompletionTimeout : 1;&#10;    ULONG CompleterAbort : 1;&#10;    ULONG UnexpectedCompletion : 1;&#10;    ULONG ReceiverOverflow : 1;&#10;    ULONG MalformedTLP : 1;&#10;    ULONG ECRCError : 1;&#10;    ULONG UnsupportedRequestError : 1;&#10;    ULONG AcsViolation : 1;&#10;    ULONG UncorrectableInternalError : 1;&#10;    ULONG MCBlockedTlp : 1;&#10;    ULONG AtomicOpEgressBlocked : 1;&#10;...">PCI_EXPRESS_UNCORRECTABLE_ERROR_MASK</a></strong> structure that describes the PCIe uncorrectable error mask register of the PCIe AER capability structure.</p>
<h3><code>UncorrectableErrorSeverity</code></h3>
<p>A <strong><a href="pci_express_uncorrectable_error_severity" title="typedef union _PCI_EXPRESS_UNCORRECTABLE_ERROR_SEVERITY {&#10;  struct {&#10;    ULONG Undefined : 1;&#10;    ULONG Reserved1 : 3;&#10;    ULONG DataLinkProtocolError : 1;&#10;    ULONG SurpriseDownError : 1;&#10;    ULONG Reserved2 : 6;&#10;    ULONG PoisonedTLP : 1;&#10;    ULONG FlowControlProtocolError : 1;&#10;    ULONG CompletionTimeout : 1;&#10;    ULONG CompleterAbort : 1;&#10;    ULONG UnexpectedCompletion : 1;&#10;    ULONG ReceiverOverflow : 1;&#10;    ULONG MalformedTLP : 1;&#10;    ULONG ECRCError : 1;&#10;    ULONG UnsupportedRequestError : 1;&#10;    ULONG AcsViolation : 1;&#10;    ULONG UncorrectableInternalError : 1;&#10;    ULONG MCBlockedTlp : 1;&#10;    ULONG AtomicOpEgressBlocked : 1;&#10;...">PCI_EXPRESS_UNCORRECTABLE_ERROR_SEVERITY</a></strong> structure that describes the PCIe uncorrectable error severity register of the PCIe AER capability structure.</p>
<h3><code>CorrectableErrorStatus</code></h3>
<p>A <strong><a href="pci_express_uncorrectable_error_status" title="typedef union _PCI_EXPRESS_UNCORRECTABLE_ERROR_STATUS {&#10;  struct {&#10;    ULONG Undefined : 1;&#10;    ULONG Reserved1 : 3;&#10;    ULONG DataLinkProtocolError : 1;&#10;    ULONG SurpriseDownError : 1;&#10;    ULONG Reserved2 : 6;&#10;    ULONG PoisonedTLP : 1;&#10;    ULONG FlowControlProtocolError : 1;&#10;    ULONG CompletionTimeout : 1;&#10;    ULONG CompleterAbort : 1;&#10;    ULONG UnexpectedCompletion : 1;&#10;    ULONG ReceiverOverflow : 1;&#10;    ULONG MalformedTLP : 1;&#10;    ULONG ECRCError : 1;&#10;    ULONG UnsupportedRequestError : 1;&#10;    ULONG AcsViolation : 1;&#10;    ULONG UncorrectableInternalError : 1;&#10;    ULONG MCBlockedTlp : 1;&#10;    ULONG AtomicOpEgressBlocked : 1;&#10;...">PCI_EXPRESS_UNCORRECTABLE_ERROR_STATUS</a></strong> structure that describes the PCIe uncorrectable error status register of the PCIe AER capability structure.</p>
<h3><code>CorrectableErrorMask</code></h3>
<p>A <strong><a href="pci_express_uncorrectable_error_mask" title="typedef union _PCI_EXPRESS_UNCORRECTABLE_ERROR_MASK {&#10;  struct {&#10;    ULONG Undefined : 1;&#10;    ULONG Reserved1 : 3;&#10;    ULONG DataLinkProtocolError : 1;&#10;    ULONG SurpriseDownError : 1;&#10;    ULONG Reserved2 : 6;&#10;    ULONG PoisonedTLP : 1;&#10;    ULONG FlowControlProtocolError : 1;&#10;    ULONG CompletionTimeout : 1;&#10;    ULONG CompleterAbort : 1;&#10;    ULONG UnexpectedCompletion : 1;&#10;    ULONG ReceiverOverflow : 1;&#10;    ULONG MalformedTLP : 1;&#10;    ULONG ECRCError : 1;&#10;    ULONG UnsupportedRequestError : 1;&#10;    ULONG AcsViolation : 1;&#10;    ULONG UncorrectableInternalError : 1;&#10;    ULONG MCBlockedTlp : 1;&#10;    ULONG AtomicOpEgressBlocked : 1;&#10;...">PCI_EXPRESS_UNCORRECTABLE_ERROR_MASK</a></strong> structure that describes the PCIe uncorrectable error mask register of the PCIe AER capability structure.</p>
<h3><code>CapabilitiesAndControl</code></h3>
<p>A <strong><a href="pci_express_aer_capabilities" title="typedef union _PCI_EXPRESS_AER_CAPABILITIES {&#10;  struct {&#10;    ULONG FirstErrorPointer : 5;&#10;    ULONG ECRCGenerationCapable : 1;&#10;    ULONG ECRCGenerationEnable : 1;&#10;    ULONG ECRCCheckCapable : 1;&#10;    ULONG ECRCCheckEnable : 1;&#10;    ULONG MultipleHeaderRecordingCapable : 1;&#10;    ULONG MultipleHeaderRecordingEnable : 1;&#10;    ULONG TlpPrefixLogPresent : 1;&#10;    ULONG Reserved : 20;&#10;  } DUMMYSTRUCTNAME;&#10;  ULONG  AsULONG;&#10;} PCI_EXPRESS_AER_CAPABILITIES, *PPCI_EXPRESS_AER_CAPABILITIES;">PCI_EXPRESS_AER_CAPABILITIES</a></strong> structure that describes the PCIe advanced error capabilities and control register of the PCIe AER capability structure.</p>
<h3><code>HeaderLog</code></h3>
<p>An array of four 32-bit values that together contain the header for the transaction layer packet (TLP) that corresponds to a detected error.</p>
<p>Within each 32-bit value in the array, the bytes of the TLP are in big-endian byte order.</p>
<h3><code>SecUncorrectableErrorStatus</code></h3>
<p>A <strong><a href="pci_express_sec_uncorrectable_error_status" title="typedef union _PCI_EXPRESS_SEC_UNCORRECTABLE_ERROR_STATUS {&#10;  struct {&#10;    ULONG TargetAbortOnSplitCompletion : 1;&#10;    ULONG MasterAbortOnSplitCompletion : 1;&#10;    ULONG ReceivedTargetAbort : 1;&#10;    ULONG ReceivedMasterAbort : 1;&#10;    ULONG RsvdZ : 1;&#10;    ULONG UnexpectedSplitCompletionError : 1;&#10;    ULONG UncorrectableSplitCompletion : 1;&#10;    ULONG UncorrectableDataError : 1;&#10;    ULONG UncorrectableAttributeError : 1;&#10;    ULONG UncorrectableAddressError : 1;&#10;    ULONG DelayedTransactionDiscardTimerExpired : 1;&#10;    ULONG PERRAsserted : 1;&#10;    ULONG SERRAsserted : 1;&#10;    ULONG InternalBridgeError : 1;&#10;    ULONG Reserved : 18;&#10;  } DUMMYSTRUCTNAME;&#10;  ULONG  AsULONG;&#10;} PCI_EXPRESS_SEC_UNCORRECTABLE_ERROR_STATUS, *PPCI_EXPRESS_SEC_UNCORRECTABLE_ERROR_STATUS;">PCI_EXPRESS_SEC_UNCORRECTABLE_ERROR_STATUS</a></strong> structure that describes the PCIe secondary uncorrectable error status register of the PCIe AER capability structure.</p>
<h3><code>SecUncorrectableErrorMask</code></h3>
<p>A <strong><a href="pci_express_sec_uncorrectable_error_mask" title="typedef union _PCI_EXPRESS_SEC_UNCORRECTABLE_ERROR_MASK {&#10;  struct {&#10;    ULONG TargetAbortOnSplitCompletion : 1;&#10;    ULONG MasterAbortOnSplitCompletion : 1;&#10;    ULONG ReceivedTargetAbort : 1;&#10;    ULONG ReceivedMasterAbort : 1;&#10;    ULONG RsvdZ : 1;&#10;    ULONG UnexpectedSplitCompletionError : 1;&#10;    ULONG UncorrectableSplitCompletion : 1;&#10;    ULONG UncorrectableDataError : 1;&#10;    ULONG UncorrectableAttributeError : 1;&#10;    ULONG UncorrectableAddressError : 1;&#10;    ULONG DelayedTransactionDiscardTimerExpired : 1;&#10;    ULONG PERRAsserted : 1;&#10;    ULONG SERRAsserted : 1;&#10;    ULONG InternalBridgeError : 1;&#10;    ULONG Reserved : 18;&#10;  } DUMMYSTRUCTNAME;&#10;  ULONG  AsULONG;&#10;} PCI_EXPRESS_SEC_UNCORRECTABLE_ERROR_MASK, *PPCI_EXPRESS_SEC_UNCORRECTABLE_ERROR_MASK;">PCI_EXPRESS_SEC_UNCORRECTABLE_ERROR_MASK</a></strong> structure that describes the PCIe secondary uncorrectable error mask register of the PCIe AER capability structure.</p>
<h3><code>SecUncorrectableErrorSeverity</code></h3>
<p>A <strong><a href="pci_express_sec_uncorrectable_error_severity" title="typedef union _PCI_EXPRESS_SEC_UNCORRECTABLE_ERROR_SEVERITY {&#10;  struct {&#10;    ULONG TargetAbortOnSplitCompletion : 1;&#10;    ULONG MasterAbortOnSplitCompletion : 1;&#10;    ULONG ReceivedTargetAbort : 1;&#10;    ULONG ReceivedMasterAbort : 1;&#10;    ULONG RsvdZ : 1;&#10;    ULONG UnexpectedSplitCompletionError : 1;&#10;    ULONG UncorrectableSplitCompletion : 1;&#10;    ULONG UncorrectableDataError : 1;&#10;    ULONG UncorrectableAttributeError : 1;&#10;    ULONG UncorrectableAddressError : 1;&#10;    ULONG DelayedTransactionDiscardTimerExpired : 1;&#10;    ULONG PERRAsserted : 1;&#10;    ULONG SERRAsserted : 1;&#10;    ULONG InternalBridgeError : 1;&#10;    ULONG Reserved : 18;&#10;  } DUMMYSTRUCTNAME;&#10;  ULONG  AsULONG;&#10;} PCI_EXPRESS_SEC_UNCORRECTABLE_ERROR_SEVERITY, *PPCI_EXPRESS_SEC_UNCORRECTABLE_ERROR_SEVERITY;">PCI_EXPRESS_SEC_UNCORRECTABLE_ERROR_SEVERITY</a></strong> structure that describes the PCIe secondary uncorrectable error severity register of the PCIe AER capability structure.</p>
<h3><code>SecCapabilitiesAndControl</code></h3>
<p>A <strong><a href="pci_express_sec_aer_capabilities" title="typedef union _PCI_EXPRESS_SEC_AER_CAPABILITIES {&#10;  struct {&#10;    ULONG SecondaryUncorrectableFirstErrorPtr : 5;&#10;    ULONG Reserved : 27;&#10;  } DUMMYSTRUCTNAME;&#10;  ULONG  AsULONG;&#10;} PCI_EXPRESS_SEC_AER_CAPABILITIES, *PPCI_EXPRESS_SEC_AER_CAPABILITIES;">PCI_EXPRESS_SEC_AER_CAPABILITIES</a></strong> structure that describes the PCIe secondary error capabilities and control register of the PCIe AER capability structure.</p>
<h3><code>SecHeaderLog</code></h3>
<p>An array of four 32-bit values that together contain the header for the transaction on the secondary interface that generated an error.</p>
<h2>Remarks</h2>
<p>PCIe bridge devices use the <strong><a href="pci_express_bridge_aer_capability" title="typedef struct _PCI_EXPRESS_BRIDGE_AER_CAPABILITY {&#10;  PCI_EXPRESS_ENHANCED_CAPABILITY_HEADER       Header;&#10;  PCI_EXPRESS_UNCORRECTABLE_ERROR_STATUS       UncorrectableErrorStatus;&#10;  PCI_EXPRESS_UNCORRECTABLE_ERROR_MASK         UncorrectableErrorMask;&#10;  PCI_EXPRESS_UNCORRECTABLE_ERROR_SEVERITY     UncorrectableErrorSeverity;&#10;  PCI_EXPRESS_CORRECTABLE_ERROR_STATUS         CorrectableErrorStatus;&#10;  PCI_EXPRESS_CORRECTABLE_ERROR_MASK           CorrectableErrorMask;&#10;  PCI_EXPRESS_AER_CAPABILITIES                 CapabilitiesAndControl;&#10;  ULONG                                        HeaderLog[4];&#10;  PCI_EXPRESS_SEC_UNCORRECTABLE_ERROR_STATUS   SecUncorrectableErrorStatus;&#10;  PCI_EXPRESS_SEC_UNCORRECTABLE_ERROR_MASK     SecUncorrectableErrorMask;&#10;  PCI_EXPRESS_SEC_UNCORRECTABLE_ERROR_SEVERITY SecUncorrectableErrorSeverity;&#10;  PCI_EXPRESS_SEC_AER_CAPABILITIES             SecCapabilitiesAndControl;&#10;  ULONG                                        SecHeaderLog[4];&#10;} PCI_EXPRESS_BRIDGE_AER_CAPABILITY, *PPCI_EXPRESS_BRIDGE_AER_CAPABILITY;">PCI_EXPRESS_BRIDGE_AER_CAPABILITY</a></strong> structure instead of the PCI_EXPRESS_AER_CAPABILITY structure to describe the PCIe advanced error reporting capability structure.</p>
<p>Root ports and root complex event collectors use the <strong><a href="pci_express_rootport_aer_capability" title="typedef struct _PCI_EXPRESS_ROOTPORT_AER_CAPABILITY {&#10;  PCI_EXPRESS_ENHANCED_CAPABILITY_HEADER   Header;&#10;  PCI_EXPRESS_UNCORRECTABLE_ERROR_STATUS   UncorrectableErrorStatus;&#10;  PCI_EXPRESS_UNCORRECTABLE_ERROR_MASK     UncorrectableErrorMask;&#10;  PCI_EXPRESS_UNCORRECTABLE_ERROR_SEVERITY UncorrectableErrorSeverity;&#10;  PCI_EXPRESS_CORRECTABLE_ERROR_STATUS     CorrectableErrorStatus;&#10;  PCI_EXPRESS_CORRECTABLE_ERROR_MASK       CorrectableErrorMask;&#10;  PCI_EXPRESS_AER_CAPABILITIES             CapabilitiesAndControl;&#10;  ULONG                                    HeaderLog[4];&#10;  PCI_EXPRESS_ROOT_ERROR_COMMAND           RootErrorCommand;&#10;  PCI_EXPRESS_ROOT_ERROR_STATUS            RootErrorStatus;&#10;  PCI_EXPRESS_ERROR_SOURCE_ID              ErrorSourceId;&#10;} PCI_EXPRESS_ROOTPORT_AER_CAPABILITY, *PPCI_EXPRESS_ROOTPORT_AER_CAPABILITY;">PCI_EXPRESS_ROOTPORT_AER_CAPABILITY</a></strong> structure instead of the PCI_EXPRESS_AER_CAPABILITY structure to describe the PCIe advanced error reporting capability structure.</p>
<p>For additional information about the PCIe advanced error reporting capability structure, see the <a rel="noopener" target="_blank" href="https://pcisig.com/specifications/pciexpress">PCI Express Specification</a>.</p>
<h2>See also</h2>
<p><strong><a href="ppci_correctable_error_status" title="typedef union _PCI_EXPRESS_CORRECTABLE_ERROR_STATUS {&#10;  struct {&#10;    ULONG ReceiverError : 1;&#10;    ULONG Reserved1 : 5;&#10;    ULONG BadTLP : 1;&#10;    ULONG BadDLLP : 1;&#10;    ULONG ReplayNumRollover : 1;&#10;    ULONG Reserved2 : 3;&#10;    ULONG ReplayTimerTimeout : 1;&#10;    ULONG AdvisoryNonFatalError : 1;&#10;    ULONG CorrectedInternalError : 1;&#10;    ULONG HeaderLogOverflow : 1;&#10;    ULONG Reserved3 : 16;&#10;  } DUMMYSTRUCTNAME;&#10;  ULONG  AsULONG;&#10;} PCI_EXPRESS_CORRECTABLE_ERROR_STATUS, *PPCI_CORRECTABLE_ERROR_STATUS;">PCI_EXPRESS_CORRECTABLE_ERROR_STATUS</a></strong></p>
<p><strong><a href="pci_express_uncorrectable_error_severity" title="typedef union _PCI_EXPRESS_UNCORRECTABLE_ERROR_SEVERITY {&#10;  struct {&#10;    ULONG Undefined : 1;&#10;    ULONG Reserved1 : 3;&#10;    ULONG DataLinkProtocolError : 1;&#10;    ULONG SurpriseDownError : 1;&#10;    ULONG Reserved2 : 6;&#10;    ULONG PoisonedTLP : 1;&#10;    ULONG FlowControlProtocolError : 1;&#10;    ULONG CompletionTimeout : 1;&#10;    ULONG CompleterAbort : 1;&#10;    ULONG UnexpectedCompletion : 1;&#10;    ULONG ReceiverOverflow : 1;&#10;    ULONG MalformedTLP : 1;&#10;    ULONG ECRCError : 1;&#10;    ULONG UnsupportedRequestError : 1;&#10;    ULONG AcsViolation : 1;&#10;    ULONG UncorrectableInternalError : 1;&#10;    ULONG MCBlockedTlp : 1;&#10;    ULONG AtomicOpEgressBlocked : 1;&#10;...">PCI_EXPRESS_UNCORRECTABLE_ERROR_SEVERITY</a></strong></p>
<p><strong><a href="pci_express_uncorrectable_error_mask" title="typedef union _PCI_EXPRESS_UNCORRECTABLE_ERROR_MASK {&#10;  struct {&#10;    ULONG Undefined : 1;&#10;    ULONG Reserved1 : 3;&#10;    ULONG DataLinkProtocolError : 1;&#10;    ULONG SurpriseDownError : 1;&#10;    ULONG Reserved2 : 6;&#10;    ULONG PoisonedTLP : 1;&#10;    ULONG FlowControlProtocolError : 1;&#10;    ULONG CompletionTimeout : 1;&#10;    ULONG CompleterAbort : 1;&#10;    ULONG UnexpectedCompletion : 1;&#10;    ULONG ReceiverOverflow : 1;&#10;    ULONG MalformedTLP : 1;&#10;    ULONG ECRCError : 1;&#10;    ULONG UnsupportedRequestError : 1;&#10;    ULONG AcsViolation : 1;&#10;    ULONG UncorrectableInternalError : 1;&#10;    ULONG MCBlockedTlp : 1;&#10;    ULONG AtomicOpEgressBlocked : 1;&#10;...">PCI_EXPRESS_UNCORRECTABLE_ERROR_MASK</a></strong></p>
<p><strong><a href="pci_express_aer_capabilities" title="typedef union _PCI_EXPRESS_AER_CAPABILITIES {&#10;  struct {&#10;    ULONG FirstErrorPointer : 5;&#10;    ULONG ECRCGenerationCapable : 1;&#10;    ULONG ECRCGenerationEnable : 1;&#10;    ULONG ECRCCheckCapable : 1;&#10;    ULONG ECRCCheckEnable : 1;&#10;    ULONG MultipleHeaderRecordingCapable : 1;&#10;    ULONG MultipleHeaderRecordingEnable : 1;&#10;    ULONG TlpPrefixLogPresent : 1;&#10;    ULONG Reserved : 20;&#10;  } DUMMYSTRUCTNAME;&#10;  ULONG  AsULONG;&#10;} PCI_EXPRESS_AER_CAPABILITIES, *PPCI_EXPRESS_AER_CAPABILITIES;">PCI_EXPRESS_AER_CAPABILITIES</a></strong></p>
<p><strong><a href="pci_express_enhanced_capability_header" title="typedef struct _PCI_EXPRESS_ENHANCED_CAPABILITY_HEADER {&#10;  USHORT CapabilityID;&#10;  USHORT Version  :4;&#10;  USHORT Next  :12;&#10;} PCI_EXPRESS_ENHANCED_CAPABILITY_HEADER, *PPCI_EXPRESS_ENHANCED_CAPABILITY_HEADER;">PCI_EXPRESS_ENHANCED_CAPABILITY_HEADER</a></strong></p>
<p><strong><a href="pci_express_bridge_aer_capability" title="typedef struct _PCI_EXPRESS_BRIDGE_AER_CAPABILITY {&#10;  PCI_EXPRESS_ENHANCED_CAPABILITY_HEADER       Header;&#10;  PCI_EXPRESS_UNCORRECTABLE_ERROR_STATUS       UncorrectableErrorStatus;&#10;  PCI_EXPRESS_UNCORRECTABLE_ERROR_MASK         UncorrectableErrorMask;&#10;  PCI_EXPRESS_UNCORRECTABLE_ERROR_SEVERITY     UncorrectableErrorSeverity;&#10;  PCI_EXPRESS_CORRECTABLE_ERROR_STATUS         CorrectableErrorStatus;&#10;  PCI_EXPRESS_CORRECTABLE_ERROR_MASK           CorrectableErrorMask;&#10;  PCI_EXPRESS_AER_CAPABILITIES                 CapabilitiesAndControl;&#10;  ULONG                                        HeaderLog[4];&#10;  PCI_EXPRESS_SEC_UNCORRECTABLE_ERROR_STATUS   SecUncorrectableErrorStatus;&#10;  PCI_EXPRESS_SEC_UNCORRECTABLE_ERROR_MASK     SecUncorrectableErrorMask;&#10;  PCI_EXPRESS_SEC_UNCORRECTABLE_ERROR_SEVERITY SecUncorrectableErrorSeverity;&#10;  PCI_EXPRESS_SEC_AER_CAPABILITIES             SecCapabilitiesAndControl;&#10;  ULONG                                        SecHeaderLog[4];&#10;} PCI_EXPRESS_BRIDGE_AER_CAPABILITY, *PPCI_EXPRESS_BRIDGE_AER_CAPABILITY;">PCI_EXPRESS_BRIDGE_AER_CAPABILITY</a></strong></p>
<p><strong><a href="pci_express_uncorrectable_error_status" title="typedef union _PCI_EXPRESS_UNCORRECTABLE_ERROR_STATUS {&#10;  struct {&#10;    ULONG Undefined : 1;&#10;    ULONG Reserved1 : 3;&#10;    ULONG DataLinkProtocolError : 1;&#10;    ULONG SurpriseDownError : 1;&#10;    ULONG Reserved2 : 6;&#10;    ULONG PoisonedTLP : 1;&#10;    ULONG FlowControlProtocolError : 1;&#10;    ULONG CompletionTimeout : 1;&#10;    ULONG CompleterAbort : 1;&#10;    ULONG UnexpectedCompletion : 1;&#10;    ULONG ReceiverOverflow : 1;&#10;    ULONG MalformedTLP : 1;&#10;    ULONG ECRCError : 1;&#10;    ULONG UnsupportedRequestError : 1;&#10;    ULONG AcsViolation : 1;&#10;    ULONG UncorrectableInternalError : 1;&#10;    ULONG MCBlockedTlp : 1;&#10;    ULONG AtomicOpEgressBlocked : 1;&#10;...">PCI_EXPRESS_UNCORRECTABLE_ERROR_STATUS</a></strong></p>
<p><strong><a href="pci_express_rootport_aer_capability" title="typedef struct _PCI_EXPRESS_ROOTPORT_AER_CAPABILITY {&#10;  PCI_EXPRESS_ENHANCED_CAPABILITY_HEADER   Header;&#10;  PCI_EXPRESS_UNCORRECTABLE_ERROR_STATUS   UncorrectableErrorStatus;&#10;  PCI_EXPRESS_UNCORRECTABLE_ERROR_MASK     UncorrectableErrorMask;&#10;  PCI_EXPRESS_UNCORRECTABLE_ERROR_SEVERITY UncorrectableErrorSeverity;&#10;  PCI_EXPRESS_CORRECTABLE_ERROR_STATUS     CorrectableErrorStatus;&#10;  PCI_EXPRESS_CORRECTABLE_ERROR_MASK       CorrectableErrorMask;&#10;  PCI_EXPRESS_AER_CAPABILITIES             CapabilitiesAndControl;&#10;  ULONG                                    HeaderLog[4];&#10;  PCI_EXPRESS_ROOT_ERROR_COMMAND           RootErrorCommand;&#10;  PCI_EXPRESS_ROOT_ERROR_STATUS            RootErrorStatus;&#10;  PCI_EXPRESS_ERROR_SOURCE_ID              ErrorSourceId;&#10;} PCI_EXPRESS_ROOTPORT_AER_CAPABILITY, *PPCI_EXPRESS_ROOTPORT_AER_CAPABILITY;">PCI_EXPRESS_ROOTPORT_AER_CAPABILITY</a></strong></p>
<p><strong><a href="ppci_correctable_error_mask" title="typedef union _PCI_EXPRESS_CORRECTABLE_ERROR_MASK {&#10;  struct {&#10;    ULONG ReceiverError : 1;&#10;    ULONG Reserved1 : 5;&#10;    ULONG BadTLP : 1;&#10;    ULONG BadDLLP : 1;&#10;    ULONG ReplayNumRollover : 1;&#10;    ULONG Reserved2 : 3;&#10;    ULONG ReplayTimerTimeout : 1;&#10;    ULONG AdvisoryNonFatalError : 1;&#10;    ULONG CorrectedInternalError : 1;&#10;    ULONG HeaderLogOverflow : 1;&#10;    ULONG Reserved3 : 16;&#10;  } DUMMYSTRUCTNAME;&#10;  ULONG  AsULONG;&#10;} PCI_EXPRESS_CORRECTABLE_ERROR_MASK, *PPCI_CORRECTABLE_ERROR_MASK;">PCI_EXPRESS_CORRECTABLE_ERROR_MASK</a></strong></p>
<hr>
<div class="ntdoc-description-links">
<p>
<a target="_blank" href="https://learn.microsoft.com/windows-hardware/drivers/ddi/miniport/ns-miniport-_pci_express_aer_capability">View the official Windows Driver Kit DDI reference</a>
</p>
<a target="_blank" href="https://github.com/MicrosoftDocs/windows-driver-docs-ddi/blob/staging/wdk-ddi-src/content/miniport/ns-miniport-_pci_express_aer_capability.md">Edit description on GitHub</a>
</div>
</div>
<div class="ntdoc-description-title">
<h1>Windows Driver Kit DDI reference (ns-wdm-_pci_express_aer_capability)</h1>
</div>
<div class="ntdoc-description">
<h2>Description</h2>
<p>The <strong>PCI_EXPRESS_AER_CAPABILITY</strong> structure describes a PCI Express (PCIe) advanced error reporting capability structure.</p>
<h2>Members</h2>
<h3><code>Header</code></h3>
<p>A <strong><a href="pci_express_enhanced_capability_header" title="typedef struct _PCI_EXPRESS_ENHANCED_CAPABILITY_HEADER {&#10;  USHORT CapabilityID;&#10;  USHORT Version  :4;&#10;  USHORT Next  :12;&#10;} PCI_EXPRESS_ENHANCED_CAPABILITY_HEADER, *PPCI_EXPRESS_ENHANCED_CAPABILITY_HEADER;">PCI_EXPRESS_ENHANCED_CAPABILITY_HEADER</a></strong> structure that describes the header for this structure.</p>
<h3><code>UncorrectableErrorStatus</code></h3>
<p>A <strong><a href="pci_express_uncorrectable_error_status" title="typedef union _PCI_EXPRESS_UNCORRECTABLE_ERROR_STATUS {&#10;  struct {&#10;    ULONG Undefined : 1;&#10;    ULONG Reserved1 : 3;&#10;    ULONG DataLinkProtocolError : 1;&#10;    ULONG SurpriseDownError : 1;&#10;    ULONG Reserved2 : 6;&#10;    ULONG PoisonedTLP : 1;&#10;    ULONG FlowControlProtocolError : 1;&#10;    ULONG CompletionTimeout : 1;&#10;    ULONG CompleterAbort : 1;&#10;    ULONG UnexpectedCompletion : 1;&#10;    ULONG ReceiverOverflow : 1;&#10;    ULONG MalformedTLP : 1;&#10;    ULONG ECRCError : 1;&#10;    ULONG UnsupportedRequestError : 1;&#10;    ULONG AcsViolation : 1;&#10;    ULONG UncorrectableInternalError : 1;&#10;    ULONG MCBlockedTlp : 1;&#10;    ULONG AtomicOpEgressBlocked : 1;&#10;...">PCI_EXPRESS_UNCORRECTABLE_ERROR_STATUS</a></strong> structure that describes the PCIe uncorrectable error status register of the PCIe AER capability structure.</p>
<h3><code>UncorrectableErrorMask</code></h3>
<p>A <strong><a href="pci_express_uncorrectable_error_mask" title="typedef union _PCI_EXPRESS_UNCORRECTABLE_ERROR_MASK {&#10;  struct {&#10;    ULONG Undefined : 1;&#10;    ULONG Reserved1 : 3;&#10;    ULONG DataLinkProtocolError : 1;&#10;    ULONG SurpriseDownError : 1;&#10;    ULONG Reserved2 : 6;&#10;    ULONG PoisonedTLP : 1;&#10;    ULONG FlowControlProtocolError : 1;&#10;    ULONG CompletionTimeout : 1;&#10;    ULONG CompleterAbort : 1;&#10;    ULONG UnexpectedCompletion : 1;&#10;    ULONG ReceiverOverflow : 1;&#10;    ULONG MalformedTLP : 1;&#10;    ULONG ECRCError : 1;&#10;    ULONG UnsupportedRequestError : 1;&#10;    ULONG AcsViolation : 1;&#10;    ULONG UncorrectableInternalError : 1;&#10;    ULONG MCBlockedTlp : 1;&#10;    ULONG AtomicOpEgressBlocked : 1;&#10;...">PCI_EXPRESS_UNCORRECTABLE_ERROR_MASK</a></strong> structure that describes the PCIe uncorrectable error mask register of the PCIe AER capability structure.</p>
<h3><code>UncorrectableErrorSeverity</code></h3>
<p>A <strong><a href="pci_express_uncorrectable_error_severity" title="typedef union _PCI_EXPRESS_UNCORRECTABLE_ERROR_SEVERITY {&#10;  struct {&#10;    ULONG Undefined : 1;&#10;    ULONG Reserved1 : 3;&#10;    ULONG DataLinkProtocolError : 1;&#10;    ULONG SurpriseDownError : 1;&#10;    ULONG Reserved2 : 6;&#10;    ULONG PoisonedTLP : 1;&#10;    ULONG FlowControlProtocolError : 1;&#10;    ULONG CompletionTimeout : 1;&#10;    ULONG CompleterAbort : 1;&#10;    ULONG UnexpectedCompletion : 1;&#10;    ULONG ReceiverOverflow : 1;&#10;    ULONG MalformedTLP : 1;&#10;    ULONG ECRCError : 1;&#10;    ULONG UnsupportedRequestError : 1;&#10;    ULONG AcsViolation : 1;&#10;    ULONG UncorrectableInternalError : 1;&#10;    ULONG MCBlockedTlp : 1;&#10;    ULONG AtomicOpEgressBlocked : 1;&#10;...">PCI_EXPRESS_UNCORRECTABLE_ERROR_SEVERITY</a></strong> structure that describes the PCIe uncorrectable error severity register of the PCIe AER capability structure.</p>
<h3><code>CorrectableErrorStatus</code></h3>
<p>A <strong><a href="ppci_correctable_error_status" title="typedef union _PCI_EXPRESS_CORRECTABLE_ERROR_STATUS {&#10;  struct {&#10;    ULONG ReceiverError : 1;&#10;    ULONG Reserved1 : 5;&#10;    ULONG BadTLP : 1;&#10;    ULONG BadDLLP : 1;&#10;    ULONG ReplayNumRollover : 1;&#10;    ULONG Reserved2 : 3;&#10;    ULONG ReplayTimerTimeout : 1;&#10;    ULONG AdvisoryNonFatalError : 1;&#10;    ULONG CorrectedInternalError : 1;&#10;    ULONG HeaderLogOverflow : 1;&#10;    ULONG Reserved3 : 16;&#10;  } DUMMYSTRUCTNAME;&#10;  ULONG  AsULONG;&#10;} PCI_EXPRESS_CORRECTABLE_ERROR_STATUS, *PPCI_CORRECTABLE_ERROR_STATUS;">PCI_EXPRESS_CORRECTABLE_ERROR_STATUS</a></strong> structure that describes the PCIe correctable error status register of the PCIe AER capability structure.</p>
<h3><code>CorrectableErrorMask</code></h3>
<p>A <strong><a href="ppci_correctable_error_mask" title="typedef union _PCI_EXPRESS_CORRECTABLE_ERROR_MASK {&#10;  struct {&#10;    ULONG ReceiverError : 1;&#10;    ULONG Reserved1 : 5;&#10;    ULONG BadTLP : 1;&#10;    ULONG BadDLLP : 1;&#10;    ULONG ReplayNumRollover : 1;&#10;    ULONG Reserved2 : 3;&#10;    ULONG ReplayTimerTimeout : 1;&#10;    ULONG AdvisoryNonFatalError : 1;&#10;    ULONG CorrectedInternalError : 1;&#10;    ULONG HeaderLogOverflow : 1;&#10;    ULONG Reserved3 : 16;&#10;  } DUMMYSTRUCTNAME;&#10;  ULONG  AsULONG;&#10;} PCI_EXPRESS_CORRECTABLE_ERROR_MASK, *PPCI_CORRECTABLE_ERROR_MASK;">PCI_EXPRESS_CORRECTABLE_ERROR_MASK</a></strong> structure that describes the PCIe correctable error mask register of the PCIe AER capability structure.</p>
<h3><code>CapabilitiesAndControl</code></h3>
<p>A <strong><a href="pci_express_aer_capabilities" title="typedef union _PCI_EXPRESS_AER_CAPABILITIES {&#10;  struct {&#10;    ULONG FirstErrorPointer : 5;&#10;    ULONG ECRCGenerationCapable : 1;&#10;    ULONG ECRCGenerationEnable : 1;&#10;    ULONG ECRCCheckCapable : 1;&#10;    ULONG ECRCCheckEnable : 1;&#10;    ULONG MultipleHeaderRecordingCapable : 1;&#10;    ULONG MultipleHeaderRecordingEnable : 1;&#10;    ULONG TlpPrefixLogPresent : 1;&#10;    ULONG Reserved : 20;&#10;  } DUMMYSTRUCTNAME;&#10;  ULONG  AsULONG;&#10;} PCI_EXPRESS_AER_CAPABILITIES, *PPCI_EXPRESS_AER_CAPABILITIES;">PCI_EXPRESS_AER_CAPABILITIES</a></strong> structure that describes the PCIe advanced error capabilities and control register of the PCIe AER capability structure.</p>
<h3><code>HeaderLog</code></h3>
<p>An array of four 32-bit values that together contain the header for the transaction layer packet (TLP) that corresponds to a detected error.</p>
<p>Within each 32-bit value in the array, the bytes of the TLP are in big-endian byte order.</p>
<h3><code>SecUncorrectableErrorStatus</code></h3>
<p>A <strong><a href="pci_express_sec_uncorrectable_error_status" title="typedef union _PCI_EXPRESS_SEC_UNCORRECTABLE_ERROR_STATUS {&#10;  struct {&#10;    ULONG TargetAbortOnSplitCompletion : 1;&#10;    ULONG MasterAbortOnSplitCompletion : 1;&#10;    ULONG ReceivedTargetAbort : 1;&#10;    ULONG ReceivedMasterAbort : 1;&#10;    ULONG RsvdZ : 1;&#10;    ULONG UnexpectedSplitCompletionError : 1;&#10;    ULONG UncorrectableSplitCompletion : 1;&#10;    ULONG UncorrectableDataError : 1;&#10;    ULONG UncorrectableAttributeError : 1;&#10;    ULONG UncorrectableAddressError : 1;&#10;    ULONG DelayedTransactionDiscardTimerExpired : 1;&#10;    ULONG PERRAsserted : 1;&#10;    ULONG SERRAsserted : 1;&#10;    ULONG InternalBridgeError : 1;&#10;    ULONG Reserved : 18;&#10;  } DUMMYSTRUCTNAME;&#10;  ULONG  AsULONG;&#10;} PCI_EXPRESS_SEC_UNCORRECTABLE_ERROR_STATUS, *PPCI_EXPRESS_SEC_UNCORRECTABLE_ERROR_STATUS;">PCI_EXPRESS_SEC_UNCORRECTABLE_ERROR_STATUS</a></strong> structure that describes the PCIe secondary uncorrectable error status register of the PCIe AER capability structure.</p>
<h3><code>SecUncorrectableErrorMask</code></h3>
<p>A <strong><a href="pci_express_sec_uncorrectable_error_mask" title="typedef union _PCI_EXPRESS_SEC_UNCORRECTABLE_ERROR_MASK {&#10;  struct {&#10;    ULONG TargetAbortOnSplitCompletion : 1;&#10;    ULONG MasterAbortOnSplitCompletion : 1;&#10;    ULONG ReceivedTargetAbort : 1;&#10;    ULONG ReceivedMasterAbort : 1;&#10;    ULONG RsvdZ : 1;&#10;    ULONG UnexpectedSplitCompletionError : 1;&#10;    ULONG UncorrectableSplitCompletion : 1;&#10;    ULONG UncorrectableDataError : 1;&#10;    ULONG UncorrectableAttributeError : 1;&#10;    ULONG UncorrectableAddressError : 1;&#10;    ULONG DelayedTransactionDiscardTimerExpired : 1;&#10;    ULONG PERRAsserted : 1;&#10;    ULONG SERRAsserted : 1;&#10;    ULONG InternalBridgeError : 1;&#10;    ULONG Reserved : 18;&#10;  } DUMMYSTRUCTNAME;&#10;  ULONG  AsULONG;&#10;} PCI_EXPRESS_SEC_UNCORRECTABLE_ERROR_MASK, *PPCI_EXPRESS_SEC_UNCORRECTABLE_ERROR_MASK;">PCI_EXPRESS_SEC_UNCORRECTABLE_ERROR_MASK</a></strong> structure that describes the PCIe secondary uncorrectable error mask register of the PCIe AER capability structure.</p>
<h3><code>SecUncorrectableErrorSeverity</code></h3>
<p>A <strong><a href="pci_express_sec_uncorrectable_error_severity" title="typedef union _PCI_EXPRESS_SEC_UNCORRECTABLE_ERROR_SEVERITY {&#10;  struct {&#10;    ULONG TargetAbortOnSplitCompletion : 1;&#10;    ULONG MasterAbortOnSplitCompletion : 1;&#10;    ULONG ReceivedTargetAbort : 1;&#10;    ULONG ReceivedMasterAbort : 1;&#10;    ULONG RsvdZ : 1;&#10;    ULONG UnexpectedSplitCompletionError : 1;&#10;    ULONG UncorrectableSplitCompletion : 1;&#10;    ULONG UncorrectableDataError : 1;&#10;    ULONG UncorrectableAttributeError : 1;&#10;    ULONG UncorrectableAddressError : 1;&#10;    ULONG DelayedTransactionDiscardTimerExpired : 1;&#10;    ULONG PERRAsserted : 1;&#10;    ULONG SERRAsserted : 1;&#10;    ULONG InternalBridgeError : 1;&#10;    ULONG Reserved : 18;&#10;  } DUMMYSTRUCTNAME;&#10;  ULONG  AsULONG;&#10;} PCI_EXPRESS_SEC_UNCORRECTABLE_ERROR_SEVERITY, *PPCI_EXPRESS_SEC_UNCORRECTABLE_ERROR_SEVERITY;">PCI_EXPRESS_SEC_UNCORRECTABLE_ERROR_SEVERITY</a></strong> structure that describes the PCIe secondary uncorrectable error severity register of the PCIe AER capability structure.</p>
<h3><code>SecCapabilitiesAndControl</code></h3>
<p>A <strong><a href="pci_express_sec_aer_capabilities" title="typedef union _PCI_EXPRESS_SEC_AER_CAPABILITIES {&#10;  struct {&#10;    ULONG SecondaryUncorrectableFirstErrorPtr : 5;&#10;    ULONG Reserved : 27;&#10;  } DUMMYSTRUCTNAME;&#10;  ULONG  AsULONG;&#10;} PCI_EXPRESS_SEC_AER_CAPABILITIES, *PPCI_EXPRESS_SEC_AER_CAPABILITIES;">PCI_EXPRESS_SEC_AER_CAPABILITIES</a></strong> structure that describes the PCIe secondary error capabilities and control register of the PCIe AER capability structure.</p>
<h3><code>SecHeaderLog</code></h3>
<p>An array of four 32-bit values that together contain the header for the transaction on the secondary interface that generated an error.</p>
<h2>Syntax</h2>
<pre><code class="language-cpp">typedef struct _PCI_EXPRESS_AER_CAPABILITY {
  <a href="pci_express_enhanced_capability_header" title="typedef struct _PCI_EXPRESS_ENHANCED_CAPABILITY_HEADER {&#10;  USHORT CapabilityID;&#10;  USHORT Version  :4;&#10;  USHORT Next  :12;&#10;} PCI_EXPRESS_ENHANCED_CAPABILITY_HEADER, *PPCI_EXPRESS_ENHANCED_CAPABILITY_HEADER;">PCI_EXPRESS_ENHANCED_CAPABILITY_HEADER</a>       Header;
  <a href="pci_express_uncorrectable_error_status" title="typedef union _PCI_EXPRESS_UNCORRECTABLE_ERROR_STATUS {&#10;  struct {&#10;    ULONG Undefined : 1;&#10;    ULONG Reserved1 : 3;&#10;    ULONG DataLinkProtocolError : 1;&#10;    ULONG SurpriseDownError : 1;&#10;    ULONG Reserved2 : 6;&#10;    ULONG PoisonedTLP : 1;&#10;    ULONG FlowControlProtocolError : 1;&#10;    ULONG CompletionTimeout : 1;&#10;    ULONG CompleterAbort : 1;&#10;    ULONG UnexpectedCompletion : 1;&#10;    ULONG ReceiverOverflow : 1;&#10;    ULONG MalformedTLP : 1;&#10;    ULONG ECRCError : 1;&#10;    ULONG UnsupportedRequestError : 1;&#10;    ULONG AcsViolation : 1;&#10;    ULONG UncorrectableInternalError : 1;&#10;    ULONG MCBlockedTlp : 1;&#10;    ULONG AtomicOpEgressBlocked : 1;&#10;...">PCI_EXPRESS_UNCORRECTABLE_ERROR_STATUS</a>       UncorrectableErrorStatus;
  <a href="pci_express_uncorrectable_error_mask" title="typedef union _PCI_EXPRESS_UNCORRECTABLE_ERROR_MASK {&#10;  struct {&#10;    ULONG Undefined : 1;&#10;    ULONG Reserved1 : 3;&#10;    ULONG DataLinkProtocolError : 1;&#10;    ULONG SurpriseDownError : 1;&#10;    ULONG Reserved2 : 6;&#10;    ULONG PoisonedTLP : 1;&#10;    ULONG FlowControlProtocolError : 1;&#10;    ULONG CompletionTimeout : 1;&#10;    ULONG CompleterAbort : 1;&#10;    ULONG UnexpectedCompletion : 1;&#10;    ULONG ReceiverOverflow : 1;&#10;    ULONG MalformedTLP : 1;&#10;    ULONG ECRCError : 1;&#10;    ULONG UnsupportedRequestError : 1;&#10;    ULONG AcsViolation : 1;&#10;    ULONG UncorrectableInternalError : 1;&#10;    ULONG MCBlockedTlp : 1;&#10;    ULONG AtomicOpEgressBlocked : 1;&#10;...">PCI_EXPRESS_UNCORRECTABLE_ERROR_MASK</a>         UncorrectableErrorMask;
  <a href="pci_express_uncorrectable_error_severity" title="typedef union _PCI_EXPRESS_UNCORRECTABLE_ERROR_SEVERITY {&#10;  struct {&#10;    ULONG Undefined : 1;&#10;    ULONG Reserved1 : 3;&#10;    ULONG DataLinkProtocolError : 1;&#10;    ULONG SurpriseDownError : 1;&#10;    ULONG Reserved2 : 6;&#10;    ULONG PoisonedTLP : 1;&#10;    ULONG FlowControlProtocolError : 1;&#10;    ULONG CompletionTimeout : 1;&#10;    ULONG CompleterAbort : 1;&#10;    ULONG UnexpectedCompletion : 1;&#10;    ULONG ReceiverOverflow : 1;&#10;    ULONG MalformedTLP : 1;&#10;    ULONG ECRCError : 1;&#10;    ULONG UnsupportedRequestError : 1;&#10;    ULONG AcsViolation : 1;&#10;    ULONG UncorrectableInternalError : 1;&#10;    ULONG MCBlockedTlp : 1;&#10;    ULONG AtomicOpEgressBlocked : 1;&#10;...">PCI_EXPRESS_UNCORRECTABLE_ERROR_SEVERITY</a>     UncorrectableErrorSeverity;
  <a href="ppci_correctable_error_status" title="typedef union _PCI_EXPRESS_CORRECTABLE_ERROR_STATUS {&#10;  struct {&#10;    ULONG ReceiverError : 1;&#10;    ULONG Reserved1 : 5;&#10;    ULONG BadTLP : 1;&#10;    ULONG BadDLLP : 1;&#10;    ULONG ReplayNumRollover : 1;&#10;    ULONG Reserved2 : 3;&#10;    ULONG ReplayTimerTimeout : 1;&#10;    ULONG AdvisoryNonFatalError : 1;&#10;    ULONG CorrectedInternalError : 1;&#10;    ULONG HeaderLogOverflow : 1;&#10;    ULONG Reserved3 : 16;&#10;  } DUMMYSTRUCTNAME;&#10;  ULONG  AsULONG;&#10;} PCI_EXPRESS_CORRECTABLE_ERROR_STATUS, *PPCI_CORRECTABLE_ERROR_STATUS;">PCI_EXPRESS_CORRECTABLE_ERROR_STATUS</a>         CorrectableErrorStatus;
  <a href="ppci_correctable_error_mask" title="typedef union _PCI_EXPRESS_CORRECTABLE_ERROR_MASK {&#10;  struct {&#10;    ULONG ReceiverError : 1;&#10;    ULONG Reserved1 : 5;&#10;    ULONG BadTLP : 1;&#10;    ULONG BadDLLP : 1;&#10;    ULONG ReplayNumRollover : 1;&#10;    ULONG Reserved2 : 3;&#10;    ULONG ReplayTimerTimeout : 1;&#10;    ULONG AdvisoryNonFatalError : 1;&#10;    ULONG CorrectedInternalError : 1;&#10;    ULONG HeaderLogOverflow : 1;&#10;    ULONG Reserved3 : 16;&#10;  } DUMMYSTRUCTNAME;&#10;  ULONG  AsULONG;&#10;} PCI_EXPRESS_CORRECTABLE_ERROR_MASK, *PPCI_CORRECTABLE_ERROR_MASK;">PCI_EXPRESS_CORRECTABLE_ERROR_MASK</a>           CorrectableErrorMask;
  <a href="pci_express_aer_capabilities" title="typedef union _PCI_EXPRESS_AER_CAPABILITIES {&#10;  struct {&#10;    ULONG FirstErrorPointer : 5;&#10;    ULONG ECRCGenerationCapable : 1;&#10;    ULONG ECRCGenerationEnable : 1;&#10;    ULONG ECRCCheckCapable : 1;&#10;    ULONG ECRCCheckEnable : 1;&#10;    ULONG MultipleHeaderRecordingCapable : 1;&#10;    ULONG MultipleHeaderRecordingEnable : 1;&#10;    ULONG TlpPrefixLogPresent : 1;&#10;    ULONG Reserved : 20;&#10;  } DUMMYSTRUCTNAME;&#10;  ULONG  AsULONG;&#10;} PCI_EXPRESS_AER_CAPABILITIES, *PPCI_EXPRESS_AER_CAPABILITIES;">PCI_EXPRESS_AER_CAPABILITIES</a>                 CapabilitiesAndControl;
  <a href="ulong" title="typedef unsigned long ULONG;">ULONG</a>                                        HeaderLog[4];
  <a href="pci_express_sec_uncorrectable_error_status" title="typedef union _PCI_EXPRESS_SEC_UNCORRECTABLE_ERROR_STATUS {&#10;  struct {&#10;    ULONG TargetAbortOnSplitCompletion : 1;&#10;    ULONG MasterAbortOnSplitCompletion : 1;&#10;    ULONG ReceivedTargetAbort : 1;&#10;    ULONG ReceivedMasterAbort : 1;&#10;    ULONG RsvdZ : 1;&#10;    ULONG UnexpectedSplitCompletionError : 1;&#10;    ULONG UncorrectableSplitCompletion : 1;&#10;    ULONG UncorrectableDataError : 1;&#10;    ULONG UncorrectableAttributeError : 1;&#10;    ULONG UncorrectableAddressError : 1;&#10;    ULONG DelayedTransactionDiscardTimerExpired : 1;&#10;    ULONG PERRAsserted : 1;&#10;    ULONG SERRAsserted : 1;&#10;    ULONG InternalBridgeError : 1;&#10;    ULONG Reserved : 18;&#10;  } DUMMYSTRUCTNAME;&#10;  ULONG  AsULONG;&#10;} PCI_EXPRESS_SEC_UNCORRECTABLE_ERROR_STATUS, *PPCI_EXPRESS_SEC_UNCORRECTABLE_ERROR_STATUS;">PCI_EXPRESS_SEC_UNCORRECTABLE_ERROR_STATUS</a>   SecUncorrectableErrorStatus;
  <a href="pci_express_sec_uncorrectable_error_mask" title="typedef union _PCI_EXPRESS_SEC_UNCORRECTABLE_ERROR_MASK {&#10;  struct {&#10;    ULONG TargetAbortOnSplitCompletion : 1;&#10;    ULONG MasterAbortOnSplitCompletion : 1;&#10;    ULONG ReceivedTargetAbort : 1;&#10;    ULONG ReceivedMasterAbort : 1;&#10;    ULONG RsvdZ : 1;&#10;    ULONG UnexpectedSplitCompletionError : 1;&#10;    ULONG UncorrectableSplitCompletion : 1;&#10;    ULONG UncorrectableDataError : 1;&#10;    ULONG UncorrectableAttributeError : 1;&#10;    ULONG UncorrectableAddressError : 1;&#10;    ULONG DelayedTransactionDiscardTimerExpired : 1;&#10;    ULONG PERRAsserted : 1;&#10;    ULONG SERRAsserted : 1;&#10;    ULONG InternalBridgeError : 1;&#10;    ULONG Reserved : 18;&#10;  } DUMMYSTRUCTNAME;&#10;  ULONG  AsULONG;&#10;} PCI_EXPRESS_SEC_UNCORRECTABLE_ERROR_MASK, *PPCI_EXPRESS_SEC_UNCORRECTABLE_ERROR_MASK;">PCI_EXPRESS_SEC_UNCORRECTABLE_ERROR_MASK</a>     SecUncorrectableErrorMask;
  <a href="pci_express_sec_uncorrectable_error_severity" title="typedef union _PCI_EXPRESS_SEC_UNCORRECTABLE_ERROR_SEVERITY {&#10;  struct {&#10;    ULONG TargetAbortOnSplitCompletion : 1;&#10;    ULONG MasterAbortOnSplitCompletion : 1;&#10;    ULONG ReceivedTargetAbort : 1;&#10;    ULONG ReceivedMasterAbort : 1;&#10;    ULONG RsvdZ : 1;&#10;    ULONG UnexpectedSplitCompletionError : 1;&#10;    ULONG UncorrectableSplitCompletion : 1;&#10;    ULONG UncorrectableDataError : 1;&#10;    ULONG UncorrectableAttributeError : 1;&#10;    ULONG UncorrectableAddressError : 1;&#10;    ULONG DelayedTransactionDiscardTimerExpired : 1;&#10;    ULONG PERRAsserted : 1;&#10;    ULONG SERRAsserted : 1;&#10;    ULONG InternalBridgeError : 1;&#10;    ULONG Reserved : 18;&#10;  } DUMMYSTRUCTNAME;&#10;  ULONG  AsULONG;&#10;} PCI_EXPRESS_SEC_UNCORRECTABLE_ERROR_SEVERITY, *PPCI_EXPRESS_SEC_UNCORRECTABLE_ERROR_SEVERITY;">PCI_EXPRESS_SEC_UNCORRECTABLE_ERROR_SEVERITY</a> SecUncorrectableErrorSeverity;
  <a href="pci_express_sec_aer_capabilities" title="typedef union _PCI_EXPRESS_SEC_AER_CAPABILITIES {&#10;  struct {&#10;    ULONG SecondaryUncorrectableFirstErrorPtr : 5;&#10;    ULONG Reserved : 27;&#10;  } DUMMYSTRUCTNAME;&#10;  ULONG  AsULONG;&#10;} PCI_EXPRESS_SEC_AER_CAPABILITIES, *PPCI_EXPRESS_SEC_AER_CAPABILITIES;">PCI_EXPRESS_SEC_AER_CAPABILITIES</a>             SecCapabilitiesAndControl;
  <a href="ulong" title="typedef unsigned long ULONG;">ULONG</a>                                        SecHeaderLog[4];
} PCI_EXPRESS_AER_CAPABILITY, *PPCI_EXPRESS_AER_CAPABILITY;
</code></pre>
<h2>Remarks</h2>
<p>PCIe bridge devices use the <strong><a href="pci_express_bridge_aer_capability" title="typedef struct _PCI_EXPRESS_BRIDGE_AER_CAPABILITY {&#10;  PCI_EXPRESS_ENHANCED_CAPABILITY_HEADER       Header;&#10;  PCI_EXPRESS_UNCORRECTABLE_ERROR_STATUS       UncorrectableErrorStatus;&#10;  PCI_EXPRESS_UNCORRECTABLE_ERROR_MASK         UncorrectableErrorMask;&#10;  PCI_EXPRESS_UNCORRECTABLE_ERROR_SEVERITY     UncorrectableErrorSeverity;&#10;  PCI_EXPRESS_CORRECTABLE_ERROR_STATUS         CorrectableErrorStatus;&#10;  PCI_EXPRESS_CORRECTABLE_ERROR_MASK           CorrectableErrorMask;&#10;  PCI_EXPRESS_AER_CAPABILITIES                 CapabilitiesAndControl;&#10;  ULONG                                        HeaderLog[4];&#10;  PCI_EXPRESS_SEC_UNCORRECTABLE_ERROR_STATUS   SecUncorrectableErrorStatus;&#10;  PCI_EXPRESS_SEC_UNCORRECTABLE_ERROR_MASK     SecUncorrectableErrorMask;&#10;  PCI_EXPRESS_SEC_UNCORRECTABLE_ERROR_SEVERITY SecUncorrectableErrorSeverity;&#10;  PCI_EXPRESS_SEC_AER_CAPABILITIES             SecCapabilitiesAndControl;&#10;  ULONG                                        SecHeaderLog[4];&#10;} PCI_EXPRESS_BRIDGE_AER_CAPABILITY, *PPCI_EXPRESS_BRIDGE_AER_CAPABILITY;">PCI_EXPRESS_BRIDGE_AER_CAPABILITY</a></strong> structure instead of the PCI_EXPRESS_AER_CAPABILITY structure to describe the PCIe advanced error reporting capability structure.</p>
<p>Root ports and root complex event collectors use the <strong><a href="pci_express_rootport_aer_capability" title="typedef struct _PCI_EXPRESS_ROOTPORT_AER_CAPABILITY {&#10;  PCI_EXPRESS_ENHANCED_CAPABILITY_HEADER   Header;&#10;  PCI_EXPRESS_UNCORRECTABLE_ERROR_STATUS   UncorrectableErrorStatus;&#10;  PCI_EXPRESS_UNCORRECTABLE_ERROR_MASK     UncorrectableErrorMask;&#10;  PCI_EXPRESS_UNCORRECTABLE_ERROR_SEVERITY UncorrectableErrorSeverity;&#10;  PCI_EXPRESS_CORRECTABLE_ERROR_STATUS     CorrectableErrorStatus;&#10;  PCI_EXPRESS_CORRECTABLE_ERROR_MASK       CorrectableErrorMask;&#10;  PCI_EXPRESS_AER_CAPABILITIES             CapabilitiesAndControl;&#10;  ULONG                                    HeaderLog[4];&#10;  PCI_EXPRESS_ROOT_ERROR_COMMAND           RootErrorCommand;&#10;  PCI_EXPRESS_ROOT_ERROR_STATUS            RootErrorStatus;&#10;  PCI_EXPRESS_ERROR_SOURCE_ID              ErrorSourceId;&#10;} PCI_EXPRESS_ROOTPORT_AER_CAPABILITY, *PPCI_EXPRESS_ROOTPORT_AER_CAPABILITY;">PCI_EXPRESS_ROOTPORT_AER_CAPABILITY</a></strong> structure instead of the PCI_EXPRESS_AER_CAPABILITY structure to describe the PCIe advanced error reporting capability structure.</p>
<p>For additional information about the PCIe advanced error reporting capability structure, see the <a rel="noopener" target="_blank" href="https://pcisig.com/specifications/pciexpress/">PCI Express Specification</a>.</p>
<h2>See also</h2>
<p><strong><a href="ppci_correctable_error_status" title="typedef union _PCI_EXPRESS_CORRECTABLE_ERROR_STATUS {&#10;  struct {&#10;    ULONG ReceiverError : 1;&#10;    ULONG Reserved1 : 5;&#10;    ULONG BadTLP : 1;&#10;    ULONG BadDLLP : 1;&#10;    ULONG ReplayNumRollover : 1;&#10;    ULONG Reserved2 : 3;&#10;    ULONG ReplayTimerTimeout : 1;&#10;    ULONG AdvisoryNonFatalError : 1;&#10;    ULONG CorrectedInternalError : 1;&#10;    ULONG HeaderLogOverflow : 1;&#10;    ULONG Reserved3 : 16;&#10;  } DUMMYSTRUCTNAME;&#10;  ULONG  AsULONG;&#10;} PCI_EXPRESS_CORRECTABLE_ERROR_STATUS, *PPCI_CORRECTABLE_ERROR_STATUS;">PCI_EXPRESS_CORRECTABLE_ERROR_STATUS</a></strong></p>
<p><strong><a href="pci_express_uncorrectable_error_severity" title="typedef union _PCI_EXPRESS_UNCORRECTABLE_ERROR_SEVERITY {&#10;  struct {&#10;    ULONG Undefined : 1;&#10;    ULONG Reserved1 : 3;&#10;    ULONG DataLinkProtocolError : 1;&#10;    ULONG SurpriseDownError : 1;&#10;    ULONG Reserved2 : 6;&#10;    ULONG PoisonedTLP : 1;&#10;    ULONG FlowControlProtocolError : 1;&#10;    ULONG CompletionTimeout : 1;&#10;    ULONG CompleterAbort : 1;&#10;    ULONG UnexpectedCompletion : 1;&#10;    ULONG ReceiverOverflow : 1;&#10;    ULONG MalformedTLP : 1;&#10;    ULONG ECRCError : 1;&#10;    ULONG UnsupportedRequestError : 1;&#10;    ULONG AcsViolation : 1;&#10;    ULONG UncorrectableInternalError : 1;&#10;    ULONG MCBlockedTlp : 1;&#10;    ULONG AtomicOpEgressBlocked : 1;&#10;...">PCI_EXPRESS_UNCORRECTABLE_ERROR_SEVERITY</a></strong></p>
<p><strong><a href="pci_express_uncorrectable_error_mask" title="typedef union _PCI_EXPRESS_UNCORRECTABLE_ERROR_MASK {&#10;  struct {&#10;    ULONG Undefined : 1;&#10;    ULONG Reserved1 : 3;&#10;    ULONG DataLinkProtocolError : 1;&#10;    ULONG SurpriseDownError : 1;&#10;    ULONG Reserved2 : 6;&#10;    ULONG PoisonedTLP : 1;&#10;    ULONG FlowControlProtocolError : 1;&#10;    ULONG CompletionTimeout : 1;&#10;    ULONG CompleterAbort : 1;&#10;    ULONG UnexpectedCompletion : 1;&#10;    ULONG ReceiverOverflow : 1;&#10;    ULONG MalformedTLP : 1;&#10;    ULONG ECRCError : 1;&#10;    ULONG UnsupportedRequestError : 1;&#10;    ULONG AcsViolation : 1;&#10;    ULONG UncorrectableInternalError : 1;&#10;    ULONG MCBlockedTlp : 1;&#10;    ULONG AtomicOpEgressBlocked : 1;&#10;...">PCI_EXPRESS_UNCORRECTABLE_ERROR_MASK</a></strong></p>
<p><strong><a href="pci_express_aer_capabilities" title="typedef union _PCI_EXPRESS_AER_CAPABILITIES {&#10;  struct {&#10;    ULONG FirstErrorPointer : 5;&#10;    ULONG ECRCGenerationCapable : 1;&#10;    ULONG ECRCGenerationEnable : 1;&#10;    ULONG ECRCCheckCapable : 1;&#10;    ULONG ECRCCheckEnable : 1;&#10;    ULONG MultipleHeaderRecordingCapable : 1;&#10;    ULONG MultipleHeaderRecordingEnable : 1;&#10;    ULONG TlpPrefixLogPresent : 1;&#10;    ULONG Reserved : 20;&#10;  } DUMMYSTRUCTNAME;&#10;  ULONG  AsULONG;&#10;} PCI_EXPRESS_AER_CAPABILITIES, *PPCI_EXPRESS_AER_CAPABILITIES;">PCI_EXPRESS_AER_CAPABILITIES</a></strong></p>
<p><strong><a href="pci_express_enhanced_capability_header" title="typedef struct _PCI_EXPRESS_ENHANCED_CAPABILITY_HEADER {&#10;  USHORT CapabilityID;&#10;  USHORT Version  :4;&#10;  USHORT Next  :12;&#10;} PCI_EXPRESS_ENHANCED_CAPABILITY_HEADER, *PPCI_EXPRESS_ENHANCED_CAPABILITY_HEADER;">PCI_EXPRESS_ENHANCED_CAPABILITY_HEADER</a></strong></p>
<p><strong><a href="pci_express_bridge_aer_capability" title="typedef struct _PCI_EXPRESS_BRIDGE_AER_CAPABILITY {&#10;  PCI_EXPRESS_ENHANCED_CAPABILITY_HEADER       Header;&#10;  PCI_EXPRESS_UNCORRECTABLE_ERROR_STATUS       UncorrectableErrorStatus;&#10;  PCI_EXPRESS_UNCORRECTABLE_ERROR_MASK         UncorrectableErrorMask;&#10;  PCI_EXPRESS_UNCORRECTABLE_ERROR_SEVERITY     UncorrectableErrorSeverity;&#10;  PCI_EXPRESS_CORRECTABLE_ERROR_STATUS         CorrectableErrorStatus;&#10;  PCI_EXPRESS_CORRECTABLE_ERROR_MASK           CorrectableErrorMask;&#10;  PCI_EXPRESS_AER_CAPABILITIES                 CapabilitiesAndControl;&#10;  ULONG                                        HeaderLog[4];&#10;  PCI_EXPRESS_SEC_UNCORRECTABLE_ERROR_STATUS   SecUncorrectableErrorStatus;&#10;  PCI_EXPRESS_SEC_UNCORRECTABLE_ERROR_MASK     SecUncorrectableErrorMask;&#10;  PCI_EXPRESS_SEC_UNCORRECTABLE_ERROR_SEVERITY SecUncorrectableErrorSeverity;&#10;  PCI_EXPRESS_SEC_AER_CAPABILITIES             SecCapabilitiesAndControl;&#10;  ULONG                                        SecHeaderLog[4];&#10;} PCI_EXPRESS_BRIDGE_AER_CAPABILITY, *PPCI_EXPRESS_BRIDGE_AER_CAPABILITY;">PCI_EXPRESS_BRIDGE_AER_CAPABILITY</a></strong></p>
<p><strong><a href="pci_express_uncorrectable_error_status" title="typedef union _PCI_EXPRESS_UNCORRECTABLE_ERROR_STATUS {&#10;  struct {&#10;    ULONG Undefined : 1;&#10;    ULONG Reserved1 : 3;&#10;    ULONG DataLinkProtocolError : 1;&#10;    ULONG SurpriseDownError : 1;&#10;    ULONG Reserved2 : 6;&#10;    ULONG PoisonedTLP : 1;&#10;    ULONG FlowControlProtocolError : 1;&#10;    ULONG CompletionTimeout : 1;&#10;    ULONG CompleterAbort : 1;&#10;    ULONG UnexpectedCompletion : 1;&#10;    ULONG ReceiverOverflow : 1;&#10;    ULONG MalformedTLP : 1;&#10;    ULONG ECRCError : 1;&#10;    ULONG UnsupportedRequestError : 1;&#10;    ULONG AcsViolation : 1;&#10;    ULONG UncorrectableInternalError : 1;&#10;    ULONG MCBlockedTlp : 1;&#10;    ULONG AtomicOpEgressBlocked : 1;&#10;...">PCI_EXPRESS_UNCORRECTABLE_ERROR_STATUS</a></strong></p>
<p><strong><a href="pci_express_rootport_aer_capability" title="typedef struct _PCI_EXPRESS_ROOTPORT_AER_CAPABILITY {&#10;  PCI_EXPRESS_ENHANCED_CAPABILITY_HEADER   Header;&#10;  PCI_EXPRESS_UNCORRECTABLE_ERROR_STATUS   UncorrectableErrorStatus;&#10;  PCI_EXPRESS_UNCORRECTABLE_ERROR_MASK     UncorrectableErrorMask;&#10;  PCI_EXPRESS_UNCORRECTABLE_ERROR_SEVERITY UncorrectableErrorSeverity;&#10;  PCI_EXPRESS_CORRECTABLE_ERROR_STATUS     CorrectableErrorStatus;&#10;  PCI_EXPRESS_CORRECTABLE_ERROR_MASK       CorrectableErrorMask;&#10;  PCI_EXPRESS_AER_CAPABILITIES             CapabilitiesAndControl;&#10;  ULONG                                    HeaderLog[4];&#10;  PCI_EXPRESS_ROOT_ERROR_COMMAND           RootErrorCommand;&#10;  PCI_EXPRESS_ROOT_ERROR_STATUS            RootErrorStatus;&#10;  PCI_EXPRESS_ERROR_SOURCE_ID              ErrorSourceId;&#10;} PCI_EXPRESS_ROOTPORT_AER_CAPABILITY, *PPCI_EXPRESS_ROOTPORT_AER_CAPABILITY;">PCI_EXPRESS_ROOTPORT_AER_CAPABILITY</a></strong></p>
<p><strong><a href="ppci_correctable_error_mask" title="typedef union _PCI_EXPRESS_CORRECTABLE_ERROR_MASK {&#10;  struct {&#10;    ULONG ReceiverError : 1;&#10;    ULONG Reserved1 : 5;&#10;    ULONG BadTLP : 1;&#10;    ULONG BadDLLP : 1;&#10;    ULONG ReplayNumRollover : 1;&#10;    ULONG Reserved2 : 3;&#10;    ULONG ReplayTimerTimeout : 1;&#10;    ULONG AdvisoryNonFatalError : 1;&#10;    ULONG CorrectedInternalError : 1;&#10;    ULONG HeaderLogOverflow : 1;&#10;    ULONG Reserved3 : 16;&#10;  } DUMMYSTRUCTNAME;&#10;  ULONG  AsULONG;&#10;} PCI_EXPRESS_CORRECTABLE_ERROR_MASK, *PPCI_CORRECTABLE_ERROR_MASK;">PCI_EXPRESS_CORRECTABLE_ERROR_MASK</a></strong></p>
<hr>
<div class="ntdoc-description-links">
<p>
<a target="_blank" href="https://learn.microsoft.com/windows-hardware/drivers/ddi/wdm/ns-wdm-_pci_express_aer_capability">View the official Windows Driver Kit DDI reference</a>
</p>
<a target="_blank" href="https://github.com/MicrosoftDocs/windows-driver-docs-ddi/blob/staging/wdk-ddi-src/content/wdm/ns-wdm-_pci_express_aer_capability.md">Edit description on GitHub</a>
</div>
</div>
</div>

    <!-- For sticky footer: https://stackoverflow.com/a/34146411 -->
    <div class="spacer"></div>
    <footer>
        By <a href="https://m417z.com/" target="_blank" rel="noopener">m417z</a> &bull;
        content by <a href="https://github.com/diversenok" target="_blank" rel="noopener">diversenok</a> &bull;
        <a href="https://github.com/m417z/ntdoc" target="_blank" rel="noopener">GitHub repository</a> &bull;
        <dark-mode-toggle permanent></dark-mode-toggle>
    </footer>
    <!-- Google tag (gtag.js) -->
    <script async src="https://www.googletagmanager.com/gtag/js?id=G-YWF4NP61SX"></script>
    <script>
        window.dataLayer = window.dataLayer || [];
        function gtag(){dataLayer.push(arguments);}
        gtag('js', new Date());

        gtag('config', 'G-YWF4NP61SX');
    </script>
    <script src="modules/jquery-3.7.0.min.js"></script>
    <script src="modules/q-1.5.1.js"></script>
    <script src="modules/virtual-select/virtual-select-jquery.min.js"></script>
    <script src="modules/popper-2.11.8.min.js"></script>
    <script src="modules/tippy-6.3.7.min.js"></script>
    <script src="modules/anchor-5.0.0.min.js"></script>
    <script src="modules/highlight.js/highlight.min.js"></script>
    <script type="module" src="modules/dark-mode-toggle-0.14.6.min.mjs"></script>
    <script src="ntdoc.js"></script>
</body>
</html>
