 
****************************************
Report : timing
        -path full
        -delay max
        -input_pins
        -max_paths 1
        -transition_time
        -capacitance
Design : vbw_cla_nci
Version: K-2015.06-SP4
Date   : Sun Apr 23 19:57:45 2017
****************************************

Operating Conditions: tt1p05v25c   Library: saed32rvt_tt1p05v25c
Wire Load Model Mode: enclosed

  Startpoint: s[63] (internal pin)
  Endpoint: s[63] (output port)
  Path Group: (none)
  Path Type: max

  Point                           Cap     Trans      Incr       Path
  ---------------------------------------------------------------------
  s[63] (out)                              0.00      0.00       0.00 r
  data arrival time                                             0.00
  ---------------------------------------------------------------------
  (Path is unconstrained)


1
