[
  {
    "author": [
      {
        "family": "Freeman",
        "given": "R.H."
      }
    ],
    "citation-number": [
      "1"
    ],
    "date": [
      "1989-09-26"
    ],
    "genre": [
      "U.S. Patent 4,870,302,"
    ],
    "title": [
      "Configurable electrical circuit having configurable logic elements and configurable interconnects"
    ],
    "type": "patent"
  },
  {
    "author": [
      {
        "family": "Zahiri",
        "given": "B."
      }
    ],
    "citation-number": [
      "2"
    ],
    "container-title": [
      "Proceedings of the International Conference on Computer Design"
    ],
    "pages": [
      "404–409"
    ],
    "title": [
      "Structured ASICs: opportunities and challenges"
    ],
    "type": "paper-conference",
    "volume": [
      "2003"
    ]
  },
  {
    "author": [
      {
        "family": "Taylor",
        "given": "R.R."
      },
      {
        "family": "Schmit",
        "given": "H."
      }
    ],
    "citation-number": [
      "3"
    ],
    "container-title": [
      "Proceedings of the International Symposium on Low Power Electronics and Design"
    ],
    "pages": [
      "74–77"
    ],
    "title": [
      "Creating a power-aware structured ASIC"
    ],
    "type": "paper-conference",
    "volume": [
      "2004"
    ]
  },
  {
    "author": [
      {
        "family": "Han",
        "given": "K.J."
      },
      {
        "family": "Chan",
        "given": "N."
      },
      {
        "family": "Kim",
        "given": "S."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "4"
    ],
    "container-title": [
      "Proceedings of the IEEE Custom Integrated Circuits Conference"
    ],
    "pages": [
      "89–91"
    ],
    "title": [
      "Flash-based field programmable gate array technology with deep trench isolation"
    ],
    "type": "paper-conference",
    "volume": [
      "2007"
    ]
  },
  {
    "author": [
      {
        "family": "Brown",
        "given": "S.D."
      }
    ],
    "citation-number": [
      "5"
    ],
    "container-title": [
      "Proceedings of the IEEE Custom Integrated Circuits Conference"
    ],
    "pages": [
      "69–76"
    ],
    "title": [
      "An overview of technology, architecture and CAD tools for programmable logic devices"
    ],
    "type": "paper-conference",
    "volume": [
      "1994"
    ]
  },
  {
    "author": [
      {
        "family": "Greene",
        "given": "J."
      },
      {
        "family": "Hamdy",
        "given": "E."
      },
      {
        "family": "Beal",
        "given": "S."
      }
    ],
    "citation-number": [
      "6"
    ],
    "container-title": [
      "Proc IEEE"
    ],
    "date": [
      "1993"
    ],
    "issue": [
      "7"
    ],
    "pages": [
      "1042–1056"
    ],
    "title": [
      "Antifuse field programmable gate arrays"
    ],
    "type": "article-journal",
    "volume": [
      "81"
    ]
  },
  {
    "author": [
      {
        "family": "Ahmed",
        "given": "E."
      },
      {
        "family": "Rose",
        "given": "J."
      }
    ],
    "citation-number": [
      "7"
    ],
    "container-title": [
      "Proceedings of the ACM International Symposium on Field Programmable Gate Arrays"
    ],
    "pages": [
      "3–12"
    ],
    "title": [
      "The effect of LUT and cluster size on deep-submicron FPGA performance and density"
    ],
    "type": "paper-conference",
    "volume": [
      "2000"
    ]
  },
  {
    "author": [
      {
        "family": "Rose",
        "given": "J."
      },
      {
        "family": "Francis",
        "given": "R.J."
      },
      {
        "family": "Lewis",
        "given": "D."
      },
      {
        "family": "Chow",
        "given": "P."
      }
    ],
    "citation-number": [
      "8"
    ],
    "container-title": [
      "IEEE J Solid-State Circuits"
    ],
    "date": [
      "1990"
    ],
    "issue": [
      "5"
    ],
    "pages": [
      "1217–1225"
    ],
    "title": [
      "Architecture of field-programmable gate arrays: the effect of logic block functionality on area efficiency"
    ],
    "type": "article-journal",
    "volume": [
      "25"
    ]
  },
  {
    "author": [
      {
        "family": "Corp",
        "given": "Altera"
      }
    ],
    "citation-number": [
      "9"
    ],
    "genre": [
      "[Online]."
    ],
    "note": [
      "Available:"
    ],
    "title": [
      "Stratix IV Device Handbook"
    ],
    "type": null,
    "url": [
      "http://www.altera.com/literature/hb/stratixiv/"
    ]
  },
  {
    "author": [
      {
        "family": "Inc",
        "given": "Xilinx"
      }
    ],
    "citation-number": [
      "10"
    ],
    "genre": [
      "[Online]."
    ],
    "note": [
      "Available:"
    ],
    "title": [
      "Vertix-5 FPGA User Guide"
    ],
    "type": null,
    "url": [
      "http://www.xilinx.com/support/documentation/user_"
    ]
  },
  {
    "author": [
      {
        "family": "Corp",
        "given": "Actel"
      }
    ],
    "citation-number": [
      "11"
    ],
    "genre": [
      "[Online]."
    ],
    "note": [
      "Available:"
    ],
    "title": [
      "ProASIC3 Handbook"
    ],
    "type": null,
    "url": [
      "http://www.actel.com/documents/PA3_HB.pdf"
    ]
  },
  {
    "author": [
      {
        "family": "Corp",
        "given": "Actel"
      }
    ],
    "citation-number": [
      "12"
    ],
    "genre": [
      "[Online]."
    ],
    "note": [
      "Available:"
    ],
    "title": [
      "Axcelerator Family FPGAs Datasheet"
    ],
    "type": null,
    "url": [
      "http://www.actel.com/documents/AX_DS.pdf"
    ]
  },
  {
    "author": [
      {
        "family": "Rose",
        "given": "J."
      },
      {
        "family": "Brown",
        "given": "S."
      }
    ],
    "citation-number": [
      "13"
    ],
    "container-title": [
      "IEEE J Solid-State Circuits"
    ],
    "date": [
      "1991"
    ],
    "issue": [
      "3"
    ],
    "pages": [
      "277–282"
    ],
    "title": [
      "Flexibility of interconnection structures for field-programmable gate arrays"
    ],
    "type": "article-journal",
    "volume": [
      "26"
    ]
  },
  {
    "author": [
      {
        "family": "Cong",
        "given": "J."
      },
      {
        "family": "Ding",
        "given": "Y."
      }
    ],
    "citation-number": [
      "14"
    ],
    "container-title": [
      "Proceedings of the IEEE/ACM Design Automation Conference"
    ],
    "pages": [
      "213–218"
    ],
    "title": [
      "On area/depth trade-off in LUT-based FPGA technology mapping"
    ],
    "type": "paper-conference",
    "volume": [
      "1993"
    ]
  },
  {
    "author": [
      {
        "family": "Cong",
        "given": "J."
      },
      {
        "family": "Peck",
        "given": "J."
      },
      {
        "family": "Ding",
        "given": "Y."
      }
    ],
    "citation-number": [
      "15"
    ],
    "container-title": [
      "Proceedings of the IEEE/ ACM Design Automation Conference"
    ],
    "pages": [
      "137–143"
    ],
    "title": [
      "Rasp: a general logic synthesis system for SRAM-based FPGAs"
    ],
    "type": "paper-conference",
    "volume": [
      "1996"
    ]
  },
  {
    "author": [
      {
        "family": "Cong",
        "given": "J."
      },
      {
        "family": "Wu",
        "given": "C."
      },
      {
        "family": "Ding",
        "given": "Y."
      }
    ],
    "citation-number": [
      "16"
    ],
    "container-title": [
      "Proceedings of the ACM International Symposium on Field Programmable Gate Arrays"
    ],
    "pages": [
      "29–35"
    ],
    "title": [
      "Cut ranking and pruning: enabling a general and efficient FPGA mapping solution"
    ],
    "type": "paper-conference",
    "volume": [
      "1999"
    ]
  },
  {
    "author": [
      {
        "family": "Ling",
        "given": "A."
      },
      {
        "family": "Singh",
        "given": "D.P."
      },
      {
        "family": "Brown",
        "given": "S.D."
      }
    ],
    "citation-number": [
      "17"
    ],
    "container-title": [
      "Proceedings of the IEEE/ACM Design Automation Conference"
    ],
    "pages": [
      "427–432"
    ],
    "title": [
      "FPGA technology mapping: a study of optimality"
    ],
    "type": "paper-conference",
    "volume": [
      "2005"
    ]
  },
  {
    "author": [
      {
        "family": "Marquardt",
        "given": "A."
      },
      {
        "family": "Betz",
        "given": "V."
      },
      {
        "family": "Rose",
        "given": "J."
      }
    ],
    "citation-number": [
      "18"
    ],
    "container-title": [
      "Proceedings of the ACM International Symposium on Field Programmable Gate Arrays"
    ],
    "date": [
      "1999"
    ],
    "pages": [
      "37–46"
    ],
    "title": [
      "Using cluster-based logic blocks and timing-driven packing to improve FPGA speed and density"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Cong",
        "given": "J."
      },
      {
        "family": "Hargen",
        "given": "L."
      },
      {
        "family": "Kahng",
        "given": "A.B."
      }
    ],
    "citation-number": [
      "19"
    ],
    "container-title": [
      "Proceedings of the IEEE International Conference on Application Specific Integrated Circuits"
    ],
    "date": [
      "1991"
    ],
    "pages": [
      "14–21"
    ],
    "title": [
      "Random walks for circuit clustering"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Cong",
        "given": "J."
      },
      {
        "family": "Lim",
        "given": "S.K."
      }
    ],
    "citation-number": [
      "20"
    ],
    "container-title": [
      "Proceedings of the IEEE/ACM Asia South Pacific Design Automation Conference"
    ],
    "pages": [
      "429–434"
    ],
    "title": [
      "Edge separability based circuit clustering with application to circuit partitioning"
    ],
    "type": "paper-conference",
    "volume": [
      "2000"
    ]
  },
  {
    "author": [
      {
        "family": "Hagen",
        "given": "L.W."
      },
      {
        "family": "Kahng",
        "given": "A.B."
      }
    ],
    "citation-number": [
      "21"
    ],
    "container-title": [
      "IEEE Trans Comput Aided Des"
    ],
    "date": [
      "1997"
    ],
    "issue": [
      "7"
    ],
    "pages": [
      "709–717"
    ],
    "title": [
      "Combining problem reduction and adaptive multi-start: a new technique for superior iterative partitioning"
    ],
    "type": "article-journal",
    "volume": [
      "16"
    ]
  },
  {
    "author": [
      {
        "family": "Huang",
        "given": "D.J.-H."
      },
      {
        "family": "Kahng",
        "given": "A.B."
      }
    ],
    "citation-number": [
      "22"
    ],
    "container-title": [
      "Proceedings of the European Design and Test Conference"
    ],
    "pages": [
      "60–64"
    ],
    "title": [
      "When clusters meet partitions: new density-based methods for circuit decomposition"
    ],
    "type": "paper-conference",
    "volume": [
      "1995"
    ]
  },
  {
    "author": [
      {
        "family": "Dunlop",
        "given": "A.E."
      },
      {
        "family": "Kernighan",
        "given": "B.W."
      }
    ],
    "citation-number": [
      "23"
    ],
    "container-title": [
      "IEEE Trans Comput Aided Des"
    ],
    "date": [
      "1985"
    ],
    "issue": [
      "1"
    ],
    "pages": [
      "92–98"
    ],
    "title": [
      "A procedure for placement of standard cell VLSI circuits"
    ],
    "type": "article-journal",
    "volume": [
      "4"
    ]
  },
  {
    "author": [
      {
        "family": "Huang",
        "given": "D.J.-H."
      },
      {
        "family": "Kahng",
        "given": "A.B."
      }
    ],
    "citation-number": [
      "24"
    ],
    "container-title": [
      "Proceedings of the ACM International Symposium on Physical Design"
    ],
    "pages": [
      "18–25"
    ],
    "title": [
      "Partitioning-based standard-cell global placement with an exact objective"
    ],
    "type": "paper-conference",
    "volume": [
      "1997"
    ]
  },
  {
    "author": [
      {
        "family": "Kleinhans",
        "given": "J.M."
      },
      {
        "family": "Sigl",
        "given": "G."
      },
      {
        "family": "Johannes",
        "given": "F.M."
      },
      {
        "family": "Antreich",
        "given": "K.J."
      }
    ],
    "citation-number": [
      "25"
    ],
    "container-title": [
      "IEEE Trans Comput Aided Des"
    ],
    "date": [
      "1991"
    ],
    "issue": [
      "3"
    ],
    "pages": [
      "356–365"
    ],
    "title": [
      "GOR-DIAN: VLSI placement by quadratic programming and slicing optimization"
    ],
    "type": "article-journal",
    "volume": [
      "10"
    ]
  },
  {
    "author": [
      {
        "family": "Srinivasan",
        "given": "A."
      },
      {
        "family": "Chaudhary",
        "given": "K."
      },
      {
        "family": "Kuh",
        "given": "E.S."
      }
    ],
    "citation-number": [
      "26"
    ],
    "container-title": [
      "Proceedings of the International Conference on Computer Aided Design"
    ],
    "pages": [
      "48–51"
    ],
    "title": [
      "Ritual: a performance driven placement algorithm for small cell ICs"
    ],
    "type": "paper-conference",
    "volume": [
      "1991"
    ]
  },
  {
    "author": [
      {
        "family": "Marquardt",
        "given": "A."
      },
      {
        "family": "Betz",
        "given": "V."
      },
      {
        "family": "Rose",
        "given": "J."
      }
    ],
    "citation-number": [
      "27"
    ],
    "container-title": [
      "Proceedings of the ACM International Symposium on Field Programmable Gate Arrays"
    ],
    "date": [
      "2000"
    ],
    "pages": [
      "203–213"
    ],
    "title": [
      "Timing-driven placement for FPGAs"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Betz",
        "given": "V."
      },
      {
        "family": "Rose",
        "given": "J."
      },
      {
        "family": "Marquardt",
        "given": "A."
      }
    ],
    "citation-number": [
      "28"
    ],
    "date": [
      "1999"
    ],
    "location": [
      "Norwell, MA"
    ],
    "publisher": [
      "Kluwer Academic Publishers"
    ],
    "title": [
      "Architecture and CAD for deep-submicron FPGAs"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Sechen",
        "given": "C."
      },
      {
        "family": "Sangiovanni-Vincentelli",
        "given": "A."
      }
    ],
    "citation-number": [
      "29"
    ],
    "container-title": [
      "IEEE J Solid-State Circuits"
    ],
    "date": [
      "1985"
    ],
    "issue": [
      "4"
    ],
    "pages": [
      "510–522"
    ],
    "title": [
      "The TimberWolf placement and routing package"
    ],
    "type": "article-journal",
    "volume": [
      "20"
    ]
  },
  {
    "author": [
      {
        "family": "Kirpatrick",
        "given": "S."
      },
      {
        "family": "Gelatt",
        "given": "C.D."
      },
      {
        "family": "Vecchi",
        "given": "M.P."
      }
    ],
    "citation-number": [
      "30"
    ],
    "container-title": [
      "Science"
    ],
    "date": [
      "1983"
    ],
    "issue": [
      "4598"
    ],
    "pages": [
      "671–680,"
    ],
    "title": [
      "Optimization by simulated annealing"
    ],
    "type": "article-journal",
    "volume": [
      "220"
    ]
  },
  {
    "author": [
      {
        "family": "Hitchcock",
        "given": "R.B."
      }
    ],
    "citation-number": [
      "31"
    ],
    "container-title": [
      "Proceedings of the IEEE/ACM Design Automation Conference"
    ],
    "pages": [
      "594–604"
    ],
    "title": [
      "Timing verification and the timing analysis program"
    ],
    "type": "paper-conference",
    "volume": [
      "1982"
    ]
  },
  {
    "author": [
      {
        "family": "Lewis",
        "given": "D."
      },
      {
        "family": "Ahmed",
        "given": "E."
      },
      {
        "family": "Baeckler",
        "given": "G."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "32"
    ],
    "container-title": [
      "Proceedings of the ACM International Symposium on Field Programmable Gate Arrays"
    ],
    "pages": [
      "14–20"
    ],
    "title": [
      "The Stratix II logic and routing architecture"
    ],
    "type": "paper-conference",
    "volume": [
      "2005"
    ]
  },
  {
    "author": [
      {
        "family": "Lewis",
        "given": "D."
      },
      {
        "family": "Betz",
        "given": "V."
      },
      {
        "family": "Jefferson",
        "given": "D."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "33"
    ],
    "container-title": [
      "Proceedings of the ACM International Symposium on Field Programmable Gate Arrays"
    ],
    "pages": [
      "12–20"
    ],
    "title": [
      "The StratixTM routing and logic architecture"
    ],
    "type": "paper-conference",
    "volume": [
      "2003"
    ]
  },
  {
    "author": [
      {
        "family": "Lemieux",
        "given": "G.G."
      },
      {
        "family": "Brown",
        "given": "S.D."
      }
    ],
    "citation-number": [
      "34"
    ],
    "container-title": [
      "Proceedings of the ACM Physical Design Workshop"
    ],
    "pages": [
      "215–226"
    ],
    "title": [
      "A detailed routing algorithm for allocating wire segments in field-programmable gate arrays"
    ],
    "type": "paper-conference",
    "volume": [
      "1993"
    ]
  },
  {
    "author": [
      {
        "family": "Chang",
        "given": "Y.-W."
      },
      {
        "family": "Wong",
        "given": "D.F."
      },
      {
        "family": "Wong",
        "given": "C.K."
      }
    ],
    "citation-number": [
      "35"
    ],
    "container-title": [
      "ACM Trans Des Autom Electron Syst"
    ],
    "date": [
      "1996"
    ],
    "issue": [
      "1"
    ],
    "pages": [
      "80–101"
    ],
    "title": [
      "Universal switch modules for FPGA design"
    ],
    "type": "article-journal",
    "volume": [
      "1"
    ]
  },
  {
    "author": [
      {
        "family": "Wilton",
        "given": "S.J."
      }
    ],
    "citation-number": [
      "36"
    ],
    "date": [
      "1997"
    ],
    "genre": [
      "Ph.D. dissertation,"
    ],
    "location": [
      "Toronto"
    ],
    "note": [
      "Online]. Available:"
    ],
    "publisher": [
      "Univ. of Toronto"
    ],
    "title": [
      "Architectures and algorithms for field-programmable gate arrays with embedded memory"
    ],
    "type": "thesis",
    "url": [
      "http://www.eecg.toronto.edu/jayar/pubs/theses/Wilton/"
    ]
  },
  {
    "author": [
      {
        "family": "Masud",
        "given": "M.I."
      },
      {
        "family": "Wilton",
        "given": "S.J."
      }
    ],
    "citation-number": [
      "37"
    ],
    "container-title": [
      "Proceedings of the International Workshop on Field Programmable Logic and Applications"
    ],
    "date": [
      "1999"
    ],
    "pages": [
      "274–281"
    ],
    "title": [
      "A new switch block for segmented FPGAs"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Ebeling",
        "given": "C."
      },
      {
        "family": "McMurchie",
        "given": "L."
      },
      {
        "family": "Hauck",
        "given": "S.A."
      },
      {
        "family": "Burns",
        "given": "S."
      }
    ],
    "citation-number": [
      "38"
    ],
    "container-title": [
      "IEEE Trans VLSI Syst"
    ],
    "date": [
      "1995"
    ],
    "issue": [
      "4"
    ],
    "pages": [
      "473–482"
    ],
    "title": [
      "Placement and routing tools for the triptych FPGA"
    ],
    "type": "article-journal",
    "volume": [
      "3"
    ]
  },
  {
    "author": [
      {
        "family": "Moore",
        "given": "G.E."
      }
    ],
    "citation-number": [
      "39"
    ],
    "container-title": [
      "Proceedings of the Optical/Laser Microlithography"
    ],
    "pages": [
      "2–17"
    ],
    "title": [
      "Lithography and the future of Moore’s law"
    ],
    "type": "paper-conference",
    "volume": [
      "1995"
    ]
  },
  {
    "author": [
      {
        "family": "Moore",
        "given": "G.E."
      }
    ],
    "citation-number": [
      "40"
    ],
    "container-title": [
      "Digest of Technical Papers IEEE International Solid-State Circuits Conference"
    ],
    "pages": [
      "2–17"
    ],
    "title": [
      "No exponential is forever: but “forever” can be delayed"
    ],
    "type": "paper-conference",
    "volume": [
      "2003"
    ]
  },
  {
    "citation-number": [
      "41"
    ],
    "genre": [
      "[Online]."
    ],
    "note": [
      "Available:"
    ],
    "title": [
      "The International Technology Roadmap for Semiconductors website"
    ],
    "type": null,
    "url": [
      "http://public.itrs.net"
    ]
  },
  {
    "author": [
      {
        "family": "Kuon",
        "given": "I."
      },
      {
        "family": "Rose",
        "given": "J."
      }
    ],
    "citation-number": [
      "42"
    ],
    "container-title": [
      "IEEE Trans Comput Aided Des"
    ],
    "date": [
      "2007"
    ],
    "issue": [
      "2"
    ],
    "pages": [
      "203–215"
    ],
    "title": [
      "Measuring the gap between FPGAs and ASICs"
    ],
    "type": "article-journal",
    "volume": [
      "26"
    ]
  },
  {
    "author": [
      {
        "family": "Roy",
        "given": "K."
      },
      {
        "family": "Mukhopadhyay",
        "given": "S."
      },
      {
        "family": "Mahmoodi-Meimand",
        "given": "H."
      }
    ],
    "citation-number": [
      "43"
    ],
    "container-title": [
      "Proc IEEE"
    ],
    "date": [
      "2003"
    ],
    "issue": [
      "2"
    ],
    "pages": [
      "305–327"
    ],
    "title": [
      "Leakage current mechanisms and leakage reduction techniques in deep-submicrometer CMOS circuits"
    ],
    "type": "article-journal",
    "volume": [
      "91"
    ]
  },
  {
    "author": [
      {
        "family": "Tuan",
        "given": "T."
      },
      {
        "family": "Lai",
        "given": "B."
      }
    ],
    "citation-number": [
      "44"
    ],
    "container-title": [
      "Proceedings of the IEEE Custom Integrated Circuits Conference"
    ],
    "pages": [
      "57–60"
    ],
    "title": [
      "Leakage power analysis of a 90nm FPGA"
    ],
    "type": "paper-conference",
    "volume": [
      "2003"
    ]
  },
  {
    "author": [
      {
        "family": "Najm",
        "given": "F.N."
      }
    ],
    "citation-number": [
      "45"
    ],
    "container-title": [
      "IEEE Trans VLSI Syst"
    ],
    "date": [
      "1994"
    ],
    "issue": [
      "4"
    ],
    "pages": [
      "446–455"
    ],
    "title": [
      "A survey of power estimation techniques in VLSI circuits"
    ],
    "type": "article-journal",
    "volume": [
      "2"
    ]
  },
  {
    "author": [
      {
        "family": "Vemuru",
        "given": "Scheinberg",
        "suffix": "SR"
      },
      {
        "given": "N."
      }
    ],
    "citation-number": [
      "46"
    ],
    "container-title": [
      "IEEE Trans Circuits Syst I"
    ],
    "date": [
      "1994"
    ],
    "issue": [
      "11"
    ],
    "pages": [
      "762–765"
    ],
    "title": [
      "Short-circuit power dissipation estimation for CMOS logic gates"
    ],
    "type": "article-journal",
    "volume": [
      "41"
    ]
  },
  {
    "author": [
      {
        "family": "Wang",
        "given": "Q."
      },
      {
        "family": "Vrudhula",
        "given": "S.B."
      }
    ],
    "citation-number": [
      "47"
    ],
    "container-title": [
      "Proceedings of the International Conference on Computer Design"
    ],
    "pages": [
      "70–75"
    ],
    "title": [
      "On short circuit power estimation of CMOS inverters"
    ],
    "type": "paper-conference",
    "volume": [
      "1998"
    ]
  },
  {
    "author": [
      {
        "family": "Acar",
        "given": "E."
      },
      {
        "family": "Arunachalam",
        "given": "R."
      },
      {
        "family": "Nassif",
        "suffix": "SR"
      }
    ],
    "citation-number": [
      "48"
    ],
    "container-title": [
      "Proceedings of the IEEE/ACM Asia South Pacific Design Automation Conference"
    ],
    "pages": [
      "277–282"
    ],
    "title": [
      "Predicting short circuit power from timing models"
    ],
    "type": "paper-conference",
    "volume": [
      "2003"
    ]
  },
  {
    "author": [
      {
        "family": "Fatemi",
        "given": "H."
      },
      {
        "family": "Nazarian",
        "given": "S."
      },
      {
        "family": "Pedram",
        "given": "M."
      }
    ],
    "citation-number": [
      "49"
    ],
    "container-title": [
      "Proceedings of the IEEE/ACM Asia South Pacific Design Automation Conference"
    ],
    "pages": [
      "774–779"
    ],
    "title": [
      "A current-based method for short circuit power calculation under noisy input waveforms"
    ],
    "type": "paper-conference",
    "volume": [
      "2007"
    ]
  },
  {
    "author": [
      {
        "family": "Poon",
        "given": "K."
      },
      {
        "family": "Wilton",
        "given": "S."
      },
      {
        "family": "Yan",
        "given": "A."
      }
    ],
    "citation-number": [
      "50"
    ],
    "container-title": [
      "ACM Trans Des Autom Electron Syst"
    ],
    "date": [
      "2005"
    ],
    "issue": [
      "2"
    ],
    "pages": [
      "279–302"
    ],
    "title": [
      "A detailed power model for field-programmable gate arrays"
    ],
    "type": "article-journal",
    "volume": [
      "10"
    ]
  },
  {
    "author": [
      {
        "family": "Schneider",
        "given": "P."
      },
      {
        "family": "Krishnamoorthy",
        "given": "S."
      }
    ],
    "citation-number": [
      "51"
    ],
    "container-title": [
      "Proceedings of the International Symposium on Low Power Electronics and Design"
    ],
    "pages": [
      "113–116"
    ],
    "title": [
      "Effects of correlations on accuracy of power analysis - an experimental study"
    ],
    "type": "paper-conference",
    "volume": [
      "1996"
    ]
  },
  {
    "author": [
      {
        "family": "Kang",
        "given": "S.M."
      }
    ],
    "citation-number": [
      "52"
    ],
    "container-title": [
      "IEEE J Solid-State Circuits"
    ],
    "date": [
      "1986"
    ],
    "pages": [
      "889–891"
    ],
    "title": [
      "Accurate simulation of power dissipation in VLSI circuits"
    ],
    "type": "article-journal",
    "volume": [
      "21"
    ]
  },
  {
    "author": [
      {
        "family": "Yacoub",
        "given": "G.Y."
      },
      {
        "family": "Ku",
        "given": "W.H."
      }
    ],
    "citation-number": [
      "53"
    ],
    "container-title": [
      "Proceedings of the International Symposium on Circuits and Systems"
    ],
    "pages": [
      "1157–1161"
    ],
    "title": [
      "An accurate simulation technique for short-circuit power dissipation based on current component isolation"
    ],
    "type": "paper-conference",
    "volume": [
      "1989"
    ]
  },
  {
    "author": [
      {
        "family": "Krodel",
        "given": "T.H."
      }
    ],
    "citation-number": [
      "54"
    ],
    "container-title": [
      "Proceedings of the International Conference on Computer Design"
    ],
    "pages": [
      "96–100"
    ],
    "title": [
      "PowerPlay-fast dynamic power estimation based on logic simulation"
    ],
    "type": "paper-conference",
    "volume": [
      "1991"
    ]
  },
  {
    "author": [
      {
        "family": "Rouatbi",
        "given": "F."
      },
      {
        "family": "Haroun",
        "given": "B."
      },
      {
        "family": "Al-Khalili",
        "given": "A.J."
      }
    ],
    "citation-number": [
      "55"
    ],
    "container-title": [
      "Proceedings of the International Conference on Computer Aided Design"
    ],
    "pages": [
      "204–209"
    ],
    "title": [
      "Power estimation tool for sub-micron CMOS VLSI circuits"
    ],
    "type": "paper-conference",
    "volume": [
      "1992"
    ]
  },
  {
    "author": [
      {
        "family": "Givargis",
        "given": "T.D."
      },
      {
        "family": "Vahid",
        "given": "F."
      },
      {
        "family": "Henkel",
        "given": "J."
      }
    ],
    "citation-number": [
      "56"
    ],
    "container-title": [
      "Proceedings of the IEEE/ACM Asia South Pacific Design Automation Conference"
    ],
    "pages": [
      "306–312"
    ],
    "title": [
      "Trace-driven system-level power evaluation of system-on-a-chip peripheral cores"
    ],
    "type": "paper-conference",
    "volume": [
      "2001"
    ]
  },
  {
    "author": [
      {
        "family": "Murugavel",
        "given": "A.K."
      },
      {
        "family": "Ranganathan",
        "given": "N."
      }
    ],
    "citation-number": [
      "57"
    ],
    "container-title": [
      "Proceedings of the IEEE/ACM Design Automation Conference"
    ],
    "pages": [
      "455–460"
    ],
    "title": [
      "Petri net modeling of gate and interconnect delays for power estimation"
    ],
    "type": "paper-conference",
    "volume": [
      "2002"
    ]
  },
  {
    "author": [
      {
        "family": "Burch",
        "given": "R."
      },
      {
        "family": "Najm",
        "given": "F.N."
      },
      {
        "family": "Yang",
        "given": "P."
      },
      {
        "family": "Trick",
        "given": "T.N."
      }
    ],
    "citation-number": [
      "58"
    ],
    "container-title": [
      "IEEE Trans VLSI Syst"
    ],
    "date": [
      "1993"
    ],
    "issue": [
      "1"
    ],
    "pages": [
      "63–71"
    ],
    "title": [
      "A Monte Carlo approach for power estimation"
    ],
    "type": "article-journal",
    "volume": [
      "1"
    ]
  },
  {
    "author": [
      {
        "family": "Xakellis",
        "given": "M.G."
      },
      {
        "family": "Najm",
        "given": "F.N."
      }
    ],
    "citation-number": [
      "59"
    ],
    "container-title": [
      "Proceedings of the IEEE/ACM Design Automation Conference"
    ],
    "pages": [
      "728–733"
    ],
    "title": [
      "Statistical estimation of the switching activity in digital circuits"
    ],
    "type": "paper-conference",
    "volume": [
      "1994"
    ]
  },
  {
    "author": [
      {
        "family": "Hill",
        "given": "A.M."
      },
      {
        "family": "Kang",
        "given": "S.-M.S."
      }
    ],
    "citation-number": [
      "60"
    ],
    "container-title": [
      "IEEE Trans Comput Aided Des"
    ],
    "date": [
      "1996"
    ],
    "issue": [
      "6"
    ],
    "pages": [
      "611–618"
    ],
    "title": [
      "Determining accuracy bounds for simulation-based switching activity estimation"
    ],
    "type": "article-journal",
    "volume": [
      "15"
    ]
  },
  {
    "author": [
      {
        "family": "Marculescu",
        "given": "R."
      },
      {
        "family": "Marculescu",
        "given": "D."
      },
      {
        "family": "Pedram",
        "given": "M."
      }
    ],
    "citation-number": [
      "61"
    ],
    "container-title": [
      "IEEE Trans Comput Aided Des"
    ],
    "date": [
      "1999"
    ],
    "issue": [
      "7"
    ],
    "pages": [
      "973–993"
    ],
    "title": [
      "Sequence compaction for power estimation: theory and practice"
    ],
    "type": "article-journal",
    "volume": [
      "18"
    ]
  },
  {
    "author": [
      {
        "family": "Murugavel",
        "given": "A."
      },
      {
        "family": "Ranganathan",
        "given": "N."
      },
      {
        "family": "Chandramouli",
        "given": "R."
      },
      {
        "family": "Chavali",
        "given": "S."
      }
    ],
    "citation-number": [
      "62"
    ],
    "container-title": [
      "IEEE Trans VLSI Syst"
    ],
    "date": [
      "2002"
    ],
    "issue": [
      "1"
    ],
    "pages": [
      "55–58"
    ],
    "title": [
      "Least-square estimation of average power in digital CMOS circuits"
    ],
    "type": "article-journal",
    "volume": [
      "10"
    ]
  },
  {
    "author": [
      {
        "family": "Liu",
        "given": "X."
      },
      {
        "family": "Papaefthymiou",
        "given": "M.C."
      }
    ],
    "citation-number": [
      "63"
    ],
    "container-title": [
      "IEEE Trans Comput Aided Des"
    ],
    "date": [
      "2004"
    ],
    "issue": [
      "7"
    ],
    "pages": [
      "1048–1062"
    ],
    "title": [
      "A Markov chain sequence generator for power macromodeling"
    ],
    "type": "article-journal",
    "volume": [
      "23"
    ]
  },
  {
    "author": [
      {
        "family": "Cirit",
        "given": "M.A."
      }
    ],
    "citation-number": [
      "64"
    ],
    "container-title": [
      "Proceedings of the International Conference on Computer Aided Design"
    ],
    "pages": [
      "534–537"
    ],
    "title": [
      "Estimating dynamic power consumption of CMOS circuits"
    ],
    "type": "paper-conference",
    "volume": [
      "1987"
    ]
  },
  {
    "author": [
      {
        "family": "Najm",
        "given": "F.N."
      }
    ],
    "citation-number": [
      "65"
    ],
    "container-title": [
      "IEEE Trans Comput Aided Des"
    ],
    "date": [
      "1993"
    ],
    "issue": [
      "2"
    ],
    "pages": [
      "310–323"
    ],
    "title": [
      "Transition density: a new measure of activity in digital circuits"
    ],
    "type": "article-journal",
    "volume": [
      "12"
    ]
  },
  {
    "author": [
      {
        "family": "Ghosh",
        "given": "A."
      },
      {
        "family": "Devadas",
        "given": "S."
      },
      {
        "family": "Keutzer",
        "given": "K."
      },
      {
        "family": "White",
        "given": "J."
      }
    ],
    "citation-number": [
      "66"
    ],
    "container-title": [
      "Proceedings of the IEEE/ACM Design Automation Conference"
    ],
    "pages": [
      "253–259"
    ],
    "title": [
      "Estimation of average switching activity in combinational and sequential circuits"
    ],
    "type": "paper-conference",
    "volume": [
      "1992"
    ]
  },
  {
    "author": [
      {
        "family": "Marculescu",
        "given": "R."
      },
      {
        "family": "Marculescu",
        "given": "D."
      },
      {
        "family": "Pedram",
        "given": "M."
      }
    ],
    "citation-number": [
      "67"
    ],
    "container-title": [
      "Proceedings of the IEEE/ACM Design Automation Conference"
    ],
    "pages": [
      "628–634"
    ],
    "title": [
      "Efficient power estimation for highly correlated input streams"
    ],
    "type": "paper-conference",
    "volume": [
      "1995"
    ]
  },
  {
    "author": [
      {
        "family": "Marculescu",
        "given": "R."
      },
      {
        "family": "Marculescu",
        "given": "D."
      },
      {
        "family": "Pedram",
        "given": "M."
      }
    ],
    "citation-number": [
      "68"
    ],
    "container-title": [
      "IEEE Trans Comput Aided Des"
    ],
    "date": [
      "1998"
    ],
    "issue": [
      "2"
    ],
    "pages": [
      "73–83"
    ],
    "title": [
      "Probabilistic modeling of dependencies during switching activity analysis"
    ],
    "type": "article-journal",
    "volume": [
      "17"
    ]
  },
  {
    "author": [
      {
        "family": "Tsui",
        "given": "C.-Y."
      },
      {
        "family": "Pedram",
        "given": "M."
      },
      {
        "family": "Despain",
        "given": "A.M."
      }
    ],
    "citation-number": [
      "69"
    ],
    "container-title": [
      "Proceedings of the International Conference on Computer Aided Design"
    ],
    "pages": [
      "224–228"
    ],
    "title": [
      "Efficient estimation of dynamic power consumption under a real delay model"
    ],
    "type": "paper-conference",
    "volume": [
      "1993"
    ]
  },
  {
    "author": [
      {
        "family": "Marculescu",
        "given": "R."
      },
      {
        "family": "Marculescu",
        "given": "D."
      },
      {
        "family": "Pedram",
        "given": "M."
      }
    ],
    "citation-number": [
      "70"
    ],
    "container-title": [
      "Proceedings of the International Conference on Computer Aided Design"
    ],
    "pages": [
      "294–299"
    ],
    "title": [
      "Switching activity analysis considering spatiotemporal correlations"
    ],
    "type": "paper-conference",
    "volume": [
      "1994"
    ]
  },
  {
    "author": [
      {
        "family": "Costa",
        "given": "J.C."
      },
      {
        "family": "Monteiro",
        "given": "J.C."
      },
      {
        "family": "Devadas",
        "given": "S."
      }
    ],
    "citation-number": [
      "71"
    ],
    "container-title": [
      "Proceedings of the International Symposium on Low Power Electronics and Design"
    ],
    "pages": [
      "184–189"
    ],
    "title": [
      "Switching activity estimation using limited depth reconvergent path analysis"
    ],
    "type": "paper-conference",
    "volume": [
      "1997"
    ]
  },
  {
    "author": [
      {
        "family": "Bhanja",
        "given": "S."
      },
      {
        "family": "Ranganathan",
        "given": "N."
      }
    ],
    "citation-number": [
      "72"
    ],
    "container-title": [
      "IEEE Trans VLSI Syst"
    ],
    "date": [
      "2003"
    ],
    "issue": [
      "4"
    ],
    "pages": [
      "558–567"
    ],
    "title": [
      "Switching activity estimation of VLSI circuits using bayesian networks"
    ],
    "type": "article-journal",
    "volume": [
      "11"
    ]
  },
  {
    "author": [
      {
        "family": "Kusse",
        "given": "E."
      },
      {
        "family": "Rabaey",
        "given": "J."
      }
    ],
    "citation-number": [
      "78"
    ],
    "container-title": [
      "Proceedings of the International Symposium on Low Power Electronics and Design"
    ],
    "pages": [
      "155–160"
    ],
    "title": [
      "Low-energy embedded FPGA structures"
    ],
    "type": "paper-conference",
    "volume": [
      "1998"
    ]
  },
  {
    "author": [
      {
        "family": "Weiß",
        "given": "K."
      },
      {
        "family": "Oetker",
        "given": "C."
      },
      {
        "family": "Katchan",
        "given": "I."
      },
      {
        "family": "Steckstor",
        "given": "T."
      },
      {
        "family": "Rosenstiel",
        "given": "W."
      }
    ],
    "citation-number": [
      "79"
    ],
    "container-title": [
      "Proceedings of the ACM International Symposium on Field Programmable Gate Arrays"
    ],
    "pages": [
      "195–202"
    ],
    "title": [
      "Power estimation approach for SRAM-based FPGAs"
    ],
    "type": "paper-conference",
    "volume": [
      "2000"
    ]
  },
  {
    "author": [
      {
        "family": "Shang",
        "given": "L."
      },
      {
        "family": "Kaviani",
        "given": "A.S."
      },
      {
        "family": "Bathala",
        "given": "K."
      }
    ],
    "citation-number": [
      "80"
    ],
    "container-title": [
      "Proceedings of the ACM International Symposium on Field Programmable Gate Arrays"
    ],
    "pages": [
      "157–164"
    ],
    "title": [
      "Dynamic power consumption in VirtexTM -II FPGA family"
    ],
    "type": "paper-conference",
    "volume": [
      "2002"
    ]
  },
  {
    "author": [
      {
        "family": "Degalahal",
        "given": "V."
      },
      {
        "family": "Tuan",
        "given": "T."
      }
    ],
    "citation-number": [
      "81"
    ],
    "container-title": [
      "Proceedings of the IEEE/ACM Asia South Pacific Design Automation Conference"
    ],
    "pages": [
      "657–660"
    ],
    "title": [
      "Methodology for high level estimation of FPGA power consumption"
    ],
    "type": "paper-conference",
    "volume": [
      "2005"
    ]
  },
  {
    "author": [
      {
        "family": "Anderson",
        "given": "J.H."
      },
      {
        "family": "Najm",
        "given": "F.N."
      }
    ],
    "citation-number": [
      "82"
    ],
    "container-title": [
      "IEEE Trans VLSI Syst"
    ],
    "date": [
      "2004"
    ],
    "issue": [
      "10"
    ],
    "pages": [
      "1015–1027"
    ],
    "title": [
      "Power estimation techniques in FPGAs"
    ],
    "type": "article-journal",
    "volume": [
      "12"
    ]
  },
  {
    "author": [
      {
        "family": "Poon",
        "given": "K."
      },
      {
        "family": "Yan",
        "given": "A."
      },
      {
        "family": "Wilton",
        "given": "S."
      }
    ],
    "citation-number": [
      "83"
    ],
    "container-title": [
      "Proceedings of the ACM International Symposium on Field Programmable Gate Arrays"
    ],
    "pages": [
      "312–321"
    ],
    "title": [
      "A flexible power model for FPGAs"
    ],
    "type": "paper-conference",
    "volume": [
      "2002"
    ]
  },
  {
    "author": [
      {
        "family": "Li",
        "given": "F."
      },
      {
        "family": "Chen",
        "given": "D."
      },
      {
        "family": "He",
        "given": "L."
      },
      {
        "family": "Cong",
        "given": "J."
      }
    ],
    "citation-number": [
      "84"
    ],
    "container-title": [
      "Proceedings of the ACM International Symposium on Field Programmable Gate Arrays"
    ],
    "pages": [
      "175–184"
    ],
    "title": [
      "Architecture evaluation for power-efficient FPGAs"
    ],
    "type": "paper-conference",
    "volume": [
      "2003"
    ]
  },
  {
    "author": [
      {
        "family": "Li",
        "given": "F."
      },
      {
        "family": "Lin",
        "given": "Y."
      },
      {
        "family": "Lei",
        "given": "H."
      },
      {
        "family": "Chen",
        "given": "D."
      },
      {
        "family": "Cong",
        "given": "J."
      }
    ],
    "citation-number": [
      "85"
    ],
    "container-title": [
      "IEEE Trans VLSI Syst"
    ],
    "date": [
      "2005"
    ],
    "issue": [
      "11"
    ],
    "pages": [
      "1712–1724"
    ],
    "title": [
      "Power modeling and characteristics of field programmable gate arrays"
    ],
    "type": "article-journal",
    "volume": [
      "24"
    ]
  },
  {
    "author": [
      {
        "family": "Lin",
        "given": "Y."
      },
      {
        "family": "Li",
        "given": "F."
      },
      {
        "family": "He",
        "given": "L."
      }
    ],
    "citation-number": [
      "86"
    ],
    "container-title": [
      "Proceedings of the ACM International Symposium on Field Programmable Gate Arrays"
    ],
    "pages": [
      "199–207"
    ],
    "title": [
      "Power modeling and architecture evaluation for FPGAs with novel circuits for Vdd programmability"
    ],
    "type": "paper-conference",
    "volume": [
      "2005"
    ]
  },
  {
    "author": [
      {
        "family": "Kumar",
        "given": "A."
      },
      {
        "family": "Anis",
        "given": "M."
      }
    ],
    "citation-number": [
      "87"
    ],
    "container-title": [
      "Proceedings of the Design, Automation, and Test in Europe"
    ],
    "pages": [
      "612–617"
    ],
    "title": [
      "An analytical state dependent leakage power model for FPGAs"
    ],
    "type": "paper-conference",
    "volume": [
      "2006"
    ]
  },
  {
    "author": [
      {
        "family": "Chou",
        "given": "T.-L."
      },
      {
        "family": "Roy",
        "given": "K."
      }
    ],
    "citation-number": [
      "88"
    ],
    "container-title": [
      "Proceedings of the International Conference on Computer Aided Design"
    ],
    "pages": [
      "34–37"
    ],
    "title": [
      "Statistical estimation of sequential circuit activity"
    ],
    "type": "paper-conference",
    "volume": [
      "1995"
    ]
  },
  {
    "author": [
      {
        "family": "Lui",
        "given": "H.Y."
      },
      {
        "family": "Lee",
        "given": "C.H."
      },
      {
        "family": "Patel",
        "given": "R.H."
      }
    ],
    "citation-number": [
      "89"
    ],
    "container-title": [
      "Proceedings of the IEEE Custom Integrated Circuits Conference"
    ],
    "date": [
      "2004"
    ],
    "pages": [
      "711–714"
    ],
    "title": [
      "Power estimation and thermal budgeting methodology for FPGAs"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Hassan",
        "given": "H."
      },
      {
        "family": "Anis",
        "given": "M."
      },
      {
        "family": "Elmasry",
        "given": "M."
      }
    ],
    "citation-number": [
      "90"
    ],
    "container-title": [
      "IEEE Trans VLSI Syst"
    ],
    "date": [
      "2009"
    ],
    "issue": [
      "4"
    ],
    "pages": [
      "578–582"
    ],
    "title": [
      "Total power modeling in FPGAs under spatial correlation"
    ],
    "type": "article-journal",
    "volume": [
      "17"
    ]
  },
  {
    "author": [
      {
        "family": "Wunderlich",
        "given": "H.-J."
      }
    ],
    "citation-number": [
      "91"
    ],
    "container-title": [
      "Proceedings of the IEEE/ACM Design Automation Conference"
    ],
    "pages": [
      "204–211"
    ],
    "title": [
      "PROTEST: a tool for probabilistic testability analysis"
    ],
    "type": "paper-conference",
    "volume": [
      "1985"
    ]
  },
  {
    "author": [
      {
        "family": "Seth",
        "given": "S.C."
      },
      {
        "family": "Pan",
        "given": "L."
      },
      {
        "family": "Agrawal",
        "given": "V.D."
      }
    ],
    "citation-number": [
      "92"
    ],
    "container-title": [
      "Digest of Technical Papers IEEE International Symposium on Fault-Tolerant Comp"
    ],
    "pages": [
      "220–225"
    ],
    "title": [
      "PREDICT - probabilistic estimation of digital circuit testability"
    ],
    "type": "paper-conference",
    "volume": [
      "1985"
    ]
  },
  {
    "author": [
      {
        "family": "Maamari",
        "given": "F."
      },
      {
        "family": "Rajski",
        "given": "J."
      }
    ],
    "citation-number": [
      "93"
    ],
    "container-title": [
      "Digest of Technical Papers IEEE International Symposium on Fault-Tolerant Comp"
    ],
    "pages": [
      "122–127"
    ],
    "title": [
      "A reconvergent fanout analysis for efficient exact fault simulation of combinational circuits"
    ],
    "type": "paper-conference",
    "volume": [
      "1988"
    ]
  },
  {
    "author": [
      {
        "family": "Chakravarty",
        "given": "S."
      },
      {
        "family": "Hunt",
        "given": "H.B."
      }
    ],
    "citation-number": [
      "94"
    ],
    "container-title": [
      "IEEE Trans Comput"
    ],
    "date": [
      "1990"
    ],
    "issue": [
      "11"
    ],
    "pages": [
      "1369–1377"
    ],
    "title": [
      "On computing signal probability and detection probability of stuck-at faults"
    ],
    "type": "article-journal",
    "volume": [
      "39"
    ]
  },
  {
    "author": [
      {
        "family": "Tsui",
        "given": "C.-Y."
      },
      {
        "family": "Pedram",
        "given": "M."
      },
      {
        "family": "Despain",
        "given": "A.M."
      }
    ],
    "citation-number": [
      "95"
    ],
    "container-title": [
      "Proceedings of the IEEE/ACM Design Automation Conference"
    ],
    "pages": [
      "18–23"
    ],
    "title": [
      "Exact and approximate methods for calculating signal and transition probabilities in FSMs"
    ],
    "type": "paper-conference",
    "volume": [
      "1994"
    ]
  },
  {
    "author": [
      {
        "family": "Anderson",
        "given": "J."
      },
      {
        "family": "Najm",
        "given": "F.N."
      },
      {
        "family": "Tuan",
        "given": "T."
      }
    ],
    "citation-number": [
      "96"
    ],
    "container-title": [
      "Proceedings of the ACM International Symposium on Field Programmable Gate Arrays"
    ],
    "pages": [
      "33–41"
    ],
    "title": [
      "Active leakage power optimization for FPGAs"
    ],
    "type": "paper-conference",
    "volume": [
      "2004"
    ]
  },
  {
    "author": [
      {
        "family": "George",
        "given": "V."
      },
      {
        "family": "Zhang",
        "given": "H."
      },
      {
        "family": "Rabaey",
        "given": "J."
      }
    ],
    "citation-number": [
      "97"
    ],
    "container-title": [
      "Proceedings of the International Symposium on Low Power Electronics and Design"
    ],
    "pages": [
      "188–193"
    ],
    "title": [
      "The design of a low energy FPGA"
    ],
    "type": "paper-conference",
    "volume": [
      "1999"
    ]
  },
  {
    "author": [
      {
        "family": "George",
        "given": "V."
      },
      {
        "family": "Rabaey",
        "given": "J."
      }
    ],
    "citation-number": [
      "98"
    ],
    "date": [
      "2001"
    ],
    "location": [
      "Boston, MA"
    ],
    "publisher": [
      "Kluwer Academic Publishers"
    ],
    "title": [
      "Low-Energy FPGAs: Architecture and Design"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Li",
        "given": "F."
      },
      {
        "family": "Lin",
        "given": "Y."
      },
      {
        "family": "He",
        "given": "L."
      }
    ],
    "citation-number": [
      "99"
    ],
    "container-title": [
      "Proceedings of the International Conference on Computer Aided Design"
    ],
    "date": [
      "2004"
    ],
    "pages": [
      "760–765"
    ],
    "title": [
      "Vdd programmability to reduce FPGA interconnect power"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Li",
        "given": "F."
      },
      {
        "family": "Lin",
        "given": "Y."
      },
      {
        "family": "He",
        "given": "L."
      },
      {
        "family": "Cong",
        "given": "J."
      }
    ],
    "citation-number": [
      "100"
    ],
    "container-title": [
      "Proceedings of the IEEE/ACM Design Automation Conference"
    ],
    "pages": [
      "735–740"
    ],
    "title": [
      "FPGA power reduction using configurable dual-Vdd"
    ],
    "type": "paper-conference",
    "volume": [
      "2004"
    ]
  },
  {
    "author": [
      {
        "family": "Li",
        "given": "F."
      },
      {
        "family": "Lin",
        "given": "Y."
      },
      {
        "family": "He",
        "given": "L."
      },
      {
        "family": "Cong",
        "given": "J."
      }
    ],
    "citation-number": [
      "101"
    ],
    "container-title": [
      "Proceedings of the ACM International Symposium on Field Programmable Gate Arrays"
    ],
    "pages": [
      "42–50"
    ],
    "title": [
      "Low-power FPGA using predefined dual-Vdd/dual-Vt fabrics"
    ],
    "type": "paper-conference",
    "volume": [
      "2004"
    ]
  },
  {
    "author": [
      {
        "family": "Lin",
        "given": "Y."
      },
      {
        "family": "Li",
        "given": "F."
      },
      {
        "family": "He",
        "given": "L."
      }
    ],
    "citation-number": [
      "102"
    ],
    "container-title": [
      "Proceedings of the IEEE/ACM Asia South Pacific Design Automation Conference"
    ],
    "pages": [
      "645–650"
    ],
    "title": [
      "Routing track duplication with finegrained power gating for FPGA interconnect power reduction"
    ],
    "type": "paper-conference",
    "volume": [
      "2005"
    ]
  },
  {
    "author": [
      {
        "family": "Hu",
        "given": "Y."
      },
      {
        "family": "Lin",
        "given": "Y."
      },
      {
        "family": "He",
        "given": "L."
      },
      {
        "family": "Tuan",
        "given": "T."
      }
    ],
    "citation-number": [
      "103"
    ],
    "container-title": [
      "Proceedings of the IEEE/ACM Design Automation Conference"
    ],
    "pages": [
      "478–483"
    ],
    "title": [
      "Simultaneous time slack budgeting and retiming for dual-Vdd FPGA power reduction"
    ],
    "type": "paper-conference",
    "volume": [
      "2006"
    ]
  },
  {
    "author": [
      {
        "family": "Lin",
        "given": "Y."
      },
      {
        "family": "Hu",
        "given": "Y."
      },
      {
        "family": "He",
        "given": "L."
      },
      {
        "family": "Raghunat",
        "given": "V."
      }
    ],
    "citation-number": [
      "104"
    ],
    "container-title": [
      "Proceedings of the International Symposium on Low Power Electronics and Design"
    ],
    "pages": [
      "168–173"
    ],
    "title": [
      "An efficient chip-level time slack allocation algorithm for dual-Vdd FPGA power reduction"
    ],
    "type": "paper-conference",
    "volume": [
      "2006"
    ]
  },
  {
    "author": [
      {
        "family": "LinY",
        "given": "He L."
      }
    ],
    "citation-number": [
      "105"
    ],
    "container-title": [
      "Proceedings of the Design, Automation, and Test in Europe"
    ],
    "pages": [
      "636–641"
    ],
    "title": [
      "Statistical dual-Vdd assignment for FPGA interconnect power reduction"
    ],
    "type": "paper-conference",
    "volume": [
      "2007"
    ]
  },
  {
    "author": [
      {
        "family": "Lamoureux",
        "given": "J."
      },
      {
        "family": "Lemieux",
        "given": "G.G."
      },
      {
        "family": "Wilton",
        "given": "S.J.E."
      }
    ],
    "citation-number": [
      "106"
    ],
    "container-title": [
      "Proceedings of the ACM International Symposium on Field Programmable Gate Arrays"
    ],
    "pages": [
      "156–165"
    ],
    "title": [
      "Glitchless: An Active Glitch Minimization Technique for FPGAs"
    ],
    "type": "paper-conference",
    "volume": [
      "2007"
    ]
  },
  {
    "author": [
      {
        "family": "Kim",
        "given": "D."
      },
      {
        "family": "Choi",
        "given": "K."
      }
    ],
    "citation-number": [
      "107"
    ],
    "container-title": [
      "Proceedings of the IEEE/ACM Design Automation Conference"
    ],
    "pages": [
      "441–445"
    ],
    "title": [
      "Power-conscious high level synthesis using loop folding"
    ],
    "type": "paper-conference",
    "volume": [
      "1997"
    ]
  },
  {
    "author": [
      {
        "family": "Maymandi-Nejad",
        "given": "M."
      },
      {
        "family": "Sachdev",
        "given": "M."
      }
    ],
    "citation-number": [
      "108"
    ],
    "container-title": [
      "IEEE Trans VLSI Syst"
    ],
    "date": [
      "2003"
    ],
    "issue": [
      "5"
    ],
    "pages": [
      "871–878"
    ],
    "title": [
      "A digitally programmable delay element: design and analysis"
    ],
    "type": "article-journal",
    "volume": [
      "11"
    ]
  },
  {
    "author": [
      {
        "family": "Maymandi-Nejad",
        "given": "M."
      },
      {
        "family": "Sachdev",
        "given": "M."
      }
    ],
    "citation-number": [
      "109"
    ],
    "container-title": [
      "IEEE J Solid-State Circuits"
    ],
    "date": [
      "2005"
    ],
    "issue": [
      "11"
    ],
    "pages": [
      "2212–2219"
    ],
    "title": [
      "A monotonic digitally controlled delay element"
    ],
    "type": "article-journal",
    "volume": [
      "40"
    ]
  },
  {
    "author": [
      {
        "family": "Schell",
        "given": "B."
      },
      {
        "family": "Tsividis",
        "given": "Y."
      }
    ],
    "citation-number": [
      "110"
    ],
    "container-title": [
      "IEEE J Solid-State Circuits"
    ],
    "date": [
      "2008"
    ],
    "issue": [
      "5"
    ],
    "pages": [
      "1227–1234"
    ],
    "title": [
      "A low power tunable delay element suitable for asynchronous delays of burst information"
    ],
    "type": "article-journal",
    "volume": [
      "43"
    ]
  },
  {
    "author": [
      {
        "family": "Lim",
        "given": "H."
      },
      {
        "family": "Lee",
        "given": "K."
      },
      {
        "family": "Cho",
        "given": "Y."
      },
      {
        "family": "Chang",
        "given": "N."
      }
    ],
    "citation-number": [
      "111"
    ],
    "container-title": [
      "Proceedings of the International Conference on Computer Aided Design"
    ],
    "pages": [
      "335–342"
    ],
    "title": [
      "Flip-flop insertion with shifted-phase clocks for FPGA power reduction"
    ],
    "type": "paper-conference",
    "volume": [
      "2005"
    ]
  },
  {
    "author": [
      {
        "family": "Czajkowski",
        "given": "T.S."
      },
      {
        "family": "Brown",
        "given": "S.D."
      }
    ],
    "citation-number": [
      "112"
    ],
    "container-title": [
      "Proceedings of the IEEE/ACM Design Automation Conference"
    ],
    "pages": [
      "324–329"
    ],
    "title": [
      "Using negative edge triggered FFs to reduce glitching power in FPGA circuits"
    ],
    "type": "paper-conference",
    "volume": [
      "2007"
    ]
  },
  {
    "author": [
      {
        "family": "Hsieh",
        "given": "C.-T."
      },
      {
        "family": "Cong",
        "given": "J."
      },
      {
        "family": "Zhang",
        "given": "Z."
      },
      {
        "family": "Chang",
        "given": "S.-C."
      }
    ],
    "citation-number": [
      "113"
    ],
    "container-title": [
      "Proceedings of the IEEE/ACM Asia South Pacific Design Automation Conference"
    ],
    "date": [
      "2008"
    ],
    "pages": [
      "10–15"
    ],
    "title": [
      "Behavioral synthesis with activating unused flip-flops for reducing glitch power in FPGA"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Pedram",
        "given": "M."
      },
      {
        "family": "Chang",
        "given": "J."
      }
    ],
    "citation-number": [
      "114"
    ],
    "container-title": [
      "Proceedings of the Conference on European Design Automation"
    ],
    "pages": [
      "376–381"
    ],
    "title": [
      "Module assignment for low power"
    ],
    "type": "paper-conference",
    "volume": [
      "1996"
    ]
  },
  {
    "author": [
      {
        "family": "Lyuh",
        "given": "C.-G."
      },
      {
        "family": "Kim",
        "given": "T."
      }
    ],
    "citation-number": [
      "115"
    ],
    "container-title": [
      "IEEE Trans VLSI Syst"
    ],
    "date": [
      "2003"
    ],
    "issue": [
      "3"
    ],
    "pages": [
      "364–375"
    ],
    "title": [
      "High-level synthesis for low power based on network flow method"
    ],
    "type": "article-journal",
    "volume": [
      "11"
    ]
  },
  {
    "author": [
      {
        "family": "Francis",
        "given": "R."
      },
      {
        "family": "Rose",
        "given": "J."
      },
      {
        "family": "Vranesic",
        "given": "Z."
      }
    ],
    "citation-number": [
      "116"
    ],
    "container-title": [
      "Proceedings of the IEEE/ACM Design Automation Conference"
    ],
    "date": [
      "1991"
    ],
    "pages": [
      "227–233"
    ],
    "title": [
      "Chortle-crf: fast technology mapping for lookup table-based FPGAs"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Cong",
        "given": "J."
      },
      {
        "family": "Hwang",
        "given": "Y.-Y."
      }
    ],
    "citation-number": [
      "117"
    ],
    "container-title": [
      "Proceedings of the ACM International Symposium on Field Programmable Gate Arrays"
    ],
    "pages": [
      "68–74"
    ],
    "title": [
      "Simultaneous depth and area minimization in LUT-based FPGA mapping"
    ],
    "type": "paper-conference",
    "volume": [
      "1995"
    ]
  },
  {
    "author": [
      {
        "family": "Kao",
        "given": "C.-C."
      },
      {
        "family": "Lai",
        "given": "Y.-T."
      }
    ],
    "citation-number": [
      "118"
    ],
    "container-title": [
      "ACM Trans Des Autom Electron Syst"
    ],
    "date": [
      "2005"
    ],
    "issue": [
      "1"
    ],
    "pages": [
      "168–186"
    ],
    "title": [
      "An efficient algorithm for finding the minimal-area FPGA technology mapping"
    ],
    "type": "article-journal",
    "volume": [
      "10"
    ]
  },
  {
    "author": [
      {
        "family": "Cong",
        "given": "J."
      },
      {
        "family": "Ding",
        "given": "Y."
      }
    ],
    "citation-number": [
      "119"
    ],
    "container-title": [
      "IEEE Trans Comput Aided Des"
    ],
    "date": [
      "1994"
    ],
    "issue": [
      "1"
    ],
    "pages": [
      "1–12"
    ],
    "title": [
      "FlowMap: an optimal technology mapping algorithm for delay optimization in lookup-table based FPGA designs"
    ],
    "type": "article-journal",
    "volume": [
      "13"
    ]
  },
  {
    "author": [
      {
        "family": "Cong",
        "given": "J."
      },
      {
        "family": "Ding",
        "given": "Y."
      }
    ],
    "citation-number": [
      "120"
    ],
    "container-title": [
      "IEEE Trans VLSI Syst"
    ],
    "date": [
      "1994"
    ],
    "issue": [
      "2"
    ],
    "pages": [
      "137–148"
    ],
    "title": [
      "On area/depth trade-off in LUT-based FPGA technology mapping"
    ],
    "type": "article-journal",
    "volume": [
      "2"
    ]
  },
  {
    "author": [
      {
        "family": "Teslenko",
        "given": "M."
      },
      {
        "family": "Dubrova",
        "given": "E."
      }
    ],
    "citation-number": [
      "121"
    ],
    "container-title": [
      "Proceedings of the International Conference on Computer Aided Design"
    ],
    "pages": [
      "748–751"
    ],
    "title": [
      "Hermes: LUT FPGA technology mapping algorithm for area minimization with optimum depth"
    ],
    "type": "paper-conference",
    "volume": [
      "2004"
    ]
  },
  {
    "author": [
      {
        "family": "Anderson",
        "given": "J."
      },
      {
        "family": "Najm",
        "given": "F.N."
      }
    ],
    "citation-number": [
      "122"
    ],
    "container-title": [
      "Proceedings of the IEEE International Conference on Field-Programmable Technology"
    ],
    "pages": [
      "211–218"
    ],
    "title": [
      "Power-aware technology mapping for LUT-based FPGAs"
    ],
    "type": "paper-conference",
    "volume": [
      "2002"
    ]
  },
  {
    "author": [
      {
        "family": "Lamoureux",
        "given": "J."
      },
      {
        "family": "Wilton",
        "given": "S."
      }
    ],
    "citation-number": [
      "123"
    ],
    "container-title": [
      "Proceedings of the International Conference on Computer Aided Design"
    ],
    "pages": [
      "701–708"
    ],
    "title": [
      "On the interaction between power-aware FPGA CAD algorithms"
    ],
    "type": "paper-conference",
    "volume": [
      "2003"
    ]
  },
  {
    "author": [
      {
        "family": "Gupta",
        "given": "S."
      },
      {
        "family": "Anderson",
        "given": "J."
      },
      {
        "family": "Farragher",
        "given": "L."
      },
      {
        "family": "Wang",
        "given": "Q."
      }
    ],
    "citation-number": [
      "124"
    ],
    "container-title": [
      "Proceedings of the IEEE Custom Integrated Circuits Conference"
    ],
    "pages": [
      "85–88"
    ],
    "title": [
      "CAD techniques for power optimization in Virex-5 FPGAs"
    ],
    "type": "paper-conference",
    "volume": [
      "2007"
    ]
  },
  {
    "author": [
      {
        "family": "Vorwerk",
        "given": "K."
      },
      {
        "family": "Raman",
        "given": "M."
      },
      {
        "family": "Dunoyer",
        "given": "J."
      },
      {
        "family": "Chung Hsu",
        "given": "Y."
      },
      {
        "family": "Kundu",
        "given": "A."
      },
      {
        "family": "Kennings",
        "given": "A."
      }
    ],
    "citation-number": [
      "125"
    ],
    "container-title": [
      "Proceedings of the International Conference on Field Programmable Logic and Applications"
    ],
    "pages": [
      "233–238"
    ],
    "title": [
      "A technique for minimizing power during FPGA placement"
    ],
    "type": "paper-conference",
    "volume": [
      "2008"
    ]
  },
  {
    "author": [
      {
        "family": "Hassan",
        "given": "H."
      },
      {
        "family": "El-Daher",
        "given": "A."
      },
      {
        "family": "Anis",
        "given": "M."
      },
      {
        "family": "Elmasry",
        "given": "M."
      }
    ],
    "citation-number": [
      "126"
    ],
    "container-title": [
      "Proceedings of the Design, Automation, and Test in Europe"
    ],
    "pages": [
      "212–217"
    ],
    "title": [
      "Activity packing in FPGAs for leakage power reduction"
    ],
    "type": "paper-conference",
    "volume": [
      "2005"
    ]
  },
  {
    "author": [
      {
        "family": "Hassan",
        "given": "H."
      },
      {
        "family": "Anis",
        "given": "M."
      },
      {
        "family": "Elmasry",
        "given": "M."
      }
    ],
    "citation-number": [
      "127"
    ],
    "container-title": [
      "Proceedings of the International Symposium on Low Power Electronics and Design"
    ],
    "pages": [
      "257–262"
    ],
    "title": [
      "LAP: a logic activity packing methodology for leakage power-tolerant FPGAs"
    ],
    "type": "paper-conference",
    "volume": [
      "2005"
    ]
  },
  {
    "author": [
      {
        "family": "Hassan",
        "given": "H."
      },
      {
        "family": "Anis",
        "given": "M."
      },
      {
        "family": "Elmasry",
        "given": "M."
      }
    ],
    "citation-number": [
      "128"
    ],
    "container-title": [
      "Proceedings of the IEEE/ACM Asia South Pacific Design Automation Conference"
    ],
    "pages": [
      "678–683"
    ],
    "title": [
      "A timing driven algorithm for leakage reduction in MTCMOS FPGAs"
    ],
    "type": "paper-conference",
    "volume": [
      "2007"
    ]
  },
  {
    "author": [
      {
        "family": "Gayasen",
        "given": "A."
      },
      {
        "family": "Tsai",
        "given": "Y."
      },
      {
        "family": "Vijaykrishnan",
        "given": "N."
      },
      {
        "family": "Kandemir",
        "given": "M."
      },
      {
        "family": "Irwin",
        "given": "M.J."
      },
      {
        "family": "Tuan",
        "given": "T."
      }
    ],
    "citation-number": [
      "129"
    ],
    "container-title": [
      "Proceedings of the ACM International Symposium on Field Programmable Gate Arrays"
    ],
    "pages": [
      "51–58"
    ],
    "title": [
      "Reducing leakage energy in FPGAs using region-constrained placement"
    ],
    "type": "paper-conference",
    "volume": [
      "2004"
    ]
  },
  {
    "author": [
      {
        "family": "Kao",
        "given": "J."
      },
      {
        "family": "Chandrakasan",
        "given": "A."
      }
    ],
    "citation-number": [
      "130"
    ],
    "container-title": [
      "IEEE J Solid-State Circuits"
    ],
    "date": [
      "2000"
    ],
    "issue": [
      "7"
    ],
    "pages": [
      "1009–1018"
    ],
    "title": [
      "Dual-threshold voltage techniques for low-power digital circuits"
    ],
    "type": "article-journal",
    "volume": [
      "35"
    ]
  },
  {
    "author": [
      {
        "family": "Mutoh",
        "given": "S."
      },
      {
        "family": "Douseki",
        "given": "T."
      },
      {
        "family": "Matsuya",
        "given": "Y."
      },
      {
        "family": "Aoki",
        "given": "T."
      },
      {
        "family": "Shigematsu",
        "given": "S."
      },
      {
        "family": "Yamada",
        "given": "J."
      }
    ],
    "citation-number": [
      "131"
    ],
    "container-title": [
      "IEEE J Solid-State Circuits"
    ],
    "date": [
      "1995"
    ],
    "issue": [
      "8"
    ],
    "pages": [
      "847–854"
    ],
    "title": [
      "1-V power supply high-speed digital circuit technology with multithreshold-voltage CMOS"
    ],
    "type": "article-journal",
    "volume": [
      "30"
    ]
  },
  {
    "author": [
      {
        "family": "Shigematsu",
        "given": "S."
      },
      {
        "family": "Mutoh",
        "given": "S."
      },
      {
        "family": "Tanabe",
        "given": "Y.M.Y."
      },
      {
        "family": "Yamada",
        "given": "J."
      }
    ],
    "citation-number": [
      "132"
    ],
    "container-title": [
      "IEEE J Solid-State Circuits"
    ],
    "date": [
      "1997"
    ],
    "issue": [
      "6"
    ],
    "pages": [
      "861–869"
    ],
    "title": [
      "A 1-V high-speed MTCMOS circuit scheme for power-down application circuits"
    ],
    "type": "article-journal",
    "volume": [
      "32"
    ]
  },
  {
    "author": [
      {
        "family": "Anis",
        "given": "M."
      },
      {
        "family": "Areibi",
        "given": "S."
      },
      {
        "family": "Elmasry",
        "given": "M."
      }
    ],
    "citation-number": [
      "133"
    ],
    "container-title": [
      "IEEE Trans Comput Aided Des"
    ],
    "date": [
      "2003"
    ],
    "issue": [
      "10"
    ],
    "pages": [
      "1324–1342"
    ],
    "title": [
      "Design and optimization of multithreshold CMOS (MTCMOS) circuits"
    ],
    "type": "article-journal",
    "volume": [
      "22"
    ]
  },
  {
    "author": [
      {
        "given": "Altera"
      }
    ],
    "citation-number": [
      "134"
    ],
    "note": [
      "Online]. Available:"
    ],
    "title": [
      "Stratix Device Handbook"
    ],
    "type": null,
    "url": [
      "http://www.altera.com/literature/hb/stx/stratix_"
    ],
    "volume": [
      "1"
    ]
  },
  {
    "author": [
      {
        "given": "Xilinx"
      }
    ],
    "citation-number": [
      "135"
    ],
    "genre": [
      "[Online]."
    ],
    "note": [
      "Available:"
    ],
    "title": [
      "Two flows for partial reconfiguration: module based or difference based"
    ],
    "type": null,
    "url": [
      "http://"
    ]
  },
  {
    "author": [
      {
        "family": "Hu",
        "given": "Z."
      },
      {
        "family": "Buyuktosunoglu",
        "given": "A."
      },
      {
        "family": "Srinivasan",
        "given": "V."
      },
      {
        "family": "Zyuban",
        "given": "V."
      },
      {
        "family": "Jacobson",
        "given": "H."
      },
      {
        "family": "Bose",
        "given": "P."
      }
    ],
    "citation-number": [
      "136"
    ],
    "container-title": [
      "Proceedings of the International Symposium on Low Power Electronics and Design"
    ],
    "pages": [
      "32–37"
    ],
    "title": [
      "Microarchitectural techniques for power gating of execution units"
    ],
    "type": "paper-conference",
    "volume": [
      "2004"
    ]
  },
  {
    "author": [
      {
        "family": "Rahman",
        "given": "A."
      },
      {
        "family": "Das",
        "given": "S."
      },
      {
        "family": "Tuan",
        "given": "T."
      },
      {
        "family": "Trimberger",
        "given": "S."
      }
    ],
    "citation-number": [
      "137"
    ],
    "container-title": [
      "Proceedings of the IEEE Custom Integrated Circuits Conference"
    ],
    "date": [
      "2006"
    ],
    "pages": [
      "9–12"
    ],
    "title": [
      "Determination of power gating granularity for FPGA fabric"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Kosonocky",
        "given": "S.V."
      },
      {
        "family": "Immediato",
        "given": "M."
      },
      {
        "family": "Cottrell",
        "given": "P."
      },
      {
        "family": "Hook",
        "given": "T."
      },
      {
        "family": "Mann",
        "given": "R."
      },
      {
        "family": "Brown",
        "given": "J."
      }
    ],
    "citation-number": [
      "138"
    ],
    "container-title": [
      "Proceedings of the International Symposium on Low Power Electronics and Design"
    ],
    "pages": [
      "165–169"
    ],
    "title": [
      "Enchanced multi-threshold (MTCMOS) circuits using variable well bias"
    ],
    "type": "paper-conference",
    "volume": [
      "2001"
    ]
  },
  {
    "author": [
      {
        "family": "Kim",
        "given": "H.-O."
      },
      {
        "family": "Shin",
        "given": "Y."
      },
      {
        "family": "Kim",
        "given": "H."
      },
      {
        "family": "Eo",
        "given": "I."
      }
    ],
    "citation-number": [
      "139"
    ],
    "container-title": [
      "Proceedings of the IEEE/ACM Design Automation Conference"
    ],
    "pages": [
      "109–112"
    ],
    "title": [
      "Physical design methodology of power gating circuits for standard-cellbased design"
    ],
    "type": "paper-conference",
    "volume": [
      "2006"
    ]
  },
  {
    "author": [
      {
        "family": "Calhoun",
        "given": "B."
      },
      {
        "family": "Honoré",
        "given": "F."
      },
      {
        "family": "Chandrakasan",
        "given": "A."
      }
    ],
    "citation-number": [
      "140"
    ],
    "container-title": [
      "IEEE J Solid-State Circuits"
    ],
    "date": [
      "2004"
    ],
    "issue": [
      "5"
    ],
    "pages": [
      "818–826"
    ],
    "title": [
      "A leakage reduction methodology for distributed MTCMOS"
    ],
    "type": "article-journal",
    "volume": [
      "39"
    ]
  },
  {
    "author": [
      {
        "family": "Tuan",
        "given": "T."
      },
      {
        "family": "Kao",
        "given": "S."
      },
      {
        "family": "Rahman",
        "given": "A."
      },
      {
        "family": "Das",
        "given": "S."
      },
      {
        "family": "Trimberger",
        "given": "S."
      }
    ],
    "citation-number": [
      "141"
    ],
    "container-title": [
      "Proceedings of the ACM International Symposium on Field Programmable Gate Arrays"
    ],
    "pages": [
      "3–11"
    ],
    "title": [
      "A 90nm low-power FPGA for battery-powered applications"
    ],
    "type": "paper-conference",
    "volume": [
      "2006"
    ]
  },
  {
    "author": [
      {
        "family": "DA",
        "given": "James Kao"
      },
      {
        "family": "A",
        "given": "Chandrakasan"
      }
    ],
    "citation-number": [
      "142"
    ],
    "container-title": [
      "Proceedings of the IEEE/ACM Design Automation Conference"
    ],
    "pages": [
      "409–414"
    ],
    "title": [
      "Transistor sizing issues and tool for multi-threshold CMOS technology"
    ],
    "type": "paper-conference",
    "volume": [
      "1997"
    ]
  },
  {
    "citation-number": [
      "143"
    ],
    "date": [
      "2008"
    ],
    "note": [
      "Online]. Available:"
    ],
    "title": [
      "The Berkeley Predictive Technology Model website"
    ],
    "type": null,
    "url": [
      "http://www-device.eecs.berkeley"
    ]
  },
  {
    "author": [
      {
        "family": "Guindi",
        "given": "R.S."
      },
      {
        "family": "Najm",
        "given": "F.N."
      }
    ],
    "citation-number": [
      "144"
    ],
    "container-title": [
      "Proceedings of the IEEE International Symposium on Quality of Electronic Design"
    ],
    "pages": [
      "61–65"
    ],
    "title": [
      "Design techniques for gate-leakage reduction in CMOS circuits"
    ],
    "type": "paper-conference",
    "volume": [
      "2003"
    ]
  },
  {
    "author": [
      {
        "family": "Hassan",
        "given": "H."
      },
      {
        "family": "Anis",
        "given": "M."
      },
      {
        "family": "Elmasry",
        "given": "M."
      }
    ],
    "citation-number": [
      "145"
    ],
    "container-title": [
      "IEEE Trans Comput Aided Design"
    ],
    "date": [
      "2008"
    ],
    "issue": [
      "9"
    ],
    "pages": [
      "1555–1564"
    ],
    "title": [
      "Input vector reordering for leakage power reduction in FPGAs"
    ],
    "type": "article-journal",
    "volume": [
      "27"
    ]
  },
  {
    "author": [
      {
        "family": "Sentovich",
        "given": "E.M."
      },
      {
        "family": "Singh",
        "given": "K.J."
      },
      {
        "family": "Lavagno",
        "given": "L."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "146"
    ],
    "date": [
      "1992-05"
    ],
    "genre": [
      "Technical Report UCB/ERL M92/41,"
    ],
    "location": [
      "Berkeley, CA"
    ],
    "publisher": [
      "Department of Electrical Engineering and Computer Science, University of California"
    ],
    "title": [
      "SIS: A system for sequential circuit synthesis"
    ],
    "type": "report"
  }
]
