<!doctype html>
<html>
<head>
<title>Gude!</title>
<link rel="stylesheet" href="google-code-prettify/skins/desert.css">
<link rel="stylesheet" href="css/custom.css">
<link rel="stylesheet" href="css/mark-lines.css">
<script src="google-code-prettify/prettify.js"></script>
</head>
<body onload="PR.prettyPrint()">
<pre class="prettyprint linenums lang-c">
extern int getenv(const char *name);
extern int foo();
extern int bar();

int
main()
{
    int rc; 
    int taint = getenv("gude");
    switch (taint) {
    case 0:
        ;
        int a = 1;
        break;
    case 1:
        switch (rc) {
        case 0:
            ;
            rc = 1;
            break;
        case 1:
            ;
            rc = 2;
            break;
        }
    }
    int a = 0;

    return rc;
}

</pre>
<div>
0 2018-Dec-28 21:52:02.101508 - [DEBUG] Set-up the command-line parameters<br>
1 2018-Dec-28 21:52:02.101934 - [INFO] Chosen operation mode: 'phasarLLVM'<br>
2 2018-Dec-28 21:52:02.102285 - [INFO] No configuration file is used.<br>
3 2018-Dec-28 21:52:02.102361 - [INFO] Program options have been successfully parsed.<br>
4 2018-Dec-28 21:52:02.102461 - [INFO] Check program options for logical errors.<br>
5 2018-Dec-28 21:52:02.102550 - [INFO] Set-up IR database.<br>
6 2018-Dec-28 21:52:02.108793 - [INFO] Constructed the analysis controller.<br>
7 2018-Dec-28 21:52:02.108913 - [INFO] Found the following IR files for this project: <br>
8 2018-Dec-28 21:52:02.108975 - [INFO] 	main.ll<br>
9 2018-Dec-28 21:52:02.109034 - [INFO] Check for chosen entry points.<br>
10 2018-Dec-28 21:52:02.109095 - [INFO] link all llvm modules into a single module for WPA ...<br>
<br>
11 2018-Dec-28 21:52:02.109153 - [INFO] link all llvm modules into a single module for WPA ended<br>
<br>
12 2018-Dec-28 21:52:02.109213 - [INFO] Preprocess module: main.ll<br>
13 2018-Dec-28 21:52:02.109581 - [INFO] Running GeneralStatisticsPass<br>
14 2018-Dec-28 21:52:02.109724 - [INFO] Running ValueAnnotationPass<br>
15 2018-Dec-28 21:52:02.110151 - [INFO] GeneralStatisticsPass summary for module: 'main.ll'<br>
<br>
16 2018-Dec-28 21:52:02.110216 - [INFO] Allocated Types    : 1<br>
17 2018-Dec-28 21:52:02.110280 - [INFO] Allocation Sites   : 5<br>
18 2018-Dec-28 21:52:02.110337 - [INFO] Basic Blocks       : 7<br>
19 2018-Dec-28 21:52:02.110395 - [INFO] Calls Sites        : 5<br>
20 2018-Dec-28 21:52:02.110452 - [INFO] Functions          : 3<br>
21 2018-Dec-28 21:52:02.110509 - [INFO] Globals            : 1<br>
22 2018-Dec-28 21:52:02.110566 - [INFO] Global Pointer     : 1<br>
23 2018-Dec-28 21:52:02.110623 - [INFO] Instructions       : 26<br>
24 2018-Dec-28 21:52:02.110680 - [INFO] Memory Intrinsics  : 0<br>
25 2018-Dec-28 21:52:02.110737 - [INFO] Store Instructions : 6<br>
26 2018-Dec-28 21:52:02.110794 - [INFO]  <br>
27 2018-Dec-28 21:52:02.110870 - [INFO]   i32<br>
28 2018-Dec-28 21:52:02.111445 - [DEBUG] Analyzing function: main<br>
29 2018-Dec-28 21:52:02.111782 - [INFO] Reconstruct the class hierarchy.<br>
30 2018-Dec-28 21:52:02.111846 - [INFO] Construct type hierarchy<br>
31 2018-Dec-28 21:52:02.111906 - [DEBUG] Analyse types in module: main.ll<br>
32 2018-Dec-28 21:52:02.112079 - [DEBUG] Reconstruct virtual function table for module: main.ll<br>
33 2018-Dec-28 21:52:02.112148 - [INFO] Reconstruction of class hierarchy completed.<br>
34 2018-Dec-28 21:52:02.112210 - [INFO] Starting CallGraphAnalysisType: OTF<br>
35 2018-Dec-28 21:52:02.112323 - [DEBUG] Walking in function: main<br>
36 2018-Dec-28 21:52:02.112409 - [DEBUG] Found static call-site: call void @llvm.dbg.declare(metadata i32* %rc, metadata !18, metadata !19), !dbg !20, !phasar.instruction.id !21, ID: 7<br>
37 2018-Dec-28 21:52:02.112779 - [DEBUG] Found 1 possible target(s)<br>
38 2018-Dec-28 21:52:02.112839 - [DEBUG] Target name: llvm.dbg.declare<br>
39 2018-Dec-28 21:52:02.112925 - [DEBUG] Walking in function: llvm.dbg.declare<br>
40 2018-Dec-28 21:52:02.112988 - [DEBUG] Function already visited or only declaration: llvm.dbg.declare<br>
41 2018-Dec-28 21:52:02.113053 - [DEBUG] Found static call-site: call void @llvm.dbg.declare(metadata i32* %taint, metadata !22, metadata !19), !dbg !23, !phasar.instruction.id !24, ID: 8<br>
42 2018-Dec-28 21:52:02.113366 - [DEBUG] Found 1 possible target(s)<br>
43 2018-Dec-28 21:52:02.113425 - [DEBUG] Target name: llvm.dbg.declare<br>
44 2018-Dec-28 21:52:02.113499 - [DEBUG] Walking in function: llvm.dbg.declare<br>
45 2018-Dec-28 21:52:02.113561 - [DEBUG] Function already visited or only declaration: llvm.dbg.declare<br>
46 2018-Dec-28 21:52:02.113625 - [DEBUG] Found static call-site: %call = call i32 @getenv(i8* getelementptr inbounds ([5 x i8], [5 x i8]* @.str, i32 0, i32 0)), !dbg !25, !phasar.instruction.id !26, ID: 9<br>
47 2018-Dec-28 21:52:02.113960 - [DEBUG] Found 1 possible target(s)<br>
48 2018-Dec-28 21:52:02.114018 - [DEBUG] Target name: getenv<br>
49 2018-Dec-28 21:52:02.114098 - [DEBUG] Walking in function: getenv<br>
50 2018-Dec-28 21:52:02.114160 - [DEBUG] Function already visited or only declaration: getenv<br>
51 2018-Dec-28 21:52:02.114224 - [DEBUG] Found static call-site: call void @llvm.dbg.declare(metadata i32* %a, metadata !32, metadata !19), !dbg !34, !phasar.instruction.id !35, ID: 13<br>
52 2018-Dec-28 21:52:02.114524 - [DEBUG] Found 1 possible target(s)<br>
53 2018-Dec-28 21:52:02.114583 - [DEBUG] Target name: llvm.dbg.declare<br>
54 2018-Dec-28 21:52:02.114657 - [DEBUG] Walking in function: llvm.dbg.declare<br>
55 2018-Dec-28 21:52:02.114719 - [DEBUG] Function already visited or only declaration: llvm.dbg.declare<br>
56 2018-Dec-28 21:52:02.114785 - [DEBUG] Found static call-site: call void @llvm.dbg.declare(metadata i32* %a5, metadata !54, metadata !19), !dbg !55, !phasar.instruction.id !56, ID: 23<br>
57 2018-Dec-28 21:52:02.115066 - [DEBUG] Found 1 possible target(s)<br>
58 2018-Dec-28 21:52:02.115125 - [DEBUG] Target name: llvm.dbg.declare<br>
59 2018-Dec-28 21:52:02.115199 - [DEBUG] Walking in function: llvm.dbg.declare<br>
60 2018-Dec-28 21:52:02.115261 - [DEBUG] Function already visited or only declaration: llvm.dbg.declare<br>
61 2018-Dec-28 21:52:02.115323 - [INFO] Call graph has been constructed<br>
62 2018-Dec-28 21:52:02.115384 - [INFO] Performing analysis: plugin<br>
63 2018-Dec-28 21:52:02.115450 - [DEBUG] Loading shared object library: '/home/sebastian/.qt-creator-workspace/build-Phasar-Desktop-Debug/EnvironmentVariableTainting/libEnvironmentVariableTainting.so'<br>
64 2018-Dec-28 21:52:02.115940 - [INFO] Solving plugin: mono<br>
PhASAR v1218<br>
A LLVM-based static analysis framework<br>
<br>
--- Configuration ---<br>
Project ID: myphasarproject<br>
Graph ID: 123456<br>
Module(s): main.ll <br>
Data-flow analysis: plugin <br>
WPA: 1<br>
Mem2reg: 0<br>
Print edge recorder: 0<br>
Analysis plugin(s): <br>
/home/sebastian/.qt-creator-workspace/build-Phasar-Desktop-Debug/EnvironmentVariableTainting/libEnvironmentVariableTainting.so<br>
Output: results.json<br>
All modules loaded<br>
PTG construction ...<br>
PTG construction ended<br>
DONE<br>
init - MonoIntraEnvironmentVariableTracing<br>
<br>
  %retval = alloca i32, align 4, !phasar.instruction.id !12<br>
Got operands checking instruction (alloca)<br>
<br>
  %rc = alloca i32, align 4, !phasar.instruction.id !13<br>
Got operands checking instruction (alloca)<br>
<br>
  %taint = alloca i32, align 4, !phasar.instruction.id !14<br>
Got operands checking instruction (alloca)<br>
<br>
  %a = alloca i32, align 4, !phasar.instruction.id !15<br>
Got operands checking instruction (alloca)<br>
<br>
  %a5 = alloca i32, align 4, !phasar.instruction.id !16<br>
Got operands checking instruction (alloca)<br>
<br>
  store i32 0, i32* %retval, align 4, !phasar.instruction.id !17<br>
Got store instruction<br>
<br>
  call void @llvm.dbg.declare(metadata i32* %rc, metadata !18, metadata !19), !dbg !20, !phasar.instruction.id !21<br>
Got call instruction<br>
<br>
  call void @llvm.dbg.declare(metadata i32* %taint, metadata !22, metadata !19), !dbg !23, !phasar.instruction.id !24<br>
Got call instruction<br>
<br>
  %call = call i32 @getenv(i8* getelementptr inbounds ([5 x i8], [5 x i8]* @.str, i32 0, i32 0)), !dbg !25, !phasar.instruction.id !26<br>
Got call instruction<br>
Adding call instruction fact<br>
Adding line: 9<br>
<br>
  store i32 %call, i32* %taint, align 4, !dbg !23, !phasar.instruction.id !27<br>
Got store instruction<br>
Adding store instruction<br>
Adding line: 9<br>
Adding line: 9<br>
<br>
  %0 = load i32, i32* %taint, align 4, !dbg !28, !phasar.instruction.id !29<br>
Got load instruction<br>
Adding load instruction fact<br>
Adding line: 9<br>
Adding line: 9<br>
Adding line: 10<br>
<br>
  switch i32 %0, label %sw.epilog4 [<br>
    i32 0, label %sw.bb<br>
    i32 1, label %sw.bb1<br>
  ], !dbg !30, !phasar.instruction.id !31<br>
Got switch instruction<br>
Adding switch instruction fact<br>
Adding line: 9<br>
Adding line: 9<br>
Adding line: 10<br>
Adding line: 10<br>
<br>
  switch i32 %0, label %sw.epilog4 [<br>
    i32 0, label %sw.bb<br>
    i32 1, label %sw.bb1<br>
  ], !dbg !30, !phasar.instruction.id !31<br>
Got switch instruction<br>
Adding switch instruction fact<br>
Adding line: 9<br>
Adding line: 9<br>
Adding line: 10<br>
Adding line: 10<br>
<br>
  switch i32 %0, label %sw.epilog4 [<br>
    i32 0, label %sw.bb<br>
    i32 1, label %sw.bb1<br>
  ], !dbg !30, !phasar.instruction.id !31<br>
Got switch instruction<br>
Adding switch instruction fact<br>
Adding line: 9<br>
Adding line: 9<br>
Adding line: 10<br>
Adding line: 10<br>
<br>
  call void @llvm.dbg.declare(metadata i32* %a, metadata !32, metadata !19), !dbg !34, !phasar.instruction.id !35<br>
Adding line: 9<br>
Adding line: 9<br>
Adding line: 10<br>
Adding line: 13<br>
Adding line: 10<br>
<br>
  store i32 1, i32* %a, align 4, !dbg !34, !phasar.instruction.id !36<br>
Adding line: 13<br>
Adding line: 9<br>
Adding line: 9<br>
Adding line: 10<br>
Adding line: 13<br>
Adding line: 10<br>
<br>
  br label %sw.epilog4, !dbg !37, !phasar.instruction.id !38<br>
Adding line: 13<br>
Adding line: 9<br>
Adding line: 9<br>
Adding line: 10<br>
Adding line: 13<br>
Adding line: 10<br>
<br>
  %1 = load i32, i32* %rc, align 4, !dbg !39, !phasar.instruction.id !40<br>
Adding line: 9<br>
Adding line: 9<br>
Adding line: 10<br>
Adding line: 16<br>
Adding line: 10<br>
<br>
  switch i32 %1, label %sw.epilog [<br>
    i32 0, label %sw.bb2<br>
    i32 1, label %sw.bb3<br>
  ], !dbg !41, !phasar.instruction.id !42<br>
Adding line: 9<br>
Adding line: 9<br>
Adding line: 10<br>
Adding line: 16<br>
Adding line: 10<br>
<br>
  switch i32 %1, label %sw.epilog [<br>
    i32 0, label %sw.bb2<br>
    i32 1, label %sw.bb3<br>
  ], !dbg !41, !phasar.instruction.id !42<br>
Adding line: 9<br>
Adding line: 9<br>
Adding line: 10<br>
Adding line: 16<br>
Adding line: 10<br>
<br>
  switch i32 %1, label %sw.epilog [<br>
    i32 0, label %sw.bb2<br>
    i32 1, label %sw.bb3<br>
  ], !dbg !41, !phasar.instruction.id !42<br>
Adding line: 9<br>
Adding line: 9<br>
Adding line: 10<br>
Adding line: 16<br>
Adding line: 10<br>
<br>
  store i32 1, i32* %rc, align 4, !dbg !43, !phasar.instruction.id !45<br>
Adding line: 19<br>
Adding line: 9<br>
Adding line: 9<br>
Adding line: 10<br>
Adding line: 16<br>
Adding line: 10<br>
<br>
  br label %sw.epilog, !dbg !46, !phasar.instruction.id !47<br>
Adding line: 19<br>
Adding line: 9<br>
Adding line: 9<br>
Adding line: 10<br>
Adding line: 16<br>
Adding line: 10<br>
<br>
  store i32 2, i32* %rc, align 4, !dbg !48, !phasar.instruction.id !49<br>
Adding line: 9<br>
Adding line: 9<br>
Adding line: 10<br>
Adding line: 16<br>
Adding line: 10<br>
Adding line: 23<br>
<br>
  br label %sw.epilog, !dbg !50, !phasar.instruction.id !51<br>
Adding line: 19<br>
Adding line: 9<br>
Adding line: 9<br>
Adding line: 10<br>
Adding line: 16<br>
Adding line: 10<br>
Adding line: 23<br>
<br>
  br label %sw.epilog4, !dbg !52, !phasar.instruction.id !53<br>
Adding line: 19<br>
Adding line: 13<br>
Adding line: 9<br>
Adding line: 9<br>
Adding line: 10<br>
Adding line: 13<br>
Adding line: 16<br>
Adding line: 10<br>
Adding line: 23<br>
<br>
  call void @llvm.dbg.declare(metadata i32* %a5, metadata !54, metadata !19), !dbg !55, !phasar.instruction.id !56<br>
Got call instruction<br>
Adding line: 19<br>
Adding line: 13<br>
Adding line: 9<br>
Adding line: 9<br>
Adding line: 10<br>
Adding line: 13<br>
Adding line: 16<br>
Adding line: 23<br>
<br>
  store i32 0, i32* %a5, align 4, !dbg !55, !phasar.instruction.id !57<br>
Got store instruction<br>
Adding line: 19<br>
Adding line: 13<br>
Adding line: 9<br>
Adding line: 9<br>
Adding line: 10<br>
Adding line: 13<br>
Adding line: 16<br>
Adding line: 23<br>
<br>
  %2 = load i32, i32* %rc, align 4, !dbg !58, !phasar.instruction.id !59<br>
Got load instruction<br>
Adding load instruction fact<br>
Adding line: 19<br>
Adding line: 13<br>
Adding line: 9<br>
Adding line: 9<br>
Adding line: 10<br>
Adding line: 13<br>
Adding line: 29<br>
Adding line: 16<br>
Adding line: 23<br>
<br>
  store i32 %call, i32* %taint, align 4, !dbg !23, !phasar.instruction.id !27<br>
Got store instruction<br>
Adding store instruction<br>
<br>
  %0 = load i32, i32* %taint, align 4, !dbg !28, !phasar.instruction.id !29<br>
Got load instruction<br>
Adding load instruction fact<br>
<br>
  switch i32 %0, label %sw.epilog4 [<br>
    i32 0, label %sw.bb<br>
    i32 1, label %sw.bb1<br>
  ], !dbg !30, !phasar.instruction.id !31<br>
Got switch instruction<br>
Adding switch instruction fact<br>
<br>
  switch i32 %0, label %sw.epilog4 [<br>
    i32 0, label %sw.bb<br>
    i32 1, label %sw.bb1<br>
  ], !dbg !30, !phasar.instruction.id !31<br>
Got switch instruction<br>
Adding switch instruction fact<br>
<br>
  switch i32 %0, label %sw.epilog4 [<br>
    i32 0, label %sw.bb<br>
    i32 1, label %sw.bb1<br>
  ], !dbg !30, !phasar.instruction.id !31<br>
Got switch instruction<br>
Adding switch instruction fact<br>
<br>
  call void @llvm.dbg.declare(metadata i32* %a5, metadata !54, metadata !19), !dbg !55, !phasar.instruction.id !56<br>
Got call instruction<br>
<br>
  call void @llvm.dbg.declare(metadata i32* %a, metadata !32, metadata !19), !dbg !34, !phasar.instruction.id !35<br>
<br>
  %1 = load i32, i32* %rc, align 4, !dbg !39, !phasar.instruction.id !40<br>
<br>
  store i32 1, i32* %a, align 4, !dbg !34, !phasar.instruction.id !36<br>
<br>
  br label %sw.epilog4, !dbg !37, !phasar.instruction.id !38<br>
<br>
  call void @llvm.dbg.declare(metadata i32* %a5, metadata !54, metadata !19), !dbg !55, !phasar.instruction.id !56<br>
Got call instruction<br>
<br>
  switch i32 %1, label %sw.epilog [<br>
    i32 0, label %sw.bb2<br>
    i32 1, label %sw.bb3<br>
  ], !dbg !41, !phasar.instruction.id !42<br>
<br>
  switch i32 %1, label %sw.epilog [<br>
    i32 0, label %sw.bb2<br>
    i32 1, label %sw.bb3<br>
  ], !dbg !41, !phasar.instruction.id !42<br>
<br>
  switch i32 %1, label %sw.epilog [<br>
    i32 0, label %sw.bb2<br>
    i32 1, label %sw.bb3<br>
  ], !dbg !41, !phasar.instruction.id !42<br>
<br>
  br label %sw.epilog4, !dbg !52, !phasar.instruction.id !53<br>
<br>
  store i32 1, i32* %rc, align 4, !dbg !43, !phasar.instruction.id !45<br>
<br>
  store i32 2, i32* %rc, align 4, !dbg !48, !phasar.instruction.id !49<br>
<br>
  br label %sw.epilog, !dbg !46, !phasar.instruction.id !47<br>
<br>
  br label %sw.epilog4, !dbg !52, !phasar.instruction.id !53<br>
<br>
  br label %sw.epilog, !dbg !50, !phasar.instruction.id !51<br>
<br>
  br label %sw.epilog4, !dbg !52, !phasar.instruction.id !53<br>
<br>
  call void @llvm.dbg.declare(metadata i32* %a5, metadata !54, metadata !19), !dbg !55, !phasar.instruction.id !56<br>
Got call instruction<br>
<br>
  store i32 0, i32* %a5, align 4, !dbg !55, !phasar.instruction.id !57<br>
Got store instruction<br>
<br>
  %2 = load i32, i32* %rc, align 4, !dbg !58, !phasar.instruction.id !59<br>
Got load instruction<br>
Adding load instruction fact<br>
<br>
  call void @llvm.dbg.declare(metadata i32* %rc, metadata !18, metadata !19), !dbg !20, !phasar.instruction.id !21<br>
Got call instruction<br>
<br>
  %rc = alloca i32, align 4, !phasar.instruction.id !13<br>
Got operands checking instruction (alloca)<br>
<br>
  %taint = alloca i32, align 4, !phasar.instruction.id !14<br>
Got operands checking instruction (alloca)<br>
<br>
  %retval = alloca i32, align 4, !phasar.instruction.id !12<br>
Got operands checking instruction (alloca)<br>
<br>
  store i32 1, i32* %rc, align 4, !dbg !43, !phasar.instruction.id !45<br>
<br>
  store i32 1, i32* %a, align 4, !dbg !34, !phasar.instruction.id !36<br>
<br>
  store i32 %call, i32* %taint, align 4, !dbg !23, !phasar.instruction.id !27<br>
Got store instruction<br>
Adding store instruction<br>
<br>
  %call = call i32 @getenv(i8* getelementptr inbounds ([5 x i8], [5 x i8]* @.str, i32 0, i32 0)), !dbg !25, !phasar.instruction.id !26<br>
Got call instruction<br>
Adding call instruction fact<br>
<br>
  store i32 0, i32* %retval, align 4, !phasar.instruction.id !17<br>
Got store instruction<br>
<br>
  %a5 = alloca i32, align 4, !phasar.instruction.id !16<br>
Got operands checking instruction (alloca)<br>
<br>
  %0 = load i32, i32* %taint, align 4, !dbg !28, !phasar.instruction.id !29<br>
Got load instruction<br>
Adding load instruction fact<br>
<br>
  call void @llvm.dbg.declare(metadata i32* %taint, metadata !22, metadata !19), !dbg !23, !phasar.instruction.id !24<br>
Got call instruction<br>
<br>
  call void @llvm.dbg.declare(metadata i32* %a, metadata !32, metadata !19), !dbg !34, !phasar.instruction.id !35<br>
<br>
  %a = alloca i32, align 4, !phasar.instruction.id !15<br>
Got operands checking instruction (alloca)<br>
<br>
  %2 = load i32, i32* %rc, align 4, !dbg !58, !phasar.instruction.id !59<br>
Got load instruction<br>
Adding load instruction fact<br>
<br>
  br label %sw.epilog4, !dbg !37, !phasar.instruction.id !38<br>
<br>
  %1 = load i32, i32* %rc, align 4, !dbg !39, !phasar.instruction.id !40<br>
<br>
  switch i32 %0, label %sw.epilog4 [<br>
    i32 0, label %sw.bb<br>
    i32 1, label %sw.bb1<br>
  ], !dbg !30, !phasar.instruction.id !31<br>
Got switch instruction<br>
Adding switch instruction fact<br>
<br>
  br label %sw.epilog4, !dbg !52, !phasar.instruction.id !53<br>
<br>
  br label %sw.epilog, !dbg !46, !phasar.instruction.id !47<br>
<br>
  br label %sw.epilog, !dbg !50, !phasar.instruction.id !51<br>
<br>
  switch i32 %1, label %sw.epilog [<br>
    i32 0, label %sw.bb2<br>
    i32 1, label %sw.bb3<br>
  ], !dbg !41, !phasar.instruction.id !42<br>
<br>
  store i32 2, i32* %rc, align 4, !dbg !48, !phasar.instruction.id !49<br>
<br>
  call void @llvm.dbg.declare(metadata i32* %a5, metadata !54, metadata !19), !dbg !55, !phasar.instruction.id !56<br>
Got call instruction<br>
<br>
  store i32 0, i32* %a5, align 4, !dbg !55, !phasar.instruction.id !57<br>
Got store instruction<br>
<br>
  ret i32 %2, !dbg !60, !phasar.instruction.id !61worklist size: 29<br>
worklist size: 28<br>
worklist size: 27<br>
worklist size: 26<br>
worklist size: 25<br>
worklist size: 24<br>
worklist size: 23<br>
worklist size: 22<br>
worklist size: 21<br>
worklist size: 21<br>
worklist size: 21<br>
worklist size: 23<br>
worklist size: 23<br>
worklist size: 23<br>
worklist size: 23<br>
worklist size: 23<br>
worklist size: 23<br>
worklist size: 23<br>
worklist size: 25<br>
worklist size: 25<br>
worklist size: 25<br>
worklist size: 25<br>
worklist size: 25<br>
worklist size: 25<br>
worklist size: 25<br>
worklist size: 25<br>
worklist size: 25<br>
worklist size: 25<br>
worklist size: 25<br>
worklist size: 24<br>
worklist size: 23<br>
worklist size: 22<br>
worklist size: 21<br>
worklist size: 20<br>
worklist size: 19<br>
worklist size: 18<br>
worklist size: 17<br>
worklist size: 16<br>
worklist size: 15<br>
worklist size: 14<br>
worklist size: 13<br>
worklist size: 12<br>
worklist size: 11<br>
worklist size: 10<br>
worklist size: 9<br>
worklist size: 8<br>
worklist size: 7<br>
worklist size: 6<br>
worklist size: 5<br>
worklist size: 4<br>
worklist size: 3<br>
worklist size: 2<br>
worklist size: 1<br>
LLVM-Intra-Monotone solver results:<br>
-----------------------------------<br>
Instruction:<br>
call void @llvm.dbg.declare(metadata i32* %rc, metadata !18, metadata !19), !dbg !20, !phasar.instruction.id !21, ID: 7<br>
Facts:<br>
	EMPTY<br>
<br>
<br>
Instruction:<br>
%rc = alloca i32, align 4, !phasar.instruction.id !13, ID: 2<br>
Facts:<br>
	EMPTY<br>
<br>
<br>
Instruction:<br>
%taint = alloca i32, align 4, !phasar.instruction.id !14, ID: 3<br>
Facts:<br>
	EMPTY<br>
<br>
<br>
Instruction:<br>
%retval = alloca i32, align 4, !phasar.instruction.id !12, ID: 1<br>
Facts:<br>
	EMPTY<br>
<br>
<br>
Instruction:<br>
store i32 1, i32* %rc, align 4, !dbg !43, !phasar.instruction.id !45, ID: 18<br>
Facts:<br>
store i32 %call, i32* %taint, align 4, !dbg !23, !phasar.instruction.id !27, ID: 10<br>
%call = call i32 @getenv(i8* getelementptr inbounds ([5 x i8], [5 x i8]* @.str, i32 0, i32 0)), !dbg !25, !phasar.instruction.id !26, ID: 9<br>
%0 = load i32, i32* %taint, align 4, !dbg !28, !phasar.instruction.id !29, ID: 11<br>
%1 = load i32, i32* %rc, align 4, !dbg !39, !phasar.instruction.id !40, ID: 16<br>
switch i32 %0, label %sw.epilog4 [<br>
    i32 0, label %sw.bb<br>
    i32 1, label %sw.bb1<br>
  ], !dbg !30, !phasar.instruction.id !31, ID: 12<br>
<br>
<br>
Instruction:<br>
store i32 1, i32* %a, align 4, !dbg !34, !phasar.instruction.id !36, ID: 14<br>
Facts:<br>
store i32 %call, i32* %taint, align 4, !dbg !23, !phasar.instruction.id !27, ID: 10<br>
%call = call i32 @getenv(i8* getelementptr inbounds ([5 x i8], [5 x i8]* @.str, i32 0, i32 0)), !dbg !25, !phasar.instruction.id !26, ID: 9<br>
%0 = load i32, i32* %taint, align 4, !dbg !28, !phasar.instruction.id !29, ID: 11<br>
call void @llvm.dbg.declare(metadata i32* %a, metadata !32, metadata !19), !dbg !34, !phasar.instruction.id !35, ID: 13<br>
switch i32 %0, label %sw.epilog4 [<br>
    i32 0, label %sw.bb<br>
    i32 1, label %sw.bb1<br>
  ], !dbg !30, !phasar.instruction.id !31, ID: 12<br>
<br>
<br>
Instruction:<br>
store i32 %call, i32* %taint, align 4, !dbg !23, !phasar.instruction.id !27, ID: 10<br>
Facts:<br>
%call = call i32 @getenv(i8* getelementptr inbounds ([5 x i8], [5 x i8]* @.str, i32 0, i32 0)), !dbg !25, !phasar.instruction.id !26, ID: 9<br>
<br>
<br>
Instruction:<br>
%call = call i32 @getenv(i8* getelementptr inbounds ([5 x i8], [5 x i8]* @.str, i32 0, i32 0)), !dbg !25, !phasar.instruction.id !26, ID: 9<br>
Facts:<br>
	EMPTY<br>
<br>
<br>
Instruction:<br>
store i32 0, i32* %retval, align 4, !phasar.instruction.id !17, ID: 6<br>
Facts:<br>
	EMPTY<br>
<br>
<br>
Instruction:<br>
%a5 = alloca i32, align 4, !phasar.instruction.id !16, ID: 5<br>
Facts:<br>
	EMPTY<br>
<br>
<br>
Instruction:<br>
%0 = load i32, i32* %taint, align 4, !dbg !28, !phasar.instruction.id !29, ID: 11<br>
Facts:<br>
store i32 %call, i32* %taint, align 4, !dbg !23, !phasar.instruction.id !27, ID: 10<br>
%call = call i32 @getenv(i8* getelementptr inbounds ([5 x i8], [5 x i8]* @.str, i32 0, i32 0)), !dbg !25, !phasar.instruction.id !26, ID: 9<br>
<br>
<br>
Instruction:<br>
call void @llvm.dbg.declare(metadata i32* %taint, metadata !22, metadata !19), !dbg !23, !phasar.instruction.id !24, ID: 8<br>
Facts:<br>
	EMPTY<br>
<br>
<br>
Instruction:<br>
call void @llvm.dbg.declare(metadata i32* %a, metadata !32, metadata !19), !dbg !34, !phasar.instruction.id !35, ID: 13<br>
Facts:<br>
store i32 %call, i32* %taint, align 4, !dbg !23, !phasar.instruction.id !27, ID: 10<br>
%call = call i32 @getenv(i8* getelementptr inbounds ([5 x i8], [5 x i8]* @.str, i32 0, i32 0)), !dbg !25, !phasar.instruction.id !26, ID: 9<br>
%0 = load i32, i32* %taint, align 4, !dbg !28, !phasar.instruction.id !29, ID: 11<br>
switch i32 %0, label %sw.epilog4 [<br>
    i32 0, label %sw.bb<br>
    i32 1, label %sw.bb1<br>
  ], !dbg !30, !phasar.instruction.id !31, ID: 12<br>
<br>
<br>
Instruction:<br>
%a = alloca i32, align 4, !phasar.instruction.id !15, ID: 4<br>
Facts:<br>
	EMPTY<br>
<br>
<br>
Instruction:<br>
%2 = load i32, i32* %rc, align 4, !dbg !58, !phasar.instruction.id !59, ID: 25<br>
Facts:<br>
store i32 1, i32* %rc, align 4, !dbg !43, !phasar.instruction.id !45, ID: 18<br>
store i32 1, i32* %a, align 4, !dbg !34, !phasar.instruction.id !36, ID: 14<br>
store i32 %call, i32* %taint, align 4, !dbg !23, !phasar.instruction.id !27, ID: 10<br>
%call = call i32 @getenv(i8* getelementptr inbounds ([5 x i8], [5 x i8]* @.str, i32 0, i32 0)), !dbg !25, !phasar.instruction.id !26, ID: 9<br>
%0 = load i32, i32* %taint, align 4, !dbg !28, !phasar.instruction.id !29, ID: 11<br>
call void @llvm.dbg.declare(metadata i32* %a, metadata !32, metadata !19), !dbg !34, !phasar.instruction.id !35, ID: 13<br>
%1 = load i32, i32* %rc, align 4, !dbg !39, !phasar.instruction.id !40, ID: 16<br>
store i32 2, i32* %rc, align 4, !dbg !48, !phasar.instruction.id !49, ID: 20<br>
<br>
<br>
Instruction:<br>
br label %sw.epilog4, !dbg !37, !phasar.instruction.id !38, ID: 15<br>
Facts:<br>
store i32 1, i32* %a, align 4, !dbg !34, !phasar.instruction.id !36, ID: 14<br>
store i32 %call, i32* %taint, align 4, !dbg !23, !phasar.instruction.id !27, ID: 10<br>
%call = call i32 @getenv(i8* getelementptr inbounds ([5 x i8], [5 x i8]* @.str, i32 0, i32 0)), !dbg !25, !phasar.instruction.id !26, ID: 9<br>
%0 = load i32, i32* %taint, align 4, !dbg !28, !phasar.instruction.id !29, ID: 11<br>
call void @llvm.dbg.declare(metadata i32* %a, metadata !32, metadata !19), !dbg !34, !phasar.instruction.id !35, ID: 13<br>
switch i32 %0, label %sw.epilog4 [<br>
    i32 0, label %sw.bb<br>
    i32 1, label %sw.bb1<br>
  ], !dbg !30, !phasar.instruction.id !31, ID: 12<br>
<br>
<br>
Instruction:<br>
%1 = load i32, i32* %rc, align 4, !dbg !39, !phasar.instruction.id !40, ID: 16<br>
Facts:<br>
store i32 %call, i32* %taint, align 4, !dbg !23, !phasar.instruction.id !27, ID: 10<br>
%call = call i32 @getenv(i8* getelementptr inbounds ([5 x i8], [5 x i8]* @.str, i32 0, i32 0)), !dbg !25, !phasar.instruction.id !26, ID: 9<br>
%0 = load i32, i32* %taint, align 4, !dbg !28, !phasar.instruction.id !29, ID: 11<br>
switch i32 %0, label %sw.epilog4 [<br>
    i32 0, label %sw.bb<br>
    i32 1, label %sw.bb1<br>
  ], !dbg !30, !phasar.instruction.id !31, ID: 12<br>
<br>
<br>
Instruction:<br>
switch i32 %0, label %sw.epilog4 [<br>
    i32 0, label %sw.bb<br>
    i32 1, label %sw.bb1<br>
  ], !dbg !30, !phasar.instruction.id !31, ID: 12<br>
Facts:<br>
store i32 %call, i32* %taint, align 4, !dbg !23, !phasar.instruction.id !27, ID: 10<br>
%call = call i32 @getenv(i8* getelementptr inbounds ([5 x i8], [5 x i8]* @.str, i32 0, i32 0)), !dbg !25, !phasar.instruction.id !26, ID: 9<br>
%0 = load i32, i32* %taint, align 4, !dbg !28, !phasar.instruction.id !29, ID: 11<br>
<br>
<br>
Instruction:<br>
br label %sw.epilog4, !dbg !52, !phasar.instruction.id !53, ID: 22<br>
Facts:<br>
store i32 1, i32* %rc, align 4, !dbg !43, !phasar.instruction.id !45, ID: 18<br>
store i32 %call, i32* %taint, align 4, !dbg !23, !phasar.instruction.id !27, ID: 10<br>
%call = call i32 @getenv(i8* getelementptr inbounds ([5 x i8], [5 x i8]* @.str, i32 0, i32 0)), !dbg !25, !phasar.instruction.id !26, ID: 9<br>
%0 = load i32, i32* %taint, align 4, !dbg !28, !phasar.instruction.id !29, ID: 11<br>
%1 = load i32, i32* %rc, align 4, !dbg !39, !phasar.instruction.id !40, ID: 16<br>
switch i32 %0, label %sw.epilog4 [<br>
    i32 0, label %sw.bb<br>
    i32 1, label %sw.bb1<br>
  ], !dbg !30, !phasar.instruction.id !31, ID: 12<br>
store i32 2, i32* %rc, align 4, !dbg !48, !phasar.instruction.id !49, ID: 20<br>
<br>
<br>
Instruction:<br>
br label %sw.epilog, !dbg !46, !phasar.instruction.id !47, ID: 19<br>
Facts:<br>
store i32 1, i32* %rc, align 4, !dbg !43, !phasar.instruction.id !45, ID: 18<br>
store i32 %call, i32* %taint, align 4, !dbg !23, !phasar.instruction.id !27, ID: 10<br>
%call = call i32 @getenv(i8* getelementptr inbounds ([5 x i8], [5 x i8]* @.str, i32 0, i32 0)), !dbg !25, !phasar.instruction.id !26, ID: 9<br>
%0 = load i32, i32* %taint, align 4, !dbg !28, !phasar.instruction.id !29, ID: 11<br>
%1 = load i32, i32* %rc, align 4, !dbg !39, !phasar.instruction.id !40, ID: 16<br>
switch i32 %0, label %sw.epilog4 [<br>
    i32 0, label %sw.bb<br>
    i32 1, label %sw.bb1<br>
  ], !dbg !30, !phasar.instruction.id !31, ID: 12<br>
<br>
<br>
Instruction:<br>
br label %sw.epilog, !dbg !50, !phasar.instruction.id !51, ID: 21<br>
Facts:<br>
store i32 %call, i32* %taint, align 4, !dbg !23, !phasar.instruction.id !27, ID: 10<br>
%call = call i32 @getenv(i8* getelementptr inbounds ([5 x i8], [5 x i8]* @.str, i32 0, i32 0)), !dbg !25, !phasar.instruction.id !26, ID: 9<br>
%0 = load i32, i32* %taint, align 4, !dbg !28, !phasar.instruction.id !29, ID: 11<br>
%1 = load i32, i32* %rc, align 4, !dbg !39, !phasar.instruction.id !40, ID: 16<br>
switch i32 %0, label %sw.epilog4 [<br>
    i32 0, label %sw.bb<br>
    i32 1, label %sw.bb1<br>
  ], !dbg !30, !phasar.instruction.id !31, ID: 12<br>
store i32 2, i32* %rc, align 4, !dbg !48, !phasar.instruction.id !49, ID: 20<br>
<br>
<br>
Instruction:<br>
switch i32 %1, label %sw.epilog [<br>
    i32 0, label %sw.bb2<br>
    i32 1, label %sw.bb3<br>
  ], !dbg !41, !phasar.instruction.id !42, ID: 17<br>
Facts:<br>
store i32 %call, i32* %taint, align 4, !dbg !23, !phasar.instruction.id !27, ID: 10<br>
%call = call i32 @getenv(i8* getelementptr inbounds ([5 x i8], [5 x i8]* @.str, i32 0, i32 0)), !dbg !25, !phasar.instruction.id !26, ID: 9<br>
%0 = load i32, i32* %taint, align 4, !dbg !28, !phasar.instruction.id !29, ID: 11<br>
%1 = load i32, i32* %rc, align 4, !dbg !39, !phasar.instruction.id !40, ID: 16<br>
switch i32 %0, label %sw.epilog4 [<br>
    i32 0, label %sw.bb<br>
    i32 1, label %sw.bb1<br>
  ], !dbg !30, !phasar.instruction.id !31, ID: 12<br>
<br>
<br>
Instruction:<br>
store i32 2, i32* %rc, align 4, !dbg !48, !phasar.instruction.id !49, ID: 20<br>
Facts:<br>
store i32 %call, i32* %taint, align 4, !dbg !23, !phasar.instruction.id !27, ID: 10<br>
%call = call i32 @getenv(i8* getelementptr inbounds ([5 x i8], [5 x i8]* @.str, i32 0, i32 0)), !dbg !25, !phasar.instruction.id !26, ID: 9<br>
%0 = load i32, i32* %taint, align 4, !dbg !28, !phasar.instruction.id !29, ID: 11<br>
%1 = load i32, i32* %rc, align 4, !dbg !39, !phasar.instruction.id !40, ID: 16<br>
switch i32 %0, label %sw.epilog4 [<br>
    i32 0, label %sw.bb<br>
    i32 1, label %sw.bb1<br>
  ], !dbg !30, !phasar.instruction.id !31, ID: 12<br>
<br>
<br>
Instruction:<br>
call void @llvm.dbg.declare(metadata i32* %a5, metadata !54, metadata !19), !dbg !55, !phasar.instruction.id !56, ID: 23<br>
Facts:<br>
store i32 1, i32* %rc, align 4, !dbg !43, !phasar.instruction.id !45, ID: 18<br>
store i32 1, i32* %a, align 4, !dbg !34, !phasar.instruction.id !36, ID: 14<br>
store i32 %call, i32* %taint, align 4, !dbg !23, !phasar.instruction.id !27, ID: 10<br>
%call = call i32 @getenv(i8* getelementptr inbounds ([5 x i8], [5 x i8]* @.str, i32 0, i32 0)), !dbg !25, !phasar.instruction.id !26, ID: 9<br>
%0 = load i32, i32* %taint, align 4, !dbg !28, !phasar.instruction.id !29, ID: 11<br>
call void @llvm.dbg.declare(metadata i32* %a, metadata !32, metadata !19), !dbg !34, !phasar.instruction.id !35, ID: 13<br>
%1 = load i32, i32* %rc, align 4, !dbg !39, !phasar.instruction.id !40, ID: 16<br>
switch i32 %0, label %sw.epilog4 [<br>
    i32 0, label %sw.bb<br>
    i32 1, label %sw.bb1<br>
  ], !dbg !30, !phasar.instruction.id !31, ID: 12<br>
store i32 2, i32* %rc, align 4, !dbg !48, !phasar.instruction.id !49, ID: 20<br>
<br>
<br>
Instruction:<br>
store i32 0, i32* %a5, align 4, !dbg !55, !phasar.instruction.id !57, ID: 24<br>
Facts:<br>
store i32 1, i32* %rc, align 4, !dbg !43, !phasar.instruction.id !45, ID: 18<br>
store i32 1, i32* %a, align 4, !dbg !34, !phasar.instruction.id !36, ID: 14<br>
store i32 %call, i32* %taint, align 4, !dbg !23, !phasar.instruction.id !27, ID: 10<br>
%call = call i32 @getenv(i8* getelementptr inbounds ([5 x i8], [5 x i8]* @.str, i32 0, i32 0)), !dbg !25, !phasar.instruction.id !26, ID: 9<br>
%0 = load i32, i32* %taint, align 4, !dbg !28, !phasar.instruction.id !29, ID: 11<br>
call void @llvm.dbg.declare(metadata i32* %a, metadata !32, metadata !19), !dbg !34, !phasar.instruction.id !35, ID: 13<br>
%1 = load i32, i32* %rc, align 4, !dbg !39, !phasar.instruction.id !40, ID: 16<br>
store i32 2, i32* %rc, align 4, !dbg !48, !phasar.instructio65 2018-Dec-28 21:52:02.163587 - [INFO] Write results to file<br>
66 2018-Dec-28 21:52:02.163835 - [INFO] Shutdown llvm and the analysis framework.<br>
<br>
n.id !49, ID: 20<br>
<br>
<br>
Instruction:<br>
ret i32 %2, !dbg !60, !phasar.instruction.id !61, ID: 26<br>
Facts:<br>
store i32 1, i32* %rc, align 4, !dbg !43, !phasar.instruction.id !45, ID: 18<br>
store i32 1, i32* %a, align 4, !dbg !34, !phasar.instruction.id !36, ID: 14<br>
store i32 %call, i32* %taint, align 4, !dbg !23, !phasar.instruction.id !27, ID: 10<br>
%call = call i32 @getenv(i8* getelementptr inbounds ([5 x i8], [5 x i8]* @.str, i32 0, i32 0)), !dbg !25, !phasar.instruction.id !26, ID: 9<br>
%0 = load i32, i32* %taint, align 4, !dbg !28, !phasar.instruction.id !29, ID: 11<br>
call void @llvm.dbg.declare(metadata i32* %a, metadata !32, metadata !19), !dbg !34, !phasar.instruction.id !35, ID: 13<br>
%2 = load i32, i32* %rc, align 4, !dbg !58, !phasar.instruction.id !59, ID: 25<br>
%1 = load i32, i32* %rc, align 4, !dbg !39, !phasar.instruction.id !40, ID: 16<br>
store i32 2, i32* %rc, align 4, !dbg !48, !phasar.instruction.id !49, ID: 20<br>
<br>
<br>
</div>
</body>
</html>
