Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Thu Jun  8 19:37:59 2023
| Host         : LAPTOP-31RL64T8 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file FPT_timing_summary_routed.rpt -pb FPT_timing_summary_routed.pb -rpx FPT_timing_summary_routed.rpx -warn_on_violation
| Design       : FPT
| Device       : 7a35ti-cpg236
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    2           
TIMING-18  Warning           Missing input or output delay  20          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (2)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (2)
5. checking no_input_delay (10)
6. checking no_output_delay (14)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (2)
------------------------
 There are 2 register/latch pins with no clock driven by root clock pin: sseg/CLK_DIV/count_reg[13]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (2)
------------------------------------------------
 There are 2 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (10)
-------------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.296        0.000                      0                   46        0.144        0.000                      0                   46        4.500        0.000                       0                    32  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         7.296        0.000                      0                   38        0.144        0.000                      0                   38        4.500        0.000                       0                    32  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              8.247        0.000                      0                    8        0.392        0.000                      0                    8  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        7.296ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.144ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.296ns  (required time - arrival time)
  Source:                 P1_Score/Q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Turn_Keeper/FSM_onehot_PS_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.664ns  (logic 0.940ns (35.287%)  route 1.724ns (64.713%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.618     5.139    P1_Score/clk_IBUF_BUFG
    SLICE_X63Y25         FDCE                                         r  P1_Score/Q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y25         FDCE (Prop_fdce_C_Q)         0.456     5.595 r  P1_Score/Q_reg[2]/Q
                         net (fo=7, routed)           1.143     6.738    P1_Score/t4[2]
    SLICE_X63Y25         LUT5 (Prop_lut5_I2_O)        0.152     6.890 r  P1_Score/FSM_onehot_PS[5]_i_2/O
                         net (fo=1, routed)           0.581     7.471    Turn_Keeper/FSM_onehot_PS_reg[5]_0
    SLICE_X63Y23         LUT5 (Prop_lut5_I0_O)        0.332     7.803 r  Turn_Keeper/FSM_onehot_PS[5]_i_1/O
                         net (fo=1, routed)           0.000     7.803    Turn_Keeper/NS[5]
    SLICE_X63Y23         FDCE                                         r  Turn_Keeper/FSM_onehot_PS_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.504    14.845    Turn_Keeper/clk_IBUF_BUFG
    SLICE_X63Y23         FDCE                                         r  Turn_Keeper/FSM_onehot_PS_reg[5]/C
                         clock pessimism              0.260    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X63Y23         FDCE (Setup_fdce_C_D)        0.029    15.099    Turn_Keeper/FSM_onehot_PS_reg[5]
  -------------------------------------------------------------------
                         required time                         15.099    
                         arrival time                          -7.803    
  -------------------------------------------------------------------
                         slack                                  7.296    

Slack (MET) :             7.463ns  (required time - arrival time)
  Source:                 Turn_Keeper/FSM_onehot_PS_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            P1_Score/Q_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.057ns  (logic 0.744ns (36.170%)  route 1.313ns (63.830%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.620     5.141    Turn_Keeper/clk_IBUF_BUFG
    SLICE_X62Y23         FDCE                                         r  Turn_Keeper/FSM_onehot_PS_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y23         FDCE (Prop_fdce_C_Q)         0.419     5.560 r  Turn_Keeper/FSM_onehot_PS_reg[3]/Q
                         net (fo=2, routed)           0.776     6.336    Turn_Keeper/PS[3]
    SLICE_X63Y23         LUT2 (Prop_lut2_I0_O)        0.325     6.661 r  Turn_Keeper/FSM_onehot_PS[4]_i_1/O
                         net (fo=5, routed)           0.537     7.198    P1_Score/E[0]
    SLICE_X63Y25         FDCE                                         r  P1_Score/Q_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.502    14.843    P1_Score/clk_IBUF_BUFG
    SLICE_X63Y25         FDCE                                         r  P1_Score/Q_reg[0]/C
                         clock pessimism              0.260    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X63Y25         FDCE (Setup_fdce_C_CE)      -0.407    14.661    P1_Score/Q_reg[0]
  -------------------------------------------------------------------
                         required time                         14.661    
                         arrival time                          -7.198    
  -------------------------------------------------------------------
                         slack                                  7.463    

Slack (MET) :             7.463ns  (required time - arrival time)
  Source:                 Turn_Keeper/FSM_onehot_PS_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            P1_Score/Q_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.057ns  (logic 0.744ns (36.170%)  route 1.313ns (63.830%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.620     5.141    Turn_Keeper/clk_IBUF_BUFG
    SLICE_X62Y23         FDCE                                         r  Turn_Keeper/FSM_onehot_PS_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y23         FDCE (Prop_fdce_C_Q)         0.419     5.560 r  Turn_Keeper/FSM_onehot_PS_reg[3]/Q
                         net (fo=2, routed)           0.776     6.336    Turn_Keeper/PS[3]
    SLICE_X63Y23         LUT2 (Prop_lut2_I0_O)        0.325     6.661 r  Turn_Keeper/FSM_onehot_PS[4]_i_1/O
                         net (fo=5, routed)           0.537     7.198    P1_Score/E[0]
    SLICE_X63Y25         FDCE                                         r  P1_Score/Q_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.502    14.843    P1_Score/clk_IBUF_BUFG
    SLICE_X63Y25         FDCE                                         r  P1_Score/Q_reg[1]/C
                         clock pessimism              0.260    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X63Y25         FDCE (Setup_fdce_C_CE)      -0.407    14.661    P1_Score/Q_reg[1]
  -------------------------------------------------------------------
                         required time                         14.661    
                         arrival time                          -7.198    
  -------------------------------------------------------------------
                         slack                                  7.463    

Slack (MET) :             7.463ns  (required time - arrival time)
  Source:                 Turn_Keeper/FSM_onehot_PS_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            P1_Score/Q_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.057ns  (logic 0.744ns (36.170%)  route 1.313ns (63.830%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.620     5.141    Turn_Keeper/clk_IBUF_BUFG
    SLICE_X62Y23         FDCE                                         r  Turn_Keeper/FSM_onehot_PS_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y23         FDCE (Prop_fdce_C_Q)         0.419     5.560 r  Turn_Keeper/FSM_onehot_PS_reg[3]/Q
                         net (fo=2, routed)           0.776     6.336    Turn_Keeper/PS[3]
    SLICE_X63Y23         LUT2 (Prop_lut2_I0_O)        0.325     6.661 r  Turn_Keeper/FSM_onehot_PS[4]_i_1/O
                         net (fo=5, routed)           0.537     7.198    P1_Score/E[0]
    SLICE_X63Y25         FDCE                                         r  P1_Score/Q_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.502    14.843    P1_Score/clk_IBUF_BUFG
    SLICE_X63Y25         FDCE                                         r  P1_Score/Q_reg[2]/C
                         clock pessimism              0.260    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X63Y25         FDCE (Setup_fdce_C_CE)      -0.407    14.661    P1_Score/Q_reg[2]
  -------------------------------------------------------------------
                         required time                         14.661    
                         arrival time                          -7.198    
  -------------------------------------------------------------------
                         slack                                  7.463    

Slack (MET) :             7.463ns  (required time - arrival time)
  Source:                 Turn_Keeper/FSM_onehot_PS_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            P1_Score/Q_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.057ns  (logic 0.744ns (36.170%)  route 1.313ns (63.830%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.620     5.141    Turn_Keeper/clk_IBUF_BUFG
    SLICE_X62Y23         FDCE                                         r  Turn_Keeper/FSM_onehot_PS_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y23         FDCE (Prop_fdce_C_Q)         0.419     5.560 r  Turn_Keeper/FSM_onehot_PS_reg[3]/Q
                         net (fo=2, routed)           0.776     6.336    Turn_Keeper/PS[3]
    SLICE_X63Y23         LUT2 (Prop_lut2_I0_O)        0.325     6.661 r  Turn_Keeper/FSM_onehot_PS[4]_i_1/O
                         net (fo=5, routed)           0.537     7.198    P1_Score/E[0]
    SLICE_X63Y25         FDCE                                         r  P1_Score/Q_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.502    14.843    P1_Score/clk_IBUF_BUFG
    SLICE_X63Y25         FDCE                                         r  P1_Score/Q_reg[3]/C
                         clock pessimism              0.260    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X63Y25         FDCE (Setup_fdce_C_CE)      -0.407    14.661    P1_Score/Q_reg[3]
  -------------------------------------------------------------------
                         required time                         14.661    
                         arrival time                          -7.198    
  -------------------------------------------------------------------
                         slack                                  7.463    

Slack (MET) :             7.486ns  (required time - arrival time)
  Source:                 P1_Score/Q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            P1_Score/Q_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.418ns  (logic 0.580ns (23.991%)  route 1.838ns (76.009%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.618     5.139    P1_Score/clk_IBUF_BUFG
    SLICE_X63Y25         FDCE                                         r  P1_Score/Q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y25         FDCE (Prop_fdce_C_Q)         0.456     5.595 r  P1_Score/Q_reg[2]/Q
                         net (fo=7, routed)           1.143     6.738    P1_Score/t4[2]
    SLICE_X63Y25         LUT4 (Prop_lut4_I2_O)        0.124     6.862 r  P1_Score/Q[3]_i_1/O
                         net (fo=1, routed)           0.695     7.557    P1_Score/p_0_in__0[3]
    SLICE_X63Y25         FDCE                                         r  P1_Score/Q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.502    14.843    P1_Score/clk_IBUF_BUFG
    SLICE_X63Y25         FDCE                                         r  P1_Score/Q_reg[3]/C
                         clock pessimism              0.296    15.139    
                         clock uncertainty           -0.035    15.104    
    SLICE_X63Y25         FDCE (Setup_fdce_C_D)       -0.061    15.043    P1_Score/Q_reg[3]
  -------------------------------------------------------------------
                         required time                         15.043    
                         arrival time                          -7.557    
  -------------------------------------------------------------------
                         slack                                  7.486    

Slack (MET) :             7.754ns  (required time - arrival time)
  Source:                 sseg/CLK_DIV/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sseg/CLK_DIV/count_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.240ns  (logic 1.692ns (75.540%)  route 0.548ns (24.460%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.618     5.139    sseg/CLK_DIV/clk_IBUF_BUFG
    SLICE_X62Y24         FDRE                                         r  sseg/CLK_DIV/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y24         FDRE (Prop_fdre_C_Q)         0.456     5.595 r  sseg/CLK_DIV/count_reg[1]/Q
                         net (fo=1, routed)           0.539     6.134    sseg/CLK_DIV/count_reg_n_0_[1]
    SLICE_X62Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.808 r  sseg/CLK_DIV/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.009     6.817    sseg/CLK_DIV/count_reg[0]_i_1_n_0
    SLICE_X62Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.931 r  sseg/CLK_DIV/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.931    sseg/CLK_DIV/count_reg[4]_i_1_n_0
    SLICE_X62Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.045 r  sseg/CLK_DIV/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.045    sseg/CLK_DIV/count_reg[8]_i_1_n_0
    SLICE_X62Y27         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.379 r  sseg/CLK_DIV/count_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.379    sseg/CLK_DIV/count_reg[12]_i_1_n_6
    SLICE_X62Y27         FDRE                                         r  sseg/CLK_DIV/count_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.505    14.846    sseg/CLK_DIV/clk_IBUF_BUFG
    SLICE_X62Y27         FDRE                                         r  sseg/CLK_DIV/count_reg[13]/C
                         clock pessimism              0.260    15.106    
                         clock uncertainty           -0.035    15.071    
    SLICE_X62Y27         FDRE (Setup_fdre_C_D)        0.062    15.133    sseg/CLK_DIV/count_reg[13]
  -------------------------------------------------------------------
                         required time                         15.133    
                         arrival time                          -7.379    
  -------------------------------------------------------------------
                         slack                                  7.754    

Slack (MET) :             7.757ns  (required time - arrival time)
  Source:                 P2_Score/Q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Turn_Keeper/FSM_onehot_PS_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.219ns  (logic 0.704ns (31.725%)  route 1.515ns (68.275%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.618     5.139    P2_Score/clk_IBUF_BUFG
    SLICE_X63Y24         FDCE                                         r  P2_Score/Q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y24         FDCE (Prop_fdce_C_Q)         0.456     5.595 f  P2_Score/Q_reg[0]/Q
                         net (fo=7, routed)           0.935     6.530    P2_Score/Q[0]
    SLICE_X63Y24         LUT5 (Prop_lut5_I4_O)        0.124     6.654 r  P2_Score/FSM_onehot_PS[1]_i_2/O
                         net (fo=1, routed)           0.580     7.234    Turn_Keeper/FSM_onehot_PS_reg[1]_0
    SLICE_X63Y23         LUT6 (Prop_lut6_I3_O)        0.124     7.358 r  Turn_Keeper/FSM_onehot_PS[1]_i_1/O
                         net (fo=1, routed)           0.000     7.358    Turn_Keeper/NS[1]
    SLICE_X63Y23         FDCE                                         r  Turn_Keeper/FSM_onehot_PS_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.504    14.845    Turn_Keeper/clk_IBUF_BUFG
    SLICE_X63Y23         FDCE                                         r  Turn_Keeper/FSM_onehot_PS_reg[1]/C
                         clock pessimism              0.274    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X63Y23         FDCE (Setup_fdce_C_D)        0.031    15.115    Turn_Keeper/FSM_onehot_PS_reg[1]
  -------------------------------------------------------------------
                         required time                         15.115    
                         arrival time                          -7.358    
  -------------------------------------------------------------------
                         slack                                  7.757    

Slack (MET) :             7.865ns  (required time - arrival time)
  Source:                 sseg/CLK_DIV/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sseg/CLK_DIV/count_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.129ns  (logic 1.581ns (74.265%)  route 0.548ns (25.735%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.618     5.139    sseg/CLK_DIV/clk_IBUF_BUFG
    SLICE_X62Y24         FDRE                                         r  sseg/CLK_DIV/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y24         FDRE (Prop_fdre_C_Q)         0.456     5.595 r  sseg/CLK_DIV/count_reg[1]/Q
                         net (fo=1, routed)           0.539     6.134    sseg/CLK_DIV/count_reg_n_0_[1]
    SLICE_X62Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.808 r  sseg/CLK_DIV/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.009     6.817    sseg/CLK_DIV/count_reg[0]_i_1_n_0
    SLICE_X62Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.931 r  sseg/CLK_DIV/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.931    sseg/CLK_DIV/count_reg[4]_i_1_n_0
    SLICE_X62Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.045 r  sseg/CLK_DIV/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.045    sseg/CLK_DIV/count_reg[8]_i_1_n_0
    SLICE_X62Y27         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.268 r  sseg/CLK_DIV/count_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.268    sseg/CLK_DIV/count_reg[12]_i_1_n_7
    SLICE_X62Y27         FDRE                                         r  sseg/CLK_DIV/count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.505    14.846    sseg/CLK_DIV/clk_IBUF_BUFG
    SLICE_X62Y27         FDRE                                         r  sseg/CLK_DIV/count_reg[12]/C
                         clock pessimism              0.260    15.106    
                         clock uncertainty           -0.035    15.071    
    SLICE_X62Y27         FDRE (Setup_fdre_C_D)        0.062    15.133    sseg/CLK_DIV/count_reg[12]
  -------------------------------------------------------------------
                         required time                         15.133    
                         arrival time                          -7.268    
  -------------------------------------------------------------------
                         slack                                  7.865    

Slack (MET) :             7.867ns  (required time - arrival time)
  Source:                 sseg/CLK_DIV/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sseg/CLK_DIV/count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.126ns  (logic 1.578ns (74.229%)  route 0.548ns (25.771%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.618     5.139    sseg/CLK_DIV/clk_IBUF_BUFG
    SLICE_X62Y24         FDRE                                         r  sseg/CLK_DIV/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y24         FDRE (Prop_fdre_C_Q)         0.456     5.595 r  sseg/CLK_DIV/count_reg[1]/Q
                         net (fo=1, routed)           0.539     6.134    sseg/CLK_DIV/count_reg_n_0_[1]
    SLICE_X62Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.808 r  sseg/CLK_DIV/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.009     6.817    sseg/CLK_DIV/count_reg[0]_i_1_n_0
    SLICE_X62Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.931 r  sseg/CLK_DIV/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.931    sseg/CLK_DIV/count_reg[4]_i_1_n_0
    SLICE_X62Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.265 r  sseg/CLK_DIV/count_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.265    sseg/CLK_DIV/count_reg[8]_i_1_n_6
    SLICE_X62Y26         FDRE                                         r  sseg/CLK_DIV/count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.504    14.845    sseg/CLK_DIV/clk_IBUF_BUFG
    SLICE_X62Y26         FDRE                                         r  sseg/CLK_DIV/count_reg[9]/C
                         clock pessimism              0.260    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X62Y26         FDRE (Setup_fdre_C_D)        0.062    15.132    sseg/CLK_DIV/count_reg[9]
  -------------------------------------------------------------------
                         required time                         15.132    
                         arrival time                          -7.265    
  -------------------------------------------------------------------
                         slack                                  7.867    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 Turn_Keeper/FSM_onehot_PS_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Turn_Keeper/FSM_onehot_PS_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.186ns (74.661%)  route 0.063ns (25.339%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.583     1.466    Turn_Keeper/clk_IBUF_BUFG
    SLICE_X62Y23         FDPE                                         r  Turn_Keeper/FSM_onehot_PS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y23         FDPE (Prop_fdpe_C_Q)         0.141     1.607 r  Turn_Keeper/FSM_onehot_PS_reg[0]/Q
                         net (fo=9, routed)           0.063     1.670    Turn_Keeper/Q[0]
    SLICE_X63Y23         LUT6 (Prop_lut6_I2_O)        0.045     1.715 r  Turn_Keeper/FSM_onehot_PS[1]_i_1/O
                         net (fo=1, routed)           0.000     1.715    Turn_Keeper/NS[1]
    SLICE_X63Y23         FDCE                                         r  Turn_Keeper/FSM_onehot_PS_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.851     1.978    Turn_Keeper/clk_IBUF_BUFG
    SLICE_X63Y23         FDCE                                         r  Turn_Keeper/FSM_onehot_PS_reg[1]/C
                         clock pessimism             -0.499     1.479    
    SLICE_X63Y23         FDCE (Hold_fdce_C_D)         0.092     1.571    Turn_Keeper/FSM_onehot_PS_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.715    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 P2_Score/Q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            P2_Score/Q_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.184ns (51.942%)  route 0.170ns (48.058%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.582     1.465    P2_Score/clk_IBUF_BUFG
    SLICE_X63Y24         FDCE                                         r  P2_Score/Q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y24         FDCE (Prop_fdce_C_Q)         0.141     1.606 r  P2_Score/Q_reg[2]/Q
                         net (fo=7, routed)           0.170     1.776    P2_Score/t5[2]
    SLICE_X63Y24         LUT4 (Prop_lut4_I2_O)        0.043     1.819 r  P2_Score/Q[3]_i_1__0/O
                         net (fo=1, routed)           0.000     1.819    P2_Score/p_0_in__1[3]
    SLICE_X63Y24         FDCE                                         r  P2_Score/Q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.850     1.977    P2_Score/clk_IBUF_BUFG
    SLICE_X63Y24         FDCE                                         r  P2_Score/Q_reg[3]/C
                         clock pessimism             -0.512     1.465    
    SLICE_X63Y24         FDCE (Hold_fdce_C_D)         0.104     1.569    P2_Score/Q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.819    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 P2_Score/Q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            P2_Score/Q_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.229ns (63.941%)  route 0.129ns (36.059%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.582     1.465    P2_Score/clk_IBUF_BUFG
    SLICE_X63Y24         FDCE                                         r  P2_Score/Q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y24         FDCE (Prop_fdce_C_Q)         0.128     1.593 r  P2_Score/Q_reg[1]/Q
                         net (fo=8, routed)           0.129     1.722    P2_Score/t5[1]
    SLICE_X63Y24         LUT3 (Prop_lut3_I1_O)        0.101     1.823 r  P2_Score/Q[2]_i_1__0/O
                         net (fo=1, routed)           0.000     1.823    P2_Score/p_0_in__1[2]
    SLICE_X63Y24         FDCE                                         r  P2_Score/Q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.850     1.977    P2_Score/clk_IBUF_BUFG
    SLICE_X63Y24         FDCE                                         r  P2_Score/Q_reg[2]/C
                         clock pessimism             -0.512     1.465    
    SLICE_X63Y24         FDCE (Hold_fdce_C_D)         0.105     1.570    P2_Score/Q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.823    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 Turn_Keeper/FSM_onehot_PS_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Turn_Keeper/FSM_onehot_PS_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.212%)  route 0.170ns (47.788%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.583     1.466    Turn_Keeper/clk_IBUF_BUFG
    SLICE_X63Y23         FDCE                                         r  Turn_Keeper/FSM_onehot_PS_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y23         FDCE (Prop_fdce_C_Q)         0.141     1.607 r  Turn_Keeper/FSM_onehot_PS_reg[5]/Q
                         net (fo=2, routed)           0.170     1.777    Turn_Keeper/PS[5]
    SLICE_X63Y23         LUT3 (Prop_lut3_I0_O)        0.045     1.822 r  Turn_Keeper/FSM_onehot_PS[6]_i_1/O
                         net (fo=1, routed)           0.000     1.822    Turn_Keeper/NS[6]
    SLICE_X63Y23         FDCE                                         r  Turn_Keeper/FSM_onehot_PS_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.851     1.978    Turn_Keeper/clk_IBUF_BUFG
    SLICE_X63Y23         FDCE                                         r  Turn_Keeper/FSM_onehot_PS_reg[6]/C
                         clock pessimism             -0.512     1.466    
    SLICE_X63Y23         FDCE (Hold_fdce_C_D)         0.092     1.558    Turn_Keeper/FSM_onehot_PS_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.558    
                         arrival time                           1.822    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 sseg/CLK_DIV/count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sseg/CLK_DIV/count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.583     1.466    sseg/CLK_DIV/clk_IBUF_BUFG
    SLICE_X62Y26         FDRE                                         r  sseg/CLK_DIV/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y26         FDRE (Prop_fdre_C_Q)         0.141     1.607 r  sseg/CLK_DIV/count_reg[10]/Q
                         net (fo=1, routed)           0.121     1.729    sseg/CLK_DIV/count_reg_n_0_[10]
    SLICE_X62Y26         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.840 r  sseg/CLK_DIV/count_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.840    sseg/CLK_DIV/count_reg[8]_i_1_n_5
    SLICE_X62Y26         FDRE                                         r  sseg/CLK_DIV/count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.851     1.978    sseg/CLK_DIV/clk_IBUF_BUFG
    SLICE_X62Y26         FDRE                                         r  sseg/CLK_DIV/count_reg[10]/C
                         clock pessimism             -0.512     1.466    
    SLICE_X62Y26         FDRE (Hold_fdre_C_D)         0.105     1.571    sseg/CLK_DIV/count_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.840    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 sseg/CLK_DIV/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sseg/CLK_DIV/count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.582     1.465    sseg/CLK_DIV/clk_IBUF_BUFG
    SLICE_X62Y24         FDRE                                         r  sseg/CLK_DIV/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y24         FDRE (Prop_fdre_C_Q)         0.141     1.606 r  sseg/CLK_DIV/count_reg[2]/Q
                         net (fo=1, routed)           0.121     1.728    sseg/CLK_DIV/count_reg_n_0_[2]
    SLICE_X62Y24         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.839 r  sseg/CLK_DIV/count_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.839    sseg/CLK_DIV/count_reg[0]_i_1_n_5
    SLICE_X62Y24         FDRE                                         r  sseg/CLK_DIV/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.850     1.977    sseg/CLK_DIV/clk_IBUF_BUFG
    SLICE_X62Y24         FDRE                                         r  sseg/CLK_DIV/count_reg[2]/C
                         clock pessimism             -0.512     1.465    
    SLICE_X62Y24         FDRE (Hold_fdre_C_D)         0.105     1.570    sseg/CLK_DIV/count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.296ns  (arrival time - required time)
  Source:                 Turn_Keeper/FSM_onehot_PS_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Turn_Keeper/FSM_onehot_PS_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.184ns (45.646%)  route 0.219ns (54.354%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.583     1.466    Turn_Keeper/clk_IBUF_BUFG
    SLICE_X63Y23         FDCE                                         r  Turn_Keeper/FSM_onehot_PS_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y23         FDCE (Prop_fdce_C_Q)         0.141     1.607 r  Turn_Keeper/FSM_onehot_PS_reg[6]/Q
                         net (fo=2, routed)           0.219     1.826    Turn_Keeper/PS[6]
    SLICE_X63Y23         LUT2 (Prop_lut2_I0_O)        0.043     1.869 r  Turn_Keeper/FSM_onehot_PS[7]_i_1/O
                         net (fo=1, routed)           0.000     1.869    Turn_Keeper/FSM_onehot_PS[7]_i_1_n_0
    SLICE_X63Y23         FDCE                                         r  Turn_Keeper/FSM_onehot_PS_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.851     1.978    Turn_Keeper/clk_IBUF_BUFG
    SLICE_X63Y23         FDCE                                         r  Turn_Keeper/FSM_onehot_PS_reg[7]/C
                         clock pessimism             -0.512     1.466    
    SLICE_X63Y23         FDCE (Hold_fdce_C_D)         0.107     1.573    Turn_Keeper/FSM_onehot_PS_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.869    
  -------------------------------------------------------------------
                         slack                                  0.296    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 sseg/CLK_DIV/count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sseg/CLK_DIV/count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.285ns (70.118%)  route 0.121ns (29.882%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.583     1.466    sseg/CLK_DIV/clk_IBUF_BUFG
    SLICE_X62Y26         FDRE                                         r  sseg/CLK_DIV/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y26         FDRE (Prop_fdre_C_Q)         0.141     1.607 r  sseg/CLK_DIV/count_reg[10]/Q
                         net (fo=1, routed)           0.121     1.729    sseg/CLK_DIV/count_reg_n_0_[10]
    SLICE_X62Y26         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.873 r  sseg/CLK_DIV/count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.873    sseg/CLK_DIV/count_reg[8]_i_1_n_4
    SLICE_X62Y26         FDRE                                         r  sseg/CLK_DIV/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.851     1.978    sseg/CLK_DIV/clk_IBUF_BUFG
    SLICE_X62Y26         FDRE                                         r  sseg/CLK_DIV/count_reg[11]/C
                         clock pessimism             -0.512     1.466    
    SLICE_X62Y26         FDRE (Hold_fdre_C_D)         0.105     1.571    sseg/CLK_DIV/count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.873    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 sseg/CLK_DIV/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sseg/CLK_DIV/count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.285ns (70.118%)  route 0.121ns (29.882%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.582     1.465    sseg/CLK_DIV/clk_IBUF_BUFG
    SLICE_X62Y24         FDRE                                         r  sseg/CLK_DIV/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y24         FDRE (Prop_fdre_C_Q)         0.141     1.606 r  sseg/CLK_DIV/count_reg[2]/Q
                         net (fo=1, routed)           0.121     1.728    sseg/CLK_DIV/count_reg_n_0_[2]
    SLICE_X62Y24         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.872 r  sseg/CLK_DIV/count_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.872    sseg/CLK_DIV/count_reg[0]_i_1_n_4
    SLICE_X62Y24         FDRE                                         r  sseg/CLK_DIV/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.850     1.977    sseg/CLK_DIV/clk_IBUF_BUFG
    SLICE_X62Y24         FDRE                                         r  sseg/CLK_DIV/count_reg[3]/C
                         clock pessimism             -0.512     1.465    
    SLICE_X62Y24         FDRE (Hold_fdre_C_D)         0.105     1.570    sseg/CLK_DIV/count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.872    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.320ns  (arrival time - required time)
  Source:                 P2_Score/Q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            P2_Score/Q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.184ns (43.071%)  route 0.243ns (56.929%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.582     1.465    P2_Score/clk_IBUF_BUFG
    SLICE_X63Y24         FDCE                                         r  P2_Score/Q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y24         FDCE (Prop_fdce_C_Q)         0.141     1.606 r  P2_Score/Q_reg[0]/Q
                         net (fo=7, routed)           0.243     1.849    P2_Score/Q[0]
    SLICE_X63Y24         LUT2 (Prop_lut2_I0_O)        0.043     1.892 r  P2_Score/Q[1]_i_1__0/O
                         net (fo=1, routed)           0.000     1.892    P2_Score/p_0_in__1[1]
    SLICE_X63Y24         FDCE                                         r  P2_Score/Q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.850     1.977    P2_Score/clk_IBUF_BUFG
    SLICE_X63Y24         FDCE                                         r  P2_Score/Q_reg[1]/C
                         clock pessimism             -0.512     1.465    
    SLICE_X63Y24         FDCE (Hold_fdce_C_D)         0.107     1.572    P2_Score/Q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.892    
  -------------------------------------------------------------------
                         slack                                  0.320    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X63Y25   P1_Score/Q_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X63Y25   P1_Score/Q_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X63Y25   P1_Score/Q_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X63Y25   P1_Score/Q_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X63Y24   P2_Score/Q_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X63Y24   P2_Score/Q_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X63Y24   P2_Score/Q_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X63Y24   P2_Score/Q_reg[3]/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X62Y23   Turn_Keeper/FSM_onehot_PS_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y25   P1_Score/Q_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y25   P1_Score/Q_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y25   P1_Score/Q_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y25   P1_Score/Q_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y25   P1_Score/Q_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y25   P1_Score/Q_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y25   P1_Score/Q_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y25   P1_Score/Q_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y24   P2_Score/Q_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y24   P2_Score/Q_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y25   P1_Score/Q_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y25   P1_Score/Q_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y25   P1_Score/Q_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y25   P1_Score/Q_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y25   P1_Score/Q_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y25   P1_Score/Q_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y25   P1_Score/Q_reg[3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y25   P1_Score/Q_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y24   P2_Score/Q_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y24   P2_Score/Q_reg[0]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        8.247ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.392ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.247ns  (required time - arrival time)
  Source:                 Turn_Keeper/FSM_onehot_PS_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            P1_Score/Q_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.275ns  (logic 0.456ns (35.769%)  route 0.819ns (64.231%))
  Logic Levels:           0  
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.620     5.141    Turn_Keeper/clk_IBUF_BUFG
    SLICE_X62Y23         FDPE                                         r  Turn_Keeper/FSM_onehot_PS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y23         FDPE (Prop_fdpe_C_Q)         0.456     5.597 f  Turn_Keeper/FSM_onehot_PS_reg[0]/Q
                         net (fo=9, routed)           0.819     6.416    P1_Score/FSM_onehot_PS_reg[5][0]
    SLICE_X63Y25         FDCE                                         f  P1_Score/Q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.502    14.843    P1_Score/clk_IBUF_BUFG
    SLICE_X63Y25         FDCE                                         r  P1_Score/Q_reg[0]/C
                         clock pessimism              0.260    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X63Y25         FDCE (Recov_fdce_C_CLR)     -0.405    14.663    P1_Score/Q_reg[0]
  -------------------------------------------------------------------
                         required time                         14.663    
                         arrival time                          -6.416    
  -------------------------------------------------------------------
                         slack                                  8.247    

Slack (MET) :             8.247ns  (required time - arrival time)
  Source:                 Turn_Keeper/FSM_onehot_PS_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            P1_Score/Q_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.275ns  (logic 0.456ns (35.769%)  route 0.819ns (64.231%))
  Logic Levels:           0  
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.620     5.141    Turn_Keeper/clk_IBUF_BUFG
    SLICE_X62Y23         FDPE                                         r  Turn_Keeper/FSM_onehot_PS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y23         FDPE (Prop_fdpe_C_Q)         0.456     5.597 f  Turn_Keeper/FSM_onehot_PS_reg[0]/Q
                         net (fo=9, routed)           0.819     6.416    P1_Score/FSM_onehot_PS_reg[5][0]
    SLICE_X63Y25         FDCE                                         f  P1_Score/Q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.502    14.843    P1_Score/clk_IBUF_BUFG
    SLICE_X63Y25         FDCE                                         r  P1_Score/Q_reg[1]/C
                         clock pessimism              0.260    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X63Y25         FDCE (Recov_fdce_C_CLR)     -0.405    14.663    P1_Score/Q_reg[1]
  -------------------------------------------------------------------
                         required time                         14.663    
                         arrival time                          -6.416    
  -------------------------------------------------------------------
                         slack                                  8.247    

Slack (MET) :             8.247ns  (required time - arrival time)
  Source:                 Turn_Keeper/FSM_onehot_PS_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            P1_Score/Q_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.275ns  (logic 0.456ns (35.769%)  route 0.819ns (64.231%))
  Logic Levels:           0  
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.620     5.141    Turn_Keeper/clk_IBUF_BUFG
    SLICE_X62Y23         FDPE                                         r  Turn_Keeper/FSM_onehot_PS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y23         FDPE (Prop_fdpe_C_Q)         0.456     5.597 f  Turn_Keeper/FSM_onehot_PS_reg[0]/Q
                         net (fo=9, routed)           0.819     6.416    P1_Score/FSM_onehot_PS_reg[5][0]
    SLICE_X63Y25         FDCE                                         f  P1_Score/Q_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.502    14.843    P1_Score/clk_IBUF_BUFG
    SLICE_X63Y25         FDCE                                         r  P1_Score/Q_reg[2]/C
                         clock pessimism              0.260    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X63Y25         FDCE (Recov_fdce_C_CLR)     -0.405    14.663    P1_Score/Q_reg[2]
  -------------------------------------------------------------------
                         required time                         14.663    
                         arrival time                          -6.416    
  -------------------------------------------------------------------
                         slack                                  8.247    

Slack (MET) :             8.247ns  (required time - arrival time)
  Source:                 Turn_Keeper/FSM_onehot_PS_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            P1_Score/Q_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.275ns  (logic 0.456ns (35.769%)  route 0.819ns (64.231%))
  Logic Levels:           0  
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.620     5.141    Turn_Keeper/clk_IBUF_BUFG
    SLICE_X62Y23         FDPE                                         r  Turn_Keeper/FSM_onehot_PS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y23         FDPE (Prop_fdpe_C_Q)         0.456     5.597 f  Turn_Keeper/FSM_onehot_PS_reg[0]/Q
                         net (fo=9, routed)           0.819     6.416    P1_Score/FSM_onehot_PS_reg[5][0]
    SLICE_X63Y25         FDCE                                         f  P1_Score/Q_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.502    14.843    P1_Score/clk_IBUF_BUFG
    SLICE_X63Y25         FDCE                                         r  P1_Score/Q_reg[3]/C
                         clock pessimism              0.260    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X63Y25         FDCE (Recov_fdce_C_CLR)     -0.405    14.663    P1_Score/Q_reg[3]
  -------------------------------------------------------------------
                         required time                         14.663    
                         arrival time                          -6.416    
  -------------------------------------------------------------------
                         slack                                  8.247    

Slack (MET) :             8.581ns  (required time - arrival time)
  Source:                 Turn_Keeper/FSM_onehot_PS_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            P2_Score/Q_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.955ns  (logic 0.456ns (47.772%)  route 0.499ns (52.228%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.620     5.141    Turn_Keeper/clk_IBUF_BUFG
    SLICE_X62Y23         FDPE                                         r  Turn_Keeper/FSM_onehot_PS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y23         FDPE (Prop_fdpe_C_Q)         0.456     5.597 f  Turn_Keeper/FSM_onehot_PS_reg[0]/Q
                         net (fo=9, routed)           0.499     6.096    P2_Score/FSM_onehot_PS_reg[1][0]
    SLICE_X63Y24         FDCE                                         f  P2_Score/Q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.502    14.843    P2_Score/clk_IBUF_BUFG
    SLICE_X63Y24         FDCE                                         r  P2_Score/Q_reg[0]/C
                         clock pessimism              0.274    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X63Y24         FDCE (Recov_fdce_C_CLR)     -0.405    14.677    P2_Score/Q_reg[0]
  -------------------------------------------------------------------
                         required time                         14.677    
                         arrival time                          -6.096    
  -------------------------------------------------------------------
                         slack                                  8.581    

Slack (MET) :             8.581ns  (required time - arrival time)
  Source:                 Turn_Keeper/FSM_onehot_PS_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            P2_Score/Q_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.955ns  (logic 0.456ns (47.772%)  route 0.499ns (52.228%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.620     5.141    Turn_Keeper/clk_IBUF_BUFG
    SLICE_X62Y23         FDPE                                         r  Turn_Keeper/FSM_onehot_PS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y23         FDPE (Prop_fdpe_C_Q)         0.456     5.597 f  Turn_Keeper/FSM_onehot_PS_reg[0]/Q
                         net (fo=9, routed)           0.499     6.096    P2_Score/FSM_onehot_PS_reg[1][0]
    SLICE_X63Y24         FDCE                                         f  P2_Score/Q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.502    14.843    P2_Score/clk_IBUF_BUFG
    SLICE_X63Y24         FDCE                                         r  P2_Score/Q_reg[1]/C
                         clock pessimism              0.274    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X63Y24         FDCE (Recov_fdce_C_CLR)     -0.405    14.677    P2_Score/Q_reg[1]
  -------------------------------------------------------------------
                         required time                         14.677    
                         arrival time                          -6.096    
  -------------------------------------------------------------------
                         slack                                  8.581    

Slack (MET) :             8.581ns  (required time - arrival time)
  Source:                 Turn_Keeper/FSM_onehot_PS_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            P2_Score/Q_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.955ns  (logic 0.456ns (47.772%)  route 0.499ns (52.228%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.620     5.141    Turn_Keeper/clk_IBUF_BUFG
    SLICE_X62Y23         FDPE                                         r  Turn_Keeper/FSM_onehot_PS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y23         FDPE (Prop_fdpe_C_Q)         0.456     5.597 f  Turn_Keeper/FSM_onehot_PS_reg[0]/Q
                         net (fo=9, routed)           0.499     6.096    P2_Score/FSM_onehot_PS_reg[1][0]
    SLICE_X63Y24         FDCE                                         f  P2_Score/Q_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.502    14.843    P2_Score/clk_IBUF_BUFG
    SLICE_X63Y24         FDCE                                         r  P2_Score/Q_reg[2]/C
                         clock pessimism              0.274    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X63Y24         FDCE (Recov_fdce_C_CLR)     -0.405    14.677    P2_Score/Q_reg[2]
  -------------------------------------------------------------------
                         required time                         14.677    
                         arrival time                          -6.096    
  -------------------------------------------------------------------
                         slack                                  8.581    

Slack (MET) :             8.581ns  (required time - arrival time)
  Source:                 Turn_Keeper/FSM_onehot_PS_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            P2_Score/Q_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.955ns  (logic 0.456ns (47.772%)  route 0.499ns (52.228%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.620     5.141    Turn_Keeper/clk_IBUF_BUFG
    SLICE_X62Y23         FDPE                                         r  Turn_Keeper/FSM_onehot_PS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y23         FDPE (Prop_fdpe_C_Q)         0.456     5.597 f  Turn_Keeper/FSM_onehot_PS_reg[0]/Q
                         net (fo=9, routed)           0.499     6.096    P2_Score/FSM_onehot_PS_reg[1][0]
    SLICE_X63Y24         FDCE                                         f  P2_Score/Q_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.502    14.843    P2_Score/clk_IBUF_BUFG
    SLICE_X63Y24         FDCE                                         r  P2_Score/Q_reg[3]/C
                         clock pessimism              0.274    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X63Y24         FDCE (Recov_fdce_C_CLR)     -0.405    14.677    P2_Score/Q_reg[3]
  -------------------------------------------------------------------
                         required time                         14.677    
                         arrival time                          -6.096    
  -------------------------------------------------------------------
                         slack                                  8.581    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.392ns  (arrival time - required time)
  Source:                 Turn_Keeper/FSM_onehot_PS_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            P2_Score/Q_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.141ns (45.259%)  route 0.171ns (54.741%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.583     1.466    Turn_Keeper/clk_IBUF_BUFG
    SLICE_X62Y23         FDPE                                         r  Turn_Keeper/FSM_onehot_PS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y23         FDPE (Prop_fdpe_C_Q)         0.141     1.607 f  Turn_Keeper/FSM_onehot_PS_reg[0]/Q
                         net (fo=9, routed)           0.171     1.778    P2_Score/FSM_onehot_PS_reg[1][0]
    SLICE_X63Y24         FDCE                                         f  P2_Score/Q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.850     1.977    P2_Score/clk_IBUF_BUFG
    SLICE_X63Y24         FDCE                                         r  P2_Score/Q_reg[0]/C
                         clock pessimism             -0.499     1.478    
    SLICE_X63Y24         FDCE (Remov_fdce_C_CLR)     -0.092     1.386    P2_Score/Q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.386    
                         arrival time                           1.778    
  -------------------------------------------------------------------
                         slack                                  0.392    

Slack (MET) :             0.392ns  (arrival time - required time)
  Source:                 Turn_Keeper/FSM_onehot_PS_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            P2_Score/Q_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.141ns (45.259%)  route 0.171ns (54.741%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.583     1.466    Turn_Keeper/clk_IBUF_BUFG
    SLICE_X62Y23         FDPE                                         r  Turn_Keeper/FSM_onehot_PS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y23         FDPE (Prop_fdpe_C_Q)         0.141     1.607 f  Turn_Keeper/FSM_onehot_PS_reg[0]/Q
                         net (fo=9, routed)           0.171     1.778    P2_Score/FSM_onehot_PS_reg[1][0]
    SLICE_X63Y24         FDCE                                         f  P2_Score/Q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.850     1.977    P2_Score/clk_IBUF_BUFG
    SLICE_X63Y24         FDCE                                         r  P2_Score/Q_reg[1]/C
                         clock pessimism             -0.499     1.478    
    SLICE_X63Y24         FDCE (Remov_fdce_C_CLR)     -0.092     1.386    P2_Score/Q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.386    
                         arrival time                           1.778    
  -------------------------------------------------------------------
                         slack                                  0.392    

Slack (MET) :             0.392ns  (arrival time - required time)
  Source:                 Turn_Keeper/FSM_onehot_PS_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            P2_Score/Q_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.141ns (45.259%)  route 0.171ns (54.741%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.583     1.466    Turn_Keeper/clk_IBUF_BUFG
    SLICE_X62Y23         FDPE                                         r  Turn_Keeper/FSM_onehot_PS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y23         FDPE (Prop_fdpe_C_Q)         0.141     1.607 f  Turn_Keeper/FSM_onehot_PS_reg[0]/Q
                         net (fo=9, routed)           0.171     1.778    P2_Score/FSM_onehot_PS_reg[1][0]
    SLICE_X63Y24         FDCE                                         f  P2_Score/Q_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.850     1.977    P2_Score/clk_IBUF_BUFG
    SLICE_X63Y24         FDCE                                         r  P2_Score/Q_reg[2]/C
                         clock pessimism             -0.499     1.478    
    SLICE_X63Y24         FDCE (Remov_fdce_C_CLR)     -0.092     1.386    P2_Score/Q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.386    
                         arrival time                           1.778    
  -------------------------------------------------------------------
                         slack                                  0.392    

Slack (MET) :             0.392ns  (arrival time - required time)
  Source:                 Turn_Keeper/FSM_onehot_PS_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            P2_Score/Q_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.141ns (45.259%)  route 0.171ns (54.741%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.583     1.466    Turn_Keeper/clk_IBUF_BUFG
    SLICE_X62Y23         FDPE                                         r  Turn_Keeper/FSM_onehot_PS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y23         FDPE (Prop_fdpe_C_Q)         0.141     1.607 f  Turn_Keeper/FSM_onehot_PS_reg[0]/Q
                         net (fo=9, routed)           0.171     1.778    P2_Score/FSM_onehot_PS_reg[1][0]
    SLICE_X63Y24         FDCE                                         f  P2_Score/Q_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.850     1.977    P2_Score/clk_IBUF_BUFG
    SLICE_X63Y24         FDCE                                         r  P2_Score/Q_reg[3]/C
                         clock pessimism             -0.499     1.478    
    SLICE_X63Y24         FDCE (Remov_fdce_C_CLR)     -0.092     1.386    P2_Score/Q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.386    
                         arrival time                           1.778    
  -------------------------------------------------------------------
                         slack                                  0.392    

Slack (MET) :             0.515ns  (arrival time - required time)
  Source:                 Turn_Keeper/FSM_onehot_PS_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            P1_Score/Q_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.456ns  (logic 0.141ns (30.932%)  route 0.315ns (69.068%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.583     1.466    Turn_Keeper/clk_IBUF_BUFG
    SLICE_X62Y23         FDPE                                         r  Turn_Keeper/FSM_onehot_PS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y23         FDPE (Prop_fdpe_C_Q)         0.141     1.607 f  Turn_Keeper/FSM_onehot_PS_reg[0]/Q
                         net (fo=9, routed)           0.315     1.922    P1_Score/FSM_onehot_PS_reg[5][0]
    SLICE_X63Y25         FDCE                                         f  P1_Score/Q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.850     1.977    P1_Score/clk_IBUF_BUFG
    SLICE_X63Y25         FDCE                                         r  P1_Score/Q_reg[0]/C
                         clock pessimism             -0.478     1.499    
    SLICE_X63Y25         FDCE (Remov_fdce_C_CLR)     -0.092     1.407    P1_Score/Q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.407    
                         arrival time                           1.922    
  -------------------------------------------------------------------
                         slack                                  0.515    

Slack (MET) :             0.515ns  (arrival time - required time)
  Source:                 Turn_Keeper/FSM_onehot_PS_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            P1_Score/Q_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.456ns  (logic 0.141ns (30.932%)  route 0.315ns (69.068%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.583     1.466    Turn_Keeper/clk_IBUF_BUFG
    SLICE_X62Y23         FDPE                                         r  Turn_Keeper/FSM_onehot_PS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y23         FDPE (Prop_fdpe_C_Q)         0.141     1.607 f  Turn_Keeper/FSM_onehot_PS_reg[0]/Q
                         net (fo=9, routed)           0.315     1.922    P1_Score/FSM_onehot_PS_reg[5][0]
    SLICE_X63Y25         FDCE                                         f  P1_Score/Q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.850     1.977    P1_Score/clk_IBUF_BUFG
    SLICE_X63Y25         FDCE                                         r  P1_Score/Q_reg[1]/C
                         clock pessimism             -0.478     1.499    
    SLICE_X63Y25         FDCE (Remov_fdce_C_CLR)     -0.092     1.407    P1_Score/Q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.407    
                         arrival time                           1.922    
  -------------------------------------------------------------------
                         slack                                  0.515    

Slack (MET) :             0.515ns  (arrival time - required time)
  Source:                 Turn_Keeper/FSM_onehot_PS_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            P1_Score/Q_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.456ns  (logic 0.141ns (30.932%)  route 0.315ns (69.068%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.583     1.466    Turn_Keeper/clk_IBUF_BUFG
    SLICE_X62Y23         FDPE                                         r  Turn_Keeper/FSM_onehot_PS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y23         FDPE (Prop_fdpe_C_Q)         0.141     1.607 f  Turn_Keeper/FSM_onehot_PS_reg[0]/Q
                         net (fo=9, routed)           0.315     1.922    P1_Score/FSM_onehot_PS_reg[5][0]
    SLICE_X63Y25         FDCE                                         f  P1_Score/Q_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.850     1.977    P1_Score/clk_IBUF_BUFG
    SLICE_X63Y25         FDCE                                         r  P1_Score/Q_reg[2]/C
                         clock pessimism             -0.478     1.499    
    SLICE_X63Y25         FDCE (Remov_fdce_C_CLR)     -0.092     1.407    P1_Score/Q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.407    
                         arrival time                           1.922    
  -------------------------------------------------------------------
                         slack                                  0.515    

Slack (MET) :             0.515ns  (arrival time - required time)
  Source:                 Turn_Keeper/FSM_onehot_PS_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            P1_Score/Q_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.456ns  (logic 0.141ns (30.932%)  route 0.315ns (69.068%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.583     1.466    Turn_Keeper/clk_IBUF_BUFG
    SLICE_X62Y23         FDPE                                         r  Turn_Keeper/FSM_onehot_PS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y23         FDPE (Prop_fdpe_C_Q)         0.141     1.607 f  Turn_Keeper/FSM_onehot_PS_reg[0]/Q
                         net (fo=9, routed)           0.315     1.922    P1_Score/FSM_onehot_PS_reg[5][0]
    SLICE_X63Y25         FDCE                                         f  P1_Score/Q_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.850     1.977    P1_Score/clk_IBUF_BUFG
    SLICE_X63Y25         FDCE                                         r  P1_Score/Q_reg[3]/C
                         clock pessimism             -0.478     1.499    
    SLICE_X63Y25         FDCE (Remov_fdce_C_CLR)     -0.092     1.407    P1_Score/Q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.407    
                         arrival time                           1.922    
  -------------------------------------------------------------------
                         slack                                  0.515    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            14 Endpoints
Min Delay            14 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sseg/m_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            FPT_SSEG[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.364ns  (logic 4.877ns (52.088%)  route 4.486ns (47.912%))
  Logic Levels:           5  (FDRE=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y27         FDRE                         0.000     0.000 r  sseg/m_cnt_reg[1]/C
    SLICE_X64Y27         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  sseg/m_cnt_reg[1]/Q
                         net (fo=13, routed)          0.856     1.374    P1_Score/FPT_SSEG_OBUF[7]_inst_i_2[1]
    SLICE_X64Y25         LUT5 (Prop_lut5_I1_O)        0.146     1.520 r  P1_Score/FPT_SSEG_OBUF[7]_inst_i_7/O
                         net (fo=1, routed)           0.878     2.398    P2_Score/FPT_SSEG_OBUF[0]_inst_i_1_1
    SLICE_X64Y24         LUT6 (Prop_lut6_I5_O)        0.328     2.726 r  P2_Score/FPT_SSEG_OBUF[7]_inst_i_3/O
                         net (fo=8, routed)           0.678     3.404    P2_Score/sel0[1]
    SLICE_X65Y24         LUT4 (Prop_lut4_I2_O)        0.152     3.556 r  P2_Score/FPT_SSEG_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.074     5.630    FPT_SSEG_OBUF[1]
    U7                   OBUF (Prop_obuf_I_O)         3.733     9.364 r  FPT_SSEG_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.364    FPT_SSEG[1]
    U7                                                                r  FPT_SSEG[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sseg/m_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            FPT_SSEG[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.324ns  (logic 4.614ns (49.481%)  route 4.710ns (50.519%))
  Logic Levels:           5  (FDRE=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y27         FDRE                         0.000     0.000 r  sseg/m_cnt_reg[1]/C
    SLICE_X64Y27         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  sseg/m_cnt_reg[1]/Q
                         net (fo=13, routed)          0.856     1.374    P1_Score/FPT_SSEG_OBUF[7]_inst_i_2[1]
    SLICE_X64Y25         LUT5 (Prop_lut5_I1_O)        0.146     1.520 r  P1_Score/FPT_SSEG_OBUF[7]_inst_i_7/O
                         net (fo=1, routed)           0.878     2.398    P2_Score/FPT_SSEG_OBUF[0]_inst_i_1_1
    SLICE_X64Y24         LUT6 (Prop_lut6_I5_O)        0.328     2.726 r  P2_Score/FPT_SSEG_OBUF[7]_inst_i_3/O
                         net (fo=8, routed)           0.759     3.486    sseg/sel0[1]
    SLICE_X65Y24         LUT6 (Prop_lut6_I4_O)        0.124     3.610 r  sseg/FPT_SSEG_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.217     5.826    FPT_SSEG_OBUF[0]
    V7                   OBUF (Prop_obuf_I_O)         3.498     9.324 r  FPT_SSEG_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.324    FPT_SSEG[0]
    V7                                                                r  FPT_SSEG[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sseg/m_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            FPT_SSEG[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.207ns  (logic 4.888ns (53.087%)  route 4.319ns (46.913%))
  Logic Levels:           5  (FDRE=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y27         FDRE                         0.000     0.000 r  sseg/m_cnt_reg[1]/C
    SLICE_X64Y27         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  sseg/m_cnt_reg[1]/Q
                         net (fo=13, routed)          0.856     1.374    P1_Score/FPT_SSEG_OBUF[7]_inst_i_2[1]
    SLICE_X64Y25         LUT5 (Prop_lut5_I1_O)        0.146     1.520 r  P1_Score/FPT_SSEG_OBUF[7]_inst_i_7/O
                         net (fo=1, routed)           0.878     2.398    P2_Score/FPT_SSEG_OBUF[0]_inst_i_1_1
    SLICE_X64Y24         LUT6 (Prop_lut6_I5_O)        0.328     2.726 r  P2_Score/FPT_SSEG_OBUF[7]_inst_i_3/O
                         net (fo=8, routed)           0.677     3.403    P2_Score/sel0[1]
    SLICE_X65Y24         LUT4 (Prop_lut4_I1_O)        0.152     3.555 r  P2_Score/FPT_SSEG_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.908     5.463    FPT_SSEG_OBUF[4]
    V8                   OBUF (Prop_obuf_I_O)         3.744     9.207 r  FPT_SSEG_OBUF[4]_inst/O
                         net (fo=0)                   0.000     9.207    FPT_SSEG[4]
    V8                                                                r  FPT_SSEG[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sseg/m_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            FPT_SSEG[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.056ns  (logic 4.877ns (53.854%)  route 4.179ns (46.146%))
  Logic Levels:           5  (FDRE=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y27         FDRE                         0.000     0.000 r  sseg/m_cnt_reg[1]/C
    SLICE_X64Y27         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  sseg/m_cnt_reg[1]/Q
                         net (fo=13, routed)          0.856     1.374    P1_Score/FPT_SSEG_OBUF[7]_inst_i_2[1]
    SLICE_X64Y25         LUT5 (Prop_lut5_I1_O)        0.146     1.520 r  P1_Score/FPT_SSEG_OBUF[7]_inst_i_7/O
                         net (fo=1, routed)           0.878     2.398    P2_Score/FPT_SSEG_OBUF[0]_inst_i_1_1
    SLICE_X64Y24         LUT6 (Prop_lut6_I5_O)        0.328     2.726 r  P2_Score/FPT_SSEG_OBUF[7]_inst_i_3/O
                         net (fo=8, routed)           0.764     3.491    P2_Score/sel0[1]
    SLICE_X65Y24         LUT4 (Prop_lut4_I1_O)        0.153     3.644 r  P2_Score/FPT_SSEG_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.680     5.324    FPT_SSEG_OBUF[6]
    W6                   OBUF (Prop_obuf_I_O)         3.732     9.056 r  FPT_SSEG_OBUF[6]_inst/O
                         net (fo=0)                   0.000     9.056    FPT_SSEG[6]
    W6                                                                r  FPT_SSEG[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sseg/m_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            FPT_SSEG[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.973ns  (logic 4.651ns (51.837%)  route 4.321ns (48.163%))
  Logic Levels:           5  (FDRE=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y27         FDRE                         0.000     0.000 r  sseg/m_cnt_reg[1]/C
    SLICE_X64Y27         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  sseg/m_cnt_reg[1]/Q
                         net (fo=13, routed)          0.856     1.374    P1_Score/FPT_SSEG_OBUF[7]_inst_i_2[1]
    SLICE_X64Y25         LUT5 (Prop_lut5_I1_O)        0.146     1.520 r  P1_Score/FPT_SSEG_OBUF[7]_inst_i_7/O
                         net (fo=1, routed)           0.878     2.398    P2_Score/FPT_SSEG_OBUF[0]_inst_i_1_1
    SLICE_X64Y24         LUT6 (Prop_lut6_I5_O)        0.328     2.726 r  P2_Score/FPT_SSEG_OBUF[7]_inst_i_3/O
                         net (fo=8, routed)           0.764     3.491    P2_Score/sel0[1]
    SLICE_X65Y24         LUT4 (Prop_lut4_I3_O)        0.124     3.615 r  P2_Score/FPT_SSEG_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.823     5.437    FPT_SSEG_OBUF[5]
    U8                   OBUF (Prop_obuf_I_O)         3.535     8.973 r  FPT_SSEG_OBUF[5]_inst/O
                         net (fo=0)                   0.000     8.973    FPT_SSEG[5]
    U8                                                                r  FPT_SSEG[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sseg/m_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            FPT_SSEG[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.913ns  (logic 4.620ns (51.837%)  route 4.293ns (48.163%))
  Logic Levels:           5  (FDRE=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y27         FDRE                         0.000     0.000 r  sseg/m_cnt_reg[1]/C
    SLICE_X64Y27         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  sseg/m_cnt_reg[1]/Q
                         net (fo=13, routed)          0.856     1.374    P1_Score/FPT_SSEG_OBUF[7]_inst_i_2[1]
    SLICE_X64Y25         LUT5 (Prop_lut5_I1_O)        0.146     1.520 r  P1_Score/FPT_SSEG_OBUF[7]_inst_i_7/O
                         net (fo=1, routed)           0.878     2.398    P2_Score/FPT_SSEG_OBUF[0]_inst_i_1_1
    SLICE_X64Y24         LUT6 (Prop_lut6_I5_O)        0.328     2.726 r  P2_Score/FPT_SSEG_OBUF[7]_inst_i_3/O
                         net (fo=8, routed)           0.678     3.404    P2_Score/sel0[1]
    SLICE_X65Y24         LUT4 (Prop_lut4_I1_O)        0.124     3.528 r  P2_Score/FPT_SSEG_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.881     5.409    FPT_SSEG_OBUF[2]
    V5                   OBUF (Prop_obuf_I_O)         3.504     8.913 r  FPT_SSEG_OBUF[2]_inst/O
                         net (fo=0)                   0.000     8.913    FPT_SSEG[2]
    V5                                                                r  FPT_SSEG[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sseg/m_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            FPT_SSEG[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.777ns  (logic 4.636ns (52.818%)  route 4.141ns (47.182%))
  Logic Levels:           5  (FDRE=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y27         FDRE                         0.000     0.000 r  sseg/m_cnt_reg[1]/C
    SLICE_X64Y27         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  sseg/m_cnt_reg[1]/Q
                         net (fo=13, routed)          0.856     1.374    P1_Score/FPT_SSEG_OBUF[7]_inst_i_2[1]
    SLICE_X64Y25         LUT5 (Prop_lut5_I1_O)        0.146     1.520 r  P1_Score/FPT_SSEG_OBUF[7]_inst_i_7/O
                         net (fo=1, routed)           0.878     2.398    P2_Score/FPT_SSEG_OBUF[0]_inst_i_1_1
    SLICE_X64Y24         LUT6 (Prop_lut6_I5_O)        0.328     2.726 r  P2_Score/FPT_SSEG_OBUF[7]_inst_i_3/O
                         net (fo=8, routed)           0.677     3.403    P2_Score/sel0[1]
    SLICE_X65Y24         LUT4 (Prop_lut4_I2_O)        0.124     3.527 r  P2_Score/FPT_SSEG_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.730     5.257    FPT_SSEG_OBUF[3]
    U5                   OBUF (Prop_obuf_I_O)         3.520     8.777 r  FPT_SSEG_OBUF[3]_inst/O
                         net (fo=0)                   0.000     8.777    FPT_SSEG[3]
    U5                                                                r  FPT_SSEG[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sseg/m_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            FPT_SSEG[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.494ns  (logic 4.401ns (51.809%)  route 4.093ns (48.191%))
  Logic Levels:           5  (FDRE=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y27         FDRE                         0.000     0.000 r  sseg/m_cnt_reg[1]/C
    SLICE_X64Y27         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  sseg/m_cnt_reg[1]/Q
                         net (fo=13, routed)          0.884     1.402    P1_Score/FPT_SSEG_OBUF[7]_inst_i_2[1]
    SLICE_X64Y25         LUT5 (Prop_lut5_I1_O)        0.124     1.526 r  P1_Score/FPT_SSEG_OBUF[7]_inst_i_6/O
                         net (fo=1, routed)           0.848     2.375    P2_Score/FPT_SSEG_OBUF[0]_inst_i_1_0
    SLICE_X64Y24         LUT6 (Prop_lut6_I5_O)        0.124     2.499 r  P2_Score/FPT_SSEG_OBUF[7]_inst_i_2/O
                         net (fo=8, routed)           0.702     3.200    P2_Score/sel0[2]
    SLICE_X64Y24         LUT4 (Prop_lut4_I0_O)        0.124     3.324 r  P2_Score/FPT_SSEG_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           1.659     4.983    FPT_SSEG_OBUF[7]
    W7                   OBUF (Prop_obuf_I_O)         3.511     8.494 r  FPT_SSEG_OBUF[7]_inst/O
                         net (fo=0)                   0.000     8.494    FPT_SSEG[7]
    W7                                                                r  FPT_SSEG[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sseg/m_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            FPT_An[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.108ns  (logic 4.388ns (61.741%)  route 2.719ns (38.259%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y27         FDRE                         0.000     0.000 r  sseg/m_cnt_reg[0]/C
    SLICE_X64Y27         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  sseg/m_cnt_reg[0]/Q
                         net (fo=14, routed)          1.051     1.569    sseg/Q[0]
    SLICE_X64Y25         LUT2 (Prop_lut2_I1_O)        0.153     1.722 r  sseg/FPT_An_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.669     3.390    FPT_An_OBUF[0]
    W4                   OBUF (Prop_obuf_I_O)         3.717     7.108 r  FPT_An_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.108    FPT_An[0]
    W4                                                                r  FPT_An[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sseg/m_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            FPT_An[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.701ns  (logic 4.145ns (61.853%)  route 2.556ns (38.147%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y27         FDRE                         0.000     0.000 r  sseg/m_cnt_reg[0]/C
    SLICE_X64Y27         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  sseg/m_cnt_reg[0]/Q
                         net (fo=14, routed)          0.696     1.214    sseg/Q[0]
    SLICE_X64Y27         LUT2 (Prop_lut2_I1_O)        0.124     1.338 r  sseg/FPT_An_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.861     3.198    FPT_An_OBUF[3]
    U2                   OBUF (Prop_obuf_I_O)         3.503     6.701 r  FPT_An_OBUF[3]_inst/O
                         net (fo=0)                   0.000     6.701    FPT_An[3]
    U2                                                                r  FPT_An[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sseg/m_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            sseg/m_cnt_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.393ns  (logic 0.207ns (52.617%)  route 0.186ns (47.383%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y27         FDRE                         0.000     0.000 r  sseg/m_cnt_reg[1]/C
    SLICE_X64Y27         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  sseg/m_cnt_reg[1]/Q
                         net (fo=13, routed)          0.186     0.350    sseg/Q[1]
    SLICE_X64Y27         LUT2 (Prop_lut2_I1_O)        0.043     0.393 r  sseg/m_cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     0.393    sseg/p_0_in[1]
    SLICE_X64Y27         FDRE                                         r  sseg/m_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sseg/m_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            sseg/m_cnt_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.465ns  (logic 0.209ns (44.994%)  route 0.256ns (55.006%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y27         FDRE                         0.000     0.000 r  sseg/m_cnt_reg[0]/C
    SLICE_X64Y27         FDRE (Prop_fdre_C_Q)         0.164     0.164 f  sseg/m_cnt_reg[0]/Q
                         net (fo=14, routed)          0.256     0.420    sseg/Q[0]
    SLICE_X64Y27         LUT1 (Prop_lut1_I0_O)        0.045     0.465 r  sseg/m_cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     0.465    sseg/p_0_in[0]
    SLICE_X64Y27         FDRE                                         r  sseg/m_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sseg/m_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            FPT_An[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.842ns  (logic 1.409ns (76.514%)  route 0.433ns (23.486%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y27         FDRE                         0.000     0.000 r  sseg/m_cnt_reg[1]/C
    SLICE_X64Y27         FDRE (Prop_fdre_C_Q)         0.164     0.164 f  sseg/m_cnt_reg[1]/Q
                         net (fo=13, routed)          0.105     0.269    sseg/Q[1]
    SLICE_X65Y27         LUT2 (Prop_lut2_I1_O)        0.045     0.314 r  sseg/FPT_An_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.327     0.642    FPT_An_OBUF[2]
    U4                   OBUF (Prop_obuf_I_O)         1.200     1.842 r  FPT_An_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.842    FPT_An[2]
    U4                                                                r  FPT_An[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sseg/m_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            FPT_An[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.938ns  (logic 1.498ns (77.282%)  route 0.440ns (22.718%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y27         FDRE                         0.000     0.000 r  sseg/m_cnt_reg[1]/C
    SLICE_X64Y27         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  sseg/m_cnt_reg[1]/Q
                         net (fo=13, routed)          0.105     0.269    sseg/Q[1]
    SLICE_X65Y27         LUT2 (Prop_lut2_I0_O)        0.048     0.317 r  sseg/FPT_An_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.335     0.652    FPT_An_OBUF[1]
    V4                   OBUF (Prop_obuf_I_O)         1.286     1.938 r  FPT_An_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.938    FPT_An[1]
    V4                                                                r  FPT_An[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sseg/m_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            FPT_An[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.013ns  (logic 1.413ns (70.186%)  route 0.600ns (29.814%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y27         FDRE                         0.000     0.000 r  sseg/m_cnt_reg[1]/C
    SLICE_X64Y27         FDRE (Prop_fdre_C_Q)         0.164     0.164 f  sseg/m_cnt_reg[1]/Q
                         net (fo=13, routed)          0.186     0.350    sseg/Q[1]
    SLICE_X64Y27         LUT2 (Prop_lut2_I0_O)        0.045     0.395 r  sseg/FPT_An_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.414     0.809    FPT_An_OBUF[3]
    U2                   OBUF (Prop_obuf_I_O)         1.204     2.013 r  FPT_An_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.013    FPT_An[3]
    U2                                                                r  FPT_An[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sseg/m_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            FPT_An[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.159ns  (logic 1.487ns (68.884%)  route 0.672ns (31.116%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y27         FDRE                         0.000     0.000 r  sseg/m_cnt_reg[1]/C
    SLICE_X64Y27         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  sseg/m_cnt_reg[1]/Q
                         net (fo=13, routed)          0.336     0.500    sseg/Q[1]
    SLICE_X64Y25         LUT2 (Prop_lut2_I0_O)        0.044     0.544 r  sseg/FPT_An_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.336     0.880    FPT_An_OBUF[0]
    W4                   OBUF (Prop_obuf_I_O)         1.279     2.159 r  FPT_An_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.159    FPT_An[0]
    W4                                                                r  FPT_An[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sseg/m_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            FPT_SSEG[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.178ns  (logic 1.466ns (67.309%)  route 0.712ns (32.691%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y27         FDRE                         0.000     0.000 r  sseg/m_cnt_reg[1]/C
    SLICE_X64Y27         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  sseg/m_cnt_reg[1]/Q
                         net (fo=13, routed)          0.312     0.476    P2_Score/FPT_SSEG_OBUF[0]_inst_i_1[1]
    SLICE_X64Y24         LUT6 (Prop_lut6_I4_O)        0.045     0.521 r  P2_Score/FPT_SSEG_OBUF[7]_inst_i_3/O
                         net (fo=8, routed)           0.074     0.595    P2_Score/sel0[1]
    SLICE_X64Y24         LUT4 (Prop_lut4_I1_O)        0.045     0.640 r  P2_Score/FPT_SSEG_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           0.326     0.966    FPT_SSEG_OBUF[7]
    W7                   OBUF (Prop_obuf_I_O)         1.212     2.178 r  FPT_SSEG_OBUF[7]_inst/O
                         net (fo=0)                   0.000     2.178    FPT_SSEG[7]
    W7                                                                r  FPT_SSEG[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sseg/m_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            FPT_SSEG[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.235ns  (logic 1.408ns (62.974%)  route 0.828ns (37.026%))
  Logic Levels:           3  (FDRE=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y27         FDRE                         0.000     0.000 r  sseg/m_cnt_reg[0]/C
    SLICE_X64Y27         FDRE (Prop_fdre_C_Q)         0.164     0.164 f  sseg/m_cnt_reg[0]/Q
                         net (fo=14, routed)          0.284     0.448    sseg/Q[0]
    SLICE_X65Y24         LUT6 (Prop_lut6_I1_O)        0.045     0.493 r  sseg/FPT_SSEG_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.544     1.037    FPT_SSEG_OBUF[0]
    V7                   OBUF (Prop_obuf_I_O)         1.199     2.235 r  FPT_SSEG_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.235    FPT_SSEG[0]
    V7                                                                r  FPT_SSEG[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sseg/m_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            FPT_SSEG[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.343ns  (logic 1.490ns (63.599%)  route 0.853ns (36.401%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y27         FDRE                         0.000     0.000 r  sseg/m_cnt_reg[1]/C
    SLICE_X64Y27         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  sseg/m_cnt_reg[1]/Q
                         net (fo=13, routed)          0.308     0.472    P2_Score/FPT_SSEG_OBUF[0]_inst_i_1[1]
    SLICE_X64Y24         LUT6 (Prop_lut6_I4_O)        0.045     0.517 r  P2_Score/FPT_SSEG_OBUF[7]_inst_i_2/O
                         net (fo=8, routed)           0.175     0.692    P2_Score/sel0[2]
    SLICE_X65Y24         LUT4 (Prop_lut4_I0_O)        0.045     0.737 r  P2_Score/FPT_SSEG_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.370     1.107    FPT_SSEG_OBUF[5]
    U8                   OBUF (Prop_obuf_I_O)         1.236     2.343 r  FPT_SSEG_OBUF[5]_inst/O
                         net (fo=0)                   0.000     2.343    FPT_SSEG[5]
    U8                                                                r  FPT_SSEG[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sseg/m_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            FPT_SSEG[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.370ns  (logic 1.555ns (65.625%)  route 0.815ns (34.375%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y27         FDRE                         0.000     0.000 r  sseg/m_cnt_reg[1]/C
    SLICE_X64Y27         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  sseg/m_cnt_reg[1]/Q
                         net (fo=13, routed)          0.308     0.472    P2_Score/FPT_SSEG_OBUF[0]_inst_i_1[1]
    SLICE_X64Y24         LUT6 (Prop_lut6_I4_O)        0.045     0.517 r  P2_Score/FPT_SSEG_OBUF[7]_inst_i_2/O
                         net (fo=8, routed)           0.175     0.692    P2_Score/sel0[2]
    SLICE_X65Y24         LUT4 (Prop_lut4_I0_O)        0.051     0.743 r  P2_Score/FPT_SSEG_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.331     1.075    FPT_SSEG_OBUF[6]
    W6                   OBUF (Prop_obuf_I_O)         1.295     2.370 r  FPT_SSEG_OBUF[6]_inst/O
                         net (fo=0)                   0.000     2.370    FPT_SSEG[6]
    W6                                                                r  FPT_SSEG[6] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            10 Endpoints
Min Delay            10 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 P1_Score/Q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPT_SSEG[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.757ns  (logic 4.727ns (48.452%)  route 5.030ns (51.548%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.618     5.139    P1_Score/clk_IBUF_BUFG
    SLICE_X63Y25         FDCE                                         r  P1_Score/Q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y25         FDCE (Prop_fdce_C_Q)         0.419     5.558 r  P1_Score/Q_reg[1]/Q
                         net (fo=8, routed)           1.262     6.820    P1_Score/t4[1]
    SLICE_X64Y25         LUT5 (Prop_lut5_I2_O)        0.299     7.119 f  P1_Score/FPT_SSEG_OBUF[7]_inst_i_6/O
                         net (fo=1, routed)           0.848     7.968    P2_Score/FPT_SSEG_OBUF[0]_inst_i_1_0
    SLICE_X64Y24         LUT6 (Prop_lut6_I5_O)        0.124     8.092 f  P2_Score/FPT_SSEG_OBUF[7]_inst_i_2/O
                         net (fo=8, routed)           0.845     8.937    P2_Score/sel0[2]
    SLICE_X65Y24         LUT4 (Prop_lut4_I0_O)        0.152     9.089 r  P2_Score/FPT_SSEG_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.074    11.163    FPT_SSEG_OBUF[1]
    U7                   OBUF (Prop_obuf_I_O)         3.733    14.896 r  FPT_SSEG_OBUF[1]_inst/O
                         net (fo=0)                   0.000    14.896    FPT_SSEG[1]
    U7                                                                r  FPT_SSEG[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 P1_Score/Q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPT_SSEG[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.603ns  (logic 4.738ns (49.335%)  route 4.865ns (50.665%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.618     5.139    P1_Score/clk_IBUF_BUFG
    SLICE_X63Y25         FDCE                                         r  P1_Score/Q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y25         FDCE (Prop_fdce_C_Q)         0.419     5.558 f  P1_Score/Q_reg[1]/Q
                         net (fo=8, routed)           1.262     6.820    P1_Score/t4[1]
    SLICE_X64Y25         LUT5 (Prop_lut5_I2_O)        0.299     7.119 r  P1_Score/FPT_SSEG_OBUF[7]_inst_i_6/O
                         net (fo=1, routed)           0.848     7.968    P2_Score/FPT_SSEG_OBUF[0]_inst_i_1_0
    SLICE_X64Y24         LUT6 (Prop_lut6_I5_O)        0.124     8.092 r  P2_Score/FPT_SSEG_OBUF[7]_inst_i_2/O
                         net (fo=8, routed)           0.847     8.939    P2_Score/sel0[2]
    SLICE_X65Y24         LUT4 (Prop_lut4_I0_O)        0.152     9.091 r  P2_Score/FPT_SSEG_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.908    10.999    FPT_SSEG_OBUF[4]
    V8                   OBUF (Prop_obuf_I_O)         3.744    14.742 r  FPT_SSEG_OBUF[4]_inst/O
                         net (fo=0)                   0.000    14.742    FPT_SSEG[4]
    V8                                                                r  FPT_SSEG[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 P1_Score/Q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPT_SSEG[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.470ns  (logic 4.692ns (49.540%)  route 4.779ns (50.460%))
  Logic Levels:           4  (LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.618     5.139    P1_Score/clk_IBUF_BUFG
    SLICE_X63Y25         FDCE                                         r  P1_Score/Q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y25         FDCE (Prop_fdce_C_Q)         0.419     5.558 r  P1_Score/Q_reg[1]/Q
                         net (fo=8, routed)           0.924     6.483    P1_Score/t4[1]
    SLICE_X64Y25         LUT5 (Prop_lut5_I2_O)        0.323     6.806 r  P1_Score/FPT_SSEG_OBUF[7]_inst_i_7/O
                         net (fo=1, routed)           0.878     7.684    P2_Score/FPT_SSEG_OBUF[0]_inst_i_1_1
    SLICE_X64Y24         LUT6 (Prop_lut6_I5_O)        0.328     8.012 r  P2_Score/FPT_SSEG_OBUF[7]_inst_i_3/O
                         net (fo=8, routed)           0.759     8.771    sseg/sel0[1]
    SLICE_X65Y24         LUT6 (Prop_lut6_I4_O)        0.124     8.895 r  sseg/FPT_SSEG_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.217    11.112    FPT_SSEG_OBUF[0]
    V7                   OBUF (Prop_obuf_I_O)         3.498    14.609 r  FPT_SSEG_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.609    FPT_SSEG[0]
    V7                                                                r  FPT_SSEG[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 P2_Score/Q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPT_WLED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.389ns  (logic 4.085ns (43.508%)  route 5.304ns (56.492%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.618     5.139    P2_Score/clk_IBUF_BUFG
    SLICE_X63Y24         FDCE                                         r  P2_Score/Q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y24         FDCE (Prop_fdce_C_Q)         0.456     5.595 f  P2_Score/Q_reg[2]/Q
                         net (fo=7, routed)           1.079     6.674    P2_Score/t5[2]
    SLICE_X63Y24         LUT4 (Prop_lut4_I3_O)        0.124     6.798 r  P2_Score/FPT_WLED_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           4.225    11.023    FPT_WLED_OBUF[1]
    U16                  OBUF (Prop_obuf_I_O)         3.505    14.528 r  FPT_WLED_OBUF[1]_inst/O
                         net (fo=0)                   0.000    14.528    FPT_WLED[1]
    U16                                                               r  FPT_WLED[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 P1_Score/Q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPT_SSEG[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.306ns  (logic 4.470ns (48.035%)  route 4.836ns (51.965%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.618     5.139    P1_Score/clk_IBUF_BUFG
    SLICE_X63Y25         FDCE                                         r  P1_Score/Q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y25         FDCE (Prop_fdce_C_Q)         0.419     5.558 r  P1_Score/Q_reg[1]/Q
                         net (fo=8, routed)           1.262     6.820    P1_Score/t4[1]
    SLICE_X64Y25         LUT5 (Prop_lut5_I2_O)        0.299     7.119 f  P1_Score/FPT_SSEG_OBUF[7]_inst_i_6/O
                         net (fo=1, routed)           0.848     7.968    P2_Score/FPT_SSEG_OBUF[0]_inst_i_1_0
    SLICE_X64Y24         LUT6 (Prop_lut6_I5_O)        0.124     8.092 f  P2_Score/FPT_SSEG_OBUF[7]_inst_i_2/O
                         net (fo=8, routed)           0.845     8.937    P2_Score/sel0[2]
    SLICE_X65Y24         LUT4 (Prop_lut4_I0_O)        0.124     9.061 r  P2_Score/FPT_SSEG_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.881    10.941    FPT_SSEG_OBUF[2]
    V5                   OBUF (Prop_obuf_I_O)         3.504    14.446 r  FPT_SSEG_OBUF[2]_inst/O
                         net (fo=0)                   0.000    14.446    FPT_SSEG[2]
    V5                                                                r  FPT_SSEG[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 P1_Score/Q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPT_WLED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.258ns  (logic 4.489ns (48.493%)  route 4.768ns (51.507%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.618     5.139    P1_Score/clk_IBUF_BUFG
    SLICE_X63Y25         FDCE                                         r  P1_Score/Q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y25         FDCE (Prop_fdce_C_Q)         0.419     5.558 r  P1_Score/Q_reg[1]/Q
                         net (fo=8, routed)           0.922     6.481    P1_Score/t4[1]
    SLICE_X64Y25         LUT4 (Prop_lut4_I2_O)        0.325     6.806 r  P1_Score/FPT_WLED_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.846    10.652    FPT_WLED_OBUF[0]
    L1                   OBUF (Prop_obuf_I_O)         3.745    14.397 r  FPT_WLED_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.397    FPT_WLED[0]
    L1                                                                r  FPT_WLED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 P1_Score/Q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPT_SSEG[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.203ns  (logic 4.955ns (53.845%)  route 4.247ns (46.155%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.618     5.139    P1_Score/clk_IBUF_BUFG
    SLICE_X63Y25         FDCE                                         r  P1_Score/Q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y25         FDCE (Prop_fdce_C_Q)         0.419     5.558 r  P1_Score/Q_reg[1]/Q
                         net (fo=8, routed)           0.924     6.483    P1_Score/t4[1]
    SLICE_X64Y25         LUT5 (Prop_lut5_I2_O)        0.323     6.806 r  P1_Score/FPT_SSEG_OBUF[7]_inst_i_7/O
                         net (fo=1, routed)           0.878     7.684    P2_Score/FPT_SSEG_OBUF[0]_inst_i_1_1
    SLICE_X64Y24         LUT6 (Prop_lut6_I5_O)        0.328     8.012 r  P2_Score/FPT_SSEG_OBUF[7]_inst_i_3/O
                         net (fo=8, routed)           0.764     8.776    P2_Score/sel0[1]
    SLICE_X65Y24         LUT4 (Prop_lut4_I1_O)        0.153     8.929 r  P2_Score/FPT_SSEG_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.680    10.610    FPT_SSEG_OBUF[6]
    W6                   OBUF (Prop_obuf_I_O)         3.732    14.342 r  FPT_SSEG_OBUF[6]_inst/O
                         net (fo=0)                   0.000    14.342    FPT_SSEG[6]
    W6                                                                r  FPT_SSEG[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 P1_Score/Q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPT_SSEG[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.173ns  (logic 4.486ns (48.902%)  route 4.687ns (51.098%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.618     5.139    P1_Score/clk_IBUF_BUFG
    SLICE_X63Y25         FDCE                                         r  P1_Score/Q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y25         FDCE (Prop_fdce_C_Q)         0.419     5.558 f  P1_Score/Q_reg[1]/Q
                         net (fo=8, routed)           1.262     6.820    P1_Score/t4[1]
    SLICE_X64Y25         LUT5 (Prop_lut5_I2_O)        0.299     7.119 r  P1_Score/FPT_SSEG_OBUF[7]_inst_i_6/O
                         net (fo=1, routed)           0.848     7.968    P2_Score/FPT_SSEG_OBUF[0]_inst_i_1_0
    SLICE_X64Y24         LUT6 (Prop_lut6_I5_O)        0.124     8.092 r  P2_Score/FPT_SSEG_OBUF[7]_inst_i_2/O
                         net (fo=8, routed)           0.847     8.939    P2_Score/sel0[2]
    SLICE_X65Y24         LUT4 (Prop_lut4_I0_O)        0.124     9.063 r  P2_Score/FPT_SSEG_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.730    10.793    FPT_SSEG_OBUF[3]
    U5                   OBUF (Prop_obuf_I_O)         3.520    14.313 r  FPT_SSEG_OBUF[3]_inst/O
                         net (fo=0)                   0.000    14.313    FPT_SSEG[3]
    U5                                                                r  FPT_SSEG[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 P1_Score/Q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPT_SSEG[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.119ns  (logic 4.729ns (51.861%)  route 4.390ns (48.139%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.618     5.139    P1_Score/clk_IBUF_BUFG
    SLICE_X63Y25         FDCE                                         r  P1_Score/Q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y25         FDCE (Prop_fdce_C_Q)         0.419     5.558 r  P1_Score/Q_reg[1]/Q
                         net (fo=8, routed)           0.924     6.483    P1_Score/t4[1]
    SLICE_X64Y25         LUT5 (Prop_lut5_I2_O)        0.323     6.806 r  P1_Score/FPT_SSEG_OBUF[7]_inst_i_7/O
                         net (fo=1, routed)           0.878     7.684    P2_Score/FPT_SSEG_OBUF[0]_inst_i_1_1
    SLICE_X64Y24         LUT6 (Prop_lut6_I5_O)        0.328     8.012 r  P2_Score/FPT_SSEG_OBUF[7]_inst_i_3/O
                         net (fo=8, routed)           0.764     8.776    P2_Score/sel0[1]
    SLICE_X65Y24         LUT4 (Prop_lut4_I3_O)        0.124     8.900 r  P2_Score/FPT_SSEG_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.823    10.723    FPT_SSEG_OBUF[5]
    U8                   OBUF (Prop_obuf_I_O)         3.535    14.258 r  FPT_SSEG_OBUF[5]_inst/O
                         net (fo=0)                   0.000    14.258    FPT_SSEG[5]
    U8                                                                r  FPT_SSEG[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 P1_Score/Q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPT_SSEG[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.948ns  (logic 4.477ns (50.031%)  route 4.471ns (49.969%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.618     5.139    P1_Score/clk_IBUF_BUFG
    SLICE_X63Y25         FDCE                                         r  P1_Score/Q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y25         FDCE (Prop_fdce_C_Q)         0.419     5.558 f  P1_Score/Q_reg[1]/Q
                         net (fo=8, routed)           1.262     6.820    P1_Score/t4[1]
    SLICE_X64Y25         LUT5 (Prop_lut5_I2_O)        0.299     7.119 r  P1_Score/FPT_SSEG_OBUF[7]_inst_i_6/O
                         net (fo=1, routed)           0.848     7.968    P2_Score/FPT_SSEG_OBUF[0]_inst_i_1_0
    SLICE_X64Y24         LUT6 (Prop_lut6_I5_O)        0.124     8.092 r  P2_Score/FPT_SSEG_OBUF[7]_inst_i_2/O
                         net (fo=8, routed)           0.702     8.793    P2_Score/sel0[2]
    SLICE_X64Y24         LUT4 (Prop_lut4_I0_O)        0.124     8.917 r  P2_Score/FPT_SSEG_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           1.659    10.576    FPT_SSEG_OBUF[7]
    W7                   OBUF (Prop_obuf_I_O)         3.511    14.087 r  FPT_SSEG_OBUF[7]_inst/O
                         net (fo=0)                   0.000    14.087    FPT_SSEG[7]
    W7                                                                r  FPT_SSEG[7] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 P2_Score/Q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPT_SSEG[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.982ns  (logic 1.443ns (72.809%)  route 0.539ns (27.191%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.582     1.465    P2_Score/clk_IBUF_BUFG
    SLICE_X63Y24         FDCE                                         r  P2_Score/Q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y24         FDCE (Prop_fdce_C_Q)         0.141     1.606 r  P2_Score/Q_reg[2]/Q
                         net (fo=7, routed)           0.139     1.745    P2_Score/t5[2]
    SLICE_X64Y24         LUT6 (Prop_lut6_I1_O)        0.045     1.790 r  P2_Score/FPT_SSEG_OBUF[7]_inst_i_3/O
                         net (fo=8, routed)           0.074     1.864    P2_Score/sel0[1]
    SLICE_X64Y24         LUT4 (Prop_lut4_I1_O)        0.045     1.909 r  P2_Score/FPT_SSEG_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           0.326     2.235    FPT_SSEG_OBUF[7]
    W7                   OBUF (Prop_obuf_I_O)         1.212     3.447 r  FPT_SSEG_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.447    FPT_SSEG[7]
    W7                                                                r  FPT_SSEG[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 P2_Score/Q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPT_SSEG[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.153ns  (logic 1.467ns (68.147%)  route 0.686ns (31.853%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.582     1.465    P2_Score/clk_IBUF_BUFG
    SLICE_X63Y24         FDCE                                         r  P2_Score/Q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y24         FDCE (Prop_fdce_C_Q)         0.141     1.606 f  P2_Score/Q_reg[2]/Q
                         net (fo=7, routed)           0.141     1.747    P2_Score/t5[2]
    SLICE_X64Y24         LUT6 (Prop_lut6_I1_O)        0.045     1.792 r  P2_Score/FPT_SSEG_OBUF[7]_inst_i_2/O
                         net (fo=8, routed)           0.175     1.967    P2_Score/sel0[2]
    SLICE_X65Y24         LUT4 (Prop_lut4_I0_O)        0.045     2.012 r  P2_Score/FPT_SSEG_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.370     2.382    FPT_SSEG_OBUF[5]
    U8                   OBUF (Prop_obuf_I_O)         1.236     3.618 r  FPT_SSEG_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.618    FPT_SSEG[5]
    U8                                                                r  FPT_SSEG[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 P2_Score/Q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPT_SSEG[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.180ns  (logic 1.532ns (70.293%)  route 0.647ns (29.707%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.582     1.465    P2_Score/clk_IBUF_BUFG
    SLICE_X63Y24         FDCE                                         r  P2_Score/Q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y24         FDCE (Prop_fdce_C_Q)         0.141     1.606 f  P2_Score/Q_reg[2]/Q
                         net (fo=7, routed)           0.141     1.747    P2_Score/t5[2]
    SLICE_X64Y24         LUT6 (Prop_lut6_I1_O)        0.045     1.792 r  P2_Score/FPT_SSEG_OBUF[7]_inst_i_2/O
                         net (fo=8, routed)           0.175     1.967    P2_Score/sel0[2]
    SLICE_X65Y24         LUT4 (Prop_lut4_I0_O)        0.051     2.018 r  P2_Score/FPT_SSEG_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.331     2.350    FPT_SSEG_OBUF[6]
    W6                   OBUF (Prop_obuf_I_O)         1.295     3.645 r  FPT_SSEG_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.645    FPT_SSEG[6]
    W6                                                                r  FPT_SSEG[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 P2_Score/Q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPT_SSEG[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.198ns  (logic 1.452ns (66.061%)  route 0.746ns (33.939%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.582     1.465    P2_Score/clk_IBUF_BUFG
    SLICE_X63Y24         FDCE                                         r  P2_Score/Q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y24         FDCE (Prop_fdce_C_Q)         0.141     1.606 r  P2_Score/Q_reg[2]/Q
                         net (fo=7, routed)           0.139     1.745    P2_Score/t5[2]
    SLICE_X64Y24         LUT6 (Prop_lut6_I1_O)        0.045     1.790 r  P2_Score/FPT_SSEG_OBUF[7]_inst_i_3/O
                         net (fo=8, routed)           0.241     2.031    P2_Score/sel0[1]
    SLICE_X65Y24         LUT4 (Prop_lut4_I2_O)        0.045     2.076 r  P2_Score/FPT_SSEG_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.366     2.442    FPT_SSEG_OBUF[3]
    U5                   OBUF (Prop_obuf_I_O)         1.221     3.663 r  FPT_SSEG_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.663    FPT_SSEG[3]
    U5                                                                r  FPT_SSEG[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 P2_Score/Q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPT_SSEG[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.229ns  (logic 1.437ns (64.443%)  route 0.793ns (35.557%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.582     1.465    P2_Score/clk_IBUF_BUFG
    SLICE_X63Y24         FDCE                                         r  P2_Score/Q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y24         FDCE (Prop_fdce_C_Q)         0.141     1.606 r  P2_Score/Q_reg[2]/Q
                         net (fo=7, routed)           0.139     1.745    P2_Score/t5[2]
    SLICE_X64Y24         LUT6 (Prop_lut6_I1_O)        0.045     1.790 r  P2_Score/FPT_SSEG_OBUF[7]_inst_i_3/O
                         net (fo=8, routed)           0.241     2.031    P2_Score/sel0[1]
    SLICE_X65Y24         LUT4 (Prop_lut4_I1_O)        0.045     2.076 r  P2_Score/FPT_SSEG_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.413     2.489    FPT_SSEG_OBUF[2]
    V5                   OBUF (Prop_obuf_I_O)         1.206     3.694 r  FPT_SSEG_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.694    FPT_SSEG[2]
    V5                                                                r  FPT_SSEG[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 P2_Score/Q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPT_SSEG[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.289ns  (logic 1.430ns (62.451%)  route 0.860ns (37.549%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.582     1.465    P2_Score/clk_IBUF_BUFG
    SLICE_X63Y24         FDCE                                         r  P2_Score/Q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y24         FDCE (Prop_fdce_C_Q)         0.141     1.606 r  P2_Score/Q_reg[2]/Q
                         net (fo=7, routed)           0.141     1.747    P2_Score/t5[2]
    SLICE_X64Y24         LUT6 (Prop_lut6_I1_O)        0.045     1.792 f  P2_Score/FPT_SSEG_OBUF[7]_inst_i_2/O
                         net (fo=8, routed)           0.175     1.967    sseg/sel0[2]
    SLICE_X65Y24         LUT6 (Prop_lut6_I2_O)        0.045     2.012 r  sseg/FPT_SSEG_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.544     2.556    FPT_SSEG_OBUF[0]
    V7                   OBUF (Prop_obuf_I_O)         1.199     3.755 r  FPT_SSEG_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.755    FPT_SSEG[0]
    V7                                                                r  FPT_SSEG[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 P2_Score/Q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPT_SSEG[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.332ns  (logic 1.532ns (65.706%)  route 0.800ns (34.294%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.582     1.465    P2_Score/clk_IBUF_BUFG
    SLICE_X63Y24         FDCE                                         r  P2_Score/Q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y24         FDCE (Prop_fdce_C_Q)         0.141     1.606 r  P2_Score/Q_reg[2]/Q
                         net (fo=7, routed)           0.139     1.745    P2_Score/t5[2]
    SLICE_X64Y24         LUT6 (Prop_lut6_I1_O)        0.045     1.790 r  P2_Score/FPT_SSEG_OBUF[7]_inst_i_3/O
                         net (fo=8, routed)           0.241     2.031    P2_Score/sel0[1]
    SLICE_X65Y24         LUT4 (Prop_lut4_I1_O)        0.043     2.074 r  P2_Score/FPT_SSEG_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.420     2.494    FPT_SSEG_OBUF[4]
    V8                   OBUF (Prop_obuf_I_O)         1.303     3.797 r  FPT_SSEG_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.797    FPT_SSEG[4]
    V8                                                                r  FPT_SSEG[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 P2_Score/Q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPT_SSEG[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.413ns  (logic 1.524ns (63.160%)  route 0.889ns (36.840%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.582     1.465    P2_Score/clk_IBUF_BUFG
    SLICE_X63Y24         FDCE                                         r  P2_Score/Q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y24         FDCE (Prop_fdce_C_Q)         0.141     1.606 r  P2_Score/Q_reg[2]/Q
                         net (fo=7, routed)           0.139     1.745    P2_Score/t5[2]
    SLICE_X64Y24         LUT6 (Prop_lut6_I1_O)        0.045     1.790 r  P2_Score/FPT_SSEG_OBUF[7]_inst_i_3/O
                         net (fo=8, routed)           0.241     2.031    P2_Score/sel0[1]
    SLICE_X65Y24         LUT4 (Prop_lut4_I2_O)        0.044     2.075 r  P2_Score/FPT_SSEG_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.509     2.584    FPT_SSEG_OBUF[1]
    U7                   OBUF (Prop_obuf_I_O)         1.294     3.879 r  FPT_SSEG_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.879    FPT_SSEG[1]
    U7                                                                r  FPT_SSEG[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 P1_Score/Q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPT_WLED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.952ns  (logic 1.484ns (50.287%)  route 1.467ns (49.713%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.582     1.465    P1_Score/clk_IBUF_BUFG
    SLICE_X63Y25         FDCE                                         r  P1_Score/Q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y25         FDCE (Prop_fdce_C_Q)         0.141     1.606 f  P1_Score/Q_reg[2]/Q
                         net (fo=7, routed)           0.194     1.801    P1_Score/t4[2]
    SLICE_X64Y25         LUT4 (Prop_lut4_I3_O)        0.048     1.849 r  P1_Score/FPT_WLED_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.273     3.122    FPT_WLED_OBUF[0]
    L1                   OBUF (Prop_obuf_I_O)         1.295     4.417 r  FPT_WLED_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.417    FPT_WLED[0]
    L1                                                                r  FPT_WLED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 P2_Score/Q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPT_WLED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.151ns  (logic 1.432ns (45.443%)  route 1.719ns (54.557%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.582     1.465    P2_Score/clk_IBUF_BUFG
    SLICE_X63Y24         FDCE                                         r  P2_Score/Q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y24         FDCE (Prop_fdce_C_Q)         0.128     1.593 r  P2_Score/Q_reg[1]/Q
                         net (fo=8, routed)           0.129     1.722    P2_Score/t5[1]
    SLICE_X63Y24         LUT4 (Prop_lut4_I2_O)        0.098     1.820 r  P2_Score/FPT_WLED_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.590     3.410    FPT_WLED_OBUF[1]
    U16                  OBUF (Prop_obuf_I_O)         1.206     4.616 r  FPT_WLED_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.616    FPT_WLED[1]
    U16                                                               r  FPT_WLED[1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            25 Endpoints
Min Delay            25 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 FPT_A[0]
                            (input port)
  Destination:            P1_Score/Q_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.247ns  (logic 1.853ns (25.568%)  route 5.394ns (74.432%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        4.843ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  FPT_A[0] (IN)
                         net (fo=0)                   0.000     0.000    FPT_A[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  FPT_A_IBUF[0]_inst/O
                         net (fo=1, routed)           3.599     5.051    Turn_Keeper/FPT_A_IBUF[0]
    SLICE_X63Y27         LUT6 (Prop_lut6_I0_O)        0.124     5.175 r  Turn_Keeper/FSM_onehot_PS[8]_i_3/O
                         net (fo=1, routed)           0.264     5.440    Turn_Keeper/FSM_onehot_PS[8]_i_3_n_0
    SLICE_X63Y27         LUT3 (Prop_lut3_I2_O)        0.124     5.564 r  Turn_Keeper/FSM_onehot_PS[8]_i_2/O
                         net (fo=4, routed)           0.994     6.558    Turn_Keeper/FSM_onehot_PS[8]_i_2_n_0
    SLICE_X63Y23         LUT2 (Prop_lut2_I1_O)        0.152     6.710 r  Turn_Keeper/FSM_onehot_PS[4]_i_1/O
                         net (fo=5, routed)           0.537     7.247    P1_Score/E[0]
    SLICE_X63Y25         FDCE                                         r  P1_Score/Q_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.502     4.843    P1_Score/clk_IBUF_BUFG
    SLICE_X63Y25         FDCE                                         r  P1_Score/Q_reg[0]/C

Slack:                    inf
  Source:                 FPT_A[0]
                            (input port)
  Destination:            P1_Score/Q_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.247ns  (logic 1.853ns (25.568%)  route 5.394ns (74.432%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        4.843ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  FPT_A[0] (IN)
                         net (fo=0)                   0.000     0.000    FPT_A[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  FPT_A_IBUF[0]_inst/O
                         net (fo=1, routed)           3.599     5.051    Turn_Keeper/FPT_A_IBUF[0]
    SLICE_X63Y27         LUT6 (Prop_lut6_I0_O)        0.124     5.175 r  Turn_Keeper/FSM_onehot_PS[8]_i_3/O
                         net (fo=1, routed)           0.264     5.440    Turn_Keeper/FSM_onehot_PS[8]_i_3_n_0
    SLICE_X63Y27         LUT3 (Prop_lut3_I2_O)        0.124     5.564 r  Turn_Keeper/FSM_onehot_PS[8]_i_2/O
                         net (fo=4, routed)           0.994     6.558    Turn_Keeper/FSM_onehot_PS[8]_i_2_n_0
    SLICE_X63Y23         LUT2 (Prop_lut2_I1_O)        0.152     6.710 r  Turn_Keeper/FSM_onehot_PS[4]_i_1/O
                         net (fo=5, routed)           0.537     7.247    P1_Score/E[0]
    SLICE_X63Y25         FDCE                                         r  P1_Score/Q_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.502     4.843    P1_Score/clk_IBUF_BUFG
    SLICE_X63Y25         FDCE                                         r  P1_Score/Q_reg[1]/C

Slack:                    inf
  Source:                 FPT_A[0]
                            (input port)
  Destination:            P1_Score/Q_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.247ns  (logic 1.853ns (25.568%)  route 5.394ns (74.432%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        4.843ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  FPT_A[0] (IN)
                         net (fo=0)                   0.000     0.000    FPT_A[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  FPT_A_IBUF[0]_inst/O
                         net (fo=1, routed)           3.599     5.051    Turn_Keeper/FPT_A_IBUF[0]
    SLICE_X63Y27         LUT6 (Prop_lut6_I0_O)        0.124     5.175 r  Turn_Keeper/FSM_onehot_PS[8]_i_3/O
                         net (fo=1, routed)           0.264     5.440    Turn_Keeper/FSM_onehot_PS[8]_i_3_n_0
    SLICE_X63Y27         LUT3 (Prop_lut3_I2_O)        0.124     5.564 r  Turn_Keeper/FSM_onehot_PS[8]_i_2/O
                         net (fo=4, routed)           0.994     6.558    Turn_Keeper/FSM_onehot_PS[8]_i_2_n_0
    SLICE_X63Y23         LUT2 (Prop_lut2_I1_O)        0.152     6.710 r  Turn_Keeper/FSM_onehot_PS[4]_i_1/O
                         net (fo=5, routed)           0.537     7.247    P1_Score/E[0]
    SLICE_X63Y25         FDCE                                         r  P1_Score/Q_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.502     4.843    P1_Score/clk_IBUF_BUFG
    SLICE_X63Y25         FDCE                                         r  P1_Score/Q_reg[2]/C

Slack:                    inf
  Source:                 FPT_A[0]
                            (input port)
  Destination:            P1_Score/Q_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.247ns  (logic 1.853ns (25.568%)  route 5.394ns (74.432%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        4.843ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  FPT_A[0] (IN)
                         net (fo=0)                   0.000     0.000    FPT_A[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  FPT_A_IBUF[0]_inst/O
                         net (fo=1, routed)           3.599     5.051    Turn_Keeper/FPT_A_IBUF[0]
    SLICE_X63Y27         LUT6 (Prop_lut6_I0_O)        0.124     5.175 r  Turn_Keeper/FSM_onehot_PS[8]_i_3/O
                         net (fo=1, routed)           0.264     5.440    Turn_Keeper/FSM_onehot_PS[8]_i_3_n_0
    SLICE_X63Y27         LUT3 (Prop_lut3_I2_O)        0.124     5.564 r  Turn_Keeper/FSM_onehot_PS[8]_i_2/O
                         net (fo=4, routed)           0.994     6.558    Turn_Keeper/FSM_onehot_PS[8]_i_2_n_0
    SLICE_X63Y23         LUT2 (Prop_lut2_I1_O)        0.152     6.710 r  Turn_Keeper/FSM_onehot_PS[4]_i_1/O
                         net (fo=5, routed)           0.537     7.247    P1_Score/E[0]
    SLICE_X63Y25         FDCE                                         r  P1_Score/Q_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.502     4.843    P1_Score/clk_IBUF_BUFG
    SLICE_X63Y25         FDCE                                         r  P1_Score/Q_reg[3]/C

Slack:                    inf
  Source:                 FPT_A[0]
                            (input port)
  Destination:            Turn_Keeper/FSM_onehot_PS_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.919ns  (logic 1.853ns (26.780%)  route 5.066ns (73.220%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        4.845ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  FPT_A[0] (IN)
                         net (fo=0)                   0.000     0.000    FPT_A[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  FPT_A_IBUF[0]_inst/O
                         net (fo=1, routed)           3.599     5.051    Turn_Keeper/FPT_A_IBUF[0]
    SLICE_X63Y27         LUT6 (Prop_lut6_I0_O)        0.124     5.175 r  Turn_Keeper/FSM_onehot_PS[8]_i_3/O
                         net (fo=1, routed)           0.264     5.440    Turn_Keeper/FSM_onehot_PS[8]_i_3_n_0
    SLICE_X63Y27         LUT3 (Prop_lut3_I2_O)        0.124     5.564 r  Turn_Keeper/FSM_onehot_PS[8]_i_2/O
                         net (fo=4, routed)           0.994     6.558    Turn_Keeper/FSM_onehot_PS[8]_i_2_n_0
    SLICE_X63Y23         LUT2 (Prop_lut2_I1_O)        0.152     6.710 r  Turn_Keeper/FSM_onehot_PS[4]_i_1/O
                         net (fo=5, routed)           0.209     6.919    Turn_Keeper/D[0]
    SLICE_X62Y23         FDCE                                         r  Turn_Keeper/FSM_onehot_PS_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.504     4.845    Turn_Keeper/clk_IBUF_BUFG
    SLICE_X62Y23         FDCE                                         r  Turn_Keeper/FSM_onehot_PS_reg[4]/C

Slack:                    inf
  Source:                 FPT_A[0]
                            (input port)
  Destination:            Turn_Keeper/FSM_onehot_PS_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.715ns  (logic 1.825ns (27.175%)  route 4.890ns (72.825%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT6=2)
  Clock Path Skew:        4.845ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  FPT_A[0] (IN)
                         net (fo=0)                   0.000     0.000    FPT_A[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  FPT_A_IBUF[0]_inst/O
                         net (fo=1, routed)           3.599     5.051    Turn_Keeper/FPT_A_IBUF[0]
    SLICE_X63Y27         LUT6 (Prop_lut6_I0_O)        0.124     5.175 f  Turn_Keeper/FSM_onehot_PS[8]_i_3/O
                         net (fo=1, routed)           0.264     5.440    Turn_Keeper/FSM_onehot_PS[8]_i_3_n_0
    SLICE_X63Y27         LUT3 (Prop_lut3_I2_O)        0.124     5.564 f  Turn_Keeper/FSM_onehot_PS[8]_i_2/O
                         net (fo=4, routed)           1.027     6.591    Turn_Keeper/FSM_onehot_PS[8]_i_2_n_0
    SLICE_X63Y23         LUT6 (Prop_lut6_I1_O)        0.124     6.715 r  Turn_Keeper/FSM_onehot_PS[1]_i_1/O
                         net (fo=1, routed)           0.000     6.715    Turn_Keeper/NS[1]
    SLICE_X63Y23         FDCE                                         r  Turn_Keeper/FSM_onehot_PS_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.504     4.845    Turn_Keeper/clk_IBUF_BUFG
    SLICE_X63Y23         FDCE                                         r  Turn_Keeper/FSM_onehot_PS_reg[1]/C

Slack:                    inf
  Source:                 FPT_A[0]
                            (input port)
  Destination:            Turn_Keeper/FSM_onehot_PS_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.682ns  (logic 1.825ns (27.311%)  route 4.857ns (72.689%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.845ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  FPT_A[0] (IN)
                         net (fo=0)                   0.000     0.000    FPT_A[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  FPT_A_IBUF[0]_inst/O
                         net (fo=1, routed)           3.599     5.051    Turn_Keeper/FPT_A_IBUF[0]
    SLICE_X63Y27         LUT6 (Prop_lut6_I0_O)        0.124     5.175 f  Turn_Keeper/FSM_onehot_PS[8]_i_3/O
                         net (fo=1, routed)           0.264     5.440    Turn_Keeper/FSM_onehot_PS[8]_i_3_n_0
    SLICE_X63Y27         LUT3 (Prop_lut3_I2_O)        0.124     5.564 f  Turn_Keeper/FSM_onehot_PS[8]_i_2/O
                         net (fo=4, routed)           0.994     6.558    Turn_Keeper/FSM_onehot_PS[8]_i_2_n_0
    SLICE_X63Y23         LUT5 (Prop_lut5_I2_O)        0.124     6.682 r  Turn_Keeper/FSM_onehot_PS[5]_i_1/O
                         net (fo=1, routed)           0.000     6.682    Turn_Keeper/NS[5]
    SLICE_X63Y23         FDCE                                         r  Turn_Keeper/FSM_onehot_PS_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.504     4.845    Turn_Keeper/clk_IBUF_BUFG
    SLICE_X63Y23         FDCE                                         r  Turn_Keeper/FSM_onehot_PS_reg[5]/C

Slack:                    inf
  Source:                 FPT_A[0]
                            (input port)
  Destination:            Turn_Keeper/FSM_onehot_PS_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.571ns  (logic 1.825ns (27.772%)  route 4.746ns (72.228%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        4.845ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  FPT_A[0] (IN)
                         net (fo=0)                   0.000     0.000    FPT_A[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  FPT_A_IBUF[0]_inst/O
                         net (fo=1, routed)           3.599     5.051    Turn_Keeper/FPT_A_IBUF[0]
    SLICE_X63Y27         LUT6 (Prop_lut6_I0_O)        0.124     5.175 r  Turn_Keeper/FSM_onehot_PS[8]_i_3/O
                         net (fo=1, routed)           0.264     5.440    Turn_Keeper/FSM_onehot_PS[8]_i_3_n_0
    SLICE_X63Y27         LUT3 (Prop_lut3_I2_O)        0.124     5.564 r  Turn_Keeper/FSM_onehot_PS[8]_i_2/O
                         net (fo=4, routed)           0.492     6.056    Turn_Keeper/FSM_onehot_PS[8]_i_2_n_0
    SLICE_X63Y23         LUT2 (Prop_lut2_I1_O)        0.124     6.180 r  Turn_Keeper/FSM_onehot_PS[8]_i_1/O
                         net (fo=5, routed)           0.391     6.571    Turn_Keeper/D[1]
    SLICE_X63Y23         FDCE                                         r  Turn_Keeper/FSM_onehot_PS_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.504     4.845    Turn_Keeper/clk_IBUF_BUFG
    SLICE_X63Y23         FDCE                                         r  Turn_Keeper/FSM_onehot_PS_reg[8]/C

Slack:                    inf
  Source:                 FPT_A[0]
                            (input port)
  Destination:            P2_Score/Q_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.521ns  (logic 1.825ns (27.983%)  route 4.697ns (72.017%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        4.843ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  FPT_A[0] (IN)
                         net (fo=0)                   0.000     0.000    FPT_A[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  FPT_A_IBUF[0]_inst/O
                         net (fo=1, routed)           3.599     5.051    Turn_Keeper/FPT_A_IBUF[0]
    SLICE_X63Y27         LUT6 (Prop_lut6_I0_O)        0.124     5.175 r  Turn_Keeper/FSM_onehot_PS[8]_i_3/O
                         net (fo=1, routed)           0.264     5.440    Turn_Keeper/FSM_onehot_PS[8]_i_3_n_0
    SLICE_X63Y27         LUT3 (Prop_lut3_I2_O)        0.124     5.564 r  Turn_Keeper/FSM_onehot_PS[8]_i_2/O
                         net (fo=4, routed)           0.492     6.056    Turn_Keeper/FSM_onehot_PS[8]_i_2_n_0
    SLICE_X63Y23         LUT2 (Prop_lut2_I1_O)        0.124     6.180 r  Turn_Keeper/FSM_onehot_PS[8]_i_1/O
                         net (fo=5, routed)           0.342     6.521    P2_Score/E[0]
    SLICE_X63Y24         FDCE                                         r  P2_Score/Q_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.502     4.843    P2_Score/clk_IBUF_BUFG
    SLICE_X63Y24         FDCE                                         r  P2_Score/Q_reg[0]/C

Slack:                    inf
  Source:                 FPT_A[0]
                            (input port)
  Destination:            P2_Score/Q_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.521ns  (logic 1.825ns (27.983%)  route 4.697ns (72.017%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        4.843ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  FPT_A[0] (IN)
                         net (fo=0)                   0.000     0.000    FPT_A[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  FPT_A_IBUF[0]_inst/O
                         net (fo=1, routed)           3.599     5.051    Turn_Keeper/FPT_A_IBUF[0]
    SLICE_X63Y27         LUT6 (Prop_lut6_I0_O)        0.124     5.175 r  Turn_Keeper/FSM_onehot_PS[8]_i_3/O
                         net (fo=1, routed)           0.264     5.440    Turn_Keeper/FSM_onehot_PS[8]_i_3_n_0
    SLICE_X63Y27         LUT3 (Prop_lut3_I2_O)        0.124     5.564 r  Turn_Keeper/FSM_onehot_PS[8]_i_2/O
                         net (fo=4, routed)           0.492     6.056    Turn_Keeper/FSM_onehot_PS[8]_i_2_n_0
    SLICE_X63Y23         LUT2 (Prop_lut2_I1_O)        0.124     6.180 r  Turn_Keeper/FSM_onehot_PS[8]_i_1/O
                         net (fo=5, routed)           0.342     6.521    P2_Score/E[0]
    SLICE_X63Y24         FDCE                                         r  P2_Score/Q_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.502     4.843    P2_Score/clk_IBUF_BUFG
    SLICE_X63Y24         FDCE                                         r  P2_Score/Q_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 FPT_B[1]
                            (input port)
  Destination:            P2_Score/Q_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.361ns  (logic 0.356ns (26.165%)  route 1.005ns (73.835%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        1.977ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 r  FPT_B[1] (IN)
                         net (fo=0)                   0.000     0.000    FPT_B[1]
    U1                   IBUF (Prop_ibuf_I_O)         0.221     0.221 r  FPT_B_IBUF[1]_inst/O
                         net (fo=1, routed)           0.580     0.801    Turn_Keeper/FPT_B_IBUF[1]
    SLICE_X63Y27         LUT6 (Prop_lut6_I4_O)        0.045     0.846 r  Turn_Keeper/FSM_onehot_PS[8]_i_3/O
                         net (fo=1, routed)           0.082     0.928    Turn_Keeper/FSM_onehot_PS[8]_i_3_n_0
    SLICE_X63Y27         LUT3 (Prop_lut3_I2_O)        0.045     0.973 r  Turn_Keeper/FSM_onehot_PS[8]_i_2/O
                         net (fo=4, routed)           0.222     1.195    Turn_Keeper/FSM_onehot_PS[8]_i_2_n_0
    SLICE_X63Y23         LUT2 (Prop_lut2_I1_O)        0.045     1.240 r  Turn_Keeper/FSM_onehot_PS[8]_i_1/O
                         net (fo=5, routed)           0.121     1.361    P2_Score/E[0]
    SLICE_X63Y24         FDCE                                         r  P2_Score/Q_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.850     1.977    P2_Score/clk_IBUF_BUFG
    SLICE_X63Y24         FDCE                                         r  P2_Score/Q_reg[0]/C

Slack:                    inf
  Source:                 FPT_B[1]
                            (input port)
  Destination:            P2_Score/Q_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.361ns  (logic 0.356ns (26.165%)  route 1.005ns (73.835%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        1.977ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 r  FPT_B[1] (IN)
                         net (fo=0)                   0.000     0.000    FPT_B[1]
    U1                   IBUF (Prop_ibuf_I_O)         0.221     0.221 r  FPT_B_IBUF[1]_inst/O
                         net (fo=1, routed)           0.580     0.801    Turn_Keeper/FPT_B_IBUF[1]
    SLICE_X63Y27         LUT6 (Prop_lut6_I4_O)        0.045     0.846 r  Turn_Keeper/FSM_onehot_PS[8]_i_3/O
                         net (fo=1, routed)           0.082     0.928    Turn_Keeper/FSM_onehot_PS[8]_i_3_n_0
    SLICE_X63Y27         LUT3 (Prop_lut3_I2_O)        0.045     0.973 r  Turn_Keeper/FSM_onehot_PS[8]_i_2/O
                         net (fo=4, routed)           0.222     1.195    Turn_Keeper/FSM_onehot_PS[8]_i_2_n_0
    SLICE_X63Y23         LUT2 (Prop_lut2_I1_O)        0.045     1.240 r  Turn_Keeper/FSM_onehot_PS[8]_i_1/O
                         net (fo=5, routed)           0.121     1.361    P2_Score/E[0]
    SLICE_X63Y24         FDCE                                         r  P2_Score/Q_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.850     1.977    P2_Score/clk_IBUF_BUFG
    SLICE_X63Y24         FDCE                                         r  P2_Score/Q_reg[1]/C

Slack:                    inf
  Source:                 FPT_B[1]
                            (input port)
  Destination:            P2_Score/Q_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.361ns  (logic 0.356ns (26.165%)  route 1.005ns (73.835%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        1.977ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 r  FPT_B[1] (IN)
                         net (fo=0)                   0.000     0.000    FPT_B[1]
    U1                   IBUF (Prop_ibuf_I_O)         0.221     0.221 r  FPT_B_IBUF[1]_inst/O
                         net (fo=1, routed)           0.580     0.801    Turn_Keeper/FPT_B_IBUF[1]
    SLICE_X63Y27         LUT6 (Prop_lut6_I4_O)        0.045     0.846 r  Turn_Keeper/FSM_onehot_PS[8]_i_3/O
                         net (fo=1, routed)           0.082     0.928    Turn_Keeper/FSM_onehot_PS[8]_i_3_n_0
    SLICE_X63Y27         LUT3 (Prop_lut3_I2_O)        0.045     0.973 r  Turn_Keeper/FSM_onehot_PS[8]_i_2/O
                         net (fo=4, routed)           0.222     1.195    Turn_Keeper/FSM_onehot_PS[8]_i_2_n_0
    SLICE_X63Y23         LUT2 (Prop_lut2_I1_O)        0.045     1.240 r  Turn_Keeper/FSM_onehot_PS[8]_i_1/O
                         net (fo=5, routed)           0.121     1.361    P2_Score/E[0]
    SLICE_X63Y24         FDCE                                         r  P2_Score/Q_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.850     1.977    P2_Score/clk_IBUF_BUFG
    SLICE_X63Y24         FDCE                                         r  P2_Score/Q_reg[2]/C

Slack:                    inf
  Source:                 FPT_B[1]
                            (input port)
  Destination:            P2_Score/Q_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.361ns  (logic 0.356ns (26.165%)  route 1.005ns (73.835%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        1.977ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 r  FPT_B[1] (IN)
                         net (fo=0)                   0.000     0.000    FPT_B[1]
    U1                   IBUF (Prop_ibuf_I_O)         0.221     0.221 r  FPT_B_IBUF[1]_inst/O
                         net (fo=1, routed)           0.580     0.801    Turn_Keeper/FPT_B_IBUF[1]
    SLICE_X63Y27         LUT6 (Prop_lut6_I4_O)        0.045     0.846 r  Turn_Keeper/FSM_onehot_PS[8]_i_3/O
                         net (fo=1, routed)           0.082     0.928    Turn_Keeper/FSM_onehot_PS[8]_i_3_n_0
    SLICE_X63Y27         LUT3 (Prop_lut3_I2_O)        0.045     0.973 r  Turn_Keeper/FSM_onehot_PS[8]_i_2/O
                         net (fo=4, routed)           0.222     1.195    Turn_Keeper/FSM_onehot_PS[8]_i_2_n_0
    SLICE_X63Y23         LUT2 (Prop_lut2_I1_O)        0.045     1.240 r  Turn_Keeper/FSM_onehot_PS[8]_i_1/O
                         net (fo=5, routed)           0.121     1.361    P2_Score/E[0]
    SLICE_X63Y24         FDCE                                         r  P2_Score/Q_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.850     1.977    P2_Score/clk_IBUF_BUFG
    SLICE_X63Y24         FDCE                                         r  P2_Score/Q_reg[3]/C

Slack:                    inf
  Source:                 FPT_B[1]
                            (input port)
  Destination:            Turn_Keeper/FSM_onehot_PS_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.368ns  (logic 0.356ns (26.023%)  route 1.012ns (73.977%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        1.978ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 r  FPT_B[1] (IN)
                         net (fo=0)                   0.000     0.000    FPT_B[1]
    U1                   IBUF (Prop_ibuf_I_O)         0.221     0.221 r  FPT_B_IBUF[1]_inst/O
                         net (fo=1, routed)           0.580     0.801    Turn_Keeper/FPT_B_IBUF[1]
    SLICE_X63Y27         LUT6 (Prop_lut6_I4_O)        0.045     0.846 r  Turn_Keeper/FSM_onehot_PS[8]_i_3/O
                         net (fo=1, routed)           0.082     0.928    Turn_Keeper/FSM_onehot_PS[8]_i_3_n_0
    SLICE_X63Y27         LUT3 (Prop_lut3_I2_O)        0.045     0.973 r  Turn_Keeper/FSM_onehot_PS[8]_i_2/O
                         net (fo=4, routed)           0.222     1.195    Turn_Keeper/FSM_onehot_PS[8]_i_2_n_0
    SLICE_X63Y23         LUT2 (Prop_lut2_I1_O)        0.045     1.240 r  Turn_Keeper/FSM_onehot_PS[8]_i_1/O
                         net (fo=5, routed)           0.128     1.368    Turn_Keeper/D[1]
    SLICE_X63Y23         FDCE                                         r  Turn_Keeper/FSM_onehot_PS_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.851     1.978    Turn_Keeper/clk_IBUF_BUFG
    SLICE_X63Y23         FDCE                                         r  Turn_Keeper/FSM_onehot_PS_reg[8]/C

Slack:                    inf
  Source:                 FPT_B[1]
                            (input port)
  Destination:            Turn_Keeper/FSM_onehot_PS_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.407ns  (logic 0.356ns (25.301%)  route 1.051ns (74.699%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        1.978ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 r  FPT_B[1] (IN)
                         net (fo=0)                   0.000     0.000    FPT_B[1]
    U1                   IBUF (Prop_ibuf_I_O)         0.221     0.221 r  FPT_B_IBUF[1]_inst/O
                         net (fo=1, routed)           0.580     0.801    Turn_Keeper/FPT_B_IBUF[1]
    SLICE_X63Y27         LUT6 (Prop_lut6_I4_O)        0.045     0.846 f  Turn_Keeper/FSM_onehot_PS[8]_i_3/O
                         net (fo=1, routed)           0.082     0.928    Turn_Keeper/FSM_onehot_PS[8]_i_3_n_0
    SLICE_X63Y27         LUT3 (Prop_lut3_I2_O)        0.045     0.973 f  Turn_Keeper/FSM_onehot_PS[8]_i_2/O
                         net (fo=4, routed)           0.389     1.362    Turn_Keeper/FSM_onehot_PS[8]_i_2_n_0
    SLICE_X63Y23         LUT5 (Prop_lut5_I2_O)        0.045     1.407 r  Turn_Keeper/FSM_onehot_PS[5]_i_1/O
                         net (fo=1, routed)           0.000     1.407    Turn_Keeper/NS[5]
    SLICE_X63Y23         FDCE                                         r  Turn_Keeper/FSM_onehot_PS_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.851     1.978    Turn_Keeper/clk_IBUF_BUFG
    SLICE_X63Y23         FDCE                                         r  Turn_Keeper/FSM_onehot_PS_reg[5]/C

Slack:                    inf
  Source:                 FPT_B[1]
                            (input port)
  Destination:            Turn_Keeper/FSM_onehot_PS_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.408ns  (logic 0.356ns (25.293%)  route 1.052ns (74.707%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT6=2)
  Clock Path Skew:        1.978ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 r  FPT_B[1] (IN)
                         net (fo=0)                   0.000     0.000    FPT_B[1]
    U1                   IBUF (Prop_ibuf_I_O)         0.221     0.221 r  FPT_B_IBUF[1]_inst/O
                         net (fo=1, routed)           0.580     0.801    Turn_Keeper/FPT_B_IBUF[1]
    SLICE_X63Y27         LUT6 (Prop_lut6_I4_O)        0.045     0.846 f  Turn_Keeper/FSM_onehot_PS[8]_i_3/O
                         net (fo=1, routed)           0.082     0.928    Turn_Keeper/FSM_onehot_PS[8]_i_3_n_0
    SLICE_X63Y27         LUT3 (Prop_lut3_I2_O)        0.045     0.973 f  Turn_Keeper/FSM_onehot_PS[8]_i_2/O
                         net (fo=4, routed)           0.389     1.363    Turn_Keeper/FSM_onehot_PS[8]_i_2_n_0
    SLICE_X63Y23         LUT6 (Prop_lut6_I1_O)        0.045     1.408 r  Turn_Keeper/FSM_onehot_PS[1]_i_1/O
                         net (fo=1, routed)           0.000     1.408    Turn_Keeper/NS[1]
    SLICE_X63Y23         FDCE                                         r  Turn_Keeper/FSM_onehot_PS_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.851     1.978    Turn_Keeper/clk_IBUF_BUFG
    SLICE_X63Y23         FDCE                                         r  Turn_Keeper/FSM_onehot_PS_reg[1]/C

Slack:                    inf
  Source:                 FPT_B[1]
                            (input port)
  Destination:            Turn_Keeper/FSM_onehot_PS_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.481ns  (logic 0.355ns (23.970%)  route 1.126ns (76.030%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        1.978ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 r  FPT_B[1] (IN)
                         net (fo=0)                   0.000     0.000    FPT_B[1]
    U1                   IBUF (Prop_ibuf_I_O)         0.221     0.221 r  FPT_B_IBUF[1]_inst/O
                         net (fo=1, routed)           0.580     0.801    Turn_Keeper/FPT_B_IBUF[1]
    SLICE_X63Y27         LUT6 (Prop_lut6_I4_O)        0.045     0.846 r  Turn_Keeper/FSM_onehot_PS[8]_i_3/O
                         net (fo=1, routed)           0.082     0.928    Turn_Keeper/FSM_onehot_PS[8]_i_3_n_0
    SLICE_X63Y27         LUT3 (Prop_lut3_I2_O)        0.045     0.973 r  Turn_Keeper/FSM_onehot_PS[8]_i_2/O
                         net (fo=4, routed)           0.389     1.362    Turn_Keeper/FSM_onehot_PS[8]_i_2_n_0
    SLICE_X63Y23         LUT2 (Prop_lut2_I1_O)        0.044     1.406 r  Turn_Keeper/FSM_onehot_PS[4]_i_1/O
                         net (fo=5, routed)           0.075     1.481    Turn_Keeper/D[0]
    SLICE_X62Y23         FDCE                                         r  Turn_Keeper/FSM_onehot_PS_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.851     1.978    Turn_Keeper/clk_IBUF_BUFG
    SLICE_X62Y23         FDCE                                         r  Turn_Keeper/FSM_onehot_PS_reg[4]/C

Slack:                    inf
  Source:                 FPT_B[1]
                            (input port)
  Destination:            P1_Score/Q_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.599ns  (logic 0.355ns (22.203%)  route 1.244ns (77.797%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        1.977ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 r  FPT_B[1] (IN)
                         net (fo=0)                   0.000     0.000    FPT_B[1]
    U1                   IBUF (Prop_ibuf_I_O)         0.221     0.221 r  FPT_B_IBUF[1]_inst/O
                         net (fo=1, routed)           0.580     0.801    Turn_Keeper/FPT_B_IBUF[1]
    SLICE_X63Y27         LUT6 (Prop_lut6_I4_O)        0.045     0.846 r  Turn_Keeper/FSM_onehot_PS[8]_i_3/O
                         net (fo=1, routed)           0.082     0.928    Turn_Keeper/FSM_onehot_PS[8]_i_3_n_0
    SLICE_X63Y27         LUT3 (Prop_lut3_I2_O)        0.045     0.973 r  Turn_Keeper/FSM_onehot_PS[8]_i_2/O
                         net (fo=4, routed)           0.389     1.362    Turn_Keeper/FSM_onehot_PS[8]_i_2_n_0
    SLICE_X63Y23         LUT2 (Prop_lut2_I1_O)        0.044     1.406 r  Turn_Keeper/FSM_onehot_PS[4]_i_1/O
                         net (fo=5, routed)           0.193     1.599    P1_Score/E[0]
    SLICE_X63Y25         FDCE                                         r  P1_Score/Q_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.850     1.977    P1_Score/clk_IBUF_BUFG
    SLICE_X63Y25         FDCE                                         r  P1_Score/Q_reg[0]/C

Slack:                    inf
  Source:                 FPT_B[1]
                            (input port)
  Destination:            P1_Score/Q_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.599ns  (logic 0.355ns (22.203%)  route 1.244ns (77.797%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        1.977ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 r  FPT_B[1] (IN)
                         net (fo=0)                   0.000     0.000    FPT_B[1]
    U1                   IBUF (Prop_ibuf_I_O)         0.221     0.221 r  FPT_B_IBUF[1]_inst/O
                         net (fo=1, routed)           0.580     0.801    Turn_Keeper/FPT_B_IBUF[1]
    SLICE_X63Y27         LUT6 (Prop_lut6_I4_O)        0.045     0.846 r  Turn_Keeper/FSM_onehot_PS[8]_i_3/O
                         net (fo=1, routed)           0.082     0.928    Turn_Keeper/FSM_onehot_PS[8]_i_3_n_0
    SLICE_X63Y27         LUT3 (Prop_lut3_I2_O)        0.045     0.973 r  Turn_Keeper/FSM_onehot_PS[8]_i_2/O
                         net (fo=4, routed)           0.389     1.362    Turn_Keeper/FSM_onehot_PS[8]_i_2_n_0
    SLICE_X63Y23         LUT2 (Prop_lut2_I1_O)        0.044     1.406 r  Turn_Keeper/FSM_onehot_PS[4]_i_1/O
                         net (fo=5, routed)           0.193     1.599    P1_Score/E[0]
    SLICE_X63Y25         FDCE                                         r  P1_Score/Q_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.850     1.977    P1_Score/clk_IBUF_BUFG
    SLICE_X63Y25         FDCE                                         r  P1_Score/Q_reg[1]/C





