{
  "module_name": "rt73usb.h",
  "hash_id": "e1cfcc42d44764d5ebba19786508bdcba8c235c686489a90b084716c6c3bdd47",
  "original_prompt": "Ingested from linux-6.6.14/drivers/net/wireless/ralink/rt2x00/rt73usb.h",
  "human_readable_source": " \n \n\n \n\n#ifndef RT73USB_H\n#define RT73USB_H\n\n \n#define RF5226\t\t\t\t0x0001\n#define RF2528\t\t\t\t0x0002\n#define RF5225\t\t\t\t0x0003\n#define RF2527\t\t\t\t0x0004\n\n \n#define DEFAULT_RSSI_OFFSET\t\t120\n\n \n#define CSR_REG_BASE\t\t\t0x3000\n#define CSR_REG_SIZE\t\t\t0x04b0\n#define EEPROM_BASE\t\t\t0x0000\n#define EEPROM_SIZE\t\t\t0x0100\n#define BBP_BASE\t\t\t0x0000\n#define BBP_SIZE\t\t\t0x0080\n#define RF_BASE\t\t\t\t0x0004\n#define RF_SIZE\t\t\t\t0x0010\n\n \n#define NUM_TX_QUEUES\t\t\t4\n\n \n\n \n#define MCU_LEDCS_LED_MODE\t\tFIELD16(0x001f)\n#define MCU_LEDCS_RADIO_STATUS\t\tFIELD16(0x0020)\n#define MCU_LEDCS_LINK_BG_STATUS\tFIELD16(0x0040)\n#define MCU_LEDCS_LINK_A_STATUS\t\tFIELD16(0x0080)\n#define MCU_LEDCS_POLARITY_GPIO_0\tFIELD16(0x0100)\n#define MCU_LEDCS_POLARITY_GPIO_1\tFIELD16(0x0200)\n#define MCU_LEDCS_POLARITY_GPIO_2\tFIELD16(0x0400)\n#define MCU_LEDCS_POLARITY_GPIO_3\tFIELD16(0x0800)\n#define MCU_LEDCS_POLARITY_GPIO_4\tFIELD16(0x1000)\n#define MCU_LEDCS_POLARITY_ACT\t\tFIELD16(0x2000)\n#define MCU_LEDCS_POLARITY_READY_BG\tFIELD16(0x4000)\n#define MCU_LEDCS_POLARITY_READY_A\tFIELD16(0x8000)\n\n \n#define FIRMWARE_RT2571\t\t\t\"rt73.bin\"\n#define FIRMWARE_IMAGE_BASE\t\t0x0800\n\n \n#define SHARED_KEY_TABLE_BASE\t\t0x1000\n#define PAIRWISE_KEY_TABLE_BASE\t\t0x1200\n#define PAIRWISE_TA_TABLE_BASE\t\t0x1a00\n\n#define SHARED_KEY_ENTRY(__idx) \\\n\t( SHARED_KEY_TABLE_BASE + \\\n\t\t((__idx) * sizeof(struct hw_key_entry)) )\n#define PAIRWISE_KEY_ENTRY(__idx) \\\n\t( PAIRWISE_KEY_TABLE_BASE + \\\n\t\t((__idx) * sizeof(struct hw_key_entry)) )\n#define PAIRWISE_TA_ENTRY(__idx) \\\n\t( PAIRWISE_TA_TABLE_BASE + \\\n\t\t((__idx) * sizeof(struct hw_pairwise_ta_entry)) )\n\nstruct hw_key_entry {\n\tu8 key[16];\n\tu8 tx_mic[8];\n\tu8 rx_mic[8];\n} __packed;\n\nstruct hw_pairwise_ta_entry {\n\tu8 address[6];\n\tu8 cipher;\n\tu8 reserved;\n} __packed;\n\n \n#define HW_DEBUG_SETTING_BASE\t\t0x2bf0\n\n \n#define HW_BEACON_BASE0\t\t\t0x2400\n#define HW_BEACON_BASE1\t\t\t0x2500\n#define HW_BEACON_BASE2\t\t\t0x2600\n#define HW_BEACON_BASE3\t\t\t0x2700\n\n#define HW_BEACON_OFFSET(__index) \\\n\t( HW_BEACON_BASE0 + (__index * 0x0100) )\n\n \n\n \n#define MAC_CSR0\t\t\t0x3000\n#define MAC_CSR0_REVISION\t\tFIELD32(0x0000000f)\n#define MAC_CSR0_CHIPSET\t\tFIELD32(0x000ffff0)\n\n \n#define MAC_CSR1\t\t\t0x3004\n#define MAC_CSR1_SOFT_RESET\t\tFIELD32(0x00000001)\n#define MAC_CSR1_BBP_RESET\t\tFIELD32(0x00000002)\n#define MAC_CSR1_HOST_READY\t\tFIELD32(0x00000004)\n\n \n#define MAC_CSR2\t\t\t0x3008\n#define MAC_CSR2_BYTE0\t\t\tFIELD32(0x000000ff)\n#define MAC_CSR2_BYTE1\t\t\tFIELD32(0x0000ff00)\n#define MAC_CSR2_BYTE2\t\t\tFIELD32(0x00ff0000)\n#define MAC_CSR2_BYTE3\t\t\tFIELD32(0xff000000)\n\n \n#define MAC_CSR3\t\t\t0x300c\n#define MAC_CSR3_BYTE4\t\t\tFIELD32(0x000000ff)\n#define MAC_CSR3_BYTE5\t\t\tFIELD32(0x0000ff00)\n#define MAC_CSR3_UNICAST_TO_ME_MASK\tFIELD32(0x00ff0000)\n\n \n#define MAC_CSR4\t\t\t0x3010\n#define MAC_CSR4_BYTE0\t\t\tFIELD32(0x000000ff)\n#define MAC_CSR4_BYTE1\t\t\tFIELD32(0x0000ff00)\n#define MAC_CSR4_BYTE2\t\t\tFIELD32(0x00ff0000)\n#define MAC_CSR4_BYTE3\t\t\tFIELD32(0xff000000)\n\n \n#define MAC_CSR5\t\t\t0x3014\n#define MAC_CSR5_BYTE4\t\t\tFIELD32(0x000000ff)\n#define MAC_CSR5_BYTE5\t\t\tFIELD32(0x0000ff00)\n#define MAC_CSR5_BSS_ID_MASK\t\tFIELD32(0x00ff0000)\n\n \n#define MAC_CSR6\t\t\t0x3018\n#define MAC_CSR6_MAX_FRAME_UNIT\t\tFIELD32(0x00000fff)\n\n \n#define MAC_CSR7\t\t\t0x301c\n\n \n#define MAC_CSR8\t\t\t0x3020\n#define MAC_CSR8_SIFS\t\t\tFIELD32(0x000000ff)\n#define MAC_CSR8_SIFS_AFTER_RX_OFDM\tFIELD32(0x0000ff00)\n#define MAC_CSR8_EIFS\t\t\tFIELD32(0xffff0000)\n\n \n#define MAC_CSR9\t\t\t0x3024\n#define MAC_CSR9_SLOT_TIME\t\tFIELD32(0x000000ff)\n#define MAC_CSR9_CWMIN\t\t\tFIELD32(0x00000f00)\n#define MAC_CSR9_CWMAX\t\t\tFIELD32(0x0000f000)\n#define MAC_CSR9_CW_SELECT\t\tFIELD32(0x00010000)\n\n \n#define MAC_CSR10\t\t\t0x3028\n\n \n#define MAC_CSR11\t\t\t0x302c\n#define MAC_CSR11_DELAY_AFTER_TBCN\tFIELD32(0x000000ff)\n#define MAC_CSR11_TBCN_BEFORE_WAKEUP\tFIELD32(0x00007f00)\n#define MAC_CSR11_AUTOWAKE\t\tFIELD32(0x00008000)\n#define MAC_CSR11_WAKEUP_LATENCY\tFIELD32(0x000f0000)\n\n \n#define MAC_CSR12\t\t\t0x3030\n#define MAC_CSR12_CURRENT_STATE\t\tFIELD32(0x00000001)\n#define MAC_CSR12_PUT_TO_SLEEP\t\tFIELD32(0x00000002)\n#define MAC_CSR12_FORCE_WAKEUP\t\tFIELD32(0x00000004)\n#define MAC_CSR12_BBP_CURRENT_STATE\tFIELD32(0x00000008)\n\n \n#define MAC_CSR13\t\t\t0x3034\n#define MAC_CSR13_VAL0\t\t\tFIELD32(0x00000001)\n#define MAC_CSR13_VAL1\t\t\tFIELD32(0x00000002)\n#define MAC_CSR13_VAL2\t\t\tFIELD32(0x00000004)\n#define MAC_CSR13_VAL3\t\t\tFIELD32(0x00000008)\n#define MAC_CSR13_VAL4\t\t\tFIELD32(0x00000010)\n#define MAC_CSR13_VAL5\t\t\tFIELD32(0x00000020)\n#define MAC_CSR13_VAL6\t\t\tFIELD32(0x00000040)\n#define MAC_CSR13_VAL7\t\t\tFIELD32(0x00000080)\n#define MAC_CSR13_DIR0\t\t\tFIELD32(0x00000100)\n#define MAC_CSR13_DIR1\t\t\tFIELD32(0x00000200)\n#define MAC_CSR13_DIR2\t\t\tFIELD32(0x00000400)\n#define MAC_CSR13_DIR3\t\t\tFIELD32(0x00000800)\n#define MAC_CSR13_DIR4\t\t\tFIELD32(0x00001000)\n#define MAC_CSR13_DIR5\t\t\tFIELD32(0x00002000)\n#define MAC_CSR13_DIR6\t\t\tFIELD32(0x00004000)\n#define MAC_CSR13_DIR7\t\t\tFIELD32(0x00008000)\n\n \n#define MAC_CSR14\t\t\t0x3038\n#define MAC_CSR14_ON_PERIOD\t\tFIELD32(0x000000ff)\n#define MAC_CSR14_OFF_PERIOD\t\tFIELD32(0x0000ff00)\n#define MAC_CSR14_HW_LED\t\tFIELD32(0x00010000)\n#define MAC_CSR14_SW_LED\t\tFIELD32(0x00020000)\n#define MAC_CSR14_HW_LED_POLARITY\tFIELD32(0x00040000)\n#define MAC_CSR14_SW_LED2\t\tFIELD32(0x00080000)\n\n \n#define MAC_CSR15\t\t\t0x303c\n\n \n\n \n#define TXRX_CSR0\t\t\t0x3040\n#define TXRX_CSR0_RX_ACK_TIMEOUT\tFIELD32(0x000001ff)\n#define TXRX_CSR0_TSF_OFFSET\t\tFIELD32(0x00007e00)\n#define TXRX_CSR0_AUTO_TX_SEQ\t\tFIELD32(0x00008000)\n#define TXRX_CSR0_DISABLE_RX\t\tFIELD32(0x00010000)\n#define TXRX_CSR0_DROP_CRC\t\tFIELD32(0x00020000)\n#define TXRX_CSR0_DROP_PHYSICAL\t\tFIELD32(0x00040000)\n#define TXRX_CSR0_DROP_CONTROL\t\tFIELD32(0x00080000)\n#define TXRX_CSR0_DROP_NOT_TO_ME\tFIELD32(0x00100000)\n#define TXRX_CSR0_DROP_TO_DS\t\tFIELD32(0x00200000)\n#define TXRX_CSR0_DROP_VERSION_ERROR\tFIELD32(0x00400000)\n#define TXRX_CSR0_DROP_MULTICAST\tFIELD32(0x00800000)\n#define TXRX_CSR0_DROP_BROADCAST\tFIELD32(0x01000000)\n#define TXRX_CSR0_DROP_ACK_CTS\t\tFIELD32(0x02000000)\n#define TXRX_CSR0_TX_WITHOUT_WAITING\tFIELD32(0x04000000)\n\n \n#define TXRX_CSR1\t\t\t0x3044\n#define TXRX_CSR1_BBP_ID0\t\tFIELD32(0x0000007f)\n#define TXRX_CSR1_BBP_ID0_VALID\t\tFIELD32(0x00000080)\n#define TXRX_CSR1_BBP_ID1\t\tFIELD32(0x00007f00)\n#define TXRX_CSR1_BBP_ID1_VALID\t\tFIELD32(0x00008000)\n#define TXRX_CSR1_BBP_ID2\t\tFIELD32(0x007f0000)\n#define TXRX_CSR1_BBP_ID2_VALID\t\tFIELD32(0x00800000)\n#define TXRX_CSR1_BBP_ID3\t\tFIELD32(0x7f000000)\n#define TXRX_CSR1_BBP_ID3_VALID\t\tFIELD32(0x80000000)\n\n \n#define TXRX_CSR2\t\t\t0x3048\n#define TXRX_CSR2_BBP_ID0\t\tFIELD32(0x0000007f)\n#define TXRX_CSR2_BBP_ID0_VALID\t\tFIELD32(0x00000080)\n#define TXRX_CSR2_BBP_ID1\t\tFIELD32(0x00007f00)\n#define TXRX_CSR2_BBP_ID1_VALID\t\tFIELD32(0x00008000)\n#define TXRX_CSR2_BBP_ID2\t\tFIELD32(0x007f0000)\n#define TXRX_CSR2_BBP_ID2_VALID\t\tFIELD32(0x00800000)\n#define TXRX_CSR2_BBP_ID3\t\tFIELD32(0x7f000000)\n#define TXRX_CSR2_BBP_ID3_VALID\t\tFIELD32(0x80000000)\n\n \n#define TXRX_CSR3\t\t\t0x304c\n#define TXRX_CSR3_BBP_ID0\t\tFIELD32(0x0000007f)\n#define TXRX_CSR3_BBP_ID0_VALID\t\tFIELD32(0x00000080)\n#define TXRX_CSR3_BBP_ID1\t\tFIELD32(0x00007f00)\n#define TXRX_CSR3_BBP_ID1_VALID\t\tFIELD32(0x00008000)\n#define TXRX_CSR3_BBP_ID2\t\tFIELD32(0x007f0000)\n#define TXRX_CSR3_BBP_ID2_VALID\t\tFIELD32(0x00800000)\n#define TXRX_CSR3_BBP_ID3\t\tFIELD32(0x7f000000)\n#define TXRX_CSR3_BBP_ID3_VALID\t\tFIELD32(0x80000000)\n\n \n#define TXRX_CSR4\t\t\t0x3050\n#define TXRX_CSR4_TX_ACK_TIMEOUT\tFIELD32(0x000000ff)\n#define TXRX_CSR4_CNTL_ACK_POLICY\tFIELD32(0x00000700)\n#define TXRX_CSR4_ACK_CTS_PSM\t\tFIELD32(0x00010000)\n#define TXRX_CSR4_AUTORESPOND_ENABLE\tFIELD32(0x00020000)\n#define TXRX_CSR4_AUTORESPOND_PREAMBLE\tFIELD32(0x00040000)\n#define TXRX_CSR4_OFDM_TX_RATE_DOWN\tFIELD32(0x00080000)\n#define TXRX_CSR4_OFDM_TX_RATE_STEP\tFIELD32(0x00300000)\n#define TXRX_CSR4_OFDM_TX_FALLBACK_CCK\tFIELD32(0x00400000)\n#define TXRX_CSR4_LONG_RETRY_LIMIT\tFIELD32(0x0f000000)\n#define TXRX_CSR4_SHORT_RETRY_LIMIT\tFIELD32(0xf0000000)\n\n \n#define TXRX_CSR5\t\t\t0x3054\n\n \n#define TXRX_CSR6\t\t\t0x3058\n\n \n#define TXRX_CSR7\t\t\t0x305c\n#define TXRX_CSR7_ACK_CTS_6MBS\t\tFIELD32(0x000000ff)\n#define TXRX_CSR7_ACK_CTS_9MBS\t\tFIELD32(0x0000ff00)\n#define TXRX_CSR7_ACK_CTS_12MBS\t\tFIELD32(0x00ff0000)\n#define TXRX_CSR7_ACK_CTS_18MBS\t\tFIELD32(0xff000000)\n\n \n#define TXRX_CSR8\t\t\t0x3060\n#define TXRX_CSR8_ACK_CTS_24MBS\t\tFIELD32(0x000000ff)\n#define TXRX_CSR8_ACK_CTS_36MBS\t\tFIELD32(0x0000ff00)\n#define TXRX_CSR8_ACK_CTS_48MBS\t\tFIELD32(0x00ff0000)\n#define TXRX_CSR8_ACK_CTS_54MBS\t\tFIELD32(0xff000000)\n\n \n#define TXRX_CSR9\t\t\t0x3064\n#define TXRX_CSR9_BEACON_INTERVAL\tFIELD32(0x0000ffff)\n#define TXRX_CSR9_TSF_TICKING\t\tFIELD32(0x00010000)\n#define TXRX_CSR9_TSF_SYNC\t\tFIELD32(0x00060000)\n#define TXRX_CSR9_TBTT_ENABLE\t\tFIELD32(0x00080000)\n#define TXRX_CSR9_BEACON_GEN\t\tFIELD32(0x00100000)\n#define TXRX_CSR9_TIMESTAMP_COMPENSATE\tFIELD32(0xff000000)\n\n \n#define TXRX_CSR10\t\t\t0x3068\n\n \n#define TXRX_CSR11\t\t\t0x306c\n\n \n#define TXRX_CSR12\t\t\t0x3070\n#define TXRX_CSR12_LOW_TSFTIMER\t\tFIELD32(0xffffffff)\n\n \n#define TXRX_CSR13\t\t\t0x3074\n#define TXRX_CSR13_HIGH_TSFTIMER\tFIELD32(0xffffffff)\n\n \n#define TXRX_CSR14\t\t\t0x3078\n\n \n#define TXRX_CSR15\t\t\t0x307c\n\n \n\n \n#define PHY_CSR0\t\t\t0x3080\n#define PHY_CSR0_PA_PE_BG\t\tFIELD32(0x00010000)\n#define PHY_CSR0_PA_PE_A\t\tFIELD32(0x00020000)\n\n \n#define PHY_CSR1\t\t\t0x3084\n#define PHY_CSR1_RF_RPI\t\t\tFIELD32(0x00010000)\n\n \n#define PHY_CSR2\t\t\t0x3088\n\n \n#define PHY_CSR3\t\t\t0x308c\n#define PHY_CSR3_VALUE\t\t\tFIELD32(0x000000ff)\n#define PHY_CSR3_REGNUM\t\t\tFIELD32(0x00007f00)\n#define PHY_CSR3_READ_CONTROL\t\tFIELD32(0x00008000)\n#define PHY_CSR3_BUSY\t\t\tFIELD32(0x00010000)\n\n \n#define PHY_CSR4\t\t\t0x3090\n#define PHY_CSR4_VALUE\t\t\tFIELD32(0x00ffffff)\n#define PHY_CSR4_NUMBER_OF_BITS\t\tFIELD32(0x1f000000)\n#define PHY_CSR4_IF_SELECT\t\tFIELD32(0x20000000)\n#define PHY_CSR4_PLL_LD\t\t\tFIELD32(0x40000000)\n#define PHY_CSR4_BUSY\t\t\tFIELD32(0x80000000)\n\n \n#define PHY_CSR5\t\t\t0x3094\n#define PHY_CSR5_IQ_FLIP\t\tFIELD32(0x00000004)\n\n \n#define PHY_CSR6\t\t\t0x3098\n#define PHY_CSR6_IQ_FLIP\t\tFIELD32(0x00000004)\n\n \n#define PHY_CSR7\t\t\t0x309c\n\n \n\n \n#define SEC_CSR0\t\t\t0x30a0\n#define SEC_CSR0_BSS0_KEY0_VALID\tFIELD32(0x00000001)\n#define SEC_CSR0_BSS0_KEY1_VALID\tFIELD32(0x00000002)\n#define SEC_CSR0_BSS0_KEY2_VALID\tFIELD32(0x00000004)\n#define SEC_CSR0_BSS0_KEY3_VALID\tFIELD32(0x00000008)\n#define SEC_CSR0_BSS1_KEY0_VALID\tFIELD32(0x00000010)\n#define SEC_CSR0_BSS1_KEY1_VALID\tFIELD32(0x00000020)\n#define SEC_CSR0_BSS1_KEY2_VALID\tFIELD32(0x00000040)\n#define SEC_CSR0_BSS1_KEY3_VALID\tFIELD32(0x00000080)\n#define SEC_CSR0_BSS2_KEY0_VALID\tFIELD32(0x00000100)\n#define SEC_CSR0_BSS2_KEY1_VALID\tFIELD32(0x00000200)\n#define SEC_CSR0_BSS2_KEY2_VALID\tFIELD32(0x00000400)\n#define SEC_CSR0_BSS2_KEY3_VALID\tFIELD32(0x00000800)\n#define SEC_CSR0_BSS3_KEY0_VALID\tFIELD32(0x00001000)\n#define SEC_CSR0_BSS3_KEY1_VALID\tFIELD32(0x00002000)\n#define SEC_CSR0_BSS3_KEY2_VALID\tFIELD32(0x00004000)\n#define SEC_CSR0_BSS3_KEY3_VALID\tFIELD32(0x00008000)\n\n \n#define SEC_CSR1\t\t\t0x30a4\n#define SEC_CSR1_BSS0_KEY0_CIPHER_ALG\tFIELD32(0x00000007)\n#define SEC_CSR1_BSS0_KEY1_CIPHER_ALG\tFIELD32(0x00000070)\n#define SEC_CSR1_BSS0_KEY2_CIPHER_ALG\tFIELD32(0x00000700)\n#define SEC_CSR1_BSS0_KEY3_CIPHER_ALG\tFIELD32(0x00007000)\n#define SEC_CSR1_BSS1_KEY0_CIPHER_ALG\tFIELD32(0x00070000)\n#define SEC_CSR1_BSS1_KEY1_CIPHER_ALG\tFIELD32(0x00700000)\n#define SEC_CSR1_BSS1_KEY2_CIPHER_ALG\tFIELD32(0x07000000)\n#define SEC_CSR1_BSS1_KEY3_CIPHER_ALG\tFIELD32(0x70000000)\n\n \n#define SEC_CSR2\t\t\t0x30a8\n#define SEC_CSR3\t\t\t0x30ac\n\n \n#define SEC_CSR4\t\t\t0x30b0\n#define SEC_CSR4_ENABLE_BSS0\t\tFIELD32(0x00000001)\n#define SEC_CSR4_ENABLE_BSS1\t\tFIELD32(0x00000002)\n#define SEC_CSR4_ENABLE_BSS2\t\tFIELD32(0x00000004)\n#define SEC_CSR4_ENABLE_BSS3\t\tFIELD32(0x00000008)\n\n \n#define SEC_CSR5\t\t\t0x30b4\n#define SEC_CSR5_BSS2_KEY0_CIPHER_ALG\tFIELD32(0x00000007)\n#define SEC_CSR5_BSS2_KEY1_CIPHER_ALG\tFIELD32(0x00000070)\n#define SEC_CSR5_BSS2_KEY2_CIPHER_ALG\tFIELD32(0x00000700)\n#define SEC_CSR5_BSS2_KEY3_CIPHER_ALG\tFIELD32(0x00007000)\n#define SEC_CSR5_BSS3_KEY0_CIPHER_ALG\tFIELD32(0x00070000)\n#define SEC_CSR5_BSS3_KEY1_CIPHER_ALG\tFIELD32(0x00700000)\n#define SEC_CSR5_BSS3_KEY2_CIPHER_ALG\tFIELD32(0x07000000)\n#define SEC_CSR5_BSS3_KEY3_CIPHER_ALG\tFIELD32(0x70000000)\n\n \n\n \n#define STA_CSR0\t\t\t0x30c0\n#define STA_CSR0_FCS_ERROR\t\tFIELD32(0x0000ffff)\n#define STA_CSR0_PLCP_ERROR\t\tFIELD32(0xffff0000)\n\n \n#define STA_CSR1\t\t\t0x30c4\n#define STA_CSR1_PHYSICAL_ERROR\t\tFIELD32(0x0000ffff)\n#define STA_CSR1_FALSE_CCA_ERROR\tFIELD32(0xffff0000)\n\n \n#define STA_CSR2\t\t\t0x30c8\n#define STA_CSR2_RX_FIFO_OVERFLOW_COUNT\tFIELD32(0x0000ffff)\n#define STA_CSR2_RX_OVERFLOW_COUNT\tFIELD32(0xffff0000)\n\n \n#define STA_CSR3\t\t\t0x30cc\n#define STA_CSR3_TX_BEACON_COUNT\tFIELD32(0x0000ffff)\n\n \n#define STA_CSR4\t\t\t0x30d0\n#define STA_CSR4_TX_NO_RETRY_COUNT\tFIELD32(0x0000ffff)\n#define STA_CSR4_TX_ONE_RETRY_COUNT\tFIELD32(0xffff0000)\n\n \n#define STA_CSR5\t\t\t0x30d4\n#define STA_CSR4_TX_MULTI_RETRY_COUNT\tFIELD32(0x0000ffff)\n#define STA_CSR4_TX_RETRY_FAIL_COUNT\tFIELD32(0xffff0000)\n\n \n\n \n#define QOS_CSR1\t\t\t0x30e4\n#define QOS_CSR1_BYTE4\t\t\tFIELD32(0x000000ff)\n#define QOS_CSR1_BYTE5\t\t\tFIELD32(0x0000ff00)\n\n \n#define QOS_CSR2\t\t\t0x30e8\n\n \n#define QOS_CSR3\t\t\t0x30ec\n#define QOS_CSR4\t\t\t0x30f0\n\n \n#define QOS_CSR5\t\t\t0x30f4\n\n \n\n \n#define AIFSN_CSR\t\t\t0x0400\n#define AIFSN_CSR_AIFSN0\t\tFIELD32(0x0000000f)\n#define AIFSN_CSR_AIFSN1\t\tFIELD32(0x000000f0)\n#define AIFSN_CSR_AIFSN2\t\tFIELD32(0x00000f00)\n#define AIFSN_CSR_AIFSN3\t\tFIELD32(0x0000f000)\n\n \n#define CWMIN_CSR\t\t\t0x0404\n#define CWMIN_CSR_CWMIN0\t\tFIELD32(0x0000000f)\n#define CWMIN_CSR_CWMIN1\t\tFIELD32(0x000000f0)\n#define CWMIN_CSR_CWMIN2\t\tFIELD32(0x00000f00)\n#define CWMIN_CSR_CWMIN3\t\tFIELD32(0x0000f000)\n\n \n#define CWMAX_CSR\t\t\t0x0408\n#define CWMAX_CSR_CWMAX0\t\tFIELD32(0x0000000f)\n#define CWMAX_CSR_CWMAX1\t\tFIELD32(0x000000f0)\n#define CWMAX_CSR_CWMAX2\t\tFIELD32(0x00000f00)\n#define CWMAX_CSR_CWMAX3\t\tFIELD32(0x0000f000)\n\n \n#define AC_TXOP_CSR0\t\t\t0x040c\n#define AC_TXOP_CSR0_AC0_TX_OP\t\tFIELD32(0x0000ffff)\n#define AC_TXOP_CSR0_AC1_TX_OP\t\tFIELD32(0xffff0000)\n\n \n#define AC_TXOP_CSR1\t\t\t0x0410\n#define AC_TXOP_CSR1_AC2_TX_OP\t\tFIELD32(0x0000ffff)\n#define AC_TXOP_CSR1_AC3_TX_OP\t\tFIELD32(0xffff0000)\n\n \n\n \n#define BBP_R2_BG_MODE\t\t\tFIELD8(0x20)\n\n \n#define BBP_R3_SMART_MODE\t\tFIELD8(0x01)\n\n \n\n \n#define BBP_R4_RX_ANTENNA_CONTROL\tFIELD8(0x03)\n#define BBP_R4_RX_FRAME_END\t\tFIELD8(0x20)\n\n \n#define BBP_R77_RX_ANTENNA\t\tFIELD8(0x03)\n\n \n\n \n#define RF3_TXPOWER\t\t\tFIELD32(0x00003e00)\n\n \n#define RF4_FREQ_OFFSET\t\t\tFIELD32(0x0003f000)\n\n \n\n \n#define EEPROM_MAC_ADDR_0\t\t0x0002\n#define EEPROM_MAC_ADDR_BYTE0\t\tFIELD16(0x00ff)\n#define EEPROM_MAC_ADDR_BYTE1\t\tFIELD16(0xff00)\n#define EEPROM_MAC_ADDR1\t\t0x0003\n#define EEPROM_MAC_ADDR_BYTE2\t\tFIELD16(0x00ff)\n#define EEPROM_MAC_ADDR_BYTE3\t\tFIELD16(0xff00)\n#define EEPROM_MAC_ADDR_2\t\t0x0004\n#define EEPROM_MAC_ADDR_BYTE4\t\tFIELD16(0x00ff)\n#define EEPROM_MAC_ADDR_BYTE5\t\tFIELD16(0xff00)\n\n \n#define EEPROM_ANTENNA\t\t\t0x0010\n#define EEPROM_ANTENNA_NUM\t\tFIELD16(0x0003)\n#define EEPROM_ANTENNA_TX_DEFAULT\tFIELD16(0x000c)\n#define EEPROM_ANTENNA_RX_DEFAULT\tFIELD16(0x0030)\n#define EEPROM_ANTENNA_FRAME_TYPE\tFIELD16(0x0040)\n#define EEPROM_ANTENNA_DYN_TXAGC\tFIELD16(0x0200)\n#define EEPROM_ANTENNA_HARDWARE_RADIO\tFIELD16(0x0400)\n#define EEPROM_ANTENNA_RF_TYPE\t\tFIELD16(0xf800)\n\n \n#define EEPROM_NIC\t\t\t0x0011\n#define EEPROM_NIC_EXTERNAL_LNA\t\tFIELD16(0x0010)\n\n \n#define EEPROM_GEOGRAPHY\t\t0x0012\n#define EEPROM_GEOGRAPHY_GEO_A\t\tFIELD16(0x00ff)\n#define EEPROM_GEOGRAPHY_GEO\t\tFIELD16(0xff00)\n\n \n#define EEPROM_BBP_START\t\t0x0013\n#define EEPROM_BBP_SIZE\t\t\t16\n#define EEPROM_BBP_VALUE\t\tFIELD16(0x00ff)\n#define EEPROM_BBP_REG_ID\t\tFIELD16(0xff00)\n\n \n#define EEPROM_TXPOWER_G_START\t\t0x0023\n#define EEPROM_TXPOWER_G_SIZE\t\t7\n#define EEPROM_TXPOWER_G_1\t\tFIELD16(0x00ff)\n#define EEPROM_TXPOWER_G_2\t\tFIELD16(0xff00)\n\n \n#define EEPROM_FREQ\t\t\t0x002f\n#define EEPROM_FREQ_OFFSET\t\tFIELD16(0x00ff)\n#define EEPROM_FREQ_SEQ_MASK\t\tFIELD16(0xff00)\n#define EEPROM_FREQ_SEQ\t\t\tFIELD16(0x0300)\n\n \n#define EEPROM_LED\t\t\t0x0030\n#define EEPROM_LED_POLARITY_RDY_G\tFIELD16(0x0001)\n#define EEPROM_LED_POLARITY_RDY_A\tFIELD16(0x0002)\n#define EEPROM_LED_POLARITY_ACT\t\tFIELD16(0x0004)\n#define EEPROM_LED_POLARITY_GPIO_0\tFIELD16(0x0008)\n#define EEPROM_LED_POLARITY_GPIO_1\tFIELD16(0x0010)\n#define EEPROM_LED_POLARITY_GPIO_2\tFIELD16(0x0020)\n#define EEPROM_LED_POLARITY_GPIO_3\tFIELD16(0x0040)\n#define EEPROM_LED_POLARITY_GPIO_4\tFIELD16(0x0080)\n#define EEPROM_LED_LED_MODE\t\tFIELD16(0x1f00)\n\n \n#define EEPROM_TXPOWER_A_START\t\t0x0031\n#define EEPROM_TXPOWER_A_SIZE\t\t12\n#define EEPROM_TXPOWER_A_1\t\tFIELD16(0x00ff)\n#define EEPROM_TXPOWER_A_2\t\tFIELD16(0xff00)\n\n \n#define EEPROM_RSSI_OFFSET_BG\t\t0x004d\n#define EEPROM_RSSI_OFFSET_BG_1\t\tFIELD16(0x00ff)\n#define EEPROM_RSSI_OFFSET_BG_2\t\tFIELD16(0xff00)\n\n \n#define EEPROM_RSSI_OFFSET_A\t\t0x004e\n#define EEPROM_RSSI_OFFSET_A_1\t\tFIELD16(0x00ff)\n#define EEPROM_RSSI_OFFSET_A_2\t\tFIELD16(0xff00)\n\n \n#define TXD_DESC_SIZE\t\t\t( 6 * sizeof(__le32) )\n#define TXINFO_SIZE\t\t\t( 6 * sizeof(__le32) )\n#define RXD_DESC_SIZE\t\t\t( 6 * sizeof(__le32) )\n\n \n\n \n#define TXD_W0_BURST\t\t\tFIELD32(0x00000001)\n#define TXD_W0_VALID\t\t\tFIELD32(0x00000002)\n#define TXD_W0_MORE_FRAG\t\tFIELD32(0x00000004)\n#define TXD_W0_ACK\t\t\tFIELD32(0x00000008)\n#define TXD_W0_TIMESTAMP\t\tFIELD32(0x00000010)\n#define TXD_W0_OFDM\t\t\tFIELD32(0x00000020)\n#define TXD_W0_IFS\t\t\tFIELD32(0x00000040)\n#define TXD_W0_RETRY_MODE\t\tFIELD32(0x00000080)\n#define TXD_W0_TKIP_MIC\t\t\tFIELD32(0x00000100)\n#define TXD_W0_KEY_TABLE\t\tFIELD32(0x00000200)\n#define TXD_W0_KEY_INDEX\t\tFIELD32(0x0000fc00)\n#define TXD_W0_DATABYTE_COUNT\t\tFIELD32(0x0fff0000)\n#define TXD_W0_BURST2\t\t\tFIELD32(0x10000000)\n#define TXD_W0_CIPHER_ALG\t\tFIELD32(0xe0000000)\n\n \n#define TXD_W1_HOST_Q_ID\t\tFIELD32(0x0000000f)\n#define TXD_W1_AIFSN\t\t\tFIELD32(0x000000f0)\n#define TXD_W1_CWMIN\t\t\tFIELD32(0x00000f00)\n#define TXD_W1_CWMAX\t\t\tFIELD32(0x0000f000)\n#define TXD_W1_IV_OFFSET\t\tFIELD32(0x003f0000)\n#define TXD_W1_HW_SEQUENCE\t\tFIELD32(0x10000000)\n#define TXD_W1_BUFFER_COUNT\t\tFIELD32(0xe0000000)\n\n \n#define TXD_W2_PLCP_SIGNAL\t\tFIELD32(0x000000ff)\n#define TXD_W2_PLCP_SERVICE\t\tFIELD32(0x0000ff00)\n#define TXD_W2_PLCP_LENGTH_LOW\t\tFIELD32(0x00ff0000)\n#define TXD_W2_PLCP_LENGTH_HIGH\t\tFIELD32(0xff000000)\n\n \n#define TXD_W3_IV\t\t\tFIELD32(0xffffffff)\n\n \n#define TXD_W4_EIV\t\t\tFIELD32(0xffffffff)\n\n \n#define TXD_W5_FRAME_OFFSET\t\tFIELD32(0x000000ff)\n#define TXD_W5_PACKET_ID\t\tFIELD32(0x0000ff00)\n#define TXD_W5_TX_POWER\t\t\tFIELD32(0x00ff0000)\n#define TXD_W5_WAITING_DMA_DONE_INT\tFIELD32(0x01000000)\n\n \n\n \n#define RXD_W0_OWNER_NIC\t\tFIELD32(0x00000001)\n#define RXD_W0_DROP\t\t\tFIELD32(0x00000002)\n#define RXD_W0_UNICAST_TO_ME\t\tFIELD32(0x00000004)\n#define RXD_W0_MULTICAST\t\tFIELD32(0x00000008)\n#define RXD_W0_BROADCAST\t\tFIELD32(0x00000010)\n#define RXD_W0_MY_BSS\t\t\tFIELD32(0x00000020)\n#define RXD_W0_CRC_ERROR\t\tFIELD32(0x00000040)\n#define RXD_W0_OFDM\t\t\tFIELD32(0x00000080)\n#define RXD_W0_CIPHER_ERROR\t\tFIELD32(0x00000300)\n#define RXD_W0_KEY_INDEX\t\tFIELD32(0x0000fc00)\n#define RXD_W0_DATABYTE_COUNT\t\tFIELD32(0x0fff0000)\n#define RXD_W0_CIPHER_ALG\t\tFIELD32(0xe0000000)\n\n \n#define RXD_W1_SIGNAL\t\t\tFIELD32(0x000000ff)\n#define RXD_W1_RSSI_AGC\t\t\tFIELD32(0x00001f00)\n#define RXD_W1_RSSI_LNA\t\t\tFIELD32(0x00006000)\n#define RXD_W1_FRAME_OFFSET\t\tFIELD32(0x7f000000)\n\n \n#define RXD_W2_IV\t\t\tFIELD32(0xffffffff)\n\n \n#define RXD_W3_EIV\t\t\tFIELD32(0xffffffff)\n\n \n#define RXD_W4_ICV\t\t\tFIELD32(0xffffffff)\n\n \n\n \n#define RXD_W5_RESERVED\t\t\tFIELD32(0xffffffff)\n\n \n#define MIN_TXPOWER\t0\n#define MAX_TXPOWER\t31\n#define DEFAULT_TXPOWER\t24\n\n#define TXPOWER_FROM_DEV(__txpower) \\\n\t(((u8)(__txpower)) > MAX_TXPOWER) ? DEFAULT_TXPOWER : (__txpower)\n\n#define TXPOWER_TO_DEV(__txpower) \\\n\tclamp_t(u8, __txpower, MIN_TXPOWER, MAX_TXPOWER)\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}