// Seed: 1990587326
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  output wire id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
endmodule
module module_1 (
    output wor id_0,
    output supply0 id_1,
    output wire id_2,
    input uwire id_3,
    output supply0 id_4,
    input wand id_5,
    input supply1 id_6,
    input wand id_7,
    output supply0 id_8,
    output supply0 id_9,
    output wand id_10,
    input supply0 id_11,
    input supply1 id_12,
    output wire id_13,
    output wire id_14,
    input supply1 id_15,
    input supply1 id_16
    , id_28,
    output tri id_17,
    output tri id_18,
    output wand id_19,
    input tri0 id_20,
    input tri0 id_21,
    input wor id_22,
    input tri0 id_23,
    input tri id_24
    , id_29,
    input tri0 id_25#(.id_30(1)),
    output wire id_26
);
  logic id_31 = -1;
  module_0 modCall_1 (
      id_29,
      id_28,
      id_29,
      id_28,
      id_31
  );
  assign id_4 = 1'h0;
endmodule
