INFO:sim:172 - Generating IP...
Applying current project options...
Finished applying current project options.
WARNING:sim - Verilog simulation file type 'Behavioral' is not valid for this
   core. Overriding with simulation file type 'Structural'.
WARNING:sim - A core named 'IP_Core' already exists in the project. Output
   products for this core may be overwritten.
Resolving generics for 'IP_Core'...
WARNING:sim - Verilog simulation file type 'Behavioral' is not valid for this
   core. Overriding with simulation file type 'Structural'.
WARNING:sim - A core named 'IP_Core' already exists in the project. Output
   products for this core may be overwritten.
Applying external generics to 'IP_Core'...
Delivering associated files for 'IP_Core'...
Generating implementation netlist for 'IP_Core'...
INFO:sim - Pre-processing HDL files for 'IP_Core'...
Running synthesis for 'IP_Core'
Running ngcbuild...
Writing VEO instantiation template for 'IP_Core'...
WARNING:sim - Verilog simulation file type 'Behavioral' is not valid for this
   core. Overriding with simulation file type 'Structural'.
Writing Verilog structural simulation model for 'IP_Core'...
WARNING:sim - Verilog simulation file type 'Behavioral' is not valid for this
   core. Overriding with simulation file type 'Structural'.
Delivered 2 files into directory
D:/Projects_SisDigAva/P21_IP_Cores/ipcore_dir/tmp/_cg/IP_Core
Generating ASY schematic symbol...
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating SYM schematic symbol for 'IP_Core'...
Generating metadata file...
Generating ISE project...
XCO file found: IP_Core.xco
XMDF file found: IP_Core_xmdf.tcl
Adding D:/Projects_SisDigAva/P21_IP_Cores/ipcore_dir/tmp/_cg/IP_Core.asy -view
all -origin_type imported
Adding D:/Projects_SisDigAva/P21_IP_Cores/ipcore_dir/tmp/_cg/IP_Core.ngc -view
all -origin_type created
Checking file
"D:/Projects_SisDigAva/P21_IP_Cores/ipcore_dir/tmp/_cg/IP_Core.ngc" for project
device match ...
File "D:/Projects_SisDigAva/P21_IP_Cores/ipcore_dir/tmp/_cg/IP_Core.ngc" device
information matches project device.
Adding D:/Projects_SisDigAva/P21_IP_Cores/ipcore_dir/tmp/_cg/IP_Core.sym -view
all -origin_type imported
Adding D:/Projects_SisDigAva/P21_IP_Cores/ipcore_dir/tmp/_cg/IP_Core.v -view all
-origin_type created
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "D:/Projects_SisDigAva/P21_IP_Cores/ipcore_dir/tmp/_cg/IP_Core.v" into
   library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding D:/Projects_SisDigAva/P21_IP_Cores/ipcore_dir/tmp/_cg/IP_Core.veo -view
all -origin_type imported
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/IP_Core"
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Launching README viewer...
Moving files to output directory...
Finished moving files to output directory
Wrote CGP file for project 'IP_Core'.
