# Verilog_learning_note

ä¸‰å€‹æ­¥é©Ÿç·¨è­¯åŸ·è¡Œ
1. `iverilog -o [ä½ çš„æª”æ¡ˆ1.out][ä½ çš„æª”æ¡ˆ.v]`
2. `vvp [ä½ çš„æª”æ¡ˆ1.out]`
3. `gtkwave [ä½ çš„æª”æ¡ˆ.vcd]`

### testfile æ˜¯æˆ‘çš„æ¨¡æ¿ï¼Œand_gate.v å’Œ tb.v æ˜¯ä¸€çµ„çš„æ¸¬è©¦ï¼Œtest.væ˜¯è‡ªå·±ä¸€çµ„æŠŠtbå¯«åœ¨è£¡é¢çš„

ä¹‹å¾ŒæœƒæŠŠè‡ªå·±å¯«çš„æ±è¥¿æ”¾ä¸Šä¾†ğŸ’ª
