// Seed: 688425302
module module_0;
  wire id_1;
  assign module_1.id_1 = 0;
endmodule
module module_1 (
    output tri0 id_0,
    input tri1 id_1,
    output tri id_2,
    output logic id_3,
    input uwire id_4,
    output tri1 id_5,
    input tri0 id_6,
    input wire id_7,
    input tri0 id_8,
    input supply1 id_9,
    output tri0 id_10,
    input supply0 id_11,
    input supply1 id_12,
    output wor id_13
);
  always_ff @(1 or posedge id_12) begin : LABEL_0
    id_3 <= -1;
  end
  module_0 modCall_1 ();
endmodule
