{
 "cells": [
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "d46ba9c2",
   "metadata": {},
   "outputs": [
    {
     "ename": "Exception",
     "evalue": "Invalid length sel bits: 3 # ins: 4",
     "output_type": "error",
     "traceback": [
      "\u001b[0;31m---------------------------------------------------------------------------\u001b[0m",
      "\u001b[0;31mException\u001b[0m                                 Traceback (most recent call last)",
      "Cell \u001b[0;32mIn[2], line 40\u001b[0m\n\u001b[1;32m     35\u001b[0m marh_enable \u001b[38;5;241m=\u001b[39m hw\u001b[38;5;241m.\u001b[39mwire(\u001b[38;5;124m\"\u001b[39m\u001b[38;5;124mmarh_enable\u001b[39m\u001b[38;5;124m\"\u001b[39m, \u001b[38;5;241m1\u001b[39m)\n\u001b[1;32m     38\u001b[0m alu \u001b[38;5;241m=\u001b[39m Alu(hw, \u001b[38;5;124m\"\u001b[39m\u001b[38;5;124malu\u001b[39m\u001b[38;5;124m\"\u001b[39m, a, b, sel_op, carry_in, result, zero, negative, carry_out, overflow)\n\u001b[0;32m---> 40\u001b[0m datapath \u001b[38;5;241m=\u001b[39m \u001b[43mDatapath\u001b[49m\u001b[43m(\u001b[49m\u001b[43mhw\u001b[49m\u001b[43m,\u001b[49m\u001b[43m \u001b[49m\u001b[38;5;124;43m\"\u001b[39;49m\u001b[38;5;124;43mdatapath\u001b[39;49m\u001b[38;5;124;43m\"\u001b[39;49m\u001b[43m,\u001b[49m\n\u001b[1;32m     41\u001b[0m \u001b[43m                    \u001b[49m\u001b[43mresult\u001b[49m\u001b[43m,\u001b[49m\n\u001b[1;32m     42\u001b[0m \u001b[43m                    \u001b[49m\u001b[43mpc_inc\u001b[49m\u001b[43m,\u001b[49m\n\u001b[1;32m     43\u001b[0m \u001b[43m                    \u001b[49m\u001b[43menable_sel\u001b[49m\u001b[43m,\u001b[49m\u001b[43m \u001b[49m\u001b[43mwrite\u001b[49m\u001b[43m,\u001b[49m\n\u001b[1;32m     44\u001b[0m \u001b[43m                    \u001b[49m\u001b[43mreg_sel_a\u001b[49m\u001b[43m,\u001b[49m\u001b[43m \u001b[49m\u001b[43mreg_sel_b\u001b[49m\u001b[43m,\u001b[49m\n\u001b[1;32m     45\u001b[0m \u001b[43m                    \u001b[49m\u001b[43ma\u001b[49m\u001b[43m,\u001b[49m\u001b[43m \u001b[49m\u001b[43mb\u001b[49m\u001b[43m,\u001b[49m\n\u001b[1;32m     46\u001b[0m \u001b[43m                    \u001b[49m\u001b[43mmbr_src_sel\u001b[49m\u001b[43m,\u001b[49m\n\u001b[1;32m     47\u001b[0m \u001b[43m                    \u001b[49m\u001b[43mmm_data_in\u001b[49m\u001b[43m,\u001b[49m\u001b[43m \u001b[49m\u001b[43mmm_data_out\u001b[49m\u001b[43m,\u001b[49m\n\u001b[1;32m     48\u001b[0m \u001b[43m                    \u001b[49m\u001b[43mmm_addr_src\u001b[49m\u001b[43m,\u001b[49m\u001b[43m \u001b[49m\u001b[43mmm_addr_out\u001b[49m\u001b[43m,\u001b[49m\n\u001b[1;32m     49\u001b[0m \u001b[43m                    \u001b[49m\u001b[43mmarh_enable\u001b[49m\u001b[43m)\u001b[49m\n\u001b[1;32m     51\u001b[0m \u001b[38;5;28mprint\u001b[39m(\u001b[38;5;124m'\u001b[39m\u001b[38;5;124mcircuit created\u001b[39m\u001b[38;5;124m'\u001b[39m)\n\u001b[1;32m     53\u001b[0m sch \u001b[38;5;241m=\u001b[39m py4hw\u001b[38;5;241m.\u001b[39mSchematic(alu)\n",
      "File \u001b[0;32m~/flex_6502/description/datapath.py:109\u001b[0m, in \u001b[0;36mDatapath.__init__\u001b[0;34m(self, parent, name, bus_data, pc_inc, enable_sel, write, reg_sel_a, reg_sel_b, output_a, output_b, mbr_src_sel, mm_data_in, mm_data_out, mm_addr_src, mm_addr_out, marh_enable)\u001b[0m\n\u001b[1;32m    104\u001b[0m py4hw\u001b[38;5;241m.\u001b[39mRange(\u001b[38;5;28mself\u001b[39m, \u001b[38;5;124m\"\u001b[39m\u001b[38;5;124mpch_incremented_bits\u001b[39m\u001b[38;5;124m\"\u001b[39m, pc_incremented, \u001b[38;5;241m15\u001b[39m, \u001b[38;5;241m8\u001b[39m, pch_incremented )\n\u001b[1;32m    106\u001b[0m \u001b[38;5;66;03m#py4hw.Reg(self, \"CTL\", bus_data, tmp_output_a[CTL], enable[CTL])\u001b[39;00m\n\u001b[1;32m    107\u001b[0m \n\u001b[1;32m    108\u001b[0m \u001b[38;5;66;03m# Al tenir doble bus, podem connectar les dues entrades de la ALU alhora \u001b[39;00m\n\u001b[0;32m--> 109\u001b[0m \u001b[43mpy4hw\u001b[49m\u001b[38;5;241;43m.\u001b[39;49m\u001b[43mMux\u001b[49m\u001b[43m(\u001b[49m\u001b[38;5;28;43mself\u001b[39;49m\u001b[43m,\u001b[49m\u001b[43m \u001b[49m\u001b[38;5;124;43m\"\u001b[39;49m\u001b[38;5;124;43msel_mux_a\u001b[39;49m\u001b[38;5;124;43m\"\u001b[39;49m\u001b[43m,\u001b[49m\u001b[43m \u001b[49m\u001b[43mreg_sel_a\u001b[49m\u001b[43m,\u001b[49m\u001b[43m \u001b[49m\u001b[43mtmp_output\u001b[49m\u001b[43m,\u001b[49m\u001b[43m \u001b[49m\u001b[43moutput_a\u001b[49m\u001b[43m)\u001b[49m\n\u001b[1;32m    110\u001b[0m py4hw\u001b[38;5;241m.\u001b[39mMux(\u001b[38;5;28mself\u001b[39m, \u001b[38;5;124m\"\u001b[39m\u001b[38;5;124msel_mux_b\u001b[39m\u001b[38;5;124m\"\u001b[39m, reg_sel_b, tmp_output, output_b)\n",
      "File \u001b[0;32m~/flex_6502/.venv/lib/python3.12/site-packages/py4hw/logic/bitwise.py:479\u001b[0m, in \u001b[0;36mMux.__init__\u001b[0;34m(self, parent, name, sel, ins, r)\u001b[0m\n\u001b[1;32m    476\u001b[0m \u001b[38;5;28msuper\u001b[39m()\u001b[38;5;241m.\u001b[39m\u001b[38;5;21m__init__\u001b[39m(parent, name)\n\u001b[1;32m    478\u001b[0m \u001b[38;5;28;01mif\u001b[39;00m (sel\u001b[38;5;241m.\u001b[39mgetWidth() \u001b[38;5;241m!=\u001b[39m \u001b[38;5;28mint\u001b[39m(math\u001b[38;5;241m.\u001b[39mlog2(\u001b[38;5;28mlen\u001b[39m(ins)))):\n\u001b[0;32m--> 479\u001b[0m     \u001b[38;5;28;01mraise\u001b[39;00m \u001b[38;5;167;01mException\u001b[39;00m(\u001b[38;5;124m'\u001b[39m\u001b[38;5;124mInvalid length sel bits: \u001b[39m\u001b[38;5;132;01m{}\u001b[39;00m\u001b[38;5;124m # ins: \u001b[39m\u001b[38;5;132;01m{}\u001b[39;00m\u001b[38;5;124m'\u001b[39m\u001b[38;5;241m.\u001b[39mformat(sel\u001b[38;5;241m.\u001b[39mgetWidth(), \u001b[38;5;28mint\u001b[39m(math\u001b[38;5;241m.\u001b[39mlog2(\u001b[38;5;28mlen\u001b[39m(ins)))))\n\u001b[1;32m    481\u001b[0m sel \u001b[38;5;241m=\u001b[39m \u001b[38;5;28mself\u001b[39m\u001b[38;5;241m.\u001b[39maddIn(\u001b[38;5;124m'\u001b[39m\u001b[38;5;124msel\u001b[39m\u001b[38;5;124m'\u001b[39m, sel)\n\u001b[1;32m    482\u001b[0m r \u001b[38;5;241m=\u001b[39m \u001b[38;5;28mself\u001b[39m\u001b[38;5;241m.\u001b[39maddOut(\u001b[38;5;124m'\u001b[39m\u001b[38;5;124mr\u001b[39m\u001b[38;5;124m'\u001b[39m, r)\n",
      "\u001b[0;31mException\u001b[0m: Invalid length sel bits: 3 # ins: 4"
     ]
    }
   ],
   "source": [
    "import sys\n",
    "import os\n",
    "sys.path.insert(0, os.path.abspath('..'))\n",
    "import py4hw\n",
    "from description import Alu, Datapath\n",
    "\n",
    "hw = py4hw.HWSystem()\n",
    "\n",
    "#from description.alu import Alu\n",
    "#from description.datapath import Datapath\n",
    "a = hw.wire(\"a\", 8)\n",
    "b = hw.wire(\"b\", 8)\n",
    "sel_op = hw.wire(\"sel\", 3)\n",
    "result = hw.wire(\"result\", 8)\n",
    "\n",
    "carry_in = hw.wire(\"carry_in\", 1)\n",
    "zero = hw.wire(\"zero\", 1)\n",
    "negative = hw.wire(\"negative\", 1)\n",
    "carry_out = hw.wire(\"carry_out\", 1)\n",
    "overflow = hw.wire(\"overflow\", 1)\n",
    "\n",
    "#result\n",
    "pc_inc = hw.wire(\"pc_inc\", 1)\n",
    "enable_sel = hw.wire(\"enable_sel\", 4)\n",
    "write = hw.wire(\"write\", 1)\n",
    "reg_sel_a = hw.wire(\"reg_sel_a\", 4)\n",
    "reg_sel_b = hw.wire(\"reg_sel_b\", 4)\n",
    "mbr_src_sel = hw.wire(\"mbr_src_sel\", 1)\n",
    "mm_data_in = hw.wire(\"mm_data_in\", 8)\n",
    "#a\n",
    "#b\n",
    "mm_data_out = hw.wire(\"mm_data_out\", 8)\n",
    "mm_addr_src = hw.wire(\"mm_addr_src\", 1)\n",
    "mm_addr_out = hw.wire(\"mm_addr_out\", 16)\n",
    "marh_enable = hw.wire(\"marh_enable\", 1)\n",
    "\n",
    "\n",
    "alu = Alu(hw, \"alu\", a, b, sel_op, carry_in, result, zero, negative, carry_out, overflow)\n",
    "\n",
    "datapath = Datapath(hw, \"datapath\",\n",
    "                    result,\n",
    "                    pc_inc,\n",
    "                    enable_sel, write,\n",
    "                    reg_sel_a, reg_sel_b,\n",
    "                    a, b,\n",
    "                    mbr_src_sel,\n",
    "                    mm_data_in, mm_data_out,\n",
    "                    mm_addr_src, mm_addr_out,\n",
    "                    marh_enable)\n",
    "\n",
    "print('circuit created')\n",
    "\n",
    "sch = py4hw.Schematic(alu)\n",
    "sch.draw()\n",
    "sch = py4hw.Schematic(datapath)\n",
    "sch.draw()\n",
    "sch = py4hw.Schematic(hw)\n",
    "sch.draw()\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "ff610d6d",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "// This file was automatically created by py4hw RTL generator\n",
      "module Datapath (\n",
      "\tinput clk,\n",
      "\tinput [7:0] bus_data,\n",
      "\tinput  pc_inc,\n",
      "\tinput [2:0] enable_sel,\n",
      "\tinput  write,\n",
      "\tinput [2:0] reg_sel_a,\n",
      "\tinput [2:0] reg_sel_b,\n",
      "\tinput  mbr_src_sel,\n",
      "\tinput [7:0] mm_data_in,\n",
      "\tinput  marh_enable,\n",
      "\tinput  mm_addr_src,\n",
      "\toutput [7:0] output_a,\n",
      "\toutput [7:0] output_b,\n",
      "\toutput [7:0] mm_data_out,\n",
      "\toutput [15:0] mm_addr_out);\n",
      "wire [7:0] w_tmp_output_a_7;\n",
      "wire w_tmp_enable_7;\n",
      "wire [15:0] w_mar;\n",
      "wire [15:0] w_one;\n",
      "wire [15:0] w_pc_incremented;\n",
      "wire [7:0] w_mbr_data;\n",
      "wire [7:0] w_pcl_inc;\n",
      "wire [7:0] w_pcl_data;\n",
      "wire w_pcl_enable;\n",
      "wire [7:0] w_pch_inc;\n",
      "wire [7:0] w_pch_data;\n",
      "wire w_pch_enable;\n",
      "wire [7:0] w_marh_data;\n",
      "wire [7:0] w_tmp_output_a_0;\n",
      "wire [15:0] w_pc;\n",
      "wire w_tmp_enable_0;\n",
      "wire [7:0] w_tmp_output_a_1;\n",
      "wire w_tmp_enable_1;\n",
      "wire [7:0] w_tmp_output_a_2;\n",
      "wire w_tmp_enable_2;\n",
      "wire [7:0] w_tmp_output_a_3;\n",
      "wire w_tmp_enable_3;\n",
      "wire [7:0] w_tmp_output_a_4;\n",
      "wire w_tmp_enable_4;\n",
      "wire [7:0] w_tmp_output_a_5;\n",
      "wire w_tmp_enable_5;\n",
      "wire [7:0] w_tmp_output_a_6;\n",
      "wire w_tmp_enable_6;\n",
      "\n",
      "assign w_pcl_enable = w_tmp_enable_5 | pc_inc;\n",
      "assign w_pch_enable = w_tmp_enable_6 | pc_inc;\n",
      "Mux_7642e8fe1c10 i_mbr_input_mux(.sel(mbr_src_sel),.in0(bus_data),.in1(mm_data_in),.r(w_mbr_data));\n",
      "Mux_7642e8fe1d60 i_pcl_input_mux(.sel(pc_inc),.in0(bus_data),.in1(w_pcl_inc),.r(w_pcl_data));\n",
      "Mux_7642e8fe2120 i_pch_input_mux(.sel(pc_inc),.in0(bus_data),.in1(w_pch_inc),.r(w_pch_data));\n",
      "assign w_one[15:0] = 1;\n",
      "assign w_pc ={w_tmp_output_a_6,w_tmp_output_a_5};\n",
      "assign w_mar ={w_tmp_output_a_7,w_marh_data};\n",
      "Demux_7642e8fe2c30 i_enable_demux(.a(write),.sel(enable_sel),.r0(w_tmp_enable_0),.r1(w_tmp_enable_1),.r2(w_tmp_enable_2),.r3(w_tmp_enable_3),.r4(w_tmp_enable_4),.r5(w_tmp_enable_5),.r6(w_tmp_enable_6),.r7(w_tmp_enable_7));\n",
      "Reg8E i_A(.clk(clk),.d(bus_data),.e(w_tmp_enable_0),.q(w_tmp_output_a_0));\n",
      "Reg8E i_X(.clk(clk),.d(bus_data),.e(w_tmp_enable_1),.q(w_tmp_output_a_1));\n",
      "Reg8E i_Y(.clk(clk),.d(bus_data),.e(w_tmp_enable_2),.q(w_tmp_output_a_2));\n",
      "Reg8E i_SP(.clk(clk),.d(bus_data),.e(w_tmp_enable_3),.q(w_tmp_output_a_3));\n",
      "Reg8E i_MBR(.clk(clk),.d(w_mbr_data),.e(w_tmp_enable_4),.q(w_tmp_output_a_4));\n",
      "Reg8E i_PCL(.clk(clk),.d(w_pcl_data),.e(w_pcl_enable),.q(w_tmp_output_a_5));\n",
      "Reg8E i_PCH(.clk(clk),.d(w_pch_data),.e(w_pch_enable),.q(w_tmp_output_a_6));\n",
      "Reg8E i_MARL(.clk(clk),.d(bus_data),.e(w_tmp_enable_7),.q(w_tmp_output_a_7));\n",
      "Reg8E i_MARH(.clk(clk),.d(bus_data),.e(marh_enable),.q(w_marh_data));\n",
      "assign mm_data_out = w_tmp_output_a_4;\n",
      "Mux_7642e9006000 i_mm_src_mux(.sel(mm_addr_src),.in0(w_pc),.in1(w_mar),.r(mm_addr_out));\n",
      "Add_7642e9006030 i_pc_increment(.a(w_pc),.b(w_one),.r(w_pc_incremented));\n",
      "assign w_pcl_inc = w_pc_incremented[7:0];\n",
      "assign w_pch_inc = w_pc_incremented[15:8];\n",
      "Mux_7642e9006960 i_sel_mux_a(.sel(reg_sel_a),.in0(w_tmp_output_a_0),.in1(w_tmp_output_a_1),.in2(w_tmp_output_a_2),.in3(w_tmp_output_a_3),.in4(w_tmp_output_a_4),.in5(w_tmp_output_a_5),.in6(w_tmp_output_a_6),.in7(w_tmp_output_a_7),.r(output_a));\n",
      "Mux_7642e9006990 i_sel_mux_b(.sel(reg_sel_b),.in0(w_tmp_output_a_0),.in1(w_tmp_output_a_1),.in2(w_tmp_output_a_2),.in3(w_tmp_output_a_3),.in4(w_tmp_output_a_4),.in5(w_tmp_output_a_5),.in6(w_tmp_output_a_6),.in7(w_tmp_output_a_7),.r(output_b));\n",
      "endmodule\n",
      "\n",
      "// This file was automatically created by py4hw RTL generator\n",
      "module Mux_7642e8fe1c10 (\n",
      "\tinput  sel,\n",
      "\tinput [7:0] in0,\n",
      "\tinput [7:0] in1,\n",
      "\toutput [7:0] r);\n",
      "\n",
      "assign r = (sel)? in1 : in0;\n",
      "endmodule\n",
      "\n",
      "// This file was automatically created by py4hw RTL generator\n",
      "module Mux_7642e8fe1d60 (\n",
      "\tinput  sel,\n",
      "\tinput [7:0] in0,\n",
      "\tinput [7:0] in1,\n",
      "\toutput [7:0] r);\n",
      "\n",
      "assign r = (sel)? in1 : in0;\n",
      "endmodule\n",
      "\n",
      "// This file was automatically created by py4hw RTL generator\n",
      "module Mux_7642e8fe2120 (\n",
      "\tinput  sel,\n",
      "\tinput [7:0] in0,\n",
      "\tinput [7:0] in1,\n",
      "\toutput [7:0] r);\n",
      "\n",
      "assign r = (sel)? in1 : in0;\n",
      "endmodule\n",
      "\n",
      "// This file was automatically created by py4hw RTL generator\n",
      "module Demux_7642e8fe2c30 (\n",
      "\tinput  a,\n",
      "\tinput [2:0] sel,\n",
      "\toutput  r0,\n",
      "\toutput  r1,\n",
      "\toutput  r2,\n",
      "\toutput  r3,\n",
      "\toutput  r4,\n",
      "\toutput  r5,\n",
      "\toutput  r6,\n",
      "\toutput  r7);\n",
      "wire w_ss_1;\n",
      "wire w_ss_7;\n",
      "wire w_ss_2;\n",
      "wire w_ss_3;\n",
      "wire w_ss_4;\n",
      "wire w_ss_5;\n",
      "wire w_ss_0;\n",
      "wire w_ss_6;\n",
      "\n",
      "Decoder_7642e8fe2d80 i_decoder(.a(sel),.b0(w_ss_0),.b1(w_ss_1),.b2(w_ss_2),.b3(w_ss_3),.b4(w_ss_4),.b5(w_ss_5),.b6(w_ss_6),.b7(w_ss_7));\n",
      "BufEnable1 i_en0(.a(a),.en(w_ss_0),.r(r0));\n",
      "BufEnable1 i_en1(.a(a),.en(w_ss_1),.r(r1));\n",
      "BufEnable1 i_en2(.a(a),.en(w_ss_2),.r(r2));\n",
      "BufEnable1 i_en3(.a(a),.en(w_ss_3),.r(r3));\n",
      "BufEnable1 i_en4(.a(a),.en(w_ss_4),.r(r4));\n",
      "BufEnable1 i_en5(.a(a),.en(w_ss_5),.r(r5));\n",
      "BufEnable1 i_en6(.a(a),.en(w_ss_6),.r(r6));\n",
      "BufEnable1 i_en7(.a(a),.en(w_ss_7),.r(r7));\n",
      "endmodule\n",
      "\n",
      "// This file was automatically created by py4hw RTL generator\n",
      "module Decoder_7642e8fe2d80 (\n",
      "\tinput [2:0] a,\n",
      "\toutput  b0,\n",
      "\toutput  b1,\n",
      "\toutput  b2,\n",
      "\toutput  b3,\n",
      "\toutput  b4,\n",
      "\toutput  b5,\n",
      "\toutput  b6,\n",
      "\toutput  b7);\n",
      "\n",
      "assign b0 = (a == 0)? 1 : 0;\n",
      "assign b1 = (a == 1)? 1 : 0;\n",
      "assign b2 = (a == 2)? 1 : 0;\n",
      "assign b3 = (a == 3)? 1 : 0;\n",
      "assign b4 = (a == 4)? 1 : 0;\n",
      "assign b5 = (a == 5)? 1 : 0;\n",
      "assign b6 = (a == 6)? 1 : 0;\n",
      "assign b7 = (a == 7)? 1 : 0;\n",
      "endmodule\n",
      "\n",
      "// This file was automatically created by py4hw RTL generator\n",
      "module BufEnable1 (\n",
      "\tinput  a,\n",
      "\tinput  en,\n",
      "\toutput  r);\n",
      "wire w_re;\n",
      "\n",
      "assign w_re = en;\n",
      "assign r = a & w_re;\n",
      "endmodule\n",
      "\n",
      "// This file was automatically created by py4hw RTL generator\n",
      "module Reg8E (\n",
      "\tinput clk,\n",
      "\tinput [7:0] d,\n",
      "\tinput  e,\n",
      "\toutput [7:0] q);\n",
      "reg [7:0] rq = 0;\n",
      "always @(posedge clk)\n",
      "if (e == 1)\n",
      "begin\n",
      "   rq <= d;\n",
      "end\n",
      "assign q = rq;\n",
      "endmodule\n",
      "\n",
      "// This file was automatically created by py4hw RTL generator\n",
      "module Mux_7642e9006000 (\n",
      "\tinput  sel,\n",
      "\tinput [15:0] in0,\n",
      "\tinput [15:0] in1,\n",
      "\toutput [15:0] r);\n",
      "\n",
      "assign r = (sel)? in1 : in0;\n",
      "endmodule\n",
      "\n",
      "// This file was automatically created by py4hw RTL generator\n",
      "module Add_7642e9006030 (\n",
      "\tinput [15:0] a,\n",
      "\tinput [15:0] b,\n",
      "\toutput [15:0] r);\n",
      "wire w_ci;\n",
      "\n",
      "assign w_ci = 0;\n",
      "assign r = a + b + w_ci;\n",
      "endmodule\n",
      "\n",
      "// This file was automatically created by py4hw RTL generator\n",
      "module Mux_7642e9006960 (\n",
      "\tinput [2:0] sel,\n",
      "\tinput [7:0] in0,\n",
      "\tinput [7:0] in1,\n",
      "\tinput [7:0] in2,\n",
      "\tinput [7:0] in3,\n",
      "\tinput [7:0] in4,\n",
      "\tinput [7:0] in5,\n",
      "\tinput [7:0] in6,\n",
      "\tinput [7:0] in7,\n",
      "\toutput [7:0] r);\n",
      "wire [7:0] w_l0_0;\n",
      "wire w_sel_bits_0;\n",
      "wire [7:0] w_l0_1;\n",
      "wire [7:0] w_l0_2;\n",
      "wire w_sel_bits_1;\n",
      "wire [7:0] w_l0_3;\n",
      "wire w_sel_bits_2;\n",
      "wire [7:0] w_l1_0;\n",
      "wire [7:0] w_l1_1;\n",
      "\n",
      "assign w_sel_bits_0 = sel[0];\n",
      "assign w_sel_bits_1 = sel[1];\n",
      "assign w_sel_bits_2 = sel[2];\n",
      "assign w_l0_0 = (w_sel_bits_0)? in1 : in0;\n",
      "assign w_l0_1 = (w_sel_bits_0)? in3 : in2;\n",
      "assign w_l0_2 = (w_sel_bits_0)? in5 : in4;\n",
      "assign w_l0_3 = (w_sel_bits_0)? in7 : in6;\n",
      "assign w_l1_0 = (w_sel_bits_1)? w_l0_1 : w_l0_0;\n",
      "assign w_l1_1 = (w_sel_bits_1)? w_l0_3 : w_l0_2;\n",
      "assign r = (w_sel_bits_2)? w_l1_1 : w_l1_0;\n",
      "endmodule\n",
      "\n",
      "// This file was automatically created by py4hw RTL generator\n",
      "module Mux_7642e9006990 (\n",
      "\tinput [2:0] sel,\n",
      "\tinput [7:0] in0,\n",
      "\tinput [7:0] in1,\n",
      "\tinput [7:0] in2,\n",
      "\tinput [7:0] in3,\n",
      "\tinput [7:0] in4,\n",
      "\tinput [7:0] in5,\n",
      "\tinput [7:0] in6,\n",
      "\tinput [7:0] in7,\n",
      "\toutput [7:0] r);\n",
      "wire [7:0] w_l0_0;\n",
      "wire w_sel_bits_0;\n",
      "wire [7:0] w_l0_1;\n",
      "wire [7:0] w_l0_2;\n",
      "wire w_sel_bits_1;\n",
      "wire [7:0] w_l0_3;\n",
      "wire w_sel_bits_2;\n",
      "wire [7:0] w_l1_1;\n",
      "wire [7:0] w_l1_0;\n",
      "\n",
      "assign w_sel_bits_0 = sel[0];\n",
      "assign w_sel_bits_1 = sel[1];\n",
      "assign w_sel_bits_2 = sel[2];\n",
      "assign w_l0_0 = (w_sel_bits_0)? in1 : in0;\n",
      "assign w_l0_1 = (w_sel_bits_0)? in3 : in2;\n",
      "assign w_l0_2 = (w_sel_bits_0)? in5 : in4;\n",
      "assign w_l0_3 = (w_sel_bits_0)? in7 : in6;\n",
      "assign w_l1_0 = (w_sel_bits_1)? w_l0_1 : w_l0_0;\n",
      "assign w_l1_1 = (w_sel_bits_1)? w_l0_3 : w_l0_2;\n",
      "assign r = (w_sel_bits_2)? w_l1_1 : w_l1_0;\n",
      "endmodule\n",
      "\n"
     ]
    }
   ],
   "source": [
    "rtlgen = py4hw.VerilogGenerator(datapath)\n",
    "\n",
    "print(rtlgen.getVerilogForHierarchy())"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "a2d66ead",
   "metadata": {},
   "outputs": [
    {
     "ename": "Exception",
     "evalue": "Source of wire /HWSystem[HWSystem][a] already connected to /HWSystem[HWSystem]/Datapath[datapath]/Mux[sel_mux_a]/Mux2[m2_0]",
     "output_type": "error",
     "traceback": [
      "\u001b[0;31m---------------------------------------------------------------------------\u001b[0m",
      "\u001b[0;31mException\u001b[0m                                 Traceback (most recent call last)",
      "Cell \u001b[0;32mIn[3], line 1\u001b[0m\n\u001b[0;32m----> 1\u001b[0m \u001b[43mpy4hw\u001b[49m\u001b[38;5;241;43m.\u001b[39;49m\u001b[43mSequence\u001b[49m\u001b[43m(\u001b[49m\u001b[43mhw\u001b[49m\u001b[43m,\u001b[49m\u001b[43m \u001b[49m\u001b[38;5;124;43m\"\u001b[39;49m\u001b[38;5;124;43ma\u001b[39;49m\u001b[38;5;124;43m\"\u001b[39;49m\u001b[43m,\u001b[49m\u001b[43m \u001b[49m\u001b[43m[\u001b[49m\u001b[38;5;241;43m0\u001b[39;49m\u001b[43m,\u001b[49m\u001b[43m \u001b[49m\u001b[38;5;241;43m1\u001b[39;49m\u001b[43m,\u001b[49m\u001b[43m \u001b[49m\u001b[38;5;241;43m2\u001b[39;49m\u001b[43m,\u001b[49m\u001b[43m \u001b[49m\u001b[38;5;241;43m3\u001b[39;49m\u001b[43m,\u001b[49m\u001b[43m \u001b[49m\u001b[38;5;241;43m4\u001b[39;49m\u001b[43m,\u001b[49m\u001b[43m \u001b[49m\u001b[38;5;241;43m5\u001b[39;49m\u001b[43m,\u001b[49m\u001b[43m \u001b[49m\u001b[38;5;241;43m0xFF\u001b[39;49m\u001b[43m]\u001b[49m\u001b[43m,\u001b[49m\u001b[43m \u001b[49m\u001b[43ma\u001b[49m\u001b[43m)\u001b[49m\n\u001b[1;32m      2\u001b[0m py4hw\u001b[38;5;241m.\u001b[39mSequence(hw, \u001b[38;5;124m\"\u001b[39m\u001b[38;5;124mb\u001b[39m\u001b[38;5;124m\"\u001b[39m, [\u001b[38;5;241m1\u001b[39m, \u001b[38;5;241m0\u001b[39m, \u001b[38;5;241m1\u001b[39m, \u001b[38;5;241m2\u001b[39m, \u001b[38;5;241m3\u001b[39m, \u001b[38;5;241m4\u001b[39m, \u001b[38;5;241m5\u001b[39m, \u001b[38;5;241m0\u001b[39m], b)\n\u001b[1;32m      3\u001b[0m \u001b[38;5;66;03m#py4hw.Sequence(hw, \"carry_in\", [0,1], carry_in)\u001b[39;00m\n\u001b[1;32m      4\u001b[0m \u001b[38;5;66;03m#py4hw.Sequence(hw, \"sel_op\", [0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1,], sel_op)\u001b[39;00m\n",
      "File \u001b[0;32m~/flex_6502/.venv/lib/python3.12/site-packages/py4hw/logic/simulation.py:623\u001b[0m, in \u001b[0;36mSequence.__init__\u001b[0;34m(self, parent, name, values, r)\u001b[0m\n\u001b[1;32m    621\u001b[0m \u001b[38;5;28;01mdef\u001b[39;00m\u001b[38;5;250m \u001b[39m\u001b[38;5;21m__init__\u001b[39m(\u001b[38;5;28mself\u001b[39m, parent: Logic, name: \u001b[38;5;28mstr\u001b[39m, values: \u001b[38;5;28mlist\u001b[39m(), r: Wire):\n\u001b[1;32m    622\u001b[0m     \u001b[38;5;28msuper\u001b[39m()\u001b[38;5;241m.\u001b[39m\u001b[38;5;21m__init__\u001b[39m(parent, name)\n\u001b[0;32m--> 623\u001b[0m     \u001b[38;5;28mself\u001b[39m\u001b[38;5;241m.\u001b[39mr \u001b[38;5;241m=\u001b[39m \u001b[38;5;28;43mself\u001b[39;49m\u001b[38;5;241;43m.\u001b[39;49m\u001b[43maddOut\u001b[49m\u001b[43m(\u001b[49m\u001b[38;5;124;43m\"\u001b[39;49m\u001b[38;5;124;43mr\u001b[39;49m\u001b[38;5;124;43m\"\u001b[39;49m\u001b[43m,\u001b[49m\u001b[43m \u001b[49m\u001b[43mr\u001b[49m\u001b[43m)\u001b[49m\n\u001b[1;32m    625\u001b[0m     \u001b[38;5;28mself\u001b[39m\u001b[38;5;241m.\u001b[39mvalues \u001b[38;5;241m=\u001b[39m values\n\u001b[1;32m    626\u001b[0m     \u001b[38;5;28mself\u001b[39m\u001b[38;5;241m.\u001b[39mn \u001b[38;5;241m=\u001b[39m \u001b[38;5;28mlen\u001b[39m(values)\n",
      "File \u001b[0;32m~/flex_6502/.venv/lib/python3.12/site-packages/py4hw/base.py:59\u001b[0m, in \u001b[0;36mLogic.addOut\u001b[0;34m(self, name, wire)\u001b[0m\n\u001b[1;32m     58\u001b[0m \u001b[38;5;28;01mdef\u001b[39;00m\u001b[38;5;250m \u001b[39m\u001b[38;5;21maddOut\u001b[39m(\u001b[38;5;28mself\u001b[39m, name, wire):\n\u001b[0;32m---> 59\u001b[0m     port \u001b[38;5;241m=\u001b[39m \u001b[43mOutPort\u001b[49m\u001b[43m(\u001b[49m\u001b[38;5;28;43mself\u001b[39;49m\u001b[43m,\u001b[49m\u001b[43m \u001b[49m\u001b[43mname\u001b[49m\u001b[43m,\u001b[49m\u001b[43m \u001b[49m\u001b[43mwire\u001b[49m\u001b[43m)\u001b[49m\n\u001b[1;32m     60\u001b[0m     \u001b[38;5;28mself\u001b[39m\u001b[38;5;241m.\u001b[39moutPorts\u001b[38;5;241m.\u001b[39mappend(port)\n\u001b[1;32m     61\u001b[0m     \u001b[38;5;28;01mreturn\u001b[39;00m wire\n",
      "File \u001b[0;32m~/flex_6502/.venv/lib/python3.12/site-packages/py4hw/base.py:650\u001b[0m, in \u001b[0;36mOutPort.__init__\u001b[0;34m(self, parent, name, wire)\u001b[0m\n\u001b[1;32m    647\u001b[0m \u001b[38;5;28mself\u001b[39m\u001b[38;5;241m.\u001b[39mwire \u001b[38;5;241m=\u001b[39m wire\n\u001b[1;32m    649\u001b[0m \u001b[38;5;28;01mif\u001b[39;00m (parent\u001b[38;5;241m.\u001b[39misPrimitive()):\n\u001b[0;32m--> 650\u001b[0m     \u001b[43mwire\u001b[49m\u001b[38;5;241;43m.\u001b[39;49m\u001b[43maddSource\u001b[49m\u001b[43m(\u001b[49m\u001b[38;5;28;43mself\u001b[39;49m\u001b[43m)\u001b[49m\n",
      "File \u001b[0;32m~/flex_6502/.venv/lib/python3.12/site-packages/py4hw/base.py:370\u001b[0m, in \u001b[0;36mWire.addSource\u001b[0;34m(self, source)\u001b[0m\n\u001b[1;32m    369\u001b[0m \u001b[38;5;28;01mdef\u001b[39;00m\u001b[38;5;250m \u001b[39m\u001b[38;5;21maddSource\u001b[39m(\u001b[38;5;28mself\u001b[39m, source):\n\u001b[0;32m--> 370\u001b[0m     \u001b[38;5;28;43mself\u001b[39;49m\u001b[38;5;241;43m.\u001b[39;49m\u001b[43msetSource\u001b[49m\u001b[43m(\u001b[49m\u001b[43msource\u001b[49m\u001b[43m)\u001b[49m\n",
      "File \u001b[0;32m~/flex_6502/.venv/lib/python3.12/site-packages/py4hw/base.py:365\u001b[0m, in \u001b[0;36mWire.setSource\u001b[0;34m(self, source)\u001b[0m\n\u001b[1;32m    363\u001b[0m \u001b[38;5;28;01mdef\u001b[39;00m\u001b[38;5;250m \u001b[39m\u001b[38;5;21msetSource\u001b[39m(\u001b[38;5;28mself\u001b[39m, source):\n\u001b[1;32m    364\u001b[0m     \u001b[38;5;28;01mif\u001b[39;00m (\u001b[38;5;28mself\u001b[39m\u001b[38;5;241m.\u001b[39msource \u001b[38;5;241m!=\u001b[39m \u001b[38;5;28;01mNone\u001b[39;00m):\n\u001b[0;32m--> 365\u001b[0m         \u001b[38;5;28;01mraise\u001b[39;00m \u001b[38;5;167;01mException\u001b[39;00m(\u001b[38;5;124m'\u001b[39m\u001b[38;5;124mSource of wire \u001b[39m\u001b[38;5;132;01m{}\u001b[39;00m\u001b[38;5;124m already connected to \u001b[39m\u001b[38;5;132;01m{}\u001b[39;00m\u001b[38;5;124m'\u001b[39m\u001b[38;5;241m.\u001b[39mformat(\u001b[38;5;28mself\u001b[39m\u001b[38;5;241m.\u001b[39mgetFullPath(), \u001b[38;5;28mself\u001b[39m\u001b[38;5;241m.\u001b[39msource\u001b[38;5;241m.\u001b[39mparent\u001b[38;5;241m.\u001b[39mgetFullPath()))\n\u001b[1;32m    367\u001b[0m     \u001b[38;5;28mself\u001b[39m\u001b[38;5;241m.\u001b[39msource \u001b[38;5;241m=\u001b[39m source\n",
      "\u001b[0;31mException\u001b[0m: Source of wire /HWSystem[HWSystem][a] already connected to /HWSystem[HWSystem]/Datapath[datapath]/Mux[sel_mux_a]/Mux2[m2_0]"
     ]
    }
   ],
   "source": [
    "py4hw.Sequence(hw, \"a\", [0, 1, 2, 3, 4, 5, 0xFF], a)\n",
    "py4hw.Sequence(hw, \"b\", [1, 0, 1, 2, 3, 4, 5, 0], b)\n",
    "#py4hw.Sequence(hw, \"carry_in\", [0,1], carry_in)\n",
    "#py4hw.Sequence(hw, \"sel_op\", [0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1,], sel_op)\n",
    "py4hw.Sequence(hw, \"sel_op\", [1], sel_op)\n",
    "\n",
    "wf = py4hw.Waveform(hw, \"waveform\", [a, b, sel_op, carry_in, result, carry_out, zero ])\n",
    "hw.getSimulator().clk(20)\n",
    "wf.draw_wavedrom()"
   ]
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": ".venv",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.12.3"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 5
}
