// Seed: 2095642439
module module_0;
  parameter id_1 = 1;
  logic [7:0][-1 : 1] id_2;
  assign module_1.id_11 = 0;
  assign id_2[1 : 1] = id_2;
  wire id_3;
endmodule
module module_1 (
    input tri1 id_0,
    input wor id_1,
    input uwire id_2,
    output wand id_3
    , id_14,
    output supply0 id_4,
    input wor id_5,
    output wire id_6,
    input wand id_7,
    output wor id_8,
    output wor id_9,
    input supply0 id_10,
    output supply1 id_11,
    input supply0 id_12
);
  module_0 modCall_1 ();
endmodule
