#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Sat Nov 14 20:27:45 2020
# Process ID: 11360
# Current directory: D:/Users/paste/V1.3.runs/synth_1
# Command line: vivado.exe -log top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl
# Log file: D:/Users/paste/V1.3.runs/synth_1/top.vds
# Journal file: D:/Users/paste/V1.3.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source top.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2019.1/data/ip'.
Command: synth_design -top top -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 15916 
WARNING: [Synth 8-1849] concatenation with unsized literal; will interpret as 32 bits [D:/Users/paste/V1.3.srcs/sources_1/imports/new/top.v:151]
WARNING: [Synth 8-1849] concatenation with unsized literal; will interpret as 32 bits [D:/Users/paste/V1.3.srcs/sources_1/imports/new/top.v:151]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 886.332 ; gain = 193.633
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [D:/Users/paste/V1.3.srcs/sources_1/imports/new/top.v:23]
INFO: [Synth 8-6157] synthesizing module 'design_1_wrapper' [D:/Users/paste/V1.3.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'design_1' [D:/Users/paste/V1.3.srcs/sources_1/bd/design_1/synth/design_1.v:13]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_gpio_0_0' [D:/Users/paste/V1.3.runs/synth_1/.Xil/Vivado-11360-UK1/realtime/design_1_axi_gpio_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_gpio_0_0' (1#1) [D:/Users/paste/V1.3.runs/synth_1/.Xil/Vivado-11360-UK1/realtime/design_1_axi_gpio_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_gpio_1_0' [D:/Users/paste/V1.3.runs/synth_1/.Xil/Vivado-11360-UK1/realtime/design_1_axi_gpio_1_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_gpio_1_0' (2#1) [D:/Users/paste/V1.3.runs/synth_1/.Xil/Vivado-11360-UK1/realtime/design_1_axi_gpio_1_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_gpio_2_0' [D:/Users/paste/V1.3.runs/synth_1/.Xil/Vivado-11360-UK1/realtime/design_1_axi_gpio_2_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_gpio_2_0' (3#1) [D:/Users/paste/V1.3.runs/synth_1/.Xil/Vivado-11360-UK1/realtime/design_1_axi_gpio_2_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_gpio_3_0' [D:/Users/paste/V1.3.runs/synth_1/.Xil/Vivado-11360-UK1/realtime/design_1_axi_gpio_3_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_gpio_3_0' (4#1) [D:/Users/paste/V1.3.runs/synth_1/.Xil/Vivado-11360-UK1/realtime/design_1_axi_gpio_3_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_processing_system7_0_0' [D:/Users/paste/V1.3.runs/synth_1/.Xil/Vivado-11360-UK1/realtime/design_1_processing_system7_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_processing_system7_0_0' (5#1) [D:/Users/paste/V1.3.runs/synth_1/.Xil/Vivado-11360-UK1/realtime/design_1_processing_system7_0_0_stub.v:6]
WARNING: [Synth 8-7023] instance 'processing_system7_0' of module 'design_1_processing_system7_0_0' has 65 connections declared, but only 63 given [D:/Users/paste/V1.3.srcs/sources_1/bd/design_1/synth/design_1.v:291]
INFO: [Synth 8-6157] synthesizing module 'design_1_ps7_0_axi_periph_0' [D:/Users/paste/V1.3.srcs/sources_1/bd/design_1/synth/design_1.v:483]
INFO: [Synth 8-6157] synthesizing module 'm00_couplers_imp_15SPJYW' [D:/Users/paste/V1.3.srcs/sources_1/bd/design_1/synth/design_1.v:1284]
INFO: [Synth 8-6155] done synthesizing module 'm00_couplers_imp_15SPJYW' (6#1) [D:/Users/paste/V1.3.srcs/sources_1/bd/design_1/synth/design_1.v:1284]
INFO: [Synth 8-6157] synthesizing module 'm01_couplers_imp_XU9C55' [D:/Users/paste/V1.3.srcs/sources_1/bd/design_1/synth/design_1.v:1416]
INFO: [Synth 8-6155] done synthesizing module 'm01_couplers_imp_XU9C55' (7#1) [D:/Users/paste/V1.3.srcs/sources_1/bd/design_1/synth/design_1.v:1416]
INFO: [Synth 8-6157] synthesizing module 'm02_couplers_imp_14WQB4R' [D:/Users/paste/V1.3.srcs/sources_1/bd/design_1/synth/design_1.v:1548]
INFO: [Synth 8-6155] done synthesizing module 'm02_couplers_imp_14WQB4R' (8#1) [D:/Users/paste/V1.3.srcs/sources_1/bd/design_1/synth/design_1.v:1548]
INFO: [Synth 8-6157] synthesizing module 'm03_couplers_imp_YFYJ3U' [D:/Users/paste/V1.3.srcs/sources_1/bd/design_1/synth/design_1.v:1680]
INFO: [Synth 8-6155] done synthesizing module 'm03_couplers_imp_YFYJ3U' (9#1) [D:/Users/paste/V1.3.srcs/sources_1/bd/design_1/synth/design_1.v:1680]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_UYSKKA' [D:/Users/paste/V1.3.srcs/sources_1/bd/design_1/synth/design_1.v:1812]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_pc_0' [D:/Users/paste/V1.3.runs/synth_1/.Xil/Vivado-11360-UK1/realtime/design_1_auto_pc_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_pc_0' (10#1) [D:/Users/paste/V1.3.runs/synth_1/.Xil/Vivado-11360-UK1/realtime/design_1_auto_pc_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_UYSKKA' (11#1) [D:/Users/paste/V1.3.srcs/sources_1/bd/design_1/synth/design_1.v:1812]
INFO: [Synth 8-6157] synthesizing module 'design_1_xbar_0' [D:/Users/paste/V1.3.runs/synth_1/.Xil/Vivado-11360-UK1/realtime/design_1_xbar_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_xbar_0' (12#1) [D:/Users/paste/V1.3.runs/synth_1/.Xil/Vivado-11360-UK1/realtime/design_1_xbar_0_stub.v:6]
WARNING: [Synth 8-7023] instance 'xbar' of module 'design_1_xbar_0' has 40 connections declared, but only 38 given [D:/Users/paste/V1.3.srcs/sources_1/bd/design_1/synth/design_1.v:1243]
INFO: [Synth 8-6155] done synthesizing module 'design_1_ps7_0_axi_periph_0' (13#1) [D:/Users/paste/V1.3.srcs/sources_1/bd/design_1/synth/design_1.v:483]
INFO: [Synth 8-6157] synthesizing module 'design_1_rst_ps7_0_50M_0' [D:/Users/paste/V1.3.runs/synth_1/.Xil/Vivado-11360-UK1/realtime/design_1_rst_ps7_0_50M_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_rst_ps7_0_50M_0' (14#1) [D:/Users/paste/V1.3.runs/synth_1/.Xil/Vivado-11360-UK1/realtime/design_1_rst_ps7_0_50M_0_stub.v:6]
WARNING: [Synth 8-7023] instance 'rst_ps7_0_50M' of module 'design_1_rst_ps7_0_50M_0' has 10 connections declared, but only 6 given [D:/Users/paste/V1.3.srcs/sources_1/bd/design_1/synth/design_1.v:474]
INFO: [Synth 8-6155] done synthesizing module 'design_1' (15#1) [D:/Users/paste/V1.3.srcs/sources_1/bd/design_1/synth/design_1.v:13]
INFO: [Synth 8-6155] done synthesizing module 'design_1_wrapper' (16#1) [D:/Users/paste/V1.3.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [D:/Users/paste/V1.3.srcs/sources_1/imports/new/top.v:116]
INFO: [Synth 8-6157] synthesizing module 'ila_0' [D:/Users/paste/V1.3.runs/synth_1/.Xil/Vivado-11360-UK1/realtime/ila_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ila_0' (17#1) [D:/Users/paste/V1.3.runs/synth_1/.Xil/Vivado-11360-UK1/realtime/ila_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'extract_time_top' [D:/Users/paste/V1.3.srcs/sources_1/imports/new/extract_time_top.v:24]
INFO: [Synth 8-6157] synthesizing module 'rom' [D:/Users/paste/V1.3.srcs/sources_1/imports/new/rom.v:23]
INFO: [Synth 8-6157] synthesizing module 'dist_mem_gen_0' [D:/Users/paste/V1.3.runs/synth_1/.Xil/Vivado-11360-UK1/realtime/dist_mem_gen_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'dist_mem_gen_0' (18#1) [D:/Users/paste/V1.3.runs/synth_1/.Xil/Vivado-11360-UK1/realtime/dist_mem_gen_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'rom' (19#1) [D:/Users/paste/V1.3.srcs/sources_1/imports/new/rom.v:23]
INFO: [Synth 8-6157] synthesizing module 'fft_multiplier_ifft' [D:/Users/paste/V1.3.srcs/sources_1/imports/new/fft_multiplier_ifft.v:22]
INFO: [Synth 8-6157] synthesizing module 'channel1_to_fft' [D:/Users/paste/V1.3.srcs/sources_1/imports/new/channel1_to_fft.v:23]
	Parameter FFTCONFIG_FWD_INV_FFT bound to: 1'b1 
	Parameter FFTCONFIG_FWD_INV_IFFT bound to: 1'b0 
INFO: [Synth 8-6157] synthesizing module 'xfft_0' [D:/Users/paste/V1.3.runs/synth_1/.Xil/Vivado-11360-UK1/realtime/xfft_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'xfft_0' (20#1) [D:/Users/paste/V1.3.runs/synth_1/.Xil/Vivado-11360-UK1/realtime/xfft_0_stub.v:6]
WARNING: [Synth 8-7023] instance 'fft1' of module 'xfft_0' has 20 connections declared, but only 18 given [D:/Users/paste/V1.3.srcs/sources_1/imports/new/channel1_to_fft.v:89]
INFO: [Synth 8-6155] done synthesizing module 'channel1_to_fft' (21#1) [D:/Users/paste/V1.3.srcs/sources_1/imports/new/channel1_to_fft.v:23]
INFO: [Synth 8-6157] synthesizing module 'channel2_to_fft' [D:/Users/paste/V1.3.srcs/sources_1/imports/new/channel2_to_fft.v:23]
	Parameter FFTCONFIG_FWD_INV_FFT bound to: 1'b1 
	Parameter FFTCONFIG_FWD_INV_IFFT bound to: 1'b0 
WARNING: [Synth 8-7023] instance 'fft2' of module 'xfft_0' has 20 connections declared, but only 18 given [D:/Users/paste/V1.3.srcs/sources_1/imports/new/channel2_to_fft.v:84]
INFO: [Synth 8-6155] done synthesizing module 'channel2_to_fft' (22#1) [D:/Users/paste/V1.3.srcs/sources_1/imports/new/channel2_to_fft.v:23]
INFO: [Synth 8-6157] synthesizing module 'cmpy_0' [D:/Users/paste/V1.3.runs/synth_1/.Xil/Vivado-11360-UK1/realtime/cmpy_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'cmpy_0' (23#1) [D:/Users/paste/V1.3.runs/synth_1/.Xil/Vivado-11360-UK1/realtime/cmpy_0_stub.v:6]
WARNING: [Synth 8-7023] instance 'cmpy_0_tb' of module 'cmpy_0' has 14 connections declared, but only 13 given [D:/Users/paste/V1.3.srcs/sources_1/imports/new/fft_multiplier_ifft.v:86]
INFO: [Synth 8-6157] synthesizing module 'ifft' [D:/Users/paste/V1.3.srcs/sources_1/imports/new/ifft.v:23]
	Parameter FFTCONFIG_FWD_INV_FFT bound to: 1'b1 
	Parameter FFTCONFIG_FWD_INV_IFFT bound to: 1'b0 
INFO: [Synth 8-6157] synthesizing module 'ifft_1' [D:/Users/paste/V1.3.runs/synth_1/.Xil/Vivado-11360-UK1/realtime/ifft_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ifft_1' (24#1) [D:/Users/paste/V1.3.runs/synth_1/.Xil/Vivado-11360-UK1/realtime/ifft_1_stub.v:6]
WARNING: [Synth 8-7023] instance 'ifft_1' of module 'ifft_1' has 20 connections declared, but only 18 given [D:/Users/paste/V1.3.srcs/sources_1/imports/new/ifft.v:86]
INFO: [Synth 8-6155] done synthesizing module 'ifft' (25#1) [D:/Users/paste/V1.3.srcs/sources_1/imports/new/ifft.v:23]
WARNING: [Synth 8-6014] Unused sequential element ifft1_en_reg was removed.  [D:/Users/paste/V1.3.srcs/sources_1/imports/new/fft_multiplier_ifft.v:125]
INFO: [Synth 8-6155] done synthesizing module 'fft_multiplier_ifft' (26#1) [D:/Users/paste/V1.3.srcs/sources_1/imports/new/fft_multiplier_ifft.v:22]
INFO: [Synth 8-6155] done synthesizing module 'extract_time_top' (27#1) [D:/Users/paste/V1.3.srcs/sources_1/imports/new/extract_time_top.v:24]
INFO: [Synth 8-6157] synthesizing module 'chan_1' [D:/Users/paste/V1.3.srcs/sources_1/imports/new/chan_1.v:26]
	Parameter A_00 bound to: 0 - type: integer 
	Parameter A_01 bound to: 750 - type: integer 
	Parameter A_02 bound to: -750 - type: integer 
	Parameter A_03 bound to: 0 - type: integer 
	Parameter A_10 bound to: 0 - type: integer 
	Parameter A_11 bound to: 1229 - type: integer 
	Parameter A_12 bound to: 1229 - type: integer 
	Parameter A_13 bound to: -1500 - type: integer 
	Parameter A_20 bound to: 1 - type: integer 
	Parameter A_21 bound to: 2 - type: integer 
	Parameter A_22 bound to: 1 - type: integer 
	Parameter A_23 bound to: 0 - type: integer 
	Parameter C bound to: 64'b0100000110110001111000011010001100000000000000000000000000000000 
	Parameter div_idle bound to: 5'b00001 
	Parameter div_time1 bound to: 5'b00010 
	Parameter div_time2 bound to: 5'b00100 
	Parameter div_time3 bound to: 5'b01000 
	Parameter div_r0 bound to: 5'b10000 
	Parameter tran_idle bound to: 4'b0001 
	Parameter tran_s1 bound to: 4'b0010 
	Parameter tran_s2 bound to: 4'b0100 
	Parameter tran_s3 bound to: 4'b1000 
	Parameter add_idle bound to: 21'b000000000000000000001 
	Parameter add_linear1 bound to: 21'b000000000000000000010 
	Parameter add_linear2 bound to: 21'b000000000000000000100 
	Parameter add_linear3 bound to: 21'b000000000000000001000 
	Parameter add_K1 bound to: 21'b000000000000000010000 
	Parameter add_K2 bound to: 21'b000000000000000100000 
	Parameter add_K3 bound to: 21'b000000000000001000000 
	Parameter add_K4 bound to: 21'b000000000000010000000 
	Parameter add_K5 bound to: 21'b000000000000100000000 
	Parameter add_K6 bound to: 21'b000000000001000000000 
	Parameter add_n1 bound to: 21'b000000000010000000000 
	Parameter add_n2 bound to: 21'b000000000100000000000 
	Parameter add_m1 bound to: 21'b000000001000000000000 
	Parameter add_m2 bound to: 21'b000000010000000000000 
	Parameter add_root1 bound to: 21'b000000100000000000000 
	Parameter add_root2 bound to: 21'b000001000000000000000 
	Parameter add_root3 bound to: 21'b000010000000000000000 
	Parameter add_root4 bound to: 21'b000100000000000000000 
	Parameter add_r_1 bound to: 21'b001000000000000000000 
	Parameter add_r_2 bound to: 21'b010000000000000000000 
	Parameter add_xyz bound to: 21'b100000000000000000000 
	Parameter multip_idle bound to: 20'b00000000000000000001 
	Parameter multip_deltaR bound to: 20'b00000000000000000010 
	Parameter multip_Ax0 bound to: 20'b00000000000000000100 
	Parameter multip_Ax1 bound to: 20'b00000000000000001000 
	Parameter multip_Ax2 bound to: 20'b00000000000000010000 
	Parameter multip_Ax3 bound to: 20'b00000000000000100000 
	Parameter multip_deltaR2 bound to: 20'b00000000000001000000 
	Parameter multip_K bound to: 20'b00000000000010000000 
	Parameter multip_n1 bound to: 20'b00000000000100000000 
	Parameter multip_n2 bound to: 20'b00000000001000000000 
	Parameter multip_n3 bound to: 20'b00000000010000000000 
	Parameter multip_m1 bound to: 20'b00000000100000000000 
	Parameter multip_m2 bound to: 20'b00000001000000000000 
	Parameter multip_m3 bound to: 20'b00000010000000000000 
	Parameter multip_root1 bound to: 20'b00000100000000000000 
	Parameter multip_root2 bound to: 20'b00001000000000000000 
	Parameter multip_root3 bound to: 20'b00010000000000000000 
	Parameter multip_r_1 bound to: 20'b00100000000000000000 
	Parameter multip_r_2 bound to: 20'b01000000000000000000 
	Parameter multip_xyz bound to: 20'b10000000000000000000 
INFO: [Synth 8-6157] synthesizing module 'int32_to_float' [D:/Users/paste/V1.3.srcs/sources_1/imports/new/int32_to_float.v:25]
	Parameter type_tran_idle bound to: 16'b0000000000000001 
	Parameter type_tran_XYZ1 bound to: 16'b0000000000000010 
	Parameter type_tran_XYZ2 bound to: 16'b0000000000000100 
	Parameter type_tran_XYZ3 bound to: 16'b0000000000001000 
	Parameter type_tran_XYZ4 bound to: 16'b0000000000010000 
	Parameter type_tran_XYZ5 bound to: 16'b0000000000100000 
	Parameter type_tran_XYZ6 bound to: 16'b0000000001000000 
	Parameter type_tran_XYZ7 bound to: 16'b0000000010000000 
	Parameter type_tran_XYZ8 bound to: 16'b0000000100000000 
	Parameter type_tran_XYZ9 bound to: 16'b0000001000000000 
	Parameter type_tran_XYZ10 bound to: 16'b0000010000000000 
	Parameter type_tran_XYZ11 bound to: 16'b0000100000000000 
	Parameter type_tran_XYZ12 bound to: 16'b0001000000000000 
	Parameter type_tran_time1 bound to: 16'b0010000000000000 
	Parameter type_tran_time2 bound to: 16'b0100000000000000 
	Parameter type_tran_time3 bound to: 16'b1000000000000000 
INFO: [Synth 8-6157] synthesizing module 'floating_point_3' [D:/Users/paste/V1.3.runs/synth_1/.Xil/Vivado-11360-UK1/realtime/floating_point_3_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'floating_point_3' (28#1) [D:/Users/paste/V1.3.runs/synth_1/.Xil/Vivado-11360-UK1/realtime/floating_point_3_stub.v:6]
WARNING: [Synth 8-5788] Register type_tran_indata_reg in module int32_to_float is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Users/paste/V1.3.srcs/sources_1/imports/new/int32_to_float.v:63]
WARNING: [Synth 8-5788] Register type_tran_outXYZ_reg in module int32_to_float is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Users/paste/V1.3.srcs/sources_1/imports/new/int32_to_float.v:124]
WARNING: [Synth 8-5788] Register type_tran_outtime_reg in module int32_to_float is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Users/paste/V1.3.srcs/sources_1/imports/new/int32_to_float.v:328]
INFO: [Synth 8-6155] done synthesizing module 'int32_to_float' (29#1) [D:/Users/paste/V1.3.srcs/sources_1/imports/new/int32_to_float.v:25]
INFO: [Synth 8-6157] synthesizing module 'div' [D:/Users/paste/V1.3.srcs/sources_1/imports/new/div.v:24]
INFO: [Synth 8-6157] synthesizing module 'floating_point_2' [D:/Users/paste/V1.3.runs/synth_1/.Xil/Vivado-11360-UK1/realtime/floating_point_2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'floating_point_2' (30#1) [D:/Users/paste/V1.3.runs/synth_1/.Xil/Vivado-11360-UK1/realtime/floating_point_2_stub.v:6]
WARNING: [Synth 8-5788] Register div_a_data_reg in module div is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Users/paste/V1.3.srcs/sources_1/imports/new/div.v:49]
WARNING: [Synth 8-5788] Register div_b_data_reg in module div is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Users/paste/V1.3.srcs/sources_1/imports/new/div.v:52]
WARNING: [Synth 8-5788] Register div_result_reg in module div is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Users/paste/V1.3.srcs/sources_1/imports/new/div.v:90]
INFO: [Synth 8-6155] done synthesizing module 'div' (31#1) [D:/Users/paste/V1.3.srcs/sources_1/imports/new/div.v:24]
INFO: [Synth 8-6157] synthesizing module 'add_3_3' [D:/Users/paste/V1.3.srcs/sources_1/imports/new/add_3_3.v:24]
INFO: [Synth 8-6157] synthesizing module 'floating_point_1' [D:/Users/paste/V1.3.runs/synth_1/.Xil/Vivado-11360-UK1/realtime/floating_point_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'floating_point_1' (32#1) [D:/Users/paste/V1.3.runs/synth_1/.Xil/Vivado-11360-UK1/realtime/floating_point_1_stub.v:6]
WARNING: [Synth 8-5788] Register add_a1_data_reg in module add_3_3 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Users/paste/V1.3.srcs/sources_1/imports/new/add_3_3.v:86]
WARNING: [Synth 8-5788] Register add_a2_data_reg in module add_3_3 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Users/paste/V1.3.srcs/sources_1/imports/new/add_3_3.v:100]
WARNING: [Synth 8-5788] Register add_a3_data_reg in module add_3_3 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Users/paste/V1.3.srcs/sources_1/imports/new/add_3_3.v:114]
WARNING: [Synth 8-5788] Register add_b1_data_reg in module add_3_3 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Users/paste/V1.3.srcs/sources_1/imports/new/add_3_3.v:89]
WARNING: [Synth 8-5788] Register add_b2_data_reg in module add_3_3 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Users/paste/V1.3.srcs/sources_1/imports/new/add_3_3.v:103]
WARNING: [Synth 8-5788] Register add_b3_data_reg in module add_3_3 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Users/paste/V1.3.srcs/sources_1/imports/new/add_3_3.v:117]
WARNING: [Synth 8-5788] Register result_1_reg in module add_3_3 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Users/paste/V1.3.srcs/sources_1/imports/new/add_3_3.v:157]
WARNING: [Synth 8-5788] Register result_2_reg in module add_3_3 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Users/paste/V1.3.srcs/sources_1/imports/new/add_3_3.v:158]
WARNING: [Synth 8-5788] Register result_3_reg in module add_3_3 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Users/paste/V1.3.srcs/sources_1/imports/new/add_3_3.v:159]
INFO: [Synth 8-6155] done synthesizing module 'add_3_3' (33#1) [D:/Users/paste/V1.3.srcs/sources_1/imports/new/add_3_3.v:24]
INFO: [Synth 8-6157] synthesizing module 'pinv' [D:/Users/paste/V1.3.srcs/sources_1/imports/new/pinv.v:23]
INFO: [Synth 8-6157] synthesizing module 'inv' [D:/Users/paste/V1.3.srcs/sources_1/imports/new/inv.v:23]
	Parameter public_idle bound to: 4'b0001 
	Parameter public_1 bound to: 4'b0010 
	Parameter public_2 bound to: 4'b0100 
	Parameter public_3 bound to: 4'b1000 
	Parameter det_multip_idle bound to: 7'b0000001 
	Parameter det_multip_1 bound to: 7'b0000010 
	Parameter det_multip_2 bound to: 7'b0000100 
	Parameter det_multip_3 bound to: 7'b0001000 
	Parameter det_multip_4 bound to: 7'b0010000 
	Parameter det_multip_5 bound to: 7'b0100000 
	Parameter det_multip_6 bound to: 7'b1000000 
	Parameter det_add_idle bound to: 6'b000001 
	Parameter det_add_1 bound to: 6'b000010 
	Parameter det_add_2 bound to: 6'b000100 
	Parameter det_add_3 bound to: 6'b001000 
	Parameter det_add_4 bound to: 6'b010000 
	Parameter det_add_5 bound to: 6'b100000 
	Parameter adjoint_multip_idle bound to: 13'b0000000000001 
	Parameter adjoint_multip_1 bound to: 13'b0000000000010 
	Parameter adjoint_multip_2 bound to: 13'b0000000000100 
	Parameter adjoint_multip_3 bound to: 13'b0000000001000 
	Parameter adjoint_multip_4 bound to: 13'b0000000010000 
	Parameter adjoint_multip_5 bound to: 13'b0000000100000 
	Parameter adjoint_multip_6 bound to: 13'b0000001000000 
	Parameter adjoint_multip_7 bound to: 13'b0000010000000 
	Parameter adjoint_multip_8 bound to: 13'b0000100000000 
	Parameter adjoint_multip_9 bound to: 13'b0001000000000 
	Parameter adjoint_multip_10 bound to: 13'b0010000000000 
	Parameter adjoint_multip_11 bound to: 13'b0100000000000 
	Parameter adjoint_multip_12 bound to: 13'b1000000000000 
	Parameter adjoint_add_idle bound to: 10'b0000000001 
	Parameter adjoint_add_1 bound to: 10'b0000000010 
	Parameter adjoint_add_2 bound to: 10'b0000000100 
	Parameter adjoint_add_3 bound to: 10'b0000001000 
	Parameter adjoint_add_4 bound to: 10'b0000010000 
	Parameter adjoint_add_5 bound to: 10'b0000100000 
	Parameter adjoint_add_6 bound to: 10'b0001000000 
	Parameter adjoint_add_7 bound to: 10'b0010000000 
	Parameter adjoint_add_8 bound to: 10'b0100000000 
	Parameter adjoint_add_9 bound to: 10'b1000000000 
	Parameter div_idle bound to: 10'b0000000001 
	Parameter div_1 bound to: 10'b0000000010 
	Parameter div_2 bound to: 10'b0000000100 
	Parameter div_3 bound to: 10'b0000001000 
	Parameter div_4 bound to: 10'b0000010000 
	Parameter div_5 bound to: 10'b0000100000 
	Parameter div_6 bound to: 10'b0001000000 
	Parameter div_7 bound to: 10'b0010000000 
	Parameter div_8 bound to: 10'b0100000000 
	Parameter div_9 bound to: 10'b1000000000 
INFO: [Synth 8-6157] synthesizing module 'floating_point_0' [D:/Users/paste/V1.3.runs/synth_1/.Xil/Vivado-11360-UK1/realtime/floating_point_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'floating_point_0' (34#1) [D:/Users/paste/V1.3.runs/synth_1/.Xil/Vivado-11360-UK1/realtime/floating_point_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'matrix_tran' [D:/Users/paste/V1.3.srcs/sources_1/imports/new/matrix_tran.v:23]
INFO: [Synth 8-6155] done synthesizing module 'matrix_tran' (35#1) [D:/Users/paste/V1.3.srcs/sources_1/imports/new/matrix_tran.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Users/paste/V1.3.srcs/sources_1/imports/new/inv.v:522]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Users/paste/V1.3.srcs/sources_1/imports/new/inv.v:695]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Users/paste/V1.3.srcs/sources_1/imports/new/inv.v:887]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Users/paste/V1.3.srcs/sources_1/imports/new/inv.v:1241]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Users/paste/V1.3.srcs/sources_1/imports/new/inv.v:1569]
WARNING: [Synth 8-6014] Unused sequential element multip_b1_valid_public_reg was removed.  [D:/Users/paste/V1.3.srcs/sources_1/imports/new/inv.v:380]
WARNING: [Synth 8-6014] Unused sequential element det_done_reg was removed.  [D:/Users/paste/V1.3.srcs/sources_1/imports/new/inv.v:690]
WARNING: [Synth 8-5788] Register multip_a1_data_public_reg in module inv is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Users/paste/V1.3.srcs/sources_1/imports/new/inv.v:412]
WARNING: [Synth 8-5788] Register multip_b1_data_public_reg in module inv is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Users/paste/V1.3.srcs/sources_1/imports/new/inv.v:413]
WARNING: [Synth 8-5788] Register multip_a2_data_public_reg in module inv is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Users/paste/V1.3.srcs/sources_1/imports/new/inv.v:414]
WARNING: [Synth 8-5788] Register multip_b2_data_public_reg in module inv is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Users/paste/V1.3.srcs/sources_1/imports/new/inv.v:415]
WARNING: [Synth 8-5788] Register A00_multip_A11_reg in module inv is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Users/paste/V1.3.srcs/sources_1/imports/new/inv.v:436]
WARNING: [Synth 8-5788] Register A01_multip_A12_reg in module inv is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Users/paste/V1.3.srcs/sources_1/imports/new/inv.v:437]
WARNING: [Synth 8-5788] Register A02_multip_A10_reg in module inv is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Users/paste/V1.3.srcs/sources_1/imports/new/inv.v:467]
WARNING: [Synth 8-5788] Register A02_multip_A11_reg in module inv is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Users/paste/V1.3.srcs/sources_1/imports/new/inv.v:468]
WARNING: [Synth 8-5788] Register A12_multip_A21_reg in module inv is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Users/paste/V1.3.srcs/sources_1/imports/new/inv.v:498]
WARNING: [Synth 8-5788] Register A22_multip_A01_reg in module inv is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Users/paste/V1.3.srcs/sources_1/imports/new/inv.v:499]
WARNING: [Synth 8-5788] Register multip_a1_data_det_reg in module inv is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Users/paste/V1.3.srcs/sources_1/imports/new/inv.v:540]
WARNING: [Synth 8-5788] Register multip_b1_data_det_reg in module inv is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Users/paste/V1.3.srcs/sources_1/imports/new/inv.v:541]
WARNING: [Synth 8-5788] Register add_a1_data_reg in module inv is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Users/paste/V1.3.srcs/sources_1/imports/new/inv.v:161]
WARNING: [Synth 8-5788] Register add_b1_data_reg in module inv is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Users/paste/V1.3.srcs/sources_1/imports/new/inv.v:164]
WARNING: [Synth 8-5788] Register det_result_reg in module inv is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Users/paste/V1.3.srcs/sources_1/imports/new/inv.v:859]
WARNING: [Synth 8-5788] Register multip_a2_data_adjoint_reg in module inv is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Users/paste/V1.3.srcs/sources_1/imports/new/inv.v:905]
WARNING: [Synth 8-5788] Register multip_b2_data_adjoint_reg in module inv is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Users/paste/V1.3.srcs/sources_1/imports/new/inv.v:906]
WARNING: [Synth 8-5788] Register add_a2_data_reg in module inv is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Users/paste/V1.3.srcs/sources_1/imports/new/inv.v:175]
WARNING: [Synth 8-5788] Register add_b2_data_reg in module inv is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Users/paste/V1.3.srcs/sources_1/imports/new/inv.v:178]
WARNING: [Synth 8-5788] Register adjoint_matrix_A20_reg in module inv is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Users/paste/V1.3.srcs/sources_1/imports/new/inv.v:190]
WARNING: [Synth 8-5788] Register adjoint_matrix_A00_reg in module inv is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Users/paste/V1.3.srcs/sources_1/imports/new/inv.v:188]
WARNING: [Synth 8-5788] Register adjoint_matrix_A01_reg in module inv is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Users/paste/V1.3.srcs/sources_1/imports/new/inv.v:188]
WARNING: [Synth 8-5788] Register adjoint_matrix_A02_reg in module inv is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Users/paste/V1.3.srcs/sources_1/imports/new/inv.v:188]
WARNING: [Synth 8-5788] Register adjoint_matrix_A10_reg in module inv is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Users/paste/V1.3.srcs/sources_1/imports/new/inv.v:189]
WARNING: [Synth 8-5788] Register adjoint_matrix_A11_reg in module inv is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Users/paste/V1.3.srcs/sources_1/imports/new/inv.v:189]
WARNING: [Synth 8-5788] Register adjoint_matrix_A12_reg in module inv is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Users/paste/V1.3.srcs/sources_1/imports/new/inv.v:189]
WARNING: [Synth 8-5788] Register adjoint_matrix_A21_reg in module inv is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Users/paste/V1.3.srcs/sources_1/imports/new/inv.v:190]
WARNING: [Synth 8-5788] Register adjoint_matrix_A22_reg in module inv is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Users/paste/V1.3.srcs/sources_1/imports/new/inv.v:190]
WARNING: [Synth 8-5788] Register div_b_data_reg in module inv is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Users/paste/V1.3.srcs/sources_1/imports/new/inv.v:205]
WARNING: [Synth 8-5788] Register div_a_data_reg in module inv is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Users/paste/V1.3.srcs/sources_1/imports/new/inv.v:202]
WARNING: [Synth 8-5788] Register inv_A0_reg in module inv is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Users/paste/V1.3.srcs/sources_1/imports/new/inv.v:1602]
WARNING: [Synth 8-5788] Register inv_A1_reg in module inv is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Users/paste/V1.3.srcs/sources_1/imports/new/inv.v:1671]
WARNING: [Synth 8-5788] Register inv_A2_reg in module inv is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Users/paste/V1.3.srcs/sources_1/imports/new/inv.v:1740]
INFO: [Synth 8-6155] done synthesizing module 'inv' (36#1) [D:/Users/paste/V1.3.srcs/sources_1/imports/new/inv.v:23]
INFO: [Synth 8-6157] synthesizing module 'martix_multip' [D:/Users/paste/V1.3.srcs/sources_1/imports/new/martix_multip.v:23]
	Parameter sub_idle bound to: 10'b0000000001 
	Parameter sub_C00 bound to: 10'b0000000010 
	Parameter sub_C01 bound to: 10'b0000000100 
	Parameter sub_C02 bound to: 10'b0000001000 
	Parameter sub_C10 bound to: 10'b0000010000 
	Parameter sub_C11 bound to: 10'b0000100000 
	Parameter sub_C12 bound to: 10'b0001000000 
	Parameter sub_C20 bound to: 10'b0010000000 
	Parameter sub_C21 bound to: 10'b0100000000 
	Parameter sub_C22 bound to: 10'b1000000000 
	Parameter idle bound to: 10'b0000000001 
	Parameter multip_C00 bound to: 10'b0000000010 
	Parameter multip_C01 bound to: 10'b0000000100 
	Parameter multip_C02 bound to: 10'b0000001000 
	Parameter multip_C10 bound to: 10'b0000010000 
	Parameter multip_C11 bound to: 10'b0000100000 
	Parameter multip_C12 bound to: 10'b0001000000 
	Parameter multip_C20 bound to: 10'b0010000000 
	Parameter multip_C21 bound to: 10'b0100000000 
	Parameter multip_C22 bound to: 10'b1000000000 
	Parameter multip_wait_time bound to: 10'b0000111100 
	Parameter sub_wait_time bound to: 10'b0000100011 
INFO: [Synth 8-155] case statement is not full and has no default [D:/Users/paste/V1.3.srcs/sources_1/imports/new/martix_multip.v:662]
WARNING: [Synth 8-5788] Register multip_0_input_1_reg in module martix_multip is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Users/paste/V1.3.srcs/sources_1/imports/new/martix_multip.v:99]
WARNING: [Synth 8-5788] Register multip_0_input_2_reg in module martix_multip is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Users/paste/V1.3.srcs/sources_1/imports/new/martix_multip.v:102]
WARNING: [Synth 8-5788] Register multip_1_input_1_reg in module martix_multip is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Users/paste/V1.3.srcs/sources_1/imports/new/martix_multip.v:113]
WARNING: [Synth 8-5788] Register multip_1_input_2_reg in module martix_multip is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Users/paste/V1.3.srcs/sources_1/imports/new/martix_multip.v:116]
WARNING: [Synth 8-5788] Register multip_2_input_1_reg in module martix_multip is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Users/paste/V1.3.srcs/sources_1/imports/new/martix_multip.v:127]
WARNING: [Synth 8-5788] Register multip_2_input_2_reg in module martix_multip is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Users/paste/V1.3.srcs/sources_1/imports/new/martix_multip.v:130]
WARNING: [Synth 8-5788] Register C0_reg in module martix_multip is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Users/paste/V1.3.srcs/sources_1/imports/new/martix_multip.v:664]
WARNING: [Synth 8-5788] Register C1_reg in module martix_multip is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Users/paste/V1.3.srcs/sources_1/imports/new/martix_multip.v:670]
WARNING: [Synth 8-5788] Register C2_reg in module martix_multip is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Users/paste/V1.3.srcs/sources_1/imports/new/martix_multip.v:676]
INFO: [Synth 8-6155] done synthesizing module 'martix_multip' (37#1) [D:/Users/paste/V1.3.srcs/sources_1/imports/new/martix_multip.v:23]
INFO: [Synth 8-6155] done synthesizing module 'pinv' (38#1) [D:/Users/paste/V1.3.srcs/sources_1/imports/new/pinv.v:23]
INFO: [Synth 8-6157] synthesizing module 'multip_3_3' [D:/Users/paste/V1.3.srcs/sources_1/imports/new/multip_3_3.v:24]
WARNING: [Synth 8-5788] Register multip_a1_data_reg in module multip_3_3 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Users/paste/V1.3.srcs/sources_1/imports/new/multip_3_3.v:75]
WARNING: [Synth 8-5788] Register multip_a2_data_reg in module multip_3_3 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Users/paste/V1.3.srcs/sources_1/imports/new/multip_3_3.v:89]
WARNING: [Synth 8-5788] Register multip_a3_data_reg in module multip_3_3 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Users/paste/V1.3.srcs/sources_1/imports/new/multip_3_3.v:103]
WARNING: [Synth 8-5788] Register multip_b1_data_reg in module multip_3_3 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Users/paste/V1.3.srcs/sources_1/imports/new/multip_3_3.v:78]
WARNING: [Synth 8-5788] Register multip_b2_data_reg in module multip_3_3 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Users/paste/V1.3.srcs/sources_1/imports/new/multip_3_3.v:92]
WARNING: [Synth 8-5788] Register multip_b3_data_reg in module multip_3_3 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Users/paste/V1.3.srcs/sources_1/imports/new/multip_3_3.v:106]
WARNING: [Synth 8-5788] Register result_1_reg in module multip_3_3 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Users/paste/V1.3.srcs/sources_1/imports/new/multip_3_3.v:148]
WARNING: [Synth 8-5788] Register result_2_reg in module multip_3_3 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Users/paste/V1.3.srcs/sources_1/imports/new/multip_3_3.v:149]
WARNING: [Synth 8-5788] Register result_3_reg in module multip_3_3 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Users/paste/V1.3.srcs/sources_1/imports/new/multip_3_3.v:150]
INFO: [Synth 8-6155] done synthesizing module 'multip_3_3' (39#1) [D:/Users/paste/V1.3.srcs/sources_1/imports/new/multip_3_3.v:24]
INFO: [Synth 8-6157] synthesizing module 'floating_point_4' [D:/Users/paste/V1.3.runs/synth_1/.Xil/Vivado-11360-UK1/realtime/floating_point_4_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'floating_point_4' (40#1) [D:/Users/paste/V1.3.runs/synth_1/.Xil/Vivado-11360-UK1/realtime/floating_point_4_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'floating_point_5' [D:/Users/paste/V1.3.runs/synth_1/.Xil/Vivado-11360-UK1/realtime/floating_point_5_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'floating_point_5' (41#1) [D:/Users/paste/V1.3.runs/synth_1/.Xil/Vivado-11360-UK1/realtime/floating_point_5_stub.v:6]
WARNING: [Synth 8-5788] Register float_data_reg in module chan_1 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Users/paste/V1.3.srcs/sources_1/imports/new/chan_1.v:365]
WARNING: [Synth 8-5788] Register S1_reg in module chan_1 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Users/paste/V1.3.srcs/sources_1/imports/new/chan_1.v:401]
WARNING: [Synth 8-5788] Register S2_reg in module chan_1 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Users/paste/V1.3.srcs/sources_1/imports/new/chan_1.v:418]
WARNING: [Synth 8-5788] Register S3_reg in module chan_1 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Users/paste/V1.3.srcs/sources_1/imports/new/chan_1.v:435]
WARNING: [Synth 8-5788] Register delay_time1_reg in module chan_1 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Users/paste/V1.3.srcs/sources_1/imports/new/chan_1.v:497]
WARNING: [Synth 8-5788] Register delay_time2_reg in module chan_1 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Users/paste/V1.3.srcs/sources_1/imports/new/chan_1.v:509]
WARNING: [Synth 8-5788] Register delay_time3_reg in module chan_1 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Users/paste/V1.3.srcs/sources_1/imports/new/chan_1.v:522]
WARNING: [Synth 8-5788] Register r0_reg in module chan_1 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Users/paste/V1.3.srcs/sources_1/imports/new/chan_1.v:536]
WARNING: [Synth 8-5788] Register add_a1_reg in module chan_1 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Users/paste/V1.3.srcs/sources_1/imports/new/chan_1.v:310]
WARNING: [Synth 8-5788] Register add_b1_reg in module chan_1 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Users/paste/V1.3.srcs/sources_1/imports/new/chan_1.v:313]
WARNING: [Synth 8-5788] Register add_a2_reg in module chan_1 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Users/paste/V1.3.srcs/sources_1/imports/new/chan_1.v:311]
WARNING: [Synth 8-5788] Register add_b2_reg in module chan_1 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Users/paste/V1.3.srcs/sources_1/imports/new/chan_1.v:314]
WARNING: [Synth 8-5788] Register add_a3_reg in module chan_1 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Users/paste/V1.3.srcs/sources_1/imports/new/chan_1.v:312]
WARNING: [Synth 8-5788] Register add_b3_reg in module chan_1 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Users/paste/V1.3.srcs/sources_1/imports/new/chan_1.v:315]
WARNING: [Synth 8-5788] Register B0_reg in module chan_1 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Users/paste/V1.3.srcs/sources_1/imports/new/chan_1.v:324]
WARNING: [Synth 8-5788] Register B1_reg in module chan_1 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Users/paste/V1.3.srcs/sources_1/imports/new/chan_1.v:325]
WARNING: [Synth 8-5788] Register B2_reg in module chan_1 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Users/paste/V1.3.srcs/sources_1/imports/new/chan_1.v:326]
WARNING: [Synth 8-5788] Register T_K0_reg in module chan_1 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Users/paste/V1.3.srcs/sources_1/imports/new/chan_1.v:749]
WARNING: [Synth 8-5788] Register T_K1_reg in module chan_1 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Users/paste/V1.3.srcs/sources_1/imports/new/chan_1.v:750]
WARNING: [Synth 8-5788] Register T_K2_reg in module chan_1 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Users/paste/V1.3.srcs/sources_1/imports/new/chan_1.v:751]
WARNING: [Synth 8-5788] Register n1_reg in module chan_1 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Users/paste/V1.3.srcs/sources_1/imports/new/chan_1.v:787]
WARNING: [Synth 8-5788] Register n2_reg in module chan_1 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Users/paste/V1.3.srcs/sources_1/imports/new/chan_1.v:788]
WARNING: [Synth 8-5788] Register n3_reg in module chan_1 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Users/paste/V1.3.srcs/sources_1/imports/new/chan_1.v:789]
WARNING: [Synth 8-5788] Register m1_reg in module chan_1 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Users/paste/V1.3.srcs/sources_1/imports/new/chan_1.v:825]
WARNING: [Synth 8-5788] Register m2_reg in module chan_1 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Users/paste/V1.3.srcs/sources_1/imports/new/chan_1.v:826]
WARNING: [Synth 8-5788] Register m3_reg in module chan_1 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Users/paste/V1.3.srcs/sources_1/imports/new/chan_1.v:827]
WARNING: [Synth 8-5788] Register m3_A20_reg in module chan_1 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Users/paste/V1.3.srcs/sources_1/imports/new/chan_1.v:849]
WARNING: [Synth 8-5788] Register m1_A00_reg in module chan_1 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Users/paste/V1.3.srcs/sources_1/imports/new/chan_1.v:850]
WARNING: [Synth 8-5788] Register m2_A10_reg in module chan_1 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Users/paste/V1.3.srcs/sources_1/imports/new/chan_1.v:851]
WARNING: [Synth 8-5788] Register g_reg in module chan_1 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Users/paste/V1.3.srcs/sources_1/imports/new/chan_1.v:888]
WARNING: [Synth 8-5788] Register h_reg in module chan_1 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Users/paste/V1.3.srcs/sources_1/imports/new/chan_1.v:889]
WARNING: [Synth 8-5788] Register f_reg in module chan_1 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Users/paste/V1.3.srcs/sources_1/imports/new/chan_1.v:902]
WARNING: [Synth 8-5788] Register r0_5_reg in module chan_1 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Users/paste/V1.3.srcs/sources_1/imports/new/chan_1.v:354]
WARNING: [Synth 8-5788] Register r0_6_reg in module chan_1 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Users/paste/V1.3.srcs/sources_1/imports/new/chan_1.v:936]
INFO: [Common 17-14] Message 'Synth 8-5788' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'chan_1' (42#1) [D:/Users/paste/V1.3.srcs/sources_1/imports/new/chan_1.v:26]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'design_1_wrapper0'. This will prevent further optimization [D:/Users/paste/V1.3.srcs/sources_1/imports/new/top.v:86]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'extract_time_top'. This will prevent further optimization [D:/Users/paste/V1.3.srcs/sources_1/imports/new/top.v:128]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'ila_0'. This will prevent further optimization [D:/Users/paste/V1.3.srcs/sources_1/imports/new/top.v:116]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'chan_10'. This will prevent further optimization [D:/Users/paste/V1.3.srcs/sources_1/imports/new/top.v:139]
INFO: [Synth 8-6155] done synthesizing module 'top' (43#1) [D:/Users/paste/V1.3.srcs/sources_1/imports/new/top.v:23]
WARNING: [Synth 8-3331] design matrix_tran has unconnected port A0[128]
WARNING: [Synth 8-3331] design matrix_tran has unconnected port A0[64]
WARNING: [Synth 8-3331] design matrix_tran has unconnected port A0[0]
WARNING: [Synth 8-3331] design s00_couplers_imp_UYSKKA has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_UYSKKA has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m03_couplers_imp_YFYJ3U has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m03_couplers_imp_YFYJ3U has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m03_couplers_imp_YFYJ3U has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m03_couplers_imp_YFYJ3U has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m02_couplers_imp_14WQB4R has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m02_couplers_imp_14WQB4R has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m02_couplers_imp_14WQB4R has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m02_couplers_imp_14WQB4R has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m01_couplers_imp_XU9C55 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m01_couplers_imp_XU9C55 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m01_couplers_imp_XU9C55 has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m01_couplers_imp_XU9C55 has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_15SPJYW has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_15SPJYW has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_15SPJYW has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_15SPJYW has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design design_1_ps7_0_axi_periph_0 has unconnected port M00_ACLK
WARNING: [Synth 8-3331] design design_1_ps7_0_axi_periph_0 has unconnected port M00_ARESETN
WARNING: [Synth 8-3331] design design_1_ps7_0_axi_periph_0 has unconnected port M01_ACLK
WARNING: [Synth 8-3331] design design_1_ps7_0_axi_periph_0 has unconnected port M01_ARESETN
WARNING: [Synth 8-3331] design design_1_ps7_0_axi_periph_0 has unconnected port M02_ACLK
WARNING: [Synth 8-3331] design design_1_ps7_0_axi_periph_0 has unconnected port M02_ARESETN
WARNING: [Synth 8-3331] design design_1_ps7_0_axi_periph_0 has unconnected port M03_ACLK
WARNING: [Synth 8-3331] design design_1_ps7_0_axi_periph_0 has unconnected port M03_ARESETN
WARNING: [Synth 8-3331] design design_1_ps7_0_axi_periph_0 has unconnected port S00_ACLK
WARNING: [Synth 8-3331] design design_1_ps7_0_axi_periph_0 has unconnected port S00_ARESETN
WARNING: [Synth 8-3331] design top has unconnected port clk
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 998.227 ; gain = 305.527
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 998.227 ; gain = 305.527
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 998.227 ; gain = 305.527
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/Users/paste/V1.3.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc] for cell 'design_1_wrapper0/design_1_i/processing_system7_0'
Finished Parsing XDC File [d:/Users/paste/V1.3.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc] for cell 'design_1_wrapper0/design_1_i/processing_system7_0'
Parsing XDC File [d:/Users/paste/V1.3.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0_in_context.xdc] for cell 'design_1_wrapper0/design_1_i/axi_gpio_0'
Finished Parsing XDC File [d:/Users/paste/V1.3.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0_in_context.xdc] for cell 'design_1_wrapper0/design_1_i/axi_gpio_0'
Parsing XDC File [d:/Users/paste/V1.3.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_1_0/design_1_axi_gpio_1_0/design_1_axi_gpio_0_0_in_context.xdc] for cell 'design_1_wrapper0/design_1_i/axi_gpio_1'
Finished Parsing XDC File [d:/Users/paste/V1.3.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_1_0/design_1_axi_gpio_1_0/design_1_axi_gpio_0_0_in_context.xdc] for cell 'design_1_wrapper0/design_1_i/axi_gpio_1'
Parsing XDC File [d:/Users/paste/V1.3.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_2_0/design_1_axi_gpio_2_0/design_1_axi_gpio_0_0_in_context.xdc] for cell 'design_1_wrapper0/design_1_i/axi_gpio_2'
Finished Parsing XDC File [d:/Users/paste/V1.3.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_2_0/design_1_axi_gpio_2_0/design_1_axi_gpio_0_0_in_context.xdc] for cell 'design_1_wrapper0/design_1_i/axi_gpio_2'
Parsing XDC File [d:/Users/paste/V1.3.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_3_0/design_1_axi_gpio_3_0/design_1_axi_gpio_3_0_in_context.xdc] for cell 'design_1_wrapper0/design_1_i/axi_gpio_3'
Finished Parsing XDC File [d:/Users/paste/V1.3.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_3_0/design_1_axi_gpio_3_0/design_1_axi_gpio_3_0_in_context.xdc] for cell 'design_1_wrapper0/design_1_i/axi_gpio_3'
Parsing XDC File [d:/Users/paste/V1.3.srcs/sources_1/bd/design_1/ip/design_1_xbar_0/design_1_xbar_0/design_1_xbar_0_in_context.xdc] for cell 'design_1_wrapper0/design_1_i/ps7_0_axi_periph/xbar'
Finished Parsing XDC File [d:/Users/paste/V1.3.srcs/sources_1/bd/design_1/ip/design_1_xbar_0/design_1_xbar_0/design_1_xbar_0_in_context.xdc] for cell 'design_1_wrapper0/design_1_i/ps7_0_axi_periph/xbar'
Parsing XDC File [d:/Users/paste/V1.3.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_50M_0/design_1_rst_ps7_0_50M_0/design_1_rst_ps7_0_50M_0_in_context.xdc] for cell 'design_1_wrapper0/design_1_i/rst_ps7_0_50M'
Finished Parsing XDC File [d:/Users/paste/V1.3.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_50M_0/design_1_rst_ps7_0_50M_0/design_1_rst_ps7_0_50M_0_in_context.xdc] for cell 'design_1_wrapper0/design_1_i/rst_ps7_0_50M'
Parsing XDC File [d:/Users/paste/V1.3.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0/design_1_auto_pc_0_in_context.xdc] for cell 'design_1_wrapper0/design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc'
Finished Parsing XDC File [d:/Users/paste/V1.3.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0/design_1_auto_pc_0_in_context.xdc] for cell 'design_1_wrapper0/design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc'
Parsing XDC File [d:/Users/paste/V1.3.srcs/sources_1/ip/cmpy_0/cmpy_0/cmpy_0_in_context.xdc] for cell 'extract_time_top/fft_multiplier_ifft/cmpy_0_tb'
Finished Parsing XDC File [d:/Users/paste/V1.3.srcs/sources_1/ip/cmpy_0/cmpy_0/cmpy_0_in_context.xdc] for cell 'extract_time_top/fft_multiplier_ifft/cmpy_0_tb'
Parsing XDC File [d:/Users/paste/V1.3.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0/dist_mem_gen_0_in_context.xdc] for cell 'extract_time_top/rom/rom_0'
Finished Parsing XDC File [d:/Users/paste/V1.3.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0/dist_mem_gen_0_in_context.xdc] for cell 'extract_time_top/rom/rom_0'
Parsing XDC File [d:/Users/paste/V1.3.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0/dist_mem_gen_0_in_context.xdc] for cell 'extract_time_top/rom/rom_1'
Finished Parsing XDC File [d:/Users/paste/V1.3.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0/dist_mem_gen_0_in_context.xdc] for cell 'extract_time_top/rom/rom_1'
Parsing XDC File [d:/Users/paste/V1.3.srcs/sources_1/ip/floating_point_0/floating_point_0/floating_point_0_in_context.xdc] for cell 'chan_10/pinv_B/inv/floating_multip_1'
Finished Parsing XDC File [d:/Users/paste/V1.3.srcs/sources_1/ip/floating_point_0/floating_point_0/floating_point_0_in_context.xdc] for cell 'chan_10/pinv_B/inv/floating_multip_1'
Parsing XDC File [d:/Users/paste/V1.3.srcs/sources_1/ip/floating_point_0/floating_point_0/floating_point_0_in_context.xdc] for cell 'chan_10/pinv_B/inv/floating_multip_2'
Finished Parsing XDC File [d:/Users/paste/V1.3.srcs/sources_1/ip/floating_point_0/floating_point_0/floating_point_0_in_context.xdc] for cell 'chan_10/pinv_B/inv/floating_multip_2'
Parsing XDC File [d:/Users/paste/V1.3.srcs/sources_1/ip/floating_point_0/floating_point_0/floating_point_0_in_context.xdc] for cell 'chan_10/pinv_B/martix_multip_0/floating_point_0'
Finished Parsing XDC File [d:/Users/paste/V1.3.srcs/sources_1/ip/floating_point_0/floating_point_0/floating_point_0_in_context.xdc] for cell 'chan_10/pinv_B/martix_multip_0/floating_point_0'
Parsing XDC File [d:/Users/paste/V1.3.srcs/sources_1/ip/floating_point_0/floating_point_0/floating_point_0_in_context.xdc] for cell 'chan_10/pinv_B/martix_multip_0/floating_point_1'
Finished Parsing XDC File [d:/Users/paste/V1.3.srcs/sources_1/ip/floating_point_0/floating_point_0/floating_point_0_in_context.xdc] for cell 'chan_10/pinv_B/martix_multip_0/floating_point_1'
Parsing XDC File [d:/Users/paste/V1.3.srcs/sources_1/ip/floating_point_0/floating_point_0/floating_point_0_in_context.xdc] for cell 'chan_10/pinv_B/martix_multip_0/floating_point_2'
Finished Parsing XDC File [d:/Users/paste/V1.3.srcs/sources_1/ip/floating_point_0/floating_point_0/floating_point_0_in_context.xdc] for cell 'chan_10/pinv_B/martix_multip_0/floating_point_2'
Parsing XDC File [d:/Users/paste/V1.3.srcs/sources_1/ip/floating_point_0/floating_point_0/floating_point_0_in_context.xdc] for cell 'chan_10/multip/multip1'
Finished Parsing XDC File [d:/Users/paste/V1.3.srcs/sources_1/ip/floating_point_0/floating_point_0/floating_point_0_in_context.xdc] for cell 'chan_10/multip/multip1'
Parsing XDC File [d:/Users/paste/V1.3.srcs/sources_1/ip/floating_point_0/floating_point_0/floating_point_0_in_context.xdc] for cell 'chan_10/multip/multip2'
Finished Parsing XDC File [d:/Users/paste/V1.3.srcs/sources_1/ip/floating_point_0/floating_point_0/floating_point_0_in_context.xdc] for cell 'chan_10/multip/multip2'
Parsing XDC File [d:/Users/paste/V1.3.srcs/sources_1/ip/floating_point_0/floating_point_0/floating_point_0_in_context.xdc] for cell 'chan_10/multip/multip3'
Finished Parsing XDC File [d:/Users/paste/V1.3.srcs/sources_1/ip/floating_point_0/floating_point_0/floating_point_0_in_context.xdc] for cell 'chan_10/multip/multip3'
Parsing XDC File [d:/Users/paste/V1.3.srcs/sources_1/ip/floating_point_1/floating_point_1/floating_point_1_in_context.xdc] for cell 'chan_10/adder/add_1'
Finished Parsing XDC File [d:/Users/paste/V1.3.srcs/sources_1/ip/floating_point_1/floating_point_1/floating_point_1_in_context.xdc] for cell 'chan_10/adder/add_1'
Parsing XDC File [d:/Users/paste/V1.3.srcs/sources_1/ip/floating_point_1/floating_point_1/floating_point_1_in_context.xdc] for cell 'chan_10/adder/add_2'
Finished Parsing XDC File [d:/Users/paste/V1.3.srcs/sources_1/ip/floating_point_1/floating_point_1/floating_point_1_in_context.xdc] for cell 'chan_10/adder/add_2'
Parsing XDC File [d:/Users/paste/V1.3.srcs/sources_1/ip/floating_point_1/floating_point_1/floating_point_1_in_context.xdc] for cell 'chan_10/adder/add_3'
Finished Parsing XDC File [d:/Users/paste/V1.3.srcs/sources_1/ip/floating_point_1/floating_point_1/floating_point_1_in_context.xdc] for cell 'chan_10/adder/add_3'
Parsing XDC File [d:/Users/paste/V1.3.srcs/sources_1/ip/floating_point_1/floating_point_1/floating_point_1_in_context.xdc] for cell 'chan_10/pinv_B/inv/floating_sub_1'
Finished Parsing XDC File [d:/Users/paste/V1.3.srcs/sources_1/ip/floating_point_1/floating_point_1/floating_point_1_in_context.xdc] for cell 'chan_10/pinv_B/inv/floating_sub_1'
Parsing XDC File [d:/Users/paste/V1.3.srcs/sources_1/ip/floating_point_1/floating_point_1/floating_point_1_in_context.xdc] for cell 'chan_10/pinv_B/inv/floating_sub_2'
Finished Parsing XDC File [d:/Users/paste/V1.3.srcs/sources_1/ip/floating_point_1/floating_point_1/floating_point_1_in_context.xdc] for cell 'chan_10/pinv_B/inv/floating_sub_2'
Parsing XDC File [d:/Users/paste/V1.3.srcs/sources_1/ip/floating_point_1/floating_point_1/floating_point_1_in_context.xdc] for cell 'chan_10/pinv_B/martix_multip_0/floating_point_3'
Finished Parsing XDC File [d:/Users/paste/V1.3.srcs/sources_1/ip/floating_point_1/floating_point_1/floating_point_1_in_context.xdc] for cell 'chan_10/pinv_B/martix_multip_0/floating_point_3'
Parsing XDC File [d:/Users/paste/V1.3.srcs/sources_1/ip/floating_point_2/floating_point_2/floating_point_2_in_context.xdc] for cell 'chan_10/div/div'
Finished Parsing XDC File [d:/Users/paste/V1.3.srcs/sources_1/ip/floating_point_2/floating_point_2/floating_point_2_in_context.xdc] for cell 'chan_10/div/div'
Parsing XDC File [d:/Users/paste/V1.3.srcs/sources_1/ip/floating_point_2/floating_point_2/floating_point_2_in_context.xdc] for cell 'chan_10/pinv_B/inv/float_div'
Finished Parsing XDC File [d:/Users/paste/V1.3.srcs/sources_1/ip/floating_point_2/floating_point_2/floating_point_2_in_context.xdc] for cell 'chan_10/pinv_B/inv/float_div'
Parsing XDC File [d:/Users/paste/V1.3.srcs/sources_1/ip/floating_point_3/floating_point_3/floating_point_3_in_context.xdc] for cell 'chan_10/int32_to_float/type_tran'
Finished Parsing XDC File [d:/Users/paste/V1.3.srcs/sources_1/ip/floating_point_3/floating_point_3/floating_point_3_in_context.xdc] for cell 'chan_10/int32_to_float/type_tran'
Parsing XDC File [d:/Users/paste/V1.3.srcs/sources_1/ip/floating_point_4/floating_point_4/floating_point_4_in_context.xdc] for cell 'chan_10/square_root'
Finished Parsing XDC File [d:/Users/paste/V1.3.srcs/sources_1/ip/floating_point_4/floating_point_4/floating_point_4_in_context.xdc] for cell 'chan_10/square_root'
Parsing XDC File [d:/Users/paste/V1.3.srcs/sources_1/ip/floating_point_5/floating_point_5/floating_point_5_in_context.xdc] for cell 'chan_10/float_to_int'
Finished Parsing XDC File [d:/Users/paste/V1.3.srcs/sources_1/ip/floating_point_5/floating_point_5/floating_point_5_in_context.xdc] for cell 'chan_10/float_to_int'
Parsing XDC File [d:/Users/paste/V1.3.srcs/sources_1/ip/ifft_1/ifft_1/ifft_1_in_context.xdc] for cell 'extract_time_top/fft_multiplier_ifft/ifft/ifft_1'
Finished Parsing XDC File [d:/Users/paste/V1.3.srcs/sources_1/ip/ifft_1/ifft_1/ifft_1_in_context.xdc] for cell 'extract_time_top/fft_multiplier_ifft/ifft/ifft_1'
Parsing XDC File [d:/Users/paste/V1.3.srcs/sources_1/ip/xfft_0/xfft_0/xfft_0_in_context.xdc] for cell 'extract_time_top/fft_multiplier_ifft/channel1_to_fft/fft1'
Finished Parsing XDC File [d:/Users/paste/V1.3.srcs/sources_1/ip/xfft_0/xfft_0/xfft_0_in_context.xdc] for cell 'extract_time_top/fft_multiplier_ifft/channel1_to_fft/fft1'
Parsing XDC File [d:/Users/paste/V1.3.srcs/sources_1/ip/xfft_0/xfft_0/xfft_0_in_context.xdc] for cell 'extract_time_top/fft_multiplier_ifft/channel2_to_fft/fft2'
Finished Parsing XDC File [d:/Users/paste/V1.3.srcs/sources_1/ip/xfft_0/xfft_0/xfft_0_in_context.xdc] for cell 'extract_time_top/fft_multiplier_ifft/channel2_to_fft/fft2'
Parsing XDC File [d:/Users/paste/V1.3.srcs/sources_1/ip/ila_0/ila_0/ila_0_in_context.xdc] for cell 'ila_0'
Finished Parsing XDC File [d:/Users/paste/V1.3.srcs/sources_1/ip/ila_0/ila_0/ila_0_in_context.xdc] for cell 'ila_0'
Parsing XDC File [D:/Users/paste/V1.3.srcs/constrs_1/new/SDC.xdc]
Finished Parsing XDC File [D:/Users/paste/V1.3.srcs/constrs_1/new/SDC.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/Users/paste/V1.3.srcs/constrs_1/new/SDC.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [D:/Users/paste/V1.3.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/Users/paste/V1.3.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1238.691 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.208 . Memory (MB): peak = 1238.691 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'chan_10/float_to_int' at clock pin 'aclk' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'chan_10/square_root' at clock pin 'aclk' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'chan_10/adder/add_1' at clock pin 'aclk' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'chan_10/adder/add_2' at clock pin 'aclk' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'chan_10/adder/add_3' at clock pin 'aclk' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'chan_10/div/div' at clock pin 'aclk' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'chan_10/int32_to_float/type_tran' at clock pin 'aclk' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'chan_10/multip/multip1' at clock pin 'aclk' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'chan_10/multip/multip2' at clock pin 'aclk' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'chan_10/multip/multip3' at clock pin 'aclk' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'chan_10/pinv_B/inv/float_div' at clock pin 'aclk' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'chan_10/pinv_B/inv/floating_multip_1' at clock pin 'aclk' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'chan_10/pinv_B/inv/floating_multip_2' at clock pin 'aclk' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'chan_10/pinv_B/inv/floating_sub_1' at clock pin 'aclk' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'chan_10/pinv_B/inv/floating_sub_2' at clock pin 'aclk' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'chan_10/pinv_B/martix_multip_0/floating_point_0' at clock pin 'aclk' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'chan_10/pinv_B/martix_multip_0/floating_point_1' at clock pin 'aclk' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'chan_10/pinv_B/martix_multip_0/floating_point_2' at clock pin 'aclk' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'chan_10/pinv_B/martix_multip_0/floating_point_3' at clock pin 'aclk' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'extract_time_top/fft_multiplier_ifft/cmpy_0_tb' at clock pin 'aclk' is different from the actual clock period '10.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 1249.816 ; gain = 557.117
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 1249.816 ; gain = 557.117
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[0]. (constraint file  d:/Users/paste/V1.3.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 2).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[0]. (constraint file  d:/Users/paste/V1.3.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 3).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[10]. (constraint file  d:/Users/paste/V1.3.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[10]. (constraint file  d:/Users/paste/V1.3.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 5).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[11]. (constraint file  d:/Users/paste/V1.3.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 6).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[11]. (constraint file  d:/Users/paste/V1.3.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 7).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[12]. (constraint file  d:/Users/paste/V1.3.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 8).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[12]. (constraint file  d:/Users/paste/V1.3.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 9).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[13]. (constraint file  d:/Users/paste/V1.3.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 10).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[13]. (constraint file  d:/Users/paste/V1.3.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 11).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[14]. (constraint file  d:/Users/paste/V1.3.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 12).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[14]. (constraint file  d:/Users/paste/V1.3.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 13).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[1]. (constraint file  d:/Users/paste/V1.3.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 14).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[1]. (constraint file  d:/Users/paste/V1.3.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 15).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[2]. (constraint file  d:/Users/paste/V1.3.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 16).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[2]. (constraint file  d:/Users/paste/V1.3.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 17).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[3]. (constraint file  d:/Users/paste/V1.3.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 18).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[3]. (constraint file  d:/Users/paste/V1.3.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 19).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[4]. (constraint file  d:/Users/paste/V1.3.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 20).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[4]. (constraint file  d:/Users/paste/V1.3.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 21).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[5]. (constraint file  d:/Users/paste/V1.3.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 22).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[5]. (constraint file  d:/Users/paste/V1.3.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 23).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[6]. (constraint file  d:/Users/paste/V1.3.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 24).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[6]. (constraint file  d:/Users/paste/V1.3.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 25).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[7]. (constraint file  d:/Users/paste/V1.3.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 26).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[7]. (constraint file  d:/Users/paste/V1.3.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 27).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[8]. (constraint file  d:/Users/paste/V1.3.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 28).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[8]. (constraint file  d:/Users/paste/V1.3.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 29).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[9]. (constraint file  d:/Users/paste/V1.3.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 30).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[9]. (constraint file  d:/Users/paste/V1.3.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 31).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ba[0]. (constraint file  d:/Users/paste/V1.3.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 32).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ba[0]. (constraint file  d:/Users/paste/V1.3.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 33).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ba[1]. (constraint file  d:/Users/paste/V1.3.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 34).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ba[1]. (constraint file  d:/Users/paste/V1.3.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 35).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ba[2]. (constraint file  d:/Users/paste/V1.3.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 36).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ba[2]. (constraint file  d:/Users/paste/V1.3.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 37).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_cas_n. (constraint file  d:/Users/paste/V1.3.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 38).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_cas_n. (constraint file  d:/Users/paste/V1.3.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 39).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_cke. (constraint file  d:/Users/paste/V1.3.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 40).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_cke. (constraint file  d:/Users/paste/V1.3.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 41).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_cs_n. (constraint file  d:/Users/paste/V1.3.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 42).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_cs_n. (constraint file  d:/Users/paste/V1.3.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 43).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ck_p. (constraint file  d:/Users/paste/V1.3.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 44).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ck_p. (constraint file  d:/Users/paste/V1.3.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 45).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ck_n. (constraint file  d:/Users/paste/V1.3.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 46).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ck_n. (constraint file  d:/Users/paste/V1.3.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 47).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dm[0]. (constraint file  d:/Users/paste/V1.3.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 48).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dm[0]. (constraint file  d:/Users/paste/V1.3.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 49).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dm[1]. (constraint file  d:/Users/paste/V1.3.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 50).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dm[1]. (constraint file  d:/Users/paste/V1.3.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 51).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dm[2]. (constraint file  d:/Users/paste/V1.3.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 52).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dm[2]. (constraint file  d:/Users/paste/V1.3.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 53).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dm[3]. (constraint file  d:/Users/paste/V1.3.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 54).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dm[3]. (constraint file  d:/Users/paste/V1.3.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 55).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_p[0]. (constraint file  d:/Users/paste/V1.3.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 56).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_p[0]. (constraint file  d:/Users/paste/V1.3.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 57).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_p[1]. (constraint file  d:/Users/paste/V1.3.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 58).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_p[1]. (constraint file  d:/Users/paste/V1.3.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 59).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_p[2]. (constraint file  d:/Users/paste/V1.3.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 60).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_p[2]. (constraint file  d:/Users/paste/V1.3.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 61).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_p[3]. (constraint file  d:/Users/paste/V1.3.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 62).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_p[3]. (constraint file  d:/Users/paste/V1.3.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 63).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_n[0]. (constraint file  d:/Users/paste/V1.3.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 64).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_n[0]. (constraint file  d:/Users/paste/V1.3.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 65).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_n[1]. (constraint file  d:/Users/paste/V1.3.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 66).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_n[1]. (constraint file  d:/Users/paste/V1.3.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 67).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_n[2]. (constraint file  d:/Users/paste/V1.3.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 68).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_n[2]. (constraint file  d:/Users/paste/V1.3.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 69).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_n[3]. (constraint file  d:/Users/paste/V1.3.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 70).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_n[3]. (constraint file  d:/Users/paste/V1.3.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 71).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[0]. (constraint file  d:/Users/paste/V1.3.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 72).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[0]. (constraint file  d:/Users/paste/V1.3.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 73).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[10]. (constraint file  d:/Users/paste/V1.3.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 74).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[10]. (constraint file  d:/Users/paste/V1.3.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 75).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[11]. (constraint file  d:/Users/paste/V1.3.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 76).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[11]. (constraint file  d:/Users/paste/V1.3.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 77).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[12]. (constraint file  d:/Users/paste/V1.3.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 78).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[12]. (constraint file  d:/Users/paste/V1.3.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 79).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[13]. (constraint file  d:/Users/paste/V1.3.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 80).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[13]. (constraint file  d:/Users/paste/V1.3.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 81).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[14]. (constraint file  d:/Users/paste/V1.3.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 82).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[14]. (constraint file  d:/Users/paste/V1.3.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 83).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[15]. (constraint file  d:/Users/paste/V1.3.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 84).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[15]. (constraint file  d:/Users/paste/V1.3.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 85).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[16]. (constraint file  d:/Users/paste/V1.3.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 86).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[16]. (constraint file  d:/Users/paste/V1.3.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 87).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[17]. (constraint file  d:/Users/paste/V1.3.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 88).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[17]. (constraint file  d:/Users/paste/V1.3.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 89).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[18]. (constraint file  d:/Users/paste/V1.3.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 90).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[18]. (constraint file  d:/Users/paste/V1.3.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 91).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[19]. (constraint file  d:/Users/paste/V1.3.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 92).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[19]. (constraint file  d:/Users/paste/V1.3.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 93).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[1]. (constraint file  d:/Users/paste/V1.3.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 94).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[1]. (constraint file  d:/Users/paste/V1.3.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 95).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[20]. (constraint file  d:/Users/paste/V1.3.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 96).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[20]. (constraint file  d:/Users/paste/V1.3.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 97).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[21]. (constraint file  d:/Users/paste/V1.3.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 98).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[21]. (constraint file  d:/Users/paste/V1.3.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 99).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[22]. (constraint file  d:/Users/paste/V1.3.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 100).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[22]. (constraint file  d:/Users/paste/V1.3.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 101).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[23]. (constraint file  d:/Users/paste/V1.3.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 102).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[23]. (constraint file  d:/Users/paste/V1.3.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 103).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[24]. (constraint file  d:/Users/paste/V1.3.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 104).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[24]. (constraint file  d:/Users/paste/V1.3.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 105).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[25]. (constraint file  d:/Users/paste/V1.3.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 106).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[25]. (constraint file  d:/Users/paste/V1.3.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 107).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[26]. (constraint file  d:/Users/paste/V1.3.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 108).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[26]. (constraint file  d:/Users/paste/V1.3.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 109).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[27]. (constraint file  d:/Users/paste/V1.3.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 110).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[27]. (constraint file  d:/Users/paste/V1.3.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 111).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[28]. (constraint file  d:/Users/paste/V1.3.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 112).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[28]. (constraint file  d:/Users/paste/V1.3.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 113).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[29]. (constraint file  d:/Users/paste/V1.3.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 114).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[29]. (constraint file  d:/Users/paste/V1.3.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 115).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[2]. (constraint file  d:/Users/paste/V1.3.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 116).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[2]. (constraint file  d:/Users/paste/V1.3.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 117).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[30]. (constraint file  d:/Users/paste/V1.3.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 118).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[30]. (constraint file  d:/Users/paste/V1.3.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 119).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[31]. (constraint file  d:/Users/paste/V1.3.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 120).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[31]. (constraint file  d:/Users/paste/V1.3.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 121).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[3]. (constraint file  d:/Users/paste/V1.3.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 122).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[3]. (constraint file  d:/Users/paste/V1.3.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 123).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[4]. (constraint file  d:/Users/paste/V1.3.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 124).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[4]. (constraint file  d:/Users/paste/V1.3.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 125).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[5]. (constraint file  d:/Users/paste/V1.3.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 126).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[5]. (constraint file  d:/Users/paste/V1.3.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 127).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[6]. (constraint file  d:/Users/paste/V1.3.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 128).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[6]. (constraint file  d:/Users/paste/V1.3.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 129).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[7]. (constraint file  d:/Users/paste/V1.3.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 130).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[7]. (constraint file  d:/Users/paste/V1.3.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 131).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[8]. (constraint file  d:/Users/paste/V1.3.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 132).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[8]. (constraint file  d:/Users/paste/V1.3.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 133).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[9]. (constraint file  d:/Users/paste/V1.3.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 134).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[9]. (constraint file  d:/Users/paste/V1.3.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 135).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_reset_n. (constraint file  d:/Users/paste/V1.3.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 136).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_reset_n. (constraint file  d:/Users/paste/V1.3.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 137).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_odt. (constraint file  d:/Users/paste/V1.3.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 138).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_odt. (constraint file  d:/Users/paste/V1.3.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 139).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ras_n. (constraint file  d:/Users/paste/V1.3.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 140).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ras_n. (constraint file  d:/Users/paste/V1.3.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 141).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ddr_vrn. (constraint file  d:/Users/paste/V1.3.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 142).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ddr_vrn. (constraint file  d:/Users/paste/V1.3.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 143).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ddr_vrp. (constraint file  d:/Users/paste/V1.3.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 144).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ddr_vrp. (constraint file  d:/Users/paste/V1.3.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 145).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_we_n. (constraint file  d:/Users/paste/V1.3.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 146).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_we_n. (constraint file  d:/Users/paste/V1.3.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 147).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[0]. (constraint file  d:/Users/paste/V1.3.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 148).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[0]. (constraint file  d:/Users/paste/V1.3.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 149).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[10]. (constraint file  d:/Users/paste/V1.3.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 150).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[10]. (constraint file  d:/Users/paste/V1.3.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 151).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[11]. (constraint file  d:/Users/paste/V1.3.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 152).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[11]. (constraint file  d:/Users/paste/V1.3.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 153).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[12]. (constraint file  d:/Users/paste/V1.3.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 154).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[12]. (constraint file  d:/Users/paste/V1.3.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 155).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[13]. (constraint file  d:/Users/paste/V1.3.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 156).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[13]. (constraint file  d:/Users/paste/V1.3.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 157).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[14]. (constraint file  d:/Users/paste/V1.3.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 158).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[14]. (constraint file  d:/Users/paste/V1.3.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 159).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[15]. (constraint file  d:/Users/paste/V1.3.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 160).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[15]. (constraint file  d:/Users/paste/V1.3.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 161).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[16]. (constraint file  d:/Users/paste/V1.3.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 162).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[16]. (constraint file  d:/Users/paste/V1.3.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 163).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[17]. (constraint file  d:/Users/paste/V1.3.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 164).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[17]. (constraint file  d:/Users/paste/V1.3.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 165).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[18]. (constraint file  d:/Users/paste/V1.3.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 166).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[18]. (constraint file  d:/Users/paste/V1.3.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 167).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[19]. (constraint file  d:/Users/paste/V1.3.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 168).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[19]. (constraint file  d:/Users/paste/V1.3.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 169).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[1]. (constraint file  d:/Users/paste/V1.3.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 170).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[1]. (constraint file  d:/Users/paste/V1.3.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 171).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[20]. (constraint file  d:/Users/paste/V1.3.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 172).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[20]. (constraint file  d:/Users/paste/V1.3.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 173).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[21]. (constraint file  d:/Users/paste/V1.3.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 174).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[21]. (constraint file  d:/Users/paste/V1.3.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 175).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[22]. (constraint file  d:/Users/paste/V1.3.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 176).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[22]. (constraint file  d:/Users/paste/V1.3.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 177).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[23]. (constraint file  d:/Users/paste/V1.3.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 178).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[23]. (constraint file  d:/Users/paste/V1.3.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 179).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[24]. (constraint file  d:/Users/paste/V1.3.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 180).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[24]. (constraint file  d:/Users/paste/V1.3.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 181).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[25]. (constraint file  d:/Users/paste/V1.3.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 182).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[25]. (constraint file  d:/Users/paste/V1.3.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 183).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[26]. (constraint file  d:/Users/paste/V1.3.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 184).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[26]. (constraint file  d:/Users/paste/V1.3.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 185).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[27]. (constraint file  d:/Users/paste/V1.3.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 186).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[27]. (constraint file  d:/Users/paste/V1.3.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 187).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[28]. (constraint file  d:/Users/paste/V1.3.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 188).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[28]. (constraint file  d:/Users/paste/V1.3.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 189).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[29]. (constraint file  d:/Users/paste/V1.3.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 190).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[29]. (constraint file  d:/Users/paste/V1.3.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 191).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[2]. (constraint file  d:/Users/paste/V1.3.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 192).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[2]. (constraint file  d:/Users/paste/V1.3.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 193).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[30]. (constraint file  d:/Users/paste/V1.3.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 194).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[30]. (constraint file  d:/Users/paste/V1.3.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 195).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[31]. (constraint file  d:/Users/paste/V1.3.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 196).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[31]. (constraint file  d:/Users/paste/V1.3.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 197).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[32]. (constraint file  d:/Users/paste/V1.3.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 198).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[32]. (constraint file  d:/Users/paste/V1.3.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 199).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[33]. (constraint file  d:/Users/paste/V1.3.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 200).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[33]. (constraint file  d:/Users/paste/V1.3.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 201).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[34]. (constraint file  d:/Users/paste/V1.3.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 202).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[34]. (constraint file  d:/Users/paste/V1.3.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 203).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[35]. (constraint file  d:/Users/paste/V1.3.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 204).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[35]. (constraint file  d:/Users/paste/V1.3.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 205).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[36]. (constraint file  d:/Users/paste/V1.3.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 206).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[36]. (constraint file  d:/Users/paste/V1.3.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 207).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[37]. (constraint file  d:/Users/paste/V1.3.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 208).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[37]. (constraint file  d:/Users/paste/V1.3.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 209).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[38]. (constraint file  d:/Users/paste/V1.3.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 210).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[38]. (constraint file  d:/Users/paste/V1.3.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 211).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[39]. (constraint file  d:/Users/paste/V1.3.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 212).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[39]. (constraint file  d:/Users/paste/V1.3.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 213).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[3]. (constraint file  d:/Users/paste/V1.3.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 214).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[3]. (constraint file  d:/Users/paste/V1.3.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 215).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[40]. (constraint file  d:/Users/paste/V1.3.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 216).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[40]. (constraint file  d:/Users/paste/V1.3.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 217).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[41]. (constraint file  d:/Users/paste/V1.3.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 218).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[41]. (constraint file  d:/Users/paste/V1.3.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 219).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[42]. (constraint file  d:/Users/paste/V1.3.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 220).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[42]. (constraint file  d:/Users/paste/V1.3.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 221).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[43]. (constraint file  d:/Users/paste/V1.3.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 222).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[43]. (constraint file  d:/Users/paste/V1.3.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 223).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[44]. (constraint file  d:/Users/paste/V1.3.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 224).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[44]. (constraint file  d:/Users/paste/V1.3.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 225).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[45]. (constraint file  d:/Users/paste/V1.3.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 226).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[45]. (constraint file  d:/Users/paste/V1.3.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 227).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[46]. (constraint file  d:/Users/paste/V1.3.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 228).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[46]. (constraint file  d:/Users/paste/V1.3.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 229).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[47]. (constraint file  d:/Users/paste/V1.3.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 230).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[47]. (constraint file  d:/Users/paste/V1.3.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 231).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[48]. (constraint file  d:/Users/paste/V1.3.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 232).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[48]. (constraint file  d:/Users/paste/V1.3.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 233).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[49]. (constraint file  d:/Users/paste/V1.3.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 234).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[49]. (constraint file  d:/Users/paste/V1.3.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 235).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[4]. (constraint file  d:/Users/paste/V1.3.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 236).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[4]. (constraint file  d:/Users/paste/V1.3.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 237).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[50]. (constraint file  d:/Users/paste/V1.3.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 238).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[50]. (constraint file  d:/Users/paste/V1.3.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 239).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[51]. (constraint file  d:/Users/paste/V1.3.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 240).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[51]. (constraint file  d:/Users/paste/V1.3.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 241).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[52]. (constraint file  d:/Users/paste/V1.3.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 242).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[52]. (constraint file  d:/Users/paste/V1.3.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 243).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[53]. (constraint file  d:/Users/paste/V1.3.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 244).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[53]. (constraint file  d:/Users/paste/V1.3.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 245).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[5]. (constraint file  d:/Users/paste/V1.3.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 246).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[5]. (constraint file  d:/Users/paste/V1.3.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 247).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[6]. (constraint file  d:/Users/paste/V1.3.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 248).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[6]. (constraint file  d:/Users/paste/V1.3.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 249).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[7]. (constraint file  d:/Users/paste/V1.3.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 250).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[7]. (constraint file  d:/Users/paste/V1.3.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 251).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[8]. (constraint file  d:/Users/paste/V1.3.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 252).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[8]. (constraint file  d:/Users/paste/V1.3.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 253).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[9]. (constraint file  d:/Users/paste/V1.3.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 254).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[9]. (constraint file  d:/Users/paste/V1.3.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 255).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ps_clk. (constraint file  d:/Users/paste/V1.3.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 256).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ps_clk. (constraint file  d:/Users/paste/V1.3.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 257).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ps_porb. (constraint file  d:/Users/paste/V1.3.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 258).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ps_porb. (constraint file  d:/Users/paste/V1.3.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 259).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ps_srstb. (constraint file  d:/Users/paste/V1.3.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 260).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ps_srstb. (constraint file  d:/Users/paste/V1.3.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 261).
Applied set_property DONT_TOUCH = true for design_1_wrapper0/design_1_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_wrapper0/design_1_i/processing_system7_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_wrapper0/design_1_i/axi_gpio_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_wrapper0/design_1_i/axi_gpio_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_wrapper0/design_1_i/axi_gpio_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_wrapper0/design_1_i/axi_gpio_3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_wrapper0/design_1_i/ps7_0_axi_periph/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_wrapper0/design_1_i/ps7_0_axi_periph. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_wrapper0/design_1_i/rst_ps7_0_50M. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_wrapper0/design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for extract_time_top/fft_multiplier_ifft/cmpy_0_tb. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for extract_time_top/rom/rom_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for extract_time_top/rom/rom_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for chan_10/pinv_B/inv/floating_multip_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for chan_10/pinv_B/inv/floating_multip_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for chan_10/pinv_B/martix_multip_0/floating_point_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for chan_10/pinv_B/martix_multip_0/floating_point_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for chan_10/pinv_B/martix_multip_0/floating_point_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for chan_10/multip/multip1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for chan_10/multip/multip2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for chan_10/multip/multip3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for chan_10/adder/add_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for chan_10/adder/add_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for chan_10/adder/add_3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for chan_10/pinv_B/martix_multip_0/floating_point_3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for chan_10/pinv_B/inv/floating_sub_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for chan_10/pinv_B/inv/floating_sub_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for chan_10/div/div. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for chan_10/pinv_B/inv/float_div. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for chan_10/int32_to_float/type_tran. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for chan_10/square_root. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for chan_10/float_to_int. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for extract_time_top/fft_multiplier_ifft/ifft/ifft_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for extract_time_top/fft_multiplier_ifft/channel1_to_fft/fft1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for extract_time_top/fft_multiplier_ifft/channel2_to_fft/fft2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ila_0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:24 ; elapsed = 00:00:23 . Memory (MB): peak = 1249.816 ; gain = 557.117
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'type_tran_state_reg' in module 'int32_to_float'
INFO: [Synth 8-5546] ROM "type_tran_indata" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "type_tran_outready" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "type_tran_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'div_b_valid_reg' into 'div_a_valid_reg' [D:/Users/paste/V1.3.srcs/sources_1/imports/new/div.v:50]
INFO: [Synth 8-4471] merging register 'add_b_valid_reg' into 'add_a_valid_reg' [D:/Users/paste/V1.3.srcs/sources_1/imports/new/add_3_3.v:87]
INFO: [Synth 8-4471] merging register 'multip_result2_ready_reg' into 'multip_result1_ready_reg' [D:/Users/paste/V1.3.srcs/sources_1/imports/new/inv.v:152]
INFO: [Synth 8-4471] merging register 'multip_a2_valid_public_reg' into 'multip_a1_valid_public_reg' [D:/Users/paste/V1.3.srcs/sources_1/imports/new/inv.v:381]
INFO: [Synth 8-4471] merging register 'multip_b2_valid_public_reg' into 'multip_a1_valid_public_reg' [D:/Users/paste/V1.3.srcs/sources_1/imports/new/inv.v:382]
INFO: [Synth 8-4471] merging register 'multip_b1_valid_det_reg' into 'multip_a1_valid_det_reg' [D:/Users/paste/V1.3.srcs/sources_1/imports/new/inv.v:516]
INFO: [Synth 8-4471] merging register 'multip_b2_valid_adjoint_reg' into 'multip_a2_valid_adjoint_reg' [D:/Users/paste/V1.3.srcs/sources_1/imports/new/inv.v:880]
INFO: [Synth 8-4471] merging register 'div_b_valid_reg' into 'div_a_valid_reg' [D:/Users/paste/V1.3.srcs/sources_1/imports/new/inv.v:203]
INFO: [Synth 8-4471] merging register 'add_b1_valid_reg' into 'add_a1_valid_reg' [D:/Users/paste/V1.3.srcs/sources_1/imports/new/inv.v:162]
INFO: [Synth 8-4471] merging register 'multip_b1_valid_reg' into 'multip_a1_valid_reg' [D:/Users/paste/V1.3.srcs/sources_1/imports/new/inv.v:134]
INFO: [Synth 8-4471] merging register 'multip_b2_valid_reg' into 'multip_a2_valid_reg' [D:/Users/paste/V1.3.srcs/sources_1/imports/new/inv.v:148]
INFO: [Synth 8-4471] merging register 'add_b2_valid_reg' into 'add_a2_valid_reg' [D:/Users/paste/V1.3.srcs/sources_1/imports/new/inv.v:176]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [D:/Users/paste/V1.3.srcs/sources_1/imports/new/inv.v:175]
INFO: [Synth 8-802] inferred FSM for state register 'public_state_reg' in module 'inv'
INFO: [Synth 8-802] inferred FSM for state register 'det_multip_state_reg' in module 'inv'
INFO: [Synth 8-802] inferred FSM for state register 'det_add_state_reg' in module 'inv'
INFO: [Synth 8-802] inferred FSM for state register 'adjoint_multip_state_reg' in module 'inv'
INFO: [Synth 8-802] inferred FSM for state register 'adjoint_add_state_reg' in module 'inv'
INFO: [Synth 8-802] inferred FSM for state register 'div_state_reg' in module 'inv'
INFO: [Synth 8-5544] ROM "public_state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "adjoint_caculate_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "adjoint_add_flag1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "multip_a2_data_adjoint" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "add_result2_ready" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "div_result_ready" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "div_a_data" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'sub_result_got_reg' into 'sub_start_reg' [D:/Users/paste/V1.3.srcs/sources_1/imports/new/martix_multip.v:146]
INFO: [Synth 8-4471] merging register 'result_got_0_reg' into 'result_got_1_reg' [D:/Users/paste/V1.3.srcs/sources_1/imports/new/martix_multip.v:104]
INFO: [Synth 8-4471] merging register 'result_got_2_reg' into 'result_got_1_reg' [D:/Users/paste/V1.3.srcs/sources_1/imports/new/martix_multip.v:132]
INFO: [Synth 8-4471] merging register 'multip_start_a1_reg' into 'multip_start_a0_reg' [D:/Users/paste/V1.3.srcs/sources_1/imports/new/martix_multip.v:111]
INFO: [Synth 8-4471] merging register 'multip_start_a2_reg' into 'multip_start_a0_reg' [D:/Users/paste/V1.3.srcs/sources_1/imports/new/martix_multip.v:125]
INFO: [Synth 8-4471] merging register 'multip_start_b0_reg' into 'multip_start_a0_reg' [D:/Users/paste/V1.3.srcs/sources_1/imports/new/martix_multip.v:100]
INFO: [Synth 8-4471] merging register 'multip_start_b1_reg' into 'multip_start_a0_reg' [D:/Users/paste/V1.3.srcs/sources_1/imports/new/martix_multip.v:114]
INFO: [Synth 8-4471] merging register 'multip_start_b2_reg' into 'multip_start_a0_reg' [D:/Users/paste/V1.3.srcs/sources_1/imports/new/martix_multip.v:128]
INFO: [Synth 8-802] inferred FSM for state register 'multip_state_reg' in module 'martix_multip'
INFO: [Synth 8-5546] ROM "multip_wait" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "multip_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'multip_b_valid_reg' into 'multip_a_valid_reg' [D:/Users/paste/V1.3.srcs/sources_1/imports/new/multip_3_3.v:76]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [D:/Users/paste/V1.3.srcs/sources_1/imports/new/chan_1.v:313]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [D:/Users/paste/V1.3.srcs/sources_1/imports/new/chan_1.v:314]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [D:/Users/paste/V1.3.srcs/sources_1/imports/new/chan_1.v:315]
INFO: [Synth 8-802] inferred FSM for state register 'tran_state_reg' in module 'chan_1'
INFO: [Synth 8-802] inferred FSM for state register 'div_state_reg' in module 'chan_1'
INFO: [Synth 8-802] inferred FSM for state register 'add_state_reg' in module 'chan_1'
INFO: [Synth 8-802] inferred FSM for state register 'multip_state_reg' in module 'chan_1'
INFO: [Synth 8-5544] ROM "tran_state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "div_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "add_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "multip_state" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
          type_tran_idle |                 0000000000000001 |                 0000000000000001
          type_tran_XYZ1 |                 0000000000000010 |                 0000000000000010
          type_tran_XYZ2 |                 0000000000000100 |                 0000000000000100
          type_tran_XYZ3 |                 0000000000001000 |                 0000000000001000
          type_tran_XYZ4 |                 0000000000010000 |                 0000000000010000
          type_tran_XYZ5 |                 0000000000100000 |                 0000000000100000
          type_tran_XYZ6 |                 0000000001000000 |                 0000000001000000
          type_tran_XYZ7 |                 0000000010000000 |                 0000000010000000
          type_tran_XYZ8 |                 0000000100000000 |                 0000000100000000
          type_tran_XYZ9 |                 0000001000000000 |                 0000001000000000
         type_tran_XYZ10 |                 0000010000000000 |                 0000010000000000
         type_tran_XYZ11 |                 0000100000000000 |                 0000100000000000
         type_tran_XYZ12 |                 0001000000000000 |                 0001000000000000
         type_tran_time1 |                 0010000000000000 |                 0010000000000000
         type_tran_time2 |                 0100000000000000 |                 0100000000000000
         type_tran_time3 |                 1000000000000000 |                 1000000000000000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'type_tran_state_reg' in module 'int32_to_float'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                div_idle |                       0000000001 |                       0000000001
                   div_1 |                       0000000010 |                       0000000010
                   div_2 |                       0000000100 |                       0000000100
                   div_3 |                       0000001000 |                       0000001000
                   div_4 |                       0000010000 |                       0000010000
                   div_5 |                       0000100000 |                       0000100000
                   div_6 |                       0001000000 |                       0001000000
                   div_7 |                       0010000000 |                       0010000000
                   div_8 |                       0100000000 |                       0100000000
                   div_9 |                       1000000000 |                       1000000000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'div_state_reg' in module 'inv'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
             public_idle |                             0001 |                             0001
                public_1 |                             0010 |                             0010
                public_2 |                             0100 |                             0100
                public_3 |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'public_state_reg' in module 'inv'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
     adjoint_multip_idle |                    0000000000001 |                    0000000000001
        adjoint_multip_1 |                    0000000000010 |                    0000000000010
        adjoint_multip_2 |                    0000000000100 |                    0000000000100
        adjoint_multip_3 |                    0000000001000 |                    0000000001000
        adjoint_multip_4 |                    0000000010000 |                    0000000010000
        adjoint_multip_5 |                    0000000100000 |                    0000000100000
        adjoint_multip_6 |                    0000001000000 |                    0000001000000
        adjoint_multip_7 |                    0000010000000 |                    0000010000000
        adjoint_multip_8 |                    0000100000000 |                    0000100000000
        adjoint_multip_9 |                    0001000000000 |                    0001000000000
       adjoint_multip_10 |                    0010000000000 |                    0010000000000
       adjoint_multip_11 |                    0100000000000 |                    0100000000000
       adjoint_multip_12 |                    1000000000000 |                    1000000000000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'adjoint_multip_state_reg' in module 'inv'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
        adjoint_add_idle |                       0000000001 |                       0000000001
           adjoint_add_1 |                       0000000010 |                       0000000010
           adjoint_add_2 |                       0000000100 |                       0000000100
           adjoint_add_3 |                       0000001000 |                       0000001000
           adjoint_add_4 |                       0000010000 |                       0000010000
           adjoint_add_5 |                       0000100000 |                       0000100000
           adjoint_add_6 |                       0001000000 |                       0001000000
           adjoint_add_7 |                       0010000000 |                       0010000000
           adjoint_add_8 |                       0100000000 |                       0100000000
           adjoint_add_9 |                       1000000000 |                       1000000000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'adjoint_add_state_reg' in module 'inv'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
         det_multip_idle |                          0000001 |                          0000001
            det_multip_1 |                          0000010 |                          0000010
            det_multip_2 |                          0000100 |                          0000100
            det_multip_3 |                          0001000 |                          0001000
            det_multip_4 |                          0010000 |                          0010000
            det_multip_5 |                          0100000 |                          0100000
            det_multip_6 |                          1000000 |                          1000000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'det_multip_state_reg' in module 'inv'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
            det_add_idle |                           000001 |                           000001
               det_add_1 |                           000010 |                           000010
               det_add_2 |                           000100 |                           000100
               det_add_3 |                           001000 |                           001000
               det_add_4 |                           010000 |                           010000
               det_add_5 |                           100000 |                           100000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'det_add_state_reg' in module 'inv'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    idle |                       0000000001 |                       0000000001
              multip_C00 |                       0000000010 |                       0000000010
              multip_C01 |                       0000000100 |                       0000000100
              multip_C02 |                       0000001000 |                       0000001000
              multip_C10 |                       0000010000 |                       0000010000
              multip_C11 |                       0000100000 |                       0000100000
              multip_C12 |                       0001000000 |                       0001000000
              multip_C20 |                       0010000000 |                       0010000000
              multip_C21 |                       0100000000 |                       0100000000
              multip_C22 |                       1000000000 |                       1000000000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'multip_state_reg' in module 'martix_multip'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                div_idle |                            00001 |                            00001
               div_time1 |                            00010 |                            00010
               div_time2 |                            00100 |                            00100
               div_time3 |                            01000 |                            01000
                  div_r0 |                            10000 |                            10000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'div_state_reg' in module 'chan_1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
             multip_idle |             00000000000000000001 |             00000000000000000001
           multip_deltaR |             00000000000000000010 |             00000000000000000010
              multip_Ax0 |             00000000000000000100 |             00000000000000000100
              multip_Ax1 |             00000000000000001000 |             00000000000000001000
              multip_Ax2 |             00000000000000010000 |             00000000000000010000
              multip_Ax3 |             00000000000000100000 |             00000000000000100000
          multip_deltaR2 |             00000000000001000000 |             00000000000001000000
                multip_K |             00000000000010000000 |             00000000000010000000
               multip_n1 |             00000000000100000000 |             00000000000100000000
               multip_n2 |             00000000001000000000 |             00000000001000000000
               multip_n3 |             00000000010000000000 |             00000000010000000000
               multip_m1 |             00000000100000000000 |             00000000100000000000
               multip_m2 |             00000001000000000000 |             00000001000000000000
               multip_m3 |             00000010000000000000 |             00000010000000000000
            multip_root1 |             00000100000000000000 |             00000100000000000000
            multip_root2 |             00001000000000000000 |             00001000000000000000
            multip_root3 |             00010000000000000000 |             00010000000000000000
              multip_r_1 |             00100000000000000000 |             00100000000000000000
              multip_r_2 |             01000000000000000000 |             01000000000000000000
              multip_xyz |             10000000000000000000 |             10000000000000000000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'multip_state_reg' in module 'chan_1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                add_idle |            000000000000000000001 |            000000000000000000001
             add_linear1 |            000000000000000000010 |            000000000000000000010
             add_linear2 |            000000000000000000100 |            000000000000000000100
             add_linear3 |            000000000000000001000 |            000000000000000001000
                  add_K1 |            000000000000000010000 |            000000000000000010000
                  add_K2 |            000000000000000100000 |            000000000000000100000
                  add_K3 |            000000000000001000000 |            000000000000001000000
                  add_K4 |            000000000000010000000 |            000000000000010000000
                  add_K5 |            000000000000100000000 |            000000000000100000000
                  add_K6 |            000000000001000000000 |            000000000001000000000
                  add_n1 |            000000000010000000000 |            000000000010000000000
                  add_n2 |            000000000100000000000 |            000000000100000000000
                  add_m1 |            000000001000000000000 |            000000001000000000000
                  add_m2 |            000000010000000000000 |            000000010000000000000
               add_root1 |            000000100000000000000 |            000000100000000000000
               add_root2 |            000001000000000000000 |            000001000000000000000
               add_root3 |            000010000000000000000 |            000010000000000000000
               add_root4 |            000100000000000000000 |            000100000000000000000
                 add_r_1 |            001000000000000000000 |            001000000000000000000
                 add_r_2 |            010000000000000000000 |            010000000000000000000
                 add_xyz |            100000000000000000000 |            100000000000000000000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'add_state_reg' in module 'chan_1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
               tran_idle |                             0001 |                             0001
                 tran_s1 |                             0010 |                             0010
                 tran_s2 |                             0100 |                             0100
                 tran_s3 |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'tran_state_reg' in module 'chan_1'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:28 ; elapsed = 00:00:27 . Memory (MB): peak = 1249.816 ; gain = 557.117
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------+------------+----------+
|      |RTL Partition |Replication |Instances |
+------+--------------+------------+----------+
|1     |chan_1__GB0   |           1|     44736|
|2     |chan_1__GB1   |           1|     24293|
|3     |chan_1__GB2   |           1|     45171|
|4     |top__GC0      |           1|      8718|
+------+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 7     
	   2 Input     46 Bit       Adders := 1     
	   2 Input     45 Bit       Adders := 2     
	   2 Input     32 Bit       Adders := 3     
	   2 Input     14 Bit       Adders := 1     
	   2 Input     13 Bit       Adders := 6     
	   2 Input     12 Bit       Adders := 6     
	   2 Input     10 Bit       Adders := 8     
	   2 Input      8 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 11    
+---Registers : 
	              768 Bit    Registers := 1     
	              192 Bit    Registers := 28    
	               80 Bit    Registers := 1     
	               64 Bit    Registers := 154   
	               45 Bit    Registers := 4     
	               32 Bit    Registers := 12    
	               14 Bit    Registers := 1     
	               10 Bit    Registers := 16    
	                8 Bit    Registers := 4     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 11    
	                2 Bit    Registers := 6     
	                1 Bit    Registers := 79    
+---Muxes : 
	  17 Input    768 Bit        Muxes := 2     
	   2 Input    768 Bit        Muxes := 1     
	  17 Input    192 Bit        Muxes := 1     
	   2 Input    192 Bit        Muxes := 16    
	  11 Input    192 Bit        Muxes := 3     
	  10 Input    192 Bit        Muxes := 3     
	   3 Input    192 Bit        Muxes := 3     
	   2 Input     64 Bit        Muxes := 39    
	   6 Input     64 Bit        Muxes := 2     
	  21 Input     64 Bit        Muxes := 6     
	  22 Input     64 Bit        Muxes := 9     
	   5 Input     64 Bit        Muxes := 5     
	   3 Input     64 Bit        Muxes := 1     
	  11 Input     64 Bit        Muxes := 10    
	  14 Input     64 Bit        Muxes := 2     
	   8 Input     64 Bit        Muxes := 2     
	   7 Input     64 Bit        Muxes := 2     
	   2 Input     63 Bit        Muxes := 1     
	   2 Input     45 Bit        Muxes := 1     
	   2 Input     34 Bit        Muxes := 2     
	  17 Input     32 Bit        Muxes := 1     
	  22 Input     21 Bit        Muxes := 1     
	  21 Input     20 Bit        Muxes := 1     
	  17 Input     16 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 2     
	  14 Input     13 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 6     
	   2 Input     11 Bit        Muxes := 6     
	  11 Input     10 Bit        Muxes := 4     
	   3 Input     10 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 10    
	   2 Input      8 Bit        Muxes := 2     
	   8 Input      7 Bit        Muxes := 1     
	   7 Input      6 Bit        Muxes := 1     
	   6 Input      5 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 2     
	  11 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 24    
	  17 Input      3 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 9     
	   5 Input      3 Bit        Muxes := 2     
	  11 Input      3 Bit        Muxes := 2     
	  14 Input      3 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 123   
	  17 Input      1 Bit        Muxes := 8     
	   3 Input      1 Bit        Muxes := 37    
	   6 Input      1 Bit        Muxes := 12    
	  21 Input      1 Bit        Muxes := 36    
	  22 Input      1 Bit        Muxes := 33    
	   5 Input      1 Bit        Muxes := 19    
	  11 Input      1 Bit        Muxes := 36    
	  14 Input      1 Bit        Muxes := 10    
	   8 Input      1 Bit        Muxes := 7     
	   7 Input      1 Bit        Muxes := 10    
	  10 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module int32_to_float 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	              768 Bit    Registers := 1     
	              192 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	  17 Input    768 Bit        Muxes := 2     
	   2 Input    768 Bit        Muxes := 1     
	  17 Input    192 Bit        Muxes := 1     
	   2 Input    192 Bit        Muxes := 1     
	   2 Input     64 Bit        Muxes := 2     
	  17 Input     32 Bit        Muxes := 1     
	  17 Input     16 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	  17 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
	  17 Input      1 Bit        Muxes := 8     
Module div 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
	   3 Input      1 Bit        Muxes := 4     
Module multip_3_3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 9     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 10    
Module add_3_3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 9     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
	   3 Input      1 Bit        Muxes := 4     
Module matrix_tran__1 
Detailed RTL Component Info : 
+---Registers : 
	              192 Bit    Registers := 3     
	                1 Bit    Registers := 1     
Module inv 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 4     
	   2 Input      3 Bit       Adders := 6     
+---Registers : 
	              192 Bit    Registers := 3     
	               64 Bit    Registers := 34    
	                3 Bit    Registers := 6     
	                1 Bit    Registers := 24    
+---Muxes : 
	  11 Input    192 Bit        Muxes := 3     
	   2 Input    192 Bit        Muxes := 3     
	   2 Input     64 Bit        Muxes := 10    
	   3 Input     64 Bit        Muxes := 1     
	  11 Input     64 Bit        Muxes := 4     
	   5 Input     64 Bit        Muxes := 4     
	  14 Input     64 Bit        Muxes := 2     
	   8 Input     64 Bit        Muxes := 2     
	   7 Input     64 Bit        Muxes := 2     
	  14 Input     13 Bit        Muxes := 1     
	  11 Input     10 Bit        Muxes := 2     
	   8 Input      7 Bit        Muxes := 1     
	   7 Input      6 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 12    
	   3 Input      3 Bit        Muxes := 6     
	  11 Input      3 Bit        Muxes := 2     
	   5 Input      3 Bit        Muxes := 1     
	  14 Input      3 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 39    
	   3 Input      1 Bit        Muxes := 23    
	  11 Input      1 Bit        Muxes := 28    
	   5 Input      1 Bit        Muxes := 11    
	  14 Input      1 Bit        Muxes := 10    
	   8 Input      1 Bit        Muxes := 7     
	   7 Input      1 Bit        Muxes := 10    
Module martix_multip 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	              192 Bit    Registers := 3     
	               64 Bit    Registers := 8     
	               10 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	  10 Input    192 Bit        Muxes := 3     
	   2 Input    192 Bit        Muxes := 6     
	   3 Input    192 Bit        Muxes := 3     
	  11 Input     64 Bit        Muxes := 6     
	   2 Input     64 Bit        Muxes := 2     
	   3 Input     10 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 4     
	  11 Input     10 Bit        Muxes := 2     
	  11 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	  11 Input      1 Bit        Muxes := 8     
	  10 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 3     
Module matrix_tran 
Detailed RTL Component Info : 
+---Registers : 
	              192 Bit    Registers := 3     
	                1 Bit    Registers := 1     
Module pinv 
Detailed RTL Component Info : 
+---Registers : 
	              192 Bit    Registers := 12    
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input    192 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 2     
Module chan_1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 3     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	              192 Bit    Registers := 3     
	               64 Bit    Registers := 91    
	               32 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 24    
+---Muxes : 
	   6 Input     64 Bit        Muxes := 2     
	   2 Input     64 Bit        Muxes := 25    
	  21 Input     64 Bit        Muxes := 6     
	  22 Input     64 Bit        Muxes := 9     
	   5 Input     64 Bit        Muxes := 1     
	   2 Input     63 Bit        Muxes := 1     
	  22 Input     21 Bit        Muxes := 1     
	  21 Input     20 Bit        Muxes := 1     
	   6 Input      5 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   3 Input      3 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 26    
	   6 Input      1 Bit        Muxes := 12    
	  21 Input      1 Bit        Muxes := 36    
	  22 Input      1 Bit        Muxes := 33    
	   3 Input      1 Bit        Muxes := 3     
	   5 Input      1 Bit        Muxes := 8     
Module rom 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   2 Input     13 Bit       Adders := 3     
	   2 Input     10 Bit       Adders := 3     
+---Registers : 
	               10 Bit    Registers := 8     
	                8 Bit    Registers := 2     
	                2 Bit    Registers := 6     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 6     
	   2 Input     10 Bit        Muxes := 3     
	   3 Input      2 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 15    
	   4 Input      1 Bit        Muxes := 3     
Module channel1_to_fft 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     14 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               14 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 2     
Module channel2_to_fft 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module ifft 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               80 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fft_multiplier_ifft 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     46 Bit       Adders := 1     
	   2 Input     45 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     34 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module extract_time_top 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     45 Bit       Adders := 1     
	   2 Input     13 Bit       Adders := 3     
	   2 Input     12 Bit       Adders := 6     
	   2 Input     10 Bit       Adders := 3     
+---Registers : 
	               45 Bit    Registers := 4     
	               32 Bit    Registers := 6     
	               10 Bit    Registers := 6     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     45 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 6     
	   2 Input     10 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "type_tran_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "multip_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "add_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "multip_state" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3331] design top has unconnected port clk
INFO: [Synth 8-3333] propagating constant 1 across sequential element (chan_10/i_0/div/div_result_ready_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (chan_10/i_0/multip/multip_result_ready_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (chan_10/i_0/int32_to_float/type_tran_outready_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (chan_10/i_1/adder/add_result_ready_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (chan_10/i_2/pinv_B/inv/add_result2_ready_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (chan_10/i_2/pinv_B/inv/multip_result1_ready_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (chan_10/i_2/pinv_B/inv/add_result1_ready_reg)
INFO: [Synth 8-3886] merging instance 'chan_10/i_2/pinv_B/matrix_tran_0/tran_A_0_reg[128]' (FDCE) to 'chan_10/i_2/pinv_B/matrix_tran_0/tran_A_2_reg[128]'
INFO: [Synth 8-3886] merging instance 'chan_10/i_2/pinv_B/matrix_tran_0/tran_A_2_reg[128]' (FDCE) to 'chan_10/i_2/pinv_B/matrix_tran_0/tran_A_1_reg[128]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (chan_10/i_2/pinv_B/matrix_tran_0/\tran_A_1_reg[128] )
INFO: [Synth 8-3886] merging instance 'chan_10/i_2/pinv_B/inv/matrix/tran_A_0_reg[128]' (FDCE) to 'chan_10/i_2/pinv_B/inv/matrix/tran_A_2_reg[128]'
INFO: [Synth 8-3886] merging instance 'chan_10/i_2/pinv_B/inv/matrix/tran_A_1_reg[128]' (FDCE) to 'chan_10/i_2/pinv_B/inv/matrix/tran_A_2_reg[128]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (chan_10/i_2/pinv_B/inv/matrix/\tran_A_2_reg[128] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (chan_10/i_2/pinv_B/inv/div_result_ready_reg)
INFO: [Synth 8-3886] merging instance 'i_0/extract_time_top/fft_multiplier_ifft/channel2_to_fft/s_axis_data_tdata_reg[16]' (FDC) to 'i_0/extract_time_top/fft_multiplier_ifft/ifft/s_axis_data_tdata_reg[79]'
INFO: [Synth 8-3886] merging instance 'i_0/extract_time_top/fft_multiplier_ifft/channel2_to_fft/s_axis_data_tdata_reg[17]' (FDC) to 'i_0/extract_time_top/fft_multiplier_ifft/ifft/s_axis_data_tdata_reg[79]'
INFO: [Synth 8-3886] merging instance 'i_0/extract_time_top/fft_multiplier_ifft/channel2_to_fft/s_axis_data_tdata_reg[18]' (FDC) to 'i_0/extract_time_top/fft_multiplier_ifft/ifft/s_axis_data_tdata_reg[79]'
INFO: [Synth 8-3886] merging instance 'i_0/extract_time_top/fft_multiplier_ifft/channel2_to_fft/s_axis_data_tdata_reg[19]' (FDC) to 'i_0/extract_time_top/fft_multiplier_ifft/ifft/s_axis_data_tdata_reg[79]'
INFO: [Synth 8-3886] merging instance 'i_0/extract_time_top/fft_multiplier_ifft/channel2_to_fft/s_axis_data_tdata_reg[20]' (FDC) to 'i_0/extract_time_top/fft_multiplier_ifft/ifft/s_axis_data_tdata_reg[79]'
INFO: [Synth 8-3886] merging instance 'i_0/extract_time_top/fft_multiplier_ifft/channel2_to_fft/s_axis_data_tdata_reg[21]' (FDC) to 'i_0/extract_time_top/fft_multiplier_ifft/ifft/s_axis_data_tdata_reg[79]'
INFO: [Synth 8-3886] merging instance 'i_0/extract_time_top/fft_multiplier_ifft/channel2_to_fft/s_axis_data_tdata_reg[22]' (FDC) to 'i_0/extract_time_top/fft_multiplier_ifft/ifft/s_axis_data_tdata_reg[79]'
INFO: [Synth 8-3886] merging instance 'i_0/extract_time_top/fft_multiplier_ifft/channel2_to_fft/s_axis_data_tdata_reg[23]' (FDC) to 'i_0/extract_time_top/fft_multiplier_ifft/ifft/s_axis_data_tdata_reg[79]'
INFO: [Synth 8-3886] merging instance 'i_0/extract_time_top/fft_multiplier_ifft/channel2_to_fft/s_axis_data_tdata_reg[24]' (FDC) to 'i_0/extract_time_top/fft_multiplier_ifft/ifft/s_axis_data_tdata_reg[79]'
INFO: [Synth 8-3886] merging instance 'i_0/extract_time_top/fft_multiplier_ifft/channel2_to_fft/s_axis_data_tdata_reg[25]' (FDC) to 'i_0/extract_time_top/fft_multiplier_ifft/ifft/s_axis_data_tdata_reg[79]'
INFO: [Synth 8-3886] merging instance 'i_0/extract_time_top/fft_multiplier_ifft/channel2_to_fft/s_axis_data_tdata_reg[26]' (FDC) to 'i_0/extract_time_top/fft_multiplier_ifft/ifft/s_axis_data_tdata_reg[79]'
INFO: [Synth 8-3886] merging instance 'i_0/extract_time_top/fft_multiplier_ifft/channel2_to_fft/s_axis_data_tdata_reg[27]' (FDC) to 'i_0/extract_time_top/fft_multiplier_ifft/ifft/s_axis_data_tdata_reg[79]'
INFO: [Synth 8-3886] merging instance 'i_0/extract_time_top/fft_multiplier_ifft/channel2_to_fft/s_axis_data_tdata_reg[28]' (FDC) to 'i_0/extract_time_top/fft_multiplier_ifft/ifft/s_axis_data_tdata_reg[79]'
INFO: [Synth 8-3886] merging instance 'i_0/extract_time_top/fft_multiplier_ifft/channel2_to_fft/s_axis_data_tdata_reg[29]' (FDC) to 'i_0/extract_time_top/fft_multiplier_ifft/ifft/s_axis_data_tdata_reg[79]'
INFO: [Synth 8-3886] merging instance 'i_0/extract_time_top/fft_multiplier_ifft/channel2_to_fft/s_axis_data_tdata_reg[30]' (FDC) to 'i_0/extract_time_top/fft_multiplier_ifft/ifft/s_axis_data_tdata_reg[79]'
INFO: [Synth 8-3886] merging instance 'i_0/extract_time_top/fft_multiplier_ifft/channel2_to_fft/s_axis_data_tdata_reg[31]' (FDC) to 'i_0/extract_time_top/fft_multiplier_ifft/ifft/s_axis_data_tdata_reg[79]'
INFO: [Synth 8-3886] merging instance 'i_0/extract_time_top/fft_multiplier_ifft/channel1_to_fft/s_axis_data_tdata_reg[16]' (FDC) to 'i_0/extract_time_top/fft_multiplier_ifft/ifft/s_axis_data_tdata_reg[79]'
INFO: [Synth 8-3886] merging instance 'i_0/extract_time_top/fft_multiplier_ifft/channel1_to_fft/s_axis_data_tdata_reg[17]' (FDC) to 'i_0/extract_time_top/fft_multiplier_ifft/ifft/s_axis_data_tdata_reg[79]'
INFO: [Synth 8-3886] merging instance 'i_0/extract_time_top/fft_multiplier_ifft/channel1_to_fft/s_axis_data_tdata_reg[18]' (FDC) to 'i_0/extract_time_top/fft_multiplier_ifft/ifft/s_axis_data_tdata_reg[79]'
INFO: [Synth 8-3886] merging instance 'i_0/extract_time_top/fft_multiplier_ifft/channel1_to_fft/s_axis_data_tdata_reg[19]' (FDC) to 'i_0/extract_time_top/fft_multiplier_ifft/ifft/s_axis_data_tdata_reg[79]'
INFO: [Synth 8-3886] merging instance 'i_0/extract_time_top/fft_multiplier_ifft/channel1_to_fft/s_axis_data_tdata_reg[20]' (FDC) to 'i_0/extract_time_top/fft_multiplier_ifft/ifft/s_axis_data_tdata_reg[79]'
INFO: [Synth 8-3886] merging instance 'i_0/extract_time_top/fft_multiplier_ifft/channel1_to_fft/s_axis_data_tdata_reg[21]' (FDC) to 'i_0/extract_time_top/fft_multiplier_ifft/ifft/s_axis_data_tdata_reg[79]'
INFO: [Synth 8-3886] merging instance 'i_0/extract_time_top/fft_multiplier_ifft/channel1_to_fft/s_axis_data_tdata_reg[22]' (FDC) to 'i_0/extract_time_top/fft_multiplier_ifft/ifft/s_axis_data_tdata_reg[79]'
INFO: [Synth 8-3886] merging instance 'i_0/extract_time_top/fft_multiplier_ifft/channel1_to_fft/s_axis_data_tdata_reg[23]' (FDC) to 'i_0/extract_time_top/fft_multiplier_ifft/ifft/s_axis_data_tdata_reg[79]'
INFO: [Synth 8-3886] merging instance 'i_0/extract_time_top/fft_multiplier_ifft/channel1_to_fft/s_axis_data_tdata_reg[24]' (FDC) to 'i_0/extract_time_top/fft_multiplier_ifft/ifft/s_axis_data_tdata_reg[79]'
INFO: [Synth 8-3886] merging instance 'i_0/extract_time_top/fft_multiplier_ifft/channel1_to_fft/s_axis_data_tdata_reg[25]' (FDC) to 'i_0/extract_time_top/fft_multiplier_ifft/ifft/s_axis_data_tdata_reg[79]'
INFO: [Synth 8-3886] merging instance 'i_0/extract_time_top/fft_multiplier_ifft/channel1_to_fft/s_axis_data_tdata_reg[26]' (FDC) to 'i_0/extract_time_top/fft_multiplier_ifft/ifft/s_axis_data_tdata_reg[79]'
INFO: [Synth 8-3886] merging instance 'i_0/extract_time_top/fft_multiplier_ifft/channel1_to_fft/s_axis_data_tdata_reg[27]' (FDC) to 'i_0/extract_time_top/fft_multiplier_ifft/ifft/s_axis_data_tdata_reg[79]'
INFO: [Synth 8-3886] merging instance 'i_0/extract_time_top/fft_multiplier_ifft/channel1_to_fft/s_axis_data_tdata_reg[28]' (FDC) to 'i_0/extract_time_top/fft_multiplier_ifft/ifft/s_axis_data_tdata_reg[79]'
INFO: [Synth 8-3886] merging instance 'i_0/extract_time_top/fft_multiplier_ifft/channel1_to_fft/s_axis_data_tdata_reg[29]' (FDC) to 'i_0/extract_time_top/fft_multiplier_ifft/ifft/s_axis_data_tdata_reg[79]'
INFO: [Synth 8-3886] merging instance 'i_0/extract_time_top/fft_multiplier_ifft/channel1_to_fft/s_axis_data_tdata_reg[30]' (FDC) to 'i_0/extract_time_top/fft_multiplier_ifft/ifft/s_axis_data_tdata_reg[79]'
INFO: [Synth 8-3886] merging instance 'i_0/extract_time_top/fft_multiplier_ifft/channel1_to_fft/s_axis_data_tdata_reg[31]' (FDC) to 'i_0/extract_time_top/fft_multiplier_ifft/ifft/s_axis_data_tdata_reg[79]'
INFO: [Synth 8-3886] merging instance 'i_0/extract_time_top/fft_multiplier_ifft/ifft/s_axis_data_tdata_reg[34]' (FDC) to 'i_0/extract_time_top/fft_multiplier_ifft/ifft/s_axis_data_tdata_reg[79]'
INFO: [Synth 8-3886] merging instance 'i_0/extract_time_top/fft_multiplier_ifft/ifft/s_axis_data_tdata_reg[35]' (FDC) to 'i_0/extract_time_top/fft_multiplier_ifft/ifft/s_axis_data_tdata_reg[79]'
INFO: [Synth 8-3886] merging instance 'i_0/extract_time_top/fft_multiplier_ifft/ifft/s_axis_data_tdata_reg[36]' (FDC) to 'i_0/extract_time_top/fft_multiplier_ifft/ifft/s_axis_data_tdata_reg[79]'
INFO: [Synth 8-3886] merging instance 'i_0/extract_time_top/fft_multiplier_ifft/ifft/s_axis_data_tdata_reg[37]' (FDC) to 'i_0/extract_time_top/fft_multiplier_ifft/ifft/s_axis_data_tdata_reg[79]'
INFO: [Synth 8-3886] merging instance 'i_0/extract_time_top/fft_multiplier_ifft/ifft/s_axis_data_tdata_reg[38]' (FDC) to 'i_0/extract_time_top/fft_multiplier_ifft/ifft/s_axis_data_tdata_reg[79]'
INFO: [Synth 8-3886] merging instance 'i_0/extract_time_top/fft_multiplier_ifft/ifft/s_axis_data_tdata_reg[39]' (FDC) to 'i_0/extract_time_top/fft_multiplier_ifft/ifft/s_axis_data_tdata_reg[79]'
INFO: [Synth 8-3886] merging instance 'i_0/extract_time_top/fft_multiplier_ifft/ifft/s_axis_data_tdata_reg[74]' (FDC) to 'i_0/extract_time_top/fft_multiplier_ifft/ifft/s_axis_data_tdata_reg[79]'
INFO: [Synth 8-3886] merging instance 'i_0/extract_time_top/fft_multiplier_ifft/ifft/s_axis_data_tdata_reg[75]' (FDC) to 'i_0/extract_time_top/fft_multiplier_ifft/ifft/s_axis_data_tdata_reg[79]'
INFO: [Synth 8-3886] merging instance 'i_0/extract_time_top/fft_multiplier_ifft/ifft/s_axis_data_tdata_reg[76]' (FDC) to 'i_0/extract_time_top/fft_multiplier_ifft/ifft/s_axis_data_tdata_reg[79]'
INFO: [Synth 8-3886] merging instance 'i_0/extract_time_top/fft_multiplier_ifft/ifft/s_axis_data_tdata_reg[77]' (FDC) to 'i_0/extract_time_top/fft_multiplier_ifft/ifft/s_axis_data_tdata_reg[79]'
INFO: [Synth 8-3886] merging instance 'i_0/extract_time_top/fft_multiplier_ifft/ifft/s_axis_data_tdata_reg[78]' (FDC) to 'i_0/extract_time_top/fft_multiplier_ifft/ifft/s_axis_data_tdata_reg[79]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/extract_time_top/\fft_multiplier_ifft/ifft/s_axis_data_tdata_reg[79] )
INFO: [Synth 8-3886] merging instance 'i_0/extract_time_top/channel3_time_reg[13]' (FDCE) to 'i_0/extract_time_top/channel3_time_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_0/extract_time_top/channel3_time_reg[14]' (FDCE) to 'i_0/extract_time_top/channel3_time_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_0/extract_time_top/channel3_time_reg[15]' (FDCE) to 'i_0/extract_time_top/channel3_time_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_0/extract_time_top/channel3_time_reg[16]' (FDCE) to 'i_0/extract_time_top/channel3_time_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_0/extract_time_top/channel3_time_reg[17]' (FDCE) to 'i_0/extract_time_top/channel3_time_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_0/extract_time_top/channel3_time_reg[18]' (FDCE) to 'i_0/extract_time_top/channel3_time_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_0/extract_time_top/channel3_time_reg[19]' (FDCE) to 'i_0/extract_time_top/channel3_time_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_0/extract_time_top/channel3_time_reg[20]' (FDCE) to 'i_0/extract_time_top/channel3_time_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_0/extract_time_top/channel3_time_reg[21]' (FDCE) to 'i_0/extract_time_top/channel3_time_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_0/extract_time_top/channel3_time_reg[22]' (FDCE) to 'i_0/extract_time_top/channel3_time_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_0/extract_time_top/channel3_time_reg[23]' (FDCE) to 'i_0/extract_time_top/channel3_time_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_0/extract_time_top/channel3_time_reg[24]' (FDCE) to 'i_0/extract_time_top/channel3_time_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_0/extract_time_top/channel3_time_reg[25]' (FDCE) to 'i_0/extract_time_top/channel3_time_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_0/extract_time_top/channel3_time_reg[26]' (FDCE) to 'i_0/extract_time_top/channel3_time_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_0/extract_time_top/channel3_time_reg[27]' (FDCE) to 'i_0/extract_time_top/channel3_time_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_0/extract_time_top/channel3_time_reg[28]' (FDCE) to 'i_0/extract_time_top/channel3_time_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_0/extract_time_top/channel3_time_reg[29]' (FDCE) to 'i_0/extract_time_top/channel3_time_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_0/extract_time_top/channel3_time_reg[30]' (FDCE) to 'i_0/extract_time_top/channel3_time_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/extract_time_top/\channel3_time_reg[31] )
INFO: [Synth 8-3886] merging instance 'i_0/extract_time_top/channel2_time_reg[13]' (FDCE) to 'i_0/extract_time_top/channel2_time_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_0/extract_time_top/channel2_time_reg[14]' (FDCE) to 'i_0/extract_time_top/channel2_time_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_0/extract_time_top/channel2_time_reg[15]' (FDCE) to 'i_0/extract_time_top/channel2_time_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_0/extract_time_top/channel2_time_reg[16]' (FDCE) to 'i_0/extract_time_top/channel2_time_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_0/extract_time_top/channel2_time_reg[17]' (FDCE) to 'i_0/extract_time_top/channel2_time_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_0/extract_time_top/channel2_time_reg[18]' (FDCE) to 'i_0/extract_time_top/channel2_time_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_0/extract_time_top/channel2_time_reg[19]' (FDCE) to 'i_0/extract_time_top/channel2_time_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_0/extract_time_top/channel2_time_reg[20]' (FDCE) to 'i_0/extract_time_top/channel2_time_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_0/extract_time_top/channel2_time_reg[21]' (FDCE) to 'i_0/extract_time_top/channel2_time_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_0/extract_time_top/channel2_time_reg[22]' (FDCE) to 'i_0/extract_time_top/channel2_time_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_0/extract_time_top/channel2_time_reg[23]' (FDCE) to 'i_0/extract_time_top/channel2_time_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_0/extract_time_top/channel2_time_reg[24]' (FDCE) to 'i_0/extract_time_top/channel2_time_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_0/extract_time_top/channel2_time_reg[25]' (FDCE) to 'i_0/extract_time_top/channel2_time_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_0/extract_time_top/channel2_time_reg[26]' (FDCE) to 'i_0/extract_time_top/channel2_time_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_0/extract_time_top/channel2_time_reg[27]' (FDCE) to 'i_0/extract_time_top/channel2_time_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_0/extract_time_top/channel2_time_reg[28]' (FDCE) to 'i_0/extract_time_top/channel2_time_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_0/extract_time_top/channel2_time_reg[29]' (FDCE) to 'i_0/extract_time_top/channel2_time_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_0/extract_time_top/channel2_time_reg[30]' (FDCE) to 'i_0/extract_time_top/channel2_time_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/extract_time_top/\channel2_time_reg[31] )
INFO: [Synth 8-3886] merging instance 'i_0/extract_time_top/channel1_time_reg[13]' (FDCE) to 'i_0/extract_time_top/channel1_time_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_0/extract_time_top/channel1_time_reg[14]' (FDCE) to 'i_0/extract_time_top/channel1_time_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_0/extract_time_top/channel1_time_reg[15]' (FDCE) to 'i_0/extract_time_top/channel1_time_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_0/extract_time_top/channel1_time_reg[16]' (FDCE) to 'i_0/extract_time_top/channel1_time_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_0/extract_time_top/channel1_time_reg[17]' (FDCE) to 'i_0/extract_time_top/channel1_time_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_0/extract_time_top/channel1_time_reg[18]' (FDCE) to 'i_0/extract_time_top/channel1_time_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_0/extract_time_top/channel1_time_reg[19]' (FDCE) to 'i_0/extract_time_top/channel1_time_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_0/extract_time_top/channel1_time_reg[20]' (FDCE) to 'i_0/extract_time_top/channel1_time_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_0/extract_time_top/channel1_time_reg[21]' (FDCE) to 'i_0/extract_time_top/channel1_time_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_0/extract_time_top/channel1_time_reg[22]' (FDCE) to 'i_0/extract_time_top/channel1_time_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_0/extract_time_top/channel1_time_reg[23]' (FDCE) to 'i_0/extract_time_top/channel1_time_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_0/extract_time_top/channel1_time_reg[24]' (FDCE) to 'i_0/extract_time_top/channel1_time_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_0/extract_time_top/channel1_time_reg[25]' (FDCE) to 'i_0/extract_time_top/channel1_time_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_0/extract_time_top/channel1_time_reg[26]' (FDCE) to 'i_0/extract_time_top/channel1_time_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_0/extract_time_top/channel1_time_reg[27]' (FDCE) to 'i_0/extract_time_top/channel1_time_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_0/extract_time_top/channel1_time_reg[28]' (FDCE) to 'i_0/extract_time_top/channel1_time_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_0/extract_time_top/channel1_time_reg[29]' (FDCE) to 'i_0/extract_time_top/channel1_time_reg[31]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/extract_time_top/\channel1_time_reg[31] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:10 ; elapsed = 00:01:09 . Memory (MB): peak = 1249.816 ; gain = 557.117
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------+------------+----------+
|      |RTL Partition |Replication |Instances |
+------+--------------+------------+----------+
|1     |chan_1__GB0   |           1|     13751|
|2     |chan_1__GB1   |           1|     13542|
|3     |chan_1__GB2   |           1|     20889|
|4     |top__GC0      |           1|      4386|
+------+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_wrapper0/design_1_i/processing_system7_0/FCLK_CLK0' to pin 'design_1_wrapper0/design_1_i/processing_system7_0/bbstub_FCLK_CLK0/O'
INFO: [Synth 8-5819] Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:21 ; elapsed = 00:01:21 . Memory (MB): peak = 1249.816 ; gain = 557.117
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:08 ; elapsed = 00:02:08 . Memory (MB): peak = 1393.551 ; gain = 700.852
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------+------------+----------+
|      |RTL Partition |Replication |Instances |
+------+--------------+------------+----------+
|1     |chan_1__GB2   |           1|     20801|
|2     |top__GC0      |           1|      4386|
|3     |chan_1_GT0    |           1|     26961|
+------+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:22 ; elapsed = 00:02:22 . Memory (MB): peak = 1403.277 ; gain = 710.578
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:26 ; elapsed = 00:02:26 . Memory (MB): peak = 1403.277 ; gain = 710.578
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:26 ; elapsed = 00:02:26 . Memory (MB): peak = 1403.277 ; gain = 710.578
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:29 ; elapsed = 00:02:29 . Memory (MB): peak = 1403.277 ; gain = 710.578
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:29 ; elapsed = 00:02:29 . Memory (MB): peak = 1403.277 ; gain = 710.578
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:31 ; elapsed = 00:02:31 . Memory (MB): peak = 1403.277 ; gain = 710.578
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:31 ; elapsed = 00:02:31 . Memory (MB): peak = 1403.277 ; gain = 710.578
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------------------------+----------+
|      |BlackBox name                   |Instances |
+------+--------------------------------+----------+
|1     |floating_point_5                |         1|
|2     |floating_point_4                |         1|
|3     |floating_point_1                |         6|
|4     |floating_point_2                |         2|
|5     |floating_point_3                |         1|
|6     |floating_point_0                |         8|
|7     |design_1_xbar_0                 |         1|
|8     |design_1_auto_pc_0              |         1|
|9     |design_1_axi_gpio_0_0           |         1|
|10    |design_1_axi_gpio_1_0           |         1|
|11    |design_1_axi_gpio_2_0           |         1|
|12    |design_1_axi_gpio_3_0           |         1|
|13    |design_1_processing_system7_0_0 |         1|
|14    |design_1_rst_ps7_0_50M_0        |         1|
|15    |cmpy_0                          |         1|
|16    |xfft_0                          |         2|
|17    |ifft_1                          |         1|
|18    |dist_mem_gen_0                  |         2|
|19    |ila_0                           |         1|
+------+--------------------------------+----------+

Report Cell Usage: 
+------+--------------------------------+------+
|      |Cell                            |Count |
+------+--------------------------------+------+
|1     |cmpy_0                          |     1|
|2     |design_1_auto_pc_0              |     1|
|3     |design_1_axi_gpio_0_0           |     1|
|4     |design_1_axi_gpio_1_0           |     1|
|5     |design_1_axi_gpio_2_0           |     1|
|6     |design_1_axi_gpio_3_0           |     1|
|7     |design_1_processing_system7_0_0 |     1|
|8     |design_1_rst_ps7_0_50M_0        |     1|
|9     |design_1_xbar_0                 |     1|
|10    |dist_mem_gen_0                  |     1|
|11    |dist_mem_gen_0__1               |     1|
|12    |floating_point_0                |     1|
|13    |floating_point_0__10            |     1|
|14    |floating_point_0__11            |     1|
|15    |floating_point_0__12            |     1|
|16    |floating_point_0__13            |     1|
|17    |floating_point_0__14            |     1|
|18    |floating_point_0__8             |     1|
|19    |floating_point_0__9             |     1|
|20    |floating_point_1                |     1|
|21    |floating_point_1__10            |     1|
|22    |floating_point_1__6             |     1|
|23    |floating_point_1__7             |     1|
|24    |floating_point_1__8             |     1|
|25    |floating_point_1__9             |     1|
|26    |floating_point_2                |     1|
|27    |floating_point_2__2             |     1|
|28    |floating_point_3                |     1|
|29    |floating_point_4                |     1|
|30    |floating_point_5                |     1|
|31    |ifft_1                          |     1|
|32    |ila_0                           |     1|
|33    |xfft_0                          |     1|
|34    |xfft_0__2                       |     1|
|35    |CARRY4                          |   140|
|36    |LUT1                            |   160|
|37    |LUT2                            |   230|
|38    |LUT3                            |  1838|
|39    |LUT4                            |  1898|
|40    |LUT5                            |  2495|
|41    |LUT6                            |  3328|
|42    |MUXF7                           |    76|
|43    |FDCE                            |  4827|
|44    |FDPE                            |    12|
|45    |FDRE                            | 12183|
|46    |FDSE                            |    21|
|47    |IBUF                            |     1|
+------+--------------------------------+------+

Report Instance Areas: 
+------+------------------------+----------------------------+------+
|      |Instance                |Module                      |Cells |
+------+------------------------+----------------------------+------+
|1     |top                     |                            | 30045|
|2     |  chan_10               |chan_1                      | 26794|
|3     |    adder               |add_3_3                     |  2835|
|4     |    div                 |div                         |   281|
|5     |    int32_to_float      |int32_to_float              |  2543|
|6     |    multip              |multip_3_3                  |  1148|
|7     |    pinv_B              |pinv                        | 12171|
|8     |      inv               |inv                         |  5749|
|9     |        matrix          |matrix_tran_0               |   832|
|10    |      martix_multip_0   |martix_multip               |  2023|
|11    |      matrix_tran_0     |matrix_tran                 |  1724|
|12    |  design_1_wrapper0     |design_1_wrapper            |  1118|
|13    |    design_1_i          |design_1                    |  1118|
|14    |      ps7_0_axi_periph  |design_1_ps7_0_axi_periph_0 |   662|
|15    |        s00_couplers    |s00_couplers_imp_UYSKKA     |   177|
|16    |  extract_time_top      |extract_time_top            |  2131|
|17    |    fft_multiplier_ifft |fft_multiplier_ifft         |  1079|
|18    |      channel1_to_fft   |channel1_to_fft             |   209|
|19    |      channel2_to_fft   |channel2_to_fft             |   175|
|20    |      ifft              |ifft                        |   479|
|21    |    rom                 |rom                         |   539|
+------+------------------------+----------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:31 ; elapsed = 00:02:31 . Memory (MB): peak = 1403.277 ; gain = 710.578
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:02:12 ; elapsed = 00:02:21 . Memory (MB): peak = 1403.277 ; gain = 458.988
Synthesis Optimization Complete : Time (s): cpu = 00:02:31 ; elapsed = 00:02:31 . Memory (MB): peak = 1403.277 ; gain = 710.578
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 216 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1403.277 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
298 Infos, 166 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:44 ; elapsed = 00:02:46 . Memory (MB): peak = 1403.277 ; gain = 982.730
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1403.277 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/Users/paste/V1.3.runs/synth_1/top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Nov 14 20:30:48 2020...
