0.6
2017.3
Oct  4 2017
20:01:51
/home/lovesy/Documents/Learning/CA/EXP4_Vivado/EXP4_Vivado.sim/sim_1/behav/xsim/glbl.v,1507081072,verilog,,,,glbl,,,,,,,,
/home/lovesy/Documents/Learning/CA/EXP4_Vivado/EXP4_Vivado.srcs/sim_1/new/SCPU_test.v,1514150820,verilog,,,,SCPU_test,,,,,,,,
/home/lovesy/Documents/Learning/CA/EXP4_Vivado/EXP4_Vivado.srcs/sources_1/imports/new/Forward.v,1510435567,verilog,,/home/lovesy/Documents/Learning/CA/EXP4_Vivado/EXP4_Vivado.srcs/sources_1/new/CP0.v,,Forward,,,,,,,,
/home/lovesy/Documents/Learning/CA/EXP4_Vivado/EXP4_Vivado.srcs/sources_1/ip/RAM_B/sim/RAM_B.v,1509792062,verilog,,/home/lovesy/Documents/Learning/CA/EXP4_Vivado/EXP4_Vivado.srcs/sources_1/ip/ROM_D/sim/ROM_D.v,,RAM_B,,,,,,,,
/home/lovesy/Documents/Learning/CA/EXP4_Vivado/EXP4_Vivado.srcs/sources_1/ip/ROM_D/sim/ROM_D.v,1514192947,verilog,,/home/lovesy/Documents/Learning/CA/EXP4_Vivado/EXP4_Vivado.srcs/sources_1/new/ALU.v,,ROM_D,,,,,,,,
/home/lovesy/Documents/Learning/CA/EXP4_Vivado/EXP4_Vivado.srcs/sources_1/new/ALU.v,1512846788,verilog,,/home/lovesy/Documents/Learning/CA/EXP4_Vivado/EXP4_Vivado.srcs/sources_1/new/Ext_32.v,,ALU,,,,,,,,
/home/lovesy/Documents/Learning/CA/EXP4_Vivado/EXP4_Vivado.srcs/sources_1/new/CP0.v,1514191546,verilog,,/home/lovesy/Documents/Learning/CA/EXP4_Vivado/EXP4_Vivado.srcs/sources_1/new/CP0Regs.v,,CP0,,,,,,,,
/home/lovesy/Documents/Learning/CA/EXP4_Vivado/EXP4_Vivado.srcs/sources_1/new/CP0Regs.v,1514162329,verilog,,/home/lovesy/Documents/Learning/CA/EXP4_Vivado/EXP4_Vivado.srcs/sim_1/new/SCPU_test.v,,CP0Regs,,,,,,,,
/home/lovesy/Documents/Learning/CA/EXP4_Vivado/EXP4_Vivado.srcs/sources_1/new/Control_Stall.v,1509011221,verilog,,/home/lovesy/Documents/Learning/CA/EXP4_Vivado/EXP4_Vivado.srcs/sources_1/new/Data_Stall.v,,Control_Stall,,,,,,,,
/home/lovesy/Documents/Learning/CA/EXP4_Vivado/EXP4_Vivado.srcs/sources_1/new/Data_Stall.v,1510417528,verilog,,/home/lovesy/Documents/Learning/CA/EXP4_Vivado/EXP4_Vivado.srcs/sources_1/imports/new/Forward.v,,Data_Stall,,,,,,,,
/home/lovesy/Documents/Learning/CA/EXP4_Vivado/EXP4_Vivado.srcs/sources_1/new/EXE_Stage.v,1514150328,verilog,,/home/lovesy/Documents/Learning/CA/EXP4_Vivado/EXP4_Vivado.srcs/sources_1/new/MEM_Stage.v,,EXE_Stage,,,,,,,,
/home/lovesy/Documents/Learning/CA/EXP4_Vivado/EXP4_Vivado.srcs/sources_1/new/Ext_32.v,1508951391,verilog,,/home/lovesy/Documents/Learning/CA/EXP4_Vivado/EXP4_Vivado.srcs/sources_1/new/MUX2T1_32.v,,Ext_32,,,,,,,,
/home/lovesy/Documents/Learning/CA/EXP4_Vivado/EXP4_Vivado.srcs/sources_1/new/ID_Stage.v,1514196503,verilog,,/home/lovesy/Documents/Learning/CA/EXP4_Vivado/EXP4_Vivado.srcs/sources_1/new/EXE_Stage.v,,ID_Stage,,,,,,,,
/home/lovesy/Documents/Learning/CA/EXP4_Vivado/EXP4_Vivado.srcs/sources_1/new/IF_Stage.v,1514196320,verilog,,/home/lovesy/Documents/Learning/CA/EXP4_Vivado/EXP4_Vivado.srcs/sources_1/new/ID_Stage.v,,IF_Stage,,,,,,,,
/home/lovesy/Documents/Learning/CA/EXP4_Vivado/EXP4_Vivado.srcs/sources_1/new/MEM_Stage.v,1514194124,verilog,,/home/lovesy/Documents/Learning/CA/EXP4_Vivado/EXP4_Vivado.srcs/sources_1/new/WB_Stage.v,,MEM_Stage,,,,,,,,
/home/lovesy/Documents/Learning/CA/EXP4_Vivado/EXP4_Vivado.srcs/sources_1/new/MUX2T1_32.v,1508514603,verilog,,/home/lovesy/Documents/Learning/CA/EXP4_Vivado/EXP4_Vivado.srcs/sources_1/new/MUX4T1_32.v,,MUX2T1_32,,,,,,,,
/home/lovesy/Documents/Learning/CA/EXP4_Vivado/EXP4_Vivado.srcs/sources_1/new/MUX4T1_32.v,1508514712,verilog,,/home/lovesy/Documents/Learning/CA/EXP4_Vivado/EXP4_Vivado.srcs/sources_1/new/MUX8T1_32.v,,MUX4T1_32,,,,,,,,
/home/lovesy/Documents/Learning/CA/EXP4_Vivado/EXP4_Vivado.srcs/sources_1/new/MUX8T1_32.v,1508514785,verilog,,/home/lovesy/Documents/Learning/CA/EXP4_Vivado/EXP4_Vivado.srcs/sources_1/new/Regs.v,,MUX8T1_32,,,,,,,,
/home/lovesy/Documents/Learning/CA/EXP4_Vivado/EXP4_Vivado.srcs/sources_1/new/Main.v,1509810887,verilog,,/home/lovesy/Documents/Learning/CA/EXP4_Vivado/EXP4_Vivado.srcs/sources_1/new/Reg32.v,,Main,,,,,,,,
/home/lovesy/Documents/Learning/CA/EXP4_Vivado/EXP4_Vivado.srcs/sources_1/new/Reg32.v,1508514588,verilog,,/home/lovesy/Documents/Learning/CA/EXP4_Vivado/EXP4_Vivado.srcs/sources_1/new/IF_Stage.v,,REG32,,,,,,,,
/home/lovesy/Documents/Learning/CA/EXP4_Vivado/EXP4_Vivado.srcs/sources_1/new/Regs.v,1512304753,verilog,,/home/lovesy/Documents/Learning/CA/EXP4_Vivado/EXP4_Vivado.srcs/sources_1/new/SAnti_jitter.v,,Regs,,,,,,,,
/home/lovesy/Documents/Learning/CA/EXP4_Vivado/EXP4_Vivado.srcs/sources_1/new/SAnti_jitter.v,1508517290,verilog,,/home/lovesy/Documents/Learning/CA/EXP4_Vivado/EXP4_Vivado.srcs/sources_1/new/SCPU.v,,SAnti_jitter,,,,,,,,
/home/lovesy/Documents/Learning/CA/EXP4_Vivado/EXP4_Vivado.srcs/sources_1/new/SCPU.v,1514200117,verilog,,/home/lovesy/Documents/Learning/CA/EXP4_Vivado/EXP4_Vivado.srcs/sources_1/new/SEnter_2_32.v,,SCPU,,,,,,,,
/home/lovesy/Documents/Learning/CA/EXP4_Vivado/EXP4_Vivado.srcs/sources_1/new/SEnter_2_32.v,1508518533,verilog,,/home/lovesy/Documents/Learning/CA/EXP4_Vivado/EXP4_Vivado.srcs/sources_1/new/clk_div.v,,SEnter_2_32,,,,,,,,
/home/lovesy/Documents/Learning/CA/EXP4_Vivado/EXP4_Vivado.srcs/sources_1/new/WB_Stage.v,1514194515,verilog,,/home/lovesy/Documents/Learning/CA/EXP4_Vivado/EXP4_Vivado.srcs/sources_1/new/Control_Stall.v,,WB_Stage,,,,,,,,
/home/lovesy/Documents/Learning/CA/EXP4_Vivado/EXP4_Vivado.srcs/sources_1/new/clk_div.v,1508514742,verilog,,/home/lovesy/Documents/Learning/CA/EXP4_Vivado/EXP4_Vivado.srcs/sources_1/new/vga.v,,clk_div,,,,,,,,
/home/lovesy/Documents/Learning/CA/EXP4_Vivado/EXP4_Vivado.srcs/sources_1/new/vga.v,1508514342,verilog,,/home/lovesy/Documents/Learning/CA/EXP4_Vivado/EXP4_Vivado.srcs/sources_1/new/vga_debug.v,,vga,,,,,,,,
/home/lovesy/Documents/Learning/CA/EXP4_Vivado/EXP4_Vivado.srcs/sources_1/new/vga_debug.v,1508517340,verilog,,/home/lovesy/Documents/Learning/CA/EXP4_Vivado/EXP4_Vivado.srcs/sources_1/new/Main.v,,vga_debug,,,,,,,,
