
RTOS-BLUETOOTH.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00009784  00400000  00400000  00010000  2**6
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000008  00409784  00409784  00019784  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .relocate     000009b8  20400000  0040978c  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  3 .bss          0000031c  204009b8  0040a144  000209b8  2**2
                  ALLOC
  4 .stack        00002004  20400cd4  0040a460  000209b8  2**0
                  ALLOC
  5 .heap         00000200  20402cd8  0040c464  000209b8  2**0
                  ALLOC
  6 .ARM.attributes 0000002e  00000000  00000000  000209b8  2**0
                  CONTENTS, READONLY
  7 .comment      00000059  00000000  00000000  000209e6  2**0
                  CONTENTS, READONLY
  8 .debug_info   00023f0d  00000000  00000000  00020a3f  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_abbrev 0000487b  00000000  00000000  0004494c  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    0000a8df  00000000  00000000  000491c7  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_aranges 00001070  00000000  00000000  00053aa6  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00001240  00000000  00000000  00054b16  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_macro  000231de  00000000  00000000  00055d56  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   00013070  00000000  00000000  00078f34  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    00094f78  00000000  00000000  0008bfa4  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_frame  00003b14  00000000  00000000  00120f1c  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00400000 <exception_table>:
  400000:	d8 2c 40 20 91 0e 40 00 8f 0e 40 00 8f 0e 40 00     .,@ ..@...@...@.
  400010:	8f 0e 40 00 8f 0e 40 00 8f 0e 40 00 00 00 00 00     ..@...@...@.....
	...
  40002c:	69 12 40 00 8f 0e 40 00 00 00 00 00 09 13 40 00     i.@...@.......@.
  40003c:	71 13 40 00 8f 0e 40 00 8f 0e 40 00 8f 0e 40 00     q.@...@...@...@.
  40004c:	8f 0e 40 00 8f 0e 40 00 8f 0e 40 00 8f 0e 40 00     ..@...@...@...@.
  40005c:	8f 0e 40 00 8f 0e 40 00 00 00 00 00 cd 0a 40 00     ..@...@.......@.
  40006c:	e1 0a 40 00 f5 0a 40 00 8f 0e 40 00 8f 0e 40 00     ..@...@...@...@.
  40007c:	8f 0e 40 00 09 0b 40 00 1d 0b 40 00 8f 0e 40 00     ..@...@...@...@.
  40008c:	8f 0e 40 00 8f 0e 40 00 8f 0e 40 00 8f 0e 40 00     ..@...@...@...@.
  40009c:	8f 0e 40 00 61 35 40 00 8f 0e 40 00 8f 0e 40 00     ..@.a5@...@...@.
  4000ac:	8f 0e 40 00 8f 0e 40 00 8d 07 40 00 8f 0e 40 00     ..@...@...@...@.
  4000bc:	8f 0e 40 00 8f 0e 40 00 8f 0e 40 00 8f 0e 40 00     ..@...@...@...@.
  4000cc:	8f 0e 40 00 00 00 00 00 8f 0e 40 00 00 00 00 00     ..@.......@.....
  4000dc:	8f 0e 40 00 a1 07 40 00 8f 0e 40 00 8f 0e 40 00     ..@...@...@...@.
  4000ec:	8f 0e 40 00 8f 0e 40 00 8f 0e 40 00 8f 0e 40 00     ..@...@...@...@.
  4000fc:	8f 0e 40 00 8f 0e 40 00 8f 0e 40 00 8f 0e 40 00     ..@...@...@...@.
  40010c:	8f 0e 40 00 8f 0e 40 00 00 00 00 00 00 00 00 00     ..@...@.........
  40011c:	00 00 00 00 8f 0e 40 00 8f 0e 40 00 8f 0e 40 00     ......@...@...@.
  40012c:	8f 0e 40 00 8f 0e 40 00 00 00 00 00 8f 0e 40 00     ..@...@.......@.
  40013c:	8f 0e 40 00                                         ..@.

00400140 <__do_global_dtors_aux>:
  400140:	b510      	push	{r4, lr}
  400142:	4c05      	ldr	r4, [pc, #20]	; (400158 <__do_global_dtors_aux+0x18>)
  400144:	7823      	ldrb	r3, [r4, #0]
  400146:	b933      	cbnz	r3, 400156 <__do_global_dtors_aux+0x16>
  400148:	4b04      	ldr	r3, [pc, #16]	; (40015c <__do_global_dtors_aux+0x1c>)
  40014a:	b113      	cbz	r3, 400152 <__do_global_dtors_aux+0x12>
  40014c:	4804      	ldr	r0, [pc, #16]	; (400160 <__do_global_dtors_aux+0x20>)
  40014e:	f3af 8000 	nop.w
  400152:	2301      	movs	r3, #1
  400154:	7023      	strb	r3, [r4, #0]
  400156:	bd10      	pop	{r4, pc}
  400158:	204009b8 	.word	0x204009b8
  40015c:	00000000 	.word	0x00000000
  400160:	0040978c 	.word	0x0040978c

00400164 <frame_dummy>:
  400164:	4b0c      	ldr	r3, [pc, #48]	; (400198 <frame_dummy+0x34>)
  400166:	b143      	cbz	r3, 40017a <frame_dummy+0x16>
  400168:	480c      	ldr	r0, [pc, #48]	; (40019c <frame_dummy+0x38>)
  40016a:	490d      	ldr	r1, [pc, #52]	; (4001a0 <frame_dummy+0x3c>)
  40016c:	b510      	push	{r4, lr}
  40016e:	f3af 8000 	nop.w
  400172:	480c      	ldr	r0, [pc, #48]	; (4001a4 <frame_dummy+0x40>)
  400174:	6803      	ldr	r3, [r0, #0]
  400176:	b923      	cbnz	r3, 400182 <frame_dummy+0x1e>
  400178:	bd10      	pop	{r4, pc}
  40017a:	480a      	ldr	r0, [pc, #40]	; (4001a4 <frame_dummy+0x40>)
  40017c:	6803      	ldr	r3, [r0, #0]
  40017e:	b933      	cbnz	r3, 40018e <frame_dummy+0x2a>
  400180:	4770      	bx	lr
  400182:	4b09      	ldr	r3, [pc, #36]	; (4001a8 <frame_dummy+0x44>)
  400184:	2b00      	cmp	r3, #0
  400186:	d0f7      	beq.n	400178 <frame_dummy+0x14>
  400188:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  40018c:	4718      	bx	r3
  40018e:	4b06      	ldr	r3, [pc, #24]	; (4001a8 <frame_dummy+0x44>)
  400190:	2b00      	cmp	r3, #0
  400192:	d0f5      	beq.n	400180 <frame_dummy+0x1c>
  400194:	4718      	bx	r3
  400196:	bf00      	nop
  400198:	00000000 	.word	0x00000000
  40019c:	0040978c 	.word	0x0040978c
  4001a0:	204009bc 	.word	0x204009bc
  4001a4:	0040978c 	.word	0x0040978c
  4001a8:	00000000 	.word	0x00000000

004001ac <sysclk_init>:
	pmc_disable_udpck();
}
#endif // CONFIG_USBCLK_SOURCE

void sysclk_init(void)
{
  4001ac:	b510      	push	{r4, lr}
	struct pll_config pllcfg;

	/* Set flash wait state to max in case the below clock switching. */
	system_init_flash(CHIP_FREQ_CPU_MAX);
  4001ae:	4810      	ldr	r0, [pc, #64]	; (4001f0 <sysclk_init+0x44>)
  4001b0:	4b10      	ldr	r3, [pc, #64]	; (4001f4 <sysclk_init+0x48>)
  4001b2:	4798      	blx	r3
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_12_MHz);
		break;


	case OSC_MAINCK_XTAL:
		pmc_switch_mainck_to_xtal(PMC_OSC_XTAL,
  4001b4:	213e      	movs	r1, #62	; 0x3e
  4001b6:	2000      	movs	r0, #0
  4001b8:	4b0f      	ldr	r3, [pc, #60]	; (4001f8 <sysclk_init+0x4c>)
  4001ba:	4798      	blx	r3
	case OSC_MAINCK_4M_RC:
	case OSC_MAINCK_8M_RC:
	case OSC_MAINCK_12M_RC:
	case OSC_MAINCK_XTAL:
	case OSC_MAINCK_BYPASS:
		return pmc_osc_is_ready_mainck();
  4001bc:	4c0f      	ldr	r4, [pc, #60]	; (4001fc <sysclk_init+0x50>)
  4001be:	47a0      	blx	r4
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
	while (!osc_is_ready(id)) {
  4001c0:	2800      	cmp	r0, #0
  4001c2:	d0fc      	beq.n	4001be <sysclk_init+0x12>
static inline void pll_enable(const struct pll_config *p_cfg, uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		pmc_disable_pllack(); // Always stop PLL first!
  4001c4:	4b0e      	ldr	r3, [pc, #56]	; (400200 <sysclk_init+0x54>)
  4001c6:	4798      	blx	r3
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl;
  4001c8:	4a0e      	ldr	r2, [pc, #56]	; (400204 <sysclk_init+0x58>)
  4001ca:	4b0f      	ldr	r3, [pc, #60]	; (400208 <sysclk_init+0x5c>)
  4001cc:	629a      	str	r2, [r3, #40]	; 0x28
static inline uint32_t pll_is_locked(uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
	return pmc_is_locked_pllack();
  4001ce:	4c0f      	ldr	r4, [pc, #60]	; (40020c <sysclk_init+0x60>)
  4001d0:	47a0      	blx	r4
 */
static inline int pll_wait_for_lock(unsigned int pll_id)
{
	Assert(pll_id < NR_PLLS);

	while (!pll_is_locked(pll_id)) {
  4001d2:	2800      	cmp	r0, #0
  4001d4:	d0fc      	beq.n	4001d0 <sysclk_init+0x24>
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		pll_enable_source(CONFIG_PLL0_SOURCE);
		pll_config_defaults(&pllcfg, 0);
		pll_enable(&pllcfg, 0);
		pll_wait_for_lock(0);
		pmc_mck_set_division(CONFIG_SYSCLK_DIV);
  4001d6:	2002      	movs	r0, #2
  4001d8:	4b0d      	ldr	r3, [pc, #52]	; (400210 <sysclk_init+0x64>)
  4001da:	4798      	blx	r3
		pmc_switch_mck_to_pllack(CONFIG_SYSCLK_PRES);
  4001dc:	2000      	movs	r0, #0
  4001de:	4b0d      	ldr	r3, [pc, #52]	; (400214 <sysclk_init+0x68>)
  4001e0:	4798      	blx	r3
		pll_wait_for_lock(1);
		pmc_mck_set_division(CONFIG_SYSCLK_DIV);
		pmc_switch_mck_to_upllck(CONFIG_SYSCLK_PRES);
	}
	/* Update the SystemFrequency variable */
	SystemCoreClockUpdate();
  4001e2:	4b0d      	ldr	r3, [pc, #52]	; (400218 <sysclk_init+0x6c>)
  4001e4:	4798      	blx	r3

	/* Set a flash wait state depending on the new cpu frequency */
	system_init_flash(sysclk_get_cpu_hz());
  4001e6:	4802      	ldr	r0, [pc, #8]	; (4001f0 <sysclk_init+0x44>)
  4001e8:	4b02      	ldr	r3, [pc, #8]	; (4001f4 <sysclk_init+0x48>)
  4001ea:	4798      	blx	r3
  4001ec:	bd10      	pop	{r4, pc}
  4001ee:	bf00      	nop
  4001f0:	11e1a300 	.word	0x11e1a300
  4001f4:	00401065 	.word	0x00401065
  4001f8:	00400bcd 	.word	0x00400bcd
  4001fc:	00400c21 	.word	0x00400c21
  400200:	00400c31 	.word	0x00400c31
  400204:	20183f01 	.word	0x20183f01
  400208:	400e0600 	.word	0x400e0600
  40020c:	00400c41 	.word	0x00400c41
  400210:	00400b31 	.word	0x00400b31
  400214:	00400b69 	.word	0x00400b69
  400218:	00400f59 	.word	0x00400f59

0040021c <usart_serial_write_packet>:
 *
 */
status_code_t usart_serial_write_packet(usart_if usart, const uint8_t *data,
		size_t len)
{
	while (len) {
  40021c:	2a00      	cmp	r2, #0
  40021e:	d054      	beq.n	4002ca <usart_serial_write_packet+0xae>
{
  400220:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  400224:	4692      	mov	sl, r2
  400226:	4606      	mov	r6, r0
  400228:	460f      	mov	r7, r1
  40022a:	448a      	add	sl, r1
		while (uart_write((Uart*)p_usart, c)!=0);
		return 1;
	}
#else
# ifdef UART0
	if (UART0 == (Uart*)p_usart) {
  40022c:	f8df 80b8 	ldr.w	r8, [pc, #184]	; 4002e8 <usart_serial_write_packet+0xcc>
		while (uart_write((Uart*)p_usart, c)!=0);
  400230:	4d27      	ldr	r5, [pc, #156]	; (4002d0 <usart_serial_write_packet+0xb4>)
		return 1;
	}
# endif
# ifdef UART1
	if (UART1 == (Uart*)p_usart) {
  400232:	f8df 90b8 	ldr.w	r9, [pc, #184]	; 4002ec <usart_serial_write_packet+0xd0>
  400236:	e006      	b.n	400246 <usart_serial_write_packet+0x2a>
		while (uart_write((Uart*)p_usart, c)!=0);
  400238:	4621      	mov	r1, r4
  40023a:	4640      	mov	r0, r8
  40023c:	47a8      	blx	r5
  40023e:	2800      	cmp	r0, #0
  400240:	d1fa      	bne.n	400238 <usart_serial_write_packet+0x1c>
	while (len) {
  400242:	45ba      	cmp	sl, r7
  400244:	d03e      	beq.n	4002c4 <usart_serial_write_packet+0xa8>
		usart_serial_putchar(usart, *data);
  400246:	f817 4b01 	ldrb.w	r4, [r7], #1
	if (UART0 == (Uart*)p_usart) {
  40024a:	4546      	cmp	r6, r8
  40024c:	d0f4      	beq.n	400238 <usart_serial_write_packet+0x1c>
	if (UART1 == (Uart*)p_usart) {
  40024e:	454e      	cmp	r6, r9
  400250:	d016      	beq.n	400280 <usart_serial_write_packet+0x64>
		while (uart_write((Uart*)p_usart, c)!=0);
		return 1;
	}
# endif
# ifdef UART2
	if (UART2 == (Uart*)p_usart) {
  400252:	4b20      	ldr	r3, [pc, #128]	; (4002d4 <usart_serial_write_packet+0xb8>)
  400254:	429e      	cmp	r6, r3
  400256:	d019      	beq.n	40028c <usart_serial_write_packet+0x70>
		while (uart_write((Uart*)p_usart, c)!=0);
		return 1;
	}
# endif
# ifdef UART3
	if (UART3 == (Uart*)p_usart) {
  400258:	4b1f      	ldr	r3, [pc, #124]	; (4002d8 <usart_serial_write_packet+0xbc>)
  40025a:	429e      	cmp	r6, r3
  40025c:	d01c      	beq.n	400298 <usart_serial_write_packet+0x7c>
		while (usart_write(p_usart, c)!=0);
		return 1;
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
  40025e:	4b1f      	ldr	r3, [pc, #124]	; (4002dc <usart_serial_write_packet+0xc0>)
  400260:	429e      	cmp	r6, r3
  400262:	d01f      	beq.n	4002a4 <usart_serial_write_packet+0x88>
		while (usart_write(p_usart, c)!=0);
		return 1;
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
  400264:	4b1e      	ldr	r3, [pc, #120]	; (4002e0 <usart_serial_write_packet+0xc4>)
  400266:	429e      	cmp	r6, r3
  400268:	d024      	beq.n	4002b4 <usart_serial_write_packet+0x98>
		while (usart_write(p_usart, c)!=0);
		return 1;
	}
# endif
# ifdef USART2
	if (USART2 == p_usart) {
  40026a:	4b1e      	ldr	r3, [pc, #120]	; (4002e4 <usart_serial_write_packet+0xc8>)
  40026c:	429e      	cmp	r6, r3
  40026e:	d1e8      	bne.n	400242 <usart_serial_write_packet+0x26>
		while (usart_write(p_usart, c)!=0);
  400270:	f8df b07c 	ldr.w	fp, [pc, #124]	; 4002f0 <usart_serial_write_packet+0xd4>
  400274:	4621      	mov	r1, r4
  400276:	481b      	ldr	r0, [pc, #108]	; (4002e4 <usart_serial_write_packet+0xc8>)
  400278:	47d8      	blx	fp
  40027a:	2800      	cmp	r0, #0
  40027c:	d1fa      	bne.n	400274 <usart_serial_write_packet+0x58>
  40027e:	e7e0      	b.n	400242 <usart_serial_write_packet+0x26>
		while (uart_write((Uart*)p_usart, c)!=0);
  400280:	4621      	mov	r1, r4
  400282:	4648      	mov	r0, r9
  400284:	47a8      	blx	r5
  400286:	2800      	cmp	r0, #0
  400288:	d1fa      	bne.n	400280 <usart_serial_write_packet+0x64>
  40028a:	e7da      	b.n	400242 <usart_serial_write_packet+0x26>
		while (uart_write((Uart*)p_usart, c)!=0);
  40028c:	4621      	mov	r1, r4
  40028e:	4811      	ldr	r0, [pc, #68]	; (4002d4 <usart_serial_write_packet+0xb8>)
  400290:	47a8      	blx	r5
  400292:	2800      	cmp	r0, #0
  400294:	d1fa      	bne.n	40028c <usart_serial_write_packet+0x70>
  400296:	e7d4      	b.n	400242 <usart_serial_write_packet+0x26>
		while (uart_write((Uart*)p_usart, c)!=0);
  400298:	4621      	mov	r1, r4
  40029a:	480f      	ldr	r0, [pc, #60]	; (4002d8 <usart_serial_write_packet+0xbc>)
  40029c:	47a8      	blx	r5
  40029e:	2800      	cmp	r0, #0
  4002a0:	d1fa      	bne.n	400298 <usart_serial_write_packet+0x7c>
  4002a2:	e7ce      	b.n	400242 <usart_serial_write_packet+0x26>
		while (usart_write(p_usart, c)!=0);
  4002a4:	f8df b048 	ldr.w	fp, [pc, #72]	; 4002f0 <usart_serial_write_packet+0xd4>
  4002a8:	4621      	mov	r1, r4
  4002aa:	480c      	ldr	r0, [pc, #48]	; (4002dc <usart_serial_write_packet+0xc0>)
  4002ac:	47d8      	blx	fp
  4002ae:	2800      	cmp	r0, #0
  4002b0:	d1fa      	bne.n	4002a8 <usart_serial_write_packet+0x8c>
  4002b2:	e7c6      	b.n	400242 <usart_serial_write_packet+0x26>
		while (usart_write(p_usart, c)!=0);
  4002b4:	f8df b038 	ldr.w	fp, [pc, #56]	; 4002f0 <usart_serial_write_packet+0xd4>
  4002b8:	4621      	mov	r1, r4
  4002ba:	4809      	ldr	r0, [pc, #36]	; (4002e0 <usart_serial_write_packet+0xc4>)
  4002bc:	47d8      	blx	fp
  4002be:	2800      	cmp	r0, #0
  4002c0:	d1fa      	bne.n	4002b8 <usart_serial_write_packet+0x9c>
  4002c2:	e7be      	b.n	400242 <usart_serial_write_packet+0x26>
		len--;
		data++;
	}
	return STATUS_OK;
}
  4002c4:	2000      	movs	r0, #0
  4002c6:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4002ca:	2000      	movs	r0, #0
  4002cc:	4770      	bx	lr
  4002ce:	bf00      	nop
  4002d0:	00400d4f 	.word	0x00400d4f
  4002d4:	400e1a00 	.word	0x400e1a00
  4002d8:	400e1c00 	.word	0x400e1c00
  4002dc:	40024000 	.word	0x40024000
  4002e0:	40028000 	.word	0x40028000
  4002e4:	4002c000 	.word	0x4002c000
  4002e8:	400e0800 	.word	0x400e0800
  4002ec:	400e0a00 	.word	0x400e0a00
  4002f0:	00400e61 	.word	0x00400e61

004002f4 <_read>:
int __attribute__((weak))
_read (int file, char * ptr, int len); // Remove GCC compiler warning

int __attribute__((weak))
_read (int file, char * ptr, int len)
{
  4002f4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	int nChars = 0;

	if (file != 0) {
  4002f8:	b980      	cbnz	r0, 40031c <_read+0x28>
  4002fa:	460c      	mov	r4, r1
  4002fc:	4690      	mov	r8, r2
		return -1;
	}

	for (; len > 0; --len) {
  4002fe:	2a00      	cmp	r2, #0
  400300:	dd0f      	ble.n	400322 <_read+0x2e>
  400302:	188f      	adds	r7, r1, r2
		ptr_get(stdio_base, ptr);
  400304:	4e08      	ldr	r6, [pc, #32]	; (400328 <_read+0x34>)
  400306:	4d09      	ldr	r5, [pc, #36]	; (40032c <_read+0x38>)
  400308:	6830      	ldr	r0, [r6, #0]
  40030a:	4621      	mov	r1, r4
  40030c:	682b      	ldr	r3, [r5, #0]
  40030e:	4798      	blx	r3
		ptr++;
  400310:	3401      	adds	r4, #1
	for (; len > 0; --len) {
  400312:	42bc      	cmp	r4, r7
  400314:	d1f8      	bne.n	400308 <_read+0x14>
		nChars++;
	}
	return nChars;
}
  400316:	4640      	mov	r0, r8
  400318:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		return -1;
  40031c:	f04f 38ff 	mov.w	r8, #4294967295
  400320:	e7f9      	b.n	400316 <_read+0x22>
	for (; len > 0; --len) {
  400322:	4680      	mov	r8, r0
  400324:	e7f7      	b.n	400316 <_read+0x22>
  400326:	bf00      	nop
  400328:	20400bd4 	.word	0x20400bd4
  40032c:	20400bcc 	.word	0x20400bcc

00400330 <_write>:
int __attribute__((weak))
_write (int file, const char *ptr, int len)
{
	int nChars = 0;

	if ((file != 1) && (file != 2) && (file!=3)) {
  400330:	3801      	subs	r0, #1
  400332:	2802      	cmp	r0, #2
  400334:	d815      	bhi.n	400362 <_write+0x32>
{
  400336:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  40033a:	460e      	mov	r6, r1
  40033c:	4614      	mov	r4, r2
		return -1;
	}

	for (; len != 0; --len) {
  40033e:	b19a      	cbz	r2, 400368 <_write+0x38>
  400340:	460d      	mov	r5, r1
		if (ptr_put(stdio_base, *ptr++) < 0) {
  400342:	f8df 8038 	ldr.w	r8, [pc, #56]	; 40037c <_write+0x4c>
  400346:	4f0c      	ldr	r7, [pc, #48]	; (400378 <_write+0x48>)
  400348:	f8d8 0000 	ldr.w	r0, [r8]
  40034c:	f815 1b01 	ldrb.w	r1, [r5], #1
  400350:	683b      	ldr	r3, [r7, #0]
  400352:	4798      	blx	r3
  400354:	2800      	cmp	r0, #0
  400356:	db0a      	blt.n	40036e <_write+0x3e>
  400358:	1ba8      	subs	r0, r5, r6
	for (; len != 0; --len) {
  40035a:	3c01      	subs	r4, #1
  40035c:	d1f4      	bne.n	400348 <_write+0x18>
  40035e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		return -1;
  400362:	f04f 30ff 	mov.w	r0, #4294967295
  400366:	4770      	bx	lr
	for (; len != 0; --len) {
  400368:	4610      	mov	r0, r2
  40036a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
			return -1;
  40036e:	f04f 30ff 	mov.w	r0, #4294967295
		}
		++nChars;
	}
	return nChars;
}
  400372:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  400376:	bf00      	nop
  400378:	20400bd0 	.word	0x20400bd0
  40037c:	20400bd4 	.word	0x20400bd4

00400380 <board_init>:
	__ISB();
}
#endif

void board_init(void)
{
  400380:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
#ifndef CONF_BOARD_KEEP_WATCHDOG_AT_INIT
	/* Disable the watchdog */
	WDT->WDT_MR = WDT_MR_WDDIS;
  400382:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  400386:	4b5c      	ldr	r3, [pc, #368]	; (4004f8 <board_init+0x178>)
  400388:	605a      	str	r2, [r3, #4]
    This function acts as a special kind of Data Memory Barrier.
    It completes when all explicit memory accesses before this instruction complete.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DSB(void)
{
  __ASM volatile ("dsb");
  40038a:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  40038e:	f3bf 8f6f 	isb	sy
__STATIC_INLINE void SCB_EnableICache(void)
{
  #if (__ICACHE_PRESENT == 1)
    __DSB();
    __ISB();
    SCB->ICIALLU = 0;                       // invalidate I-Cache
  400392:	4b5a      	ldr	r3, [pc, #360]	; (4004fc <board_init+0x17c>)
  400394:	2200      	movs	r2, #0
  400396:	f8c3 2250 	str.w	r2, [r3, #592]	; 0x250
    SCB->CCR |=  SCB_CCR_IC_Msk;            // enable I-Cache
  40039a:	695a      	ldr	r2, [r3, #20]
  40039c:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
  4003a0:	615a      	str	r2, [r3, #20]
  __ASM volatile ("dsb");
  4003a2:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  4003a6:	f3bf 8f6f 	isb	sy
{
  #if (__DCACHE_PRESENT == 1)
    uint32_t ccsidr, sshift, wshift, sw;
    uint32_t sets, ways;

    ccsidr  = SCB->CCSIDR;
  4003aa:	f8d3 7080 	ldr.w	r7, [r3, #128]	; 0x80
    sets    = CCSIDR_SETS(ccsidr);
  4003ae:	f3c7 364e 	ubfx	r6, r7, #13, #15
    sshift  = CCSIDR_LSSHIFT(ccsidr) + 4;
  4003b2:	f007 0007 	and.w	r0, r7, #7
  4003b6:	3004      	adds	r0, #4
    ways    = CCSIDR_WAYS(ccsidr);
  4003b8:	f3c7 07c9 	ubfx	r7, r7, #3, #10
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
  uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
  4003bc:	fab7 fe87 	clz	lr, r7
    wshift  = __CLZ(ways) & 0x1f;
  4003c0:	f00e 0e1f 	and.w	lr, lr, #31
  __ASM volatile ("dsb");
  4003c4:	f3bf 8f4f 	dsb	sy
  4003c8:	f04f 34ff 	mov.w	r4, #4294967295
  4003cc:	fa04 fc00 	lsl.w	ip, r4, r0
  4003d0:	fa06 f000 	lsl.w	r0, r6, r0
  4003d4:	fa04 f40e 	lsl.w	r4, r4, lr
  4003d8:	fa07 fe0e 	lsl.w	lr, r7, lr

    do {                                    // invalidate D-Cache
         int32_t tmpways = ways;
         do {
              sw = ((tmpways << wshift) | (sets << sshift));
              SCB->DCISW = sw;
  4003dc:	461d      	mov	r5, r3
         int32_t tmpways = ways;
  4003de:	463a      	mov	r2, r7
  4003e0:	4673      	mov	r3, lr
              sw = ((tmpways << wshift) | (sets << sshift));
  4003e2:	ea40 0103 	orr.w	r1, r0, r3
              SCB->DCISW = sw;
  4003e6:	f8c5 1260 	str.w	r1, [r5, #608]	; 0x260
            } while(tmpways--);
  4003ea:	3a01      	subs	r2, #1
  4003ec:	4423      	add	r3, r4
  4003ee:	f1b2 3fff 	cmp.w	r2, #4294967295
  4003f2:	d1f6      	bne.n	4003e2 <board_init+0x62>
        } while(sets--);
  4003f4:	3e01      	subs	r6, #1
  4003f6:	4460      	add	r0, ip
  4003f8:	f1b6 3fff 	cmp.w	r6, #4294967295
  4003fc:	d1ef      	bne.n	4003de <board_init+0x5e>
  4003fe:	f3bf 8f4f 	dsb	sy
    __DSB();

    SCB->CCR |=  SCB_CCR_DC_Msk;            // enable D-Cache
  400402:	4b3e      	ldr	r3, [pc, #248]	; (4004fc <board_init+0x17c>)
  400404:	695a      	ldr	r2, [r3, #20]
  400406:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
  40040a:	615a      	str	r2, [r3, #20]
  40040c:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  400410:	f3bf 8f6f 	isb	sy
		*dst++ = *src++;
	}
#endif
#else
	/* TCM Configuration */
	EFC->EEFC_FCR = (EEFC_FCR_FKEY_PASSWD | EEFC_FCR_FCMD_CGPB 
  400414:	4a3a      	ldr	r2, [pc, #232]	; (400500 <board_init+0x180>)
  400416:	493b      	ldr	r1, [pc, #236]	; (400504 <board_init+0x184>)
  400418:	6051      	str	r1, [r2, #4]
					| EEFC_FCR_FARG(8));
	EFC->EEFC_FCR = (EEFC_FCR_FKEY_PASSWD | EEFC_FCR_FCMD_CGPB 
  40041a:	f5a1 7180 	sub.w	r1, r1, #256	; 0x100
  40041e:	6051      	str	r1, [r2, #4]
  __ASM volatile ("dsb");
  400420:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  400424:	f3bf 8f6f 	isb	sy
	SCB->ITCMCR &= ~(uint32_t)(1UL);
  400428:	f8d3 2290 	ldr.w	r2, [r3, #656]	; 0x290
  40042c:	f022 0201 	bic.w	r2, r2, #1
  400430:	f8c3 2290 	str.w	r2, [r3, #656]	; 0x290
	SCB->DTCMCR &= ~(uint32_t)SCB_DTCMCR_EN_Msk;
  400434:	f8d3 2294 	ldr.w	r2, [r3, #660]	; 0x294
  400438:	f022 0201 	bic.w	r2, r2, #1
  40043c:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  __ASM volatile ("dsb");
  400440:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  400444:	f3bf 8f6f 	isb	sy
 *
 * \param ul_id Id (number) of the peripheral clock.
 */
static inline void sysclk_enable_peripheral_clock(uint32_t ul_id)
{
	pmc_enable_periph_clk(ul_id);
  400448:	200a      	movs	r0, #10
  40044a:	4c2f      	ldr	r4, [pc, #188]	; (400508 <board_init+0x188>)
  40044c:	47a0      	blx	r4
  40044e:	200b      	movs	r0, #11
  400450:	47a0      	blx	r4
  400452:	200c      	movs	r0, #12
  400454:	47a0      	blx	r4
  400456:	2010      	movs	r0, #16
  400458:	47a0      	blx	r4
  40045a:	2011      	movs	r0, #17
  40045c:	47a0      	blx	r4
		enum ioport_direction dir)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  40045e:	4b2b      	ldr	r3, [pc, #172]	; (40050c <board_init+0x18c>)
  400460:	f44f 7280 	mov.w	r2, #256	; 0x100
  400464:	611a      	str	r2, [r3, #16]
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  400466:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
		bool level)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  40046a:	631a      	str	r2, [r3, #48]	; 0x30
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
  40046c:	f5a3 6380 	sub.w	r3, r3, #1024	; 0x400
  400470:	f44f 6200 	mov.w	r2, #2048	; 0x800
  400474:	615a      	str	r2, [r3, #20]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  400476:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
		base->PIO_PUER = mask;
  40047a:	665a      	str	r2, [r3, #100]	; 0x64
		base->PIO_PPDDR = mask;
  40047c:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
		base->PIO_MDDR = mask;
  400480:	655a      	str	r2, [r3, #84]	; 0x54
		base->PIO_IFER = mask;
  400482:	621a      	str	r2, [r3, #32]
		base->PIO_IFSCER = mask;
  400484:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
		base->PIO_ABCDSR[0] &= ~mask;
  400488:	6f19      	ldr	r1, [r3, #112]	; 0x70
  40048a:	f421 6100 	bic.w	r1, r1, #2048	; 0x800
  40048e:	6719      	str	r1, [r3, #112]	; 0x70
		base->PIO_ABCDSR[1] &= ~mask;
  400490:	6f59      	ldr	r1, [r3, #116]	; 0x74
  400492:	f421 6100 	bic.w	r1, r1, #2048	; 0x800
  400496:	6759      	str	r1, [r3, #116]	; 0x74
	case IOPORT_SENSE_FALLING:
		base->PIO_ESR = mask;
		base->PIO_FELLSR = mask;
		break;
	case IOPORT_SENSE_RISING:
		base->PIO_ESR = mask;
  400498:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
		base->PIO_REHLSR = mask;
  40049c:	f8c3 20d4 	str.w	r2, [r3, #212]	; 0xd4
		break;
	default:
		base->PIO_AIMDR = mask;
		return;
	}
	base->PIO_AIMER = mask;
  4004a0:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
		base->PIO_PUDR = mask;
  4004a4:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
  4004a8:	661a      	str	r2, [r3, #96]	; 0x60
		base->PIO_PPDDR = mask;
  4004aa:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
		base->PIO_MDDR = mask;
  4004ae:	655a      	str	r2, [r3, #84]	; 0x54
		base->PIO_IFDR = mask;
  4004b0:	625a      	str	r2, [r3, #36]	; 0x24
		base->PIO_IFSCDR = mask;
  4004b2:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
		base->PIO_ABCDSR[0] &= ~mask;
  4004b6:	6f19      	ldr	r1, [r3, #112]	; 0x70
  4004b8:	f421 1100 	bic.w	r1, r1, #2097152	; 0x200000
  4004bc:	6719      	str	r1, [r3, #112]	; 0x70
		base->PIO_ABCDSR[1] &= ~mask;
  4004be:	6f59      	ldr	r1, [r3, #116]	; 0x74
  4004c0:	f421 1100 	bic.w	r1, r1, #2097152	; 0x200000
  4004c4:	6759      	str	r1, [r3, #116]	; 0x74
	arch_ioport_port_to_base(port)->PIO_PDR = mask;
  4004c6:	605a      	str	r2, [r3, #4]
			GPIO_PUSH_BUTTON_1_SENSE);

#ifdef CONF_BOARD_UART_CONSOLE
	/* Configure UART pins */
	ioport_set_pin_peripheral_mode(USART1_RXD_GPIO, USART1_RXD_FLAGS);
	MATRIX->CCFG_SYSIO |= CCFG_SYSIO_SYSIO4;
  4004c8:	4a11      	ldr	r2, [pc, #68]	; (400510 <board_init+0x190>)
  4004ca:	f8d2 3114 	ldr.w	r3, [r2, #276]	; 0x114
  4004ce:	f043 0310 	orr.w	r3, r3, #16
  4004d2:	f8c2 3114 	str.w	r3, [r2, #276]	; 0x114
		base->PIO_PUDR = mask;
  4004d6:	4b0f      	ldr	r3, [pc, #60]	; (400514 <board_init+0x194>)
  4004d8:	2210      	movs	r2, #16
  4004da:	661a      	str	r2, [r3, #96]	; 0x60
		base->PIO_PPDDR = mask;
  4004dc:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
		base->PIO_MDDR = mask;
  4004e0:	655a      	str	r2, [r3, #84]	; 0x54
		base->PIO_IFDR = mask;
  4004e2:	625a      	str	r2, [r3, #36]	; 0x24
		base->PIO_IFSCDR = mask;
  4004e4:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
		base->PIO_ABCDSR[0] |= mask;
  4004e8:	6f19      	ldr	r1, [r3, #112]	; 0x70
  4004ea:	4311      	orrs	r1, r2
  4004ec:	6719      	str	r1, [r3, #112]	; 0x70
		base->PIO_ABCDSR[1] |= mask;
  4004ee:	6f59      	ldr	r1, [r3, #116]	; 0x74
  4004f0:	4311      	orrs	r1, r2
  4004f2:	6759      	str	r1, [r3, #116]	; 0x74
	arch_ioport_port_to_base(port)->PIO_PDR = mask;
  4004f4:	605a      	str	r2, [r3, #4]
  4004f6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  4004f8:	400e1850 	.word	0x400e1850
  4004fc:	e000ed00 	.word	0xe000ed00
  400500:	400e0c00 	.word	0x400e0c00
  400504:	5a00080c 	.word	0x5a00080c
  400508:	00400c51 	.word	0x00400c51
  40050c:	400e1200 	.word	0x400e1200
  400510:	40088000 	.word	0x40088000
  400514:	400e1000 	.word	0x400e1000

00400518 <afec_process_callback>:
 * \brief Call the callback function if the corresponding interrupt is asserted
 *
 * \param afec  Base address of the AFEC.
 */
static void afec_process_callback(Afec *const afec)
{
  400518:	b570      	push	{r4, r5, r6, lr}
  40051a:	b082      	sub	sp, #8
 *
 * \return The interrupt status value.
 */
static inline uint32_t afec_get_interrupt_status(Afec *const afec)
{
	return afec->AFEC_ISR;
  40051c:	6b02      	ldr	r2, [r0, #48]	; 0x30
 *
 * \return The interrupt mask value.
 */
static inline uint32_t afec_get_interrupt_mask(Afec *const afec)
{
	return afec->AFEC_IMR;
  40051e:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
	volatile uint32_t status;
	uint32_t cnt, inst_num;

	status = afec_get_interrupt_status(afec) & afec_get_interrupt_mask(afec);
  400520:	4013      	ands	r3, r2
  400522:	9301      	str	r3, [sp, #4]
	inst_num = afec_find_inst_num(afec);

	for (cnt = 0; cnt < _AFEC_NUM_OF_INTERRUPT_SOURCE; cnt++) {
  400524:	2400      	movs	r4, #0
	if (afec_callback_pointer[inst_num][source]) {
  400526:	4e1c      	ldr	r6, [pc, #112]	; (400598 <afec_process_callback+0x80>)
  400528:	4d1c      	ldr	r5, [pc, #112]	; (40059c <afec_process_callback+0x84>)
  40052a:	42a8      	cmp	r0, r5
  40052c:	bf14      	ite	ne
  40052e:	2000      	movne	r0, #0
  400530:	2001      	moveq	r0, #1
  400532:	0105      	lsls	r5, r0, #4
  400534:	e00b      	b.n	40054e <afec_process_callback+0x36>
		#elif defined __SAM4E8E__  || defined __SAM4E16E__ || SAMV71 || SAMV70 || SAMS70 || SAME70
			if (status & (1 << cnt)) {
				afec_interrupt(inst_num, (enum afec_interrupt_source)cnt);
			}
		#endif
		} else if (cnt < AFEC_INTERRUPT_TEMP_CHANGE) {
  400536:	2c0e      	cmp	r4, #14
  400538:	d81e      	bhi.n	400578 <afec_process_callback+0x60>
			if (status & (1 << (cnt + AFEC_INTERRUPT_GAP1))) {
  40053a:	9a01      	ldr	r2, [sp, #4]
  40053c:	f104 010c 	add.w	r1, r4, #12
  400540:	2301      	movs	r3, #1
  400542:	408b      	lsls	r3, r1
  400544:	4213      	tst	r3, r2
  400546:	d110      	bne.n	40056a <afec_process_callback+0x52>
	for (cnt = 0; cnt < _AFEC_NUM_OF_INTERRUPT_SOURCE; cnt++) {
  400548:	3401      	adds	r4, #1
  40054a:	2c10      	cmp	r4, #16
  40054c:	d022      	beq.n	400594 <afec_process_callback+0x7c>
		if (cnt < AFEC_INTERRUPT_DATA_READY) {
  40054e:	2c0b      	cmp	r4, #11
  400550:	d8f1      	bhi.n	400536 <afec_process_callback+0x1e>
			if (status & (1 << cnt)) {
  400552:	9a01      	ldr	r2, [sp, #4]
  400554:	2301      	movs	r3, #1
  400556:	40a3      	lsls	r3, r4
  400558:	4213      	tst	r3, r2
  40055a:	d0f5      	beq.n	400548 <afec_process_callback+0x30>
	if (afec_callback_pointer[inst_num][source]) {
  40055c:	192b      	adds	r3, r5, r4
  40055e:	f856 3023 	ldr.w	r3, [r6, r3, lsl #2]
  400562:	2b00      	cmp	r3, #0
  400564:	d0f0      	beq.n	400548 <afec_process_callback+0x30>
		afec_callback_pointer[inst_num][source]();
  400566:	4798      	blx	r3
  400568:	e7ee      	b.n	400548 <afec_process_callback+0x30>
	if (afec_callback_pointer[inst_num][source]) {
  40056a:	192b      	adds	r3, r5, r4
  40056c:	f856 3023 	ldr.w	r3, [r6, r3, lsl #2]
  400570:	2b00      	cmp	r3, #0
  400572:	d0e9      	beq.n	400548 <afec_process_callback+0x30>
		afec_callback_pointer[inst_num][source]();
  400574:	4798      	blx	r3
  400576:	e7e7      	b.n	400548 <afec_process_callback+0x30>
				afec_interrupt(inst_num, (enum afec_interrupt_source)cnt);
			}
		} else {
			if (status & (1 << (cnt + AFEC_INTERRUPT_GAP1 + AFEC_INTERRUPT_GAP2))) {
  400578:	9a01      	ldr	r2, [sp, #4]
  40057a:	f104 010f 	add.w	r1, r4, #15
  40057e:	2301      	movs	r3, #1
  400580:	408b      	lsls	r3, r1
  400582:	4213      	tst	r3, r2
  400584:	d0e0      	beq.n	400548 <afec_process_callback+0x30>
	if (afec_callback_pointer[inst_num][source]) {
  400586:	192b      	adds	r3, r5, r4
  400588:	f856 3023 	ldr.w	r3, [r6, r3, lsl #2]
  40058c:	2b00      	cmp	r3, #0
  40058e:	d0db      	beq.n	400548 <afec_process_callback+0x30>
		afec_callback_pointer[inst_num][source]();
  400590:	4798      	blx	r3
  400592:	e7d9      	b.n	400548 <afec_process_callback+0x30>
				afec_interrupt(inst_num, (enum afec_interrupt_source)cnt);
			}
		}
	}
}
  400594:	b002      	add	sp, #8
  400596:	bd70      	pop	{r4, r5, r6, pc}
  400598:	20400bd8 	.word	0x20400bd8
  40059c:	40064000 	.word	0x40064000

004005a0 <afec_ch_set_config>:
{
  4005a0:	b430      	push	{r4, r5}
	reg = afec->AFEC_DIFFR;
  4005a2:	6e04      	ldr	r4, [r0, #96]	; 0x60
	reg &= ~(0x1u << channel);
  4005a4:	2301      	movs	r3, #1
  4005a6:	408b      	lsls	r3, r1
  4005a8:	ea24 0403 	bic.w	r4, r4, r3
	reg |= (config->diff) ? (0x1u << channel) : 0;
  4005ac:	7815      	ldrb	r5, [r2, #0]
  4005ae:	2d00      	cmp	r5, #0
  4005b0:	bf08      	it	eq
  4005b2:	2300      	moveq	r3, #0
  4005b4:	4323      	orrs	r3, r4
	afec->AFEC_DIFFR = reg;
  4005b6:	6603      	str	r3, [r0, #96]	; 0x60
	reg = afec->AFEC_CGR;
  4005b8:	6d44      	ldr	r4, [r0, #84]	; 0x54
	reg &= ~(0x03u << (2 * channel));
  4005ba:	004b      	lsls	r3, r1, #1
  4005bc:	2103      	movs	r1, #3
  4005be:	4099      	lsls	r1, r3
  4005c0:	ea24 0401 	bic.w	r4, r4, r1
	reg |= (config->gain) << (2 * channel);
  4005c4:	7851      	ldrb	r1, [r2, #1]
  4005c6:	4099      	lsls	r1, r3
  4005c8:	4321      	orrs	r1, r4
	afec->AFEC_CGR = reg;
  4005ca:	6541      	str	r1, [r0, #84]	; 0x54
}
  4005cc:	bc30      	pop	{r4, r5}
  4005ce:	4770      	bx	lr

004005d0 <afec_temp_sensor_set_config>:
	reg = ((config->rctc) ? AFEC_TEMPMR_RTCT : 0) | (config->mode);
  4005d0:	784b      	ldrb	r3, [r1, #1]
  4005d2:	780a      	ldrb	r2, [r1, #0]
  4005d4:	4313      	orrs	r3, r2
	afec->AFEC_TEMPMR = reg;
  4005d6:	6703      	str	r3, [r0, #112]	; 0x70
			AFEC_TEMPCWR_THIGHTHRES(config->high_threshold);
  4005d8:	888a      	ldrh	r2, [r1, #4]
	afec->AFEC_TEMPCWR = AFEC_TEMPCWR_TLOWTHRES(config->low_threshold) |
  4005da:	884b      	ldrh	r3, [r1, #2]
  4005dc:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
  4005e0:	6743      	str	r3, [r0, #116]	; 0x74
  4005e2:	4770      	bx	lr

004005e4 <afec_get_config_defaults>:
	cfg->resolution = AFEC_12_BITS;
  4005e4:	2200      	movs	r2, #0
  4005e6:	6002      	str	r2, [r0, #0]
	cfg->mck = sysclk_get_cpu_hz();
  4005e8:	4b08      	ldr	r3, [pc, #32]	; (40060c <afec_get_config_defaults+0x28>)
  4005ea:	6043      	str	r3, [r0, #4]
		cfg->afec_clock = 6000000UL;
  4005ec:	4b08      	ldr	r3, [pc, #32]	; (400610 <afec_get_config_defaults+0x2c>)
  4005ee:	6083      	str	r3, [r0, #8]
		cfg->startup_time = AFEC_STARTUP_TIME_4;
  4005f0:	f44f 2380 	mov.w	r3, #262144	; 0x40000
  4005f4:	60c3      	str	r3, [r0, #12]
		cfg->tracktim = 2;
  4005f6:	2302      	movs	r3, #2
  4005f8:	7403      	strb	r3, [r0, #16]
		cfg->transfer = 1;
  4005fa:	2301      	movs	r3, #1
  4005fc:	7443      	strb	r3, [r0, #17]
		cfg->anach = true;
  4005fe:	7483      	strb	r3, [r0, #18]
		cfg->useq = false;
  400600:	74c2      	strb	r2, [r0, #19]
		cfg->tag = true;
  400602:	7503      	strb	r3, [r0, #20]
		cfg->stm = true;
  400604:	7543      	strb	r3, [r0, #21]
		cfg->ibctl = 1;
  400606:	7583      	strb	r3, [r0, #22]
  400608:	4770      	bx	lr
  40060a:	bf00      	nop
  40060c:	11e1a300 	.word	0x11e1a300
  400610:	005b8d80 	.word	0x005b8d80

00400614 <afec_ch_get_config_defaults>:
	cfg->diff = false;
  400614:	2300      	movs	r3, #0
  400616:	7003      	strb	r3, [r0, #0]
   	cfg->gain = AFEC_GAINVALUE_1;
  400618:	2301      	movs	r3, #1
  40061a:	7043      	strb	r3, [r0, #1]
  40061c:	4770      	bx	lr

0040061e <afec_temp_sensor_get_config_defaults>:
	cfg->rctc = false;
  40061e:	2300      	movs	r3, #0
  400620:	7003      	strb	r3, [r0, #0]
	cfg->mode= AFEC_TEMP_CMP_MODE_2;
  400622:	2320      	movs	r3, #32
  400624:	7043      	strb	r3, [r0, #1]
	cfg->low_threshold= 0xFF;
  400626:	23ff      	movs	r3, #255	; 0xff
  400628:	8043      	strh	r3, [r0, #2]
	cfg->high_threshold= 0xFFF;
  40062a:	f640 73ff 	movw	r3, #4095	; 0xfff
  40062e:	8083      	strh	r3, [r0, #4]
  400630:	4770      	bx	lr
	...

00400634 <afec_init>:
	return afec->AFEC_ISR;
  400634:	6b02      	ldr	r2, [r0, #48]	; 0x30
	if ((afec_get_interrupt_status(afec) & AFEC_ISR_DRDY) == AFEC_ISR_DRDY) {
  400636:	f012 7280 	ands.w	r2, r2, #16777216	; 0x1000000
  40063a:	d001      	beq.n	400640 <afec_init+0xc>
		return STATUS_ERR_BUSY;
  40063c:	2019      	movs	r0, #25
  40063e:	4770      	bx	lr
{
  400640:	b410      	push	{r4}
	afec->AFEC_CR = AFEC_CR_SWRST;
  400642:	2301      	movs	r3, #1
  400644:	6003      	str	r3, [r0, #0]
	reg = (config->useq ? AFEC_MR_USEQ_REG_ORDER : 0) |
  400646:	7ccb      	ldrb	r3, [r1, #19]
  400648:	2b00      	cmp	r3, #0
  40064a:	bf18      	it	ne
  40064c:	f04f 4200 	movne.w	r2, #2147483648	; 0x80000000
			AFEC_MR_PRESCAL((config->mck / config->afec_clock )- 1) |
  400650:	684b      	ldr	r3, [r1, #4]
  400652:	688c      	ldr	r4, [r1, #8]
  400654:	fbb3 f3f4 	udiv	r3, r3, r4
  400658:	3b01      	subs	r3, #1
  40065a:	021b      	lsls	r3, r3, #8
  40065c:	b29b      	uxth	r3, r3
	reg = (config->useq ? AFEC_MR_USEQ_REG_ORDER : 0) |
  40065e:	68cc      	ldr	r4, [r1, #12]
  400660:	f444 0400 	orr.w	r4, r4, #8388608	; 0x800000
  400664:	4323      	orrs	r3, r4
			AFEC_MR_TRACKTIM(config->tracktim) |
  400666:	7c0c      	ldrb	r4, [r1, #16]
  400668:	0624      	lsls	r4, r4, #24
  40066a:	f004 6470 	and.w	r4, r4, #251658240	; 0xf000000
	reg = (config->useq ? AFEC_MR_USEQ_REG_ORDER : 0) |
  40066e:	4323      	orrs	r3, r4
			AFEC_MR_TRANSFER(config->transfer) |
  400670:	7c4c      	ldrb	r4, [r1, #17]
  400672:	0724      	lsls	r4, r4, #28
  400674:	f004 5440 	and.w	r4, r4, #805306368	; 0x30000000
	reg = (config->useq ? AFEC_MR_USEQ_REG_ORDER : 0) |
  400678:	4323      	orrs	r3, r4
  40067a:	4313      	orrs	r3, r2
	afec->AFEC_MR = reg;
  40067c:	6043      	str	r3, [r0, #4]
	afec->AFEC_EMR = (config->tag ? AFEC_EMR_TAG : 0) |
  40067e:	7d0b      	ldrb	r3, [r1, #20]
  400680:	2b00      	cmp	r3, #0
  400682:	bf14      	ite	ne
  400684:	f04f 7380 	movne.w	r3, #16777216	; 0x1000000
  400688:	2300      	moveq	r3, #0
  40068a:	680a      	ldr	r2, [r1, #0]
  40068c:	4313      	orrs	r3, r2
			(config->stm ? AFEC_EMR_STM : 0);
  40068e:	7d4a      	ldrb	r2, [r1, #21]
  400690:	2a00      	cmp	r2, #0
  400692:	bf14      	ite	ne
  400694:	f04f 7200 	movne.w	r2, #33554432	; 0x2000000
  400698:	2200      	moveq	r2, #0
			(config->resolution) |
  40069a:	4313      	orrs	r3, r2
	afec->AFEC_EMR = (config->tag ? AFEC_EMR_TAG : 0) |
  40069c:	6083      	str	r3, [r0, #8]
	afec->AFEC_ACR = AFEC_ACR_IBCTL(config->ibctl) | AFEC_ACR_PGA0EN | AFEC_ACR_PGA1EN;
  40069e:	7d8b      	ldrb	r3, [r1, #22]
  4006a0:	021b      	lsls	r3, r3, #8
  4006a2:	f403 7340 	and.w	r3, r3, #768	; 0x300
  4006a6:	f043 030c 	orr.w	r3, r3, #12
  4006aa:	f8c0 3094 	str.w	r3, [r0, #148]	; 0x94
	if(afec == AFEC0) {
  4006ae:	4b0f      	ldr	r3, [pc, #60]	; (4006ec <afec_init+0xb8>)
  4006b0:	4298      	cmp	r0, r3
  4006b2:	d006      	beq.n	4006c2 <afec_init+0x8e>
	if(afec == AFEC1) {
  4006b4:	4b0e      	ldr	r3, [pc, #56]	; (4006f0 <afec_init+0xbc>)
  4006b6:	4298      	cmp	r0, r3
  4006b8:	d00d      	beq.n	4006d6 <afec_init+0xa2>
	return STATUS_OK;
  4006ba:	2000      	movs	r0, #0
}
  4006bc:	f85d 4b04 	ldr.w	r4, [sp], #4
  4006c0:	4770      	bx	lr
  4006c2:	4b0c      	ldr	r3, [pc, #48]	; (4006f4 <afec_init+0xc0>)
  4006c4:	f103 0140 	add.w	r1, r3, #64	; 0x40
			afec_callback_pointer[0][i] = 0;
  4006c8:	2200      	movs	r2, #0
  4006ca:	f843 2f04 	str.w	r2, [r3, #4]!
		for (i = 0; i < _AFEC_NUM_OF_INTERRUPT_SOURCE; i++){
  4006ce:	428b      	cmp	r3, r1
  4006d0:	d1fb      	bne.n	4006ca <afec_init+0x96>
	return STATUS_OK;
  4006d2:	2000      	movs	r0, #0
  4006d4:	e7f2      	b.n	4006bc <afec_init+0x88>
  4006d6:	4b08      	ldr	r3, [pc, #32]	; (4006f8 <afec_init+0xc4>)
  4006d8:	f103 0140 	add.w	r1, r3, #64	; 0x40
			afec_callback_pointer[1][i] = 0;
  4006dc:	2200      	movs	r2, #0
  4006de:	f843 2b04 	str.w	r2, [r3], #4
		for (i = 0; i < _AFEC_NUM_OF_INTERRUPT_SOURCE; i++){
  4006e2:	428b      	cmp	r3, r1
  4006e4:	d1fb      	bne.n	4006de <afec_init+0xaa>
	return STATUS_OK;
  4006e6:	2000      	movs	r0, #0
  4006e8:	e7e8      	b.n	4006bc <afec_init+0x88>
  4006ea:	bf00      	nop
  4006ec:	4003c000 	.word	0x4003c000
  4006f0:	40064000 	.word	0x40064000
  4006f4:	20400bd4 	.word	0x20400bd4
  4006f8:	20400c18 	.word	0x20400c18

004006fc <afec_enable_interrupt>:
	if (interrupt_source == AFEC_INTERRUPT_ALL) {
  4006fc:	4b0c      	ldr	r3, [pc, #48]	; (400730 <afec_enable_interrupt+0x34>)
  4006fe:	4299      	cmp	r1, r3
  400700:	d007      	beq.n	400712 <afec_enable_interrupt+0x16>
	if (interrupt_source < AFEC_INTERRUPT_DATA_READY) {
  400702:	290b      	cmp	r1, #11
  400704:	d80b      	bhi.n	40071e <afec_enable_interrupt+0x22>
		if (interrupt_source == AFEC_INTERRUPT_EOC_11) {
  400706:	d006      	beq.n	400716 <afec_enable_interrupt+0x1a>
			afec->AFEC_IER = 1 << interrupt_source;
  400708:	2301      	movs	r3, #1
  40070a:	fa03 f101 	lsl.w	r1, r3, r1
  40070e:	6241      	str	r1, [r0, #36]	; 0x24
  400710:	4770      	bx	lr
		afec->AFEC_IER = AFEC_INTERRUPT_ALL;
  400712:	6243      	str	r3, [r0, #36]	; 0x24
		return;
  400714:	4770      	bx	lr
			afec->AFEC_IER = 1 << AFEC_TEMP_INT_SOURCE_NUM;
  400716:	f44f 6300 	mov.w	r3, #2048	; 0x800
  40071a:	6243      	str	r3, [r0, #36]	; 0x24
  40071c:	4770      	bx	lr
	} else if (interrupt_source < AFEC_INTERRUPT_TEMP_CHANGE) {
  40071e:	290e      	cmp	r1, #14
		afec->AFEC_IER = 1 << (interrupt_source + AFEC_INTERRUPT_GAP1);
  400720:	bf94      	ite	ls
  400722:	310c      	addls	r1, #12
				+ AFEC_INTERRUPT_GAP2);
  400724:	310f      	addhi	r1, #15
		afec->AFEC_IER = 1 << (interrupt_source + AFEC_INTERRUPT_GAP1
  400726:	2301      	movs	r3, #1
  400728:	fa03 f101 	lsl.w	r1, r3, r1
  40072c:	6241      	str	r1, [r0, #36]	; 0x24
  40072e:	4770      	bx	lr
  400730:	47000fff 	.word	0x47000fff

00400734 <afec_set_callback>:
{
  400734:	b538      	push	{r3, r4, r5, lr}
	if (afec == AFEC1) {
  400736:	4c11      	ldr	r4, [pc, #68]	; (40077c <afec_set_callback+0x48>)
  400738:	42a0      	cmp	r0, r4
	afec_callback_pointer[i][source] = callback;
  40073a:	bf0c      	ite	eq
  40073c:	2410      	moveq	r4, #16
  40073e:	2400      	movne	r4, #0
  400740:	440c      	add	r4, r1
  400742:	4d0f      	ldr	r5, [pc, #60]	; (400780 <afec_set_callback+0x4c>)
  400744:	f845 2024 	str.w	r2, [r5, r4, lsl #2]
	if (!i) {
  400748:	d10a      	bne.n	400760 <afec_set_callback+0x2c>
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
  40074a:	4a0e      	ldr	r2, [pc, #56]	; (400784 <afec_set_callback+0x50>)
  40074c:	f44f 7480 	mov.w	r4, #256	; 0x100
  400750:	f8c2 4184 	str.w	r4, [r2, #388]	; 0x184
    NVIC->IP[(uint32_t)(IRQn)]            = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for device specific Interrupts  */
  400754:	015b      	lsls	r3, r3, #5
  400756:	b2db      	uxtb	r3, r3
  400758:	f882 3328 	strb.w	r3, [r2, #808]	; 0x328
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
  40075c:	6054      	str	r4, [r2, #4]
  40075e:	e009      	b.n	400774 <afec_set_callback+0x40>
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
  400760:	4a08      	ldr	r2, [pc, #32]	; (400784 <afec_set_callback+0x50>)
  400762:	f04f 5400 	mov.w	r4, #536870912	; 0x20000000
  400766:	f8c2 4180 	str.w	r4, [r2, #384]	; 0x180
    NVIC->IP[(uint32_t)(IRQn)]            = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for device specific Interrupts  */
  40076a:	015b      	lsls	r3, r3, #5
  40076c:	b2db      	uxtb	r3, r3
  40076e:	f882 331d 	strb.w	r3, [r2, #797]	; 0x31d
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
  400772:	6014      	str	r4, [r2, #0]
	afec_enable_interrupt(afec, source);
  400774:	4b04      	ldr	r3, [pc, #16]	; (400788 <afec_set_callback+0x54>)
  400776:	4798      	blx	r3
  400778:	bd38      	pop	{r3, r4, r5, pc}
  40077a:	bf00      	nop
  40077c:	40064000 	.word	0x40064000
  400780:	20400bd8 	.word	0x20400bd8
  400784:	e000e100 	.word	0xe000e100
  400788:	004006fd 	.word	0x004006fd

0040078c <AFEC0_Handler>:

/**
 * \brief Interrupt handler for AFEC0.
 */
void AFEC0_Handler(void)
{
  40078c:	b508      	push	{r3, lr}
	afec_process_callback(AFEC0);
  40078e:	4802      	ldr	r0, [pc, #8]	; (400798 <AFEC0_Handler+0xc>)
  400790:	4b02      	ldr	r3, [pc, #8]	; (40079c <AFEC0_Handler+0x10>)
  400792:	4798      	blx	r3
  400794:	bd08      	pop	{r3, pc}
  400796:	bf00      	nop
  400798:	4003c000 	.word	0x4003c000
  40079c:	00400519 	.word	0x00400519

004007a0 <AFEC1_Handler>:

/**
 * \brief Interrupt handler for AFEC1.
 */
void AFEC1_Handler(void)
{
  4007a0:	b508      	push	{r3, lr}
	afec_process_callback(AFEC1);
  4007a2:	4802      	ldr	r0, [pc, #8]	; (4007ac <AFEC1_Handler+0xc>)
  4007a4:	4b02      	ldr	r3, [pc, #8]	; (4007b0 <AFEC1_Handler+0x10>)
  4007a6:	4798      	blx	r3
  4007a8:	bd08      	pop	{r3, pc}
  4007aa:	bf00      	nop
  4007ac:	40064000 	.word	0x40064000
  4007b0:	00400519 	.word	0x00400519

004007b4 <afec_enable>:
 * \brief Enable AFEC Module.
 *
 * \param afec  Base address of the AFEC
 */
void afec_enable(Afec *const afec)
{
  4007b4:	b500      	push	{lr}
  4007b6:	b083      	sub	sp, #12
	Assert(afec);
	uint32_t pid;

	pid = afec_find_pid(afec);
	/* Enable peripheral clock. */
	pmc_enable_periph_clk(pid);
  4007b8:	4b13      	ldr	r3, [pc, #76]	; (400808 <afec_enable+0x54>)
  4007ba:	4298      	cmp	r0, r3
  4007bc:	bf0c      	ite	eq
  4007be:	2028      	moveq	r0, #40	; 0x28
  4007c0:	201d      	movne	r0, #29
  4007c2:	4b12      	ldr	r3, [pc, #72]	; (40080c <afec_enable+0x58>)
  4007c4:	4798      	blx	r3
static inline void sleepmgr_lock_mode(enum sleepmgr_mode mode)
{
#ifdef CONFIG_SLEEPMGR_ENABLE
	irqflags_t flags;

	if(sleepmgr_locks[mode] >= 0xff) {
  4007c6:	4b12      	ldr	r3, [pc, #72]	; (400810 <afec_enable+0x5c>)
  4007c8:	789b      	ldrb	r3, [r3, #2]
  4007ca:	2bff      	cmp	r3, #255	; 0xff
  4007cc:	d01a      	beq.n	400804 <afec_enable+0x50>
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
  4007ce:	f3ef 8310 	mrs	r3, PRIMASK
static volatile uint32_t cpu_irq_critical_section_counter;
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = cpu_irq_is_enabled();
  4007d2:	fab3 f383 	clz	r3, r3
  4007d6:	095b      	lsrs	r3, r3, #5
  4007d8:	9301      	str	r3, [sp, #4]
  __ASM volatile ("cpsid i" : : : "memory");
  4007da:	b672      	cpsid	i
  __ASM volatile ("dmb");
  4007dc:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
  4007e0:	2200      	movs	r2, #0
  4007e2:	4b0c      	ldr	r3, [pc, #48]	; (400814 <afec_enable+0x60>)
  4007e4:	701a      	strb	r2, [r3, #0]
	return flags;
  4007e6:	9901      	ldr	r1, [sp, #4]
	}

	// Enter a critical section
	flags = cpu_irq_save();

	++sleepmgr_locks[mode];
  4007e8:	4a09      	ldr	r2, [pc, #36]	; (400810 <afec_enable+0x5c>)
  4007ea:	7893      	ldrb	r3, [r2, #2]
  4007ec:	3301      	adds	r3, #1
  4007ee:	7093      	strb	r3, [r2, #2]
	return (flags);
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	if (cpu_irq_is_enabled_flags(flags))
  4007f0:	b129      	cbz	r1, 4007fe <afec_enable+0x4a>
		cpu_irq_enable();
  4007f2:	2201      	movs	r2, #1
  4007f4:	4b07      	ldr	r3, [pc, #28]	; (400814 <afec_enable+0x60>)
  4007f6:	701a      	strb	r2, [r3, #0]
  4007f8:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
  4007fc:	b662      	cpsie	i
	sleepmgr_lock_mode(SLEEPMGR_SLEEP_WFI);
}
  4007fe:	b003      	add	sp, #12
  400800:	f85d fb04 	ldr.w	pc, [sp], #4
  400804:	e7fe      	b.n	400804 <afec_enable+0x50>
  400806:	bf00      	nop
  400808:	40064000 	.word	0x40064000
  40080c:	00400c51 	.word	0x00400c51
  400810:	20400bc4 	.word	0x20400bc4
  400814:	20400000 	.word	0x20400000

00400818 <pio_set_debounce_filter>:
void pio_set_debounce_filter(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_cut_off)
{
#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	/* Set Debouncing, 0 bit field no effect */
	p_pio->PIO_IFSCER = ul_mask;
  400818:	f8c0 1084 	str.w	r1, [r0, #132]	; 0x84
	/*
	 * The debouncing filter can filter a pulse of less than 1/2 Period of a
	 * programmable Divided Slow Clock:
	 * Tdiv_slclk = ((DIV+1)*2).Tslow_clock
	 */
	p_pio->PIO_SCDR = PIO_SCDR_DIV((FREQ_SLOW_CLOCK_EXT /
  40081c:	0053      	lsls	r3, r2, #1
  40081e:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  400822:	fbb2 f2f3 	udiv	r2, r2, r3
  400826:	3a01      	subs	r2, #1
  400828:	f3c2 020d 	ubfx	r2, r2, #0, #14
  40082c:	f8c0 208c 	str.w	r2, [r0, #140]	; 0x8c
  400830:	4770      	bx	lr

00400832 <pio_get>:
uint32_t pio_get(Pio *p_pio, const pio_type_t ul_type,
		const uint32_t ul_mask)
{
	uint32_t ul_reg;

	if ((ul_type == PIO_OUTPUT_0) || (ul_type == PIO_OUTPUT_1)) {
  400832:	f021 6100 	bic.w	r1, r1, #134217728	; 0x8000000
  400836:	f1b1 5f40 	cmp.w	r1, #805306368	; 0x30000000
  40083a:	d105      	bne.n	400848 <pio_get+0x16>
		ul_reg = p_pio->PIO_ODSR;
  40083c:	6b83      	ldr	r3, [r0, #56]	; 0x38
	} else {
		ul_reg = p_pio->PIO_PDSR;
	}

	if ((ul_reg & ul_mask) == 0) {
  40083e:	4213      	tst	r3, r2
		return 0;
	} else {
		return 1;
	}
}
  400840:	bf14      	ite	ne
  400842:	2001      	movne	r0, #1
  400844:	2000      	moveq	r0, #0
  400846:	4770      	bx	lr
		ul_reg = p_pio->PIO_PDSR;
  400848:	6bc3      	ldr	r3, [r0, #60]	; 0x3c
  40084a:	e7f8      	b.n	40083e <pio_get+0xc>

0040084c <pio_set_peripheral>:
		const uint32_t ul_mask)
{
	uint32_t ul_sr;

	/* Disable interrupts on the pin(s) */
	p_pio->PIO_IDR = ul_mask;
  40084c:	6442      	str	r2, [r0, #68]	; 0x44

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	switch (ul_type) {
  40084e:	f1b1 5fc0 	cmp.w	r1, #402653184	; 0x18000000
  400852:	d03a      	beq.n	4008ca <pio_set_peripheral+0x7e>
  400854:	d813      	bhi.n	40087e <pio_set_peripheral+0x32>
  400856:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
  40085a:	d025      	beq.n	4008a8 <pio_set_peripheral+0x5c>
  40085c:	f1b1 5f80 	cmp.w	r1, #268435456	; 0x10000000
  400860:	d10a      	bne.n	400878 <pio_set_peripheral+0x2c>

		ul_sr = p_pio->PIO_ABCDSR[1];
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
		break;
	case PIO_PERIPH_B:
		ul_sr = p_pio->PIO_ABCDSR[0];
  400862:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  400864:	4313      	orrs	r3, r2
  400866:	6703      	str	r3, [r0, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  400868:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  40086a:	6f41      	ldr	r1, [r0, #116]	; 0x74
  40086c:	400b      	ands	r3, r1
  40086e:	ea23 0302 	bic.w	r3, r3, r2
  400872:	6743      	str	r3, [r0, #116]	; 0x74
#else
#error "Unsupported device"
#endif

	/* Remove the pins from under the control of PIO */
	p_pio->PIO_PDR = ul_mask;
  400874:	6042      	str	r2, [r0, #4]
  400876:	4770      	bx	lr
	switch (ul_type) {
  400878:	2900      	cmp	r1, #0
  40087a:	d1fb      	bne.n	400874 <pio_set_peripheral+0x28>
  40087c:	4770      	bx	lr
  40087e:	f1b1 5f20 	cmp.w	r1, #671088640	; 0x28000000
  400882:	d021      	beq.n	4008c8 <pio_set_peripheral+0x7c>
  400884:	d809      	bhi.n	40089a <pio_set_peripheral+0x4e>
  400886:	f1b1 5f00 	cmp.w	r1, #536870912	; 0x20000000
  40088a:	d1f3      	bne.n	400874 <pio_set_peripheral+0x28>
		ul_sr = p_pio->PIO_ABCDSR[0];
  40088c:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  40088e:	4313      	orrs	r3, r2
  400890:	6703      	str	r3, [r0, #112]	; 0x70
		ul_sr = p_pio->PIO_ABCDSR[1];
  400892:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  400894:	4313      	orrs	r3, r2
  400896:	6743      	str	r3, [r0, #116]	; 0x74
		break;
  400898:	e7ec      	b.n	400874 <pio_set_peripheral+0x28>
	switch (ul_type) {
  40089a:	f1b1 5f40 	cmp.w	r1, #805306368	; 0x30000000
  40089e:	d013      	beq.n	4008c8 <pio_set_peripheral+0x7c>
  4008a0:	f1b1 5f60 	cmp.w	r1, #939524096	; 0x38000000
  4008a4:	d010      	beq.n	4008c8 <pio_set_peripheral+0x7c>
  4008a6:	e7e5      	b.n	400874 <pio_set_peripheral+0x28>
{
  4008a8:	b410      	push	{r4}
		ul_sr = p_pio->PIO_ABCDSR[0];
  4008aa:	6f01      	ldr	r1, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  4008ac:	6f04      	ldr	r4, [r0, #112]	; 0x70
  4008ae:	43d3      	mvns	r3, r2
  4008b0:	4021      	ands	r1, r4
  4008b2:	461c      	mov	r4, r3
  4008b4:	4019      	ands	r1, r3
  4008b6:	6701      	str	r1, [r0, #112]	; 0x70
		ul_sr = p_pio->PIO_ABCDSR[1];
  4008b8:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  4008ba:	6f41      	ldr	r1, [r0, #116]	; 0x74
  4008bc:	400b      	ands	r3, r1
  4008be:	4023      	ands	r3, r4
  4008c0:	6743      	str	r3, [r0, #116]	; 0x74
	p_pio->PIO_PDR = ul_mask;
  4008c2:	6042      	str	r2, [r0, #4]
}
  4008c4:	f85d 4b04 	ldr.w	r4, [sp], #4
  4008c8:	4770      	bx	lr
		ul_sr = p_pio->PIO_ABCDSR[0];
  4008ca:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  4008cc:	6f01      	ldr	r1, [r0, #112]	; 0x70
  4008ce:	400b      	ands	r3, r1
  4008d0:	ea23 0302 	bic.w	r3, r3, r2
  4008d4:	6703      	str	r3, [r0, #112]	; 0x70
		ul_sr = p_pio->PIO_ABCDSR[1];
  4008d6:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  4008d8:	4313      	orrs	r3, r2
  4008da:	6743      	str	r3, [r0, #116]	; 0x74
		break;
  4008dc:	e7ca      	b.n	400874 <pio_set_peripheral+0x28>

004008de <pio_set_input>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_IDR = ul_mask;
  4008de:	6441      	str	r1, [r0, #68]	; 0x44
	if (ul_pull_up_enable) {
  4008e0:	f012 0f01 	tst.w	r2, #1
  4008e4:	d10d      	bne.n	400902 <pio_set_input+0x24>
		p_pio->PIO_PUDR = ul_mask;
  4008e6:	6601      	str	r1, [r0, #96]	; 0x60
	if (ul_attribute & (PIO_DEGLITCH | PIO_DEBOUNCE)) {
  4008e8:	f012 0f0a 	tst.w	r2, #10
  4008ec:	d00b      	beq.n	400906 <pio_set_input+0x28>
		p_pio->PIO_IFER = ul_mask;
  4008ee:	6201      	str	r1, [r0, #32]
	if (ul_attribute & PIO_DEGLITCH) {
  4008f0:	f012 0f02 	tst.w	r2, #2
  4008f4:	d109      	bne.n	40090a <pio_set_input+0x2c>
		if (ul_attribute & PIO_DEBOUNCE) {
  4008f6:	f012 0f08 	tst.w	r2, #8
  4008fa:	d008      	beq.n	40090e <pio_set_input+0x30>
			p_pio->PIO_IFSCER = ul_mask;
  4008fc:	f8c0 1084 	str.w	r1, [r0, #132]	; 0x84
  400900:	e005      	b.n	40090e <pio_set_input+0x30>
		p_pio->PIO_PUER = ul_mask;
  400902:	6641      	str	r1, [r0, #100]	; 0x64
  400904:	e7f0      	b.n	4008e8 <pio_set_input+0xa>
		p_pio->PIO_IFDR = ul_mask;
  400906:	6241      	str	r1, [r0, #36]	; 0x24
  400908:	e7f2      	b.n	4008f0 <pio_set_input+0x12>
		p_pio->PIO_IFSCDR = ul_mask;
  40090a:	f8c0 1080 	str.w	r1, [r0, #128]	; 0x80
	p_pio->PIO_ODR = ul_mask;
  40090e:	6141      	str	r1, [r0, #20]
	p_pio->PIO_PER = ul_mask;
  400910:	6001      	str	r1, [r0, #0]
  400912:	4770      	bx	lr

00400914 <pio_set_output>:
{
  400914:	b410      	push	{r4}
  400916:	9c01      	ldr	r4, [sp, #4]
	p_pio->PIO_IDR = ul_mask;
  400918:	6441      	str	r1, [r0, #68]	; 0x44
	if (ul_pull_up_enable) {
  40091a:	b94c      	cbnz	r4, 400930 <pio_set_output+0x1c>
		p_pio->PIO_PUDR = ul_mask;
  40091c:	6601      	str	r1, [r0, #96]	; 0x60
	if (ul_multidrive_enable) {
  40091e:	b14b      	cbz	r3, 400934 <pio_set_output+0x20>
		p_pio->PIO_MDER = ul_mask;
  400920:	6501      	str	r1, [r0, #80]	; 0x50
	if (ul_default_level) {
  400922:	b94a      	cbnz	r2, 400938 <pio_set_output+0x24>
		p_pio->PIO_CODR = ul_mask;
  400924:	6341      	str	r1, [r0, #52]	; 0x34
	p_pio->PIO_OER = ul_mask;
  400926:	6101      	str	r1, [r0, #16]
	p_pio->PIO_PER = ul_mask;
  400928:	6001      	str	r1, [r0, #0]
}
  40092a:	f85d 4b04 	ldr.w	r4, [sp], #4
  40092e:	4770      	bx	lr
		p_pio->PIO_PUER = ul_mask;
  400930:	6641      	str	r1, [r0, #100]	; 0x64
  400932:	e7f4      	b.n	40091e <pio_set_output+0xa>
		p_pio->PIO_MDDR = ul_mask;
  400934:	6541      	str	r1, [r0, #84]	; 0x54
  400936:	e7f4      	b.n	400922 <pio_set_output+0xe>
		p_pio->PIO_SODR = ul_mask;
  400938:	6301      	str	r1, [r0, #48]	; 0x30
  40093a:	e7f4      	b.n	400926 <pio_set_output+0x12>

0040093c <pio_configure>:
{
  40093c:	b570      	push	{r4, r5, r6, lr}
  40093e:	b082      	sub	sp, #8
  400940:	4605      	mov	r5, r0
  400942:	4616      	mov	r6, r2
  400944:	461c      	mov	r4, r3
	switch (ul_type) {
  400946:	f1b1 5f00 	cmp.w	r1, #536870912	; 0x20000000
  40094a:	d014      	beq.n	400976 <pio_configure+0x3a>
  40094c:	d90a      	bls.n	400964 <pio_configure+0x28>
  40094e:	f1b1 5f40 	cmp.w	r1, #805306368	; 0x30000000
  400952:	d024      	beq.n	40099e <pio_configure+0x62>
  400954:	f1b1 5f60 	cmp.w	r1, #939524096	; 0x38000000
  400958:	d021      	beq.n	40099e <pio_configure+0x62>
  40095a:	f1b1 5f20 	cmp.w	r1, #671088640	; 0x28000000
  40095e:	d017      	beq.n	400990 <pio_configure+0x54>
		return 0;
  400960:	2000      	movs	r0, #0
  400962:	e01a      	b.n	40099a <pio_configure+0x5e>
	switch (ul_type) {
  400964:	f1b1 5f80 	cmp.w	r1, #268435456	; 0x10000000
  400968:	d005      	beq.n	400976 <pio_configure+0x3a>
  40096a:	f1b1 5fc0 	cmp.w	r1, #402653184	; 0x18000000
  40096e:	d002      	beq.n	400976 <pio_configure+0x3a>
  400970:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
  400974:	d1f4      	bne.n	400960 <pio_configure+0x24>
		pio_set_peripheral(p_pio, ul_type, ul_mask);
  400976:	4632      	mov	r2, r6
  400978:	4628      	mov	r0, r5
  40097a:	4b11      	ldr	r3, [pc, #68]	; (4009c0 <pio_configure+0x84>)
  40097c:	4798      	blx	r3
	if (ul_pull_up_enable) {
  40097e:	f014 0f01 	tst.w	r4, #1
  400982:	d102      	bne.n	40098a <pio_configure+0x4e>
		p_pio->PIO_PUDR = ul_mask;
  400984:	662e      	str	r6, [r5, #96]	; 0x60
	return 1;
  400986:	2001      	movs	r0, #1
  400988:	e007      	b.n	40099a <pio_configure+0x5e>
		p_pio->PIO_PUER = ul_mask;
  40098a:	666e      	str	r6, [r5, #100]	; 0x64
	return 1;
  40098c:	2001      	movs	r0, #1
  40098e:	e004      	b.n	40099a <pio_configure+0x5e>
		pio_set_input(p_pio, ul_mask, ul_attribute);
  400990:	461a      	mov	r2, r3
  400992:	4631      	mov	r1, r6
  400994:	4b0b      	ldr	r3, [pc, #44]	; (4009c4 <pio_configure+0x88>)
  400996:	4798      	blx	r3
	return 1;
  400998:	2001      	movs	r0, #1
}
  40099a:	b002      	add	sp, #8
  40099c:	bd70      	pop	{r4, r5, r6, pc}
		pio_set_output(p_pio, ul_mask, (ul_type == PIO_OUTPUT_1),
  40099e:	f004 0301 	and.w	r3, r4, #1
  4009a2:	9300      	str	r3, [sp, #0]
  4009a4:	f3c4 0380 	ubfx	r3, r4, #2, #1
  4009a8:	f1b1 5f60 	cmp.w	r1, #939524096	; 0x38000000
  4009ac:	bf14      	ite	ne
  4009ae:	2200      	movne	r2, #0
  4009b0:	2201      	moveq	r2, #1
  4009b2:	4631      	mov	r1, r6
  4009b4:	4628      	mov	r0, r5
  4009b6:	4c04      	ldr	r4, [pc, #16]	; (4009c8 <pio_configure+0x8c>)
  4009b8:	47a0      	blx	r4
	return 1;
  4009ba:	2001      	movs	r0, #1
		break;
  4009bc:	e7ed      	b.n	40099a <pio_configure+0x5e>
  4009be:	bf00      	nop
  4009c0:	0040084d 	.word	0x0040084d
  4009c4:	004008df 	.word	0x004008df
  4009c8:	00400915 	.word	0x00400915

004009cc <pio_configure_interrupt>:
	if (ul_attr & PIO_IT_AIME) {
  4009cc:	f012 0f10 	tst.w	r2, #16
  4009d0:	d012      	beq.n	4009f8 <pio_configure_interrupt+0x2c>
		p_pio->PIO_AIMER = ul_mask;
  4009d2:	f8c0 10b0 	str.w	r1, [r0, #176]	; 0xb0
		if (ul_attr & PIO_IT_RE_OR_HL) {
  4009d6:	f012 0f20 	tst.w	r2, #32
  4009da:	d007      	beq.n	4009ec <pio_configure_interrupt+0x20>
			p_pio->PIO_REHLSR = ul_mask;
  4009dc:	f8c0 10d4 	str.w	r1, [r0, #212]	; 0xd4
		if (ul_attr & PIO_IT_EDGE) {
  4009e0:	f012 0f40 	tst.w	r2, #64	; 0x40
  4009e4:	d005      	beq.n	4009f2 <pio_configure_interrupt+0x26>
			p_pio->PIO_ESR = ul_mask;
  4009e6:	f8c0 10c0 	str.w	r1, [r0, #192]	; 0xc0
  4009ea:	4770      	bx	lr
			p_pio->PIO_FELLSR = ul_mask;
  4009ec:	f8c0 10d0 	str.w	r1, [r0, #208]	; 0xd0
  4009f0:	e7f6      	b.n	4009e0 <pio_configure_interrupt+0x14>
			p_pio->PIO_LSR = ul_mask;
  4009f2:	f8c0 10c4 	str.w	r1, [r0, #196]	; 0xc4
  4009f6:	4770      	bx	lr
		p_pio->PIO_AIMDR = ul_mask;
  4009f8:	f8c0 10b4 	str.w	r1, [r0, #180]	; 0xb4
  4009fc:	4770      	bx	lr

004009fe <pio_enable_interrupt>:
	p_pio->PIO_IER = ul_mask;
  4009fe:	6401      	str	r1, [r0, #64]	; 0x40
  400a00:	4770      	bx	lr

00400a02 <pio_get_interrupt_status>:
 *
 * \return The interrupt status value.
 */
uint32_t pio_get_interrupt_status(const Pio *p_pio)
{
	return p_pio->PIO_ISR;
  400a02:	6cc0      	ldr	r0, [r0, #76]	; 0x4c
}
  400a04:	4770      	bx	lr

00400a06 <pio_get_interrupt_mask>:
 *
 * \return The interrupt mask value.
 */
uint32_t pio_get_interrupt_mask(const Pio *p_pio)
{
	return p_pio->PIO_IMR;
  400a06:	6c80      	ldr	r0, [r0, #72]	; 0x48
}
  400a08:	4770      	bx	lr
	...

00400a0c <pio_handler_process>:
 *
 * \param p_pio PIO controller base address.
 * \param ul_id PIO controller ID.
 */
void pio_handler_process(Pio *p_pio, uint32_t ul_id)
{
  400a0c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  400a10:	4604      	mov	r4, r0
  400a12:	4688      	mov	r8, r1
	uint32_t status;
	uint32_t i;

	/* Read PIO controller status */
	status = pio_get_interrupt_status(p_pio);
  400a14:	4b0e      	ldr	r3, [pc, #56]	; (400a50 <pio_handler_process+0x44>)
  400a16:	4798      	blx	r3
  400a18:	4605      	mov	r5, r0
	status &= pio_get_interrupt_mask(p_pio);
  400a1a:	4620      	mov	r0, r4
  400a1c:	4b0d      	ldr	r3, [pc, #52]	; (400a54 <pio_handler_process+0x48>)
  400a1e:	4798      	blx	r3

	/* Check pending events */
	if (status != 0) {
  400a20:	4005      	ands	r5, r0
  400a22:	d013      	beq.n	400a4c <pio_handler_process+0x40>
  400a24:	4c0c      	ldr	r4, [pc, #48]	; (400a58 <pio_handler_process+0x4c>)
  400a26:	f104 0660 	add.w	r6, r4, #96	; 0x60
  400a2a:	e003      	b.n	400a34 <pio_handler_process+0x28>
							gs_interrupt_sources[i].mask);
					status &= ~(gs_interrupt_sources[i].mask);
				}
			}
			i++;
			if (i >= MAX_INTERRUPT_SOURCES) {
  400a2c:	42b4      	cmp	r4, r6
  400a2e:	d00d      	beq.n	400a4c <pio_handler_process+0x40>
  400a30:	3410      	adds	r4, #16
		while (status != 0) {
  400a32:	b15d      	cbz	r5, 400a4c <pio_handler_process+0x40>
			if (gs_interrupt_sources[i].id == ul_id) {
  400a34:	6820      	ldr	r0, [r4, #0]
  400a36:	4540      	cmp	r0, r8
  400a38:	d1f8      	bne.n	400a2c <pio_handler_process+0x20>
				if ((status & gs_interrupt_sources[i].mask) != 0) {
  400a3a:	6861      	ldr	r1, [r4, #4]
  400a3c:	4229      	tst	r1, r5
  400a3e:	d0f5      	beq.n	400a2c <pio_handler_process+0x20>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  400a40:	68e3      	ldr	r3, [r4, #12]
  400a42:	4798      	blx	r3
					status &= ~(gs_interrupt_sources[i].mask);
  400a44:	6863      	ldr	r3, [r4, #4]
  400a46:	ea25 0503 	bic.w	r5, r5, r3
  400a4a:	e7ef      	b.n	400a2c <pio_handler_process+0x20>
  400a4c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  400a50:	00400a03 	.word	0x00400a03
  400a54:	00400a07 	.word	0x00400a07
  400a58:	204009d4 	.word	0x204009d4

00400a5c <pio_handler_set>:
 *
 * \return 0 if successful, 1 if the maximum number of sources has been defined.
 */
uint32_t pio_handler_set(Pio *p_pio, uint32_t ul_id, uint32_t ul_mask,
		uint32_t ul_attr, void (*p_handler) (uint32_t, uint32_t))
{
  400a5c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    uint8_t i;
	struct s_interrupt_source *pSource;

	if (gs_ul_nb_sources >= MAX_INTERRUPT_SOURCES)
  400a5e:	4c18      	ldr	r4, [pc, #96]	; (400ac0 <pio_handler_set+0x64>)
  400a60:	6826      	ldr	r6, [r4, #0]
  400a62:	2e06      	cmp	r6, #6
  400a64:	d82a      	bhi.n	400abc <pio_handler_set+0x60>
  400a66:	f04f 0c00 	mov.w	ip, #0
  400a6a:	4664      	mov	r4, ip
		return 1;

    /* Check interrupt for this pin, if already defined, redefine it. */
	for (i = 0; i <= gs_ul_nb_sources; i++) {
		pSource = &(gs_interrupt_sources[i]);
		if (pSource->id == ul_id && pSource->mask == ul_mask) {
  400a6c:	4f15      	ldr	r7, [pc, #84]	; (400ac4 <pio_handler_set+0x68>)
  400a6e:	e004      	b.n	400a7a <pio_handler_set+0x1e>
	for (i = 0; i <= gs_ul_nb_sources; i++) {
  400a70:	3401      	adds	r4, #1
  400a72:	b2e4      	uxtb	r4, r4
  400a74:	46a4      	mov	ip, r4
  400a76:	42a6      	cmp	r6, r4
  400a78:	d309      	bcc.n	400a8e <pio_handler_set+0x32>
		pSource = &(gs_interrupt_sources[i]);
  400a7a:	46a6      	mov	lr, r4
		if (pSource->id == ul_id && pSource->mask == ul_mask) {
  400a7c:	0125      	lsls	r5, r4, #4
  400a7e:	597d      	ldr	r5, [r7, r5]
  400a80:	428d      	cmp	r5, r1
  400a82:	d1f5      	bne.n	400a70 <pio_handler_set+0x14>
  400a84:	eb07 1504 	add.w	r5, r7, r4, lsl #4
  400a88:	686d      	ldr	r5, [r5, #4]
  400a8a:	4295      	cmp	r5, r2
  400a8c:	d1f0      	bne.n	400a70 <pio_handler_set+0x14>
			break;
		}
	}

	/* Define new source */
	pSource->id = ul_id;
  400a8e:	4d0d      	ldr	r5, [pc, #52]	; (400ac4 <pio_handler_set+0x68>)
  400a90:	ea4f 1e0e 	mov.w	lr, lr, lsl #4
  400a94:	eb05 040e 	add.w	r4, r5, lr
  400a98:	f845 100e 	str.w	r1, [r5, lr]
	pSource->mask = ul_mask;
  400a9c:	6062      	str	r2, [r4, #4]
	pSource->attr = ul_attr;
  400a9e:	60a3      	str	r3, [r4, #8]
	pSource->handler = p_handler;
  400aa0:	9906      	ldr	r1, [sp, #24]
  400aa2:	60e1      	str	r1, [r4, #12]
	if (i == gs_ul_nb_sources + 1) {
  400aa4:	3601      	adds	r6, #1
  400aa6:	4566      	cmp	r6, ip
  400aa8:	d005      	beq.n	400ab6 <pio_handler_set+0x5a>
  400aaa:	4611      	mov	r1, r2
		gs_ul_nb_sources++;
	}

	/* Configure interrupt mode */
	pio_configure_interrupt(p_pio, ul_mask, ul_attr);
  400aac:	461a      	mov	r2, r3
  400aae:	4b06      	ldr	r3, [pc, #24]	; (400ac8 <pio_handler_set+0x6c>)
  400ab0:	4798      	blx	r3

	return 0;
  400ab2:	2000      	movs	r0, #0
  400ab4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		gs_ul_nb_sources++;
  400ab6:	4902      	ldr	r1, [pc, #8]	; (400ac0 <pio_handler_set+0x64>)
  400ab8:	600e      	str	r6, [r1, #0]
  400aba:	e7f6      	b.n	400aaa <pio_handler_set+0x4e>
		return 1;
  400abc:	2001      	movs	r0, #1
}
  400abe:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  400ac0:	20400a44 	.word	0x20400a44
  400ac4:	204009d4 	.word	0x204009d4
  400ac8:	004009cd 	.word	0x004009cd

00400acc <PIOA_Handler>:
/**
 * \brief Parallel IO Controller A interrupt handler.
 * Redefined PIOA interrupt handler for NVIC interrupt table.
 */
void PIOA_Handler(void)
{
  400acc:	b508      	push	{r3, lr}
	pio_handler_process(PIOA, ID_PIOA);
  400ace:	210a      	movs	r1, #10
  400ad0:	4801      	ldr	r0, [pc, #4]	; (400ad8 <PIOA_Handler+0xc>)
  400ad2:	4b02      	ldr	r3, [pc, #8]	; (400adc <PIOA_Handler+0x10>)
  400ad4:	4798      	blx	r3
  400ad6:	bd08      	pop	{r3, pc}
  400ad8:	400e0e00 	.word	0x400e0e00
  400adc:	00400a0d 	.word	0x00400a0d

00400ae0 <PIOB_Handler>:
/**
 * \brief Parallel IO Controller B interrupt handler
 * Redefined PIOB interrupt handler for NVIC interrupt table.
 */
void PIOB_Handler(void)
{
  400ae0:	b508      	push	{r3, lr}
    pio_handler_process(PIOB, ID_PIOB);
  400ae2:	210b      	movs	r1, #11
  400ae4:	4801      	ldr	r0, [pc, #4]	; (400aec <PIOB_Handler+0xc>)
  400ae6:	4b02      	ldr	r3, [pc, #8]	; (400af0 <PIOB_Handler+0x10>)
  400ae8:	4798      	blx	r3
  400aea:	bd08      	pop	{r3, pc}
  400aec:	400e1000 	.word	0x400e1000
  400af0:	00400a0d 	.word	0x00400a0d

00400af4 <PIOC_Handler>:
/**
 * \brief Parallel IO Controller C interrupt handler.
 * Redefined PIOC interrupt handler for NVIC interrupt table.
 */
void PIOC_Handler(void)
{
  400af4:	b508      	push	{r3, lr}
	pio_handler_process(PIOC, ID_PIOC);
  400af6:	210c      	movs	r1, #12
  400af8:	4801      	ldr	r0, [pc, #4]	; (400b00 <PIOC_Handler+0xc>)
  400afa:	4b02      	ldr	r3, [pc, #8]	; (400b04 <PIOC_Handler+0x10>)
  400afc:	4798      	blx	r3
  400afe:	bd08      	pop	{r3, pc}
  400b00:	400e1200 	.word	0x400e1200
  400b04:	00400a0d 	.word	0x00400a0d

00400b08 <PIOD_Handler>:
/**
 * \brief Parallel IO Controller D interrupt handler.
 * Redefined PIOD interrupt handler for NVIC interrupt table.
 */
void PIOD_Handler(void)
{
  400b08:	b508      	push	{r3, lr}
	pio_handler_process(PIOD, ID_PIOD);
  400b0a:	2110      	movs	r1, #16
  400b0c:	4801      	ldr	r0, [pc, #4]	; (400b14 <PIOD_Handler+0xc>)
  400b0e:	4b02      	ldr	r3, [pc, #8]	; (400b18 <PIOD_Handler+0x10>)
  400b10:	4798      	blx	r3
  400b12:	bd08      	pop	{r3, pc}
  400b14:	400e1400 	.word	0x400e1400
  400b18:	00400a0d 	.word	0x00400a0d

00400b1c <PIOE_Handler>:
/**
 * \brief Parallel IO Controller E interrupt handler.
 * Redefined PIOE interrupt handler for NVIC interrupt table.
 */
void PIOE_Handler(void)
{
  400b1c:	b508      	push	{r3, lr}
	pio_handler_process(PIOE, ID_PIOE);
  400b1e:	2111      	movs	r1, #17
  400b20:	4801      	ldr	r0, [pc, #4]	; (400b28 <PIOE_Handler+0xc>)
  400b22:	4b02      	ldr	r3, [pc, #8]	; (400b2c <PIOE_Handler+0x10>)
  400b24:	4798      	blx	r3
  400b26:	bd08      	pop	{r3, pc}
  400b28:	400e1600 	.word	0x400e1600
  400b2c:	00400a0d 	.word	0x00400a0d

00400b30 <pmc_mck_set_division>:
 *
 * \param ul_div Division value.
 */
void pmc_mck_set_division(uint32_t ul_div)
{
	switch (ul_div) {
  400b30:	2803      	cmp	r0, #3
  400b32:	d011      	beq.n	400b58 <pmc_mck_set_division+0x28>
  400b34:	2804      	cmp	r0, #4
  400b36:	d012      	beq.n	400b5e <pmc_mck_set_division+0x2e>
		case 1:
			ul_div = PMC_MCKR_MDIV_EQ_PCK;
  400b38:	2802      	cmp	r0, #2
  400b3a:	bf0c      	ite	eq
  400b3c:	f44f 7180 	moveq.w	r1, #256	; 0x100
  400b40:	2100      	movne	r1, #0
		default:
			ul_div = PMC_MCKR_MDIV_EQ_PCK;
			break;
	}
	PMC->PMC_MCKR =
			(PMC->PMC_MCKR & (~PMC_MCKR_MDIV_Msk)) | ul_div;
  400b42:	4a08      	ldr	r2, [pc, #32]	; (400b64 <pmc_mck_set_division+0x34>)
  400b44:	6b13      	ldr	r3, [r2, #48]	; 0x30
  400b46:	f423 7340 	bic.w	r3, r3, #768	; 0x300
  400b4a:	430b      	orrs	r3, r1
	PMC->PMC_MCKR =
  400b4c:	6313      	str	r3, [r2, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY));
  400b4e:	6e93      	ldr	r3, [r2, #104]	; 0x68
  400b50:	f013 0f08 	tst.w	r3, #8
  400b54:	d0fb      	beq.n	400b4e <pmc_mck_set_division+0x1e>
}
  400b56:	4770      	bx	lr
			ul_div = PMC_MCKR_MDIV_PCK_DIV3;
  400b58:	f44f 7140 	mov.w	r1, #768	; 0x300
			break;
  400b5c:	e7f1      	b.n	400b42 <pmc_mck_set_division+0x12>
			ul_div = PMC_MCKR_MDIV_PCK_DIV4;
  400b5e:	f44f 7100 	mov.w	r1, #512	; 0x200
			break;
  400b62:	e7ee      	b.n	400b42 <pmc_mck_set_division+0x12>
  400b64:	400e0600 	.word	0x400e0600

00400b68 <pmc_switch_mck_to_pllack>:
 */
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
  400b68:	4a17      	ldr	r2, [pc, #92]	; (400bc8 <pmc_switch_mck_to_pllack+0x60>)
  400b6a:	6b13      	ldr	r3, [r2, #48]	; 0x30
  400b6c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  400b70:	4318      	orrs	r0, r3
  400b72:	6310      	str	r0, [r2, #48]	; 0x30
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  400b74:	6e93      	ldr	r3, [r2, #104]	; 0x68
  400b76:	f013 0f08 	tst.w	r3, #8
  400b7a:	d10a      	bne.n	400b92 <pmc_switch_mck_to_pllack+0x2a>
  400b7c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  400b80:	4911      	ldr	r1, [pc, #68]	; (400bc8 <pmc_switch_mck_to_pllack+0x60>)
  400b82:	6e8a      	ldr	r2, [r1, #104]	; 0x68
  400b84:	f012 0f08 	tst.w	r2, #8
  400b88:	d103      	bne.n	400b92 <pmc_switch_mck_to_pllack+0x2a>
			--ul_timeout) {
		if (ul_timeout == 0) {
  400b8a:	3b01      	subs	r3, #1
  400b8c:	d1f9      	bne.n	400b82 <pmc_switch_mck_to_pllack+0x1a>
			return 1;
  400b8e:	2001      	movs	r0, #1
  400b90:	4770      	bx	lr
		}
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
  400b92:	4a0d      	ldr	r2, [pc, #52]	; (400bc8 <pmc_switch_mck_to_pllack+0x60>)
  400b94:	6b13      	ldr	r3, [r2, #48]	; 0x30
  400b96:	f023 0303 	bic.w	r3, r3, #3
  400b9a:	f043 0302 	orr.w	r3, r3, #2
  400b9e:	6313      	str	r3, [r2, #48]	; 0x30
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  400ba0:	6e93      	ldr	r3, [r2, #104]	; 0x68
  400ba2:	f013 0f08 	tst.w	r3, #8
  400ba6:	d10a      	bne.n	400bbe <pmc_switch_mck_to_pllack+0x56>
  400ba8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  400bac:	4906      	ldr	r1, [pc, #24]	; (400bc8 <pmc_switch_mck_to_pllack+0x60>)
  400bae:	6e8a      	ldr	r2, [r1, #104]	; 0x68
  400bb0:	f012 0f08 	tst.w	r2, #8
  400bb4:	d105      	bne.n	400bc2 <pmc_switch_mck_to_pllack+0x5a>
			--ul_timeout) {
		if (ul_timeout == 0) {
  400bb6:	3b01      	subs	r3, #1
  400bb8:	d1f9      	bne.n	400bae <pmc_switch_mck_to_pllack+0x46>
			return 1;
  400bba:	2001      	movs	r0, #1
		}
	}

	return 0;
}
  400bbc:	4770      	bx	lr
	return 0;
  400bbe:	2000      	movs	r0, #0
  400bc0:	4770      	bx	lr
  400bc2:	2000      	movs	r0, #0
  400bc4:	4770      	bx	lr
  400bc6:	bf00      	nop
  400bc8:	400e0600 	.word	0x400e0600

00400bcc <pmc_switch_mainck_to_xtal>:
 */
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
  400bcc:	b9a0      	cbnz	r0, 400bf8 <pmc_switch_mainck_to_xtal+0x2c>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  400bce:	480e      	ldr	r0, [pc, #56]	; (400c08 <pmc_switch_mainck_to_xtal+0x3c>)
  400bd0:	6a03      	ldr	r3, [r0, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
  400bd2:	0209      	lsls	r1, r1, #8
  400bd4:	b289      	uxth	r1, r1
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  400bd6:	4a0d      	ldr	r2, [pc, #52]	; (400c0c <pmc_switch_mainck_to_xtal+0x40>)
  400bd8:	401a      	ands	r2, r3
  400bda:	4b0d      	ldr	r3, [pc, #52]	; (400c10 <pmc_switch_mainck_to_xtal+0x44>)
  400bdc:	4313      	orrs	r3, r2
  400bde:	4319      	orrs	r1, r3
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  400be0:	6201      	str	r1, [r0, #32]
		/* Wait the Xtal to stabilize */
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));
  400be2:	4602      	mov	r2, r0
  400be4:	6e93      	ldr	r3, [r2, #104]	; 0x68
  400be6:	f013 0f01 	tst.w	r3, #1
  400bea:	d0fb      	beq.n	400be4 <pmc_switch_mainck_to_xtal+0x18>

		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
  400bec:	4a06      	ldr	r2, [pc, #24]	; (400c08 <pmc_switch_mainck_to_xtal+0x3c>)
  400bee:	6a11      	ldr	r1, [r2, #32]
  400bf0:	4b08      	ldr	r3, [pc, #32]	; (400c14 <pmc_switch_mainck_to_xtal+0x48>)
  400bf2:	430b      	orrs	r3, r1
  400bf4:	6213      	str	r3, [r2, #32]
  400bf6:	4770      	bx	lr
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  400bf8:	4903      	ldr	r1, [pc, #12]	; (400c08 <pmc_switch_mainck_to_xtal+0x3c>)
  400bfa:	6a0b      	ldr	r3, [r1, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
  400bfc:	4a06      	ldr	r2, [pc, #24]	; (400c18 <pmc_switch_mainck_to_xtal+0x4c>)
  400bfe:	401a      	ands	r2, r3
  400c00:	4b06      	ldr	r3, [pc, #24]	; (400c1c <pmc_switch_mainck_to_xtal+0x50>)
  400c02:	4313      	orrs	r3, r2
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  400c04:	620b      	str	r3, [r1, #32]
  400c06:	4770      	bx	lr
  400c08:	400e0600 	.word	0x400e0600
  400c0c:	ffc8fffc 	.word	0xffc8fffc
  400c10:	00370001 	.word	0x00370001
  400c14:	01370000 	.word	0x01370000
  400c18:	fec8fffc 	.word	0xfec8fffc
  400c1c:	01370002 	.word	0x01370002

00400c20 <pmc_osc_is_ready_mainck>:
 * \retval 1 Xtal is ready.
 * \retval 0 Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_mainck(void)
{
	return PMC->PMC_SR & PMC_SR_MOSCSELS;
  400c20:	4b02      	ldr	r3, [pc, #8]	; (400c2c <pmc_osc_is_ready_mainck+0xc>)
  400c22:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
  400c24:	f400 3080 	and.w	r0, r0, #65536	; 0x10000
  400c28:	4770      	bx	lr
  400c2a:	bf00      	nop
  400c2c:	400e0600 	.word	0x400e0600

00400c30 <pmc_disable_pllack>:
void pmc_disable_pllack(void)
{
#if (SAM4C || SAM4CM || SAM4CP || SAMG)
	PMC->CKGR_PLLAR = CKGR_PLLAR_MULA(0);
#else
	PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | CKGR_PLLAR_MULA(0);
  400c30:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
  400c34:	4b01      	ldr	r3, [pc, #4]	; (400c3c <pmc_disable_pllack+0xc>)
  400c36:	629a      	str	r2, [r3, #40]	; 0x28
  400c38:	4770      	bx	lr
  400c3a:	bf00      	nop
  400c3c:	400e0600 	.word	0x400e0600

00400c40 <pmc_is_locked_pllack>:
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_pllack(void)
{
	return (PMC->PMC_SR & PMC_SR_LOCKA);
  400c40:	4b02      	ldr	r3, [pc, #8]	; (400c4c <pmc_is_locked_pllack+0xc>)
  400c42:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
  400c44:	f000 0002 	and.w	r0, r0, #2
  400c48:	4770      	bx	lr
  400c4a:	bf00      	nop
  400c4c:	400e0600 	.word	0x400e0600

00400c50 <pmc_enable_periph_clk>:
 * \retval 0 Success.
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
	if (ul_id > MAX_PERIPH_ID) {
  400c50:	283f      	cmp	r0, #63	; 0x3f
  400c52:	d81e      	bhi.n	400c92 <pmc_enable_periph_clk+0x42>
		return 1;
	}

	if (ul_id < 32) {
  400c54:	281f      	cmp	r0, #31
  400c56:	d80c      	bhi.n	400c72 <pmc_enable_periph_clk+0x22>
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
  400c58:	4b11      	ldr	r3, [pc, #68]	; (400ca0 <pmc_enable_periph_clk+0x50>)
  400c5a:	699a      	ldr	r2, [r3, #24]
  400c5c:	2301      	movs	r3, #1
  400c5e:	4083      	lsls	r3, r0
  400c60:	4393      	bics	r3, r2
  400c62:	d018      	beq.n	400c96 <pmc_enable_periph_clk+0x46>
			PMC->PMC_PCER0 = 1 << ul_id;
  400c64:	2301      	movs	r3, #1
  400c66:	fa03 f000 	lsl.w	r0, r3, r0
  400c6a:	4b0d      	ldr	r3, [pc, #52]	; (400ca0 <pmc_enable_periph_clk+0x50>)
  400c6c:	6118      	str	r0, [r3, #16]
			PMC->PMC_PCER1 = 1 << ul_id;
		}
#endif
	}

	return 0;
  400c6e:	2000      	movs	r0, #0
  400c70:	4770      	bx	lr
		ul_id -= 32;
  400c72:	3820      	subs	r0, #32
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) != (1u << ul_id)) {
  400c74:	4b0a      	ldr	r3, [pc, #40]	; (400ca0 <pmc_enable_periph_clk+0x50>)
  400c76:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
  400c7a:	2301      	movs	r3, #1
  400c7c:	4083      	lsls	r3, r0
  400c7e:	4393      	bics	r3, r2
  400c80:	d00b      	beq.n	400c9a <pmc_enable_periph_clk+0x4a>
			PMC->PMC_PCER1 = 1 << ul_id;
  400c82:	2301      	movs	r3, #1
  400c84:	fa03 f000 	lsl.w	r0, r3, r0
  400c88:	4b05      	ldr	r3, [pc, #20]	; (400ca0 <pmc_enable_periph_clk+0x50>)
  400c8a:	f8c3 0100 	str.w	r0, [r3, #256]	; 0x100
	return 0;
  400c8e:	2000      	movs	r0, #0
  400c90:	4770      	bx	lr
		return 1;
  400c92:	2001      	movs	r0, #1
  400c94:	4770      	bx	lr
	return 0;
  400c96:	2000      	movs	r0, #0
  400c98:	4770      	bx	lr
  400c9a:	2000      	movs	r0, #0
}
  400c9c:	4770      	bx	lr
  400c9e:	bf00      	nop
  400ca0:	400e0600 	.word	0x400e0600

00400ca4 <tc_init>:
 */
void tc_init(
		Tc *p_tc,
		uint32_t ul_channel,
		uint32_t ul_mode)
{
  400ca4:	b410      	push	{r4}

	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
	tc_channel = p_tc->TC_CHANNEL + ul_channel;
  400ca6:	0189      	lsls	r1, r1, #6
  400ca8:	1843      	adds	r3, r0, r1

	/*  Disable TC clock. */
	tc_channel->TC_CCR = TC_CCR_CLKDIS;
  400caa:	2402      	movs	r4, #2
  400cac:	5044      	str	r4, [r0, r1]

	/*  Disable interrupts. */
	tc_channel->TC_IDR = 0xFFFFFFFF;
  400cae:	f04f 31ff 	mov.w	r1, #4294967295
  400cb2:	6299      	str	r1, [r3, #40]	; 0x28

	/*  Clear status register. */
	tc_channel->TC_SR;
  400cb4:	6a19      	ldr	r1, [r3, #32]

	/*  Set mode. */
	tc_channel->TC_CMR = ul_mode;
  400cb6:	605a      	str	r2, [r3, #4]
}
  400cb8:	f85d 4b04 	ldr.w	r4, [sp], #4
  400cbc:	4770      	bx	lr

00400cbe <tc_start>:
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));

	p_tc->TC_CHANNEL[ul_channel].TC_CCR = TC_CCR_CLKEN | TC_CCR_SWTRG;
  400cbe:	0189      	lsls	r1, r1, #6
  400cc0:	2305      	movs	r3, #5
  400cc2:	5043      	str	r3, [r0, r1]
  400cc4:	4770      	bx	lr

00400cc6 <tc_write_rc>:
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));

	p_tc->TC_CHANNEL[ul_channel].TC_RC = ul_value;
  400cc6:	eb00 1181 	add.w	r1, r0, r1, lsl #6
  400cca:	61ca      	str	r2, [r1, #28]
  400ccc:	4770      	bx	lr

00400cce <tc_enable_interrupt>:

	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
	tc_channel = p_tc->TC_CHANNEL + ul_channel;
  400cce:	eb00 1181 	add.w	r1, r0, r1, lsl #6
	tc_channel->TC_IER = ul_sources;
  400cd2:	624a      	str	r2, [r1, #36]	; 0x24
  400cd4:	4770      	bx	lr

00400cd6 <tc_get_status>:
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
			
	tc_channel = p_tc->TC_CHANNEL + ul_channel;
  400cd6:	eb00 1181 	add.w	r1, r0, r1, lsl #6
	return tc_channel->TC_SR;
  400cda:	6a08      	ldr	r0, [r1, #32]
}
  400cdc:	4770      	bx	lr

00400cde <tc_find_mck_divisor>:
		uint32_t ul_freq,
		uint32_t ul_mck,
		uint32_t *p_uldiv,
		uint32_t *p_ultcclks,
		uint32_t ul_boardmck)
{
  400cde:	b4f0      	push	{r4, r5, r6, r7}
  400ce0:	b086      	sub	sp, #24
	const uint32_t divisors[5] = { 2, 8, 32, 128,
  400ce2:	2402      	movs	r4, #2
  400ce4:	9401      	str	r4, [sp, #4]
  400ce6:	2408      	movs	r4, #8
  400ce8:	9402      	str	r4, [sp, #8]
  400cea:	2420      	movs	r4, #32
  400cec:	9403      	str	r4, [sp, #12]
  400cee:	2480      	movs	r4, #128	; 0x80
  400cf0:	9404      	str	r4, [sp, #16]
			ul_boardmck / FREQ_SLOW_CLOCK_EXT };
  400cf2:	9c0a      	ldr	r4, [sp, #40]	; 0x28
  400cf4:	0be4      	lsrs	r4, r4, #15
	const uint32_t divisors[5] = { 2, 8, 32, 128,
  400cf6:	9405      	str	r4, [sp, #20]
	for (ul_index = 0;
			ul_index < (sizeof(divisors) / sizeof(divisors[0]));
			ul_index++) {
		ul_high = ul_mck / divisors[ul_index];
		ul_low  = ul_high / TC_DIV_FACTOR;
		if (ul_freq > ul_high) {
  400cf8:	ebb0 0f51 	cmp.w	r0, r1, lsr #1
  400cfc:	d814      	bhi.n	400d28 <tc_find_mck_divisor+0x4a>
  400cfe:	0c4c      	lsrs	r4, r1, #17
			return 0;
		} else if (ul_freq >= ul_low) {
  400d00:	42a0      	cmp	r0, r4
  400d02:	d217      	bcs.n	400d34 <tc_find_mck_divisor+0x56>
  400d04:	2501      	movs	r5, #1
		ul_high = ul_mck / divisors[ul_index];
  400d06:	af01      	add	r7, sp, #4
  400d08:	f857 4025 	ldr.w	r4, [r7, r5, lsl #2]
  400d0c:	fbb1 f4f4 	udiv	r4, r1, r4
		ul_low  = ul_high / TC_DIV_FACTOR;
  400d10:	0c26      	lsrs	r6, r4, #16
		if (ul_freq > ul_high) {
  400d12:	4284      	cmp	r4, r0
  400d14:	d30a      	bcc.n	400d2c <tc_find_mck_divisor+0x4e>
		} else if (ul_freq >= ul_low) {
  400d16:	4286      	cmp	r6, r0
  400d18:	d90d      	bls.n	400d36 <tc_find_mck_divisor+0x58>
			ul_index++) {
  400d1a:	3501      	adds	r5, #1
	for (ul_index = 0;
  400d1c:	2d05      	cmp	r5, #5
  400d1e:	d1f3      	bne.n	400d08 <tc_find_mck_divisor+0x2a>
			break;
		}
	}
	if (ul_index >= (sizeof(divisors) / sizeof(divisors[0]))) {
		return 0;
  400d20:	2000      	movs	r0, #0
	if (p_ultcclks) {
		*p_ultcclks = ul_index;
	}

	return 1;
}
  400d22:	b006      	add	sp, #24
  400d24:	bcf0      	pop	{r4, r5, r6, r7}
  400d26:	4770      	bx	lr
			return 0;
  400d28:	2000      	movs	r0, #0
  400d2a:	e7fa      	b.n	400d22 <tc_find_mck_divisor+0x44>
  400d2c:	2000      	movs	r0, #0
  400d2e:	e7f8      	b.n	400d22 <tc_find_mck_divisor+0x44>
	return 1;
  400d30:	2001      	movs	r0, #1
  400d32:	e7f6      	b.n	400d22 <tc_find_mck_divisor+0x44>
	for (ul_index = 0;
  400d34:	2500      	movs	r5, #0
	if (p_uldiv) {
  400d36:	b12a      	cbz	r2, 400d44 <tc_find_mck_divisor+0x66>
		*p_uldiv = divisors[ul_index];
  400d38:	a906      	add	r1, sp, #24
  400d3a:	eb01 0185 	add.w	r1, r1, r5, lsl #2
  400d3e:	f851 1c14 	ldr.w	r1, [r1, #-20]
  400d42:	6011      	str	r1, [r2, #0]
	if (p_ultcclks) {
  400d44:	2b00      	cmp	r3, #0
  400d46:	d0f3      	beq.n	400d30 <tc_find_mck_divisor+0x52>
		*p_ultcclks = ul_index;
  400d48:	601d      	str	r5, [r3, #0]
	return 1;
  400d4a:	2001      	movs	r0, #1
  400d4c:	e7e9      	b.n	400d22 <tc_find_mck_divisor+0x44>

00400d4e <uart_write>:
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_write(Uart *p_uart, const uint8_t uc_data)
{
	/* Check if the transmitter is ready */
	if (!(p_uart->UART_SR & UART_SR_TXRDY))
  400d4e:	6943      	ldr	r3, [r0, #20]
  400d50:	f013 0f02 	tst.w	r3, #2
  400d54:	d002      	beq.n	400d5c <uart_write+0xe>
		return 1;

	/* Send character */
	p_uart->UART_THR = uc_data;
  400d56:	61c1      	str	r1, [r0, #28]
	return 0;
  400d58:	2000      	movs	r0, #0
  400d5a:	4770      	bx	lr
		return 1;
  400d5c:	2001      	movs	r0, #1
}
  400d5e:	4770      	bx	lr

00400d60 <uart_read>:
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_read(Uart *p_uart, uint8_t *puc_data)
{
	/* Check if the receiver is ready */
	if ((p_uart->UART_SR & UART_SR_RXRDY) == 0)
  400d60:	6943      	ldr	r3, [r0, #20]
  400d62:	f013 0f01 	tst.w	r3, #1
  400d66:	d003      	beq.n	400d70 <uart_read+0x10>
		return 1;

	/* Read character */
	*puc_data = (uint8_t) p_uart->UART_RHR;
  400d68:	6983      	ldr	r3, [r0, #24]
  400d6a:	700b      	strb	r3, [r1, #0]
	return 0;
  400d6c:	2000      	movs	r0, #0
  400d6e:	4770      	bx	lr
		return 1;
  400d70:	2001      	movs	r0, #1
}
  400d72:	4770      	bx	lr

00400d74 <usart_set_async_baudrate>:
 * \retval 1 Baud rate set point is out of range for the given input clock
 * frequency.
 */
uint32_t usart_set_async_baudrate(Usart *p_usart,
		uint32_t baudrate, uint32_t ul_mck)
{
  400d74:	b410      	push	{r4}
	uint32_t cd_fp;
	uint32_t cd;
	uint32_t fp;

	/* Calculate the receiver sampling divide of baudrate clock. */
	if (ul_mck >= HIGH_FRQ_SAMPLE_DIV * baudrate) {
  400d76:	010b      	lsls	r3, r1, #4
  400d78:	4293      	cmp	r3, r2
  400d7a:	d914      	bls.n	400da6 <usart_set_async_baudrate+0x32>
	} else {
		over = LOW_FRQ_SAMPLE_DIV;
	}

	/* Calculate clock divider according to the fraction calculated formula. */
	cd_fp = (8 * ul_mck + (over * baudrate) / 2) / (over * baudrate);
  400d7c:	00c9      	lsls	r1, r1, #3
  400d7e:	084b      	lsrs	r3, r1, #1
  400d80:	eb03 02c2 	add.w	r2, r3, r2, lsl #3
  400d84:	fbb2 f2f1 	udiv	r2, r2, r1
	cd = cd_fp >> 3;
  400d88:	08d3      	lsrs	r3, r2, #3
	fp = cd_fp & 0x07;
	if (cd < MIN_CD_VALUE || cd > MAX_CD_VALUE) {
  400d8a:	1e5c      	subs	r4, r3, #1
  400d8c:	f64f 71fe 	movw	r1, #65534	; 0xfffe
  400d90:	428c      	cmp	r4, r1
  400d92:	d901      	bls.n	400d98 <usart_set_async_baudrate+0x24>
		return 1;
  400d94:	2001      	movs	r0, #1
  400d96:	e017      	b.n	400dc8 <usart_set_async_baudrate+0x54>
	}

	/* Configure the OVER bit in MR register. */
	if (over == 8) {
		p_usart->US_MR |= US_MR_OVER;
  400d98:	6841      	ldr	r1, [r0, #4]
  400d9a:	f441 2100 	orr.w	r1, r1, #524288	; 0x80000
  400d9e:	6041      	str	r1, [r0, #4]
  400da0:	e00c      	b.n	400dbc <usart_set_async_baudrate+0x48>
		return 1;
  400da2:	2001      	movs	r0, #1
  400da4:	e010      	b.n	400dc8 <usart_set_async_baudrate+0x54>
	cd_fp = (8 * ul_mck + (over * baudrate) / 2) / (over * baudrate);
  400da6:	0859      	lsrs	r1, r3, #1
  400da8:	eb01 02c2 	add.w	r2, r1, r2, lsl #3
  400dac:	fbb2 f2f3 	udiv	r2, r2, r3
	cd = cd_fp >> 3;
  400db0:	08d3      	lsrs	r3, r2, #3
	if (cd < MIN_CD_VALUE || cd > MAX_CD_VALUE) {
  400db2:	1e5c      	subs	r4, r3, #1
  400db4:	f64f 71fe 	movw	r1, #65534	; 0xfffe
  400db8:	428c      	cmp	r4, r1
  400dba:	d8f2      	bhi.n	400da2 <usart_set_async_baudrate+0x2e>
	}

	/* Configure the baudrate generate register. */
	p_usart->US_BRGR = (cd << US_BRGR_CD_Pos) | (fp << US_BRGR_FP_Pos);
  400dbc:	0412      	lsls	r2, r2, #16
  400dbe:	f402 22e0 	and.w	r2, r2, #458752	; 0x70000
  400dc2:	431a      	orrs	r2, r3
  400dc4:	6202      	str	r2, [r0, #32]

	return 0;
  400dc6:	2000      	movs	r0, #0
}
  400dc8:	f85d 4b04 	ldr.w	r4, [sp], #4
  400dcc:	4770      	bx	lr
	...

00400dd0 <usart_reset>:
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_disable_writeprotect(Usart *p_usart)
{
	p_usart->US_WPMR = US_WPMR_WPKEY_PASSWD;
  400dd0:	4b08      	ldr	r3, [pc, #32]	; (400df4 <usart_reset+0x24>)
  400dd2:	f8c0 30e4 	str.w	r3, [r0, #228]	; 0xe4
	p_usart->US_MR = 0;
  400dd6:	2300      	movs	r3, #0
  400dd8:	6043      	str	r3, [r0, #4]
	p_usart->US_RTOR = 0;
  400dda:	6243      	str	r3, [r0, #36]	; 0x24
	p_usart->US_TTGR = 0;
  400ddc:	6283      	str	r3, [r0, #40]	; 0x28
	p_usart->US_CR = US_CR_RSTTX | US_CR_TXDIS;
  400dde:	2388      	movs	r3, #136	; 0x88
  400de0:	6003      	str	r3, [r0, #0]
	p_usart->US_CR = US_CR_RSTRX | US_CR_RXDIS;
  400de2:	2324      	movs	r3, #36	; 0x24
  400de4:	6003      	str	r3, [r0, #0]
	p_usart->US_CR = US_CR_RSTSTA;
  400de6:	f44f 7380 	mov.w	r3, #256	; 0x100
  400dea:	6003      	str	r3, [r0, #0]
	p_usart->US_CR = US_CR_RTSDIS;
  400dec:	f44f 2300 	mov.w	r3, #524288	; 0x80000
  400df0:	6003      	str	r3, [r0, #0]
  400df2:	4770      	bx	lr
  400df4:	55534100 	.word	0x55534100

00400df8 <usart_init_rs232>:
{
  400df8:	b570      	push	{r4, r5, r6, lr}
  400dfa:	4605      	mov	r5, r0
  400dfc:	460c      	mov	r4, r1
  400dfe:	4616      	mov	r6, r2
	usart_reset(p_usart);
  400e00:	4b0f      	ldr	r3, [pc, #60]	; (400e40 <usart_init_rs232+0x48>)
  400e02:	4798      	blx	r3
	ul_reg_val = 0;
  400e04:	2200      	movs	r2, #0
  400e06:	4b0f      	ldr	r3, [pc, #60]	; (400e44 <usart_init_rs232+0x4c>)
  400e08:	601a      	str	r2, [r3, #0]
	if (!p_usart_opt || usart_set_async_baudrate(p_usart,
  400e0a:	b1a4      	cbz	r4, 400e36 <usart_init_rs232+0x3e>
  400e0c:	4632      	mov	r2, r6
  400e0e:	6821      	ldr	r1, [r4, #0]
  400e10:	4628      	mov	r0, r5
  400e12:	4b0d      	ldr	r3, [pc, #52]	; (400e48 <usart_init_rs232+0x50>)
  400e14:	4798      	blx	r3
  400e16:	4602      	mov	r2, r0
  400e18:	b978      	cbnz	r0, 400e3a <usart_init_rs232+0x42>
	ul_reg_val |= p_usart_opt->char_length | p_usart_opt->parity_type |
  400e1a:	6863      	ldr	r3, [r4, #4]
  400e1c:	68a1      	ldr	r1, [r4, #8]
  400e1e:	430b      	orrs	r3, r1
  400e20:	6921      	ldr	r1, [r4, #16]
  400e22:	430b      	orrs	r3, r1
			p_usart_opt->channel_mode | p_usart_opt->stop_bits;
  400e24:	68e1      	ldr	r1, [r4, #12]
  400e26:	430b      	orrs	r3, r1
	ul_reg_val |= p_usart_opt->char_length | p_usart_opt->parity_type |
  400e28:	4906      	ldr	r1, [pc, #24]	; (400e44 <usart_init_rs232+0x4c>)
  400e2a:	600b      	str	r3, [r1, #0]
	p_usart->US_MR |= ul_reg_val;
  400e2c:	6869      	ldr	r1, [r5, #4]
  400e2e:	430b      	orrs	r3, r1
  400e30:	606b      	str	r3, [r5, #4]
}
  400e32:	4610      	mov	r0, r2
  400e34:	bd70      	pop	{r4, r5, r6, pc}
		return 1;
  400e36:	2201      	movs	r2, #1
  400e38:	e7fb      	b.n	400e32 <usart_init_rs232+0x3a>
  400e3a:	2201      	movs	r2, #1
  400e3c:	e7f9      	b.n	400e32 <usart_init_rs232+0x3a>
  400e3e:	bf00      	nop
  400e40:	00400dd1 	.word	0x00400dd1
  400e44:	20400a48 	.word	0x20400a48
  400e48:	00400d75 	.word	0x00400d75

00400e4c <usart_enable_tx>:
	p_usart->US_CR = US_CR_TXEN;
  400e4c:	2340      	movs	r3, #64	; 0x40
  400e4e:	6003      	str	r3, [r0, #0]
  400e50:	4770      	bx	lr

00400e52 <usart_enable_rx>:
	p_usart->US_CR = US_CR_RXEN;
  400e52:	2310      	movs	r3, #16
  400e54:	6003      	str	r3, [r0, #0]
  400e56:	4770      	bx	lr

00400e58 <usart_is_tx_ready>:
	return (p_usart->US_CSR & US_CSR_TXRDY) > 0;
  400e58:	6940      	ldr	r0, [r0, #20]
}
  400e5a:	f3c0 0040 	ubfx	r0, r0, #1, #1
  400e5e:	4770      	bx	lr

00400e60 <usart_write>:
	if (!(p_usart->US_CSR & US_CSR_TXRDY)) {
  400e60:	6943      	ldr	r3, [r0, #20]
  400e62:	f013 0f02 	tst.w	r3, #2
  400e66:	d004      	beq.n	400e72 <usart_write+0x12>
	p_usart->US_THR = US_THR_TXCHR(c);
  400e68:	f3c1 0108 	ubfx	r1, r1, #0, #9
  400e6c:	61c1      	str	r1, [r0, #28]
	return 0;
  400e6e:	2000      	movs	r0, #0
  400e70:	4770      	bx	lr
		return 1;
  400e72:	2001      	movs	r0, #1
}
  400e74:	4770      	bx	lr

00400e76 <usart_read>:
	if (!(p_usart->US_CSR & US_CSR_RXRDY)) {
  400e76:	6943      	ldr	r3, [r0, #20]
  400e78:	f013 0f01 	tst.w	r3, #1
  400e7c:	d005      	beq.n	400e8a <usart_read+0x14>
	*c = p_usart->US_RHR & US_RHR_RXCHR_Msk;
  400e7e:	6983      	ldr	r3, [r0, #24]
  400e80:	f3c3 0308 	ubfx	r3, r3, #0, #9
  400e84:	600b      	str	r3, [r1, #0]
	return 0;
  400e86:	2000      	movs	r0, #0
  400e88:	4770      	bx	lr
		return 1;
  400e8a:	2001      	movs	r0, #1
}
  400e8c:	4770      	bx	lr

00400e8e <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
  400e8e:	e7fe      	b.n	400e8e <Dummy_Handler>

00400e90 <Reset_Handler>:
{
  400e90:	b500      	push	{lr}
  400e92:	b083      	sub	sp, #12
        if (pSrc != pDest) {
  400e94:	4b25      	ldr	r3, [pc, #148]	; (400f2c <Reset_Handler+0x9c>)
  400e96:	4a26      	ldr	r2, [pc, #152]	; (400f30 <Reset_Handler+0xa0>)
  400e98:	429a      	cmp	r2, r3
  400e9a:	d010      	beq.n	400ebe <Reset_Handler+0x2e>
                for (; pDest < &_erelocate;) {
  400e9c:	4b25      	ldr	r3, [pc, #148]	; (400f34 <Reset_Handler+0xa4>)
  400e9e:	4a23      	ldr	r2, [pc, #140]	; (400f2c <Reset_Handler+0x9c>)
  400ea0:	429a      	cmp	r2, r3
  400ea2:	d20c      	bcs.n	400ebe <Reset_Handler+0x2e>
  400ea4:	3b01      	subs	r3, #1
  400ea6:	1a9b      	subs	r3, r3, r2
  400ea8:	f023 0303 	bic.w	r3, r3, #3
  400eac:	3304      	adds	r3, #4
  400eae:	4413      	add	r3, r2
  400eb0:	491f      	ldr	r1, [pc, #124]	; (400f30 <Reset_Handler+0xa0>)
                        *pDest++ = *pSrc++;
  400eb2:	f851 0b04 	ldr.w	r0, [r1], #4
  400eb6:	f842 0b04 	str.w	r0, [r2], #4
                for (; pDest < &_erelocate;) {
  400eba:	429a      	cmp	r2, r3
  400ebc:	d1f9      	bne.n	400eb2 <Reset_Handler+0x22>
        for (pDest = &_szero; pDest < &_ezero;) {
  400ebe:	4b1e      	ldr	r3, [pc, #120]	; (400f38 <Reset_Handler+0xa8>)
  400ec0:	4a1e      	ldr	r2, [pc, #120]	; (400f3c <Reset_Handler+0xac>)
  400ec2:	429a      	cmp	r2, r3
  400ec4:	d20a      	bcs.n	400edc <Reset_Handler+0x4c>
  400ec6:	3b01      	subs	r3, #1
  400ec8:	1a9b      	subs	r3, r3, r2
  400eca:	f023 0303 	bic.w	r3, r3, #3
  400ece:	3304      	adds	r3, #4
  400ed0:	4413      	add	r3, r2
                *pDest++ = 0;
  400ed2:	2100      	movs	r1, #0
  400ed4:	f842 1b04 	str.w	r1, [r2], #4
        for (pDest = &_szero; pDest < &_ezero;) {
  400ed8:	4293      	cmp	r3, r2
  400eda:	d1fb      	bne.n	400ed4 <Reset_Handler+0x44>
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
  400edc:	4a18      	ldr	r2, [pc, #96]	; (400f40 <Reset_Handler+0xb0>)
  400ede:	4b19      	ldr	r3, [pc, #100]	; (400f44 <Reset_Handler+0xb4>)
  400ee0:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
  400ee4:	6093      	str	r3, [r2, #8]
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
  400ee6:	f3ef 8310 	mrs	r3, PRIMASK
	volatile irqflags_t flags = cpu_irq_is_enabled();
  400eea:	fab3 f383 	clz	r3, r3
  400eee:	095b      	lsrs	r3, r3, #5
  400ef0:	9301      	str	r3, [sp, #4]
  __ASM volatile ("cpsid i" : : : "memory");
  400ef2:	b672      	cpsid	i
  400ef4:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
  400ef8:	2200      	movs	r2, #0
  400efa:	4b13      	ldr	r3, [pc, #76]	; (400f48 <Reset_Handler+0xb8>)
  400efc:	701a      	strb	r2, [r3, #0]
	return flags;
  400efe:	9901      	ldr	r1, [sp, #4]
 */
__always_inline static void fpu_enable(void)
{
	irqflags_t flags;
	flags = cpu_irq_save();
	REG_CPACR |=  (0xFu << 20);
  400f00:	4a12      	ldr	r2, [pc, #72]	; (400f4c <Reset_Handler+0xbc>)
  400f02:	6813      	ldr	r3, [r2, #0]
  400f04:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
  400f08:	6013      	str	r3, [r2, #0]
  __ASM volatile ("dsb");
  400f0a:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  400f0e:	f3bf 8f6f 	isb	sy
	if (cpu_irq_is_enabled_flags(flags))
  400f12:	b129      	cbz	r1, 400f20 <Reset_Handler+0x90>
		cpu_irq_enable();
  400f14:	2201      	movs	r2, #1
  400f16:	4b0c      	ldr	r3, [pc, #48]	; (400f48 <Reset_Handler+0xb8>)
  400f18:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("dmb");
  400f1a:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
  400f1e:	b662      	cpsie	i
        __libc_init_array();
  400f20:	4b0b      	ldr	r3, [pc, #44]	; (400f50 <Reset_Handler+0xc0>)
  400f22:	4798      	blx	r3
        main();
  400f24:	4b0b      	ldr	r3, [pc, #44]	; (400f54 <Reset_Handler+0xc4>)
  400f26:	4798      	blx	r3
  400f28:	e7fe      	b.n	400f28 <Reset_Handler+0x98>
  400f2a:	bf00      	nop
  400f2c:	20400000 	.word	0x20400000
  400f30:	0040978c 	.word	0x0040978c
  400f34:	204009b8 	.word	0x204009b8
  400f38:	20400cd4 	.word	0x20400cd4
  400f3c:	204009b8 	.word	0x204009b8
  400f40:	e000ed00 	.word	0xe000ed00
  400f44:	00400000 	.word	0x00400000
  400f48:	20400000 	.word	0x20400000
  400f4c:	e000ed88 	.word	0xe000ed88
  400f50:	00403ad1 	.word	0x00403ad1
  400f54:	00403899 	.word	0x00403899

00400f58 <SystemCoreClockUpdate>:
}

void SystemCoreClockUpdate( void )
{
  /* Determine clock frequency according to clock register values */
  switch (PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk)
  400f58:	4b3b      	ldr	r3, [pc, #236]	; (401048 <SystemCoreClockUpdate+0xf0>)
  400f5a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  400f5c:	f003 0303 	and.w	r3, r3, #3
  400f60:	2b01      	cmp	r3, #1
  400f62:	d01d      	beq.n	400fa0 <SystemCoreClockUpdate+0x48>
  400f64:	b183      	cbz	r3, 400f88 <SystemCoreClockUpdate+0x30>
  400f66:	2b02      	cmp	r3, #2
  400f68:	d036      	beq.n	400fd8 <SystemCoreClockUpdate+0x80>

    default:
    break;
  }

  if ( (PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3 )
  400f6a:	4b37      	ldr	r3, [pc, #220]	; (401048 <SystemCoreClockUpdate+0xf0>)
  400f6c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  400f6e:	f003 0370 	and.w	r3, r3, #112	; 0x70
  400f72:	2b70      	cmp	r3, #112	; 0x70
  400f74:	d05f      	beq.n	401036 <SystemCoreClockUpdate+0xde>
  {
    SystemCoreClock /= 3U;
  }
  else
  {
    SystemCoreClock >>= ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> PMC_MCKR_PRES_Pos);
  400f76:	4b34      	ldr	r3, [pc, #208]	; (401048 <SystemCoreClockUpdate+0xf0>)
  400f78:	6b1a      	ldr	r2, [r3, #48]	; 0x30
  400f7a:	4934      	ldr	r1, [pc, #208]	; (40104c <SystemCoreClockUpdate+0xf4>)
  400f7c:	f3c2 1202 	ubfx	r2, r2, #4, #3
  400f80:	680b      	ldr	r3, [r1, #0]
  400f82:	40d3      	lsrs	r3, r2
  400f84:	600b      	str	r3, [r1, #0]
  400f86:	4770      	bx	lr
      if ( SUPC->SUPC_SR & SUPC_SR_OSCSEL )
  400f88:	4b31      	ldr	r3, [pc, #196]	; (401050 <SystemCoreClockUpdate+0xf8>)
  400f8a:	695b      	ldr	r3, [r3, #20]
  400f8c:	f013 0f80 	tst.w	r3, #128	; 0x80
        SystemCoreClock = CHIP_FREQ_XTAL_32K;
  400f90:	bf14      	ite	ne
  400f92:	f44f 4200 	movne.w	r2, #32768	; 0x8000
        SystemCoreClock = CHIP_FREQ_SLCK_RC;
  400f96:	f44f 42fa 	moveq.w	r2, #32000	; 0x7d00
  400f9a:	4b2c      	ldr	r3, [pc, #176]	; (40104c <SystemCoreClockUpdate+0xf4>)
  400f9c:	601a      	str	r2, [r3, #0]
  400f9e:	e7e4      	b.n	400f6a <SystemCoreClockUpdate+0x12>
      if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL )
  400fa0:	4b29      	ldr	r3, [pc, #164]	; (401048 <SystemCoreClockUpdate+0xf0>)
  400fa2:	6a1b      	ldr	r3, [r3, #32]
  400fa4:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  400fa8:	d003      	beq.n	400fb2 <SystemCoreClockUpdate+0x5a>
        SystemCoreClock = CHIP_FREQ_XTAL_12M;
  400faa:	4a2a      	ldr	r2, [pc, #168]	; (401054 <SystemCoreClockUpdate+0xfc>)
  400fac:	4b27      	ldr	r3, [pc, #156]	; (40104c <SystemCoreClockUpdate+0xf4>)
  400fae:	601a      	str	r2, [r3, #0]
  400fb0:	e7db      	b.n	400f6a <SystemCoreClockUpdate+0x12>
        SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  400fb2:	4a29      	ldr	r2, [pc, #164]	; (401058 <SystemCoreClockUpdate+0x100>)
  400fb4:	4b25      	ldr	r3, [pc, #148]	; (40104c <SystemCoreClockUpdate+0xf4>)
  400fb6:	601a      	str	r2, [r3, #0]
        switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk )
  400fb8:	4b23      	ldr	r3, [pc, #140]	; (401048 <SystemCoreClockUpdate+0xf0>)
  400fba:	6a1b      	ldr	r3, [r3, #32]
  400fbc:	f003 0370 	and.w	r3, r3, #112	; 0x70
  400fc0:	2b10      	cmp	r3, #16
  400fc2:	d005      	beq.n	400fd0 <SystemCoreClockUpdate+0x78>
  400fc4:	2b20      	cmp	r3, #32
  400fc6:	d1d0      	bne.n	400f6a <SystemCoreClockUpdate+0x12>
            SystemCoreClock *= 3U;
  400fc8:	4a22      	ldr	r2, [pc, #136]	; (401054 <SystemCoreClockUpdate+0xfc>)
  400fca:	4b20      	ldr	r3, [pc, #128]	; (40104c <SystemCoreClockUpdate+0xf4>)
  400fcc:	601a      	str	r2, [r3, #0]
          break;
  400fce:	e7cc      	b.n	400f6a <SystemCoreClockUpdate+0x12>
            SystemCoreClock *= 2U;
  400fd0:	4a22      	ldr	r2, [pc, #136]	; (40105c <SystemCoreClockUpdate+0x104>)
  400fd2:	4b1e      	ldr	r3, [pc, #120]	; (40104c <SystemCoreClockUpdate+0xf4>)
  400fd4:	601a      	str	r2, [r3, #0]
          break;
  400fd6:	e7c8      	b.n	400f6a <SystemCoreClockUpdate+0x12>
      if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL )
  400fd8:	4b1b      	ldr	r3, [pc, #108]	; (401048 <SystemCoreClockUpdate+0xf0>)
  400fda:	6a1b      	ldr	r3, [r3, #32]
  400fdc:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  400fe0:	d016      	beq.n	401010 <SystemCoreClockUpdate+0xb8>
        SystemCoreClock = CHIP_FREQ_XTAL_12M ;
  400fe2:	4a1c      	ldr	r2, [pc, #112]	; (401054 <SystemCoreClockUpdate+0xfc>)
  400fe4:	4b19      	ldr	r3, [pc, #100]	; (40104c <SystemCoreClockUpdate+0xf4>)
  400fe6:	601a      	str	r2, [r3, #0]
      if ( (uint32_t) (PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk) == PMC_MCKR_CSS_PLLA_CLK )
  400fe8:	4b17      	ldr	r3, [pc, #92]	; (401048 <SystemCoreClockUpdate+0xf0>)
  400fea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  400fec:	f003 0303 	and.w	r3, r3, #3
  400ff0:	2b02      	cmp	r3, #2
  400ff2:	d1ba      	bne.n	400f6a <SystemCoreClockUpdate+0x12>
        SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> CKGR_PLLAR_MULA_Pos) + 1U);
  400ff4:	4a14      	ldr	r2, [pc, #80]	; (401048 <SystemCoreClockUpdate+0xf0>)
  400ff6:	6a91      	ldr	r1, [r2, #40]	; 0x28
        SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> CKGR_PLLAR_DIVA_Pos));
  400ff8:	6a92      	ldr	r2, [r2, #40]	; 0x28
  400ffa:	4814      	ldr	r0, [pc, #80]	; (40104c <SystemCoreClockUpdate+0xf4>)
        SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> CKGR_PLLAR_MULA_Pos) + 1U);
  400ffc:	f3c1 410a 	ubfx	r1, r1, #16, #11
  401000:	6803      	ldr	r3, [r0, #0]
  401002:	fb01 3303 	mla	r3, r1, r3, r3
        SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> CKGR_PLLAR_DIVA_Pos));
  401006:	b2d2      	uxtb	r2, r2
  401008:	fbb3 f3f2 	udiv	r3, r3, r2
  40100c:	6003      	str	r3, [r0, #0]
  40100e:	e7ac      	b.n	400f6a <SystemCoreClockUpdate+0x12>
        SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  401010:	4a11      	ldr	r2, [pc, #68]	; (401058 <SystemCoreClockUpdate+0x100>)
  401012:	4b0e      	ldr	r3, [pc, #56]	; (40104c <SystemCoreClockUpdate+0xf4>)
  401014:	601a      	str	r2, [r3, #0]
        switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk )
  401016:	4b0c      	ldr	r3, [pc, #48]	; (401048 <SystemCoreClockUpdate+0xf0>)
  401018:	6a1b      	ldr	r3, [r3, #32]
  40101a:	f003 0370 	and.w	r3, r3, #112	; 0x70
  40101e:	2b10      	cmp	r3, #16
  401020:	d005      	beq.n	40102e <SystemCoreClockUpdate+0xd6>
  401022:	2b20      	cmp	r3, #32
  401024:	d1e0      	bne.n	400fe8 <SystemCoreClockUpdate+0x90>
            SystemCoreClock *= 3U;
  401026:	4a0b      	ldr	r2, [pc, #44]	; (401054 <SystemCoreClockUpdate+0xfc>)
  401028:	4b08      	ldr	r3, [pc, #32]	; (40104c <SystemCoreClockUpdate+0xf4>)
  40102a:	601a      	str	r2, [r3, #0]
          break;
  40102c:	e7dc      	b.n	400fe8 <SystemCoreClockUpdate+0x90>
            SystemCoreClock *= 2U;
  40102e:	4a0b      	ldr	r2, [pc, #44]	; (40105c <SystemCoreClockUpdate+0x104>)
  401030:	4b06      	ldr	r3, [pc, #24]	; (40104c <SystemCoreClockUpdate+0xf4>)
  401032:	601a      	str	r2, [r3, #0]
          break;
  401034:	e7d8      	b.n	400fe8 <SystemCoreClockUpdate+0x90>
    SystemCoreClock /= 3U;
  401036:	4a05      	ldr	r2, [pc, #20]	; (40104c <SystemCoreClockUpdate+0xf4>)
  401038:	6813      	ldr	r3, [r2, #0]
  40103a:	4909      	ldr	r1, [pc, #36]	; (401060 <SystemCoreClockUpdate+0x108>)
  40103c:	fba1 1303 	umull	r1, r3, r1, r3
  401040:	085b      	lsrs	r3, r3, #1
  401042:	6013      	str	r3, [r2, #0]
  401044:	4770      	bx	lr
  401046:	bf00      	nop
  401048:	400e0600 	.word	0x400e0600
  40104c:	20400004 	.word	0x20400004
  401050:	400e1810 	.word	0x400e1810
  401054:	00b71b00 	.word	0x00b71b00
  401058:	003d0900 	.word	0x003d0900
  40105c:	007a1200 	.word	0x007a1200
  401060:	aaaaaaab 	.word	0xaaaaaaab

00401064 <system_init_flash>:
 * Initialize flash.
 */
void system_init_flash( uint32_t ul_clk )
{
  /* Set FWS for embedded Flash access according to operating frequency */
  if ( ul_clk < CHIP_FREQ_FWS_0 )
  401064:	4b16      	ldr	r3, [pc, #88]	; (4010c0 <system_init_flash+0x5c>)
  401066:	4298      	cmp	r0, r3
  401068:	d913      	bls.n	401092 <system_init_flash+0x2e>
  {
    EFC->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  }
  else
  {
    if (ul_clk < CHIP_FREQ_FWS_1)
  40106a:	4b16      	ldr	r3, [pc, #88]	; (4010c4 <system_init_flash+0x60>)
  40106c:	4298      	cmp	r0, r3
  40106e:	d915      	bls.n	40109c <system_init_flash+0x38>
    {
      EFC->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
    }
    else
    {
      if (ul_clk < CHIP_FREQ_FWS_2)
  401070:	4b15      	ldr	r3, [pc, #84]	; (4010c8 <system_init_flash+0x64>)
  401072:	4298      	cmp	r0, r3
  401074:	d916      	bls.n	4010a4 <system_init_flash+0x40>
      {
        EFC->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
      }
      else
      {
        if ( ul_clk < CHIP_FREQ_FWS_3 )
  401076:	4b15      	ldr	r3, [pc, #84]	; (4010cc <system_init_flash+0x68>)
  401078:	4298      	cmp	r0, r3
  40107a:	d917      	bls.n	4010ac <system_init_flash+0x48>
        {
          EFC->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
        }
        else
        {
          if ( ul_clk < CHIP_FREQ_FWS_4 )
  40107c:	4b14      	ldr	r3, [pc, #80]	; (4010d0 <system_init_flash+0x6c>)
  40107e:	4298      	cmp	r0, r3
  401080:	d918      	bls.n	4010b4 <system_init_flash+0x50>
          {
            EFC->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
          }
          else
          {
            if ( ul_clk < CHIP_FREQ_FWS_5 )
  401082:	4b14      	ldr	r3, [pc, #80]	; (4010d4 <system_init_flash+0x70>)
  401084:	4298      	cmp	r0, r3
            {
              EFC->EEFC_FMR = EEFC_FMR_FWS(5)|EEFC_FMR_CLOE;
  401086:	bf94      	ite	ls
  401088:	4a13      	ldrls	r2, [pc, #76]	; (4010d8 <system_init_flash+0x74>)
            }
            else
            {
              EFC->EEFC_FMR = EEFC_FMR_FWS(6)|EEFC_FMR_CLOE;
  40108a:	4a14      	ldrhi	r2, [pc, #80]	; (4010dc <system_init_flash+0x78>)
  40108c:	4b14      	ldr	r3, [pc, #80]	; (4010e0 <system_init_flash+0x7c>)
  40108e:	601a      	str	r2, [r3, #0]
  401090:	4770      	bx	lr
    EFC->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  401092:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
  401096:	4b12      	ldr	r3, [pc, #72]	; (4010e0 <system_init_flash+0x7c>)
  401098:	601a      	str	r2, [r3, #0]
  40109a:	4770      	bx	lr
      EFC->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
  40109c:	4a11      	ldr	r2, [pc, #68]	; (4010e4 <system_init_flash+0x80>)
  40109e:	4b10      	ldr	r3, [pc, #64]	; (4010e0 <system_init_flash+0x7c>)
  4010a0:	601a      	str	r2, [r3, #0]
  4010a2:	4770      	bx	lr
        EFC->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
  4010a4:	4a10      	ldr	r2, [pc, #64]	; (4010e8 <system_init_flash+0x84>)
  4010a6:	4b0e      	ldr	r3, [pc, #56]	; (4010e0 <system_init_flash+0x7c>)
  4010a8:	601a      	str	r2, [r3, #0]
  4010aa:	4770      	bx	lr
          EFC->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
  4010ac:	4a0f      	ldr	r2, [pc, #60]	; (4010ec <system_init_flash+0x88>)
  4010ae:	4b0c      	ldr	r3, [pc, #48]	; (4010e0 <system_init_flash+0x7c>)
  4010b0:	601a      	str	r2, [r3, #0]
  4010b2:	4770      	bx	lr
            EFC->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
  4010b4:	f04f 2204 	mov.w	r2, #67109888	; 0x4000400
  4010b8:	4b09      	ldr	r3, [pc, #36]	; (4010e0 <system_init_flash+0x7c>)
  4010ba:	601a      	str	r2, [r3, #0]
  4010bc:	4770      	bx	lr
  4010be:	bf00      	nop
  4010c0:	015ef3bf 	.word	0x015ef3bf
  4010c4:	02bde77f 	.word	0x02bde77f
  4010c8:	041cdb3f 	.word	0x041cdb3f
  4010cc:	057bceff 	.word	0x057bceff
  4010d0:	06dac2bf 	.word	0x06dac2bf
  4010d4:	0839b67f 	.word	0x0839b67f
  4010d8:	04000500 	.word	0x04000500
  4010dc:	04000600 	.word	0x04000600
  4010e0:	400e0c00 	.word	0x400e0c00
  4010e4:	04000100 	.word	0x04000100
  4010e8:	04000200 	.word	0x04000200
  4010ec:	04000300 	.word	0x04000300

004010f0 <_sbrk>:
{
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;
	int ramend = (int)&__ram_end__;

	if (heap == NULL) {
  4010f0:	4b0a      	ldr	r3, [pc, #40]	; (40111c <_sbrk+0x2c>)
  4010f2:	681b      	ldr	r3, [r3, #0]
  4010f4:	b153      	cbz	r3, 40110c <_sbrk+0x1c>
		heap = (unsigned char *)&_end;
	}
	prev_heap = heap;
  4010f6:	4b09      	ldr	r3, [pc, #36]	; (40111c <_sbrk+0x2c>)
  4010f8:	681b      	ldr	r3, [r3, #0]

	if (((int)prev_heap + incr) > ramend) {
  4010fa:	181a      	adds	r2, r3, r0
  4010fc:	4908      	ldr	r1, [pc, #32]	; (401120 <_sbrk+0x30>)
  4010fe:	4291      	cmp	r1, r2
  401100:	db08      	blt.n	401114 <_sbrk+0x24>
		return (caddr_t) -1;	
	}

	heap += incr;
  401102:	4610      	mov	r0, r2
  401104:	4a05      	ldr	r2, [pc, #20]	; (40111c <_sbrk+0x2c>)
  401106:	6010      	str	r0, [r2, #0]

	return (caddr_t) prev_heap;
  401108:	4618      	mov	r0, r3
  40110a:	4770      	bx	lr
		heap = (unsigned char *)&_end;
  40110c:	4a05      	ldr	r2, [pc, #20]	; (401124 <_sbrk+0x34>)
  40110e:	4b03      	ldr	r3, [pc, #12]	; (40111c <_sbrk+0x2c>)
  401110:	601a      	str	r2, [r3, #0]
  401112:	e7f0      	b.n	4010f6 <_sbrk+0x6>
		return (caddr_t) -1;	
  401114:	f04f 30ff 	mov.w	r0, #4294967295
}
  401118:	4770      	bx	lr
  40111a:	bf00      	nop
  40111c:	20400a4c 	.word	0x20400a4c
  401120:	2045fffc 	.word	0x2045fffc
  401124:	20402ed8 	.word	0x20402ed8

00401128 <_close>:
}

extern int _close(int file)
{
	return -1;
}
  401128:	f04f 30ff 	mov.w	r0, #4294967295
  40112c:	4770      	bx	lr

0040112e <_fstat>:

extern int _fstat(int file, struct stat *st)
{
	st->st_mode = S_IFCHR;
  40112e:	f44f 5300 	mov.w	r3, #8192	; 0x2000
  401132:	604b      	str	r3, [r1, #4]

	return 0;
}
  401134:	2000      	movs	r0, #0
  401136:	4770      	bx	lr

00401138 <_isatty>:

extern int _isatty(int file)
{
	return 1;
}
  401138:	2001      	movs	r0, #1
  40113a:	4770      	bx	lr

0040113c <_lseek>:

extern int _lseek(int file, int ptr, int dir)
{
	return 0;
}
  40113c:	2000      	movs	r0, #0
  40113e:	4770      	bx	lr

00401140 <vListInitialise>:
void vListInitialise( List_t * const pxList )
{
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
  401140:	f100 0308 	add.w	r3, r0, #8
  401144:	6043      	str	r3, [r0, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
  401146:	f04f 32ff 	mov.w	r2, #4294967295
  40114a:	6082      	str	r2, [r0, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
  40114c:	60c3      	str	r3, [r0, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
  40114e:	6103      	str	r3, [r0, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
  401150:	2300      	movs	r3, #0
  401152:	6003      	str	r3, [r0, #0]
  401154:	4770      	bx	lr

00401156 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
  401156:	2300      	movs	r3, #0
  401158:	6103      	str	r3, [r0, #16]
  40115a:	4770      	bx	lr

0040115c <vListInsertEnd>:
}
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
ListItem_t * const pxIndex = pxList->pxIndex;
  40115c:	6843      	ldr	r3, [r0, #4]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
  40115e:	604b      	str	r3, [r1, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
  401160:	689a      	ldr	r2, [r3, #8]
  401162:	608a      	str	r2, [r1, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
  401164:	689a      	ldr	r2, [r3, #8]
  401166:	6051      	str	r1, [r2, #4]
	pxIndex->pxPrevious = pxNewListItem;
  401168:	6099      	str	r1, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
  40116a:	6108      	str	r0, [r1, #16]

	( pxList->uxNumberOfItems )++;
  40116c:	6803      	ldr	r3, [r0, #0]
  40116e:	3301      	adds	r3, #1
  401170:	6003      	str	r3, [r0, #0]
  401172:	4770      	bx	lr

00401174 <vListInsert>:
}
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
  401174:	b430      	push	{r4, r5}
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
  401176:	680d      	ldr	r5, [r1, #0]
	new list item should be placed after it.  This ensures that TCB's which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
  401178:	f1b5 3fff 	cmp.w	r5, #4294967295
  40117c:	d002      	beq.n	401184 <vListInsert+0x10>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
  40117e:	f100 0208 	add.w	r2, r0, #8
  401182:	e002      	b.n	40118a <vListInsert+0x16>
		pxIterator = pxList->xListEnd.pxPrevious;
  401184:	6902      	ldr	r2, [r0, #16]
  401186:	e004      	b.n	401192 <vListInsert+0x1e>
		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
  401188:	461a      	mov	r2, r3
  40118a:	6853      	ldr	r3, [r2, #4]
  40118c:	681c      	ldr	r4, [r3, #0]
  40118e:	42a5      	cmp	r5, r4
  401190:	d2fa      	bcs.n	401188 <vListInsert+0x14>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
  401192:	6853      	ldr	r3, [r2, #4]
  401194:	604b      	str	r3, [r1, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
  401196:	6099      	str	r1, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
  401198:	608a      	str	r2, [r1, #8]
	pxIterator->pxNext = pxNewListItem;
  40119a:	6051      	str	r1, [r2, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;
  40119c:	6108      	str	r0, [r1, #16]

	( pxList->uxNumberOfItems )++;
  40119e:	6803      	ldr	r3, [r0, #0]
  4011a0:	3301      	adds	r3, #1
  4011a2:	6003      	str	r3, [r0, #0]
}
  4011a4:	bc30      	pop	{r4, r5}
  4011a6:	4770      	bx	lr

004011a8 <uxListRemove>:

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;
  4011a8:	6903      	ldr	r3, [r0, #16]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
  4011aa:	6842      	ldr	r2, [r0, #4]
  4011ac:	6881      	ldr	r1, [r0, #8]
  4011ae:	6091      	str	r1, [r2, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
  4011b0:	6882      	ldr	r2, [r0, #8]
  4011b2:	6841      	ldr	r1, [r0, #4]
  4011b4:	6051      	str	r1, [r2, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
  4011b6:	685a      	ldr	r2, [r3, #4]
  4011b8:	4290      	cmp	r0, r2
  4011ba:	d005      	beq.n	4011c8 <uxListRemove+0x20>
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pvContainer = NULL;
  4011bc:	2200      	movs	r2, #0
  4011be:	6102      	str	r2, [r0, #16]
	( pxList->uxNumberOfItems )--;
  4011c0:	6818      	ldr	r0, [r3, #0]
  4011c2:	3801      	subs	r0, #1
  4011c4:	6018      	str	r0, [r3, #0]

	return pxList->uxNumberOfItems;
}
  4011c6:	4770      	bx	lr
		pxList->pxIndex = pxItemToRemove->pxPrevious;
  4011c8:	6882      	ldr	r2, [r0, #8]
  4011ca:	605a      	str	r2, [r3, #4]
  4011cc:	e7f6      	b.n	4011bc <uxListRemove+0x14>
	...

004011d0 <prvTaskExitError>:
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
  4011d0:	4b0d      	ldr	r3, [pc, #52]	; (401208 <prvTaskExitError+0x38>)
  4011d2:	681b      	ldr	r3, [r3, #0]
  4011d4:	f1b3 3fff 	cmp.w	r3, #4294967295
  4011d8:	d00a      	beq.n	4011f0 <prvTaskExitError+0x20>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
  4011da:	f04f 0380 	mov.w	r3, #128	; 0x80
  4011de:	b672      	cpsid	i
  4011e0:	f383 8811 	msr	BASEPRI, r3
  4011e4:	f3bf 8f6f 	isb	sy
  4011e8:	f3bf 8f4f 	dsb	sy
  4011ec:	b662      	cpsie	i
  4011ee:	e7fe      	b.n	4011ee <prvTaskExitError+0x1e>
  4011f0:	f04f 0380 	mov.w	r3, #128	; 0x80
  4011f4:	b672      	cpsid	i
  4011f6:	f383 8811 	msr	BASEPRI, r3
  4011fa:	f3bf 8f6f 	isb	sy
  4011fe:	f3bf 8f4f 	dsb	sy
  401202:	b662      	cpsie	i
  401204:	e7fe      	b.n	401204 <prvTaskExitError+0x34>
  401206:	bf00      	nop
  401208:	20400008 	.word	0x20400008

0040120c <prvPortStartFirstTask>:
}
/*-----------------------------------------------------------*/

static void prvPortStartFirstTask( void )
{
	__asm volatile(
  40120c:	4806      	ldr	r0, [pc, #24]	; (401228 <prvPortStartFirstTask+0x1c>)
  40120e:	6800      	ldr	r0, [r0, #0]
  401210:	6800      	ldr	r0, [r0, #0]
  401212:	f380 8808 	msr	MSP, r0
  401216:	b662      	cpsie	i
  401218:	b661      	cpsie	f
  40121a:	f3bf 8f4f 	dsb	sy
  40121e:	f3bf 8f6f 	isb	sy
  401222:	df00      	svc	0
  401224:	bf00      	nop
  401226:	0000      	.short	0x0000
  401228:	e000ed08 	.word	0xe000ed08

0040122c <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
  40122c:	f8df 000c 	ldr.w	r0, [pc, #12]	; 40123c <vPortEnableVFP+0x10>
  401230:	6801      	ldr	r1, [r0, #0]
  401232:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  401236:	6001      	str	r1, [r0, #0]
  401238:	4770      	bx	lr
  40123a:	0000      	.short	0x0000
  40123c:	e000ed88 	.word	0xe000ed88

00401240 <pxPortInitialiseStack>:
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
  401240:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
  401244:	f840 3c04 	str.w	r3, [r0, #-4]
	*pxTopOfStack = ( StackType_t ) pxCode;	/* PC */
  401248:	f840 1c08 	str.w	r1, [r0, #-8]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
  40124c:	4b05      	ldr	r3, [pc, #20]	; (401264 <pxPortInitialiseStack+0x24>)
  40124e:	f840 3c0c 	str.w	r3, [r0, #-12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
  401252:	f840 2c20 	str.w	r2, [r0, #-32]
	*pxTopOfStack = portINITIAL_EXEC_RETURN;
  401256:	f06f 0302 	mvn.w	r3, #2
  40125a:	f840 3c24 	str.w	r3, [r0, #-36]
}
  40125e:	3844      	subs	r0, #68	; 0x44
  401260:	4770      	bx	lr
  401262:	bf00      	nop
  401264:	004011d1 	.word	0x004011d1

00401268 <SVC_Handler>:
	__asm volatile (
  401268:	4b06      	ldr	r3, [pc, #24]	; (401284 <pxCurrentTCBConst2>)
  40126a:	6819      	ldr	r1, [r3, #0]
  40126c:	6808      	ldr	r0, [r1, #0]
  40126e:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  401272:	f380 8809 	msr	PSP, r0
  401276:	f3bf 8f6f 	isb	sy
  40127a:	f04f 0000 	mov.w	r0, #0
  40127e:	f380 8811 	msr	BASEPRI, r0
  401282:	4770      	bx	lr

00401284 <pxCurrentTCBConst2>:
  401284:	20400a58 	.word	0x20400a58
  401288:	4770      	bx	lr
  40128a:	bf00      	nop

0040128c <vPortEnterCritical>:
  40128c:	f04f 0380 	mov.w	r3, #128	; 0x80
  401290:	b672      	cpsid	i
  401292:	f383 8811 	msr	BASEPRI, r3
  401296:	f3bf 8f6f 	isb	sy
  40129a:	f3bf 8f4f 	dsb	sy
  40129e:	b662      	cpsie	i
	uxCriticalNesting++;
  4012a0:	4a0b      	ldr	r2, [pc, #44]	; (4012d0 <vPortEnterCritical+0x44>)
  4012a2:	6813      	ldr	r3, [r2, #0]
  4012a4:	3301      	adds	r3, #1
  4012a6:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 1 )
  4012a8:	2b01      	cmp	r3, #1
  4012aa:	d10f      	bne.n	4012cc <vPortEnterCritical+0x40>
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
  4012ac:	4b09      	ldr	r3, [pc, #36]	; (4012d4 <vPortEnterCritical+0x48>)
  4012ae:	681b      	ldr	r3, [r3, #0]
  4012b0:	f013 0fff 	tst.w	r3, #255	; 0xff
  4012b4:	d00a      	beq.n	4012cc <vPortEnterCritical+0x40>
  4012b6:	f04f 0380 	mov.w	r3, #128	; 0x80
  4012ba:	b672      	cpsid	i
  4012bc:	f383 8811 	msr	BASEPRI, r3
  4012c0:	f3bf 8f6f 	isb	sy
  4012c4:	f3bf 8f4f 	dsb	sy
  4012c8:	b662      	cpsie	i
  4012ca:	e7fe      	b.n	4012ca <vPortEnterCritical+0x3e>
  4012cc:	4770      	bx	lr
  4012ce:	bf00      	nop
  4012d0:	20400008 	.word	0x20400008
  4012d4:	e000ed04 	.word	0xe000ed04

004012d8 <vPortExitCritical>:
	configASSERT( uxCriticalNesting );
  4012d8:	4b0a      	ldr	r3, [pc, #40]	; (401304 <vPortExitCritical+0x2c>)
  4012da:	681b      	ldr	r3, [r3, #0]
  4012dc:	b953      	cbnz	r3, 4012f4 <vPortExitCritical+0x1c>
  4012de:	f04f 0380 	mov.w	r3, #128	; 0x80
  4012e2:	b672      	cpsid	i
  4012e4:	f383 8811 	msr	BASEPRI, r3
  4012e8:	f3bf 8f6f 	isb	sy
  4012ec:	f3bf 8f4f 	dsb	sy
  4012f0:	b662      	cpsie	i
  4012f2:	e7fe      	b.n	4012f2 <vPortExitCritical+0x1a>
	uxCriticalNesting--;
  4012f4:	3b01      	subs	r3, #1
  4012f6:	4a03      	ldr	r2, [pc, #12]	; (401304 <vPortExitCritical+0x2c>)
  4012f8:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
  4012fa:	b90b      	cbnz	r3, 401300 <vPortExitCritical+0x28>
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
  4012fc:	f383 8811 	msr	BASEPRI, r3
  401300:	4770      	bx	lr
  401302:	bf00      	nop
  401304:	20400008 	.word	0x20400008

00401308 <PendSV_Handler>:
	__asm volatile
  401308:	f3ef 8009 	mrs	r0, PSP
  40130c:	f3bf 8f6f 	isb	sy
  401310:	4b15      	ldr	r3, [pc, #84]	; (401368 <pxCurrentTCBConst>)
  401312:	681a      	ldr	r2, [r3, #0]
  401314:	f01e 0f10 	tst.w	lr, #16
  401318:	bf08      	it	eq
  40131a:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
  40131e:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  401322:	6010      	str	r0, [r2, #0]
  401324:	f84d 3d04 	str.w	r3, [sp, #-4]!
  401328:	f04f 0080 	mov.w	r0, #128	; 0x80
  40132c:	b672      	cpsid	i
  40132e:	f380 8811 	msr	BASEPRI, r0
  401332:	f3bf 8f4f 	dsb	sy
  401336:	f3bf 8f6f 	isb	sy
  40133a:	b662      	cpsie	i
  40133c:	f001 f88e 	bl	40245c <vTaskSwitchContext>
  401340:	f04f 0000 	mov.w	r0, #0
  401344:	f380 8811 	msr	BASEPRI, r0
  401348:	bc08      	pop	{r3}
  40134a:	6819      	ldr	r1, [r3, #0]
  40134c:	6808      	ldr	r0, [r1, #0]
  40134e:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  401352:	f01e 0f10 	tst.w	lr, #16
  401356:	bf08      	it	eq
  401358:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
  40135c:	f380 8809 	msr	PSP, r0
  401360:	f3bf 8f6f 	isb	sy
  401364:	4770      	bx	lr
  401366:	bf00      	nop

00401368 <pxCurrentTCBConst>:
  401368:	20400a58 	.word	0x20400a58
  40136c:	4770      	bx	lr
  40136e:	bf00      	nop

00401370 <SysTick_Handler>:
{
  401370:	b508      	push	{r3, lr}
	__asm volatile
  401372:	f3ef 8311 	mrs	r3, BASEPRI
  401376:	f04f 0280 	mov.w	r2, #128	; 0x80
  40137a:	b672      	cpsid	i
  40137c:	f382 8811 	msr	BASEPRI, r2
  401380:	f3bf 8f6f 	isb	sy
  401384:	f3bf 8f4f 	dsb	sy
  401388:	b662      	cpsie	i
		if( xTaskIncrementTick() != pdFALSE )
  40138a:	4b05      	ldr	r3, [pc, #20]	; (4013a0 <SysTick_Handler+0x30>)
  40138c:	4798      	blx	r3
  40138e:	b118      	cbz	r0, 401398 <SysTick_Handler+0x28>
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
  401390:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  401394:	4b03      	ldr	r3, [pc, #12]	; (4013a4 <SysTick_Handler+0x34>)
  401396:	601a      	str	r2, [r3, #0]
	__asm volatile
  401398:	2300      	movs	r3, #0
  40139a:	f383 8811 	msr	BASEPRI, r3
  40139e:	bd08      	pop	{r3, pc}
  4013a0:	004020c9 	.word	0x004020c9
  4013a4:	e000ed04 	.word	0xe000ed04

004013a8 <vPortSetupTimerInterrupt>:
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
  4013a8:	4a03      	ldr	r2, [pc, #12]	; (4013b8 <vPortSetupTimerInterrupt+0x10>)
  4013aa:	4b04      	ldr	r3, [pc, #16]	; (4013bc <vPortSetupTimerInterrupt+0x14>)
  4013ac:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
  4013ae:	2207      	movs	r2, #7
  4013b0:	3b04      	subs	r3, #4
  4013b2:	601a      	str	r2, [r3, #0]
  4013b4:	4770      	bx	lr
  4013b6:	bf00      	nop
  4013b8:	000927bf 	.word	0x000927bf
  4013bc:	e000e014 	.word	0xe000e014

004013c0 <xPortStartScheduler>:
{
  4013c0:	b500      	push	{lr}
  4013c2:	b083      	sub	sp, #12
		ulOriginalPriority = *pucFirstUserPriorityRegister;
  4013c4:	4b25      	ldr	r3, [pc, #148]	; (40145c <xPortStartScheduler+0x9c>)
  4013c6:	781a      	ldrb	r2, [r3, #0]
  4013c8:	b2d2      	uxtb	r2, r2
  4013ca:	9201      	str	r2, [sp, #4]
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
  4013cc:	22ff      	movs	r2, #255	; 0xff
  4013ce:	701a      	strb	r2, [r3, #0]
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
  4013d0:	781b      	ldrb	r3, [r3, #0]
  4013d2:	b2db      	uxtb	r3, r3
  4013d4:	f88d 3003 	strb.w	r3, [sp, #3]
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
  4013d8:	f89d 3003 	ldrb.w	r3, [sp, #3]
  4013dc:	f003 0380 	and.w	r3, r3, #128	; 0x80
  4013e0:	4a1f      	ldr	r2, [pc, #124]	; (401460 <xPortStartScheduler+0xa0>)
  4013e2:	7013      	strb	r3, [r2, #0]
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
  4013e4:	2207      	movs	r2, #7
  4013e6:	4b1f      	ldr	r3, [pc, #124]	; (401464 <xPortStartScheduler+0xa4>)
  4013e8:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
  4013ea:	f89d 3003 	ldrb.w	r3, [sp, #3]
  4013ee:	f013 0f80 	tst.w	r3, #128	; 0x80
  4013f2:	d010      	beq.n	401416 <xPortStartScheduler+0x56>
  4013f4:	2206      	movs	r2, #6
  4013f6:	e000      	b.n	4013fa <xPortStartScheduler+0x3a>
  4013f8:	460a      	mov	r2, r1
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
  4013fa:	f89d 3003 	ldrb.w	r3, [sp, #3]
  4013fe:	005b      	lsls	r3, r3, #1
  401400:	b2db      	uxtb	r3, r3
  401402:	f88d 3003 	strb.w	r3, [sp, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
  401406:	f89d 3003 	ldrb.w	r3, [sp, #3]
  40140a:	1e51      	subs	r1, r2, #1
  40140c:	f013 0f80 	tst.w	r3, #128	; 0x80
  401410:	d1f2      	bne.n	4013f8 <xPortStartScheduler+0x38>
  401412:	4b14      	ldr	r3, [pc, #80]	; (401464 <xPortStartScheduler+0xa4>)
  401414:	601a      	str	r2, [r3, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
  401416:	4a13      	ldr	r2, [pc, #76]	; (401464 <xPortStartScheduler+0xa4>)
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
  401418:	6813      	ldr	r3, [r2, #0]
  40141a:	021b      	lsls	r3, r3, #8
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
  40141c:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
  401420:	6013      	str	r3, [r2, #0]
		*pucFirstUserPriorityRegister = ulOriginalPriority;
  401422:	9b01      	ldr	r3, [sp, #4]
  401424:	b2db      	uxtb	r3, r3
  401426:	4a0d      	ldr	r2, [pc, #52]	; (40145c <xPortStartScheduler+0x9c>)
  401428:	7013      	strb	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
  40142a:	4b0f      	ldr	r3, [pc, #60]	; (401468 <xPortStartScheduler+0xa8>)
  40142c:	681a      	ldr	r2, [r3, #0]
  40142e:	f442 0260 	orr.w	r2, r2, #14680064	; 0xe00000
  401432:	601a      	str	r2, [r3, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
  401434:	681a      	ldr	r2, [r3, #0]
  401436:	f042 4260 	orr.w	r2, r2, #3758096384	; 0xe0000000
  40143a:	601a      	str	r2, [r3, #0]
	vPortSetupTimerInterrupt();
  40143c:	4b0b      	ldr	r3, [pc, #44]	; (40146c <xPortStartScheduler+0xac>)
  40143e:	4798      	blx	r3
	uxCriticalNesting = 0;
  401440:	2200      	movs	r2, #0
  401442:	4b0b      	ldr	r3, [pc, #44]	; (401470 <xPortStartScheduler+0xb0>)
  401444:	601a      	str	r2, [r3, #0]
	vPortEnableVFP();
  401446:	4b0b      	ldr	r3, [pc, #44]	; (401474 <xPortStartScheduler+0xb4>)
  401448:	4798      	blx	r3
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
  40144a:	4a0b      	ldr	r2, [pc, #44]	; (401478 <xPortStartScheduler+0xb8>)
  40144c:	6813      	ldr	r3, [r2, #0]
  40144e:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
  401452:	6013      	str	r3, [r2, #0]
	prvPortStartFirstTask();
  401454:	4b09      	ldr	r3, [pc, #36]	; (40147c <xPortStartScheduler+0xbc>)
  401456:	4798      	blx	r3
	prvTaskExitError();
  401458:	4b09      	ldr	r3, [pc, #36]	; (401480 <xPortStartScheduler+0xc0>)
  40145a:	4798      	blx	r3
  40145c:	e000e400 	.word	0xe000e400
  401460:	20400a50 	.word	0x20400a50
  401464:	20400a54 	.word	0x20400a54
  401468:	e000ed20 	.word	0xe000ed20
  40146c:	004013a9 	.word	0x004013a9
  401470:	20400008 	.word	0x20400008
  401474:	0040122d 	.word	0x0040122d
  401478:	e000ef34 	.word	0xe000ef34
  40147c:	0040120d 	.word	0x0040120d
  401480:	004011d1 	.word	0x004011d1

00401484 <vPortValidateInterruptPriority>:
	{
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) );
  401484:	f3ef 8305 	mrs	r3, IPSR

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
  401488:	2b0f      	cmp	r3, #15
  40148a:	d911      	bls.n	4014b0 <vPortValidateInterruptPriority+0x2c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
  40148c:	4a12      	ldr	r2, [pc, #72]	; (4014d8 <vPortValidateInterruptPriority+0x54>)
  40148e:	5c9b      	ldrb	r3, [r3, r2]
  401490:	b2db      	uxtb	r3, r3
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
  401492:	4a12      	ldr	r2, [pc, #72]	; (4014dc <vPortValidateInterruptPriority+0x58>)
  401494:	7812      	ldrb	r2, [r2, #0]
  401496:	429a      	cmp	r2, r3
  401498:	d90a      	bls.n	4014b0 <vPortValidateInterruptPriority+0x2c>
	__asm volatile
  40149a:	f04f 0380 	mov.w	r3, #128	; 0x80
  40149e:	b672      	cpsid	i
  4014a0:	f383 8811 	msr	BASEPRI, r3
  4014a4:	f3bf 8f6f 	isb	sy
  4014a8:	f3bf 8f4f 	dsb	sy
  4014ac:	b662      	cpsie	i
  4014ae:	e7fe      	b.n	4014ae <vPortValidateInterruptPriority+0x2a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredicable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
  4014b0:	4b0b      	ldr	r3, [pc, #44]	; (4014e0 <vPortValidateInterruptPriority+0x5c>)
  4014b2:	681b      	ldr	r3, [r3, #0]
  4014b4:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
  4014b8:	4a0a      	ldr	r2, [pc, #40]	; (4014e4 <vPortValidateInterruptPriority+0x60>)
  4014ba:	6812      	ldr	r2, [r2, #0]
  4014bc:	4293      	cmp	r3, r2
  4014be:	d90a      	bls.n	4014d6 <vPortValidateInterruptPriority+0x52>
  4014c0:	f04f 0380 	mov.w	r3, #128	; 0x80
  4014c4:	b672      	cpsid	i
  4014c6:	f383 8811 	msr	BASEPRI, r3
  4014ca:	f3bf 8f6f 	isb	sy
  4014ce:	f3bf 8f4f 	dsb	sy
  4014d2:	b662      	cpsie	i
  4014d4:	e7fe      	b.n	4014d4 <vPortValidateInterruptPriority+0x50>
  4014d6:	4770      	bx	lr
  4014d8:	e000e3f0 	.word	0xe000e3f0
  4014dc:	20400a50 	.word	0x20400a50
  4014e0:	e000ed0c 	.word	0xe000ed0c
  4014e4:	20400a54 	.word	0x20400a54

004014e8 <pvPortMalloc>:
#undef MPU_WRAPPERS_INCLUDED_FROM_API_FILE

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
  4014e8:	b510      	push	{r4, lr}
  4014ea:	4604      	mov	r4, r0
void *pvReturn;

	vTaskSuspendAll();
  4014ec:	4b06      	ldr	r3, [pc, #24]	; (401508 <pvPortMalloc+0x20>)
  4014ee:	4798      	blx	r3
	{
		pvReturn = malloc( xWantedSize );
  4014f0:	4620      	mov	r0, r4
  4014f2:	4b06      	ldr	r3, [pc, #24]	; (40150c <pvPortMalloc+0x24>)
  4014f4:	4798      	blx	r3
  4014f6:	4604      	mov	r4, r0
		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
  4014f8:	4b05      	ldr	r3, [pc, #20]	; (401510 <pvPortMalloc+0x28>)
  4014fa:	4798      	blx	r3

	#if( configUSE_MALLOC_FAILED_HOOK == 1 )
	{
		if( pvReturn == NULL )
  4014fc:	b10c      	cbz	r4, 401502 <pvPortMalloc+0x1a>
		}
	}
	#endif

	return pvReturn;
}
  4014fe:	4620      	mov	r0, r4
  401500:	bd10      	pop	{r4, pc}
			vApplicationMallocFailedHook();
  401502:	4b04      	ldr	r3, [pc, #16]	; (401514 <pvPortMalloc+0x2c>)
  401504:	4798      	blx	r3
	return pvReturn;
  401506:	e7fa      	b.n	4014fe <pvPortMalloc+0x16>
  401508:	004020ad 	.word	0x004020ad
  40150c:	00403b21 	.word	0x00403b21
  401510:	00402215 	.word	0x00402215
  401514:	004031ff 	.word	0x004031ff

00401518 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
	if( pv )
  401518:	b148      	cbz	r0, 40152e <vPortFree+0x16>
{
  40151a:	b510      	push	{r4, lr}
  40151c:	4604      	mov	r4, r0
	{
		vTaskSuspendAll();
  40151e:	4b04      	ldr	r3, [pc, #16]	; (401530 <vPortFree+0x18>)
  401520:	4798      	blx	r3
		{
			free( pv );
  401522:	4620      	mov	r0, r4
  401524:	4b03      	ldr	r3, [pc, #12]	; (401534 <vPortFree+0x1c>)
  401526:	4798      	blx	r3
			traceFREE( pv, 0 );
		}
		( void ) xTaskResumeAll();
  401528:	4b03      	ldr	r3, [pc, #12]	; (401538 <vPortFree+0x20>)
  40152a:	4798      	blx	r3
  40152c:	bd10      	pop	{r4, pc}
  40152e:	4770      	bx	lr
  401530:	004020ad 	.word	0x004020ad
  401534:	00403b31 	.word	0x00403b31
  401538:	00402215 	.word	0x00402215

0040153c <prvCopyDataToQueue>:

#endif /* configUSE_TRACE_FACILITY */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
  40153c:	b538      	push	{r3, r4, r5, lr}
  40153e:	4604      	mov	r4, r0
  401540:	4615      	mov	r5, r2
BaseType_t xReturn = pdFALSE;

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
  401542:	6c02      	ldr	r2, [r0, #64]	; 0x40
  401544:	b95a      	cbnz	r2, 40155e <prvCopyDataToQueue+0x22>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
  401546:	6803      	ldr	r3, [r0, #0]
  401548:	2b00      	cmp	r3, #0
  40154a:	d12e      	bne.n	4015aa <prvCopyDataToQueue+0x6e>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( ( void * ) pxQueue->pxMutexHolder );
  40154c:	6840      	ldr	r0, [r0, #4]
  40154e:	4b1b      	ldr	r3, [pc, #108]	; (4015bc <prvCopyDataToQueue+0x80>)
  401550:	4798      	blx	r3
				pxQueue->pxMutexHolder = NULL;
  401552:	2300      	movs	r3, #0
  401554:	6063      	str	r3, [r4, #4]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	++( pxQueue->uxMessagesWaiting );
  401556:	6ba3      	ldr	r3, [r4, #56]	; 0x38
  401558:	3301      	adds	r3, #1
  40155a:	63a3      	str	r3, [r4, #56]	; 0x38

	return xReturn;
}
  40155c:	bd38      	pop	{r3, r4, r5, pc}
	else if( xPosition == queueSEND_TO_BACK )
  40155e:	b96d      	cbnz	r5, 40157c <prvCopyDataToQueue+0x40>
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0. */
  401560:	6880      	ldr	r0, [r0, #8]
  401562:	4b17      	ldr	r3, [pc, #92]	; (4015c0 <prvCopyDataToQueue+0x84>)
  401564:	4798      	blx	r3
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
  401566:	68a3      	ldr	r3, [r4, #8]
  401568:	6c22      	ldr	r2, [r4, #64]	; 0x40
  40156a:	4413      	add	r3, r2
  40156c:	60a3      	str	r3, [r4, #8]
		if( pxQueue->pcWriteTo >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
  40156e:	6862      	ldr	r2, [r4, #4]
  401570:	4293      	cmp	r3, r2
  401572:	d31c      	bcc.n	4015ae <prvCopyDataToQueue+0x72>
			pxQueue->pcWriteTo = pxQueue->pcHead;
  401574:	6823      	ldr	r3, [r4, #0]
  401576:	60a3      	str	r3, [r4, #8]
BaseType_t xReturn = pdFALSE;
  401578:	2000      	movs	r0, #0
  40157a:	e7ec      	b.n	401556 <prvCopyDataToQueue+0x1a>
		( void ) memcpy( ( void * ) pxQueue->u.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
  40157c:	68c0      	ldr	r0, [r0, #12]
  40157e:	4b10      	ldr	r3, [pc, #64]	; (4015c0 <prvCopyDataToQueue+0x84>)
  401580:	4798      	blx	r3
		pxQueue->u.pcReadFrom -= pxQueue->uxItemSize;
  401582:	6c23      	ldr	r3, [r4, #64]	; 0x40
  401584:	425b      	negs	r3, r3
  401586:	68e2      	ldr	r2, [r4, #12]
  401588:	441a      	add	r2, r3
  40158a:	60e2      	str	r2, [r4, #12]
		if( pxQueue->u.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
  40158c:	6821      	ldr	r1, [r4, #0]
  40158e:	428a      	cmp	r2, r1
  401590:	d202      	bcs.n	401598 <prvCopyDataToQueue+0x5c>
			pxQueue->u.pcReadFrom = ( pxQueue->pcTail - pxQueue->uxItemSize );
  401592:	6862      	ldr	r2, [r4, #4]
  401594:	4413      	add	r3, r2
  401596:	60e3      	str	r3, [r4, #12]
		if( xPosition == queueOVERWRITE )
  401598:	2d02      	cmp	r5, #2
  40159a:	d10a      	bne.n	4015b2 <prvCopyDataToQueue+0x76>
			if( pxQueue->uxMessagesWaiting > ( UBaseType_t ) 0 )
  40159c:	6ba3      	ldr	r3, [r4, #56]	; 0x38
  40159e:	b153      	cbz	r3, 4015b6 <prvCopyDataToQueue+0x7a>
				--( pxQueue->uxMessagesWaiting );
  4015a0:	6ba3      	ldr	r3, [r4, #56]	; 0x38
  4015a2:	3b01      	subs	r3, #1
  4015a4:	63a3      	str	r3, [r4, #56]	; 0x38
BaseType_t xReturn = pdFALSE;
  4015a6:	2000      	movs	r0, #0
  4015a8:	e7d5      	b.n	401556 <prvCopyDataToQueue+0x1a>
  4015aa:	2000      	movs	r0, #0
  4015ac:	e7d3      	b.n	401556 <prvCopyDataToQueue+0x1a>
  4015ae:	2000      	movs	r0, #0
  4015b0:	e7d1      	b.n	401556 <prvCopyDataToQueue+0x1a>
  4015b2:	2000      	movs	r0, #0
  4015b4:	e7cf      	b.n	401556 <prvCopyDataToQueue+0x1a>
  4015b6:	2000      	movs	r0, #0
  4015b8:	e7cd      	b.n	401556 <prvCopyDataToQueue+0x1a>
  4015ba:	bf00      	nop
  4015bc:	0040285d 	.word	0x0040285d
  4015c0:	004040a1 	.word	0x004040a1

004015c4 <prvNotifyQueueSetContainer>:
/*-----------------------------------------------------------*/

#if ( configUSE_QUEUE_SETS == 1 )

	static BaseType_t prvNotifyQueueSetContainer( const Queue_t * const pxQueue, const BaseType_t xCopyPosition )
	{
  4015c4:	b530      	push	{r4, r5, lr}
  4015c6:	b083      	sub	sp, #12
  4015c8:	9001      	str	r0, [sp, #4]
	Queue_t *pxQueueSetContainer = pxQueue->pxQueueSetContainer;
  4015ca:	6d44      	ldr	r4, [r0, #84]	; 0x54
	BaseType_t xReturn = pdFALSE;

		/* This function must be called form a critical section. */

		configASSERT( pxQueueSetContainer );
  4015cc:	b174      	cbz	r4, 4015ec <prvNotifyQueueSetContainer+0x28>
		configASSERT( pxQueueSetContainer->uxMessagesWaiting < pxQueueSetContainer->uxLength );
  4015ce:	6ba2      	ldr	r2, [r4, #56]	; 0x38
  4015d0:	6be3      	ldr	r3, [r4, #60]	; 0x3c
  4015d2:	429a      	cmp	r2, r3
  4015d4:	d315      	bcc.n	401602 <prvNotifyQueueSetContainer+0x3e>
  4015d6:	f04f 0380 	mov.w	r3, #128	; 0x80
  4015da:	b672      	cpsid	i
  4015dc:	f383 8811 	msr	BASEPRI, r3
  4015e0:	f3bf 8f6f 	isb	sy
  4015e4:	f3bf 8f4f 	dsb	sy
  4015e8:	b662      	cpsie	i
  4015ea:	e7fe      	b.n	4015ea <prvNotifyQueueSetContainer+0x26>
  4015ec:	f04f 0380 	mov.w	r3, #128	; 0x80
  4015f0:	b672      	cpsid	i
  4015f2:	f383 8811 	msr	BASEPRI, r3
  4015f6:	f3bf 8f6f 	isb	sy
  4015fa:	f3bf 8f4f 	dsb	sy
  4015fe:	b662      	cpsie	i
  401600:	e7fe      	b.n	401600 <prvNotifyQueueSetContainer+0x3c>

		if( pxQueueSetContainer->uxMessagesWaiting < pxQueueSetContainer->uxLength )
  401602:	6ba2      	ldr	r2, [r4, #56]	; 0x38
  401604:	4293      	cmp	r3, r2
  401606:	d803      	bhi.n	401610 <prvNotifyQueueSetContainer+0x4c>
	BaseType_t xReturn = pdFALSE;
  401608:	2500      	movs	r5, #0
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
	}
  40160a:	4628      	mov	r0, r5
  40160c:	b003      	add	sp, #12
  40160e:	bd30      	pop	{r4, r5, pc}
  401610:	460a      	mov	r2, r1
			xReturn = prvCopyDataToQueue( pxQueueSetContainer, &pxQueue, xCopyPosition );
  401612:	a901      	add	r1, sp, #4
  401614:	4620      	mov	r0, r4
  401616:	4b0b      	ldr	r3, [pc, #44]	; (401644 <prvNotifyQueueSetContainer+0x80>)
  401618:	4798      	blx	r3
  40161a:	4605      	mov	r5, r0
			if( pxQueueSetContainer->xTxLock == queueUNLOCKED )
  40161c:	6ca3      	ldr	r3, [r4, #72]	; 0x48
  40161e:	f1b3 3fff 	cmp.w	r3, #4294967295
  401622:	d10a      	bne.n	40163a <prvNotifyQueueSetContainer+0x76>
				if( listLIST_IS_EMPTY( &( pxQueueSetContainer->xTasksWaitingToReceive ) ) == pdFALSE )
  401624:	6a63      	ldr	r3, [r4, #36]	; 0x24
  401626:	2b00      	cmp	r3, #0
  401628:	d0ef      	beq.n	40160a <prvNotifyQueueSetContainer+0x46>
					if( xTaskRemoveFromEventList( &( pxQueueSetContainer->xTasksWaitingToReceive ) ) != pdFALSE )
  40162a:	f104 0024 	add.w	r0, r4, #36	; 0x24
  40162e:	4b06      	ldr	r3, [pc, #24]	; (401648 <prvNotifyQueueSetContainer+0x84>)
  401630:	4798      	blx	r3
  401632:	2800      	cmp	r0, #0
						xReturn = pdTRUE;
  401634:	bf18      	it	ne
  401636:	2501      	movne	r5, #1
  401638:	e7e7      	b.n	40160a <prvNotifyQueueSetContainer+0x46>
				( pxQueueSetContainer->xTxLock )++;
  40163a:	6ca3      	ldr	r3, [r4, #72]	; 0x48
  40163c:	3301      	adds	r3, #1
  40163e:	64a3      	str	r3, [r4, #72]	; 0x48
  401640:	e7e3      	b.n	40160a <prvNotifyQueueSetContainer+0x46>
  401642:	bf00      	nop
  401644:	0040153d 	.word	0x0040153d
  401648:	00402631 	.word	0x00402631

0040164c <prvCopyDataFromQueue>:
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
  40164c:	6c02      	ldr	r2, [r0, #64]	; 0x40
  40164e:	b172      	cbz	r2, 40166e <prvCopyDataFromQueue+0x22>
{
  401650:	b510      	push	{r4, lr}
  401652:	4603      	mov	r3, r0
		pxQueue->u.pcReadFrom += pxQueue->uxItemSize;
  401654:	68c4      	ldr	r4, [r0, #12]
  401656:	4414      	add	r4, r2
  401658:	60c4      	str	r4, [r0, #12]
		if( pxQueue->u.pcReadFrom >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
  40165a:	6840      	ldr	r0, [r0, #4]
  40165c:	4284      	cmp	r4, r0
  40165e:	d301      	bcc.n	401664 <prvCopyDataFromQueue+0x18>
			pxQueue->u.pcReadFrom = pxQueue->pcHead;
  401660:	6818      	ldr	r0, [r3, #0]
  401662:	60d8      	str	r0, [r3, #12]
  401664:	4608      	mov	r0, r1
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0. */
  401666:	68d9      	ldr	r1, [r3, #12]
  401668:	4b01      	ldr	r3, [pc, #4]	; (401670 <prvCopyDataFromQueue+0x24>)
  40166a:	4798      	blx	r3
  40166c:	bd10      	pop	{r4, pc}
  40166e:	4770      	bx	lr
  401670:	004040a1 	.word	0x004040a1

00401674 <prvUnlockQueue>:
{
  401674:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  401676:	4604      	mov	r4, r0
	taskENTER_CRITICAL();
  401678:	4b22      	ldr	r3, [pc, #136]	; (401704 <prvUnlockQueue+0x90>)
  40167a:	4798      	blx	r3
		while( pxQueue->xTxLock > queueLOCKED_UNMODIFIED )
  40167c:	6ca3      	ldr	r3, [r4, #72]	; 0x48
  40167e:	2b00      	cmp	r3, #0
  401680:	dd1b      	ble.n	4016ba <prvUnlockQueue+0x46>
					if( prvNotifyQueueSetContainer( pxQueue, queueSEND_TO_BACK ) == pdTRUE )
  401682:	4d21      	ldr	r5, [pc, #132]	; (401708 <prvUnlockQueue+0x94>)
						vTaskMissedYield();
  401684:	4f21      	ldr	r7, [pc, #132]	; (40170c <prvUnlockQueue+0x98>)
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
  401686:	4e22      	ldr	r6, [pc, #136]	; (401710 <prvUnlockQueue+0x9c>)
  401688:	e00b      	b.n	4016a2 <prvUnlockQueue+0x2e>
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
  40168a:	6a63      	ldr	r3, [r4, #36]	; 0x24
  40168c:	b1ab      	cbz	r3, 4016ba <prvUnlockQueue+0x46>
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
  40168e:	f104 0024 	add.w	r0, r4, #36	; 0x24
  401692:	47b0      	blx	r6
  401694:	b978      	cbnz	r0, 4016b6 <prvUnlockQueue+0x42>
			--( pxQueue->xTxLock );
  401696:	6ca3      	ldr	r3, [r4, #72]	; 0x48
  401698:	3b01      	subs	r3, #1
  40169a:	64a3      	str	r3, [r4, #72]	; 0x48
		while( pxQueue->xTxLock > queueLOCKED_UNMODIFIED )
  40169c:	6ca3      	ldr	r3, [r4, #72]	; 0x48
  40169e:	2b00      	cmp	r3, #0
  4016a0:	dd0b      	ble.n	4016ba <prvUnlockQueue+0x46>
				if( pxQueue->pxQueueSetContainer != NULL )
  4016a2:	6d63      	ldr	r3, [r4, #84]	; 0x54
  4016a4:	2b00      	cmp	r3, #0
  4016a6:	d0f0      	beq.n	40168a <prvUnlockQueue+0x16>
					if( prvNotifyQueueSetContainer( pxQueue, queueSEND_TO_BACK ) == pdTRUE )
  4016a8:	2100      	movs	r1, #0
  4016aa:	4620      	mov	r0, r4
  4016ac:	47a8      	blx	r5
  4016ae:	2801      	cmp	r0, #1
  4016b0:	d1f1      	bne.n	401696 <prvUnlockQueue+0x22>
						vTaskMissedYield();
  4016b2:	47b8      	blx	r7
  4016b4:	e7ef      	b.n	401696 <prvUnlockQueue+0x22>
							vTaskMissedYield();
  4016b6:	47b8      	blx	r7
  4016b8:	e7ed      	b.n	401696 <prvUnlockQueue+0x22>
		pxQueue->xTxLock = queueUNLOCKED;
  4016ba:	f04f 33ff 	mov.w	r3, #4294967295
  4016be:	64a3      	str	r3, [r4, #72]	; 0x48
	taskEXIT_CRITICAL();
  4016c0:	4b14      	ldr	r3, [pc, #80]	; (401714 <prvUnlockQueue+0xa0>)
  4016c2:	4798      	blx	r3
	taskENTER_CRITICAL();
  4016c4:	4b0f      	ldr	r3, [pc, #60]	; (401704 <prvUnlockQueue+0x90>)
  4016c6:	4798      	blx	r3
		while( pxQueue->xRxLock > queueLOCKED_UNMODIFIED )
  4016c8:	6c63      	ldr	r3, [r4, #68]	; 0x44
  4016ca:	2b00      	cmp	r3, #0
  4016cc:	dd14      	ble.n	4016f8 <prvUnlockQueue+0x84>
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
  4016ce:	6923      	ldr	r3, [r4, #16]
  4016d0:	b193      	cbz	r3, 4016f8 <prvUnlockQueue+0x84>
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
  4016d2:	f104 0610 	add.w	r6, r4, #16
  4016d6:	4d0e      	ldr	r5, [pc, #56]	; (401710 <prvUnlockQueue+0x9c>)
					vTaskMissedYield();
  4016d8:	4f0c      	ldr	r7, [pc, #48]	; (40170c <prvUnlockQueue+0x98>)
  4016da:	e007      	b.n	4016ec <prvUnlockQueue+0x78>
				--( pxQueue->xRxLock );
  4016dc:	6c63      	ldr	r3, [r4, #68]	; 0x44
  4016de:	3b01      	subs	r3, #1
  4016e0:	6463      	str	r3, [r4, #68]	; 0x44
		while( pxQueue->xRxLock > queueLOCKED_UNMODIFIED )
  4016e2:	6c63      	ldr	r3, [r4, #68]	; 0x44
  4016e4:	2b00      	cmp	r3, #0
  4016e6:	dd07      	ble.n	4016f8 <prvUnlockQueue+0x84>
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
  4016e8:	6923      	ldr	r3, [r4, #16]
  4016ea:	b12b      	cbz	r3, 4016f8 <prvUnlockQueue+0x84>
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
  4016ec:	4630      	mov	r0, r6
  4016ee:	47a8      	blx	r5
  4016f0:	2800      	cmp	r0, #0
  4016f2:	d0f3      	beq.n	4016dc <prvUnlockQueue+0x68>
					vTaskMissedYield();
  4016f4:	47b8      	blx	r7
  4016f6:	e7f1      	b.n	4016dc <prvUnlockQueue+0x68>
		pxQueue->xRxLock = queueUNLOCKED;
  4016f8:	f04f 33ff 	mov.w	r3, #4294967295
  4016fc:	6463      	str	r3, [r4, #68]	; 0x44
	taskEXIT_CRITICAL();
  4016fe:	4b05      	ldr	r3, [pc, #20]	; (401714 <prvUnlockQueue+0xa0>)
  401700:	4798      	blx	r3
  401702:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  401704:	0040128d 	.word	0x0040128d
  401708:	004015c5 	.word	0x004015c5
  40170c:	0040278d 	.word	0x0040278d
  401710:	00402631 	.word	0x00402631
  401714:	004012d9 	.word	0x004012d9

00401718 <xQueueGenericReset>:
{
  401718:	b538      	push	{r3, r4, r5, lr}
	configASSERT( pxQueue );
  40171a:	b308      	cbz	r0, 401760 <xQueueGenericReset+0x48>
  40171c:	4604      	mov	r4, r0
  40171e:	460d      	mov	r5, r1
	taskENTER_CRITICAL();
  401720:	4b1d      	ldr	r3, [pc, #116]	; (401798 <xQueueGenericReset+0x80>)
  401722:	4798      	blx	r3
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
  401724:	6822      	ldr	r2, [r4, #0]
  401726:	6c21      	ldr	r1, [r4, #64]	; 0x40
  401728:	6be3      	ldr	r3, [r4, #60]	; 0x3c
  40172a:	fb03 f301 	mul.w	r3, r3, r1
  40172e:	18d0      	adds	r0, r2, r3
  401730:	6060      	str	r0, [r4, #4]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
  401732:	2000      	movs	r0, #0
  401734:	63a0      	str	r0, [r4, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
  401736:	60a2      	str	r2, [r4, #8]
		pxQueue->u.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( UBaseType_t ) 1U ) * pxQueue->uxItemSize );
  401738:	1a5b      	subs	r3, r3, r1
  40173a:	4413      	add	r3, r2
  40173c:	60e3      	str	r3, [r4, #12]
		pxQueue->xRxLock = queueUNLOCKED;
  40173e:	f04f 33ff 	mov.w	r3, #4294967295
  401742:	6463      	str	r3, [r4, #68]	; 0x44
		pxQueue->xTxLock = queueUNLOCKED;
  401744:	64a3      	str	r3, [r4, #72]	; 0x48
		if( xNewQueue == pdFALSE )
  401746:	b9fd      	cbnz	r5, 401788 <xQueueGenericReset+0x70>
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
  401748:	6923      	ldr	r3, [r4, #16]
  40174a:	b12b      	cbz	r3, 401758 <xQueueGenericReset+0x40>
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) == pdTRUE )
  40174c:	f104 0010 	add.w	r0, r4, #16
  401750:	4b12      	ldr	r3, [pc, #72]	; (40179c <xQueueGenericReset+0x84>)
  401752:	4798      	blx	r3
  401754:	2801      	cmp	r0, #1
  401756:	d00e      	beq.n	401776 <xQueueGenericReset+0x5e>
	taskEXIT_CRITICAL();
  401758:	4b11      	ldr	r3, [pc, #68]	; (4017a0 <xQueueGenericReset+0x88>)
  40175a:	4798      	blx	r3
}
  40175c:	2001      	movs	r0, #1
  40175e:	bd38      	pop	{r3, r4, r5, pc}
  401760:	f04f 0380 	mov.w	r3, #128	; 0x80
  401764:	b672      	cpsid	i
  401766:	f383 8811 	msr	BASEPRI, r3
  40176a:	f3bf 8f6f 	isb	sy
  40176e:	f3bf 8f4f 	dsb	sy
  401772:	b662      	cpsie	i
  401774:	e7fe      	b.n	401774 <xQueueGenericReset+0x5c>
					queueYIELD_IF_USING_PREEMPTION();
  401776:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  40177a:	4b0a      	ldr	r3, [pc, #40]	; (4017a4 <xQueueGenericReset+0x8c>)
  40177c:	601a      	str	r2, [r3, #0]
  40177e:	f3bf 8f4f 	dsb	sy
  401782:	f3bf 8f6f 	isb	sy
  401786:	e7e7      	b.n	401758 <xQueueGenericReset+0x40>
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
  401788:	f104 0010 	add.w	r0, r4, #16
  40178c:	4d06      	ldr	r5, [pc, #24]	; (4017a8 <xQueueGenericReset+0x90>)
  40178e:	47a8      	blx	r5
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
  401790:	f104 0024 	add.w	r0, r4, #36	; 0x24
  401794:	47a8      	blx	r5
  401796:	e7df      	b.n	401758 <xQueueGenericReset+0x40>
  401798:	0040128d 	.word	0x0040128d
  40179c:	00402631 	.word	0x00402631
  4017a0:	004012d9 	.word	0x004012d9
  4017a4:	e000ed04 	.word	0xe000ed04
  4017a8:	00401141 	.word	0x00401141

004017ac <xQueueGenericCreate>:
{
  4017ac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
  4017ae:	b950      	cbnz	r0, 4017c6 <xQueueGenericCreate+0x1a>
  4017b0:	f04f 0380 	mov.w	r3, #128	; 0x80
  4017b4:	b672      	cpsid	i
  4017b6:	f383 8811 	msr	BASEPRI, r3
  4017ba:	f3bf 8f6f 	isb	sy
  4017be:	f3bf 8f4f 	dsb	sy
  4017c2:	b662      	cpsie	i
  4017c4:	e7fe      	b.n	4017c4 <xQueueGenericCreate+0x18>
  4017c6:	4606      	mov	r6, r0
  4017c8:	4617      	mov	r7, r2
  4017ca:	460d      	mov	r5, r1
	if( uxItemSize == ( UBaseType_t ) 0 )
  4017cc:	b189      	cbz	r1, 4017f2 <xQueueGenericCreate+0x46>
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ) + ( size_t ) 1; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
  4017ce:	fb01 f000 	mul.w	r0, r1, r0
	pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes );
  4017d2:	3059      	adds	r0, #89	; 0x59
  4017d4:	4b12      	ldr	r3, [pc, #72]	; (401820 <xQueueGenericCreate+0x74>)
  4017d6:	4798      	blx	r3
	if( pxNewQueue != NULL )
  4017d8:	4604      	mov	r4, r0
  4017da:	b9e8      	cbnz	r0, 401818 <xQueueGenericCreate+0x6c>
  4017dc:	f04f 0380 	mov.w	r3, #128	; 0x80
  4017e0:	b672      	cpsid	i
  4017e2:	f383 8811 	msr	BASEPRI, r3
  4017e6:	f3bf 8f6f 	isb	sy
  4017ea:	f3bf 8f4f 	dsb	sy
  4017ee:	b662      	cpsie	i
  4017f0:	e7fe      	b.n	4017f0 <xQueueGenericCreate+0x44>
	pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes );
  4017f2:	2058      	movs	r0, #88	; 0x58
  4017f4:	4b0a      	ldr	r3, [pc, #40]	; (401820 <xQueueGenericCreate+0x74>)
  4017f6:	4798      	blx	r3
	if( pxNewQueue != NULL )
  4017f8:	4604      	mov	r4, r0
  4017fa:	2800      	cmp	r0, #0
  4017fc:	d0ee      	beq.n	4017dc <xQueueGenericCreate+0x30>
			pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
  4017fe:	6020      	str	r0, [r4, #0]
		pxNewQueue->uxLength = uxQueueLength;
  401800:	63e6      	str	r6, [r4, #60]	; 0x3c
		pxNewQueue->uxItemSize = uxItemSize;
  401802:	6425      	str	r5, [r4, #64]	; 0x40
		( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
  401804:	2101      	movs	r1, #1
  401806:	4620      	mov	r0, r4
  401808:	4b06      	ldr	r3, [pc, #24]	; (401824 <xQueueGenericCreate+0x78>)
  40180a:	4798      	blx	r3
			pxNewQueue->ucQueueType = ucQueueType;
  40180c:	f884 7050 	strb.w	r7, [r4, #80]	; 0x50
			pxNewQueue->pxQueueSetContainer = NULL;
  401810:	2300      	movs	r3, #0
  401812:	6563      	str	r3, [r4, #84]	; 0x54
}
  401814:	4620      	mov	r0, r4
  401816:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			pxNewQueue->pcHead = ( ( int8_t * ) pxNewQueue ) + sizeof( Queue_t );
  401818:	f100 0358 	add.w	r3, r0, #88	; 0x58
  40181c:	6003      	str	r3, [r0, #0]
  40181e:	e7ef      	b.n	401800 <xQueueGenericCreate+0x54>
  401820:	004014e9 	.word	0x004014e9
  401824:	00401719 	.word	0x00401719

00401828 <xQueueGenericSend>:
{
  401828:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40182c:	b085      	sub	sp, #20
  40182e:	9201      	str	r2, [sp, #4]
	configASSERT( pxQueue );
  401830:	b1b8      	cbz	r0, 401862 <xQueueGenericSend+0x3a>
  401832:	4604      	mov	r4, r0
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
  401834:	b301      	cbz	r1, 401878 <xQueueGenericSend+0x50>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
  401836:	2b02      	cmp	r3, #2
  401838:	d02c      	beq.n	401894 <xQueueGenericSend+0x6c>
  40183a:	461d      	mov	r5, r3
  40183c:	4688      	mov	r8, r1
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
  40183e:	4b66      	ldr	r3, [pc, #408]	; (4019d8 <xQueueGenericSend+0x1b0>)
  401840:	4798      	blx	r3
  401842:	2800      	cmp	r0, #0
  401844:	d134      	bne.n	4018b0 <xQueueGenericSend+0x88>
  401846:	9b01      	ldr	r3, [sp, #4]
  401848:	2b00      	cmp	r3, #0
  40184a:	d038      	beq.n	4018be <xQueueGenericSend+0x96>
  40184c:	f04f 0380 	mov.w	r3, #128	; 0x80
  401850:	b672      	cpsid	i
  401852:	f383 8811 	msr	BASEPRI, r3
  401856:	f3bf 8f6f 	isb	sy
  40185a:	f3bf 8f4f 	dsb	sy
  40185e:	b662      	cpsie	i
  401860:	e7fe      	b.n	401860 <xQueueGenericSend+0x38>
  401862:	f04f 0380 	mov.w	r3, #128	; 0x80
  401866:	b672      	cpsid	i
  401868:	f383 8811 	msr	BASEPRI, r3
  40186c:	f3bf 8f6f 	isb	sy
  401870:	f3bf 8f4f 	dsb	sy
  401874:	b662      	cpsie	i
  401876:	e7fe      	b.n	401876 <xQueueGenericSend+0x4e>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
  401878:	6c02      	ldr	r2, [r0, #64]	; 0x40
  40187a:	2a00      	cmp	r2, #0
  40187c:	d0db      	beq.n	401836 <xQueueGenericSend+0xe>
  40187e:	f04f 0380 	mov.w	r3, #128	; 0x80
  401882:	b672      	cpsid	i
  401884:	f383 8811 	msr	BASEPRI, r3
  401888:	f3bf 8f6f 	isb	sy
  40188c:	f3bf 8f4f 	dsb	sy
  401890:	b662      	cpsie	i
  401892:	e7fe      	b.n	401892 <xQueueGenericSend+0x6a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
  401894:	6be2      	ldr	r2, [r4, #60]	; 0x3c
  401896:	2a01      	cmp	r2, #1
  401898:	d0cf      	beq.n	40183a <xQueueGenericSend+0x12>
  40189a:	f04f 0380 	mov.w	r3, #128	; 0x80
  40189e:	b672      	cpsid	i
  4018a0:	f383 8811 	msr	BASEPRI, r3
  4018a4:	f3bf 8f6f 	isb	sy
  4018a8:	f3bf 8f4f 	dsb	sy
  4018ac:	b662      	cpsie	i
  4018ae:	e7fe      	b.n	4018ae <xQueueGenericSend+0x86>
  4018b0:	2700      	movs	r7, #0
		taskENTER_CRITICAL();
  4018b2:	4e4a      	ldr	r6, [pc, #296]	; (4019dc <xQueueGenericSend+0x1b4>)
					vTaskSetTimeOutState( &xTimeOut );
  4018b4:	f8df a150 	ldr.w	sl, [pc, #336]	; 401a08 <xQueueGenericSend+0x1e0>
					portYIELD_WITHIN_API();
  4018b8:	f8df 912c 	ldr.w	r9, [pc, #300]	; 4019e8 <xQueueGenericSend+0x1c0>
  4018bc:	e042      	b.n	401944 <xQueueGenericSend+0x11c>
  4018be:	2700      	movs	r7, #0
  4018c0:	e7f7      	b.n	4018b2 <xQueueGenericSend+0x8a>
				xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
  4018c2:	462a      	mov	r2, r5
  4018c4:	4641      	mov	r1, r8
  4018c6:	4620      	mov	r0, r4
  4018c8:	4b45      	ldr	r3, [pc, #276]	; (4019e0 <xQueueGenericSend+0x1b8>)
  4018ca:	4798      	blx	r3
					if( pxQueue->pxQueueSetContainer != NULL )
  4018cc:	6d63      	ldr	r3, [r4, #84]	; 0x54
  4018ce:	b19b      	cbz	r3, 4018f8 <xQueueGenericSend+0xd0>
						if( prvNotifyQueueSetContainer( pxQueue, xCopyPosition ) == pdTRUE )
  4018d0:	4629      	mov	r1, r5
  4018d2:	4620      	mov	r0, r4
  4018d4:	4b43      	ldr	r3, [pc, #268]	; (4019e4 <xQueueGenericSend+0x1bc>)
  4018d6:	4798      	blx	r3
  4018d8:	2801      	cmp	r0, #1
  4018da:	d107      	bne.n	4018ec <xQueueGenericSend+0xc4>
							queueYIELD_IF_USING_PREEMPTION();
  4018dc:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  4018e0:	4b41      	ldr	r3, [pc, #260]	; (4019e8 <xQueueGenericSend+0x1c0>)
  4018e2:	601a      	str	r2, [r3, #0]
  4018e4:	f3bf 8f4f 	dsb	sy
  4018e8:	f3bf 8f6f 	isb	sy
				taskEXIT_CRITICAL();
  4018ec:	4b3f      	ldr	r3, [pc, #252]	; (4019ec <xQueueGenericSend+0x1c4>)
  4018ee:	4798      	blx	r3
				return pdPASS;
  4018f0:	2001      	movs	r0, #1
}
  4018f2:	b005      	add	sp, #20
  4018f4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
						if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
  4018f8:	6a63      	ldr	r3, [r4, #36]	; 0x24
  4018fa:	b173      	cbz	r3, 40191a <xQueueGenericSend+0xf2>
							if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) == pdTRUE )
  4018fc:	f104 0024 	add.w	r0, r4, #36	; 0x24
  401900:	4b3b      	ldr	r3, [pc, #236]	; (4019f0 <xQueueGenericSend+0x1c8>)
  401902:	4798      	blx	r3
  401904:	2801      	cmp	r0, #1
  401906:	d1f1      	bne.n	4018ec <xQueueGenericSend+0xc4>
								queueYIELD_IF_USING_PREEMPTION();
  401908:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  40190c:	4b36      	ldr	r3, [pc, #216]	; (4019e8 <xQueueGenericSend+0x1c0>)
  40190e:	601a      	str	r2, [r3, #0]
  401910:	f3bf 8f4f 	dsb	sy
  401914:	f3bf 8f6f 	isb	sy
  401918:	e7e8      	b.n	4018ec <xQueueGenericSend+0xc4>
						else if( xYieldRequired != pdFALSE )
  40191a:	2800      	cmp	r0, #0
  40191c:	d0e6      	beq.n	4018ec <xQueueGenericSend+0xc4>
							queueYIELD_IF_USING_PREEMPTION();
  40191e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  401922:	4b31      	ldr	r3, [pc, #196]	; (4019e8 <xQueueGenericSend+0x1c0>)
  401924:	601a      	str	r2, [r3, #0]
  401926:	f3bf 8f4f 	dsb	sy
  40192a:	f3bf 8f6f 	isb	sy
  40192e:	e7dd      	b.n	4018ec <xQueueGenericSend+0xc4>
					taskEXIT_CRITICAL();
  401930:	4b2e      	ldr	r3, [pc, #184]	; (4019ec <xQueueGenericSend+0x1c4>)
  401932:	4798      	blx	r3
					return errQUEUE_FULL;
  401934:	2000      	movs	r0, #0
  401936:	e7dc      	b.n	4018f2 <xQueueGenericSend+0xca>
				prvUnlockQueue( pxQueue );
  401938:	4620      	mov	r0, r4
  40193a:	4b2e      	ldr	r3, [pc, #184]	; (4019f4 <xQueueGenericSend+0x1cc>)
  40193c:	4798      	blx	r3
				( void ) xTaskResumeAll();
  40193e:	4b2e      	ldr	r3, [pc, #184]	; (4019f8 <xQueueGenericSend+0x1d0>)
  401940:	4798      	blx	r3
  401942:	2701      	movs	r7, #1
		taskENTER_CRITICAL();
  401944:	47b0      	blx	r6
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
  401946:	6ba2      	ldr	r2, [r4, #56]	; 0x38
  401948:	6be3      	ldr	r3, [r4, #60]	; 0x3c
  40194a:	429a      	cmp	r2, r3
  40194c:	d3b9      	bcc.n	4018c2 <xQueueGenericSend+0x9a>
  40194e:	2d02      	cmp	r5, #2
  401950:	d0b7      	beq.n	4018c2 <xQueueGenericSend+0x9a>
				if( xTicksToWait == ( TickType_t ) 0 )
  401952:	9b01      	ldr	r3, [sp, #4]
  401954:	2b00      	cmp	r3, #0
  401956:	d0eb      	beq.n	401930 <xQueueGenericSend+0x108>
				else if( xEntryTimeSet == pdFALSE )
  401958:	b90f      	cbnz	r7, 40195e <xQueueGenericSend+0x136>
					vTaskSetTimeOutState( &xTimeOut );
  40195a:	a802      	add	r0, sp, #8
  40195c:	47d0      	blx	sl
		taskEXIT_CRITICAL();
  40195e:	4b23      	ldr	r3, [pc, #140]	; (4019ec <xQueueGenericSend+0x1c4>)
  401960:	4798      	blx	r3
		vTaskSuspendAll();
  401962:	4b26      	ldr	r3, [pc, #152]	; (4019fc <xQueueGenericSend+0x1d4>)
  401964:	4798      	blx	r3
		prvLockQueue( pxQueue );
  401966:	47b0      	blx	r6
  401968:	6c63      	ldr	r3, [r4, #68]	; 0x44
  40196a:	f1b3 3fff 	cmp.w	r3, #4294967295
  40196e:	d101      	bne.n	401974 <xQueueGenericSend+0x14c>
  401970:	2300      	movs	r3, #0
  401972:	6463      	str	r3, [r4, #68]	; 0x44
  401974:	6ca3      	ldr	r3, [r4, #72]	; 0x48
  401976:	f1b3 3fff 	cmp.w	r3, #4294967295
  40197a:	d101      	bne.n	401980 <xQueueGenericSend+0x158>
  40197c:	2300      	movs	r3, #0
  40197e:	64a3      	str	r3, [r4, #72]	; 0x48
  401980:	4b1a      	ldr	r3, [pc, #104]	; (4019ec <xQueueGenericSend+0x1c4>)
  401982:	4798      	blx	r3
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
  401984:	a901      	add	r1, sp, #4
  401986:	a802      	add	r0, sp, #8
  401988:	4b1d      	ldr	r3, [pc, #116]	; (401a00 <xQueueGenericSend+0x1d8>)
  40198a:	4798      	blx	r3
  40198c:	b9e0      	cbnz	r0, 4019c8 <xQueueGenericSend+0x1a0>
	taskENTER_CRITICAL();
  40198e:	47b0      	blx	r6
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
  401990:	f8d4 b038 	ldr.w	fp, [r4, #56]	; 0x38
  401994:	6be7      	ldr	r7, [r4, #60]	; 0x3c
	taskEXIT_CRITICAL();
  401996:	4b15      	ldr	r3, [pc, #84]	; (4019ec <xQueueGenericSend+0x1c4>)
  401998:	4798      	blx	r3
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
  40199a:	45bb      	cmp	fp, r7
  40199c:	d1cc      	bne.n	401938 <xQueueGenericSend+0x110>
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
  40199e:	9901      	ldr	r1, [sp, #4]
  4019a0:	f104 0010 	add.w	r0, r4, #16
  4019a4:	4b17      	ldr	r3, [pc, #92]	; (401a04 <xQueueGenericSend+0x1dc>)
  4019a6:	4798      	blx	r3
				prvUnlockQueue( pxQueue );
  4019a8:	4620      	mov	r0, r4
  4019aa:	4b12      	ldr	r3, [pc, #72]	; (4019f4 <xQueueGenericSend+0x1cc>)
  4019ac:	4798      	blx	r3
				if( xTaskResumeAll() == pdFALSE )
  4019ae:	4b12      	ldr	r3, [pc, #72]	; (4019f8 <xQueueGenericSend+0x1d0>)
  4019b0:	4798      	blx	r3
  4019b2:	2800      	cmp	r0, #0
  4019b4:	d1c5      	bne.n	401942 <xQueueGenericSend+0x11a>
					portYIELD_WITHIN_API();
  4019b6:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
  4019ba:	f8c9 3000 	str.w	r3, [r9]
  4019be:	f3bf 8f4f 	dsb	sy
  4019c2:	f3bf 8f6f 	isb	sy
  4019c6:	e7bc      	b.n	401942 <xQueueGenericSend+0x11a>
			prvUnlockQueue( pxQueue );
  4019c8:	4620      	mov	r0, r4
  4019ca:	4b0a      	ldr	r3, [pc, #40]	; (4019f4 <xQueueGenericSend+0x1cc>)
  4019cc:	4798      	blx	r3
			( void ) xTaskResumeAll();
  4019ce:	4b0a      	ldr	r3, [pc, #40]	; (4019f8 <xQueueGenericSend+0x1d0>)
  4019d0:	4798      	blx	r3
			return errQUEUE_FULL;
  4019d2:	2000      	movs	r0, #0
  4019d4:	e78d      	b.n	4018f2 <xQueueGenericSend+0xca>
  4019d6:	bf00      	nop
  4019d8:	00402799 	.word	0x00402799
  4019dc:	0040128d 	.word	0x0040128d
  4019e0:	0040153d 	.word	0x0040153d
  4019e4:	004015c5 	.word	0x004015c5
  4019e8:	e000ed04 	.word	0xe000ed04
  4019ec:	004012d9 	.word	0x004012d9
  4019f0:	00402631 	.word	0x00402631
  4019f4:	00401675 	.word	0x00401675
  4019f8:	00402215 	.word	0x00402215
  4019fc:	004020ad 	.word	0x004020ad
  401a00:	004026f9 	.word	0x004026f9
  401a04:	0040252d 	.word	0x0040252d
  401a08:	004026c9 	.word	0x004026c9

00401a0c <xQueueGenericSendFromISR>:
	configASSERT( pxQueue );
  401a0c:	2800      	cmp	r0, #0
  401a0e:	d036      	beq.n	401a7e <xQueueGenericSendFromISR+0x72>
{
  401a10:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  401a14:	4604      	mov	r4, r0
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
  401a16:	2900      	cmp	r1, #0
  401a18:	d03c      	beq.n	401a94 <xQueueGenericSendFromISR+0x88>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
  401a1a:	2b02      	cmp	r3, #2
  401a1c:	d048      	beq.n	401ab0 <xQueueGenericSendFromISR+0xa4>
  401a1e:	461e      	mov	r6, r3
  401a20:	4615      	mov	r5, r2
  401a22:	4688      	mov	r8, r1
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
  401a24:	4b35      	ldr	r3, [pc, #212]	; (401afc <xQueueGenericSendFromISR+0xf0>)
  401a26:	4798      	blx	r3
	__asm volatile
  401a28:	f3ef 8711 	mrs	r7, BASEPRI
  401a2c:	f04f 0380 	mov.w	r3, #128	; 0x80
  401a30:	b672      	cpsid	i
  401a32:	f383 8811 	msr	BASEPRI, r3
  401a36:	f3bf 8f6f 	isb	sy
  401a3a:	f3bf 8f4f 	dsb	sy
  401a3e:	b662      	cpsie	i
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
  401a40:	6ba2      	ldr	r2, [r4, #56]	; 0x38
  401a42:	6be3      	ldr	r3, [r4, #60]	; 0x3c
  401a44:	429a      	cmp	r2, r3
  401a46:	d301      	bcc.n	401a4c <xQueueGenericSendFromISR+0x40>
  401a48:	2e02      	cmp	r6, #2
  401a4a:	d14f      	bne.n	401aec <xQueueGenericSendFromISR+0xe0>
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
  401a4c:	4632      	mov	r2, r6
  401a4e:	4641      	mov	r1, r8
  401a50:	4620      	mov	r0, r4
  401a52:	4b2b      	ldr	r3, [pc, #172]	; (401b00 <xQueueGenericSendFromISR+0xf4>)
  401a54:	4798      	blx	r3
			if( pxQueue->xTxLock == queueUNLOCKED )
  401a56:	6ca3      	ldr	r3, [r4, #72]	; 0x48
  401a58:	f1b3 3fff 	cmp.w	r3, #4294967295
  401a5c:	d141      	bne.n	401ae2 <xQueueGenericSendFromISR+0xd6>
					if( pxQueue->pxQueueSetContainer != NULL )
  401a5e:	6d63      	ldr	r3, [r4, #84]	; 0x54
  401a60:	2b00      	cmp	r3, #0
  401a62:	d033      	beq.n	401acc <xQueueGenericSendFromISR+0xc0>
						if( prvNotifyQueueSetContainer( pxQueue, xCopyPosition ) == pdTRUE )
  401a64:	4631      	mov	r1, r6
  401a66:	4620      	mov	r0, r4
  401a68:	4b26      	ldr	r3, [pc, #152]	; (401b04 <xQueueGenericSendFromISR+0xf8>)
  401a6a:	4798      	blx	r3
							if( pxHigherPriorityTaskWoken != NULL )
  401a6c:	2d00      	cmp	r5, #0
  401a6e:	d03f      	beq.n	401af0 <xQueueGenericSendFromISR+0xe4>
  401a70:	2801      	cmp	r0, #1
  401a72:	d13d      	bne.n	401af0 <xQueueGenericSendFromISR+0xe4>
								*pxHigherPriorityTaskWoken = pdTRUE;
  401a74:	6028      	str	r0, [r5, #0]
	__asm volatile
  401a76:	f387 8811 	msr	BASEPRI, r7
}
  401a7a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	__asm volatile
  401a7e:	f04f 0380 	mov.w	r3, #128	; 0x80
  401a82:	b672      	cpsid	i
  401a84:	f383 8811 	msr	BASEPRI, r3
  401a88:	f3bf 8f6f 	isb	sy
  401a8c:	f3bf 8f4f 	dsb	sy
  401a90:	b662      	cpsie	i
  401a92:	e7fe      	b.n	401a92 <xQueueGenericSendFromISR+0x86>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
  401a94:	6c00      	ldr	r0, [r0, #64]	; 0x40
  401a96:	2800      	cmp	r0, #0
  401a98:	d0bf      	beq.n	401a1a <xQueueGenericSendFromISR+0xe>
  401a9a:	f04f 0380 	mov.w	r3, #128	; 0x80
  401a9e:	b672      	cpsid	i
  401aa0:	f383 8811 	msr	BASEPRI, r3
  401aa4:	f3bf 8f6f 	isb	sy
  401aa8:	f3bf 8f4f 	dsb	sy
  401aac:	b662      	cpsie	i
  401aae:	e7fe      	b.n	401aae <xQueueGenericSendFromISR+0xa2>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
  401ab0:	6be0      	ldr	r0, [r4, #60]	; 0x3c
  401ab2:	2801      	cmp	r0, #1
  401ab4:	d0b3      	beq.n	401a1e <xQueueGenericSendFromISR+0x12>
  401ab6:	f04f 0380 	mov.w	r3, #128	; 0x80
  401aba:	b672      	cpsid	i
  401abc:	f383 8811 	msr	BASEPRI, r3
  401ac0:	f3bf 8f6f 	isb	sy
  401ac4:	f3bf 8f4f 	dsb	sy
  401ac8:	b662      	cpsie	i
  401aca:	e7fe      	b.n	401aca <xQueueGenericSendFromISR+0xbe>
						if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
  401acc:	6a63      	ldr	r3, [r4, #36]	; 0x24
  401ace:	b18b      	cbz	r3, 401af4 <xQueueGenericSendFromISR+0xe8>
							if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
  401ad0:	f104 0024 	add.w	r0, r4, #36	; 0x24
  401ad4:	4b0c      	ldr	r3, [pc, #48]	; (401b08 <xQueueGenericSendFromISR+0xfc>)
  401ad6:	4798      	blx	r3
								if( pxHigherPriorityTaskWoken != NULL )
  401ad8:	b175      	cbz	r5, 401af8 <xQueueGenericSendFromISR+0xec>
  401ada:	b168      	cbz	r0, 401af8 <xQueueGenericSendFromISR+0xec>
									*pxHigherPriorityTaskWoken = pdTRUE;
  401adc:	2001      	movs	r0, #1
  401ade:	6028      	str	r0, [r5, #0]
  401ae0:	e7c9      	b.n	401a76 <xQueueGenericSendFromISR+0x6a>
				++( pxQueue->xTxLock );
  401ae2:	6ca3      	ldr	r3, [r4, #72]	; 0x48
  401ae4:	3301      	adds	r3, #1
  401ae6:	64a3      	str	r3, [r4, #72]	; 0x48
			xReturn = pdPASS;
  401ae8:	2001      	movs	r0, #1
  401aea:	e7c4      	b.n	401a76 <xQueueGenericSendFromISR+0x6a>
			xReturn = errQUEUE_FULL;
  401aec:	2000      	movs	r0, #0
  401aee:	e7c2      	b.n	401a76 <xQueueGenericSendFromISR+0x6a>
			xReturn = pdPASS;
  401af0:	2001      	movs	r0, #1
  401af2:	e7c0      	b.n	401a76 <xQueueGenericSendFromISR+0x6a>
  401af4:	2001      	movs	r0, #1
  401af6:	e7be      	b.n	401a76 <xQueueGenericSendFromISR+0x6a>
  401af8:	2001      	movs	r0, #1
  401afa:	e7bc      	b.n	401a76 <xQueueGenericSendFromISR+0x6a>
  401afc:	00401485 	.word	0x00401485
  401b00:	0040153d 	.word	0x0040153d
  401b04:	004015c5 	.word	0x004015c5
  401b08:	00402631 	.word	0x00402631

00401b0c <xQueueGenericReceive>:
{
  401b0c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  401b10:	b084      	sub	sp, #16
  401b12:	9201      	str	r2, [sp, #4]
	configASSERT( pxQueue );
  401b14:	b198      	cbz	r0, 401b3e <xQueueGenericReceive+0x32>
  401b16:	4604      	mov	r4, r0
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
  401b18:	b1e1      	cbz	r1, 401b54 <xQueueGenericReceive+0x48>
  401b1a:	4698      	mov	r8, r3
  401b1c:	460f      	mov	r7, r1
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
  401b1e:	4b61      	ldr	r3, [pc, #388]	; (401ca4 <xQueueGenericReceive+0x198>)
  401b20:	4798      	blx	r3
  401b22:	bb28      	cbnz	r0, 401b70 <xQueueGenericReceive+0x64>
  401b24:	9b01      	ldr	r3, [sp, #4]
  401b26:	b353      	cbz	r3, 401b7e <xQueueGenericReceive+0x72>
  401b28:	f04f 0380 	mov.w	r3, #128	; 0x80
  401b2c:	b672      	cpsid	i
  401b2e:	f383 8811 	msr	BASEPRI, r3
  401b32:	f3bf 8f6f 	isb	sy
  401b36:	f3bf 8f4f 	dsb	sy
  401b3a:	b662      	cpsie	i
  401b3c:	e7fe      	b.n	401b3c <xQueueGenericReceive+0x30>
  401b3e:	f04f 0380 	mov.w	r3, #128	; 0x80
  401b42:	b672      	cpsid	i
  401b44:	f383 8811 	msr	BASEPRI, r3
  401b48:	f3bf 8f6f 	isb	sy
  401b4c:	f3bf 8f4f 	dsb	sy
  401b50:	b662      	cpsie	i
  401b52:	e7fe      	b.n	401b52 <xQueueGenericReceive+0x46>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
  401b54:	6c02      	ldr	r2, [r0, #64]	; 0x40
  401b56:	2a00      	cmp	r2, #0
  401b58:	d0df      	beq.n	401b1a <xQueueGenericReceive+0xe>
  401b5a:	f04f 0380 	mov.w	r3, #128	; 0x80
  401b5e:	b672      	cpsid	i
  401b60:	f383 8811 	msr	BASEPRI, r3
  401b64:	f3bf 8f6f 	isb	sy
  401b68:	f3bf 8f4f 	dsb	sy
  401b6c:	b662      	cpsie	i
  401b6e:	e7fe      	b.n	401b6e <xQueueGenericReceive+0x62>
  401b70:	2600      	movs	r6, #0
		taskENTER_CRITICAL();
  401b72:	4d4d      	ldr	r5, [pc, #308]	; (401ca8 <xQueueGenericReceive+0x19c>)
					vTaskSetTimeOutState( &xTimeOut );
  401b74:	f8df a160 	ldr.w	sl, [pc, #352]	; 401cd8 <xQueueGenericReceive+0x1cc>
					portYIELD_WITHIN_API();
  401b78:	f8df 913c 	ldr.w	r9, [pc, #316]	; 401cb8 <xQueueGenericReceive+0x1ac>
  401b7c:	e04b      	b.n	401c16 <xQueueGenericReceive+0x10a>
  401b7e:	2600      	movs	r6, #0
  401b80:	e7f7      	b.n	401b72 <xQueueGenericReceive+0x66>
				pcOriginalReadPosition = pxQueue->u.pcReadFrom;
  401b82:	68e5      	ldr	r5, [r4, #12]
				prvCopyDataFromQueue( pxQueue, pvBuffer );
  401b84:	4639      	mov	r1, r7
  401b86:	4620      	mov	r0, r4
  401b88:	4b48      	ldr	r3, [pc, #288]	; (401cac <xQueueGenericReceive+0x1a0>)
  401b8a:	4798      	blx	r3
				if( xJustPeeking == pdFALSE )
  401b8c:	f1b8 0f00 	cmp.w	r8, #0
  401b90:	d11d      	bne.n	401bce <xQueueGenericReceive+0xc2>
					--( pxQueue->uxMessagesWaiting );
  401b92:	6ba3      	ldr	r3, [r4, #56]	; 0x38
  401b94:	3b01      	subs	r3, #1
  401b96:	63a3      	str	r3, [r4, #56]	; 0x38
						if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
  401b98:	6823      	ldr	r3, [r4, #0]
  401b9a:	b913      	cbnz	r3, 401ba2 <xQueueGenericReceive+0x96>
							pxQueue->pxMutexHolder = ( int8_t * ) pvTaskIncrementMutexHeldCount(); /*lint !e961 Cast is not redundant as TaskHandle_t is a typedef. */
  401b9c:	4b44      	ldr	r3, [pc, #272]	; (401cb0 <xQueueGenericReceive+0x1a4>)
  401b9e:	4798      	blx	r3
  401ba0:	6060      	str	r0, [r4, #4]
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
  401ba2:	6923      	ldr	r3, [r4, #16]
  401ba4:	b16b      	cbz	r3, 401bc2 <xQueueGenericReceive+0xb6>
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) == pdTRUE )
  401ba6:	f104 0010 	add.w	r0, r4, #16
  401baa:	4b42      	ldr	r3, [pc, #264]	; (401cb4 <xQueueGenericReceive+0x1a8>)
  401bac:	4798      	blx	r3
  401bae:	2801      	cmp	r0, #1
  401bb0:	d107      	bne.n	401bc2 <xQueueGenericReceive+0xb6>
							queueYIELD_IF_USING_PREEMPTION();
  401bb2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  401bb6:	4b40      	ldr	r3, [pc, #256]	; (401cb8 <xQueueGenericReceive+0x1ac>)
  401bb8:	601a      	str	r2, [r3, #0]
  401bba:	f3bf 8f4f 	dsb	sy
  401bbe:	f3bf 8f6f 	isb	sy
				taskEXIT_CRITICAL();
  401bc2:	4b3e      	ldr	r3, [pc, #248]	; (401cbc <xQueueGenericReceive+0x1b0>)
  401bc4:	4798      	blx	r3
				return pdPASS;
  401bc6:	2001      	movs	r0, #1
}
  401bc8:	b004      	add	sp, #16
  401bca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
					pxQueue->u.pcReadFrom = pcOriginalReadPosition;
  401bce:	60e5      	str	r5, [r4, #12]
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
  401bd0:	6a63      	ldr	r3, [r4, #36]	; 0x24
  401bd2:	2b00      	cmp	r3, #0
  401bd4:	d0f5      	beq.n	401bc2 <xQueueGenericReceive+0xb6>
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
  401bd6:	f104 0024 	add.w	r0, r4, #36	; 0x24
  401bda:	4b36      	ldr	r3, [pc, #216]	; (401cb4 <xQueueGenericReceive+0x1a8>)
  401bdc:	4798      	blx	r3
  401bde:	2800      	cmp	r0, #0
  401be0:	d0ef      	beq.n	401bc2 <xQueueGenericReceive+0xb6>
							queueYIELD_IF_USING_PREEMPTION();
  401be2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  401be6:	4b34      	ldr	r3, [pc, #208]	; (401cb8 <xQueueGenericReceive+0x1ac>)
  401be8:	601a      	str	r2, [r3, #0]
  401bea:	f3bf 8f4f 	dsb	sy
  401bee:	f3bf 8f6f 	isb	sy
  401bf2:	e7e6      	b.n	401bc2 <xQueueGenericReceive+0xb6>
					taskEXIT_CRITICAL();
  401bf4:	4b31      	ldr	r3, [pc, #196]	; (401cbc <xQueueGenericReceive+0x1b0>)
  401bf6:	4798      	blx	r3
					return errQUEUE_EMPTY;
  401bf8:	2000      	movs	r0, #0
  401bfa:	e7e5      	b.n	401bc8 <xQueueGenericReceive+0xbc>
						taskENTER_CRITICAL();
  401bfc:	47a8      	blx	r5
							vTaskPriorityInherit( ( void * ) pxQueue->pxMutexHolder );
  401bfe:	6860      	ldr	r0, [r4, #4]
  401c00:	4b2f      	ldr	r3, [pc, #188]	; (401cc0 <xQueueGenericReceive+0x1b4>)
  401c02:	4798      	blx	r3
						taskEXIT_CRITICAL();
  401c04:	4b2d      	ldr	r3, [pc, #180]	; (401cbc <xQueueGenericReceive+0x1b0>)
  401c06:	4798      	blx	r3
  401c08:	e030      	b.n	401c6c <xQueueGenericReceive+0x160>
				prvUnlockQueue( pxQueue );
  401c0a:	4620      	mov	r0, r4
  401c0c:	4b2d      	ldr	r3, [pc, #180]	; (401cc4 <xQueueGenericReceive+0x1b8>)
  401c0e:	4798      	blx	r3
				( void ) xTaskResumeAll();
  401c10:	4b2d      	ldr	r3, [pc, #180]	; (401cc8 <xQueueGenericReceive+0x1bc>)
  401c12:	4798      	blx	r3
  401c14:	2601      	movs	r6, #1
		taskENTER_CRITICAL();
  401c16:	47a8      	blx	r5
			if( pxQueue->uxMessagesWaiting > ( UBaseType_t ) 0 )
  401c18:	6ba3      	ldr	r3, [r4, #56]	; 0x38
  401c1a:	2b00      	cmp	r3, #0
  401c1c:	d1b1      	bne.n	401b82 <xQueueGenericReceive+0x76>
				if( xTicksToWait == ( TickType_t ) 0 )
  401c1e:	9b01      	ldr	r3, [sp, #4]
  401c20:	2b00      	cmp	r3, #0
  401c22:	d0e7      	beq.n	401bf4 <xQueueGenericReceive+0xe8>
				else if( xEntryTimeSet == pdFALSE )
  401c24:	b90e      	cbnz	r6, 401c2a <xQueueGenericReceive+0x11e>
					vTaskSetTimeOutState( &xTimeOut );
  401c26:	a802      	add	r0, sp, #8
  401c28:	47d0      	blx	sl
		taskEXIT_CRITICAL();
  401c2a:	4b24      	ldr	r3, [pc, #144]	; (401cbc <xQueueGenericReceive+0x1b0>)
  401c2c:	4798      	blx	r3
		vTaskSuspendAll();
  401c2e:	4b27      	ldr	r3, [pc, #156]	; (401ccc <xQueueGenericReceive+0x1c0>)
  401c30:	4798      	blx	r3
		prvLockQueue( pxQueue );
  401c32:	47a8      	blx	r5
  401c34:	6c63      	ldr	r3, [r4, #68]	; 0x44
  401c36:	f1b3 3fff 	cmp.w	r3, #4294967295
  401c3a:	d101      	bne.n	401c40 <xQueueGenericReceive+0x134>
  401c3c:	2300      	movs	r3, #0
  401c3e:	6463      	str	r3, [r4, #68]	; 0x44
  401c40:	6ca3      	ldr	r3, [r4, #72]	; 0x48
  401c42:	f1b3 3fff 	cmp.w	r3, #4294967295
  401c46:	d101      	bne.n	401c4c <xQueueGenericReceive+0x140>
  401c48:	2300      	movs	r3, #0
  401c4a:	64a3      	str	r3, [r4, #72]	; 0x48
  401c4c:	4b1b      	ldr	r3, [pc, #108]	; (401cbc <xQueueGenericReceive+0x1b0>)
  401c4e:	4798      	blx	r3
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
  401c50:	a901      	add	r1, sp, #4
  401c52:	a802      	add	r0, sp, #8
  401c54:	4b1e      	ldr	r3, [pc, #120]	; (401cd0 <xQueueGenericReceive+0x1c4>)
  401c56:	4798      	blx	r3
  401c58:	b9e8      	cbnz	r0, 401c96 <xQueueGenericReceive+0x18a>
	taskENTER_CRITICAL();
  401c5a:	47a8      	blx	r5
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
  401c5c:	6ba6      	ldr	r6, [r4, #56]	; 0x38
	taskEXIT_CRITICAL();
  401c5e:	4b17      	ldr	r3, [pc, #92]	; (401cbc <xQueueGenericReceive+0x1b0>)
  401c60:	4798      	blx	r3
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
  401c62:	2e00      	cmp	r6, #0
  401c64:	d1d1      	bne.n	401c0a <xQueueGenericReceive+0xfe>
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
  401c66:	6823      	ldr	r3, [r4, #0]
  401c68:	2b00      	cmp	r3, #0
  401c6a:	d0c7      	beq.n	401bfc <xQueueGenericReceive+0xf0>
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
  401c6c:	9901      	ldr	r1, [sp, #4]
  401c6e:	f104 0024 	add.w	r0, r4, #36	; 0x24
  401c72:	4b18      	ldr	r3, [pc, #96]	; (401cd4 <xQueueGenericReceive+0x1c8>)
  401c74:	4798      	blx	r3
				prvUnlockQueue( pxQueue );
  401c76:	4620      	mov	r0, r4
  401c78:	4b12      	ldr	r3, [pc, #72]	; (401cc4 <xQueueGenericReceive+0x1b8>)
  401c7a:	4798      	blx	r3
				if( xTaskResumeAll() == pdFALSE )
  401c7c:	4b12      	ldr	r3, [pc, #72]	; (401cc8 <xQueueGenericReceive+0x1bc>)
  401c7e:	4798      	blx	r3
  401c80:	2800      	cmp	r0, #0
  401c82:	d1c7      	bne.n	401c14 <xQueueGenericReceive+0x108>
					portYIELD_WITHIN_API();
  401c84:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
  401c88:	f8c9 3000 	str.w	r3, [r9]
  401c8c:	f3bf 8f4f 	dsb	sy
  401c90:	f3bf 8f6f 	isb	sy
  401c94:	e7be      	b.n	401c14 <xQueueGenericReceive+0x108>
			prvUnlockQueue( pxQueue );
  401c96:	4620      	mov	r0, r4
  401c98:	4b0a      	ldr	r3, [pc, #40]	; (401cc4 <xQueueGenericReceive+0x1b8>)
  401c9a:	4798      	blx	r3
			( void ) xTaskResumeAll();
  401c9c:	4b0a      	ldr	r3, [pc, #40]	; (401cc8 <xQueueGenericReceive+0x1bc>)
  401c9e:	4798      	blx	r3
			return errQUEUE_EMPTY;
  401ca0:	2000      	movs	r0, #0
  401ca2:	e791      	b.n	401bc8 <xQueueGenericReceive+0xbc>
  401ca4:	00402799 	.word	0x00402799
  401ca8:	0040128d 	.word	0x0040128d
  401cac:	0040164d 	.word	0x0040164d
  401cb0:	00402919 	.word	0x00402919
  401cb4:	00402631 	.word	0x00402631
  401cb8:	e000ed04 	.word	0xe000ed04
  401cbc:	004012d9 	.word	0x004012d9
  401cc0:	004027b9 	.word	0x004027b9
  401cc4:	00401675 	.word	0x00401675
  401cc8:	00402215 	.word	0x00402215
  401ccc:	004020ad 	.word	0x004020ad
  401cd0:	004026f9 	.word	0x004026f9
  401cd4:	0040252d 	.word	0x0040252d
  401cd8:	004026c9 	.word	0x004026c9

00401cdc <vQueueAddToRegistry>:
	{
  401cdc:	b410      	push	{r4}
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
  401cde:	4b0b      	ldr	r3, [pc, #44]	; (401d0c <vQueueAddToRegistry+0x30>)
  401ce0:	681b      	ldr	r3, [r3, #0]
  401ce2:	b153      	cbz	r3, 401cfa <vQueueAddToRegistry+0x1e>
  401ce4:	2301      	movs	r3, #1
  401ce6:	4c09      	ldr	r4, [pc, #36]	; (401d0c <vQueueAddToRegistry+0x30>)
  401ce8:	f854 2033 	ldr.w	r2, [r4, r3, lsl #3]
  401cec:	b132      	cbz	r2, 401cfc <vQueueAddToRegistry+0x20>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
  401cee:	3301      	adds	r3, #1
  401cf0:	2b08      	cmp	r3, #8
  401cf2:	d1f9      	bne.n	401ce8 <vQueueAddToRegistry+0xc>
	}
  401cf4:	f85d 4b04 	ldr.w	r4, [sp], #4
  401cf8:	4770      	bx	lr
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
  401cfa:	2300      	movs	r3, #0
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
  401cfc:	4a03      	ldr	r2, [pc, #12]	; (401d0c <vQueueAddToRegistry+0x30>)
  401cfe:	f842 1033 	str.w	r1, [r2, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
  401d02:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
  401d06:	6058      	str	r0, [r3, #4]
				break;
  401d08:	e7f4      	b.n	401cf4 <vQueueAddToRegistry+0x18>
  401d0a:	bf00      	nop
  401d0c:	20400c58 	.word	0x20400c58

00401d10 <vQueueWaitForMessageRestricted>:
	{
  401d10:	b570      	push	{r4, r5, r6, lr}
  401d12:	4604      	mov	r4, r0
  401d14:	460d      	mov	r5, r1
  401d16:	4616      	mov	r6, r2
		prvLockQueue( pxQueue );
  401d18:	4b0f      	ldr	r3, [pc, #60]	; (401d58 <vQueueWaitForMessageRestricted+0x48>)
  401d1a:	4798      	blx	r3
  401d1c:	6c63      	ldr	r3, [r4, #68]	; 0x44
  401d1e:	f1b3 3fff 	cmp.w	r3, #4294967295
  401d22:	d00b      	beq.n	401d3c <vQueueWaitForMessageRestricted+0x2c>
  401d24:	6ca3      	ldr	r3, [r4, #72]	; 0x48
  401d26:	f1b3 3fff 	cmp.w	r3, #4294967295
  401d2a:	d00a      	beq.n	401d42 <vQueueWaitForMessageRestricted+0x32>
  401d2c:	4b0b      	ldr	r3, [pc, #44]	; (401d5c <vQueueWaitForMessageRestricted+0x4c>)
  401d2e:	4798      	blx	r3
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
  401d30:	6ba3      	ldr	r3, [r4, #56]	; 0x38
  401d32:	b14b      	cbz	r3, 401d48 <vQueueWaitForMessageRestricted+0x38>
		prvUnlockQueue( pxQueue );
  401d34:	4620      	mov	r0, r4
  401d36:	4b0a      	ldr	r3, [pc, #40]	; (401d60 <vQueueWaitForMessageRestricted+0x50>)
  401d38:	4798      	blx	r3
  401d3a:	bd70      	pop	{r4, r5, r6, pc}
		prvLockQueue( pxQueue );
  401d3c:	2300      	movs	r3, #0
  401d3e:	6463      	str	r3, [r4, #68]	; 0x44
  401d40:	e7f0      	b.n	401d24 <vQueueWaitForMessageRestricted+0x14>
  401d42:	2300      	movs	r3, #0
  401d44:	64a3      	str	r3, [r4, #72]	; 0x48
  401d46:	e7f1      	b.n	401d2c <vQueueWaitForMessageRestricted+0x1c>
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
  401d48:	4632      	mov	r2, r6
  401d4a:	4629      	mov	r1, r5
  401d4c:	f104 0024 	add.w	r0, r4, #36	; 0x24
  401d50:	4b04      	ldr	r3, [pc, #16]	; (401d64 <vQueueWaitForMessageRestricted+0x54>)
  401d52:	4798      	blx	r3
  401d54:	e7ee      	b.n	401d34 <vQueueWaitForMessageRestricted+0x24>
  401d56:	bf00      	nop
  401d58:	0040128d 	.word	0x0040128d
  401d5c:	004012d9 	.word	0x004012d9
  401d60:	00401675 	.word	0x00401675
  401d64:	004025b1 	.word	0x004025b1

00401d68 <prvResetNextTaskUnblockTime>:

static void prvResetNextTaskUnblockTime( void )
{
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
  401d68:	4b08      	ldr	r3, [pc, #32]	; (401d8c <prvResetNextTaskUnblockTime+0x24>)
  401d6a:	681b      	ldr	r3, [r3, #0]
  401d6c:	681b      	ldr	r3, [r3, #0]
  401d6e:	b13b      	cbz	r3, 401d80 <prvResetNextTaskUnblockTime+0x18>
	{
		/* The new current delayed list is not empty, get the value of
		the item at the head of the delayed list.  This is the time at
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
  401d70:	4b06      	ldr	r3, [pc, #24]	; (401d8c <prvResetNextTaskUnblockTime+0x24>)
  401d72:	681b      	ldr	r3, [r3, #0]
  401d74:	68db      	ldr	r3, [r3, #12]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xGenericListItem ) );
  401d76:	68db      	ldr	r3, [r3, #12]
  401d78:	685a      	ldr	r2, [r3, #4]
  401d7a:	4b05      	ldr	r3, [pc, #20]	; (401d90 <prvResetNextTaskUnblockTime+0x28>)
  401d7c:	601a      	str	r2, [r3, #0]
  401d7e:	4770      	bx	lr
		xNextTaskUnblockTime = portMAX_DELAY;
  401d80:	f04f 32ff 	mov.w	r2, #4294967295
  401d84:	4b02      	ldr	r3, [pc, #8]	; (401d90 <prvResetNextTaskUnblockTime+0x28>)
  401d86:	601a      	str	r2, [r3, #0]
  401d88:	4770      	bx	lr
  401d8a:	bf00      	nop
  401d8c:	20400a5c 	.word	0x20400a5c
  401d90:	20400b08 	.word	0x20400b08

00401d94 <prvAddCurrentTaskToDelayedList>:
{
  401d94:	b510      	push	{r4, lr}
	listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xGenericListItem ), xTimeToWake );
  401d96:	4b0f      	ldr	r3, [pc, #60]	; (401dd4 <prvAddCurrentTaskToDelayedList+0x40>)
  401d98:	681b      	ldr	r3, [r3, #0]
  401d9a:	6058      	str	r0, [r3, #4]
	if( xTimeToWake < xTickCount )
  401d9c:	4b0e      	ldr	r3, [pc, #56]	; (401dd8 <prvAddCurrentTaskToDelayedList+0x44>)
  401d9e:	681b      	ldr	r3, [r3, #0]
  401da0:	4298      	cmp	r0, r3
  401da2:	d30e      	bcc.n	401dc2 <prvAddCurrentTaskToDelayedList+0x2e>
  401da4:	4604      	mov	r4, r0
		vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xGenericListItem ) );
  401da6:	4b0d      	ldr	r3, [pc, #52]	; (401ddc <prvAddCurrentTaskToDelayedList+0x48>)
  401da8:	6818      	ldr	r0, [r3, #0]
  401daa:	4b0a      	ldr	r3, [pc, #40]	; (401dd4 <prvAddCurrentTaskToDelayedList+0x40>)
  401dac:	6819      	ldr	r1, [r3, #0]
  401dae:	3104      	adds	r1, #4
  401db0:	4b0b      	ldr	r3, [pc, #44]	; (401de0 <prvAddCurrentTaskToDelayedList+0x4c>)
  401db2:	4798      	blx	r3
		if( xTimeToWake < xNextTaskUnblockTime )
  401db4:	4b0b      	ldr	r3, [pc, #44]	; (401de4 <prvAddCurrentTaskToDelayedList+0x50>)
  401db6:	681b      	ldr	r3, [r3, #0]
  401db8:	429c      	cmp	r4, r3
  401dba:	d201      	bcs.n	401dc0 <prvAddCurrentTaskToDelayedList+0x2c>
			xNextTaskUnblockTime = xTimeToWake;
  401dbc:	4b09      	ldr	r3, [pc, #36]	; (401de4 <prvAddCurrentTaskToDelayedList+0x50>)
  401dbe:	601c      	str	r4, [r3, #0]
  401dc0:	bd10      	pop	{r4, pc}
		vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xGenericListItem ) );
  401dc2:	4b09      	ldr	r3, [pc, #36]	; (401de8 <prvAddCurrentTaskToDelayedList+0x54>)
  401dc4:	6818      	ldr	r0, [r3, #0]
  401dc6:	4b03      	ldr	r3, [pc, #12]	; (401dd4 <prvAddCurrentTaskToDelayedList+0x40>)
  401dc8:	6819      	ldr	r1, [r3, #0]
  401dca:	3104      	adds	r1, #4
  401dcc:	4b04      	ldr	r3, [pc, #16]	; (401de0 <prvAddCurrentTaskToDelayedList+0x4c>)
  401dce:	4798      	blx	r3
  401dd0:	bd10      	pop	{r4, pc}
  401dd2:	bf00      	nop
  401dd4:	20400a58 	.word	0x20400a58
  401dd8:	20400b50 	.word	0x20400b50
  401ddc:	20400a5c 	.word	0x20400a5c
  401de0:	00401175 	.word	0x00401175
  401de4:	20400b08 	.word	0x20400b08
  401de8:	20400a60 	.word	0x20400a60

00401dec <xTaskGenericCreate>:
{
  401dec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  401df0:	b083      	sub	sp, #12
  401df2:	9d0c      	ldr	r5, [sp, #48]	; 0x30
  401df4:	f8dd a034 	ldr.w	sl, [sp, #52]	; 0x34
  401df8:	9e0e      	ldr	r6, [sp, #56]	; 0x38
	configASSERT( pxTaskCode );
  401dfa:	b160      	cbz	r0, 401e16 <xTaskGenericCreate+0x2a>
	configASSERT( ( ( uxPriority & ( UBaseType_t ) ( ~portPRIVILEGE_BIT ) ) < ( UBaseType_t ) configMAX_PRIORITIES ) );
  401dfc:	2d04      	cmp	r5, #4
  401dfe:	d915      	bls.n	401e2c <xTaskGenericCreate+0x40>
  401e00:	f04f 0380 	mov.w	r3, #128	; 0x80
  401e04:	b672      	cpsid	i
  401e06:	f383 8811 	msr	BASEPRI, r3
  401e0a:	f3bf 8f6f 	isb	sy
  401e0e:	f3bf 8f4f 	dsb	sy
  401e12:	b662      	cpsie	i
  401e14:	e7fe      	b.n	401e14 <xTaskGenericCreate+0x28>
  401e16:	f04f 0380 	mov.w	r3, #128	; 0x80
  401e1a:	b672      	cpsid	i
  401e1c:	f383 8811 	msr	BASEPRI, r3
  401e20:	f3bf 8f6f 	isb	sy
  401e24:	f3bf 8f4f 	dsb	sy
  401e28:	b662      	cpsie	i
  401e2a:	e7fe      	b.n	401e2a <xTaskGenericCreate+0x3e>
  401e2c:	9001      	str	r0, [sp, #4]
  401e2e:	4698      	mov	r8, r3
  401e30:	4691      	mov	r9, r2
  401e32:	460f      	mov	r7, r1
		pxStack = ( StackType_t * ) pvPortMallocAligned( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ), puxStackBuffer ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
  401e34:	b936      	cbnz	r6, 401e44 <xTaskGenericCreate+0x58>
  401e36:	0090      	lsls	r0, r2, #2
  401e38:	4b62      	ldr	r3, [pc, #392]	; (401fc4 <xTaskGenericCreate+0x1d8>)
  401e3a:	4798      	blx	r3
		if( pxStack != NULL )
  401e3c:	4606      	mov	r6, r0
  401e3e:	2800      	cmp	r0, #0
  401e40:	f000 809e 	beq.w	401f80 <xTaskGenericCreate+0x194>
			pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) );
  401e44:	2058      	movs	r0, #88	; 0x58
  401e46:	4b5f      	ldr	r3, [pc, #380]	; (401fc4 <xTaskGenericCreate+0x1d8>)
  401e48:	4798      	blx	r3
			if( pxNewTCB != NULL )
  401e4a:	4604      	mov	r4, r0
  401e4c:	2800      	cmp	r0, #0
  401e4e:	f000 8094 	beq.w	401f7a <xTaskGenericCreate+0x18e>
				pxNewTCB->pxStack = pxStack;
  401e52:	6306      	str	r6, [r0, #48]	; 0x30
			( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) usStackDepth * sizeof( StackType_t ) );
  401e54:	ea4f 0289 	mov.w	r2, r9, lsl #2
  401e58:	21a5      	movs	r1, #165	; 0xa5
  401e5a:	4630      	mov	r0, r6
  401e5c:	4b5a      	ldr	r3, [pc, #360]	; (401fc8 <xTaskGenericCreate+0x1dc>)
  401e5e:	4798      	blx	r3
			pxTopOfStack = pxNewTCB->pxStack + ( usStackDepth - ( uint16_t ) 1 );
  401e60:	f06f 4640 	mvn.w	r6, #3221225472	; 0xc0000000
  401e64:	444e      	add	r6, r9
  401e66:	6b23      	ldr	r3, [r4, #48]	; 0x30
  401e68:	eb03 0386 	add.w	r3, r3, r6, lsl #2
			pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type. */
  401e6c:	f023 0607 	bic.w	r6, r3, #7
		pxTCB->pcTaskName[ x ] = pcName[ x ];
  401e70:	783b      	ldrb	r3, [r7, #0]
  401e72:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
		if( pcName[ x ] == 0x00 )
  401e76:	783b      	ldrb	r3, [r7, #0]
  401e78:	2b00      	cmp	r3, #0
  401e7a:	f040 8084 	bne.w	401f86 <xTaskGenericCreate+0x19a>
	pxTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
  401e7e:	2700      	movs	r7, #0
  401e80:	f884 703d 	strb.w	r7, [r4, #61]	; 0x3d
	pxTCB->uxPriority = uxPriority;
  401e84:	62e5      	str	r5, [r4, #44]	; 0x2c
		pxTCB->uxBasePriority = uxPriority;
  401e86:	64a5      	str	r5, [r4, #72]	; 0x48
		pxTCB->uxMutexesHeld = 0;
  401e88:	64e7      	str	r7, [r4, #76]	; 0x4c
	vListInitialiseItem( &( pxTCB->xGenericListItem ) );
  401e8a:	f104 0904 	add.w	r9, r4, #4
  401e8e:	4648      	mov	r0, r9
  401e90:	f8df b184 	ldr.w	fp, [pc, #388]	; 402018 <xTaskGenericCreate+0x22c>
  401e94:	47d8      	blx	fp
	vListInitialiseItem( &( pxTCB->xEventListItem ) );
  401e96:	f104 0018 	add.w	r0, r4, #24
  401e9a:	47d8      	blx	fp
	listSET_LIST_ITEM_OWNER( &( pxTCB->xGenericListItem ), pxTCB );
  401e9c:	6124      	str	r4, [r4, #16]
	listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
  401e9e:	f1c5 0305 	rsb	r3, r5, #5
  401ea2:	61a3      	str	r3, [r4, #24]
	listSET_LIST_ITEM_OWNER( &( pxTCB->xEventListItem ), pxTCB );
  401ea4:	6264      	str	r4, [r4, #36]	; 0x24
		pxTCB->ulNotifiedValue = 0;
  401ea6:	6527      	str	r7, [r4, #80]	; 0x50
		pxTCB->eNotifyState = eNotWaitingNotification;
  401ea8:	f884 7054 	strb.w	r7, [r4, #84]	; 0x54
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
  401eac:	4642      	mov	r2, r8
  401eae:	9901      	ldr	r1, [sp, #4]
  401eb0:	4630      	mov	r0, r6
  401eb2:	4b46      	ldr	r3, [pc, #280]	; (401fcc <xTaskGenericCreate+0x1e0>)
  401eb4:	4798      	blx	r3
  401eb6:	6020      	str	r0, [r4, #0]
		if( ( void * ) pxCreatedTask != NULL )
  401eb8:	f1ba 0f00 	cmp.w	sl, #0
  401ebc:	d001      	beq.n	401ec2 <xTaskGenericCreate+0xd6>
			*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
  401ebe:	f8ca 4000 	str.w	r4, [sl]
		taskENTER_CRITICAL();
  401ec2:	4b43      	ldr	r3, [pc, #268]	; (401fd0 <xTaskGenericCreate+0x1e4>)
  401ec4:	4798      	blx	r3
			uxCurrentNumberOfTasks++;
  401ec6:	4a43      	ldr	r2, [pc, #268]	; (401fd4 <xTaskGenericCreate+0x1e8>)
  401ec8:	6813      	ldr	r3, [r2, #0]
  401eca:	3301      	adds	r3, #1
  401ecc:	6013      	str	r3, [r2, #0]
			if( pxCurrentTCB == NULL )
  401ece:	4b42      	ldr	r3, [pc, #264]	; (401fd8 <xTaskGenericCreate+0x1ec>)
  401ed0:	681b      	ldr	r3, [r3, #0]
  401ed2:	2b00      	cmp	r3, #0
  401ed4:	d166      	bne.n	401fa4 <xTaskGenericCreate+0x1b8>
				pxCurrentTCB =  pxNewTCB;
  401ed6:	4b40      	ldr	r3, [pc, #256]	; (401fd8 <xTaskGenericCreate+0x1ec>)
  401ed8:	601c      	str	r4, [r3, #0]
				if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
  401eda:	6813      	ldr	r3, [r2, #0]
  401edc:	2b01      	cmp	r3, #1
  401ede:	d121      	bne.n	401f24 <xTaskGenericCreate+0x138>
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
  401ee0:	4f3e      	ldr	r7, [pc, #248]	; (401fdc <xTaskGenericCreate+0x1f0>)
  401ee2:	4638      	mov	r0, r7
  401ee4:	4e3e      	ldr	r6, [pc, #248]	; (401fe0 <xTaskGenericCreate+0x1f4>)
  401ee6:	47b0      	blx	r6
  401ee8:	f107 0014 	add.w	r0, r7, #20
  401eec:	47b0      	blx	r6
  401eee:	f107 0028 	add.w	r0, r7, #40	; 0x28
  401ef2:	47b0      	blx	r6
  401ef4:	f107 003c 	add.w	r0, r7, #60	; 0x3c
  401ef8:	47b0      	blx	r6
  401efa:	f107 0050 	add.w	r0, r7, #80	; 0x50
  401efe:	47b0      	blx	r6
	vListInitialise( &xDelayedTaskList1 );
  401f00:	f8df 8118 	ldr.w	r8, [pc, #280]	; 40201c <xTaskGenericCreate+0x230>
  401f04:	4640      	mov	r0, r8
  401f06:	47b0      	blx	r6
	vListInitialise( &xDelayedTaskList2 );
  401f08:	4f36      	ldr	r7, [pc, #216]	; (401fe4 <xTaskGenericCreate+0x1f8>)
  401f0a:	4638      	mov	r0, r7
  401f0c:	47b0      	blx	r6
	vListInitialise( &xPendingReadyList );
  401f0e:	4836      	ldr	r0, [pc, #216]	; (401fe8 <xTaskGenericCreate+0x1fc>)
  401f10:	47b0      	blx	r6
		vListInitialise( &xTasksWaitingTermination );
  401f12:	4836      	ldr	r0, [pc, #216]	; (401fec <xTaskGenericCreate+0x200>)
  401f14:	47b0      	blx	r6
		vListInitialise( &xSuspendedTaskList );
  401f16:	4836      	ldr	r0, [pc, #216]	; (401ff0 <xTaskGenericCreate+0x204>)
  401f18:	47b0      	blx	r6
	pxDelayedTaskList = &xDelayedTaskList1;
  401f1a:	4b36      	ldr	r3, [pc, #216]	; (401ff4 <xTaskGenericCreate+0x208>)
  401f1c:	f8c3 8000 	str.w	r8, [r3]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
  401f20:	4b35      	ldr	r3, [pc, #212]	; (401ff8 <xTaskGenericCreate+0x20c>)
  401f22:	601f      	str	r7, [r3, #0]
			uxTaskNumber++;
  401f24:	4a35      	ldr	r2, [pc, #212]	; (401ffc <xTaskGenericCreate+0x210>)
  401f26:	6813      	ldr	r3, [r2, #0]
  401f28:	3301      	adds	r3, #1
  401f2a:	6013      	str	r3, [r2, #0]
				pxNewTCB->uxTCBNumber = uxTaskNumber;
  401f2c:	6423      	str	r3, [r4, #64]	; 0x40
			prvAddTaskToReadyList( pxNewTCB );
  401f2e:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
  401f30:	4a33      	ldr	r2, [pc, #204]	; (402000 <xTaskGenericCreate+0x214>)
  401f32:	6811      	ldr	r1, [r2, #0]
  401f34:	2301      	movs	r3, #1
  401f36:	4083      	lsls	r3, r0
  401f38:	430b      	orrs	r3, r1
  401f3a:	6013      	str	r3, [r2, #0]
  401f3c:	eb00 0080 	add.w	r0, r0, r0, lsl #2
  401f40:	4649      	mov	r1, r9
  401f42:	4b26      	ldr	r3, [pc, #152]	; (401fdc <xTaskGenericCreate+0x1f0>)
  401f44:	eb03 0080 	add.w	r0, r3, r0, lsl #2
  401f48:	4b2e      	ldr	r3, [pc, #184]	; (402004 <xTaskGenericCreate+0x218>)
  401f4a:	4798      	blx	r3
		taskEXIT_CRITICAL();
  401f4c:	4b2e      	ldr	r3, [pc, #184]	; (402008 <xTaskGenericCreate+0x21c>)
  401f4e:	4798      	blx	r3
		if( xSchedulerRunning != pdFALSE )
  401f50:	4b2e      	ldr	r3, [pc, #184]	; (40200c <xTaskGenericCreate+0x220>)
  401f52:	681b      	ldr	r3, [r3, #0]
  401f54:	2b00      	cmp	r3, #0
  401f56:	d031      	beq.n	401fbc <xTaskGenericCreate+0x1d0>
			if( pxCurrentTCB->uxPriority < uxPriority )
  401f58:	4b1f      	ldr	r3, [pc, #124]	; (401fd8 <xTaskGenericCreate+0x1ec>)
  401f5a:	681b      	ldr	r3, [r3, #0]
  401f5c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  401f5e:	429d      	cmp	r5, r3
  401f60:	d92e      	bls.n	401fc0 <xTaskGenericCreate+0x1d4>
				taskYIELD_IF_USING_PREEMPTION();
  401f62:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  401f66:	4b2a      	ldr	r3, [pc, #168]	; (402010 <xTaskGenericCreate+0x224>)
  401f68:	601a      	str	r2, [r3, #0]
  401f6a:	f3bf 8f4f 	dsb	sy
  401f6e:	f3bf 8f6f 	isb	sy
			xReturn = pdPASS;
  401f72:	2001      	movs	r0, #1
}
  401f74:	b003      	add	sp, #12
  401f76:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
				vPortFree( pxStack );
  401f7a:	4630      	mov	r0, r6
  401f7c:	4b25      	ldr	r3, [pc, #148]	; (402014 <xTaskGenericCreate+0x228>)
  401f7e:	4798      	blx	r3
		xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
  401f80:	f04f 30ff 	mov.w	r0, #4294967295
  401f84:	e7f6      	b.n	401f74 <xTaskGenericCreate+0x188>
  401f86:	463b      	mov	r3, r7
  401f88:	f104 0234 	add.w	r2, r4, #52	; 0x34
  401f8c:	3709      	adds	r7, #9
		pxTCB->pcTaskName[ x ] = pcName[ x ];
  401f8e:	7859      	ldrb	r1, [r3, #1]
  401f90:	f802 1f01 	strb.w	r1, [r2, #1]!
		if( pcName[ x ] == 0x00 )
  401f94:	f813 1f01 	ldrb.w	r1, [r3, #1]!
  401f98:	2900      	cmp	r1, #0
  401f9a:	f43f af70 	beq.w	401e7e <xTaskGenericCreate+0x92>
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
  401f9e:	42bb      	cmp	r3, r7
  401fa0:	d1f5      	bne.n	401f8e <xTaskGenericCreate+0x1a2>
  401fa2:	e76c      	b.n	401e7e <xTaskGenericCreate+0x92>
				if( xSchedulerRunning == pdFALSE )
  401fa4:	4b19      	ldr	r3, [pc, #100]	; (40200c <xTaskGenericCreate+0x220>)
  401fa6:	681b      	ldr	r3, [r3, #0]
  401fa8:	2b00      	cmp	r3, #0
  401faa:	d1bb      	bne.n	401f24 <xTaskGenericCreate+0x138>
					if( pxCurrentTCB->uxPriority <= uxPriority )
  401fac:	4b0a      	ldr	r3, [pc, #40]	; (401fd8 <xTaskGenericCreate+0x1ec>)
  401fae:	681b      	ldr	r3, [r3, #0]
  401fb0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  401fb2:	429d      	cmp	r5, r3
  401fb4:	d3b6      	bcc.n	401f24 <xTaskGenericCreate+0x138>
						pxCurrentTCB = pxNewTCB;
  401fb6:	4b08      	ldr	r3, [pc, #32]	; (401fd8 <xTaskGenericCreate+0x1ec>)
  401fb8:	601c      	str	r4, [r3, #0]
  401fba:	e7b3      	b.n	401f24 <xTaskGenericCreate+0x138>
			xReturn = pdPASS;
  401fbc:	2001      	movs	r0, #1
  401fbe:	e7d9      	b.n	401f74 <xTaskGenericCreate+0x188>
  401fc0:	2001      	movs	r0, #1
	return xReturn;
  401fc2:	e7d7      	b.n	401f74 <xTaskGenericCreate+0x188>
  401fc4:	004014e9 	.word	0x004014e9
  401fc8:	004041d5 	.word	0x004041d5
  401fcc:	00401241 	.word	0x00401241
  401fd0:	0040128d 	.word	0x0040128d
  401fd4:	20400ac8 	.word	0x20400ac8
  401fd8:	20400a58 	.word	0x20400a58
  401fdc:	20400a64 	.word	0x20400a64
  401fe0:	00401141 	.word	0x00401141
  401fe4:	20400af4 	.word	0x20400af4
  401fe8:	20400b10 	.word	0x20400b10
  401fec:	20400b3c 	.word	0x20400b3c
  401ff0:	20400b28 	.word	0x20400b28
  401ff4:	20400a5c 	.word	0x20400a5c
  401ff8:	20400a60 	.word	0x20400a60
  401ffc:	20400ad4 	.word	0x20400ad4
  402000:	20400adc 	.word	0x20400adc
  402004:	0040115d 	.word	0x0040115d
  402008:	004012d9 	.word	0x004012d9
  40200c:	20400b24 	.word	0x20400b24
  402010:	e000ed04 	.word	0xe000ed04
  402014:	00401519 	.word	0x00401519
  402018:	00401157 	.word	0x00401157
  40201c:	20400ae0 	.word	0x20400ae0

00402020 <vTaskStartScheduler>:
{
  402020:	b510      	push	{r4, lr}
  402022:	b084      	sub	sp, #16
		xReturn = xTaskCreate( prvIdleTask, "IDLE", tskIDLE_STACK_SIZE, ( void * ) NULL, ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), NULL );  /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */
  402024:	2300      	movs	r3, #0
  402026:	9303      	str	r3, [sp, #12]
  402028:	9302      	str	r3, [sp, #8]
  40202a:	9301      	str	r3, [sp, #4]
  40202c:	9300      	str	r3, [sp, #0]
  40202e:	2282      	movs	r2, #130	; 0x82
  402030:	4916      	ldr	r1, [pc, #88]	; (40208c <vTaskStartScheduler+0x6c>)
  402032:	4817      	ldr	r0, [pc, #92]	; (402090 <vTaskStartScheduler+0x70>)
  402034:	4c17      	ldr	r4, [pc, #92]	; (402094 <vTaskStartScheduler+0x74>)
  402036:	47a0      	blx	r4
		if( xReturn == pdPASS )
  402038:	2801      	cmp	r0, #1
  40203a:	d00b      	beq.n	402054 <vTaskStartScheduler+0x34>
		configASSERT( xReturn );
  40203c:	bb20      	cbnz	r0, 402088 <vTaskStartScheduler+0x68>
  40203e:	f04f 0380 	mov.w	r3, #128	; 0x80
  402042:	b672      	cpsid	i
  402044:	f383 8811 	msr	BASEPRI, r3
  402048:	f3bf 8f6f 	isb	sy
  40204c:	f3bf 8f4f 	dsb	sy
  402050:	b662      	cpsie	i
  402052:	e7fe      	b.n	402052 <vTaskStartScheduler+0x32>
			xReturn = xTimerCreateTimerTask();
  402054:	4b10      	ldr	r3, [pc, #64]	; (402098 <vTaskStartScheduler+0x78>)
  402056:	4798      	blx	r3
	if( xReturn == pdPASS )
  402058:	2801      	cmp	r0, #1
  40205a:	d1ef      	bne.n	40203c <vTaskStartScheduler+0x1c>
  40205c:	f04f 0380 	mov.w	r3, #128	; 0x80
  402060:	b672      	cpsid	i
  402062:	f383 8811 	msr	BASEPRI, r3
  402066:	f3bf 8f6f 	isb	sy
  40206a:	f3bf 8f4f 	dsb	sy
  40206e:	b662      	cpsie	i
		xNextTaskUnblockTime = portMAX_DELAY;
  402070:	f04f 32ff 	mov.w	r2, #4294967295
  402074:	4b09      	ldr	r3, [pc, #36]	; (40209c <vTaskStartScheduler+0x7c>)
  402076:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
  402078:	2201      	movs	r2, #1
  40207a:	4b09      	ldr	r3, [pc, #36]	; (4020a0 <vTaskStartScheduler+0x80>)
  40207c:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) 0U;
  40207e:	2200      	movs	r2, #0
  402080:	4b08      	ldr	r3, [pc, #32]	; (4020a4 <vTaskStartScheduler+0x84>)
  402082:	601a      	str	r2, [r3, #0]
		if( xPortStartScheduler() != pdFALSE )
  402084:	4b08      	ldr	r3, [pc, #32]	; (4020a8 <vTaskStartScheduler+0x88>)
  402086:	4798      	blx	r3
}
  402088:	b004      	add	sp, #16
  40208a:	bd10      	pop	{r4, pc}
  40208c:	00409300 	.word	0x00409300
  402090:	004023c5 	.word	0x004023c5
  402094:	00401ded 	.word	0x00401ded
  402098:	00402a05 	.word	0x00402a05
  40209c:	20400b08 	.word	0x20400b08
  4020a0:	20400b24 	.word	0x20400b24
  4020a4:	20400b50 	.word	0x20400b50
  4020a8:	004013c1 	.word	0x004013c1

004020ac <vTaskSuspendAll>:
	++uxSchedulerSuspended;
  4020ac:	4a02      	ldr	r2, [pc, #8]	; (4020b8 <vTaskSuspendAll+0xc>)
  4020ae:	6813      	ldr	r3, [r2, #0]
  4020b0:	3301      	adds	r3, #1
  4020b2:	6013      	str	r3, [r2, #0]
  4020b4:	4770      	bx	lr
  4020b6:	bf00      	nop
  4020b8:	20400ad0 	.word	0x20400ad0

004020bc <xTaskGetTickCount>:
		xTicks = xTickCount;
  4020bc:	4b01      	ldr	r3, [pc, #4]	; (4020c4 <xTaskGetTickCount+0x8>)
  4020be:	6818      	ldr	r0, [r3, #0]
}
  4020c0:	4770      	bx	lr
  4020c2:	bf00      	nop
  4020c4:	20400b50 	.word	0x20400b50

004020c8 <xTaskIncrementTick>:
{
  4020c8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
  4020cc:	4b42      	ldr	r3, [pc, #264]	; (4021d8 <xTaskIncrementTick+0x110>)
  4020ce:	681b      	ldr	r3, [r3, #0]
  4020d0:	2b00      	cmp	r3, #0
  4020d2:	d178      	bne.n	4021c6 <xTaskIncrementTick+0xfe>
		++xTickCount;
  4020d4:	4b41      	ldr	r3, [pc, #260]	; (4021dc <xTaskIncrementTick+0x114>)
  4020d6:	681a      	ldr	r2, [r3, #0]
  4020d8:	3201      	adds	r2, #1
  4020da:	601a      	str	r2, [r3, #0]
			const TickType_t xConstTickCount = xTickCount;
  4020dc:	681e      	ldr	r6, [r3, #0]
			if( xConstTickCount == ( TickType_t ) 0U )
  4020de:	b9d6      	cbnz	r6, 402116 <xTaskIncrementTick+0x4e>
				taskSWITCH_DELAYED_LISTS();
  4020e0:	4b3f      	ldr	r3, [pc, #252]	; (4021e0 <xTaskIncrementTick+0x118>)
  4020e2:	681b      	ldr	r3, [r3, #0]
  4020e4:	681b      	ldr	r3, [r3, #0]
  4020e6:	b153      	cbz	r3, 4020fe <xTaskIncrementTick+0x36>
  4020e8:	f04f 0380 	mov.w	r3, #128	; 0x80
  4020ec:	b672      	cpsid	i
  4020ee:	f383 8811 	msr	BASEPRI, r3
  4020f2:	f3bf 8f6f 	isb	sy
  4020f6:	f3bf 8f4f 	dsb	sy
  4020fa:	b662      	cpsie	i
  4020fc:	e7fe      	b.n	4020fc <xTaskIncrementTick+0x34>
  4020fe:	4a38      	ldr	r2, [pc, #224]	; (4021e0 <xTaskIncrementTick+0x118>)
  402100:	6811      	ldr	r1, [r2, #0]
  402102:	4b38      	ldr	r3, [pc, #224]	; (4021e4 <xTaskIncrementTick+0x11c>)
  402104:	6818      	ldr	r0, [r3, #0]
  402106:	6010      	str	r0, [r2, #0]
  402108:	6019      	str	r1, [r3, #0]
  40210a:	4a37      	ldr	r2, [pc, #220]	; (4021e8 <xTaskIncrementTick+0x120>)
  40210c:	6813      	ldr	r3, [r2, #0]
  40210e:	3301      	adds	r3, #1
  402110:	6013      	str	r3, [r2, #0]
  402112:	4b36      	ldr	r3, [pc, #216]	; (4021ec <xTaskIncrementTick+0x124>)
  402114:	4798      	blx	r3
			if( xConstTickCount >= xNextTaskUnblockTime )
  402116:	4b36      	ldr	r3, [pc, #216]	; (4021f0 <xTaskIncrementTick+0x128>)
  402118:	681b      	ldr	r3, [r3, #0]
  40211a:	429e      	cmp	r6, r3
  40211c:	d218      	bcs.n	402150 <xTaskIncrementTick+0x88>
BaseType_t xSwitchRequired = pdFALSE;
  40211e:	2400      	movs	r4, #0
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
  402120:	4b34      	ldr	r3, [pc, #208]	; (4021f4 <xTaskIncrementTick+0x12c>)
  402122:	681b      	ldr	r3, [r3, #0]
  402124:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  402126:	eb03 0383 	add.w	r3, r3, r3, lsl #2
  40212a:	4a33      	ldr	r2, [pc, #204]	; (4021f8 <xTaskIncrementTick+0x130>)
  40212c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
				xSwitchRequired = pdTRUE;
  402130:	2b02      	cmp	r3, #2
  402132:	bf28      	it	cs
  402134:	2401      	movcs	r4, #1
			if( uxPendedTicks == ( UBaseType_t ) 0U )
  402136:	4b31      	ldr	r3, [pc, #196]	; (4021fc <xTaskIncrementTick+0x134>)
  402138:	681b      	ldr	r3, [r3, #0]
  40213a:	b90b      	cbnz	r3, 402140 <xTaskIncrementTick+0x78>
				vApplicationTickHook();
  40213c:	4b30      	ldr	r3, [pc, #192]	; (402200 <xTaskIncrementTick+0x138>)
  40213e:	4798      	blx	r3
		if( xYieldPending != pdFALSE )
  402140:	4b30      	ldr	r3, [pc, #192]	; (402204 <xTaskIncrementTick+0x13c>)
  402142:	681b      	ldr	r3, [r3, #0]
			xSwitchRequired = pdTRUE;
  402144:	2b00      	cmp	r3, #0
}
  402146:	bf0c      	ite	eq
  402148:	4620      	moveq	r0, r4
  40214a:	2001      	movne	r0, #1
  40214c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  402150:	2400      	movs	r4, #0
					if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
  402152:	f8df 908c 	ldr.w	r9, [pc, #140]	; 4021e0 <xTaskIncrementTick+0x118>
						( void ) uxListRemove( &( pxTCB->xGenericListItem ) );
  402156:	f8df 80b8 	ldr.w	r8, [pc, #184]	; 402210 <xTaskIncrementTick+0x148>
						prvAddTaskToReadyList( pxTCB );
  40215a:	4f2b      	ldr	r7, [pc, #172]	; (402208 <xTaskIncrementTick+0x140>)
  40215c:	e01f      	b.n	40219e <xTaskIncrementTick+0xd6>
						xNextTaskUnblockTime = portMAX_DELAY;
  40215e:	f04f 32ff 	mov.w	r2, #4294967295
  402162:	4b23      	ldr	r3, [pc, #140]	; (4021f0 <xTaskIncrementTick+0x128>)
  402164:	601a      	str	r2, [r3, #0]
						break;
  402166:	e7db      	b.n	402120 <xTaskIncrementTick+0x58>
							xNextTaskUnblockTime = xItemValue;
  402168:	4a21      	ldr	r2, [pc, #132]	; (4021f0 <xTaskIncrementTick+0x128>)
  40216a:	6013      	str	r3, [r2, #0]
							break;
  40216c:	e7d8      	b.n	402120 <xTaskIncrementTick+0x58>
							( void ) uxListRemove( &( pxTCB->xEventListItem ) );
  40216e:	f105 0018 	add.w	r0, r5, #24
  402172:	47c0      	blx	r8
						prvAddTaskToReadyList( pxTCB );
  402174:	6ae8      	ldr	r0, [r5, #44]	; 0x2c
  402176:	683a      	ldr	r2, [r7, #0]
  402178:	2301      	movs	r3, #1
  40217a:	4083      	lsls	r3, r0
  40217c:	4313      	orrs	r3, r2
  40217e:	603b      	str	r3, [r7, #0]
  402180:	eb00 0080 	add.w	r0, r0, r0, lsl #2
  402184:	4651      	mov	r1, sl
  402186:	4b1c      	ldr	r3, [pc, #112]	; (4021f8 <xTaskIncrementTick+0x130>)
  402188:	eb03 0080 	add.w	r0, r3, r0, lsl #2
  40218c:	4b1f      	ldr	r3, [pc, #124]	; (40220c <xTaskIncrementTick+0x144>)
  40218e:	4798      	blx	r3
							if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
  402190:	4b18      	ldr	r3, [pc, #96]	; (4021f4 <xTaskIncrementTick+0x12c>)
  402192:	681b      	ldr	r3, [r3, #0]
  402194:	6aea      	ldr	r2, [r5, #44]	; 0x2c
  402196:	6adb      	ldr	r3, [r3, #44]	; 0x2c
								xSwitchRequired = pdTRUE;
  402198:	429a      	cmp	r2, r3
  40219a:	bf28      	it	cs
  40219c:	2401      	movcs	r4, #1
					if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
  40219e:	f8d9 3000 	ldr.w	r3, [r9]
  4021a2:	681b      	ldr	r3, [r3, #0]
  4021a4:	2b00      	cmp	r3, #0
  4021a6:	d0da      	beq.n	40215e <xTaskIncrementTick+0x96>
						pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
  4021a8:	f8d9 3000 	ldr.w	r3, [r9]
  4021ac:	68db      	ldr	r3, [r3, #12]
  4021ae:	68dd      	ldr	r5, [r3, #12]
						xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xGenericListItem ) );
  4021b0:	686b      	ldr	r3, [r5, #4]
						if( xConstTickCount < xItemValue )
  4021b2:	429e      	cmp	r6, r3
  4021b4:	d3d8      	bcc.n	402168 <xTaskIncrementTick+0xa0>
						( void ) uxListRemove( &( pxTCB->xGenericListItem ) );
  4021b6:	f105 0a04 	add.w	sl, r5, #4
  4021ba:	4650      	mov	r0, sl
  4021bc:	47c0      	blx	r8
						if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
  4021be:	6aab      	ldr	r3, [r5, #40]	; 0x28
  4021c0:	2b00      	cmp	r3, #0
  4021c2:	d1d4      	bne.n	40216e <xTaskIncrementTick+0xa6>
  4021c4:	e7d6      	b.n	402174 <xTaskIncrementTick+0xac>
		++uxPendedTicks;
  4021c6:	4a0d      	ldr	r2, [pc, #52]	; (4021fc <xTaskIncrementTick+0x134>)
  4021c8:	6813      	ldr	r3, [r2, #0]
  4021ca:	3301      	adds	r3, #1
  4021cc:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
  4021ce:	4b0c      	ldr	r3, [pc, #48]	; (402200 <xTaskIncrementTick+0x138>)
  4021d0:	4798      	blx	r3
BaseType_t xSwitchRequired = pdFALSE;
  4021d2:	2400      	movs	r4, #0
  4021d4:	e7b4      	b.n	402140 <xTaskIncrementTick+0x78>
  4021d6:	bf00      	nop
  4021d8:	20400ad0 	.word	0x20400ad0
  4021dc:	20400b50 	.word	0x20400b50
  4021e0:	20400a5c 	.word	0x20400a5c
  4021e4:	20400a60 	.word	0x20400a60
  4021e8:	20400b0c 	.word	0x20400b0c
  4021ec:	00401d69 	.word	0x00401d69
  4021f0:	20400b08 	.word	0x20400b08
  4021f4:	20400a58 	.word	0x20400a58
  4021f8:	20400a64 	.word	0x20400a64
  4021fc:	20400acc 	.word	0x20400acc
  402200:	004031fd 	.word	0x004031fd
  402204:	20400b54 	.word	0x20400b54
  402208:	20400adc 	.word	0x20400adc
  40220c:	0040115d 	.word	0x0040115d
  402210:	004011a9 	.word	0x004011a9

00402214 <xTaskResumeAll>:
{
  402214:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	configASSERT( uxSchedulerSuspended );
  402218:	4b38      	ldr	r3, [pc, #224]	; (4022fc <xTaskResumeAll+0xe8>)
  40221a:	681b      	ldr	r3, [r3, #0]
  40221c:	b953      	cbnz	r3, 402234 <xTaskResumeAll+0x20>
  40221e:	f04f 0380 	mov.w	r3, #128	; 0x80
  402222:	b672      	cpsid	i
  402224:	f383 8811 	msr	BASEPRI, r3
  402228:	f3bf 8f6f 	isb	sy
  40222c:	f3bf 8f4f 	dsb	sy
  402230:	b662      	cpsie	i
  402232:	e7fe      	b.n	402232 <xTaskResumeAll+0x1e>
	taskENTER_CRITICAL();
  402234:	4b32      	ldr	r3, [pc, #200]	; (402300 <xTaskResumeAll+0xec>)
  402236:	4798      	blx	r3
		--uxSchedulerSuspended;
  402238:	4b30      	ldr	r3, [pc, #192]	; (4022fc <xTaskResumeAll+0xe8>)
  40223a:	681a      	ldr	r2, [r3, #0]
  40223c:	3a01      	subs	r2, #1
  40223e:	601a      	str	r2, [r3, #0]
		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
  402240:	681b      	ldr	r3, [r3, #0]
  402242:	2b00      	cmp	r3, #0
  402244:	d155      	bne.n	4022f2 <xTaskResumeAll+0xde>
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
  402246:	4b2f      	ldr	r3, [pc, #188]	; (402304 <xTaskResumeAll+0xf0>)
  402248:	681b      	ldr	r3, [r3, #0]
  40224a:	2b00      	cmp	r3, #0
  40224c:	d132      	bne.n	4022b4 <xTaskResumeAll+0xa0>
BaseType_t xAlreadyYielded = pdFALSE;
  40224e:	2400      	movs	r4, #0
	taskEXIT_CRITICAL();
  402250:	4b2d      	ldr	r3, [pc, #180]	; (402308 <xTaskResumeAll+0xf4>)
  402252:	4798      	blx	r3
}
  402254:	4620      	mov	r0, r4
  402256:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
  40225a:	68fb      	ldr	r3, [r7, #12]
  40225c:	68dc      	ldr	r4, [r3, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
  40225e:	f104 0018 	add.w	r0, r4, #24
  402262:	47b0      	blx	r6
					( void ) uxListRemove( &( pxTCB->xGenericListItem ) );
  402264:	f104 0804 	add.w	r8, r4, #4
  402268:	4640      	mov	r0, r8
  40226a:	47b0      	blx	r6
					prvAddTaskToReadyList( pxTCB );
  40226c:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
  40226e:	682a      	ldr	r2, [r5, #0]
  402270:	2301      	movs	r3, #1
  402272:	4083      	lsls	r3, r0
  402274:	4313      	orrs	r3, r2
  402276:	602b      	str	r3, [r5, #0]
  402278:	eb00 0080 	add.w	r0, r0, r0, lsl #2
  40227c:	4641      	mov	r1, r8
  40227e:	eb09 0080 	add.w	r0, r9, r0, lsl #2
  402282:	4b22      	ldr	r3, [pc, #136]	; (40230c <xTaskResumeAll+0xf8>)
  402284:	4798      	blx	r3
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
  402286:	4b22      	ldr	r3, [pc, #136]	; (402310 <xTaskResumeAll+0xfc>)
  402288:	681b      	ldr	r3, [r3, #0]
  40228a:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
  40228c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  40228e:	429a      	cmp	r2, r3
  402290:	d20c      	bcs.n	4022ac <xTaskResumeAll+0x98>
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
  402292:	683b      	ldr	r3, [r7, #0]
  402294:	2b00      	cmp	r3, #0
  402296:	d1e0      	bne.n	40225a <xTaskResumeAll+0x46>
				if( uxPendedTicks > ( UBaseType_t ) 0U )
  402298:	4b1e      	ldr	r3, [pc, #120]	; (402314 <xTaskResumeAll+0x100>)
  40229a:	681b      	ldr	r3, [r3, #0]
  40229c:	b1db      	cbz	r3, 4022d6 <xTaskResumeAll+0xc2>
					while( uxPendedTicks > ( UBaseType_t ) 0U )
  40229e:	4b1d      	ldr	r3, [pc, #116]	; (402314 <xTaskResumeAll+0x100>)
  4022a0:	681b      	ldr	r3, [r3, #0]
  4022a2:	b1c3      	cbz	r3, 4022d6 <xTaskResumeAll+0xc2>
						if( xTaskIncrementTick() != pdFALSE )
  4022a4:	4e1c      	ldr	r6, [pc, #112]	; (402318 <xTaskResumeAll+0x104>)
							xYieldPending = pdTRUE;
  4022a6:	4d1d      	ldr	r5, [pc, #116]	; (40231c <xTaskResumeAll+0x108>)
						--uxPendedTicks;
  4022a8:	4c1a      	ldr	r4, [pc, #104]	; (402314 <xTaskResumeAll+0x100>)
  4022aa:	e00e      	b.n	4022ca <xTaskResumeAll+0xb6>
						xYieldPending = pdTRUE;
  4022ac:	2201      	movs	r2, #1
  4022ae:	4b1b      	ldr	r3, [pc, #108]	; (40231c <xTaskResumeAll+0x108>)
  4022b0:	601a      	str	r2, [r3, #0]
  4022b2:	e7ee      	b.n	402292 <xTaskResumeAll+0x7e>
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
  4022b4:	4f1a      	ldr	r7, [pc, #104]	; (402320 <xTaskResumeAll+0x10c>)
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
  4022b6:	4e1b      	ldr	r6, [pc, #108]	; (402324 <xTaskResumeAll+0x110>)
					prvAddTaskToReadyList( pxTCB );
  4022b8:	4d1b      	ldr	r5, [pc, #108]	; (402328 <xTaskResumeAll+0x114>)
  4022ba:	f8df 9074 	ldr.w	r9, [pc, #116]	; 402330 <xTaskResumeAll+0x11c>
  4022be:	e7e8      	b.n	402292 <xTaskResumeAll+0x7e>
						--uxPendedTicks;
  4022c0:	6823      	ldr	r3, [r4, #0]
  4022c2:	3b01      	subs	r3, #1
  4022c4:	6023      	str	r3, [r4, #0]
					while( uxPendedTicks > ( UBaseType_t ) 0U )
  4022c6:	6823      	ldr	r3, [r4, #0]
  4022c8:	b12b      	cbz	r3, 4022d6 <xTaskResumeAll+0xc2>
						if( xTaskIncrementTick() != pdFALSE )
  4022ca:	47b0      	blx	r6
  4022cc:	2800      	cmp	r0, #0
  4022ce:	d0f7      	beq.n	4022c0 <xTaskResumeAll+0xac>
							xYieldPending = pdTRUE;
  4022d0:	2301      	movs	r3, #1
  4022d2:	602b      	str	r3, [r5, #0]
  4022d4:	e7f4      	b.n	4022c0 <xTaskResumeAll+0xac>
				if( xYieldPending == pdTRUE )
  4022d6:	4b11      	ldr	r3, [pc, #68]	; (40231c <xTaskResumeAll+0x108>)
  4022d8:	681b      	ldr	r3, [r3, #0]
  4022da:	2b01      	cmp	r3, #1
  4022dc:	d10b      	bne.n	4022f6 <xTaskResumeAll+0xe2>
					taskYIELD_IF_USING_PREEMPTION();
  4022de:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  4022e2:	4b12      	ldr	r3, [pc, #72]	; (40232c <xTaskResumeAll+0x118>)
  4022e4:	601a      	str	r2, [r3, #0]
  4022e6:	f3bf 8f4f 	dsb	sy
  4022ea:	f3bf 8f6f 	isb	sy
						xAlreadyYielded = pdTRUE;
  4022ee:	2401      	movs	r4, #1
  4022f0:	e7ae      	b.n	402250 <xTaskResumeAll+0x3c>
BaseType_t xAlreadyYielded = pdFALSE;
  4022f2:	2400      	movs	r4, #0
  4022f4:	e7ac      	b.n	402250 <xTaskResumeAll+0x3c>
  4022f6:	2400      	movs	r4, #0
  4022f8:	e7aa      	b.n	402250 <xTaskResumeAll+0x3c>
  4022fa:	bf00      	nop
  4022fc:	20400ad0 	.word	0x20400ad0
  402300:	0040128d 	.word	0x0040128d
  402304:	20400ac8 	.word	0x20400ac8
  402308:	004012d9 	.word	0x004012d9
  40230c:	0040115d 	.word	0x0040115d
  402310:	20400a58 	.word	0x20400a58
  402314:	20400acc 	.word	0x20400acc
  402318:	004020c9 	.word	0x004020c9
  40231c:	20400b54 	.word	0x20400b54
  402320:	20400b10 	.word	0x20400b10
  402324:	004011a9 	.word	0x004011a9
  402328:	20400adc 	.word	0x20400adc
  40232c:	e000ed04 	.word	0xe000ed04
  402330:	20400a64 	.word	0x20400a64

00402334 <vTaskDelay>:
	{
  402334:	b510      	push	{r4, lr}
		if( xTicksToDelay > ( TickType_t ) 0U )
  402336:	2800      	cmp	r0, #0
  402338:	d029      	beq.n	40238e <vTaskDelay+0x5a>
  40233a:	4604      	mov	r4, r0
			configASSERT( uxSchedulerSuspended == 0 );
  40233c:	4b18      	ldr	r3, [pc, #96]	; (4023a0 <vTaskDelay+0x6c>)
  40233e:	681b      	ldr	r3, [r3, #0]
  402340:	b153      	cbz	r3, 402358 <vTaskDelay+0x24>
  402342:	f04f 0380 	mov.w	r3, #128	; 0x80
  402346:	b672      	cpsid	i
  402348:	f383 8811 	msr	BASEPRI, r3
  40234c:	f3bf 8f6f 	isb	sy
  402350:	f3bf 8f4f 	dsb	sy
  402354:	b662      	cpsie	i
  402356:	e7fe      	b.n	402356 <vTaskDelay+0x22>
			vTaskSuspendAll();
  402358:	4b12      	ldr	r3, [pc, #72]	; (4023a4 <vTaskDelay+0x70>)
  40235a:	4798      	blx	r3
				xTimeToWake = xTickCount + xTicksToDelay;
  40235c:	4b12      	ldr	r3, [pc, #72]	; (4023a8 <vTaskDelay+0x74>)
  40235e:	681b      	ldr	r3, [r3, #0]
  402360:	441c      	add	r4, r3
				if( uxListRemove( &( pxCurrentTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
  402362:	4b12      	ldr	r3, [pc, #72]	; (4023ac <vTaskDelay+0x78>)
  402364:	6818      	ldr	r0, [r3, #0]
  402366:	3004      	adds	r0, #4
  402368:	4b11      	ldr	r3, [pc, #68]	; (4023b0 <vTaskDelay+0x7c>)
  40236a:	4798      	blx	r3
  40236c:	b948      	cbnz	r0, 402382 <vTaskDelay+0x4e>
					portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
  40236e:	4b0f      	ldr	r3, [pc, #60]	; (4023ac <vTaskDelay+0x78>)
  402370:	681a      	ldr	r2, [r3, #0]
  402372:	4910      	ldr	r1, [pc, #64]	; (4023b4 <vTaskDelay+0x80>)
  402374:	680b      	ldr	r3, [r1, #0]
  402376:	6ad0      	ldr	r0, [r2, #44]	; 0x2c
  402378:	2201      	movs	r2, #1
  40237a:	4082      	lsls	r2, r0
  40237c:	ea23 0302 	bic.w	r3, r3, r2
  402380:	600b      	str	r3, [r1, #0]
				prvAddCurrentTaskToDelayedList( xTimeToWake );
  402382:	4620      	mov	r0, r4
  402384:	4b0c      	ldr	r3, [pc, #48]	; (4023b8 <vTaskDelay+0x84>)
  402386:	4798      	blx	r3
			xAlreadyYielded = xTaskResumeAll();
  402388:	4b0c      	ldr	r3, [pc, #48]	; (4023bc <vTaskDelay+0x88>)
  40238a:	4798      	blx	r3
		if( xAlreadyYielded == pdFALSE )
  40238c:	b938      	cbnz	r0, 40239e <vTaskDelay+0x6a>
			portYIELD_WITHIN_API();
  40238e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  402392:	4b0b      	ldr	r3, [pc, #44]	; (4023c0 <vTaskDelay+0x8c>)
  402394:	601a      	str	r2, [r3, #0]
  402396:	f3bf 8f4f 	dsb	sy
  40239a:	f3bf 8f6f 	isb	sy
  40239e:	bd10      	pop	{r4, pc}
  4023a0:	20400ad0 	.word	0x20400ad0
  4023a4:	004020ad 	.word	0x004020ad
  4023a8:	20400b50 	.word	0x20400b50
  4023ac:	20400a58 	.word	0x20400a58
  4023b0:	004011a9 	.word	0x004011a9
  4023b4:	20400adc 	.word	0x20400adc
  4023b8:	00401d95 	.word	0x00401d95
  4023bc:	00402215 	.word	0x00402215
  4023c0:	e000ed04 	.word	0xe000ed04

004023c4 <prvIdleTask>:
{
  4023c4:	b580      	push	{r7, lr}
			vTaskSuspendAll();
  4023c6:	f8df 8088 	ldr.w	r8, [pc, #136]	; 402450 <prvIdleTask+0x8c>
				xListIsEmpty = listLIST_IS_EMPTY( &xTasksWaitingTermination );
  4023ca:	4e19      	ldr	r6, [pc, #100]	; (402430 <prvIdleTask+0x6c>)
				taskYIELD();
  4023cc:	f8df 9084 	ldr.w	r9, [pc, #132]	; 402454 <prvIdleTask+0x90>
  4023d0:	e02a      	b.n	402428 <prvIdleTask+0x64>
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
  4023d2:	4b18      	ldr	r3, [pc, #96]	; (402434 <prvIdleTask+0x70>)
  4023d4:	681b      	ldr	r3, [r3, #0]
  4023d6:	2b01      	cmp	r3, #1
  4023d8:	d81e      	bhi.n	402418 <prvIdleTask+0x54>
		while( uxTasksDeleted > ( UBaseType_t ) 0U )
  4023da:	682b      	ldr	r3, [r5, #0]
  4023dc:	2b00      	cmp	r3, #0
  4023de:	d0f8      	beq.n	4023d2 <prvIdleTask+0xe>
			vTaskSuspendAll();
  4023e0:	47c0      	blx	r8
				xListIsEmpty = listLIST_IS_EMPTY( &xTasksWaitingTermination );
  4023e2:	6834      	ldr	r4, [r6, #0]
			( void ) xTaskResumeAll();
  4023e4:	47b8      	blx	r7
			if( xListIsEmpty == pdFALSE )
  4023e6:	2c00      	cmp	r4, #0
  4023e8:	d0f7      	beq.n	4023da <prvIdleTask+0x16>
				taskENTER_CRITICAL();
  4023ea:	4b13      	ldr	r3, [pc, #76]	; (402438 <prvIdleTask+0x74>)
  4023ec:	4798      	blx	r3
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
  4023ee:	68f3      	ldr	r3, [r6, #12]
  4023f0:	68dc      	ldr	r4, [r3, #12]
					( void ) uxListRemove( &( pxTCB->xGenericListItem ) );
  4023f2:	1d20      	adds	r0, r4, #4
  4023f4:	4b11      	ldr	r3, [pc, #68]	; (40243c <prvIdleTask+0x78>)
  4023f6:	4798      	blx	r3
					--uxCurrentNumberOfTasks;
  4023f8:	4a11      	ldr	r2, [pc, #68]	; (402440 <prvIdleTask+0x7c>)
  4023fa:	6813      	ldr	r3, [r2, #0]
  4023fc:	3b01      	subs	r3, #1
  4023fe:	6013      	str	r3, [r2, #0]
					--uxTasksDeleted;
  402400:	682b      	ldr	r3, [r5, #0]
  402402:	3b01      	subs	r3, #1
  402404:	602b      	str	r3, [r5, #0]
				taskEXIT_CRITICAL();
  402406:	4b0f      	ldr	r3, [pc, #60]	; (402444 <prvIdleTask+0x80>)
  402408:	4798      	blx	r3
			vPortFreeAligned( pxTCB->pxStack );
  40240a:	6b20      	ldr	r0, [r4, #48]	; 0x30
  40240c:	f8df a048 	ldr.w	sl, [pc, #72]	; 402458 <prvIdleTask+0x94>
  402410:	47d0      	blx	sl
		vPortFree( pxTCB );
  402412:	4620      	mov	r0, r4
  402414:	47d0      	blx	sl
  402416:	e7e0      	b.n	4023da <prvIdleTask+0x16>
				taskYIELD();
  402418:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
  40241c:	f8c9 3000 	str.w	r3, [r9]
  402420:	f3bf 8f4f 	dsb	sy
  402424:	f3bf 8f6f 	isb	sy
		while( uxTasksDeleted > ( UBaseType_t ) 0U )
  402428:	4d07      	ldr	r5, [pc, #28]	; (402448 <prvIdleTask+0x84>)
			( void ) xTaskResumeAll();
  40242a:	4f08      	ldr	r7, [pc, #32]	; (40244c <prvIdleTask+0x88>)
  40242c:	e7d5      	b.n	4023da <prvIdleTask+0x16>
  40242e:	bf00      	nop
  402430:	20400b3c 	.word	0x20400b3c
  402434:	20400a64 	.word	0x20400a64
  402438:	0040128d 	.word	0x0040128d
  40243c:	004011a9 	.word	0x004011a9
  402440:	20400ac8 	.word	0x20400ac8
  402444:	004012d9 	.word	0x004012d9
  402448:	20400ad8 	.word	0x20400ad8
  40244c:	00402215 	.word	0x00402215
  402450:	004020ad 	.word	0x004020ad
  402454:	e000ed04 	.word	0xe000ed04
  402458:	00401519 	.word	0x00401519

0040245c <vTaskSwitchContext>:
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
  40245c:	4b2d      	ldr	r3, [pc, #180]	; (402514 <vTaskSwitchContext+0xb8>)
  40245e:	681b      	ldr	r3, [r3, #0]
  402460:	2b00      	cmp	r3, #0
  402462:	d12c      	bne.n	4024be <vTaskSwitchContext+0x62>
{
  402464:	b510      	push	{r4, lr}
		xYieldPending = pdFALSE;
  402466:	2200      	movs	r2, #0
  402468:	4b2b      	ldr	r3, [pc, #172]	; (402518 <vTaskSwitchContext+0xbc>)
  40246a:	601a      	str	r2, [r3, #0]
		taskCHECK_FOR_STACK_OVERFLOW();
  40246c:	4b2b      	ldr	r3, [pc, #172]	; (40251c <vTaskSwitchContext+0xc0>)
  40246e:	681b      	ldr	r3, [r3, #0]
  402470:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  402472:	681a      	ldr	r2, [r3, #0]
  402474:	f1b2 3fa5 	cmp.w	r2, #2779096485	; 0xa5a5a5a5
  402478:	d103      	bne.n	402482 <vTaskSwitchContext+0x26>
  40247a:	685a      	ldr	r2, [r3, #4]
  40247c:	f1b2 3fa5 	cmp.w	r2, #2779096485	; 0xa5a5a5a5
  402480:	d021      	beq.n	4024c6 <vTaskSwitchContext+0x6a>
  402482:	4b26      	ldr	r3, [pc, #152]	; (40251c <vTaskSwitchContext+0xc0>)
  402484:	6818      	ldr	r0, [r3, #0]
  402486:	6819      	ldr	r1, [r3, #0]
  402488:	3134      	adds	r1, #52	; 0x34
  40248a:	4b25      	ldr	r3, [pc, #148]	; (402520 <vTaskSwitchContext+0xc4>)
  40248c:	4798      	blx	r3
		taskSELECT_HIGHEST_PRIORITY_TASK();
  40248e:	4b25      	ldr	r3, [pc, #148]	; (402524 <vTaskSwitchContext+0xc8>)
  402490:	681b      	ldr	r3, [r3, #0]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) );
  402492:	fab3 f383 	clz	r3, r3
  402496:	b2db      	uxtb	r3, r3
  402498:	f1c3 031f 	rsb	r3, r3, #31
  40249c:	eb03 0183 	add.w	r1, r3, r3, lsl #2
  4024a0:	4a21      	ldr	r2, [pc, #132]	; (402528 <vTaskSwitchContext+0xcc>)
  4024a2:	f852 2021 	ldr.w	r2, [r2, r1, lsl #2]
  4024a6:	b9ba      	cbnz	r2, 4024d8 <vTaskSwitchContext+0x7c>
	__asm volatile
  4024a8:	f04f 0380 	mov.w	r3, #128	; 0x80
  4024ac:	b672      	cpsid	i
  4024ae:	f383 8811 	msr	BASEPRI, r3
  4024b2:	f3bf 8f6f 	isb	sy
  4024b6:	f3bf 8f4f 	dsb	sy
  4024ba:	b662      	cpsie	i
  4024bc:	e7fe      	b.n	4024bc <vTaskSwitchContext+0x60>
		xYieldPending = pdTRUE;
  4024be:	2201      	movs	r2, #1
  4024c0:	4b15      	ldr	r3, [pc, #84]	; (402518 <vTaskSwitchContext+0xbc>)
  4024c2:	601a      	str	r2, [r3, #0]
  4024c4:	4770      	bx	lr
		taskCHECK_FOR_STACK_OVERFLOW();
  4024c6:	689a      	ldr	r2, [r3, #8]
  4024c8:	f1b2 3fa5 	cmp.w	r2, #2779096485	; 0xa5a5a5a5
  4024cc:	d1d9      	bne.n	402482 <vTaskSwitchContext+0x26>
  4024ce:	68db      	ldr	r3, [r3, #12]
  4024d0:	f1b3 3fa5 	cmp.w	r3, #2779096485	; 0xa5a5a5a5
  4024d4:	d1d5      	bne.n	402482 <vTaskSwitchContext+0x26>
  4024d6:	e7da      	b.n	40248e <vTaskSwitchContext+0x32>
		taskSELECT_HIGHEST_PRIORITY_TASK();
  4024d8:	4a13      	ldr	r2, [pc, #76]	; (402528 <vTaskSwitchContext+0xcc>)
  4024da:	0099      	lsls	r1, r3, #2
  4024dc:	18c8      	adds	r0, r1, r3
  4024de:	eb02 0080 	add.w	r0, r2, r0, lsl #2
  4024e2:	6844      	ldr	r4, [r0, #4]
  4024e4:	6864      	ldr	r4, [r4, #4]
  4024e6:	6044      	str	r4, [r0, #4]
  4024e8:	4419      	add	r1, r3
  4024ea:	4602      	mov	r2, r0
  4024ec:	3208      	adds	r2, #8
  4024ee:	4294      	cmp	r4, r2
  4024f0:	d009      	beq.n	402506 <vTaskSwitchContext+0xaa>
  4024f2:	eb03 0383 	add.w	r3, r3, r3, lsl #2
  4024f6:	4a0c      	ldr	r2, [pc, #48]	; (402528 <vTaskSwitchContext+0xcc>)
  4024f8:	eb02 0383 	add.w	r3, r2, r3, lsl #2
  4024fc:	685b      	ldr	r3, [r3, #4]
  4024fe:	68da      	ldr	r2, [r3, #12]
  402500:	4b06      	ldr	r3, [pc, #24]	; (40251c <vTaskSwitchContext+0xc0>)
  402502:	601a      	str	r2, [r3, #0]
  402504:	bd10      	pop	{r4, pc}
  402506:	6860      	ldr	r0, [r4, #4]
  402508:	4a07      	ldr	r2, [pc, #28]	; (402528 <vTaskSwitchContext+0xcc>)
  40250a:	eb02 0281 	add.w	r2, r2, r1, lsl #2
  40250e:	6050      	str	r0, [r2, #4]
  402510:	e7ef      	b.n	4024f2 <vTaskSwitchContext+0x96>
  402512:	bf00      	nop
  402514:	20400ad0 	.word	0x20400ad0
  402518:	20400b54 	.word	0x20400b54
  40251c:	20400a58 	.word	0x20400a58
  402520:	004031e5 	.word	0x004031e5
  402524:	20400adc 	.word	0x20400adc
  402528:	20400a64 	.word	0x20400a64

0040252c <vTaskPlaceOnEventList>:
{
  40252c:	b538      	push	{r3, r4, r5, lr}
	configASSERT( pxEventList );
  40252e:	b1e0      	cbz	r0, 40256a <vTaskPlaceOnEventList+0x3e>
  402530:	460c      	mov	r4, r1
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
  402532:	4d17      	ldr	r5, [pc, #92]	; (402590 <vTaskPlaceOnEventList+0x64>)
  402534:	6829      	ldr	r1, [r5, #0]
  402536:	3118      	adds	r1, #24
  402538:	4b16      	ldr	r3, [pc, #88]	; (402594 <vTaskPlaceOnEventList+0x68>)
  40253a:	4798      	blx	r3
	if( uxListRemove( &( pxCurrentTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
  40253c:	6828      	ldr	r0, [r5, #0]
  40253e:	3004      	adds	r0, #4
  402540:	4b15      	ldr	r3, [pc, #84]	; (402598 <vTaskPlaceOnEventList+0x6c>)
  402542:	4798      	blx	r3
  402544:	b940      	cbnz	r0, 402558 <vTaskPlaceOnEventList+0x2c>
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
  402546:	682a      	ldr	r2, [r5, #0]
  402548:	4914      	ldr	r1, [pc, #80]	; (40259c <vTaskPlaceOnEventList+0x70>)
  40254a:	680b      	ldr	r3, [r1, #0]
  40254c:	6ad0      	ldr	r0, [r2, #44]	; 0x2c
  40254e:	2201      	movs	r2, #1
  402550:	4082      	lsls	r2, r0
  402552:	ea23 0302 	bic.w	r3, r3, r2
  402556:	600b      	str	r3, [r1, #0]
		if( xTicksToWait == portMAX_DELAY )
  402558:	f1b4 3fff 	cmp.w	r4, #4294967295
  40255c:	d010      	beq.n	402580 <vTaskPlaceOnEventList+0x54>
			xTimeToWake = xTickCount + xTicksToWait;
  40255e:	4b10      	ldr	r3, [pc, #64]	; (4025a0 <vTaskPlaceOnEventList+0x74>)
  402560:	6818      	ldr	r0, [r3, #0]
			prvAddCurrentTaskToDelayedList( xTimeToWake );
  402562:	4420      	add	r0, r4
  402564:	4b0f      	ldr	r3, [pc, #60]	; (4025a4 <vTaskPlaceOnEventList+0x78>)
  402566:	4798      	blx	r3
  402568:	bd38      	pop	{r3, r4, r5, pc}
  40256a:	f04f 0380 	mov.w	r3, #128	; 0x80
  40256e:	b672      	cpsid	i
  402570:	f383 8811 	msr	BASEPRI, r3
  402574:	f3bf 8f6f 	isb	sy
  402578:	f3bf 8f4f 	dsb	sy
  40257c:	b662      	cpsie	i
  40257e:	e7fe      	b.n	40257e <vTaskPlaceOnEventList+0x52>
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xGenericListItem ) );
  402580:	4b03      	ldr	r3, [pc, #12]	; (402590 <vTaskPlaceOnEventList+0x64>)
  402582:	6819      	ldr	r1, [r3, #0]
  402584:	3104      	adds	r1, #4
  402586:	4808      	ldr	r0, [pc, #32]	; (4025a8 <vTaskPlaceOnEventList+0x7c>)
  402588:	4b08      	ldr	r3, [pc, #32]	; (4025ac <vTaskPlaceOnEventList+0x80>)
  40258a:	4798      	blx	r3
  40258c:	bd38      	pop	{r3, r4, r5, pc}
  40258e:	bf00      	nop
  402590:	20400a58 	.word	0x20400a58
  402594:	00401175 	.word	0x00401175
  402598:	004011a9 	.word	0x004011a9
  40259c:	20400adc 	.word	0x20400adc
  4025a0:	20400b50 	.word	0x20400b50
  4025a4:	00401d95 	.word	0x00401d95
  4025a8:	20400b28 	.word	0x20400b28
  4025ac:	0040115d 	.word	0x0040115d

004025b0 <vTaskPlaceOnEventListRestricted>:
		configASSERT( pxEventList );
  4025b0:	b1e8      	cbz	r0, 4025ee <vTaskPlaceOnEventListRestricted+0x3e>
	{
  4025b2:	b570      	push	{r4, r5, r6, lr}
  4025b4:	4615      	mov	r5, r2
  4025b6:	460c      	mov	r4, r1
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
  4025b8:	4e16      	ldr	r6, [pc, #88]	; (402614 <vTaskPlaceOnEventListRestricted+0x64>)
  4025ba:	6831      	ldr	r1, [r6, #0]
  4025bc:	3118      	adds	r1, #24
  4025be:	4b16      	ldr	r3, [pc, #88]	; (402618 <vTaskPlaceOnEventListRestricted+0x68>)
  4025c0:	4798      	blx	r3
		if( uxListRemove( &( pxCurrentTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
  4025c2:	6830      	ldr	r0, [r6, #0]
  4025c4:	3004      	adds	r0, #4
  4025c6:	4b15      	ldr	r3, [pc, #84]	; (40261c <vTaskPlaceOnEventListRestricted+0x6c>)
  4025c8:	4798      	blx	r3
  4025ca:	b940      	cbnz	r0, 4025de <vTaskPlaceOnEventListRestricted+0x2e>
			portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
  4025cc:	6832      	ldr	r2, [r6, #0]
  4025ce:	4914      	ldr	r1, [pc, #80]	; (402620 <vTaskPlaceOnEventListRestricted+0x70>)
  4025d0:	680b      	ldr	r3, [r1, #0]
  4025d2:	6ad0      	ldr	r0, [r2, #44]	; 0x2c
  4025d4:	2201      	movs	r2, #1
  4025d6:	4082      	lsls	r2, r0
  4025d8:	ea23 0302 	bic.w	r3, r3, r2
  4025dc:	600b      	str	r3, [r1, #0]
			if( xWaitIndefinitely == pdTRUE )
  4025de:	2d01      	cmp	r5, #1
  4025e0:	d010      	beq.n	402604 <vTaskPlaceOnEventListRestricted+0x54>
				xTimeToWake = xTickCount + xTicksToWait;
  4025e2:	4b10      	ldr	r3, [pc, #64]	; (402624 <vTaskPlaceOnEventListRestricted+0x74>)
  4025e4:	6818      	ldr	r0, [r3, #0]
				prvAddCurrentTaskToDelayedList( xTimeToWake );
  4025e6:	4420      	add	r0, r4
  4025e8:	4b0f      	ldr	r3, [pc, #60]	; (402628 <vTaskPlaceOnEventListRestricted+0x78>)
  4025ea:	4798      	blx	r3
  4025ec:	bd70      	pop	{r4, r5, r6, pc}
  4025ee:	f04f 0380 	mov.w	r3, #128	; 0x80
  4025f2:	b672      	cpsid	i
  4025f4:	f383 8811 	msr	BASEPRI, r3
  4025f8:	f3bf 8f6f 	isb	sy
  4025fc:	f3bf 8f4f 	dsb	sy
  402600:	b662      	cpsie	i
  402602:	e7fe      	b.n	402602 <vTaskPlaceOnEventListRestricted+0x52>
				vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xGenericListItem ) );
  402604:	4b03      	ldr	r3, [pc, #12]	; (402614 <vTaskPlaceOnEventListRestricted+0x64>)
  402606:	6819      	ldr	r1, [r3, #0]
  402608:	3104      	adds	r1, #4
  40260a:	4808      	ldr	r0, [pc, #32]	; (40262c <vTaskPlaceOnEventListRestricted+0x7c>)
  40260c:	4b02      	ldr	r3, [pc, #8]	; (402618 <vTaskPlaceOnEventListRestricted+0x68>)
  40260e:	4798      	blx	r3
  402610:	bd70      	pop	{r4, r5, r6, pc}
  402612:	bf00      	nop
  402614:	20400a58 	.word	0x20400a58
  402618:	0040115d 	.word	0x0040115d
  40261c:	004011a9 	.word	0x004011a9
  402620:	20400adc 	.word	0x20400adc
  402624:	20400b50 	.word	0x20400b50
  402628:	00401d95 	.word	0x00401d95
  40262c:	20400b28 	.word	0x20400b28

00402630 <xTaskRemoveFromEventList>:
{
  402630:	b538      	push	{r3, r4, r5, lr}
	pxUnblockedTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
  402632:	68c3      	ldr	r3, [r0, #12]
  402634:	68dc      	ldr	r4, [r3, #12]
	configASSERT( pxUnblockedTCB );
  402636:	b324      	cbz	r4, 402682 <xTaskRemoveFromEventList+0x52>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
  402638:	f104 0518 	add.w	r5, r4, #24
  40263c:	4628      	mov	r0, r5
  40263e:	4b1a      	ldr	r3, [pc, #104]	; (4026a8 <xTaskRemoveFromEventList+0x78>)
  402640:	4798      	blx	r3
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
  402642:	4b1a      	ldr	r3, [pc, #104]	; (4026ac <xTaskRemoveFromEventList+0x7c>)
  402644:	681b      	ldr	r3, [r3, #0]
  402646:	bb3b      	cbnz	r3, 402698 <xTaskRemoveFromEventList+0x68>
		( void ) uxListRemove( &( pxUnblockedTCB->xGenericListItem ) );
  402648:	1d25      	adds	r5, r4, #4
  40264a:	4628      	mov	r0, r5
  40264c:	4b16      	ldr	r3, [pc, #88]	; (4026a8 <xTaskRemoveFromEventList+0x78>)
  40264e:	4798      	blx	r3
		prvAddTaskToReadyList( pxUnblockedTCB );
  402650:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
  402652:	4a17      	ldr	r2, [pc, #92]	; (4026b0 <xTaskRemoveFromEventList+0x80>)
  402654:	6811      	ldr	r1, [r2, #0]
  402656:	2301      	movs	r3, #1
  402658:	4083      	lsls	r3, r0
  40265a:	430b      	orrs	r3, r1
  40265c:	6013      	str	r3, [r2, #0]
  40265e:	eb00 0080 	add.w	r0, r0, r0, lsl #2
  402662:	4629      	mov	r1, r5
  402664:	4b13      	ldr	r3, [pc, #76]	; (4026b4 <xTaskRemoveFromEventList+0x84>)
  402666:	eb03 0080 	add.w	r0, r3, r0, lsl #2
  40266a:	4b13      	ldr	r3, [pc, #76]	; (4026b8 <xTaskRemoveFromEventList+0x88>)
  40266c:	4798      	blx	r3
	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
  40266e:	4b13      	ldr	r3, [pc, #76]	; (4026bc <xTaskRemoveFromEventList+0x8c>)
  402670:	681b      	ldr	r3, [r3, #0]
  402672:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
  402674:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  402676:	429a      	cmp	r2, r3
  402678:	d913      	bls.n	4026a2 <xTaskRemoveFromEventList+0x72>
		xYieldPending = pdTRUE;
  40267a:	2001      	movs	r0, #1
  40267c:	4b10      	ldr	r3, [pc, #64]	; (4026c0 <xTaskRemoveFromEventList+0x90>)
  40267e:	6018      	str	r0, [r3, #0]
  402680:	bd38      	pop	{r3, r4, r5, pc}
  402682:	f04f 0380 	mov.w	r3, #128	; 0x80
  402686:	b672      	cpsid	i
  402688:	f383 8811 	msr	BASEPRI, r3
  40268c:	f3bf 8f6f 	isb	sy
  402690:	f3bf 8f4f 	dsb	sy
  402694:	b662      	cpsie	i
  402696:	e7fe      	b.n	402696 <xTaskRemoveFromEventList+0x66>
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
  402698:	4629      	mov	r1, r5
  40269a:	480a      	ldr	r0, [pc, #40]	; (4026c4 <xTaskRemoveFromEventList+0x94>)
  40269c:	4b06      	ldr	r3, [pc, #24]	; (4026b8 <xTaskRemoveFromEventList+0x88>)
  40269e:	4798      	blx	r3
  4026a0:	e7e5      	b.n	40266e <xTaskRemoveFromEventList+0x3e>
		xReturn = pdFALSE;
  4026a2:	2000      	movs	r0, #0
}
  4026a4:	bd38      	pop	{r3, r4, r5, pc}
  4026a6:	bf00      	nop
  4026a8:	004011a9 	.word	0x004011a9
  4026ac:	20400ad0 	.word	0x20400ad0
  4026b0:	20400adc 	.word	0x20400adc
  4026b4:	20400a64 	.word	0x20400a64
  4026b8:	0040115d 	.word	0x0040115d
  4026bc:	20400a58 	.word	0x20400a58
  4026c0:	20400b54 	.word	0x20400b54
  4026c4:	20400b10 	.word	0x20400b10

004026c8 <vTaskSetTimeOutState>:
	configASSERT( pxTimeOut );
  4026c8:	b130      	cbz	r0, 4026d8 <vTaskSetTimeOutState+0x10>
	pxTimeOut->xOverflowCount = xNumOfOverflows;
  4026ca:	4a09      	ldr	r2, [pc, #36]	; (4026f0 <vTaskSetTimeOutState+0x28>)
  4026cc:	6812      	ldr	r2, [r2, #0]
  4026ce:	6002      	str	r2, [r0, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
  4026d0:	4a08      	ldr	r2, [pc, #32]	; (4026f4 <vTaskSetTimeOutState+0x2c>)
  4026d2:	6812      	ldr	r2, [r2, #0]
  4026d4:	6042      	str	r2, [r0, #4]
  4026d6:	4770      	bx	lr
  4026d8:	f04f 0380 	mov.w	r3, #128	; 0x80
  4026dc:	b672      	cpsid	i
  4026de:	f383 8811 	msr	BASEPRI, r3
  4026e2:	f3bf 8f6f 	isb	sy
  4026e6:	f3bf 8f4f 	dsb	sy
  4026ea:	b662      	cpsie	i
  4026ec:	e7fe      	b.n	4026ec <vTaskSetTimeOutState+0x24>
  4026ee:	bf00      	nop
  4026f0:	20400b0c 	.word	0x20400b0c
  4026f4:	20400b50 	.word	0x20400b50

004026f8 <xTaskCheckForTimeOut>:
{
  4026f8:	b538      	push	{r3, r4, r5, lr}
	configASSERT( pxTimeOut );
  4026fa:	b1c0      	cbz	r0, 40272e <xTaskCheckForTimeOut+0x36>
  4026fc:	4604      	mov	r4, r0
	configASSERT( pxTicksToWait );
  4026fe:	b309      	cbz	r1, 402744 <xTaskCheckForTimeOut+0x4c>
  402700:	460d      	mov	r5, r1
	taskENTER_CRITICAL();
  402702:	4b1d      	ldr	r3, [pc, #116]	; (402778 <xTaskCheckForTimeOut+0x80>)
  402704:	4798      	blx	r3
		const TickType_t xConstTickCount = xTickCount;
  402706:	4b1d      	ldr	r3, [pc, #116]	; (40277c <xTaskCheckForTimeOut+0x84>)
  402708:	681a      	ldr	r2, [r3, #0]
			if( *pxTicksToWait == portMAX_DELAY )
  40270a:	682b      	ldr	r3, [r5, #0]
  40270c:	f1b3 3fff 	cmp.w	r3, #4294967295
  402710:	d02e      	beq.n	402770 <xTaskCheckForTimeOut+0x78>
		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
  402712:	491b      	ldr	r1, [pc, #108]	; (402780 <xTaskCheckForTimeOut+0x88>)
  402714:	6809      	ldr	r1, [r1, #0]
  402716:	6820      	ldr	r0, [r4, #0]
  402718:	4288      	cmp	r0, r1
  40271a:	d002      	beq.n	402722 <xTaskCheckForTimeOut+0x2a>
  40271c:	6861      	ldr	r1, [r4, #4]
  40271e:	428a      	cmp	r2, r1
  402720:	d228      	bcs.n	402774 <xTaskCheckForTimeOut+0x7c>
		else if( ( xConstTickCount - pxTimeOut->xTimeOnEntering ) < *pxTicksToWait )
  402722:	6861      	ldr	r1, [r4, #4]
  402724:	1a50      	subs	r0, r2, r1
  402726:	4283      	cmp	r3, r0
  402728:	d817      	bhi.n	40275a <xTaskCheckForTimeOut+0x62>
			xReturn = pdTRUE;
  40272a:	2401      	movs	r4, #1
  40272c:	e01c      	b.n	402768 <xTaskCheckForTimeOut+0x70>
  40272e:	f04f 0380 	mov.w	r3, #128	; 0x80
  402732:	b672      	cpsid	i
  402734:	f383 8811 	msr	BASEPRI, r3
  402738:	f3bf 8f6f 	isb	sy
  40273c:	f3bf 8f4f 	dsb	sy
  402740:	b662      	cpsie	i
  402742:	e7fe      	b.n	402742 <xTaskCheckForTimeOut+0x4a>
  402744:	f04f 0380 	mov.w	r3, #128	; 0x80
  402748:	b672      	cpsid	i
  40274a:	f383 8811 	msr	BASEPRI, r3
  40274e:	f3bf 8f6f 	isb	sy
  402752:	f3bf 8f4f 	dsb	sy
  402756:	b662      	cpsie	i
  402758:	e7fe      	b.n	402758 <xTaskCheckForTimeOut+0x60>
			*pxTicksToWait -= ( xConstTickCount -  pxTimeOut->xTimeOnEntering );
  40275a:	1a9b      	subs	r3, r3, r2
  40275c:	440b      	add	r3, r1
  40275e:	602b      	str	r3, [r5, #0]
			vTaskSetTimeOutState( pxTimeOut );
  402760:	4620      	mov	r0, r4
  402762:	4b08      	ldr	r3, [pc, #32]	; (402784 <xTaskCheckForTimeOut+0x8c>)
  402764:	4798      	blx	r3
			xReturn = pdFALSE;
  402766:	2400      	movs	r4, #0
	taskEXIT_CRITICAL();
  402768:	4b07      	ldr	r3, [pc, #28]	; (402788 <xTaskCheckForTimeOut+0x90>)
  40276a:	4798      	blx	r3
}
  40276c:	4620      	mov	r0, r4
  40276e:	bd38      	pop	{r3, r4, r5, pc}
				xReturn = pdFALSE;
  402770:	2400      	movs	r4, #0
  402772:	e7f9      	b.n	402768 <xTaskCheckForTimeOut+0x70>
			xReturn = pdTRUE;
  402774:	2401      	movs	r4, #1
  402776:	e7f7      	b.n	402768 <xTaskCheckForTimeOut+0x70>
  402778:	0040128d 	.word	0x0040128d
  40277c:	20400b50 	.word	0x20400b50
  402780:	20400b0c 	.word	0x20400b0c
  402784:	004026c9 	.word	0x004026c9
  402788:	004012d9 	.word	0x004012d9

0040278c <vTaskMissedYield>:
	xYieldPending = pdTRUE;
  40278c:	2201      	movs	r2, #1
  40278e:	4b01      	ldr	r3, [pc, #4]	; (402794 <vTaskMissedYield+0x8>)
  402790:	601a      	str	r2, [r3, #0]
  402792:	4770      	bx	lr
  402794:	20400b54 	.word	0x20400b54

00402798 <xTaskGetSchedulerState>:

	BaseType_t xTaskGetSchedulerState( void )
	{
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
  402798:	4b05      	ldr	r3, [pc, #20]	; (4027b0 <xTaskGetSchedulerState+0x18>)
  40279a:	681b      	ldr	r3, [r3, #0]
  40279c:	b133      	cbz	r3, 4027ac <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
  40279e:	4b05      	ldr	r3, [pc, #20]	; (4027b4 <xTaskGetSchedulerState+0x1c>)
  4027a0:	681b      	ldr	r3, [r3, #0]
			{
				xReturn = taskSCHEDULER_RUNNING;
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
  4027a2:	2b00      	cmp	r3, #0
  4027a4:	bf0c      	ite	eq
  4027a6:	2002      	moveq	r0, #2
  4027a8:	2000      	movne	r0, #0
  4027aa:	4770      	bx	lr
			xReturn = taskSCHEDULER_NOT_STARTED;
  4027ac:	2001      	movs	r0, #1
			}
		}

		return xReturn;
	}
  4027ae:	4770      	bx	lr
  4027b0:	20400b24 	.word	0x20400b24
  4027b4:	20400ad0 	.word	0x20400ad0

004027b8 <vTaskPriorityInherit>:
	{
	TCB_t * const pxTCB = ( TCB_t * ) pxMutexHolder;

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL. */
		if( pxMutexHolder != NULL )
  4027b8:	2800      	cmp	r0, #0
  4027ba:	d044      	beq.n	402846 <vTaskPriorityInherit+0x8e>
	{
  4027bc:	b538      	push	{r3, r4, r5, lr}
  4027be:	4604      	mov	r4, r0
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxTCB->uxPriority < pxCurrentTCB->uxPriority )
  4027c0:	6ac2      	ldr	r2, [r0, #44]	; 0x2c
  4027c2:	4921      	ldr	r1, [pc, #132]	; (402848 <vTaskPriorityInherit+0x90>)
  4027c4:	6809      	ldr	r1, [r1, #0]
  4027c6:	6ac9      	ldr	r1, [r1, #44]	; 0x2c
  4027c8:	428a      	cmp	r2, r1
  4027ca:	d214      	bcs.n	4027f6 <vTaskPriorityInherit+0x3e>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not	being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
  4027cc:	6981      	ldr	r1, [r0, #24]
  4027ce:	2900      	cmp	r1, #0
  4027d0:	db05      	blt.n	4027de <vTaskPriorityInherit+0x26>
				{
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
  4027d2:	491d      	ldr	r1, [pc, #116]	; (402848 <vTaskPriorityInherit+0x90>)
  4027d4:	6809      	ldr	r1, [r1, #0]
  4027d6:	6ac9      	ldr	r1, [r1, #44]	; 0x2c
  4027d8:	f1c1 0105 	rsb	r1, r1, #5
  4027dc:	6181      	str	r1, [r0, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxTCB->uxPriority ] ), &( pxTCB->xGenericListItem ) ) != pdFALSE )
  4027de:	eb02 0282 	add.w	r2, r2, r2, lsl #2
  4027e2:	491a      	ldr	r1, [pc, #104]	; (40284c <vTaskPriorityInherit+0x94>)
  4027e4:	eb01 0282 	add.w	r2, r1, r2, lsl #2
  4027e8:	6961      	ldr	r1, [r4, #20]
  4027ea:	4291      	cmp	r1, r2
  4027ec:	d004      	beq.n	4027f8 <vTaskPriorityInherit+0x40>
					prvAddTaskToReadyList( pxTCB );
				}
				else
				{
					/* Just inherit the priority. */
					pxTCB->uxPriority = pxCurrentTCB->uxPriority;
  4027ee:	4a16      	ldr	r2, [pc, #88]	; (402848 <vTaskPriorityInherit+0x90>)
  4027f0:	6812      	ldr	r2, [r2, #0]
  4027f2:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
  4027f4:	62e2      	str	r2, [r4, #44]	; 0x2c
  4027f6:	bd38      	pop	{r3, r4, r5, pc}
					if( uxListRemove( &( pxTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
  4027f8:	1d25      	adds	r5, r4, #4
  4027fa:	4628      	mov	r0, r5
  4027fc:	4b14      	ldr	r3, [pc, #80]	; (402850 <vTaskPriorityInherit+0x98>)
  4027fe:	4798      	blx	r3
  402800:	b970      	cbnz	r0, 402820 <vTaskPriorityInherit+0x68>
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
  402802:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
  402804:	eb03 0183 	add.w	r1, r3, r3, lsl #2
  402808:	4a10      	ldr	r2, [pc, #64]	; (40284c <vTaskPriorityInherit+0x94>)
  40280a:	f852 2021 	ldr.w	r2, [r2, r1, lsl #2]
  40280e:	b93a      	cbnz	r2, 402820 <vTaskPriorityInherit+0x68>
  402810:	4810      	ldr	r0, [pc, #64]	; (402854 <vTaskPriorityInherit+0x9c>)
  402812:	6802      	ldr	r2, [r0, #0]
  402814:	2101      	movs	r1, #1
  402816:	fa01 f303 	lsl.w	r3, r1, r3
  40281a:	ea22 0303 	bic.w	r3, r2, r3
  40281e:	6003      	str	r3, [r0, #0]
					pxTCB->uxPriority = pxCurrentTCB->uxPriority;
  402820:	4b09      	ldr	r3, [pc, #36]	; (402848 <vTaskPriorityInherit+0x90>)
  402822:	681b      	ldr	r3, [r3, #0]
  402824:	6ad8      	ldr	r0, [r3, #44]	; 0x2c
  402826:	62e0      	str	r0, [r4, #44]	; 0x2c
					prvAddTaskToReadyList( pxTCB );
  402828:	4a0a      	ldr	r2, [pc, #40]	; (402854 <vTaskPriorityInherit+0x9c>)
  40282a:	6811      	ldr	r1, [r2, #0]
  40282c:	2301      	movs	r3, #1
  40282e:	4083      	lsls	r3, r0
  402830:	430b      	orrs	r3, r1
  402832:	6013      	str	r3, [r2, #0]
  402834:	eb00 0080 	add.w	r0, r0, r0, lsl #2
  402838:	4629      	mov	r1, r5
  40283a:	4b04      	ldr	r3, [pc, #16]	; (40284c <vTaskPriorityInherit+0x94>)
  40283c:	eb03 0080 	add.w	r0, r3, r0, lsl #2
  402840:	4b05      	ldr	r3, [pc, #20]	; (402858 <vTaskPriorityInherit+0xa0>)
  402842:	4798      	blx	r3
  402844:	bd38      	pop	{r3, r4, r5, pc}
  402846:	4770      	bx	lr
  402848:	20400a58 	.word	0x20400a58
  40284c:	20400a64 	.word	0x20400a64
  402850:	004011a9 	.word	0x004011a9
  402854:	20400adc 	.word	0x20400adc
  402858:	0040115d 	.word	0x0040115d

0040285c <xTaskPriorityDisinherit>:
	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
	TCB_t * const pxTCB = ( TCB_t * ) pxMutexHolder;
	BaseType_t xReturn = pdFALSE;

		if( pxMutexHolder != NULL )
  40285c:	2800      	cmp	r0, #0
  40285e:	d04d      	beq.n	4028fc <xTaskPriorityDisinherit+0xa0>
	{
  402860:	b538      	push	{r3, r4, r5, lr}
  402862:	4604      	mov	r4, r0
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
  402864:	4a27      	ldr	r2, [pc, #156]	; (402904 <xTaskPriorityDisinherit+0xa8>)
  402866:	6812      	ldr	r2, [r2, #0]
  402868:	4290      	cmp	r0, r2
  40286a:	d00a      	beq.n	402882 <xTaskPriorityDisinherit+0x26>
  40286c:	f04f 0380 	mov.w	r3, #128	; 0x80
  402870:	b672      	cpsid	i
  402872:	f383 8811 	msr	BASEPRI, r3
  402876:	f3bf 8f6f 	isb	sy
  40287a:	f3bf 8f4f 	dsb	sy
  40287e:	b662      	cpsie	i
  402880:	e7fe      	b.n	402880 <xTaskPriorityDisinherit+0x24>

			configASSERT( pxTCB->uxMutexesHeld );
  402882:	6cc2      	ldr	r2, [r0, #76]	; 0x4c
  402884:	b952      	cbnz	r2, 40289c <xTaskPriorityDisinherit+0x40>
  402886:	f04f 0380 	mov.w	r3, #128	; 0x80
  40288a:	b672      	cpsid	i
  40288c:	f383 8811 	msr	BASEPRI, r3
  402890:	f3bf 8f6f 	isb	sy
  402894:	f3bf 8f4f 	dsb	sy
  402898:	b662      	cpsie	i
  40289a:	e7fe      	b.n	40289a <xTaskPriorityDisinherit+0x3e>
			( pxTCB->uxMutexesHeld )--;
  40289c:	3a01      	subs	r2, #1
  40289e:	64c2      	str	r2, [r0, #76]	; 0x4c

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
  4028a0:	6ac0      	ldr	r0, [r0, #44]	; 0x2c
  4028a2:	6ca1      	ldr	r1, [r4, #72]	; 0x48
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
  4028a4:	4288      	cmp	r0, r1
  4028a6:	d02b      	beq.n	402900 <xTaskPriorityDisinherit+0xa4>
  4028a8:	bb52      	cbnz	r2, 402900 <xTaskPriorityDisinherit+0xa4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding	task then it must be the running state task.  Remove
					the	holding task from the ready	list. */
					if( uxListRemove( &( pxTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
  4028aa:	1d25      	adds	r5, r4, #4
  4028ac:	4628      	mov	r0, r5
  4028ae:	4b16      	ldr	r3, [pc, #88]	; (402908 <xTaskPriorityDisinherit+0xac>)
  4028b0:	4798      	blx	r3
  4028b2:	b968      	cbnz	r0, 4028d0 <xTaskPriorityDisinherit+0x74>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
  4028b4:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
  4028b6:	eb01 0281 	add.w	r2, r1, r1, lsl #2
  4028ba:	4b14      	ldr	r3, [pc, #80]	; (40290c <xTaskPriorityDisinherit+0xb0>)
  4028bc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
  4028c0:	b933      	cbnz	r3, 4028d0 <xTaskPriorityDisinherit+0x74>
  4028c2:	4813      	ldr	r0, [pc, #76]	; (402910 <xTaskPriorityDisinherit+0xb4>)
  4028c4:	6803      	ldr	r3, [r0, #0]
  4028c6:	2201      	movs	r2, #1
  4028c8:	408a      	lsls	r2, r1
  4028ca:	ea23 0302 	bic.w	r3, r3, r2
  4028ce:	6003      	str	r3, [r0, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
  4028d0:	6ca0      	ldr	r0, [r4, #72]	; 0x48
  4028d2:	62e0      	str	r0, [r4, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
  4028d4:	f1c0 0305 	rsb	r3, r0, #5
  4028d8:	61a3      	str	r3, [r4, #24]
					prvAddTaskToReadyList( pxTCB );
  4028da:	4a0d      	ldr	r2, [pc, #52]	; (402910 <xTaskPriorityDisinherit+0xb4>)
  4028dc:	6811      	ldr	r1, [r2, #0]
  4028de:	2401      	movs	r4, #1
  4028e0:	fa04 f300 	lsl.w	r3, r4, r0
  4028e4:	430b      	orrs	r3, r1
  4028e6:	6013      	str	r3, [r2, #0]
  4028e8:	eb00 0080 	add.w	r0, r0, r0, lsl #2
  4028ec:	4629      	mov	r1, r5
  4028ee:	4b07      	ldr	r3, [pc, #28]	; (40290c <xTaskPriorityDisinherit+0xb0>)
  4028f0:	eb03 0080 	add.w	r0, r3, r0, lsl #2
  4028f4:	4b07      	ldr	r3, [pc, #28]	; (402914 <xTaskPriorityDisinherit+0xb8>)
  4028f6:	4798      	blx	r3
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
  4028f8:	4620      	mov	r0, r4
  4028fa:	bd38      	pop	{r3, r4, r5, pc}
	BaseType_t xReturn = pdFALSE;
  4028fc:	2000      	movs	r0, #0
  4028fe:	4770      	bx	lr
  402900:	2000      	movs	r0, #0
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
	}
  402902:	bd38      	pop	{r3, r4, r5, pc}
  402904:	20400a58 	.word	0x20400a58
  402908:	004011a9 	.word	0x004011a9
  40290c:	20400a64 	.word	0x20400a64
  402910:	20400adc 	.word	0x20400adc
  402914:	0040115d 	.word	0x0040115d

00402918 <pvTaskIncrementMutexHeldCount>:

	void *pvTaskIncrementMutexHeldCount( void )
	{
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
  402918:	4b05      	ldr	r3, [pc, #20]	; (402930 <pvTaskIncrementMutexHeldCount+0x18>)
  40291a:	681b      	ldr	r3, [r3, #0]
  40291c:	b123      	cbz	r3, 402928 <pvTaskIncrementMutexHeldCount+0x10>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
  40291e:	4b04      	ldr	r3, [pc, #16]	; (402930 <pvTaskIncrementMutexHeldCount+0x18>)
  402920:	681a      	ldr	r2, [r3, #0]
  402922:	6cd3      	ldr	r3, [r2, #76]	; 0x4c
  402924:	3301      	adds	r3, #1
  402926:	64d3      	str	r3, [r2, #76]	; 0x4c
		}

		return pxCurrentTCB;
  402928:	4b01      	ldr	r3, [pc, #4]	; (402930 <pvTaskIncrementMutexHeldCount+0x18>)
  40292a:	6818      	ldr	r0, [r3, #0]
	}
  40292c:	4770      	bx	lr
  40292e:	bf00      	nop
  402930:	20400a58 	.word	0x20400a58

00402934 <prvInsertTimerInActiveList>:
	return xTimeNow;
}
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
  402934:	b508      	push	{r3, lr}
BaseType_t xProcessTimerNow = pdFALSE;

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
  402936:	6041      	str	r1, [r0, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
  402938:	6100      	str	r0, [r0, #16]

	if( xNextExpiryTime <= xTimeNow )
  40293a:	4291      	cmp	r1, r2
  40293c:	d80c      	bhi.n	402958 <prvInsertTimerInActiveList+0x24>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( xTimeNow - xCommandTime ) >= pxTimer->xTimerPeriodInTicks )
  40293e:	1ad2      	subs	r2, r2, r3
  402940:	6983      	ldr	r3, [r0, #24]
  402942:	429a      	cmp	r2, r3
  402944:	d301      	bcc.n	40294a <prvInsertTimerInActiveList+0x16>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
  402946:	2001      	movs	r0, #1
  402948:	bd08      	pop	{r3, pc}
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
  40294a:	1d01      	adds	r1, r0, #4
  40294c:	4b09      	ldr	r3, [pc, #36]	; (402974 <prvInsertTimerInActiveList+0x40>)
  40294e:	6818      	ldr	r0, [r3, #0]
  402950:	4b09      	ldr	r3, [pc, #36]	; (402978 <prvInsertTimerInActiveList+0x44>)
  402952:	4798      	blx	r3
BaseType_t xProcessTimerNow = pdFALSE;
  402954:	2000      	movs	r0, #0
  402956:	bd08      	pop	{r3, pc}
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
  402958:	429a      	cmp	r2, r3
  40295a:	d203      	bcs.n	402964 <prvInsertTimerInActiveList+0x30>
  40295c:	4299      	cmp	r1, r3
  40295e:	d301      	bcc.n	402964 <prvInsertTimerInActiveList+0x30>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
  402960:	2001      	movs	r0, #1
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
		}
	}

	return xProcessTimerNow;
}
  402962:	bd08      	pop	{r3, pc}
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
  402964:	1d01      	adds	r1, r0, #4
  402966:	4b05      	ldr	r3, [pc, #20]	; (40297c <prvInsertTimerInActiveList+0x48>)
  402968:	6818      	ldr	r0, [r3, #0]
  40296a:	4b03      	ldr	r3, [pc, #12]	; (402978 <prvInsertTimerInActiveList+0x44>)
  40296c:	4798      	blx	r3
BaseType_t xProcessTimerNow = pdFALSE;
  40296e:	2000      	movs	r0, #0
  402970:	bd08      	pop	{r3, pc}
  402972:	bf00      	nop
  402974:	20400b5c 	.word	0x20400b5c
  402978:	00401175 	.word	0x00401175
  40297c:	20400b58 	.word	0x20400b58

00402980 <prvCheckForValidListAndQueue>:
	pxOverflowTimerList = pxTemp;
}
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
  402980:	b570      	push	{r4, r5, r6, lr}
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
  402982:	4b15      	ldr	r3, [pc, #84]	; (4029d8 <prvCheckForValidListAndQueue+0x58>)
  402984:	4798      	blx	r3
	{
		if( xTimerQueue == NULL )
  402986:	4b15      	ldr	r3, [pc, #84]	; (4029dc <prvCheckForValidListAndQueue+0x5c>)
  402988:	681b      	ldr	r3, [r3, #0]
  40298a:	b113      	cbz	r3, 402992 <prvCheckForValidListAndQueue+0x12>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
  40298c:	4b14      	ldr	r3, [pc, #80]	; (4029e0 <prvCheckForValidListAndQueue+0x60>)
  40298e:	4798      	blx	r3
  402990:	bd70      	pop	{r4, r5, r6, pc}
			vListInitialise( &xActiveTimerList1 );
  402992:	4d14      	ldr	r5, [pc, #80]	; (4029e4 <prvCheckForValidListAndQueue+0x64>)
  402994:	4628      	mov	r0, r5
  402996:	4e14      	ldr	r6, [pc, #80]	; (4029e8 <prvCheckForValidListAndQueue+0x68>)
  402998:	47b0      	blx	r6
			vListInitialise( &xActiveTimerList2 );
  40299a:	4c14      	ldr	r4, [pc, #80]	; (4029ec <prvCheckForValidListAndQueue+0x6c>)
  40299c:	4620      	mov	r0, r4
  40299e:	47b0      	blx	r6
			pxCurrentTimerList = &xActiveTimerList1;
  4029a0:	4b13      	ldr	r3, [pc, #76]	; (4029f0 <prvCheckForValidListAndQueue+0x70>)
  4029a2:	601d      	str	r5, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
  4029a4:	4b13      	ldr	r3, [pc, #76]	; (4029f4 <prvCheckForValidListAndQueue+0x74>)
  4029a6:	601c      	str	r4, [r3, #0]
			xTimerQueue = xQueueCreate( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, sizeof( DaemonTaskMessage_t ) );
  4029a8:	2200      	movs	r2, #0
  4029aa:	2110      	movs	r1, #16
  4029ac:	2005      	movs	r0, #5
  4029ae:	4b12      	ldr	r3, [pc, #72]	; (4029f8 <prvCheckForValidListAndQueue+0x78>)
  4029b0:	4798      	blx	r3
  4029b2:	4b0a      	ldr	r3, [pc, #40]	; (4029dc <prvCheckForValidListAndQueue+0x5c>)
  4029b4:	6018      	str	r0, [r3, #0]
			configASSERT( xTimerQueue );
  4029b6:	b118      	cbz	r0, 4029c0 <prvCheckForValidListAndQueue+0x40>
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
  4029b8:	4910      	ldr	r1, [pc, #64]	; (4029fc <prvCheckForValidListAndQueue+0x7c>)
  4029ba:	4b11      	ldr	r3, [pc, #68]	; (402a00 <prvCheckForValidListAndQueue+0x80>)
  4029bc:	4798      	blx	r3
  4029be:	e7e5      	b.n	40298c <prvCheckForValidListAndQueue+0xc>
  4029c0:	f04f 0380 	mov.w	r3, #128	; 0x80
  4029c4:	b672      	cpsid	i
  4029c6:	f383 8811 	msr	BASEPRI, r3
  4029ca:	f3bf 8f6f 	isb	sy
  4029ce:	f3bf 8f4f 	dsb	sy
  4029d2:	b662      	cpsie	i
  4029d4:	e7fe      	b.n	4029d4 <prvCheckForValidListAndQueue+0x54>
  4029d6:	bf00      	nop
  4029d8:	0040128d 	.word	0x0040128d
  4029dc:	20400b8c 	.word	0x20400b8c
  4029e0:	004012d9 	.word	0x004012d9
  4029e4:	20400b60 	.word	0x20400b60
  4029e8:	00401141 	.word	0x00401141
  4029ec:	20400b74 	.word	0x20400b74
  4029f0:	20400b58 	.word	0x20400b58
  4029f4:	20400b5c 	.word	0x20400b5c
  4029f8:	004017ad 	.word	0x004017ad
  4029fc:	00409308 	.word	0x00409308
  402a00:	00401cdd 	.word	0x00401cdd

00402a04 <xTimerCreateTimerTask>:
{
  402a04:	b510      	push	{r4, lr}
  402a06:	b084      	sub	sp, #16
	prvCheckForValidListAndQueue();
  402a08:	4b0f      	ldr	r3, [pc, #60]	; (402a48 <xTimerCreateTimerTask+0x44>)
  402a0a:	4798      	blx	r3
	if( xTimerQueue != NULL )
  402a0c:	4b0f      	ldr	r3, [pc, #60]	; (402a4c <xTimerCreateTimerTask+0x48>)
  402a0e:	681b      	ldr	r3, [r3, #0]
  402a10:	b173      	cbz	r3, 402a30 <xTimerCreateTimerTask+0x2c>
			xReturn = xTaskCreate( prvTimerTask, "Tmr Svc", ( uint16_t ) configTIMER_TASK_STACK_DEPTH, NULL, ( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT, NULL);
  402a12:	2300      	movs	r3, #0
  402a14:	9303      	str	r3, [sp, #12]
  402a16:	9302      	str	r3, [sp, #8]
  402a18:	9301      	str	r3, [sp, #4]
  402a1a:	2204      	movs	r2, #4
  402a1c:	9200      	str	r2, [sp, #0]
  402a1e:	f44f 7282 	mov.w	r2, #260	; 0x104
  402a22:	490b      	ldr	r1, [pc, #44]	; (402a50 <xTimerCreateTimerTask+0x4c>)
  402a24:	480b      	ldr	r0, [pc, #44]	; (402a54 <xTimerCreateTimerTask+0x50>)
  402a26:	4c0c      	ldr	r4, [pc, #48]	; (402a58 <xTimerCreateTimerTask+0x54>)
  402a28:	47a0      	blx	r4
	configASSERT( xReturn );
  402a2a:	b108      	cbz	r0, 402a30 <xTimerCreateTimerTask+0x2c>
}
  402a2c:	b004      	add	sp, #16
  402a2e:	bd10      	pop	{r4, pc}
  402a30:	f04f 0380 	mov.w	r3, #128	; 0x80
  402a34:	b672      	cpsid	i
  402a36:	f383 8811 	msr	BASEPRI, r3
  402a3a:	f3bf 8f6f 	isb	sy
  402a3e:	f3bf 8f4f 	dsb	sy
  402a42:	b662      	cpsie	i
  402a44:	e7fe      	b.n	402a44 <xTimerCreateTimerTask+0x40>
  402a46:	bf00      	nop
  402a48:	00402981 	.word	0x00402981
  402a4c:	20400b8c 	.word	0x20400b8c
  402a50:	00409310 	.word	0x00409310
  402a54:	00402b85 	.word	0x00402b85
  402a58:	00401ded 	.word	0x00401ded

00402a5c <xTimerGenericCommand>:
	configASSERT( xTimer );
  402a5c:	b1d8      	cbz	r0, 402a96 <xTimerGenericCommand+0x3a>
{
  402a5e:	b530      	push	{r4, r5, lr}
  402a60:	b085      	sub	sp, #20
  402a62:	4615      	mov	r5, r2
  402a64:	4604      	mov	r4, r0
	if( xTimerQueue != NULL )
  402a66:	4a15      	ldr	r2, [pc, #84]	; (402abc <xTimerGenericCommand+0x60>)
  402a68:	6810      	ldr	r0, [r2, #0]
  402a6a:	b320      	cbz	r0, 402ab6 <xTimerGenericCommand+0x5a>
  402a6c:	461a      	mov	r2, r3
		xMessage.xMessageID = xCommandID;
  402a6e:	9100      	str	r1, [sp, #0]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
  402a70:	9501      	str	r5, [sp, #4]
		xMessage.u.xTimerParameters.pxTimer = ( Timer_t * ) xTimer;
  402a72:	9402      	str	r4, [sp, #8]
		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
  402a74:	2905      	cmp	r1, #5
  402a76:	dc19      	bgt.n	402aac <xTimerGenericCommand+0x50>
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
  402a78:	4b11      	ldr	r3, [pc, #68]	; (402ac0 <xTimerGenericCommand+0x64>)
  402a7a:	4798      	blx	r3
  402a7c:	2802      	cmp	r0, #2
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
  402a7e:	f04f 0300 	mov.w	r3, #0
  402a82:	bf0c      	ite	eq
  402a84:	9a08      	ldreq	r2, [sp, #32]
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
  402a86:	461a      	movne	r2, r3
  402a88:	4669      	mov	r1, sp
  402a8a:	480c      	ldr	r0, [pc, #48]	; (402abc <xTimerGenericCommand+0x60>)
  402a8c:	6800      	ldr	r0, [r0, #0]
  402a8e:	4c0d      	ldr	r4, [pc, #52]	; (402ac4 <xTimerGenericCommand+0x68>)
  402a90:	47a0      	blx	r4
}
  402a92:	b005      	add	sp, #20
  402a94:	bd30      	pop	{r4, r5, pc}
  402a96:	f04f 0380 	mov.w	r3, #128	; 0x80
  402a9a:	b672      	cpsid	i
  402a9c:	f383 8811 	msr	BASEPRI, r3
  402aa0:	f3bf 8f6f 	isb	sy
  402aa4:	f3bf 8f4f 	dsb	sy
  402aa8:	b662      	cpsie	i
  402aaa:	e7fe      	b.n	402aaa <xTimerGenericCommand+0x4e>
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
  402aac:	2300      	movs	r3, #0
  402aae:	4669      	mov	r1, sp
  402ab0:	4c05      	ldr	r4, [pc, #20]	; (402ac8 <xTimerGenericCommand+0x6c>)
  402ab2:	47a0      	blx	r4
  402ab4:	e7ed      	b.n	402a92 <xTimerGenericCommand+0x36>
BaseType_t xReturn = pdFAIL;
  402ab6:	2000      	movs	r0, #0
	return xReturn;
  402ab8:	e7eb      	b.n	402a92 <xTimerGenericCommand+0x36>
  402aba:	bf00      	nop
  402abc:	20400b8c 	.word	0x20400b8c
  402ac0:	00402799 	.word	0x00402799
  402ac4:	00401829 	.word	0x00401829
  402ac8:	00401a0d 	.word	0x00401a0d

00402acc <prvSampleTimeNow>:
{
  402acc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  402ad0:	b082      	sub	sp, #8
  402ad2:	4680      	mov	r8, r0
	xTimeNow = xTaskGetTickCount();
  402ad4:	4b24      	ldr	r3, [pc, #144]	; (402b68 <prvSampleTimeNow+0x9c>)
  402ad6:	4798      	blx	r3
  402ad8:	4607      	mov	r7, r0
	if( xTimeNow < xLastTime )
  402ada:	4b24      	ldr	r3, [pc, #144]	; (402b6c <prvSampleTimeNow+0xa0>)
  402adc:	681b      	ldr	r3, [r3, #0]
  402ade:	4298      	cmp	r0, r3
  402ae0:	d31b      	bcc.n	402b1a <prvSampleTimeNow+0x4e>
		*pxTimerListsWereSwitched = pdFALSE;
  402ae2:	2300      	movs	r3, #0
  402ae4:	f8c8 3000 	str.w	r3, [r8]
	xLastTime = xTimeNow;
  402ae8:	4b20      	ldr	r3, [pc, #128]	; (402b6c <prvSampleTimeNow+0xa0>)
  402aea:	601f      	str	r7, [r3, #0]
}
  402aec:	4638      	mov	r0, r7
  402aee:	b002      	add	sp, #8
  402af0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
  402af4:	2100      	movs	r1, #0
  402af6:	9100      	str	r1, [sp, #0]
  402af8:	460b      	mov	r3, r1
  402afa:	4652      	mov	r2, sl
  402afc:	4620      	mov	r0, r4
  402afe:	4c1c      	ldr	r4, [pc, #112]	; (402b70 <prvSampleTimeNow+0xa4>)
  402b00:	47a0      	blx	r4
				configASSERT( xResult );
  402b02:	b960      	cbnz	r0, 402b1e <prvSampleTimeNow+0x52>
  402b04:	f04f 0380 	mov.w	r3, #128	; 0x80
  402b08:	b672      	cpsid	i
  402b0a:	f383 8811 	msr	BASEPRI, r3
  402b0e:	f3bf 8f6f 	isb	sy
  402b12:	f3bf 8f4f 	dsb	sy
  402b16:	b662      	cpsie	i
  402b18:	e7fe      	b.n	402b18 <prvSampleTimeNow+0x4c>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
  402b1a:	4d16      	ldr	r5, [pc, #88]	; (402b74 <prvSampleTimeNow+0xa8>)
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
  402b1c:	4e16      	ldr	r6, [pc, #88]	; (402b78 <prvSampleTimeNow+0xac>)
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
  402b1e:	682b      	ldr	r3, [r5, #0]
  402b20:	681a      	ldr	r2, [r3, #0]
  402b22:	b1c2      	cbz	r2, 402b56 <prvSampleTimeNow+0x8a>
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
  402b24:	68db      	ldr	r3, [r3, #12]
  402b26:	f8d3 a000 	ldr.w	sl, [r3]
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
  402b2a:	68dc      	ldr	r4, [r3, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
  402b2c:	f104 0904 	add.w	r9, r4, #4
  402b30:	4648      	mov	r0, r9
  402b32:	47b0      	blx	r6
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
  402b34:	6a63      	ldr	r3, [r4, #36]	; 0x24
  402b36:	4620      	mov	r0, r4
  402b38:	4798      	blx	r3
		if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
  402b3a:	69e3      	ldr	r3, [r4, #28]
  402b3c:	2b01      	cmp	r3, #1
  402b3e:	d1ee      	bne.n	402b1e <prvSampleTimeNow+0x52>
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
  402b40:	69a3      	ldr	r3, [r4, #24]
  402b42:	4453      	add	r3, sl
			if( xReloadTime > xNextExpireTime )
  402b44:	459a      	cmp	sl, r3
  402b46:	d2d5      	bcs.n	402af4 <prvSampleTimeNow+0x28>
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
  402b48:	6063      	str	r3, [r4, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
  402b4a:	6124      	str	r4, [r4, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
  402b4c:	4649      	mov	r1, r9
  402b4e:	6828      	ldr	r0, [r5, #0]
  402b50:	4b0a      	ldr	r3, [pc, #40]	; (402b7c <prvSampleTimeNow+0xb0>)
  402b52:	4798      	blx	r3
  402b54:	e7e3      	b.n	402b1e <prvSampleTimeNow+0x52>
	pxCurrentTimerList = pxOverflowTimerList;
  402b56:	4a0a      	ldr	r2, [pc, #40]	; (402b80 <prvSampleTimeNow+0xb4>)
  402b58:	6810      	ldr	r0, [r2, #0]
  402b5a:	4906      	ldr	r1, [pc, #24]	; (402b74 <prvSampleTimeNow+0xa8>)
  402b5c:	6008      	str	r0, [r1, #0]
	pxOverflowTimerList = pxTemp;
  402b5e:	6013      	str	r3, [r2, #0]
		*pxTimerListsWereSwitched = pdTRUE;
  402b60:	2301      	movs	r3, #1
  402b62:	f8c8 3000 	str.w	r3, [r8]
  402b66:	e7bf      	b.n	402ae8 <prvSampleTimeNow+0x1c>
  402b68:	004020bd 	.word	0x004020bd
  402b6c:	20400b88 	.word	0x20400b88
  402b70:	00402a5d 	.word	0x00402a5d
  402b74:	20400b58 	.word	0x20400b58
  402b78:	004011a9 	.word	0x004011a9
  402b7c:	00401175 	.word	0x00401175
  402b80:	20400b5c 	.word	0x20400b5c

00402b84 <prvTimerTask>:
{
  402b84:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  402b88:	b088      	sub	sp, #32
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
  402b8a:	4e75      	ldr	r6, [pc, #468]	; (402d60 <prvTimerTask+0x1dc>)
	vTaskSuspendAll();
  402b8c:	4f75      	ldr	r7, [pc, #468]	; (402d64 <prvTimerTask+0x1e0>)
					portYIELD_WITHIN_API();
  402b8e:	f8df 91fc 	ldr.w	r9, [pc, #508]	; 402d8c <prvTimerTask+0x208>
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
  402b92:	f8df 81fc 	ldr.w	r8, [pc, #508]	; 402d90 <prvTimerTask+0x20c>
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
  402b96:	6833      	ldr	r3, [r6, #0]
	if( *pxListWasEmpty == pdFALSE )
  402b98:	681a      	ldr	r2, [r3, #0]
  402b9a:	2a00      	cmp	r2, #0
  402b9c:	f000 80ce 	beq.w	402d3c <prvTimerTask+0x1b8>
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
  402ba0:	68db      	ldr	r3, [r3, #12]
  402ba2:	681c      	ldr	r4, [r3, #0]
	vTaskSuspendAll();
  402ba4:	47b8      	blx	r7
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
  402ba6:	a804      	add	r0, sp, #16
  402ba8:	4b6f      	ldr	r3, [pc, #444]	; (402d68 <prvTimerTask+0x1e4>)
  402baa:	4798      	blx	r3
  402bac:	4605      	mov	r5, r0
		if( xTimerListsWereSwitched == pdFALSE )
  402bae:	9b04      	ldr	r3, [sp, #16]
  402bb0:	2b00      	cmp	r3, #0
  402bb2:	d144      	bne.n	402c3e <prvTimerTask+0xba>
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
  402bb4:	42a0      	cmp	r0, r4
  402bb6:	d212      	bcs.n	402bde <prvTimerTask+0x5a>
  402bb8:	2200      	movs	r2, #0
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
  402bba:	1b61      	subs	r1, r4, r5
  402bbc:	4b6b      	ldr	r3, [pc, #428]	; (402d6c <prvTimerTask+0x1e8>)
  402bbe:	6818      	ldr	r0, [r3, #0]
  402bc0:	4b6b      	ldr	r3, [pc, #428]	; (402d70 <prvTimerTask+0x1ec>)
  402bc2:	4798      	blx	r3
				if( xTaskResumeAll() == pdFALSE )
  402bc4:	4b6b      	ldr	r3, [pc, #428]	; (402d74 <prvTimerTask+0x1f0>)
  402bc6:	4798      	blx	r3
  402bc8:	2800      	cmp	r0, #0
  402bca:	d13a      	bne.n	402c42 <prvTimerTask+0xbe>
					portYIELD_WITHIN_API();
  402bcc:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
  402bd0:	f8c9 3000 	str.w	r3, [r9]
  402bd4:	f3bf 8f4f 	dsb	sy
  402bd8:	f3bf 8f6f 	isb	sy
  402bdc:	e031      	b.n	402c42 <prvTimerTask+0xbe>
				( void ) xTaskResumeAll();
  402bde:	4b65      	ldr	r3, [pc, #404]	; (402d74 <prvTimerTask+0x1f0>)
  402be0:	4798      	blx	r3
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
  402be2:	6833      	ldr	r3, [r6, #0]
  402be4:	68db      	ldr	r3, [r3, #12]
  402be6:	f8d3 a00c 	ldr.w	sl, [r3, #12]
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
  402bea:	f10a 0004 	add.w	r0, sl, #4
  402bee:	47c0      	blx	r8
	if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
  402bf0:	f8da 301c 	ldr.w	r3, [sl, #28]
  402bf4:	2b01      	cmp	r3, #1
  402bf6:	d004      	beq.n	402c02 <prvTimerTask+0x7e>
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
  402bf8:	f8da 3024 	ldr.w	r3, [sl, #36]	; 0x24
  402bfc:	4650      	mov	r0, sl
  402bfe:	4798      	blx	r3
  402c00:	e01f      	b.n	402c42 <prvTimerTask+0xbe>
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) == pdTRUE )
  402c02:	f8da 1018 	ldr.w	r1, [sl, #24]
  402c06:	4623      	mov	r3, r4
  402c08:	462a      	mov	r2, r5
  402c0a:	4421      	add	r1, r4
  402c0c:	4650      	mov	r0, sl
  402c0e:	4d5a      	ldr	r5, [pc, #360]	; (402d78 <prvTimerTask+0x1f4>)
  402c10:	47a8      	blx	r5
  402c12:	2801      	cmp	r0, #1
  402c14:	d1f0      	bne.n	402bf8 <prvTimerTask+0x74>
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
  402c16:	2100      	movs	r1, #0
  402c18:	9100      	str	r1, [sp, #0]
  402c1a:	460b      	mov	r3, r1
  402c1c:	4622      	mov	r2, r4
  402c1e:	4650      	mov	r0, sl
  402c20:	4c56      	ldr	r4, [pc, #344]	; (402d7c <prvTimerTask+0x1f8>)
  402c22:	47a0      	blx	r4
			configASSERT( xResult );
  402c24:	2800      	cmp	r0, #0
  402c26:	d1e7      	bne.n	402bf8 <prvTimerTask+0x74>
  402c28:	f04f 0380 	mov.w	r3, #128	; 0x80
  402c2c:	b672      	cpsid	i
  402c2e:	f383 8811 	msr	BASEPRI, r3
  402c32:	f3bf 8f6f 	isb	sy
  402c36:	f3bf 8f4f 	dsb	sy
  402c3a:	b662      	cpsie	i
  402c3c:	e7fe      	b.n	402c3c <prvTimerTask+0xb8>
			( void ) xTaskResumeAll();
  402c3e:	4b4d      	ldr	r3, [pc, #308]	; (402d74 <prvTimerTask+0x1f0>)
  402c40:	4798      	blx	r3
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
  402c42:	4d4a      	ldr	r5, [pc, #296]	; (402d6c <prvTimerTask+0x1e8>)
  402c44:	4c4e      	ldr	r4, [pc, #312]	; (402d80 <prvTimerTask+0x1fc>)
  402c46:	e006      	b.n	402c56 <prvTimerTask+0xd2>
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
  402c48:	9907      	ldr	r1, [sp, #28]
  402c4a:	9806      	ldr	r0, [sp, #24]
  402c4c:	9b05      	ldr	r3, [sp, #20]
  402c4e:	4798      	blx	r3
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
  402c50:	9b04      	ldr	r3, [sp, #16]
  402c52:	2b00      	cmp	r3, #0
  402c54:	da09      	bge.n	402c6a <prvTimerTask+0xe6>
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
  402c56:	2300      	movs	r3, #0
  402c58:	461a      	mov	r2, r3
  402c5a:	a904      	add	r1, sp, #16
  402c5c:	6828      	ldr	r0, [r5, #0]
  402c5e:	47a0      	blx	r4
  402c60:	2800      	cmp	r0, #0
  402c62:	d098      	beq.n	402b96 <prvTimerTask+0x12>
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
  402c64:	9b04      	ldr	r3, [sp, #16]
  402c66:	2b00      	cmp	r3, #0
  402c68:	dbee      	blt.n	402c48 <prvTimerTask+0xc4>
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
  402c6a:	f8dd a018 	ldr.w	sl, [sp, #24]
			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE )
  402c6e:	f8da 3014 	ldr.w	r3, [sl, #20]
  402c72:	b113      	cbz	r3, 402c7a <prvTimerTask+0xf6>
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
  402c74:	f10a 0004 	add.w	r0, sl, #4
  402c78:	47c0      	blx	r8
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
  402c7a:	a803      	add	r0, sp, #12
  402c7c:	4b3a      	ldr	r3, [pc, #232]	; (402d68 <prvTimerTask+0x1e4>)
  402c7e:	4798      	blx	r3
			switch( xMessage.xMessageID )
  402c80:	9b04      	ldr	r3, [sp, #16]
  402c82:	2b09      	cmp	r3, #9
  402c84:	d8e7      	bhi.n	402c56 <prvTimerTask+0xd2>
  402c86:	a201      	add	r2, pc, #4	; (adr r2, 402c8c <prvTimerTask+0x108>)
  402c88:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  402c8c:	00402cb5 	.word	0x00402cb5
  402c90:	00402cb5 	.word	0x00402cb5
  402c94:	00402cb5 	.word	0x00402cb5
  402c98:	00402c57 	.word	0x00402c57
  402c9c:	00402d09 	.word	0x00402d09
  402ca0:	00402d35 	.word	0x00402d35
  402ca4:	00402cb5 	.word	0x00402cb5
  402ca8:	00402cb5 	.word	0x00402cb5
  402cac:	00402c57 	.word	0x00402c57
  402cb0:	00402d09 	.word	0x00402d09
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) == pdTRUE )
  402cb4:	9c05      	ldr	r4, [sp, #20]
  402cb6:	f8da 1018 	ldr.w	r1, [sl, #24]
  402cba:	4623      	mov	r3, r4
  402cbc:	4602      	mov	r2, r0
  402cbe:	4421      	add	r1, r4
  402cc0:	4650      	mov	r0, sl
  402cc2:	4c2d      	ldr	r4, [pc, #180]	; (402d78 <prvTimerTask+0x1f4>)
  402cc4:	47a0      	blx	r4
  402cc6:	2801      	cmp	r0, #1
  402cc8:	d1bc      	bne.n	402c44 <prvTimerTask+0xc0>
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
  402cca:	f8da 3024 	ldr.w	r3, [sl, #36]	; 0x24
  402cce:	4650      	mov	r0, sl
  402cd0:	4798      	blx	r3
						if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
  402cd2:	f8da 301c 	ldr.w	r3, [sl, #28]
  402cd6:	2b01      	cmp	r3, #1
  402cd8:	d1b4      	bne.n	402c44 <prvTimerTask+0xc0>
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
  402cda:	f8da 2018 	ldr.w	r2, [sl, #24]
  402cde:	2100      	movs	r1, #0
  402ce0:	9100      	str	r1, [sp, #0]
  402ce2:	460b      	mov	r3, r1
  402ce4:	9805      	ldr	r0, [sp, #20]
  402ce6:	4402      	add	r2, r0
  402ce8:	4650      	mov	r0, sl
  402cea:	4c24      	ldr	r4, [pc, #144]	; (402d7c <prvTimerTask+0x1f8>)
  402cec:	47a0      	blx	r4
							configASSERT( xResult );
  402cee:	2800      	cmp	r0, #0
  402cf0:	d1a8      	bne.n	402c44 <prvTimerTask+0xc0>
  402cf2:	f04f 0380 	mov.w	r3, #128	; 0x80
  402cf6:	b672      	cpsid	i
  402cf8:	f383 8811 	msr	BASEPRI, r3
  402cfc:	f3bf 8f6f 	isb	sy
  402d00:	f3bf 8f4f 	dsb	sy
  402d04:	b662      	cpsie	i
  402d06:	e7fe      	b.n	402d06 <prvTimerTask+0x182>
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
  402d08:	9905      	ldr	r1, [sp, #20]
  402d0a:	f8ca 1018 	str.w	r1, [sl, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
  402d0e:	b131      	cbz	r1, 402d1e <prvTimerTask+0x19a>
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
  402d10:	4603      	mov	r3, r0
  402d12:	4602      	mov	r2, r0
  402d14:	4401      	add	r1, r0
  402d16:	4650      	mov	r0, sl
  402d18:	4c17      	ldr	r4, [pc, #92]	; (402d78 <prvTimerTask+0x1f4>)
  402d1a:	47a0      	blx	r4
  402d1c:	e792      	b.n	402c44 <prvTimerTask+0xc0>
  402d1e:	f04f 0380 	mov.w	r3, #128	; 0x80
  402d22:	b672      	cpsid	i
  402d24:	f383 8811 	msr	BASEPRI, r3
  402d28:	f3bf 8f6f 	isb	sy
  402d2c:	f3bf 8f4f 	dsb	sy
  402d30:	b662      	cpsie	i
  402d32:	e7fe      	b.n	402d32 <prvTimerTask+0x1ae>
					vPortFree( pxTimer );
  402d34:	4650      	mov	r0, sl
  402d36:	4b13      	ldr	r3, [pc, #76]	; (402d84 <prvTimerTask+0x200>)
  402d38:	4798      	blx	r3
  402d3a:	e783      	b.n	402c44 <prvTimerTask+0xc0>
	vTaskSuspendAll();
  402d3c:	47b8      	blx	r7
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
  402d3e:	a804      	add	r0, sp, #16
  402d40:	4b09      	ldr	r3, [pc, #36]	; (402d68 <prvTimerTask+0x1e4>)
  402d42:	4798      	blx	r3
  402d44:	4605      	mov	r5, r0
		if( xTimerListsWereSwitched == pdFALSE )
  402d46:	9b04      	ldr	r3, [sp, #16]
  402d48:	2b00      	cmp	r3, #0
  402d4a:	f47f af78 	bne.w	402c3e <prvTimerTask+0xba>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
  402d4e:	4b0e      	ldr	r3, [pc, #56]	; (402d88 <prvTimerTask+0x204>)
  402d50:	681b      	ldr	r3, [r3, #0]
  402d52:	681a      	ldr	r2, [r3, #0]
  402d54:	fab2 f282 	clz	r2, r2
  402d58:	0952      	lsrs	r2, r2, #5
  402d5a:	2400      	movs	r4, #0
  402d5c:	e72d      	b.n	402bba <prvTimerTask+0x36>
  402d5e:	bf00      	nop
  402d60:	20400b58 	.word	0x20400b58
  402d64:	004020ad 	.word	0x004020ad
  402d68:	00402acd 	.word	0x00402acd
  402d6c:	20400b8c 	.word	0x20400b8c
  402d70:	00401d11 	.word	0x00401d11
  402d74:	00402215 	.word	0x00402215
  402d78:	00402935 	.word	0x00402935
  402d7c:	00402a5d 	.word	0x00402a5d
  402d80:	00401b0d 	.word	0x00401b0d
  402d84:	00401519 	.word	0x00401519
  402d88:	20400b5c 	.word	0x20400b5c
  402d8c:	e000ed04 	.word	0xe000ed04
  402d90:	004011a9 	.word	0x004011a9

00402d94 <but_amarelo_callback>:
}


//----------------------------------- CALLBACKS ----------------------------------------

void but_amarelo_callback(){
  402d94:	b510      	push	{r4, lr}
  402d96:	b082      	sub	sp, #8
	
	BaseType_t xHigherPriorityTaskWoken = pdFALSE;
	char head_amarelo = 'A';
	char but_amarelo;
	
	if(pio_get(BUT_PIO, PIO_INPUT, BUT_IDX_MASK) == 0) {
  402d98:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
  402d9c:	f04f 5120 	mov.w	r1, #671088640	; 0x28000000
  402da0:	4809      	ldr	r0, [pc, #36]	; (402dc8 <but_amarelo_callback+0x34>)
  402da2:	4b0a      	ldr	r3, [pc, #40]	; (402dcc <but_amarelo_callback+0x38>)
  402da4:	4798      	blx	r3
  402da6:	fab0 f080 	clz	r0, r0
  402daa:	0940      	lsrs	r0, r0, #5
  402dac:	f88d 0005 	strb.w	r0, [sp, #5]
		} else {
		but_amarelo = 0;
	}
	
	but_amarelo_data.value = but_amarelo;
	but_amarelo_data.head = head_amarelo;
  402db0:	a902      	add	r1, sp, #8
  402db2:	2341      	movs	r3, #65	; 0x41
  402db4:	f801 3d04 	strb.w	r3, [r1, #-4]!
	
	xQueueSendFromISR(xQueueBut, &but_amarelo_data, xHigherPriorityTaskWoken);
  402db8:	2300      	movs	r3, #0
  402dba:	461a      	mov	r2, r3
  402dbc:	4804      	ldr	r0, [pc, #16]	; (402dd0 <but_amarelo_callback+0x3c>)
  402dbe:	6800      	ldr	r0, [r0, #0]
  402dc0:	4c04      	ldr	r4, [pc, #16]	; (402dd4 <but_amarelo_callback+0x40>)
  402dc2:	47a0      	blx	r4
}
  402dc4:	b002      	add	sp, #8
  402dc6:	bd10      	pop	{r4, pc}
  402dc8:	400e1400 	.word	0x400e1400
  402dcc:	00400833 	.word	0x00400833
  402dd0:	20400c98 	.word	0x20400c98
  402dd4:	00401a0d 	.word	0x00401a0d

00402dd8 <but_verde_callback>:

void but_verde_callback(){
  402dd8:	b510      	push	{r4, lr}
  402dda:	b082      	sub	sp, #8
	
	BaseType_t xHigherPriorityTaskWoken = pdFALSE;
	char head_verde = 'B';
	char but_verde;
	
	if (pio_get(BUT1_PIO, PIO_INPUT, BUT1_IDX_MASK) == 0){
  402ddc:	2240      	movs	r2, #64	; 0x40
  402dde:	f04f 5120 	mov.w	r1, #671088640	; 0x28000000
  402de2:	480a      	ldr	r0, [pc, #40]	; (402e0c <but_verde_callback+0x34>)
  402de4:	4b0a      	ldr	r3, [pc, #40]	; (402e10 <but_verde_callback+0x38>)
  402de6:	4798      	blx	r3
  402de8:	fab0 f080 	clz	r0, r0
  402dec:	0940      	lsrs	r0, r0, #5
  402dee:	f88d 0005 	strb.w	r0, [sp, #5]
	} else{
		but_verde = 0;
	}
	
	but_verde_data.value = but_verde;
	but_verde_data.head = head_verde;
  402df2:	a902      	add	r1, sp, #8
  402df4:	2342      	movs	r3, #66	; 0x42
  402df6:	f801 3d04 	strb.w	r3, [r1, #-4]!
	
	xQueueSendFromISR(xQueueBut, &but_verde_data, xHigherPriorityTaskWoken);
  402dfa:	2300      	movs	r3, #0
  402dfc:	461a      	mov	r2, r3
  402dfe:	4805      	ldr	r0, [pc, #20]	; (402e14 <but_verde_callback+0x3c>)
  402e00:	6800      	ldr	r0, [r0, #0]
  402e02:	4c05      	ldr	r4, [pc, #20]	; (402e18 <but_verde_callback+0x40>)
  402e04:	47a0      	blx	r4
}
  402e06:	b002      	add	sp, #8
  402e08:	bd10      	pop	{r4, pc}
  402e0a:	bf00      	nop
  402e0c:	400e0e00 	.word	0x400e0e00
  402e10:	00400833 	.word	0x00400833
  402e14:	20400c98 	.word	0x20400c98
  402e18:	00401a0d 	.word	0x00401a0d

00402e1c <but_vermelho_callback>:


void but_vermelho_callback(){
  402e1c:	b510      	push	{r4, lr}
  402e1e:	b082      	sub	sp, #8
	
	BaseType_t xHigherPriorityTaskWoken = pdFALSE;
	char head_vermelho = 'C';
	char but_vermelho;
	
	if(pio_get(BUT2_PIO, PIO_INPUT, BUT2_IDX_MASK) == 0) {
  402e20:	2208      	movs	r2, #8
  402e22:	f04f 5120 	mov.w	r1, #671088640	; 0x28000000
  402e26:	480a      	ldr	r0, [pc, #40]	; (402e50 <but_vermelho_callback+0x34>)
  402e28:	4b0a      	ldr	r3, [pc, #40]	; (402e54 <but_vermelho_callback+0x38>)
  402e2a:	4798      	blx	r3
  402e2c:	fab0 f080 	clz	r0, r0
  402e30:	0940      	lsrs	r0, r0, #5
  402e32:	f88d 0005 	strb.w	r0, [sp, #5]
	} else {
		but_vermelho = 0;
	}
	
	but_vermelho_data.value = but_vermelho;
	but_vermelho_data.head = head_vermelho;
  402e36:	a902      	add	r1, sp, #8
  402e38:	2343      	movs	r3, #67	; 0x43
  402e3a:	f801 3d04 	strb.w	r3, [r1, #-4]!
	
	xQueueSendFromISR(xQueueBut, &but_vermelho_data, xHigherPriorityTaskWoken);
  402e3e:	2300      	movs	r3, #0
  402e40:	461a      	mov	r2, r3
  402e42:	4805      	ldr	r0, [pc, #20]	; (402e58 <but_vermelho_callback+0x3c>)
  402e44:	6800      	ldr	r0, [r0, #0]
  402e46:	4c05      	ldr	r4, [pc, #20]	; (402e5c <but_vermelho_callback+0x40>)
  402e48:	47a0      	blx	r4
}
  402e4a:	b002      	add	sp, #8
  402e4c:	bd10      	pop	{r4, pc}
  402e4e:	bf00      	nop
  402e50:	400e0e00 	.word	0x400e0e00
  402e54:	00400833 	.word	0x00400833
  402e58:	20400c98 	.word	0x20400c98
  402e5c:	00401a0d 	.word	0x00401a0d

00402e60 <but_azul_callback>:

void but_azul_callback(){
  402e60:	b510      	push	{r4, lr}
  402e62:	b082      	sub	sp, #8
	
	BaseType_t xHigherPriorityTaskWoken = pdFALSE;
	char head_azul = 'D';
	char but_azul;
	
	if(pio_get(BUT3_PIO, PIO_INPUT, BUT3_IDX_MASK) == 0) {
  402e64:	2210      	movs	r2, #16
  402e66:	f04f 5120 	mov.w	r1, #671088640	; 0x28000000
  402e6a:	480a      	ldr	r0, [pc, #40]	; (402e94 <but_azul_callback+0x34>)
  402e6c:	4b0a      	ldr	r3, [pc, #40]	; (402e98 <but_azul_callback+0x38>)
  402e6e:	4798      	blx	r3
  402e70:	fab0 f080 	clz	r0, r0
  402e74:	0940      	lsrs	r0, r0, #5
  402e76:	f88d 0005 	strb.w	r0, [sp, #5]
	} else {
		but_azul = 0;
	}
	
	but_azul_data.value = but_azul;
	but_azul_data.head = head_azul;
  402e7a:	a902      	add	r1, sp, #8
  402e7c:	2344      	movs	r3, #68	; 0x44
  402e7e:	f801 3d04 	strb.w	r3, [r1, #-4]!
	
	xQueueSendFromISR(xQueueBut, &but_azul_data, xHigherPriorityTaskWoken);
  402e82:	2300      	movs	r3, #0
  402e84:	461a      	mov	r2, r3
  402e86:	4805      	ldr	r0, [pc, #20]	; (402e9c <but_azul_callback+0x3c>)
  402e88:	6800      	ldr	r0, [r0, #0]
  402e8a:	4c05      	ldr	r4, [pc, #20]	; (402ea0 <but_azul_callback+0x40>)
  402e8c:	47a0      	blx	r4
}
  402e8e:	b002      	add	sp, #8
  402e90:	bd10      	pop	{r4, pc}
  402e92:	bf00      	nop
  402e94:	400e0e00 	.word	0x400e0e00
  402e98:	00400833 	.word	0x00400833
  402e9c:	20400c98 	.word	0x20400c98
  402ea0:	00401a0d 	.word	0x00401a0d

00402ea4 <AFEC_ry_Callback>:
	adc.value = afec_channel_get_value(AFEC_VRX2, AFEC_VRX2_CHANNEL);
	BaseType_t xHigherPriorityTaskWoken = pdTRUE;
	xQueueSendFromISR(xQueueX2, &adc, &xHigherPriorityTaskWoken);
}

static void AFEC_ry_Callback(void) {
  402ea4:	b510      	push	{r4, lr}
  402ea6:	b082      	sub	sp, #8
static inline uint32_t afec_channel_get_value(Afec *const afec,
		enum afec_channel_num afec_ch)
{
	afec_ch_sanity_check(afec, afec_ch);

	afec->AFEC_CSELR = afec_ch;
  402ea8:	4b08      	ldr	r3, [pc, #32]	; (402ecc <AFEC_ry_Callback+0x28>)
  402eaa:	2208      	movs	r2, #8
  402eac:	665a      	str	r2, [r3, #100]	; 0x64
	return afec->AFEC_CDR;
  402eae:	6e9b      	ldr	r3, [r3, #104]	; 0x68
	adcData adc;
	adc.value = afec_channel_get_value(AFEC_VRY2, AFEC_VRY2_CHANNEL);
  402eb0:	9301      	str	r3, [sp, #4]
	BaseType_t xHigherPriorityTaskWoken = pdTRUE;
  402eb2:	446a      	add	r2, sp
  402eb4:	2301      	movs	r3, #1
  402eb6:	f842 3d08 	str.w	r3, [r2, #-8]!
	xQueueSendFromISR(xQueueY2, &adc, &xHigherPriorityTaskWoken);
  402eba:	2300      	movs	r3, #0
  402ebc:	a901      	add	r1, sp, #4
  402ebe:	4804      	ldr	r0, [pc, #16]	; (402ed0 <AFEC_ry_Callback+0x2c>)
  402ec0:	6800      	ldr	r0, [r0, #0]
  402ec2:	4c04      	ldr	r4, [pc, #16]	; (402ed4 <AFEC_ry_Callback+0x30>)
  402ec4:	47a0      	blx	r4
}
  402ec6:	b002      	add	sp, #8
  402ec8:	bd10      	pop	{r4, pc}
  402eca:	bf00      	nop
  402ecc:	4003c000 	.word	0x4003c000
  402ed0:	20400ca4 	.word	0x20400ca4
  402ed4:	00401a0d 	.word	0x00401a0d

00402ed8 <AFEC_rx_Callback>:
static void AFEC_rx_Callback(void) {
  402ed8:	b510      	push	{r4, lr}
  402eda:	b082      	sub	sp, #8
	afec->AFEC_CSELR = afec_ch;
  402edc:	4b08      	ldr	r3, [pc, #32]	; (402f00 <AFEC_rx_Callback+0x28>)
  402ede:	2206      	movs	r2, #6
  402ee0:	665a      	str	r2, [r3, #100]	; 0x64
	return afec->AFEC_CDR;
  402ee2:	6e9b      	ldr	r3, [r3, #104]	; 0x68
	adc.value = afec_channel_get_value(AFEC_VRX2, AFEC_VRX2_CHANNEL);
  402ee4:	9301      	str	r3, [sp, #4]
	BaseType_t xHigherPriorityTaskWoken = pdTRUE;
  402ee6:	aa02      	add	r2, sp, #8
  402ee8:	2301      	movs	r3, #1
  402eea:	f842 3d08 	str.w	r3, [r2, #-8]!
	xQueueSendFromISR(xQueueX2, &adc, &xHigherPriorityTaskWoken);
  402eee:	2300      	movs	r3, #0
  402ef0:	a901      	add	r1, sp, #4
  402ef2:	4804      	ldr	r0, [pc, #16]	; (402f04 <AFEC_rx_Callback+0x2c>)
  402ef4:	6800      	ldr	r0, [r0, #0]
  402ef6:	4c04      	ldr	r4, [pc, #16]	; (402f08 <AFEC_rx_Callback+0x30>)
  402ef8:	47a0      	blx	r4
}
  402efa:	b002      	add	sp, #8
  402efc:	bd10      	pop	{r4, pc}
  402efe:	bf00      	nop
  402f00:	40064000 	.word	0x40064000
  402f04:	20400ca0 	.word	0x20400ca0
  402f08:	00401a0d 	.word	0x00401a0d

00402f0c <AFEC_vry_Callback>:
static void AFEC_vry_Callback(void) {
  402f0c:	b510      	push	{r4, lr}
  402f0e:	b082      	sub	sp, #8
	afec->AFEC_CSELR = afec_ch;
  402f10:	4b08      	ldr	r3, [pc, #32]	; (402f34 <AFEC_vry_Callback+0x28>)
  402f12:	2205      	movs	r2, #5
  402f14:	665a      	str	r2, [r3, #100]	; 0x64
	return afec->AFEC_CDR;
  402f16:	6e9b      	ldr	r3, [r3, #104]	; 0x68
	adc.value = afec_channel_get_value(AFEC_VRY, AFEC_VRY_CHANNEL);
  402f18:	9301      	str	r3, [sp, #4]
	BaseType_t xHigherPriorityTaskWoken = pdTRUE;
  402f1a:	aa02      	add	r2, sp, #8
  402f1c:	2301      	movs	r3, #1
  402f1e:	f842 3d08 	str.w	r3, [r2, #-8]!
	xQueueSendFromISR(xQueueY1, &adc, &xHigherPriorityTaskWoken);
  402f22:	2300      	movs	r3, #0
  402f24:	a901      	add	r1, sp, #4
  402f26:	4804      	ldr	r0, [pc, #16]	; (402f38 <AFEC_vry_Callback+0x2c>)
  402f28:	6800      	ldr	r0, [r0, #0]
  402f2a:	4c04      	ldr	r4, [pc, #16]	; (402f3c <AFEC_vry_Callback+0x30>)
  402f2c:	47a0      	blx	r4
}
  402f2e:	b002      	add	sp, #8
  402f30:	bd10      	pop	{r4, pc}
  402f32:	bf00      	nop
  402f34:	4003c000 	.word	0x4003c000
  402f38:	20400c9c 	.word	0x20400c9c
  402f3c:	00401a0d 	.word	0x00401a0d

00402f40 <AFEC_vrx_Callback>:
static void AFEC_vrx_Callback(void) {
  402f40:	b510      	push	{r4, lr}
  402f42:	b082      	sub	sp, #8
	afec->AFEC_CSELR = afec_ch;
  402f44:	4b08      	ldr	r3, [pc, #32]	; (402f68 <AFEC_vrx_Callback+0x28>)
  402f46:	2205      	movs	r2, #5
  402f48:	665a      	str	r2, [r3, #100]	; 0x64
	return afec->AFEC_CDR;
  402f4a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
	adc.value = afec_channel_get_value(AFEC_VRX, AFEC_VRX_CHANNEL);
  402f4c:	9301      	str	r3, [sp, #4]
	BaseType_t xHigherPriorityTaskWoken = pdTRUE;
  402f4e:	aa02      	add	r2, sp, #8
  402f50:	2301      	movs	r3, #1
  402f52:	f842 3d08 	str.w	r3, [r2, #-8]!
	xQueueSendFromISR(xQueueX1, &adc, &xHigherPriorityTaskWoken);
  402f56:	2300      	movs	r3, #0
  402f58:	a901      	add	r1, sp, #4
  402f5a:	4804      	ldr	r0, [pc, #16]	; (402f6c <AFEC_vrx_Callback+0x2c>)
  402f5c:	6800      	ldr	r0, [r0, #0]
  402f5e:	4c04      	ldr	r4, [pc, #16]	; (402f70 <AFEC_vrx_Callback+0x30>)
  402f60:	47a0      	blx	r4
}
  402f62:	b002      	add	sp, #8
  402f64:	bd10      	pop	{r4, pc}
  402f66:	bf00      	nop
  402f68:	40064000 	.word	0x40064000
  402f6c:	20400ca8 	.word	0x20400ca8
  402f70:	00401a0d 	.word	0x00401a0d

00402f74 <usart_serial_putchar>:
 *   \retval 1  The character was written.
 *   \retval 0  The function timed out before the USART transmitter became
 * ready to send.
 */
static inline int usart_serial_putchar(usart_if p_usart, const uint8_t c)
{
  402f74:	b570      	push	{r4, r5, r6, lr}
  402f76:	460c      	mov	r4, r1
		while (uart_write((Uart*)p_usart, c)!=0);
		return 1;
	}
#else
# ifdef UART0
	if (UART0 == (Uart*)p_usart) {
  402f78:	4b2a      	ldr	r3, [pc, #168]	; (403024 <usart_serial_putchar+0xb0>)
  402f7a:	4298      	cmp	r0, r3
  402f7c:	d013      	beq.n	402fa6 <usart_serial_putchar+0x32>
		while (uart_write((Uart*)p_usart, c)!=0);
		return 1;
	}
# endif
# ifdef UART1
	if (UART1 == (Uart*)p_usart) {
  402f7e:	4b2a      	ldr	r3, [pc, #168]	; (403028 <usart_serial_putchar+0xb4>)
  402f80:	4298      	cmp	r0, r3
  402f82:	d019      	beq.n	402fb8 <usart_serial_putchar+0x44>
		while (uart_write((Uart*)p_usart, c)!=0);
		return 1;
	}
# endif
# ifdef UART2
	if (UART2 == (Uart*)p_usart) {
  402f84:	4b29      	ldr	r3, [pc, #164]	; (40302c <usart_serial_putchar+0xb8>)
  402f86:	4298      	cmp	r0, r3
  402f88:	d01f      	beq.n	402fca <usart_serial_putchar+0x56>
		while (uart_write((Uart*)p_usart, c)!=0);
		return 1;
	}
# endif
# ifdef UART3
	if (UART3 == (Uart*)p_usart) {
  402f8a:	4b29      	ldr	r3, [pc, #164]	; (403030 <usart_serial_putchar+0xbc>)
  402f8c:	4298      	cmp	r0, r3
  402f8e:	d025      	beq.n	402fdc <usart_serial_putchar+0x68>
		while (usart_write(p_usart, c)!=0);
		return 1;
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
  402f90:	4b28      	ldr	r3, [pc, #160]	; (403034 <usart_serial_putchar+0xc0>)
  402f92:	4298      	cmp	r0, r3
  402f94:	d02b      	beq.n	402fee <usart_serial_putchar+0x7a>
		while (usart_write(p_usart, c)!=0);
		return 1;
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
  402f96:	4b28      	ldr	r3, [pc, #160]	; (403038 <usart_serial_putchar+0xc4>)
  402f98:	4298      	cmp	r0, r3
  402f9a:	d031      	beq.n	403000 <usart_serial_putchar+0x8c>
		while (usart_write(p_usart, c)!=0);
		return 1;
	}
# endif
# ifdef USART2
	if (USART2 == p_usart) {
  402f9c:	4b27      	ldr	r3, [pc, #156]	; (40303c <usart_serial_putchar+0xc8>)
  402f9e:	4298      	cmp	r0, r3
  402fa0:	d037      	beq.n	403012 <usart_serial_putchar+0x9e>
		return 1;
	}
# endif
#endif /* ifdef USART */

	return 0;
  402fa2:	2000      	movs	r0, #0
}
  402fa4:	bd70      	pop	{r4, r5, r6, pc}
		while (uart_write((Uart*)p_usart, c)!=0);
  402fa6:	461e      	mov	r6, r3
  402fa8:	4d25      	ldr	r5, [pc, #148]	; (403040 <usart_serial_putchar+0xcc>)
  402faa:	4621      	mov	r1, r4
  402fac:	4630      	mov	r0, r6
  402fae:	47a8      	blx	r5
  402fb0:	2800      	cmp	r0, #0
  402fb2:	d1fa      	bne.n	402faa <usart_serial_putchar+0x36>
		return 1;
  402fb4:	2001      	movs	r0, #1
  402fb6:	bd70      	pop	{r4, r5, r6, pc}
		while (uart_write((Uart*)p_usart, c)!=0);
  402fb8:	461e      	mov	r6, r3
  402fba:	4d21      	ldr	r5, [pc, #132]	; (403040 <usart_serial_putchar+0xcc>)
  402fbc:	4621      	mov	r1, r4
  402fbe:	4630      	mov	r0, r6
  402fc0:	47a8      	blx	r5
  402fc2:	2800      	cmp	r0, #0
  402fc4:	d1fa      	bne.n	402fbc <usart_serial_putchar+0x48>
		return 1;
  402fc6:	2001      	movs	r0, #1
  402fc8:	bd70      	pop	{r4, r5, r6, pc}
		while (uart_write((Uart*)p_usart, c)!=0);
  402fca:	461e      	mov	r6, r3
  402fcc:	4d1c      	ldr	r5, [pc, #112]	; (403040 <usart_serial_putchar+0xcc>)
  402fce:	4621      	mov	r1, r4
  402fd0:	4630      	mov	r0, r6
  402fd2:	47a8      	blx	r5
  402fd4:	2800      	cmp	r0, #0
  402fd6:	d1fa      	bne.n	402fce <usart_serial_putchar+0x5a>
		return 1;
  402fd8:	2001      	movs	r0, #1
  402fda:	bd70      	pop	{r4, r5, r6, pc}
		while (uart_write((Uart*)p_usart, c)!=0);
  402fdc:	461e      	mov	r6, r3
  402fde:	4d18      	ldr	r5, [pc, #96]	; (403040 <usart_serial_putchar+0xcc>)
  402fe0:	4621      	mov	r1, r4
  402fe2:	4630      	mov	r0, r6
  402fe4:	47a8      	blx	r5
  402fe6:	2800      	cmp	r0, #0
  402fe8:	d1fa      	bne.n	402fe0 <usart_serial_putchar+0x6c>
		return 1;
  402fea:	2001      	movs	r0, #1
  402fec:	bd70      	pop	{r4, r5, r6, pc}
		while (usart_write(p_usart, c)!=0);
  402fee:	461e      	mov	r6, r3
  402ff0:	4d14      	ldr	r5, [pc, #80]	; (403044 <usart_serial_putchar+0xd0>)
  402ff2:	4621      	mov	r1, r4
  402ff4:	4630      	mov	r0, r6
  402ff6:	47a8      	blx	r5
  402ff8:	2800      	cmp	r0, #0
  402ffa:	d1fa      	bne.n	402ff2 <usart_serial_putchar+0x7e>
		return 1;
  402ffc:	2001      	movs	r0, #1
  402ffe:	bd70      	pop	{r4, r5, r6, pc}
		while (usart_write(p_usart, c)!=0);
  403000:	461e      	mov	r6, r3
  403002:	4d10      	ldr	r5, [pc, #64]	; (403044 <usart_serial_putchar+0xd0>)
  403004:	4621      	mov	r1, r4
  403006:	4630      	mov	r0, r6
  403008:	47a8      	blx	r5
  40300a:	2800      	cmp	r0, #0
  40300c:	d1fa      	bne.n	403004 <usart_serial_putchar+0x90>
		return 1;
  40300e:	2001      	movs	r0, #1
  403010:	bd70      	pop	{r4, r5, r6, pc}
		while (usart_write(p_usart, c)!=0);
  403012:	461e      	mov	r6, r3
  403014:	4d0b      	ldr	r5, [pc, #44]	; (403044 <usart_serial_putchar+0xd0>)
  403016:	4621      	mov	r1, r4
  403018:	4630      	mov	r0, r6
  40301a:	47a8      	blx	r5
  40301c:	2800      	cmp	r0, #0
  40301e:	d1fa      	bne.n	403016 <usart_serial_putchar+0xa2>
		return 1;
  403020:	2001      	movs	r0, #1
  403022:	bd70      	pop	{r4, r5, r6, pc}
  403024:	400e0800 	.word	0x400e0800
  403028:	400e0a00 	.word	0x400e0a00
  40302c:	400e1a00 	.word	0x400e1a00
  403030:	400e1c00 	.word	0x400e1c00
  403034:	40024000 	.word	0x40024000
  403038:	40028000 	.word	0x40028000
  40303c:	4002c000 	.word	0x4002c000
  403040:	00400d4f 	.word	0x00400d4f
  403044:	00400e61 	.word	0x00400e61

00403048 <config_AFEC_pot>:
}



static void config_AFEC_pot(Afec *afec, uint32_t afec_id, uint32_t afec_channel,
                            afec_callback_t callback) {
  403048:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  40304c:	b08a      	sub	sp, #40	; 0x28
  40304e:	4604      	mov	r4, r0
  403050:	460d      	mov	r5, r1
  403052:	4616      	mov	r6, r2
  403054:	4698      	mov	r8, r3
  /*************************************
   * Ativa e configura AFEC
   *************************************/
  /* Ativa AFEC - 0 */
  afec_enable(afec);
  403056:	4b21      	ldr	r3, [pc, #132]	; (4030dc <config_AFEC_pot+0x94>)
  403058:	4798      	blx	r3

  /* struct de configuracao do AFEC */
  struct afec_config afec_cfg;

  /* Carrega parametros padrao */
  afec_get_config_defaults(&afec_cfg);
  40305a:	a804      	add	r0, sp, #16
  40305c:	4b20      	ldr	r3, [pc, #128]	; (4030e0 <config_AFEC_pot+0x98>)
  40305e:	4798      	blx	r3

  /* Configura AFEC */
  afec_init(afec, &afec_cfg);
  403060:	a904      	add	r1, sp, #16
  403062:	4620      	mov	r0, r4
  403064:	4b1f      	ldr	r3, [pc, #124]	; (4030e4 <config_AFEC_pot+0x9c>)
  403066:	4798      	blx	r3
	reg = afec->AFEC_MR;
  403068:	6863      	ldr	r3, [r4, #4]
		reg &= ~(AFEC_MR_TRGSEL_Msk | AFEC_MR_TRGEN | AFEC_MR_FREERUN_ON);
  40306a:	f023 038f 	bic.w	r3, r3, #143	; 0x8f
	afec->AFEC_MR = reg;
  40306e:	6063      	str	r3, [r4, #4]
  /* Configura trigger por software */
  afec_set_trigger(afec, AFEC_TRIG_SW);

  /*** Configuracao especfica do canal AFEC ***/
  struct afec_ch_config afec_ch_cfg;
  afec_ch_get_config_defaults(&afec_ch_cfg);
  403070:	a803      	add	r0, sp, #12
  403072:	4b1d      	ldr	r3, [pc, #116]	; (4030e8 <config_AFEC_pot+0xa0>)
  403074:	4798      	blx	r3
  afec_ch_cfg.gain = AFEC_GAINVALUE_0;
  403076:	2300      	movs	r3, #0
  403078:	f88d 300d 	strb.w	r3, [sp, #13]
  afec_ch_set_config(afec, afec_channel, &afec_ch_cfg);
  40307c:	b2b7      	uxth	r7, r6
  40307e:	aa03      	add	r2, sp, #12
  403080:	4639      	mov	r1, r7
  403082:	4620      	mov	r0, r4
  403084:	4b19      	ldr	r3, [pc, #100]	; (4030ec <config_AFEC_pot+0xa4>)
  403086:	4798      	blx	r3
static inline void afec_channel_set_analog_offset(Afec *const afec,
		enum afec_channel_num afec_ch, uint16_t aoffset)
{
	afec_ch_sanity_check(afec, afec_ch);

	afec->AFEC_CSELR = afec_ch;
  403088:	6667      	str	r7, [r4, #100]	; 0x64
	afec->AFEC_COCR = (aoffset & AFEC_COCR_AOFF_Msk);
  40308a:	f44f 7300 	mov.w	r3, #512	; 0x200
  40308e:	66e3      	str	r3, [r4, #108]	; 0x6c
  afec_channel_set_analog_offset(afec, afec_channel, 0x200);

  /***  Configura sensor de temperatura ***/
  struct afec_temp_sensor_config afec_temp_sensor_cfg;

  afec_temp_sensor_get_config_defaults(&afec_temp_sensor_cfg);
  403090:	a801      	add	r0, sp, #4
  403092:	4b17      	ldr	r3, [pc, #92]	; (4030f0 <config_AFEC_pot+0xa8>)
  403094:	4798      	blx	r3
  afec_temp_sensor_set_config(afec, &afec_temp_sensor_cfg);
  403096:	a901      	add	r1, sp, #4
  403098:	4620      	mov	r0, r4
  40309a:	4b16      	ldr	r3, [pc, #88]	; (4030f4 <config_AFEC_pot+0xac>)
  40309c:	4798      	blx	r3

  /* configura IRQ */
  afec_set_callback(afec, afec_channel, callback, 1);
  40309e:	2301      	movs	r3, #1
  4030a0:	4642      	mov	r2, r8
  4030a2:	4631      	mov	r1, r6
  4030a4:	4620      	mov	r0, r4
  4030a6:	4c14      	ldr	r4, [pc, #80]	; (4030f8 <config_AFEC_pot+0xb0>)
  4030a8:	47a0      	blx	r4
  NVIC_SetPriority(afec_id, 4);
  4030aa:	b26b      	sxtb	r3, r5
    \param [in]      IRQn  Interrupt number.
    \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if(IRQn < 0) {
  4030ac:	2b00      	cmp	r3, #0
  4030ae:	db0e      	blt.n	4030ce <config_AFEC_pot+0x86>
    SCB->SHPR[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
  else {
    NVIC->IP[(uint32_t)(IRQn)]            = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for device specific Interrupts  */
  4030b0:	4a12      	ldr	r2, [pc, #72]	; (4030fc <config_AFEC_pot+0xb4>)
  4030b2:	2180      	movs	r1, #128	; 0x80
  4030b4:	54d1      	strb	r1, [r2, r3]
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
  4030b6:	095b      	lsrs	r3, r3, #5
  4030b8:	f005 051f 	and.w	r5, r5, #31
  4030bc:	2201      	movs	r2, #1
  4030be:	fa02 f505 	lsl.w	r5, r2, r5
  4030c2:	4a0f      	ldr	r2, [pc, #60]	; (403100 <config_AFEC_pot+0xb8>)
  4030c4:	f842 5023 	str.w	r5, [r2, r3, lsl #2]
  NVIC_EnableIRQ(afec_id);
}
  4030c8:	b00a      	add	sp, #40	; 0x28
  4030ca:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    SCB->SHPR[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
  4030ce:	f005 010f 	and.w	r1, r5, #15
  4030d2:	4a0c      	ldr	r2, [pc, #48]	; (403104 <config_AFEC_pot+0xbc>)
  4030d4:	440a      	add	r2, r1
  4030d6:	2180      	movs	r1, #128	; 0x80
  4030d8:	7611      	strb	r1, [r2, #24]
  4030da:	e7ec      	b.n	4030b6 <config_AFEC_pot+0x6e>
  4030dc:	004007b5 	.word	0x004007b5
  4030e0:	004005e5 	.word	0x004005e5
  4030e4:	00400635 	.word	0x00400635
  4030e8:	00400615 	.word	0x00400615
  4030ec:	004005a1 	.word	0x004005a1
  4030f0:	0040061f 	.word	0x0040061f
  4030f4:	004005d1 	.word	0x004005d1
  4030f8:	00400735 	.word	0x00400735
  4030fc:	e000e400 	.word	0xe000e400
  403100:	e000e100 	.word	0xe000e100
  403104:	e000ecfc 	.word	0xe000ecfc

00403108 <usart_serial_getchar>:
 * \param p_usart   Base address of the USART instance.
 * \param data   Data to read
 *
 */
static inline void usart_serial_getchar(usart_if p_usart, uint8_t *data)
{
  403108:	b5f0      	push	{r4, r5, r6, r7, lr}
  40310a:	b083      	sub	sp, #12
  40310c:	4605      	mov	r5, r0
  40310e:	460c      	mov	r4, r1
	uint32_t val = 0;
  403110:	2300      	movs	r3, #0
  403112:	9301      	str	r3, [sp, #4]
	if (UART == (Uart*)p_usart) {
		while (uart_read((Uart*)p_usart, data));
	}
#else
# ifdef UART0
	if (UART0 == (Uart*)p_usart) {
  403114:	4b2a      	ldr	r3, [pc, #168]	; (4031c0 <usart_serial_getchar+0xb8>)
  403116:	4298      	cmp	r0, r3
  403118:	d013      	beq.n	403142 <usart_serial_getchar+0x3a>
		while (uart_read((Uart*)p_usart, data));
	}
# endif
# ifdef UART1
	if (UART1 == (Uart*)p_usart) {
  40311a:	4b2a      	ldr	r3, [pc, #168]	; (4031c4 <usart_serial_getchar+0xbc>)
  40311c:	4298      	cmp	r0, r3
  40311e:	d018      	beq.n	403152 <usart_serial_getchar+0x4a>
		while (uart_read((Uart*)p_usart, data));
	}
# endif
# ifdef UART2
	if (UART2 == (Uart*)p_usart) {
  403120:	4b29      	ldr	r3, [pc, #164]	; (4031c8 <usart_serial_getchar+0xc0>)
  403122:	4298      	cmp	r0, r3
  403124:	d01d      	beq.n	403162 <usart_serial_getchar+0x5a>
		while (uart_read((Uart*)p_usart, data));
	}
# endif
# ifdef UART3
	if (UART3 == (Uart*)p_usart) {
  403126:	4b29      	ldr	r3, [pc, #164]	; (4031cc <usart_serial_getchar+0xc4>)
  403128:	429d      	cmp	r5, r3
  40312a:	d022      	beq.n	403172 <usart_serial_getchar+0x6a>
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
  40312c:	4b28      	ldr	r3, [pc, #160]	; (4031d0 <usart_serial_getchar+0xc8>)
  40312e:	429d      	cmp	r5, r3
  403130:	d027      	beq.n	403182 <usart_serial_getchar+0x7a>
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
  403132:	4b28      	ldr	r3, [pc, #160]	; (4031d4 <usart_serial_getchar+0xcc>)
  403134:	429d      	cmp	r5, r3
  403136:	d02e      	beq.n	403196 <usart_serial_getchar+0x8e>
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
# endif
# ifdef USART2
	if (USART2 == p_usart) {
  403138:	4b27      	ldr	r3, [pc, #156]	; (4031d8 <usart_serial_getchar+0xd0>)
  40313a:	429d      	cmp	r5, r3
  40313c:	d035      	beq.n	4031aa <usart_serial_getchar+0xa2>
		*data = (uint8_t)(val & 0xFF);
	}
# endif
#endif /* ifdef USART */

}
  40313e:	b003      	add	sp, #12
  403140:	bdf0      	pop	{r4, r5, r6, r7, pc}
		while (uart_read((Uart*)p_usart, data));
  403142:	461f      	mov	r7, r3
  403144:	4e25      	ldr	r6, [pc, #148]	; (4031dc <usart_serial_getchar+0xd4>)
  403146:	4621      	mov	r1, r4
  403148:	4638      	mov	r0, r7
  40314a:	47b0      	blx	r6
  40314c:	2800      	cmp	r0, #0
  40314e:	d1fa      	bne.n	403146 <usart_serial_getchar+0x3e>
  403150:	e7e9      	b.n	403126 <usart_serial_getchar+0x1e>
		while (uart_read((Uart*)p_usart, data));
  403152:	461f      	mov	r7, r3
  403154:	4e21      	ldr	r6, [pc, #132]	; (4031dc <usart_serial_getchar+0xd4>)
  403156:	4621      	mov	r1, r4
  403158:	4638      	mov	r0, r7
  40315a:	47b0      	blx	r6
  40315c:	2800      	cmp	r0, #0
  40315e:	d1fa      	bne.n	403156 <usart_serial_getchar+0x4e>
  403160:	e7e4      	b.n	40312c <usart_serial_getchar+0x24>
		while (uart_read((Uart*)p_usart, data));
  403162:	461f      	mov	r7, r3
  403164:	4e1d      	ldr	r6, [pc, #116]	; (4031dc <usart_serial_getchar+0xd4>)
  403166:	4621      	mov	r1, r4
  403168:	4638      	mov	r0, r7
  40316a:	47b0      	blx	r6
  40316c:	2800      	cmp	r0, #0
  40316e:	d1fa      	bne.n	403166 <usart_serial_getchar+0x5e>
  403170:	e7df      	b.n	403132 <usart_serial_getchar+0x2a>
		while (uart_read((Uart*)p_usart, data));
  403172:	461f      	mov	r7, r3
  403174:	4e19      	ldr	r6, [pc, #100]	; (4031dc <usart_serial_getchar+0xd4>)
  403176:	4621      	mov	r1, r4
  403178:	4638      	mov	r0, r7
  40317a:	47b0      	blx	r6
  40317c:	2800      	cmp	r0, #0
  40317e:	d1fa      	bne.n	403176 <usart_serial_getchar+0x6e>
  403180:	e7da      	b.n	403138 <usart_serial_getchar+0x30>
		while (usart_read(p_usart, &val));
  403182:	461e      	mov	r6, r3
  403184:	4d16      	ldr	r5, [pc, #88]	; (4031e0 <usart_serial_getchar+0xd8>)
  403186:	a901      	add	r1, sp, #4
  403188:	4630      	mov	r0, r6
  40318a:	47a8      	blx	r5
  40318c:	2800      	cmp	r0, #0
  40318e:	d1fa      	bne.n	403186 <usart_serial_getchar+0x7e>
		*data = (uint8_t)(val & 0xFF);
  403190:	9b01      	ldr	r3, [sp, #4]
  403192:	7023      	strb	r3, [r4, #0]
  403194:	e7d3      	b.n	40313e <usart_serial_getchar+0x36>
		while (usart_read(p_usart, &val));
  403196:	461e      	mov	r6, r3
  403198:	4d11      	ldr	r5, [pc, #68]	; (4031e0 <usart_serial_getchar+0xd8>)
  40319a:	a901      	add	r1, sp, #4
  40319c:	4630      	mov	r0, r6
  40319e:	47a8      	blx	r5
  4031a0:	2800      	cmp	r0, #0
  4031a2:	d1fa      	bne.n	40319a <usart_serial_getchar+0x92>
		*data = (uint8_t)(val & 0xFF);
  4031a4:	9b01      	ldr	r3, [sp, #4]
  4031a6:	7023      	strb	r3, [r4, #0]
  4031a8:	e7c9      	b.n	40313e <usart_serial_getchar+0x36>
		while (usart_read(p_usart, &val));
  4031aa:	461e      	mov	r6, r3
  4031ac:	4d0c      	ldr	r5, [pc, #48]	; (4031e0 <usart_serial_getchar+0xd8>)
  4031ae:	a901      	add	r1, sp, #4
  4031b0:	4630      	mov	r0, r6
  4031b2:	47a8      	blx	r5
  4031b4:	2800      	cmp	r0, #0
  4031b6:	d1fa      	bne.n	4031ae <usart_serial_getchar+0xa6>
		*data = (uint8_t)(val & 0xFF);
  4031b8:	9b01      	ldr	r3, [sp, #4]
  4031ba:	7023      	strb	r3, [r4, #0]
}
  4031bc:	e7bf      	b.n	40313e <usart_serial_getchar+0x36>
  4031be:	bf00      	nop
  4031c0:	400e0800 	.word	0x400e0800
  4031c4:	400e0a00 	.word	0x400e0a00
  4031c8:	400e1a00 	.word	0x400e1a00
  4031cc:	400e1c00 	.word	0x400e1c00
  4031d0:	40024000 	.word	0x40024000
  4031d4:	40028000 	.word	0x40028000
  4031d8:	4002c000 	.word	0x4002c000
  4031dc:	00400d61 	.word	0x00400d61
  4031e0:	00400e77 	.word	0x00400e77

004031e4 <vApplicationStackOverflowHook>:
signed char *pcTaskName) {
  4031e4:	b508      	push	{r3, lr}
	printf("stack overflow %x %s\r\n", pxTask, (portCHAR *)pcTaskName);
  4031e6:	460a      	mov	r2, r1
  4031e8:	4601      	mov	r1, r0
  4031ea:	4802      	ldr	r0, [pc, #8]	; (4031f4 <vApplicationStackOverflowHook+0x10>)
  4031ec:	4b02      	ldr	r3, [pc, #8]	; (4031f8 <vApplicationStackOverflowHook+0x14>)
  4031ee:	4798      	blx	r3
  4031f0:	e7fe      	b.n	4031f0 <vApplicationStackOverflowHook+0xc>
  4031f2:	bf00      	nop
  4031f4:	004094b8 	.word	0x004094b8
  4031f8:	00404289 	.word	0x00404289

004031fc <vApplicationTickHook>:
extern void vApplicationTickHook(void) { }
  4031fc:	4770      	bx	lr

004031fe <vApplicationMallocFailedHook>:

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
  4031fe:	f04f 0380 	mov.w	r3, #128	; 0x80
  403202:	b672      	cpsid	i
  403204:	f383 8811 	msr	BASEPRI, r3
  403208:	f3bf 8f6f 	isb	sy
  40320c:	f3bf 8f4f 	dsb	sy
  403210:	b662      	cpsie	i
  403212:	e7fe      	b.n	403212 <vApplicationMallocFailedHook+0x14>

00403214 <configure_pio_input>:
void configure_pio_input(Pio *pio, const pio_type_t ul_type, const uint32_t ul_mask, const uint32_t ul_attribute, uint32_t ul_id){
  403214:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  403216:	4604      	mov	r4, r0
  403218:	460e      	mov	r6, r1
  40321a:	4615      	mov	r5, r2
  40321c:	461f      	mov	r7, r3
	pmc_enable_periph_clk(ul_id);
  40321e:	9806      	ldr	r0, [sp, #24]
  403220:	4b06      	ldr	r3, [pc, #24]	; (40323c <configure_pio_input+0x28>)
  403222:	4798      	blx	r3
	pio_configure(pio, ul_type, ul_mask, ul_attribute);
  403224:	463b      	mov	r3, r7
  403226:	462a      	mov	r2, r5
  403228:	4631      	mov	r1, r6
  40322a:	4620      	mov	r0, r4
  40322c:	4e04      	ldr	r6, [pc, #16]	; (403240 <configure_pio_input+0x2c>)
  40322e:	47b0      	blx	r6
	pio_set_debounce_filter(pio, ul_mask, 60);
  403230:	223c      	movs	r2, #60	; 0x3c
  403232:	4629      	mov	r1, r5
  403234:	4620      	mov	r0, r4
  403236:	4b03      	ldr	r3, [pc, #12]	; (403244 <configure_pio_input+0x30>)
  403238:	4798      	blx	r3
  40323a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  40323c:	00400c51 	.word	0x00400c51
  403240:	0040093d 	.word	0x0040093d
  403244:	00400819 	.word	0x00400819

00403248 <configure_interruption>:
void configure_interruption(Pio *pio, uint32_t ul_id, const uint32_t ul_mask,  uint32_t ul_attr, void (*p_handler) (uint32_t, uint32_t), uint32_t priority){
  403248:	b5f0      	push	{r4, r5, r6, r7, lr}
  40324a:	b083      	sub	sp, #12
  40324c:	4605      	mov	r5, r0
  40324e:	460c      	mov	r4, r1
  403250:	4616      	mov	r6, r2
	pio_handler_set(pio, ul_id, ul_mask , ul_attr, p_handler);
  403252:	9f08      	ldr	r7, [sp, #32]
  403254:	9700      	str	r7, [sp, #0]
  403256:	4f12      	ldr	r7, [pc, #72]	; (4032a0 <configure_interruption+0x58>)
  403258:	47b8      	blx	r7
	pio_enable_interrupt(pio, ul_mask);
  40325a:	4631      	mov	r1, r6
  40325c:	4628      	mov	r0, r5
  40325e:	4b11      	ldr	r3, [pc, #68]	; (4032a4 <configure_interruption+0x5c>)
  403260:	4798      	blx	r3
	pio_get_interrupt_status(pio);
  403262:	4628      	mov	r0, r5
  403264:	4b10      	ldr	r3, [pc, #64]	; (4032a8 <configure_interruption+0x60>)
  403266:	4798      	blx	r3
	NVIC_EnableIRQ(ul_id);
  403268:	b262      	sxtb	r2, r4
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
  40326a:	0950      	lsrs	r0, r2, #5
  40326c:	b2e4      	uxtb	r4, r4
  40326e:	f004 011f 	and.w	r1, r4, #31
  403272:	2301      	movs	r3, #1
  403274:	408b      	lsls	r3, r1
  403276:	490d      	ldr	r1, [pc, #52]	; (4032ac <configure_interruption+0x64>)
  403278:	f841 3020 	str.w	r3, [r1, r0, lsl #2]
  if(IRQn < 0) {
  40327c:	2a00      	cmp	r2, #0
  40327e:	db06      	blt.n	40328e <configure_interruption+0x46>
    NVIC->IP[(uint32_t)(IRQn)]            = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for device specific Interrupts  */
  403280:	9b09      	ldr	r3, [sp, #36]	; 0x24
  403282:	015b      	lsls	r3, r3, #5
  403284:	b2db      	uxtb	r3, r3
  403286:	490a      	ldr	r1, [pc, #40]	; (4032b0 <configure_interruption+0x68>)
  403288:	548b      	strb	r3, [r1, r2]
}
  40328a:	b003      	add	sp, #12
  40328c:	bdf0      	pop	{r4, r5, r6, r7, pc}
    SCB->SHPR[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
  40328e:	f004 040f 	and.w	r4, r4, #15
  403292:	9b09      	ldr	r3, [sp, #36]	; 0x24
  403294:	015a      	lsls	r2, r3, #5
  403296:	b2d2      	uxtb	r2, r2
  403298:	4b06      	ldr	r3, [pc, #24]	; (4032b4 <configure_interruption+0x6c>)
  40329a:	551a      	strb	r2, [r3, r4]
  40329c:	e7f5      	b.n	40328a <configure_interruption+0x42>
  40329e:	bf00      	nop
  4032a0:	00400a5d 	.word	0x00400a5d
  4032a4:	004009ff 	.word	0x004009ff
  4032a8:	00400a03 	.word	0x00400a03
  4032ac:	e000e100 	.word	0xe000e100
  4032b0:	e000e400 	.word	0xe000e400
  4032b4:	e000ed14 	.word	0xe000ed14

004032b8 <io_init>:
void io_init(void) {
  4032b8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  4032bc:	b083      	sub	sp, #12
	pmc_enable_periph_clk(LED_PIO_ID);
  4032be:	200c      	movs	r0, #12
  4032c0:	4c2e      	ldr	r4, [pc, #184]	; (40337c <io_init+0xc4>)
  4032c2:	47a0      	blx	r4
	pmc_enable_periph_clk(BUT_PIO_ID);
  4032c4:	2010      	movs	r0, #16
  4032c6:	47a0      	blx	r4
	pmc_enable_periph_clk(BUT1_PIO_ID);
  4032c8:	200a      	movs	r0, #10
  4032ca:	47a0      	blx	r4
	pio_configure(LED_PIO, PIO_OUTPUT_0, LED_IDX_MASK, PIO_DEFAULT | PIO_DEBOUNCE);
  4032cc:	2308      	movs	r3, #8
  4032ce:	f44f 7280 	mov.w	r2, #256	; 0x100
  4032d2:	f04f 5140 	mov.w	r1, #805306368	; 0x30000000
  4032d6:	482a      	ldr	r0, [pc, #168]	; (403380 <io_init+0xc8>)
  4032d8:	4c2a      	ldr	r4, [pc, #168]	; (403384 <io_init+0xcc>)
  4032da:	47a0      	blx	r4
	configure_pio_input(BUT_PIO, PIO_INPUT, BUT_IDX_MASK, PIO_PULLUP|PIO_DEBOUNCE, BUT_PIO_ID);
  4032dc:	4c2a      	ldr	r4, [pc, #168]	; (403388 <io_init+0xd0>)
  4032de:	2710      	movs	r7, #16
  4032e0:	9700      	str	r7, [sp, #0]
  4032e2:	2309      	movs	r3, #9
  4032e4:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
  4032e8:	f04f 5120 	mov.w	r1, #671088640	; 0x28000000
  4032ec:	4620      	mov	r0, r4
  4032ee:	f8df 90b0 	ldr.w	r9, [pc, #176]	; 4033a0 <io_init+0xe8>
  4032f2:	47c8      	blx	r9
	configure_interruption(BUT_PIO, BUT_PIO_ID, BUT_IDX_MASK, PIO_IT_EDGE, but_amarelo_callback, 4);
  4032f4:	f04f 0804 	mov.w	r8, #4
  4032f8:	f8cd 8004 	str.w	r8, [sp, #4]
  4032fc:	4b23      	ldr	r3, [pc, #140]	; (40338c <io_init+0xd4>)
  4032fe:	9300      	str	r3, [sp, #0]
  403300:	2340      	movs	r3, #64	; 0x40
  403302:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
  403306:	4639      	mov	r1, r7
  403308:	4620      	mov	r0, r4
  40330a:	4e21      	ldr	r6, [pc, #132]	; (403390 <io_init+0xd8>)
  40330c:	47b0      	blx	r6
	configure_pio_input(BUT1_PIO, PIO_INPUT, BUT1_IDX_MASK, PIO_PULLUP|PIO_DEBOUNCE, BUT1_PIO_ID);
  40330e:	f5a4 64c0 	sub.w	r4, r4, #1536	; 0x600
  403312:	250a      	movs	r5, #10
  403314:	9500      	str	r5, [sp, #0]
  403316:	2309      	movs	r3, #9
  403318:	2240      	movs	r2, #64	; 0x40
  40331a:	f04f 5120 	mov.w	r1, #671088640	; 0x28000000
  40331e:	4620      	mov	r0, r4
  403320:	47c8      	blx	r9
	configure_interruption(BUT1_PIO, BUT1_PIO_ID, BUT1_IDX_MASK, PIO_IT_EDGE, but_verde_callback, 4);
  403322:	f8cd 8004 	str.w	r8, [sp, #4]
  403326:	4b1b      	ldr	r3, [pc, #108]	; (403394 <io_init+0xdc>)
  403328:	9300      	str	r3, [sp, #0]
  40332a:	2340      	movs	r3, #64	; 0x40
  40332c:	461a      	mov	r2, r3
  40332e:	4629      	mov	r1, r5
  403330:	4620      	mov	r0, r4
  403332:	47b0      	blx	r6
	configure_pio_input(BUT2_PIO, PIO_INPUT, BUT2_IDX_MASK, PIO_PULLUP|PIO_DEBOUNCE, BUT2_PIO_ID);
  403334:	9500      	str	r5, [sp, #0]
  403336:	2309      	movs	r3, #9
  403338:	2208      	movs	r2, #8
  40333a:	f04f 5120 	mov.w	r1, #671088640	; 0x28000000
  40333e:	4620      	mov	r0, r4
  403340:	47c8      	blx	r9
	configure_interruption(BUT2_PIO, BUT2_PIO_ID, BUT2_IDX_MASK, PIO_IT_EDGE, but_vermelho_callback, 4);
  403342:	f8cd 8004 	str.w	r8, [sp, #4]
  403346:	4b14      	ldr	r3, [pc, #80]	; (403398 <io_init+0xe0>)
  403348:	9300      	str	r3, [sp, #0]
  40334a:	2340      	movs	r3, #64	; 0x40
  40334c:	2208      	movs	r2, #8
  40334e:	4629      	mov	r1, r5
  403350:	4620      	mov	r0, r4
  403352:	47b0      	blx	r6
	configure_pio_input(BUT3_PIO, PIO_INPUT, BUT3_IDX_MASK, PIO_PULLUP|PIO_DEBOUNCE, BUT3_PIO_ID);
  403354:	9500      	str	r5, [sp, #0]
  403356:	2309      	movs	r3, #9
  403358:	463a      	mov	r2, r7
  40335a:	f04f 5120 	mov.w	r1, #671088640	; 0x28000000
  40335e:	4620      	mov	r0, r4
  403360:	47c8      	blx	r9
	configure_interruption(BUT3_PIO, BUT3_PIO_ID, BUT3_IDX_MASK, PIO_IT_EDGE, but_azul_callback, 4);
  403362:	f8cd 8004 	str.w	r8, [sp, #4]
  403366:	4b0d      	ldr	r3, [pc, #52]	; (40339c <io_init+0xe4>)
  403368:	9300      	str	r3, [sp, #0]
  40336a:	2340      	movs	r3, #64	; 0x40
  40336c:	463a      	mov	r2, r7
  40336e:	4629      	mov	r1, r5
  403370:	4620      	mov	r0, r4
  403372:	47b0      	blx	r6
}
  403374:	b003      	add	sp, #12
  403376:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  40337a:	bf00      	nop
  40337c:	00400c51 	.word	0x00400c51
  403380:	400e1200 	.word	0x400e1200
  403384:	0040093d 	.word	0x0040093d
  403388:	400e1400 	.word	0x400e1400
  40338c:	00402d95 	.word	0x00402d95
  403390:	00403249 	.word	0x00403249
  403394:	00402dd9 	.word	0x00402dd9
  403398:	00402e1d 	.word	0x00402e1d
  40339c:	00402e61 	.word	0x00402e61
  4033a0:	00403215 	.word	0x00403215

004033a4 <usart_put_string>:
void usart_put_string(Usart *usart, char str[]) {
  4033a4:	b538      	push	{r3, r4, r5, lr}
  4033a6:	4605      	mov	r5, r0
  4033a8:	460c      	mov	r4, r1
	usart_serial_write_packet(usart, str, strlen(str));
  4033aa:	4608      	mov	r0, r1
  4033ac:	4b03      	ldr	r3, [pc, #12]	; (4033bc <usart_put_string+0x18>)
  4033ae:	4798      	blx	r3
  4033b0:	4602      	mov	r2, r0
  4033b2:	4621      	mov	r1, r4
  4033b4:	4628      	mov	r0, r5
  4033b6:	4b02      	ldr	r3, [pc, #8]	; (4033c0 <usart_put_string+0x1c>)
  4033b8:	4798      	blx	r3
  4033ba:	bd38      	pop	{r3, r4, r5, pc}
  4033bc:	00404541 	.word	0x00404541
  4033c0:	0040021d 	.word	0x0040021d

004033c4 <usart_get_string>:
int usart_get_string(Usart *usart, char buffer[], int bufferlen, uint timeout_ms) {
  4033c4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  4033c8:	b082      	sub	sp, #8
  4033ca:	4689      	mov	r9, r1
	while( (timecounter > 0) && (counter < bufferlen - 1)) {
  4033cc:	b1c3      	cbz	r3, 403400 <usart_get_string+0x3c>
  4033ce:	4680      	mov	r8, r0
  4033d0:	461d      	mov	r5, r3
  4033d2:	1e56      	subs	r6, r2, #1
  4033d4:	d01c      	beq.n	403410 <usart_get_string+0x4c>
  4033d6:	2400      	movs	r4, #0
		if(usart_read(usart, &rx) == 0) {
  4033d8:	4f0e      	ldr	r7, [pc, #56]	; (403414 <usart_get_string+0x50>)
			vTaskDelay(1);
  4033da:	f8df a03c 	ldr.w	sl, [pc, #60]	; 403418 <usart_get_string+0x54>
  4033de:	e005      	b.n	4033ec <usart_get_string+0x28>
			timecounter--;
  4033e0:	3d01      	subs	r5, #1
			vTaskDelay(1);
  4033e2:	2001      	movs	r0, #1
  4033e4:	47d0      	blx	sl
	while( (timecounter > 0) && (counter < bufferlen - 1)) {
  4033e6:	b165      	cbz	r5, 403402 <usart_get_string+0x3e>
  4033e8:	42b4      	cmp	r4, r6
  4033ea:	d20a      	bcs.n	403402 <usart_get_string+0x3e>
		if(usart_read(usart, &rx) == 0) {
  4033ec:	a901      	add	r1, sp, #4
  4033ee:	4640      	mov	r0, r8
  4033f0:	47b8      	blx	r7
  4033f2:	2800      	cmp	r0, #0
  4033f4:	d1f4      	bne.n	4033e0 <usart_get_string+0x1c>
			buffer[counter++] = rx;
  4033f6:	9b01      	ldr	r3, [sp, #4]
  4033f8:	f809 3004 	strb.w	r3, [r9, r4]
  4033fc:	3401      	adds	r4, #1
  4033fe:	e7f2      	b.n	4033e6 <usart_get_string+0x22>
	uint32_t counter = 0;
  403400:	2400      	movs	r4, #0
	buffer[counter] = 0x00;
  403402:	2300      	movs	r3, #0
  403404:	f809 3004 	strb.w	r3, [r9, r4]
}
  403408:	4620      	mov	r0, r4
  40340a:	b002      	add	sp, #8
  40340c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
	uint32_t counter = 0;
  403410:	4634      	mov	r4, r6
  403412:	e7f6      	b.n	403402 <usart_get_string+0x3e>
  403414:	00400e77 	.word	0x00400e77
  403418:	00402335 	.word	0x00402335

0040341c <usart_send_command>:
char buffer_tx[], int timeout) {
  40341c:	b570      	push	{r4, r5, r6, lr}
  40341e:	4604      	mov	r4, r0
  403420:	460d      	mov	r5, r1
  403422:	4616      	mov	r6, r2
	usart_put_string(usart, buffer_tx);
  403424:	4619      	mov	r1, r3
  403426:	4b04      	ldr	r3, [pc, #16]	; (403438 <usart_send_command+0x1c>)
  403428:	4798      	blx	r3
	usart_get_string(usart, buffer_rx, bufferlen, timeout);
  40342a:	9b04      	ldr	r3, [sp, #16]
  40342c:	4632      	mov	r2, r6
  40342e:	4629      	mov	r1, r5
  403430:	4620      	mov	r0, r4
  403432:	4c02      	ldr	r4, [pc, #8]	; (40343c <usart_send_command+0x20>)
  403434:	47a0      	blx	r4
  403436:	bd70      	pop	{r4, r5, r6, pc}
  403438:	004033a5 	.word	0x004033a5
  40343c:	004033c5 	.word	0x004033c5

00403440 <config_usart0>:
void config_usart0(void) {
  403440:	b5f0      	push	{r4, r5, r6, r7, lr}
  403442:	b087      	sub	sp, #28
 *
 * \param ul_id Id (number) of the peripheral clock.
 */
static inline void sysclk_enable_peripheral_clock(uint32_t ul_id)
{
	pmc_enable_periph_clk(ul_id);
  403444:	200d      	movs	r0, #13
  403446:	4c17      	ldr	r4, [pc, #92]	; (4034a4 <config_usart0+0x64>)
  403448:	47a0      	blx	r4
	usart_settings.baudrate = opt->baudrate;
  40344a:	f44f 5316 	mov.w	r3, #9600	; 0x2580
  40344e:	9300      	str	r3, [sp, #0]
	usart_settings.char_length = opt->charlength;
  403450:	23c0      	movs	r3, #192	; 0xc0
  403452:	9301      	str	r3, [sp, #4]
	usart_settings.parity_type = opt->paritytype;
  403454:	f44f 6300 	mov.w	r3, #2048	; 0x800
  403458:	9302      	str	r3, [sp, #8]
	usart_settings.stop_bits= opt->stopbits;
  40345a:	2500      	movs	r5, #0
  40345c:	9503      	str	r5, [sp, #12]
	usart_settings.channel_mode= US_MR_CHMODE_NORMAL;
  40345e:	9504      	str	r5, [sp, #16]
  403460:	200d      	movs	r0, #13
  403462:	47a0      	blx	r4
		usart_init_rs232(p_usart, &usart_settings,
  403464:	4c10      	ldr	r4, [pc, #64]	; (4034a8 <config_usart0+0x68>)
  403466:	4a11      	ldr	r2, [pc, #68]	; (4034ac <config_usart0+0x6c>)
  403468:	4669      	mov	r1, sp
  40346a:	4620      	mov	r0, r4
  40346c:	4b10      	ldr	r3, [pc, #64]	; (4034b0 <config_usart0+0x70>)
  40346e:	4798      	blx	r3
		usart_enable_tx(p_usart);
  403470:	4620      	mov	r0, r4
  403472:	4f10      	ldr	r7, [pc, #64]	; (4034b4 <config_usart0+0x74>)
  403474:	47b8      	blx	r7
		usart_enable_rx(p_usart);
  403476:	4620      	mov	r0, r4
  403478:	4e0f      	ldr	r6, [pc, #60]	; (4034b8 <config_usart0+0x78>)
  40347a:	47b0      	blx	r6
	usart_enable_tx(USART0);
  40347c:	4620      	mov	r0, r4
  40347e:	47b8      	blx	r7
	usart_enable_rx(USART0);
  403480:	4620      	mov	r0, r4
  403482:	47b0      	blx	r6
	pio_configure(PIOB, PIO_PERIPH_C, (1 << 0), PIO_DEFAULT);
  403484:	4e0d      	ldr	r6, [pc, #52]	; (4034bc <config_usart0+0x7c>)
  403486:	462b      	mov	r3, r5
  403488:	2201      	movs	r2, #1
  40348a:	f04f 51c0 	mov.w	r1, #402653184	; 0x18000000
  40348e:	4630      	mov	r0, r6
  403490:	4c0b      	ldr	r4, [pc, #44]	; (4034c0 <config_usart0+0x80>)
  403492:	47a0      	blx	r4
	pio_configure(PIOB, PIO_PERIPH_C, (1 << 1), PIO_DEFAULT);
  403494:	462b      	mov	r3, r5
  403496:	2202      	movs	r2, #2
  403498:	f04f 51c0 	mov.w	r1, #402653184	; 0x18000000
  40349c:	4630      	mov	r0, r6
  40349e:	47a0      	blx	r4
}
  4034a0:	b007      	add	sp, #28
  4034a2:	bdf0      	pop	{r4, r5, r6, r7, pc}
  4034a4:	00400c51 	.word	0x00400c51
  4034a8:	40024000 	.word	0x40024000
  4034ac:	08f0d180 	.word	0x08f0d180
  4034b0:	00400df9 	.word	0x00400df9
  4034b4:	00400e4d 	.word	0x00400e4d
  4034b8:	00400e53 	.word	0x00400e53
  4034bc:	400e1000 	.word	0x400e1000
  4034c0:	0040093d 	.word	0x0040093d

004034c4 <hc05_init>:
int hc05_init(void) {
  4034c4:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  4034c8:	b0a3      	sub	sp, #140	; 0x8c
	usart_send_command(USART_COM, buffer_rx, 1000, "AT", 100);
  4034ca:	f8df 8090 	ldr.w	r8, [pc, #144]	; 40355c <hc05_init+0x98>
  4034ce:	4e1e      	ldr	r6, [pc, #120]	; (403548 <hc05_init+0x84>)
  4034d0:	f04f 0964 	mov.w	r9, #100	; 0x64
  4034d4:	f8cd 9000 	str.w	r9, [sp]
  4034d8:	4643      	mov	r3, r8
  4034da:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
  4034de:	a902      	add	r1, sp, #8
  4034e0:	4630      	mov	r0, r6
  4034e2:	4d1a      	ldr	r5, [pc, #104]	; (40354c <hc05_init+0x88>)
  4034e4:	47a8      	blx	r5
	vTaskDelay( 500 / portTICK_PERIOD_MS);
  4034e6:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
  4034ea:	4c19      	ldr	r4, [pc, #100]	; (403550 <hc05_init+0x8c>)
  4034ec:	47a0      	blx	r4
	usart_send_command(USART_COM, buffer_rx, 1000, "AT", 100);
  4034ee:	f8cd 9000 	str.w	r9, [sp]
  4034f2:	4643      	mov	r3, r8
  4034f4:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
  4034f8:	a902      	add	r1, sp, #8
  4034fa:	4630      	mov	r0, r6
  4034fc:	47a8      	blx	r5
	vTaskDelay( 500 / portTICK_PERIOD_MS);
  4034fe:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
  403502:	47a0      	blx	r4
	usart_send_command(USART_COM, buffer_rx, 1000, "AT+NAMEGuerreiros", 1000);
  403504:	f44f 777a 	mov.w	r7, #1000	; 0x3e8
  403508:	9700      	str	r7, [sp, #0]
  40350a:	4b12      	ldr	r3, [pc, #72]	; (403554 <hc05_init+0x90>)
  40350c:	463a      	mov	r2, r7
  40350e:	a902      	add	r1, sp, #8
  403510:	4630      	mov	r0, r6
  403512:	47a8      	blx	r5
	vTaskDelay( 500 / portTICK_PERIOD_MS);
  403514:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
  403518:	47a0      	blx	r4
	usart_send_command(USART_COM, buffer_rx, 1000, "AT", 100);
  40351a:	f8cd 9000 	str.w	r9, [sp]
  40351e:	4643      	mov	r3, r8
  403520:	463a      	mov	r2, r7
  403522:	a902      	add	r1, sp, #8
  403524:	4630      	mov	r0, r6
  403526:	47a8      	blx	r5
	vTaskDelay( 500 / portTICK_PERIOD_MS);
  403528:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
  40352c:	47a0      	blx	r4
	usart_send_command(USART_COM, buffer_rx, 1000, "AT+PIN1234", 1000);
  40352e:	9700      	str	r7, [sp, #0]
  403530:	4b09      	ldr	r3, [pc, #36]	; (403558 <hc05_init+0x94>)
  403532:	463a      	mov	r2, r7
  403534:	a902      	add	r1, sp, #8
  403536:	4630      	mov	r0, r6
  403538:	47a8      	blx	r5
	vTaskDelay( 500 / portTICK_PERIOD_MS);
  40353a:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
  40353e:	47a0      	blx	r4
}
  403540:	b023      	add	sp, #140	; 0x8c
  403542:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  403546:	bf00      	nop
  403548:	40024000 	.word	0x40024000
  40354c:	0040341d 	.word	0x0040341d
  403550:	00402335 	.word	0x00402335
  403554:	0040931c 	.word	0x0040931c
  403558:	00409330 	.word	0x00409330
  40355c:	00409318 	.word	0x00409318

00403560 <TC1_Handler>:
void TC1_Handler(void) {
  403560:	b500      	push	{lr}
  403562:	b083      	sub	sp, #12
	ul_dummy = tc_get_status(TC0, 1);
  403564:	2101      	movs	r1, #1
  403566:	4808      	ldr	r0, [pc, #32]	; (403588 <TC1_Handler+0x28>)
  403568:	4b08      	ldr	r3, [pc, #32]	; (40358c <TC1_Handler+0x2c>)
  40356a:	4798      	blx	r3
  40356c:	9001      	str	r0, [sp, #4]
	UNUSED(ul_dummy);
  40356e:	9b01      	ldr	r3, [sp, #4]
	afec->AFEC_CHER = (afec_ch == AFEC_CHANNEL_ALL) ?
  403570:	4b07      	ldr	r3, [pc, #28]	; (403590 <TC1_Handler+0x30>)
  403572:	2120      	movs	r1, #32
  403574:	6159      	str	r1, [r3, #20]
	afec->AFEC_CR = AFEC_CR_START;
  403576:	2202      	movs	r2, #2
  403578:	601a      	str	r2, [r3, #0]
	afec->AFEC_CHER = (afec_ch == AFEC_CHANNEL_ALL) ?
  40357a:	f5a3 3320 	sub.w	r3, r3, #163840	; 0x28000
  40357e:	6159      	str	r1, [r3, #20]
	afec->AFEC_CR = AFEC_CR_START;
  403580:	601a      	str	r2, [r3, #0]
}
  403582:	b003      	add	sp, #12
  403584:	f85d fb04 	ldr.w	pc, [sp], #4
  403588:	4000c000 	.word	0x4000c000
  40358c:	00400cd7 	.word	0x00400cd7
  403590:	40064000 	.word	0x40064000

00403594 <TC_init>:



void TC_init(Tc *TC, int ID_TC, int TC_CHANNEL, int freq) {
  403594:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  403598:	b085      	sub	sp, #20
  40359a:	4606      	mov	r6, r0
  40359c:	460c      	mov	r4, r1
  40359e:	4617      	mov	r7, r2
  4035a0:	4698      	mov	r8, r3
	uint32_t ul_div;
	uint32_t ul_tcclks;
	uint32_t ul_sysclk = sysclk_get_cpu_hz();

	pmc_enable_periph_clk(ID_TC);
  4035a2:	4608      	mov	r0, r1
  4035a4:	4b1c      	ldr	r3, [pc, #112]	; (403618 <TC_init+0x84>)
  4035a6:	4798      	blx	r3

	tc_find_mck_divisor(freq, ul_sysclk, &ul_div, &ul_tcclks, ul_sysclk);
  4035a8:	4d1c      	ldr	r5, [pc, #112]	; (40361c <TC_init+0x88>)
  4035aa:	9500      	str	r5, [sp, #0]
  4035ac:	ab02      	add	r3, sp, #8
  4035ae:	aa03      	add	r2, sp, #12
  4035b0:	4629      	mov	r1, r5
  4035b2:	4640      	mov	r0, r8
  4035b4:	f8df 9080 	ldr.w	r9, [pc, #128]	; 403638 <TC_init+0xa4>
  4035b8:	47c8      	blx	r9
	tc_init(TC, TC_CHANNEL, ul_tcclks | TC_CMR_CPCTRG);
  4035ba:	9a02      	ldr	r2, [sp, #8]
  4035bc:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
  4035c0:	4639      	mov	r1, r7
  4035c2:	4630      	mov	r0, r6
  4035c4:	4b16      	ldr	r3, [pc, #88]	; (403620 <TC_init+0x8c>)
  4035c6:	4798      	blx	r3
	tc_write_rc(TC, TC_CHANNEL, (ul_sysclk / ul_div) / freq);
  4035c8:	9a03      	ldr	r2, [sp, #12]
  4035ca:	fbb5 f2f2 	udiv	r2, r5, r2
  4035ce:	fbb2 f2f8 	udiv	r2, r2, r8
  4035d2:	4639      	mov	r1, r7
  4035d4:	4630      	mov	r0, r6
  4035d6:	4b13      	ldr	r3, [pc, #76]	; (403624 <TC_init+0x90>)
  4035d8:	4798      	blx	r3

	NVIC_SetPriority((IRQn_Type)ID_TC, 4);
  4035da:	b263      	sxtb	r3, r4
  if(IRQn < 0) {
  4035dc:	2b00      	cmp	r3, #0
  4035de:	db13      	blt.n	403608 <TC_init+0x74>
    NVIC->IP[(uint32_t)(IRQn)]            = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for device specific Interrupts  */
  4035e0:	4a11      	ldr	r2, [pc, #68]	; (403628 <TC_init+0x94>)
  4035e2:	2180      	movs	r1, #128	; 0x80
  4035e4:	54d1      	strb	r1, [r2, r3]
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
  4035e6:	095b      	lsrs	r3, r3, #5
  4035e8:	f004 041f 	and.w	r4, r4, #31
  4035ec:	2201      	movs	r2, #1
  4035ee:	fa02 f404 	lsl.w	r4, r2, r4
  4035f2:	4a0e      	ldr	r2, [pc, #56]	; (40362c <TC_init+0x98>)
  4035f4:	f842 4023 	str.w	r4, [r2, r3, lsl #2]
	NVIC_EnableIRQ((IRQn_Type)ID_TC);
	tc_enable_interrupt(TC, TC_CHANNEL, TC_IER_CPCS);
  4035f8:	2210      	movs	r2, #16
  4035fa:	4639      	mov	r1, r7
  4035fc:	4630      	mov	r0, r6
  4035fe:	4b0c      	ldr	r3, [pc, #48]	; (403630 <TC_init+0x9c>)
  403600:	4798      	blx	r3
}
  403602:	b005      	add	sp, #20
  403604:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    SCB->SHPR[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
  403608:	f004 010f 	and.w	r1, r4, #15
  40360c:	4a09      	ldr	r2, [pc, #36]	; (403634 <TC_init+0xa0>)
  40360e:	440a      	add	r2, r1
  403610:	2180      	movs	r1, #128	; 0x80
  403612:	7611      	strb	r1, [r2, #24]
  403614:	e7e7      	b.n	4035e6 <TC_init+0x52>
  403616:	bf00      	nop
  403618:	00400c51 	.word	0x00400c51
  40361c:	11e1a300 	.word	0x11e1a300
  403620:	00400ca5 	.word	0x00400ca5
  403624:	00400cc7 	.word	0x00400cc7
  403628:	e000e400 	.word	0xe000e400
  40362c:	e000e100 	.word	0xe000e100
  403630:	00400ccf 	.word	0x00400ccf
  403634:	e000ecfc 	.word	0xe000ecfc
  403638:	00400cdf 	.word	0x00400cdf

0040363c <task_proc4>:
		}
	}

}

static void task_proc4(void *pvParameters){
  40363c:	b500      	push	{lr}
  40363e:	b083      	sub	sp, #12
	config_AFEC_pot(AFEC_VRY2, AFEC_VRY2_ID, AFEC_VRY2_CHANNEL, AFEC_ry_Callback);
  403640:	4b0c      	ldr	r3, [pc, #48]	; (403674 <task_proc4+0x38>)
  403642:	2208      	movs	r2, #8
  403644:	211d      	movs	r1, #29
  403646:	480c      	ldr	r0, [pc, #48]	; (403678 <task_proc4+0x3c>)
  403648:	4c0c      	ldr	r4, [pc, #48]	; (40367c <task_proc4+0x40>)
  40364a:	47a0      	blx	r4

	TC_init(TC0, ID_TC1, 1, 10);
  40364c:	4c0c      	ldr	r4, [pc, #48]	; (403680 <task_proc4+0x44>)
  40364e:	230a      	movs	r3, #10
  403650:	2201      	movs	r2, #1
  403652:	2118      	movs	r1, #24
  403654:	4620      	mov	r0, r4
  403656:	4d0b      	ldr	r5, [pc, #44]	; (403684 <task_proc4+0x48>)
  403658:	47a8      	blx	r5
	tc_start(TC0, 1);
  40365a:	2101      	movs	r1, #1
  40365c:	4620      	mov	r0, r4
  40365e:	4b0a      	ldr	r3, [pc, #40]	; (403688 <task_proc4+0x4c>)
  403660:	4798      	blx	r3
	
	adcData adc;

	while (1) {
		if (xQueueReceive(xQueueY2, &(adc), 1000)) {
  403662:	4d0a      	ldr	r5, [pc, #40]	; (40368c <task_proc4+0x50>)
  403664:	4c0a      	ldr	r4, [pc, #40]	; (403690 <task_proc4+0x54>)
  403666:	2300      	movs	r3, #0
  403668:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
  40366c:	a901      	add	r1, sp, #4
  40366e:	6828      	ldr	r0, [r5, #0]
  403670:	47a0      	blx	r4
  403672:	e7f8      	b.n	403666 <task_proc4+0x2a>
  403674:	00402ea5 	.word	0x00402ea5
  403678:	4003c000 	.word	0x4003c000
  40367c:	00403049 	.word	0x00403049
  403680:	4000c000 	.word	0x4000c000
  403684:	00403595 	.word	0x00403595
  403688:	00400cbf 	.word	0x00400cbf
  40368c:	20400ca4 	.word	0x20400ca4
  403690:	00401b0d 	.word	0x00401b0d

00403694 <task_proc3>:
static void task_proc3(void *pvParameters){
  403694:	b500      	push	{lr}
  403696:	b083      	sub	sp, #12
	config_AFEC_pot(AFEC_VRX2, AFEC_VRX2_ID, AFEC_VRX2_CHANNEL, AFEC_rx_Callback);
  403698:	4b0c      	ldr	r3, [pc, #48]	; (4036cc <task_proc3+0x38>)
  40369a:	2206      	movs	r2, #6
  40369c:	2128      	movs	r1, #40	; 0x28
  40369e:	480c      	ldr	r0, [pc, #48]	; (4036d0 <task_proc3+0x3c>)
  4036a0:	4c0c      	ldr	r4, [pc, #48]	; (4036d4 <task_proc3+0x40>)
  4036a2:	47a0      	blx	r4
	TC_init(TC0, ID_TC1, 1, 10);
  4036a4:	4c0c      	ldr	r4, [pc, #48]	; (4036d8 <task_proc3+0x44>)
  4036a6:	230a      	movs	r3, #10
  4036a8:	2201      	movs	r2, #1
  4036aa:	2118      	movs	r1, #24
  4036ac:	4620      	mov	r0, r4
  4036ae:	4d0b      	ldr	r5, [pc, #44]	; (4036dc <task_proc3+0x48>)
  4036b0:	47a8      	blx	r5
	tc_start(TC0, 1);
  4036b2:	2101      	movs	r1, #1
  4036b4:	4620      	mov	r0, r4
  4036b6:	4b0a      	ldr	r3, [pc, #40]	; (4036e0 <task_proc3+0x4c>)
  4036b8:	4798      	blx	r3
		if (xQueueReceive(xQueueX2, &(adc), 1000)) {
  4036ba:	4d0a      	ldr	r5, [pc, #40]	; (4036e4 <task_proc3+0x50>)
  4036bc:	4c0a      	ldr	r4, [pc, #40]	; (4036e8 <task_proc3+0x54>)
  4036be:	2300      	movs	r3, #0
  4036c0:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
  4036c4:	a901      	add	r1, sp, #4
  4036c6:	6828      	ldr	r0, [r5, #0]
  4036c8:	47a0      	blx	r4
  4036ca:	e7f8      	b.n	4036be <task_proc3+0x2a>
  4036cc:	00402ed9 	.word	0x00402ed9
  4036d0:	40064000 	.word	0x40064000
  4036d4:	00403049 	.word	0x00403049
  4036d8:	4000c000 	.word	0x4000c000
  4036dc:	00403595 	.word	0x00403595
  4036e0:	00400cbf 	.word	0x00400cbf
  4036e4:	20400ca0 	.word	0x20400ca0
  4036e8:	00401b0d 	.word	0x00401b0d

004036ec <task_proc2>:
static void task_proc2(void *pvParameters){
  4036ec:	b500      	push	{lr}
  4036ee:	b083      	sub	sp, #12
	config_AFEC_pot(AFEC_VRY, AFEC_VRY_ID, AFEC_VRY_CHANNEL, AFEC_vry_Callback);
  4036f0:	4b0c      	ldr	r3, [pc, #48]	; (403724 <task_proc2+0x38>)
  4036f2:	2205      	movs	r2, #5
  4036f4:	211d      	movs	r1, #29
  4036f6:	480c      	ldr	r0, [pc, #48]	; (403728 <task_proc2+0x3c>)
  4036f8:	4c0c      	ldr	r4, [pc, #48]	; (40372c <task_proc2+0x40>)
  4036fa:	47a0      	blx	r4
	TC_init(TC0, ID_TC1, 1, 10);
  4036fc:	4c0c      	ldr	r4, [pc, #48]	; (403730 <task_proc2+0x44>)
  4036fe:	230a      	movs	r3, #10
  403700:	2201      	movs	r2, #1
  403702:	2118      	movs	r1, #24
  403704:	4620      	mov	r0, r4
  403706:	4d0b      	ldr	r5, [pc, #44]	; (403734 <task_proc2+0x48>)
  403708:	47a8      	blx	r5
	tc_start(TC0, 1);
  40370a:	2101      	movs	r1, #1
  40370c:	4620      	mov	r0, r4
  40370e:	4b0a      	ldr	r3, [pc, #40]	; (403738 <task_proc2+0x4c>)
  403710:	4798      	blx	r3
		if (xQueueReceive(xQueueY1, &(adc), 1000)) {
  403712:	4d0a      	ldr	r5, [pc, #40]	; (40373c <task_proc2+0x50>)
  403714:	4c0a      	ldr	r4, [pc, #40]	; (403740 <task_proc2+0x54>)
  403716:	2300      	movs	r3, #0
  403718:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
  40371c:	a901      	add	r1, sp, #4
  40371e:	6828      	ldr	r0, [r5, #0]
  403720:	47a0      	blx	r4
  403722:	e7f8      	b.n	403716 <task_proc2+0x2a>
  403724:	00402f0d 	.word	0x00402f0d
  403728:	4003c000 	.word	0x4003c000
  40372c:	00403049 	.word	0x00403049
  403730:	4000c000 	.word	0x4000c000
  403734:	00403595 	.word	0x00403595
  403738:	00400cbf 	.word	0x00400cbf
  40373c:	20400c9c 	.word	0x20400c9c
  403740:	00401b0d 	.word	0x00401b0d

00403744 <task_proc>:
static void task_proc(void *pvParameters){
  403744:	b500      	push	{lr}
  403746:	b083      	sub	sp, #12
	config_AFEC_pot(AFEC_VRX, AFEC_VRX_ID, AFEC_VRX_CHANNEL, AFEC_vrx_Callback);
  403748:	4b0c      	ldr	r3, [pc, #48]	; (40377c <task_proc+0x38>)
  40374a:	2205      	movs	r2, #5
  40374c:	2128      	movs	r1, #40	; 0x28
  40374e:	480c      	ldr	r0, [pc, #48]	; (403780 <task_proc+0x3c>)
  403750:	4c0c      	ldr	r4, [pc, #48]	; (403784 <task_proc+0x40>)
  403752:	47a0      	blx	r4
	TC_init(TC0, ID_TC1, 1, 10);
  403754:	4c0c      	ldr	r4, [pc, #48]	; (403788 <task_proc+0x44>)
  403756:	230a      	movs	r3, #10
  403758:	2201      	movs	r2, #1
  40375a:	2118      	movs	r1, #24
  40375c:	4620      	mov	r0, r4
  40375e:	4d0b      	ldr	r5, [pc, #44]	; (40378c <task_proc+0x48>)
  403760:	47a8      	blx	r5
	tc_start(TC0, 1);
  403762:	2101      	movs	r1, #1
  403764:	4620      	mov	r0, r4
  403766:	4b0a      	ldr	r3, [pc, #40]	; (403790 <task_proc+0x4c>)
  403768:	4798      	blx	r3
		if (xQueueReceive(xQueueX1, &(adc), 1000)) {
  40376a:	4d0a      	ldr	r5, [pc, #40]	; (403794 <task_proc+0x50>)
  40376c:	4c0a      	ldr	r4, [pc, #40]	; (403798 <task_proc+0x54>)
  40376e:	2300      	movs	r3, #0
  403770:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
  403774:	a901      	add	r1, sp, #4
  403776:	6828      	ldr	r0, [r5, #0]
  403778:	47a0      	blx	r4
  40377a:	e7f8      	b.n	40376e <task_proc+0x2a>
  40377c:	00402f41 	.word	0x00402f41
  403780:	40064000 	.word	0x40064000
  403784:	00403049 	.word	0x00403049
  403788:	4000c000 	.word	0x4000c000
  40378c:	00403595 	.word	0x00403595
  403790:	00400cbf 	.word	0x00400cbf
  403794:	20400ca8 	.word	0x20400ca8
  403798:	00401b0d 	.word	0x00401b0d

0040379c <send_data_but_uart>:
	usart_write(USART_COM, eof);
	while(!usart_is_tx_ready(USART_COM)) {vTaskDelay(10 / portTICK_PERIOD_MS);}

}

void send_data_but_uart(char adc_head, char but_flag, char eof){
  40379c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4037a0:	4604      	mov	r4, r0
  4037a2:	4688      	mov	r8, r1
  4037a4:	4617      	mov	r7, r2
	
	printf("%d \n", but_flag);
  4037a6:	481e      	ldr	r0, [pc, #120]	; (403820 <send_data_but_uart+0x84>)
  4037a8:	4b1e      	ldr	r3, [pc, #120]	; (403824 <send_data_but_uart+0x88>)
  4037aa:	4798      	blx	r3

	usart_write(USART_COM, adc_head);
  4037ac:	4621      	mov	r1, r4
  4037ae:	481e      	ldr	r0, [pc, #120]	; (403828 <send_data_but_uart+0x8c>)
  4037b0:	4b1e      	ldr	r3, [pc, #120]	; (40382c <send_data_but_uart+0x90>)
  4037b2:	4798      	blx	r3
	while(!usart_is_tx_ready(USART_COM)) {vTaskDelay(10 / portTICK_PERIOD_MS);}
  4037b4:	4d1c      	ldr	r5, [pc, #112]	; (403828 <send_data_but_uart+0x8c>)
  4037b6:	4c1e      	ldr	r4, [pc, #120]	; (403830 <send_data_but_uart+0x94>)
  4037b8:	4e1e      	ldr	r6, [pc, #120]	; (403834 <send_data_but_uart+0x98>)
  4037ba:	e001      	b.n	4037c0 <send_data_but_uart+0x24>
  4037bc:	200a      	movs	r0, #10
  4037be:	47b0      	blx	r6
  4037c0:	4628      	mov	r0, r5
  4037c2:	47a0      	blx	r4
  4037c4:	2800      	cmp	r0, #0
  4037c6:	d0f9      	beq.n	4037bc <send_data_but_uart+0x20>
	
	usart_write(USART_COM, 0);
  4037c8:	2100      	movs	r1, #0
  4037ca:	4817      	ldr	r0, [pc, #92]	; (403828 <send_data_but_uart+0x8c>)
  4037cc:	4b17      	ldr	r3, [pc, #92]	; (40382c <send_data_but_uart+0x90>)
  4037ce:	4798      	blx	r3
	while(!usart_is_tx_ready(USART_COM)) {vTaskDelay(10 / portTICK_PERIOD_MS);}
  4037d0:	4d15      	ldr	r5, [pc, #84]	; (403828 <send_data_but_uart+0x8c>)
  4037d2:	4c17      	ldr	r4, [pc, #92]	; (403830 <send_data_but_uart+0x94>)
  4037d4:	4e17      	ldr	r6, [pc, #92]	; (403834 <send_data_but_uart+0x98>)
  4037d6:	e001      	b.n	4037dc <send_data_but_uart+0x40>
  4037d8:	200a      	movs	r0, #10
  4037da:	47b0      	blx	r6
  4037dc:	4628      	mov	r0, r5
  4037de:	47a0      	blx	r4
  4037e0:	2800      	cmp	r0, #0
  4037e2:	d0f9      	beq.n	4037d8 <send_data_but_uart+0x3c>
	
	usart_write(USART_COM,  but_flag);
  4037e4:	4641      	mov	r1, r8
  4037e6:	4810      	ldr	r0, [pc, #64]	; (403828 <send_data_but_uart+0x8c>)
  4037e8:	4b10      	ldr	r3, [pc, #64]	; (40382c <send_data_but_uart+0x90>)
  4037ea:	4798      	blx	r3
	while(!usart_is_tx_ready(USART_COM)) {vTaskDelay(10 / portTICK_PERIOD_MS);}
  4037ec:	4d0e      	ldr	r5, [pc, #56]	; (403828 <send_data_but_uart+0x8c>)
  4037ee:	4c10      	ldr	r4, [pc, #64]	; (403830 <send_data_but_uart+0x94>)
  4037f0:	4e10      	ldr	r6, [pc, #64]	; (403834 <send_data_but_uart+0x98>)
  4037f2:	e001      	b.n	4037f8 <send_data_but_uart+0x5c>
  4037f4:	200a      	movs	r0, #10
  4037f6:	47b0      	blx	r6
  4037f8:	4628      	mov	r0, r5
  4037fa:	47a0      	blx	r4
  4037fc:	2800      	cmp	r0, #0
  4037fe:	d0f9      	beq.n	4037f4 <send_data_but_uart+0x58>
	
	usart_write(USART_COM, eof);
  403800:	4639      	mov	r1, r7
  403802:	4809      	ldr	r0, [pc, #36]	; (403828 <send_data_but_uart+0x8c>)
  403804:	4b09      	ldr	r3, [pc, #36]	; (40382c <send_data_but_uart+0x90>)
  403806:	4798      	blx	r3
	while(!usart_is_tx_ready(USART_COM)) {vTaskDelay(10 / portTICK_PERIOD_MS);}
  403808:	4d07      	ldr	r5, [pc, #28]	; (403828 <send_data_but_uart+0x8c>)
  40380a:	4c09      	ldr	r4, [pc, #36]	; (403830 <send_data_but_uart+0x94>)
  40380c:	4e09      	ldr	r6, [pc, #36]	; (403834 <send_data_but_uart+0x98>)
  40380e:	e001      	b.n	403814 <send_data_but_uart+0x78>
  403810:	200a      	movs	r0, #10
  403812:	47b0      	blx	r6
  403814:	4628      	mov	r0, r5
  403816:	47a0      	blx	r4
  403818:	2800      	cmp	r0, #0
  40381a:	d0f9      	beq.n	403810 <send_data_but_uart+0x74>
}
  40381c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  403820:	00409484 	.word	0x00409484
  403824:	00404289 	.word	0x00404289
  403828:	40024000 	.word	0x40024000
  40382c:	00400e61 	.word	0x00400e61
  403830:	00400e59 	.word	0x00400e59
  403834:	00402335 	.word	0x00402335

00403838 <task_bluetooth>:


void task_bluetooth(void) {
  403838:	b570      	push	{r4, r5, r6, lr}
  40383a:	b082      	sub	sp, #8
	printf("Task Bluetooth started \n");
  40383c:	480d      	ldr	r0, [pc, #52]	; (403874 <task_bluetooth+0x3c>)
  40383e:	4c0e      	ldr	r4, [pc, #56]	; (403878 <task_bluetooth+0x40>)
  403840:	47a0      	blx	r4
	
	printf("Inicializando HC05 \n");
  403842:	480e      	ldr	r0, [pc, #56]	; (40387c <task_bluetooth+0x44>)
  403844:	47a0      	blx	r4
	
	config_usart0();
  403846:	4b0e      	ldr	r3, [pc, #56]	; (403880 <task_bluetooth+0x48>)
  403848:	4798      	blx	r3
	hc05_init();
  40384a:	4b0e      	ldr	r3, [pc, #56]	; (403884 <task_bluetooth+0x4c>)
  40384c:	4798      	blx	r3
	io_init();
  40384e:	4b0e      	ldr	r3, [pc, #56]	; (403888 <task_bluetooth+0x50>)
  403850:	4798      	blx	r3
			//send_data_analog_uart(adcX2, head_x2, eof);
		//}
		//if (xQueueReceive(xQueueY2, &(adcY2), 1000)) {
			//send_data_analog_uart(adcY2, head_y2, eof);
		//}
		if (xQueueReceive(xQueueBut, &(but_data), 2)) {
  403852:	4d0e      	ldr	r5, [pc, #56]	; (40388c <task_bluetooth+0x54>)
  403854:	4c0e      	ldr	r4, [pc, #56]	; (403890 <task_bluetooth+0x58>)
			send_data_but_uart(but_data.head, but_data.value, eof);
  403856:	4e0f      	ldr	r6, [pc, #60]	; (403894 <task_bluetooth+0x5c>)
		if (xQueueReceive(xQueueBut, &(but_data), 2)) {
  403858:	2300      	movs	r3, #0
  40385a:	2202      	movs	r2, #2
  40385c:	a901      	add	r1, sp, #4
  40385e:	6828      	ldr	r0, [r5, #0]
  403860:	47a0      	blx	r4
  403862:	2800      	cmp	r0, #0
  403864:	d0f8      	beq.n	403858 <task_bluetooth+0x20>
			send_data_but_uart(but_data.head, but_data.value, eof);
  403866:	2258      	movs	r2, #88	; 0x58
  403868:	f89d 1005 	ldrb.w	r1, [sp, #5]
  40386c:	f89d 0004 	ldrb.w	r0, [sp, #4]
  403870:	47b0      	blx	r6
  403872:	e7f1      	b.n	403858 <task_bluetooth+0x20>
  403874:	0040948c 	.word	0x0040948c
  403878:	0040434d 	.word	0x0040434d
  40387c:	004094a4 	.word	0x004094a4
  403880:	00403441 	.word	0x00403441
  403884:	004034c5 	.word	0x004034c5
  403888:	004032b9 	.word	0x004032b9
  40388c:	20400c98 	.word	0x20400c98
  403890:	00401b0d 	.word	0x00401b0d
  403894:	0040379d 	.word	0x0040379d

00403898 <main>:



//----------------------------------- MAIN ----------------------------------------

int main(void) {
  403898:	b500      	push	{lr}
  40389a:	b08b      	sub	sp, #44	; 0x2c

	sysclk_init();
  40389c:	4b61      	ldr	r3, [pc, #388]	; (403a24 <main+0x18c>)
  40389e:	4798      	blx	r3
	board_init();
  4038a0:	4b61      	ldr	r3, [pc, #388]	; (403a28 <main+0x190>)
  4038a2:	4798      	blx	r3
 * \param opt         Options needed to set up RS232 communication (see \ref usart_options_t).
 *
 */
static inline void stdio_serial_init(volatile void *usart, const usart_serial_options_t *opt)
{
	stdio_base = (void *)usart;
  4038a4:	4d61      	ldr	r5, [pc, #388]	; (403a2c <main+0x194>)
  4038a6:	4b62      	ldr	r3, [pc, #392]	; (403a30 <main+0x198>)
  4038a8:	601d      	str	r5, [r3, #0]
	ptr_put = (int (*)(void volatile*,char))&usart_serial_putchar;
  4038aa:	4a62      	ldr	r2, [pc, #392]	; (403a34 <main+0x19c>)
  4038ac:	4b62      	ldr	r3, [pc, #392]	; (403a38 <main+0x1a0>)
  4038ae:	601a      	str	r2, [r3, #0]
	ptr_get = (void (*)(void volatile*,char*))&usart_serial_getchar;
  4038b0:	4a62      	ldr	r2, [pc, #392]	; (403a3c <main+0x1a4>)
  4038b2:	4b63      	ldr	r3, [pc, #396]	; (403a40 <main+0x1a8>)
  4038b4:	601a      	str	r2, [r3, #0]
	usart_settings.baudrate = opt->baudrate;
  4038b6:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
  4038ba:	9304      	str	r3, [sp, #16]
	usart_settings.char_length = opt->charlength;
  4038bc:	23c0      	movs	r3, #192	; 0xc0
  4038be:	9305      	str	r3, [sp, #20]
	usart_settings.parity_type = opt->paritytype;
  4038c0:	f44f 6300 	mov.w	r3, #2048	; 0x800
  4038c4:	9306      	str	r3, [sp, #24]
	usart_settings.stop_bits= opt->stopbits;
  4038c6:	2400      	movs	r4, #0
  4038c8:	9407      	str	r4, [sp, #28]
	usart_settings.channel_mode= US_MR_CHMODE_NORMAL;
  4038ca:	9408      	str	r4, [sp, #32]
  4038cc:	200e      	movs	r0, #14
  4038ce:	4b5d      	ldr	r3, [pc, #372]	; (403a44 <main+0x1ac>)
  4038d0:	4798      	blx	r3
		usart_init_rs232(p_usart, &usart_settings,
  4038d2:	4a5d      	ldr	r2, [pc, #372]	; (403a48 <main+0x1b0>)
  4038d4:	a904      	add	r1, sp, #16
  4038d6:	4628      	mov	r0, r5
  4038d8:	4b5c      	ldr	r3, [pc, #368]	; (403a4c <main+0x1b4>)
  4038da:	4798      	blx	r3
		usart_enable_tx(p_usart);
  4038dc:	4628      	mov	r0, r5
  4038de:	4b5c      	ldr	r3, [pc, #368]	; (403a50 <main+0x1b8>)
  4038e0:	4798      	blx	r3
		usart_enable_rx(p_usart);
  4038e2:	4628      	mov	r0, r5
  4038e4:	4b5b      	ldr	r3, [pc, #364]	; (403a54 <main+0x1bc>)
  4038e6:	4798      	blx	r3
	fdevopen((int (*)(char, FILE*))(_write),(int (*)(FILE*))(_read));
#  endif
#  if UC3 || SAM
	// For AVR32 and SAM GCC
	// Specify that stdout and stdin should not be buffered.
	setbuf(stdout, NULL);
  4038e8:	4e5b      	ldr	r6, [pc, #364]	; (403a58 <main+0x1c0>)
  4038ea:	6833      	ldr	r3, [r6, #0]
  4038ec:	4621      	mov	r1, r4
  4038ee:	6898      	ldr	r0, [r3, #8]
  4038f0:	4d5a      	ldr	r5, [pc, #360]	; (403a5c <main+0x1c4>)
  4038f2:	47a8      	blx	r5
	setbuf(stdin, NULL);
  4038f4:	6833      	ldr	r3, [r6, #0]
  4038f6:	4621      	mov	r1, r4
  4038f8:	6858      	ldr	r0, [r3, #4]
  4038fa:	47a8      	blx	r5
	setbuf(stdout, NULL);
  4038fc:	6833      	ldr	r3, [r6, #0]
  4038fe:	4621      	mov	r1, r4
  403900:	6898      	ldr	r0, [r3, #8]
  403902:	47a8      	blx	r5
	configure_console();

	xTaskCreate(task_bluetooth, "BLT", TASK_BLUETOOTH_STACK_SIZE, NULL,	TASK_BLUETOOTH_STACK_PRIORITY, NULL);
  403904:	9403      	str	r4, [sp, #12]
  403906:	9402      	str	r4, [sp, #8]
  403908:	9401      	str	r4, [sp, #4]
  40390a:	9400      	str	r4, [sp, #0]
  40390c:	4623      	mov	r3, r4
  40390e:	f44f 6280 	mov.w	r2, #1024	; 0x400
  403912:	4953      	ldr	r1, [pc, #332]	; (403a60 <main+0x1c8>)
  403914:	4853      	ldr	r0, [pc, #332]	; (403a64 <main+0x1cc>)
  403916:	4d54      	ldr	r5, [pc, #336]	; (403a68 <main+0x1d0>)
  403918:	47a8      	blx	r5
	
	xQueueX1 = xQueueCreate(100, sizeof(adcData));
  40391a:	4622      	mov	r2, r4
  40391c:	2104      	movs	r1, #4
  40391e:	2064      	movs	r0, #100	; 0x64
  403920:	4b52      	ldr	r3, [pc, #328]	; (403a6c <main+0x1d4>)
  403922:	4798      	blx	r3
  403924:	4b52      	ldr	r3, [pc, #328]	; (403a70 <main+0x1d8>)
  403926:	6018      	str	r0, [r3, #0]
	if (xQueueX1 == NULL)
  403928:	2800      	cmp	r0, #0
  40392a:	d066      	beq.n	4039fa <main+0x162>
		printf("Falha em criar a queue xQueuexX1");
		
	xQueueY1 = xQueueCreate(100, sizeof(adcData));
  40392c:	2200      	movs	r2, #0
  40392e:	2104      	movs	r1, #4
  403930:	2064      	movs	r0, #100	; 0x64
  403932:	4b4e      	ldr	r3, [pc, #312]	; (403a6c <main+0x1d4>)
  403934:	4798      	blx	r3
  403936:	4b4f      	ldr	r3, [pc, #316]	; (403a74 <main+0x1dc>)
  403938:	6018      	str	r0, [r3, #0]
	if (xQueueY1 == NULL)
  40393a:	2800      	cmp	r0, #0
  40393c:	d061      	beq.n	403a02 <main+0x16a>
		printf("Falha em criar a queue xQueueY1 \n");
		
	xQueueX2 = xQueueCreate(100, sizeof(adcData));
  40393e:	2200      	movs	r2, #0
  403940:	2104      	movs	r1, #4
  403942:	2064      	movs	r0, #100	; 0x64
  403944:	4b49      	ldr	r3, [pc, #292]	; (403a6c <main+0x1d4>)
  403946:	4798      	blx	r3
  403948:	4b4b      	ldr	r3, [pc, #300]	; (403a78 <main+0x1e0>)
  40394a:	6018      	str	r0, [r3, #0]
	if (xQueueX2 == NULL)
  40394c:	2800      	cmp	r0, #0
  40394e:	d05c      	beq.n	403a0a <main+0x172>
	printf("Falha em criar a queue xQueuexX2");
	
	xQueueY2 = xQueueCreate(100, sizeof(adcData));
  403950:	2200      	movs	r2, #0
  403952:	2104      	movs	r1, #4
  403954:	2064      	movs	r0, #100	; 0x64
  403956:	4b45      	ldr	r3, [pc, #276]	; (403a6c <main+0x1d4>)
  403958:	4798      	blx	r3
  40395a:	4b48      	ldr	r3, [pc, #288]	; (403a7c <main+0x1e4>)
  40395c:	6018      	str	r0, [r3, #0]
	if (xQueueY2 == NULL)
  40395e:	2800      	cmp	r0, #0
  403960:	d057      	beq.n	403a12 <main+0x17a>
	printf("Falha em criar a queue xQueueY2 \n");
			
	xQueueBut = xQueueCreate(100, sizeof(adcData));
  403962:	2200      	movs	r2, #0
  403964:	2104      	movs	r1, #4
  403966:	2064      	movs	r0, #100	; 0x64
  403968:	4b40      	ldr	r3, [pc, #256]	; (403a6c <main+0x1d4>)
  40396a:	4798      	blx	r3
  40396c:	4b44      	ldr	r3, [pc, #272]	; (403a80 <main+0x1e8>)
  40396e:	6018      	str	r0, [r3, #0]
	if (xQueueBut == NULL)
  403970:	2800      	cmp	r0, #0
  403972:	d052      	beq.n	403a1a <main+0x182>
		printf("Falha em criar a queue xQueueBut \n");


	if (xTaskCreate(task_proc, "proc", TASK_PROC_STACK_SIZE, NULL,
  403974:	2300      	movs	r3, #0
  403976:	9303      	str	r3, [sp, #12]
  403978:	9302      	str	r3, [sp, #8]
  40397a:	9301      	str	r3, [sp, #4]
  40397c:	9300      	str	r3, [sp, #0]
  40397e:	f44f 6220 	mov.w	r2, #2560	; 0xa00
  403982:	4940      	ldr	r1, [pc, #256]	; (403a84 <main+0x1ec>)
  403984:	4840      	ldr	r0, [pc, #256]	; (403a88 <main+0x1f0>)
  403986:	4c38      	ldr	r4, [pc, #224]	; (403a68 <main+0x1d0>)
  403988:	47a0      	blx	r4
  40398a:	2801      	cmp	r0, #1
  40398c:	d002      	beq.n	403994 <main+0xfc>
	TASK_PROC_STACK_PRIORITY, NULL) != pdPASS) {
		printf("Failed to create test ADC task\r\n");
  40398e:	483f      	ldr	r0, [pc, #252]	; (403a8c <main+0x1f4>)
  403990:	4b3f      	ldr	r3, [pc, #252]	; (403a90 <main+0x1f8>)
  403992:	4798      	blx	r3
	}
 	
 	if (xTaskCreate(task_proc2, "proc2", TASK_PROC2_STACK_SIZE, NULL,
  403994:	2300      	movs	r3, #0
  403996:	9303      	str	r3, [sp, #12]
  403998:	9302      	str	r3, [sp, #8]
  40399a:	9301      	str	r3, [sp, #4]
  40399c:	9300      	str	r3, [sp, #0]
  40399e:	f44f 6220 	mov.w	r2, #2560	; 0xa00
  4039a2:	493c      	ldr	r1, [pc, #240]	; (403a94 <main+0x1fc>)
  4039a4:	483c      	ldr	r0, [pc, #240]	; (403a98 <main+0x200>)
  4039a6:	4c30      	ldr	r4, [pc, #192]	; (403a68 <main+0x1d0>)
  4039a8:	47a0      	blx	r4
  4039aa:	2801      	cmp	r0, #1
  4039ac:	d002      	beq.n	4039b4 <main+0x11c>
 	TASK_PROC2_STACK_PRIORITY, NULL) != pdPASS) {
 		printf("Failed to create test ADC task\r\n");
  4039ae:	4837      	ldr	r0, [pc, #220]	; (403a8c <main+0x1f4>)
  4039b0:	4b37      	ldr	r3, [pc, #220]	; (403a90 <main+0x1f8>)
  4039b2:	4798      	blx	r3
 	}
	
	if (xTaskCreate(task_proc3, "proc3", TASK_PROC3_STACK_SIZE, NULL,
  4039b4:	2300      	movs	r3, #0
  4039b6:	9303      	str	r3, [sp, #12]
  4039b8:	9302      	str	r3, [sp, #8]
  4039ba:	9301      	str	r3, [sp, #4]
  4039bc:	9300      	str	r3, [sp, #0]
  4039be:	f44f 6220 	mov.w	r2, #2560	; 0xa00
  4039c2:	4936      	ldr	r1, [pc, #216]	; (403a9c <main+0x204>)
  4039c4:	4836      	ldr	r0, [pc, #216]	; (403aa0 <main+0x208>)
  4039c6:	4c28      	ldr	r4, [pc, #160]	; (403a68 <main+0x1d0>)
  4039c8:	47a0      	blx	r4
  4039ca:	2801      	cmp	r0, #1
  4039cc:	d002      	beq.n	4039d4 <main+0x13c>
	TASK_PROC3_STACK_PRIORITY, NULL) != pdPASS) {
		printf("Failed to create test ADC task proc3\r\n");
  4039ce:	4835      	ldr	r0, [pc, #212]	; (403aa4 <main+0x20c>)
  4039d0:	4b2f      	ldr	r3, [pc, #188]	; (403a90 <main+0x1f8>)
  4039d2:	4798      	blx	r3
	}

	if (xTaskCreate(task_proc4, "proc4", TASK_PROC4_STACK_SIZE, NULL,
  4039d4:	2300      	movs	r3, #0
  4039d6:	9303      	str	r3, [sp, #12]
  4039d8:	9302      	str	r3, [sp, #8]
  4039da:	9301      	str	r3, [sp, #4]
  4039dc:	9300      	str	r3, [sp, #0]
  4039de:	f44f 6220 	mov.w	r2, #2560	; 0xa00
  4039e2:	4931      	ldr	r1, [pc, #196]	; (403aa8 <main+0x210>)
  4039e4:	4831      	ldr	r0, [pc, #196]	; (403aac <main+0x214>)
  4039e6:	4c20      	ldr	r4, [pc, #128]	; (403a68 <main+0x1d0>)
  4039e8:	47a0      	blx	r4
  4039ea:	2801      	cmp	r0, #1
  4039ec:	d002      	beq.n	4039f4 <main+0x15c>
	TASK_PROC4_STACK_PRIORITY, NULL) != pdPASS) {
		printf("Failed to create test ADC task proc4\r\n");
  4039ee:	4830      	ldr	r0, [pc, #192]	; (403ab0 <main+0x218>)
  4039f0:	4b27      	ldr	r3, [pc, #156]	; (403a90 <main+0x1f8>)
  4039f2:	4798      	blx	r3
	}
	
	vTaskStartScheduler();
  4039f4:	4b2f      	ldr	r3, [pc, #188]	; (403ab4 <main+0x21c>)
  4039f6:	4798      	blx	r3
  4039f8:	e7fe      	b.n	4039f8 <main+0x160>
		printf("Falha em criar a queue xQueuexX1");
  4039fa:	482f      	ldr	r0, [pc, #188]	; (403ab8 <main+0x220>)
  4039fc:	4b2f      	ldr	r3, [pc, #188]	; (403abc <main+0x224>)
  4039fe:	4798      	blx	r3
  403a00:	e794      	b.n	40392c <main+0x94>
		printf("Falha em criar a queue xQueueY1 \n");
  403a02:	482f      	ldr	r0, [pc, #188]	; (403ac0 <main+0x228>)
  403a04:	4b22      	ldr	r3, [pc, #136]	; (403a90 <main+0x1f8>)
  403a06:	4798      	blx	r3
  403a08:	e799      	b.n	40393e <main+0xa6>
	printf("Falha em criar a queue xQueuexX2");
  403a0a:	482e      	ldr	r0, [pc, #184]	; (403ac4 <main+0x22c>)
  403a0c:	4b2b      	ldr	r3, [pc, #172]	; (403abc <main+0x224>)
  403a0e:	4798      	blx	r3
  403a10:	e79e      	b.n	403950 <main+0xb8>
	printf("Falha em criar a queue xQueueY2 \n");
  403a12:	482d      	ldr	r0, [pc, #180]	; (403ac8 <main+0x230>)
  403a14:	4b1e      	ldr	r3, [pc, #120]	; (403a90 <main+0x1f8>)
  403a16:	4798      	blx	r3
  403a18:	e7a3      	b.n	403962 <main+0xca>
		printf("Falha em criar a queue xQueueBut \n");
  403a1a:	482c      	ldr	r0, [pc, #176]	; (403acc <main+0x234>)
  403a1c:	4b1c      	ldr	r3, [pc, #112]	; (403a90 <main+0x1f8>)
  403a1e:	4798      	blx	r3
  403a20:	e7a8      	b.n	403974 <main+0xdc>
  403a22:	bf00      	nop
  403a24:	004001ad 	.word	0x004001ad
  403a28:	00400381 	.word	0x00400381
  403a2c:	40028000 	.word	0x40028000
  403a30:	20400bd4 	.word	0x20400bd4
  403a34:	00402f75 	.word	0x00402f75
  403a38:	20400bd0 	.word	0x20400bd0
  403a3c:	00403109 	.word	0x00403109
  403a40:	20400bcc 	.word	0x20400bcc
  403a44:	00400c51 	.word	0x00400c51
  403a48:	08f0d180 	.word	0x08f0d180
  403a4c:	00400df9 	.word	0x00400df9
  403a50:	00400e4d 	.word	0x00400e4d
  403a54:	00400e53 	.word	0x00400e53
  403a58:	2040000c 	.word	0x2040000c
  403a5c:	00404381 	.word	0x00404381
  403a60:	0040933c 	.word	0x0040933c
  403a64:	00403839 	.word	0x00403839
  403a68:	00401ded 	.word	0x00401ded
  403a6c:	004017ad 	.word	0x004017ad
  403a70:	20400ca8 	.word	0x20400ca8
  403a74:	20400c9c 	.word	0x20400c9c
  403a78:	20400ca0 	.word	0x20400ca0
  403a7c:	20400ca4 	.word	0x20400ca4
  403a80:	20400c98 	.word	0x20400c98
  403a84:	004093f4 	.word	0x004093f4
  403a88:	00403745 	.word	0x00403745
  403a8c:	004093fc 	.word	0x004093fc
  403a90:	0040434d 	.word	0x0040434d
  403a94:	0040941c 	.word	0x0040941c
  403a98:	004036ed 	.word	0x004036ed
  403a9c:	00409424 	.word	0x00409424
  403aa0:	00403695 	.word	0x00403695
  403aa4:	0040942c 	.word	0x0040942c
  403aa8:	00409454 	.word	0x00409454
  403aac:	0040363d 	.word	0x0040363d
  403ab0:	0040945c 	.word	0x0040945c
  403ab4:	00402021 	.word	0x00402021
  403ab8:	00409340 	.word	0x00409340
  403abc:	00404289 	.word	0x00404289
  403ac0:	00409364 	.word	0x00409364
  403ac4:	00409388 	.word	0x00409388
  403ac8:	004093ac 	.word	0x004093ac
  403acc:	004093d0 	.word	0x004093d0

00403ad0 <__libc_init_array>:
  403ad0:	b570      	push	{r4, r5, r6, lr}
  403ad2:	4e0f      	ldr	r6, [pc, #60]	; (403b10 <__libc_init_array+0x40>)
  403ad4:	4d0f      	ldr	r5, [pc, #60]	; (403b14 <__libc_init_array+0x44>)
  403ad6:	1b76      	subs	r6, r6, r5
  403ad8:	10b6      	asrs	r6, r6, #2
  403ada:	bf18      	it	ne
  403adc:	2400      	movne	r4, #0
  403ade:	d005      	beq.n	403aec <__libc_init_array+0x1c>
  403ae0:	3401      	adds	r4, #1
  403ae2:	f855 3b04 	ldr.w	r3, [r5], #4
  403ae6:	4798      	blx	r3
  403ae8:	42a6      	cmp	r6, r4
  403aea:	d1f9      	bne.n	403ae0 <__libc_init_array+0x10>
  403aec:	4e0a      	ldr	r6, [pc, #40]	; (403b18 <__libc_init_array+0x48>)
  403aee:	4d0b      	ldr	r5, [pc, #44]	; (403b1c <__libc_init_array+0x4c>)
  403af0:	1b76      	subs	r6, r6, r5
  403af2:	f005 fe35 	bl	409760 <_init>
  403af6:	10b6      	asrs	r6, r6, #2
  403af8:	bf18      	it	ne
  403afa:	2400      	movne	r4, #0
  403afc:	d006      	beq.n	403b0c <__libc_init_array+0x3c>
  403afe:	3401      	adds	r4, #1
  403b00:	f855 3b04 	ldr.w	r3, [r5], #4
  403b04:	4798      	blx	r3
  403b06:	42a6      	cmp	r6, r4
  403b08:	d1f9      	bne.n	403afe <__libc_init_array+0x2e>
  403b0a:	bd70      	pop	{r4, r5, r6, pc}
  403b0c:	bd70      	pop	{r4, r5, r6, pc}
  403b0e:	bf00      	nop
  403b10:	0040976c 	.word	0x0040976c
  403b14:	0040976c 	.word	0x0040976c
  403b18:	00409774 	.word	0x00409774
  403b1c:	0040976c 	.word	0x0040976c

00403b20 <malloc>:
  403b20:	4b02      	ldr	r3, [pc, #8]	; (403b2c <malloc+0xc>)
  403b22:	4601      	mov	r1, r0
  403b24:	6818      	ldr	r0, [r3, #0]
  403b26:	f000 b80b 	b.w	403b40 <_malloc_r>
  403b2a:	bf00      	nop
  403b2c:	2040000c 	.word	0x2040000c

00403b30 <free>:
  403b30:	4b02      	ldr	r3, [pc, #8]	; (403b3c <free+0xc>)
  403b32:	4601      	mov	r1, r0
  403b34:	6818      	ldr	r0, [r3, #0]
  403b36:	f003 ba2b 	b.w	406f90 <_free_r>
  403b3a:	bf00      	nop
  403b3c:	2040000c 	.word	0x2040000c

00403b40 <_malloc_r>:
  403b40:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  403b44:	f101 060b 	add.w	r6, r1, #11
  403b48:	2e16      	cmp	r6, #22
  403b4a:	b083      	sub	sp, #12
  403b4c:	4605      	mov	r5, r0
  403b4e:	f240 809e 	bls.w	403c8e <_malloc_r+0x14e>
  403b52:	f036 0607 	bics.w	r6, r6, #7
  403b56:	f100 80bd 	bmi.w	403cd4 <_malloc_r+0x194>
  403b5a:	42b1      	cmp	r1, r6
  403b5c:	f200 80ba 	bhi.w	403cd4 <_malloc_r+0x194>
  403b60:	f000 fb86 	bl	404270 <__malloc_lock>
  403b64:	f5b6 7ffc 	cmp.w	r6, #504	; 0x1f8
  403b68:	f0c0 8293 	bcc.w	404092 <_malloc_r+0x552>
  403b6c:	0a73      	lsrs	r3, r6, #9
  403b6e:	f000 80b8 	beq.w	403ce2 <_malloc_r+0x1a2>
  403b72:	2b04      	cmp	r3, #4
  403b74:	f200 8179 	bhi.w	403e6a <_malloc_r+0x32a>
  403b78:	09b3      	lsrs	r3, r6, #6
  403b7a:	f103 0039 	add.w	r0, r3, #57	; 0x39
  403b7e:	f103 0e38 	add.w	lr, r3, #56	; 0x38
  403b82:	00c3      	lsls	r3, r0, #3
  403b84:	4fbf      	ldr	r7, [pc, #764]	; (403e84 <_malloc_r+0x344>)
  403b86:	443b      	add	r3, r7
  403b88:	f1a3 0108 	sub.w	r1, r3, #8
  403b8c:	685c      	ldr	r4, [r3, #4]
  403b8e:	42a1      	cmp	r1, r4
  403b90:	d106      	bne.n	403ba0 <_malloc_r+0x60>
  403b92:	e00c      	b.n	403bae <_malloc_r+0x6e>
  403b94:	2a00      	cmp	r2, #0
  403b96:	f280 80aa 	bge.w	403cee <_malloc_r+0x1ae>
  403b9a:	68e4      	ldr	r4, [r4, #12]
  403b9c:	42a1      	cmp	r1, r4
  403b9e:	d006      	beq.n	403bae <_malloc_r+0x6e>
  403ba0:	6863      	ldr	r3, [r4, #4]
  403ba2:	f023 0303 	bic.w	r3, r3, #3
  403ba6:	1b9a      	subs	r2, r3, r6
  403ba8:	2a0f      	cmp	r2, #15
  403baa:	ddf3      	ble.n	403b94 <_malloc_r+0x54>
  403bac:	4670      	mov	r0, lr
  403bae:	693c      	ldr	r4, [r7, #16]
  403bb0:	f8df e2e4 	ldr.w	lr, [pc, #740]	; 403e98 <_malloc_r+0x358>
  403bb4:	4574      	cmp	r4, lr
  403bb6:	f000 81ab 	beq.w	403f10 <_malloc_r+0x3d0>
  403bba:	6863      	ldr	r3, [r4, #4]
  403bbc:	f023 0303 	bic.w	r3, r3, #3
  403bc0:	1b9a      	subs	r2, r3, r6
  403bc2:	2a0f      	cmp	r2, #15
  403bc4:	f300 8190 	bgt.w	403ee8 <_malloc_r+0x3a8>
  403bc8:	2a00      	cmp	r2, #0
  403bca:	f8c7 e014 	str.w	lr, [r7, #20]
  403bce:	f8c7 e010 	str.w	lr, [r7, #16]
  403bd2:	f280 809d 	bge.w	403d10 <_malloc_r+0x1d0>
  403bd6:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  403bda:	f080 8161 	bcs.w	403ea0 <_malloc_r+0x360>
  403bde:	08db      	lsrs	r3, r3, #3
  403be0:	f103 0c01 	add.w	ip, r3, #1
  403be4:	1099      	asrs	r1, r3, #2
  403be6:	687a      	ldr	r2, [r7, #4]
  403be8:	f857 803c 	ldr.w	r8, [r7, ip, lsl #3]
  403bec:	f8c4 8008 	str.w	r8, [r4, #8]
  403bf0:	2301      	movs	r3, #1
  403bf2:	408b      	lsls	r3, r1
  403bf4:	eb07 01cc 	add.w	r1, r7, ip, lsl #3
  403bf8:	4313      	orrs	r3, r2
  403bfa:	3908      	subs	r1, #8
  403bfc:	60e1      	str	r1, [r4, #12]
  403bfe:	607b      	str	r3, [r7, #4]
  403c00:	f847 403c 	str.w	r4, [r7, ip, lsl #3]
  403c04:	f8c8 400c 	str.w	r4, [r8, #12]
  403c08:	1082      	asrs	r2, r0, #2
  403c0a:	2401      	movs	r4, #1
  403c0c:	4094      	lsls	r4, r2
  403c0e:	429c      	cmp	r4, r3
  403c10:	f200 808b 	bhi.w	403d2a <_malloc_r+0x1ea>
  403c14:	421c      	tst	r4, r3
  403c16:	d106      	bne.n	403c26 <_malloc_r+0xe6>
  403c18:	f020 0003 	bic.w	r0, r0, #3
  403c1c:	0064      	lsls	r4, r4, #1
  403c1e:	421c      	tst	r4, r3
  403c20:	f100 0004 	add.w	r0, r0, #4
  403c24:	d0fa      	beq.n	403c1c <_malloc_r+0xdc>
  403c26:	eb07 09c0 	add.w	r9, r7, r0, lsl #3
  403c2a:	46cc      	mov	ip, r9
  403c2c:	4680      	mov	r8, r0
  403c2e:	f8dc 300c 	ldr.w	r3, [ip, #12]
  403c32:	459c      	cmp	ip, r3
  403c34:	d107      	bne.n	403c46 <_malloc_r+0x106>
  403c36:	e16d      	b.n	403f14 <_malloc_r+0x3d4>
  403c38:	2a00      	cmp	r2, #0
  403c3a:	f280 817b 	bge.w	403f34 <_malloc_r+0x3f4>
  403c3e:	68db      	ldr	r3, [r3, #12]
  403c40:	459c      	cmp	ip, r3
  403c42:	f000 8167 	beq.w	403f14 <_malloc_r+0x3d4>
  403c46:	6859      	ldr	r1, [r3, #4]
  403c48:	f021 0103 	bic.w	r1, r1, #3
  403c4c:	1b8a      	subs	r2, r1, r6
  403c4e:	2a0f      	cmp	r2, #15
  403c50:	ddf2      	ble.n	403c38 <_malloc_r+0xf8>
  403c52:	f8d3 c00c 	ldr.w	ip, [r3, #12]
  403c56:	f8d3 8008 	ldr.w	r8, [r3, #8]
  403c5a:	9300      	str	r3, [sp, #0]
  403c5c:	199c      	adds	r4, r3, r6
  403c5e:	4628      	mov	r0, r5
  403c60:	f046 0601 	orr.w	r6, r6, #1
  403c64:	f042 0501 	orr.w	r5, r2, #1
  403c68:	605e      	str	r6, [r3, #4]
  403c6a:	f8c8 c00c 	str.w	ip, [r8, #12]
  403c6e:	f8cc 8008 	str.w	r8, [ip, #8]
  403c72:	617c      	str	r4, [r7, #20]
  403c74:	613c      	str	r4, [r7, #16]
  403c76:	f8c4 e00c 	str.w	lr, [r4, #12]
  403c7a:	f8c4 e008 	str.w	lr, [r4, #8]
  403c7e:	6065      	str	r5, [r4, #4]
  403c80:	505a      	str	r2, [r3, r1]
  403c82:	f000 fafb 	bl	40427c <__malloc_unlock>
  403c86:	9b00      	ldr	r3, [sp, #0]
  403c88:	f103 0408 	add.w	r4, r3, #8
  403c8c:	e01e      	b.n	403ccc <_malloc_r+0x18c>
  403c8e:	2910      	cmp	r1, #16
  403c90:	d820      	bhi.n	403cd4 <_malloc_r+0x194>
  403c92:	f000 faed 	bl	404270 <__malloc_lock>
  403c96:	2610      	movs	r6, #16
  403c98:	2318      	movs	r3, #24
  403c9a:	2002      	movs	r0, #2
  403c9c:	4f79      	ldr	r7, [pc, #484]	; (403e84 <_malloc_r+0x344>)
  403c9e:	443b      	add	r3, r7
  403ca0:	f1a3 0208 	sub.w	r2, r3, #8
  403ca4:	685c      	ldr	r4, [r3, #4]
  403ca6:	4294      	cmp	r4, r2
  403ca8:	f000 813d 	beq.w	403f26 <_malloc_r+0x3e6>
  403cac:	6863      	ldr	r3, [r4, #4]
  403cae:	68e1      	ldr	r1, [r4, #12]
  403cb0:	68a6      	ldr	r6, [r4, #8]
  403cb2:	f023 0303 	bic.w	r3, r3, #3
  403cb6:	4423      	add	r3, r4
  403cb8:	4628      	mov	r0, r5
  403cba:	685a      	ldr	r2, [r3, #4]
  403cbc:	60f1      	str	r1, [r6, #12]
  403cbe:	f042 0201 	orr.w	r2, r2, #1
  403cc2:	608e      	str	r6, [r1, #8]
  403cc4:	605a      	str	r2, [r3, #4]
  403cc6:	f000 fad9 	bl	40427c <__malloc_unlock>
  403cca:	3408      	adds	r4, #8
  403ccc:	4620      	mov	r0, r4
  403cce:	b003      	add	sp, #12
  403cd0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403cd4:	2400      	movs	r4, #0
  403cd6:	230c      	movs	r3, #12
  403cd8:	4620      	mov	r0, r4
  403cda:	602b      	str	r3, [r5, #0]
  403cdc:	b003      	add	sp, #12
  403cde:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403ce2:	2040      	movs	r0, #64	; 0x40
  403ce4:	f44f 7300 	mov.w	r3, #512	; 0x200
  403ce8:	f04f 0e3f 	mov.w	lr, #63	; 0x3f
  403cec:	e74a      	b.n	403b84 <_malloc_r+0x44>
  403cee:	4423      	add	r3, r4
  403cf0:	68e1      	ldr	r1, [r4, #12]
  403cf2:	685a      	ldr	r2, [r3, #4]
  403cf4:	68a6      	ldr	r6, [r4, #8]
  403cf6:	f042 0201 	orr.w	r2, r2, #1
  403cfa:	60f1      	str	r1, [r6, #12]
  403cfc:	4628      	mov	r0, r5
  403cfe:	608e      	str	r6, [r1, #8]
  403d00:	605a      	str	r2, [r3, #4]
  403d02:	f000 fabb 	bl	40427c <__malloc_unlock>
  403d06:	3408      	adds	r4, #8
  403d08:	4620      	mov	r0, r4
  403d0a:	b003      	add	sp, #12
  403d0c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403d10:	4423      	add	r3, r4
  403d12:	4628      	mov	r0, r5
  403d14:	685a      	ldr	r2, [r3, #4]
  403d16:	f042 0201 	orr.w	r2, r2, #1
  403d1a:	605a      	str	r2, [r3, #4]
  403d1c:	f000 faae 	bl	40427c <__malloc_unlock>
  403d20:	3408      	adds	r4, #8
  403d22:	4620      	mov	r0, r4
  403d24:	b003      	add	sp, #12
  403d26:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403d2a:	68bc      	ldr	r4, [r7, #8]
  403d2c:	6863      	ldr	r3, [r4, #4]
  403d2e:	f023 0803 	bic.w	r8, r3, #3
  403d32:	45b0      	cmp	r8, r6
  403d34:	d304      	bcc.n	403d40 <_malloc_r+0x200>
  403d36:	eba8 0306 	sub.w	r3, r8, r6
  403d3a:	2b0f      	cmp	r3, #15
  403d3c:	f300 8085 	bgt.w	403e4a <_malloc_r+0x30a>
  403d40:	f8df 9158 	ldr.w	r9, [pc, #344]	; 403e9c <_malloc_r+0x35c>
  403d44:	4b50      	ldr	r3, [pc, #320]	; (403e88 <_malloc_r+0x348>)
  403d46:	f8d9 2000 	ldr.w	r2, [r9]
  403d4a:	681b      	ldr	r3, [r3, #0]
  403d4c:	3201      	adds	r2, #1
  403d4e:	4433      	add	r3, r6
  403d50:	eb04 0a08 	add.w	sl, r4, r8
  403d54:	f000 8155 	beq.w	404002 <_malloc_r+0x4c2>
  403d58:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
  403d5c:	330f      	adds	r3, #15
  403d5e:	f423 6b7f 	bic.w	fp, r3, #4080	; 0xff0
  403d62:	f02b 0b0f 	bic.w	fp, fp, #15
  403d66:	4659      	mov	r1, fp
  403d68:	4628      	mov	r0, r5
  403d6a:	f000 faf7 	bl	40435c <_sbrk_r>
  403d6e:	1c41      	adds	r1, r0, #1
  403d70:	4602      	mov	r2, r0
  403d72:	f000 80fc 	beq.w	403f6e <_malloc_r+0x42e>
  403d76:	4582      	cmp	sl, r0
  403d78:	f200 80f7 	bhi.w	403f6a <_malloc_r+0x42a>
  403d7c:	4b43      	ldr	r3, [pc, #268]	; (403e8c <_malloc_r+0x34c>)
  403d7e:	6819      	ldr	r1, [r3, #0]
  403d80:	4459      	add	r1, fp
  403d82:	6019      	str	r1, [r3, #0]
  403d84:	f000 814d 	beq.w	404022 <_malloc_r+0x4e2>
  403d88:	f8d9 0000 	ldr.w	r0, [r9]
  403d8c:	3001      	adds	r0, #1
  403d8e:	bf1b      	ittet	ne
  403d90:	eba2 0a0a 	subne.w	sl, r2, sl
  403d94:	4451      	addne	r1, sl
  403d96:	f8c9 2000 	streq.w	r2, [r9]
  403d9a:	6019      	strne	r1, [r3, #0]
  403d9c:	f012 0107 	ands.w	r1, r2, #7
  403da0:	f000 8115 	beq.w	403fce <_malloc_r+0x48e>
  403da4:	f1c1 0008 	rsb	r0, r1, #8
  403da8:	f5c1 5180 	rsb	r1, r1, #4096	; 0x1000
  403dac:	4402      	add	r2, r0
  403dae:	3108      	adds	r1, #8
  403db0:	eb02 090b 	add.w	r9, r2, fp
  403db4:	f3c9 090b 	ubfx	r9, r9, #0, #12
  403db8:	eba1 0909 	sub.w	r9, r1, r9
  403dbc:	4649      	mov	r1, r9
  403dbe:	4628      	mov	r0, r5
  403dc0:	9301      	str	r3, [sp, #4]
  403dc2:	9200      	str	r2, [sp, #0]
  403dc4:	f000 faca 	bl	40435c <_sbrk_r>
  403dc8:	1c43      	adds	r3, r0, #1
  403dca:	e89d 000c 	ldmia.w	sp, {r2, r3}
  403dce:	f000 8143 	beq.w	404058 <_malloc_r+0x518>
  403dd2:	1a80      	subs	r0, r0, r2
  403dd4:	4448      	add	r0, r9
  403dd6:	f040 0001 	orr.w	r0, r0, #1
  403dda:	6819      	ldr	r1, [r3, #0]
  403ddc:	60ba      	str	r2, [r7, #8]
  403dde:	4449      	add	r1, r9
  403de0:	42bc      	cmp	r4, r7
  403de2:	6050      	str	r0, [r2, #4]
  403de4:	6019      	str	r1, [r3, #0]
  403de6:	d017      	beq.n	403e18 <_malloc_r+0x2d8>
  403de8:	f1b8 0f0f 	cmp.w	r8, #15
  403dec:	f240 80fb 	bls.w	403fe6 <_malloc_r+0x4a6>
  403df0:	6860      	ldr	r0, [r4, #4]
  403df2:	f1a8 020c 	sub.w	r2, r8, #12
  403df6:	f022 0207 	bic.w	r2, r2, #7
  403dfa:	eb04 0e02 	add.w	lr, r4, r2
  403dfe:	f000 0001 	and.w	r0, r0, #1
  403e02:	f04f 0c05 	mov.w	ip, #5
  403e06:	4310      	orrs	r0, r2
  403e08:	2a0f      	cmp	r2, #15
  403e0a:	6060      	str	r0, [r4, #4]
  403e0c:	f8ce c004 	str.w	ip, [lr, #4]
  403e10:	f8ce c008 	str.w	ip, [lr, #8]
  403e14:	f200 8117 	bhi.w	404046 <_malloc_r+0x506>
  403e18:	4b1d      	ldr	r3, [pc, #116]	; (403e90 <_malloc_r+0x350>)
  403e1a:	68bc      	ldr	r4, [r7, #8]
  403e1c:	681a      	ldr	r2, [r3, #0]
  403e1e:	4291      	cmp	r1, r2
  403e20:	bf88      	it	hi
  403e22:	6019      	strhi	r1, [r3, #0]
  403e24:	4b1b      	ldr	r3, [pc, #108]	; (403e94 <_malloc_r+0x354>)
  403e26:	681a      	ldr	r2, [r3, #0]
  403e28:	4291      	cmp	r1, r2
  403e2a:	6862      	ldr	r2, [r4, #4]
  403e2c:	bf88      	it	hi
  403e2e:	6019      	strhi	r1, [r3, #0]
  403e30:	f022 0203 	bic.w	r2, r2, #3
  403e34:	4296      	cmp	r6, r2
  403e36:	eba2 0306 	sub.w	r3, r2, r6
  403e3a:	d801      	bhi.n	403e40 <_malloc_r+0x300>
  403e3c:	2b0f      	cmp	r3, #15
  403e3e:	dc04      	bgt.n	403e4a <_malloc_r+0x30a>
  403e40:	4628      	mov	r0, r5
  403e42:	f000 fa1b 	bl	40427c <__malloc_unlock>
  403e46:	2400      	movs	r4, #0
  403e48:	e740      	b.n	403ccc <_malloc_r+0x18c>
  403e4a:	19a2      	adds	r2, r4, r6
  403e4c:	f043 0301 	orr.w	r3, r3, #1
  403e50:	f046 0601 	orr.w	r6, r6, #1
  403e54:	6066      	str	r6, [r4, #4]
  403e56:	4628      	mov	r0, r5
  403e58:	60ba      	str	r2, [r7, #8]
  403e5a:	6053      	str	r3, [r2, #4]
  403e5c:	f000 fa0e 	bl	40427c <__malloc_unlock>
  403e60:	3408      	adds	r4, #8
  403e62:	4620      	mov	r0, r4
  403e64:	b003      	add	sp, #12
  403e66:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403e6a:	2b14      	cmp	r3, #20
  403e6c:	d971      	bls.n	403f52 <_malloc_r+0x412>
  403e6e:	2b54      	cmp	r3, #84	; 0x54
  403e70:	f200 80a3 	bhi.w	403fba <_malloc_r+0x47a>
  403e74:	0b33      	lsrs	r3, r6, #12
  403e76:	f103 006f 	add.w	r0, r3, #111	; 0x6f
  403e7a:	f103 0e6e 	add.w	lr, r3, #110	; 0x6e
  403e7e:	00c3      	lsls	r3, r0, #3
  403e80:	e680      	b.n	403b84 <_malloc_r+0x44>
  403e82:	bf00      	nop
  403e84:	20400438 	.word	0x20400438
  403e88:	20400bc0 	.word	0x20400bc0
  403e8c:	20400b90 	.word	0x20400b90
  403e90:	20400bb8 	.word	0x20400bb8
  403e94:	20400bbc 	.word	0x20400bbc
  403e98:	20400440 	.word	0x20400440
  403e9c:	20400840 	.word	0x20400840
  403ea0:	0a5a      	lsrs	r2, r3, #9
  403ea2:	2a04      	cmp	r2, #4
  403ea4:	d95b      	bls.n	403f5e <_malloc_r+0x41e>
  403ea6:	2a14      	cmp	r2, #20
  403ea8:	f200 80ae 	bhi.w	404008 <_malloc_r+0x4c8>
  403eac:	f102 015c 	add.w	r1, r2, #92	; 0x5c
  403eb0:	00c9      	lsls	r1, r1, #3
  403eb2:	325b      	adds	r2, #91	; 0x5b
  403eb4:	eb07 0c01 	add.w	ip, r7, r1
  403eb8:	5879      	ldr	r1, [r7, r1]
  403eba:	f1ac 0c08 	sub.w	ip, ip, #8
  403ebe:	458c      	cmp	ip, r1
  403ec0:	f000 8088 	beq.w	403fd4 <_malloc_r+0x494>
  403ec4:	684a      	ldr	r2, [r1, #4]
  403ec6:	f022 0203 	bic.w	r2, r2, #3
  403eca:	4293      	cmp	r3, r2
  403ecc:	d273      	bcs.n	403fb6 <_malloc_r+0x476>
  403ece:	6889      	ldr	r1, [r1, #8]
  403ed0:	458c      	cmp	ip, r1
  403ed2:	d1f7      	bne.n	403ec4 <_malloc_r+0x384>
  403ed4:	f8dc 200c 	ldr.w	r2, [ip, #12]
  403ed8:	687b      	ldr	r3, [r7, #4]
  403eda:	60e2      	str	r2, [r4, #12]
  403edc:	f8c4 c008 	str.w	ip, [r4, #8]
  403ee0:	6094      	str	r4, [r2, #8]
  403ee2:	f8cc 400c 	str.w	r4, [ip, #12]
  403ee6:	e68f      	b.n	403c08 <_malloc_r+0xc8>
  403ee8:	19a1      	adds	r1, r4, r6
  403eea:	f046 0c01 	orr.w	ip, r6, #1
  403eee:	f042 0601 	orr.w	r6, r2, #1
  403ef2:	f8c4 c004 	str.w	ip, [r4, #4]
  403ef6:	4628      	mov	r0, r5
  403ef8:	6179      	str	r1, [r7, #20]
  403efa:	6139      	str	r1, [r7, #16]
  403efc:	f8c1 e00c 	str.w	lr, [r1, #12]
  403f00:	f8c1 e008 	str.w	lr, [r1, #8]
  403f04:	604e      	str	r6, [r1, #4]
  403f06:	50e2      	str	r2, [r4, r3]
  403f08:	f000 f9b8 	bl	40427c <__malloc_unlock>
  403f0c:	3408      	adds	r4, #8
  403f0e:	e6dd      	b.n	403ccc <_malloc_r+0x18c>
  403f10:	687b      	ldr	r3, [r7, #4]
  403f12:	e679      	b.n	403c08 <_malloc_r+0xc8>
  403f14:	f108 0801 	add.w	r8, r8, #1
  403f18:	f018 0f03 	tst.w	r8, #3
  403f1c:	f10c 0c08 	add.w	ip, ip, #8
  403f20:	f47f ae85 	bne.w	403c2e <_malloc_r+0xee>
  403f24:	e02d      	b.n	403f82 <_malloc_r+0x442>
  403f26:	68dc      	ldr	r4, [r3, #12]
  403f28:	42a3      	cmp	r3, r4
  403f2a:	bf08      	it	eq
  403f2c:	3002      	addeq	r0, #2
  403f2e:	f43f ae3e 	beq.w	403bae <_malloc_r+0x6e>
  403f32:	e6bb      	b.n	403cac <_malloc_r+0x16c>
  403f34:	4419      	add	r1, r3
  403f36:	461c      	mov	r4, r3
  403f38:	684a      	ldr	r2, [r1, #4]
  403f3a:	68db      	ldr	r3, [r3, #12]
  403f3c:	f854 6f08 	ldr.w	r6, [r4, #8]!
  403f40:	f042 0201 	orr.w	r2, r2, #1
  403f44:	604a      	str	r2, [r1, #4]
  403f46:	4628      	mov	r0, r5
  403f48:	60f3      	str	r3, [r6, #12]
  403f4a:	609e      	str	r6, [r3, #8]
  403f4c:	f000 f996 	bl	40427c <__malloc_unlock>
  403f50:	e6bc      	b.n	403ccc <_malloc_r+0x18c>
  403f52:	f103 005c 	add.w	r0, r3, #92	; 0x5c
  403f56:	f103 0e5b 	add.w	lr, r3, #91	; 0x5b
  403f5a:	00c3      	lsls	r3, r0, #3
  403f5c:	e612      	b.n	403b84 <_malloc_r+0x44>
  403f5e:	099a      	lsrs	r2, r3, #6
  403f60:	f102 0139 	add.w	r1, r2, #57	; 0x39
  403f64:	00c9      	lsls	r1, r1, #3
  403f66:	3238      	adds	r2, #56	; 0x38
  403f68:	e7a4      	b.n	403eb4 <_malloc_r+0x374>
  403f6a:	42bc      	cmp	r4, r7
  403f6c:	d054      	beq.n	404018 <_malloc_r+0x4d8>
  403f6e:	68bc      	ldr	r4, [r7, #8]
  403f70:	6862      	ldr	r2, [r4, #4]
  403f72:	f022 0203 	bic.w	r2, r2, #3
  403f76:	e75d      	b.n	403e34 <_malloc_r+0x2f4>
  403f78:	f859 3908 	ldr.w	r3, [r9], #-8
  403f7c:	4599      	cmp	r9, r3
  403f7e:	f040 8086 	bne.w	40408e <_malloc_r+0x54e>
  403f82:	f010 0f03 	tst.w	r0, #3
  403f86:	f100 30ff 	add.w	r0, r0, #4294967295
  403f8a:	d1f5      	bne.n	403f78 <_malloc_r+0x438>
  403f8c:	687b      	ldr	r3, [r7, #4]
  403f8e:	ea23 0304 	bic.w	r3, r3, r4
  403f92:	607b      	str	r3, [r7, #4]
  403f94:	0064      	lsls	r4, r4, #1
  403f96:	429c      	cmp	r4, r3
  403f98:	f63f aec7 	bhi.w	403d2a <_malloc_r+0x1ea>
  403f9c:	2c00      	cmp	r4, #0
  403f9e:	f43f aec4 	beq.w	403d2a <_malloc_r+0x1ea>
  403fa2:	421c      	tst	r4, r3
  403fa4:	4640      	mov	r0, r8
  403fa6:	f47f ae3e 	bne.w	403c26 <_malloc_r+0xe6>
  403faa:	0064      	lsls	r4, r4, #1
  403fac:	421c      	tst	r4, r3
  403fae:	f100 0004 	add.w	r0, r0, #4
  403fb2:	d0fa      	beq.n	403faa <_malloc_r+0x46a>
  403fb4:	e637      	b.n	403c26 <_malloc_r+0xe6>
  403fb6:	468c      	mov	ip, r1
  403fb8:	e78c      	b.n	403ed4 <_malloc_r+0x394>
  403fba:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
  403fbe:	d815      	bhi.n	403fec <_malloc_r+0x4ac>
  403fc0:	0bf3      	lsrs	r3, r6, #15
  403fc2:	f103 0078 	add.w	r0, r3, #120	; 0x78
  403fc6:	f103 0e77 	add.w	lr, r3, #119	; 0x77
  403fca:	00c3      	lsls	r3, r0, #3
  403fcc:	e5da      	b.n	403b84 <_malloc_r+0x44>
  403fce:	f44f 5180 	mov.w	r1, #4096	; 0x1000
  403fd2:	e6ed      	b.n	403db0 <_malloc_r+0x270>
  403fd4:	687b      	ldr	r3, [r7, #4]
  403fd6:	1092      	asrs	r2, r2, #2
  403fd8:	2101      	movs	r1, #1
  403fda:	fa01 f202 	lsl.w	r2, r1, r2
  403fde:	4313      	orrs	r3, r2
  403fe0:	607b      	str	r3, [r7, #4]
  403fe2:	4662      	mov	r2, ip
  403fe4:	e779      	b.n	403eda <_malloc_r+0x39a>
  403fe6:	2301      	movs	r3, #1
  403fe8:	6053      	str	r3, [r2, #4]
  403fea:	e729      	b.n	403e40 <_malloc_r+0x300>
  403fec:	f240 5254 	movw	r2, #1364	; 0x554
  403ff0:	4293      	cmp	r3, r2
  403ff2:	d822      	bhi.n	40403a <_malloc_r+0x4fa>
  403ff4:	0cb3      	lsrs	r3, r6, #18
  403ff6:	f103 007d 	add.w	r0, r3, #125	; 0x7d
  403ffa:	f103 0e7c 	add.w	lr, r3, #124	; 0x7c
  403ffe:	00c3      	lsls	r3, r0, #3
  404000:	e5c0      	b.n	403b84 <_malloc_r+0x44>
  404002:	f103 0b10 	add.w	fp, r3, #16
  404006:	e6ae      	b.n	403d66 <_malloc_r+0x226>
  404008:	2a54      	cmp	r2, #84	; 0x54
  40400a:	d829      	bhi.n	404060 <_malloc_r+0x520>
  40400c:	0b1a      	lsrs	r2, r3, #12
  40400e:	f102 016f 	add.w	r1, r2, #111	; 0x6f
  404012:	00c9      	lsls	r1, r1, #3
  404014:	326e      	adds	r2, #110	; 0x6e
  404016:	e74d      	b.n	403eb4 <_malloc_r+0x374>
  404018:	4b20      	ldr	r3, [pc, #128]	; (40409c <_malloc_r+0x55c>)
  40401a:	6819      	ldr	r1, [r3, #0]
  40401c:	4459      	add	r1, fp
  40401e:	6019      	str	r1, [r3, #0]
  404020:	e6b2      	b.n	403d88 <_malloc_r+0x248>
  404022:	f3ca 000b 	ubfx	r0, sl, #0, #12
  404026:	2800      	cmp	r0, #0
  404028:	f47f aeae 	bne.w	403d88 <_malloc_r+0x248>
  40402c:	eb08 030b 	add.w	r3, r8, fp
  404030:	68ba      	ldr	r2, [r7, #8]
  404032:	f043 0301 	orr.w	r3, r3, #1
  404036:	6053      	str	r3, [r2, #4]
  404038:	e6ee      	b.n	403e18 <_malloc_r+0x2d8>
  40403a:	207f      	movs	r0, #127	; 0x7f
  40403c:	f44f 737e 	mov.w	r3, #1016	; 0x3f8
  404040:	f04f 0e7e 	mov.w	lr, #126	; 0x7e
  404044:	e59e      	b.n	403b84 <_malloc_r+0x44>
  404046:	f104 0108 	add.w	r1, r4, #8
  40404a:	4628      	mov	r0, r5
  40404c:	9300      	str	r3, [sp, #0]
  40404e:	f002 ff9f 	bl	406f90 <_free_r>
  404052:	9b00      	ldr	r3, [sp, #0]
  404054:	6819      	ldr	r1, [r3, #0]
  404056:	e6df      	b.n	403e18 <_malloc_r+0x2d8>
  404058:	2001      	movs	r0, #1
  40405a:	f04f 0900 	mov.w	r9, #0
  40405e:	e6bc      	b.n	403dda <_malloc_r+0x29a>
  404060:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  404064:	d805      	bhi.n	404072 <_malloc_r+0x532>
  404066:	0bda      	lsrs	r2, r3, #15
  404068:	f102 0178 	add.w	r1, r2, #120	; 0x78
  40406c:	00c9      	lsls	r1, r1, #3
  40406e:	3277      	adds	r2, #119	; 0x77
  404070:	e720      	b.n	403eb4 <_malloc_r+0x374>
  404072:	f240 5154 	movw	r1, #1364	; 0x554
  404076:	428a      	cmp	r2, r1
  404078:	d805      	bhi.n	404086 <_malloc_r+0x546>
  40407a:	0c9a      	lsrs	r2, r3, #18
  40407c:	f102 017d 	add.w	r1, r2, #125	; 0x7d
  404080:	00c9      	lsls	r1, r1, #3
  404082:	327c      	adds	r2, #124	; 0x7c
  404084:	e716      	b.n	403eb4 <_malloc_r+0x374>
  404086:	f44f 717e 	mov.w	r1, #1016	; 0x3f8
  40408a:	227e      	movs	r2, #126	; 0x7e
  40408c:	e712      	b.n	403eb4 <_malloc_r+0x374>
  40408e:	687b      	ldr	r3, [r7, #4]
  404090:	e780      	b.n	403f94 <_malloc_r+0x454>
  404092:	08f0      	lsrs	r0, r6, #3
  404094:	f106 0308 	add.w	r3, r6, #8
  404098:	e600      	b.n	403c9c <_malloc_r+0x15c>
  40409a:	bf00      	nop
  40409c:	20400b90 	.word	0x20400b90

004040a0 <memcpy>:
  4040a0:	4684      	mov	ip, r0
  4040a2:	ea41 0300 	orr.w	r3, r1, r0
  4040a6:	f013 0303 	ands.w	r3, r3, #3
  4040aa:	d16d      	bne.n	404188 <memcpy+0xe8>
  4040ac:	3a40      	subs	r2, #64	; 0x40
  4040ae:	d341      	bcc.n	404134 <memcpy+0x94>
  4040b0:	f851 3b04 	ldr.w	r3, [r1], #4
  4040b4:	f840 3b04 	str.w	r3, [r0], #4
  4040b8:	f851 3b04 	ldr.w	r3, [r1], #4
  4040bc:	f840 3b04 	str.w	r3, [r0], #4
  4040c0:	f851 3b04 	ldr.w	r3, [r1], #4
  4040c4:	f840 3b04 	str.w	r3, [r0], #4
  4040c8:	f851 3b04 	ldr.w	r3, [r1], #4
  4040cc:	f840 3b04 	str.w	r3, [r0], #4
  4040d0:	f851 3b04 	ldr.w	r3, [r1], #4
  4040d4:	f840 3b04 	str.w	r3, [r0], #4
  4040d8:	f851 3b04 	ldr.w	r3, [r1], #4
  4040dc:	f840 3b04 	str.w	r3, [r0], #4
  4040e0:	f851 3b04 	ldr.w	r3, [r1], #4
  4040e4:	f840 3b04 	str.w	r3, [r0], #4
  4040e8:	f851 3b04 	ldr.w	r3, [r1], #4
  4040ec:	f840 3b04 	str.w	r3, [r0], #4
  4040f0:	f851 3b04 	ldr.w	r3, [r1], #4
  4040f4:	f840 3b04 	str.w	r3, [r0], #4
  4040f8:	f851 3b04 	ldr.w	r3, [r1], #4
  4040fc:	f840 3b04 	str.w	r3, [r0], #4
  404100:	f851 3b04 	ldr.w	r3, [r1], #4
  404104:	f840 3b04 	str.w	r3, [r0], #4
  404108:	f851 3b04 	ldr.w	r3, [r1], #4
  40410c:	f840 3b04 	str.w	r3, [r0], #4
  404110:	f851 3b04 	ldr.w	r3, [r1], #4
  404114:	f840 3b04 	str.w	r3, [r0], #4
  404118:	f851 3b04 	ldr.w	r3, [r1], #4
  40411c:	f840 3b04 	str.w	r3, [r0], #4
  404120:	f851 3b04 	ldr.w	r3, [r1], #4
  404124:	f840 3b04 	str.w	r3, [r0], #4
  404128:	f851 3b04 	ldr.w	r3, [r1], #4
  40412c:	f840 3b04 	str.w	r3, [r0], #4
  404130:	3a40      	subs	r2, #64	; 0x40
  404132:	d2bd      	bcs.n	4040b0 <memcpy+0x10>
  404134:	3230      	adds	r2, #48	; 0x30
  404136:	d311      	bcc.n	40415c <memcpy+0xbc>
  404138:	f851 3b04 	ldr.w	r3, [r1], #4
  40413c:	f840 3b04 	str.w	r3, [r0], #4
  404140:	f851 3b04 	ldr.w	r3, [r1], #4
  404144:	f840 3b04 	str.w	r3, [r0], #4
  404148:	f851 3b04 	ldr.w	r3, [r1], #4
  40414c:	f840 3b04 	str.w	r3, [r0], #4
  404150:	f851 3b04 	ldr.w	r3, [r1], #4
  404154:	f840 3b04 	str.w	r3, [r0], #4
  404158:	3a10      	subs	r2, #16
  40415a:	d2ed      	bcs.n	404138 <memcpy+0x98>
  40415c:	320c      	adds	r2, #12
  40415e:	d305      	bcc.n	40416c <memcpy+0xcc>
  404160:	f851 3b04 	ldr.w	r3, [r1], #4
  404164:	f840 3b04 	str.w	r3, [r0], #4
  404168:	3a04      	subs	r2, #4
  40416a:	d2f9      	bcs.n	404160 <memcpy+0xc0>
  40416c:	3204      	adds	r2, #4
  40416e:	d008      	beq.n	404182 <memcpy+0xe2>
  404170:	07d2      	lsls	r2, r2, #31
  404172:	bf1c      	itt	ne
  404174:	f811 3b01 	ldrbne.w	r3, [r1], #1
  404178:	f800 3b01 	strbne.w	r3, [r0], #1
  40417c:	d301      	bcc.n	404182 <memcpy+0xe2>
  40417e:	880b      	ldrh	r3, [r1, #0]
  404180:	8003      	strh	r3, [r0, #0]
  404182:	4660      	mov	r0, ip
  404184:	4770      	bx	lr
  404186:	bf00      	nop
  404188:	2a08      	cmp	r2, #8
  40418a:	d313      	bcc.n	4041b4 <memcpy+0x114>
  40418c:	078b      	lsls	r3, r1, #30
  40418e:	d08d      	beq.n	4040ac <memcpy+0xc>
  404190:	f010 0303 	ands.w	r3, r0, #3
  404194:	d08a      	beq.n	4040ac <memcpy+0xc>
  404196:	f1c3 0304 	rsb	r3, r3, #4
  40419a:	1ad2      	subs	r2, r2, r3
  40419c:	07db      	lsls	r3, r3, #31
  40419e:	bf1c      	itt	ne
  4041a0:	f811 3b01 	ldrbne.w	r3, [r1], #1
  4041a4:	f800 3b01 	strbne.w	r3, [r0], #1
  4041a8:	d380      	bcc.n	4040ac <memcpy+0xc>
  4041aa:	f831 3b02 	ldrh.w	r3, [r1], #2
  4041ae:	f820 3b02 	strh.w	r3, [r0], #2
  4041b2:	e77b      	b.n	4040ac <memcpy+0xc>
  4041b4:	3a04      	subs	r2, #4
  4041b6:	d3d9      	bcc.n	40416c <memcpy+0xcc>
  4041b8:	3a01      	subs	r2, #1
  4041ba:	f811 3b01 	ldrb.w	r3, [r1], #1
  4041be:	f800 3b01 	strb.w	r3, [r0], #1
  4041c2:	d2f9      	bcs.n	4041b8 <memcpy+0x118>
  4041c4:	780b      	ldrb	r3, [r1, #0]
  4041c6:	7003      	strb	r3, [r0, #0]
  4041c8:	784b      	ldrb	r3, [r1, #1]
  4041ca:	7043      	strb	r3, [r0, #1]
  4041cc:	788b      	ldrb	r3, [r1, #2]
  4041ce:	7083      	strb	r3, [r0, #2]
  4041d0:	4660      	mov	r0, ip
  4041d2:	4770      	bx	lr

004041d4 <memset>:
  4041d4:	b470      	push	{r4, r5, r6}
  4041d6:	0786      	lsls	r6, r0, #30
  4041d8:	d046      	beq.n	404268 <memset+0x94>
  4041da:	1e54      	subs	r4, r2, #1
  4041dc:	2a00      	cmp	r2, #0
  4041de:	d041      	beq.n	404264 <memset+0x90>
  4041e0:	b2ca      	uxtb	r2, r1
  4041e2:	4603      	mov	r3, r0
  4041e4:	e002      	b.n	4041ec <memset+0x18>
  4041e6:	f114 34ff 	adds.w	r4, r4, #4294967295
  4041ea:	d33b      	bcc.n	404264 <memset+0x90>
  4041ec:	f803 2b01 	strb.w	r2, [r3], #1
  4041f0:	079d      	lsls	r5, r3, #30
  4041f2:	d1f8      	bne.n	4041e6 <memset+0x12>
  4041f4:	2c03      	cmp	r4, #3
  4041f6:	d92e      	bls.n	404256 <memset+0x82>
  4041f8:	b2cd      	uxtb	r5, r1
  4041fa:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
  4041fe:	2c0f      	cmp	r4, #15
  404200:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
  404204:	d919      	bls.n	40423a <memset+0x66>
  404206:	f103 0210 	add.w	r2, r3, #16
  40420a:	4626      	mov	r6, r4
  40420c:	3e10      	subs	r6, #16
  40420e:	2e0f      	cmp	r6, #15
  404210:	f842 5c10 	str.w	r5, [r2, #-16]
  404214:	f842 5c0c 	str.w	r5, [r2, #-12]
  404218:	f842 5c08 	str.w	r5, [r2, #-8]
  40421c:	f842 5c04 	str.w	r5, [r2, #-4]
  404220:	f102 0210 	add.w	r2, r2, #16
  404224:	d8f2      	bhi.n	40420c <memset+0x38>
  404226:	f1a4 0210 	sub.w	r2, r4, #16
  40422a:	f022 020f 	bic.w	r2, r2, #15
  40422e:	f004 040f 	and.w	r4, r4, #15
  404232:	3210      	adds	r2, #16
  404234:	2c03      	cmp	r4, #3
  404236:	4413      	add	r3, r2
  404238:	d90d      	bls.n	404256 <memset+0x82>
  40423a:	461e      	mov	r6, r3
  40423c:	4622      	mov	r2, r4
  40423e:	3a04      	subs	r2, #4
  404240:	2a03      	cmp	r2, #3
  404242:	f846 5b04 	str.w	r5, [r6], #4
  404246:	d8fa      	bhi.n	40423e <memset+0x6a>
  404248:	1f22      	subs	r2, r4, #4
  40424a:	f022 0203 	bic.w	r2, r2, #3
  40424e:	3204      	adds	r2, #4
  404250:	4413      	add	r3, r2
  404252:	f004 0403 	and.w	r4, r4, #3
  404256:	b12c      	cbz	r4, 404264 <memset+0x90>
  404258:	b2c9      	uxtb	r1, r1
  40425a:	441c      	add	r4, r3
  40425c:	f803 1b01 	strb.w	r1, [r3], #1
  404260:	429c      	cmp	r4, r3
  404262:	d1fb      	bne.n	40425c <memset+0x88>
  404264:	bc70      	pop	{r4, r5, r6}
  404266:	4770      	bx	lr
  404268:	4614      	mov	r4, r2
  40426a:	4603      	mov	r3, r0
  40426c:	e7c2      	b.n	4041f4 <memset+0x20>
  40426e:	bf00      	nop

00404270 <__malloc_lock>:
  404270:	4801      	ldr	r0, [pc, #4]	; (404278 <__malloc_lock+0x8>)
  404272:	f003 b927 	b.w	4074c4 <__retarget_lock_acquire_recursive>
  404276:	bf00      	nop
  404278:	20400cbc 	.word	0x20400cbc

0040427c <__malloc_unlock>:
  40427c:	4801      	ldr	r0, [pc, #4]	; (404284 <__malloc_unlock+0x8>)
  40427e:	f003 b923 	b.w	4074c8 <__retarget_lock_release_recursive>
  404282:	bf00      	nop
  404284:	20400cbc 	.word	0x20400cbc

00404288 <printf>:
  404288:	b40f      	push	{r0, r1, r2, r3}
  40428a:	b500      	push	{lr}
  40428c:	4907      	ldr	r1, [pc, #28]	; (4042ac <printf+0x24>)
  40428e:	b083      	sub	sp, #12
  404290:	ab04      	add	r3, sp, #16
  404292:	6808      	ldr	r0, [r1, #0]
  404294:	f853 2b04 	ldr.w	r2, [r3], #4
  404298:	6881      	ldr	r1, [r0, #8]
  40429a:	9301      	str	r3, [sp, #4]
  40429c:	f000 f9be 	bl	40461c <_vfprintf_r>
  4042a0:	b003      	add	sp, #12
  4042a2:	f85d eb04 	ldr.w	lr, [sp], #4
  4042a6:	b004      	add	sp, #16
  4042a8:	4770      	bx	lr
  4042aa:	bf00      	nop
  4042ac:	2040000c 	.word	0x2040000c

004042b0 <_puts_r>:
  4042b0:	b5f0      	push	{r4, r5, r6, r7, lr}
  4042b2:	4605      	mov	r5, r0
  4042b4:	b089      	sub	sp, #36	; 0x24
  4042b6:	4608      	mov	r0, r1
  4042b8:	460c      	mov	r4, r1
  4042ba:	f000 f941 	bl	404540 <strlen>
  4042be:	6bab      	ldr	r3, [r5, #56]	; 0x38
  4042c0:	4f21      	ldr	r7, [pc, #132]	; (404348 <_puts_r+0x98>)
  4042c2:	9404      	str	r4, [sp, #16]
  4042c4:	2601      	movs	r6, #1
  4042c6:	1c44      	adds	r4, r0, #1
  4042c8:	a904      	add	r1, sp, #16
  4042ca:	2202      	movs	r2, #2
  4042cc:	9403      	str	r4, [sp, #12]
  4042ce:	9005      	str	r0, [sp, #20]
  4042d0:	68ac      	ldr	r4, [r5, #8]
  4042d2:	9706      	str	r7, [sp, #24]
  4042d4:	9607      	str	r6, [sp, #28]
  4042d6:	9101      	str	r1, [sp, #4]
  4042d8:	9202      	str	r2, [sp, #8]
  4042da:	b353      	cbz	r3, 404332 <_puts_r+0x82>
  4042dc:	6e63      	ldr	r3, [r4, #100]	; 0x64
  4042de:	f013 0f01 	tst.w	r3, #1
  4042e2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  4042e6:	b29a      	uxth	r2, r3
  4042e8:	d101      	bne.n	4042ee <_puts_r+0x3e>
  4042ea:	0590      	lsls	r0, r2, #22
  4042ec:	d525      	bpl.n	40433a <_puts_r+0x8a>
  4042ee:	0491      	lsls	r1, r2, #18
  4042f0:	d406      	bmi.n	404300 <_puts_r+0x50>
  4042f2:	6e62      	ldr	r2, [r4, #100]	; 0x64
  4042f4:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
  4042f8:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
  4042fc:	81a3      	strh	r3, [r4, #12]
  4042fe:	6662      	str	r2, [r4, #100]	; 0x64
  404300:	4628      	mov	r0, r5
  404302:	aa01      	add	r2, sp, #4
  404304:	4621      	mov	r1, r4
  404306:	f002 ff29 	bl	40715c <__sfvwrite_r>
  40430a:	6e63      	ldr	r3, [r4, #100]	; 0x64
  40430c:	2800      	cmp	r0, #0
  40430e:	bf0c      	ite	eq
  404310:	250a      	moveq	r5, #10
  404312:	f04f 35ff 	movne.w	r5, #4294967295
  404316:	07da      	lsls	r2, r3, #31
  404318:	d402      	bmi.n	404320 <_puts_r+0x70>
  40431a:	89a3      	ldrh	r3, [r4, #12]
  40431c:	059b      	lsls	r3, r3, #22
  40431e:	d502      	bpl.n	404326 <_puts_r+0x76>
  404320:	4628      	mov	r0, r5
  404322:	b009      	add	sp, #36	; 0x24
  404324:	bdf0      	pop	{r4, r5, r6, r7, pc}
  404326:	6da0      	ldr	r0, [r4, #88]	; 0x58
  404328:	f003 f8ce 	bl	4074c8 <__retarget_lock_release_recursive>
  40432c:	4628      	mov	r0, r5
  40432e:	b009      	add	sp, #36	; 0x24
  404330:	bdf0      	pop	{r4, r5, r6, r7, pc}
  404332:	4628      	mov	r0, r5
  404334:	f002 fd8a 	bl	406e4c <__sinit>
  404338:	e7d0      	b.n	4042dc <_puts_r+0x2c>
  40433a:	6da0      	ldr	r0, [r4, #88]	; 0x58
  40433c:	f003 f8c2 	bl	4074c4 <__retarget_lock_acquire_recursive>
  404340:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  404344:	b29a      	uxth	r2, r3
  404346:	e7d2      	b.n	4042ee <_puts_r+0x3e>
  404348:	004094d4 	.word	0x004094d4

0040434c <puts>:
  40434c:	4b02      	ldr	r3, [pc, #8]	; (404358 <puts+0xc>)
  40434e:	4601      	mov	r1, r0
  404350:	6818      	ldr	r0, [r3, #0]
  404352:	f7ff bfad 	b.w	4042b0 <_puts_r>
  404356:	bf00      	nop
  404358:	2040000c 	.word	0x2040000c

0040435c <_sbrk_r>:
  40435c:	b538      	push	{r3, r4, r5, lr}
  40435e:	4c07      	ldr	r4, [pc, #28]	; (40437c <_sbrk_r+0x20>)
  404360:	2300      	movs	r3, #0
  404362:	4605      	mov	r5, r0
  404364:	4608      	mov	r0, r1
  404366:	6023      	str	r3, [r4, #0]
  404368:	f7fc fec2 	bl	4010f0 <_sbrk>
  40436c:	1c43      	adds	r3, r0, #1
  40436e:	d000      	beq.n	404372 <_sbrk_r+0x16>
  404370:	bd38      	pop	{r3, r4, r5, pc}
  404372:	6823      	ldr	r3, [r4, #0]
  404374:	2b00      	cmp	r3, #0
  404376:	d0fb      	beq.n	404370 <_sbrk_r+0x14>
  404378:	602b      	str	r3, [r5, #0]
  40437a:	bd38      	pop	{r3, r4, r5, pc}
  40437c:	20400cd0 	.word	0x20400cd0

00404380 <setbuf>:
  404380:	2900      	cmp	r1, #0
  404382:	bf0c      	ite	eq
  404384:	2202      	moveq	r2, #2
  404386:	2200      	movne	r2, #0
  404388:	f44f 6380 	mov.w	r3, #1024	; 0x400
  40438c:	f000 b800 	b.w	404390 <setvbuf>

00404390 <setvbuf>:
  404390:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  404394:	4c61      	ldr	r4, [pc, #388]	; (40451c <setvbuf+0x18c>)
  404396:	6825      	ldr	r5, [r4, #0]
  404398:	b083      	sub	sp, #12
  40439a:	4604      	mov	r4, r0
  40439c:	460f      	mov	r7, r1
  40439e:	4690      	mov	r8, r2
  4043a0:	461e      	mov	r6, r3
  4043a2:	b115      	cbz	r5, 4043aa <setvbuf+0x1a>
  4043a4:	6bab      	ldr	r3, [r5, #56]	; 0x38
  4043a6:	2b00      	cmp	r3, #0
  4043a8:	d064      	beq.n	404474 <setvbuf+0xe4>
  4043aa:	f1b8 0f02 	cmp.w	r8, #2
  4043ae:	d006      	beq.n	4043be <setvbuf+0x2e>
  4043b0:	f1b8 0f01 	cmp.w	r8, #1
  4043b4:	f200 809f 	bhi.w	4044f6 <setvbuf+0x166>
  4043b8:	2e00      	cmp	r6, #0
  4043ba:	f2c0 809c 	blt.w	4044f6 <setvbuf+0x166>
  4043be:	6e63      	ldr	r3, [r4, #100]	; 0x64
  4043c0:	07d8      	lsls	r0, r3, #31
  4043c2:	d534      	bpl.n	40442e <setvbuf+0x9e>
  4043c4:	4621      	mov	r1, r4
  4043c6:	4628      	mov	r0, r5
  4043c8:	f002 fce8 	bl	406d9c <_fflush_r>
  4043cc:	6b21      	ldr	r1, [r4, #48]	; 0x30
  4043ce:	b141      	cbz	r1, 4043e2 <setvbuf+0x52>
  4043d0:	f104 0340 	add.w	r3, r4, #64	; 0x40
  4043d4:	4299      	cmp	r1, r3
  4043d6:	d002      	beq.n	4043de <setvbuf+0x4e>
  4043d8:	4628      	mov	r0, r5
  4043da:	f002 fdd9 	bl	406f90 <_free_r>
  4043de:	2300      	movs	r3, #0
  4043e0:	6323      	str	r3, [r4, #48]	; 0x30
  4043e2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  4043e6:	2200      	movs	r2, #0
  4043e8:	61a2      	str	r2, [r4, #24]
  4043ea:	6062      	str	r2, [r4, #4]
  4043ec:	061a      	lsls	r2, r3, #24
  4043ee:	d43a      	bmi.n	404466 <setvbuf+0xd6>
  4043f0:	f423 634a 	bic.w	r3, r3, #3232	; 0xca0
  4043f4:	f023 0303 	bic.w	r3, r3, #3
  4043f8:	f1b8 0f02 	cmp.w	r8, #2
  4043fc:	81a3      	strh	r3, [r4, #12]
  4043fe:	d01d      	beq.n	40443c <setvbuf+0xac>
  404400:	ab01      	add	r3, sp, #4
  404402:	466a      	mov	r2, sp
  404404:	4621      	mov	r1, r4
  404406:	4628      	mov	r0, r5
  404408:	f003 f860 	bl	4074cc <__swhatbuf_r>
  40440c:	89a3      	ldrh	r3, [r4, #12]
  40440e:	4318      	orrs	r0, r3
  404410:	81a0      	strh	r0, [r4, #12]
  404412:	2e00      	cmp	r6, #0
  404414:	d132      	bne.n	40447c <setvbuf+0xec>
  404416:	9e00      	ldr	r6, [sp, #0]
  404418:	4630      	mov	r0, r6
  40441a:	f7ff fb81 	bl	403b20 <malloc>
  40441e:	4607      	mov	r7, r0
  404420:	2800      	cmp	r0, #0
  404422:	d06b      	beq.n	4044fc <setvbuf+0x16c>
  404424:	89a3      	ldrh	r3, [r4, #12]
  404426:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  40442a:	81a3      	strh	r3, [r4, #12]
  40442c:	e028      	b.n	404480 <setvbuf+0xf0>
  40442e:	89a3      	ldrh	r3, [r4, #12]
  404430:	0599      	lsls	r1, r3, #22
  404432:	d4c7      	bmi.n	4043c4 <setvbuf+0x34>
  404434:	6da0      	ldr	r0, [r4, #88]	; 0x58
  404436:	f003 f845 	bl	4074c4 <__retarget_lock_acquire_recursive>
  40443a:	e7c3      	b.n	4043c4 <setvbuf+0x34>
  40443c:	2500      	movs	r5, #0
  40443e:	6e61      	ldr	r1, [r4, #100]	; 0x64
  404440:	2600      	movs	r6, #0
  404442:	f104 0243 	add.w	r2, r4, #67	; 0x43
  404446:	f043 0302 	orr.w	r3, r3, #2
  40444a:	2001      	movs	r0, #1
  40444c:	60a6      	str	r6, [r4, #8]
  40444e:	07ce      	lsls	r6, r1, #31
  404450:	81a3      	strh	r3, [r4, #12]
  404452:	6022      	str	r2, [r4, #0]
  404454:	6122      	str	r2, [r4, #16]
  404456:	6160      	str	r0, [r4, #20]
  404458:	d401      	bmi.n	40445e <setvbuf+0xce>
  40445a:	0598      	lsls	r0, r3, #22
  40445c:	d53e      	bpl.n	4044dc <setvbuf+0x14c>
  40445e:	4628      	mov	r0, r5
  404460:	b003      	add	sp, #12
  404462:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  404466:	6921      	ldr	r1, [r4, #16]
  404468:	4628      	mov	r0, r5
  40446a:	f002 fd91 	bl	406f90 <_free_r>
  40446e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  404472:	e7bd      	b.n	4043f0 <setvbuf+0x60>
  404474:	4628      	mov	r0, r5
  404476:	f002 fce9 	bl	406e4c <__sinit>
  40447a:	e796      	b.n	4043aa <setvbuf+0x1a>
  40447c:	2f00      	cmp	r7, #0
  40447e:	d0cb      	beq.n	404418 <setvbuf+0x88>
  404480:	6bab      	ldr	r3, [r5, #56]	; 0x38
  404482:	2b00      	cmp	r3, #0
  404484:	d033      	beq.n	4044ee <setvbuf+0x15e>
  404486:	9b00      	ldr	r3, [sp, #0]
  404488:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  40448c:	6027      	str	r7, [r4, #0]
  40448e:	429e      	cmp	r6, r3
  404490:	bf1c      	itt	ne
  404492:	f442 6200 	orrne.w	r2, r2, #2048	; 0x800
  404496:	81a2      	strhne	r2, [r4, #12]
  404498:	f1b8 0f01 	cmp.w	r8, #1
  40449c:	bf04      	itt	eq
  40449e:	f042 0201 	orreq.w	r2, r2, #1
  4044a2:	81a2      	strheq	r2, [r4, #12]
  4044a4:	b292      	uxth	r2, r2
  4044a6:	f012 0308 	ands.w	r3, r2, #8
  4044aa:	6127      	str	r7, [r4, #16]
  4044ac:	6166      	str	r6, [r4, #20]
  4044ae:	d00e      	beq.n	4044ce <setvbuf+0x13e>
  4044b0:	07d1      	lsls	r1, r2, #31
  4044b2:	d51a      	bpl.n	4044ea <setvbuf+0x15a>
  4044b4:	6e65      	ldr	r5, [r4, #100]	; 0x64
  4044b6:	4276      	negs	r6, r6
  4044b8:	2300      	movs	r3, #0
  4044ba:	f015 0501 	ands.w	r5, r5, #1
  4044be:	61a6      	str	r6, [r4, #24]
  4044c0:	60a3      	str	r3, [r4, #8]
  4044c2:	d009      	beq.n	4044d8 <setvbuf+0x148>
  4044c4:	2500      	movs	r5, #0
  4044c6:	4628      	mov	r0, r5
  4044c8:	b003      	add	sp, #12
  4044ca:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  4044ce:	60a3      	str	r3, [r4, #8]
  4044d0:	6e65      	ldr	r5, [r4, #100]	; 0x64
  4044d2:	f015 0501 	ands.w	r5, r5, #1
  4044d6:	d1f5      	bne.n	4044c4 <setvbuf+0x134>
  4044d8:	0593      	lsls	r3, r2, #22
  4044da:	d4c0      	bmi.n	40445e <setvbuf+0xce>
  4044dc:	6da0      	ldr	r0, [r4, #88]	; 0x58
  4044de:	f002 fff3 	bl	4074c8 <__retarget_lock_release_recursive>
  4044e2:	4628      	mov	r0, r5
  4044e4:	b003      	add	sp, #12
  4044e6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  4044ea:	60a6      	str	r6, [r4, #8]
  4044ec:	e7f0      	b.n	4044d0 <setvbuf+0x140>
  4044ee:	4628      	mov	r0, r5
  4044f0:	f002 fcac 	bl	406e4c <__sinit>
  4044f4:	e7c7      	b.n	404486 <setvbuf+0xf6>
  4044f6:	f04f 35ff 	mov.w	r5, #4294967295
  4044fa:	e7b0      	b.n	40445e <setvbuf+0xce>
  4044fc:	f8dd 9000 	ldr.w	r9, [sp]
  404500:	45b1      	cmp	r9, r6
  404502:	d004      	beq.n	40450e <setvbuf+0x17e>
  404504:	4648      	mov	r0, r9
  404506:	f7ff fb0b 	bl	403b20 <malloc>
  40450a:	4607      	mov	r7, r0
  40450c:	b920      	cbnz	r0, 404518 <setvbuf+0x188>
  40450e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  404512:	f04f 35ff 	mov.w	r5, #4294967295
  404516:	e792      	b.n	40443e <setvbuf+0xae>
  404518:	464e      	mov	r6, r9
  40451a:	e783      	b.n	404424 <setvbuf+0x94>
  40451c:	2040000c 	.word	0x2040000c
	...

00404540 <strlen>:
  404540:	f890 f000 	pld	[r0]
  404544:	e96d 4502 	strd	r4, r5, [sp, #-8]!
  404548:	f020 0107 	bic.w	r1, r0, #7
  40454c:	f06f 0c00 	mvn.w	ip, #0
  404550:	f010 0407 	ands.w	r4, r0, #7
  404554:	f891 f020 	pld	[r1, #32]
  404558:	f040 8049 	bne.w	4045ee <strlen+0xae>
  40455c:	f04f 0400 	mov.w	r4, #0
  404560:	f06f 0007 	mvn.w	r0, #7
  404564:	e9d1 2300 	ldrd	r2, r3, [r1]
  404568:	f891 f040 	pld	[r1, #64]	; 0x40
  40456c:	f100 0008 	add.w	r0, r0, #8
  404570:	fa82 f24c 	uadd8	r2, r2, ip
  404574:	faa4 f28c 	sel	r2, r4, ip
  404578:	fa83 f34c 	uadd8	r3, r3, ip
  40457c:	faa2 f38c 	sel	r3, r2, ip
  404580:	bb4b      	cbnz	r3, 4045d6 <strlen+0x96>
  404582:	e9d1 2302 	ldrd	r2, r3, [r1, #8]
  404586:	fa82 f24c 	uadd8	r2, r2, ip
  40458a:	f100 0008 	add.w	r0, r0, #8
  40458e:	faa4 f28c 	sel	r2, r4, ip
  404592:	fa83 f34c 	uadd8	r3, r3, ip
  404596:	faa2 f38c 	sel	r3, r2, ip
  40459a:	b9e3      	cbnz	r3, 4045d6 <strlen+0x96>
  40459c:	e9d1 2304 	ldrd	r2, r3, [r1, #16]
  4045a0:	fa82 f24c 	uadd8	r2, r2, ip
  4045a4:	f100 0008 	add.w	r0, r0, #8
  4045a8:	faa4 f28c 	sel	r2, r4, ip
  4045ac:	fa83 f34c 	uadd8	r3, r3, ip
  4045b0:	faa2 f38c 	sel	r3, r2, ip
  4045b4:	b97b      	cbnz	r3, 4045d6 <strlen+0x96>
  4045b6:	e9d1 2306 	ldrd	r2, r3, [r1, #24]
  4045ba:	f101 0120 	add.w	r1, r1, #32
  4045be:	fa82 f24c 	uadd8	r2, r2, ip
  4045c2:	f100 0008 	add.w	r0, r0, #8
  4045c6:	faa4 f28c 	sel	r2, r4, ip
  4045ca:	fa83 f34c 	uadd8	r3, r3, ip
  4045ce:	faa2 f38c 	sel	r3, r2, ip
  4045d2:	2b00      	cmp	r3, #0
  4045d4:	d0c6      	beq.n	404564 <strlen+0x24>
  4045d6:	2a00      	cmp	r2, #0
  4045d8:	bf04      	itt	eq
  4045da:	3004      	addeq	r0, #4
  4045dc:	461a      	moveq	r2, r3
  4045de:	ba12      	rev	r2, r2
  4045e0:	fab2 f282 	clz	r2, r2
  4045e4:	e8fd 4502 	ldrd	r4, r5, [sp], #8
  4045e8:	eb00 00d2 	add.w	r0, r0, r2, lsr #3
  4045ec:	4770      	bx	lr
  4045ee:	e9d1 2300 	ldrd	r2, r3, [r1]
  4045f2:	f004 0503 	and.w	r5, r4, #3
  4045f6:	f1c4 0000 	rsb	r0, r4, #0
  4045fa:	ea4f 05c5 	mov.w	r5, r5, lsl #3
  4045fe:	f014 0f04 	tst.w	r4, #4
  404602:	f891 f040 	pld	[r1, #64]	; 0x40
  404606:	fa0c f505 	lsl.w	r5, ip, r5
  40460a:	ea62 0205 	orn	r2, r2, r5
  40460e:	bf1c      	itt	ne
  404610:	ea63 0305 	ornne	r3, r3, r5
  404614:	4662      	movne	r2, ip
  404616:	f04f 0400 	mov.w	r4, #0
  40461a:	e7a9      	b.n	404570 <strlen+0x30>

0040461c <_vfprintf_r>:
  40461c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  404620:	b0c1      	sub	sp, #260	; 0x104
  404622:	461d      	mov	r5, r3
  404624:	468a      	mov	sl, r1
  404626:	4691      	mov	r9, r2
  404628:	4604      	mov	r4, r0
  40462a:	9008      	str	r0, [sp, #32]
  40462c:	f002 ff38 	bl	4074a0 <_localeconv_r>
  404630:	6803      	ldr	r3, [r0, #0]
  404632:	9315      	str	r3, [sp, #84]	; 0x54
  404634:	4618      	mov	r0, r3
  404636:	f7ff ff83 	bl	404540 <strlen>
  40463a:	950e      	str	r5, [sp, #56]	; 0x38
  40463c:	9014      	str	r0, [sp, #80]	; 0x50
  40463e:	b11c      	cbz	r4, 404648 <_vfprintf_r+0x2c>
  404640:	6ba3      	ldr	r3, [r4, #56]	; 0x38
  404642:	2b00      	cmp	r3, #0
  404644:	f000 825f 	beq.w	404b06 <_vfprintf_r+0x4ea>
  404648:	f8da 3064 	ldr.w	r3, [sl, #100]	; 0x64
  40464c:	f9ba 200c 	ldrsh.w	r2, [sl, #12]
  404650:	f013 0f01 	tst.w	r3, #1
  404654:	b293      	uxth	r3, r2
  404656:	d102      	bne.n	40465e <_vfprintf_r+0x42>
  404658:	0599      	lsls	r1, r3, #22
  40465a:	f140 8275 	bpl.w	404b48 <_vfprintf_r+0x52c>
  40465e:	049f      	lsls	r7, r3, #18
  404660:	d40a      	bmi.n	404678 <_vfprintf_r+0x5c>
  404662:	f8da 1064 	ldr.w	r1, [sl, #100]	; 0x64
  404666:	f442 5300 	orr.w	r3, r2, #8192	; 0x2000
  40466a:	f421 5100 	bic.w	r1, r1, #8192	; 0x2000
  40466e:	f8aa 300c 	strh.w	r3, [sl, #12]
  404672:	f8ca 1064 	str.w	r1, [sl, #100]	; 0x64
  404676:	b29b      	uxth	r3, r3
  404678:	071e      	lsls	r6, r3, #28
  40467a:	f140 8223 	bpl.w	404ac4 <_vfprintf_r+0x4a8>
  40467e:	f8da 2010 	ldr.w	r2, [sl, #16]
  404682:	2a00      	cmp	r2, #0
  404684:	f000 821e 	beq.w	404ac4 <_vfprintf_r+0x4a8>
  404688:	f003 021a 	and.w	r2, r3, #26
  40468c:	2a0a      	cmp	r2, #10
  40468e:	f000 823e 	beq.w	404b0e <_vfprintf_r+0x4f2>
  404692:	2300      	movs	r3, #0
  404694:	4618      	mov	r0, r3
  404696:	9311      	str	r3, [sp, #68]	; 0x44
  404698:	9313      	str	r3, [sp, #76]	; 0x4c
  40469a:	9312      	str	r3, [sp, #72]	; 0x48
  40469c:	9325      	str	r3, [sp, #148]	; 0x94
  40469e:	9324      	str	r3, [sp, #144]	; 0x90
  4046a0:	9318      	str	r3, [sp, #96]	; 0x60
  4046a2:	9319      	str	r3, [sp, #100]	; 0x64
  4046a4:	930b      	str	r3, [sp, #44]	; 0x2c
  4046a6:	ab30      	add	r3, sp, #192	; 0xc0
  4046a8:	9323      	str	r3, [sp, #140]	; 0x8c
  4046aa:	4698      	mov	r8, r3
  4046ac:	9016      	str	r0, [sp, #88]	; 0x58
  4046ae:	9017      	str	r0, [sp, #92]	; 0x5c
  4046b0:	f8cd a028 	str.w	sl, [sp, #40]	; 0x28
  4046b4:	f899 3000 	ldrb.w	r3, [r9]
  4046b8:	464c      	mov	r4, r9
  4046ba:	b1eb      	cbz	r3, 4046f8 <_vfprintf_r+0xdc>
  4046bc:	2b25      	cmp	r3, #37	; 0x25
  4046be:	d102      	bne.n	4046c6 <_vfprintf_r+0xaa>
  4046c0:	e01a      	b.n	4046f8 <_vfprintf_r+0xdc>
  4046c2:	2b25      	cmp	r3, #37	; 0x25
  4046c4:	d003      	beq.n	4046ce <_vfprintf_r+0xb2>
  4046c6:	f814 3f01 	ldrb.w	r3, [r4, #1]!
  4046ca:	2b00      	cmp	r3, #0
  4046cc:	d1f9      	bne.n	4046c2 <_vfprintf_r+0xa6>
  4046ce:	eba4 0509 	sub.w	r5, r4, r9
  4046d2:	b18d      	cbz	r5, 4046f8 <_vfprintf_r+0xdc>
  4046d4:	9b24      	ldr	r3, [sp, #144]	; 0x90
  4046d6:	9a25      	ldr	r2, [sp, #148]	; 0x94
  4046d8:	f8c8 9000 	str.w	r9, [r8]
  4046dc:	3301      	adds	r3, #1
  4046de:	442a      	add	r2, r5
  4046e0:	2b07      	cmp	r3, #7
  4046e2:	f8c8 5004 	str.w	r5, [r8, #4]
  4046e6:	9225      	str	r2, [sp, #148]	; 0x94
  4046e8:	9324      	str	r3, [sp, #144]	; 0x90
  4046ea:	f300 8201 	bgt.w	404af0 <_vfprintf_r+0x4d4>
  4046ee:	f108 0808 	add.w	r8, r8, #8
  4046f2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  4046f4:	442b      	add	r3, r5
  4046f6:	930b      	str	r3, [sp, #44]	; 0x2c
  4046f8:	7823      	ldrb	r3, [r4, #0]
  4046fa:	2b00      	cmp	r3, #0
  4046fc:	f000 83f0 	beq.w	404ee0 <_vfprintf_r+0x8c4>
  404700:	2300      	movs	r3, #0
  404702:	461a      	mov	r2, r3
  404704:	f88d 306f 	strb.w	r3, [sp, #111]	; 0x6f
  404708:	4619      	mov	r1, r3
  40470a:	930c      	str	r3, [sp, #48]	; 0x30
  40470c:	469b      	mov	fp, r3
  40470e:	7866      	ldrb	r6, [r4, #1]
  404710:	f04f 33ff 	mov.w	r3, #4294967295
  404714:	f104 0901 	add.w	r9, r4, #1
  404718:	9309      	str	r3, [sp, #36]	; 0x24
  40471a:	f109 0901 	add.w	r9, r9, #1
  40471e:	f1a6 0320 	sub.w	r3, r6, #32
  404722:	2b58      	cmp	r3, #88	; 0x58
  404724:	f200 83bf 	bhi.w	404ea6 <_vfprintf_r+0x88a>
  404728:	e8df f013 	tbh	[pc, r3, lsl #1]
  40472c:	03bd02e0 	.word	0x03bd02e0
  404730:	034f03bd 	.word	0x034f03bd
  404734:	03bd03bd 	.word	0x03bd03bd
  404738:	03bd03bd 	.word	0x03bd03bd
  40473c:	03bd03bd 	.word	0x03bd03bd
  404740:	03080354 	.word	0x03080354
  404744:	021a03bd 	.word	0x021a03bd
  404748:	03bd02e8 	.word	0x03bd02e8
  40474c:	033a0303 	.word	0x033a0303
  404750:	033a033a 	.word	0x033a033a
  404754:	033a033a 	.word	0x033a033a
  404758:	033a033a 	.word	0x033a033a
  40475c:	033a033a 	.word	0x033a033a
  404760:	03bd03bd 	.word	0x03bd03bd
  404764:	03bd03bd 	.word	0x03bd03bd
  404768:	03bd03bd 	.word	0x03bd03bd
  40476c:	03bd03bd 	.word	0x03bd03bd
  404770:	03bd03bd 	.word	0x03bd03bd
  404774:	03620349 	.word	0x03620349
  404778:	036203bd 	.word	0x036203bd
  40477c:	03bd03bd 	.word	0x03bd03bd
  404780:	03bd03bd 	.word	0x03bd03bd
  404784:	03bd03a2 	.word	0x03bd03a2
  404788:	006f03bd 	.word	0x006f03bd
  40478c:	03bd03bd 	.word	0x03bd03bd
  404790:	03bd03bd 	.word	0x03bd03bd
  404794:	005903bd 	.word	0x005903bd
  404798:	03bd03bd 	.word	0x03bd03bd
  40479c:	03bd031e 	.word	0x03bd031e
  4047a0:	03bd03bd 	.word	0x03bd03bd
  4047a4:	03bd03bd 	.word	0x03bd03bd
  4047a8:	03bd03bd 	.word	0x03bd03bd
  4047ac:	03bd03bd 	.word	0x03bd03bd
  4047b0:	032403bd 	.word	0x032403bd
  4047b4:	03620273 	.word	0x03620273
  4047b8:	03620362 	.word	0x03620362
  4047bc:	027302b7 	.word	0x027302b7
  4047c0:	03bd03bd 	.word	0x03bd03bd
  4047c4:	03bd02bc 	.word	0x03bd02bc
  4047c8:	007102c9 	.word	0x007102c9
  4047cc:	0247030d 	.word	0x0247030d
  4047d0:	025203bd 	.word	0x025203bd
  4047d4:	005b03bd 	.word	0x005b03bd
  4047d8:	03bd03bd 	.word	0x03bd03bd
  4047dc:	021f      	.short	0x021f
  4047de:	f04b 0b10 	orr.w	fp, fp, #16
  4047e2:	f01b 0f20 	tst.w	fp, #32
  4047e6:	f040 8353 	bne.w	404e90 <_vfprintf_r+0x874>
  4047ea:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  4047ec:	f01b 0f10 	tst.w	fp, #16
  4047f0:	4613      	mov	r3, r2
  4047f2:	f040 85b4 	bne.w	40535e <_vfprintf_r+0xd42>
  4047f6:	f01b 0f40 	tst.w	fp, #64	; 0x40
  4047fa:	f000 85b0 	beq.w	40535e <_vfprintf_r+0xd42>
  4047fe:	8814      	ldrh	r4, [r2, #0]
  404800:	3204      	adds	r2, #4
  404802:	2500      	movs	r5, #0
  404804:	2301      	movs	r3, #1
  404806:	920e      	str	r2, [sp, #56]	; 0x38
  404808:	e014      	b.n	404834 <_vfprintf_r+0x218>
  40480a:	f04b 0b10 	orr.w	fp, fp, #16
  40480e:	f01b 0320 	ands.w	r3, fp, #32
  404812:	f040 8332 	bne.w	404e7a <_vfprintf_r+0x85e>
  404816:	f01b 0210 	ands.w	r2, fp, #16
  40481a:	f040 8589 	bne.w	405330 <_vfprintf_r+0xd14>
  40481e:	f01b 0340 	ands.w	r3, fp, #64	; 0x40
  404822:	f000 8585 	beq.w	405330 <_vfprintf_r+0xd14>
  404826:	990e      	ldr	r1, [sp, #56]	; 0x38
  404828:	4613      	mov	r3, r2
  40482a:	460a      	mov	r2, r1
  40482c:	3204      	adds	r2, #4
  40482e:	880c      	ldrh	r4, [r1, #0]
  404830:	920e      	str	r2, [sp, #56]	; 0x38
  404832:	2500      	movs	r5, #0
  404834:	f04f 0a00 	mov.w	sl, #0
  404838:	f88d a06f 	strb.w	sl, [sp, #111]	; 0x6f
  40483c:	9909      	ldr	r1, [sp, #36]	; 0x24
  40483e:	1c4a      	adds	r2, r1, #1
  404840:	f000 820b 	beq.w	404c5a <_vfprintf_r+0x63e>
  404844:	f02b 0280 	bic.w	r2, fp, #128	; 0x80
  404848:	9206      	str	r2, [sp, #24]
  40484a:	ea54 0205 	orrs.w	r2, r4, r5
  40484e:	f040 820a 	bne.w	404c66 <_vfprintf_r+0x64a>
  404852:	2900      	cmp	r1, #0
  404854:	f040 846f 	bne.w	405136 <_vfprintf_r+0xb1a>
  404858:	2b00      	cmp	r3, #0
  40485a:	f040 852d 	bne.w	4052b8 <_vfprintf_r+0xc9c>
  40485e:	f01b 0301 	ands.w	r3, fp, #1
  404862:	930d      	str	r3, [sp, #52]	; 0x34
  404864:	f000 8668 	beq.w	405538 <_vfprintf_r+0xf1c>
  404868:	af40      	add	r7, sp, #256	; 0x100
  40486a:	2330      	movs	r3, #48	; 0x30
  40486c:	f807 3d41 	strb.w	r3, [r7, #-65]!
  404870:	9b09      	ldr	r3, [sp, #36]	; 0x24
  404872:	9a0d      	ldr	r2, [sp, #52]	; 0x34
  404874:	4293      	cmp	r3, r2
  404876:	bfb8      	it	lt
  404878:	4613      	movlt	r3, r2
  40487a:	9307      	str	r3, [sp, #28]
  40487c:	2300      	movs	r3, #0
  40487e:	9310      	str	r3, [sp, #64]	; 0x40
  404880:	f1ba 0f00 	cmp.w	sl, #0
  404884:	d002      	beq.n	40488c <_vfprintf_r+0x270>
  404886:	9b07      	ldr	r3, [sp, #28]
  404888:	3301      	adds	r3, #1
  40488a:	9307      	str	r3, [sp, #28]
  40488c:	9b06      	ldr	r3, [sp, #24]
  40488e:	f013 0302 	ands.w	r3, r3, #2
  404892:	930f      	str	r3, [sp, #60]	; 0x3c
  404894:	d002      	beq.n	40489c <_vfprintf_r+0x280>
  404896:	9b07      	ldr	r3, [sp, #28]
  404898:	3302      	adds	r3, #2
  40489a:	9307      	str	r3, [sp, #28]
  40489c:	9b06      	ldr	r3, [sp, #24]
  40489e:	f013 0584 	ands.w	r5, r3, #132	; 0x84
  4048a2:	f040 831b 	bne.w	404edc <_vfprintf_r+0x8c0>
  4048a6:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  4048a8:	9a07      	ldr	r2, [sp, #28]
  4048aa:	eba3 0b02 	sub.w	fp, r3, r2
  4048ae:	f1bb 0f00 	cmp.w	fp, #0
  4048b2:	f340 8313 	ble.w	404edc <_vfprintf_r+0x8c0>
  4048b6:	f1bb 0f10 	cmp.w	fp, #16
  4048ba:	9925      	ldr	r1, [sp, #148]	; 0x94
  4048bc:	9a24      	ldr	r2, [sp, #144]	; 0x90
  4048be:	dd28      	ble.n	404912 <_vfprintf_r+0x2f6>
  4048c0:	4643      	mov	r3, r8
  4048c2:	2410      	movs	r4, #16
  4048c4:	46a8      	mov	r8, r5
  4048c6:	f8dd a020 	ldr.w	sl, [sp, #32]
  4048ca:	9d0a      	ldr	r5, [sp, #40]	; 0x28
  4048cc:	e006      	b.n	4048dc <_vfprintf_r+0x2c0>
  4048ce:	f1ab 0b10 	sub.w	fp, fp, #16
  4048d2:	f1bb 0f10 	cmp.w	fp, #16
  4048d6:	f103 0308 	add.w	r3, r3, #8
  4048da:	dd18      	ble.n	40490e <_vfprintf_r+0x2f2>
  4048dc:	3201      	adds	r2, #1
  4048de:	48b9      	ldr	r0, [pc, #740]	; (404bc4 <_vfprintf_r+0x5a8>)
  4048e0:	9224      	str	r2, [sp, #144]	; 0x90
  4048e2:	3110      	adds	r1, #16
  4048e4:	2a07      	cmp	r2, #7
  4048e6:	9125      	str	r1, [sp, #148]	; 0x94
  4048e8:	e883 0011 	stmia.w	r3, {r0, r4}
  4048ec:	ddef      	ble.n	4048ce <_vfprintf_r+0x2b2>
  4048ee:	aa23      	add	r2, sp, #140	; 0x8c
  4048f0:	4629      	mov	r1, r5
  4048f2:	4650      	mov	r0, sl
  4048f4:	f003 fc3c 	bl	408170 <__sprint_r>
  4048f8:	2800      	cmp	r0, #0
  4048fa:	f040 836a 	bne.w	404fd2 <_vfprintf_r+0x9b6>
  4048fe:	f1ab 0b10 	sub.w	fp, fp, #16
  404902:	f1bb 0f10 	cmp.w	fp, #16
  404906:	9925      	ldr	r1, [sp, #148]	; 0x94
  404908:	9a24      	ldr	r2, [sp, #144]	; 0x90
  40490a:	ab30      	add	r3, sp, #192	; 0xc0
  40490c:	dce6      	bgt.n	4048dc <_vfprintf_r+0x2c0>
  40490e:	4645      	mov	r5, r8
  404910:	4698      	mov	r8, r3
  404912:	3201      	adds	r2, #1
  404914:	4bab      	ldr	r3, [pc, #684]	; (404bc4 <_vfprintf_r+0x5a8>)
  404916:	9224      	str	r2, [sp, #144]	; 0x90
  404918:	eb0b 0401 	add.w	r4, fp, r1
  40491c:	2a07      	cmp	r2, #7
  40491e:	9425      	str	r4, [sp, #148]	; 0x94
  404920:	e888 0808 	stmia.w	r8, {r3, fp}
  404924:	f300 84cd 	bgt.w	4052c2 <_vfprintf_r+0xca6>
  404928:	f89d a06f 	ldrb.w	sl, [sp, #111]	; 0x6f
  40492c:	f108 0808 	add.w	r8, r8, #8
  404930:	f1ba 0f00 	cmp.w	sl, #0
  404934:	d00e      	beq.n	404954 <_vfprintf_r+0x338>
  404936:	9b24      	ldr	r3, [sp, #144]	; 0x90
  404938:	3301      	adds	r3, #1
  40493a:	3401      	adds	r4, #1
  40493c:	f10d 016f 	add.w	r1, sp, #111	; 0x6f
  404940:	2201      	movs	r2, #1
  404942:	2b07      	cmp	r3, #7
  404944:	9425      	str	r4, [sp, #148]	; 0x94
  404946:	9324      	str	r3, [sp, #144]	; 0x90
  404948:	e888 0006 	stmia.w	r8, {r1, r2}
  40494c:	f300 840a 	bgt.w	405164 <_vfprintf_r+0xb48>
  404950:	f108 0808 	add.w	r8, r8, #8
  404954:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  404956:	b16b      	cbz	r3, 404974 <_vfprintf_r+0x358>
  404958:	9b24      	ldr	r3, [sp, #144]	; 0x90
  40495a:	3301      	adds	r3, #1
  40495c:	3402      	adds	r4, #2
  40495e:	a91c      	add	r1, sp, #112	; 0x70
  404960:	2202      	movs	r2, #2
  404962:	2b07      	cmp	r3, #7
  404964:	9425      	str	r4, [sp, #148]	; 0x94
  404966:	9324      	str	r3, [sp, #144]	; 0x90
  404968:	e888 0006 	stmia.w	r8, {r1, r2}
  40496c:	f300 8406 	bgt.w	40517c <_vfprintf_r+0xb60>
  404970:	f108 0808 	add.w	r8, r8, #8
  404974:	2d80      	cmp	r5, #128	; 0x80
  404976:	f000 832e 	beq.w	404fd6 <_vfprintf_r+0x9ba>
  40497a:	9b09      	ldr	r3, [sp, #36]	; 0x24
  40497c:	9a0d      	ldr	r2, [sp, #52]	; 0x34
  40497e:	eba3 0a02 	sub.w	sl, r3, r2
  404982:	f1ba 0f00 	cmp.w	sl, #0
  404986:	dd3b      	ble.n	404a00 <_vfprintf_r+0x3e4>
  404988:	f1ba 0f10 	cmp.w	sl, #16
  40498c:	9b24      	ldr	r3, [sp, #144]	; 0x90
  40498e:	4d8e      	ldr	r5, [pc, #568]	; (404bc8 <_vfprintf_r+0x5ac>)
  404990:	dd2b      	ble.n	4049ea <_vfprintf_r+0x3ce>
  404992:	4642      	mov	r2, r8
  404994:	4621      	mov	r1, r4
  404996:	46b0      	mov	r8, r6
  404998:	f04f 0b10 	mov.w	fp, #16
  40499c:	462e      	mov	r6, r5
  40499e:	9c08      	ldr	r4, [sp, #32]
  4049a0:	9d0a      	ldr	r5, [sp, #40]	; 0x28
  4049a2:	e006      	b.n	4049b2 <_vfprintf_r+0x396>
  4049a4:	f1aa 0a10 	sub.w	sl, sl, #16
  4049a8:	f1ba 0f10 	cmp.w	sl, #16
  4049ac:	f102 0208 	add.w	r2, r2, #8
  4049b0:	dd17      	ble.n	4049e2 <_vfprintf_r+0x3c6>
  4049b2:	3301      	adds	r3, #1
  4049b4:	3110      	adds	r1, #16
  4049b6:	2b07      	cmp	r3, #7
  4049b8:	9125      	str	r1, [sp, #148]	; 0x94
  4049ba:	9324      	str	r3, [sp, #144]	; 0x90
  4049bc:	e882 0840 	stmia.w	r2, {r6, fp}
  4049c0:	ddf0      	ble.n	4049a4 <_vfprintf_r+0x388>
  4049c2:	aa23      	add	r2, sp, #140	; 0x8c
  4049c4:	4629      	mov	r1, r5
  4049c6:	4620      	mov	r0, r4
  4049c8:	f003 fbd2 	bl	408170 <__sprint_r>
  4049cc:	2800      	cmp	r0, #0
  4049ce:	f040 8300 	bne.w	404fd2 <_vfprintf_r+0x9b6>
  4049d2:	f1aa 0a10 	sub.w	sl, sl, #16
  4049d6:	f1ba 0f10 	cmp.w	sl, #16
  4049da:	9925      	ldr	r1, [sp, #148]	; 0x94
  4049dc:	9b24      	ldr	r3, [sp, #144]	; 0x90
  4049de:	aa30      	add	r2, sp, #192	; 0xc0
  4049e0:	dce7      	bgt.n	4049b2 <_vfprintf_r+0x396>
  4049e2:	4635      	mov	r5, r6
  4049e4:	460c      	mov	r4, r1
  4049e6:	4646      	mov	r6, r8
  4049e8:	4690      	mov	r8, r2
  4049ea:	3301      	adds	r3, #1
  4049ec:	4454      	add	r4, sl
  4049ee:	2b07      	cmp	r3, #7
  4049f0:	9425      	str	r4, [sp, #148]	; 0x94
  4049f2:	9324      	str	r3, [sp, #144]	; 0x90
  4049f4:	e888 0420 	stmia.w	r8, {r5, sl}
  4049f8:	f300 83a9 	bgt.w	40514e <_vfprintf_r+0xb32>
  4049fc:	f108 0808 	add.w	r8, r8, #8
  404a00:	9b06      	ldr	r3, [sp, #24]
  404a02:	05db      	lsls	r3, r3, #23
  404a04:	f100 8285 	bmi.w	404f12 <_vfprintf_r+0x8f6>
  404a08:	9b24      	ldr	r3, [sp, #144]	; 0x90
  404a0a:	990d      	ldr	r1, [sp, #52]	; 0x34
  404a0c:	f8c8 7000 	str.w	r7, [r8]
  404a10:	3301      	adds	r3, #1
  404a12:	440c      	add	r4, r1
  404a14:	2b07      	cmp	r3, #7
  404a16:	9425      	str	r4, [sp, #148]	; 0x94
  404a18:	f8c8 1004 	str.w	r1, [r8, #4]
  404a1c:	9324      	str	r3, [sp, #144]	; 0x90
  404a1e:	f300 8375 	bgt.w	40510c <_vfprintf_r+0xaf0>
  404a22:	f108 0808 	add.w	r8, r8, #8
  404a26:	9b06      	ldr	r3, [sp, #24]
  404a28:	0759      	lsls	r1, r3, #29
  404a2a:	d53b      	bpl.n	404aa4 <_vfprintf_r+0x488>
  404a2c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  404a2e:	9a07      	ldr	r2, [sp, #28]
  404a30:	1a9d      	subs	r5, r3, r2
  404a32:	2d00      	cmp	r5, #0
  404a34:	dd36      	ble.n	404aa4 <_vfprintf_r+0x488>
  404a36:	2d10      	cmp	r5, #16
  404a38:	9b24      	ldr	r3, [sp, #144]	; 0x90
  404a3a:	dd21      	ble.n	404a80 <_vfprintf_r+0x464>
  404a3c:	2610      	movs	r6, #16
  404a3e:	9f08      	ldr	r7, [sp, #32]
  404a40:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
  404a44:	e004      	b.n	404a50 <_vfprintf_r+0x434>
  404a46:	3d10      	subs	r5, #16
  404a48:	2d10      	cmp	r5, #16
  404a4a:	f108 0808 	add.w	r8, r8, #8
  404a4e:	dd17      	ble.n	404a80 <_vfprintf_r+0x464>
  404a50:	3301      	adds	r3, #1
  404a52:	4a5c      	ldr	r2, [pc, #368]	; (404bc4 <_vfprintf_r+0x5a8>)
  404a54:	9324      	str	r3, [sp, #144]	; 0x90
  404a56:	3410      	adds	r4, #16
  404a58:	2b07      	cmp	r3, #7
  404a5a:	9425      	str	r4, [sp, #148]	; 0x94
  404a5c:	e888 0044 	stmia.w	r8, {r2, r6}
  404a60:	ddf1      	ble.n	404a46 <_vfprintf_r+0x42a>
  404a62:	aa23      	add	r2, sp, #140	; 0x8c
  404a64:	4651      	mov	r1, sl
  404a66:	4638      	mov	r0, r7
  404a68:	f003 fb82 	bl	408170 <__sprint_r>
  404a6c:	2800      	cmp	r0, #0
  404a6e:	f040 823f 	bne.w	404ef0 <_vfprintf_r+0x8d4>
  404a72:	3d10      	subs	r5, #16
  404a74:	2d10      	cmp	r5, #16
  404a76:	9c25      	ldr	r4, [sp, #148]	; 0x94
  404a78:	9b24      	ldr	r3, [sp, #144]	; 0x90
  404a7a:	f10d 08c0 	add.w	r8, sp, #192	; 0xc0
  404a7e:	dce7      	bgt.n	404a50 <_vfprintf_r+0x434>
  404a80:	3301      	adds	r3, #1
  404a82:	4a50      	ldr	r2, [pc, #320]	; (404bc4 <_vfprintf_r+0x5a8>)
  404a84:	9324      	str	r3, [sp, #144]	; 0x90
  404a86:	442c      	add	r4, r5
  404a88:	2b07      	cmp	r3, #7
  404a8a:	9425      	str	r4, [sp, #148]	; 0x94
  404a8c:	e888 0024 	stmia.w	r8, {r2, r5}
  404a90:	dd08      	ble.n	404aa4 <_vfprintf_r+0x488>
  404a92:	aa23      	add	r2, sp, #140	; 0x8c
  404a94:	990a      	ldr	r1, [sp, #40]	; 0x28
  404a96:	9808      	ldr	r0, [sp, #32]
  404a98:	f003 fb6a 	bl	408170 <__sprint_r>
  404a9c:	2800      	cmp	r0, #0
  404a9e:	f040 8347 	bne.w	405130 <_vfprintf_r+0xb14>
  404aa2:	9c25      	ldr	r4, [sp, #148]	; 0x94
  404aa4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  404aa6:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  404aa8:	9907      	ldr	r1, [sp, #28]
  404aaa:	428a      	cmp	r2, r1
  404aac:	bfac      	ite	ge
  404aae:	189b      	addge	r3, r3, r2
  404ab0:	185b      	addlt	r3, r3, r1
  404ab2:	930b      	str	r3, [sp, #44]	; 0x2c
  404ab4:	2c00      	cmp	r4, #0
  404ab6:	f040 8333 	bne.w	405120 <_vfprintf_r+0xb04>
  404aba:	2300      	movs	r3, #0
  404abc:	9324      	str	r3, [sp, #144]	; 0x90
  404abe:	f10d 08c0 	add.w	r8, sp, #192	; 0xc0
  404ac2:	e5f7      	b.n	4046b4 <_vfprintf_r+0x98>
  404ac4:	4651      	mov	r1, sl
  404ac6:	9808      	ldr	r0, [sp, #32]
  404ac8:	f001 f896 	bl	405bf8 <__swsetup_r>
  404acc:	2800      	cmp	r0, #0
  404ace:	d038      	beq.n	404b42 <_vfprintf_r+0x526>
  404ad0:	f8da 3064 	ldr.w	r3, [sl, #100]	; 0x64
  404ad4:	07dd      	lsls	r5, r3, #31
  404ad6:	d404      	bmi.n	404ae2 <_vfprintf_r+0x4c6>
  404ad8:	f8ba 300c 	ldrh.w	r3, [sl, #12]
  404adc:	059c      	lsls	r4, r3, #22
  404ade:	f140 85ca 	bpl.w	405676 <_vfprintf_r+0x105a>
  404ae2:	f04f 33ff 	mov.w	r3, #4294967295
  404ae6:	930b      	str	r3, [sp, #44]	; 0x2c
  404ae8:	980b      	ldr	r0, [sp, #44]	; 0x2c
  404aea:	b041      	add	sp, #260	; 0x104
  404aec:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  404af0:	aa23      	add	r2, sp, #140	; 0x8c
  404af2:	990a      	ldr	r1, [sp, #40]	; 0x28
  404af4:	9808      	ldr	r0, [sp, #32]
  404af6:	f003 fb3b 	bl	408170 <__sprint_r>
  404afa:	2800      	cmp	r0, #0
  404afc:	f040 8318 	bne.w	405130 <_vfprintf_r+0xb14>
  404b00:	f10d 08c0 	add.w	r8, sp, #192	; 0xc0
  404b04:	e5f5      	b.n	4046f2 <_vfprintf_r+0xd6>
  404b06:	9808      	ldr	r0, [sp, #32]
  404b08:	f002 f9a0 	bl	406e4c <__sinit>
  404b0c:	e59c      	b.n	404648 <_vfprintf_r+0x2c>
  404b0e:	f9ba 200e 	ldrsh.w	r2, [sl, #14]
  404b12:	2a00      	cmp	r2, #0
  404b14:	f6ff adbd 	blt.w	404692 <_vfprintf_r+0x76>
  404b18:	f8da 2064 	ldr.w	r2, [sl, #100]	; 0x64
  404b1c:	07d0      	lsls	r0, r2, #31
  404b1e:	d405      	bmi.n	404b2c <_vfprintf_r+0x510>
  404b20:	0599      	lsls	r1, r3, #22
  404b22:	d403      	bmi.n	404b2c <_vfprintf_r+0x510>
  404b24:	f8da 0058 	ldr.w	r0, [sl, #88]	; 0x58
  404b28:	f002 fcce 	bl	4074c8 <__retarget_lock_release_recursive>
  404b2c:	462b      	mov	r3, r5
  404b2e:	464a      	mov	r2, r9
  404b30:	4651      	mov	r1, sl
  404b32:	9808      	ldr	r0, [sp, #32]
  404b34:	f001 f81e 	bl	405b74 <__sbprintf>
  404b38:	900b      	str	r0, [sp, #44]	; 0x2c
  404b3a:	980b      	ldr	r0, [sp, #44]	; 0x2c
  404b3c:	b041      	add	sp, #260	; 0x104
  404b3e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  404b42:	f8ba 300c 	ldrh.w	r3, [sl, #12]
  404b46:	e59f      	b.n	404688 <_vfprintf_r+0x6c>
  404b48:	f8da 0058 	ldr.w	r0, [sl, #88]	; 0x58
  404b4c:	f002 fcba 	bl	4074c4 <__retarget_lock_acquire_recursive>
  404b50:	f9ba 200c 	ldrsh.w	r2, [sl, #12]
  404b54:	b293      	uxth	r3, r2
  404b56:	e582      	b.n	40465e <_vfprintf_r+0x42>
  404b58:	980c      	ldr	r0, [sp, #48]	; 0x30
  404b5a:	930e      	str	r3, [sp, #56]	; 0x38
  404b5c:	4240      	negs	r0, r0
  404b5e:	900c      	str	r0, [sp, #48]	; 0x30
  404b60:	f04b 0b04 	orr.w	fp, fp, #4
  404b64:	f899 6000 	ldrb.w	r6, [r9]
  404b68:	e5d7      	b.n	40471a <_vfprintf_r+0xfe>
  404b6a:	2a00      	cmp	r2, #0
  404b6c:	f040 87df 	bne.w	405b2e <_vfprintf_r+0x1512>
  404b70:	4b16      	ldr	r3, [pc, #88]	; (404bcc <_vfprintf_r+0x5b0>)
  404b72:	9318      	str	r3, [sp, #96]	; 0x60
  404b74:	f01b 0f20 	tst.w	fp, #32
  404b78:	f040 84b9 	bne.w	4054ee <_vfprintf_r+0xed2>
  404b7c:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  404b7e:	f01b 0f10 	tst.w	fp, #16
  404b82:	4613      	mov	r3, r2
  404b84:	f040 83dc 	bne.w	405340 <_vfprintf_r+0xd24>
  404b88:	f01b 0f40 	tst.w	fp, #64	; 0x40
  404b8c:	f000 83d8 	beq.w	405340 <_vfprintf_r+0xd24>
  404b90:	3304      	adds	r3, #4
  404b92:	8814      	ldrh	r4, [r2, #0]
  404b94:	930e      	str	r3, [sp, #56]	; 0x38
  404b96:	2500      	movs	r5, #0
  404b98:	f01b 0f01 	tst.w	fp, #1
  404b9c:	f000 8322 	beq.w	4051e4 <_vfprintf_r+0xbc8>
  404ba0:	ea54 0305 	orrs.w	r3, r4, r5
  404ba4:	f000 831e 	beq.w	4051e4 <_vfprintf_r+0xbc8>
  404ba8:	2330      	movs	r3, #48	; 0x30
  404baa:	f88d 3070 	strb.w	r3, [sp, #112]	; 0x70
  404bae:	f88d 6071 	strb.w	r6, [sp, #113]	; 0x71
  404bb2:	f04b 0b02 	orr.w	fp, fp, #2
  404bb6:	2302      	movs	r3, #2
  404bb8:	e63c      	b.n	404834 <_vfprintf_r+0x218>
  404bba:	f04b 0b20 	orr.w	fp, fp, #32
  404bbe:	f899 6000 	ldrb.w	r6, [r9]
  404bc2:	e5aa      	b.n	40471a <_vfprintf_r+0xfe>
  404bc4:	0040951c 	.word	0x0040951c
  404bc8:	0040952c 	.word	0x0040952c
  404bcc:	004094fc 	.word	0x004094fc
  404bd0:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  404bd2:	6817      	ldr	r7, [r2, #0]
  404bd4:	2400      	movs	r4, #0
  404bd6:	f88d 406f 	strb.w	r4, [sp, #111]	; 0x6f
  404bda:	1d15      	adds	r5, r2, #4
  404bdc:	2f00      	cmp	r7, #0
  404bde:	f000 864e 	beq.w	40587e <_vfprintf_r+0x1262>
  404be2:	9a09      	ldr	r2, [sp, #36]	; 0x24
  404be4:	1c53      	adds	r3, r2, #1
  404be6:	f000 85cc 	beq.w	405782 <_vfprintf_r+0x1166>
  404bea:	4621      	mov	r1, r4
  404bec:	4638      	mov	r0, r7
  404bee:	f002 fce7 	bl	4075c0 <memchr>
  404bf2:	2800      	cmp	r0, #0
  404bf4:	f000 8697 	beq.w	405926 <_vfprintf_r+0x130a>
  404bf8:	1bc3      	subs	r3, r0, r7
  404bfa:	930d      	str	r3, [sp, #52]	; 0x34
  404bfc:	9409      	str	r4, [sp, #36]	; 0x24
  404bfe:	950e      	str	r5, [sp, #56]	; 0x38
  404c00:	f8cd b018 	str.w	fp, [sp, #24]
  404c04:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  404c08:	9307      	str	r3, [sp, #28]
  404c0a:	9410      	str	r4, [sp, #64]	; 0x40
  404c0c:	f89d a06f 	ldrb.w	sl, [sp, #111]	; 0x6f
  404c10:	e636      	b.n	404880 <_vfprintf_r+0x264>
  404c12:	2a00      	cmp	r2, #0
  404c14:	f040 8796 	bne.w	405b44 <_vfprintf_r+0x1528>
  404c18:	f01b 0f20 	tst.w	fp, #32
  404c1c:	f040 845a 	bne.w	4054d4 <_vfprintf_r+0xeb8>
  404c20:	f01b 0f10 	tst.w	fp, #16
  404c24:	f040 83a2 	bne.w	40536c <_vfprintf_r+0xd50>
  404c28:	f01b 0f40 	tst.w	fp, #64	; 0x40
  404c2c:	f000 839e 	beq.w	40536c <_vfprintf_r+0xd50>
  404c30:	990e      	ldr	r1, [sp, #56]	; 0x38
  404c32:	f9b1 4000 	ldrsh.w	r4, [r1]
  404c36:	3104      	adds	r1, #4
  404c38:	17e5      	asrs	r5, r4, #31
  404c3a:	4622      	mov	r2, r4
  404c3c:	462b      	mov	r3, r5
  404c3e:	910e      	str	r1, [sp, #56]	; 0x38
  404c40:	2a00      	cmp	r2, #0
  404c42:	f173 0300 	sbcs.w	r3, r3, #0
  404c46:	f2c0 8487 	blt.w	405558 <_vfprintf_r+0xf3c>
  404c4a:	9909      	ldr	r1, [sp, #36]	; 0x24
  404c4c:	f89d a06f 	ldrb.w	sl, [sp, #111]	; 0x6f
  404c50:	1c4a      	adds	r2, r1, #1
  404c52:	f04f 0301 	mov.w	r3, #1
  404c56:	f47f adf5 	bne.w	404844 <_vfprintf_r+0x228>
  404c5a:	ea54 0205 	orrs.w	r2, r4, r5
  404c5e:	f000 826c 	beq.w	40513a <_vfprintf_r+0xb1e>
  404c62:	f8cd b018 	str.w	fp, [sp, #24]
  404c66:	2b01      	cmp	r3, #1
  404c68:	f000 8308 	beq.w	40527c <_vfprintf_r+0xc60>
  404c6c:	2b02      	cmp	r3, #2
  404c6e:	f040 8295 	bne.w	40519c <_vfprintf_r+0xb80>
  404c72:	9818      	ldr	r0, [sp, #96]	; 0x60
  404c74:	af30      	add	r7, sp, #192	; 0xc0
  404c76:	0923      	lsrs	r3, r4, #4
  404c78:	f004 010f 	and.w	r1, r4, #15
  404c7c:	ea43 7305 	orr.w	r3, r3, r5, lsl #28
  404c80:	092a      	lsrs	r2, r5, #4
  404c82:	461c      	mov	r4, r3
  404c84:	4615      	mov	r5, r2
  404c86:	5c43      	ldrb	r3, [r0, r1]
  404c88:	f807 3d01 	strb.w	r3, [r7, #-1]!
  404c8c:	ea54 0305 	orrs.w	r3, r4, r5
  404c90:	d1f1      	bne.n	404c76 <_vfprintf_r+0x65a>
  404c92:	ab30      	add	r3, sp, #192	; 0xc0
  404c94:	1bdb      	subs	r3, r3, r7
  404c96:	930d      	str	r3, [sp, #52]	; 0x34
  404c98:	e5ea      	b.n	404870 <_vfprintf_r+0x254>
  404c9a:	f04b 0b40 	orr.w	fp, fp, #64	; 0x40
  404c9e:	f899 6000 	ldrb.w	r6, [r9]
  404ca2:	e53a      	b.n	40471a <_vfprintf_r+0xfe>
  404ca4:	f899 6000 	ldrb.w	r6, [r9]
  404ca8:	2e6c      	cmp	r6, #108	; 0x6c
  404caa:	bf03      	ittte	eq
  404cac:	f899 6001 	ldrbeq.w	r6, [r9, #1]
  404cb0:	f04b 0b20 	orreq.w	fp, fp, #32
  404cb4:	f109 0901 	addeq.w	r9, r9, #1
  404cb8:	f04b 0b10 	orrne.w	fp, fp, #16
  404cbc:	e52d      	b.n	40471a <_vfprintf_r+0xfe>
  404cbe:	2a00      	cmp	r2, #0
  404cc0:	f040 874c 	bne.w	405b5c <_vfprintf_r+0x1540>
  404cc4:	f01b 0f20 	tst.w	fp, #32
  404cc8:	f040 853f 	bne.w	40574a <_vfprintf_r+0x112e>
  404ccc:	f01b 0f10 	tst.w	fp, #16
  404cd0:	f040 80fc 	bne.w	404ecc <_vfprintf_r+0x8b0>
  404cd4:	f01b 0f40 	tst.w	fp, #64	; 0x40
  404cd8:	f000 80f8 	beq.w	404ecc <_vfprintf_r+0x8b0>
  404cdc:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  404cde:	6813      	ldr	r3, [r2, #0]
  404ce0:	3204      	adds	r2, #4
  404ce2:	920e      	str	r2, [sp, #56]	; 0x38
  404ce4:	f8bd 202c 	ldrh.w	r2, [sp, #44]	; 0x2c
  404ce8:	801a      	strh	r2, [r3, #0]
  404cea:	e4e3      	b.n	4046b4 <_vfprintf_r+0x98>
  404cec:	f899 6000 	ldrb.w	r6, [r9]
  404cf0:	2900      	cmp	r1, #0
  404cf2:	f47f ad12 	bne.w	40471a <_vfprintf_r+0xfe>
  404cf6:	2201      	movs	r2, #1
  404cf8:	2120      	movs	r1, #32
  404cfa:	e50e      	b.n	40471a <_vfprintf_r+0xfe>
  404cfc:	f899 6000 	ldrb.w	r6, [r9]
  404d00:	2e2a      	cmp	r6, #42	; 0x2a
  404d02:	f109 0001 	add.w	r0, r9, #1
  404d06:	f000 86f1 	beq.w	405aec <_vfprintf_r+0x14d0>
  404d0a:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
  404d0e:	2b09      	cmp	r3, #9
  404d10:	4681      	mov	r9, r0
  404d12:	bf98      	it	ls
  404d14:	2000      	movls	r0, #0
  404d16:	f200 863d 	bhi.w	405994 <_vfprintf_r+0x1378>
  404d1a:	f819 6b01 	ldrb.w	r6, [r9], #1
  404d1e:	eb00 0080 	add.w	r0, r0, r0, lsl #2
  404d22:	eb03 0040 	add.w	r0, r3, r0, lsl #1
  404d26:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
  404d2a:	2b09      	cmp	r3, #9
  404d2c:	d9f5      	bls.n	404d1a <_vfprintf_r+0x6fe>
  404d2e:	9009      	str	r0, [sp, #36]	; 0x24
  404d30:	e4f5      	b.n	40471e <_vfprintf_r+0x102>
  404d32:	f04b 0b80 	orr.w	fp, fp, #128	; 0x80
  404d36:	f899 6000 	ldrb.w	r6, [r9]
  404d3a:	e4ee      	b.n	40471a <_vfprintf_r+0xfe>
  404d3c:	f899 6000 	ldrb.w	r6, [r9]
  404d40:	2201      	movs	r2, #1
  404d42:	212b      	movs	r1, #43	; 0x2b
  404d44:	e4e9      	b.n	40471a <_vfprintf_r+0xfe>
  404d46:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  404d48:	4bae      	ldr	r3, [pc, #696]	; (405004 <_vfprintf_r+0x9e8>)
  404d4a:	6814      	ldr	r4, [r2, #0]
  404d4c:	9318      	str	r3, [sp, #96]	; 0x60
  404d4e:	2678      	movs	r6, #120	; 0x78
  404d50:	2330      	movs	r3, #48	; 0x30
  404d52:	3204      	adds	r2, #4
  404d54:	f88d 3070 	strb.w	r3, [sp, #112]	; 0x70
  404d58:	f04b 0b02 	orr.w	fp, fp, #2
  404d5c:	920e      	str	r2, [sp, #56]	; 0x38
  404d5e:	2500      	movs	r5, #0
  404d60:	f88d 6071 	strb.w	r6, [sp, #113]	; 0x71
  404d64:	2302      	movs	r3, #2
  404d66:	e565      	b.n	404834 <_vfprintf_r+0x218>
  404d68:	2a00      	cmp	r2, #0
  404d6a:	f040 86e4 	bne.w	405b36 <_vfprintf_r+0x151a>
  404d6e:	4ba6      	ldr	r3, [pc, #664]	; (405008 <_vfprintf_r+0x9ec>)
  404d70:	9318      	str	r3, [sp, #96]	; 0x60
  404d72:	e6ff      	b.n	404b74 <_vfprintf_r+0x558>
  404d74:	990e      	ldr	r1, [sp, #56]	; 0x38
  404d76:	f8cd b018 	str.w	fp, [sp, #24]
  404d7a:	680a      	ldr	r2, [r1, #0]
  404d7c:	f88d 2098 	strb.w	r2, [sp, #152]	; 0x98
  404d80:	2300      	movs	r3, #0
  404d82:	460a      	mov	r2, r1
  404d84:	469a      	mov	sl, r3
  404d86:	f88d 306f 	strb.w	r3, [sp, #111]	; 0x6f
  404d8a:	3204      	adds	r2, #4
  404d8c:	2301      	movs	r3, #1
  404d8e:	9307      	str	r3, [sp, #28]
  404d90:	f8cd a024 	str.w	sl, [sp, #36]	; 0x24
  404d94:	f8cd a040 	str.w	sl, [sp, #64]	; 0x40
  404d98:	920e      	str	r2, [sp, #56]	; 0x38
  404d9a:	930d      	str	r3, [sp, #52]	; 0x34
  404d9c:	af26      	add	r7, sp, #152	; 0x98
  404d9e:	e575      	b.n	40488c <_vfprintf_r+0x270>
  404da0:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
  404da4:	2000      	movs	r0, #0
  404da6:	f819 6b01 	ldrb.w	r6, [r9], #1
  404daa:	eb00 0080 	add.w	r0, r0, r0, lsl #2
  404dae:	eb03 0040 	add.w	r0, r3, r0, lsl #1
  404db2:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
  404db6:	2b09      	cmp	r3, #9
  404db8:	d9f5      	bls.n	404da6 <_vfprintf_r+0x78a>
  404dba:	900c      	str	r0, [sp, #48]	; 0x30
  404dbc:	e4af      	b.n	40471e <_vfprintf_r+0x102>
  404dbe:	2a00      	cmp	r2, #0
  404dc0:	f040 86c8 	bne.w	405b54 <_vfprintf_r+0x1538>
  404dc4:	f04b 0b10 	orr.w	fp, fp, #16
  404dc8:	e726      	b.n	404c18 <_vfprintf_r+0x5fc>
  404dca:	f04b 0b01 	orr.w	fp, fp, #1
  404dce:	f899 6000 	ldrb.w	r6, [r9]
  404dd2:	e4a2      	b.n	40471a <_vfprintf_r+0xfe>
  404dd4:	9c0e      	ldr	r4, [sp, #56]	; 0x38
  404dd6:	6823      	ldr	r3, [r4, #0]
  404dd8:	930c      	str	r3, [sp, #48]	; 0x30
  404dda:	4618      	mov	r0, r3
  404ddc:	2800      	cmp	r0, #0
  404dde:	4623      	mov	r3, r4
  404de0:	f103 0304 	add.w	r3, r3, #4
  404de4:	f6ff aeb8 	blt.w	404b58 <_vfprintf_r+0x53c>
  404de8:	930e      	str	r3, [sp, #56]	; 0x38
  404dea:	f899 6000 	ldrb.w	r6, [r9]
  404dee:	e494      	b.n	40471a <_vfprintf_r+0xfe>
  404df0:	2a00      	cmp	r2, #0
  404df2:	f040 86b7 	bne.w	405b64 <_vfprintf_r+0x1548>
  404df6:	9d0e      	ldr	r5, [sp, #56]	; 0x38
  404df8:	3507      	adds	r5, #7
  404dfa:	f025 0307 	bic.w	r3, r5, #7
  404dfe:	f103 0208 	add.w	r2, r3, #8
  404e02:	920e      	str	r2, [sp, #56]	; 0x38
  404e04:	681a      	ldr	r2, [r3, #0]
  404e06:	9213      	str	r2, [sp, #76]	; 0x4c
  404e08:	685b      	ldr	r3, [r3, #4]
  404e0a:	9312      	str	r3, [sp, #72]	; 0x48
  404e0c:	9b12      	ldr	r3, [sp, #72]	; 0x48
  404e0e:	9d13      	ldr	r5, [sp, #76]	; 0x4c
  404e10:	f023 4400 	bic.w	r4, r3, #2147483648	; 0x80000000
  404e14:	4628      	mov	r0, r5
  404e16:	4621      	mov	r1, r4
  404e18:	f04f 32ff 	mov.w	r2, #4294967295
  404e1c:	4b7b      	ldr	r3, [pc, #492]	; (40500c <_vfprintf_r+0x9f0>)
  404e1e:	f004 f8a9 	bl	408f74 <__aeabi_dcmpun>
  404e22:	2800      	cmp	r0, #0
  404e24:	f040 83a2 	bne.w	40556c <_vfprintf_r+0xf50>
  404e28:	4628      	mov	r0, r5
  404e2a:	4621      	mov	r1, r4
  404e2c:	f04f 32ff 	mov.w	r2, #4294967295
  404e30:	4b76      	ldr	r3, [pc, #472]	; (40500c <_vfprintf_r+0x9f0>)
  404e32:	f004 f881 	bl	408f38 <__aeabi_dcmple>
  404e36:	2800      	cmp	r0, #0
  404e38:	f040 8398 	bne.w	40556c <_vfprintf_r+0xf50>
  404e3c:	9a16      	ldr	r2, [sp, #88]	; 0x58
  404e3e:	9813      	ldr	r0, [sp, #76]	; 0x4c
  404e40:	9b17      	ldr	r3, [sp, #92]	; 0x5c
  404e42:	9912      	ldr	r1, [sp, #72]	; 0x48
  404e44:	f004 f86e 	bl	408f24 <__aeabi_dcmplt>
  404e48:	2800      	cmp	r0, #0
  404e4a:	f040 8435 	bne.w	4056b8 <_vfprintf_r+0x109c>
  404e4e:	f89d a06f 	ldrb.w	sl, [sp, #111]	; 0x6f
  404e52:	4f6f      	ldr	r7, [pc, #444]	; (405010 <_vfprintf_r+0x9f4>)
  404e54:	4b6f      	ldr	r3, [pc, #444]	; (405014 <_vfprintf_r+0x9f8>)
  404e56:	2203      	movs	r2, #3
  404e58:	2100      	movs	r1, #0
  404e5a:	f02b 0080 	bic.w	r0, fp, #128	; 0x80
  404e5e:	9207      	str	r2, [sp, #28]
  404e60:	9109      	str	r1, [sp, #36]	; 0x24
  404e62:	9006      	str	r0, [sp, #24]
  404e64:	2e47      	cmp	r6, #71	; 0x47
  404e66:	bfd8      	it	le
  404e68:	461f      	movle	r7, r3
  404e6a:	920d      	str	r2, [sp, #52]	; 0x34
  404e6c:	9110      	str	r1, [sp, #64]	; 0x40
  404e6e:	e507      	b.n	404880 <_vfprintf_r+0x264>
  404e70:	f04b 0b08 	orr.w	fp, fp, #8
  404e74:	f899 6000 	ldrb.w	r6, [r9]
  404e78:	e44f      	b.n	40471a <_vfprintf_r+0xfe>
  404e7a:	9d0e      	ldr	r5, [sp, #56]	; 0x38
  404e7c:	3507      	adds	r5, #7
  404e7e:	f025 0307 	bic.w	r3, r5, #7
  404e82:	f103 0208 	add.w	r2, r3, #8
  404e86:	e9d3 4500 	ldrd	r4, r5, [r3]
  404e8a:	920e      	str	r2, [sp, #56]	; 0x38
  404e8c:	2300      	movs	r3, #0
  404e8e:	e4d1      	b.n	404834 <_vfprintf_r+0x218>
  404e90:	9d0e      	ldr	r5, [sp, #56]	; 0x38
  404e92:	3507      	adds	r5, #7
  404e94:	f025 0307 	bic.w	r3, r5, #7
  404e98:	f103 0208 	add.w	r2, r3, #8
  404e9c:	e9d3 4500 	ldrd	r4, r5, [r3]
  404ea0:	920e      	str	r2, [sp, #56]	; 0x38
  404ea2:	2301      	movs	r3, #1
  404ea4:	e4c6      	b.n	404834 <_vfprintf_r+0x218>
  404ea6:	2a00      	cmp	r2, #0
  404ea8:	f040 8650 	bne.w	405b4c <_vfprintf_r+0x1530>
  404eac:	b1c6      	cbz	r6, 404ee0 <_vfprintf_r+0x8c4>
  404eae:	2300      	movs	r3, #0
  404eb0:	2201      	movs	r2, #1
  404eb2:	469a      	mov	sl, r3
  404eb4:	9207      	str	r2, [sp, #28]
  404eb6:	f88d 6098 	strb.w	r6, [sp, #152]	; 0x98
  404eba:	f8cd b018 	str.w	fp, [sp, #24]
  404ebe:	f88d 306f 	strb.w	r3, [sp, #111]	; 0x6f
  404ec2:	9309      	str	r3, [sp, #36]	; 0x24
  404ec4:	9310      	str	r3, [sp, #64]	; 0x40
  404ec6:	920d      	str	r2, [sp, #52]	; 0x34
  404ec8:	af26      	add	r7, sp, #152	; 0x98
  404eca:	e4df      	b.n	40488c <_vfprintf_r+0x270>
  404ecc:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  404ece:	6813      	ldr	r3, [r2, #0]
  404ed0:	3204      	adds	r2, #4
  404ed2:	920e      	str	r2, [sp, #56]	; 0x38
  404ed4:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  404ed6:	601a      	str	r2, [r3, #0]
  404ed8:	f7ff bbec 	b.w	4046b4 <_vfprintf_r+0x98>
  404edc:	9c25      	ldr	r4, [sp, #148]	; 0x94
  404ede:	e527      	b.n	404930 <_vfprintf_r+0x314>
  404ee0:	9b25      	ldr	r3, [sp, #148]	; 0x94
  404ee2:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
  404ee6:	2b00      	cmp	r3, #0
  404ee8:	f040 8594 	bne.w	405a14 <_vfprintf_r+0x13f8>
  404eec:	2300      	movs	r3, #0
  404eee:	9324      	str	r3, [sp, #144]	; 0x90
  404ef0:	f8da 3064 	ldr.w	r3, [sl, #100]	; 0x64
  404ef4:	f013 0f01 	tst.w	r3, #1
  404ef8:	f8ba 300c 	ldrh.w	r3, [sl, #12]
  404efc:	d102      	bne.n	404f04 <_vfprintf_r+0x8e8>
  404efe:	059a      	lsls	r2, r3, #22
  404f00:	f140 8249 	bpl.w	405396 <_vfprintf_r+0xd7a>
  404f04:	065b      	lsls	r3, r3, #25
  404f06:	f53f adec 	bmi.w	404ae2 <_vfprintf_r+0x4c6>
  404f0a:	980b      	ldr	r0, [sp, #44]	; 0x2c
  404f0c:	b041      	add	sp, #260	; 0x104
  404f0e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  404f12:	2e65      	cmp	r6, #101	; 0x65
  404f14:	f340 80b2 	ble.w	40507c <_vfprintf_r+0xa60>
  404f18:	9a16      	ldr	r2, [sp, #88]	; 0x58
  404f1a:	9813      	ldr	r0, [sp, #76]	; 0x4c
  404f1c:	9b17      	ldr	r3, [sp, #92]	; 0x5c
  404f1e:	9912      	ldr	r1, [sp, #72]	; 0x48
  404f20:	f003 fff6 	bl	408f10 <__aeabi_dcmpeq>
  404f24:	2800      	cmp	r0, #0
  404f26:	f000 8160 	beq.w	4051ea <_vfprintf_r+0xbce>
  404f2a:	9b24      	ldr	r3, [sp, #144]	; 0x90
  404f2c:	4a3a      	ldr	r2, [pc, #232]	; (405018 <_vfprintf_r+0x9fc>)
  404f2e:	f8c8 2000 	str.w	r2, [r8]
  404f32:	3301      	adds	r3, #1
  404f34:	3401      	adds	r4, #1
  404f36:	2201      	movs	r2, #1
  404f38:	2b07      	cmp	r3, #7
  404f3a:	9425      	str	r4, [sp, #148]	; 0x94
  404f3c:	9324      	str	r3, [sp, #144]	; 0x90
  404f3e:	f8c8 2004 	str.w	r2, [r8, #4]
  404f42:	f300 83bf 	bgt.w	4056c4 <_vfprintf_r+0x10a8>
  404f46:	f108 0808 	add.w	r8, r8, #8
  404f4a:	9b1d      	ldr	r3, [sp, #116]	; 0x74
  404f4c:	9a11      	ldr	r2, [sp, #68]	; 0x44
  404f4e:	9c25      	ldr	r4, [sp, #148]	; 0x94
  404f50:	4293      	cmp	r3, r2
  404f52:	db03      	blt.n	404f5c <_vfprintf_r+0x940>
  404f54:	9b06      	ldr	r3, [sp, #24]
  404f56:	07df      	lsls	r7, r3, #31
  404f58:	f57f ad65 	bpl.w	404a26 <_vfprintf_r+0x40a>
  404f5c:	9b24      	ldr	r3, [sp, #144]	; 0x90
  404f5e:	9914      	ldr	r1, [sp, #80]	; 0x50
  404f60:	9a15      	ldr	r2, [sp, #84]	; 0x54
  404f62:	f8c8 2000 	str.w	r2, [r8]
  404f66:	3301      	adds	r3, #1
  404f68:	440c      	add	r4, r1
  404f6a:	2b07      	cmp	r3, #7
  404f6c:	f8c8 1004 	str.w	r1, [r8, #4]
  404f70:	9425      	str	r4, [sp, #148]	; 0x94
  404f72:	9324      	str	r3, [sp, #144]	; 0x90
  404f74:	f300 83f8 	bgt.w	405768 <_vfprintf_r+0x114c>
  404f78:	f108 0808 	add.w	r8, r8, #8
  404f7c:	9b11      	ldr	r3, [sp, #68]	; 0x44
  404f7e:	1e5e      	subs	r6, r3, #1
  404f80:	2e00      	cmp	r6, #0
  404f82:	f77f ad50 	ble.w	404a26 <_vfprintf_r+0x40a>
  404f86:	2e10      	cmp	r6, #16
  404f88:	9b24      	ldr	r3, [sp, #144]	; 0x90
  404f8a:	4d24      	ldr	r5, [pc, #144]	; (40501c <_vfprintf_r+0xa00>)
  404f8c:	f340 81dd 	ble.w	40534a <_vfprintf_r+0xd2e>
  404f90:	2710      	movs	r7, #16
  404f92:	f8dd a020 	ldr.w	sl, [sp, #32]
  404f96:	f8dd b028 	ldr.w	fp, [sp, #40]	; 0x28
  404f9a:	e005      	b.n	404fa8 <_vfprintf_r+0x98c>
  404f9c:	f108 0808 	add.w	r8, r8, #8
  404fa0:	3e10      	subs	r6, #16
  404fa2:	2e10      	cmp	r6, #16
  404fa4:	f340 81d1 	ble.w	40534a <_vfprintf_r+0xd2e>
  404fa8:	3301      	adds	r3, #1
  404faa:	3410      	adds	r4, #16
  404fac:	2b07      	cmp	r3, #7
  404fae:	9425      	str	r4, [sp, #148]	; 0x94
  404fb0:	9324      	str	r3, [sp, #144]	; 0x90
  404fb2:	e888 00a0 	stmia.w	r8, {r5, r7}
  404fb6:	ddf1      	ble.n	404f9c <_vfprintf_r+0x980>
  404fb8:	aa23      	add	r2, sp, #140	; 0x8c
  404fba:	4659      	mov	r1, fp
  404fbc:	4650      	mov	r0, sl
  404fbe:	f003 f8d7 	bl	408170 <__sprint_r>
  404fc2:	2800      	cmp	r0, #0
  404fc4:	f040 83cd 	bne.w	405762 <_vfprintf_r+0x1146>
  404fc8:	9c25      	ldr	r4, [sp, #148]	; 0x94
  404fca:	9b24      	ldr	r3, [sp, #144]	; 0x90
  404fcc:	f10d 08c0 	add.w	r8, sp, #192	; 0xc0
  404fd0:	e7e6      	b.n	404fa0 <_vfprintf_r+0x984>
  404fd2:	46aa      	mov	sl, r5
  404fd4:	e78c      	b.n	404ef0 <_vfprintf_r+0x8d4>
  404fd6:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  404fd8:	9a07      	ldr	r2, [sp, #28]
  404fda:	eba3 0a02 	sub.w	sl, r3, r2
  404fde:	f1ba 0f00 	cmp.w	sl, #0
  404fe2:	f77f acca 	ble.w	40497a <_vfprintf_r+0x35e>
  404fe6:	f1ba 0f10 	cmp.w	sl, #16
  404fea:	9b24      	ldr	r3, [sp, #144]	; 0x90
  404fec:	4d0b      	ldr	r5, [pc, #44]	; (40501c <_vfprintf_r+0xa00>)
  404fee:	dd39      	ble.n	405064 <_vfprintf_r+0xa48>
  404ff0:	4642      	mov	r2, r8
  404ff2:	4621      	mov	r1, r4
  404ff4:	46b0      	mov	r8, r6
  404ff6:	f04f 0b10 	mov.w	fp, #16
  404ffa:	462e      	mov	r6, r5
  404ffc:	9c08      	ldr	r4, [sp, #32]
  404ffe:	9d0a      	ldr	r5, [sp, #40]	; 0x28
  405000:	e015      	b.n	40502e <_vfprintf_r+0xa12>
  405002:	bf00      	nop
  405004:	004094fc 	.word	0x004094fc
  405008:	004094e8 	.word	0x004094e8
  40500c:	7fefffff 	.word	0x7fefffff
  405010:	004094dc 	.word	0x004094dc
  405014:	004094d8 	.word	0x004094d8
  405018:	00409518 	.word	0x00409518
  40501c:	0040952c 	.word	0x0040952c
  405020:	f1aa 0a10 	sub.w	sl, sl, #16
  405024:	f1ba 0f10 	cmp.w	sl, #16
  405028:	f102 0208 	add.w	r2, r2, #8
  40502c:	dd16      	ble.n	40505c <_vfprintf_r+0xa40>
  40502e:	3301      	adds	r3, #1
  405030:	3110      	adds	r1, #16
  405032:	2b07      	cmp	r3, #7
  405034:	9125      	str	r1, [sp, #148]	; 0x94
  405036:	9324      	str	r3, [sp, #144]	; 0x90
  405038:	e882 0840 	stmia.w	r2, {r6, fp}
  40503c:	ddf0      	ble.n	405020 <_vfprintf_r+0xa04>
  40503e:	aa23      	add	r2, sp, #140	; 0x8c
  405040:	4629      	mov	r1, r5
  405042:	4620      	mov	r0, r4
  405044:	f003 f894 	bl	408170 <__sprint_r>
  405048:	2800      	cmp	r0, #0
  40504a:	d1c2      	bne.n	404fd2 <_vfprintf_r+0x9b6>
  40504c:	f1aa 0a10 	sub.w	sl, sl, #16
  405050:	f1ba 0f10 	cmp.w	sl, #16
  405054:	9925      	ldr	r1, [sp, #148]	; 0x94
  405056:	9b24      	ldr	r3, [sp, #144]	; 0x90
  405058:	aa30      	add	r2, sp, #192	; 0xc0
  40505a:	dce8      	bgt.n	40502e <_vfprintf_r+0xa12>
  40505c:	4635      	mov	r5, r6
  40505e:	460c      	mov	r4, r1
  405060:	4646      	mov	r6, r8
  405062:	4690      	mov	r8, r2
  405064:	3301      	adds	r3, #1
  405066:	4454      	add	r4, sl
  405068:	2b07      	cmp	r3, #7
  40506a:	9425      	str	r4, [sp, #148]	; 0x94
  40506c:	9324      	str	r3, [sp, #144]	; 0x90
  40506e:	e888 0420 	stmia.w	r8, {r5, sl}
  405072:	f300 8264 	bgt.w	40553e <_vfprintf_r+0xf22>
  405076:	f108 0808 	add.w	r8, r8, #8
  40507a:	e47e      	b.n	40497a <_vfprintf_r+0x35e>
  40507c:	9b11      	ldr	r3, [sp, #68]	; 0x44
  40507e:	9e24      	ldr	r6, [sp, #144]	; 0x90
  405080:	2b01      	cmp	r3, #1
  405082:	f340 81fd 	ble.w	405480 <_vfprintf_r+0xe64>
  405086:	3601      	adds	r6, #1
  405088:	3401      	adds	r4, #1
  40508a:	2301      	movs	r3, #1
  40508c:	2e07      	cmp	r6, #7
  40508e:	9425      	str	r4, [sp, #148]	; 0x94
  405090:	9624      	str	r6, [sp, #144]	; 0x90
  405092:	f8c8 7000 	str.w	r7, [r8]
  405096:	f8c8 3004 	str.w	r3, [r8, #4]
  40509a:	f300 820e 	bgt.w	4054ba <_vfprintf_r+0xe9e>
  40509e:	f108 0808 	add.w	r8, r8, #8
  4050a2:	9a14      	ldr	r2, [sp, #80]	; 0x50
  4050a4:	9b15      	ldr	r3, [sp, #84]	; 0x54
  4050a6:	f8c8 3000 	str.w	r3, [r8]
  4050aa:	3601      	adds	r6, #1
  4050ac:	4414      	add	r4, r2
  4050ae:	2e07      	cmp	r6, #7
  4050b0:	9425      	str	r4, [sp, #148]	; 0x94
  4050b2:	9624      	str	r6, [sp, #144]	; 0x90
  4050b4:	f8c8 2004 	str.w	r2, [r8, #4]
  4050b8:	f300 822e 	bgt.w	405518 <_vfprintf_r+0xefc>
  4050bc:	f108 0808 	add.w	r8, r8, #8
  4050c0:	9b17      	ldr	r3, [sp, #92]	; 0x5c
  4050c2:	9a16      	ldr	r2, [sp, #88]	; 0x58
  4050c4:	9813      	ldr	r0, [sp, #76]	; 0x4c
  4050c6:	9912      	ldr	r1, [sp, #72]	; 0x48
  4050c8:	f003 ff22 	bl	408f10 <__aeabi_dcmpeq>
  4050cc:	9b11      	ldr	r3, [sp, #68]	; 0x44
  4050ce:	2800      	cmp	r0, #0
  4050d0:	f040 8106 	bne.w	4052e0 <_vfprintf_r+0xcc4>
  4050d4:	3b01      	subs	r3, #1
  4050d6:	3601      	adds	r6, #1
  4050d8:	3701      	adds	r7, #1
  4050da:	441c      	add	r4, r3
  4050dc:	2e07      	cmp	r6, #7
  4050de:	9624      	str	r6, [sp, #144]	; 0x90
  4050e0:	9425      	str	r4, [sp, #148]	; 0x94
  4050e2:	f8c8 7000 	str.w	r7, [r8]
  4050e6:	f8c8 3004 	str.w	r3, [r8, #4]
  4050ea:	f300 81d9 	bgt.w	4054a0 <_vfprintf_r+0xe84>
  4050ee:	f108 0808 	add.w	r8, r8, #8
  4050f2:	9a19      	ldr	r2, [sp, #100]	; 0x64
  4050f4:	f8c8 2004 	str.w	r2, [r8, #4]
  4050f8:	3601      	adds	r6, #1
  4050fa:	4414      	add	r4, r2
  4050fc:	ab1f      	add	r3, sp, #124	; 0x7c
  4050fe:	2e07      	cmp	r6, #7
  405100:	9425      	str	r4, [sp, #148]	; 0x94
  405102:	9624      	str	r6, [sp, #144]	; 0x90
  405104:	f8c8 3000 	str.w	r3, [r8]
  405108:	f77f ac8b 	ble.w	404a22 <_vfprintf_r+0x406>
  40510c:	aa23      	add	r2, sp, #140	; 0x8c
  40510e:	990a      	ldr	r1, [sp, #40]	; 0x28
  405110:	9808      	ldr	r0, [sp, #32]
  405112:	f003 f82d 	bl	408170 <__sprint_r>
  405116:	b958      	cbnz	r0, 405130 <_vfprintf_r+0xb14>
  405118:	9c25      	ldr	r4, [sp, #148]	; 0x94
  40511a:	f10d 08c0 	add.w	r8, sp, #192	; 0xc0
  40511e:	e482      	b.n	404a26 <_vfprintf_r+0x40a>
  405120:	aa23      	add	r2, sp, #140	; 0x8c
  405122:	990a      	ldr	r1, [sp, #40]	; 0x28
  405124:	9808      	ldr	r0, [sp, #32]
  405126:	f003 f823 	bl	408170 <__sprint_r>
  40512a:	2800      	cmp	r0, #0
  40512c:	f43f acc5 	beq.w	404aba <_vfprintf_r+0x49e>
  405130:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
  405134:	e6dc      	b.n	404ef0 <_vfprintf_r+0x8d4>
  405136:	f8dd b018 	ldr.w	fp, [sp, #24]
  40513a:	2b01      	cmp	r3, #1
  40513c:	f000 8121 	beq.w	405382 <_vfprintf_r+0xd66>
  405140:	2b02      	cmp	r3, #2
  405142:	d127      	bne.n	405194 <_vfprintf_r+0xb78>
  405144:	f8cd b018 	str.w	fp, [sp, #24]
  405148:	2400      	movs	r4, #0
  40514a:	2500      	movs	r5, #0
  40514c:	e591      	b.n	404c72 <_vfprintf_r+0x656>
  40514e:	aa23      	add	r2, sp, #140	; 0x8c
  405150:	990a      	ldr	r1, [sp, #40]	; 0x28
  405152:	9808      	ldr	r0, [sp, #32]
  405154:	f003 f80c 	bl	408170 <__sprint_r>
  405158:	2800      	cmp	r0, #0
  40515a:	d1e9      	bne.n	405130 <_vfprintf_r+0xb14>
  40515c:	9c25      	ldr	r4, [sp, #148]	; 0x94
  40515e:	f10d 08c0 	add.w	r8, sp, #192	; 0xc0
  405162:	e44d      	b.n	404a00 <_vfprintf_r+0x3e4>
  405164:	aa23      	add	r2, sp, #140	; 0x8c
  405166:	990a      	ldr	r1, [sp, #40]	; 0x28
  405168:	9808      	ldr	r0, [sp, #32]
  40516a:	f003 f801 	bl	408170 <__sprint_r>
  40516e:	2800      	cmp	r0, #0
  405170:	d1de      	bne.n	405130 <_vfprintf_r+0xb14>
  405172:	9c25      	ldr	r4, [sp, #148]	; 0x94
  405174:	f10d 08c0 	add.w	r8, sp, #192	; 0xc0
  405178:	f7ff bbec 	b.w	404954 <_vfprintf_r+0x338>
  40517c:	aa23      	add	r2, sp, #140	; 0x8c
  40517e:	990a      	ldr	r1, [sp, #40]	; 0x28
  405180:	9808      	ldr	r0, [sp, #32]
  405182:	f002 fff5 	bl	408170 <__sprint_r>
  405186:	2800      	cmp	r0, #0
  405188:	d1d2      	bne.n	405130 <_vfprintf_r+0xb14>
  40518a:	9c25      	ldr	r4, [sp, #148]	; 0x94
  40518c:	f10d 08c0 	add.w	r8, sp, #192	; 0xc0
  405190:	f7ff bbf0 	b.w	404974 <_vfprintf_r+0x358>
  405194:	f8cd b018 	str.w	fp, [sp, #24]
  405198:	2400      	movs	r4, #0
  40519a:	2500      	movs	r5, #0
  40519c:	a930      	add	r1, sp, #192	; 0xc0
  40519e:	e000      	b.n	4051a2 <_vfprintf_r+0xb86>
  4051a0:	4639      	mov	r1, r7
  4051a2:	08e2      	lsrs	r2, r4, #3
  4051a4:	ea42 7245 	orr.w	r2, r2, r5, lsl #29
  4051a8:	08e8      	lsrs	r0, r5, #3
  4051aa:	f004 0307 	and.w	r3, r4, #7
  4051ae:	4605      	mov	r5, r0
  4051b0:	4614      	mov	r4, r2
  4051b2:	3330      	adds	r3, #48	; 0x30
  4051b4:	ea54 0205 	orrs.w	r2, r4, r5
  4051b8:	f801 3c01 	strb.w	r3, [r1, #-1]
  4051bc:	f101 37ff 	add.w	r7, r1, #4294967295
  4051c0:	d1ee      	bne.n	4051a0 <_vfprintf_r+0xb84>
  4051c2:	9a06      	ldr	r2, [sp, #24]
  4051c4:	07d2      	lsls	r2, r2, #31
  4051c6:	f57f ad64 	bpl.w	404c92 <_vfprintf_r+0x676>
  4051ca:	2b30      	cmp	r3, #48	; 0x30
  4051cc:	f43f ad61 	beq.w	404c92 <_vfprintf_r+0x676>
  4051d0:	2330      	movs	r3, #48	; 0x30
  4051d2:	3902      	subs	r1, #2
  4051d4:	f807 3c01 	strb.w	r3, [r7, #-1]
  4051d8:	ab30      	add	r3, sp, #192	; 0xc0
  4051da:	1a5b      	subs	r3, r3, r1
  4051dc:	930d      	str	r3, [sp, #52]	; 0x34
  4051de:	460f      	mov	r7, r1
  4051e0:	f7ff bb46 	b.w	404870 <_vfprintf_r+0x254>
  4051e4:	2302      	movs	r3, #2
  4051e6:	f7ff bb25 	b.w	404834 <_vfprintf_r+0x218>
  4051ea:	991d      	ldr	r1, [sp, #116]	; 0x74
  4051ec:	2900      	cmp	r1, #0
  4051ee:	f340 8274 	ble.w	4056da <_vfprintf_r+0x10be>
  4051f2:	9b10      	ldr	r3, [sp, #64]	; 0x40
  4051f4:	9a11      	ldr	r2, [sp, #68]	; 0x44
  4051f6:	4293      	cmp	r3, r2
  4051f8:	bfa8      	it	ge
  4051fa:	4613      	movge	r3, r2
  4051fc:	2b00      	cmp	r3, #0
  4051fe:	461e      	mov	r6, r3
  405200:	dd0d      	ble.n	40521e <_vfprintf_r+0xc02>
  405202:	9b24      	ldr	r3, [sp, #144]	; 0x90
  405204:	f8c8 7000 	str.w	r7, [r8]
  405208:	3301      	adds	r3, #1
  40520a:	4434      	add	r4, r6
  40520c:	2b07      	cmp	r3, #7
  40520e:	9425      	str	r4, [sp, #148]	; 0x94
  405210:	f8c8 6004 	str.w	r6, [r8, #4]
  405214:	9324      	str	r3, [sp, #144]	; 0x90
  405216:	f300 8324 	bgt.w	405862 <_vfprintf_r+0x1246>
  40521a:	f108 0808 	add.w	r8, r8, #8
  40521e:	9b10      	ldr	r3, [sp, #64]	; 0x40
  405220:	2e00      	cmp	r6, #0
  405222:	bfa8      	it	ge
  405224:	1b9b      	subge	r3, r3, r6
  405226:	2b00      	cmp	r3, #0
  405228:	461e      	mov	r6, r3
  40522a:	f340 80d0 	ble.w	4053ce <_vfprintf_r+0xdb2>
  40522e:	2e10      	cmp	r6, #16
  405230:	9b24      	ldr	r3, [sp, #144]	; 0x90
  405232:	4dc0      	ldr	r5, [pc, #768]	; (405534 <_vfprintf_r+0xf18>)
  405234:	f340 80b7 	ble.w	4053a6 <_vfprintf_r+0xd8a>
  405238:	4622      	mov	r2, r4
  40523a:	f04f 0a10 	mov.w	sl, #16
  40523e:	f8dd b020 	ldr.w	fp, [sp, #32]
  405242:	9c0a      	ldr	r4, [sp, #40]	; 0x28
  405244:	e005      	b.n	405252 <_vfprintf_r+0xc36>
  405246:	f108 0808 	add.w	r8, r8, #8
  40524a:	3e10      	subs	r6, #16
  40524c:	2e10      	cmp	r6, #16
  40524e:	f340 80a9 	ble.w	4053a4 <_vfprintf_r+0xd88>
  405252:	3301      	adds	r3, #1
  405254:	3210      	adds	r2, #16
  405256:	2b07      	cmp	r3, #7
  405258:	9225      	str	r2, [sp, #148]	; 0x94
  40525a:	9324      	str	r3, [sp, #144]	; 0x90
  40525c:	e888 0420 	stmia.w	r8, {r5, sl}
  405260:	ddf1      	ble.n	405246 <_vfprintf_r+0xc2a>
  405262:	aa23      	add	r2, sp, #140	; 0x8c
  405264:	4621      	mov	r1, r4
  405266:	4658      	mov	r0, fp
  405268:	f002 ff82 	bl	408170 <__sprint_r>
  40526c:	2800      	cmp	r0, #0
  40526e:	f040 8324 	bne.w	4058ba <_vfprintf_r+0x129e>
  405272:	9a25      	ldr	r2, [sp, #148]	; 0x94
  405274:	9b24      	ldr	r3, [sp, #144]	; 0x90
  405276:	f10d 08c0 	add.w	r8, sp, #192	; 0xc0
  40527a:	e7e6      	b.n	40524a <_vfprintf_r+0xc2e>
  40527c:	2d00      	cmp	r5, #0
  40527e:	bf08      	it	eq
  405280:	2c0a      	cmpeq	r4, #10
  405282:	d37c      	bcc.n	40537e <_vfprintf_r+0xd62>
  405284:	af30      	add	r7, sp, #192	; 0xc0
  405286:	4620      	mov	r0, r4
  405288:	4629      	mov	r1, r5
  40528a:	220a      	movs	r2, #10
  40528c:	2300      	movs	r3, #0
  40528e:	f003 feaf 	bl	408ff0 <__aeabi_uldivmod>
  405292:	3230      	adds	r2, #48	; 0x30
  405294:	f807 2d01 	strb.w	r2, [r7, #-1]!
  405298:	4620      	mov	r0, r4
  40529a:	4629      	mov	r1, r5
  40529c:	2300      	movs	r3, #0
  40529e:	220a      	movs	r2, #10
  4052a0:	f003 fea6 	bl	408ff0 <__aeabi_uldivmod>
  4052a4:	4604      	mov	r4, r0
  4052a6:	460d      	mov	r5, r1
  4052a8:	ea54 0305 	orrs.w	r3, r4, r5
  4052ac:	d1eb      	bne.n	405286 <_vfprintf_r+0xc6a>
  4052ae:	ab30      	add	r3, sp, #192	; 0xc0
  4052b0:	1bdb      	subs	r3, r3, r7
  4052b2:	930d      	str	r3, [sp, #52]	; 0x34
  4052b4:	f7ff badc 	b.w	404870 <_vfprintf_r+0x254>
  4052b8:	9b09      	ldr	r3, [sp, #36]	; 0x24
  4052ba:	930d      	str	r3, [sp, #52]	; 0x34
  4052bc:	af30      	add	r7, sp, #192	; 0xc0
  4052be:	f7ff bad7 	b.w	404870 <_vfprintf_r+0x254>
  4052c2:	aa23      	add	r2, sp, #140	; 0x8c
  4052c4:	990a      	ldr	r1, [sp, #40]	; 0x28
  4052c6:	9808      	ldr	r0, [sp, #32]
  4052c8:	f002 ff52 	bl	408170 <__sprint_r>
  4052cc:	2800      	cmp	r0, #0
  4052ce:	f47f af2f 	bne.w	405130 <_vfprintf_r+0xb14>
  4052d2:	f89d a06f 	ldrb.w	sl, [sp, #111]	; 0x6f
  4052d6:	9c25      	ldr	r4, [sp, #148]	; 0x94
  4052d8:	f10d 08c0 	add.w	r8, sp, #192	; 0xc0
  4052dc:	f7ff bb28 	b.w	404930 <_vfprintf_r+0x314>
  4052e0:	1e5f      	subs	r7, r3, #1
  4052e2:	2f00      	cmp	r7, #0
  4052e4:	f77f af05 	ble.w	4050f2 <_vfprintf_r+0xad6>
  4052e8:	2f10      	cmp	r7, #16
  4052ea:	4d92      	ldr	r5, [pc, #584]	; (405534 <_vfprintf_r+0xf18>)
  4052ec:	f340 810a 	ble.w	405504 <_vfprintf_r+0xee8>
  4052f0:	f04f 0a10 	mov.w	sl, #16
  4052f4:	f8dd b020 	ldr.w	fp, [sp, #32]
  4052f8:	e005      	b.n	405306 <_vfprintf_r+0xcea>
  4052fa:	f108 0808 	add.w	r8, r8, #8
  4052fe:	3f10      	subs	r7, #16
  405300:	2f10      	cmp	r7, #16
  405302:	f340 80ff 	ble.w	405504 <_vfprintf_r+0xee8>
  405306:	3601      	adds	r6, #1
  405308:	3410      	adds	r4, #16
  40530a:	2e07      	cmp	r6, #7
  40530c:	9425      	str	r4, [sp, #148]	; 0x94
  40530e:	9624      	str	r6, [sp, #144]	; 0x90
  405310:	e888 0420 	stmia.w	r8, {r5, sl}
  405314:	ddf1      	ble.n	4052fa <_vfprintf_r+0xcde>
  405316:	aa23      	add	r2, sp, #140	; 0x8c
  405318:	990a      	ldr	r1, [sp, #40]	; 0x28
  40531a:	4658      	mov	r0, fp
  40531c:	f002 ff28 	bl	408170 <__sprint_r>
  405320:	2800      	cmp	r0, #0
  405322:	f47f af05 	bne.w	405130 <_vfprintf_r+0xb14>
  405326:	9c25      	ldr	r4, [sp, #148]	; 0x94
  405328:	9e24      	ldr	r6, [sp, #144]	; 0x90
  40532a:	f10d 08c0 	add.w	r8, sp, #192	; 0xc0
  40532e:	e7e6      	b.n	4052fe <_vfprintf_r+0xce2>
  405330:	990e      	ldr	r1, [sp, #56]	; 0x38
  405332:	460a      	mov	r2, r1
  405334:	3204      	adds	r2, #4
  405336:	680c      	ldr	r4, [r1, #0]
  405338:	920e      	str	r2, [sp, #56]	; 0x38
  40533a:	2500      	movs	r5, #0
  40533c:	f7ff ba7a 	b.w	404834 <_vfprintf_r+0x218>
  405340:	681c      	ldr	r4, [r3, #0]
  405342:	3304      	adds	r3, #4
  405344:	930e      	str	r3, [sp, #56]	; 0x38
  405346:	2500      	movs	r5, #0
  405348:	e426      	b.n	404b98 <_vfprintf_r+0x57c>
  40534a:	3301      	adds	r3, #1
  40534c:	4434      	add	r4, r6
  40534e:	2b07      	cmp	r3, #7
  405350:	9425      	str	r4, [sp, #148]	; 0x94
  405352:	9324      	str	r3, [sp, #144]	; 0x90
  405354:	e888 0060 	stmia.w	r8, {r5, r6}
  405358:	f77f ab63 	ble.w	404a22 <_vfprintf_r+0x406>
  40535c:	e6d6      	b.n	40510c <_vfprintf_r+0xaf0>
  40535e:	3204      	adds	r2, #4
  405360:	681c      	ldr	r4, [r3, #0]
  405362:	920e      	str	r2, [sp, #56]	; 0x38
  405364:	2301      	movs	r3, #1
  405366:	2500      	movs	r5, #0
  405368:	f7ff ba64 	b.w	404834 <_vfprintf_r+0x218>
  40536c:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  40536e:	6814      	ldr	r4, [r2, #0]
  405370:	4613      	mov	r3, r2
  405372:	3304      	adds	r3, #4
  405374:	17e5      	asrs	r5, r4, #31
  405376:	930e      	str	r3, [sp, #56]	; 0x38
  405378:	4622      	mov	r2, r4
  40537a:	462b      	mov	r3, r5
  40537c:	e460      	b.n	404c40 <_vfprintf_r+0x624>
  40537e:	f8dd b018 	ldr.w	fp, [sp, #24]
  405382:	f8cd b018 	str.w	fp, [sp, #24]
  405386:	af40      	add	r7, sp, #256	; 0x100
  405388:	3430      	adds	r4, #48	; 0x30
  40538a:	2301      	movs	r3, #1
  40538c:	f807 4d41 	strb.w	r4, [r7, #-65]!
  405390:	930d      	str	r3, [sp, #52]	; 0x34
  405392:	f7ff ba6d 	b.w	404870 <_vfprintf_r+0x254>
  405396:	f8da 0058 	ldr.w	r0, [sl, #88]	; 0x58
  40539a:	f002 f895 	bl	4074c8 <__retarget_lock_release_recursive>
  40539e:	f8ba 300c 	ldrh.w	r3, [sl, #12]
  4053a2:	e5af      	b.n	404f04 <_vfprintf_r+0x8e8>
  4053a4:	4614      	mov	r4, r2
  4053a6:	3301      	adds	r3, #1
  4053a8:	4434      	add	r4, r6
  4053aa:	2b07      	cmp	r3, #7
  4053ac:	9425      	str	r4, [sp, #148]	; 0x94
  4053ae:	9324      	str	r3, [sp, #144]	; 0x90
  4053b0:	e888 0060 	stmia.w	r8, {r5, r6}
  4053b4:	f340 816d 	ble.w	405692 <_vfprintf_r+0x1076>
  4053b8:	aa23      	add	r2, sp, #140	; 0x8c
  4053ba:	990a      	ldr	r1, [sp, #40]	; 0x28
  4053bc:	9808      	ldr	r0, [sp, #32]
  4053be:	f002 fed7 	bl	408170 <__sprint_r>
  4053c2:	2800      	cmp	r0, #0
  4053c4:	f47f aeb4 	bne.w	405130 <_vfprintf_r+0xb14>
  4053c8:	9c25      	ldr	r4, [sp, #148]	; 0x94
  4053ca:	f10d 08c0 	add.w	r8, sp, #192	; 0xc0
  4053ce:	9b1d      	ldr	r3, [sp, #116]	; 0x74
  4053d0:	9a11      	ldr	r2, [sp, #68]	; 0x44
  4053d2:	4293      	cmp	r3, r2
  4053d4:	f280 8158 	bge.w	405688 <_vfprintf_r+0x106c>
  4053d8:	9a24      	ldr	r2, [sp, #144]	; 0x90
  4053da:	9814      	ldr	r0, [sp, #80]	; 0x50
  4053dc:	9915      	ldr	r1, [sp, #84]	; 0x54
  4053de:	f8c8 1000 	str.w	r1, [r8]
  4053e2:	3201      	adds	r2, #1
  4053e4:	4404      	add	r4, r0
  4053e6:	2a07      	cmp	r2, #7
  4053e8:	9425      	str	r4, [sp, #148]	; 0x94
  4053ea:	f8c8 0004 	str.w	r0, [r8, #4]
  4053ee:	9224      	str	r2, [sp, #144]	; 0x90
  4053f0:	f300 8152 	bgt.w	405698 <_vfprintf_r+0x107c>
  4053f4:	f108 0808 	add.w	r8, r8, #8
  4053f8:	9a11      	ldr	r2, [sp, #68]	; 0x44
  4053fa:	9910      	ldr	r1, [sp, #64]	; 0x40
  4053fc:	1ad3      	subs	r3, r2, r3
  4053fe:	1a56      	subs	r6, r2, r1
  405400:	429e      	cmp	r6, r3
  405402:	bfa8      	it	ge
  405404:	461e      	movge	r6, r3
  405406:	2e00      	cmp	r6, #0
  405408:	dd0e      	ble.n	405428 <_vfprintf_r+0xe0c>
  40540a:	9a24      	ldr	r2, [sp, #144]	; 0x90
  40540c:	f8c8 6004 	str.w	r6, [r8, #4]
  405410:	3201      	adds	r2, #1
  405412:	440f      	add	r7, r1
  405414:	4434      	add	r4, r6
  405416:	2a07      	cmp	r2, #7
  405418:	f8c8 7000 	str.w	r7, [r8]
  40541c:	9425      	str	r4, [sp, #148]	; 0x94
  40541e:	9224      	str	r2, [sp, #144]	; 0x90
  405420:	f300 823c 	bgt.w	40589c <_vfprintf_r+0x1280>
  405424:	f108 0808 	add.w	r8, r8, #8
  405428:	2e00      	cmp	r6, #0
  40542a:	bfac      	ite	ge
  40542c:	1b9e      	subge	r6, r3, r6
  40542e:	461e      	movlt	r6, r3
  405430:	2e00      	cmp	r6, #0
  405432:	f77f aaf8 	ble.w	404a26 <_vfprintf_r+0x40a>
  405436:	2e10      	cmp	r6, #16
  405438:	9b24      	ldr	r3, [sp, #144]	; 0x90
  40543a:	4d3e      	ldr	r5, [pc, #248]	; (405534 <_vfprintf_r+0xf18>)
  40543c:	dd85      	ble.n	40534a <_vfprintf_r+0xd2e>
  40543e:	2710      	movs	r7, #16
  405440:	f8dd a020 	ldr.w	sl, [sp, #32]
  405444:	f8dd b028 	ldr.w	fp, [sp, #40]	; 0x28
  405448:	e005      	b.n	405456 <_vfprintf_r+0xe3a>
  40544a:	f108 0808 	add.w	r8, r8, #8
  40544e:	3e10      	subs	r6, #16
  405450:	2e10      	cmp	r6, #16
  405452:	f77f af7a 	ble.w	40534a <_vfprintf_r+0xd2e>
  405456:	3301      	adds	r3, #1
  405458:	3410      	adds	r4, #16
  40545a:	2b07      	cmp	r3, #7
  40545c:	9425      	str	r4, [sp, #148]	; 0x94
  40545e:	9324      	str	r3, [sp, #144]	; 0x90
  405460:	e888 00a0 	stmia.w	r8, {r5, r7}
  405464:	ddf1      	ble.n	40544a <_vfprintf_r+0xe2e>
  405466:	aa23      	add	r2, sp, #140	; 0x8c
  405468:	4659      	mov	r1, fp
  40546a:	4650      	mov	r0, sl
  40546c:	f002 fe80 	bl	408170 <__sprint_r>
  405470:	2800      	cmp	r0, #0
  405472:	f040 8176 	bne.w	405762 <_vfprintf_r+0x1146>
  405476:	9c25      	ldr	r4, [sp, #148]	; 0x94
  405478:	9b24      	ldr	r3, [sp, #144]	; 0x90
  40547a:	f10d 08c0 	add.w	r8, sp, #192	; 0xc0
  40547e:	e7e6      	b.n	40544e <_vfprintf_r+0xe32>
  405480:	9b06      	ldr	r3, [sp, #24]
  405482:	07d8      	lsls	r0, r3, #31
  405484:	f53f adff 	bmi.w	405086 <_vfprintf_r+0xa6a>
  405488:	3601      	adds	r6, #1
  40548a:	3401      	adds	r4, #1
  40548c:	2301      	movs	r3, #1
  40548e:	2e07      	cmp	r6, #7
  405490:	9425      	str	r4, [sp, #148]	; 0x94
  405492:	9624      	str	r6, [sp, #144]	; 0x90
  405494:	f8c8 7000 	str.w	r7, [r8]
  405498:	f8c8 3004 	str.w	r3, [r8, #4]
  40549c:	f77f ae27 	ble.w	4050ee <_vfprintf_r+0xad2>
  4054a0:	aa23      	add	r2, sp, #140	; 0x8c
  4054a2:	990a      	ldr	r1, [sp, #40]	; 0x28
  4054a4:	9808      	ldr	r0, [sp, #32]
  4054a6:	f002 fe63 	bl	408170 <__sprint_r>
  4054aa:	2800      	cmp	r0, #0
  4054ac:	f47f ae40 	bne.w	405130 <_vfprintf_r+0xb14>
  4054b0:	9c25      	ldr	r4, [sp, #148]	; 0x94
  4054b2:	9e24      	ldr	r6, [sp, #144]	; 0x90
  4054b4:	f10d 08c0 	add.w	r8, sp, #192	; 0xc0
  4054b8:	e61b      	b.n	4050f2 <_vfprintf_r+0xad6>
  4054ba:	aa23      	add	r2, sp, #140	; 0x8c
  4054bc:	990a      	ldr	r1, [sp, #40]	; 0x28
  4054be:	9808      	ldr	r0, [sp, #32]
  4054c0:	f002 fe56 	bl	408170 <__sprint_r>
  4054c4:	2800      	cmp	r0, #0
  4054c6:	f47f ae33 	bne.w	405130 <_vfprintf_r+0xb14>
  4054ca:	9c25      	ldr	r4, [sp, #148]	; 0x94
  4054cc:	9e24      	ldr	r6, [sp, #144]	; 0x90
  4054ce:	f10d 08c0 	add.w	r8, sp, #192	; 0xc0
  4054d2:	e5e6      	b.n	4050a2 <_vfprintf_r+0xa86>
  4054d4:	9d0e      	ldr	r5, [sp, #56]	; 0x38
  4054d6:	3507      	adds	r5, #7
  4054d8:	f025 0507 	bic.w	r5, r5, #7
  4054dc:	e9d5 2300 	ldrd	r2, r3, [r5]
  4054e0:	f105 0108 	add.w	r1, r5, #8
  4054e4:	910e      	str	r1, [sp, #56]	; 0x38
  4054e6:	4614      	mov	r4, r2
  4054e8:	461d      	mov	r5, r3
  4054ea:	f7ff bba9 	b.w	404c40 <_vfprintf_r+0x624>
  4054ee:	9d0e      	ldr	r5, [sp, #56]	; 0x38
  4054f0:	3507      	adds	r5, #7
  4054f2:	f025 0307 	bic.w	r3, r5, #7
  4054f6:	f103 0208 	add.w	r2, r3, #8
  4054fa:	920e      	str	r2, [sp, #56]	; 0x38
  4054fc:	e9d3 4500 	ldrd	r4, r5, [r3]
  405500:	f7ff bb4a 	b.w	404b98 <_vfprintf_r+0x57c>
  405504:	3601      	adds	r6, #1
  405506:	443c      	add	r4, r7
  405508:	2e07      	cmp	r6, #7
  40550a:	9425      	str	r4, [sp, #148]	; 0x94
  40550c:	9624      	str	r6, [sp, #144]	; 0x90
  40550e:	e888 00a0 	stmia.w	r8, {r5, r7}
  405512:	f77f adec 	ble.w	4050ee <_vfprintf_r+0xad2>
  405516:	e7c3      	b.n	4054a0 <_vfprintf_r+0xe84>
  405518:	aa23      	add	r2, sp, #140	; 0x8c
  40551a:	990a      	ldr	r1, [sp, #40]	; 0x28
  40551c:	9808      	ldr	r0, [sp, #32]
  40551e:	f002 fe27 	bl	408170 <__sprint_r>
  405522:	2800      	cmp	r0, #0
  405524:	f47f ae04 	bne.w	405130 <_vfprintf_r+0xb14>
  405528:	9c25      	ldr	r4, [sp, #148]	; 0x94
  40552a:	9e24      	ldr	r6, [sp, #144]	; 0x90
  40552c:	f10d 08c0 	add.w	r8, sp, #192	; 0xc0
  405530:	e5c6      	b.n	4050c0 <_vfprintf_r+0xaa4>
  405532:	bf00      	nop
  405534:	0040952c 	.word	0x0040952c
  405538:	af30      	add	r7, sp, #192	; 0xc0
  40553a:	f7ff b999 	b.w	404870 <_vfprintf_r+0x254>
  40553e:	aa23      	add	r2, sp, #140	; 0x8c
  405540:	990a      	ldr	r1, [sp, #40]	; 0x28
  405542:	9808      	ldr	r0, [sp, #32]
  405544:	f002 fe14 	bl	408170 <__sprint_r>
  405548:	2800      	cmp	r0, #0
  40554a:	f47f adf1 	bne.w	405130 <_vfprintf_r+0xb14>
  40554e:	9c25      	ldr	r4, [sp, #148]	; 0x94
  405550:	f10d 08c0 	add.w	r8, sp, #192	; 0xc0
  405554:	f7ff ba11 	b.w	40497a <_vfprintf_r+0x35e>
  405558:	f04f 0a2d 	mov.w	sl, #45	; 0x2d
  40555c:	4264      	negs	r4, r4
  40555e:	eb65 0545 	sbc.w	r5, r5, r5, lsl #1
  405562:	f88d a06f 	strb.w	sl, [sp, #111]	; 0x6f
  405566:	2301      	movs	r3, #1
  405568:	f7ff b968 	b.w	40483c <_vfprintf_r+0x220>
  40556c:	9c13      	ldr	r4, [sp, #76]	; 0x4c
  40556e:	4622      	mov	r2, r4
  405570:	4620      	mov	r0, r4
  405572:	9c12      	ldr	r4, [sp, #72]	; 0x48
  405574:	4623      	mov	r3, r4
  405576:	4621      	mov	r1, r4
  405578:	f003 fcfc 	bl	408f74 <__aeabi_dcmpun>
  40557c:	2800      	cmp	r0, #0
  40557e:	f040 828c 	bne.w	405a9a <_vfprintf_r+0x147e>
  405582:	9b09      	ldr	r3, [sp, #36]	; 0x24
  405584:	3301      	adds	r3, #1
  405586:	f026 0320 	bic.w	r3, r6, #32
  40558a:	930d      	str	r3, [sp, #52]	; 0x34
  40558c:	f000 8091 	beq.w	4056b2 <_vfprintf_r+0x1096>
  405590:	2b47      	cmp	r3, #71	; 0x47
  405592:	d104      	bne.n	40559e <_vfprintf_r+0xf82>
  405594:	9b09      	ldr	r3, [sp, #36]	; 0x24
  405596:	2b00      	cmp	r3, #0
  405598:	bf08      	it	eq
  40559a:	2301      	moveq	r3, #1
  40559c:	9309      	str	r3, [sp, #36]	; 0x24
  40559e:	f44b 7380 	orr.w	r3, fp, #256	; 0x100
  4055a2:	9306      	str	r3, [sp, #24]
  4055a4:	9b12      	ldr	r3, [sp, #72]	; 0x48
  4055a6:	f1b3 0a00 	subs.w	sl, r3, #0
  4055aa:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  4055ac:	9307      	str	r3, [sp, #28]
  4055ae:	bfbb      	ittet	lt
  4055b0:	4653      	movlt	r3, sl
  4055b2:	f103 4a00 	addlt.w	sl, r3, #2147483648	; 0x80000000
  4055b6:	2300      	movge	r3, #0
  4055b8:	232d      	movlt	r3, #45	; 0x2d
  4055ba:	2e66      	cmp	r6, #102	; 0x66
  4055bc:	930f      	str	r3, [sp, #60]	; 0x3c
  4055be:	f000 817f 	beq.w	4058c0 <_vfprintf_r+0x12a4>
  4055c2:	2e46      	cmp	r6, #70	; 0x46
  4055c4:	f000 81d4 	beq.w	405970 <_vfprintf_r+0x1354>
  4055c8:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  4055ca:	9a07      	ldr	r2, [sp, #28]
  4055cc:	2b45      	cmp	r3, #69	; 0x45
  4055ce:	bf0c      	ite	eq
  4055d0:	9b09      	ldreq	r3, [sp, #36]	; 0x24
  4055d2:	9d09      	ldrne	r5, [sp, #36]	; 0x24
  4055d4:	a821      	add	r0, sp, #132	; 0x84
  4055d6:	a91e      	add	r1, sp, #120	; 0x78
  4055d8:	bf08      	it	eq
  4055da:	1c5d      	addeq	r5, r3, #1
  4055dc:	9004      	str	r0, [sp, #16]
  4055de:	9103      	str	r1, [sp, #12]
  4055e0:	a81d      	add	r0, sp, #116	; 0x74
  4055e2:	2102      	movs	r1, #2
  4055e4:	9002      	str	r0, [sp, #8]
  4055e6:	4653      	mov	r3, sl
  4055e8:	9501      	str	r5, [sp, #4]
  4055ea:	9100      	str	r1, [sp, #0]
  4055ec:	9808      	ldr	r0, [sp, #32]
  4055ee:	f000 fc0b 	bl	405e08 <_dtoa_r>
  4055f2:	2e67      	cmp	r6, #103	; 0x67
  4055f4:	4607      	mov	r7, r0
  4055f6:	f040 81af 	bne.w	405958 <_vfprintf_r+0x133c>
  4055fa:	f01b 0f01 	tst.w	fp, #1
  4055fe:	f000 8213 	beq.w	405a28 <_vfprintf_r+0x140c>
  405602:	197c      	adds	r4, r7, r5
  405604:	9a16      	ldr	r2, [sp, #88]	; 0x58
  405606:	9807      	ldr	r0, [sp, #28]
  405608:	9b17      	ldr	r3, [sp, #92]	; 0x5c
  40560a:	4651      	mov	r1, sl
  40560c:	f003 fc80 	bl	408f10 <__aeabi_dcmpeq>
  405610:	2800      	cmp	r0, #0
  405612:	f040 8132 	bne.w	40587a <_vfprintf_r+0x125e>
  405616:	9b21      	ldr	r3, [sp, #132]	; 0x84
  405618:	42a3      	cmp	r3, r4
  40561a:	d206      	bcs.n	40562a <_vfprintf_r+0x100e>
  40561c:	2130      	movs	r1, #48	; 0x30
  40561e:	1c5a      	adds	r2, r3, #1
  405620:	9221      	str	r2, [sp, #132]	; 0x84
  405622:	7019      	strb	r1, [r3, #0]
  405624:	9b21      	ldr	r3, [sp, #132]	; 0x84
  405626:	429c      	cmp	r4, r3
  405628:	d8f9      	bhi.n	40561e <_vfprintf_r+0x1002>
  40562a:	1bdb      	subs	r3, r3, r7
  40562c:	9311      	str	r3, [sp, #68]	; 0x44
  40562e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  405630:	2b47      	cmp	r3, #71	; 0x47
  405632:	f000 80b9 	beq.w	4057a8 <_vfprintf_r+0x118c>
  405636:	2e65      	cmp	r6, #101	; 0x65
  405638:	f340 8276 	ble.w	405b28 <_vfprintf_r+0x150c>
  40563c:	9b1d      	ldr	r3, [sp, #116]	; 0x74
  40563e:	9310      	str	r3, [sp, #64]	; 0x40
  405640:	2e66      	cmp	r6, #102	; 0x66
  405642:	f000 8162 	beq.w	40590a <_vfprintf_r+0x12ee>
  405646:	9b11      	ldr	r3, [sp, #68]	; 0x44
  405648:	9a10      	ldr	r2, [sp, #64]	; 0x40
  40564a:	4619      	mov	r1, r3
  40564c:	4291      	cmp	r1, r2
  40564e:	f300 814f 	bgt.w	4058f0 <_vfprintf_r+0x12d4>
  405652:	f01b 0f01 	tst.w	fp, #1
  405656:	f040 8209 	bne.w	405a6c <_vfprintf_r+0x1450>
  40565a:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
  40565e:	9307      	str	r3, [sp, #28]
  405660:	920d      	str	r2, [sp, #52]	; 0x34
  405662:	2667      	movs	r6, #103	; 0x67
  405664:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  405666:	2b00      	cmp	r3, #0
  405668:	f040 8096 	bne.w	405798 <_vfprintf_r+0x117c>
  40566c:	9309      	str	r3, [sp, #36]	; 0x24
  40566e:	f89d a06f 	ldrb.w	sl, [sp, #111]	; 0x6f
  405672:	f7ff b905 	b.w	404880 <_vfprintf_r+0x264>
  405676:	f8da 0058 	ldr.w	r0, [sl, #88]	; 0x58
  40567a:	f001 ff25 	bl	4074c8 <__retarget_lock_release_recursive>
  40567e:	f04f 33ff 	mov.w	r3, #4294967295
  405682:	930b      	str	r3, [sp, #44]	; 0x2c
  405684:	f7ff ba30 	b.w	404ae8 <_vfprintf_r+0x4cc>
  405688:	9a06      	ldr	r2, [sp, #24]
  40568a:	07d5      	lsls	r5, r2, #31
  40568c:	f57f aeb4 	bpl.w	4053f8 <_vfprintf_r+0xddc>
  405690:	e6a2      	b.n	4053d8 <_vfprintf_r+0xdbc>
  405692:	f108 0808 	add.w	r8, r8, #8
  405696:	e69a      	b.n	4053ce <_vfprintf_r+0xdb2>
  405698:	aa23      	add	r2, sp, #140	; 0x8c
  40569a:	990a      	ldr	r1, [sp, #40]	; 0x28
  40569c:	9808      	ldr	r0, [sp, #32]
  40569e:	f002 fd67 	bl	408170 <__sprint_r>
  4056a2:	2800      	cmp	r0, #0
  4056a4:	f47f ad44 	bne.w	405130 <_vfprintf_r+0xb14>
  4056a8:	9b1d      	ldr	r3, [sp, #116]	; 0x74
  4056aa:	9c25      	ldr	r4, [sp, #148]	; 0x94
  4056ac:	f10d 08c0 	add.w	r8, sp, #192	; 0xc0
  4056b0:	e6a2      	b.n	4053f8 <_vfprintf_r+0xddc>
  4056b2:	2306      	movs	r3, #6
  4056b4:	9309      	str	r3, [sp, #36]	; 0x24
  4056b6:	e772      	b.n	40559e <_vfprintf_r+0xf82>
  4056b8:	f04f 0a2d 	mov.w	sl, #45	; 0x2d
  4056bc:	f88d a06f 	strb.w	sl, [sp, #111]	; 0x6f
  4056c0:	f7ff bbc7 	b.w	404e52 <_vfprintf_r+0x836>
  4056c4:	aa23      	add	r2, sp, #140	; 0x8c
  4056c6:	990a      	ldr	r1, [sp, #40]	; 0x28
  4056c8:	9808      	ldr	r0, [sp, #32]
  4056ca:	f002 fd51 	bl	408170 <__sprint_r>
  4056ce:	2800      	cmp	r0, #0
  4056d0:	f47f ad2e 	bne.w	405130 <_vfprintf_r+0xb14>
  4056d4:	f10d 08c0 	add.w	r8, sp, #192	; 0xc0
  4056d8:	e437      	b.n	404f4a <_vfprintf_r+0x92e>
  4056da:	9b24      	ldr	r3, [sp, #144]	; 0x90
  4056dc:	4ab4      	ldr	r2, [pc, #720]	; (4059b0 <_vfprintf_r+0x1394>)
  4056de:	f8c8 2000 	str.w	r2, [r8]
  4056e2:	3301      	adds	r3, #1
  4056e4:	3401      	adds	r4, #1
  4056e6:	2201      	movs	r2, #1
  4056e8:	2b07      	cmp	r3, #7
  4056ea:	9425      	str	r4, [sp, #148]	; 0x94
  4056ec:	9324      	str	r3, [sp, #144]	; 0x90
  4056ee:	f8c8 2004 	str.w	r2, [r8, #4]
  4056f2:	f300 8124 	bgt.w	40593e <_vfprintf_r+0x1322>
  4056f6:	f108 0808 	add.w	r8, r8, #8
  4056fa:	b929      	cbnz	r1, 405708 <_vfprintf_r+0x10ec>
  4056fc:	9b11      	ldr	r3, [sp, #68]	; 0x44
  4056fe:	b91b      	cbnz	r3, 405708 <_vfprintf_r+0x10ec>
  405700:	9b06      	ldr	r3, [sp, #24]
  405702:	07de      	lsls	r6, r3, #31
  405704:	f57f a98f 	bpl.w	404a26 <_vfprintf_r+0x40a>
  405708:	9b24      	ldr	r3, [sp, #144]	; 0x90
  40570a:	9814      	ldr	r0, [sp, #80]	; 0x50
  40570c:	9a15      	ldr	r2, [sp, #84]	; 0x54
  40570e:	f8c8 2000 	str.w	r2, [r8]
  405712:	3301      	adds	r3, #1
  405714:	4602      	mov	r2, r0
  405716:	4422      	add	r2, r4
  405718:	2b07      	cmp	r3, #7
  40571a:	9225      	str	r2, [sp, #148]	; 0x94
  40571c:	f8c8 0004 	str.w	r0, [r8, #4]
  405720:	9324      	str	r3, [sp, #144]	; 0x90
  405722:	f300 8169 	bgt.w	4059f8 <_vfprintf_r+0x13dc>
  405726:	f108 0808 	add.w	r8, r8, #8
  40572a:	2900      	cmp	r1, #0
  40572c:	f2c0 8136 	blt.w	40599c <_vfprintf_r+0x1380>
  405730:	9911      	ldr	r1, [sp, #68]	; 0x44
  405732:	f8c8 7000 	str.w	r7, [r8]
  405736:	3301      	adds	r3, #1
  405738:	188c      	adds	r4, r1, r2
  40573a:	2b07      	cmp	r3, #7
  40573c:	9425      	str	r4, [sp, #148]	; 0x94
  40573e:	9324      	str	r3, [sp, #144]	; 0x90
  405740:	f8c8 1004 	str.w	r1, [r8, #4]
  405744:	f77f a96d 	ble.w	404a22 <_vfprintf_r+0x406>
  405748:	e4e0      	b.n	40510c <_vfprintf_r+0xaf0>
  40574a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  40574c:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40574e:	6813      	ldr	r3, [r2, #0]
  405750:	17cd      	asrs	r5, r1, #31
  405752:	4608      	mov	r0, r1
  405754:	3204      	adds	r2, #4
  405756:	4629      	mov	r1, r5
  405758:	920e      	str	r2, [sp, #56]	; 0x38
  40575a:	e9c3 0100 	strd	r0, r1, [r3]
  40575e:	f7fe bfa9 	b.w	4046b4 <_vfprintf_r+0x98>
  405762:	46da      	mov	sl, fp
  405764:	f7ff bbc4 	b.w	404ef0 <_vfprintf_r+0x8d4>
  405768:	aa23      	add	r2, sp, #140	; 0x8c
  40576a:	990a      	ldr	r1, [sp, #40]	; 0x28
  40576c:	9808      	ldr	r0, [sp, #32]
  40576e:	f002 fcff 	bl	408170 <__sprint_r>
  405772:	2800      	cmp	r0, #0
  405774:	f47f acdc 	bne.w	405130 <_vfprintf_r+0xb14>
  405778:	9c25      	ldr	r4, [sp, #148]	; 0x94
  40577a:	f10d 08c0 	add.w	r8, sp, #192	; 0xc0
  40577e:	f7ff bbfd 	b.w	404f7c <_vfprintf_r+0x960>
  405782:	4638      	mov	r0, r7
  405784:	9409      	str	r4, [sp, #36]	; 0x24
  405786:	f7fe fedb 	bl	404540 <strlen>
  40578a:	950e      	str	r5, [sp, #56]	; 0x38
  40578c:	900d      	str	r0, [sp, #52]	; 0x34
  40578e:	f8cd b018 	str.w	fp, [sp, #24]
  405792:	4603      	mov	r3, r0
  405794:	f7ff ba36 	b.w	404c04 <_vfprintf_r+0x5e8>
  405798:	f04f 0a2d 	mov.w	sl, #45	; 0x2d
  40579c:	2300      	movs	r3, #0
  40579e:	f88d a06f 	strb.w	sl, [sp, #111]	; 0x6f
  4057a2:	9309      	str	r3, [sp, #36]	; 0x24
  4057a4:	f7ff b86f 	b.w	404886 <_vfprintf_r+0x26a>
  4057a8:	9b1d      	ldr	r3, [sp, #116]	; 0x74
  4057aa:	9310      	str	r3, [sp, #64]	; 0x40
  4057ac:	461a      	mov	r2, r3
  4057ae:	3303      	adds	r3, #3
  4057b0:	db04      	blt.n	4057bc <_vfprintf_r+0x11a0>
  4057b2:	9b09      	ldr	r3, [sp, #36]	; 0x24
  4057b4:	4619      	mov	r1, r3
  4057b6:	4291      	cmp	r1, r2
  4057b8:	f6bf af45 	bge.w	405646 <_vfprintf_r+0x102a>
  4057bc:	3e02      	subs	r6, #2
  4057be:	9b10      	ldr	r3, [sp, #64]	; 0x40
  4057c0:	f88d 607c 	strb.w	r6, [sp, #124]	; 0x7c
  4057c4:	3b01      	subs	r3, #1
  4057c6:	2b00      	cmp	r3, #0
  4057c8:	931d      	str	r3, [sp, #116]	; 0x74
  4057ca:	bfbd      	ittte	lt
  4057cc:	9b10      	ldrlt	r3, [sp, #64]	; 0x40
  4057ce:	f1c3 0301 	rsblt	r3, r3, #1
  4057d2:	222d      	movlt	r2, #45	; 0x2d
  4057d4:	222b      	movge	r2, #43	; 0x2b
  4057d6:	2b09      	cmp	r3, #9
  4057d8:	f88d 207d 	strb.w	r2, [sp, #125]	; 0x7d
  4057dc:	f340 813e 	ble.w	405a5c <_vfprintf_r+0x1440>
  4057e0:	f10d 048b 	add.w	r4, sp, #139	; 0x8b
  4057e4:	4620      	mov	r0, r4
  4057e6:	4d73      	ldr	r5, [pc, #460]	; (4059b4 <_vfprintf_r+0x1398>)
  4057e8:	e000      	b.n	4057ec <_vfprintf_r+0x11d0>
  4057ea:	4610      	mov	r0, r2
  4057ec:	fb85 1203 	smull	r1, r2, r5, r3
  4057f0:	17d9      	asrs	r1, r3, #31
  4057f2:	ebc1 01a2 	rsb	r1, r1, r2, asr #2
  4057f6:	eb01 0281 	add.w	r2, r1, r1, lsl #2
  4057fa:	eba3 0242 	sub.w	r2, r3, r2, lsl #1
  4057fe:	3230      	adds	r2, #48	; 0x30
  405800:	2909      	cmp	r1, #9
  405802:	f800 2c01 	strb.w	r2, [r0, #-1]
  405806:	460b      	mov	r3, r1
  405808:	f100 32ff 	add.w	r2, r0, #4294967295
  40580c:	dced      	bgt.n	4057ea <_vfprintf_r+0x11ce>
  40580e:	3330      	adds	r3, #48	; 0x30
  405810:	3802      	subs	r0, #2
  405812:	b2d9      	uxtb	r1, r3
  405814:	4284      	cmp	r4, r0
  405816:	f802 1c01 	strb.w	r1, [r2, #-1]
  40581a:	f240 8190 	bls.w	405b3e <_vfprintf_r+0x1522>
  40581e:	f10d 007e 	add.w	r0, sp, #126	; 0x7e
  405822:	4613      	mov	r3, r2
  405824:	e001      	b.n	40582a <_vfprintf_r+0x120e>
  405826:	f813 1b01 	ldrb.w	r1, [r3], #1
  40582a:	f800 1b01 	strb.w	r1, [r0], #1
  40582e:	42a3      	cmp	r3, r4
  405830:	d1f9      	bne.n	405826 <_vfprintf_r+0x120a>
  405832:	3301      	adds	r3, #1
  405834:	1a9b      	subs	r3, r3, r2
  405836:	f10d 027e 	add.w	r2, sp, #126	; 0x7e
  40583a:	4413      	add	r3, r2
  40583c:	aa1f      	add	r2, sp, #124	; 0x7c
  40583e:	1a9b      	subs	r3, r3, r2
  405840:	9a11      	ldr	r2, [sp, #68]	; 0x44
  405842:	9319      	str	r3, [sp, #100]	; 0x64
  405844:	2a01      	cmp	r2, #1
  405846:	4413      	add	r3, r2
  405848:	930d      	str	r3, [sp, #52]	; 0x34
  40584a:	f340 8145 	ble.w	405ad8 <_vfprintf_r+0x14bc>
  40584e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  405850:	9a14      	ldr	r2, [sp, #80]	; 0x50
  405852:	4413      	add	r3, r2
  405854:	930d      	str	r3, [sp, #52]	; 0x34
  405856:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  40585a:	9307      	str	r3, [sp, #28]
  40585c:	2300      	movs	r3, #0
  40585e:	9310      	str	r3, [sp, #64]	; 0x40
  405860:	e700      	b.n	405664 <_vfprintf_r+0x1048>
  405862:	aa23      	add	r2, sp, #140	; 0x8c
  405864:	990a      	ldr	r1, [sp, #40]	; 0x28
  405866:	9808      	ldr	r0, [sp, #32]
  405868:	f002 fc82 	bl	408170 <__sprint_r>
  40586c:	2800      	cmp	r0, #0
  40586e:	f47f ac5f 	bne.w	405130 <_vfprintf_r+0xb14>
  405872:	9c25      	ldr	r4, [sp, #148]	; 0x94
  405874:	f10d 08c0 	add.w	r8, sp, #192	; 0xc0
  405878:	e4d1      	b.n	40521e <_vfprintf_r+0xc02>
  40587a:	4623      	mov	r3, r4
  40587c:	e6d5      	b.n	40562a <_vfprintf_r+0x100e>
  40587e:	9b09      	ldr	r3, [sp, #36]	; 0x24
  405880:	9710      	str	r7, [sp, #64]	; 0x40
  405882:	2b06      	cmp	r3, #6
  405884:	bf28      	it	cs
  405886:	2306      	movcs	r3, #6
  405888:	9709      	str	r7, [sp, #36]	; 0x24
  40588a:	46ba      	mov	sl, r7
  40588c:	9307      	str	r3, [sp, #28]
  40588e:	950e      	str	r5, [sp, #56]	; 0x38
  405890:	f8cd b018 	str.w	fp, [sp, #24]
  405894:	930d      	str	r3, [sp, #52]	; 0x34
  405896:	4f48      	ldr	r7, [pc, #288]	; (4059b8 <_vfprintf_r+0x139c>)
  405898:	f7fe bff2 	b.w	404880 <_vfprintf_r+0x264>
  40589c:	aa23      	add	r2, sp, #140	; 0x8c
  40589e:	990a      	ldr	r1, [sp, #40]	; 0x28
  4058a0:	9808      	ldr	r0, [sp, #32]
  4058a2:	f002 fc65 	bl	408170 <__sprint_r>
  4058a6:	2800      	cmp	r0, #0
  4058a8:	f47f ac42 	bne.w	405130 <_vfprintf_r+0xb14>
  4058ac:	9b1d      	ldr	r3, [sp, #116]	; 0x74
  4058ae:	9a11      	ldr	r2, [sp, #68]	; 0x44
  4058b0:	9c25      	ldr	r4, [sp, #148]	; 0x94
  4058b2:	1ad3      	subs	r3, r2, r3
  4058b4:	f10d 08c0 	add.w	r8, sp, #192	; 0xc0
  4058b8:	e5b6      	b.n	405428 <_vfprintf_r+0xe0c>
  4058ba:	46a2      	mov	sl, r4
  4058bc:	f7ff bb18 	b.w	404ef0 <_vfprintf_r+0x8d4>
  4058c0:	a821      	add	r0, sp, #132	; 0x84
  4058c2:	a91e      	add	r1, sp, #120	; 0x78
  4058c4:	9d09      	ldr	r5, [sp, #36]	; 0x24
  4058c6:	9004      	str	r0, [sp, #16]
  4058c8:	9103      	str	r1, [sp, #12]
  4058ca:	a81d      	add	r0, sp, #116	; 0x74
  4058cc:	2103      	movs	r1, #3
  4058ce:	9002      	str	r0, [sp, #8]
  4058d0:	9a07      	ldr	r2, [sp, #28]
  4058d2:	9501      	str	r5, [sp, #4]
  4058d4:	4653      	mov	r3, sl
  4058d6:	9100      	str	r1, [sp, #0]
  4058d8:	9808      	ldr	r0, [sp, #32]
  4058da:	f000 fa95 	bl	405e08 <_dtoa_r>
  4058de:	4607      	mov	r7, r0
  4058e0:	1944      	adds	r4, r0, r5
  4058e2:	783b      	ldrb	r3, [r7, #0]
  4058e4:	2b30      	cmp	r3, #48	; 0x30
  4058e6:	f000 80ca 	beq.w	405a7e <_vfprintf_r+0x1462>
  4058ea:	9d1d      	ldr	r5, [sp, #116]	; 0x74
  4058ec:	442c      	add	r4, r5
  4058ee:	e689      	b.n	405604 <_vfprintf_r+0xfe8>
  4058f0:	9a14      	ldr	r2, [sp, #80]	; 0x50
  4058f2:	9b11      	ldr	r3, [sp, #68]	; 0x44
  4058f4:	4413      	add	r3, r2
  4058f6:	9a10      	ldr	r2, [sp, #64]	; 0x40
  4058f8:	930d      	str	r3, [sp, #52]	; 0x34
  4058fa:	2a00      	cmp	r2, #0
  4058fc:	f340 80e4 	ble.w	405ac8 <_vfprintf_r+0x14ac>
  405900:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  405904:	9307      	str	r3, [sp, #28]
  405906:	2667      	movs	r6, #103	; 0x67
  405908:	e6ac      	b.n	405664 <_vfprintf_r+0x1048>
  40590a:	2b00      	cmp	r3, #0
  40590c:	f340 80fb 	ble.w	405b06 <_vfprintf_r+0x14ea>
  405910:	9a09      	ldr	r2, [sp, #36]	; 0x24
  405912:	2a00      	cmp	r2, #0
  405914:	f040 80ce 	bne.w	405ab4 <_vfprintf_r+0x1498>
  405918:	f01b 0f01 	tst.w	fp, #1
  40591c:	f040 80ca 	bne.w	405ab4 <_vfprintf_r+0x1498>
  405920:	9307      	str	r3, [sp, #28]
  405922:	930d      	str	r3, [sp, #52]	; 0x34
  405924:	e69e      	b.n	405664 <_vfprintf_r+0x1048>
  405926:	9b09      	ldr	r3, [sp, #36]	; 0x24
  405928:	9307      	str	r3, [sp, #28]
  40592a:	930d      	str	r3, [sp, #52]	; 0x34
  40592c:	9009      	str	r0, [sp, #36]	; 0x24
  40592e:	950e      	str	r5, [sp, #56]	; 0x38
  405930:	f8cd b018 	str.w	fp, [sp, #24]
  405934:	9010      	str	r0, [sp, #64]	; 0x40
  405936:	f89d a06f 	ldrb.w	sl, [sp, #111]	; 0x6f
  40593a:	f7fe bfa1 	b.w	404880 <_vfprintf_r+0x264>
  40593e:	aa23      	add	r2, sp, #140	; 0x8c
  405940:	990a      	ldr	r1, [sp, #40]	; 0x28
  405942:	9808      	ldr	r0, [sp, #32]
  405944:	f002 fc14 	bl	408170 <__sprint_r>
  405948:	2800      	cmp	r0, #0
  40594a:	f47f abf1 	bne.w	405130 <_vfprintf_r+0xb14>
  40594e:	991d      	ldr	r1, [sp, #116]	; 0x74
  405950:	9c25      	ldr	r4, [sp, #148]	; 0x94
  405952:	f10d 08c0 	add.w	r8, sp, #192	; 0xc0
  405956:	e6d0      	b.n	4056fa <_vfprintf_r+0x10de>
  405958:	2e47      	cmp	r6, #71	; 0x47
  40595a:	f47f ae52 	bne.w	405602 <_vfprintf_r+0xfe6>
  40595e:	f01b 0f01 	tst.w	fp, #1
  405962:	f000 80da 	beq.w	405b1a <_vfprintf_r+0x14fe>
  405966:	2e46      	cmp	r6, #70	; 0x46
  405968:	eb07 0405 	add.w	r4, r7, r5
  40596c:	d0b9      	beq.n	4058e2 <_vfprintf_r+0x12c6>
  40596e:	e649      	b.n	405604 <_vfprintf_r+0xfe8>
  405970:	a821      	add	r0, sp, #132	; 0x84
  405972:	a91e      	add	r1, sp, #120	; 0x78
  405974:	9c09      	ldr	r4, [sp, #36]	; 0x24
  405976:	9004      	str	r0, [sp, #16]
  405978:	9103      	str	r1, [sp, #12]
  40597a:	a81d      	add	r0, sp, #116	; 0x74
  40597c:	2103      	movs	r1, #3
  40597e:	9002      	str	r0, [sp, #8]
  405980:	9a07      	ldr	r2, [sp, #28]
  405982:	9401      	str	r4, [sp, #4]
  405984:	4653      	mov	r3, sl
  405986:	9100      	str	r1, [sp, #0]
  405988:	9808      	ldr	r0, [sp, #32]
  40598a:	f000 fa3d 	bl	405e08 <_dtoa_r>
  40598e:	4625      	mov	r5, r4
  405990:	4607      	mov	r7, r0
  405992:	e7e8      	b.n	405966 <_vfprintf_r+0x134a>
  405994:	2300      	movs	r3, #0
  405996:	9309      	str	r3, [sp, #36]	; 0x24
  405998:	f7fe bec1 	b.w	40471e <_vfprintf_r+0x102>
  40599c:	424e      	negs	r6, r1
  40599e:	3110      	adds	r1, #16
  4059a0:	4d06      	ldr	r5, [pc, #24]	; (4059bc <_vfprintf_r+0x13a0>)
  4059a2:	da43      	bge.n	405a2c <_vfprintf_r+0x1410>
  4059a4:	2410      	movs	r4, #16
  4059a6:	f8dd a020 	ldr.w	sl, [sp, #32]
  4059aa:	f8dd b028 	ldr.w	fp, [sp, #40]	; 0x28
  4059ae:	e00c      	b.n	4059ca <_vfprintf_r+0x13ae>
  4059b0:	00409518 	.word	0x00409518
  4059b4:	66666667 	.word	0x66666667
  4059b8:	00409510 	.word	0x00409510
  4059bc:	0040952c 	.word	0x0040952c
  4059c0:	f108 0808 	add.w	r8, r8, #8
  4059c4:	3e10      	subs	r6, #16
  4059c6:	2e10      	cmp	r6, #16
  4059c8:	dd30      	ble.n	405a2c <_vfprintf_r+0x1410>
  4059ca:	3301      	adds	r3, #1
  4059cc:	3210      	adds	r2, #16
  4059ce:	2b07      	cmp	r3, #7
  4059d0:	9225      	str	r2, [sp, #148]	; 0x94
  4059d2:	9324      	str	r3, [sp, #144]	; 0x90
  4059d4:	f8c8 5000 	str.w	r5, [r8]
  4059d8:	f8c8 4004 	str.w	r4, [r8, #4]
  4059dc:	ddf0      	ble.n	4059c0 <_vfprintf_r+0x13a4>
  4059de:	aa23      	add	r2, sp, #140	; 0x8c
  4059e0:	4659      	mov	r1, fp
  4059e2:	4650      	mov	r0, sl
  4059e4:	f002 fbc4 	bl	408170 <__sprint_r>
  4059e8:	2800      	cmp	r0, #0
  4059ea:	f47f aeba 	bne.w	405762 <_vfprintf_r+0x1146>
  4059ee:	9a25      	ldr	r2, [sp, #148]	; 0x94
  4059f0:	9b24      	ldr	r3, [sp, #144]	; 0x90
  4059f2:	f10d 08c0 	add.w	r8, sp, #192	; 0xc0
  4059f6:	e7e5      	b.n	4059c4 <_vfprintf_r+0x13a8>
  4059f8:	aa23      	add	r2, sp, #140	; 0x8c
  4059fa:	990a      	ldr	r1, [sp, #40]	; 0x28
  4059fc:	9808      	ldr	r0, [sp, #32]
  4059fe:	f002 fbb7 	bl	408170 <__sprint_r>
  405a02:	2800      	cmp	r0, #0
  405a04:	f47f ab94 	bne.w	405130 <_vfprintf_r+0xb14>
  405a08:	991d      	ldr	r1, [sp, #116]	; 0x74
  405a0a:	9a25      	ldr	r2, [sp, #148]	; 0x94
  405a0c:	9b24      	ldr	r3, [sp, #144]	; 0x90
  405a0e:	f10d 08c0 	add.w	r8, sp, #192	; 0xc0
  405a12:	e68a      	b.n	40572a <_vfprintf_r+0x110e>
  405a14:	9808      	ldr	r0, [sp, #32]
  405a16:	aa23      	add	r2, sp, #140	; 0x8c
  405a18:	4651      	mov	r1, sl
  405a1a:	f002 fba9 	bl	408170 <__sprint_r>
  405a1e:	2800      	cmp	r0, #0
  405a20:	f43f aa64 	beq.w	404eec <_vfprintf_r+0x8d0>
  405a24:	f7ff ba64 	b.w	404ef0 <_vfprintf_r+0x8d4>
  405a28:	9b21      	ldr	r3, [sp, #132]	; 0x84
  405a2a:	e5fe      	b.n	40562a <_vfprintf_r+0x100e>
  405a2c:	3301      	adds	r3, #1
  405a2e:	4432      	add	r2, r6
  405a30:	2b07      	cmp	r3, #7
  405a32:	e888 0060 	stmia.w	r8, {r5, r6}
  405a36:	9225      	str	r2, [sp, #148]	; 0x94
  405a38:	9324      	str	r3, [sp, #144]	; 0x90
  405a3a:	f108 0808 	add.w	r8, r8, #8
  405a3e:	f77f ae77 	ble.w	405730 <_vfprintf_r+0x1114>
  405a42:	aa23      	add	r2, sp, #140	; 0x8c
  405a44:	990a      	ldr	r1, [sp, #40]	; 0x28
  405a46:	9808      	ldr	r0, [sp, #32]
  405a48:	f002 fb92 	bl	408170 <__sprint_r>
  405a4c:	2800      	cmp	r0, #0
  405a4e:	f47f ab6f 	bne.w	405130 <_vfprintf_r+0xb14>
  405a52:	9a25      	ldr	r2, [sp, #148]	; 0x94
  405a54:	9b24      	ldr	r3, [sp, #144]	; 0x90
  405a56:	f10d 08c0 	add.w	r8, sp, #192	; 0xc0
  405a5a:	e669      	b.n	405730 <_vfprintf_r+0x1114>
  405a5c:	3330      	adds	r3, #48	; 0x30
  405a5e:	2230      	movs	r2, #48	; 0x30
  405a60:	f88d 307f 	strb.w	r3, [sp, #127]	; 0x7f
  405a64:	f88d 207e 	strb.w	r2, [sp, #126]	; 0x7e
  405a68:	ab20      	add	r3, sp, #128	; 0x80
  405a6a:	e6e7      	b.n	40583c <_vfprintf_r+0x1220>
  405a6c:	9b10      	ldr	r3, [sp, #64]	; 0x40
  405a6e:	9a14      	ldr	r2, [sp, #80]	; 0x50
  405a70:	4413      	add	r3, r2
  405a72:	930d      	str	r3, [sp, #52]	; 0x34
  405a74:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  405a78:	9307      	str	r3, [sp, #28]
  405a7a:	2667      	movs	r6, #103	; 0x67
  405a7c:	e5f2      	b.n	405664 <_vfprintf_r+0x1048>
  405a7e:	9a16      	ldr	r2, [sp, #88]	; 0x58
  405a80:	9807      	ldr	r0, [sp, #28]
  405a82:	9b17      	ldr	r3, [sp, #92]	; 0x5c
  405a84:	4651      	mov	r1, sl
  405a86:	f003 fa43 	bl	408f10 <__aeabi_dcmpeq>
  405a8a:	2800      	cmp	r0, #0
  405a8c:	f47f af2d 	bne.w	4058ea <_vfprintf_r+0x12ce>
  405a90:	f1c5 0501 	rsb	r5, r5, #1
  405a94:	951d      	str	r5, [sp, #116]	; 0x74
  405a96:	442c      	add	r4, r5
  405a98:	e5b4      	b.n	405604 <_vfprintf_r+0xfe8>
  405a9a:	9b12      	ldr	r3, [sp, #72]	; 0x48
  405a9c:	4f33      	ldr	r7, [pc, #204]	; (405b6c <_vfprintf_r+0x1550>)
  405a9e:	2b00      	cmp	r3, #0
  405aa0:	bfb6      	itet	lt
  405aa2:	f04f 0a2d 	movlt.w	sl, #45	; 0x2d
  405aa6:	f89d a06f 	ldrbge.w	sl, [sp, #111]	; 0x6f
  405aaa:	f88d a06f 	strblt.w	sl, [sp, #111]	; 0x6f
  405aae:	4b30      	ldr	r3, [pc, #192]	; (405b70 <_vfprintf_r+0x1554>)
  405ab0:	f7ff b9d1 	b.w	404e56 <_vfprintf_r+0x83a>
  405ab4:	9b10      	ldr	r3, [sp, #64]	; 0x40
  405ab6:	9a14      	ldr	r2, [sp, #80]	; 0x50
  405ab8:	4413      	add	r3, r2
  405aba:	9a09      	ldr	r2, [sp, #36]	; 0x24
  405abc:	441a      	add	r2, r3
  405abe:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
  405ac2:	920d      	str	r2, [sp, #52]	; 0x34
  405ac4:	9307      	str	r3, [sp, #28]
  405ac6:	e5cd      	b.n	405664 <_vfprintf_r+0x1048>
  405ac8:	9b10      	ldr	r3, [sp, #64]	; 0x40
  405aca:	9a0d      	ldr	r2, [sp, #52]	; 0x34
  405acc:	f1c3 0301 	rsb	r3, r3, #1
  405ad0:	441a      	add	r2, r3
  405ad2:	4613      	mov	r3, r2
  405ad4:	920d      	str	r2, [sp, #52]	; 0x34
  405ad6:	e713      	b.n	405900 <_vfprintf_r+0x12e4>
  405ad8:	f01b 0301 	ands.w	r3, fp, #1
  405adc:	9310      	str	r3, [sp, #64]	; 0x40
  405ade:	f47f aeb6 	bne.w	40584e <_vfprintf_r+0x1232>
  405ae2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  405ae4:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  405ae8:	9307      	str	r3, [sp, #28]
  405aea:	e5bb      	b.n	405664 <_vfprintf_r+0x1048>
  405aec:	9c0e      	ldr	r4, [sp, #56]	; 0x38
  405aee:	f899 6001 	ldrb.w	r6, [r9, #1]
  405af2:	6823      	ldr	r3, [r4, #0]
  405af4:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
  405af8:	9309      	str	r3, [sp, #36]	; 0x24
  405afa:	4623      	mov	r3, r4
  405afc:	3304      	adds	r3, #4
  405afe:	4681      	mov	r9, r0
  405b00:	930e      	str	r3, [sp, #56]	; 0x38
  405b02:	f7fe be0a 	b.w	40471a <_vfprintf_r+0xfe>
  405b06:	9b09      	ldr	r3, [sp, #36]	; 0x24
  405b08:	b913      	cbnz	r3, 405b10 <_vfprintf_r+0x14f4>
  405b0a:	f01b 0f01 	tst.w	fp, #1
  405b0e:	d002      	beq.n	405b16 <_vfprintf_r+0x14fa>
  405b10:	9b14      	ldr	r3, [sp, #80]	; 0x50
  405b12:	3301      	adds	r3, #1
  405b14:	e7d1      	b.n	405aba <_vfprintf_r+0x149e>
  405b16:	2301      	movs	r3, #1
  405b18:	e702      	b.n	405920 <_vfprintf_r+0x1304>
  405b1a:	9b21      	ldr	r3, [sp, #132]	; 0x84
  405b1c:	1bdb      	subs	r3, r3, r7
  405b1e:	9311      	str	r3, [sp, #68]	; 0x44
  405b20:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  405b22:	2b47      	cmp	r3, #71	; 0x47
  405b24:	f43f ae40 	beq.w	4057a8 <_vfprintf_r+0x118c>
  405b28:	9b1d      	ldr	r3, [sp, #116]	; 0x74
  405b2a:	9310      	str	r3, [sp, #64]	; 0x40
  405b2c:	e647      	b.n	4057be <_vfprintf_r+0x11a2>
  405b2e:	f88d 106f 	strb.w	r1, [sp, #111]	; 0x6f
  405b32:	f7ff b81d 	b.w	404b70 <_vfprintf_r+0x554>
  405b36:	f88d 106f 	strb.w	r1, [sp, #111]	; 0x6f
  405b3a:	f7ff b918 	b.w	404d6e <_vfprintf_r+0x752>
  405b3e:	f10d 037e 	add.w	r3, sp, #126	; 0x7e
  405b42:	e67b      	b.n	40583c <_vfprintf_r+0x1220>
  405b44:	f88d 106f 	strb.w	r1, [sp, #111]	; 0x6f
  405b48:	f7ff b866 	b.w	404c18 <_vfprintf_r+0x5fc>
  405b4c:	f88d 106f 	strb.w	r1, [sp, #111]	; 0x6f
  405b50:	f7ff b9ac 	b.w	404eac <_vfprintf_r+0x890>
  405b54:	f88d 106f 	strb.w	r1, [sp, #111]	; 0x6f
  405b58:	f7ff b934 	b.w	404dc4 <_vfprintf_r+0x7a8>
  405b5c:	f88d 106f 	strb.w	r1, [sp, #111]	; 0x6f
  405b60:	f7ff b8b0 	b.w	404cc4 <_vfprintf_r+0x6a8>
  405b64:	f88d 106f 	strb.w	r1, [sp, #111]	; 0x6f
  405b68:	f7ff b945 	b.w	404df6 <_vfprintf_r+0x7da>
  405b6c:	004094e4 	.word	0x004094e4
  405b70:	004094e0 	.word	0x004094e0

00405b74 <__sbprintf>:
  405b74:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  405b78:	460c      	mov	r4, r1
  405b7a:	f5ad 6d8d 	sub.w	sp, sp, #1128	; 0x468
  405b7e:	8989      	ldrh	r1, [r1, #12]
  405b80:	6e66      	ldr	r6, [r4, #100]	; 0x64
  405b82:	89e5      	ldrh	r5, [r4, #14]
  405b84:	9619      	str	r6, [sp, #100]	; 0x64
  405b86:	f021 0102 	bic.w	r1, r1, #2
  405b8a:	4606      	mov	r6, r0
  405b8c:	69e0      	ldr	r0, [r4, #28]
  405b8e:	f8ad 100c 	strh.w	r1, [sp, #12]
  405b92:	4617      	mov	r7, r2
  405b94:	f44f 6180 	mov.w	r1, #1024	; 0x400
  405b98:	6a62      	ldr	r2, [r4, #36]	; 0x24
  405b9a:	f8ad 500e 	strh.w	r5, [sp, #14]
  405b9e:	4698      	mov	r8, r3
  405ba0:	ad1a      	add	r5, sp, #104	; 0x68
  405ba2:	2300      	movs	r3, #0
  405ba4:	9007      	str	r0, [sp, #28]
  405ba6:	a816      	add	r0, sp, #88	; 0x58
  405ba8:	9209      	str	r2, [sp, #36]	; 0x24
  405baa:	9306      	str	r3, [sp, #24]
  405bac:	9500      	str	r5, [sp, #0]
  405bae:	9504      	str	r5, [sp, #16]
  405bb0:	9102      	str	r1, [sp, #8]
  405bb2:	9105      	str	r1, [sp, #20]
  405bb4:	f001 fc82 	bl	4074bc <__retarget_lock_init_recursive>
  405bb8:	4643      	mov	r3, r8
  405bba:	463a      	mov	r2, r7
  405bbc:	4669      	mov	r1, sp
  405bbe:	4630      	mov	r0, r6
  405bc0:	f7fe fd2c 	bl	40461c <_vfprintf_r>
  405bc4:	1e05      	subs	r5, r0, #0
  405bc6:	db07      	blt.n	405bd8 <__sbprintf+0x64>
  405bc8:	4630      	mov	r0, r6
  405bca:	4669      	mov	r1, sp
  405bcc:	f001 f8e6 	bl	406d9c <_fflush_r>
  405bd0:	2800      	cmp	r0, #0
  405bd2:	bf18      	it	ne
  405bd4:	f04f 35ff 	movne.w	r5, #4294967295
  405bd8:	f8bd 300c 	ldrh.w	r3, [sp, #12]
  405bdc:	065b      	lsls	r3, r3, #25
  405bde:	d503      	bpl.n	405be8 <__sbprintf+0x74>
  405be0:	89a3      	ldrh	r3, [r4, #12]
  405be2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  405be6:	81a3      	strh	r3, [r4, #12]
  405be8:	9816      	ldr	r0, [sp, #88]	; 0x58
  405bea:	f001 fc69 	bl	4074c0 <__retarget_lock_close_recursive>
  405bee:	4628      	mov	r0, r5
  405bf0:	f50d 6d8d 	add.w	sp, sp, #1128	; 0x468
  405bf4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

00405bf8 <__swsetup_r>:
  405bf8:	b538      	push	{r3, r4, r5, lr}
  405bfa:	4b30      	ldr	r3, [pc, #192]	; (405cbc <__swsetup_r+0xc4>)
  405bfc:	681b      	ldr	r3, [r3, #0]
  405bfe:	4605      	mov	r5, r0
  405c00:	460c      	mov	r4, r1
  405c02:	b113      	cbz	r3, 405c0a <__swsetup_r+0x12>
  405c04:	6b9a      	ldr	r2, [r3, #56]	; 0x38
  405c06:	2a00      	cmp	r2, #0
  405c08:	d038      	beq.n	405c7c <__swsetup_r+0x84>
  405c0a:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  405c0e:	b293      	uxth	r3, r2
  405c10:	0718      	lsls	r0, r3, #28
  405c12:	d50c      	bpl.n	405c2e <__swsetup_r+0x36>
  405c14:	6920      	ldr	r0, [r4, #16]
  405c16:	b1a8      	cbz	r0, 405c44 <__swsetup_r+0x4c>
  405c18:	f013 0201 	ands.w	r2, r3, #1
  405c1c:	d01e      	beq.n	405c5c <__swsetup_r+0x64>
  405c1e:	6963      	ldr	r3, [r4, #20]
  405c20:	2200      	movs	r2, #0
  405c22:	425b      	negs	r3, r3
  405c24:	61a3      	str	r3, [r4, #24]
  405c26:	60a2      	str	r2, [r4, #8]
  405c28:	b1f0      	cbz	r0, 405c68 <__swsetup_r+0x70>
  405c2a:	2000      	movs	r0, #0
  405c2c:	bd38      	pop	{r3, r4, r5, pc}
  405c2e:	06d9      	lsls	r1, r3, #27
  405c30:	d53c      	bpl.n	405cac <__swsetup_r+0xb4>
  405c32:	0758      	lsls	r0, r3, #29
  405c34:	d426      	bmi.n	405c84 <__swsetup_r+0x8c>
  405c36:	6920      	ldr	r0, [r4, #16]
  405c38:	f042 0308 	orr.w	r3, r2, #8
  405c3c:	81a3      	strh	r3, [r4, #12]
  405c3e:	b29b      	uxth	r3, r3
  405c40:	2800      	cmp	r0, #0
  405c42:	d1e9      	bne.n	405c18 <__swsetup_r+0x20>
  405c44:	f403 7220 	and.w	r2, r3, #640	; 0x280
  405c48:	f5b2 7f00 	cmp.w	r2, #512	; 0x200
  405c4c:	d0e4      	beq.n	405c18 <__swsetup_r+0x20>
  405c4e:	4628      	mov	r0, r5
  405c50:	4621      	mov	r1, r4
  405c52:	f001 fc69 	bl	407528 <__smakebuf_r>
  405c56:	89a3      	ldrh	r3, [r4, #12]
  405c58:	6920      	ldr	r0, [r4, #16]
  405c5a:	e7dd      	b.n	405c18 <__swsetup_r+0x20>
  405c5c:	0799      	lsls	r1, r3, #30
  405c5e:	bf58      	it	pl
  405c60:	6962      	ldrpl	r2, [r4, #20]
  405c62:	60a2      	str	r2, [r4, #8]
  405c64:	2800      	cmp	r0, #0
  405c66:	d1e0      	bne.n	405c2a <__swsetup_r+0x32>
  405c68:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  405c6c:	061a      	lsls	r2, r3, #24
  405c6e:	d5dd      	bpl.n	405c2c <__swsetup_r+0x34>
  405c70:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  405c74:	81a3      	strh	r3, [r4, #12]
  405c76:	f04f 30ff 	mov.w	r0, #4294967295
  405c7a:	bd38      	pop	{r3, r4, r5, pc}
  405c7c:	4618      	mov	r0, r3
  405c7e:	f001 f8e5 	bl	406e4c <__sinit>
  405c82:	e7c2      	b.n	405c0a <__swsetup_r+0x12>
  405c84:	6b21      	ldr	r1, [r4, #48]	; 0x30
  405c86:	b151      	cbz	r1, 405c9e <__swsetup_r+0xa6>
  405c88:	f104 0340 	add.w	r3, r4, #64	; 0x40
  405c8c:	4299      	cmp	r1, r3
  405c8e:	d004      	beq.n	405c9a <__swsetup_r+0xa2>
  405c90:	4628      	mov	r0, r5
  405c92:	f001 f97d 	bl	406f90 <_free_r>
  405c96:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  405c9a:	2300      	movs	r3, #0
  405c9c:	6323      	str	r3, [r4, #48]	; 0x30
  405c9e:	2300      	movs	r3, #0
  405ca0:	6920      	ldr	r0, [r4, #16]
  405ca2:	6063      	str	r3, [r4, #4]
  405ca4:	f022 0224 	bic.w	r2, r2, #36	; 0x24
  405ca8:	6020      	str	r0, [r4, #0]
  405caa:	e7c5      	b.n	405c38 <__swsetup_r+0x40>
  405cac:	f042 0240 	orr.w	r2, r2, #64	; 0x40
  405cb0:	2309      	movs	r3, #9
  405cb2:	602b      	str	r3, [r5, #0]
  405cb4:	f04f 30ff 	mov.w	r0, #4294967295
  405cb8:	81a2      	strh	r2, [r4, #12]
  405cba:	bd38      	pop	{r3, r4, r5, pc}
  405cbc:	2040000c 	.word	0x2040000c

00405cc0 <register_fini>:
  405cc0:	4b02      	ldr	r3, [pc, #8]	; (405ccc <register_fini+0xc>)
  405cc2:	b113      	cbz	r3, 405cca <register_fini+0xa>
  405cc4:	4802      	ldr	r0, [pc, #8]	; (405cd0 <register_fini+0x10>)
  405cc6:	f000 b805 	b.w	405cd4 <atexit>
  405cca:	4770      	bx	lr
  405ccc:	00000000 	.word	0x00000000
  405cd0:	00406ebd 	.word	0x00406ebd

00405cd4 <atexit>:
  405cd4:	2300      	movs	r3, #0
  405cd6:	4601      	mov	r1, r0
  405cd8:	461a      	mov	r2, r3
  405cda:	4618      	mov	r0, r3
  405cdc:	f002 ba68 	b.w	4081b0 <__register_exitproc>

00405ce0 <quorem>:
  405ce0:	6902      	ldr	r2, [r0, #16]
  405ce2:	690b      	ldr	r3, [r1, #16]
  405ce4:	4293      	cmp	r3, r2
  405ce6:	f300 808d 	bgt.w	405e04 <quorem+0x124>
  405cea:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  405cee:	f103 38ff 	add.w	r8, r3, #4294967295
  405cf2:	f101 0714 	add.w	r7, r1, #20
  405cf6:	f100 0b14 	add.w	fp, r0, #20
  405cfa:	f857 2028 	ldr.w	r2, [r7, r8, lsl #2]
  405cfe:	f85b 3028 	ldr.w	r3, [fp, r8, lsl #2]
  405d02:	ea4f 0488 	mov.w	r4, r8, lsl #2
  405d06:	b083      	sub	sp, #12
  405d08:	3201      	adds	r2, #1
  405d0a:	fbb3 f9f2 	udiv	r9, r3, r2
  405d0e:	eb0b 0304 	add.w	r3, fp, r4
  405d12:	9400      	str	r4, [sp, #0]
  405d14:	eb07 0a04 	add.w	sl, r7, r4
  405d18:	9301      	str	r3, [sp, #4]
  405d1a:	f1b9 0f00 	cmp.w	r9, #0
  405d1e:	d039      	beq.n	405d94 <quorem+0xb4>
  405d20:	2500      	movs	r5, #0
  405d22:	462e      	mov	r6, r5
  405d24:	46bc      	mov	ip, r7
  405d26:	46de      	mov	lr, fp
  405d28:	f85c 4b04 	ldr.w	r4, [ip], #4
  405d2c:	f8de 3000 	ldr.w	r3, [lr]
  405d30:	b2a2      	uxth	r2, r4
  405d32:	fb09 5502 	mla	r5, r9, r2, r5
  405d36:	0c22      	lsrs	r2, r4, #16
  405d38:	0c2c      	lsrs	r4, r5, #16
  405d3a:	fb09 4202 	mla	r2, r9, r2, r4
  405d3e:	b2ad      	uxth	r5, r5
  405d40:	1b75      	subs	r5, r6, r5
  405d42:	b296      	uxth	r6, r2
  405d44:	ebc6 4613 	rsb	r6, r6, r3, lsr #16
  405d48:	fa15 f383 	uxtah	r3, r5, r3
  405d4c:	eb06 4623 	add.w	r6, r6, r3, asr #16
  405d50:	b29b      	uxth	r3, r3
  405d52:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
  405d56:	45e2      	cmp	sl, ip
  405d58:	ea4f 4512 	mov.w	r5, r2, lsr #16
  405d5c:	f84e 3b04 	str.w	r3, [lr], #4
  405d60:	ea4f 4626 	mov.w	r6, r6, asr #16
  405d64:	d2e0      	bcs.n	405d28 <quorem+0x48>
  405d66:	9b00      	ldr	r3, [sp, #0]
  405d68:	f85b 3003 	ldr.w	r3, [fp, r3]
  405d6c:	b993      	cbnz	r3, 405d94 <quorem+0xb4>
  405d6e:	9c01      	ldr	r4, [sp, #4]
  405d70:	1f23      	subs	r3, r4, #4
  405d72:	459b      	cmp	fp, r3
  405d74:	d20c      	bcs.n	405d90 <quorem+0xb0>
  405d76:	f854 3c04 	ldr.w	r3, [r4, #-4]
  405d7a:	b94b      	cbnz	r3, 405d90 <quorem+0xb0>
  405d7c:	f1a4 0308 	sub.w	r3, r4, #8
  405d80:	e002      	b.n	405d88 <quorem+0xa8>
  405d82:	681a      	ldr	r2, [r3, #0]
  405d84:	3b04      	subs	r3, #4
  405d86:	b91a      	cbnz	r2, 405d90 <quorem+0xb0>
  405d88:	459b      	cmp	fp, r3
  405d8a:	f108 38ff 	add.w	r8, r8, #4294967295
  405d8e:	d3f8      	bcc.n	405d82 <quorem+0xa2>
  405d90:	f8c0 8010 	str.w	r8, [r0, #16]
  405d94:	4604      	mov	r4, r0
  405d96:	f001 fec5 	bl	407b24 <__mcmp>
  405d9a:	2800      	cmp	r0, #0
  405d9c:	db2e      	blt.n	405dfc <quorem+0x11c>
  405d9e:	f109 0901 	add.w	r9, r9, #1
  405da2:	465d      	mov	r5, fp
  405da4:	2300      	movs	r3, #0
  405da6:	f857 1b04 	ldr.w	r1, [r7], #4
  405daa:	6828      	ldr	r0, [r5, #0]
  405dac:	b28a      	uxth	r2, r1
  405dae:	1a9a      	subs	r2, r3, r2
  405db0:	0c0b      	lsrs	r3, r1, #16
  405db2:	fa12 f280 	uxtah	r2, r2, r0
  405db6:	ebc3 4310 	rsb	r3, r3, r0, lsr #16
  405dba:	eb03 4322 	add.w	r3, r3, r2, asr #16
  405dbe:	b292      	uxth	r2, r2
  405dc0:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
  405dc4:	45ba      	cmp	sl, r7
  405dc6:	f845 2b04 	str.w	r2, [r5], #4
  405dca:	ea4f 4323 	mov.w	r3, r3, asr #16
  405dce:	d2ea      	bcs.n	405da6 <quorem+0xc6>
  405dd0:	f85b 2028 	ldr.w	r2, [fp, r8, lsl #2]
  405dd4:	eb0b 0388 	add.w	r3, fp, r8, lsl #2
  405dd8:	b982      	cbnz	r2, 405dfc <quorem+0x11c>
  405dda:	1f1a      	subs	r2, r3, #4
  405ddc:	4593      	cmp	fp, r2
  405dde:	d20b      	bcs.n	405df8 <quorem+0x118>
  405de0:	f853 2c04 	ldr.w	r2, [r3, #-4]
  405de4:	b942      	cbnz	r2, 405df8 <quorem+0x118>
  405de6:	3b08      	subs	r3, #8
  405de8:	e002      	b.n	405df0 <quorem+0x110>
  405dea:	681a      	ldr	r2, [r3, #0]
  405dec:	3b04      	subs	r3, #4
  405dee:	b91a      	cbnz	r2, 405df8 <quorem+0x118>
  405df0:	459b      	cmp	fp, r3
  405df2:	f108 38ff 	add.w	r8, r8, #4294967295
  405df6:	d3f8      	bcc.n	405dea <quorem+0x10a>
  405df8:	f8c4 8010 	str.w	r8, [r4, #16]
  405dfc:	4648      	mov	r0, r9
  405dfe:	b003      	add	sp, #12
  405e00:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  405e04:	2000      	movs	r0, #0
  405e06:	4770      	bx	lr

00405e08 <_dtoa_r>:
  405e08:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  405e0c:	6c01      	ldr	r1, [r0, #64]	; 0x40
  405e0e:	b09b      	sub	sp, #108	; 0x6c
  405e10:	4604      	mov	r4, r0
  405e12:	9e27      	ldr	r6, [sp, #156]	; 0x9c
  405e14:	4692      	mov	sl, r2
  405e16:	469b      	mov	fp, r3
  405e18:	b141      	cbz	r1, 405e2c <_dtoa_r+0x24>
  405e1a:	6c42      	ldr	r2, [r0, #68]	; 0x44
  405e1c:	604a      	str	r2, [r1, #4]
  405e1e:	2301      	movs	r3, #1
  405e20:	4093      	lsls	r3, r2
  405e22:	608b      	str	r3, [r1, #8]
  405e24:	f001 fca6 	bl	407774 <_Bfree>
  405e28:	2300      	movs	r3, #0
  405e2a:	6423      	str	r3, [r4, #64]	; 0x40
  405e2c:	f1bb 0f00 	cmp.w	fp, #0
  405e30:	465d      	mov	r5, fp
  405e32:	db35      	blt.n	405ea0 <_dtoa_r+0x98>
  405e34:	2300      	movs	r3, #0
  405e36:	6033      	str	r3, [r6, #0]
  405e38:	4b9d      	ldr	r3, [pc, #628]	; (4060b0 <_dtoa_r+0x2a8>)
  405e3a:	43ab      	bics	r3, r5
  405e3c:	d015      	beq.n	405e6a <_dtoa_r+0x62>
  405e3e:	4650      	mov	r0, sl
  405e40:	4659      	mov	r1, fp
  405e42:	2200      	movs	r2, #0
  405e44:	2300      	movs	r3, #0
  405e46:	f003 f863 	bl	408f10 <__aeabi_dcmpeq>
  405e4a:	4680      	mov	r8, r0
  405e4c:	2800      	cmp	r0, #0
  405e4e:	d02d      	beq.n	405eac <_dtoa_r+0xa4>
  405e50:	9a26      	ldr	r2, [sp, #152]	; 0x98
  405e52:	2301      	movs	r3, #1
  405e54:	6013      	str	r3, [r2, #0]
  405e56:	9b28      	ldr	r3, [sp, #160]	; 0xa0
  405e58:	2b00      	cmp	r3, #0
  405e5a:	f000 80bd 	beq.w	405fd8 <_dtoa_r+0x1d0>
  405e5e:	4895      	ldr	r0, [pc, #596]	; (4060b4 <_dtoa_r+0x2ac>)
  405e60:	6018      	str	r0, [r3, #0]
  405e62:	3801      	subs	r0, #1
  405e64:	b01b      	add	sp, #108	; 0x6c
  405e66:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  405e6a:	9a26      	ldr	r2, [sp, #152]	; 0x98
  405e6c:	f242 730f 	movw	r3, #9999	; 0x270f
  405e70:	6013      	str	r3, [r2, #0]
  405e72:	f1ba 0f00 	cmp.w	sl, #0
  405e76:	d10d      	bne.n	405e94 <_dtoa_r+0x8c>
  405e78:	f3c5 0513 	ubfx	r5, r5, #0, #20
  405e7c:	b955      	cbnz	r5, 405e94 <_dtoa_r+0x8c>
  405e7e:	9b28      	ldr	r3, [sp, #160]	; 0xa0
  405e80:	488d      	ldr	r0, [pc, #564]	; (4060b8 <_dtoa_r+0x2b0>)
  405e82:	2b00      	cmp	r3, #0
  405e84:	d0ee      	beq.n	405e64 <_dtoa_r+0x5c>
  405e86:	f100 0308 	add.w	r3, r0, #8
  405e8a:	9a28      	ldr	r2, [sp, #160]	; 0xa0
  405e8c:	6013      	str	r3, [r2, #0]
  405e8e:	b01b      	add	sp, #108	; 0x6c
  405e90:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  405e94:	9b28      	ldr	r3, [sp, #160]	; 0xa0
  405e96:	4889      	ldr	r0, [pc, #548]	; (4060bc <_dtoa_r+0x2b4>)
  405e98:	2b00      	cmp	r3, #0
  405e9a:	d0e3      	beq.n	405e64 <_dtoa_r+0x5c>
  405e9c:	1cc3      	adds	r3, r0, #3
  405e9e:	e7f4      	b.n	405e8a <_dtoa_r+0x82>
  405ea0:	2301      	movs	r3, #1
  405ea2:	f02b 4500 	bic.w	r5, fp, #2147483648	; 0x80000000
  405ea6:	6033      	str	r3, [r6, #0]
  405ea8:	46ab      	mov	fp, r5
  405eaa:	e7c5      	b.n	405e38 <_dtoa_r+0x30>
  405eac:	aa18      	add	r2, sp, #96	; 0x60
  405eae:	ab19      	add	r3, sp, #100	; 0x64
  405eb0:	9201      	str	r2, [sp, #4]
  405eb2:	9300      	str	r3, [sp, #0]
  405eb4:	4652      	mov	r2, sl
  405eb6:	465b      	mov	r3, fp
  405eb8:	4620      	mov	r0, r4
  405eba:	f001 fed3 	bl	407c64 <__d2b>
  405ebe:	0d2b      	lsrs	r3, r5, #20
  405ec0:	4681      	mov	r9, r0
  405ec2:	d071      	beq.n	405fa8 <_dtoa_r+0x1a0>
  405ec4:	f3cb 0213 	ubfx	r2, fp, #0, #20
  405ec8:	f042 517f 	orr.w	r1, r2, #1069547520	; 0x3fc00000
  405ecc:	9f18      	ldr	r7, [sp, #96]	; 0x60
  405ece:	f8cd 8050 	str.w	r8, [sp, #80]	; 0x50
  405ed2:	4650      	mov	r0, sl
  405ed4:	f2a3 36ff 	subw	r6, r3, #1023	; 0x3ff
  405ed8:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
  405edc:	2200      	movs	r2, #0
  405ede:	4b78      	ldr	r3, [pc, #480]	; (4060c0 <_dtoa_r+0x2b8>)
  405ee0:	f002 fbfa 	bl	4086d8 <__aeabi_dsub>
  405ee4:	a36c      	add	r3, pc, #432	; (adr r3, 406098 <_dtoa_r+0x290>)
  405ee6:	e9d3 2300 	ldrd	r2, r3, [r3]
  405eea:	f002 fda9 	bl	408a40 <__aeabi_dmul>
  405eee:	a36c      	add	r3, pc, #432	; (adr r3, 4060a0 <_dtoa_r+0x298>)
  405ef0:	e9d3 2300 	ldrd	r2, r3, [r3]
  405ef4:	f002 fbf2 	bl	4086dc <__adddf3>
  405ef8:	e9cd 0102 	strd	r0, r1, [sp, #8]
  405efc:	4630      	mov	r0, r6
  405efe:	f002 fd39 	bl	408974 <__aeabi_i2d>
  405f02:	a369      	add	r3, pc, #420	; (adr r3, 4060a8 <_dtoa_r+0x2a0>)
  405f04:	e9d3 2300 	ldrd	r2, r3, [r3]
  405f08:	f002 fd9a 	bl	408a40 <__aeabi_dmul>
  405f0c:	4602      	mov	r2, r0
  405f0e:	460b      	mov	r3, r1
  405f10:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  405f14:	f002 fbe2 	bl	4086dc <__adddf3>
  405f18:	e9cd 0104 	strd	r0, r1, [sp, #16]
  405f1c:	f003 f840 	bl	408fa0 <__aeabi_d2iz>
  405f20:	2200      	movs	r2, #0
  405f22:	9002      	str	r0, [sp, #8]
  405f24:	2300      	movs	r3, #0
  405f26:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
  405f2a:	f002 fffb 	bl	408f24 <__aeabi_dcmplt>
  405f2e:	2800      	cmp	r0, #0
  405f30:	f040 8173 	bne.w	40621a <_dtoa_r+0x412>
  405f34:	9d02      	ldr	r5, [sp, #8]
  405f36:	2d16      	cmp	r5, #22
  405f38:	f200 815d 	bhi.w	4061f6 <_dtoa_r+0x3ee>
  405f3c:	4b61      	ldr	r3, [pc, #388]	; (4060c4 <_dtoa_r+0x2bc>)
  405f3e:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
  405f42:	e9d3 0100 	ldrd	r0, r1, [r3]
  405f46:	4652      	mov	r2, sl
  405f48:	465b      	mov	r3, fp
  405f4a:	f003 f809 	bl	408f60 <__aeabi_dcmpgt>
  405f4e:	2800      	cmp	r0, #0
  405f50:	f000 81c5 	beq.w	4062de <_dtoa_r+0x4d6>
  405f54:	1e6b      	subs	r3, r5, #1
  405f56:	9302      	str	r3, [sp, #8]
  405f58:	2300      	movs	r3, #0
  405f5a:	930e      	str	r3, [sp, #56]	; 0x38
  405f5c:	1bbf      	subs	r7, r7, r6
  405f5e:	1e7b      	subs	r3, r7, #1
  405f60:	9306      	str	r3, [sp, #24]
  405f62:	f100 8154 	bmi.w	40620e <_dtoa_r+0x406>
  405f66:	2300      	movs	r3, #0
  405f68:	9308      	str	r3, [sp, #32]
  405f6a:	9b02      	ldr	r3, [sp, #8]
  405f6c:	2b00      	cmp	r3, #0
  405f6e:	f2c0 8145 	blt.w	4061fc <_dtoa_r+0x3f4>
  405f72:	9a06      	ldr	r2, [sp, #24]
  405f74:	930d      	str	r3, [sp, #52]	; 0x34
  405f76:	4611      	mov	r1, r2
  405f78:	4419      	add	r1, r3
  405f7a:	2300      	movs	r3, #0
  405f7c:	9106      	str	r1, [sp, #24]
  405f7e:	930c      	str	r3, [sp, #48]	; 0x30
  405f80:	9b24      	ldr	r3, [sp, #144]	; 0x90
  405f82:	2b09      	cmp	r3, #9
  405f84:	d82a      	bhi.n	405fdc <_dtoa_r+0x1d4>
  405f86:	2b05      	cmp	r3, #5
  405f88:	f340 865b 	ble.w	406c42 <_dtoa_r+0xe3a>
  405f8c:	3b04      	subs	r3, #4
  405f8e:	9324      	str	r3, [sp, #144]	; 0x90
  405f90:	2500      	movs	r5, #0
  405f92:	9b24      	ldr	r3, [sp, #144]	; 0x90
  405f94:	3b02      	subs	r3, #2
  405f96:	2b03      	cmp	r3, #3
  405f98:	f200 8642 	bhi.w	406c20 <_dtoa_r+0xe18>
  405f9c:	e8df f013 	tbh	[pc, r3, lsl #1]
  405fa0:	02c903d4 	.word	0x02c903d4
  405fa4:	046103df 	.word	0x046103df
  405fa8:	9f18      	ldr	r7, [sp, #96]	; 0x60
  405faa:	9e19      	ldr	r6, [sp, #100]	; 0x64
  405fac:	443e      	add	r6, r7
  405fae:	f206 4332 	addw	r3, r6, #1074	; 0x432
  405fb2:	2b20      	cmp	r3, #32
  405fb4:	f340 818e 	ble.w	4062d4 <_dtoa_r+0x4cc>
  405fb8:	f1c3 0340 	rsb	r3, r3, #64	; 0x40
  405fbc:	f206 4012 	addw	r0, r6, #1042	; 0x412
  405fc0:	409d      	lsls	r5, r3
  405fc2:	fa2a f000 	lsr.w	r0, sl, r0
  405fc6:	4328      	orrs	r0, r5
  405fc8:	f002 fcc4 	bl	408954 <__aeabi_ui2d>
  405fcc:	2301      	movs	r3, #1
  405fce:	3e01      	subs	r6, #1
  405fd0:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
  405fd4:	9314      	str	r3, [sp, #80]	; 0x50
  405fd6:	e781      	b.n	405edc <_dtoa_r+0xd4>
  405fd8:	483b      	ldr	r0, [pc, #236]	; (4060c8 <_dtoa_r+0x2c0>)
  405fda:	e743      	b.n	405e64 <_dtoa_r+0x5c>
  405fdc:	2100      	movs	r1, #0
  405fde:	6461      	str	r1, [r4, #68]	; 0x44
  405fe0:	4620      	mov	r0, r4
  405fe2:	9125      	str	r1, [sp, #148]	; 0x94
  405fe4:	f001 fba0 	bl	407728 <_Balloc>
  405fe8:	f04f 33ff 	mov.w	r3, #4294967295
  405fec:	930a      	str	r3, [sp, #40]	; 0x28
  405fee:	9a25      	ldr	r2, [sp, #148]	; 0x94
  405ff0:	930f      	str	r3, [sp, #60]	; 0x3c
  405ff2:	2301      	movs	r3, #1
  405ff4:	9004      	str	r0, [sp, #16]
  405ff6:	6420      	str	r0, [r4, #64]	; 0x40
  405ff8:	9224      	str	r2, [sp, #144]	; 0x90
  405ffa:	930b      	str	r3, [sp, #44]	; 0x2c
  405ffc:	9b19      	ldr	r3, [sp, #100]	; 0x64
  405ffe:	2b00      	cmp	r3, #0
  406000:	f2c0 80d9 	blt.w	4061b6 <_dtoa_r+0x3ae>
  406004:	9a02      	ldr	r2, [sp, #8]
  406006:	2a0e      	cmp	r2, #14
  406008:	f300 80d5 	bgt.w	4061b6 <_dtoa_r+0x3ae>
  40600c:	4b2d      	ldr	r3, [pc, #180]	; (4060c4 <_dtoa_r+0x2bc>)
  40600e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  406012:	e9d3 2300 	ldrd	r2, r3, [r3]
  406016:	e9cd 2308 	strd	r2, r3, [sp, #32]
  40601a:	9b25      	ldr	r3, [sp, #148]	; 0x94
  40601c:	2b00      	cmp	r3, #0
  40601e:	f2c0 83ba 	blt.w	406796 <_dtoa_r+0x98e>
  406022:	e9dd 5608 	ldrd	r5, r6, [sp, #32]
  406026:	4650      	mov	r0, sl
  406028:	462a      	mov	r2, r5
  40602a:	4633      	mov	r3, r6
  40602c:	4659      	mov	r1, fp
  40602e:	f002 fe31 	bl	408c94 <__aeabi_ddiv>
  406032:	f002 ffb5 	bl	408fa0 <__aeabi_d2iz>
  406036:	4680      	mov	r8, r0
  406038:	f002 fc9c 	bl	408974 <__aeabi_i2d>
  40603c:	462a      	mov	r2, r5
  40603e:	4633      	mov	r3, r6
  406040:	f002 fcfe 	bl	408a40 <__aeabi_dmul>
  406044:	460b      	mov	r3, r1
  406046:	4602      	mov	r2, r0
  406048:	4659      	mov	r1, fp
  40604a:	4650      	mov	r0, sl
  40604c:	f002 fb44 	bl	4086d8 <__aeabi_dsub>
  406050:	9d04      	ldr	r5, [sp, #16]
  406052:	f108 0330 	add.w	r3, r8, #48	; 0x30
  406056:	702b      	strb	r3, [r5, #0]
  406058:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40605a:	2b01      	cmp	r3, #1
  40605c:	4606      	mov	r6, r0
  40605e:	460f      	mov	r7, r1
  406060:	f105 0501 	add.w	r5, r5, #1
  406064:	d068      	beq.n	406138 <_dtoa_r+0x330>
  406066:	2200      	movs	r2, #0
  406068:	4b18      	ldr	r3, [pc, #96]	; (4060cc <_dtoa_r+0x2c4>)
  40606a:	f002 fce9 	bl	408a40 <__aeabi_dmul>
  40606e:	2200      	movs	r2, #0
  406070:	2300      	movs	r3, #0
  406072:	4606      	mov	r6, r0
  406074:	460f      	mov	r7, r1
  406076:	f002 ff4b 	bl	408f10 <__aeabi_dcmpeq>
  40607a:	2800      	cmp	r0, #0
  40607c:	f040 8088 	bne.w	406190 <_dtoa_r+0x388>
  406080:	f8cd 902c 	str.w	r9, [sp, #44]	; 0x2c
  406084:	f04f 0a00 	mov.w	sl, #0
  406088:	f8df b040 	ldr.w	fp, [pc, #64]	; 4060cc <_dtoa_r+0x2c4>
  40608c:	940c      	str	r4, [sp, #48]	; 0x30
  40608e:	e9dd 8908 	ldrd	r8, r9, [sp, #32]
  406092:	e028      	b.n	4060e6 <_dtoa_r+0x2de>
  406094:	f3af 8000 	nop.w
  406098:	636f4361 	.word	0x636f4361
  40609c:	3fd287a7 	.word	0x3fd287a7
  4060a0:	8b60c8b3 	.word	0x8b60c8b3
  4060a4:	3fc68a28 	.word	0x3fc68a28
  4060a8:	509f79fb 	.word	0x509f79fb
  4060ac:	3fd34413 	.word	0x3fd34413
  4060b0:	7ff00000 	.word	0x7ff00000
  4060b4:	00409519 	.word	0x00409519
  4060b8:	0040953c 	.word	0x0040953c
  4060bc:	00409548 	.word	0x00409548
  4060c0:	3ff80000 	.word	0x3ff80000
  4060c4:	00409578 	.word	0x00409578
  4060c8:	00409518 	.word	0x00409518
  4060cc:	40240000 	.word	0x40240000
  4060d0:	f002 fcb6 	bl	408a40 <__aeabi_dmul>
  4060d4:	2200      	movs	r2, #0
  4060d6:	2300      	movs	r3, #0
  4060d8:	4606      	mov	r6, r0
  4060da:	460f      	mov	r7, r1
  4060dc:	f002 ff18 	bl	408f10 <__aeabi_dcmpeq>
  4060e0:	2800      	cmp	r0, #0
  4060e2:	f040 83c1 	bne.w	406868 <_dtoa_r+0xa60>
  4060e6:	4642      	mov	r2, r8
  4060e8:	464b      	mov	r3, r9
  4060ea:	4630      	mov	r0, r6
  4060ec:	4639      	mov	r1, r7
  4060ee:	f002 fdd1 	bl	408c94 <__aeabi_ddiv>
  4060f2:	f002 ff55 	bl	408fa0 <__aeabi_d2iz>
  4060f6:	4604      	mov	r4, r0
  4060f8:	f002 fc3c 	bl	408974 <__aeabi_i2d>
  4060fc:	4642      	mov	r2, r8
  4060fe:	464b      	mov	r3, r9
  406100:	f002 fc9e 	bl	408a40 <__aeabi_dmul>
  406104:	4602      	mov	r2, r0
  406106:	460b      	mov	r3, r1
  406108:	4630      	mov	r0, r6
  40610a:	4639      	mov	r1, r7
  40610c:	f002 fae4 	bl	4086d8 <__aeabi_dsub>
  406110:	f104 0e30 	add.w	lr, r4, #48	; 0x30
  406114:	9e04      	ldr	r6, [sp, #16]
  406116:	f805 eb01 	strb.w	lr, [r5], #1
  40611a:	eba5 0e06 	sub.w	lr, r5, r6
  40611e:	9e0a      	ldr	r6, [sp, #40]	; 0x28
  406120:	45b6      	cmp	lr, r6
  406122:	e9cd 0106 	strd	r0, r1, [sp, #24]
  406126:	4652      	mov	r2, sl
  406128:	465b      	mov	r3, fp
  40612a:	d1d1      	bne.n	4060d0 <_dtoa_r+0x2c8>
  40612c:	46a0      	mov	r8, r4
  40612e:	f8dd 902c 	ldr.w	r9, [sp, #44]	; 0x2c
  406132:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  406134:	4606      	mov	r6, r0
  406136:	460f      	mov	r7, r1
  406138:	4632      	mov	r2, r6
  40613a:	463b      	mov	r3, r7
  40613c:	4630      	mov	r0, r6
  40613e:	4639      	mov	r1, r7
  406140:	f002 facc 	bl	4086dc <__adddf3>
  406144:	4606      	mov	r6, r0
  406146:	460f      	mov	r7, r1
  406148:	4602      	mov	r2, r0
  40614a:	460b      	mov	r3, r1
  40614c:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
  406150:	f002 fee8 	bl	408f24 <__aeabi_dcmplt>
  406154:	b948      	cbnz	r0, 40616a <_dtoa_r+0x362>
  406156:	4632      	mov	r2, r6
  406158:	463b      	mov	r3, r7
  40615a:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
  40615e:	f002 fed7 	bl	408f10 <__aeabi_dcmpeq>
  406162:	b1a8      	cbz	r0, 406190 <_dtoa_r+0x388>
  406164:	f018 0f01 	tst.w	r8, #1
  406168:	d012      	beq.n	406190 <_dtoa_r+0x388>
  40616a:	f815 8c01 	ldrb.w	r8, [r5, #-1]
  40616e:	9a04      	ldr	r2, [sp, #16]
  406170:	1e6b      	subs	r3, r5, #1
  406172:	e004      	b.n	40617e <_dtoa_r+0x376>
  406174:	429a      	cmp	r2, r3
  406176:	f000 8401 	beq.w	40697c <_dtoa_r+0xb74>
  40617a:	f813 8d01 	ldrb.w	r8, [r3, #-1]!
  40617e:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
  406182:	f103 0501 	add.w	r5, r3, #1
  406186:	d0f5      	beq.n	406174 <_dtoa_r+0x36c>
  406188:	f108 0801 	add.w	r8, r8, #1
  40618c:	f883 8000 	strb.w	r8, [r3]
  406190:	4649      	mov	r1, r9
  406192:	4620      	mov	r0, r4
  406194:	f001 faee 	bl	407774 <_Bfree>
  406198:	2200      	movs	r2, #0
  40619a:	9b02      	ldr	r3, [sp, #8]
  40619c:	702a      	strb	r2, [r5, #0]
  40619e:	9a26      	ldr	r2, [sp, #152]	; 0x98
  4061a0:	3301      	adds	r3, #1
  4061a2:	6013      	str	r3, [r2, #0]
  4061a4:	9b28      	ldr	r3, [sp, #160]	; 0xa0
  4061a6:	2b00      	cmp	r3, #0
  4061a8:	f000 839e 	beq.w	4068e8 <_dtoa_r+0xae0>
  4061ac:	9804      	ldr	r0, [sp, #16]
  4061ae:	601d      	str	r5, [r3, #0]
  4061b0:	b01b      	add	sp, #108	; 0x6c
  4061b2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4061b6:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  4061b8:	2a00      	cmp	r2, #0
  4061ba:	d03e      	beq.n	40623a <_dtoa_r+0x432>
  4061bc:	9a24      	ldr	r2, [sp, #144]	; 0x90
  4061be:	2a01      	cmp	r2, #1
  4061c0:	f340 8311 	ble.w	4067e6 <_dtoa_r+0x9de>
  4061c4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4061c6:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  4061c8:	1e5f      	subs	r7, r3, #1
  4061ca:	42ba      	cmp	r2, r7
  4061cc:	f2c0 838f 	blt.w	4068ee <_dtoa_r+0xae6>
  4061d0:	1bd7      	subs	r7, r2, r7
  4061d2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4061d4:	2b00      	cmp	r3, #0
  4061d6:	f2c0 848b 	blt.w	406af0 <_dtoa_r+0xce8>
  4061da:	9d08      	ldr	r5, [sp, #32]
  4061dc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4061de:	9a08      	ldr	r2, [sp, #32]
  4061e0:	441a      	add	r2, r3
  4061e2:	9208      	str	r2, [sp, #32]
  4061e4:	9a06      	ldr	r2, [sp, #24]
  4061e6:	2101      	movs	r1, #1
  4061e8:	441a      	add	r2, r3
  4061ea:	4620      	mov	r0, r4
  4061ec:	9206      	str	r2, [sp, #24]
  4061ee:	f001 fb5b 	bl	4078a8 <__i2b>
  4061f2:	4606      	mov	r6, r0
  4061f4:	e024      	b.n	406240 <_dtoa_r+0x438>
  4061f6:	2301      	movs	r3, #1
  4061f8:	930e      	str	r3, [sp, #56]	; 0x38
  4061fa:	e6af      	b.n	405f5c <_dtoa_r+0x154>
  4061fc:	9a08      	ldr	r2, [sp, #32]
  4061fe:	9b02      	ldr	r3, [sp, #8]
  406200:	1ad2      	subs	r2, r2, r3
  406202:	425b      	negs	r3, r3
  406204:	930c      	str	r3, [sp, #48]	; 0x30
  406206:	2300      	movs	r3, #0
  406208:	9208      	str	r2, [sp, #32]
  40620a:	930d      	str	r3, [sp, #52]	; 0x34
  40620c:	e6b8      	b.n	405f80 <_dtoa_r+0x178>
  40620e:	f1c7 0301 	rsb	r3, r7, #1
  406212:	9308      	str	r3, [sp, #32]
  406214:	2300      	movs	r3, #0
  406216:	9306      	str	r3, [sp, #24]
  406218:	e6a7      	b.n	405f6a <_dtoa_r+0x162>
  40621a:	9d02      	ldr	r5, [sp, #8]
  40621c:	4628      	mov	r0, r5
  40621e:	f002 fba9 	bl	408974 <__aeabi_i2d>
  406222:	4602      	mov	r2, r0
  406224:	460b      	mov	r3, r1
  406226:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
  40622a:	f002 fe71 	bl	408f10 <__aeabi_dcmpeq>
  40622e:	2800      	cmp	r0, #0
  406230:	f47f ae80 	bne.w	405f34 <_dtoa_r+0x12c>
  406234:	1e6b      	subs	r3, r5, #1
  406236:	9302      	str	r3, [sp, #8]
  406238:	e67c      	b.n	405f34 <_dtoa_r+0x12c>
  40623a:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  40623c:	9d08      	ldr	r5, [sp, #32]
  40623e:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
  406240:	2d00      	cmp	r5, #0
  406242:	dd0c      	ble.n	40625e <_dtoa_r+0x456>
  406244:	9906      	ldr	r1, [sp, #24]
  406246:	2900      	cmp	r1, #0
  406248:	460b      	mov	r3, r1
  40624a:	dd08      	ble.n	40625e <_dtoa_r+0x456>
  40624c:	42a9      	cmp	r1, r5
  40624e:	9a08      	ldr	r2, [sp, #32]
  406250:	bfa8      	it	ge
  406252:	462b      	movge	r3, r5
  406254:	1ad2      	subs	r2, r2, r3
  406256:	1aed      	subs	r5, r5, r3
  406258:	1acb      	subs	r3, r1, r3
  40625a:	9208      	str	r2, [sp, #32]
  40625c:	9306      	str	r3, [sp, #24]
  40625e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  406260:	b1d3      	cbz	r3, 406298 <_dtoa_r+0x490>
  406262:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  406264:	2b00      	cmp	r3, #0
  406266:	f000 82b7 	beq.w	4067d8 <_dtoa_r+0x9d0>
  40626a:	2f00      	cmp	r7, #0
  40626c:	dd10      	ble.n	406290 <_dtoa_r+0x488>
  40626e:	4631      	mov	r1, r6
  406270:	463a      	mov	r2, r7
  406272:	4620      	mov	r0, r4
  406274:	f001 fbb4 	bl	4079e0 <__pow5mult>
  406278:	464a      	mov	r2, r9
  40627a:	4601      	mov	r1, r0
  40627c:	4606      	mov	r6, r0
  40627e:	4620      	mov	r0, r4
  406280:	f001 fb1c 	bl	4078bc <__multiply>
  406284:	4649      	mov	r1, r9
  406286:	4680      	mov	r8, r0
  406288:	4620      	mov	r0, r4
  40628a:	f001 fa73 	bl	407774 <_Bfree>
  40628e:	46c1      	mov	r9, r8
  406290:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  406292:	1bda      	subs	r2, r3, r7
  406294:	f040 82a1 	bne.w	4067da <_dtoa_r+0x9d2>
  406298:	2101      	movs	r1, #1
  40629a:	4620      	mov	r0, r4
  40629c:	f001 fb04 	bl	4078a8 <__i2b>
  4062a0:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  4062a2:	2b00      	cmp	r3, #0
  4062a4:	4680      	mov	r8, r0
  4062a6:	dd1c      	ble.n	4062e2 <_dtoa_r+0x4da>
  4062a8:	4601      	mov	r1, r0
  4062aa:	461a      	mov	r2, r3
  4062ac:	4620      	mov	r0, r4
  4062ae:	f001 fb97 	bl	4079e0 <__pow5mult>
  4062b2:	9b24      	ldr	r3, [sp, #144]	; 0x90
  4062b4:	2b01      	cmp	r3, #1
  4062b6:	4680      	mov	r8, r0
  4062b8:	f340 8254 	ble.w	406764 <_dtoa_r+0x95c>
  4062bc:	2300      	movs	r3, #0
  4062be:	930c      	str	r3, [sp, #48]	; 0x30
  4062c0:	f8d8 3010 	ldr.w	r3, [r8, #16]
  4062c4:	eb08 0383 	add.w	r3, r8, r3, lsl #2
  4062c8:	6918      	ldr	r0, [r3, #16]
  4062ca:	f001 fa9d 	bl	407808 <__hi0bits>
  4062ce:	f1c0 0020 	rsb	r0, r0, #32
  4062d2:	e010      	b.n	4062f6 <_dtoa_r+0x4ee>
  4062d4:	f1c3 0520 	rsb	r5, r3, #32
  4062d8:	fa0a f005 	lsl.w	r0, sl, r5
  4062dc:	e674      	b.n	405fc8 <_dtoa_r+0x1c0>
  4062de:	900e      	str	r0, [sp, #56]	; 0x38
  4062e0:	e63c      	b.n	405f5c <_dtoa_r+0x154>
  4062e2:	9b24      	ldr	r3, [sp, #144]	; 0x90
  4062e4:	2b01      	cmp	r3, #1
  4062e6:	f340 8287 	ble.w	4067f8 <_dtoa_r+0x9f0>
  4062ea:	2300      	movs	r3, #0
  4062ec:	930c      	str	r3, [sp, #48]	; 0x30
  4062ee:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  4062f0:	2001      	movs	r0, #1
  4062f2:	2b00      	cmp	r3, #0
  4062f4:	d1e4      	bne.n	4062c0 <_dtoa_r+0x4b8>
  4062f6:	9a06      	ldr	r2, [sp, #24]
  4062f8:	4410      	add	r0, r2
  4062fa:	f010 001f 	ands.w	r0, r0, #31
  4062fe:	f000 80a1 	beq.w	406444 <_dtoa_r+0x63c>
  406302:	f1c0 0320 	rsb	r3, r0, #32
  406306:	2b04      	cmp	r3, #4
  406308:	f340 849e 	ble.w	406c48 <_dtoa_r+0xe40>
  40630c:	9b08      	ldr	r3, [sp, #32]
  40630e:	f1c0 001c 	rsb	r0, r0, #28
  406312:	4403      	add	r3, r0
  406314:	9308      	str	r3, [sp, #32]
  406316:	4613      	mov	r3, r2
  406318:	4403      	add	r3, r0
  40631a:	4405      	add	r5, r0
  40631c:	9306      	str	r3, [sp, #24]
  40631e:	9b08      	ldr	r3, [sp, #32]
  406320:	2b00      	cmp	r3, #0
  406322:	dd05      	ble.n	406330 <_dtoa_r+0x528>
  406324:	4649      	mov	r1, r9
  406326:	461a      	mov	r2, r3
  406328:	4620      	mov	r0, r4
  40632a:	f001 fba9 	bl	407a80 <__lshift>
  40632e:	4681      	mov	r9, r0
  406330:	9b06      	ldr	r3, [sp, #24]
  406332:	2b00      	cmp	r3, #0
  406334:	dd05      	ble.n	406342 <_dtoa_r+0x53a>
  406336:	4641      	mov	r1, r8
  406338:	461a      	mov	r2, r3
  40633a:	4620      	mov	r0, r4
  40633c:	f001 fba0 	bl	407a80 <__lshift>
  406340:	4680      	mov	r8, r0
  406342:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  406344:	2b00      	cmp	r3, #0
  406346:	f040 8086 	bne.w	406456 <_dtoa_r+0x64e>
  40634a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40634c:	2b00      	cmp	r3, #0
  40634e:	f340 8266 	ble.w	40681e <_dtoa_r+0xa16>
  406352:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  406354:	2b00      	cmp	r3, #0
  406356:	f000 8098 	beq.w	40648a <_dtoa_r+0x682>
  40635a:	2d00      	cmp	r5, #0
  40635c:	dd05      	ble.n	40636a <_dtoa_r+0x562>
  40635e:	4631      	mov	r1, r6
  406360:	462a      	mov	r2, r5
  406362:	4620      	mov	r0, r4
  406364:	f001 fb8c 	bl	407a80 <__lshift>
  406368:	4606      	mov	r6, r0
  40636a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  40636c:	2b00      	cmp	r3, #0
  40636e:	f040 8337 	bne.w	4069e0 <_dtoa_r+0xbd8>
  406372:	9606      	str	r6, [sp, #24]
  406374:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  406376:	9a04      	ldr	r2, [sp, #16]
  406378:	f8dd b018 	ldr.w	fp, [sp, #24]
  40637c:	3b01      	subs	r3, #1
  40637e:	18d3      	adds	r3, r2, r3
  406380:	930b      	str	r3, [sp, #44]	; 0x2c
  406382:	f00a 0301 	and.w	r3, sl, #1
  406386:	930c      	str	r3, [sp, #48]	; 0x30
  406388:	4617      	mov	r7, r2
  40638a:	46c2      	mov	sl, r8
  40638c:	4651      	mov	r1, sl
  40638e:	4648      	mov	r0, r9
  406390:	f7ff fca6 	bl	405ce0 <quorem>
  406394:	4631      	mov	r1, r6
  406396:	4605      	mov	r5, r0
  406398:	4648      	mov	r0, r9
  40639a:	f001 fbc3 	bl	407b24 <__mcmp>
  40639e:	465a      	mov	r2, fp
  4063a0:	900a      	str	r0, [sp, #40]	; 0x28
  4063a2:	4651      	mov	r1, sl
  4063a4:	4620      	mov	r0, r4
  4063a6:	f001 fbd9 	bl	407b5c <__mdiff>
  4063aa:	68c2      	ldr	r2, [r0, #12]
  4063ac:	4680      	mov	r8, r0
  4063ae:	f105 0330 	add.w	r3, r5, #48	; 0x30
  4063b2:	2a00      	cmp	r2, #0
  4063b4:	f040 822b 	bne.w	40680e <_dtoa_r+0xa06>
  4063b8:	4601      	mov	r1, r0
  4063ba:	4648      	mov	r0, r9
  4063bc:	9308      	str	r3, [sp, #32]
  4063be:	f001 fbb1 	bl	407b24 <__mcmp>
  4063c2:	4641      	mov	r1, r8
  4063c4:	9006      	str	r0, [sp, #24]
  4063c6:	4620      	mov	r0, r4
  4063c8:	f001 f9d4 	bl	407774 <_Bfree>
  4063cc:	9a06      	ldr	r2, [sp, #24]
  4063ce:	9b08      	ldr	r3, [sp, #32]
  4063d0:	b932      	cbnz	r2, 4063e0 <_dtoa_r+0x5d8>
  4063d2:	9924      	ldr	r1, [sp, #144]	; 0x90
  4063d4:	b921      	cbnz	r1, 4063e0 <_dtoa_r+0x5d8>
  4063d6:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  4063d8:	2a00      	cmp	r2, #0
  4063da:	f000 83ef 	beq.w	406bbc <_dtoa_r+0xdb4>
  4063de:	9a24      	ldr	r2, [sp, #144]	; 0x90
  4063e0:	990a      	ldr	r1, [sp, #40]	; 0x28
  4063e2:	2900      	cmp	r1, #0
  4063e4:	f2c0 829f 	blt.w	406926 <_dtoa_r+0xb1e>
  4063e8:	d105      	bne.n	4063f6 <_dtoa_r+0x5ee>
  4063ea:	9924      	ldr	r1, [sp, #144]	; 0x90
  4063ec:	b919      	cbnz	r1, 4063f6 <_dtoa_r+0x5ee>
  4063ee:	990c      	ldr	r1, [sp, #48]	; 0x30
  4063f0:	2900      	cmp	r1, #0
  4063f2:	f000 8298 	beq.w	406926 <_dtoa_r+0xb1e>
  4063f6:	2a00      	cmp	r2, #0
  4063f8:	f300 8306 	bgt.w	406a08 <_dtoa_r+0xc00>
  4063fc:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  4063fe:	703b      	strb	r3, [r7, #0]
  406400:	f107 0801 	add.w	r8, r7, #1
  406404:	4297      	cmp	r7, r2
  406406:	4645      	mov	r5, r8
  406408:	f000 830c 	beq.w	406a24 <_dtoa_r+0xc1c>
  40640c:	4649      	mov	r1, r9
  40640e:	2300      	movs	r3, #0
  406410:	220a      	movs	r2, #10
  406412:	4620      	mov	r0, r4
  406414:	f001 f9b8 	bl	407788 <__multadd>
  406418:	455e      	cmp	r6, fp
  40641a:	4681      	mov	r9, r0
  40641c:	4631      	mov	r1, r6
  40641e:	f04f 0300 	mov.w	r3, #0
  406422:	f04f 020a 	mov.w	r2, #10
  406426:	4620      	mov	r0, r4
  406428:	f000 81eb 	beq.w	406802 <_dtoa_r+0x9fa>
  40642c:	f001 f9ac 	bl	407788 <__multadd>
  406430:	4659      	mov	r1, fp
  406432:	4606      	mov	r6, r0
  406434:	2300      	movs	r3, #0
  406436:	220a      	movs	r2, #10
  406438:	4620      	mov	r0, r4
  40643a:	f001 f9a5 	bl	407788 <__multadd>
  40643e:	4647      	mov	r7, r8
  406440:	4683      	mov	fp, r0
  406442:	e7a3      	b.n	40638c <_dtoa_r+0x584>
  406444:	201c      	movs	r0, #28
  406446:	9b08      	ldr	r3, [sp, #32]
  406448:	4403      	add	r3, r0
  40644a:	9308      	str	r3, [sp, #32]
  40644c:	9b06      	ldr	r3, [sp, #24]
  40644e:	4403      	add	r3, r0
  406450:	4405      	add	r5, r0
  406452:	9306      	str	r3, [sp, #24]
  406454:	e763      	b.n	40631e <_dtoa_r+0x516>
  406456:	4641      	mov	r1, r8
  406458:	4648      	mov	r0, r9
  40645a:	f001 fb63 	bl	407b24 <__mcmp>
  40645e:	2800      	cmp	r0, #0
  406460:	f6bf af73 	bge.w	40634a <_dtoa_r+0x542>
  406464:	9f02      	ldr	r7, [sp, #8]
  406466:	4649      	mov	r1, r9
  406468:	2300      	movs	r3, #0
  40646a:	220a      	movs	r2, #10
  40646c:	4620      	mov	r0, r4
  40646e:	3f01      	subs	r7, #1
  406470:	9702      	str	r7, [sp, #8]
  406472:	f001 f989 	bl	407788 <__multadd>
  406476:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  406478:	4681      	mov	r9, r0
  40647a:	2b00      	cmp	r3, #0
  40647c:	f040 83b6 	bne.w	406bec <_dtoa_r+0xde4>
  406480:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  406482:	2b00      	cmp	r3, #0
  406484:	f340 83bf 	ble.w	406c06 <_dtoa_r+0xdfe>
  406488:	930a      	str	r3, [sp, #40]	; 0x28
  40648a:	f8dd b010 	ldr.w	fp, [sp, #16]
  40648e:	9f0a      	ldr	r7, [sp, #40]	; 0x28
  406490:	465d      	mov	r5, fp
  406492:	e002      	b.n	40649a <_dtoa_r+0x692>
  406494:	f001 f978 	bl	407788 <__multadd>
  406498:	4681      	mov	r9, r0
  40649a:	4641      	mov	r1, r8
  40649c:	4648      	mov	r0, r9
  40649e:	f7ff fc1f 	bl	405ce0 <quorem>
  4064a2:	f100 0a30 	add.w	sl, r0, #48	; 0x30
  4064a6:	f805 ab01 	strb.w	sl, [r5], #1
  4064aa:	eba5 030b 	sub.w	r3, r5, fp
  4064ae:	42bb      	cmp	r3, r7
  4064b0:	f04f 020a 	mov.w	r2, #10
  4064b4:	f04f 0300 	mov.w	r3, #0
  4064b8:	4649      	mov	r1, r9
  4064ba:	4620      	mov	r0, r4
  4064bc:	dbea      	blt.n	406494 <_dtoa_r+0x68c>
  4064be:	9b04      	ldr	r3, [sp, #16]
  4064c0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  4064c2:	2a01      	cmp	r2, #1
  4064c4:	bfac      	ite	ge
  4064c6:	189b      	addge	r3, r3, r2
  4064c8:	3301      	addlt	r3, #1
  4064ca:	461d      	mov	r5, r3
  4064cc:	f04f 0b00 	mov.w	fp, #0
  4064d0:	4649      	mov	r1, r9
  4064d2:	2201      	movs	r2, #1
  4064d4:	4620      	mov	r0, r4
  4064d6:	f001 fad3 	bl	407a80 <__lshift>
  4064da:	4641      	mov	r1, r8
  4064dc:	4681      	mov	r9, r0
  4064de:	f001 fb21 	bl	407b24 <__mcmp>
  4064e2:	2800      	cmp	r0, #0
  4064e4:	f340 823d 	ble.w	406962 <_dtoa_r+0xb5a>
  4064e8:	f815 2c01 	ldrb.w	r2, [r5, #-1]
  4064ec:	9904      	ldr	r1, [sp, #16]
  4064ee:	1e6b      	subs	r3, r5, #1
  4064f0:	e004      	b.n	4064fc <_dtoa_r+0x6f4>
  4064f2:	428b      	cmp	r3, r1
  4064f4:	f000 81ae 	beq.w	406854 <_dtoa_r+0xa4c>
  4064f8:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
  4064fc:	2a39      	cmp	r2, #57	; 0x39
  4064fe:	f103 0501 	add.w	r5, r3, #1
  406502:	d0f6      	beq.n	4064f2 <_dtoa_r+0x6ea>
  406504:	3201      	adds	r2, #1
  406506:	701a      	strb	r2, [r3, #0]
  406508:	4641      	mov	r1, r8
  40650a:	4620      	mov	r0, r4
  40650c:	f001 f932 	bl	407774 <_Bfree>
  406510:	2e00      	cmp	r6, #0
  406512:	f43f ae3d 	beq.w	406190 <_dtoa_r+0x388>
  406516:	f1bb 0f00 	cmp.w	fp, #0
  40651a:	d005      	beq.n	406528 <_dtoa_r+0x720>
  40651c:	45b3      	cmp	fp, r6
  40651e:	d003      	beq.n	406528 <_dtoa_r+0x720>
  406520:	4659      	mov	r1, fp
  406522:	4620      	mov	r0, r4
  406524:	f001 f926 	bl	407774 <_Bfree>
  406528:	4631      	mov	r1, r6
  40652a:	4620      	mov	r0, r4
  40652c:	f001 f922 	bl	407774 <_Bfree>
  406530:	e62e      	b.n	406190 <_dtoa_r+0x388>
  406532:	2300      	movs	r3, #0
  406534:	930b      	str	r3, [sp, #44]	; 0x2c
  406536:	9b02      	ldr	r3, [sp, #8]
  406538:	9a25      	ldr	r2, [sp, #148]	; 0x94
  40653a:	4413      	add	r3, r2
  40653c:	930f      	str	r3, [sp, #60]	; 0x3c
  40653e:	3301      	adds	r3, #1
  406540:	2b01      	cmp	r3, #1
  406542:	461f      	mov	r7, r3
  406544:	461e      	mov	r6, r3
  406546:	930a      	str	r3, [sp, #40]	; 0x28
  406548:	bfb8      	it	lt
  40654a:	2701      	movlt	r7, #1
  40654c:	2100      	movs	r1, #0
  40654e:	2f17      	cmp	r7, #23
  406550:	6461      	str	r1, [r4, #68]	; 0x44
  406552:	d90a      	bls.n	40656a <_dtoa_r+0x762>
  406554:	2201      	movs	r2, #1
  406556:	2304      	movs	r3, #4
  406558:	005b      	lsls	r3, r3, #1
  40655a:	f103 0014 	add.w	r0, r3, #20
  40655e:	4287      	cmp	r7, r0
  406560:	4611      	mov	r1, r2
  406562:	f102 0201 	add.w	r2, r2, #1
  406566:	d2f7      	bcs.n	406558 <_dtoa_r+0x750>
  406568:	6461      	str	r1, [r4, #68]	; 0x44
  40656a:	4620      	mov	r0, r4
  40656c:	f001 f8dc 	bl	407728 <_Balloc>
  406570:	2e0e      	cmp	r6, #14
  406572:	9004      	str	r0, [sp, #16]
  406574:	6420      	str	r0, [r4, #64]	; 0x40
  406576:	f63f ad41 	bhi.w	405ffc <_dtoa_r+0x1f4>
  40657a:	2d00      	cmp	r5, #0
  40657c:	f43f ad3e 	beq.w	405ffc <_dtoa_r+0x1f4>
  406580:	9902      	ldr	r1, [sp, #8]
  406582:	2900      	cmp	r1, #0
  406584:	e9cd ab10 	strd	sl, fp, [sp, #64]	; 0x40
  406588:	f340 8202 	ble.w	406990 <_dtoa_r+0xb88>
  40658c:	4bb8      	ldr	r3, [pc, #736]	; (406870 <_dtoa_r+0xa68>)
  40658e:	f001 020f 	and.w	r2, r1, #15
  406592:	110d      	asrs	r5, r1, #4
  406594:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  406598:	06e9      	lsls	r1, r5, #27
  40659a:	e9d3 6700 	ldrd	r6, r7, [r3]
  40659e:	f140 81ae 	bpl.w	4068fe <_dtoa_r+0xaf6>
  4065a2:	4bb4      	ldr	r3, [pc, #720]	; (406874 <_dtoa_r+0xa6c>)
  4065a4:	4650      	mov	r0, sl
  4065a6:	4659      	mov	r1, fp
  4065a8:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
  4065ac:	f002 fb72 	bl	408c94 <__aeabi_ddiv>
  4065b0:	e9cd 0112 	strd	r0, r1, [sp, #72]	; 0x48
  4065b4:	f005 050f 	and.w	r5, r5, #15
  4065b8:	f04f 0a03 	mov.w	sl, #3
  4065bc:	b18d      	cbz	r5, 4065e2 <_dtoa_r+0x7da>
  4065be:	f8df 82b4 	ldr.w	r8, [pc, #692]	; 406874 <_dtoa_r+0xa6c>
  4065c2:	07ea      	lsls	r2, r5, #31
  4065c4:	d509      	bpl.n	4065da <_dtoa_r+0x7d2>
  4065c6:	4630      	mov	r0, r6
  4065c8:	4639      	mov	r1, r7
  4065ca:	e9d8 2300 	ldrd	r2, r3, [r8]
  4065ce:	f002 fa37 	bl	408a40 <__aeabi_dmul>
  4065d2:	f10a 0a01 	add.w	sl, sl, #1
  4065d6:	4606      	mov	r6, r0
  4065d8:	460f      	mov	r7, r1
  4065da:	106d      	asrs	r5, r5, #1
  4065dc:	f108 0808 	add.w	r8, r8, #8
  4065e0:	d1ef      	bne.n	4065c2 <_dtoa_r+0x7ba>
  4065e2:	463b      	mov	r3, r7
  4065e4:	4632      	mov	r2, r6
  4065e6:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	; 0x48
  4065ea:	f002 fb53 	bl	408c94 <__aeabi_ddiv>
  4065ee:	4607      	mov	r7, r0
  4065f0:	4688      	mov	r8, r1
  4065f2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  4065f4:	b143      	cbz	r3, 406608 <_dtoa_r+0x800>
  4065f6:	2200      	movs	r2, #0
  4065f8:	4b9f      	ldr	r3, [pc, #636]	; (406878 <_dtoa_r+0xa70>)
  4065fa:	4638      	mov	r0, r7
  4065fc:	4641      	mov	r1, r8
  4065fe:	f002 fc91 	bl	408f24 <__aeabi_dcmplt>
  406602:	2800      	cmp	r0, #0
  406604:	f040 8286 	bne.w	406b14 <_dtoa_r+0xd0c>
  406608:	4650      	mov	r0, sl
  40660a:	f002 f9b3 	bl	408974 <__aeabi_i2d>
  40660e:	463a      	mov	r2, r7
  406610:	4643      	mov	r3, r8
  406612:	f002 fa15 	bl	408a40 <__aeabi_dmul>
  406616:	4b99      	ldr	r3, [pc, #612]	; (40687c <_dtoa_r+0xa74>)
  406618:	2200      	movs	r2, #0
  40661a:	f002 f85f 	bl	4086dc <__adddf3>
  40661e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  406620:	4605      	mov	r5, r0
  406622:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
  406626:	2b00      	cmp	r3, #0
  406628:	f000 813e 	beq.w	4068a8 <_dtoa_r+0xaa0>
  40662c:	9b02      	ldr	r3, [sp, #8]
  40662e:	9315      	str	r3, [sp, #84]	; 0x54
  406630:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  406632:	9312      	str	r3, [sp, #72]	; 0x48
  406634:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  406636:	2b00      	cmp	r3, #0
  406638:	f000 81fa 	beq.w	406a30 <_dtoa_r+0xc28>
  40663c:	9a12      	ldr	r2, [sp, #72]	; 0x48
  40663e:	4b8c      	ldr	r3, [pc, #560]	; (406870 <_dtoa_r+0xa68>)
  406640:	498f      	ldr	r1, [pc, #572]	; (406880 <_dtoa_r+0xa78>)
  406642:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  406646:	e953 2302 	ldrd	r2, r3, [r3, #-8]
  40664a:	2000      	movs	r0, #0
  40664c:	f002 fb22 	bl	408c94 <__aeabi_ddiv>
  406650:	462a      	mov	r2, r5
  406652:	4633      	mov	r3, r6
  406654:	f002 f840 	bl	4086d8 <__aeabi_dsub>
  406658:	4682      	mov	sl, r0
  40665a:	468b      	mov	fp, r1
  40665c:	4638      	mov	r0, r7
  40665e:	4641      	mov	r1, r8
  406660:	f002 fc9e 	bl	408fa0 <__aeabi_d2iz>
  406664:	4605      	mov	r5, r0
  406666:	f002 f985 	bl	408974 <__aeabi_i2d>
  40666a:	4602      	mov	r2, r0
  40666c:	460b      	mov	r3, r1
  40666e:	4638      	mov	r0, r7
  406670:	4641      	mov	r1, r8
  406672:	f002 f831 	bl	4086d8 <__aeabi_dsub>
  406676:	3530      	adds	r5, #48	; 0x30
  406678:	fa5f f885 	uxtb.w	r8, r5
  40667c:	9d04      	ldr	r5, [sp, #16]
  40667e:	4606      	mov	r6, r0
  406680:	460f      	mov	r7, r1
  406682:	f885 8000 	strb.w	r8, [r5]
  406686:	4602      	mov	r2, r0
  406688:	460b      	mov	r3, r1
  40668a:	4650      	mov	r0, sl
  40668c:	4659      	mov	r1, fp
  40668e:	3501      	adds	r5, #1
  406690:	f002 fc66 	bl	408f60 <__aeabi_dcmpgt>
  406694:	2800      	cmp	r0, #0
  406696:	d154      	bne.n	406742 <_dtoa_r+0x93a>
  406698:	4632      	mov	r2, r6
  40669a:	463b      	mov	r3, r7
  40669c:	2000      	movs	r0, #0
  40669e:	4976      	ldr	r1, [pc, #472]	; (406878 <_dtoa_r+0xa70>)
  4066a0:	f002 f81a 	bl	4086d8 <__aeabi_dsub>
  4066a4:	4602      	mov	r2, r0
  4066a6:	460b      	mov	r3, r1
  4066a8:	4650      	mov	r0, sl
  4066aa:	4659      	mov	r1, fp
  4066ac:	f002 fc58 	bl	408f60 <__aeabi_dcmpgt>
  4066b0:	2800      	cmp	r0, #0
  4066b2:	f040 8270 	bne.w	406b96 <_dtoa_r+0xd8e>
  4066b6:	9a12      	ldr	r2, [sp, #72]	; 0x48
  4066b8:	2a01      	cmp	r2, #1
  4066ba:	f000 8111 	beq.w	4068e0 <_dtoa_r+0xad8>
  4066be:	9b12      	ldr	r3, [sp, #72]	; 0x48
  4066c0:	9a04      	ldr	r2, [sp, #16]
  4066c2:	f8cd 9048 	str.w	r9, [sp, #72]	; 0x48
  4066c6:	4413      	add	r3, r2
  4066c8:	4699      	mov	r9, r3
  4066ca:	e00d      	b.n	4066e8 <_dtoa_r+0x8e0>
  4066cc:	2000      	movs	r0, #0
  4066ce:	496a      	ldr	r1, [pc, #424]	; (406878 <_dtoa_r+0xa70>)
  4066d0:	f002 f802 	bl	4086d8 <__aeabi_dsub>
  4066d4:	4652      	mov	r2, sl
  4066d6:	465b      	mov	r3, fp
  4066d8:	f002 fc24 	bl	408f24 <__aeabi_dcmplt>
  4066dc:	2800      	cmp	r0, #0
  4066de:	f040 8258 	bne.w	406b92 <_dtoa_r+0xd8a>
  4066e2:	454d      	cmp	r5, r9
  4066e4:	f000 80fa 	beq.w	4068dc <_dtoa_r+0xad4>
  4066e8:	4650      	mov	r0, sl
  4066ea:	4659      	mov	r1, fp
  4066ec:	2200      	movs	r2, #0
  4066ee:	4b65      	ldr	r3, [pc, #404]	; (406884 <_dtoa_r+0xa7c>)
  4066f0:	f002 f9a6 	bl	408a40 <__aeabi_dmul>
  4066f4:	2200      	movs	r2, #0
  4066f6:	4b63      	ldr	r3, [pc, #396]	; (406884 <_dtoa_r+0xa7c>)
  4066f8:	4682      	mov	sl, r0
  4066fa:	468b      	mov	fp, r1
  4066fc:	4630      	mov	r0, r6
  4066fe:	4639      	mov	r1, r7
  406700:	f002 f99e 	bl	408a40 <__aeabi_dmul>
  406704:	460f      	mov	r7, r1
  406706:	4606      	mov	r6, r0
  406708:	f002 fc4a 	bl	408fa0 <__aeabi_d2iz>
  40670c:	4680      	mov	r8, r0
  40670e:	f002 f931 	bl	408974 <__aeabi_i2d>
  406712:	4602      	mov	r2, r0
  406714:	460b      	mov	r3, r1
  406716:	4630      	mov	r0, r6
  406718:	4639      	mov	r1, r7
  40671a:	f001 ffdd 	bl	4086d8 <__aeabi_dsub>
  40671e:	f108 0830 	add.w	r8, r8, #48	; 0x30
  406722:	fa5f f888 	uxtb.w	r8, r8
  406726:	4652      	mov	r2, sl
  406728:	465b      	mov	r3, fp
  40672a:	f805 8b01 	strb.w	r8, [r5], #1
  40672e:	4606      	mov	r6, r0
  406730:	460f      	mov	r7, r1
  406732:	f002 fbf7 	bl	408f24 <__aeabi_dcmplt>
  406736:	4632      	mov	r2, r6
  406738:	463b      	mov	r3, r7
  40673a:	2800      	cmp	r0, #0
  40673c:	d0c6      	beq.n	4066cc <_dtoa_r+0x8c4>
  40673e:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
  406742:	9b15      	ldr	r3, [sp, #84]	; 0x54
  406744:	9302      	str	r3, [sp, #8]
  406746:	e523      	b.n	406190 <_dtoa_r+0x388>
  406748:	2300      	movs	r3, #0
  40674a:	930b      	str	r3, [sp, #44]	; 0x2c
  40674c:	9b25      	ldr	r3, [sp, #148]	; 0x94
  40674e:	2b00      	cmp	r3, #0
  406750:	f340 80dc 	ble.w	40690c <_dtoa_r+0xb04>
  406754:	461f      	mov	r7, r3
  406756:	461e      	mov	r6, r3
  406758:	930f      	str	r3, [sp, #60]	; 0x3c
  40675a:	930a      	str	r3, [sp, #40]	; 0x28
  40675c:	e6f6      	b.n	40654c <_dtoa_r+0x744>
  40675e:	2301      	movs	r3, #1
  406760:	930b      	str	r3, [sp, #44]	; 0x2c
  406762:	e7f3      	b.n	40674c <_dtoa_r+0x944>
  406764:	f1ba 0f00 	cmp.w	sl, #0
  406768:	f47f ada8 	bne.w	4062bc <_dtoa_r+0x4b4>
  40676c:	f3cb 0313 	ubfx	r3, fp, #0, #20
  406770:	2b00      	cmp	r3, #0
  406772:	f47f adba 	bne.w	4062ea <_dtoa_r+0x4e2>
  406776:	f02b 4700 	bic.w	r7, fp, #2147483648	; 0x80000000
  40677a:	0d3f      	lsrs	r7, r7, #20
  40677c:	053f      	lsls	r7, r7, #20
  40677e:	2f00      	cmp	r7, #0
  406780:	f000 820d 	beq.w	406b9e <_dtoa_r+0xd96>
  406784:	9b08      	ldr	r3, [sp, #32]
  406786:	3301      	adds	r3, #1
  406788:	9308      	str	r3, [sp, #32]
  40678a:	9b06      	ldr	r3, [sp, #24]
  40678c:	3301      	adds	r3, #1
  40678e:	9306      	str	r3, [sp, #24]
  406790:	2301      	movs	r3, #1
  406792:	930c      	str	r3, [sp, #48]	; 0x30
  406794:	e5ab      	b.n	4062ee <_dtoa_r+0x4e6>
  406796:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  406798:	2b00      	cmp	r3, #0
  40679a:	f73f ac42 	bgt.w	406022 <_dtoa_r+0x21a>
  40679e:	f040 8221 	bne.w	406be4 <_dtoa_r+0xddc>
  4067a2:	2200      	movs	r2, #0
  4067a4:	4b38      	ldr	r3, [pc, #224]	; (406888 <_dtoa_r+0xa80>)
  4067a6:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
  4067aa:	f002 f949 	bl	408a40 <__aeabi_dmul>
  4067ae:	4652      	mov	r2, sl
  4067b0:	465b      	mov	r3, fp
  4067b2:	f002 fbcb 	bl	408f4c <__aeabi_dcmpge>
  4067b6:	f8dd 8028 	ldr.w	r8, [sp, #40]	; 0x28
  4067ba:	4646      	mov	r6, r8
  4067bc:	2800      	cmp	r0, #0
  4067be:	d041      	beq.n	406844 <_dtoa_r+0xa3c>
  4067c0:	9b25      	ldr	r3, [sp, #148]	; 0x94
  4067c2:	9d04      	ldr	r5, [sp, #16]
  4067c4:	43db      	mvns	r3, r3
  4067c6:	9302      	str	r3, [sp, #8]
  4067c8:	4641      	mov	r1, r8
  4067ca:	4620      	mov	r0, r4
  4067cc:	f000 ffd2 	bl	407774 <_Bfree>
  4067d0:	2e00      	cmp	r6, #0
  4067d2:	f43f acdd 	beq.w	406190 <_dtoa_r+0x388>
  4067d6:	e6a7      	b.n	406528 <_dtoa_r+0x720>
  4067d8:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  4067da:	4649      	mov	r1, r9
  4067dc:	4620      	mov	r0, r4
  4067de:	f001 f8ff 	bl	4079e0 <__pow5mult>
  4067e2:	4681      	mov	r9, r0
  4067e4:	e558      	b.n	406298 <_dtoa_r+0x490>
  4067e6:	9a14      	ldr	r2, [sp, #80]	; 0x50
  4067e8:	2a00      	cmp	r2, #0
  4067ea:	f000 8187 	beq.w	406afc <_dtoa_r+0xcf4>
  4067ee:	f203 4333 	addw	r3, r3, #1075	; 0x433
  4067f2:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  4067f4:	9d08      	ldr	r5, [sp, #32]
  4067f6:	e4f2      	b.n	4061de <_dtoa_r+0x3d6>
  4067f8:	f1ba 0f00 	cmp.w	sl, #0
  4067fc:	f47f ad75 	bne.w	4062ea <_dtoa_r+0x4e2>
  406800:	e7b4      	b.n	40676c <_dtoa_r+0x964>
  406802:	f000 ffc1 	bl	407788 <__multadd>
  406806:	4647      	mov	r7, r8
  406808:	4606      	mov	r6, r0
  40680a:	4683      	mov	fp, r0
  40680c:	e5be      	b.n	40638c <_dtoa_r+0x584>
  40680e:	4601      	mov	r1, r0
  406810:	4620      	mov	r0, r4
  406812:	9306      	str	r3, [sp, #24]
  406814:	f000 ffae 	bl	407774 <_Bfree>
  406818:	2201      	movs	r2, #1
  40681a:	9b06      	ldr	r3, [sp, #24]
  40681c:	e5e0      	b.n	4063e0 <_dtoa_r+0x5d8>
  40681e:	9b24      	ldr	r3, [sp, #144]	; 0x90
  406820:	2b02      	cmp	r3, #2
  406822:	f77f ad96 	ble.w	406352 <_dtoa_r+0x54a>
  406826:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  406828:	2b00      	cmp	r3, #0
  40682a:	d1c9      	bne.n	4067c0 <_dtoa_r+0x9b8>
  40682c:	4641      	mov	r1, r8
  40682e:	2205      	movs	r2, #5
  406830:	4620      	mov	r0, r4
  406832:	f000 ffa9 	bl	407788 <__multadd>
  406836:	4601      	mov	r1, r0
  406838:	4680      	mov	r8, r0
  40683a:	4648      	mov	r0, r9
  40683c:	f001 f972 	bl	407b24 <__mcmp>
  406840:	2800      	cmp	r0, #0
  406842:	ddbd      	ble.n	4067c0 <_dtoa_r+0x9b8>
  406844:	9a02      	ldr	r2, [sp, #8]
  406846:	9904      	ldr	r1, [sp, #16]
  406848:	2331      	movs	r3, #49	; 0x31
  40684a:	3201      	adds	r2, #1
  40684c:	9202      	str	r2, [sp, #8]
  40684e:	700b      	strb	r3, [r1, #0]
  406850:	1c4d      	adds	r5, r1, #1
  406852:	e7b9      	b.n	4067c8 <_dtoa_r+0x9c0>
  406854:	9a02      	ldr	r2, [sp, #8]
  406856:	3201      	adds	r2, #1
  406858:	9202      	str	r2, [sp, #8]
  40685a:	9a04      	ldr	r2, [sp, #16]
  40685c:	2331      	movs	r3, #49	; 0x31
  40685e:	7013      	strb	r3, [r2, #0]
  406860:	e652      	b.n	406508 <_dtoa_r+0x700>
  406862:	2301      	movs	r3, #1
  406864:	930b      	str	r3, [sp, #44]	; 0x2c
  406866:	e666      	b.n	406536 <_dtoa_r+0x72e>
  406868:	f8dd 902c 	ldr.w	r9, [sp, #44]	; 0x2c
  40686c:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  40686e:	e48f      	b.n	406190 <_dtoa_r+0x388>
  406870:	00409578 	.word	0x00409578
  406874:	00409550 	.word	0x00409550
  406878:	3ff00000 	.word	0x3ff00000
  40687c:	401c0000 	.word	0x401c0000
  406880:	3fe00000 	.word	0x3fe00000
  406884:	40240000 	.word	0x40240000
  406888:	40140000 	.word	0x40140000
  40688c:	4650      	mov	r0, sl
  40688e:	f002 f871 	bl	408974 <__aeabi_i2d>
  406892:	463a      	mov	r2, r7
  406894:	4643      	mov	r3, r8
  406896:	f002 f8d3 	bl	408a40 <__aeabi_dmul>
  40689a:	2200      	movs	r2, #0
  40689c:	4bc1      	ldr	r3, [pc, #772]	; (406ba4 <_dtoa_r+0xd9c>)
  40689e:	f001 ff1d 	bl	4086dc <__adddf3>
  4068a2:	4605      	mov	r5, r0
  4068a4:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
  4068a8:	4641      	mov	r1, r8
  4068aa:	2200      	movs	r2, #0
  4068ac:	4bbe      	ldr	r3, [pc, #760]	; (406ba8 <_dtoa_r+0xda0>)
  4068ae:	4638      	mov	r0, r7
  4068b0:	f001 ff12 	bl	4086d8 <__aeabi_dsub>
  4068b4:	462a      	mov	r2, r5
  4068b6:	4633      	mov	r3, r6
  4068b8:	4682      	mov	sl, r0
  4068ba:	468b      	mov	fp, r1
  4068bc:	f002 fb50 	bl	408f60 <__aeabi_dcmpgt>
  4068c0:	4680      	mov	r8, r0
  4068c2:	2800      	cmp	r0, #0
  4068c4:	f040 8110 	bne.w	406ae8 <_dtoa_r+0xce0>
  4068c8:	462a      	mov	r2, r5
  4068ca:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
  4068ce:	4650      	mov	r0, sl
  4068d0:	4659      	mov	r1, fp
  4068d2:	f002 fb27 	bl	408f24 <__aeabi_dcmplt>
  4068d6:	b118      	cbz	r0, 4068e0 <_dtoa_r+0xad8>
  4068d8:	4646      	mov	r6, r8
  4068da:	e771      	b.n	4067c0 <_dtoa_r+0x9b8>
  4068dc:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
  4068e0:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	; 0x40
  4068e4:	f7ff bb8a 	b.w	405ffc <_dtoa_r+0x1f4>
  4068e8:	9804      	ldr	r0, [sp, #16]
  4068ea:	f7ff babb 	b.w	405e64 <_dtoa_r+0x5c>
  4068ee:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  4068f0:	9a0d      	ldr	r2, [sp, #52]	; 0x34
  4068f2:	970c      	str	r7, [sp, #48]	; 0x30
  4068f4:	1afb      	subs	r3, r7, r3
  4068f6:	441a      	add	r2, r3
  4068f8:	920d      	str	r2, [sp, #52]	; 0x34
  4068fa:	2700      	movs	r7, #0
  4068fc:	e469      	b.n	4061d2 <_dtoa_r+0x3ca>
  4068fe:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
  406902:	f04f 0a02 	mov.w	sl, #2
  406906:	e9cd 2312 	strd	r2, r3, [sp, #72]	; 0x48
  40690a:	e657      	b.n	4065bc <_dtoa_r+0x7b4>
  40690c:	2100      	movs	r1, #0
  40690e:	2301      	movs	r3, #1
  406910:	6461      	str	r1, [r4, #68]	; 0x44
  406912:	4620      	mov	r0, r4
  406914:	9325      	str	r3, [sp, #148]	; 0x94
  406916:	f000 ff07 	bl	407728 <_Balloc>
  40691a:	9b25      	ldr	r3, [sp, #148]	; 0x94
  40691c:	9004      	str	r0, [sp, #16]
  40691e:	6420      	str	r0, [r4, #64]	; 0x40
  406920:	930a      	str	r3, [sp, #40]	; 0x28
  406922:	930f      	str	r3, [sp, #60]	; 0x3c
  406924:	e629      	b.n	40657a <_dtoa_r+0x772>
  406926:	2a00      	cmp	r2, #0
  406928:	46d0      	mov	r8, sl
  40692a:	f8cd b018 	str.w	fp, [sp, #24]
  40692e:	469a      	mov	sl, r3
  406930:	dd11      	ble.n	406956 <_dtoa_r+0xb4e>
  406932:	4649      	mov	r1, r9
  406934:	2201      	movs	r2, #1
  406936:	4620      	mov	r0, r4
  406938:	f001 f8a2 	bl	407a80 <__lshift>
  40693c:	4641      	mov	r1, r8
  40693e:	4681      	mov	r9, r0
  406940:	f001 f8f0 	bl	407b24 <__mcmp>
  406944:	2800      	cmp	r0, #0
  406946:	f340 8146 	ble.w	406bd6 <_dtoa_r+0xdce>
  40694a:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
  40694e:	f000 8106 	beq.w	406b5e <_dtoa_r+0xd56>
  406952:	f105 0a31 	add.w	sl, r5, #49	; 0x31
  406956:	46b3      	mov	fp, r6
  406958:	f887 a000 	strb.w	sl, [r7]
  40695c:	1c7d      	adds	r5, r7, #1
  40695e:	9e06      	ldr	r6, [sp, #24]
  406960:	e5d2      	b.n	406508 <_dtoa_r+0x700>
  406962:	d104      	bne.n	40696e <_dtoa_r+0xb66>
  406964:	f01a 0f01 	tst.w	sl, #1
  406968:	d001      	beq.n	40696e <_dtoa_r+0xb66>
  40696a:	e5bd      	b.n	4064e8 <_dtoa_r+0x6e0>
  40696c:	4615      	mov	r5, r2
  40696e:	f815 3c01 	ldrb.w	r3, [r5, #-1]
  406972:	2b30      	cmp	r3, #48	; 0x30
  406974:	f105 32ff 	add.w	r2, r5, #4294967295
  406978:	d0f8      	beq.n	40696c <_dtoa_r+0xb64>
  40697a:	e5c5      	b.n	406508 <_dtoa_r+0x700>
  40697c:	9904      	ldr	r1, [sp, #16]
  40697e:	2230      	movs	r2, #48	; 0x30
  406980:	700a      	strb	r2, [r1, #0]
  406982:	9a02      	ldr	r2, [sp, #8]
  406984:	f815 8c01 	ldrb.w	r8, [r5, #-1]
  406988:	3201      	adds	r2, #1
  40698a:	9202      	str	r2, [sp, #8]
  40698c:	f7ff bbfc 	b.w	406188 <_dtoa_r+0x380>
  406990:	f000 80bb 	beq.w	406b0a <_dtoa_r+0xd02>
  406994:	9b02      	ldr	r3, [sp, #8]
  406996:	425d      	negs	r5, r3
  406998:	4b84      	ldr	r3, [pc, #528]	; (406bac <_dtoa_r+0xda4>)
  40699a:	f005 020f 	and.w	r2, r5, #15
  40699e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  4069a2:	e9d3 2300 	ldrd	r2, r3, [r3]
  4069a6:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
  4069aa:	f002 f849 	bl	408a40 <__aeabi_dmul>
  4069ae:	112d      	asrs	r5, r5, #4
  4069b0:	4607      	mov	r7, r0
  4069b2:	4688      	mov	r8, r1
  4069b4:	f000 812c 	beq.w	406c10 <_dtoa_r+0xe08>
  4069b8:	4e7d      	ldr	r6, [pc, #500]	; (406bb0 <_dtoa_r+0xda8>)
  4069ba:	f04f 0a02 	mov.w	sl, #2
  4069be:	07eb      	lsls	r3, r5, #31
  4069c0:	d509      	bpl.n	4069d6 <_dtoa_r+0xbce>
  4069c2:	4638      	mov	r0, r7
  4069c4:	4641      	mov	r1, r8
  4069c6:	e9d6 2300 	ldrd	r2, r3, [r6]
  4069ca:	f002 f839 	bl	408a40 <__aeabi_dmul>
  4069ce:	f10a 0a01 	add.w	sl, sl, #1
  4069d2:	4607      	mov	r7, r0
  4069d4:	4688      	mov	r8, r1
  4069d6:	106d      	asrs	r5, r5, #1
  4069d8:	f106 0608 	add.w	r6, r6, #8
  4069dc:	d1ef      	bne.n	4069be <_dtoa_r+0xbb6>
  4069de:	e608      	b.n	4065f2 <_dtoa_r+0x7ea>
  4069e0:	6871      	ldr	r1, [r6, #4]
  4069e2:	4620      	mov	r0, r4
  4069e4:	f000 fea0 	bl	407728 <_Balloc>
  4069e8:	6933      	ldr	r3, [r6, #16]
  4069ea:	3302      	adds	r3, #2
  4069ec:	009a      	lsls	r2, r3, #2
  4069ee:	4605      	mov	r5, r0
  4069f0:	f106 010c 	add.w	r1, r6, #12
  4069f4:	300c      	adds	r0, #12
  4069f6:	f7fd fb53 	bl	4040a0 <memcpy>
  4069fa:	4629      	mov	r1, r5
  4069fc:	2201      	movs	r2, #1
  4069fe:	4620      	mov	r0, r4
  406a00:	f001 f83e 	bl	407a80 <__lshift>
  406a04:	9006      	str	r0, [sp, #24]
  406a06:	e4b5      	b.n	406374 <_dtoa_r+0x56c>
  406a08:	2b39      	cmp	r3, #57	; 0x39
  406a0a:	f8cd b018 	str.w	fp, [sp, #24]
  406a0e:	46d0      	mov	r8, sl
  406a10:	f000 80a5 	beq.w	406b5e <_dtoa_r+0xd56>
  406a14:	f103 0a01 	add.w	sl, r3, #1
  406a18:	46b3      	mov	fp, r6
  406a1a:	f887 a000 	strb.w	sl, [r7]
  406a1e:	1c7d      	adds	r5, r7, #1
  406a20:	9e06      	ldr	r6, [sp, #24]
  406a22:	e571      	b.n	406508 <_dtoa_r+0x700>
  406a24:	465a      	mov	r2, fp
  406a26:	46d0      	mov	r8, sl
  406a28:	46b3      	mov	fp, r6
  406a2a:	469a      	mov	sl, r3
  406a2c:	4616      	mov	r6, r2
  406a2e:	e54f      	b.n	4064d0 <_dtoa_r+0x6c8>
  406a30:	9b12      	ldr	r3, [sp, #72]	; 0x48
  406a32:	495e      	ldr	r1, [pc, #376]	; (406bac <_dtoa_r+0xda4>)
  406a34:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
  406a38:	462a      	mov	r2, r5
  406a3a:	4633      	mov	r3, r6
  406a3c:	e951 0102 	ldrd	r0, r1, [r1, #-8]
  406a40:	f001 fffe 	bl	408a40 <__aeabi_dmul>
  406a44:	e9cd 0116 	strd	r0, r1, [sp, #88]	; 0x58
  406a48:	4638      	mov	r0, r7
  406a4a:	4641      	mov	r1, r8
  406a4c:	f002 faa8 	bl	408fa0 <__aeabi_d2iz>
  406a50:	4605      	mov	r5, r0
  406a52:	f001 ff8f 	bl	408974 <__aeabi_i2d>
  406a56:	460b      	mov	r3, r1
  406a58:	4602      	mov	r2, r0
  406a5a:	4641      	mov	r1, r8
  406a5c:	4638      	mov	r0, r7
  406a5e:	f001 fe3b 	bl	4086d8 <__aeabi_dsub>
  406a62:	9b12      	ldr	r3, [sp, #72]	; 0x48
  406a64:	460f      	mov	r7, r1
  406a66:	9904      	ldr	r1, [sp, #16]
  406a68:	3530      	adds	r5, #48	; 0x30
  406a6a:	2b01      	cmp	r3, #1
  406a6c:	700d      	strb	r5, [r1, #0]
  406a6e:	4606      	mov	r6, r0
  406a70:	f101 0501 	add.w	r5, r1, #1
  406a74:	d026      	beq.n	406ac4 <_dtoa_r+0xcbc>
  406a76:	9b12      	ldr	r3, [sp, #72]	; 0x48
  406a78:	9a04      	ldr	r2, [sp, #16]
  406a7a:	f8df b13c 	ldr.w	fp, [pc, #316]	; 406bb8 <_dtoa_r+0xdb0>
  406a7e:	f8cd 9048 	str.w	r9, [sp, #72]	; 0x48
  406a82:	4413      	add	r3, r2
  406a84:	f04f 0a00 	mov.w	sl, #0
  406a88:	4699      	mov	r9, r3
  406a8a:	4652      	mov	r2, sl
  406a8c:	465b      	mov	r3, fp
  406a8e:	4630      	mov	r0, r6
  406a90:	4639      	mov	r1, r7
  406a92:	f001 ffd5 	bl	408a40 <__aeabi_dmul>
  406a96:	460f      	mov	r7, r1
  406a98:	4606      	mov	r6, r0
  406a9a:	f002 fa81 	bl	408fa0 <__aeabi_d2iz>
  406a9e:	4680      	mov	r8, r0
  406aa0:	f001 ff68 	bl	408974 <__aeabi_i2d>
  406aa4:	f108 0830 	add.w	r8, r8, #48	; 0x30
  406aa8:	4602      	mov	r2, r0
  406aaa:	460b      	mov	r3, r1
  406aac:	4630      	mov	r0, r6
  406aae:	4639      	mov	r1, r7
  406ab0:	f001 fe12 	bl	4086d8 <__aeabi_dsub>
  406ab4:	f805 8b01 	strb.w	r8, [r5], #1
  406ab8:	454d      	cmp	r5, r9
  406aba:	4606      	mov	r6, r0
  406abc:	460f      	mov	r7, r1
  406abe:	d1e4      	bne.n	406a8a <_dtoa_r+0xc82>
  406ac0:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
  406ac4:	4b3b      	ldr	r3, [pc, #236]	; (406bb4 <_dtoa_r+0xdac>)
  406ac6:	2200      	movs	r2, #0
  406ac8:	e9dd 0116 	ldrd	r0, r1, [sp, #88]	; 0x58
  406acc:	f001 fe06 	bl	4086dc <__adddf3>
  406ad0:	4632      	mov	r2, r6
  406ad2:	463b      	mov	r3, r7
  406ad4:	f002 fa26 	bl	408f24 <__aeabi_dcmplt>
  406ad8:	2800      	cmp	r0, #0
  406ada:	d046      	beq.n	406b6a <_dtoa_r+0xd62>
  406adc:	9b15      	ldr	r3, [sp, #84]	; 0x54
  406ade:	9302      	str	r3, [sp, #8]
  406ae0:	f815 8c01 	ldrb.w	r8, [r5, #-1]
  406ae4:	f7ff bb43 	b.w	40616e <_dtoa_r+0x366>
  406ae8:	f04f 0800 	mov.w	r8, #0
  406aec:	4646      	mov	r6, r8
  406aee:	e6a9      	b.n	406844 <_dtoa_r+0xa3c>
  406af0:	9b08      	ldr	r3, [sp, #32]
  406af2:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  406af4:	1a9d      	subs	r5, r3, r2
  406af6:	2300      	movs	r3, #0
  406af8:	f7ff bb71 	b.w	4061de <_dtoa_r+0x3d6>
  406afc:	9b18      	ldr	r3, [sp, #96]	; 0x60
  406afe:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  406b00:	9d08      	ldr	r5, [sp, #32]
  406b02:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
  406b06:	f7ff bb6a 	b.w	4061de <_dtoa_r+0x3d6>
  406b0a:	e9dd 7810 	ldrd	r7, r8, [sp, #64]	; 0x40
  406b0e:	f04f 0a02 	mov.w	sl, #2
  406b12:	e56e      	b.n	4065f2 <_dtoa_r+0x7ea>
  406b14:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  406b16:	2b00      	cmp	r3, #0
  406b18:	f43f aeb8 	beq.w	40688c <_dtoa_r+0xa84>
  406b1c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  406b1e:	2b00      	cmp	r3, #0
  406b20:	f77f aede 	ble.w	4068e0 <_dtoa_r+0xad8>
  406b24:	2200      	movs	r2, #0
  406b26:	4b24      	ldr	r3, [pc, #144]	; (406bb8 <_dtoa_r+0xdb0>)
  406b28:	4638      	mov	r0, r7
  406b2a:	4641      	mov	r1, r8
  406b2c:	f001 ff88 	bl	408a40 <__aeabi_dmul>
  406b30:	4607      	mov	r7, r0
  406b32:	4688      	mov	r8, r1
  406b34:	f10a 0001 	add.w	r0, sl, #1
  406b38:	f001 ff1c 	bl	408974 <__aeabi_i2d>
  406b3c:	463a      	mov	r2, r7
  406b3e:	4643      	mov	r3, r8
  406b40:	f001 ff7e 	bl	408a40 <__aeabi_dmul>
  406b44:	2200      	movs	r2, #0
  406b46:	4b17      	ldr	r3, [pc, #92]	; (406ba4 <_dtoa_r+0xd9c>)
  406b48:	f001 fdc8 	bl	4086dc <__adddf3>
  406b4c:	9a02      	ldr	r2, [sp, #8]
  406b4e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  406b50:	9312      	str	r3, [sp, #72]	; 0x48
  406b52:	3a01      	subs	r2, #1
  406b54:	4605      	mov	r5, r0
  406b56:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
  406b5a:	9215      	str	r2, [sp, #84]	; 0x54
  406b5c:	e56a      	b.n	406634 <_dtoa_r+0x82c>
  406b5e:	2239      	movs	r2, #57	; 0x39
  406b60:	46b3      	mov	fp, r6
  406b62:	703a      	strb	r2, [r7, #0]
  406b64:	9e06      	ldr	r6, [sp, #24]
  406b66:	1c7d      	adds	r5, r7, #1
  406b68:	e4c0      	b.n	4064ec <_dtoa_r+0x6e4>
  406b6a:	e9dd 2316 	ldrd	r2, r3, [sp, #88]	; 0x58
  406b6e:	2000      	movs	r0, #0
  406b70:	4910      	ldr	r1, [pc, #64]	; (406bb4 <_dtoa_r+0xdac>)
  406b72:	f001 fdb1 	bl	4086d8 <__aeabi_dsub>
  406b76:	4632      	mov	r2, r6
  406b78:	463b      	mov	r3, r7
  406b7a:	f002 f9f1 	bl	408f60 <__aeabi_dcmpgt>
  406b7e:	b908      	cbnz	r0, 406b84 <_dtoa_r+0xd7c>
  406b80:	e6ae      	b.n	4068e0 <_dtoa_r+0xad8>
  406b82:	4615      	mov	r5, r2
  406b84:	f815 3c01 	ldrb.w	r3, [r5, #-1]
  406b88:	2b30      	cmp	r3, #48	; 0x30
  406b8a:	f105 32ff 	add.w	r2, r5, #4294967295
  406b8e:	d0f8      	beq.n	406b82 <_dtoa_r+0xd7a>
  406b90:	e5d7      	b.n	406742 <_dtoa_r+0x93a>
  406b92:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
  406b96:	9b15      	ldr	r3, [sp, #84]	; 0x54
  406b98:	9302      	str	r3, [sp, #8]
  406b9a:	f7ff bae8 	b.w	40616e <_dtoa_r+0x366>
  406b9e:	970c      	str	r7, [sp, #48]	; 0x30
  406ba0:	f7ff bba5 	b.w	4062ee <_dtoa_r+0x4e6>
  406ba4:	401c0000 	.word	0x401c0000
  406ba8:	40140000 	.word	0x40140000
  406bac:	00409578 	.word	0x00409578
  406bb0:	00409550 	.word	0x00409550
  406bb4:	3fe00000 	.word	0x3fe00000
  406bb8:	40240000 	.word	0x40240000
  406bbc:	2b39      	cmp	r3, #57	; 0x39
  406bbe:	f8cd b018 	str.w	fp, [sp, #24]
  406bc2:	46d0      	mov	r8, sl
  406bc4:	f8dd b028 	ldr.w	fp, [sp, #40]	; 0x28
  406bc8:	469a      	mov	sl, r3
  406bca:	d0c8      	beq.n	406b5e <_dtoa_r+0xd56>
  406bcc:	f1bb 0f00 	cmp.w	fp, #0
  406bd0:	f73f aebf 	bgt.w	406952 <_dtoa_r+0xb4a>
  406bd4:	e6bf      	b.n	406956 <_dtoa_r+0xb4e>
  406bd6:	f47f aebe 	bne.w	406956 <_dtoa_r+0xb4e>
  406bda:	f01a 0f01 	tst.w	sl, #1
  406bde:	f43f aeba 	beq.w	406956 <_dtoa_r+0xb4e>
  406be2:	e6b2      	b.n	40694a <_dtoa_r+0xb42>
  406be4:	f04f 0800 	mov.w	r8, #0
  406be8:	4646      	mov	r6, r8
  406bea:	e5e9      	b.n	4067c0 <_dtoa_r+0x9b8>
  406bec:	4631      	mov	r1, r6
  406bee:	2300      	movs	r3, #0
  406bf0:	220a      	movs	r2, #10
  406bf2:	4620      	mov	r0, r4
  406bf4:	f000 fdc8 	bl	407788 <__multadd>
  406bf8:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  406bfa:	2b00      	cmp	r3, #0
  406bfc:	4606      	mov	r6, r0
  406bfe:	dd0a      	ble.n	406c16 <_dtoa_r+0xe0e>
  406c00:	930a      	str	r3, [sp, #40]	; 0x28
  406c02:	f7ff bbaa 	b.w	40635a <_dtoa_r+0x552>
  406c06:	9b24      	ldr	r3, [sp, #144]	; 0x90
  406c08:	2b02      	cmp	r3, #2
  406c0a:	dc23      	bgt.n	406c54 <_dtoa_r+0xe4c>
  406c0c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  406c0e:	e43b      	b.n	406488 <_dtoa_r+0x680>
  406c10:	f04f 0a02 	mov.w	sl, #2
  406c14:	e4ed      	b.n	4065f2 <_dtoa_r+0x7ea>
  406c16:	9b24      	ldr	r3, [sp, #144]	; 0x90
  406c18:	2b02      	cmp	r3, #2
  406c1a:	dc1b      	bgt.n	406c54 <_dtoa_r+0xe4c>
  406c1c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  406c1e:	e7ef      	b.n	406c00 <_dtoa_r+0xdf8>
  406c20:	2500      	movs	r5, #0
  406c22:	6465      	str	r5, [r4, #68]	; 0x44
  406c24:	4629      	mov	r1, r5
  406c26:	4620      	mov	r0, r4
  406c28:	f000 fd7e 	bl	407728 <_Balloc>
  406c2c:	f04f 33ff 	mov.w	r3, #4294967295
  406c30:	930a      	str	r3, [sp, #40]	; 0x28
  406c32:	930f      	str	r3, [sp, #60]	; 0x3c
  406c34:	2301      	movs	r3, #1
  406c36:	9004      	str	r0, [sp, #16]
  406c38:	9525      	str	r5, [sp, #148]	; 0x94
  406c3a:	6420      	str	r0, [r4, #64]	; 0x40
  406c3c:	930b      	str	r3, [sp, #44]	; 0x2c
  406c3e:	f7ff b9dd 	b.w	405ffc <_dtoa_r+0x1f4>
  406c42:	2501      	movs	r5, #1
  406c44:	f7ff b9a5 	b.w	405f92 <_dtoa_r+0x18a>
  406c48:	f43f ab69 	beq.w	40631e <_dtoa_r+0x516>
  406c4c:	f1c0 003c 	rsb	r0, r0, #60	; 0x3c
  406c50:	f7ff bbf9 	b.w	406446 <_dtoa_r+0x63e>
  406c54:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  406c56:	930a      	str	r3, [sp, #40]	; 0x28
  406c58:	e5e5      	b.n	406826 <_dtoa_r+0xa1e>
  406c5a:	bf00      	nop

00406c5c <__sflush_r>:
  406c5c:	f9b1 300c 	ldrsh.w	r3, [r1, #12]
  406c60:	b29a      	uxth	r2, r3
  406c62:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  406c66:	460d      	mov	r5, r1
  406c68:	0711      	lsls	r1, r2, #28
  406c6a:	4680      	mov	r8, r0
  406c6c:	d43a      	bmi.n	406ce4 <__sflush_r+0x88>
  406c6e:	686a      	ldr	r2, [r5, #4]
  406c70:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
  406c74:	2a00      	cmp	r2, #0
  406c76:	81ab      	strh	r3, [r5, #12]
  406c78:	dd6f      	ble.n	406d5a <__sflush_r+0xfe>
  406c7a:	6aac      	ldr	r4, [r5, #40]	; 0x28
  406c7c:	2c00      	cmp	r4, #0
  406c7e:	d049      	beq.n	406d14 <__sflush_r+0xb8>
  406c80:	2200      	movs	r2, #0
  406c82:	b29b      	uxth	r3, r3
  406c84:	f8d8 6000 	ldr.w	r6, [r8]
  406c88:	f8c8 2000 	str.w	r2, [r8]
  406c8c:	f413 5280 	ands.w	r2, r3, #4096	; 0x1000
  406c90:	d067      	beq.n	406d62 <__sflush_r+0x106>
  406c92:	6d2a      	ldr	r2, [r5, #80]	; 0x50
  406c94:	075f      	lsls	r7, r3, #29
  406c96:	d505      	bpl.n	406ca4 <__sflush_r+0x48>
  406c98:	6869      	ldr	r1, [r5, #4]
  406c9a:	6b2b      	ldr	r3, [r5, #48]	; 0x30
  406c9c:	1a52      	subs	r2, r2, r1
  406c9e:	b10b      	cbz	r3, 406ca4 <__sflush_r+0x48>
  406ca0:	6beb      	ldr	r3, [r5, #60]	; 0x3c
  406ca2:	1ad2      	subs	r2, r2, r3
  406ca4:	2300      	movs	r3, #0
  406ca6:	69e9      	ldr	r1, [r5, #28]
  406ca8:	4640      	mov	r0, r8
  406caa:	47a0      	blx	r4
  406cac:	1c44      	adds	r4, r0, #1
  406cae:	d03c      	beq.n	406d2a <__sflush_r+0xce>
  406cb0:	f9b5 300c 	ldrsh.w	r3, [r5, #12]
  406cb4:	692a      	ldr	r2, [r5, #16]
  406cb6:	602a      	str	r2, [r5, #0]
  406cb8:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
  406cbc:	2200      	movs	r2, #0
  406cbe:	81ab      	strh	r3, [r5, #12]
  406cc0:	04db      	lsls	r3, r3, #19
  406cc2:	606a      	str	r2, [r5, #4]
  406cc4:	d447      	bmi.n	406d56 <__sflush_r+0xfa>
  406cc6:	6b29      	ldr	r1, [r5, #48]	; 0x30
  406cc8:	f8c8 6000 	str.w	r6, [r8]
  406ccc:	b311      	cbz	r1, 406d14 <__sflush_r+0xb8>
  406cce:	f105 0340 	add.w	r3, r5, #64	; 0x40
  406cd2:	4299      	cmp	r1, r3
  406cd4:	d002      	beq.n	406cdc <__sflush_r+0x80>
  406cd6:	4640      	mov	r0, r8
  406cd8:	f000 f95a 	bl	406f90 <_free_r>
  406cdc:	2000      	movs	r0, #0
  406cde:	6328      	str	r0, [r5, #48]	; 0x30
  406ce0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  406ce4:	692e      	ldr	r6, [r5, #16]
  406ce6:	b1ae      	cbz	r6, 406d14 <__sflush_r+0xb8>
  406ce8:	682c      	ldr	r4, [r5, #0]
  406cea:	602e      	str	r6, [r5, #0]
  406cec:	0791      	lsls	r1, r2, #30
  406cee:	bf0c      	ite	eq
  406cf0:	696b      	ldreq	r3, [r5, #20]
  406cf2:	2300      	movne	r3, #0
  406cf4:	1ba4      	subs	r4, r4, r6
  406cf6:	60ab      	str	r3, [r5, #8]
  406cf8:	e00a      	b.n	406d10 <__sflush_r+0xb4>
  406cfa:	4623      	mov	r3, r4
  406cfc:	4632      	mov	r2, r6
  406cfe:	6a6f      	ldr	r7, [r5, #36]	; 0x24
  406d00:	69e9      	ldr	r1, [r5, #28]
  406d02:	4640      	mov	r0, r8
  406d04:	47b8      	blx	r7
  406d06:	2800      	cmp	r0, #0
  406d08:	eba4 0400 	sub.w	r4, r4, r0
  406d0c:	4406      	add	r6, r0
  406d0e:	dd04      	ble.n	406d1a <__sflush_r+0xbe>
  406d10:	2c00      	cmp	r4, #0
  406d12:	dcf2      	bgt.n	406cfa <__sflush_r+0x9e>
  406d14:	2000      	movs	r0, #0
  406d16:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  406d1a:	89ab      	ldrh	r3, [r5, #12]
  406d1c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  406d20:	81ab      	strh	r3, [r5, #12]
  406d22:	f04f 30ff 	mov.w	r0, #4294967295
  406d26:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  406d2a:	f8d8 4000 	ldr.w	r4, [r8]
  406d2e:	2c1d      	cmp	r4, #29
  406d30:	d8f3      	bhi.n	406d1a <__sflush_r+0xbe>
  406d32:	4b19      	ldr	r3, [pc, #100]	; (406d98 <__sflush_r+0x13c>)
  406d34:	40e3      	lsrs	r3, r4
  406d36:	43db      	mvns	r3, r3
  406d38:	f013 0301 	ands.w	r3, r3, #1
  406d3c:	d1ed      	bne.n	406d1a <__sflush_r+0xbe>
  406d3e:	f9b5 200c 	ldrsh.w	r2, [r5, #12]
  406d42:	606b      	str	r3, [r5, #4]
  406d44:	f422 6300 	bic.w	r3, r2, #2048	; 0x800
  406d48:	6929      	ldr	r1, [r5, #16]
  406d4a:	81ab      	strh	r3, [r5, #12]
  406d4c:	04da      	lsls	r2, r3, #19
  406d4e:	6029      	str	r1, [r5, #0]
  406d50:	d5b9      	bpl.n	406cc6 <__sflush_r+0x6a>
  406d52:	2c00      	cmp	r4, #0
  406d54:	d1b7      	bne.n	406cc6 <__sflush_r+0x6a>
  406d56:	6528      	str	r0, [r5, #80]	; 0x50
  406d58:	e7b5      	b.n	406cc6 <__sflush_r+0x6a>
  406d5a:	6bea      	ldr	r2, [r5, #60]	; 0x3c
  406d5c:	2a00      	cmp	r2, #0
  406d5e:	dc8c      	bgt.n	406c7a <__sflush_r+0x1e>
  406d60:	e7d8      	b.n	406d14 <__sflush_r+0xb8>
  406d62:	2301      	movs	r3, #1
  406d64:	69e9      	ldr	r1, [r5, #28]
  406d66:	4640      	mov	r0, r8
  406d68:	47a0      	blx	r4
  406d6a:	1c43      	adds	r3, r0, #1
  406d6c:	4602      	mov	r2, r0
  406d6e:	d002      	beq.n	406d76 <__sflush_r+0x11a>
  406d70:	89ab      	ldrh	r3, [r5, #12]
  406d72:	6aac      	ldr	r4, [r5, #40]	; 0x28
  406d74:	e78e      	b.n	406c94 <__sflush_r+0x38>
  406d76:	f8d8 3000 	ldr.w	r3, [r8]
  406d7a:	2b00      	cmp	r3, #0
  406d7c:	d0f8      	beq.n	406d70 <__sflush_r+0x114>
  406d7e:	2b1d      	cmp	r3, #29
  406d80:	d001      	beq.n	406d86 <__sflush_r+0x12a>
  406d82:	2b16      	cmp	r3, #22
  406d84:	d102      	bne.n	406d8c <__sflush_r+0x130>
  406d86:	f8c8 6000 	str.w	r6, [r8]
  406d8a:	e7c3      	b.n	406d14 <__sflush_r+0xb8>
  406d8c:	89ab      	ldrh	r3, [r5, #12]
  406d8e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  406d92:	81ab      	strh	r3, [r5, #12]
  406d94:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  406d98:	20400001 	.word	0x20400001

00406d9c <_fflush_r>:
  406d9c:	b538      	push	{r3, r4, r5, lr}
  406d9e:	460d      	mov	r5, r1
  406da0:	4604      	mov	r4, r0
  406da2:	b108      	cbz	r0, 406da8 <_fflush_r+0xc>
  406da4:	6b83      	ldr	r3, [r0, #56]	; 0x38
  406da6:	b1bb      	cbz	r3, 406dd8 <_fflush_r+0x3c>
  406da8:	f9b5 000c 	ldrsh.w	r0, [r5, #12]
  406dac:	b188      	cbz	r0, 406dd2 <_fflush_r+0x36>
  406dae:	6e6b      	ldr	r3, [r5, #100]	; 0x64
  406db0:	07db      	lsls	r3, r3, #31
  406db2:	d401      	bmi.n	406db8 <_fflush_r+0x1c>
  406db4:	0581      	lsls	r1, r0, #22
  406db6:	d517      	bpl.n	406de8 <_fflush_r+0x4c>
  406db8:	4620      	mov	r0, r4
  406dba:	4629      	mov	r1, r5
  406dbc:	f7ff ff4e 	bl	406c5c <__sflush_r>
  406dc0:	6e6b      	ldr	r3, [r5, #100]	; 0x64
  406dc2:	07da      	lsls	r2, r3, #31
  406dc4:	4604      	mov	r4, r0
  406dc6:	d402      	bmi.n	406dce <_fflush_r+0x32>
  406dc8:	89ab      	ldrh	r3, [r5, #12]
  406dca:	059b      	lsls	r3, r3, #22
  406dcc:	d507      	bpl.n	406dde <_fflush_r+0x42>
  406dce:	4620      	mov	r0, r4
  406dd0:	bd38      	pop	{r3, r4, r5, pc}
  406dd2:	4604      	mov	r4, r0
  406dd4:	4620      	mov	r0, r4
  406dd6:	bd38      	pop	{r3, r4, r5, pc}
  406dd8:	f000 f838 	bl	406e4c <__sinit>
  406ddc:	e7e4      	b.n	406da8 <_fflush_r+0xc>
  406dde:	6da8      	ldr	r0, [r5, #88]	; 0x58
  406de0:	f000 fb72 	bl	4074c8 <__retarget_lock_release_recursive>
  406de4:	4620      	mov	r0, r4
  406de6:	bd38      	pop	{r3, r4, r5, pc}
  406de8:	6da8      	ldr	r0, [r5, #88]	; 0x58
  406dea:	f000 fb6b 	bl	4074c4 <__retarget_lock_acquire_recursive>
  406dee:	e7e3      	b.n	406db8 <_fflush_r+0x1c>

00406df0 <_cleanup_r>:
  406df0:	4901      	ldr	r1, [pc, #4]	; (406df8 <_cleanup_r+0x8>)
  406df2:	f000 bb2b 	b.w	40744c <_fwalk_reent>
  406df6:	bf00      	nop
  406df8:	004082f9 	.word	0x004082f9

00406dfc <std.isra.0>:
  406dfc:	b510      	push	{r4, lr}
  406dfe:	2300      	movs	r3, #0
  406e00:	4604      	mov	r4, r0
  406e02:	8181      	strh	r1, [r0, #12]
  406e04:	81c2      	strh	r2, [r0, #14]
  406e06:	6003      	str	r3, [r0, #0]
  406e08:	6043      	str	r3, [r0, #4]
  406e0a:	6083      	str	r3, [r0, #8]
  406e0c:	6643      	str	r3, [r0, #100]	; 0x64
  406e0e:	6103      	str	r3, [r0, #16]
  406e10:	6143      	str	r3, [r0, #20]
  406e12:	6183      	str	r3, [r0, #24]
  406e14:	4619      	mov	r1, r3
  406e16:	2208      	movs	r2, #8
  406e18:	305c      	adds	r0, #92	; 0x5c
  406e1a:	f7fd f9db 	bl	4041d4 <memset>
  406e1e:	4807      	ldr	r0, [pc, #28]	; (406e3c <std.isra.0+0x40>)
  406e20:	4907      	ldr	r1, [pc, #28]	; (406e40 <std.isra.0+0x44>)
  406e22:	4a08      	ldr	r2, [pc, #32]	; (406e44 <std.isra.0+0x48>)
  406e24:	4b08      	ldr	r3, [pc, #32]	; (406e48 <std.isra.0+0x4c>)
  406e26:	6220      	str	r0, [r4, #32]
  406e28:	61e4      	str	r4, [r4, #28]
  406e2a:	6261      	str	r1, [r4, #36]	; 0x24
  406e2c:	62a2      	str	r2, [r4, #40]	; 0x28
  406e2e:	62e3      	str	r3, [r4, #44]	; 0x2c
  406e30:	f104 0058 	add.w	r0, r4, #88	; 0x58
  406e34:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  406e38:	f000 bb40 	b.w	4074bc <__retarget_lock_init_recursive>
  406e3c:	00408069 	.word	0x00408069
  406e40:	0040808d 	.word	0x0040808d
  406e44:	004080c9 	.word	0x004080c9
  406e48:	004080e9 	.word	0x004080e9

00406e4c <__sinit>:
  406e4c:	b510      	push	{r4, lr}
  406e4e:	4604      	mov	r4, r0
  406e50:	4812      	ldr	r0, [pc, #72]	; (406e9c <__sinit+0x50>)
  406e52:	f000 fb37 	bl	4074c4 <__retarget_lock_acquire_recursive>
  406e56:	6ba2      	ldr	r2, [r4, #56]	; 0x38
  406e58:	b9d2      	cbnz	r2, 406e90 <__sinit+0x44>
  406e5a:	f504 733b 	add.w	r3, r4, #748	; 0x2ec
  406e5e:	4810      	ldr	r0, [pc, #64]	; (406ea0 <__sinit+0x54>)
  406e60:	f8c4 32e8 	str.w	r3, [r4, #744]	; 0x2e8
  406e64:	2103      	movs	r1, #3
  406e66:	f8c4 22e0 	str.w	r2, [r4, #736]	; 0x2e0
  406e6a:	63e0      	str	r0, [r4, #60]	; 0x3c
  406e6c:	f8c4 12e4 	str.w	r1, [r4, #740]	; 0x2e4
  406e70:	6860      	ldr	r0, [r4, #4]
  406e72:	2104      	movs	r1, #4
  406e74:	f7ff ffc2 	bl	406dfc <std.isra.0>
  406e78:	2201      	movs	r2, #1
  406e7a:	2109      	movs	r1, #9
  406e7c:	68a0      	ldr	r0, [r4, #8]
  406e7e:	f7ff ffbd 	bl	406dfc <std.isra.0>
  406e82:	2202      	movs	r2, #2
  406e84:	2112      	movs	r1, #18
  406e86:	68e0      	ldr	r0, [r4, #12]
  406e88:	f7ff ffb8 	bl	406dfc <std.isra.0>
  406e8c:	2301      	movs	r3, #1
  406e8e:	63a3      	str	r3, [r4, #56]	; 0x38
  406e90:	4802      	ldr	r0, [pc, #8]	; (406e9c <__sinit+0x50>)
  406e92:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  406e96:	f000 bb17 	b.w	4074c8 <__retarget_lock_release_recursive>
  406e9a:	bf00      	nop
  406e9c:	20400cb8 	.word	0x20400cb8
  406ea0:	00406df1 	.word	0x00406df1

00406ea4 <__sfp_lock_acquire>:
  406ea4:	4801      	ldr	r0, [pc, #4]	; (406eac <__sfp_lock_acquire+0x8>)
  406ea6:	f000 bb0d 	b.w	4074c4 <__retarget_lock_acquire_recursive>
  406eaa:	bf00      	nop
  406eac:	20400ccc 	.word	0x20400ccc

00406eb0 <__sfp_lock_release>:
  406eb0:	4801      	ldr	r0, [pc, #4]	; (406eb8 <__sfp_lock_release+0x8>)
  406eb2:	f000 bb09 	b.w	4074c8 <__retarget_lock_release_recursive>
  406eb6:	bf00      	nop
  406eb8:	20400ccc 	.word	0x20400ccc

00406ebc <__libc_fini_array>:
  406ebc:	b538      	push	{r3, r4, r5, lr}
  406ebe:	4c0a      	ldr	r4, [pc, #40]	; (406ee8 <__libc_fini_array+0x2c>)
  406ec0:	4d0a      	ldr	r5, [pc, #40]	; (406eec <__libc_fini_array+0x30>)
  406ec2:	1b64      	subs	r4, r4, r5
  406ec4:	10a4      	asrs	r4, r4, #2
  406ec6:	d00a      	beq.n	406ede <__libc_fini_array+0x22>
  406ec8:	f104 4380 	add.w	r3, r4, #1073741824	; 0x40000000
  406ecc:	3b01      	subs	r3, #1
  406ece:	eb05 0583 	add.w	r5, r5, r3, lsl #2
  406ed2:	3c01      	subs	r4, #1
  406ed4:	f855 3904 	ldr.w	r3, [r5], #-4
  406ed8:	4798      	blx	r3
  406eda:	2c00      	cmp	r4, #0
  406edc:	d1f9      	bne.n	406ed2 <__libc_fini_array+0x16>
  406ede:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  406ee2:	f002 bc47 	b.w	409774 <_fini>
  406ee6:	bf00      	nop
  406ee8:	00409784 	.word	0x00409784
  406eec:	00409780 	.word	0x00409780

00406ef0 <_malloc_trim_r>:
  406ef0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  406ef2:	4f24      	ldr	r7, [pc, #144]	; (406f84 <_malloc_trim_r+0x94>)
  406ef4:	460c      	mov	r4, r1
  406ef6:	4606      	mov	r6, r0
  406ef8:	f7fd f9ba 	bl	404270 <__malloc_lock>
  406efc:	68bb      	ldr	r3, [r7, #8]
  406efe:	685d      	ldr	r5, [r3, #4]
  406f00:	f5c4 617e 	rsb	r1, r4, #4064	; 0xfe0
  406f04:	310f      	adds	r1, #15
  406f06:	f025 0503 	bic.w	r5, r5, #3
  406f0a:	4429      	add	r1, r5
  406f0c:	f421 617f 	bic.w	r1, r1, #4080	; 0xff0
  406f10:	f021 010f 	bic.w	r1, r1, #15
  406f14:	f5a1 5480 	sub.w	r4, r1, #4096	; 0x1000
  406f18:	f5b4 5f80 	cmp.w	r4, #4096	; 0x1000
  406f1c:	db07      	blt.n	406f2e <_malloc_trim_r+0x3e>
  406f1e:	2100      	movs	r1, #0
  406f20:	4630      	mov	r0, r6
  406f22:	f7fd fa1b 	bl	40435c <_sbrk_r>
  406f26:	68bb      	ldr	r3, [r7, #8]
  406f28:	442b      	add	r3, r5
  406f2a:	4298      	cmp	r0, r3
  406f2c:	d004      	beq.n	406f38 <_malloc_trim_r+0x48>
  406f2e:	4630      	mov	r0, r6
  406f30:	f7fd f9a4 	bl	40427c <__malloc_unlock>
  406f34:	2000      	movs	r0, #0
  406f36:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  406f38:	4261      	negs	r1, r4
  406f3a:	4630      	mov	r0, r6
  406f3c:	f7fd fa0e 	bl	40435c <_sbrk_r>
  406f40:	3001      	adds	r0, #1
  406f42:	d00d      	beq.n	406f60 <_malloc_trim_r+0x70>
  406f44:	4b10      	ldr	r3, [pc, #64]	; (406f88 <_malloc_trim_r+0x98>)
  406f46:	68ba      	ldr	r2, [r7, #8]
  406f48:	6819      	ldr	r1, [r3, #0]
  406f4a:	1b2d      	subs	r5, r5, r4
  406f4c:	f045 0501 	orr.w	r5, r5, #1
  406f50:	4630      	mov	r0, r6
  406f52:	1b09      	subs	r1, r1, r4
  406f54:	6055      	str	r5, [r2, #4]
  406f56:	6019      	str	r1, [r3, #0]
  406f58:	f7fd f990 	bl	40427c <__malloc_unlock>
  406f5c:	2001      	movs	r0, #1
  406f5e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  406f60:	2100      	movs	r1, #0
  406f62:	4630      	mov	r0, r6
  406f64:	f7fd f9fa 	bl	40435c <_sbrk_r>
  406f68:	68ba      	ldr	r2, [r7, #8]
  406f6a:	1a83      	subs	r3, r0, r2
  406f6c:	2b0f      	cmp	r3, #15
  406f6e:	ddde      	ble.n	406f2e <_malloc_trim_r+0x3e>
  406f70:	4c06      	ldr	r4, [pc, #24]	; (406f8c <_malloc_trim_r+0x9c>)
  406f72:	4905      	ldr	r1, [pc, #20]	; (406f88 <_malloc_trim_r+0x98>)
  406f74:	6824      	ldr	r4, [r4, #0]
  406f76:	f043 0301 	orr.w	r3, r3, #1
  406f7a:	1b00      	subs	r0, r0, r4
  406f7c:	6053      	str	r3, [r2, #4]
  406f7e:	6008      	str	r0, [r1, #0]
  406f80:	e7d5      	b.n	406f2e <_malloc_trim_r+0x3e>
  406f82:	bf00      	nop
  406f84:	20400438 	.word	0x20400438
  406f88:	20400b90 	.word	0x20400b90
  406f8c:	20400840 	.word	0x20400840

00406f90 <_free_r>:
  406f90:	2900      	cmp	r1, #0
  406f92:	d044      	beq.n	40701e <_free_r+0x8e>
  406f94:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  406f98:	460d      	mov	r5, r1
  406f9a:	4680      	mov	r8, r0
  406f9c:	f7fd f968 	bl	404270 <__malloc_lock>
  406fa0:	f855 7c04 	ldr.w	r7, [r5, #-4]
  406fa4:	4969      	ldr	r1, [pc, #420]	; (40714c <_free_r+0x1bc>)
  406fa6:	f027 0301 	bic.w	r3, r7, #1
  406faa:	f1a5 0408 	sub.w	r4, r5, #8
  406fae:	18e2      	adds	r2, r4, r3
  406fb0:	688e      	ldr	r6, [r1, #8]
  406fb2:	6850      	ldr	r0, [r2, #4]
  406fb4:	42b2      	cmp	r2, r6
  406fb6:	f020 0003 	bic.w	r0, r0, #3
  406fba:	d05e      	beq.n	40707a <_free_r+0xea>
  406fbc:	07fe      	lsls	r6, r7, #31
  406fbe:	6050      	str	r0, [r2, #4]
  406fc0:	d40b      	bmi.n	406fda <_free_r+0x4a>
  406fc2:	f855 7c08 	ldr.w	r7, [r5, #-8]
  406fc6:	1be4      	subs	r4, r4, r7
  406fc8:	f101 0e08 	add.w	lr, r1, #8
  406fcc:	68a5      	ldr	r5, [r4, #8]
  406fce:	4575      	cmp	r5, lr
  406fd0:	443b      	add	r3, r7
  406fd2:	d06d      	beq.n	4070b0 <_free_r+0x120>
  406fd4:	68e7      	ldr	r7, [r4, #12]
  406fd6:	60ef      	str	r7, [r5, #12]
  406fd8:	60bd      	str	r5, [r7, #8]
  406fda:	1815      	adds	r5, r2, r0
  406fdc:	686d      	ldr	r5, [r5, #4]
  406fde:	07ed      	lsls	r5, r5, #31
  406fe0:	d53e      	bpl.n	407060 <_free_r+0xd0>
  406fe2:	f043 0201 	orr.w	r2, r3, #1
  406fe6:	6062      	str	r2, [r4, #4]
  406fe8:	50e3      	str	r3, [r4, r3]
  406fea:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  406fee:	d217      	bcs.n	407020 <_free_r+0x90>
  406ff0:	08db      	lsrs	r3, r3, #3
  406ff2:	1c58      	adds	r0, r3, #1
  406ff4:	109a      	asrs	r2, r3, #2
  406ff6:	684d      	ldr	r5, [r1, #4]
  406ff8:	f851 7030 	ldr.w	r7, [r1, r0, lsl #3]
  406ffc:	60a7      	str	r7, [r4, #8]
  406ffe:	2301      	movs	r3, #1
  407000:	4093      	lsls	r3, r2
  407002:	eb01 02c0 	add.w	r2, r1, r0, lsl #3
  407006:	432b      	orrs	r3, r5
  407008:	3a08      	subs	r2, #8
  40700a:	60e2      	str	r2, [r4, #12]
  40700c:	604b      	str	r3, [r1, #4]
  40700e:	f841 4030 	str.w	r4, [r1, r0, lsl #3]
  407012:	60fc      	str	r4, [r7, #12]
  407014:	4640      	mov	r0, r8
  407016:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  40701a:	f7fd b92f 	b.w	40427c <__malloc_unlock>
  40701e:	4770      	bx	lr
  407020:	0a5a      	lsrs	r2, r3, #9
  407022:	2a04      	cmp	r2, #4
  407024:	d852      	bhi.n	4070cc <_free_r+0x13c>
  407026:	099a      	lsrs	r2, r3, #6
  407028:	f102 0739 	add.w	r7, r2, #57	; 0x39
  40702c:	00ff      	lsls	r7, r7, #3
  40702e:	f102 0538 	add.w	r5, r2, #56	; 0x38
  407032:	19c8      	adds	r0, r1, r7
  407034:	59ca      	ldr	r2, [r1, r7]
  407036:	3808      	subs	r0, #8
  407038:	4290      	cmp	r0, r2
  40703a:	d04f      	beq.n	4070dc <_free_r+0x14c>
  40703c:	6851      	ldr	r1, [r2, #4]
  40703e:	f021 0103 	bic.w	r1, r1, #3
  407042:	428b      	cmp	r3, r1
  407044:	d232      	bcs.n	4070ac <_free_r+0x11c>
  407046:	6892      	ldr	r2, [r2, #8]
  407048:	4290      	cmp	r0, r2
  40704a:	d1f7      	bne.n	40703c <_free_r+0xac>
  40704c:	68c3      	ldr	r3, [r0, #12]
  40704e:	60a0      	str	r0, [r4, #8]
  407050:	60e3      	str	r3, [r4, #12]
  407052:	609c      	str	r4, [r3, #8]
  407054:	60c4      	str	r4, [r0, #12]
  407056:	4640      	mov	r0, r8
  407058:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  40705c:	f7fd b90e 	b.w	40427c <__malloc_unlock>
  407060:	6895      	ldr	r5, [r2, #8]
  407062:	4f3b      	ldr	r7, [pc, #236]	; (407150 <_free_r+0x1c0>)
  407064:	42bd      	cmp	r5, r7
  407066:	4403      	add	r3, r0
  407068:	d040      	beq.n	4070ec <_free_r+0x15c>
  40706a:	68d0      	ldr	r0, [r2, #12]
  40706c:	60e8      	str	r0, [r5, #12]
  40706e:	f043 0201 	orr.w	r2, r3, #1
  407072:	6085      	str	r5, [r0, #8]
  407074:	6062      	str	r2, [r4, #4]
  407076:	50e3      	str	r3, [r4, r3]
  407078:	e7b7      	b.n	406fea <_free_r+0x5a>
  40707a:	07ff      	lsls	r7, r7, #31
  40707c:	4403      	add	r3, r0
  40707e:	d407      	bmi.n	407090 <_free_r+0x100>
  407080:	f855 2c08 	ldr.w	r2, [r5, #-8]
  407084:	1aa4      	subs	r4, r4, r2
  407086:	4413      	add	r3, r2
  407088:	68a0      	ldr	r0, [r4, #8]
  40708a:	68e2      	ldr	r2, [r4, #12]
  40708c:	60c2      	str	r2, [r0, #12]
  40708e:	6090      	str	r0, [r2, #8]
  407090:	4a30      	ldr	r2, [pc, #192]	; (407154 <_free_r+0x1c4>)
  407092:	6812      	ldr	r2, [r2, #0]
  407094:	f043 0001 	orr.w	r0, r3, #1
  407098:	4293      	cmp	r3, r2
  40709a:	6060      	str	r0, [r4, #4]
  40709c:	608c      	str	r4, [r1, #8]
  40709e:	d3b9      	bcc.n	407014 <_free_r+0x84>
  4070a0:	4b2d      	ldr	r3, [pc, #180]	; (407158 <_free_r+0x1c8>)
  4070a2:	4640      	mov	r0, r8
  4070a4:	6819      	ldr	r1, [r3, #0]
  4070a6:	f7ff ff23 	bl	406ef0 <_malloc_trim_r>
  4070aa:	e7b3      	b.n	407014 <_free_r+0x84>
  4070ac:	4610      	mov	r0, r2
  4070ae:	e7cd      	b.n	40704c <_free_r+0xbc>
  4070b0:	1811      	adds	r1, r2, r0
  4070b2:	6849      	ldr	r1, [r1, #4]
  4070b4:	07c9      	lsls	r1, r1, #31
  4070b6:	d444      	bmi.n	407142 <_free_r+0x1b2>
  4070b8:	6891      	ldr	r1, [r2, #8]
  4070ba:	68d2      	ldr	r2, [r2, #12]
  4070bc:	60ca      	str	r2, [r1, #12]
  4070be:	4403      	add	r3, r0
  4070c0:	f043 0001 	orr.w	r0, r3, #1
  4070c4:	6091      	str	r1, [r2, #8]
  4070c6:	6060      	str	r0, [r4, #4]
  4070c8:	50e3      	str	r3, [r4, r3]
  4070ca:	e7a3      	b.n	407014 <_free_r+0x84>
  4070cc:	2a14      	cmp	r2, #20
  4070ce:	d816      	bhi.n	4070fe <_free_r+0x16e>
  4070d0:	f102 075c 	add.w	r7, r2, #92	; 0x5c
  4070d4:	00ff      	lsls	r7, r7, #3
  4070d6:	f102 055b 	add.w	r5, r2, #91	; 0x5b
  4070da:	e7aa      	b.n	407032 <_free_r+0xa2>
  4070dc:	10aa      	asrs	r2, r5, #2
  4070de:	2301      	movs	r3, #1
  4070e0:	684d      	ldr	r5, [r1, #4]
  4070e2:	4093      	lsls	r3, r2
  4070e4:	432b      	orrs	r3, r5
  4070e6:	604b      	str	r3, [r1, #4]
  4070e8:	4603      	mov	r3, r0
  4070ea:	e7b0      	b.n	40704e <_free_r+0xbe>
  4070ec:	f043 0201 	orr.w	r2, r3, #1
  4070f0:	614c      	str	r4, [r1, #20]
  4070f2:	610c      	str	r4, [r1, #16]
  4070f4:	60e5      	str	r5, [r4, #12]
  4070f6:	60a5      	str	r5, [r4, #8]
  4070f8:	6062      	str	r2, [r4, #4]
  4070fa:	50e3      	str	r3, [r4, r3]
  4070fc:	e78a      	b.n	407014 <_free_r+0x84>
  4070fe:	2a54      	cmp	r2, #84	; 0x54
  407100:	d806      	bhi.n	407110 <_free_r+0x180>
  407102:	0b1a      	lsrs	r2, r3, #12
  407104:	f102 076f 	add.w	r7, r2, #111	; 0x6f
  407108:	00ff      	lsls	r7, r7, #3
  40710a:	f102 056e 	add.w	r5, r2, #110	; 0x6e
  40710e:	e790      	b.n	407032 <_free_r+0xa2>
  407110:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  407114:	d806      	bhi.n	407124 <_free_r+0x194>
  407116:	0bda      	lsrs	r2, r3, #15
  407118:	f102 0778 	add.w	r7, r2, #120	; 0x78
  40711c:	00ff      	lsls	r7, r7, #3
  40711e:	f102 0577 	add.w	r5, r2, #119	; 0x77
  407122:	e786      	b.n	407032 <_free_r+0xa2>
  407124:	f240 5054 	movw	r0, #1364	; 0x554
  407128:	4282      	cmp	r2, r0
  40712a:	d806      	bhi.n	40713a <_free_r+0x1aa>
  40712c:	0c9a      	lsrs	r2, r3, #18
  40712e:	f102 077d 	add.w	r7, r2, #125	; 0x7d
  407132:	00ff      	lsls	r7, r7, #3
  407134:	f102 057c 	add.w	r5, r2, #124	; 0x7c
  407138:	e77b      	b.n	407032 <_free_r+0xa2>
  40713a:	f44f 777e 	mov.w	r7, #1016	; 0x3f8
  40713e:	257e      	movs	r5, #126	; 0x7e
  407140:	e777      	b.n	407032 <_free_r+0xa2>
  407142:	f043 0101 	orr.w	r1, r3, #1
  407146:	6061      	str	r1, [r4, #4]
  407148:	6013      	str	r3, [r2, #0]
  40714a:	e763      	b.n	407014 <_free_r+0x84>
  40714c:	20400438 	.word	0x20400438
  407150:	20400440 	.word	0x20400440
  407154:	20400844 	.word	0x20400844
  407158:	20400bc0 	.word	0x20400bc0

0040715c <__sfvwrite_r>:
  40715c:	6893      	ldr	r3, [r2, #8]
  40715e:	2b00      	cmp	r3, #0
  407160:	d073      	beq.n	40724a <__sfvwrite_r+0xee>
  407162:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  407166:	898b      	ldrh	r3, [r1, #12]
  407168:	b083      	sub	sp, #12
  40716a:	460c      	mov	r4, r1
  40716c:	0719      	lsls	r1, r3, #28
  40716e:	9000      	str	r0, [sp, #0]
  407170:	4616      	mov	r6, r2
  407172:	d526      	bpl.n	4071c2 <__sfvwrite_r+0x66>
  407174:	6922      	ldr	r2, [r4, #16]
  407176:	b322      	cbz	r2, 4071c2 <__sfvwrite_r+0x66>
  407178:	f013 0002 	ands.w	r0, r3, #2
  40717c:	6835      	ldr	r5, [r6, #0]
  40717e:	d02c      	beq.n	4071da <__sfvwrite_r+0x7e>
  407180:	f04f 0900 	mov.w	r9, #0
  407184:	4fb0      	ldr	r7, [pc, #704]	; (407448 <__sfvwrite_r+0x2ec>)
  407186:	46c8      	mov	r8, r9
  407188:	46b2      	mov	sl, r6
  40718a:	45b8      	cmp	r8, r7
  40718c:	4643      	mov	r3, r8
  40718e:	464a      	mov	r2, r9
  407190:	bf28      	it	cs
  407192:	463b      	movcs	r3, r7
  407194:	9800      	ldr	r0, [sp, #0]
  407196:	f1b8 0f00 	cmp.w	r8, #0
  40719a:	d050      	beq.n	40723e <__sfvwrite_r+0xe2>
  40719c:	69e1      	ldr	r1, [r4, #28]
  40719e:	6a66      	ldr	r6, [r4, #36]	; 0x24
  4071a0:	47b0      	blx	r6
  4071a2:	2800      	cmp	r0, #0
  4071a4:	dd58      	ble.n	407258 <__sfvwrite_r+0xfc>
  4071a6:	f8da 3008 	ldr.w	r3, [sl, #8]
  4071aa:	1a1b      	subs	r3, r3, r0
  4071ac:	4481      	add	r9, r0
  4071ae:	eba8 0800 	sub.w	r8, r8, r0
  4071b2:	f8ca 3008 	str.w	r3, [sl, #8]
  4071b6:	2b00      	cmp	r3, #0
  4071b8:	d1e7      	bne.n	40718a <__sfvwrite_r+0x2e>
  4071ba:	2000      	movs	r0, #0
  4071bc:	b003      	add	sp, #12
  4071be:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4071c2:	4621      	mov	r1, r4
  4071c4:	9800      	ldr	r0, [sp, #0]
  4071c6:	f7fe fd17 	bl	405bf8 <__swsetup_r>
  4071ca:	2800      	cmp	r0, #0
  4071cc:	f040 8133 	bne.w	407436 <__sfvwrite_r+0x2da>
  4071d0:	89a3      	ldrh	r3, [r4, #12]
  4071d2:	6835      	ldr	r5, [r6, #0]
  4071d4:	f013 0002 	ands.w	r0, r3, #2
  4071d8:	d1d2      	bne.n	407180 <__sfvwrite_r+0x24>
  4071da:	f013 0901 	ands.w	r9, r3, #1
  4071de:	d145      	bne.n	40726c <__sfvwrite_r+0x110>
  4071e0:	464f      	mov	r7, r9
  4071e2:	9601      	str	r6, [sp, #4]
  4071e4:	b337      	cbz	r7, 407234 <__sfvwrite_r+0xd8>
  4071e6:	059a      	lsls	r2, r3, #22
  4071e8:	f8d4 8008 	ldr.w	r8, [r4, #8]
  4071ec:	f140 8083 	bpl.w	4072f6 <__sfvwrite_r+0x19a>
  4071f0:	4547      	cmp	r7, r8
  4071f2:	46c3      	mov	fp, r8
  4071f4:	f0c0 80ab 	bcc.w	40734e <__sfvwrite_r+0x1f2>
  4071f8:	f413 6f90 	tst.w	r3, #1152	; 0x480
  4071fc:	f040 80ac 	bne.w	407358 <__sfvwrite_r+0x1fc>
  407200:	6820      	ldr	r0, [r4, #0]
  407202:	46ba      	mov	sl, r7
  407204:	465a      	mov	r2, fp
  407206:	4649      	mov	r1, r9
  407208:	f000 fa2a 	bl	407660 <memmove>
  40720c:	68a2      	ldr	r2, [r4, #8]
  40720e:	6823      	ldr	r3, [r4, #0]
  407210:	eba2 0208 	sub.w	r2, r2, r8
  407214:	445b      	add	r3, fp
  407216:	60a2      	str	r2, [r4, #8]
  407218:	6023      	str	r3, [r4, #0]
  40721a:	9a01      	ldr	r2, [sp, #4]
  40721c:	6893      	ldr	r3, [r2, #8]
  40721e:	eba3 030a 	sub.w	r3, r3, sl
  407222:	44d1      	add	r9, sl
  407224:	eba7 070a 	sub.w	r7, r7, sl
  407228:	6093      	str	r3, [r2, #8]
  40722a:	2b00      	cmp	r3, #0
  40722c:	d0c5      	beq.n	4071ba <__sfvwrite_r+0x5e>
  40722e:	89a3      	ldrh	r3, [r4, #12]
  407230:	2f00      	cmp	r7, #0
  407232:	d1d8      	bne.n	4071e6 <__sfvwrite_r+0x8a>
  407234:	f8d5 9000 	ldr.w	r9, [r5]
  407238:	686f      	ldr	r7, [r5, #4]
  40723a:	3508      	adds	r5, #8
  40723c:	e7d2      	b.n	4071e4 <__sfvwrite_r+0x88>
  40723e:	f8d5 9000 	ldr.w	r9, [r5]
  407242:	f8d5 8004 	ldr.w	r8, [r5, #4]
  407246:	3508      	adds	r5, #8
  407248:	e79f      	b.n	40718a <__sfvwrite_r+0x2e>
  40724a:	2000      	movs	r0, #0
  40724c:	4770      	bx	lr
  40724e:	4621      	mov	r1, r4
  407250:	9800      	ldr	r0, [sp, #0]
  407252:	f7ff fda3 	bl	406d9c <_fflush_r>
  407256:	b370      	cbz	r0, 4072b6 <__sfvwrite_r+0x15a>
  407258:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  40725c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  407260:	f04f 30ff 	mov.w	r0, #4294967295
  407264:	81a3      	strh	r3, [r4, #12]
  407266:	b003      	add	sp, #12
  407268:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40726c:	4681      	mov	r9, r0
  40726e:	4633      	mov	r3, r6
  407270:	464e      	mov	r6, r9
  407272:	46a8      	mov	r8, r5
  407274:	469a      	mov	sl, r3
  407276:	464d      	mov	r5, r9
  407278:	b34e      	cbz	r6, 4072ce <__sfvwrite_r+0x172>
  40727a:	b380      	cbz	r0, 4072de <__sfvwrite_r+0x182>
  40727c:	6820      	ldr	r0, [r4, #0]
  40727e:	6923      	ldr	r3, [r4, #16]
  407280:	6962      	ldr	r2, [r4, #20]
  407282:	45b1      	cmp	r9, r6
  407284:	46cb      	mov	fp, r9
  407286:	bf28      	it	cs
  407288:	46b3      	movcs	fp, r6
  40728a:	4298      	cmp	r0, r3
  40728c:	465f      	mov	r7, fp
  40728e:	d904      	bls.n	40729a <__sfvwrite_r+0x13e>
  407290:	68a3      	ldr	r3, [r4, #8]
  407292:	4413      	add	r3, r2
  407294:	459b      	cmp	fp, r3
  407296:	f300 80a6 	bgt.w	4073e6 <__sfvwrite_r+0x28a>
  40729a:	4593      	cmp	fp, r2
  40729c:	db4b      	blt.n	407336 <__sfvwrite_r+0x1da>
  40729e:	4613      	mov	r3, r2
  4072a0:	6a67      	ldr	r7, [r4, #36]	; 0x24
  4072a2:	69e1      	ldr	r1, [r4, #28]
  4072a4:	9800      	ldr	r0, [sp, #0]
  4072a6:	462a      	mov	r2, r5
  4072a8:	47b8      	blx	r7
  4072aa:	1e07      	subs	r7, r0, #0
  4072ac:	ddd4      	ble.n	407258 <__sfvwrite_r+0xfc>
  4072ae:	ebb9 0907 	subs.w	r9, r9, r7
  4072b2:	d0cc      	beq.n	40724e <__sfvwrite_r+0xf2>
  4072b4:	2001      	movs	r0, #1
  4072b6:	f8da 3008 	ldr.w	r3, [sl, #8]
  4072ba:	1bdb      	subs	r3, r3, r7
  4072bc:	443d      	add	r5, r7
  4072be:	1bf6      	subs	r6, r6, r7
  4072c0:	f8ca 3008 	str.w	r3, [sl, #8]
  4072c4:	2b00      	cmp	r3, #0
  4072c6:	f43f af78 	beq.w	4071ba <__sfvwrite_r+0x5e>
  4072ca:	2e00      	cmp	r6, #0
  4072cc:	d1d5      	bne.n	40727a <__sfvwrite_r+0x11e>
  4072ce:	f108 0308 	add.w	r3, r8, #8
  4072d2:	e913 0060 	ldmdb	r3, {r5, r6}
  4072d6:	4698      	mov	r8, r3
  4072d8:	3308      	adds	r3, #8
  4072da:	2e00      	cmp	r6, #0
  4072dc:	d0f9      	beq.n	4072d2 <__sfvwrite_r+0x176>
  4072de:	4632      	mov	r2, r6
  4072e0:	210a      	movs	r1, #10
  4072e2:	4628      	mov	r0, r5
  4072e4:	f000 f96c 	bl	4075c0 <memchr>
  4072e8:	2800      	cmp	r0, #0
  4072ea:	f000 80a1 	beq.w	407430 <__sfvwrite_r+0x2d4>
  4072ee:	3001      	adds	r0, #1
  4072f0:	eba0 0905 	sub.w	r9, r0, r5
  4072f4:	e7c2      	b.n	40727c <__sfvwrite_r+0x120>
  4072f6:	6820      	ldr	r0, [r4, #0]
  4072f8:	6923      	ldr	r3, [r4, #16]
  4072fa:	4298      	cmp	r0, r3
  4072fc:	d802      	bhi.n	407304 <__sfvwrite_r+0x1a8>
  4072fe:	6963      	ldr	r3, [r4, #20]
  407300:	429f      	cmp	r7, r3
  407302:	d25d      	bcs.n	4073c0 <__sfvwrite_r+0x264>
  407304:	45b8      	cmp	r8, r7
  407306:	bf28      	it	cs
  407308:	46b8      	movcs	r8, r7
  40730a:	4642      	mov	r2, r8
  40730c:	4649      	mov	r1, r9
  40730e:	f000 f9a7 	bl	407660 <memmove>
  407312:	68a3      	ldr	r3, [r4, #8]
  407314:	6822      	ldr	r2, [r4, #0]
  407316:	eba3 0308 	sub.w	r3, r3, r8
  40731a:	4442      	add	r2, r8
  40731c:	60a3      	str	r3, [r4, #8]
  40731e:	6022      	str	r2, [r4, #0]
  407320:	b10b      	cbz	r3, 407326 <__sfvwrite_r+0x1ca>
  407322:	46c2      	mov	sl, r8
  407324:	e779      	b.n	40721a <__sfvwrite_r+0xbe>
  407326:	4621      	mov	r1, r4
  407328:	9800      	ldr	r0, [sp, #0]
  40732a:	f7ff fd37 	bl	406d9c <_fflush_r>
  40732e:	2800      	cmp	r0, #0
  407330:	d192      	bne.n	407258 <__sfvwrite_r+0xfc>
  407332:	46c2      	mov	sl, r8
  407334:	e771      	b.n	40721a <__sfvwrite_r+0xbe>
  407336:	465a      	mov	r2, fp
  407338:	4629      	mov	r1, r5
  40733a:	f000 f991 	bl	407660 <memmove>
  40733e:	68a2      	ldr	r2, [r4, #8]
  407340:	6823      	ldr	r3, [r4, #0]
  407342:	eba2 020b 	sub.w	r2, r2, fp
  407346:	445b      	add	r3, fp
  407348:	60a2      	str	r2, [r4, #8]
  40734a:	6023      	str	r3, [r4, #0]
  40734c:	e7af      	b.n	4072ae <__sfvwrite_r+0x152>
  40734e:	6820      	ldr	r0, [r4, #0]
  407350:	46b8      	mov	r8, r7
  407352:	46ba      	mov	sl, r7
  407354:	46bb      	mov	fp, r7
  407356:	e755      	b.n	407204 <__sfvwrite_r+0xa8>
  407358:	6962      	ldr	r2, [r4, #20]
  40735a:	6820      	ldr	r0, [r4, #0]
  40735c:	6921      	ldr	r1, [r4, #16]
  40735e:	eb02 0842 	add.w	r8, r2, r2, lsl #1
  407362:	eba0 0a01 	sub.w	sl, r0, r1
  407366:	eb08 78d8 	add.w	r8, r8, r8, lsr #31
  40736a:	f10a 0001 	add.w	r0, sl, #1
  40736e:	ea4f 0868 	mov.w	r8, r8, asr #1
  407372:	4438      	add	r0, r7
  407374:	4540      	cmp	r0, r8
  407376:	4642      	mov	r2, r8
  407378:	bf84      	itt	hi
  40737a:	4680      	movhi	r8, r0
  40737c:	4642      	movhi	r2, r8
  40737e:	055b      	lsls	r3, r3, #21
  407380:	d544      	bpl.n	40740c <__sfvwrite_r+0x2b0>
  407382:	4611      	mov	r1, r2
  407384:	9800      	ldr	r0, [sp, #0]
  407386:	f7fc fbdb 	bl	403b40 <_malloc_r>
  40738a:	4683      	mov	fp, r0
  40738c:	2800      	cmp	r0, #0
  40738e:	d055      	beq.n	40743c <__sfvwrite_r+0x2e0>
  407390:	4652      	mov	r2, sl
  407392:	6921      	ldr	r1, [r4, #16]
  407394:	f7fc fe84 	bl	4040a0 <memcpy>
  407398:	89a3      	ldrh	r3, [r4, #12]
  40739a:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
  40739e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  4073a2:	81a3      	strh	r3, [r4, #12]
  4073a4:	eb0b 000a 	add.w	r0, fp, sl
  4073a8:	eba8 030a 	sub.w	r3, r8, sl
  4073ac:	f8c4 b010 	str.w	fp, [r4, #16]
  4073b0:	f8c4 8014 	str.w	r8, [r4, #20]
  4073b4:	6020      	str	r0, [r4, #0]
  4073b6:	60a3      	str	r3, [r4, #8]
  4073b8:	46b8      	mov	r8, r7
  4073ba:	46ba      	mov	sl, r7
  4073bc:	46bb      	mov	fp, r7
  4073be:	e721      	b.n	407204 <__sfvwrite_r+0xa8>
  4073c0:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
  4073c4:	42b9      	cmp	r1, r7
  4073c6:	bf28      	it	cs
  4073c8:	4639      	movcs	r1, r7
  4073ca:	464a      	mov	r2, r9
  4073cc:	fb91 f1f3 	sdiv	r1, r1, r3
  4073d0:	9800      	ldr	r0, [sp, #0]
  4073d2:	6a66      	ldr	r6, [r4, #36]	; 0x24
  4073d4:	fb03 f301 	mul.w	r3, r3, r1
  4073d8:	69e1      	ldr	r1, [r4, #28]
  4073da:	47b0      	blx	r6
  4073dc:	f1b0 0a00 	subs.w	sl, r0, #0
  4073e0:	f73f af1b 	bgt.w	40721a <__sfvwrite_r+0xbe>
  4073e4:	e738      	b.n	407258 <__sfvwrite_r+0xfc>
  4073e6:	461a      	mov	r2, r3
  4073e8:	4629      	mov	r1, r5
  4073ea:	9301      	str	r3, [sp, #4]
  4073ec:	f000 f938 	bl	407660 <memmove>
  4073f0:	6822      	ldr	r2, [r4, #0]
  4073f2:	9b01      	ldr	r3, [sp, #4]
  4073f4:	9800      	ldr	r0, [sp, #0]
  4073f6:	441a      	add	r2, r3
  4073f8:	6022      	str	r2, [r4, #0]
  4073fa:	4621      	mov	r1, r4
  4073fc:	f7ff fcce 	bl	406d9c <_fflush_r>
  407400:	9b01      	ldr	r3, [sp, #4]
  407402:	2800      	cmp	r0, #0
  407404:	f47f af28 	bne.w	407258 <__sfvwrite_r+0xfc>
  407408:	461f      	mov	r7, r3
  40740a:	e750      	b.n	4072ae <__sfvwrite_r+0x152>
  40740c:	9800      	ldr	r0, [sp, #0]
  40740e:	f000 fc85 	bl	407d1c <_realloc_r>
  407412:	4683      	mov	fp, r0
  407414:	2800      	cmp	r0, #0
  407416:	d1c5      	bne.n	4073a4 <__sfvwrite_r+0x248>
  407418:	9d00      	ldr	r5, [sp, #0]
  40741a:	6921      	ldr	r1, [r4, #16]
  40741c:	4628      	mov	r0, r5
  40741e:	f7ff fdb7 	bl	406f90 <_free_r>
  407422:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  407426:	220c      	movs	r2, #12
  407428:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  40742c:	602a      	str	r2, [r5, #0]
  40742e:	e715      	b.n	40725c <__sfvwrite_r+0x100>
  407430:	f106 0901 	add.w	r9, r6, #1
  407434:	e722      	b.n	40727c <__sfvwrite_r+0x120>
  407436:	f04f 30ff 	mov.w	r0, #4294967295
  40743a:	e6bf      	b.n	4071bc <__sfvwrite_r+0x60>
  40743c:	9a00      	ldr	r2, [sp, #0]
  40743e:	230c      	movs	r3, #12
  407440:	6013      	str	r3, [r2, #0]
  407442:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  407446:	e709      	b.n	40725c <__sfvwrite_r+0x100>
  407448:	7ffffc00 	.word	0x7ffffc00

0040744c <_fwalk_reent>:
  40744c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  407450:	f510 7738 	adds.w	r7, r0, #736	; 0x2e0
  407454:	d01f      	beq.n	407496 <_fwalk_reent+0x4a>
  407456:	4688      	mov	r8, r1
  407458:	4606      	mov	r6, r0
  40745a:	f04f 0900 	mov.w	r9, #0
  40745e:	687d      	ldr	r5, [r7, #4]
  407460:	68bc      	ldr	r4, [r7, #8]
  407462:	3d01      	subs	r5, #1
  407464:	d411      	bmi.n	40748a <_fwalk_reent+0x3e>
  407466:	89a3      	ldrh	r3, [r4, #12]
  407468:	2b01      	cmp	r3, #1
  40746a:	f105 35ff 	add.w	r5, r5, #4294967295
  40746e:	d908      	bls.n	407482 <_fwalk_reent+0x36>
  407470:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
  407474:	3301      	adds	r3, #1
  407476:	4621      	mov	r1, r4
  407478:	4630      	mov	r0, r6
  40747a:	d002      	beq.n	407482 <_fwalk_reent+0x36>
  40747c:	47c0      	blx	r8
  40747e:	ea49 0900 	orr.w	r9, r9, r0
  407482:	1c6b      	adds	r3, r5, #1
  407484:	f104 0468 	add.w	r4, r4, #104	; 0x68
  407488:	d1ed      	bne.n	407466 <_fwalk_reent+0x1a>
  40748a:	683f      	ldr	r7, [r7, #0]
  40748c:	2f00      	cmp	r7, #0
  40748e:	d1e6      	bne.n	40745e <_fwalk_reent+0x12>
  407490:	4648      	mov	r0, r9
  407492:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  407496:	46b9      	mov	r9, r7
  407498:	4648      	mov	r0, r9
  40749a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  40749e:	bf00      	nop

004074a0 <_localeconv_r>:
  4074a0:	4a04      	ldr	r2, [pc, #16]	; (4074b4 <_localeconv_r+0x14>)
  4074a2:	4b05      	ldr	r3, [pc, #20]	; (4074b8 <_localeconv_r+0x18>)
  4074a4:	6812      	ldr	r2, [r2, #0]
  4074a6:	6b50      	ldr	r0, [r2, #52]	; 0x34
  4074a8:	2800      	cmp	r0, #0
  4074aa:	bf08      	it	eq
  4074ac:	4618      	moveq	r0, r3
  4074ae:	30f0      	adds	r0, #240	; 0xf0
  4074b0:	4770      	bx	lr
  4074b2:	bf00      	nop
  4074b4:	2040000c 	.word	0x2040000c
  4074b8:	2040084c 	.word	0x2040084c

004074bc <__retarget_lock_init_recursive>:
  4074bc:	4770      	bx	lr
  4074be:	bf00      	nop

004074c0 <__retarget_lock_close_recursive>:
  4074c0:	4770      	bx	lr
  4074c2:	bf00      	nop

004074c4 <__retarget_lock_acquire_recursive>:
  4074c4:	4770      	bx	lr
  4074c6:	bf00      	nop

004074c8 <__retarget_lock_release_recursive>:
  4074c8:	4770      	bx	lr
  4074ca:	bf00      	nop

004074cc <__swhatbuf_r>:
  4074cc:	b570      	push	{r4, r5, r6, lr}
  4074ce:	460c      	mov	r4, r1
  4074d0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  4074d4:	2900      	cmp	r1, #0
  4074d6:	b090      	sub	sp, #64	; 0x40
  4074d8:	4615      	mov	r5, r2
  4074da:	461e      	mov	r6, r3
  4074dc:	db14      	blt.n	407508 <__swhatbuf_r+0x3c>
  4074de:	aa01      	add	r2, sp, #4
  4074e0:	f000 fff0 	bl	4084c4 <_fstat_r>
  4074e4:	2800      	cmp	r0, #0
  4074e6:	db0f      	blt.n	407508 <__swhatbuf_r+0x3c>
  4074e8:	9a02      	ldr	r2, [sp, #8]
  4074ea:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
  4074ee:	f5a2 5200 	sub.w	r2, r2, #8192	; 0x2000
  4074f2:	fab2 f282 	clz	r2, r2
  4074f6:	0952      	lsrs	r2, r2, #5
  4074f8:	f44f 6380 	mov.w	r3, #1024	; 0x400
  4074fc:	f44f 6000 	mov.w	r0, #2048	; 0x800
  407500:	6032      	str	r2, [r6, #0]
  407502:	602b      	str	r3, [r5, #0]
  407504:	b010      	add	sp, #64	; 0x40
  407506:	bd70      	pop	{r4, r5, r6, pc}
  407508:	89a2      	ldrh	r2, [r4, #12]
  40750a:	2300      	movs	r3, #0
  40750c:	f012 0080 	ands.w	r0, r2, #128	; 0x80
  407510:	6033      	str	r3, [r6, #0]
  407512:	d004      	beq.n	40751e <__swhatbuf_r+0x52>
  407514:	2240      	movs	r2, #64	; 0x40
  407516:	4618      	mov	r0, r3
  407518:	602a      	str	r2, [r5, #0]
  40751a:	b010      	add	sp, #64	; 0x40
  40751c:	bd70      	pop	{r4, r5, r6, pc}
  40751e:	f44f 6380 	mov.w	r3, #1024	; 0x400
  407522:	602b      	str	r3, [r5, #0]
  407524:	b010      	add	sp, #64	; 0x40
  407526:	bd70      	pop	{r4, r5, r6, pc}

00407528 <__smakebuf_r>:
  407528:	898a      	ldrh	r2, [r1, #12]
  40752a:	0792      	lsls	r2, r2, #30
  40752c:	460b      	mov	r3, r1
  40752e:	d506      	bpl.n	40753e <__smakebuf_r+0x16>
  407530:	f101 0243 	add.w	r2, r1, #67	; 0x43
  407534:	2101      	movs	r1, #1
  407536:	601a      	str	r2, [r3, #0]
  407538:	611a      	str	r2, [r3, #16]
  40753a:	6159      	str	r1, [r3, #20]
  40753c:	4770      	bx	lr
  40753e:	b5f0      	push	{r4, r5, r6, r7, lr}
  407540:	b083      	sub	sp, #12
  407542:	ab01      	add	r3, sp, #4
  407544:	466a      	mov	r2, sp
  407546:	460c      	mov	r4, r1
  407548:	4606      	mov	r6, r0
  40754a:	f7ff ffbf 	bl	4074cc <__swhatbuf_r>
  40754e:	9900      	ldr	r1, [sp, #0]
  407550:	4605      	mov	r5, r0
  407552:	4630      	mov	r0, r6
  407554:	f7fc faf4 	bl	403b40 <_malloc_r>
  407558:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  40755c:	b1d8      	cbz	r0, 407596 <__smakebuf_r+0x6e>
  40755e:	9a01      	ldr	r2, [sp, #4]
  407560:	4f15      	ldr	r7, [pc, #84]	; (4075b8 <__smakebuf_r+0x90>)
  407562:	9900      	ldr	r1, [sp, #0]
  407564:	63f7      	str	r7, [r6, #60]	; 0x3c
  407566:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  40756a:	81a3      	strh	r3, [r4, #12]
  40756c:	6020      	str	r0, [r4, #0]
  40756e:	6120      	str	r0, [r4, #16]
  407570:	6161      	str	r1, [r4, #20]
  407572:	b91a      	cbnz	r2, 40757c <__smakebuf_r+0x54>
  407574:	432b      	orrs	r3, r5
  407576:	81a3      	strh	r3, [r4, #12]
  407578:	b003      	add	sp, #12
  40757a:	bdf0      	pop	{r4, r5, r6, r7, pc}
  40757c:	4630      	mov	r0, r6
  40757e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
  407582:	f000 ffb3 	bl	4084ec <_isatty_r>
  407586:	b1a0      	cbz	r0, 4075b2 <__smakebuf_r+0x8a>
  407588:	89a3      	ldrh	r3, [r4, #12]
  40758a:	f023 0303 	bic.w	r3, r3, #3
  40758e:	f043 0301 	orr.w	r3, r3, #1
  407592:	b21b      	sxth	r3, r3
  407594:	e7ee      	b.n	407574 <__smakebuf_r+0x4c>
  407596:	059a      	lsls	r2, r3, #22
  407598:	d4ee      	bmi.n	407578 <__smakebuf_r+0x50>
  40759a:	f023 0303 	bic.w	r3, r3, #3
  40759e:	f104 0243 	add.w	r2, r4, #67	; 0x43
  4075a2:	f043 0302 	orr.w	r3, r3, #2
  4075a6:	2101      	movs	r1, #1
  4075a8:	81a3      	strh	r3, [r4, #12]
  4075aa:	6022      	str	r2, [r4, #0]
  4075ac:	6122      	str	r2, [r4, #16]
  4075ae:	6161      	str	r1, [r4, #20]
  4075b0:	e7e2      	b.n	407578 <__smakebuf_r+0x50>
  4075b2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  4075b6:	e7dd      	b.n	407574 <__smakebuf_r+0x4c>
  4075b8:	00406df1 	.word	0x00406df1
  4075bc:	00000000 	.word	0x00000000

004075c0 <memchr>:
  4075c0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
  4075c4:	2a10      	cmp	r2, #16
  4075c6:	db2b      	blt.n	407620 <memchr+0x60>
  4075c8:	f010 0f07 	tst.w	r0, #7
  4075cc:	d008      	beq.n	4075e0 <memchr+0x20>
  4075ce:	f810 3b01 	ldrb.w	r3, [r0], #1
  4075d2:	3a01      	subs	r2, #1
  4075d4:	428b      	cmp	r3, r1
  4075d6:	d02d      	beq.n	407634 <memchr+0x74>
  4075d8:	f010 0f07 	tst.w	r0, #7
  4075dc:	b342      	cbz	r2, 407630 <memchr+0x70>
  4075de:	d1f6      	bne.n	4075ce <memchr+0xe>
  4075e0:	b4f0      	push	{r4, r5, r6, r7}
  4075e2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
  4075e6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
  4075ea:	f022 0407 	bic.w	r4, r2, #7
  4075ee:	f07f 0700 	mvns.w	r7, #0
  4075f2:	2300      	movs	r3, #0
  4075f4:	e8f0 5602 	ldrd	r5, r6, [r0], #8
  4075f8:	3c08      	subs	r4, #8
  4075fa:	ea85 0501 	eor.w	r5, r5, r1
  4075fe:	ea86 0601 	eor.w	r6, r6, r1
  407602:	fa85 f547 	uadd8	r5, r5, r7
  407606:	faa3 f587 	sel	r5, r3, r7
  40760a:	fa86 f647 	uadd8	r6, r6, r7
  40760e:	faa5 f687 	sel	r6, r5, r7
  407612:	b98e      	cbnz	r6, 407638 <memchr+0x78>
  407614:	d1ee      	bne.n	4075f4 <memchr+0x34>
  407616:	bcf0      	pop	{r4, r5, r6, r7}
  407618:	f001 01ff 	and.w	r1, r1, #255	; 0xff
  40761c:	f002 0207 	and.w	r2, r2, #7
  407620:	b132      	cbz	r2, 407630 <memchr+0x70>
  407622:	f810 3b01 	ldrb.w	r3, [r0], #1
  407626:	3a01      	subs	r2, #1
  407628:	ea83 0301 	eor.w	r3, r3, r1
  40762c:	b113      	cbz	r3, 407634 <memchr+0x74>
  40762e:	d1f8      	bne.n	407622 <memchr+0x62>
  407630:	2000      	movs	r0, #0
  407632:	4770      	bx	lr
  407634:	3801      	subs	r0, #1
  407636:	4770      	bx	lr
  407638:	2d00      	cmp	r5, #0
  40763a:	bf06      	itte	eq
  40763c:	4635      	moveq	r5, r6
  40763e:	3803      	subeq	r0, #3
  407640:	3807      	subne	r0, #7
  407642:	f015 0f01 	tst.w	r5, #1
  407646:	d107      	bne.n	407658 <memchr+0x98>
  407648:	3001      	adds	r0, #1
  40764a:	f415 7f80 	tst.w	r5, #256	; 0x100
  40764e:	bf02      	ittt	eq
  407650:	3001      	addeq	r0, #1
  407652:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
  407656:	3001      	addeq	r0, #1
  407658:	bcf0      	pop	{r4, r5, r6, r7}
  40765a:	3801      	subs	r0, #1
  40765c:	4770      	bx	lr
  40765e:	bf00      	nop

00407660 <memmove>:
  407660:	4288      	cmp	r0, r1
  407662:	b5f0      	push	{r4, r5, r6, r7, lr}
  407664:	d90d      	bls.n	407682 <memmove+0x22>
  407666:	188b      	adds	r3, r1, r2
  407668:	4298      	cmp	r0, r3
  40766a:	d20a      	bcs.n	407682 <memmove+0x22>
  40766c:	1884      	adds	r4, r0, r2
  40766e:	2a00      	cmp	r2, #0
  407670:	d051      	beq.n	407716 <memmove+0xb6>
  407672:	4622      	mov	r2, r4
  407674:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
  407678:	f802 4d01 	strb.w	r4, [r2, #-1]!
  40767c:	4299      	cmp	r1, r3
  40767e:	d1f9      	bne.n	407674 <memmove+0x14>
  407680:	bdf0      	pop	{r4, r5, r6, r7, pc}
  407682:	2a0f      	cmp	r2, #15
  407684:	d948      	bls.n	407718 <memmove+0xb8>
  407686:	ea41 0300 	orr.w	r3, r1, r0
  40768a:	079b      	lsls	r3, r3, #30
  40768c:	d146      	bne.n	40771c <memmove+0xbc>
  40768e:	f100 0410 	add.w	r4, r0, #16
  407692:	f101 0310 	add.w	r3, r1, #16
  407696:	4615      	mov	r5, r2
  407698:	f853 6c10 	ldr.w	r6, [r3, #-16]
  40769c:	f844 6c10 	str.w	r6, [r4, #-16]
  4076a0:	f853 6c0c 	ldr.w	r6, [r3, #-12]
  4076a4:	f844 6c0c 	str.w	r6, [r4, #-12]
  4076a8:	f853 6c08 	ldr.w	r6, [r3, #-8]
  4076ac:	f844 6c08 	str.w	r6, [r4, #-8]
  4076b0:	3d10      	subs	r5, #16
  4076b2:	f853 6c04 	ldr.w	r6, [r3, #-4]
  4076b6:	f844 6c04 	str.w	r6, [r4, #-4]
  4076ba:	2d0f      	cmp	r5, #15
  4076bc:	f103 0310 	add.w	r3, r3, #16
  4076c0:	f104 0410 	add.w	r4, r4, #16
  4076c4:	d8e8      	bhi.n	407698 <memmove+0x38>
  4076c6:	f1a2 0310 	sub.w	r3, r2, #16
  4076ca:	f023 030f 	bic.w	r3, r3, #15
  4076ce:	f002 0e0f 	and.w	lr, r2, #15
  4076d2:	3310      	adds	r3, #16
  4076d4:	f1be 0f03 	cmp.w	lr, #3
  4076d8:	4419      	add	r1, r3
  4076da:	4403      	add	r3, r0
  4076dc:	d921      	bls.n	407722 <memmove+0xc2>
  4076de:	1f1e      	subs	r6, r3, #4
  4076e0:	460d      	mov	r5, r1
  4076e2:	4674      	mov	r4, lr
  4076e4:	3c04      	subs	r4, #4
  4076e6:	f855 7b04 	ldr.w	r7, [r5], #4
  4076ea:	f846 7f04 	str.w	r7, [r6, #4]!
  4076ee:	2c03      	cmp	r4, #3
  4076f0:	d8f8      	bhi.n	4076e4 <memmove+0x84>
  4076f2:	f1ae 0404 	sub.w	r4, lr, #4
  4076f6:	f024 0403 	bic.w	r4, r4, #3
  4076fa:	3404      	adds	r4, #4
  4076fc:	4421      	add	r1, r4
  4076fe:	4423      	add	r3, r4
  407700:	f002 0203 	and.w	r2, r2, #3
  407704:	b162      	cbz	r2, 407720 <memmove+0xc0>
  407706:	3b01      	subs	r3, #1
  407708:	440a      	add	r2, r1
  40770a:	f811 4b01 	ldrb.w	r4, [r1], #1
  40770e:	f803 4f01 	strb.w	r4, [r3, #1]!
  407712:	428a      	cmp	r2, r1
  407714:	d1f9      	bne.n	40770a <memmove+0xaa>
  407716:	bdf0      	pop	{r4, r5, r6, r7, pc}
  407718:	4603      	mov	r3, r0
  40771a:	e7f3      	b.n	407704 <memmove+0xa4>
  40771c:	4603      	mov	r3, r0
  40771e:	e7f2      	b.n	407706 <memmove+0xa6>
  407720:	bdf0      	pop	{r4, r5, r6, r7, pc}
  407722:	4672      	mov	r2, lr
  407724:	e7ee      	b.n	407704 <memmove+0xa4>
  407726:	bf00      	nop

00407728 <_Balloc>:
  407728:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
  40772a:	b570      	push	{r4, r5, r6, lr}
  40772c:	4605      	mov	r5, r0
  40772e:	460c      	mov	r4, r1
  407730:	b14b      	cbz	r3, 407746 <_Balloc+0x1e>
  407732:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
  407736:	b180      	cbz	r0, 40775a <_Balloc+0x32>
  407738:	6802      	ldr	r2, [r0, #0]
  40773a:	f843 2024 	str.w	r2, [r3, r4, lsl #2]
  40773e:	2300      	movs	r3, #0
  407740:	6103      	str	r3, [r0, #16]
  407742:	60c3      	str	r3, [r0, #12]
  407744:	bd70      	pop	{r4, r5, r6, pc}
  407746:	2221      	movs	r2, #33	; 0x21
  407748:	2104      	movs	r1, #4
  40774a:	f000 fd93 	bl	408274 <_calloc_r>
  40774e:	64e8      	str	r0, [r5, #76]	; 0x4c
  407750:	4603      	mov	r3, r0
  407752:	2800      	cmp	r0, #0
  407754:	d1ed      	bne.n	407732 <_Balloc+0xa>
  407756:	2000      	movs	r0, #0
  407758:	bd70      	pop	{r4, r5, r6, pc}
  40775a:	2101      	movs	r1, #1
  40775c:	fa01 f604 	lsl.w	r6, r1, r4
  407760:	1d72      	adds	r2, r6, #5
  407762:	4628      	mov	r0, r5
  407764:	0092      	lsls	r2, r2, #2
  407766:	f000 fd85 	bl	408274 <_calloc_r>
  40776a:	2800      	cmp	r0, #0
  40776c:	d0f3      	beq.n	407756 <_Balloc+0x2e>
  40776e:	6044      	str	r4, [r0, #4]
  407770:	6086      	str	r6, [r0, #8]
  407772:	e7e4      	b.n	40773e <_Balloc+0x16>

00407774 <_Bfree>:
  407774:	b131      	cbz	r1, 407784 <_Bfree+0x10>
  407776:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
  407778:	684a      	ldr	r2, [r1, #4]
  40777a:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
  40777e:	6008      	str	r0, [r1, #0]
  407780:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  407784:	4770      	bx	lr
  407786:	bf00      	nop

00407788 <__multadd>:
  407788:	b5f0      	push	{r4, r5, r6, r7, lr}
  40778a:	690c      	ldr	r4, [r1, #16]
  40778c:	b083      	sub	sp, #12
  40778e:	460d      	mov	r5, r1
  407790:	4606      	mov	r6, r0
  407792:	f101 0e14 	add.w	lr, r1, #20
  407796:	2700      	movs	r7, #0
  407798:	f8de 0000 	ldr.w	r0, [lr]
  40779c:	b281      	uxth	r1, r0
  40779e:	fb02 3301 	mla	r3, r2, r1, r3
  4077a2:	0c01      	lsrs	r1, r0, #16
  4077a4:	0c18      	lsrs	r0, r3, #16
  4077a6:	fb02 0101 	mla	r1, r2, r1, r0
  4077aa:	b29b      	uxth	r3, r3
  4077ac:	3701      	adds	r7, #1
  4077ae:	eb03 4301 	add.w	r3, r3, r1, lsl #16
  4077b2:	42bc      	cmp	r4, r7
  4077b4:	f84e 3b04 	str.w	r3, [lr], #4
  4077b8:	ea4f 4311 	mov.w	r3, r1, lsr #16
  4077bc:	dcec      	bgt.n	407798 <__multadd+0x10>
  4077be:	b13b      	cbz	r3, 4077d0 <__multadd+0x48>
  4077c0:	68aa      	ldr	r2, [r5, #8]
  4077c2:	4294      	cmp	r4, r2
  4077c4:	da07      	bge.n	4077d6 <__multadd+0x4e>
  4077c6:	eb05 0284 	add.w	r2, r5, r4, lsl #2
  4077ca:	3401      	adds	r4, #1
  4077cc:	6153      	str	r3, [r2, #20]
  4077ce:	612c      	str	r4, [r5, #16]
  4077d0:	4628      	mov	r0, r5
  4077d2:	b003      	add	sp, #12
  4077d4:	bdf0      	pop	{r4, r5, r6, r7, pc}
  4077d6:	6869      	ldr	r1, [r5, #4]
  4077d8:	9301      	str	r3, [sp, #4]
  4077da:	3101      	adds	r1, #1
  4077dc:	4630      	mov	r0, r6
  4077de:	f7ff ffa3 	bl	407728 <_Balloc>
  4077e2:	692a      	ldr	r2, [r5, #16]
  4077e4:	3202      	adds	r2, #2
  4077e6:	f105 010c 	add.w	r1, r5, #12
  4077ea:	4607      	mov	r7, r0
  4077ec:	0092      	lsls	r2, r2, #2
  4077ee:	300c      	adds	r0, #12
  4077f0:	f7fc fc56 	bl	4040a0 <memcpy>
  4077f4:	6cf2      	ldr	r2, [r6, #76]	; 0x4c
  4077f6:	6869      	ldr	r1, [r5, #4]
  4077f8:	9b01      	ldr	r3, [sp, #4]
  4077fa:	f852 0021 	ldr.w	r0, [r2, r1, lsl #2]
  4077fe:	6028      	str	r0, [r5, #0]
  407800:	f842 5021 	str.w	r5, [r2, r1, lsl #2]
  407804:	463d      	mov	r5, r7
  407806:	e7de      	b.n	4077c6 <__multadd+0x3e>

00407808 <__hi0bits>:
  407808:	0c02      	lsrs	r2, r0, #16
  40780a:	0412      	lsls	r2, r2, #16
  40780c:	4603      	mov	r3, r0
  40780e:	b9b2      	cbnz	r2, 40783e <__hi0bits+0x36>
  407810:	0403      	lsls	r3, r0, #16
  407812:	2010      	movs	r0, #16
  407814:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
  407818:	bf04      	itt	eq
  40781a:	021b      	lsleq	r3, r3, #8
  40781c:	3008      	addeq	r0, #8
  40781e:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
  407822:	bf04      	itt	eq
  407824:	011b      	lsleq	r3, r3, #4
  407826:	3004      	addeq	r0, #4
  407828:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
  40782c:	bf04      	itt	eq
  40782e:	009b      	lsleq	r3, r3, #2
  407830:	3002      	addeq	r0, #2
  407832:	2b00      	cmp	r3, #0
  407834:	db02      	blt.n	40783c <__hi0bits+0x34>
  407836:	005b      	lsls	r3, r3, #1
  407838:	d403      	bmi.n	407842 <__hi0bits+0x3a>
  40783a:	2020      	movs	r0, #32
  40783c:	4770      	bx	lr
  40783e:	2000      	movs	r0, #0
  407840:	e7e8      	b.n	407814 <__hi0bits+0xc>
  407842:	3001      	adds	r0, #1
  407844:	4770      	bx	lr
  407846:	bf00      	nop

00407848 <__lo0bits>:
  407848:	6803      	ldr	r3, [r0, #0]
  40784a:	f013 0207 	ands.w	r2, r3, #7
  40784e:	4601      	mov	r1, r0
  407850:	d007      	beq.n	407862 <__lo0bits+0x1a>
  407852:	07da      	lsls	r2, r3, #31
  407854:	d421      	bmi.n	40789a <__lo0bits+0x52>
  407856:	0798      	lsls	r0, r3, #30
  407858:	d421      	bmi.n	40789e <__lo0bits+0x56>
  40785a:	089b      	lsrs	r3, r3, #2
  40785c:	600b      	str	r3, [r1, #0]
  40785e:	2002      	movs	r0, #2
  407860:	4770      	bx	lr
  407862:	b298      	uxth	r0, r3
  407864:	b198      	cbz	r0, 40788e <__lo0bits+0x46>
  407866:	4610      	mov	r0, r2
  407868:	f013 0fff 	tst.w	r3, #255	; 0xff
  40786c:	bf04      	itt	eq
  40786e:	0a1b      	lsreq	r3, r3, #8
  407870:	3008      	addeq	r0, #8
  407872:	071a      	lsls	r2, r3, #28
  407874:	bf04      	itt	eq
  407876:	091b      	lsreq	r3, r3, #4
  407878:	3004      	addeq	r0, #4
  40787a:	079a      	lsls	r2, r3, #30
  40787c:	bf04      	itt	eq
  40787e:	089b      	lsreq	r3, r3, #2
  407880:	3002      	addeq	r0, #2
  407882:	07da      	lsls	r2, r3, #31
  407884:	d407      	bmi.n	407896 <__lo0bits+0x4e>
  407886:	085b      	lsrs	r3, r3, #1
  407888:	d104      	bne.n	407894 <__lo0bits+0x4c>
  40788a:	2020      	movs	r0, #32
  40788c:	4770      	bx	lr
  40788e:	0c1b      	lsrs	r3, r3, #16
  407890:	2010      	movs	r0, #16
  407892:	e7e9      	b.n	407868 <__lo0bits+0x20>
  407894:	3001      	adds	r0, #1
  407896:	600b      	str	r3, [r1, #0]
  407898:	4770      	bx	lr
  40789a:	2000      	movs	r0, #0
  40789c:	4770      	bx	lr
  40789e:	085b      	lsrs	r3, r3, #1
  4078a0:	600b      	str	r3, [r1, #0]
  4078a2:	2001      	movs	r0, #1
  4078a4:	4770      	bx	lr
  4078a6:	bf00      	nop

004078a8 <__i2b>:
  4078a8:	b510      	push	{r4, lr}
  4078aa:	460c      	mov	r4, r1
  4078ac:	2101      	movs	r1, #1
  4078ae:	f7ff ff3b 	bl	407728 <_Balloc>
  4078b2:	2201      	movs	r2, #1
  4078b4:	6144      	str	r4, [r0, #20]
  4078b6:	6102      	str	r2, [r0, #16]
  4078b8:	bd10      	pop	{r4, pc}
  4078ba:	bf00      	nop

004078bc <__multiply>:
  4078bc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4078c0:	690c      	ldr	r4, [r1, #16]
  4078c2:	6915      	ldr	r5, [r2, #16]
  4078c4:	42ac      	cmp	r4, r5
  4078c6:	b083      	sub	sp, #12
  4078c8:	468b      	mov	fp, r1
  4078ca:	4616      	mov	r6, r2
  4078cc:	da04      	bge.n	4078d8 <__multiply+0x1c>
  4078ce:	4622      	mov	r2, r4
  4078d0:	46b3      	mov	fp, r6
  4078d2:	462c      	mov	r4, r5
  4078d4:	460e      	mov	r6, r1
  4078d6:	4615      	mov	r5, r2
  4078d8:	f8db 3008 	ldr.w	r3, [fp, #8]
  4078dc:	f8db 1004 	ldr.w	r1, [fp, #4]
  4078e0:	eb04 0805 	add.w	r8, r4, r5
  4078e4:	4598      	cmp	r8, r3
  4078e6:	bfc8      	it	gt
  4078e8:	3101      	addgt	r1, #1
  4078ea:	f7ff ff1d 	bl	407728 <_Balloc>
  4078ee:	f100 0914 	add.w	r9, r0, #20
  4078f2:	eb09 0a88 	add.w	sl, r9, r8, lsl #2
  4078f6:	45d1      	cmp	r9, sl
  4078f8:	9000      	str	r0, [sp, #0]
  4078fa:	d205      	bcs.n	407908 <__multiply+0x4c>
  4078fc:	464b      	mov	r3, r9
  4078fe:	2100      	movs	r1, #0
  407900:	f843 1b04 	str.w	r1, [r3], #4
  407904:	459a      	cmp	sl, r3
  407906:	d8fb      	bhi.n	407900 <__multiply+0x44>
  407908:	f106 0c14 	add.w	ip, r6, #20
  40790c:	eb0c 0385 	add.w	r3, ip, r5, lsl #2
  407910:	f10b 0b14 	add.w	fp, fp, #20
  407914:	459c      	cmp	ip, r3
  407916:	eb0b 0e84 	add.w	lr, fp, r4, lsl #2
  40791a:	d24c      	bcs.n	4079b6 <__multiply+0xfa>
  40791c:	f8cd a004 	str.w	sl, [sp, #4]
  407920:	469a      	mov	sl, r3
  407922:	f8dc 5000 	ldr.w	r5, [ip]
  407926:	b2af      	uxth	r7, r5
  407928:	b1ef      	cbz	r7, 407966 <__multiply+0xaa>
  40792a:	2100      	movs	r1, #0
  40792c:	464d      	mov	r5, r9
  40792e:	465e      	mov	r6, fp
  407930:	460c      	mov	r4, r1
  407932:	f856 2b04 	ldr.w	r2, [r6], #4
  407936:	6828      	ldr	r0, [r5, #0]
  407938:	b293      	uxth	r3, r2
  40793a:	b281      	uxth	r1, r0
  40793c:	fb07 1303 	mla	r3, r7, r3, r1
  407940:	0c12      	lsrs	r2, r2, #16
  407942:	0c01      	lsrs	r1, r0, #16
  407944:	4423      	add	r3, r4
  407946:	fb07 1102 	mla	r1, r7, r2, r1
  40794a:	eb01 4113 	add.w	r1, r1, r3, lsr #16
  40794e:	b29b      	uxth	r3, r3
  407950:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
  407954:	45b6      	cmp	lr, r6
  407956:	f845 3b04 	str.w	r3, [r5], #4
  40795a:	ea4f 4411 	mov.w	r4, r1, lsr #16
  40795e:	d8e8      	bhi.n	407932 <__multiply+0x76>
  407960:	602c      	str	r4, [r5, #0]
  407962:	f8dc 5000 	ldr.w	r5, [ip]
  407966:	0c2d      	lsrs	r5, r5, #16
  407968:	d01d      	beq.n	4079a6 <__multiply+0xea>
  40796a:	f8d9 3000 	ldr.w	r3, [r9]
  40796e:	4648      	mov	r0, r9
  407970:	461c      	mov	r4, r3
  407972:	4659      	mov	r1, fp
  407974:	2200      	movs	r2, #0
  407976:	880e      	ldrh	r6, [r1, #0]
  407978:	0c24      	lsrs	r4, r4, #16
  40797a:	fb05 4406 	mla	r4, r5, r6, r4
  40797e:	4422      	add	r2, r4
  407980:	b29b      	uxth	r3, r3
  407982:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
  407986:	f840 3b04 	str.w	r3, [r0], #4
  40798a:	f851 3b04 	ldr.w	r3, [r1], #4
  40798e:	6804      	ldr	r4, [r0, #0]
  407990:	0c1b      	lsrs	r3, r3, #16
  407992:	b2a6      	uxth	r6, r4
  407994:	fb05 6303 	mla	r3, r5, r3, r6
  407998:	eb03 4312 	add.w	r3, r3, r2, lsr #16
  40799c:	458e      	cmp	lr, r1
  40799e:	ea4f 4213 	mov.w	r2, r3, lsr #16
  4079a2:	d8e8      	bhi.n	407976 <__multiply+0xba>
  4079a4:	6003      	str	r3, [r0, #0]
  4079a6:	f10c 0c04 	add.w	ip, ip, #4
  4079aa:	45e2      	cmp	sl, ip
  4079ac:	f109 0904 	add.w	r9, r9, #4
  4079b0:	d8b7      	bhi.n	407922 <__multiply+0x66>
  4079b2:	f8dd a004 	ldr.w	sl, [sp, #4]
  4079b6:	f1b8 0f00 	cmp.w	r8, #0
  4079ba:	dd0b      	ble.n	4079d4 <__multiply+0x118>
  4079bc:	f85a 3c04 	ldr.w	r3, [sl, #-4]
  4079c0:	f1aa 0a04 	sub.w	sl, sl, #4
  4079c4:	b11b      	cbz	r3, 4079ce <__multiply+0x112>
  4079c6:	e005      	b.n	4079d4 <__multiply+0x118>
  4079c8:	f85a 3d04 	ldr.w	r3, [sl, #-4]!
  4079cc:	b913      	cbnz	r3, 4079d4 <__multiply+0x118>
  4079ce:	f1b8 0801 	subs.w	r8, r8, #1
  4079d2:	d1f9      	bne.n	4079c8 <__multiply+0x10c>
  4079d4:	9800      	ldr	r0, [sp, #0]
  4079d6:	f8c0 8010 	str.w	r8, [r0, #16]
  4079da:	b003      	add	sp, #12
  4079dc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

004079e0 <__pow5mult>:
  4079e0:	f012 0303 	ands.w	r3, r2, #3
  4079e4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4079e8:	4614      	mov	r4, r2
  4079ea:	4607      	mov	r7, r0
  4079ec:	d12e      	bne.n	407a4c <__pow5mult+0x6c>
  4079ee:	460d      	mov	r5, r1
  4079f0:	10a4      	asrs	r4, r4, #2
  4079f2:	d01c      	beq.n	407a2e <__pow5mult+0x4e>
  4079f4:	6cbe      	ldr	r6, [r7, #72]	; 0x48
  4079f6:	b396      	cbz	r6, 407a5e <__pow5mult+0x7e>
  4079f8:	07e3      	lsls	r3, r4, #31
  4079fa:	f04f 0800 	mov.w	r8, #0
  4079fe:	d406      	bmi.n	407a0e <__pow5mult+0x2e>
  407a00:	1064      	asrs	r4, r4, #1
  407a02:	d014      	beq.n	407a2e <__pow5mult+0x4e>
  407a04:	6830      	ldr	r0, [r6, #0]
  407a06:	b1a8      	cbz	r0, 407a34 <__pow5mult+0x54>
  407a08:	4606      	mov	r6, r0
  407a0a:	07e3      	lsls	r3, r4, #31
  407a0c:	d5f8      	bpl.n	407a00 <__pow5mult+0x20>
  407a0e:	4632      	mov	r2, r6
  407a10:	4629      	mov	r1, r5
  407a12:	4638      	mov	r0, r7
  407a14:	f7ff ff52 	bl	4078bc <__multiply>
  407a18:	b1b5      	cbz	r5, 407a48 <__pow5mult+0x68>
  407a1a:	686a      	ldr	r2, [r5, #4]
  407a1c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
  407a1e:	1064      	asrs	r4, r4, #1
  407a20:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
  407a24:	6029      	str	r1, [r5, #0]
  407a26:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
  407a2a:	4605      	mov	r5, r0
  407a2c:	d1ea      	bne.n	407a04 <__pow5mult+0x24>
  407a2e:	4628      	mov	r0, r5
  407a30:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  407a34:	4632      	mov	r2, r6
  407a36:	4631      	mov	r1, r6
  407a38:	4638      	mov	r0, r7
  407a3a:	f7ff ff3f 	bl	4078bc <__multiply>
  407a3e:	6030      	str	r0, [r6, #0]
  407a40:	f8c0 8000 	str.w	r8, [r0]
  407a44:	4606      	mov	r6, r0
  407a46:	e7e0      	b.n	407a0a <__pow5mult+0x2a>
  407a48:	4605      	mov	r5, r0
  407a4a:	e7d9      	b.n	407a00 <__pow5mult+0x20>
  407a4c:	1e5a      	subs	r2, r3, #1
  407a4e:	4d0b      	ldr	r5, [pc, #44]	; (407a7c <__pow5mult+0x9c>)
  407a50:	2300      	movs	r3, #0
  407a52:	f855 2022 	ldr.w	r2, [r5, r2, lsl #2]
  407a56:	f7ff fe97 	bl	407788 <__multadd>
  407a5a:	4605      	mov	r5, r0
  407a5c:	e7c8      	b.n	4079f0 <__pow5mult+0x10>
  407a5e:	2101      	movs	r1, #1
  407a60:	4638      	mov	r0, r7
  407a62:	f7ff fe61 	bl	407728 <_Balloc>
  407a66:	f240 2171 	movw	r1, #625	; 0x271
  407a6a:	2201      	movs	r2, #1
  407a6c:	2300      	movs	r3, #0
  407a6e:	6141      	str	r1, [r0, #20]
  407a70:	6102      	str	r2, [r0, #16]
  407a72:	4606      	mov	r6, r0
  407a74:	64b8      	str	r0, [r7, #72]	; 0x48
  407a76:	6003      	str	r3, [r0, #0]
  407a78:	e7be      	b.n	4079f8 <__pow5mult+0x18>
  407a7a:	bf00      	nop
  407a7c:	00409640 	.word	0x00409640

00407a80 <__lshift>:
  407a80:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  407a84:	4691      	mov	r9, r2
  407a86:	690a      	ldr	r2, [r1, #16]
  407a88:	688b      	ldr	r3, [r1, #8]
  407a8a:	ea4f 1469 	mov.w	r4, r9, asr #5
  407a8e:	eb04 0802 	add.w	r8, r4, r2
  407a92:	f108 0501 	add.w	r5, r8, #1
  407a96:	429d      	cmp	r5, r3
  407a98:	460e      	mov	r6, r1
  407a9a:	4607      	mov	r7, r0
  407a9c:	6849      	ldr	r1, [r1, #4]
  407a9e:	dd04      	ble.n	407aaa <__lshift+0x2a>
  407aa0:	005b      	lsls	r3, r3, #1
  407aa2:	429d      	cmp	r5, r3
  407aa4:	f101 0101 	add.w	r1, r1, #1
  407aa8:	dcfa      	bgt.n	407aa0 <__lshift+0x20>
  407aaa:	4638      	mov	r0, r7
  407aac:	f7ff fe3c 	bl	407728 <_Balloc>
  407ab0:	2c00      	cmp	r4, #0
  407ab2:	f100 0314 	add.w	r3, r0, #20
  407ab6:	dd06      	ble.n	407ac6 <__lshift+0x46>
  407ab8:	eb03 0284 	add.w	r2, r3, r4, lsl #2
  407abc:	2100      	movs	r1, #0
  407abe:	f843 1b04 	str.w	r1, [r3], #4
  407ac2:	429a      	cmp	r2, r3
  407ac4:	d1fb      	bne.n	407abe <__lshift+0x3e>
  407ac6:	6934      	ldr	r4, [r6, #16]
  407ac8:	f106 0114 	add.w	r1, r6, #20
  407acc:	f019 091f 	ands.w	r9, r9, #31
  407ad0:	eb01 0e84 	add.w	lr, r1, r4, lsl #2
  407ad4:	d01d      	beq.n	407b12 <__lshift+0x92>
  407ad6:	f1c9 0c20 	rsb	ip, r9, #32
  407ada:	2200      	movs	r2, #0
  407adc:	680c      	ldr	r4, [r1, #0]
  407ade:	fa04 f409 	lsl.w	r4, r4, r9
  407ae2:	4314      	orrs	r4, r2
  407ae4:	f843 4b04 	str.w	r4, [r3], #4
  407ae8:	f851 2b04 	ldr.w	r2, [r1], #4
  407aec:	458e      	cmp	lr, r1
  407aee:	fa22 f20c 	lsr.w	r2, r2, ip
  407af2:	d8f3      	bhi.n	407adc <__lshift+0x5c>
  407af4:	601a      	str	r2, [r3, #0]
  407af6:	b10a      	cbz	r2, 407afc <__lshift+0x7c>
  407af8:	f108 0502 	add.w	r5, r8, #2
  407afc:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
  407afe:	6872      	ldr	r2, [r6, #4]
  407b00:	3d01      	subs	r5, #1
  407b02:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
  407b06:	6105      	str	r5, [r0, #16]
  407b08:	6031      	str	r1, [r6, #0]
  407b0a:	f843 6022 	str.w	r6, [r3, r2, lsl #2]
  407b0e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  407b12:	3b04      	subs	r3, #4
  407b14:	f851 2b04 	ldr.w	r2, [r1], #4
  407b18:	f843 2f04 	str.w	r2, [r3, #4]!
  407b1c:	458e      	cmp	lr, r1
  407b1e:	d8f9      	bhi.n	407b14 <__lshift+0x94>
  407b20:	e7ec      	b.n	407afc <__lshift+0x7c>
  407b22:	bf00      	nop

00407b24 <__mcmp>:
  407b24:	b430      	push	{r4, r5}
  407b26:	690b      	ldr	r3, [r1, #16]
  407b28:	4605      	mov	r5, r0
  407b2a:	6900      	ldr	r0, [r0, #16]
  407b2c:	1ac0      	subs	r0, r0, r3
  407b2e:	d10f      	bne.n	407b50 <__mcmp+0x2c>
  407b30:	009b      	lsls	r3, r3, #2
  407b32:	3514      	adds	r5, #20
  407b34:	3114      	adds	r1, #20
  407b36:	4419      	add	r1, r3
  407b38:	442b      	add	r3, r5
  407b3a:	e001      	b.n	407b40 <__mcmp+0x1c>
  407b3c:	429d      	cmp	r5, r3
  407b3e:	d207      	bcs.n	407b50 <__mcmp+0x2c>
  407b40:	f853 4d04 	ldr.w	r4, [r3, #-4]!
  407b44:	f851 2d04 	ldr.w	r2, [r1, #-4]!
  407b48:	4294      	cmp	r4, r2
  407b4a:	d0f7      	beq.n	407b3c <__mcmp+0x18>
  407b4c:	d302      	bcc.n	407b54 <__mcmp+0x30>
  407b4e:	2001      	movs	r0, #1
  407b50:	bc30      	pop	{r4, r5}
  407b52:	4770      	bx	lr
  407b54:	f04f 30ff 	mov.w	r0, #4294967295
  407b58:	e7fa      	b.n	407b50 <__mcmp+0x2c>
  407b5a:	bf00      	nop

00407b5c <__mdiff>:
  407b5c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  407b60:	690f      	ldr	r7, [r1, #16]
  407b62:	460e      	mov	r6, r1
  407b64:	6911      	ldr	r1, [r2, #16]
  407b66:	1a7f      	subs	r7, r7, r1
  407b68:	2f00      	cmp	r7, #0
  407b6a:	4690      	mov	r8, r2
  407b6c:	d117      	bne.n	407b9e <__mdiff+0x42>
  407b6e:	0089      	lsls	r1, r1, #2
  407b70:	f106 0514 	add.w	r5, r6, #20
  407b74:	f102 0e14 	add.w	lr, r2, #20
  407b78:	186b      	adds	r3, r5, r1
  407b7a:	4471      	add	r1, lr
  407b7c:	e001      	b.n	407b82 <__mdiff+0x26>
  407b7e:	429d      	cmp	r5, r3
  407b80:	d25c      	bcs.n	407c3c <__mdiff+0xe0>
  407b82:	f853 2d04 	ldr.w	r2, [r3, #-4]!
  407b86:	f851 4d04 	ldr.w	r4, [r1, #-4]!
  407b8a:	42a2      	cmp	r2, r4
  407b8c:	d0f7      	beq.n	407b7e <__mdiff+0x22>
  407b8e:	d25e      	bcs.n	407c4e <__mdiff+0xf2>
  407b90:	4633      	mov	r3, r6
  407b92:	462c      	mov	r4, r5
  407b94:	4646      	mov	r6, r8
  407b96:	4675      	mov	r5, lr
  407b98:	4698      	mov	r8, r3
  407b9a:	2701      	movs	r7, #1
  407b9c:	e005      	b.n	407baa <__mdiff+0x4e>
  407b9e:	db58      	blt.n	407c52 <__mdiff+0xf6>
  407ba0:	f106 0514 	add.w	r5, r6, #20
  407ba4:	f108 0414 	add.w	r4, r8, #20
  407ba8:	2700      	movs	r7, #0
  407baa:	6871      	ldr	r1, [r6, #4]
  407bac:	f7ff fdbc 	bl	407728 <_Balloc>
  407bb0:	f8d8 3010 	ldr.w	r3, [r8, #16]
  407bb4:	6936      	ldr	r6, [r6, #16]
  407bb6:	60c7      	str	r7, [r0, #12]
  407bb8:	eb04 0c83 	add.w	ip, r4, r3, lsl #2
  407bbc:	46a6      	mov	lr, r4
  407bbe:	eb05 0786 	add.w	r7, r5, r6, lsl #2
  407bc2:	f100 0414 	add.w	r4, r0, #20
  407bc6:	2300      	movs	r3, #0
  407bc8:	f85e 1b04 	ldr.w	r1, [lr], #4
  407bcc:	f855 8b04 	ldr.w	r8, [r5], #4
  407bd0:	b28a      	uxth	r2, r1
  407bd2:	fa13 f388 	uxtah	r3, r3, r8
  407bd6:	0c09      	lsrs	r1, r1, #16
  407bd8:	1a9a      	subs	r2, r3, r2
  407bda:	ebc1 4318 	rsb	r3, r1, r8, lsr #16
  407bde:	eb03 4322 	add.w	r3, r3, r2, asr #16
  407be2:	b292      	uxth	r2, r2
  407be4:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
  407be8:	45f4      	cmp	ip, lr
  407bea:	f844 2b04 	str.w	r2, [r4], #4
  407bee:	ea4f 4323 	mov.w	r3, r3, asr #16
  407bf2:	d8e9      	bhi.n	407bc8 <__mdiff+0x6c>
  407bf4:	42af      	cmp	r7, r5
  407bf6:	d917      	bls.n	407c28 <__mdiff+0xcc>
  407bf8:	46a4      	mov	ip, r4
  407bfa:	46ae      	mov	lr, r5
  407bfc:	f85e 2b04 	ldr.w	r2, [lr], #4
  407c00:	fa13 f382 	uxtah	r3, r3, r2
  407c04:	1419      	asrs	r1, r3, #16
  407c06:	eb01 4112 	add.w	r1, r1, r2, lsr #16
  407c0a:	b29b      	uxth	r3, r3
  407c0c:	ea43 4201 	orr.w	r2, r3, r1, lsl #16
  407c10:	4577      	cmp	r7, lr
  407c12:	f84c 2b04 	str.w	r2, [ip], #4
  407c16:	ea4f 4321 	mov.w	r3, r1, asr #16
  407c1a:	d8ef      	bhi.n	407bfc <__mdiff+0xa0>
  407c1c:	43ed      	mvns	r5, r5
  407c1e:	442f      	add	r7, r5
  407c20:	f027 0703 	bic.w	r7, r7, #3
  407c24:	3704      	adds	r7, #4
  407c26:	443c      	add	r4, r7
  407c28:	3c04      	subs	r4, #4
  407c2a:	b922      	cbnz	r2, 407c36 <__mdiff+0xda>
  407c2c:	f854 3d04 	ldr.w	r3, [r4, #-4]!
  407c30:	3e01      	subs	r6, #1
  407c32:	2b00      	cmp	r3, #0
  407c34:	d0fa      	beq.n	407c2c <__mdiff+0xd0>
  407c36:	6106      	str	r6, [r0, #16]
  407c38:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  407c3c:	2100      	movs	r1, #0
  407c3e:	f7ff fd73 	bl	407728 <_Balloc>
  407c42:	2201      	movs	r2, #1
  407c44:	2300      	movs	r3, #0
  407c46:	6102      	str	r2, [r0, #16]
  407c48:	6143      	str	r3, [r0, #20]
  407c4a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  407c4e:	4674      	mov	r4, lr
  407c50:	e7ab      	b.n	407baa <__mdiff+0x4e>
  407c52:	4633      	mov	r3, r6
  407c54:	f106 0414 	add.w	r4, r6, #20
  407c58:	f102 0514 	add.w	r5, r2, #20
  407c5c:	4616      	mov	r6, r2
  407c5e:	2701      	movs	r7, #1
  407c60:	4698      	mov	r8, r3
  407c62:	e7a2      	b.n	407baa <__mdiff+0x4e>

00407c64 <__d2b>:
  407c64:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  407c68:	b082      	sub	sp, #8
  407c6a:	2101      	movs	r1, #1
  407c6c:	461c      	mov	r4, r3
  407c6e:	f3c3 570a 	ubfx	r7, r3, #20, #11
  407c72:	4615      	mov	r5, r2
  407c74:	9e08      	ldr	r6, [sp, #32]
  407c76:	f7ff fd57 	bl	407728 <_Balloc>
  407c7a:	f3c4 0413 	ubfx	r4, r4, #0, #20
  407c7e:	4680      	mov	r8, r0
  407c80:	b10f      	cbz	r7, 407c86 <__d2b+0x22>
  407c82:	f444 1480 	orr.w	r4, r4, #1048576	; 0x100000
  407c86:	9401      	str	r4, [sp, #4]
  407c88:	b31d      	cbz	r5, 407cd2 <__d2b+0x6e>
  407c8a:	a802      	add	r0, sp, #8
  407c8c:	f840 5d08 	str.w	r5, [r0, #-8]!
  407c90:	f7ff fdda 	bl	407848 <__lo0bits>
  407c94:	2800      	cmp	r0, #0
  407c96:	d134      	bne.n	407d02 <__d2b+0x9e>
  407c98:	e89d 000c 	ldmia.w	sp, {r2, r3}
  407c9c:	f8c8 2014 	str.w	r2, [r8, #20]
  407ca0:	2b00      	cmp	r3, #0
  407ca2:	bf0c      	ite	eq
  407ca4:	2101      	moveq	r1, #1
  407ca6:	2102      	movne	r1, #2
  407ca8:	f8c8 3018 	str.w	r3, [r8, #24]
  407cac:	f8c8 1010 	str.w	r1, [r8, #16]
  407cb0:	b9df      	cbnz	r7, 407cea <__d2b+0x86>
  407cb2:	eb08 0381 	add.w	r3, r8, r1, lsl #2
  407cb6:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
  407cba:	6030      	str	r0, [r6, #0]
  407cbc:	6918      	ldr	r0, [r3, #16]
  407cbe:	f7ff fda3 	bl	407808 <__hi0bits>
  407cc2:	9b09      	ldr	r3, [sp, #36]	; 0x24
  407cc4:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
  407cc8:	6018      	str	r0, [r3, #0]
  407cca:	4640      	mov	r0, r8
  407ccc:	b002      	add	sp, #8
  407cce:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  407cd2:	a801      	add	r0, sp, #4
  407cd4:	f7ff fdb8 	bl	407848 <__lo0bits>
  407cd8:	9b01      	ldr	r3, [sp, #4]
  407cda:	f8c8 3014 	str.w	r3, [r8, #20]
  407cde:	2101      	movs	r1, #1
  407ce0:	3020      	adds	r0, #32
  407ce2:	f8c8 1010 	str.w	r1, [r8, #16]
  407ce6:	2f00      	cmp	r7, #0
  407ce8:	d0e3      	beq.n	407cb2 <__d2b+0x4e>
  407cea:	9b09      	ldr	r3, [sp, #36]	; 0x24
  407cec:	f2a7 4733 	subw	r7, r7, #1075	; 0x433
  407cf0:	4407      	add	r7, r0
  407cf2:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
  407cf6:	6037      	str	r7, [r6, #0]
  407cf8:	6018      	str	r0, [r3, #0]
  407cfa:	4640      	mov	r0, r8
  407cfc:	b002      	add	sp, #8
  407cfe:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  407d02:	e89d 000a 	ldmia.w	sp, {r1, r3}
  407d06:	f1c0 0220 	rsb	r2, r0, #32
  407d0a:	fa03 f202 	lsl.w	r2, r3, r2
  407d0e:	430a      	orrs	r2, r1
  407d10:	40c3      	lsrs	r3, r0
  407d12:	9301      	str	r3, [sp, #4]
  407d14:	f8c8 2014 	str.w	r2, [r8, #20]
  407d18:	e7c2      	b.n	407ca0 <__d2b+0x3c>
  407d1a:	bf00      	nop

00407d1c <_realloc_r>:
  407d1c:	2900      	cmp	r1, #0
  407d1e:	f000 8095 	beq.w	407e4c <_realloc_r+0x130>
  407d22:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  407d26:	460d      	mov	r5, r1
  407d28:	4616      	mov	r6, r2
  407d2a:	b083      	sub	sp, #12
  407d2c:	4680      	mov	r8, r0
  407d2e:	f106 070b 	add.w	r7, r6, #11
  407d32:	f7fc fa9d 	bl	404270 <__malloc_lock>
  407d36:	f855 ec04 	ldr.w	lr, [r5, #-4]
  407d3a:	2f16      	cmp	r7, #22
  407d3c:	f02e 0403 	bic.w	r4, lr, #3
  407d40:	f1a5 0908 	sub.w	r9, r5, #8
  407d44:	d83c      	bhi.n	407dc0 <_realloc_r+0xa4>
  407d46:	2210      	movs	r2, #16
  407d48:	4617      	mov	r7, r2
  407d4a:	42be      	cmp	r6, r7
  407d4c:	d83d      	bhi.n	407dca <_realloc_r+0xae>
  407d4e:	4294      	cmp	r4, r2
  407d50:	da43      	bge.n	407dda <_realloc_r+0xbe>
  407d52:	4bc4      	ldr	r3, [pc, #784]	; (408064 <_realloc_r+0x348>)
  407d54:	6899      	ldr	r1, [r3, #8]
  407d56:	eb09 0004 	add.w	r0, r9, r4
  407d5a:	4288      	cmp	r0, r1
  407d5c:	f000 80b4 	beq.w	407ec8 <_realloc_r+0x1ac>
  407d60:	6843      	ldr	r3, [r0, #4]
  407d62:	f023 0101 	bic.w	r1, r3, #1
  407d66:	4401      	add	r1, r0
  407d68:	6849      	ldr	r1, [r1, #4]
  407d6a:	07c9      	lsls	r1, r1, #31
  407d6c:	d54c      	bpl.n	407e08 <_realloc_r+0xec>
  407d6e:	f01e 0f01 	tst.w	lr, #1
  407d72:	f000 809b 	beq.w	407eac <_realloc_r+0x190>
  407d76:	4631      	mov	r1, r6
  407d78:	4640      	mov	r0, r8
  407d7a:	f7fb fee1 	bl	403b40 <_malloc_r>
  407d7e:	4606      	mov	r6, r0
  407d80:	2800      	cmp	r0, #0
  407d82:	d03a      	beq.n	407dfa <_realloc_r+0xde>
  407d84:	f855 3c04 	ldr.w	r3, [r5, #-4]
  407d88:	f023 0301 	bic.w	r3, r3, #1
  407d8c:	444b      	add	r3, r9
  407d8e:	f1a0 0208 	sub.w	r2, r0, #8
  407d92:	429a      	cmp	r2, r3
  407d94:	f000 8121 	beq.w	407fda <_realloc_r+0x2be>
  407d98:	1f22      	subs	r2, r4, #4
  407d9a:	2a24      	cmp	r2, #36	; 0x24
  407d9c:	f200 8107 	bhi.w	407fae <_realloc_r+0x292>
  407da0:	2a13      	cmp	r2, #19
  407da2:	f200 80db 	bhi.w	407f5c <_realloc_r+0x240>
  407da6:	4603      	mov	r3, r0
  407da8:	462a      	mov	r2, r5
  407daa:	6811      	ldr	r1, [r2, #0]
  407dac:	6019      	str	r1, [r3, #0]
  407dae:	6851      	ldr	r1, [r2, #4]
  407db0:	6059      	str	r1, [r3, #4]
  407db2:	6892      	ldr	r2, [r2, #8]
  407db4:	609a      	str	r2, [r3, #8]
  407db6:	4629      	mov	r1, r5
  407db8:	4640      	mov	r0, r8
  407dba:	f7ff f8e9 	bl	406f90 <_free_r>
  407dbe:	e01c      	b.n	407dfa <_realloc_r+0xde>
  407dc0:	f027 0707 	bic.w	r7, r7, #7
  407dc4:	2f00      	cmp	r7, #0
  407dc6:	463a      	mov	r2, r7
  407dc8:	dabf      	bge.n	407d4a <_realloc_r+0x2e>
  407dca:	2600      	movs	r6, #0
  407dcc:	230c      	movs	r3, #12
  407dce:	4630      	mov	r0, r6
  407dd0:	f8c8 3000 	str.w	r3, [r8]
  407dd4:	b003      	add	sp, #12
  407dd6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  407dda:	462e      	mov	r6, r5
  407ddc:	1be3      	subs	r3, r4, r7
  407dde:	2b0f      	cmp	r3, #15
  407de0:	d81e      	bhi.n	407e20 <_realloc_r+0x104>
  407de2:	f8d9 3004 	ldr.w	r3, [r9, #4]
  407de6:	f003 0301 	and.w	r3, r3, #1
  407dea:	4323      	orrs	r3, r4
  407dec:	444c      	add	r4, r9
  407dee:	f8c9 3004 	str.w	r3, [r9, #4]
  407df2:	6863      	ldr	r3, [r4, #4]
  407df4:	f043 0301 	orr.w	r3, r3, #1
  407df8:	6063      	str	r3, [r4, #4]
  407dfa:	4640      	mov	r0, r8
  407dfc:	f7fc fa3e 	bl	40427c <__malloc_unlock>
  407e00:	4630      	mov	r0, r6
  407e02:	b003      	add	sp, #12
  407e04:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  407e08:	f023 0303 	bic.w	r3, r3, #3
  407e0c:	18e1      	adds	r1, r4, r3
  407e0e:	4291      	cmp	r1, r2
  407e10:	db1f      	blt.n	407e52 <_realloc_r+0x136>
  407e12:	68c3      	ldr	r3, [r0, #12]
  407e14:	6882      	ldr	r2, [r0, #8]
  407e16:	462e      	mov	r6, r5
  407e18:	60d3      	str	r3, [r2, #12]
  407e1a:	460c      	mov	r4, r1
  407e1c:	609a      	str	r2, [r3, #8]
  407e1e:	e7dd      	b.n	407ddc <_realloc_r+0xc0>
  407e20:	f8d9 2004 	ldr.w	r2, [r9, #4]
  407e24:	eb09 0107 	add.w	r1, r9, r7
  407e28:	f002 0201 	and.w	r2, r2, #1
  407e2c:	444c      	add	r4, r9
  407e2e:	f043 0301 	orr.w	r3, r3, #1
  407e32:	4317      	orrs	r7, r2
  407e34:	f8c9 7004 	str.w	r7, [r9, #4]
  407e38:	604b      	str	r3, [r1, #4]
  407e3a:	6863      	ldr	r3, [r4, #4]
  407e3c:	f043 0301 	orr.w	r3, r3, #1
  407e40:	3108      	adds	r1, #8
  407e42:	6063      	str	r3, [r4, #4]
  407e44:	4640      	mov	r0, r8
  407e46:	f7ff f8a3 	bl	406f90 <_free_r>
  407e4a:	e7d6      	b.n	407dfa <_realloc_r+0xde>
  407e4c:	4611      	mov	r1, r2
  407e4e:	f7fb be77 	b.w	403b40 <_malloc_r>
  407e52:	f01e 0f01 	tst.w	lr, #1
  407e56:	d18e      	bne.n	407d76 <_realloc_r+0x5a>
  407e58:	f855 1c08 	ldr.w	r1, [r5, #-8]
  407e5c:	eba9 0a01 	sub.w	sl, r9, r1
  407e60:	f8da 1004 	ldr.w	r1, [sl, #4]
  407e64:	f021 0103 	bic.w	r1, r1, #3
  407e68:	440b      	add	r3, r1
  407e6a:	4423      	add	r3, r4
  407e6c:	4293      	cmp	r3, r2
  407e6e:	db25      	blt.n	407ebc <_realloc_r+0x1a0>
  407e70:	68c2      	ldr	r2, [r0, #12]
  407e72:	6881      	ldr	r1, [r0, #8]
  407e74:	4656      	mov	r6, sl
  407e76:	60ca      	str	r2, [r1, #12]
  407e78:	6091      	str	r1, [r2, #8]
  407e7a:	f8da 100c 	ldr.w	r1, [sl, #12]
  407e7e:	f856 0f08 	ldr.w	r0, [r6, #8]!
  407e82:	1f22      	subs	r2, r4, #4
  407e84:	2a24      	cmp	r2, #36	; 0x24
  407e86:	60c1      	str	r1, [r0, #12]
  407e88:	6088      	str	r0, [r1, #8]
  407e8a:	f200 8094 	bhi.w	407fb6 <_realloc_r+0x29a>
  407e8e:	2a13      	cmp	r2, #19
  407e90:	d96f      	bls.n	407f72 <_realloc_r+0x256>
  407e92:	6829      	ldr	r1, [r5, #0]
  407e94:	f8ca 1008 	str.w	r1, [sl, #8]
  407e98:	6869      	ldr	r1, [r5, #4]
  407e9a:	f8ca 100c 	str.w	r1, [sl, #12]
  407e9e:	2a1b      	cmp	r2, #27
  407ea0:	f200 80a2 	bhi.w	407fe8 <_realloc_r+0x2cc>
  407ea4:	3508      	adds	r5, #8
  407ea6:	f10a 0210 	add.w	r2, sl, #16
  407eaa:	e063      	b.n	407f74 <_realloc_r+0x258>
  407eac:	f855 3c08 	ldr.w	r3, [r5, #-8]
  407eb0:	eba9 0a03 	sub.w	sl, r9, r3
  407eb4:	f8da 1004 	ldr.w	r1, [sl, #4]
  407eb8:	f021 0103 	bic.w	r1, r1, #3
  407ebc:	1863      	adds	r3, r4, r1
  407ebe:	4293      	cmp	r3, r2
  407ec0:	f6ff af59 	blt.w	407d76 <_realloc_r+0x5a>
  407ec4:	4656      	mov	r6, sl
  407ec6:	e7d8      	b.n	407e7a <_realloc_r+0x15e>
  407ec8:	6841      	ldr	r1, [r0, #4]
  407eca:	f021 0b03 	bic.w	fp, r1, #3
  407ece:	44a3      	add	fp, r4
  407ed0:	f107 0010 	add.w	r0, r7, #16
  407ed4:	4583      	cmp	fp, r0
  407ed6:	da56      	bge.n	407f86 <_realloc_r+0x26a>
  407ed8:	f01e 0f01 	tst.w	lr, #1
  407edc:	f47f af4b 	bne.w	407d76 <_realloc_r+0x5a>
  407ee0:	f855 1c08 	ldr.w	r1, [r5, #-8]
  407ee4:	eba9 0a01 	sub.w	sl, r9, r1
  407ee8:	f8da 1004 	ldr.w	r1, [sl, #4]
  407eec:	f021 0103 	bic.w	r1, r1, #3
  407ef0:	448b      	add	fp, r1
  407ef2:	4558      	cmp	r0, fp
  407ef4:	dce2      	bgt.n	407ebc <_realloc_r+0x1a0>
  407ef6:	4656      	mov	r6, sl
  407ef8:	f8da 100c 	ldr.w	r1, [sl, #12]
  407efc:	f856 0f08 	ldr.w	r0, [r6, #8]!
  407f00:	1f22      	subs	r2, r4, #4
  407f02:	2a24      	cmp	r2, #36	; 0x24
  407f04:	60c1      	str	r1, [r0, #12]
  407f06:	6088      	str	r0, [r1, #8]
  407f08:	f200 808f 	bhi.w	40802a <_realloc_r+0x30e>
  407f0c:	2a13      	cmp	r2, #19
  407f0e:	f240 808a 	bls.w	408026 <_realloc_r+0x30a>
  407f12:	6829      	ldr	r1, [r5, #0]
  407f14:	f8ca 1008 	str.w	r1, [sl, #8]
  407f18:	6869      	ldr	r1, [r5, #4]
  407f1a:	f8ca 100c 	str.w	r1, [sl, #12]
  407f1e:	2a1b      	cmp	r2, #27
  407f20:	f200 808a 	bhi.w	408038 <_realloc_r+0x31c>
  407f24:	3508      	adds	r5, #8
  407f26:	f10a 0210 	add.w	r2, sl, #16
  407f2a:	6829      	ldr	r1, [r5, #0]
  407f2c:	6011      	str	r1, [r2, #0]
  407f2e:	6869      	ldr	r1, [r5, #4]
  407f30:	6051      	str	r1, [r2, #4]
  407f32:	68a9      	ldr	r1, [r5, #8]
  407f34:	6091      	str	r1, [r2, #8]
  407f36:	eb0a 0107 	add.w	r1, sl, r7
  407f3a:	ebab 0207 	sub.w	r2, fp, r7
  407f3e:	f042 0201 	orr.w	r2, r2, #1
  407f42:	6099      	str	r1, [r3, #8]
  407f44:	604a      	str	r2, [r1, #4]
  407f46:	f8da 3004 	ldr.w	r3, [sl, #4]
  407f4a:	f003 0301 	and.w	r3, r3, #1
  407f4e:	431f      	orrs	r7, r3
  407f50:	4640      	mov	r0, r8
  407f52:	f8ca 7004 	str.w	r7, [sl, #4]
  407f56:	f7fc f991 	bl	40427c <__malloc_unlock>
  407f5a:	e751      	b.n	407e00 <_realloc_r+0xe4>
  407f5c:	682b      	ldr	r3, [r5, #0]
  407f5e:	6003      	str	r3, [r0, #0]
  407f60:	686b      	ldr	r3, [r5, #4]
  407f62:	6043      	str	r3, [r0, #4]
  407f64:	2a1b      	cmp	r2, #27
  407f66:	d82d      	bhi.n	407fc4 <_realloc_r+0x2a8>
  407f68:	f100 0308 	add.w	r3, r0, #8
  407f6c:	f105 0208 	add.w	r2, r5, #8
  407f70:	e71b      	b.n	407daa <_realloc_r+0x8e>
  407f72:	4632      	mov	r2, r6
  407f74:	6829      	ldr	r1, [r5, #0]
  407f76:	6011      	str	r1, [r2, #0]
  407f78:	6869      	ldr	r1, [r5, #4]
  407f7a:	6051      	str	r1, [r2, #4]
  407f7c:	68a9      	ldr	r1, [r5, #8]
  407f7e:	6091      	str	r1, [r2, #8]
  407f80:	461c      	mov	r4, r3
  407f82:	46d1      	mov	r9, sl
  407f84:	e72a      	b.n	407ddc <_realloc_r+0xc0>
  407f86:	eb09 0107 	add.w	r1, r9, r7
  407f8a:	ebab 0b07 	sub.w	fp, fp, r7
  407f8e:	f04b 0201 	orr.w	r2, fp, #1
  407f92:	6099      	str	r1, [r3, #8]
  407f94:	604a      	str	r2, [r1, #4]
  407f96:	f855 3c04 	ldr.w	r3, [r5, #-4]
  407f9a:	f003 0301 	and.w	r3, r3, #1
  407f9e:	431f      	orrs	r7, r3
  407fa0:	4640      	mov	r0, r8
  407fa2:	f845 7c04 	str.w	r7, [r5, #-4]
  407fa6:	f7fc f969 	bl	40427c <__malloc_unlock>
  407faa:	462e      	mov	r6, r5
  407fac:	e728      	b.n	407e00 <_realloc_r+0xe4>
  407fae:	4629      	mov	r1, r5
  407fb0:	f7ff fb56 	bl	407660 <memmove>
  407fb4:	e6ff      	b.n	407db6 <_realloc_r+0x9a>
  407fb6:	4629      	mov	r1, r5
  407fb8:	4630      	mov	r0, r6
  407fba:	461c      	mov	r4, r3
  407fbc:	46d1      	mov	r9, sl
  407fbe:	f7ff fb4f 	bl	407660 <memmove>
  407fc2:	e70b      	b.n	407ddc <_realloc_r+0xc0>
  407fc4:	68ab      	ldr	r3, [r5, #8]
  407fc6:	6083      	str	r3, [r0, #8]
  407fc8:	68eb      	ldr	r3, [r5, #12]
  407fca:	60c3      	str	r3, [r0, #12]
  407fcc:	2a24      	cmp	r2, #36	; 0x24
  407fce:	d017      	beq.n	408000 <_realloc_r+0x2e4>
  407fd0:	f100 0310 	add.w	r3, r0, #16
  407fd4:	f105 0210 	add.w	r2, r5, #16
  407fd8:	e6e7      	b.n	407daa <_realloc_r+0x8e>
  407fda:	f850 3c04 	ldr.w	r3, [r0, #-4]
  407fde:	f023 0303 	bic.w	r3, r3, #3
  407fe2:	441c      	add	r4, r3
  407fe4:	462e      	mov	r6, r5
  407fe6:	e6f9      	b.n	407ddc <_realloc_r+0xc0>
  407fe8:	68a9      	ldr	r1, [r5, #8]
  407fea:	f8ca 1010 	str.w	r1, [sl, #16]
  407fee:	68e9      	ldr	r1, [r5, #12]
  407ff0:	f8ca 1014 	str.w	r1, [sl, #20]
  407ff4:	2a24      	cmp	r2, #36	; 0x24
  407ff6:	d00c      	beq.n	408012 <_realloc_r+0x2f6>
  407ff8:	3510      	adds	r5, #16
  407ffa:	f10a 0218 	add.w	r2, sl, #24
  407ffe:	e7b9      	b.n	407f74 <_realloc_r+0x258>
  408000:	692b      	ldr	r3, [r5, #16]
  408002:	6103      	str	r3, [r0, #16]
  408004:	696b      	ldr	r3, [r5, #20]
  408006:	6143      	str	r3, [r0, #20]
  408008:	f105 0218 	add.w	r2, r5, #24
  40800c:	f100 0318 	add.w	r3, r0, #24
  408010:	e6cb      	b.n	407daa <_realloc_r+0x8e>
  408012:	692a      	ldr	r2, [r5, #16]
  408014:	f8ca 2018 	str.w	r2, [sl, #24]
  408018:	696a      	ldr	r2, [r5, #20]
  40801a:	f8ca 201c 	str.w	r2, [sl, #28]
  40801e:	3518      	adds	r5, #24
  408020:	f10a 0220 	add.w	r2, sl, #32
  408024:	e7a6      	b.n	407f74 <_realloc_r+0x258>
  408026:	4632      	mov	r2, r6
  408028:	e77f      	b.n	407f2a <_realloc_r+0x20e>
  40802a:	4629      	mov	r1, r5
  40802c:	4630      	mov	r0, r6
  40802e:	9301      	str	r3, [sp, #4]
  408030:	f7ff fb16 	bl	407660 <memmove>
  408034:	9b01      	ldr	r3, [sp, #4]
  408036:	e77e      	b.n	407f36 <_realloc_r+0x21a>
  408038:	68a9      	ldr	r1, [r5, #8]
  40803a:	f8ca 1010 	str.w	r1, [sl, #16]
  40803e:	68e9      	ldr	r1, [r5, #12]
  408040:	f8ca 1014 	str.w	r1, [sl, #20]
  408044:	2a24      	cmp	r2, #36	; 0x24
  408046:	d003      	beq.n	408050 <_realloc_r+0x334>
  408048:	3510      	adds	r5, #16
  40804a:	f10a 0218 	add.w	r2, sl, #24
  40804e:	e76c      	b.n	407f2a <_realloc_r+0x20e>
  408050:	692a      	ldr	r2, [r5, #16]
  408052:	f8ca 2018 	str.w	r2, [sl, #24]
  408056:	696a      	ldr	r2, [r5, #20]
  408058:	f8ca 201c 	str.w	r2, [sl, #28]
  40805c:	3518      	adds	r5, #24
  40805e:	f10a 0220 	add.w	r2, sl, #32
  408062:	e762      	b.n	407f2a <_realloc_r+0x20e>
  408064:	20400438 	.word	0x20400438

00408068 <__sread>:
  408068:	b510      	push	{r4, lr}
  40806a:	460c      	mov	r4, r1
  40806c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  408070:	f000 fa88 	bl	408584 <_read_r>
  408074:	2800      	cmp	r0, #0
  408076:	db03      	blt.n	408080 <__sread+0x18>
  408078:	6d23      	ldr	r3, [r4, #80]	; 0x50
  40807a:	4403      	add	r3, r0
  40807c:	6523      	str	r3, [r4, #80]	; 0x50
  40807e:	bd10      	pop	{r4, pc}
  408080:	89a3      	ldrh	r3, [r4, #12]
  408082:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
  408086:	81a3      	strh	r3, [r4, #12]
  408088:	bd10      	pop	{r4, pc}
  40808a:	bf00      	nop

0040808c <__swrite>:
  40808c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  408090:	4616      	mov	r6, r2
  408092:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
  408096:	461f      	mov	r7, r3
  408098:	05d3      	lsls	r3, r2, #23
  40809a:	460c      	mov	r4, r1
  40809c:	4605      	mov	r5, r0
  40809e:	d507      	bpl.n	4080b0 <__swrite+0x24>
  4080a0:	2200      	movs	r2, #0
  4080a2:	2302      	movs	r3, #2
  4080a4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  4080a8:	f000 fa40 	bl	40852c <_lseek_r>
  4080ac:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  4080b0:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
  4080b4:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
  4080b8:	81a2      	strh	r2, [r4, #12]
  4080ba:	463b      	mov	r3, r7
  4080bc:	4632      	mov	r2, r6
  4080be:	4628      	mov	r0, r5
  4080c0:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  4080c4:	f000 b85e 	b.w	408184 <_write_r>

004080c8 <__sseek>:
  4080c8:	b510      	push	{r4, lr}
  4080ca:	460c      	mov	r4, r1
  4080cc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  4080d0:	f000 fa2c 	bl	40852c <_lseek_r>
  4080d4:	89a3      	ldrh	r3, [r4, #12]
  4080d6:	1c42      	adds	r2, r0, #1
  4080d8:	bf0e      	itee	eq
  4080da:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
  4080de:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
  4080e2:	6520      	strne	r0, [r4, #80]	; 0x50
  4080e4:	81a3      	strh	r3, [r4, #12]
  4080e6:	bd10      	pop	{r4, pc}

004080e8 <__sclose>:
  4080e8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  4080ec:	f000 b8f2 	b.w	4082d4 <_close_r>

004080f0 <__sprint_r.part.0>:
  4080f0:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4080f4:	6e4b      	ldr	r3, [r1, #100]	; 0x64
  4080f6:	049c      	lsls	r4, r3, #18
  4080f8:	4693      	mov	fp, r2
  4080fa:	d52f      	bpl.n	40815c <__sprint_r.part.0+0x6c>
  4080fc:	6893      	ldr	r3, [r2, #8]
  4080fe:	6812      	ldr	r2, [r2, #0]
  408100:	b353      	cbz	r3, 408158 <__sprint_r.part.0+0x68>
  408102:	460e      	mov	r6, r1
  408104:	4607      	mov	r7, r0
  408106:	f102 0908 	add.w	r9, r2, #8
  40810a:	e919 0420 	ldmdb	r9, {r5, sl}
  40810e:	ea5f 089a 	movs.w	r8, sl, lsr #2
  408112:	d017      	beq.n	408144 <__sprint_r.part.0+0x54>
  408114:	3d04      	subs	r5, #4
  408116:	2400      	movs	r4, #0
  408118:	e001      	b.n	40811e <__sprint_r.part.0+0x2e>
  40811a:	45a0      	cmp	r8, r4
  40811c:	d010      	beq.n	408140 <__sprint_r.part.0+0x50>
  40811e:	4632      	mov	r2, r6
  408120:	f855 1f04 	ldr.w	r1, [r5, #4]!
  408124:	4638      	mov	r0, r7
  408126:	f000 f999 	bl	40845c <_fputwc_r>
  40812a:	1c43      	adds	r3, r0, #1
  40812c:	f104 0401 	add.w	r4, r4, #1
  408130:	d1f3      	bne.n	40811a <__sprint_r.part.0+0x2a>
  408132:	2300      	movs	r3, #0
  408134:	f8cb 3008 	str.w	r3, [fp, #8]
  408138:	f8cb 3004 	str.w	r3, [fp, #4]
  40813c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  408140:	f8db 3008 	ldr.w	r3, [fp, #8]
  408144:	f02a 0a03 	bic.w	sl, sl, #3
  408148:	eba3 030a 	sub.w	r3, r3, sl
  40814c:	f8cb 3008 	str.w	r3, [fp, #8]
  408150:	f109 0908 	add.w	r9, r9, #8
  408154:	2b00      	cmp	r3, #0
  408156:	d1d8      	bne.n	40810a <__sprint_r.part.0+0x1a>
  408158:	2000      	movs	r0, #0
  40815a:	e7ea      	b.n	408132 <__sprint_r.part.0+0x42>
  40815c:	f7fe fffe 	bl	40715c <__sfvwrite_r>
  408160:	2300      	movs	r3, #0
  408162:	f8cb 3008 	str.w	r3, [fp, #8]
  408166:	f8cb 3004 	str.w	r3, [fp, #4]
  40816a:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40816e:	bf00      	nop

00408170 <__sprint_r>:
  408170:	6893      	ldr	r3, [r2, #8]
  408172:	b10b      	cbz	r3, 408178 <__sprint_r+0x8>
  408174:	f7ff bfbc 	b.w	4080f0 <__sprint_r.part.0>
  408178:	b410      	push	{r4}
  40817a:	4618      	mov	r0, r3
  40817c:	6053      	str	r3, [r2, #4]
  40817e:	bc10      	pop	{r4}
  408180:	4770      	bx	lr
  408182:	bf00      	nop

00408184 <_write_r>:
  408184:	b570      	push	{r4, r5, r6, lr}
  408186:	460d      	mov	r5, r1
  408188:	4c08      	ldr	r4, [pc, #32]	; (4081ac <_write_r+0x28>)
  40818a:	4611      	mov	r1, r2
  40818c:	4606      	mov	r6, r0
  40818e:	461a      	mov	r2, r3
  408190:	4628      	mov	r0, r5
  408192:	2300      	movs	r3, #0
  408194:	6023      	str	r3, [r4, #0]
  408196:	f7f8 f8cb 	bl	400330 <_write>
  40819a:	1c43      	adds	r3, r0, #1
  40819c:	d000      	beq.n	4081a0 <_write_r+0x1c>
  40819e:	bd70      	pop	{r4, r5, r6, pc}
  4081a0:	6823      	ldr	r3, [r4, #0]
  4081a2:	2b00      	cmp	r3, #0
  4081a4:	d0fb      	beq.n	40819e <_write_r+0x1a>
  4081a6:	6033      	str	r3, [r6, #0]
  4081a8:	bd70      	pop	{r4, r5, r6, pc}
  4081aa:	bf00      	nop
  4081ac:	20400cd0 	.word	0x20400cd0

004081b0 <__register_exitproc>:
  4081b0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  4081b4:	4d2c      	ldr	r5, [pc, #176]	; (408268 <__register_exitproc+0xb8>)
  4081b6:	4606      	mov	r6, r0
  4081b8:	6828      	ldr	r0, [r5, #0]
  4081ba:	4698      	mov	r8, r3
  4081bc:	460f      	mov	r7, r1
  4081be:	4691      	mov	r9, r2
  4081c0:	f7ff f980 	bl	4074c4 <__retarget_lock_acquire_recursive>
  4081c4:	4b29      	ldr	r3, [pc, #164]	; (40826c <__register_exitproc+0xbc>)
  4081c6:	681c      	ldr	r4, [r3, #0]
  4081c8:	f8d4 3148 	ldr.w	r3, [r4, #328]	; 0x148
  4081cc:	2b00      	cmp	r3, #0
  4081ce:	d03e      	beq.n	40824e <__register_exitproc+0x9e>
  4081d0:	685a      	ldr	r2, [r3, #4]
  4081d2:	2a1f      	cmp	r2, #31
  4081d4:	dc1c      	bgt.n	408210 <__register_exitproc+0x60>
  4081d6:	f102 0e01 	add.w	lr, r2, #1
  4081da:	b176      	cbz	r6, 4081fa <__register_exitproc+0x4a>
  4081dc:	eb03 0182 	add.w	r1, r3, r2, lsl #2
  4081e0:	2401      	movs	r4, #1
  4081e2:	f8c1 9088 	str.w	r9, [r1, #136]	; 0x88
  4081e6:	f8d3 0188 	ldr.w	r0, [r3, #392]	; 0x188
  4081ea:	4094      	lsls	r4, r2
  4081ec:	4320      	orrs	r0, r4
  4081ee:	2e02      	cmp	r6, #2
  4081f0:	f8c3 0188 	str.w	r0, [r3, #392]	; 0x188
  4081f4:	f8c1 8108 	str.w	r8, [r1, #264]	; 0x108
  4081f8:	d023      	beq.n	408242 <__register_exitproc+0x92>
  4081fa:	3202      	adds	r2, #2
  4081fc:	f8c3 e004 	str.w	lr, [r3, #4]
  408200:	6828      	ldr	r0, [r5, #0]
  408202:	f843 7022 	str.w	r7, [r3, r2, lsl #2]
  408206:	f7ff f95f 	bl	4074c8 <__retarget_lock_release_recursive>
  40820a:	2000      	movs	r0, #0
  40820c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  408210:	4b17      	ldr	r3, [pc, #92]	; (408270 <__register_exitproc+0xc0>)
  408212:	b30b      	cbz	r3, 408258 <__register_exitproc+0xa8>
  408214:	f44f 70c8 	mov.w	r0, #400	; 0x190
  408218:	f7fb fc82 	bl	403b20 <malloc>
  40821c:	4603      	mov	r3, r0
  40821e:	b1d8      	cbz	r0, 408258 <__register_exitproc+0xa8>
  408220:	f8d4 2148 	ldr.w	r2, [r4, #328]	; 0x148
  408224:	6002      	str	r2, [r0, #0]
  408226:	2100      	movs	r1, #0
  408228:	6041      	str	r1, [r0, #4]
  40822a:	460a      	mov	r2, r1
  40822c:	f8c4 0148 	str.w	r0, [r4, #328]	; 0x148
  408230:	f04f 0e01 	mov.w	lr, #1
  408234:	f8c0 1188 	str.w	r1, [r0, #392]	; 0x188
  408238:	f8c0 118c 	str.w	r1, [r0, #396]	; 0x18c
  40823c:	2e00      	cmp	r6, #0
  40823e:	d0dc      	beq.n	4081fa <__register_exitproc+0x4a>
  408240:	e7cc      	b.n	4081dc <__register_exitproc+0x2c>
  408242:	f8d3 118c 	ldr.w	r1, [r3, #396]	; 0x18c
  408246:	430c      	orrs	r4, r1
  408248:	f8c3 418c 	str.w	r4, [r3, #396]	; 0x18c
  40824c:	e7d5      	b.n	4081fa <__register_exitproc+0x4a>
  40824e:	f504 73a6 	add.w	r3, r4, #332	; 0x14c
  408252:	f8c4 3148 	str.w	r3, [r4, #328]	; 0x148
  408256:	e7bb      	b.n	4081d0 <__register_exitproc+0x20>
  408258:	6828      	ldr	r0, [r5, #0]
  40825a:	f7ff f935 	bl	4074c8 <__retarget_lock_release_recursive>
  40825e:	f04f 30ff 	mov.w	r0, #4294967295
  408262:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  408266:	bf00      	nop
  408268:	20400848 	.word	0x20400848
  40826c:	004094d0 	.word	0x004094d0
  408270:	00403b21 	.word	0x00403b21

00408274 <_calloc_r>:
  408274:	b510      	push	{r4, lr}
  408276:	fb02 f101 	mul.w	r1, r2, r1
  40827a:	f7fb fc61 	bl	403b40 <_malloc_r>
  40827e:	4604      	mov	r4, r0
  408280:	b1d8      	cbz	r0, 4082ba <_calloc_r+0x46>
  408282:	f850 2c04 	ldr.w	r2, [r0, #-4]
  408286:	f022 0203 	bic.w	r2, r2, #3
  40828a:	3a04      	subs	r2, #4
  40828c:	2a24      	cmp	r2, #36	; 0x24
  40828e:	d818      	bhi.n	4082c2 <_calloc_r+0x4e>
  408290:	2a13      	cmp	r2, #19
  408292:	d914      	bls.n	4082be <_calloc_r+0x4a>
  408294:	2300      	movs	r3, #0
  408296:	2a1b      	cmp	r2, #27
  408298:	6003      	str	r3, [r0, #0]
  40829a:	6043      	str	r3, [r0, #4]
  40829c:	d916      	bls.n	4082cc <_calloc_r+0x58>
  40829e:	2a24      	cmp	r2, #36	; 0x24
  4082a0:	6083      	str	r3, [r0, #8]
  4082a2:	60c3      	str	r3, [r0, #12]
  4082a4:	bf11      	iteee	ne
  4082a6:	f100 0210 	addne.w	r2, r0, #16
  4082aa:	6103      	streq	r3, [r0, #16]
  4082ac:	6143      	streq	r3, [r0, #20]
  4082ae:	f100 0218 	addeq.w	r2, r0, #24
  4082b2:	2300      	movs	r3, #0
  4082b4:	6013      	str	r3, [r2, #0]
  4082b6:	6053      	str	r3, [r2, #4]
  4082b8:	6093      	str	r3, [r2, #8]
  4082ba:	4620      	mov	r0, r4
  4082bc:	bd10      	pop	{r4, pc}
  4082be:	4602      	mov	r2, r0
  4082c0:	e7f7      	b.n	4082b2 <_calloc_r+0x3e>
  4082c2:	2100      	movs	r1, #0
  4082c4:	f7fb ff86 	bl	4041d4 <memset>
  4082c8:	4620      	mov	r0, r4
  4082ca:	bd10      	pop	{r4, pc}
  4082cc:	f100 0208 	add.w	r2, r0, #8
  4082d0:	e7ef      	b.n	4082b2 <_calloc_r+0x3e>
  4082d2:	bf00      	nop

004082d4 <_close_r>:
  4082d4:	b538      	push	{r3, r4, r5, lr}
  4082d6:	4c07      	ldr	r4, [pc, #28]	; (4082f4 <_close_r+0x20>)
  4082d8:	2300      	movs	r3, #0
  4082da:	4605      	mov	r5, r0
  4082dc:	4608      	mov	r0, r1
  4082de:	6023      	str	r3, [r4, #0]
  4082e0:	f7f8 ff22 	bl	401128 <_close>
  4082e4:	1c43      	adds	r3, r0, #1
  4082e6:	d000      	beq.n	4082ea <_close_r+0x16>
  4082e8:	bd38      	pop	{r3, r4, r5, pc}
  4082ea:	6823      	ldr	r3, [r4, #0]
  4082ec:	2b00      	cmp	r3, #0
  4082ee:	d0fb      	beq.n	4082e8 <_close_r+0x14>
  4082f0:	602b      	str	r3, [r5, #0]
  4082f2:	bd38      	pop	{r3, r4, r5, pc}
  4082f4:	20400cd0 	.word	0x20400cd0

004082f8 <_fclose_r>:
  4082f8:	b570      	push	{r4, r5, r6, lr}
  4082fa:	b159      	cbz	r1, 408314 <_fclose_r+0x1c>
  4082fc:	4605      	mov	r5, r0
  4082fe:	460c      	mov	r4, r1
  408300:	b110      	cbz	r0, 408308 <_fclose_r+0x10>
  408302:	6b83      	ldr	r3, [r0, #56]	; 0x38
  408304:	2b00      	cmp	r3, #0
  408306:	d03c      	beq.n	408382 <_fclose_r+0x8a>
  408308:	6e63      	ldr	r3, [r4, #100]	; 0x64
  40830a:	07d8      	lsls	r0, r3, #31
  40830c:	d505      	bpl.n	40831a <_fclose_r+0x22>
  40830e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  408312:	b92b      	cbnz	r3, 408320 <_fclose_r+0x28>
  408314:	2600      	movs	r6, #0
  408316:	4630      	mov	r0, r6
  408318:	bd70      	pop	{r4, r5, r6, pc}
  40831a:	89a3      	ldrh	r3, [r4, #12]
  40831c:	0599      	lsls	r1, r3, #22
  40831e:	d53c      	bpl.n	40839a <_fclose_r+0xa2>
  408320:	4621      	mov	r1, r4
  408322:	4628      	mov	r0, r5
  408324:	f7fe fc9a 	bl	406c5c <__sflush_r>
  408328:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
  40832a:	4606      	mov	r6, r0
  40832c:	b133      	cbz	r3, 40833c <_fclose_r+0x44>
  40832e:	69e1      	ldr	r1, [r4, #28]
  408330:	4628      	mov	r0, r5
  408332:	4798      	blx	r3
  408334:	2800      	cmp	r0, #0
  408336:	bfb8      	it	lt
  408338:	f04f 36ff 	movlt.w	r6, #4294967295
  40833c:	89a3      	ldrh	r3, [r4, #12]
  40833e:	061a      	lsls	r2, r3, #24
  408340:	d422      	bmi.n	408388 <_fclose_r+0x90>
  408342:	6b21      	ldr	r1, [r4, #48]	; 0x30
  408344:	b141      	cbz	r1, 408358 <_fclose_r+0x60>
  408346:	f104 0340 	add.w	r3, r4, #64	; 0x40
  40834a:	4299      	cmp	r1, r3
  40834c:	d002      	beq.n	408354 <_fclose_r+0x5c>
  40834e:	4628      	mov	r0, r5
  408350:	f7fe fe1e 	bl	406f90 <_free_r>
  408354:	2300      	movs	r3, #0
  408356:	6323      	str	r3, [r4, #48]	; 0x30
  408358:	6c61      	ldr	r1, [r4, #68]	; 0x44
  40835a:	b121      	cbz	r1, 408366 <_fclose_r+0x6e>
  40835c:	4628      	mov	r0, r5
  40835e:	f7fe fe17 	bl	406f90 <_free_r>
  408362:	2300      	movs	r3, #0
  408364:	6463      	str	r3, [r4, #68]	; 0x44
  408366:	f7fe fd9d 	bl	406ea4 <__sfp_lock_acquire>
  40836a:	6e63      	ldr	r3, [r4, #100]	; 0x64
  40836c:	2200      	movs	r2, #0
  40836e:	07db      	lsls	r3, r3, #31
  408370:	81a2      	strh	r2, [r4, #12]
  408372:	d50e      	bpl.n	408392 <_fclose_r+0x9a>
  408374:	6da0      	ldr	r0, [r4, #88]	; 0x58
  408376:	f7ff f8a3 	bl	4074c0 <__retarget_lock_close_recursive>
  40837a:	f7fe fd99 	bl	406eb0 <__sfp_lock_release>
  40837e:	4630      	mov	r0, r6
  408380:	bd70      	pop	{r4, r5, r6, pc}
  408382:	f7fe fd63 	bl	406e4c <__sinit>
  408386:	e7bf      	b.n	408308 <_fclose_r+0x10>
  408388:	6921      	ldr	r1, [r4, #16]
  40838a:	4628      	mov	r0, r5
  40838c:	f7fe fe00 	bl	406f90 <_free_r>
  408390:	e7d7      	b.n	408342 <_fclose_r+0x4a>
  408392:	6da0      	ldr	r0, [r4, #88]	; 0x58
  408394:	f7ff f898 	bl	4074c8 <__retarget_lock_release_recursive>
  408398:	e7ec      	b.n	408374 <_fclose_r+0x7c>
  40839a:	6da0      	ldr	r0, [r4, #88]	; 0x58
  40839c:	f7ff f892 	bl	4074c4 <__retarget_lock_acquire_recursive>
  4083a0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  4083a4:	2b00      	cmp	r3, #0
  4083a6:	d1bb      	bne.n	408320 <_fclose_r+0x28>
  4083a8:	6e66      	ldr	r6, [r4, #100]	; 0x64
  4083aa:	f016 0601 	ands.w	r6, r6, #1
  4083ae:	d1b1      	bne.n	408314 <_fclose_r+0x1c>
  4083b0:	6da0      	ldr	r0, [r4, #88]	; 0x58
  4083b2:	f7ff f889 	bl	4074c8 <__retarget_lock_release_recursive>
  4083b6:	4630      	mov	r0, r6
  4083b8:	bd70      	pop	{r4, r5, r6, pc}
  4083ba:	bf00      	nop

004083bc <__fputwc>:
  4083bc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  4083c0:	b082      	sub	sp, #8
  4083c2:	4680      	mov	r8, r0
  4083c4:	4689      	mov	r9, r1
  4083c6:	4614      	mov	r4, r2
  4083c8:	f000 f8a2 	bl	408510 <__locale_mb_cur_max>
  4083cc:	2801      	cmp	r0, #1
  4083ce:	d036      	beq.n	40843e <__fputwc+0x82>
  4083d0:	464a      	mov	r2, r9
  4083d2:	f104 035c 	add.w	r3, r4, #92	; 0x5c
  4083d6:	a901      	add	r1, sp, #4
  4083d8:	4640      	mov	r0, r8
  4083da:	f000 f941 	bl	408660 <_wcrtomb_r>
  4083de:	1c42      	adds	r2, r0, #1
  4083e0:	4606      	mov	r6, r0
  4083e2:	d025      	beq.n	408430 <__fputwc+0x74>
  4083e4:	b3a8      	cbz	r0, 408452 <__fputwc+0x96>
  4083e6:	f89d e004 	ldrb.w	lr, [sp, #4]
  4083ea:	2500      	movs	r5, #0
  4083ec:	f10d 0a04 	add.w	sl, sp, #4
  4083f0:	e009      	b.n	408406 <__fputwc+0x4a>
  4083f2:	6823      	ldr	r3, [r4, #0]
  4083f4:	1c5a      	adds	r2, r3, #1
  4083f6:	6022      	str	r2, [r4, #0]
  4083f8:	f883 e000 	strb.w	lr, [r3]
  4083fc:	3501      	adds	r5, #1
  4083fe:	42b5      	cmp	r5, r6
  408400:	d227      	bcs.n	408452 <__fputwc+0x96>
  408402:	f815 e00a 	ldrb.w	lr, [r5, sl]
  408406:	68a3      	ldr	r3, [r4, #8]
  408408:	3b01      	subs	r3, #1
  40840a:	2b00      	cmp	r3, #0
  40840c:	60a3      	str	r3, [r4, #8]
  40840e:	daf0      	bge.n	4083f2 <__fputwc+0x36>
  408410:	69a7      	ldr	r7, [r4, #24]
  408412:	42bb      	cmp	r3, r7
  408414:	4671      	mov	r1, lr
  408416:	4622      	mov	r2, r4
  408418:	4640      	mov	r0, r8
  40841a:	db02      	blt.n	408422 <__fputwc+0x66>
  40841c:	f1be 0f0a 	cmp.w	lr, #10
  408420:	d1e7      	bne.n	4083f2 <__fputwc+0x36>
  408422:	f000 f8c5 	bl	4085b0 <__swbuf_r>
  408426:	1c43      	adds	r3, r0, #1
  408428:	d1e8      	bne.n	4083fc <__fputwc+0x40>
  40842a:	b002      	add	sp, #8
  40842c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  408430:	89a3      	ldrh	r3, [r4, #12]
  408432:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  408436:	81a3      	strh	r3, [r4, #12]
  408438:	b002      	add	sp, #8
  40843a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40843e:	f109 33ff 	add.w	r3, r9, #4294967295
  408442:	2bfe      	cmp	r3, #254	; 0xfe
  408444:	d8c4      	bhi.n	4083d0 <__fputwc+0x14>
  408446:	fa5f fe89 	uxtb.w	lr, r9
  40844a:	4606      	mov	r6, r0
  40844c:	f88d e004 	strb.w	lr, [sp, #4]
  408450:	e7cb      	b.n	4083ea <__fputwc+0x2e>
  408452:	4648      	mov	r0, r9
  408454:	b002      	add	sp, #8
  408456:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40845a:	bf00      	nop

0040845c <_fputwc_r>:
  40845c:	b530      	push	{r4, r5, lr}
  40845e:	6e53      	ldr	r3, [r2, #100]	; 0x64
  408460:	f013 0f01 	tst.w	r3, #1
  408464:	f9b2 300c 	ldrsh.w	r3, [r2, #12]
  408468:	4614      	mov	r4, r2
  40846a:	b083      	sub	sp, #12
  40846c:	4605      	mov	r5, r0
  40846e:	b29a      	uxth	r2, r3
  408470:	d101      	bne.n	408476 <_fputwc_r+0x1a>
  408472:	0590      	lsls	r0, r2, #22
  408474:	d51c      	bpl.n	4084b0 <_fputwc_r+0x54>
  408476:	0490      	lsls	r0, r2, #18
  408478:	d406      	bmi.n	408488 <_fputwc_r+0x2c>
  40847a:	6e62      	ldr	r2, [r4, #100]	; 0x64
  40847c:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
  408480:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
  408484:	81a3      	strh	r3, [r4, #12]
  408486:	6662      	str	r2, [r4, #100]	; 0x64
  408488:	4628      	mov	r0, r5
  40848a:	4622      	mov	r2, r4
  40848c:	f7ff ff96 	bl	4083bc <__fputwc>
  408490:	6e63      	ldr	r3, [r4, #100]	; 0x64
  408492:	07da      	lsls	r2, r3, #31
  408494:	4605      	mov	r5, r0
  408496:	d402      	bmi.n	40849e <_fputwc_r+0x42>
  408498:	89a3      	ldrh	r3, [r4, #12]
  40849a:	059b      	lsls	r3, r3, #22
  40849c:	d502      	bpl.n	4084a4 <_fputwc_r+0x48>
  40849e:	4628      	mov	r0, r5
  4084a0:	b003      	add	sp, #12
  4084a2:	bd30      	pop	{r4, r5, pc}
  4084a4:	6da0      	ldr	r0, [r4, #88]	; 0x58
  4084a6:	f7ff f80f 	bl	4074c8 <__retarget_lock_release_recursive>
  4084aa:	4628      	mov	r0, r5
  4084ac:	b003      	add	sp, #12
  4084ae:	bd30      	pop	{r4, r5, pc}
  4084b0:	6da0      	ldr	r0, [r4, #88]	; 0x58
  4084b2:	9101      	str	r1, [sp, #4]
  4084b4:	f7ff f806 	bl	4074c4 <__retarget_lock_acquire_recursive>
  4084b8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  4084bc:	9901      	ldr	r1, [sp, #4]
  4084be:	b29a      	uxth	r2, r3
  4084c0:	e7d9      	b.n	408476 <_fputwc_r+0x1a>
  4084c2:	bf00      	nop

004084c4 <_fstat_r>:
  4084c4:	b538      	push	{r3, r4, r5, lr}
  4084c6:	460b      	mov	r3, r1
  4084c8:	4c07      	ldr	r4, [pc, #28]	; (4084e8 <_fstat_r+0x24>)
  4084ca:	4605      	mov	r5, r0
  4084cc:	4611      	mov	r1, r2
  4084ce:	4618      	mov	r0, r3
  4084d0:	2300      	movs	r3, #0
  4084d2:	6023      	str	r3, [r4, #0]
  4084d4:	f7f8 fe2b 	bl	40112e <_fstat>
  4084d8:	1c43      	adds	r3, r0, #1
  4084da:	d000      	beq.n	4084de <_fstat_r+0x1a>
  4084dc:	bd38      	pop	{r3, r4, r5, pc}
  4084de:	6823      	ldr	r3, [r4, #0]
  4084e0:	2b00      	cmp	r3, #0
  4084e2:	d0fb      	beq.n	4084dc <_fstat_r+0x18>
  4084e4:	602b      	str	r3, [r5, #0]
  4084e6:	bd38      	pop	{r3, r4, r5, pc}
  4084e8:	20400cd0 	.word	0x20400cd0

004084ec <_isatty_r>:
  4084ec:	b538      	push	{r3, r4, r5, lr}
  4084ee:	4c07      	ldr	r4, [pc, #28]	; (40850c <_isatty_r+0x20>)
  4084f0:	2300      	movs	r3, #0
  4084f2:	4605      	mov	r5, r0
  4084f4:	4608      	mov	r0, r1
  4084f6:	6023      	str	r3, [r4, #0]
  4084f8:	f7f8 fe1e 	bl	401138 <_isatty>
  4084fc:	1c43      	adds	r3, r0, #1
  4084fe:	d000      	beq.n	408502 <_isatty_r+0x16>
  408500:	bd38      	pop	{r3, r4, r5, pc}
  408502:	6823      	ldr	r3, [r4, #0]
  408504:	2b00      	cmp	r3, #0
  408506:	d0fb      	beq.n	408500 <_isatty_r+0x14>
  408508:	602b      	str	r3, [r5, #0]
  40850a:	bd38      	pop	{r3, r4, r5, pc}
  40850c:	20400cd0 	.word	0x20400cd0

00408510 <__locale_mb_cur_max>:
  408510:	4b04      	ldr	r3, [pc, #16]	; (408524 <__locale_mb_cur_max+0x14>)
  408512:	4a05      	ldr	r2, [pc, #20]	; (408528 <__locale_mb_cur_max+0x18>)
  408514:	681b      	ldr	r3, [r3, #0]
  408516:	6b5b      	ldr	r3, [r3, #52]	; 0x34
  408518:	2b00      	cmp	r3, #0
  40851a:	bf08      	it	eq
  40851c:	4613      	moveq	r3, r2
  40851e:	f893 0128 	ldrb.w	r0, [r3, #296]	; 0x128
  408522:	4770      	bx	lr
  408524:	2040000c 	.word	0x2040000c
  408528:	2040084c 	.word	0x2040084c

0040852c <_lseek_r>:
  40852c:	b570      	push	{r4, r5, r6, lr}
  40852e:	460d      	mov	r5, r1
  408530:	4c08      	ldr	r4, [pc, #32]	; (408554 <_lseek_r+0x28>)
  408532:	4611      	mov	r1, r2
  408534:	4606      	mov	r6, r0
  408536:	461a      	mov	r2, r3
  408538:	4628      	mov	r0, r5
  40853a:	2300      	movs	r3, #0
  40853c:	6023      	str	r3, [r4, #0]
  40853e:	f7f8 fdfd 	bl	40113c <_lseek>
  408542:	1c43      	adds	r3, r0, #1
  408544:	d000      	beq.n	408548 <_lseek_r+0x1c>
  408546:	bd70      	pop	{r4, r5, r6, pc}
  408548:	6823      	ldr	r3, [r4, #0]
  40854a:	2b00      	cmp	r3, #0
  40854c:	d0fb      	beq.n	408546 <_lseek_r+0x1a>
  40854e:	6033      	str	r3, [r6, #0]
  408550:	bd70      	pop	{r4, r5, r6, pc}
  408552:	bf00      	nop
  408554:	20400cd0 	.word	0x20400cd0

00408558 <__ascii_mbtowc>:
  408558:	b082      	sub	sp, #8
  40855a:	b149      	cbz	r1, 408570 <__ascii_mbtowc+0x18>
  40855c:	b15a      	cbz	r2, 408576 <__ascii_mbtowc+0x1e>
  40855e:	b16b      	cbz	r3, 40857c <__ascii_mbtowc+0x24>
  408560:	7813      	ldrb	r3, [r2, #0]
  408562:	600b      	str	r3, [r1, #0]
  408564:	7812      	ldrb	r2, [r2, #0]
  408566:	1c10      	adds	r0, r2, #0
  408568:	bf18      	it	ne
  40856a:	2001      	movne	r0, #1
  40856c:	b002      	add	sp, #8
  40856e:	4770      	bx	lr
  408570:	a901      	add	r1, sp, #4
  408572:	2a00      	cmp	r2, #0
  408574:	d1f3      	bne.n	40855e <__ascii_mbtowc+0x6>
  408576:	4610      	mov	r0, r2
  408578:	b002      	add	sp, #8
  40857a:	4770      	bx	lr
  40857c:	f06f 0001 	mvn.w	r0, #1
  408580:	e7f4      	b.n	40856c <__ascii_mbtowc+0x14>
  408582:	bf00      	nop

00408584 <_read_r>:
  408584:	b570      	push	{r4, r5, r6, lr}
  408586:	460d      	mov	r5, r1
  408588:	4c08      	ldr	r4, [pc, #32]	; (4085ac <_read_r+0x28>)
  40858a:	4611      	mov	r1, r2
  40858c:	4606      	mov	r6, r0
  40858e:	461a      	mov	r2, r3
  408590:	4628      	mov	r0, r5
  408592:	2300      	movs	r3, #0
  408594:	6023      	str	r3, [r4, #0]
  408596:	f7f7 fead 	bl	4002f4 <_read>
  40859a:	1c43      	adds	r3, r0, #1
  40859c:	d000      	beq.n	4085a0 <_read_r+0x1c>
  40859e:	bd70      	pop	{r4, r5, r6, pc}
  4085a0:	6823      	ldr	r3, [r4, #0]
  4085a2:	2b00      	cmp	r3, #0
  4085a4:	d0fb      	beq.n	40859e <_read_r+0x1a>
  4085a6:	6033      	str	r3, [r6, #0]
  4085a8:	bd70      	pop	{r4, r5, r6, pc}
  4085aa:	bf00      	nop
  4085ac:	20400cd0 	.word	0x20400cd0

004085b0 <__swbuf_r>:
  4085b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  4085b2:	460d      	mov	r5, r1
  4085b4:	4614      	mov	r4, r2
  4085b6:	4606      	mov	r6, r0
  4085b8:	b110      	cbz	r0, 4085c0 <__swbuf_r+0x10>
  4085ba:	6b83      	ldr	r3, [r0, #56]	; 0x38
  4085bc:	2b00      	cmp	r3, #0
  4085be:	d04b      	beq.n	408658 <__swbuf_r+0xa8>
  4085c0:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  4085c4:	69a3      	ldr	r3, [r4, #24]
  4085c6:	60a3      	str	r3, [r4, #8]
  4085c8:	b291      	uxth	r1, r2
  4085ca:	0708      	lsls	r0, r1, #28
  4085cc:	d539      	bpl.n	408642 <__swbuf_r+0x92>
  4085ce:	6923      	ldr	r3, [r4, #16]
  4085d0:	2b00      	cmp	r3, #0
  4085d2:	d036      	beq.n	408642 <__swbuf_r+0x92>
  4085d4:	b2ed      	uxtb	r5, r5
  4085d6:	0489      	lsls	r1, r1, #18
  4085d8:	462f      	mov	r7, r5
  4085da:	d515      	bpl.n	408608 <__swbuf_r+0x58>
  4085dc:	6822      	ldr	r2, [r4, #0]
  4085de:	6961      	ldr	r1, [r4, #20]
  4085e0:	1ad3      	subs	r3, r2, r3
  4085e2:	428b      	cmp	r3, r1
  4085e4:	da1c      	bge.n	408620 <__swbuf_r+0x70>
  4085e6:	3301      	adds	r3, #1
  4085e8:	68a1      	ldr	r1, [r4, #8]
  4085ea:	1c50      	adds	r0, r2, #1
  4085ec:	3901      	subs	r1, #1
  4085ee:	60a1      	str	r1, [r4, #8]
  4085f0:	6020      	str	r0, [r4, #0]
  4085f2:	7015      	strb	r5, [r2, #0]
  4085f4:	6962      	ldr	r2, [r4, #20]
  4085f6:	429a      	cmp	r2, r3
  4085f8:	d01a      	beq.n	408630 <__swbuf_r+0x80>
  4085fa:	89a3      	ldrh	r3, [r4, #12]
  4085fc:	07db      	lsls	r3, r3, #31
  4085fe:	d501      	bpl.n	408604 <__swbuf_r+0x54>
  408600:	2d0a      	cmp	r5, #10
  408602:	d015      	beq.n	408630 <__swbuf_r+0x80>
  408604:	4638      	mov	r0, r7
  408606:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  408608:	6e61      	ldr	r1, [r4, #100]	; 0x64
  40860a:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
  40860e:	f421 5100 	bic.w	r1, r1, #8192	; 0x2000
  408612:	81a2      	strh	r2, [r4, #12]
  408614:	6822      	ldr	r2, [r4, #0]
  408616:	6661      	str	r1, [r4, #100]	; 0x64
  408618:	6961      	ldr	r1, [r4, #20]
  40861a:	1ad3      	subs	r3, r2, r3
  40861c:	428b      	cmp	r3, r1
  40861e:	dbe2      	blt.n	4085e6 <__swbuf_r+0x36>
  408620:	4621      	mov	r1, r4
  408622:	4630      	mov	r0, r6
  408624:	f7fe fbba 	bl	406d9c <_fflush_r>
  408628:	b940      	cbnz	r0, 40863c <__swbuf_r+0x8c>
  40862a:	6822      	ldr	r2, [r4, #0]
  40862c:	2301      	movs	r3, #1
  40862e:	e7db      	b.n	4085e8 <__swbuf_r+0x38>
  408630:	4621      	mov	r1, r4
  408632:	4630      	mov	r0, r6
  408634:	f7fe fbb2 	bl	406d9c <_fflush_r>
  408638:	2800      	cmp	r0, #0
  40863a:	d0e3      	beq.n	408604 <__swbuf_r+0x54>
  40863c:	f04f 37ff 	mov.w	r7, #4294967295
  408640:	e7e0      	b.n	408604 <__swbuf_r+0x54>
  408642:	4621      	mov	r1, r4
  408644:	4630      	mov	r0, r6
  408646:	f7fd fad7 	bl	405bf8 <__swsetup_r>
  40864a:	2800      	cmp	r0, #0
  40864c:	d1f6      	bne.n	40863c <__swbuf_r+0x8c>
  40864e:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  408652:	6923      	ldr	r3, [r4, #16]
  408654:	b291      	uxth	r1, r2
  408656:	e7bd      	b.n	4085d4 <__swbuf_r+0x24>
  408658:	f7fe fbf8 	bl	406e4c <__sinit>
  40865c:	e7b0      	b.n	4085c0 <__swbuf_r+0x10>
  40865e:	bf00      	nop

00408660 <_wcrtomb_r>:
  408660:	b5f0      	push	{r4, r5, r6, r7, lr}
  408662:	4606      	mov	r6, r0
  408664:	b085      	sub	sp, #20
  408666:	461f      	mov	r7, r3
  408668:	b189      	cbz	r1, 40868e <_wcrtomb_r+0x2e>
  40866a:	4c10      	ldr	r4, [pc, #64]	; (4086ac <_wcrtomb_r+0x4c>)
  40866c:	4d10      	ldr	r5, [pc, #64]	; (4086b0 <_wcrtomb_r+0x50>)
  40866e:	6824      	ldr	r4, [r4, #0]
  408670:	6b64      	ldr	r4, [r4, #52]	; 0x34
  408672:	2c00      	cmp	r4, #0
  408674:	bf08      	it	eq
  408676:	462c      	moveq	r4, r5
  408678:	f8d4 40e0 	ldr.w	r4, [r4, #224]	; 0xe0
  40867c:	47a0      	blx	r4
  40867e:	1c43      	adds	r3, r0, #1
  408680:	d103      	bne.n	40868a <_wcrtomb_r+0x2a>
  408682:	2200      	movs	r2, #0
  408684:	238a      	movs	r3, #138	; 0x8a
  408686:	603a      	str	r2, [r7, #0]
  408688:	6033      	str	r3, [r6, #0]
  40868a:	b005      	add	sp, #20
  40868c:	bdf0      	pop	{r4, r5, r6, r7, pc}
  40868e:	460c      	mov	r4, r1
  408690:	4906      	ldr	r1, [pc, #24]	; (4086ac <_wcrtomb_r+0x4c>)
  408692:	4a07      	ldr	r2, [pc, #28]	; (4086b0 <_wcrtomb_r+0x50>)
  408694:	6809      	ldr	r1, [r1, #0]
  408696:	6b49      	ldr	r1, [r1, #52]	; 0x34
  408698:	2900      	cmp	r1, #0
  40869a:	bf08      	it	eq
  40869c:	4611      	moveq	r1, r2
  40869e:	4622      	mov	r2, r4
  4086a0:	f8d1 40e0 	ldr.w	r4, [r1, #224]	; 0xe0
  4086a4:	a901      	add	r1, sp, #4
  4086a6:	47a0      	blx	r4
  4086a8:	e7e9      	b.n	40867e <_wcrtomb_r+0x1e>
  4086aa:	bf00      	nop
  4086ac:	2040000c 	.word	0x2040000c
  4086b0:	2040084c 	.word	0x2040084c

004086b4 <__ascii_wctomb>:
  4086b4:	b121      	cbz	r1, 4086c0 <__ascii_wctomb+0xc>
  4086b6:	2aff      	cmp	r2, #255	; 0xff
  4086b8:	d804      	bhi.n	4086c4 <__ascii_wctomb+0x10>
  4086ba:	700a      	strb	r2, [r1, #0]
  4086bc:	2001      	movs	r0, #1
  4086be:	4770      	bx	lr
  4086c0:	4608      	mov	r0, r1
  4086c2:	4770      	bx	lr
  4086c4:	238a      	movs	r3, #138	; 0x8a
  4086c6:	6003      	str	r3, [r0, #0]
  4086c8:	f04f 30ff 	mov.w	r0, #4294967295
  4086cc:	4770      	bx	lr
  4086ce:	bf00      	nop

004086d0 <__aeabi_drsub>:
  4086d0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
  4086d4:	e002      	b.n	4086dc <__adddf3>
  4086d6:	bf00      	nop

004086d8 <__aeabi_dsub>:
  4086d8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

004086dc <__adddf3>:
  4086dc:	b530      	push	{r4, r5, lr}
  4086de:	ea4f 0441 	mov.w	r4, r1, lsl #1
  4086e2:	ea4f 0543 	mov.w	r5, r3, lsl #1
  4086e6:	ea94 0f05 	teq	r4, r5
  4086ea:	bf08      	it	eq
  4086ec:	ea90 0f02 	teqeq	r0, r2
  4086f0:	bf1f      	itttt	ne
  4086f2:	ea54 0c00 	orrsne.w	ip, r4, r0
  4086f6:	ea55 0c02 	orrsne.w	ip, r5, r2
  4086fa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
  4086fe:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
  408702:	f000 80e2 	beq.w	4088ca <__adddf3+0x1ee>
  408706:	ea4f 5454 	mov.w	r4, r4, lsr #21
  40870a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
  40870e:	bfb8      	it	lt
  408710:	426d      	neglt	r5, r5
  408712:	dd0c      	ble.n	40872e <__adddf3+0x52>
  408714:	442c      	add	r4, r5
  408716:	ea80 0202 	eor.w	r2, r0, r2
  40871a:	ea81 0303 	eor.w	r3, r1, r3
  40871e:	ea82 0000 	eor.w	r0, r2, r0
  408722:	ea83 0101 	eor.w	r1, r3, r1
  408726:	ea80 0202 	eor.w	r2, r0, r2
  40872a:	ea81 0303 	eor.w	r3, r1, r3
  40872e:	2d36      	cmp	r5, #54	; 0x36
  408730:	bf88      	it	hi
  408732:	bd30      	pophi	{r4, r5, pc}
  408734:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  408738:	ea4f 3101 	mov.w	r1, r1, lsl #12
  40873c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
  408740:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
  408744:	d002      	beq.n	40874c <__adddf3+0x70>
  408746:	4240      	negs	r0, r0
  408748:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  40874c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
  408750:	ea4f 3303 	mov.w	r3, r3, lsl #12
  408754:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
  408758:	d002      	beq.n	408760 <__adddf3+0x84>
  40875a:	4252      	negs	r2, r2
  40875c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
  408760:	ea94 0f05 	teq	r4, r5
  408764:	f000 80a7 	beq.w	4088b6 <__adddf3+0x1da>
  408768:	f1a4 0401 	sub.w	r4, r4, #1
  40876c:	f1d5 0e20 	rsbs	lr, r5, #32
  408770:	db0d      	blt.n	40878e <__adddf3+0xb2>
  408772:	fa02 fc0e 	lsl.w	ip, r2, lr
  408776:	fa22 f205 	lsr.w	r2, r2, r5
  40877a:	1880      	adds	r0, r0, r2
  40877c:	f141 0100 	adc.w	r1, r1, #0
  408780:	fa03 f20e 	lsl.w	r2, r3, lr
  408784:	1880      	adds	r0, r0, r2
  408786:	fa43 f305 	asr.w	r3, r3, r5
  40878a:	4159      	adcs	r1, r3
  40878c:	e00e      	b.n	4087ac <__adddf3+0xd0>
  40878e:	f1a5 0520 	sub.w	r5, r5, #32
  408792:	f10e 0e20 	add.w	lr, lr, #32
  408796:	2a01      	cmp	r2, #1
  408798:	fa03 fc0e 	lsl.w	ip, r3, lr
  40879c:	bf28      	it	cs
  40879e:	f04c 0c02 	orrcs.w	ip, ip, #2
  4087a2:	fa43 f305 	asr.w	r3, r3, r5
  4087a6:	18c0      	adds	r0, r0, r3
  4087a8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
  4087ac:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  4087b0:	d507      	bpl.n	4087c2 <__adddf3+0xe6>
  4087b2:	f04f 0e00 	mov.w	lr, #0
  4087b6:	f1dc 0c00 	rsbs	ip, ip, #0
  4087ba:	eb7e 0000 	sbcs.w	r0, lr, r0
  4087be:	eb6e 0101 	sbc.w	r1, lr, r1
  4087c2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
  4087c6:	d31b      	bcc.n	408800 <__adddf3+0x124>
  4087c8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
  4087cc:	d30c      	bcc.n	4087e8 <__adddf3+0x10c>
  4087ce:	0849      	lsrs	r1, r1, #1
  4087d0:	ea5f 0030 	movs.w	r0, r0, rrx
  4087d4:	ea4f 0c3c 	mov.w	ip, ip, rrx
  4087d8:	f104 0401 	add.w	r4, r4, #1
  4087dc:	ea4f 5244 	mov.w	r2, r4, lsl #21
  4087e0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
  4087e4:	f080 809a 	bcs.w	40891c <__adddf3+0x240>
  4087e8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
  4087ec:	bf08      	it	eq
  4087ee:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
  4087f2:	f150 0000 	adcs.w	r0, r0, #0
  4087f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  4087fa:	ea41 0105 	orr.w	r1, r1, r5
  4087fe:	bd30      	pop	{r4, r5, pc}
  408800:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
  408804:	4140      	adcs	r0, r0
  408806:	eb41 0101 	adc.w	r1, r1, r1
  40880a:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  40880e:	f1a4 0401 	sub.w	r4, r4, #1
  408812:	d1e9      	bne.n	4087e8 <__adddf3+0x10c>
  408814:	f091 0f00 	teq	r1, #0
  408818:	bf04      	itt	eq
  40881a:	4601      	moveq	r1, r0
  40881c:	2000      	moveq	r0, #0
  40881e:	fab1 f381 	clz	r3, r1
  408822:	bf08      	it	eq
  408824:	3320      	addeq	r3, #32
  408826:	f1a3 030b 	sub.w	r3, r3, #11
  40882a:	f1b3 0220 	subs.w	r2, r3, #32
  40882e:	da0c      	bge.n	40884a <__adddf3+0x16e>
  408830:	320c      	adds	r2, #12
  408832:	dd08      	ble.n	408846 <__adddf3+0x16a>
  408834:	f102 0c14 	add.w	ip, r2, #20
  408838:	f1c2 020c 	rsb	r2, r2, #12
  40883c:	fa01 f00c 	lsl.w	r0, r1, ip
  408840:	fa21 f102 	lsr.w	r1, r1, r2
  408844:	e00c      	b.n	408860 <__adddf3+0x184>
  408846:	f102 0214 	add.w	r2, r2, #20
  40884a:	bfd8      	it	le
  40884c:	f1c2 0c20 	rsble	ip, r2, #32
  408850:	fa01 f102 	lsl.w	r1, r1, r2
  408854:	fa20 fc0c 	lsr.w	ip, r0, ip
  408858:	bfdc      	itt	le
  40885a:	ea41 010c 	orrle.w	r1, r1, ip
  40885e:	4090      	lslle	r0, r2
  408860:	1ae4      	subs	r4, r4, r3
  408862:	bfa2      	ittt	ge
  408864:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
  408868:	4329      	orrge	r1, r5
  40886a:	bd30      	popge	{r4, r5, pc}
  40886c:	ea6f 0404 	mvn.w	r4, r4
  408870:	3c1f      	subs	r4, #31
  408872:	da1c      	bge.n	4088ae <__adddf3+0x1d2>
  408874:	340c      	adds	r4, #12
  408876:	dc0e      	bgt.n	408896 <__adddf3+0x1ba>
  408878:	f104 0414 	add.w	r4, r4, #20
  40887c:	f1c4 0220 	rsb	r2, r4, #32
  408880:	fa20 f004 	lsr.w	r0, r0, r4
  408884:	fa01 f302 	lsl.w	r3, r1, r2
  408888:	ea40 0003 	orr.w	r0, r0, r3
  40888c:	fa21 f304 	lsr.w	r3, r1, r4
  408890:	ea45 0103 	orr.w	r1, r5, r3
  408894:	bd30      	pop	{r4, r5, pc}
  408896:	f1c4 040c 	rsb	r4, r4, #12
  40889a:	f1c4 0220 	rsb	r2, r4, #32
  40889e:	fa20 f002 	lsr.w	r0, r0, r2
  4088a2:	fa01 f304 	lsl.w	r3, r1, r4
  4088a6:	ea40 0003 	orr.w	r0, r0, r3
  4088aa:	4629      	mov	r1, r5
  4088ac:	bd30      	pop	{r4, r5, pc}
  4088ae:	fa21 f004 	lsr.w	r0, r1, r4
  4088b2:	4629      	mov	r1, r5
  4088b4:	bd30      	pop	{r4, r5, pc}
  4088b6:	f094 0f00 	teq	r4, #0
  4088ba:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
  4088be:	bf06      	itte	eq
  4088c0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
  4088c4:	3401      	addeq	r4, #1
  4088c6:	3d01      	subne	r5, #1
  4088c8:	e74e      	b.n	408768 <__adddf3+0x8c>
  4088ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
  4088ce:	bf18      	it	ne
  4088d0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
  4088d4:	d029      	beq.n	40892a <__adddf3+0x24e>
  4088d6:	ea94 0f05 	teq	r4, r5
  4088da:	bf08      	it	eq
  4088dc:	ea90 0f02 	teqeq	r0, r2
  4088e0:	d005      	beq.n	4088ee <__adddf3+0x212>
  4088e2:	ea54 0c00 	orrs.w	ip, r4, r0
  4088e6:	bf04      	itt	eq
  4088e8:	4619      	moveq	r1, r3
  4088ea:	4610      	moveq	r0, r2
  4088ec:	bd30      	pop	{r4, r5, pc}
  4088ee:	ea91 0f03 	teq	r1, r3
  4088f2:	bf1e      	ittt	ne
  4088f4:	2100      	movne	r1, #0
  4088f6:	2000      	movne	r0, #0
  4088f8:	bd30      	popne	{r4, r5, pc}
  4088fa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
  4088fe:	d105      	bne.n	40890c <__adddf3+0x230>
  408900:	0040      	lsls	r0, r0, #1
  408902:	4149      	adcs	r1, r1
  408904:	bf28      	it	cs
  408906:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
  40890a:	bd30      	pop	{r4, r5, pc}
  40890c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
  408910:	bf3c      	itt	cc
  408912:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
  408916:	bd30      	popcc	{r4, r5, pc}
  408918:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  40891c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
  408920:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  408924:	f04f 0000 	mov.w	r0, #0
  408928:	bd30      	pop	{r4, r5, pc}
  40892a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
  40892e:	bf1a      	itte	ne
  408930:	4619      	movne	r1, r3
  408932:	4610      	movne	r0, r2
  408934:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
  408938:	bf1c      	itt	ne
  40893a:	460b      	movne	r3, r1
  40893c:	4602      	movne	r2, r0
  40893e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
  408942:	bf06      	itte	eq
  408944:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
  408948:	ea91 0f03 	teqeq	r1, r3
  40894c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
  408950:	bd30      	pop	{r4, r5, pc}
  408952:	bf00      	nop

00408954 <__aeabi_ui2d>:
  408954:	f090 0f00 	teq	r0, #0
  408958:	bf04      	itt	eq
  40895a:	2100      	moveq	r1, #0
  40895c:	4770      	bxeq	lr
  40895e:	b530      	push	{r4, r5, lr}
  408960:	f44f 6480 	mov.w	r4, #1024	; 0x400
  408964:	f104 0432 	add.w	r4, r4, #50	; 0x32
  408968:	f04f 0500 	mov.w	r5, #0
  40896c:	f04f 0100 	mov.w	r1, #0
  408970:	e750      	b.n	408814 <__adddf3+0x138>
  408972:	bf00      	nop

00408974 <__aeabi_i2d>:
  408974:	f090 0f00 	teq	r0, #0
  408978:	bf04      	itt	eq
  40897a:	2100      	moveq	r1, #0
  40897c:	4770      	bxeq	lr
  40897e:	b530      	push	{r4, r5, lr}
  408980:	f44f 6480 	mov.w	r4, #1024	; 0x400
  408984:	f104 0432 	add.w	r4, r4, #50	; 0x32
  408988:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
  40898c:	bf48      	it	mi
  40898e:	4240      	negmi	r0, r0
  408990:	f04f 0100 	mov.w	r1, #0
  408994:	e73e      	b.n	408814 <__adddf3+0x138>
  408996:	bf00      	nop

00408998 <__aeabi_f2d>:
  408998:	0042      	lsls	r2, r0, #1
  40899a:	ea4f 01e2 	mov.w	r1, r2, asr #3
  40899e:	ea4f 0131 	mov.w	r1, r1, rrx
  4089a2:	ea4f 7002 	mov.w	r0, r2, lsl #28
  4089a6:	bf1f      	itttt	ne
  4089a8:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
  4089ac:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
  4089b0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
  4089b4:	4770      	bxne	lr
  4089b6:	f092 0f00 	teq	r2, #0
  4089ba:	bf14      	ite	ne
  4089bc:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
  4089c0:	4770      	bxeq	lr
  4089c2:	b530      	push	{r4, r5, lr}
  4089c4:	f44f 7460 	mov.w	r4, #896	; 0x380
  4089c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  4089cc:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  4089d0:	e720      	b.n	408814 <__adddf3+0x138>
  4089d2:	bf00      	nop

004089d4 <__aeabi_ul2d>:
  4089d4:	ea50 0201 	orrs.w	r2, r0, r1
  4089d8:	bf08      	it	eq
  4089da:	4770      	bxeq	lr
  4089dc:	b530      	push	{r4, r5, lr}
  4089de:	f04f 0500 	mov.w	r5, #0
  4089e2:	e00a      	b.n	4089fa <__aeabi_l2d+0x16>

004089e4 <__aeabi_l2d>:
  4089e4:	ea50 0201 	orrs.w	r2, r0, r1
  4089e8:	bf08      	it	eq
  4089ea:	4770      	bxeq	lr
  4089ec:	b530      	push	{r4, r5, lr}
  4089ee:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
  4089f2:	d502      	bpl.n	4089fa <__aeabi_l2d+0x16>
  4089f4:	4240      	negs	r0, r0
  4089f6:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  4089fa:	f44f 6480 	mov.w	r4, #1024	; 0x400
  4089fe:	f104 0432 	add.w	r4, r4, #50	; 0x32
  408a02:	ea5f 5c91 	movs.w	ip, r1, lsr #22
  408a06:	f43f aedc 	beq.w	4087c2 <__adddf3+0xe6>
  408a0a:	f04f 0203 	mov.w	r2, #3
  408a0e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
  408a12:	bf18      	it	ne
  408a14:	3203      	addne	r2, #3
  408a16:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
  408a1a:	bf18      	it	ne
  408a1c:	3203      	addne	r2, #3
  408a1e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
  408a22:	f1c2 0320 	rsb	r3, r2, #32
  408a26:	fa00 fc03 	lsl.w	ip, r0, r3
  408a2a:	fa20 f002 	lsr.w	r0, r0, r2
  408a2e:	fa01 fe03 	lsl.w	lr, r1, r3
  408a32:	ea40 000e 	orr.w	r0, r0, lr
  408a36:	fa21 f102 	lsr.w	r1, r1, r2
  408a3a:	4414      	add	r4, r2
  408a3c:	e6c1      	b.n	4087c2 <__adddf3+0xe6>
  408a3e:	bf00      	nop

00408a40 <__aeabi_dmul>:
  408a40:	b570      	push	{r4, r5, r6, lr}
  408a42:	f04f 0cff 	mov.w	ip, #255	; 0xff
  408a46:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
  408a4a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
  408a4e:	bf1d      	ittte	ne
  408a50:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
  408a54:	ea94 0f0c 	teqne	r4, ip
  408a58:	ea95 0f0c 	teqne	r5, ip
  408a5c:	f000 f8de 	bleq	408c1c <__aeabi_dmul+0x1dc>
  408a60:	442c      	add	r4, r5
  408a62:	ea81 0603 	eor.w	r6, r1, r3
  408a66:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
  408a6a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
  408a6e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
  408a72:	bf18      	it	ne
  408a74:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
  408a78:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  408a7c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
  408a80:	d038      	beq.n	408af4 <__aeabi_dmul+0xb4>
  408a82:	fba0 ce02 	umull	ip, lr, r0, r2
  408a86:	f04f 0500 	mov.w	r5, #0
  408a8a:	fbe1 e502 	umlal	lr, r5, r1, r2
  408a8e:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
  408a92:	fbe0 e503 	umlal	lr, r5, r0, r3
  408a96:	f04f 0600 	mov.w	r6, #0
  408a9a:	fbe1 5603 	umlal	r5, r6, r1, r3
  408a9e:	f09c 0f00 	teq	ip, #0
  408aa2:	bf18      	it	ne
  408aa4:	f04e 0e01 	orrne.w	lr, lr, #1
  408aa8:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
  408aac:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
  408ab0:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
  408ab4:	d204      	bcs.n	408ac0 <__aeabi_dmul+0x80>
  408ab6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
  408aba:	416d      	adcs	r5, r5
  408abc:	eb46 0606 	adc.w	r6, r6, r6
  408ac0:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
  408ac4:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
  408ac8:	ea4f 20c5 	mov.w	r0, r5, lsl #11
  408acc:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
  408ad0:	ea4f 2ece 	mov.w	lr, lr, lsl #11
  408ad4:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
  408ad8:	bf88      	it	hi
  408ada:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
  408ade:	d81e      	bhi.n	408b1e <__aeabi_dmul+0xde>
  408ae0:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
  408ae4:	bf08      	it	eq
  408ae6:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
  408aea:	f150 0000 	adcs.w	r0, r0, #0
  408aee:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  408af2:	bd70      	pop	{r4, r5, r6, pc}
  408af4:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
  408af8:	ea46 0101 	orr.w	r1, r6, r1
  408afc:	ea40 0002 	orr.w	r0, r0, r2
  408b00:	ea81 0103 	eor.w	r1, r1, r3
  408b04:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
  408b08:	bfc2      	ittt	gt
  408b0a:	ebd4 050c 	rsbsgt	r5, r4, ip
  408b0e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
  408b12:	bd70      	popgt	{r4, r5, r6, pc}
  408b14:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  408b18:	f04f 0e00 	mov.w	lr, #0
  408b1c:	3c01      	subs	r4, #1
  408b1e:	f300 80ab 	bgt.w	408c78 <__aeabi_dmul+0x238>
  408b22:	f114 0f36 	cmn.w	r4, #54	; 0x36
  408b26:	bfde      	ittt	le
  408b28:	2000      	movle	r0, #0
  408b2a:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
  408b2e:	bd70      	pople	{r4, r5, r6, pc}
  408b30:	f1c4 0400 	rsb	r4, r4, #0
  408b34:	3c20      	subs	r4, #32
  408b36:	da35      	bge.n	408ba4 <__aeabi_dmul+0x164>
  408b38:	340c      	adds	r4, #12
  408b3a:	dc1b      	bgt.n	408b74 <__aeabi_dmul+0x134>
  408b3c:	f104 0414 	add.w	r4, r4, #20
  408b40:	f1c4 0520 	rsb	r5, r4, #32
  408b44:	fa00 f305 	lsl.w	r3, r0, r5
  408b48:	fa20 f004 	lsr.w	r0, r0, r4
  408b4c:	fa01 f205 	lsl.w	r2, r1, r5
  408b50:	ea40 0002 	orr.w	r0, r0, r2
  408b54:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
  408b58:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  408b5c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
  408b60:	fa21 f604 	lsr.w	r6, r1, r4
  408b64:	eb42 0106 	adc.w	r1, r2, r6
  408b68:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  408b6c:	bf08      	it	eq
  408b6e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  408b72:	bd70      	pop	{r4, r5, r6, pc}
  408b74:	f1c4 040c 	rsb	r4, r4, #12
  408b78:	f1c4 0520 	rsb	r5, r4, #32
  408b7c:	fa00 f304 	lsl.w	r3, r0, r4
  408b80:	fa20 f005 	lsr.w	r0, r0, r5
  408b84:	fa01 f204 	lsl.w	r2, r1, r4
  408b88:	ea40 0002 	orr.w	r0, r0, r2
  408b8c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  408b90:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
  408b94:	f141 0100 	adc.w	r1, r1, #0
  408b98:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  408b9c:	bf08      	it	eq
  408b9e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  408ba2:	bd70      	pop	{r4, r5, r6, pc}
  408ba4:	f1c4 0520 	rsb	r5, r4, #32
  408ba8:	fa00 f205 	lsl.w	r2, r0, r5
  408bac:	ea4e 0e02 	orr.w	lr, lr, r2
  408bb0:	fa20 f304 	lsr.w	r3, r0, r4
  408bb4:	fa01 f205 	lsl.w	r2, r1, r5
  408bb8:	ea43 0302 	orr.w	r3, r3, r2
  408bbc:	fa21 f004 	lsr.w	r0, r1, r4
  408bc0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  408bc4:	fa21 f204 	lsr.w	r2, r1, r4
  408bc8:	ea20 0002 	bic.w	r0, r0, r2
  408bcc:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
  408bd0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  408bd4:	bf08      	it	eq
  408bd6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  408bda:	bd70      	pop	{r4, r5, r6, pc}
  408bdc:	f094 0f00 	teq	r4, #0
  408be0:	d10f      	bne.n	408c02 <__aeabi_dmul+0x1c2>
  408be2:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
  408be6:	0040      	lsls	r0, r0, #1
  408be8:	eb41 0101 	adc.w	r1, r1, r1
  408bec:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  408bf0:	bf08      	it	eq
  408bf2:	3c01      	subeq	r4, #1
  408bf4:	d0f7      	beq.n	408be6 <__aeabi_dmul+0x1a6>
  408bf6:	ea41 0106 	orr.w	r1, r1, r6
  408bfa:	f095 0f00 	teq	r5, #0
  408bfe:	bf18      	it	ne
  408c00:	4770      	bxne	lr
  408c02:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
  408c06:	0052      	lsls	r2, r2, #1
  408c08:	eb43 0303 	adc.w	r3, r3, r3
  408c0c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
  408c10:	bf08      	it	eq
  408c12:	3d01      	subeq	r5, #1
  408c14:	d0f7      	beq.n	408c06 <__aeabi_dmul+0x1c6>
  408c16:	ea43 0306 	orr.w	r3, r3, r6
  408c1a:	4770      	bx	lr
  408c1c:	ea94 0f0c 	teq	r4, ip
  408c20:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
  408c24:	bf18      	it	ne
  408c26:	ea95 0f0c 	teqne	r5, ip
  408c2a:	d00c      	beq.n	408c46 <__aeabi_dmul+0x206>
  408c2c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  408c30:	bf18      	it	ne
  408c32:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  408c36:	d1d1      	bne.n	408bdc <__aeabi_dmul+0x19c>
  408c38:	ea81 0103 	eor.w	r1, r1, r3
  408c3c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  408c40:	f04f 0000 	mov.w	r0, #0
  408c44:	bd70      	pop	{r4, r5, r6, pc}
  408c46:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  408c4a:	bf06      	itte	eq
  408c4c:	4610      	moveq	r0, r2
  408c4e:	4619      	moveq	r1, r3
  408c50:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  408c54:	d019      	beq.n	408c8a <__aeabi_dmul+0x24a>
  408c56:	ea94 0f0c 	teq	r4, ip
  408c5a:	d102      	bne.n	408c62 <__aeabi_dmul+0x222>
  408c5c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
  408c60:	d113      	bne.n	408c8a <__aeabi_dmul+0x24a>
  408c62:	ea95 0f0c 	teq	r5, ip
  408c66:	d105      	bne.n	408c74 <__aeabi_dmul+0x234>
  408c68:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
  408c6c:	bf1c      	itt	ne
  408c6e:	4610      	movne	r0, r2
  408c70:	4619      	movne	r1, r3
  408c72:	d10a      	bne.n	408c8a <__aeabi_dmul+0x24a>
  408c74:	ea81 0103 	eor.w	r1, r1, r3
  408c78:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  408c7c:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
  408c80:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  408c84:	f04f 0000 	mov.w	r0, #0
  408c88:	bd70      	pop	{r4, r5, r6, pc}
  408c8a:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
  408c8e:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
  408c92:	bd70      	pop	{r4, r5, r6, pc}

00408c94 <__aeabi_ddiv>:
  408c94:	b570      	push	{r4, r5, r6, lr}
  408c96:	f04f 0cff 	mov.w	ip, #255	; 0xff
  408c9a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
  408c9e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
  408ca2:	bf1d      	ittte	ne
  408ca4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
  408ca8:	ea94 0f0c 	teqne	r4, ip
  408cac:	ea95 0f0c 	teqne	r5, ip
  408cb0:	f000 f8a7 	bleq	408e02 <__aeabi_ddiv+0x16e>
  408cb4:	eba4 0405 	sub.w	r4, r4, r5
  408cb8:	ea81 0e03 	eor.w	lr, r1, r3
  408cbc:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
  408cc0:	ea4f 3101 	mov.w	r1, r1, lsl #12
  408cc4:	f000 8088 	beq.w	408dd8 <__aeabi_ddiv+0x144>
  408cc8:	ea4f 3303 	mov.w	r3, r3, lsl #12
  408ccc:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
  408cd0:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
  408cd4:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
  408cd8:	ea4f 2202 	mov.w	r2, r2, lsl #8
  408cdc:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
  408ce0:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
  408ce4:	ea4f 2600 	mov.w	r6, r0, lsl #8
  408ce8:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
  408cec:	429d      	cmp	r5, r3
  408cee:	bf08      	it	eq
  408cf0:	4296      	cmpeq	r6, r2
  408cf2:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
  408cf6:	f504 7440 	add.w	r4, r4, #768	; 0x300
  408cfa:	d202      	bcs.n	408d02 <__aeabi_ddiv+0x6e>
  408cfc:	085b      	lsrs	r3, r3, #1
  408cfe:	ea4f 0232 	mov.w	r2, r2, rrx
  408d02:	1ab6      	subs	r6, r6, r2
  408d04:	eb65 0503 	sbc.w	r5, r5, r3
  408d08:	085b      	lsrs	r3, r3, #1
  408d0a:	ea4f 0232 	mov.w	r2, r2, rrx
  408d0e:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
  408d12:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
  408d16:	ebb6 0e02 	subs.w	lr, r6, r2
  408d1a:	eb75 0e03 	sbcs.w	lr, r5, r3
  408d1e:	bf22      	ittt	cs
  408d20:	1ab6      	subcs	r6, r6, r2
  408d22:	4675      	movcs	r5, lr
  408d24:	ea40 000c 	orrcs.w	r0, r0, ip
  408d28:	085b      	lsrs	r3, r3, #1
  408d2a:	ea4f 0232 	mov.w	r2, r2, rrx
  408d2e:	ebb6 0e02 	subs.w	lr, r6, r2
  408d32:	eb75 0e03 	sbcs.w	lr, r5, r3
  408d36:	bf22      	ittt	cs
  408d38:	1ab6      	subcs	r6, r6, r2
  408d3a:	4675      	movcs	r5, lr
  408d3c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
  408d40:	085b      	lsrs	r3, r3, #1
  408d42:	ea4f 0232 	mov.w	r2, r2, rrx
  408d46:	ebb6 0e02 	subs.w	lr, r6, r2
  408d4a:	eb75 0e03 	sbcs.w	lr, r5, r3
  408d4e:	bf22      	ittt	cs
  408d50:	1ab6      	subcs	r6, r6, r2
  408d52:	4675      	movcs	r5, lr
  408d54:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
  408d58:	085b      	lsrs	r3, r3, #1
  408d5a:	ea4f 0232 	mov.w	r2, r2, rrx
  408d5e:	ebb6 0e02 	subs.w	lr, r6, r2
  408d62:	eb75 0e03 	sbcs.w	lr, r5, r3
  408d66:	bf22      	ittt	cs
  408d68:	1ab6      	subcs	r6, r6, r2
  408d6a:	4675      	movcs	r5, lr
  408d6c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
  408d70:	ea55 0e06 	orrs.w	lr, r5, r6
  408d74:	d018      	beq.n	408da8 <__aeabi_ddiv+0x114>
  408d76:	ea4f 1505 	mov.w	r5, r5, lsl #4
  408d7a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
  408d7e:	ea4f 1606 	mov.w	r6, r6, lsl #4
  408d82:	ea4f 03c3 	mov.w	r3, r3, lsl #3
  408d86:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
  408d8a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
  408d8e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
  408d92:	d1c0      	bne.n	408d16 <__aeabi_ddiv+0x82>
  408d94:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  408d98:	d10b      	bne.n	408db2 <__aeabi_ddiv+0x11e>
  408d9a:	ea41 0100 	orr.w	r1, r1, r0
  408d9e:	f04f 0000 	mov.w	r0, #0
  408da2:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
  408da6:	e7b6      	b.n	408d16 <__aeabi_ddiv+0x82>
  408da8:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  408dac:	bf04      	itt	eq
  408dae:	4301      	orreq	r1, r0
  408db0:	2000      	moveq	r0, #0
  408db2:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
  408db6:	bf88      	it	hi
  408db8:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
  408dbc:	f63f aeaf 	bhi.w	408b1e <__aeabi_dmul+0xde>
  408dc0:	ebb5 0c03 	subs.w	ip, r5, r3
  408dc4:	bf04      	itt	eq
  408dc6:	ebb6 0c02 	subseq.w	ip, r6, r2
  408dca:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
  408dce:	f150 0000 	adcs.w	r0, r0, #0
  408dd2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  408dd6:	bd70      	pop	{r4, r5, r6, pc}
  408dd8:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
  408ddc:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
  408de0:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
  408de4:	bfc2      	ittt	gt
  408de6:	ebd4 050c 	rsbsgt	r5, r4, ip
  408dea:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
  408dee:	bd70      	popgt	{r4, r5, r6, pc}
  408df0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  408df4:	f04f 0e00 	mov.w	lr, #0
  408df8:	3c01      	subs	r4, #1
  408dfa:	e690      	b.n	408b1e <__aeabi_dmul+0xde>
  408dfc:	ea45 0e06 	orr.w	lr, r5, r6
  408e00:	e68d      	b.n	408b1e <__aeabi_dmul+0xde>
  408e02:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
  408e06:	ea94 0f0c 	teq	r4, ip
  408e0a:	bf08      	it	eq
  408e0c:	ea95 0f0c 	teqeq	r5, ip
  408e10:	f43f af3b 	beq.w	408c8a <__aeabi_dmul+0x24a>
  408e14:	ea94 0f0c 	teq	r4, ip
  408e18:	d10a      	bne.n	408e30 <__aeabi_ddiv+0x19c>
  408e1a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
  408e1e:	f47f af34 	bne.w	408c8a <__aeabi_dmul+0x24a>
  408e22:	ea95 0f0c 	teq	r5, ip
  408e26:	f47f af25 	bne.w	408c74 <__aeabi_dmul+0x234>
  408e2a:	4610      	mov	r0, r2
  408e2c:	4619      	mov	r1, r3
  408e2e:	e72c      	b.n	408c8a <__aeabi_dmul+0x24a>
  408e30:	ea95 0f0c 	teq	r5, ip
  408e34:	d106      	bne.n	408e44 <__aeabi_ddiv+0x1b0>
  408e36:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
  408e3a:	f43f aefd 	beq.w	408c38 <__aeabi_dmul+0x1f8>
  408e3e:	4610      	mov	r0, r2
  408e40:	4619      	mov	r1, r3
  408e42:	e722      	b.n	408c8a <__aeabi_dmul+0x24a>
  408e44:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  408e48:	bf18      	it	ne
  408e4a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  408e4e:	f47f aec5 	bne.w	408bdc <__aeabi_dmul+0x19c>
  408e52:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
  408e56:	f47f af0d 	bne.w	408c74 <__aeabi_dmul+0x234>
  408e5a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
  408e5e:	f47f aeeb 	bne.w	408c38 <__aeabi_dmul+0x1f8>
  408e62:	e712      	b.n	408c8a <__aeabi_dmul+0x24a>

00408e64 <__gedf2>:
  408e64:	f04f 3cff 	mov.w	ip, #4294967295
  408e68:	e006      	b.n	408e78 <__cmpdf2+0x4>
  408e6a:	bf00      	nop

00408e6c <__ledf2>:
  408e6c:	f04f 0c01 	mov.w	ip, #1
  408e70:	e002      	b.n	408e78 <__cmpdf2+0x4>
  408e72:	bf00      	nop

00408e74 <__cmpdf2>:
  408e74:	f04f 0c01 	mov.w	ip, #1
  408e78:	f84d cd04 	str.w	ip, [sp, #-4]!
  408e7c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  408e80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  408e84:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  408e88:	bf18      	it	ne
  408e8a:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
  408e8e:	d01b      	beq.n	408ec8 <__cmpdf2+0x54>
  408e90:	b001      	add	sp, #4
  408e92:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
  408e96:	bf0c      	ite	eq
  408e98:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
  408e9c:	ea91 0f03 	teqne	r1, r3
  408ea0:	bf02      	ittt	eq
  408ea2:	ea90 0f02 	teqeq	r0, r2
  408ea6:	2000      	moveq	r0, #0
  408ea8:	4770      	bxeq	lr
  408eaa:	f110 0f00 	cmn.w	r0, #0
  408eae:	ea91 0f03 	teq	r1, r3
  408eb2:	bf58      	it	pl
  408eb4:	4299      	cmppl	r1, r3
  408eb6:	bf08      	it	eq
  408eb8:	4290      	cmpeq	r0, r2
  408eba:	bf2c      	ite	cs
  408ebc:	17d8      	asrcs	r0, r3, #31
  408ebe:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
  408ec2:	f040 0001 	orr.w	r0, r0, #1
  408ec6:	4770      	bx	lr
  408ec8:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  408ecc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  408ed0:	d102      	bne.n	408ed8 <__cmpdf2+0x64>
  408ed2:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
  408ed6:	d107      	bne.n	408ee8 <__cmpdf2+0x74>
  408ed8:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  408edc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  408ee0:	d1d6      	bne.n	408e90 <__cmpdf2+0x1c>
  408ee2:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
  408ee6:	d0d3      	beq.n	408e90 <__cmpdf2+0x1c>
  408ee8:	f85d 0b04 	ldr.w	r0, [sp], #4
  408eec:	4770      	bx	lr
  408eee:	bf00      	nop

00408ef0 <__aeabi_cdrcmple>:
  408ef0:	4684      	mov	ip, r0
  408ef2:	4610      	mov	r0, r2
  408ef4:	4662      	mov	r2, ip
  408ef6:	468c      	mov	ip, r1
  408ef8:	4619      	mov	r1, r3
  408efa:	4663      	mov	r3, ip
  408efc:	e000      	b.n	408f00 <__aeabi_cdcmpeq>
  408efe:	bf00      	nop

00408f00 <__aeabi_cdcmpeq>:
  408f00:	b501      	push	{r0, lr}
  408f02:	f7ff ffb7 	bl	408e74 <__cmpdf2>
  408f06:	2800      	cmp	r0, #0
  408f08:	bf48      	it	mi
  408f0a:	f110 0f00 	cmnmi.w	r0, #0
  408f0e:	bd01      	pop	{r0, pc}

00408f10 <__aeabi_dcmpeq>:
  408f10:	f84d ed08 	str.w	lr, [sp, #-8]!
  408f14:	f7ff fff4 	bl	408f00 <__aeabi_cdcmpeq>
  408f18:	bf0c      	ite	eq
  408f1a:	2001      	moveq	r0, #1
  408f1c:	2000      	movne	r0, #0
  408f1e:	f85d fb08 	ldr.w	pc, [sp], #8
  408f22:	bf00      	nop

00408f24 <__aeabi_dcmplt>:
  408f24:	f84d ed08 	str.w	lr, [sp, #-8]!
  408f28:	f7ff ffea 	bl	408f00 <__aeabi_cdcmpeq>
  408f2c:	bf34      	ite	cc
  408f2e:	2001      	movcc	r0, #1
  408f30:	2000      	movcs	r0, #0
  408f32:	f85d fb08 	ldr.w	pc, [sp], #8
  408f36:	bf00      	nop

00408f38 <__aeabi_dcmple>:
  408f38:	f84d ed08 	str.w	lr, [sp, #-8]!
  408f3c:	f7ff ffe0 	bl	408f00 <__aeabi_cdcmpeq>
  408f40:	bf94      	ite	ls
  408f42:	2001      	movls	r0, #1
  408f44:	2000      	movhi	r0, #0
  408f46:	f85d fb08 	ldr.w	pc, [sp], #8
  408f4a:	bf00      	nop

00408f4c <__aeabi_dcmpge>:
  408f4c:	f84d ed08 	str.w	lr, [sp, #-8]!
  408f50:	f7ff ffce 	bl	408ef0 <__aeabi_cdrcmple>
  408f54:	bf94      	ite	ls
  408f56:	2001      	movls	r0, #1
  408f58:	2000      	movhi	r0, #0
  408f5a:	f85d fb08 	ldr.w	pc, [sp], #8
  408f5e:	bf00      	nop

00408f60 <__aeabi_dcmpgt>:
  408f60:	f84d ed08 	str.w	lr, [sp, #-8]!
  408f64:	f7ff ffc4 	bl	408ef0 <__aeabi_cdrcmple>
  408f68:	bf34      	ite	cc
  408f6a:	2001      	movcc	r0, #1
  408f6c:	2000      	movcs	r0, #0
  408f6e:	f85d fb08 	ldr.w	pc, [sp], #8
  408f72:	bf00      	nop

00408f74 <__aeabi_dcmpun>:
  408f74:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  408f78:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  408f7c:	d102      	bne.n	408f84 <__aeabi_dcmpun+0x10>
  408f7e:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
  408f82:	d10a      	bne.n	408f9a <__aeabi_dcmpun+0x26>
  408f84:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  408f88:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  408f8c:	d102      	bne.n	408f94 <__aeabi_dcmpun+0x20>
  408f8e:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
  408f92:	d102      	bne.n	408f9a <__aeabi_dcmpun+0x26>
  408f94:	f04f 0000 	mov.w	r0, #0
  408f98:	4770      	bx	lr
  408f9a:	f04f 0001 	mov.w	r0, #1
  408f9e:	4770      	bx	lr

00408fa0 <__aeabi_d2iz>:
  408fa0:	ea4f 0241 	mov.w	r2, r1, lsl #1
  408fa4:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
  408fa8:	d215      	bcs.n	408fd6 <__aeabi_d2iz+0x36>
  408faa:	d511      	bpl.n	408fd0 <__aeabi_d2iz+0x30>
  408fac:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
  408fb0:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
  408fb4:	d912      	bls.n	408fdc <__aeabi_d2iz+0x3c>
  408fb6:	ea4f 23c1 	mov.w	r3, r1, lsl #11
  408fba:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
  408fbe:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
  408fc2:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  408fc6:	fa23 f002 	lsr.w	r0, r3, r2
  408fca:	bf18      	it	ne
  408fcc:	4240      	negne	r0, r0
  408fce:	4770      	bx	lr
  408fd0:	f04f 0000 	mov.w	r0, #0
  408fd4:	4770      	bx	lr
  408fd6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
  408fda:	d105      	bne.n	408fe8 <__aeabi_d2iz+0x48>
  408fdc:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
  408fe0:	bf08      	it	eq
  408fe2:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
  408fe6:	4770      	bx	lr
  408fe8:	f04f 0000 	mov.w	r0, #0
  408fec:	4770      	bx	lr
  408fee:	bf00      	nop

00408ff0 <__aeabi_uldivmod>:
  408ff0:	b953      	cbnz	r3, 409008 <__aeabi_uldivmod+0x18>
  408ff2:	b94a      	cbnz	r2, 409008 <__aeabi_uldivmod+0x18>
  408ff4:	2900      	cmp	r1, #0
  408ff6:	bf08      	it	eq
  408ff8:	2800      	cmpeq	r0, #0
  408ffa:	bf1c      	itt	ne
  408ffc:	f04f 31ff 	movne.w	r1, #4294967295
  409000:	f04f 30ff 	movne.w	r0, #4294967295
  409004:	f000 b97a 	b.w	4092fc <__aeabi_idiv0>
  409008:	f1ad 0c08 	sub.w	ip, sp, #8
  40900c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
  409010:	f000 f806 	bl	409020 <__udivmoddi4>
  409014:	f8dd e004 	ldr.w	lr, [sp, #4]
  409018:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  40901c:	b004      	add	sp, #16
  40901e:	4770      	bx	lr

00409020 <__udivmoddi4>:
  409020:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  409024:	468c      	mov	ip, r1
  409026:	460d      	mov	r5, r1
  409028:	4604      	mov	r4, r0
  40902a:	9e08      	ldr	r6, [sp, #32]
  40902c:	2b00      	cmp	r3, #0
  40902e:	d151      	bne.n	4090d4 <__udivmoddi4+0xb4>
  409030:	428a      	cmp	r2, r1
  409032:	4617      	mov	r7, r2
  409034:	d96d      	bls.n	409112 <__udivmoddi4+0xf2>
  409036:	fab2 fe82 	clz	lr, r2
  40903a:	f1be 0f00 	cmp.w	lr, #0
  40903e:	d00b      	beq.n	409058 <__udivmoddi4+0x38>
  409040:	f1ce 0c20 	rsb	ip, lr, #32
  409044:	fa01 f50e 	lsl.w	r5, r1, lr
  409048:	fa20 fc0c 	lsr.w	ip, r0, ip
  40904c:	fa02 f70e 	lsl.w	r7, r2, lr
  409050:	ea4c 0c05 	orr.w	ip, ip, r5
  409054:	fa00 f40e 	lsl.w	r4, r0, lr
  409058:	ea4f 4a17 	mov.w	sl, r7, lsr #16
  40905c:	0c25      	lsrs	r5, r4, #16
  40905e:	fbbc f8fa 	udiv	r8, ip, sl
  409062:	fa1f f987 	uxth.w	r9, r7
  409066:	fb0a cc18 	mls	ip, sl, r8, ip
  40906a:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
  40906e:	fb08 f309 	mul.w	r3, r8, r9
  409072:	42ab      	cmp	r3, r5
  409074:	d90a      	bls.n	40908c <__udivmoddi4+0x6c>
  409076:	19ed      	adds	r5, r5, r7
  409078:	f108 32ff 	add.w	r2, r8, #4294967295
  40907c:	f080 8123 	bcs.w	4092c6 <__udivmoddi4+0x2a6>
  409080:	42ab      	cmp	r3, r5
  409082:	f240 8120 	bls.w	4092c6 <__udivmoddi4+0x2a6>
  409086:	f1a8 0802 	sub.w	r8, r8, #2
  40908a:	443d      	add	r5, r7
  40908c:	1aed      	subs	r5, r5, r3
  40908e:	b2a4      	uxth	r4, r4
  409090:	fbb5 f0fa 	udiv	r0, r5, sl
  409094:	fb0a 5510 	mls	r5, sl, r0, r5
  409098:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
  40909c:	fb00 f909 	mul.w	r9, r0, r9
  4090a0:	45a1      	cmp	r9, r4
  4090a2:	d909      	bls.n	4090b8 <__udivmoddi4+0x98>
  4090a4:	19e4      	adds	r4, r4, r7
  4090a6:	f100 33ff 	add.w	r3, r0, #4294967295
  4090aa:	f080 810a 	bcs.w	4092c2 <__udivmoddi4+0x2a2>
  4090ae:	45a1      	cmp	r9, r4
  4090b0:	f240 8107 	bls.w	4092c2 <__udivmoddi4+0x2a2>
  4090b4:	3802      	subs	r0, #2
  4090b6:	443c      	add	r4, r7
  4090b8:	eba4 0409 	sub.w	r4, r4, r9
  4090bc:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
  4090c0:	2100      	movs	r1, #0
  4090c2:	2e00      	cmp	r6, #0
  4090c4:	d061      	beq.n	40918a <__udivmoddi4+0x16a>
  4090c6:	fa24 f40e 	lsr.w	r4, r4, lr
  4090ca:	2300      	movs	r3, #0
  4090cc:	6034      	str	r4, [r6, #0]
  4090ce:	6073      	str	r3, [r6, #4]
  4090d0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4090d4:	428b      	cmp	r3, r1
  4090d6:	d907      	bls.n	4090e8 <__udivmoddi4+0xc8>
  4090d8:	2e00      	cmp	r6, #0
  4090da:	d054      	beq.n	409186 <__udivmoddi4+0x166>
  4090dc:	2100      	movs	r1, #0
  4090de:	e886 0021 	stmia.w	r6, {r0, r5}
  4090e2:	4608      	mov	r0, r1
  4090e4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4090e8:	fab3 f183 	clz	r1, r3
  4090ec:	2900      	cmp	r1, #0
  4090ee:	f040 808e 	bne.w	40920e <__udivmoddi4+0x1ee>
  4090f2:	42ab      	cmp	r3, r5
  4090f4:	d302      	bcc.n	4090fc <__udivmoddi4+0xdc>
  4090f6:	4282      	cmp	r2, r0
  4090f8:	f200 80fa 	bhi.w	4092f0 <__udivmoddi4+0x2d0>
  4090fc:	1a84      	subs	r4, r0, r2
  4090fe:	eb65 0503 	sbc.w	r5, r5, r3
  409102:	2001      	movs	r0, #1
  409104:	46ac      	mov	ip, r5
  409106:	2e00      	cmp	r6, #0
  409108:	d03f      	beq.n	40918a <__udivmoddi4+0x16a>
  40910a:	e886 1010 	stmia.w	r6, {r4, ip}
  40910e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  409112:	b912      	cbnz	r2, 40911a <__udivmoddi4+0xfa>
  409114:	2701      	movs	r7, #1
  409116:	fbb7 f7f2 	udiv	r7, r7, r2
  40911a:	fab7 fe87 	clz	lr, r7
  40911e:	f1be 0f00 	cmp.w	lr, #0
  409122:	d134      	bne.n	40918e <__udivmoddi4+0x16e>
  409124:	1beb      	subs	r3, r5, r7
  409126:	0c3a      	lsrs	r2, r7, #16
  409128:	fa1f fc87 	uxth.w	ip, r7
  40912c:	2101      	movs	r1, #1
  40912e:	fbb3 f8f2 	udiv	r8, r3, r2
  409132:	0c25      	lsrs	r5, r4, #16
  409134:	fb02 3318 	mls	r3, r2, r8, r3
  409138:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
  40913c:	fb0c f308 	mul.w	r3, ip, r8
  409140:	42ab      	cmp	r3, r5
  409142:	d907      	bls.n	409154 <__udivmoddi4+0x134>
  409144:	19ed      	adds	r5, r5, r7
  409146:	f108 30ff 	add.w	r0, r8, #4294967295
  40914a:	d202      	bcs.n	409152 <__udivmoddi4+0x132>
  40914c:	42ab      	cmp	r3, r5
  40914e:	f200 80d1 	bhi.w	4092f4 <__udivmoddi4+0x2d4>
  409152:	4680      	mov	r8, r0
  409154:	1aed      	subs	r5, r5, r3
  409156:	b2a3      	uxth	r3, r4
  409158:	fbb5 f0f2 	udiv	r0, r5, r2
  40915c:	fb02 5510 	mls	r5, r2, r0, r5
  409160:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
  409164:	fb0c fc00 	mul.w	ip, ip, r0
  409168:	45a4      	cmp	ip, r4
  40916a:	d907      	bls.n	40917c <__udivmoddi4+0x15c>
  40916c:	19e4      	adds	r4, r4, r7
  40916e:	f100 33ff 	add.w	r3, r0, #4294967295
  409172:	d202      	bcs.n	40917a <__udivmoddi4+0x15a>
  409174:	45a4      	cmp	ip, r4
  409176:	f200 80b8 	bhi.w	4092ea <__udivmoddi4+0x2ca>
  40917a:	4618      	mov	r0, r3
  40917c:	eba4 040c 	sub.w	r4, r4, ip
  409180:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
  409184:	e79d      	b.n	4090c2 <__udivmoddi4+0xa2>
  409186:	4631      	mov	r1, r6
  409188:	4630      	mov	r0, r6
  40918a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40918e:	f1ce 0420 	rsb	r4, lr, #32
  409192:	fa05 f30e 	lsl.w	r3, r5, lr
  409196:	fa07 f70e 	lsl.w	r7, r7, lr
  40919a:	fa20 f804 	lsr.w	r8, r0, r4
  40919e:	0c3a      	lsrs	r2, r7, #16
  4091a0:	fa25 f404 	lsr.w	r4, r5, r4
  4091a4:	ea48 0803 	orr.w	r8, r8, r3
  4091a8:	fbb4 f1f2 	udiv	r1, r4, r2
  4091ac:	ea4f 4518 	mov.w	r5, r8, lsr #16
  4091b0:	fb02 4411 	mls	r4, r2, r1, r4
  4091b4:	fa1f fc87 	uxth.w	ip, r7
  4091b8:	ea45 4504 	orr.w	r5, r5, r4, lsl #16
  4091bc:	fb01 f30c 	mul.w	r3, r1, ip
  4091c0:	42ab      	cmp	r3, r5
  4091c2:	fa00 f40e 	lsl.w	r4, r0, lr
  4091c6:	d909      	bls.n	4091dc <__udivmoddi4+0x1bc>
  4091c8:	19ed      	adds	r5, r5, r7
  4091ca:	f101 30ff 	add.w	r0, r1, #4294967295
  4091ce:	f080 808a 	bcs.w	4092e6 <__udivmoddi4+0x2c6>
  4091d2:	42ab      	cmp	r3, r5
  4091d4:	f240 8087 	bls.w	4092e6 <__udivmoddi4+0x2c6>
  4091d8:	3902      	subs	r1, #2
  4091da:	443d      	add	r5, r7
  4091dc:	1aeb      	subs	r3, r5, r3
  4091de:	fa1f f588 	uxth.w	r5, r8
  4091e2:	fbb3 f0f2 	udiv	r0, r3, r2
  4091e6:	fb02 3310 	mls	r3, r2, r0, r3
  4091ea:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
  4091ee:	fb00 f30c 	mul.w	r3, r0, ip
  4091f2:	42ab      	cmp	r3, r5
  4091f4:	d907      	bls.n	409206 <__udivmoddi4+0x1e6>
  4091f6:	19ed      	adds	r5, r5, r7
  4091f8:	f100 38ff 	add.w	r8, r0, #4294967295
  4091fc:	d26f      	bcs.n	4092de <__udivmoddi4+0x2be>
  4091fe:	42ab      	cmp	r3, r5
  409200:	d96d      	bls.n	4092de <__udivmoddi4+0x2be>
  409202:	3802      	subs	r0, #2
  409204:	443d      	add	r5, r7
  409206:	1aeb      	subs	r3, r5, r3
  409208:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
  40920c:	e78f      	b.n	40912e <__udivmoddi4+0x10e>
  40920e:	f1c1 0720 	rsb	r7, r1, #32
  409212:	fa22 f807 	lsr.w	r8, r2, r7
  409216:	408b      	lsls	r3, r1
  409218:	fa05 f401 	lsl.w	r4, r5, r1
  40921c:	ea48 0303 	orr.w	r3, r8, r3
  409220:	fa20 fe07 	lsr.w	lr, r0, r7
  409224:	ea4f 4c13 	mov.w	ip, r3, lsr #16
  409228:	40fd      	lsrs	r5, r7
  40922a:	ea4e 0e04 	orr.w	lr, lr, r4
  40922e:	fbb5 f9fc 	udiv	r9, r5, ip
  409232:	ea4f 441e 	mov.w	r4, lr, lsr #16
  409236:	fb0c 5519 	mls	r5, ip, r9, r5
  40923a:	fa1f f883 	uxth.w	r8, r3
  40923e:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
  409242:	fb09 f408 	mul.w	r4, r9, r8
  409246:	42ac      	cmp	r4, r5
  409248:	fa02 f201 	lsl.w	r2, r2, r1
  40924c:	fa00 fa01 	lsl.w	sl, r0, r1
  409250:	d908      	bls.n	409264 <__udivmoddi4+0x244>
  409252:	18ed      	adds	r5, r5, r3
  409254:	f109 30ff 	add.w	r0, r9, #4294967295
  409258:	d243      	bcs.n	4092e2 <__udivmoddi4+0x2c2>
  40925a:	42ac      	cmp	r4, r5
  40925c:	d941      	bls.n	4092e2 <__udivmoddi4+0x2c2>
  40925e:	f1a9 0902 	sub.w	r9, r9, #2
  409262:	441d      	add	r5, r3
  409264:	1b2d      	subs	r5, r5, r4
  409266:	fa1f fe8e 	uxth.w	lr, lr
  40926a:	fbb5 f0fc 	udiv	r0, r5, ip
  40926e:	fb0c 5510 	mls	r5, ip, r0, r5
  409272:	ea4e 4405 	orr.w	r4, lr, r5, lsl #16
  409276:	fb00 f808 	mul.w	r8, r0, r8
  40927a:	45a0      	cmp	r8, r4
  40927c:	d907      	bls.n	40928e <__udivmoddi4+0x26e>
  40927e:	18e4      	adds	r4, r4, r3
  409280:	f100 35ff 	add.w	r5, r0, #4294967295
  409284:	d229      	bcs.n	4092da <__udivmoddi4+0x2ba>
  409286:	45a0      	cmp	r8, r4
  409288:	d927      	bls.n	4092da <__udivmoddi4+0x2ba>
  40928a:	3802      	subs	r0, #2
  40928c:	441c      	add	r4, r3
  40928e:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
  409292:	eba4 0408 	sub.w	r4, r4, r8
  409296:	fba0 8902 	umull	r8, r9, r0, r2
  40929a:	454c      	cmp	r4, r9
  40929c:	46c6      	mov	lr, r8
  40929e:	464d      	mov	r5, r9
  4092a0:	d315      	bcc.n	4092ce <__udivmoddi4+0x2ae>
  4092a2:	d012      	beq.n	4092ca <__udivmoddi4+0x2aa>
  4092a4:	b156      	cbz	r6, 4092bc <__udivmoddi4+0x29c>
  4092a6:	ebba 030e 	subs.w	r3, sl, lr
  4092aa:	eb64 0405 	sbc.w	r4, r4, r5
  4092ae:	fa04 f707 	lsl.w	r7, r4, r7
  4092b2:	40cb      	lsrs	r3, r1
  4092b4:	431f      	orrs	r7, r3
  4092b6:	40cc      	lsrs	r4, r1
  4092b8:	6037      	str	r7, [r6, #0]
  4092ba:	6074      	str	r4, [r6, #4]
  4092bc:	2100      	movs	r1, #0
  4092be:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4092c2:	4618      	mov	r0, r3
  4092c4:	e6f8      	b.n	4090b8 <__udivmoddi4+0x98>
  4092c6:	4690      	mov	r8, r2
  4092c8:	e6e0      	b.n	40908c <__udivmoddi4+0x6c>
  4092ca:	45c2      	cmp	sl, r8
  4092cc:	d2ea      	bcs.n	4092a4 <__udivmoddi4+0x284>
  4092ce:	ebb8 0e02 	subs.w	lr, r8, r2
  4092d2:	eb69 0503 	sbc.w	r5, r9, r3
  4092d6:	3801      	subs	r0, #1
  4092d8:	e7e4      	b.n	4092a4 <__udivmoddi4+0x284>
  4092da:	4628      	mov	r0, r5
  4092dc:	e7d7      	b.n	40928e <__udivmoddi4+0x26e>
  4092de:	4640      	mov	r0, r8
  4092e0:	e791      	b.n	409206 <__udivmoddi4+0x1e6>
  4092e2:	4681      	mov	r9, r0
  4092e4:	e7be      	b.n	409264 <__udivmoddi4+0x244>
  4092e6:	4601      	mov	r1, r0
  4092e8:	e778      	b.n	4091dc <__udivmoddi4+0x1bc>
  4092ea:	3802      	subs	r0, #2
  4092ec:	443c      	add	r4, r7
  4092ee:	e745      	b.n	40917c <__udivmoddi4+0x15c>
  4092f0:	4608      	mov	r0, r1
  4092f2:	e708      	b.n	409106 <__udivmoddi4+0xe6>
  4092f4:	f1a8 0802 	sub.w	r8, r8, #2
  4092f8:	443d      	add	r5, r7
  4092fa:	e72b      	b.n	409154 <__udivmoddi4+0x134>

004092fc <__aeabi_idiv0>:
  4092fc:	4770      	bx	lr
  4092fe:	bf00      	nop
  409300:	454c4449 	.word	0x454c4449
  409304:	00000000 	.word	0x00000000
  409308:	51726d54 	.word	0x51726d54
  40930c:	00000000 	.word	0x00000000
  409310:	20726d54 	.word	0x20726d54
  409314:	00637653 	.word	0x00637653
  409318:	00005441 	.word	0x00005441
  40931c:	4e2b5441 	.word	0x4e2b5441
  409320:	47454d41 	.word	0x47454d41
  409324:	72726575 	.word	0x72726575
  409328:	6f726965 	.word	0x6f726965
  40932c:	00000073 	.word	0x00000073
  409330:	502b5441 	.word	0x502b5441
  409334:	32314e49 	.word	0x32314e49
  409338:	00003433 	.word	0x00003433
  40933c:	00544c42 	.word	0x00544c42
  409340:	686c6146 	.word	0x686c6146
  409344:	6d652061 	.word	0x6d652061
  409348:	69726320 	.word	0x69726320
  40934c:	61207261 	.word	0x61207261
  409350:	65757120 	.word	0x65757120
  409354:	78206575 	.word	0x78206575
  409358:	75657551 	.word	0x75657551
  40935c:	31587865 	.word	0x31587865
  409360:	00000000 	.word	0x00000000
  409364:	686c6146 	.word	0x686c6146
  409368:	6d652061 	.word	0x6d652061
  40936c:	69726320 	.word	0x69726320
  409370:	61207261 	.word	0x61207261
  409374:	65757120 	.word	0x65757120
  409378:	78206575 	.word	0x78206575
  40937c:	75657551 	.word	0x75657551
  409380:	20315965 	.word	0x20315965
  409384:	00000000 	.word	0x00000000
  409388:	686c6146 	.word	0x686c6146
  40938c:	6d652061 	.word	0x6d652061
  409390:	69726320 	.word	0x69726320
  409394:	61207261 	.word	0x61207261
  409398:	65757120 	.word	0x65757120
  40939c:	78206575 	.word	0x78206575
  4093a0:	75657551 	.word	0x75657551
  4093a4:	32587865 	.word	0x32587865
  4093a8:	00000000 	.word	0x00000000
  4093ac:	686c6146 	.word	0x686c6146
  4093b0:	6d652061 	.word	0x6d652061
  4093b4:	69726320 	.word	0x69726320
  4093b8:	61207261 	.word	0x61207261
  4093bc:	65757120 	.word	0x65757120
  4093c0:	78206575 	.word	0x78206575
  4093c4:	75657551 	.word	0x75657551
  4093c8:	20325965 	.word	0x20325965
  4093cc:	00000000 	.word	0x00000000
  4093d0:	686c6146 	.word	0x686c6146
  4093d4:	6d652061 	.word	0x6d652061
  4093d8:	69726320 	.word	0x69726320
  4093dc:	61207261 	.word	0x61207261
  4093e0:	65757120 	.word	0x65757120
  4093e4:	78206575 	.word	0x78206575
  4093e8:	75657551 	.word	0x75657551
  4093ec:	74754265 	.word	0x74754265
  4093f0:	00000020 	.word	0x00000020
  4093f4:	636f7270 	.word	0x636f7270
  4093f8:	00000000 	.word	0x00000000
  4093fc:	6c696146 	.word	0x6c696146
  409400:	74206465 	.word	0x74206465
  409404:	7263206f 	.word	0x7263206f
  409408:	65746165 	.word	0x65746165
  40940c:	73657420 	.word	0x73657420
  409410:	44412074 	.word	0x44412074
  409414:	61742043 	.word	0x61742043
  409418:	000d6b73 	.word	0x000d6b73
  40941c:	636f7270 	.word	0x636f7270
  409420:	00000032 	.word	0x00000032
  409424:	636f7270 	.word	0x636f7270
  409428:	00000033 	.word	0x00000033
  40942c:	6c696146 	.word	0x6c696146
  409430:	74206465 	.word	0x74206465
  409434:	7263206f 	.word	0x7263206f
  409438:	65746165 	.word	0x65746165
  40943c:	73657420 	.word	0x73657420
  409440:	44412074 	.word	0x44412074
  409444:	61742043 	.word	0x61742043
  409448:	70206b73 	.word	0x70206b73
  40944c:	33636f72 	.word	0x33636f72
  409450:	0000000d 	.word	0x0000000d
  409454:	636f7270 	.word	0x636f7270
  409458:	00000034 	.word	0x00000034
  40945c:	6c696146 	.word	0x6c696146
  409460:	74206465 	.word	0x74206465
  409464:	7263206f 	.word	0x7263206f
  409468:	65746165 	.word	0x65746165
  40946c:	73657420 	.word	0x73657420
  409470:	44412074 	.word	0x44412074
  409474:	61742043 	.word	0x61742043
  409478:	70206b73 	.word	0x70206b73
  40947c:	34636f72 	.word	0x34636f72
  409480:	0000000d 	.word	0x0000000d
  409484:	0a206425 	.word	0x0a206425
  409488:	00000000 	.word	0x00000000
  40948c:	6b736154 	.word	0x6b736154
  409490:	756c4220 	.word	0x756c4220
  409494:	6f6f7465 	.word	0x6f6f7465
  409498:	73206874 	.word	0x73206874
  40949c:	74726174 	.word	0x74726174
  4094a0:	00206465 	.word	0x00206465
  4094a4:	63696e49 	.word	0x63696e49
  4094a8:	696c6169 	.word	0x696c6169
  4094ac:	646e617a 	.word	0x646e617a
  4094b0:	4348206f 	.word	0x4348206f
  4094b4:	00203530 	.word	0x00203530
  4094b8:	63617473 	.word	0x63617473
  4094bc:	766f206b 	.word	0x766f206b
  4094c0:	6c667265 	.word	0x6c667265
  4094c4:	2520776f 	.word	0x2520776f
  4094c8:	73252078 	.word	0x73252078
  4094cc:	00000a0d 	.word	0x00000a0d

004094d0 <_global_impure_ptr>:
  4094d0:	20400010 0000000a 00464e49 00666e69     ..@ ....INF.inf.
  4094e0:	004e414e 006e616e 33323130 37363534     NAN.nan.01234567
  4094f0:	42413938 46454443 00000000 33323130     89ABCDEF....0123
  409500:	37363534 62613938 66656463 00000000     456789abcdef....
  409510:	6c756e28 0000296c 00000030              (null)..0...

0040951c <blanks.7238>:
  40951c:	20202020 20202020 20202020 20202020                     

0040952c <zeroes.7239>:
  40952c:	30303030 30303030 30303030 30303030     0000000000000000
  40953c:	69666e49 7974696e 00000000 004e614e     Infinity....NaN.
  40954c:	00000000                                ....

00409550 <__mprec_bigtens>:
  409550:	37e08000 4341c379 b5056e17 4693b8b5     ...7y.AC.n.....F
  409560:	e93ff9f5 4d384f03 f9301d32 5a827748     ..?..O8M2.0.Hw.Z
  409570:	7f73bf3c 75154fdd                       <.s..O.u

00409578 <__mprec_tens>:
  409578:	00000000 3ff00000 00000000 40240000     .......?......$@
  409588:	00000000 40590000 00000000 408f4000     ......Y@.....@.@
  409598:	00000000 40c38800 00000000 40f86a00     .......@.....j.@
  4095a8:	00000000 412e8480 00000000 416312d0     .......A......cA
  4095b8:	00000000 4197d784 00000000 41cdcd65     .......A....e..A
  4095c8:	20000000 4202a05f e8000000 42374876     ... _..B....vH7B
  4095d8:	a2000000 426d1a94 e5400000 42a2309c     ......mB..@..0.B
  4095e8:	1e900000 42d6bcc4 26340000 430c6bf5     .......B..4&.k.C
  4095f8:	37e08000 4341c379 85d8a000 43763457     ...7y.AC....W4vC
  409608:	674ec800 43abc16d 60913d00 43e158e4     ..Ngm..C.=.`.X.C
  409618:	78b58c40 4415af1d d6e2ef50 444b1ae4     @..x...DP.....KD
  409628:	064dd592 4480f0cf c7e14af6 44b52d02     ..M....D.J...-.D
  409638:	79d99db4 44ea7843                       ...yCx.D

00409640 <p05.6055>:
  409640:	00000005 00000019 0000007d 00000043     ........}...C...
  409650:	49534f50 00000058 0000002e              POSIX.......

0040965c <_ctype_>:
  40965c:	20202000 20202020 28282020 20282828     .         ((((( 
  40966c:	20202020 20202020 20202020 20202020                     
  40967c:	10108820 10101010 10101010 10101010      ...............
  40968c:	04040410 04040404 10040404 10101010     ................
  40969c:	41411010 41414141 01010101 01010101     ..AAAAAA........
  4096ac:	01010101 01010101 01010101 10101010     ................
  4096bc:	42421010 42424242 02020202 02020202     ..BBBBBB........
  4096cc:	02020202 02020202 02020202 10101010     ................
  4096dc:	00000020 00000000 00000000 00000000      ...............
	...

00409760 <_init>:
  409760:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  409762:	bf00      	nop
  409764:	bcf8      	pop	{r3, r4, r5, r6, r7}
  409766:	bc08      	pop	{r3}
  409768:	469e      	mov	lr, r3
  40976a:	4770      	bx	lr

0040976c <__init_array_start>:
  40976c:	00405cc1 	.word	0x00405cc1

00409770 <__frame_dummy_init_array_entry>:
  409770:	00400165                                e.@.

00409774 <_fini>:
  409774:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  409776:	bf00      	nop
  409778:	bcf8      	pop	{r3, r4, r5, r6, r7}
  40977a:	bc08      	pop	{r3}
  40977c:	469e      	mov	lr, r3
  40977e:	4770      	bx	lr

00409780 <__fini_array_start>:
  409780:	00400141 	.word	0x00400141
