
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000624                       # Number of seconds simulated
sim_ticks                                   624039500                       # Number of ticks simulated
final_tick                                  624039500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 339074                       # Simulator instruction rate (inst/s)
host_op_rate                                   347387                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              118092341                       # Simulator tick rate (ticks/s)
host_mem_usage                                 643776                       # Number of bytes of host memory used
host_seconds                                     5.28                       # Real time elapsed on the host
sim_insts                                     1791772                       # Number of instructions simulated
sim_ops                                       1835703                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu.inst           87360                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data          102592                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             189952                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        87360                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         87360                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks        28480                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total           28480                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst             1365                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data             1603                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                2968                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks           445                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                445                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst          139991138                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data          164399850                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             304390988                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst     139991138                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        139991138                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        45638137                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             45638137                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        45638137                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst         139991138                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data         164399850                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            350029125                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                        2969                       # Number of read requests accepted
system.mem_ctrls.writeReqs                        445                       # Number of write requests accepted
system.mem_ctrls.readBursts                      2969                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                      445                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 161088                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   28928                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                    7168                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  190016                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                28480                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                    452                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   312                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               283                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                48                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                62                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               103                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               424                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               202                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               417                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               172                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               236                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               127                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10               73                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11               34                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              193                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13               32                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              100                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15               11                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                40                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                54                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 8                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                10                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                     624030500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  2969                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                  445                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    1506                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     720                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     221                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      57                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      10                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          613                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    272.078303                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   179.717061                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   265.437942                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          197     32.14%     32.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          163     26.59%     58.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           98     15.99%     74.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           54      8.81%     83.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           28      4.57%     88.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           22      3.59%     91.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           10      1.63%     93.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            5      0.82%     94.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           36      5.87%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          613                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples            7                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     353.714286                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    195.551826                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    550.941834                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127            3     42.86%     42.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191            2     28.57%     71.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-255            1     14.29%     85.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1599            1     14.29%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total             7                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples            7                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean             16                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.000000                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16                7    100.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total             7                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                     27698250                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                74892000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   12585000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     11004.47                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                29754.47                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       258.14                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        11.49                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    304.49                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     45.64                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         2.11                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.02                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.09                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.30                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      28.91                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     1899                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                     111                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 75.45                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                83.46                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     182785.74                       # Average gap between requests
system.mem_ctrls.pageHitRate                    75.85                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  3341520                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                  1823250                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                13182000                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                 725760                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy             40684800                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy             97927425                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy            287994750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy              445679505                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            715.192735                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE    478569250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF      20800000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT     123804500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                  1292760                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                   705375                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                 6271200                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy             40684800                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy             96342255                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy            289385250                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy              434681640                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            697.544194                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE    481472000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF      20800000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT     121446000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu.branchPred.lookups                  270622                       # Number of BP lookups
system.cpu.branchPred.condPredicted            222861                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect              8244                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               222638                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                  221545                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.509069                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                   22720                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                102                       # Number of incorrect RAS predictions.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dstage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.istage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.workload.num_syscalls                   36                       # Number of system calls
system.cpu.numCycles                          1248080                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles              40081                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                        1952743                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                      270622                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches             244265                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                       1109039                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                   16623                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                  468                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles           263                       # Number of stall cycles due to pending traps
system.cpu.fetch.IcacheWaitRetryStallCycles         1046                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                    756382                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                   626                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples            1159208                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.728703                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.031990                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                    93250      8.04%      8.04% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   537435     46.36%     54.41% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   119078     10.27%     64.68% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   409445     35.32%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                3                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              1159208                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.216831                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.564598                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                    42623                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles                 58712                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                   1048158                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                  1833                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                   7882                       # Number of cycles decode is squashing
system.cpu.decode.BranchResolved                 2456                       # Number of times decode resolved a branch
system.cpu.decode.BranchMispred                   453                       # Number of times decode detected a branch misprediction
system.cpu.decode.DecodedInsts                1939185                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts                 31017                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                   7882                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                    66430                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                   37887                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles          13100                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                   1025949                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                  7960                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts                1911358                       # Number of instructions processed by rename
system.cpu.rename.SquashedInsts                 11695                       # Number of squashed instructions processed by rename
system.cpu.rename.ROBFullEvents                  2787                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                    348                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                     61                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                   6059                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands             2478083                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups               8093447                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups          2187996                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups                16                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps               2376356                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                   101727                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                122                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts            127                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                      4724                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads               139207                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores               27359                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads              3126                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores              514                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                    1902479                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                 164                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                   1880289                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued              4013                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined           66940                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined       112288                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved             28                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples       1159208                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.622046                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.750925                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              141141     12.18%     12.18% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              204759     17.66%     29.84% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              764903     65.98%     95.82% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3               47896      4.13%     99.96% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4                 509      0.04%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         1159208                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                  206934     72.37%     72.37% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     72.37% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     72.37% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     72.37% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     72.37% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     72.37% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     72.37% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     72.37% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     72.37% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     72.37% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     72.37% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     72.37% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     72.37% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     72.37% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     72.37% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     72.37% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     72.37% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     72.37% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     72.37% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     72.37% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     72.37% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     72.37% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     72.37% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     72.37% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     72.37% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     72.37% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     72.37% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     72.37% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     72.37% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  69489     24.30%     96.67% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                  9511      3.33%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass                 0      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               1715533     91.24%     91.24% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                  108      0.01%     91.24% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     91.24% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     91.24% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     91.24% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     91.24% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     91.24% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     91.24% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     91.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     91.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     91.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     91.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     91.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     91.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     91.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     91.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     91.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     91.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     91.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     91.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     91.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     91.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     91.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     91.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     91.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              7      0.00%     91.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     91.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     91.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     91.24% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               138332      7.36%     98.60% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite               26309      1.40%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                1880289                       # Type of FU issued
system.cpu.iq.rate                           1.506545                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                      285934                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.152069                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads            5209689                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes           1969601                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses      1864576                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads                  44                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes                 16                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses           16                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                2166195                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                      28                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads             3213                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads         3972                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses            6                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation           34                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores         2370                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads          106                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked            79                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                   7882                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                    4173                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                   684                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts             1902651                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts                 0                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts                139207                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts                27359                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                114                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                     67                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                   592                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents             34                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect           6277                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect         1644                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                 7921                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts               1865635                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts                137390                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             14654                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             8                       # number of nop insts executed
system.cpu.iew.exec_refs                       163272                       # number of memory reference insts executed
system.cpu.iew.exec_branches                   248138                       # Number of branches executed
system.cpu.iew.exec_stores                      25882                       # Number of stores executed
system.cpu.iew.exec_rate                     1.494804                       # Inst execution rate
system.cpu.iew.wb_sent                        1864738                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                       1864592                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                   1333208                       # num instructions producing a value
system.cpu.iew.wb_consumers                   2164198                       # num instructions consuming a value
system.cpu.iew.wb_penalized                         0                       # number of instrctions required to write to 'other' IQ
system.cpu.iew.wb_rate                       1.493968                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.616029                       # average fanout of values written-back
system.cpu.iew.wb_penalized_rate                    0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu.commit.commitSquashedInsts           46260                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls             136                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts              7815                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples      1150065                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.596173                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.279009                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0       237518     20.65%     20.65% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       368740     32.06%     52.72% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       270589     23.53%     76.24% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       218293     18.98%     95.22% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4        22573      1.96%     97.19% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5        21681      1.89%     99.07% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6         3482      0.30%     99.37% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7         6195      0.54%     99.91% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8          994      0.09%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      1150065                       # Number of insts commited each cycle
system.cpu.commit.committedInsts              1791772                       # Number of instructions committed
system.cpu.commit.committedOps                1835703                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                         160224                       # Number of memory references committed
system.cpu.commit.loads                        135235                       # Number of loads committed
system.cpu.commit.membars                          50                       # Number of memory barriers committed
system.cpu.commit.branches                     246627                       # Number of branches committed
system.cpu.commit.fp_insts                         16                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                   1633201                       # Number of committed integer instructions.
system.cpu.commit.function_calls                21875                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          1675364     91.27%     91.27% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult             108      0.01%     91.27% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                0      0.00%     91.27% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     91.27% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     91.27% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     91.27% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     91.27% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     91.27% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     91.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     91.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     91.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     91.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     91.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     91.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     91.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     91.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     91.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     91.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     91.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     91.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     91.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     91.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     91.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     91.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     91.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            7      0.00%     91.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     91.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     91.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     91.27% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          135235      7.37%     98.64% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite          24989      1.36%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           1835703                       # Class of committed instruction
system.cpu.commit.bw_lim_events                   994                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                      3030579                       # The number of ROB reads
system.cpu.rob.rob_writes                     3773076                       # The number of ROB writes
system.cpu.timesIdled                            1326                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           88872                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                     1791772                       # Number of Instructions Simulated
system.cpu.committedOps                       1835703                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.696562                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.696562                       # CPI: Total CPI of All Threads
system.cpu.ipc                               1.435623                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.435623                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                  1919702                       # number of integer regfile reads
system.cpu.int_regfile_writes                 1405706                       # number of integer regfile writes
system.cpu.fp_regfile_reads                        16                       # number of floating regfile reads
system.cpu.cc_regfile_reads                   6005985                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  1002482                       # number of cc regfile writes
system.cpu.misc_regfile_reads                  163432                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    101                       # number of misc regfile writes
system.cpu.dcache.tags.replacements              1587                       # number of replacements
system.cpu.dcache.tags.tagsinuse            15.990765                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              155330                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1603                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             96.899563                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            537750                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data    15.990765                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.999423                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999423                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1269043                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1269043                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::cpu.data       131608                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          131608                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data        23632                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          23632                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data           40                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           40                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::cpu.data           50                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           50                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::cpu.data        155240                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           155240                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data       155240                       # number of overall hits
system.cpu.dcache.overall_hits::total          155240                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data         2111                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          2111                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data          978                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          978                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::cpu.data           11                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total           11                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::cpu.data         3089                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           3089                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data         3089                       # number of overall misses
system.cpu.dcache.overall_misses::total          3089                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data    111356750                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    111356750                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data     35067249                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     35067249                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data       392250                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       392250                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data    146423999                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    146423999                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data    146423999                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    146423999                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data       133719                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       133719                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data        24610                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        24610                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data           51                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           51                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::cpu.data           50                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           50                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data       158329                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       158329                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data       158329                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       158329                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.015787                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.015787                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.039740                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.039740                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data     0.215686                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.215686                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.019510                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.019510                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.019510                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.019510                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 52750.710564                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 52750.710564                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 35856.082822                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 35856.082822                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data 35659.090909                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 35659.090909                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 47401.747815                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 47401.747815                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 47401.747815                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 47401.747815                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets         2912                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              43                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    67.720930                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks          445                       # number of writebacks
system.cpu.dcache.writebacks::total               445                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data          775                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          775                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data          711                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          711                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::cpu.data           11                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total           11                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data         1486                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         1486                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data         1486                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         1486                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data         1336                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         1336                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data          267                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          267                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data         1603                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         1603                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data         1603                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         1603                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data     70092750                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     70092750                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data      8715749                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      8715749                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data     78808499                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     78808499                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data     78808499                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     78808499                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.009991                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.009991                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.010849                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.010849                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.010124                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.010124                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.010124                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.010124                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 52464.633234                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 52464.633234                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 32643.254682                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 32643.254682                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 49163.131004                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 49163.131004                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 49163.131004                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 49163.131004                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.icache.tags.replacements               939                       # number of replacements
system.cpu.icache.tags.tagsinuse           382.859537                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              754783                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1365                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            552.954579                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   382.859537                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.747773                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.747773                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          426                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           89                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           21                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          316                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.832031                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1514113                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1514113                       # Number of data accesses
system.cpu.icache.ReadReq_hits::cpu.inst       754783                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          754783                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst        754783                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           754783                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst       754783                       # number of overall hits
system.cpu.icache.overall_hits::total          754783                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst         1591                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1591                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst         1591                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1591                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst         1591                       # number of overall misses
system.cpu.icache.overall_misses::total          1591                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst     88066973                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     88066973                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst     88066973                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     88066973                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst     88066973                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     88066973                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst       756374                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       756374                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst       756374                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       756374                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst       756374                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       756374                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.002103                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.002103                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.002103                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.002103                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.002103                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.002103                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 55353.219987                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 55353.219987                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 55353.219987                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 55353.219987                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 55353.219987                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 55353.219987                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs        20786                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs               283                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    73.448763                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::cpu.inst          225                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          225                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst          225                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          225                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst          225                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          225                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst         1366                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1366                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst         1366                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1366                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst         1366                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1366                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     75499728                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     75499728                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     75499728                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     75499728                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     75499728                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     75499728                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.001806                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.001806                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.001806                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.001806                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.001806                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.001806                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 55270.664714                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 55270.664714                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 55270.664714                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 55270.664714                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 55270.664714                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 55270.664714                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq                2702                       # Transaction distribution
system.membus.trans_dist::ReadResp               2701                       # Transaction distribution
system.membus.trans_dist::Writeback               445                       # Transaction distribution
system.membus.trans_dist::ReadExReq               267                       # Transaction distribution
system.membus.trans_dist::ReadExResp              267                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port         2731                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port         3651                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   6382                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port        87360                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       131072                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  218432                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples              3414                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                    3414    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total                3414                       # Request fanout histogram
system.membus.reqLayer0.occupancy             5901500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.9                       # Layer utilization (%)
system.membus.respLayer1.occupancy            7276250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.2                       # Layer utilization (%)
system.membus.respLayer2.occupancy            8430000                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              1.4                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
