// Seed: 3927126284
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output id_4;
  inout id_3;
  inout id_2;
  output id_1;
  logic id_4;
  assign id_1[1] = id_4 ? id_4 : 1'b0;
  logic id_5;
  logic id_6;
  assign id_3 = 1;
endmodule
