// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
// Version: 2021.2
// Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module rt_imp_proc (
        memif_hwt2mem_din,
        memif_hwt2mem_full_n,
        memif_hwt2mem_write,
        memif_mem2hwt_dout,
        memif_mem2hwt_empty_n,
        memif_mem2hwt_read,
        pMessage,
        ram_out_address0,
        ram_out_ce0,
        ram_out_d0,
        ram_out_q0,
        ram_out_we0,
        ram_out_address1,
        ram_out_ce1,
        ram_out_d1,
        ram_out_q1,
        ram_out_we1,
        ap_clk,
        ap_rst,
        pMessage_ap_vld,
        ap_start,
        ap_done,
        ap_ready,
        ap_idle,
        ap_continue
);


output  [63:0] memif_hwt2mem_din;
input   memif_hwt2mem_full_n;
output   memif_hwt2mem_write;
input  [63:0] memif_mem2hwt_dout;
input   memif_mem2hwt_empty_n;
output   memif_mem2hwt_read;
input  [63:0] pMessage;
output  [16:0] ram_out_address0;
output   ram_out_ce0;
output  [63:0] ram_out_d0;
input  [63:0] ram_out_q0;
output   ram_out_we0;
output  [16:0] ram_out_address1;
output   ram_out_ce1;
output  [63:0] ram_out_d1;
input  [63:0] ram_out_q1;
output   ram_out_we1;
input   ap_clk;
input   ap_rst;
input   pMessage_ap_vld;
input   ap_start;
output   ap_done;
output   ap_ready;
output   ap_idle;
input   ap_continue;

wire    proc_Loop_VITIS_LOOP_78_1_proc5_U0_ap_start;
wire    proc_Loop_VITIS_LOOP_78_1_proc5_U0_ap_done;
wire    proc_Loop_VITIS_LOOP_78_1_proc5_U0_ap_continue;
wire    proc_Loop_VITIS_LOOP_78_1_proc5_U0_ap_idle;
wire    proc_Loop_VITIS_LOOP_78_1_proc5_U0_ap_ready;
wire    proc_Loop_VITIS_LOOP_78_1_proc5_U0_start_out;
wire    proc_Loop_VITIS_LOOP_78_1_proc5_U0_start_write;
wire    proc_Loop_VITIS_LOOP_78_1_proc5_U0_memif_mem2hwt_read;
wire   [63:0] proc_Loop_VITIS_LOOP_78_1_proc5_U0_ram_in_V_din;
wire    proc_Loop_VITIS_LOOP_78_1_proc5_U0_ram_in_V_write;
wire   [63:0] proc_Loop_VITIS_LOOP_78_1_proc5_U0_memif_hwt2mem_din;
wire    proc_Loop_VITIS_LOOP_78_1_proc5_U0_memif_hwt2mem_write;
wire    ap_sync_continue;
wire    proc_Loop_loop_read_proc6_U0_ap_start;
wire    proc_Loop_loop_read_proc6_U0_ap_done;
wire    proc_Loop_loop_read_proc6_U0_ap_continue;
wire    proc_Loop_loop_read_proc6_U0_ap_idle;
wire    proc_Loop_loop_read_proc6_U0_ap_ready;
wire   [23:0] proc_Loop_loop_read_proc6_U0_in_mat_data_din;
wire    proc_Loop_loop_read_proc6_U0_in_mat_data_write;
wire    proc_Loop_loop_read_proc6_U0_start_out;
wire    proc_Loop_loop_read_proc6_U0_start_write;
wire    proc_Loop_loop_read_proc6_U0_ram_in_V_read;
wire    resize_1_9_480_640_600_1000_1_2_U0_ap_start;
wire    resize_1_9_480_640_600_1000_1_2_U0_ap_done;
wire    resize_1_9_480_640_600_1000_1_2_U0_ap_continue;
wire    resize_1_9_480_640_600_1000_1_2_U0_ap_idle;
wire    resize_1_9_480_640_600_1000_1_2_U0_ap_ready;
wire    resize_1_9_480_640_600_1000_1_2_U0_start_out;
wire    resize_1_9_480_640_600_1000_1_2_U0_start_write;
wire    resize_1_9_480_640_600_1000_1_2_U0_in_mat_44_read;
wire   [23:0] resize_1_9_480_640_600_1000_1_2_U0_resized_mat_45_din;
wire    resize_1_9_480_640_600_1000_1_2_U0_resized_mat_45_write;
wire    proc_Loop_VITIS_LOOP_132_3_proc7_U0_ap_start;
wire    proc_Loop_VITIS_LOOP_132_3_proc7_U0_ap_done;
wire    proc_Loop_VITIS_LOOP_132_3_proc7_U0_ap_continue;
wire    proc_Loop_VITIS_LOOP_132_3_proc7_U0_ap_idle;
wire    proc_Loop_VITIS_LOOP_132_3_proc7_U0_ap_ready;
wire    proc_Loop_VITIS_LOOP_132_3_proc7_U0_resized_mat_data_read;
wire   [31:0] proc_Loop_VITIS_LOOP_132_3_proc7_U0_tmp_mat_data_din;
wire    proc_Loop_VITIS_LOOP_132_3_proc7_U0_tmp_mat_data_write;
wire    proc_Loop_VITIS_LOOP_132_3_proc7_U0_start_out;
wire    proc_Loop_VITIS_LOOP_132_3_proc7_U0_start_write;
wire    warpTransform_100_50_0_true_7_600_1000_1_false_U0_ap_start;
wire    warpTransform_100_50_0_true_7_600_1000_1_false_U0_ap_done;
wire    warpTransform_100_50_0_true_7_600_1000_1_false_U0_ap_continue;
wire    warpTransform_100_50_0_true_7_600_1000_1_false_U0_ap_idle;
wire    warpTransform_100_50_0_true_7_600_1000_1_false_U0_ap_ready;
wire    warpTransform_100_50_0_true_7_600_1000_1_false_U0_start_out;
wire    warpTransform_100_50_0_true_7_600_1000_1_false_U0_start_write;
wire    warpTransform_100_50_0_true_7_600_1000_1_false_U0_tmp_mat_46_read;
wire   [31:0] warpTransform_100_50_0_true_7_600_1000_1_false_U0_out_mat_47_din;
wire    warpTransform_100_50_0_true_7_600_1000_1_false_U0_out_mat_47_write;
wire    proc_Loop_loop_write_proc8_U0_ap_start;
wire    proc_Loop_loop_write_proc8_U0_ap_done;
wire    proc_Loop_loop_write_proc8_U0_ap_continue;
wire    proc_Loop_loop_write_proc8_U0_ap_idle;
wire    proc_Loop_loop_write_proc8_U0_ap_ready;
wire    proc_Loop_loop_write_proc8_U0_out_mat_data_read;
wire   [16:0] proc_Loop_loop_write_proc8_U0_ram_out_address0;
wire    proc_Loop_loop_write_proc8_U0_ram_out_ce0;
wire    proc_Loop_loop_write_proc8_U0_ram_out_we0;
wire   [63:0] proc_Loop_loop_write_proc8_U0_ram_out_d0;
wire    ram_in_V_full_n;
wire   [63:0] ram_in_V_dout;
wire    ram_in_V_empty_n;
wire    in_mat_data_full_n;
wire   [23:0] in_mat_data_dout;
wire    in_mat_data_empty_n;
wire    resized_mat_data_full_n;
wire   [23:0] resized_mat_data_dout;
wire    resized_mat_data_empty_n;
wire    tmp_mat_data_full_n;
wire   [31:0] tmp_mat_data_dout;
wire    tmp_mat_data_empty_n;
wire    out_mat_data_full_n;
wire   [31:0] out_mat_data_dout;
wire    out_mat_data_empty_n;
wire    ap_sync_done;
wire   [0:0] start_for_proc_Loop_loop_read_proc6_U0_din;
wire    start_for_proc_Loop_loop_read_proc6_U0_full_n;
wire   [0:0] start_for_proc_Loop_loop_read_proc6_U0_dout;
wire    start_for_proc_Loop_loop_read_proc6_U0_empty_n;
wire   [0:0] start_for_resize_1_9_480_640_600_1000_1_2_U0_din;
wire    start_for_resize_1_9_480_640_600_1000_1_2_U0_full_n;
wire   [0:0] start_for_resize_1_9_480_640_600_1000_1_2_U0_dout;
wire    start_for_resize_1_9_480_640_600_1000_1_2_U0_empty_n;
wire   [0:0] start_for_proc_Loop_VITIS_LOOP_132_3_proc7_U0_din;
wire    start_for_proc_Loop_VITIS_LOOP_132_3_proc7_U0_full_n;
wire   [0:0] start_for_proc_Loop_VITIS_LOOP_132_3_proc7_U0_dout;
wire    start_for_proc_Loop_VITIS_LOOP_132_3_proc7_U0_empty_n;
wire   [0:0] start_for_warpTransform_100_50_0_true_7_600_1000_1_false_U0_din;
wire    start_for_warpTransform_100_50_0_true_7_600_1000_1_false_U0_full_n;
wire   [0:0] start_for_warpTransform_100_50_0_true_7_600_1000_1_false_U0_dout;
wire    start_for_warpTransform_100_50_0_true_7_600_1000_1_false_U0_empty_n;
wire   [0:0] start_for_proc_Loop_loop_write_proc8_U0_din;
wire    start_for_proc_Loop_loop_write_proc8_U0_full_n;
wire   [0:0] start_for_proc_Loop_loop_write_proc8_U0_dout;
wire    start_for_proc_Loop_loop_write_proc8_U0_empty_n;

rt_imp_proc_Loop_VITIS_LOOP_78_1_proc5 proc_Loop_VITIS_LOOP_78_1_proc5_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(proc_Loop_VITIS_LOOP_78_1_proc5_U0_ap_start),
    .start_full_n(start_for_proc_Loop_loop_read_proc6_U0_full_n),
    .ap_done(proc_Loop_VITIS_LOOP_78_1_proc5_U0_ap_done),
    .ap_continue(proc_Loop_VITIS_LOOP_78_1_proc5_U0_ap_continue),
    .ap_idle(proc_Loop_VITIS_LOOP_78_1_proc5_U0_ap_idle),
    .ap_ready(proc_Loop_VITIS_LOOP_78_1_proc5_U0_ap_ready),
    .start_out(proc_Loop_VITIS_LOOP_78_1_proc5_U0_start_out),
    .start_write(proc_Loop_VITIS_LOOP_78_1_proc5_U0_start_write),
    .pMessage(pMessage),
    .memif_mem2hwt_dout(memif_mem2hwt_dout),
    .memif_mem2hwt_empty_n(memif_mem2hwt_empty_n),
    .memif_mem2hwt_read(proc_Loop_VITIS_LOOP_78_1_proc5_U0_memif_mem2hwt_read),
    .ram_in_V_din(proc_Loop_VITIS_LOOP_78_1_proc5_U0_ram_in_V_din),
    .ram_in_V_full_n(ram_in_V_full_n),
    .ram_in_V_write(proc_Loop_VITIS_LOOP_78_1_proc5_U0_ram_in_V_write),
    .memif_hwt2mem_din(proc_Loop_VITIS_LOOP_78_1_proc5_U0_memif_hwt2mem_din),
    .memif_hwt2mem_full_n(memif_hwt2mem_full_n),
    .memif_hwt2mem_write(proc_Loop_VITIS_LOOP_78_1_proc5_U0_memif_hwt2mem_write)
);

rt_imp_proc_Loop_loop_read_proc6 proc_Loop_loop_read_proc6_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(proc_Loop_loop_read_proc6_U0_ap_start),
    .start_full_n(start_for_resize_1_9_480_640_600_1000_1_2_U0_full_n),
    .ap_done(proc_Loop_loop_read_proc6_U0_ap_done),
    .ap_continue(proc_Loop_loop_read_proc6_U0_ap_continue),
    .ap_idle(proc_Loop_loop_read_proc6_U0_ap_idle),
    .ap_ready(proc_Loop_loop_read_proc6_U0_ap_ready),
    .in_mat_data_din(proc_Loop_loop_read_proc6_U0_in_mat_data_din),
    .in_mat_data_full_n(in_mat_data_full_n),
    .in_mat_data_write(proc_Loop_loop_read_proc6_U0_in_mat_data_write),
    .start_out(proc_Loop_loop_read_proc6_U0_start_out),
    .start_write(proc_Loop_loop_read_proc6_U0_start_write),
    .ram_in_V_dout(ram_in_V_dout),
    .ram_in_V_empty_n(ram_in_V_empty_n),
    .ram_in_V_read(proc_Loop_loop_read_proc6_U0_ram_in_V_read)
);

rt_imp_resize_1_9_480_640_600_1000_1_2_s resize_1_9_480_640_600_1000_1_2_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(resize_1_9_480_640_600_1000_1_2_U0_ap_start),
    .start_full_n(start_for_proc_Loop_VITIS_LOOP_132_3_proc7_U0_full_n),
    .ap_done(resize_1_9_480_640_600_1000_1_2_U0_ap_done),
    .ap_continue(resize_1_9_480_640_600_1000_1_2_U0_ap_continue),
    .ap_idle(resize_1_9_480_640_600_1000_1_2_U0_ap_idle),
    .ap_ready(resize_1_9_480_640_600_1000_1_2_U0_ap_ready),
    .start_out(resize_1_9_480_640_600_1000_1_2_U0_start_out),
    .start_write(resize_1_9_480_640_600_1000_1_2_U0_start_write),
    .in_mat_44_dout(in_mat_data_dout),
    .in_mat_44_empty_n(in_mat_data_empty_n),
    .in_mat_44_read(resize_1_9_480_640_600_1000_1_2_U0_in_mat_44_read),
    .resized_mat_45_din(resize_1_9_480_640_600_1000_1_2_U0_resized_mat_45_din),
    .resized_mat_45_full_n(resized_mat_data_full_n),
    .resized_mat_45_write(resize_1_9_480_640_600_1000_1_2_U0_resized_mat_45_write)
);

rt_imp_proc_Loop_VITIS_LOOP_132_3_proc7 proc_Loop_VITIS_LOOP_132_3_proc7_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(proc_Loop_VITIS_LOOP_132_3_proc7_U0_ap_start),
    .start_full_n(start_for_warpTransform_100_50_0_true_7_600_1000_1_false_U0_full_n),
    .ap_done(proc_Loop_VITIS_LOOP_132_3_proc7_U0_ap_done),
    .ap_continue(proc_Loop_VITIS_LOOP_132_3_proc7_U0_ap_continue),
    .ap_idle(proc_Loop_VITIS_LOOP_132_3_proc7_U0_ap_idle),
    .ap_ready(proc_Loop_VITIS_LOOP_132_3_proc7_U0_ap_ready),
    .resized_mat_data_dout(resized_mat_data_dout),
    .resized_mat_data_empty_n(resized_mat_data_empty_n),
    .resized_mat_data_read(proc_Loop_VITIS_LOOP_132_3_proc7_U0_resized_mat_data_read),
    .tmp_mat_data_din(proc_Loop_VITIS_LOOP_132_3_proc7_U0_tmp_mat_data_din),
    .tmp_mat_data_full_n(tmp_mat_data_full_n),
    .tmp_mat_data_write(proc_Loop_VITIS_LOOP_132_3_proc7_U0_tmp_mat_data_write),
    .start_out(proc_Loop_VITIS_LOOP_132_3_proc7_U0_start_out),
    .start_write(proc_Loop_VITIS_LOOP_132_3_proc7_U0_start_write)
);

rt_imp_warpTransform_100_50_0_true_7_600_1000_1_false_s warpTransform_100_50_0_true_7_600_1000_1_false_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(warpTransform_100_50_0_true_7_600_1000_1_false_U0_ap_start),
    .start_full_n(start_for_proc_Loop_loop_write_proc8_U0_full_n),
    .ap_done(warpTransform_100_50_0_true_7_600_1000_1_false_U0_ap_done),
    .ap_continue(warpTransform_100_50_0_true_7_600_1000_1_false_U0_ap_continue),
    .ap_idle(warpTransform_100_50_0_true_7_600_1000_1_false_U0_ap_idle),
    .ap_ready(warpTransform_100_50_0_true_7_600_1000_1_false_U0_ap_ready),
    .start_out(warpTransform_100_50_0_true_7_600_1000_1_false_U0_start_out),
    .start_write(warpTransform_100_50_0_true_7_600_1000_1_false_U0_start_write),
    .tmp_mat_46_dout(tmp_mat_data_dout),
    .tmp_mat_46_empty_n(tmp_mat_data_empty_n),
    .tmp_mat_46_read(warpTransform_100_50_0_true_7_600_1000_1_false_U0_tmp_mat_46_read),
    .out_mat_47_din(warpTransform_100_50_0_true_7_600_1000_1_false_U0_out_mat_47_din),
    .out_mat_47_full_n(out_mat_data_full_n),
    .out_mat_47_write(warpTransform_100_50_0_true_7_600_1000_1_false_U0_out_mat_47_write)
);

rt_imp_proc_Loop_loop_write_proc8 proc_Loop_loop_write_proc8_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(proc_Loop_loop_write_proc8_U0_ap_start),
    .ap_done(proc_Loop_loop_write_proc8_U0_ap_done),
    .ap_continue(proc_Loop_loop_write_proc8_U0_ap_continue),
    .ap_idle(proc_Loop_loop_write_proc8_U0_ap_idle),
    .ap_ready(proc_Loop_loop_write_proc8_U0_ap_ready),
    .out_mat_data_dout(out_mat_data_dout),
    .out_mat_data_empty_n(out_mat_data_empty_n),
    .out_mat_data_read(proc_Loop_loop_write_proc8_U0_out_mat_data_read),
    .ram_out_address0(proc_Loop_loop_write_proc8_U0_ram_out_address0),
    .ram_out_ce0(proc_Loop_loop_write_proc8_U0_ram_out_ce0),
    .ram_out_we0(proc_Loop_loop_write_proc8_U0_ram_out_we0),
    .ram_out_d0(proc_Loop_loop_write_proc8_U0_ram_out_d0)
);

rt_imp_fifo_w64_d32_A ram_in_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(proc_Loop_VITIS_LOOP_78_1_proc5_U0_ram_in_V_din),
    .if_full_n(ram_in_V_full_n),
    .if_write(proc_Loop_VITIS_LOOP_78_1_proc5_U0_ram_in_V_write),
    .if_dout(ram_in_V_dout),
    .if_empty_n(ram_in_V_empty_n),
    .if_read(proc_Loop_loop_read_proc6_U0_ram_in_V_read)
);

rt_imp_fifo_w24_d1000_A in_mat_data_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(proc_Loop_loop_read_proc6_U0_in_mat_data_din),
    .if_full_n(in_mat_data_full_n),
    .if_write(proc_Loop_loop_read_proc6_U0_in_mat_data_write),
    .if_dout(in_mat_data_dout),
    .if_empty_n(in_mat_data_empty_n),
    .if_read(resize_1_9_480_640_600_1000_1_2_U0_in_mat_44_read)
);

rt_imp_fifo_w24_d1000_A resized_mat_data_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(resize_1_9_480_640_600_1000_1_2_U0_resized_mat_45_din),
    .if_full_n(resized_mat_data_full_n),
    .if_write(resize_1_9_480_640_600_1000_1_2_U0_resized_mat_45_write),
    .if_dout(resized_mat_data_dout),
    .if_empty_n(resized_mat_data_empty_n),
    .if_read(proc_Loop_VITIS_LOOP_132_3_proc7_U0_resized_mat_data_read)
);

rt_imp_fifo_w32_d1000_A tmp_mat_data_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(proc_Loop_VITIS_LOOP_132_3_proc7_U0_tmp_mat_data_din),
    .if_full_n(tmp_mat_data_full_n),
    .if_write(proc_Loop_VITIS_LOOP_132_3_proc7_U0_tmp_mat_data_write),
    .if_dout(tmp_mat_data_dout),
    .if_empty_n(tmp_mat_data_empty_n),
    .if_read(warpTransform_100_50_0_true_7_600_1000_1_false_U0_tmp_mat_46_read)
);

rt_imp_fifo_w32_d1000_A out_mat_data_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(warpTransform_100_50_0_true_7_600_1000_1_false_U0_out_mat_47_din),
    .if_full_n(out_mat_data_full_n),
    .if_write(warpTransform_100_50_0_true_7_600_1000_1_false_U0_out_mat_47_write),
    .if_dout(out_mat_data_dout),
    .if_empty_n(out_mat_data_empty_n),
    .if_read(proc_Loop_loop_write_proc8_U0_out_mat_data_read)
);

rt_imp_start_for_proc_Loop_loop_read_proc6_U0 start_for_proc_Loop_loop_read_proc6_U0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_proc_Loop_loop_read_proc6_U0_din),
    .if_full_n(start_for_proc_Loop_loop_read_proc6_U0_full_n),
    .if_write(proc_Loop_VITIS_LOOP_78_1_proc5_U0_start_write),
    .if_dout(start_for_proc_Loop_loop_read_proc6_U0_dout),
    .if_empty_n(start_for_proc_Loop_loop_read_proc6_U0_empty_n),
    .if_read(proc_Loop_loop_read_proc6_U0_ap_ready)
);

rt_imp_start_for_resize_1_9_480_640_600_1000_1_2_U0 start_for_resize_1_9_480_640_600_1000_1_2_U0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_resize_1_9_480_640_600_1000_1_2_U0_din),
    .if_full_n(start_for_resize_1_9_480_640_600_1000_1_2_U0_full_n),
    .if_write(proc_Loop_loop_read_proc6_U0_start_write),
    .if_dout(start_for_resize_1_9_480_640_600_1000_1_2_U0_dout),
    .if_empty_n(start_for_resize_1_9_480_640_600_1000_1_2_U0_empty_n),
    .if_read(resize_1_9_480_640_600_1000_1_2_U0_ap_ready)
);

rt_imp_start_for_proc_Loop_VITIS_LOOP_132_3_proc7_U0 start_for_proc_Loop_VITIS_LOOP_132_3_proc7_U0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_proc_Loop_VITIS_LOOP_132_3_proc7_U0_din),
    .if_full_n(start_for_proc_Loop_VITIS_LOOP_132_3_proc7_U0_full_n),
    .if_write(resize_1_9_480_640_600_1000_1_2_U0_start_write),
    .if_dout(start_for_proc_Loop_VITIS_LOOP_132_3_proc7_U0_dout),
    .if_empty_n(start_for_proc_Loop_VITIS_LOOP_132_3_proc7_U0_empty_n),
    .if_read(proc_Loop_VITIS_LOOP_132_3_proc7_U0_ap_ready)
);

rt_imp_start_for_warpTransform_100_50_0_true_7_600_1000_1_false_U0 start_for_warpTransform_100_50_0_true_7_600_1000_1_false_U0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_warpTransform_100_50_0_true_7_600_1000_1_false_U0_din),
    .if_full_n(start_for_warpTransform_100_50_0_true_7_600_1000_1_false_U0_full_n),
    .if_write(proc_Loop_VITIS_LOOP_132_3_proc7_U0_start_write),
    .if_dout(start_for_warpTransform_100_50_0_true_7_600_1000_1_false_U0_dout),
    .if_empty_n(start_for_warpTransform_100_50_0_true_7_600_1000_1_false_U0_empty_n),
    .if_read(warpTransform_100_50_0_true_7_600_1000_1_false_U0_ap_ready)
);

rt_imp_start_for_proc_Loop_loop_write_proc8_U0 start_for_proc_Loop_loop_write_proc8_U0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_proc_Loop_loop_write_proc8_U0_din),
    .if_full_n(start_for_proc_Loop_loop_write_proc8_U0_full_n),
    .if_write(warpTransform_100_50_0_true_7_600_1000_1_false_U0_start_write),
    .if_dout(start_for_proc_Loop_loop_write_proc8_U0_dout),
    .if_empty_n(start_for_proc_Loop_loop_write_proc8_U0_empty_n),
    .if_read(proc_Loop_loop_write_proc8_U0_ap_ready)
);

assign ap_done = ap_sync_done;

assign ap_idle = (warpTransform_100_50_0_true_7_600_1000_1_false_U0_ap_idle & resize_1_9_480_640_600_1000_1_2_U0_ap_idle & proc_Loop_loop_write_proc8_U0_ap_idle & proc_Loop_loop_read_proc6_U0_ap_idle & proc_Loop_VITIS_LOOP_78_1_proc5_U0_ap_idle & proc_Loop_VITIS_LOOP_132_3_proc7_U0_ap_idle);

assign ap_ready = proc_Loop_VITIS_LOOP_78_1_proc5_U0_ap_ready;

assign ap_sync_continue = (ap_sync_done & ap_continue);

assign ap_sync_done = (proc_Loop_loop_write_proc8_U0_ap_done & proc_Loop_VITIS_LOOP_78_1_proc5_U0_ap_done);

assign memif_hwt2mem_din = proc_Loop_VITIS_LOOP_78_1_proc5_U0_memif_hwt2mem_din;

assign memif_hwt2mem_write = proc_Loop_VITIS_LOOP_78_1_proc5_U0_memif_hwt2mem_write;

assign memif_mem2hwt_read = proc_Loop_VITIS_LOOP_78_1_proc5_U0_memif_mem2hwt_read;

assign proc_Loop_VITIS_LOOP_132_3_proc7_U0_ap_continue = 1'b1;

assign proc_Loop_VITIS_LOOP_132_3_proc7_U0_ap_start = start_for_proc_Loop_VITIS_LOOP_132_3_proc7_U0_empty_n;

assign proc_Loop_VITIS_LOOP_78_1_proc5_U0_ap_continue = ap_sync_continue;

assign proc_Loop_VITIS_LOOP_78_1_proc5_U0_ap_start = ap_start;

assign proc_Loop_loop_read_proc6_U0_ap_continue = 1'b1;

assign proc_Loop_loop_read_proc6_U0_ap_start = start_for_proc_Loop_loop_read_proc6_U0_empty_n;

assign proc_Loop_loop_write_proc8_U0_ap_continue = ap_sync_continue;

assign proc_Loop_loop_write_proc8_U0_ap_start = start_for_proc_Loop_loop_write_proc8_U0_empty_n;

assign ram_out_address0 = proc_Loop_loop_write_proc8_U0_ram_out_address0;

assign ram_out_address1 = 17'd0;

assign ram_out_ce0 = proc_Loop_loop_write_proc8_U0_ram_out_ce0;

assign ram_out_ce1 = 1'b0;

assign ram_out_d0 = proc_Loop_loop_write_proc8_U0_ram_out_d0;

assign ram_out_d1 = 64'd0;

assign ram_out_we0 = proc_Loop_loop_write_proc8_U0_ram_out_we0;

assign ram_out_we1 = 1'b0;

assign resize_1_9_480_640_600_1000_1_2_U0_ap_continue = 1'b1;

assign resize_1_9_480_640_600_1000_1_2_U0_ap_start = start_for_resize_1_9_480_640_600_1000_1_2_U0_empty_n;

assign start_for_proc_Loop_VITIS_LOOP_132_3_proc7_U0_din = 1'b1;

assign start_for_proc_Loop_loop_read_proc6_U0_din = 1'b1;

assign start_for_proc_Loop_loop_write_proc8_U0_din = 1'b1;

assign start_for_resize_1_9_480_640_600_1000_1_2_U0_din = 1'b1;

assign start_for_warpTransform_100_50_0_true_7_600_1000_1_false_U0_din = 1'b1;

assign warpTransform_100_50_0_true_7_600_1000_1_false_U0_ap_continue = 1'b1;

assign warpTransform_100_50_0_true_7_600_1000_1_false_U0_ap_start = start_for_warpTransform_100_50_0_true_7_600_1000_1_false_U0_empty_n;

endmodule //rt_imp_proc
