Execute     source -notrace -encoding utf-8 D:/xilinx/Vitis/2024.2/tps/tcl/tcl8.6/clock.tcl 
Execute       source -encoding utf-8 D:/xilinx/Vitis/2024.2/tps/tcl/tcl8/8.5/msgcat-1.6.1.tm 
Execute         source D:/xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/amazon-s3/pkgIndex.tcl 
Execute         source D:/xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/asn/pkgIndex.tcl 
Execute         source D:/xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/base32/pkgIndex.tcl 
Execute         source D:/xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/base64/pkgIndex.tcl 
Execute         source D:/xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/bee/pkgIndex.tcl 
Execute         source D:/xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/bench/pkgIndex.tcl 
Execute         source D:/xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/bibtex/pkgIndex.tcl 
Execute         source D:/xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/cache/pkgIndex.tcl 
Execute         source D:/xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/cmdline/pkgIndex.tcl 
Execute         source D:/xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/comm/pkgIndex.tcl 
Execute         source D:/xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/control/pkgIndex.tcl 
Execute         source D:/xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/counter/pkgIndex.tcl 
Execute         source D:/xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/crc/pkgIndex.tcl 
Execute         source D:/xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/csv/pkgIndex.tcl 
Execute         source D:/xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/dns/pkgIndex.tcl 
Execute         source D:/xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/docstrip/pkgIndex.tcl 
Execute         source D:/xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/doctools/pkgIndex.tcl 
Execute         source D:/xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/exif/pkgIndex.tcl 
Execute         source D:/xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/fileutil/pkgIndex.tcl 
Execute         source D:/xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ftp/pkgIndex.tcl 
Execute         source D:/xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ftpd/pkgIndex.tcl 
Execute         source D:/xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/fumagic/pkgIndex.tcl 
Execute         source D:/xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/grammar_fa/pkgIndex.tcl 
Execute         source D:/xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/grammar_me/pkgIndex.tcl 
Execute         source D:/xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/grammar_peg/pkgIndex.tcl 
Execute         source D:/xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/html/pkgIndex.tcl 
Execute         source D:/xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/htmlparse/pkgIndex.tcl 
Execute         source D:/xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/http/pkgIndex.tcl 
Execute         source D:/xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ident/pkgIndex.tcl 
Execute         source D:/xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/inifile/pkgIndex.tcl 
Execute         source D:/xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/interp/pkgIndex.tcl 
Execute         source D:/xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/irc/pkgIndex.tcl 
Execute         source D:/xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/javascript/pkgIndex.tcl 
Execute         source D:/xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/jpeg/pkgIndex.tcl 
Execute         source D:/xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/json/pkgIndex.tcl 
Execute         source D:/xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ldap/pkgIndex.tcl 
Execute         source D:/xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/log/pkgIndex.tcl 
Execute         source D:/xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/map/pkgIndex.tcl 
Execute         source D:/xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/mapproj/pkgIndex.tcl 
Execute         source D:/xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/math/pkgIndex.tcl 
Execute         source D:/xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/md4/pkgIndex.tcl 
Execute         source D:/xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/md5/pkgIndex.tcl 
Execute         source D:/xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/md5crypt/pkgIndex.tcl 
Execute         source D:/xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/mime/pkgIndex.tcl 
Execute         source D:/xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/multiplexer/pkgIndex.tcl 
Execute         source D:/xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ncgi/pkgIndex.tcl 
Execute         source D:/xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/nmea/pkgIndex.tcl 
Execute         source D:/xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/nns/pkgIndex.tcl 
Execute         source D:/xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/nntp/pkgIndex.tcl 
Execute         source D:/xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ntp/pkgIndex.tcl 
Execute         source D:/xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/otp/pkgIndex.tcl 
Execute         source D:/xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/page/pkgIndex.tcl 
Execute         source D:/xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/pluginmgr/pkgIndex.tcl 
Execute         source D:/xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/png/pkgIndex.tcl 
Execute         source D:/xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/pop3/pkgIndex.tcl 
Execute         source D:/xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/pop3d/pkgIndex.tcl 
Execute         source D:/xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/profiler/pkgIndex.tcl 
Execute         source D:/xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/rcs/pkgIndex.tcl 
Execute         source D:/xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/report/pkgIndex.tcl 
Execute         source D:/xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ripemd/pkgIndex.tcl 
Execute         source D:/xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/sasl/pkgIndex.tcl 
Execute         source D:/xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/sha1/pkgIndex.tcl 
Execute         source D:/xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/simulation/pkgIndex.tcl 
Execute         source D:/xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/smtpd/pkgIndex.tcl 
Execute         source D:/xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/snit/pkgIndex.tcl 
Execute         source D:/xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/soundex/pkgIndex.tcl 
Execute         source D:/xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/stooop/pkgIndex.tcl 
Execute         source D:/xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/stringprep/pkgIndex.tcl 
Execute         source D:/xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/struct/pkgIndex.tcl 
Execute         source D:/xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/tar/pkgIndex.tcl 
Execute         source D:/xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/term/pkgIndex.tcl 
Execute         source D:/xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/textutil/pkgIndex.tcl 
Execute         source D:/xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/tie/pkgIndex.tcl 
Execute         source D:/xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/tiff/pkgIndex.tcl 
Execute         source D:/xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/transfer/pkgIndex.tcl 
Execute         source D:/xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/treeql/pkgIndex.tcl 
Execute         source D:/xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/try/pkgIndex.tcl 
Execute         source D:/xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/uev/pkgIndex.tcl 
Execute         source D:/xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/units/pkgIndex.tcl 
Execute         source D:/xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/uri/pkgIndex.tcl 
Execute         source D:/xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/uuid/pkgIndex.tcl 
Execute         source D:/xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/wip/pkgIndex.tcl 
Execute         source D:/xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/yaml/pkgIndex.tcl 
Execute         source D:/xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/pkgIndex.tcl 
Execute         source D:/xilinx/Vitis/2024.2/tps/tcl/tk8.6/pkgIndex.tcl 
Execute         source D:/xilinx/Vitis/2024.2/tps/tcl/tcl8.6/http1.0/pkgIndex.tcl 
Execute         source D:/xilinx/Vitis/2024.2/tps/tcl/tcl8.6/opt0.4/pkgIndex.tcl 
Execute         source D:/xilinx/Vitis/2024.2/tps/tcl/tcl8.6/pkgs/win/thread2.8.7/pkgIndex.tcl 
Command       ap_source done; 0.242 sec.
Execute       source D:/xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/amazon-s3/pkgIndex.tcl 
Execute       source D:/xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/asn/pkgIndex.tcl 
Execute       source D:/xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/base32/pkgIndex.tcl 
Execute       source D:/xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/base64/pkgIndex.tcl 
Execute       source D:/xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/bee/pkgIndex.tcl 
Execute       source D:/xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/bench/pkgIndex.tcl 
Execute       source D:/xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/bibtex/pkgIndex.tcl 
Execute       source D:/xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/cache/pkgIndex.tcl 
Execute       source D:/xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/cmdline/pkgIndex.tcl 
Execute       source D:/xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/comm/pkgIndex.tcl 
Execute       source D:/xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/control/pkgIndex.tcl 
Execute       source D:/xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/counter/pkgIndex.tcl 
Execute       source D:/xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/crc/pkgIndex.tcl 
Execute       source D:/xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/csv/pkgIndex.tcl 
Execute       source D:/xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/dns/pkgIndex.tcl 
Execute       source D:/xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/docstrip/pkgIndex.tcl 
Execute       source D:/xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/doctools/pkgIndex.tcl 
Execute       source D:/xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/exif/pkgIndex.tcl 
Execute       source D:/xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/fileutil/pkgIndex.tcl 
Execute       source D:/xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ftp/pkgIndex.tcl 
Execute       source D:/xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ftpd/pkgIndex.tcl 
Execute       source D:/xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/fumagic/pkgIndex.tcl 
Execute       source D:/xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/grammar_fa/pkgIndex.tcl 
Execute       source D:/xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/grammar_me/pkgIndex.tcl 
Execute       source D:/xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/grammar_peg/pkgIndex.tcl 
Execute       source D:/xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/html/pkgIndex.tcl 
Execute       source D:/xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/htmlparse/pkgIndex.tcl 
Execute       source D:/xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/http/pkgIndex.tcl 
Execute       source D:/xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ident/pkgIndex.tcl 
Execute       source D:/xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/inifile/pkgIndex.tcl 
Execute       source D:/xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/interp/pkgIndex.tcl 
Execute       source D:/xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/irc/pkgIndex.tcl 
Execute       source D:/xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/javascript/pkgIndex.tcl 
Execute       source D:/xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/jpeg/pkgIndex.tcl 
Execute       source D:/xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/json/pkgIndex.tcl 
Execute       source D:/xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ldap/pkgIndex.tcl 
Execute       source D:/xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/log/pkgIndex.tcl 
Execute       source D:/xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/map/pkgIndex.tcl 
Execute       source D:/xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/mapproj/pkgIndex.tcl 
Execute       source D:/xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/math/pkgIndex.tcl 
Execute       source D:/xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/md4/pkgIndex.tcl 
Execute       source D:/xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/md5/pkgIndex.tcl 
Execute       source D:/xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/md5crypt/pkgIndex.tcl 
Execute       source D:/xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/mime/pkgIndex.tcl 
Execute       source D:/xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/multiplexer/pkgIndex.tcl 
Execute       source D:/xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ncgi/pkgIndex.tcl 
Execute       source D:/xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/nmea/pkgIndex.tcl 
Execute       source D:/xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/nns/pkgIndex.tcl 
Execute       source D:/xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/nntp/pkgIndex.tcl 
Execute       source D:/xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ntp/pkgIndex.tcl 
Execute       source D:/xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/otp/pkgIndex.tcl 
Execute       source D:/xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/page/pkgIndex.tcl 
Execute       source D:/xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/pluginmgr/pkgIndex.tcl 
Execute       source D:/xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/png/pkgIndex.tcl 
Execute       source D:/xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/pop3/pkgIndex.tcl 
Execute       source D:/xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/pop3d/pkgIndex.tcl 
Execute       source D:/xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/profiler/pkgIndex.tcl 
Execute       source D:/xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/rcs/pkgIndex.tcl 
Execute       source D:/xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/report/pkgIndex.tcl 
Execute       source D:/xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ripemd/pkgIndex.tcl 
Execute       source D:/xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/sasl/pkgIndex.tcl 
Execute       source D:/xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/sha1/pkgIndex.tcl 
Execute       source D:/xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/simulation/pkgIndex.tcl 
Execute       source D:/xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/smtpd/pkgIndex.tcl 
Execute       source D:/xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/snit/pkgIndex.tcl 
Execute       source D:/xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/soundex/pkgIndex.tcl 
Execute       source D:/xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/stooop/pkgIndex.tcl 
Execute       source D:/xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/stringprep/pkgIndex.tcl 
Execute       source D:/xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/struct/pkgIndex.tcl 
Execute       source D:/xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/tar/pkgIndex.tcl 
Execute       source D:/xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/term/pkgIndex.tcl 
Execute       source D:/xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/textutil/pkgIndex.tcl 
Execute       source D:/xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/tie/pkgIndex.tcl 
Execute       source D:/xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/tiff/pkgIndex.tcl 
Execute       source D:/xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/transfer/pkgIndex.tcl 
Execute       source D:/xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/treeql/pkgIndex.tcl 
Execute       source D:/xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/try/pkgIndex.tcl 
Execute       source D:/xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/uev/pkgIndex.tcl 
Execute       source D:/xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/units/pkgIndex.tcl 
Execute       source D:/xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/uri/pkgIndex.tcl 
Execute       source D:/xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/uuid/pkgIndex.tcl 
Execute       source D:/xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/wip/pkgIndex.tcl 
Execute       source D:/xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/yaml/pkgIndex.tcl 
Execute       source D:/xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/pkgIndex.tcl 
Execute       source D:/xilinx/Vitis/2024.2/tps/tcl/tk8.6/pkgIndex.tcl 
Execute       source D:/xilinx/Vitis/2024.2/tps/tcl/tcl8.6/http1.0/pkgIndex.tcl 
Execute       source D:/xilinx/Vitis/2024.2/tps/tcl/tcl8.6/opt0.4/pkgIndex.tcl 
Execute       source D:/xilinx/Vitis/2024.2/tps/tcl/tcl8.6/pkgs/win/thread2.8.7/pkgIndex.tcl 
Command     ap_source done; 0.517 sec.
INFO-FLOW: Workspace C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/new_hls_component/hls opened at Fri Mar 28 16:00:20 +0530 2025
Execute     send_msg_by_id INFO @200-1505@%s%s default  vivado 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Command   open_solution done; 0.626 sec.
Execute   apply_ini C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/hls_config.cfg 
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=lstm_new.cpp' from C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/hls_config.cfg(12) 
INFO: [HLS 200-1465] Applying ini 'syn.file=lstm_new.cpp' from C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/hls_config.cfg(12)
Execute     add_files C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/lstm_new.cpp 
INFO: [HLS 200-10] Adding design file 'C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/lstm_new.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=updated_weights.cpp' from C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/hls_config.cfg(13) 
INFO: [HLS 200-1465] Applying ini 'syn.file=updated_weights.cpp' from C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/hls_config.cfg(13)
Execute     add_files C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/updated_weights.cpp 
INFO: [HLS 200-10] Adding design file 'C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/updated_weights.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=weights_dimensions.h' from C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/hls_config.cfg(14) 
INFO: [HLS 200-1465] Applying ini 'syn.file=weights_dimensions.h' from C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/hls_config.cfg(14)
Execute     add_files C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/weights_dimensions.h 
INFO: [HLS 200-10] Adding design file 'C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/weights_dimensions.h' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=new_updated_weights.h' from C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/hls_config.cfg(15) 
INFO: [HLS 200-1465] Applying ini 'syn.file=new_updated_weights.h' from C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/hls_config.cfg(15)
Execute     add_files C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/new_updated_weights.h 
INFO: [HLS 200-10] Adding design file 'C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/new_updated_weights.h' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=lstm_new.h' from C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/hls_config.cfg(16) 
INFO: [HLS 200-1465] Applying ini 'syn.file=lstm_new.h' from C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/hls_config.cfg(16)
Execute     add_files C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/lstm_new.h 
INFO: [HLS 200-10] Adding design file 'C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/lstm_new.h' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=block_circulant.cpp' from C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/hls_config.cfg(17) 
INFO: [HLS 200-1465] Applying ini 'syn.file=block_circulant.cpp' from C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/hls_config.cfg(17)
Execute     add_files C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/block_circulant.cpp 
INFO: [HLS 200-10] Adding design file 'C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/block_circulant.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=block_circulant.h' from C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/hls_config.cfg(18) 
INFO: [HLS 200-1465] Applying ini 'syn.file=block_circulant.h' from C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/hls_config.cfg(18)
Execute     add_files C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/block_circulant.h 
INFO: [HLS 200-10] Adding design file 'C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/block_circulant.h' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=activation_LUT.h' from C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/hls_config.cfg(19) 
INFO: [HLS 200-1465] Applying ini 'syn.file=activation_LUT.h' from C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/hls_config.cfg(19)
Execute     add_files C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/activation_LUT.h 
INFO: [HLS 200-10] Adding design file 'C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/activation_LUT.h' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=activation_LUT.cpp' from C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/hls_config.cfg(20) 
INFO: [HLS 200-1465] Applying ini 'syn.file=activation_LUT.cpp' from C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/hls_config.cfg(20)
Execute     add_files C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/activation_LUT.cpp 
INFO: [HLS 200-10] Adding design file 'C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/activation_LUT.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'tb.file=lstm_tb.cpp' from C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/hls_config.cfg(10) 
INFO: [HLS 200-1465] Applying ini 'tb.file=lstm_tb.cpp' from C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/hls_config.cfg(10)
Execute     add_files -tb C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/lstm_tb.cpp 
INFO: [HLS 200-10] Adding test bench file 'C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/lstm_tb.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.top=lstm_function' from C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/hls_config.cfg(11) 
INFO: [HLS 200-1465] Applying ini 'syn.top=lstm_function' from C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/hls_config.cfg(11)
Execute     set_top lstm_function 
Execute     send_msg_by_id INFO @200-1465@%s 'flow_target=vivado' from C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/hls_config.cfg(4) 
INFO: [HLS 200-1465] Applying ini 'flow_target=vivado' from C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/hls_config.cfg(4)
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1465@%s 'part=xc7k160tfbg676-2L' from C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/hls_config.cfg(1) 
INFO: [HLS 200-1465] Applying ini 'part=xc7k160tfbg676-2L' from C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/hls_config.cfg(1)
Execute     set_part xc7k160tfbg676-2L 
Execute       create_platform xc7k160tfbg676-2L -board  
DBG:HLSDevice: Trying to load device library: D:/xilinx/Vitis/2024.2\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: D:/xilinx/Vivado/2024.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xc7k160t-fbg676-2L'
Command       create_platform done; 3.905 sec.
Execute       source D:/xilinx/Vitis/2024.2/common/technology/xilinx/common/xilinx.gen 
Execute         source D:/xilinx/Vitis/2024.2/common/technology/xilinx/interface/plb46.gen 
Execute         source D:/xilinx/Vitis/2024.2/common/technology/xilinx/interface/axi4.gen 
Execute         source D:/xilinx/Vitis/2024.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source D:/xilinx/Vitis/2024.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source D:/xilinx/Vitis/2024.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source D:/xilinx/Vitis/2024.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source D:/xilinx/Vitis/2024.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source D:/xilinx/Vitis/2024.2/common/technology/xilinx/ip/util.gen 
Execute         source D:/xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.202 sec.
Execute         source D:/xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfir.gen 
Execute         source D:/xilinx/Vitis/2024.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.46 sec.
Execute       ap_part_info -name xc7k160t-fbg676-2L -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 4.466 sec.
Execute     send_msg_by_id INFO @200-1465@%s 'clock=10ns' from C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/hls_config.cfg(7) 
INFO: [HLS 200-1465] Applying ini 'clock=10ns' from C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/hls_config.cfg(7)
Execute     create_clock -period 10ns 
Execute       ap_set_clock -name default -period 10 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     send_msg_by_id INFO @200-1465@%s 'clock_uncertainty=1ns' from C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/hls_config.cfg(8) 
INFO: [HLS 200-1465] Applying ini 'clock_uncertainty=1ns' from C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/hls_config.cfg(8)
Execute     set_clock_uncertainty 1ns 
Execute       ap_set_clock -name default -uncertainty 1 -unit ns 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1ns.
Execute     send_msg_by_id INFO @200-1465@%s 'csim.code_analyzer=0' from C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/hls_config.cfg(9) 
INFO: [HLS 200-1465] Applying ini 'csim.code_analyzer=0' from C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/hls_config.cfg(9)
Execute     config_csim -code_analyzer=0 
Execute     send_msg_by_id INFO @200-1465@%s 'package.output.format=ip_catalog' from C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/hls_config.cfg(5) 
INFO: [HLS 200-1465] Applying ini 'package.output.format=ip_catalog' from C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/hls_config.cfg(5)
Execute     config_export -format=ip_catalog 
Command   apply_ini done; 5.055 sec.
Execute   apply_ini C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/new_hls_component/hls/config.cmdline 
Execute   ::AP::init_summary_file csynth 
Execute     AP::app_get_file_relativeroot [AP::app_get_root] {}
Command   AP::init_summary_file done; 0.156 sec.
Execute   csynth_design 
INFO-FLOW: Running SLX 'csynth' proc: ::SLX::run_csynth
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 5 seconds. CPU system time: 3 seconds. Elapsed time: 10.239 seconds; current allocated memory: 162.301 MB.
Execute       set_directive_top lstm_function -name=lstm_function 
Execute       source D:/xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Command       ap_source done; 0.138 sec.
Execute       source D:/xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
INFO: [HLS 200-10] Analyzing design file 'activation_LUT.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling activation_LUT.cpp as C++
Execute       ap_part_info -name xc7k160t-fbg676-2L -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: D:/xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/clang activation_LUT.cpp -foptimization-record-file=C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/new_hls_component/hls/.autopilot/db/activation_LUT.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot D:/xilinx/Vitis/2024.2/tps/mingw/8.3.0/win64.o/nt -fhls -fno-exceptions -insert-hls-directive=C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/new_hls_component/hls/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/xilinx/Vitis/2024.2/common/technology/autopilot -I D:/xilinx/Vitis/2024.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/new_hls_component/hls/.autopilot/db/activation_LUT.pp.0.cpp {-hls-platform-db-name=D:/xilinx/Vitis/2024.2\common/technology\xilinx/common/platform.db} -hls-platform-name=kintex7_medium -device-resource-info=BRAM_650.000000_DSP_600.000000_FF_202800.000000_LUT_101400.000000_SLICE_25350.000000_URAM_0.000000 -device-name-info=xc7k160tfbg676-2L > C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/new_hls_component/hls/.autopilot/db/activation_LUT.cpp.clang.out.log 2> C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/new_hls_component/hls/.autopilot/db/activation_LUT.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 3.4 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: D:/xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/new_hls_component/hls/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/new_hls_component/hls/.autopilot/db/activation_LUT.pp.0.cpp {-hls-platform-db-name=D:/xilinx/Vitis/2024.2\common/technology\xilinx/common/platform.db} -hls-platform-name=kintex7_medium -device-resource-info=BRAM_650.000000_DSP_600.000000_FF_202800.000000_LUT_101400.000000_SLICE_25350.000000_URAM_0.000000 -device-name-info=xc7k160tfbg676-2L > C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/new_hls_component/hls/.autopilot/db/clang.out.log 2> C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/new_hls_component/hls/.autopilot/db/clang.err.log
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/new_hls_component/hls/.autopilot/db/activation_LUT.pp.0.cpp std=gnu++14 -target fpga  -directive=C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/new_hls_component/hls/.autopilot/db/.systemc_flag 
INFO-FLOW: exec D:/xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/new_hls_component/hls/.autopilot/db/.systemc_flag -fix-errors C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/new_hls_component/hls/.autopilot/db/activation_LUT.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 11.318 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/new_hls_component/hls/.autopilot/db/activation_LUT.pp.0.cpp std=gnu++14 -target fpga  -directive=C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/new_hls_component/hls/.autopilot/db/all.directive.json 
INFO-FLOW: exec D:/xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/new_hls_component/hls/.autopilot/db/all.directive.json -fix-errors C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/new_hls_component/hls/.autopilot/db/activation_LUT.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 11.103 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 11.1 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/new_hls_component/hls/.autopilot/db/activation_LUT.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: D:/xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/new_hls_component/hls/.autopilot/db/activation_LUT.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/new_hls_component/hls/.autopilot/db/activation_LUT.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/new_hls_component/hls/.autopilot/db/activation_LUT.pp.0.cpp.clang-tidy.loop-label.out.log 2> C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/new_hls_component/hls/.autopilot/db/activation_LUT.pp.0.cpp.clang-tidy.loop-label.err.log
Execute         source D:/xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command       clang_tidy done; 19.571 sec.
INFO-FLOW: run_clang exec: D:/xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/new_hls_component/hls/.autopilot/db/activation_LUT.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/new_hls_component/hls/.autopilot/db/activation_LUT.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/new_hls_component/hls/.autopilot/db/activation_LUT.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/new_hls_component/hls/.autopilot/db/activation_LUT.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute       ap_part_info -name xc7k160t-fbg676-2L -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: D:/xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/new_hls_component/hls/.autopilot/db/activation_LUT.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/new_hls_component/hls/.autopilot/db/activation_LUT.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/xilinx/Vitis/2024.2/common/technology/autopilot -I D:/xilinx/Vitis/2024.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/new_hls_component/hls/.autopilot/db/activation_LUT.bc {-hls-platform-db-name=D:/xilinx/Vitis/2024.2\common/technology\xilinx/common/platform.db} -hls-platform-name=kintex7_medium -device-resource-info=BRAM_650.000000_DSP_600.000000_FF_202800.000000_LUT_101400.000000_SLICE_25350.000000_URAM_0.000000 -device-name-info=xc7k160tfbg676-2L > C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/new_hls_component/hls/.autopilot/db/activation_LUT.pp.0.cpp.clang.out.log 2> C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/new_hls_component/hls/.autopilot/db/activation_LUT.pp.0.cpp.clang.err.log
INFO: [HLS 200-10] Analyzing design file 'block_circulant.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling block_circulant.cpp as C++
Execute       ap_part_info -name xc7k160t-fbg676-2L -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: D:/xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/clang block_circulant.cpp -foptimization-record-file=C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/new_hls_component/hls/.autopilot/db/block_circulant.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot D:/xilinx/Vitis/2024.2/tps/mingw/8.3.0/win64.o/nt -fhls -fno-exceptions -insert-hls-directive=C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/new_hls_component/hls/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/xilinx/Vitis/2024.2/common/technology/autopilot -I D:/xilinx/Vitis/2024.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/new_hls_component/hls/.autopilot/db/block_circulant.pp.0.cpp {-hls-platform-db-name=D:/xilinx/Vitis/2024.2\common/technology\xilinx/common/platform.db} -hls-platform-name=kintex7_medium -device-resource-info=BRAM_650.000000_DSP_600.000000_FF_202800.000000_LUT_101400.000000_SLICE_25350.000000_URAM_0.000000 -device-name-info=xc7k160tfbg676-2L > C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/new_hls_component/hls/.autopilot/db/block_circulant.cpp.clang.out.log 2> C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/new_hls_component/hls/.autopilot/db/block_circulant.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 1.5 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: D:/xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/new_hls_component/hls/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/new_hls_component/hls/.autopilot/db/block_circulant.pp.0.cpp {-hls-platform-db-name=D:/xilinx/Vitis/2024.2\common/technology\xilinx/common/platform.db} -hls-platform-name=kintex7_medium -device-resource-info=BRAM_650.000000_DSP_600.000000_FF_202800.000000_LUT_101400.000000_SLICE_25350.000000_URAM_0.000000 -device-name-info=xc7k160tfbg676-2L > C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/new_hls_component/hls/.autopilot/db/clang.out.log 2> C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/new_hls_component/hls/.autopilot/db/clang.err.log
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/new_hls_component/hls/.autopilot/db/block_circulant.pp.0.cpp std=gnu++14 -target fpga  -directive=C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/new_hls_component/hls/.autopilot/db/.systemc_flag 
INFO-FLOW: exec D:/xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/new_hls_component/hls/.autopilot/db/.systemc_flag -fix-errors C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/new_hls_component/hls/.autopilot/db/block_circulant.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 2.03 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/new_hls_component/hls/.autopilot/db/block_circulant.pp.0.cpp std=gnu++14 -target fpga  -directive=C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/new_hls_component/hls/.autopilot/db/all.directive.json 
INFO-FLOW: exec D:/xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/new_hls_component/hls/.autopilot/db/all.directive.json -fix-errors C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/new_hls_component/hls/.autopilot/db/block_circulant.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 1.789 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 1.8 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/new_hls_component/hls/.autopilot/db/block_circulant.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: D:/xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/new_hls_component/hls/.autopilot/db/block_circulant.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/new_hls_component/hls/.autopilot/db/block_circulant.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/new_hls_component/hls/.autopilot/db/block_circulant.pp.0.cpp.clang-tidy.loop-label.out.log 2> C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/new_hls_component/hls/.autopilot/db/block_circulant.pp.0.cpp.clang-tidy.loop-label.err.log
Command       clang_tidy done; 3.428 sec.
INFO-FLOW: run_clang exec: D:/xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/new_hls_component/hls/.autopilot/db/block_circulant.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/new_hls_component/hls/.autopilot/db/block_circulant.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/new_hls_component/hls/.autopilot/db/block_circulant.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/new_hls_component/hls/.autopilot/db/block_circulant.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute       ap_part_info -name xc7k160t-fbg676-2L -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: D:/xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/new_hls_component/hls/.autopilot/db/block_circulant.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/new_hls_component/hls/.autopilot/db/block_circulant.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/xilinx/Vitis/2024.2/common/technology/autopilot -I D:/xilinx/Vitis/2024.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/new_hls_component/hls/.autopilot/db/block_circulant.bc {-hls-platform-db-name=D:/xilinx/Vitis/2024.2\common/technology\xilinx/common/platform.db} -hls-platform-name=kintex7_medium -device-resource-info=BRAM_650.000000_DSP_600.000000_FF_202800.000000_LUT_101400.000000_SLICE_25350.000000_URAM_0.000000 -device-name-info=xc7k160tfbg676-2L > C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/new_hls_component/hls/.autopilot/db/block_circulant.pp.0.cpp.clang.out.log 2> C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/new_hls_component/hls/.autopilot/db/block_circulant.pp.0.cpp.clang.err.log
INFO: [HLS 200-10] Analyzing design file 'updated_weights.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling updated_weights.cpp as C++
Execute       ap_part_info -name xc7k160t-fbg676-2L -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: D:/xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/clang updated_weights.cpp -foptimization-record-file=C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/new_hls_component/hls/.autopilot/db/updated_weights.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot D:/xilinx/Vitis/2024.2/tps/mingw/8.3.0/win64.o/nt -fhls -fno-exceptions -insert-hls-directive=C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/new_hls_component/hls/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/xilinx/Vitis/2024.2/common/technology/autopilot -I D:/xilinx/Vitis/2024.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/new_hls_component/hls/.autopilot/db/updated_weights.pp.0.cpp {-hls-platform-db-name=D:/xilinx/Vitis/2024.2\common/technology\xilinx/common/platform.db} -hls-platform-name=kintex7_medium -device-resource-info=BRAM_650.000000_DSP_600.000000_FF_202800.000000_LUT_101400.000000_SLICE_25350.000000_URAM_0.000000 -device-name-info=xc7k160tfbg676-2L > C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/new_hls_component/hls/.autopilot/db/updated_weights.cpp.clang.out.log 2> C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/new_hls_component/hls/.autopilot/db/updated_weights.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.8 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: D:/xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/new_hls_component/hls/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/new_hls_component/hls/.autopilot/db/updated_weights.pp.0.cpp {-hls-platform-db-name=D:/xilinx/Vitis/2024.2\common/technology\xilinx/common/platform.db} -hls-platform-name=kintex7_medium -device-resource-info=BRAM_650.000000_DSP_600.000000_FF_202800.000000_LUT_101400.000000_SLICE_25350.000000_URAM_0.000000 -device-name-info=xc7k160tfbg676-2L > C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/new_hls_component/hls/.autopilot/db/clang.out.log 2> C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/new_hls_component/hls/.autopilot/db/clang.err.log
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/new_hls_component/hls/.autopilot/db/updated_weights.pp.0.cpp std=gnu++14 -target fpga  -directive=C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/new_hls_component/hls/.autopilot/db/.systemc_flag 
INFO-FLOW: exec D:/xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/new_hls_component/hls/.autopilot/db/.systemc_flag -fix-errors C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/new_hls_component/hls/.autopilot/db/updated_weights.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 10.33 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/new_hls_component/hls/.autopilot/db/updated_weights.pp.0.cpp std=gnu++14 -target fpga  -directive=C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/new_hls_component/hls/.autopilot/db/all.directive.json 
INFO-FLOW: exec D:/xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/new_hls_component/hls/.autopilot/db/all.directive.json -fix-errors C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/new_hls_component/hls/.autopilot/db/updated_weights.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 11.784 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 11.8 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/new_hls_component/hls/.autopilot/db/updated_weights.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: D:/xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/new_hls_component/hls/.autopilot/db/updated_weights.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/new_hls_component/hls/.autopilot/db/updated_weights.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/new_hls_component/hls/.autopilot/db/updated_weights.pp.0.cpp.clang-tidy.loop-label.out.log 2> C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/new_hls_component/hls/.autopilot/db/updated_weights.pp.0.cpp.clang-tidy.loop-label.err.log
Command       clang_tidy done; 12.421 sec.
INFO-FLOW: run_clang exec: D:/xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/new_hls_component/hls/.autopilot/db/updated_weights.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/new_hls_component/hls/.autopilot/db/updated_weights.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/new_hls_component/hls/.autopilot/db/updated_weights.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/new_hls_component/hls/.autopilot/db/updated_weights.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute       ap_part_info -name xc7k160t-fbg676-2L -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: D:/xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/new_hls_component/hls/.autopilot/db/updated_weights.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/new_hls_component/hls/.autopilot/db/updated_weights.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/xilinx/Vitis/2024.2/common/technology/autopilot -I D:/xilinx/Vitis/2024.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/new_hls_component/hls/.autopilot/db/updated_weights.bc {-hls-platform-db-name=D:/xilinx/Vitis/2024.2\common/technology\xilinx/common/platform.db} -hls-platform-name=kintex7_medium -device-resource-info=BRAM_650.000000_DSP_600.000000_FF_202800.000000_LUT_101400.000000_SLICE_25350.000000_URAM_0.000000 -device-name-info=xc7k160tfbg676-2L > C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/new_hls_component/hls/.autopilot/db/updated_weights.pp.0.cpp.clang.out.log 2> C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/new_hls_component/hls/.autopilot/db/updated_weights.pp.0.cpp.clang.err.log
INFO: [HLS 200-10] Analyzing design file 'lstm_new.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling lstm_new.cpp as C++
Execute       ap_part_info -name xc7k160t-fbg676-2L -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: D:/xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/clang lstm_new.cpp -foptimization-record-file=C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/new_hls_component/hls/.autopilot/db/lstm_new.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot D:/xilinx/Vitis/2024.2/tps/mingw/8.3.0/win64.o/nt -fhls -fno-exceptions -insert-hls-directive=C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/new_hls_component/hls/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/xilinx/Vitis/2024.2/common/technology/autopilot -I D:/xilinx/Vitis/2024.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/new_hls_component/hls/.autopilot/db/lstm_new.pp.0.cpp {-hls-platform-db-name=D:/xilinx/Vitis/2024.2\common/technology\xilinx/common/platform.db} -hls-platform-name=kintex7_medium -device-resource-info=BRAM_650.000000_DSP_600.000000_FF_202800.000000_LUT_101400.000000_SLICE_25350.000000_URAM_0.000000 -device-name-info=xc7k160tfbg676-2L > C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/new_hls_component/hls/.autopilot/db/lstm_new.cpp.clang.out.log 2> C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/new_hls_component/hls/.autopilot/db/lstm_new.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 1.6 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: D:/xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/new_hls_component/hls/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/new_hls_component/hls/.autopilot/db/lstm_new.pp.0.cpp {-hls-platform-db-name=D:/xilinx/Vitis/2024.2\common/technology\xilinx/common/platform.db} -hls-platform-name=kintex7_medium -device-resource-info=BRAM_650.000000_DSP_600.000000_FF_202800.000000_LUT_101400.000000_SLICE_25350.000000_URAM_0.000000 -device-name-info=xc7k160tfbg676-2L > C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/new_hls_component/hls/.autopilot/db/clang.out.log 2> C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/new_hls_component/hls/.autopilot/db/clang.err.log
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/new_hls_component/hls/.autopilot/db/lstm_new.pp.0.cpp std=gnu++14 -target fpga  -directive=C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/new_hls_component/hls/.autopilot/db/.systemc_flag 
INFO-FLOW: exec D:/xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/new_hls_component/hls/.autopilot/db/.systemc_flag -fix-errors C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/new_hls_component/hls/.autopilot/db/lstm_new.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 2.129 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/new_hls_component/hls/.autopilot/db/lstm_new.pp.0.cpp std=gnu++14 -target fpga  -directive=C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/new_hls_component/hls/.autopilot/db/all.directive.json 
INFO-FLOW: exec D:/xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/new_hls_component/hls/.autopilot/db/all.directive.json -fix-errors C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/new_hls_component/hls/.autopilot/db/lstm_new.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 2.807 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 2.8 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/new_hls_component/hls/.autopilot/db/lstm_new.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: D:/xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/new_hls_component/hls/.autopilot/db/lstm_new.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/new_hls_component/hls/.autopilot/db/lstm_new.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/new_hls_component/hls/.autopilot/db/lstm_new.pp.0.cpp.clang-tidy.loop-label.out.log 2> C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/new_hls_component/hls/.autopilot/db/lstm_new.pp.0.cpp.clang-tidy.loop-label.err.log
Command       clang_tidy done; 3.283 sec.
INFO-FLOW: run_clang exec: D:/xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/new_hls_component/hls/.autopilot/db/lstm_new.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/new_hls_component/hls/.autopilot/db/lstm_new.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/new_hls_component/hls/.autopilot/db/lstm_new.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/new_hls_component/hls/.autopilot/db/lstm_new.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute       ap_part_info -name xc7k160t-fbg676-2L -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: D:/xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/new_hls_component/hls/.autopilot/db/lstm_new.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/new_hls_component/hls/.autopilot/db/lstm_new.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/xilinx/Vitis/2024.2/common/technology/autopilot -I D:/xilinx/Vitis/2024.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/new_hls_component/hls/.autopilot/db/lstm_new.bc {-hls-platform-db-name=D:/xilinx/Vitis/2024.2\common/technology\xilinx/common/platform.db} -hls-platform-name=kintex7_medium -device-resource-info=BRAM_650.000000_DSP_600.000000_FF_202800.000000_LUT_101400.000000_SLICE_25350.000000_URAM_0.000000 -device-name-info=xc7k160tfbg676-2L > C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/new_hls_component/hls/.autopilot/db/lstm_new.pp.0.cpp.clang.out.log 2> C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/new_hls_component/hls/.autopilot/db/lstm_new.pp.0.cpp.clang.err.log
WARNING: [HLS 207-5292] unused parameter 'array' (./weights_dimensions.h:8:31)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4 seconds. CPU system time: 1 seconds. Elapsed time: 189.769 seconds; current allocated memory: 169.242 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute       run_link_or_opt -out C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/new_hls_component/hls/.autopilot/db/a.g.ld.0.bc -args  "C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/new_hls_component/hls/.autopilot/db/activation_LUT.g.bc" "C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/new_hls_component/hls/.autopilot/db/block_circulant.g.bc" "C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/new_hls_component/hls/.autopilot/db/updated_weights.g.bc" "C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/new_hls_component/hls/.autopilot/db/lstm_new.g.bc"  
INFO-FLOW: run_clang exec: D:/xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/llvm-link C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/new_hls_component/hls/.autopilot/db/activation_LUT.g.bc C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/new_hls_component/hls/.autopilot/db/block_circulant.g.bc C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/new_hls_component/hls/.autopilot/db/updated_weights.g.bc C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/new_hls_component/hls/.autopilot/db/lstm_new.g.bc -o C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/new_hls_component/hls/.autopilot/db/a.g.ld.0.bc > C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/new_hls_component/hls/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/new_hls_component/hls/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log
Command       run_link_or_opt done; 1.594 sec.
Execute       run_link_or_opt -opt -out C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/new_hls_component/hls/.autopilot/db/a.g.ld.1.lower.bc -args C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/new_hls_component/hls/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
INFO-FLOW: run_clang exec: D:/xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll|inline -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/new_hls_component/hls/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/new_hls_component/hls/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/new_hls_component/hls/.autopilot/db/a.g.ld.1.lower.bc > C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/new_hls_component/hls/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/new_hls_component/hls/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command       run_link_or_opt done; 2.162 sec.
INFO-FLOW: Linking math bc lib
Execute       run_link_or_opt -out C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/new_hls_component/hls/.autopilot/db/a.g.ld.2.m1.bc -args C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/new_hls_component/hls/.autopilot/db/a.g.ld.1.lower.bc -only-needed D:/xilinx/Vitis/2024.2/win64/lib/libhlsm_39.bc D:/xilinx/Vitis/2024.2/win64/lib/libhlsmc++_39.bc 
INFO-FLOW: run_clang exec: D:/xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/llvm-link C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/new_hls_component/hls/.autopilot/db/a.g.ld.1.lower.bc -only-needed D:/xilinx/Vitis/2024.2/win64/lib/libhlsm_39.bc D:/xilinx/Vitis/2024.2/win64/lib/libhlsmc++_39.bc -o C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/new_hls_component/hls/.autopilot/db/a.g.ld.2.m1.bc > C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/new_hls_component/hls/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/new_hls_component/hls/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log
Command       run_link_or_opt done; 9.354 sec.
Execute       run_link_or_opt -opt -out C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/new_hls_component/hls/.autopilot/db/a.g.ld.3.fpc.bc -args C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/new_hls_component/hls/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=lstm_function -reflow-float-conversion 
INFO-FLOW: run_clang exec: D:/xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll|inline -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/new_hls_component/hls/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/new_hls_component/hls/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=lstm_function -reflow-float-conversion -o C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/new_hls_component/hls/.autopilot/db/a.g.ld.3.fpc.bc > C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/new_hls_component/hls/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/new_hls_component/hls/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command       run_link_or_opt done; 4.205 sec.
Execute       run_link_or_opt -out C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/new_hls_component/hls/.autopilot/db/a.g.ld.4.m2.bc -args C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/new_hls_component/hls/.autopilot/db/a.g.ld.3.fpc.bc -only-needed D:/xilinx/Vitis/2024.2/win64/lib/libfloatconversion_39.bc 
INFO-FLOW: run_clang exec: D:/xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/llvm-link C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/new_hls_component/hls/.autopilot/db/a.g.ld.3.fpc.bc -only-needed D:/xilinx/Vitis/2024.2/win64/lib/libfloatconversion_39.bc -o C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/new_hls_component/hls/.autopilot/db/a.g.ld.4.m2.bc > C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/new_hls_component/hls/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/new_hls_component/hls/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log
Command       run_link_or_opt done; 0.483 sec.
Execute       run_link_or_opt -opt -out C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/new_hls_component/hls/.autopilot/db/a.g.ld.5.gdce.bc -args C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/new_hls_component/hls/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=lstm_function 
INFO-FLOW: run_clang exec: D:/xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll|inline -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/new_hls_component/hls/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/new_hls_component/hls/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=lstm_function -o C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/new_hls_component/hls/.autopilot/db/a.g.ld.5.gdce.bc > C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/new_hls_component/hls/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/new_hls_component/hls/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command       run_link_or_opt done; 0.458 sec.
Execute       send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute       is_m_axi_addr64 
INFO-FLOW: Doing LTO.
INFO-FLOW: run_clang (background poll_ms 5000) exec: D:/xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/new_hls_component/hls/.autopilot/db/a.g.ld.0.bc.clang.reflow.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=lstm_function -mllvm -hls-db-dir -mllvm C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/new_hls_component/hls/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/new_hls_component/hls/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/new_hls_component/hls/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -reflow-enable-maxi-auto-id-channel=0 -mllvm -reflow-bdd-simplify-threshold=1048576 -mllvm -reflow-fanout-threshold=16 -mllvm -reflow-complete-threshold=4 -mllvm -reflow-array-promotion-threshold=64 -mllvm -assume-maxi-align=1 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -ftime-report -mllvm -time-passes -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-small-array-partition=true -mllvm -reflow-enable-auto-array-promotion=true -mllvm -reflow-enable-auto-array-partition-for-flatten=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-reserved-saxilite-registers=0 -mllvm -enable-reflow-auto-loop-pipeline -mllvm -reflow-max-unroll-threshold=409600 -mllvm -auto-unroll-tripcount-threshold=0 -mllvm -reflow-assume-no-address-wrap=true -mllvm -reflow-enable-occurrence-inference=true -mllvm -reflow-emit-hint-scope=true -mllvm -reflow-enable-codegen-with-if=true -mllvm -reflow-enable-dataflow-canon=true -mllvm -reflow-enable-dataflow-canon2=true -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -mllvm -default-clock-period=10 -mllvm -use_read_first_ram_in_loop=1 -mllvm -default-clock-uncertainty=1 -x ir C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/new_hls_component/hls/.autopilot/db/a.g.ld.5.gdce.bc -o C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/new_hls_component/hls/.autopilot/db/a.g.lto.bc {-hls-platform-db-name=D:/xilinx/Vitis/2024.2\common/technology\xilinx/common/platform.db} -hls-platform-name=kintex7_medium -device-resource-info=BRAM_650.000000_DSP_600.000000_FF_202800.000000_LUT_101400.000000_SLICE_25350.000000_URAM_0.000000 -device-name-info=xc7k160tfbg676-2L 2> C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/new_hls_component/hls/.autopilot/db/a.g.ld.0.bc.clang.reflow.err.log bg_poll_cmd: ::AP::poll_clang_39_closed_source
Execute       send_msg_by_id INFO @200-1995@%s%s%s 1,552 Compile/Link C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/new_hls_component/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 1,552 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/new_hls_component/hls/syn/report/csynth_design_size.rpt
Command       send_msg_by_id done; 0.161 sec.
Execute       send_msg_by_id INFO @200-1995@%s%s%s 398 Unroll/Inline (step 1) C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/new_hls_component/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 398 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/new_hls_component/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 269 Unroll/Inline (step 2) C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/new_hls_component/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 269 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/new_hls_component/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 173 Unroll/Inline (step 3) C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/new_hls_component/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 173 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/new_hls_component/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 120 Unroll/Inline (step 4) C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/new_hls_component/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 120 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/new_hls_component/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 3,020 Array/Struct (step 1) C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/new_hls_component/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 3,020 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/new_hls_component/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 2,912 Array/Struct (step 2) C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/new_hls_component/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 2,912 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/new_hls_component/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 2,912 Array/Struct (step 3) C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/new_hls_component/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 2,912 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/new_hls_component/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 2,912 Array/Struct (step 4) C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/new_hls_component/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 2,912 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/new_hls_component/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 2,920 Array/Struct (step 5) C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/new_hls_component/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 2,920 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/new_hls_component/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 2,920 Performance C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/new_hls_component/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 2,920 instructions in the design after the 'Performance' phase of compilation. See the Design Size Report for more details: C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/new_hls_component/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 2,917 Performance (step 2) C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/new_hls_component/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 2,917 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/new_hls_component/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 3,047 Performance (step 3) C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/new_hls_component/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 3,047 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/new_hls_component/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 2,755 Performance (step 4) C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/new_hls_component/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 2,755 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/new_hls_component/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 2,547 HW Transforms (step 1) C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/new_hls_component/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 2,547 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/new_hls_component/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 1,959 HW Transforms (step 2) C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/new_hls_component/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 1,959 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/new_hls_component/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 214-291] Loop 'VITIS_LOOP_93_5' is marked as complete unroll implied by the pipeline pragma (lstm_new.cpp:93:26)
INFO: [HLS 214-178] Inlining function 'void get_dimensions<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 62, 10>(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> const (&) [62][10], int&, int&)' into 'get_lstm_weights_0_dimensions(int&, int&)' (./weights_dimensions.h:14:0)
INFO: [HLS 214-178] Inlining function 'void get_dimensions<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, 200>(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> const (&) [10][200], int&, int&)' into 'get_lstm_weights_1_dimensions(int&, int&)' (./weights_dimensions.h:18:0)
INFO: [HLS 214-178] Inlining function 'void get_dimensions<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 50, 200>(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> const (&) [50][200], int&, int&)' into 'get_lstm_weights_2_dimensions(int&, int&)' (./weights_dimensions.h:22:0)
INFO: [HLS 214-178] Inlining function 'get_lstm_weights_0_dimensions(int&, int&)' into 'lstm_function(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> const*, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, int)' (lstm_new.cpp:33:0)
INFO: [HLS 214-178] Inlining function 'get_lstm_weights_1_dimensions(int&, int&)' into 'lstm_function(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> const*, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, int)' (lstm_new.cpp:33:0)
INFO: [HLS 214-178] Inlining function 'get_lstm_weights_2_dimensions(int&, int&)' into 'lstm_function(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> const*, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, int)' (lstm_new.cpp:33:0)
INFO: [HLS 214-178] Inlining function 'convert_to_circulant(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [256], int)' into 'lstm_function(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> const*, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, int)' (lstm_new.cpp:33:0)
INFO: [HLS 214-178] Inlining function 'lookup_tanh(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'lstm_function(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> const*, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, int)' (lstm_new.cpp:33:0)
INFO: [HLS 214-248] Applying array_partition to 'circulant_matrix': Complete partitioning on dimension 2.
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_69_3> at lstm_new.cpp:69:30 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_64_2> at lstm_new.cpp:64:30 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_59_1> at lstm_new.cpp:59:30 
INFO: [HLS 214-449] Automatically partitioning array 'lstm_weights_0_txt' dimension 1 completely based on constant index. (updated_weights.cpp:6:0)
INFO: [HLS 214-449] Automatically partitioning array 'lstm_weights_1_txt' dimension 1 completely based on constant index. (updated_weights.cpp:72:0)
INFO: [HLS 214-449] Automatically partitioning array 'lstm_weights_2_txt' dimension 1 completely based on constant index. (updated_weights.cpp:3184:0)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'lstm_weights_0_txt' due to pipeline pragma (updated_weights.cpp:6:0)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'lstm_weights_1_txt' due to pipeline pragma (updated_weights.cpp:72:0)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'lstm_weights_2_txt' due to pipeline pragma (updated_weights.cpp:3184:0)
INFO: [HLS 214-248] Applying array_partition to 'lstm_weights_2_txt': Complete partitioning on dimension 1. (updated_weights.cpp:3184:0)
INFO: [HLS 214-248] Applying array_partition to 'lstm_weights_1_txt': Complete partitioning on dimension 1. (updated_weights.cpp:72:0)
INFO: [HLS 214-248] Applying array_partition to 'lstm_weights_0_txt': Complete partitioning on dimension 1. (updated_weights.cpp:6:0)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 16 in loop 'VITIS_LOOP_93_5'(lstm_new.cpp:93:26) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (lstm_new.cpp:93:26)
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 16 in loop 'VITIS_LOOP_104_6'(lstm_new.cpp:104:23) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (lstm_new.cpp:104:23)
WARNING: [HLS 214-187] Cannot unroll loop 'VITIS_LOOP_93_5' (lstm_new.cpp:93:26) in function 'lstm_function' as it has a variable trip count (lstm_new.cpp:93:26)
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/new_hls_component/hls/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 62.919 seconds; current allocated memory: 170.836 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.048 seconds; current allocated memory: 170.836 MB.
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top lstm_function -deadargelim -mem2reg -instcombine -dce -presyn-prepare -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -promote-dbg-pointer -norm-name C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/new_hls_component/hls/.autopilot/db/a.g.0.bc -o C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/new_hls_component/hls/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command         transform done; 1.125 sec.
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.253 seconds; current allocated memory: 179.477 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -directive-preproc -mem2reg -dse -dce -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -directive-preproc -mem2reg -dse -dce -globaldce C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/new_hls_component/hls/.autopilot/db/a.g.1.bc -o C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/new_hls_component/hls/.autopilot/db/a.g.2.prechk.bc -f 
Command         transform done; 0.4 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/new_hls_component/hls/.autopilot/db/a.g.2.prechk.bc -o C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/new_hls_component/hls/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.497 seconds; current allocated memory: 182.203 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/new_hls_component/hls/.autopilot/db/a.g.1.bc to C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/new_hls_component/hls/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/new_hls_component/hls/.autopilot/db -interface-port-rename -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -dce -hls-dead-arg-elim -deadargelim -mem2reg -instcombine -dce -simplifycfg -dce -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -loop-simplify -loop-bound -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -lcssa -loop-simplify -phi-select-elim -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -globaldce -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -canonicalize-dataflow -dce -globaldce -scalar-preprocessing -scalar-propagation2 -scalar-stream -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -clean-array-spec -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/new_hls_component/hls/.autopilot/db/a.o.1.bc -o C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/new_hls_component/hls/.autopilot/db/a.o.1.tmp.bc -f 
Command         transform done; 1.316 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -barrier -norm-name C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/new_hls_component/hls/.autopilot/db/a.o.1.tmp.bc -o C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/new_hls_component/hls/.autopilot/db/a.o.2.bc -f -phase presyn 
Command         transform done; 0.47 sec.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.808 seconds; current allocated memory: 210.188 MB.
Execute         transform -hls -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg-lite -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -inst-simplify -cfgopt -simplifycfg-lite -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -inst-simplify -inst-rectify -instcombine -adce -deadargelim -load-elim -read-loop-dep -loop-simplify -loop-rewind-sink-hoist -loop-outline -hls-dead-arg-elim -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -mul2addshift -deadargelim -inst-simplify -dce -mem2reg -instcombine -gvn -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg-lite -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg-lite -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg-lite -loop-simplify -mergereturn -inst-simplify -inst-rectify -globaldce -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -inst-clarity -bitwidth -dce -validate-dataflow -dump-loop-dep-to-ir -check-all-ssdm -dump-complexity-metric C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/new_hls_component/hls/.autopilot/db/a.o.2.bc -o C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/new_hls_component/hls/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_9_1'(block_circulant.cpp:9:21) and 'VITIS_LOOP_10_2'(block_circulant.cpp:10:26) in function 'lstm_function' into perfectly nested loops.
INFO: [HLS 200-2060] Failed to convert nested loops 'VITIS_LOOP_90_4'(lstm_new.cpp:90:22) and 'VITIS_LOOP_93_5'(lstm_new.cpp:93:26) in function 'lstm_function' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_9_1' (block_circulant.cpp:9:21) in function 'lstm_function'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_90_4' (lstm_new.cpp:90:22) in function 'lstm_function' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
Execute           auto_get_db
Command         transform done; 1.182 sec.
INFO-FLOW: Building ssdm...
Execute         transform -hls -cdfg-build C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/new_hls_component/hls/.autopilot/db/a.o.3.bc -o C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/new_hls_component/hls/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
Command         transform done; 3.522 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 5 seconds. CPU system time: 0 seconds. Elapsed time: 4.709 seconds; current allocated memory: 290.145 MB.
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 8.291 sec.
Command     elaborate done; 261.09 sec.
Execute     ap_eval exec zip -j C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/new_hls_component/hls/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Command     ap_eval done; 1.189 sec.
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'lstm_function' ...
Execute       ap_set_top_model lstm_function 
Execute       get_model_list lstm_function -filter all-wo-channel -topdown 
Execute       preproc_iomode -model lstm_function 
Execute       preproc_iomode -model lstm_function_Pipeline_VITIS_LOOP_104_6 
Execute       preproc_iomode -model lstm_function_Pipeline_VITIS_LOOP_93_5 
Execute       preproc_iomode -model lstm_function_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2 
Execute       preproc_iomode -model lstm_function_Pipeline_VITIS_LOOP_59_1 
Execute       preproc_iomode -model lstm_function_Pipeline_VITIS_LOOP_64_2 
Execute       preproc_iomode -model lstm_function_Pipeline_VITIS_LOOP_69_3 
Execute       get_model_list lstm_function -filter all-wo-channel 
INFO-FLOW: Model list for configure: lstm_function_Pipeline_VITIS_LOOP_69_3 lstm_function_Pipeline_VITIS_LOOP_64_2 lstm_function_Pipeline_VITIS_LOOP_59_1 lstm_function_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2 lstm_function_Pipeline_VITIS_LOOP_93_5 lstm_function_Pipeline_VITIS_LOOP_104_6 lstm_function
INFO-FLOW: Configuring Module : lstm_function_Pipeline_VITIS_LOOP_69_3 ...
Execute       set_default_model lstm_function_Pipeline_VITIS_LOOP_69_3 
Execute       apply_spec_resource_limit lstm_function_Pipeline_VITIS_LOOP_69_3 
INFO-FLOW: Configuring Module : lstm_function_Pipeline_VITIS_LOOP_64_2 ...
Execute       set_default_model lstm_function_Pipeline_VITIS_LOOP_64_2 
Execute       apply_spec_resource_limit lstm_function_Pipeline_VITIS_LOOP_64_2 
INFO-FLOW: Configuring Module : lstm_function_Pipeline_VITIS_LOOP_59_1 ...
Execute       set_default_model lstm_function_Pipeline_VITIS_LOOP_59_1 
Execute       apply_spec_resource_limit lstm_function_Pipeline_VITIS_LOOP_59_1 
INFO-FLOW: Configuring Module : lstm_function_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2 ...
Execute       set_default_model lstm_function_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2 
Execute       apply_spec_resource_limit lstm_function_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2 
INFO-FLOW: Configuring Module : lstm_function_Pipeline_VITIS_LOOP_93_5 ...
Execute       set_default_model lstm_function_Pipeline_VITIS_LOOP_93_5 
Execute       apply_spec_resource_limit lstm_function_Pipeline_VITIS_LOOP_93_5 
INFO-FLOW: Configuring Module : lstm_function_Pipeline_VITIS_LOOP_104_6 ...
Execute       set_default_model lstm_function_Pipeline_VITIS_LOOP_104_6 
Execute       apply_spec_resource_limit lstm_function_Pipeline_VITIS_LOOP_104_6 
INFO-FLOW: Configuring Module : lstm_function ...
Execute       set_default_model lstm_function 
Execute       apply_spec_resource_limit lstm_function 
INFO-FLOW: Model list for preprocess: lstm_function_Pipeline_VITIS_LOOP_69_3 lstm_function_Pipeline_VITIS_LOOP_64_2 lstm_function_Pipeline_VITIS_LOOP_59_1 lstm_function_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2 lstm_function_Pipeline_VITIS_LOOP_93_5 lstm_function_Pipeline_VITIS_LOOP_104_6 lstm_function
INFO-FLOW: Preprocessing Module: lstm_function_Pipeline_VITIS_LOOP_69_3 ...
Execute       set_default_model lstm_function_Pipeline_VITIS_LOOP_69_3 
Execute       cdfg_preprocess -model lstm_function_Pipeline_VITIS_LOOP_69_3 
Execute       rtl_gen_preprocess lstm_function_Pipeline_VITIS_LOOP_69_3 
INFO-FLOW: Preprocessing Module: lstm_function_Pipeline_VITIS_LOOP_64_2 ...
Execute       set_default_model lstm_function_Pipeline_VITIS_LOOP_64_2 
Execute       cdfg_preprocess -model lstm_function_Pipeline_VITIS_LOOP_64_2 
Execute       rtl_gen_preprocess lstm_function_Pipeline_VITIS_LOOP_64_2 
INFO-FLOW: Preprocessing Module: lstm_function_Pipeline_VITIS_LOOP_59_1 ...
Execute       set_default_model lstm_function_Pipeline_VITIS_LOOP_59_1 
Execute       cdfg_preprocess -model lstm_function_Pipeline_VITIS_LOOP_59_1 
Execute       rtl_gen_preprocess lstm_function_Pipeline_VITIS_LOOP_59_1 
INFO-FLOW: Preprocessing Module: lstm_function_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2 ...
Execute       set_default_model lstm_function_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2 
Execute       cdfg_preprocess -model lstm_function_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2 
Execute       rtl_gen_preprocess lstm_function_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2 
INFO-FLOW: Preprocessing Module: lstm_function_Pipeline_VITIS_LOOP_93_5 ...
Execute       set_default_model lstm_function_Pipeline_VITIS_LOOP_93_5 
Execute       cdfg_preprocess -model lstm_function_Pipeline_VITIS_LOOP_93_5 
Execute       rtl_gen_preprocess lstm_function_Pipeline_VITIS_LOOP_93_5 
INFO-FLOW: Preprocessing Module: lstm_function_Pipeline_VITIS_LOOP_104_6 ...
Execute       set_default_model lstm_function_Pipeline_VITIS_LOOP_104_6 
Execute       cdfg_preprocess -model lstm_function_Pipeline_VITIS_LOOP_104_6 
Execute       rtl_gen_preprocess lstm_function_Pipeline_VITIS_LOOP_104_6 
INFO-FLOW: Preprocessing Module: lstm_function ...
Execute       set_default_model lstm_function 
Execute       cdfg_preprocess -model lstm_function 
Execute       rtl_gen_preprocess lstm_function 
INFO-FLOW: Model list for synthesis: lstm_function_Pipeline_VITIS_LOOP_69_3 lstm_function_Pipeline_VITIS_LOOP_64_2 lstm_function_Pipeline_VITIS_LOOP_59_1 lstm_function_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2 lstm_function_Pipeline_VITIS_LOOP_93_5 lstm_function_Pipeline_VITIS_LOOP_104_6 lstm_function
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lstm_function_Pipeline_VITIS_LOOP_69_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model lstm_function_Pipeline_VITIS_LOOP_69_3 
Execute       schedule -model lstm_function_Pipeline_VITIS_LOOP_69_3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_69_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_69_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.488 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.969 seconds; current allocated memory: 294.574 MB.
Execute       syn_report -verbosereport -o C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/new_hls_component/hls/.autopilot/db/lstm_function_Pipeline_VITIS_LOOP_69_3.verbose.sched.rpt 
Execute         list_part -family xc7k160t-fbg676-2L 
Execute           ap_family_info -name xc7k160t-fbg676-2L -data names 
Execute           ap_part_info -quiet -name xc7k160t-fbg676-2L -data family 
Command       syn_report done; 0.118 sec.
Execute       db_write -o C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/new_hls_component/hls/.autopilot/db/lstm_function_Pipeline_VITIS_LOOP_69_3.sched.adb -f 
Command       db_write done; 0.145 sec.
INFO-FLOW: Finish scheduling lstm_function_Pipeline_VITIS_LOOP_69_3.
Execute       set_default_model lstm_function_Pipeline_VITIS_LOOP_69_3 
Execute       bind -model lstm_function_Pipeline_VITIS_LOOP_69_3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.159 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.428 seconds; current allocated memory: 295.668 MB.
Execute       syn_report -verbosereport -o C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/new_hls_component/hls/.autopilot/db/lstm_function_Pipeline_VITIS_LOOP_69_3.verbose.bind.rpt 
Execute         list_part -family xc7k160t-fbg676-2L 
Execute           ap_family_info -name xc7k160t-fbg676-2L -data names 
Execute           ap_part_info -quiet -name xc7k160t-fbg676-2L -data family 
Execute       db_write -o C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/new_hls_component/hls/.autopilot/db/lstm_function_Pipeline_VITIS_LOOP_69_3.bind.adb -f 
INFO-FLOW: Finish binding lstm_function_Pipeline_VITIS_LOOP_69_3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lstm_function_Pipeline_VITIS_LOOP_64_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model lstm_function_Pipeline_VITIS_LOOP_64_2 
Execute       schedule -model lstm_function_Pipeline_VITIS_LOOP_64_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_64_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_64_2'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.162 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.326 seconds; current allocated memory: 295.840 MB.
Execute       syn_report -verbosereport -o C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/new_hls_component/hls/.autopilot/db/lstm_function_Pipeline_VITIS_LOOP_64_2.verbose.sched.rpt 
Execute         list_part -family xc7k160t-fbg676-2L 
Execute           ap_family_info -name xc7k160t-fbg676-2L -data names 
Execute           ap_part_info -quiet -name xc7k160t-fbg676-2L -data family 
Execute       db_write -o C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/new_hls_component/hls/.autopilot/db/lstm_function_Pipeline_VITIS_LOOP_64_2.sched.adb -f 
INFO-FLOW: Finish scheduling lstm_function_Pipeline_VITIS_LOOP_64_2.
Execute       set_default_model lstm_function_Pipeline_VITIS_LOOP_64_2 
Execute       bind -model lstm_function_Pipeline_VITIS_LOOP_64_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.288 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.351 seconds; current allocated memory: 295.844 MB.
Execute       syn_report -verbosereport -o C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/new_hls_component/hls/.autopilot/db/lstm_function_Pipeline_VITIS_LOOP_64_2.verbose.bind.rpt 
Execute         list_part -family xc7k160t-fbg676-2L 
Execute           ap_family_info -name xc7k160t-fbg676-2L -data names 
Execute           ap_part_info -quiet -name xc7k160t-fbg676-2L -data family 
Execute       db_write -o C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/new_hls_component/hls/.autopilot/db/lstm_function_Pipeline_VITIS_LOOP_64_2.bind.adb -f 
INFO-FLOW: Finish binding lstm_function_Pipeline_VITIS_LOOP_64_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lstm_function_Pipeline_VITIS_LOOP_59_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model lstm_function_Pipeline_VITIS_LOOP_59_1 
Execute       schedule -model lstm_function_Pipeline_VITIS_LOOP_59_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_59_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_59_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.16 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.308 seconds; current allocated memory: 295.957 MB.
Execute       syn_report -verbosereport -o C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/new_hls_component/hls/.autopilot/db/lstm_function_Pipeline_VITIS_LOOP_59_1.verbose.sched.rpt 
Execute         list_part -family xc7k160t-fbg676-2L 
Execute           ap_family_info -name xc7k160t-fbg676-2L -data names 
Execute           ap_part_info -quiet -name xc7k160t-fbg676-2L -data family 
Execute       db_write -o C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/new_hls_component/hls/.autopilot/db/lstm_function_Pipeline_VITIS_LOOP_59_1.sched.adb -f 
INFO-FLOW: Finish scheduling lstm_function_Pipeline_VITIS_LOOP_59_1.
Execute       set_default_model lstm_function_Pipeline_VITIS_LOOP_59_1 
Execute       bind -model lstm_function_Pipeline_VITIS_LOOP_59_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.164 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.221 seconds; current allocated memory: 295.961 MB.
Execute       syn_report -verbosereport -o C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/new_hls_component/hls/.autopilot/db/lstm_function_Pipeline_VITIS_LOOP_59_1.verbose.bind.rpt 
Execute         list_part -family xc7k160t-fbg676-2L 
Execute           ap_family_info -name xc7k160t-fbg676-2L -data names 
Execute           ap_part_info -quiet -name xc7k160t-fbg676-2L -data family 
Execute       db_write -o C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/new_hls_component/hls/.autopilot/db/lstm_function_Pipeline_VITIS_LOOP_59_1.bind.adb -f 
INFO-FLOW: Finish binding lstm_function_Pipeline_VITIS_LOOP_59_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lstm_function_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model lstm_function_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2 
Execute       schedule -model lstm_function_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_9_1_VITIS_LOOP_10_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 14, loop 'VITIS_LOOP_9_1_VITIS_LOOP_10_2'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 1.709 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.965 seconds; current allocated memory: 303.852 MB.
Execute       syn_report -verbosereport -o C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/new_hls_component/hls/.autopilot/db/lstm_function_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2.verbose.sched.rpt 
Execute         list_part -family xc7k160t-fbg676-2L 
Execute           ap_family_info -name xc7k160t-fbg676-2L -data names 
Execute           ap_part_info -quiet -name xc7k160t-fbg676-2L -data family 
Command       syn_report done; 0.117 sec.
Execute       db_write -o C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/new_hls_component/hls/.autopilot/db/lstm_function_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2.sched.adb -f 
Command       db_write done; 0.339 sec.
INFO-FLOW: Finish scheduling lstm_function_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2.
Execute       set_default_model lstm_function_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2 
Execute       bind -model lstm_function_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.199 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.663 seconds; current allocated memory: 303.891 MB.
Execute       syn_report -verbosereport -o C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/new_hls_component/hls/.autopilot/db/lstm_function_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2.verbose.bind.rpt 
Execute         list_part -family xc7k160t-fbg676-2L 
Execute           ap_family_info -name xc7k160t-fbg676-2L -data names 
Execute           ap_part_info -quiet -name xc7k160t-fbg676-2L -data family 
Command       syn_report done; 0.116 sec.
Execute       db_write -o C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/new_hls_component/hls/.autopilot/db/lstm_function_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2.bind.adb -f 
Command       db_write done; 0.414 sec.
INFO-FLOW: Finish binding lstm_function_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lstm_function_Pipeline_VITIS_LOOP_93_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model lstm_function_Pipeline_VITIS_LOOP_93_5 
Execute       schedule -model lstm_function_Pipeline_VITIS_LOOP_93_5 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln95) to 3 in order to utilize available DSP registers.
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'lstm_function_Pipeline_VITIS_LOOP_93_5': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_93_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'VITIS_LOOP_93_5'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.38 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.001 seconds; current allocated memory: 305.102 MB.
Execute       syn_report -verbosereport -o C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/new_hls_component/hls/.autopilot/db/lstm_function_Pipeline_VITIS_LOOP_93_5.verbose.sched.rpt 
Execute         list_part -family xc7k160t-fbg676-2L 
Execute           ap_family_info -name xc7k160t-fbg676-2L -data names 
Execute           ap_part_info -quiet -name xc7k160t-fbg676-2L -data family 
Execute       db_write -o C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/new_hls_component/hls/.autopilot/db/lstm_function_Pipeline_VITIS_LOOP_93_5.sched.adb -f 
Command       db_write done; 0.127 sec.
INFO-FLOW: Finish scheduling lstm_function_Pipeline_VITIS_LOOP_93_5.
Execute       set_default_model lstm_function_Pipeline_VITIS_LOOP_93_5 
Execute       bind -model lstm_function_Pipeline_VITIS_LOOP_93_5 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.171 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.363 seconds; current allocated memory: 305.637 MB.
Execute       syn_report -verbosereport -o C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/new_hls_component/hls/.autopilot/db/lstm_function_Pipeline_VITIS_LOOP_93_5.verbose.bind.rpt 
Execute         list_part -family xc7k160t-fbg676-2L 
Execute           ap_family_info -name xc7k160t-fbg676-2L -data names 
Execute           ap_part_info -quiet -name xc7k160t-fbg676-2L -data family 
Execute       db_write -o C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/new_hls_component/hls/.autopilot/db/lstm_function_Pipeline_VITIS_LOOP_93_5.bind.adb -f 
Command       db_write done; 0.169 sec.
INFO-FLOW: Finish binding lstm_function_Pipeline_VITIS_LOOP_93_5.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lstm_function_Pipeline_VITIS_LOOP_104_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model lstm_function_Pipeline_VITIS_LOOP_104_6 
Execute       schedule -model lstm_function_Pipeline_VITIS_LOOP_104_6 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_104_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_104_6'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.16 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.492 seconds; current allocated memory: 305.891 MB.
Execute       syn_report -verbosereport -o C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/new_hls_component/hls/.autopilot/db/lstm_function_Pipeline_VITIS_LOOP_104_6.verbose.sched.rpt 
Execute         list_part -family xc7k160t-fbg676-2L 
Execute           ap_family_info -name xc7k160t-fbg676-2L -data names 
Execute           ap_part_info -quiet -name xc7k160t-fbg676-2L -data family 
Execute       db_write -o C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/new_hls_component/hls/.autopilot/db/lstm_function_Pipeline_VITIS_LOOP_104_6.sched.adb -f 
INFO-FLOW: Finish scheduling lstm_function_Pipeline_VITIS_LOOP_104_6.
Execute       set_default_model lstm_function_Pipeline_VITIS_LOOP_104_6 
Execute       bind -model lstm_function_Pipeline_VITIS_LOOP_104_6 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.167 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.242 seconds; current allocated memory: 305.891 MB.
Execute       syn_report -verbosereport -o C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/new_hls_component/hls/.autopilot/db/lstm_function_Pipeline_VITIS_LOOP_104_6.verbose.bind.rpt 
Execute         list_part -family xc7k160t-fbg676-2L 
Execute           ap_family_info -name xc7k160t-fbg676-2L -data names 
Execute           ap_part_info -quiet -name xc7k160t-fbg676-2L -data family 
Execute       db_write -o C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/new_hls_component/hls/.autopilot/db/lstm_function_Pipeline_VITIS_LOOP_104_6.bind.adb -f 
INFO-FLOW: Finish binding lstm_function_Pipeline_VITIS_LOOP_104_6.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lstm_function' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model lstm_function 
Execute       schedule -model lstm_function 
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for loop 'VITIS_LOOP_90_4': contains subfunction 'lstm_function_Pipeline_VITIS_LOOP_93_5' which is not pipelined.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 1.183 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.347 seconds; current allocated memory: 310.898 MB.
Execute       syn_report -verbosereport -o C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/new_hls_component/hls/.autopilot/db/lstm_function.verbose.sched.rpt 
Execute         list_part -family xc7k160t-fbg676-2L 
Execute           ap_family_info -name xc7k160t-fbg676-2L -data names 
Execute           ap_part_info -quiet -name xc7k160t-fbg676-2L -data family 
Command       syn_report done; 0.132 sec.
Execute       db_write -o C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/new_hls_component/hls/.autopilot/db/lstm_function.sched.adb -f 
Command       db_write done; 0.253 sec.
INFO-FLOW: Finish scheduling lstm_function.
Execute       set_default_model lstm_function 
Execute       bind -model lstm_function 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.282 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.675 seconds; current allocated memory: 311.816 MB.
Execute       syn_report -verbosereport -o C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/new_hls_component/hls/.autopilot/db/lstm_function.verbose.bind.rpt 
Execute         list_part -family xc7k160t-fbg676-2L 
Execute           ap_family_info -name xc7k160t-fbg676-2L -data names 
Execute           ap_part_info -quiet -name xc7k160t-fbg676-2L -data family 
Command       syn_report done; 0.16 sec.
Execute       db_write -o C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/new_hls_component/hls/.autopilot/db/lstm_function.bind.adb -f 
Command       db_write done; 0.33 sec.
INFO-FLOW: Finish binding lstm_function.
Execute       get_model_list lstm_function -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess lstm_function_Pipeline_VITIS_LOOP_69_3 
Execute       rtl_gen_preprocess lstm_function_Pipeline_VITIS_LOOP_64_2 
Execute       rtl_gen_preprocess lstm_function_Pipeline_VITIS_LOOP_59_1 
Execute       rtl_gen_preprocess lstm_function_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2 
Execute       rtl_gen_preprocess lstm_function_Pipeline_VITIS_LOOP_93_5 
Execute       rtl_gen_preprocess lstm_function_Pipeline_VITIS_LOOP_104_6 
Execute       rtl_gen_preprocess lstm_function 
INFO-FLOW: Model list for RTL generation: lstm_function_Pipeline_VITIS_LOOP_69_3 lstm_function_Pipeline_VITIS_LOOP_64_2 lstm_function_Pipeline_VITIS_LOOP_59_1 lstm_function_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2 lstm_function_Pipeline_VITIS_LOOP_93_5 lstm_function_Pipeline_VITIS_LOOP_104_6 lstm_function
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lstm_function_Pipeline_VITIS_LOOP_69_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model lstm_function_Pipeline_VITIS_LOOP_69_3 -top_prefix lstm_function_ -sub_prefix lstm_function_ -mg_file C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/new_hls_component/hls/.autopilot/db/lstm_function_Pipeline_VITIS_LOOP_69_3.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'lstm_function_Pipeline_VITIS_LOOP_69_3' pipeline 'VITIS_LOOP_69_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'lstm_function_Pipeline_VITIS_LOOP_69_3'.
INFO: [RTMG 210-279] Implementing memory 'lstm_function_lstm_function_Pipeline_VITIS_LOOP_69_3_lstm_weights_2_txt_0_ROM_AUTO_1R' using auto ROMs.
Command       create_rtl_model done; 0.211 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 0.858 seconds; current allocated memory: 313.906 MB.
Execute       source C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/new_hls_component/hls/.autopilot/db/lstm_function.rtl_wrap.cfg.tcl 
Execute       gen_rtl lstm_function_Pipeline_VITIS_LOOP_69_3 -style xilinx -f -lang vhdl -o C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/new_hls_component/hls/syn/vhdl/lstm_function_lstm_function_Pipeline_VITIS_LOOP_69_3 
Execute       gen_rtl lstm_function_Pipeline_VITIS_LOOP_69_3 -style xilinx -f -lang vlog -o C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/new_hls_component/hls/syn/verilog/lstm_function_lstm_function_Pipeline_VITIS_LOOP_69_3 
Execute       syn_report -csynth -model lstm_function_Pipeline_VITIS_LOOP_69_3 -o C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/new_hls_component/hls/syn/report/lstm_function_Pipeline_VITIS_LOOP_69_3_csynth.rpt 
Execute         list_part -family xc7k160t-fbg676-2L 
Execute           ap_family_info -name xc7k160t-fbg676-2L -data names 
Execute           ap_part_info -quiet -name xc7k160t-fbg676-2L -data family 
Execute       syn_report -rtlxml -model lstm_function_Pipeline_VITIS_LOOP_69_3 -o C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/new_hls_component/hls/syn/report/lstm_function_Pipeline_VITIS_LOOP_69_3_csynth.xml 
Execute         list_part -family xc7k160t-fbg676-2L 
Execute           ap_family_info -name xc7k160t-fbg676-2L -data names 
Execute           ap_part_info -quiet -name xc7k160t-fbg676-2L -data family 
Execute       syn_report -verbosereport -model lstm_function_Pipeline_VITIS_LOOP_69_3 -o C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/new_hls_component/hls/.autopilot/db/lstm_function_Pipeline_VITIS_LOOP_69_3.verbose.rpt 
Execute         list_part -family xc7k160t-fbg676-2L 
Execute           ap_family_info -name xc7k160t-fbg676-2L -data names 
Execute           ap_part_info -quiet -name xc7k160t-fbg676-2L -data family 
Execute       db_write -model lstm_function_Pipeline_VITIS_LOOP_69_3 -f -o C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/new_hls_component/hls/.autopilot/db/lstm_function_Pipeline_VITIS_LOOP_69_3.adb 
Execute       db_write -model lstm_function_Pipeline_VITIS_LOOP_69_3 -bindview -o C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/new_hls_component/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info lstm_function_Pipeline_VITIS_LOOP_69_3 -p C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/new_hls_component/hls/.autopilot/db -o C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/new_hls_component/hls/.autopilot/db/lstm_function_Pipeline_VITIS_LOOP_69_3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lstm_function_Pipeline_VITIS_LOOP_64_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model lstm_function_Pipeline_VITIS_LOOP_64_2 -top_prefix lstm_function_ -sub_prefix lstm_function_ -mg_file C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/new_hls_component/hls/.autopilot/db/lstm_function_Pipeline_VITIS_LOOP_64_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'lstm_function_Pipeline_VITIS_LOOP_64_2' pipeline 'VITIS_LOOP_64_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'lstm_function_Pipeline_VITIS_LOOP_64_2'.
INFO: [RTMG 210-279] Implementing memory 'lstm_function_lstm_function_Pipeline_VITIS_LOOP_64_2_lstm_weights_1_txt_0_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.586 seconds; current allocated memory: 315.078 MB.
Execute       source C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/new_hls_component/hls/.autopilot/db/lstm_function.rtl_wrap.cfg.tcl 
Execute       gen_rtl lstm_function_Pipeline_VITIS_LOOP_64_2 -style xilinx -f -lang vhdl -o C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/new_hls_component/hls/syn/vhdl/lstm_function_lstm_function_Pipeline_VITIS_LOOP_64_2 
Execute       gen_rtl lstm_function_Pipeline_VITIS_LOOP_64_2 -style xilinx -f -lang vlog -o C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/new_hls_component/hls/syn/verilog/lstm_function_lstm_function_Pipeline_VITIS_LOOP_64_2 
Execute       syn_report -csynth -model lstm_function_Pipeline_VITIS_LOOP_64_2 -o C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/new_hls_component/hls/syn/report/lstm_function_Pipeline_VITIS_LOOP_64_2_csynth.rpt 
Execute         list_part -family xc7k160t-fbg676-2L 
Execute           ap_family_info -name xc7k160t-fbg676-2L -data names 
Execute           ap_part_info -quiet -name xc7k160t-fbg676-2L -data family 
Execute       syn_report -rtlxml -model lstm_function_Pipeline_VITIS_LOOP_64_2 -o C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/new_hls_component/hls/syn/report/lstm_function_Pipeline_VITIS_LOOP_64_2_csynth.xml 
Execute         list_part -family xc7k160t-fbg676-2L 
Execute           ap_family_info -name xc7k160t-fbg676-2L -data names 
Execute           ap_part_info -quiet -name xc7k160t-fbg676-2L -data family 
Execute       syn_report -verbosereport -model lstm_function_Pipeline_VITIS_LOOP_64_2 -o C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/new_hls_component/hls/.autopilot/db/lstm_function_Pipeline_VITIS_LOOP_64_2.verbose.rpt 
Execute         list_part -family xc7k160t-fbg676-2L 
Execute           ap_family_info -name xc7k160t-fbg676-2L -data names 
Execute           ap_part_info -quiet -name xc7k160t-fbg676-2L -data family 
Execute       db_write -model lstm_function_Pipeline_VITIS_LOOP_64_2 -f -o C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/new_hls_component/hls/.autopilot/db/lstm_function_Pipeline_VITIS_LOOP_64_2.adb 
Execute       db_write -model lstm_function_Pipeline_VITIS_LOOP_64_2 -bindview -o C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/new_hls_component/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info lstm_function_Pipeline_VITIS_LOOP_64_2 -p C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/new_hls_component/hls/.autopilot/db -o C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/new_hls_component/hls/.autopilot/db/lstm_function_Pipeline_VITIS_LOOP_64_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lstm_function_Pipeline_VITIS_LOOP_59_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model lstm_function_Pipeline_VITIS_LOOP_59_1 -top_prefix lstm_function_ -sub_prefix lstm_function_ -mg_file C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/new_hls_component/hls/.autopilot/db/lstm_function_Pipeline_VITIS_LOOP_59_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'lstm_function_Pipeline_VITIS_LOOP_59_1' pipeline 'VITIS_LOOP_59_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'lstm_function_Pipeline_VITIS_LOOP_59_1'.
INFO: [RTMG 210-279] Implementing memory 'lstm_function_lstm_function_Pipeline_VITIS_LOOP_59_1_lstm_weights_0_txt_0_ROM_AUTO_1R' using auto ROMs.
Command       create_rtl_model done; 0.103 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.523 seconds; current allocated memory: 315.758 MB.
Execute       source C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/new_hls_component/hls/.autopilot/db/lstm_function.rtl_wrap.cfg.tcl 
Execute       gen_rtl lstm_function_Pipeline_VITIS_LOOP_59_1 -style xilinx -f -lang vhdl -o C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/new_hls_component/hls/syn/vhdl/lstm_function_lstm_function_Pipeline_VITIS_LOOP_59_1 
Execute       gen_rtl lstm_function_Pipeline_VITIS_LOOP_59_1 -style xilinx -f -lang vlog -o C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/new_hls_component/hls/syn/verilog/lstm_function_lstm_function_Pipeline_VITIS_LOOP_59_1 
Execute       syn_report -csynth -model lstm_function_Pipeline_VITIS_LOOP_59_1 -o C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/new_hls_component/hls/syn/report/lstm_function_Pipeline_VITIS_LOOP_59_1_csynth.rpt 
Execute         list_part -family xc7k160t-fbg676-2L 
Execute           ap_family_info -name xc7k160t-fbg676-2L -data names 
Execute           ap_part_info -quiet -name xc7k160t-fbg676-2L -data family 
Execute       syn_report -rtlxml -model lstm_function_Pipeline_VITIS_LOOP_59_1 -o C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/new_hls_component/hls/syn/report/lstm_function_Pipeline_VITIS_LOOP_59_1_csynth.xml 
Execute         list_part -family xc7k160t-fbg676-2L 
Execute           ap_family_info -name xc7k160t-fbg676-2L -data names 
Execute           ap_part_info -quiet -name xc7k160t-fbg676-2L -data family 
Execute       syn_report -verbosereport -model lstm_function_Pipeline_VITIS_LOOP_59_1 -o C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/new_hls_component/hls/.autopilot/db/lstm_function_Pipeline_VITIS_LOOP_59_1.verbose.rpt 
Execute         list_part -family xc7k160t-fbg676-2L 
Execute           ap_family_info -name xc7k160t-fbg676-2L -data names 
Execute           ap_part_info -quiet -name xc7k160t-fbg676-2L -data family 
Execute       db_write -model lstm_function_Pipeline_VITIS_LOOP_59_1 -f -o C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/new_hls_component/hls/.autopilot/db/lstm_function_Pipeline_VITIS_LOOP_59_1.adb 
Execute       db_write -model lstm_function_Pipeline_VITIS_LOOP_59_1 -bindview -o C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/new_hls_component/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info lstm_function_Pipeline_VITIS_LOOP_59_1 -p C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/new_hls_component/hls/.autopilot/db -o C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/new_hls_component/hls/.autopilot/db/lstm_function_Pipeline_VITIS_LOOP_59_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lstm_function_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model lstm_function_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2 -top_prefix lstm_function_ -sub_prefix lstm_function_ -mg_file C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/new_hls_component/hls/.autopilot/db/lstm_function_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'lstm_function_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2' pipeline 'VITIS_LOOP_9_1_VITIS_LOOP_10_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'urem_9ns_8ns_9_13_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'lstm_function_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2'.
Command       create_rtl_model done; 1.079 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.615 seconds; current allocated memory: 324.531 MB.
Execute       source C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/new_hls_component/hls/.autopilot/db/lstm_function.rtl_wrap.cfg.tcl 
Execute       gen_rtl lstm_function_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2 -style xilinx -f -lang vhdl -o C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/new_hls_component/hls/syn/vhdl/lstm_function_lstm_function_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2 
Execute       gen_rtl lstm_function_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2 -style xilinx -f -lang vlog -o C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/new_hls_component/hls/syn/verilog/lstm_function_lstm_function_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2 
Execute       syn_report -csynth -model lstm_function_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2 -o C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/new_hls_component/hls/syn/report/lstm_function_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2_csynth.rpt 
Execute         list_part -family xc7k160t-fbg676-2L 
Execute           ap_family_info -name xc7k160t-fbg676-2L -data names 
Execute           ap_part_info -quiet -name xc7k160t-fbg676-2L -data family 
Command       syn_report done; 0.131 sec.
Execute       syn_report -rtlxml -model lstm_function_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2 -o C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/new_hls_component/hls/syn/report/lstm_function_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2_csynth.xml 
Execute         list_part -family xc7k160t-fbg676-2L 
Execute           ap_family_info -name xc7k160t-fbg676-2L -data names 
Execute           ap_part_info -quiet -name xc7k160t-fbg676-2L -data family 
Execute       syn_report -verbosereport -model lstm_function_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2 -o C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/new_hls_component/hls/.autopilot/db/lstm_function_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2.verbose.rpt 
Execute         list_part -family xc7k160t-fbg676-2L 
Execute           ap_family_info -name xc7k160t-fbg676-2L -data names 
Execute           ap_part_info -quiet -name xc7k160t-fbg676-2L -data family 
Command       syn_report done; 0.199 sec.
Execute       db_write -model lstm_function_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2 -f -o C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/new_hls_component/hls/.autopilot/db/lstm_function_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2.adb 
Command       db_write done; 0.426 sec.
Execute       db_write -model lstm_function_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2 -bindview -o C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/new_hls_component/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info lstm_function_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2 -p C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/new_hls_component/hls/.autopilot/db -o C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/new_hls_component/hls/.autopilot/db/lstm_function_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lstm_function_Pipeline_VITIS_LOOP_93_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model lstm_function_Pipeline_VITIS_LOOP_93_5 -top_prefix lstm_function_ -sub_prefix lstm_function_ -mg_file C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/new_hls_component/hls/.autopilot/db/lstm_function_Pipeline_VITIS_LOOP_93_5.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'lstm_function_Pipeline_VITIS_LOOP_93_5' pipeline 'VITIS_LOOP_93_5' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'lstm_function_Pipeline_VITIS_LOOP_93_5/m_axi_gmem_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'lstm_function_Pipeline_VITIS_LOOP_93_5/m_axi_gmem_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'lstm_function_Pipeline_VITIS_LOOP_93_5/m_axi_gmem_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'lstm_function_Pipeline_VITIS_LOOP_93_5/m_axi_gmem_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'lstm_function_Pipeline_VITIS_LOOP_93_5/m_axi_gmem_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'lstm_function_Pipeline_VITIS_LOOP_93_5/m_axi_gmem_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'lstm_function_Pipeline_VITIS_LOOP_93_5/m_axi_gmem_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'lstm_function_Pipeline_VITIS_LOOP_93_5/m_axi_gmem_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'lstm_function_Pipeline_VITIS_LOOP_93_5/m_axi_gmem_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'lstm_function_Pipeline_VITIS_LOOP_93_5/m_axi_gmem_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'lstm_function_Pipeline_VITIS_LOOP_93_5/m_axi_gmem_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'lstm_function_Pipeline_VITIS_LOOP_93_5/m_axi_gmem_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_24ns_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_401_8_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'lstm_function_Pipeline_VITIS_LOOP_93_5'.
Command       create_rtl_model done; 2.47 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 3 seconds. Elapsed time: 7.191 seconds; current allocated memory: 338.812 MB.
Execute       source C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/new_hls_component/hls/.autopilot/db/lstm_function.rtl_wrap.cfg.tcl 
Execute       gen_rtl lstm_function_Pipeline_VITIS_LOOP_93_5 -style xilinx -f -lang vhdl -o C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/new_hls_component/hls/syn/vhdl/lstm_function_lstm_function_Pipeline_VITIS_LOOP_93_5 
Execute       gen_rtl lstm_function_Pipeline_VITIS_LOOP_93_5 -style xilinx -f -lang vlog -o C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/new_hls_component/hls/syn/verilog/lstm_function_lstm_function_Pipeline_VITIS_LOOP_93_5 
Execute       syn_report -csynth -model lstm_function_Pipeline_VITIS_LOOP_93_5 -o C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/new_hls_component/hls/syn/report/lstm_function_Pipeline_VITIS_LOOP_93_5_csynth.rpt 
Execute         list_part -family xc7k160t-fbg676-2L 
Execute           ap_family_info -name xc7k160t-fbg676-2L -data names 
Execute           ap_part_info -quiet -name xc7k160t-fbg676-2L -data family 
Execute       syn_report -rtlxml -model lstm_function_Pipeline_VITIS_LOOP_93_5 -o C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/new_hls_component/hls/syn/report/lstm_function_Pipeline_VITIS_LOOP_93_5_csynth.xml 
Execute         list_part -family xc7k160t-fbg676-2L 
Execute           ap_family_info -name xc7k160t-fbg676-2L -data names 
Execute           ap_part_info -quiet -name xc7k160t-fbg676-2L -data family 
Execute       syn_report -verbosereport -model lstm_function_Pipeline_VITIS_LOOP_93_5 -o C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/new_hls_component/hls/.autopilot/db/lstm_function_Pipeline_VITIS_LOOP_93_5.verbose.rpt 
Execute         list_part -family xc7k160t-fbg676-2L 
Execute           ap_family_info -name xc7k160t-fbg676-2L -data names 
Execute           ap_part_info -quiet -name xc7k160t-fbg676-2L -data family 
Execute       db_write -model lstm_function_Pipeline_VITIS_LOOP_93_5 -f -o C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/new_hls_component/hls/.autopilot/db/lstm_function_Pipeline_VITIS_LOOP_93_5.adb 
Command       db_write done; 0.186 sec.
Execute       db_write -model lstm_function_Pipeline_VITIS_LOOP_93_5 -bindview -o C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/new_hls_component/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info lstm_function_Pipeline_VITIS_LOOP_93_5 -p C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/new_hls_component/hls/.autopilot/db -o C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/new_hls_component/hls/.autopilot/db/lstm_function_Pipeline_VITIS_LOOP_93_5 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lstm_function_Pipeline_VITIS_LOOP_104_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model lstm_function_Pipeline_VITIS_LOOP_104_6 -top_prefix lstm_function_ -sub_prefix lstm_function_ -mg_file C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/new_hls_component/hls/.autopilot/db/lstm_function_Pipeline_VITIS_LOOP_104_6.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'lstm_function_Pipeline_VITIS_LOOP_104_6' pipeline 'VITIS_LOOP_104_6' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'lstm_function_Pipeline_VITIS_LOOP_104_6/m_axi_gmem_0_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'lstm_function_Pipeline_VITIS_LOOP_104_6/m_axi_gmem_0_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'lstm_function_Pipeline_VITIS_LOOP_104_6/m_axi_gmem_0_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'lstm_function_Pipeline_VITIS_LOOP_104_6/m_axi_gmem_0_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'lstm_function_Pipeline_VITIS_LOOP_104_6/m_axi_gmem_0_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'lstm_function_Pipeline_VITIS_LOOP_104_6/m_axi_gmem_0_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'lstm_function_Pipeline_VITIS_LOOP_104_6/m_axi_gmem_0_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'lstm_function_Pipeline_VITIS_LOOP_104_6/m_axi_gmem_0_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'lstm_function_Pipeline_VITIS_LOOP_104_6/m_axi_gmem_0_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'lstm_function_Pipeline_VITIS_LOOP_104_6/m_axi_gmem_0_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'lstm_function_Pipeline_VITIS_LOOP_104_6/m_axi_gmem_0_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'lstm_function_Pipeline_VITIS_LOOP_104_6/m_axi_gmem_0_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'lstm_function_Pipeline_VITIS_LOOP_104_6/m_axi_gmem_0_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'lstm_function_Pipeline_VITIS_LOOP_104_6'.
Command       create_rtl_model done; 0.714 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.741 seconds; current allocated memory: 344.172 MB.
Execute       source C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/new_hls_component/hls/.autopilot/db/lstm_function.rtl_wrap.cfg.tcl 
Execute       gen_rtl lstm_function_Pipeline_VITIS_LOOP_104_6 -style xilinx -f -lang vhdl -o C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/new_hls_component/hls/syn/vhdl/lstm_function_lstm_function_Pipeline_VITIS_LOOP_104_6 
Command       gen_rtl done; 0.346 sec.
Execute       gen_rtl lstm_function_Pipeline_VITIS_LOOP_104_6 -style xilinx -f -lang vlog -o C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/new_hls_component/hls/syn/verilog/lstm_function_lstm_function_Pipeline_VITIS_LOOP_104_6 
Execute       syn_report -csynth -model lstm_function_Pipeline_VITIS_LOOP_104_6 -o C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/new_hls_component/hls/syn/report/lstm_function_Pipeline_VITIS_LOOP_104_6_csynth.rpt 
Execute         list_part -family xc7k160t-fbg676-2L 
Execute           ap_family_info -name xc7k160t-fbg676-2L -data names 
Execute           ap_part_info -quiet -name xc7k160t-fbg676-2L -data family 
Execute       syn_report -rtlxml -model lstm_function_Pipeline_VITIS_LOOP_104_6 -o C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/new_hls_component/hls/syn/report/lstm_function_Pipeline_VITIS_LOOP_104_6_csynth.xml 
Execute         list_part -family xc7k160t-fbg676-2L 
Execute           ap_family_info -name xc7k160t-fbg676-2L -data names 
Execute           ap_part_info -quiet -name xc7k160t-fbg676-2L -data family 
Execute       syn_report -verbosereport -model lstm_function_Pipeline_VITIS_LOOP_104_6 -o C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/new_hls_component/hls/.autopilot/db/lstm_function_Pipeline_VITIS_LOOP_104_6.verbose.rpt 
Execute         list_part -family xc7k160t-fbg676-2L 
Execute           ap_family_info -name xc7k160t-fbg676-2L -data names 
Execute           ap_part_info -quiet -name xc7k160t-fbg676-2L -data family 
Execute       db_write -model lstm_function_Pipeline_VITIS_LOOP_104_6 -f -o C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/new_hls_component/hls/.autopilot/db/lstm_function_Pipeline_VITIS_LOOP_104_6.adb 
Execute       db_write -model lstm_function_Pipeline_VITIS_LOOP_104_6 -bindview -o C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/new_hls_component/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info lstm_function_Pipeline_VITIS_LOOP_104_6 -p C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/new_hls_component/hls/.autopilot/db -o C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/new_hls_component/hls/.autopilot/db/lstm_function_Pipeline_VITIS_LOOP_104_6 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lstm_function' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model lstm_function -top_prefix  -sub_prefix lstm_function_ -mg_file C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/new_hls_component/hls/.autopilot/db/lstm_function.compgen.tcl 
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'lstm_function/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lstm_function/input_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lstm_function/output_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lstm_function/weight_matrix_id' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'lstm_function' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'weight_matrix_id' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Bundling port 'input_r' and 'output_r' to AXI-Lite port control_r.
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_8ns_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'lstm_function'.
INFO: [RTMG 210-278] Implementing memory 'lstm_function_circulant_matrix_RAM_AUTO_1R1W' using auto RAMs.
Command       create_rtl_model done; 4.894 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 5.685 seconds; current allocated memory: 360.879 MB.
Execute       source C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/new_hls_component/hls/.autopilot/db/lstm_function.rtl_wrap.cfg.tcl 
Execute       gen_rtl lstm_function -istop -style xilinx -f -lang vhdl -o C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/new_hls_component/hls/syn/vhdl/lstm_function 
Command       gen_rtl done; 0.302 sec.
Execute       gen_rtl lstm_function -istop -style xilinx -f -lang vlog -o C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/new_hls_component/hls/syn/verilog/lstm_function 
Command       gen_rtl done; 0.201 sec.
Execute       syn_report -csynth -model lstm_function -o C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/new_hls_component/hls/syn/report/lstm_function_csynth.rpt 
Execute         list_part -family xc7k160t-fbg676-2L 
Execute           ap_family_info -name xc7k160t-fbg676-2L -data names 
Execute           ap_part_info -quiet -name xc7k160t-fbg676-2L -data family 
Command       syn_report done; 0.114 sec.
Execute       syn_report -rtlxml -model lstm_function -o C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/new_hls_component/hls/syn/report/lstm_function_csynth.xml 
Execute         list_part -family xc7k160t-fbg676-2L 
Execute           ap_family_info -name xc7k160t-fbg676-2L -data names 
Execute           ap_part_info -quiet -name xc7k160t-fbg676-2L -data family 
Execute       syn_report -verbosereport -model lstm_function -o C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/new_hls_component/hls/.autopilot/db/lstm_function.verbose.rpt 
Execute         list_part -family xc7k160t-fbg676-2L 
Execute           ap_family_info -name xc7k160t-fbg676-2L -data names 
Execute           ap_part_info -quiet -name xc7k160t-fbg676-2L -data family 
Command       syn_report done; 0.325 sec.
Execute       db_write -model lstm_function -f -o C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/new_hls_component/hls/.autopilot/db/lstm_function.adb 
Command       db_write done; 0.438 sec.
Execute       db_write -model lstm_function -bindview -o C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/new_hls_component/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info lstm_function -p C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/new_hls_component/hls/.autopilot/db -o C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/new_hls_component/hls/.autopilot/db/lstm_function 
Execute       export_constraint_db -f -tool general -o C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/new_hls_component/hls/.autopilot/db/lstm_function.constraint.tcl 
Execute       syn_report -designview -model lstm_function -o C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/new_hls_component/hls/.autopilot/db/lstm_function.design.xml 
Command       syn_report done; 0.275 sec.
Execute       syn_report -csynthDesign -model lstm_function -o C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/new_hls_component/hls/syn/report/csynth.rpt -MHOut C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/new_hls_component/hls/.autopilot/db/kernel_module_hierarchy.tcl 
Execute         list_part -family xc7k160t-fbg676-2L 
Execute           ap_family_info -name xc7k160t-fbg676-2L -data names 
Execute           ap_part_info -quiet -name xc7k160t-fbg676-2L -data family 
Execute       syn_report -wcfg -model lstm_function -o C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/new_hls_component/hls/.autopilot/db/lstm_function_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model lstm_function -o C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/new_hls_component/hls/.autopilot/db/lstm_function.protoinst 
Command       syn_report done; 0.112 sec.
Execute       sc_get_clocks lstm_function 
Execute       sc_get_portdomain lstm_function 
INFO-FLOW: Model list for RTL component generation: lstm_function_Pipeline_VITIS_LOOP_69_3 lstm_function_Pipeline_VITIS_LOOP_64_2 lstm_function_Pipeline_VITIS_LOOP_59_1 lstm_function_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2 lstm_function_Pipeline_VITIS_LOOP_93_5 lstm_function_Pipeline_VITIS_LOOP_104_6 lstm_function
INFO-FLOW: Handling components in module [lstm_function_Pipeline_VITIS_LOOP_69_3] ... 
Execute       source C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/new_hls_component/hls/.autopilot/db/lstm_function_Pipeline_VITIS_LOOP_69_3.compgen.tcl 
INFO-FLOW: Found component lstm_function_lstm_function_Pipeline_VITIS_LOOP_69_3_lstm_weights_2_txt_0_ROM_AUTO_1R.
INFO-FLOW: Append model lstm_function_lstm_function_Pipeline_VITIS_LOOP_69_3_lstm_weights_2_txt_0_ROM_AUTO_1R
INFO-FLOW: Found component lstm_function_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model lstm_function_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [lstm_function_Pipeline_VITIS_LOOP_64_2] ... 
Execute       source C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/new_hls_component/hls/.autopilot/db/lstm_function_Pipeline_VITIS_LOOP_64_2.compgen.tcl 
INFO-FLOW: Found component lstm_function_lstm_function_Pipeline_VITIS_LOOP_64_2_lstm_weights_1_txt_0_ROM_AUTO_1R.
INFO-FLOW: Append model lstm_function_lstm_function_Pipeline_VITIS_LOOP_64_2_lstm_weights_1_txt_0_ROM_AUTO_1R
INFO-FLOW: Found component lstm_function_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model lstm_function_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [lstm_function_Pipeline_VITIS_LOOP_59_1] ... 
Execute       source C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/new_hls_component/hls/.autopilot/db/lstm_function_Pipeline_VITIS_LOOP_59_1.compgen.tcl 
INFO-FLOW: Found component lstm_function_lstm_function_Pipeline_VITIS_LOOP_59_1_lstm_weights_0_txt_0_ROM_AUTO_1R.
INFO-FLOW: Append model lstm_function_lstm_function_Pipeline_VITIS_LOOP_59_1_lstm_weights_0_txt_0_ROM_AUTO_1R
INFO-FLOW: Found component lstm_function_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model lstm_function_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [lstm_function_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2] ... 
Execute       source C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/new_hls_component/hls/.autopilot/db/lstm_function_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2.compgen.tcl 
INFO-FLOW: Found component lstm_function_urem_9ns_8ns_9_13_1.
INFO-FLOW: Append model lstm_function_urem_9ns_8ns_9_13_1
INFO-FLOW: Found component lstm_function_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model lstm_function_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [lstm_function_Pipeline_VITIS_LOOP_93_5] ... 
Execute       source C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/new_hls_component/hls/.autopilot/db/lstm_function_Pipeline_VITIS_LOOP_93_5.compgen.tcl 
INFO-FLOW: Found component lstm_function_sparsemux_401_8_16_1_1.
INFO-FLOW: Append model lstm_function_sparsemux_401_8_16_1_1
INFO-FLOW: Found component lstm_function_mac_muladd_16s_16s_24ns_24_4_1.
INFO-FLOW: Append model lstm_function_mac_muladd_16s_16s_24ns_24_4_1
INFO-FLOW: Found component lstm_function_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model lstm_function_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [lstm_function_Pipeline_VITIS_LOOP_104_6] ... 
Execute       source C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/new_hls_component/hls/.autopilot/db/lstm_function_Pipeline_VITIS_LOOP_104_6.compgen.tcl 
INFO-FLOW: Found component lstm_function_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model lstm_function_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [lstm_function] ... 
Execute       source C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/new_hls_component/hls/.autopilot/db/lstm_function.compgen.tcl 
INFO-FLOW: Found component lstm_function_mul_8ns_8ns_16_1_1.
INFO-FLOW: Append model lstm_function_mul_8ns_8ns_16_1_1
INFO-FLOW: Found component lstm_function_circulant_matrix_RAM_AUTO_1R1W.
INFO-FLOW: Append model lstm_function_circulant_matrix_RAM_AUTO_1R1W
INFO-FLOW: Found component lstm_function_gmem_m_axi.
INFO-FLOW: Append model lstm_function_gmem_m_axi
INFO-FLOW: Found component lstm_function_control_s_axi.
INFO-FLOW: Append model lstm_function_control_s_axi
INFO-FLOW: Found component lstm_function_control_r_s_axi.
INFO-FLOW: Append model lstm_function_control_r_s_axi
INFO-FLOW: Append model lstm_function_Pipeline_VITIS_LOOP_69_3
INFO-FLOW: Append model lstm_function_Pipeline_VITIS_LOOP_64_2
INFO-FLOW: Append model lstm_function_Pipeline_VITIS_LOOP_59_1
INFO-FLOW: Append model lstm_function_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2
INFO-FLOW: Append model lstm_function_Pipeline_VITIS_LOOP_93_5
INFO-FLOW: Append model lstm_function_Pipeline_VITIS_LOOP_104_6
INFO-FLOW: Append model lstm_function
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: lstm_function_lstm_function_Pipeline_VITIS_LOOP_69_3_lstm_weights_2_txt_0_ROM_AUTO_1R lstm_function_flow_control_loop_pipe_sequential_init lstm_function_lstm_function_Pipeline_VITIS_LOOP_64_2_lstm_weights_1_txt_0_ROM_AUTO_1R lstm_function_flow_control_loop_pipe_sequential_init lstm_function_lstm_function_Pipeline_VITIS_LOOP_59_1_lstm_weights_0_txt_0_ROM_AUTO_1R lstm_function_flow_control_loop_pipe_sequential_init lstm_function_urem_9ns_8ns_9_13_1 lstm_function_flow_control_loop_pipe_sequential_init lstm_function_sparsemux_401_8_16_1_1 lstm_function_mac_muladd_16s_16s_24ns_24_4_1 lstm_function_flow_control_loop_pipe_sequential_init lstm_function_flow_control_loop_pipe_sequential_init lstm_function_mul_8ns_8ns_16_1_1 lstm_function_circulant_matrix_RAM_AUTO_1R1W lstm_function_gmem_m_axi lstm_function_control_s_axi lstm_function_control_r_s_axi lstm_function_Pipeline_VITIS_LOOP_69_3 lstm_function_Pipeline_VITIS_LOOP_64_2 lstm_function_Pipeline_VITIS_LOOP_59_1 lstm_function_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2 lstm_function_Pipeline_VITIS_LOOP_93_5 lstm_function_Pipeline_VITIS_LOOP_104_6 lstm_function
INFO-FLOW: Generating C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/new_hls_component/hls/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model lstm_function_lstm_function_Pipeline_VITIS_LOOP_69_3_lstm_weights_2_txt_0_ROM_AUTO_1R
INFO-FLOW: To file: write model lstm_function_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model lstm_function_lstm_function_Pipeline_VITIS_LOOP_64_2_lstm_weights_1_txt_0_ROM_AUTO_1R
INFO-FLOW: To file: write model lstm_function_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model lstm_function_lstm_function_Pipeline_VITIS_LOOP_59_1_lstm_weights_0_txt_0_ROM_AUTO_1R
INFO-FLOW: To file: write model lstm_function_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model lstm_function_urem_9ns_8ns_9_13_1
INFO-FLOW: To file: write model lstm_function_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model lstm_function_sparsemux_401_8_16_1_1
INFO-FLOW: To file: write model lstm_function_mac_muladd_16s_16s_24ns_24_4_1
INFO-FLOW: To file: write model lstm_function_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model lstm_function_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model lstm_function_mul_8ns_8ns_16_1_1
INFO-FLOW: To file: write model lstm_function_circulant_matrix_RAM_AUTO_1R1W
INFO-FLOW: To file: write model lstm_function_gmem_m_axi
INFO-FLOW: To file: write model lstm_function_control_s_axi
INFO-FLOW: To file: write model lstm_function_control_r_s_axi
INFO-FLOW: To file: write model lstm_function_Pipeline_VITIS_LOOP_69_3
INFO-FLOW: To file: write model lstm_function_Pipeline_VITIS_LOOP_64_2
INFO-FLOW: To file: write model lstm_function_Pipeline_VITIS_LOOP_59_1
INFO-FLOW: To file: write model lstm_function_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2
INFO-FLOW: To file: write model lstm_function_Pipeline_VITIS_LOOP_93_5
INFO-FLOW: To file: write model lstm_function_Pipeline_VITIS_LOOP_104_6
INFO-FLOW: To file: write model lstm_function
INFO-FLOW: Generating C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/new_hls_component/hls/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
INFO-FLOW: DBG:PUTS: read_platform_lib C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/new_hls_component/hls/.autopilot/db/global.setting.tcl
Execute       source D:/xilinx/Vitis/2024.2/common/technology/generic/autopilot/common.gen 
Execute         source D:/xilinx/Vitis/2024.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source D:/xilinx/Vitis/2024.2/common/technology/generic/autopilot/op.gen 
Execute       source D:/xilinx/Vitis/2024.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source D:/xilinx/Vitis/2024.2/common/technology/generic/autopilot/interface.gen 
Execute       source C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/new_hls_component/hls/.autopilot/db/global.setting.tcl 
Execute       source D:/xilinx/Vitis/2024.2/common/technology/xilinx/common/xilinx.gen 
Execute         source D:/xilinx/Vitis/2024.2/common/technology/xilinx/interface/plb46.gen 
Execute         source D:/xilinx/Vitis/2024.2/common/technology/xilinx/interface/axi4.gen 
Execute         source D:/xilinx/Vitis/2024.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source D:/xilinx/Vitis/2024.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source D:/xilinx/Vitis/2024.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source D:/xilinx/Vitis/2024.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source D:/xilinx/Vitis/2024.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source D:/xilinx/Vitis/2024.2/common/technology/xilinx/ip/util.gen 
Execute         source D:/xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.176 sec.
Execute         source D:/xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfir.gen 
Execute         source D:/xilinx/Vitis/2024.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.345 sec.
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/new_hls_component/hls/.autopilot/db/vhdl' dstVlogDir='C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/new_hls_component/hls/.autopilot/db/vlog' tclDir='C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/new_hls_component/hls/.autopilot/db' modelList='lstm_function_lstm_function_Pipeline_VITIS_LOOP_69_3_lstm_weights_2_txt_0_ROM_AUTO_1R
lstm_function_flow_control_loop_pipe_sequential_init
lstm_function_lstm_function_Pipeline_VITIS_LOOP_64_2_lstm_weights_1_txt_0_ROM_AUTO_1R
lstm_function_flow_control_loop_pipe_sequential_init
lstm_function_lstm_function_Pipeline_VITIS_LOOP_59_1_lstm_weights_0_txt_0_ROM_AUTO_1R
lstm_function_flow_control_loop_pipe_sequential_init
lstm_function_urem_9ns_8ns_9_13_1
lstm_function_flow_control_loop_pipe_sequential_init
lstm_function_sparsemux_401_8_16_1_1
lstm_function_mac_muladd_16s_16s_24ns_24_4_1
lstm_function_flow_control_loop_pipe_sequential_init
lstm_function_flow_control_loop_pipe_sequential_init
lstm_function_mul_8ns_8ns_16_1_1
lstm_function_circulant_matrix_RAM_AUTO_1R1W
lstm_function_gmem_m_axi
lstm_function_control_s_axi
lstm_function_control_r_s_axi
lstm_function_Pipeline_VITIS_LOOP_69_3
lstm_function_Pipeline_VITIS_LOOP_64_2
lstm_function_Pipeline_VITIS_LOOP_59_1
lstm_function_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2
lstm_function_Pipeline_VITIS_LOOP_93_5
lstm_function_Pipeline_VITIS_LOOP_104_6
lstm_function
' expOnly='0'
Execute       source C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/new_hls_component/hls/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7k160t-fbg676-2L -data names -quiet 
Execute       ap_part_info -name xc7k160t-fbg676-2L -data info -quiet 
Execute       source C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/new_hls_component/hls/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/new_hls_component/hls/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/new_hls_component/hls/.autopilot/db/lstm_function_Pipeline_VITIS_LOOP_69_3.compgen.tcl 
Execute       source C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/new_hls_component/hls/.autopilot/db/lstm_function_Pipeline_VITIS_LOOP_64_2.compgen.tcl 
Command       ap_source done; 0.169 sec.
Execute       source C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/new_hls_component/hls/.autopilot/db/lstm_function_Pipeline_VITIS_LOOP_59_1.compgen.tcl 
Execute       source C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/new_hls_component/hls/.autopilot/db/lstm_function_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2.compgen.tcl 
Execute       source C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/new_hls_component/hls/.autopilot/db/lstm_function_Pipeline_VITIS_LOOP_93_5.compgen.tcl 
Execute       source C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/new_hls_component/hls/.autopilot/db/lstm_function_Pipeline_VITIS_LOOP_104_6.compgen.tcl 
Execute       source C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/new_hls_component/hls/.autopilot/db/lstm_function.compgen.tcl 
Execute         source ./control.slave.tcl 
Execute         source ./control.slave.tcl 
Execute         source ./control_r.slave.tcl 
Command       ap_source done; 0.292 sec.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 3 seconds. CPU system time: 3 seconds. Elapsed time: 7.696 seconds; current allocated memory: 378.336 MB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='lstm_function_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: Done: create_csynth_xml bind info time: 0.1 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
INFO-FLOW: Done: create_csynth_xml config info time: 1.4 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/new_hls_component/hls/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='lstm_function_lstm_function_Pipeline_VITIS_LOOP_69_3_lstm_weights_2_txt_0_ROM_AUTO_1R
lstm_function_flow_control_loop_pipe_sequential_init
lstm_function_lstm_function_Pipeline_VITIS_LOOP_64_2_lstm_weights_1_txt_0_ROM_AUTO_1R
lstm_function_flow_control_loop_pipe_sequential_init
lstm_function_lstm_function_Pipeline_VITIS_LOOP_59_1_lstm_weights_0_txt_0_ROM_AUTO_1R
lstm_function_flow_control_loop_pipe_sequential_init
lstm_function_urem_9ns_8ns_9_13_1
lstm_function_flow_control_loop_pipe_sequential_init
lstm_function_sparsemux_401_8_16_1_1
lstm_function_mac_muladd_16s_16s_24ns_24_4_1
lstm_function_flow_control_loop_pipe_sequential_init
lstm_function_flow_control_loop_pipe_sequential_init
lstm_function_mul_8ns_8ns_16_1_1
lstm_function_circulant_matrix_RAM_AUTO_1R1W
lstm_function_gmem_m_axi
lstm_function_control_s_axi
lstm_function_control_r_s_axi
lstm_function_Pipeline_VITIS_LOOP_69_3
lstm_function_Pipeline_VITIS_LOOP_64_2
lstm_function_Pipeline_VITIS_LOOP_59_1
lstm_function_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2
lstm_function_Pipeline_VITIS_LOOP_93_5
lstm_function_Pipeline_VITIS_LOOP_104_6
lstm_function
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute       source C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/new_hls_component/hls/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/new_hls_component/hls/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/new_hls_component/hls/.autopilot/db/top-io-be.tcl 
Execute       source C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/new_hls_component/hls/.autopilot/db/lstm_function.tbgen.tcl 
Execute       source C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/new_hls_component/hls/.autopilot/db/lstm_function.compgen.dataonly.tcl 
Execute       source C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/new_hls_component/hls/.autopilot/db/lstm_function.compgen.dataonly.tcl 
Execute       source C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/new_hls_component/hls/.autopilot/db/lstm_function.compgen.dataonly.tcl 
Execute       source C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/new_hls_component/hls/.autopilot/db/lstm_function.compgen.dataonly.tcl 
Execute       source C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/new_hls_component/hls/.autopilot/db/lstm_function.rtl_wrap.cfg.tcl 
Execute       source C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/new_hls_component/hls/.autopilot/db/lstm_function.compgen.dataonly.tcl 
Execute       source C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/new_hls_component/hls/.autopilot/db/lstm_function_Pipeline_VITIS_LOOP_69_3.tbgen.tcl 
Execute       source C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/new_hls_component/hls/.autopilot/db/lstm_function_Pipeline_VITIS_LOOP_64_2.tbgen.tcl 
Execute       source C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/new_hls_component/hls/.autopilot/db/lstm_function_Pipeline_VITIS_LOOP_59_1.tbgen.tcl 
Execute       source C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/new_hls_component/hls/.autopilot/db/lstm_function_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2.tbgen.tcl 
Execute       source C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/new_hls_component/hls/.autopilot/db/lstm_function_Pipeline_VITIS_LOOP_93_5.tbgen.tcl 
Execute       source C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/new_hls_component/hls/.autopilot/db/lstm_function_Pipeline_VITIS_LOOP_104_6.tbgen.tcl 
Execute       source C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/new_hls_component/hls/.autopilot/db/lstm_function.tbgen.tcl 
Execute       source C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/new_hls_component/hls/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7k160t-fbg676-2L -data names -quiet 
Execute       ap_part_info -name xc7k160t-fbg676-2L -data info -quiet 
Execute       source C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/new_hls_component/hls/.autopilot/db/lstm_function.constraint.tcl 
Execute       sc_get_clocks lstm_function 
Execute       source C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/new_hls_component/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {{BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME control_s_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME control DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE s_axilite STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME control_r_s_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME control_r DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE s_axilite STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME gmem_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME gmem DSP 0 BRAM 3 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }}} cache_nodes {} report_dict {TOPINST lstm_function MODULE2INSTS {lstm_function lstm_function lstm_function_Pipeline_VITIS_LOOP_69_3 grp_lstm_function_Pipeline_VITIS_LOOP_69_3_fu_3406 lstm_function_Pipeline_VITIS_LOOP_64_2 grp_lstm_function_Pipeline_VITIS_LOOP_64_2_fu_3414 lstm_function_Pipeline_VITIS_LOOP_59_1 grp_lstm_function_Pipeline_VITIS_LOOP_59_1_fu_3422 lstm_function_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2 grp_lstm_function_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2_fu_3430 lstm_function_Pipeline_VITIS_LOOP_93_5 grp_lstm_function_Pipeline_VITIS_LOOP_93_5_fu_3640 lstm_function_Pipeline_VITIS_LOOP_104_6 grp_lstm_function_Pipeline_VITIS_LOOP_104_6_fu_4050} INST2MODULE {lstm_function lstm_function grp_lstm_function_Pipeline_VITIS_LOOP_69_3_fu_3406 lstm_function_Pipeline_VITIS_LOOP_69_3 grp_lstm_function_Pipeline_VITIS_LOOP_64_2_fu_3414 lstm_function_Pipeline_VITIS_LOOP_64_2 grp_lstm_function_Pipeline_VITIS_LOOP_59_1_fu_3422 lstm_function_Pipeline_VITIS_LOOP_59_1 grp_lstm_function_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2_fu_3430 lstm_function_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2 grp_lstm_function_Pipeline_VITIS_LOOP_93_5_fu_3640 lstm_function_Pipeline_VITIS_LOOP_93_5 grp_lstm_function_Pipeline_VITIS_LOOP_104_6_fu_4050 lstm_function_Pipeline_VITIS_LOOP_104_6} INSTDATA {lstm_function {DEPTH 1 CHILDREN {grp_lstm_function_Pipeline_VITIS_LOOP_69_3_fu_3406 grp_lstm_function_Pipeline_VITIS_LOOP_64_2_fu_3414 grp_lstm_function_Pipeline_VITIS_LOOP_59_1_fu_3422 grp_lstm_function_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2_fu_3430 grp_lstm_function_Pipeline_VITIS_LOOP_93_5_fu_3640 grp_lstm_function_Pipeline_VITIS_LOOP_104_6_fu_4050}} grp_lstm_function_Pipeline_VITIS_LOOP_69_3_fu_3406 {DEPTH 2 CHILDREN {}} grp_lstm_function_Pipeline_VITIS_LOOP_64_2_fu_3414 {DEPTH 2 CHILDREN {}} grp_lstm_function_Pipeline_VITIS_LOOP_59_1_fu_3422 {DEPTH 2 CHILDREN {}} grp_lstm_function_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2_fu_3430 {DEPTH 2 CHILDREN {}} grp_lstm_function_Pipeline_VITIS_LOOP_93_5_fu_3640 {DEPTH 2 CHILDREN {}} grp_lstm_function_Pipeline_VITIS_LOOP_104_6_fu_4050 {DEPTH 2 CHILDREN {}}} MODULEDATA {lstm_function_Pipeline_VITIS_LOOP_69_3 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln69_fu_68_p2 SOURCE lstm_new.cpp:69 VARIABLE icmp_ln69 LOOP VITIS_LOOP_69_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln69_fu_74_p2 SOURCE lstm_new.cpp:69 VARIABLE add_ln69 LOOP VITIS_LOOP_69_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME lstm_weights_2_txt_0_U SOURCE {} VARIABLE lstm_weights_2_txt_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {15 200 1} STORAGEUSAGE rom_1p DISPNAME {bind_storage rom_1p} VISIBLE true}} AREA {DSP 0 BRAM 1 URAM 0}} lstm_function_Pipeline_VITIS_LOOP_64_2 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln64_fu_68_p2 SOURCE lstm_new.cpp:64 VARIABLE icmp_ln64 LOOP VITIS_LOOP_64_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_fu_74_p2 SOURCE lstm_new.cpp:64 VARIABLE add_ln64 LOOP VITIS_LOOP_64_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME lstm_weights_1_txt_0_U SOURCE {} VARIABLE lstm_weights_1_txt_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {15 200 1} STORAGEUSAGE rom_1p DISPNAME {bind_storage rom_1p} VISIBLE true}} AREA {DSP 0 BRAM 1 URAM 0}} lstm_function_Pipeline_VITIS_LOOP_59_1 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln59_fu_69_p2 SOURCE lstm_new.cpp:59 VARIABLE icmp_ln59 LOOP VITIS_LOOP_59_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln59_fu_75_p2 SOURCE lstm_new.cpp:59 VARIABLE add_ln59 LOOP VITIS_LOOP_59_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME lstm_weights_0_txt_0_U SOURCE {} VARIABLE lstm_weights_0_txt_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 10 1} STORAGEUSAGE rom_1p DISPNAME {bind_storage rom_1p} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} lstm_function_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln9_fu_3711_p2 SOURCE block_circulant.cpp:9 VARIABLE icmp_ln9 LOOP VITIS_LOOP_9_1_VITIS_LOOP_10_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln9_fu_3717_p2 SOURCE block_circulant.cpp:9 VARIABLE add_ln9 LOOP VITIS_LOOP_9_1_VITIS_LOOP_10_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln10_fu_3729_p2 SOURCE block_circulant.cpp:10 VARIABLE icmp_ln10 LOOP VITIS_LOOP_9_1_VITIS_LOOP_10_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln9_fu_3735_p3 SOURCE block_circulant.cpp:9 VARIABLE select_ln9 LOOP VITIS_LOOP_9_1_VITIS_LOOP_10_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln9_1_fu_3743_p2 SOURCE block_circulant.cpp:9 VARIABLE add_ln9_1 LOOP VITIS_LOOP_9_1_VITIS_LOOP_10_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln9_1_fu_3749_p3 SOURCE block_circulant.cpp:9 VARIABLE select_ln9_1 LOOP VITIS_LOOP_9_1_VITIS_LOOP_10_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_3771_p0 SOURCE block_circulant.cpp:12 VARIABLE add_ln12 LOOP VITIS_LOOP_9_1_VITIS_LOOP_10_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 12 OPTYPE urem PRAGMA {} RTLNAME urem_9ns_8ns_9_13_1_U7 SOURCE block_circulant.cpp:12 VARIABLE urem_ln12 LOOP VITIS_LOOP_9_1_VITIS_LOOP_10_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op urem} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln10_fu_3777_p2 SOURCE block_circulant.cpp:10 VARIABLE add_ln10 LOOP VITIS_LOOP_9_1_VITIS_LOOP_10_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} lstm_function_Pipeline_VITIS_LOOP_93_5 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln93_fu_2119_p2 SOURCE lstm_new.cpp:93 VARIABLE icmp_ln93 LOOP VITIS_LOOP_93_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln93_fu_2125_p2 SOURCE lstm_new.cpp:93 VARIABLE add_ln93 LOOP VITIS_LOOP_93_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_401_8_16_1_1_U213 SOURCE lstm_new.cpp:95 VARIABLE tmp LOOP VITIS_LOOP_93_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U214 SOURCE lstm_new.cpp:95 VARIABLE mul_ln95 LOOP VITIS_LOOP_93_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U214 SOURCE lstm_new.cpp:95 VARIABLE add_ln95 LOOP VITIS_LOOP_93_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 1 BRAM 0 URAM 0}} lstm_function_Pipeline_VITIS_LOOP_104_6 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln104_fu_115_p2 SOURCE lstm_new.cpp:104 VARIABLE icmp_ln104 LOOP VITIS_LOOP_104_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln104_fu_121_p2 SOURCE lstm_new.cpp:104 VARIABLE add_ln104 LOOP VITIS_LOOP_104_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln23_fu_141_p2 SOURCE lstm_new.cpp:23 VARIABLE icmp_ln23 LOOP VITIS_LOOP_104_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln24_fu_147_p2 SOURCE lstm_new.cpp:24 VARIABLE icmp_ln24 LOOP VITIS_LOOP_104_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln23_1_fu_153_p3 SOURCE lstm_new.cpp:23 VARIABLE select_ln23_1 LOOP VITIS_LOOP_104_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln23_fu_161_p2 SOURCE lstm_new.cpp:23 VARIABLE or_ln23 LOOP VITIS_LOOP_104_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln23_fu_167_p3 SOURCE lstm_new.cpp:23 VARIABLE select_ln23 LOOP VITIS_LOOP_104_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false}} AREA {DSP 0 BRAM 0 URAM 0}} lstm_function {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME circulant_matrix_U SOURCE lstm_new.cpp:52 VARIABLE circulant_matrix LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 256 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME circulant_matrix_1_U SOURCE lstm_new.cpp:52 VARIABLE circulant_matrix_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 256 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME circulant_matrix_2_U SOURCE lstm_new.cpp:52 VARIABLE circulant_matrix_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 256 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME circulant_matrix_3_U SOURCE lstm_new.cpp:52 VARIABLE circulant_matrix_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 256 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME circulant_matrix_4_U SOURCE lstm_new.cpp:52 VARIABLE circulant_matrix_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 256 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME circulant_matrix_5_U SOURCE lstm_new.cpp:52 VARIABLE circulant_matrix_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 256 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME circulant_matrix_6_U SOURCE lstm_new.cpp:52 VARIABLE circulant_matrix_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 256 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME circulant_matrix_7_U SOURCE lstm_new.cpp:52 VARIABLE circulant_matrix_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 256 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME circulant_matrix_8_U SOURCE lstm_new.cpp:52 VARIABLE circulant_matrix_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 256 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME circulant_matrix_9_U SOURCE lstm_new.cpp:52 VARIABLE circulant_matrix_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 256 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME circulant_matrix_10_U SOURCE lstm_new.cpp:52 VARIABLE circulant_matrix_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 256 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME circulant_matrix_11_U SOURCE lstm_new.cpp:52 VARIABLE circulant_matrix_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 256 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME circulant_matrix_12_U SOURCE lstm_new.cpp:52 VARIABLE circulant_matrix_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 256 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME circulant_matrix_13_U SOURCE lstm_new.cpp:52 VARIABLE circulant_matrix_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 256 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME circulant_matrix_14_U SOURCE lstm_new.cpp:52 VARIABLE circulant_matrix_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 256 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME circulant_matrix_15_U SOURCE lstm_new.cpp:52 VARIABLE circulant_matrix_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 256 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME circulant_matrix_16_U SOURCE lstm_new.cpp:52 VARIABLE circulant_matrix_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 256 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME circulant_matrix_17_U SOURCE lstm_new.cpp:52 VARIABLE circulant_matrix_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 256 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME circulant_matrix_18_U SOURCE lstm_new.cpp:52 VARIABLE circulant_matrix_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 256 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME circulant_matrix_19_U SOURCE lstm_new.cpp:52 VARIABLE circulant_matrix_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 256 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME circulant_matrix_20_U SOURCE lstm_new.cpp:52 VARIABLE circulant_matrix_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 256 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME circulant_matrix_21_U SOURCE lstm_new.cpp:52 VARIABLE circulant_matrix_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 256 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME circulant_matrix_22_U SOURCE lstm_new.cpp:52 VARIABLE circulant_matrix_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 256 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME circulant_matrix_23_U SOURCE lstm_new.cpp:52 VARIABLE circulant_matrix_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 256 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME circulant_matrix_24_U SOURCE lstm_new.cpp:52 VARIABLE circulant_matrix_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 256 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME circulant_matrix_25_U SOURCE lstm_new.cpp:52 VARIABLE circulant_matrix_25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 256 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME circulant_matrix_26_U SOURCE lstm_new.cpp:52 VARIABLE circulant_matrix_26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 256 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME circulant_matrix_27_U SOURCE lstm_new.cpp:52 VARIABLE circulant_matrix_27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 256 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME circulant_matrix_28_U SOURCE lstm_new.cpp:52 VARIABLE circulant_matrix_28 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 256 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME circulant_matrix_29_U SOURCE lstm_new.cpp:52 VARIABLE circulant_matrix_29 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 256 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME circulant_matrix_30_U SOURCE lstm_new.cpp:52 VARIABLE circulant_matrix_30 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 256 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME circulant_matrix_31_U SOURCE lstm_new.cpp:52 VARIABLE circulant_matrix_31 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 256 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME circulant_matrix_32_U SOURCE lstm_new.cpp:52 VARIABLE circulant_matrix_32 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 256 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME circulant_matrix_33_U SOURCE lstm_new.cpp:52 VARIABLE circulant_matrix_33 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 256 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME circulant_matrix_34_U SOURCE lstm_new.cpp:52 VARIABLE circulant_matrix_34 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 256 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME circulant_matrix_35_U SOURCE lstm_new.cpp:52 VARIABLE circulant_matrix_35 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 256 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME circulant_matrix_36_U SOURCE lstm_new.cpp:52 VARIABLE circulant_matrix_36 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 256 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME circulant_matrix_37_U SOURCE lstm_new.cpp:52 VARIABLE circulant_matrix_37 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 256 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME circulant_matrix_38_U SOURCE lstm_new.cpp:52 VARIABLE circulant_matrix_38 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 256 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME circulant_matrix_39_U SOURCE lstm_new.cpp:52 VARIABLE circulant_matrix_39 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 256 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME circulant_matrix_40_U SOURCE lstm_new.cpp:52 VARIABLE circulant_matrix_40 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 256 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME circulant_matrix_41_U SOURCE lstm_new.cpp:52 VARIABLE circulant_matrix_41 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 256 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME circulant_matrix_42_U SOURCE lstm_new.cpp:52 VARIABLE circulant_matrix_42 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 256 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME circulant_matrix_43_U SOURCE lstm_new.cpp:52 VARIABLE circulant_matrix_43 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 256 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME circulant_matrix_44_U SOURCE lstm_new.cpp:52 VARIABLE circulant_matrix_44 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 256 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME circulant_matrix_45_U SOURCE lstm_new.cpp:52 VARIABLE circulant_matrix_45 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 256 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME circulant_matrix_46_U SOURCE lstm_new.cpp:52 VARIABLE circulant_matrix_46 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 256 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME circulant_matrix_47_U SOURCE lstm_new.cpp:52 VARIABLE circulant_matrix_47 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 256 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME circulant_matrix_48_U SOURCE lstm_new.cpp:52 VARIABLE circulant_matrix_48 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 256 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME circulant_matrix_49_U SOURCE lstm_new.cpp:52 VARIABLE circulant_matrix_49 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 256 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME circulant_matrix_50_U SOURCE lstm_new.cpp:52 VARIABLE circulant_matrix_50 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 256 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME circulant_matrix_51_U SOURCE lstm_new.cpp:52 VARIABLE circulant_matrix_51 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 256 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME circulant_matrix_52_U SOURCE lstm_new.cpp:52 VARIABLE circulant_matrix_52 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 256 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME circulant_matrix_53_U SOURCE lstm_new.cpp:52 VARIABLE circulant_matrix_53 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 256 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME circulant_matrix_54_U SOURCE lstm_new.cpp:52 VARIABLE circulant_matrix_54 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 256 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME circulant_matrix_55_U SOURCE lstm_new.cpp:52 VARIABLE circulant_matrix_55 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 256 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME circulant_matrix_56_U SOURCE lstm_new.cpp:52 VARIABLE circulant_matrix_56 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 256 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME circulant_matrix_57_U SOURCE lstm_new.cpp:52 VARIABLE circulant_matrix_57 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 256 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME circulant_matrix_58_U SOURCE lstm_new.cpp:52 VARIABLE circulant_matrix_58 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 256 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME circulant_matrix_59_U SOURCE lstm_new.cpp:52 VARIABLE circulant_matrix_59 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 256 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME circulant_matrix_60_U SOURCE lstm_new.cpp:52 VARIABLE circulant_matrix_60 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 256 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME circulant_matrix_61_U SOURCE lstm_new.cpp:52 VARIABLE circulant_matrix_61 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 256 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME circulant_matrix_62_U SOURCE lstm_new.cpp:52 VARIABLE circulant_matrix_62 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 256 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME circulant_matrix_63_U SOURCE lstm_new.cpp:52 VARIABLE circulant_matrix_63 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 256 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME circulant_matrix_64_U SOURCE lstm_new.cpp:52 VARIABLE circulant_matrix_64 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 256 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME circulant_matrix_65_U SOURCE lstm_new.cpp:52 VARIABLE circulant_matrix_65 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 256 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME circulant_matrix_66_U SOURCE lstm_new.cpp:52 VARIABLE circulant_matrix_66 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 256 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME circulant_matrix_67_U SOURCE lstm_new.cpp:52 VARIABLE circulant_matrix_67 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 256 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME circulant_matrix_68_U SOURCE lstm_new.cpp:52 VARIABLE circulant_matrix_68 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 256 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME circulant_matrix_69_U SOURCE lstm_new.cpp:52 VARIABLE circulant_matrix_69 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 256 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME circulant_matrix_70_U SOURCE lstm_new.cpp:52 VARIABLE circulant_matrix_70 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 256 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME circulant_matrix_71_U SOURCE lstm_new.cpp:52 VARIABLE circulant_matrix_71 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 256 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME circulant_matrix_72_U SOURCE lstm_new.cpp:52 VARIABLE circulant_matrix_72 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 256 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME circulant_matrix_73_U SOURCE lstm_new.cpp:52 VARIABLE circulant_matrix_73 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 256 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME circulant_matrix_74_U SOURCE lstm_new.cpp:52 VARIABLE circulant_matrix_74 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 256 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME circulant_matrix_75_U SOURCE lstm_new.cpp:52 VARIABLE circulant_matrix_75 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 256 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME circulant_matrix_76_U SOURCE lstm_new.cpp:52 VARIABLE circulant_matrix_76 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 256 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME circulant_matrix_77_U SOURCE lstm_new.cpp:52 VARIABLE circulant_matrix_77 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 256 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME circulant_matrix_78_U SOURCE lstm_new.cpp:52 VARIABLE circulant_matrix_78 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 256 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME circulant_matrix_79_U SOURCE lstm_new.cpp:52 VARIABLE circulant_matrix_79 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 256 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME circulant_matrix_80_U SOURCE lstm_new.cpp:52 VARIABLE circulant_matrix_80 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 256 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME circulant_matrix_81_U SOURCE lstm_new.cpp:52 VARIABLE circulant_matrix_81 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 256 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME circulant_matrix_82_U SOURCE lstm_new.cpp:52 VARIABLE circulant_matrix_82 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 256 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME circulant_matrix_83_U SOURCE lstm_new.cpp:52 VARIABLE circulant_matrix_83 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 256 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME circulant_matrix_84_U SOURCE lstm_new.cpp:52 VARIABLE circulant_matrix_84 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 256 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME circulant_matrix_85_U SOURCE lstm_new.cpp:52 VARIABLE circulant_matrix_85 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 256 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME circulant_matrix_86_U SOURCE lstm_new.cpp:52 VARIABLE circulant_matrix_86 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 256 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME circulant_matrix_87_U SOURCE lstm_new.cpp:52 VARIABLE circulant_matrix_87 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 256 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME circulant_matrix_88_U SOURCE lstm_new.cpp:52 VARIABLE circulant_matrix_88 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 256 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME circulant_matrix_89_U SOURCE lstm_new.cpp:52 VARIABLE circulant_matrix_89 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 256 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME circulant_matrix_90_U SOURCE lstm_new.cpp:52 VARIABLE circulant_matrix_90 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 256 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME circulant_matrix_91_U SOURCE lstm_new.cpp:52 VARIABLE circulant_matrix_91 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 256 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME circulant_matrix_92_U SOURCE lstm_new.cpp:52 VARIABLE circulant_matrix_92 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 256 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME circulant_matrix_93_U SOURCE lstm_new.cpp:52 VARIABLE circulant_matrix_93 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 256 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME circulant_matrix_94_U SOURCE lstm_new.cpp:52 VARIABLE circulant_matrix_94 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 256 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME circulant_matrix_95_U SOURCE lstm_new.cpp:52 VARIABLE circulant_matrix_95 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 256 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME circulant_matrix_96_U SOURCE lstm_new.cpp:52 VARIABLE circulant_matrix_96 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 256 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME circulant_matrix_97_U SOURCE lstm_new.cpp:52 VARIABLE circulant_matrix_97 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 256 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME circulant_matrix_98_U SOURCE lstm_new.cpp:52 VARIABLE circulant_matrix_98 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 256 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME circulant_matrix_99_U SOURCE lstm_new.cpp:52 VARIABLE circulant_matrix_99 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 256 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME circulant_matrix_100_U SOURCE lstm_new.cpp:52 VARIABLE circulant_matrix_100 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 256 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME circulant_matrix_101_U SOURCE lstm_new.cpp:52 VARIABLE circulant_matrix_101 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 256 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME circulant_matrix_102_U SOURCE lstm_new.cpp:52 VARIABLE circulant_matrix_102 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 256 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME circulant_matrix_103_U SOURCE lstm_new.cpp:52 VARIABLE circulant_matrix_103 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 256 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME circulant_matrix_104_U SOURCE lstm_new.cpp:52 VARIABLE circulant_matrix_104 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 256 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME circulant_matrix_105_U SOURCE lstm_new.cpp:52 VARIABLE circulant_matrix_105 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 256 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME circulant_matrix_106_U SOURCE lstm_new.cpp:52 VARIABLE circulant_matrix_106 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 256 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME circulant_matrix_107_U SOURCE lstm_new.cpp:52 VARIABLE circulant_matrix_107 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 256 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME circulant_matrix_108_U SOURCE lstm_new.cpp:52 VARIABLE circulant_matrix_108 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 256 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME circulant_matrix_109_U SOURCE lstm_new.cpp:52 VARIABLE circulant_matrix_109 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 256 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME circulant_matrix_110_U SOURCE lstm_new.cpp:52 VARIABLE circulant_matrix_110 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 256 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME circulant_matrix_111_U SOURCE lstm_new.cpp:52 VARIABLE circulant_matrix_111 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 256 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME circulant_matrix_112_U SOURCE lstm_new.cpp:52 VARIABLE circulant_matrix_112 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 256 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME circulant_matrix_113_U SOURCE lstm_new.cpp:52 VARIABLE circulant_matrix_113 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 256 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME circulant_matrix_114_U SOURCE lstm_new.cpp:52 VARIABLE circulant_matrix_114 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 256 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME circulant_matrix_115_U SOURCE lstm_new.cpp:52 VARIABLE circulant_matrix_115 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 256 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME circulant_matrix_116_U SOURCE lstm_new.cpp:52 VARIABLE circulant_matrix_116 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 256 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME circulant_matrix_117_U SOURCE lstm_new.cpp:52 VARIABLE circulant_matrix_117 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 256 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME circulant_matrix_118_U SOURCE lstm_new.cpp:52 VARIABLE circulant_matrix_118 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 256 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME circulant_matrix_119_U SOURCE lstm_new.cpp:52 VARIABLE circulant_matrix_119 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 256 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME circulant_matrix_120_U SOURCE lstm_new.cpp:52 VARIABLE circulant_matrix_120 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 256 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME circulant_matrix_121_U SOURCE lstm_new.cpp:52 VARIABLE circulant_matrix_121 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 256 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME circulant_matrix_122_U SOURCE lstm_new.cpp:52 VARIABLE circulant_matrix_122 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 256 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME circulant_matrix_123_U SOURCE lstm_new.cpp:52 VARIABLE circulant_matrix_123 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 256 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME circulant_matrix_124_U SOURCE lstm_new.cpp:52 VARIABLE circulant_matrix_124 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 256 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME circulant_matrix_125_U SOURCE lstm_new.cpp:52 VARIABLE circulant_matrix_125 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 256 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME circulant_matrix_126_U SOURCE lstm_new.cpp:52 VARIABLE circulant_matrix_126 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 256 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME circulant_matrix_127_U SOURCE lstm_new.cpp:52 VARIABLE circulant_matrix_127 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 256 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME circulant_matrix_128_U SOURCE lstm_new.cpp:52 VARIABLE circulant_matrix_128 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 256 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME circulant_matrix_129_U SOURCE lstm_new.cpp:52 VARIABLE circulant_matrix_129 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 256 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME circulant_matrix_130_U SOURCE lstm_new.cpp:52 VARIABLE circulant_matrix_130 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 256 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME circulant_matrix_131_U SOURCE lstm_new.cpp:52 VARIABLE circulant_matrix_131 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 256 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME circulant_matrix_132_U SOURCE lstm_new.cpp:52 VARIABLE circulant_matrix_132 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 256 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME circulant_matrix_133_U SOURCE lstm_new.cpp:52 VARIABLE circulant_matrix_133 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 256 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME circulant_matrix_134_U SOURCE lstm_new.cpp:52 VARIABLE circulant_matrix_134 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 256 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME circulant_matrix_135_U SOURCE lstm_new.cpp:52 VARIABLE circulant_matrix_135 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 256 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME circulant_matrix_136_U SOURCE lstm_new.cpp:52 VARIABLE circulant_matrix_136 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 256 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME circulant_matrix_137_U SOURCE lstm_new.cpp:52 VARIABLE circulant_matrix_137 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 256 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME circulant_matrix_138_U SOURCE lstm_new.cpp:52 VARIABLE circulant_matrix_138 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 256 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME circulant_matrix_139_U SOURCE lstm_new.cpp:52 VARIABLE circulant_matrix_139 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 256 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME circulant_matrix_140_U SOURCE lstm_new.cpp:52 VARIABLE circulant_matrix_140 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 256 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME circulant_matrix_141_U SOURCE lstm_new.cpp:52 VARIABLE circulant_matrix_141 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 256 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME circulant_matrix_142_U SOURCE lstm_new.cpp:52 VARIABLE circulant_matrix_142 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 256 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME circulant_matrix_143_U SOURCE lstm_new.cpp:52 VARIABLE circulant_matrix_143 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 256 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME circulant_matrix_144_U SOURCE lstm_new.cpp:52 VARIABLE circulant_matrix_144 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 256 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME circulant_matrix_145_U SOURCE lstm_new.cpp:52 VARIABLE circulant_matrix_145 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 256 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME circulant_matrix_146_U SOURCE lstm_new.cpp:52 VARIABLE circulant_matrix_146 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 256 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME circulant_matrix_147_U SOURCE lstm_new.cpp:52 VARIABLE circulant_matrix_147 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 256 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME circulant_matrix_148_U SOURCE lstm_new.cpp:52 VARIABLE circulant_matrix_148 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 256 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME circulant_matrix_149_U SOURCE lstm_new.cpp:52 VARIABLE circulant_matrix_149 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 256 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME circulant_matrix_150_U SOURCE lstm_new.cpp:52 VARIABLE circulant_matrix_150 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 256 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME circulant_matrix_151_U SOURCE lstm_new.cpp:52 VARIABLE circulant_matrix_151 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 256 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME circulant_matrix_152_U SOURCE lstm_new.cpp:52 VARIABLE circulant_matrix_152 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 256 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME circulant_matrix_153_U SOURCE lstm_new.cpp:52 VARIABLE circulant_matrix_153 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 256 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME circulant_matrix_154_U SOURCE lstm_new.cpp:52 VARIABLE circulant_matrix_154 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 256 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME circulant_matrix_155_U SOURCE lstm_new.cpp:52 VARIABLE circulant_matrix_155 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 256 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME circulant_matrix_156_U SOURCE lstm_new.cpp:52 VARIABLE circulant_matrix_156 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 256 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME circulant_matrix_157_U SOURCE lstm_new.cpp:52 VARIABLE circulant_matrix_157 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 256 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME circulant_matrix_158_U SOURCE lstm_new.cpp:52 VARIABLE circulant_matrix_158 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 256 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME circulant_matrix_159_U SOURCE lstm_new.cpp:52 VARIABLE circulant_matrix_159 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 256 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME circulant_matrix_160_U SOURCE lstm_new.cpp:52 VARIABLE circulant_matrix_160 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 256 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME circulant_matrix_161_U SOURCE lstm_new.cpp:52 VARIABLE circulant_matrix_161 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 256 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME circulant_matrix_162_U SOURCE lstm_new.cpp:52 VARIABLE circulant_matrix_162 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 256 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME circulant_matrix_163_U SOURCE lstm_new.cpp:52 VARIABLE circulant_matrix_163 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 256 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME circulant_matrix_164_U SOURCE lstm_new.cpp:52 VARIABLE circulant_matrix_164 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 256 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME circulant_matrix_165_U SOURCE lstm_new.cpp:52 VARIABLE circulant_matrix_165 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 256 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME circulant_matrix_166_U SOURCE lstm_new.cpp:52 VARIABLE circulant_matrix_166 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 256 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME circulant_matrix_167_U SOURCE lstm_new.cpp:52 VARIABLE circulant_matrix_167 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 256 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME circulant_matrix_168_U SOURCE lstm_new.cpp:52 VARIABLE circulant_matrix_168 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 256 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME circulant_matrix_169_U SOURCE lstm_new.cpp:52 VARIABLE circulant_matrix_169 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 256 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME circulant_matrix_170_U SOURCE lstm_new.cpp:52 VARIABLE circulant_matrix_170 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 256 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME circulant_matrix_171_U SOURCE lstm_new.cpp:52 VARIABLE circulant_matrix_171 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 256 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME circulant_matrix_172_U SOURCE lstm_new.cpp:52 VARIABLE circulant_matrix_172 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 256 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME circulant_matrix_173_U SOURCE lstm_new.cpp:52 VARIABLE circulant_matrix_173 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 256 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME circulant_matrix_174_U SOURCE lstm_new.cpp:52 VARIABLE circulant_matrix_174 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 256 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME circulant_matrix_175_U SOURCE lstm_new.cpp:52 VARIABLE circulant_matrix_175 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 256 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME circulant_matrix_176_U SOURCE lstm_new.cpp:52 VARIABLE circulant_matrix_176 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 256 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME circulant_matrix_177_U SOURCE lstm_new.cpp:52 VARIABLE circulant_matrix_177 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 256 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME circulant_matrix_178_U SOURCE lstm_new.cpp:52 VARIABLE circulant_matrix_178 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 256 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME circulant_matrix_179_U SOURCE lstm_new.cpp:52 VARIABLE circulant_matrix_179 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 256 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME circulant_matrix_180_U SOURCE lstm_new.cpp:52 VARIABLE circulant_matrix_180 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 256 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME circulant_matrix_181_U SOURCE lstm_new.cpp:52 VARIABLE circulant_matrix_181 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 256 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME circulant_matrix_182_U SOURCE lstm_new.cpp:52 VARIABLE circulant_matrix_182 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 256 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME circulant_matrix_183_U SOURCE lstm_new.cpp:52 VARIABLE circulant_matrix_183 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 256 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME circulant_matrix_184_U SOURCE lstm_new.cpp:52 VARIABLE circulant_matrix_184 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 256 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME circulant_matrix_185_U SOURCE lstm_new.cpp:52 VARIABLE circulant_matrix_185 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 256 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME circulant_matrix_186_U SOURCE lstm_new.cpp:52 VARIABLE circulant_matrix_186 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 256 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME circulant_matrix_187_U SOURCE lstm_new.cpp:52 VARIABLE circulant_matrix_187 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 256 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME circulant_matrix_188_U SOURCE lstm_new.cpp:52 VARIABLE circulant_matrix_188 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 256 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME circulant_matrix_189_U SOURCE lstm_new.cpp:52 VARIABLE circulant_matrix_189 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 256 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME circulant_matrix_190_U SOURCE lstm_new.cpp:52 VARIABLE circulant_matrix_190 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 256 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME circulant_matrix_191_U SOURCE lstm_new.cpp:52 VARIABLE circulant_matrix_191 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 256 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME circulant_matrix_192_U SOURCE lstm_new.cpp:52 VARIABLE circulant_matrix_192 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 256 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME circulant_matrix_193_U SOURCE lstm_new.cpp:52 VARIABLE circulant_matrix_193 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 256 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME circulant_matrix_194_U SOURCE lstm_new.cpp:52 VARIABLE circulant_matrix_194 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 256 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME circulant_matrix_195_U SOURCE lstm_new.cpp:52 VARIABLE circulant_matrix_195 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 256 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME circulant_matrix_196_U SOURCE lstm_new.cpp:52 VARIABLE circulant_matrix_196 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 256 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME circulant_matrix_197_U SOURCE lstm_new.cpp:52 VARIABLE circulant_matrix_197 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 256 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME circulant_matrix_198_U SOURCE lstm_new.cpp:52 VARIABLE circulant_matrix_198 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 256 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME circulant_matrix_199_U SOURCE lstm_new.cpp:52 VARIABLE circulant_matrix_199 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 256 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME matrix_row_U SOURCE lstm_new.cpp:53 VARIABLE matrix_row LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 256 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME intermediate_U SOURCE lstm_new.cpp:89 VARIABLE intermediate LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 256 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8ns_8ns_16_1_1_U425 SOURCE block_circulant.cpp:8 VARIABLE mul_ln8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln90_fu_4112_p2 SOURCE lstm_new.cpp:90 VARIABLE icmp_ln90 LOOP VITIS_LOOP_90_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln90_fu_4117_p2 SOURCE lstm_new.cpp:90 VARIABLE add_ln90 LOOP VITIS_LOOP_90_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 1 BRAM 207 URAM 0}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
Execute       send_msg_by_id INFO @200-1603@%s  and missed bursts 
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0.3 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 2 seconds. CPU system time: 2 seconds. Elapsed time: 5.135 seconds; current allocated memory: 389.176 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for lstm_function.
INFO: [VLOG 209-307] Generating Verilog RTL for lstm_function.
Execute       syn_report -model lstm_function -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 111.11 MHz
Command       syn_report done; 0.128 sec.
Command     autosyn done; 41.041 sec.
Command   csynth_design done; 303.929 sec.
Execute   close_project 
Execute     close_solution 
Execute       cleanup_all 
Command       cleanup_all done; 0.232 sec.
Execute       cleanup_all 
Execute     source -notrace -encoding utf-8 D:/xilinx/Vitis/2024.2/tps/tcl/tcl8.6/clock.tcl 
Execute       source -encoding utf-8 D:/xilinx/Vitis/2024.2/tps/tcl/tcl8/8.5/msgcat-1.6.1.tm 
Execute         source D:/xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/amazon-s3/pkgIndex.tcl 
Execute         source D:/xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/asn/pkgIndex.tcl 
Execute         source D:/xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/base32/pkgIndex.tcl 
Execute         source D:/xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/base64/pkgIndex.tcl 
Execute         source D:/xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/bee/pkgIndex.tcl 
Execute         source D:/xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/bench/pkgIndex.tcl 
Execute         source D:/xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/bibtex/pkgIndex.tcl 
Execute         source D:/xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/cache/pkgIndex.tcl 
Execute         source D:/xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/cmdline/pkgIndex.tcl 
Execute         source D:/xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/comm/pkgIndex.tcl 
Execute         source D:/xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/control/pkgIndex.tcl 
Execute         source D:/xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/counter/pkgIndex.tcl 
Execute         source D:/xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/crc/pkgIndex.tcl 
Execute         source D:/xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/csv/pkgIndex.tcl 
Execute         source D:/xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/dns/pkgIndex.tcl 
Execute         source D:/xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/docstrip/pkgIndex.tcl 
Execute         source D:/xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/doctools/pkgIndex.tcl 
Execute         source D:/xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/exif/pkgIndex.tcl 
Execute         source D:/xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/fileutil/pkgIndex.tcl 
Execute         source D:/xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ftp/pkgIndex.tcl 
Execute         source D:/xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ftpd/pkgIndex.tcl 
Execute         source D:/xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/fumagic/pkgIndex.tcl 
Execute         source D:/xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/grammar_fa/pkgIndex.tcl 
Execute         source D:/xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/grammar_me/pkgIndex.tcl 
Execute         source D:/xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/grammar_peg/pkgIndex.tcl 
Execute         source D:/xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/html/pkgIndex.tcl 
Execute         source D:/xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/htmlparse/pkgIndex.tcl 
Execute         source D:/xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/http/pkgIndex.tcl 
Execute         source D:/xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ident/pkgIndex.tcl 
Execute         source D:/xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/inifile/pkgIndex.tcl 
Execute         source D:/xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/interp/pkgIndex.tcl 
Execute         source D:/xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/irc/pkgIndex.tcl 
Execute         source D:/xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/javascript/pkgIndex.tcl 
Execute         source D:/xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/jpeg/pkgIndex.tcl 
Execute         source D:/xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/json/pkgIndex.tcl 
Execute         source D:/xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ldap/pkgIndex.tcl 
Execute         source D:/xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/log/pkgIndex.tcl 
Execute         source D:/xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/map/pkgIndex.tcl 
Execute         source D:/xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/mapproj/pkgIndex.tcl 
Execute         source D:/xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/math/pkgIndex.tcl 
Execute         source D:/xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/md4/pkgIndex.tcl 
Execute         source D:/xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/md5/pkgIndex.tcl 
Execute         source D:/xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/md5crypt/pkgIndex.tcl 
Execute         source D:/xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/mime/pkgIndex.tcl 
Execute         source D:/xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/multiplexer/pkgIndex.tcl 
Execute         source D:/xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ncgi/pkgIndex.tcl 
Execute         source D:/xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/nmea/pkgIndex.tcl 
Execute         source D:/xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/nns/pkgIndex.tcl 
Execute         source D:/xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/nntp/pkgIndex.tcl 
Execute         source D:/xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ntp/pkgIndex.tcl 
Execute         source D:/xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/otp/pkgIndex.tcl 
Execute         source D:/xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/page/pkgIndex.tcl 
Execute         source D:/xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/pluginmgr/pkgIndex.tcl 
Execute         source D:/xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/png/pkgIndex.tcl 
Execute         source D:/xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/pop3/pkgIndex.tcl 
Execute         source D:/xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/pop3d/pkgIndex.tcl 
Execute         source D:/xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/profiler/pkgIndex.tcl 
Execute         source D:/xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/rcs/pkgIndex.tcl 
Execute         source D:/xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/report/pkgIndex.tcl 
Execute         source D:/xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ripemd/pkgIndex.tcl 
Execute         source D:/xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/sasl/pkgIndex.tcl 
Execute         source D:/xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/sha1/pkgIndex.tcl 
Execute         source D:/xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/simulation/pkgIndex.tcl 
Execute         source D:/xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/smtpd/pkgIndex.tcl 
Execute         source D:/xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/snit/pkgIndex.tcl 
Execute         source D:/xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/soundex/pkgIndex.tcl 
Execute         source D:/xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/stooop/pkgIndex.tcl 
Execute         source D:/xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/stringprep/pkgIndex.tcl 
Execute         source D:/xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/struct/pkgIndex.tcl 
Execute         source D:/xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/tar/pkgIndex.tcl 
Execute         source D:/xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/term/pkgIndex.tcl 
Execute         source D:/xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/textutil/pkgIndex.tcl 
Execute         source D:/xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/tie/pkgIndex.tcl 
Execute         source D:/xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/tiff/pkgIndex.tcl 
Execute         source D:/xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/transfer/pkgIndex.tcl 
Execute         source D:/xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/treeql/pkgIndex.tcl 
Execute         source D:/xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/try/pkgIndex.tcl 
Execute         source D:/xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/uev/pkgIndex.tcl 
Execute         source D:/xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/units/pkgIndex.tcl 
Execute         source D:/xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/uri/pkgIndex.tcl 
Execute         source D:/xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/uuid/pkgIndex.tcl 
Execute         source D:/xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/wip/pkgIndex.tcl 
Execute         source D:/xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/yaml/pkgIndex.tcl 
Execute         source D:/xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/pkgIndex.tcl 
Execute         source D:/xilinx/Vitis/2024.2/tps/tcl/tk8.6/pkgIndex.tcl 
Execute         source D:/xilinx/Vitis/2024.2/tps/tcl/tcl8.6/http1.0/pkgIndex.tcl 
Execute         source D:/xilinx/Vitis/2024.2/tps/tcl/tcl8.6/opt0.4/pkgIndex.tcl 
Execute         source D:/xilinx/Vitis/2024.2/tps/tcl/tcl8.6/pkgs/win/thread2.8.7/pkgIndex.tcl 
Command       ap_source done; 0.202 sec.
Execute       source D:/xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/amazon-s3/pkgIndex.tcl 
Execute       source D:/xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/asn/pkgIndex.tcl 
Execute       source D:/xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/base32/pkgIndex.tcl 
Execute       source D:/xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/base64/pkgIndex.tcl 
Execute       source D:/xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/bee/pkgIndex.tcl 
Execute       source D:/xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/bench/pkgIndex.tcl 
Execute       source D:/xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/bibtex/pkgIndex.tcl 
Execute       source D:/xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/cache/pkgIndex.tcl 
Execute       source D:/xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/cmdline/pkgIndex.tcl 
Execute       source D:/xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/comm/pkgIndex.tcl 
Execute       source D:/xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/control/pkgIndex.tcl 
Execute       source D:/xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/counter/pkgIndex.tcl 
Execute       source D:/xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/crc/pkgIndex.tcl 
Execute       source D:/xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/csv/pkgIndex.tcl 
Execute       source D:/xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/dns/pkgIndex.tcl 
Execute       source D:/xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/docstrip/pkgIndex.tcl 
Execute       source D:/xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/doctools/pkgIndex.tcl 
Execute       source D:/xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/exif/pkgIndex.tcl 
Execute       source D:/xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/fileutil/pkgIndex.tcl 
Execute       source D:/xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ftp/pkgIndex.tcl 
Execute       source D:/xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ftpd/pkgIndex.tcl 
Execute       source D:/xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/fumagic/pkgIndex.tcl 
Execute       source D:/xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/grammar_fa/pkgIndex.tcl 
Execute       source D:/xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/grammar_me/pkgIndex.tcl 
Execute       source D:/xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/grammar_peg/pkgIndex.tcl 
Execute       source D:/xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/html/pkgIndex.tcl 
Execute       source D:/xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/htmlparse/pkgIndex.tcl 
Execute       source D:/xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/http/pkgIndex.tcl 
Execute       source D:/xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ident/pkgIndex.tcl 
Execute       source D:/xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/inifile/pkgIndex.tcl 
Execute       source D:/xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/interp/pkgIndex.tcl 
Execute       source D:/xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/irc/pkgIndex.tcl 
Execute       source D:/xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/javascript/pkgIndex.tcl 
Execute       source D:/xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/jpeg/pkgIndex.tcl 
Execute       source D:/xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/json/pkgIndex.tcl 
Execute       source D:/xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ldap/pkgIndex.tcl 
Execute       source D:/xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/log/pkgIndex.tcl 
Execute       source D:/xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/map/pkgIndex.tcl 
Execute       source D:/xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/mapproj/pkgIndex.tcl 
Execute       source D:/xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/math/pkgIndex.tcl 
Execute       source D:/xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/md4/pkgIndex.tcl 
Execute       source D:/xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/md5/pkgIndex.tcl 
Execute       source D:/xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/md5crypt/pkgIndex.tcl 
Execute       source D:/xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/mime/pkgIndex.tcl 
Execute       source D:/xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/multiplexer/pkgIndex.tcl 
Execute       source D:/xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ncgi/pkgIndex.tcl 
Execute       source D:/xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/nmea/pkgIndex.tcl 
Execute       source D:/xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/nns/pkgIndex.tcl 
Execute       source D:/xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/nntp/pkgIndex.tcl 
Execute       source D:/xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ntp/pkgIndex.tcl 
Execute       source D:/xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/otp/pkgIndex.tcl 
Execute       source D:/xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/page/pkgIndex.tcl 
Execute       source D:/xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/pluginmgr/pkgIndex.tcl 
Execute       source D:/xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/png/pkgIndex.tcl 
Execute       source D:/xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/pop3/pkgIndex.tcl 
Execute       source D:/xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/pop3d/pkgIndex.tcl 
Execute       source D:/xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/profiler/pkgIndex.tcl 
Execute       source D:/xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/rcs/pkgIndex.tcl 
Execute       source D:/xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/report/pkgIndex.tcl 
Execute       source D:/xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ripemd/pkgIndex.tcl 
Execute       source D:/xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/sasl/pkgIndex.tcl 
Execute       source D:/xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/sha1/pkgIndex.tcl 
Execute       source D:/xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/simulation/pkgIndex.tcl 
Execute       source D:/xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/smtpd/pkgIndex.tcl 
Execute       source D:/xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/snit/pkgIndex.tcl 
Execute       source D:/xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/soundex/pkgIndex.tcl 
Execute       source D:/xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/stooop/pkgIndex.tcl 
Execute       source D:/xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/stringprep/pkgIndex.tcl 
Execute       source D:/xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/struct/pkgIndex.tcl 
Execute       source D:/xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/tar/pkgIndex.tcl 
Execute       source D:/xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/term/pkgIndex.tcl 
Execute       source D:/xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/textutil/pkgIndex.tcl 
Execute       source D:/xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/tie/pkgIndex.tcl 
Execute       source D:/xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/tiff/pkgIndex.tcl 
Execute       source D:/xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/transfer/pkgIndex.tcl 
Execute       source D:/xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/treeql/pkgIndex.tcl 
Execute       source D:/xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/try/pkgIndex.tcl 
Execute       source D:/xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/uev/pkgIndex.tcl 
Execute       source D:/xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/units/pkgIndex.tcl 
Execute       source D:/xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/uri/pkgIndex.tcl 
Execute       source D:/xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/uuid/pkgIndex.tcl 
Execute       source D:/xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/wip/pkgIndex.tcl 
Execute       source D:/xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/yaml/pkgIndex.tcl 
Execute       source D:/xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/pkgIndex.tcl 
Execute       source D:/xilinx/Vitis/2024.2/tps/tcl/tk8.6/pkgIndex.tcl 
Execute       source D:/xilinx/Vitis/2024.2/tps/tcl/tcl8.6/http1.0/pkgIndex.tcl 
Execute       source D:/xilinx/Vitis/2024.2/tps/tcl/tcl8.6/opt0.4/pkgIndex.tcl 
Execute       source D:/xilinx/Vitis/2024.2/tps/tcl/tcl8.6/pkgs/win/thread2.8.7/pkgIndex.tcl 
Command     ap_source done; 0.407 sec.
INFO-FLOW: Workspace C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/new_hls_component/hls opened at Fri Mar 28 16:06:11 +0530 2025
Execute     source C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/new_hls_component/hls/.autopilot/db/global.setting.tcl 
Execute     set_part xc7k160t-fbg676-2L 
Execute       create_platform xc7k160t-fbg676-2L -board  
DBG:HLSDevice: Trying to load device library: D:/xilinx/Vitis/2024.2\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: D:/xilinx/Vivado/2024.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xc7k160t-fbg676-2L'
Command       create_platform done; 3.425 sec.
Execute       source D:/xilinx/Vitis/2024.2/common/technology/xilinx/common/xilinx.gen 
Execute         source D:/xilinx/Vitis/2024.2/common/technology/xilinx/interface/plb46.gen 
Execute         source D:/xilinx/Vitis/2024.2/common/technology/xilinx/interface/axi4.gen 
Execute         source D:/xilinx/Vitis/2024.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source D:/xilinx/Vitis/2024.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source D:/xilinx/Vitis/2024.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source D:/xilinx/Vitis/2024.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source D:/xilinx/Vitis/2024.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source D:/xilinx/Vitis/2024.2/common/technology/xilinx/ip/util.gen 
Execute         source D:/xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.174 sec.
Execute         source D:/xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfir.gen 
Execute         source D:/xilinx/Vitis/2024.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.241 sec.
Execute       ap_part_info -name xc7k160t-fbg676-2L -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 3.745 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s default  vivado 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Command   open_solution done; 4.235 sec.
Execute   apply_ini C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/hls_config.cfg 
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=lstm_new.cpp' from C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/hls_config.cfg(12) 
INFO: [HLS 200-1465] Applying ini 'syn.file=lstm_new.cpp' from C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/hls_config.cfg(12)
Execute     add_files C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/lstm_new.cpp 
INFO: [HLS 200-10] Adding design file 'C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/lstm_new.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=updated_weights.cpp' from C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/hls_config.cfg(13) 
INFO: [HLS 200-1465] Applying ini 'syn.file=updated_weights.cpp' from C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/hls_config.cfg(13)
Execute     add_files C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/updated_weights.cpp 
INFO: [HLS 200-10] Adding design file 'C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/updated_weights.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=weights_dimensions.h' from C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/hls_config.cfg(14) 
INFO: [HLS 200-1465] Applying ini 'syn.file=weights_dimensions.h' from C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/hls_config.cfg(14)
Execute     add_files C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/weights_dimensions.h 
INFO: [HLS 200-10] Adding design file 'C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/weights_dimensions.h' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=new_updated_weights.h' from C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/hls_config.cfg(15) 
INFO: [HLS 200-1465] Applying ini 'syn.file=new_updated_weights.h' from C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/hls_config.cfg(15)
Execute     add_files C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/new_updated_weights.h 
INFO: [HLS 200-10] Adding design file 'C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/new_updated_weights.h' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=lstm_new.h' from C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/hls_config.cfg(16) 
INFO: [HLS 200-1465] Applying ini 'syn.file=lstm_new.h' from C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/hls_config.cfg(16)
Execute     add_files C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/lstm_new.h 
INFO: [HLS 200-10] Adding design file 'C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/lstm_new.h' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=block_circulant.cpp' from C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/hls_config.cfg(17) 
INFO: [HLS 200-1465] Applying ini 'syn.file=block_circulant.cpp' from C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/hls_config.cfg(17)
Execute     add_files C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/block_circulant.cpp 
INFO: [HLS 200-10] Adding design file 'C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/block_circulant.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=block_circulant.h' from C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/hls_config.cfg(18) 
INFO: [HLS 200-1465] Applying ini 'syn.file=block_circulant.h' from C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/hls_config.cfg(18)
Execute     add_files C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/block_circulant.h 
INFO: [HLS 200-10] Adding design file 'C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/block_circulant.h' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=activation_LUT.h' from C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/hls_config.cfg(19) 
INFO: [HLS 200-1465] Applying ini 'syn.file=activation_LUT.h' from C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/hls_config.cfg(19)
Execute     add_files C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/activation_LUT.h 
INFO: [HLS 200-10] Adding design file 'C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/activation_LUT.h' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=activation_LUT.cpp' from C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/hls_config.cfg(20) 
INFO: [HLS 200-1465] Applying ini 'syn.file=activation_LUT.cpp' from C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/hls_config.cfg(20)
Execute     add_files C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/activation_LUT.cpp 
INFO: [HLS 200-10] Adding design file 'C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/activation_LUT.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'tb.file=lstm_tb.cpp' from C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/hls_config.cfg(10) 
INFO: [HLS 200-1465] Applying ini 'tb.file=lstm_tb.cpp' from C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/hls_config.cfg(10)
Execute     add_files -tb C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/lstm_tb.cpp 
INFO: [HLS 200-10] Adding test bench file 'C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/lstm_tb.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.top=lstm_function' from C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/hls_config.cfg(11) 
INFO: [HLS 200-1465] Applying ini 'syn.top=lstm_function' from C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/hls_config.cfg(11)
Execute     set_top lstm_function 
Execute     send_msg_by_id INFO @200-1465@%s 'flow_target=vivado' from C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/hls_config.cfg(4) 
INFO: [HLS 200-1465] Applying ini 'flow_target=vivado' from C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/hls_config.cfg(4)
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1465@%s 'part=xc7k160tfbg676-2L' from C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/hls_config.cfg(1) 
INFO: [HLS 200-1465] Applying ini 'part=xc7k160tfbg676-2L' from C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/hls_config.cfg(1)
Execute     set_part xc7k160tfbg676-2L 
Execute       create_platform xc7k160tfbg676-2L -board  
Command       create_platform done; 0.481 sec.
Execute       source D:/xilinx/Vitis/2024.2/common/technology/xilinx/common/xilinx.gen 
Execute         source D:/xilinx/Vitis/2024.2/common/technology/xilinx/interface/plb46.gen 
Execute         source D:/xilinx/Vitis/2024.2/common/technology/xilinx/interface/axi4.gen 
Execute         source D:/xilinx/Vitis/2024.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source D:/xilinx/Vitis/2024.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source D:/xilinx/Vitis/2024.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source D:/xilinx/Vitis/2024.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source D:/xilinx/Vitis/2024.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source D:/xilinx/Vitis/2024.2/common/technology/xilinx/ip/util.gen 
Execute         source D:/xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.148 sec.
Execute         source D:/xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfir.gen 
Execute         source D:/xilinx/Vitis/2024.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.21 sec.
Execute       ap_part_info -name xc7k160t-fbg676-2L -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.766 sec.
Execute     send_msg_by_id INFO @200-1465@%s 'clock=10ns' from C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/hls_config.cfg(7) 
INFO: [HLS 200-1465] Applying ini 'clock=10ns' from C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/hls_config.cfg(7)
Execute     create_clock -period 10ns 
Execute       ap_set_clock -name default -period 10 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     send_msg_by_id INFO @200-1465@%s 'clock_uncertainty=1ns' from C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/hls_config.cfg(8) 
INFO: [HLS 200-1465] Applying ini 'clock_uncertainty=1ns' from C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/hls_config.cfg(8)
Execute     set_clock_uncertainty 1ns 
Execute       ap_set_clock -name default -uncertainty 1 -unit ns 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1ns.
Execute     send_msg_by_id INFO @200-1465@%s 'csim.code_analyzer=0' from C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/hls_config.cfg(9) 
INFO: [HLS 200-1465] Applying ini 'csim.code_analyzer=0' from C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/hls_config.cfg(9)
Command     send_msg_by_id done; 0.244 sec.
Execute     config_csim -code_analyzer=0 
Execute     send_msg_by_id INFO @200-1465@%s 'package.output.format=ip_catalog' from C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/hls_config.cfg(5) 
INFO: [HLS 200-1465] Applying ini 'package.output.format=ip_catalog' from C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/hls_config.cfg(5)
Execute     config_export -format=ip_catalog 
Command   apply_ini done; 1.317 sec.
Execute   apply_ini C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/new_hls_component/hls/config.cmdline 
Execute   ::AP::init_summary_file cosim 
Execute     AP::app_get_file_relativeroot [AP::app_get_root] {}
Execute   cosim_design 
Execute     source C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/new_hls_component/hls/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/new_hls_component/hls/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/new_hls_component/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/new_hls_component/hls/.autopilot/db/global.setting.tcl
Execute     source D:/xilinx/Vitis/2024.2/common/technology/generic/autopilot/common.gen 
Execute       source D:/xilinx/Vitis/2024.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source D:/xilinx/Vitis/2024.2/common/technology/generic/autopilot/op.gen 
Execute     source D:/xilinx/Vitis/2024.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source D:/xilinx/Vitis/2024.2/common/technology/generic/autopilot/interface.gen 
Execute     source C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/new_hls_component/hls/.autopilot/db/global.setting.tcl 
Execute     source D:/xilinx/Vitis/2024.2/common/technology/xilinx/common/xilinx.gen 
Execute       source D:/xilinx/Vitis/2024.2/common/technology/xilinx/interface/plb46.gen 
Execute       source D:/xilinx/Vitis/2024.2/common/technology/xilinx/interface/axi4.gen 
Execute       source D:/xilinx/Vitis/2024.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source D:/xilinx/Vitis/2024.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source D:/xilinx/Vitis/2024.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source D:/xilinx/Vitis/2024.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source D:/xilinx/Vitis/2024.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source D:/xilinx/Vitis/2024.2/common/technology/xilinx/ip/util.gen 
Execute       source D:/xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfft.gen 
Command       ap_source done; 0.159 sec.
Execute       source D:/xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfir.gen 
Execute       source D:/xilinx/Vitis/2024.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.219 sec.
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
Execute     ap_part_info -name xc7k160t-fbg676-2L -data names -quiet 
Execute     ap_part_info -name xc7k160t-fbg676-2L -data info -quiet 
Execute     source C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/new_hls_component/hls/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/new_hls_component/hls/.autopilot/db/lstm_function.rtl_wrap.cfg.tcl 
Execute     source C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/new_hls_component/hls/.autopilot/db/lstm_function.tbgen.tcl 
Execute     source C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/new_hls_component/hls/.autopilot/db/lstm_function.tbgen.tcl 
Execute     source C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/new_hls_component/hls/.autopilot/db/lstm_function.tbgen.tcl 
Execute     source C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/new_hls_component/hls/.autopilot/db/lstm_function.tbgen.tcl 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
Execute     ap_part_info -name xc7k160t-fbg676-2L -data info 
INFO-FLOW: run_clang exec: D:/xilinx/Vitis/2024.2/vcxx/libexec/clang -fno-builtin-isinf -fno-builtin-isnan -E -Wno-unknown-pragmas -Wno-unknown-pragmas -DGCC_COMPATIBLE_APINT -DAESL_TB -D__HLS_COSIM__ -D__VITIS_HLS__ -D__USE_XOPEN2K8 -I D:/xilinx/Vitis/2024.2/include -I include C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/lstm_tb.cpp -o C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/new_hls_component/hls/./sim/autowrap/testbench/lstm_tb.cpp_pre.cpp -std=gnu++14 -D__DSP48E1__ --sysroot=D:/xilinx/Vitis/2024.2/tps/mingw/10.0.0/win64.o/nt > C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/new_hls_component/hls/.autopilot/db/lstm_tb.cpp.clang.autosim-tb.out.log 2> C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/new_hls_component/hls/.autopilot/db/lstm_tb.cpp.clang.autosim-tb.err.log
INFO-FLOW: TB processing: C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/lstm_tb.cpp C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/new_hls_component/hls/./sim/autowrap/testbench/lstm_tb.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process -desc tb-process C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/new_hls_component/hls/./sim/autowrap/testbench/lstm_tb.cpp_pre.cpp.tb.cpp std=gnu++14 
INFO-FLOW: exec D:/xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/new_hls_component/hls/./sim/autowrap/testbench/lstm_tb.cpp_pre.cpp.tb.cpp -- -std=gnu++14 -fhls -ferror-limit=0
Command     clang_tidy done; 5.041 sec.
Execute     ap_part_info -name xc7k160t-fbg676-2L -data info 
INFO-FLOW: run_clang exec: D:/xilinx/Vitis/2024.2/vcxx/libexec/clang -fno-builtin-isinf -fno-builtin-isnan -E -DGCC_COMPATIBLE_APINT -DAESL_TB -D__HLS_COSIM__ -D__VITIS_HLS__ -D__USE_XOPEN2K8 -I D:/xilinx/Vitis/2024.2/include -I include C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/activation_LUT.cpp -o C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/new_hls_component/hls/./sim/autowrap/testbench/activation_LUT.cpp_pre.cpp -std=gnu++14 -D__DSP48E1__ --sysroot=D:/xilinx/Vitis/2024.2/tps/mingw/10.0.0/win64.o/nt > C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/new_hls_component/hls/.autopilot/db/activation_LUT.cpp.clang.autosim-tb.out.log 2> C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/new_hls_component/hls/.autopilot/db/activation_LUT.cpp.clang.autosim-tb.err.log
INFO-FLOW: TB processing: C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/activation_LUT.cpp C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/new_hls_component/hls/./sim/autowrap/testbench/activation_LUT.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process -desc tb-process C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/new_hls_component/hls/./sim/autowrap/testbench/activation_LUT.cpp_pre.cpp.tb.cpp std=gnu++14 
INFO-FLOW: exec D:/xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/new_hls_component/hls/./sim/autowrap/testbench/activation_LUT.cpp_pre.cpp.tb.cpp -- -std=gnu++14 -fhls -ferror-limit=0
Command     clang_tidy done; 6.234 sec.
Execute     ap_part_info -name xc7k160t-fbg676-2L -data info 
INFO-FLOW: run_clang exec: D:/xilinx/Vitis/2024.2/vcxx/libexec/clang -fno-builtin-isinf -fno-builtin-isnan -E -DGCC_COMPATIBLE_APINT -DAESL_TB -D__HLS_COSIM__ -D__VITIS_HLS__ -D__USE_XOPEN2K8 -I D:/xilinx/Vitis/2024.2/include -I include C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/block_circulant.cpp -o C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/new_hls_component/hls/./sim/autowrap/testbench/block_circulant.cpp_pre.cpp -std=gnu++14 -D__DSP48E1__ --sysroot=D:/xilinx/Vitis/2024.2/tps/mingw/10.0.0/win64.o/nt > C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/new_hls_component/hls/.autopilot/db/block_circulant.cpp.clang.autosim-tb.out.log 2> C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/new_hls_component/hls/.autopilot/db/block_circulant.cpp.clang.autosim-tb.err.log
INFO-FLOW: TB processing: C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/block_circulant.cpp C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/new_hls_component/hls/./sim/autowrap/testbench/block_circulant.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process -desc tb-process C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/new_hls_component/hls/./sim/autowrap/testbench/block_circulant.cpp_pre.cpp.tb.cpp std=gnu++14 
INFO-FLOW: exec D:/xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/new_hls_component/hls/./sim/autowrap/testbench/block_circulant.cpp_pre.cpp.tb.cpp -- -std=gnu++14 -fhls -ferror-limit=0
Command     clang_tidy done; 2.982 sec.
Execute     ap_part_info -name xc7k160t-fbg676-2L -data info 
INFO-FLOW: run_clang exec: D:/xilinx/Vitis/2024.2/vcxx/libexec/clang -fno-builtin-isinf -fno-builtin-isnan -E -DGCC_COMPATIBLE_APINT -DAESL_TB -D__HLS_COSIM__ -D__VITIS_HLS__ -D__USE_XOPEN2K8 -I D:/xilinx/Vitis/2024.2/include -I include C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/updated_weights.cpp -o C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/new_hls_component/hls/./sim/autowrap/testbench/updated_weights.cpp_pre.cpp -std=gnu++14 -D__DSP48E1__ --sysroot=D:/xilinx/Vitis/2024.2/tps/mingw/10.0.0/win64.o/nt > C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/new_hls_component/hls/.autopilot/db/updated_weights.cpp.clang.autosim-tb.out.log 2> C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/new_hls_component/hls/.autopilot/db/updated_weights.cpp.clang.autosim-tb.err.log
INFO-FLOW: TB processing: C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/updated_weights.cpp C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/new_hls_component/hls/./sim/autowrap/testbench/updated_weights.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process -desc tb-process C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/new_hls_component/hls/./sim/autowrap/testbench/updated_weights.cpp_pre.cpp.tb.cpp std=gnu++14 
INFO-FLOW: exec D:/xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/new_hls_component/hls/./sim/autowrap/testbench/updated_weights.cpp_pre.cpp.tb.cpp -- -std=gnu++14 -fhls -ferror-limit=0
Command     clang_tidy done; 11.027 sec.
Execute     ap_part_info -name xc7k160t-fbg676-2L -data info 
INFO-FLOW: run_clang exec: D:/xilinx/Vitis/2024.2/vcxx/libexec/clang -fno-builtin-isinf -fno-builtin-isnan -E -DGCC_COMPATIBLE_APINT -DAESL_TB -D__HLS_COSIM__ -D__VITIS_HLS__ -D__USE_XOPEN2K8 -I D:/xilinx/Vitis/2024.2/include -I include C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/lstm_new.cpp -o C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/new_hls_component/hls/./sim/autowrap/testbench/lstm_new.cpp_pre.cpp -std=gnu++14 -D__DSP48E1__ --sysroot=D:/xilinx/Vitis/2024.2/tps/mingw/10.0.0/win64.o/nt > C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/new_hls_component/hls/.autopilot/db/lstm_new.cpp.clang.autosim-tb.out.log 2> C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/new_hls_component/hls/.autopilot/db/lstm_new.cpp.clang.autosim-tb.err.log
INFO-FLOW: TB processing: C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/lstm_new.cpp C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/new_hls_component/hls/./sim/autowrap/testbench/lstm_new.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process -desc tb-process C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/new_hls_component/hls/./sim/autowrap/testbench/lstm_new.cpp_pre.cpp.tb.cpp std=gnu++14 
INFO-FLOW: exec D:/xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/new_hls_component/hls/./sim/autowrap/testbench/lstm_new.cpp_pre.cpp.tb.cpp -- -std=gnu++14 -fhls -ferror-limit=0
Command     clang_tidy done; 5.559 sec.
Execute     source C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/new_hls_component/hls/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/new_hls_component/hls/.autopilot/db/lstm_function.rtl_wrap.cfg.tcl 
Execute     source C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/new_hls_component/hls/.autopilot/db/lstm_function.rtl_wrap.cfg.tcl 
Execute     source C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/new_hls_component/hls/.autopilot/db/lstm_function.rtl_wrap.cfg.tcl 
Execute     source C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/new_hls_component/hls/.autopilot/db/lstm_function.tbgen.tcl 
Execute     source C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/new_hls_component/hls/.autopilot/db/lstm_function.tbgen.tcl 
Execute     source C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/new_hls_component/hls/.autopilot/db/lstm_function.tbgen.tcl 
Execute     ap_part_info -name xc7k160t-fbg676-2L -data info 
Execute     source .run_sim.tcl 
INFO: [COSIM 212-302] Starting C TB testing ... 
ERROR: [COSIM 212-359] Aborting co-simulation: C TB simulation failed, nonzero return value '1'.
ERROR: [COSIM 212-320] C TB testing failed, stop generating test vectors. Please check C TB or re-run cosim.
Command     ap_source done; error code: 1; 18.305 sec.
ERROR: [COSIM 212-5] *** C/RTL co-simulation file generation failed. ***
ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***
INFO-FLOW: Caught error in cosim_design: 
    while executing
"ap_internal_cosim_design "
Command   cosim_design done; error code: 2; 165.139 sec.
Execute   close_project 
Execute     close_solution 
Execute       cleanup_all 
Execute       cleanup_all 
