{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1714163826932 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1714163826932 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 26 15:37:06 2024 " "Processing started: Fri Apr 26 15:37:06 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1714163826932 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1714163826932 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off LIB_LCD_INTESC_REVC -c LIB_LCD_INTESC_REVC " "Command: quartus_map --read_settings_files=on --write_settings_files=off LIB_LCD_INTESC_REVC -c LIB_LCD_INTESC_REVC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1714163826932 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1714163827135 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dell/documents/vhdl/parcial2-grupal/carpetaprincipallcd/procesador_lcd_revc/procesador_lcd_revc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/dell/documents/vhdl/parcial2-grupal/carpetaprincipallcd/procesador_lcd_revc/procesador_lcd_revc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PROCESADOR_LCD_REVC-Behavioral " "Found design unit 1: PROCESADOR_LCD_REVC-Behavioral" {  } { { "../PROCESADOR_LCD_REVC/PROCESADOR_LCD_REVC.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/PARCIAL2-GRUPAL/CarpetaPrincipalLCD/PROCESADOR_LCD_REVC/PROCESADOR_LCD_REVC.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1714163827370 ""} { "Info" "ISGN_ENTITY_NAME" "1 PROCESADOR_LCD_REVC " "Found entity 1: PROCESADOR_LCD_REVC" {  } { { "../PROCESADOR_LCD_REVC/PROCESADOR_LCD_REVC.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/PARCIAL2-GRUPAL/CarpetaPrincipalLCD/PROCESADOR_LCD_REVC/PROCESADOR_LCD_REVC.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1714163827370 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1714163827370 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dell/documents/vhdl/parcial2-grupal/carpetaprincipallcd/caracteres_especiales_revc/caracteres_especiales_revc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/dell/documents/vhdl/parcial2-grupal/carpetaprincipallcd/caracteres_especiales_revc/caracteres_especiales_revc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CARACTERES_ESPECIALES_REVC-Behavioral " "Found design unit 1: CARACTERES_ESPECIALES_REVC-Behavioral" {  } { { "../CARACTERES_ESPECIALES_REVC/CARACTERES_ESPECIALES_REVC.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/PARCIAL2-GRUPAL/CarpetaPrincipalLCD/CARACTERES_ESPECIALES_REVC/CARACTERES_ESPECIALES_REVC.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1714163827370 ""} { "Info" "ISGN_ENTITY_NAME" "1 CARACTERES_ESPECIALES_REVC " "Found entity 1: CARACTERES_ESPECIALES_REVC" {  } { { "../CARACTERES_ESPECIALES_REVC/CARACTERES_ESPECIALES_REVC.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/PARCIAL2-GRUPAL/CarpetaPrincipalLCD/CARACTERES_ESPECIALES_REVC/CARACTERES_ESPECIALES_REVC.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1714163827370 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1714163827370 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dell/documents/vhdl/parcial2-grupal/carpetaprincipallcd/comandos_lcd_revc/comandos_lcd_revc.vhd 2 0 " "Found 2 design units, including 0 entities, in source file /users/dell/documents/vhdl/parcial2-grupal/carpetaprincipallcd/comandos_lcd_revc/comandos_lcd_revc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 COMANDOS_LCD_REVC " "Found design unit 1: COMANDOS_LCD_REVC" {  } { { "../COMANDOS_LCD_REVC/COMANDOS_LCD_REVC.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/PARCIAL2-GRUPAL/CarpetaPrincipalLCD/COMANDOS_LCD_REVC/COMANDOS_LCD_REVC.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1714163827386 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 COMANDOS_LCD_REVC-body " "Found design unit 2: COMANDOS_LCD_REVC-body" {  } { { "../COMANDOS_LCD_REVC/COMANDOS_LCD_REVC.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/PARCIAL2-GRUPAL/CarpetaPrincipalLCD/COMANDOS_LCD_REVC/COMANDOS_LCD_REVC.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1714163827386 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1714163827386 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lib_lcd_intesc_revc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lib_lcd_intesc_revc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LIB_LCD_INTESC_REVC-Behavioral " "Found design unit 1: LIB_LCD_INTESC_REVC-Behavioral" {  } { { "LIB_LCD_INTESC_REVC.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/PARCIAL2-GRUPAL/CarpetaPrincipalLCD/LIB_LCD_INTESC_REVC/LIB_LCD_INTESC_REVC.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1714163827386 ""} { "Info" "ISGN_ENTITY_NAME" "1 LIB_LCD_INTESC_REVC " "Found entity 1: LIB_LCD_INTESC_REVC" {  } { { "LIB_LCD_INTESC_REVC.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/PARCIAL2-GRUPAL/CarpetaPrincipalLCD/LIB_LCD_INTESC_REVC/LIB_LCD_INTESC_REVC.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1714163827386 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1714163827386 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "LIB_LCD_INTESC_REVC " "Elaborating entity \"LIB_LCD_INTESC_REVC\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1714163827401 ""}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "INST\[7..60\] LIB_LCD_INTESC_REVC.vhd(39) " "Using initial value X (don't care) for net \"INST\[7..60\]\" at LIB_LCD_INTESC_REVC.vhd(39)" {  } { { "LIB_LCD_INTESC_REVC.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/PARCIAL2-GRUPAL/CarpetaPrincipalLCD/LIB_LCD_INTESC_REVC/LIB_LCD_INTESC_REVC.vhd" 39 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1714163827401 "|LIB_LCD_INTESC_REVC"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PROCESADOR_LCD_REVC PROCESADOR_LCD_REVC:U1 " "Elaborating entity \"PROCESADOR_LCD_REVC\" for hierarchy \"PROCESADOR_LCD_REVC:U1\"" {  } { { "LIB_LCD_INTESC_REVC.vhd" "U1" { Text "C:/Users/DELL/Documents/VHDL/PARCIAL2-GRUPAL/CarpetaPrincipalLCD/LIB_LCD_INTESC_REVC/LIB_LCD_INTESC_REVC.vhd" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714163827401 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "VEC_S_CHAR PROCESADOR_LCD_REVC.vhd(48) " "Verilog HDL or VHDL warning at PROCESADOR_LCD_REVC.vhd(48): object \"VEC_S_CHAR\" assigned a value but never read" {  } { { "../PROCESADOR_LCD_REVC/PROCESADOR_LCD_REVC.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/PARCIAL2-GRUPAL/CarpetaPrincipalLCD/PROCESADOR_LCD_REVC/PROCESADOR_LCD_REVC.vhd" 48 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1714163827417 "|LIB_LCD_INTESC_REVC|PROCESADOR_LCD_REVC:U1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VECTOR_MEM PROCESADOR_LCD_REVC.vhd(789) " "VHDL Process Statement warning at PROCESADOR_LCD_REVC.vhd(789): signal \"VECTOR_MEM\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../PROCESADOR_LCD_REVC/PROCESADOR_LCD_REVC.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/PARCIAL2-GRUPAL/CarpetaPrincipalLCD/PROCESADOR_LCD_REVC/PROCESADOR_LCD_REVC.vhd" 789 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1714163827417 "|LIB_LCD_INTESC_REVC|PROCESADOR_LCD_REVC:U1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VECTOR_MEM PROCESADOR_LCD_REVC.vhd(791) " "VHDL Process Statement warning at PROCESADOR_LCD_REVC.vhd(791): signal \"VECTOR_MEM\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../PROCESADOR_LCD_REVC/PROCESADOR_LCD_REVC.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/PARCIAL2-GRUPAL/CarpetaPrincipalLCD/PROCESADOR_LCD_REVC/PROCESADOR_LCD_REVC.vhd" 791 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1714163827417 "|LIB_LCD_INTESC_REVC|PROCESADOR_LCD_REVC:U1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VECTOR_MEM PROCESADOR_LCD_REVC.vhd(793) " "VHDL Process Statement warning at PROCESADOR_LCD_REVC.vhd(793): signal \"VECTOR_MEM\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../PROCESADOR_LCD_REVC/PROCESADOR_LCD_REVC.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/PARCIAL2-GRUPAL/CarpetaPrincipalLCD/PROCESADOR_LCD_REVC/PROCESADOR_LCD_REVC.vhd" 793 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1714163827417 "|LIB_LCD_INTESC_REVC|PROCESADOR_LCD_REVC:U1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VEC_CHAR PROCESADOR_LCD_REVC.vhd(808) " "VHDL Process Statement warning at PROCESADOR_LCD_REVC.vhd(808): signal \"VEC_CHAR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../PROCESADOR_LCD_REVC/PROCESADOR_LCD_REVC.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/PARCIAL2-GRUPAL/CarpetaPrincipalLCD/PROCESADOR_LCD_REVC/PROCESADOR_LCD_REVC.vhd" 808 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1714163827417 "|LIB_LCD_INTESC_REVC|PROCESADOR_LCD_REVC:U1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VEC_CHAR PROCESADOR_LCD_REVC.vhd(809) " "VHDL Process Statement warning at PROCESADOR_LCD_REVC.vhd(809): signal \"VEC_CHAR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../PROCESADOR_LCD_REVC/PROCESADOR_LCD_REVC.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/PARCIAL2-GRUPAL/CarpetaPrincipalLCD/PROCESADOR_LCD_REVC/PROCESADOR_LCD_REVC.vhd" 809 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1714163827417 "|LIB_LCD_INTESC_REVC|PROCESADOR_LCD_REVC:U1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VEC_POS PROCESADOR_LCD_REVC.vhd(811) " "VHDL Process Statement warning at PROCESADOR_LCD_REVC.vhd(811): signal \"VEC_POS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../PROCESADOR_LCD_REVC/PROCESADOR_LCD_REVC.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/PARCIAL2-GRUPAL/CarpetaPrincipalLCD/PROCESADOR_LCD_REVC/PROCESADOR_LCD_REVC.vhd" 811 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1714163827417 "|LIB_LCD_INTESC_REVC|PROCESADOR_LCD_REVC:U1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VEC_POS PROCESADOR_LCD_REVC.vhd(812) " "VHDL Process Statement warning at PROCESADOR_LCD_REVC.vhd(812): signal \"VEC_POS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../PROCESADOR_LCD_REVC/PROCESADOR_LCD_REVC.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/PARCIAL2-GRUPAL/CarpetaPrincipalLCD/PROCESADOR_LCD_REVC/PROCESADOR_LCD_REVC.vhd" 812 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1714163827417 "|LIB_LCD_INTESC_REVC|PROCESADOR_LCD_REVC:U1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VEC_SHIFT PROCESADOR_LCD_REVC.vhd(814) " "VHDL Process Statement warning at PROCESADOR_LCD_REVC.vhd(814): signal \"VEC_SHIFT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../PROCESADOR_LCD_REVC/PROCESADOR_LCD_REVC.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/PARCIAL2-GRUPAL/CarpetaPrincipalLCD/PROCESADOR_LCD_REVC/PROCESADOR_LCD_REVC.vhd" 814 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1714163827417 "|LIB_LCD_INTESC_REVC|PROCESADOR_LCD_REVC:U1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VEC_SHIFT PROCESADOR_LCD_REVC.vhd(815) " "VHDL Process Statement warning at PROCESADOR_LCD_REVC.vhd(815): signal \"VEC_SHIFT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../PROCESADOR_LCD_REVC/PROCESADOR_LCD_REVC.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/PARCIAL2-GRUPAL/CarpetaPrincipalLCD/PROCESADOR_LCD_REVC/PROCESADOR_LCD_REVC.vhd" 815 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1714163827417 "|LIB_LCD_INTESC_REVC|PROCESADOR_LCD_REVC:U1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VEC_ASCII PROCESADOR_LCD_REVC.vhd(817) " "VHDL Process Statement warning at PROCESADOR_LCD_REVC.vhd(817): signal \"VEC_ASCII\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../PROCESADOR_LCD_REVC/PROCESADOR_LCD_REVC.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/PARCIAL2-GRUPAL/CarpetaPrincipalLCD/PROCESADOR_LCD_REVC/PROCESADOR_LCD_REVC.vhd" 817 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1714163827417 "|LIB_LCD_INTESC_REVC|PROCESADOR_LCD_REVC:U1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VEC_ASCII PROCESADOR_LCD_REVC.vhd(818) " "VHDL Process Statement warning at PROCESADOR_LCD_REVC.vhd(818): signal \"VEC_ASCII\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../PROCESADOR_LCD_REVC/PROCESADOR_LCD_REVC.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/PARCIAL2-GRUPAL/CarpetaPrincipalLCD/PROCESADOR_LCD_REVC/PROCESADOR_LCD_REVC.vhd" 818 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1714163827417 "|LIB_LCD_INTESC_REVC|PROCESADOR_LCD_REVC:U1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VEC_RAM PROCESADOR_LCD_REVC.vhd(826) " "VHDL Process Statement warning at PROCESADOR_LCD_REVC.vhd(826): signal \"VEC_RAM\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../PROCESADOR_LCD_REVC/PROCESADOR_LCD_REVC.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/PARCIAL2-GRUPAL/CarpetaPrincipalLCD/PROCESADOR_LCD_REVC/PROCESADOR_LCD_REVC.vhd" 826 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1714163827417 "|LIB_LCD_INTESC_REVC|PROCESADOR_LCD_REVC:U1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VEC_RAM PROCESADOR_LCD_REVC.vhd(827) " "VHDL Process Statement warning at PROCESADOR_LCD_REVC.vhd(827): signal \"VEC_RAM\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../PROCESADOR_LCD_REVC/PROCESADOR_LCD_REVC.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/PARCIAL2-GRUPAL/CarpetaPrincipalLCD/PROCESADOR_LCD_REVC/PROCESADOR_LCD_REVC.vhd" 827 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1714163827417 "|LIB_LCD_INTESC_REVC|PROCESADOR_LCD_REVC:U1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VEC_C_CHAR PROCESADOR_LCD_REVC.vhd(830) " "VHDL Process Statement warning at PROCESADOR_LCD_REVC.vhd(830): signal \"VEC_C_CHAR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../PROCESADOR_LCD_REVC/PROCESADOR_LCD_REVC.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/PARCIAL2-GRUPAL/CarpetaPrincipalLCD/PROCESADOR_LCD_REVC/PROCESADOR_LCD_REVC.vhd" 830 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1714163827417 "|LIB_LCD_INTESC_REVC|PROCESADOR_LCD_REVC:U1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VEC_C_CHAR PROCESADOR_LCD_REVC.vhd(831) " "VHDL Process Statement warning at PROCESADOR_LCD_REVC.vhd(831): signal \"VEC_C_CHAR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../PROCESADOR_LCD_REVC/PROCESADOR_LCD_REVC.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/PARCIAL2-GRUPAL/CarpetaPrincipalLCD/PROCESADOR_LCD_REVC/PROCESADOR_LCD_REVC.vhd" 831 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1714163827417 "|LIB_LCD_INTESC_REVC|PROCESADOR_LCD_REVC:U1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VEC_C_CHAR PROCESADOR_LCD_REVC.vhd(834) " "VHDL Process Statement warning at PROCESADOR_LCD_REVC.vhd(834): signal \"VEC_C_CHAR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../PROCESADOR_LCD_REVC/PROCESADOR_LCD_REVC.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/PARCIAL2-GRUPAL/CarpetaPrincipalLCD/PROCESADOR_LCD_REVC/PROCESADOR_LCD_REVC.vhd" 834 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1714163827417 "|LIB_LCD_INTESC_REVC|PROCESADOR_LCD_REVC:U1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VEC_C_CHAR PROCESADOR_LCD_REVC.vhd(835) " "VHDL Process Statement warning at PROCESADOR_LCD_REVC.vhd(835): signal \"VEC_C_CHAR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../PROCESADOR_LCD_REVC/PROCESADOR_LCD_REVC.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/PARCIAL2-GRUPAL/CarpetaPrincipalLCD/PROCESADOR_LCD_REVC/PROCESADOR_LCD_REVC.vhd" 835 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1714163827417 "|LIB_LCD_INTESC_REVC|PROCESADOR_LCD_REVC:U1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VEC_C_CHAR PROCESADOR_LCD_REVC.vhd(838) " "VHDL Process Statement warning at PROCESADOR_LCD_REVC.vhd(838): signal \"VEC_C_CHAR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../PROCESADOR_LCD_REVC/PROCESADOR_LCD_REVC.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/PARCIAL2-GRUPAL/CarpetaPrincipalLCD/PROCESADOR_LCD_REVC/PROCESADOR_LCD_REVC.vhd" 838 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1714163827417 "|LIB_LCD_INTESC_REVC|PROCESADOR_LCD_REVC:U1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VEC_C_CHAR PROCESADOR_LCD_REVC.vhd(839) " "VHDL Process Statement warning at PROCESADOR_LCD_REVC.vhd(839): signal \"VEC_C_CHAR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../PROCESADOR_LCD_REVC/PROCESADOR_LCD_REVC.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/PARCIAL2-GRUPAL/CarpetaPrincipalLCD/PROCESADOR_LCD_REVC/PROCESADOR_LCD_REVC.vhd" 839 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1714163827417 "|LIB_LCD_INTESC_REVC|PROCESADOR_LCD_REVC:U1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VEC_C_CHAR PROCESADOR_LCD_REVC.vhd(842) " "VHDL Process Statement warning at PROCESADOR_LCD_REVC.vhd(842): signal \"VEC_C_CHAR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../PROCESADOR_LCD_REVC/PROCESADOR_LCD_REVC.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/PARCIAL2-GRUPAL/CarpetaPrincipalLCD/PROCESADOR_LCD_REVC/PROCESADOR_LCD_REVC.vhd" 842 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1714163827417 "|LIB_LCD_INTESC_REVC|PROCESADOR_LCD_REVC:U1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VEC_C_CHAR PROCESADOR_LCD_REVC.vhd(843) " "VHDL Process Statement warning at PROCESADOR_LCD_REVC.vhd(843): signal \"VEC_C_CHAR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../PROCESADOR_LCD_REVC/PROCESADOR_LCD_REVC.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/PARCIAL2-GRUPAL/CarpetaPrincipalLCD/PROCESADOR_LCD_REVC/PROCESADOR_LCD_REVC.vhd" 843 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1714163827417 "|LIB_LCD_INTESC_REVC|PROCESADOR_LCD_REVC:U1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VEC_C_CHAR PROCESADOR_LCD_REVC.vhd(846) " "VHDL Process Statement warning at PROCESADOR_LCD_REVC.vhd(846): signal \"VEC_C_CHAR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../PROCESADOR_LCD_REVC/PROCESADOR_LCD_REVC.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/PARCIAL2-GRUPAL/CarpetaPrincipalLCD/PROCESADOR_LCD_REVC/PROCESADOR_LCD_REVC.vhd" 846 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1714163827417 "|LIB_LCD_INTESC_REVC|PROCESADOR_LCD_REVC:U1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VEC_C_CHAR PROCESADOR_LCD_REVC.vhd(847) " "VHDL Process Statement warning at PROCESADOR_LCD_REVC.vhd(847): signal \"VEC_C_CHAR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../PROCESADOR_LCD_REVC/PROCESADOR_LCD_REVC.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/PARCIAL2-GRUPAL/CarpetaPrincipalLCD/PROCESADOR_LCD_REVC/PROCESADOR_LCD_REVC.vhd" 847 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1714163827417 "|LIB_LCD_INTESC_REVC|PROCESADOR_LCD_REVC:U1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VEC_C_CHAR PROCESADOR_LCD_REVC.vhd(850) " "VHDL Process Statement warning at PROCESADOR_LCD_REVC.vhd(850): signal \"VEC_C_CHAR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../PROCESADOR_LCD_REVC/PROCESADOR_LCD_REVC.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/PARCIAL2-GRUPAL/CarpetaPrincipalLCD/PROCESADOR_LCD_REVC/PROCESADOR_LCD_REVC.vhd" 850 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1714163827417 "|LIB_LCD_INTESC_REVC|PROCESADOR_LCD_REVC:U1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VEC_C_CHAR PROCESADOR_LCD_REVC.vhd(851) " "VHDL Process Statement warning at PROCESADOR_LCD_REVC.vhd(851): signal \"VEC_C_CHAR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../PROCESADOR_LCD_REVC/PROCESADOR_LCD_REVC.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/PARCIAL2-GRUPAL/CarpetaPrincipalLCD/PROCESADOR_LCD_REVC/PROCESADOR_LCD_REVC.vhd" 851 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1714163827417 "|LIB_LCD_INTESC_REVC|PROCESADOR_LCD_REVC:U1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VEC_C_CHAR PROCESADOR_LCD_REVC.vhd(854) " "VHDL Process Statement warning at PROCESADOR_LCD_REVC.vhd(854): signal \"VEC_C_CHAR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../PROCESADOR_LCD_REVC/PROCESADOR_LCD_REVC.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/PARCIAL2-GRUPAL/CarpetaPrincipalLCD/PROCESADOR_LCD_REVC/PROCESADOR_LCD_REVC.vhd" 854 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1714163827417 "|LIB_LCD_INTESC_REVC|PROCESADOR_LCD_REVC:U1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VEC_C_CHAR PROCESADOR_LCD_REVC.vhd(855) " "VHDL Process Statement warning at PROCESADOR_LCD_REVC.vhd(855): signal \"VEC_C_CHAR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../PROCESADOR_LCD_REVC/PROCESADOR_LCD_REVC.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/PARCIAL2-GRUPAL/CarpetaPrincipalLCD/PROCESADOR_LCD_REVC/PROCESADOR_LCD_REVC.vhd" 855 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1714163827417 "|LIB_LCD_INTESC_REVC|PROCESADOR_LCD_REVC:U1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VEC_C_CHAR PROCESADOR_LCD_REVC.vhd(858) " "VHDL Process Statement warning at PROCESADOR_LCD_REVC.vhd(858): signal \"VEC_C_CHAR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../PROCESADOR_LCD_REVC/PROCESADOR_LCD_REVC.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/PARCIAL2-GRUPAL/CarpetaPrincipalLCD/PROCESADOR_LCD_REVC/PROCESADOR_LCD_REVC.vhd" 858 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1714163827417 "|LIB_LCD_INTESC_REVC|PROCESADOR_LCD_REVC:U1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VEC_C_CHAR PROCESADOR_LCD_REVC.vhd(859) " "VHDL Process Statement warning at PROCESADOR_LCD_REVC.vhd(859): signal \"VEC_C_CHAR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../PROCESADOR_LCD_REVC/PROCESADOR_LCD_REVC.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/PARCIAL2-GRUPAL/CarpetaPrincipalLCD/PROCESADOR_LCD_REVC/PROCESADOR_LCD_REVC.vhd" 859 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1714163827417 "|LIB_LCD_INTESC_REVC|PROCESADOR_LCD_REVC:U1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VEC_L_RAM PROCESADOR_LCD_REVC.vhd(862) " "VHDL Process Statement warning at PROCESADOR_LCD_REVC.vhd(862): signal \"VEC_L_RAM\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../PROCESADOR_LCD_REVC/PROCESADOR_LCD_REVC.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/PARCIAL2-GRUPAL/CarpetaPrincipalLCD/PROCESADOR_LCD_REVC/PROCESADOR_LCD_REVC.vhd" 862 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1714163827417 "|LIB_LCD_INTESC_REVC|PROCESADOR_LCD_REVC:U1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VEC_L_RAM PROCESADOR_LCD_REVC.vhd(863) " "VHDL Process Statement warning at PROCESADOR_LCD_REVC.vhd(863): signal \"VEC_L_RAM\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../PROCESADOR_LCD_REVC/PROCESADOR_LCD_REVC.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/PARCIAL2-GRUPAL/CarpetaPrincipalLCD/PROCESADOR_LCD_REVC/PROCESADOR_LCD_REVC.vhd" 863 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1714163827417 "|LIB_LCD_INTESC_REVC|PROCESADOR_LCD_REVC:U1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DATA_A PROCESADOR_LCD_REVC.vhd(866) " "VHDL Process Statement warning at PROCESADOR_LCD_REVC.vhd(866): signal \"DATA_A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../PROCESADOR_LCD_REVC/PROCESADOR_LCD_REVC.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/PARCIAL2-GRUPAL/CarpetaPrincipalLCD/PROCESADOR_LCD_REVC/PROCESADOR_LCD_REVC.vhd" 866 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1714163827417 "|LIB_LCD_INTESC_REVC|PROCESADOR_LCD_REVC:U1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "DATA_A PROCESADOR_LCD_REVC.vhd(786) " "VHDL Process Statement warning at PROCESADOR_LCD_REVC.vhd(786): inferring latch(es) for signal or variable \"DATA_A\", which holds its previous value in one or more paths through the process" {  } { { "../PROCESADOR_LCD_REVC/PROCESADOR_LCD_REVC.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/PARCIAL2-GRUPAL/CarpetaPrincipalLCD/PROCESADOR_LCD_REVC/PROCESADOR_LCD_REVC.vhd" 786 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1714163827417 "|LIB_LCD_INTESC_REVC|PROCESADOR_LCD_REVC:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA_A\[0\] PROCESADOR_LCD_REVC.vhd(786) " "Inferred latch for \"DATA_A\[0\]\" at PROCESADOR_LCD_REVC.vhd(786)" {  } { { "../PROCESADOR_LCD_REVC/PROCESADOR_LCD_REVC.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/PARCIAL2-GRUPAL/CarpetaPrincipalLCD/PROCESADOR_LCD_REVC/PROCESADOR_LCD_REVC.vhd" 786 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1714163827417 "|LIB_LCD_INTESC_REVC|PROCESADOR_LCD_REVC:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA_A\[1\] PROCESADOR_LCD_REVC.vhd(786) " "Inferred latch for \"DATA_A\[1\]\" at PROCESADOR_LCD_REVC.vhd(786)" {  } { { "../PROCESADOR_LCD_REVC/PROCESADOR_LCD_REVC.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/PARCIAL2-GRUPAL/CarpetaPrincipalLCD/PROCESADOR_LCD_REVC/PROCESADOR_LCD_REVC.vhd" 786 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1714163827417 "|LIB_LCD_INTESC_REVC|PROCESADOR_LCD_REVC:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA_A\[2\] PROCESADOR_LCD_REVC.vhd(786) " "Inferred latch for \"DATA_A\[2\]\" at PROCESADOR_LCD_REVC.vhd(786)" {  } { { "../PROCESADOR_LCD_REVC/PROCESADOR_LCD_REVC.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/PARCIAL2-GRUPAL/CarpetaPrincipalLCD/PROCESADOR_LCD_REVC/PROCESADOR_LCD_REVC.vhd" 786 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1714163827417 "|LIB_LCD_INTESC_REVC|PROCESADOR_LCD_REVC:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA_A\[3\] PROCESADOR_LCD_REVC.vhd(786) " "Inferred latch for \"DATA_A\[3\]\" at PROCESADOR_LCD_REVC.vhd(786)" {  } { { "../PROCESADOR_LCD_REVC/PROCESADOR_LCD_REVC.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/PARCIAL2-GRUPAL/CarpetaPrincipalLCD/PROCESADOR_LCD_REVC/PROCESADOR_LCD_REVC.vhd" 786 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1714163827417 "|LIB_LCD_INTESC_REVC|PROCESADOR_LCD_REVC:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA_A\[4\] PROCESADOR_LCD_REVC.vhd(786) " "Inferred latch for \"DATA_A\[4\]\" at PROCESADOR_LCD_REVC.vhd(786)" {  } { { "../PROCESADOR_LCD_REVC/PROCESADOR_LCD_REVC.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/PARCIAL2-GRUPAL/CarpetaPrincipalLCD/PROCESADOR_LCD_REVC/PROCESADOR_LCD_REVC.vhd" 786 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1714163827417 "|LIB_LCD_INTESC_REVC|PROCESADOR_LCD_REVC:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA_A\[5\] PROCESADOR_LCD_REVC.vhd(786) " "Inferred latch for \"DATA_A\[5\]\" at PROCESADOR_LCD_REVC.vhd(786)" {  } { { "../PROCESADOR_LCD_REVC/PROCESADOR_LCD_REVC.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/PARCIAL2-GRUPAL/CarpetaPrincipalLCD/PROCESADOR_LCD_REVC/PROCESADOR_LCD_REVC.vhd" 786 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1714163827417 "|LIB_LCD_INTESC_REVC|PROCESADOR_LCD_REVC:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA_A\[6\] PROCESADOR_LCD_REVC.vhd(786) " "Inferred latch for \"DATA_A\[6\]\" at PROCESADOR_LCD_REVC.vhd(786)" {  } { { "../PROCESADOR_LCD_REVC/PROCESADOR_LCD_REVC.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/PARCIAL2-GRUPAL/CarpetaPrincipalLCD/PROCESADOR_LCD_REVC/PROCESADOR_LCD_REVC.vhd" 786 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1714163827417 "|LIB_LCD_INTESC_REVC|PROCESADOR_LCD_REVC:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA_A\[7\] PROCESADOR_LCD_REVC.vhd(786) " "Inferred latch for \"DATA_A\[7\]\" at PROCESADOR_LCD_REVC.vhd(786)" {  } { { "../PROCESADOR_LCD_REVC/PROCESADOR_LCD_REVC.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/PARCIAL2-GRUPAL/CarpetaPrincipalLCD/PROCESADOR_LCD_REVC/PROCESADOR_LCD_REVC.vhd" 786 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1714163827417 "|LIB_LCD_INTESC_REVC|PROCESADOR_LCD_REVC:U1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CARACTERES_ESPECIALES_REVC CARACTERES_ESPECIALES_REVC:U2 " "Elaborating entity \"CARACTERES_ESPECIALES_REVC\" for hierarchy \"CARACTERES_ESPECIALES_REVC:U2\"" {  } { { "LIB_LCD_INTESC_REVC.vhd" "U2" { Text "C:/Users/DELL/Documents/VHDL/PARCIAL2-GRUPAL/CarpetaPrincipalLCD/LIB_LCD_INTESC_REVC/LIB_LCD_INTESC_REVC.vhd" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714163827417 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "PROCESADOR_LCD_REVC:U1\|DATA_A\[0\] " "Latch PROCESADOR_LCD_REVC:U1\|DATA_A\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PROCESADOR_LCD_REVC:U1\|ESTADO.CLEAR_DISPLAY " "Ports D and ENA on the latch are fed by the same signal PROCESADOR_LCD_REVC:U1\|ESTADO.CLEAR_DISPLAY" {  } { { "../PROCESADOR_LCD_REVC/PROCESADOR_LCD_REVC.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/PARCIAL2-GRUPAL/CarpetaPrincipalLCD/PROCESADOR_LCD_REVC/PROCESADOR_LCD_REVC.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1714163828203 ""}  } { { "../PROCESADOR_LCD_REVC/PROCESADOR_LCD_REVC.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/PARCIAL2-GRUPAL/CarpetaPrincipalLCD/PROCESADOR_LCD_REVC/PROCESADOR_LCD_REVC.vhd" 786 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1714163828203 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "PROCESADOR_LCD_REVC:U1\|DATA_A\[1\] " "Latch PROCESADOR_LCD_REVC:U1\|DATA_A\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PROCESADOR_LCD_REVC:U1\|ESTADO.CLEAR_DISPLAY " "Ports D and ENA on the latch are fed by the same signal PROCESADOR_LCD_REVC:U1\|ESTADO.CLEAR_DISPLAY" {  } { { "../PROCESADOR_LCD_REVC/PROCESADOR_LCD_REVC.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/PARCIAL2-GRUPAL/CarpetaPrincipalLCD/PROCESADOR_LCD_REVC/PROCESADOR_LCD_REVC.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1714163828203 ""}  } { { "../PROCESADOR_LCD_REVC/PROCESADOR_LCD_REVC.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/PARCIAL2-GRUPAL/CarpetaPrincipalLCD/PROCESADOR_LCD_REVC/PROCESADOR_LCD_REVC.vhd" 786 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1714163828203 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "PROCESADOR_LCD_REVC:U1\|DATA_A\[2\] " "Latch PROCESADOR_LCD_REVC:U1\|DATA_A\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PROCESADOR_LCD_REVC:U1\|ESTADO.BUCLE_FIN " "Ports D and ENA on the latch are fed by the same signal PROCESADOR_LCD_REVC:U1\|ESTADO.BUCLE_FIN" {  } { { "../PROCESADOR_LCD_REVC/PROCESADOR_LCD_REVC.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/PARCIAL2-GRUPAL/CarpetaPrincipalLCD/PROCESADOR_LCD_REVC/PROCESADOR_LCD_REVC.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1714163828203 ""}  } { { "../PROCESADOR_LCD_REVC/PROCESADOR_LCD_REVC.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/PARCIAL2-GRUPAL/CarpetaPrincipalLCD/PROCESADOR_LCD_REVC/PROCESADOR_LCD_REVC.vhd" 786 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1714163828203 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "PROCESADOR_LCD_REVC:U1\|DATA_A\[3\] " "Latch PROCESADOR_LCD_REVC:U1\|DATA_A\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PROCESADOR_LCD_REVC:U1\|ESTADO.BUCLE_FIN " "Ports D and ENA on the latch are fed by the same signal PROCESADOR_LCD_REVC:U1\|ESTADO.BUCLE_FIN" {  } { { "../PROCESADOR_LCD_REVC/PROCESADOR_LCD_REVC.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/PARCIAL2-GRUPAL/CarpetaPrincipalLCD/PROCESADOR_LCD_REVC/PROCESADOR_LCD_REVC.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1714163828203 ""}  } { { "../PROCESADOR_LCD_REVC/PROCESADOR_LCD_REVC.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/PARCIAL2-GRUPAL/CarpetaPrincipalLCD/PROCESADOR_LCD_REVC/PROCESADOR_LCD_REVC.vhd" 786 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1714163828203 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "PROCESADOR_LCD_REVC:U1\|DATA_A\[4\] " "Latch PROCESADOR_LCD_REVC:U1\|DATA_A\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PROCESADOR_LCD_REVC:U1\|ESTADO.BUCLE_FIN " "Ports D and ENA on the latch are fed by the same signal PROCESADOR_LCD_REVC:U1\|ESTADO.BUCLE_FIN" {  } { { "../PROCESADOR_LCD_REVC/PROCESADOR_LCD_REVC.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/PARCIAL2-GRUPAL/CarpetaPrincipalLCD/PROCESADOR_LCD_REVC/PROCESADOR_LCD_REVC.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1714163828203 ""}  } { { "../PROCESADOR_LCD_REVC/PROCESADOR_LCD_REVC.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/PARCIAL2-GRUPAL/CarpetaPrincipalLCD/PROCESADOR_LCD_REVC/PROCESADOR_LCD_REVC.vhd" 786 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1714163828203 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "PROCESADOR_LCD_REVC:U1\|DATA_A\[5\] " "Latch PROCESADOR_LCD_REVC:U1\|DATA_A\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PROCESADOR_LCD_REVC:U1\|ESTADO.BUCLE_FIN " "Ports D and ENA on the latch are fed by the same signal PROCESADOR_LCD_REVC:U1\|ESTADO.BUCLE_FIN" {  } { { "../PROCESADOR_LCD_REVC/PROCESADOR_LCD_REVC.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/PARCIAL2-GRUPAL/CarpetaPrincipalLCD/PROCESADOR_LCD_REVC/PROCESADOR_LCD_REVC.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1714163828203 ""}  } { { "../PROCESADOR_LCD_REVC/PROCESADOR_LCD_REVC.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/PARCIAL2-GRUPAL/CarpetaPrincipalLCD/PROCESADOR_LCD_REVC/PROCESADOR_LCD_REVC.vhd" 786 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1714163828203 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "PROCESADOR_LCD_REVC:U1\|DATA_A\[6\] " "Latch PROCESADOR_LCD_REVC:U1\|DATA_A\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PROCESADOR_LCD_REVC:U1\|ESTADO.BUCLE_FIN " "Ports D and ENA on the latch are fed by the same signal PROCESADOR_LCD_REVC:U1\|ESTADO.BUCLE_FIN" {  } { { "../PROCESADOR_LCD_REVC/PROCESADOR_LCD_REVC.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/PARCIAL2-GRUPAL/CarpetaPrincipalLCD/PROCESADOR_LCD_REVC/PROCESADOR_LCD_REVC.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1714163828203 ""}  } { { "../PROCESADOR_LCD_REVC/PROCESADOR_LCD_REVC.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/PARCIAL2-GRUPAL/CarpetaPrincipalLCD/PROCESADOR_LCD_REVC/PROCESADOR_LCD_REVC.vhd" 786 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1714163828203 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "PROCESADOR_LCD_REVC:U1\|DATA_A\[7\] " "Latch PROCESADOR_LCD_REVC:U1\|DATA_A\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PROCESADOR_LCD_REVC:U1\|ESTADO.BUCLE_FIN " "Ports D and ENA on the latch are fed by the same signal PROCESADOR_LCD_REVC:U1\|ESTADO.BUCLE_FIN" {  } { { "../PROCESADOR_LCD_REVC/PROCESADOR_LCD_REVC.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/PARCIAL2-GRUPAL/CarpetaPrincipalLCD/PROCESADOR_LCD_REVC/PROCESADOR_LCD_REVC.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1714163828203 ""}  } { { "../PROCESADOR_LCD_REVC/PROCESADOR_LCD_REVC.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/PARCIAL2-GRUPAL/CarpetaPrincipalLCD/PROCESADOR_LCD_REVC/PROCESADOR_LCD_REVC.vhd" 786 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1714163828203 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "RW GND " "Pin \"RW\" is stuck at GND" {  } { { "LIB_LCD_INTESC_REVC.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/PARCIAL2-GRUPAL/CarpetaPrincipalLCD/LIB_LCD_INTESC_REVC/LIB_LCD_INTESC_REVC.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1714163828328 "|LIB_LCD_INTESC_REVC|RW"} { "Warning" "WMLS_MLS_STUCK_PIN" "BLCD\[4\] GND " "Pin \"BLCD\[4\]\" is stuck at GND" {  } { { "LIB_LCD_INTESC_REVC.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/PARCIAL2-GRUPAL/CarpetaPrincipalLCD/LIB_LCD_INTESC_REVC/LIB_LCD_INTESC_REVC.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1714163828328 "|LIB_LCD_INTESC_REVC|BLCD[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BLCD\[5\] GND " "Pin \"BLCD\[5\]\" is stuck at GND" {  } { { "LIB_LCD_INTESC_REVC.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/PARCIAL2-GRUPAL/CarpetaPrincipalLCD/LIB_LCD_INTESC_REVC/LIB_LCD_INTESC_REVC.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1714163828328 "|LIB_LCD_INTESC_REVC|BLCD[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BLCD\[6\] GND " "Pin \"BLCD\[6\]\" is stuck at GND" {  } { { "LIB_LCD_INTESC_REVC.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/PARCIAL2-GRUPAL/CarpetaPrincipalLCD/LIB_LCD_INTESC_REVC/LIB_LCD_INTESC_REVC.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1714163828328 "|LIB_LCD_INTESC_REVC|BLCD[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BLCD\[7\] GND " "Pin \"BLCD\[7\]\" is stuck at GND" {  } { { "LIB_LCD_INTESC_REVC.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/PARCIAL2-GRUPAL/CarpetaPrincipalLCD/LIB_LCD_INTESC_REVC/LIB_LCD_INTESC_REVC.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1714163828328 "|LIB_LCD_INTESC_REVC|BLCD[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1714163828328 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1714163828435 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "10 " "10 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1714163828642 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1714163828737 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1714163828737 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "355 " "Implemented 355 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1714163828784 ""} { "Info" "ICUT_CUT_TM_OPINS" "19 " "Implemented 19 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1714163828784 ""} { "Info" "ICUT_CUT_TM_LCELLS" "333 " "Implemented 333 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1714163828784 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1714163828784 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 57 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 57 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4672 " "Peak virtual memory: 4672 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1714163828817 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 26 15:37:08 2024 " "Processing ended: Fri Apr 26 15:37:08 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1714163828817 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1714163828817 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1714163828817 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1714163828817 ""}
