// Seed: 3282988276
program module_0 ();
  logic id_1;
  assign id_1 = id_1;
  always
    if (-1 || 1) begin : LABEL_0
      id_1 <= id_1;
    end
  assign module_1.id_1 = 0;
endprogram
module module_1 (
    output tri0 id_0
    , id_3,
    output supply1 id_1
);
  logic id_4;
  module_0 modCall_1 ();
endmodule
module module_2 (
    input wand id_0,
    input supply1 id_1,
    output wire id_2,
    output tri1 id_3,
    output tri1 id_4,
    input tri0 id_5,
    input supply1 id_6,
    input wor id_7,
    input uwire id_8,
    output wand id_9,
    input tri0 id_10,
    output tri0 id_11
    , id_15,
    input tri id_12,
    output supply1 id_13
);
  logic id_16;
  module_0 modCall_1 ();
endmodule
