// Seed: 3766094893
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  inout wire id_4;
  input wire id_3;
  input wire id_2;
  input wire id_1;
  tri0 id_6;
  task id_7(input reg id_8);
    #1 id_7 <= id_5;
  endtask
  tri id_9 = 1;
  wire id_10;
  logic [7:0][1 'h0] id_11;
  wire id_12;
  assign id_6 = 1 == 1;
  id_13(
      id_11, id_3, id_1, (1), 1, (id_3), id_8
  );
  assign id_11 = id_1;
endmodule
module module_1 (
    output logic id_0,
    output tri0  id_1,
    input  tri0  id_2
);
  supply0 id_4;
  tri id_5 = id_4;
  uwire id_6, id_7;
  always begin : LABEL_0
    if (id_6) id_1 = id_4;
    else id_1 = id_6;
  end
  assign id_4 = id_6;
  tri id_8 = id_2;
  assign id_4 = id_4 <-> {1'b0, id_7, 1 - id_7, id_4};
  wire id_9;
  reg id_10, id_11;
  tri0 id_12;
  assign id_12 = 1'd0;
  always begin : LABEL_0
    id_0 <= id_11;
  end
  module_0 modCall_1 (
      id_10,
      id_12,
      id_10,
      id_9,
      id_11
  );
  assign modCall_1.id_8 = 0;
  wire id_13;
endmodule
