

================================================================
== Vivado HLS Report for 'pwm'
================================================================
* Date:           Mon Jul 23 19:28:51 2018

* Version:        2017.4 (Build 2086221 on Fri Dec 15 21:13:33 MST 2017)
* Project:        pwm
* Solution:       pwm
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   4.00|      2.43|        0.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    8|    8|    8|    8|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|    120|
|FIFO             |        -|      -|       -|      -|
|Instance         |        2|      -|     116|    110|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|     85|
|Register         |        -|      -|      70|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        2|      0|     186|    315|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |    ~0   |      0|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +----------------------+--------------------+---------+-------+-----+-----+
    |       Instance       |       Module       | BRAM_18K| DSP48E|  FF | LUT |
    +----------------------+--------------------+---------+-------+-----+-----+
    |pwm_AXILiteS_s_axi_U  |pwm_AXILiteS_s_axi  |        2|      0|  116|  110|
    +----------------------+--------------------+---------+-------+-----+-----+
    |Total                 |                    |        2|      0|  116|  110|
    +----------------------+--------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------+----------+-------+---+----+------------+------------+
    |   Variable Name   | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------+----------+-------+---+----+------------+------------+
    |tmp_s_fu_147_p2    |     +    |      0|  0|  23|          16|           1|
    |tmp_9_5_fu_200_p2  |    and   |      0|  0|  13|           6|           6|
    |tmp_fu_178_p2      |    and   |      0|  0|  13|           6|           6|
    |grp_fu_127_p2      |   icmp   |      0|  0|  13|          16|          16|
    |tmp_2_fu_142_p2    |   icmp   |      0|  0|  13|          16|           1|
    |tmp_4_1_fu_137_p2  |   icmp   |      0|  0|  13|          16|          16|
    |out_V              |  select  |      0|  0|   6|           1|           2|
    |tmp1_fu_172_p2     |    xor   |      0|  0|  13|           6|           2|
    |tmp2_fu_194_p2     |    xor   |      0|  0|  13|           6|           2|
    +-------------------+----------+-------+---+----+------------+------------+
    |Total              |          |      0|  0| 120|          89|          52|
    +-------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------+----+-----------+-----+-----------+
    |     Name     | LUT| Input Size| Bits| Total Bits|
    +--------------+----+-----------+-----+-----------+
    |ap_NS_fsm     |  47|         10|    1|         10|
    |m_V_address0  |  38|          7|    3|         21|
    +--------------+----+-----------+-----+-----------+
    |Total         |  85|         17|    4|         31|
    +--------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------+----+----+-----+-----------+
    |        Name        | FF | LUT| Bits| Const Bits|
    +--------------------+----+----+-----+-----------+
    |accumulator_V       |  16|   0|   16|          0|
    |ap_CS_fsm           |   9|   0|    9|          0|
    |m_V_load_1_reg_230  |  16|   0|   16|          0|
    |out_p_V             |   6|   0|    6|          0|
    |reg_123             |  16|   0|   16|          0|
    |tmp_2_reg_292       |   1|   0|    1|          0|
    |tmp_4_1_reg_257     |   1|   0|    1|          0|
    |tmp_4_2_reg_267     |   1|   0|    1|          0|
    |tmp_4_3_reg_277     |   1|   0|    1|          0|
    |tmp_4_4_reg_282     |   1|   0|    1|          0|
    |tmp_4_5_reg_287     |   1|   0|    1|          0|
    |tmp_4_reg_252       |   1|   0|    1|          0|
    +--------------------+----+----+-----+-----------+
    |Total               |  70|   0|   70|          0|
    +--------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+--------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------------------+-----+-----+------------+--------------+--------------+
|s_axi_AXILiteS_AWVALID  |  in |    1|    s_axi   |   AXILiteS   |     array    |
|s_axi_AXILiteS_AWREADY  | out |    1|    s_axi   |   AXILiteS   |     array    |
|s_axi_AXILiteS_AWADDR   |  in |    5|    s_axi   |   AXILiteS   |     array    |
|s_axi_AXILiteS_WVALID   |  in |    1|    s_axi   |   AXILiteS   |     array    |
|s_axi_AXILiteS_WREADY   | out |    1|    s_axi   |   AXILiteS   |     array    |
|s_axi_AXILiteS_WDATA    |  in |   32|    s_axi   |   AXILiteS   |     array    |
|s_axi_AXILiteS_WSTRB    |  in |    4|    s_axi   |   AXILiteS   |     array    |
|s_axi_AXILiteS_ARVALID  |  in |    1|    s_axi   |   AXILiteS   |     array    |
|s_axi_AXILiteS_ARREADY  | out |    1|    s_axi   |   AXILiteS   |     array    |
|s_axi_AXILiteS_ARADDR   |  in |    5|    s_axi   |   AXILiteS   |     array    |
|s_axi_AXILiteS_RVALID   | out |    1|    s_axi   |   AXILiteS   |     array    |
|s_axi_AXILiteS_RREADY   |  in |    1|    s_axi   |   AXILiteS   |     array    |
|s_axi_AXILiteS_RDATA    | out |   32|    s_axi   |   AXILiteS   |     array    |
|s_axi_AXILiteS_RRESP    | out |    2|    s_axi   |   AXILiteS   |     array    |
|s_axi_AXILiteS_BVALID   | out |    1|    s_axi   |   AXILiteS   |     array    |
|s_axi_AXILiteS_BREADY   |  in |    1|    s_axi   |   AXILiteS   |     array    |
|s_axi_AXILiteS_BRESP    | out |    2|    s_axi   |   AXILiteS   |     array    |
|ap_clk                  |  in |    1| ap_ctrl_hs |      pwm     | return value |
|ap_rst_n                |  in |    1| ap_ctrl_hs |      pwm     | return value |
|interrupt               | out |    1| ap_ctrl_hs |      pwm     | return value |
|out_V                   | out |    6|   ap_none  |     out_V    |    pointer   |
+------------------------+-----+-----+------------+--------------+--------------+

