Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Tue Nov 22 19:52:45 2016
| Host         : AwesomeSauce running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file tutorial_control_sets_placed.rpt
| Design       : tutorial
| Device       : xc7a35t
-------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    11 |
| Unused register locations in slices containing registers |    16 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              54 |           20 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              28 |           11 |
| Yes          | No                    | No                     |              16 |            6 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              14 |            4 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------+-----------------------------+------------------------------+------------------+----------------+
|  Clock Signal  |        Enable Signal        |       Set/Reset Signal       | Slice Load Count | Bel Load Count |
+----------------+-----------------------------+------------------------------+------------------+----------------+
|  clk_IBUF_BUFG | kcpsm6_inst/flag_enable     | kcpsm6_inst/internal_reset   |                1 |              2 |
|  clk_IBUF_BUFG |                             | kcpsm6_inst/internal_reset   |                3 |              6 |
|  clk_IBUF_BUFG |                             | software_inst/instruction[7] |                4 |              8 |
|  clk_IBUF_BUFG | kcpsm6_inst/E[0]            |                              |                3 |              8 |
|  clk_IBUF_BUFG | kcpsm6_inst/E[1]            |                              |                3 |              8 |
|  clk_IBUF_BUFG | kcpsm6_inst/t_state_0       | kcpsm6_inst/internal_reset   |                3 |             12 |
|  clk_IBUF_BUFG |                             | count[14]_i_1_n_0            |                4 |             14 |
|  clk_IBUF_BUFG | kcpsm6_inst/register_enable |                              |                2 |             16 |
|  clk_IBUF_BUFG | kcpsm6_inst/t_state_0       |                              |                2 |             16 |
|  clk_IBUF_BUFG | kcpsm6_inst/spm_enable      |                              |                8 |             32 |
|  clk_IBUF_BUFG |                             |                              |               20 |             54 |
+----------------+-----------------------------+------------------------------+------------------+----------------+


