

================================================================
== Vitis HLS Report for 'node0'
================================================================
* Date:           Thu Jun 13 11:26:11 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        hls_DepthwiseSeparableConvBlock
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu200-fsgd2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.690 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   100355|   100355|  0.334 ms|  0.334 ms|  100355|  100355|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |- loop0_loop1_loop2  |   100353|   100353|         3|          1|          1|  100352|       yes|
        +---------------------+---------+---------+----------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      259|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|      117|    -|
|Register             |        -|     -|      120|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|      120|      376|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1440|  2280|   788160|   394080|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  6840|  2364480|  1182240|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln21_1_fu_137_p2       |         +|   0|  0|  24|          17|           1|
    |add_ln21_fu_228_p2         |         +|   0|  0|  14|           7|           1|
    |add_ln22_1_fu_193_p2       |         +|   0|  0|  18|          11|           1|
    |add_ln22_fu_248_p2         |         +|   0|  0|  14|           7|           1|
    |add_ln23_fu_187_p2         |         +|   0|  0|  12|           4|           1|
    |add_ln26_1_fu_340_p2       |         +|   0|  0|  17|          17|          17|
    |add_ln26_fu_297_p2         |         +|   0|  0|  20|          13|          13|
    |sub_ln26_1_fu_334_p2       |         -|   0|  0|  17|          17|          17|
    |sub_ln26_fu_287_p2         |         -|   0|  0|  19|          12|          12|
    |and_ln21_fu_167_p2         |       and|   0|  0|   2|           1|           1|
    |ap_condition_110           |       and|   0|  0|   2|           1|           1|
    |ap_condition_127           |       and|   0|  0|   2|           1|           1|
    |icmp_ln21_fu_131_p2        |      icmp|   0|  0|  24|          17|          16|
    |icmp_ln22_fu_149_p2        |      icmp|   0|  0|  18|          11|          10|
    |icmp_ln23_fu_161_p2        |      icmp|   0|  0|  12|           4|           5|
    |ap_block_pp0_stage0_11001  |        or|   0|  0|   2|           1|           1|
    |or_ln22_fu_173_p2          |        or|   0|  0|   2|           1|           1|
    |select_ln21_1_fu_241_p3    |    select|   0|  0|   7|           1|           7|
    |select_ln21_fu_234_p3      |    select|   0|  0|   7|           1|           1|
    |select_ln22_1_fu_254_p3    |    select|   0|  0|   7|           1|           7|
    |select_ln22_2_fu_199_p3    |    select|   0|  0|  11|           1|           1|
    |select_ln22_fu_179_p3      |    select|   0|  0|   4|           1|           1|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    |xor_ln21_fu_155_p2         |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0| 259|         149|         121|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                             |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                 |   9|          2|    1|          2|
    |ap_sig_allocacmp_indvar_flatten12_load  |   9|          2|   17|         34|
    |ap_sig_allocacmp_indvar_flatten_load    |   9|          2|   11|         22|
    |ap_sig_allocacmp_v2_load                |   9|          2|    7|         14|
    |ap_sig_allocacmp_v3_load                |   9|          2|    7|         14|
    |ap_sig_allocacmp_v4_load                |   9|          2|    4|          8|
    |indvar_flatten12_fu_80                  |   9|          2|   17|         34|
    |indvar_flatten_fu_72                    |   9|          2|   11|         22|
    |v2_fu_76                                |   9|          2|    7|         14|
    |v3_fu_68                                |   9|          2|    7|         14|
    |v4_fu_64                                |   9|          2|    4|          8|
    |v73_blk_n                               |   9|          2|    1|          2|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   | 117|         26|   95|        190|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |add_ln26_reg_412                  |  13|   0|   13|          0|
    |and_ln21_reg_396                  |   1|   0|    1|          0|
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_init_pp0_iter1_reg        |   1|   0|    1|          0|
    |icmp_ln22_reg_390                 |   1|   0|    1|          0|
    |indvar_flatten12_fu_80            |  17|   0|   17|          0|
    |indvar_flatten_fu_72              |  11|   0|   11|          0|
    |select_ln21_1_reg_407             |   7|   0|    7|          0|
    |select_ln22_reg_401               |   4|   0|    4|          0|
    |trunc_ln26_reg_417                |  10|   0|   10|          0|
    |v2_fu_76                          |   7|   0|    7|          0|
    |v3_fu_68                          |   7|   0|    7|          0|
    |v4_fu_64                          |   4|   0|    4|          0|
    |v5_reg_422                        |  32|   0|   32|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 120|   0|  120|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------------+-----+-----+------------+--------------+--------------+
|ap_clk              |   in|    1|  ap_ctrl_hs|         node0|  return value|
|ap_rst              |   in|    1|  ap_ctrl_hs|         node0|  return value|
|ap_start            |   in|    1|  ap_ctrl_hs|         node0|  return value|
|ap_done             |  out|    1|  ap_ctrl_hs|         node0|  return value|
|ap_continue         |   in|    1|  ap_ctrl_hs|         node0|  return value|
|ap_idle             |  out|    1|  ap_ctrl_hs|         node0|  return value|
|ap_ready            |  out|    1|  ap_ctrl_hs|         node0|  return value|
|v73_dout            |   in|   32|     ap_fifo|           v73|       pointer|
|v73_num_data_valid  |   in|   18|     ap_fifo|           v73|       pointer|
|v73_fifo_cap        |   in|   18|     ap_fifo|           v73|       pointer|
|v73_empty_n         |   in|    1|     ap_fifo|           v73|       pointer|
|v73_read            |  out|    1|     ap_fifo|           v73|       pointer|
|v72_address0        |  out|   17|   ap_memory|           v72|         array|
|v72_ce0             |  out|    1|   ap_memory|           v72|         array|
|v72_we0             |  out|    1|   ap_memory|           v72|         array|
|v72_d0              |  out|   32|   ap_memory|           v72|         array|
+--------------------+-----+-----+------------+--------------+--------------+

