
CutStripDevice2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007500  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000184c  080076a0  080076a0  000086a0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008eec  08008eec  0000a088  2**0
                  CONTENTS
  4 .ARM          00000008  08008eec  08008eec  00009eec  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08008ef4  08008ef4  0000a088  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008ef4  08008ef4  00009ef4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08008ef8  08008ef8  00009ef8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000088  20000000  08008efc  0000a000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00004c6c  20000088  08008f84  0000a088  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20004cf4  08008f84  0000acf4  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000a088  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001b68c  00000000  00000000  0000a0b8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003ebb  00000000  00000000  00025744  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001800  00000000  00000000  00029600  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001266  00000000  00000000  0002ae00  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0000569f  00000000  00000000  0002c066  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001bfd0  00000000  00000000  00031705  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0009d8f3  00000000  00000000  0004d6d5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000eafc8  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006b58  00000000  00000000  000eb00c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006d  00000000  00000000  000f1b64  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000088 	.word	0x20000088
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08007688 	.word	0x08007688

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	2000008c 	.word	0x2000008c
 80001dc:	08007688 	.word	0x08007688

080001e0 <__aeabi_drsub>:
 80001e0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80001e4:	e002      	b.n	80001ec <__adddf3>
 80001e6:	bf00      	nop

080001e8 <__aeabi_dsub>:
 80001e8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080001ec <__adddf3>:
 80001ec:	b530      	push	{r4, r5, lr}
 80001ee:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80001f2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80001f6:	ea94 0f05 	teq	r4, r5
 80001fa:	bf08      	it	eq
 80001fc:	ea90 0f02 	teqeq	r0, r2
 8000200:	bf1f      	itttt	ne
 8000202:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000206:	ea55 0c02 	orrsne.w	ip, r5, r2
 800020a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800020e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000212:	f000 80e2 	beq.w	80003da <__adddf3+0x1ee>
 8000216:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800021a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800021e:	bfb8      	it	lt
 8000220:	426d      	neglt	r5, r5
 8000222:	dd0c      	ble.n	800023e <__adddf3+0x52>
 8000224:	442c      	add	r4, r5
 8000226:	ea80 0202 	eor.w	r2, r0, r2
 800022a:	ea81 0303 	eor.w	r3, r1, r3
 800022e:	ea82 0000 	eor.w	r0, r2, r0
 8000232:	ea83 0101 	eor.w	r1, r3, r1
 8000236:	ea80 0202 	eor.w	r2, r0, r2
 800023a:	ea81 0303 	eor.w	r3, r1, r3
 800023e:	2d36      	cmp	r5, #54	@ 0x36
 8000240:	bf88      	it	hi
 8000242:	bd30      	pophi	{r4, r5, pc}
 8000244:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000248:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800024c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000250:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000254:	d002      	beq.n	800025c <__adddf3+0x70>
 8000256:	4240      	negs	r0, r0
 8000258:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800025c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000260:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000264:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000268:	d002      	beq.n	8000270 <__adddf3+0x84>
 800026a:	4252      	negs	r2, r2
 800026c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000270:	ea94 0f05 	teq	r4, r5
 8000274:	f000 80a7 	beq.w	80003c6 <__adddf3+0x1da>
 8000278:	f1a4 0401 	sub.w	r4, r4, #1
 800027c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000280:	db0d      	blt.n	800029e <__adddf3+0xb2>
 8000282:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000286:	fa22 f205 	lsr.w	r2, r2, r5
 800028a:	1880      	adds	r0, r0, r2
 800028c:	f141 0100 	adc.w	r1, r1, #0
 8000290:	fa03 f20e 	lsl.w	r2, r3, lr
 8000294:	1880      	adds	r0, r0, r2
 8000296:	fa43 f305 	asr.w	r3, r3, r5
 800029a:	4159      	adcs	r1, r3
 800029c:	e00e      	b.n	80002bc <__adddf3+0xd0>
 800029e:	f1a5 0520 	sub.w	r5, r5, #32
 80002a2:	f10e 0e20 	add.w	lr, lr, #32
 80002a6:	2a01      	cmp	r2, #1
 80002a8:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002ac:	bf28      	it	cs
 80002ae:	f04c 0c02 	orrcs.w	ip, ip, #2
 80002b2:	fa43 f305 	asr.w	r3, r3, r5
 80002b6:	18c0      	adds	r0, r0, r3
 80002b8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002bc:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80002c0:	d507      	bpl.n	80002d2 <__adddf3+0xe6>
 80002c2:	f04f 0e00 	mov.w	lr, #0
 80002c6:	f1dc 0c00 	rsbs	ip, ip, #0
 80002ca:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002ce:	eb6e 0101 	sbc.w	r1, lr, r1
 80002d2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80002d6:	d31b      	bcc.n	8000310 <__adddf3+0x124>
 80002d8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80002dc:	d30c      	bcc.n	80002f8 <__adddf3+0x10c>
 80002de:	0849      	lsrs	r1, r1, #1
 80002e0:	ea5f 0030 	movs.w	r0, r0, rrx
 80002e4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80002e8:	f104 0401 	add.w	r4, r4, #1
 80002ec:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80002f0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80002f4:	f080 809a 	bcs.w	800042c <__adddf3+0x240>
 80002f8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80002fc:	bf08      	it	eq
 80002fe:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000302:	f150 0000 	adcs.w	r0, r0, #0
 8000306:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800030a:	ea41 0105 	orr.w	r1, r1, r5
 800030e:	bd30      	pop	{r4, r5, pc}
 8000310:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000314:	4140      	adcs	r0, r0
 8000316:	eb41 0101 	adc.w	r1, r1, r1
 800031a:	3c01      	subs	r4, #1
 800031c:	bf28      	it	cs
 800031e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000322:	d2e9      	bcs.n	80002f8 <__adddf3+0x10c>
 8000324:	f091 0f00 	teq	r1, #0
 8000328:	bf04      	itt	eq
 800032a:	4601      	moveq	r1, r0
 800032c:	2000      	moveq	r0, #0
 800032e:	fab1 f381 	clz	r3, r1
 8000332:	bf08      	it	eq
 8000334:	3320      	addeq	r3, #32
 8000336:	f1a3 030b 	sub.w	r3, r3, #11
 800033a:	f1b3 0220 	subs.w	r2, r3, #32
 800033e:	da0c      	bge.n	800035a <__adddf3+0x16e>
 8000340:	320c      	adds	r2, #12
 8000342:	dd08      	ble.n	8000356 <__adddf3+0x16a>
 8000344:	f102 0c14 	add.w	ip, r2, #20
 8000348:	f1c2 020c 	rsb	r2, r2, #12
 800034c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000350:	fa21 f102 	lsr.w	r1, r1, r2
 8000354:	e00c      	b.n	8000370 <__adddf3+0x184>
 8000356:	f102 0214 	add.w	r2, r2, #20
 800035a:	bfd8      	it	le
 800035c:	f1c2 0c20 	rsble	ip, r2, #32
 8000360:	fa01 f102 	lsl.w	r1, r1, r2
 8000364:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000368:	bfdc      	itt	le
 800036a:	ea41 010c 	orrle.w	r1, r1, ip
 800036e:	4090      	lslle	r0, r2
 8000370:	1ae4      	subs	r4, r4, r3
 8000372:	bfa2      	ittt	ge
 8000374:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000378:	4329      	orrge	r1, r5
 800037a:	bd30      	popge	{r4, r5, pc}
 800037c:	ea6f 0404 	mvn.w	r4, r4
 8000380:	3c1f      	subs	r4, #31
 8000382:	da1c      	bge.n	80003be <__adddf3+0x1d2>
 8000384:	340c      	adds	r4, #12
 8000386:	dc0e      	bgt.n	80003a6 <__adddf3+0x1ba>
 8000388:	f104 0414 	add.w	r4, r4, #20
 800038c:	f1c4 0220 	rsb	r2, r4, #32
 8000390:	fa20 f004 	lsr.w	r0, r0, r4
 8000394:	fa01 f302 	lsl.w	r3, r1, r2
 8000398:	ea40 0003 	orr.w	r0, r0, r3
 800039c:	fa21 f304 	lsr.w	r3, r1, r4
 80003a0:	ea45 0103 	orr.w	r1, r5, r3
 80003a4:	bd30      	pop	{r4, r5, pc}
 80003a6:	f1c4 040c 	rsb	r4, r4, #12
 80003aa:	f1c4 0220 	rsb	r2, r4, #32
 80003ae:	fa20 f002 	lsr.w	r0, r0, r2
 80003b2:	fa01 f304 	lsl.w	r3, r1, r4
 80003b6:	ea40 0003 	orr.w	r0, r0, r3
 80003ba:	4629      	mov	r1, r5
 80003bc:	bd30      	pop	{r4, r5, pc}
 80003be:	fa21 f004 	lsr.w	r0, r1, r4
 80003c2:	4629      	mov	r1, r5
 80003c4:	bd30      	pop	{r4, r5, pc}
 80003c6:	f094 0f00 	teq	r4, #0
 80003ca:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80003ce:	bf06      	itte	eq
 80003d0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80003d4:	3401      	addeq	r4, #1
 80003d6:	3d01      	subne	r5, #1
 80003d8:	e74e      	b.n	8000278 <__adddf3+0x8c>
 80003da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003de:	bf18      	it	ne
 80003e0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003e4:	d029      	beq.n	800043a <__adddf3+0x24e>
 80003e6:	ea94 0f05 	teq	r4, r5
 80003ea:	bf08      	it	eq
 80003ec:	ea90 0f02 	teqeq	r0, r2
 80003f0:	d005      	beq.n	80003fe <__adddf3+0x212>
 80003f2:	ea54 0c00 	orrs.w	ip, r4, r0
 80003f6:	bf04      	itt	eq
 80003f8:	4619      	moveq	r1, r3
 80003fa:	4610      	moveq	r0, r2
 80003fc:	bd30      	pop	{r4, r5, pc}
 80003fe:	ea91 0f03 	teq	r1, r3
 8000402:	bf1e      	ittt	ne
 8000404:	2100      	movne	r1, #0
 8000406:	2000      	movne	r0, #0
 8000408:	bd30      	popne	{r4, r5, pc}
 800040a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800040e:	d105      	bne.n	800041c <__adddf3+0x230>
 8000410:	0040      	lsls	r0, r0, #1
 8000412:	4149      	adcs	r1, r1
 8000414:	bf28      	it	cs
 8000416:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800041a:	bd30      	pop	{r4, r5, pc}
 800041c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000420:	bf3c      	itt	cc
 8000422:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000426:	bd30      	popcc	{r4, r5, pc}
 8000428:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800042c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000430:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000434:	f04f 0000 	mov.w	r0, #0
 8000438:	bd30      	pop	{r4, r5, pc}
 800043a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800043e:	bf1a      	itte	ne
 8000440:	4619      	movne	r1, r3
 8000442:	4610      	movne	r0, r2
 8000444:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000448:	bf1c      	itt	ne
 800044a:	460b      	movne	r3, r1
 800044c:	4602      	movne	r2, r0
 800044e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000452:	bf06      	itte	eq
 8000454:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000458:	ea91 0f03 	teqeq	r1, r3
 800045c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000460:	bd30      	pop	{r4, r5, pc}
 8000462:	bf00      	nop

08000464 <__aeabi_ui2d>:
 8000464:	f090 0f00 	teq	r0, #0
 8000468:	bf04      	itt	eq
 800046a:	2100      	moveq	r1, #0
 800046c:	4770      	bxeq	lr
 800046e:	b530      	push	{r4, r5, lr}
 8000470:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000474:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000478:	f04f 0500 	mov.w	r5, #0
 800047c:	f04f 0100 	mov.w	r1, #0
 8000480:	e750      	b.n	8000324 <__adddf3+0x138>
 8000482:	bf00      	nop

08000484 <__aeabi_i2d>:
 8000484:	f090 0f00 	teq	r0, #0
 8000488:	bf04      	itt	eq
 800048a:	2100      	moveq	r1, #0
 800048c:	4770      	bxeq	lr
 800048e:	b530      	push	{r4, r5, lr}
 8000490:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000494:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000498:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800049c:	bf48      	it	mi
 800049e:	4240      	negmi	r0, r0
 80004a0:	f04f 0100 	mov.w	r1, #0
 80004a4:	e73e      	b.n	8000324 <__adddf3+0x138>
 80004a6:	bf00      	nop

080004a8 <__aeabi_f2d>:
 80004a8:	0042      	lsls	r2, r0, #1
 80004aa:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004ae:	ea4f 0131 	mov.w	r1, r1, rrx
 80004b2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004b6:	bf1f      	itttt	ne
 80004b8:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80004bc:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80004c0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80004c4:	4770      	bxne	lr
 80004c6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80004ca:	bf08      	it	eq
 80004cc:	4770      	bxeq	lr
 80004ce:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80004d2:	bf04      	itt	eq
 80004d4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80004d8:	4770      	bxeq	lr
 80004da:	b530      	push	{r4, r5, lr}
 80004dc:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80004e0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004e4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80004e8:	e71c      	b.n	8000324 <__adddf3+0x138>
 80004ea:	bf00      	nop

080004ec <__aeabi_ul2d>:
 80004ec:	ea50 0201 	orrs.w	r2, r0, r1
 80004f0:	bf08      	it	eq
 80004f2:	4770      	bxeq	lr
 80004f4:	b530      	push	{r4, r5, lr}
 80004f6:	f04f 0500 	mov.w	r5, #0
 80004fa:	e00a      	b.n	8000512 <__aeabi_l2d+0x16>

080004fc <__aeabi_l2d>:
 80004fc:	ea50 0201 	orrs.w	r2, r0, r1
 8000500:	bf08      	it	eq
 8000502:	4770      	bxeq	lr
 8000504:	b530      	push	{r4, r5, lr}
 8000506:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800050a:	d502      	bpl.n	8000512 <__aeabi_l2d+0x16>
 800050c:	4240      	negs	r0, r0
 800050e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000512:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000516:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800051a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800051e:	f43f aed8 	beq.w	80002d2 <__adddf3+0xe6>
 8000522:	f04f 0203 	mov.w	r2, #3
 8000526:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800052a:	bf18      	it	ne
 800052c:	3203      	addne	r2, #3
 800052e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000532:	bf18      	it	ne
 8000534:	3203      	addne	r2, #3
 8000536:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800053a:	f1c2 0320 	rsb	r3, r2, #32
 800053e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000542:	fa20 f002 	lsr.w	r0, r0, r2
 8000546:	fa01 fe03 	lsl.w	lr, r1, r3
 800054a:	ea40 000e 	orr.w	r0, r0, lr
 800054e:	fa21 f102 	lsr.w	r1, r1, r2
 8000552:	4414      	add	r4, r2
 8000554:	e6bd      	b.n	80002d2 <__adddf3+0xe6>
 8000556:	bf00      	nop

08000558 <__aeabi_d2iz>:
 8000558:	ea4f 0241 	mov.w	r2, r1, lsl #1
 800055c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000560:	d215      	bcs.n	800058e <__aeabi_d2iz+0x36>
 8000562:	d511      	bpl.n	8000588 <__aeabi_d2iz+0x30>
 8000564:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000568:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 800056c:	d912      	bls.n	8000594 <__aeabi_d2iz+0x3c>
 800056e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000572:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000576:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 800057a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 800057e:	fa23 f002 	lsr.w	r0, r3, r2
 8000582:	bf18      	it	ne
 8000584:	4240      	negne	r0, r0
 8000586:	4770      	bx	lr
 8000588:	f04f 0000 	mov.w	r0, #0
 800058c:	4770      	bx	lr
 800058e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000592:	d105      	bne.n	80005a0 <__aeabi_d2iz+0x48>
 8000594:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000598:	bf08      	it	eq
 800059a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 800059e:	4770      	bx	lr
 80005a0:	f04f 0000 	mov.w	r0, #0
 80005a4:	4770      	bx	lr
 80005a6:	bf00      	nop

080005a8 <__aeabi_d2f>:
 80005a8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 80005ac:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 80005b0:	bf24      	itt	cs
 80005b2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 80005b6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 80005ba:	d90d      	bls.n	80005d8 <__aeabi_d2f+0x30>
 80005bc:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 80005c0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 80005c4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 80005c8:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 80005cc:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 80005d0:	bf08      	it	eq
 80005d2:	f020 0001 	biceq.w	r0, r0, #1
 80005d6:	4770      	bx	lr
 80005d8:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 80005dc:	d121      	bne.n	8000622 <__aeabi_d2f+0x7a>
 80005de:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 80005e2:	bfbc      	itt	lt
 80005e4:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 80005e8:	4770      	bxlt	lr
 80005ea:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80005ee:	ea4f 5252 	mov.w	r2, r2, lsr #21
 80005f2:	f1c2 0218 	rsb	r2, r2, #24
 80005f6:	f1c2 0c20 	rsb	ip, r2, #32
 80005fa:	fa10 f30c 	lsls.w	r3, r0, ip
 80005fe:	fa20 f002 	lsr.w	r0, r0, r2
 8000602:	bf18      	it	ne
 8000604:	f040 0001 	orrne.w	r0, r0, #1
 8000608:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 800060c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000610:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000614:	ea40 000c 	orr.w	r0, r0, ip
 8000618:	fa23 f302 	lsr.w	r3, r3, r2
 800061c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000620:	e7cc      	b.n	80005bc <__aeabi_d2f+0x14>
 8000622:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000626:	d107      	bne.n	8000638 <__aeabi_d2f+0x90>
 8000628:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 800062c:	bf1e      	ittt	ne
 800062e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000632:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000636:	4770      	bxne	lr
 8000638:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 800063c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000640:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000644:	4770      	bx	lr
 8000646:	bf00      	nop

08000648 <__aeabi_uldivmod>:
 8000648:	b953      	cbnz	r3, 8000660 <__aeabi_uldivmod+0x18>
 800064a:	b94a      	cbnz	r2, 8000660 <__aeabi_uldivmod+0x18>
 800064c:	2900      	cmp	r1, #0
 800064e:	bf08      	it	eq
 8000650:	2800      	cmpeq	r0, #0
 8000652:	bf1c      	itt	ne
 8000654:	f04f 31ff 	movne.w	r1, #4294967295
 8000658:	f04f 30ff 	movne.w	r0, #4294967295
 800065c:	f000 b96a 	b.w	8000934 <__aeabi_idiv0>
 8000660:	f1ad 0c08 	sub.w	ip, sp, #8
 8000664:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000668:	f000 f806 	bl	8000678 <__udivmoddi4>
 800066c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000670:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000674:	b004      	add	sp, #16
 8000676:	4770      	bx	lr

08000678 <__udivmoddi4>:
 8000678:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800067c:	9d08      	ldr	r5, [sp, #32]
 800067e:	460c      	mov	r4, r1
 8000680:	2b00      	cmp	r3, #0
 8000682:	d14e      	bne.n	8000722 <__udivmoddi4+0xaa>
 8000684:	4694      	mov	ip, r2
 8000686:	458c      	cmp	ip, r1
 8000688:	4686      	mov	lr, r0
 800068a:	fab2 f282 	clz	r2, r2
 800068e:	d962      	bls.n	8000756 <__udivmoddi4+0xde>
 8000690:	b14a      	cbz	r2, 80006a6 <__udivmoddi4+0x2e>
 8000692:	f1c2 0320 	rsb	r3, r2, #32
 8000696:	4091      	lsls	r1, r2
 8000698:	fa20 f303 	lsr.w	r3, r0, r3
 800069c:	fa0c fc02 	lsl.w	ip, ip, r2
 80006a0:	4319      	orrs	r1, r3
 80006a2:	fa00 fe02 	lsl.w	lr, r0, r2
 80006a6:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80006aa:	fa1f f68c 	uxth.w	r6, ip
 80006ae:	fbb1 f4f7 	udiv	r4, r1, r7
 80006b2:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80006b6:	fb07 1114 	mls	r1, r7, r4, r1
 80006ba:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80006be:	fb04 f106 	mul.w	r1, r4, r6
 80006c2:	4299      	cmp	r1, r3
 80006c4:	d90a      	bls.n	80006dc <__udivmoddi4+0x64>
 80006c6:	eb1c 0303 	adds.w	r3, ip, r3
 80006ca:	f104 30ff 	add.w	r0, r4, #4294967295
 80006ce:	f080 8112 	bcs.w	80008f6 <__udivmoddi4+0x27e>
 80006d2:	4299      	cmp	r1, r3
 80006d4:	f240 810f 	bls.w	80008f6 <__udivmoddi4+0x27e>
 80006d8:	3c02      	subs	r4, #2
 80006da:	4463      	add	r3, ip
 80006dc:	1a59      	subs	r1, r3, r1
 80006de:	fa1f f38e 	uxth.w	r3, lr
 80006e2:	fbb1 f0f7 	udiv	r0, r1, r7
 80006e6:	fb07 1110 	mls	r1, r7, r0, r1
 80006ea:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80006ee:	fb00 f606 	mul.w	r6, r0, r6
 80006f2:	429e      	cmp	r6, r3
 80006f4:	d90a      	bls.n	800070c <__udivmoddi4+0x94>
 80006f6:	eb1c 0303 	adds.w	r3, ip, r3
 80006fa:	f100 31ff 	add.w	r1, r0, #4294967295
 80006fe:	f080 80fc 	bcs.w	80008fa <__udivmoddi4+0x282>
 8000702:	429e      	cmp	r6, r3
 8000704:	f240 80f9 	bls.w	80008fa <__udivmoddi4+0x282>
 8000708:	4463      	add	r3, ip
 800070a:	3802      	subs	r0, #2
 800070c:	1b9b      	subs	r3, r3, r6
 800070e:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000712:	2100      	movs	r1, #0
 8000714:	b11d      	cbz	r5, 800071e <__udivmoddi4+0xa6>
 8000716:	40d3      	lsrs	r3, r2
 8000718:	2200      	movs	r2, #0
 800071a:	e9c5 3200 	strd	r3, r2, [r5]
 800071e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000722:	428b      	cmp	r3, r1
 8000724:	d905      	bls.n	8000732 <__udivmoddi4+0xba>
 8000726:	b10d      	cbz	r5, 800072c <__udivmoddi4+0xb4>
 8000728:	e9c5 0100 	strd	r0, r1, [r5]
 800072c:	2100      	movs	r1, #0
 800072e:	4608      	mov	r0, r1
 8000730:	e7f5      	b.n	800071e <__udivmoddi4+0xa6>
 8000732:	fab3 f183 	clz	r1, r3
 8000736:	2900      	cmp	r1, #0
 8000738:	d146      	bne.n	80007c8 <__udivmoddi4+0x150>
 800073a:	42a3      	cmp	r3, r4
 800073c:	d302      	bcc.n	8000744 <__udivmoddi4+0xcc>
 800073e:	4290      	cmp	r0, r2
 8000740:	f0c0 80f0 	bcc.w	8000924 <__udivmoddi4+0x2ac>
 8000744:	1a86      	subs	r6, r0, r2
 8000746:	eb64 0303 	sbc.w	r3, r4, r3
 800074a:	2001      	movs	r0, #1
 800074c:	2d00      	cmp	r5, #0
 800074e:	d0e6      	beq.n	800071e <__udivmoddi4+0xa6>
 8000750:	e9c5 6300 	strd	r6, r3, [r5]
 8000754:	e7e3      	b.n	800071e <__udivmoddi4+0xa6>
 8000756:	2a00      	cmp	r2, #0
 8000758:	f040 8090 	bne.w	800087c <__udivmoddi4+0x204>
 800075c:	eba1 040c 	sub.w	r4, r1, ip
 8000760:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000764:	fa1f f78c 	uxth.w	r7, ip
 8000768:	2101      	movs	r1, #1
 800076a:	fbb4 f6f8 	udiv	r6, r4, r8
 800076e:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000772:	fb08 4416 	mls	r4, r8, r6, r4
 8000776:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800077a:	fb07 f006 	mul.w	r0, r7, r6
 800077e:	4298      	cmp	r0, r3
 8000780:	d908      	bls.n	8000794 <__udivmoddi4+0x11c>
 8000782:	eb1c 0303 	adds.w	r3, ip, r3
 8000786:	f106 34ff 	add.w	r4, r6, #4294967295
 800078a:	d202      	bcs.n	8000792 <__udivmoddi4+0x11a>
 800078c:	4298      	cmp	r0, r3
 800078e:	f200 80cd 	bhi.w	800092c <__udivmoddi4+0x2b4>
 8000792:	4626      	mov	r6, r4
 8000794:	1a1c      	subs	r4, r3, r0
 8000796:	fa1f f38e 	uxth.w	r3, lr
 800079a:	fbb4 f0f8 	udiv	r0, r4, r8
 800079e:	fb08 4410 	mls	r4, r8, r0, r4
 80007a2:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80007a6:	fb00 f707 	mul.w	r7, r0, r7
 80007aa:	429f      	cmp	r7, r3
 80007ac:	d908      	bls.n	80007c0 <__udivmoddi4+0x148>
 80007ae:	eb1c 0303 	adds.w	r3, ip, r3
 80007b2:	f100 34ff 	add.w	r4, r0, #4294967295
 80007b6:	d202      	bcs.n	80007be <__udivmoddi4+0x146>
 80007b8:	429f      	cmp	r7, r3
 80007ba:	f200 80b0 	bhi.w	800091e <__udivmoddi4+0x2a6>
 80007be:	4620      	mov	r0, r4
 80007c0:	1bdb      	subs	r3, r3, r7
 80007c2:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 80007c6:	e7a5      	b.n	8000714 <__udivmoddi4+0x9c>
 80007c8:	f1c1 0620 	rsb	r6, r1, #32
 80007cc:	408b      	lsls	r3, r1
 80007ce:	fa22 f706 	lsr.w	r7, r2, r6
 80007d2:	431f      	orrs	r7, r3
 80007d4:	fa20 fc06 	lsr.w	ip, r0, r6
 80007d8:	fa04 f301 	lsl.w	r3, r4, r1
 80007dc:	ea43 030c 	orr.w	r3, r3, ip
 80007e0:	40f4      	lsrs	r4, r6
 80007e2:	fa00 f801 	lsl.w	r8, r0, r1
 80007e6:	0c38      	lsrs	r0, r7, #16
 80007e8:	ea4f 4913 	mov.w	r9, r3, lsr #16
 80007ec:	fbb4 fef0 	udiv	lr, r4, r0
 80007f0:	fa1f fc87 	uxth.w	ip, r7
 80007f4:	fb00 441e 	mls	r4, r0, lr, r4
 80007f8:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 80007fc:	fb0e f90c 	mul.w	r9, lr, ip
 8000800:	45a1      	cmp	r9, r4
 8000802:	fa02 f201 	lsl.w	r2, r2, r1
 8000806:	d90a      	bls.n	800081e <__udivmoddi4+0x1a6>
 8000808:	193c      	adds	r4, r7, r4
 800080a:	f10e 3aff 	add.w	sl, lr, #4294967295
 800080e:	f080 8084 	bcs.w	800091a <__udivmoddi4+0x2a2>
 8000812:	45a1      	cmp	r9, r4
 8000814:	f240 8081 	bls.w	800091a <__udivmoddi4+0x2a2>
 8000818:	f1ae 0e02 	sub.w	lr, lr, #2
 800081c:	443c      	add	r4, r7
 800081e:	eba4 0409 	sub.w	r4, r4, r9
 8000822:	fa1f f983 	uxth.w	r9, r3
 8000826:	fbb4 f3f0 	udiv	r3, r4, r0
 800082a:	fb00 4413 	mls	r4, r0, r3, r4
 800082e:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000832:	fb03 fc0c 	mul.w	ip, r3, ip
 8000836:	45a4      	cmp	ip, r4
 8000838:	d907      	bls.n	800084a <__udivmoddi4+0x1d2>
 800083a:	193c      	adds	r4, r7, r4
 800083c:	f103 30ff 	add.w	r0, r3, #4294967295
 8000840:	d267      	bcs.n	8000912 <__udivmoddi4+0x29a>
 8000842:	45a4      	cmp	ip, r4
 8000844:	d965      	bls.n	8000912 <__udivmoddi4+0x29a>
 8000846:	3b02      	subs	r3, #2
 8000848:	443c      	add	r4, r7
 800084a:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 800084e:	fba0 9302 	umull	r9, r3, r0, r2
 8000852:	eba4 040c 	sub.w	r4, r4, ip
 8000856:	429c      	cmp	r4, r3
 8000858:	46ce      	mov	lr, r9
 800085a:	469c      	mov	ip, r3
 800085c:	d351      	bcc.n	8000902 <__udivmoddi4+0x28a>
 800085e:	d04e      	beq.n	80008fe <__udivmoddi4+0x286>
 8000860:	b155      	cbz	r5, 8000878 <__udivmoddi4+0x200>
 8000862:	ebb8 030e 	subs.w	r3, r8, lr
 8000866:	eb64 040c 	sbc.w	r4, r4, ip
 800086a:	fa04 f606 	lsl.w	r6, r4, r6
 800086e:	40cb      	lsrs	r3, r1
 8000870:	431e      	orrs	r6, r3
 8000872:	40cc      	lsrs	r4, r1
 8000874:	e9c5 6400 	strd	r6, r4, [r5]
 8000878:	2100      	movs	r1, #0
 800087a:	e750      	b.n	800071e <__udivmoddi4+0xa6>
 800087c:	f1c2 0320 	rsb	r3, r2, #32
 8000880:	fa20 f103 	lsr.w	r1, r0, r3
 8000884:	fa0c fc02 	lsl.w	ip, ip, r2
 8000888:	fa24 f303 	lsr.w	r3, r4, r3
 800088c:	4094      	lsls	r4, r2
 800088e:	430c      	orrs	r4, r1
 8000890:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000894:	fa00 fe02 	lsl.w	lr, r0, r2
 8000898:	fa1f f78c 	uxth.w	r7, ip
 800089c:	fbb3 f0f8 	udiv	r0, r3, r8
 80008a0:	fb08 3110 	mls	r1, r8, r0, r3
 80008a4:	0c23      	lsrs	r3, r4, #16
 80008a6:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80008aa:	fb00 f107 	mul.w	r1, r0, r7
 80008ae:	4299      	cmp	r1, r3
 80008b0:	d908      	bls.n	80008c4 <__udivmoddi4+0x24c>
 80008b2:	eb1c 0303 	adds.w	r3, ip, r3
 80008b6:	f100 36ff 	add.w	r6, r0, #4294967295
 80008ba:	d22c      	bcs.n	8000916 <__udivmoddi4+0x29e>
 80008bc:	4299      	cmp	r1, r3
 80008be:	d92a      	bls.n	8000916 <__udivmoddi4+0x29e>
 80008c0:	3802      	subs	r0, #2
 80008c2:	4463      	add	r3, ip
 80008c4:	1a5b      	subs	r3, r3, r1
 80008c6:	b2a4      	uxth	r4, r4
 80008c8:	fbb3 f1f8 	udiv	r1, r3, r8
 80008cc:	fb08 3311 	mls	r3, r8, r1, r3
 80008d0:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 80008d4:	fb01 f307 	mul.w	r3, r1, r7
 80008d8:	42a3      	cmp	r3, r4
 80008da:	d908      	bls.n	80008ee <__udivmoddi4+0x276>
 80008dc:	eb1c 0404 	adds.w	r4, ip, r4
 80008e0:	f101 36ff 	add.w	r6, r1, #4294967295
 80008e4:	d213      	bcs.n	800090e <__udivmoddi4+0x296>
 80008e6:	42a3      	cmp	r3, r4
 80008e8:	d911      	bls.n	800090e <__udivmoddi4+0x296>
 80008ea:	3902      	subs	r1, #2
 80008ec:	4464      	add	r4, ip
 80008ee:	1ae4      	subs	r4, r4, r3
 80008f0:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 80008f4:	e739      	b.n	800076a <__udivmoddi4+0xf2>
 80008f6:	4604      	mov	r4, r0
 80008f8:	e6f0      	b.n	80006dc <__udivmoddi4+0x64>
 80008fa:	4608      	mov	r0, r1
 80008fc:	e706      	b.n	800070c <__udivmoddi4+0x94>
 80008fe:	45c8      	cmp	r8, r9
 8000900:	d2ae      	bcs.n	8000860 <__udivmoddi4+0x1e8>
 8000902:	ebb9 0e02 	subs.w	lr, r9, r2
 8000906:	eb63 0c07 	sbc.w	ip, r3, r7
 800090a:	3801      	subs	r0, #1
 800090c:	e7a8      	b.n	8000860 <__udivmoddi4+0x1e8>
 800090e:	4631      	mov	r1, r6
 8000910:	e7ed      	b.n	80008ee <__udivmoddi4+0x276>
 8000912:	4603      	mov	r3, r0
 8000914:	e799      	b.n	800084a <__udivmoddi4+0x1d2>
 8000916:	4630      	mov	r0, r6
 8000918:	e7d4      	b.n	80008c4 <__udivmoddi4+0x24c>
 800091a:	46d6      	mov	lr, sl
 800091c:	e77f      	b.n	800081e <__udivmoddi4+0x1a6>
 800091e:	4463      	add	r3, ip
 8000920:	3802      	subs	r0, #2
 8000922:	e74d      	b.n	80007c0 <__udivmoddi4+0x148>
 8000924:	4606      	mov	r6, r0
 8000926:	4623      	mov	r3, r4
 8000928:	4608      	mov	r0, r1
 800092a:	e70f      	b.n	800074c <__udivmoddi4+0xd4>
 800092c:	3e02      	subs	r6, #2
 800092e:	4463      	add	r3, ip
 8000930:	e730      	b.n	8000794 <__udivmoddi4+0x11c>
 8000932:	bf00      	nop

08000934 <__aeabi_idiv0>:
 8000934:	4770      	bx	lr
 8000936:	bf00      	nop

08000938 <__io_putchar>:
// Retarget printf to UART2
#ifdef __GNUC__
/* With GCC, small printf (option LD Linker->Libraries->Small printf
   set to 'Yes') calls __io_putchar() */
int __io_putchar(int ch)
{
 8000938:	b580      	push	{r7, lr}
 800093a:	b082      	sub	sp, #8
 800093c:	af00      	add	r7, sp, #0
 800093e:	6078      	str	r0, [r7, #4]
  HAL_UART_Transmit(&huart2, (uint8_t *)&ch, 1, HAL_MAX_DELAY);
 8000940:	1d39      	adds	r1, r7, #4
 8000942:	f04f 33ff 	mov.w	r3, #4294967295
 8000946:	2201      	movs	r2, #1
 8000948:	4803      	ldr	r0, [pc, #12]	@ (8000958 <__io_putchar+0x20>)
 800094a:	f002 fff1 	bl	8003930 <HAL_UART_Transmit>
  return ch;
 800094e:	687b      	ldr	r3, [r7, #4]
}
 8000950:	4618      	mov	r0, r3
 8000952:	3708      	adds	r7, #8
 8000954:	46bd      	mov	sp, r7
 8000956:	bd80      	pop	{r7, pc}
 8000958:	20000104 	.word	0x20000104

0800095c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800095c:	b580      	push	{r7, lr}
 800095e:	b082      	sub	sp, #8
 8000960:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000962:	f001 facd 	bl	8001f00 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000966:	f000 f883 	bl	8000a70 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800096a:	f000 f94b 	bl	8000c04 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 800096e:	f000 f91f 	bl	8000bb0 <MX_USART2_UART_Init>
  MX_SPI2_Init();
 8000972:	f000 f8e7 	bl	8000b44 <MX_SPI2_Init>
  /* USER CODE BEGIN 2 */
//  // OLED display test
  	  printf("2.42inch OLED test demo\n");
 8000976:	4830      	ldr	r0, [pc, #192]	@ (8000a38 <main+0xdc>)
 8000978:	f006 fb3c 	bl	8006ff4 <puts>
  	if(System_Init() != 0) {
 800097c:	f000 fcca 	bl	8001314 <System_Init>
 8000980:	4603      	mov	r3, r0
 8000982:	2b00      	cmp	r3, #0
 8000984:	d002      	beq.n	800098c <main+0x30>
  		return -1;
 8000986:	f04f 33ff 	mov.w	r3, #4294967295
 800098a:	e052      	b.n	8000a32 <main+0xd6>
  	}

  	//Initialize the Display
  	printf("OLED Init...\r\n");
 800098c:	482b      	ldr	r0, [pc, #172]	@ (8000a3c <main+0xe0>)
 800098e:	f006 fb31 	bl	8006ff4 <puts>
  	OLED_2in42_Init();
 8000992:	f001 fa6e 	bl	8001e72 <OLED_2in42_Init>
  	Driver_Delay_ms(500);
 8000996:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 800099a:	f000 fcd9 	bl	8001350 <Driver_Delay_ms>

  	// 0.Create a new image cache
  	if((BlackImage = (UBYTE *)malloc(Imagesize)) == NULL) {
 800099e:	4b28      	ldr	r3, [pc, #160]	@ (8000a40 <main+0xe4>)
 80009a0:	881b      	ldrh	r3, [r3, #0]
 80009a2:	4618      	mov	r0, r3
 80009a4:	f006 f958 	bl	8006c58 <malloc>
 80009a8:	4603      	mov	r3, r0
 80009aa:	461a      	mov	r2, r3
 80009ac:	4b25      	ldr	r3, [pc, #148]	@ (8000a44 <main+0xe8>)
 80009ae:	601a      	str	r2, [r3, #0]
 80009b0:	4b24      	ldr	r3, [pc, #144]	@ (8000a44 <main+0xe8>)
 80009b2:	681b      	ldr	r3, [r3, #0]
 80009b4:	2b00      	cmp	r3, #0
 80009b6:	d105      	bne.n	80009c4 <main+0x68>
  			printf("Failed to apply for black memory...\r\n");
 80009b8:	4823      	ldr	r0, [pc, #140]	@ (8000a48 <main+0xec>)
 80009ba:	f006 fb1b 	bl	8006ff4 <puts>
  			return -1;
 80009be:	f04f 33ff 	mov.w	r3, #4294967295
 80009c2:	e036      	b.n	8000a32 <main+0xd6>
  	}
  	Paint_NewImage(BlackImage, OLED_2IN42_WIDTH, OLED_2IN42_HEIGHT, 270, BLACK);
 80009c4:	4b1f      	ldr	r3, [pc, #124]	@ (8000a44 <main+0xe8>)
 80009c6:	6818      	ldr	r0, [r3, #0]
 80009c8:	2300      	movs	r3, #0
 80009ca:	9300      	str	r3, [sp, #0]
 80009cc:	f44f 7387 	mov.w	r3, #270	@ 0x10e
 80009d0:	2280      	movs	r2, #128	@ 0x80
 80009d2:	2140      	movs	r1, #64	@ 0x40
 80009d4:	f000 fcc8 	bl	8001368 <Paint_NewImage>
	Paint_SelectImage(BlackImage);
 80009d8:	4b1a      	ldr	r3, [pc, #104]	@ (8000a44 <main+0xe8>)
 80009da:	681b      	ldr	r3, [r3, #0]
 80009dc:	4618      	mov	r0, r3
 80009de:	f000 fd19 	bl	8001414 <Paint_SelectImage>
	Driver_Delay_ms(500);
 80009e2:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 80009e6:	f000 fcb3 	bl	8001350 <Driver_Delay_ms>
	Paint_Clear(BLACK);
 80009ea:	2000      	movs	r0, #0
 80009ec:	f000 fe96 	bl	800171c <Paint_Clear>

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 80009f0:	f003 fb9e 	bl	8004130 <osKernelInitialize>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of watchDog */
  watchDogHandle = osThreadNew(StartDefaultTask, NULL, &watchDog_attributes);
 80009f4:	4a15      	ldr	r2, [pc, #84]	@ (8000a4c <main+0xf0>)
 80009f6:	2100      	movs	r1, #0
 80009f8:	4815      	ldr	r0, [pc, #84]	@ (8000a50 <main+0xf4>)
 80009fa:	f003 fbe3 	bl	80041c4 <osThreadNew>
 80009fe:	4603      	mov	r3, r0
 8000a00:	4a14      	ldr	r2, [pc, #80]	@ (8000a54 <main+0xf8>)
 8000a02:	6013      	str	r3, [r2, #0]

  /* creation of display */
  displayHandle = osThreadNew(StartTask02, NULL, &display_attributes);
 8000a04:	4a14      	ldr	r2, [pc, #80]	@ (8000a58 <main+0xfc>)
 8000a06:	2100      	movs	r1, #0
 8000a08:	4814      	ldr	r0, [pc, #80]	@ (8000a5c <main+0x100>)
 8000a0a:	f003 fbdb 	bl	80041c4 <osThreadNew>
 8000a0e:	4603      	mov	r3, r0
 8000a10:	4a13      	ldr	r2, [pc, #76]	@ (8000a60 <main+0x104>)
 8000a12:	6013      	str	r3, [r2, #0]

  /* creation of normal */
  normalHandle = osThreadNew(StartTask03, NULL, &normal_attributes);
 8000a14:	4a13      	ldr	r2, [pc, #76]	@ (8000a64 <main+0x108>)
 8000a16:	2100      	movs	r1, #0
 8000a18:	4813      	ldr	r0, [pc, #76]	@ (8000a68 <main+0x10c>)
 8000a1a:	f003 fbd3 	bl	80041c4 <osThreadNew>
 8000a1e:	4603      	mov	r3, r0
 8000a20:	4a12      	ldr	r2, [pc, #72]	@ (8000a6c <main+0x110>)
 8000a22:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 8000a24:	f003 fba8 	bl	8004178 <osKernelStart>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  HAL_Delay(1000);
 8000a28:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8000a2c:	f001 faaa 	bl	8001f84 <HAL_Delay>
 8000a30:	e7fa      	b.n	8000a28 <main+0xcc>
  }
  /* USER CODE END 3 */
}
 8000a32:	4618      	mov	r0, r3
 8000a34:	46bd      	mov	sp, r7
 8000a36:	bd80      	pop	{r7, pc}
 8000a38:	080076bc 	.word	0x080076bc
 8000a3c:	080076d4 	.word	0x080076d4
 8000a40:	20000000 	.word	0x20000000
 8000a44:	200000a8 	.word	0x200000a8
 8000a48:	080076e4 	.word	0x080076e4
 8000a4c:	08007b1c 	.word	0x08007b1c
 8000a50:	08000d19 	.word	0x08000d19
 8000a54:	2000014c 	.word	0x2000014c
 8000a58:	08007b40 	.word	0x08007b40
 8000a5c:	08000d39 	.word	0x08000d39
 8000a60:	20000150 	.word	0x20000150
 8000a64:	08007b64 	.word	0x08007b64
 8000a68:	08000de5 	.word	0x08000de5
 8000a6c:	20000154 	.word	0x20000154

08000a70 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000a70:	b580      	push	{r7, lr}
 8000a72:	b094      	sub	sp, #80	@ 0x50
 8000a74:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000a76:	f107 0320 	add.w	r3, r7, #32
 8000a7a:	2230      	movs	r2, #48	@ 0x30
 8000a7c:	2100      	movs	r1, #0
 8000a7e:	4618      	mov	r0, r3
 8000a80:	f006 fb98 	bl	80071b4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000a84:	f107 030c 	add.w	r3, r7, #12
 8000a88:	2200      	movs	r2, #0
 8000a8a:	601a      	str	r2, [r3, #0]
 8000a8c:	605a      	str	r2, [r3, #4]
 8000a8e:	609a      	str	r2, [r3, #8]
 8000a90:	60da      	str	r2, [r3, #12]
 8000a92:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000a94:	2300      	movs	r3, #0
 8000a96:	60bb      	str	r3, [r7, #8]
 8000a98:	4b28      	ldr	r3, [pc, #160]	@ (8000b3c <SystemClock_Config+0xcc>)
 8000a9a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000a9c:	4a27      	ldr	r2, [pc, #156]	@ (8000b3c <SystemClock_Config+0xcc>)
 8000a9e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000aa2:	6413      	str	r3, [r2, #64]	@ 0x40
 8000aa4:	4b25      	ldr	r3, [pc, #148]	@ (8000b3c <SystemClock_Config+0xcc>)
 8000aa6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000aa8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000aac:	60bb      	str	r3, [r7, #8]
 8000aae:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000ab0:	2300      	movs	r3, #0
 8000ab2:	607b      	str	r3, [r7, #4]
 8000ab4:	4b22      	ldr	r3, [pc, #136]	@ (8000b40 <SystemClock_Config+0xd0>)
 8000ab6:	681b      	ldr	r3, [r3, #0]
 8000ab8:	4a21      	ldr	r2, [pc, #132]	@ (8000b40 <SystemClock_Config+0xd0>)
 8000aba:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8000abe:	6013      	str	r3, [r2, #0]
 8000ac0:	4b1f      	ldr	r3, [pc, #124]	@ (8000b40 <SystemClock_Config+0xd0>)
 8000ac2:	681b      	ldr	r3, [r3, #0]
 8000ac4:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8000ac8:	607b      	str	r3, [r7, #4]
 8000aca:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000acc:	2302      	movs	r3, #2
 8000ace:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000ad0:	2301      	movs	r3, #1
 8000ad2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000ad4:	2310      	movs	r3, #16
 8000ad6:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000ad8:	2302      	movs	r3, #2
 8000ada:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000adc:	2300      	movs	r3, #0
 8000ade:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 16;
 8000ae0:	2310      	movs	r3, #16
 8000ae2:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 8000ae4:	f44f 73a8 	mov.w	r3, #336	@ 0x150
 8000ae8:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 8000aea:	2304      	movs	r3, #4
 8000aec:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8000aee:	2304      	movs	r3, #4
 8000af0:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000af2:	f107 0320 	add.w	r3, r7, #32
 8000af6:	4618      	mov	r0, r3
 8000af8:	f001 fce8 	bl	80024cc <HAL_RCC_OscConfig>
 8000afc:	4603      	mov	r3, r0
 8000afe:	2b00      	cmp	r3, #0
 8000b00:	d001      	beq.n	8000b06 <SystemClock_Config+0x96>
  {
    Error_Handler();
 8000b02:	f000 f993 	bl	8000e2c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000b06:	230f      	movs	r3, #15
 8000b08:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000b0a:	2302      	movs	r3, #2
 8000b0c:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000b0e:	2300      	movs	r3, #0
 8000b10:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000b12:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000b16:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000b18:	2300      	movs	r3, #0
 8000b1a:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000b1c:	f107 030c 	add.w	r3, r7, #12
 8000b20:	2102      	movs	r1, #2
 8000b22:	4618      	mov	r0, r3
 8000b24:	f001 ff4a 	bl	80029bc <HAL_RCC_ClockConfig>
 8000b28:	4603      	mov	r3, r0
 8000b2a:	2b00      	cmp	r3, #0
 8000b2c:	d001      	beq.n	8000b32 <SystemClock_Config+0xc2>
  {
    Error_Handler();
 8000b2e:	f000 f97d 	bl	8000e2c <Error_Handler>
  }
}
 8000b32:	bf00      	nop
 8000b34:	3750      	adds	r7, #80	@ 0x50
 8000b36:	46bd      	mov	sp, r7
 8000b38:	bd80      	pop	{r7, pc}
 8000b3a:	bf00      	nop
 8000b3c:	40023800 	.word	0x40023800
 8000b40:	40007000 	.word	0x40007000

08000b44 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8000b44:	b580      	push	{r7, lr}
 8000b46:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 8000b48:	4b17      	ldr	r3, [pc, #92]	@ (8000ba8 <MX_SPI2_Init+0x64>)
 8000b4a:	4a18      	ldr	r2, [pc, #96]	@ (8000bac <MX_SPI2_Init+0x68>)
 8000b4c:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8000b4e:	4b16      	ldr	r3, [pc, #88]	@ (8000ba8 <MX_SPI2_Init+0x64>)
 8000b50:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8000b54:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8000b56:	4b14      	ldr	r3, [pc, #80]	@ (8000ba8 <MX_SPI2_Init+0x64>)
 8000b58:	2200      	movs	r2, #0
 8000b5a:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8000b5c:	4b12      	ldr	r3, [pc, #72]	@ (8000ba8 <MX_SPI2_Init+0x64>)
 8000b5e:	2200      	movs	r2, #0
 8000b60:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_HIGH;
 8000b62:	4b11      	ldr	r3, [pc, #68]	@ (8000ba8 <MX_SPI2_Init+0x64>)
 8000b64:	2202      	movs	r2, #2
 8000b66:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_2EDGE;
 8000b68:	4b0f      	ldr	r3, [pc, #60]	@ (8000ba8 <MX_SPI2_Init+0x64>)
 8000b6a:	2201      	movs	r2, #1
 8000b6c:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8000b6e:	4b0e      	ldr	r3, [pc, #56]	@ (8000ba8 <MX_SPI2_Init+0x64>)
 8000b70:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000b74:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 8000b76:	4b0c      	ldr	r3, [pc, #48]	@ (8000ba8 <MX_SPI2_Init+0x64>)
 8000b78:	2210      	movs	r2, #16
 8000b7a:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000b7c:	4b0a      	ldr	r3, [pc, #40]	@ (8000ba8 <MX_SPI2_Init+0x64>)
 8000b7e:	2200      	movs	r2, #0
 8000b80:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8000b82:	4b09      	ldr	r3, [pc, #36]	@ (8000ba8 <MX_SPI2_Init+0x64>)
 8000b84:	2200      	movs	r2, #0
 8000b86:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000b88:	4b07      	ldr	r3, [pc, #28]	@ (8000ba8 <MX_SPI2_Init+0x64>)
 8000b8a:	2200      	movs	r2, #0
 8000b8c:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 10;
 8000b8e:	4b06      	ldr	r3, [pc, #24]	@ (8000ba8 <MX_SPI2_Init+0x64>)
 8000b90:	220a      	movs	r2, #10
 8000b92:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8000b94:	4804      	ldr	r0, [pc, #16]	@ (8000ba8 <MX_SPI2_Init+0x64>)
 8000b96:	f002 f963 	bl	8002e60 <HAL_SPI_Init>
 8000b9a:	4603      	mov	r3, r0
 8000b9c:	2b00      	cmp	r3, #0
 8000b9e:	d001      	beq.n	8000ba4 <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 8000ba0:	f000 f944 	bl	8000e2c <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8000ba4:	bf00      	nop
 8000ba6:	bd80      	pop	{r7, pc}
 8000ba8:	200000ac 	.word	0x200000ac
 8000bac:	40003800 	.word	0x40003800

08000bb0 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000bb0:	b580      	push	{r7, lr}
 8000bb2:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000bb4:	4b11      	ldr	r3, [pc, #68]	@ (8000bfc <MX_USART2_UART_Init+0x4c>)
 8000bb6:	4a12      	ldr	r2, [pc, #72]	@ (8000c00 <MX_USART2_UART_Init+0x50>)
 8000bb8:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000bba:	4b10      	ldr	r3, [pc, #64]	@ (8000bfc <MX_USART2_UART_Init+0x4c>)
 8000bbc:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000bc0:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000bc2:	4b0e      	ldr	r3, [pc, #56]	@ (8000bfc <MX_USART2_UART_Init+0x4c>)
 8000bc4:	2200      	movs	r2, #0
 8000bc6:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000bc8:	4b0c      	ldr	r3, [pc, #48]	@ (8000bfc <MX_USART2_UART_Init+0x4c>)
 8000bca:	2200      	movs	r2, #0
 8000bcc:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000bce:	4b0b      	ldr	r3, [pc, #44]	@ (8000bfc <MX_USART2_UART_Init+0x4c>)
 8000bd0:	2200      	movs	r2, #0
 8000bd2:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000bd4:	4b09      	ldr	r3, [pc, #36]	@ (8000bfc <MX_USART2_UART_Init+0x4c>)
 8000bd6:	220c      	movs	r2, #12
 8000bd8:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000bda:	4b08      	ldr	r3, [pc, #32]	@ (8000bfc <MX_USART2_UART_Init+0x4c>)
 8000bdc:	2200      	movs	r2, #0
 8000bde:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000be0:	4b06      	ldr	r3, [pc, #24]	@ (8000bfc <MX_USART2_UART_Init+0x4c>)
 8000be2:	2200      	movs	r2, #0
 8000be4:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000be6:	4805      	ldr	r0, [pc, #20]	@ (8000bfc <MX_USART2_UART_Init+0x4c>)
 8000be8:	f002 fe52 	bl	8003890 <HAL_UART_Init>
 8000bec:	4603      	mov	r3, r0
 8000bee:	2b00      	cmp	r3, #0
 8000bf0:	d001      	beq.n	8000bf6 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8000bf2:	f000 f91b 	bl	8000e2c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000bf6:	bf00      	nop
 8000bf8:	bd80      	pop	{r7, pc}
 8000bfa:	bf00      	nop
 8000bfc:	20000104 	.word	0x20000104
 8000c00:	40004400 	.word	0x40004400

08000c04 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000c04:	b580      	push	{r7, lr}
 8000c06:	b08a      	sub	sp, #40	@ 0x28
 8000c08:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c0a:	f107 0314 	add.w	r3, r7, #20
 8000c0e:	2200      	movs	r2, #0
 8000c10:	601a      	str	r2, [r3, #0]
 8000c12:	605a      	str	r2, [r3, #4]
 8000c14:	609a      	str	r2, [r3, #8]
 8000c16:	60da      	str	r2, [r3, #12]
 8000c18:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000c1a:	2300      	movs	r3, #0
 8000c1c:	613b      	str	r3, [r7, #16]
 8000c1e:	4b3a      	ldr	r3, [pc, #232]	@ (8000d08 <MX_GPIO_Init+0x104>)
 8000c20:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c22:	4a39      	ldr	r2, [pc, #228]	@ (8000d08 <MX_GPIO_Init+0x104>)
 8000c24:	f043 0304 	orr.w	r3, r3, #4
 8000c28:	6313      	str	r3, [r2, #48]	@ 0x30
 8000c2a:	4b37      	ldr	r3, [pc, #220]	@ (8000d08 <MX_GPIO_Init+0x104>)
 8000c2c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c2e:	f003 0304 	and.w	r3, r3, #4
 8000c32:	613b      	str	r3, [r7, #16]
 8000c34:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000c36:	2300      	movs	r3, #0
 8000c38:	60fb      	str	r3, [r7, #12]
 8000c3a:	4b33      	ldr	r3, [pc, #204]	@ (8000d08 <MX_GPIO_Init+0x104>)
 8000c3c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c3e:	4a32      	ldr	r2, [pc, #200]	@ (8000d08 <MX_GPIO_Init+0x104>)
 8000c40:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000c44:	6313      	str	r3, [r2, #48]	@ 0x30
 8000c46:	4b30      	ldr	r3, [pc, #192]	@ (8000d08 <MX_GPIO_Init+0x104>)
 8000c48:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c4a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000c4e:	60fb      	str	r3, [r7, #12]
 8000c50:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000c52:	2300      	movs	r3, #0
 8000c54:	60bb      	str	r3, [r7, #8]
 8000c56:	4b2c      	ldr	r3, [pc, #176]	@ (8000d08 <MX_GPIO_Init+0x104>)
 8000c58:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c5a:	4a2b      	ldr	r2, [pc, #172]	@ (8000d08 <MX_GPIO_Init+0x104>)
 8000c5c:	f043 0301 	orr.w	r3, r3, #1
 8000c60:	6313      	str	r3, [r2, #48]	@ 0x30
 8000c62:	4b29      	ldr	r3, [pc, #164]	@ (8000d08 <MX_GPIO_Init+0x104>)
 8000c64:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c66:	f003 0301 	and.w	r3, r3, #1
 8000c6a:	60bb      	str	r3, [r7, #8]
 8000c6c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000c6e:	2300      	movs	r3, #0
 8000c70:	607b      	str	r3, [r7, #4]
 8000c72:	4b25      	ldr	r3, [pc, #148]	@ (8000d08 <MX_GPIO_Init+0x104>)
 8000c74:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c76:	4a24      	ldr	r2, [pc, #144]	@ (8000d08 <MX_GPIO_Init+0x104>)
 8000c78:	f043 0302 	orr.w	r3, r3, #2
 8000c7c:	6313      	str	r3, [r2, #48]	@ 0x30
 8000c7e:	4b22      	ldr	r3, [pc, #136]	@ (8000d08 <MX_GPIO_Init+0x104>)
 8000c80:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c82:	f003 0302 	and.w	r3, r3, #2
 8000c86:	607b      	str	r3, [r7, #4]
 8000c88:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8000c8a:	2200      	movs	r2, #0
 8000c8c:	2120      	movs	r1, #32
 8000c8e:	481f      	ldr	r0, [pc, #124]	@ (8000d0c <MX_GPIO_Init+0x108>)
 8000c90:	f001 fc02 	bl	8002498 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, OLED_RST_Pin|OLED_CS_Pin, GPIO_PIN_SET);
 8000c94:	2201      	movs	r2, #1
 8000c96:	f241 0101 	movw	r1, #4097	@ 0x1001
 8000c9a:	481d      	ldr	r0, [pc, #116]	@ (8000d10 <MX_GPIO_Init+0x10c>)
 8000c9c:	f001 fbfc 	bl	8002498 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(OLED_DC_GPIO_Port, OLED_DC_Pin, GPIO_PIN_RESET);
 8000ca0:	2200      	movs	r2, #0
 8000ca2:	2102      	movs	r1, #2
 8000ca4:	481a      	ldr	r0, [pc, #104]	@ (8000d10 <MX_GPIO_Init+0x10c>)
 8000ca6:	f001 fbf7 	bl	8002498 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000caa:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000cae:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000cb0:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8000cb4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cb6:	2300      	movs	r3, #0
 8000cb8:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000cba:	f107 0314 	add.w	r3, r7, #20
 8000cbe:	4619      	mov	r1, r3
 8000cc0:	4814      	ldr	r0, [pc, #80]	@ (8000d14 <MX_GPIO_Init+0x110>)
 8000cc2:	f001 fa65 	bl	8002190 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8000cc6:	2320      	movs	r3, #32
 8000cc8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000cca:	2301      	movs	r3, #1
 8000ccc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cce:	2300      	movs	r3, #0
 8000cd0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000cd2:	2300      	movs	r3, #0
 8000cd4:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8000cd6:	f107 0314 	add.w	r3, r7, #20
 8000cda:	4619      	mov	r1, r3
 8000cdc:	480b      	ldr	r0, [pc, #44]	@ (8000d0c <MX_GPIO_Init+0x108>)
 8000cde:	f001 fa57 	bl	8002190 <HAL_GPIO_Init>

  /*Configure GPIO pins : OLED_RST_Pin OLED_DC_Pin OLED_CS_Pin */
  GPIO_InitStruct.Pin = OLED_RST_Pin|OLED_DC_Pin|OLED_CS_Pin;
 8000ce2:	f241 0303 	movw	r3, #4099	@ 0x1003
 8000ce6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000ce8:	2301      	movs	r3, #1
 8000cea:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cec:	2300      	movs	r3, #0
 8000cee:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000cf0:	2300      	movs	r3, #0
 8000cf2:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000cf4:	f107 0314 	add.w	r3, r7, #20
 8000cf8:	4619      	mov	r1, r3
 8000cfa:	4805      	ldr	r0, [pc, #20]	@ (8000d10 <MX_GPIO_Init+0x10c>)
 8000cfc:	f001 fa48 	bl	8002190 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000d00:	bf00      	nop
 8000d02:	3728      	adds	r7, #40	@ 0x28
 8000d04:	46bd      	mov	sp, r7
 8000d06:	bd80      	pop	{r7, pc}
 8000d08:	40023800 	.word	0x40023800
 8000d0c:	40020000 	.word	0x40020000
 8000d10:	40020400 	.word	0x40020400
 8000d14:	40020800 	.word	0x40020800

08000d18 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 8000d18:	b580      	push	{r7, lr}
 8000d1a:	b082      	sub	sp, #8
 8000d1c:	af00      	add	r7, sp, #0
 8000d1e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
  /* Infinite loop */
  for(;;)
  {
	printf("Watchdog \r\n");
 8000d20:	4803      	ldr	r0, [pc, #12]	@ (8000d30 <StartDefaultTask+0x18>)
 8000d22:	f006 f967 	bl	8006ff4 <puts>
    vTaskDelay(10/portTICK_PERIOD_MS);
 8000d26:	200a      	movs	r0, #10
 8000d28:	f004 fa7e 	bl	8005228 <vTaskDelay>
	printf("Watchdog \r\n");
 8000d2c:	bf00      	nop
 8000d2e:	e7f7      	b.n	8000d20 <StartDefaultTask+0x8>
 8000d30:	0800770c 	.word	0x0800770c
 8000d34:	00000000 	.word	0x00000000

08000d38 <StartTask02>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTask02 */
void StartTask02(void *argument)
{
 8000d38:	b580      	push	{r7, lr}
 8000d3a:	b084      	sub	sp, #16
 8000d3c:	af02      	add	r7, sp, #8
 8000d3e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTask02 */
  /* Infinite loop */
  for(;;)
  {
	Paint_DrawString_EN(10, 0, "waveshare", &Font16, WHITE, BLACK);
 8000d40:	2300      	movs	r3, #0
 8000d42:	9301      	str	r3, [sp, #4]
 8000d44:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8000d48:	9300      	str	r3, [sp, #0]
 8000d4a:	4b1f      	ldr	r3, [pc, #124]	@ (8000dc8 <StartTask02+0x90>)
 8000d4c:	4a1f      	ldr	r2, [pc, #124]	@ (8000dcc <StartTask02+0x94>)
 8000d4e:	2100      	movs	r1, #0
 8000d50:	200a      	movs	r0, #10
 8000d52:	f000 fe31 	bl	80019b8 <Paint_DrawString_EN>
	Paint_DrawString_EN(10, 17, "hello world", &Font8, WHITE, BLACK);
 8000d56:	2300      	movs	r3, #0
 8000d58:	9301      	str	r3, [sp, #4]
 8000d5a:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8000d5e:	9300      	str	r3, [sp, #0]
 8000d60:	4b1b      	ldr	r3, [pc, #108]	@ (8000dd0 <StartTask02+0x98>)
 8000d62:	4a1c      	ldr	r2, [pc, #112]	@ (8000dd4 <StartTask02+0x9c>)
 8000d64:	2111      	movs	r1, #17
 8000d66:	200a      	movs	r0, #10
 8000d68:	f000 fe26 	bl	80019b8 <Paint_DrawString_EN>
	Paint_DrawNum(10, 30, COUNTER_VAR, &Font8, 4, WHITE, BLACK);
 8000d6c:	4b1a      	ldr	r3, [pc, #104]	@ (8000dd8 <StartTask02+0xa0>)
 8000d6e:	681b      	ldr	r3, [r3, #0]
 8000d70:	4618      	mov	r0, r3
 8000d72:	f7ff fb87 	bl	8000484 <__aeabi_i2d>
 8000d76:	2300      	movs	r3, #0
 8000d78:	9301      	str	r3, [sp, #4]
 8000d7a:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8000d7e:	9300      	str	r3, [sp, #0]
 8000d80:	2304      	movs	r3, #4
 8000d82:	4a13      	ldr	r2, [pc, #76]	@ (8000dd0 <StartTask02+0x98>)
 8000d84:	ec41 0b10 	vmov	d0, r0, r1
 8000d88:	211e      	movs	r1, #30
 8000d8a:	200a      	movs	r0, #10
 8000d8c:	f000 fe68 	bl	8001a60 <Paint_DrawNum>
	Paint_DrawNum(10, 43, 987654, &Font12, 5, WHITE, BLACK);
 8000d90:	2300      	movs	r3, #0
 8000d92:	9301      	str	r3, [sp, #4]
 8000d94:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8000d98:	9300      	str	r3, [sp, #0]
 8000d9a:	2305      	movs	r3, #5
 8000d9c:	4a0f      	ldr	r2, [pc, #60]	@ (8000ddc <StartTask02+0xa4>)
 8000d9e:	ed9f 0b08 	vldr	d0, [pc, #32]	@ 8000dc0 <StartTask02+0x88>
 8000da2:	212b      	movs	r1, #43	@ 0x2b
 8000da4:	200a      	movs	r0, #10
 8000da6:	f000 fe5b 	bl	8001a60 <Paint_DrawNum>
	OLED_2in42_Display(BlackImage);
 8000daa:	4b0d      	ldr	r3, [pc, #52]	@ (8000de0 <StartTask02+0xa8>)
 8000dac:	681b      	ldr	r3, [r3, #0]
 8000dae:	4618      	mov	r0, r3
 8000db0:	f001 f86d 	bl	8001e8e <OLED_2in42_Display>
	vTaskDelay(100/portTICK_PERIOD_MS);
 8000db4:	2064      	movs	r0, #100	@ 0x64
 8000db6:	f004 fa37 	bl	8005228 <vTaskDelay>
	Paint_DrawString_EN(10, 0, "waveshare", &Font16, WHITE, BLACK);
 8000dba:	bf00      	nop
 8000dbc:	e7c0      	b.n	8000d40 <StartTask02+0x8>
 8000dbe:	bf00      	nop
 8000dc0:	00000000 	.word	0x00000000
 8000dc4:	412e240c 	.word	0x412e240c
 8000dc8:	20000010 	.word	0x20000010
 8000dcc:	08007718 	.word	0x08007718
 8000dd0:	20000018 	.word	0x20000018
 8000dd4:	08007724 	.word	0x08007724
 8000dd8:	200000a4 	.word	0x200000a4
 8000ddc:	20000008 	.word	0x20000008
 8000de0:	200000a8 	.word	0x200000a8

08000de4 <StartTask03>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTask03 */
void StartTask03(void *argument)
{
 8000de4:	b580      	push	{r7, lr}
 8000de6:	b082      	sub	sp, #8
 8000de8:	af00      	add	r7, sp, #0
 8000dea:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTask03 */
  /* Infinite loop */
  for(;;)
  {
	printf("Normal \r\n");
 8000dec:	4803      	ldr	r0, [pc, #12]	@ (8000dfc <StartTask03+0x18>)
 8000dee:	f006 f901 	bl	8006ff4 <puts>
    vTaskDelay(100/portTICK_PERIOD_MS);
 8000df2:	2064      	movs	r0, #100	@ 0x64
 8000df4:	f004 fa18 	bl	8005228 <vTaskDelay>
	printf("Normal \r\n");
 8000df8:	bf00      	nop
 8000dfa:	e7f7      	b.n	8000dec <StartTask03+0x8>
 8000dfc:	08007730 	.word	0x08007730

08000e00 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000e00:	b580      	push	{r7, lr}
 8000e02:	b082      	sub	sp, #8
 8000e04:	af00      	add	r7, sp, #0
 8000e06:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */
	COUNTER_VAR++;
 8000e08:	4b07      	ldr	r3, [pc, #28]	@ (8000e28 <HAL_TIM_PeriodElapsedCallback+0x28>)
 8000e0a:	681b      	ldr	r3, [r3, #0]
 8000e0c:	3301      	adds	r3, #1
 8000e0e:	4a06      	ldr	r2, [pc, #24]	@ (8000e28 <HAL_TIM_PeriodElapsedCallback+0x28>)
 8000e10:	6013      	str	r3, [r2, #0]
  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM2) {
 8000e12:	687b      	ldr	r3, [r7, #4]
 8000e14:	681b      	ldr	r3, [r3, #0]
 8000e16:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8000e1a:	d101      	bne.n	8000e20 <HAL_TIM_PeriodElapsedCallback+0x20>
    HAL_IncTick();
 8000e1c:	f001 f892 	bl	8001f44 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8000e20:	bf00      	nop
 8000e22:	3708      	adds	r7, #8
 8000e24:	46bd      	mov	sp, r7
 8000e26:	bd80      	pop	{r7, pc}
 8000e28:	200000a4 	.word	0x200000a4

08000e2c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000e2c:	b480      	push	{r7}
 8000e2e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000e30:	b672      	cpsid	i
}
 8000e32:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000e34:	bf00      	nop
 8000e36:	e7fd      	b.n	8000e34 <Error_Handler+0x8>

08000e38 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000e38:	b580      	push	{r7, lr}
 8000e3a:	b082      	sub	sp, #8
 8000e3c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000e3e:	2300      	movs	r3, #0
 8000e40:	607b      	str	r3, [r7, #4]
 8000e42:	4b12      	ldr	r3, [pc, #72]	@ (8000e8c <HAL_MspInit+0x54>)
 8000e44:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000e46:	4a11      	ldr	r2, [pc, #68]	@ (8000e8c <HAL_MspInit+0x54>)
 8000e48:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000e4c:	6453      	str	r3, [r2, #68]	@ 0x44
 8000e4e:	4b0f      	ldr	r3, [pc, #60]	@ (8000e8c <HAL_MspInit+0x54>)
 8000e50:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000e52:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000e56:	607b      	str	r3, [r7, #4]
 8000e58:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000e5a:	2300      	movs	r3, #0
 8000e5c:	603b      	str	r3, [r7, #0]
 8000e5e:	4b0b      	ldr	r3, [pc, #44]	@ (8000e8c <HAL_MspInit+0x54>)
 8000e60:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000e62:	4a0a      	ldr	r2, [pc, #40]	@ (8000e8c <HAL_MspInit+0x54>)
 8000e64:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000e68:	6413      	str	r3, [r2, #64]	@ 0x40
 8000e6a:	4b08      	ldr	r3, [pc, #32]	@ (8000e8c <HAL_MspInit+0x54>)
 8000e6c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000e6e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000e72:	603b      	str	r3, [r7, #0]
 8000e74:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8000e76:	2200      	movs	r2, #0
 8000e78:	210f      	movs	r1, #15
 8000e7a:	f06f 0001 	mvn.w	r0, #1
 8000e7e:	f001 f95d 	bl	800213c <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000e82:	bf00      	nop
 8000e84:	3708      	adds	r7, #8
 8000e86:	46bd      	mov	sp, r7
 8000e88:	bd80      	pop	{r7, pc}
 8000e8a:	bf00      	nop
 8000e8c:	40023800 	.word	0x40023800

08000e90 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8000e90:	b580      	push	{r7, lr}
 8000e92:	b08a      	sub	sp, #40	@ 0x28
 8000e94:	af00      	add	r7, sp, #0
 8000e96:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e98:	f107 0314 	add.w	r3, r7, #20
 8000e9c:	2200      	movs	r2, #0
 8000e9e:	601a      	str	r2, [r3, #0]
 8000ea0:	605a      	str	r2, [r3, #4]
 8000ea2:	609a      	str	r2, [r3, #8]
 8000ea4:	60da      	str	r2, [r3, #12]
 8000ea6:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI2)
 8000ea8:	687b      	ldr	r3, [r7, #4]
 8000eaa:	681b      	ldr	r3, [r3, #0]
 8000eac:	4a30      	ldr	r2, [pc, #192]	@ (8000f70 <HAL_SPI_MspInit+0xe0>)
 8000eae:	4293      	cmp	r3, r2
 8000eb0:	d15a      	bne.n	8000f68 <HAL_SPI_MspInit+0xd8>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8000eb2:	2300      	movs	r3, #0
 8000eb4:	613b      	str	r3, [r7, #16]
 8000eb6:	4b2f      	ldr	r3, [pc, #188]	@ (8000f74 <HAL_SPI_MspInit+0xe4>)
 8000eb8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000eba:	4a2e      	ldr	r2, [pc, #184]	@ (8000f74 <HAL_SPI_MspInit+0xe4>)
 8000ebc:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000ec0:	6413      	str	r3, [r2, #64]	@ 0x40
 8000ec2:	4b2c      	ldr	r3, [pc, #176]	@ (8000f74 <HAL_SPI_MspInit+0xe4>)
 8000ec4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000ec6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000eca:	613b      	str	r3, [r7, #16]
 8000ecc:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000ece:	2300      	movs	r3, #0
 8000ed0:	60fb      	str	r3, [r7, #12]
 8000ed2:	4b28      	ldr	r3, [pc, #160]	@ (8000f74 <HAL_SPI_MspInit+0xe4>)
 8000ed4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ed6:	4a27      	ldr	r2, [pc, #156]	@ (8000f74 <HAL_SPI_MspInit+0xe4>)
 8000ed8:	f043 0304 	orr.w	r3, r3, #4
 8000edc:	6313      	str	r3, [r2, #48]	@ 0x30
 8000ede:	4b25      	ldr	r3, [pc, #148]	@ (8000f74 <HAL_SPI_MspInit+0xe4>)
 8000ee0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ee2:	f003 0304 	and.w	r3, r3, #4
 8000ee6:	60fb      	str	r3, [r7, #12]
 8000ee8:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000eea:	2300      	movs	r3, #0
 8000eec:	60bb      	str	r3, [r7, #8]
 8000eee:	4b21      	ldr	r3, [pc, #132]	@ (8000f74 <HAL_SPI_MspInit+0xe4>)
 8000ef0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ef2:	4a20      	ldr	r2, [pc, #128]	@ (8000f74 <HAL_SPI_MspInit+0xe4>)
 8000ef4:	f043 0302 	orr.w	r3, r3, #2
 8000ef8:	6313      	str	r3, [r2, #48]	@ 0x30
 8000efa:	4b1e      	ldr	r3, [pc, #120]	@ (8000f74 <HAL_SPI_MspInit+0xe4>)
 8000efc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000efe:	f003 0302 	and.w	r3, r3, #2
 8000f02:	60bb      	str	r3, [r7, #8]
 8000f04:	68bb      	ldr	r3, [r7, #8]
    /**SPI2 GPIO Configuration
    PC2     ------> SPI2_MISO
    PC3     ------> SPI2_MOSI
    PB10     ------> SPI2_SCK
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8000f06:	2304      	movs	r3, #4
 8000f08:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000f0a:	2302      	movs	r3, #2
 8000f0c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8000f0e:	2302      	movs	r3, #2
 8000f10:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000f12:	2303      	movs	r3, #3
 8000f14:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8000f16:	2305      	movs	r3, #5
 8000f18:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000f1a:	f107 0314 	add.w	r3, r7, #20
 8000f1e:	4619      	mov	r1, r3
 8000f20:	4815      	ldr	r0, [pc, #84]	@ (8000f78 <HAL_SPI_MspInit+0xe8>)
 8000f22:	f001 f935 	bl	8002190 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8000f26:	2308      	movs	r3, #8
 8000f28:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000f2a:	2302      	movs	r3, #2
 8000f2c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f2e:	2300      	movs	r3, #0
 8000f30:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000f32:	2303      	movs	r3, #3
 8000f34:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8000f36:	2305      	movs	r3, #5
 8000f38:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000f3a:	f107 0314 	add.w	r3, r7, #20
 8000f3e:	4619      	mov	r1, r3
 8000f40:	480d      	ldr	r0, [pc, #52]	@ (8000f78 <HAL_SPI_MspInit+0xe8>)
 8000f42:	f001 f925 	bl	8002190 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8000f46:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000f4a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000f4c:	2302      	movs	r3, #2
 8000f4e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f50:	2300      	movs	r3, #0
 8000f52:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000f54:	2303      	movs	r3, #3
 8000f56:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8000f58:	2305      	movs	r3, #5
 8000f5a:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000f5c:	f107 0314 	add.w	r3, r7, #20
 8000f60:	4619      	mov	r1, r3
 8000f62:	4806      	ldr	r0, [pc, #24]	@ (8000f7c <HAL_SPI_MspInit+0xec>)
 8000f64:	f001 f914 	bl	8002190 <HAL_GPIO_Init>

  /* USER CODE END SPI2_MspInit 1 */

  }

}
 8000f68:	bf00      	nop
 8000f6a:	3728      	adds	r7, #40	@ 0x28
 8000f6c:	46bd      	mov	sp, r7
 8000f6e:	bd80      	pop	{r7, pc}
 8000f70:	40003800 	.word	0x40003800
 8000f74:	40023800 	.word	0x40023800
 8000f78:	40020800 	.word	0x40020800
 8000f7c:	40020400 	.word	0x40020400

08000f80 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000f80:	b580      	push	{r7, lr}
 8000f82:	b08a      	sub	sp, #40	@ 0x28
 8000f84:	af00      	add	r7, sp, #0
 8000f86:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f88:	f107 0314 	add.w	r3, r7, #20
 8000f8c:	2200      	movs	r2, #0
 8000f8e:	601a      	str	r2, [r3, #0]
 8000f90:	605a      	str	r2, [r3, #4]
 8000f92:	609a      	str	r2, [r3, #8]
 8000f94:	60da      	str	r2, [r3, #12]
 8000f96:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8000f98:	687b      	ldr	r3, [r7, #4]
 8000f9a:	681b      	ldr	r3, [r3, #0]
 8000f9c:	4a19      	ldr	r2, [pc, #100]	@ (8001004 <HAL_UART_MspInit+0x84>)
 8000f9e:	4293      	cmp	r3, r2
 8000fa0:	d12b      	bne.n	8000ffa <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000fa2:	2300      	movs	r3, #0
 8000fa4:	613b      	str	r3, [r7, #16]
 8000fa6:	4b18      	ldr	r3, [pc, #96]	@ (8001008 <HAL_UART_MspInit+0x88>)
 8000fa8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000faa:	4a17      	ldr	r2, [pc, #92]	@ (8001008 <HAL_UART_MspInit+0x88>)
 8000fac:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000fb0:	6413      	str	r3, [r2, #64]	@ 0x40
 8000fb2:	4b15      	ldr	r3, [pc, #84]	@ (8001008 <HAL_UART_MspInit+0x88>)
 8000fb4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000fb6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000fba:	613b      	str	r3, [r7, #16]
 8000fbc:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000fbe:	2300      	movs	r3, #0
 8000fc0:	60fb      	str	r3, [r7, #12]
 8000fc2:	4b11      	ldr	r3, [pc, #68]	@ (8001008 <HAL_UART_MspInit+0x88>)
 8000fc4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000fc6:	4a10      	ldr	r2, [pc, #64]	@ (8001008 <HAL_UART_MspInit+0x88>)
 8000fc8:	f043 0301 	orr.w	r3, r3, #1
 8000fcc:	6313      	str	r3, [r2, #48]	@ 0x30
 8000fce:	4b0e      	ldr	r3, [pc, #56]	@ (8001008 <HAL_UART_MspInit+0x88>)
 8000fd0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000fd2:	f003 0301 	and.w	r3, r3, #1
 8000fd6:	60fb      	str	r3, [r7, #12]
 8000fd8:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8000fda:	230c      	movs	r3, #12
 8000fdc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000fde:	2302      	movs	r3, #2
 8000fe0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fe2:	2300      	movs	r3, #0
 8000fe4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000fe6:	2303      	movs	r3, #3
 8000fe8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000fea:	2307      	movs	r3, #7
 8000fec:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000fee:	f107 0314 	add.w	r3, r7, #20
 8000ff2:	4619      	mov	r1, r3
 8000ff4:	4805      	ldr	r0, [pc, #20]	@ (800100c <HAL_UART_MspInit+0x8c>)
 8000ff6:	f001 f8cb 	bl	8002190 <HAL_GPIO_Init>

  /* USER CODE END USART2_MspInit 1 */

  }

}
 8000ffa:	bf00      	nop
 8000ffc:	3728      	adds	r7, #40	@ 0x28
 8000ffe:	46bd      	mov	sp, r7
 8001000:	bd80      	pop	{r7, pc}
 8001002:	bf00      	nop
 8001004:	40004400 	.word	0x40004400
 8001008:	40023800 	.word	0x40023800
 800100c:	40020000 	.word	0x40020000

08001010 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001010:	b580      	push	{r7, lr}
 8001012:	b08e      	sub	sp, #56	@ 0x38
 8001014:	af00      	add	r7, sp, #0
 8001016:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 8001018:	2300      	movs	r3, #0
 800101a:	62fb      	str	r3, [r7, #44]	@ 0x2c

  uint32_t              uwPrescalerValue = 0U;
 800101c:	2300      	movs	r3, #0
 800101e:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status;

  /* Enable TIM2 clock */
  __HAL_RCC_TIM2_CLK_ENABLE();
 8001020:	2300      	movs	r3, #0
 8001022:	60fb      	str	r3, [r7, #12]
 8001024:	4b34      	ldr	r3, [pc, #208]	@ (80010f8 <HAL_InitTick+0xe8>)
 8001026:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001028:	4a33      	ldr	r2, [pc, #204]	@ (80010f8 <HAL_InitTick+0xe8>)
 800102a:	f043 0301 	orr.w	r3, r3, #1
 800102e:	6413      	str	r3, [r2, #64]	@ 0x40
 8001030:	4b31      	ldr	r3, [pc, #196]	@ (80010f8 <HAL_InitTick+0xe8>)
 8001032:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001034:	f003 0301 	and.w	r3, r3, #1
 8001038:	60fb      	str	r3, [r7, #12]
 800103a:	68fb      	ldr	r3, [r7, #12]
  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 800103c:	f107 0210 	add.w	r2, r7, #16
 8001040:	f107 0314 	add.w	r3, r7, #20
 8001044:	4611      	mov	r1, r2
 8001046:	4618      	mov	r0, r3
 8001048:	f001 fed8 	bl	8002dfc <HAL_RCC_GetClockConfig>
  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 800104c:	6a3b      	ldr	r3, [r7, #32]
 800104e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /* Compute TIM2 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8001050:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001052:	2b00      	cmp	r3, #0
 8001054:	d103      	bne.n	800105e <HAL_InitTick+0x4e>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8001056:	f001 fea9 	bl	8002dac <HAL_RCC_GetPCLK1Freq>
 800105a:	6378      	str	r0, [r7, #52]	@ 0x34
 800105c:	e004      	b.n	8001068 <HAL_InitTick+0x58>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 800105e:	f001 fea5 	bl	8002dac <HAL_RCC_GetPCLK1Freq>
 8001062:	4603      	mov	r3, r0
 8001064:	005b      	lsls	r3, r3, #1
 8001066:	637b      	str	r3, [r7, #52]	@ 0x34
  }

  /* Compute the prescaler value to have TIM2 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8001068:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800106a:	4a24      	ldr	r2, [pc, #144]	@ (80010fc <HAL_InitTick+0xec>)
 800106c:	fba2 2303 	umull	r2, r3, r2, r3
 8001070:	0c9b      	lsrs	r3, r3, #18
 8001072:	3b01      	subs	r3, #1
 8001074:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Initialize TIM2 */
  htim2.Instance = TIM2;
 8001076:	4b22      	ldr	r3, [pc, #136]	@ (8001100 <HAL_InitTick+0xf0>)
 8001078:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 800107c:	601a      	str	r2, [r3, #0]
  + Period = [(TIM2CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim2.Init.Period = (1000000U / 1000U) - 1U;
 800107e:	4b20      	ldr	r3, [pc, #128]	@ (8001100 <HAL_InitTick+0xf0>)
 8001080:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8001084:	60da      	str	r2, [r3, #12]
  htim2.Init.Prescaler = uwPrescalerValue;
 8001086:	4a1e      	ldr	r2, [pc, #120]	@ (8001100 <HAL_InitTick+0xf0>)
 8001088:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800108a:	6053      	str	r3, [r2, #4]
  htim2.Init.ClockDivision = 0;
 800108c:	4b1c      	ldr	r3, [pc, #112]	@ (8001100 <HAL_InitTick+0xf0>)
 800108e:	2200      	movs	r2, #0
 8001090:	611a      	str	r2, [r3, #16]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001092:	4b1b      	ldr	r3, [pc, #108]	@ (8001100 <HAL_InitTick+0xf0>)
 8001094:	2200      	movs	r2, #0
 8001096:	609a      	str	r2, [r3, #8]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001098:	4b19      	ldr	r3, [pc, #100]	@ (8001100 <HAL_InitTick+0xf0>)
 800109a:	2200      	movs	r2, #0
 800109c:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim2);
 800109e:	4818      	ldr	r0, [pc, #96]	@ (8001100 <HAL_InitTick+0xf0>)
 80010a0:	f002 f988 	bl	80033b4 <HAL_TIM_Base_Init>
 80010a4:	4603      	mov	r3, r0
 80010a6:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  if (status == HAL_OK)
 80010aa:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 80010ae:	2b00      	cmp	r3, #0
 80010b0:	d11b      	bne.n	80010ea <HAL_InitTick+0xda>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim2);
 80010b2:	4813      	ldr	r0, [pc, #76]	@ (8001100 <HAL_InitTick+0xf0>)
 80010b4:	f002 f9d8 	bl	8003468 <HAL_TIM_Base_Start_IT>
 80010b8:	4603      	mov	r3, r0
 80010ba:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    if (status == HAL_OK)
 80010be:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 80010c2:	2b00      	cmp	r3, #0
 80010c4:	d111      	bne.n	80010ea <HAL_InitTick+0xda>
    {
    /* Enable the TIM2 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM2_IRQn);
 80010c6:	201c      	movs	r0, #28
 80010c8:	f001 f854 	bl	8002174 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80010cc:	687b      	ldr	r3, [r7, #4]
 80010ce:	2b0f      	cmp	r3, #15
 80010d0:	d808      	bhi.n	80010e4 <HAL_InitTick+0xd4>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM2_IRQn, TickPriority, 0U);
 80010d2:	2200      	movs	r2, #0
 80010d4:	6879      	ldr	r1, [r7, #4]
 80010d6:	201c      	movs	r0, #28
 80010d8:	f001 f830 	bl	800213c <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80010dc:	4a09      	ldr	r2, [pc, #36]	@ (8001104 <HAL_InitTick+0xf4>)
 80010de:	687b      	ldr	r3, [r7, #4]
 80010e0:	6013      	str	r3, [r2, #0]
 80010e2:	e002      	b.n	80010ea <HAL_InitTick+0xda>
      }
      else
      {
        status = HAL_ERROR;
 80010e4:	2301      	movs	r3, #1
 80010e6:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
      }
    }
  }

 /* Return function status */
  return status;
 80010ea:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
}
 80010ee:	4618      	mov	r0, r3
 80010f0:	3738      	adds	r7, #56	@ 0x38
 80010f2:	46bd      	mov	sp, r7
 80010f4:	bd80      	pop	{r7, pc}
 80010f6:	bf00      	nop
 80010f8:	40023800 	.word	0x40023800
 80010fc:	431bde83 	.word	0x431bde83
 8001100:	20000158 	.word	0x20000158
 8001104:	20000020 	.word	0x20000020

08001108 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001108:	b480      	push	{r7}
 800110a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800110c:	bf00      	nop
 800110e:	e7fd      	b.n	800110c <NMI_Handler+0x4>

08001110 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001110:	b480      	push	{r7}
 8001112:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001114:	bf00      	nop
 8001116:	e7fd      	b.n	8001114 <HardFault_Handler+0x4>

08001118 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001118:	b480      	push	{r7}
 800111a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800111c:	bf00      	nop
 800111e:	e7fd      	b.n	800111c <MemManage_Handler+0x4>

08001120 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001120:	b480      	push	{r7}
 8001122:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001124:	bf00      	nop
 8001126:	e7fd      	b.n	8001124 <BusFault_Handler+0x4>

08001128 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001128:	b480      	push	{r7}
 800112a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800112c:	bf00      	nop
 800112e:	e7fd      	b.n	800112c <UsageFault_Handler+0x4>

08001130 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001130:	b480      	push	{r7}
 8001132:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001134:	bf00      	nop
 8001136:	46bd      	mov	sp, r7
 8001138:	f85d 7b04 	ldr.w	r7, [sp], #4
 800113c:	4770      	bx	lr
	...

08001140 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8001140:	b580      	push	{r7, lr}
 8001142:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8001144:	4802      	ldr	r0, [pc, #8]	@ (8001150 <TIM2_IRQHandler+0x10>)
 8001146:	f002 f9f1 	bl	800352c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */
  /* USER CODE END TIM2_IRQn 1 */
}
 800114a:	bf00      	nop
 800114c:	bd80      	pop	{r7, pc}
 800114e:	bf00      	nop
 8001150:	20000158 	.word	0x20000158

08001154 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001154:	b580      	push	{r7, lr}
 8001156:	b086      	sub	sp, #24
 8001158:	af00      	add	r7, sp, #0
 800115a:	60f8      	str	r0, [r7, #12]
 800115c:	60b9      	str	r1, [r7, #8]
 800115e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001160:	2300      	movs	r3, #0
 8001162:	617b      	str	r3, [r7, #20]
 8001164:	e00a      	b.n	800117c <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001166:	f3af 8000 	nop.w
 800116a:	4601      	mov	r1, r0
 800116c:	68bb      	ldr	r3, [r7, #8]
 800116e:	1c5a      	adds	r2, r3, #1
 8001170:	60ba      	str	r2, [r7, #8]
 8001172:	b2ca      	uxtb	r2, r1
 8001174:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001176:	697b      	ldr	r3, [r7, #20]
 8001178:	3301      	adds	r3, #1
 800117a:	617b      	str	r3, [r7, #20]
 800117c:	697a      	ldr	r2, [r7, #20]
 800117e:	687b      	ldr	r3, [r7, #4]
 8001180:	429a      	cmp	r2, r3
 8001182:	dbf0      	blt.n	8001166 <_read+0x12>
  }

  return len;
 8001184:	687b      	ldr	r3, [r7, #4]
}
 8001186:	4618      	mov	r0, r3
 8001188:	3718      	adds	r7, #24
 800118a:	46bd      	mov	sp, r7
 800118c:	bd80      	pop	{r7, pc}

0800118e <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800118e:	b580      	push	{r7, lr}
 8001190:	b086      	sub	sp, #24
 8001192:	af00      	add	r7, sp, #0
 8001194:	60f8      	str	r0, [r7, #12]
 8001196:	60b9      	str	r1, [r7, #8]
 8001198:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800119a:	2300      	movs	r3, #0
 800119c:	617b      	str	r3, [r7, #20]
 800119e:	e009      	b.n	80011b4 <_write+0x26>
  {
    __io_putchar(*ptr++);
 80011a0:	68bb      	ldr	r3, [r7, #8]
 80011a2:	1c5a      	adds	r2, r3, #1
 80011a4:	60ba      	str	r2, [r7, #8]
 80011a6:	781b      	ldrb	r3, [r3, #0]
 80011a8:	4618      	mov	r0, r3
 80011aa:	f7ff fbc5 	bl	8000938 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80011ae:	697b      	ldr	r3, [r7, #20]
 80011b0:	3301      	adds	r3, #1
 80011b2:	617b      	str	r3, [r7, #20]
 80011b4:	697a      	ldr	r2, [r7, #20]
 80011b6:	687b      	ldr	r3, [r7, #4]
 80011b8:	429a      	cmp	r2, r3
 80011ba:	dbf1      	blt.n	80011a0 <_write+0x12>
  }
  return len;
 80011bc:	687b      	ldr	r3, [r7, #4]
}
 80011be:	4618      	mov	r0, r3
 80011c0:	3718      	adds	r7, #24
 80011c2:	46bd      	mov	sp, r7
 80011c4:	bd80      	pop	{r7, pc}

080011c6 <_close>:

int _close(int file)
{
 80011c6:	b480      	push	{r7}
 80011c8:	b083      	sub	sp, #12
 80011ca:	af00      	add	r7, sp, #0
 80011cc:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80011ce:	f04f 33ff 	mov.w	r3, #4294967295
}
 80011d2:	4618      	mov	r0, r3
 80011d4:	370c      	adds	r7, #12
 80011d6:	46bd      	mov	sp, r7
 80011d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011dc:	4770      	bx	lr

080011de <_fstat>:


int _fstat(int file, struct stat *st)
{
 80011de:	b480      	push	{r7}
 80011e0:	b083      	sub	sp, #12
 80011e2:	af00      	add	r7, sp, #0
 80011e4:	6078      	str	r0, [r7, #4]
 80011e6:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80011e8:	683b      	ldr	r3, [r7, #0]
 80011ea:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80011ee:	605a      	str	r2, [r3, #4]
  return 0;
 80011f0:	2300      	movs	r3, #0
}
 80011f2:	4618      	mov	r0, r3
 80011f4:	370c      	adds	r7, #12
 80011f6:	46bd      	mov	sp, r7
 80011f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011fc:	4770      	bx	lr

080011fe <_isatty>:

int _isatty(int file)
{
 80011fe:	b480      	push	{r7}
 8001200:	b083      	sub	sp, #12
 8001202:	af00      	add	r7, sp, #0
 8001204:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001206:	2301      	movs	r3, #1
}
 8001208:	4618      	mov	r0, r3
 800120a:	370c      	adds	r7, #12
 800120c:	46bd      	mov	sp, r7
 800120e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001212:	4770      	bx	lr

08001214 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001214:	b480      	push	{r7}
 8001216:	b085      	sub	sp, #20
 8001218:	af00      	add	r7, sp, #0
 800121a:	60f8      	str	r0, [r7, #12]
 800121c:	60b9      	str	r1, [r7, #8]
 800121e:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001220:	2300      	movs	r3, #0
}
 8001222:	4618      	mov	r0, r3
 8001224:	3714      	adds	r7, #20
 8001226:	46bd      	mov	sp, r7
 8001228:	f85d 7b04 	ldr.w	r7, [sp], #4
 800122c:	4770      	bx	lr
	...

08001230 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001230:	b580      	push	{r7, lr}
 8001232:	b086      	sub	sp, #24
 8001234:	af00      	add	r7, sp, #0
 8001236:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001238:	4a14      	ldr	r2, [pc, #80]	@ (800128c <_sbrk+0x5c>)
 800123a:	4b15      	ldr	r3, [pc, #84]	@ (8001290 <_sbrk+0x60>)
 800123c:	1ad3      	subs	r3, r2, r3
 800123e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001240:	697b      	ldr	r3, [r7, #20]
 8001242:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001244:	4b13      	ldr	r3, [pc, #76]	@ (8001294 <_sbrk+0x64>)
 8001246:	681b      	ldr	r3, [r3, #0]
 8001248:	2b00      	cmp	r3, #0
 800124a:	d102      	bne.n	8001252 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800124c:	4b11      	ldr	r3, [pc, #68]	@ (8001294 <_sbrk+0x64>)
 800124e:	4a12      	ldr	r2, [pc, #72]	@ (8001298 <_sbrk+0x68>)
 8001250:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001252:	4b10      	ldr	r3, [pc, #64]	@ (8001294 <_sbrk+0x64>)
 8001254:	681a      	ldr	r2, [r3, #0]
 8001256:	687b      	ldr	r3, [r7, #4]
 8001258:	4413      	add	r3, r2
 800125a:	693a      	ldr	r2, [r7, #16]
 800125c:	429a      	cmp	r2, r3
 800125e:	d207      	bcs.n	8001270 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001260:	f006 f85c 	bl	800731c <__errno>
 8001264:	4603      	mov	r3, r0
 8001266:	220c      	movs	r2, #12
 8001268:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800126a:	f04f 33ff 	mov.w	r3, #4294967295
 800126e:	e009      	b.n	8001284 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001270:	4b08      	ldr	r3, [pc, #32]	@ (8001294 <_sbrk+0x64>)
 8001272:	681b      	ldr	r3, [r3, #0]
 8001274:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001276:	4b07      	ldr	r3, [pc, #28]	@ (8001294 <_sbrk+0x64>)
 8001278:	681a      	ldr	r2, [r3, #0]
 800127a:	687b      	ldr	r3, [r7, #4]
 800127c:	4413      	add	r3, r2
 800127e:	4a05      	ldr	r2, [pc, #20]	@ (8001294 <_sbrk+0x64>)
 8001280:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001282:	68fb      	ldr	r3, [r7, #12]
}
 8001284:	4618      	mov	r0, r3
 8001286:	3718      	adds	r7, #24
 8001288:	46bd      	mov	sp, r7
 800128a:	bd80      	pop	{r7, pc}
 800128c:	20020000 	.word	0x20020000
 8001290:	00000400 	.word	0x00000400
 8001294:	200001a0 	.word	0x200001a0
 8001298:	20004cf8 	.word	0x20004cf8

0800129c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800129c:	b480      	push	{r7}
 800129e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80012a0:	4b06      	ldr	r3, [pc, #24]	@ (80012bc <SystemInit+0x20>)
 80012a2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80012a6:	4a05      	ldr	r2, [pc, #20]	@ (80012bc <SystemInit+0x20>)
 80012a8:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80012ac:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80012b0:	bf00      	nop
 80012b2:	46bd      	mov	sp, r7
 80012b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012b8:	4770      	bx	lr
 80012ba:	bf00      	nop
 80012bc:	e000ed00 	.word	0xe000ed00

080012c0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 80012c0:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80012f8 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 80012c4:	f7ff ffea 	bl	800129c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80012c8:	480c      	ldr	r0, [pc, #48]	@ (80012fc <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80012ca:	490d      	ldr	r1, [pc, #52]	@ (8001300 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80012cc:	4a0d      	ldr	r2, [pc, #52]	@ (8001304 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80012ce:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80012d0:	e002      	b.n	80012d8 <LoopCopyDataInit>

080012d2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80012d2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80012d4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80012d6:	3304      	adds	r3, #4

080012d8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80012d8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80012da:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80012dc:	d3f9      	bcc.n	80012d2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80012de:	4a0a      	ldr	r2, [pc, #40]	@ (8001308 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80012e0:	4c0a      	ldr	r4, [pc, #40]	@ (800130c <LoopFillZerobss+0x22>)
  movs r3, #0
 80012e2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80012e4:	e001      	b.n	80012ea <LoopFillZerobss>

080012e6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80012e6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80012e8:	3204      	adds	r2, #4

080012ea <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80012ea:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80012ec:	d3fb      	bcc.n	80012e6 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80012ee:	f006 f81b 	bl	8007328 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80012f2:	f7ff fb33 	bl	800095c <main>
  bx  lr    
 80012f6:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 80012f8:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80012fc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001300:	20000088 	.word	0x20000088
  ldr r2, =_sidata
 8001304:	08008efc 	.word	0x08008efc
  ldr r2, =_sbss
 8001308:	20000088 	.word	0x20000088
  ldr r4, =_ebss
 800130c:	20004cf4 	.word	0x20004cf4

08001310 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001310:	e7fe      	b.n	8001310 <ADC_IRQHandler>
	...

08001314 <System_Init>:
function:	System Init
note:
	Initialize the communication method
********************************************************************************/
uint8_t System_Init(void)
{
 8001314:	b580      	push	{r7, lr}
 8001316:	af00      	add	r7, sp, #0
#if USE_SPI_4W
	printf("USE_SPI_4W\r\n");
 8001318:	4802      	ldr	r0, [pc, #8]	@ (8001324 <System_Init+0x10>)
 800131a:	f005 fe6b 	bl	8006ff4 <puts>
	printf("USEI_IIC_SOFT\r\n");
	OLED_CS_0;
	OLED_DC_1;
	// iic_init(); - Not needed for SPI mode
#endif
  return 0;
 800131e:	2300      	movs	r3, #0
}
 8001320:	4618      	mov	r0, r3
 8001322:	bd80      	pop	{r7, pc}
 8001324:	0800773c 	.word	0x0800773c

08001328 <SPI4W_Write_Byte>:
note:
	SPI4W_Write_Byte(value) : 
		HAL library hardware SPI for STM32F4xx
********************************************************************************/
uint8_t SPI4W_Write_Byte(uint8_t value)
{
 8001328:	b580      	push	{r7, lr}
 800132a:	b082      	sub	sp, #8
 800132c:	af00      	add	r7, sp, #0
 800132e:	4603      	mov	r3, r0
 8001330:	71fb      	strb	r3, [r7, #7]
	// Use HAL_SPI_Transmit for STM32F4xx (SPI2)
	HAL_SPI_Transmit(&hspi2, &value, 1, 500);
 8001332:	1df9      	adds	r1, r7, #7
 8001334:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 8001338:	2201      	movs	r2, #1
 800133a:	4804      	ldr	r0, [pc, #16]	@ (800134c <SPI4W_Write_Byte+0x24>)
 800133c:	f001 fe19 	bl	8002f72 <HAL_SPI_Transmit>
	return 0;
 8001340:	2300      	movs	r3, #0
}
 8001342:	4618      	mov	r0, r3
 8001344:	3708      	adds	r7, #8
 8001346:	46bd      	mov	sp, r7
 8001348:	bd80      	pop	{r7, pc}
 800134a:	bf00      	nop
 800134c:	200000ac 	.word	0x200000ac

08001350 <Driver_Delay_ms>:
note:
	Driver_Delay_ms(xms) : Delay x ms
	Driver_Delay_us(xus) : Delay x us
********************************************************************************/
void Driver_Delay_ms(uint32_t xms)
{
 8001350:	b580      	push	{r7, lr}
 8001352:	b082      	sub	sp, #8
 8001354:	af00      	add	r7, sp, #0
 8001356:	6078      	str	r0, [r7, #4]
    HAL_Delay(xms);
 8001358:	6878      	ldr	r0, [r7, #4]
 800135a:	f000 fe13 	bl	8001f84 <HAL_Delay>
}
 800135e:	bf00      	nop
 8001360:	3708      	adds	r7, #8
 8001362:	46bd      	mov	sp, r7
 8001364:	bd80      	pop	{r7, pc}
	...

08001368 <Paint_NewImage>:
    width   :   The width of the picture
    Height  :   The height of the picture
    Color   :   Whether the picture is inverted
******************************************************************************/
void Paint_NewImage(UBYTE *image, UWORD Width, UWORD Height, UWORD Rotate, UWORD Color)
{
 8001368:	b480      	push	{r7}
 800136a:	b085      	sub	sp, #20
 800136c:	af00      	add	r7, sp, #0
 800136e:	60f8      	str	r0, [r7, #12]
 8001370:	4608      	mov	r0, r1
 8001372:	4611      	mov	r1, r2
 8001374:	461a      	mov	r2, r3
 8001376:	4603      	mov	r3, r0
 8001378:	817b      	strh	r3, [r7, #10]
 800137a:	460b      	mov	r3, r1
 800137c:	813b      	strh	r3, [r7, #8]
 800137e:	4613      	mov	r3, r2
 8001380:	80fb      	strh	r3, [r7, #6]
    Paint.Image = NULL;
 8001382:	4b23      	ldr	r3, [pc, #140]	@ (8001410 <Paint_NewImage+0xa8>)
 8001384:	2200      	movs	r2, #0
 8001386:	601a      	str	r2, [r3, #0]
    Paint.Image = image;
 8001388:	4a21      	ldr	r2, [pc, #132]	@ (8001410 <Paint_NewImage+0xa8>)
 800138a:	68fb      	ldr	r3, [r7, #12]
 800138c:	6013      	str	r3, [r2, #0]

    Paint.WidthMemory = Width;
 800138e:	4a20      	ldr	r2, [pc, #128]	@ (8001410 <Paint_NewImage+0xa8>)
 8001390:	897b      	ldrh	r3, [r7, #10]
 8001392:	8113      	strh	r3, [r2, #8]
    Paint.HeightMemory = Height;
 8001394:	4a1e      	ldr	r2, [pc, #120]	@ (8001410 <Paint_NewImage+0xa8>)
 8001396:	893b      	ldrh	r3, [r7, #8]
 8001398:	8153      	strh	r3, [r2, #10]
    Paint.Color = Color;    
 800139a:	4a1d      	ldr	r2, [pc, #116]	@ (8001410 <Paint_NewImage+0xa8>)
 800139c:	8b3b      	ldrh	r3, [r7, #24]
 800139e:	8193      	strh	r3, [r2, #12]
		Paint.Scale = 2;
 80013a0:	4b1b      	ldr	r3, [pc, #108]	@ (8001410 <Paint_NewImage+0xa8>)
 80013a2:	2202      	movs	r2, #2
 80013a4:	82da      	strh	r2, [r3, #22]
		
    Paint.WidthByte = (Width % 8 == 0)? (Width / 8 ): (Width / 8 + 1);
 80013a6:	897b      	ldrh	r3, [r7, #10]
 80013a8:	f003 0307 	and.w	r3, r3, #7
 80013ac:	b29b      	uxth	r3, r3
 80013ae:	2b00      	cmp	r3, #0
 80013b0:	d103      	bne.n	80013ba <Paint_NewImage+0x52>
 80013b2:	897b      	ldrh	r3, [r7, #10]
 80013b4:	08db      	lsrs	r3, r3, #3
 80013b6:	b29b      	uxth	r3, r3
 80013b8:	e004      	b.n	80013c4 <Paint_NewImage+0x5c>
 80013ba:	897b      	ldrh	r3, [r7, #10]
 80013bc:	08db      	lsrs	r3, r3, #3
 80013be:	b29b      	uxth	r3, r3
 80013c0:	3301      	adds	r3, #1
 80013c2:	b29b      	uxth	r3, r3
 80013c4:	4a12      	ldr	r2, [pc, #72]	@ (8001410 <Paint_NewImage+0xa8>)
 80013c6:	8253      	strh	r3, [r2, #18]
    Paint.HeightByte = Height;    
 80013c8:	4a11      	ldr	r2, [pc, #68]	@ (8001410 <Paint_NewImage+0xa8>)
 80013ca:	893b      	ldrh	r3, [r7, #8]
 80013cc:	8293      	strh	r3, [r2, #20]
//    printf("WidthByte = %d, HeightByte = %d\r\n", Paint.WidthByte, Paint.HeightByte);
//    printf(" EPD_WIDTH / 8 = %d\r\n",  122 / 8);
   
    Paint.Rotate = Rotate;
 80013ce:	4a10      	ldr	r2, [pc, #64]	@ (8001410 <Paint_NewImage+0xa8>)
 80013d0:	88fb      	ldrh	r3, [r7, #6]
 80013d2:	81d3      	strh	r3, [r2, #14]
    Paint.Mirror = MIRROR_NONE;
 80013d4:	4b0e      	ldr	r3, [pc, #56]	@ (8001410 <Paint_NewImage+0xa8>)
 80013d6:	2200      	movs	r2, #0
 80013d8:	821a      	strh	r2, [r3, #16]
    
    if(Rotate == ROTATE_0 || Rotate == ROTATE_180) {
 80013da:	88fb      	ldrh	r3, [r7, #6]
 80013dc:	2b00      	cmp	r3, #0
 80013de:	d002      	beq.n	80013e6 <Paint_NewImage+0x7e>
 80013e0:	88fb      	ldrh	r3, [r7, #6]
 80013e2:	2bb4      	cmp	r3, #180	@ 0xb4
 80013e4:	d106      	bne.n	80013f4 <Paint_NewImage+0x8c>
        Paint.Width = Width;
 80013e6:	4a0a      	ldr	r2, [pc, #40]	@ (8001410 <Paint_NewImage+0xa8>)
 80013e8:	897b      	ldrh	r3, [r7, #10]
 80013ea:	8093      	strh	r3, [r2, #4]
        Paint.Height = Height;
 80013ec:	4a08      	ldr	r2, [pc, #32]	@ (8001410 <Paint_NewImage+0xa8>)
 80013ee:	893b      	ldrh	r3, [r7, #8]
 80013f0:	80d3      	strh	r3, [r2, #6]
 80013f2:	e006      	b.n	8001402 <Paint_NewImage+0x9a>
    } else {
        Paint.Width = Height;
 80013f4:	4a06      	ldr	r2, [pc, #24]	@ (8001410 <Paint_NewImage+0xa8>)
 80013f6:	893b      	ldrh	r3, [r7, #8]
 80013f8:	8093      	strh	r3, [r2, #4]
        Paint.Height = Width;
 80013fa:	4a05      	ldr	r2, [pc, #20]	@ (8001410 <Paint_NewImage+0xa8>)
 80013fc:	897b      	ldrh	r3, [r7, #10]
 80013fe:	80d3      	strh	r3, [r2, #6]
    }
}
 8001400:	bf00      	nop
 8001402:	bf00      	nop
 8001404:	3714      	adds	r7, #20
 8001406:	46bd      	mov	sp, r7
 8001408:	f85d 7b04 	ldr.w	r7, [sp], #4
 800140c:	4770      	bx	lr
 800140e:	bf00      	nop
 8001410:	200001a4 	.word	0x200001a4

08001414 <Paint_SelectImage>:
function: Select Image
parameter:
    image : Pointer to the image cache
******************************************************************************/
void Paint_SelectImage(UBYTE *image)
{
 8001414:	b480      	push	{r7}
 8001416:	b083      	sub	sp, #12
 8001418:	af00      	add	r7, sp, #0
 800141a:	6078      	str	r0, [r7, #4]
    Paint.Image = image;
 800141c:	4a04      	ldr	r2, [pc, #16]	@ (8001430 <Paint_SelectImage+0x1c>)
 800141e:	687b      	ldr	r3, [r7, #4]
 8001420:	6013      	str	r3, [r2, #0]
}
 8001422:	bf00      	nop
 8001424:	370c      	adds	r7, #12
 8001426:	46bd      	mov	sp, r7
 8001428:	f85d 7b04 	ldr.w	r7, [sp], #4
 800142c:	4770      	bx	lr
 800142e:	bf00      	nop
 8001430:	200001a4 	.word	0x200001a4

08001434 <Paint_SetPixel>:
    Xpoint : At point X
    Ypoint : At point Y
    Color  : Painted colors
******************************************************************************/
void Paint_SetPixel(UWORD Xpoint, UWORD Ypoint, UWORD Color)
{
 8001434:	b580      	push	{r7, lr}
 8001436:	b08a      	sub	sp, #40	@ 0x28
 8001438:	af00      	add	r7, sp, #0
 800143a:	4603      	mov	r3, r0
 800143c:	80fb      	strh	r3, [r7, #6]
 800143e:	460b      	mov	r3, r1
 8001440:	80bb      	strh	r3, [r7, #4]
 8001442:	4613      	mov	r3, r2
 8001444:	807b      	strh	r3, [r7, #2]
    if(Xpoint > Paint.Width || Ypoint > Paint.Height){
 8001446:	4b9f      	ldr	r3, [pc, #636]	@ (80016c4 <Paint_SetPixel+0x290>)
 8001448:	889b      	ldrh	r3, [r3, #4]
 800144a:	88fa      	ldrh	r2, [r7, #6]
 800144c:	429a      	cmp	r2, r3
 800144e:	d804      	bhi.n	800145a <Paint_SetPixel+0x26>
 8001450:	4b9c      	ldr	r3, [pc, #624]	@ (80016c4 <Paint_SetPixel+0x290>)
 8001452:	88db      	ldrh	r3, [r3, #6]
 8001454:	88ba      	ldrh	r2, [r7, #4]
 8001456:	429a      	cmp	r2, r3
 8001458:	d903      	bls.n	8001462 <Paint_SetPixel+0x2e>
        Debug("Exceeding display boundaries\r\n");
 800145a:	489b      	ldr	r0, [pc, #620]	@ (80016c8 <Paint_SetPixel+0x294>)
 800145c:	f005 fdca 	bl	8006ff4 <puts>
        return;
 8001460:	e156      	b.n	8001710 <Paint_SetPixel+0x2dc>
    }      
    UWORD X, Y;

    switch(Paint.Rotate) {
 8001462:	4b98      	ldr	r3, [pc, #608]	@ (80016c4 <Paint_SetPixel+0x290>)
 8001464:	89db      	ldrh	r3, [r3, #14]
 8001466:	f5b3 7f87 	cmp.w	r3, #270	@ 0x10e
 800146a:	d02b      	beq.n	80014c4 <Paint_SetPixel+0x90>
 800146c:	f5b3 7f87 	cmp.w	r3, #270	@ 0x10e
 8001470:	f300 814b 	bgt.w	800170a <Paint_SetPixel+0x2d6>
 8001474:	2bb4      	cmp	r3, #180	@ 0xb4
 8001476:	d016      	beq.n	80014a6 <Paint_SetPixel+0x72>
 8001478:	2bb4      	cmp	r3, #180	@ 0xb4
 800147a:	f300 8146 	bgt.w	800170a <Paint_SetPixel+0x2d6>
 800147e:	2b00      	cmp	r3, #0
 8001480:	d002      	beq.n	8001488 <Paint_SetPixel+0x54>
 8001482:	2b5a      	cmp	r3, #90	@ 0x5a
 8001484:	d005      	beq.n	8001492 <Paint_SetPixel+0x5e>
    case 270:
        X = Ypoint;
        Y = Paint.HeightMemory - Xpoint - 1;
        break;
    default:
        return;
 8001486:	e140      	b.n	800170a <Paint_SetPixel+0x2d6>
        X = Xpoint;
 8001488:	88fb      	ldrh	r3, [r7, #6]
 800148a:	84fb      	strh	r3, [r7, #38]	@ 0x26
        Y = Ypoint;  
 800148c:	88bb      	ldrh	r3, [r7, #4]
 800148e:	84bb      	strh	r3, [r7, #36]	@ 0x24
        break;
 8001490:	e022      	b.n	80014d8 <Paint_SetPixel+0xa4>
        X = Paint.WidthMemory - Ypoint - 1;
 8001492:	4b8c      	ldr	r3, [pc, #560]	@ (80016c4 <Paint_SetPixel+0x290>)
 8001494:	891a      	ldrh	r2, [r3, #8]
 8001496:	88bb      	ldrh	r3, [r7, #4]
 8001498:	1ad3      	subs	r3, r2, r3
 800149a:	b29b      	uxth	r3, r3
 800149c:	3b01      	subs	r3, #1
 800149e:	84fb      	strh	r3, [r7, #38]	@ 0x26
        Y = Xpoint;
 80014a0:	88fb      	ldrh	r3, [r7, #6]
 80014a2:	84bb      	strh	r3, [r7, #36]	@ 0x24
        break;
 80014a4:	e018      	b.n	80014d8 <Paint_SetPixel+0xa4>
        X = Paint.WidthMemory - Xpoint - 1;
 80014a6:	4b87      	ldr	r3, [pc, #540]	@ (80016c4 <Paint_SetPixel+0x290>)
 80014a8:	891a      	ldrh	r2, [r3, #8]
 80014aa:	88fb      	ldrh	r3, [r7, #6]
 80014ac:	1ad3      	subs	r3, r2, r3
 80014ae:	b29b      	uxth	r3, r3
 80014b0:	3b01      	subs	r3, #1
 80014b2:	84fb      	strh	r3, [r7, #38]	@ 0x26
        Y = Paint.HeightMemory - Ypoint - 1;
 80014b4:	4b83      	ldr	r3, [pc, #524]	@ (80016c4 <Paint_SetPixel+0x290>)
 80014b6:	895a      	ldrh	r2, [r3, #10]
 80014b8:	88bb      	ldrh	r3, [r7, #4]
 80014ba:	1ad3      	subs	r3, r2, r3
 80014bc:	b29b      	uxth	r3, r3
 80014be:	3b01      	subs	r3, #1
 80014c0:	84bb      	strh	r3, [r7, #36]	@ 0x24
        break;
 80014c2:	e009      	b.n	80014d8 <Paint_SetPixel+0xa4>
        X = Ypoint;
 80014c4:	88bb      	ldrh	r3, [r7, #4]
 80014c6:	84fb      	strh	r3, [r7, #38]	@ 0x26
        Y = Paint.HeightMemory - Xpoint - 1;
 80014c8:	4b7e      	ldr	r3, [pc, #504]	@ (80016c4 <Paint_SetPixel+0x290>)
 80014ca:	895a      	ldrh	r2, [r3, #10]
 80014cc:	88fb      	ldrh	r3, [r7, #6]
 80014ce:	1ad3      	subs	r3, r2, r3
 80014d0:	b29b      	uxth	r3, r3
 80014d2:	3b01      	subs	r3, #1
 80014d4:	84bb      	strh	r3, [r7, #36]	@ 0x24
        break;
 80014d6:	bf00      	nop
    }
    
    switch(Paint.Mirror) {
 80014d8:	4b7a      	ldr	r3, [pc, #488]	@ (80016c4 <Paint_SetPixel+0x290>)
 80014da:	8a1b      	ldrh	r3, [r3, #16]
 80014dc:	2b03      	cmp	r3, #3
 80014de:	f200 8116 	bhi.w	800170e <Paint_SetPixel+0x2da>
 80014e2:	a201      	add	r2, pc, #4	@ (adr r2, 80014e8 <Paint_SetPixel+0xb4>)
 80014e4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80014e8:	08001537 	.word	0x08001537
 80014ec:	080014f9 	.word	0x080014f9
 80014f0:	08001509 	.word	0x08001509
 80014f4:	08001519 	.word	0x08001519
    case MIRROR_NONE:
        break;
    case MIRROR_HORIZONTAL:
        X = Paint.WidthMemory - X - 1;
 80014f8:	4b72      	ldr	r3, [pc, #456]	@ (80016c4 <Paint_SetPixel+0x290>)
 80014fa:	891a      	ldrh	r2, [r3, #8]
 80014fc:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 80014fe:	1ad3      	subs	r3, r2, r3
 8001500:	b29b      	uxth	r3, r3
 8001502:	3b01      	subs	r3, #1
 8001504:	84fb      	strh	r3, [r7, #38]	@ 0x26
        break;
 8001506:	e017      	b.n	8001538 <Paint_SetPixel+0x104>
    case MIRROR_VERTICAL:
        Y = Paint.HeightMemory - Y - 1;
 8001508:	4b6e      	ldr	r3, [pc, #440]	@ (80016c4 <Paint_SetPixel+0x290>)
 800150a:	895a      	ldrh	r2, [r3, #10]
 800150c:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800150e:	1ad3      	subs	r3, r2, r3
 8001510:	b29b      	uxth	r3, r3
 8001512:	3b01      	subs	r3, #1
 8001514:	84bb      	strh	r3, [r7, #36]	@ 0x24
        break;
 8001516:	e00f      	b.n	8001538 <Paint_SetPixel+0x104>
    case MIRROR_ORIGIN:
        X = Paint.WidthMemory - X - 1;
 8001518:	4b6a      	ldr	r3, [pc, #424]	@ (80016c4 <Paint_SetPixel+0x290>)
 800151a:	891a      	ldrh	r2, [r3, #8]
 800151c:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800151e:	1ad3      	subs	r3, r2, r3
 8001520:	b29b      	uxth	r3, r3
 8001522:	3b01      	subs	r3, #1
 8001524:	84fb      	strh	r3, [r7, #38]	@ 0x26
        Y = Paint.HeightMemory - Y - 1;
 8001526:	4b67      	ldr	r3, [pc, #412]	@ (80016c4 <Paint_SetPixel+0x290>)
 8001528:	895a      	ldrh	r2, [r3, #10]
 800152a:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800152c:	1ad3      	subs	r3, r2, r3
 800152e:	b29b      	uxth	r3, r3
 8001530:	3b01      	subs	r3, #1
 8001532:	84bb      	strh	r3, [r7, #36]	@ 0x24
        break;
 8001534:	e000      	b.n	8001538 <Paint_SetPixel+0x104>
        break;
 8001536:	bf00      	nop
    default:
        return;
    }

    if(X > Paint.WidthMemory || Y > Paint.HeightMemory){
 8001538:	4b62      	ldr	r3, [pc, #392]	@ (80016c4 <Paint_SetPixel+0x290>)
 800153a:	891b      	ldrh	r3, [r3, #8]
 800153c:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 800153e:	429a      	cmp	r2, r3
 8001540:	d804      	bhi.n	800154c <Paint_SetPixel+0x118>
 8001542:	4b60      	ldr	r3, [pc, #384]	@ (80016c4 <Paint_SetPixel+0x290>)
 8001544:	895b      	ldrh	r3, [r3, #10]
 8001546:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8001548:	429a      	cmp	r2, r3
 800154a:	d903      	bls.n	8001554 <Paint_SetPixel+0x120>
        Debug("Exceeding display boundaries\r\n");
 800154c:	485e      	ldr	r0, [pc, #376]	@ (80016c8 <Paint_SetPixel+0x294>)
 800154e:	f005 fd51 	bl	8006ff4 <puts>
        return;
 8001552:	e0dd      	b.n	8001710 <Paint_SetPixel+0x2dc>
    }
    
    if(Paint.Scale == 2){
 8001554:	4b5b      	ldr	r3, [pc, #364]	@ (80016c4 <Paint_SetPixel+0x290>)
 8001556:	8adb      	ldrh	r3, [r3, #22]
 8001558:	2b02      	cmp	r3, #2
 800155a:	d13a      	bne.n	80015d2 <Paint_SetPixel+0x19e>
        UDOUBLE Addr = X / 8 + Y * Paint.WidthByte;
 800155c:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800155e:	08db      	lsrs	r3, r3, #3
 8001560:	b29b      	uxth	r3, r3
 8001562:	4619      	mov	r1, r3
 8001564:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8001566:	4a57      	ldr	r2, [pc, #348]	@ (80016c4 <Paint_SetPixel+0x290>)
 8001568:	8a52      	ldrh	r2, [r2, #18]
 800156a:	fb02 f303 	mul.w	r3, r2, r3
 800156e:	440b      	add	r3, r1
 8001570:	60fb      	str	r3, [r7, #12]
        UBYTE Rdata = Paint.Image[Addr];
 8001572:	4b54      	ldr	r3, [pc, #336]	@ (80016c4 <Paint_SetPixel+0x290>)
 8001574:	681a      	ldr	r2, [r3, #0]
 8001576:	68fb      	ldr	r3, [r7, #12]
 8001578:	4413      	add	r3, r2
 800157a:	781b      	ldrb	r3, [r3, #0]
 800157c:	72fb      	strb	r3, [r7, #11]
        if((Color & 0Xff) == BLACK)
 800157e:	887b      	ldrh	r3, [r7, #2]
 8001580:	b2db      	uxtb	r3, r3
 8001582:	2b00      	cmp	r3, #0
 8001584:	d113      	bne.n	80015ae <Paint_SetPixel+0x17a>
            Paint.Image[Addr] = Rdata & ~(0x80 >> (X % 8));
 8001586:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8001588:	f003 0307 	and.w	r3, r3, #7
 800158c:	2280      	movs	r2, #128	@ 0x80
 800158e:	fa42 f303 	asr.w	r3, r2, r3
 8001592:	b25b      	sxtb	r3, r3
 8001594:	43db      	mvns	r3, r3
 8001596:	b25a      	sxtb	r2, r3
 8001598:	f997 300b 	ldrsb.w	r3, [r7, #11]
 800159c:	4013      	ands	r3, r2
 800159e:	b259      	sxtb	r1, r3
 80015a0:	4b48      	ldr	r3, [pc, #288]	@ (80016c4 <Paint_SetPixel+0x290>)
 80015a2:	681a      	ldr	r2, [r3, #0]
 80015a4:	68fb      	ldr	r3, [r7, #12]
 80015a6:	4413      	add	r3, r2
 80015a8:	b2ca      	uxtb	r2, r1
 80015aa:	701a      	strb	r2, [r3, #0]
 80015ac:	e0b0      	b.n	8001710 <Paint_SetPixel+0x2dc>
        else
            Paint.Image[Addr] = Rdata | (0x80 >> (X % 8));
 80015ae:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 80015b0:	f003 0307 	and.w	r3, r3, #7
 80015b4:	2280      	movs	r2, #128	@ 0x80
 80015b6:	fa42 f303 	asr.w	r3, r2, r3
 80015ba:	b25a      	sxtb	r2, r3
 80015bc:	f997 300b 	ldrsb.w	r3, [r7, #11]
 80015c0:	4313      	orrs	r3, r2
 80015c2:	b259      	sxtb	r1, r3
 80015c4:	4b3f      	ldr	r3, [pc, #252]	@ (80016c4 <Paint_SetPixel+0x290>)
 80015c6:	681a      	ldr	r2, [r3, #0]
 80015c8:	68fb      	ldr	r3, [r7, #12]
 80015ca:	4413      	add	r3, r2
 80015cc:	b2ca      	uxtb	r2, r1
 80015ce:	701a      	strb	r2, [r3, #0]
 80015d0:	e09e      	b.n	8001710 <Paint_SetPixel+0x2dc>
    }else if(Paint.Scale == 4){
 80015d2:	4b3c      	ldr	r3, [pc, #240]	@ (80016c4 <Paint_SetPixel+0x290>)
 80015d4:	8adb      	ldrh	r3, [r3, #22]
 80015d6:	2b04      	cmp	r3, #4
 80015d8:	d137      	bne.n	800164a <Paint_SetPixel+0x216>
        UDOUBLE Addr = X / 4 + Y * Paint.WidthByte;
 80015da:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 80015dc:	089b      	lsrs	r3, r3, #2
 80015de:	b29b      	uxth	r3, r3
 80015e0:	4619      	mov	r1, r3
 80015e2:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80015e4:	4a37      	ldr	r2, [pc, #220]	@ (80016c4 <Paint_SetPixel+0x290>)
 80015e6:	8a52      	ldrh	r2, [r2, #18]
 80015e8:	fb02 f303 	mul.w	r3, r2, r3
 80015ec:	440b      	add	r3, r1
 80015ee:	617b      	str	r3, [r7, #20]
        Color = Color % 4;//Guaranteed color scale is 4  --- 0~3
 80015f0:	887b      	ldrh	r3, [r7, #2]
 80015f2:	f003 0303 	and.w	r3, r3, #3
 80015f6:	807b      	strh	r3, [r7, #2]
        UBYTE Rdata = Paint.Image[Addr];
 80015f8:	4b32      	ldr	r3, [pc, #200]	@ (80016c4 <Paint_SetPixel+0x290>)
 80015fa:	681a      	ldr	r2, [r3, #0]
 80015fc:	697b      	ldr	r3, [r7, #20]
 80015fe:	4413      	add	r3, r2
 8001600:	781b      	ldrb	r3, [r3, #0]
 8001602:	74fb      	strb	r3, [r7, #19]
        
        Rdata = Rdata & (~(0xC0 >> ((X % 4)*2)));
 8001604:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8001606:	f003 0303 	and.w	r3, r3, #3
 800160a:	005b      	lsls	r3, r3, #1
 800160c:	22c0      	movs	r2, #192	@ 0xc0
 800160e:	fa42 f303 	asr.w	r3, r2, r3
 8001612:	b25b      	sxtb	r3, r3
 8001614:	43db      	mvns	r3, r3
 8001616:	b25a      	sxtb	r2, r3
 8001618:	f997 3013 	ldrsb.w	r3, [r7, #19]
 800161c:	4013      	ands	r3, r2
 800161e:	b25b      	sxtb	r3, r3
 8001620:	74fb      	strb	r3, [r7, #19]
        Paint.Image[Addr] = Rdata | ((Color << 6) >> ((X % 4)*2));
 8001622:	887b      	ldrh	r3, [r7, #2]
 8001624:	019a      	lsls	r2, r3, #6
 8001626:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8001628:	f003 0303 	and.w	r3, r3, #3
 800162c:	005b      	lsls	r3, r3, #1
 800162e:	fa42 f303 	asr.w	r3, r2, r3
 8001632:	b25a      	sxtb	r2, r3
 8001634:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8001638:	4313      	orrs	r3, r2
 800163a:	b259      	sxtb	r1, r3
 800163c:	4b21      	ldr	r3, [pc, #132]	@ (80016c4 <Paint_SetPixel+0x290>)
 800163e:	681a      	ldr	r2, [r3, #0]
 8001640:	697b      	ldr	r3, [r7, #20]
 8001642:	4413      	add	r3, r2
 8001644:	b2ca      	uxtb	r2, r1
 8001646:	701a      	strb	r2, [r3, #0]
 8001648:	e062      	b.n	8001710 <Paint_SetPixel+0x2dc>
    }else if(Paint.Scale == 16) {
 800164a:	4b1e      	ldr	r3, [pc, #120]	@ (80016c4 <Paint_SetPixel+0x290>)
 800164c:	8adb      	ldrh	r3, [r3, #22]
 800164e:	2b10      	cmp	r3, #16
 8001650:	d13c      	bne.n	80016cc <Paint_SetPixel+0x298>
        UDOUBLE Addr = X / 2 + Y * Paint.WidthByte;
 8001652:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8001654:	085b      	lsrs	r3, r3, #1
 8001656:	b29b      	uxth	r3, r3
 8001658:	4619      	mov	r1, r3
 800165a:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800165c:	4a19      	ldr	r2, [pc, #100]	@ (80016c4 <Paint_SetPixel+0x290>)
 800165e:	8a52      	ldrh	r2, [r2, #18]
 8001660:	fb02 f303 	mul.w	r3, r2, r3
 8001664:	440b      	add	r3, r1
 8001666:	61fb      	str	r3, [r7, #28]
        UBYTE Rdata = Paint.Image[Addr];
 8001668:	4b16      	ldr	r3, [pc, #88]	@ (80016c4 <Paint_SetPixel+0x290>)
 800166a:	681a      	ldr	r2, [r3, #0]
 800166c:	69fb      	ldr	r3, [r7, #28]
 800166e:	4413      	add	r3, r2
 8001670:	781b      	ldrb	r3, [r3, #0]
 8001672:	76fb      	strb	r3, [r7, #27]
        Color = Color % 16;
 8001674:	887b      	ldrh	r3, [r7, #2]
 8001676:	f003 030f 	and.w	r3, r3, #15
 800167a:	807b      	strh	r3, [r7, #2]
        Rdata = Rdata & (~(0xf0 >> ((X % 2)*4)));
 800167c:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800167e:	f003 0301 	and.w	r3, r3, #1
 8001682:	009b      	lsls	r3, r3, #2
 8001684:	22f0      	movs	r2, #240	@ 0xf0
 8001686:	fa42 f303 	asr.w	r3, r2, r3
 800168a:	b25b      	sxtb	r3, r3
 800168c:	43db      	mvns	r3, r3
 800168e:	b25a      	sxtb	r2, r3
 8001690:	f997 301b 	ldrsb.w	r3, [r7, #27]
 8001694:	4013      	ands	r3, r2
 8001696:	b25b      	sxtb	r3, r3
 8001698:	76fb      	strb	r3, [r7, #27]
        Paint.Image[Addr] = Rdata | ((Color << 4) >> ((X % 2)*4));
 800169a:	887b      	ldrh	r3, [r7, #2]
 800169c:	011a      	lsls	r2, r3, #4
 800169e:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 80016a0:	f003 0301 	and.w	r3, r3, #1
 80016a4:	009b      	lsls	r3, r3, #2
 80016a6:	fa42 f303 	asr.w	r3, r2, r3
 80016aa:	b25a      	sxtb	r2, r3
 80016ac:	f997 301b 	ldrsb.w	r3, [r7, #27]
 80016b0:	4313      	orrs	r3, r2
 80016b2:	b259      	sxtb	r1, r3
 80016b4:	4b03      	ldr	r3, [pc, #12]	@ (80016c4 <Paint_SetPixel+0x290>)
 80016b6:	681a      	ldr	r2, [r3, #0]
 80016b8:	69fb      	ldr	r3, [r7, #28]
 80016ba:	4413      	add	r3, r2
 80016bc:	b2ca      	uxtb	r2, r1
 80016be:	701a      	strb	r2, [r3, #0]
 80016c0:	e026      	b.n	8001710 <Paint_SetPixel+0x2dc>
 80016c2:	bf00      	nop
 80016c4:	200001a4 	.word	0x200001a4
 80016c8:	08007874 	.word	0x08007874
    }else if(Paint.Scale == 65) {
 80016cc:	4b12      	ldr	r3, [pc, #72]	@ (8001718 <Paint_SetPixel+0x2e4>)
 80016ce:	8adb      	ldrh	r3, [r3, #22]
 80016d0:	2b41      	cmp	r3, #65	@ 0x41
 80016d2:	d11d      	bne.n	8001710 <Paint_SetPixel+0x2dc>
        UDOUBLE Addr = X*2 + Y*Paint.WidthByte;
 80016d4:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 80016d6:	005a      	lsls	r2, r3, #1
 80016d8:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80016da:	490f      	ldr	r1, [pc, #60]	@ (8001718 <Paint_SetPixel+0x2e4>)
 80016dc:	8a49      	ldrh	r1, [r1, #18]
 80016de:	fb01 f303 	mul.w	r3, r1, r3
 80016e2:	4413      	add	r3, r2
 80016e4:	623b      	str	r3, [r7, #32]
        Paint.Image[Addr] = 0xff & (Color>>8);
 80016e6:	887b      	ldrh	r3, [r7, #2]
 80016e8:	0a1b      	lsrs	r3, r3, #8
 80016ea:	b299      	uxth	r1, r3
 80016ec:	4b0a      	ldr	r3, [pc, #40]	@ (8001718 <Paint_SetPixel+0x2e4>)
 80016ee:	681a      	ldr	r2, [r3, #0]
 80016f0:	6a3b      	ldr	r3, [r7, #32]
 80016f2:	4413      	add	r3, r2
 80016f4:	b2ca      	uxtb	r2, r1
 80016f6:	701a      	strb	r2, [r3, #0]
        Paint.Image[Addr+1] = 0xff & Color;
 80016f8:	4b07      	ldr	r3, [pc, #28]	@ (8001718 <Paint_SetPixel+0x2e4>)
 80016fa:	681a      	ldr	r2, [r3, #0]
 80016fc:	6a3b      	ldr	r3, [r7, #32]
 80016fe:	3301      	adds	r3, #1
 8001700:	4413      	add	r3, r2
 8001702:	887a      	ldrh	r2, [r7, #2]
 8001704:	b2d2      	uxtb	r2, r2
 8001706:	701a      	strb	r2, [r3, #0]
 8001708:	e002      	b.n	8001710 <Paint_SetPixel+0x2dc>
        return;
 800170a:	bf00      	nop
 800170c:	e000      	b.n	8001710 <Paint_SetPixel+0x2dc>
        return;
 800170e:	bf00      	nop
    }
}
 8001710:	3728      	adds	r7, #40	@ 0x28
 8001712:	46bd      	mov	sp, r7
 8001714:	bd80      	pop	{r7, pc}
 8001716:	bf00      	nop
 8001718:	200001a4 	.word	0x200001a4

0800171c <Paint_Clear>:
function: Clear the color of the picture
parameter:
    Color : Painted colors
******************************************************************************/
void Paint_Clear(UWORD Color)
{
 800171c:	b480      	push	{r7}
 800171e:	b089      	sub	sp, #36	@ 0x24
 8001720:	af00      	add	r7, sp, #0
 8001722:	4603      	mov	r3, r0
 8001724:	80fb      	strh	r3, [r7, #6]
    if(Paint.Scale == 2 || Paint.Scale == 4) {
 8001726:	4b51      	ldr	r3, [pc, #324]	@ (800186c <Paint_Clear+0x150>)
 8001728:	8adb      	ldrh	r3, [r3, #22]
 800172a:	2b02      	cmp	r3, #2
 800172c:	d003      	beq.n	8001736 <Paint_Clear+0x1a>
 800172e:	4b4f      	ldr	r3, [pc, #316]	@ (800186c <Paint_Clear+0x150>)
 8001730:	8adb      	ldrh	r3, [r3, #22]
 8001732:	2b04      	cmp	r3, #4
 8001734:	d125      	bne.n	8001782 <Paint_Clear+0x66>
        for (UWORD Y = 0; Y < Paint.HeightByte; Y++) {
 8001736:	2300      	movs	r3, #0
 8001738:	83fb      	strh	r3, [r7, #30]
 800173a:	e01c      	b.n	8001776 <Paint_Clear+0x5a>
            for (UWORD X = 0; X < Paint.WidthByte; X++ ) {//8 pixel =  1 byte
 800173c:	2300      	movs	r3, #0
 800173e:	83bb      	strh	r3, [r7, #28]
 8001740:	e011      	b.n	8001766 <Paint_Clear+0x4a>
                UDOUBLE Addr = X + Y*Paint.WidthByte;
 8001742:	8bba      	ldrh	r2, [r7, #28]
 8001744:	8bfb      	ldrh	r3, [r7, #30]
 8001746:	4949      	ldr	r1, [pc, #292]	@ (800186c <Paint_Clear+0x150>)
 8001748:	8a49      	ldrh	r1, [r1, #18]
 800174a:	fb01 f303 	mul.w	r3, r1, r3
 800174e:	4413      	add	r3, r2
 8001750:	60bb      	str	r3, [r7, #8]
                Paint.Image[Addr] = Color;
 8001752:	4b46      	ldr	r3, [pc, #280]	@ (800186c <Paint_Clear+0x150>)
 8001754:	681a      	ldr	r2, [r3, #0]
 8001756:	68bb      	ldr	r3, [r7, #8]
 8001758:	4413      	add	r3, r2
 800175a:	88fa      	ldrh	r2, [r7, #6]
 800175c:	b2d2      	uxtb	r2, r2
 800175e:	701a      	strb	r2, [r3, #0]
            for (UWORD X = 0; X < Paint.WidthByte; X++ ) {//8 pixel =  1 byte
 8001760:	8bbb      	ldrh	r3, [r7, #28]
 8001762:	3301      	adds	r3, #1
 8001764:	83bb      	strh	r3, [r7, #28]
 8001766:	4b41      	ldr	r3, [pc, #260]	@ (800186c <Paint_Clear+0x150>)
 8001768:	8a5b      	ldrh	r3, [r3, #18]
 800176a:	8bba      	ldrh	r2, [r7, #28]
 800176c:	429a      	cmp	r2, r3
 800176e:	d3e8      	bcc.n	8001742 <Paint_Clear+0x26>
        for (UWORD Y = 0; Y < Paint.HeightByte; Y++) {
 8001770:	8bfb      	ldrh	r3, [r7, #30]
 8001772:	3301      	adds	r3, #1
 8001774:	83fb      	strh	r3, [r7, #30]
 8001776:	4b3d      	ldr	r3, [pc, #244]	@ (800186c <Paint_Clear+0x150>)
 8001778:	8a9b      	ldrh	r3, [r3, #20]
 800177a:	8bfa      	ldrh	r2, [r7, #30]
 800177c:	429a      	cmp	r2, r3
 800177e:	d3dd      	bcc.n	800173c <Paint_Clear+0x20>
 8001780:	e06e      	b.n	8001860 <Paint_Clear+0x144>
            }
        }
    }else if(Paint.Scale == 16) {
 8001782:	4b3a      	ldr	r3, [pc, #232]	@ (800186c <Paint_Clear+0x150>)
 8001784:	8adb      	ldrh	r3, [r3, #22]
 8001786:	2b10      	cmp	r3, #16
 8001788:	d12f      	bne.n	80017ea <Paint_Clear+0xce>
        for (UWORD Y = 0; Y < Paint.HeightByte; Y++) {
 800178a:	2300      	movs	r3, #0
 800178c:	837b      	strh	r3, [r7, #26]
 800178e:	e026      	b.n	80017de <Paint_Clear+0xc2>
            for (UWORD X = 0; X < Paint.WidthByte; X++ ) {//8 pixel =  1 byte
 8001790:	2300      	movs	r3, #0
 8001792:	833b      	strh	r3, [r7, #24]
 8001794:	e01b      	b.n	80017ce <Paint_Clear+0xb2>
                UDOUBLE Addr = X + Y*Paint.WidthByte;
 8001796:	8b3a      	ldrh	r2, [r7, #24]
 8001798:	8b7b      	ldrh	r3, [r7, #26]
 800179a:	4934      	ldr	r1, [pc, #208]	@ (800186c <Paint_Clear+0x150>)
 800179c:	8a49      	ldrh	r1, [r1, #18]
 800179e:	fb01 f303 	mul.w	r3, r1, r3
 80017a2:	4413      	add	r3, r2
 80017a4:	60fb      	str	r3, [r7, #12]
                Color = Color & 0x0f;
 80017a6:	88fb      	ldrh	r3, [r7, #6]
 80017a8:	f003 030f 	and.w	r3, r3, #15
 80017ac:	80fb      	strh	r3, [r7, #6]
                Paint.Image[Addr] = (Color<<4) | Color;
 80017ae:	88fb      	ldrh	r3, [r7, #6]
 80017b0:	011b      	lsls	r3, r3, #4
 80017b2:	b25a      	sxtb	r2, r3
 80017b4:	88fb      	ldrh	r3, [r7, #6]
 80017b6:	b25b      	sxtb	r3, r3
 80017b8:	4313      	orrs	r3, r2
 80017ba:	b259      	sxtb	r1, r3
 80017bc:	4b2b      	ldr	r3, [pc, #172]	@ (800186c <Paint_Clear+0x150>)
 80017be:	681a      	ldr	r2, [r3, #0]
 80017c0:	68fb      	ldr	r3, [r7, #12]
 80017c2:	4413      	add	r3, r2
 80017c4:	b2ca      	uxtb	r2, r1
 80017c6:	701a      	strb	r2, [r3, #0]
            for (UWORD X = 0; X < Paint.WidthByte; X++ ) {//8 pixel =  1 byte
 80017c8:	8b3b      	ldrh	r3, [r7, #24]
 80017ca:	3301      	adds	r3, #1
 80017cc:	833b      	strh	r3, [r7, #24]
 80017ce:	4b27      	ldr	r3, [pc, #156]	@ (800186c <Paint_Clear+0x150>)
 80017d0:	8a5b      	ldrh	r3, [r3, #18]
 80017d2:	8b3a      	ldrh	r2, [r7, #24]
 80017d4:	429a      	cmp	r2, r3
 80017d6:	d3de      	bcc.n	8001796 <Paint_Clear+0x7a>
        for (UWORD Y = 0; Y < Paint.HeightByte; Y++) {
 80017d8:	8b7b      	ldrh	r3, [r7, #26]
 80017da:	3301      	adds	r3, #1
 80017dc:	837b      	strh	r3, [r7, #26]
 80017de:	4b23      	ldr	r3, [pc, #140]	@ (800186c <Paint_Clear+0x150>)
 80017e0:	8a9b      	ldrh	r3, [r3, #20]
 80017e2:	8b7a      	ldrh	r2, [r7, #26]
 80017e4:	429a      	cmp	r2, r3
 80017e6:	d3d3      	bcc.n	8001790 <Paint_Clear+0x74>
                Paint.Image[Addr] = 0x0f & (Color>>8);
                Paint.Image[Addr+1] = 0x0f & Color;
            }
        }
    }
}
 80017e8:	e03a      	b.n	8001860 <Paint_Clear+0x144>
    }else if(Paint.Scale == 65) {
 80017ea:	4b20      	ldr	r3, [pc, #128]	@ (800186c <Paint_Clear+0x150>)
 80017ec:	8adb      	ldrh	r3, [r3, #22]
 80017ee:	2b41      	cmp	r3, #65	@ 0x41
 80017f0:	d136      	bne.n	8001860 <Paint_Clear+0x144>
        for (UWORD Y = 0; Y < Paint.HeightByte; Y++) {
 80017f2:	2300      	movs	r3, #0
 80017f4:	82fb      	strh	r3, [r7, #22]
 80017f6:	e02d      	b.n	8001854 <Paint_Clear+0x138>
            for (UWORD X = 0; X < Paint.WidthByte; X++ ) {//8 pixel =  1 byte
 80017f8:	2300      	movs	r3, #0
 80017fa:	82bb      	strh	r3, [r7, #20]
 80017fc:	e022      	b.n	8001844 <Paint_Clear+0x128>
                UDOUBLE Addr = X*2 + Y*Paint.WidthByte;
 80017fe:	8abb      	ldrh	r3, [r7, #20]
 8001800:	005a      	lsls	r2, r3, #1
 8001802:	8afb      	ldrh	r3, [r7, #22]
 8001804:	4919      	ldr	r1, [pc, #100]	@ (800186c <Paint_Clear+0x150>)
 8001806:	8a49      	ldrh	r1, [r1, #18]
 8001808:	fb01 f303 	mul.w	r3, r1, r3
 800180c:	4413      	add	r3, r2
 800180e:	613b      	str	r3, [r7, #16]
                Paint.Image[Addr] = 0x0f & (Color>>8);
 8001810:	88fb      	ldrh	r3, [r7, #6]
 8001812:	0a1b      	lsrs	r3, r3, #8
 8001814:	b29b      	uxth	r3, r3
 8001816:	b2da      	uxtb	r2, r3
 8001818:	4b14      	ldr	r3, [pc, #80]	@ (800186c <Paint_Clear+0x150>)
 800181a:	6819      	ldr	r1, [r3, #0]
 800181c:	693b      	ldr	r3, [r7, #16]
 800181e:	440b      	add	r3, r1
 8001820:	f002 020f 	and.w	r2, r2, #15
 8001824:	b2d2      	uxtb	r2, r2
 8001826:	701a      	strb	r2, [r3, #0]
                Paint.Image[Addr+1] = 0x0f & Color;
 8001828:	88fb      	ldrh	r3, [r7, #6]
 800182a:	b2da      	uxtb	r2, r3
 800182c:	4b0f      	ldr	r3, [pc, #60]	@ (800186c <Paint_Clear+0x150>)
 800182e:	6819      	ldr	r1, [r3, #0]
 8001830:	693b      	ldr	r3, [r7, #16]
 8001832:	3301      	adds	r3, #1
 8001834:	440b      	add	r3, r1
 8001836:	f002 020f 	and.w	r2, r2, #15
 800183a:	b2d2      	uxtb	r2, r2
 800183c:	701a      	strb	r2, [r3, #0]
            for (UWORD X = 0; X < Paint.WidthByte; X++ ) {//8 pixel =  1 byte
 800183e:	8abb      	ldrh	r3, [r7, #20]
 8001840:	3301      	adds	r3, #1
 8001842:	82bb      	strh	r3, [r7, #20]
 8001844:	4b09      	ldr	r3, [pc, #36]	@ (800186c <Paint_Clear+0x150>)
 8001846:	8a5b      	ldrh	r3, [r3, #18]
 8001848:	8aba      	ldrh	r2, [r7, #20]
 800184a:	429a      	cmp	r2, r3
 800184c:	d3d7      	bcc.n	80017fe <Paint_Clear+0xe2>
        for (UWORD Y = 0; Y < Paint.HeightByte; Y++) {
 800184e:	8afb      	ldrh	r3, [r7, #22]
 8001850:	3301      	adds	r3, #1
 8001852:	82fb      	strh	r3, [r7, #22]
 8001854:	4b05      	ldr	r3, [pc, #20]	@ (800186c <Paint_Clear+0x150>)
 8001856:	8a9b      	ldrh	r3, [r3, #20]
 8001858:	8afa      	ldrh	r2, [r7, #22]
 800185a:	429a      	cmp	r2, r3
 800185c:	d3cc      	bcc.n	80017f8 <Paint_Clear+0xdc>
}
 800185e:	e7ff      	b.n	8001860 <Paint_Clear+0x144>
 8001860:	bf00      	nop
 8001862:	3724      	adds	r7, #36	@ 0x24
 8001864:	46bd      	mov	sp, r7
 8001866:	f85d 7b04 	ldr.w	r7, [sp], #4
 800186a:	4770      	bx	lr
 800186c:	200001a4 	.word	0x200001a4

08001870 <Paint_DrawChar>:
    Color_Foreground : Select the foreground color
    Color_Background : Select the background color
******************************************************************************/
void Paint_DrawChar(UWORD Xpoint, UWORD Ypoint, const char Acsii_Char,
                    sFONT* Font, UWORD Color_Foreground, UWORD Color_Background)
{
 8001870:	b580      	push	{r7, lr}
 8001872:	b088      	sub	sp, #32
 8001874:	af00      	add	r7, sp, #0
 8001876:	607b      	str	r3, [r7, #4]
 8001878:	4603      	mov	r3, r0
 800187a:	81fb      	strh	r3, [r7, #14]
 800187c:	460b      	mov	r3, r1
 800187e:	81bb      	strh	r3, [r7, #12]
 8001880:	4613      	mov	r3, r2
 8001882:	72fb      	strb	r3, [r7, #11]
    UWORD Page, Column;

    if (Xpoint > Paint.Width || Ypoint > Paint.Height) {
 8001884:	4b48      	ldr	r3, [pc, #288]	@ (80019a8 <Paint_DrawChar+0x138>)
 8001886:	889b      	ldrh	r3, [r3, #4]
 8001888:	89fa      	ldrh	r2, [r7, #14]
 800188a:	429a      	cmp	r2, r3
 800188c:	d804      	bhi.n	8001898 <Paint_DrawChar+0x28>
 800188e:	4b46      	ldr	r3, [pc, #280]	@ (80019a8 <Paint_DrawChar+0x138>)
 8001890:	88db      	ldrh	r3, [r3, #6]
 8001892:	89ba      	ldrh	r2, [r7, #12]
 8001894:	429a      	cmp	r2, r3
 8001896:	d903      	bls.n	80018a0 <Paint_DrawChar+0x30>
        Debug("Paint_DrawChar Input exceeds the normal display range\r\n");
 8001898:	4844      	ldr	r0, [pc, #272]	@ (80019ac <Paint_DrawChar+0x13c>)
 800189a:	f005 fbab 	bl	8006ff4 <puts>
        return;
 800189e:	e080      	b.n	80019a2 <Paint_DrawChar+0x132>
    }

    // Safety check: ensure Font and Font->table are valid
    if (Font == NULL || Font->table == NULL) {
 80018a0:	687b      	ldr	r3, [r7, #4]
 80018a2:	2b00      	cmp	r3, #0
 80018a4:	d003      	beq.n	80018ae <Paint_DrawChar+0x3e>
 80018a6:	687b      	ldr	r3, [r7, #4]
 80018a8:	681b      	ldr	r3, [r3, #0]
 80018aa:	2b00      	cmp	r3, #0
 80018ac:	d103      	bne.n	80018b6 <Paint_DrawChar+0x46>
        Debug("Paint_DrawChar: Invalid font pointer!\r\n");
 80018ae:	4840      	ldr	r0, [pc, #256]	@ (80019b0 <Paint_DrawChar+0x140>)
 80018b0:	f005 fba0 	bl	8006ff4 <puts>
        return;
 80018b4:	e075      	b.n	80019a2 <Paint_DrawChar+0x132>
    }

    // Safety check: ensure character is in valid range (ASCII 32-126)
    if (Acsii_Char < ' ' || Acsii_Char > '~') {
 80018b6:	7afb      	ldrb	r3, [r7, #11]
 80018b8:	2b1f      	cmp	r3, #31
 80018ba:	d902      	bls.n	80018c2 <Paint_DrawChar+0x52>
 80018bc:	7afb      	ldrb	r3, [r7, #11]
 80018be:	2b7e      	cmp	r3, #126	@ 0x7e
 80018c0:	d903      	bls.n	80018ca <Paint_DrawChar+0x5a>
        Debug("Paint_DrawChar: Character out of range!\r\n");
 80018c2:	483c      	ldr	r0, [pc, #240]	@ (80019b4 <Paint_DrawChar+0x144>)
 80018c4:	f005 fb96 	bl	8006ff4 <puts>
        return;
 80018c8:	e06b      	b.n	80019a2 <Paint_DrawChar+0x132>
    }

    uint32_t Char_Offset = (Acsii_Char - ' ') * Font->Height * (Font->Width / 8 + (Font->Width % 8 ? 1 : 0));
 80018ca:	7afb      	ldrb	r3, [r7, #11]
 80018cc:	3b20      	subs	r3, #32
 80018ce:	687a      	ldr	r2, [r7, #4]
 80018d0:	88d2      	ldrh	r2, [r2, #6]
 80018d2:	fb02 f303 	mul.w	r3, r2, r3
 80018d6:	687a      	ldr	r2, [r7, #4]
 80018d8:	8892      	ldrh	r2, [r2, #4]
 80018da:	08d2      	lsrs	r2, r2, #3
 80018dc:	b292      	uxth	r2, r2
 80018de:	4611      	mov	r1, r2
 80018e0:	687a      	ldr	r2, [r7, #4]
 80018e2:	8892      	ldrh	r2, [r2, #4]
 80018e4:	f002 0207 	and.w	r2, r2, #7
 80018e8:	b292      	uxth	r2, r2
 80018ea:	2a00      	cmp	r2, #0
 80018ec:	bf14      	ite	ne
 80018ee:	2201      	movne	r2, #1
 80018f0:	2200      	moveq	r2, #0
 80018f2:	b2d2      	uxtb	r2, r2
 80018f4:	440a      	add	r2, r1
 80018f6:	fb02 f303 	mul.w	r3, r2, r3
 80018fa:	617b      	str	r3, [r7, #20]
    const unsigned char *ptr = &Font->table[Char_Offset];
 80018fc:	687b      	ldr	r3, [r7, #4]
 80018fe:	681a      	ldr	r2, [r3, #0]
 8001900:	697b      	ldr	r3, [r7, #20]
 8001902:	4413      	add	r3, r2
 8001904:	61fb      	str	r3, [r7, #28]

    for (Page = 0; Page < Font->Height; Page ++ ) {
 8001906:	2300      	movs	r3, #0
 8001908:	837b      	strh	r3, [r7, #26]
 800190a:	e045      	b.n	8001998 <Paint_DrawChar+0x128>
        for (Column = 0; Column < Font->Width; Column ++ ) {
 800190c:	2300      	movs	r3, #0
 800190e:	833b      	strh	r3, [r7, #24]
 8001910:	e030      	b.n	8001974 <Paint_DrawChar+0x104>

            //To determine whether the font background color and screen background color is consistent
        	if (WHITE == FONT_BACKGROUND) { //this process is to speed up the scan
				if (*ptr & (0x80 >> (Column % 8))){
 8001912:	69fb      	ldr	r3, [r7, #28]
 8001914:	781b      	ldrb	r3, [r3, #0]
 8001916:	4619      	mov	r1, r3
 8001918:	8b3b      	ldrh	r3, [r7, #24]
 800191a:	f003 0307 	and.w	r3, r3, #7
 800191e:	2280      	movs	r2, #128	@ 0x80
 8001920:	fa42 f303 	asr.w	r3, r2, r3
 8001924:	400b      	ands	r3, r1
 8001926:	2b00      	cmp	r3, #0
 8001928:	d00c      	beq.n	8001944 <Paint_DrawChar+0xd4>
					Paint_SetPixel(Xpoint + Column, Ypoint + Page, Color_Foreground);
 800192a:	89fa      	ldrh	r2, [r7, #14]
 800192c:	8b3b      	ldrh	r3, [r7, #24]
 800192e:	4413      	add	r3, r2
 8001930:	b298      	uxth	r0, r3
 8001932:	89ba      	ldrh	r2, [r7, #12]
 8001934:	8b7b      	ldrh	r3, [r7, #26]
 8001936:	4413      	add	r3, r2
 8001938:	b29b      	uxth	r3, r3
 800193a:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 800193c:	4619      	mov	r1, r3
 800193e:	f7ff fd79 	bl	8001434 <Paint_SetPixel>
 8001942:	e00b      	b.n	800195c <Paint_DrawChar+0xec>
					// Paint_DrawPoint(Xpoint + Column, Ypoint + Page, Color_Foreground, DOT_PIXEL_DFT, DOT_STYLE_DFT);
				}
				else{
					Paint_SetPixel(Xpoint + Column, Ypoint + Page, Color_Background);
 8001944:	89fa      	ldrh	r2, [r7, #14]
 8001946:	8b3b      	ldrh	r3, [r7, #24]
 8001948:	4413      	add	r3, r2
 800194a:	b298      	uxth	r0, r3
 800194c:	89ba      	ldrh	r2, [r7, #12]
 800194e:	8b7b      	ldrh	r3, [r7, #26]
 8001950:	4413      	add	r3, r2
 8001952:	b29b      	uxth	r3, r3
 8001954:	8dba      	ldrh	r2, [r7, #44]	@ 0x2c
 8001956:	4619      	mov	r1, r3
 8001958:	f7ff fd6c 	bl	8001434 <Paint_SetPixel>
					Paint_SetPixel(Xpoint + Column, Ypoint + Page, Color_Foreground);
					// Paint_DrawPoint(Xpoint + Column, Ypoint + Page, Color_Background, DOT_PIXEL_DFT, DOT_STYLE_DFT);
				}
			}
            //One pixel is 8 bits
            if (Column % 8 == 7)
 800195c:	8b3b      	ldrh	r3, [r7, #24]
 800195e:	f003 0307 	and.w	r3, r3, #7
 8001962:	b29b      	uxth	r3, r3
 8001964:	2b07      	cmp	r3, #7
 8001966:	d102      	bne.n	800196e <Paint_DrawChar+0xfe>
                ptr++;
 8001968:	69fb      	ldr	r3, [r7, #28]
 800196a:	3301      	adds	r3, #1
 800196c:	61fb      	str	r3, [r7, #28]
        for (Column = 0; Column < Font->Width; Column ++ ) {
 800196e:	8b3b      	ldrh	r3, [r7, #24]
 8001970:	3301      	adds	r3, #1
 8001972:	833b      	strh	r3, [r7, #24]
 8001974:	687b      	ldr	r3, [r7, #4]
 8001976:	889b      	ldrh	r3, [r3, #4]
 8001978:	8b3a      	ldrh	r2, [r7, #24]
 800197a:	429a      	cmp	r2, r3
 800197c:	d3c9      	bcc.n	8001912 <Paint_DrawChar+0xa2>
        }// Write a line
        if (Font->Width % 8 != 0)
 800197e:	687b      	ldr	r3, [r7, #4]
 8001980:	889b      	ldrh	r3, [r3, #4]
 8001982:	f003 0307 	and.w	r3, r3, #7
 8001986:	b29b      	uxth	r3, r3
 8001988:	2b00      	cmp	r3, #0
 800198a:	d002      	beq.n	8001992 <Paint_DrawChar+0x122>
            ptr++;
 800198c:	69fb      	ldr	r3, [r7, #28]
 800198e:	3301      	adds	r3, #1
 8001990:	61fb      	str	r3, [r7, #28]
    for (Page = 0; Page < Font->Height; Page ++ ) {
 8001992:	8b7b      	ldrh	r3, [r7, #26]
 8001994:	3301      	adds	r3, #1
 8001996:	837b      	strh	r3, [r7, #26]
 8001998:	687b      	ldr	r3, [r7, #4]
 800199a:	88db      	ldrh	r3, [r3, #6]
 800199c:	8b7a      	ldrh	r2, [r7, #26]
 800199e:	429a      	cmp	r2, r3
 80019a0:	d3b4      	bcc.n	800190c <Paint_DrawChar+0x9c>
    }// Write all
}
 80019a2:	3720      	adds	r7, #32
 80019a4:	46bd      	mov	sp, r7
 80019a6:	bd80      	pop	{r7, pc}
 80019a8:	200001a4 	.word	0x200001a4
 80019ac:	080079d8 	.word	0x080079d8
 80019b0:	08007a18 	.word	0x08007a18
 80019b4:	08007a48 	.word	0x08007a48

080019b8 <Paint_DrawString_EN>:
    Color_Foreground : Select the foreground color
    Color_Background : Select the background color
******************************************************************************/
void Paint_DrawString_EN(UWORD Xstart, UWORD Ystart, const char * pString,
                         sFONT* Font, UWORD Color_Foreground, UWORD Color_Background)
{
 80019b8:	b580      	push	{r7, lr}
 80019ba:	b088      	sub	sp, #32
 80019bc:	af02      	add	r7, sp, #8
 80019be:	60ba      	str	r2, [r7, #8]
 80019c0:	607b      	str	r3, [r7, #4]
 80019c2:	4603      	mov	r3, r0
 80019c4:	81fb      	strh	r3, [r7, #14]
 80019c6:	460b      	mov	r3, r1
 80019c8:	81bb      	strh	r3, [r7, #12]
    UWORD Xpoint = Xstart;
 80019ca:	89fb      	ldrh	r3, [r7, #14]
 80019cc:	82fb      	strh	r3, [r7, #22]
    UWORD Ypoint = Ystart;
 80019ce:	89bb      	ldrh	r3, [r7, #12]
 80019d0:	82bb      	strh	r3, [r7, #20]
    if (Xstart > Paint.Width || Ystart > Paint.Height) {
 80019d2:	4b21      	ldr	r3, [pc, #132]	@ (8001a58 <Paint_DrawString_EN+0xa0>)
 80019d4:	889b      	ldrh	r3, [r3, #4]
 80019d6:	89fa      	ldrh	r2, [r7, #14]
 80019d8:	429a      	cmp	r2, r3
 80019da:	d804      	bhi.n	80019e6 <Paint_DrawString_EN+0x2e>
 80019dc:	4b1e      	ldr	r3, [pc, #120]	@ (8001a58 <Paint_DrawString_EN+0xa0>)
 80019de:	88db      	ldrh	r3, [r3, #6]
 80019e0:	89ba      	ldrh	r2, [r7, #12]
 80019e2:	429a      	cmp	r2, r3
 80019e4:	d931      	bls.n	8001a4a <Paint_DrawString_EN+0x92>
        Debug("Paint_DrawString_EN Input exceeds the normal display range\r\n");
 80019e6:	481d      	ldr	r0, [pc, #116]	@ (8001a5c <Paint_DrawString_EN+0xa4>)
 80019e8:	f005 fb04 	bl	8006ff4 <puts>
        return;
 80019ec:	e031      	b.n	8001a52 <Paint_DrawString_EN+0x9a>
    }

    while (* pString != '\0') {
        //if X direction filled , reposition to(Xstart,Ypoint),Ypoint is Y direction plus the Height of the character
        if ((Xpoint + Font->Width ) > Paint.Width ) {
 80019ee:	8afb      	ldrh	r3, [r7, #22]
 80019f0:	687a      	ldr	r2, [r7, #4]
 80019f2:	8892      	ldrh	r2, [r2, #4]
 80019f4:	4413      	add	r3, r2
 80019f6:	4a18      	ldr	r2, [pc, #96]	@ (8001a58 <Paint_DrawString_EN+0xa0>)
 80019f8:	8892      	ldrh	r2, [r2, #4]
 80019fa:	4293      	cmp	r3, r2
 80019fc:	dd06      	ble.n	8001a0c <Paint_DrawString_EN+0x54>
            Xpoint = Xstart;
 80019fe:	89fb      	ldrh	r3, [r7, #14]
 8001a00:	82fb      	strh	r3, [r7, #22]
            Ypoint += Font->Height;
 8001a02:	687b      	ldr	r3, [r7, #4]
 8001a04:	88da      	ldrh	r2, [r3, #6]
 8001a06:	8abb      	ldrh	r3, [r7, #20]
 8001a08:	4413      	add	r3, r2
 8001a0a:	82bb      	strh	r3, [r7, #20]
        }

        // If the Y direction is full, reposition to(Xstart, Ystart)
        if ((Ypoint  + Font->Height ) > Paint.Height ) {
 8001a0c:	8abb      	ldrh	r3, [r7, #20]
 8001a0e:	687a      	ldr	r2, [r7, #4]
 8001a10:	88d2      	ldrh	r2, [r2, #6]
 8001a12:	4413      	add	r3, r2
 8001a14:	4a10      	ldr	r2, [pc, #64]	@ (8001a58 <Paint_DrawString_EN+0xa0>)
 8001a16:	88d2      	ldrh	r2, [r2, #6]
 8001a18:	4293      	cmp	r3, r2
 8001a1a:	dd03      	ble.n	8001a24 <Paint_DrawString_EN+0x6c>
            Xpoint = Xstart;
 8001a1c:	89fb      	ldrh	r3, [r7, #14]
 8001a1e:	82fb      	strh	r3, [r7, #22]
            Ypoint = Ystart;
 8001a20:	89bb      	ldrh	r3, [r7, #12]
 8001a22:	82bb      	strh	r3, [r7, #20]
        }
        Paint_DrawChar(Xpoint, Ypoint, * pString, Font, Color_Foreground, Color_Background);
 8001a24:	68bb      	ldr	r3, [r7, #8]
 8001a26:	781a      	ldrb	r2, [r3, #0]
 8001a28:	8ab9      	ldrh	r1, [r7, #20]
 8001a2a:	8af8      	ldrh	r0, [r7, #22]
 8001a2c:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8001a2e:	9301      	str	r3, [sp, #4]
 8001a30:	8c3b      	ldrh	r3, [r7, #32]
 8001a32:	9300      	str	r3, [sp, #0]
 8001a34:	687b      	ldr	r3, [r7, #4]
 8001a36:	f7ff ff1b 	bl	8001870 <Paint_DrawChar>

        //The next character of the address
        pString ++;
 8001a3a:	68bb      	ldr	r3, [r7, #8]
 8001a3c:	3301      	adds	r3, #1
 8001a3e:	60bb      	str	r3, [r7, #8]

        //The next word of the abscissa increases the font of the broadband
        Xpoint += Font->Width;
 8001a40:	687b      	ldr	r3, [r7, #4]
 8001a42:	889a      	ldrh	r2, [r3, #4]
 8001a44:	8afb      	ldrh	r3, [r7, #22]
 8001a46:	4413      	add	r3, r2
 8001a48:	82fb      	strh	r3, [r7, #22]
    while (* pString != '\0') {
 8001a4a:	68bb      	ldr	r3, [r7, #8]
 8001a4c:	781b      	ldrb	r3, [r3, #0]
 8001a4e:	2b00      	cmp	r3, #0
 8001a50:	d1cd      	bne.n	80019ee <Paint_DrawString_EN+0x36>
    }
}
 8001a52:	3718      	adds	r7, #24
 8001a54:	46bd      	mov	sp, r7
 8001a56:	bd80      	pop	{r7, pc}
 8001a58:	200001a4 	.word	0x200001a4
 8001a5c:	08007a78 	.word	0x08007a78

08001a60 <Paint_DrawNum>:
    Color_Background : Select the background color
******************************************************************************/
#define  ARRAY_LEN 255
void Paint_DrawNum(UWORD Xpoint, UWORD Ypoint, double Nummber,
                   sFONT* Font, UWORD Digit,UWORD Color_Foreground, UWORD Color_Background)
{
 8001a60:	b590      	push	{r4, r7, lr}
 8001a62:	f5ad 7d0f 	sub.w	sp, sp, #572	@ 0x23c
 8001a66:	af02      	add	r7, sp, #8
 8001a68:	4604      	mov	r4, r0
 8001a6a:	4608      	mov	r0, r1
 8001a6c:	f107 0110 	add.w	r1, r7, #16
 8001a70:	ed01 0b02 	vstr	d0, [r1, #-8]
 8001a74:	f507 710c 	add.w	r1, r7, #560	@ 0x230
 8001a78:	f5a1 7108 	sub.w	r1, r1, #544	@ 0x220
 8001a7c:	600a      	str	r2, [r1, #0]
 8001a7e:	4619      	mov	r1, r3
 8001a80:	f507 730c 	add.w	r3, r7, #560	@ 0x230
 8001a84:	f2a3 231a 	subw	r3, r3, #538	@ 0x21a
 8001a88:	4622      	mov	r2, r4
 8001a8a:	801a      	strh	r2, [r3, #0]
 8001a8c:	f507 730c 	add.w	r3, r7, #560	@ 0x230
 8001a90:	f5a3 7307 	sub.w	r3, r3, #540	@ 0x21c
 8001a94:	4602      	mov	r2, r0
 8001a96:	801a      	strh	r2, [r3, #0]
 8001a98:	f507 730c 	add.w	r3, r7, #560	@ 0x230
 8001a9c:	f2a3 232a 	subw	r3, r3, #554	@ 0x22a
 8001aa0:	460a      	mov	r2, r1
 8001aa2:	801a      	strh	r2, [r3, #0]
		Color_Foreground=~Color_Foreground;
 8001aa4:	f8b7 3240 	ldrh.w	r3, [r7, #576]	@ 0x240
 8001aa8:	43db      	mvns	r3, r3
 8001aaa:	f8a7 3240 	strh.w	r3, [r7, #576]	@ 0x240
		Color_Background=~Color_Background;
 8001aae:	f8b7 3244 	ldrh.w	r3, [r7, #580]	@ 0x244
 8001ab2:	43db      	mvns	r3, r3
 8001ab4:	f8a7 3244 	strh.w	r3, [r7, #580]	@ 0x244
    int16_t Num_Bit = 0, Str_Bit = 0;
 8001ab8:	2300      	movs	r3, #0
 8001aba:	f8a7 322e 	strh.w	r3, [r7, #558]	@ 0x22e
 8001abe:	2300      	movs	r3, #0
 8001ac0:	f8a7 322c 	strh.w	r3, [r7, #556]	@ 0x22c
    uint8_t Str_Array[ARRAY_LEN] = {0}, Num_Array[ARRAY_LEN] = {0};
 8001ac4:	f507 730c 	add.w	r3, r7, #560	@ 0x230
 8001ac8:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 8001acc:	2200      	movs	r2, #0
 8001ace:	601a      	str	r2, [r3, #0]
 8001ad0:	3304      	adds	r3, #4
 8001ad2:	22fb      	movs	r2, #251	@ 0xfb
 8001ad4:	2100      	movs	r1, #0
 8001ad6:	4618      	mov	r0, r3
 8001ad8:	f005 fb6c 	bl	80071b4 <memset>
 8001adc:	f507 730c 	add.w	r3, r7, #560	@ 0x230
 8001ae0:	f5a3 7305 	sub.w	r3, r3, #532	@ 0x214
 8001ae4:	2200      	movs	r2, #0
 8001ae6:	601a      	str	r2, [r3, #0]
 8001ae8:	3304      	adds	r3, #4
 8001aea:	22fb      	movs	r2, #251	@ 0xfb
 8001aec:	2100      	movs	r1, #0
 8001aee:	4618      	mov	r0, r3
 8001af0:	f005 fb60 	bl	80071b4 <memset>
    uint8_t *pStr = Str_Array;
 8001af4:	f507 738e 	add.w	r3, r7, #284	@ 0x11c
 8001af8:	f8c7 321c 	str.w	r3, [r7, #540]	@ 0x21c
		int temp = Nummber;
 8001afc:	f107 0310 	add.w	r3, r7, #16
 8001b00:	e953 0102 	ldrd	r0, r1, [r3, #-8]
 8001b04:	f7fe fd28 	bl	8000558 <__aeabi_d2iz>
 8001b08:	4603      	mov	r3, r0
 8001b0a:	f8c7 3228 	str.w	r3, [r7, #552]	@ 0x228
		float decimals;
		uint8_t i;
    if (Xpoint > Paint.Width || Ypoint > Paint.Height) {
 8001b0e:	4b88      	ldr	r3, [pc, #544]	@ (8001d30 <Paint_DrawNum+0x2d0>)
 8001b10:	889b      	ldrh	r3, [r3, #4]
 8001b12:	f507 720c 	add.w	r2, r7, #560	@ 0x230
 8001b16:	f2a2 221a 	subw	r2, r2, #538	@ 0x21a
 8001b1a:	8812      	ldrh	r2, [r2, #0]
 8001b1c:	429a      	cmp	r2, r3
 8001b1e:	d808      	bhi.n	8001b32 <Paint_DrawNum+0xd2>
 8001b20:	4b83      	ldr	r3, [pc, #524]	@ (8001d30 <Paint_DrawNum+0x2d0>)
 8001b22:	88db      	ldrh	r3, [r3, #6]
 8001b24:	f507 720c 	add.w	r2, r7, #560	@ 0x230
 8001b28:	f5a2 7207 	sub.w	r2, r2, #540	@ 0x21c
 8001b2c:	8812      	ldrh	r2, [r2, #0]
 8001b2e:	429a      	cmp	r2, r3
 8001b30:	d903      	bls.n	8001b3a <Paint_DrawNum+0xda>
        Debug("Paint_DisNum Input exceeds the normal display range\r\n");
 8001b32:	4880      	ldr	r0, [pc, #512]	@ (8001d34 <Paint_DrawNum+0x2d4>)
 8001b34:	f005 fa5e 	bl	8006ff4 <puts>
 8001b38:	e0f5      	b.n	8001d26 <Paint_DrawNum+0x2c6>
        return;
    }

		if(Digit > 0) {				
 8001b3a:	f507 730c 	add.w	r3, r7, #560	@ 0x230
 8001b3e:	f2a3 232a 	subw	r3, r3, #554	@ 0x22a
 8001b42:	881b      	ldrh	r3, [r3, #0]
 8001b44:	2b00      	cmp	r3, #0
 8001b46:	d07d      	beq.n	8001c44 <Paint_DrawNum+0x1e4>
		decimals = Nummber - temp;
 8001b48:	f8d7 0228 	ldr.w	r0, [r7, #552]	@ 0x228
 8001b4c:	f7fe fc9a 	bl	8000484 <__aeabi_i2d>
 8001b50:	4602      	mov	r2, r0
 8001b52:	460b      	mov	r3, r1
 8001b54:	f107 0110 	add.w	r1, r7, #16
 8001b58:	e951 0102 	ldrd	r0, r1, [r1, #-8]
 8001b5c:	f7fe fb44 	bl	80001e8 <__aeabi_dsub>
 8001b60:	4602      	mov	r2, r0
 8001b62:	460b      	mov	r3, r1
 8001b64:	4610      	mov	r0, r2
 8001b66:	4619      	mov	r1, r3
 8001b68:	f7fe fd1e 	bl	80005a8 <__aeabi_d2f>
 8001b6c:	4603      	mov	r3, r0
 8001b6e:	f8c7 3224 	str.w	r3, [r7, #548]	@ 0x224
		for(i=Digit; i > 0; i--) {
 8001b72:	f507 730c 	add.w	r3, r7, #560	@ 0x230
 8001b76:	f2a3 232a 	subw	r3, r3, #554	@ 0x22a
 8001b7a:	881b      	ldrh	r3, [r3, #0]
 8001b7c:	f887 3223 	strb.w	r3, [r7, #547]	@ 0x223
 8001b80:	e00c      	b.n	8001b9c <Paint_DrawNum+0x13c>
			decimals*=10;
 8001b82:	edd7 7a89 	vldr	s15, [r7, #548]	@ 0x224
 8001b86:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 8001b8a:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001b8e:	edc7 7a89 	vstr	s15, [r7, #548]	@ 0x224
		for(i=Digit; i > 0; i--) {
 8001b92:	f897 3223 	ldrb.w	r3, [r7, #547]	@ 0x223
 8001b96:	3b01      	subs	r3, #1
 8001b98:	f887 3223 	strb.w	r3, [r7, #547]	@ 0x223
 8001b9c:	f897 3223 	ldrb.w	r3, [r7, #547]	@ 0x223
 8001ba0:	2b00      	cmp	r3, #0
 8001ba2:	d1ee      	bne.n	8001b82 <Paint_DrawNum+0x122>
		}
		temp = decimals;
 8001ba4:	edd7 7a89 	vldr	s15, [r7, #548]	@ 0x224
 8001ba8:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001bac:	ee17 3a90 	vmov	r3, s15
 8001bb0:	f8c7 3228 	str.w	r3, [r7, #552]	@ 0x228
		//Converts a number to a string
		for(i=Digit; i>0; i--) {
 8001bb4:	f507 730c 	add.w	r3, r7, #560	@ 0x230
 8001bb8:	f2a3 232a 	subw	r3, r3, #554	@ 0x22a
 8001bbc:	881b      	ldrh	r3, [r3, #0]
 8001bbe:	f887 3223 	strb.w	r3, [r7, #547]	@ 0x223
 8001bc2:	e02c      	b.n	8001c1e <Paint_DrawNum+0x1be>
			Num_Array[Num_Bit] = temp % 10 + '0';
 8001bc4:	f8d7 2228 	ldr.w	r2, [r7, #552]	@ 0x228
 8001bc8:	4b5b      	ldr	r3, [pc, #364]	@ (8001d38 <Paint_DrawNum+0x2d8>)
 8001bca:	fb83 1302 	smull	r1, r3, r3, r2
 8001bce:	1099      	asrs	r1, r3, #2
 8001bd0:	17d3      	asrs	r3, r2, #31
 8001bd2:	1ac9      	subs	r1, r1, r3
 8001bd4:	460b      	mov	r3, r1
 8001bd6:	009b      	lsls	r3, r3, #2
 8001bd8:	440b      	add	r3, r1
 8001bda:	005b      	lsls	r3, r3, #1
 8001bdc:	1ad1      	subs	r1, r2, r3
 8001bde:	b2ca      	uxtb	r2, r1
 8001be0:	f9b7 322e 	ldrsh.w	r3, [r7, #558]	@ 0x22e
 8001be4:	3230      	adds	r2, #48	@ 0x30
 8001be6:	b2d1      	uxtb	r1, r2
 8001be8:	f507 720c 	add.w	r2, r7, #560	@ 0x230
 8001bec:	f5a2 7205 	sub.w	r2, r2, #532	@ 0x214
 8001bf0:	54d1      	strb	r1, [r2, r3]
			Num_Bit++;
 8001bf2:	f9b7 322e 	ldrsh.w	r3, [r7, #558]	@ 0x22e
 8001bf6:	b29b      	uxth	r3, r3
 8001bf8:	3301      	adds	r3, #1
 8001bfa:	b29b      	uxth	r3, r3
 8001bfc:	f8a7 322e 	strh.w	r3, [r7, #558]	@ 0x22e
			temp /= 10;						
 8001c00:	f8d7 3228 	ldr.w	r3, [r7, #552]	@ 0x228
 8001c04:	4a4c      	ldr	r2, [pc, #304]	@ (8001d38 <Paint_DrawNum+0x2d8>)
 8001c06:	fb82 1203 	smull	r1, r2, r2, r3
 8001c0a:	1092      	asrs	r2, r2, #2
 8001c0c:	17db      	asrs	r3, r3, #31
 8001c0e:	1ad3      	subs	r3, r2, r3
 8001c10:	f8c7 3228 	str.w	r3, [r7, #552]	@ 0x228
		for(i=Digit; i>0; i--) {
 8001c14:	f897 3223 	ldrb.w	r3, [r7, #547]	@ 0x223
 8001c18:	3b01      	subs	r3, #1
 8001c1a:	f887 3223 	strb.w	r3, [r7, #547]	@ 0x223
 8001c1e:	f897 3223 	ldrb.w	r3, [r7, #547]	@ 0x223
 8001c22:	2b00      	cmp	r3, #0
 8001c24:	d1ce      	bne.n	8001bc4 <Paint_DrawNum+0x164>
		}	
		Num_Array[Num_Bit] = '.';
 8001c26:	f9b7 322e 	ldrsh.w	r3, [r7, #558]	@ 0x22e
 8001c2a:	f507 720c 	add.w	r2, r7, #560	@ 0x230
 8001c2e:	f5a2 7205 	sub.w	r2, r2, #532	@ 0x214
 8001c32:	212e      	movs	r1, #46	@ 0x2e
 8001c34:	54d1      	strb	r1, [r2, r3]
		Num_Bit++;
 8001c36:	f9b7 322e 	ldrsh.w	r3, [r7, #558]	@ 0x22e
 8001c3a:	b29b      	uxth	r3, r3
 8001c3c:	3301      	adds	r3, #1
 8001c3e:	b29b      	uxth	r3, r3
 8001c40:	f8a7 322e 	strh.w	r3, [r7, #558]	@ 0x22e
		}
	
		temp = Nummber;
 8001c44:	f107 0310 	add.w	r3, r7, #16
 8001c48:	e953 0102 	ldrd	r0, r1, [r3, #-8]
 8001c4c:	f7fe fc84 	bl	8000558 <__aeabi_d2iz>
 8001c50:	4603      	mov	r3, r0
 8001c52:	f8c7 3228 	str.w	r3, [r7, #552]	@ 0x228
    //Converts a number to a string
    while (temp) {
 8001c56:	e027      	b.n	8001ca8 <Paint_DrawNum+0x248>
        Num_Array[Num_Bit] = temp % 10 + '0';
 8001c58:	f8d7 2228 	ldr.w	r2, [r7, #552]	@ 0x228
 8001c5c:	4b36      	ldr	r3, [pc, #216]	@ (8001d38 <Paint_DrawNum+0x2d8>)
 8001c5e:	fb83 1302 	smull	r1, r3, r3, r2
 8001c62:	1099      	asrs	r1, r3, #2
 8001c64:	17d3      	asrs	r3, r2, #31
 8001c66:	1ac9      	subs	r1, r1, r3
 8001c68:	460b      	mov	r3, r1
 8001c6a:	009b      	lsls	r3, r3, #2
 8001c6c:	440b      	add	r3, r1
 8001c6e:	005b      	lsls	r3, r3, #1
 8001c70:	1ad1      	subs	r1, r2, r3
 8001c72:	b2ca      	uxtb	r2, r1
 8001c74:	f9b7 322e 	ldrsh.w	r3, [r7, #558]	@ 0x22e
 8001c78:	3230      	adds	r2, #48	@ 0x30
 8001c7a:	b2d1      	uxtb	r1, r2
 8001c7c:	f507 720c 	add.w	r2, r7, #560	@ 0x230
 8001c80:	f5a2 7205 	sub.w	r2, r2, #532	@ 0x214
 8001c84:	54d1      	strb	r1, [r2, r3]
        Num_Bit++;
 8001c86:	f9b7 322e 	ldrsh.w	r3, [r7, #558]	@ 0x22e
 8001c8a:	b29b      	uxth	r3, r3
 8001c8c:	3301      	adds	r3, #1
 8001c8e:	b29b      	uxth	r3, r3
 8001c90:	f8a7 322e 	strh.w	r3, [r7, #558]	@ 0x22e
        temp /= 10;
 8001c94:	f8d7 3228 	ldr.w	r3, [r7, #552]	@ 0x228
 8001c98:	4a27      	ldr	r2, [pc, #156]	@ (8001d38 <Paint_DrawNum+0x2d8>)
 8001c9a:	fb82 1203 	smull	r1, r2, r2, r3
 8001c9e:	1092      	asrs	r2, r2, #2
 8001ca0:	17db      	asrs	r3, r3, #31
 8001ca2:	1ad3      	subs	r3, r2, r3
 8001ca4:	f8c7 3228 	str.w	r3, [r7, #552]	@ 0x228
    while (temp) {
 8001ca8:	f8d7 3228 	ldr.w	r3, [r7, #552]	@ 0x228
 8001cac:	2b00      	cmp	r3, #0
 8001cae:	d1d3      	bne.n	8001c58 <Paint_DrawNum+0x1f8>
    }
		
    //The string is inverted
    while (Num_Bit > 0) {
 8001cb0:	e01c      	b.n	8001cec <Paint_DrawNum+0x28c>
        Str_Array[Str_Bit] = Num_Array[Num_Bit - 1];
 8001cb2:	f9b7 322e 	ldrsh.w	r3, [r7, #558]	@ 0x22e
 8001cb6:	1e5a      	subs	r2, r3, #1
 8001cb8:	f9b7 322c 	ldrsh.w	r3, [r7, #556]	@ 0x22c
 8001cbc:	f507 710c 	add.w	r1, r7, #560	@ 0x230
 8001cc0:	f5a1 7105 	sub.w	r1, r1, #532	@ 0x214
 8001cc4:	5c89      	ldrb	r1, [r1, r2]
 8001cc6:	f507 720c 	add.w	r2, r7, #560	@ 0x230
 8001cca:	f5a2 728a 	sub.w	r2, r2, #276	@ 0x114
 8001cce:	54d1      	strb	r1, [r2, r3]
        Str_Bit ++;
 8001cd0:	f9b7 322c 	ldrsh.w	r3, [r7, #556]	@ 0x22c
 8001cd4:	b29b      	uxth	r3, r3
 8001cd6:	3301      	adds	r3, #1
 8001cd8:	b29b      	uxth	r3, r3
 8001cda:	f8a7 322c 	strh.w	r3, [r7, #556]	@ 0x22c
        Num_Bit --;
 8001cde:	f9b7 322e 	ldrsh.w	r3, [r7, #558]	@ 0x22e
 8001ce2:	b29b      	uxth	r3, r3
 8001ce4:	3b01      	subs	r3, #1
 8001ce6:	b29b      	uxth	r3, r3
 8001ce8:	f8a7 322e 	strh.w	r3, [r7, #558]	@ 0x22e
    while (Num_Bit > 0) {
 8001cec:	f9b7 322e 	ldrsh.w	r3, [r7, #558]	@ 0x22e
 8001cf0:	2b00      	cmp	r3, #0
 8001cf2:	dcde      	bgt.n	8001cb2 <Paint_DrawNum+0x252>
    }

    //show
    Paint_DrawString_EN(Xpoint, Ypoint, (const char*)pStr, Font, Color_Background, Color_Foreground);
 8001cf4:	f507 730c 	add.w	r3, r7, #560	@ 0x230
 8001cf8:	f5a3 7308 	sub.w	r3, r3, #544	@ 0x220
 8001cfc:	f507 720c 	add.w	r2, r7, #560	@ 0x230
 8001d00:	f5a2 7207 	sub.w	r2, r2, #540	@ 0x21c
 8001d04:	8811      	ldrh	r1, [r2, #0]
 8001d06:	f507 720c 	add.w	r2, r7, #560	@ 0x230
 8001d0a:	f2a2 221a 	subw	r2, r2, #538	@ 0x21a
 8001d0e:	8810      	ldrh	r0, [r2, #0]
 8001d10:	f8b7 2240 	ldrh.w	r2, [r7, #576]	@ 0x240
 8001d14:	9201      	str	r2, [sp, #4]
 8001d16:	f8b7 2244 	ldrh.w	r2, [r7, #580]	@ 0x244
 8001d1a:	9200      	str	r2, [sp, #0]
 8001d1c:	681b      	ldr	r3, [r3, #0]
 8001d1e:	f8d7 221c 	ldr.w	r2, [r7, #540]	@ 0x21c
 8001d22:	f7ff fe49 	bl	80019b8 <Paint_DrawString_EN>
}
 8001d26:	f507 770d 	add.w	r7, r7, #564	@ 0x234
 8001d2a:	46bd      	mov	sp, r7
 8001d2c:	bd90      	pop	{r4, r7, pc}
 8001d2e:	bf00      	nop
 8001d30:	200001a4 	.word	0x200001a4
 8001d34:	08007abc 	.word	0x08007abc
 8001d38:	66666667 	.word	0x66666667

08001d3c <OLED_2in42_Reset>:
/*******************************************************************************
function:
            Hardware reset
*******************************************************************************/
static void OLED_2in42_Reset(void)
{
 8001d3c:	b580      	push	{r7, lr}
 8001d3e:	af00      	add	r7, sp, #0
    OLED_RST_1;
 8001d40:	2201      	movs	r2, #1
 8001d42:	2101      	movs	r1, #1
 8001d44:	480b      	ldr	r0, [pc, #44]	@ (8001d74 <OLED_2in42_Reset+0x38>)
 8001d46:	f000 fba7 	bl	8002498 <HAL_GPIO_WritePin>
    Driver_Delay_ms(100);
 8001d4a:	2064      	movs	r0, #100	@ 0x64
 8001d4c:	f7ff fb00 	bl	8001350 <Driver_Delay_ms>
    OLED_RST_0;
 8001d50:	2200      	movs	r2, #0
 8001d52:	2101      	movs	r1, #1
 8001d54:	4807      	ldr	r0, [pc, #28]	@ (8001d74 <OLED_2in42_Reset+0x38>)
 8001d56:	f000 fb9f 	bl	8002498 <HAL_GPIO_WritePin>
    Driver_Delay_ms(100);
 8001d5a:	2064      	movs	r0, #100	@ 0x64
 8001d5c:	f7ff faf8 	bl	8001350 <Driver_Delay_ms>
    OLED_RST_1;
 8001d60:	2201      	movs	r2, #1
 8001d62:	2101      	movs	r1, #1
 8001d64:	4803      	ldr	r0, [pc, #12]	@ (8001d74 <OLED_2in42_Reset+0x38>)
 8001d66:	f000 fb97 	bl	8002498 <HAL_GPIO_WritePin>
    Driver_Delay_ms(100);
 8001d6a:	2064      	movs	r0, #100	@ 0x64
 8001d6c:	f7ff faf0 	bl	8001350 <Driver_Delay_ms>
}
 8001d70:	bf00      	nop
 8001d72:	bd80      	pop	{r7, pc}
 8001d74:	40020400 	.word	0x40020400

08001d78 <OLED_2in42_WriteReg>:
/*******************************************************************************
function:
            Write register address and data
*******************************************************************************/
static void OLED_2in42_WriteReg(uint8_t Reg)
{
 8001d78:	b580      	push	{r7, lr}
 8001d7a:	b082      	sub	sp, #8
 8001d7c:	af00      	add	r7, sp, #0
 8001d7e:	4603      	mov	r3, r0
 8001d80:	71fb      	strb	r3, [r7, #7]

#if USE_SPI_4W
    OLED_DC_0;
 8001d82:	2200      	movs	r2, #0
 8001d84:	2102      	movs	r1, #2
 8001d86:	480b      	ldr	r0, [pc, #44]	@ (8001db4 <OLED_2in42_WriteReg+0x3c>)
 8001d88:	f000 fb86 	bl	8002498 <HAL_GPIO_WritePin>
    OLED_CS_0;
 8001d8c:	2200      	movs	r2, #0
 8001d8e:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8001d92:	4808      	ldr	r0, [pc, #32]	@ (8001db4 <OLED_2in42_WriteReg+0x3c>)
 8001d94:	f000 fb80 	bl	8002498 <HAL_GPIO_WritePin>
    SPI4W_Write_Byte(Reg);
 8001d98:	79fb      	ldrb	r3, [r7, #7]
 8001d9a:	4618      	mov	r0, r3
 8001d9c:	f7ff fac4 	bl	8001328 <SPI4W_Write_Byte>
    OLED_CS_1;
 8001da0:	2201      	movs	r2, #1
 8001da2:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8001da6:	4803      	ldr	r0, [pc, #12]	@ (8001db4 <OLED_2in42_WriteReg+0x3c>)
 8001da8:	f000 fb76 	bl	8002498 <HAL_GPIO_WritePin>
#endif
}
 8001dac:	bf00      	nop
 8001dae:	3708      	adds	r7, #8
 8001db0:	46bd      	mov	sp, r7
 8001db2:	bd80      	pop	{r7, pc}
 8001db4:	40020400 	.word	0x40020400

08001db8 <OLED_2in42_WriteData>:

static void OLED_2in42_WriteData(uint8_t Data)
{
 8001db8:	b580      	push	{r7, lr}
 8001dba:	b082      	sub	sp, #8
 8001dbc:	af00      	add	r7, sp, #0
 8001dbe:	4603      	mov	r3, r0
 8001dc0:	71fb      	strb	r3, [r7, #7]
    
#if USE_SPI_4W
    OLED_DC_1;
 8001dc2:	2201      	movs	r2, #1
 8001dc4:	2102      	movs	r1, #2
 8001dc6:	480b      	ldr	r0, [pc, #44]	@ (8001df4 <OLED_2in42_WriteData+0x3c>)
 8001dc8:	f000 fb66 	bl	8002498 <HAL_GPIO_WritePin>
    OLED_CS_0;
 8001dcc:	2200      	movs	r2, #0
 8001dce:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8001dd2:	4808      	ldr	r0, [pc, #32]	@ (8001df4 <OLED_2in42_WriteData+0x3c>)
 8001dd4:	f000 fb60 	bl	8002498 <HAL_GPIO_WritePin>
    SPI4W_Write_Byte(Data);
 8001dd8:	79fb      	ldrb	r3, [r7, #7]
 8001dda:	4618      	mov	r0, r3
 8001ddc:	f7ff faa4 	bl	8001328 <SPI4W_Write_Byte>
    OLED_CS_1;
 8001de0:	2201      	movs	r2, #1
 8001de2:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8001de6:	4803      	ldr	r0, [pc, #12]	@ (8001df4 <OLED_2in42_WriteData+0x3c>)
 8001de8:	f000 fb56 	bl	8002498 <HAL_GPIO_WritePin>
#endif
}
 8001dec:	bf00      	nop
 8001dee:	3708      	adds	r7, #8
 8001df0:	46bd      	mov	sp, r7
 8001df2:	bd80      	pop	{r7, pc}
 8001df4:	40020400 	.word	0x40020400

08001df8 <OLED_2in42_InitReg>:
/*******************************************************************************
function:
		Common register initialization
*******************************************************************************/
static void OLED_2in42_InitReg(void)
{
 8001df8:	b580      	push	{r7, lr}
 8001dfa:	af00      	add	r7, sp, #0
    OLED_2in42_WriteReg(0xAE);//--turn off oled panel
 8001dfc:	20ae      	movs	r0, #174	@ 0xae
 8001dfe:	f7ff ffbb 	bl	8001d78 <OLED_2in42_WriteReg>

    OLED_2in42_WriteReg(0x00);//---set low column address
 8001e02:	2000      	movs	r0, #0
 8001e04:	f7ff ffb8 	bl	8001d78 <OLED_2in42_WriteReg>
    OLED_2in42_WriteReg(0x10);//---set high column address
 8001e08:	2010      	movs	r0, #16
 8001e0a:	f7ff ffb5 	bl	8001d78 <OLED_2in42_WriteReg>

	  OLED_2in42_WriteReg(0x20);
 8001e0e:	2020      	movs	r0, #32
 8001e10:	f7ff ffb2 	bl	8001d78 <OLED_2in42_WriteReg>
    OLED_2in42_WriteReg(0x00);
 8001e14:	2000      	movs	r0, #0
 8001e16:	f7ff ffaf 	bl	8001d78 <OLED_2in42_WriteReg>
        
    OLED_2in42_WriteReg(0xFF);
 8001e1a:	20ff      	movs	r0, #255	@ 0xff
 8001e1c:	f7ff ffac 	bl	8001d78 <OLED_2in42_WriteReg>
    
    OLED_2in42_WriteReg(0xA6);
 8001e20:	20a6      	movs	r0, #166	@ 0xa6
 8001e22:	f7ff ffa9 	bl	8001d78 <OLED_2in42_WriteReg>
    
    OLED_2in42_WriteReg(0xA8); 
 8001e26:	20a8      	movs	r0, #168	@ 0xa8
 8001e28:	f7ff ffa6 	bl	8001d78 <OLED_2in42_WriteReg>
    OLED_2in42_WriteReg(0x3F);
 8001e2c:	203f      	movs	r0, #63	@ 0x3f
 8001e2e:	f7ff ffa3 	bl	8001d78 <OLED_2in42_WriteReg>
    
    OLED_2in42_WriteReg(0xD3);
 8001e32:	20d3      	movs	r0, #211	@ 0xd3
 8001e34:	f7ff ffa0 	bl	8001d78 <OLED_2in42_WriteReg>
    OLED_2in42_WriteReg(0x00);
 8001e38:	2000      	movs	r0, #0
 8001e3a:	f7ff ff9d 	bl	8001d78 <OLED_2in42_WriteReg>
    
    OLED_2in42_WriteReg(0xD5);
 8001e3e:	20d5      	movs	r0, #213	@ 0xd5
 8001e40:	f7ff ff9a 	bl	8001d78 <OLED_2in42_WriteReg>
    OLED_2in42_WriteReg(0x80);
 8001e44:	2080      	movs	r0, #128	@ 0x80
 8001e46:	f7ff ff97 	bl	8001d78 <OLED_2in42_WriteReg>
    
    OLED_2in42_WriteReg(0xD9);
 8001e4a:	20d9      	movs	r0, #217	@ 0xd9
 8001e4c:	f7ff ff94 	bl	8001d78 <OLED_2in42_WriteReg>
    OLED_2in42_WriteReg(0x22);
 8001e50:	2022      	movs	r0, #34	@ 0x22
 8001e52:	f7ff ff91 	bl	8001d78 <OLED_2in42_WriteReg>

    OLED_2in42_WriteReg(0xDA);
 8001e56:	20da      	movs	r0, #218	@ 0xda
 8001e58:	f7ff ff8e 	bl	8001d78 <OLED_2in42_WriteReg>
    OLED_2in42_WriteReg(0x12);
 8001e5c:	2012      	movs	r0, #18
 8001e5e:	f7ff ff8b 	bl	8001d78 <OLED_2in42_WriteReg>
    
    OLED_2in42_WriteReg(0xDB);
 8001e62:	20db      	movs	r0, #219	@ 0xdb
 8001e64:	f7ff ff88 	bl	8001d78 <OLED_2in42_WriteReg>
    OLED_2in42_WriteReg(0x40);
 8001e68:	2040      	movs	r0, #64	@ 0x40
 8001e6a:	f7ff ff85 	bl	8001d78 <OLED_2in42_WriteReg>

}
 8001e6e:	bf00      	nop
 8001e70:	bd80      	pop	{r7, pc}

08001e72 <OLED_2in42_Init>:
/********************************************************************************
function:
            initialization
********************************************************************************/
void OLED_2in42_Init()
{
 8001e72:	b580      	push	{r7, lr}
 8001e74:	af00      	add	r7, sp, #0
    //Hardware reset
    OLED_2in42_Reset();
 8001e76:	f7ff ff61 	bl	8001d3c <OLED_2in42_Reset>

    //Set the initialization register
    OLED_2in42_InitReg();
 8001e7a:	f7ff ffbd 	bl	8001df8 <OLED_2in42_InitReg>
    Driver_Delay_ms(200);
 8001e7e:	20c8      	movs	r0, #200	@ 0xc8
 8001e80:	f7ff fa66 	bl	8001350 <Driver_Delay_ms>

    //Turn on the OLED display
    OLED_2in42_WriteReg(0xaf);
 8001e84:	20af      	movs	r0, #175	@ 0xaf
 8001e86:	f7ff ff77 	bl	8001d78 <OLED_2in42_WriteReg>
}
 8001e8a:	bf00      	nop
 8001e8c:	bd80      	pop	{r7, pc}

08001e8e <OLED_2in42_Display>:

/********************************************************************************
function:	Update memory to OLED
********************************************************************************/
void OLED_2in42_Display(const UBYTE *Image)
{
 8001e8e:	b580      	push	{r7, lr}
 8001e90:	b084      	sub	sp, #16
 8001e92:	af00      	add	r7, sp, #0
 8001e94:	6078      	str	r0, [r7, #4]
    UWORD page, column, temp;

    for (page=0; page<8; page++) {
 8001e96:	2300      	movs	r3, #0
 8001e98:	81fb      	strh	r3, [r7, #14]
 8001e9a:	e028      	b.n	8001eee <OLED_2in42_Display+0x60>
        /* set page address */
        OLED_2in42_WriteReg(0xB0 + page);
 8001e9c:	89fb      	ldrh	r3, [r7, #14]
 8001e9e:	b2db      	uxtb	r3, r3
 8001ea0:	3b50      	subs	r3, #80	@ 0x50
 8001ea2:	b2db      	uxtb	r3, r3
 8001ea4:	4618      	mov	r0, r3
 8001ea6:	f7ff ff67 	bl	8001d78 <OLED_2in42_WriteReg>
        /* set low column address */
        OLED_2in42_WriteReg(0x00);
 8001eaa:	2000      	movs	r0, #0
 8001eac:	f7ff ff64 	bl	8001d78 <OLED_2in42_WriteReg>
        /* set high column address */
        OLED_2in42_WriteReg(0x10);
 8001eb0:	2010      	movs	r0, #16
 8001eb2:	f7ff ff61 	bl	8001d78 <OLED_2in42_WriteReg>

        /* write data */
        for(column=0; column<128; column++) {
 8001eb6:	2300      	movs	r3, #0
 8001eb8:	81bb      	strh	r3, [r7, #12]
 8001eba:	e012      	b.n	8001ee2 <OLED_2in42_Display+0x54>
            temp = Image[(7-page) + column*8];
 8001ebc:	89fb      	ldrh	r3, [r7, #14]
 8001ebe:	f1c3 0207 	rsb	r2, r3, #7
 8001ec2:	89bb      	ldrh	r3, [r7, #12]
 8001ec4:	00db      	lsls	r3, r3, #3
 8001ec6:	4413      	add	r3, r2
 8001ec8:	461a      	mov	r2, r3
 8001eca:	687b      	ldr	r3, [r7, #4]
 8001ecc:	4413      	add	r3, r2
 8001ece:	781b      	ldrb	r3, [r3, #0]
 8001ed0:	817b      	strh	r3, [r7, #10]
            OLED_2in42_WriteData(temp);
 8001ed2:	897b      	ldrh	r3, [r7, #10]
 8001ed4:	b2db      	uxtb	r3, r3
 8001ed6:	4618      	mov	r0, r3
 8001ed8:	f7ff ff6e 	bl	8001db8 <OLED_2in42_WriteData>
        for(column=0; column<128; column++) {
 8001edc:	89bb      	ldrh	r3, [r7, #12]
 8001ede:	3301      	adds	r3, #1
 8001ee0:	81bb      	strh	r3, [r7, #12]
 8001ee2:	89bb      	ldrh	r3, [r7, #12]
 8001ee4:	2b7f      	cmp	r3, #127	@ 0x7f
 8001ee6:	d9e9      	bls.n	8001ebc <OLED_2in42_Display+0x2e>
    for (page=0; page<8; page++) {
 8001ee8:	89fb      	ldrh	r3, [r7, #14]
 8001eea:	3301      	adds	r3, #1
 8001eec:	81fb      	strh	r3, [r7, #14]
 8001eee:	89fb      	ldrh	r3, [r7, #14]
 8001ef0:	2b07      	cmp	r3, #7
 8001ef2:	d9d3      	bls.n	8001e9c <OLED_2in42_Display+0xe>
        }       
    }
}
 8001ef4:	bf00      	nop
 8001ef6:	bf00      	nop
 8001ef8:	3710      	adds	r7, #16
 8001efa:	46bd      	mov	sp, r7
 8001efc:	bd80      	pop	{r7, pc}
	...

08001f00 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001f00:	b580      	push	{r7, lr}
 8001f02:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001f04:	4b0e      	ldr	r3, [pc, #56]	@ (8001f40 <HAL_Init+0x40>)
 8001f06:	681b      	ldr	r3, [r3, #0]
 8001f08:	4a0d      	ldr	r2, [pc, #52]	@ (8001f40 <HAL_Init+0x40>)
 8001f0a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001f0e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001f10:	4b0b      	ldr	r3, [pc, #44]	@ (8001f40 <HAL_Init+0x40>)
 8001f12:	681b      	ldr	r3, [r3, #0]
 8001f14:	4a0a      	ldr	r2, [pc, #40]	@ (8001f40 <HAL_Init+0x40>)
 8001f16:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001f1a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001f1c:	4b08      	ldr	r3, [pc, #32]	@ (8001f40 <HAL_Init+0x40>)
 8001f1e:	681b      	ldr	r3, [r3, #0]
 8001f20:	4a07      	ldr	r2, [pc, #28]	@ (8001f40 <HAL_Init+0x40>)
 8001f22:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001f26:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001f28:	2003      	movs	r0, #3
 8001f2a:	f000 f8fc 	bl	8002126 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001f2e:	200f      	movs	r0, #15
 8001f30:	f7ff f86e 	bl	8001010 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001f34:	f7fe ff80 	bl	8000e38 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001f38:	2300      	movs	r3, #0
}
 8001f3a:	4618      	mov	r0, r3
 8001f3c:	bd80      	pop	{r7, pc}
 8001f3e:	bf00      	nop
 8001f40:	40023c00 	.word	0x40023c00

08001f44 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001f44:	b480      	push	{r7}
 8001f46:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001f48:	4b06      	ldr	r3, [pc, #24]	@ (8001f64 <HAL_IncTick+0x20>)
 8001f4a:	781b      	ldrb	r3, [r3, #0]
 8001f4c:	461a      	mov	r2, r3
 8001f4e:	4b06      	ldr	r3, [pc, #24]	@ (8001f68 <HAL_IncTick+0x24>)
 8001f50:	681b      	ldr	r3, [r3, #0]
 8001f52:	4413      	add	r3, r2
 8001f54:	4a04      	ldr	r2, [pc, #16]	@ (8001f68 <HAL_IncTick+0x24>)
 8001f56:	6013      	str	r3, [r2, #0]
}
 8001f58:	bf00      	nop
 8001f5a:	46bd      	mov	sp, r7
 8001f5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f60:	4770      	bx	lr
 8001f62:	bf00      	nop
 8001f64:	20000024 	.word	0x20000024
 8001f68:	200001bc 	.word	0x200001bc

08001f6c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001f6c:	b480      	push	{r7}
 8001f6e:	af00      	add	r7, sp, #0
  return uwTick;
 8001f70:	4b03      	ldr	r3, [pc, #12]	@ (8001f80 <HAL_GetTick+0x14>)
 8001f72:	681b      	ldr	r3, [r3, #0]
}
 8001f74:	4618      	mov	r0, r3
 8001f76:	46bd      	mov	sp, r7
 8001f78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f7c:	4770      	bx	lr
 8001f7e:	bf00      	nop
 8001f80:	200001bc 	.word	0x200001bc

08001f84 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001f84:	b580      	push	{r7, lr}
 8001f86:	b084      	sub	sp, #16
 8001f88:	af00      	add	r7, sp, #0
 8001f8a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001f8c:	f7ff ffee 	bl	8001f6c <HAL_GetTick>
 8001f90:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001f92:	687b      	ldr	r3, [r7, #4]
 8001f94:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001f96:	68fb      	ldr	r3, [r7, #12]
 8001f98:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001f9c:	d005      	beq.n	8001faa <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001f9e:	4b0a      	ldr	r3, [pc, #40]	@ (8001fc8 <HAL_Delay+0x44>)
 8001fa0:	781b      	ldrb	r3, [r3, #0]
 8001fa2:	461a      	mov	r2, r3
 8001fa4:	68fb      	ldr	r3, [r7, #12]
 8001fa6:	4413      	add	r3, r2
 8001fa8:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001faa:	bf00      	nop
 8001fac:	f7ff ffde 	bl	8001f6c <HAL_GetTick>
 8001fb0:	4602      	mov	r2, r0
 8001fb2:	68bb      	ldr	r3, [r7, #8]
 8001fb4:	1ad3      	subs	r3, r2, r3
 8001fb6:	68fa      	ldr	r2, [r7, #12]
 8001fb8:	429a      	cmp	r2, r3
 8001fba:	d8f7      	bhi.n	8001fac <HAL_Delay+0x28>
  {
  }
}
 8001fbc:	bf00      	nop
 8001fbe:	bf00      	nop
 8001fc0:	3710      	adds	r7, #16
 8001fc2:	46bd      	mov	sp, r7
 8001fc4:	bd80      	pop	{r7, pc}
 8001fc6:	bf00      	nop
 8001fc8:	20000024 	.word	0x20000024

08001fcc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001fcc:	b480      	push	{r7}
 8001fce:	b085      	sub	sp, #20
 8001fd0:	af00      	add	r7, sp, #0
 8001fd2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001fd4:	687b      	ldr	r3, [r7, #4]
 8001fd6:	f003 0307 	and.w	r3, r3, #7
 8001fda:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001fdc:	4b0c      	ldr	r3, [pc, #48]	@ (8002010 <__NVIC_SetPriorityGrouping+0x44>)
 8001fde:	68db      	ldr	r3, [r3, #12]
 8001fe0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001fe2:	68ba      	ldr	r2, [r7, #8]
 8001fe4:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001fe8:	4013      	ands	r3, r2
 8001fea:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001fec:	68fb      	ldr	r3, [r7, #12]
 8001fee:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001ff0:	68bb      	ldr	r3, [r7, #8]
 8001ff2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001ff4:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001ff8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001ffc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001ffe:	4a04      	ldr	r2, [pc, #16]	@ (8002010 <__NVIC_SetPriorityGrouping+0x44>)
 8002000:	68bb      	ldr	r3, [r7, #8]
 8002002:	60d3      	str	r3, [r2, #12]
}
 8002004:	bf00      	nop
 8002006:	3714      	adds	r7, #20
 8002008:	46bd      	mov	sp, r7
 800200a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800200e:	4770      	bx	lr
 8002010:	e000ed00 	.word	0xe000ed00

08002014 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002014:	b480      	push	{r7}
 8002016:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002018:	4b04      	ldr	r3, [pc, #16]	@ (800202c <__NVIC_GetPriorityGrouping+0x18>)
 800201a:	68db      	ldr	r3, [r3, #12]
 800201c:	0a1b      	lsrs	r3, r3, #8
 800201e:	f003 0307 	and.w	r3, r3, #7
}
 8002022:	4618      	mov	r0, r3
 8002024:	46bd      	mov	sp, r7
 8002026:	f85d 7b04 	ldr.w	r7, [sp], #4
 800202a:	4770      	bx	lr
 800202c:	e000ed00 	.word	0xe000ed00

08002030 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002030:	b480      	push	{r7}
 8002032:	b083      	sub	sp, #12
 8002034:	af00      	add	r7, sp, #0
 8002036:	4603      	mov	r3, r0
 8002038:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800203a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800203e:	2b00      	cmp	r3, #0
 8002040:	db0b      	blt.n	800205a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002042:	79fb      	ldrb	r3, [r7, #7]
 8002044:	f003 021f 	and.w	r2, r3, #31
 8002048:	4907      	ldr	r1, [pc, #28]	@ (8002068 <__NVIC_EnableIRQ+0x38>)
 800204a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800204e:	095b      	lsrs	r3, r3, #5
 8002050:	2001      	movs	r0, #1
 8002052:	fa00 f202 	lsl.w	r2, r0, r2
 8002056:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800205a:	bf00      	nop
 800205c:	370c      	adds	r7, #12
 800205e:	46bd      	mov	sp, r7
 8002060:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002064:	4770      	bx	lr
 8002066:	bf00      	nop
 8002068:	e000e100 	.word	0xe000e100

0800206c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800206c:	b480      	push	{r7}
 800206e:	b083      	sub	sp, #12
 8002070:	af00      	add	r7, sp, #0
 8002072:	4603      	mov	r3, r0
 8002074:	6039      	str	r1, [r7, #0]
 8002076:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002078:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800207c:	2b00      	cmp	r3, #0
 800207e:	db0a      	blt.n	8002096 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002080:	683b      	ldr	r3, [r7, #0]
 8002082:	b2da      	uxtb	r2, r3
 8002084:	490c      	ldr	r1, [pc, #48]	@ (80020b8 <__NVIC_SetPriority+0x4c>)
 8002086:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800208a:	0112      	lsls	r2, r2, #4
 800208c:	b2d2      	uxtb	r2, r2
 800208e:	440b      	add	r3, r1
 8002090:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002094:	e00a      	b.n	80020ac <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002096:	683b      	ldr	r3, [r7, #0]
 8002098:	b2da      	uxtb	r2, r3
 800209a:	4908      	ldr	r1, [pc, #32]	@ (80020bc <__NVIC_SetPriority+0x50>)
 800209c:	79fb      	ldrb	r3, [r7, #7]
 800209e:	f003 030f 	and.w	r3, r3, #15
 80020a2:	3b04      	subs	r3, #4
 80020a4:	0112      	lsls	r2, r2, #4
 80020a6:	b2d2      	uxtb	r2, r2
 80020a8:	440b      	add	r3, r1
 80020aa:	761a      	strb	r2, [r3, #24]
}
 80020ac:	bf00      	nop
 80020ae:	370c      	adds	r7, #12
 80020b0:	46bd      	mov	sp, r7
 80020b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020b6:	4770      	bx	lr
 80020b8:	e000e100 	.word	0xe000e100
 80020bc:	e000ed00 	.word	0xe000ed00

080020c0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80020c0:	b480      	push	{r7}
 80020c2:	b089      	sub	sp, #36	@ 0x24
 80020c4:	af00      	add	r7, sp, #0
 80020c6:	60f8      	str	r0, [r7, #12]
 80020c8:	60b9      	str	r1, [r7, #8]
 80020ca:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80020cc:	68fb      	ldr	r3, [r7, #12]
 80020ce:	f003 0307 	and.w	r3, r3, #7
 80020d2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80020d4:	69fb      	ldr	r3, [r7, #28]
 80020d6:	f1c3 0307 	rsb	r3, r3, #7
 80020da:	2b04      	cmp	r3, #4
 80020dc:	bf28      	it	cs
 80020de:	2304      	movcs	r3, #4
 80020e0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80020e2:	69fb      	ldr	r3, [r7, #28]
 80020e4:	3304      	adds	r3, #4
 80020e6:	2b06      	cmp	r3, #6
 80020e8:	d902      	bls.n	80020f0 <NVIC_EncodePriority+0x30>
 80020ea:	69fb      	ldr	r3, [r7, #28]
 80020ec:	3b03      	subs	r3, #3
 80020ee:	e000      	b.n	80020f2 <NVIC_EncodePriority+0x32>
 80020f0:	2300      	movs	r3, #0
 80020f2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80020f4:	f04f 32ff 	mov.w	r2, #4294967295
 80020f8:	69bb      	ldr	r3, [r7, #24]
 80020fa:	fa02 f303 	lsl.w	r3, r2, r3
 80020fe:	43da      	mvns	r2, r3
 8002100:	68bb      	ldr	r3, [r7, #8]
 8002102:	401a      	ands	r2, r3
 8002104:	697b      	ldr	r3, [r7, #20]
 8002106:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002108:	f04f 31ff 	mov.w	r1, #4294967295
 800210c:	697b      	ldr	r3, [r7, #20]
 800210e:	fa01 f303 	lsl.w	r3, r1, r3
 8002112:	43d9      	mvns	r1, r3
 8002114:	687b      	ldr	r3, [r7, #4]
 8002116:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002118:	4313      	orrs	r3, r2
         );
}
 800211a:	4618      	mov	r0, r3
 800211c:	3724      	adds	r7, #36	@ 0x24
 800211e:	46bd      	mov	sp, r7
 8002120:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002124:	4770      	bx	lr

08002126 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002126:	b580      	push	{r7, lr}
 8002128:	b082      	sub	sp, #8
 800212a:	af00      	add	r7, sp, #0
 800212c:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800212e:	6878      	ldr	r0, [r7, #4]
 8002130:	f7ff ff4c 	bl	8001fcc <__NVIC_SetPriorityGrouping>
}
 8002134:	bf00      	nop
 8002136:	3708      	adds	r7, #8
 8002138:	46bd      	mov	sp, r7
 800213a:	bd80      	pop	{r7, pc}

0800213c <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800213c:	b580      	push	{r7, lr}
 800213e:	b086      	sub	sp, #24
 8002140:	af00      	add	r7, sp, #0
 8002142:	4603      	mov	r3, r0
 8002144:	60b9      	str	r1, [r7, #8]
 8002146:	607a      	str	r2, [r7, #4]
 8002148:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800214a:	2300      	movs	r3, #0
 800214c:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800214e:	f7ff ff61 	bl	8002014 <__NVIC_GetPriorityGrouping>
 8002152:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002154:	687a      	ldr	r2, [r7, #4]
 8002156:	68b9      	ldr	r1, [r7, #8]
 8002158:	6978      	ldr	r0, [r7, #20]
 800215a:	f7ff ffb1 	bl	80020c0 <NVIC_EncodePriority>
 800215e:	4602      	mov	r2, r0
 8002160:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002164:	4611      	mov	r1, r2
 8002166:	4618      	mov	r0, r3
 8002168:	f7ff ff80 	bl	800206c <__NVIC_SetPriority>
}
 800216c:	bf00      	nop
 800216e:	3718      	adds	r7, #24
 8002170:	46bd      	mov	sp, r7
 8002172:	bd80      	pop	{r7, pc}

08002174 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002174:	b580      	push	{r7, lr}
 8002176:	b082      	sub	sp, #8
 8002178:	af00      	add	r7, sp, #0
 800217a:	4603      	mov	r3, r0
 800217c:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800217e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002182:	4618      	mov	r0, r3
 8002184:	f7ff ff54 	bl	8002030 <__NVIC_EnableIRQ>
}
 8002188:	bf00      	nop
 800218a:	3708      	adds	r7, #8
 800218c:	46bd      	mov	sp, r7
 800218e:	bd80      	pop	{r7, pc}

08002190 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002190:	b480      	push	{r7}
 8002192:	b089      	sub	sp, #36	@ 0x24
 8002194:	af00      	add	r7, sp, #0
 8002196:	6078      	str	r0, [r7, #4]
 8002198:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800219a:	2300      	movs	r3, #0
 800219c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800219e:	2300      	movs	r3, #0
 80021a0:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80021a2:	2300      	movs	r3, #0
 80021a4:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80021a6:	2300      	movs	r3, #0
 80021a8:	61fb      	str	r3, [r7, #28]
 80021aa:	e159      	b.n	8002460 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80021ac:	2201      	movs	r2, #1
 80021ae:	69fb      	ldr	r3, [r7, #28]
 80021b0:	fa02 f303 	lsl.w	r3, r2, r3
 80021b4:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80021b6:	683b      	ldr	r3, [r7, #0]
 80021b8:	681b      	ldr	r3, [r3, #0]
 80021ba:	697a      	ldr	r2, [r7, #20]
 80021bc:	4013      	ands	r3, r2
 80021be:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80021c0:	693a      	ldr	r2, [r7, #16]
 80021c2:	697b      	ldr	r3, [r7, #20]
 80021c4:	429a      	cmp	r2, r3
 80021c6:	f040 8148 	bne.w	800245a <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80021ca:	683b      	ldr	r3, [r7, #0]
 80021cc:	685b      	ldr	r3, [r3, #4]
 80021ce:	f003 0303 	and.w	r3, r3, #3
 80021d2:	2b01      	cmp	r3, #1
 80021d4:	d005      	beq.n	80021e2 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80021d6:	683b      	ldr	r3, [r7, #0]
 80021d8:	685b      	ldr	r3, [r3, #4]
 80021da:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80021de:	2b02      	cmp	r3, #2
 80021e0:	d130      	bne.n	8002244 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80021e2:	687b      	ldr	r3, [r7, #4]
 80021e4:	689b      	ldr	r3, [r3, #8]
 80021e6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80021e8:	69fb      	ldr	r3, [r7, #28]
 80021ea:	005b      	lsls	r3, r3, #1
 80021ec:	2203      	movs	r2, #3
 80021ee:	fa02 f303 	lsl.w	r3, r2, r3
 80021f2:	43db      	mvns	r3, r3
 80021f4:	69ba      	ldr	r2, [r7, #24]
 80021f6:	4013      	ands	r3, r2
 80021f8:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80021fa:	683b      	ldr	r3, [r7, #0]
 80021fc:	68da      	ldr	r2, [r3, #12]
 80021fe:	69fb      	ldr	r3, [r7, #28]
 8002200:	005b      	lsls	r3, r3, #1
 8002202:	fa02 f303 	lsl.w	r3, r2, r3
 8002206:	69ba      	ldr	r2, [r7, #24]
 8002208:	4313      	orrs	r3, r2
 800220a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800220c:	687b      	ldr	r3, [r7, #4]
 800220e:	69ba      	ldr	r2, [r7, #24]
 8002210:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002212:	687b      	ldr	r3, [r7, #4]
 8002214:	685b      	ldr	r3, [r3, #4]
 8002216:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002218:	2201      	movs	r2, #1
 800221a:	69fb      	ldr	r3, [r7, #28]
 800221c:	fa02 f303 	lsl.w	r3, r2, r3
 8002220:	43db      	mvns	r3, r3
 8002222:	69ba      	ldr	r2, [r7, #24]
 8002224:	4013      	ands	r3, r2
 8002226:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002228:	683b      	ldr	r3, [r7, #0]
 800222a:	685b      	ldr	r3, [r3, #4]
 800222c:	091b      	lsrs	r3, r3, #4
 800222e:	f003 0201 	and.w	r2, r3, #1
 8002232:	69fb      	ldr	r3, [r7, #28]
 8002234:	fa02 f303 	lsl.w	r3, r2, r3
 8002238:	69ba      	ldr	r2, [r7, #24]
 800223a:	4313      	orrs	r3, r2
 800223c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800223e:	687b      	ldr	r3, [r7, #4]
 8002240:	69ba      	ldr	r2, [r7, #24]
 8002242:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002244:	683b      	ldr	r3, [r7, #0]
 8002246:	685b      	ldr	r3, [r3, #4]
 8002248:	f003 0303 	and.w	r3, r3, #3
 800224c:	2b03      	cmp	r3, #3
 800224e:	d017      	beq.n	8002280 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002250:	687b      	ldr	r3, [r7, #4]
 8002252:	68db      	ldr	r3, [r3, #12]
 8002254:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002256:	69fb      	ldr	r3, [r7, #28]
 8002258:	005b      	lsls	r3, r3, #1
 800225a:	2203      	movs	r2, #3
 800225c:	fa02 f303 	lsl.w	r3, r2, r3
 8002260:	43db      	mvns	r3, r3
 8002262:	69ba      	ldr	r2, [r7, #24]
 8002264:	4013      	ands	r3, r2
 8002266:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002268:	683b      	ldr	r3, [r7, #0]
 800226a:	689a      	ldr	r2, [r3, #8]
 800226c:	69fb      	ldr	r3, [r7, #28]
 800226e:	005b      	lsls	r3, r3, #1
 8002270:	fa02 f303 	lsl.w	r3, r2, r3
 8002274:	69ba      	ldr	r2, [r7, #24]
 8002276:	4313      	orrs	r3, r2
 8002278:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800227a:	687b      	ldr	r3, [r7, #4]
 800227c:	69ba      	ldr	r2, [r7, #24]
 800227e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002280:	683b      	ldr	r3, [r7, #0]
 8002282:	685b      	ldr	r3, [r3, #4]
 8002284:	f003 0303 	and.w	r3, r3, #3
 8002288:	2b02      	cmp	r3, #2
 800228a:	d123      	bne.n	80022d4 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800228c:	69fb      	ldr	r3, [r7, #28]
 800228e:	08da      	lsrs	r2, r3, #3
 8002290:	687b      	ldr	r3, [r7, #4]
 8002292:	3208      	adds	r2, #8
 8002294:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002298:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800229a:	69fb      	ldr	r3, [r7, #28]
 800229c:	f003 0307 	and.w	r3, r3, #7
 80022a0:	009b      	lsls	r3, r3, #2
 80022a2:	220f      	movs	r2, #15
 80022a4:	fa02 f303 	lsl.w	r3, r2, r3
 80022a8:	43db      	mvns	r3, r3
 80022aa:	69ba      	ldr	r2, [r7, #24]
 80022ac:	4013      	ands	r3, r2
 80022ae:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80022b0:	683b      	ldr	r3, [r7, #0]
 80022b2:	691a      	ldr	r2, [r3, #16]
 80022b4:	69fb      	ldr	r3, [r7, #28]
 80022b6:	f003 0307 	and.w	r3, r3, #7
 80022ba:	009b      	lsls	r3, r3, #2
 80022bc:	fa02 f303 	lsl.w	r3, r2, r3
 80022c0:	69ba      	ldr	r2, [r7, #24]
 80022c2:	4313      	orrs	r3, r2
 80022c4:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80022c6:	69fb      	ldr	r3, [r7, #28]
 80022c8:	08da      	lsrs	r2, r3, #3
 80022ca:	687b      	ldr	r3, [r7, #4]
 80022cc:	3208      	adds	r2, #8
 80022ce:	69b9      	ldr	r1, [r7, #24]
 80022d0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80022d4:	687b      	ldr	r3, [r7, #4]
 80022d6:	681b      	ldr	r3, [r3, #0]
 80022d8:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80022da:	69fb      	ldr	r3, [r7, #28]
 80022dc:	005b      	lsls	r3, r3, #1
 80022de:	2203      	movs	r2, #3
 80022e0:	fa02 f303 	lsl.w	r3, r2, r3
 80022e4:	43db      	mvns	r3, r3
 80022e6:	69ba      	ldr	r2, [r7, #24]
 80022e8:	4013      	ands	r3, r2
 80022ea:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80022ec:	683b      	ldr	r3, [r7, #0]
 80022ee:	685b      	ldr	r3, [r3, #4]
 80022f0:	f003 0203 	and.w	r2, r3, #3
 80022f4:	69fb      	ldr	r3, [r7, #28]
 80022f6:	005b      	lsls	r3, r3, #1
 80022f8:	fa02 f303 	lsl.w	r3, r2, r3
 80022fc:	69ba      	ldr	r2, [r7, #24]
 80022fe:	4313      	orrs	r3, r2
 8002300:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002302:	687b      	ldr	r3, [r7, #4]
 8002304:	69ba      	ldr	r2, [r7, #24]
 8002306:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002308:	683b      	ldr	r3, [r7, #0]
 800230a:	685b      	ldr	r3, [r3, #4]
 800230c:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002310:	2b00      	cmp	r3, #0
 8002312:	f000 80a2 	beq.w	800245a <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002316:	2300      	movs	r3, #0
 8002318:	60fb      	str	r3, [r7, #12]
 800231a:	4b57      	ldr	r3, [pc, #348]	@ (8002478 <HAL_GPIO_Init+0x2e8>)
 800231c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800231e:	4a56      	ldr	r2, [pc, #344]	@ (8002478 <HAL_GPIO_Init+0x2e8>)
 8002320:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002324:	6453      	str	r3, [r2, #68]	@ 0x44
 8002326:	4b54      	ldr	r3, [pc, #336]	@ (8002478 <HAL_GPIO_Init+0x2e8>)
 8002328:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800232a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800232e:	60fb      	str	r3, [r7, #12]
 8002330:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002332:	4a52      	ldr	r2, [pc, #328]	@ (800247c <HAL_GPIO_Init+0x2ec>)
 8002334:	69fb      	ldr	r3, [r7, #28]
 8002336:	089b      	lsrs	r3, r3, #2
 8002338:	3302      	adds	r3, #2
 800233a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800233e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002340:	69fb      	ldr	r3, [r7, #28]
 8002342:	f003 0303 	and.w	r3, r3, #3
 8002346:	009b      	lsls	r3, r3, #2
 8002348:	220f      	movs	r2, #15
 800234a:	fa02 f303 	lsl.w	r3, r2, r3
 800234e:	43db      	mvns	r3, r3
 8002350:	69ba      	ldr	r2, [r7, #24]
 8002352:	4013      	ands	r3, r2
 8002354:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002356:	687b      	ldr	r3, [r7, #4]
 8002358:	4a49      	ldr	r2, [pc, #292]	@ (8002480 <HAL_GPIO_Init+0x2f0>)
 800235a:	4293      	cmp	r3, r2
 800235c:	d019      	beq.n	8002392 <HAL_GPIO_Init+0x202>
 800235e:	687b      	ldr	r3, [r7, #4]
 8002360:	4a48      	ldr	r2, [pc, #288]	@ (8002484 <HAL_GPIO_Init+0x2f4>)
 8002362:	4293      	cmp	r3, r2
 8002364:	d013      	beq.n	800238e <HAL_GPIO_Init+0x1fe>
 8002366:	687b      	ldr	r3, [r7, #4]
 8002368:	4a47      	ldr	r2, [pc, #284]	@ (8002488 <HAL_GPIO_Init+0x2f8>)
 800236a:	4293      	cmp	r3, r2
 800236c:	d00d      	beq.n	800238a <HAL_GPIO_Init+0x1fa>
 800236e:	687b      	ldr	r3, [r7, #4]
 8002370:	4a46      	ldr	r2, [pc, #280]	@ (800248c <HAL_GPIO_Init+0x2fc>)
 8002372:	4293      	cmp	r3, r2
 8002374:	d007      	beq.n	8002386 <HAL_GPIO_Init+0x1f6>
 8002376:	687b      	ldr	r3, [r7, #4]
 8002378:	4a45      	ldr	r2, [pc, #276]	@ (8002490 <HAL_GPIO_Init+0x300>)
 800237a:	4293      	cmp	r3, r2
 800237c:	d101      	bne.n	8002382 <HAL_GPIO_Init+0x1f2>
 800237e:	2304      	movs	r3, #4
 8002380:	e008      	b.n	8002394 <HAL_GPIO_Init+0x204>
 8002382:	2307      	movs	r3, #7
 8002384:	e006      	b.n	8002394 <HAL_GPIO_Init+0x204>
 8002386:	2303      	movs	r3, #3
 8002388:	e004      	b.n	8002394 <HAL_GPIO_Init+0x204>
 800238a:	2302      	movs	r3, #2
 800238c:	e002      	b.n	8002394 <HAL_GPIO_Init+0x204>
 800238e:	2301      	movs	r3, #1
 8002390:	e000      	b.n	8002394 <HAL_GPIO_Init+0x204>
 8002392:	2300      	movs	r3, #0
 8002394:	69fa      	ldr	r2, [r7, #28]
 8002396:	f002 0203 	and.w	r2, r2, #3
 800239a:	0092      	lsls	r2, r2, #2
 800239c:	4093      	lsls	r3, r2
 800239e:	69ba      	ldr	r2, [r7, #24]
 80023a0:	4313      	orrs	r3, r2
 80023a2:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80023a4:	4935      	ldr	r1, [pc, #212]	@ (800247c <HAL_GPIO_Init+0x2ec>)
 80023a6:	69fb      	ldr	r3, [r7, #28]
 80023a8:	089b      	lsrs	r3, r3, #2
 80023aa:	3302      	adds	r3, #2
 80023ac:	69ba      	ldr	r2, [r7, #24]
 80023ae:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80023b2:	4b38      	ldr	r3, [pc, #224]	@ (8002494 <HAL_GPIO_Init+0x304>)
 80023b4:	689b      	ldr	r3, [r3, #8]
 80023b6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80023b8:	693b      	ldr	r3, [r7, #16]
 80023ba:	43db      	mvns	r3, r3
 80023bc:	69ba      	ldr	r2, [r7, #24]
 80023be:	4013      	ands	r3, r2
 80023c0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80023c2:	683b      	ldr	r3, [r7, #0]
 80023c4:	685b      	ldr	r3, [r3, #4]
 80023c6:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80023ca:	2b00      	cmp	r3, #0
 80023cc:	d003      	beq.n	80023d6 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 80023ce:	69ba      	ldr	r2, [r7, #24]
 80023d0:	693b      	ldr	r3, [r7, #16]
 80023d2:	4313      	orrs	r3, r2
 80023d4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80023d6:	4a2f      	ldr	r2, [pc, #188]	@ (8002494 <HAL_GPIO_Init+0x304>)
 80023d8:	69bb      	ldr	r3, [r7, #24]
 80023da:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80023dc:	4b2d      	ldr	r3, [pc, #180]	@ (8002494 <HAL_GPIO_Init+0x304>)
 80023de:	68db      	ldr	r3, [r3, #12]
 80023e0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80023e2:	693b      	ldr	r3, [r7, #16]
 80023e4:	43db      	mvns	r3, r3
 80023e6:	69ba      	ldr	r2, [r7, #24]
 80023e8:	4013      	ands	r3, r2
 80023ea:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80023ec:	683b      	ldr	r3, [r7, #0]
 80023ee:	685b      	ldr	r3, [r3, #4]
 80023f0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80023f4:	2b00      	cmp	r3, #0
 80023f6:	d003      	beq.n	8002400 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 80023f8:	69ba      	ldr	r2, [r7, #24]
 80023fa:	693b      	ldr	r3, [r7, #16]
 80023fc:	4313      	orrs	r3, r2
 80023fe:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002400:	4a24      	ldr	r2, [pc, #144]	@ (8002494 <HAL_GPIO_Init+0x304>)
 8002402:	69bb      	ldr	r3, [r7, #24]
 8002404:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8002406:	4b23      	ldr	r3, [pc, #140]	@ (8002494 <HAL_GPIO_Init+0x304>)
 8002408:	685b      	ldr	r3, [r3, #4]
 800240a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800240c:	693b      	ldr	r3, [r7, #16]
 800240e:	43db      	mvns	r3, r3
 8002410:	69ba      	ldr	r2, [r7, #24]
 8002412:	4013      	ands	r3, r2
 8002414:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002416:	683b      	ldr	r3, [r7, #0]
 8002418:	685b      	ldr	r3, [r3, #4]
 800241a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800241e:	2b00      	cmp	r3, #0
 8002420:	d003      	beq.n	800242a <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8002422:	69ba      	ldr	r2, [r7, #24]
 8002424:	693b      	ldr	r3, [r7, #16]
 8002426:	4313      	orrs	r3, r2
 8002428:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800242a:	4a1a      	ldr	r2, [pc, #104]	@ (8002494 <HAL_GPIO_Init+0x304>)
 800242c:	69bb      	ldr	r3, [r7, #24]
 800242e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002430:	4b18      	ldr	r3, [pc, #96]	@ (8002494 <HAL_GPIO_Init+0x304>)
 8002432:	681b      	ldr	r3, [r3, #0]
 8002434:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002436:	693b      	ldr	r3, [r7, #16]
 8002438:	43db      	mvns	r3, r3
 800243a:	69ba      	ldr	r2, [r7, #24]
 800243c:	4013      	ands	r3, r2
 800243e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002440:	683b      	ldr	r3, [r7, #0]
 8002442:	685b      	ldr	r3, [r3, #4]
 8002444:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002448:	2b00      	cmp	r3, #0
 800244a:	d003      	beq.n	8002454 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 800244c:	69ba      	ldr	r2, [r7, #24]
 800244e:	693b      	ldr	r3, [r7, #16]
 8002450:	4313      	orrs	r3, r2
 8002452:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002454:	4a0f      	ldr	r2, [pc, #60]	@ (8002494 <HAL_GPIO_Init+0x304>)
 8002456:	69bb      	ldr	r3, [r7, #24]
 8002458:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800245a:	69fb      	ldr	r3, [r7, #28]
 800245c:	3301      	adds	r3, #1
 800245e:	61fb      	str	r3, [r7, #28]
 8002460:	69fb      	ldr	r3, [r7, #28]
 8002462:	2b0f      	cmp	r3, #15
 8002464:	f67f aea2 	bls.w	80021ac <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002468:	bf00      	nop
 800246a:	bf00      	nop
 800246c:	3724      	adds	r7, #36	@ 0x24
 800246e:	46bd      	mov	sp, r7
 8002470:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002474:	4770      	bx	lr
 8002476:	bf00      	nop
 8002478:	40023800 	.word	0x40023800
 800247c:	40013800 	.word	0x40013800
 8002480:	40020000 	.word	0x40020000
 8002484:	40020400 	.word	0x40020400
 8002488:	40020800 	.word	0x40020800
 800248c:	40020c00 	.word	0x40020c00
 8002490:	40021000 	.word	0x40021000
 8002494:	40013c00 	.word	0x40013c00

08002498 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002498:	b480      	push	{r7}
 800249a:	b083      	sub	sp, #12
 800249c:	af00      	add	r7, sp, #0
 800249e:	6078      	str	r0, [r7, #4]
 80024a0:	460b      	mov	r3, r1
 80024a2:	807b      	strh	r3, [r7, #2]
 80024a4:	4613      	mov	r3, r2
 80024a6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80024a8:	787b      	ldrb	r3, [r7, #1]
 80024aa:	2b00      	cmp	r3, #0
 80024ac:	d003      	beq.n	80024b6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80024ae:	887a      	ldrh	r2, [r7, #2]
 80024b0:	687b      	ldr	r3, [r7, #4]
 80024b2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80024b4:	e003      	b.n	80024be <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80024b6:	887b      	ldrh	r3, [r7, #2]
 80024b8:	041a      	lsls	r2, r3, #16
 80024ba:	687b      	ldr	r3, [r7, #4]
 80024bc:	619a      	str	r2, [r3, #24]
}
 80024be:	bf00      	nop
 80024c0:	370c      	adds	r7, #12
 80024c2:	46bd      	mov	sp, r7
 80024c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024c8:	4770      	bx	lr
	...

080024cc <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80024cc:	b580      	push	{r7, lr}
 80024ce:	b086      	sub	sp, #24
 80024d0:	af00      	add	r7, sp, #0
 80024d2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80024d4:	687b      	ldr	r3, [r7, #4]
 80024d6:	2b00      	cmp	r3, #0
 80024d8:	d101      	bne.n	80024de <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80024da:	2301      	movs	r3, #1
 80024dc:	e267      	b.n	80029ae <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80024de:	687b      	ldr	r3, [r7, #4]
 80024e0:	681b      	ldr	r3, [r3, #0]
 80024e2:	f003 0301 	and.w	r3, r3, #1
 80024e6:	2b00      	cmp	r3, #0
 80024e8:	d075      	beq.n	80025d6 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80024ea:	4b88      	ldr	r3, [pc, #544]	@ (800270c <HAL_RCC_OscConfig+0x240>)
 80024ec:	689b      	ldr	r3, [r3, #8]
 80024ee:	f003 030c 	and.w	r3, r3, #12
 80024f2:	2b04      	cmp	r3, #4
 80024f4:	d00c      	beq.n	8002510 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80024f6:	4b85      	ldr	r3, [pc, #532]	@ (800270c <HAL_RCC_OscConfig+0x240>)
 80024f8:	689b      	ldr	r3, [r3, #8]
 80024fa:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80024fe:	2b08      	cmp	r3, #8
 8002500:	d112      	bne.n	8002528 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002502:	4b82      	ldr	r3, [pc, #520]	@ (800270c <HAL_RCC_OscConfig+0x240>)
 8002504:	685b      	ldr	r3, [r3, #4]
 8002506:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800250a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800250e:	d10b      	bne.n	8002528 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002510:	4b7e      	ldr	r3, [pc, #504]	@ (800270c <HAL_RCC_OscConfig+0x240>)
 8002512:	681b      	ldr	r3, [r3, #0]
 8002514:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002518:	2b00      	cmp	r3, #0
 800251a:	d05b      	beq.n	80025d4 <HAL_RCC_OscConfig+0x108>
 800251c:	687b      	ldr	r3, [r7, #4]
 800251e:	685b      	ldr	r3, [r3, #4]
 8002520:	2b00      	cmp	r3, #0
 8002522:	d157      	bne.n	80025d4 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8002524:	2301      	movs	r3, #1
 8002526:	e242      	b.n	80029ae <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002528:	687b      	ldr	r3, [r7, #4]
 800252a:	685b      	ldr	r3, [r3, #4]
 800252c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002530:	d106      	bne.n	8002540 <HAL_RCC_OscConfig+0x74>
 8002532:	4b76      	ldr	r3, [pc, #472]	@ (800270c <HAL_RCC_OscConfig+0x240>)
 8002534:	681b      	ldr	r3, [r3, #0]
 8002536:	4a75      	ldr	r2, [pc, #468]	@ (800270c <HAL_RCC_OscConfig+0x240>)
 8002538:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800253c:	6013      	str	r3, [r2, #0]
 800253e:	e01d      	b.n	800257c <HAL_RCC_OscConfig+0xb0>
 8002540:	687b      	ldr	r3, [r7, #4]
 8002542:	685b      	ldr	r3, [r3, #4]
 8002544:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002548:	d10c      	bne.n	8002564 <HAL_RCC_OscConfig+0x98>
 800254a:	4b70      	ldr	r3, [pc, #448]	@ (800270c <HAL_RCC_OscConfig+0x240>)
 800254c:	681b      	ldr	r3, [r3, #0]
 800254e:	4a6f      	ldr	r2, [pc, #444]	@ (800270c <HAL_RCC_OscConfig+0x240>)
 8002550:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002554:	6013      	str	r3, [r2, #0]
 8002556:	4b6d      	ldr	r3, [pc, #436]	@ (800270c <HAL_RCC_OscConfig+0x240>)
 8002558:	681b      	ldr	r3, [r3, #0]
 800255a:	4a6c      	ldr	r2, [pc, #432]	@ (800270c <HAL_RCC_OscConfig+0x240>)
 800255c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002560:	6013      	str	r3, [r2, #0]
 8002562:	e00b      	b.n	800257c <HAL_RCC_OscConfig+0xb0>
 8002564:	4b69      	ldr	r3, [pc, #420]	@ (800270c <HAL_RCC_OscConfig+0x240>)
 8002566:	681b      	ldr	r3, [r3, #0]
 8002568:	4a68      	ldr	r2, [pc, #416]	@ (800270c <HAL_RCC_OscConfig+0x240>)
 800256a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800256e:	6013      	str	r3, [r2, #0]
 8002570:	4b66      	ldr	r3, [pc, #408]	@ (800270c <HAL_RCC_OscConfig+0x240>)
 8002572:	681b      	ldr	r3, [r3, #0]
 8002574:	4a65      	ldr	r2, [pc, #404]	@ (800270c <HAL_RCC_OscConfig+0x240>)
 8002576:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800257a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800257c:	687b      	ldr	r3, [r7, #4]
 800257e:	685b      	ldr	r3, [r3, #4]
 8002580:	2b00      	cmp	r3, #0
 8002582:	d013      	beq.n	80025ac <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002584:	f7ff fcf2 	bl	8001f6c <HAL_GetTick>
 8002588:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800258a:	e008      	b.n	800259e <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800258c:	f7ff fcee 	bl	8001f6c <HAL_GetTick>
 8002590:	4602      	mov	r2, r0
 8002592:	693b      	ldr	r3, [r7, #16]
 8002594:	1ad3      	subs	r3, r2, r3
 8002596:	2b64      	cmp	r3, #100	@ 0x64
 8002598:	d901      	bls.n	800259e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800259a:	2303      	movs	r3, #3
 800259c:	e207      	b.n	80029ae <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800259e:	4b5b      	ldr	r3, [pc, #364]	@ (800270c <HAL_RCC_OscConfig+0x240>)
 80025a0:	681b      	ldr	r3, [r3, #0]
 80025a2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80025a6:	2b00      	cmp	r3, #0
 80025a8:	d0f0      	beq.n	800258c <HAL_RCC_OscConfig+0xc0>
 80025aa:	e014      	b.n	80025d6 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80025ac:	f7ff fcde 	bl	8001f6c <HAL_GetTick>
 80025b0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80025b2:	e008      	b.n	80025c6 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80025b4:	f7ff fcda 	bl	8001f6c <HAL_GetTick>
 80025b8:	4602      	mov	r2, r0
 80025ba:	693b      	ldr	r3, [r7, #16]
 80025bc:	1ad3      	subs	r3, r2, r3
 80025be:	2b64      	cmp	r3, #100	@ 0x64
 80025c0:	d901      	bls.n	80025c6 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80025c2:	2303      	movs	r3, #3
 80025c4:	e1f3      	b.n	80029ae <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80025c6:	4b51      	ldr	r3, [pc, #324]	@ (800270c <HAL_RCC_OscConfig+0x240>)
 80025c8:	681b      	ldr	r3, [r3, #0]
 80025ca:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80025ce:	2b00      	cmp	r3, #0
 80025d0:	d1f0      	bne.n	80025b4 <HAL_RCC_OscConfig+0xe8>
 80025d2:	e000      	b.n	80025d6 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80025d4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80025d6:	687b      	ldr	r3, [r7, #4]
 80025d8:	681b      	ldr	r3, [r3, #0]
 80025da:	f003 0302 	and.w	r3, r3, #2
 80025de:	2b00      	cmp	r3, #0
 80025e0:	d063      	beq.n	80026aa <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80025e2:	4b4a      	ldr	r3, [pc, #296]	@ (800270c <HAL_RCC_OscConfig+0x240>)
 80025e4:	689b      	ldr	r3, [r3, #8]
 80025e6:	f003 030c 	and.w	r3, r3, #12
 80025ea:	2b00      	cmp	r3, #0
 80025ec:	d00b      	beq.n	8002606 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80025ee:	4b47      	ldr	r3, [pc, #284]	@ (800270c <HAL_RCC_OscConfig+0x240>)
 80025f0:	689b      	ldr	r3, [r3, #8]
 80025f2:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80025f6:	2b08      	cmp	r3, #8
 80025f8:	d11c      	bne.n	8002634 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80025fa:	4b44      	ldr	r3, [pc, #272]	@ (800270c <HAL_RCC_OscConfig+0x240>)
 80025fc:	685b      	ldr	r3, [r3, #4]
 80025fe:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002602:	2b00      	cmp	r3, #0
 8002604:	d116      	bne.n	8002634 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002606:	4b41      	ldr	r3, [pc, #260]	@ (800270c <HAL_RCC_OscConfig+0x240>)
 8002608:	681b      	ldr	r3, [r3, #0]
 800260a:	f003 0302 	and.w	r3, r3, #2
 800260e:	2b00      	cmp	r3, #0
 8002610:	d005      	beq.n	800261e <HAL_RCC_OscConfig+0x152>
 8002612:	687b      	ldr	r3, [r7, #4]
 8002614:	68db      	ldr	r3, [r3, #12]
 8002616:	2b01      	cmp	r3, #1
 8002618:	d001      	beq.n	800261e <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800261a:	2301      	movs	r3, #1
 800261c:	e1c7      	b.n	80029ae <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800261e:	4b3b      	ldr	r3, [pc, #236]	@ (800270c <HAL_RCC_OscConfig+0x240>)
 8002620:	681b      	ldr	r3, [r3, #0]
 8002622:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002626:	687b      	ldr	r3, [r7, #4]
 8002628:	691b      	ldr	r3, [r3, #16]
 800262a:	00db      	lsls	r3, r3, #3
 800262c:	4937      	ldr	r1, [pc, #220]	@ (800270c <HAL_RCC_OscConfig+0x240>)
 800262e:	4313      	orrs	r3, r2
 8002630:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002632:	e03a      	b.n	80026aa <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8002634:	687b      	ldr	r3, [r7, #4]
 8002636:	68db      	ldr	r3, [r3, #12]
 8002638:	2b00      	cmp	r3, #0
 800263a:	d020      	beq.n	800267e <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800263c:	4b34      	ldr	r3, [pc, #208]	@ (8002710 <HAL_RCC_OscConfig+0x244>)
 800263e:	2201      	movs	r2, #1
 8002640:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002642:	f7ff fc93 	bl	8001f6c <HAL_GetTick>
 8002646:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002648:	e008      	b.n	800265c <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800264a:	f7ff fc8f 	bl	8001f6c <HAL_GetTick>
 800264e:	4602      	mov	r2, r0
 8002650:	693b      	ldr	r3, [r7, #16]
 8002652:	1ad3      	subs	r3, r2, r3
 8002654:	2b02      	cmp	r3, #2
 8002656:	d901      	bls.n	800265c <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8002658:	2303      	movs	r3, #3
 800265a:	e1a8      	b.n	80029ae <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800265c:	4b2b      	ldr	r3, [pc, #172]	@ (800270c <HAL_RCC_OscConfig+0x240>)
 800265e:	681b      	ldr	r3, [r3, #0]
 8002660:	f003 0302 	and.w	r3, r3, #2
 8002664:	2b00      	cmp	r3, #0
 8002666:	d0f0      	beq.n	800264a <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002668:	4b28      	ldr	r3, [pc, #160]	@ (800270c <HAL_RCC_OscConfig+0x240>)
 800266a:	681b      	ldr	r3, [r3, #0]
 800266c:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002670:	687b      	ldr	r3, [r7, #4]
 8002672:	691b      	ldr	r3, [r3, #16]
 8002674:	00db      	lsls	r3, r3, #3
 8002676:	4925      	ldr	r1, [pc, #148]	@ (800270c <HAL_RCC_OscConfig+0x240>)
 8002678:	4313      	orrs	r3, r2
 800267a:	600b      	str	r3, [r1, #0]
 800267c:	e015      	b.n	80026aa <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800267e:	4b24      	ldr	r3, [pc, #144]	@ (8002710 <HAL_RCC_OscConfig+0x244>)
 8002680:	2200      	movs	r2, #0
 8002682:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002684:	f7ff fc72 	bl	8001f6c <HAL_GetTick>
 8002688:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800268a:	e008      	b.n	800269e <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800268c:	f7ff fc6e 	bl	8001f6c <HAL_GetTick>
 8002690:	4602      	mov	r2, r0
 8002692:	693b      	ldr	r3, [r7, #16]
 8002694:	1ad3      	subs	r3, r2, r3
 8002696:	2b02      	cmp	r3, #2
 8002698:	d901      	bls.n	800269e <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800269a:	2303      	movs	r3, #3
 800269c:	e187      	b.n	80029ae <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800269e:	4b1b      	ldr	r3, [pc, #108]	@ (800270c <HAL_RCC_OscConfig+0x240>)
 80026a0:	681b      	ldr	r3, [r3, #0]
 80026a2:	f003 0302 	and.w	r3, r3, #2
 80026a6:	2b00      	cmp	r3, #0
 80026a8:	d1f0      	bne.n	800268c <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80026aa:	687b      	ldr	r3, [r7, #4]
 80026ac:	681b      	ldr	r3, [r3, #0]
 80026ae:	f003 0308 	and.w	r3, r3, #8
 80026b2:	2b00      	cmp	r3, #0
 80026b4:	d036      	beq.n	8002724 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80026b6:	687b      	ldr	r3, [r7, #4]
 80026b8:	695b      	ldr	r3, [r3, #20]
 80026ba:	2b00      	cmp	r3, #0
 80026bc:	d016      	beq.n	80026ec <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80026be:	4b15      	ldr	r3, [pc, #84]	@ (8002714 <HAL_RCC_OscConfig+0x248>)
 80026c0:	2201      	movs	r2, #1
 80026c2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80026c4:	f7ff fc52 	bl	8001f6c <HAL_GetTick>
 80026c8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80026ca:	e008      	b.n	80026de <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80026cc:	f7ff fc4e 	bl	8001f6c <HAL_GetTick>
 80026d0:	4602      	mov	r2, r0
 80026d2:	693b      	ldr	r3, [r7, #16]
 80026d4:	1ad3      	subs	r3, r2, r3
 80026d6:	2b02      	cmp	r3, #2
 80026d8:	d901      	bls.n	80026de <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80026da:	2303      	movs	r3, #3
 80026dc:	e167      	b.n	80029ae <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80026de:	4b0b      	ldr	r3, [pc, #44]	@ (800270c <HAL_RCC_OscConfig+0x240>)
 80026e0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80026e2:	f003 0302 	and.w	r3, r3, #2
 80026e6:	2b00      	cmp	r3, #0
 80026e8:	d0f0      	beq.n	80026cc <HAL_RCC_OscConfig+0x200>
 80026ea:	e01b      	b.n	8002724 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80026ec:	4b09      	ldr	r3, [pc, #36]	@ (8002714 <HAL_RCC_OscConfig+0x248>)
 80026ee:	2200      	movs	r2, #0
 80026f0:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80026f2:	f7ff fc3b 	bl	8001f6c <HAL_GetTick>
 80026f6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80026f8:	e00e      	b.n	8002718 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80026fa:	f7ff fc37 	bl	8001f6c <HAL_GetTick>
 80026fe:	4602      	mov	r2, r0
 8002700:	693b      	ldr	r3, [r7, #16]
 8002702:	1ad3      	subs	r3, r2, r3
 8002704:	2b02      	cmp	r3, #2
 8002706:	d907      	bls.n	8002718 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8002708:	2303      	movs	r3, #3
 800270a:	e150      	b.n	80029ae <HAL_RCC_OscConfig+0x4e2>
 800270c:	40023800 	.word	0x40023800
 8002710:	42470000 	.word	0x42470000
 8002714:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002718:	4b88      	ldr	r3, [pc, #544]	@ (800293c <HAL_RCC_OscConfig+0x470>)
 800271a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800271c:	f003 0302 	and.w	r3, r3, #2
 8002720:	2b00      	cmp	r3, #0
 8002722:	d1ea      	bne.n	80026fa <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002724:	687b      	ldr	r3, [r7, #4]
 8002726:	681b      	ldr	r3, [r3, #0]
 8002728:	f003 0304 	and.w	r3, r3, #4
 800272c:	2b00      	cmp	r3, #0
 800272e:	f000 8097 	beq.w	8002860 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002732:	2300      	movs	r3, #0
 8002734:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002736:	4b81      	ldr	r3, [pc, #516]	@ (800293c <HAL_RCC_OscConfig+0x470>)
 8002738:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800273a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800273e:	2b00      	cmp	r3, #0
 8002740:	d10f      	bne.n	8002762 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002742:	2300      	movs	r3, #0
 8002744:	60bb      	str	r3, [r7, #8]
 8002746:	4b7d      	ldr	r3, [pc, #500]	@ (800293c <HAL_RCC_OscConfig+0x470>)
 8002748:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800274a:	4a7c      	ldr	r2, [pc, #496]	@ (800293c <HAL_RCC_OscConfig+0x470>)
 800274c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002750:	6413      	str	r3, [r2, #64]	@ 0x40
 8002752:	4b7a      	ldr	r3, [pc, #488]	@ (800293c <HAL_RCC_OscConfig+0x470>)
 8002754:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002756:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800275a:	60bb      	str	r3, [r7, #8]
 800275c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800275e:	2301      	movs	r3, #1
 8002760:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002762:	4b77      	ldr	r3, [pc, #476]	@ (8002940 <HAL_RCC_OscConfig+0x474>)
 8002764:	681b      	ldr	r3, [r3, #0]
 8002766:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800276a:	2b00      	cmp	r3, #0
 800276c:	d118      	bne.n	80027a0 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800276e:	4b74      	ldr	r3, [pc, #464]	@ (8002940 <HAL_RCC_OscConfig+0x474>)
 8002770:	681b      	ldr	r3, [r3, #0]
 8002772:	4a73      	ldr	r2, [pc, #460]	@ (8002940 <HAL_RCC_OscConfig+0x474>)
 8002774:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002778:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800277a:	f7ff fbf7 	bl	8001f6c <HAL_GetTick>
 800277e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002780:	e008      	b.n	8002794 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002782:	f7ff fbf3 	bl	8001f6c <HAL_GetTick>
 8002786:	4602      	mov	r2, r0
 8002788:	693b      	ldr	r3, [r7, #16]
 800278a:	1ad3      	subs	r3, r2, r3
 800278c:	2b02      	cmp	r3, #2
 800278e:	d901      	bls.n	8002794 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8002790:	2303      	movs	r3, #3
 8002792:	e10c      	b.n	80029ae <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002794:	4b6a      	ldr	r3, [pc, #424]	@ (8002940 <HAL_RCC_OscConfig+0x474>)
 8002796:	681b      	ldr	r3, [r3, #0]
 8002798:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800279c:	2b00      	cmp	r3, #0
 800279e:	d0f0      	beq.n	8002782 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80027a0:	687b      	ldr	r3, [r7, #4]
 80027a2:	689b      	ldr	r3, [r3, #8]
 80027a4:	2b01      	cmp	r3, #1
 80027a6:	d106      	bne.n	80027b6 <HAL_RCC_OscConfig+0x2ea>
 80027a8:	4b64      	ldr	r3, [pc, #400]	@ (800293c <HAL_RCC_OscConfig+0x470>)
 80027aa:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80027ac:	4a63      	ldr	r2, [pc, #396]	@ (800293c <HAL_RCC_OscConfig+0x470>)
 80027ae:	f043 0301 	orr.w	r3, r3, #1
 80027b2:	6713      	str	r3, [r2, #112]	@ 0x70
 80027b4:	e01c      	b.n	80027f0 <HAL_RCC_OscConfig+0x324>
 80027b6:	687b      	ldr	r3, [r7, #4]
 80027b8:	689b      	ldr	r3, [r3, #8]
 80027ba:	2b05      	cmp	r3, #5
 80027bc:	d10c      	bne.n	80027d8 <HAL_RCC_OscConfig+0x30c>
 80027be:	4b5f      	ldr	r3, [pc, #380]	@ (800293c <HAL_RCC_OscConfig+0x470>)
 80027c0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80027c2:	4a5e      	ldr	r2, [pc, #376]	@ (800293c <HAL_RCC_OscConfig+0x470>)
 80027c4:	f043 0304 	orr.w	r3, r3, #4
 80027c8:	6713      	str	r3, [r2, #112]	@ 0x70
 80027ca:	4b5c      	ldr	r3, [pc, #368]	@ (800293c <HAL_RCC_OscConfig+0x470>)
 80027cc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80027ce:	4a5b      	ldr	r2, [pc, #364]	@ (800293c <HAL_RCC_OscConfig+0x470>)
 80027d0:	f043 0301 	orr.w	r3, r3, #1
 80027d4:	6713      	str	r3, [r2, #112]	@ 0x70
 80027d6:	e00b      	b.n	80027f0 <HAL_RCC_OscConfig+0x324>
 80027d8:	4b58      	ldr	r3, [pc, #352]	@ (800293c <HAL_RCC_OscConfig+0x470>)
 80027da:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80027dc:	4a57      	ldr	r2, [pc, #348]	@ (800293c <HAL_RCC_OscConfig+0x470>)
 80027de:	f023 0301 	bic.w	r3, r3, #1
 80027e2:	6713      	str	r3, [r2, #112]	@ 0x70
 80027e4:	4b55      	ldr	r3, [pc, #340]	@ (800293c <HAL_RCC_OscConfig+0x470>)
 80027e6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80027e8:	4a54      	ldr	r2, [pc, #336]	@ (800293c <HAL_RCC_OscConfig+0x470>)
 80027ea:	f023 0304 	bic.w	r3, r3, #4
 80027ee:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80027f0:	687b      	ldr	r3, [r7, #4]
 80027f2:	689b      	ldr	r3, [r3, #8]
 80027f4:	2b00      	cmp	r3, #0
 80027f6:	d015      	beq.n	8002824 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80027f8:	f7ff fbb8 	bl	8001f6c <HAL_GetTick>
 80027fc:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80027fe:	e00a      	b.n	8002816 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002800:	f7ff fbb4 	bl	8001f6c <HAL_GetTick>
 8002804:	4602      	mov	r2, r0
 8002806:	693b      	ldr	r3, [r7, #16]
 8002808:	1ad3      	subs	r3, r2, r3
 800280a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800280e:	4293      	cmp	r3, r2
 8002810:	d901      	bls.n	8002816 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8002812:	2303      	movs	r3, #3
 8002814:	e0cb      	b.n	80029ae <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002816:	4b49      	ldr	r3, [pc, #292]	@ (800293c <HAL_RCC_OscConfig+0x470>)
 8002818:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800281a:	f003 0302 	and.w	r3, r3, #2
 800281e:	2b00      	cmp	r3, #0
 8002820:	d0ee      	beq.n	8002800 <HAL_RCC_OscConfig+0x334>
 8002822:	e014      	b.n	800284e <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002824:	f7ff fba2 	bl	8001f6c <HAL_GetTick>
 8002828:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800282a:	e00a      	b.n	8002842 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800282c:	f7ff fb9e 	bl	8001f6c <HAL_GetTick>
 8002830:	4602      	mov	r2, r0
 8002832:	693b      	ldr	r3, [r7, #16]
 8002834:	1ad3      	subs	r3, r2, r3
 8002836:	f241 3288 	movw	r2, #5000	@ 0x1388
 800283a:	4293      	cmp	r3, r2
 800283c:	d901      	bls.n	8002842 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 800283e:	2303      	movs	r3, #3
 8002840:	e0b5      	b.n	80029ae <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002842:	4b3e      	ldr	r3, [pc, #248]	@ (800293c <HAL_RCC_OscConfig+0x470>)
 8002844:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002846:	f003 0302 	and.w	r3, r3, #2
 800284a:	2b00      	cmp	r3, #0
 800284c:	d1ee      	bne.n	800282c <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800284e:	7dfb      	ldrb	r3, [r7, #23]
 8002850:	2b01      	cmp	r3, #1
 8002852:	d105      	bne.n	8002860 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002854:	4b39      	ldr	r3, [pc, #228]	@ (800293c <HAL_RCC_OscConfig+0x470>)
 8002856:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002858:	4a38      	ldr	r2, [pc, #224]	@ (800293c <HAL_RCC_OscConfig+0x470>)
 800285a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800285e:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002860:	687b      	ldr	r3, [r7, #4]
 8002862:	699b      	ldr	r3, [r3, #24]
 8002864:	2b00      	cmp	r3, #0
 8002866:	f000 80a1 	beq.w	80029ac <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800286a:	4b34      	ldr	r3, [pc, #208]	@ (800293c <HAL_RCC_OscConfig+0x470>)
 800286c:	689b      	ldr	r3, [r3, #8]
 800286e:	f003 030c 	and.w	r3, r3, #12
 8002872:	2b08      	cmp	r3, #8
 8002874:	d05c      	beq.n	8002930 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002876:	687b      	ldr	r3, [r7, #4]
 8002878:	699b      	ldr	r3, [r3, #24]
 800287a:	2b02      	cmp	r3, #2
 800287c:	d141      	bne.n	8002902 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800287e:	4b31      	ldr	r3, [pc, #196]	@ (8002944 <HAL_RCC_OscConfig+0x478>)
 8002880:	2200      	movs	r2, #0
 8002882:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002884:	f7ff fb72 	bl	8001f6c <HAL_GetTick>
 8002888:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800288a:	e008      	b.n	800289e <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800288c:	f7ff fb6e 	bl	8001f6c <HAL_GetTick>
 8002890:	4602      	mov	r2, r0
 8002892:	693b      	ldr	r3, [r7, #16]
 8002894:	1ad3      	subs	r3, r2, r3
 8002896:	2b02      	cmp	r3, #2
 8002898:	d901      	bls.n	800289e <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 800289a:	2303      	movs	r3, #3
 800289c:	e087      	b.n	80029ae <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800289e:	4b27      	ldr	r3, [pc, #156]	@ (800293c <HAL_RCC_OscConfig+0x470>)
 80028a0:	681b      	ldr	r3, [r3, #0]
 80028a2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80028a6:	2b00      	cmp	r3, #0
 80028a8:	d1f0      	bne.n	800288c <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80028aa:	687b      	ldr	r3, [r7, #4]
 80028ac:	69da      	ldr	r2, [r3, #28]
 80028ae:	687b      	ldr	r3, [r7, #4]
 80028b0:	6a1b      	ldr	r3, [r3, #32]
 80028b2:	431a      	orrs	r2, r3
 80028b4:	687b      	ldr	r3, [r7, #4]
 80028b6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80028b8:	019b      	lsls	r3, r3, #6
 80028ba:	431a      	orrs	r2, r3
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80028c0:	085b      	lsrs	r3, r3, #1
 80028c2:	3b01      	subs	r3, #1
 80028c4:	041b      	lsls	r3, r3, #16
 80028c6:	431a      	orrs	r2, r3
 80028c8:	687b      	ldr	r3, [r7, #4]
 80028ca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80028cc:	061b      	lsls	r3, r3, #24
 80028ce:	491b      	ldr	r1, [pc, #108]	@ (800293c <HAL_RCC_OscConfig+0x470>)
 80028d0:	4313      	orrs	r3, r2
 80028d2:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80028d4:	4b1b      	ldr	r3, [pc, #108]	@ (8002944 <HAL_RCC_OscConfig+0x478>)
 80028d6:	2201      	movs	r2, #1
 80028d8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80028da:	f7ff fb47 	bl	8001f6c <HAL_GetTick>
 80028de:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80028e0:	e008      	b.n	80028f4 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80028e2:	f7ff fb43 	bl	8001f6c <HAL_GetTick>
 80028e6:	4602      	mov	r2, r0
 80028e8:	693b      	ldr	r3, [r7, #16]
 80028ea:	1ad3      	subs	r3, r2, r3
 80028ec:	2b02      	cmp	r3, #2
 80028ee:	d901      	bls.n	80028f4 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80028f0:	2303      	movs	r3, #3
 80028f2:	e05c      	b.n	80029ae <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80028f4:	4b11      	ldr	r3, [pc, #68]	@ (800293c <HAL_RCC_OscConfig+0x470>)
 80028f6:	681b      	ldr	r3, [r3, #0]
 80028f8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80028fc:	2b00      	cmp	r3, #0
 80028fe:	d0f0      	beq.n	80028e2 <HAL_RCC_OscConfig+0x416>
 8002900:	e054      	b.n	80029ac <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002902:	4b10      	ldr	r3, [pc, #64]	@ (8002944 <HAL_RCC_OscConfig+0x478>)
 8002904:	2200      	movs	r2, #0
 8002906:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002908:	f7ff fb30 	bl	8001f6c <HAL_GetTick>
 800290c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800290e:	e008      	b.n	8002922 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002910:	f7ff fb2c 	bl	8001f6c <HAL_GetTick>
 8002914:	4602      	mov	r2, r0
 8002916:	693b      	ldr	r3, [r7, #16]
 8002918:	1ad3      	subs	r3, r2, r3
 800291a:	2b02      	cmp	r3, #2
 800291c:	d901      	bls.n	8002922 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 800291e:	2303      	movs	r3, #3
 8002920:	e045      	b.n	80029ae <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002922:	4b06      	ldr	r3, [pc, #24]	@ (800293c <HAL_RCC_OscConfig+0x470>)
 8002924:	681b      	ldr	r3, [r3, #0]
 8002926:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800292a:	2b00      	cmp	r3, #0
 800292c:	d1f0      	bne.n	8002910 <HAL_RCC_OscConfig+0x444>
 800292e:	e03d      	b.n	80029ac <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	699b      	ldr	r3, [r3, #24]
 8002934:	2b01      	cmp	r3, #1
 8002936:	d107      	bne.n	8002948 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8002938:	2301      	movs	r3, #1
 800293a:	e038      	b.n	80029ae <HAL_RCC_OscConfig+0x4e2>
 800293c:	40023800 	.word	0x40023800
 8002940:	40007000 	.word	0x40007000
 8002944:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8002948:	4b1b      	ldr	r3, [pc, #108]	@ (80029b8 <HAL_RCC_OscConfig+0x4ec>)
 800294a:	685b      	ldr	r3, [r3, #4]
 800294c:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800294e:	687b      	ldr	r3, [r7, #4]
 8002950:	699b      	ldr	r3, [r3, #24]
 8002952:	2b01      	cmp	r3, #1
 8002954:	d028      	beq.n	80029a8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002956:	68fb      	ldr	r3, [r7, #12]
 8002958:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 800295c:	687b      	ldr	r3, [r7, #4]
 800295e:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002960:	429a      	cmp	r2, r3
 8002962:	d121      	bne.n	80029a8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002964:	68fb      	ldr	r3, [r7, #12]
 8002966:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800296a:	687b      	ldr	r3, [r7, #4]
 800296c:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800296e:	429a      	cmp	r2, r3
 8002970:	d11a      	bne.n	80029a8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002972:	68fa      	ldr	r2, [r7, #12]
 8002974:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8002978:	4013      	ands	r3, r2
 800297a:	687a      	ldr	r2, [r7, #4]
 800297c:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800297e:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002980:	4293      	cmp	r3, r2
 8002982:	d111      	bne.n	80029a8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002984:	68fb      	ldr	r3, [r7, #12]
 8002986:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 800298a:	687b      	ldr	r3, [r7, #4]
 800298c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800298e:	085b      	lsrs	r3, r3, #1
 8002990:	3b01      	subs	r3, #1
 8002992:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002994:	429a      	cmp	r2, r3
 8002996:	d107      	bne.n	80029a8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8002998:	68fb      	ldr	r3, [r7, #12]
 800299a:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80029a2:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80029a4:	429a      	cmp	r2, r3
 80029a6:	d001      	beq.n	80029ac <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 80029a8:	2301      	movs	r3, #1
 80029aa:	e000      	b.n	80029ae <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 80029ac:	2300      	movs	r3, #0
}
 80029ae:	4618      	mov	r0, r3
 80029b0:	3718      	adds	r7, #24
 80029b2:	46bd      	mov	sp, r7
 80029b4:	bd80      	pop	{r7, pc}
 80029b6:	bf00      	nop
 80029b8:	40023800 	.word	0x40023800

080029bc <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80029bc:	b580      	push	{r7, lr}
 80029be:	b084      	sub	sp, #16
 80029c0:	af00      	add	r7, sp, #0
 80029c2:	6078      	str	r0, [r7, #4]
 80029c4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80029c6:	687b      	ldr	r3, [r7, #4]
 80029c8:	2b00      	cmp	r3, #0
 80029ca:	d101      	bne.n	80029d0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80029cc:	2301      	movs	r3, #1
 80029ce:	e0cc      	b.n	8002b6a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80029d0:	4b68      	ldr	r3, [pc, #416]	@ (8002b74 <HAL_RCC_ClockConfig+0x1b8>)
 80029d2:	681b      	ldr	r3, [r3, #0]
 80029d4:	f003 0307 	and.w	r3, r3, #7
 80029d8:	683a      	ldr	r2, [r7, #0]
 80029da:	429a      	cmp	r2, r3
 80029dc:	d90c      	bls.n	80029f8 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80029de:	4b65      	ldr	r3, [pc, #404]	@ (8002b74 <HAL_RCC_ClockConfig+0x1b8>)
 80029e0:	683a      	ldr	r2, [r7, #0]
 80029e2:	b2d2      	uxtb	r2, r2
 80029e4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80029e6:	4b63      	ldr	r3, [pc, #396]	@ (8002b74 <HAL_RCC_ClockConfig+0x1b8>)
 80029e8:	681b      	ldr	r3, [r3, #0]
 80029ea:	f003 0307 	and.w	r3, r3, #7
 80029ee:	683a      	ldr	r2, [r7, #0]
 80029f0:	429a      	cmp	r2, r3
 80029f2:	d001      	beq.n	80029f8 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80029f4:	2301      	movs	r3, #1
 80029f6:	e0b8      	b.n	8002b6a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80029f8:	687b      	ldr	r3, [r7, #4]
 80029fa:	681b      	ldr	r3, [r3, #0]
 80029fc:	f003 0302 	and.w	r3, r3, #2
 8002a00:	2b00      	cmp	r3, #0
 8002a02:	d020      	beq.n	8002a46 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002a04:	687b      	ldr	r3, [r7, #4]
 8002a06:	681b      	ldr	r3, [r3, #0]
 8002a08:	f003 0304 	and.w	r3, r3, #4
 8002a0c:	2b00      	cmp	r3, #0
 8002a0e:	d005      	beq.n	8002a1c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002a10:	4b59      	ldr	r3, [pc, #356]	@ (8002b78 <HAL_RCC_ClockConfig+0x1bc>)
 8002a12:	689b      	ldr	r3, [r3, #8]
 8002a14:	4a58      	ldr	r2, [pc, #352]	@ (8002b78 <HAL_RCC_ClockConfig+0x1bc>)
 8002a16:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8002a1a:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	681b      	ldr	r3, [r3, #0]
 8002a20:	f003 0308 	and.w	r3, r3, #8
 8002a24:	2b00      	cmp	r3, #0
 8002a26:	d005      	beq.n	8002a34 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002a28:	4b53      	ldr	r3, [pc, #332]	@ (8002b78 <HAL_RCC_ClockConfig+0x1bc>)
 8002a2a:	689b      	ldr	r3, [r3, #8]
 8002a2c:	4a52      	ldr	r2, [pc, #328]	@ (8002b78 <HAL_RCC_ClockConfig+0x1bc>)
 8002a2e:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8002a32:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002a34:	4b50      	ldr	r3, [pc, #320]	@ (8002b78 <HAL_RCC_ClockConfig+0x1bc>)
 8002a36:	689b      	ldr	r3, [r3, #8]
 8002a38:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002a3c:	687b      	ldr	r3, [r7, #4]
 8002a3e:	689b      	ldr	r3, [r3, #8]
 8002a40:	494d      	ldr	r1, [pc, #308]	@ (8002b78 <HAL_RCC_ClockConfig+0x1bc>)
 8002a42:	4313      	orrs	r3, r2
 8002a44:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002a46:	687b      	ldr	r3, [r7, #4]
 8002a48:	681b      	ldr	r3, [r3, #0]
 8002a4a:	f003 0301 	and.w	r3, r3, #1
 8002a4e:	2b00      	cmp	r3, #0
 8002a50:	d044      	beq.n	8002adc <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002a52:	687b      	ldr	r3, [r7, #4]
 8002a54:	685b      	ldr	r3, [r3, #4]
 8002a56:	2b01      	cmp	r3, #1
 8002a58:	d107      	bne.n	8002a6a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002a5a:	4b47      	ldr	r3, [pc, #284]	@ (8002b78 <HAL_RCC_ClockConfig+0x1bc>)
 8002a5c:	681b      	ldr	r3, [r3, #0]
 8002a5e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002a62:	2b00      	cmp	r3, #0
 8002a64:	d119      	bne.n	8002a9a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002a66:	2301      	movs	r3, #1
 8002a68:	e07f      	b.n	8002b6a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002a6a:	687b      	ldr	r3, [r7, #4]
 8002a6c:	685b      	ldr	r3, [r3, #4]
 8002a6e:	2b02      	cmp	r3, #2
 8002a70:	d003      	beq.n	8002a7a <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8002a72:	687b      	ldr	r3, [r7, #4]
 8002a74:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002a76:	2b03      	cmp	r3, #3
 8002a78:	d107      	bne.n	8002a8a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002a7a:	4b3f      	ldr	r3, [pc, #252]	@ (8002b78 <HAL_RCC_ClockConfig+0x1bc>)
 8002a7c:	681b      	ldr	r3, [r3, #0]
 8002a7e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002a82:	2b00      	cmp	r3, #0
 8002a84:	d109      	bne.n	8002a9a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002a86:	2301      	movs	r3, #1
 8002a88:	e06f      	b.n	8002b6a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002a8a:	4b3b      	ldr	r3, [pc, #236]	@ (8002b78 <HAL_RCC_ClockConfig+0x1bc>)
 8002a8c:	681b      	ldr	r3, [r3, #0]
 8002a8e:	f003 0302 	and.w	r3, r3, #2
 8002a92:	2b00      	cmp	r3, #0
 8002a94:	d101      	bne.n	8002a9a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002a96:	2301      	movs	r3, #1
 8002a98:	e067      	b.n	8002b6a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002a9a:	4b37      	ldr	r3, [pc, #220]	@ (8002b78 <HAL_RCC_ClockConfig+0x1bc>)
 8002a9c:	689b      	ldr	r3, [r3, #8]
 8002a9e:	f023 0203 	bic.w	r2, r3, #3
 8002aa2:	687b      	ldr	r3, [r7, #4]
 8002aa4:	685b      	ldr	r3, [r3, #4]
 8002aa6:	4934      	ldr	r1, [pc, #208]	@ (8002b78 <HAL_RCC_ClockConfig+0x1bc>)
 8002aa8:	4313      	orrs	r3, r2
 8002aaa:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002aac:	f7ff fa5e 	bl	8001f6c <HAL_GetTick>
 8002ab0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002ab2:	e00a      	b.n	8002aca <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002ab4:	f7ff fa5a 	bl	8001f6c <HAL_GetTick>
 8002ab8:	4602      	mov	r2, r0
 8002aba:	68fb      	ldr	r3, [r7, #12]
 8002abc:	1ad3      	subs	r3, r2, r3
 8002abe:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002ac2:	4293      	cmp	r3, r2
 8002ac4:	d901      	bls.n	8002aca <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002ac6:	2303      	movs	r3, #3
 8002ac8:	e04f      	b.n	8002b6a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002aca:	4b2b      	ldr	r3, [pc, #172]	@ (8002b78 <HAL_RCC_ClockConfig+0x1bc>)
 8002acc:	689b      	ldr	r3, [r3, #8]
 8002ace:	f003 020c 	and.w	r2, r3, #12
 8002ad2:	687b      	ldr	r3, [r7, #4]
 8002ad4:	685b      	ldr	r3, [r3, #4]
 8002ad6:	009b      	lsls	r3, r3, #2
 8002ad8:	429a      	cmp	r2, r3
 8002ada:	d1eb      	bne.n	8002ab4 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002adc:	4b25      	ldr	r3, [pc, #148]	@ (8002b74 <HAL_RCC_ClockConfig+0x1b8>)
 8002ade:	681b      	ldr	r3, [r3, #0]
 8002ae0:	f003 0307 	and.w	r3, r3, #7
 8002ae4:	683a      	ldr	r2, [r7, #0]
 8002ae6:	429a      	cmp	r2, r3
 8002ae8:	d20c      	bcs.n	8002b04 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002aea:	4b22      	ldr	r3, [pc, #136]	@ (8002b74 <HAL_RCC_ClockConfig+0x1b8>)
 8002aec:	683a      	ldr	r2, [r7, #0]
 8002aee:	b2d2      	uxtb	r2, r2
 8002af0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002af2:	4b20      	ldr	r3, [pc, #128]	@ (8002b74 <HAL_RCC_ClockConfig+0x1b8>)
 8002af4:	681b      	ldr	r3, [r3, #0]
 8002af6:	f003 0307 	and.w	r3, r3, #7
 8002afa:	683a      	ldr	r2, [r7, #0]
 8002afc:	429a      	cmp	r2, r3
 8002afe:	d001      	beq.n	8002b04 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8002b00:	2301      	movs	r3, #1
 8002b02:	e032      	b.n	8002b6a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002b04:	687b      	ldr	r3, [r7, #4]
 8002b06:	681b      	ldr	r3, [r3, #0]
 8002b08:	f003 0304 	and.w	r3, r3, #4
 8002b0c:	2b00      	cmp	r3, #0
 8002b0e:	d008      	beq.n	8002b22 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002b10:	4b19      	ldr	r3, [pc, #100]	@ (8002b78 <HAL_RCC_ClockConfig+0x1bc>)
 8002b12:	689b      	ldr	r3, [r3, #8]
 8002b14:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8002b18:	687b      	ldr	r3, [r7, #4]
 8002b1a:	68db      	ldr	r3, [r3, #12]
 8002b1c:	4916      	ldr	r1, [pc, #88]	@ (8002b78 <HAL_RCC_ClockConfig+0x1bc>)
 8002b1e:	4313      	orrs	r3, r2
 8002b20:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002b22:	687b      	ldr	r3, [r7, #4]
 8002b24:	681b      	ldr	r3, [r3, #0]
 8002b26:	f003 0308 	and.w	r3, r3, #8
 8002b2a:	2b00      	cmp	r3, #0
 8002b2c:	d009      	beq.n	8002b42 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002b2e:	4b12      	ldr	r3, [pc, #72]	@ (8002b78 <HAL_RCC_ClockConfig+0x1bc>)
 8002b30:	689b      	ldr	r3, [r3, #8]
 8002b32:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8002b36:	687b      	ldr	r3, [r7, #4]
 8002b38:	691b      	ldr	r3, [r3, #16]
 8002b3a:	00db      	lsls	r3, r3, #3
 8002b3c:	490e      	ldr	r1, [pc, #56]	@ (8002b78 <HAL_RCC_ClockConfig+0x1bc>)
 8002b3e:	4313      	orrs	r3, r2
 8002b40:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8002b42:	f000 f821 	bl	8002b88 <HAL_RCC_GetSysClockFreq>
 8002b46:	4602      	mov	r2, r0
 8002b48:	4b0b      	ldr	r3, [pc, #44]	@ (8002b78 <HAL_RCC_ClockConfig+0x1bc>)
 8002b4a:	689b      	ldr	r3, [r3, #8]
 8002b4c:	091b      	lsrs	r3, r3, #4
 8002b4e:	f003 030f 	and.w	r3, r3, #15
 8002b52:	490a      	ldr	r1, [pc, #40]	@ (8002b7c <HAL_RCC_ClockConfig+0x1c0>)
 8002b54:	5ccb      	ldrb	r3, [r1, r3]
 8002b56:	fa22 f303 	lsr.w	r3, r2, r3
 8002b5a:	4a09      	ldr	r2, [pc, #36]	@ (8002b80 <HAL_RCC_ClockConfig+0x1c4>)
 8002b5c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8002b5e:	4b09      	ldr	r3, [pc, #36]	@ (8002b84 <HAL_RCC_ClockConfig+0x1c8>)
 8002b60:	681b      	ldr	r3, [r3, #0]
 8002b62:	4618      	mov	r0, r3
 8002b64:	f7fe fa54 	bl	8001010 <HAL_InitTick>

  return HAL_OK;
 8002b68:	2300      	movs	r3, #0
}
 8002b6a:	4618      	mov	r0, r3
 8002b6c:	3710      	adds	r7, #16
 8002b6e:	46bd      	mov	sp, r7
 8002b70:	bd80      	pop	{r7, pc}
 8002b72:	bf00      	nop
 8002b74:	40023c00 	.word	0x40023c00
 8002b78:	40023800 	.word	0x40023800
 8002b7c:	08007b88 	.word	0x08007b88
 8002b80:	20000004 	.word	0x20000004
 8002b84:	20000020 	.word	0x20000020

08002b88 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002b88:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002b8c:	b094      	sub	sp, #80	@ 0x50
 8002b8e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8002b90:	2300      	movs	r3, #0
 8002b92:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 8002b94:	2300      	movs	r3, #0
 8002b96:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 8002b98:	2300      	movs	r3, #0
 8002b9a:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8002b9c:	2300      	movs	r3, #0
 8002b9e:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002ba0:	4b79      	ldr	r3, [pc, #484]	@ (8002d88 <HAL_RCC_GetSysClockFreq+0x200>)
 8002ba2:	689b      	ldr	r3, [r3, #8]
 8002ba4:	f003 030c 	and.w	r3, r3, #12
 8002ba8:	2b08      	cmp	r3, #8
 8002baa:	d00d      	beq.n	8002bc8 <HAL_RCC_GetSysClockFreq+0x40>
 8002bac:	2b08      	cmp	r3, #8
 8002bae:	f200 80e1 	bhi.w	8002d74 <HAL_RCC_GetSysClockFreq+0x1ec>
 8002bb2:	2b00      	cmp	r3, #0
 8002bb4:	d002      	beq.n	8002bbc <HAL_RCC_GetSysClockFreq+0x34>
 8002bb6:	2b04      	cmp	r3, #4
 8002bb8:	d003      	beq.n	8002bc2 <HAL_RCC_GetSysClockFreq+0x3a>
 8002bba:	e0db      	b.n	8002d74 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8002bbc:	4b73      	ldr	r3, [pc, #460]	@ (8002d8c <HAL_RCC_GetSysClockFreq+0x204>)
 8002bbe:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8002bc0:	e0db      	b.n	8002d7a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8002bc2:	4b73      	ldr	r3, [pc, #460]	@ (8002d90 <HAL_RCC_GetSysClockFreq+0x208>)
 8002bc4:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8002bc6:	e0d8      	b.n	8002d7a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002bc8:	4b6f      	ldr	r3, [pc, #444]	@ (8002d88 <HAL_RCC_GetSysClockFreq+0x200>)
 8002bca:	685b      	ldr	r3, [r3, #4]
 8002bcc:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8002bd0:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002bd2:	4b6d      	ldr	r3, [pc, #436]	@ (8002d88 <HAL_RCC_GetSysClockFreq+0x200>)
 8002bd4:	685b      	ldr	r3, [r3, #4]
 8002bd6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002bda:	2b00      	cmp	r3, #0
 8002bdc:	d063      	beq.n	8002ca6 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002bde:	4b6a      	ldr	r3, [pc, #424]	@ (8002d88 <HAL_RCC_GetSysClockFreq+0x200>)
 8002be0:	685b      	ldr	r3, [r3, #4]
 8002be2:	099b      	lsrs	r3, r3, #6
 8002be4:	2200      	movs	r2, #0
 8002be6:	63bb      	str	r3, [r7, #56]	@ 0x38
 8002be8:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8002bea:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002bec:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002bf0:	633b      	str	r3, [r7, #48]	@ 0x30
 8002bf2:	2300      	movs	r3, #0
 8002bf4:	637b      	str	r3, [r7, #52]	@ 0x34
 8002bf6:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8002bfa:	4622      	mov	r2, r4
 8002bfc:	462b      	mov	r3, r5
 8002bfe:	f04f 0000 	mov.w	r0, #0
 8002c02:	f04f 0100 	mov.w	r1, #0
 8002c06:	0159      	lsls	r1, r3, #5
 8002c08:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002c0c:	0150      	lsls	r0, r2, #5
 8002c0e:	4602      	mov	r2, r0
 8002c10:	460b      	mov	r3, r1
 8002c12:	4621      	mov	r1, r4
 8002c14:	1a51      	subs	r1, r2, r1
 8002c16:	6139      	str	r1, [r7, #16]
 8002c18:	4629      	mov	r1, r5
 8002c1a:	eb63 0301 	sbc.w	r3, r3, r1
 8002c1e:	617b      	str	r3, [r7, #20]
 8002c20:	f04f 0200 	mov.w	r2, #0
 8002c24:	f04f 0300 	mov.w	r3, #0
 8002c28:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8002c2c:	4659      	mov	r1, fp
 8002c2e:	018b      	lsls	r3, r1, #6
 8002c30:	4651      	mov	r1, sl
 8002c32:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8002c36:	4651      	mov	r1, sl
 8002c38:	018a      	lsls	r2, r1, #6
 8002c3a:	4651      	mov	r1, sl
 8002c3c:	ebb2 0801 	subs.w	r8, r2, r1
 8002c40:	4659      	mov	r1, fp
 8002c42:	eb63 0901 	sbc.w	r9, r3, r1
 8002c46:	f04f 0200 	mov.w	r2, #0
 8002c4a:	f04f 0300 	mov.w	r3, #0
 8002c4e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8002c52:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8002c56:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8002c5a:	4690      	mov	r8, r2
 8002c5c:	4699      	mov	r9, r3
 8002c5e:	4623      	mov	r3, r4
 8002c60:	eb18 0303 	adds.w	r3, r8, r3
 8002c64:	60bb      	str	r3, [r7, #8]
 8002c66:	462b      	mov	r3, r5
 8002c68:	eb49 0303 	adc.w	r3, r9, r3
 8002c6c:	60fb      	str	r3, [r7, #12]
 8002c6e:	f04f 0200 	mov.w	r2, #0
 8002c72:	f04f 0300 	mov.w	r3, #0
 8002c76:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8002c7a:	4629      	mov	r1, r5
 8002c7c:	024b      	lsls	r3, r1, #9
 8002c7e:	4621      	mov	r1, r4
 8002c80:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8002c84:	4621      	mov	r1, r4
 8002c86:	024a      	lsls	r2, r1, #9
 8002c88:	4610      	mov	r0, r2
 8002c8a:	4619      	mov	r1, r3
 8002c8c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002c8e:	2200      	movs	r2, #0
 8002c90:	62bb      	str	r3, [r7, #40]	@ 0x28
 8002c92:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8002c94:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8002c98:	f7fd fcd6 	bl	8000648 <__aeabi_uldivmod>
 8002c9c:	4602      	mov	r2, r0
 8002c9e:	460b      	mov	r3, r1
 8002ca0:	4613      	mov	r3, r2
 8002ca2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8002ca4:	e058      	b.n	8002d58 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002ca6:	4b38      	ldr	r3, [pc, #224]	@ (8002d88 <HAL_RCC_GetSysClockFreq+0x200>)
 8002ca8:	685b      	ldr	r3, [r3, #4]
 8002caa:	099b      	lsrs	r3, r3, #6
 8002cac:	2200      	movs	r2, #0
 8002cae:	4618      	mov	r0, r3
 8002cb0:	4611      	mov	r1, r2
 8002cb2:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8002cb6:	623b      	str	r3, [r7, #32]
 8002cb8:	2300      	movs	r3, #0
 8002cba:	627b      	str	r3, [r7, #36]	@ 0x24
 8002cbc:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8002cc0:	4642      	mov	r2, r8
 8002cc2:	464b      	mov	r3, r9
 8002cc4:	f04f 0000 	mov.w	r0, #0
 8002cc8:	f04f 0100 	mov.w	r1, #0
 8002ccc:	0159      	lsls	r1, r3, #5
 8002cce:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002cd2:	0150      	lsls	r0, r2, #5
 8002cd4:	4602      	mov	r2, r0
 8002cd6:	460b      	mov	r3, r1
 8002cd8:	4641      	mov	r1, r8
 8002cda:	ebb2 0a01 	subs.w	sl, r2, r1
 8002cde:	4649      	mov	r1, r9
 8002ce0:	eb63 0b01 	sbc.w	fp, r3, r1
 8002ce4:	f04f 0200 	mov.w	r2, #0
 8002ce8:	f04f 0300 	mov.w	r3, #0
 8002cec:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8002cf0:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8002cf4:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8002cf8:	ebb2 040a 	subs.w	r4, r2, sl
 8002cfc:	eb63 050b 	sbc.w	r5, r3, fp
 8002d00:	f04f 0200 	mov.w	r2, #0
 8002d04:	f04f 0300 	mov.w	r3, #0
 8002d08:	00eb      	lsls	r3, r5, #3
 8002d0a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8002d0e:	00e2      	lsls	r2, r4, #3
 8002d10:	4614      	mov	r4, r2
 8002d12:	461d      	mov	r5, r3
 8002d14:	4643      	mov	r3, r8
 8002d16:	18e3      	adds	r3, r4, r3
 8002d18:	603b      	str	r3, [r7, #0]
 8002d1a:	464b      	mov	r3, r9
 8002d1c:	eb45 0303 	adc.w	r3, r5, r3
 8002d20:	607b      	str	r3, [r7, #4]
 8002d22:	f04f 0200 	mov.w	r2, #0
 8002d26:	f04f 0300 	mov.w	r3, #0
 8002d2a:	e9d7 4500 	ldrd	r4, r5, [r7]
 8002d2e:	4629      	mov	r1, r5
 8002d30:	028b      	lsls	r3, r1, #10
 8002d32:	4621      	mov	r1, r4
 8002d34:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8002d38:	4621      	mov	r1, r4
 8002d3a:	028a      	lsls	r2, r1, #10
 8002d3c:	4610      	mov	r0, r2
 8002d3e:	4619      	mov	r1, r3
 8002d40:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002d42:	2200      	movs	r2, #0
 8002d44:	61bb      	str	r3, [r7, #24]
 8002d46:	61fa      	str	r2, [r7, #28]
 8002d48:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002d4c:	f7fd fc7c 	bl	8000648 <__aeabi_uldivmod>
 8002d50:	4602      	mov	r2, r0
 8002d52:	460b      	mov	r3, r1
 8002d54:	4613      	mov	r3, r2
 8002d56:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8002d58:	4b0b      	ldr	r3, [pc, #44]	@ (8002d88 <HAL_RCC_GetSysClockFreq+0x200>)
 8002d5a:	685b      	ldr	r3, [r3, #4]
 8002d5c:	0c1b      	lsrs	r3, r3, #16
 8002d5e:	f003 0303 	and.w	r3, r3, #3
 8002d62:	3301      	adds	r3, #1
 8002d64:	005b      	lsls	r3, r3, #1
 8002d66:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8002d68:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8002d6a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002d6c:	fbb2 f3f3 	udiv	r3, r2, r3
 8002d70:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8002d72:	e002      	b.n	8002d7a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8002d74:	4b05      	ldr	r3, [pc, #20]	@ (8002d8c <HAL_RCC_GetSysClockFreq+0x204>)
 8002d76:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8002d78:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002d7a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8002d7c:	4618      	mov	r0, r3
 8002d7e:	3750      	adds	r7, #80	@ 0x50
 8002d80:	46bd      	mov	sp, r7
 8002d82:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002d86:	bf00      	nop
 8002d88:	40023800 	.word	0x40023800
 8002d8c:	00f42400 	.word	0x00f42400
 8002d90:	007a1200 	.word	0x007a1200

08002d94 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002d94:	b480      	push	{r7}
 8002d96:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002d98:	4b03      	ldr	r3, [pc, #12]	@ (8002da8 <HAL_RCC_GetHCLKFreq+0x14>)
 8002d9a:	681b      	ldr	r3, [r3, #0]
}
 8002d9c:	4618      	mov	r0, r3
 8002d9e:	46bd      	mov	sp, r7
 8002da0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002da4:	4770      	bx	lr
 8002da6:	bf00      	nop
 8002da8:	20000004 	.word	0x20000004

08002dac <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002dac:	b580      	push	{r7, lr}
 8002dae:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8002db0:	f7ff fff0 	bl	8002d94 <HAL_RCC_GetHCLKFreq>
 8002db4:	4602      	mov	r2, r0
 8002db6:	4b05      	ldr	r3, [pc, #20]	@ (8002dcc <HAL_RCC_GetPCLK1Freq+0x20>)
 8002db8:	689b      	ldr	r3, [r3, #8]
 8002dba:	0a9b      	lsrs	r3, r3, #10
 8002dbc:	f003 0307 	and.w	r3, r3, #7
 8002dc0:	4903      	ldr	r1, [pc, #12]	@ (8002dd0 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002dc2:	5ccb      	ldrb	r3, [r1, r3]
 8002dc4:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002dc8:	4618      	mov	r0, r3
 8002dca:	bd80      	pop	{r7, pc}
 8002dcc:	40023800 	.word	0x40023800
 8002dd0:	08007b98 	.word	0x08007b98

08002dd4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002dd4:	b580      	push	{r7, lr}
 8002dd6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8002dd8:	f7ff ffdc 	bl	8002d94 <HAL_RCC_GetHCLKFreq>
 8002ddc:	4602      	mov	r2, r0
 8002dde:	4b05      	ldr	r3, [pc, #20]	@ (8002df4 <HAL_RCC_GetPCLK2Freq+0x20>)
 8002de0:	689b      	ldr	r3, [r3, #8]
 8002de2:	0b5b      	lsrs	r3, r3, #13
 8002de4:	f003 0307 	and.w	r3, r3, #7
 8002de8:	4903      	ldr	r1, [pc, #12]	@ (8002df8 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002dea:	5ccb      	ldrb	r3, [r1, r3]
 8002dec:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002df0:	4618      	mov	r0, r3
 8002df2:	bd80      	pop	{r7, pc}
 8002df4:	40023800 	.word	0x40023800
 8002df8:	08007b98 	.word	0x08007b98

08002dfc <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8002dfc:	b480      	push	{r7}
 8002dfe:	b083      	sub	sp, #12
 8002e00:	af00      	add	r7, sp, #0
 8002e02:	6078      	str	r0, [r7, #4]
 8002e04:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8002e06:	687b      	ldr	r3, [r7, #4]
 8002e08:	220f      	movs	r2, #15
 8002e0a:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8002e0c:	4b12      	ldr	r3, [pc, #72]	@ (8002e58 <HAL_RCC_GetClockConfig+0x5c>)
 8002e0e:	689b      	ldr	r3, [r3, #8]
 8002e10:	f003 0203 	and.w	r2, r3, #3
 8002e14:	687b      	ldr	r3, [r7, #4]
 8002e16:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8002e18:	4b0f      	ldr	r3, [pc, #60]	@ (8002e58 <HAL_RCC_GetClockConfig+0x5c>)
 8002e1a:	689b      	ldr	r3, [r3, #8]
 8002e1c:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8002e20:	687b      	ldr	r3, [r7, #4]
 8002e22:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8002e24:	4b0c      	ldr	r3, [pc, #48]	@ (8002e58 <HAL_RCC_GetClockConfig+0x5c>)
 8002e26:	689b      	ldr	r3, [r3, #8]
 8002e28:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8002e2c:	687b      	ldr	r3, [r7, #4]
 8002e2e:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8002e30:	4b09      	ldr	r3, [pc, #36]	@ (8002e58 <HAL_RCC_GetClockConfig+0x5c>)
 8002e32:	689b      	ldr	r3, [r3, #8]
 8002e34:	08db      	lsrs	r3, r3, #3
 8002e36:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8002e3a:	687b      	ldr	r3, [r7, #4]
 8002e3c:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8002e3e:	4b07      	ldr	r3, [pc, #28]	@ (8002e5c <HAL_RCC_GetClockConfig+0x60>)
 8002e40:	681b      	ldr	r3, [r3, #0]
 8002e42:	f003 0207 	and.w	r2, r3, #7
 8002e46:	683b      	ldr	r3, [r7, #0]
 8002e48:	601a      	str	r2, [r3, #0]
}
 8002e4a:	bf00      	nop
 8002e4c:	370c      	adds	r7, #12
 8002e4e:	46bd      	mov	sp, r7
 8002e50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e54:	4770      	bx	lr
 8002e56:	bf00      	nop
 8002e58:	40023800 	.word	0x40023800
 8002e5c:	40023c00 	.word	0x40023c00

08002e60 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8002e60:	b580      	push	{r7, lr}
 8002e62:	b082      	sub	sp, #8
 8002e64:	af00      	add	r7, sp, #0
 8002e66:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8002e68:	687b      	ldr	r3, [r7, #4]
 8002e6a:	2b00      	cmp	r3, #0
 8002e6c:	d101      	bne.n	8002e72 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8002e6e:	2301      	movs	r3, #1
 8002e70:	e07b      	b.n	8002f6a <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8002e72:	687b      	ldr	r3, [r7, #4]
 8002e74:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002e76:	2b00      	cmp	r3, #0
 8002e78:	d108      	bne.n	8002e8c <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8002e7a:	687b      	ldr	r3, [r7, #4]
 8002e7c:	685b      	ldr	r3, [r3, #4]
 8002e7e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8002e82:	d009      	beq.n	8002e98 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8002e84:	687b      	ldr	r3, [r7, #4]
 8002e86:	2200      	movs	r2, #0
 8002e88:	61da      	str	r2, [r3, #28]
 8002e8a:	e005      	b.n	8002e98 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8002e8c:	687b      	ldr	r3, [r7, #4]
 8002e8e:	2200      	movs	r2, #0
 8002e90:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8002e92:	687b      	ldr	r3, [r7, #4]
 8002e94:	2200      	movs	r2, #0
 8002e96:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	2200      	movs	r2, #0
 8002e9c:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8002e9e:	687b      	ldr	r3, [r7, #4]
 8002ea0:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8002ea4:	b2db      	uxtb	r3, r3
 8002ea6:	2b00      	cmp	r3, #0
 8002ea8:	d106      	bne.n	8002eb8 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8002eaa:	687b      	ldr	r3, [r7, #4]
 8002eac:	2200      	movs	r2, #0
 8002eae:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8002eb2:	6878      	ldr	r0, [r7, #4]
 8002eb4:	f7fd ffec 	bl	8000e90 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8002eb8:	687b      	ldr	r3, [r7, #4]
 8002eba:	2202      	movs	r2, #2
 8002ebc:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8002ec0:	687b      	ldr	r3, [r7, #4]
 8002ec2:	681b      	ldr	r3, [r3, #0]
 8002ec4:	681a      	ldr	r2, [r3, #0]
 8002ec6:	687b      	ldr	r3, [r7, #4]
 8002ec8:	681b      	ldr	r3, [r3, #0]
 8002eca:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8002ece:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8002ed0:	687b      	ldr	r3, [r7, #4]
 8002ed2:	685b      	ldr	r3, [r3, #4]
 8002ed4:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	689b      	ldr	r3, [r3, #8]
 8002edc:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8002ee0:	431a      	orrs	r2, r3
 8002ee2:	687b      	ldr	r3, [r7, #4]
 8002ee4:	68db      	ldr	r3, [r3, #12]
 8002ee6:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002eea:	431a      	orrs	r2, r3
 8002eec:	687b      	ldr	r3, [r7, #4]
 8002eee:	691b      	ldr	r3, [r3, #16]
 8002ef0:	f003 0302 	and.w	r3, r3, #2
 8002ef4:	431a      	orrs	r2, r3
 8002ef6:	687b      	ldr	r3, [r7, #4]
 8002ef8:	695b      	ldr	r3, [r3, #20]
 8002efa:	f003 0301 	and.w	r3, r3, #1
 8002efe:	431a      	orrs	r2, r3
 8002f00:	687b      	ldr	r3, [r7, #4]
 8002f02:	699b      	ldr	r3, [r3, #24]
 8002f04:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002f08:	431a      	orrs	r2, r3
 8002f0a:	687b      	ldr	r3, [r7, #4]
 8002f0c:	69db      	ldr	r3, [r3, #28]
 8002f0e:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8002f12:	431a      	orrs	r2, r3
 8002f14:	687b      	ldr	r3, [r7, #4]
 8002f16:	6a1b      	ldr	r3, [r3, #32]
 8002f18:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002f1c:	ea42 0103 	orr.w	r1, r2, r3
 8002f20:	687b      	ldr	r3, [r7, #4]
 8002f22:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002f24:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	681b      	ldr	r3, [r3, #0]
 8002f2c:	430a      	orrs	r2, r1
 8002f2e:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8002f30:	687b      	ldr	r3, [r7, #4]
 8002f32:	699b      	ldr	r3, [r3, #24]
 8002f34:	0c1b      	lsrs	r3, r3, #16
 8002f36:	f003 0104 	and.w	r1, r3, #4
 8002f3a:	687b      	ldr	r3, [r7, #4]
 8002f3c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002f3e:	f003 0210 	and.w	r2, r3, #16
 8002f42:	687b      	ldr	r3, [r7, #4]
 8002f44:	681b      	ldr	r3, [r3, #0]
 8002f46:	430a      	orrs	r2, r1
 8002f48:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8002f4a:	687b      	ldr	r3, [r7, #4]
 8002f4c:	681b      	ldr	r3, [r3, #0]
 8002f4e:	69da      	ldr	r2, [r3, #28]
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	681b      	ldr	r3, [r3, #0]
 8002f54:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002f58:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8002f5a:	687b      	ldr	r3, [r7, #4]
 8002f5c:	2200      	movs	r2, #0
 8002f5e:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8002f60:	687b      	ldr	r3, [r7, #4]
 8002f62:	2201      	movs	r2, #1
 8002f64:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8002f68:	2300      	movs	r3, #0
}
 8002f6a:	4618      	mov	r0, r3
 8002f6c:	3708      	adds	r7, #8
 8002f6e:	46bd      	mov	sp, r7
 8002f70:	bd80      	pop	{r7, pc}

08002f72 <HAL_SPI_Transmit>:
  * @param  Size amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002f72:	b580      	push	{r7, lr}
 8002f74:	b088      	sub	sp, #32
 8002f76:	af00      	add	r7, sp, #0
 8002f78:	60f8      	str	r0, [r7, #12]
 8002f7a:	60b9      	str	r1, [r7, #8]
 8002f7c:	603b      	str	r3, [r7, #0]
 8002f7e:	4613      	mov	r3, r2
 8002f80:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8002f82:	f7fe fff3 	bl	8001f6c <HAL_GetTick>
 8002f86:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 8002f88:	88fb      	ldrh	r3, [r7, #6]
 8002f8a:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 8002f8c:	68fb      	ldr	r3, [r7, #12]
 8002f8e:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8002f92:	b2db      	uxtb	r3, r3
 8002f94:	2b01      	cmp	r3, #1
 8002f96:	d001      	beq.n	8002f9c <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 8002f98:	2302      	movs	r3, #2
 8002f9a:	e12a      	b.n	80031f2 <HAL_SPI_Transmit+0x280>
  }

  if ((pData == NULL) || (Size == 0U))
 8002f9c:	68bb      	ldr	r3, [r7, #8]
 8002f9e:	2b00      	cmp	r3, #0
 8002fa0:	d002      	beq.n	8002fa8 <HAL_SPI_Transmit+0x36>
 8002fa2:	88fb      	ldrh	r3, [r7, #6]
 8002fa4:	2b00      	cmp	r3, #0
 8002fa6:	d101      	bne.n	8002fac <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 8002fa8:	2301      	movs	r3, #1
 8002faa:	e122      	b.n	80031f2 <HAL_SPI_Transmit+0x280>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8002fac:	68fb      	ldr	r3, [r7, #12]
 8002fae:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8002fb2:	2b01      	cmp	r3, #1
 8002fb4:	d101      	bne.n	8002fba <HAL_SPI_Transmit+0x48>
 8002fb6:	2302      	movs	r3, #2
 8002fb8:	e11b      	b.n	80031f2 <HAL_SPI_Transmit+0x280>
 8002fba:	68fb      	ldr	r3, [r7, #12]
 8002fbc:	2201      	movs	r2, #1
 8002fbe:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8002fc2:	68fb      	ldr	r3, [r7, #12]
 8002fc4:	2203      	movs	r2, #3
 8002fc6:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8002fca:	68fb      	ldr	r3, [r7, #12]
 8002fcc:	2200      	movs	r2, #0
 8002fce:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8002fd0:	68fb      	ldr	r3, [r7, #12]
 8002fd2:	68ba      	ldr	r2, [r7, #8]
 8002fd4:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 8002fd6:	68fb      	ldr	r3, [r7, #12]
 8002fd8:	88fa      	ldrh	r2, [r7, #6]
 8002fda:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 8002fdc:	68fb      	ldr	r3, [r7, #12]
 8002fde:	88fa      	ldrh	r2, [r7, #6]
 8002fe0:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8002fe2:	68fb      	ldr	r3, [r7, #12]
 8002fe4:	2200      	movs	r2, #0
 8002fe6:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 8002fe8:	68fb      	ldr	r3, [r7, #12]
 8002fea:	2200      	movs	r2, #0
 8002fec:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 8002fee:	68fb      	ldr	r3, [r7, #12]
 8002ff0:	2200      	movs	r2, #0
 8002ff2:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 8002ff4:	68fb      	ldr	r3, [r7, #12]
 8002ff6:	2200      	movs	r2, #0
 8002ff8:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 8002ffa:	68fb      	ldr	r3, [r7, #12]
 8002ffc:	2200      	movs	r2, #0
 8002ffe:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003000:	68fb      	ldr	r3, [r7, #12]
 8003002:	689b      	ldr	r3, [r3, #8]
 8003004:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003008:	d10f      	bne.n	800302a <HAL_SPI_Transmit+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800300a:	68fb      	ldr	r3, [r7, #12]
 800300c:	681b      	ldr	r3, [r3, #0]
 800300e:	681a      	ldr	r2, [r3, #0]
 8003010:	68fb      	ldr	r3, [r7, #12]
 8003012:	681b      	ldr	r3, [r3, #0]
 8003014:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003018:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 800301a:	68fb      	ldr	r3, [r7, #12]
 800301c:	681b      	ldr	r3, [r3, #0]
 800301e:	681a      	ldr	r2, [r3, #0]
 8003020:	68fb      	ldr	r3, [r7, #12]
 8003022:	681b      	ldr	r3, [r3, #0]
 8003024:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8003028:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800302a:	68fb      	ldr	r3, [r7, #12]
 800302c:	681b      	ldr	r3, [r3, #0]
 800302e:	681b      	ldr	r3, [r3, #0]
 8003030:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003034:	2b40      	cmp	r3, #64	@ 0x40
 8003036:	d007      	beq.n	8003048 <HAL_SPI_Transmit+0xd6>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8003038:	68fb      	ldr	r3, [r7, #12]
 800303a:	681b      	ldr	r3, [r3, #0]
 800303c:	681a      	ldr	r2, [r3, #0]
 800303e:	68fb      	ldr	r3, [r7, #12]
 8003040:	681b      	ldr	r3, [r3, #0]
 8003042:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8003046:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8003048:	68fb      	ldr	r3, [r7, #12]
 800304a:	68db      	ldr	r3, [r3, #12]
 800304c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003050:	d152      	bne.n	80030f8 <HAL_SPI_Transmit+0x186>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003052:	68fb      	ldr	r3, [r7, #12]
 8003054:	685b      	ldr	r3, [r3, #4]
 8003056:	2b00      	cmp	r3, #0
 8003058:	d002      	beq.n	8003060 <HAL_SPI_Transmit+0xee>
 800305a:	8b7b      	ldrh	r3, [r7, #26]
 800305c:	2b01      	cmp	r3, #1
 800305e:	d145      	bne.n	80030ec <HAL_SPI_Transmit+0x17a>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8003060:	68fb      	ldr	r3, [r7, #12]
 8003062:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003064:	881a      	ldrh	r2, [r3, #0]
 8003066:	68fb      	ldr	r3, [r7, #12]
 8003068:	681b      	ldr	r3, [r3, #0]
 800306a:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800306c:	68fb      	ldr	r3, [r7, #12]
 800306e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003070:	1c9a      	adds	r2, r3, #2
 8003072:	68fb      	ldr	r3, [r7, #12]
 8003074:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8003076:	68fb      	ldr	r3, [r7, #12]
 8003078:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800307a:	b29b      	uxth	r3, r3
 800307c:	3b01      	subs	r3, #1
 800307e:	b29a      	uxth	r2, r3
 8003080:	68fb      	ldr	r3, [r7, #12]
 8003082:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8003084:	e032      	b.n	80030ec <HAL_SPI_Transmit+0x17a>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8003086:	68fb      	ldr	r3, [r7, #12]
 8003088:	681b      	ldr	r3, [r3, #0]
 800308a:	689b      	ldr	r3, [r3, #8]
 800308c:	f003 0302 	and.w	r3, r3, #2
 8003090:	2b02      	cmp	r3, #2
 8003092:	d112      	bne.n	80030ba <HAL_SPI_Transmit+0x148>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8003094:	68fb      	ldr	r3, [r7, #12]
 8003096:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003098:	881a      	ldrh	r2, [r3, #0]
 800309a:	68fb      	ldr	r3, [r7, #12]
 800309c:	681b      	ldr	r3, [r3, #0]
 800309e:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80030a0:	68fb      	ldr	r3, [r7, #12]
 80030a2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80030a4:	1c9a      	adds	r2, r3, #2
 80030a6:	68fb      	ldr	r3, [r7, #12]
 80030a8:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 80030aa:	68fb      	ldr	r3, [r7, #12]
 80030ac:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80030ae:	b29b      	uxth	r3, r3
 80030b0:	3b01      	subs	r3, #1
 80030b2:	b29a      	uxth	r2, r3
 80030b4:	68fb      	ldr	r3, [r7, #12]
 80030b6:	86da      	strh	r2, [r3, #54]	@ 0x36
 80030b8:	e018      	b.n	80030ec <HAL_SPI_Transmit+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80030ba:	f7fe ff57 	bl	8001f6c <HAL_GetTick>
 80030be:	4602      	mov	r2, r0
 80030c0:	69fb      	ldr	r3, [r7, #28]
 80030c2:	1ad3      	subs	r3, r2, r3
 80030c4:	683a      	ldr	r2, [r7, #0]
 80030c6:	429a      	cmp	r2, r3
 80030c8:	d803      	bhi.n	80030d2 <HAL_SPI_Transmit+0x160>
 80030ca:	683b      	ldr	r3, [r7, #0]
 80030cc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80030d0:	d102      	bne.n	80030d8 <HAL_SPI_Transmit+0x166>
 80030d2:	683b      	ldr	r3, [r7, #0]
 80030d4:	2b00      	cmp	r3, #0
 80030d6:	d109      	bne.n	80030ec <HAL_SPI_Transmit+0x17a>
        {
          hspi->State = HAL_SPI_STATE_READY;
 80030d8:	68fb      	ldr	r3, [r7, #12]
 80030da:	2201      	movs	r2, #1
 80030dc:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 80030e0:	68fb      	ldr	r3, [r7, #12]
 80030e2:	2200      	movs	r2, #0
 80030e4:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 80030e8:	2303      	movs	r3, #3
 80030ea:	e082      	b.n	80031f2 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 80030ec:	68fb      	ldr	r3, [r7, #12]
 80030ee:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80030f0:	b29b      	uxth	r3, r3
 80030f2:	2b00      	cmp	r3, #0
 80030f4:	d1c7      	bne.n	8003086 <HAL_SPI_Transmit+0x114>
 80030f6:	e053      	b.n	80031a0 <HAL_SPI_Transmit+0x22e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80030f8:	68fb      	ldr	r3, [r7, #12]
 80030fa:	685b      	ldr	r3, [r3, #4]
 80030fc:	2b00      	cmp	r3, #0
 80030fe:	d002      	beq.n	8003106 <HAL_SPI_Transmit+0x194>
 8003100:	8b7b      	ldrh	r3, [r7, #26]
 8003102:	2b01      	cmp	r3, #1
 8003104:	d147      	bne.n	8003196 <HAL_SPI_Transmit+0x224>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8003106:	68fb      	ldr	r3, [r7, #12]
 8003108:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800310a:	68fb      	ldr	r3, [r7, #12]
 800310c:	681b      	ldr	r3, [r3, #0]
 800310e:	330c      	adds	r3, #12
 8003110:	7812      	ldrb	r2, [r2, #0]
 8003112:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8003114:	68fb      	ldr	r3, [r7, #12]
 8003116:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003118:	1c5a      	adds	r2, r3, #1
 800311a:	68fb      	ldr	r3, [r7, #12]
 800311c:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 800311e:	68fb      	ldr	r3, [r7, #12]
 8003120:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003122:	b29b      	uxth	r3, r3
 8003124:	3b01      	subs	r3, #1
 8003126:	b29a      	uxth	r2, r3
 8003128:	68fb      	ldr	r3, [r7, #12]
 800312a:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 800312c:	e033      	b.n	8003196 <HAL_SPI_Transmit+0x224>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800312e:	68fb      	ldr	r3, [r7, #12]
 8003130:	681b      	ldr	r3, [r3, #0]
 8003132:	689b      	ldr	r3, [r3, #8]
 8003134:	f003 0302 	and.w	r3, r3, #2
 8003138:	2b02      	cmp	r3, #2
 800313a:	d113      	bne.n	8003164 <HAL_SPI_Transmit+0x1f2>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800313c:	68fb      	ldr	r3, [r7, #12]
 800313e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8003140:	68fb      	ldr	r3, [r7, #12]
 8003142:	681b      	ldr	r3, [r3, #0]
 8003144:	330c      	adds	r3, #12
 8003146:	7812      	ldrb	r2, [r2, #0]
 8003148:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 800314a:	68fb      	ldr	r3, [r7, #12]
 800314c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800314e:	1c5a      	adds	r2, r3, #1
 8003150:	68fb      	ldr	r3, [r7, #12]
 8003152:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8003154:	68fb      	ldr	r3, [r7, #12]
 8003156:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003158:	b29b      	uxth	r3, r3
 800315a:	3b01      	subs	r3, #1
 800315c:	b29a      	uxth	r2, r3
 800315e:	68fb      	ldr	r3, [r7, #12]
 8003160:	86da      	strh	r2, [r3, #54]	@ 0x36
 8003162:	e018      	b.n	8003196 <HAL_SPI_Transmit+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003164:	f7fe ff02 	bl	8001f6c <HAL_GetTick>
 8003168:	4602      	mov	r2, r0
 800316a:	69fb      	ldr	r3, [r7, #28]
 800316c:	1ad3      	subs	r3, r2, r3
 800316e:	683a      	ldr	r2, [r7, #0]
 8003170:	429a      	cmp	r2, r3
 8003172:	d803      	bhi.n	800317c <HAL_SPI_Transmit+0x20a>
 8003174:	683b      	ldr	r3, [r7, #0]
 8003176:	f1b3 3fff 	cmp.w	r3, #4294967295
 800317a:	d102      	bne.n	8003182 <HAL_SPI_Transmit+0x210>
 800317c:	683b      	ldr	r3, [r7, #0]
 800317e:	2b00      	cmp	r3, #0
 8003180:	d109      	bne.n	8003196 <HAL_SPI_Transmit+0x224>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8003182:	68fb      	ldr	r3, [r7, #12]
 8003184:	2201      	movs	r2, #1
 8003186:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 800318a:	68fb      	ldr	r3, [r7, #12]
 800318c:	2200      	movs	r2, #0
 800318e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8003192:	2303      	movs	r3, #3
 8003194:	e02d      	b.n	80031f2 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8003196:	68fb      	ldr	r3, [r7, #12]
 8003198:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800319a:	b29b      	uxth	r3, r3
 800319c:	2b00      	cmp	r3, #0
 800319e:	d1c6      	bne.n	800312e <HAL_SPI_Transmit+0x1bc>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80031a0:	69fa      	ldr	r2, [r7, #28]
 80031a2:	6839      	ldr	r1, [r7, #0]
 80031a4:	68f8      	ldr	r0, [r7, #12]
 80031a6:	f000 f8b1 	bl	800330c <SPI_EndRxTxTransaction>
 80031aa:	4603      	mov	r3, r0
 80031ac:	2b00      	cmp	r3, #0
 80031ae:	d002      	beq.n	80031b6 <HAL_SPI_Transmit+0x244>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80031b0:	68fb      	ldr	r3, [r7, #12]
 80031b2:	2220      	movs	r2, #32
 80031b4:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80031b6:	68fb      	ldr	r3, [r7, #12]
 80031b8:	689b      	ldr	r3, [r3, #8]
 80031ba:	2b00      	cmp	r3, #0
 80031bc:	d10a      	bne.n	80031d4 <HAL_SPI_Transmit+0x262>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80031be:	2300      	movs	r3, #0
 80031c0:	617b      	str	r3, [r7, #20]
 80031c2:	68fb      	ldr	r3, [r7, #12]
 80031c4:	681b      	ldr	r3, [r3, #0]
 80031c6:	68db      	ldr	r3, [r3, #12]
 80031c8:	617b      	str	r3, [r7, #20]
 80031ca:	68fb      	ldr	r3, [r7, #12]
 80031cc:	681b      	ldr	r3, [r3, #0]
 80031ce:	689b      	ldr	r3, [r3, #8]
 80031d0:	617b      	str	r3, [r7, #20]
 80031d2:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 80031d4:	68fb      	ldr	r3, [r7, #12]
 80031d6:	2201      	movs	r2, #1
 80031d8:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80031dc:	68fb      	ldr	r3, [r7, #12]
 80031de:	2200      	movs	r2, #0
 80031e0:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80031e4:	68fb      	ldr	r3, [r7, #12]
 80031e6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80031e8:	2b00      	cmp	r3, #0
 80031ea:	d001      	beq.n	80031f0 <HAL_SPI_Transmit+0x27e>
  {
    return HAL_ERROR;
 80031ec:	2301      	movs	r3, #1
 80031ee:	e000      	b.n	80031f2 <HAL_SPI_Transmit+0x280>
  }
  else
  {
    return HAL_OK;
 80031f0:	2300      	movs	r3, #0
  }
}
 80031f2:	4618      	mov	r0, r3
 80031f4:	3720      	adds	r7, #32
 80031f6:	46bd      	mov	sp, r7
 80031f8:	bd80      	pop	{r7, pc}
	...

080031fc <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80031fc:	b580      	push	{r7, lr}
 80031fe:	b088      	sub	sp, #32
 8003200:	af00      	add	r7, sp, #0
 8003202:	60f8      	str	r0, [r7, #12]
 8003204:	60b9      	str	r1, [r7, #8]
 8003206:	603b      	str	r3, [r7, #0]
 8003208:	4613      	mov	r3, r2
 800320a:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 800320c:	f7fe feae 	bl	8001f6c <HAL_GetTick>
 8003210:	4602      	mov	r2, r0
 8003212:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003214:	1a9b      	subs	r3, r3, r2
 8003216:	683a      	ldr	r2, [r7, #0]
 8003218:	4413      	add	r3, r2
 800321a:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 800321c:	f7fe fea6 	bl	8001f6c <HAL_GetTick>
 8003220:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8003222:	4b39      	ldr	r3, [pc, #228]	@ (8003308 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8003224:	681b      	ldr	r3, [r3, #0]
 8003226:	015b      	lsls	r3, r3, #5
 8003228:	0d1b      	lsrs	r3, r3, #20
 800322a:	69fa      	ldr	r2, [r7, #28]
 800322c:	fb02 f303 	mul.w	r3, r2, r3
 8003230:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8003232:	e055      	b.n	80032e0 <SPI_WaitFlagStateUntilTimeout+0xe4>
  {
    if (Timeout != HAL_MAX_DELAY)
 8003234:	683b      	ldr	r3, [r7, #0]
 8003236:	f1b3 3fff 	cmp.w	r3, #4294967295
 800323a:	d051      	beq.n	80032e0 <SPI_WaitFlagStateUntilTimeout+0xe4>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800323c:	f7fe fe96 	bl	8001f6c <HAL_GetTick>
 8003240:	4602      	mov	r2, r0
 8003242:	69bb      	ldr	r3, [r7, #24]
 8003244:	1ad3      	subs	r3, r2, r3
 8003246:	69fa      	ldr	r2, [r7, #28]
 8003248:	429a      	cmp	r2, r3
 800324a:	d902      	bls.n	8003252 <SPI_WaitFlagStateUntilTimeout+0x56>
 800324c:	69fb      	ldr	r3, [r7, #28]
 800324e:	2b00      	cmp	r3, #0
 8003250:	d13d      	bne.n	80032ce <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8003252:	68fb      	ldr	r3, [r7, #12]
 8003254:	681b      	ldr	r3, [r3, #0]
 8003256:	685a      	ldr	r2, [r3, #4]
 8003258:	68fb      	ldr	r3, [r7, #12]
 800325a:	681b      	ldr	r3, [r3, #0]
 800325c:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8003260:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003262:	68fb      	ldr	r3, [r7, #12]
 8003264:	685b      	ldr	r3, [r3, #4]
 8003266:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800326a:	d111      	bne.n	8003290 <SPI_WaitFlagStateUntilTimeout+0x94>
 800326c:	68fb      	ldr	r3, [r7, #12]
 800326e:	689b      	ldr	r3, [r3, #8]
 8003270:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003274:	d004      	beq.n	8003280 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8003276:	68fb      	ldr	r3, [r7, #12]
 8003278:	689b      	ldr	r3, [r3, #8]
 800327a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800327e:	d107      	bne.n	8003290 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8003280:	68fb      	ldr	r3, [r7, #12]
 8003282:	681b      	ldr	r3, [r3, #0]
 8003284:	681a      	ldr	r2, [r3, #0]
 8003286:	68fb      	ldr	r3, [r7, #12]
 8003288:	681b      	ldr	r3, [r3, #0]
 800328a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800328e:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8003290:	68fb      	ldr	r3, [r7, #12]
 8003292:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003294:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003298:	d10f      	bne.n	80032ba <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800329a:	68fb      	ldr	r3, [r7, #12]
 800329c:	681b      	ldr	r3, [r3, #0]
 800329e:	681a      	ldr	r2, [r3, #0]
 80032a0:	68fb      	ldr	r3, [r7, #12]
 80032a2:	681b      	ldr	r3, [r3, #0]
 80032a4:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80032a8:	601a      	str	r2, [r3, #0]
 80032aa:	68fb      	ldr	r3, [r7, #12]
 80032ac:	681b      	ldr	r3, [r3, #0]
 80032ae:	681a      	ldr	r2, [r3, #0]
 80032b0:	68fb      	ldr	r3, [r7, #12]
 80032b2:	681b      	ldr	r3, [r3, #0]
 80032b4:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80032b8:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80032ba:	68fb      	ldr	r3, [r7, #12]
 80032bc:	2201      	movs	r2, #1
 80032be:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80032c2:	68fb      	ldr	r3, [r7, #12]
 80032c4:	2200      	movs	r2, #0
 80032c6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 80032ca:	2303      	movs	r3, #3
 80032cc:	e018      	b.n	8003300 <SPI_WaitFlagStateUntilTimeout+0x104>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80032ce:	697b      	ldr	r3, [r7, #20]
 80032d0:	2b00      	cmp	r3, #0
 80032d2:	d102      	bne.n	80032da <SPI_WaitFlagStateUntilTimeout+0xde>
      {
        tmp_timeout = 0U;
 80032d4:	2300      	movs	r3, #0
 80032d6:	61fb      	str	r3, [r7, #28]
 80032d8:	e002      	b.n	80032e0 <SPI_WaitFlagStateUntilTimeout+0xe4>
      }
      else
      {
        count--;
 80032da:	697b      	ldr	r3, [r7, #20]
 80032dc:	3b01      	subs	r3, #1
 80032de:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80032e0:	68fb      	ldr	r3, [r7, #12]
 80032e2:	681b      	ldr	r3, [r3, #0]
 80032e4:	689a      	ldr	r2, [r3, #8]
 80032e6:	68bb      	ldr	r3, [r7, #8]
 80032e8:	4013      	ands	r3, r2
 80032ea:	68ba      	ldr	r2, [r7, #8]
 80032ec:	429a      	cmp	r2, r3
 80032ee:	bf0c      	ite	eq
 80032f0:	2301      	moveq	r3, #1
 80032f2:	2300      	movne	r3, #0
 80032f4:	b2db      	uxtb	r3, r3
 80032f6:	461a      	mov	r2, r3
 80032f8:	79fb      	ldrb	r3, [r7, #7]
 80032fa:	429a      	cmp	r2, r3
 80032fc:	d19a      	bne.n	8003234 <SPI_WaitFlagStateUntilTimeout+0x38>
      }
    }
  }

  return HAL_OK;
 80032fe:	2300      	movs	r3, #0
}
 8003300:	4618      	mov	r0, r3
 8003302:	3720      	adds	r7, #32
 8003304:	46bd      	mov	sp, r7
 8003306:	bd80      	pop	{r7, pc}
 8003308:	20000004 	.word	0x20000004

0800330c <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800330c:	b580      	push	{r7, lr}
 800330e:	b088      	sub	sp, #32
 8003310:	af02      	add	r7, sp, #8
 8003312:	60f8      	str	r0, [r7, #12]
 8003314:	60b9      	str	r1, [r7, #8]
 8003316:	607a      	str	r2, [r7, #4]
  __IO uint32_t count;

  /* Wait until TXE flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	9300      	str	r3, [sp, #0]
 800331c:	68bb      	ldr	r3, [r7, #8]
 800331e:	2201      	movs	r2, #1
 8003320:	2102      	movs	r1, #2
 8003322:	68f8      	ldr	r0, [r7, #12]
 8003324:	f7ff ff6a 	bl	80031fc <SPI_WaitFlagStateUntilTimeout>
 8003328:	4603      	mov	r3, r0
 800332a:	2b00      	cmp	r3, #0
 800332c:	d007      	beq.n	800333e <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800332e:	68fb      	ldr	r3, [r7, #12]
 8003330:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003332:	f043 0220 	orr.w	r2, r3, #32
 8003336:	68fb      	ldr	r3, [r7, #12]
 8003338:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 800333a:	2303      	movs	r3, #3
 800333c:	e032      	b.n	80033a4 <SPI_EndRxTxTransaction+0x98>
  }

  /* Timeout in us */
  count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 800333e:	4b1b      	ldr	r3, [pc, #108]	@ (80033ac <SPI_EndRxTxTransaction+0xa0>)
 8003340:	681b      	ldr	r3, [r3, #0]
 8003342:	4a1b      	ldr	r2, [pc, #108]	@ (80033b0 <SPI_EndRxTxTransaction+0xa4>)
 8003344:	fba2 2303 	umull	r2, r3, r2, r3
 8003348:	0d5b      	lsrs	r3, r3, #21
 800334a:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800334e:	fb02 f303 	mul.w	r3, r2, r3
 8003352:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8003354:	68fb      	ldr	r3, [r7, #12]
 8003356:	685b      	ldr	r3, [r3, #4]
 8003358:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800335c:	d112      	bne.n	8003384 <SPI_EndRxTxTransaction+0x78>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800335e:	687b      	ldr	r3, [r7, #4]
 8003360:	9300      	str	r3, [sp, #0]
 8003362:	68bb      	ldr	r3, [r7, #8]
 8003364:	2200      	movs	r2, #0
 8003366:	2180      	movs	r1, #128	@ 0x80
 8003368:	68f8      	ldr	r0, [r7, #12]
 800336a:	f7ff ff47 	bl	80031fc <SPI_WaitFlagStateUntilTimeout>
 800336e:	4603      	mov	r3, r0
 8003370:	2b00      	cmp	r3, #0
 8003372:	d016      	beq.n	80033a2 <SPI_EndRxTxTransaction+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003374:	68fb      	ldr	r3, [r7, #12]
 8003376:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003378:	f043 0220 	orr.w	r2, r3, #32
 800337c:	68fb      	ldr	r3, [r7, #12]
 800337e:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8003380:	2303      	movs	r3, #3
 8003382:	e00f      	b.n	80033a4 <SPI_EndRxTxTransaction+0x98>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8003384:	697b      	ldr	r3, [r7, #20]
 8003386:	2b00      	cmp	r3, #0
 8003388:	d00a      	beq.n	80033a0 <SPI_EndRxTxTransaction+0x94>
      {
        break;
      }
      count--;
 800338a:	697b      	ldr	r3, [r7, #20]
 800338c:	3b01      	subs	r3, #1
 800338e:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8003390:	68fb      	ldr	r3, [r7, #12]
 8003392:	681b      	ldr	r3, [r3, #0]
 8003394:	689b      	ldr	r3, [r3, #8]
 8003396:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800339a:	2b80      	cmp	r3, #128	@ 0x80
 800339c:	d0f2      	beq.n	8003384 <SPI_EndRxTxTransaction+0x78>
 800339e:	e000      	b.n	80033a2 <SPI_EndRxTxTransaction+0x96>
        break;
 80033a0:	bf00      	nop
  }

  return HAL_OK;
 80033a2:	2300      	movs	r3, #0
}
 80033a4:	4618      	mov	r0, r3
 80033a6:	3718      	adds	r7, #24
 80033a8:	46bd      	mov	sp, r7
 80033aa:	bd80      	pop	{r7, pc}
 80033ac:	20000004 	.word	0x20000004
 80033b0:	165e9f81 	.word	0x165e9f81

080033b4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80033b4:	b580      	push	{r7, lr}
 80033b6:	b082      	sub	sp, #8
 80033b8:	af00      	add	r7, sp, #0
 80033ba:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80033bc:	687b      	ldr	r3, [r7, #4]
 80033be:	2b00      	cmp	r3, #0
 80033c0:	d101      	bne.n	80033c6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80033c2:	2301      	movs	r3, #1
 80033c4:	e041      	b.n	800344a <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80033c6:	687b      	ldr	r3, [r7, #4]
 80033c8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80033cc:	b2db      	uxtb	r3, r3
 80033ce:	2b00      	cmp	r3, #0
 80033d0:	d106      	bne.n	80033e0 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80033d2:	687b      	ldr	r3, [r7, #4]
 80033d4:	2200      	movs	r2, #0
 80033d6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80033da:	6878      	ldr	r0, [r7, #4]
 80033dc:	f000 f839 	bl	8003452 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80033e0:	687b      	ldr	r3, [r7, #4]
 80033e2:	2202      	movs	r2, #2
 80033e4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80033e8:	687b      	ldr	r3, [r7, #4]
 80033ea:	681a      	ldr	r2, [r3, #0]
 80033ec:	687b      	ldr	r3, [r7, #4]
 80033ee:	3304      	adds	r3, #4
 80033f0:	4619      	mov	r1, r3
 80033f2:	4610      	mov	r0, r2
 80033f4:	f000 f9b2 	bl	800375c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	2201      	movs	r2, #1
 80033fc:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	2201      	movs	r2, #1
 8003404:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003408:	687b      	ldr	r3, [r7, #4]
 800340a:	2201      	movs	r2, #1
 800340c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003410:	687b      	ldr	r3, [r7, #4]
 8003412:	2201      	movs	r2, #1
 8003414:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	2201      	movs	r2, #1
 800341c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003420:	687b      	ldr	r3, [r7, #4]
 8003422:	2201      	movs	r2, #1
 8003424:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	2201      	movs	r2, #1
 800342c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8003430:	687b      	ldr	r3, [r7, #4]
 8003432:	2201      	movs	r2, #1
 8003434:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003438:	687b      	ldr	r3, [r7, #4]
 800343a:	2201      	movs	r2, #1
 800343c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	2201      	movs	r2, #1
 8003444:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8003448:	2300      	movs	r3, #0
}
 800344a:	4618      	mov	r0, r3
 800344c:	3708      	adds	r7, #8
 800344e:	46bd      	mov	sp, r7
 8003450:	bd80      	pop	{r7, pc}

08003452 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8003452:	b480      	push	{r7}
 8003454:	b083      	sub	sp, #12
 8003456:	af00      	add	r7, sp, #0
 8003458:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 800345a:	bf00      	nop
 800345c:	370c      	adds	r7, #12
 800345e:	46bd      	mov	sp, r7
 8003460:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003464:	4770      	bx	lr
	...

08003468 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8003468:	b480      	push	{r7}
 800346a:	b085      	sub	sp, #20
 800346c:	af00      	add	r7, sp, #0
 800346e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8003470:	687b      	ldr	r3, [r7, #4]
 8003472:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003476:	b2db      	uxtb	r3, r3
 8003478:	2b01      	cmp	r3, #1
 800347a:	d001      	beq.n	8003480 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800347c:	2301      	movs	r3, #1
 800347e:	e044      	b.n	800350a <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	2202      	movs	r2, #2
 8003484:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8003488:	687b      	ldr	r3, [r7, #4]
 800348a:	681b      	ldr	r3, [r3, #0]
 800348c:	68da      	ldr	r2, [r3, #12]
 800348e:	687b      	ldr	r3, [r7, #4]
 8003490:	681b      	ldr	r3, [r3, #0]
 8003492:	f042 0201 	orr.w	r2, r2, #1
 8003496:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003498:	687b      	ldr	r3, [r7, #4]
 800349a:	681b      	ldr	r3, [r3, #0]
 800349c:	4a1e      	ldr	r2, [pc, #120]	@ (8003518 <HAL_TIM_Base_Start_IT+0xb0>)
 800349e:	4293      	cmp	r3, r2
 80034a0:	d018      	beq.n	80034d4 <HAL_TIM_Base_Start_IT+0x6c>
 80034a2:	687b      	ldr	r3, [r7, #4]
 80034a4:	681b      	ldr	r3, [r3, #0]
 80034a6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80034aa:	d013      	beq.n	80034d4 <HAL_TIM_Base_Start_IT+0x6c>
 80034ac:	687b      	ldr	r3, [r7, #4]
 80034ae:	681b      	ldr	r3, [r3, #0]
 80034b0:	4a1a      	ldr	r2, [pc, #104]	@ (800351c <HAL_TIM_Base_Start_IT+0xb4>)
 80034b2:	4293      	cmp	r3, r2
 80034b4:	d00e      	beq.n	80034d4 <HAL_TIM_Base_Start_IT+0x6c>
 80034b6:	687b      	ldr	r3, [r7, #4]
 80034b8:	681b      	ldr	r3, [r3, #0]
 80034ba:	4a19      	ldr	r2, [pc, #100]	@ (8003520 <HAL_TIM_Base_Start_IT+0xb8>)
 80034bc:	4293      	cmp	r3, r2
 80034be:	d009      	beq.n	80034d4 <HAL_TIM_Base_Start_IT+0x6c>
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	681b      	ldr	r3, [r3, #0]
 80034c4:	4a17      	ldr	r2, [pc, #92]	@ (8003524 <HAL_TIM_Base_Start_IT+0xbc>)
 80034c6:	4293      	cmp	r3, r2
 80034c8:	d004      	beq.n	80034d4 <HAL_TIM_Base_Start_IT+0x6c>
 80034ca:	687b      	ldr	r3, [r7, #4]
 80034cc:	681b      	ldr	r3, [r3, #0]
 80034ce:	4a16      	ldr	r2, [pc, #88]	@ (8003528 <HAL_TIM_Base_Start_IT+0xc0>)
 80034d0:	4293      	cmp	r3, r2
 80034d2:	d111      	bne.n	80034f8 <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80034d4:	687b      	ldr	r3, [r7, #4]
 80034d6:	681b      	ldr	r3, [r3, #0]
 80034d8:	689b      	ldr	r3, [r3, #8]
 80034da:	f003 0307 	and.w	r3, r3, #7
 80034de:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80034e0:	68fb      	ldr	r3, [r7, #12]
 80034e2:	2b06      	cmp	r3, #6
 80034e4:	d010      	beq.n	8003508 <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 80034e6:	687b      	ldr	r3, [r7, #4]
 80034e8:	681b      	ldr	r3, [r3, #0]
 80034ea:	681a      	ldr	r2, [r3, #0]
 80034ec:	687b      	ldr	r3, [r7, #4]
 80034ee:	681b      	ldr	r3, [r3, #0]
 80034f0:	f042 0201 	orr.w	r2, r2, #1
 80034f4:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80034f6:	e007      	b.n	8003508 <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	681b      	ldr	r3, [r3, #0]
 80034fc:	681a      	ldr	r2, [r3, #0]
 80034fe:	687b      	ldr	r3, [r7, #4]
 8003500:	681b      	ldr	r3, [r3, #0]
 8003502:	f042 0201 	orr.w	r2, r2, #1
 8003506:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003508:	2300      	movs	r3, #0
}
 800350a:	4618      	mov	r0, r3
 800350c:	3714      	adds	r7, #20
 800350e:	46bd      	mov	sp, r7
 8003510:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003514:	4770      	bx	lr
 8003516:	bf00      	nop
 8003518:	40010000 	.word	0x40010000
 800351c:	40000400 	.word	0x40000400
 8003520:	40000800 	.word	0x40000800
 8003524:	40000c00 	.word	0x40000c00
 8003528:	40014000 	.word	0x40014000

0800352c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800352c:	b580      	push	{r7, lr}
 800352e:	b084      	sub	sp, #16
 8003530:	af00      	add	r7, sp, #0
 8003532:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	681b      	ldr	r3, [r3, #0]
 8003538:	68db      	ldr	r3, [r3, #12]
 800353a:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800353c:	687b      	ldr	r3, [r7, #4]
 800353e:	681b      	ldr	r3, [r3, #0]
 8003540:	691b      	ldr	r3, [r3, #16]
 8003542:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8003544:	68bb      	ldr	r3, [r7, #8]
 8003546:	f003 0302 	and.w	r3, r3, #2
 800354a:	2b00      	cmp	r3, #0
 800354c:	d020      	beq.n	8003590 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800354e:	68fb      	ldr	r3, [r7, #12]
 8003550:	f003 0302 	and.w	r3, r3, #2
 8003554:	2b00      	cmp	r3, #0
 8003556:	d01b      	beq.n	8003590 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8003558:	687b      	ldr	r3, [r7, #4]
 800355a:	681b      	ldr	r3, [r3, #0]
 800355c:	f06f 0202 	mvn.w	r2, #2
 8003560:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8003562:	687b      	ldr	r3, [r7, #4]
 8003564:	2201      	movs	r2, #1
 8003566:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8003568:	687b      	ldr	r3, [r7, #4]
 800356a:	681b      	ldr	r3, [r3, #0]
 800356c:	699b      	ldr	r3, [r3, #24]
 800356e:	f003 0303 	and.w	r3, r3, #3
 8003572:	2b00      	cmp	r3, #0
 8003574:	d003      	beq.n	800357e <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8003576:	6878      	ldr	r0, [r7, #4]
 8003578:	f000 f8d2 	bl	8003720 <HAL_TIM_IC_CaptureCallback>
 800357c:	e005      	b.n	800358a <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800357e:	6878      	ldr	r0, [r7, #4]
 8003580:	f000 f8c4 	bl	800370c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003584:	6878      	ldr	r0, [r7, #4]
 8003586:	f000 f8d5 	bl	8003734 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800358a:	687b      	ldr	r3, [r7, #4]
 800358c:	2200      	movs	r2, #0
 800358e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8003590:	68bb      	ldr	r3, [r7, #8]
 8003592:	f003 0304 	and.w	r3, r3, #4
 8003596:	2b00      	cmp	r3, #0
 8003598:	d020      	beq.n	80035dc <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800359a:	68fb      	ldr	r3, [r7, #12]
 800359c:	f003 0304 	and.w	r3, r3, #4
 80035a0:	2b00      	cmp	r3, #0
 80035a2:	d01b      	beq.n	80035dc <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80035a4:	687b      	ldr	r3, [r7, #4]
 80035a6:	681b      	ldr	r3, [r3, #0]
 80035a8:	f06f 0204 	mvn.w	r2, #4
 80035ac:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80035ae:	687b      	ldr	r3, [r7, #4]
 80035b0:	2202      	movs	r2, #2
 80035b2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80035b4:	687b      	ldr	r3, [r7, #4]
 80035b6:	681b      	ldr	r3, [r3, #0]
 80035b8:	699b      	ldr	r3, [r3, #24]
 80035ba:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80035be:	2b00      	cmp	r3, #0
 80035c0:	d003      	beq.n	80035ca <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80035c2:	6878      	ldr	r0, [r7, #4]
 80035c4:	f000 f8ac 	bl	8003720 <HAL_TIM_IC_CaptureCallback>
 80035c8:	e005      	b.n	80035d6 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80035ca:	6878      	ldr	r0, [r7, #4]
 80035cc:	f000 f89e 	bl	800370c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80035d0:	6878      	ldr	r0, [r7, #4]
 80035d2:	f000 f8af 	bl	8003734 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80035d6:	687b      	ldr	r3, [r7, #4]
 80035d8:	2200      	movs	r2, #0
 80035da:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80035dc:	68bb      	ldr	r3, [r7, #8]
 80035de:	f003 0308 	and.w	r3, r3, #8
 80035e2:	2b00      	cmp	r3, #0
 80035e4:	d020      	beq.n	8003628 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80035e6:	68fb      	ldr	r3, [r7, #12]
 80035e8:	f003 0308 	and.w	r3, r3, #8
 80035ec:	2b00      	cmp	r3, #0
 80035ee:	d01b      	beq.n	8003628 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	681b      	ldr	r3, [r3, #0]
 80035f4:	f06f 0208 	mvn.w	r2, #8
 80035f8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80035fa:	687b      	ldr	r3, [r7, #4]
 80035fc:	2204      	movs	r2, #4
 80035fe:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8003600:	687b      	ldr	r3, [r7, #4]
 8003602:	681b      	ldr	r3, [r3, #0]
 8003604:	69db      	ldr	r3, [r3, #28]
 8003606:	f003 0303 	and.w	r3, r3, #3
 800360a:	2b00      	cmp	r3, #0
 800360c:	d003      	beq.n	8003616 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800360e:	6878      	ldr	r0, [r7, #4]
 8003610:	f000 f886 	bl	8003720 <HAL_TIM_IC_CaptureCallback>
 8003614:	e005      	b.n	8003622 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003616:	6878      	ldr	r0, [r7, #4]
 8003618:	f000 f878 	bl	800370c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800361c:	6878      	ldr	r0, [r7, #4]
 800361e:	f000 f889 	bl	8003734 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003622:	687b      	ldr	r3, [r7, #4]
 8003624:	2200      	movs	r2, #0
 8003626:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8003628:	68bb      	ldr	r3, [r7, #8]
 800362a:	f003 0310 	and.w	r3, r3, #16
 800362e:	2b00      	cmp	r3, #0
 8003630:	d020      	beq.n	8003674 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8003632:	68fb      	ldr	r3, [r7, #12]
 8003634:	f003 0310 	and.w	r3, r3, #16
 8003638:	2b00      	cmp	r3, #0
 800363a:	d01b      	beq.n	8003674 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800363c:	687b      	ldr	r3, [r7, #4]
 800363e:	681b      	ldr	r3, [r3, #0]
 8003640:	f06f 0210 	mvn.w	r2, #16
 8003644:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8003646:	687b      	ldr	r3, [r7, #4]
 8003648:	2208      	movs	r2, #8
 800364a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800364c:	687b      	ldr	r3, [r7, #4]
 800364e:	681b      	ldr	r3, [r3, #0]
 8003650:	69db      	ldr	r3, [r3, #28]
 8003652:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003656:	2b00      	cmp	r3, #0
 8003658:	d003      	beq.n	8003662 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800365a:	6878      	ldr	r0, [r7, #4]
 800365c:	f000 f860 	bl	8003720 <HAL_TIM_IC_CaptureCallback>
 8003660:	e005      	b.n	800366e <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003662:	6878      	ldr	r0, [r7, #4]
 8003664:	f000 f852 	bl	800370c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003668:	6878      	ldr	r0, [r7, #4]
 800366a:	f000 f863 	bl	8003734 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800366e:	687b      	ldr	r3, [r7, #4]
 8003670:	2200      	movs	r2, #0
 8003672:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8003674:	68bb      	ldr	r3, [r7, #8]
 8003676:	f003 0301 	and.w	r3, r3, #1
 800367a:	2b00      	cmp	r3, #0
 800367c:	d00c      	beq.n	8003698 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800367e:	68fb      	ldr	r3, [r7, #12]
 8003680:	f003 0301 	and.w	r3, r3, #1
 8003684:	2b00      	cmp	r3, #0
 8003686:	d007      	beq.n	8003698 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	681b      	ldr	r3, [r3, #0]
 800368c:	f06f 0201 	mvn.w	r2, #1
 8003690:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8003692:	6878      	ldr	r0, [r7, #4]
 8003694:	f7fd fbb4 	bl	8000e00 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8003698:	68bb      	ldr	r3, [r7, #8]
 800369a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800369e:	2b00      	cmp	r3, #0
 80036a0:	d00c      	beq.n	80036bc <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80036a2:	68fb      	ldr	r3, [r7, #12]
 80036a4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80036a8:	2b00      	cmp	r3, #0
 80036aa:	d007      	beq.n	80036bc <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 80036ac:	687b      	ldr	r3, [r7, #4]
 80036ae:	681b      	ldr	r3, [r3, #0]
 80036b0:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 80036b4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80036b6:	6878      	ldr	r0, [r7, #4]
 80036b8:	f000 f8e0 	bl	800387c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80036bc:	68bb      	ldr	r3, [r7, #8]
 80036be:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80036c2:	2b00      	cmp	r3, #0
 80036c4:	d00c      	beq.n	80036e0 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80036c6:	68fb      	ldr	r3, [r7, #12]
 80036c8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80036cc:	2b00      	cmp	r3, #0
 80036ce:	d007      	beq.n	80036e0 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	681b      	ldr	r3, [r3, #0]
 80036d4:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 80036d8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80036da:	6878      	ldr	r0, [r7, #4]
 80036dc:	f000 f834 	bl	8003748 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80036e0:	68bb      	ldr	r3, [r7, #8]
 80036e2:	f003 0320 	and.w	r3, r3, #32
 80036e6:	2b00      	cmp	r3, #0
 80036e8:	d00c      	beq.n	8003704 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80036ea:	68fb      	ldr	r3, [r7, #12]
 80036ec:	f003 0320 	and.w	r3, r3, #32
 80036f0:	2b00      	cmp	r3, #0
 80036f2:	d007      	beq.n	8003704 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80036f4:	687b      	ldr	r3, [r7, #4]
 80036f6:	681b      	ldr	r3, [r3, #0]
 80036f8:	f06f 0220 	mvn.w	r2, #32
 80036fc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80036fe:	6878      	ldr	r0, [r7, #4]
 8003700:	f000 f8b2 	bl	8003868 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8003704:	bf00      	nop
 8003706:	3710      	adds	r7, #16
 8003708:	46bd      	mov	sp, r7
 800370a:	bd80      	pop	{r7, pc}

0800370c <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800370c:	b480      	push	{r7}
 800370e:	b083      	sub	sp, #12
 8003710:	af00      	add	r7, sp, #0
 8003712:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8003714:	bf00      	nop
 8003716:	370c      	adds	r7, #12
 8003718:	46bd      	mov	sp, r7
 800371a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800371e:	4770      	bx	lr

08003720 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8003720:	b480      	push	{r7}
 8003722:	b083      	sub	sp, #12
 8003724:	af00      	add	r7, sp, #0
 8003726:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8003728:	bf00      	nop
 800372a:	370c      	adds	r7, #12
 800372c:	46bd      	mov	sp, r7
 800372e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003732:	4770      	bx	lr

08003734 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8003734:	b480      	push	{r7}
 8003736:	b083      	sub	sp, #12
 8003738:	af00      	add	r7, sp, #0
 800373a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800373c:	bf00      	nop
 800373e:	370c      	adds	r7, #12
 8003740:	46bd      	mov	sp, r7
 8003742:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003746:	4770      	bx	lr

08003748 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8003748:	b480      	push	{r7}
 800374a:	b083      	sub	sp, #12
 800374c:	af00      	add	r7, sp, #0
 800374e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8003750:	bf00      	nop
 8003752:	370c      	adds	r7, #12
 8003754:	46bd      	mov	sp, r7
 8003756:	f85d 7b04 	ldr.w	r7, [sp], #4
 800375a:	4770      	bx	lr

0800375c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800375c:	b480      	push	{r7}
 800375e:	b085      	sub	sp, #20
 8003760:	af00      	add	r7, sp, #0
 8003762:	6078      	str	r0, [r7, #4]
 8003764:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003766:	687b      	ldr	r3, [r7, #4]
 8003768:	681b      	ldr	r3, [r3, #0]
 800376a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800376c:	687b      	ldr	r3, [r7, #4]
 800376e:	4a37      	ldr	r2, [pc, #220]	@ (800384c <TIM_Base_SetConfig+0xf0>)
 8003770:	4293      	cmp	r3, r2
 8003772:	d00f      	beq.n	8003794 <TIM_Base_SetConfig+0x38>
 8003774:	687b      	ldr	r3, [r7, #4]
 8003776:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800377a:	d00b      	beq.n	8003794 <TIM_Base_SetConfig+0x38>
 800377c:	687b      	ldr	r3, [r7, #4]
 800377e:	4a34      	ldr	r2, [pc, #208]	@ (8003850 <TIM_Base_SetConfig+0xf4>)
 8003780:	4293      	cmp	r3, r2
 8003782:	d007      	beq.n	8003794 <TIM_Base_SetConfig+0x38>
 8003784:	687b      	ldr	r3, [r7, #4]
 8003786:	4a33      	ldr	r2, [pc, #204]	@ (8003854 <TIM_Base_SetConfig+0xf8>)
 8003788:	4293      	cmp	r3, r2
 800378a:	d003      	beq.n	8003794 <TIM_Base_SetConfig+0x38>
 800378c:	687b      	ldr	r3, [r7, #4]
 800378e:	4a32      	ldr	r2, [pc, #200]	@ (8003858 <TIM_Base_SetConfig+0xfc>)
 8003790:	4293      	cmp	r3, r2
 8003792:	d108      	bne.n	80037a6 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003794:	68fb      	ldr	r3, [r7, #12]
 8003796:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800379a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800379c:	683b      	ldr	r3, [r7, #0]
 800379e:	685b      	ldr	r3, [r3, #4]
 80037a0:	68fa      	ldr	r2, [r7, #12]
 80037a2:	4313      	orrs	r3, r2
 80037a4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80037a6:	687b      	ldr	r3, [r7, #4]
 80037a8:	4a28      	ldr	r2, [pc, #160]	@ (800384c <TIM_Base_SetConfig+0xf0>)
 80037aa:	4293      	cmp	r3, r2
 80037ac:	d01b      	beq.n	80037e6 <TIM_Base_SetConfig+0x8a>
 80037ae:	687b      	ldr	r3, [r7, #4]
 80037b0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80037b4:	d017      	beq.n	80037e6 <TIM_Base_SetConfig+0x8a>
 80037b6:	687b      	ldr	r3, [r7, #4]
 80037b8:	4a25      	ldr	r2, [pc, #148]	@ (8003850 <TIM_Base_SetConfig+0xf4>)
 80037ba:	4293      	cmp	r3, r2
 80037bc:	d013      	beq.n	80037e6 <TIM_Base_SetConfig+0x8a>
 80037be:	687b      	ldr	r3, [r7, #4]
 80037c0:	4a24      	ldr	r2, [pc, #144]	@ (8003854 <TIM_Base_SetConfig+0xf8>)
 80037c2:	4293      	cmp	r3, r2
 80037c4:	d00f      	beq.n	80037e6 <TIM_Base_SetConfig+0x8a>
 80037c6:	687b      	ldr	r3, [r7, #4]
 80037c8:	4a23      	ldr	r2, [pc, #140]	@ (8003858 <TIM_Base_SetConfig+0xfc>)
 80037ca:	4293      	cmp	r3, r2
 80037cc:	d00b      	beq.n	80037e6 <TIM_Base_SetConfig+0x8a>
 80037ce:	687b      	ldr	r3, [r7, #4]
 80037d0:	4a22      	ldr	r2, [pc, #136]	@ (800385c <TIM_Base_SetConfig+0x100>)
 80037d2:	4293      	cmp	r3, r2
 80037d4:	d007      	beq.n	80037e6 <TIM_Base_SetConfig+0x8a>
 80037d6:	687b      	ldr	r3, [r7, #4]
 80037d8:	4a21      	ldr	r2, [pc, #132]	@ (8003860 <TIM_Base_SetConfig+0x104>)
 80037da:	4293      	cmp	r3, r2
 80037dc:	d003      	beq.n	80037e6 <TIM_Base_SetConfig+0x8a>
 80037de:	687b      	ldr	r3, [r7, #4]
 80037e0:	4a20      	ldr	r2, [pc, #128]	@ (8003864 <TIM_Base_SetConfig+0x108>)
 80037e2:	4293      	cmp	r3, r2
 80037e4:	d108      	bne.n	80037f8 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80037e6:	68fb      	ldr	r3, [r7, #12]
 80037e8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80037ec:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80037ee:	683b      	ldr	r3, [r7, #0]
 80037f0:	68db      	ldr	r3, [r3, #12]
 80037f2:	68fa      	ldr	r2, [r7, #12]
 80037f4:	4313      	orrs	r3, r2
 80037f6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80037f8:	68fb      	ldr	r3, [r7, #12]
 80037fa:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80037fe:	683b      	ldr	r3, [r7, #0]
 8003800:	695b      	ldr	r3, [r3, #20]
 8003802:	4313      	orrs	r3, r2
 8003804:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003806:	683b      	ldr	r3, [r7, #0]
 8003808:	689a      	ldr	r2, [r3, #8]
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800380e:	683b      	ldr	r3, [r7, #0]
 8003810:	681a      	ldr	r2, [r3, #0]
 8003812:	687b      	ldr	r3, [r7, #4]
 8003814:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003816:	687b      	ldr	r3, [r7, #4]
 8003818:	4a0c      	ldr	r2, [pc, #48]	@ (800384c <TIM_Base_SetConfig+0xf0>)
 800381a:	4293      	cmp	r3, r2
 800381c:	d103      	bne.n	8003826 <TIM_Base_SetConfig+0xca>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800381e:	683b      	ldr	r3, [r7, #0]
 8003820:	691a      	ldr	r2, [r3, #16]
 8003822:	687b      	ldr	r3, [r7, #4]
 8003824:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8003826:	687b      	ldr	r3, [r7, #4]
 8003828:	681b      	ldr	r3, [r3, #0]
 800382a:	f043 0204 	orr.w	r2, r3, #4
 800382e:	687b      	ldr	r3, [r7, #4]
 8003830:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003832:	687b      	ldr	r3, [r7, #4]
 8003834:	2201      	movs	r2, #1
 8003836:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8003838:	687b      	ldr	r3, [r7, #4]
 800383a:	68fa      	ldr	r2, [r7, #12]
 800383c:	601a      	str	r2, [r3, #0]
}
 800383e:	bf00      	nop
 8003840:	3714      	adds	r7, #20
 8003842:	46bd      	mov	sp, r7
 8003844:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003848:	4770      	bx	lr
 800384a:	bf00      	nop
 800384c:	40010000 	.word	0x40010000
 8003850:	40000400 	.word	0x40000400
 8003854:	40000800 	.word	0x40000800
 8003858:	40000c00 	.word	0x40000c00
 800385c:	40014000 	.word	0x40014000
 8003860:	40014400 	.word	0x40014400
 8003864:	40014800 	.word	0x40014800

08003868 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8003868:	b480      	push	{r7}
 800386a:	b083      	sub	sp, #12
 800386c:	af00      	add	r7, sp, #0
 800386e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8003870:	bf00      	nop
 8003872:	370c      	adds	r7, #12
 8003874:	46bd      	mov	sp, r7
 8003876:	f85d 7b04 	ldr.w	r7, [sp], #4
 800387a:	4770      	bx	lr

0800387c <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800387c:	b480      	push	{r7}
 800387e:	b083      	sub	sp, #12
 8003880:	af00      	add	r7, sp, #0
 8003882:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8003884:	bf00      	nop
 8003886:	370c      	adds	r7, #12
 8003888:	46bd      	mov	sp, r7
 800388a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800388e:	4770      	bx	lr

08003890 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003890:	b580      	push	{r7, lr}
 8003892:	b082      	sub	sp, #8
 8003894:	af00      	add	r7, sp, #0
 8003896:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003898:	687b      	ldr	r3, [r7, #4]
 800389a:	2b00      	cmp	r3, #0
 800389c:	d101      	bne.n	80038a2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800389e:	2301      	movs	r3, #1
 80038a0:	e042      	b.n	8003928 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80038a2:	687b      	ldr	r3, [r7, #4]
 80038a4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80038a8:	b2db      	uxtb	r3, r3
 80038aa:	2b00      	cmp	r3, #0
 80038ac:	d106      	bne.n	80038bc <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80038ae:	687b      	ldr	r3, [r7, #4]
 80038b0:	2200      	movs	r2, #0
 80038b2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80038b6:	6878      	ldr	r0, [r7, #4]
 80038b8:	f7fd fb62 	bl	8000f80 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80038bc:	687b      	ldr	r3, [r7, #4]
 80038be:	2224      	movs	r2, #36	@ 0x24
 80038c0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80038c4:	687b      	ldr	r3, [r7, #4]
 80038c6:	681b      	ldr	r3, [r3, #0]
 80038c8:	68da      	ldr	r2, [r3, #12]
 80038ca:	687b      	ldr	r3, [r7, #4]
 80038cc:	681b      	ldr	r3, [r3, #0]
 80038ce:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80038d2:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80038d4:	6878      	ldr	r0, [r7, #4]
 80038d6:	f000 f973 	bl	8003bc0 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80038da:	687b      	ldr	r3, [r7, #4]
 80038dc:	681b      	ldr	r3, [r3, #0]
 80038de:	691a      	ldr	r2, [r3, #16]
 80038e0:	687b      	ldr	r3, [r7, #4]
 80038e2:	681b      	ldr	r3, [r3, #0]
 80038e4:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80038e8:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80038ea:	687b      	ldr	r3, [r7, #4]
 80038ec:	681b      	ldr	r3, [r3, #0]
 80038ee:	695a      	ldr	r2, [r3, #20]
 80038f0:	687b      	ldr	r3, [r7, #4]
 80038f2:	681b      	ldr	r3, [r3, #0]
 80038f4:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80038f8:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80038fa:	687b      	ldr	r3, [r7, #4]
 80038fc:	681b      	ldr	r3, [r3, #0]
 80038fe:	68da      	ldr	r2, [r3, #12]
 8003900:	687b      	ldr	r3, [r7, #4]
 8003902:	681b      	ldr	r3, [r3, #0]
 8003904:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8003908:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800390a:	687b      	ldr	r3, [r7, #4]
 800390c:	2200      	movs	r2, #0
 800390e:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8003910:	687b      	ldr	r3, [r7, #4]
 8003912:	2220      	movs	r2, #32
 8003914:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8003918:	687b      	ldr	r3, [r7, #4]
 800391a:	2220      	movs	r2, #32
 800391c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003920:	687b      	ldr	r3, [r7, #4]
 8003922:	2200      	movs	r2, #0
 8003924:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8003926:	2300      	movs	r3, #0
}
 8003928:	4618      	mov	r0, r3
 800392a:	3708      	adds	r7, #8
 800392c:	46bd      	mov	sp, r7
 800392e:	bd80      	pop	{r7, pc}

08003930 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003930:	b580      	push	{r7, lr}
 8003932:	b08a      	sub	sp, #40	@ 0x28
 8003934:	af02      	add	r7, sp, #8
 8003936:	60f8      	str	r0, [r7, #12]
 8003938:	60b9      	str	r1, [r7, #8]
 800393a:	603b      	str	r3, [r7, #0]
 800393c:	4613      	mov	r3, r2
 800393e:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8003940:	2300      	movs	r3, #0
 8003942:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003944:	68fb      	ldr	r3, [r7, #12]
 8003946:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800394a:	b2db      	uxtb	r3, r3
 800394c:	2b20      	cmp	r3, #32
 800394e:	d175      	bne.n	8003a3c <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8003950:	68bb      	ldr	r3, [r7, #8]
 8003952:	2b00      	cmp	r3, #0
 8003954:	d002      	beq.n	800395c <HAL_UART_Transmit+0x2c>
 8003956:	88fb      	ldrh	r3, [r7, #6]
 8003958:	2b00      	cmp	r3, #0
 800395a:	d101      	bne.n	8003960 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 800395c:	2301      	movs	r3, #1
 800395e:	e06e      	b.n	8003a3e <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003960:	68fb      	ldr	r3, [r7, #12]
 8003962:	2200      	movs	r2, #0
 8003964:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003966:	68fb      	ldr	r3, [r7, #12]
 8003968:	2221      	movs	r2, #33	@ 0x21
 800396a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800396e:	f7fe fafd 	bl	8001f6c <HAL_GetTick>
 8003972:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8003974:	68fb      	ldr	r3, [r7, #12]
 8003976:	88fa      	ldrh	r2, [r7, #6]
 8003978:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 800397a:	68fb      	ldr	r3, [r7, #12]
 800397c:	88fa      	ldrh	r2, [r7, #6]
 800397e:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003980:	68fb      	ldr	r3, [r7, #12]
 8003982:	689b      	ldr	r3, [r3, #8]
 8003984:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003988:	d108      	bne.n	800399c <HAL_UART_Transmit+0x6c>
 800398a:	68fb      	ldr	r3, [r7, #12]
 800398c:	691b      	ldr	r3, [r3, #16]
 800398e:	2b00      	cmp	r3, #0
 8003990:	d104      	bne.n	800399c <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8003992:	2300      	movs	r3, #0
 8003994:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8003996:	68bb      	ldr	r3, [r7, #8]
 8003998:	61bb      	str	r3, [r7, #24]
 800399a:	e003      	b.n	80039a4 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 800399c:	68bb      	ldr	r3, [r7, #8]
 800399e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80039a0:	2300      	movs	r3, #0
 80039a2:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80039a4:	e02e      	b.n	8003a04 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80039a6:	683b      	ldr	r3, [r7, #0]
 80039a8:	9300      	str	r3, [sp, #0]
 80039aa:	697b      	ldr	r3, [r7, #20]
 80039ac:	2200      	movs	r2, #0
 80039ae:	2180      	movs	r1, #128	@ 0x80
 80039b0:	68f8      	ldr	r0, [r7, #12]
 80039b2:	f000 f848 	bl	8003a46 <UART_WaitOnFlagUntilTimeout>
 80039b6:	4603      	mov	r3, r0
 80039b8:	2b00      	cmp	r3, #0
 80039ba:	d005      	beq.n	80039c8 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 80039bc:	68fb      	ldr	r3, [r7, #12]
 80039be:	2220      	movs	r2, #32
 80039c0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 80039c4:	2303      	movs	r3, #3
 80039c6:	e03a      	b.n	8003a3e <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 80039c8:	69fb      	ldr	r3, [r7, #28]
 80039ca:	2b00      	cmp	r3, #0
 80039cc:	d10b      	bne.n	80039e6 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80039ce:	69bb      	ldr	r3, [r7, #24]
 80039d0:	881b      	ldrh	r3, [r3, #0]
 80039d2:	461a      	mov	r2, r3
 80039d4:	68fb      	ldr	r3, [r7, #12]
 80039d6:	681b      	ldr	r3, [r3, #0]
 80039d8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80039dc:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80039de:	69bb      	ldr	r3, [r7, #24]
 80039e0:	3302      	adds	r3, #2
 80039e2:	61bb      	str	r3, [r7, #24]
 80039e4:	e007      	b.n	80039f6 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80039e6:	69fb      	ldr	r3, [r7, #28]
 80039e8:	781a      	ldrb	r2, [r3, #0]
 80039ea:	68fb      	ldr	r3, [r7, #12]
 80039ec:	681b      	ldr	r3, [r3, #0]
 80039ee:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80039f0:	69fb      	ldr	r3, [r7, #28]
 80039f2:	3301      	adds	r3, #1
 80039f4:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80039f6:	68fb      	ldr	r3, [r7, #12]
 80039f8:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80039fa:	b29b      	uxth	r3, r3
 80039fc:	3b01      	subs	r3, #1
 80039fe:	b29a      	uxth	r2, r3
 8003a00:	68fb      	ldr	r3, [r7, #12]
 8003a02:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8003a04:	68fb      	ldr	r3, [r7, #12]
 8003a06:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8003a08:	b29b      	uxth	r3, r3
 8003a0a:	2b00      	cmp	r3, #0
 8003a0c:	d1cb      	bne.n	80039a6 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003a0e:	683b      	ldr	r3, [r7, #0]
 8003a10:	9300      	str	r3, [sp, #0]
 8003a12:	697b      	ldr	r3, [r7, #20]
 8003a14:	2200      	movs	r2, #0
 8003a16:	2140      	movs	r1, #64	@ 0x40
 8003a18:	68f8      	ldr	r0, [r7, #12]
 8003a1a:	f000 f814 	bl	8003a46 <UART_WaitOnFlagUntilTimeout>
 8003a1e:	4603      	mov	r3, r0
 8003a20:	2b00      	cmp	r3, #0
 8003a22:	d005      	beq.n	8003a30 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8003a24:	68fb      	ldr	r3, [r7, #12]
 8003a26:	2220      	movs	r2, #32
 8003a28:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8003a2c:	2303      	movs	r3, #3
 8003a2e:	e006      	b.n	8003a3e <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8003a30:	68fb      	ldr	r3, [r7, #12]
 8003a32:	2220      	movs	r2, #32
 8003a34:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8003a38:	2300      	movs	r3, #0
 8003a3a:	e000      	b.n	8003a3e <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8003a3c:	2302      	movs	r3, #2
  }
}
 8003a3e:	4618      	mov	r0, r3
 8003a40:	3720      	adds	r7, #32
 8003a42:	46bd      	mov	sp, r7
 8003a44:	bd80      	pop	{r7, pc}

08003a46 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8003a46:	b580      	push	{r7, lr}
 8003a48:	b086      	sub	sp, #24
 8003a4a:	af00      	add	r7, sp, #0
 8003a4c:	60f8      	str	r0, [r7, #12]
 8003a4e:	60b9      	str	r1, [r7, #8]
 8003a50:	603b      	str	r3, [r7, #0]
 8003a52:	4613      	mov	r3, r2
 8003a54:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003a56:	e03b      	b.n	8003ad0 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003a58:	6a3b      	ldr	r3, [r7, #32]
 8003a5a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003a5e:	d037      	beq.n	8003ad0 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003a60:	f7fe fa84 	bl	8001f6c <HAL_GetTick>
 8003a64:	4602      	mov	r2, r0
 8003a66:	683b      	ldr	r3, [r7, #0]
 8003a68:	1ad3      	subs	r3, r2, r3
 8003a6a:	6a3a      	ldr	r2, [r7, #32]
 8003a6c:	429a      	cmp	r2, r3
 8003a6e:	d302      	bcc.n	8003a76 <UART_WaitOnFlagUntilTimeout+0x30>
 8003a70:	6a3b      	ldr	r3, [r7, #32]
 8003a72:	2b00      	cmp	r3, #0
 8003a74:	d101      	bne.n	8003a7a <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8003a76:	2303      	movs	r3, #3
 8003a78:	e03a      	b.n	8003af0 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8003a7a:	68fb      	ldr	r3, [r7, #12]
 8003a7c:	681b      	ldr	r3, [r3, #0]
 8003a7e:	68db      	ldr	r3, [r3, #12]
 8003a80:	f003 0304 	and.w	r3, r3, #4
 8003a84:	2b00      	cmp	r3, #0
 8003a86:	d023      	beq.n	8003ad0 <UART_WaitOnFlagUntilTimeout+0x8a>
 8003a88:	68bb      	ldr	r3, [r7, #8]
 8003a8a:	2b80      	cmp	r3, #128	@ 0x80
 8003a8c:	d020      	beq.n	8003ad0 <UART_WaitOnFlagUntilTimeout+0x8a>
 8003a8e:	68bb      	ldr	r3, [r7, #8]
 8003a90:	2b40      	cmp	r3, #64	@ 0x40
 8003a92:	d01d      	beq.n	8003ad0 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8003a94:	68fb      	ldr	r3, [r7, #12]
 8003a96:	681b      	ldr	r3, [r3, #0]
 8003a98:	681b      	ldr	r3, [r3, #0]
 8003a9a:	f003 0308 	and.w	r3, r3, #8
 8003a9e:	2b08      	cmp	r3, #8
 8003aa0:	d116      	bne.n	8003ad0 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8003aa2:	2300      	movs	r3, #0
 8003aa4:	617b      	str	r3, [r7, #20]
 8003aa6:	68fb      	ldr	r3, [r7, #12]
 8003aa8:	681b      	ldr	r3, [r3, #0]
 8003aaa:	681b      	ldr	r3, [r3, #0]
 8003aac:	617b      	str	r3, [r7, #20]
 8003aae:	68fb      	ldr	r3, [r7, #12]
 8003ab0:	681b      	ldr	r3, [r3, #0]
 8003ab2:	685b      	ldr	r3, [r3, #4]
 8003ab4:	617b      	str	r3, [r7, #20]
 8003ab6:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8003ab8:	68f8      	ldr	r0, [r7, #12]
 8003aba:	f000 f81d 	bl	8003af8 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8003abe:	68fb      	ldr	r3, [r7, #12]
 8003ac0:	2208      	movs	r2, #8
 8003ac2:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003ac4:	68fb      	ldr	r3, [r7, #12]
 8003ac6:	2200      	movs	r2, #0
 8003ac8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8003acc:	2301      	movs	r3, #1
 8003ace:	e00f      	b.n	8003af0 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003ad0:	68fb      	ldr	r3, [r7, #12]
 8003ad2:	681b      	ldr	r3, [r3, #0]
 8003ad4:	681a      	ldr	r2, [r3, #0]
 8003ad6:	68bb      	ldr	r3, [r7, #8]
 8003ad8:	4013      	ands	r3, r2
 8003ada:	68ba      	ldr	r2, [r7, #8]
 8003adc:	429a      	cmp	r2, r3
 8003ade:	bf0c      	ite	eq
 8003ae0:	2301      	moveq	r3, #1
 8003ae2:	2300      	movne	r3, #0
 8003ae4:	b2db      	uxtb	r3, r3
 8003ae6:	461a      	mov	r2, r3
 8003ae8:	79fb      	ldrb	r3, [r7, #7]
 8003aea:	429a      	cmp	r2, r3
 8003aec:	d0b4      	beq.n	8003a58 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003aee:	2300      	movs	r3, #0
}
 8003af0:	4618      	mov	r0, r3
 8003af2:	3718      	adds	r7, #24
 8003af4:	46bd      	mov	sp, r7
 8003af6:	bd80      	pop	{r7, pc}

08003af8 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8003af8:	b480      	push	{r7}
 8003afa:	b095      	sub	sp, #84	@ 0x54
 8003afc:	af00      	add	r7, sp, #0
 8003afe:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003b00:	687b      	ldr	r3, [r7, #4]
 8003b02:	681b      	ldr	r3, [r3, #0]
 8003b04:	330c      	adds	r3, #12
 8003b06:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003b08:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003b0a:	e853 3f00 	ldrex	r3, [r3]
 8003b0e:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8003b10:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003b12:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8003b16:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003b18:	687b      	ldr	r3, [r7, #4]
 8003b1a:	681b      	ldr	r3, [r3, #0]
 8003b1c:	330c      	adds	r3, #12
 8003b1e:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8003b20:	643a      	str	r2, [r7, #64]	@ 0x40
 8003b22:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003b24:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8003b26:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8003b28:	e841 2300 	strex	r3, r2, [r1]
 8003b2c:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8003b2e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003b30:	2b00      	cmp	r3, #0
 8003b32:	d1e5      	bne.n	8003b00 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003b34:	687b      	ldr	r3, [r7, #4]
 8003b36:	681b      	ldr	r3, [r3, #0]
 8003b38:	3314      	adds	r3, #20
 8003b3a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003b3c:	6a3b      	ldr	r3, [r7, #32]
 8003b3e:	e853 3f00 	ldrex	r3, [r3]
 8003b42:	61fb      	str	r3, [r7, #28]
   return(result);
 8003b44:	69fb      	ldr	r3, [r7, #28]
 8003b46:	f023 0301 	bic.w	r3, r3, #1
 8003b4a:	64bb      	str	r3, [r7, #72]	@ 0x48
 8003b4c:	687b      	ldr	r3, [r7, #4]
 8003b4e:	681b      	ldr	r3, [r3, #0]
 8003b50:	3314      	adds	r3, #20
 8003b52:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8003b54:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8003b56:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003b58:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003b5a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003b5c:	e841 2300 	strex	r3, r2, [r1]
 8003b60:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8003b62:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003b64:	2b00      	cmp	r3, #0
 8003b66:	d1e5      	bne.n	8003b34 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003b68:	687b      	ldr	r3, [r7, #4]
 8003b6a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003b6c:	2b01      	cmp	r3, #1
 8003b6e:	d119      	bne.n	8003ba4 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003b70:	687b      	ldr	r3, [r7, #4]
 8003b72:	681b      	ldr	r3, [r3, #0]
 8003b74:	330c      	adds	r3, #12
 8003b76:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003b78:	68fb      	ldr	r3, [r7, #12]
 8003b7a:	e853 3f00 	ldrex	r3, [r3]
 8003b7e:	60bb      	str	r3, [r7, #8]
   return(result);
 8003b80:	68bb      	ldr	r3, [r7, #8]
 8003b82:	f023 0310 	bic.w	r3, r3, #16
 8003b86:	647b      	str	r3, [r7, #68]	@ 0x44
 8003b88:	687b      	ldr	r3, [r7, #4]
 8003b8a:	681b      	ldr	r3, [r3, #0]
 8003b8c:	330c      	adds	r3, #12
 8003b8e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8003b90:	61ba      	str	r2, [r7, #24]
 8003b92:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003b94:	6979      	ldr	r1, [r7, #20]
 8003b96:	69ba      	ldr	r2, [r7, #24]
 8003b98:	e841 2300 	strex	r3, r2, [r1]
 8003b9c:	613b      	str	r3, [r7, #16]
   return(result);
 8003b9e:	693b      	ldr	r3, [r7, #16]
 8003ba0:	2b00      	cmp	r3, #0
 8003ba2:	d1e5      	bne.n	8003b70 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8003ba4:	687b      	ldr	r3, [r7, #4]
 8003ba6:	2220      	movs	r2, #32
 8003ba8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003bac:	687b      	ldr	r3, [r7, #4]
 8003bae:	2200      	movs	r2, #0
 8003bb0:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8003bb2:	bf00      	nop
 8003bb4:	3754      	adds	r7, #84	@ 0x54
 8003bb6:	46bd      	mov	sp, r7
 8003bb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bbc:	4770      	bx	lr
	...

08003bc0 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003bc0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003bc4:	b0c0      	sub	sp, #256	@ 0x100
 8003bc6:	af00      	add	r7, sp, #0
 8003bc8:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003bcc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003bd0:	681b      	ldr	r3, [r3, #0]
 8003bd2:	691b      	ldr	r3, [r3, #16]
 8003bd4:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8003bd8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003bdc:	68d9      	ldr	r1, [r3, #12]
 8003bde:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003be2:	681a      	ldr	r2, [r3, #0]
 8003be4:	ea40 0301 	orr.w	r3, r0, r1
 8003be8:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8003bea:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003bee:	689a      	ldr	r2, [r3, #8]
 8003bf0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003bf4:	691b      	ldr	r3, [r3, #16]
 8003bf6:	431a      	orrs	r2, r3
 8003bf8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003bfc:	695b      	ldr	r3, [r3, #20]
 8003bfe:	431a      	orrs	r2, r3
 8003c00:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003c04:	69db      	ldr	r3, [r3, #28]
 8003c06:	4313      	orrs	r3, r2
 8003c08:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8003c0c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003c10:	681b      	ldr	r3, [r3, #0]
 8003c12:	68db      	ldr	r3, [r3, #12]
 8003c14:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8003c18:	f021 010c 	bic.w	r1, r1, #12
 8003c1c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003c20:	681a      	ldr	r2, [r3, #0]
 8003c22:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8003c26:	430b      	orrs	r3, r1
 8003c28:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8003c2a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003c2e:	681b      	ldr	r3, [r3, #0]
 8003c30:	695b      	ldr	r3, [r3, #20]
 8003c32:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8003c36:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003c3a:	6999      	ldr	r1, [r3, #24]
 8003c3c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003c40:	681a      	ldr	r2, [r3, #0]
 8003c42:	ea40 0301 	orr.w	r3, r0, r1
 8003c46:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8003c48:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003c4c:	681a      	ldr	r2, [r3, #0]
 8003c4e:	4b8f      	ldr	r3, [pc, #572]	@ (8003e8c <UART_SetConfig+0x2cc>)
 8003c50:	429a      	cmp	r2, r3
 8003c52:	d005      	beq.n	8003c60 <UART_SetConfig+0xa0>
 8003c54:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003c58:	681a      	ldr	r2, [r3, #0]
 8003c5a:	4b8d      	ldr	r3, [pc, #564]	@ (8003e90 <UART_SetConfig+0x2d0>)
 8003c5c:	429a      	cmp	r2, r3
 8003c5e:	d104      	bne.n	8003c6a <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8003c60:	f7ff f8b8 	bl	8002dd4 <HAL_RCC_GetPCLK2Freq>
 8003c64:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8003c68:	e003      	b.n	8003c72 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8003c6a:	f7ff f89f 	bl	8002dac <HAL_RCC_GetPCLK1Freq>
 8003c6e:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003c72:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003c76:	69db      	ldr	r3, [r3, #28]
 8003c78:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003c7c:	f040 810c 	bne.w	8003e98 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8003c80:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003c84:	2200      	movs	r2, #0
 8003c86:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8003c8a:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8003c8e:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8003c92:	4622      	mov	r2, r4
 8003c94:	462b      	mov	r3, r5
 8003c96:	1891      	adds	r1, r2, r2
 8003c98:	65b9      	str	r1, [r7, #88]	@ 0x58
 8003c9a:	415b      	adcs	r3, r3
 8003c9c:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8003c9e:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8003ca2:	4621      	mov	r1, r4
 8003ca4:	eb12 0801 	adds.w	r8, r2, r1
 8003ca8:	4629      	mov	r1, r5
 8003caa:	eb43 0901 	adc.w	r9, r3, r1
 8003cae:	f04f 0200 	mov.w	r2, #0
 8003cb2:	f04f 0300 	mov.w	r3, #0
 8003cb6:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003cba:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8003cbe:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8003cc2:	4690      	mov	r8, r2
 8003cc4:	4699      	mov	r9, r3
 8003cc6:	4623      	mov	r3, r4
 8003cc8:	eb18 0303 	adds.w	r3, r8, r3
 8003ccc:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8003cd0:	462b      	mov	r3, r5
 8003cd2:	eb49 0303 	adc.w	r3, r9, r3
 8003cd6:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8003cda:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003cde:	685b      	ldr	r3, [r3, #4]
 8003ce0:	2200      	movs	r2, #0
 8003ce2:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8003ce6:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8003cea:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8003cee:	460b      	mov	r3, r1
 8003cf0:	18db      	adds	r3, r3, r3
 8003cf2:	653b      	str	r3, [r7, #80]	@ 0x50
 8003cf4:	4613      	mov	r3, r2
 8003cf6:	eb42 0303 	adc.w	r3, r2, r3
 8003cfa:	657b      	str	r3, [r7, #84]	@ 0x54
 8003cfc:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8003d00:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8003d04:	f7fc fca0 	bl	8000648 <__aeabi_uldivmod>
 8003d08:	4602      	mov	r2, r0
 8003d0a:	460b      	mov	r3, r1
 8003d0c:	4b61      	ldr	r3, [pc, #388]	@ (8003e94 <UART_SetConfig+0x2d4>)
 8003d0e:	fba3 2302 	umull	r2, r3, r3, r2
 8003d12:	095b      	lsrs	r3, r3, #5
 8003d14:	011c      	lsls	r4, r3, #4
 8003d16:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003d1a:	2200      	movs	r2, #0
 8003d1c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8003d20:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8003d24:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8003d28:	4642      	mov	r2, r8
 8003d2a:	464b      	mov	r3, r9
 8003d2c:	1891      	adds	r1, r2, r2
 8003d2e:	64b9      	str	r1, [r7, #72]	@ 0x48
 8003d30:	415b      	adcs	r3, r3
 8003d32:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003d34:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8003d38:	4641      	mov	r1, r8
 8003d3a:	eb12 0a01 	adds.w	sl, r2, r1
 8003d3e:	4649      	mov	r1, r9
 8003d40:	eb43 0b01 	adc.w	fp, r3, r1
 8003d44:	f04f 0200 	mov.w	r2, #0
 8003d48:	f04f 0300 	mov.w	r3, #0
 8003d4c:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8003d50:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8003d54:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8003d58:	4692      	mov	sl, r2
 8003d5a:	469b      	mov	fp, r3
 8003d5c:	4643      	mov	r3, r8
 8003d5e:	eb1a 0303 	adds.w	r3, sl, r3
 8003d62:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8003d66:	464b      	mov	r3, r9
 8003d68:	eb4b 0303 	adc.w	r3, fp, r3
 8003d6c:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8003d70:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003d74:	685b      	ldr	r3, [r3, #4]
 8003d76:	2200      	movs	r2, #0
 8003d78:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8003d7c:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8003d80:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8003d84:	460b      	mov	r3, r1
 8003d86:	18db      	adds	r3, r3, r3
 8003d88:	643b      	str	r3, [r7, #64]	@ 0x40
 8003d8a:	4613      	mov	r3, r2
 8003d8c:	eb42 0303 	adc.w	r3, r2, r3
 8003d90:	647b      	str	r3, [r7, #68]	@ 0x44
 8003d92:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8003d96:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8003d9a:	f7fc fc55 	bl	8000648 <__aeabi_uldivmod>
 8003d9e:	4602      	mov	r2, r0
 8003da0:	460b      	mov	r3, r1
 8003da2:	4611      	mov	r1, r2
 8003da4:	4b3b      	ldr	r3, [pc, #236]	@ (8003e94 <UART_SetConfig+0x2d4>)
 8003da6:	fba3 2301 	umull	r2, r3, r3, r1
 8003daa:	095b      	lsrs	r3, r3, #5
 8003dac:	2264      	movs	r2, #100	@ 0x64
 8003dae:	fb02 f303 	mul.w	r3, r2, r3
 8003db2:	1acb      	subs	r3, r1, r3
 8003db4:	00db      	lsls	r3, r3, #3
 8003db6:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8003dba:	4b36      	ldr	r3, [pc, #216]	@ (8003e94 <UART_SetConfig+0x2d4>)
 8003dbc:	fba3 2302 	umull	r2, r3, r3, r2
 8003dc0:	095b      	lsrs	r3, r3, #5
 8003dc2:	005b      	lsls	r3, r3, #1
 8003dc4:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8003dc8:	441c      	add	r4, r3
 8003dca:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003dce:	2200      	movs	r2, #0
 8003dd0:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8003dd4:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8003dd8:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8003ddc:	4642      	mov	r2, r8
 8003dde:	464b      	mov	r3, r9
 8003de0:	1891      	adds	r1, r2, r2
 8003de2:	63b9      	str	r1, [r7, #56]	@ 0x38
 8003de4:	415b      	adcs	r3, r3
 8003de6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003de8:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8003dec:	4641      	mov	r1, r8
 8003dee:	1851      	adds	r1, r2, r1
 8003df0:	6339      	str	r1, [r7, #48]	@ 0x30
 8003df2:	4649      	mov	r1, r9
 8003df4:	414b      	adcs	r3, r1
 8003df6:	637b      	str	r3, [r7, #52]	@ 0x34
 8003df8:	f04f 0200 	mov.w	r2, #0
 8003dfc:	f04f 0300 	mov.w	r3, #0
 8003e00:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8003e04:	4659      	mov	r1, fp
 8003e06:	00cb      	lsls	r3, r1, #3
 8003e08:	4651      	mov	r1, sl
 8003e0a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003e0e:	4651      	mov	r1, sl
 8003e10:	00ca      	lsls	r2, r1, #3
 8003e12:	4610      	mov	r0, r2
 8003e14:	4619      	mov	r1, r3
 8003e16:	4603      	mov	r3, r0
 8003e18:	4642      	mov	r2, r8
 8003e1a:	189b      	adds	r3, r3, r2
 8003e1c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8003e20:	464b      	mov	r3, r9
 8003e22:	460a      	mov	r2, r1
 8003e24:	eb42 0303 	adc.w	r3, r2, r3
 8003e28:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8003e2c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003e30:	685b      	ldr	r3, [r3, #4]
 8003e32:	2200      	movs	r2, #0
 8003e34:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8003e38:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8003e3c:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8003e40:	460b      	mov	r3, r1
 8003e42:	18db      	adds	r3, r3, r3
 8003e44:	62bb      	str	r3, [r7, #40]	@ 0x28
 8003e46:	4613      	mov	r3, r2
 8003e48:	eb42 0303 	adc.w	r3, r2, r3
 8003e4c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003e4e:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8003e52:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8003e56:	f7fc fbf7 	bl	8000648 <__aeabi_uldivmod>
 8003e5a:	4602      	mov	r2, r0
 8003e5c:	460b      	mov	r3, r1
 8003e5e:	4b0d      	ldr	r3, [pc, #52]	@ (8003e94 <UART_SetConfig+0x2d4>)
 8003e60:	fba3 1302 	umull	r1, r3, r3, r2
 8003e64:	095b      	lsrs	r3, r3, #5
 8003e66:	2164      	movs	r1, #100	@ 0x64
 8003e68:	fb01 f303 	mul.w	r3, r1, r3
 8003e6c:	1ad3      	subs	r3, r2, r3
 8003e6e:	00db      	lsls	r3, r3, #3
 8003e70:	3332      	adds	r3, #50	@ 0x32
 8003e72:	4a08      	ldr	r2, [pc, #32]	@ (8003e94 <UART_SetConfig+0x2d4>)
 8003e74:	fba2 2303 	umull	r2, r3, r2, r3
 8003e78:	095b      	lsrs	r3, r3, #5
 8003e7a:	f003 0207 	and.w	r2, r3, #7
 8003e7e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003e82:	681b      	ldr	r3, [r3, #0]
 8003e84:	4422      	add	r2, r4
 8003e86:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8003e88:	e106      	b.n	8004098 <UART_SetConfig+0x4d8>
 8003e8a:	bf00      	nop
 8003e8c:	40011000 	.word	0x40011000
 8003e90:	40011400 	.word	0x40011400
 8003e94:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8003e98:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003e9c:	2200      	movs	r2, #0
 8003e9e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8003ea2:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8003ea6:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8003eaa:	4642      	mov	r2, r8
 8003eac:	464b      	mov	r3, r9
 8003eae:	1891      	adds	r1, r2, r2
 8003eb0:	6239      	str	r1, [r7, #32]
 8003eb2:	415b      	adcs	r3, r3
 8003eb4:	627b      	str	r3, [r7, #36]	@ 0x24
 8003eb6:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8003eba:	4641      	mov	r1, r8
 8003ebc:	1854      	adds	r4, r2, r1
 8003ebe:	4649      	mov	r1, r9
 8003ec0:	eb43 0501 	adc.w	r5, r3, r1
 8003ec4:	f04f 0200 	mov.w	r2, #0
 8003ec8:	f04f 0300 	mov.w	r3, #0
 8003ecc:	00eb      	lsls	r3, r5, #3
 8003ece:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003ed2:	00e2      	lsls	r2, r4, #3
 8003ed4:	4614      	mov	r4, r2
 8003ed6:	461d      	mov	r5, r3
 8003ed8:	4643      	mov	r3, r8
 8003eda:	18e3      	adds	r3, r4, r3
 8003edc:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8003ee0:	464b      	mov	r3, r9
 8003ee2:	eb45 0303 	adc.w	r3, r5, r3
 8003ee6:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8003eea:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003eee:	685b      	ldr	r3, [r3, #4]
 8003ef0:	2200      	movs	r2, #0
 8003ef2:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8003ef6:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8003efa:	f04f 0200 	mov.w	r2, #0
 8003efe:	f04f 0300 	mov.w	r3, #0
 8003f02:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8003f06:	4629      	mov	r1, r5
 8003f08:	008b      	lsls	r3, r1, #2
 8003f0a:	4621      	mov	r1, r4
 8003f0c:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003f10:	4621      	mov	r1, r4
 8003f12:	008a      	lsls	r2, r1, #2
 8003f14:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8003f18:	f7fc fb96 	bl	8000648 <__aeabi_uldivmod>
 8003f1c:	4602      	mov	r2, r0
 8003f1e:	460b      	mov	r3, r1
 8003f20:	4b60      	ldr	r3, [pc, #384]	@ (80040a4 <UART_SetConfig+0x4e4>)
 8003f22:	fba3 2302 	umull	r2, r3, r3, r2
 8003f26:	095b      	lsrs	r3, r3, #5
 8003f28:	011c      	lsls	r4, r3, #4
 8003f2a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003f2e:	2200      	movs	r2, #0
 8003f30:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8003f34:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8003f38:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8003f3c:	4642      	mov	r2, r8
 8003f3e:	464b      	mov	r3, r9
 8003f40:	1891      	adds	r1, r2, r2
 8003f42:	61b9      	str	r1, [r7, #24]
 8003f44:	415b      	adcs	r3, r3
 8003f46:	61fb      	str	r3, [r7, #28]
 8003f48:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003f4c:	4641      	mov	r1, r8
 8003f4e:	1851      	adds	r1, r2, r1
 8003f50:	6139      	str	r1, [r7, #16]
 8003f52:	4649      	mov	r1, r9
 8003f54:	414b      	adcs	r3, r1
 8003f56:	617b      	str	r3, [r7, #20]
 8003f58:	f04f 0200 	mov.w	r2, #0
 8003f5c:	f04f 0300 	mov.w	r3, #0
 8003f60:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8003f64:	4659      	mov	r1, fp
 8003f66:	00cb      	lsls	r3, r1, #3
 8003f68:	4651      	mov	r1, sl
 8003f6a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003f6e:	4651      	mov	r1, sl
 8003f70:	00ca      	lsls	r2, r1, #3
 8003f72:	4610      	mov	r0, r2
 8003f74:	4619      	mov	r1, r3
 8003f76:	4603      	mov	r3, r0
 8003f78:	4642      	mov	r2, r8
 8003f7a:	189b      	adds	r3, r3, r2
 8003f7c:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8003f80:	464b      	mov	r3, r9
 8003f82:	460a      	mov	r2, r1
 8003f84:	eb42 0303 	adc.w	r3, r2, r3
 8003f88:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8003f8c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003f90:	685b      	ldr	r3, [r3, #4]
 8003f92:	2200      	movs	r2, #0
 8003f94:	67bb      	str	r3, [r7, #120]	@ 0x78
 8003f96:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8003f98:	f04f 0200 	mov.w	r2, #0
 8003f9c:	f04f 0300 	mov.w	r3, #0
 8003fa0:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8003fa4:	4649      	mov	r1, r9
 8003fa6:	008b      	lsls	r3, r1, #2
 8003fa8:	4641      	mov	r1, r8
 8003faa:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003fae:	4641      	mov	r1, r8
 8003fb0:	008a      	lsls	r2, r1, #2
 8003fb2:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8003fb6:	f7fc fb47 	bl	8000648 <__aeabi_uldivmod>
 8003fba:	4602      	mov	r2, r0
 8003fbc:	460b      	mov	r3, r1
 8003fbe:	4611      	mov	r1, r2
 8003fc0:	4b38      	ldr	r3, [pc, #224]	@ (80040a4 <UART_SetConfig+0x4e4>)
 8003fc2:	fba3 2301 	umull	r2, r3, r3, r1
 8003fc6:	095b      	lsrs	r3, r3, #5
 8003fc8:	2264      	movs	r2, #100	@ 0x64
 8003fca:	fb02 f303 	mul.w	r3, r2, r3
 8003fce:	1acb      	subs	r3, r1, r3
 8003fd0:	011b      	lsls	r3, r3, #4
 8003fd2:	3332      	adds	r3, #50	@ 0x32
 8003fd4:	4a33      	ldr	r2, [pc, #204]	@ (80040a4 <UART_SetConfig+0x4e4>)
 8003fd6:	fba2 2303 	umull	r2, r3, r2, r3
 8003fda:	095b      	lsrs	r3, r3, #5
 8003fdc:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003fe0:	441c      	add	r4, r3
 8003fe2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003fe6:	2200      	movs	r2, #0
 8003fe8:	673b      	str	r3, [r7, #112]	@ 0x70
 8003fea:	677a      	str	r2, [r7, #116]	@ 0x74
 8003fec:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8003ff0:	4642      	mov	r2, r8
 8003ff2:	464b      	mov	r3, r9
 8003ff4:	1891      	adds	r1, r2, r2
 8003ff6:	60b9      	str	r1, [r7, #8]
 8003ff8:	415b      	adcs	r3, r3
 8003ffa:	60fb      	str	r3, [r7, #12]
 8003ffc:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8004000:	4641      	mov	r1, r8
 8004002:	1851      	adds	r1, r2, r1
 8004004:	6039      	str	r1, [r7, #0]
 8004006:	4649      	mov	r1, r9
 8004008:	414b      	adcs	r3, r1
 800400a:	607b      	str	r3, [r7, #4]
 800400c:	f04f 0200 	mov.w	r2, #0
 8004010:	f04f 0300 	mov.w	r3, #0
 8004014:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8004018:	4659      	mov	r1, fp
 800401a:	00cb      	lsls	r3, r1, #3
 800401c:	4651      	mov	r1, sl
 800401e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004022:	4651      	mov	r1, sl
 8004024:	00ca      	lsls	r2, r1, #3
 8004026:	4610      	mov	r0, r2
 8004028:	4619      	mov	r1, r3
 800402a:	4603      	mov	r3, r0
 800402c:	4642      	mov	r2, r8
 800402e:	189b      	adds	r3, r3, r2
 8004030:	66bb      	str	r3, [r7, #104]	@ 0x68
 8004032:	464b      	mov	r3, r9
 8004034:	460a      	mov	r2, r1
 8004036:	eb42 0303 	adc.w	r3, r2, r3
 800403a:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800403c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004040:	685b      	ldr	r3, [r3, #4]
 8004042:	2200      	movs	r2, #0
 8004044:	663b      	str	r3, [r7, #96]	@ 0x60
 8004046:	667a      	str	r2, [r7, #100]	@ 0x64
 8004048:	f04f 0200 	mov.w	r2, #0
 800404c:	f04f 0300 	mov.w	r3, #0
 8004050:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8004054:	4649      	mov	r1, r9
 8004056:	008b      	lsls	r3, r1, #2
 8004058:	4641      	mov	r1, r8
 800405a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800405e:	4641      	mov	r1, r8
 8004060:	008a      	lsls	r2, r1, #2
 8004062:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8004066:	f7fc faef 	bl	8000648 <__aeabi_uldivmod>
 800406a:	4602      	mov	r2, r0
 800406c:	460b      	mov	r3, r1
 800406e:	4b0d      	ldr	r3, [pc, #52]	@ (80040a4 <UART_SetConfig+0x4e4>)
 8004070:	fba3 1302 	umull	r1, r3, r3, r2
 8004074:	095b      	lsrs	r3, r3, #5
 8004076:	2164      	movs	r1, #100	@ 0x64
 8004078:	fb01 f303 	mul.w	r3, r1, r3
 800407c:	1ad3      	subs	r3, r2, r3
 800407e:	011b      	lsls	r3, r3, #4
 8004080:	3332      	adds	r3, #50	@ 0x32
 8004082:	4a08      	ldr	r2, [pc, #32]	@ (80040a4 <UART_SetConfig+0x4e4>)
 8004084:	fba2 2303 	umull	r2, r3, r2, r3
 8004088:	095b      	lsrs	r3, r3, #5
 800408a:	f003 020f 	and.w	r2, r3, #15
 800408e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004092:	681b      	ldr	r3, [r3, #0]
 8004094:	4422      	add	r2, r4
 8004096:	609a      	str	r2, [r3, #8]
}
 8004098:	bf00      	nop
 800409a:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 800409e:	46bd      	mov	sp, r7
 80040a0:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80040a4:	51eb851f 	.word	0x51eb851f

080040a8 <__NVIC_SetPriority>:
{
 80040a8:	b480      	push	{r7}
 80040aa:	b083      	sub	sp, #12
 80040ac:	af00      	add	r7, sp, #0
 80040ae:	4603      	mov	r3, r0
 80040b0:	6039      	str	r1, [r7, #0]
 80040b2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80040b4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80040b8:	2b00      	cmp	r3, #0
 80040ba:	db0a      	blt.n	80040d2 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80040bc:	683b      	ldr	r3, [r7, #0]
 80040be:	b2da      	uxtb	r2, r3
 80040c0:	490c      	ldr	r1, [pc, #48]	@ (80040f4 <__NVIC_SetPriority+0x4c>)
 80040c2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80040c6:	0112      	lsls	r2, r2, #4
 80040c8:	b2d2      	uxtb	r2, r2
 80040ca:	440b      	add	r3, r1
 80040cc:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 80040d0:	e00a      	b.n	80040e8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80040d2:	683b      	ldr	r3, [r7, #0]
 80040d4:	b2da      	uxtb	r2, r3
 80040d6:	4908      	ldr	r1, [pc, #32]	@ (80040f8 <__NVIC_SetPriority+0x50>)
 80040d8:	79fb      	ldrb	r3, [r7, #7]
 80040da:	f003 030f 	and.w	r3, r3, #15
 80040de:	3b04      	subs	r3, #4
 80040e0:	0112      	lsls	r2, r2, #4
 80040e2:	b2d2      	uxtb	r2, r2
 80040e4:	440b      	add	r3, r1
 80040e6:	761a      	strb	r2, [r3, #24]
}
 80040e8:	bf00      	nop
 80040ea:	370c      	adds	r7, #12
 80040ec:	46bd      	mov	sp, r7
 80040ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040f2:	4770      	bx	lr
 80040f4:	e000e100 	.word	0xe000e100
 80040f8:	e000ed00 	.word	0xe000ed00

080040fc <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 80040fc:	b580      	push	{r7, lr}
 80040fe:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 8004100:	4b05      	ldr	r3, [pc, #20]	@ (8004118 <SysTick_Handler+0x1c>)
 8004102:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 8004104:	f001 fd2a 	bl	8005b5c <xTaskGetSchedulerState>
 8004108:	4603      	mov	r3, r0
 800410a:	2b01      	cmp	r3, #1
 800410c:	d001      	beq.n	8004112 <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 800410e:	f002 fb23 	bl	8006758 <xPortSysTickHandler>
  }
}
 8004112:	bf00      	nop
 8004114:	bd80      	pop	{r7, pc}
 8004116:	bf00      	nop
 8004118:	e000e010 	.word	0xe000e010

0800411c <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 800411c:	b580      	push	{r7, lr}
 800411e:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 8004120:	2100      	movs	r1, #0
 8004122:	f06f 0004 	mvn.w	r0, #4
 8004126:	f7ff ffbf 	bl	80040a8 <__NVIC_SetPriority>
#endif
}
 800412a:	bf00      	nop
 800412c:	bd80      	pop	{r7, pc}
	...

08004130 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8004130:	b480      	push	{r7}
 8004132:	b083      	sub	sp, #12
 8004134:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004136:	f3ef 8305 	mrs	r3, IPSR
 800413a:	603b      	str	r3, [r7, #0]
  return(result);
 800413c:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800413e:	2b00      	cmp	r3, #0
 8004140:	d003      	beq.n	800414a <osKernelInitialize+0x1a>
    stat = osErrorISR;
 8004142:	f06f 0305 	mvn.w	r3, #5
 8004146:	607b      	str	r3, [r7, #4]
 8004148:	e00c      	b.n	8004164 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 800414a:	4b0a      	ldr	r3, [pc, #40]	@ (8004174 <osKernelInitialize+0x44>)
 800414c:	681b      	ldr	r3, [r3, #0]
 800414e:	2b00      	cmp	r3, #0
 8004150:	d105      	bne.n	800415e <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 8004152:	4b08      	ldr	r3, [pc, #32]	@ (8004174 <osKernelInitialize+0x44>)
 8004154:	2201      	movs	r2, #1
 8004156:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8004158:	2300      	movs	r3, #0
 800415a:	607b      	str	r3, [r7, #4]
 800415c:	e002      	b.n	8004164 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 800415e:	f04f 33ff 	mov.w	r3, #4294967295
 8004162:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8004164:	687b      	ldr	r3, [r7, #4]
}
 8004166:	4618      	mov	r0, r3
 8004168:	370c      	adds	r7, #12
 800416a:	46bd      	mov	sp, r7
 800416c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004170:	4770      	bx	lr
 8004172:	bf00      	nop
 8004174:	200001c0 	.word	0x200001c0

08004178 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8004178:	b580      	push	{r7, lr}
 800417a:	b082      	sub	sp, #8
 800417c:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800417e:	f3ef 8305 	mrs	r3, IPSR
 8004182:	603b      	str	r3, [r7, #0]
  return(result);
 8004184:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8004186:	2b00      	cmp	r3, #0
 8004188:	d003      	beq.n	8004192 <osKernelStart+0x1a>
    stat = osErrorISR;
 800418a:	f06f 0305 	mvn.w	r3, #5
 800418e:	607b      	str	r3, [r7, #4]
 8004190:	e010      	b.n	80041b4 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 8004192:	4b0b      	ldr	r3, [pc, #44]	@ (80041c0 <osKernelStart+0x48>)
 8004194:	681b      	ldr	r3, [r3, #0]
 8004196:	2b01      	cmp	r3, #1
 8004198:	d109      	bne.n	80041ae <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 800419a:	f7ff ffbf 	bl	800411c <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 800419e:	4b08      	ldr	r3, [pc, #32]	@ (80041c0 <osKernelStart+0x48>)
 80041a0:	2202      	movs	r2, #2
 80041a2:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 80041a4:	f001 f876 	bl	8005294 <vTaskStartScheduler>
      stat = osOK;
 80041a8:	2300      	movs	r3, #0
 80041aa:	607b      	str	r3, [r7, #4]
 80041ac:	e002      	b.n	80041b4 <osKernelStart+0x3c>
    } else {
      stat = osError;
 80041ae:	f04f 33ff 	mov.w	r3, #4294967295
 80041b2:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 80041b4:	687b      	ldr	r3, [r7, #4]
}
 80041b6:	4618      	mov	r0, r3
 80041b8:	3708      	adds	r7, #8
 80041ba:	46bd      	mov	sp, r7
 80041bc:	bd80      	pop	{r7, pc}
 80041be:	bf00      	nop
 80041c0:	200001c0 	.word	0x200001c0

080041c4 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 80041c4:	b580      	push	{r7, lr}
 80041c6:	b08e      	sub	sp, #56	@ 0x38
 80041c8:	af04      	add	r7, sp, #16
 80041ca:	60f8      	str	r0, [r7, #12]
 80041cc:	60b9      	str	r1, [r7, #8]
 80041ce:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 80041d0:	2300      	movs	r3, #0
 80041d2:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80041d4:	f3ef 8305 	mrs	r3, IPSR
 80041d8:	617b      	str	r3, [r7, #20]
  return(result);
 80041da:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 80041dc:	2b00      	cmp	r3, #0
 80041de:	d17e      	bne.n	80042de <osThreadNew+0x11a>
 80041e0:	68fb      	ldr	r3, [r7, #12]
 80041e2:	2b00      	cmp	r3, #0
 80041e4:	d07b      	beq.n	80042de <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 80041e6:	2380      	movs	r3, #128	@ 0x80
 80041e8:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 80041ea:	2318      	movs	r3, #24
 80041ec:	61fb      	str	r3, [r7, #28]

    name = NULL;
 80041ee:	2300      	movs	r3, #0
 80041f0:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 80041f2:	f04f 33ff 	mov.w	r3, #4294967295
 80041f6:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 80041f8:	687b      	ldr	r3, [r7, #4]
 80041fa:	2b00      	cmp	r3, #0
 80041fc:	d045      	beq.n	800428a <osThreadNew+0xc6>
      if (attr->name != NULL) {
 80041fe:	687b      	ldr	r3, [r7, #4]
 8004200:	681b      	ldr	r3, [r3, #0]
 8004202:	2b00      	cmp	r3, #0
 8004204:	d002      	beq.n	800420c <osThreadNew+0x48>
        name = attr->name;
 8004206:	687b      	ldr	r3, [r7, #4]
 8004208:	681b      	ldr	r3, [r3, #0]
 800420a:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 800420c:	687b      	ldr	r3, [r7, #4]
 800420e:	699b      	ldr	r3, [r3, #24]
 8004210:	2b00      	cmp	r3, #0
 8004212:	d002      	beq.n	800421a <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 8004214:	687b      	ldr	r3, [r7, #4]
 8004216:	699b      	ldr	r3, [r3, #24]
 8004218:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 800421a:	69fb      	ldr	r3, [r7, #28]
 800421c:	2b00      	cmp	r3, #0
 800421e:	d008      	beq.n	8004232 <osThreadNew+0x6e>
 8004220:	69fb      	ldr	r3, [r7, #28]
 8004222:	2b38      	cmp	r3, #56	@ 0x38
 8004224:	d805      	bhi.n	8004232 <osThreadNew+0x6e>
 8004226:	687b      	ldr	r3, [r7, #4]
 8004228:	685b      	ldr	r3, [r3, #4]
 800422a:	f003 0301 	and.w	r3, r3, #1
 800422e:	2b00      	cmp	r3, #0
 8004230:	d001      	beq.n	8004236 <osThreadNew+0x72>
        return (NULL);
 8004232:	2300      	movs	r3, #0
 8004234:	e054      	b.n	80042e0 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 8004236:	687b      	ldr	r3, [r7, #4]
 8004238:	695b      	ldr	r3, [r3, #20]
 800423a:	2b00      	cmp	r3, #0
 800423c:	d003      	beq.n	8004246 <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 800423e:	687b      	ldr	r3, [r7, #4]
 8004240:	695b      	ldr	r3, [r3, #20]
 8004242:	089b      	lsrs	r3, r3, #2
 8004244:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8004246:	687b      	ldr	r3, [r7, #4]
 8004248:	689b      	ldr	r3, [r3, #8]
 800424a:	2b00      	cmp	r3, #0
 800424c:	d00e      	beq.n	800426c <osThreadNew+0xa8>
 800424e:	687b      	ldr	r3, [r7, #4]
 8004250:	68db      	ldr	r3, [r3, #12]
 8004252:	2ba7      	cmp	r3, #167	@ 0xa7
 8004254:	d90a      	bls.n	800426c <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8004256:	687b      	ldr	r3, [r7, #4]
 8004258:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800425a:	2b00      	cmp	r3, #0
 800425c:	d006      	beq.n	800426c <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800425e:	687b      	ldr	r3, [r7, #4]
 8004260:	695b      	ldr	r3, [r3, #20]
 8004262:	2b00      	cmp	r3, #0
 8004264:	d002      	beq.n	800426c <osThreadNew+0xa8>
        mem = 1;
 8004266:	2301      	movs	r3, #1
 8004268:	61bb      	str	r3, [r7, #24]
 800426a:	e010      	b.n	800428e <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 800426c:	687b      	ldr	r3, [r7, #4]
 800426e:	689b      	ldr	r3, [r3, #8]
 8004270:	2b00      	cmp	r3, #0
 8004272:	d10c      	bne.n	800428e <osThreadNew+0xca>
 8004274:	687b      	ldr	r3, [r7, #4]
 8004276:	68db      	ldr	r3, [r3, #12]
 8004278:	2b00      	cmp	r3, #0
 800427a:	d108      	bne.n	800428e <osThreadNew+0xca>
 800427c:	687b      	ldr	r3, [r7, #4]
 800427e:	691b      	ldr	r3, [r3, #16]
 8004280:	2b00      	cmp	r3, #0
 8004282:	d104      	bne.n	800428e <osThreadNew+0xca>
          mem = 0;
 8004284:	2300      	movs	r3, #0
 8004286:	61bb      	str	r3, [r7, #24]
 8004288:	e001      	b.n	800428e <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 800428a:	2300      	movs	r3, #0
 800428c:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 800428e:	69bb      	ldr	r3, [r7, #24]
 8004290:	2b01      	cmp	r3, #1
 8004292:	d110      	bne.n	80042b6 <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8004294:	687b      	ldr	r3, [r7, #4]
 8004296:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 8004298:	687a      	ldr	r2, [r7, #4]
 800429a:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800429c:	9202      	str	r2, [sp, #8]
 800429e:	9301      	str	r3, [sp, #4]
 80042a0:	69fb      	ldr	r3, [r7, #28]
 80042a2:	9300      	str	r3, [sp, #0]
 80042a4:	68bb      	ldr	r3, [r7, #8]
 80042a6:	6a3a      	ldr	r2, [r7, #32]
 80042a8:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80042aa:	68f8      	ldr	r0, [r7, #12]
 80042ac:	f000 fdfe 	bl	8004eac <xTaskCreateStatic>
 80042b0:	4603      	mov	r3, r0
 80042b2:	613b      	str	r3, [r7, #16]
 80042b4:	e013      	b.n	80042de <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 80042b6:	69bb      	ldr	r3, [r7, #24]
 80042b8:	2b00      	cmp	r3, #0
 80042ba:	d110      	bne.n	80042de <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 80042bc:	6a3b      	ldr	r3, [r7, #32]
 80042be:	b29a      	uxth	r2, r3
 80042c0:	f107 0310 	add.w	r3, r7, #16
 80042c4:	9301      	str	r3, [sp, #4]
 80042c6:	69fb      	ldr	r3, [r7, #28]
 80042c8:	9300      	str	r3, [sp, #0]
 80042ca:	68bb      	ldr	r3, [r7, #8]
 80042cc:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80042ce:	68f8      	ldr	r0, [r7, #12]
 80042d0:	f000 fe4c 	bl	8004f6c <xTaskCreate>
 80042d4:	4603      	mov	r3, r0
 80042d6:	2b01      	cmp	r3, #1
 80042d8:	d001      	beq.n	80042de <osThreadNew+0x11a>
            hTask = NULL;
 80042da:	2300      	movs	r3, #0
 80042dc:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 80042de:	693b      	ldr	r3, [r7, #16]
}
 80042e0:	4618      	mov	r0, r3
 80042e2:	3728      	adds	r7, #40	@ 0x28
 80042e4:	46bd      	mov	sp, r7
 80042e6:	bd80      	pop	{r7, pc}

080042e8 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 80042e8:	b480      	push	{r7}
 80042ea:	b085      	sub	sp, #20
 80042ec:	af00      	add	r7, sp, #0
 80042ee:	60f8      	str	r0, [r7, #12]
 80042f0:	60b9      	str	r1, [r7, #8]
 80042f2:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 80042f4:	68fb      	ldr	r3, [r7, #12]
 80042f6:	4a07      	ldr	r2, [pc, #28]	@ (8004314 <vApplicationGetIdleTaskMemory+0x2c>)
 80042f8:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 80042fa:	68bb      	ldr	r3, [r7, #8]
 80042fc:	4a06      	ldr	r2, [pc, #24]	@ (8004318 <vApplicationGetIdleTaskMemory+0x30>)
 80042fe:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8004300:	687b      	ldr	r3, [r7, #4]
 8004302:	2280      	movs	r2, #128	@ 0x80
 8004304:	601a      	str	r2, [r3, #0]
}
 8004306:	bf00      	nop
 8004308:	3714      	adds	r7, #20
 800430a:	46bd      	mov	sp, r7
 800430c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004310:	4770      	bx	lr
 8004312:	bf00      	nop
 8004314:	200001c4 	.word	0x200001c4
 8004318:	2000026c 	.word	0x2000026c

0800431c <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 800431c:	b480      	push	{r7}
 800431e:	b085      	sub	sp, #20
 8004320:	af00      	add	r7, sp, #0
 8004322:	60f8      	str	r0, [r7, #12]
 8004324:	60b9      	str	r1, [r7, #8]
 8004326:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8004328:	68fb      	ldr	r3, [r7, #12]
 800432a:	4a07      	ldr	r2, [pc, #28]	@ (8004348 <vApplicationGetTimerTaskMemory+0x2c>)
 800432c:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 800432e:	68bb      	ldr	r3, [r7, #8]
 8004330:	4a06      	ldr	r2, [pc, #24]	@ (800434c <vApplicationGetTimerTaskMemory+0x30>)
 8004332:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8004334:	687b      	ldr	r3, [r7, #4]
 8004336:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800433a:	601a      	str	r2, [r3, #0]
}
 800433c:	bf00      	nop
 800433e:	3714      	adds	r7, #20
 8004340:	46bd      	mov	sp, r7
 8004342:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004346:	4770      	bx	lr
 8004348:	2000046c 	.word	0x2000046c
 800434c:	20000514 	.word	0x20000514

08004350 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8004350:	b480      	push	{r7}
 8004352:	b083      	sub	sp, #12
 8004354:	af00      	add	r7, sp, #0
 8004356:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004358:	687b      	ldr	r3, [r7, #4]
 800435a:	f103 0208 	add.w	r2, r3, #8
 800435e:	687b      	ldr	r3, [r7, #4]
 8004360:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8004362:	687b      	ldr	r3, [r7, #4]
 8004364:	f04f 32ff 	mov.w	r2, #4294967295
 8004368:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800436a:	687b      	ldr	r3, [r7, #4]
 800436c:	f103 0208 	add.w	r2, r3, #8
 8004370:	687b      	ldr	r3, [r7, #4]
 8004372:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004374:	687b      	ldr	r3, [r7, #4]
 8004376:	f103 0208 	add.w	r2, r3, #8
 800437a:	687b      	ldr	r3, [r7, #4]
 800437c:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800437e:	687b      	ldr	r3, [r7, #4]
 8004380:	2200      	movs	r2, #0
 8004382:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8004384:	bf00      	nop
 8004386:	370c      	adds	r7, #12
 8004388:	46bd      	mov	sp, r7
 800438a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800438e:	4770      	bx	lr

08004390 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8004390:	b480      	push	{r7}
 8004392:	b083      	sub	sp, #12
 8004394:	af00      	add	r7, sp, #0
 8004396:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8004398:	687b      	ldr	r3, [r7, #4]
 800439a:	2200      	movs	r2, #0
 800439c:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800439e:	bf00      	nop
 80043a0:	370c      	adds	r7, #12
 80043a2:	46bd      	mov	sp, r7
 80043a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043a8:	4770      	bx	lr

080043aa <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80043aa:	b480      	push	{r7}
 80043ac:	b085      	sub	sp, #20
 80043ae:	af00      	add	r7, sp, #0
 80043b0:	6078      	str	r0, [r7, #4]
 80043b2:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 80043b4:	687b      	ldr	r3, [r7, #4]
 80043b6:	685b      	ldr	r3, [r3, #4]
 80043b8:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 80043ba:	683b      	ldr	r3, [r7, #0]
 80043bc:	68fa      	ldr	r2, [r7, #12]
 80043be:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 80043c0:	68fb      	ldr	r3, [r7, #12]
 80043c2:	689a      	ldr	r2, [r3, #8]
 80043c4:	683b      	ldr	r3, [r7, #0]
 80043c6:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 80043c8:	68fb      	ldr	r3, [r7, #12]
 80043ca:	689b      	ldr	r3, [r3, #8]
 80043cc:	683a      	ldr	r2, [r7, #0]
 80043ce:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 80043d0:	68fb      	ldr	r3, [r7, #12]
 80043d2:	683a      	ldr	r2, [r7, #0]
 80043d4:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 80043d6:	683b      	ldr	r3, [r7, #0]
 80043d8:	687a      	ldr	r2, [r7, #4]
 80043da:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80043dc:	687b      	ldr	r3, [r7, #4]
 80043de:	681b      	ldr	r3, [r3, #0]
 80043e0:	1c5a      	adds	r2, r3, #1
 80043e2:	687b      	ldr	r3, [r7, #4]
 80043e4:	601a      	str	r2, [r3, #0]
}
 80043e6:	bf00      	nop
 80043e8:	3714      	adds	r7, #20
 80043ea:	46bd      	mov	sp, r7
 80043ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043f0:	4770      	bx	lr

080043f2 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80043f2:	b480      	push	{r7}
 80043f4:	b085      	sub	sp, #20
 80043f6:	af00      	add	r7, sp, #0
 80043f8:	6078      	str	r0, [r7, #4]
 80043fa:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 80043fc:	683b      	ldr	r3, [r7, #0]
 80043fe:	681b      	ldr	r3, [r3, #0]
 8004400:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8004402:	68bb      	ldr	r3, [r7, #8]
 8004404:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004408:	d103      	bne.n	8004412 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800440a:	687b      	ldr	r3, [r7, #4]
 800440c:	691b      	ldr	r3, [r3, #16]
 800440e:	60fb      	str	r3, [r7, #12]
 8004410:	e00c      	b.n	800442c <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8004412:	687b      	ldr	r3, [r7, #4]
 8004414:	3308      	adds	r3, #8
 8004416:	60fb      	str	r3, [r7, #12]
 8004418:	e002      	b.n	8004420 <vListInsert+0x2e>
 800441a:	68fb      	ldr	r3, [r7, #12]
 800441c:	685b      	ldr	r3, [r3, #4]
 800441e:	60fb      	str	r3, [r7, #12]
 8004420:	68fb      	ldr	r3, [r7, #12]
 8004422:	685b      	ldr	r3, [r3, #4]
 8004424:	681b      	ldr	r3, [r3, #0]
 8004426:	68ba      	ldr	r2, [r7, #8]
 8004428:	429a      	cmp	r2, r3
 800442a:	d2f6      	bcs.n	800441a <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800442c:	68fb      	ldr	r3, [r7, #12]
 800442e:	685a      	ldr	r2, [r3, #4]
 8004430:	683b      	ldr	r3, [r7, #0]
 8004432:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8004434:	683b      	ldr	r3, [r7, #0]
 8004436:	685b      	ldr	r3, [r3, #4]
 8004438:	683a      	ldr	r2, [r7, #0]
 800443a:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800443c:	683b      	ldr	r3, [r7, #0]
 800443e:	68fa      	ldr	r2, [r7, #12]
 8004440:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8004442:	68fb      	ldr	r3, [r7, #12]
 8004444:	683a      	ldr	r2, [r7, #0]
 8004446:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8004448:	683b      	ldr	r3, [r7, #0]
 800444a:	687a      	ldr	r2, [r7, #4]
 800444c:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800444e:	687b      	ldr	r3, [r7, #4]
 8004450:	681b      	ldr	r3, [r3, #0]
 8004452:	1c5a      	adds	r2, r3, #1
 8004454:	687b      	ldr	r3, [r7, #4]
 8004456:	601a      	str	r2, [r3, #0]
}
 8004458:	bf00      	nop
 800445a:	3714      	adds	r7, #20
 800445c:	46bd      	mov	sp, r7
 800445e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004462:	4770      	bx	lr

08004464 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8004464:	b480      	push	{r7}
 8004466:	b085      	sub	sp, #20
 8004468:	af00      	add	r7, sp, #0
 800446a:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 800446c:	687b      	ldr	r3, [r7, #4]
 800446e:	691b      	ldr	r3, [r3, #16]
 8004470:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8004472:	687b      	ldr	r3, [r7, #4]
 8004474:	685b      	ldr	r3, [r3, #4]
 8004476:	687a      	ldr	r2, [r7, #4]
 8004478:	6892      	ldr	r2, [r2, #8]
 800447a:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800447c:	687b      	ldr	r3, [r7, #4]
 800447e:	689b      	ldr	r3, [r3, #8]
 8004480:	687a      	ldr	r2, [r7, #4]
 8004482:	6852      	ldr	r2, [r2, #4]
 8004484:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8004486:	68fb      	ldr	r3, [r7, #12]
 8004488:	685b      	ldr	r3, [r3, #4]
 800448a:	687a      	ldr	r2, [r7, #4]
 800448c:	429a      	cmp	r2, r3
 800448e:	d103      	bne.n	8004498 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8004490:	687b      	ldr	r3, [r7, #4]
 8004492:	689a      	ldr	r2, [r3, #8]
 8004494:	68fb      	ldr	r3, [r7, #12]
 8004496:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8004498:	687b      	ldr	r3, [r7, #4]
 800449a:	2200      	movs	r2, #0
 800449c:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800449e:	68fb      	ldr	r3, [r7, #12]
 80044a0:	681b      	ldr	r3, [r3, #0]
 80044a2:	1e5a      	subs	r2, r3, #1
 80044a4:	68fb      	ldr	r3, [r7, #12]
 80044a6:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 80044a8:	68fb      	ldr	r3, [r7, #12]
 80044aa:	681b      	ldr	r3, [r3, #0]
}
 80044ac:	4618      	mov	r0, r3
 80044ae:	3714      	adds	r7, #20
 80044b0:	46bd      	mov	sp, r7
 80044b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044b6:	4770      	bx	lr

080044b8 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 80044b8:	b580      	push	{r7, lr}
 80044ba:	b084      	sub	sp, #16
 80044bc:	af00      	add	r7, sp, #0
 80044be:	6078      	str	r0, [r7, #4]
 80044c0:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 80044c2:	687b      	ldr	r3, [r7, #4]
 80044c4:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 80044c6:	68fb      	ldr	r3, [r7, #12]
 80044c8:	2b00      	cmp	r3, #0
 80044ca:	d10b      	bne.n	80044e4 <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 80044cc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80044d0:	f383 8811 	msr	BASEPRI, r3
 80044d4:	f3bf 8f6f 	isb	sy
 80044d8:	f3bf 8f4f 	dsb	sy
 80044dc:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 80044de:	bf00      	nop
 80044e0:	bf00      	nop
 80044e2:	e7fd      	b.n	80044e0 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 80044e4:	f002 f8a8 	bl	8006638 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80044e8:	68fb      	ldr	r3, [r7, #12]
 80044ea:	681a      	ldr	r2, [r3, #0]
 80044ec:	68fb      	ldr	r3, [r7, #12]
 80044ee:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80044f0:	68f9      	ldr	r1, [r7, #12]
 80044f2:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 80044f4:	fb01 f303 	mul.w	r3, r1, r3
 80044f8:	441a      	add	r2, r3
 80044fa:	68fb      	ldr	r3, [r7, #12]
 80044fc:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 80044fe:	68fb      	ldr	r3, [r7, #12]
 8004500:	2200      	movs	r2, #0
 8004502:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8004504:	68fb      	ldr	r3, [r7, #12]
 8004506:	681a      	ldr	r2, [r3, #0]
 8004508:	68fb      	ldr	r3, [r7, #12]
 800450a:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800450c:	68fb      	ldr	r3, [r7, #12]
 800450e:	681a      	ldr	r2, [r3, #0]
 8004510:	68fb      	ldr	r3, [r7, #12]
 8004512:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004514:	3b01      	subs	r3, #1
 8004516:	68f9      	ldr	r1, [r7, #12]
 8004518:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 800451a:	fb01 f303 	mul.w	r3, r1, r3
 800451e:	441a      	add	r2, r3
 8004520:	68fb      	ldr	r3, [r7, #12]
 8004522:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8004524:	68fb      	ldr	r3, [r7, #12]
 8004526:	22ff      	movs	r2, #255	@ 0xff
 8004528:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 800452c:	68fb      	ldr	r3, [r7, #12]
 800452e:	22ff      	movs	r2, #255	@ 0xff
 8004530:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 8004534:	683b      	ldr	r3, [r7, #0]
 8004536:	2b00      	cmp	r3, #0
 8004538:	d114      	bne.n	8004564 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800453a:	68fb      	ldr	r3, [r7, #12]
 800453c:	691b      	ldr	r3, [r3, #16]
 800453e:	2b00      	cmp	r3, #0
 8004540:	d01a      	beq.n	8004578 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8004542:	68fb      	ldr	r3, [r7, #12]
 8004544:	3310      	adds	r3, #16
 8004546:	4618      	mov	r0, r3
 8004548:	f001 f942 	bl	80057d0 <xTaskRemoveFromEventList>
 800454c:	4603      	mov	r3, r0
 800454e:	2b00      	cmp	r3, #0
 8004550:	d012      	beq.n	8004578 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8004552:	4b0d      	ldr	r3, [pc, #52]	@ (8004588 <xQueueGenericReset+0xd0>)
 8004554:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004558:	601a      	str	r2, [r3, #0]
 800455a:	f3bf 8f4f 	dsb	sy
 800455e:	f3bf 8f6f 	isb	sy
 8004562:	e009      	b.n	8004578 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8004564:	68fb      	ldr	r3, [r7, #12]
 8004566:	3310      	adds	r3, #16
 8004568:	4618      	mov	r0, r3
 800456a:	f7ff fef1 	bl	8004350 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800456e:	68fb      	ldr	r3, [r7, #12]
 8004570:	3324      	adds	r3, #36	@ 0x24
 8004572:	4618      	mov	r0, r3
 8004574:	f7ff feec 	bl	8004350 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8004578:	f002 f890 	bl	800669c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 800457c:	2301      	movs	r3, #1
}
 800457e:	4618      	mov	r0, r3
 8004580:	3710      	adds	r7, #16
 8004582:	46bd      	mov	sp, r7
 8004584:	bd80      	pop	{r7, pc}
 8004586:	bf00      	nop
 8004588:	e000ed04 	.word	0xe000ed04

0800458c <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 800458c:	b580      	push	{r7, lr}
 800458e:	b08e      	sub	sp, #56	@ 0x38
 8004590:	af02      	add	r7, sp, #8
 8004592:	60f8      	str	r0, [r7, #12]
 8004594:	60b9      	str	r1, [r7, #8]
 8004596:	607a      	str	r2, [r7, #4]
 8004598:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800459a:	68fb      	ldr	r3, [r7, #12]
 800459c:	2b00      	cmp	r3, #0
 800459e:	d10b      	bne.n	80045b8 <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 80045a0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80045a4:	f383 8811 	msr	BASEPRI, r3
 80045a8:	f3bf 8f6f 	isb	sy
 80045ac:	f3bf 8f4f 	dsb	sy
 80045b0:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 80045b2:	bf00      	nop
 80045b4:	bf00      	nop
 80045b6:	e7fd      	b.n	80045b4 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 80045b8:	683b      	ldr	r3, [r7, #0]
 80045ba:	2b00      	cmp	r3, #0
 80045bc:	d10b      	bne.n	80045d6 <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 80045be:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80045c2:	f383 8811 	msr	BASEPRI, r3
 80045c6:	f3bf 8f6f 	isb	sy
 80045ca:	f3bf 8f4f 	dsb	sy
 80045ce:	627b      	str	r3, [r7, #36]	@ 0x24
}
 80045d0:	bf00      	nop
 80045d2:	bf00      	nop
 80045d4:	e7fd      	b.n	80045d2 <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 80045d6:	687b      	ldr	r3, [r7, #4]
 80045d8:	2b00      	cmp	r3, #0
 80045da:	d002      	beq.n	80045e2 <xQueueGenericCreateStatic+0x56>
 80045dc:	68bb      	ldr	r3, [r7, #8]
 80045de:	2b00      	cmp	r3, #0
 80045e0:	d001      	beq.n	80045e6 <xQueueGenericCreateStatic+0x5a>
 80045e2:	2301      	movs	r3, #1
 80045e4:	e000      	b.n	80045e8 <xQueueGenericCreateStatic+0x5c>
 80045e6:	2300      	movs	r3, #0
 80045e8:	2b00      	cmp	r3, #0
 80045ea:	d10b      	bne.n	8004604 <xQueueGenericCreateStatic+0x78>
	__asm volatile
 80045ec:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80045f0:	f383 8811 	msr	BASEPRI, r3
 80045f4:	f3bf 8f6f 	isb	sy
 80045f8:	f3bf 8f4f 	dsb	sy
 80045fc:	623b      	str	r3, [r7, #32]
}
 80045fe:	bf00      	nop
 8004600:	bf00      	nop
 8004602:	e7fd      	b.n	8004600 <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8004604:	687b      	ldr	r3, [r7, #4]
 8004606:	2b00      	cmp	r3, #0
 8004608:	d102      	bne.n	8004610 <xQueueGenericCreateStatic+0x84>
 800460a:	68bb      	ldr	r3, [r7, #8]
 800460c:	2b00      	cmp	r3, #0
 800460e:	d101      	bne.n	8004614 <xQueueGenericCreateStatic+0x88>
 8004610:	2301      	movs	r3, #1
 8004612:	e000      	b.n	8004616 <xQueueGenericCreateStatic+0x8a>
 8004614:	2300      	movs	r3, #0
 8004616:	2b00      	cmp	r3, #0
 8004618:	d10b      	bne.n	8004632 <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 800461a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800461e:	f383 8811 	msr	BASEPRI, r3
 8004622:	f3bf 8f6f 	isb	sy
 8004626:	f3bf 8f4f 	dsb	sy
 800462a:	61fb      	str	r3, [r7, #28]
}
 800462c:	bf00      	nop
 800462e:	bf00      	nop
 8004630:	e7fd      	b.n	800462e <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8004632:	2350      	movs	r3, #80	@ 0x50
 8004634:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8004636:	697b      	ldr	r3, [r7, #20]
 8004638:	2b50      	cmp	r3, #80	@ 0x50
 800463a:	d00b      	beq.n	8004654 <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 800463c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004640:	f383 8811 	msr	BASEPRI, r3
 8004644:	f3bf 8f6f 	isb	sy
 8004648:	f3bf 8f4f 	dsb	sy
 800464c:	61bb      	str	r3, [r7, #24]
}
 800464e:	bf00      	nop
 8004650:	bf00      	nop
 8004652:	e7fd      	b.n	8004650 <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8004654:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8004656:	683b      	ldr	r3, [r7, #0]
 8004658:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 800465a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800465c:	2b00      	cmp	r3, #0
 800465e:	d00d      	beq.n	800467c <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8004660:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004662:	2201      	movs	r2, #1
 8004664:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8004668:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 800466c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800466e:	9300      	str	r3, [sp, #0]
 8004670:	4613      	mov	r3, r2
 8004672:	687a      	ldr	r2, [r7, #4]
 8004674:	68b9      	ldr	r1, [r7, #8]
 8004676:	68f8      	ldr	r0, [r7, #12]
 8004678:	f000 f805 	bl	8004686 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800467c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 800467e:	4618      	mov	r0, r3
 8004680:	3730      	adds	r7, #48	@ 0x30
 8004682:	46bd      	mov	sp, r7
 8004684:	bd80      	pop	{r7, pc}

08004686 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8004686:	b580      	push	{r7, lr}
 8004688:	b084      	sub	sp, #16
 800468a:	af00      	add	r7, sp, #0
 800468c:	60f8      	str	r0, [r7, #12]
 800468e:	60b9      	str	r1, [r7, #8]
 8004690:	607a      	str	r2, [r7, #4]
 8004692:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8004694:	68bb      	ldr	r3, [r7, #8]
 8004696:	2b00      	cmp	r3, #0
 8004698:	d103      	bne.n	80046a2 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800469a:	69bb      	ldr	r3, [r7, #24]
 800469c:	69ba      	ldr	r2, [r7, #24]
 800469e:	601a      	str	r2, [r3, #0]
 80046a0:	e002      	b.n	80046a8 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 80046a2:	69bb      	ldr	r3, [r7, #24]
 80046a4:	687a      	ldr	r2, [r7, #4]
 80046a6:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 80046a8:	69bb      	ldr	r3, [r7, #24]
 80046aa:	68fa      	ldr	r2, [r7, #12]
 80046ac:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 80046ae:	69bb      	ldr	r3, [r7, #24]
 80046b0:	68ba      	ldr	r2, [r7, #8]
 80046b2:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 80046b4:	2101      	movs	r1, #1
 80046b6:	69b8      	ldr	r0, [r7, #24]
 80046b8:	f7ff fefe 	bl	80044b8 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 80046bc:	69bb      	ldr	r3, [r7, #24]
 80046be:	78fa      	ldrb	r2, [r7, #3]
 80046c0:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 80046c4:	bf00      	nop
 80046c6:	3710      	adds	r7, #16
 80046c8:	46bd      	mov	sp, r7
 80046ca:	bd80      	pop	{r7, pc}

080046cc <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 80046cc:	b580      	push	{r7, lr}
 80046ce:	b08e      	sub	sp, #56	@ 0x38
 80046d0:	af00      	add	r7, sp, #0
 80046d2:	60f8      	str	r0, [r7, #12]
 80046d4:	60b9      	str	r1, [r7, #8]
 80046d6:	607a      	str	r2, [r7, #4]
 80046d8:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 80046da:	2300      	movs	r3, #0
 80046dc:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80046de:	68fb      	ldr	r3, [r7, #12]
 80046e0:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 80046e2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80046e4:	2b00      	cmp	r3, #0
 80046e6:	d10b      	bne.n	8004700 <xQueueGenericSend+0x34>
	__asm volatile
 80046e8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80046ec:	f383 8811 	msr	BASEPRI, r3
 80046f0:	f3bf 8f6f 	isb	sy
 80046f4:	f3bf 8f4f 	dsb	sy
 80046f8:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 80046fa:	bf00      	nop
 80046fc:	bf00      	nop
 80046fe:	e7fd      	b.n	80046fc <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8004700:	68bb      	ldr	r3, [r7, #8]
 8004702:	2b00      	cmp	r3, #0
 8004704:	d103      	bne.n	800470e <xQueueGenericSend+0x42>
 8004706:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004708:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800470a:	2b00      	cmp	r3, #0
 800470c:	d101      	bne.n	8004712 <xQueueGenericSend+0x46>
 800470e:	2301      	movs	r3, #1
 8004710:	e000      	b.n	8004714 <xQueueGenericSend+0x48>
 8004712:	2300      	movs	r3, #0
 8004714:	2b00      	cmp	r3, #0
 8004716:	d10b      	bne.n	8004730 <xQueueGenericSend+0x64>
	__asm volatile
 8004718:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800471c:	f383 8811 	msr	BASEPRI, r3
 8004720:	f3bf 8f6f 	isb	sy
 8004724:	f3bf 8f4f 	dsb	sy
 8004728:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800472a:	bf00      	nop
 800472c:	bf00      	nop
 800472e:	e7fd      	b.n	800472c <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8004730:	683b      	ldr	r3, [r7, #0]
 8004732:	2b02      	cmp	r3, #2
 8004734:	d103      	bne.n	800473e <xQueueGenericSend+0x72>
 8004736:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004738:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800473a:	2b01      	cmp	r3, #1
 800473c:	d101      	bne.n	8004742 <xQueueGenericSend+0x76>
 800473e:	2301      	movs	r3, #1
 8004740:	e000      	b.n	8004744 <xQueueGenericSend+0x78>
 8004742:	2300      	movs	r3, #0
 8004744:	2b00      	cmp	r3, #0
 8004746:	d10b      	bne.n	8004760 <xQueueGenericSend+0x94>
	__asm volatile
 8004748:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800474c:	f383 8811 	msr	BASEPRI, r3
 8004750:	f3bf 8f6f 	isb	sy
 8004754:	f3bf 8f4f 	dsb	sy
 8004758:	623b      	str	r3, [r7, #32]
}
 800475a:	bf00      	nop
 800475c:	bf00      	nop
 800475e:	e7fd      	b.n	800475c <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8004760:	f001 f9fc 	bl	8005b5c <xTaskGetSchedulerState>
 8004764:	4603      	mov	r3, r0
 8004766:	2b00      	cmp	r3, #0
 8004768:	d102      	bne.n	8004770 <xQueueGenericSend+0xa4>
 800476a:	687b      	ldr	r3, [r7, #4]
 800476c:	2b00      	cmp	r3, #0
 800476e:	d101      	bne.n	8004774 <xQueueGenericSend+0xa8>
 8004770:	2301      	movs	r3, #1
 8004772:	e000      	b.n	8004776 <xQueueGenericSend+0xaa>
 8004774:	2300      	movs	r3, #0
 8004776:	2b00      	cmp	r3, #0
 8004778:	d10b      	bne.n	8004792 <xQueueGenericSend+0xc6>
	__asm volatile
 800477a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800477e:	f383 8811 	msr	BASEPRI, r3
 8004782:	f3bf 8f6f 	isb	sy
 8004786:	f3bf 8f4f 	dsb	sy
 800478a:	61fb      	str	r3, [r7, #28]
}
 800478c:	bf00      	nop
 800478e:	bf00      	nop
 8004790:	e7fd      	b.n	800478e <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8004792:	f001 ff51 	bl	8006638 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8004796:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004798:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800479a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800479c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800479e:	429a      	cmp	r2, r3
 80047a0:	d302      	bcc.n	80047a8 <xQueueGenericSend+0xdc>
 80047a2:	683b      	ldr	r3, [r7, #0]
 80047a4:	2b02      	cmp	r3, #2
 80047a6:	d129      	bne.n	80047fc <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80047a8:	683a      	ldr	r2, [r7, #0]
 80047aa:	68b9      	ldr	r1, [r7, #8]
 80047ac:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80047ae:	f000 fa0f 	bl	8004bd0 <prvCopyDataToQueue>
 80047b2:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80047b4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80047b6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80047b8:	2b00      	cmp	r3, #0
 80047ba:	d010      	beq.n	80047de <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80047bc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80047be:	3324      	adds	r3, #36	@ 0x24
 80047c0:	4618      	mov	r0, r3
 80047c2:	f001 f805 	bl	80057d0 <xTaskRemoveFromEventList>
 80047c6:	4603      	mov	r3, r0
 80047c8:	2b00      	cmp	r3, #0
 80047ca:	d013      	beq.n	80047f4 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 80047cc:	4b3f      	ldr	r3, [pc, #252]	@ (80048cc <xQueueGenericSend+0x200>)
 80047ce:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80047d2:	601a      	str	r2, [r3, #0]
 80047d4:	f3bf 8f4f 	dsb	sy
 80047d8:	f3bf 8f6f 	isb	sy
 80047dc:	e00a      	b.n	80047f4 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 80047de:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80047e0:	2b00      	cmp	r3, #0
 80047e2:	d007      	beq.n	80047f4 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 80047e4:	4b39      	ldr	r3, [pc, #228]	@ (80048cc <xQueueGenericSend+0x200>)
 80047e6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80047ea:	601a      	str	r2, [r3, #0]
 80047ec:	f3bf 8f4f 	dsb	sy
 80047f0:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 80047f4:	f001 ff52 	bl	800669c <vPortExitCritical>
				return pdPASS;
 80047f8:	2301      	movs	r3, #1
 80047fa:	e063      	b.n	80048c4 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80047fc:	687b      	ldr	r3, [r7, #4]
 80047fe:	2b00      	cmp	r3, #0
 8004800:	d103      	bne.n	800480a <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8004802:	f001 ff4b 	bl	800669c <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8004806:	2300      	movs	r3, #0
 8004808:	e05c      	b.n	80048c4 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 800480a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800480c:	2b00      	cmp	r3, #0
 800480e:	d106      	bne.n	800481e <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8004810:	f107 0314 	add.w	r3, r7, #20
 8004814:	4618      	mov	r0, r3
 8004816:	f001 f83f 	bl	8005898 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800481a:	2301      	movs	r3, #1
 800481c:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800481e:	f001 ff3d 	bl	800669c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8004822:	f000 fda7 	bl	8005374 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8004826:	f001 ff07 	bl	8006638 <vPortEnterCritical>
 800482a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800482c:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8004830:	b25b      	sxtb	r3, r3
 8004832:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004836:	d103      	bne.n	8004840 <xQueueGenericSend+0x174>
 8004838:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800483a:	2200      	movs	r2, #0
 800483c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004840:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004842:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8004846:	b25b      	sxtb	r3, r3
 8004848:	f1b3 3fff 	cmp.w	r3, #4294967295
 800484c:	d103      	bne.n	8004856 <xQueueGenericSend+0x18a>
 800484e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004850:	2200      	movs	r2, #0
 8004852:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8004856:	f001 ff21 	bl	800669c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800485a:	1d3a      	adds	r2, r7, #4
 800485c:	f107 0314 	add.w	r3, r7, #20
 8004860:	4611      	mov	r1, r2
 8004862:	4618      	mov	r0, r3
 8004864:	f001 f82e 	bl	80058c4 <xTaskCheckForTimeOut>
 8004868:	4603      	mov	r3, r0
 800486a:	2b00      	cmp	r3, #0
 800486c:	d124      	bne.n	80048b8 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800486e:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8004870:	f000 faa6 	bl	8004dc0 <prvIsQueueFull>
 8004874:	4603      	mov	r3, r0
 8004876:	2b00      	cmp	r3, #0
 8004878:	d018      	beq.n	80048ac <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800487a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800487c:	3310      	adds	r3, #16
 800487e:	687a      	ldr	r2, [r7, #4]
 8004880:	4611      	mov	r1, r2
 8004882:	4618      	mov	r0, r3
 8004884:	f000 ff52 	bl	800572c <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8004888:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800488a:	f000 fa31 	bl	8004cf0 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800488e:	f000 fd7f 	bl	8005390 <xTaskResumeAll>
 8004892:	4603      	mov	r3, r0
 8004894:	2b00      	cmp	r3, #0
 8004896:	f47f af7c 	bne.w	8004792 <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 800489a:	4b0c      	ldr	r3, [pc, #48]	@ (80048cc <xQueueGenericSend+0x200>)
 800489c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80048a0:	601a      	str	r2, [r3, #0]
 80048a2:	f3bf 8f4f 	dsb	sy
 80048a6:	f3bf 8f6f 	isb	sy
 80048aa:	e772      	b.n	8004792 <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 80048ac:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80048ae:	f000 fa1f 	bl	8004cf0 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80048b2:	f000 fd6d 	bl	8005390 <xTaskResumeAll>
 80048b6:	e76c      	b.n	8004792 <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 80048b8:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80048ba:	f000 fa19 	bl	8004cf0 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80048be:	f000 fd67 	bl	8005390 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 80048c2:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 80048c4:	4618      	mov	r0, r3
 80048c6:	3738      	adds	r7, #56	@ 0x38
 80048c8:	46bd      	mov	sp, r7
 80048ca:	bd80      	pop	{r7, pc}
 80048cc:	e000ed04 	.word	0xe000ed04

080048d0 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 80048d0:	b580      	push	{r7, lr}
 80048d2:	b090      	sub	sp, #64	@ 0x40
 80048d4:	af00      	add	r7, sp, #0
 80048d6:	60f8      	str	r0, [r7, #12]
 80048d8:	60b9      	str	r1, [r7, #8]
 80048da:	607a      	str	r2, [r7, #4]
 80048dc:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 80048de:	68fb      	ldr	r3, [r7, #12]
 80048e0:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 80048e2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80048e4:	2b00      	cmp	r3, #0
 80048e6:	d10b      	bne.n	8004900 <xQueueGenericSendFromISR+0x30>
	__asm volatile
 80048e8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80048ec:	f383 8811 	msr	BASEPRI, r3
 80048f0:	f3bf 8f6f 	isb	sy
 80048f4:	f3bf 8f4f 	dsb	sy
 80048f8:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 80048fa:	bf00      	nop
 80048fc:	bf00      	nop
 80048fe:	e7fd      	b.n	80048fc <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8004900:	68bb      	ldr	r3, [r7, #8]
 8004902:	2b00      	cmp	r3, #0
 8004904:	d103      	bne.n	800490e <xQueueGenericSendFromISR+0x3e>
 8004906:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004908:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800490a:	2b00      	cmp	r3, #0
 800490c:	d101      	bne.n	8004912 <xQueueGenericSendFromISR+0x42>
 800490e:	2301      	movs	r3, #1
 8004910:	e000      	b.n	8004914 <xQueueGenericSendFromISR+0x44>
 8004912:	2300      	movs	r3, #0
 8004914:	2b00      	cmp	r3, #0
 8004916:	d10b      	bne.n	8004930 <xQueueGenericSendFromISR+0x60>
	__asm volatile
 8004918:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800491c:	f383 8811 	msr	BASEPRI, r3
 8004920:	f3bf 8f6f 	isb	sy
 8004924:	f3bf 8f4f 	dsb	sy
 8004928:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800492a:	bf00      	nop
 800492c:	bf00      	nop
 800492e:	e7fd      	b.n	800492c <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8004930:	683b      	ldr	r3, [r7, #0]
 8004932:	2b02      	cmp	r3, #2
 8004934:	d103      	bne.n	800493e <xQueueGenericSendFromISR+0x6e>
 8004936:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004938:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800493a:	2b01      	cmp	r3, #1
 800493c:	d101      	bne.n	8004942 <xQueueGenericSendFromISR+0x72>
 800493e:	2301      	movs	r3, #1
 8004940:	e000      	b.n	8004944 <xQueueGenericSendFromISR+0x74>
 8004942:	2300      	movs	r3, #0
 8004944:	2b00      	cmp	r3, #0
 8004946:	d10b      	bne.n	8004960 <xQueueGenericSendFromISR+0x90>
	__asm volatile
 8004948:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800494c:	f383 8811 	msr	BASEPRI, r3
 8004950:	f3bf 8f6f 	isb	sy
 8004954:	f3bf 8f4f 	dsb	sy
 8004958:	623b      	str	r3, [r7, #32]
}
 800495a:	bf00      	nop
 800495c:	bf00      	nop
 800495e:	e7fd      	b.n	800495c <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8004960:	f001 ff4a 	bl	80067f8 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8004964:	f3ef 8211 	mrs	r2, BASEPRI
 8004968:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800496c:	f383 8811 	msr	BASEPRI, r3
 8004970:	f3bf 8f6f 	isb	sy
 8004974:	f3bf 8f4f 	dsb	sy
 8004978:	61fa      	str	r2, [r7, #28]
 800497a:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 800497c:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800497e:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8004980:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004982:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004984:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004986:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004988:	429a      	cmp	r2, r3
 800498a:	d302      	bcc.n	8004992 <xQueueGenericSendFromISR+0xc2>
 800498c:	683b      	ldr	r3, [r7, #0]
 800498e:	2b02      	cmp	r3, #2
 8004990:	d12f      	bne.n	80049f2 <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8004992:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004994:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8004998:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 800499c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800499e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80049a0:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80049a2:	683a      	ldr	r2, [r7, #0]
 80049a4:	68b9      	ldr	r1, [r7, #8]
 80049a6:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 80049a8:	f000 f912 	bl	8004bd0 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 80049ac:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 80049b0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80049b4:	d112      	bne.n	80049dc <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80049b6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80049b8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80049ba:	2b00      	cmp	r3, #0
 80049bc:	d016      	beq.n	80049ec <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80049be:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80049c0:	3324      	adds	r3, #36	@ 0x24
 80049c2:	4618      	mov	r0, r3
 80049c4:	f000 ff04 	bl	80057d0 <xTaskRemoveFromEventList>
 80049c8:	4603      	mov	r3, r0
 80049ca:	2b00      	cmp	r3, #0
 80049cc:	d00e      	beq.n	80049ec <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 80049ce:	687b      	ldr	r3, [r7, #4]
 80049d0:	2b00      	cmp	r3, #0
 80049d2:	d00b      	beq.n	80049ec <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 80049d4:	687b      	ldr	r3, [r7, #4]
 80049d6:	2201      	movs	r2, #1
 80049d8:	601a      	str	r2, [r3, #0]
 80049da:	e007      	b.n	80049ec <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 80049dc:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 80049e0:	3301      	adds	r3, #1
 80049e2:	b2db      	uxtb	r3, r3
 80049e4:	b25a      	sxtb	r2, r3
 80049e6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80049e8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 80049ec:	2301      	movs	r3, #1
 80049ee:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 80049f0:	e001      	b.n	80049f6 <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 80049f2:	2300      	movs	r3, #0
 80049f4:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80049f6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80049f8:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 80049fa:	697b      	ldr	r3, [r7, #20]
 80049fc:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8004a00:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8004a02:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 8004a04:	4618      	mov	r0, r3
 8004a06:	3740      	adds	r7, #64	@ 0x40
 8004a08:	46bd      	mov	sp, r7
 8004a0a:	bd80      	pop	{r7, pc}

08004a0c <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8004a0c:	b580      	push	{r7, lr}
 8004a0e:	b08c      	sub	sp, #48	@ 0x30
 8004a10:	af00      	add	r7, sp, #0
 8004a12:	60f8      	str	r0, [r7, #12]
 8004a14:	60b9      	str	r1, [r7, #8]
 8004a16:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8004a18:	2300      	movs	r3, #0
 8004a1a:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8004a1c:	68fb      	ldr	r3, [r7, #12]
 8004a1e:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8004a20:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004a22:	2b00      	cmp	r3, #0
 8004a24:	d10b      	bne.n	8004a3e <xQueueReceive+0x32>
	__asm volatile
 8004a26:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004a2a:	f383 8811 	msr	BASEPRI, r3
 8004a2e:	f3bf 8f6f 	isb	sy
 8004a32:	f3bf 8f4f 	dsb	sy
 8004a36:	623b      	str	r3, [r7, #32]
}
 8004a38:	bf00      	nop
 8004a3a:	bf00      	nop
 8004a3c:	e7fd      	b.n	8004a3a <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8004a3e:	68bb      	ldr	r3, [r7, #8]
 8004a40:	2b00      	cmp	r3, #0
 8004a42:	d103      	bne.n	8004a4c <xQueueReceive+0x40>
 8004a44:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004a46:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004a48:	2b00      	cmp	r3, #0
 8004a4a:	d101      	bne.n	8004a50 <xQueueReceive+0x44>
 8004a4c:	2301      	movs	r3, #1
 8004a4e:	e000      	b.n	8004a52 <xQueueReceive+0x46>
 8004a50:	2300      	movs	r3, #0
 8004a52:	2b00      	cmp	r3, #0
 8004a54:	d10b      	bne.n	8004a6e <xQueueReceive+0x62>
	__asm volatile
 8004a56:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004a5a:	f383 8811 	msr	BASEPRI, r3
 8004a5e:	f3bf 8f6f 	isb	sy
 8004a62:	f3bf 8f4f 	dsb	sy
 8004a66:	61fb      	str	r3, [r7, #28]
}
 8004a68:	bf00      	nop
 8004a6a:	bf00      	nop
 8004a6c:	e7fd      	b.n	8004a6a <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8004a6e:	f001 f875 	bl	8005b5c <xTaskGetSchedulerState>
 8004a72:	4603      	mov	r3, r0
 8004a74:	2b00      	cmp	r3, #0
 8004a76:	d102      	bne.n	8004a7e <xQueueReceive+0x72>
 8004a78:	687b      	ldr	r3, [r7, #4]
 8004a7a:	2b00      	cmp	r3, #0
 8004a7c:	d101      	bne.n	8004a82 <xQueueReceive+0x76>
 8004a7e:	2301      	movs	r3, #1
 8004a80:	e000      	b.n	8004a84 <xQueueReceive+0x78>
 8004a82:	2300      	movs	r3, #0
 8004a84:	2b00      	cmp	r3, #0
 8004a86:	d10b      	bne.n	8004aa0 <xQueueReceive+0x94>
	__asm volatile
 8004a88:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004a8c:	f383 8811 	msr	BASEPRI, r3
 8004a90:	f3bf 8f6f 	isb	sy
 8004a94:	f3bf 8f4f 	dsb	sy
 8004a98:	61bb      	str	r3, [r7, #24]
}
 8004a9a:	bf00      	nop
 8004a9c:	bf00      	nop
 8004a9e:	e7fd      	b.n	8004a9c <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8004aa0:	f001 fdca 	bl	8006638 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8004aa4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004aa6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004aa8:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8004aaa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004aac:	2b00      	cmp	r3, #0
 8004aae:	d01f      	beq.n	8004af0 <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8004ab0:	68b9      	ldr	r1, [r7, #8]
 8004ab2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8004ab4:	f000 f8f6 	bl	8004ca4 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8004ab8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004aba:	1e5a      	subs	r2, r3, #1
 8004abc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004abe:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8004ac0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004ac2:	691b      	ldr	r3, [r3, #16]
 8004ac4:	2b00      	cmp	r3, #0
 8004ac6:	d00f      	beq.n	8004ae8 <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8004ac8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004aca:	3310      	adds	r3, #16
 8004acc:	4618      	mov	r0, r3
 8004ace:	f000 fe7f 	bl	80057d0 <xTaskRemoveFromEventList>
 8004ad2:	4603      	mov	r3, r0
 8004ad4:	2b00      	cmp	r3, #0
 8004ad6:	d007      	beq.n	8004ae8 <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8004ad8:	4b3c      	ldr	r3, [pc, #240]	@ (8004bcc <xQueueReceive+0x1c0>)
 8004ada:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004ade:	601a      	str	r2, [r3, #0]
 8004ae0:	f3bf 8f4f 	dsb	sy
 8004ae4:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8004ae8:	f001 fdd8 	bl	800669c <vPortExitCritical>
				return pdPASS;
 8004aec:	2301      	movs	r3, #1
 8004aee:	e069      	b.n	8004bc4 <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8004af0:	687b      	ldr	r3, [r7, #4]
 8004af2:	2b00      	cmp	r3, #0
 8004af4:	d103      	bne.n	8004afe <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8004af6:	f001 fdd1 	bl	800669c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8004afa:	2300      	movs	r3, #0
 8004afc:	e062      	b.n	8004bc4 <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8004afe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004b00:	2b00      	cmp	r3, #0
 8004b02:	d106      	bne.n	8004b12 <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8004b04:	f107 0310 	add.w	r3, r7, #16
 8004b08:	4618      	mov	r0, r3
 8004b0a:	f000 fec5 	bl	8005898 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8004b0e:	2301      	movs	r3, #1
 8004b10:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8004b12:	f001 fdc3 	bl	800669c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8004b16:	f000 fc2d 	bl	8005374 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8004b1a:	f001 fd8d 	bl	8006638 <vPortEnterCritical>
 8004b1e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004b20:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8004b24:	b25b      	sxtb	r3, r3
 8004b26:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004b2a:	d103      	bne.n	8004b34 <xQueueReceive+0x128>
 8004b2c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004b2e:	2200      	movs	r2, #0
 8004b30:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004b34:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004b36:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8004b3a:	b25b      	sxtb	r3, r3
 8004b3c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004b40:	d103      	bne.n	8004b4a <xQueueReceive+0x13e>
 8004b42:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004b44:	2200      	movs	r2, #0
 8004b46:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8004b4a:	f001 fda7 	bl	800669c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8004b4e:	1d3a      	adds	r2, r7, #4
 8004b50:	f107 0310 	add.w	r3, r7, #16
 8004b54:	4611      	mov	r1, r2
 8004b56:	4618      	mov	r0, r3
 8004b58:	f000 feb4 	bl	80058c4 <xTaskCheckForTimeOut>
 8004b5c:	4603      	mov	r3, r0
 8004b5e:	2b00      	cmp	r3, #0
 8004b60:	d123      	bne.n	8004baa <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8004b62:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8004b64:	f000 f916 	bl	8004d94 <prvIsQueueEmpty>
 8004b68:	4603      	mov	r3, r0
 8004b6a:	2b00      	cmp	r3, #0
 8004b6c:	d017      	beq.n	8004b9e <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8004b6e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004b70:	3324      	adds	r3, #36	@ 0x24
 8004b72:	687a      	ldr	r2, [r7, #4]
 8004b74:	4611      	mov	r1, r2
 8004b76:	4618      	mov	r0, r3
 8004b78:	f000 fdd8 	bl	800572c <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8004b7c:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8004b7e:	f000 f8b7 	bl	8004cf0 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8004b82:	f000 fc05 	bl	8005390 <xTaskResumeAll>
 8004b86:	4603      	mov	r3, r0
 8004b88:	2b00      	cmp	r3, #0
 8004b8a:	d189      	bne.n	8004aa0 <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 8004b8c:	4b0f      	ldr	r3, [pc, #60]	@ (8004bcc <xQueueReceive+0x1c0>)
 8004b8e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004b92:	601a      	str	r2, [r3, #0]
 8004b94:	f3bf 8f4f 	dsb	sy
 8004b98:	f3bf 8f6f 	isb	sy
 8004b9c:	e780      	b.n	8004aa0 <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8004b9e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8004ba0:	f000 f8a6 	bl	8004cf0 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8004ba4:	f000 fbf4 	bl	8005390 <xTaskResumeAll>
 8004ba8:	e77a      	b.n	8004aa0 <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8004baa:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8004bac:	f000 f8a0 	bl	8004cf0 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8004bb0:	f000 fbee 	bl	8005390 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8004bb4:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8004bb6:	f000 f8ed 	bl	8004d94 <prvIsQueueEmpty>
 8004bba:	4603      	mov	r3, r0
 8004bbc:	2b00      	cmp	r3, #0
 8004bbe:	f43f af6f 	beq.w	8004aa0 <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8004bc2:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8004bc4:	4618      	mov	r0, r3
 8004bc6:	3730      	adds	r7, #48	@ 0x30
 8004bc8:	46bd      	mov	sp, r7
 8004bca:	bd80      	pop	{r7, pc}
 8004bcc:	e000ed04 	.word	0xe000ed04

08004bd0 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8004bd0:	b580      	push	{r7, lr}
 8004bd2:	b086      	sub	sp, #24
 8004bd4:	af00      	add	r7, sp, #0
 8004bd6:	60f8      	str	r0, [r7, #12]
 8004bd8:	60b9      	str	r1, [r7, #8]
 8004bda:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8004bdc:	2300      	movs	r3, #0
 8004bde:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8004be0:	68fb      	ldr	r3, [r7, #12]
 8004be2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004be4:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8004be6:	68fb      	ldr	r3, [r7, #12]
 8004be8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004bea:	2b00      	cmp	r3, #0
 8004bec:	d10d      	bne.n	8004c0a <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8004bee:	68fb      	ldr	r3, [r7, #12]
 8004bf0:	681b      	ldr	r3, [r3, #0]
 8004bf2:	2b00      	cmp	r3, #0
 8004bf4:	d14d      	bne.n	8004c92 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8004bf6:	68fb      	ldr	r3, [r7, #12]
 8004bf8:	689b      	ldr	r3, [r3, #8]
 8004bfa:	4618      	mov	r0, r3
 8004bfc:	f000 ffcc 	bl	8005b98 <xTaskPriorityDisinherit>
 8004c00:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8004c02:	68fb      	ldr	r3, [r7, #12]
 8004c04:	2200      	movs	r2, #0
 8004c06:	609a      	str	r2, [r3, #8]
 8004c08:	e043      	b.n	8004c92 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8004c0a:	687b      	ldr	r3, [r7, #4]
 8004c0c:	2b00      	cmp	r3, #0
 8004c0e:	d119      	bne.n	8004c44 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8004c10:	68fb      	ldr	r3, [r7, #12]
 8004c12:	6858      	ldr	r0, [r3, #4]
 8004c14:	68fb      	ldr	r3, [r7, #12]
 8004c16:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004c18:	461a      	mov	r2, r3
 8004c1a:	68b9      	ldr	r1, [r7, #8]
 8004c1c:	f002 fbab 	bl	8007376 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8004c20:	68fb      	ldr	r3, [r7, #12]
 8004c22:	685a      	ldr	r2, [r3, #4]
 8004c24:	68fb      	ldr	r3, [r7, #12]
 8004c26:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004c28:	441a      	add	r2, r3
 8004c2a:	68fb      	ldr	r3, [r7, #12]
 8004c2c:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8004c2e:	68fb      	ldr	r3, [r7, #12]
 8004c30:	685a      	ldr	r2, [r3, #4]
 8004c32:	68fb      	ldr	r3, [r7, #12]
 8004c34:	689b      	ldr	r3, [r3, #8]
 8004c36:	429a      	cmp	r2, r3
 8004c38:	d32b      	bcc.n	8004c92 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8004c3a:	68fb      	ldr	r3, [r7, #12]
 8004c3c:	681a      	ldr	r2, [r3, #0]
 8004c3e:	68fb      	ldr	r3, [r7, #12]
 8004c40:	605a      	str	r2, [r3, #4]
 8004c42:	e026      	b.n	8004c92 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8004c44:	68fb      	ldr	r3, [r7, #12]
 8004c46:	68d8      	ldr	r0, [r3, #12]
 8004c48:	68fb      	ldr	r3, [r7, #12]
 8004c4a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004c4c:	461a      	mov	r2, r3
 8004c4e:	68b9      	ldr	r1, [r7, #8]
 8004c50:	f002 fb91 	bl	8007376 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8004c54:	68fb      	ldr	r3, [r7, #12]
 8004c56:	68da      	ldr	r2, [r3, #12]
 8004c58:	68fb      	ldr	r3, [r7, #12]
 8004c5a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004c5c:	425b      	negs	r3, r3
 8004c5e:	441a      	add	r2, r3
 8004c60:	68fb      	ldr	r3, [r7, #12]
 8004c62:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8004c64:	68fb      	ldr	r3, [r7, #12]
 8004c66:	68da      	ldr	r2, [r3, #12]
 8004c68:	68fb      	ldr	r3, [r7, #12]
 8004c6a:	681b      	ldr	r3, [r3, #0]
 8004c6c:	429a      	cmp	r2, r3
 8004c6e:	d207      	bcs.n	8004c80 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8004c70:	68fb      	ldr	r3, [r7, #12]
 8004c72:	689a      	ldr	r2, [r3, #8]
 8004c74:	68fb      	ldr	r3, [r7, #12]
 8004c76:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004c78:	425b      	negs	r3, r3
 8004c7a:	441a      	add	r2, r3
 8004c7c:	68fb      	ldr	r3, [r7, #12]
 8004c7e:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8004c80:	687b      	ldr	r3, [r7, #4]
 8004c82:	2b02      	cmp	r3, #2
 8004c84:	d105      	bne.n	8004c92 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8004c86:	693b      	ldr	r3, [r7, #16]
 8004c88:	2b00      	cmp	r3, #0
 8004c8a:	d002      	beq.n	8004c92 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8004c8c:	693b      	ldr	r3, [r7, #16]
 8004c8e:	3b01      	subs	r3, #1
 8004c90:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8004c92:	693b      	ldr	r3, [r7, #16]
 8004c94:	1c5a      	adds	r2, r3, #1
 8004c96:	68fb      	ldr	r3, [r7, #12]
 8004c98:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 8004c9a:	697b      	ldr	r3, [r7, #20]
}
 8004c9c:	4618      	mov	r0, r3
 8004c9e:	3718      	adds	r7, #24
 8004ca0:	46bd      	mov	sp, r7
 8004ca2:	bd80      	pop	{r7, pc}

08004ca4 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8004ca4:	b580      	push	{r7, lr}
 8004ca6:	b082      	sub	sp, #8
 8004ca8:	af00      	add	r7, sp, #0
 8004caa:	6078      	str	r0, [r7, #4]
 8004cac:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8004cae:	687b      	ldr	r3, [r7, #4]
 8004cb0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004cb2:	2b00      	cmp	r3, #0
 8004cb4:	d018      	beq.n	8004ce8 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8004cb6:	687b      	ldr	r3, [r7, #4]
 8004cb8:	68da      	ldr	r2, [r3, #12]
 8004cba:	687b      	ldr	r3, [r7, #4]
 8004cbc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004cbe:	441a      	add	r2, r3
 8004cc0:	687b      	ldr	r3, [r7, #4]
 8004cc2:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8004cc4:	687b      	ldr	r3, [r7, #4]
 8004cc6:	68da      	ldr	r2, [r3, #12]
 8004cc8:	687b      	ldr	r3, [r7, #4]
 8004cca:	689b      	ldr	r3, [r3, #8]
 8004ccc:	429a      	cmp	r2, r3
 8004cce:	d303      	bcc.n	8004cd8 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8004cd0:	687b      	ldr	r3, [r7, #4]
 8004cd2:	681a      	ldr	r2, [r3, #0]
 8004cd4:	687b      	ldr	r3, [r7, #4]
 8004cd6:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8004cd8:	687b      	ldr	r3, [r7, #4]
 8004cda:	68d9      	ldr	r1, [r3, #12]
 8004cdc:	687b      	ldr	r3, [r7, #4]
 8004cde:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004ce0:	461a      	mov	r2, r3
 8004ce2:	6838      	ldr	r0, [r7, #0]
 8004ce4:	f002 fb47 	bl	8007376 <memcpy>
	}
}
 8004ce8:	bf00      	nop
 8004cea:	3708      	adds	r7, #8
 8004cec:	46bd      	mov	sp, r7
 8004cee:	bd80      	pop	{r7, pc}

08004cf0 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8004cf0:	b580      	push	{r7, lr}
 8004cf2:	b084      	sub	sp, #16
 8004cf4:	af00      	add	r7, sp, #0
 8004cf6:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8004cf8:	f001 fc9e 	bl	8006638 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8004cfc:	687b      	ldr	r3, [r7, #4]
 8004cfe:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8004d02:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8004d04:	e011      	b.n	8004d2a <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8004d06:	687b      	ldr	r3, [r7, #4]
 8004d08:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004d0a:	2b00      	cmp	r3, #0
 8004d0c:	d012      	beq.n	8004d34 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8004d0e:	687b      	ldr	r3, [r7, #4]
 8004d10:	3324      	adds	r3, #36	@ 0x24
 8004d12:	4618      	mov	r0, r3
 8004d14:	f000 fd5c 	bl	80057d0 <xTaskRemoveFromEventList>
 8004d18:	4603      	mov	r3, r0
 8004d1a:	2b00      	cmp	r3, #0
 8004d1c:	d001      	beq.n	8004d22 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8004d1e:	f000 fe35 	bl	800598c <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8004d22:	7bfb      	ldrb	r3, [r7, #15]
 8004d24:	3b01      	subs	r3, #1
 8004d26:	b2db      	uxtb	r3, r3
 8004d28:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8004d2a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004d2e:	2b00      	cmp	r3, #0
 8004d30:	dce9      	bgt.n	8004d06 <prvUnlockQueue+0x16>
 8004d32:	e000      	b.n	8004d36 <prvUnlockQueue+0x46>
					break;
 8004d34:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8004d36:	687b      	ldr	r3, [r7, #4]
 8004d38:	22ff      	movs	r2, #255	@ 0xff
 8004d3a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 8004d3e:	f001 fcad 	bl	800669c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8004d42:	f001 fc79 	bl	8006638 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8004d46:	687b      	ldr	r3, [r7, #4]
 8004d48:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8004d4c:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8004d4e:	e011      	b.n	8004d74 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8004d50:	687b      	ldr	r3, [r7, #4]
 8004d52:	691b      	ldr	r3, [r3, #16]
 8004d54:	2b00      	cmp	r3, #0
 8004d56:	d012      	beq.n	8004d7e <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8004d58:	687b      	ldr	r3, [r7, #4]
 8004d5a:	3310      	adds	r3, #16
 8004d5c:	4618      	mov	r0, r3
 8004d5e:	f000 fd37 	bl	80057d0 <xTaskRemoveFromEventList>
 8004d62:	4603      	mov	r3, r0
 8004d64:	2b00      	cmp	r3, #0
 8004d66:	d001      	beq.n	8004d6c <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8004d68:	f000 fe10 	bl	800598c <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8004d6c:	7bbb      	ldrb	r3, [r7, #14]
 8004d6e:	3b01      	subs	r3, #1
 8004d70:	b2db      	uxtb	r3, r3
 8004d72:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8004d74:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8004d78:	2b00      	cmp	r3, #0
 8004d7a:	dce9      	bgt.n	8004d50 <prvUnlockQueue+0x60>
 8004d7c:	e000      	b.n	8004d80 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8004d7e:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8004d80:	687b      	ldr	r3, [r7, #4]
 8004d82:	22ff      	movs	r2, #255	@ 0xff
 8004d84:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 8004d88:	f001 fc88 	bl	800669c <vPortExitCritical>
}
 8004d8c:	bf00      	nop
 8004d8e:	3710      	adds	r7, #16
 8004d90:	46bd      	mov	sp, r7
 8004d92:	bd80      	pop	{r7, pc}

08004d94 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8004d94:	b580      	push	{r7, lr}
 8004d96:	b084      	sub	sp, #16
 8004d98:	af00      	add	r7, sp, #0
 8004d9a:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8004d9c:	f001 fc4c 	bl	8006638 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8004da0:	687b      	ldr	r3, [r7, #4]
 8004da2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004da4:	2b00      	cmp	r3, #0
 8004da6:	d102      	bne.n	8004dae <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8004da8:	2301      	movs	r3, #1
 8004daa:	60fb      	str	r3, [r7, #12]
 8004dac:	e001      	b.n	8004db2 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8004dae:	2300      	movs	r3, #0
 8004db0:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8004db2:	f001 fc73 	bl	800669c <vPortExitCritical>

	return xReturn;
 8004db6:	68fb      	ldr	r3, [r7, #12]
}
 8004db8:	4618      	mov	r0, r3
 8004dba:	3710      	adds	r7, #16
 8004dbc:	46bd      	mov	sp, r7
 8004dbe:	bd80      	pop	{r7, pc}

08004dc0 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8004dc0:	b580      	push	{r7, lr}
 8004dc2:	b084      	sub	sp, #16
 8004dc4:	af00      	add	r7, sp, #0
 8004dc6:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8004dc8:	f001 fc36 	bl	8006638 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8004dcc:	687b      	ldr	r3, [r7, #4]
 8004dce:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004dd0:	687b      	ldr	r3, [r7, #4]
 8004dd2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004dd4:	429a      	cmp	r2, r3
 8004dd6:	d102      	bne.n	8004dde <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8004dd8:	2301      	movs	r3, #1
 8004dda:	60fb      	str	r3, [r7, #12]
 8004ddc:	e001      	b.n	8004de2 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8004dde:	2300      	movs	r3, #0
 8004de0:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8004de2:	f001 fc5b 	bl	800669c <vPortExitCritical>

	return xReturn;
 8004de6:	68fb      	ldr	r3, [r7, #12]
}
 8004de8:	4618      	mov	r0, r3
 8004dea:	3710      	adds	r7, #16
 8004dec:	46bd      	mov	sp, r7
 8004dee:	bd80      	pop	{r7, pc}

08004df0 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8004df0:	b480      	push	{r7}
 8004df2:	b085      	sub	sp, #20
 8004df4:	af00      	add	r7, sp, #0
 8004df6:	6078      	str	r0, [r7, #4]
 8004df8:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8004dfa:	2300      	movs	r3, #0
 8004dfc:	60fb      	str	r3, [r7, #12]
 8004dfe:	e014      	b.n	8004e2a <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8004e00:	4a0f      	ldr	r2, [pc, #60]	@ (8004e40 <vQueueAddToRegistry+0x50>)
 8004e02:	68fb      	ldr	r3, [r7, #12]
 8004e04:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8004e08:	2b00      	cmp	r3, #0
 8004e0a:	d10b      	bne.n	8004e24 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8004e0c:	490c      	ldr	r1, [pc, #48]	@ (8004e40 <vQueueAddToRegistry+0x50>)
 8004e0e:	68fb      	ldr	r3, [r7, #12]
 8004e10:	683a      	ldr	r2, [r7, #0]
 8004e12:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8004e16:	4a0a      	ldr	r2, [pc, #40]	@ (8004e40 <vQueueAddToRegistry+0x50>)
 8004e18:	68fb      	ldr	r3, [r7, #12]
 8004e1a:	00db      	lsls	r3, r3, #3
 8004e1c:	4413      	add	r3, r2
 8004e1e:	687a      	ldr	r2, [r7, #4]
 8004e20:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8004e22:	e006      	b.n	8004e32 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8004e24:	68fb      	ldr	r3, [r7, #12]
 8004e26:	3301      	adds	r3, #1
 8004e28:	60fb      	str	r3, [r7, #12]
 8004e2a:	68fb      	ldr	r3, [r7, #12]
 8004e2c:	2b07      	cmp	r3, #7
 8004e2e:	d9e7      	bls.n	8004e00 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8004e30:	bf00      	nop
 8004e32:	bf00      	nop
 8004e34:	3714      	adds	r7, #20
 8004e36:	46bd      	mov	sp, r7
 8004e38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e3c:	4770      	bx	lr
 8004e3e:	bf00      	nop
 8004e40:	20000914 	.word	0x20000914

08004e44 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8004e44:	b580      	push	{r7, lr}
 8004e46:	b086      	sub	sp, #24
 8004e48:	af00      	add	r7, sp, #0
 8004e4a:	60f8      	str	r0, [r7, #12]
 8004e4c:	60b9      	str	r1, [r7, #8]
 8004e4e:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8004e50:	68fb      	ldr	r3, [r7, #12]
 8004e52:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8004e54:	f001 fbf0 	bl	8006638 <vPortEnterCritical>
 8004e58:	697b      	ldr	r3, [r7, #20]
 8004e5a:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8004e5e:	b25b      	sxtb	r3, r3
 8004e60:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004e64:	d103      	bne.n	8004e6e <vQueueWaitForMessageRestricted+0x2a>
 8004e66:	697b      	ldr	r3, [r7, #20]
 8004e68:	2200      	movs	r2, #0
 8004e6a:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004e6e:	697b      	ldr	r3, [r7, #20]
 8004e70:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8004e74:	b25b      	sxtb	r3, r3
 8004e76:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004e7a:	d103      	bne.n	8004e84 <vQueueWaitForMessageRestricted+0x40>
 8004e7c:	697b      	ldr	r3, [r7, #20]
 8004e7e:	2200      	movs	r2, #0
 8004e80:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8004e84:	f001 fc0a 	bl	800669c <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8004e88:	697b      	ldr	r3, [r7, #20]
 8004e8a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004e8c:	2b00      	cmp	r3, #0
 8004e8e:	d106      	bne.n	8004e9e <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8004e90:	697b      	ldr	r3, [r7, #20]
 8004e92:	3324      	adds	r3, #36	@ 0x24
 8004e94:	687a      	ldr	r2, [r7, #4]
 8004e96:	68b9      	ldr	r1, [r7, #8]
 8004e98:	4618      	mov	r0, r3
 8004e9a:	f000 fc6d 	bl	8005778 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8004e9e:	6978      	ldr	r0, [r7, #20]
 8004ea0:	f7ff ff26 	bl	8004cf0 <prvUnlockQueue>
	}
 8004ea4:	bf00      	nop
 8004ea6:	3718      	adds	r7, #24
 8004ea8:	46bd      	mov	sp, r7
 8004eaa:	bd80      	pop	{r7, pc}

08004eac <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8004eac:	b580      	push	{r7, lr}
 8004eae:	b08e      	sub	sp, #56	@ 0x38
 8004eb0:	af04      	add	r7, sp, #16
 8004eb2:	60f8      	str	r0, [r7, #12]
 8004eb4:	60b9      	str	r1, [r7, #8]
 8004eb6:	607a      	str	r2, [r7, #4]
 8004eb8:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8004eba:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004ebc:	2b00      	cmp	r3, #0
 8004ebe:	d10b      	bne.n	8004ed8 <xTaskCreateStatic+0x2c>
	__asm volatile
 8004ec0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004ec4:	f383 8811 	msr	BASEPRI, r3
 8004ec8:	f3bf 8f6f 	isb	sy
 8004ecc:	f3bf 8f4f 	dsb	sy
 8004ed0:	623b      	str	r3, [r7, #32]
}
 8004ed2:	bf00      	nop
 8004ed4:	bf00      	nop
 8004ed6:	e7fd      	b.n	8004ed4 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8004ed8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004eda:	2b00      	cmp	r3, #0
 8004edc:	d10b      	bne.n	8004ef6 <xTaskCreateStatic+0x4a>
	__asm volatile
 8004ede:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004ee2:	f383 8811 	msr	BASEPRI, r3
 8004ee6:	f3bf 8f6f 	isb	sy
 8004eea:	f3bf 8f4f 	dsb	sy
 8004eee:	61fb      	str	r3, [r7, #28]
}
 8004ef0:	bf00      	nop
 8004ef2:	bf00      	nop
 8004ef4:	e7fd      	b.n	8004ef2 <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8004ef6:	23a8      	movs	r3, #168	@ 0xa8
 8004ef8:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8004efa:	693b      	ldr	r3, [r7, #16]
 8004efc:	2ba8      	cmp	r3, #168	@ 0xa8
 8004efe:	d00b      	beq.n	8004f18 <xTaskCreateStatic+0x6c>
	__asm volatile
 8004f00:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004f04:	f383 8811 	msr	BASEPRI, r3
 8004f08:	f3bf 8f6f 	isb	sy
 8004f0c:	f3bf 8f4f 	dsb	sy
 8004f10:	61bb      	str	r3, [r7, #24]
}
 8004f12:	bf00      	nop
 8004f14:	bf00      	nop
 8004f16:	e7fd      	b.n	8004f14 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8004f18:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8004f1a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004f1c:	2b00      	cmp	r3, #0
 8004f1e:	d01e      	beq.n	8004f5e <xTaskCreateStatic+0xb2>
 8004f20:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004f22:	2b00      	cmp	r3, #0
 8004f24:	d01b      	beq.n	8004f5e <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8004f26:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004f28:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8004f2a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004f2c:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8004f2e:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8004f30:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004f32:	2202      	movs	r2, #2
 8004f34:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8004f38:	2300      	movs	r3, #0
 8004f3a:	9303      	str	r3, [sp, #12]
 8004f3c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004f3e:	9302      	str	r3, [sp, #8]
 8004f40:	f107 0314 	add.w	r3, r7, #20
 8004f44:	9301      	str	r3, [sp, #4]
 8004f46:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004f48:	9300      	str	r3, [sp, #0]
 8004f4a:	683b      	ldr	r3, [r7, #0]
 8004f4c:	687a      	ldr	r2, [r7, #4]
 8004f4e:	68b9      	ldr	r1, [r7, #8]
 8004f50:	68f8      	ldr	r0, [r7, #12]
 8004f52:	f000 f851 	bl	8004ff8 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8004f56:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8004f58:	f000 f8f6 	bl	8005148 <prvAddNewTaskToReadyList>
 8004f5c:	e001      	b.n	8004f62 <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 8004f5e:	2300      	movs	r3, #0
 8004f60:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8004f62:	697b      	ldr	r3, [r7, #20]
	}
 8004f64:	4618      	mov	r0, r3
 8004f66:	3728      	adds	r7, #40	@ 0x28
 8004f68:	46bd      	mov	sp, r7
 8004f6a:	bd80      	pop	{r7, pc}

08004f6c <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8004f6c:	b580      	push	{r7, lr}
 8004f6e:	b08c      	sub	sp, #48	@ 0x30
 8004f70:	af04      	add	r7, sp, #16
 8004f72:	60f8      	str	r0, [r7, #12]
 8004f74:	60b9      	str	r1, [r7, #8]
 8004f76:	603b      	str	r3, [r7, #0]
 8004f78:	4613      	mov	r3, r2
 8004f7a:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8004f7c:	88fb      	ldrh	r3, [r7, #6]
 8004f7e:	009b      	lsls	r3, r3, #2
 8004f80:	4618      	mov	r0, r3
 8004f82:	f001 fc7b 	bl	800687c <pvPortMalloc>
 8004f86:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8004f88:	697b      	ldr	r3, [r7, #20]
 8004f8a:	2b00      	cmp	r3, #0
 8004f8c:	d00e      	beq.n	8004fac <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8004f8e:	20a8      	movs	r0, #168	@ 0xa8
 8004f90:	f001 fc74 	bl	800687c <pvPortMalloc>
 8004f94:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8004f96:	69fb      	ldr	r3, [r7, #28]
 8004f98:	2b00      	cmp	r3, #0
 8004f9a:	d003      	beq.n	8004fa4 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8004f9c:	69fb      	ldr	r3, [r7, #28]
 8004f9e:	697a      	ldr	r2, [r7, #20]
 8004fa0:	631a      	str	r2, [r3, #48]	@ 0x30
 8004fa2:	e005      	b.n	8004fb0 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8004fa4:	6978      	ldr	r0, [r7, #20]
 8004fa6:	f001 fd37 	bl	8006a18 <vPortFree>
 8004faa:	e001      	b.n	8004fb0 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8004fac:	2300      	movs	r3, #0
 8004fae:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8004fb0:	69fb      	ldr	r3, [r7, #28]
 8004fb2:	2b00      	cmp	r3, #0
 8004fb4:	d017      	beq.n	8004fe6 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8004fb6:	69fb      	ldr	r3, [r7, #28]
 8004fb8:	2200      	movs	r2, #0
 8004fba:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8004fbe:	88fa      	ldrh	r2, [r7, #6]
 8004fc0:	2300      	movs	r3, #0
 8004fc2:	9303      	str	r3, [sp, #12]
 8004fc4:	69fb      	ldr	r3, [r7, #28]
 8004fc6:	9302      	str	r3, [sp, #8]
 8004fc8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004fca:	9301      	str	r3, [sp, #4]
 8004fcc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004fce:	9300      	str	r3, [sp, #0]
 8004fd0:	683b      	ldr	r3, [r7, #0]
 8004fd2:	68b9      	ldr	r1, [r7, #8]
 8004fd4:	68f8      	ldr	r0, [r7, #12]
 8004fd6:	f000 f80f 	bl	8004ff8 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8004fda:	69f8      	ldr	r0, [r7, #28]
 8004fdc:	f000 f8b4 	bl	8005148 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8004fe0:	2301      	movs	r3, #1
 8004fe2:	61bb      	str	r3, [r7, #24]
 8004fe4:	e002      	b.n	8004fec <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8004fe6:	f04f 33ff 	mov.w	r3, #4294967295
 8004fea:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8004fec:	69bb      	ldr	r3, [r7, #24]
	}
 8004fee:	4618      	mov	r0, r3
 8004ff0:	3720      	adds	r7, #32
 8004ff2:	46bd      	mov	sp, r7
 8004ff4:	bd80      	pop	{r7, pc}
	...

08004ff8 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8004ff8:	b580      	push	{r7, lr}
 8004ffa:	b088      	sub	sp, #32
 8004ffc:	af00      	add	r7, sp, #0
 8004ffe:	60f8      	str	r0, [r7, #12]
 8005000:	60b9      	str	r1, [r7, #8]
 8005002:	607a      	str	r2, [r7, #4]
 8005004:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8005006:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005008:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 800500a:	687b      	ldr	r3, [r7, #4]
 800500c:	009b      	lsls	r3, r3, #2
 800500e:	461a      	mov	r2, r3
 8005010:	21a5      	movs	r1, #165	@ 0xa5
 8005012:	f002 f8cf 	bl	80071b4 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8005016:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005018:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800501a:	687b      	ldr	r3, [r7, #4]
 800501c:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8005020:	3b01      	subs	r3, #1
 8005022:	009b      	lsls	r3, r3, #2
 8005024:	4413      	add	r3, r2
 8005026:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8005028:	69bb      	ldr	r3, [r7, #24]
 800502a:	f023 0307 	bic.w	r3, r3, #7
 800502e:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8005030:	69bb      	ldr	r3, [r7, #24]
 8005032:	f003 0307 	and.w	r3, r3, #7
 8005036:	2b00      	cmp	r3, #0
 8005038:	d00b      	beq.n	8005052 <prvInitialiseNewTask+0x5a>
	__asm volatile
 800503a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800503e:	f383 8811 	msr	BASEPRI, r3
 8005042:	f3bf 8f6f 	isb	sy
 8005046:	f3bf 8f4f 	dsb	sy
 800504a:	617b      	str	r3, [r7, #20]
}
 800504c:	bf00      	nop
 800504e:	bf00      	nop
 8005050:	e7fd      	b.n	800504e <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8005052:	68bb      	ldr	r3, [r7, #8]
 8005054:	2b00      	cmp	r3, #0
 8005056:	d01f      	beq.n	8005098 <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8005058:	2300      	movs	r3, #0
 800505a:	61fb      	str	r3, [r7, #28]
 800505c:	e012      	b.n	8005084 <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800505e:	68ba      	ldr	r2, [r7, #8]
 8005060:	69fb      	ldr	r3, [r7, #28]
 8005062:	4413      	add	r3, r2
 8005064:	7819      	ldrb	r1, [r3, #0]
 8005066:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005068:	69fb      	ldr	r3, [r7, #28]
 800506a:	4413      	add	r3, r2
 800506c:	3334      	adds	r3, #52	@ 0x34
 800506e:	460a      	mov	r2, r1
 8005070:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8005072:	68ba      	ldr	r2, [r7, #8]
 8005074:	69fb      	ldr	r3, [r7, #28]
 8005076:	4413      	add	r3, r2
 8005078:	781b      	ldrb	r3, [r3, #0]
 800507a:	2b00      	cmp	r3, #0
 800507c:	d006      	beq.n	800508c <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800507e:	69fb      	ldr	r3, [r7, #28]
 8005080:	3301      	adds	r3, #1
 8005082:	61fb      	str	r3, [r7, #28]
 8005084:	69fb      	ldr	r3, [r7, #28]
 8005086:	2b0f      	cmp	r3, #15
 8005088:	d9e9      	bls.n	800505e <prvInitialiseNewTask+0x66>
 800508a:	e000      	b.n	800508e <prvInitialiseNewTask+0x96>
			{
				break;
 800508c:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800508e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005090:	2200      	movs	r2, #0
 8005092:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8005096:	e003      	b.n	80050a0 <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8005098:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800509a:	2200      	movs	r2, #0
 800509c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 80050a0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80050a2:	2b37      	cmp	r3, #55	@ 0x37
 80050a4:	d901      	bls.n	80050aa <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 80050a6:	2337      	movs	r3, #55	@ 0x37
 80050a8:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 80050aa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80050ac:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80050ae:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 80050b0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80050b2:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80050b4:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 80050b6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80050b8:	2200      	movs	r2, #0
 80050ba:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 80050bc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80050be:	3304      	adds	r3, #4
 80050c0:	4618      	mov	r0, r3
 80050c2:	f7ff f965 	bl	8004390 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 80050c6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80050c8:	3318      	adds	r3, #24
 80050ca:	4618      	mov	r0, r3
 80050cc:	f7ff f960 	bl	8004390 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 80050d0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80050d2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80050d4:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80050d6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80050d8:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 80050dc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80050de:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 80050e0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80050e2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80050e4:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 80050e6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80050e8:	2200      	movs	r2, #0
 80050ea:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 80050ee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80050f0:	2200      	movs	r2, #0
 80050f2:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 80050f6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80050f8:	3354      	adds	r3, #84	@ 0x54
 80050fa:	224c      	movs	r2, #76	@ 0x4c
 80050fc:	2100      	movs	r1, #0
 80050fe:	4618      	mov	r0, r3
 8005100:	f002 f858 	bl	80071b4 <memset>
 8005104:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005106:	4a0d      	ldr	r2, [pc, #52]	@ (800513c <prvInitialiseNewTask+0x144>)
 8005108:	659a      	str	r2, [r3, #88]	@ 0x58
 800510a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800510c:	4a0c      	ldr	r2, [pc, #48]	@ (8005140 <prvInitialiseNewTask+0x148>)
 800510e:	65da      	str	r2, [r3, #92]	@ 0x5c
 8005110:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005112:	4a0c      	ldr	r2, [pc, #48]	@ (8005144 <prvInitialiseNewTask+0x14c>)
 8005114:	661a      	str	r2, [r3, #96]	@ 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8005116:	683a      	ldr	r2, [r7, #0]
 8005118:	68f9      	ldr	r1, [r7, #12]
 800511a:	69b8      	ldr	r0, [r7, #24]
 800511c:	f001 f95a 	bl	80063d4 <pxPortInitialiseStack>
 8005120:	4602      	mov	r2, r0
 8005122:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005124:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8005126:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005128:	2b00      	cmp	r3, #0
 800512a:	d002      	beq.n	8005132 <prvInitialiseNewTask+0x13a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800512c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800512e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005130:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8005132:	bf00      	nop
 8005134:	3720      	adds	r7, #32
 8005136:	46bd      	mov	sp, r7
 8005138:	bd80      	pop	{r7, pc}
 800513a:	bf00      	nop
 800513c:	20004bb0 	.word	0x20004bb0
 8005140:	20004c18 	.word	0x20004c18
 8005144:	20004c80 	.word	0x20004c80

08005148 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8005148:	b580      	push	{r7, lr}
 800514a:	b082      	sub	sp, #8
 800514c:	af00      	add	r7, sp, #0
 800514e:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8005150:	f001 fa72 	bl	8006638 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8005154:	4b2d      	ldr	r3, [pc, #180]	@ (800520c <prvAddNewTaskToReadyList+0xc4>)
 8005156:	681b      	ldr	r3, [r3, #0]
 8005158:	3301      	adds	r3, #1
 800515a:	4a2c      	ldr	r2, [pc, #176]	@ (800520c <prvAddNewTaskToReadyList+0xc4>)
 800515c:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800515e:	4b2c      	ldr	r3, [pc, #176]	@ (8005210 <prvAddNewTaskToReadyList+0xc8>)
 8005160:	681b      	ldr	r3, [r3, #0]
 8005162:	2b00      	cmp	r3, #0
 8005164:	d109      	bne.n	800517a <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8005166:	4a2a      	ldr	r2, [pc, #168]	@ (8005210 <prvAddNewTaskToReadyList+0xc8>)
 8005168:	687b      	ldr	r3, [r7, #4]
 800516a:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800516c:	4b27      	ldr	r3, [pc, #156]	@ (800520c <prvAddNewTaskToReadyList+0xc4>)
 800516e:	681b      	ldr	r3, [r3, #0]
 8005170:	2b01      	cmp	r3, #1
 8005172:	d110      	bne.n	8005196 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8005174:	f000 fc2e 	bl	80059d4 <prvInitialiseTaskLists>
 8005178:	e00d      	b.n	8005196 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800517a:	4b26      	ldr	r3, [pc, #152]	@ (8005214 <prvAddNewTaskToReadyList+0xcc>)
 800517c:	681b      	ldr	r3, [r3, #0]
 800517e:	2b00      	cmp	r3, #0
 8005180:	d109      	bne.n	8005196 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8005182:	4b23      	ldr	r3, [pc, #140]	@ (8005210 <prvAddNewTaskToReadyList+0xc8>)
 8005184:	681b      	ldr	r3, [r3, #0]
 8005186:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005188:	687b      	ldr	r3, [r7, #4]
 800518a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800518c:	429a      	cmp	r2, r3
 800518e:	d802      	bhi.n	8005196 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8005190:	4a1f      	ldr	r2, [pc, #124]	@ (8005210 <prvAddNewTaskToReadyList+0xc8>)
 8005192:	687b      	ldr	r3, [r7, #4]
 8005194:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8005196:	4b20      	ldr	r3, [pc, #128]	@ (8005218 <prvAddNewTaskToReadyList+0xd0>)
 8005198:	681b      	ldr	r3, [r3, #0]
 800519a:	3301      	adds	r3, #1
 800519c:	4a1e      	ldr	r2, [pc, #120]	@ (8005218 <prvAddNewTaskToReadyList+0xd0>)
 800519e:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 80051a0:	4b1d      	ldr	r3, [pc, #116]	@ (8005218 <prvAddNewTaskToReadyList+0xd0>)
 80051a2:	681a      	ldr	r2, [r3, #0]
 80051a4:	687b      	ldr	r3, [r7, #4]
 80051a6:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 80051a8:	687b      	ldr	r3, [r7, #4]
 80051aa:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80051ac:	4b1b      	ldr	r3, [pc, #108]	@ (800521c <prvAddNewTaskToReadyList+0xd4>)
 80051ae:	681b      	ldr	r3, [r3, #0]
 80051b0:	429a      	cmp	r2, r3
 80051b2:	d903      	bls.n	80051bc <prvAddNewTaskToReadyList+0x74>
 80051b4:	687b      	ldr	r3, [r7, #4]
 80051b6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80051b8:	4a18      	ldr	r2, [pc, #96]	@ (800521c <prvAddNewTaskToReadyList+0xd4>)
 80051ba:	6013      	str	r3, [r2, #0]
 80051bc:	687b      	ldr	r3, [r7, #4]
 80051be:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80051c0:	4613      	mov	r3, r2
 80051c2:	009b      	lsls	r3, r3, #2
 80051c4:	4413      	add	r3, r2
 80051c6:	009b      	lsls	r3, r3, #2
 80051c8:	4a15      	ldr	r2, [pc, #84]	@ (8005220 <prvAddNewTaskToReadyList+0xd8>)
 80051ca:	441a      	add	r2, r3
 80051cc:	687b      	ldr	r3, [r7, #4]
 80051ce:	3304      	adds	r3, #4
 80051d0:	4619      	mov	r1, r3
 80051d2:	4610      	mov	r0, r2
 80051d4:	f7ff f8e9 	bl	80043aa <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 80051d8:	f001 fa60 	bl	800669c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 80051dc:	4b0d      	ldr	r3, [pc, #52]	@ (8005214 <prvAddNewTaskToReadyList+0xcc>)
 80051de:	681b      	ldr	r3, [r3, #0]
 80051e0:	2b00      	cmp	r3, #0
 80051e2:	d00e      	beq.n	8005202 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 80051e4:	4b0a      	ldr	r3, [pc, #40]	@ (8005210 <prvAddNewTaskToReadyList+0xc8>)
 80051e6:	681b      	ldr	r3, [r3, #0]
 80051e8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80051ea:	687b      	ldr	r3, [r7, #4]
 80051ec:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80051ee:	429a      	cmp	r2, r3
 80051f0:	d207      	bcs.n	8005202 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 80051f2:	4b0c      	ldr	r3, [pc, #48]	@ (8005224 <prvAddNewTaskToReadyList+0xdc>)
 80051f4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80051f8:	601a      	str	r2, [r3, #0]
 80051fa:	f3bf 8f4f 	dsb	sy
 80051fe:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8005202:	bf00      	nop
 8005204:	3708      	adds	r7, #8
 8005206:	46bd      	mov	sp, r7
 8005208:	bd80      	pop	{r7, pc}
 800520a:	bf00      	nop
 800520c:	20000e28 	.word	0x20000e28
 8005210:	20000954 	.word	0x20000954
 8005214:	20000e34 	.word	0x20000e34
 8005218:	20000e44 	.word	0x20000e44
 800521c:	20000e30 	.word	0x20000e30
 8005220:	20000958 	.word	0x20000958
 8005224:	e000ed04 	.word	0xe000ed04

08005228 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8005228:	b580      	push	{r7, lr}
 800522a:	b084      	sub	sp, #16
 800522c:	af00      	add	r7, sp, #0
 800522e:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8005230:	2300      	movs	r3, #0
 8005232:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8005234:	687b      	ldr	r3, [r7, #4]
 8005236:	2b00      	cmp	r3, #0
 8005238:	d018      	beq.n	800526c <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800523a:	4b14      	ldr	r3, [pc, #80]	@ (800528c <vTaskDelay+0x64>)
 800523c:	681b      	ldr	r3, [r3, #0]
 800523e:	2b00      	cmp	r3, #0
 8005240:	d00b      	beq.n	800525a <vTaskDelay+0x32>
	__asm volatile
 8005242:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005246:	f383 8811 	msr	BASEPRI, r3
 800524a:	f3bf 8f6f 	isb	sy
 800524e:	f3bf 8f4f 	dsb	sy
 8005252:	60bb      	str	r3, [r7, #8]
}
 8005254:	bf00      	nop
 8005256:	bf00      	nop
 8005258:	e7fd      	b.n	8005256 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 800525a:	f000 f88b 	bl	8005374 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800525e:	2100      	movs	r1, #0
 8005260:	6878      	ldr	r0, [r7, #4]
 8005262:	f000 fd09 	bl	8005c78 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8005266:	f000 f893 	bl	8005390 <xTaskResumeAll>
 800526a:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800526c:	68fb      	ldr	r3, [r7, #12]
 800526e:	2b00      	cmp	r3, #0
 8005270:	d107      	bne.n	8005282 <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 8005272:	4b07      	ldr	r3, [pc, #28]	@ (8005290 <vTaskDelay+0x68>)
 8005274:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005278:	601a      	str	r2, [r3, #0]
 800527a:	f3bf 8f4f 	dsb	sy
 800527e:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8005282:	bf00      	nop
 8005284:	3710      	adds	r7, #16
 8005286:	46bd      	mov	sp, r7
 8005288:	bd80      	pop	{r7, pc}
 800528a:	bf00      	nop
 800528c:	20000e50 	.word	0x20000e50
 8005290:	e000ed04 	.word	0xe000ed04

08005294 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8005294:	b580      	push	{r7, lr}
 8005296:	b08a      	sub	sp, #40	@ 0x28
 8005298:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800529a:	2300      	movs	r3, #0
 800529c:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800529e:	2300      	movs	r3, #0
 80052a0:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 80052a2:	463a      	mov	r2, r7
 80052a4:	1d39      	adds	r1, r7, #4
 80052a6:	f107 0308 	add.w	r3, r7, #8
 80052aa:	4618      	mov	r0, r3
 80052ac:	f7ff f81c 	bl	80042e8 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 80052b0:	6839      	ldr	r1, [r7, #0]
 80052b2:	687b      	ldr	r3, [r7, #4]
 80052b4:	68ba      	ldr	r2, [r7, #8]
 80052b6:	9202      	str	r2, [sp, #8]
 80052b8:	9301      	str	r3, [sp, #4]
 80052ba:	2300      	movs	r3, #0
 80052bc:	9300      	str	r3, [sp, #0]
 80052be:	2300      	movs	r3, #0
 80052c0:	460a      	mov	r2, r1
 80052c2:	4924      	ldr	r1, [pc, #144]	@ (8005354 <vTaskStartScheduler+0xc0>)
 80052c4:	4824      	ldr	r0, [pc, #144]	@ (8005358 <vTaskStartScheduler+0xc4>)
 80052c6:	f7ff fdf1 	bl	8004eac <xTaskCreateStatic>
 80052ca:	4603      	mov	r3, r0
 80052cc:	4a23      	ldr	r2, [pc, #140]	@ (800535c <vTaskStartScheduler+0xc8>)
 80052ce:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 80052d0:	4b22      	ldr	r3, [pc, #136]	@ (800535c <vTaskStartScheduler+0xc8>)
 80052d2:	681b      	ldr	r3, [r3, #0]
 80052d4:	2b00      	cmp	r3, #0
 80052d6:	d002      	beq.n	80052de <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 80052d8:	2301      	movs	r3, #1
 80052da:	617b      	str	r3, [r7, #20]
 80052dc:	e001      	b.n	80052e2 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 80052de:	2300      	movs	r3, #0
 80052e0:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 80052e2:	697b      	ldr	r3, [r7, #20]
 80052e4:	2b01      	cmp	r3, #1
 80052e6:	d102      	bne.n	80052ee <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 80052e8:	f000 fd1a 	bl	8005d20 <xTimerCreateTimerTask>
 80052ec:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 80052ee:	697b      	ldr	r3, [r7, #20]
 80052f0:	2b01      	cmp	r3, #1
 80052f2:	d11b      	bne.n	800532c <vTaskStartScheduler+0x98>
	__asm volatile
 80052f4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80052f8:	f383 8811 	msr	BASEPRI, r3
 80052fc:	f3bf 8f6f 	isb	sy
 8005300:	f3bf 8f4f 	dsb	sy
 8005304:	613b      	str	r3, [r7, #16]
}
 8005306:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8005308:	4b15      	ldr	r3, [pc, #84]	@ (8005360 <vTaskStartScheduler+0xcc>)
 800530a:	681b      	ldr	r3, [r3, #0]
 800530c:	3354      	adds	r3, #84	@ 0x54
 800530e:	4a15      	ldr	r2, [pc, #84]	@ (8005364 <vTaskStartScheduler+0xd0>)
 8005310:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8005312:	4b15      	ldr	r3, [pc, #84]	@ (8005368 <vTaskStartScheduler+0xd4>)
 8005314:	f04f 32ff 	mov.w	r2, #4294967295
 8005318:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800531a:	4b14      	ldr	r3, [pc, #80]	@ (800536c <vTaskStartScheduler+0xd8>)
 800531c:	2201      	movs	r2, #1
 800531e:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8005320:	4b13      	ldr	r3, [pc, #76]	@ (8005370 <vTaskStartScheduler+0xdc>)
 8005322:	2200      	movs	r2, #0
 8005324:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8005326:	f001 f8e3 	bl	80064f0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800532a:	e00f      	b.n	800534c <vTaskStartScheduler+0xb8>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800532c:	697b      	ldr	r3, [r7, #20]
 800532e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005332:	d10b      	bne.n	800534c <vTaskStartScheduler+0xb8>
	__asm volatile
 8005334:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005338:	f383 8811 	msr	BASEPRI, r3
 800533c:	f3bf 8f6f 	isb	sy
 8005340:	f3bf 8f4f 	dsb	sy
 8005344:	60fb      	str	r3, [r7, #12]
}
 8005346:	bf00      	nop
 8005348:	bf00      	nop
 800534a:	e7fd      	b.n	8005348 <vTaskStartScheduler+0xb4>
}
 800534c:	bf00      	nop
 800534e:	3718      	adds	r7, #24
 8005350:	46bd      	mov	sp, r7
 8005352:	bd80      	pop	{r7, pc}
 8005354:	08007b04 	.word	0x08007b04
 8005358:	080059a5 	.word	0x080059a5
 800535c:	20000e4c 	.word	0x20000e4c
 8005360:	20000954 	.word	0x20000954
 8005364:	20000038 	.word	0x20000038
 8005368:	20000e48 	.word	0x20000e48
 800536c:	20000e34 	.word	0x20000e34
 8005370:	20000e2c 	.word	0x20000e2c

08005374 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8005374:	b480      	push	{r7}
 8005376:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8005378:	4b04      	ldr	r3, [pc, #16]	@ (800538c <vTaskSuspendAll+0x18>)
 800537a:	681b      	ldr	r3, [r3, #0]
 800537c:	3301      	adds	r3, #1
 800537e:	4a03      	ldr	r2, [pc, #12]	@ (800538c <vTaskSuspendAll+0x18>)
 8005380:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8005382:	bf00      	nop
 8005384:	46bd      	mov	sp, r7
 8005386:	f85d 7b04 	ldr.w	r7, [sp], #4
 800538a:	4770      	bx	lr
 800538c:	20000e50 	.word	0x20000e50

08005390 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8005390:	b580      	push	{r7, lr}
 8005392:	b084      	sub	sp, #16
 8005394:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8005396:	2300      	movs	r3, #0
 8005398:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800539a:	2300      	movs	r3, #0
 800539c:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800539e:	4b42      	ldr	r3, [pc, #264]	@ (80054a8 <xTaskResumeAll+0x118>)
 80053a0:	681b      	ldr	r3, [r3, #0]
 80053a2:	2b00      	cmp	r3, #0
 80053a4:	d10b      	bne.n	80053be <xTaskResumeAll+0x2e>
	__asm volatile
 80053a6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80053aa:	f383 8811 	msr	BASEPRI, r3
 80053ae:	f3bf 8f6f 	isb	sy
 80053b2:	f3bf 8f4f 	dsb	sy
 80053b6:	603b      	str	r3, [r7, #0]
}
 80053b8:	bf00      	nop
 80053ba:	bf00      	nop
 80053bc:	e7fd      	b.n	80053ba <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 80053be:	f001 f93b 	bl	8006638 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 80053c2:	4b39      	ldr	r3, [pc, #228]	@ (80054a8 <xTaskResumeAll+0x118>)
 80053c4:	681b      	ldr	r3, [r3, #0]
 80053c6:	3b01      	subs	r3, #1
 80053c8:	4a37      	ldr	r2, [pc, #220]	@ (80054a8 <xTaskResumeAll+0x118>)
 80053ca:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80053cc:	4b36      	ldr	r3, [pc, #216]	@ (80054a8 <xTaskResumeAll+0x118>)
 80053ce:	681b      	ldr	r3, [r3, #0]
 80053d0:	2b00      	cmp	r3, #0
 80053d2:	d162      	bne.n	800549a <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 80053d4:	4b35      	ldr	r3, [pc, #212]	@ (80054ac <xTaskResumeAll+0x11c>)
 80053d6:	681b      	ldr	r3, [r3, #0]
 80053d8:	2b00      	cmp	r3, #0
 80053da:	d05e      	beq.n	800549a <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80053dc:	e02f      	b.n	800543e <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80053de:	4b34      	ldr	r3, [pc, #208]	@ (80054b0 <xTaskResumeAll+0x120>)
 80053e0:	68db      	ldr	r3, [r3, #12]
 80053e2:	68db      	ldr	r3, [r3, #12]
 80053e4:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80053e6:	68fb      	ldr	r3, [r7, #12]
 80053e8:	3318      	adds	r3, #24
 80053ea:	4618      	mov	r0, r3
 80053ec:	f7ff f83a 	bl	8004464 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80053f0:	68fb      	ldr	r3, [r7, #12]
 80053f2:	3304      	adds	r3, #4
 80053f4:	4618      	mov	r0, r3
 80053f6:	f7ff f835 	bl	8004464 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 80053fa:	68fb      	ldr	r3, [r7, #12]
 80053fc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80053fe:	4b2d      	ldr	r3, [pc, #180]	@ (80054b4 <xTaskResumeAll+0x124>)
 8005400:	681b      	ldr	r3, [r3, #0]
 8005402:	429a      	cmp	r2, r3
 8005404:	d903      	bls.n	800540e <xTaskResumeAll+0x7e>
 8005406:	68fb      	ldr	r3, [r7, #12]
 8005408:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800540a:	4a2a      	ldr	r2, [pc, #168]	@ (80054b4 <xTaskResumeAll+0x124>)
 800540c:	6013      	str	r3, [r2, #0]
 800540e:	68fb      	ldr	r3, [r7, #12]
 8005410:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005412:	4613      	mov	r3, r2
 8005414:	009b      	lsls	r3, r3, #2
 8005416:	4413      	add	r3, r2
 8005418:	009b      	lsls	r3, r3, #2
 800541a:	4a27      	ldr	r2, [pc, #156]	@ (80054b8 <xTaskResumeAll+0x128>)
 800541c:	441a      	add	r2, r3
 800541e:	68fb      	ldr	r3, [r7, #12]
 8005420:	3304      	adds	r3, #4
 8005422:	4619      	mov	r1, r3
 8005424:	4610      	mov	r0, r2
 8005426:	f7fe ffc0 	bl	80043aa <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800542a:	68fb      	ldr	r3, [r7, #12]
 800542c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800542e:	4b23      	ldr	r3, [pc, #140]	@ (80054bc <xTaskResumeAll+0x12c>)
 8005430:	681b      	ldr	r3, [r3, #0]
 8005432:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005434:	429a      	cmp	r2, r3
 8005436:	d302      	bcc.n	800543e <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 8005438:	4b21      	ldr	r3, [pc, #132]	@ (80054c0 <xTaskResumeAll+0x130>)
 800543a:	2201      	movs	r2, #1
 800543c:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800543e:	4b1c      	ldr	r3, [pc, #112]	@ (80054b0 <xTaskResumeAll+0x120>)
 8005440:	681b      	ldr	r3, [r3, #0]
 8005442:	2b00      	cmp	r3, #0
 8005444:	d1cb      	bne.n	80053de <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8005446:	68fb      	ldr	r3, [r7, #12]
 8005448:	2b00      	cmp	r3, #0
 800544a:	d001      	beq.n	8005450 <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800544c:	f000 fb66 	bl	8005b1c <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8005450:	4b1c      	ldr	r3, [pc, #112]	@ (80054c4 <xTaskResumeAll+0x134>)
 8005452:	681b      	ldr	r3, [r3, #0]
 8005454:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8005456:	687b      	ldr	r3, [r7, #4]
 8005458:	2b00      	cmp	r3, #0
 800545a:	d010      	beq.n	800547e <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800545c:	f000 f846 	bl	80054ec <xTaskIncrementTick>
 8005460:	4603      	mov	r3, r0
 8005462:	2b00      	cmp	r3, #0
 8005464:	d002      	beq.n	800546c <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 8005466:	4b16      	ldr	r3, [pc, #88]	@ (80054c0 <xTaskResumeAll+0x130>)
 8005468:	2201      	movs	r2, #1
 800546a:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 800546c:	687b      	ldr	r3, [r7, #4]
 800546e:	3b01      	subs	r3, #1
 8005470:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8005472:	687b      	ldr	r3, [r7, #4]
 8005474:	2b00      	cmp	r3, #0
 8005476:	d1f1      	bne.n	800545c <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 8005478:	4b12      	ldr	r3, [pc, #72]	@ (80054c4 <xTaskResumeAll+0x134>)
 800547a:	2200      	movs	r2, #0
 800547c:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800547e:	4b10      	ldr	r3, [pc, #64]	@ (80054c0 <xTaskResumeAll+0x130>)
 8005480:	681b      	ldr	r3, [r3, #0]
 8005482:	2b00      	cmp	r3, #0
 8005484:	d009      	beq.n	800549a <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8005486:	2301      	movs	r3, #1
 8005488:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800548a:	4b0f      	ldr	r3, [pc, #60]	@ (80054c8 <xTaskResumeAll+0x138>)
 800548c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005490:	601a      	str	r2, [r3, #0]
 8005492:	f3bf 8f4f 	dsb	sy
 8005496:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800549a:	f001 f8ff 	bl	800669c <vPortExitCritical>

	return xAlreadyYielded;
 800549e:	68bb      	ldr	r3, [r7, #8]
}
 80054a0:	4618      	mov	r0, r3
 80054a2:	3710      	adds	r7, #16
 80054a4:	46bd      	mov	sp, r7
 80054a6:	bd80      	pop	{r7, pc}
 80054a8:	20000e50 	.word	0x20000e50
 80054ac:	20000e28 	.word	0x20000e28
 80054b0:	20000de8 	.word	0x20000de8
 80054b4:	20000e30 	.word	0x20000e30
 80054b8:	20000958 	.word	0x20000958
 80054bc:	20000954 	.word	0x20000954
 80054c0:	20000e3c 	.word	0x20000e3c
 80054c4:	20000e38 	.word	0x20000e38
 80054c8:	e000ed04 	.word	0xe000ed04

080054cc <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 80054cc:	b480      	push	{r7}
 80054ce:	b083      	sub	sp, #12
 80054d0:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 80054d2:	4b05      	ldr	r3, [pc, #20]	@ (80054e8 <xTaskGetTickCount+0x1c>)
 80054d4:	681b      	ldr	r3, [r3, #0]
 80054d6:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 80054d8:	687b      	ldr	r3, [r7, #4]
}
 80054da:	4618      	mov	r0, r3
 80054dc:	370c      	adds	r7, #12
 80054de:	46bd      	mov	sp, r7
 80054e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054e4:	4770      	bx	lr
 80054e6:	bf00      	nop
 80054e8:	20000e2c 	.word	0x20000e2c

080054ec <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 80054ec:	b580      	push	{r7, lr}
 80054ee:	b086      	sub	sp, #24
 80054f0:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 80054f2:	2300      	movs	r3, #0
 80054f4:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80054f6:	4b4f      	ldr	r3, [pc, #316]	@ (8005634 <xTaskIncrementTick+0x148>)
 80054f8:	681b      	ldr	r3, [r3, #0]
 80054fa:	2b00      	cmp	r3, #0
 80054fc:	f040 8090 	bne.w	8005620 <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8005500:	4b4d      	ldr	r3, [pc, #308]	@ (8005638 <xTaskIncrementTick+0x14c>)
 8005502:	681b      	ldr	r3, [r3, #0]
 8005504:	3301      	adds	r3, #1
 8005506:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8005508:	4a4b      	ldr	r2, [pc, #300]	@ (8005638 <xTaskIncrementTick+0x14c>)
 800550a:	693b      	ldr	r3, [r7, #16]
 800550c:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800550e:	693b      	ldr	r3, [r7, #16]
 8005510:	2b00      	cmp	r3, #0
 8005512:	d121      	bne.n	8005558 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 8005514:	4b49      	ldr	r3, [pc, #292]	@ (800563c <xTaskIncrementTick+0x150>)
 8005516:	681b      	ldr	r3, [r3, #0]
 8005518:	681b      	ldr	r3, [r3, #0]
 800551a:	2b00      	cmp	r3, #0
 800551c:	d00b      	beq.n	8005536 <xTaskIncrementTick+0x4a>
	__asm volatile
 800551e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005522:	f383 8811 	msr	BASEPRI, r3
 8005526:	f3bf 8f6f 	isb	sy
 800552a:	f3bf 8f4f 	dsb	sy
 800552e:	603b      	str	r3, [r7, #0]
}
 8005530:	bf00      	nop
 8005532:	bf00      	nop
 8005534:	e7fd      	b.n	8005532 <xTaskIncrementTick+0x46>
 8005536:	4b41      	ldr	r3, [pc, #260]	@ (800563c <xTaskIncrementTick+0x150>)
 8005538:	681b      	ldr	r3, [r3, #0]
 800553a:	60fb      	str	r3, [r7, #12]
 800553c:	4b40      	ldr	r3, [pc, #256]	@ (8005640 <xTaskIncrementTick+0x154>)
 800553e:	681b      	ldr	r3, [r3, #0]
 8005540:	4a3e      	ldr	r2, [pc, #248]	@ (800563c <xTaskIncrementTick+0x150>)
 8005542:	6013      	str	r3, [r2, #0]
 8005544:	4a3e      	ldr	r2, [pc, #248]	@ (8005640 <xTaskIncrementTick+0x154>)
 8005546:	68fb      	ldr	r3, [r7, #12]
 8005548:	6013      	str	r3, [r2, #0]
 800554a:	4b3e      	ldr	r3, [pc, #248]	@ (8005644 <xTaskIncrementTick+0x158>)
 800554c:	681b      	ldr	r3, [r3, #0]
 800554e:	3301      	adds	r3, #1
 8005550:	4a3c      	ldr	r2, [pc, #240]	@ (8005644 <xTaskIncrementTick+0x158>)
 8005552:	6013      	str	r3, [r2, #0]
 8005554:	f000 fae2 	bl	8005b1c <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8005558:	4b3b      	ldr	r3, [pc, #236]	@ (8005648 <xTaskIncrementTick+0x15c>)
 800555a:	681b      	ldr	r3, [r3, #0]
 800555c:	693a      	ldr	r2, [r7, #16]
 800555e:	429a      	cmp	r2, r3
 8005560:	d349      	bcc.n	80055f6 <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8005562:	4b36      	ldr	r3, [pc, #216]	@ (800563c <xTaskIncrementTick+0x150>)
 8005564:	681b      	ldr	r3, [r3, #0]
 8005566:	681b      	ldr	r3, [r3, #0]
 8005568:	2b00      	cmp	r3, #0
 800556a:	d104      	bne.n	8005576 <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800556c:	4b36      	ldr	r3, [pc, #216]	@ (8005648 <xTaskIncrementTick+0x15c>)
 800556e:	f04f 32ff 	mov.w	r2, #4294967295
 8005572:	601a      	str	r2, [r3, #0]
					break;
 8005574:	e03f      	b.n	80055f6 <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005576:	4b31      	ldr	r3, [pc, #196]	@ (800563c <xTaskIncrementTick+0x150>)
 8005578:	681b      	ldr	r3, [r3, #0]
 800557a:	68db      	ldr	r3, [r3, #12]
 800557c:	68db      	ldr	r3, [r3, #12]
 800557e:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8005580:	68bb      	ldr	r3, [r7, #8]
 8005582:	685b      	ldr	r3, [r3, #4]
 8005584:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8005586:	693a      	ldr	r2, [r7, #16]
 8005588:	687b      	ldr	r3, [r7, #4]
 800558a:	429a      	cmp	r2, r3
 800558c:	d203      	bcs.n	8005596 <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800558e:	4a2e      	ldr	r2, [pc, #184]	@ (8005648 <xTaskIncrementTick+0x15c>)
 8005590:	687b      	ldr	r3, [r7, #4]
 8005592:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8005594:	e02f      	b.n	80055f6 <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8005596:	68bb      	ldr	r3, [r7, #8]
 8005598:	3304      	adds	r3, #4
 800559a:	4618      	mov	r0, r3
 800559c:	f7fe ff62 	bl	8004464 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80055a0:	68bb      	ldr	r3, [r7, #8]
 80055a2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80055a4:	2b00      	cmp	r3, #0
 80055a6:	d004      	beq.n	80055b2 <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80055a8:	68bb      	ldr	r3, [r7, #8]
 80055aa:	3318      	adds	r3, #24
 80055ac:	4618      	mov	r0, r3
 80055ae:	f7fe ff59 	bl	8004464 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 80055b2:	68bb      	ldr	r3, [r7, #8]
 80055b4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80055b6:	4b25      	ldr	r3, [pc, #148]	@ (800564c <xTaskIncrementTick+0x160>)
 80055b8:	681b      	ldr	r3, [r3, #0]
 80055ba:	429a      	cmp	r2, r3
 80055bc:	d903      	bls.n	80055c6 <xTaskIncrementTick+0xda>
 80055be:	68bb      	ldr	r3, [r7, #8]
 80055c0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80055c2:	4a22      	ldr	r2, [pc, #136]	@ (800564c <xTaskIncrementTick+0x160>)
 80055c4:	6013      	str	r3, [r2, #0]
 80055c6:	68bb      	ldr	r3, [r7, #8]
 80055c8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80055ca:	4613      	mov	r3, r2
 80055cc:	009b      	lsls	r3, r3, #2
 80055ce:	4413      	add	r3, r2
 80055d0:	009b      	lsls	r3, r3, #2
 80055d2:	4a1f      	ldr	r2, [pc, #124]	@ (8005650 <xTaskIncrementTick+0x164>)
 80055d4:	441a      	add	r2, r3
 80055d6:	68bb      	ldr	r3, [r7, #8]
 80055d8:	3304      	adds	r3, #4
 80055da:	4619      	mov	r1, r3
 80055dc:	4610      	mov	r0, r2
 80055de:	f7fe fee4 	bl	80043aa <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80055e2:	68bb      	ldr	r3, [r7, #8]
 80055e4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80055e6:	4b1b      	ldr	r3, [pc, #108]	@ (8005654 <xTaskIncrementTick+0x168>)
 80055e8:	681b      	ldr	r3, [r3, #0]
 80055ea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80055ec:	429a      	cmp	r2, r3
 80055ee:	d3b8      	bcc.n	8005562 <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 80055f0:	2301      	movs	r3, #1
 80055f2:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80055f4:	e7b5      	b.n	8005562 <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 80055f6:	4b17      	ldr	r3, [pc, #92]	@ (8005654 <xTaskIncrementTick+0x168>)
 80055f8:	681b      	ldr	r3, [r3, #0]
 80055fa:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80055fc:	4914      	ldr	r1, [pc, #80]	@ (8005650 <xTaskIncrementTick+0x164>)
 80055fe:	4613      	mov	r3, r2
 8005600:	009b      	lsls	r3, r3, #2
 8005602:	4413      	add	r3, r2
 8005604:	009b      	lsls	r3, r3, #2
 8005606:	440b      	add	r3, r1
 8005608:	681b      	ldr	r3, [r3, #0]
 800560a:	2b01      	cmp	r3, #1
 800560c:	d901      	bls.n	8005612 <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 800560e:	2301      	movs	r3, #1
 8005610:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8005612:	4b11      	ldr	r3, [pc, #68]	@ (8005658 <xTaskIncrementTick+0x16c>)
 8005614:	681b      	ldr	r3, [r3, #0]
 8005616:	2b00      	cmp	r3, #0
 8005618:	d007      	beq.n	800562a <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 800561a:	2301      	movs	r3, #1
 800561c:	617b      	str	r3, [r7, #20]
 800561e:	e004      	b.n	800562a <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8005620:	4b0e      	ldr	r3, [pc, #56]	@ (800565c <xTaskIncrementTick+0x170>)
 8005622:	681b      	ldr	r3, [r3, #0]
 8005624:	3301      	adds	r3, #1
 8005626:	4a0d      	ldr	r2, [pc, #52]	@ (800565c <xTaskIncrementTick+0x170>)
 8005628:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 800562a:	697b      	ldr	r3, [r7, #20]
}
 800562c:	4618      	mov	r0, r3
 800562e:	3718      	adds	r7, #24
 8005630:	46bd      	mov	sp, r7
 8005632:	bd80      	pop	{r7, pc}
 8005634:	20000e50 	.word	0x20000e50
 8005638:	20000e2c 	.word	0x20000e2c
 800563c:	20000de0 	.word	0x20000de0
 8005640:	20000de4 	.word	0x20000de4
 8005644:	20000e40 	.word	0x20000e40
 8005648:	20000e48 	.word	0x20000e48
 800564c:	20000e30 	.word	0x20000e30
 8005650:	20000958 	.word	0x20000958
 8005654:	20000954 	.word	0x20000954
 8005658:	20000e3c 	.word	0x20000e3c
 800565c:	20000e38 	.word	0x20000e38

08005660 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8005660:	b480      	push	{r7}
 8005662:	b085      	sub	sp, #20
 8005664:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8005666:	4b2b      	ldr	r3, [pc, #172]	@ (8005714 <vTaskSwitchContext+0xb4>)
 8005668:	681b      	ldr	r3, [r3, #0]
 800566a:	2b00      	cmp	r3, #0
 800566c:	d003      	beq.n	8005676 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800566e:	4b2a      	ldr	r3, [pc, #168]	@ (8005718 <vTaskSwitchContext+0xb8>)
 8005670:	2201      	movs	r2, #1
 8005672:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8005674:	e047      	b.n	8005706 <vTaskSwitchContext+0xa6>
		xYieldPending = pdFALSE;
 8005676:	4b28      	ldr	r3, [pc, #160]	@ (8005718 <vTaskSwitchContext+0xb8>)
 8005678:	2200      	movs	r2, #0
 800567a:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800567c:	4b27      	ldr	r3, [pc, #156]	@ (800571c <vTaskSwitchContext+0xbc>)
 800567e:	681b      	ldr	r3, [r3, #0]
 8005680:	60fb      	str	r3, [r7, #12]
 8005682:	e011      	b.n	80056a8 <vTaskSwitchContext+0x48>
 8005684:	68fb      	ldr	r3, [r7, #12]
 8005686:	2b00      	cmp	r3, #0
 8005688:	d10b      	bne.n	80056a2 <vTaskSwitchContext+0x42>
	__asm volatile
 800568a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800568e:	f383 8811 	msr	BASEPRI, r3
 8005692:	f3bf 8f6f 	isb	sy
 8005696:	f3bf 8f4f 	dsb	sy
 800569a:	607b      	str	r3, [r7, #4]
}
 800569c:	bf00      	nop
 800569e:	bf00      	nop
 80056a0:	e7fd      	b.n	800569e <vTaskSwitchContext+0x3e>
 80056a2:	68fb      	ldr	r3, [r7, #12]
 80056a4:	3b01      	subs	r3, #1
 80056a6:	60fb      	str	r3, [r7, #12]
 80056a8:	491d      	ldr	r1, [pc, #116]	@ (8005720 <vTaskSwitchContext+0xc0>)
 80056aa:	68fa      	ldr	r2, [r7, #12]
 80056ac:	4613      	mov	r3, r2
 80056ae:	009b      	lsls	r3, r3, #2
 80056b0:	4413      	add	r3, r2
 80056b2:	009b      	lsls	r3, r3, #2
 80056b4:	440b      	add	r3, r1
 80056b6:	681b      	ldr	r3, [r3, #0]
 80056b8:	2b00      	cmp	r3, #0
 80056ba:	d0e3      	beq.n	8005684 <vTaskSwitchContext+0x24>
 80056bc:	68fa      	ldr	r2, [r7, #12]
 80056be:	4613      	mov	r3, r2
 80056c0:	009b      	lsls	r3, r3, #2
 80056c2:	4413      	add	r3, r2
 80056c4:	009b      	lsls	r3, r3, #2
 80056c6:	4a16      	ldr	r2, [pc, #88]	@ (8005720 <vTaskSwitchContext+0xc0>)
 80056c8:	4413      	add	r3, r2
 80056ca:	60bb      	str	r3, [r7, #8]
 80056cc:	68bb      	ldr	r3, [r7, #8]
 80056ce:	685b      	ldr	r3, [r3, #4]
 80056d0:	685a      	ldr	r2, [r3, #4]
 80056d2:	68bb      	ldr	r3, [r7, #8]
 80056d4:	605a      	str	r2, [r3, #4]
 80056d6:	68bb      	ldr	r3, [r7, #8]
 80056d8:	685a      	ldr	r2, [r3, #4]
 80056da:	68bb      	ldr	r3, [r7, #8]
 80056dc:	3308      	adds	r3, #8
 80056de:	429a      	cmp	r2, r3
 80056e0:	d104      	bne.n	80056ec <vTaskSwitchContext+0x8c>
 80056e2:	68bb      	ldr	r3, [r7, #8]
 80056e4:	685b      	ldr	r3, [r3, #4]
 80056e6:	685a      	ldr	r2, [r3, #4]
 80056e8:	68bb      	ldr	r3, [r7, #8]
 80056ea:	605a      	str	r2, [r3, #4]
 80056ec:	68bb      	ldr	r3, [r7, #8]
 80056ee:	685b      	ldr	r3, [r3, #4]
 80056f0:	68db      	ldr	r3, [r3, #12]
 80056f2:	4a0c      	ldr	r2, [pc, #48]	@ (8005724 <vTaskSwitchContext+0xc4>)
 80056f4:	6013      	str	r3, [r2, #0]
 80056f6:	4a09      	ldr	r2, [pc, #36]	@ (800571c <vTaskSwitchContext+0xbc>)
 80056f8:	68fb      	ldr	r3, [r7, #12]
 80056fa:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 80056fc:	4b09      	ldr	r3, [pc, #36]	@ (8005724 <vTaskSwitchContext+0xc4>)
 80056fe:	681b      	ldr	r3, [r3, #0]
 8005700:	3354      	adds	r3, #84	@ 0x54
 8005702:	4a09      	ldr	r2, [pc, #36]	@ (8005728 <vTaskSwitchContext+0xc8>)
 8005704:	6013      	str	r3, [r2, #0]
}
 8005706:	bf00      	nop
 8005708:	3714      	adds	r7, #20
 800570a:	46bd      	mov	sp, r7
 800570c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005710:	4770      	bx	lr
 8005712:	bf00      	nop
 8005714:	20000e50 	.word	0x20000e50
 8005718:	20000e3c 	.word	0x20000e3c
 800571c:	20000e30 	.word	0x20000e30
 8005720:	20000958 	.word	0x20000958
 8005724:	20000954 	.word	0x20000954
 8005728:	20000038 	.word	0x20000038

0800572c <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800572c:	b580      	push	{r7, lr}
 800572e:	b084      	sub	sp, #16
 8005730:	af00      	add	r7, sp, #0
 8005732:	6078      	str	r0, [r7, #4]
 8005734:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8005736:	687b      	ldr	r3, [r7, #4]
 8005738:	2b00      	cmp	r3, #0
 800573a:	d10b      	bne.n	8005754 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 800573c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005740:	f383 8811 	msr	BASEPRI, r3
 8005744:	f3bf 8f6f 	isb	sy
 8005748:	f3bf 8f4f 	dsb	sy
 800574c:	60fb      	str	r3, [r7, #12]
}
 800574e:	bf00      	nop
 8005750:	bf00      	nop
 8005752:	e7fd      	b.n	8005750 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8005754:	4b07      	ldr	r3, [pc, #28]	@ (8005774 <vTaskPlaceOnEventList+0x48>)
 8005756:	681b      	ldr	r3, [r3, #0]
 8005758:	3318      	adds	r3, #24
 800575a:	4619      	mov	r1, r3
 800575c:	6878      	ldr	r0, [r7, #4]
 800575e:	f7fe fe48 	bl	80043f2 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8005762:	2101      	movs	r1, #1
 8005764:	6838      	ldr	r0, [r7, #0]
 8005766:	f000 fa87 	bl	8005c78 <prvAddCurrentTaskToDelayedList>
}
 800576a:	bf00      	nop
 800576c:	3710      	adds	r7, #16
 800576e:	46bd      	mov	sp, r7
 8005770:	bd80      	pop	{r7, pc}
 8005772:	bf00      	nop
 8005774:	20000954 	.word	0x20000954

08005778 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8005778:	b580      	push	{r7, lr}
 800577a:	b086      	sub	sp, #24
 800577c:	af00      	add	r7, sp, #0
 800577e:	60f8      	str	r0, [r7, #12]
 8005780:	60b9      	str	r1, [r7, #8]
 8005782:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8005784:	68fb      	ldr	r3, [r7, #12]
 8005786:	2b00      	cmp	r3, #0
 8005788:	d10b      	bne.n	80057a2 <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 800578a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800578e:	f383 8811 	msr	BASEPRI, r3
 8005792:	f3bf 8f6f 	isb	sy
 8005796:	f3bf 8f4f 	dsb	sy
 800579a:	617b      	str	r3, [r7, #20]
}
 800579c:	bf00      	nop
 800579e:	bf00      	nop
 80057a0:	e7fd      	b.n	800579e <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80057a2:	4b0a      	ldr	r3, [pc, #40]	@ (80057cc <vTaskPlaceOnEventListRestricted+0x54>)
 80057a4:	681b      	ldr	r3, [r3, #0]
 80057a6:	3318      	adds	r3, #24
 80057a8:	4619      	mov	r1, r3
 80057aa:	68f8      	ldr	r0, [r7, #12]
 80057ac:	f7fe fdfd 	bl	80043aa <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 80057b0:	687b      	ldr	r3, [r7, #4]
 80057b2:	2b00      	cmp	r3, #0
 80057b4:	d002      	beq.n	80057bc <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 80057b6:	f04f 33ff 	mov.w	r3, #4294967295
 80057ba:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 80057bc:	6879      	ldr	r1, [r7, #4]
 80057be:	68b8      	ldr	r0, [r7, #8]
 80057c0:	f000 fa5a 	bl	8005c78 <prvAddCurrentTaskToDelayedList>
	}
 80057c4:	bf00      	nop
 80057c6:	3718      	adds	r7, #24
 80057c8:	46bd      	mov	sp, r7
 80057ca:	bd80      	pop	{r7, pc}
 80057cc:	20000954 	.word	0x20000954

080057d0 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 80057d0:	b580      	push	{r7, lr}
 80057d2:	b086      	sub	sp, #24
 80057d4:	af00      	add	r7, sp, #0
 80057d6:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80057d8:	687b      	ldr	r3, [r7, #4]
 80057da:	68db      	ldr	r3, [r3, #12]
 80057dc:	68db      	ldr	r3, [r3, #12]
 80057de:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 80057e0:	693b      	ldr	r3, [r7, #16]
 80057e2:	2b00      	cmp	r3, #0
 80057e4:	d10b      	bne.n	80057fe <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 80057e6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80057ea:	f383 8811 	msr	BASEPRI, r3
 80057ee:	f3bf 8f6f 	isb	sy
 80057f2:	f3bf 8f4f 	dsb	sy
 80057f6:	60fb      	str	r3, [r7, #12]
}
 80057f8:	bf00      	nop
 80057fa:	bf00      	nop
 80057fc:	e7fd      	b.n	80057fa <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 80057fe:	693b      	ldr	r3, [r7, #16]
 8005800:	3318      	adds	r3, #24
 8005802:	4618      	mov	r0, r3
 8005804:	f7fe fe2e 	bl	8004464 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005808:	4b1d      	ldr	r3, [pc, #116]	@ (8005880 <xTaskRemoveFromEventList+0xb0>)
 800580a:	681b      	ldr	r3, [r3, #0]
 800580c:	2b00      	cmp	r3, #0
 800580e:	d11d      	bne.n	800584c <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8005810:	693b      	ldr	r3, [r7, #16]
 8005812:	3304      	adds	r3, #4
 8005814:	4618      	mov	r0, r3
 8005816:	f7fe fe25 	bl	8004464 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800581a:	693b      	ldr	r3, [r7, #16]
 800581c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800581e:	4b19      	ldr	r3, [pc, #100]	@ (8005884 <xTaskRemoveFromEventList+0xb4>)
 8005820:	681b      	ldr	r3, [r3, #0]
 8005822:	429a      	cmp	r2, r3
 8005824:	d903      	bls.n	800582e <xTaskRemoveFromEventList+0x5e>
 8005826:	693b      	ldr	r3, [r7, #16]
 8005828:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800582a:	4a16      	ldr	r2, [pc, #88]	@ (8005884 <xTaskRemoveFromEventList+0xb4>)
 800582c:	6013      	str	r3, [r2, #0]
 800582e:	693b      	ldr	r3, [r7, #16]
 8005830:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005832:	4613      	mov	r3, r2
 8005834:	009b      	lsls	r3, r3, #2
 8005836:	4413      	add	r3, r2
 8005838:	009b      	lsls	r3, r3, #2
 800583a:	4a13      	ldr	r2, [pc, #76]	@ (8005888 <xTaskRemoveFromEventList+0xb8>)
 800583c:	441a      	add	r2, r3
 800583e:	693b      	ldr	r3, [r7, #16]
 8005840:	3304      	adds	r3, #4
 8005842:	4619      	mov	r1, r3
 8005844:	4610      	mov	r0, r2
 8005846:	f7fe fdb0 	bl	80043aa <vListInsertEnd>
 800584a:	e005      	b.n	8005858 <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800584c:	693b      	ldr	r3, [r7, #16]
 800584e:	3318      	adds	r3, #24
 8005850:	4619      	mov	r1, r3
 8005852:	480e      	ldr	r0, [pc, #56]	@ (800588c <xTaskRemoveFromEventList+0xbc>)
 8005854:	f7fe fda9 	bl	80043aa <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8005858:	693b      	ldr	r3, [r7, #16]
 800585a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800585c:	4b0c      	ldr	r3, [pc, #48]	@ (8005890 <xTaskRemoveFromEventList+0xc0>)
 800585e:	681b      	ldr	r3, [r3, #0]
 8005860:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005862:	429a      	cmp	r2, r3
 8005864:	d905      	bls.n	8005872 <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8005866:	2301      	movs	r3, #1
 8005868:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800586a:	4b0a      	ldr	r3, [pc, #40]	@ (8005894 <xTaskRemoveFromEventList+0xc4>)
 800586c:	2201      	movs	r2, #1
 800586e:	601a      	str	r2, [r3, #0]
 8005870:	e001      	b.n	8005876 <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 8005872:	2300      	movs	r3, #0
 8005874:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8005876:	697b      	ldr	r3, [r7, #20]
}
 8005878:	4618      	mov	r0, r3
 800587a:	3718      	adds	r7, #24
 800587c:	46bd      	mov	sp, r7
 800587e:	bd80      	pop	{r7, pc}
 8005880:	20000e50 	.word	0x20000e50
 8005884:	20000e30 	.word	0x20000e30
 8005888:	20000958 	.word	0x20000958
 800588c:	20000de8 	.word	0x20000de8
 8005890:	20000954 	.word	0x20000954
 8005894:	20000e3c 	.word	0x20000e3c

08005898 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8005898:	b480      	push	{r7}
 800589a:	b083      	sub	sp, #12
 800589c:	af00      	add	r7, sp, #0
 800589e:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 80058a0:	4b06      	ldr	r3, [pc, #24]	@ (80058bc <vTaskInternalSetTimeOutState+0x24>)
 80058a2:	681a      	ldr	r2, [r3, #0]
 80058a4:	687b      	ldr	r3, [r7, #4]
 80058a6:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 80058a8:	4b05      	ldr	r3, [pc, #20]	@ (80058c0 <vTaskInternalSetTimeOutState+0x28>)
 80058aa:	681a      	ldr	r2, [r3, #0]
 80058ac:	687b      	ldr	r3, [r7, #4]
 80058ae:	605a      	str	r2, [r3, #4]
}
 80058b0:	bf00      	nop
 80058b2:	370c      	adds	r7, #12
 80058b4:	46bd      	mov	sp, r7
 80058b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058ba:	4770      	bx	lr
 80058bc:	20000e40 	.word	0x20000e40
 80058c0:	20000e2c 	.word	0x20000e2c

080058c4 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 80058c4:	b580      	push	{r7, lr}
 80058c6:	b088      	sub	sp, #32
 80058c8:	af00      	add	r7, sp, #0
 80058ca:	6078      	str	r0, [r7, #4]
 80058cc:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 80058ce:	687b      	ldr	r3, [r7, #4]
 80058d0:	2b00      	cmp	r3, #0
 80058d2:	d10b      	bne.n	80058ec <xTaskCheckForTimeOut+0x28>
	__asm volatile
 80058d4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80058d8:	f383 8811 	msr	BASEPRI, r3
 80058dc:	f3bf 8f6f 	isb	sy
 80058e0:	f3bf 8f4f 	dsb	sy
 80058e4:	613b      	str	r3, [r7, #16]
}
 80058e6:	bf00      	nop
 80058e8:	bf00      	nop
 80058ea:	e7fd      	b.n	80058e8 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 80058ec:	683b      	ldr	r3, [r7, #0]
 80058ee:	2b00      	cmp	r3, #0
 80058f0:	d10b      	bne.n	800590a <xTaskCheckForTimeOut+0x46>
	__asm volatile
 80058f2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80058f6:	f383 8811 	msr	BASEPRI, r3
 80058fa:	f3bf 8f6f 	isb	sy
 80058fe:	f3bf 8f4f 	dsb	sy
 8005902:	60fb      	str	r3, [r7, #12]
}
 8005904:	bf00      	nop
 8005906:	bf00      	nop
 8005908:	e7fd      	b.n	8005906 <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 800590a:	f000 fe95 	bl	8006638 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800590e:	4b1d      	ldr	r3, [pc, #116]	@ (8005984 <xTaskCheckForTimeOut+0xc0>)
 8005910:	681b      	ldr	r3, [r3, #0]
 8005912:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8005914:	687b      	ldr	r3, [r7, #4]
 8005916:	685b      	ldr	r3, [r3, #4]
 8005918:	69ba      	ldr	r2, [r7, #24]
 800591a:	1ad3      	subs	r3, r2, r3
 800591c:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800591e:	683b      	ldr	r3, [r7, #0]
 8005920:	681b      	ldr	r3, [r3, #0]
 8005922:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005926:	d102      	bne.n	800592e <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8005928:	2300      	movs	r3, #0
 800592a:	61fb      	str	r3, [r7, #28]
 800592c:	e023      	b.n	8005976 <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800592e:	687b      	ldr	r3, [r7, #4]
 8005930:	681a      	ldr	r2, [r3, #0]
 8005932:	4b15      	ldr	r3, [pc, #84]	@ (8005988 <xTaskCheckForTimeOut+0xc4>)
 8005934:	681b      	ldr	r3, [r3, #0]
 8005936:	429a      	cmp	r2, r3
 8005938:	d007      	beq.n	800594a <xTaskCheckForTimeOut+0x86>
 800593a:	687b      	ldr	r3, [r7, #4]
 800593c:	685b      	ldr	r3, [r3, #4]
 800593e:	69ba      	ldr	r2, [r7, #24]
 8005940:	429a      	cmp	r2, r3
 8005942:	d302      	bcc.n	800594a <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8005944:	2301      	movs	r3, #1
 8005946:	61fb      	str	r3, [r7, #28]
 8005948:	e015      	b.n	8005976 <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800594a:	683b      	ldr	r3, [r7, #0]
 800594c:	681b      	ldr	r3, [r3, #0]
 800594e:	697a      	ldr	r2, [r7, #20]
 8005950:	429a      	cmp	r2, r3
 8005952:	d20b      	bcs.n	800596c <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8005954:	683b      	ldr	r3, [r7, #0]
 8005956:	681a      	ldr	r2, [r3, #0]
 8005958:	697b      	ldr	r3, [r7, #20]
 800595a:	1ad2      	subs	r2, r2, r3
 800595c:	683b      	ldr	r3, [r7, #0]
 800595e:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8005960:	6878      	ldr	r0, [r7, #4]
 8005962:	f7ff ff99 	bl	8005898 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8005966:	2300      	movs	r3, #0
 8005968:	61fb      	str	r3, [r7, #28]
 800596a:	e004      	b.n	8005976 <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 800596c:	683b      	ldr	r3, [r7, #0]
 800596e:	2200      	movs	r2, #0
 8005970:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8005972:	2301      	movs	r3, #1
 8005974:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8005976:	f000 fe91 	bl	800669c <vPortExitCritical>

	return xReturn;
 800597a:	69fb      	ldr	r3, [r7, #28]
}
 800597c:	4618      	mov	r0, r3
 800597e:	3720      	adds	r7, #32
 8005980:	46bd      	mov	sp, r7
 8005982:	bd80      	pop	{r7, pc}
 8005984:	20000e2c 	.word	0x20000e2c
 8005988:	20000e40 	.word	0x20000e40

0800598c <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800598c:	b480      	push	{r7}
 800598e:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8005990:	4b03      	ldr	r3, [pc, #12]	@ (80059a0 <vTaskMissedYield+0x14>)
 8005992:	2201      	movs	r2, #1
 8005994:	601a      	str	r2, [r3, #0]
}
 8005996:	bf00      	nop
 8005998:	46bd      	mov	sp, r7
 800599a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800599e:	4770      	bx	lr
 80059a0:	20000e3c 	.word	0x20000e3c

080059a4 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 80059a4:	b580      	push	{r7, lr}
 80059a6:	b082      	sub	sp, #8
 80059a8:	af00      	add	r7, sp, #0
 80059aa:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 80059ac:	f000 f852 	bl	8005a54 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 80059b0:	4b06      	ldr	r3, [pc, #24]	@ (80059cc <prvIdleTask+0x28>)
 80059b2:	681b      	ldr	r3, [r3, #0]
 80059b4:	2b01      	cmp	r3, #1
 80059b6:	d9f9      	bls.n	80059ac <prvIdleTask+0x8>
			{
				taskYIELD();
 80059b8:	4b05      	ldr	r3, [pc, #20]	@ (80059d0 <prvIdleTask+0x2c>)
 80059ba:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80059be:	601a      	str	r2, [r3, #0]
 80059c0:	f3bf 8f4f 	dsb	sy
 80059c4:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 80059c8:	e7f0      	b.n	80059ac <prvIdleTask+0x8>
 80059ca:	bf00      	nop
 80059cc:	20000958 	.word	0x20000958
 80059d0:	e000ed04 	.word	0xe000ed04

080059d4 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 80059d4:	b580      	push	{r7, lr}
 80059d6:	b082      	sub	sp, #8
 80059d8:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80059da:	2300      	movs	r3, #0
 80059dc:	607b      	str	r3, [r7, #4]
 80059de:	e00c      	b.n	80059fa <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 80059e0:	687a      	ldr	r2, [r7, #4]
 80059e2:	4613      	mov	r3, r2
 80059e4:	009b      	lsls	r3, r3, #2
 80059e6:	4413      	add	r3, r2
 80059e8:	009b      	lsls	r3, r3, #2
 80059ea:	4a12      	ldr	r2, [pc, #72]	@ (8005a34 <prvInitialiseTaskLists+0x60>)
 80059ec:	4413      	add	r3, r2
 80059ee:	4618      	mov	r0, r3
 80059f0:	f7fe fcae 	bl	8004350 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80059f4:	687b      	ldr	r3, [r7, #4]
 80059f6:	3301      	adds	r3, #1
 80059f8:	607b      	str	r3, [r7, #4]
 80059fa:	687b      	ldr	r3, [r7, #4]
 80059fc:	2b37      	cmp	r3, #55	@ 0x37
 80059fe:	d9ef      	bls.n	80059e0 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8005a00:	480d      	ldr	r0, [pc, #52]	@ (8005a38 <prvInitialiseTaskLists+0x64>)
 8005a02:	f7fe fca5 	bl	8004350 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8005a06:	480d      	ldr	r0, [pc, #52]	@ (8005a3c <prvInitialiseTaskLists+0x68>)
 8005a08:	f7fe fca2 	bl	8004350 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8005a0c:	480c      	ldr	r0, [pc, #48]	@ (8005a40 <prvInitialiseTaskLists+0x6c>)
 8005a0e:	f7fe fc9f 	bl	8004350 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8005a12:	480c      	ldr	r0, [pc, #48]	@ (8005a44 <prvInitialiseTaskLists+0x70>)
 8005a14:	f7fe fc9c 	bl	8004350 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8005a18:	480b      	ldr	r0, [pc, #44]	@ (8005a48 <prvInitialiseTaskLists+0x74>)
 8005a1a:	f7fe fc99 	bl	8004350 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8005a1e:	4b0b      	ldr	r3, [pc, #44]	@ (8005a4c <prvInitialiseTaskLists+0x78>)
 8005a20:	4a05      	ldr	r2, [pc, #20]	@ (8005a38 <prvInitialiseTaskLists+0x64>)
 8005a22:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8005a24:	4b0a      	ldr	r3, [pc, #40]	@ (8005a50 <prvInitialiseTaskLists+0x7c>)
 8005a26:	4a05      	ldr	r2, [pc, #20]	@ (8005a3c <prvInitialiseTaskLists+0x68>)
 8005a28:	601a      	str	r2, [r3, #0]
}
 8005a2a:	bf00      	nop
 8005a2c:	3708      	adds	r7, #8
 8005a2e:	46bd      	mov	sp, r7
 8005a30:	bd80      	pop	{r7, pc}
 8005a32:	bf00      	nop
 8005a34:	20000958 	.word	0x20000958
 8005a38:	20000db8 	.word	0x20000db8
 8005a3c:	20000dcc 	.word	0x20000dcc
 8005a40:	20000de8 	.word	0x20000de8
 8005a44:	20000dfc 	.word	0x20000dfc
 8005a48:	20000e14 	.word	0x20000e14
 8005a4c:	20000de0 	.word	0x20000de0
 8005a50:	20000de4 	.word	0x20000de4

08005a54 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8005a54:	b580      	push	{r7, lr}
 8005a56:	b082      	sub	sp, #8
 8005a58:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8005a5a:	e019      	b.n	8005a90 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8005a5c:	f000 fdec 	bl	8006638 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005a60:	4b10      	ldr	r3, [pc, #64]	@ (8005aa4 <prvCheckTasksWaitingTermination+0x50>)
 8005a62:	68db      	ldr	r3, [r3, #12]
 8005a64:	68db      	ldr	r3, [r3, #12]
 8005a66:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8005a68:	687b      	ldr	r3, [r7, #4]
 8005a6a:	3304      	adds	r3, #4
 8005a6c:	4618      	mov	r0, r3
 8005a6e:	f7fe fcf9 	bl	8004464 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8005a72:	4b0d      	ldr	r3, [pc, #52]	@ (8005aa8 <prvCheckTasksWaitingTermination+0x54>)
 8005a74:	681b      	ldr	r3, [r3, #0]
 8005a76:	3b01      	subs	r3, #1
 8005a78:	4a0b      	ldr	r2, [pc, #44]	@ (8005aa8 <prvCheckTasksWaitingTermination+0x54>)
 8005a7a:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8005a7c:	4b0b      	ldr	r3, [pc, #44]	@ (8005aac <prvCheckTasksWaitingTermination+0x58>)
 8005a7e:	681b      	ldr	r3, [r3, #0]
 8005a80:	3b01      	subs	r3, #1
 8005a82:	4a0a      	ldr	r2, [pc, #40]	@ (8005aac <prvCheckTasksWaitingTermination+0x58>)
 8005a84:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8005a86:	f000 fe09 	bl	800669c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8005a8a:	6878      	ldr	r0, [r7, #4]
 8005a8c:	f000 f810 	bl	8005ab0 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8005a90:	4b06      	ldr	r3, [pc, #24]	@ (8005aac <prvCheckTasksWaitingTermination+0x58>)
 8005a92:	681b      	ldr	r3, [r3, #0]
 8005a94:	2b00      	cmp	r3, #0
 8005a96:	d1e1      	bne.n	8005a5c <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8005a98:	bf00      	nop
 8005a9a:	bf00      	nop
 8005a9c:	3708      	adds	r7, #8
 8005a9e:	46bd      	mov	sp, r7
 8005aa0:	bd80      	pop	{r7, pc}
 8005aa2:	bf00      	nop
 8005aa4:	20000dfc 	.word	0x20000dfc
 8005aa8:	20000e28 	.word	0x20000e28
 8005aac:	20000e10 	.word	0x20000e10

08005ab0 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8005ab0:	b580      	push	{r7, lr}
 8005ab2:	b084      	sub	sp, #16
 8005ab4:	af00      	add	r7, sp, #0
 8005ab6:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 8005ab8:	687b      	ldr	r3, [r7, #4]
 8005aba:	3354      	adds	r3, #84	@ 0x54
 8005abc:	4618      	mov	r0, r3
 8005abe:	f001 fb91 	bl	80071e4 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8005ac2:	687b      	ldr	r3, [r7, #4]
 8005ac4:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8005ac8:	2b00      	cmp	r3, #0
 8005aca:	d108      	bne.n	8005ade <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8005acc:	687b      	ldr	r3, [r7, #4]
 8005ace:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005ad0:	4618      	mov	r0, r3
 8005ad2:	f000 ffa1 	bl	8006a18 <vPortFree>
				vPortFree( pxTCB );
 8005ad6:	6878      	ldr	r0, [r7, #4]
 8005ad8:	f000 ff9e 	bl	8006a18 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8005adc:	e019      	b.n	8005b12 <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8005ade:	687b      	ldr	r3, [r7, #4]
 8005ae0:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8005ae4:	2b01      	cmp	r3, #1
 8005ae6:	d103      	bne.n	8005af0 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 8005ae8:	6878      	ldr	r0, [r7, #4]
 8005aea:	f000 ff95 	bl	8006a18 <vPortFree>
	}
 8005aee:	e010      	b.n	8005b12 <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8005af0:	687b      	ldr	r3, [r7, #4]
 8005af2:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8005af6:	2b02      	cmp	r3, #2
 8005af8:	d00b      	beq.n	8005b12 <prvDeleteTCB+0x62>
	__asm volatile
 8005afa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005afe:	f383 8811 	msr	BASEPRI, r3
 8005b02:	f3bf 8f6f 	isb	sy
 8005b06:	f3bf 8f4f 	dsb	sy
 8005b0a:	60fb      	str	r3, [r7, #12]
}
 8005b0c:	bf00      	nop
 8005b0e:	bf00      	nop
 8005b10:	e7fd      	b.n	8005b0e <prvDeleteTCB+0x5e>
	}
 8005b12:	bf00      	nop
 8005b14:	3710      	adds	r7, #16
 8005b16:	46bd      	mov	sp, r7
 8005b18:	bd80      	pop	{r7, pc}
	...

08005b1c <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8005b1c:	b480      	push	{r7}
 8005b1e:	b083      	sub	sp, #12
 8005b20:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8005b22:	4b0c      	ldr	r3, [pc, #48]	@ (8005b54 <prvResetNextTaskUnblockTime+0x38>)
 8005b24:	681b      	ldr	r3, [r3, #0]
 8005b26:	681b      	ldr	r3, [r3, #0]
 8005b28:	2b00      	cmp	r3, #0
 8005b2a:	d104      	bne.n	8005b36 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8005b2c:	4b0a      	ldr	r3, [pc, #40]	@ (8005b58 <prvResetNextTaskUnblockTime+0x3c>)
 8005b2e:	f04f 32ff 	mov.w	r2, #4294967295
 8005b32:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8005b34:	e008      	b.n	8005b48 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005b36:	4b07      	ldr	r3, [pc, #28]	@ (8005b54 <prvResetNextTaskUnblockTime+0x38>)
 8005b38:	681b      	ldr	r3, [r3, #0]
 8005b3a:	68db      	ldr	r3, [r3, #12]
 8005b3c:	68db      	ldr	r3, [r3, #12]
 8005b3e:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8005b40:	687b      	ldr	r3, [r7, #4]
 8005b42:	685b      	ldr	r3, [r3, #4]
 8005b44:	4a04      	ldr	r2, [pc, #16]	@ (8005b58 <prvResetNextTaskUnblockTime+0x3c>)
 8005b46:	6013      	str	r3, [r2, #0]
}
 8005b48:	bf00      	nop
 8005b4a:	370c      	adds	r7, #12
 8005b4c:	46bd      	mov	sp, r7
 8005b4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b52:	4770      	bx	lr
 8005b54:	20000de0 	.word	0x20000de0
 8005b58:	20000e48 	.word	0x20000e48

08005b5c <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8005b5c:	b480      	push	{r7}
 8005b5e:	b083      	sub	sp, #12
 8005b60:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8005b62:	4b0b      	ldr	r3, [pc, #44]	@ (8005b90 <xTaskGetSchedulerState+0x34>)
 8005b64:	681b      	ldr	r3, [r3, #0]
 8005b66:	2b00      	cmp	r3, #0
 8005b68:	d102      	bne.n	8005b70 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8005b6a:	2301      	movs	r3, #1
 8005b6c:	607b      	str	r3, [r7, #4]
 8005b6e:	e008      	b.n	8005b82 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005b70:	4b08      	ldr	r3, [pc, #32]	@ (8005b94 <xTaskGetSchedulerState+0x38>)
 8005b72:	681b      	ldr	r3, [r3, #0]
 8005b74:	2b00      	cmp	r3, #0
 8005b76:	d102      	bne.n	8005b7e <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8005b78:	2302      	movs	r3, #2
 8005b7a:	607b      	str	r3, [r7, #4]
 8005b7c:	e001      	b.n	8005b82 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8005b7e:	2300      	movs	r3, #0
 8005b80:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8005b82:	687b      	ldr	r3, [r7, #4]
	}
 8005b84:	4618      	mov	r0, r3
 8005b86:	370c      	adds	r7, #12
 8005b88:	46bd      	mov	sp, r7
 8005b8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b8e:	4770      	bx	lr
 8005b90:	20000e34 	.word	0x20000e34
 8005b94:	20000e50 	.word	0x20000e50

08005b98 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8005b98:	b580      	push	{r7, lr}
 8005b9a:	b086      	sub	sp, #24
 8005b9c:	af00      	add	r7, sp, #0
 8005b9e:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8005ba0:	687b      	ldr	r3, [r7, #4]
 8005ba2:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8005ba4:	2300      	movs	r3, #0
 8005ba6:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8005ba8:	687b      	ldr	r3, [r7, #4]
 8005baa:	2b00      	cmp	r3, #0
 8005bac:	d058      	beq.n	8005c60 <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8005bae:	4b2f      	ldr	r3, [pc, #188]	@ (8005c6c <xTaskPriorityDisinherit+0xd4>)
 8005bb0:	681b      	ldr	r3, [r3, #0]
 8005bb2:	693a      	ldr	r2, [r7, #16]
 8005bb4:	429a      	cmp	r2, r3
 8005bb6:	d00b      	beq.n	8005bd0 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 8005bb8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005bbc:	f383 8811 	msr	BASEPRI, r3
 8005bc0:	f3bf 8f6f 	isb	sy
 8005bc4:	f3bf 8f4f 	dsb	sy
 8005bc8:	60fb      	str	r3, [r7, #12]
}
 8005bca:	bf00      	nop
 8005bcc:	bf00      	nop
 8005bce:	e7fd      	b.n	8005bcc <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8005bd0:	693b      	ldr	r3, [r7, #16]
 8005bd2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005bd4:	2b00      	cmp	r3, #0
 8005bd6:	d10b      	bne.n	8005bf0 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 8005bd8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005bdc:	f383 8811 	msr	BASEPRI, r3
 8005be0:	f3bf 8f6f 	isb	sy
 8005be4:	f3bf 8f4f 	dsb	sy
 8005be8:	60bb      	str	r3, [r7, #8]
}
 8005bea:	bf00      	nop
 8005bec:	bf00      	nop
 8005bee:	e7fd      	b.n	8005bec <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 8005bf0:	693b      	ldr	r3, [r7, #16]
 8005bf2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005bf4:	1e5a      	subs	r2, r3, #1
 8005bf6:	693b      	ldr	r3, [r7, #16]
 8005bf8:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8005bfa:	693b      	ldr	r3, [r7, #16]
 8005bfc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005bfe:	693b      	ldr	r3, [r7, #16]
 8005c00:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005c02:	429a      	cmp	r2, r3
 8005c04:	d02c      	beq.n	8005c60 <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8005c06:	693b      	ldr	r3, [r7, #16]
 8005c08:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005c0a:	2b00      	cmp	r3, #0
 8005c0c:	d128      	bne.n	8005c60 <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8005c0e:	693b      	ldr	r3, [r7, #16]
 8005c10:	3304      	adds	r3, #4
 8005c12:	4618      	mov	r0, r3
 8005c14:	f7fe fc26 	bl	8004464 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8005c18:	693b      	ldr	r3, [r7, #16]
 8005c1a:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8005c1c:	693b      	ldr	r3, [r7, #16]
 8005c1e:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005c20:	693b      	ldr	r3, [r7, #16]
 8005c22:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005c24:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8005c28:	693b      	ldr	r3, [r7, #16]
 8005c2a:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8005c2c:	693b      	ldr	r3, [r7, #16]
 8005c2e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005c30:	4b0f      	ldr	r3, [pc, #60]	@ (8005c70 <xTaskPriorityDisinherit+0xd8>)
 8005c32:	681b      	ldr	r3, [r3, #0]
 8005c34:	429a      	cmp	r2, r3
 8005c36:	d903      	bls.n	8005c40 <xTaskPriorityDisinherit+0xa8>
 8005c38:	693b      	ldr	r3, [r7, #16]
 8005c3a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005c3c:	4a0c      	ldr	r2, [pc, #48]	@ (8005c70 <xTaskPriorityDisinherit+0xd8>)
 8005c3e:	6013      	str	r3, [r2, #0]
 8005c40:	693b      	ldr	r3, [r7, #16]
 8005c42:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005c44:	4613      	mov	r3, r2
 8005c46:	009b      	lsls	r3, r3, #2
 8005c48:	4413      	add	r3, r2
 8005c4a:	009b      	lsls	r3, r3, #2
 8005c4c:	4a09      	ldr	r2, [pc, #36]	@ (8005c74 <xTaskPriorityDisinherit+0xdc>)
 8005c4e:	441a      	add	r2, r3
 8005c50:	693b      	ldr	r3, [r7, #16]
 8005c52:	3304      	adds	r3, #4
 8005c54:	4619      	mov	r1, r3
 8005c56:	4610      	mov	r0, r2
 8005c58:	f7fe fba7 	bl	80043aa <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8005c5c:	2301      	movs	r3, #1
 8005c5e:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8005c60:	697b      	ldr	r3, [r7, #20]
	}
 8005c62:	4618      	mov	r0, r3
 8005c64:	3718      	adds	r7, #24
 8005c66:	46bd      	mov	sp, r7
 8005c68:	bd80      	pop	{r7, pc}
 8005c6a:	bf00      	nop
 8005c6c:	20000954 	.word	0x20000954
 8005c70:	20000e30 	.word	0x20000e30
 8005c74:	20000958 	.word	0x20000958

08005c78 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8005c78:	b580      	push	{r7, lr}
 8005c7a:	b084      	sub	sp, #16
 8005c7c:	af00      	add	r7, sp, #0
 8005c7e:	6078      	str	r0, [r7, #4]
 8005c80:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8005c82:	4b21      	ldr	r3, [pc, #132]	@ (8005d08 <prvAddCurrentTaskToDelayedList+0x90>)
 8005c84:	681b      	ldr	r3, [r3, #0]
 8005c86:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8005c88:	4b20      	ldr	r3, [pc, #128]	@ (8005d0c <prvAddCurrentTaskToDelayedList+0x94>)
 8005c8a:	681b      	ldr	r3, [r3, #0]
 8005c8c:	3304      	adds	r3, #4
 8005c8e:	4618      	mov	r0, r3
 8005c90:	f7fe fbe8 	bl	8004464 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8005c94:	687b      	ldr	r3, [r7, #4]
 8005c96:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005c9a:	d10a      	bne.n	8005cb2 <prvAddCurrentTaskToDelayedList+0x3a>
 8005c9c:	683b      	ldr	r3, [r7, #0]
 8005c9e:	2b00      	cmp	r3, #0
 8005ca0:	d007      	beq.n	8005cb2 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8005ca2:	4b1a      	ldr	r3, [pc, #104]	@ (8005d0c <prvAddCurrentTaskToDelayedList+0x94>)
 8005ca4:	681b      	ldr	r3, [r3, #0]
 8005ca6:	3304      	adds	r3, #4
 8005ca8:	4619      	mov	r1, r3
 8005caa:	4819      	ldr	r0, [pc, #100]	@ (8005d10 <prvAddCurrentTaskToDelayedList+0x98>)
 8005cac:	f7fe fb7d 	bl	80043aa <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8005cb0:	e026      	b.n	8005d00 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8005cb2:	68fa      	ldr	r2, [r7, #12]
 8005cb4:	687b      	ldr	r3, [r7, #4]
 8005cb6:	4413      	add	r3, r2
 8005cb8:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8005cba:	4b14      	ldr	r3, [pc, #80]	@ (8005d0c <prvAddCurrentTaskToDelayedList+0x94>)
 8005cbc:	681b      	ldr	r3, [r3, #0]
 8005cbe:	68ba      	ldr	r2, [r7, #8]
 8005cc0:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8005cc2:	68ba      	ldr	r2, [r7, #8]
 8005cc4:	68fb      	ldr	r3, [r7, #12]
 8005cc6:	429a      	cmp	r2, r3
 8005cc8:	d209      	bcs.n	8005cde <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8005cca:	4b12      	ldr	r3, [pc, #72]	@ (8005d14 <prvAddCurrentTaskToDelayedList+0x9c>)
 8005ccc:	681a      	ldr	r2, [r3, #0]
 8005cce:	4b0f      	ldr	r3, [pc, #60]	@ (8005d0c <prvAddCurrentTaskToDelayedList+0x94>)
 8005cd0:	681b      	ldr	r3, [r3, #0]
 8005cd2:	3304      	adds	r3, #4
 8005cd4:	4619      	mov	r1, r3
 8005cd6:	4610      	mov	r0, r2
 8005cd8:	f7fe fb8b 	bl	80043f2 <vListInsert>
}
 8005cdc:	e010      	b.n	8005d00 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8005cde:	4b0e      	ldr	r3, [pc, #56]	@ (8005d18 <prvAddCurrentTaskToDelayedList+0xa0>)
 8005ce0:	681a      	ldr	r2, [r3, #0]
 8005ce2:	4b0a      	ldr	r3, [pc, #40]	@ (8005d0c <prvAddCurrentTaskToDelayedList+0x94>)
 8005ce4:	681b      	ldr	r3, [r3, #0]
 8005ce6:	3304      	adds	r3, #4
 8005ce8:	4619      	mov	r1, r3
 8005cea:	4610      	mov	r0, r2
 8005cec:	f7fe fb81 	bl	80043f2 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8005cf0:	4b0a      	ldr	r3, [pc, #40]	@ (8005d1c <prvAddCurrentTaskToDelayedList+0xa4>)
 8005cf2:	681b      	ldr	r3, [r3, #0]
 8005cf4:	68ba      	ldr	r2, [r7, #8]
 8005cf6:	429a      	cmp	r2, r3
 8005cf8:	d202      	bcs.n	8005d00 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 8005cfa:	4a08      	ldr	r2, [pc, #32]	@ (8005d1c <prvAddCurrentTaskToDelayedList+0xa4>)
 8005cfc:	68bb      	ldr	r3, [r7, #8]
 8005cfe:	6013      	str	r3, [r2, #0]
}
 8005d00:	bf00      	nop
 8005d02:	3710      	adds	r7, #16
 8005d04:	46bd      	mov	sp, r7
 8005d06:	bd80      	pop	{r7, pc}
 8005d08:	20000e2c 	.word	0x20000e2c
 8005d0c:	20000954 	.word	0x20000954
 8005d10:	20000e14 	.word	0x20000e14
 8005d14:	20000de4 	.word	0x20000de4
 8005d18:	20000de0 	.word	0x20000de0
 8005d1c:	20000e48 	.word	0x20000e48

08005d20 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8005d20:	b580      	push	{r7, lr}
 8005d22:	b08a      	sub	sp, #40	@ 0x28
 8005d24:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 8005d26:	2300      	movs	r3, #0
 8005d28:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8005d2a:	f000 fb13 	bl	8006354 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8005d2e:	4b1d      	ldr	r3, [pc, #116]	@ (8005da4 <xTimerCreateTimerTask+0x84>)
 8005d30:	681b      	ldr	r3, [r3, #0]
 8005d32:	2b00      	cmp	r3, #0
 8005d34:	d021      	beq.n	8005d7a <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8005d36:	2300      	movs	r3, #0
 8005d38:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8005d3a:	2300      	movs	r3, #0
 8005d3c:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8005d3e:	1d3a      	adds	r2, r7, #4
 8005d40:	f107 0108 	add.w	r1, r7, #8
 8005d44:	f107 030c 	add.w	r3, r7, #12
 8005d48:	4618      	mov	r0, r3
 8005d4a:	f7fe fae7 	bl	800431c <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8005d4e:	6879      	ldr	r1, [r7, #4]
 8005d50:	68bb      	ldr	r3, [r7, #8]
 8005d52:	68fa      	ldr	r2, [r7, #12]
 8005d54:	9202      	str	r2, [sp, #8]
 8005d56:	9301      	str	r3, [sp, #4]
 8005d58:	2302      	movs	r3, #2
 8005d5a:	9300      	str	r3, [sp, #0]
 8005d5c:	2300      	movs	r3, #0
 8005d5e:	460a      	mov	r2, r1
 8005d60:	4911      	ldr	r1, [pc, #68]	@ (8005da8 <xTimerCreateTimerTask+0x88>)
 8005d62:	4812      	ldr	r0, [pc, #72]	@ (8005dac <xTimerCreateTimerTask+0x8c>)
 8005d64:	f7ff f8a2 	bl	8004eac <xTaskCreateStatic>
 8005d68:	4603      	mov	r3, r0
 8005d6a:	4a11      	ldr	r2, [pc, #68]	@ (8005db0 <xTimerCreateTimerTask+0x90>)
 8005d6c:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 8005d6e:	4b10      	ldr	r3, [pc, #64]	@ (8005db0 <xTimerCreateTimerTask+0x90>)
 8005d70:	681b      	ldr	r3, [r3, #0]
 8005d72:	2b00      	cmp	r3, #0
 8005d74:	d001      	beq.n	8005d7a <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 8005d76:	2301      	movs	r3, #1
 8005d78:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8005d7a:	697b      	ldr	r3, [r7, #20]
 8005d7c:	2b00      	cmp	r3, #0
 8005d7e:	d10b      	bne.n	8005d98 <xTimerCreateTimerTask+0x78>
	__asm volatile
 8005d80:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005d84:	f383 8811 	msr	BASEPRI, r3
 8005d88:	f3bf 8f6f 	isb	sy
 8005d8c:	f3bf 8f4f 	dsb	sy
 8005d90:	613b      	str	r3, [r7, #16]
}
 8005d92:	bf00      	nop
 8005d94:	bf00      	nop
 8005d96:	e7fd      	b.n	8005d94 <xTimerCreateTimerTask+0x74>
	return xReturn;
 8005d98:	697b      	ldr	r3, [r7, #20]
}
 8005d9a:	4618      	mov	r0, r3
 8005d9c:	3718      	adds	r7, #24
 8005d9e:	46bd      	mov	sp, r7
 8005da0:	bd80      	pop	{r7, pc}
 8005da2:	bf00      	nop
 8005da4:	20000e84 	.word	0x20000e84
 8005da8:	08007b0c 	.word	0x08007b0c
 8005dac:	08005eed 	.word	0x08005eed
 8005db0:	20000e88 	.word	0x20000e88

08005db4 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8005db4:	b580      	push	{r7, lr}
 8005db6:	b08a      	sub	sp, #40	@ 0x28
 8005db8:	af00      	add	r7, sp, #0
 8005dba:	60f8      	str	r0, [r7, #12]
 8005dbc:	60b9      	str	r1, [r7, #8]
 8005dbe:	607a      	str	r2, [r7, #4]
 8005dc0:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 8005dc2:	2300      	movs	r3, #0
 8005dc4:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 8005dc6:	68fb      	ldr	r3, [r7, #12]
 8005dc8:	2b00      	cmp	r3, #0
 8005dca:	d10b      	bne.n	8005de4 <xTimerGenericCommand+0x30>
	__asm volatile
 8005dcc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005dd0:	f383 8811 	msr	BASEPRI, r3
 8005dd4:	f3bf 8f6f 	isb	sy
 8005dd8:	f3bf 8f4f 	dsb	sy
 8005ddc:	623b      	str	r3, [r7, #32]
}
 8005dde:	bf00      	nop
 8005de0:	bf00      	nop
 8005de2:	e7fd      	b.n	8005de0 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8005de4:	4b19      	ldr	r3, [pc, #100]	@ (8005e4c <xTimerGenericCommand+0x98>)
 8005de6:	681b      	ldr	r3, [r3, #0]
 8005de8:	2b00      	cmp	r3, #0
 8005dea:	d02a      	beq.n	8005e42 <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8005dec:	68bb      	ldr	r3, [r7, #8]
 8005dee:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8005df0:	687b      	ldr	r3, [r7, #4]
 8005df2:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8005df4:	68fb      	ldr	r3, [r7, #12]
 8005df6:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8005df8:	68bb      	ldr	r3, [r7, #8]
 8005dfa:	2b05      	cmp	r3, #5
 8005dfc:	dc18      	bgt.n	8005e30 <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8005dfe:	f7ff fead 	bl	8005b5c <xTaskGetSchedulerState>
 8005e02:	4603      	mov	r3, r0
 8005e04:	2b02      	cmp	r3, #2
 8005e06:	d109      	bne.n	8005e1c <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8005e08:	4b10      	ldr	r3, [pc, #64]	@ (8005e4c <xTimerGenericCommand+0x98>)
 8005e0a:	6818      	ldr	r0, [r3, #0]
 8005e0c:	f107 0110 	add.w	r1, r7, #16
 8005e10:	2300      	movs	r3, #0
 8005e12:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005e14:	f7fe fc5a 	bl	80046cc <xQueueGenericSend>
 8005e18:	6278      	str	r0, [r7, #36]	@ 0x24
 8005e1a:	e012      	b.n	8005e42 <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8005e1c:	4b0b      	ldr	r3, [pc, #44]	@ (8005e4c <xTimerGenericCommand+0x98>)
 8005e1e:	6818      	ldr	r0, [r3, #0]
 8005e20:	f107 0110 	add.w	r1, r7, #16
 8005e24:	2300      	movs	r3, #0
 8005e26:	2200      	movs	r2, #0
 8005e28:	f7fe fc50 	bl	80046cc <xQueueGenericSend>
 8005e2c:	6278      	str	r0, [r7, #36]	@ 0x24
 8005e2e:	e008      	b.n	8005e42 <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8005e30:	4b06      	ldr	r3, [pc, #24]	@ (8005e4c <xTimerGenericCommand+0x98>)
 8005e32:	6818      	ldr	r0, [r3, #0]
 8005e34:	f107 0110 	add.w	r1, r7, #16
 8005e38:	2300      	movs	r3, #0
 8005e3a:	683a      	ldr	r2, [r7, #0]
 8005e3c:	f7fe fd48 	bl	80048d0 <xQueueGenericSendFromISR>
 8005e40:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8005e42:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8005e44:	4618      	mov	r0, r3
 8005e46:	3728      	adds	r7, #40	@ 0x28
 8005e48:	46bd      	mov	sp, r7
 8005e4a:	bd80      	pop	{r7, pc}
 8005e4c:	20000e84 	.word	0x20000e84

08005e50 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8005e50:	b580      	push	{r7, lr}
 8005e52:	b088      	sub	sp, #32
 8005e54:	af02      	add	r7, sp, #8
 8005e56:	6078      	str	r0, [r7, #4]
 8005e58:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005e5a:	4b23      	ldr	r3, [pc, #140]	@ (8005ee8 <prvProcessExpiredTimer+0x98>)
 8005e5c:	681b      	ldr	r3, [r3, #0]
 8005e5e:	68db      	ldr	r3, [r3, #12]
 8005e60:	68db      	ldr	r3, [r3, #12]
 8005e62:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8005e64:	697b      	ldr	r3, [r7, #20]
 8005e66:	3304      	adds	r3, #4
 8005e68:	4618      	mov	r0, r3
 8005e6a:	f7fe fafb 	bl	8004464 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8005e6e:	697b      	ldr	r3, [r7, #20]
 8005e70:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8005e74:	f003 0304 	and.w	r3, r3, #4
 8005e78:	2b00      	cmp	r3, #0
 8005e7a:	d023      	beq.n	8005ec4 <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8005e7c:	697b      	ldr	r3, [r7, #20]
 8005e7e:	699a      	ldr	r2, [r3, #24]
 8005e80:	687b      	ldr	r3, [r7, #4]
 8005e82:	18d1      	adds	r1, r2, r3
 8005e84:	687b      	ldr	r3, [r7, #4]
 8005e86:	683a      	ldr	r2, [r7, #0]
 8005e88:	6978      	ldr	r0, [r7, #20]
 8005e8a:	f000 f8d5 	bl	8006038 <prvInsertTimerInActiveList>
 8005e8e:	4603      	mov	r3, r0
 8005e90:	2b00      	cmp	r3, #0
 8005e92:	d020      	beq.n	8005ed6 <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8005e94:	2300      	movs	r3, #0
 8005e96:	9300      	str	r3, [sp, #0]
 8005e98:	2300      	movs	r3, #0
 8005e9a:	687a      	ldr	r2, [r7, #4]
 8005e9c:	2100      	movs	r1, #0
 8005e9e:	6978      	ldr	r0, [r7, #20]
 8005ea0:	f7ff ff88 	bl	8005db4 <xTimerGenericCommand>
 8005ea4:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 8005ea6:	693b      	ldr	r3, [r7, #16]
 8005ea8:	2b00      	cmp	r3, #0
 8005eaa:	d114      	bne.n	8005ed6 <prvProcessExpiredTimer+0x86>
	__asm volatile
 8005eac:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005eb0:	f383 8811 	msr	BASEPRI, r3
 8005eb4:	f3bf 8f6f 	isb	sy
 8005eb8:	f3bf 8f4f 	dsb	sy
 8005ebc:	60fb      	str	r3, [r7, #12]
}
 8005ebe:	bf00      	nop
 8005ec0:	bf00      	nop
 8005ec2:	e7fd      	b.n	8005ec0 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8005ec4:	697b      	ldr	r3, [r7, #20]
 8005ec6:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8005eca:	f023 0301 	bic.w	r3, r3, #1
 8005ece:	b2da      	uxtb	r2, r3
 8005ed0:	697b      	ldr	r3, [r7, #20]
 8005ed2:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8005ed6:	697b      	ldr	r3, [r7, #20]
 8005ed8:	6a1b      	ldr	r3, [r3, #32]
 8005eda:	6978      	ldr	r0, [r7, #20]
 8005edc:	4798      	blx	r3
}
 8005ede:	bf00      	nop
 8005ee0:	3718      	adds	r7, #24
 8005ee2:	46bd      	mov	sp, r7
 8005ee4:	bd80      	pop	{r7, pc}
 8005ee6:	bf00      	nop
 8005ee8:	20000e7c 	.word	0x20000e7c

08005eec <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8005eec:	b580      	push	{r7, lr}
 8005eee:	b084      	sub	sp, #16
 8005ef0:	af00      	add	r7, sp, #0
 8005ef2:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8005ef4:	f107 0308 	add.w	r3, r7, #8
 8005ef8:	4618      	mov	r0, r3
 8005efa:	f000 f859 	bl	8005fb0 <prvGetNextExpireTime>
 8005efe:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8005f00:	68bb      	ldr	r3, [r7, #8]
 8005f02:	4619      	mov	r1, r3
 8005f04:	68f8      	ldr	r0, [r7, #12]
 8005f06:	f000 f805 	bl	8005f14 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8005f0a:	f000 f8d7 	bl	80060bc <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8005f0e:	bf00      	nop
 8005f10:	e7f0      	b.n	8005ef4 <prvTimerTask+0x8>
	...

08005f14 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8005f14:	b580      	push	{r7, lr}
 8005f16:	b084      	sub	sp, #16
 8005f18:	af00      	add	r7, sp, #0
 8005f1a:	6078      	str	r0, [r7, #4]
 8005f1c:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8005f1e:	f7ff fa29 	bl	8005374 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8005f22:	f107 0308 	add.w	r3, r7, #8
 8005f26:	4618      	mov	r0, r3
 8005f28:	f000 f866 	bl	8005ff8 <prvSampleTimeNow>
 8005f2c:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8005f2e:	68bb      	ldr	r3, [r7, #8]
 8005f30:	2b00      	cmp	r3, #0
 8005f32:	d130      	bne.n	8005f96 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8005f34:	683b      	ldr	r3, [r7, #0]
 8005f36:	2b00      	cmp	r3, #0
 8005f38:	d10a      	bne.n	8005f50 <prvProcessTimerOrBlockTask+0x3c>
 8005f3a:	687a      	ldr	r2, [r7, #4]
 8005f3c:	68fb      	ldr	r3, [r7, #12]
 8005f3e:	429a      	cmp	r2, r3
 8005f40:	d806      	bhi.n	8005f50 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 8005f42:	f7ff fa25 	bl	8005390 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8005f46:	68f9      	ldr	r1, [r7, #12]
 8005f48:	6878      	ldr	r0, [r7, #4]
 8005f4a:	f7ff ff81 	bl	8005e50 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8005f4e:	e024      	b.n	8005f9a <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8005f50:	683b      	ldr	r3, [r7, #0]
 8005f52:	2b00      	cmp	r3, #0
 8005f54:	d008      	beq.n	8005f68 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8005f56:	4b13      	ldr	r3, [pc, #76]	@ (8005fa4 <prvProcessTimerOrBlockTask+0x90>)
 8005f58:	681b      	ldr	r3, [r3, #0]
 8005f5a:	681b      	ldr	r3, [r3, #0]
 8005f5c:	2b00      	cmp	r3, #0
 8005f5e:	d101      	bne.n	8005f64 <prvProcessTimerOrBlockTask+0x50>
 8005f60:	2301      	movs	r3, #1
 8005f62:	e000      	b.n	8005f66 <prvProcessTimerOrBlockTask+0x52>
 8005f64:	2300      	movs	r3, #0
 8005f66:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8005f68:	4b0f      	ldr	r3, [pc, #60]	@ (8005fa8 <prvProcessTimerOrBlockTask+0x94>)
 8005f6a:	6818      	ldr	r0, [r3, #0]
 8005f6c:	687a      	ldr	r2, [r7, #4]
 8005f6e:	68fb      	ldr	r3, [r7, #12]
 8005f70:	1ad3      	subs	r3, r2, r3
 8005f72:	683a      	ldr	r2, [r7, #0]
 8005f74:	4619      	mov	r1, r3
 8005f76:	f7fe ff65 	bl	8004e44 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8005f7a:	f7ff fa09 	bl	8005390 <xTaskResumeAll>
 8005f7e:	4603      	mov	r3, r0
 8005f80:	2b00      	cmp	r3, #0
 8005f82:	d10a      	bne.n	8005f9a <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8005f84:	4b09      	ldr	r3, [pc, #36]	@ (8005fac <prvProcessTimerOrBlockTask+0x98>)
 8005f86:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005f8a:	601a      	str	r2, [r3, #0]
 8005f8c:	f3bf 8f4f 	dsb	sy
 8005f90:	f3bf 8f6f 	isb	sy
}
 8005f94:	e001      	b.n	8005f9a <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 8005f96:	f7ff f9fb 	bl	8005390 <xTaskResumeAll>
}
 8005f9a:	bf00      	nop
 8005f9c:	3710      	adds	r7, #16
 8005f9e:	46bd      	mov	sp, r7
 8005fa0:	bd80      	pop	{r7, pc}
 8005fa2:	bf00      	nop
 8005fa4:	20000e80 	.word	0x20000e80
 8005fa8:	20000e84 	.word	0x20000e84
 8005fac:	e000ed04 	.word	0xe000ed04

08005fb0 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8005fb0:	b480      	push	{r7}
 8005fb2:	b085      	sub	sp, #20
 8005fb4:	af00      	add	r7, sp, #0
 8005fb6:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8005fb8:	4b0e      	ldr	r3, [pc, #56]	@ (8005ff4 <prvGetNextExpireTime+0x44>)
 8005fba:	681b      	ldr	r3, [r3, #0]
 8005fbc:	681b      	ldr	r3, [r3, #0]
 8005fbe:	2b00      	cmp	r3, #0
 8005fc0:	d101      	bne.n	8005fc6 <prvGetNextExpireTime+0x16>
 8005fc2:	2201      	movs	r2, #1
 8005fc4:	e000      	b.n	8005fc8 <prvGetNextExpireTime+0x18>
 8005fc6:	2200      	movs	r2, #0
 8005fc8:	687b      	ldr	r3, [r7, #4]
 8005fca:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8005fcc:	687b      	ldr	r3, [r7, #4]
 8005fce:	681b      	ldr	r3, [r3, #0]
 8005fd0:	2b00      	cmp	r3, #0
 8005fd2:	d105      	bne.n	8005fe0 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8005fd4:	4b07      	ldr	r3, [pc, #28]	@ (8005ff4 <prvGetNextExpireTime+0x44>)
 8005fd6:	681b      	ldr	r3, [r3, #0]
 8005fd8:	68db      	ldr	r3, [r3, #12]
 8005fda:	681b      	ldr	r3, [r3, #0]
 8005fdc:	60fb      	str	r3, [r7, #12]
 8005fde:	e001      	b.n	8005fe4 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8005fe0:	2300      	movs	r3, #0
 8005fe2:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8005fe4:	68fb      	ldr	r3, [r7, #12]
}
 8005fe6:	4618      	mov	r0, r3
 8005fe8:	3714      	adds	r7, #20
 8005fea:	46bd      	mov	sp, r7
 8005fec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ff0:	4770      	bx	lr
 8005ff2:	bf00      	nop
 8005ff4:	20000e7c 	.word	0x20000e7c

08005ff8 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8005ff8:	b580      	push	{r7, lr}
 8005ffa:	b084      	sub	sp, #16
 8005ffc:	af00      	add	r7, sp, #0
 8005ffe:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8006000:	f7ff fa64 	bl	80054cc <xTaskGetTickCount>
 8006004:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 8006006:	4b0b      	ldr	r3, [pc, #44]	@ (8006034 <prvSampleTimeNow+0x3c>)
 8006008:	681b      	ldr	r3, [r3, #0]
 800600a:	68fa      	ldr	r2, [r7, #12]
 800600c:	429a      	cmp	r2, r3
 800600e:	d205      	bcs.n	800601c <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8006010:	f000 f93a 	bl	8006288 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8006014:	687b      	ldr	r3, [r7, #4]
 8006016:	2201      	movs	r2, #1
 8006018:	601a      	str	r2, [r3, #0]
 800601a:	e002      	b.n	8006022 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 800601c:	687b      	ldr	r3, [r7, #4]
 800601e:	2200      	movs	r2, #0
 8006020:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8006022:	4a04      	ldr	r2, [pc, #16]	@ (8006034 <prvSampleTimeNow+0x3c>)
 8006024:	68fb      	ldr	r3, [r7, #12]
 8006026:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8006028:	68fb      	ldr	r3, [r7, #12]
}
 800602a:	4618      	mov	r0, r3
 800602c:	3710      	adds	r7, #16
 800602e:	46bd      	mov	sp, r7
 8006030:	bd80      	pop	{r7, pc}
 8006032:	bf00      	nop
 8006034:	20000e8c 	.word	0x20000e8c

08006038 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8006038:	b580      	push	{r7, lr}
 800603a:	b086      	sub	sp, #24
 800603c:	af00      	add	r7, sp, #0
 800603e:	60f8      	str	r0, [r7, #12]
 8006040:	60b9      	str	r1, [r7, #8]
 8006042:	607a      	str	r2, [r7, #4]
 8006044:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 8006046:	2300      	movs	r3, #0
 8006048:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800604a:	68fb      	ldr	r3, [r7, #12]
 800604c:	68ba      	ldr	r2, [r7, #8]
 800604e:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8006050:	68fb      	ldr	r3, [r7, #12]
 8006052:	68fa      	ldr	r2, [r7, #12]
 8006054:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8006056:	68ba      	ldr	r2, [r7, #8]
 8006058:	687b      	ldr	r3, [r7, #4]
 800605a:	429a      	cmp	r2, r3
 800605c:	d812      	bhi.n	8006084 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800605e:	687a      	ldr	r2, [r7, #4]
 8006060:	683b      	ldr	r3, [r7, #0]
 8006062:	1ad2      	subs	r2, r2, r3
 8006064:	68fb      	ldr	r3, [r7, #12]
 8006066:	699b      	ldr	r3, [r3, #24]
 8006068:	429a      	cmp	r2, r3
 800606a:	d302      	bcc.n	8006072 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 800606c:	2301      	movs	r3, #1
 800606e:	617b      	str	r3, [r7, #20]
 8006070:	e01b      	b.n	80060aa <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8006072:	4b10      	ldr	r3, [pc, #64]	@ (80060b4 <prvInsertTimerInActiveList+0x7c>)
 8006074:	681a      	ldr	r2, [r3, #0]
 8006076:	68fb      	ldr	r3, [r7, #12]
 8006078:	3304      	adds	r3, #4
 800607a:	4619      	mov	r1, r3
 800607c:	4610      	mov	r0, r2
 800607e:	f7fe f9b8 	bl	80043f2 <vListInsert>
 8006082:	e012      	b.n	80060aa <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8006084:	687a      	ldr	r2, [r7, #4]
 8006086:	683b      	ldr	r3, [r7, #0]
 8006088:	429a      	cmp	r2, r3
 800608a:	d206      	bcs.n	800609a <prvInsertTimerInActiveList+0x62>
 800608c:	68ba      	ldr	r2, [r7, #8]
 800608e:	683b      	ldr	r3, [r7, #0]
 8006090:	429a      	cmp	r2, r3
 8006092:	d302      	bcc.n	800609a <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8006094:	2301      	movs	r3, #1
 8006096:	617b      	str	r3, [r7, #20]
 8006098:	e007      	b.n	80060aa <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800609a:	4b07      	ldr	r3, [pc, #28]	@ (80060b8 <prvInsertTimerInActiveList+0x80>)
 800609c:	681a      	ldr	r2, [r3, #0]
 800609e:	68fb      	ldr	r3, [r7, #12]
 80060a0:	3304      	adds	r3, #4
 80060a2:	4619      	mov	r1, r3
 80060a4:	4610      	mov	r0, r2
 80060a6:	f7fe f9a4 	bl	80043f2 <vListInsert>
		}
	}

	return xProcessTimerNow;
 80060aa:	697b      	ldr	r3, [r7, #20]
}
 80060ac:	4618      	mov	r0, r3
 80060ae:	3718      	adds	r7, #24
 80060b0:	46bd      	mov	sp, r7
 80060b2:	bd80      	pop	{r7, pc}
 80060b4:	20000e80 	.word	0x20000e80
 80060b8:	20000e7c 	.word	0x20000e7c

080060bc <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 80060bc:	b580      	push	{r7, lr}
 80060be:	b08e      	sub	sp, #56	@ 0x38
 80060c0:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 80060c2:	e0ce      	b.n	8006262 <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 80060c4:	687b      	ldr	r3, [r7, #4]
 80060c6:	2b00      	cmp	r3, #0
 80060c8:	da19      	bge.n	80060fe <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 80060ca:	1d3b      	adds	r3, r7, #4
 80060cc:	3304      	adds	r3, #4
 80060ce:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 80060d0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80060d2:	2b00      	cmp	r3, #0
 80060d4:	d10b      	bne.n	80060ee <prvProcessReceivedCommands+0x32>
	__asm volatile
 80060d6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80060da:	f383 8811 	msr	BASEPRI, r3
 80060de:	f3bf 8f6f 	isb	sy
 80060e2:	f3bf 8f4f 	dsb	sy
 80060e6:	61fb      	str	r3, [r7, #28]
}
 80060e8:	bf00      	nop
 80060ea:	bf00      	nop
 80060ec:	e7fd      	b.n	80060ea <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 80060ee:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80060f0:	681b      	ldr	r3, [r3, #0]
 80060f2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80060f4:	6850      	ldr	r0, [r2, #4]
 80060f6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80060f8:	6892      	ldr	r2, [r2, #8]
 80060fa:	4611      	mov	r1, r2
 80060fc:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 80060fe:	687b      	ldr	r3, [r7, #4]
 8006100:	2b00      	cmp	r3, #0
 8006102:	f2c0 80ae 	blt.w	8006262 <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8006106:	68fb      	ldr	r3, [r7, #12]
 8006108:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 800610a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800610c:	695b      	ldr	r3, [r3, #20]
 800610e:	2b00      	cmp	r3, #0
 8006110:	d004      	beq.n	800611c <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8006112:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006114:	3304      	adds	r3, #4
 8006116:	4618      	mov	r0, r3
 8006118:	f7fe f9a4 	bl	8004464 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800611c:	463b      	mov	r3, r7
 800611e:	4618      	mov	r0, r3
 8006120:	f7ff ff6a 	bl	8005ff8 <prvSampleTimeNow>
 8006124:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 8006126:	687b      	ldr	r3, [r7, #4]
 8006128:	2b09      	cmp	r3, #9
 800612a:	f200 8097 	bhi.w	800625c <prvProcessReceivedCommands+0x1a0>
 800612e:	a201      	add	r2, pc, #4	@ (adr r2, 8006134 <prvProcessReceivedCommands+0x78>)
 8006130:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006134:	0800615d 	.word	0x0800615d
 8006138:	0800615d 	.word	0x0800615d
 800613c:	0800615d 	.word	0x0800615d
 8006140:	080061d3 	.word	0x080061d3
 8006144:	080061e7 	.word	0x080061e7
 8006148:	08006233 	.word	0x08006233
 800614c:	0800615d 	.word	0x0800615d
 8006150:	0800615d 	.word	0x0800615d
 8006154:	080061d3 	.word	0x080061d3
 8006158:	080061e7 	.word	0x080061e7
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800615c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800615e:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8006162:	f043 0301 	orr.w	r3, r3, #1
 8006166:	b2da      	uxtb	r2, r3
 8006168:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800616a:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800616e:	68ba      	ldr	r2, [r7, #8]
 8006170:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006172:	699b      	ldr	r3, [r3, #24]
 8006174:	18d1      	adds	r1, r2, r3
 8006176:	68bb      	ldr	r3, [r7, #8]
 8006178:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800617a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800617c:	f7ff ff5c 	bl	8006038 <prvInsertTimerInActiveList>
 8006180:	4603      	mov	r3, r0
 8006182:	2b00      	cmp	r3, #0
 8006184:	d06c      	beq.n	8006260 <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8006186:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006188:	6a1b      	ldr	r3, [r3, #32]
 800618a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800618c:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800618e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006190:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8006194:	f003 0304 	and.w	r3, r3, #4
 8006198:	2b00      	cmp	r3, #0
 800619a:	d061      	beq.n	8006260 <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 800619c:	68ba      	ldr	r2, [r7, #8]
 800619e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80061a0:	699b      	ldr	r3, [r3, #24]
 80061a2:	441a      	add	r2, r3
 80061a4:	2300      	movs	r3, #0
 80061a6:	9300      	str	r3, [sp, #0]
 80061a8:	2300      	movs	r3, #0
 80061aa:	2100      	movs	r1, #0
 80061ac:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80061ae:	f7ff fe01 	bl	8005db4 <xTimerGenericCommand>
 80061b2:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 80061b4:	6a3b      	ldr	r3, [r7, #32]
 80061b6:	2b00      	cmp	r3, #0
 80061b8:	d152      	bne.n	8006260 <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 80061ba:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80061be:	f383 8811 	msr	BASEPRI, r3
 80061c2:	f3bf 8f6f 	isb	sy
 80061c6:	f3bf 8f4f 	dsb	sy
 80061ca:	61bb      	str	r3, [r7, #24]
}
 80061cc:	bf00      	nop
 80061ce:	bf00      	nop
 80061d0:	e7fd      	b.n	80061ce <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80061d2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80061d4:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80061d8:	f023 0301 	bic.w	r3, r3, #1
 80061dc:	b2da      	uxtb	r2, r3
 80061de:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80061e0:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 80061e4:	e03d      	b.n	8006262 <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 80061e6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80061e8:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80061ec:	f043 0301 	orr.w	r3, r3, #1
 80061f0:	b2da      	uxtb	r2, r3
 80061f2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80061f4:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 80061f8:	68ba      	ldr	r2, [r7, #8]
 80061fa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80061fc:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 80061fe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006200:	699b      	ldr	r3, [r3, #24]
 8006202:	2b00      	cmp	r3, #0
 8006204:	d10b      	bne.n	800621e <prvProcessReceivedCommands+0x162>
	__asm volatile
 8006206:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800620a:	f383 8811 	msr	BASEPRI, r3
 800620e:	f3bf 8f6f 	isb	sy
 8006212:	f3bf 8f4f 	dsb	sy
 8006216:	617b      	str	r3, [r7, #20]
}
 8006218:	bf00      	nop
 800621a:	bf00      	nop
 800621c:	e7fd      	b.n	800621a <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800621e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006220:	699a      	ldr	r2, [r3, #24]
 8006222:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006224:	18d1      	adds	r1, r2, r3
 8006226:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006228:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800622a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800622c:	f7ff ff04 	bl	8006038 <prvInsertTimerInActiveList>
					break;
 8006230:	e017      	b.n	8006262 <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8006232:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006234:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8006238:	f003 0302 	and.w	r3, r3, #2
 800623c:	2b00      	cmp	r3, #0
 800623e:	d103      	bne.n	8006248 <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 8006240:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006242:	f000 fbe9 	bl	8006a18 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8006246:	e00c      	b.n	8006262 <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8006248:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800624a:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800624e:	f023 0301 	bic.w	r3, r3, #1
 8006252:	b2da      	uxtb	r2, r3
 8006254:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006256:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 800625a:	e002      	b.n	8006262 <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 800625c:	bf00      	nop
 800625e:	e000      	b.n	8006262 <prvProcessReceivedCommands+0x1a6>
					break;
 8006260:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8006262:	4b08      	ldr	r3, [pc, #32]	@ (8006284 <prvProcessReceivedCommands+0x1c8>)
 8006264:	681b      	ldr	r3, [r3, #0]
 8006266:	1d39      	adds	r1, r7, #4
 8006268:	2200      	movs	r2, #0
 800626a:	4618      	mov	r0, r3
 800626c:	f7fe fbce 	bl	8004a0c <xQueueReceive>
 8006270:	4603      	mov	r3, r0
 8006272:	2b00      	cmp	r3, #0
 8006274:	f47f af26 	bne.w	80060c4 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 8006278:	bf00      	nop
 800627a:	bf00      	nop
 800627c:	3730      	adds	r7, #48	@ 0x30
 800627e:	46bd      	mov	sp, r7
 8006280:	bd80      	pop	{r7, pc}
 8006282:	bf00      	nop
 8006284:	20000e84 	.word	0x20000e84

08006288 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8006288:	b580      	push	{r7, lr}
 800628a:	b088      	sub	sp, #32
 800628c:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800628e:	e049      	b.n	8006324 <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8006290:	4b2e      	ldr	r3, [pc, #184]	@ (800634c <prvSwitchTimerLists+0xc4>)
 8006292:	681b      	ldr	r3, [r3, #0]
 8006294:	68db      	ldr	r3, [r3, #12]
 8006296:	681b      	ldr	r3, [r3, #0]
 8006298:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800629a:	4b2c      	ldr	r3, [pc, #176]	@ (800634c <prvSwitchTimerLists+0xc4>)
 800629c:	681b      	ldr	r3, [r3, #0]
 800629e:	68db      	ldr	r3, [r3, #12]
 80062a0:	68db      	ldr	r3, [r3, #12]
 80062a2:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80062a4:	68fb      	ldr	r3, [r7, #12]
 80062a6:	3304      	adds	r3, #4
 80062a8:	4618      	mov	r0, r3
 80062aa:	f7fe f8db 	bl	8004464 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80062ae:	68fb      	ldr	r3, [r7, #12]
 80062b0:	6a1b      	ldr	r3, [r3, #32]
 80062b2:	68f8      	ldr	r0, [r7, #12]
 80062b4:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80062b6:	68fb      	ldr	r3, [r7, #12]
 80062b8:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80062bc:	f003 0304 	and.w	r3, r3, #4
 80062c0:	2b00      	cmp	r3, #0
 80062c2:	d02f      	beq.n	8006324 <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 80062c4:	68fb      	ldr	r3, [r7, #12]
 80062c6:	699b      	ldr	r3, [r3, #24]
 80062c8:	693a      	ldr	r2, [r7, #16]
 80062ca:	4413      	add	r3, r2
 80062cc:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 80062ce:	68ba      	ldr	r2, [r7, #8]
 80062d0:	693b      	ldr	r3, [r7, #16]
 80062d2:	429a      	cmp	r2, r3
 80062d4:	d90e      	bls.n	80062f4 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 80062d6:	68fb      	ldr	r3, [r7, #12]
 80062d8:	68ba      	ldr	r2, [r7, #8]
 80062da:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 80062dc:	68fb      	ldr	r3, [r7, #12]
 80062de:	68fa      	ldr	r2, [r7, #12]
 80062e0:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 80062e2:	4b1a      	ldr	r3, [pc, #104]	@ (800634c <prvSwitchTimerLists+0xc4>)
 80062e4:	681a      	ldr	r2, [r3, #0]
 80062e6:	68fb      	ldr	r3, [r7, #12]
 80062e8:	3304      	adds	r3, #4
 80062ea:	4619      	mov	r1, r3
 80062ec:	4610      	mov	r0, r2
 80062ee:	f7fe f880 	bl	80043f2 <vListInsert>
 80062f2:	e017      	b.n	8006324 <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 80062f4:	2300      	movs	r3, #0
 80062f6:	9300      	str	r3, [sp, #0]
 80062f8:	2300      	movs	r3, #0
 80062fa:	693a      	ldr	r2, [r7, #16]
 80062fc:	2100      	movs	r1, #0
 80062fe:	68f8      	ldr	r0, [r7, #12]
 8006300:	f7ff fd58 	bl	8005db4 <xTimerGenericCommand>
 8006304:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 8006306:	687b      	ldr	r3, [r7, #4]
 8006308:	2b00      	cmp	r3, #0
 800630a:	d10b      	bne.n	8006324 <prvSwitchTimerLists+0x9c>
	__asm volatile
 800630c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006310:	f383 8811 	msr	BASEPRI, r3
 8006314:	f3bf 8f6f 	isb	sy
 8006318:	f3bf 8f4f 	dsb	sy
 800631c:	603b      	str	r3, [r7, #0]
}
 800631e:	bf00      	nop
 8006320:	bf00      	nop
 8006322:	e7fd      	b.n	8006320 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8006324:	4b09      	ldr	r3, [pc, #36]	@ (800634c <prvSwitchTimerLists+0xc4>)
 8006326:	681b      	ldr	r3, [r3, #0]
 8006328:	681b      	ldr	r3, [r3, #0]
 800632a:	2b00      	cmp	r3, #0
 800632c:	d1b0      	bne.n	8006290 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 800632e:	4b07      	ldr	r3, [pc, #28]	@ (800634c <prvSwitchTimerLists+0xc4>)
 8006330:	681b      	ldr	r3, [r3, #0]
 8006332:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8006334:	4b06      	ldr	r3, [pc, #24]	@ (8006350 <prvSwitchTimerLists+0xc8>)
 8006336:	681b      	ldr	r3, [r3, #0]
 8006338:	4a04      	ldr	r2, [pc, #16]	@ (800634c <prvSwitchTimerLists+0xc4>)
 800633a:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 800633c:	4a04      	ldr	r2, [pc, #16]	@ (8006350 <prvSwitchTimerLists+0xc8>)
 800633e:	697b      	ldr	r3, [r7, #20]
 8006340:	6013      	str	r3, [r2, #0]
}
 8006342:	bf00      	nop
 8006344:	3718      	adds	r7, #24
 8006346:	46bd      	mov	sp, r7
 8006348:	bd80      	pop	{r7, pc}
 800634a:	bf00      	nop
 800634c:	20000e7c 	.word	0x20000e7c
 8006350:	20000e80 	.word	0x20000e80

08006354 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8006354:	b580      	push	{r7, lr}
 8006356:	b082      	sub	sp, #8
 8006358:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 800635a:	f000 f96d 	bl	8006638 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 800635e:	4b15      	ldr	r3, [pc, #84]	@ (80063b4 <prvCheckForValidListAndQueue+0x60>)
 8006360:	681b      	ldr	r3, [r3, #0]
 8006362:	2b00      	cmp	r3, #0
 8006364:	d120      	bne.n	80063a8 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 8006366:	4814      	ldr	r0, [pc, #80]	@ (80063b8 <prvCheckForValidListAndQueue+0x64>)
 8006368:	f7fd fff2 	bl	8004350 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 800636c:	4813      	ldr	r0, [pc, #76]	@ (80063bc <prvCheckForValidListAndQueue+0x68>)
 800636e:	f7fd ffef 	bl	8004350 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8006372:	4b13      	ldr	r3, [pc, #76]	@ (80063c0 <prvCheckForValidListAndQueue+0x6c>)
 8006374:	4a10      	ldr	r2, [pc, #64]	@ (80063b8 <prvCheckForValidListAndQueue+0x64>)
 8006376:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8006378:	4b12      	ldr	r3, [pc, #72]	@ (80063c4 <prvCheckForValidListAndQueue+0x70>)
 800637a:	4a10      	ldr	r2, [pc, #64]	@ (80063bc <prvCheckForValidListAndQueue+0x68>)
 800637c:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800637e:	2300      	movs	r3, #0
 8006380:	9300      	str	r3, [sp, #0]
 8006382:	4b11      	ldr	r3, [pc, #68]	@ (80063c8 <prvCheckForValidListAndQueue+0x74>)
 8006384:	4a11      	ldr	r2, [pc, #68]	@ (80063cc <prvCheckForValidListAndQueue+0x78>)
 8006386:	2110      	movs	r1, #16
 8006388:	200a      	movs	r0, #10
 800638a:	f7fe f8ff 	bl	800458c <xQueueGenericCreateStatic>
 800638e:	4603      	mov	r3, r0
 8006390:	4a08      	ldr	r2, [pc, #32]	@ (80063b4 <prvCheckForValidListAndQueue+0x60>)
 8006392:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8006394:	4b07      	ldr	r3, [pc, #28]	@ (80063b4 <prvCheckForValidListAndQueue+0x60>)
 8006396:	681b      	ldr	r3, [r3, #0]
 8006398:	2b00      	cmp	r3, #0
 800639a:	d005      	beq.n	80063a8 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 800639c:	4b05      	ldr	r3, [pc, #20]	@ (80063b4 <prvCheckForValidListAndQueue+0x60>)
 800639e:	681b      	ldr	r3, [r3, #0]
 80063a0:	490b      	ldr	r1, [pc, #44]	@ (80063d0 <prvCheckForValidListAndQueue+0x7c>)
 80063a2:	4618      	mov	r0, r3
 80063a4:	f7fe fd24 	bl	8004df0 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80063a8:	f000 f978 	bl	800669c <vPortExitCritical>
}
 80063ac:	bf00      	nop
 80063ae:	46bd      	mov	sp, r7
 80063b0:	bd80      	pop	{r7, pc}
 80063b2:	bf00      	nop
 80063b4:	20000e84 	.word	0x20000e84
 80063b8:	20000e54 	.word	0x20000e54
 80063bc:	20000e68 	.word	0x20000e68
 80063c0:	20000e7c 	.word	0x20000e7c
 80063c4:	20000e80 	.word	0x20000e80
 80063c8:	20000f30 	.word	0x20000f30
 80063cc:	20000e90 	.word	0x20000e90
 80063d0:	08007b14 	.word	0x08007b14

080063d4 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 80063d4:	b480      	push	{r7}
 80063d6:	b085      	sub	sp, #20
 80063d8:	af00      	add	r7, sp, #0
 80063da:	60f8      	str	r0, [r7, #12]
 80063dc:	60b9      	str	r1, [r7, #8]
 80063de:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 80063e0:	68fb      	ldr	r3, [r7, #12]
 80063e2:	3b04      	subs	r3, #4
 80063e4:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 80063e6:	68fb      	ldr	r3, [r7, #12]
 80063e8:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 80063ec:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80063ee:	68fb      	ldr	r3, [r7, #12]
 80063f0:	3b04      	subs	r3, #4
 80063f2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 80063f4:	68bb      	ldr	r3, [r7, #8]
 80063f6:	f023 0201 	bic.w	r2, r3, #1
 80063fa:	68fb      	ldr	r3, [r7, #12]
 80063fc:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80063fe:	68fb      	ldr	r3, [r7, #12]
 8006400:	3b04      	subs	r3, #4
 8006402:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8006404:	4a0c      	ldr	r2, [pc, #48]	@ (8006438 <pxPortInitialiseStack+0x64>)
 8006406:	68fb      	ldr	r3, [r7, #12]
 8006408:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800640a:	68fb      	ldr	r3, [r7, #12]
 800640c:	3b14      	subs	r3, #20
 800640e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8006410:	687a      	ldr	r2, [r7, #4]
 8006412:	68fb      	ldr	r3, [r7, #12]
 8006414:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8006416:	68fb      	ldr	r3, [r7, #12]
 8006418:	3b04      	subs	r3, #4
 800641a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800641c:	68fb      	ldr	r3, [r7, #12]
 800641e:	f06f 0202 	mvn.w	r2, #2
 8006422:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8006424:	68fb      	ldr	r3, [r7, #12]
 8006426:	3b20      	subs	r3, #32
 8006428:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800642a:	68fb      	ldr	r3, [r7, #12]
}
 800642c:	4618      	mov	r0, r3
 800642e:	3714      	adds	r7, #20
 8006430:	46bd      	mov	sp, r7
 8006432:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006436:	4770      	bx	lr
 8006438:	0800643d 	.word	0x0800643d

0800643c <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800643c:	b480      	push	{r7}
 800643e:	b085      	sub	sp, #20
 8006440:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8006442:	2300      	movs	r3, #0
 8006444:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8006446:	4b13      	ldr	r3, [pc, #76]	@ (8006494 <prvTaskExitError+0x58>)
 8006448:	681b      	ldr	r3, [r3, #0]
 800644a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800644e:	d00b      	beq.n	8006468 <prvTaskExitError+0x2c>
	__asm volatile
 8006450:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006454:	f383 8811 	msr	BASEPRI, r3
 8006458:	f3bf 8f6f 	isb	sy
 800645c:	f3bf 8f4f 	dsb	sy
 8006460:	60fb      	str	r3, [r7, #12]
}
 8006462:	bf00      	nop
 8006464:	bf00      	nop
 8006466:	e7fd      	b.n	8006464 <prvTaskExitError+0x28>
	__asm volatile
 8006468:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800646c:	f383 8811 	msr	BASEPRI, r3
 8006470:	f3bf 8f6f 	isb	sy
 8006474:	f3bf 8f4f 	dsb	sy
 8006478:	60bb      	str	r3, [r7, #8]
}
 800647a:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800647c:	bf00      	nop
 800647e:	687b      	ldr	r3, [r7, #4]
 8006480:	2b00      	cmp	r3, #0
 8006482:	d0fc      	beq.n	800647e <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8006484:	bf00      	nop
 8006486:	bf00      	nop
 8006488:	3714      	adds	r7, #20
 800648a:	46bd      	mov	sp, r7
 800648c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006490:	4770      	bx	lr
 8006492:	bf00      	nop
 8006494:	20000028 	.word	0x20000028
	...

080064a0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 80064a0:	4b07      	ldr	r3, [pc, #28]	@ (80064c0 <pxCurrentTCBConst2>)
 80064a2:	6819      	ldr	r1, [r3, #0]
 80064a4:	6808      	ldr	r0, [r1, #0]
 80064a6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80064aa:	f380 8809 	msr	PSP, r0
 80064ae:	f3bf 8f6f 	isb	sy
 80064b2:	f04f 0000 	mov.w	r0, #0
 80064b6:	f380 8811 	msr	BASEPRI, r0
 80064ba:	4770      	bx	lr
 80064bc:	f3af 8000 	nop.w

080064c0 <pxCurrentTCBConst2>:
 80064c0:	20000954 	.word	0x20000954
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 80064c4:	bf00      	nop
 80064c6:	bf00      	nop

080064c8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 80064c8:	4808      	ldr	r0, [pc, #32]	@ (80064ec <prvPortStartFirstTask+0x24>)
 80064ca:	6800      	ldr	r0, [r0, #0]
 80064cc:	6800      	ldr	r0, [r0, #0]
 80064ce:	f380 8808 	msr	MSP, r0
 80064d2:	f04f 0000 	mov.w	r0, #0
 80064d6:	f380 8814 	msr	CONTROL, r0
 80064da:	b662      	cpsie	i
 80064dc:	b661      	cpsie	f
 80064de:	f3bf 8f4f 	dsb	sy
 80064e2:	f3bf 8f6f 	isb	sy
 80064e6:	df00      	svc	0
 80064e8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 80064ea:	bf00      	nop
 80064ec:	e000ed08 	.word	0xe000ed08

080064f0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 80064f0:	b580      	push	{r7, lr}
 80064f2:	b086      	sub	sp, #24
 80064f4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 80064f6:	4b47      	ldr	r3, [pc, #284]	@ (8006614 <xPortStartScheduler+0x124>)
 80064f8:	681b      	ldr	r3, [r3, #0]
 80064fa:	4a47      	ldr	r2, [pc, #284]	@ (8006618 <xPortStartScheduler+0x128>)
 80064fc:	4293      	cmp	r3, r2
 80064fe:	d10b      	bne.n	8006518 <xPortStartScheduler+0x28>
	__asm volatile
 8006500:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006504:	f383 8811 	msr	BASEPRI, r3
 8006508:	f3bf 8f6f 	isb	sy
 800650c:	f3bf 8f4f 	dsb	sy
 8006510:	613b      	str	r3, [r7, #16]
}
 8006512:	bf00      	nop
 8006514:	bf00      	nop
 8006516:	e7fd      	b.n	8006514 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8006518:	4b3e      	ldr	r3, [pc, #248]	@ (8006614 <xPortStartScheduler+0x124>)
 800651a:	681b      	ldr	r3, [r3, #0]
 800651c:	4a3f      	ldr	r2, [pc, #252]	@ (800661c <xPortStartScheduler+0x12c>)
 800651e:	4293      	cmp	r3, r2
 8006520:	d10b      	bne.n	800653a <xPortStartScheduler+0x4a>
	__asm volatile
 8006522:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006526:	f383 8811 	msr	BASEPRI, r3
 800652a:	f3bf 8f6f 	isb	sy
 800652e:	f3bf 8f4f 	dsb	sy
 8006532:	60fb      	str	r3, [r7, #12]
}
 8006534:	bf00      	nop
 8006536:	bf00      	nop
 8006538:	e7fd      	b.n	8006536 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800653a:	4b39      	ldr	r3, [pc, #228]	@ (8006620 <xPortStartScheduler+0x130>)
 800653c:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800653e:	697b      	ldr	r3, [r7, #20]
 8006540:	781b      	ldrb	r3, [r3, #0]
 8006542:	b2db      	uxtb	r3, r3
 8006544:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8006546:	697b      	ldr	r3, [r7, #20]
 8006548:	22ff      	movs	r2, #255	@ 0xff
 800654a:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800654c:	697b      	ldr	r3, [r7, #20]
 800654e:	781b      	ldrb	r3, [r3, #0]
 8006550:	b2db      	uxtb	r3, r3
 8006552:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8006554:	78fb      	ldrb	r3, [r7, #3]
 8006556:	b2db      	uxtb	r3, r3
 8006558:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 800655c:	b2da      	uxtb	r2, r3
 800655e:	4b31      	ldr	r3, [pc, #196]	@ (8006624 <xPortStartScheduler+0x134>)
 8006560:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8006562:	4b31      	ldr	r3, [pc, #196]	@ (8006628 <xPortStartScheduler+0x138>)
 8006564:	2207      	movs	r2, #7
 8006566:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8006568:	e009      	b.n	800657e <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 800656a:	4b2f      	ldr	r3, [pc, #188]	@ (8006628 <xPortStartScheduler+0x138>)
 800656c:	681b      	ldr	r3, [r3, #0]
 800656e:	3b01      	subs	r3, #1
 8006570:	4a2d      	ldr	r2, [pc, #180]	@ (8006628 <xPortStartScheduler+0x138>)
 8006572:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8006574:	78fb      	ldrb	r3, [r7, #3]
 8006576:	b2db      	uxtb	r3, r3
 8006578:	005b      	lsls	r3, r3, #1
 800657a:	b2db      	uxtb	r3, r3
 800657c:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800657e:	78fb      	ldrb	r3, [r7, #3]
 8006580:	b2db      	uxtb	r3, r3
 8006582:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006586:	2b80      	cmp	r3, #128	@ 0x80
 8006588:	d0ef      	beq.n	800656a <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800658a:	4b27      	ldr	r3, [pc, #156]	@ (8006628 <xPortStartScheduler+0x138>)
 800658c:	681b      	ldr	r3, [r3, #0]
 800658e:	f1c3 0307 	rsb	r3, r3, #7
 8006592:	2b04      	cmp	r3, #4
 8006594:	d00b      	beq.n	80065ae <xPortStartScheduler+0xbe>
	__asm volatile
 8006596:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800659a:	f383 8811 	msr	BASEPRI, r3
 800659e:	f3bf 8f6f 	isb	sy
 80065a2:	f3bf 8f4f 	dsb	sy
 80065a6:	60bb      	str	r3, [r7, #8]
}
 80065a8:	bf00      	nop
 80065aa:	bf00      	nop
 80065ac:	e7fd      	b.n	80065aa <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 80065ae:	4b1e      	ldr	r3, [pc, #120]	@ (8006628 <xPortStartScheduler+0x138>)
 80065b0:	681b      	ldr	r3, [r3, #0]
 80065b2:	021b      	lsls	r3, r3, #8
 80065b4:	4a1c      	ldr	r2, [pc, #112]	@ (8006628 <xPortStartScheduler+0x138>)
 80065b6:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 80065b8:	4b1b      	ldr	r3, [pc, #108]	@ (8006628 <xPortStartScheduler+0x138>)
 80065ba:	681b      	ldr	r3, [r3, #0]
 80065bc:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 80065c0:	4a19      	ldr	r2, [pc, #100]	@ (8006628 <xPortStartScheduler+0x138>)
 80065c2:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 80065c4:	687b      	ldr	r3, [r7, #4]
 80065c6:	b2da      	uxtb	r2, r3
 80065c8:	697b      	ldr	r3, [r7, #20]
 80065ca:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 80065cc:	4b17      	ldr	r3, [pc, #92]	@ (800662c <xPortStartScheduler+0x13c>)
 80065ce:	681b      	ldr	r3, [r3, #0]
 80065d0:	4a16      	ldr	r2, [pc, #88]	@ (800662c <xPortStartScheduler+0x13c>)
 80065d2:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80065d6:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 80065d8:	4b14      	ldr	r3, [pc, #80]	@ (800662c <xPortStartScheduler+0x13c>)
 80065da:	681b      	ldr	r3, [r3, #0]
 80065dc:	4a13      	ldr	r2, [pc, #76]	@ (800662c <xPortStartScheduler+0x13c>)
 80065de:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 80065e2:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 80065e4:	f000 f8da 	bl	800679c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 80065e8:	4b11      	ldr	r3, [pc, #68]	@ (8006630 <xPortStartScheduler+0x140>)
 80065ea:	2200      	movs	r2, #0
 80065ec:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 80065ee:	f000 f8f9 	bl	80067e4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 80065f2:	4b10      	ldr	r3, [pc, #64]	@ (8006634 <xPortStartScheduler+0x144>)
 80065f4:	681b      	ldr	r3, [r3, #0]
 80065f6:	4a0f      	ldr	r2, [pc, #60]	@ (8006634 <xPortStartScheduler+0x144>)
 80065f8:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 80065fc:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 80065fe:	f7ff ff63 	bl	80064c8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8006602:	f7ff f82d 	bl	8005660 <vTaskSwitchContext>
	prvTaskExitError();
 8006606:	f7ff ff19 	bl	800643c <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800660a:	2300      	movs	r3, #0
}
 800660c:	4618      	mov	r0, r3
 800660e:	3718      	adds	r7, #24
 8006610:	46bd      	mov	sp, r7
 8006612:	bd80      	pop	{r7, pc}
 8006614:	e000ed00 	.word	0xe000ed00
 8006618:	410fc271 	.word	0x410fc271
 800661c:	410fc270 	.word	0x410fc270
 8006620:	e000e400 	.word	0xe000e400
 8006624:	20000f80 	.word	0x20000f80
 8006628:	20000f84 	.word	0x20000f84
 800662c:	e000ed20 	.word	0xe000ed20
 8006630:	20000028 	.word	0x20000028
 8006634:	e000ef34 	.word	0xe000ef34

08006638 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8006638:	b480      	push	{r7}
 800663a:	b083      	sub	sp, #12
 800663c:	af00      	add	r7, sp, #0
	__asm volatile
 800663e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006642:	f383 8811 	msr	BASEPRI, r3
 8006646:	f3bf 8f6f 	isb	sy
 800664a:	f3bf 8f4f 	dsb	sy
 800664e:	607b      	str	r3, [r7, #4]
}
 8006650:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8006652:	4b10      	ldr	r3, [pc, #64]	@ (8006694 <vPortEnterCritical+0x5c>)
 8006654:	681b      	ldr	r3, [r3, #0]
 8006656:	3301      	adds	r3, #1
 8006658:	4a0e      	ldr	r2, [pc, #56]	@ (8006694 <vPortEnterCritical+0x5c>)
 800665a:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800665c:	4b0d      	ldr	r3, [pc, #52]	@ (8006694 <vPortEnterCritical+0x5c>)
 800665e:	681b      	ldr	r3, [r3, #0]
 8006660:	2b01      	cmp	r3, #1
 8006662:	d110      	bne.n	8006686 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8006664:	4b0c      	ldr	r3, [pc, #48]	@ (8006698 <vPortEnterCritical+0x60>)
 8006666:	681b      	ldr	r3, [r3, #0]
 8006668:	b2db      	uxtb	r3, r3
 800666a:	2b00      	cmp	r3, #0
 800666c:	d00b      	beq.n	8006686 <vPortEnterCritical+0x4e>
	__asm volatile
 800666e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006672:	f383 8811 	msr	BASEPRI, r3
 8006676:	f3bf 8f6f 	isb	sy
 800667a:	f3bf 8f4f 	dsb	sy
 800667e:	603b      	str	r3, [r7, #0]
}
 8006680:	bf00      	nop
 8006682:	bf00      	nop
 8006684:	e7fd      	b.n	8006682 <vPortEnterCritical+0x4a>
	}
}
 8006686:	bf00      	nop
 8006688:	370c      	adds	r7, #12
 800668a:	46bd      	mov	sp, r7
 800668c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006690:	4770      	bx	lr
 8006692:	bf00      	nop
 8006694:	20000028 	.word	0x20000028
 8006698:	e000ed04 	.word	0xe000ed04

0800669c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800669c:	b480      	push	{r7}
 800669e:	b083      	sub	sp, #12
 80066a0:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 80066a2:	4b12      	ldr	r3, [pc, #72]	@ (80066ec <vPortExitCritical+0x50>)
 80066a4:	681b      	ldr	r3, [r3, #0]
 80066a6:	2b00      	cmp	r3, #0
 80066a8:	d10b      	bne.n	80066c2 <vPortExitCritical+0x26>
	__asm volatile
 80066aa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80066ae:	f383 8811 	msr	BASEPRI, r3
 80066b2:	f3bf 8f6f 	isb	sy
 80066b6:	f3bf 8f4f 	dsb	sy
 80066ba:	607b      	str	r3, [r7, #4]
}
 80066bc:	bf00      	nop
 80066be:	bf00      	nop
 80066c0:	e7fd      	b.n	80066be <vPortExitCritical+0x22>
	uxCriticalNesting--;
 80066c2:	4b0a      	ldr	r3, [pc, #40]	@ (80066ec <vPortExitCritical+0x50>)
 80066c4:	681b      	ldr	r3, [r3, #0]
 80066c6:	3b01      	subs	r3, #1
 80066c8:	4a08      	ldr	r2, [pc, #32]	@ (80066ec <vPortExitCritical+0x50>)
 80066ca:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 80066cc:	4b07      	ldr	r3, [pc, #28]	@ (80066ec <vPortExitCritical+0x50>)
 80066ce:	681b      	ldr	r3, [r3, #0]
 80066d0:	2b00      	cmp	r3, #0
 80066d2:	d105      	bne.n	80066e0 <vPortExitCritical+0x44>
 80066d4:	2300      	movs	r3, #0
 80066d6:	603b      	str	r3, [r7, #0]
	__asm volatile
 80066d8:	683b      	ldr	r3, [r7, #0]
 80066da:	f383 8811 	msr	BASEPRI, r3
}
 80066de:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 80066e0:	bf00      	nop
 80066e2:	370c      	adds	r7, #12
 80066e4:	46bd      	mov	sp, r7
 80066e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066ea:	4770      	bx	lr
 80066ec:	20000028 	.word	0x20000028

080066f0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 80066f0:	f3ef 8009 	mrs	r0, PSP
 80066f4:	f3bf 8f6f 	isb	sy
 80066f8:	4b15      	ldr	r3, [pc, #84]	@ (8006750 <pxCurrentTCBConst>)
 80066fa:	681a      	ldr	r2, [r3, #0]
 80066fc:	f01e 0f10 	tst.w	lr, #16
 8006700:	bf08      	it	eq
 8006702:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8006706:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800670a:	6010      	str	r0, [r2, #0]
 800670c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8006710:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8006714:	f380 8811 	msr	BASEPRI, r0
 8006718:	f3bf 8f4f 	dsb	sy
 800671c:	f3bf 8f6f 	isb	sy
 8006720:	f7fe ff9e 	bl	8005660 <vTaskSwitchContext>
 8006724:	f04f 0000 	mov.w	r0, #0
 8006728:	f380 8811 	msr	BASEPRI, r0
 800672c:	bc09      	pop	{r0, r3}
 800672e:	6819      	ldr	r1, [r3, #0]
 8006730:	6808      	ldr	r0, [r1, #0]
 8006732:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006736:	f01e 0f10 	tst.w	lr, #16
 800673a:	bf08      	it	eq
 800673c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8006740:	f380 8809 	msr	PSP, r0
 8006744:	f3bf 8f6f 	isb	sy
 8006748:	4770      	bx	lr
 800674a:	bf00      	nop
 800674c:	f3af 8000 	nop.w

08006750 <pxCurrentTCBConst>:
 8006750:	20000954 	.word	0x20000954
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8006754:	bf00      	nop
 8006756:	bf00      	nop

08006758 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8006758:	b580      	push	{r7, lr}
 800675a:	b082      	sub	sp, #8
 800675c:	af00      	add	r7, sp, #0
	__asm volatile
 800675e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006762:	f383 8811 	msr	BASEPRI, r3
 8006766:	f3bf 8f6f 	isb	sy
 800676a:	f3bf 8f4f 	dsb	sy
 800676e:	607b      	str	r3, [r7, #4]
}
 8006770:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8006772:	f7fe febb 	bl	80054ec <xTaskIncrementTick>
 8006776:	4603      	mov	r3, r0
 8006778:	2b00      	cmp	r3, #0
 800677a:	d003      	beq.n	8006784 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800677c:	4b06      	ldr	r3, [pc, #24]	@ (8006798 <xPortSysTickHandler+0x40>)
 800677e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006782:	601a      	str	r2, [r3, #0]
 8006784:	2300      	movs	r3, #0
 8006786:	603b      	str	r3, [r7, #0]
	__asm volatile
 8006788:	683b      	ldr	r3, [r7, #0]
 800678a:	f383 8811 	msr	BASEPRI, r3
}
 800678e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8006790:	bf00      	nop
 8006792:	3708      	adds	r7, #8
 8006794:	46bd      	mov	sp, r7
 8006796:	bd80      	pop	{r7, pc}
 8006798:	e000ed04 	.word	0xe000ed04

0800679c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800679c:	b480      	push	{r7}
 800679e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 80067a0:	4b0b      	ldr	r3, [pc, #44]	@ (80067d0 <vPortSetupTimerInterrupt+0x34>)
 80067a2:	2200      	movs	r2, #0
 80067a4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 80067a6:	4b0b      	ldr	r3, [pc, #44]	@ (80067d4 <vPortSetupTimerInterrupt+0x38>)
 80067a8:	2200      	movs	r2, #0
 80067aa:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 80067ac:	4b0a      	ldr	r3, [pc, #40]	@ (80067d8 <vPortSetupTimerInterrupt+0x3c>)
 80067ae:	681b      	ldr	r3, [r3, #0]
 80067b0:	4a0a      	ldr	r2, [pc, #40]	@ (80067dc <vPortSetupTimerInterrupt+0x40>)
 80067b2:	fba2 2303 	umull	r2, r3, r2, r3
 80067b6:	099b      	lsrs	r3, r3, #6
 80067b8:	4a09      	ldr	r2, [pc, #36]	@ (80067e0 <vPortSetupTimerInterrupt+0x44>)
 80067ba:	3b01      	subs	r3, #1
 80067bc:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 80067be:	4b04      	ldr	r3, [pc, #16]	@ (80067d0 <vPortSetupTimerInterrupt+0x34>)
 80067c0:	2207      	movs	r2, #7
 80067c2:	601a      	str	r2, [r3, #0]
}
 80067c4:	bf00      	nop
 80067c6:	46bd      	mov	sp, r7
 80067c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067cc:	4770      	bx	lr
 80067ce:	bf00      	nop
 80067d0:	e000e010 	.word	0xe000e010
 80067d4:	e000e018 	.word	0xe000e018
 80067d8:	20000004 	.word	0x20000004
 80067dc:	10624dd3 	.word	0x10624dd3
 80067e0:	e000e014 	.word	0xe000e014

080067e4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 80067e4:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 80067f4 <vPortEnableVFP+0x10>
 80067e8:	6801      	ldr	r1, [r0, #0]
 80067ea:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80067ee:	6001      	str	r1, [r0, #0]
 80067f0:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 80067f2:	bf00      	nop
 80067f4:	e000ed88 	.word	0xe000ed88

080067f8 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 80067f8:	b480      	push	{r7}
 80067fa:	b085      	sub	sp, #20
 80067fc:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 80067fe:	f3ef 8305 	mrs	r3, IPSR
 8006802:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8006804:	68fb      	ldr	r3, [r7, #12]
 8006806:	2b0f      	cmp	r3, #15
 8006808:	d915      	bls.n	8006836 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800680a:	4a18      	ldr	r2, [pc, #96]	@ (800686c <vPortValidateInterruptPriority+0x74>)
 800680c:	68fb      	ldr	r3, [r7, #12]
 800680e:	4413      	add	r3, r2
 8006810:	781b      	ldrb	r3, [r3, #0]
 8006812:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8006814:	4b16      	ldr	r3, [pc, #88]	@ (8006870 <vPortValidateInterruptPriority+0x78>)
 8006816:	781b      	ldrb	r3, [r3, #0]
 8006818:	7afa      	ldrb	r2, [r7, #11]
 800681a:	429a      	cmp	r2, r3
 800681c:	d20b      	bcs.n	8006836 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 800681e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006822:	f383 8811 	msr	BASEPRI, r3
 8006826:	f3bf 8f6f 	isb	sy
 800682a:	f3bf 8f4f 	dsb	sy
 800682e:	607b      	str	r3, [r7, #4]
}
 8006830:	bf00      	nop
 8006832:	bf00      	nop
 8006834:	e7fd      	b.n	8006832 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8006836:	4b0f      	ldr	r3, [pc, #60]	@ (8006874 <vPortValidateInterruptPriority+0x7c>)
 8006838:	681b      	ldr	r3, [r3, #0]
 800683a:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800683e:	4b0e      	ldr	r3, [pc, #56]	@ (8006878 <vPortValidateInterruptPriority+0x80>)
 8006840:	681b      	ldr	r3, [r3, #0]
 8006842:	429a      	cmp	r2, r3
 8006844:	d90b      	bls.n	800685e <vPortValidateInterruptPriority+0x66>
	__asm volatile
 8006846:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800684a:	f383 8811 	msr	BASEPRI, r3
 800684e:	f3bf 8f6f 	isb	sy
 8006852:	f3bf 8f4f 	dsb	sy
 8006856:	603b      	str	r3, [r7, #0]
}
 8006858:	bf00      	nop
 800685a:	bf00      	nop
 800685c:	e7fd      	b.n	800685a <vPortValidateInterruptPriority+0x62>
	}
 800685e:	bf00      	nop
 8006860:	3714      	adds	r7, #20
 8006862:	46bd      	mov	sp, r7
 8006864:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006868:	4770      	bx	lr
 800686a:	bf00      	nop
 800686c:	e000e3f0 	.word	0xe000e3f0
 8006870:	20000f80 	.word	0x20000f80
 8006874:	e000ed0c 	.word	0xe000ed0c
 8006878:	20000f84 	.word	0x20000f84

0800687c <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800687c:	b580      	push	{r7, lr}
 800687e:	b08a      	sub	sp, #40	@ 0x28
 8006880:	af00      	add	r7, sp, #0
 8006882:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8006884:	2300      	movs	r3, #0
 8006886:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8006888:	f7fe fd74 	bl	8005374 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800688c:	4b5c      	ldr	r3, [pc, #368]	@ (8006a00 <pvPortMalloc+0x184>)
 800688e:	681b      	ldr	r3, [r3, #0]
 8006890:	2b00      	cmp	r3, #0
 8006892:	d101      	bne.n	8006898 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8006894:	f000 f924 	bl	8006ae0 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8006898:	4b5a      	ldr	r3, [pc, #360]	@ (8006a04 <pvPortMalloc+0x188>)
 800689a:	681a      	ldr	r2, [r3, #0]
 800689c:	687b      	ldr	r3, [r7, #4]
 800689e:	4013      	ands	r3, r2
 80068a0:	2b00      	cmp	r3, #0
 80068a2:	f040 8095 	bne.w	80069d0 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 80068a6:	687b      	ldr	r3, [r7, #4]
 80068a8:	2b00      	cmp	r3, #0
 80068aa:	d01e      	beq.n	80068ea <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 80068ac:	2208      	movs	r2, #8
 80068ae:	687b      	ldr	r3, [r7, #4]
 80068b0:	4413      	add	r3, r2
 80068b2:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 80068b4:	687b      	ldr	r3, [r7, #4]
 80068b6:	f003 0307 	and.w	r3, r3, #7
 80068ba:	2b00      	cmp	r3, #0
 80068bc:	d015      	beq.n	80068ea <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 80068be:	687b      	ldr	r3, [r7, #4]
 80068c0:	f023 0307 	bic.w	r3, r3, #7
 80068c4:	3308      	adds	r3, #8
 80068c6:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 80068c8:	687b      	ldr	r3, [r7, #4]
 80068ca:	f003 0307 	and.w	r3, r3, #7
 80068ce:	2b00      	cmp	r3, #0
 80068d0:	d00b      	beq.n	80068ea <pvPortMalloc+0x6e>
	__asm volatile
 80068d2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80068d6:	f383 8811 	msr	BASEPRI, r3
 80068da:	f3bf 8f6f 	isb	sy
 80068de:	f3bf 8f4f 	dsb	sy
 80068e2:	617b      	str	r3, [r7, #20]
}
 80068e4:	bf00      	nop
 80068e6:	bf00      	nop
 80068e8:	e7fd      	b.n	80068e6 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 80068ea:	687b      	ldr	r3, [r7, #4]
 80068ec:	2b00      	cmp	r3, #0
 80068ee:	d06f      	beq.n	80069d0 <pvPortMalloc+0x154>
 80068f0:	4b45      	ldr	r3, [pc, #276]	@ (8006a08 <pvPortMalloc+0x18c>)
 80068f2:	681b      	ldr	r3, [r3, #0]
 80068f4:	687a      	ldr	r2, [r7, #4]
 80068f6:	429a      	cmp	r2, r3
 80068f8:	d86a      	bhi.n	80069d0 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 80068fa:	4b44      	ldr	r3, [pc, #272]	@ (8006a0c <pvPortMalloc+0x190>)
 80068fc:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 80068fe:	4b43      	ldr	r3, [pc, #268]	@ (8006a0c <pvPortMalloc+0x190>)
 8006900:	681b      	ldr	r3, [r3, #0]
 8006902:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8006904:	e004      	b.n	8006910 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 8006906:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006908:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800690a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800690c:	681b      	ldr	r3, [r3, #0]
 800690e:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8006910:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006912:	685b      	ldr	r3, [r3, #4]
 8006914:	687a      	ldr	r2, [r7, #4]
 8006916:	429a      	cmp	r2, r3
 8006918:	d903      	bls.n	8006922 <pvPortMalloc+0xa6>
 800691a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800691c:	681b      	ldr	r3, [r3, #0]
 800691e:	2b00      	cmp	r3, #0
 8006920:	d1f1      	bne.n	8006906 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8006922:	4b37      	ldr	r3, [pc, #220]	@ (8006a00 <pvPortMalloc+0x184>)
 8006924:	681b      	ldr	r3, [r3, #0]
 8006926:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006928:	429a      	cmp	r2, r3
 800692a:	d051      	beq.n	80069d0 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800692c:	6a3b      	ldr	r3, [r7, #32]
 800692e:	681b      	ldr	r3, [r3, #0]
 8006930:	2208      	movs	r2, #8
 8006932:	4413      	add	r3, r2
 8006934:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8006936:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006938:	681a      	ldr	r2, [r3, #0]
 800693a:	6a3b      	ldr	r3, [r7, #32]
 800693c:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800693e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006940:	685a      	ldr	r2, [r3, #4]
 8006942:	687b      	ldr	r3, [r7, #4]
 8006944:	1ad2      	subs	r2, r2, r3
 8006946:	2308      	movs	r3, #8
 8006948:	005b      	lsls	r3, r3, #1
 800694a:	429a      	cmp	r2, r3
 800694c:	d920      	bls.n	8006990 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800694e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006950:	687b      	ldr	r3, [r7, #4]
 8006952:	4413      	add	r3, r2
 8006954:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8006956:	69bb      	ldr	r3, [r7, #24]
 8006958:	f003 0307 	and.w	r3, r3, #7
 800695c:	2b00      	cmp	r3, #0
 800695e:	d00b      	beq.n	8006978 <pvPortMalloc+0xfc>
	__asm volatile
 8006960:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006964:	f383 8811 	msr	BASEPRI, r3
 8006968:	f3bf 8f6f 	isb	sy
 800696c:	f3bf 8f4f 	dsb	sy
 8006970:	613b      	str	r3, [r7, #16]
}
 8006972:	bf00      	nop
 8006974:	bf00      	nop
 8006976:	e7fd      	b.n	8006974 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8006978:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800697a:	685a      	ldr	r2, [r3, #4]
 800697c:	687b      	ldr	r3, [r7, #4]
 800697e:	1ad2      	subs	r2, r2, r3
 8006980:	69bb      	ldr	r3, [r7, #24]
 8006982:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8006984:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006986:	687a      	ldr	r2, [r7, #4]
 8006988:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800698a:	69b8      	ldr	r0, [r7, #24]
 800698c:	f000 f90a 	bl	8006ba4 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8006990:	4b1d      	ldr	r3, [pc, #116]	@ (8006a08 <pvPortMalloc+0x18c>)
 8006992:	681a      	ldr	r2, [r3, #0]
 8006994:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006996:	685b      	ldr	r3, [r3, #4]
 8006998:	1ad3      	subs	r3, r2, r3
 800699a:	4a1b      	ldr	r2, [pc, #108]	@ (8006a08 <pvPortMalloc+0x18c>)
 800699c:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800699e:	4b1a      	ldr	r3, [pc, #104]	@ (8006a08 <pvPortMalloc+0x18c>)
 80069a0:	681a      	ldr	r2, [r3, #0]
 80069a2:	4b1b      	ldr	r3, [pc, #108]	@ (8006a10 <pvPortMalloc+0x194>)
 80069a4:	681b      	ldr	r3, [r3, #0]
 80069a6:	429a      	cmp	r2, r3
 80069a8:	d203      	bcs.n	80069b2 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 80069aa:	4b17      	ldr	r3, [pc, #92]	@ (8006a08 <pvPortMalloc+0x18c>)
 80069ac:	681b      	ldr	r3, [r3, #0]
 80069ae:	4a18      	ldr	r2, [pc, #96]	@ (8006a10 <pvPortMalloc+0x194>)
 80069b0:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 80069b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80069b4:	685a      	ldr	r2, [r3, #4]
 80069b6:	4b13      	ldr	r3, [pc, #76]	@ (8006a04 <pvPortMalloc+0x188>)
 80069b8:	681b      	ldr	r3, [r3, #0]
 80069ba:	431a      	orrs	r2, r3
 80069bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80069be:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 80069c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80069c2:	2200      	movs	r2, #0
 80069c4:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 80069c6:	4b13      	ldr	r3, [pc, #76]	@ (8006a14 <pvPortMalloc+0x198>)
 80069c8:	681b      	ldr	r3, [r3, #0]
 80069ca:	3301      	adds	r3, #1
 80069cc:	4a11      	ldr	r2, [pc, #68]	@ (8006a14 <pvPortMalloc+0x198>)
 80069ce:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 80069d0:	f7fe fcde 	bl	8005390 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 80069d4:	69fb      	ldr	r3, [r7, #28]
 80069d6:	f003 0307 	and.w	r3, r3, #7
 80069da:	2b00      	cmp	r3, #0
 80069dc:	d00b      	beq.n	80069f6 <pvPortMalloc+0x17a>
	__asm volatile
 80069de:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80069e2:	f383 8811 	msr	BASEPRI, r3
 80069e6:	f3bf 8f6f 	isb	sy
 80069ea:	f3bf 8f4f 	dsb	sy
 80069ee:	60fb      	str	r3, [r7, #12]
}
 80069f0:	bf00      	nop
 80069f2:	bf00      	nop
 80069f4:	e7fd      	b.n	80069f2 <pvPortMalloc+0x176>
	return pvReturn;
 80069f6:	69fb      	ldr	r3, [r7, #28]
}
 80069f8:	4618      	mov	r0, r3
 80069fa:	3728      	adds	r7, #40	@ 0x28
 80069fc:	46bd      	mov	sp, r7
 80069fe:	bd80      	pop	{r7, pc}
 8006a00:	20004b90 	.word	0x20004b90
 8006a04:	20004ba4 	.word	0x20004ba4
 8006a08:	20004b94 	.word	0x20004b94
 8006a0c:	20004b88 	.word	0x20004b88
 8006a10:	20004b98 	.word	0x20004b98
 8006a14:	20004b9c 	.word	0x20004b9c

08006a18 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8006a18:	b580      	push	{r7, lr}
 8006a1a:	b086      	sub	sp, #24
 8006a1c:	af00      	add	r7, sp, #0
 8006a1e:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8006a20:	687b      	ldr	r3, [r7, #4]
 8006a22:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8006a24:	687b      	ldr	r3, [r7, #4]
 8006a26:	2b00      	cmp	r3, #0
 8006a28:	d04f      	beq.n	8006aca <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8006a2a:	2308      	movs	r3, #8
 8006a2c:	425b      	negs	r3, r3
 8006a2e:	697a      	ldr	r2, [r7, #20]
 8006a30:	4413      	add	r3, r2
 8006a32:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8006a34:	697b      	ldr	r3, [r7, #20]
 8006a36:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8006a38:	693b      	ldr	r3, [r7, #16]
 8006a3a:	685a      	ldr	r2, [r3, #4]
 8006a3c:	4b25      	ldr	r3, [pc, #148]	@ (8006ad4 <vPortFree+0xbc>)
 8006a3e:	681b      	ldr	r3, [r3, #0]
 8006a40:	4013      	ands	r3, r2
 8006a42:	2b00      	cmp	r3, #0
 8006a44:	d10b      	bne.n	8006a5e <vPortFree+0x46>
	__asm volatile
 8006a46:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006a4a:	f383 8811 	msr	BASEPRI, r3
 8006a4e:	f3bf 8f6f 	isb	sy
 8006a52:	f3bf 8f4f 	dsb	sy
 8006a56:	60fb      	str	r3, [r7, #12]
}
 8006a58:	bf00      	nop
 8006a5a:	bf00      	nop
 8006a5c:	e7fd      	b.n	8006a5a <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8006a5e:	693b      	ldr	r3, [r7, #16]
 8006a60:	681b      	ldr	r3, [r3, #0]
 8006a62:	2b00      	cmp	r3, #0
 8006a64:	d00b      	beq.n	8006a7e <vPortFree+0x66>
	__asm volatile
 8006a66:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006a6a:	f383 8811 	msr	BASEPRI, r3
 8006a6e:	f3bf 8f6f 	isb	sy
 8006a72:	f3bf 8f4f 	dsb	sy
 8006a76:	60bb      	str	r3, [r7, #8]
}
 8006a78:	bf00      	nop
 8006a7a:	bf00      	nop
 8006a7c:	e7fd      	b.n	8006a7a <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8006a7e:	693b      	ldr	r3, [r7, #16]
 8006a80:	685a      	ldr	r2, [r3, #4]
 8006a82:	4b14      	ldr	r3, [pc, #80]	@ (8006ad4 <vPortFree+0xbc>)
 8006a84:	681b      	ldr	r3, [r3, #0]
 8006a86:	4013      	ands	r3, r2
 8006a88:	2b00      	cmp	r3, #0
 8006a8a:	d01e      	beq.n	8006aca <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8006a8c:	693b      	ldr	r3, [r7, #16]
 8006a8e:	681b      	ldr	r3, [r3, #0]
 8006a90:	2b00      	cmp	r3, #0
 8006a92:	d11a      	bne.n	8006aca <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8006a94:	693b      	ldr	r3, [r7, #16]
 8006a96:	685a      	ldr	r2, [r3, #4]
 8006a98:	4b0e      	ldr	r3, [pc, #56]	@ (8006ad4 <vPortFree+0xbc>)
 8006a9a:	681b      	ldr	r3, [r3, #0]
 8006a9c:	43db      	mvns	r3, r3
 8006a9e:	401a      	ands	r2, r3
 8006aa0:	693b      	ldr	r3, [r7, #16]
 8006aa2:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8006aa4:	f7fe fc66 	bl	8005374 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8006aa8:	693b      	ldr	r3, [r7, #16]
 8006aaa:	685a      	ldr	r2, [r3, #4]
 8006aac:	4b0a      	ldr	r3, [pc, #40]	@ (8006ad8 <vPortFree+0xc0>)
 8006aae:	681b      	ldr	r3, [r3, #0]
 8006ab0:	4413      	add	r3, r2
 8006ab2:	4a09      	ldr	r2, [pc, #36]	@ (8006ad8 <vPortFree+0xc0>)
 8006ab4:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8006ab6:	6938      	ldr	r0, [r7, #16]
 8006ab8:	f000 f874 	bl	8006ba4 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8006abc:	4b07      	ldr	r3, [pc, #28]	@ (8006adc <vPortFree+0xc4>)
 8006abe:	681b      	ldr	r3, [r3, #0]
 8006ac0:	3301      	adds	r3, #1
 8006ac2:	4a06      	ldr	r2, [pc, #24]	@ (8006adc <vPortFree+0xc4>)
 8006ac4:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8006ac6:	f7fe fc63 	bl	8005390 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8006aca:	bf00      	nop
 8006acc:	3718      	adds	r7, #24
 8006ace:	46bd      	mov	sp, r7
 8006ad0:	bd80      	pop	{r7, pc}
 8006ad2:	bf00      	nop
 8006ad4:	20004ba4 	.word	0x20004ba4
 8006ad8:	20004b94 	.word	0x20004b94
 8006adc:	20004ba0 	.word	0x20004ba0

08006ae0 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8006ae0:	b480      	push	{r7}
 8006ae2:	b085      	sub	sp, #20
 8006ae4:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8006ae6:	f44f 5370 	mov.w	r3, #15360	@ 0x3c00
 8006aea:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8006aec:	4b27      	ldr	r3, [pc, #156]	@ (8006b8c <prvHeapInit+0xac>)
 8006aee:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8006af0:	68fb      	ldr	r3, [r7, #12]
 8006af2:	f003 0307 	and.w	r3, r3, #7
 8006af6:	2b00      	cmp	r3, #0
 8006af8:	d00c      	beq.n	8006b14 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8006afa:	68fb      	ldr	r3, [r7, #12]
 8006afc:	3307      	adds	r3, #7
 8006afe:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8006b00:	68fb      	ldr	r3, [r7, #12]
 8006b02:	f023 0307 	bic.w	r3, r3, #7
 8006b06:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8006b08:	68ba      	ldr	r2, [r7, #8]
 8006b0a:	68fb      	ldr	r3, [r7, #12]
 8006b0c:	1ad3      	subs	r3, r2, r3
 8006b0e:	4a1f      	ldr	r2, [pc, #124]	@ (8006b8c <prvHeapInit+0xac>)
 8006b10:	4413      	add	r3, r2
 8006b12:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8006b14:	68fb      	ldr	r3, [r7, #12]
 8006b16:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8006b18:	4a1d      	ldr	r2, [pc, #116]	@ (8006b90 <prvHeapInit+0xb0>)
 8006b1a:	687b      	ldr	r3, [r7, #4]
 8006b1c:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8006b1e:	4b1c      	ldr	r3, [pc, #112]	@ (8006b90 <prvHeapInit+0xb0>)
 8006b20:	2200      	movs	r2, #0
 8006b22:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8006b24:	687b      	ldr	r3, [r7, #4]
 8006b26:	68ba      	ldr	r2, [r7, #8]
 8006b28:	4413      	add	r3, r2
 8006b2a:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8006b2c:	2208      	movs	r2, #8
 8006b2e:	68fb      	ldr	r3, [r7, #12]
 8006b30:	1a9b      	subs	r3, r3, r2
 8006b32:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8006b34:	68fb      	ldr	r3, [r7, #12]
 8006b36:	f023 0307 	bic.w	r3, r3, #7
 8006b3a:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8006b3c:	68fb      	ldr	r3, [r7, #12]
 8006b3e:	4a15      	ldr	r2, [pc, #84]	@ (8006b94 <prvHeapInit+0xb4>)
 8006b40:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8006b42:	4b14      	ldr	r3, [pc, #80]	@ (8006b94 <prvHeapInit+0xb4>)
 8006b44:	681b      	ldr	r3, [r3, #0]
 8006b46:	2200      	movs	r2, #0
 8006b48:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8006b4a:	4b12      	ldr	r3, [pc, #72]	@ (8006b94 <prvHeapInit+0xb4>)
 8006b4c:	681b      	ldr	r3, [r3, #0]
 8006b4e:	2200      	movs	r2, #0
 8006b50:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8006b52:	687b      	ldr	r3, [r7, #4]
 8006b54:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8006b56:	683b      	ldr	r3, [r7, #0]
 8006b58:	68fa      	ldr	r2, [r7, #12]
 8006b5a:	1ad2      	subs	r2, r2, r3
 8006b5c:	683b      	ldr	r3, [r7, #0]
 8006b5e:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8006b60:	4b0c      	ldr	r3, [pc, #48]	@ (8006b94 <prvHeapInit+0xb4>)
 8006b62:	681a      	ldr	r2, [r3, #0]
 8006b64:	683b      	ldr	r3, [r7, #0]
 8006b66:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8006b68:	683b      	ldr	r3, [r7, #0]
 8006b6a:	685b      	ldr	r3, [r3, #4]
 8006b6c:	4a0a      	ldr	r2, [pc, #40]	@ (8006b98 <prvHeapInit+0xb8>)
 8006b6e:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8006b70:	683b      	ldr	r3, [r7, #0]
 8006b72:	685b      	ldr	r3, [r3, #4]
 8006b74:	4a09      	ldr	r2, [pc, #36]	@ (8006b9c <prvHeapInit+0xbc>)
 8006b76:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8006b78:	4b09      	ldr	r3, [pc, #36]	@ (8006ba0 <prvHeapInit+0xc0>)
 8006b7a:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 8006b7e:	601a      	str	r2, [r3, #0]
}
 8006b80:	bf00      	nop
 8006b82:	3714      	adds	r7, #20
 8006b84:	46bd      	mov	sp, r7
 8006b86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b8a:	4770      	bx	lr
 8006b8c:	20000f88 	.word	0x20000f88
 8006b90:	20004b88 	.word	0x20004b88
 8006b94:	20004b90 	.word	0x20004b90
 8006b98:	20004b98 	.word	0x20004b98
 8006b9c:	20004b94 	.word	0x20004b94
 8006ba0:	20004ba4 	.word	0x20004ba4

08006ba4 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8006ba4:	b480      	push	{r7}
 8006ba6:	b085      	sub	sp, #20
 8006ba8:	af00      	add	r7, sp, #0
 8006baa:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8006bac:	4b28      	ldr	r3, [pc, #160]	@ (8006c50 <prvInsertBlockIntoFreeList+0xac>)
 8006bae:	60fb      	str	r3, [r7, #12]
 8006bb0:	e002      	b.n	8006bb8 <prvInsertBlockIntoFreeList+0x14>
 8006bb2:	68fb      	ldr	r3, [r7, #12]
 8006bb4:	681b      	ldr	r3, [r3, #0]
 8006bb6:	60fb      	str	r3, [r7, #12]
 8006bb8:	68fb      	ldr	r3, [r7, #12]
 8006bba:	681b      	ldr	r3, [r3, #0]
 8006bbc:	687a      	ldr	r2, [r7, #4]
 8006bbe:	429a      	cmp	r2, r3
 8006bc0:	d8f7      	bhi.n	8006bb2 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8006bc2:	68fb      	ldr	r3, [r7, #12]
 8006bc4:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8006bc6:	68fb      	ldr	r3, [r7, #12]
 8006bc8:	685b      	ldr	r3, [r3, #4]
 8006bca:	68ba      	ldr	r2, [r7, #8]
 8006bcc:	4413      	add	r3, r2
 8006bce:	687a      	ldr	r2, [r7, #4]
 8006bd0:	429a      	cmp	r2, r3
 8006bd2:	d108      	bne.n	8006be6 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8006bd4:	68fb      	ldr	r3, [r7, #12]
 8006bd6:	685a      	ldr	r2, [r3, #4]
 8006bd8:	687b      	ldr	r3, [r7, #4]
 8006bda:	685b      	ldr	r3, [r3, #4]
 8006bdc:	441a      	add	r2, r3
 8006bde:	68fb      	ldr	r3, [r7, #12]
 8006be0:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8006be2:	68fb      	ldr	r3, [r7, #12]
 8006be4:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8006be6:	687b      	ldr	r3, [r7, #4]
 8006be8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8006bea:	687b      	ldr	r3, [r7, #4]
 8006bec:	685b      	ldr	r3, [r3, #4]
 8006bee:	68ba      	ldr	r2, [r7, #8]
 8006bf0:	441a      	add	r2, r3
 8006bf2:	68fb      	ldr	r3, [r7, #12]
 8006bf4:	681b      	ldr	r3, [r3, #0]
 8006bf6:	429a      	cmp	r2, r3
 8006bf8:	d118      	bne.n	8006c2c <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8006bfa:	68fb      	ldr	r3, [r7, #12]
 8006bfc:	681a      	ldr	r2, [r3, #0]
 8006bfe:	4b15      	ldr	r3, [pc, #84]	@ (8006c54 <prvInsertBlockIntoFreeList+0xb0>)
 8006c00:	681b      	ldr	r3, [r3, #0]
 8006c02:	429a      	cmp	r2, r3
 8006c04:	d00d      	beq.n	8006c22 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8006c06:	687b      	ldr	r3, [r7, #4]
 8006c08:	685a      	ldr	r2, [r3, #4]
 8006c0a:	68fb      	ldr	r3, [r7, #12]
 8006c0c:	681b      	ldr	r3, [r3, #0]
 8006c0e:	685b      	ldr	r3, [r3, #4]
 8006c10:	441a      	add	r2, r3
 8006c12:	687b      	ldr	r3, [r7, #4]
 8006c14:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8006c16:	68fb      	ldr	r3, [r7, #12]
 8006c18:	681b      	ldr	r3, [r3, #0]
 8006c1a:	681a      	ldr	r2, [r3, #0]
 8006c1c:	687b      	ldr	r3, [r7, #4]
 8006c1e:	601a      	str	r2, [r3, #0]
 8006c20:	e008      	b.n	8006c34 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8006c22:	4b0c      	ldr	r3, [pc, #48]	@ (8006c54 <prvInsertBlockIntoFreeList+0xb0>)
 8006c24:	681a      	ldr	r2, [r3, #0]
 8006c26:	687b      	ldr	r3, [r7, #4]
 8006c28:	601a      	str	r2, [r3, #0]
 8006c2a:	e003      	b.n	8006c34 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8006c2c:	68fb      	ldr	r3, [r7, #12]
 8006c2e:	681a      	ldr	r2, [r3, #0]
 8006c30:	687b      	ldr	r3, [r7, #4]
 8006c32:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8006c34:	68fa      	ldr	r2, [r7, #12]
 8006c36:	687b      	ldr	r3, [r7, #4]
 8006c38:	429a      	cmp	r2, r3
 8006c3a:	d002      	beq.n	8006c42 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8006c3c:	68fb      	ldr	r3, [r7, #12]
 8006c3e:	687a      	ldr	r2, [r7, #4]
 8006c40:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8006c42:	bf00      	nop
 8006c44:	3714      	adds	r7, #20
 8006c46:	46bd      	mov	sp, r7
 8006c48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c4c:	4770      	bx	lr
 8006c4e:	bf00      	nop
 8006c50:	20004b88 	.word	0x20004b88
 8006c54:	20004b90 	.word	0x20004b90

08006c58 <malloc>:
 8006c58:	4b02      	ldr	r3, [pc, #8]	@ (8006c64 <malloc+0xc>)
 8006c5a:	4601      	mov	r1, r0
 8006c5c:	6818      	ldr	r0, [r3, #0]
 8006c5e:	f000 b825 	b.w	8006cac <_malloc_r>
 8006c62:	bf00      	nop
 8006c64:	20000038 	.word	0x20000038

08006c68 <sbrk_aligned>:
 8006c68:	b570      	push	{r4, r5, r6, lr}
 8006c6a:	4e0f      	ldr	r6, [pc, #60]	@ (8006ca8 <sbrk_aligned+0x40>)
 8006c6c:	460c      	mov	r4, r1
 8006c6e:	6831      	ldr	r1, [r6, #0]
 8006c70:	4605      	mov	r5, r0
 8006c72:	b911      	cbnz	r1, 8006c7a <sbrk_aligned+0x12>
 8006c74:	f000 fb30 	bl	80072d8 <_sbrk_r>
 8006c78:	6030      	str	r0, [r6, #0]
 8006c7a:	4621      	mov	r1, r4
 8006c7c:	4628      	mov	r0, r5
 8006c7e:	f000 fb2b 	bl	80072d8 <_sbrk_r>
 8006c82:	1c43      	adds	r3, r0, #1
 8006c84:	d103      	bne.n	8006c8e <sbrk_aligned+0x26>
 8006c86:	f04f 34ff 	mov.w	r4, #4294967295
 8006c8a:	4620      	mov	r0, r4
 8006c8c:	bd70      	pop	{r4, r5, r6, pc}
 8006c8e:	1cc4      	adds	r4, r0, #3
 8006c90:	f024 0403 	bic.w	r4, r4, #3
 8006c94:	42a0      	cmp	r0, r4
 8006c96:	d0f8      	beq.n	8006c8a <sbrk_aligned+0x22>
 8006c98:	1a21      	subs	r1, r4, r0
 8006c9a:	4628      	mov	r0, r5
 8006c9c:	f000 fb1c 	bl	80072d8 <_sbrk_r>
 8006ca0:	3001      	adds	r0, #1
 8006ca2:	d1f2      	bne.n	8006c8a <sbrk_aligned+0x22>
 8006ca4:	e7ef      	b.n	8006c86 <sbrk_aligned+0x1e>
 8006ca6:	bf00      	nop
 8006ca8:	20004ba8 	.word	0x20004ba8

08006cac <_malloc_r>:
 8006cac:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006cb0:	1ccd      	adds	r5, r1, #3
 8006cb2:	f025 0503 	bic.w	r5, r5, #3
 8006cb6:	3508      	adds	r5, #8
 8006cb8:	2d0c      	cmp	r5, #12
 8006cba:	bf38      	it	cc
 8006cbc:	250c      	movcc	r5, #12
 8006cbe:	2d00      	cmp	r5, #0
 8006cc0:	4606      	mov	r6, r0
 8006cc2:	db01      	blt.n	8006cc8 <_malloc_r+0x1c>
 8006cc4:	42a9      	cmp	r1, r5
 8006cc6:	d904      	bls.n	8006cd2 <_malloc_r+0x26>
 8006cc8:	230c      	movs	r3, #12
 8006cca:	6033      	str	r3, [r6, #0]
 8006ccc:	2000      	movs	r0, #0
 8006cce:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006cd2:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8006da8 <_malloc_r+0xfc>
 8006cd6:	f000 f869 	bl	8006dac <__malloc_lock>
 8006cda:	f8d8 3000 	ldr.w	r3, [r8]
 8006cde:	461c      	mov	r4, r3
 8006ce0:	bb44      	cbnz	r4, 8006d34 <_malloc_r+0x88>
 8006ce2:	4629      	mov	r1, r5
 8006ce4:	4630      	mov	r0, r6
 8006ce6:	f7ff ffbf 	bl	8006c68 <sbrk_aligned>
 8006cea:	1c43      	adds	r3, r0, #1
 8006cec:	4604      	mov	r4, r0
 8006cee:	d158      	bne.n	8006da2 <_malloc_r+0xf6>
 8006cf0:	f8d8 4000 	ldr.w	r4, [r8]
 8006cf4:	4627      	mov	r7, r4
 8006cf6:	2f00      	cmp	r7, #0
 8006cf8:	d143      	bne.n	8006d82 <_malloc_r+0xd6>
 8006cfa:	2c00      	cmp	r4, #0
 8006cfc:	d04b      	beq.n	8006d96 <_malloc_r+0xea>
 8006cfe:	6823      	ldr	r3, [r4, #0]
 8006d00:	4639      	mov	r1, r7
 8006d02:	4630      	mov	r0, r6
 8006d04:	eb04 0903 	add.w	r9, r4, r3
 8006d08:	f000 fae6 	bl	80072d8 <_sbrk_r>
 8006d0c:	4581      	cmp	r9, r0
 8006d0e:	d142      	bne.n	8006d96 <_malloc_r+0xea>
 8006d10:	6821      	ldr	r1, [r4, #0]
 8006d12:	1a6d      	subs	r5, r5, r1
 8006d14:	4629      	mov	r1, r5
 8006d16:	4630      	mov	r0, r6
 8006d18:	f7ff ffa6 	bl	8006c68 <sbrk_aligned>
 8006d1c:	3001      	adds	r0, #1
 8006d1e:	d03a      	beq.n	8006d96 <_malloc_r+0xea>
 8006d20:	6823      	ldr	r3, [r4, #0]
 8006d22:	442b      	add	r3, r5
 8006d24:	6023      	str	r3, [r4, #0]
 8006d26:	f8d8 3000 	ldr.w	r3, [r8]
 8006d2a:	685a      	ldr	r2, [r3, #4]
 8006d2c:	bb62      	cbnz	r2, 8006d88 <_malloc_r+0xdc>
 8006d2e:	f8c8 7000 	str.w	r7, [r8]
 8006d32:	e00f      	b.n	8006d54 <_malloc_r+0xa8>
 8006d34:	6822      	ldr	r2, [r4, #0]
 8006d36:	1b52      	subs	r2, r2, r5
 8006d38:	d420      	bmi.n	8006d7c <_malloc_r+0xd0>
 8006d3a:	2a0b      	cmp	r2, #11
 8006d3c:	d917      	bls.n	8006d6e <_malloc_r+0xc2>
 8006d3e:	1961      	adds	r1, r4, r5
 8006d40:	42a3      	cmp	r3, r4
 8006d42:	6025      	str	r5, [r4, #0]
 8006d44:	bf18      	it	ne
 8006d46:	6059      	strne	r1, [r3, #4]
 8006d48:	6863      	ldr	r3, [r4, #4]
 8006d4a:	bf08      	it	eq
 8006d4c:	f8c8 1000 	streq.w	r1, [r8]
 8006d50:	5162      	str	r2, [r4, r5]
 8006d52:	604b      	str	r3, [r1, #4]
 8006d54:	4630      	mov	r0, r6
 8006d56:	f000 f82f 	bl	8006db8 <__malloc_unlock>
 8006d5a:	f104 000b 	add.w	r0, r4, #11
 8006d5e:	1d23      	adds	r3, r4, #4
 8006d60:	f020 0007 	bic.w	r0, r0, #7
 8006d64:	1ac2      	subs	r2, r0, r3
 8006d66:	bf1c      	itt	ne
 8006d68:	1a1b      	subne	r3, r3, r0
 8006d6a:	50a3      	strne	r3, [r4, r2]
 8006d6c:	e7af      	b.n	8006cce <_malloc_r+0x22>
 8006d6e:	6862      	ldr	r2, [r4, #4]
 8006d70:	42a3      	cmp	r3, r4
 8006d72:	bf0c      	ite	eq
 8006d74:	f8c8 2000 	streq.w	r2, [r8]
 8006d78:	605a      	strne	r2, [r3, #4]
 8006d7a:	e7eb      	b.n	8006d54 <_malloc_r+0xa8>
 8006d7c:	4623      	mov	r3, r4
 8006d7e:	6864      	ldr	r4, [r4, #4]
 8006d80:	e7ae      	b.n	8006ce0 <_malloc_r+0x34>
 8006d82:	463c      	mov	r4, r7
 8006d84:	687f      	ldr	r7, [r7, #4]
 8006d86:	e7b6      	b.n	8006cf6 <_malloc_r+0x4a>
 8006d88:	461a      	mov	r2, r3
 8006d8a:	685b      	ldr	r3, [r3, #4]
 8006d8c:	42a3      	cmp	r3, r4
 8006d8e:	d1fb      	bne.n	8006d88 <_malloc_r+0xdc>
 8006d90:	2300      	movs	r3, #0
 8006d92:	6053      	str	r3, [r2, #4]
 8006d94:	e7de      	b.n	8006d54 <_malloc_r+0xa8>
 8006d96:	230c      	movs	r3, #12
 8006d98:	6033      	str	r3, [r6, #0]
 8006d9a:	4630      	mov	r0, r6
 8006d9c:	f000 f80c 	bl	8006db8 <__malloc_unlock>
 8006da0:	e794      	b.n	8006ccc <_malloc_r+0x20>
 8006da2:	6005      	str	r5, [r0, #0]
 8006da4:	e7d6      	b.n	8006d54 <_malloc_r+0xa8>
 8006da6:	bf00      	nop
 8006da8:	20004bac 	.word	0x20004bac

08006dac <__malloc_lock>:
 8006dac:	4801      	ldr	r0, [pc, #4]	@ (8006db4 <__malloc_lock+0x8>)
 8006dae:	f000 bae0 	b.w	8007372 <__retarget_lock_acquire_recursive>
 8006db2:	bf00      	nop
 8006db4:	20004cf0 	.word	0x20004cf0

08006db8 <__malloc_unlock>:
 8006db8:	4801      	ldr	r0, [pc, #4]	@ (8006dc0 <__malloc_unlock+0x8>)
 8006dba:	f000 badb 	b.w	8007374 <__retarget_lock_release_recursive>
 8006dbe:	bf00      	nop
 8006dc0:	20004cf0 	.word	0x20004cf0

08006dc4 <std>:
 8006dc4:	2300      	movs	r3, #0
 8006dc6:	b510      	push	{r4, lr}
 8006dc8:	4604      	mov	r4, r0
 8006dca:	e9c0 3300 	strd	r3, r3, [r0]
 8006dce:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8006dd2:	6083      	str	r3, [r0, #8]
 8006dd4:	8181      	strh	r1, [r0, #12]
 8006dd6:	6643      	str	r3, [r0, #100]	@ 0x64
 8006dd8:	81c2      	strh	r2, [r0, #14]
 8006dda:	6183      	str	r3, [r0, #24]
 8006ddc:	4619      	mov	r1, r3
 8006dde:	2208      	movs	r2, #8
 8006de0:	305c      	adds	r0, #92	@ 0x5c
 8006de2:	f000 f9e7 	bl	80071b4 <memset>
 8006de6:	4b0d      	ldr	r3, [pc, #52]	@ (8006e1c <std+0x58>)
 8006de8:	6263      	str	r3, [r4, #36]	@ 0x24
 8006dea:	4b0d      	ldr	r3, [pc, #52]	@ (8006e20 <std+0x5c>)
 8006dec:	62a3      	str	r3, [r4, #40]	@ 0x28
 8006dee:	4b0d      	ldr	r3, [pc, #52]	@ (8006e24 <std+0x60>)
 8006df0:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8006df2:	4b0d      	ldr	r3, [pc, #52]	@ (8006e28 <std+0x64>)
 8006df4:	6323      	str	r3, [r4, #48]	@ 0x30
 8006df6:	4b0d      	ldr	r3, [pc, #52]	@ (8006e2c <std+0x68>)
 8006df8:	6224      	str	r4, [r4, #32]
 8006dfa:	429c      	cmp	r4, r3
 8006dfc:	d006      	beq.n	8006e0c <std+0x48>
 8006dfe:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8006e02:	4294      	cmp	r4, r2
 8006e04:	d002      	beq.n	8006e0c <std+0x48>
 8006e06:	33d0      	adds	r3, #208	@ 0xd0
 8006e08:	429c      	cmp	r4, r3
 8006e0a:	d105      	bne.n	8006e18 <std+0x54>
 8006e0c:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8006e10:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006e14:	f000 baac 	b.w	8007370 <__retarget_lock_init_recursive>
 8006e18:	bd10      	pop	{r4, pc}
 8006e1a:	bf00      	nop
 8006e1c:	08007005 	.word	0x08007005
 8006e20:	08007027 	.word	0x08007027
 8006e24:	0800705f 	.word	0x0800705f
 8006e28:	08007083 	.word	0x08007083
 8006e2c:	20004bb0 	.word	0x20004bb0

08006e30 <stdio_exit_handler>:
 8006e30:	4a02      	ldr	r2, [pc, #8]	@ (8006e3c <stdio_exit_handler+0xc>)
 8006e32:	4903      	ldr	r1, [pc, #12]	@ (8006e40 <stdio_exit_handler+0x10>)
 8006e34:	4803      	ldr	r0, [pc, #12]	@ (8006e44 <stdio_exit_handler+0x14>)
 8006e36:	f000 b869 	b.w	8006f0c <_fwalk_sglue>
 8006e3a:	bf00      	nop
 8006e3c:	2000002c 	.word	0x2000002c
 8006e40:	08007531 	.word	0x08007531
 8006e44:	2000003c 	.word	0x2000003c

08006e48 <cleanup_stdio>:
 8006e48:	6841      	ldr	r1, [r0, #4]
 8006e4a:	4b0c      	ldr	r3, [pc, #48]	@ (8006e7c <cleanup_stdio+0x34>)
 8006e4c:	4299      	cmp	r1, r3
 8006e4e:	b510      	push	{r4, lr}
 8006e50:	4604      	mov	r4, r0
 8006e52:	d001      	beq.n	8006e58 <cleanup_stdio+0x10>
 8006e54:	f000 fb6c 	bl	8007530 <_fflush_r>
 8006e58:	68a1      	ldr	r1, [r4, #8]
 8006e5a:	4b09      	ldr	r3, [pc, #36]	@ (8006e80 <cleanup_stdio+0x38>)
 8006e5c:	4299      	cmp	r1, r3
 8006e5e:	d002      	beq.n	8006e66 <cleanup_stdio+0x1e>
 8006e60:	4620      	mov	r0, r4
 8006e62:	f000 fb65 	bl	8007530 <_fflush_r>
 8006e66:	68e1      	ldr	r1, [r4, #12]
 8006e68:	4b06      	ldr	r3, [pc, #24]	@ (8006e84 <cleanup_stdio+0x3c>)
 8006e6a:	4299      	cmp	r1, r3
 8006e6c:	d004      	beq.n	8006e78 <cleanup_stdio+0x30>
 8006e6e:	4620      	mov	r0, r4
 8006e70:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006e74:	f000 bb5c 	b.w	8007530 <_fflush_r>
 8006e78:	bd10      	pop	{r4, pc}
 8006e7a:	bf00      	nop
 8006e7c:	20004bb0 	.word	0x20004bb0
 8006e80:	20004c18 	.word	0x20004c18
 8006e84:	20004c80 	.word	0x20004c80

08006e88 <global_stdio_init.part.0>:
 8006e88:	b510      	push	{r4, lr}
 8006e8a:	4b0b      	ldr	r3, [pc, #44]	@ (8006eb8 <global_stdio_init.part.0+0x30>)
 8006e8c:	4c0b      	ldr	r4, [pc, #44]	@ (8006ebc <global_stdio_init.part.0+0x34>)
 8006e8e:	4a0c      	ldr	r2, [pc, #48]	@ (8006ec0 <global_stdio_init.part.0+0x38>)
 8006e90:	601a      	str	r2, [r3, #0]
 8006e92:	4620      	mov	r0, r4
 8006e94:	2200      	movs	r2, #0
 8006e96:	2104      	movs	r1, #4
 8006e98:	f7ff ff94 	bl	8006dc4 <std>
 8006e9c:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8006ea0:	2201      	movs	r2, #1
 8006ea2:	2109      	movs	r1, #9
 8006ea4:	f7ff ff8e 	bl	8006dc4 <std>
 8006ea8:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8006eac:	2202      	movs	r2, #2
 8006eae:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006eb2:	2112      	movs	r1, #18
 8006eb4:	f7ff bf86 	b.w	8006dc4 <std>
 8006eb8:	20004ce8 	.word	0x20004ce8
 8006ebc:	20004bb0 	.word	0x20004bb0
 8006ec0:	08006e31 	.word	0x08006e31

08006ec4 <__sfp_lock_acquire>:
 8006ec4:	4801      	ldr	r0, [pc, #4]	@ (8006ecc <__sfp_lock_acquire+0x8>)
 8006ec6:	f000 ba54 	b.w	8007372 <__retarget_lock_acquire_recursive>
 8006eca:	bf00      	nop
 8006ecc:	20004cf1 	.word	0x20004cf1

08006ed0 <__sfp_lock_release>:
 8006ed0:	4801      	ldr	r0, [pc, #4]	@ (8006ed8 <__sfp_lock_release+0x8>)
 8006ed2:	f000 ba4f 	b.w	8007374 <__retarget_lock_release_recursive>
 8006ed6:	bf00      	nop
 8006ed8:	20004cf1 	.word	0x20004cf1

08006edc <__sinit>:
 8006edc:	b510      	push	{r4, lr}
 8006ede:	4604      	mov	r4, r0
 8006ee0:	f7ff fff0 	bl	8006ec4 <__sfp_lock_acquire>
 8006ee4:	6a23      	ldr	r3, [r4, #32]
 8006ee6:	b11b      	cbz	r3, 8006ef0 <__sinit+0x14>
 8006ee8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006eec:	f7ff bff0 	b.w	8006ed0 <__sfp_lock_release>
 8006ef0:	4b04      	ldr	r3, [pc, #16]	@ (8006f04 <__sinit+0x28>)
 8006ef2:	6223      	str	r3, [r4, #32]
 8006ef4:	4b04      	ldr	r3, [pc, #16]	@ (8006f08 <__sinit+0x2c>)
 8006ef6:	681b      	ldr	r3, [r3, #0]
 8006ef8:	2b00      	cmp	r3, #0
 8006efa:	d1f5      	bne.n	8006ee8 <__sinit+0xc>
 8006efc:	f7ff ffc4 	bl	8006e88 <global_stdio_init.part.0>
 8006f00:	e7f2      	b.n	8006ee8 <__sinit+0xc>
 8006f02:	bf00      	nop
 8006f04:	08006e49 	.word	0x08006e49
 8006f08:	20004ce8 	.word	0x20004ce8

08006f0c <_fwalk_sglue>:
 8006f0c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006f10:	4607      	mov	r7, r0
 8006f12:	4688      	mov	r8, r1
 8006f14:	4614      	mov	r4, r2
 8006f16:	2600      	movs	r6, #0
 8006f18:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8006f1c:	f1b9 0901 	subs.w	r9, r9, #1
 8006f20:	d505      	bpl.n	8006f2e <_fwalk_sglue+0x22>
 8006f22:	6824      	ldr	r4, [r4, #0]
 8006f24:	2c00      	cmp	r4, #0
 8006f26:	d1f7      	bne.n	8006f18 <_fwalk_sglue+0xc>
 8006f28:	4630      	mov	r0, r6
 8006f2a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006f2e:	89ab      	ldrh	r3, [r5, #12]
 8006f30:	2b01      	cmp	r3, #1
 8006f32:	d907      	bls.n	8006f44 <_fwalk_sglue+0x38>
 8006f34:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8006f38:	3301      	adds	r3, #1
 8006f3a:	d003      	beq.n	8006f44 <_fwalk_sglue+0x38>
 8006f3c:	4629      	mov	r1, r5
 8006f3e:	4638      	mov	r0, r7
 8006f40:	47c0      	blx	r8
 8006f42:	4306      	orrs	r6, r0
 8006f44:	3568      	adds	r5, #104	@ 0x68
 8006f46:	e7e9      	b.n	8006f1c <_fwalk_sglue+0x10>

08006f48 <_puts_r>:
 8006f48:	6a03      	ldr	r3, [r0, #32]
 8006f4a:	b570      	push	{r4, r5, r6, lr}
 8006f4c:	6884      	ldr	r4, [r0, #8]
 8006f4e:	4605      	mov	r5, r0
 8006f50:	460e      	mov	r6, r1
 8006f52:	b90b      	cbnz	r3, 8006f58 <_puts_r+0x10>
 8006f54:	f7ff ffc2 	bl	8006edc <__sinit>
 8006f58:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8006f5a:	07db      	lsls	r3, r3, #31
 8006f5c:	d405      	bmi.n	8006f6a <_puts_r+0x22>
 8006f5e:	89a3      	ldrh	r3, [r4, #12]
 8006f60:	0598      	lsls	r0, r3, #22
 8006f62:	d402      	bmi.n	8006f6a <_puts_r+0x22>
 8006f64:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8006f66:	f000 fa04 	bl	8007372 <__retarget_lock_acquire_recursive>
 8006f6a:	89a3      	ldrh	r3, [r4, #12]
 8006f6c:	0719      	lsls	r1, r3, #28
 8006f6e:	d502      	bpl.n	8006f76 <_puts_r+0x2e>
 8006f70:	6923      	ldr	r3, [r4, #16]
 8006f72:	2b00      	cmp	r3, #0
 8006f74:	d135      	bne.n	8006fe2 <_puts_r+0x9a>
 8006f76:	4621      	mov	r1, r4
 8006f78:	4628      	mov	r0, r5
 8006f7a:	f000 f8c5 	bl	8007108 <__swsetup_r>
 8006f7e:	b380      	cbz	r0, 8006fe2 <_puts_r+0x9a>
 8006f80:	f04f 35ff 	mov.w	r5, #4294967295
 8006f84:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8006f86:	07da      	lsls	r2, r3, #31
 8006f88:	d405      	bmi.n	8006f96 <_puts_r+0x4e>
 8006f8a:	89a3      	ldrh	r3, [r4, #12]
 8006f8c:	059b      	lsls	r3, r3, #22
 8006f8e:	d402      	bmi.n	8006f96 <_puts_r+0x4e>
 8006f90:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8006f92:	f000 f9ef 	bl	8007374 <__retarget_lock_release_recursive>
 8006f96:	4628      	mov	r0, r5
 8006f98:	bd70      	pop	{r4, r5, r6, pc}
 8006f9a:	2b00      	cmp	r3, #0
 8006f9c:	da04      	bge.n	8006fa8 <_puts_r+0x60>
 8006f9e:	69a2      	ldr	r2, [r4, #24]
 8006fa0:	429a      	cmp	r2, r3
 8006fa2:	dc17      	bgt.n	8006fd4 <_puts_r+0x8c>
 8006fa4:	290a      	cmp	r1, #10
 8006fa6:	d015      	beq.n	8006fd4 <_puts_r+0x8c>
 8006fa8:	6823      	ldr	r3, [r4, #0]
 8006faa:	1c5a      	adds	r2, r3, #1
 8006fac:	6022      	str	r2, [r4, #0]
 8006fae:	7019      	strb	r1, [r3, #0]
 8006fb0:	68a3      	ldr	r3, [r4, #8]
 8006fb2:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8006fb6:	3b01      	subs	r3, #1
 8006fb8:	60a3      	str	r3, [r4, #8]
 8006fba:	2900      	cmp	r1, #0
 8006fbc:	d1ed      	bne.n	8006f9a <_puts_r+0x52>
 8006fbe:	2b00      	cmp	r3, #0
 8006fc0:	da11      	bge.n	8006fe6 <_puts_r+0x9e>
 8006fc2:	4622      	mov	r2, r4
 8006fc4:	210a      	movs	r1, #10
 8006fc6:	4628      	mov	r0, r5
 8006fc8:	f000 f85f 	bl	800708a <__swbuf_r>
 8006fcc:	3001      	adds	r0, #1
 8006fce:	d0d7      	beq.n	8006f80 <_puts_r+0x38>
 8006fd0:	250a      	movs	r5, #10
 8006fd2:	e7d7      	b.n	8006f84 <_puts_r+0x3c>
 8006fd4:	4622      	mov	r2, r4
 8006fd6:	4628      	mov	r0, r5
 8006fd8:	f000 f857 	bl	800708a <__swbuf_r>
 8006fdc:	3001      	adds	r0, #1
 8006fde:	d1e7      	bne.n	8006fb0 <_puts_r+0x68>
 8006fe0:	e7ce      	b.n	8006f80 <_puts_r+0x38>
 8006fe2:	3e01      	subs	r6, #1
 8006fe4:	e7e4      	b.n	8006fb0 <_puts_r+0x68>
 8006fe6:	6823      	ldr	r3, [r4, #0]
 8006fe8:	1c5a      	adds	r2, r3, #1
 8006fea:	6022      	str	r2, [r4, #0]
 8006fec:	220a      	movs	r2, #10
 8006fee:	701a      	strb	r2, [r3, #0]
 8006ff0:	e7ee      	b.n	8006fd0 <_puts_r+0x88>
	...

08006ff4 <puts>:
 8006ff4:	4b02      	ldr	r3, [pc, #8]	@ (8007000 <puts+0xc>)
 8006ff6:	4601      	mov	r1, r0
 8006ff8:	6818      	ldr	r0, [r3, #0]
 8006ffa:	f7ff bfa5 	b.w	8006f48 <_puts_r>
 8006ffe:	bf00      	nop
 8007000:	20000038 	.word	0x20000038

08007004 <__sread>:
 8007004:	b510      	push	{r4, lr}
 8007006:	460c      	mov	r4, r1
 8007008:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800700c:	f000 f952 	bl	80072b4 <_read_r>
 8007010:	2800      	cmp	r0, #0
 8007012:	bfab      	itete	ge
 8007014:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8007016:	89a3      	ldrhlt	r3, [r4, #12]
 8007018:	181b      	addge	r3, r3, r0
 800701a:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800701e:	bfac      	ite	ge
 8007020:	6563      	strge	r3, [r4, #84]	@ 0x54
 8007022:	81a3      	strhlt	r3, [r4, #12]
 8007024:	bd10      	pop	{r4, pc}

08007026 <__swrite>:
 8007026:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800702a:	461f      	mov	r7, r3
 800702c:	898b      	ldrh	r3, [r1, #12]
 800702e:	05db      	lsls	r3, r3, #23
 8007030:	4605      	mov	r5, r0
 8007032:	460c      	mov	r4, r1
 8007034:	4616      	mov	r6, r2
 8007036:	d505      	bpl.n	8007044 <__swrite+0x1e>
 8007038:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800703c:	2302      	movs	r3, #2
 800703e:	2200      	movs	r2, #0
 8007040:	f000 f926 	bl	8007290 <_lseek_r>
 8007044:	89a3      	ldrh	r3, [r4, #12]
 8007046:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800704a:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800704e:	81a3      	strh	r3, [r4, #12]
 8007050:	4632      	mov	r2, r6
 8007052:	463b      	mov	r3, r7
 8007054:	4628      	mov	r0, r5
 8007056:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800705a:	f000 b94d 	b.w	80072f8 <_write_r>

0800705e <__sseek>:
 800705e:	b510      	push	{r4, lr}
 8007060:	460c      	mov	r4, r1
 8007062:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007066:	f000 f913 	bl	8007290 <_lseek_r>
 800706a:	1c43      	adds	r3, r0, #1
 800706c:	89a3      	ldrh	r3, [r4, #12]
 800706e:	bf15      	itete	ne
 8007070:	6560      	strne	r0, [r4, #84]	@ 0x54
 8007072:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8007076:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800707a:	81a3      	strheq	r3, [r4, #12]
 800707c:	bf18      	it	ne
 800707e:	81a3      	strhne	r3, [r4, #12]
 8007080:	bd10      	pop	{r4, pc}

08007082 <__sclose>:
 8007082:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007086:	f000 b89d 	b.w	80071c4 <_close_r>

0800708a <__swbuf_r>:
 800708a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800708c:	460e      	mov	r6, r1
 800708e:	4614      	mov	r4, r2
 8007090:	4605      	mov	r5, r0
 8007092:	b118      	cbz	r0, 800709c <__swbuf_r+0x12>
 8007094:	6a03      	ldr	r3, [r0, #32]
 8007096:	b90b      	cbnz	r3, 800709c <__swbuf_r+0x12>
 8007098:	f7ff ff20 	bl	8006edc <__sinit>
 800709c:	69a3      	ldr	r3, [r4, #24]
 800709e:	60a3      	str	r3, [r4, #8]
 80070a0:	89a3      	ldrh	r3, [r4, #12]
 80070a2:	071a      	lsls	r2, r3, #28
 80070a4:	d501      	bpl.n	80070aa <__swbuf_r+0x20>
 80070a6:	6923      	ldr	r3, [r4, #16]
 80070a8:	b943      	cbnz	r3, 80070bc <__swbuf_r+0x32>
 80070aa:	4621      	mov	r1, r4
 80070ac:	4628      	mov	r0, r5
 80070ae:	f000 f82b 	bl	8007108 <__swsetup_r>
 80070b2:	b118      	cbz	r0, 80070bc <__swbuf_r+0x32>
 80070b4:	f04f 37ff 	mov.w	r7, #4294967295
 80070b8:	4638      	mov	r0, r7
 80070ba:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80070bc:	6823      	ldr	r3, [r4, #0]
 80070be:	6922      	ldr	r2, [r4, #16]
 80070c0:	1a98      	subs	r0, r3, r2
 80070c2:	6963      	ldr	r3, [r4, #20]
 80070c4:	b2f6      	uxtb	r6, r6
 80070c6:	4283      	cmp	r3, r0
 80070c8:	4637      	mov	r7, r6
 80070ca:	dc05      	bgt.n	80070d8 <__swbuf_r+0x4e>
 80070cc:	4621      	mov	r1, r4
 80070ce:	4628      	mov	r0, r5
 80070d0:	f000 fa2e 	bl	8007530 <_fflush_r>
 80070d4:	2800      	cmp	r0, #0
 80070d6:	d1ed      	bne.n	80070b4 <__swbuf_r+0x2a>
 80070d8:	68a3      	ldr	r3, [r4, #8]
 80070da:	3b01      	subs	r3, #1
 80070dc:	60a3      	str	r3, [r4, #8]
 80070de:	6823      	ldr	r3, [r4, #0]
 80070e0:	1c5a      	adds	r2, r3, #1
 80070e2:	6022      	str	r2, [r4, #0]
 80070e4:	701e      	strb	r6, [r3, #0]
 80070e6:	6962      	ldr	r2, [r4, #20]
 80070e8:	1c43      	adds	r3, r0, #1
 80070ea:	429a      	cmp	r2, r3
 80070ec:	d004      	beq.n	80070f8 <__swbuf_r+0x6e>
 80070ee:	89a3      	ldrh	r3, [r4, #12]
 80070f0:	07db      	lsls	r3, r3, #31
 80070f2:	d5e1      	bpl.n	80070b8 <__swbuf_r+0x2e>
 80070f4:	2e0a      	cmp	r6, #10
 80070f6:	d1df      	bne.n	80070b8 <__swbuf_r+0x2e>
 80070f8:	4621      	mov	r1, r4
 80070fa:	4628      	mov	r0, r5
 80070fc:	f000 fa18 	bl	8007530 <_fflush_r>
 8007100:	2800      	cmp	r0, #0
 8007102:	d0d9      	beq.n	80070b8 <__swbuf_r+0x2e>
 8007104:	e7d6      	b.n	80070b4 <__swbuf_r+0x2a>
	...

08007108 <__swsetup_r>:
 8007108:	b538      	push	{r3, r4, r5, lr}
 800710a:	4b29      	ldr	r3, [pc, #164]	@ (80071b0 <__swsetup_r+0xa8>)
 800710c:	4605      	mov	r5, r0
 800710e:	6818      	ldr	r0, [r3, #0]
 8007110:	460c      	mov	r4, r1
 8007112:	b118      	cbz	r0, 800711c <__swsetup_r+0x14>
 8007114:	6a03      	ldr	r3, [r0, #32]
 8007116:	b90b      	cbnz	r3, 800711c <__swsetup_r+0x14>
 8007118:	f7ff fee0 	bl	8006edc <__sinit>
 800711c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007120:	0719      	lsls	r1, r3, #28
 8007122:	d422      	bmi.n	800716a <__swsetup_r+0x62>
 8007124:	06da      	lsls	r2, r3, #27
 8007126:	d407      	bmi.n	8007138 <__swsetup_r+0x30>
 8007128:	2209      	movs	r2, #9
 800712a:	602a      	str	r2, [r5, #0]
 800712c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007130:	81a3      	strh	r3, [r4, #12]
 8007132:	f04f 30ff 	mov.w	r0, #4294967295
 8007136:	e033      	b.n	80071a0 <__swsetup_r+0x98>
 8007138:	0758      	lsls	r0, r3, #29
 800713a:	d512      	bpl.n	8007162 <__swsetup_r+0x5a>
 800713c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800713e:	b141      	cbz	r1, 8007152 <__swsetup_r+0x4a>
 8007140:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8007144:	4299      	cmp	r1, r3
 8007146:	d002      	beq.n	800714e <__swsetup_r+0x46>
 8007148:	4628      	mov	r0, r5
 800714a:	f000 f923 	bl	8007394 <_free_r>
 800714e:	2300      	movs	r3, #0
 8007150:	6363      	str	r3, [r4, #52]	@ 0x34
 8007152:	89a3      	ldrh	r3, [r4, #12]
 8007154:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8007158:	81a3      	strh	r3, [r4, #12]
 800715a:	2300      	movs	r3, #0
 800715c:	6063      	str	r3, [r4, #4]
 800715e:	6923      	ldr	r3, [r4, #16]
 8007160:	6023      	str	r3, [r4, #0]
 8007162:	89a3      	ldrh	r3, [r4, #12]
 8007164:	f043 0308 	orr.w	r3, r3, #8
 8007168:	81a3      	strh	r3, [r4, #12]
 800716a:	6923      	ldr	r3, [r4, #16]
 800716c:	b94b      	cbnz	r3, 8007182 <__swsetup_r+0x7a>
 800716e:	89a3      	ldrh	r3, [r4, #12]
 8007170:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8007174:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007178:	d003      	beq.n	8007182 <__swsetup_r+0x7a>
 800717a:	4621      	mov	r1, r4
 800717c:	4628      	mov	r0, r5
 800717e:	f000 fa25 	bl	80075cc <__smakebuf_r>
 8007182:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007186:	f013 0201 	ands.w	r2, r3, #1
 800718a:	d00a      	beq.n	80071a2 <__swsetup_r+0x9a>
 800718c:	2200      	movs	r2, #0
 800718e:	60a2      	str	r2, [r4, #8]
 8007190:	6962      	ldr	r2, [r4, #20]
 8007192:	4252      	negs	r2, r2
 8007194:	61a2      	str	r2, [r4, #24]
 8007196:	6922      	ldr	r2, [r4, #16]
 8007198:	b942      	cbnz	r2, 80071ac <__swsetup_r+0xa4>
 800719a:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800719e:	d1c5      	bne.n	800712c <__swsetup_r+0x24>
 80071a0:	bd38      	pop	{r3, r4, r5, pc}
 80071a2:	0799      	lsls	r1, r3, #30
 80071a4:	bf58      	it	pl
 80071a6:	6962      	ldrpl	r2, [r4, #20]
 80071a8:	60a2      	str	r2, [r4, #8]
 80071aa:	e7f4      	b.n	8007196 <__swsetup_r+0x8e>
 80071ac:	2000      	movs	r0, #0
 80071ae:	e7f7      	b.n	80071a0 <__swsetup_r+0x98>
 80071b0:	20000038 	.word	0x20000038

080071b4 <memset>:
 80071b4:	4402      	add	r2, r0
 80071b6:	4603      	mov	r3, r0
 80071b8:	4293      	cmp	r3, r2
 80071ba:	d100      	bne.n	80071be <memset+0xa>
 80071bc:	4770      	bx	lr
 80071be:	f803 1b01 	strb.w	r1, [r3], #1
 80071c2:	e7f9      	b.n	80071b8 <memset+0x4>

080071c4 <_close_r>:
 80071c4:	b538      	push	{r3, r4, r5, lr}
 80071c6:	4d06      	ldr	r5, [pc, #24]	@ (80071e0 <_close_r+0x1c>)
 80071c8:	2300      	movs	r3, #0
 80071ca:	4604      	mov	r4, r0
 80071cc:	4608      	mov	r0, r1
 80071ce:	602b      	str	r3, [r5, #0]
 80071d0:	f7f9 fff9 	bl	80011c6 <_close>
 80071d4:	1c43      	adds	r3, r0, #1
 80071d6:	d102      	bne.n	80071de <_close_r+0x1a>
 80071d8:	682b      	ldr	r3, [r5, #0]
 80071da:	b103      	cbz	r3, 80071de <_close_r+0x1a>
 80071dc:	6023      	str	r3, [r4, #0]
 80071de:	bd38      	pop	{r3, r4, r5, pc}
 80071e0:	20004cec 	.word	0x20004cec

080071e4 <_reclaim_reent>:
 80071e4:	4b29      	ldr	r3, [pc, #164]	@ (800728c <_reclaim_reent+0xa8>)
 80071e6:	681b      	ldr	r3, [r3, #0]
 80071e8:	4283      	cmp	r3, r0
 80071ea:	b570      	push	{r4, r5, r6, lr}
 80071ec:	4604      	mov	r4, r0
 80071ee:	d04b      	beq.n	8007288 <_reclaim_reent+0xa4>
 80071f0:	69c3      	ldr	r3, [r0, #28]
 80071f2:	b1ab      	cbz	r3, 8007220 <_reclaim_reent+0x3c>
 80071f4:	68db      	ldr	r3, [r3, #12]
 80071f6:	b16b      	cbz	r3, 8007214 <_reclaim_reent+0x30>
 80071f8:	2500      	movs	r5, #0
 80071fa:	69e3      	ldr	r3, [r4, #28]
 80071fc:	68db      	ldr	r3, [r3, #12]
 80071fe:	5959      	ldr	r1, [r3, r5]
 8007200:	2900      	cmp	r1, #0
 8007202:	d13b      	bne.n	800727c <_reclaim_reent+0x98>
 8007204:	3504      	adds	r5, #4
 8007206:	2d80      	cmp	r5, #128	@ 0x80
 8007208:	d1f7      	bne.n	80071fa <_reclaim_reent+0x16>
 800720a:	69e3      	ldr	r3, [r4, #28]
 800720c:	4620      	mov	r0, r4
 800720e:	68d9      	ldr	r1, [r3, #12]
 8007210:	f000 f8c0 	bl	8007394 <_free_r>
 8007214:	69e3      	ldr	r3, [r4, #28]
 8007216:	6819      	ldr	r1, [r3, #0]
 8007218:	b111      	cbz	r1, 8007220 <_reclaim_reent+0x3c>
 800721a:	4620      	mov	r0, r4
 800721c:	f000 f8ba 	bl	8007394 <_free_r>
 8007220:	6961      	ldr	r1, [r4, #20]
 8007222:	b111      	cbz	r1, 800722a <_reclaim_reent+0x46>
 8007224:	4620      	mov	r0, r4
 8007226:	f000 f8b5 	bl	8007394 <_free_r>
 800722a:	69e1      	ldr	r1, [r4, #28]
 800722c:	b111      	cbz	r1, 8007234 <_reclaim_reent+0x50>
 800722e:	4620      	mov	r0, r4
 8007230:	f000 f8b0 	bl	8007394 <_free_r>
 8007234:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 8007236:	b111      	cbz	r1, 800723e <_reclaim_reent+0x5a>
 8007238:	4620      	mov	r0, r4
 800723a:	f000 f8ab 	bl	8007394 <_free_r>
 800723e:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8007240:	b111      	cbz	r1, 8007248 <_reclaim_reent+0x64>
 8007242:	4620      	mov	r0, r4
 8007244:	f000 f8a6 	bl	8007394 <_free_r>
 8007248:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 800724a:	b111      	cbz	r1, 8007252 <_reclaim_reent+0x6e>
 800724c:	4620      	mov	r0, r4
 800724e:	f000 f8a1 	bl	8007394 <_free_r>
 8007252:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 8007254:	b111      	cbz	r1, 800725c <_reclaim_reent+0x78>
 8007256:	4620      	mov	r0, r4
 8007258:	f000 f89c 	bl	8007394 <_free_r>
 800725c:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 800725e:	b111      	cbz	r1, 8007266 <_reclaim_reent+0x82>
 8007260:	4620      	mov	r0, r4
 8007262:	f000 f897 	bl	8007394 <_free_r>
 8007266:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 8007268:	b111      	cbz	r1, 8007270 <_reclaim_reent+0x8c>
 800726a:	4620      	mov	r0, r4
 800726c:	f000 f892 	bl	8007394 <_free_r>
 8007270:	6a23      	ldr	r3, [r4, #32]
 8007272:	b14b      	cbz	r3, 8007288 <_reclaim_reent+0xa4>
 8007274:	4620      	mov	r0, r4
 8007276:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800727a:	4718      	bx	r3
 800727c:	680e      	ldr	r6, [r1, #0]
 800727e:	4620      	mov	r0, r4
 8007280:	f000 f888 	bl	8007394 <_free_r>
 8007284:	4631      	mov	r1, r6
 8007286:	e7bb      	b.n	8007200 <_reclaim_reent+0x1c>
 8007288:	bd70      	pop	{r4, r5, r6, pc}
 800728a:	bf00      	nop
 800728c:	20000038 	.word	0x20000038

08007290 <_lseek_r>:
 8007290:	b538      	push	{r3, r4, r5, lr}
 8007292:	4d07      	ldr	r5, [pc, #28]	@ (80072b0 <_lseek_r+0x20>)
 8007294:	4604      	mov	r4, r0
 8007296:	4608      	mov	r0, r1
 8007298:	4611      	mov	r1, r2
 800729a:	2200      	movs	r2, #0
 800729c:	602a      	str	r2, [r5, #0]
 800729e:	461a      	mov	r2, r3
 80072a0:	f7f9 ffb8 	bl	8001214 <_lseek>
 80072a4:	1c43      	adds	r3, r0, #1
 80072a6:	d102      	bne.n	80072ae <_lseek_r+0x1e>
 80072a8:	682b      	ldr	r3, [r5, #0]
 80072aa:	b103      	cbz	r3, 80072ae <_lseek_r+0x1e>
 80072ac:	6023      	str	r3, [r4, #0]
 80072ae:	bd38      	pop	{r3, r4, r5, pc}
 80072b0:	20004cec 	.word	0x20004cec

080072b4 <_read_r>:
 80072b4:	b538      	push	{r3, r4, r5, lr}
 80072b6:	4d07      	ldr	r5, [pc, #28]	@ (80072d4 <_read_r+0x20>)
 80072b8:	4604      	mov	r4, r0
 80072ba:	4608      	mov	r0, r1
 80072bc:	4611      	mov	r1, r2
 80072be:	2200      	movs	r2, #0
 80072c0:	602a      	str	r2, [r5, #0]
 80072c2:	461a      	mov	r2, r3
 80072c4:	f7f9 ff46 	bl	8001154 <_read>
 80072c8:	1c43      	adds	r3, r0, #1
 80072ca:	d102      	bne.n	80072d2 <_read_r+0x1e>
 80072cc:	682b      	ldr	r3, [r5, #0]
 80072ce:	b103      	cbz	r3, 80072d2 <_read_r+0x1e>
 80072d0:	6023      	str	r3, [r4, #0]
 80072d2:	bd38      	pop	{r3, r4, r5, pc}
 80072d4:	20004cec 	.word	0x20004cec

080072d8 <_sbrk_r>:
 80072d8:	b538      	push	{r3, r4, r5, lr}
 80072da:	4d06      	ldr	r5, [pc, #24]	@ (80072f4 <_sbrk_r+0x1c>)
 80072dc:	2300      	movs	r3, #0
 80072de:	4604      	mov	r4, r0
 80072e0:	4608      	mov	r0, r1
 80072e2:	602b      	str	r3, [r5, #0]
 80072e4:	f7f9 ffa4 	bl	8001230 <_sbrk>
 80072e8:	1c43      	adds	r3, r0, #1
 80072ea:	d102      	bne.n	80072f2 <_sbrk_r+0x1a>
 80072ec:	682b      	ldr	r3, [r5, #0]
 80072ee:	b103      	cbz	r3, 80072f2 <_sbrk_r+0x1a>
 80072f0:	6023      	str	r3, [r4, #0]
 80072f2:	bd38      	pop	{r3, r4, r5, pc}
 80072f4:	20004cec 	.word	0x20004cec

080072f8 <_write_r>:
 80072f8:	b538      	push	{r3, r4, r5, lr}
 80072fa:	4d07      	ldr	r5, [pc, #28]	@ (8007318 <_write_r+0x20>)
 80072fc:	4604      	mov	r4, r0
 80072fe:	4608      	mov	r0, r1
 8007300:	4611      	mov	r1, r2
 8007302:	2200      	movs	r2, #0
 8007304:	602a      	str	r2, [r5, #0]
 8007306:	461a      	mov	r2, r3
 8007308:	f7f9 ff41 	bl	800118e <_write>
 800730c:	1c43      	adds	r3, r0, #1
 800730e:	d102      	bne.n	8007316 <_write_r+0x1e>
 8007310:	682b      	ldr	r3, [r5, #0]
 8007312:	b103      	cbz	r3, 8007316 <_write_r+0x1e>
 8007314:	6023      	str	r3, [r4, #0]
 8007316:	bd38      	pop	{r3, r4, r5, pc}
 8007318:	20004cec 	.word	0x20004cec

0800731c <__errno>:
 800731c:	4b01      	ldr	r3, [pc, #4]	@ (8007324 <__errno+0x8>)
 800731e:	6818      	ldr	r0, [r3, #0]
 8007320:	4770      	bx	lr
 8007322:	bf00      	nop
 8007324:	20000038 	.word	0x20000038

08007328 <__libc_init_array>:
 8007328:	b570      	push	{r4, r5, r6, lr}
 800732a:	4d0d      	ldr	r5, [pc, #52]	@ (8007360 <__libc_init_array+0x38>)
 800732c:	4c0d      	ldr	r4, [pc, #52]	@ (8007364 <__libc_init_array+0x3c>)
 800732e:	1b64      	subs	r4, r4, r5
 8007330:	10a4      	asrs	r4, r4, #2
 8007332:	2600      	movs	r6, #0
 8007334:	42a6      	cmp	r6, r4
 8007336:	d109      	bne.n	800734c <__libc_init_array+0x24>
 8007338:	4d0b      	ldr	r5, [pc, #44]	@ (8007368 <__libc_init_array+0x40>)
 800733a:	4c0c      	ldr	r4, [pc, #48]	@ (800736c <__libc_init_array+0x44>)
 800733c:	f000 f9a4 	bl	8007688 <_init>
 8007340:	1b64      	subs	r4, r4, r5
 8007342:	10a4      	asrs	r4, r4, #2
 8007344:	2600      	movs	r6, #0
 8007346:	42a6      	cmp	r6, r4
 8007348:	d105      	bne.n	8007356 <__libc_init_array+0x2e>
 800734a:	bd70      	pop	{r4, r5, r6, pc}
 800734c:	f855 3b04 	ldr.w	r3, [r5], #4
 8007350:	4798      	blx	r3
 8007352:	3601      	adds	r6, #1
 8007354:	e7ee      	b.n	8007334 <__libc_init_array+0xc>
 8007356:	f855 3b04 	ldr.w	r3, [r5], #4
 800735a:	4798      	blx	r3
 800735c:	3601      	adds	r6, #1
 800735e:	e7f2      	b.n	8007346 <__libc_init_array+0x1e>
 8007360:	08008ef4 	.word	0x08008ef4
 8007364:	08008ef4 	.word	0x08008ef4
 8007368:	08008ef4 	.word	0x08008ef4
 800736c:	08008ef8 	.word	0x08008ef8

08007370 <__retarget_lock_init_recursive>:
 8007370:	4770      	bx	lr

08007372 <__retarget_lock_acquire_recursive>:
 8007372:	4770      	bx	lr

08007374 <__retarget_lock_release_recursive>:
 8007374:	4770      	bx	lr

08007376 <memcpy>:
 8007376:	440a      	add	r2, r1
 8007378:	4291      	cmp	r1, r2
 800737a:	f100 33ff 	add.w	r3, r0, #4294967295
 800737e:	d100      	bne.n	8007382 <memcpy+0xc>
 8007380:	4770      	bx	lr
 8007382:	b510      	push	{r4, lr}
 8007384:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007388:	f803 4f01 	strb.w	r4, [r3, #1]!
 800738c:	4291      	cmp	r1, r2
 800738e:	d1f9      	bne.n	8007384 <memcpy+0xe>
 8007390:	bd10      	pop	{r4, pc}
	...

08007394 <_free_r>:
 8007394:	b538      	push	{r3, r4, r5, lr}
 8007396:	4605      	mov	r5, r0
 8007398:	2900      	cmp	r1, #0
 800739a:	d041      	beq.n	8007420 <_free_r+0x8c>
 800739c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80073a0:	1f0c      	subs	r4, r1, #4
 80073a2:	2b00      	cmp	r3, #0
 80073a4:	bfb8      	it	lt
 80073a6:	18e4      	addlt	r4, r4, r3
 80073a8:	f7ff fd00 	bl	8006dac <__malloc_lock>
 80073ac:	4a1d      	ldr	r2, [pc, #116]	@ (8007424 <_free_r+0x90>)
 80073ae:	6813      	ldr	r3, [r2, #0]
 80073b0:	b933      	cbnz	r3, 80073c0 <_free_r+0x2c>
 80073b2:	6063      	str	r3, [r4, #4]
 80073b4:	6014      	str	r4, [r2, #0]
 80073b6:	4628      	mov	r0, r5
 80073b8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80073bc:	f7ff bcfc 	b.w	8006db8 <__malloc_unlock>
 80073c0:	42a3      	cmp	r3, r4
 80073c2:	d908      	bls.n	80073d6 <_free_r+0x42>
 80073c4:	6820      	ldr	r0, [r4, #0]
 80073c6:	1821      	adds	r1, r4, r0
 80073c8:	428b      	cmp	r3, r1
 80073ca:	bf01      	itttt	eq
 80073cc:	6819      	ldreq	r1, [r3, #0]
 80073ce:	685b      	ldreq	r3, [r3, #4]
 80073d0:	1809      	addeq	r1, r1, r0
 80073d2:	6021      	streq	r1, [r4, #0]
 80073d4:	e7ed      	b.n	80073b2 <_free_r+0x1e>
 80073d6:	461a      	mov	r2, r3
 80073d8:	685b      	ldr	r3, [r3, #4]
 80073da:	b10b      	cbz	r3, 80073e0 <_free_r+0x4c>
 80073dc:	42a3      	cmp	r3, r4
 80073de:	d9fa      	bls.n	80073d6 <_free_r+0x42>
 80073e0:	6811      	ldr	r1, [r2, #0]
 80073e2:	1850      	adds	r0, r2, r1
 80073e4:	42a0      	cmp	r0, r4
 80073e6:	d10b      	bne.n	8007400 <_free_r+0x6c>
 80073e8:	6820      	ldr	r0, [r4, #0]
 80073ea:	4401      	add	r1, r0
 80073ec:	1850      	adds	r0, r2, r1
 80073ee:	4283      	cmp	r3, r0
 80073f0:	6011      	str	r1, [r2, #0]
 80073f2:	d1e0      	bne.n	80073b6 <_free_r+0x22>
 80073f4:	6818      	ldr	r0, [r3, #0]
 80073f6:	685b      	ldr	r3, [r3, #4]
 80073f8:	6053      	str	r3, [r2, #4]
 80073fa:	4408      	add	r0, r1
 80073fc:	6010      	str	r0, [r2, #0]
 80073fe:	e7da      	b.n	80073b6 <_free_r+0x22>
 8007400:	d902      	bls.n	8007408 <_free_r+0x74>
 8007402:	230c      	movs	r3, #12
 8007404:	602b      	str	r3, [r5, #0]
 8007406:	e7d6      	b.n	80073b6 <_free_r+0x22>
 8007408:	6820      	ldr	r0, [r4, #0]
 800740a:	1821      	adds	r1, r4, r0
 800740c:	428b      	cmp	r3, r1
 800740e:	bf04      	itt	eq
 8007410:	6819      	ldreq	r1, [r3, #0]
 8007412:	685b      	ldreq	r3, [r3, #4]
 8007414:	6063      	str	r3, [r4, #4]
 8007416:	bf04      	itt	eq
 8007418:	1809      	addeq	r1, r1, r0
 800741a:	6021      	streq	r1, [r4, #0]
 800741c:	6054      	str	r4, [r2, #4]
 800741e:	e7ca      	b.n	80073b6 <_free_r+0x22>
 8007420:	bd38      	pop	{r3, r4, r5, pc}
 8007422:	bf00      	nop
 8007424:	20004bac 	.word	0x20004bac

08007428 <__sflush_r>:
 8007428:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800742c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007430:	0716      	lsls	r6, r2, #28
 8007432:	4605      	mov	r5, r0
 8007434:	460c      	mov	r4, r1
 8007436:	d454      	bmi.n	80074e2 <__sflush_r+0xba>
 8007438:	684b      	ldr	r3, [r1, #4]
 800743a:	2b00      	cmp	r3, #0
 800743c:	dc02      	bgt.n	8007444 <__sflush_r+0x1c>
 800743e:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8007440:	2b00      	cmp	r3, #0
 8007442:	dd48      	ble.n	80074d6 <__sflush_r+0xae>
 8007444:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8007446:	2e00      	cmp	r6, #0
 8007448:	d045      	beq.n	80074d6 <__sflush_r+0xae>
 800744a:	2300      	movs	r3, #0
 800744c:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8007450:	682f      	ldr	r7, [r5, #0]
 8007452:	6a21      	ldr	r1, [r4, #32]
 8007454:	602b      	str	r3, [r5, #0]
 8007456:	d030      	beq.n	80074ba <__sflush_r+0x92>
 8007458:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800745a:	89a3      	ldrh	r3, [r4, #12]
 800745c:	0759      	lsls	r1, r3, #29
 800745e:	d505      	bpl.n	800746c <__sflush_r+0x44>
 8007460:	6863      	ldr	r3, [r4, #4]
 8007462:	1ad2      	subs	r2, r2, r3
 8007464:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8007466:	b10b      	cbz	r3, 800746c <__sflush_r+0x44>
 8007468:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800746a:	1ad2      	subs	r2, r2, r3
 800746c:	2300      	movs	r3, #0
 800746e:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8007470:	6a21      	ldr	r1, [r4, #32]
 8007472:	4628      	mov	r0, r5
 8007474:	47b0      	blx	r6
 8007476:	1c43      	adds	r3, r0, #1
 8007478:	89a3      	ldrh	r3, [r4, #12]
 800747a:	d106      	bne.n	800748a <__sflush_r+0x62>
 800747c:	6829      	ldr	r1, [r5, #0]
 800747e:	291d      	cmp	r1, #29
 8007480:	d82b      	bhi.n	80074da <__sflush_r+0xb2>
 8007482:	4a2a      	ldr	r2, [pc, #168]	@ (800752c <__sflush_r+0x104>)
 8007484:	410a      	asrs	r2, r1
 8007486:	07d6      	lsls	r6, r2, #31
 8007488:	d427      	bmi.n	80074da <__sflush_r+0xb2>
 800748a:	2200      	movs	r2, #0
 800748c:	6062      	str	r2, [r4, #4]
 800748e:	04d9      	lsls	r1, r3, #19
 8007490:	6922      	ldr	r2, [r4, #16]
 8007492:	6022      	str	r2, [r4, #0]
 8007494:	d504      	bpl.n	80074a0 <__sflush_r+0x78>
 8007496:	1c42      	adds	r2, r0, #1
 8007498:	d101      	bne.n	800749e <__sflush_r+0x76>
 800749a:	682b      	ldr	r3, [r5, #0]
 800749c:	b903      	cbnz	r3, 80074a0 <__sflush_r+0x78>
 800749e:	6560      	str	r0, [r4, #84]	@ 0x54
 80074a0:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80074a2:	602f      	str	r7, [r5, #0]
 80074a4:	b1b9      	cbz	r1, 80074d6 <__sflush_r+0xae>
 80074a6:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80074aa:	4299      	cmp	r1, r3
 80074ac:	d002      	beq.n	80074b4 <__sflush_r+0x8c>
 80074ae:	4628      	mov	r0, r5
 80074b0:	f7ff ff70 	bl	8007394 <_free_r>
 80074b4:	2300      	movs	r3, #0
 80074b6:	6363      	str	r3, [r4, #52]	@ 0x34
 80074b8:	e00d      	b.n	80074d6 <__sflush_r+0xae>
 80074ba:	2301      	movs	r3, #1
 80074bc:	4628      	mov	r0, r5
 80074be:	47b0      	blx	r6
 80074c0:	4602      	mov	r2, r0
 80074c2:	1c50      	adds	r0, r2, #1
 80074c4:	d1c9      	bne.n	800745a <__sflush_r+0x32>
 80074c6:	682b      	ldr	r3, [r5, #0]
 80074c8:	2b00      	cmp	r3, #0
 80074ca:	d0c6      	beq.n	800745a <__sflush_r+0x32>
 80074cc:	2b1d      	cmp	r3, #29
 80074ce:	d001      	beq.n	80074d4 <__sflush_r+0xac>
 80074d0:	2b16      	cmp	r3, #22
 80074d2:	d11e      	bne.n	8007512 <__sflush_r+0xea>
 80074d4:	602f      	str	r7, [r5, #0]
 80074d6:	2000      	movs	r0, #0
 80074d8:	e022      	b.n	8007520 <__sflush_r+0xf8>
 80074da:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80074de:	b21b      	sxth	r3, r3
 80074e0:	e01b      	b.n	800751a <__sflush_r+0xf2>
 80074e2:	690f      	ldr	r7, [r1, #16]
 80074e4:	2f00      	cmp	r7, #0
 80074e6:	d0f6      	beq.n	80074d6 <__sflush_r+0xae>
 80074e8:	0793      	lsls	r3, r2, #30
 80074ea:	680e      	ldr	r6, [r1, #0]
 80074ec:	bf08      	it	eq
 80074ee:	694b      	ldreq	r3, [r1, #20]
 80074f0:	600f      	str	r7, [r1, #0]
 80074f2:	bf18      	it	ne
 80074f4:	2300      	movne	r3, #0
 80074f6:	eba6 0807 	sub.w	r8, r6, r7
 80074fa:	608b      	str	r3, [r1, #8]
 80074fc:	f1b8 0f00 	cmp.w	r8, #0
 8007500:	dde9      	ble.n	80074d6 <__sflush_r+0xae>
 8007502:	6a21      	ldr	r1, [r4, #32]
 8007504:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8007506:	4643      	mov	r3, r8
 8007508:	463a      	mov	r2, r7
 800750a:	4628      	mov	r0, r5
 800750c:	47b0      	blx	r6
 800750e:	2800      	cmp	r0, #0
 8007510:	dc08      	bgt.n	8007524 <__sflush_r+0xfc>
 8007512:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007516:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800751a:	81a3      	strh	r3, [r4, #12]
 800751c:	f04f 30ff 	mov.w	r0, #4294967295
 8007520:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007524:	4407      	add	r7, r0
 8007526:	eba8 0800 	sub.w	r8, r8, r0
 800752a:	e7e7      	b.n	80074fc <__sflush_r+0xd4>
 800752c:	dfbffffe 	.word	0xdfbffffe

08007530 <_fflush_r>:
 8007530:	b538      	push	{r3, r4, r5, lr}
 8007532:	690b      	ldr	r3, [r1, #16]
 8007534:	4605      	mov	r5, r0
 8007536:	460c      	mov	r4, r1
 8007538:	b913      	cbnz	r3, 8007540 <_fflush_r+0x10>
 800753a:	2500      	movs	r5, #0
 800753c:	4628      	mov	r0, r5
 800753e:	bd38      	pop	{r3, r4, r5, pc}
 8007540:	b118      	cbz	r0, 800754a <_fflush_r+0x1a>
 8007542:	6a03      	ldr	r3, [r0, #32]
 8007544:	b90b      	cbnz	r3, 800754a <_fflush_r+0x1a>
 8007546:	f7ff fcc9 	bl	8006edc <__sinit>
 800754a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800754e:	2b00      	cmp	r3, #0
 8007550:	d0f3      	beq.n	800753a <_fflush_r+0xa>
 8007552:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8007554:	07d0      	lsls	r0, r2, #31
 8007556:	d404      	bmi.n	8007562 <_fflush_r+0x32>
 8007558:	0599      	lsls	r1, r3, #22
 800755a:	d402      	bmi.n	8007562 <_fflush_r+0x32>
 800755c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800755e:	f7ff ff08 	bl	8007372 <__retarget_lock_acquire_recursive>
 8007562:	4628      	mov	r0, r5
 8007564:	4621      	mov	r1, r4
 8007566:	f7ff ff5f 	bl	8007428 <__sflush_r>
 800756a:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800756c:	07da      	lsls	r2, r3, #31
 800756e:	4605      	mov	r5, r0
 8007570:	d4e4      	bmi.n	800753c <_fflush_r+0xc>
 8007572:	89a3      	ldrh	r3, [r4, #12]
 8007574:	059b      	lsls	r3, r3, #22
 8007576:	d4e1      	bmi.n	800753c <_fflush_r+0xc>
 8007578:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800757a:	f7ff fefb 	bl	8007374 <__retarget_lock_release_recursive>
 800757e:	e7dd      	b.n	800753c <_fflush_r+0xc>

08007580 <__swhatbuf_r>:
 8007580:	b570      	push	{r4, r5, r6, lr}
 8007582:	460c      	mov	r4, r1
 8007584:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007588:	2900      	cmp	r1, #0
 800758a:	b096      	sub	sp, #88	@ 0x58
 800758c:	4615      	mov	r5, r2
 800758e:	461e      	mov	r6, r3
 8007590:	da0d      	bge.n	80075ae <__swhatbuf_r+0x2e>
 8007592:	89a3      	ldrh	r3, [r4, #12]
 8007594:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8007598:	f04f 0100 	mov.w	r1, #0
 800759c:	bf14      	ite	ne
 800759e:	2340      	movne	r3, #64	@ 0x40
 80075a0:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 80075a4:	2000      	movs	r0, #0
 80075a6:	6031      	str	r1, [r6, #0]
 80075a8:	602b      	str	r3, [r5, #0]
 80075aa:	b016      	add	sp, #88	@ 0x58
 80075ac:	bd70      	pop	{r4, r5, r6, pc}
 80075ae:	466a      	mov	r2, sp
 80075b0:	f000 f848 	bl	8007644 <_fstat_r>
 80075b4:	2800      	cmp	r0, #0
 80075b6:	dbec      	blt.n	8007592 <__swhatbuf_r+0x12>
 80075b8:	9901      	ldr	r1, [sp, #4]
 80075ba:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 80075be:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 80075c2:	4259      	negs	r1, r3
 80075c4:	4159      	adcs	r1, r3
 80075c6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80075ca:	e7eb      	b.n	80075a4 <__swhatbuf_r+0x24>

080075cc <__smakebuf_r>:
 80075cc:	898b      	ldrh	r3, [r1, #12]
 80075ce:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80075d0:	079d      	lsls	r5, r3, #30
 80075d2:	4606      	mov	r6, r0
 80075d4:	460c      	mov	r4, r1
 80075d6:	d507      	bpl.n	80075e8 <__smakebuf_r+0x1c>
 80075d8:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 80075dc:	6023      	str	r3, [r4, #0]
 80075de:	6123      	str	r3, [r4, #16]
 80075e0:	2301      	movs	r3, #1
 80075e2:	6163      	str	r3, [r4, #20]
 80075e4:	b003      	add	sp, #12
 80075e6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80075e8:	ab01      	add	r3, sp, #4
 80075ea:	466a      	mov	r2, sp
 80075ec:	f7ff ffc8 	bl	8007580 <__swhatbuf_r>
 80075f0:	9f00      	ldr	r7, [sp, #0]
 80075f2:	4605      	mov	r5, r0
 80075f4:	4639      	mov	r1, r7
 80075f6:	4630      	mov	r0, r6
 80075f8:	f7ff fb58 	bl	8006cac <_malloc_r>
 80075fc:	b948      	cbnz	r0, 8007612 <__smakebuf_r+0x46>
 80075fe:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007602:	059a      	lsls	r2, r3, #22
 8007604:	d4ee      	bmi.n	80075e4 <__smakebuf_r+0x18>
 8007606:	f023 0303 	bic.w	r3, r3, #3
 800760a:	f043 0302 	orr.w	r3, r3, #2
 800760e:	81a3      	strh	r3, [r4, #12]
 8007610:	e7e2      	b.n	80075d8 <__smakebuf_r+0xc>
 8007612:	89a3      	ldrh	r3, [r4, #12]
 8007614:	6020      	str	r0, [r4, #0]
 8007616:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800761a:	81a3      	strh	r3, [r4, #12]
 800761c:	9b01      	ldr	r3, [sp, #4]
 800761e:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8007622:	b15b      	cbz	r3, 800763c <__smakebuf_r+0x70>
 8007624:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007628:	4630      	mov	r0, r6
 800762a:	f000 f81d 	bl	8007668 <_isatty_r>
 800762e:	b128      	cbz	r0, 800763c <__smakebuf_r+0x70>
 8007630:	89a3      	ldrh	r3, [r4, #12]
 8007632:	f023 0303 	bic.w	r3, r3, #3
 8007636:	f043 0301 	orr.w	r3, r3, #1
 800763a:	81a3      	strh	r3, [r4, #12]
 800763c:	89a3      	ldrh	r3, [r4, #12]
 800763e:	431d      	orrs	r5, r3
 8007640:	81a5      	strh	r5, [r4, #12]
 8007642:	e7cf      	b.n	80075e4 <__smakebuf_r+0x18>

08007644 <_fstat_r>:
 8007644:	b538      	push	{r3, r4, r5, lr}
 8007646:	4d07      	ldr	r5, [pc, #28]	@ (8007664 <_fstat_r+0x20>)
 8007648:	2300      	movs	r3, #0
 800764a:	4604      	mov	r4, r0
 800764c:	4608      	mov	r0, r1
 800764e:	4611      	mov	r1, r2
 8007650:	602b      	str	r3, [r5, #0]
 8007652:	f7f9 fdc4 	bl	80011de <_fstat>
 8007656:	1c43      	adds	r3, r0, #1
 8007658:	d102      	bne.n	8007660 <_fstat_r+0x1c>
 800765a:	682b      	ldr	r3, [r5, #0]
 800765c:	b103      	cbz	r3, 8007660 <_fstat_r+0x1c>
 800765e:	6023      	str	r3, [r4, #0]
 8007660:	bd38      	pop	{r3, r4, r5, pc}
 8007662:	bf00      	nop
 8007664:	20004cec 	.word	0x20004cec

08007668 <_isatty_r>:
 8007668:	b538      	push	{r3, r4, r5, lr}
 800766a:	4d06      	ldr	r5, [pc, #24]	@ (8007684 <_isatty_r+0x1c>)
 800766c:	2300      	movs	r3, #0
 800766e:	4604      	mov	r4, r0
 8007670:	4608      	mov	r0, r1
 8007672:	602b      	str	r3, [r5, #0]
 8007674:	f7f9 fdc3 	bl	80011fe <_isatty>
 8007678:	1c43      	adds	r3, r0, #1
 800767a:	d102      	bne.n	8007682 <_isatty_r+0x1a>
 800767c:	682b      	ldr	r3, [r5, #0]
 800767e:	b103      	cbz	r3, 8007682 <_isatty_r+0x1a>
 8007680:	6023      	str	r3, [r4, #0]
 8007682:	bd38      	pop	{r3, r4, r5, pc}
 8007684:	20004cec 	.word	0x20004cec

08007688 <_init>:
 8007688:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800768a:	bf00      	nop
 800768c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800768e:	bc08      	pop	{r3}
 8007690:	469e      	mov	lr, r3
 8007692:	4770      	bx	lr

08007694 <_fini>:
 8007694:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007696:	bf00      	nop
 8007698:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800769a:	bc08      	pop	{r3}
 800769c:	469e      	mov	lr, r3
 800769e:	4770      	bx	lr
