============================================================
  Generated by:           Genus(TM) Synthesis Solution 22.11-s104_1
  Generated on:           Aug 22 2025  01:34:57 pm
  Module:                 decoder
  Operating conditions:   ss_1.62_125 
  Operating conditions:   tt_1.8_25 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (772 ps) Late External Delay Assertion at pin Z[15]
           View: ss_100C_1v60.setup_view
          Group: clk
     Startpoint: (R) A[0]
          Clock: (R) clk
       Endpoint: (R) Z[15]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    2000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
      Output Delay:-       0                  
       Uncertainty:-      10                  
     Required Time:=    1990                  
      Launch Clock:-       0                  
       Input Delay:-       0                  
         Data Path:-    1218                  
             Slack:=     772                  

Exceptions/Constraints:
  input_delay               0              clock_pin_constraint_line_5_3_1 
  output_delay              0              clock_pin_constraint_line_6     

#------------------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell      Power Fanout  Load  Trans Delay Arrival Instance 
#                                              Domain         (fF)   (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  A[0]           -       -     R     (arrival)  AO         3   15.1     0     0       0    (-,-) 
  g202__2346/Y   -       A->Y  F     NAND2X1    AO         2   10.4   130   115     115    (-,-) 
  g173__1881/Y   -       A->Y  F     OR2X2      AO         1   45.6   193   524     639    (-,-) 
  g165/Y         -       A->Y  R     INVX16     AO         1 1001.8   656   572    1211    (-,-) 
  Z[15]          -       -     R     (port)     AO         -      -     -     7    1218    (-,-) 
#------------------------------------------------------------------------------------------------



Path 2: MET (807 ps) Late External Delay Assertion at pin Z[0]
           View: ss_100C_1v60.setup_view
          Group: clk
     Startpoint: (F) A[3]
          Clock: (R) clk
       Endpoint: (R) Z[0]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    2000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
      Output Delay:-       0                  
       Uncertainty:-      10                  
     Required Time:=    1990                  
      Launch Clock:-       0                  
       Input Delay:-       0                  
         Data Path:-    1183                  
             Slack:=     807                  

Exceptions/Constraints:
  input_delay               0              clock_pin_constraint_line_5      
  output_delay              0              clock_pin_constraint_line_6_17_1 

#------------------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell      Power Fanout  Load  Trans Delay Arrival Instance 
#                                              Domain         (fF)   (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  A[3]           -       -     F     (arrival)  AO         3   15.2     0     0       0    (-,-) 
  g206/Y         -       A->Y  R     INVX2      AO         2    7.9    52    46      46    (-,-) 
  g199__6161/Y   -       A->Y  R     CLKAND2X2  AO         4   27.9   161   234     280    (-,-) 
  g188__5122/Y   -       B->Y  F     NAND2X2    AO         1   45.6   270   287     567    (-,-) 
  g180/Y         -       A->Y  R     INVX16     AO         1 1001.8   652   609    1176    (-,-) 
  Z[0]           -       -     R     (port)     AO         -      -     -     7    1183    (-,-) 
#------------------------------------------------------------------------------------------------



Path 3: MET (807 ps) Late External Delay Assertion at pin Z[6]
           View: ss_100C_1v60.setup_view
          Group: clk
     Startpoint: (F) A[3]
          Clock: (R) clk
       Endpoint: (R) Z[6]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    2000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
      Output Delay:-       0                  
       Uncertainty:-      10                  
     Required Time:=    1990                  
      Launch Clock:-       0                  
       Input Delay:-       0                  
         Data Path:-    1183                  
             Slack:=     807                  

Exceptions/Constraints:
  input_delay               0              clock_pin_constraint_line_5      
  output_delay              0              clock_pin_constraint_line_6_11_1 

#------------------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell      Power Fanout  Load  Trans Delay Arrival Instance 
#                                              Domain         (fF)   (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  A[3]           -       -     F     (arrival)  AO         3   15.2     0     0       0    (-,-) 
  g206/Y         -       A->Y  R     INVX2      AO         2    7.9    52    46      46    (-,-) 
  g199__6161/Y   -       A->Y  R     CLKAND2X2  AO         4   27.9   161   234     280    (-,-) 
  g176__8246/Y   -       B->Y  F     NAND2X2    AO         1   45.6   270   287     567    (-,-) 
  g168/Y         -       A->Y  R     INVX16     AO         1 1001.8   652   609    1176    (-,-) 
  Z[6]           -       -     R     (port)     AO         -      -     -     7    1183    (-,-) 
#------------------------------------------------------------------------------------------------



Path 4: MET (808 ps) Late External Delay Assertion at pin Z[2]
           View: ss_100C_1v60.setup_view
          Group: clk
     Startpoint: (F) A[3]
          Clock: (R) clk
       Endpoint: (R) Z[2]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    2000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
      Output Delay:-       0                  
       Uncertainty:-      10                  
     Required Time:=    1990                  
      Launch Clock:-       0                  
       Input Delay:-       0                  
         Data Path:-    1182                  
             Slack:=     808                  

Exceptions/Constraints:
  input_delay               0              clock_pin_constraint_line_5      
  output_delay              0              clock_pin_constraint_line_6_15_1 

#------------------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell      Power Fanout  Load  Trans Delay Arrival Instance 
#                                              Domain         (fF)   (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  A[3]           -       -     F     (arrival)  AO         3   15.2     0     0       0    (-,-) 
  g206/Y         -       A->Y  R     INVX2      AO         2    7.9    52    46      46    (-,-) 
  g199__6161/Y   -       A->Y  R     CLKAND2X2  AO         4   27.9   161   234     280    (-,-) 
  g187__5526/Y   -       A->Y  F     NAND2X2    AO         1   45.6   270   286     566    (-,-) 
  g179/Y         -       A->Y  R     INVX16     AO         1 1001.8   652   609    1175    (-,-) 
  Z[2]           -       -     R     (port)     AO         -      -     -     7    1182    (-,-) 
#------------------------------------------------------------------------------------------------



Path 5: MET (808 ps) Late External Delay Assertion at pin Z[4]
           View: ss_100C_1v60.setup_view
          Group: clk
     Startpoint: (F) A[3]
          Clock: (R) clk
       Endpoint: (R) Z[4]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    2000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
      Output Delay:-       0                  
       Uncertainty:-      10                  
     Required Time:=    1990                  
      Launch Clock:-       0                  
       Input Delay:-       0                  
         Data Path:-    1182                  
             Slack:=     808                  

Exceptions/Constraints:
  input_delay               0              clock_pin_constraint_line_5      
  output_delay              0              clock_pin_constraint_line_6_13_1 

#------------------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell      Power Fanout  Load  Trans Delay Arrival Instance 
#                                              Domain         (fF)   (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  A[3]           -       -     F     (arrival)  AO         3   15.2     0     0       0    (-,-) 
  g206/Y         -       A->Y  R     INVX2      AO         2    7.9    52    46      46    (-,-) 
  g199__6161/Y   -       A->Y  R     CLKAND2X2  AO         4   27.9   161   234     280    (-,-) 
  g186__4319/Y   -       A->Y  F     NAND2X2    AO         1   45.6   270   286     566    (-,-) 
  g178/Y         -       A->Y  R     INVX16     AO         1 1001.8   652   609    1175    (-,-) 
  Z[4]           -       -     R     (port)     AO         -      -     -     7    1182    (-,-) 
#------------------------------------------------------------------------------------------------



Path 6: MET (809 ps) Late External Delay Assertion at pin Z[9]
           View: ss_100C_1v60.setup_view
          Group: clk
     Startpoint: (F) A[2]
          Clock: (R) clk
       Endpoint: (R) Z[9]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    2000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
      Output Delay:-       0                  
       Uncertainty:-      10                  
     Required Time:=    1990                  
      Launch Clock:-       0                  
       Input Delay:-       0                  
         Data Path:-    1181                  
             Slack:=     809                  

Exceptions/Constraints:
  input_delay               0              clock_pin_constraint_line_5_1_1 
  output_delay              0              clock_pin_constraint_line_6_8_1 

#------------------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell      Power Fanout  Load  Trans Delay Arrival Instance 
#                                              Domain         (fF)   (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  A[2]           -       -     F     (arrival)  AO         3   15.2     0     0       0    (-,-) 
  g205/Y         -       A->Y  R     INVX2      AO         2    7.9    52    46      46    (-,-) 
  g201__9315/Y   -       A->Y  R     CLKAND2X2  AO         4   27.6   160   233     279    (-,-) 
  g171__6260/Y   -       B->Y  F     NAND2X2    AO         1   45.6   269   286     565    (-,-) 
  g163/Y         -       A->Y  R     INVX16     AO         1 1001.8   652   609    1174    (-,-) 
  Z[9]           -       -     R     (port)     AO         -      -     -     7    1181    (-,-) 
#------------------------------------------------------------------------------------------------



Path 7: MET (809 ps) Late External Delay Assertion at pin Z[8]
           View: ss_100C_1v60.setup_view
          Group: clk
     Startpoint: (F) A[0]
          Clock: (R) clk
       Endpoint: (R) Z[8]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    2000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
      Output Delay:-       0                  
       Uncertainty:-      10                  
     Required Time:=    1990                  
      Launch Clock:-       0                  
       Input Delay:-       0                  
         Data Path:-    1181                  
             Slack:=     809                  

Exceptions/Constraints:
  input_delay               0              clock_pin_constraint_line_5_3_1 
  output_delay              0              clock_pin_constraint_line_6_9_1 

#------------------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell      Power Fanout  Load  Trans Delay Arrival Instance 
#                                              Domain         (fF)   (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  A[0]           -       -     F     (arrival)  AO         3   15.0     0     0       0    (-,-) 
  g204/Y         -       A->Y  R     INVX2      AO         2    7.9    52    46      46    (-,-) 
  g195__9945/Y   -       B->Y  R     CLKAND2X2  AO         4   28.5   164   230     276    (-,-) 
  g169__8428/Y   -       B->Y  F     NAND2X2    AO         1   45.6   270   289     565    (-,-) 
  g161/Y         -       A->Y  R     INVX16     AO         1 1001.8   652   609    1174    (-,-) 
  Z[8]           -       -     R     (port)     AO         -      -     -     7    1181    (-,-) 
#------------------------------------------------------------------------------------------------



Path 8: MET (809 ps) Late External Delay Assertion at pin Z[10]
           View: ss_100C_1v60.setup_view
          Group: clk
     Startpoint: (F) A[0]
          Clock: (R) clk
       Endpoint: (R) Z[10]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    2000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
      Output Delay:-       0                  
       Uncertainty:-      10                  
     Required Time:=    1990                  
      Launch Clock:-       0                  
       Input Delay:-       0                  
         Data Path:-    1181                  
             Slack:=     809                  

Exceptions/Constraints:
  input_delay               0              clock_pin_constraint_line_5_3_1 
  output_delay              0              clock_pin_constraint_line_6_7_1 

#------------------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell      Power Fanout  Load  Trans Delay Arrival Instance 
#                                              Domain         (fF)   (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  A[0]           -       -     F     (arrival)  AO         3   15.0     0     0       0    (-,-) 
  g204/Y         -       A->Y  R     INVX2      AO         2    7.9    52    46      46    (-,-) 
  g195__9945/Y   -       B->Y  R     CLKAND2X2  AO         4   28.5   164   230     276    (-,-) 
  g192__6131/Y   -       B->Y  F     NAND2X2    AO         1   45.6   270   289     565    (-,-) 
  g184/Y         -       A->Y  R     INVX16     AO         1 1001.8   652   609    1174    (-,-) 
  Z[10]          -       -     R     (port)     AO         -      -     -     7    1181    (-,-) 
#------------------------------------------------------------------------------------------------



Path 9: MET (809 ps) Late External Delay Assertion at pin Z[12]
           View: ss_100C_1v60.setup_view
          Group: clk
     Startpoint: (F) A[0]
          Clock: (R) clk
       Endpoint: (R) Z[12]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    2000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
      Output Delay:-       0                  
       Uncertainty:-      10                  
     Required Time:=    1990                  
      Launch Clock:-       0                  
       Input Delay:-       0                  
         Data Path:-    1181                  
             Slack:=     809                  

Exceptions/Constraints:
  input_delay               0              clock_pin_constraint_line_5_3_1 
  output_delay              0              clock_pin_constraint_line_6_5_1 

#------------------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell      Power Fanout  Load  Trans Delay Arrival Instance 
#                                              Domain         (fF)   (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  A[0]           -       -     F     (arrival)  AO         3   15.0     0     0       0    (-,-) 
  g204/Y         -       A->Y  R     INVX2      AO         2    7.9    52    46      46    (-,-) 
  g195__9945/Y   -       B->Y  R     CLKAND2X2  AO         4   28.5   164   230     276    (-,-) 
  g191__7098/Y   -       B->Y  F     NAND2X2    AO         1   45.6   270   289     565    (-,-) 
  g183/Y         -       A->Y  R     INVX16     AO         1 1001.8   652   609    1174    (-,-) 
  Z[12]          -       -     R     (port)     AO         -      -     -     7    1181    (-,-) 
#------------------------------------------------------------------------------------------------



Path 10: MET (809 ps) Late External Delay Assertion at pin Z[14]
           View: ss_100C_1v60.setup_view
          Group: clk
     Startpoint: (F) A[0]
          Clock: (R) clk
       Endpoint: (R) Z[14]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    2000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
      Output Delay:-       0                  
       Uncertainty:-      10                  
     Required Time:=    1990                  
      Launch Clock:-       0                  
       Input Delay:-       0                  
         Data Path:-    1181                  
             Slack:=     809                  

Exceptions/Constraints:
  input_delay               0              clock_pin_constraint_line_5_3_1 
  output_delay              0              clock_pin_constraint_line_6_3_1 

#------------------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell      Power Fanout  Load  Trans Delay Arrival Instance 
#                                              Domain         (fF)   (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  A[0]           -       -     F     (arrival)  AO         3   15.0     0     0       0    (-,-) 
  g204/Y         -       A->Y  R     INVX2      AO         2    7.9    52    46      46    (-,-) 
  g195__9945/Y   -       B->Y  R     CLKAND2X2  AO         4   28.5   164   230     276    (-,-) 
  g170__2398/Y   -       B->Y  F     NAND2X2    AO         1   45.6   270   289     565    (-,-) 
  g162/Y         -       A->Y  R     INVX16     AO         1 1001.8   652   609    1174    (-,-) 
  Z[14]          -       -     R     (port)     AO         -      -     -     7    1181    (-,-) 
#------------------------------------------------------------------------------------------------



Path 11: MET (810 ps) Late External Delay Assertion at pin Z[1]
           View: ss_100C_1v60.setup_view
          Group: clk
     Startpoint: (F) A[2]
          Clock: (R) clk
       Endpoint: (R) Z[1]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    2000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
      Output Delay:-       0                  
       Uncertainty:-      10                  
     Required Time:=    1990                  
      Launch Clock:-       0                  
       Input Delay:-       0                  
         Data Path:-    1180                  
             Slack:=     810                  

Exceptions/Constraints:
  input_delay               0              clock_pin_constraint_line_5_1_1  
  output_delay              0              clock_pin_constraint_line_6_16_1 

#------------------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell      Power Fanout  Load  Trans Delay Arrival Instance 
#                                              Domain         (fF)   (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  A[2]           -       -     F     (arrival)  AO         3   15.2     0     0       0    (-,-) 
  g205/Y         -       A->Y  R     INVX2      AO         2    7.9    52    46      46    (-,-) 
  g201__9315/Y   -       A->Y  R     CLKAND2X2  AO         4   27.6   160   233     279    (-,-) 
  g172__1617/Y   -       A->Y  F     NAND2X2    AO         1   45.6   270   285     564    (-,-) 
  g164/Y         -       A->Y  R     INVX16     AO         1 1001.8   652   609    1173    (-,-) 
  Z[1]           -       -     R     (port)     AO         -      -     -     7    1180    (-,-) 
#------------------------------------------------------------------------------------------------



Path 12: MET (811 ps) Late External Delay Assertion at pin Z[3]
           View: ss_100C_1v60.setup_view
          Group: clk
     Startpoint: (F) A[2]
          Clock: (R) clk
       Endpoint: (R) Z[3]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    2000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
      Output Delay:-       0                  
       Uncertainty:-      10                  
     Required Time:=    1990                  
      Launch Clock:-       0                  
       Input Delay:-       0                  
         Data Path:-    1179                  
             Slack:=     811                  

Exceptions/Constraints:
  input_delay               0              clock_pin_constraint_line_5_1_1  
  output_delay              0              clock_pin_constraint_line_6_14_1 

#------------------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell      Power Fanout  Load  Trans Delay Arrival Instance 
#                                              Domain         (fF)   (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  A[2]           -       -     F     (arrival)  AO         3   15.2     0     0       0    (-,-) 
  g205/Y         -       A->Y  R     INVX2      AO         2    7.9    52    46      46    (-,-) 
  g196__5115/Y   -       B->Y  R     CLKAND2X2  AO         4   28.2   163   229     275    (-,-) 
  g185__5107/Y   -       B->Y  F     NAND2X2    AO         1   45.6   270   288     563    (-,-) 
  g177/Y         -       A->Y  R     INVX16     AO         1 1001.8   652   609    1172    (-,-) 
  Z[3]           -       -     R     (port)     AO         -      -     -     7    1179    (-,-) 
#------------------------------------------------------------------------------------------------



Path 13: MET (811 ps) Late External Delay Assertion at pin Z[5]
           View: ss_100C_1v60.setup_view
          Group: clk
     Startpoint: (F) A[1]
          Clock: (R) clk
       Endpoint: (R) Z[5]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    2000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
      Output Delay:-       0                  
       Uncertainty:-      10                  
     Required Time:=    1990                  
      Launch Clock:-       0                  
       Input Delay:-       0                  
         Data Path:-    1179                  
             Slack:=     811                  

Exceptions/Constraints:
  input_delay               0              clock_pin_constraint_line_5_2_1  
  output_delay              0              clock_pin_constraint_line_6_12_1 

#------------------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell      Power Fanout  Load  Trans Delay Arrival Instance 
#                                              Domain         (fF)   (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  A[1]           -       -     F     (arrival)  AO         3   15.0     0     0       0    (-,-) 
  g203/Y         -       A->Y  R     INVX2      AO         2    7.9    52    46      46    (-,-) 
  g193__7482/Y   -       B->Y  R     CLKAND2X2  AO         4   28.2   163   229     275    (-,-) 
  g190__3680/Y   -       B->Y  F     NAND2X2    AO         1   45.6   270   288     563    (-,-) 
  g182/Y         -       A->Y  R     INVX16     AO         1 1001.8   652   609    1172    (-,-) 
  Z[5]           -       -     R     (port)     AO         -      -     -     7    1179    (-,-) 
#------------------------------------------------------------------------------------------------



Path 14: MET (811 ps) Late External Delay Assertion at pin Z[11]
           View: ss_100C_1v60.setup_view
          Group: clk
     Startpoint: (F) A[2]
          Clock: (R) clk
       Endpoint: (R) Z[11]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    2000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
      Output Delay:-       0                  
       Uncertainty:-      10                  
     Required Time:=    1990                  
      Launch Clock:-       0                  
       Input Delay:-       0                  
         Data Path:-    1179                  
             Slack:=     811                  

Exceptions/Constraints:
  input_delay               0              clock_pin_constraint_line_5_1_1 
  output_delay              0              clock_pin_constraint_line_6_6_1 

#------------------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell      Power Fanout  Load  Trans Delay Arrival Instance 
#                                              Domain         (fF)   (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  A[2]           -       -     F     (arrival)  AO         3   15.2     0     0       0    (-,-) 
  g205/Y         -       A->Y  R     INVX2      AO         2    7.9    52    46      46    (-,-) 
  g196__5115/Y   -       B->Y  R     CLKAND2X2  AO         4   28.2   163   229     275    (-,-) 
  g189__2802/Y   -       B->Y  F     NAND2X2    AO         1   45.6   270   288     563    (-,-) 
  g181/Y         -       A->Y  R     INVX16     AO         1 1001.8   652   609    1172    (-,-) 
  Z[11]          -       -     R     (port)     AO         -      -     -     7    1179    (-,-) 
#------------------------------------------------------------------------------------------------



Path 15: MET (811 ps) Late External Delay Assertion at pin Z[13]
           View: ss_100C_1v60.setup_view
          Group: clk
     Startpoint: (F) A[1]
          Clock: (R) clk
       Endpoint: (R) Z[13]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    2000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
      Output Delay:-       0                  
       Uncertainty:-      10                  
     Required Time:=    1990                  
      Launch Clock:-       0                  
       Input Delay:-       0                  
         Data Path:-    1179                  
             Slack:=     811                  

Exceptions/Constraints:
  input_delay               0              clock_pin_constraint_line_5_2_1 
  output_delay              0              clock_pin_constraint_line_6_4_1 

#------------------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell      Power Fanout  Load  Trans Delay Arrival Instance 
#                                              Domain         (fF)   (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  A[1]           -       -     F     (arrival)  AO         3   15.0     0     0       0    (-,-) 
  g203/Y         -       A->Y  R     INVX2      AO         2    7.9    52    46      46    (-,-) 
  g193__7482/Y   -       B->Y  R     CLKAND2X2  AO         4   28.2   163   229     275    (-,-) 
  g175__1705/Y   -       B->Y  F     NAND2X2    AO         1   45.6   270   288     563    (-,-) 
  g167/Y         -       A->Y  R     INVX16     AO         1 1001.8   652   609    1172    (-,-) 
  Z[13]          -       -     R     (port)     AO         -      -     -     7    1179    (-,-) 
#------------------------------------------------------------------------------------------------



Path 16: MET (813 ps) Late External Delay Assertion at pin Z[7]
           View: ss_100C_1v60.setup_view
          Group: clk
     Startpoint: (F) A[3]
          Clock: (R) clk
       Endpoint: (R) Z[7]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    2000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
      Output Delay:-       0                  
       Uncertainty:-      10                  
     Required Time:=    1990                  
      Launch Clock:-       0                  
       Input Delay:-       0                  
         Data Path:-    1177                  
             Slack:=     813                  

Exceptions/Constraints:
  input_delay               0              clock_pin_constraint_line_5      
  output_delay              0              clock_pin_constraint_line_6_10_1 

#------------------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell      Power Fanout  Load  Trans Delay Arrival Instance 
#                                              Domain         (fF)   (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  A[3]           -       -     F     (arrival)  AO         3   15.2     0     0       0    (-,-) 
  g206/Y         -       A->Y  R     INVX2      AO         2    7.9    52    46      46    (-,-) 
  g194__4733/Y   -       B->Y  R     CLKAND2X2  AO         4   27.9   161   228     274    (-,-) 
  g174__6783/Y   -       B->Y  F     NAND2X2    AO         1   45.6   270   287     561    (-,-) 
  g166/Y         -       A->Y  R     INVX16     AO         1 1001.8   652   609    1170    (-,-) 
  Z[7]           -       -     R     (port)     AO         -      -     -     7    1177    (-,-) 
#------------------------------------------------------------------------------------------------

