#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Tue Sep 15 11:20:38 2020
# Process ID: 8868
# Current directory: D:/Documents/workspace/CPP_Schoolworks/ECE3300L/ECE3300L_Lab3_Assignment/ECE3300L_Lab3_Assignment.runs/synth_1
# Command line: vivado.exe -log AdderFPGAInterface.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source AdderFPGAInterface.tcl
# Log file: D:/Documents/workspace/CPP_Schoolworks/ECE3300L/ECE3300L_Lab3_Assignment/ECE3300L_Lab3_Assignment.runs/synth_1/AdderFPGAInterface.vds
# Journal file: D:/Documents/workspace/CPP_Schoolworks/ECE3300L/ECE3300L_Lab3_Assignment/ECE3300L_Lab3_Assignment.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source AdderFPGAInterface.tcl -notrace
Command: synth_design -top AdderFPGAInterface -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 19720 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 717.938 ; gain = 178.742
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'AdderFPGAInterface' [D:/Documents/workspace/CPP_Schoolworks/ECE3300L/ECE3300L_Lab3_Assignment/ECE3300L_Lab3_Assignment.srcs/sources_1/new/FullAdder.v:56]
INFO: [Synth 8-6157] synthesizing module 'EightBitAdder' [D:/Documents/workspace/CPP_Schoolworks/ECE3300L/ECE3300L_Lab3_Assignment/ECE3300L_Lab3_Assignment.srcs/sources_1/new/FullAdder.v:40]
INFO: [Synth 8-6157] synthesizing module 'FullAdderBehavioral' [D:/Documents/workspace/CPP_Schoolworks/ECE3300L/ECE3300L_Lab3_Assignment/ECE3300L_Lab3_Assignment.srcs/sources_1/new/FullAdder.v:33]
INFO: [Synth 8-6155] done synthesizing module 'FullAdderBehavioral' (1#1) [D:/Documents/workspace/CPP_Schoolworks/ECE3300L/ECE3300L_Lab3_Assignment/ECE3300L_Lab3_Assignment.srcs/sources_1/new/FullAdder.v:33]
INFO: [Synth 8-6155] done synthesizing module 'EightBitAdder' (2#1) [D:/Documents/workspace/CPP_Schoolworks/ECE3300L/ECE3300L_Lab3_Assignment/ECE3300L_Lab3_Assignment.srcs/sources_1/new/FullAdder.v:40]
INFO: [Synth 8-6155] done synthesizing module 'AdderFPGAInterface' (3#1) [D:/Documents/workspace/CPP_Schoolworks/ECE3300L/ECE3300L_Lab3_Assignment/ECE3300L_Lab3_Assignment.srcs/sources_1/new/FullAdder.v:56]
WARNING: [Synth 8-3917] design AdderFPGAInterface has port LED[15] driven by constant 0
WARNING: [Synth 8-3917] design AdderFPGAInterface has port LED[14] driven by constant 0
WARNING: [Synth 8-3917] design AdderFPGAInterface has port LED[13] driven by constant 0
WARNING: [Synth 8-3917] design AdderFPGAInterface has port LED[12] driven by constant 0
WARNING: [Synth 8-3917] design AdderFPGAInterface has port LED[11] driven by constant 0
WARNING: [Synth 8-3917] design AdderFPGAInterface has port LED[10] driven by constant 0
WARNING: [Synth 8-3917] design AdderFPGAInterface has port LED[9] driven by constant 0
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 780.949 ; gain = 241.754
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 780.949 ; gain = 241.754
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 780.949 ; gain = 241.754
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/Documents/workspace/CPP_Schoolworks/ECE3300L/ECE3300L_Lab3_Assignment/ECE3300L_Lab3_Assignment.srcs/constrs_1/imports/ECE3300L/Nexys-A7-100T.xdc]
Finished Parsing XDC File [D:/Documents/workspace/CPP_Schoolworks/ECE3300L/ECE3300L_Lab3_Assignment/ECE3300L_Lab3_Assignment.srcs/constrs_1/imports/ECE3300L/Nexys-A7-100T.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/Documents/workspace/CPP_Schoolworks/ECE3300L/ECE3300L_Lab3_Assignment/ECE3300L_Lab3_Assignment.srcs/constrs_1/imports/ECE3300L/Nexys-A7-100T.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/AdderFPGAInterface_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/AdderFPGAInterface_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 887.965 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 887.965 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 887.965 ; gain = 348.770
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 887.965 ; gain = 348.770
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 887.965 ; gain = 348.770
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 887.965 ; gain = 348.770
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 8     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module FullAdderBehavioral 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3917] design AdderFPGAInterface has port LED[15] driven by constant 0
WARNING: [Synth 8-3917] design AdderFPGAInterface has port LED[14] driven by constant 0
WARNING: [Synth 8-3917] design AdderFPGAInterface has port LED[13] driven by constant 0
WARNING: [Synth 8-3917] design AdderFPGAInterface has port LED[12] driven by constant 0
WARNING: [Synth 8-3917] design AdderFPGAInterface has port LED[11] driven by constant 0
WARNING: [Synth 8-3917] design AdderFPGAInterface has port LED[10] driven by constant 0
WARNING: [Synth 8-3917] design AdderFPGAInterface has port LED[9] driven by constant 0
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 887.965 ; gain = 348.770
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 887.965 ; gain = 348.770
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 887.965 ; gain = 348.770
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 887.965 ; gain = 348.770
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 892.883 ; gain = 353.688
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 892.883 ; gain = 353.688
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 892.883 ; gain = 353.688
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 892.883 ; gain = 353.688
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 892.883 ; gain = 353.688
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 892.883 ; gain = 353.688
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT2 |     3|
|2     |LUT3 |     2|
|3     |LUT4 |     1|
|4     |LUT5 |     3|
|5     |LUT6 |     5|
|6     |IBUF |    16|
|7     |OBUF |    16|
+------+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |    46|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 892.883 ; gain = 353.688
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 7 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:11 ; elapsed = 00:00:16 . Memory (MB): peak = 892.883 ; gain = 246.672
Synthesis Optimization Complete : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 892.883 ; gain = 353.688
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 908.758 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
16 Infos, 14 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 908.758 ; gain = 608.422
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 908.758 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/Documents/workspace/CPP_Schoolworks/ECE3300L/ECE3300L_Lab3_Assignment/ECE3300L_Lab3_Assignment.runs/synth_1/AdderFPGAInterface.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file AdderFPGAInterface_utilization_synth.rpt -pb AdderFPGAInterface_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Sep 15 11:21:03 2020...
