{
  "0": {
    "basicblocks": 6,
    "calls": "3 2 4 1",
    "file": "core.cpp",
    "fileloc": 222,
    "instructions": 45,
    "name": "alv_VHDL",
    "total_instructions": 392
  },
  "1": {
    "basicblocks": 13,
    "calls": "",
    "file": "core.cpp",
    "fileloc": 47,
    "instructions": 36,
    "name": "reset",
    "stores": {
      "G": 1
    },
    "total_instructions": 36
  },
  "2": {
    "basicblocks": 25,
    "calls": "",
    "file": "core.cpp",
    "fileloc": 206,
    "instructions": 124,
    "loads": {
      "G": 1,
      "L": 5
    },
    "name": "data_exe_wb",
    "stores": {
      "L": 14
    },
    "total_instructions": 124
  },
  "3": {
    "basicblocks": 7,
    "calls": "",
    "file": "core.cpp",
    "fileloc": 111,
    "instructions": 32,
    "loads": {
      "L": 2
    },
    "name": "operation",
    "stores": {
      "G": 1,
      "L": 1
    },
    "total_instructions": 32
  },
  "4": {
    "basicblocks": 31,
    "calls": "",
    "file": "core.cpp",
    "fileloc": 214,
    "instructions": 155,
    "loads": {
      "G": 1,
      "L": 7
    },
    "name": "op_data_exe_wb",
    "stores": {
      "G": 1,
      "L": 15
    },
    "total_instructions": 155
  }
}