var pairs =
{
"syn_noprune":{"hdl":1,"synthesis":1,"object":1,"boolean":1,"noprune":1}
,"hdl":{"directive":1}
,"attribute":{"prevents":1,"global":1,"works":1,"instance":1,"syn_noprune":1}
,"prevents":{"instance":1}
,"instance":{"optimization":1,"data":1}
,"optimization":{"black-box":1}
,"black-box":{"modules":1}
,"modules":{"including":1}
,"including":{"technology-specific":1}
,"technology-specific":{"primitives":1}
,"primitives":{"unused":1}
,"unused":{"output":1}
,"output":{"ports":1}
,"ports":{"attribute":1}
,"global":{"attribute":1}
,"works":{"component":1}
,"component":{"basis":1,"noprune":1,"true":1}
,"basis":{"user":1}
,"user":{"attribute":1}
,"verilog":{"syntax":1,"example":1}
,"object":{"synthesis":1,"module":1,"objecttype":1,"component":1}
,"synthesis":{"syn_noprune":1}
,"module":{"instance":1,"top":1}
,"data":{"type":1}
,"type":{"boolean":1}
,"top":{"clk":1}
,"input":{"clk":1}
,"always":{"posedge":1}
,"posedge":{"clk":1}
,"vhdl":{"syntax":1,"example":1}
,"objecttype":{"true":1}
,"boolean":{"object":1}
,"library":{"ieee":1}
,"entity":{"top":1}
,"port":{"std_logic":1,"map":1}
,"clk":{"std_logic":1,"clk\u0027event":1}
,":out":{"std_logic":1}
,"architecture":{"behave":1}
,"behave":{"top":1}
,"end":{"component":1,"process":1}
,"signal":{"std_logic":1}
,"noprune":{"component":1,"port":1}
,"process":{"begin":1}
,"wait":{"until":1}
,"until":{"clk":1}
}
;Search.control.loadWordPairs(pairs);
