(kicad_pcb (version 20171130) (host pcbnew 5.1.2-f72e74a~84~ubuntu18.04.1)

  (general
    (thickness 1.6)
    (drawings 4)
    (tracks 0)
    (zones 0)
    (modules 1)
    (nets 5)
  )

  (page A4)
  (layers
    (0 Top signal)
    (31 Bottom signal)
    (32 B.Adhes user)
    (33 F.Adhes user)
    (34 B.Paste user)
    (35 F.Paste user)
    (36 B.SilkS user)
    (37 F.SilkS user)
    (38 B.Mask user)
    (39 F.Mask user)
    (40 Dwgs.User user)
    (41 Cmts.User user)
    (42 Eco1.User user)
    (43 Eco2.User user)
    (44 Edge.Cuts user)
    (45 Margin user)
    (46 B.CrtYd user)
    (47 F.CrtYd user)
    (48 B.Fab user)
    (49 F.Fab user)
  )

  (setup
    (last_trace_width 0.25)
    (trace_clearance 0.1524)
    (zone_clearance 0.508)
    (zone_45_only no)
    (trace_min 0.2)
    (via_size 0.8)
    (via_drill 0.4)
    (via_min_size 0.4)
    (via_min_drill 0.3)
    (uvia_size 0.3)
    (uvia_drill 0.1)
    (uvias_allowed no)
    (uvia_min_size 0.2)
    (uvia_min_drill 0.1)
    (edge_width 0.05)
    (segment_width 0.2)
    (pcb_text_width 0.3)
    (pcb_text_size 1.5 1.5)
    (mod_edge_width 0.12)
    (mod_text_size 1 1)
    (mod_text_width 0.15)
    (pad_size 1.524 1.524)
    (pad_drill 0.762)
    (pad_to_mask_clearance 0.051)
    (solder_mask_min_width 0.25)
    (aux_axis_origin 0 0)
    (visible_elements FFFFFF7F)
    (pcbplotparams
      (layerselection 0x010fc_ffffffff)
      (usegerberextensions false)
      (usegerberattributes false)
      (usegerberadvancedattributes false)
      (creategerberjobfile false)
      (excludeedgelayer true)
      (linewidth 0.100000)
      (plotframeref false)
      (viasonmask false)
      (mode 1)
      (useauxorigin false)
      (hpglpennumber 1)
      (hpglpenspeed 20)
      (hpglpendiameter 15.000000)
      (psnegative false)
      (psa4output false)
      (plotreference true)
      (plotvalue true)
      (plotinvisibletext false)
      (padsonsilk false)
      (subtractmaskfromsilk false)
      (outputformat 1)
      (mirror false)
      (drillshape 1)
      (scaleselection 1)
      (outputdirectory ""))
  )

  (net 0 "")
  (net 1 "Net-(L1-Pad4)")
  (net 2 "Net-(L1-Pad3)")
  (net 3 "Net-(L1-Pad2)")
  (net 4 "Net-(L1-Pad1)")

  (net_class Default "This is the default net class."
    (clearance 0.1524)
    (trace_width 0.25)
    (via_dia 0.8)
    (via_drill 0.4)
    (uvia_dia 0.3)
    (uvia_drill 0.1)
    (add_net "Net-(L1-Pad1)")
    (add_net "Net-(L1-Pad2)")
    (add_net "Net-(L1-Pad3)")
    (add_net "Net-(L1-Pad4)")
  )

  (module ws2812b:DISCRETE_NOA_WS2812_2020 (layer Top) (tedit 0) (tstamp 5D27D197)
    (at 148.5111 104.8386)
    (path /4CAB314C)
    (fp_text reference L1 (at 0 0) (layer F.SilkS) hide
      (effects (font (size 1.27 1.27) (thickness 0.15)))
    )
    (fp_text value DISCRETE_NOA_WS2812B2020 (at 0 0) (layer F.SilkS) hide
      (effects (font (size 1.27 1.27) (thickness 0.15)))
    )
    (fp_poly (pts (xy 0.1 1) (xy 0.4 1) (xy 0.4 -1) (xy 0.1 -1)) (layer F.SilkS) (width 0))
    (pad 4 smd rect (at -0.915 0.75) (size 0.7 0.7) (layers Top F.Paste F.Mask)
      (net 1 "Net-(L1-Pad4)") (solder_mask_margin 0.1016))
    (pad 3 smd rect (at -0.915 -0.75) (size 0.7 0.7) (layers Top F.Paste F.Mask)
      (net 2 "Net-(L1-Pad3)") (solder_mask_margin 0.1016))
    (pad 2 smd rect (at 0.915 -0.75) (size 0.7 0.7) (layers Top F.Paste F.Mask)
      (net 3 "Net-(L1-Pad2)") (solder_mask_margin 0.1016))
    (pad 1 smd rect (at 0.915 0.75) (size 0.7 0.7) (layers Top F.Paste F.Mask)
      (net 4 "Net-(L1-Pad1)") (solder_mask_margin 0.1016))
  )

  (gr_line (start 145.9711 107.3786) (end 151.0311 107.3786) (layer Edge.Cuts) (width 0.15) (tstamp 57FEB070))
  (gr_line (start 151.0311 107.3786) (end 151.0311 102.6286) (layer Edge.Cuts) (width 0.15) (tstamp 57FEB4C0))
  (gr_line (start 151.0311 102.6286) (end 145.9711 102.6286) (layer Edge.Cuts) (width 0.15) (tstamp 55628420))
  (gr_line (start 145.9711 102.6286) (end 145.9711 107.3786) (layer Edge.Cuts) (width 0.15) (tstamp 55628880))

)
