verilog work ../../clk_core.v
verilog work ../example_design/clk_core_exdes.v
