--------------------------------------------------------------------------------
Release 14.2 Trace  (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.2/ISE_DS/ISE/bin/lin64/unwrapped/trce -v 20 -fastpaths -xml
fpgaTop.twx fpgaTop.ncd -o fpgaTop.twr fpgaTop.pcf

Design file:              fpgaTop.ncd
Physical constraint file: fpgaTop.pcf
Device,package,speed:     xc3sd3400a,fg676,-5 (PRODUCTION 1.34 2012-07-09)
Report level:             verbose report, limited to 20 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: TS_SYS0CLK = PERIOD TIMEGRP "SYS0CLK" 12 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.000ns.
--------------------------------------------------------------------------------
Slack (setup path):     9.875ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/clkN210/lock_flop (FF)
  Destination:          ftop/clkN210/lock_flop2 (FF)
  Requirement:          12.000ns
  Data Path Delay:      1.774ns (Levels of Logic = 1)
  Clock Path Skew:      -0.351ns (0.858 - 1.209)
  Source Clock:         ftop/clkIn_O rising at 0.000ns
  Destination Clock:    ftop/clkIn_O rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/clkN210/lock_flop to ftop/clkN210/lock_flop2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y8.YQ       Tcko                  0.596   ftop/clkN210/locked_d
                                                       ftop/clkN210/lock_flop
    SLICE_X51Y8.G3       net (fanout=1)        0.577   ftop/clkN210/locked_d
    SLICE_X51Y8.CLK      Tgck                  0.601   ftop/clkN210/unlock3
                                                       ftop/clkN210/edge_cap
                                                       ftop/clkN210/lock_flop2
    -------------------------------------------------  ---------------------------
    Total                                      1.774ns (1.197ns logic, 0.577ns route)
                                                       (67.5% logic, 32.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     10.885ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/clkN210/lock_flop2 (FF)
  Destination:          ftop/clkN210/lock_flop3 (FF)
  Requirement:          12.000ns
  Data Path Delay:      1.115ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/clkIn_O rising at 0.000ns
  Destination Clock:    ftop/clkIn_O rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/clkN210/lock_flop2 to ftop/clkN210/lock_flop3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y8.YQ       Tcko                  0.524   ftop/clkN210/unlock3
                                                       ftop/clkN210/lock_flop2
    SLICE_X51Y8.BX       net (fanout=2)        0.420   ftop/clkN210/unlock2
    SLICE_X51Y8.CLK      Tdick                 0.171   ftop/clkN210/unlock3
                                                       ftop/clkN210/lock_flop3
    -------------------------------------------------  ---------------------------
    Total                                      1.115ns (0.695ns logic, 0.420ns route)
                                                       (62.3% logic, 37.7% route)

--------------------------------------------------------------------------------

Hold Paths: TS_SYS0CLK = PERIOD TIMEGRP "SYS0CLK" 12 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack (hold path):      0.817ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/clkN210/lock_flop2 (FF)
  Destination:          ftop/clkN210/lock_flop3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.817ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/clkIn_O rising at 12.000ns
  Destination Clock:    ftop/clkIn_O rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/clkN210/lock_flop2 to ftop/clkN210/lock_flop3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y8.YQ       Tcko                  0.419   ftop/clkN210/unlock3
                                                       ftop/clkN210/lock_flop2
    SLICE_X51Y8.BX       net (fanout=2)        0.336   ftop/clkN210/unlock2
    SLICE_X51Y8.CLK      Tckdi       (-Th)    -0.062   ftop/clkN210/unlock3
                                                       ftop/clkN210/lock_flop3
    -------------------------------------------------  ---------------------------
    Total                                      0.817ns (0.481ns logic, 0.336ns route)
                                                       (58.9% logic, 41.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      1.237ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/clkN210/lock_flop (FF)
  Destination:          ftop/clkN210/lock_flop2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.344ns (Levels of Logic = 1)
  Clock Path Skew:      0.107ns (1.073 - 0.966)
  Source Clock:         ftop/clkIn_O rising at 12.000ns
  Destination Clock:    ftop/clkIn_O rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/clkN210/lock_flop to ftop/clkN210/lock_flop2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y8.YQ       Tcko                  0.477   ftop/clkN210/locked_d
                                                       ftop/clkN210/lock_flop
    SLICE_X51Y8.G3       net (fanout=1)        0.461   ftop/clkN210/locked_d
    SLICE_X51Y8.CLK      Tckg        (-Th)    -0.406   ftop/clkN210/unlock3
                                                       ftop/clkN210/edge_cap
                                                       ftop/clkN210/lock_flop2
    -------------------------------------------------  ---------------------------
    Total                                      1.344ns (0.883ns logic, 0.461ns route)
                                                       (65.7% logic, 34.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_SYS0CLK = PERIOD TIMEGRP "SYS0CLK" 12 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 3.000ns (Tdcmpw_CLKIN_50_100)
  Physical resource: ftop/clkN210/dcm/CLKIN
  Logical resource: ftop/clkN210/dcm/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 3.000ns (Tdcmpw_CLKIN_50_100)
  Physical resource: ftop/clkN210/dcm/CLKIN
  Logical resource: ftop/clkN210/dcm/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.430ns (period - min period limit)
  Period: 12.000ns
  Min period limit: 3.570ns (280.112MHz) (Tdcmpc)
  Physical resource: ftop/clkN210/dcm/CLKIN
  Logical resource: ftop/clkN210/dcm/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.430ns (period - min period limit)
  Period: 12.000ns
  Min period limit: 3.570ns (280.112MHz) (Tdcmpco)
  Physical resource: ftop/clkN210/dcm/CLK0
  Logical resource: ftop/clkN210/dcm/CLK0
  Location pin: DCM_X1Y0.CLK0
  Clock network: ftop/clkN210/clk0_unbuf
--------------------------------------------------------------------------------
Slack: 10.672ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 0.664ns (Tcl)
  Physical resource: ftop/clkN210/locked_d/CLK
  Logical resource: ftop/clkN210/lock_flop/CK
  Location pin: SLICE_X46Y8.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 10.672ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 0.664ns (Tch)
  Physical resource: ftop/clkN210/locked_d/CLK
  Logical resource: ftop/clkN210/lock_flop/CK
  Location pin: SLICE_X46Y8.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 10.672ns (period - min period limit)
  Period: 12.000ns
  Min period limit: 1.328ns (753.012MHz) (Tcp)
  Physical resource: ftop/clkN210/locked_d/CLK
  Logical resource: ftop/clkN210/lock_flop/CK
  Location pin: SLICE_X46Y8.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 10.752ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 0.624ns (Tcl)
  Physical resource: ftop/clkN210/rstInD/CLK
  Logical resource: ftop/clkN210/rst_fd/CK
  Location pin: SLICE_X77Y48.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 10.752ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 0.624ns (Tch)
  Physical resource: ftop/clkN210/rstInD/CLK
  Logical resource: ftop/clkN210/rst_fd/CK
  Location pin: SLICE_X77Y48.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 10.752ns (period - min period limit)
  Period: 12.000ns
  Min period limit: 1.248ns (801.282MHz) (Tcp)
  Physical resource: ftop/clkN210/rstInD/CLK
  Logical resource: ftop/clkN210/rst_fd/CK
  Location pin: SLICE_X77Y48.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 10.752ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 0.624ns (Tcl)
  Physical resource: ftop/clkN210/unlock3/CLK
  Logical resource: ftop/clkN210/lock_flop3/CK
  Location pin: SLICE_X51Y8.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 10.752ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 0.624ns (Tch)
  Physical resource: ftop/clkN210/unlock3/CLK
  Logical resource: ftop/clkN210/lock_flop3/CK
  Location pin: SLICE_X51Y8.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 10.752ns (period - min period limit)
  Period: 12.000ns
  Min period limit: 1.248ns (801.282MHz) (Tcp)
  Physical resource: ftop/clkN210/unlock3/CLK
  Logical resource: ftop/clkN210/lock_flop3/CK
  Location pin: SLICE_X51Y8.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 10.752ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 0.624ns (Tcl)
  Physical resource: ftop/clkN210/unlock3/CLK
  Logical resource: ftop/clkN210/lock_flop2/CK
  Location pin: SLICE_X51Y8.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 10.752ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 0.624ns (Tch)
  Physical resource: ftop/clkN210/unlock3/CLK
  Logical resource: ftop/clkN210/lock_flop2/CK
  Location pin: SLICE_X51Y8.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 10.752ns (period - min period limit)
  Period: 12.000ns
  Min period limit: 1.248ns (801.282MHz) (Tcp)
  Physical resource: ftop/clkN210/unlock3/CLK
  Logical resource: ftop/clkN210/lock_flop2/CK
  Location pin: SLICE_X51Y8.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 188.000ns (max period limit - period)
  Period: 12.000ns
  Max period limit: 200.000ns (5.000MHz) (Tdcmpc)
  Physical resource: ftop/clkN210/dcm/CLKIN
  Logical resource: ftop/clkN210/dcm/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 188.000ns (max period limit - period)
  Period: 12.000ns
  Max period limit: 200.000ns (5.000MHz) (Tdcmpco)
  Physical resource: ftop/clkN210/dcm/CLK0
  Logical resource: ftop/clkN210/dcm/CLK0
  Location pin: DCM_X1Y0.CLK0
  Clock network: ftop/clkN210/clk0_unbuf
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_GMIISYSCLK = PERIOD TIMEGRP "GMIISYSCLK" 8 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 273961 paths analyzed, 4466 endpoints analyzed, 1512 failing endpoints
 1512 timing errors detected. (1502 setup errors, 10 hold errors, 0 component switching limit errors)
 Minimum period is  14.396ns.
--------------------------------------------------------------------------------
Slack (setup path):     -6.396ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_64 (FF)
  Destination:          ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_44 (FF)
  Requirement:          8.000ns
  Data Path Delay:      14.460ns (Levels of Logic = 8)
  Clock Path Skew:      0.064ns (0.412 - 0.348)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_64 to ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_44
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y89.XQ      Tcko                  0.521   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<64>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_64
    SLICE_X96Y91.G4      net (fanout=4)        1.509   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<64>
    SLICE_X96Y91.Y       Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d916
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d916826
    SLICE_X96Y91.F3      net (fanout=1)        0.021   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d916826/O
    SLICE_X96Y91.X       Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d916
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d9168136
    SLICE_X94Y91.G1      net (fanout=3)        0.669   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d916
    SLICE_X94Y91.X       Tif5x                 0.853   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request22
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request222
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request22_f5
    SLICE_X94Y97.G1      net (fanout=1)        0.569   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request22
    SLICE_X94Y97.Y       Tilo                  0.616   ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_1
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
    SLICE_X103Y89.G4     net (fanout=5)        1.019   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
    SLICE_X103Y89.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpReqF/d0d1
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request77
    SLICE_X95Y99.G3      net (fanout=15)       1.023   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
    SLICE_X95Y99.Y       Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpRespF/d1di
                                                       ftop/gbe0/dcp_dcp_dcpRespF_ENQ1
    SLICE_X91Y111.G4     net (fanout=7)        1.427   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
    SLICE_X91Y111.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpRespF/N01
                                                       ftop/gbe0/dcp_dcp_dcpRespF/d0h1
    SLICE_X95Y107.G2     net (fanout=43)       0.843   ftop/gbe0/dcp_dcp_dcpRespF/d0h
    SLICE_X95Y107.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpRespF/N28
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_or0000<44>_SW0
    SLICE_X108Y92.SR     net (fanout=1)        1.496   ftop/gbe0/dcp_dcp_dcpRespF/N12
    SLICE_X108Y92.CLK    Tsrck                 0.433   ftop/gbe0/dcp_dcp_dcpRespF_D_OUT<44>
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_44
    -------------------------------------------------  ---------------------------
    Total                                     14.460ns (5.884ns logic, 8.576ns route)
                                                       (40.7% logic, 59.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -6.381ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_70 (FF)
  Destination:          ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_44 (FF)
  Requirement:          8.000ns
  Data Path Delay:      14.410ns (Levels of Logic = 8)
  Clock Path Skew:      0.029ns (0.412 - 0.383)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_70 to ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_44
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y88.XQ     Tcko                  0.521   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<70>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_70
    SLICE_X96Y88.F2      net (fanout=4)        1.136   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<70>
    SLICE_X96Y88.X       Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d9168120
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d9168120
    SLICE_X96Y91.F1      net (fanout=1)        0.359   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d9168120
    SLICE_X96Y91.X       Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d916
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d9168136
    SLICE_X94Y91.G1      net (fanout=3)        0.669   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d916
    SLICE_X94Y91.X       Tif5x                 0.853   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request22
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request222
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request22_f5
    SLICE_X94Y97.G1      net (fanout=1)        0.569   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request22
    SLICE_X94Y97.Y       Tilo                  0.616   ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_1
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
    SLICE_X103Y89.G4     net (fanout=5)        1.019   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
    SLICE_X103Y89.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpReqF/d0d1
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request77
    SLICE_X95Y99.G3      net (fanout=15)       1.023   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
    SLICE_X95Y99.Y       Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpRespF/d1di
                                                       ftop/gbe0/dcp_dcp_dcpRespF_ENQ1
    SLICE_X91Y111.G4     net (fanout=7)        1.427   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
    SLICE_X91Y111.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpRespF/N01
                                                       ftop/gbe0/dcp_dcp_dcpRespF/d0h1
    SLICE_X95Y107.G2     net (fanout=43)       0.843   ftop/gbe0/dcp_dcp_dcpRespF/d0h
    SLICE_X95Y107.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpRespF/N28
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_or0000<44>_SW0
    SLICE_X108Y92.SR     net (fanout=1)        1.496   ftop/gbe0/dcp_dcp_dcpRespF/N12
    SLICE_X108Y92.CLK    Tsrck                 0.433   ftop/gbe0/dcp_dcp_dcpRespF_D_OUT<44>
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_44
    -------------------------------------------------  ---------------------------
    Total                                     14.410ns (5.869ns logic, 8.541ns route)
                                                       (40.7% logic, 59.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -6.287ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_64 (FF)
  Destination:          ftop/gbe0/dcp_dcp_cpReqF/data0_reg_22 (FF)
  Requirement:          8.000ns
  Data Path Delay:      14.248ns (Levels of Logic = 8)
  Clock Path Skew:      -0.039ns (0.558 - 0.597)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_64 to ftop/gbe0/dcp_dcp_cpReqF/data0_reg_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y89.XQ      Tcko                  0.521   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<64>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_64
    SLICE_X96Y91.G4      net (fanout=4)        1.509   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<64>
    SLICE_X96Y91.Y       Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d916
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d916826
    SLICE_X96Y91.F3      net (fanout=1)        0.021   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d916826/O
    SLICE_X96Y91.X       Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d916
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d9168136
    SLICE_X94Y91.G1      net (fanout=3)        0.669   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d916
    SLICE_X94Y91.X       Tif5x                 0.853   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request22
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request222
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request22_f5
    SLICE_X94Y97.G1      net (fanout=1)        0.569   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request22
    SLICE_X94Y97.Y       Tilo                  0.616   ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_1
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
    SLICE_X103Y89.G4     net (fanout=5)        1.019   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
    SLICE_X103Y89.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpReqF/d0d1
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request77
    SLICE_X97Y85.F2      net (fanout=15)       0.661   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
    SLICE_X97Y85.X       Tilo                  0.562   ftop/gbe0/dcp_dcp_cpReqF_ENQ
                                                       ftop/gbe0/dcp_dcp_cpReqF_ENQ
    SLICE_X96Y54.G4      net (fanout=7)        1.157   ftop/gbe0/dcp_dcp_cpReqF_ENQ
    SLICE_X96Y54.Y       Tilo                  0.616   ftop/gbe0/dcp_dcp_cpReqF/N01
                                                       ftop/gbe0/dcp_dcp_cpReqF/d0h1
    SLICE_X101Y56.F2     net (fanout=59)       1.509   ftop/gbe0/dcp_dcp_cpReqF/d0h
    SLICE_X101Y56.X      Tilo                  0.562   ftop/gbe0/dcp_dcp_cpReqF/N88
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_or0000<22>_SW0
    SLICE_X100Y54.SR     net (fanout=1)        1.193   ftop/gbe0/dcp_dcp_cpReqF/N88
    SLICE_X100Y54.CLK    Tsrck                 0.433   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<22>
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_22
    -------------------------------------------------  ---------------------------
    Total                                     14.248ns (5.941ns logic, 8.307ns route)
                                                       (41.7% logic, 58.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -6.272ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_70 (FF)
  Destination:          ftop/gbe0/dcp_dcp_cpReqF/data0_reg_22 (FF)
  Requirement:          8.000ns
  Data Path Delay:      14.198ns (Levels of Logic = 8)
  Clock Path Skew:      -0.074ns (0.558 - 0.632)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_70 to ftop/gbe0/dcp_dcp_cpReqF/data0_reg_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y88.XQ     Tcko                  0.521   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<70>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_70
    SLICE_X96Y88.F2      net (fanout=4)        1.136   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<70>
    SLICE_X96Y88.X       Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d9168120
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d9168120
    SLICE_X96Y91.F1      net (fanout=1)        0.359   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d9168120
    SLICE_X96Y91.X       Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d916
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d9168136
    SLICE_X94Y91.G1      net (fanout=3)        0.669   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d916
    SLICE_X94Y91.X       Tif5x                 0.853   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request22
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request222
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request22_f5
    SLICE_X94Y97.G1      net (fanout=1)        0.569   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request22
    SLICE_X94Y97.Y       Tilo                  0.616   ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_1
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
    SLICE_X103Y89.G4     net (fanout=5)        1.019   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
    SLICE_X103Y89.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpReqF/d0d1
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request77
    SLICE_X97Y85.F2      net (fanout=15)       0.661   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
    SLICE_X97Y85.X       Tilo                  0.562   ftop/gbe0/dcp_dcp_cpReqF_ENQ
                                                       ftop/gbe0/dcp_dcp_cpReqF_ENQ
    SLICE_X96Y54.G4      net (fanout=7)        1.157   ftop/gbe0/dcp_dcp_cpReqF_ENQ
    SLICE_X96Y54.Y       Tilo                  0.616   ftop/gbe0/dcp_dcp_cpReqF/N01
                                                       ftop/gbe0/dcp_dcp_cpReqF/d0h1
    SLICE_X101Y56.F2     net (fanout=59)       1.509   ftop/gbe0/dcp_dcp_cpReqF/d0h
    SLICE_X101Y56.X      Tilo                  0.562   ftop/gbe0/dcp_dcp_cpReqF/N88
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_or0000<22>_SW0
    SLICE_X100Y54.SR     net (fanout=1)        1.193   ftop/gbe0/dcp_dcp_cpReqF/N88
    SLICE_X100Y54.CLK    Tsrck                 0.433   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<22>
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_22
    -------------------------------------------------  ---------------------------
    Total                                     14.198ns (5.926ns logic, 8.272ns route)
                                                       (41.7% logic, 58.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -6.260ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_64 (FF)
  Destination:          ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_41 (FF)
  Requirement:          8.000ns
  Data Path Delay:      14.156ns (Levels of Logic = 8)
  Clock Path Skew:      -0.104ns (0.661 - 0.765)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_64 to ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_41
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y89.XQ      Tcko                  0.521   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<64>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_64
    SLICE_X96Y91.G4      net (fanout=4)        1.509   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<64>
    SLICE_X96Y91.Y       Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d916
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d916826
    SLICE_X96Y91.F3      net (fanout=1)        0.021   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d916826/O
    SLICE_X96Y91.X       Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d916
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d9168136
    SLICE_X94Y91.G1      net (fanout=3)        0.669   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d916
    SLICE_X94Y91.X       Tif5x                 0.853   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request22
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request222
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request22_f5
    SLICE_X94Y97.G1      net (fanout=1)        0.569   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request22
    SLICE_X94Y97.Y       Tilo                  0.616   ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_1
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
    SLICE_X103Y89.G4     net (fanout=5)        1.019   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
    SLICE_X103Y89.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpReqF/d0d1
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request77
    SLICE_X95Y99.G3      net (fanout=15)       1.023   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
    SLICE_X95Y99.Y       Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpRespF/d1di
                                                       ftop/gbe0/dcp_dcp_dcpRespF_ENQ1
    SLICE_X91Y111.G4     net (fanout=7)        1.427   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
    SLICE_X91Y111.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpRespF/N01
                                                       ftop/gbe0/dcp_dcp_dcpRespF/d0h1
    SLICE_X94Y109.G3     net (fanout=43)       0.823   ftop/gbe0/dcp_dcp_dcpRespF/d0h
    SLICE_X94Y109.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpRespF/N48
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_or0000<41>_SW0
    SLICE_X97Y107.SR     net (fanout=1)        1.157   ftop/gbe0/dcp_dcp_dcpRespF/N18
    SLICE_X97Y107.CLK    Tsrck                 0.433   ftop/gbe0/dcp_dcp_dcpRespF_D_OUT<41>
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_41
    -------------------------------------------------  ---------------------------
    Total                                     14.156ns (5.939ns logic, 8.217ns route)
                                                       (42.0% logic, 58.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     -6.245ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_70 (FF)
  Destination:          ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_41 (FF)
  Requirement:          8.000ns
  Data Path Delay:      14.106ns (Levels of Logic = 8)
  Clock Path Skew:      -0.139ns (0.661 - 0.800)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_70 to ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_41
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y88.XQ     Tcko                  0.521   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<70>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_70
    SLICE_X96Y88.F2      net (fanout=4)        1.136   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<70>
    SLICE_X96Y88.X       Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d9168120
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d9168120
    SLICE_X96Y91.F1      net (fanout=1)        0.359   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d9168120
    SLICE_X96Y91.X       Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d916
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d9168136
    SLICE_X94Y91.G1      net (fanout=3)        0.669   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d916
    SLICE_X94Y91.X       Tif5x                 0.853   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request22
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request222
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request22_f5
    SLICE_X94Y97.G1      net (fanout=1)        0.569   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request22
    SLICE_X94Y97.Y       Tilo                  0.616   ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_1
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
    SLICE_X103Y89.G4     net (fanout=5)        1.019   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
    SLICE_X103Y89.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpReqF/d0d1
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request77
    SLICE_X95Y99.G3      net (fanout=15)       1.023   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
    SLICE_X95Y99.Y       Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpRespF/d1di
                                                       ftop/gbe0/dcp_dcp_dcpRespF_ENQ1
    SLICE_X91Y111.G4     net (fanout=7)        1.427   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
    SLICE_X91Y111.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpRespF/N01
                                                       ftop/gbe0/dcp_dcp_dcpRespF/d0h1
    SLICE_X94Y109.G3     net (fanout=43)       0.823   ftop/gbe0/dcp_dcp_dcpRespF/d0h
    SLICE_X94Y109.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpRespF/N48
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_or0000<41>_SW0
    SLICE_X97Y107.SR     net (fanout=1)        1.157   ftop/gbe0/dcp_dcp_dcpRespF/N18
    SLICE_X97Y107.CLK    Tsrck                 0.433   ftop/gbe0/dcp_dcp_dcpRespF_D_OUT<41>
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_41
    -------------------------------------------------  ---------------------------
    Total                                     14.106ns (5.924ns logic, 8.182ns route)
                                                       (42.0% logic, 58.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     -6.234ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_66 (FF)
  Destination:          ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_44 (FF)
  Requirement:          8.000ns
  Data Path Delay:      14.235ns (Levels of Logic = 8)
  Clock Path Skew:      0.001ns (0.412 - 0.411)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_66 to ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_44
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y93.XQ     Tcko                  0.521   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<66>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_66
    SLICE_X96Y92.F4      net (fanout=4)        1.042   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<66>
    SLICE_X96Y92.X       Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d916853
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d916853
    SLICE_X96Y91.F4      net (fanout=1)        0.278   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d916853
    SLICE_X96Y91.X       Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d916
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d9168136
    SLICE_X94Y91.G1      net (fanout=3)        0.669   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d916
    SLICE_X94Y91.X       Tif5x                 0.853   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request22
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request222
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request22_f5
    SLICE_X94Y97.G1      net (fanout=1)        0.569   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request22
    SLICE_X94Y97.Y       Tilo                  0.616   ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_1
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
    SLICE_X103Y89.G4     net (fanout=5)        1.019   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
    SLICE_X103Y89.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpReqF/d0d1
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request77
    SLICE_X95Y99.G3      net (fanout=15)       1.023   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
    SLICE_X95Y99.Y       Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpRespF/d1di
                                                       ftop/gbe0/dcp_dcp_dcpRespF_ENQ1
    SLICE_X91Y111.G4     net (fanout=7)        1.427   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
    SLICE_X91Y111.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpRespF/N01
                                                       ftop/gbe0/dcp_dcp_dcpRespF/d0h1
    SLICE_X95Y107.G2     net (fanout=43)       0.843   ftop/gbe0/dcp_dcp_dcpRespF/d0h
    SLICE_X95Y107.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpRespF/N28
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_or0000<44>_SW0
    SLICE_X108Y92.SR     net (fanout=1)        1.496   ftop/gbe0/dcp_dcp_dcpRespF/N12
    SLICE_X108Y92.CLK    Tsrck                 0.433   ftop/gbe0/dcp_dcp_dcpRespF_D_OUT<44>
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_44
    -------------------------------------------------  ---------------------------
    Total                                     14.235ns (5.869ns logic, 8.366ns route)
                                                       (41.2% logic, 58.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     -6.127ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_37 (FF)
  Destination:          ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_44 (FF)
  Requirement:          8.000ns
  Data Path Delay:      14.156ns (Levels of Logic = 8)
  Clock Path Skew:      0.029ns (0.412 - 0.383)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_37 to ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_44
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X100Y91.XQ     Tcko                  0.521   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<37>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_37
    SLICE_X99Y93.F2      net (fanout=6)        0.976   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<37>
    SLICE_X99Y93.X       Tilo                  0.562   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d917893
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d917893
    SLICE_X97Y90.F2      net (fanout=1)        0.580   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d917893
    SLICE_X97Y90.X       Tilo                  0.562   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d917
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d9178136
    SLICE_X94Y91.F1      net (fanout=5)        0.432   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d917
    SLICE_X94Y91.X       Tif5x                 0.853   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request22
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request221
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request22_f5
    SLICE_X94Y97.G1      net (fanout=1)        0.569   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request22
    SLICE_X94Y97.Y       Tilo                  0.616   ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_1
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
    SLICE_X103Y89.G4     net (fanout=5)        1.019   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
    SLICE_X103Y89.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpReqF/d0d1
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request77
    SLICE_X95Y99.G3      net (fanout=15)       1.023   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
    SLICE_X95Y99.Y       Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpRespF/d1di
                                                       ftop/gbe0/dcp_dcp_dcpRespF_ENQ1
    SLICE_X91Y111.G4     net (fanout=7)        1.427   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
    SLICE_X91Y111.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpRespF/N01
                                                       ftop/gbe0/dcp_dcp_dcpRespF/d0h1
    SLICE_X95Y107.G2     net (fanout=43)       0.843   ftop/gbe0/dcp_dcp_dcpRespF/d0h
    SLICE_X95Y107.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpRespF/N28
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_or0000<44>_SW0
    SLICE_X108Y92.SR     net (fanout=1)        1.496   ftop/gbe0/dcp_dcp_dcpRespF/N12
    SLICE_X108Y92.CLK    Tsrck                 0.433   ftop/gbe0/dcp_dcp_dcpRespF_D_OUT<44>
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_44
    -------------------------------------------------  ---------------------------
    Total                                     14.156ns (5.791ns logic, 8.365ns route)
                                                       (40.9% logic, 59.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     -6.125ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_66 (FF)
  Destination:          ftop/gbe0/dcp_dcp_cpReqF/data0_reg_22 (FF)
  Requirement:          8.000ns
  Data Path Delay:      14.023ns (Levels of Logic = 8)
  Clock Path Skew:      -0.102ns (0.558 - 0.660)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_66 to ftop/gbe0/dcp_dcp_cpReqF/data0_reg_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y93.XQ     Tcko                  0.521   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<66>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_66
    SLICE_X96Y92.F4      net (fanout=4)        1.042   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<66>
    SLICE_X96Y92.X       Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d916853
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d916853
    SLICE_X96Y91.F4      net (fanout=1)        0.278   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d916853
    SLICE_X96Y91.X       Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d916
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d9168136
    SLICE_X94Y91.G1      net (fanout=3)        0.669   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d916
    SLICE_X94Y91.X       Tif5x                 0.853   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request22
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request222
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request22_f5
    SLICE_X94Y97.G1      net (fanout=1)        0.569   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request22
    SLICE_X94Y97.Y       Tilo                  0.616   ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_1
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
    SLICE_X103Y89.G4     net (fanout=5)        1.019   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
    SLICE_X103Y89.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpReqF/d0d1
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request77
    SLICE_X97Y85.F2      net (fanout=15)       0.661   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
    SLICE_X97Y85.X       Tilo                  0.562   ftop/gbe0/dcp_dcp_cpReqF_ENQ
                                                       ftop/gbe0/dcp_dcp_cpReqF_ENQ
    SLICE_X96Y54.G4      net (fanout=7)        1.157   ftop/gbe0/dcp_dcp_cpReqF_ENQ
    SLICE_X96Y54.Y       Tilo                  0.616   ftop/gbe0/dcp_dcp_cpReqF/N01
                                                       ftop/gbe0/dcp_dcp_cpReqF/d0h1
    SLICE_X101Y56.F2     net (fanout=59)       1.509   ftop/gbe0/dcp_dcp_cpReqF/d0h
    SLICE_X101Y56.X      Tilo                  0.562   ftop/gbe0/dcp_dcp_cpReqF/N88
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_or0000<22>_SW0
    SLICE_X100Y54.SR     net (fanout=1)        1.193   ftop/gbe0/dcp_dcp_cpReqF/N88
    SLICE_X100Y54.CLK    Tsrck                 0.433   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<22>
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_22
    -------------------------------------------------  ---------------------------
    Total                                     14.023ns (5.926ns logic, 8.097ns route)
                                                       (42.3% logic, 57.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     -6.098ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_66 (FF)
  Destination:          ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_41 (FF)
  Requirement:          8.000ns
  Data Path Delay:      13.931ns (Levels of Logic = 8)
  Clock Path Skew:      -0.167ns (0.661 - 0.828)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_66 to ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_41
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y93.XQ     Tcko                  0.521   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<66>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_66
    SLICE_X96Y92.F4      net (fanout=4)        1.042   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<66>
    SLICE_X96Y92.X       Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d916853
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d916853
    SLICE_X96Y91.F4      net (fanout=1)        0.278   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d916853
    SLICE_X96Y91.X       Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d916
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d9168136
    SLICE_X94Y91.G1      net (fanout=3)        0.669   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d916
    SLICE_X94Y91.X       Tif5x                 0.853   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request22
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request222
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request22_f5
    SLICE_X94Y97.G1      net (fanout=1)        0.569   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request22
    SLICE_X94Y97.Y       Tilo                  0.616   ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_1
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
    SLICE_X103Y89.G4     net (fanout=5)        1.019   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
    SLICE_X103Y89.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpReqF/d0d1
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request77
    SLICE_X95Y99.G3      net (fanout=15)       1.023   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
    SLICE_X95Y99.Y       Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpRespF/d1di
                                                       ftop/gbe0/dcp_dcp_dcpRespF_ENQ1
    SLICE_X91Y111.G4     net (fanout=7)        1.427   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
    SLICE_X91Y111.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpRespF/N01
                                                       ftop/gbe0/dcp_dcp_dcpRespF/d0h1
    SLICE_X94Y109.G3     net (fanout=43)       0.823   ftop/gbe0/dcp_dcp_dcpRespF/d0h
    SLICE_X94Y109.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpRespF/N48
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_or0000<41>_SW0
    SLICE_X97Y107.SR     net (fanout=1)        1.157   ftop/gbe0/dcp_dcp_dcpRespF/N18
    SLICE_X97Y107.CLK    Tsrck                 0.433   ftop/gbe0/dcp_dcp_dcpRespF_D_OUT<41>
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_41
    -------------------------------------------------  ---------------------------
    Total                                     13.931ns (5.924ns logic, 8.007ns route)
                                                       (42.5% logic, 57.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     -6.050ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_64 (FF)
  Destination:          ftop/gbe0/dcp_dcp_cpRespF/data0_reg_31 (FF)
  Requirement:          8.000ns
  Data Path Delay:      13.986ns (Levels of Logic = 8)
  Clock Path Skew:      -0.064ns (0.284 - 0.348)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_64 to ftop/gbe0/dcp_dcp_cpRespF/data0_reg_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y89.XQ      Tcko                  0.521   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<64>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_64
    SLICE_X96Y91.G4      net (fanout=4)        1.509   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<64>
    SLICE_X96Y91.Y       Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d916
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d916826
    SLICE_X96Y91.F3      net (fanout=1)        0.021   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d916826/O
    SLICE_X96Y91.X       Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d916
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d9168136
    SLICE_X94Y91.G1      net (fanout=3)        0.669   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d916
    SLICE_X94Y91.X       Tif5x                 0.853   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request22
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request222
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request22_f5
    SLICE_X94Y97.G1      net (fanout=1)        0.569   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request22
    SLICE_X94Y97.Y       Tilo                  0.616   ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_1
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
    SLICE_X103Y89.G4     net (fanout=5)        1.019   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
    SLICE_X103Y89.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpReqF/d0d1
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request77
    SLICE_X90Y97.G4      net (fanout=15)       0.895   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
    SLICE_X90Y97.Y       Tilo                  0.616   ftop/gbe0/dcp_dcp_cpRespF_FULL_N
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_cp_response1
    SLICE_X85Y98.G3      net (fanout=7)        0.864   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_cp_response
    SLICE_X85Y98.Y       Tilo                  0.561   ftop/gbe0/dcp_dcp_cpRespF/N2
                                                       ftop/gbe0/dcp_dcp_cpRespF/d0h1
    SLICE_X85Y101.G3     net (fanout=40)       1.313   ftop/gbe0/dcp_dcp_cpRespF/d0h
    SLICE_X85Y101.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_cpRespF/N60
                                                       ftop/gbe0/dcp_dcp_cpRespF/data0_reg_or0000<31>_SW0
    SLICE_X85Y102.SR     net (fanout=1)        1.188   ftop/gbe0/dcp_dcp_cpRespF/N30
    SLICE_X85Y102.CLK    Tsrck                 0.433   ftop/gbe0/dcp_dcp_cpRespF_D_OUT<31>
                                                       ftop/gbe0/dcp_dcp_cpRespF/data0_reg_31
    -------------------------------------------------  ---------------------------
    Total                                     13.986ns (5.939ns logic, 8.047ns route)
                                                       (42.5% logic, 57.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     -6.035ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_70 (FF)
  Destination:          ftop/gbe0/dcp_dcp_cpRespF/data0_reg_31 (FF)
  Requirement:          8.000ns
  Data Path Delay:      13.936ns (Levels of Logic = 8)
  Clock Path Skew:      -0.099ns (0.284 - 0.383)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_70 to ftop/gbe0/dcp_dcp_cpRespF/data0_reg_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y88.XQ     Tcko                  0.521   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<70>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_70
    SLICE_X96Y88.F2      net (fanout=4)        1.136   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<70>
    SLICE_X96Y88.X       Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d9168120
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d9168120
    SLICE_X96Y91.F1      net (fanout=1)        0.359   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d9168120
    SLICE_X96Y91.X       Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d916
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d9168136
    SLICE_X94Y91.G1      net (fanout=3)        0.669   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d916
    SLICE_X94Y91.X       Tif5x                 0.853   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request22
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request222
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request22_f5
    SLICE_X94Y97.G1      net (fanout=1)        0.569   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request22
    SLICE_X94Y97.Y       Tilo                  0.616   ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_1
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
    SLICE_X103Y89.G4     net (fanout=5)        1.019   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
    SLICE_X103Y89.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpReqF/d0d1
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request77
    SLICE_X90Y97.G4      net (fanout=15)       0.895   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
    SLICE_X90Y97.Y       Tilo                  0.616   ftop/gbe0/dcp_dcp_cpRespF_FULL_N
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_cp_response1
    SLICE_X85Y98.G3      net (fanout=7)        0.864   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_cp_response
    SLICE_X85Y98.Y       Tilo                  0.561   ftop/gbe0/dcp_dcp_cpRespF/N2
                                                       ftop/gbe0/dcp_dcp_cpRespF/d0h1
    SLICE_X85Y101.G3     net (fanout=40)       1.313   ftop/gbe0/dcp_dcp_cpRespF/d0h
    SLICE_X85Y101.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_cpRespF/N60
                                                       ftop/gbe0/dcp_dcp_cpRespF/data0_reg_or0000<31>_SW0
    SLICE_X85Y102.SR     net (fanout=1)        1.188   ftop/gbe0/dcp_dcp_cpRespF/N30
    SLICE_X85Y102.CLK    Tsrck                 0.433   ftop/gbe0/dcp_dcp_cpRespF_D_OUT<31>
                                                       ftop/gbe0/dcp_dcp_cpRespF/data0_reg_31
    -------------------------------------------------  ---------------------------
    Total                                     13.936ns (5.924ns logic, 8.012ns route)
                                                       (42.5% logic, 57.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     -6.018ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_37 (FF)
  Destination:          ftop/gbe0/dcp_dcp_cpReqF/data0_reg_22 (FF)
  Requirement:          8.000ns
  Data Path Delay:      13.944ns (Levels of Logic = 8)
  Clock Path Skew:      -0.074ns (0.558 - 0.632)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_37 to ftop/gbe0/dcp_dcp_cpReqF/data0_reg_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X100Y91.XQ     Tcko                  0.521   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<37>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_37
    SLICE_X99Y93.F2      net (fanout=6)        0.976   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<37>
    SLICE_X99Y93.X       Tilo                  0.562   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d917893
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d917893
    SLICE_X97Y90.F2      net (fanout=1)        0.580   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d917893
    SLICE_X97Y90.X       Tilo                  0.562   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d917
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d9178136
    SLICE_X94Y91.F1      net (fanout=5)        0.432   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d917
    SLICE_X94Y91.X       Tif5x                 0.853   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request22
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request221
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request22_f5
    SLICE_X94Y97.G1      net (fanout=1)        0.569   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request22
    SLICE_X94Y97.Y       Tilo                  0.616   ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_1
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
    SLICE_X103Y89.G4     net (fanout=5)        1.019   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
    SLICE_X103Y89.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpReqF/d0d1
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request77
    SLICE_X97Y85.F2      net (fanout=15)       0.661   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
    SLICE_X97Y85.X       Tilo                  0.562   ftop/gbe0/dcp_dcp_cpReqF_ENQ
                                                       ftop/gbe0/dcp_dcp_cpReqF_ENQ
    SLICE_X96Y54.G4      net (fanout=7)        1.157   ftop/gbe0/dcp_dcp_cpReqF_ENQ
    SLICE_X96Y54.Y       Tilo                  0.616   ftop/gbe0/dcp_dcp_cpReqF/N01
                                                       ftop/gbe0/dcp_dcp_cpReqF/d0h1
    SLICE_X101Y56.F2     net (fanout=59)       1.509   ftop/gbe0/dcp_dcp_cpReqF/d0h
    SLICE_X101Y56.X      Tilo                  0.562   ftop/gbe0/dcp_dcp_cpReqF/N88
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_or0000<22>_SW0
    SLICE_X100Y54.SR     net (fanout=1)        1.193   ftop/gbe0/dcp_dcp_cpReqF/N88
    SLICE_X100Y54.CLK    Tsrck                 0.433   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<22>
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_22
    -------------------------------------------------  ---------------------------
    Total                                     13.944ns (5.848ns logic, 8.096ns route)
                                                       (41.9% logic, 58.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     -6.015ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_67 (FF)
  Destination:          ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_44 (FF)
  Requirement:          8.000ns
  Data Path Delay:      14.044ns (Levels of Logic = 8)
  Clock Path Skew:      0.029ns (0.412 - 0.383)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_67 to ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_44
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y90.XQ     Tcko                  0.495   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<67>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_67
    SLICE_X96Y92.F1      net (fanout=4)        0.877   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<67>
    SLICE_X96Y92.X       Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d916853
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d916853
    SLICE_X96Y91.F4      net (fanout=1)        0.278   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d916853
    SLICE_X96Y91.X       Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d916
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d9168136
    SLICE_X94Y91.G1      net (fanout=3)        0.669   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d916
    SLICE_X94Y91.X       Tif5x                 0.853   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request22
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request222
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request22_f5
    SLICE_X94Y97.G1      net (fanout=1)        0.569   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request22
    SLICE_X94Y97.Y       Tilo                  0.616   ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_1
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
    SLICE_X103Y89.G4     net (fanout=5)        1.019   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
    SLICE_X103Y89.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpReqF/d0d1
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request77
    SLICE_X95Y99.G3      net (fanout=15)       1.023   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
    SLICE_X95Y99.Y       Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpRespF/d1di
                                                       ftop/gbe0/dcp_dcp_dcpRespF_ENQ1
    SLICE_X91Y111.G4     net (fanout=7)        1.427   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
    SLICE_X91Y111.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpRespF/N01
                                                       ftop/gbe0/dcp_dcp_dcpRespF/d0h1
    SLICE_X95Y107.G2     net (fanout=43)       0.843   ftop/gbe0/dcp_dcp_dcpRespF/d0h
    SLICE_X95Y107.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpRespF/N28
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_or0000<44>_SW0
    SLICE_X108Y92.SR     net (fanout=1)        1.496   ftop/gbe0/dcp_dcp_dcpRespF/N12
    SLICE_X108Y92.CLK    Tsrck                 0.433   ftop/gbe0/dcp_dcp_dcpRespF_D_OUT<44>
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_44
    -------------------------------------------------  ---------------------------
    Total                                     14.044ns (5.843ns logic, 8.201ns route)
                                                       (41.6% logic, 58.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.991ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_37 (FF)
  Destination:          ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_41 (FF)
  Requirement:          8.000ns
  Data Path Delay:      13.852ns (Levels of Logic = 8)
  Clock Path Skew:      -0.139ns (0.661 - 0.800)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_37 to ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_41
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X100Y91.XQ     Tcko                  0.521   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<37>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_37
    SLICE_X99Y93.F2      net (fanout=6)        0.976   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<37>
    SLICE_X99Y93.X       Tilo                  0.562   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d917893
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d917893
    SLICE_X97Y90.F2      net (fanout=1)        0.580   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d917893
    SLICE_X97Y90.X       Tilo                  0.562   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d917
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d9178136
    SLICE_X94Y91.F1      net (fanout=5)        0.432   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d917
    SLICE_X94Y91.X       Tif5x                 0.853   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request22
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request221
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request22_f5
    SLICE_X94Y97.G1      net (fanout=1)        0.569   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request22
    SLICE_X94Y97.Y       Tilo                  0.616   ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_1
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
    SLICE_X103Y89.G4     net (fanout=5)        1.019   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
    SLICE_X103Y89.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpReqF/d0d1
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request77
    SLICE_X95Y99.G3      net (fanout=15)       1.023   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
    SLICE_X95Y99.Y       Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpRespF/d1di
                                                       ftop/gbe0/dcp_dcp_dcpRespF_ENQ1
    SLICE_X91Y111.G4     net (fanout=7)        1.427   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
    SLICE_X91Y111.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpRespF/N01
                                                       ftop/gbe0/dcp_dcp_dcpRespF/d0h1
    SLICE_X94Y109.G3     net (fanout=43)       0.823   ftop/gbe0/dcp_dcp_dcpRespF/d0h
    SLICE_X94Y109.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpRespF/N48
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_or0000<41>_SW0
    SLICE_X97Y107.SR     net (fanout=1)        1.157   ftop/gbe0/dcp_dcp_dcpRespF/N18
    SLICE_X97Y107.CLK    Tsrck                 0.433   ftop/gbe0/dcp_dcp_dcpRespF_D_OUT<41>
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_41
    -------------------------------------------------  ---------------------------
    Total                                     13.852ns (5.846ns logic, 8.006ns route)
                                                       (42.2% logic, 57.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.984ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_64 (FF)
  Destination:          ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_40 (FF)
  Requirement:          8.000ns
  Data Path Delay:      13.880ns (Levels of Logic = 8)
  Clock Path Skew:      -0.104ns (0.661 - 0.765)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_64 to ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_40
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y89.XQ      Tcko                  0.521   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<64>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_64
    SLICE_X96Y91.G4      net (fanout=4)        1.509   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<64>
    SLICE_X96Y91.Y       Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d916
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d916826
    SLICE_X96Y91.F3      net (fanout=1)        0.021   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d916826/O
    SLICE_X96Y91.X       Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d916
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d9168136
    SLICE_X94Y91.G1      net (fanout=3)        0.669   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d916
    SLICE_X94Y91.X       Tif5x                 0.853   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request22
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request222
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request22_f5
    SLICE_X94Y97.G1      net (fanout=1)        0.569   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request22
    SLICE_X94Y97.Y       Tilo                  0.616   ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_1
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
    SLICE_X103Y89.G4     net (fanout=5)        1.019   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
    SLICE_X103Y89.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpReqF/d0d1
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request77
    SLICE_X95Y99.G3      net (fanout=15)       1.023   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
    SLICE_X95Y99.Y       Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpRespF/d1di
                                                       ftop/gbe0/dcp_dcp_dcpRespF_ENQ1
    SLICE_X91Y111.G4     net (fanout=7)        1.427   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
    SLICE_X91Y111.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpRespF/N01
                                                       ftop/gbe0/dcp_dcp_dcpRespF/d0h1
    SLICE_X95Y109.G4     net (fanout=43)       0.792   ftop/gbe0/dcp_dcp_dcpRespF/d0h
    SLICE_X95Y109.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpRespF/N52
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_or0000<40>_SW0
    SLICE_X96Y106.SR     net (fanout=1)        0.967   ftop/gbe0/dcp_dcp_dcpRespF/N20
    SLICE_X96Y106.CLK    Tsrck                 0.433   ftop/gbe0/dcp_dcp_dcpRespF_D_OUT<40>
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_40
    -------------------------------------------------  ---------------------------
    Total                                     13.880ns (5.884ns logic, 7.996ns route)
                                                       (42.4% logic, 57.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.969ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_70 (FF)
  Destination:          ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_40 (FF)
  Requirement:          8.000ns
  Data Path Delay:      13.830ns (Levels of Logic = 8)
  Clock Path Skew:      -0.139ns (0.661 - 0.800)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_70 to ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_40
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y88.XQ     Tcko                  0.521   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<70>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_70
    SLICE_X96Y88.F2      net (fanout=4)        1.136   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<70>
    SLICE_X96Y88.X       Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d9168120
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d9168120
    SLICE_X96Y91.F1      net (fanout=1)        0.359   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d9168120
    SLICE_X96Y91.X       Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d916
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d9168136
    SLICE_X94Y91.G1      net (fanout=3)        0.669   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d916
    SLICE_X94Y91.X       Tif5x                 0.853   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request22
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request222
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request22_f5
    SLICE_X94Y97.G1      net (fanout=1)        0.569   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request22
    SLICE_X94Y97.Y       Tilo                  0.616   ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_1
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
    SLICE_X103Y89.G4     net (fanout=5)        1.019   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
    SLICE_X103Y89.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpReqF/d0d1
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request77
    SLICE_X95Y99.G3      net (fanout=15)       1.023   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
    SLICE_X95Y99.Y       Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpRespF/d1di
                                                       ftop/gbe0/dcp_dcp_dcpRespF_ENQ1
    SLICE_X91Y111.G4     net (fanout=7)        1.427   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
    SLICE_X91Y111.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpRespF/N01
                                                       ftop/gbe0/dcp_dcp_dcpRespF/d0h1
    SLICE_X95Y109.G4     net (fanout=43)       0.792   ftop/gbe0/dcp_dcp_dcpRespF/d0h
    SLICE_X95Y109.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpRespF/N52
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_or0000<40>_SW0
    SLICE_X96Y106.SR     net (fanout=1)        0.967   ftop/gbe0/dcp_dcp_dcpRespF/N20
    SLICE_X96Y106.CLK    Tsrck                 0.433   ftop/gbe0/dcp_dcp_dcpRespF_D_OUT<40>
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_40
    -------------------------------------------------  ---------------------------
    Total                                     13.830ns (5.869ns logic, 7.961ns route)
                                                       (42.4% logic, 57.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.906ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_67 (FF)
  Destination:          ftop/gbe0/dcp_dcp_cpReqF/data0_reg_22 (FF)
  Requirement:          8.000ns
  Data Path Delay:      13.832ns (Levels of Logic = 8)
  Clock Path Skew:      -0.074ns (0.558 - 0.632)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_67 to ftop/gbe0/dcp_dcp_cpReqF/data0_reg_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y90.XQ     Tcko                  0.495   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<67>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_67
    SLICE_X96Y92.F1      net (fanout=4)        0.877   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<67>
    SLICE_X96Y92.X       Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d916853
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d916853
    SLICE_X96Y91.F4      net (fanout=1)        0.278   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d916853
    SLICE_X96Y91.X       Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d916
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d9168136
    SLICE_X94Y91.G1      net (fanout=3)        0.669   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d916
    SLICE_X94Y91.X       Tif5x                 0.853   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request22
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request222
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request22_f5
    SLICE_X94Y97.G1      net (fanout=1)        0.569   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request22
    SLICE_X94Y97.Y       Tilo                  0.616   ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_1
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
    SLICE_X103Y89.G4     net (fanout=5)        1.019   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
    SLICE_X103Y89.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpReqF/d0d1
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request77
    SLICE_X97Y85.F2      net (fanout=15)       0.661   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
    SLICE_X97Y85.X       Tilo                  0.562   ftop/gbe0/dcp_dcp_cpReqF_ENQ
                                                       ftop/gbe0/dcp_dcp_cpReqF_ENQ
    SLICE_X96Y54.G4      net (fanout=7)        1.157   ftop/gbe0/dcp_dcp_cpReqF_ENQ
    SLICE_X96Y54.Y       Tilo                  0.616   ftop/gbe0/dcp_dcp_cpReqF/N01
                                                       ftop/gbe0/dcp_dcp_cpReqF/d0h1
    SLICE_X101Y56.F2     net (fanout=59)       1.509   ftop/gbe0/dcp_dcp_cpReqF/d0h
    SLICE_X101Y56.X      Tilo                  0.562   ftop/gbe0/dcp_dcp_cpReqF/N88
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_or0000<22>_SW0
    SLICE_X100Y54.SR     net (fanout=1)        1.193   ftop/gbe0/dcp_dcp_cpReqF/N88
    SLICE_X100Y54.CLK    Tsrck                 0.433   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<22>
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_22
    -------------------------------------------------  ---------------------------
    Total                                     13.832ns (5.900ns logic, 7.932ns route)
                                                       (42.7% logic, 57.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.888ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_39 (FF)
  Destination:          ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_44 (FF)
  Requirement:          8.000ns
  Data Path Delay:      13.907ns (Levels of Logic = 8)
  Clock Path Skew:      0.019ns (0.412 - 0.393)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_39 to ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_44
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X100Y93.XQ     Tcko                  0.521   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<39>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_39
    SLICE_X96Y90.F1      net (fanout=6)        1.246   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<39>
    SLICE_X96Y90.X       Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d9178120
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d9178120
    SLICE_X97Y90.F4      net (fanout=1)        0.022   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d9178120
    SLICE_X97Y90.X       Tilo                  0.562   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d917
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d9178136
    SLICE_X94Y91.F1      net (fanout=5)        0.432   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d917
    SLICE_X94Y91.X       Tif5x                 0.853   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request22
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request221
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request22_f5
    SLICE_X94Y97.G1      net (fanout=1)        0.569   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request22
    SLICE_X94Y97.Y       Tilo                  0.616   ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_1
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
    SLICE_X103Y89.G4     net (fanout=5)        1.019   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
    SLICE_X103Y89.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpReqF/d0d1
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request77
    SLICE_X95Y99.G3      net (fanout=15)       1.023   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
    SLICE_X95Y99.Y       Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpRespF/d1di
                                                       ftop/gbe0/dcp_dcp_dcpRespF_ENQ1
    SLICE_X91Y111.G4     net (fanout=7)        1.427   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
    SLICE_X91Y111.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpRespF/N01
                                                       ftop/gbe0/dcp_dcp_dcpRespF/d0h1
    SLICE_X95Y107.G2     net (fanout=43)       0.843   ftop/gbe0/dcp_dcp_dcpRespF/d0h
    SLICE_X95Y107.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpRespF/N28
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_or0000<44>_SW0
    SLICE_X108Y92.SR     net (fanout=1)        1.496   ftop/gbe0/dcp_dcp_dcpRespF/N12
    SLICE_X108Y92.CLK    Tsrck                 0.433   ftop/gbe0/dcp_dcp_dcpRespF_D_OUT<44>
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_44
    -------------------------------------------------  ---------------------------
    Total                                     13.907ns (5.830ns logic, 8.077ns route)
                                                       (41.9% logic, 58.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.888ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_66 (FF)
  Destination:          ftop/gbe0/dcp_dcp_cpRespF/data0_reg_31 (FF)
  Requirement:          8.000ns
  Data Path Delay:      13.761ns (Levels of Logic = 8)
  Clock Path Skew:      -0.127ns (0.284 - 0.411)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_66 to ftop/gbe0/dcp_dcp_cpRespF/data0_reg_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y93.XQ     Tcko                  0.521   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<66>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_66
    SLICE_X96Y92.F4      net (fanout=4)        1.042   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<66>
    SLICE_X96Y92.X       Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d916853
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d916853
    SLICE_X96Y91.F4      net (fanout=1)        0.278   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d916853
    SLICE_X96Y91.X       Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d916
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d9168136
    SLICE_X94Y91.G1      net (fanout=3)        0.669   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d916
    SLICE_X94Y91.X       Tif5x                 0.853   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request22
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request222
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request22_f5
    SLICE_X94Y97.G1      net (fanout=1)        0.569   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request22
    SLICE_X94Y97.Y       Tilo                  0.616   ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_1
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
    SLICE_X103Y89.G4     net (fanout=5)        1.019   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
    SLICE_X103Y89.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpReqF/d0d1
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request77
    SLICE_X90Y97.G4      net (fanout=15)       0.895   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
    SLICE_X90Y97.Y       Tilo                  0.616   ftop/gbe0/dcp_dcp_cpRespF_FULL_N
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_cp_response1
    SLICE_X85Y98.G3      net (fanout=7)        0.864   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_cp_response
    SLICE_X85Y98.Y       Tilo                  0.561   ftop/gbe0/dcp_dcp_cpRespF/N2
                                                       ftop/gbe0/dcp_dcp_cpRespF/d0h1
    SLICE_X85Y101.G3     net (fanout=40)       1.313   ftop/gbe0/dcp_dcp_cpRespF/d0h
    SLICE_X85Y101.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_cpRespF/N60
                                                       ftop/gbe0/dcp_dcp_cpRespF/data0_reg_or0000<31>_SW0
    SLICE_X85Y102.SR     net (fanout=1)        1.188   ftop/gbe0/dcp_dcp_cpRespF/N30
    SLICE_X85Y102.CLK    Tsrck                 0.433   ftop/gbe0/dcp_dcp_cpRespF_D_OUT<31>
                                                       ftop/gbe0/dcp_dcp_cpRespF/data0_reg_31
    -------------------------------------------------  ---------------------------
    Total                                     13.761ns (5.924ns logic, 7.837ns route)
                                                       (43.0% logic, 57.0% route)

--------------------------------------------------------------------------------

Hold Paths: TS_GMIISYSCLK = PERIOD TIMEGRP "GMIISYSCLK" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack (hold path):      -4.435ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/Mram_fifoMem4.SLICEM_F (RAM)
  Destination:          ftop/gbe0/gmac/txRS_txF/dDoutReg_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.735ns (Levels of Logic = 0)
  Clock Path Skew:      6.170ns (6.938 - 0.768)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txRS_txF/Mram_fifoMem4.SLICEM_F to ftop/gbe0/gmac/txRS_txF/dDoutReg_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X100Y173.X     Tshcko                1.150   ftop/gbe0/gmac/txRS_txF/_varindex0000<3>
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem4.WE
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem4.SLICEM_F
    SLICE_X100Y189.BX    net (fanout=1)        0.483   ftop/gbe0/gmac/txRS_txF/_varindex0000<3>
    SLICE_X100Y189.CLK   Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/txRS_txF_dD_OUT<3>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_3
    -------------------------------------------------  ---------------------------
    Total                                      1.735ns (1.252ns logic, 0.483ns route)
                                                       (72.2% logic, 27.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      -4.096ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/Mram_fifoMem7.SLICEM_F (RAM)
  Destination:          ftop/gbe0/gmac/txRS_txF/dDoutReg_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.102ns (Levels of Logic = 0)
  Clock Path Skew:      6.198ns (6.924 - 0.726)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txRS_txF/Mram_fifoMem7.SLICEM_F to ftop/gbe0/gmac/txRS_txF/dDoutReg_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y179.X      Tshcko                1.150   ftop/gbe0/gmac/txRS_txF/_varindex0000<6>
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem7.WE
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem7.SLICEM_F
    SLICE_X99Y196.BY     net (fanout=1)        0.830   ftop/gbe0/gmac/txRS_txF/_varindex0000<6>
    SLICE_X99Y196.CLK    Tckdi       (-Th)    -0.122   ftop/gbe0/gmac/txRS_txF_dD_OUT<7>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_6
    -------------------------------------------------  ---------------------------
    Total                                      2.102ns (1.272ns logic, 0.830ns route)
                                                       (60.5% logic, 39.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      -4.092ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/Mram_fifoMem3.SLICEM_F (RAM)
  Destination:          ftop/gbe0/gmac/txRS_txF/dDoutReg_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.078ns (Levels of Logic = 0)
  Clock Path Skew:      6.170ns (6.938 - 0.768)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txRS_txF/Mram_fifoMem3.SLICEM_F to ftop/gbe0/gmac/txRS_txF/dDoutReg_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X100Y172.X     Tshcko                1.150   ftop/gbe0/gmac/txRS_txF/_varindex0000<2>
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem3.WE
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem3.SLICEM_F
    SLICE_X100Y189.BY    net (fanout=1)        0.791   ftop/gbe0/gmac/txRS_txF/_varindex0000<2>
    SLICE_X100Y189.CLK   Tckdi       (-Th)    -0.137   ftop/gbe0/gmac/txRS_txF_dD_OUT<3>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_2
    -------------------------------------------------  ---------------------------
    Total                                      2.078ns (1.287ns logic, 0.791ns route)
                                                       (61.9% logic, 38.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      -3.925ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/Mram_fifoMem10.SLICEM_F (RAM)
  Destination:          ftop/gbe0/gmac/txRS_txF/dDoutReg_9 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.264ns (Levels of Logic = 0)
  Clock Path Skew:      6.189ns (6.905 - 0.716)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txRS_txF/Mram_fifoMem10.SLICEM_F to ftop/gbe0/gmac/txRS_txF/dDoutReg_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X96Y178.X      Tshcko                1.150   ftop/gbe0/gmac/txRS_txF/_varindex0000<9>
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem10.WE
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem10.SLICEM_F
    SLICE_X96Y196.BX     net (fanout=1)        1.012   ftop/gbe0/gmac/txRS_txF/_varindex0000<9>
    SLICE_X96Y196.CLK    Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/txRS_txF_dD_OUT<9>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_9
    -------------------------------------------------  ---------------------------
    Total                                      2.264ns (1.252ns logic, 1.012ns route)
                                                       (55.3% logic, 44.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      -3.909ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/Mram_fifoMem8.SLICEM_F (RAM)
  Destination:          ftop/gbe0/gmac/txRS_txF/dDoutReg_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.283ns (Levels of Logic = 0)
  Clock Path Skew:      6.192ns (6.924 - 0.732)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txRS_txF/Mram_fifoMem8.SLICEM_F to ftop/gbe0/gmac/txRS_txF/dDoutReg_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y177.X      Tshcko                1.150   ftop/gbe0/gmac/txRS_txF/_varindex0000<7>
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem8.WE
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem8.SLICEM_F
    SLICE_X99Y196.BX     net (fanout=1)        1.071   ftop/gbe0/gmac/txRS_txF/_varindex0000<7>
    SLICE_X99Y196.CLK    Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/txRS_txF_dD_OUT<7>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_7
    -------------------------------------------------  ---------------------------
    Total                                      2.283ns (1.212ns logic, 1.071ns route)
                                                       (53.1% logic, 46.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      -0.987ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/Mram_fifoMem2.SLICEM_F (RAM)
  Destination:          ftop/gbe0/gmac/txRS_txF/dDoutReg_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      5.187ns (Levels of Logic = 0)
  Clock Path Skew:      6.174ns (6.938 - 0.764)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txRS_txF/Mram_fifoMem2.SLICEM_F to ftop/gbe0/gmac/txRS_txF/dDoutReg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X100Y175.X     Tshcko                1.150   ftop/gbe0/gmac/txRS_txF/_varindex0000<1>
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem2.WE
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem2.SLICEM_F
    SLICE_X101Y189.BX    net (fanout=1)        3.975   ftop/gbe0/gmac/txRS_txF/_varindex0000<1>
    SLICE_X101Y189.CLK   Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/txRS_txF_dD_OUT<1>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_1
    -------------------------------------------------  ---------------------------
    Total                                      5.187ns (1.212ns logic, 3.975ns route)
                                                       (23.4% logic, 76.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      -0.960ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/Mram_fifoMem5.SLICEM_F (RAM)
  Destination:          ftop/gbe0/gmac/txRS_txF/dDoutReg_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      5.241ns (Levels of Logic = 0)
  Clock Path Skew:      6.201ns (6.938 - 0.737)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txRS_txF/Mram_fifoMem5.SLICEM_F to ftop/gbe0/gmac/txRS_txF/dDoutReg_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y174.X      Tshcko                1.150   ftop/gbe0/gmac/txRS_txF/_varindex0000<4>
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem5.WE
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem5.SLICEM_F
    SLICE_X101Y197.BY    net (fanout=1)        3.969   ftop/gbe0/gmac/txRS_txF/_varindex0000<4>
    SLICE_X101Y197.CLK   Tckdi       (-Th)    -0.122   ftop/gbe0/gmac/txRS_txF_dD_OUT<5>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_4
    -------------------------------------------------  ---------------------------
    Total                                      5.241ns (1.272ns logic, 3.969ns route)
                                                       (24.3% logic, 75.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      -0.951ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/Mram_fifoMem6.SLICEM_F (RAM)
  Destination:          ftop/gbe0/gmac/txRS_txF/dDoutReg_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      5.250ns (Levels of Logic = 0)
  Clock Path Skew:      6.201ns (6.938 - 0.737)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txRS_txF/Mram_fifoMem6.SLICEM_F to ftop/gbe0/gmac/txRS_txF/dDoutReg_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y175.X      Tshcko                1.150   ftop/gbe0/gmac/txRS_txF/_varindex0000<5>
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem6.WE
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem6.SLICEM_F
    SLICE_X101Y197.BX    net (fanout=1)        4.038   ftop/gbe0/gmac/txRS_txF/_varindex0000<5>
    SLICE_X101Y197.CLK   Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/txRS_txF_dD_OUT<5>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_5
    -------------------------------------------------  ---------------------------
    Total                                      5.250ns (1.212ns logic, 4.038ns route)
                                                       (23.1% logic, 76.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      -0.817ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/Mram_fifoMem1.SLICEM_F (RAM)
  Destination:          ftop/gbe0/gmac/txRS_txF/dDoutReg_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      5.372ns (Levels of Logic = 0)
  Clock Path Skew:      6.189ns (6.938 - 0.749)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txRS_txF/Mram_fifoMem1.SLICEM_F to ftop/gbe0/gmac/txRS_txF/dDoutReg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X100Y178.X     Tshcko                1.150   ftop/gbe0/gmac/txRS_txF/_varindex0000<0>
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem1.WE
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem1.SLICEM_F
    SLICE_X101Y189.BY    net (fanout=1)        4.100   ftop/gbe0/gmac/txRS_txF/_varindex0000<0>
    SLICE_X101Y189.CLK   Tckdi       (-Th)    -0.122   ftop/gbe0/gmac/txRS_txF_dD_OUT<1>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_0
    -------------------------------------------------  ---------------------------
    Total                                      5.372ns (1.272ns logic, 4.100ns route)
                                                       (23.7% logic, 76.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      -0.801ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/Mram_fifoMem9.SLICEM_F (RAM)
  Destination:          ftop/gbe0/gmac/txRS_txF/dDoutReg_8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      5.382ns (Levels of Logic = 0)
  Clock Path Skew:      6.183ns (6.905 - 0.722)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txRS_txF/Mram_fifoMem9.SLICEM_F to ftop/gbe0/gmac/txRS_txF/dDoutReg_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X96Y176.X      Tshcko                1.150   ftop/gbe0/gmac/txRS_txF/_varindex0000<8>
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem9.WE
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem9.SLICEM_F
    SLICE_X96Y196.BY     net (fanout=1)        4.095   ftop/gbe0/gmac/txRS_txF/_varindex0000<8>
    SLICE_X96Y196.CLK    Tckdi       (-Th)    -0.137   ftop/gbe0/gmac/txRS_txF_dD_OUT<9>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_8
    -------------------------------------------------  ---------------------------
    Total                                      5.382ns (1.287ns logic, 4.095ns route)
                                                       (23.9% logic, 76.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.529ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/rxDCPMesg_25 (FF)
  Destination:          ftop/gbe0/Mshreg_rxDCPMesg_41 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.577ns (Levels of Logic = 1)
  Clock Path Skew:      0.048ns (0.552 - 0.504)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/rxDCPMesg_25 to ftop/gbe0/Mshreg_rxDCPMesg_41
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y100.XQ    Tcko                  0.417   ftop/gbe0/rxDCPMesg<25>
                                                       ftop/gbe0/rxDCPMesg_25
    SLICE_X108Y101.BX    net (fanout=2)        0.312   ftop/gbe0/rxDCPMesg<25>
    SLICE_X108Y101.CLK   Tdh         (-Th)     0.152   ftop/gbe0/rxDCPMesg<41>
                                                       ftop/gbe0/Mshreg_rxDCPMesg_41
    -------------------------------------------------  ---------------------------
    Total                                      0.577ns (0.265ns logic, 0.312ns route)
                                                       (45.9% logic, 54.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.540ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/dcp_dcp_cpReqF/data0_reg_21 (FF)
  Destination:          ftop/gbe0/dcp_cpReqAF/Mram_fifoMem22.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.607ns (Levels of Logic = 1)
  Clock Path Skew:      0.067ns (0.381 - 0.314)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/dcp_dcp_cpReqF/data0_reg_21 to ftop/gbe0/dcp_cpReqAF/Mram_fifoMem22.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y57.YQ     Tcko                  0.419   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<21>
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_21
    SLICE_X102Y59.BY     net (fanout=2)        0.318   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<21>
    SLICE_X102Y59.CLK    Tdh         (-Th)     0.130   ftop/gbe0/dcp_cpReqAF/_varindex0000<21>
                                                       ftop/gbe0/dcp_cpReqAF/Mram_fifoMem22.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.607ns (0.289ns logic, 0.318ns route)
                                                       (47.6% logic, 52.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.541ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/dcp_dcp_cpReqF/data0_reg_21 (FF)
  Destination:          ftop/gbe0/dcp_cpReqAF/Mram_fifoMem22.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.608ns (Levels of Logic = 1)
  Clock Path Skew:      0.067ns (0.381 - 0.314)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/dcp_dcp_cpReqF/data0_reg_21 to ftop/gbe0/dcp_cpReqAF/Mram_fifoMem22.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y57.YQ     Tcko                  0.419   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<21>
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_21
    SLICE_X102Y59.BY     net (fanout=2)        0.318   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<21>
    SLICE_X102Y59.CLK    Tdh         (-Th)     0.129   ftop/gbe0/dcp_cpReqAF/_varindex0000<21>
                                                       ftop/gbe0/dcp_cpReqAF/Mram_fifoMem22.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.608ns (0.290ns logic, 0.318ns route)
                                                       (47.7% logic, 52.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.595ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/dcp_dcp_cpReqF/data0_reg_2 (FF)
  Destination:          ftop/gbe0/dcp_cpReqAF/Mram_fifoMem3.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.607ns (Levels of Logic = 1)
  Clock Path Skew:      0.012ns (0.018 - 0.006)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/dcp_dcp_cpReqF/data0_reg_2 to ftop/gbe0/dcp_cpReqAF/Mram_fifoMem3.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X93Y57.YQ      Tcko                  0.419   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<2>
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_2
    SLICE_X92Y58.BY      net (fanout=2)        0.318   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<2>
    SLICE_X92Y58.CLK     Tdh         (-Th)     0.130   ftop/gbe0/dcp_cpReqAF/_varindex0000<2>
                                                       ftop/gbe0/dcp_cpReqAF/Mram_fifoMem3.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.607ns (0.289ns logic, 0.318ns route)
                                                       (47.6% logic, 52.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.596ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/dcp_dcp_cpReqF/data0_reg_2 (FF)
  Destination:          ftop/gbe0/dcp_cpReqAF/Mram_fifoMem3.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.608ns (Levels of Logic = 1)
  Clock Path Skew:      0.012ns (0.018 - 0.006)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/dcp_dcp_cpReqF/data0_reg_2 to ftop/gbe0/dcp_cpReqAF/Mram_fifoMem3.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X93Y57.YQ      Tcko                  0.419   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<2>
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_2
    SLICE_X92Y58.BY      net (fanout=2)        0.318   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<2>
    SLICE_X92Y58.CLK     Tdh         (-Th)     0.129   ftop/gbe0/dcp_cpReqAF/_varindex0000<2>
                                                       ftop/gbe0/dcp_cpReqAF/Mram_fifoMem3.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.608ns (0.290ns logic, 0.318ns route)
                                                       (47.7% logic, 52.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.658ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/dcp_dcp_cpReqF/data0_reg_30 (FF)
  Destination:          ftop/gbe0/dcp_cpReqAF/Mram_fifoMem31.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.692ns (Levels of Logic = 1)
  Clock Path Skew:      0.034ns (0.325 - 0.291)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/dcp_dcp_cpReqF/data0_reg_30 to ftop/gbe0/dcp_cpReqAF/Mram_fifoMem31.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X96Y51.YQ      Tcko                  0.477   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<30>
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_30
    SLICE_X94Y51.BY      net (fanout=2)        0.345   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<30>
    SLICE_X94Y51.CLK     Tdh         (-Th)     0.130   ftop/gbe0/dcp_cpReqAF/_varindex0000<30>
                                                       ftop/gbe0/dcp_cpReqAF/Mram_fifoMem31.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.692ns (0.347ns logic, 0.345ns route)
                                                       (50.1% logic, 49.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.659ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/dcp_dcp_cpReqF/data0_reg_30 (FF)
  Destination:          ftop/gbe0/dcp_cpReqAF/Mram_fifoMem31.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.693ns (Levels of Logic = 1)
  Clock Path Skew:      0.034ns (0.325 - 0.291)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/dcp_dcp_cpReqF/data0_reg_30 to ftop/gbe0/dcp_cpReqAF/Mram_fifoMem31.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X96Y51.YQ      Tcko                  0.477   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<30>
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_30
    SLICE_X94Y51.BY      net (fanout=2)        0.345   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<30>
    SLICE_X94Y51.CLK     Tdh         (-Th)     0.129   ftop/gbe0/dcp_cpReqAF/_varindex0000<30>
                                                       ftop/gbe0/dcp_cpReqAF/Mram_fifoMem31.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.693ns (0.348ns logic, 0.345ns route)
                                                       (50.2% logic, 49.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.671ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/dcp_cpRespAF/dDoutReg_13 (FF)
  Destination:          ftop/gbe0/dcp_dcp_cpRespF/data1_reg_13 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.774ns (Levels of Logic = 0)
  Clock Path Skew:      0.103ns (0.355 - 0.252)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/dcp_cpRespAF/dDoutReg_13 to ftop/gbe0/dcp_dcp_cpRespF/data1_reg_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X79Y99.XQ      Tcko                  0.396   ftop/gbe0/dcp_cpRespAF_dD_OUT<13>
                                                       ftop/gbe0/dcp_cpRespAF/dDoutReg_13
    SLICE_X81Y99.BX      net (fanout=2)        0.316   ftop/gbe0/dcp_cpRespAF_dD_OUT<13>
    SLICE_X81Y99.CLK     Tckdi       (-Th)    -0.062   ftop/gbe0/dcp_dcp_cpRespF/data1_reg<13>
                                                       ftop/gbe0/dcp_dcp_cpRespF/data1_reg_13
    -------------------------------------------------  ---------------------------
    Total                                      0.774ns (0.458ns logic, 0.316ns route)
                                                       (59.2% logic, 40.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.704ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/dSyncReg1_3 (FF)
  Destination:          ftop/gbe0/gmac/txRS_txF/dEnqPtr_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.766ns (Levels of Logic = 0)
  Clock Path Skew:      0.062ns (0.320 - 0.258)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txRS_txF/dSyncReg1_3 to ftop/gbe0/gmac/txRS_txF/dEnqPtr_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X94Y182.XQ     Tcko                  0.417   ftop/gbe0/gmac/txRS_txF/dSyncReg1<3>
                                                       ftop/gbe0/gmac/txRS_txF/dSyncReg1_3
    SLICE_X97Y182.BX     net (fanout=1)        0.287   ftop/gbe0/gmac/txRS_txF/dSyncReg1<3>
    SLICE_X97Y182.CLK    Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/txRS_txF/dEnqPtr<3>
                                                       ftop/gbe0/gmac/txRS_txF/dEnqPtr_3
    -------------------------------------------------  ---------------------------
    Total                                      0.766ns (0.479ns logic, 0.287ns route)
                                                       (62.5% logic, 37.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.715ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/rxDCPMesg_11 (FF)
  Destination:          ftop/gbe0/rxDCPMesg_19 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.827ns (Levels of Logic = 0)
  Clock Path Skew:      0.112ns (0.563 - 0.451)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/rxDCPMesg_11 to ftop/gbe0/rxDCPMesg_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X109Y97.XQ     Tcko                  0.396   ftop/gbe0/rxDCPMesg<11>
                                                       ftop/gbe0/rxDCPMesg_11
    SLICE_X110Y96.BX     net (fanout=3)        0.329   ftop/gbe0/rxDCPMesg<11>
    SLICE_X110Y96.CLK    Tckdi       (-Th)    -0.102   ftop/gbe0/rxDCPMesg<19>
                                                       ftop/gbe0/rxDCPMesg_19
    -------------------------------------------------  ---------------------------
    Total                                      0.827ns (0.498ns logic, 0.329ns route)
                                                       (60.2% logic, 39.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_GMIISYSCLK = PERIOD TIMEGRP "GMIISYSCLK" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/dEnqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/dEnqPtr_1/SR
  Location pin: SLICE_X104Y150.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/dEnqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/dEnqPtr_1/SR
  Location pin: SLICE_X104Y150.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/dEnqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/dEnqPtr_0/SR
  Location pin: SLICE_X104Y150.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/dEnqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/dEnqPtr_0/SR
  Location pin: SLICE_X104Y150.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/edp_dgdpRespAF/dGDeqPtr1<3>/SR
  Logical resource: ftop/gbe0/edp_dgdpRespAF/dGDeqPtr1_3/SR
  Location pin: SLICE_X72Y193.SR
  Clock network: ftop/sys0Rst
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/edp_dgdpRespAF/dGDeqPtr1<3>/SR
  Logical resource: ftop/gbe0/edp_dgdpRespAF/dGDeqPtr1_3/SR
  Location pin: SLICE_X72Y193.SR
  Clock network: ftop/sys0Rst
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/edp_dgdpRespAF/dGDeqPtr1<3>/SR
  Logical resource: ftop/gbe0/edp_dgdpRespAF/dGDeqPtr1_2/SR
  Location pin: SLICE_X72Y193.SR
  Clock network: ftop/sys0Rst
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/edp_dgdpRespAF/dGDeqPtr1<3>/SR
  Logical resource: ftop/gbe0/edp_dgdpRespAF/dGDeqPtr1_2/SR
  Location pin: SLICE_X72Y193.SR
  Clock network: ftop/sys0Rst
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txRS_txF/dEnqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/txRS_txF/dEnqPtr_1/SR
  Location pin: SLICE_X96Y182.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txRS_txF/dEnqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/txRS_txF/dEnqPtr_1/SR
  Location pin: SLICE_X96Y182.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txRS_txF/dEnqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/txRS_txF/dEnqPtr_0/SR
  Location pin: SLICE_X96Y182.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txRS_txF/dEnqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/txRS_txF/dEnqPtr_0/SR
  Location pin: SLICE_X96Y182.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/dcp_cpReqAF_sFULL_N/SR
  Logical resource: ftop/gbe0/dcp_cpReqAF/sNotFullReg/SR
  Location pin: SLICE_X104Y55.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/dcp_cpReqAF_sFULL_N/SR
  Logical resource: ftop/gbe0/dcp_cpReqAF/sNotFullReg/SR
  Location pin: SLICE_X104Y55.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/dcp_cpRespAF/dGDeqPtr<1>/SR
  Logical resource: ftop/gbe0/dcp_cpRespAF/dGDeqPtr_1/SR
  Location pin: SLICE_X76Y88.SR
  Clock network: ftop/sys0Rst
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/dcp_cpRespAF/dGDeqPtr<1>/SR
  Logical resource: ftop/gbe0/dcp_cpRespAF/dGDeqPtr_1/SR
  Location pin: SLICE_X76Y88.SR
  Clock network: ftop/sys0Rst
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/dcp_cpRespAF/dGDeqPtr<1>/SR
  Logical resource: ftop/gbe0/dcp_cpRespAF/dGDeqPtr_0/SR
  Location pin: SLICE_X76Y88.SR
  Clock network: ftop/sys0Rst
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/dcp_cpRespAF/dGDeqPtr<1>/SR
  Logical resource: ftop/gbe0/dcp_cpRespAF/dGDeqPtr_0/SR
  Location pin: SLICE_X76Y88.SR
  Clock network: ftop/sys0Rst
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/dcp_cpRespAF/dGDeqPtr<3>/SR
  Logical resource: ftop/gbe0/dcp_cpRespAF/dGDeqPtr_3/SR
  Location pin: SLICE_X76Y90.SR
  Clock network: ftop/sys0Rst
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/dcp_cpRespAF/dGDeqPtr<3>/SR
  Logical resource: ftop/gbe0/dcp_cpRespAF/dGDeqPtr_3/SR
  Location pin: SLICE_X76Y90.SR
  Clock network: ftop/sys0Rst
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_GMIIRXCLK = PERIOD TIMEGRP "GMIIRXCLK" 8 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2522 paths analyzed, 488 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.559ns.
--------------------------------------------------------------------------------
Slack (setup path):     1.441ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxDVD (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem3.SLICEM_F (RAM)
  Requirement:          8.000ns
  Data Path Delay:      6.382ns (Levels of Logic = 5)
  Clock Path Skew:      -0.177ns (0.643 - 0.820)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxDVD to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem3.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X109Y168.YQ    Tcko                  0.524   ftop/gbe0/gmac/rxRS_rxDVD
                                                       ftop/gbe0/gmac/rxRS_rxDVD
    SLICE_X98Y169.F2     net (fanout=3)        0.841   ftop/gbe0/gmac/rxRS_rxDVD
    SLICE_X98Y169.X      Tilo                  0.601   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X102Y168.F2    net (fanout=1)        0.288   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X102Y168.X     Tilo                  0.601   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X106Y157.G3    net (fanout=4)        0.561   ftop/gbe0/gmac/N31
    SLICE_X106Y157.Y     Tilo                  0.616   ftop/gbe0/gmac/rxRS_rxF_sD_IN<7>
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_12
    SLICE_X106Y150.F3    net (fanout=9)        1.001   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1
    SLICE_X106Y150.X     Tilo                  0.601   ftop/gbe0/gmac/rxRS_rxF_sD_IN<2>
                                                       ftop/gbe0/gmac/rxRS_rxF_sD_IN<2>1
    SLICE_X110Y143.BY    net (fanout=1)        0.823   ftop/gbe0/gmac/rxRS_rxF_sD_IN<2>
    SLICE_X110Y143.CLK   Tds                  -0.075   ftop/gbe0/gmac/rxRS_rxF/_varindex0000<2>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem3.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      6.382ns (2.868ns logic, 3.514ns route)
                                                       (44.9% logic, 55.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.442ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxDVD (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem3.SLICEM_G (RAM)
  Requirement:          8.000ns
  Data Path Delay:      6.381ns (Levels of Logic = 5)
  Clock Path Skew:      -0.177ns (0.643 - 0.820)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxDVD to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem3.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X109Y168.YQ    Tcko                  0.524   ftop/gbe0/gmac/rxRS_rxDVD
                                                       ftop/gbe0/gmac/rxRS_rxDVD
    SLICE_X98Y169.F2     net (fanout=3)        0.841   ftop/gbe0/gmac/rxRS_rxDVD
    SLICE_X98Y169.X      Tilo                  0.601   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X102Y168.F2    net (fanout=1)        0.288   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X102Y168.X     Tilo                  0.601   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X106Y157.G3    net (fanout=4)        0.561   ftop/gbe0/gmac/N31
    SLICE_X106Y157.Y     Tilo                  0.616   ftop/gbe0/gmac/rxRS_rxF_sD_IN<7>
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_12
    SLICE_X106Y150.F3    net (fanout=9)        1.001   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1
    SLICE_X106Y150.X     Tilo                  0.601   ftop/gbe0/gmac/rxRS_rxF_sD_IN<2>
                                                       ftop/gbe0/gmac/rxRS_rxF_sD_IN<2>1
    SLICE_X110Y143.BY    net (fanout=1)        0.823   ftop/gbe0/gmac/rxRS_rxF_sD_IN<2>
    SLICE_X110Y143.CLK   Tds                  -0.076   ftop/gbe0/gmac/rxRS_rxF/_varindex0000<2>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem3.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      6.381ns (2.867ns logic, 3.514ns route)
                                                       (44.9% logic, 55.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.449ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem3.SLICEM_F (RAM)
  Requirement:          8.000ns
  Data Path Delay:      6.543ns (Levels of Logic = 5)
  Clock Path Skew:      -0.008ns (0.643 - 0.651)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem3.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X97Y175.YQ     Tcko                  0.524   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X102Y168.G1    net (fanout=20)       1.240   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X102Y168.Y     Tilo                  0.616   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120_SW0
    SLICE_X102Y168.F4    net (fanout=1)        0.035   ftop/gbe0/gmac/N161
    SLICE_X102Y168.X     Tilo                  0.601   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X106Y157.G3    net (fanout=4)        0.561   ftop/gbe0/gmac/N31
    SLICE_X106Y157.Y     Tilo                  0.616   ftop/gbe0/gmac/rxRS_rxF_sD_IN<7>
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_12
    SLICE_X106Y150.F3    net (fanout=9)        1.001   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1
    SLICE_X106Y150.X     Tilo                  0.601   ftop/gbe0/gmac/rxRS_rxF_sD_IN<2>
                                                       ftop/gbe0/gmac/rxRS_rxF_sD_IN<2>1
    SLICE_X110Y143.BY    net (fanout=1)        0.823   ftop/gbe0/gmac/rxRS_rxF_sD_IN<2>
    SLICE_X110Y143.CLK   Tds                  -0.075   ftop/gbe0/gmac/rxRS_rxF/_varindex0000<2>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem3.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      6.543ns (2.883ns logic, 3.660ns route)
                                                       (44.1% logic, 55.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.450ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem3.SLICEM_G (RAM)
  Requirement:          8.000ns
  Data Path Delay:      6.542ns (Levels of Logic = 5)
  Clock Path Skew:      -0.008ns (0.643 - 0.651)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem3.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X97Y175.YQ     Tcko                  0.524   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X102Y168.G1    net (fanout=20)       1.240   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X102Y168.Y     Tilo                  0.616   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120_SW0
    SLICE_X102Y168.F4    net (fanout=1)        0.035   ftop/gbe0/gmac/N161
    SLICE_X102Y168.X     Tilo                  0.601   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X106Y157.G3    net (fanout=4)        0.561   ftop/gbe0/gmac/N31
    SLICE_X106Y157.Y     Tilo                  0.616   ftop/gbe0/gmac/rxRS_rxF_sD_IN<7>
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_12
    SLICE_X106Y150.F3    net (fanout=9)        1.001   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1
    SLICE_X106Y150.X     Tilo                  0.601   ftop/gbe0/gmac/rxRS_rxF_sD_IN<2>
                                                       ftop/gbe0/gmac/rxRS_rxF_sD_IN<2>1
    SLICE_X110Y143.BY    net (fanout=1)        0.823   ftop/gbe0/gmac/rxRS_rxF_sD_IN<2>
    SLICE_X110Y143.CLK   Tds                  -0.076   ftop/gbe0/gmac/rxRS_rxF/_varindex0000<2>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem3.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      6.542ns (2.882ns logic, 3.660ns route)
                                                       (44.1% logic, 55.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.458ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxAPipe_3 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem3.SLICEM_F (RAM)
  Requirement:          8.000ns
  Data Path Delay:      6.506ns (Levels of Logic = 5)
  Clock Path Skew:      -0.036ns (0.643 - 0.679)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxAPipe_3 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem3.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y168.XQ     Tcko                  0.521   ftop/gbe0/gmac/rxRS_rxAPipe<3>
                                                       ftop/gbe0/gmac/rxRS_rxAPipe_3
    SLICE_X102Y168.G4    net (fanout=4)        1.206   ftop/gbe0/gmac/rxRS_rxAPipe<3>
    SLICE_X102Y168.Y     Tilo                  0.616   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120_SW0
    SLICE_X102Y168.F4    net (fanout=1)        0.035   ftop/gbe0/gmac/N161
    SLICE_X102Y168.X     Tilo                  0.601   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X106Y157.G3    net (fanout=4)        0.561   ftop/gbe0/gmac/N31
    SLICE_X106Y157.Y     Tilo                  0.616   ftop/gbe0/gmac/rxRS_rxF_sD_IN<7>
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_12
    SLICE_X106Y150.F3    net (fanout=9)        1.001   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1
    SLICE_X106Y150.X     Tilo                  0.601   ftop/gbe0/gmac/rxRS_rxF_sD_IN<2>
                                                       ftop/gbe0/gmac/rxRS_rxF_sD_IN<2>1
    SLICE_X110Y143.BY    net (fanout=1)        0.823   ftop/gbe0/gmac/rxRS_rxF_sD_IN<2>
    SLICE_X110Y143.CLK   Tds                  -0.075   ftop/gbe0/gmac/rxRS_rxF/_varindex0000<2>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem3.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      6.506ns (2.880ns logic, 3.626ns route)
                                                       (44.3% logic, 55.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.459ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxAPipe_3 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem3.SLICEM_G (RAM)
  Requirement:          8.000ns
  Data Path Delay:      6.505ns (Levels of Logic = 5)
  Clock Path Skew:      -0.036ns (0.643 - 0.679)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxAPipe_3 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem3.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y168.XQ     Tcko                  0.521   ftop/gbe0/gmac/rxRS_rxAPipe<3>
                                                       ftop/gbe0/gmac/rxRS_rxAPipe_3
    SLICE_X102Y168.G4    net (fanout=4)        1.206   ftop/gbe0/gmac/rxRS_rxAPipe<3>
    SLICE_X102Y168.Y     Tilo                  0.616   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120_SW0
    SLICE_X102Y168.F4    net (fanout=1)        0.035   ftop/gbe0/gmac/N161
    SLICE_X102Y168.X     Tilo                  0.601   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X106Y157.G3    net (fanout=4)        0.561   ftop/gbe0/gmac/N31
    SLICE_X106Y157.Y     Tilo                  0.616   ftop/gbe0/gmac/rxRS_rxF_sD_IN<7>
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_12
    SLICE_X106Y150.F3    net (fanout=9)        1.001   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1
    SLICE_X106Y150.X     Tilo                  0.601   ftop/gbe0/gmac/rxRS_rxF_sD_IN<2>
                                                       ftop/gbe0/gmac/rxRS_rxF_sD_IN<2>1
    SLICE_X110Y143.BY    net (fanout=1)        0.823   ftop/gbe0/gmac/rxRS_rxF_sD_IN<2>
    SLICE_X110Y143.CLK   Tds                  -0.076   ftop/gbe0/gmac/rxRS_rxF/_varindex0000<2>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem3.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      6.505ns (2.879ns logic, 3.626ns route)
                                                       (44.3% logic, 55.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.527ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxDVD (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_28 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.355ns (Levels of Logic = 4)
  Clock Path Skew:      -0.118ns (0.381 - 0.499)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxDVD to ftop/gbe0/gmac/rxRS_crc/rRemainder_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X109Y168.YQ    Tcko                  0.524   ftop/gbe0/gmac/rxRS_rxDVD
                                                       ftop/gbe0/gmac/rxRS_rxDVD
    SLICE_X98Y169.F2     net (fanout=3)        0.841   ftop/gbe0/gmac/rxRS_rxDVD
    SLICE_X98Y169.X      Tilo                  0.601   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X102Y168.F2    net (fanout=1)        0.288   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X102Y168.X     Tilo                  0.601   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X102Y172.G1    net (fanout=4)        0.338   ftop/gbe0/gmac/N31
    SLICE_X102Y172.Y     Tilo                  0.616   ftop/gbe0/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X102Y169.G2    net (fanout=34)       0.399   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X102Y169.Y     Tilo                  0.616   ftop/gbe0/gmac/N20
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X106Y175.CE    net (fanout=18)       1.376   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
    SLICE_X106Y175.CLK   Tceck                 0.155   ftop/gbe0/gmac/rxRS_crc/rRemainder<29>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_28
    -------------------------------------------------  ---------------------------
    Total                                      6.355ns (3.113ns logic, 3.242ns route)
                                                       (49.0% logic, 51.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.527ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxDVD (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_29 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.355ns (Levels of Logic = 4)
  Clock Path Skew:      -0.118ns (0.381 - 0.499)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxDVD to ftop/gbe0/gmac/rxRS_crc/rRemainder_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X109Y168.YQ    Tcko                  0.524   ftop/gbe0/gmac/rxRS_rxDVD
                                                       ftop/gbe0/gmac/rxRS_rxDVD
    SLICE_X98Y169.F2     net (fanout=3)        0.841   ftop/gbe0/gmac/rxRS_rxDVD
    SLICE_X98Y169.X      Tilo                  0.601   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X102Y168.F2    net (fanout=1)        0.288   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X102Y168.X     Tilo                  0.601   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X102Y172.G1    net (fanout=4)        0.338   ftop/gbe0/gmac/N31
    SLICE_X102Y172.Y     Tilo                  0.616   ftop/gbe0/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X102Y169.G2    net (fanout=34)       0.399   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X102Y169.Y     Tilo                  0.616   ftop/gbe0/gmac/N20
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X106Y175.CE    net (fanout=18)       1.376   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
    SLICE_X106Y175.CLK   Tceck                 0.155   ftop/gbe0/gmac/rxRS_crc/rRemainder<29>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_29
    -------------------------------------------------  ---------------------------
    Total                                      6.355ns (3.113ns logic, 3.242ns route)
                                                       (49.0% logic, 51.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.527ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxDVD (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_22 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.355ns (Levels of Logic = 4)
  Clock Path Skew:      -0.118ns (0.381 - 0.499)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxDVD to ftop/gbe0/gmac/rxRS_crc/rRemainder_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X109Y168.YQ    Tcko                  0.524   ftop/gbe0/gmac/rxRS_rxDVD
                                                       ftop/gbe0/gmac/rxRS_rxDVD
    SLICE_X98Y169.F2     net (fanout=3)        0.841   ftop/gbe0/gmac/rxRS_rxDVD
    SLICE_X98Y169.X      Tilo                  0.601   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X102Y168.F2    net (fanout=1)        0.288   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X102Y168.X     Tilo                  0.601   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X102Y172.G1    net (fanout=4)        0.338   ftop/gbe0/gmac/N31
    SLICE_X102Y172.Y     Tilo                  0.616   ftop/gbe0/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X102Y169.G2    net (fanout=34)       0.399   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X102Y169.Y     Tilo                  0.616   ftop/gbe0/gmac/N20
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X106Y174.CE    net (fanout=18)       1.376   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
    SLICE_X106Y174.CLK   Tceck                 0.155   ftop/gbe0/gmac/rxRS_crc/rRemainder<22>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_22
    -------------------------------------------------  ---------------------------
    Total                                      6.355ns (3.113ns logic, 3.242ns route)
                                                       (49.0% logic, 51.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.533ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxDVD (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_14 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.354ns (Levels of Logic = 4)
  Clock Path Skew:      -0.113ns (0.386 - 0.499)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxDVD to ftop/gbe0/gmac/rxRS_crc/rRemainder_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X109Y168.YQ    Tcko                  0.524   ftop/gbe0/gmac/rxRS_rxDVD
                                                       ftop/gbe0/gmac/rxRS_rxDVD
    SLICE_X98Y169.F2     net (fanout=3)        0.841   ftop/gbe0/gmac/rxRS_rxDVD
    SLICE_X98Y169.X      Tilo                  0.601   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X102Y168.F2    net (fanout=1)        0.288   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X102Y168.X     Tilo                  0.601   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X102Y172.G1    net (fanout=4)        0.338   ftop/gbe0/gmac/N31
    SLICE_X102Y172.Y     Tilo                  0.616   ftop/gbe0/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X102Y169.G2    net (fanout=34)       0.399   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X102Y169.Y     Tilo                  0.616   ftop/gbe0/gmac/N20
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X104Y175.CE    net (fanout=18)       1.375   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
    SLICE_X104Y175.CLK   Tceck                 0.155   ftop/gbe0/gmac/rxRS_crc/rRemainder<15>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_14
    -------------------------------------------------  ---------------------------
    Total                                      6.354ns (3.113ns logic, 3.241ns route)
                                                       (49.0% logic, 51.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.533ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxDVD (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_15 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.354ns (Levels of Logic = 4)
  Clock Path Skew:      -0.113ns (0.386 - 0.499)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxDVD to ftop/gbe0/gmac/rxRS_crc/rRemainder_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X109Y168.YQ    Tcko                  0.524   ftop/gbe0/gmac/rxRS_rxDVD
                                                       ftop/gbe0/gmac/rxRS_rxDVD
    SLICE_X98Y169.F2     net (fanout=3)        0.841   ftop/gbe0/gmac/rxRS_rxDVD
    SLICE_X98Y169.X      Tilo                  0.601   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X102Y168.F2    net (fanout=1)        0.288   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X102Y168.X     Tilo                  0.601   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X102Y172.G1    net (fanout=4)        0.338   ftop/gbe0/gmac/N31
    SLICE_X102Y172.Y     Tilo                  0.616   ftop/gbe0/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X102Y169.G2    net (fanout=34)       0.399   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X102Y169.Y     Tilo                  0.616   ftop/gbe0/gmac/N20
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X104Y175.CE    net (fanout=18)       1.375   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
    SLICE_X104Y175.CLK   Tceck                 0.155   ftop/gbe0/gmac/rxRS_crc/rRemainder<15>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_15
    -------------------------------------------------  ---------------------------
    Total                                      6.354ns (3.113ns logic, 3.241ns route)
                                                       (49.0% logic, 51.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.533ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxDVD (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_19 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.354ns (Levels of Logic = 4)
  Clock Path Skew:      -0.113ns (0.386 - 0.499)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxDVD to ftop/gbe0/gmac/rxRS_crc/rRemainder_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X109Y168.YQ    Tcko                  0.524   ftop/gbe0/gmac/rxRS_rxDVD
                                                       ftop/gbe0/gmac/rxRS_rxDVD
    SLICE_X98Y169.F2     net (fanout=3)        0.841   ftop/gbe0/gmac/rxRS_rxDVD
    SLICE_X98Y169.X      Tilo                  0.601   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X102Y168.F2    net (fanout=1)        0.288   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X102Y168.X     Tilo                  0.601   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X102Y172.G1    net (fanout=4)        0.338   ftop/gbe0/gmac/N31
    SLICE_X102Y172.Y     Tilo                  0.616   ftop/gbe0/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X102Y169.G2    net (fanout=34)       0.399   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X102Y169.Y     Tilo                  0.616   ftop/gbe0/gmac/N20
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X104Y174.CE    net (fanout=18)       1.375   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
    SLICE_X104Y174.CLK   Tceck                 0.155   ftop/gbe0/gmac/rxRS_crc/rRemainder<19>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_19
    -------------------------------------------------  ---------------------------
    Total                                      6.354ns (3.113ns logic, 3.241ns route)
                                                       (49.0% logic, 51.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.533ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxDVD (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_18 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.354ns (Levels of Logic = 4)
  Clock Path Skew:      -0.113ns (0.386 - 0.499)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxDVD to ftop/gbe0/gmac/rxRS_crc/rRemainder_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X109Y168.YQ    Tcko                  0.524   ftop/gbe0/gmac/rxRS_rxDVD
                                                       ftop/gbe0/gmac/rxRS_rxDVD
    SLICE_X98Y169.F2     net (fanout=3)        0.841   ftop/gbe0/gmac/rxRS_rxDVD
    SLICE_X98Y169.X      Tilo                  0.601   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X102Y168.F2    net (fanout=1)        0.288   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X102Y168.X     Tilo                  0.601   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X102Y172.G1    net (fanout=4)        0.338   ftop/gbe0/gmac/N31
    SLICE_X102Y172.Y     Tilo                  0.616   ftop/gbe0/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X102Y169.G2    net (fanout=34)       0.399   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X102Y169.Y     Tilo                  0.616   ftop/gbe0/gmac/N20
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X104Y174.CE    net (fanout=18)       1.375   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
    SLICE_X104Y174.CLK   Tceck                 0.155   ftop/gbe0/gmac/rxRS_crc/rRemainder<19>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_18
    -------------------------------------------------  ---------------------------
    Total                                      6.354ns (3.113ns logic, 3.241ns route)
                                                       (49.0% logic, 51.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.535ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_28 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.516ns (Levels of Logic = 4)
  Clock Path Skew:      0.051ns (0.381 - 0.330)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/rxRS_crc/rRemainder_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X97Y175.YQ     Tcko                  0.524   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X102Y168.G1    net (fanout=20)       1.240   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X102Y168.Y     Tilo                  0.616   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120_SW0
    SLICE_X102Y168.F4    net (fanout=1)        0.035   ftop/gbe0/gmac/N161
    SLICE_X102Y168.X     Tilo                  0.601   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X102Y172.G1    net (fanout=4)        0.338   ftop/gbe0/gmac/N31
    SLICE_X102Y172.Y     Tilo                  0.616   ftop/gbe0/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X102Y169.G2    net (fanout=34)       0.399   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X102Y169.Y     Tilo                  0.616   ftop/gbe0/gmac/N20
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X106Y175.CE    net (fanout=18)       1.376   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
    SLICE_X106Y175.CLK   Tceck                 0.155   ftop/gbe0/gmac/rxRS_crc/rRemainder<29>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_28
    -------------------------------------------------  ---------------------------
    Total                                      6.516ns (3.128ns logic, 3.388ns route)
                                                       (48.0% logic, 52.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.535ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_29 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.516ns (Levels of Logic = 4)
  Clock Path Skew:      0.051ns (0.381 - 0.330)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/rxRS_crc/rRemainder_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X97Y175.YQ     Tcko                  0.524   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X102Y168.G1    net (fanout=20)       1.240   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X102Y168.Y     Tilo                  0.616   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120_SW0
    SLICE_X102Y168.F4    net (fanout=1)        0.035   ftop/gbe0/gmac/N161
    SLICE_X102Y168.X     Tilo                  0.601   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X102Y172.G1    net (fanout=4)        0.338   ftop/gbe0/gmac/N31
    SLICE_X102Y172.Y     Tilo                  0.616   ftop/gbe0/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X102Y169.G2    net (fanout=34)       0.399   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X102Y169.Y     Tilo                  0.616   ftop/gbe0/gmac/N20
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X106Y175.CE    net (fanout=18)       1.376   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
    SLICE_X106Y175.CLK   Tceck                 0.155   ftop/gbe0/gmac/rxRS_crc/rRemainder<29>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_29
    -------------------------------------------------  ---------------------------
    Total                                      6.516ns (3.128ns logic, 3.388ns route)
                                                       (48.0% logic, 52.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.535ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_22 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.516ns (Levels of Logic = 4)
  Clock Path Skew:      0.051ns (0.381 - 0.330)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/rxRS_crc/rRemainder_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X97Y175.YQ     Tcko                  0.524   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X102Y168.G1    net (fanout=20)       1.240   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X102Y168.Y     Tilo                  0.616   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120_SW0
    SLICE_X102Y168.F4    net (fanout=1)        0.035   ftop/gbe0/gmac/N161
    SLICE_X102Y168.X     Tilo                  0.601   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X102Y172.G1    net (fanout=4)        0.338   ftop/gbe0/gmac/N31
    SLICE_X102Y172.Y     Tilo                  0.616   ftop/gbe0/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X102Y169.G2    net (fanout=34)       0.399   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X102Y169.Y     Tilo                  0.616   ftop/gbe0/gmac/N20
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X106Y174.CE    net (fanout=18)       1.376   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
    SLICE_X106Y174.CLK   Tceck                 0.155   ftop/gbe0/gmac/rxRS_crc/rRemainder<22>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_22
    -------------------------------------------------  ---------------------------
    Total                                      6.516ns (3.128ns logic, 3.388ns route)
                                                       (48.0% logic, 52.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.541ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_14 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.515ns (Levels of Logic = 4)
  Clock Path Skew:      0.056ns (0.386 - 0.330)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/rxRS_crc/rRemainder_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X97Y175.YQ     Tcko                  0.524   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X102Y168.G1    net (fanout=20)       1.240   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X102Y168.Y     Tilo                  0.616   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120_SW0
    SLICE_X102Y168.F4    net (fanout=1)        0.035   ftop/gbe0/gmac/N161
    SLICE_X102Y168.X     Tilo                  0.601   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X102Y172.G1    net (fanout=4)        0.338   ftop/gbe0/gmac/N31
    SLICE_X102Y172.Y     Tilo                  0.616   ftop/gbe0/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X102Y169.G2    net (fanout=34)       0.399   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X102Y169.Y     Tilo                  0.616   ftop/gbe0/gmac/N20
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X104Y175.CE    net (fanout=18)       1.375   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
    SLICE_X104Y175.CLK   Tceck                 0.155   ftop/gbe0/gmac/rxRS_crc/rRemainder<15>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_14
    -------------------------------------------------  ---------------------------
    Total                                      6.515ns (3.128ns logic, 3.387ns route)
                                                       (48.0% logic, 52.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.541ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_15 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.515ns (Levels of Logic = 4)
  Clock Path Skew:      0.056ns (0.386 - 0.330)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/rxRS_crc/rRemainder_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X97Y175.YQ     Tcko                  0.524   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X102Y168.G1    net (fanout=20)       1.240   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X102Y168.Y     Tilo                  0.616   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120_SW0
    SLICE_X102Y168.F4    net (fanout=1)        0.035   ftop/gbe0/gmac/N161
    SLICE_X102Y168.X     Tilo                  0.601   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X102Y172.G1    net (fanout=4)        0.338   ftop/gbe0/gmac/N31
    SLICE_X102Y172.Y     Tilo                  0.616   ftop/gbe0/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X102Y169.G2    net (fanout=34)       0.399   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X102Y169.Y     Tilo                  0.616   ftop/gbe0/gmac/N20
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X104Y175.CE    net (fanout=18)       1.375   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
    SLICE_X104Y175.CLK   Tceck                 0.155   ftop/gbe0/gmac/rxRS_crc/rRemainder<15>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_15
    -------------------------------------------------  ---------------------------
    Total                                      6.515ns (3.128ns logic, 3.387ns route)
                                                       (48.0% logic, 52.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.541ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_19 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.515ns (Levels of Logic = 4)
  Clock Path Skew:      0.056ns (0.386 - 0.330)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/rxRS_crc/rRemainder_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X97Y175.YQ     Tcko                  0.524   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X102Y168.G1    net (fanout=20)       1.240   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X102Y168.Y     Tilo                  0.616   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120_SW0
    SLICE_X102Y168.F4    net (fanout=1)        0.035   ftop/gbe0/gmac/N161
    SLICE_X102Y168.X     Tilo                  0.601   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X102Y172.G1    net (fanout=4)        0.338   ftop/gbe0/gmac/N31
    SLICE_X102Y172.Y     Tilo                  0.616   ftop/gbe0/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X102Y169.G2    net (fanout=34)       0.399   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X102Y169.Y     Tilo                  0.616   ftop/gbe0/gmac/N20
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X104Y174.CE    net (fanout=18)       1.375   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
    SLICE_X104Y174.CLK   Tceck                 0.155   ftop/gbe0/gmac/rxRS_crc/rRemainder<19>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_19
    -------------------------------------------------  ---------------------------
    Total                                      6.515ns (3.128ns logic, 3.387ns route)
                                                       (48.0% logic, 52.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.541ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_18 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.515ns (Levels of Logic = 4)
  Clock Path Skew:      0.056ns (0.386 - 0.330)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/rxRS_crc/rRemainder_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X97Y175.YQ     Tcko                  0.524   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X102Y168.G1    net (fanout=20)       1.240   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X102Y168.Y     Tilo                  0.616   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120_SW0
    SLICE_X102Y168.F4    net (fanout=1)        0.035   ftop/gbe0/gmac/N161
    SLICE_X102Y168.X     Tilo                  0.601   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X102Y172.G1    net (fanout=4)        0.338   ftop/gbe0/gmac/N31
    SLICE_X102Y172.Y     Tilo                  0.616   ftop/gbe0/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X102Y169.G2    net (fanout=34)       0.399   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X102Y169.Y     Tilo                  0.616   ftop/gbe0/gmac/N20
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X104Y174.CE    net (fanout=18)       1.375   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
    SLICE_X104Y174.CLK   Tceck                 0.155   ftop/gbe0/gmac/rxRS_crc/rRemainder<19>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_18
    -------------------------------------------------  ---------------------------
    Total                                      6.515ns (3.128ns logic, 3.387ns route)
                                                       (48.0% logic, 52.0% route)

--------------------------------------------------------------------------------

Hold Paths: TS_GMIIRXCLK = PERIOD TIMEGRP "GMIIRXCLK" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack (hold path):      0.752ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxData_7 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.948ns (Levels of Logic = 0)
  Clock Path Skew:      0.196ns (0.817 - 0.621)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxData_7 to ftop/gbe0/gmac/rxRS_rxPipe_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y165.XQ    Tcko                  0.396   ftop/gbe0/gmac/rxRS_rxData<7>
                                                       ftop/gbe0/gmac/rxRS_rxData_7
    SLICE_X109Y170.BX    net (fanout=3)        0.490   ftop/gbe0/gmac/rxRS_rxData<7>
    SLICE_X109Y170.CLK   Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/rxRS_rxPipe<7>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_7
    -------------------------------------------------  ---------------------------
    Total                                      0.948ns (0.458ns logic, 0.490ns route)
                                                       (48.3% logic, 51.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.766ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_13 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_21 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.774ns (Levels of Logic = 0)
  Clock Path Skew:      0.008ns (0.052 - 0.044)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_13 to ftop/gbe0/gmac/rxRS_rxPipe_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X109Y177.XQ    Tcko                  0.396   ftop/gbe0/gmac/rxRS_rxPipe<13>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_13
    SLICE_X109Y176.BX    net (fanout=2)        0.316   ftop/gbe0/gmac/rxRS_rxPipe<13>
    SLICE_X109Y176.CLK   Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/rxRS_rxPipe<21>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_21
    -------------------------------------------------  ---------------------------
    Total                                      0.774ns (0.458ns logic, 0.316ns route)
                                                       (59.2% logic, 40.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.805ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_11 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_19 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.814ns (Levels of Logic = 0)
  Clock Path Skew:      0.009ns (0.066 - 0.057)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_11 to ftop/gbe0/gmac/rxRS_rxPipe_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X109Y174.XQ    Tcko                  0.396   ftop/gbe0/gmac/rxRS_rxPipe<11>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_11
    SLICE_X108Y174.BX    net (fanout=2)        0.316   ftop/gbe0/gmac/rxRS_rxPipe<11>
    SLICE_X108Y174.CLK   Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/rxRS_rxPipe<19>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_19
    -------------------------------------------------  ---------------------------
    Total                                      0.814ns (0.498ns logic, 0.316ns route)
                                                       (61.2% logic, 38.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.806ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_21 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_29 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.814ns (Levels of Logic = 0)
  Clock Path Skew:      0.008ns (0.052 - 0.044)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_21 to ftop/gbe0/gmac/rxRS_rxPipe_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X109Y176.XQ    Tcko                  0.396   ftop/gbe0/gmac/rxRS_rxPipe<21>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_21
    SLICE_X108Y177.BX    net (fanout=2)        0.316   ftop/gbe0/gmac/rxRS_rxPipe<21>
    SLICE_X108Y177.CLK   Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/rxRS_rxPipe<29>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_29
    -------------------------------------------------  ---------------------------
    Total                                      0.814ns (0.498ns logic, 0.316ns route)
                                                       (61.2% logic, 38.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.807ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_39 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_47 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.807ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_39 to ftop/gbe0/gmac/rxRS_rxPipe_47
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y159.XQ    Tcko                  0.396   ftop/gbe0/gmac/rxRS_rxPipe<39>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_39
    SLICE_X106Y156.BX    net (fanout=2)        0.309   ftop/gbe0/gmac/rxRS_rxPipe<39>
    SLICE_X106Y156.CLK   Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/rxRS_rxPipe<47>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_47
    -------------------------------------------------  ---------------------------
    Total                                      0.807ns (0.498ns logic, 0.309ns route)
                                                       (61.7% logic, 38.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.830ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_1 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.831ns (Levels of Logic = 0)
  Clock Path Skew:      0.001ns (0.005 - 0.004)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_1 to ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X99Y153.XQ     Tcko                  0.396   ftop/gbe0/gmac/rxRS_rxF/sSyncReg1<1>
                                                       ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_1
    SLICE_X98Y153.BX     net (fanout=1)        0.333   ftop/gbe0/gmac/rxRS_rxF/sSyncReg1<1>
    SLICE_X98Y153.CLK    Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/rxRS_rxF/sDeqPtr<1>
                                                       ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_1
    -------------------------------------------------  ---------------------------
    Total                                      0.831ns (0.498ns logic, 0.333ns route)
                                                       (59.9% logic, 40.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.844ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_3 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_11 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.944ns (Levels of Logic = 0)
  Clock Path Skew:      0.100ns (0.482 - 0.382)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_3 to ftop/gbe0/gmac/rxRS_rxPipe_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y171.XQ    Tcko                  0.396   ftop/gbe0/gmac/rxRS_rxPipe<3>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_3
    SLICE_X109Y174.BX    net (fanout=2)        0.486   ftop/gbe0/gmac/rxRS_rxPipe<3>
    SLICE_X109Y174.CLK   Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/rxRS_rxPipe<11>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_11
    -------------------------------------------------  ---------------------------
    Total                                      0.944ns (0.458ns logic, 0.486ns route)
                                                       (48.5% logic, 51.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.845ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_3 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.844ns (Levels of Logic = 0)
  Clock Path Skew:      -0.001ns (0.012 - 0.013)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_3 to ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y158.XQ    Tcko                  0.417   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_3
    SLICE_X102Y156.BX    net (fanout=4)        0.325   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<3>
    SLICE_X102Y156.CLK   Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_3
    -------------------------------------------------  ---------------------------
    Total                                      0.844ns (0.519ns logic, 0.325ns route)
                                                       (61.5% logic, 38.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.851ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxRst/reset_hold_0 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxRst/reset_hold_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.854ns (Levels of Logic = 0)
  Clock Path Skew:      0.003ns (0.017 - 0.014)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxRst/reset_hold_0 to ftop/gbe0/gmac/rxRS_rxRst/reset_hold_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y162.YQ    Tcko                  0.419   ftop/gbe0/gmac/rxRS_rxRst/reset_hold<0>
                                                       ftop/gbe0/gmac/rxRS_rxRst/reset_hold_0
    SLICE_X101Y163.BY    net (fanout=1)        0.313   ftop/gbe0/gmac/rxRS_rxRst/reset_hold<0>
    SLICE_X101Y163.CLK   Tckdi       (-Th)    -0.122   ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
                                                       ftop/gbe0/gmac/rxRS_rxRst/reset_hold_1
    -------------------------------------------------  ---------------------------
    Total                                      0.854ns (0.541ns logic, 0.313ns route)
                                                       (63.3% logic, 36.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.868ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_0 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.869ns (Levels of Logic = 0)
  Clock Path Skew:      0.001ns (0.005 - 0.004)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_0 to ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X99Y153.YQ     Tcko                  0.419   ftop/gbe0/gmac/rxRS_rxF/sSyncReg1<1>
                                                       ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_0
    SLICE_X98Y153.BY     net (fanout=1)        0.313   ftop/gbe0/gmac/rxRS_rxF/sSyncReg1<0>
    SLICE_X98Y153.CLK    Tckdi       (-Th)    -0.137   ftop/gbe0/gmac/rxRS_rxF/sDeqPtr<1>
                                                       ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_0
    -------------------------------------------------  ---------------------------
    Total                                      0.869ns (0.556ns logic, 0.313ns route)
                                                       (64.0% logic, 36.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.874ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_5 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_13 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.966ns (Levels of Logic = 0)
  Clock Path Skew:      0.092ns (0.468 - 0.376)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_5 to ftop/gbe0/gmac/rxRS_rxPipe_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y174.XQ    Tcko                  0.396   ftop/gbe0/gmac/rxRS_rxPipe<5>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_5
    SLICE_X109Y177.BX    net (fanout=2)        0.508   ftop/gbe0/gmac/rxRS_rxPipe<5>
    SLICE_X109Y177.CLK   Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/rxRS_rxPipe<13>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_13
    -------------------------------------------------  ---------------------------
    Total                                      0.966ns (0.458ns logic, 0.508ns route)
                                                       (47.4% logic, 52.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.874ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_12 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_20 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.882ns (Levels of Logic = 0)
  Clock Path Skew:      0.008ns (0.052 - 0.044)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_12 to ftop/gbe0/gmac/rxRS_rxPipe_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X109Y177.YQ    Tcko                  0.419   ftop/gbe0/gmac/rxRS_rxPipe<13>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_12
    SLICE_X109Y176.BY    net (fanout=2)        0.341   ftop/gbe0/gmac/rxRS_rxPipe<12>
    SLICE_X109Y176.CLK   Tckdi       (-Th)    -0.122   ftop/gbe0/gmac/rxRS_rxPipe<21>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_20
    -------------------------------------------------  ---------------------------
    Total                                      0.882ns (0.541ns logic, 0.341ns route)
                                                       (61.3% logic, 38.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.874ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_0 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.874ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_0 to ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y159.XQ     Tcko                  0.417   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<0>
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_0
    SLICE_X98Y159.BX     net (fanout=6)        0.329   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<0>
    SLICE_X98Y159.CLK    Tckdi       (-Th)    -0.128   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<0>
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_0
    -------------------------------------------------  ---------------------------
    Total                                      0.874ns (0.545ns logic, 0.329ns route)
                                                       (62.4% logic, 37.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.876ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_20 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_28 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.884ns (Levels of Logic = 0)
  Clock Path Skew:      0.008ns (0.052 - 0.044)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_20 to ftop/gbe0/gmac/rxRS_rxPipe_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X109Y176.YQ    Tcko                  0.419   ftop/gbe0/gmac/rxRS_rxPipe<21>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_20
    SLICE_X108Y177.BY    net (fanout=2)        0.328   ftop/gbe0/gmac/rxRS_rxPipe<20>
    SLICE_X108Y177.CLK   Tckdi       (-Th)    -0.137   ftop/gbe0/gmac/rxRS_rxPipe<29>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_28
    -------------------------------------------------  ---------------------------
    Total                                      0.884ns (0.556ns logic, 0.328ns route)
                                                       (62.9% logic, 37.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.892ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_10 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_18 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.901ns (Levels of Logic = 0)
  Clock Path Skew:      0.009ns (0.066 - 0.057)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_10 to ftop/gbe0/gmac/rxRS_rxPipe_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X109Y174.YQ    Tcko                  0.419   ftop/gbe0/gmac/rxRS_rxPipe<11>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_10
    SLICE_X108Y174.BY    net (fanout=2)        0.345   ftop/gbe0/gmac/rxRS_rxPipe<10>
    SLICE_X108Y174.CLK   Tckdi       (-Th)    -0.137   ftop/gbe0/gmac/rxRS_rxPipe<19>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_18
    -------------------------------------------------  ---------------------------
    Total                                      0.901ns (0.556ns logic, 0.345ns route)
                                                       (61.7% logic, 38.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.897ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_36 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_44 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.896ns (Levels of Logic = 0)
  Clock Path Skew:      -0.001ns (0.002 - 0.003)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_36 to ftop/gbe0/gmac/rxRS_rxPipe_44
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X109Y153.YQ    Tcko                  0.419   ftop/gbe0/gmac/rxRS_rxPipe<37>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_36
    SLICE_X108Y153.BY    net (fanout=2)        0.340   ftop/gbe0/gmac/rxRS_rxPipe<36>
    SLICE_X108Y153.CLK   Tckdi       (-Th)    -0.137   ftop/gbe0/gmac/rxRS_rxPipe<45>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_44
    -------------------------------------------------  ---------------------------
    Total                                      0.896ns (0.556ns logic, 0.340ns route)
                                                       (62.1% logic, 37.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.899ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_34 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_42 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.900ns (Levels of Logic = 0)
  Clock Path Skew:      0.001ns (0.003 - 0.002)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_34 to ftop/gbe0/gmac/rxRS_rxPipe_42
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y151.YQ    Tcko                  0.419   ftop/gbe0/gmac/rxRS_rxPipe<35>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_34
    SLICE_X106Y151.BY    net (fanout=2)        0.344   ftop/gbe0/gmac/rxRS_rxPipe<34>
    SLICE_X106Y151.CLK   Tckdi       (-Th)    -0.137   ftop/gbe0/gmac/rxRS_rxPipe<43>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_42
    -------------------------------------------------  ---------------------------
    Total                                      0.900ns (0.556ns logic, 0.344ns route)
                                                       (61.8% logic, 38.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.905ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_22 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_30 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.033ns (Levels of Logic = 0)
  Clock Path Skew:      0.128ns (0.491 - 0.363)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_22 to ftop/gbe0/gmac/rxRS_rxPipe_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y179.YQ    Tcko                  0.419   ftop/gbe0/gmac/rxRS_rxPipe<23>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_22
    SLICE_X109Y173.BY    net (fanout=2)        0.492   ftop/gbe0/gmac/rxRS_rxPipe<22>
    SLICE_X109Y173.CLK   Tckdi       (-Th)    -0.122   ftop/gbe0/gmac/rxRS_rxPipe<31>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_30
    -------------------------------------------------  ---------------------------
    Total                                      1.033ns (0.541ns logic, 0.492ns route)
                                                       (52.4% logic, 47.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.908ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_18 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_26 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.926ns (Levels of Logic = 0)
  Clock Path Skew:      0.018ns (0.075 - 0.057)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_18 to ftop/gbe0/gmac/rxRS_rxPipe_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y174.YQ    Tcko                  0.477   ftop/gbe0/gmac/rxRS_rxPipe<19>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_18
    SLICE_X109Y172.BY    net (fanout=2)        0.327   ftop/gbe0/gmac/rxRS_rxPipe<18>
    SLICE_X109Y172.CLK   Tckdi       (-Th)    -0.122   ftop/gbe0/gmac/rxRS_rxPipe<27>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_26
    -------------------------------------------------  ---------------------------
    Total                                      0.926ns (0.599ns logic, 0.327ns route)
                                                       (64.7% logic, 35.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.909ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg1 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.912ns (Levels of Logic = 0)
  Clock Path Skew:      0.003ns (0.015 - 0.012)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg1 to ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X96Y174.YQ     Tcko                  0.477   ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg1
                                                       ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg1
    SLICE_X97Y175.BY     net (fanout=1)        0.313   ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg1
    SLICE_X97Y175.CLK    Tckdi       (-Th)    -0.122   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2
    -------------------------------------------------  ---------------------------
    Total                                      0.912ns (0.599ns logic, 0.313ns route)
                                                       (65.7% logic, 34.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_GMIIRXCLK = PERIOD TIMEGRP "GMIIRXCLK" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<0>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_0/SR
  Location pin: SLICE_X98Y159.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<0>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_0/SR
  Location pin: SLICE_X98Y159.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<0>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_1/SR
  Location pin: SLICE_X98Y159.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<0>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_1/SR
  Location pin: SLICE_X98Y159.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<3>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_3/SR
  Location pin: SLICE_X102Y156.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<3>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_3/SR
  Location pin: SLICE_X102Y156.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<3>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_2/SR
  Location pin: SLICE_X102Y156.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<3>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_2/SR
  Location pin: SLICE_X102Y156.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sDeqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_1/SR
  Location pin: SLICE_X98Y153.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sDeqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_1/SR
  Location pin: SLICE_X98Y153.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sDeqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_0/SR
  Location pin: SLICE_X98Y153.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sDeqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_0/SR
  Location pin: SLICE_X98Y153.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sDeqPtr<3>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_3/SR
  Location pin: SLICE_X98Y152.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sDeqPtr<3>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_3/SR
  Location pin: SLICE_X98Y152.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sDeqPtr<3>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_2/SR
  Location pin: SLICE_X98Y152.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sDeqPtr<3>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_2/SR
  Location pin: SLICE_X98Y152.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<3>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_3/SR
  Location pin: SLICE_X102Y158.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<3>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_3/SR
  Location pin: SLICE_X102Y158.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<3>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_2/SR
  Location pin: SLICE_X102Y158.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<3>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_2/SR
  Location pin: SLICE_X102Y158.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_ftop_clkN210_clk0_unbuf = PERIOD TIMEGRP 
"ftop_clkN210_clk0_unbuf"         TS_SYS0CLK HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 4219167 paths analyzed, 51080 endpoints analyzed, 2031 failing endpoints
 2031 timing errors detected. (2031 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  16.527ns.
--------------------------------------------------------------------------------
Slack (setup path):     -4.527ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_27 (FF)
  Destination:          ftop/cp/wci_respF_2/empty_reg (FF)
  Requirement:          12.000ns
  Data Path Delay:      16.373ns (Levels of Logic = 10)
  Clock Path Skew:      -0.154ns (0.338 - 0.492)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_27 to ftop/cp/wci_respF_2/empty_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X63Y67.XQ      Tcko                  0.495   ftop/cp/cpReq<27>
                                                       ftop/cp/cpReq_27
    SLICE_X67Y64.F3      net (fanout=4)        1.151   ftop/cp/cpReq<27>
    SLICE_X67Y64.X       Tilo                  0.562   ftop/cp/N1552
                                                       ftop/cp/_theResult_____1__h74424<3>1_SW0
    SLICE_X67Y60.F4      net (fanout=1)        0.472   ftop/cp/N1552
    SLICE_X67Y60.X       Tilo                  0.562   ftop/cp/_theResult_____1__h74424<3>
                                                       ftop/cp/_theResult_____1__h74424<3>1
    SLICE_X66Y54.G2      net (fanout=18)       1.359   ftop/cp/_theResult_____1__h74424<3>
    SLICE_X66Y54.Y       Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_T_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_T_T_F_cmp_eq00011
    SLICE_X60Y52.G2      net (fanout=10)       1.067   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_T_T_F_cmp_eq0001
    SLICE_X60Y52.Y       Tilo                  0.616   ftop/cp/wci_reqPend_21
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_T_T_T1
    SLICE_X58Y58.F3      net (fanout=4)        0.544   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_T_T_T
    SLICE_X58Y58.X       Tilo                  0.601   ftop/cp/WILL_FIRE_RL_completeWorkerWrite941
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite941
    SLICE_X66Y56.F2      net (fanout=1)        0.984   ftop/cp/WILL_FIRE_RL_completeWorkerWrite941
    SLICE_X66Y56.X       Tilo                  0.601   ftop/cp/WILL_FIRE_RL_completeWorkerWrite968
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite968
    SLICE_X69Y56.F4      net (fanout=1)        0.280   ftop/cp/WILL_FIRE_RL_completeWorkerWrite968
    SLICE_X69Y56.X       Tilo                  0.562   ftop/cp/N885
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite1537_SW0
    SLICE_X67Y56.F2      net (fanout=1)        0.586   ftop/cp/N885
    SLICE_X67Y56.X       Tilo                  0.562   ftop/cp/WILL_FIRE_RL_completeWorkerWrite
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite1537
    SLICE_X68Y72.G1      net (fanout=9)        1.243   ftop/cp/WILL_FIRE_RL_completeWorkerWrite
    SLICE_X68Y72.Y       Tilo                  0.616   ftop/cp/wci_respF_3_DEQ
                                                       ftop/cp/wci_respF_10_DEQ11
    SLICE_X59Y56.G3      net (fanout=4)        1.110   ftop/cp/N234
    SLICE_X59Y56.Y       Tilo                  0.561   ftop/cp/wci_respF_8_DEQ
                                                       ftop/cp/wci_respF_2_DEQ1
    SLICE_X70Y52.CE      net (fanout=1)        1.068   ftop/cp/wci_respF_2_DEQ
    SLICE_X70Y52.CLK     Tceck                 0.155   ftop/cp/wci_respF_2_EMPTY_N
                                                       ftop/cp/wci_respF_2/empty_reg
    -------------------------------------------------  ---------------------------
    Total                                     16.373ns (6.509ns logic, 9.864ns route)
                                                       (39.8% logic, 60.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.501ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_26 (FF)
  Destination:          ftop/cp/wci_respF_2/empty_reg (FF)
  Requirement:          12.000ns
  Data Path Delay:      16.357ns (Levels of Logic = 10)
  Clock Path Skew:      -0.144ns (0.338 - 0.482)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_26 to ftop/cp/wci_respF_2/empty_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y64.XQ      Tcko                  0.521   ftop/cp/cpReq<26>
                                                       ftop/cp/cpReq_26
    SLICE_X67Y64.F1      net (fanout=7)        1.109   ftop/cp/cpReq<26>
    SLICE_X67Y64.X       Tilo                  0.562   ftop/cp/N1552
                                                       ftop/cp/_theResult_____1__h74424<3>1_SW0
    SLICE_X67Y60.F4      net (fanout=1)        0.472   ftop/cp/N1552
    SLICE_X67Y60.X       Tilo                  0.562   ftop/cp/_theResult_____1__h74424<3>
                                                       ftop/cp/_theResult_____1__h74424<3>1
    SLICE_X66Y54.G2      net (fanout=18)       1.359   ftop/cp/_theResult_____1__h74424<3>
    SLICE_X66Y54.Y       Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_T_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_T_T_F_cmp_eq00011
    SLICE_X60Y52.G2      net (fanout=10)       1.067   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_T_T_F_cmp_eq0001
    SLICE_X60Y52.Y       Tilo                  0.616   ftop/cp/wci_reqPend_21
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_T_T_T1
    SLICE_X58Y58.F3      net (fanout=4)        0.544   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_T_T_T
    SLICE_X58Y58.X       Tilo                  0.601   ftop/cp/WILL_FIRE_RL_completeWorkerWrite941
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite941
    SLICE_X66Y56.F2      net (fanout=1)        0.984   ftop/cp/WILL_FIRE_RL_completeWorkerWrite941
    SLICE_X66Y56.X       Tilo                  0.601   ftop/cp/WILL_FIRE_RL_completeWorkerWrite968
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite968
    SLICE_X69Y56.F4      net (fanout=1)        0.280   ftop/cp/WILL_FIRE_RL_completeWorkerWrite968
    SLICE_X69Y56.X       Tilo                  0.562   ftop/cp/N885
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite1537_SW0
    SLICE_X67Y56.F2      net (fanout=1)        0.586   ftop/cp/N885
    SLICE_X67Y56.X       Tilo                  0.562   ftop/cp/WILL_FIRE_RL_completeWorkerWrite
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite1537
    SLICE_X68Y72.G1      net (fanout=9)        1.243   ftop/cp/WILL_FIRE_RL_completeWorkerWrite
    SLICE_X68Y72.Y       Tilo                  0.616   ftop/cp/wci_respF_3_DEQ
                                                       ftop/cp/wci_respF_10_DEQ11
    SLICE_X59Y56.G3      net (fanout=4)        1.110   ftop/cp/N234
    SLICE_X59Y56.Y       Tilo                  0.561   ftop/cp/wci_respF_8_DEQ
                                                       ftop/cp/wci_respF_2_DEQ1
    SLICE_X70Y52.CE      net (fanout=1)        1.068   ftop/cp/wci_respF_2_DEQ
    SLICE_X70Y52.CLK     Tceck                 0.155   ftop/cp/wci_respF_2_EMPTY_N
                                                       ftop/cp/wci_respF_2/empty_reg
    -------------------------------------------------  ---------------------------
    Total                                     16.357ns (6.535ns logic, 9.822ns route)
                                                       (40.0% logic, 60.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.432ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_21_1 (FF)
  Destination:          ftop/cp/wci_respF_2/empty_reg (FF)
  Requirement:          12.000ns
  Data Path Delay:      16.278ns (Levels of Logic = 10)
  Clock Path Skew:      -0.154ns (0.338 - 0.492)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_21_1 to ftop/cp/wci_respF_2/empty_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y67.XQ      Tcko                  0.521   ftop/cp/cpReq_21_1
                                                       ftop/cp/cpReq_21_1
    SLICE_X66Y61.G2      net (fanout=3)        0.912   ftop/cp/cpReq_21_1
    SLICE_X66Y61.Y       Tilo                  0.616   ftop/cp/_theResult_____1__h74424<1>
                                                       ftop/cp/Msub_wn__h74423_xor<1>11
    SLICE_X66Y61.F4      net (fanout=3)        0.334   ftop/cp/wn__h74423<1>
    SLICE_X66Y61.X       Tilo                  0.601   ftop/cp/_theResult_____1__h74424<1>
                                                       ftop/cp/_theResult_____1__h74424<1>1
    SLICE_X69Y52.G3      net (fanout=18)       1.334   ftop/cp/_theResult_____1__h74424<1>
    SLICE_X69Y52.Y       Tilo                  0.561   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_T_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_T_F_F_F_T_cmp_eq00001
    SLICE_X73Y51.F1      net (fanout=11)       1.309   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_T_F_F_F_T_cmp_eq0000
    SLICE_X73Y51.X       Tilo                  0.562   ftop/cp/wci_reqPend_2<1>
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_T_T_T1
    SLICE_X68Y50.F1      net (fanout=4)        0.997   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_T_T_T
    SLICE_X68Y50.X       Tilo                  0.601   ftop/cp/WILL_FIRE_RL_completeWorkerWrite1260
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite1260
    SLICE_X68Y55.F2      net (fanout=1)        0.514   ftop/cp/WILL_FIRE_RL_completeWorkerWrite1260
    SLICE_X68Y55.X       Tilo                  0.601   ftop/cp/WILL_FIRE_RL_completeWorkerWrite1311
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite1311
    SLICE_X69Y56.F1      net (fanout=1)        0.352   ftop/cp/WILL_FIRE_RL_completeWorkerWrite1311
    SLICE_X69Y56.X       Tilo                  0.562   ftop/cp/N885
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite1537_SW0
    SLICE_X67Y56.F2      net (fanout=1)        0.586   ftop/cp/N885
    SLICE_X67Y56.X       Tilo                  0.562   ftop/cp/WILL_FIRE_RL_completeWorkerWrite
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite1537
    SLICE_X68Y72.G1      net (fanout=9)        1.243   ftop/cp/WILL_FIRE_RL_completeWorkerWrite
    SLICE_X68Y72.Y       Tilo                  0.616   ftop/cp/wci_respF_3_DEQ
                                                       ftop/cp/wci_respF_10_DEQ11
    SLICE_X59Y56.G3      net (fanout=4)        1.110   ftop/cp/N234
    SLICE_X59Y56.Y       Tilo                  0.561   ftop/cp/wci_respF_8_DEQ
                                                       ftop/cp/wci_respF_2_DEQ1
    SLICE_X70Y52.CE      net (fanout=1)        1.068   ftop/cp/wci_respF_2_DEQ
    SLICE_X70Y52.CLK     Tceck                 0.155   ftop/cp/wci_respF_2_EMPTY_N
                                                       ftop/cp/wci_respF_2/empty_reg
    -------------------------------------------------  ---------------------------
    Total                                     16.278ns (6.519ns logic, 9.759ns route)
                                                       (40.0% logic, 60.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.424ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_22 (FF)
  Destination:          ftop/cp/wci_respF_2/empty_reg (FF)
  Requirement:          12.000ns
  Data Path Delay:      16.247ns (Levels of Logic = 10)
  Clock Path Skew:      -0.177ns (0.338 - 0.515)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_22 to ftop/cp/wci_respF_2/empty_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y67.XQ      Tcko                  0.495   ftop/cp/cpReq<22>
                                                       ftop/cp/cpReq_22
    SLICE_X67Y60.G2      net (fanout=18)       1.477   ftop/cp/cpReq<22>
    SLICE_X67Y60.Y       Tilo                  0.561   ftop/cp/_theResult_____1__h74424<3>
                                                       ftop/cp/Msub_wn__h74423_xor<3>11
    SLICE_X67Y60.F3      net (fanout=1)        0.021   ftop/cp/Msub_wn__h74423_xor<3>11/O
    SLICE_X67Y60.X       Tilo                  0.562   ftop/cp/_theResult_____1__h74424<3>
                                                       ftop/cp/_theResult_____1__h74424<3>1
    SLICE_X66Y54.G2      net (fanout=18)       1.359   ftop/cp/_theResult_____1__h74424<3>
    SLICE_X66Y54.Y       Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_T_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_T_T_F_cmp_eq00011
    SLICE_X60Y52.G2      net (fanout=10)       1.067   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_T_T_F_cmp_eq0001
    SLICE_X60Y52.Y       Tilo                  0.616   ftop/cp/wci_reqPend_21
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_T_T_T1
    SLICE_X58Y58.F3      net (fanout=4)        0.544   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_T_T_T
    SLICE_X58Y58.X       Tilo                  0.601   ftop/cp/WILL_FIRE_RL_completeWorkerWrite941
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite941
    SLICE_X66Y56.F2      net (fanout=1)        0.984   ftop/cp/WILL_FIRE_RL_completeWorkerWrite941
    SLICE_X66Y56.X       Tilo                  0.601   ftop/cp/WILL_FIRE_RL_completeWorkerWrite968
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite968
    SLICE_X69Y56.F4      net (fanout=1)        0.280   ftop/cp/WILL_FIRE_RL_completeWorkerWrite968
    SLICE_X69Y56.X       Tilo                  0.562   ftop/cp/N885
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite1537_SW0
    SLICE_X67Y56.F2      net (fanout=1)        0.586   ftop/cp/N885
    SLICE_X67Y56.X       Tilo                  0.562   ftop/cp/WILL_FIRE_RL_completeWorkerWrite
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite1537
    SLICE_X68Y72.G1      net (fanout=9)        1.243   ftop/cp/WILL_FIRE_RL_completeWorkerWrite
    SLICE_X68Y72.Y       Tilo                  0.616   ftop/cp/wci_respF_3_DEQ
                                                       ftop/cp/wci_respF_10_DEQ11
    SLICE_X59Y56.G3      net (fanout=4)        1.110   ftop/cp/N234
    SLICE_X59Y56.Y       Tilo                  0.561   ftop/cp/wci_respF_8_DEQ
                                                       ftop/cp/wci_respF_2_DEQ1
    SLICE_X70Y52.CE      net (fanout=1)        1.068   ftop/cp/wci_respF_2_DEQ
    SLICE_X70Y52.CLK     Tceck                 0.155   ftop/cp/wci_respF_2_EMPTY_N
                                                       ftop/cp/wci_respF_2/empty_reg
    -------------------------------------------------  ---------------------------
    Total                                     16.247ns (6.508ns logic, 9.739ns route)
                                                       (40.1% logic, 59.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.403ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_27 (FF)
  Destination:          ftop/cp/wci_respF_2/empty_reg (FF)
  Requirement:          12.000ns
  Data Path Delay:      16.249ns (Levels of Logic = 10)
  Clock Path Skew:      -0.154ns (0.338 - 0.492)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_27 to ftop/cp/wci_respF_2/empty_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X63Y67.XQ      Tcko                  0.495   ftop/cp/cpReq<27>
                                                       ftop/cp/cpReq_27
    SLICE_X67Y64.F3      net (fanout=4)        1.151   ftop/cp/cpReq<27>
    SLICE_X67Y64.X       Tilo                  0.562   ftop/cp/N1552
                                                       ftop/cp/_theResult_____1__h74424<3>1_SW0
    SLICE_X67Y60.F4      net (fanout=1)        0.472   ftop/cp/N1552
    SLICE_X67Y60.X       Tilo                  0.562   ftop/cp/_theResult_____1__h74424<3>
                                                       ftop/cp/_theResult_____1__h74424<3>1
    SLICE_X67Y55.G4      net (fanout=18)       0.889   ftop/cp/_theResult_____1__h74424<3>
    SLICE_X67Y55.Y       Tilo                  0.561   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_F_F_F_T_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X73Y46.F4      net (fanout=10)       1.373   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X73Y46.X       Tilo                  0.562   ftop/cp/wci_busy_12
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_F_F_F_T_F_T1
    SLICE_X71Y48.F2      net (fanout=8)        0.680   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_F_F_F_T_F_T
    SLICE_X71Y48.X       Tilo                  0.562   ftop/cp/WILL_FIRE_RL_completeWorkerWrite852
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite852
    SLICE_X69Y60.F1      net (fanout=1)        1.053   ftop/cp/WILL_FIRE_RL_completeWorkerWrite852
    SLICE_X69Y60.X       Tilo                  0.562   ftop/cp/WILL_FIRE_RL_completeWorkerWrite879
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite879
    SLICE_X69Y56.F2      net (fanout=1)        0.302   ftop/cp/WILL_FIRE_RL_completeWorkerWrite879
    SLICE_X69Y56.X       Tilo                  0.562   ftop/cp/N885
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite1537_SW0
    SLICE_X67Y56.F2      net (fanout=1)        0.586   ftop/cp/N885
    SLICE_X67Y56.X       Tilo                  0.562   ftop/cp/WILL_FIRE_RL_completeWorkerWrite
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite1537
    SLICE_X68Y72.G1      net (fanout=9)        1.243   ftop/cp/WILL_FIRE_RL_completeWorkerWrite
    SLICE_X68Y72.Y       Tilo                  0.616   ftop/cp/wci_respF_3_DEQ
                                                       ftop/cp/wci_respF_10_DEQ11
    SLICE_X59Y56.G3      net (fanout=4)        1.110   ftop/cp/N234
    SLICE_X59Y56.Y       Tilo                  0.561   ftop/cp/wci_respF_8_DEQ
                                                       ftop/cp/wci_respF_2_DEQ1
    SLICE_X70Y52.CE      net (fanout=1)        1.068   ftop/cp/wci_respF_2_DEQ
    SLICE_X70Y52.CLK     Tceck                 0.155   ftop/cp/wci_respF_2_EMPTY_N
                                                       ftop/cp/wci_respF_2/empty_reg
    -------------------------------------------------  ---------------------------
    Total                                     16.249ns (6.322ns logic, 9.927ns route)
                                                       (38.9% logic, 61.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.394ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_20_1 (FF)
  Destination:          ftop/cp/wci_respF_2/empty_reg (FF)
  Requirement:          12.000ns
  Data Path Delay:      16.240ns (Levels of Logic = 10)
  Clock Path Skew:      -0.154ns (0.338 - 0.492)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_20_1 to ftop/cp/wci_respF_2/empty_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y66.YQ      Tcko                  0.596   ftop/cp/cpReq<0>
                                                       ftop/cp/cpReq_20_1
    SLICE_X66Y61.G4      net (fanout=3)        0.799   ftop/cp/cpReq_20_1
    SLICE_X66Y61.Y       Tilo                  0.616   ftop/cp/_theResult_____1__h74424<1>
                                                       ftop/cp/Msub_wn__h74423_xor<1>11
    SLICE_X66Y61.F4      net (fanout=3)        0.334   ftop/cp/wn__h74423<1>
    SLICE_X66Y61.X       Tilo                  0.601   ftop/cp/_theResult_____1__h74424<1>
                                                       ftop/cp/_theResult_____1__h74424<1>1
    SLICE_X69Y52.G3      net (fanout=18)       1.334   ftop/cp/_theResult_____1__h74424<1>
    SLICE_X69Y52.Y       Tilo                  0.561   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_T_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_T_F_F_F_T_cmp_eq00001
    SLICE_X73Y51.F1      net (fanout=11)       1.309   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_T_F_F_F_T_cmp_eq0000
    SLICE_X73Y51.X       Tilo                  0.562   ftop/cp/wci_reqPend_2<1>
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_T_T_T1
    SLICE_X68Y50.F1      net (fanout=4)        0.997   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_T_T_T
    SLICE_X68Y50.X       Tilo                  0.601   ftop/cp/WILL_FIRE_RL_completeWorkerWrite1260
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite1260
    SLICE_X68Y55.F2      net (fanout=1)        0.514   ftop/cp/WILL_FIRE_RL_completeWorkerWrite1260
    SLICE_X68Y55.X       Tilo                  0.601   ftop/cp/WILL_FIRE_RL_completeWorkerWrite1311
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite1311
    SLICE_X69Y56.F1      net (fanout=1)        0.352   ftop/cp/WILL_FIRE_RL_completeWorkerWrite1311
    SLICE_X69Y56.X       Tilo                  0.562   ftop/cp/N885
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite1537_SW0
    SLICE_X67Y56.F2      net (fanout=1)        0.586   ftop/cp/N885
    SLICE_X67Y56.X       Tilo                  0.562   ftop/cp/WILL_FIRE_RL_completeWorkerWrite
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite1537
    SLICE_X68Y72.G1      net (fanout=9)        1.243   ftop/cp/WILL_FIRE_RL_completeWorkerWrite
    SLICE_X68Y72.Y       Tilo                  0.616   ftop/cp/wci_respF_3_DEQ
                                                       ftop/cp/wci_respF_10_DEQ11
    SLICE_X59Y56.G3      net (fanout=4)        1.110   ftop/cp/N234
    SLICE_X59Y56.Y       Tilo                  0.561   ftop/cp/wci_respF_8_DEQ
                                                       ftop/cp/wci_respF_2_DEQ1
    SLICE_X70Y52.CE      net (fanout=1)        1.068   ftop/cp/wci_respF_2_DEQ
    SLICE_X70Y52.CLK     Tceck                 0.155   ftop/cp/wci_respF_2_EMPTY_N
                                                       ftop/cp/wci_respF_2/empty_reg
    -------------------------------------------------  ---------------------------
    Total                                     16.240ns (6.594ns logic, 9.646ns route)
                                                       (40.6% logic, 59.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.379ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_11_1 (FF)
  Destination:          ftop/cp/wci_respF_2/empty_reg (FF)
  Requirement:          12.000ns
  Data Path Delay:      16.211ns (Levels of Logic = 10)
  Clock Path Skew:      -0.168ns (0.589 - 0.757)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_11_1 to ftop/cp/wci_respF_2/empty_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y72.XQ      Tcko                  0.495   ftop/cp/cpReq_11_1
                                                       ftop/cp/cpReq_11_1
    SLICE_X63Y64.F1      net (fanout=1)        0.912   ftop/cp/cpReq_11_1
    SLICE_X63Y64.X       Tilo                  0.562   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_T_F_T_cmp_eq000112
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_T_F_T_cmp_eq000112
    SLICE_X67Y61.G4      net (fanout=3)        1.059   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_T_F_T_cmp_eq000112
    SLICE_X67Y61.Y       Tilo                  0.561   ftop/cp/N549
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_T_F_T_cmp_eq000146
    SLICE_X66Y57.G1      net (fanout=3)        0.861   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_T_F_T_cmp_eq0001
    SLICE_X66Y57.Y       Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_F_F_T_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_F_F_F_F11
    SLICE_X56Y58.G2      net (fanout=16)       1.269   ftop/cp/N225
    SLICE_X56Y58.Y       Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_F_T_F_F_T_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_F_T_F_F_F_T1
    SLICE_X58Y58.F4      net (fanout=10)       0.331   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_F_T_F_F_F_T
    SLICE_X58Y58.X       Tilo                  0.601   ftop/cp/WILL_FIRE_RL_completeWorkerWrite941
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite941
    SLICE_X66Y56.F2      net (fanout=1)        0.984   ftop/cp/WILL_FIRE_RL_completeWorkerWrite941
    SLICE_X66Y56.X       Tilo                  0.601   ftop/cp/WILL_FIRE_RL_completeWorkerWrite968
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite968
    SLICE_X69Y56.F4      net (fanout=1)        0.280   ftop/cp/WILL_FIRE_RL_completeWorkerWrite968
    SLICE_X69Y56.X       Tilo                  0.562   ftop/cp/N885
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite1537_SW0
    SLICE_X67Y56.F2      net (fanout=1)        0.586   ftop/cp/N885
    SLICE_X67Y56.X       Tilo                  0.562   ftop/cp/WILL_FIRE_RL_completeWorkerWrite
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite1537
    SLICE_X68Y72.G1      net (fanout=9)        1.243   ftop/cp/WILL_FIRE_RL_completeWorkerWrite
    SLICE_X68Y72.Y       Tilo                  0.616   ftop/cp/wci_respF_3_DEQ
                                                       ftop/cp/wci_respF_10_DEQ11
    SLICE_X59Y56.G3      net (fanout=4)        1.110   ftop/cp/N234
    SLICE_X59Y56.Y       Tilo                  0.561   ftop/cp/wci_respF_8_DEQ
                                                       ftop/cp/wci_respF_2_DEQ1
    SLICE_X70Y52.CE      net (fanout=1)        1.068   ftop/cp/wci_respF_2_DEQ
    SLICE_X70Y52.CLK     Tceck                 0.155   ftop/cp/wci_respF_2_EMPTY_N
                                                       ftop/cp/wci_respF_2/empty_reg
    -------------------------------------------------  ---------------------------
    Total                                     16.211ns (6.508ns logic, 9.703ns route)
                                                       (40.1% logic, 59.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.377ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_26 (FF)
  Destination:          ftop/cp/wci_respF_2/empty_reg (FF)
  Requirement:          12.000ns
  Data Path Delay:      16.233ns (Levels of Logic = 10)
  Clock Path Skew:      -0.144ns (0.338 - 0.482)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_26 to ftop/cp/wci_respF_2/empty_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y64.XQ      Tcko                  0.521   ftop/cp/cpReq<26>
                                                       ftop/cp/cpReq_26
    SLICE_X67Y64.F1      net (fanout=7)        1.109   ftop/cp/cpReq<26>
    SLICE_X67Y64.X       Tilo                  0.562   ftop/cp/N1552
                                                       ftop/cp/_theResult_____1__h74424<3>1_SW0
    SLICE_X67Y60.F4      net (fanout=1)        0.472   ftop/cp/N1552
    SLICE_X67Y60.X       Tilo                  0.562   ftop/cp/_theResult_____1__h74424<3>
                                                       ftop/cp/_theResult_____1__h74424<3>1
    SLICE_X67Y55.G4      net (fanout=18)       0.889   ftop/cp/_theResult_____1__h74424<3>
    SLICE_X67Y55.Y       Tilo                  0.561   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_F_F_F_T_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X73Y46.F4      net (fanout=10)       1.373   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X73Y46.X       Tilo                  0.562   ftop/cp/wci_busy_12
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_F_F_F_T_F_T1
    SLICE_X71Y48.F2      net (fanout=8)        0.680   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_F_F_F_T_F_T
    SLICE_X71Y48.X       Tilo                  0.562   ftop/cp/WILL_FIRE_RL_completeWorkerWrite852
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite852
    SLICE_X69Y60.F1      net (fanout=1)        1.053   ftop/cp/WILL_FIRE_RL_completeWorkerWrite852
    SLICE_X69Y60.X       Tilo                  0.562   ftop/cp/WILL_FIRE_RL_completeWorkerWrite879
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite879
    SLICE_X69Y56.F2      net (fanout=1)        0.302   ftop/cp/WILL_FIRE_RL_completeWorkerWrite879
    SLICE_X69Y56.X       Tilo                  0.562   ftop/cp/N885
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite1537_SW0
    SLICE_X67Y56.F2      net (fanout=1)        0.586   ftop/cp/N885
    SLICE_X67Y56.X       Tilo                  0.562   ftop/cp/WILL_FIRE_RL_completeWorkerWrite
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite1537
    SLICE_X68Y72.G1      net (fanout=9)        1.243   ftop/cp/WILL_FIRE_RL_completeWorkerWrite
    SLICE_X68Y72.Y       Tilo                  0.616   ftop/cp/wci_respF_3_DEQ
                                                       ftop/cp/wci_respF_10_DEQ11
    SLICE_X59Y56.G3      net (fanout=4)        1.110   ftop/cp/N234
    SLICE_X59Y56.Y       Tilo                  0.561   ftop/cp/wci_respF_8_DEQ
                                                       ftop/cp/wci_respF_2_DEQ1
    SLICE_X70Y52.CE      net (fanout=1)        1.068   ftop/cp/wci_respF_2_DEQ
    SLICE_X70Y52.CLK     Tceck                 0.155   ftop/cp/wci_respF_2_EMPTY_N
                                                       ftop/cp/wci_respF_2/empty_reg
    -------------------------------------------------  ---------------------------
    Total                                     16.233ns (6.348ns logic, 9.885ns route)
                                                       (39.1% logic, 60.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.300ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_22 (FF)
  Destination:          ftop/cp/wci_respF_2/empty_reg (FF)
  Requirement:          12.000ns
  Data Path Delay:      16.123ns (Levels of Logic = 10)
  Clock Path Skew:      -0.177ns (0.338 - 0.515)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_22 to ftop/cp/wci_respF_2/empty_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y67.XQ      Tcko                  0.495   ftop/cp/cpReq<22>
                                                       ftop/cp/cpReq_22
    SLICE_X67Y60.G2      net (fanout=18)       1.477   ftop/cp/cpReq<22>
    SLICE_X67Y60.Y       Tilo                  0.561   ftop/cp/_theResult_____1__h74424<3>
                                                       ftop/cp/Msub_wn__h74423_xor<3>11
    SLICE_X67Y60.F3      net (fanout=1)        0.021   ftop/cp/Msub_wn__h74423_xor<3>11/O
    SLICE_X67Y60.X       Tilo                  0.562   ftop/cp/_theResult_____1__h74424<3>
                                                       ftop/cp/_theResult_____1__h74424<3>1
    SLICE_X67Y55.G4      net (fanout=18)       0.889   ftop/cp/_theResult_____1__h74424<3>
    SLICE_X67Y55.Y       Tilo                  0.561   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_F_F_F_T_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X73Y46.F4      net (fanout=10)       1.373   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X73Y46.X       Tilo                  0.562   ftop/cp/wci_busy_12
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_F_F_F_T_F_T1
    SLICE_X71Y48.F2      net (fanout=8)        0.680   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_F_F_F_T_F_T
    SLICE_X71Y48.X       Tilo                  0.562   ftop/cp/WILL_FIRE_RL_completeWorkerWrite852
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite852
    SLICE_X69Y60.F1      net (fanout=1)        1.053   ftop/cp/WILL_FIRE_RL_completeWorkerWrite852
    SLICE_X69Y60.X       Tilo                  0.562   ftop/cp/WILL_FIRE_RL_completeWorkerWrite879
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite879
    SLICE_X69Y56.F2      net (fanout=1)        0.302   ftop/cp/WILL_FIRE_RL_completeWorkerWrite879
    SLICE_X69Y56.X       Tilo                  0.562   ftop/cp/N885
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite1537_SW0
    SLICE_X67Y56.F2      net (fanout=1)        0.586   ftop/cp/N885
    SLICE_X67Y56.X       Tilo                  0.562   ftop/cp/WILL_FIRE_RL_completeWorkerWrite
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite1537
    SLICE_X68Y72.G1      net (fanout=9)        1.243   ftop/cp/WILL_FIRE_RL_completeWorkerWrite
    SLICE_X68Y72.Y       Tilo                  0.616   ftop/cp/wci_respF_3_DEQ
                                                       ftop/cp/wci_respF_10_DEQ11
    SLICE_X59Y56.G3      net (fanout=4)        1.110   ftop/cp/N234
    SLICE_X59Y56.Y       Tilo                  0.561   ftop/cp/wci_respF_8_DEQ
                                                       ftop/cp/wci_respF_2_DEQ1
    SLICE_X70Y52.CE      net (fanout=1)        1.068   ftop/cp/wci_respF_2_DEQ
    SLICE_X70Y52.CLK     Tceck                 0.155   ftop/cp/wci_respF_2_EMPTY_N
                                                       ftop/cp/wci_respF_2/empty_reg
    -------------------------------------------------  ---------------------------
    Total                                     16.123ns (6.321ns logic, 9.802ns route)
                                                       (39.2% logic, 60.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.269ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_21_1 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_25 (FF)
  Requirement:          12.000ns
  Data Path Delay:      16.083ns (Levels of Logic = 11)
  Clock Path Skew:      -0.186ns (0.601 - 0.787)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_21_1 to ftop/cp/cpRespF/data0_reg_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y67.XQ      Tcko                  0.521   ftop/cp/cpReq_21_1
                                                       ftop/cp/cpReq_21_1
    SLICE_X66Y61.G2      net (fanout=3)        0.912   ftop/cp/cpReq_21_1
    SLICE_X66Y61.Y       Tilo                  0.616   ftop/cp/_theResult_____1__h74424<1>
                                                       ftop/cp/Msub_wn__h74423_xor<1>11
    SLICE_X64Y61.G2      net (fanout=3)        0.621   ftop/cp/wn__h74423<1>
    SLICE_X64Y61.Y       Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_T_F_cmp_eq0000
                                                       ftop/cp/_theResult_____1__h74442<1>1
    SLICE_X68Y62.F1      net (fanout=36)       0.882   ftop/cp/_theResult_____1__h74442<1>
    SLICE_X68Y62.X       Tilo                  0.601   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_T_T_F_cmp_eq0000
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X75Y56.F1      net (fanout=10)       1.737   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X75Y56.X       Tilo                  0.562   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_T_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_T_F_F_F_T1
    SLICE_X68Y56.F3      net (fanout=9)        0.718   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_T_F_F_F_T
    SLICE_X68Y56.X       Tilo                  0.601   ftop/cp/WILL_FIRE_RL_completeWorkerRead735
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead735
    SLICE_X68Y70.F1      net (fanout=1)        0.602   ftop/cp/WILL_FIRE_RL_completeWorkerRead735
    SLICE_X68Y70.X       Tilo                  0.601   ftop/cp/WILL_FIRE_RL_completeWorkerRead864
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead864
    SLICE_X63Y68.G3      net (fanout=1)        0.781   ftop/cp/WILL_FIRE_RL_completeWorkerRead864
    SLICE_X63Y68.Y       Tilo                  0.561   ftop/cp/cpRespF_ENQ
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead888
    SLICE_X63Y68.F3      net (fanout=10)       0.082   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X63Y68.X       Tilo                  0.562   ftop/cp/cpRespF_ENQ
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X58Y88.G4      net (fanout=9)        1.566   ftop/cp/cpRespF_ENQ
    SLICE_X58Y88.Y       Tilo                  0.616   ftop/cp/cpRespF/N40
                                                       ftop/cp/cpRespF/d0h1_2
    SLICE_X58Y89.G2      net (fanout=10)       1.032   ftop/cp/cpRespF/d0h11
    SLICE_X58Y89.Y       Tilo                  0.616   ftop/cp_server_response_get<25>
                                                       ftop/cp/cpRespF/data0_reg_or0000<25>_SW0
    SLICE_X58Y89.F3      net (fanout=1)        0.021   ftop/cp/cpRespF/data0_reg_or0000<25>_SW0/O
    SLICE_X58Y89.CLK     Tfck                  0.656   ftop/cp_server_response_get<25>
                                                       ftop/cp/cpRespF/data0_reg_25_rstpot
                                                       ftop/cp/cpRespF/data0_reg_25
    -------------------------------------------------  ---------------------------
    Total                                     16.083ns (7.129ns logic, 8.954ns route)
                                                       (44.3% logic, 55.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.250ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_27 (FF)
  Destination:          ftop/cp/wci_respF_2/empty_reg (FF)
  Requirement:          12.000ns
  Data Path Delay:      16.096ns (Levels of Logic = 10)
  Clock Path Skew:      -0.154ns (0.338 - 0.492)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_27 to ftop/cp/wci_respF_2/empty_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X63Y67.XQ      Tcko                  0.495   ftop/cp/cpReq<27>
                                                       ftop/cp/cpReq_27
    SLICE_X67Y64.F3      net (fanout=4)        1.151   ftop/cp/cpReq<27>
    SLICE_X67Y64.X       Tilo                  0.562   ftop/cp/N1552
                                                       ftop/cp/_theResult_____1__h74424<3>1_SW0
    SLICE_X67Y60.F4      net (fanout=1)        0.472   ftop/cp/N1552
    SLICE_X67Y60.X       Tilo                  0.562   ftop/cp/_theResult_____1__h74424<3>
                                                       ftop/cp/_theResult_____1__h74424<3>1
    SLICE_X69Y52.G4      net (fanout=18)       0.894   ftop/cp/_theResult_____1__h74424<3>
    SLICE_X69Y52.Y       Tilo                  0.561   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_T_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_T_F_F_F_T_cmp_eq00001
    SLICE_X73Y51.F1      net (fanout=11)       1.309   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_T_F_F_F_T_cmp_eq0000
    SLICE_X73Y51.X       Tilo                  0.562   ftop/cp/wci_reqPend_2<1>
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_T_T_T1
    SLICE_X68Y50.F1      net (fanout=4)        0.997   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_T_T_T
    SLICE_X68Y50.X       Tilo                  0.601   ftop/cp/WILL_FIRE_RL_completeWorkerWrite1260
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite1260
    SLICE_X68Y55.F2      net (fanout=1)        0.514   ftop/cp/WILL_FIRE_RL_completeWorkerWrite1260
    SLICE_X68Y55.X       Tilo                  0.601   ftop/cp/WILL_FIRE_RL_completeWorkerWrite1311
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite1311
    SLICE_X69Y56.F1      net (fanout=1)        0.352   ftop/cp/WILL_FIRE_RL_completeWorkerWrite1311
    SLICE_X69Y56.X       Tilo                  0.562   ftop/cp/N885
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite1537_SW0
    SLICE_X67Y56.F2      net (fanout=1)        0.586   ftop/cp/N885
    SLICE_X67Y56.X       Tilo                  0.562   ftop/cp/WILL_FIRE_RL_completeWorkerWrite
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite1537
    SLICE_X68Y72.G1      net (fanout=9)        1.243   ftop/cp/WILL_FIRE_RL_completeWorkerWrite
    SLICE_X68Y72.Y       Tilo                  0.616   ftop/cp/wci_respF_3_DEQ
                                                       ftop/cp/wci_respF_10_DEQ11
    SLICE_X59Y56.G3      net (fanout=4)        1.110   ftop/cp/N234
    SLICE_X59Y56.Y       Tilo                  0.561   ftop/cp/wci_respF_8_DEQ
                                                       ftop/cp/wci_respF_2_DEQ1
    SLICE_X70Y52.CE      net (fanout=1)        1.068   ftop/cp/wci_respF_2_DEQ
    SLICE_X70Y52.CLK     Tceck                 0.155   ftop/cp/wci_respF_2_EMPTY_N
                                                       ftop/cp/wci_respF_2/empty_reg
    -------------------------------------------------  ---------------------------
    Total                                     16.096ns (6.400ns logic, 9.696ns route)
                                                       (39.8% logic, 60.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.246ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_15_1 (FF)
  Destination:          ftop/cp/wci_respF_2/empty_reg (FF)
  Requirement:          12.000ns
  Data Path Delay:      16.021ns (Levels of Logic = 10)
  Clock Path Skew:      -0.225ns (0.338 - 0.563)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_15_1 to ftop/cp/wci_respF_2/empty_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y68.XQ      Tcko                  0.495   ftop/cp/cpReq_15_1
                                                       ftop/cp/cpReq_15_1
    SLICE_X63Y64.F3      net (fanout=1)        0.722   ftop/cp/cpReq_15_1
    SLICE_X63Y64.X       Tilo                  0.562   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_T_F_T_cmp_eq000112
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_T_F_T_cmp_eq000112
    SLICE_X67Y61.G4      net (fanout=3)        1.059   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_T_F_T_cmp_eq000112
    SLICE_X67Y61.Y       Tilo                  0.561   ftop/cp/N549
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_T_F_T_cmp_eq000146
    SLICE_X66Y57.G1      net (fanout=3)        0.861   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_T_F_T_cmp_eq0001
    SLICE_X66Y57.Y       Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_F_F_T_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_F_F_F_F11
    SLICE_X56Y58.G2      net (fanout=16)       1.269   ftop/cp/N225
    SLICE_X56Y58.Y       Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_F_T_F_F_T_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_F_T_F_F_F_T1
    SLICE_X58Y58.F4      net (fanout=10)       0.331   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_F_T_F_F_F_T
    SLICE_X58Y58.X       Tilo                  0.601   ftop/cp/WILL_FIRE_RL_completeWorkerWrite941
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite941
    SLICE_X66Y56.F2      net (fanout=1)        0.984   ftop/cp/WILL_FIRE_RL_completeWorkerWrite941
    SLICE_X66Y56.X       Tilo                  0.601   ftop/cp/WILL_FIRE_RL_completeWorkerWrite968
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite968
    SLICE_X69Y56.F4      net (fanout=1)        0.280   ftop/cp/WILL_FIRE_RL_completeWorkerWrite968
    SLICE_X69Y56.X       Tilo                  0.562   ftop/cp/N885
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite1537_SW0
    SLICE_X67Y56.F2      net (fanout=1)        0.586   ftop/cp/N885
    SLICE_X67Y56.X       Tilo                  0.562   ftop/cp/WILL_FIRE_RL_completeWorkerWrite
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite1537
    SLICE_X68Y72.G1      net (fanout=9)        1.243   ftop/cp/WILL_FIRE_RL_completeWorkerWrite
    SLICE_X68Y72.Y       Tilo                  0.616   ftop/cp/wci_respF_3_DEQ
                                                       ftop/cp/wci_respF_10_DEQ11
    SLICE_X59Y56.G3      net (fanout=4)        1.110   ftop/cp/N234
    SLICE_X59Y56.Y       Tilo                  0.561   ftop/cp/wci_respF_8_DEQ
                                                       ftop/cp/wci_respF_2_DEQ1
    SLICE_X70Y52.CE      net (fanout=1)        1.068   ftop/cp/wci_respF_2_DEQ
    SLICE_X70Y52.CLK     Tceck                 0.155   ftop/cp/wci_respF_2_EMPTY_N
                                                       ftop/cp/wci_respF_2/empty_reg
    -------------------------------------------------  ---------------------------
    Total                                     16.021ns (6.508ns logic, 9.513ns route)
                                                       (40.6% logic, 59.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.231ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_20_1 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_25 (FF)
  Requirement:          12.000ns
  Data Path Delay:      16.045ns (Levels of Logic = 11)
  Clock Path Skew:      -0.186ns (0.601 - 0.787)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_20_1 to ftop/cp/cpRespF/data0_reg_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y66.YQ      Tcko                  0.596   ftop/cp/cpReq<0>
                                                       ftop/cp/cpReq_20_1
    SLICE_X66Y61.G4      net (fanout=3)        0.799   ftop/cp/cpReq_20_1
    SLICE_X66Y61.Y       Tilo                  0.616   ftop/cp/_theResult_____1__h74424<1>
                                                       ftop/cp/Msub_wn__h74423_xor<1>11
    SLICE_X64Y61.G2      net (fanout=3)        0.621   ftop/cp/wn__h74423<1>
    SLICE_X64Y61.Y       Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_T_F_cmp_eq0000
                                                       ftop/cp/_theResult_____1__h74442<1>1
    SLICE_X68Y62.F1      net (fanout=36)       0.882   ftop/cp/_theResult_____1__h74442<1>
    SLICE_X68Y62.X       Tilo                  0.601   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_T_T_F_cmp_eq0000
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X75Y56.F1      net (fanout=10)       1.737   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X75Y56.X       Tilo                  0.562   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_T_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_T_F_F_F_T1
    SLICE_X68Y56.F3      net (fanout=9)        0.718   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_T_F_F_F_T
    SLICE_X68Y56.X       Tilo                  0.601   ftop/cp/WILL_FIRE_RL_completeWorkerRead735
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead735
    SLICE_X68Y70.F1      net (fanout=1)        0.602   ftop/cp/WILL_FIRE_RL_completeWorkerRead735
    SLICE_X68Y70.X       Tilo                  0.601   ftop/cp/WILL_FIRE_RL_completeWorkerRead864
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead864
    SLICE_X63Y68.G3      net (fanout=1)        0.781   ftop/cp/WILL_FIRE_RL_completeWorkerRead864
    SLICE_X63Y68.Y       Tilo                  0.561   ftop/cp/cpRespF_ENQ
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead888
    SLICE_X63Y68.F3      net (fanout=10)       0.082   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X63Y68.X       Tilo                  0.562   ftop/cp/cpRespF_ENQ
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X58Y88.G4      net (fanout=9)        1.566   ftop/cp/cpRespF_ENQ
    SLICE_X58Y88.Y       Tilo                  0.616   ftop/cp/cpRespF/N40
                                                       ftop/cp/cpRespF/d0h1_2
    SLICE_X58Y89.G2      net (fanout=10)       1.032   ftop/cp/cpRespF/d0h11
    SLICE_X58Y89.Y       Tilo                  0.616   ftop/cp_server_response_get<25>
                                                       ftop/cp/cpRespF/data0_reg_or0000<25>_SW0
    SLICE_X58Y89.F3      net (fanout=1)        0.021   ftop/cp/cpRespF/data0_reg_or0000<25>_SW0/O
    SLICE_X58Y89.CLK     Tfck                  0.656   ftop/cp_server_response_get<25>
                                                       ftop/cp/cpRespF/data0_reg_25_rstpot
                                                       ftop/cp/cpRespF/data0_reg_25
    -------------------------------------------------  ---------------------------
    Total                                     16.045ns (7.204ns logic, 8.841ns route)
                                                       (44.9% logic, 55.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.224ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_26 (FF)
  Destination:          ftop/cp/wci_respF_2/empty_reg (FF)
  Requirement:          12.000ns
  Data Path Delay:      16.080ns (Levels of Logic = 10)
  Clock Path Skew:      -0.144ns (0.338 - 0.482)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_26 to ftop/cp/wci_respF_2/empty_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y64.XQ      Tcko                  0.521   ftop/cp/cpReq<26>
                                                       ftop/cp/cpReq_26
    SLICE_X67Y64.F1      net (fanout=7)        1.109   ftop/cp/cpReq<26>
    SLICE_X67Y64.X       Tilo                  0.562   ftop/cp/N1552
                                                       ftop/cp/_theResult_____1__h74424<3>1_SW0
    SLICE_X67Y60.F4      net (fanout=1)        0.472   ftop/cp/N1552
    SLICE_X67Y60.X       Tilo                  0.562   ftop/cp/_theResult_____1__h74424<3>
                                                       ftop/cp/_theResult_____1__h74424<3>1
    SLICE_X69Y52.G4      net (fanout=18)       0.894   ftop/cp/_theResult_____1__h74424<3>
    SLICE_X69Y52.Y       Tilo                  0.561   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_T_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_T_F_F_F_T_cmp_eq00001
    SLICE_X73Y51.F1      net (fanout=11)       1.309   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_T_F_F_F_T_cmp_eq0000
    SLICE_X73Y51.X       Tilo                  0.562   ftop/cp/wci_reqPend_2<1>
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_T_T_T1
    SLICE_X68Y50.F1      net (fanout=4)        0.997   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_T_T_T
    SLICE_X68Y50.X       Tilo                  0.601   ftop/cp/WILL_FIRE_RL_completeWorkerWrite1260
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite1260
    SLICE_X68Y55.F2      net (fanout=1)        0.514   ftop/cp/WILL_FIRE_RL_completeWorkerWrite1260
    SLICE_X68Y55.X       Tilo                  0.601   ftop/cp/WILL_FIRE_RL_completeWorkerWrite1311
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite1311
    SLICE_X69Y56.F1      net (fanout=1)        0.352   ftop/cp/WILL_FIRE_RL_completeWorkerWrite1311
    SLICE_X69Y56.X       Tilo                  0.562   ftop/cp/N885
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite1537_SW0
    SLICE_X67Y56.F2      net (fanout=1)        0.586   ftop/cp/N885
    SLICE_X67Y56.X       Tilo                  0.562   ftop/cp/WILL_FIRE_RL_completeWorkerWrite
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite1537
    SLICE_X68Y72.G1      net (fanout=9)        1.243   ftop/cp/WILL_FIRE_RL_completeWorkerWrite
    SLICE_X68Y72.Y       Tilo                  0.616   ftop/cp/wci_respF_3_DEQ
                                                       ftop/cp/wci_respF_10_DEQ11
    SLICE_X59Y56.G3      net (fanout=4)        1.110   ftop/cp/N234
    SLICE_X59Y56.Y       Tilo                  0.561   ftop/cp/wci_respF_8_DEQ
                                                       ftop/cp/wci_respF_2_DEQ1
    SLICE_X70Y52.CE      net (fanout=1)        1.068   ftop/cp/wci_respF_2_DEQ
    SLICE_X70Y52.CLK     Tceck                 0.155   ftop/cp/wci_respF_2_EMPTY_N
                                                       ftop/cp/wci_respF_2/empty_reg
    -------------------------------------------------  ---------------------------
    Total                                     16.080ns (6.426ns logic, 9.654ns route)
                                                       (40.0% logic, 60.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.165ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_11_1 (FF)
  Destination:          ftop/cp/wci_respF_2/empty_reg (FF)
  Requirement:          12.000ns
  Data Path Delay:      15.997ns (Levels of Logic = 10)
  Clock Path Skew:      -0.168ns (0.589 - 0.757)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_11_1 to ftop/cp/wci_respF_2/empty_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y72.XQ      Tcko                  0.495   ftop/cp/cpReq_11_1
                                                       ftop/cp/cpReq_11_1
    SLICE_X63Y64.F1      net (fanout=1)        0.912   ftop/cp/cpReq_11_1
    SLICE_X63Y64.X       Tilo                  0.562   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_T_F_T_cmp_eq000112
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_T_F_T_cmp_eq000112
    SLICE_X67Y61.G4      net (fanout=3)        1.059   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_T_F_T_cmp_eq000112
    SLICE_X67Y61.Y       Tilo                  0.561   ftop/cp/N549
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_T_F_T_cmp_eq000146
    SLICE_X66Y57.G1      net (fanout=3)        0.861   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_T_F_T_cmp_eq0001
    SLICE_X66Y57.Y       Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_F_F_T_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_F_F_F_F11
    SLICE_X67Y55.F1      net (fanout=16)       0.667   ftop/cp/N225
    SLICE_X67Y55.X       Tilo                  0.562   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_F_F_F_T_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_F_F_F_T_F_F_F_T1
    SLICE_X71Y48.F4      net (fanout=9)        0.760   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_F_F_F_T_F_F_F_T
    SLICE_X71Y48.X       Tilo                  0.562   ftop/cp/WILL_FIRE_RL_completeWorkerWrite852
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite852
    SLICE_X69Y60.F1      net (fanout=1)        1.053   ftop/cp/WILL_FIRE_RL_completeWorkerWrite852
    SLICE_X69Y60.X       Tilo                  0.562   ftop/cp/WILL_FIRE_RL_completeWorkerWrite879
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite879
    SLICE_X69Y56.F2      net (fanout=1)        0.302   ftop/cp/WILL_FIRE_RL_completeWorkerWrite879
    SLICE_X69Y56.X       Tilo                  0.562   ftop/cp/N885
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite1537_SW0
    SLICE_X67Y56.F2      net (fanout=1)        0.586   ftop/cp/N885
    SLICE_X67Y56.X       Tilo                  0.562   ftop/cp/WILL_FIRE_RL_completeWorkerWrite
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite1537
    SLICE_X68Y72.G1      net (fanout=9)        1.243   ftop/cp/WILL_FIRE_RL_completeWorkerWrite
    SLICE_X68Y72.Y       Tilo                  0.616   ftop/cp/wci_respF_3_DEQ
                                                       ftop/cp/wci_respF_10_DEQ11
    SLICE_X59Y56.G3      net (fanout=4)        1.110   ftop/cp/N234
    SLICE_X59Y56.Y       Tilo                  0.561   ftop/cp/wci_respF_8_DEQ
                                                       ftop/cp/wci_respF_2_DEQ1
    SLICE_X70Y52.CE      net (fanout=1)        1.068   ftop/cp/wci_respF_2_DEQ
    SLICE_X70Y52.CLK     Tceck                 0.155   ftop/cp/wci_respF_2_EMPTY_N
                                                       ftop/cp/wci_respF_2/empty_reg
    -------------------------------------------------  ---------------------------
    Total                                     15.997ns (6.376ns logic, 9.621ns route)
                                                       (39.9% logic, 60.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.147ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_21 (FF)
  Destination:          ftop/cp/wci_respF_2/empty_reg (FF)
  Requirement:          12.000ns
  Data Path Delay:      15.970ns (Levels of Logic = 10)
  Clock Path Skew:      -0.177ns (0.338 - 0.515)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_21 to ftop/cp/wci_respF_2/empty_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y67.YQ      Tcko                  0.524   ftop/cp/cpReq<22>
                                                       ftop/cp/cpReq_21
    SLICE_X67Y60.G1      net (fanout=18)       1.171   ftop/cp/cpReq<21>
    SLICE_X67Y60.Y       Tilo                  0.561   ftop/cp/_theResult_____1__h74424<3>
                                                       ftop/cp/Msub_wn__h74423_xor<3>11
    SLICE_X67Y60.F3      net (fanout=1)        0.021   ftop/cp/Msub_wn__h74423_xor<3>11/O
    SLICE_X67Y60.X       Tilo                  0.562   ftop/cp/_theResult_____1__h74424<3>
                                                       ftop/cp/_theResult_____1__h74424<3>1
    SLICE_X66Y54.G2      net (fanout=18)       1.359   ftop/cp/_theResult_____1__h74424<3>
    SLICE_X66Y54.Y       Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_T_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_T_T_F_cmp_eq00011
    SLICE_X60Y52.G2      net (fanout=10)       1.067   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_T_T_F_cmp_eq0001
    SLICE_X60Y52.Y       Tilo                  0.616   ftop/cp/wci_reqPend_21
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_T_T_T1
    SLICE_X58Y58.F3      net (fanout=4)        0.544   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_T_T_T
    SLICE_X58Y58.X       Tilo                  0.601   ftop/cp/WILL_FIRE_RL_completeWorkerWrite941
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite941
    SLICE_X66Y56.F2      net (fanout=1)        0.984   ftop/cp/WILL_FIRE_RL_completeWorkerWrite941
    SLICE_X66Y56.X       Tilo                  0.601   ftop/cp/WILL_FIRE_RL_completeWorkerWrite968
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite968
    SLICE_X69Y56.F4      net (fanout=1)        0.280   ftop/cp/WILL_FIRE_RL_completeWorkerWrite968
    SLICE_X69Y56.X       Tilo                  0.562   ftop/cp/N885
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite1537_SW0
    SLICE_X67Y56.F2      net (fanout=1)        0.586   ftop/cp/N885
    SLICE_X67Y56.X       Tilo                  0.562   ftop/cp/WILL_FIRE_RL_completeWorkerWrite
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite1537
    SLICE_X68Y72.G1      net (fanout=9)        1.243   ftop/cp/WILL_FIRE_RL_completeWorkerWrite
    SLICE_X68Y72.Y       Tilo                  0.616   ftop/cp/wci_respF_3_DEQ
                                                       ftop/cp/wci_respF_10_DEQ11
    SLICE_X59Y56.G3      net (fanout=4)        1.110   ftop/cp/N234
    SLICE_X59Y56.Y       Tilo                  0.561   ftop/cp/wci_respF_8_DEQ
                                                       ftop/cp/wci_respF_2_DEQ1
    SLICE_X70Y52.CE      net (fanout=1)        1.068   ftop/cp/wci_respF_2_DEQ
    SLICE_X70Y52.CLK     Tceck                 0.155   ftop/cp/wci_respF_2_EMPTY_N
                                                       ftop/cp/wci_respF_2/empty_reg
    -------------------------------------------------  ---------------------------
    Total                                     15.970ns (6.537ns logic, 9.433ns route)
                                                       (40.9% logic, 59.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.147ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_22 (FF)
  Destination:          ftop/cp/wci_respF_2/empty_reg (FF)
  Requirement:          12.000ns
  Data Path Delay:      15.970ns (Levels of Logic = 10)
  Clock Path Skew:      -0.177ns (0.338 - 0.515)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_22 to ftop/cp/wci_respF_2/empty_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y67.XQ      Tcko                  0.495   ftop/cp/cpReq<22>
                                                       ftop/cp/cpReq_22
    SLICE_X67Y60.G2      net (fanout=18)       1.477   ftop/cp/cpReq<22>
    SLICE_X67Y60.Y       Tilo                  0.561   ftop/cp/_theResult_____1__h74424<3>
                                                       ftop/cp/Msub_wn__h74423_xor<3>11
    SLICE_X67Y60.F3      net (fanout=1)        0.021   ftop/cp/Msub_wn__h74423_xor<3>11/O
    SLICE_X67Y60.X       Tilo                  0.562   ftop/cp/_theResult_____1__h74424<3>
                                                       ftop/cp/_theResult_____1__h74424<3>1
    SLICE_X69Y52.G4      net (fanout=18)       0.894   ftop/cp/_theResult_____1__h74424<3>
    SLICE_X69Y52.Y       Tilo                  0.561   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_T_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_T_F_F_F_T_cmp_eq00001
    SLICE_X73Y51.F1      net (fanout=11)       1.309   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_T_F_F_F_T_cmp_eq0000
    SLICE_X73Y51.X       Tilo                  0.562   ftop/cp/wci_reqPend_2<1>
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_T_T_T1
    SLICE_X68Y50.F1      net (fanout=4)        0.997   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_T_T_T
    SLICE_X68Y50.X       Tilo                  0.601   ftop/cp/WILL_FIRE_RL_completeWorkerWrite1260
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite1260
    SLICE_X68Y55.F2      net (fanout=1)        0.514   ftop/cp/WILL_FIRE_RL_completeWorkerWrite1260
    SLICE_X68Y55.X       Tilo                  0.601   ftop/cp/WILL_FIRE_RL_completeWorkerWrite1311
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite1311
    SLICE_X69Y56.F1      net (fanout=1)        0.352   ftop/cp/WILL_FIRE_RL_completeWorkerWrite1311
    SLICE_X69Y56.X       Tilo                  0.562   ftop/cp/N885
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite1537_SW0
    SLICE_X67Y56.F2      net (fanout=1)        0.586   ftop/cp/N885
    SLICE_X67Y56.X       Tilo                  0.562   ftop/cp/WILL_FIRE_RL_completeWorkerWrite
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite1537
    SLICE_X68Y72.G1      net (fanout=9)        1.243   ftop/cp/WILL_FIRE_RL_completeWorkerWrite
    SLICE_X68Y72.Y       Tilo                  0.616   ftop/cp/wci_respF_3_DEQ
                                                       ftop/cp/wci_respF_10_DEQ11
    SLICE_X59Y56.G3      net (fanout=4)        1.110   ftop/cp/N234
    SLICE_X59Y56.Y       Tilo                  0.561   ftop/cp/wci_respF_8_DEQ
                                                       ftop/cp/wci_respF_2_DEQ1
    SLICE_X70Y52.CE      net (fanout=1)        1.068   ftop/cp/wci_respF_2_DEQ
    SLICE_X70Y52.CLK     Tceck                 0.155   ftop/cp/wci_respF_2_EMPTY_N
                                                       ftop/cp/wci_respF_2/empty_reg
    -------------------------------------------------  ---------------------------
    Total                                     15.970ns (6.399ns logic, 9.571ns route)
                                                       (40.1% logic, 59.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.124ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_61 (FF)
  Destination:          ftop/cp/wci_respF_2/empty_reg (FF)
  Requirement:          12.000ns
  Data Path Delay:      16.010ns (Levels of Logic = 10)
  Clock Path Skew:      -0.114ns (0.338 - 0.452)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_61 to ftop/cp/wci_respF_2/empty_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y60.YQ      Tcko                  0.596   ftop/cp/cpReq<62>
                                                       ftop/cp/cpReq_61
    SLICE_X66Y63.G4      net (fanout=6)        0.470   ftop/cp/cpReq<61>
    SLICE_X66Y63.Y       Tilo                  0.616   ftop/cp/_theResult_____1__h74424<2>
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_T_T_F_cmp_eq00021
    SLICE_X66Y61.F1      net (fanout=11)       0.433   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_T_T_F_cmp_eq0002
    SLICE_X66Y61.X       Tilo                  0.601   ftop/cp/_theResult_____1__h74424<1>
                                                       ftop/cp/_theResult_____1__h74424<1>1
    SLICE_X69Y52.G3      net (fanout=18)       1.334   ftop/cp/_theResult_____1__h74424<1>
    SLICE_X69Y52.Y       Tilo                  0.561   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_T_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_T_F_F_F_T_cmp_eq00001
    SLICE_X73Y51.F1      net (fanout=11)       1.309   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_T_F_F_F_T_cmp_eq0000
    SLICE_X73Y51.X       Tilo                  0.562   ftop/cp/wci_reqPend_2<1>
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_T_T_T1
    SLICE_X68Y50.F1      net (fanout=4)        0.997   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_T_T_T
    SLICE_X68Y50.X       Tilo                  0.601   ftop/cp/WILL_FIRE_RL_completeWorkerWrite1260
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite1260
    SLICE_X68Y55.F2      net (fanout=1)        0.514   ftop/cp/WILL_FIRE_RL_completeWorkerWrite1260
    SLICE_X68Y55.X       Tilo                  0.601   ftop/cp/WILL_FIRE_RL_completeWorkerWrite1311
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite1311
    SLICE_X69Y56.F1      net (fanout=1)        0.352   ftop/cp/WILL_FIRE_RL_completeWorkerWrite1311
    SLICE_X69Y56.X       Tilo                  0.562   ftop/cp/N885
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite1537_SW0
    SLICE_X67Y56.F2      net (fanout=1)        0.586   ftop/cp/N885
    SLICE_X67Y56.X       Tilo                  0.562   ftop/cp/WILL_FIRE_RL_completeWorkerWrite
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite1537
    SLICE_X68Y72.G1      net (fanout=9)        1.243   ftop/cp/WILL_FIRE_RL_completeWorkerWrite
    SLICE_X68Y72.Y       Tilo                  0.616   ftop/cp/wci_respF_3_DEQ
                                                       ftop/cp/wci_respF_10_DEQ11
    SLICE_X59Y56.G3      net (fanout=4)        1.110   ftop/cp/N234
    SLICE_X59Y56.Y       Tilo                  0.561   ftop/cp/wci_respF_8_DEQ
                                                       ftop/cp/wci_respF_2_DEQ1
    SLICE_X70Y52.CE      net (fanout=1)        1.068   ftop/cp/wci_respF_2_DEQ
    SLICE_X70Y52.CLK     Tceck                 0.155   ftop/cp/wci_respF_2_EMPTY_N
                                                       ftop/cp/wci_respF_2/empty_reg
    -------------------------------------------------  ---------------------------
    Total                                     16.010ns (6.594ns logic, 9.416ns route)
                                                       (41.2% logic, 58.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.112ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_27 (FF)
  Destination:          ftop/cp/wci_respF_2/empty_reg (FF)
  Requirement:          12.000ns
  Data Path Delay:      15.958ns (Levels of Logic = 10)
  Clock Path Skew:      -0.154ns (0.338 - 0.492)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_27 to ftop/cp/wci_respF_2/empty_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X63Y67.XQ      Tcko                  0.495   ftop/cp/cpReq<27>
                                                       ftop/cp/cpReq_27
    SLICE_X67Y64.F3      net (fanout=4)        1.151   ftop/cp/cpReq<27>
    SLICE_X67Y64.X       Tilo                  0.562   ftop/cp/N1552
                                                       ftop/cp/_theResult_____1__h74424<3>1_SW0
    SLICE_X67Y60.F4      net (fanout=1)        0.472   ftop/cp/N1552
    SLICE_X67Y60.X       Tilo                  0.562   ftop/cp/_theResult_____1__h74424<3>
                                                       ftop/cp/_theResult_____1__h74424<3>1
    SLICE_X67Y55.G4      net (fanout=18)       0.889   ftop/cp/_theResult_____1__h74424<3>
    SLICE_X67Y55.Y       Tilo                  0.561   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_F_F_F_T_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X67Y47.G1      net (fanout=10)       0.873   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X67Y47.Y       Tilo                  0.561   ftop/cp/wci_wReset_n_12_EN
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_F_F_F_T_F_F_T_F_T1
    SLICE_X66Y72.F3      net (fanout=2)        1.101   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_F_F_F_T_F_F_T_F_T
    SLICE_X66Y72.X       Tilo                  0.601   ftop/cp/WILL_FIRE_RL_completeWorkerWrite865
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite865
    SLICE_X69Y60.F4      net (fanout=1)        0.803   ftop/cp/WILL_FIRE_RL_completeWorkerWrite865
    SLICE_X69Y60.X       Tilo                  0.562   ftop/cp/WILL_FIRE_RL_completeWorkerWrite879
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite879
    SLICE_X69Y56.F2      net (fanout=1)        0.302   ftop/cp/WILL_FIRE_RL_completeWorkerWrite879
    SLICE_X69Y56.X       Tilo                  0.562   ftop/cp/N885
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite1537_SW0
    SLICE_X67Y56.F2      net (fanout=1)        0.586   ftop/cp/N885
    SLICE_X67Y56.X       Tilo                  0.562   ftop/cp/WILL_FIRE_RL_completeWorkerWrite
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite1537
    SLICE_X68Y72.G1      net (fanout=9)        1.243   ftop/cp/WILL_FIRE_RL_completeWorkerWrite
    SLICE_X68Y72.Y       Tilo                  0.616   ftop/cp/wci_respF_3_DEQ
                                                       ftop/cp/wci_respF_10_DEQ11
    SLICE_X59Y56.G3      net (fanout=4)        1.110   ftop/cp/N234
    SLICE_X59Y56.Y       Tilo                  0.561   ftop/cp/wci_respF_8_DEQ
                                                       ftop/cp/wci_respF_2_DEQ1
    SLICE_X70Y52.CE      net (fanout=1)        1.068   ftop/cp/wci_respF_2_DEQ
    SLICE_X70Y52.CLK     Tceck                 0.155   ftop/cp/wci_respF_2_EMPTY_N
                                                       ftop/cp/wci_respF_2/empty_reg
    -------------------------------------------------  ---------------------------
    Total                                     15.958ns (6.360ns logic, 9.598ns route)
                                                       (39.9% logic, 60.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.107ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_21_1 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_25 (FF)
  Requirement:          12.000ns
  Data Path Delay:      15.921ns (Levels of Logic = 11)
  Clock Path Skew:      -0.186ns (0.601 - 0.787)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_21_1 to ftop/cp/cpRespF/data0_reg_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y67.XQ      Tcko                  0.521   ftop/cp/cpReq_21_1
                                                       ftop/cp/cpReq_21_1
    SLICE_X66Y61.G2      net (fanout=3)        0.912   ftop/cp/cpReq_21_1
    SLICE_X66Y61.Y       Tilo                  0.616   ftop/cp/_theResult_____1__h74424<1>
                                                       ftop/cp/Msub_wn__h74423_xor<1>11
    SLICE_X66Y62.F3      net (fanout=3)        0.294   ftop/cp/wn__h74423<1>
    SLICE_X66Y62.X       Tilo                  0.601   ftop/cp/_theResult_____1__h74442<1>1
                                                       ftop/cp/_theResult_____1__h74442<1>1_1
    SLICE_X68Y52.G1      net (fanout=13)       1.875   ftop/cp/_theResult_____1__h74442<1>1
    SLICE_X68Y52.Y       Tilo                  0.616   ftop/cp/wci_reqPend_12<3>
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X69Y50.F2      net (fanout=14)       0.400   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X69Y50.X       Tilo                  0.562   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_T_F
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_T_F
    SLICE_X61Y62.F2      net (fanout=4)        0.866   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_T_F
    SLICE_X61Y62.X       Tilo                  0.562   ftop/cp/WILL_FIRE_RL_completeWorkerRead449
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead449
    SLICE_X67Y68.F2      net (fanout=1)        1.012   ftop/cp/WILL_FIRE_RL_completeWorkerRead449
    SLICE_X67Y68.X       Tilo                  0.562   ftop/cp/WILL_FIRE_RL_completeWorkerRead525
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead525
    SLICE_X63Y68.G2      net (fanout=1)        0.810   ftop/cp/WILL_FIRE_RL_completeWorkerRead525
    SLICE_X63Y68.Y       Tilo                  0.561   ftop/cp/cpRespF_ENQ
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead888
    SLICE_X63Y68.F3      net (fanout=10)       0.082   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X63Y68.X       Tilo                  0.562   ftop/cp/cpRespF_ENQ
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X58Y88.G4      net (fanout=9)        1.566   ftop/cp/cpRespF_ENQ
    SLICE_X58Y88.Y       Tilo                  0.616   ftop/cp/cpRespF/N40
                                                       ftop/cp/cpRespF/d0h1_2
    SLICE_X58Y89.G2      net (fanout=10)       1.032   ftop/cp/cpRespF/d0h11
    SLICE_X58Y89.Y       Tilo                  0.616   ftop/cp_server_response_get<25>
                                                       ftop/cp/cpRespF/data0_reg_or0000<25>_SW0
    SLICE_X58Y89.F3      net (fanout=1)        0.021   ftop/cp/cpRespF/data0_reg_or0000<25>_SW0/O
    SLICE_X58Y89.CLK     Tfck                  0.656   ftop/cp_server_response_get<25>
                                                       ftop/cp/cpRespF/data0_reg_25_rstpot
                                                       ftop/cp/cpRespF/data0_reg_25
    -------------------------------------------------  ---------------------------
    Total                                     15.921ns (7.051ns logic, 8.870ns route)
                                                       (44.3% logic, 55.7% route)

--------------------------------------------------------------------------------

Hold Paths: TS_ftop_clkN210_clk0_unbuf = PERIOD TIMEGRP "ftop_clkN210_clk0_unbuf"
        TS_SYS0CLK HIGH 50%;
--------------------------------------------------------------------------------
Slack (hold path):      0.503ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_13_q_0_11 (FF)
  Destination:          ftop/edp0/wci_reqF/Mram_arr12.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.619ns (Levels of Logic = 1)
  Clock Path Skew:      0.116ns (0.559 - 0.443)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_13_q_0_11 to ftop/edp0/wci_reqF/Mram_arr12.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y126.XQ     Tcko                  0.417   ftop/cp_wci_Vm_13_MData<11>
                                                       ftop/cp/wci_reqF_13_q_0_11
    SLICE_X42Y128.BY     net (fanout=2)        0.332   ftop/cp_wci_Vm_13_MData<11>
    SLICE_X42Y128.CLK    Tdh         (-Th)     0.130   ftop/edp0/wci_reqF/_varindex0000<11>
                                                       ftop/edp0/wci_reqF/Mram_arr12.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.619ns (0.287ns logic, 0.332ns route)
                                                       (46.4% logic, 53.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.504ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_13_q_0_11 (FF)
  Destination:          ftop/edp0/wci_reqF/Mram_arr12.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.620ns (Levels of Logic = 1)
  Clock Path Skew:      0.116ns (0.559 - 0.443)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_13_q_0_11 to ftop/edp0/wci_reqF/Mram_arr12.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y126.XQ     Tcko                  0.417   ftop/cp_wci_Vm_13_MData<11>
                                                       ftop/cp/wci_reqF_13_q_0_11
    SLICE_X42Y128.BY     net (fanout=2)        0.332   ftop/cp_wci_Vm_13_MData<11>
    SLICE_X42Y128.CLK    Tdh         (-Th)     0.129   ftop/edp0/wci_reqF/_varindex0000<11>
                                                       ftop/edp0/wci_reqF/Mram_arr12.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.620ns (0.288ns logic, 0.332ns route)
                                                       (46.5% logic, 53.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.516ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_9_q_0_17 (FF)
  Destination:          ftop/gbewrk/wci_wslv_reqF/Mram_arr18.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.592ns (Levels of Logic = 1)
  Clock Path Skew:      0.076ns (0.559 - 0.483)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_9_q_0_17 to ftop/gbewrk/wci_wslv_reqF/Mram_arr18.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y97.XQ      Tcko                  0.396   ftop/cp_wci_Vm_9_MData<17>
                                                       ftop/cp/wci_reqF_9_q_0_17
    SLICE_X46Y96.BY      net (fanout=2)        0.326   ftop/cp_wci_Vm_9_MData<17>
    SLICE_X46Y96.CLK     Tdh         (-Th)     0.130   ftop/gbewrk/wci_wslv_reqF/_varindex0000<17>
                                                       ftop/gbewrk/wci_wslv_reqF/Mram_arr18.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.592ns (0.266ns logic, 0.326ns route)
                                                       (44.9% logic, 55.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.517ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_9_q_0_17 (FF)
  Destination:          ftop/gbewrk/wci_wslv_reqF/Mram_arr18.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.593ns (Levels of Logic = 1)
  Clock Path Skew:      0.076ns (0.559 - 0.483)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_9_q_0_17 to ftop/gbewrk/wci_wslv_reqF/Mram_arr18.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y97.XQ      Tcko                  0.396   ftop/cp_wci_Vm_9_MData<17>
                                                       ftop/cp/wci_reqF_9_q_0_17
    SLICE_X46Y96.BY      net (fanout=2)        0.326   ftop/cp_wci_Vm_9_MData<17>
    SLICE_X46Y96.CLK     Tdh         (-Th)     0.129   ftop/gbewrk/wci_wslv_reqF/_varindex0000<17>
                                                       ftop/gbewrk/wci_wslv_reqF/Mram_arr18.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.593ns (0.267ns logic, 0.326ns route)
                                                       (45.0% logic, 55.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.537ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_13_q_0_8 (FF)
  Destination:          ftop/edp0/wci_reqF/Mram_arr9.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.607ns (Levels of Logic = 1)
  Clock Path Skew:      0.070ns (0.479 - 0.409)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_13_q_0_8 to ftop/edp0/wci_reqF/Mram_arr9.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y118.XQ     Tcko                  0.396   ftop/cp_wci_Vm_13_MData<8>
                                                       ftop/cp/wci_reqF_13_q_0_8
    SLICE_X44Y118.BY     net (fanout=2)        0.341   ftop/cp_wci_Vm_13_MData<8>
    SLICE_X44Y118.CLK    Tdh         (-Th)     0.130   ftop/edp0/wci_reqF/_varindex0000<8>
                                                       ftop/edp0/wci_reqF/Mram_arr9.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.607ns (0.266ns logic, 0.341ns route)
                                                       (43.8% logic, 56.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.538ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_13_q_0_8 (FF)
  Destination:          ftop/edp0/wci_reqF/Mram_arr9.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.608ns (Levels of Logic = 1)
  Clock Path Skew:      0.070ns (0.479 - 0.409)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_13_q_0_8 to ftop/edp0/wci_reqF/Mram_arr9.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y118.XQ     Tcko                  0.396   ftop/cp_wci_Vm_13_MData<8>
                                                       ftop/cp/wci_reqF_13_q_0_8
    SLICE_X44Y118.BY     net (fanout=2)        0.341   ftop/cp_wci_Vm_13_MData<8>
    SLICE_X44Y118.CLK    Tdh         (-Th)     0.129   ftop/edp0/wci_reqF/_varindex0000<8>
                                                       ftop/edp0/wci_reqF/Mram_arr9.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.608ns (0.267ns logic, 0.341ns route)
                                                       (43.9% logic, 56.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.541ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_9_q_0_19 (FF)
  Destination:          ftop/gbewrk/wci_wslv_reqF/Mram_arr20.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.610ns (Levels of Logic = 1)
  Clock Path Skew:      0.069ns (0.485 - 0.416)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_9_q_0_19 to ftop/gbewrk/wci_wslv_reqF/Mram_arr20.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y89.XQ      Tcko                  0.396   ftop/cp_wci_Vm_9_MData<19>
                                                       ftop/cp/wci_reqF_9_q_0_19
    SLICE_X48Y88.BY      net (fanout=2)        0.344   ftop/cp_wci_Vm_9_MData<19>
    SLICE_X48Y88.CLK     Tdh         (-Th)     0.130   ftop/gbewrk/wci_wslv_reqF/_varindex0000<19>
                                                       ftop/gbewrk/wci_wslv_reqF/Mram_arr20.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.610ns (0.266ns logic, 0.344ns route)
                                                       (43.6% logic, 56.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.542ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_9_q_0_19 (FF)
  Destination:          ftop/gbewrk/wci_wslv_reqF/Mram_arr20.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.611ns (Levels of Logic = 1)
  Clock Path Skew:      0.069ns (0.485 - 0.416)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_9_q_0_19 to ftop/gbewrk/wci_wslv_reqF/Mram_arr20.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y89.XQ      Tcko                  0.396   ftop/cp_wci_Vm_9_MData<19>
                                                       ftop/cp/wci_reqF_9_q_0_19
    SLICE_X48Y88.BY      net (fanout=2)        0.344   ftop/cp_wci_Vm_9_MData<19>
    SLICE_X48Y88.CLK     Tdh         (-Th)     0.129   ftop/gbewrk/wci_wslv_reqF/_varindex0000<19>
                                                       ftop/gbewrk/wci_wslv_reqF/Mram_arr20.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.611ns (0.267ns logic, 0.344ns route)
                                                       (43.7% logic, 56.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.548ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_5_q_0_11 (FF)
  Destination:          ftop/pat0/wci_wslv_reqF/Mram_arr12.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.561ns (Levels of Logic = 1)
  Clock Path Skew:      0.013ns (0.043 - 0.030)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_5_q_0_11 to ftop/pat0/wci_wslv_reqF/Mram_arr12.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y2.XQ       Tcko                  0.396   ftop/cp_wci_Vm_5_MData<11>
                                                       ftop/cp/wci_reqF_5_q_0_11
    SLICE_X60Y1.BY       net (fanout=2)        0.295   ftop/cp_wci_Vm_5_MData<11>
    SLICE_X60Y1.CLK      Tdh         (-Th)     0.130   ftop/pat0/wci_wslv_reqF/_varindex0000<11>
                                                       ftop/pat0/wci_wslv_reqF/Mram_arr12.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.561ns (0.266ns logic, 0.295ns route)
                                                       (47.4% logic, 52.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.549ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_5_q_0_11 (FF)
  Destination:          ftop/pat0/wci_wslv_reqF/Mram_arr12.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.562ns (Levels of Logic = 1)
  Clock Path Skew:      0.013ns (0.043 - 0.030)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_5_q_0_11 to ftop/pat0/wci_wslv_reqF/Mram_arr12.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y2.XQ       Tcko                  0.396   ftop/cp_wci_Vm_5_MData<11>
                                                       ftop/cp/wci_reqF_5_q_0_11
    SLICE_X60Y1.BY       net (fanout=2)        0.295   ftop/cp_wci_Vm_5_MData<11>
    SLICE_X60Y1.CLK      Tdh         (-Th)     0.129   ftop/pat0/wci_wslv_reqF/_varindex0000<11>
                                                       ftop/pat0/wci_wslv_reqF/Mram_arr12.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.562ns (0.267ns logic, 0.295ns route)
                                                       (47.5% logic, 52.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.550ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_5_q_0_12 (FF)
  Destination:          ftop/pat0/wci_wslv_reqF/Mram_arr13.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.619ns (Levels of Logic = 1)
  Clock Path Skew:      0.069ns (0.472 - 0.403)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_5_q_0_12 to ftop/pat0/wci_wslv_reqF/Mram_arr13.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y11.YQ      Tcko                  0.419   ftop/cp_wci_Vm_5_MData<13>
                                                       ftop/cp/wci_reqF_5_q_0_12
    SLICE_X56Y11.BY      net (fanout=2)        0.330   ftop/cp_wci_Vm_5_MData<12>
    SLICE_X56Y11.CLK     Tdh         (-Th)     0.130   ftop/pat0/wci_wslv_reqF/_varindex0000<12>
                                                       ftop/pat0/wci_wslv_reqF/Mram_arr13.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.619ns (0.289ns logic, 0.330ns route)
                                                       (46.7% logic, 53.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.551ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_5_q_0_12 (FF)
  Destination:          ftop/pat0/wci_wslv_reqF/Mram_arr13.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.620ns (Levels of Logic = 1)
  Clock Path Skew:      0.069ns (0.472 - 0.403)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_5_q_0_12 to ftop/pat0/wci_wslv_reqF/Mram_arr13.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y11.YQ      Tcko                  0.419   ftop/cp_wci_Vm_5_MData<13>
                                                       ftop/cp/wci_reqF_5_q_0_12
    SLICE_X56Y11.BY      net (fanout=2)        0.330   ftop/cp_wci_Vm_5_MData<12>
    SLICE_X56Y11.CLK     Tdh         (-Th)     0.129   ftop/pat0/wci_wslv_reqF/_varindex0000<12>
                                                       ftop/pat0/wci_wslv_reqF/Mram_arr13.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.620ns (0.290ns logic, 0.330ns route)
                                                       (46.8% logic, 53.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.554ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_6_q_0_29 (FF)
  Destination:          ftop/sma0/wci_wslv_reqF/Mram_arr30.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.576ns (Levels of Logic = 1)
  Clock Path Skew:      0.022ns (0.087 - 0.065)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_6_q_0_29 to ftop/sma0/wci_wslv_reqF/Mram_arr30.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X85Y110.XQ     Tcko                  0.396   ftop/cp_wci_Vm_6_MData<29>
                                                       ftop/cp/wci_reqF_6_q_0_29
    SLICE_X84Y108.BY     net (fanout=2)        0.310   ftop/cp_wci_Vm_6_MData<29>
    SLICE_X84Y108.CLK    Tdh         (-Th)     0.130   ftop/sma0/wci_wslv_reqF/_varindex0000<29>
                                                       ftop/sma0/wci_wslv_reqF/Mram_arr30.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.576ns (0.266ns logic, 0.310ns route)
                                                       (46.2% logic, 53.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.555ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_6_q_0_29 (FF)
  Destination:          ftop/sma0/wci_wslv_reqF/Mram_arr30.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.577ns (Levels of Logic = 1)
  Clock Path Skew:      0.022ns (0.087 - 0.065)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_6_q_0_29 to ftop/sma0/wci_wslv_reqF/Mram_arr30.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X85Y110.XQ     Tcko                  0.396   ftop/cp_wci_Vm_6_MData<29>
                                                       ftop/cp/wci_reqF_6_q_0_29
    SLICE_X84Y108.BY     net (fanout=2)        0.310   ftop/cp_wci_Vm_6_MData<29>
    SLICE_X84Y108.CLK    Tdh         (-Th)     0.129   ftop/sma0/wci_wslv_reqF/_varindex0000<29>
                                                       ftop/sma0/wci_wslv_reqF/Mram_arr30.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.577ns (0.267ns logic, 0.310ns route)
                                                       (46.3% logic, 53.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.556ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_9_q_0_14 (FF)
  Destination:          ftop/gbewrk/wci_wslv_reqF/Mram_arr15.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.631ns (Levels of Logic = 1)
  Clock Path Skew:      0.075ns (0.540 - 0.465)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_9_q_0_14 to ftop/gbewrk/wci_wslv_reqF/Mram_arr15.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y95.YQ      Tcko                  0.419   ftop/cp_wci_Vm_9_MData<15>
                                                       ftop/cp/wci_reqF_9_q_0_14
    SLICE_X46Y95.BY      net (fanout=2)        0.342   ftop/cp_wci_Vm_9_MData<14>
    SLICE_X46Y95.CLK     Tdh         (-Th)     0.130   ftop/gbewrk/wci_wslv_reqF/_varindex0000<14>
                                                       ftop/gbewrk/wci_wslv_reqF/Mram_arr15.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.631ns (0.289ns logic, 0.342ns route)
                                                       (45.8% logic, 54.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.557ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_13_q_0_14 (FF)
  Destination:          ftop/edp0/wci_reqF/Mram_arr15.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.630ns (Levels of Logic = 1)
  Clock Path Skew:      0.073ns (0.518 - 0.445)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_13_q_0_14 to ftop/edp0/wci_reqF/Mram_arr15.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y114.YQ     Tcko                  0.419   ftop/cp_wci_Vm_13_MData<15>
                                                       ftop/cp/wci_reqF_13_q_0_14
    SLICE_X42Y115.BY     net (fanout=2)        0.341   ftop/cp_wci_Vm_13_MData<14>
    SLICE_X42Y115.CLK    Tdh         (-Th)     0.130   ftop/edp0/wci_reqF/_varindex0000<14>
                                                       ftop/edp0/wci_reqF/Mram_arr15.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.630ns (0.289ns logic, 0.341ns route)
                                                       (45.9% logic, 54.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.557ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_5_q_0_15 (FF)
  Destination:          ftop/pat0/wci_wslv_reqF/Mram_arr16.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.676ns (Levels of Logic = 1)
  Clock Path Skew:      0.119ns (0.805 - 0.686)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_5_q_0_15 to ftop/pat0/wci_wslv_reqF/Mram_arr16.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y17.XQ      Tcko                  0.396   ftop/cp_wci_Vm_5_MData<15>
                                                       ftop/cp/wci_reqF_5_q_0_15
    SLICE_X52Y14.BY      net (fanout=2)        0.410   ftop/cp_wci_Vm_5_MData<15>
    SLICE_X52Y14.CLK     Tdh         (-Th)     0.130   ftop/pat0/wci_wslv_reqF/_varindex0000<15>
                                                       ftop/pat0/wci_wslv_reqF/Mram_arr16.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.676ns (0.266ns logic, 0.410ns route)
                                                       (39.3% logic, 60.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.557ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_9_q_0_14 (FF)
  Destination:          ftop/gbewrk/wci_wslv_reqF/Mram_arr15.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.632ns (Levels of Logic = 1)
  Clock Path Skew:      0.075ns (0.540 - 0.465)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_9_q_0_14 to ftop/gbewrk/wci_wslv_reqF/Mram_arr15.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y95.YQ      Tcko                  0.419   ftop/cp_wci_Vm_9_MData<15>
                                                       ftop/cp/wci_reqF_9_q_0_14
    SLICE_X46Y95.BY      net (fanout=2)        0.342   ftop/cp_wci_Vm_9_MData<14>
    SLICE_X46Y95.CLK     Tdh         (-Th)     0.129   ftop/gbewrk/wci_wslv_reqF/_varindex0000<14>
                                                       ftop/gbewrk/wci_wslv_reqF/Mram_arr15.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.632ns (0.290ns logic, 0.342ns route)
                                                       (45.9% logic, 54.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.558ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_13_q_0_14 (FF)
  Destination:          ftop/edp0/wci_reqF/Mram_arr15.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.631ns (Levels of Logic = 1)
  Clock Path Skew:      0.073ns (0.518 - 0.445)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_13_q_0_14 to ftop/edp0/wci_reqF/Mram_arr15.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y114.YQ     Tcko                  0.419   ftop/cp_wci_Vm_13_MData<15>
                                                       ftop/cp/wci_reqF_13_q_0_14
    SLICE_X42Y115.BY     net (fanout=2)        0.341   ftop/cp_wci_Vm_13_MData<14>
    SLICE_X42Y115.CLK    Tdh         (-Th)     0.129   ftop/edp0/wci_reqF/_varindex0000<14>
                                                       ftop/edp0/wci_reqF/Mram_arr15.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.631ns (0.290ns logic, 0.341ns route)
                                                       (46.0% logic, 54.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.558ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_5_q_0_15 (FF)
  Destination:          ftop/pat0/wci_wslv_reqF/Mram_arr16.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.677ns (Levels of Logic = 1)
  Clock Path Skew:      0.119ns (0.805 - 0.686)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_5_q_0_15 to ftop/pat0/wci_wslv_reqF/Mram_arr16.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y17.XQ      Tcko                  0.396   ftop/cp_wci_Vm_5_MData<15>
                                                       ftop/cp/wci_reqF_5_q_0_15
    SLICE_X52Y14.BY      net (fanout=2)        0.410   ftop/cp_wci_Vm_5_MData<15>
    SLICE_X52Y14.CLK     Tdh         (-Th)     0.129   ftop/pat0/wci_wslv_reqF/_varindex0000<15>
                                                       ftop/pat0/wci_wslv_reqF/Mram_arr16.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.677ns (0.267ns logic, 0.410ns route)
                                                       (39.4% logic, 60.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_ftop_clkN210_clk0_unbuf = PERIOD TIMEGRP "ftop_clkN210_clk0_unbuf"
        TS_SYS0CLK HIGH 50%;
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/wci_mReset_10/rstSync/reset_hold<7>/SR
  Logical resource: ftop/cp/wci_mReset_10/rstSync/reset_hold_7/SR
  Location pin: SLICE_X58Y119.SR
  Clock network: ftop/cp/wci_mReset_10/rst
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/wci_mReset_10/rstSync/reset_hold<7>/SR
  Logical resource: ftop/cp/wci_mReset_10/rstSync/reset_hold_7/SR
  Location pin: SLICE_X58Y119.SR
  Clock network: ftop/cp/wci_mReset_10/rst
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/wci_mReset_10/rstSync/reset_hold<7>/SR
  Logical resource: ftop/cp/wci_mReset_10/rstSync/reset_hold_6/SR
  Location pin: SLICE_X58Y119.SR
  Clock network: ftop/cp/wci_mReset_10/rst
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/wci_mReset_10/rstSync/reset_hold<7>/SR
  Logical resource: ftop/cp/wci_mReset_10/rstSync/reset_hold_6/SR
  Location pin: SLICE_X58Y119.SR
  Clock network: ftop/cp/wci_mReset_10/rst
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_sampF_rWrPtr_rsCounter<2>/SR
  Logical resource: ftop/iqadc/adcCore_sampF_rWrPtr_rsCounter_2/SR
  Location pin: SLICE_X14Y111.SR
  Clock network: ftop/iqadc/RST_N_adcSdrRst
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_sampF_rWrPtr_rsCounter<2>/SR
  Logical resource: ftop/iqadc/adcCore_sampF_rWrPtr_rsCounter_2/SR
  Location pin: SLICE_X14Y111.SR
  Clock network: ftop/iqadc/RST_N_adcSdrRst
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_sampF_rWrPtr_rsCounter<5>/SR
  Logical resource: ftop/iqadc/adcCore_sampF_rWrPtr_rsCounter_5/SR
  Location pin: SLICE_X18Y110.SR
  Clock network: ftop/iqadc/RST_N_adcSdrRst
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_sampF_rWrPtr_rsCounter<5>/SR
  Logical resource: ftop/iqadc/adcCore_sampF_rWrPtr_rsCounter_5/SR
  Location pin: SLICE_X18Y110.SR
  Clock network: ftop/iqadc/RST_N_adcSdrRst
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_sampF_rWrPtr_rsCounter<5>/SR
  Logical resource: ftop/iqadc/adcCore_sampF_rWrPtr_rsCounter_4/SR
  Location pin: SLICE_X18Y110.SR
  Clock network: ftop/iqadc/RST_N_adcSdrRst
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_sampF_rWrPtr_rsCounter<5>/SR
  Logical resource: ftop/iqadc/adcCore_sampF_rWrPtr_rsCounter_4/SR
  Location pin: SLICE_X18Y110.SR
  Clock network: ftop/iqadc/RST_N_adcSdrRst
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/sma0/wsiM_isReset_isInReset/SR
  Logical resource: ftop/sma0/wsiM_isReset_isInReset/SR
  Location pin: SLICE_X74Y139.SR
  Clock network: ftop/cp_RST_N_wci_Vm_6
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/sma0/wsiM_isReset_isInReset/SR
  Logical resource: ftop/sma0/wsiM_isReset_isInReset/SR
  Location pin: SLICE_X74Y139.SR
  Clock network: ftop/cp_RST_N_wci_Vm_6
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/timeServ_nowInCC/sDataSyncIn<11>/SR
  Logical resource: ftop/cp/timeServ_nowInCC/sDataSyncIn_11/SR
  Location pin: SLICE_X18Y54.SR
  Clock network: ftop/sys0Rst
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/timeServ_nowInCC/sDataSyncIn<11>/SR
  Logical resource: ftop/cp/timeServ_nowInCC/sDataSyncIn_11/SR
  Location pin: SLICE_X18Y54.SR
  Clock network: ftop/sys0Rst
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/timeServ_nowInCC/sDataSyncIn<11>/SR
  Logical resource: ftop/cp/timeServ_nowInCC/sDataSyncIn_10/SR
  Location pin: SLICE_X18Y54.SR
  Clock network: ftop/sys0Rst
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/timeServ_nowInCC/sDataSyncIn<11>/SR
  Logical resource: ftop/cp/timeServ_nowInCC/sDataSyncIn_10/SR
  Location pin: SLICE_X18Y54.SR
  Clock network: ftop/sys0Rst
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/timeServ_nowInCC/sDataSyncIn<13>/SR
  Logical resource: ftop/cp/timeServ_nowInCC/sDataSyncIn_13/SR
  Location pin: SLICE_X16Y56.SR
  Clock network: ftop/sys0Rst
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/timeServ_nowInCC/sDataSyncIn<13>/SR
  Logical resource: ftop/cp/timeServ_nowInCC/sDataSyncIn_13/SR
  Location pin: SLICE_X16Y56.SR
  Clock network: ftop/sys0Rst
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/timeServ_nowInCC/sDataSyncIn<13>/SR
  Logical resource: ftop/cp/timeServ_nowInCC/sDataSyncIn_12/SR
  Location pin: SLICE_X16Y56.SR
  Clock network: ftop/sys0Rst
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/timeServ_nowInCC/sDataSyncIn<13>/SR
  Logical resource: ftop/cp/timeServ_nowInCC/sDataSyncIn_12/SR
  Location pin: SLICE_X16Y56.SR
  Clock network: ftop/sys0Rst
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_SYS0CLK
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_SYS0CLK                     |     12.000ns|      6.000ns|     16.527ns|            0|         2031|            2|      4219167|
| TS_ftop_clkN210_clk0_unbuf    |     12.000ns|     16.527ns|          N/A|         2031|            0|      4219167|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

2 constraints not met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock gmii_rx_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
gmii_rx_clk    |    6.559|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock gmii_sysclk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
gmii_sysclk    |   14.396|         |    3.799|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock sys0_clkn
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sys0_clkn      |   16.527|         |         |         |
sys0_clkp      |   16.527|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock sys0_clkp
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sys0_clkn      |   16.527|         |         |         |
sys0_clkp      |   16.527|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 3543  Score: 4972210  (Setup/Max: 4947237, Hold: 24973)

Constraints cover 4495652 paths, 0 nets, and 98463 connections

Design statistics:
   Minimum period:  16.527ns{1}   (Maximum frequency:  60.507MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sun Aug 19 11:40:13 2012 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 830 MB



