// Seed: 4090037636
program module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output wire id_7;
  output wire id_6;
  output wire id_5;
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire \id_8 ;
endprogram
module module_1 #(
    parameter id_12 = 32'd36
) (
    input  wire  id_0,
    input  tri   id_1,
    input  wire  id_2,
    input  uwire id_3,
    input  tri1  id_4,
    output tri1  id_5,
    input  tri0  id_6,
    output wor   id_7
);
  assign id_5 = 1;
  genvar id_9;
  localparam id_10 = 1;
  module_0 modCall_1 (
      id_10,
      id_10,
      id_10,
      id_9,
      id_9,
      id_9,
      id_10
  );
  wire id_11;
  wire _id_12;
  assign id_5 = 1;
  wire [-1  ==  id_12 : -1  == ""] id_13;
  always @(posedge 1) begin : LABEL_0
    if (id_10) disable id_14;
    else disable id_15;
  end
  assign id_5 = id_3;
endmodule
