// Seed: 384844226
module module_0;
  import id_1::id_2;
  wire id_3, id_4;
  assign module_3.id_7 = 0;
  wire id_5;
  assign module_2.id_8 = 0;
endmodule
module module_1 ();
  wire id_2, id_3;
  wire id_4;
  module_0 modCall_1 ();
endmodule
module module_2 (
    input  uwire id_0,
    output uwire id_1,
    input  tri   id_2,
    output tri1  id_3,
    output logic id_4,
    output wor   id_5,
    output tri0  id_6,
    output uwire id_7,
    input  wand  id_8,
    input  wire  id_9
);
  always id_4 <= -1;
  module_0 modCall_1 ();
endmodule
module module_3 (
    input  tri0 id_0,
    output wand id_1,
    output tri1 id_2,
    input  wire id_3,
    input  tri1 id_4
);
  tri0 id_6, id_7;
  id_8 :
  assert property (@(1) id_8)
    `define pp_9 0
  wire id_10;
  supply1 id_11 = {id_3, id_6, -1, -1};
  module_0 modCall_1 ();
  wire id_12;
  wire id_13;
endmodule
