Loading db file '/home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db'
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: Design has unannotated primary inputs. (PWR-414)
Warning: Design has unannotated sequential cell outputs. (PWR-415)
 
****************************************
Report : power
        -hier
        -analysis_effort low
Design : SYS_TOP
Version: K-2015.06
Date   : Mon Aug 19 01:44:31 2024
****************************************


Library(s) Used:

    scmetro_tsmc_cl013g_rvt_ss_1p08v_125c (File: /home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db)


Operating Conditions: scmetro_tsmc_cl013g_rvt_ss_1p08v_125c   Library: scmetro_tsmc_cl013g_rvt_ss_1p08v_125c
Wire Load Model Mode: top

Design        Wire Load Model            Library
------------------------------------------------
SYS_TOP                tsmc13_wl30       scmetro_tsmc_cl013g_rvt_ss_1p08v_125c


Global Operating Voltage = 1.08 
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000pf
    Time Units = 1ns
    Dynamic Power Units = 1mW    (derived from V,C,T units)
    Leakage Power Units = 1pW


--------------------------------------------------------------------------------
                                       Switch   Int      Leak     Total
Hierarchy                              Power    Power    Power    Power    %
--------------------------------------------------------------------------------
SYS_TOP                                7.48e-02    0.206 1.69e+07    0.298 100.0
  U0_CLK_GATE (CLK_GATE)               3.13e-02 5.43e-03 3.73e+04 3.67e-02  12.3
  U0_ALU (ALU)                         1.90e-03 1.23e-02 6.48e+06 2.07e-02   6.9
    mult_36 (ALU_DW02_mult_0)             0.000    0.000 1.64e+06 1.64e-03   0.6
    add_34 (ALU_DW01_add_0)               0.000    0.000 2.03e+05 2.03e-04   0.1
    sub_35 (ALU_DW01_sub_0)               0.000    0.000 2.38e+05 2.38e-04   0.1
    div_37 (ALU_DW_div_uns_0)             0.000    0.000 3.23e+06 3.23e-03   1.1
  U0_RegFile (REG_FILE)                1.44e-02    0.106 3.97e+06    0.124  41.6
  U0_SYS_CTRL (sys_ctrl)               8.88e-04 6.94e-03 5.80e+05 8.41e-03   2.8
  U0_UART (UART)                       6.45e-03 2.55e-03 1.88e+06 1.09e-02   3.7
    u0_UART_TX (UART_TX_DATAWIDTH8)    1.23e-03 1.66e-04 5.30e+05 1.93e-03   0.6
      u0_fsm (TX_fsm_datawidth8)          0.000 1.39e-05 8.88e+04 1.03e-04   0.0
      u0_mux (TX_mux)                  6.44e-06 7.52e-06 4.33e+04 5.72e-05   0.0
      u0_parity (TX_parity_datawidth8) 8.98e-07 7.29e-06 1.03e+05 1.11e-04   0.0
      u0_serializer (TX_serializer_datawidth8)
                                       6.49e-04 1.03e-04 2.84e+05 1.04e-03   0.3
    u0_UART_RX (UART_RX_DATAWIDTH8)    5.03e-03 2.37e-03 1.35e+06 8.74e-03   2.9
      U6_data_sampling (RX_data_sampling)
                                       7.26e-04 2.80e-04 2.86e+05 1.29e-03   0.4
      U5_edge_bit_cnt (RX_edge_bit_cnt)
                                       1.80e-03 8.04e-04 4.47e+05 3.05e-03   1.0
      U4_deserializer (RX_deserializer_data_width8)
                                       5.09e-04 5.14e-04 2.29e+05 1.25e-03   0.4
      U3_stp_chk (RX_stp_chk)             0.000 5.58e-05 1.75e+04 7.33e-05   0.0
      U2_str_check (RX_str_check)         0.000 5.86e-05 2.91e+04 8.77e-05   0.0
      U1_parity_check (RX_parity_check_data_width8)
                                          0.000 5.86e-05 1.25e+05 1.83e-04   0.1
      U0_fsm (RX_FSM)                  1.38e-03 5.63e-04 2.04e+05 2.15e-03   0.7
  U1_ClkDiv (ClkDiv_RATIO_WD8_1)       4.33e-03 6.96e-04 5.77e+05 5.60e-03   1.9
    add_49 (ClkDiv_RATIO_WD8_1_DW01_inc_0)
                                          0.000    0.000 8.37e+04 8.37e-05   0.0
  U0_CLKDIV_MUX (CLKDIV_MUX)              0.000    0.000 6.73e+04 6.73e-05   0.0
  U0_ClkDiv (ClkDiv_RATIO_WD8_0)       1.86e-03 8.72e-04 5.52e+05 3.28e-03   1.1
    add_49 (ClkDiv_RATIO_WD8_0_DW01_inc_0)
                                       1.04e-04 2.13e-05 8.33e+04 2.08e-04   0.1
  U0_PULSE_GEN (PULSE_GEN_1)              0.000 1.43e-03 2.32e+04 1.45e-03   0.5
  U1_WrInc_PULSE_GEN (PULSE_GEN_0)        0.000 1.05e-05 2.19e+04 3.24e-05   0.0
  U0_FIFO (fifo_top_data_width8_FIFO_DEPTH8_pointer_width4)
                                       1.02e-02 5.83e-02 2.45e+06 7.10e-02  23.8
    u_r2w_sync (BIT_SYNC_NUM_STAGES2_BUS_WIDTH4_1)
                                       8.95e-04 5.79e-03 9.08e+04 6.78e-03   2.3
    u_w2r_sync (BIT_SYNC_NUM_STAGES2_BUS_WIDTH4_0)
                                       4.46e-04 6.29e-05 7.70e+04 5.86e-04   0.2
    u0_FIFO_MEMORY (fifo_mem_DATA8_DEPTH8_pointer_width4)
                                       7.00e-03 4.65e-02 1.75e+06 5.53e-02  18.6
    u0_FIFO_RD (fifo_rd_pointer_width4)
                                       3.93e-04 6.14e-05 2.65e+05 7.20e-04   0.2
    u0_FIFO_WR (fifo_wr_pointer_width4)
                                       7.99e-04 5.84e-03 2.54e+05 6.89e-03   2.3
  U0_ref_sync (DATA_SYNC_BUS_WIDTH8_NUM_STAGES2)
                                       1.20e-03 7.96e-03 1.88e+05 9.35e-03   3.1
  U1_RST_SYNC (RST_SYNC_stages2_1)     2.72e-04 3.39e-03 3.79e+04 3.70e-03   1.2
  U0_RST_SYNC (RST_SYNC_stages2_0)     1.36e-04 3.65e-04 3.57e+04 5.37e-04   0.2
1
