<!DOCTYPE html>
<html>
  <head>
    <meta charset="utf-8" />
    <title>AMDGPUArgumentUsageInfo.cpp</title>
    <link rel="stylesheet" href="../Style/style.css" />
  </head>
  <body>
    <div class="headerDiv">
      <h1>
        Code Coverage
      </h1>
      <p>
        Source file: /home/nikola/Desktop/llvm-project/llvm/lib/Target/AMDGPU/AMDGPUArgumentUsageInfo.cpp
      </p>
    </div>
    <button class="collapsible" type="button">Open Summary Report</button>
    <div class="content" style="display: none;">
      <hr />
      <h3 class="subheader">Summary Report</h3>
      <table class="mainTable">
  <tr class="mainTr">
    <th class="mainTh">Line number</th>
    <th class="mainTh">Line</th>
    <th class="mainTh">Number of hits</th>
    <th class="mainTh">Tests that cover line</th>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1</td>
    <td class="">//===----------------------------------------------------------------------===//</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">2</td>
    <td class="">//</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">3</td>
    <td class="">// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">4</td>
    <td class="">// See https://llvm.org/LICENSE.txt for license information.</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">5</td>
    <td class="">// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">6</td>
    <td class="">//</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">7</td>
    <td class="">//===----------------------------------------------------------------------===//</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">8</td>
    <td class=""></td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">9</td>
    <td class="">#include "AMDGPUArgumentUsageInfo.h"</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">10</td>
    <td class="">#include "AMDGPU.h"</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">11</td>
    <td class="">#include "AMDGPUTargetMachine.h"</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">12</td>
    <td class="">#include "MCTargetDesc/AMDGPUMCTargetDesc.h"</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">13</td>
    <td class="">#include "SIRegisterInfo.h"</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">14</td>
    <td class="">#include "llvm/CodeGen/TargetRegisterInfo.h"</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">15</td>
    <td class="">#include "llvm/IR/Function.h"</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">16</td>
    <td class="">#include "llvm/Support/NativeFormatting.h"</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">17</td>
    <td class="">#include "llvm/Support/raw_ostream.h"</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">18</td>
    <td class=""></td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">19</td>
    <td class="">using namespace llvm;</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">20</td>
    <td class=""></td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">21</td>
    <td class="">#define DEBUG_TYPE "amdgpu-argument-reg-usage-info"</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">22</td>
    <td class=""></td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">23</td>
    <td class="coveredLine">INITIALIZE_PASS(AMDGPUArgumentUsageInfo, DEBUG_TYPE,</td>
    <td>2</td>
    <td class="testName">
      <span class="badge">../DebugInfoTest/example_mips_dbg.ll</span>
      <span class="badge">../DebugInfoTest/example_mips.ll</span>
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">24</td>
    <td class="">                "Argument Register Usage Information Storage", false, true)</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">25</td>
    <td class=""></td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">26</td>
    <td class="uncoveredLine">void ArgDescriptor::print(raw_ostream &OS,</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">27</td>
    <td class="">                          const TargetRegisterInfo *TRI) const {</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">28</td>
    <td class="uncoveredLine">  if (!isSet()) {</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">29</td>
    <td class="uncoveredLine">    OS << "<not set>\n";</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">30</td>
    <td class="uncoveredLine">    return;</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">31</td>
    <td class="">  }</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">32</td>
    <td class=""></td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">33</td>
    <td class="uncoveredLine">  if (isRegister())</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">34</td>
    <td class="uncoveredLine">    OS << "Reg " << printReg(getRegister(), TRI);</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">35</td>
    <td class="">  else</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">36</td>
    <td class="uncoveredLine">    OS << "Stack offset " << getStackOffset();</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">37</td>
    <td class=""></td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">38</td>
    <td class="uncoveredLine">  if (isMasked()) {</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">39</td>
    <td class="uncoveredLine">    OS << " & ";</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">40</td>
    <td class="uncoveredLine">    llvm::write_hex(OS, Mask, llvm::HexPrintStyle::PrefixLower);</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">41</td>
    <td class="">  }</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">42</td>
    <td class=""></td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">43</td>
    <td class="uncoveredLine">  OS << '\n';</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">44</td>
    <td class="">}</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">45</td>
    <td class=""></td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">46</td>
    <td class="">char AMDGPUArgumentUsageInfo::ID = 0;</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">47</td>
    <td class=""></td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">48</td>
    <td class="">const AMDGPUFunctionArgInfo AMDGPUArgumentUsageInfo::ExternFunctionInfo{};</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">49</td>
    <td class=""></td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">50</td>
    <td class="">// Hardcoded registers from fixed function ABI</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">51</td>
    <td class="">const AMDGPUFunctionArgInfo AMDGPUArgumentUsageInfo::FixedABIFunctionInfo</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">52</td>
    <td class="">  = AMDGPUFunctionArgInfo::fixedABILayout();</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">53</td>
    <td class=""></td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">54</td>
    <td class="uncoveredLine">bool AMDGPUArgumentUsageInfo::doInitialization(Module &M) {</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">55</td>
    <td class="uncoveredLine">  return false;</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">56</td>
    <td class="">}</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">57</td>
    <td class=""></td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">58</td>
    <td class="uncoveredLine">bool AMDGPUArgumentUsageInfo::doFinalization(Module &M) {</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">59</td>
    <td class="uncoveredLine">  ArgInfoMap.clear();</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">60</td>
    <td class="uncoveredLine">  return false;</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">61</td>
    <td class="">}</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">62</td>
    <td class=""></td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">63</td>
    <td class="uncoveredLine">void AMDGPUArgumentUsageInfo::print(raw_ostream &OS, const Module *M) const {</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">64</td>
    <td class="uncoveredLine">  for (const auto &FI : ArgInfoMap) {</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">65</td>
    <td class="uncoveredLine">    OS << "Arguments for " << FI.first->getName() << '\n'</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">66</td>
    <td class="uncoveredLine">       << "  PrivateSegmentBuffer: " << FI.second.PrivateSegmentBuffer</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">67</td>
    <td class="uncoveredLine">       << "  DispatchPtr: " << FI.second.DispatchPtr</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">68</td>
    <td class="uncoveredLine">       << "  QueuePtr: " << FI.second.QueuePtr</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">69</td>
    <td class="uncoveredLine">       << "  KernargSegmentPtr: " << FI.second.KernargSegmentPtr</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">70</td>
    <td class="uncoveredLine">       << "  DispatchID: " << FI.second.DispatchID</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">71</td>
    <td class="uncoveredLine">       << "  FlatScratchInit: " << FI.second.FlatScratchInit</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">72</td>
    <td class="uncoveredLine">       << "  PrivateSegmentSize: " << FI.second.PrivateSegmentSize</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">73</td>
    <td class="uncoveredLine">       << "  WorkGroupIDX: " << FI.second.WorkGroupIDX</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">74</td>
    <td class="uncoveredLine">       << "  WorkGroupIDY: " << FI.second.WorkGroupIDY</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">75</td>
    <td class="uncoveredLine">       << "  WorkGroupIDZ: " << FI.second.WorkGroupIDZ</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">76</td>
    <td class="uncoveredLine">       << "  WorkGroupInfo: " << FI.second.WorkGroupInfo</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">77</td>
    <td class="uncoveredLine">       << "  LDSKernelId: " << FI.second.LDSKernelId</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">78</td>
    <td class="">       << "  PrivateSegmentWaveByteOffset: "</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">79</td>
    <td class="uncoveredLine">          << FI.second.PrivateSegmentWaveByteOffset</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">80</td>
    <td class="uncoveredLine">       << "  ImplicitBufferPtr: " << FI.second.ImplicitBufferPtr</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">81</td>
    <td class="uncoveredLine">       << "  ImplicitArgPtr: " << FI.second.ImplicitArgPtr</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">82</td>
    <td class="uncoveredLine">       << "  WorkItemIDX " << FI.second.WorkItemIDX</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">83</td>
    <td class="uncoveredLine">       << "  WorkItemIDY " << FI.second.WorkItemIDY</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">84</td>
    <td class="uncoveredLine">       << "  WorkItemIDZ " << FI.second.WorkItemIDZ</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">85</td>
    <td class="uncoveredLine">       << '\n';</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">86</td>
    <td class="">  }</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">87</td>
    <td class="uncoveredLine">}</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">88</td>
    <td class=""></td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">89</td>
    <td class="">std::tuple<const ArgDescriptor *, const TargetRegisterClass *, LLT></td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">90</td>
    <td class="uncoveredLine">AMDGPUFunctionArgInfo::getPreloadedValue(</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">91</td>
    <td class="">    AMDGPUFunctionArgInfo::PreloadedValue Value) const {</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">92</td>
    <td class="uncoveredLine">  switch (Value) {</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">93</td>
    <td class="uncoveredLine">  case AMDGPUFunctionArgInfo::PRIVATE_SEGMENT_BUFFER: {</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">94</td>
    <td class="uncoveredLine">    return std::tuple(PrivateSegmentBuffer ? &PrivateSegmentBuffer : nullptr,</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">95</td>
    <td class="uncoveredLine">                      &AMDGPU::SGPR_128RegClass, LLT::fixed_vector(4, 32));</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">96</td>
    <td class="">  }</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">97</td>
    <td class="uncoveredLine">  case AMDGPUFunctionArgInfo::IMPLICIT_BUFFER_PTR:</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">98</td>
    <td class="uncoveredLine">    return std::tuple(ImplicitBufferPtr ? &ImplicitBufferPtr : nullptr,</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">99</td>
    <td class="uncoveredLine">                      &AMDGPU::SGPR_64RegClass,</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">100</td>
    <td class="uncoveredLine">                      LLT::pointer(AMDGPUAS::CONSTANT_ADDRESS, 64));</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">101</td>
    <td class="uncoveredLine">  case AMDGPUFunctionArgInfo::WORKGROUP_ID_X:</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">102</td>
    <td class="uncoveredLine">    return std::tuple(WorkGroupIDX ? &WorkGroupIDX : nullptr,</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">103</td>
    <td class="uncoveredLine">                      &AMDGPU::SGPR_32RegClass, LLT::scalar(32));</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">104</td>
    <td class="uncoveredLine">  case AMDGPUFunctionArgInfo::WORKGROUP_ID_Y:</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">105</td>
    <td class="uncoveredLine">    return std::tuple(WorkGroupIDY ? &WorkGroupIDY : nullptr,</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">106</td>
    <td class="uncoveredLine">                      &AMDGPU::SGPR_32RegClass, LLT::scalar(32));</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">107</td>
    <td class="uncoveredLine">  case AMDGPUFunctionArgInfo::WORKGROUP_ID_Z:</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">108</td>
    <td class="uncoveredLine">    return std::tuple(WorkGroupIDZ ? &WorkGroupIDZ : nullptr,</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">109</td>
    <td class="uncoveredLine">                      &AMDGPU::SGPR_32RegClass, LLT::scalar(32));</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">110</td>
    <td class="uncoveredLine">  case AMDGPUFunctionArgInfo::LDS_KERNEL_ID:</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">111</td>
    <td class="uncoveredLine">    return std::tuple(LDSKernelId ? &LDSKernelId : nullptr,</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">112</td>
    <td class="uncoveredLine">                      &AMDGPU::SGPR_32RegClass, LLT::scalar(32));</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">113</td>
    <td class="uncoveredLine">  case AMDGPUFunctionArgInfo::PRIVATE_SEGMENT_WAVE_BYTE_OFFSET:</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">114</td>
    <td class="">    return std::tuple(</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">115</td>
    <td class="uncoveredLine">        PrivateSegmentWaveByteOffset ? &PrivateSegmentWaveByteOffset : nullptr,</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">116</td>
    <td class="uncoveredLine">        &AMDGPU::SGPR_32RegClass, LLT::scalar(32));</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">117</td>
    <td class="uncoveredLine">  case AMDGPUFunctionArgInfo::KERNARG_SEGMENT_PTR:</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">118</td>
    <td class="uncoveredLine">    return std::tuple(KernargSegmentPtr ? &KernargSegmentPtr : nullptr,</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">119</td>
    <td class="uncoveredLine">                      &AMDGPU::SGPR_64RegClass,</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">120</td>
    <td class="uncoveredLine">                      LLT::pointer(AMDGPUAS::CONSTANT_ADDRESS, 64));</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">121</td>
    <td class="uncoveredLine">  case AMDGPUFunctionArgInfo::IMPLICIT_ARG_PTR:</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">122</td>
    <td class="uncoveredLine">    return std::tuple(ImplicitArgPtr ? &ImplicitArgPtr : nullptr,</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">123</td>
    <td class="uncoveredLine">                      &AMDGPU::SGPR_64RegClass,</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">124</td>
    <td class="uncoveredLine">                      LLT::pointer(AMDGPUAS::CONSTANT_ADDRESS, 64));</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">125</td>
    <td class="uncoveredLine">  case AMDGPUFunctionArgInfo::DISPATCH_ID:</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">126</td>
    <td class="uncoveredLine">    return std::tuple(DispatchID ? &DispatchID : nullptr,</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">127</td>
    <td class="uncoveredLine">                      &AMDGPU::SGPR_64RegClass, LLT::scalar(64));</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">128</td>
    <td class="uncoveredLine">  case AMDGPUFunctionArgInfo::FLAT_SCRATCH_INIT:</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">129</td>
    <td class="uncoveredLine">    return std::tuple(FlatScratchInit ? &FlatScratchInit : nullptr,</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">130</td>
    <td class="uncoveredLine">                      &AMDGPU::SGPR_64RegClass, LLT::scalar(64));</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">131</td>
    <td class="uncoveredLine">  case AMDGPUFunctionArgInfo::DISPATCH_PTR:</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">132</td>
    <td class="uncoveredLine">    return std::tuple(DispatchPtr ? &DispatchPtr : nullptr,</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">133</td>
    <td class="uncoveredLine">                      &AMDGPU::SGPR_64RegClass,</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">134</td>
    <td class="uncoveredLine">                      LLT::pointer(AMDGPUAS::CONSTANT_ADDRESS, 64));</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">135</td>
    <td class="uncoveredLine">  case AMDGPUFunctionArgInfo::QUEUE_PTR:</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">136</td>
    <td class="uncoveredLine">    return std::tuple(QueuePtr ? &QueuePtr : nullptr, &AMDGPU::SGPR_64RegClass,</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">137</td>
    <td class="uncoveredLine">                      LLT::pointer(AMDGPUAS::CONSTANT_ADDRESS, 64));</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">138</td>
    <td class="uncoveredLine">  case AMDGPUFunctionArgInfo::WORKITEM_ID_X:</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">139</td>
    <td class="uncoveredLine">    return std::tuple(WorkItemIDX ? &WorkItemIDX : nullptr,</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">140</td>
    <td class="uncoveredLine">                      &AMDGPU::VGPR_32RegClass, LLT::scalar(32));</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">141</td>
    <td class="uncoveredLine">  case AMDGPUFunctionArgInfo::WORKITEM_ID_Y:</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">142</td>
    <td class="uncoveredLine">    return std::tuple(WorkItemIDY ? &WorkItemIDY : nullptr,</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">143</td>
    <td class="uncoveredLine">                      &AMDGPU::VGPR_32RegClass, LLT::scalar(32));</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">144</td>
    <td class="uncoveredLine">  case AMDGPUFunctionArgInfo::WORKITEM_ID_Z:</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">145</td>
    <td class="uncoveredLine">    return std::tuple(WorkItemIDZ ? &WorkItemIDZ : nullptr,</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">146</td>
    <td class="uncoveredLine">                      &AMDGPU::VGPR_32RegClass, LLT::scalar(32));</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">147</td>
    <td class="">  }</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">148</td>
    <td class="uncoveredLine">  llvm_unreachable("unexpected preloaded value type");</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">149</td>
    <td class="">}</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">150</td>
    <td class=""></td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">151</td>
    <td class="coveredLine">constexpr AMDGPUFunctionArgInfo AMDGPUFunctionArgInfo::fixedABILayout() {</td>
    <td>2</td>
    <td class="testName">
      <span class="badge">../DebugInfoTest/example_mips_dbg.ll</span>
      <span class="badge">../DebugInfoTest/example_mips.ll</span>
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">152</td>
    <td class="coveredLine">  AMDGPUFunctionArgInfo AI;</td>
    <td>2</td>
    <td class="testName">
      <span class="badge">../DebugInfoTest/example_mips_dbg.ll</span>
      <span class="badge">../DebugInfoTest/example_mips.ll</span>
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">153</td>
    <td class="">  AI.PrivateSegmentBuffer</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">154</td>
    <td class="coveredLine">    = ArgDescriptor::createRegister(AMDGPU::SGPR0_SGPR1_SGPR2_SGPR3);</td>
    <td>2</td>
    <td class="testName">
      <span class="badge">../DebugInfoTest/example_mips_dbg.ll</span>
      <span class="badge">../DebugInfoTest/example_mips.ll</span>
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">155</td>
    <td class="coveredLine">  AI.DispatchPtr = ArgDescriptor::createRegister(AMDGPU::SGPR4_SGPR5);</td>
    <td>2</td>
    <td class="testName">
      <span class="badge">../DebugInfoTest/example_mips_dbg.ll</span>
      <span class="badge">../DebugInfoTest/example_mips.ll</span>
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">156</td>
    <td class="coveredLine">  AI.QueuePtr = ArgDescriptor::createRegister(AMDGPU::SGPR6_SGPR7);</td>
    <td>2</td>
    <td class="testName">
      <span class="badge">../DebugInfoTest/example_mips_dbg.ll</span>
      <span class="badge">../DebugInfoTest/example_mips.ll</span>
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">157</td>
    <td class=""></td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">158</td>
    <td class="">  // Do not pass kernarg segment pointer, only pass increment version in its</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">159</td>
    <td class="">  // place.</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">160</td>
    <td class="coveredLine">  AI.ImplicitArgPtr = ArgDescriptor::createRegister(AMDGPU::SGPR8_SGPR9);</td>
    <td>2</td>
    <td class="testName">
      <span class="badge">../DebugInfoTest/example_mips_dbg.ll</span>
      <span class="badge">../DebugInfoTest/example_mips.ll</span>
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">161</td>
    <td class="coveredLine">  AI.DispatchID = ArgDescriptor::createRegister(AMDGPU::SGPR10_SGPR11);</td>
    <td>2</td>
    <td class="testName">
      <span class="badge">../DebugInfoTest/example_mips_dbg.ll</span>
      <span class="badge">../DebugInfoTest/example_mips.ll</span>
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">162</td>
    <td class=""></td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">163</td>
    <td class="">  // Skip FlatScratchInit/PrivateSegmentSize</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">164</td>
    <td class="coveredLine">  AI.WorkGroupIDX = ArgDescriptor::createRegister(AMDGPU::SGPR12);</td>
    <td>2</td>
    <td class="testName">
      <span class="badge">../DebugInfoTest/example_mips_dbg.ll</span>
      <span class="badge">../DebugInfoTest/example_mips.ll</span>
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">165</td>
    <td class="coveredLine">  AI.WorkGroupIDY = ArgDescriptor::createRegister(AMDGPU::SGPR13);</td>
    <td>2</td>
    <td class="testName">
      <span class="badge">../DebugInfoTest/example_mips_dbg.ll</span>
      <span class="badge">../DebugInfoTest/example_mips.ll</span>
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">166</td>
    <td class="coveredLine">  AI.WorkGroupIDZ = ArgDescriptor::createRegister(AMDGPU::SGPR14);</td>
    <td>2</td>
    <td class="testName">
      <span class="badge">../DebugInfoTest/example_mips_dbg.ll</span>
      <span class="badge">../DebugInfoTest/example_mips.ll</span>
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">167</td>
    <td class="coveredLine">  AI.LDSKernelId = ArgDescriptor::createRegister(AMDGPU::SGPR15);</td>
    <td>2</td>
    <td class="testName">
      <span class="badge">../DebugInfoTest/example_mips_dbg.ll</span>
      <span class="badge">../DebugInfoTest/example_mips.ll</span>
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">168</td>
    <td class=""></td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">169</td>
    <td class="coveredLine">  const unsigned Mask = 0x3ff;</td>
    <td>2</td>
    <td class="testName">
      <span class="badge">../DebugInfoTest/example_mips_dbg.ll</span>
      <span class="badge">../DebugInfoTest/example_mips.ll</span>
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">170</td>
    <td class="coveredLine">  AI.WorkItemIDX = ArgDescriptor::createRegister(AMDGPU::VGPR31, Mask);</td>
    <td>2</td>
    <td class="testName">
      <span class="badge">../DebugInfoTest/example_mips_dbg.ll</span>
      <span class="badge">../DebugInfoTest/example_mips.ll</span>
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">171</td>
    <td class="coveredLine">  AI.WorkItemIDY = ArgDescriptor::createRegister(AMDGPU::VGPR31, Mask << 10);</td>
    <td>2</td>
    <td class="testName">
      <span class="badge">../DebugInfoTest/example_mips_dbg.ll</span>
      <span class="badge">../DebugInfoTest/example_mips.ll</span>
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">172</td>
    <td class="coveredLine">  AI.WorkItemIDZ = ArgDescriptor::createRegister(AMDGPU::VGPR31, Mask << 20);</td>
    <td>2</td>
    <td class="testName">
      <span class="badge">../DebugInfoTest/example_mips_dbg.ll</span>
      <span class="badge">../DebugInfoTest/example_mips.ll</span>
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">173</td>
    <td class="coveredLine">  return AI;</td>
    <td>2</td>
    <td class="testName">
      <span class="badge">../DebugInfoTest/example_mips_dbg.ll</span>
      <span class="badge">../DebugInfoTest/example_mips.ll</span>
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">174</td>
    <td class="">}</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">175</td>
    <td class=""></td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">176</td>
    <td class="">const AMDGPUFunctionArgInfo &</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">177</td>
    <td class="uncoveredLine">AMDGPUArgumentUsageInfo::lookupFuncArgInfo(const Function &F) const {</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">178</td>
    <td class="uncoveredLine">  auto I = ArgInfoMap.find(&F);</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">179</td>
    <td class="uncoveredLine">  if (I == ArgInfoMap.end())</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">180</td>
    <td class="uncoveredLine">    return FixedABIFunctionInfo;</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">181</td>
    <td class="uncoveredLine">  return I->second;</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">182</td>
    <td class="">}</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">183</td>
    <td class=""></td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
</table>
    </div>
    <button class="collapsible" type="button">Open Functions Report</button>
    <div class="content" style="display: none;">
      <hr />
      <h3 class="subheader">Functions Report</h3>
      <table class="mainTable">
  <tr class="mainTr">
    <th class="mainTh">Function name</th>
    <th class="mainTh">Number of hits</th>
  </tr>
  <tr class="mainTr">
    <td class="functionName">_ZN4llvm37initializeAMDGPUArgumentUsageInfoPassERNS_12PassRegistryE</td>
    <td class="numberOfCalls">4</td>
  </tr>
  <tr class="mainTr">
    <td class="functionName">_ZL41initializeAMDGPUArgumentUsageInfoPassOnceRN4llvm12PassRegistryE</td>
    <td class="numberOfCalls">2</td>
  </tr>
  <tr class="mainTr">
    <td class="functionName">_ZNK4llvm13ArgDescriptor5printERNS_11raw_ostreamEPKNS_18TargetRegisterInfoE</td>
    <td class="numberOfCalls">0</td>
  </tr>
  <tr class="mainTr">
    <td class="functionName">_ZN4llvm23AMDGPUArgumentUsageInfo16doInitializationERNS_6ModuleE</td>
    <td class="numberOfCalls">0</td>
  </tr>
  <tr class="mainTr">
    <td class="functionName">_ZN4llvm23AMDGPUArgumentUsageInfo14doFinalizationERNS_6ModuleE</td>
    <td class="numberOfCalls">0</td>
  </tr>
  <tr class="mainTr">
    <td class="functionName">_ZNK4llvm23AMDGPUArgumentUsageInfo5printERNS_11raw_ostreamEPKNS_6ModuleE</td>
    <td class="numberOfCalls">0</td>
  </tr>
  <tr class="mainTr">
    <td class="functionName">_ZNK4llvm21AMDGPUFunctionArgInfo17getPreloadedValueENS0_14PreloadedValueE</td>
    <td class="numberOfCalls">0</td>
  </tr>
  <tr class="mainTr">
    <td class="functionName">_ZN4llvm21AMDGPUFunctionArgInfo14fixedABILayoutEv</td>
    <td class="numberOfCalls">2</td>
  </tr>
  <tr class="mainTr">
    <td class="functionName">_ZNK4llvm23AMDGPUArgumentUsageInfo17lookupFuncArgInfoERKNS_8FunctionE</td>
    <td class="numberOfCalls">0</td>
  </tr>
</table>
    </div>
    <button class="collapsible" type="button">Open Coverage Diff</button>
    <div class="content" style="display: none;">
      <hr />
      <h3 class="subheader">Coverage Diff</h3>
      <table class="mainTable">
  <tr class="mainTr">
    <th class="mainTh">Line Number</th>
    <th class="mainTh">
      <span class="badge">../DebugInfoTest/example_mips_dbg.ll</span>
      <span> BUT NOT </span>
      <span class="badge">../DebugInfoTest/example_mips.ll</span>
    </th>
    <th class="mainTh">Line Number</th>
    <th class="mainTh">
      <span class="badge">../DebugInfoTest/example_mips.ll</span>
      <span> BUT NOT </span>
      <span class="badge">../DebugInfoTest/example_mips_dbg.ll</span>
    </th>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1</td>
    <td class="codeline">//===----------------------------------------------------------------------===//</td>
    <td class="lineNumber">1</td>
    <td class="codeline">//===----------------------------------------------------------------------===//</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">2</td>
    <td class="codeline">//</td>
    <td class="lineNumber">2</td>
    <td class="codeline">//</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">3</td>
    <td class="codeline">// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</td>
    <td class="lineNumber">3</td>
    <td class="codeline">// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">4</td>
    <td class="codeline">// See https://llvm.org/LICENSE.txt for license information.</td>
    <td class="lineNumber">4</td>
    <td class="codeline">// See https://llvm.org/LICENSE.txt for license information.</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">5</td>
    <td class="codeline">// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</td>
    <td class="lineNumber">5</td>
    <td class="codeline">// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">6</td>
    <td class="codeline">//</td>
    <td class="lineNumber">6</td>
    <td class="codeline">//</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">7</td>
    <td class="codeline">//===----------------------------------------------------------------------===//</td>
    <td class="lineNumber">7</td>
    <td class="codeline">//===----------------------------------------------------------------------===//</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">8</td>
    <td class="codeline"></td>
    <td class="lineNumber">8</td>
    <td class="codeline"></td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">9</td>
    <td class="codeline">#include "AMDGPUArgumentUsageInfo.h"</td>
    <td class="lineNumber">9</td>
    <td class="codeline">#include "AMDGPUArgumentUsageInfo.h"</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">10</td>
    <td class="codeline">#include "AMDGPU.h"</td>
    <td class="lineNumber">10</td>
    <td class="codeline">#include "AMDGPU.h"</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">11</td>
    <td class="codeline">#include "AMDGPUTargetMachine.h"</td>
    <td class="lineNumber">11</td>
    <td class="codeline">#include "AMDGPUTargetMachine.h"</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">12</td>
    <td class="codeline">#include "MCTargetDesc/AMDGPUMCTargetDesc.h"</td>
    <td class="lineNumber">12</td>
    <td class="codeline">#include "MCTargetDesc/AMDGPUMCTargetDesc.h"</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">13</td>
    <td class="codeline">#include "SIRegisterInfo.h"</td>
    <td class="lineNumber">13</td>
    <td class="codeline">#include "SIRegisterInfo.h"</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">14</td>
    <td class="codeline">#include "llvm/CodeGen/TargetRegisterInfo.h"</td>
    <td class="lineNumber">14</td>
    <td class="codeline">#include "llvm/CodeGen/TargetRegisterInfo.h"</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">15</td>
    <td class="codeline">#include "llvm/IR/Function.h"</td>
    <td class="lineNumber">15</td>
    <td class="codeline">#include "llvm/IR/Function.h"</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">16</td>
    <td class="codeline">#include "llvm/Support/NativeFormatting.h"</td>
    <td class="lineNumber">16</td>
    <td class="codeline">#include "llvm/Support/NativeFormatting.h"</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">17</td>
    <td class="codeline">#include "llvm/Support/raw_ostream.h"</td>
    <td class="lineNumber">17</td>
    <td class="codeline">#include "llvm/Support/raw_ostream.h"</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">18</td>
    <td class="codeline"></td>
    <td class="lineNumber">18</td>
    <td class="codeline"></td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">19</td>
    <td class="codeline">using namespace llvm;</td>
    <td class="lineNumber">19</td>
    <td class="codeline">using namespace llvm;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">20</td>
    <td class="codeline"></td>
    <td class="lineNumber">20</td>
    <td class="codeline"></td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">21</td>
    <td class="codeline">#define DEBUG_TYPE "amdgpu-argument-reg-usage-info"</td>
    <td class="lineNumber">21</td>
    <td class="codeline">#define DEBUG_TYPE "amdgpu-argument-reg-usage-info"</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">22</td>
    <td class="codeline"></td>
    <td class="lineNumber">22</td>
    <td class="codeline"></td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">23</td>
    <td class="codeline">INITIALIZE_PASS(AMDGPUArgumentUsageInfo, DEBUG_TYPE,</td>
    <td class="lineNumber">23</td>
    <td class="codeline">INITIALIZE_PASS(AMDGPUArgumentUsageInfo, DEBUG_TYPE,</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">24</td>
    <td class="codeline">                "Argument Register Usage Information Storage", false, true)</td>
    <td class="lineNumber">24</td>
    <td class="codeline">                "Argument Register Usage Information Storage", false, true)</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">25</td>
    <td class="codeline"></td>
    <td class="lineNumber">25</td>
    <td class="codeline"></td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">26</td>
    <td class="codeline">void ArgDescriptor::print(raw_ostream &OS,</td>
    <td class="lineNumber">26</td>
    <td class="codeline">void ArgDescriptor::print(raw_ostream &OS,</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">27</td>
    <td class="codeline">                          const TargetRegisterInfo *TRI) const {</td>
    <td class="lineNumber">27</td>
    <td class="codeline">                          const TargetRegisterInfo *TRI) const {</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">28</td>
    <td class="codeline">  if (!isSet()) {</td>
    <td class="lineNumber">28</td>
    <td class="codeline">  if (!isSet()) {</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">29</td>
    <td class="codeline">    OS << "<not set>\n";</td>
    <td class="lineNumber">29</td>
    <td class="codeline">    OS << "<not set>\n";</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">30</td>
    <td class="codeline">    return;</td>
    <td class="lineNumber">30</td>
    <td class="codeline">    return;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">31</td>
    <td class="codeline">  }</td>
    <td class="lineNumber">31</td>
    <td class="codeline">  }</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">32</td>
    <td class="codeline"></td>
    <td class="lineNumber">32</td>
    <td class="codeline"></td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">33</td>
    <td class="codeline">  if (isRegister())</td>
    <td class="lineNumber">33</td>
    <td class="codeline">  if (isRegister())</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">34</td>
    <td class="codeline">    OS << "Reg " << printReg(getRegister(), TRI);</td>
    <td class="lineNumber">34</td>
    <td class="codeline">    OS << "Reg " << printReg(getRegister(), TRI);</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">35</td>
    <td class="codeline">  else</td>
    <td class="lineNumber">35</td>
    <td class="codeline">  else</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">36</td>
    <td class="codeline">    OS << "Stack offset " << getStackOffset();</td>
    <td class="lineNumber">36</td>
    <td class="codeline">    OS << "Stack offset " << getStackOffset();</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">37</td>
    <td class="codeline"></td>
    <td class="lineNumber">37</td>
    <td class="codeline"></td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">38</td>
    <td class="codeline">  if (isMasked()) {</td>
    <td class="lineNumber">38</td>
    <td class="codeline">  if (isMasked()) {</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">39</td>
    <td class="codeline">    OS << " & ";</td>
    <td class="lineNumber">39</td>
    <td class="codeline">    OS << " & ";</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">40</td>
    <td class="codeline">    llvm::write_hex(OS, Mask, llvm::HexPrintStyle::PrefixLower);</td>
    <td class="lineNumber">40</td>
    <td class="codeline">    llvm::write_hex(OS, Mask, llvm::HexPrintStyle::PrefixLower);</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">41</td>
    <td class="codeline">  }</td>
    <td class="lineNumber">41</td>
    <td class="codeline">  }</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">42</td>
    <td class="codeline"></td>
    <td class="lineNumber">42</td>
    <td class="codeline"></td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">43</td>
    <td class="codeline">  OS << '\n';</td>
    <td class="lineNumber">43</td>
    <td class="codeline">  OS << '\n';</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">44</td>
    <td class="codeline">}</td>
    <td class="lineNumber">44</td>
    <td class="codeline">}</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">45</td>
    <td class="codeline"></td>
    <td class="lineNumber">45</td>
    <td class="codeline"></td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">46</td>
    <td class="codeline">char AMDGPUArgumentUsageInfo::ID = 0;</td>
    <td class="lineNumber">46</td>
    <td class="codeline">char AMDGPUArgumentUsageInfo::ID = 0;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">47</td>
    <td class="codeline"></td>
    <td class="lineNumber">47</td>
    <td class="codeline"></td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">48</td>
    <td class="codeline">const AMDGPUFunctionArgInfo AMDGPUArgumentUsageInfo::ExternFunctionInfo{};</td>
    <td class="lineNumber">48</td>
    <td class="codeline">const AMDGPUFunctionArgInfo AMDGPUArgumentUsageInfo::ExternFunctionInfo{};</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">49</td>
    <td class="codeline"></td>
    <td class="lineNumber">49</td>
    <td class="codeline"></td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">50</td>
    <td class="codeline">// Hardcoded registers from fixed function ABI</td>
    <td class="lineNumber">50</td>
    <td class="codeline">// Hardcoded registers from fixed function ABI</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">51</td>
    <td class="codeline">const AMDGPUFunctionArgInfo AMDGPUArgumentUsageInfo::FixedABIFunctionInfo</td>
    <td class="lineNumber">51</td>
    <td class="codeline">const AMDGPUFunctionArgInfo AMDGPUArgumentUsageInfo::FixedABIFunctionInfo</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">52</td>
    <td class="codeline">  = AMDGPUFunctionArgInfo::fixedABILayout();</td>
    <td class="lineNumber">52</td>
    <td class="codeline">  = AMDGPUFunctionArgInfo::fixedABILayout();</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">53</td>
    <td class="codeline"></td>
    <td class="lineNumber">53</td>
    <td class="codeline"></td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">54</td>
    <td class="codeline">bool AMDGPUArgumentUsageInfo::doInitialization(Module &M) {</td>
    <td class="lineNumber">54</td>
    <td class="codeline">bool AMDGPUArgumentUsageInfo::doInitialization(Module &M) {</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">55</td>
    <td class="codeline">  return false;</td>
    <td class="lineNumber">55</td>
    <td class="codeline">  return false;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">56</td>
    <td class="codeline">}</td>
    <td class="lineNumber">56</td>
    <td class="codeline">}</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">57</td>
    <td class="codeline"></td>
    <td class="lineNumber">57</td>
    <td class="codeline"></td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">58</td>
    <td class="codeline">bool AMDGPUArgumentUsageInfo::doFinalization(Module &M) {</td>
    <td class="lineNumber">58</td>
    <td class="codeline">bool AMDGPUArgumentUsageInfo::doFinalization(Module &M) {</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">59</td>
    <td class="codeline">  ArgInfoMap.clear();</td>
    <td class="lineNumber">59</td>
    <td class="codeline">  ArgInfoMap.clear();</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">60</td>
    <td class="codeline">  return false;</td>
    <td class="lineNumber">60</td>
    <td class="codeline">  return false;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">61</td>
    <td class="codeline">}</td>
    <td class="lineNumber">61</td>
    <td class="codeline">}</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">62</td>
    <td class="codeline"></td>
    <td class="lineNumber">62</td>
    <td class="codeline"></td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">63</td>
    <td class="codeline">void AMDGPUArgumentUsageInfo::print(raw_ostream &OS, const Module *M) const {</td>
    <td class="lineNumber">63</td>
    <td class="codeline">void AMDGPUArgumentUsageInfo::print(raw_ostream &OS, const Module *M) const {</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">64</td>
    <td class="codeline">  for (const auto &FI : ArgInfoMap) {</td>
    <td class="lineNumber">64</td>
    <td class="codeline">  for (const auto &FI : ArgInfoMap) {</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">65</td>
    <td class="codeline">    OS << "Arguments for " << FI.first->getName() << '\n'</td>
    <td class="lineNumber">65</td>
    <td class="codeline">    OS << "Arguments for " << FI.first->getName() << '\n'</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">66</td>
    <td class="codeline">       << "  PrivateSegmentBuffer: " << FI.second.PrivateSegmentBuffer</td>
    <td class="lineNumber">66</td>
    <td class="codeline">       << "  PrivateSegmentBuffer: " << FI.second.PrivateSegmentBuffer</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">67</td>
    <td class="codeline">       << "  DispatchPtr: " << FI.second.DispatchPtr</td>
    <td class="lineNumber">67</td>
    <td class="codeline">       << "  DispatchPtr: " << FI.second.DispatchPtr</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">68</td>
    <td class="codeline">       << "  QueuePtr: " << FI.second.QueuePtr</td>
    <td class="lineNumber">68</td>
    <td class="codeline">       << "  QueuePtr: " << FI.second.QueuePtr</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">69</td>
    <td class="codeline">       << "  KernargSegmentPtr: " << FI.second.KernargSegmentPtr</td>
    <td class="lineNumber">69</td>
    <td class="codeline">       << "  KernargSegmentPtr: " << FI.second.KernargSegmentPtr</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">70</td>
    <td class="codeline">       << "  DispatchID: " << FI.second.DispatchID</td>
    <td class="lineNumber">70</td>
    <td class="codeline">       << "  DispatchID: " << FI.second.DispatchID</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">71</td>
    <td class="codeline">       << "  FlatScratchInit: " << FI.second.FlatScratchInit</td>
    <td class="lineNumber">71</td>
    <td class="codeline">       << "  FlatScratchInit: " << FI.second.FlatScratchInit</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">72</td>
    <td class="codeline">       << "  PrivateSegmentSize: " << FI.second.PrivateSegmentSize</td>
    <td class="lineNumber">72</td>
    <td class="codeline">       << "  PrivateSegmentSize: " << FI.second.PrivateSegmentSize</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">73</td>
    <td class="codeline">       << "  WorkGroupIDX: " << FI.second.WorkGroupIDX</td>
    <td class="lineNumber">73</td>
    <td class="codeline">       << "  WorkGroupIDX: " << FI.second.WorkGroupIDX</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">74</td>
    <td class="codeline">       << "  WorkGroupIDY: " << FI.second.WorkGroupIDY</td>
    <td class="lineNumber">74</td>
    <td class="codeline">       << "  WorkGroupIDY: " << FI.second.WorkGroupIDY</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">75</td>
    <td class="codeline">       << "  WorkGroupIDZ: " << FI.second.WorkGroupIDZ</td>
    <td class="lineNumber">75</td>
    <td class="codeline">       << "  WorkGroupIDZ: " << FI.second.WorkGroupIDZ</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">76</td>
    <td class="codeline">       << "  WorkGroupInfo: " << FI.second.WorkGroupInfo</td>
    <td class="lineNumber">76</td>
    <td class="codeline">       << "  WorkGroupInfo: " << FI.second.WorkGroupInfo</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">77</td>
    <td class="codeline">       << "  LDSKernelId: " << FI.second.LDSKernelId</td>
    <td class="lineNumber">77</td>
    <td class="codeline">       << "  LDSKernelId: " << FI.second.LDSKernelId</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">78</td>
    <td class="codeline">       << "  PrivateSegmentWaveByteOffset: "</td>
    <td class="lineNumber">78</td>
    <td class="codeline">       << "  PrivateSegmentWaveByteOffset: "</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">79</td>
    <td class="codeline">          << FI.second.PrivateSegmentWaveByteOffset</td>
    <td class="lineNumber">79</td>
    <td class="codeline">          << FI.second.PrivateSegmentWaveByteOffset</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">80</td>
    <td class="codeline">       << "  ImplicitBufferPtr: " << FI.second.ImplicitBufferPtr</td>
    <td class="lineNumber">80</td>
    <td class="codeline">       << "  ImplicitBufferPtr: " << FI.second.ImplicitBufferPtr</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">81</td>
    <td class="codeline">       << "  ImplicitArgPtr: " << FI.second.ImplicitArgPtr</td>
    <td class="lineNumber">81</td>
    <td class="codeline">       << "  ImplicitArgPtr: " << FI.second.ImplicitArgPtr</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">82</td>
    <td class="codeline">       << "  WorkItemIDX " << FI.second.WorkItemIDX</td>
    <td class="lineNumber">82</td>
    <td class="codeline">       << "  WorkItemIDX " << FI.second.WorkItemIDX</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">83</td>
    <td class="codeline">       << "  WorkItemIDY " << FI.second.WorkItemIDY</td>
    <td class="lineNumber">83</td>
    <td class="codeline">       << "  WorkItemIDY " << FI.second.WorkItemIDY</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">84</td>
    <td class="codeline">       << "  WorkItemIDZ " << FI.second.WorkItemIDZ</td>
    <td class="lineNumber">84</td>
    <td class="codeline">       << "  WorkItemIDZ " << FI.second.WorkItemIDZ</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">85</td>
    <td class="codeline">       << '\n';</td>
    <td class="lineNumber">85</td>
    <td class="codeline">       << '\n';</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">86</td>
    <td class="codeline">  }</td>
    <td class="lineNumber">86</td>
    <td class="codeline">  }</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">87</td>
    <td class="codeline">}</td>
    <td class="lineNumber">87</td>
    <td class="codeline">}</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">88</td>
    <td class="codeline"></td>
    <td class="lineNumber">88</td>
    <td class="codeline"></td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">89</td>
    <td class="codeline">std::tuple<const ArgDescriptor *, const TargetRegisterClass *, LLT></td>
    <td class="lineNumber">89</td>
    <td class="codeline">std::tuple<const ArgDescriptor *, const TargetRegisterClass *, LLT></td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">90</td>
    <td class="codeline">AMDGPUFunctionArgInfo::getPreloadedValue(</td>
    <td class="lineNumber">90</td>
    <td class="codeline">AMDGPUFunctionArgInfo::getPreloadedValue(</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">91</td>
    <td class="codeline">    AMDGPUFunctionArgInfo::PreloadedValue Value) const {</td>
    <td class="lineNumber">91</td>
    <td class="codeline">    AMDGPUFunctionArgInfo::PreloadedValue Value) const {</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">92</td>
    <td class="codeline">  switch (Value) {</td>
    <td class="lineNumber">92</td>
    <td class="codeline">  switch (Value) {</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">93</td>
    <td class="codeline">  case AMDGPUFunctionArgInfo::PRIVATE_SEGMENT_BUFFER: {</td>
    <td class="lineNumber">93</td>
    <td class="codeline">  case AMDGPUFunctionArgInfo::PRIVATE_SEGMENT_BUFFER: {</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">94</td>
    <td class="codeline">    return std::tuple(PrivateSegmentBuffer ? &PrivateSegmentBuffer : nullptr,</td>
    <td class="lineNumber">94</td>
    <td class="codeline">    return std::tuple(PrivateSegmentBuffer ? &PrivateSegmentBuffer : nullptr,</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">95</td>
    <td class="codeline">                      &AMDGPU::SGPR_128RegClass, LLT::fixed_vector(4, 32));</td>
    <td class="lineNumber">95</td>
    <td class="codeline">                      &AMDGPU::SGPR_128RegClass, LLT::fixed_vector(4, 32));</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">96</td>
    <td class="codeline">  }</td>
    <td class="lineNumber">96</td>
    <td class="codeline">  }</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">97</td>
    <td class="codeline">  case AMDGPUFunctionArgInfo::IMPLICIT_BUFFER_PTR:</td>
    <td class="lineNumber">97</td>
    <td class="codeline">  case AMDGPUFunctionArgInfo::IMPLICIT_BUFFER_PTR:</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">98</td>
    <td class="codeline">    return std::tuple(ImplicitBufferPtr ? &ImplicitBufferPtr : nullptr,</td>
    <td class="lineNumber">98</td>
    <td class="codeline">    return std::tuple(ImplicitBufferPtr ? &ImplicitBufferPtr : nullptr,</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">99</td>
    <td class="codeline">                      &AMDGPU::SGPR_64RegClass,</td>
    <td class="lineNumber">99</td>
    <td class="codeline">                      &AMDGPU::SGPR_64RegClass,</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">100</td>
    <td class="codeline">                      LLT::pointer(AMDGPUAS::CONSTANT_ADDRESS, 64));</td>
    <td class="lineNumber">100</td>
    <td class="codeline">                      LLT::pointer(AMDGPUAS::CONSTANT_ADDRESS, 64));</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">101</td>
    <td class="codeline">  case AMDGPUFunctionArgInfo::WORKGROUP_ID_X:</td>
    <td class="lineNumber">101</td>
    <td class="codeline">  case AMDGPUFunctionArgInfo::WORKGROUP_ID_X:</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">102</td>
    <td class="codeline">    return std::tuple(WorkGroupIDX ? &WorkGroupIDX : nullptr,</td>
    <td class="lineNumber">102</td>
    <td class="codeline">    return std::tuple(WorkGroupIDX ? &WorkGroupIDX : nullptr,</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">103</td>
    <td class="codeline">                      &AMDGPU::SGPR_32RegClass, LLT::scalar(32));</td>
    <td class="lineNumber">103</td>
    <td class="codeline">                      &AMDGPU::SGPR_32RegClass, LLT::scalar(32));</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">104</td>
    <td class="codeline">  case AMDGPUFunctionArgInfo::WORKGROUP_ID_Y:</td>
    <td class="lineNumber">104</td>
    <td class="codeline">  case AMDGPUFunctionArgInfo::WORKGROUP_ID_Y:</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">105</td>
    <td class="codeline">    return std::tuple(WorkGroupIDY ? &WorkGroupIDY : nullptr,</td>
    <td class="lineNumber">105</td>
    <td class="codeline">    return std::tuple(WorkGroupIDY ? &WorkGroupIDY : nullptr,</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">106</td>
    <td class="codeline">                      &AMDGPU::SGPR_32RegClass, LLT::scalar(32));</td>
    <td class="lineNumber">106</td>
    <td class="codeline">                      &AMDGPU::SGPR_32RegClass, LLT::scalar(32));</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">107</td>
    <td class="codeline">  case AMDGPUFunctionArgInfo::WORKGROUP_ID_Z:</td>
    <td class="lineNumber">107</td>
    <td class="codeline">  case AMDGPUFunctionArgInfo::WORKGROUP_ID_Z:</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">108</td>
    <td class="codeline">    return std::tuple(WorkGroupIDZ ? &WorkGroupIDZ : nullptr,</td>
    <td class="lineNumber">108</td>
    <td class="codeline">    return std::tuple(WorkGroupIDZ ? &WorkGroupIDZ : nullptr,</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">109</td>
    <td class="codeline">                      &AMDGPU::SGPR_32RegClass, LLT::scalar(32));</td>
    <td class="lineNumber">109</td>
    <td class="codeline">                      &AMDGPU::SGPR_32RegClass, LLT::scalar(32));</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">110</td>
    <td class="codeline">  case AMDGPUFunctionArgInfo::LDS_KERNEL_ID:</td>
    <td class="lineNumber">110</td>
    <td class="codeline">  case AMDGPUFunctionArgInfo::LDS_KERNEL_ID:</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">111</td>
    <td class="codeline">    return std::tuple(LDSKernelId ? &LDSKernelId : nullptr,</td>
    <td class="lineNumber">111</td>
    <td class="codeline">    return std::tuple(LDSKernelId ? &LDSKernelId : nullptr,</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">112</td>
    <td class="codeline">                      &AMDGPU::SGPR_32RegClass, LLT::scalar(32));</td>
    <td class="lineNumber">112</td>
    <td class="codeline">                      &AMDGPU::SGPR_32RegClass, LLT::scalar(32));</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">113</td>
    <td class="codeline">  case AMDGPUFunctionArgInfo::PRIVATE_SEGMENT_WAVE_BYTE_OFFSET:</td>
    <td class="lineNumber">113</td>
    <td class="codeline">  case AMDGPUFunctionArgInfo::PRIVATE_SEGMENT_WAVE_BYTE_OFFSET:</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">114</td>
    <td class="codeline">    return std::tuple(</td>
    <td class="lineNumber">114</td>
    <td class="codeline">    return std::tuple(</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">115</td>
    <td class="codeline">        PrivateSegmentWaveByteOffset ? &PrivateSegmentWaveByteOffset : nullptr,</td>
    <td class="lineNumber">115</td>
    <td class="codeline">        PrivateSegmentWaveByteOffset ? &PrivateSegmentWaveByteOffset : nullptr,</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">116</td>
    <td class="codeline">        &AMDGPU::SGPR_32RegClass, LLT::scalar(32));</td>
    <td class="lineNumber">116</td>
    <td class="codeline">        &AMDGPU::SGPR_32RegClass, LLT::scalar(32));</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">117</td>
    <td class="codeline">  case AMDGPUFunctionArgInfo::KERNARG_SEGMENT_PTR:</td>
    <td class="lineNumber">117</td>
    <td class="codeline">  case AMDGPUFunctionArgInfo::KERNARG_SEGMENT_PTR:</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">118</td>
    <td class="codeline">    return std::tuple(KernargSegmentPtr ? &KernargSegmentPtr : nullptr,</td>
    <td class="lineNumber">118</td>
    <td class="codeline">    return std::tuple(KernargSegmentPtr ? &KernargSegmentPtr : nullptr,</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">119</td>
    <td class="codeline">                      &AMDGPU::SGPR_64RegClass,</td>
    <td class="lineNumber">119</td>
    <td class="codeline">                      &AMDGPU::SGPR_64RegClass,</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">120</td>
    <td class="codeline">                      LLT::pointer(AMDGPUAS::CONSTANT_ADDRESS, 64));</td>
    <td class="lineNumber">120</td>
    <td class="codeline">                      LLT::pointer(AMDGPUAS::CONSTANT_ADDRESS, 64));</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">121</td>
    <td class="codeline">  case AMDGPUFunctionArgInfo::IMPLICIT_ARG_PTR:</td>
    <td class="lineNumber">121</td>
    <td class="codeline">  case AMDGPUFunctionArgInfo::IMPLICIT_ARG_PTR:</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">122</td>
    <td class="codeline">    return std::tuple(ImplicitArgPtr ? &ImplicitArgPtr : nullptr,</td>
    <td class="lineNumber">122</td>
    <td class="codeline">    return std::tuple(ImplicitArgPtr ? &ImplicitArgPtr : nullptr,</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">123</td>
    <td class="codeline">                      &AMDGPU::SGPR_64RegClass,</td>
    <td class="lineNumber">123</td>
    <td class="codeline">                      &AMDGPU::SGPR_64RegClass,</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">124</td>
    <td class="codeline">                      LLT::pointer(AMDGPUAS::CONSTANT_ADDRESS, 64));</td>
    <td class="lineNumber">124</td>
    <td class="codeline">                      LLT::pointer(AMDGPUAS::CONSTANT_ADDRESS, 64));</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">125</td>
    <td class="codeline">  case AMDGPUFunctionArgInfo::DISPATCH_ID:</td>
    <td class="lineNumber">125</td>
    <td class="codeline">  case AMDGPUFunctionArgInfo::DISPATCH_ID:</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">126</td>
    <td class="codeline">    return std::tuple(DispatchID ? &DispatchID : nullptr,</td>
    <td class="lineNumber">126</td>
    <td class="codeline">    return std::tuple(DispatchID ? &DispatchID : nullptr,</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">127</td>
    <td class="codeline">                      &AMDGPU::SGPR_64RegClass, LLT::scalar(64));</td>
    <td class="lineNumber">127</td>
    <td class="codeline">                      &AMDGPU::SGPR_64RegClass, LLT::scalar(64));</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">128</td>
    <td class="codeline">  case AMDGPUFunctionArgInfo::FLAT_SCRATCH_INIT:</td>
    <td class="lineNumber">128</td>
    <td class="codeline">  case AMDGPUFunctionArgInfo::FLAT_SCRATCH_INIT:</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">129</td>
    <td class="codeline">    return std::tuple(FlatScratchInit ? &FlatScratchInit : nullptr,</td>
    <td class="lineNumber">129</td>
    <td class="codeline">    return std::tuple(FlatScratchInit ? &FlatScratchInit : nullptr,</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">130</td>
    <td class="codeline">                      &AMDGPU::SGPR_64RegClass, LLT::scalar(64));</td>
    <td class="lineNumber">130</td>
    <td class="codeline">                      &AMDGPU::SGPR_64RegClass, LLT::scalar(64));</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">131</td>
    <td class="codeline">  case AMDGPUFunctionArgInfo::DISPATCH_PTR:</td>
    <td class="lineNumber">131</td>
    <td class="codeline">  case AMDGPUFunctionArgInfo::DISPATCH_PTR:</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">132</td>
    <td class="codeline">    return std::tuple(DispatchPtr ? &DispatchPtr : nullptr,</td>
    <td class="lineNumber">132</td>
    <td class="codeline">    return std::tuple(DispatchPtr ? &DispatchPtr : nullptr,</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">133</td>
    <td class="codeline">                      &AMDGPU::SGPR_64RegClass,</td>
    <td class="lineNumber">133</td>
    <td class="codeline">                      &AMDGPU::SGPR_64RegClass,</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">134</td>
    <td class="codeline">                      LLT::pointer(AMDGPUAS::CONSTANT_ADDRESS, 64));</td>
    <td class="lineNumber">134</td>
    <td class="codeline">                      LLT::pointer(AMDGPUAS::CONSTANT_ADDRESS, 64));</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">135</td>
    <td class="codeline">  case AMDGPUFunctionArgInfo::QUEUE_PTR:</td>
    <td class="lineNumber">135</td>
    <td class="codeline">  case AMDGPUFunctionArgInfo::QUEUE_PTR:</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">136</td>
    <td class="codeline">    return std::tuple(QueuePtr ? &QueuePtr : nullptr, &AMDGPU::SGPR_64RegClass,</td>
    <td class="lineNumber">136</td>
    <td class="codeline">    return std::tuple(QueuePtr ? &QueuePtr : nullptr, &AMDGPU::SGPR_64RegClass,</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">137</td>
    <td class="codeline">                      LLT::pointer(AMDGPUAS::CONSTANT_ADDRESS, 64));</td>
    <td class="lineNumber">137</td>
    <td class="codeline">                      LLT::pointer(AMDGPUAS::CONSTANT_ADDRESS, 64));</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">138</td>
    <td class="codeline">  case AMDGPUFunctionArgInfo::WORKITEM_ID_X:</td>
    <td class="lineNumber">138</td>
    <td class="codeline">  case AMDGPUFunctionArgInfo::WORKITEM_ID_X:</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">139</td>
    <td class="codeline">    return std::tuple(WorkItemIDX ? &WorkItemIDX : nullptr,</td>
    <td class="lineNumber">139</td>
    <td class="codeline">    return std::tuple(WorkItemIDX ? &WorkItemIDX : nullptr,</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">140</td>
    <td class="codeline">                      &AMDGPU::VGPR_32RegClass, LLT::scalar(32));</td>
    <td class="lineNumber">140</td>
    <td class="codeline">                      &AMDGPU::VGPR_32RegClass, LLT::scalar(32));</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">141</td>
    <td class="codeline">  case AMDGPUFunctionArgInfo::WORKITEM_ID_Y:</td>
    <td class="lineNumber">141</td>
    <td class="codeline">  case AMDGPUFunctionArgInfo::WORKITEM_ID_Y:</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">142</td>
    <td class="codeline">    return std::tuple(WorkItemIDY ? &WorkItemIDY : nullptr,</td>
    <td class="lineNumber">142</td>
    <td class="codeline">    return std::tuple(WorkItemIDY ? &WorkItemIDY : nullptr,</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">143</td>
    <td class="codeline">                      &AMDGPU::VGPR_32RegClass, LLT::scalar(32));</td>
    <td class="lineNumber">143</td>
    <td class="codeline">                      &AMDGPU::VGPR_32RegClass, LLT::scalar(32));</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">144</td>
    <td class="codeline">  case AMDGPUFunctionArgInfo::WORKITEM_ID_Z:</td>
    <td class="lineNumber">144</td>
    <td class="codeline">  case AMDGPUFunctionArgInfo::WORKITEM_ID_Z:</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">145</td>
    <td class="codeline">    return std::tuple(WorkItemIDZ ? &WorkItemIDZ : nullptr,</td>
    <td class="lineNumber">145</td>
    <td class="codeline">    return std::tuple(WorkItemIDZ ? &WorkItemIDZ : nullptr,</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">146</td>
    <td class="codeline">                      &AMDGPU::VGPR_32RegClass, LLT::scalar(32));</td>
    <td class="lineNumber">146</td>
    <td class="codeline">                      &AMDGPU::VGPR_32RegClass, LLT::scalar(32));</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">147</td>
    <td class="codeline">  }</td>
    <td class="lineNumber">147</td>
    <td class="codeline">  }</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">148</td>
    <td class="codeline">  llvm_unreachable("unexpected preloaded value type");</td>
    <td class="lineNumber">148</td>
    <td class="codeline">  llvm_unreachable("unexpected preloaded value type");</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">149</td>
    <td class="codeline">}</td>
    <td class="lineNumber">149</td>
    <td class="codeline">}</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">150</td>
    <td class="codeline"></td>
    <td class="lineNumber">150</td>
    <td class="codeline"></td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">151</td>
    <td class="codeline">constexpr AMDGPUFunctionArgInfo AMDGPUFunctionArgInfo::fixedABILayout() {</td>
    <td class="lineNumber">151</td>
    <td class="codeline">constexpr AMDGPUFunctionArgInfo AMDGPUFunctionArgInfo::fixedABILayout() {</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">152</td>
    <td class="codeline">  AMDGPUFunctionArgInfo AI;</td>
    <td class="lineNumber">152</td>
    <td class="codeline">  AMDGPUFunctionArgInfo AI;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">153</td>
    <td class="codeline">  AI.PrivateSegmentBuffer</td>
    <td class="lineNumber">153</td>
    <td class="codeline">  AI.PrivateSegmentBuffer</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">154</td>
    <td class="codeline">    = ArgDescriptor::createRegister(AMDGPU::SGPR0_SGPR1_SGPR2_SGPR3);</td>
    <td class="lineNumber">154</td>
    <td class="codeline">    = ArgDescriptor::createRegister(AMDGPU::SGPR0_SGPR1_SGPR2_SGPR3);</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">155</td>
    <td class="codeline">  AI.DispatchPtr = ArgDescriptor::createRegister(AMDGPU::SGPR4_SGPR5);</td>
    <td class="lineNumber">155</td>
    <td class="codeline">  AI.DispatchPtr = ArgDescriptor::createRegister(AMDGPU::SGPR4_SGPR5);</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">156</td>
    <td class="codeline">  AI.QueuePtr = ArgDescriptor::createRegister(AMDGPU::SGPR6_SGPR7);</td>
    <td class="lineNumber">156</td>
    <td class="codeline">  AI.QueuePtr = ArgDescriptor::createRegister(AMDGPU::SGPR6_SGPR7);</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">157</td>
    <td class="codeline"></td>
    <td class="lineNumber">157</td>
    <td class="codeline"></td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">158</td>
    <td class="codeline">  // Do not pass kernarg segment pointer, only pass increment version in its</td>
    <td class="lineNumber">158</td>
    <td class="codeline">  // Do not pass kernarg segment pointer, only pass increment version in its</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">159</td>
    <td class="codeline">  // place.</td>
    <td class="lineNumber">159</td>
    <td class="codeline">  // place.</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">160</td>
    <td class="codeline">  AI.ImplicitArgPtr = ArgDescriptor::createRegister(AMDGPU::SGPR8_SGPR9);</td>
    <td class="lineNumber">160</td>
    <td class="codeline">  AI.ImplicitArgPtr = ArgDescriptor::createRegister(AMDGPU::SGPR8_SGPR9);</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">161</td>
    <td class="codeline">  AI.DispatchID = ArgDescriptor::createRegister(AMDGPU::SGPR10_SGPR11);</td>
    <td class="lineNumber">161</td>
    <td class="codeline">  AI.DispatchID = ArgDescriptor::createRegister(AMDGPU::SGPR10_SGPR11);</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">162</td>
    <td class="codeline"></td>
    <td class="lineNumber">162</td>
    <td class="codeline"></td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">163</td>
    <td class="codeline">  // Skip FlatScratchInit/PrivateSegmentSize</td>
    <td class="lineNumber">163</td>
    <td class="codeline">  // Skip FlatScratchInit/PrivateSegmentSize</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">164</td>
    <td class="codeline">  AI.WorkGroupIDX = ArgDescriptor::createRegister(AMDGPU::SGPR12);</td>
    <td class="lineNumber">164</td>
    <td class="codeline">  AI.WorkGroupIDX = ArgDescriptor::createRegister(AMDGPU::SGPR12);</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">165</td>
    <td class="codeline">  AI.WorkGroupIDY = ArgDescriptor::createRegister(AMDGPU::SGPR13);</td>
    <td class="lineNumber">165</td>
    <td class="codeline">  AI.WorkGroupIDY = ArgDescriptor::createRegister(AMDGPU::SGPR13);</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">166</td>
    <td class="codeline">  AI.WorkGroupIDZ = ArgDescriptor::createRegister(AMDGPU::SGPR14);</td>
    <td class="lineNumber">166</td>
    <td class="codeline">  AI.WorkGroupIDZ = ArgDescriptor::createRegister(AMDGPU::SGPR14);</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">167</td>
    <td class="codeline">  AI.LDSKernelId = ArgDescriptor::createRegister(AMDGPU::SGPR15);</td>
    <td class="lineNumber">167</td>
    <td class="codeline">  AI.LDSKernelId = ArgDescriptor::createRegister(AMDGPU::SGPR15);</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">168</td>
    <td class="codeline"></td>
    <td class="lineNumber">168</td>
    <td class="codeline"></td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">169</td>
    <td class="codeline">  const unsigned Mask = 0x3ff;</td>
    <td class="lineNumber">169</td>
    <td class="codeline">  const unsigned Mask = 0x3ff;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">170</td>
    <td class="codeline">  AI.WorkItemIDX = ArgDescriptor::createRegister(AMDGPU::VGPR31, Mask);</td>
    <td class="lineNumber">170</td>
    <td class="codeline">  AI.WorkItemIDX = ArgDescriptor::createRegister(AMDGPU::VGPR31, Mask);</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">171</td>
    <td class="codeline">  AI.WorkItemIDY = ArgDescriptor::createRegister(AMDGPU::VGPR31, Mask << 10);</td>
    <td class="lineNumber">171</td>
    <td class="codeline">  AI.WorkItemIDY = ArgDescriptor::createRegister(AMDGPU::VGPR31, Mask << 10);</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">172</td>
    <td class="codeline">  AI.WorkItemIDZ = ArgDescriptor::createRegister(AMDGPU::VGPR31, Mask << 20);</td>
    <td class="lineNumber">172</td>
    <td class="codeline">  AI.WorkItemIDZ = ArgDescriptor::createRegister(AMDGPU::VGPR31, Mask << 20);</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">173</td>
    <td class="codeline">  return AI;</td>
    <td class="lineNumber">173</td>
    <td class="codeline">  return AI;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">174</td>
    <td class="codeline">}</td>
    <td class="lineNumber">174</td>
    <td class="codeline">}</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">175</td>
    <td class="codeline"></td>
    <td class="lineNumber">175</td>
    <td class="codeline"></td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">176</td>
    <td class="codeline">const AMDGPUFunctionArgInfo &</td>
    <td class="lineNumber">176</td>
    <td class="codeline">const AMDGPUFunctionArgInfo &</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">177</td>
    <td class="codeline">AMDGPUArgumentUsageInfo::lookupFuncArgInfo(const Function &F) const {</td>
    <td class="lineNumber">177</td>
    <td class="codeline">AMDGPUArgumentUsageInfo::lookupFuncArgInfo(const Function &F) const {</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">178</td>
    <td class="codeline">  auto I = ArgInfoMap.find(&F);</td>
    <td class="lineNumber">178</td>
    <td class="codeline">  auto I = ArgInfoMap.find(&F);</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">179</td>
    <td class="codeline">  if (I == ArgInfoMap.end())</td>
    <td class="lineNumber">179</td>
    <td class="codeline">  if (I == ArgInfoMap.end())</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">180</td>
    <td class="codeline">    return FixedABIFunctionInfo;</td>
    <td class="lineNumber">180</td>
    <td class="codeline">    return FixedABIFunctionInfo;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">181</td>
    <td class="codeline">  return I->second;</td>
    <td class="lineNumber">181</td>
    <td class="codeline">  return I->second;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">182</td>
    <td class="codeline">}</td>
    <td class="lineNumber">182</td>
    <td class="codeline">}</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">183</td>
    <td class="codeline"></td>
    <td class="lineNumber">183</td>
    <td class="codeline"></td>
  </tr>
</table>
    </div>
    <button class="collapsible" type="button">Open Side By Side Comparison</button>
    <div class="content" style="display: none;">
      <hr />
      <h3 class="subheader">Side By Side Comparison</h3>
      <table class="mainTable">
  <tr class="mainTr">
    <th class="mainTh">Line Number</th>
    <th class="mainTh">
      <span class="badge">../DebugInfoTest/example_mips_dbg.ll</span>
    </th>
    <th class="mainTh">Hit count</th>
    <th class="mainTh">Line Number</th>
    <th class="mainTh">
      <span class="badge">../DebugInfoTest/example_mips.ll</span>
    </th>
    <th class="mainTh">Hit count</th>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1</td>
    <td class="codeLine">//===----------------------------------------------------------------------===//</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">1</td>
    <td class="codeLine">//===----------------------------------------------------------------------===//</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">2</td>
    <td class="codeLine">//</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">2</td>
    <td class="codeLine">//</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">3</td>
    <td class="codeLine">// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">3</td>
    <td class="codeLine">// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">4</td>
    <td class="codeLine">// See https://llvm.org/LICENSE.txt for license information.</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">4</td>
    <td class="codeLine">// See https://llvm.org/LICENSE.txt for license information.</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">5</td>
    <td class="codeLine">// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">5</td>
    <td class="codeLine">// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">6</td>
    <td class="codeLine">//</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">6</td>
    <td class="codeLine">//</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">7</td>
    <td class="codeLine">//===----------------------------------------------------------------------===//</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">7</td>
    <td class="codeLine">//===----------------------------------------------------------------------===//</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">8</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">8</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">9</td>
    <td class="codeLine">#include "AMDGPUArgumentUsageInfo.h"</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">9</td>
    <td class="codeLine">#include "AMDGPUArgumentUsageInfo.h"</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">10</td>
    <td class="codeLine">#include "AMDGPU.h"</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">10</td>
    <td class="codeLine">#include "AMDGPU.h"</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">11</td>
    <td class="codeLine">#include "AMDGPUTargetMachine.h"</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">11</td>
    <td class="codeLine">#include "AMDGPUTargetMachine.h"</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">12</td>
    <td class="codeLine">#include "MCTargetDesc/AMDGPUMCTargetDesc.h"</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">12</td>
    <td class="codeLine">#include "MCTargetDesc/AMDGPUMCTargetDesc.h"</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">13</td>
    <td class="codeLine">#include "SIRegisterInfo.h"</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">13</td>
    <td class="codeLine">#include "SIRegisterInfo.h"</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">14</td>
    <td class="codeLine">#include "llvm/CodeGen/TargetRegisterInfo.h"</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">14</td>
    <td class="codeLine">#include "llvm/CodeGen/TargetRegisterInfo.h"</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">15</td>
    <td class="codeLine">#include "llvm/IR/Function.h"</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">15</td>
    <td class="codeLine">#include "llvm/IR/Function.h"</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">16</td>
    <td class="codeLine">#include "llvm/Support/NativeFormatting.h"</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">16</td>
    <td class="codeLine">#include "llvm/Support/NativeFormatting.h"</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">17</td>
    <td class="codeLine">#include "llvm/Support/raw_ostream.h"</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">17</td>
    <td class="codeLine">#include "llvm/Support/raw_ostream.h"</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">18</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">18</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">19</td>
    <td class="codeLine">using namespace llvm;</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">19</td>
    <td class="codeLine">using namespace llvm;</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">20</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">20</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">21</td>
    <td class="codeLine">#define DEBUG_TYPE "amdgpu-argument-reg-usage-info"</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">21</td>
    <td class="codeLine">#define DEBUG_TYPE "amdgpu-argument-reg-usage-info"</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">22</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">22</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">23</td>
    <td class="codeLine coveredLine">INITIALIZE_PASS(AMDGPUArgumentUsageInfo, DEBUG_TYPE,</td>
    <td class="lineNumber">1</td>
    <td class="lineNumber">23</td>
    <td class="codeLine coveredLine">INITIALIZE_PASS(AMDGPUArgumentUsageInfo, DEBUG_TYPE,</td>
    <td class="lineNumber">1</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">24</td>
    <td class="codeLine">                "Argument Register Usage Information Storage", false, true)</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">24</td>
    <td class="codeLine">                "Argument Register Usage Information Storage", false, true)</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">25</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">25</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">26</td>
    <td class="codeLine">void ArgDescriptor::print(raw_ostream &OS,</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">26</td>
    <td class="codeLine">void ArgDescriptor::print(raw_ostream &OS,</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">27</td>
    <td class="codeLine">                          const TargetRegisterInfo *TRI) const {</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">27</td>
    <td class="codeLine">                          const TargetRegisterInfo *TRI) const {</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">28</td>
    <td class="codeLine">  if (!isSet()) {</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">28</td>
    <td class="codeLine">  if (!isSet()) {</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">29</td>
    <td class="codeLine">    OS << "<not set>\n";</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">29</td>
    <td class="codeLine">    OS << "<not set>\n";</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">30</td>
    <td class="codeLine">    return;</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">30</td>
    <td class="codeLine">    return;</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">31</td>
    <td class="codeLine">  }</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">31</td>
    <td class="codeLine">  }</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">32</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">32</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">33</td>
    <td class="codeLine">  if (isRegister())</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">33</td>
    <td class="codeLine">  if (isRegister())</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">34</td>
    <td class="codeLine">    OS << "Reg " << printReg(getRegister(), TRI);</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">34</td>
    <td class="codeLine">    OS << "Reg " << printReg(getRegister(), TRI);</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">35</td>
    <td class="codeLine">  else</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">35</td>
    <td class="codeLine">  else</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">36</td>
    <td class="codeLine">    OS << "Stack offset " << getStackOffset();</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">36</td>
    <td class="codeLine">    OS << "Stack offset " << getStackOffset();</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">37</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">37</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">38</td>
    <td class="codeLine">  if (isMasked()) {</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">38</td>
    <td class="codeLine">  if (isMasked()) {</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">39</td>
    <td class="codeLine">    OS << " & ";</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">39</td>
    <td class="codeLine">    OS << " & ";</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">40</td>
    <td class="codeLine">    llvm::write_hex(OS, Mask, llvm::HexPrintStyle::PrefixLower);</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">40</td>
    <td class="codeLine">    llvm::write_hex(OS, Mask, llvm::HexPrintStyle::PrefixLower);</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">41</td>
    <td class="codeLine">  }</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">41</td>
    <td class="codeLine">  }</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">42</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">42</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">43</td>
    <td class="codeLine">  OS << '\n';</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">43</td>
    <td class="codeLine">  OS << '\n';</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">44</td>
    <td class="codeLine">}</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">44</td>
    <td class="codeLine">}</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">45</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">45</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">46</td>
    <td class="codeLine">char AMDGPUArgumentUsageInfo::ID = 0;</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">46</td>
    <td class="codeLine">char AMDGPUArgumentUsageInfo::ID = 0;</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">47</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">47</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">48</td>
    <td class="codeLine">const AMDGPUFunctionArgInfo AMDGPUArgumentUsageInfo::ExternFunctionInfo{};</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">48</td>
    <td class="codeLine">const AMDGPUFunctionArgInfo AMDGPUArgumentUsageInfo::ExternFunctionInfo{};</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">49</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">49</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">50</td>
    <td class="codeLine">// Hardcoded registers from fixed function ABI</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">50</td>
    <td class="codeLine">// Hardcoded registers from fixed function ABI</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">51</td>
    <td class="codeLine">const AMDGPUFunctionArgInfo AMDGPUArgumentUsageInfo::FixedABIFunctionInfo</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">51</td>
    <td class="codeLine">const AMDGPUFunctionArgInfo AMDGPUArgumentUsageInfo::FixedABIFunctionInfo</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">52</td>
    <td class="codeLine">  = AMDGPUFunctionArgInfo::fixedABILayout();</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">52</td>
    <td class="codeLine">  = AMDGPUFunctionArgInfo::fixedABILayout();</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">53</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">53</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">54</td>
    <td class="codeLine">bool AMDGPUArgumentUsageInfo::doInitialization(Module &M) {</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">54</td>
    <td class="codeLine">bool AMDGPUArgumentUsageInfo::doInitialization(Module &M) {</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">55</td>
    <td class="codeLine">  return false;</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">55</td>
    <td class="codeLine">  return false;</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">56</td>
    <td class="codeLine">}</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">56</td>
    <td class="codeLine">}</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">57</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">57</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">58</td>
    <td class="codeLine">bool AMDGPUArgumentUsageInfo::doFinalization(Module &M) {</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">58</td>
    <td class="codeLine">bool AMDGPUArgumentUsageInfo::doFinalization(Module &M) {</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">59</td>
    <td class="codeLine">  ArgInfoMap.clear();</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">59</td>
    <td class="codeLine">  ArgInfoMap.clear();</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">60</td>
    <td class="codeLine">  return false;</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">60</td>
    <td class="codeLine">  return false;</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">61</td>
    <td class="codeLine">}</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">61</td>
    <td class="codeLine">}</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">62</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">62</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">63</td>
    <td class="codeLine">void AMDGPUArgumentUsageInfo::print(raw_ostream &OS, const Module *M) const {</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">63</td>
    <td class="codeLine">void AMDGPUArgumentUsageInfo::print(raw_ostream &OS, const Module *M) const {</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">64</td>
    <td class="codeLine">  for (const auto &FI : ArgInfoMap) {</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">64</td>
    <td class="codeLine">  for (const auto &FI : ArgInfoMap) {</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">65</td>
    <td class="codeLine">    OS << "Arguments for " << FI.first->getName() << '\n'</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">65</td>
    <td class="codeLine">    OS << "Arguments for " << FI.first->getName() << '\n'</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">66</td>
    <td class="codeLine">       << "  PrivateSegmentBuffer: " << FI.second.PrivateSegmentBuffer</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">66</td>
    <td class="codeLine">       << "  PrivateSegmentBuffer: " << FI.second.PrivateSegmentBuffer</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">67</td>
    <td class="codeLine">       << "  DispatchPtr: " << FI.second.DispatchPtr</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">67</td>
    <td class="codeLine">       << "  DispatchPtr: " << FI.second.DispatchPtr</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">68</td>
    <td class="codeLine">       << "  QueuePtr: " << FI.second.QueuePtr</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">68</td>
    <td class="codeLine">       << "  QueuePtr: " << FI.second.QueuePtr</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">69</td>
    <td class="codeLine">       << "  KernargSegmentPtr: " << FI.second.KernargSegmentPtr</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">69</td>
    <td class="codeLine">       << "  KernargSegmentPtr: " << FI.second.KernargSegmentPtr</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">70</td>
    <td class="codeLine">       << "  DispatchID: " << FI.second.DispatchID</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">70</td>
    <td class="codeLine">       << "  DispatchID: " << FI.second.DispatchID</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">71</td>
    <td class="codeLine">       << "  FlatScratchInit: " << FI.second.FlatScratchInit</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">71</td>
    <td class="codeLine">       << "  FlatScratchInit: " << FI.second.FlatScratchInit</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">72</td>
    <td class="codeLine">       << "  PrivateSegmentSize: " << FI.second.PrivateSegmentSize</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">72</td>
    <td class="codeLine">       << "  PrivateSegmentSize: " << FI.second.PrivateSegmentSize</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">73</td>
    <td class="codeLine">       << "  WorkGroupIDX: " << FI.second.WorkGroupIDX</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">73</td>
    <td class="codeLine">       << "  WorkGroupIDX: " << FI.second.WorkGroupIDX</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">74</td>
    <td class="codeLine">       << "  WorkGroupIDY: " << FI.second.WorkGroupIDY</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">74</td>
    <td class="codeLine">       << "  WorkGroupIDY: " << FI.second.WorkGroupIDY</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">75</td>
    <td class="codeLine">       << "  WorkGroupIDZ: " << FI.second.WorkGroupIDZ</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">75</td>
    <td class="codeLine">       << "  WorkGroupIDZ: " << FI.second.WorkGroupIDZ</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">76</td>
    <td class="codeLine">       << "  WorkGroupInfo: " << FI.second.WorkGroupInfo</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">76</td>
    <td class="codeLine">       << "  WorkGroupInfo: " << FI.second.WorkGroupInfo</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">77</td>
    <td class="codeLine">       << "  LDSKernelId: " << FI.second.LDSKernelId</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">77</td>
    <td class="codeLine">       << "  LDSKernelId: " << FI.second.LDSKernelId</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">78</td>
    <td class="codeLine">       << "  PrivateSegmentWaveByteOffset: "</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">78</td>
    <td class="codeLine">       << "  PrivateSegmentWaveByteOffset: "</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">79</td>
    <td class="codeLine">          << FI.second.PrivateSegmentWaveByteOffset</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">79</td>
    <td class="codeLine">          << FI.second.PrivateSegmentWaveByteOffset</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">80</td>
    <td class="codeLine">       << "  ImplicitBufferPtr: " << FI.second.ImplicitBufferPtr</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">80</td>
    <td class="codeLine">       << "  ImplicitBufferPtr: " << FI.second.ImplicitBufferPtr</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">81</td>
    <td class="codeLine">       << "  ImplicitArgPtr: " << FI.second.ImplicitArgPtr</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">81</td>
    <td class="codeLine">       << "  ImplicitArgPtr: " << FI.second.ImplicitArgPtr</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">82</td>
    <td class="codeLine">       << "  WorkItemIDX " << FI.second.WorkItemIDX</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">82</td>
    <td class="codeLine">       << "  WorkItemIDX " << FI.second.WorkItemIDX</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">83</td>
    <td class="codeLine">       << "  WorkItemIDY " << FI.second.WorkItemIDY</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">83</td>
    <td class="codeLine">       << "  WorkItemIDY " << FI.second.WorkItemIDY</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">84</td>
    <td class="codeLine">       << "  WorkItemIDZ " << FI.second.WorkItemIDZ</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">84</td>
    <td class="codeLine">       << "  WorkItemIDZ " << FI.second.WorkItemIDZ</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">85</td>
    <td class="codeLine">       << '\n';</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">85</td>
    <td class="codeLine">       << '\n';</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">86</td>
    <td class="codeLine">  }</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">86</td>
    <td class="codeLine">  }</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">87</td>
    <td class="codeLine">}</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">87</td>
    <td class="codeLine">}</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">88</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">88</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">89</td>
    <td class="codeLine">std::tuple<const ArgDescriptor *, const TargetRegisterClass *, LLT></td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">89</td>
    <td class="codeLine">std::tuple<const ArgDescriptor *, const TargetRegisterClass *, LLT></td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">90</td>
    <td class="codeLine">AMDGPUFunctionArgInfo::getPreloadedValue(</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">90</td>
    <td class="codeLine">AMDGPUFunctionArgInfo::getPreloadedValue(</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">91</td>
    <td class="codeLine">    AMDGPUFunctionArgInfo::PreloadedValue Value) const {</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">91</td>
    <td class="codeLine">    AMDGPUFunctionArgInfo::PreloadedValue Value) const {</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">92</td>
    <td class="codeLine">  switch (Value) {</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">92</td>
    <td class="codeLine">  switch (Value) {</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">93</td>
    <td class="codeLine">  case AMDGPUFunctionArgInfo::PRIVATE_SEGMENT_BUFFER: {</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">93</td>
    <td class="codeLine">  case AMDGPUFunctionArgInfo::PRIVATE_SEGMENT_BUFFER: {</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">94</td>
    <td class="codeLine">    return std::tuple(PrivateSegmentBuffer ? &PrivateSegmentBuffer : nullptr,</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">94</td>
    <td class="codeLine">    return std::tuple(PrivateSegmentBuffer ? &PrivateSegmentBuffer : nullptr,</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">95</td>
    <td class="codeLine">                      &AMDGPU::SGPR_128RegClass, LLT::fixed_vector(4, 32));</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">95</td>
    <td class="codeLine">                      &AMDGPU::SGPR_128RegClass, LLT::fixed_vector(4, 32));</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">96</td>
    <td class="codeLine">  }</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">96</td>
    <td class="codeLine">  }</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">97</td>
    <td class="codeLine">  case AMDGPUFunctionArgInfo::IMPLICIT_BUFFER_PTR:</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">97</td>
    <td class="codeLine">  case AMDGPUFunctionArgInfo::IMPLICIT_BUFFER_PTR:</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">98</td>
    <td class="codeLine">    return std::tuple(ImplicitBufferPtr ? &ImplicitBufferPtr : nullptr,</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">98</td>
    <td class="codeLine">    return std::tuple(ImplicitBufferPtr ? &ImplicitBufferPtr : nullptr,</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">99</td>
    <td class="codeLine">                      &AMDGPU::SGPR_64RegClass,</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">99</td>
    <td class="codeLine">                      &AMDGPU::SGPR_64RegClass,</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">100</td>
    <td class="codeLine">                      LLT::pointer(AMDGPUAS::CONSTANT_ADDRESS, 64));</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">100</td>
    <td class="codeLine">                      LLT::pointer(AMDGPUAS::CONSTANT_ADDRESS, 64));</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">101</td>
    <td class="codeLine">  case AMDGPUFunctionArgInfo::WORKGROUP_ID_X:</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">101</td>
    <td class="codeLine">  case AMDGPUFunctionArgInfo::WORKGROUP_ID_X:</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">102</td>
    <td class="codeLine">    return std::tuple(WorkGroupIDX ? &WorkGroupIDX : nullptr,</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">102</td>
    <td class="codeLine">    return std::tuple(WorkGroupIDX ? &WorkGroupIDX : nullptr,</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">103</td>
    <td class="codeLine">                      &AMDGPU::SGPR_32RegClass, LLT::scalar(32));</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">103</td>
    <td class="codeLine">                      &AMDGPU::SGPR_32RegClass, LLT::scalar(32));</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">104</td>
    <td class="codeLine">  case AMDGPUFunctionArgInfo::WORKGROUP_ID_Y:</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">104</td>
    <td class="codeLine">  case AMDGPUFunctionArgInfo::WORKGROUP_ID_Y:</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">105</td>
    <td class="codeLine">    return std::tuple(WorkGroupIDY ? &WorkGroupIDY : nullptr,</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">105</td>
    <td class="codeLine">    return std::tuple(WorkGroupIDY ? &WorkGroupIDY : nullptr,</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">106</td>
    <td class="codeLine">                      &AMDGPU::SGPR_32RegClass, LLT::scalar(32));</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">106</td>
    <td class="codeLine">                      &AMDGPU::SGPR_32RegClass, LLT::scalar(32));</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">107</td>
    <td class="codeLine">  case AMDGPUFunctionArgInfo::WORKGROUP_ID_Z:</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">107</td>
    <td class="codeLine">  case AMDGPUFunctionArgInfo::WORKGROUP_ID_Z:</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">108</td>
    <td class="codeLine">    return std::tuple(WorkGroupIDZ ? &WorkGroupIDZ : nullptr,</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">108</td>
    <td class="codeLine">    return std::tuple(WorkGroupIDZ ? &WorkGroupIDZ : nullptr,</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">109</td>
    <td class="codeLine">                      &AMDGPU::SGPR_32RegClass, LLT::scalar(32));</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">109</td>
    <td class="codeLine">                      &AMDGPU::SGPR_32RegClass, LLT::scalar(32));</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">110</td>
    <td class="codeLine">  case AMDGPUFunctionArgInfo::LDS_KERNEL_ID:</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">110</td>
    <td class="codeLine">  case AMDGPUFunctionArgInfo::LDS_KERNEL_ID:</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">111</td>
    <td class="codeLine">    return std::tuple(LDSKernelId ? &LDSKernelId : nullptr,</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">111</td>
    <td class="codeLine">    return std::tuple(LDSKernelId ? &LDSKernelId : nullptr,</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">112</td>
    <td class="codeLine">                      &AMDGPU::SGPR_32RegClass, LLT::scalar(32));</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">112</td>
    <td class="codeLine">                      &AMDGPU::SGPR_32RegClass, LLT::scalar(32));</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">113</td>
    <td class="codeLine">  case AMDGPUFunctionArgInfo::PRIVATE_SEGMENT_WAVE_BYTE_OFFSET:</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">113</td>
    <td class="codeLine">  case AMDGPUFunctionArgInfo::PRIVATE_SEGMENT_WAVE_BYTE_OFFSET:</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">114</td>
    <td class="codeLine">    return std::tuple(</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">114</td>
    <td class="codeLine">    return std::tuple(</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">115</td>
    <td class="codeLine">        PrivateSegmentWaveByteOffset ? &PrivateSegmentWaveByteOffset : nullptr,</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">115</td>
    <td class="codeLine">        PrivateSegmentWaveByteOffset ? &PrivateSegmentWaveByteOffset : nullptr,</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">116</td>
    <td class="codeLine">        &AMDGPU::SGPR_32RegClass, LLT::scalar(32));</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">116</td>
    <td class="codeLine">        &AMDGPU::SGPR_32RegClass, LLT::scalar(32));</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">117</td>
    <td class="codeLine">  case AMDGPUFunctionArgInfo::KERNARG_SEGMENT_PTR:</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">117</td>
    <td class="codeLine">  case AMDGPUFunctionArgInfo::KERNARG_SEGMENT_PTR:</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">118</td>
    <td class="codeLine">    return std::tuple(KernargSegmentPtr ? &KernargSegmentPtr : nullptr,</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">118</td>
    <td class="codeLine">    return std::tuple(KernargSegmentPtr ? &KernargSegmentPtr : nullptr,</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">119</td>
    <td class="codeLine">                      &AMDGPU::SGPR_64RegClass,</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">119</td>
    <td class="codeLine">                      &AMDGPU::SGPR_64RegClass,</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">120</td>
    <td class="codeLine">                      LLT::pointer(AMDGPUAS::CONSTANT_ADDRESS, 64));</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">120</td>
    <td class="codeLine">                      LLT::pointer(AMDGPUAS::CONSTANT_ADDRESS, 64));</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">121</td>
    <td class="codeLine">  case AMDGPUFunctionArgInfo::IMPLICIT_ARG_PTR:</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">121</td>
    <td class="codeLine">  case AMDGPUFunctionArgInfo::IMPLICIT_ARG_PTR:</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">122</td>
    <td class="codeLine">    return std::tuple(ImplicitArgPtr ? &ImplicitArgPtr : nullptr,</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">122</td>
    <td class="codeLine">    return std::tuple(ImplicitArgPtr ? &ImplicitArgPtr : nullptr,</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">123</td>
    <td class="codeLine">                      &AMDGPU::SGPR_64RegClass,</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">123</td>
    <td class="codeLine">                      &AMDGPU::SGPR_64RegClass,</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">124</td>
    <td class="codeLine">                      LLT::pointer(AMDGPUAS::CONSTANT_ADDRESS, 64));</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">124</td>
    <td class="codeLine">                      LLT::pointer(AMDGPUAS::CONSTANT_ADDRESS, 64));</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">125</td>
    <td class="codeLine">  case AMDGPUFunctionArgInfo::DISPATCH_ID:</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">125</td>
    <td class="codeLine">  case AMDGPUFunctionArgInfo::DISPATCH_ID:</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">126</td>
    <td class="codeLine">    return std::tuple(DispatchID ? &DispatchID : nullptr,</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">126</td>
    <td class="codeLine">    return std::tuple(DispatchID ? &DispatchID : nullptr,</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">127</td>
    <td class="codeLine">                      &AMDGPU::SGPR_64RegClass, LLT::scalar(64));</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">127</td>
    <td class="codeLine">                      &AMDGPU::SGPR_64RegClass, LLT::scalar(64));</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">128</td>
    <td class="codeLine">  case AMDGPUFunctionArgInfo::FLAT_SCRATCH_INIT:</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">128</td>
    <td class="codeLine">  case AMDGPUFunctionArgInfo::FLAT_SCRATCH_INIT:</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">129</td>
    <td class="codeLine">    return std::tuple(FlatScratchInit ? &FlatScratchInit : nullptr,</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">129</td>
    <td class="codeLine">    return std::tuple(FlatScratchInit ? &FlatScratchInit : nullptr,</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">130</td>
    <td class="codeLine">                      &AMDGPU::SGPR_64RegClass, LLT::scalar(64));</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">130</td>
    <td class="codeLine">                      &AMDGPU::SGPR_64RegClass, LLT::scalar(64));</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">131</td>
    <td class="codeLine">  case AMDGPUFunctionArgInfo::DISPATCH_PTR:</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">131</td>
    <td class="codeLine">  case AMDGPUFunctionArgInfo::DISPATCH_PTR:</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">132</td>
    <td class="codeLine">    return std::tuple(DispatchPtr ? &DispatchPtr : nullptr,</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">132</td>
    <td class="codeLine">    return std::tuple(DispatchPtr ? &DispatchPtr : nullptr,</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">133</td>
    <td class="codeLine">                      &AMDGPU::SGPR_64RegClass,</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">133</td>
    <td class="codeLine">                      &AMDGPU::SGPR_64RegClass,</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">134</td>
    <td class="codeLine">                      LLT::pointer(AMDGPUAS::CONSTANT_ADDRESS, 64));</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">134</td>
    <td class="codeLine">                      LLT::pointer(AMDGPUAS::CONSTANT_ADDRESS, 64));</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">135</td>
    <td class="codeLine">  case AMDGPUFunctionArgInfo::QUEUE_PTR:</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">135</td>
    <td class="codeLine">  case AMDGPUFunctionArgInfo::QUEUE_PTR:</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">136</td>
    <td class="codeLine">    return std::tuple(QueuePtr ? &QueuePtr : nullptr, &AMDGPU::SGPR_64RegClass,</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">136</td>
    <td class="codeLine">    return std::tuple(QueuePtr ? &QueuePtr : nullptr, &AMDGPU::SGPR_64RegClass,</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">137</td>
    <td class="codeLine">                      LLT::pointer(AMDGPUAS::CONSTANT_ADDRESS, 64));</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">137</td>
    <td class="codeLine">                      LLT::pointer(AMDGPUAS::CONSTANT_ADDRESS, 64));</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">138</td>
    <td class="codeLine">  case AMDGPUFunctionArgInfo::WORKITEM_ID_X:</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">138</td>
    <td class="codeLine">  case AMDGPUFunctionArgInfo::WORKITEM_ID_X:</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">139</td>
    <td class="codeLine">    return std::tuple(WorkItemIDX ? &WorkItemIDX : nullptr,</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">139</td>
    <td class="codeLine">    return std::tuple(WorkItemIDX ? &WorkItemIDX : nullptr,</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">140</td>
    <td class="codeLine">                      &AMDGPU::VGPR_32RegClass, LLT::scalar(32));</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">140</td>
    <td class="codeLine">                      &AMDGPU::VGPR_32RegClass, LLT::scalar(32));</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">141</td>
    <td class="codeLine">  case AMDGPUFunctionArgInfo::WORKITEM_ID_Y:</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">141</td>
    <td class="codeLine">  case AMDGPUFunctionArgInfo::WORKITEM_ID_Y:</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">142</td>
    <td class="codeLine">    return std::tuple(WorkItemIDY ? &WorkItemIDY : nullptr,</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">142</td>
    <td class="codeLine">    return std::tuple(WorkItemIDY ? &WorkItemIDY : nullptr,</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">143</td>
    <td class="codeLine">                      &AMDGPU::VGPR_32RegClass, LLT::scalar(32));</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">143</td>
    <td class="codeLine">                      &AMDGPU::VGPR_32RegClass, LLT::scalar(32));</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">144</td>
    <td class="codeLine">  case AMDGPUFunctionArgInfo::WORKITEM_ID_Z:</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">144</td>
    <td class="codeLine">  case AMDGPUFunctionArgInfo::WORKITEM_ID_Z:</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">145</td>
    <td class="codeLine">    return std::tuple(WorkItemIDZ ? &WorkItemIDZ : nullptr,</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">145</td>
    <td class="codeLine">    return std::tuple(WorkItemIDZ ? &WorkItemIDZ : nullptr,</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">146</td>
    <td class="codeLine">                      &AMDGPU::VGPR_32RegClass, LLT::scalar(32));</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">146</td>
    <td class="codeLine">                      &AMDGPU::VGPR_32RegClass, LLT::scalar(32));</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">147</td>
    <td class="codeLine">  }</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">147</td>
    <td class="codeLine">  }</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">148</td>
    <td class="codeLine">  llvm_unreachable("unexpected preloaded value type");</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">148</td>
    <td class="codeLine">  llvm_unreachable("unexpected preloaded value type");</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">149</td>
    <td class="codeLine">}</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">149</td>
    <td class="codeLine">}</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">150</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">150</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">151</td>
    <td class="codeLine coveredLine">constexpr AMDGPUFunctionArgInfo AMDGPUFunctionArgInfo::fixedABILayout() {</td>
    <td class="lineNumber">1</td>
    <td class="lineNumber">151</td>
    <td class="codeLine coveredLine">constexpr AMDGPUFunctionArgInfo AMDGPUFunctionArgInfo::fixedABILayout() {</td>
    <td class="lineNumber">1</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">152</td>
    <td class="codeLine coveredLine">  AMDGPUFunctionArgInfo AI;</td>
    <td class="lineNumber">1</td>
    <td class="lineNumber">152</td>
    <td class="codeLine coveredLine">  AMDGPUFunctionArgInfo AI;</td>
    <td class="lineNumber">1</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">153</td>
    <td class="codeLine">  AI.PrivateSegmentBuffer</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">153</td>
    <td class="codeLine">  AI.PrivateSegmentBuffer</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">154</td>
    <td class="codeLine coveredLine">    = ArgDescriptor::createRegister(AMDGPU::SGPR0_SGPR1_SGPR2_SGPR3);</td>
    <td class="lineNumber">1</td>
    <td class="lineNumber">154</td>
    <td class="codeLine coveredLine">    = ArgDescriptor::createRegister(AMDGPU::SGPR0_SGPR1_SGPR2_SGPR3);</td>
    <td class="lineNumber">1</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">155</td>
    <td class="codeLine coveredLine">  AI.DispatchPtr = ArgDescriptor::createRegister(AMDGPU::SGPR4_SGPR5);</td>
    <td class="lineNumber">1</td>
    <td class="lineNumber">155</td>
    <td class="codeLine coveredLine">  AI.DispatchPtr = ArgDescriptor::createRegister(AMDGPU::SGPR4_SGPR5);</td>
    <td class="lineNumber">1</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">156</td>
    <td class="codeLine coveredLine">  AI.QueuePtr = ArgDescriptor::createRegister(AMDGPU::SGPR6_SGPR7);</td>
    <td class="lineNumber">1</td>
    <td class="lineNumber">156</td>
    <td class="codeLine coveredLine">  AI.QueuePtr = ArgDescriptor::createRegister(AMDGPU::SGPR6_SGPR7);</td>
    <td class="lineNumber">1</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">157</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">157</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">158</td>
    <td class="codeLine">  // Do not pass kernarg segment pointer, only pass increment version in its</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">158</td>
    <td class="codeLine">  // Do not pass kernarg segment pointer, only pass increment version in its</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">159</td>
    <td class="codeLine">  // place.</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">159</td>
    <td class="codeLine">  // place.</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">160</td>
    <td class="codeLine coveredLine">  AI.ImplicitArgPtr = ArgDescriptor::createRegister(AMDGPU::SGPR8_SGPR9);</td>
    <td class="lineNumber">1</td>
    <td class="lineNumber">160</td>
    <td class="codeLine coveredLine">  AI.ImplicitArgPtr = ArgDescriptor::createRegister(AMDGPU::SGPR8_SGPR9);</td>
    <td class="lineNumber">1</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">161</td>
    <td class="codeLine coveredLine">  AI.DispatchID = ArgDescriptor::createRegister(AMDGPU::SGPR10_SGPR11);</td>
    <td class="lineNumber">1</td>
    <td class="lineNumber">161</td>
    <td class="codeLine coveredLine">  AI.DispatchID = ArgDescriptor::createRegister(AMDGPU::SGPR10_SGPR11);</td>
    <td class="lineNumber">1</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">162</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">162</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">163</td>
    <td class="codeLine">  // Skip FlatScratchInit/PrivateSegmentSize</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">163</td>
    <td class="codeLine">  // Skip FlatScratchInit/PrivateSegmentSize</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">164</td>
    <td class="codeLine coveredLine">  AI.WorkGroupIDX = ArgDescriptor::createRegister(AMDGPU::SGPR12);</td>
    <td class="lineNumber">1</td>
    <td class="lineNumber">164</td>
    <td class="codeLine coveredLine">  AI.WorkGroupIDX = ArgDescriptor::createRegister(AMDGPU::SGPR12);</td>
    <td class="lineNumber">1</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">165</td>
    <td class="codeLine coveredLine">  AI.WorkGroupIDY = ArgDescriptor::createRegister(AMDGPU::SGPR13);</td>
    <td class="lineNumber">1</td>
    <td class="lineNumber">165</td>
    <td class="codeLine coveredLine">  AI.WorkGroupIDY = ArgDescriptor::createRegister(AMDGPU::SGPR13);</td>
    <td class="lineNumber">1</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">166</td>
    <td class="codeLine coveredLine">  AI.WorkGroupIDZ = ArgDescriptor::createRegister(AMDGPU::SGPR14);</td>
    <td class="lineNumber">1</td>
    <td class="lineNumber">166</td>
    <td class="codeLine coveredLine">  AI.WorkGroupIDZ = ArgDescriptor::createRegister(AMDGPU::SGPR14);</td>
    <td class="lineNumber">1</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">167</td>
    <td class="codeLine coveredLine">  AI.LDSKernelId = ArgDescriptor::createRegister(AMDGPU::SGPR15);</td>
    <td class="lineNumber">1</td>
    <td class="lineNumber">167</td>
    <td class="codeLine coveredLine">  AI.LDSKernelId = ArgDescriptor::createRegister(AMDGPU::SGPR15);</td>
    <td class="lineNumber">1</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">168</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">168</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">169</td>
    <td class="codeLine coveredLine">  const unsigned Mask = 0x3ff;</td>
    <td class="lineNumber">1</td>
    <td class="lineNumber">169</td>
    <td class="codeLine coveredLine">  const unsigned Mask = 0x3ff;</td>
    <td class="lineNumber">1</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">170</td>
    <td class="codeLine coveredLine">  AI.WorkItemIDX = ArgDescriptor::createRegister(AMDGPU::VGPR31, Mask);</td>
    <td class="lineNumber">1</td>
    <td class="lineNumber">170</td>
    <td class="codeLine coveredLine">  AI.WorkItemIDX = ArgDescriptor::createRegister(AMDGPU::VGPR31, Mask);</td>
    <td class="lineNumber">1</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">171</td>
    <td class="codeLine coveredLine">  AI.WorkItemIDY = ArgDescriptor::createRegister(AMDGPU::VGPR31, Mask << 10);</td>
    <td class="lineNumber">1</td>
    <td class="lineNumber">171</td>
    <td class="codeLine coveredLine">  AI.WorkItemIDY = ArgDescriptor::createRegister(AMDGPU::VGPR31, Mask << 10);</td>
    <td class="lineNumber">1</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">172</td>
    <td class="codeLine coveredLine">  AI.WorkItemIDZ = ArgDescriptor::createRegister(AMDGPU::VGPR31, Mask << 20);</td>
    <td class="lineNumber">1</td>
    <td class="lineNumber">172</td>
    <td class="codeLine coveredLine">  AI.WorkItemIDZ = ArgDescriptor::createRegister(AMDGPU::VGPR31, Mask << 20);</td>
    <td class="lineNumber">1</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">173</td>
    <td class="codeLine coveredLine">  return AI;</td>
    <td class="lineNumber">1</td>
    <td class="lineNumber">173</td>
    <td class="codeLine coveredLine">  return AI;</td>
    <td class="lineNumber">1</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">174</td>
    <td class="codeLine">}</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">174</td>
    <td class="codeLine">}</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">175</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">175</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">176</td>
    <td class="codeLine">const AMDGPUFunctionArgInfo &</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">176</td>
    <td class="codeLine">const AMDGPUFunctionArgInfo &</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">177</td>
    <td class="codeLine">AMDGPUArgumentUsageInfo::lookupFuncArgInfo(const Function &F) const {</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">177</td>
    <td class="codeLine">AMDGPUArgumentUsageInfo::lookupFuncArgInfo(const Function &F) const {</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">178</td>
    <td class="codeLine">  auto I = ArgInfoMap.find(&F);</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">178</td>
    <td class="codeLine">  auto I = ArgInfoMap.find(&F);</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">179</td>
    <td class="codeLine">  if (I == ArgInfoMap.end())</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">179</td>
    <td class="codeLine">  if (I == ArgInfoMap.end())</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">180</td>
    <td class="codeLine">    return FixedABIFunctionInfo;</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">180</td>
    <td class="codeLine">    return FixedABIFunctionInfo;</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">181</td>
    <td class="codeLine">  return I->second;</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">181</td>
    <td class="codeLine">  return I->second;</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">182</td>
    <td class="codeLine">}</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">182</td>
    <td class="codeLine">}</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">183</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">183</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
  </tr>
</table>
    </div>
    <button id="myBtn" onclick="topFunction()" title="Go to top" type="button">Top</button>
    <script src="../Javascript/drop_down.js"></script>
    <script src="../Javascript/top_button.js"></script>
  </body>
</html>