$date
	Sun Jul 20 17:53:57 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module three_bit_palindrome_tb $end
$var wire 1 ! palindrome_o $end
$var reg 1 " clk $end
$var reg 1 # reset $end
$var reg 1 $ x_i $end
$scope module DUT $end
$var wire 1 " clk $end
$var wire 1 ! palindrome_o $end
$var wire 1 # reset $end
$var wire 1 $ x_i $end
$var wire 2 % shift_reg [1:0] $end
$var wire 2 & count [1:0] $end
$var reg 2 ' count_q [1:0] $end
$var reg 2 ( shift_reg_q [1:0] $end
$upscope $end
$scope begin $ivl_for_loop0 $end
$var integer 32 ) i [31:0] $end
$upscope $end
$upscope $end
$scope module three_bit_palindrome_tb $end
$scope module DUT $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 )
b0 (
b0 '
b1 &
b0 %
0$
1#
0"
0!
$end
#5000
1"
#10000
0"
#15000
1"
#20000
0"
#25000
b10 &
b1 '
0#
1"
#30000
0"
#35000
1!
b10 &
b10 '
b1 )
1"
#40000
0"
#45000
b1 (
0!
b10 )
b11 %
1$
1"
#50000
0"
#55000
1!
b11 (
b11 )
1"
#60000
0"
#65000
b100 )
1"
#70000
0"
#75000
b101 )
1"
#80000
0"
#85000
b110 )
1"
#90000
0"
#95000
b111 )
1"
#100000
0"
#105000
b10 (
0!
b1000 )
b0 %
0$
1"
#110000
0"
#115000
b1 (
0!
b1001 )
b11 %
1$
1"
#120000
0"
#125000
1!
b11 (
b1010 )
1"
#130000
0"
#135000
b10 (
0!
b1011 )
b0 %
0$
1"
#140000
0"
#145000
b1 (
0!
b1100 )
b11 %
1$
1"
#150000
0"
#155000
1!
b11 (
b1101 )
1"
#160000
0"
#165000
b10 (
0!
b1110 )
b0 %
0$
1"
#170000
0"
#175000
b1 (
0!
b1111 )
b11 %
1$
1"
#180000
0"
#185000
b10 (
0!
b10000 )
b0 %
0$
1"
#190000
0"
#195000
b1 (
0!
b10001 )
b11 %
1$
1"
#200000
0"
#205000
b10 (
0!
b10010 )
b0 %
0$
1"
#210000
0"
#215000
b1 (
0!
b10011 )
b11 %
1$
1"
#220000
0"
#225000
1!
b11 (
b10100 )
1"
#230000
0"
#235000
1"
#240000
0"
#245000
1"
#250000
0"
#255000
1"
#260000
0"
#265000
1"
#270000
0"
#275000
1"
