{"name":"riscv-boom","tagline":"Berkeley Out-of-Order Machine","body":"The Berkeley Out-of-Order RISC-V Processor\r\n================================================\r\n\r\nThis is the source repository for the RV64G RISC-V superscalar Berkeley Out-of-Order Machine (BOOM), \r\nwritten in the [Chisel hardware construction language](http://chisel.eecs.berkeley.edu). BOOM \r\nis a synthesizable core that targets ASIC processes. It can run on an FPGA (50 MHz on a zc706), \r\nbut optimizing it to be an FPGA soft-core is a non-goal.\r\n\r\n\r\n Feature | BOOM\r\n--- | ---\r\nISA | RISC-V (RV64G)\r\nSynthesizable |√\r\nFPGA |√\r\nParameterized |√\r\nFloating Point (IEEE 754-2008) |√\r\nAtomic Memory Op Support |√\r\nCaches |√\r\nViritual Memory |√\r\nBoots Linux |√\r\n\r\nSee the [wiki](https://github.com/ucb-bar/riscv-boom/wiki) for more info.\r\n\r\n**Requirements**\r\n\r\nThis repository is **NOT A SELF-RUNNING** repository. To instantiate a BOOM core, please use the Rocket chip generator found in the rocket-chip git repository (https://github.com/ucb-bar/rocket-chip).\r\n\r\nBOOM depends on the Chisel project. It also depends on [Rocket](https://github.com/ucb-bar/rocket), [uncore](https://github.com/ucb-bar/uncore), and [junction](https://github.com/ucb-bar/junctions) source codes.\r\n\r\n\r\n**Directions**\r\n\r\nTo build a BOOM C++ emulator and run BOOM through a couple of simple tests:\r\n\r\n````\r\n   $ git clone https://github.com/ucb-bar/rocket-chip.git\r\n   $ cd rocket-chip\r\n   $ git checkout boom\r\n   $ git submodule update --init\r\n   $ cd riscv-tools\r\n   $ git submodule update --init --recursive riscv-tests\r\n   $ cd ../emulator; make run CONFIG=BOOMCPPConfig\r\n````\r\n\r\n**More Info**\r\n\r\n* **The Wiki** - https://github.com/ucb-bar/riscv-boom/wiki\r\n* **Tech Report** - The Berkeley Out-of-Order Machine (BOOM): An Industry-Competitive, Synthesizable, Parameterized RISC-V Processor (https://www.eecs.berkeley.edu/Pubs/TechRpts/2015/EECS-2015-167.html)\r\n* **Slides** - RISC-V Workshop #2 (http://riscv.org/workshop-jun2015/riscv-boom-workshop-june2015.pdf)\r\n* **Video** - RISC-V Workshop #2 (https://www.youtube.com/watch?v=z8UInbiQbdA)\r\n\r\n\r\n**Disclaimer!**\r\n\r\nThe RISC-V privileged ISA and platform specs are still in flux. BOOM will do its best to stay up-to-date with it!\r\n\r\nBOOM is a work-in-progress and remains in active development.\r\n\r\n\r\n**FAQ**\r\n\r\nTo be filled in as questions are asked...\r\n","google":"UA-71009023-1","note":"Don't delete this file! It's used internally to help with page regeneration."}