#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Sat Aug  6 21:52:28 2022
# Process ID: 14620
# Current directory: E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent7164 E:\Semester 2\Computer Organization and Digital Design\Lab\FinalProject\project_1\project_1.xpr
# Log file: E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/vivado.log
# Journal file: E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.xpr}
update_compile_order -fileset sources_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top TB_Mux_2_to_1_4bit [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top Mux_2_to_1_4bit [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
launch_simulation
open_wave_config {E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/TB_NanoProcessor_behav.wcfg}
source TB_Mux_2_to_1_4bit.tcl
export_ip_user_files -of_objects  [get_files {{E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/TB_NanoProcessor_behav.wcfg}}] -no_script -reset -force -quiet
remove_files  -fileset sim_1 {{E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/TB_NanoProcessor_behav.wcfg}}
close_sim
launch_simulation
source TB_Mux_2_to_1_4bit.tcl
close_sim
