vendor_name = ModelSim
source_file = 1, C:/Users/cjmik/OneDrive/Documents/GitHub/verilog2tetris/verilog2tetris.v
source_file = 1, C:/Users/cjmik/OneDrive/Documents/GitHub/verilog2tetris/verilog/5/HackComputer.v
source_file = 1, C:/Users/cjmik/OneDrive/Documents/GitHub/verilog2tetris/verilog/5/CPU.v
source_file = 1, C:/Users/cjmik/OneDrive/Documents/GitHub/verilog2tetris/verilog/4/ROM_small.v
source_file = 1, C:/Users/cjmik/OneDrive/Documents/GitHub/verilog2tetris/verilog/3/Register.v
source_file = 1, C:/Users/cjmik/OneDrive/Documents/GitHub/verilog2tetris/verilog/3/RAM_small.v
source_file = 1, C:/Users/cjmik/OneDrive/Documents/GitHub/verilog2tetris/verilog/3/PC.v
source_file = 1, C:/Users/cjmik/OneDrive/Documents/GitHub/verilog2tetris/verilog/2/Inc16.v
source_file = 1, C:/Users/cjmik/OneDrive/Documents/GitHub/verilog2tetris/verilog/2/HalfAdder.v
source_file = 1, C:/Users/cjmik/OneDrive/Documents/GitHub/verilog2tetris/verilog/2/FullAdder.v
source_file = 1, C:/Users/cjmik/OneDrive/Documents/GitHub/verilog2tetris/verilog/2/ALU.v
source_file = 1, C:/Users/cjmik/OneDrive/Documents/GitHub/verilog2tetris/verilog/2/Add16.v
source_file = 1, C:/Users/cjmik/OneDrive/Documents/GitHub/verilog2tetris/verilog/1/Or16.v
source_file = 1, C:/Users/cjmik/OneDrive/Documents/GitHub/verilog2tetris/verilog/1/Or8Way.v
source_file = 1, C:/Users/cjmik/OneDrive/Documents/GitHub/verilog2tetris/verilog/1/Not16.v
source_file = 1, C:/Users/cjmik/OneDrive/Documents/GitHub/verilog2tetris/verilog/1/Mux16.v
source_file = 1, C:/Users/cjmik/OneDrive/Documents/GitHub/verilog2tetris/verilog/1/Mux8Way16.v
source_file = 1, C:/Users/cjmik/OneDrive/Documents/GitHub/verilog2tetris/verilog/1/Mux4Way16.v
source_file = 1, C:/Users/cjmik/OneDrive/Documents/GitHub/verilog2tetris/verilog/1/Mux.v
source_file = 1, C:/Users/cjmik/OneDrive/Documents/GitHub/verilog2tetris/verilog/1/DMux8Way.v
source_file = 1, C:/Users/cjmik/OneDrive/Documents/GitHub/verilog2tetris/verilog/1/DMux4Way.v
source_file = 1, C:/Users/cjmik/OneDrive/Documents/GitHub/verilog2tetris/verilog/1/DMux.v
source_file = 1, C:/Users/cjmik/OneDrive/Documents/GitHub/verilog2tetris/verilog/1/And16.v
source_file = 1, C:/Users/cjmik/OneDrive/Documents/GitHub/verilog2tetris/clk_divider.v
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/aglobal201.inc
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altrom.inc
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altram.inc
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/cbx.lst
source_file = 1, C:/Users/cjmik/OneDrive/Documents/GitHub/verilog2tetris/db/altsyncram_3c81.tdf
design_name = verilog2tetris
instance = comp, \led[0]~output , led[0]~output, verilog2tetris, 1
instance = comp, \led[1]~output , led[1]~output, verilog2tetris, 1
instance = comp, \led[2]~output , led[2]~output, verilog2tetris, 1
instance = comp, \clk_50~input , clk_50~input, verilog2tetris, 1
instance = comp, \clk_50~inputclkctrl , clk_50~inputclkctrl, verilog2tetris, 1
instance = comp, \_clk_divider|Add0~0 , _clk_divider|Add0~0, verilog2tetris, 1
instance = comp, \_clk_divider|count~3 , _clk_divider|count~3, verilog2tetris, 1
instance = comp, \_clk_divider|count[0] , _clk_divider|count[0], verilog2tetris, 1
instance = comp, \_clk_divider|Add0~2 , _clk_divider|Add0~2, verilog2tetris, 1
instance = comp, \_clk_divider|count~2 , _clk_divider|count~2, verilog2tetris, 1
instance = comp, \_clk_divider|count[1] , _clk_divider|count[1], verilog2tetris, 1
instance = comp, \_clk_divider|Add0~4 , _clk_divider|Add0~4, verilog2tetris, 1
instance = comp, \_clk_divider|count[2] , _clk_divider|count[2], verilog2tetris, 1
instance = comp, \_clk_divider|Add0~6 , _clk_divider|Add0~6, verilog2tetris, 1
instance = comp, \_clk_divider|count~1 , _clk_divider|count~1, verilog2tetris, 1
instance = comp, \_clk_divider|count[3] , _clk_divider|count[3], verilog2tetris, 1
instance = comp, \_clk_divider|Add0~8 , _clk_divider|Add0~8, verilog2tetris, 1
instance = comp, \_clk_divider|count[4] , _clk_divider|count[4], verilog2tetris, 1
instance = comp, \_clk_divider|Add0~10 , _clk_divider|Add0~10, verilog2tetris, 1
instance = comp, \_clk_divider|count[5] , _clk_divider|count[5], verilog2tetris, 1
instance = comp, \_clk_divider|Add0~12 , _clk_divider|Add0~12, verilog2tetris, 1
instance = comp, \_clk_divider|count[6] , _clk_divider|count[6], verilog2tetris, 1
instance = comp, \_clk_divider|Add0~14 , _clk_divider|Add0~14, verilog2tetris, 1
instance = comp, \_clk_divider|count[7] , _clk_divider|count[7], verilog2tetris, 1
instance = comp, \_clk_divider|Add0~16 , _clk_divider|Add0~16, verilog2tetris, 1
instance = comp, \_clk_divider|count[8] , _clk_divider|count[8], verilog2tetris, 1
instance = comp, \_clk_divider|Add0~18 , _clk_divider|Add0~18, verilog2tetris, 1
instance = comp, \_clk_divider|count[9] , _clk_divider|count[9], verilog2tetris, 1
instance = comp, \_clk_divider|Add0~20 , _clk_divider|Add0~20, verilog2tetris, 1
instance = comp, \_clk_divider|count~0 , _clk_divider|count~0, verilog2tetris, 1
instance = comp, \_clk_divider|count[10] , _clk_divider|count[10], verilog2tetris, 1
instance = comp, \_clk_divider|Add0~22 , _clk_divider|Add0~22, verilog2tetris, 1
instance = comp, \_clk_divider|count[11] , _clk_divider|count[11], verilog2tetris, 1
instance = comp, \_clk_divider|Add0~24 , _clk_divider|Add0~24, verilog2tetris, 1
instance = comp, \_clk_divider|count~4 , _clk_divider|count~4, verilog2tetris, 1
instance = comp, \_clk_divider|count[12] , _clk_divider|count[12], verilog2tetris, 1
instance = comp, \_clk_divider|Add0~26 , _clk_divider|Add0~26, verilog2tetris, 1
instance = comp, \_clk_divider|count[13] , _clk_divider|count[13], verilog2tetris, 1
instance = comp, \_clk_divider|Add0~28 , _clk_divider|Add0~28, verilog2tetris, 1
instance = comp, \_clk_divider|count[14] , _clk_divider|count[14], verilog2tetris, 1
instance = comp, \_clk_divider|Add0~30 , _clk_divider|Add0~30, verilog2tetris, 1
instance = comp, \_clk_divider|count~5 , _clk_divider|count~5, verilog2tetris, 1
instance = comp, \_clk_divider|count[15] , _clk_divider|count[15], verilog2tetris, 1
instance = comp, \_clk_divider|Add0~32 , _clk_divider|Add0~32, verilog2tetris, 1
instance = comp, \_clk_divider|count~6 , _clk_divider|count~6, verilog2tetris, 1
instance = comp, \_clk_divider|count[16] , _clk_divider|count[16], verilog2tetris, 1
instance = comp, \_clk_divider|Add0~34 , _clk_divider|Add0~34, verilog2tetris, 1
instance = comp, \_clk_divider|count~7 , _clk_divider|count~7, verilog2tetris, 1
instance = comp, \_clk_divider|count[17] , _clk_divider|count[17], verilog2tetris, 1
instance = comp, \_clk_divider|Add0~36 , _clk_divider|Add0~36, verilog2tetris, 1
instance = comp, \_clk_divider|count~8 , _clk_divider|count~8, verilog2tetris, 1
instance = comp, \_clk_divider|count[18] , _clk_divider|count[18], verilog2tetris, 1
instance = comp, \_clk_divider|Add0~38 , _clk_divider|Add0~38, verilog2tetris, 1
instance = comp, \_clk_divider|count~9 , _clk_divider|count~9, verilog2tetris, 1
instance = comp, \_clk_divider|count[19] , _clk_divider|count[19], verilog2tetris, 1
instance = comp, \_clk_divider|Equal0~5 , _clk_divider|Equal0~5, verilog2tetris, 1
instance = comp, \_clk_divider|Add0~40 , _clk_divider|Add0~40, verilog2tetris, 1
instance = comp, \_clk_divider|count~10 , _clk_divider|count~10, verilog2tetris, 1
instance = comp, \_clk_divider|count[20] , _clk_divider|count[20], verilog2tetris, 1
instance = comp, \_clk_divider|Add0~42 , _clk_divider|Add0~42, verilog2tetris, 1
instance = comp, \_clk_divider|count~11 , _clk_divider|count~11, verilog2tetris, 1
instance = comp, \_clk_divider|count[21] , _clk_divider|count[21], verilog2tetris, 1
instance = comp, \_clk_divider|Add0~44 , _clk_divider|Add0~44, verilog2tetris, 1
instance = comp, \_clk_divider|count[22] , _clk_divider|count[22], verilog2tetris, 1
instance = comp, \_clk_divider|Add0~46 , _clk_divider|Add0~46, verilog2tetris, 1
instance = comp, \_clk_divider|count[23] , _clk_divider|count[23], verilog2tetris, 1
instance = comp, \_clk_divider|Add0~48 , _clk_divider|Add0~48, verilog2tetris, 1
instance = comp, \_clk_divider|count[24] , _clk_divider|count[24], verilog2tetris, 1
instance = comp, \_clk_divider|Equal0~6 , _clk_divider|Equal0~6, verilog2tetris, 1
instance = comp, \_clk_divider|Equal0~1 , _clk_divider|Equal0~1, verilog2tetris, 1
instance = comp, \_clk_divider|Equal0~3 , _clk_divider|Equal0~3, verilog2tetris, 1
instance = comp, \_clk_divider|Equal0~0 , _clk_divider|Equal0~0, verilog2tetris, 1
instance = comp, \_clk_divider|Equal0~2 , _clk_divider|Equal0~2, verilog2tetris, 1
instance = comp, \_clk_divider|Equal0~4 , _clk_divider|Equal0~4, verilog2tetris, 1
instance = comp, \_clk_divider|Equal0~7 , _clk_divider|Equal0~7, verilog2tetris, 1
instance = comp, \_clk_divider|out~0 , _clk_divider|out~0, verilog2tetris, 1
instance = comp, \_clk_divider|out~feeder , _clk_divider|out~feeder, verilog2tetris, 1
instance = comp, \_clk_divider|out , _clk_divider|out, verilog2tetris, 1
instance = comp, \_clk_divider|out~clkctrl , _clk_divider|out~clkctrl, verilog2tetris, 1
instance = comp, \rst~input , rst~input, verilog2tetris, 1
instance = comp, \_HackComputer|_ROM_small|memory~4 , _HackComputer|_ROM_small|memory~4, verilog2tetris, 1
instance = comp, \_HackComputer|_ROM_small|data[11] , _HackComputer|_ROM_small|data[11], verilog2tetris, 1
instance = comp, \_HackComputer|_ROM_small|memory~12 , _HackComputer|_ROM_small|memory~12, verilog2tetris, 1
instance = comp, \_HackComputer|_ROM_small|data[4]~feeder , _HackComputer|_ROM_small|data[4]~feeder, verilog2tetris, 1
instance = comp, \_HackComputer|_ROM_small|data[4] , _HackComputer|_ROM_small|data[4], verilog2tetris, 1
instance = comp, \_HackComputer|_CPU|loadD , _HackComputer|_CPU|loadD, verilog2tetris, 1
instance = comp, \_HackComputer|_CPU|loadD~clkctrl , _HackComputer|_CPU|loadD~clkctrl, verilog2tetris, 1
instance = comp, \_HackComputer|_CPU|_DRegister|out[2] , _HackComputer|_CPU|_DRegister|out[2], verilog2tetris, 1
instance = comp, \_HackComputer|_CPU|_ALU|_Mux_16_2|out[2]~2 , _HackComputer|_CPU|_ALU|_Mux_16_2|out[2]~2, verilog2tetris, 1
instance = comp, \_HackComputer|_ROM_small|memory~3 , _HackComputer|_ROM_small|memory~3, verilog2tetris, 1
instance = comp, \_HackComputer|_ROM_small|data[9] , _HackComputer|_ROM_small|data[9], verilog2tetris, 1
instance = comp, \_HackComputer|_ROM_small|memory~2 , _HackComputer|_ROM_small|memory~2, verilog2tetris, 1
instance = comp, \_HackComputer|_ROM_small|data[12] , _HackComputer|_ROM_small|data[12], verilog2tetris, 1
instance = comp, \_HackComputer|_ROM_small|memory~6 , _HackComputer|_ROM_small|memory~6, verilog2tetris, 1
instance = comp, \_HackComputer|_ROM_small|data[3] , _HackComputer|_ROM_small|data[3], verilog2tetris, 1
instance = comp, \_HackComputer|_CPU|writeM , _HackComputer|_CPU|writeM, verilog2tetris, 1
instance = comp, \_HackComputer|_CPU|_DRegister|out[15] , _HackComputer|_CPU|_DRegister|out[15], verilog2tetris, 1
instance = comp, \_HackComputer|_CPU|_ALU|_Mux16_5|out[15]~31 , _HackComputer|_CPU|_ALU|_Mux16_5|out[15]~31, verilog2tetris, 1
instance = comp, \_HackComputer|_CPU|_Mux16_ARegInput|out[15]~15 , _HackComputer|_CPU|_Mux16_ARegInput|out[15]~15, verilog2tetris, 1
instance = comp, \_HackComputer|_CPU|_ARegsiter|out[15] , _HackComputer|_CPU|_ARegsiter|out[15], verilog2tetris, 1
instance = comp, \_HackComputer|_CPU|_DRegister|out[14] , _HackComputer|_CPU|_DRegister|out[14], verilog2tetris, 1
instance = comp, \_HackComputer|_CPU|_ALU|_Mux_16_2|out[14]~14 , _HackComputer|_CPU|_ALU|_Mux_16_2|out[14]~14, verilog2tetris, 1
instance = comp, \_HackComputer|_CPU|_DRegister|out[13] , _HackComputer|_CPU|_DRegister|out[13], verilog2tetris, 1
instance = comp, \_HackComputer|_CPU|_ALU|_Mux_16_2|out[13]~4 , _HackComputer|_CPU|_ALU|_Mux_16_2|out[13]~4, verilog2tetris, 1
instance = comp, \_HackComputer|_ROM_small|data[13] , _HackComputer|_ROM_small|data[13], verilog2tetris, 1
instance = comp, \_HackComputer|_CPU|_Mux16_ARegInput|out[13]~4 , _HackComputer|_CPU|_Mux16_ARegInput|out[13]~4, verilog2tetris, 1
instance = comp, \_HackComputer|_CPU|_ARegsiter|out[13] , _HackComputer|_CPU|_ARegsiter|out[13], verilog2tetris, 1
instance = comp, \_HackComputer|_CPU|_DRegister|out[12] , _HackComputer|_CPU|_DRegister|out[12], verilog2tetris, 1
instance = comp, \_HackComputer|_CPU|_ALU|_Mux_16_2|out[12]~5 , _HackComputer|_CPU|_ALU|_Mux_16_2|out[12]~5, verilog2tetris, 1
instance = comp, \_HackComputer|_CPU|_Mux16_ARegInput|out[12]~5 , _HackComputer|_CPU|_Mux16_ARegInput|out[12]~5, verilog2tetris, 1
instance = comp, \_HackComputer|_CPU|_ARegsiter|out[12] , _HackComputer|_CPU|_ARegsiter|out[12], verilog2tetris, 1
instance = comp, \_HackComputer|_CPU|_Mux16_ARegInput|out[11]~6 , _HackComputer|_CPU|_Mux16_ARegInput|out[11]~6, verilog2tetris, 1
instance = comp, \_HackComputer|_CPU|_ARegsiter|out[11] , _HackComputer|_CPU|_ARegsiter|out[11], verilog2tetris, 1
instance = comp, \_HackComputer|_CPU|_DRegister|out[9] , _HackComputer|_CPU|_DRegister|out[9], verilog2tetris, 1
instance = comp, \_HackComputer|_CPU|_ALU|_Mux_16_2|out[9]~8 , _HackComputer|_CPU|_ALU|_Mux_16_2|out[9]~8, verilog2tetris, 1
instance = comp, \_HackComputer|_CPU|_Mux16_ARegInput|out[9]~8 , _HackComputer|_CPU|_Mux16_ARegInput|out[9]~8, verilog2tetris, 1
instance = comp, \_HackComputer|_CPU|_ARegsiter|out[9] , _HackComputer|_CPU|_ARegsiter|out[9], verilog2tetris, 1
instance = comp, \_HackComputer|_CPU|_Mux16_ARegInput|out[8]~9 , _HackComputer|_CPU|_Mux16_ARegInput|out[8]~9, verilog2tetris, 1
instance = comp, \_HackComputer|_CPU|_ARegsiter|out[8] , _HackComputer|_CPU|_ARegsiter|out[8], verilog2tetris, 1
instance = comp, \_HackComputer|_ROM_small|memory~0 , _HackComputer|_ROM_small|memory~0, verilog2tetris, 1
instance = comp, \_HackComputer|_ROM_small|data[6] , _HackComputer|_ROM_small|data[6], verilog2tetris, 1
instance = comp, \_HackComputer|_CPU|_Mux16_ARegInput|out[6]~11 , _HackComputer|_CPU|_Mux16_ARegInput|out[6]~11, verilog2tetris, 1
instance = comp, \_HackComputer|_CPU|_ARegsiter|out[6] , _HackComputer|_CPU|_ARegsiter|out[6], verilog2tetris, 1
instance = comp, \_HackComputer|_CPU|_DRegister|out[4] , _HackComputer|_CPU|_DRegister|out[4], verilog2tetris, 1
instance = comp, \_HackComputer|_CPU|_ALU|_Mux_16_2|out[4]~13 , _HackComputer|_CPU|_ALU|_Mux_16_2|out[4]~13, verilog2tetris, 1
instance = comp, \_HackComputer|_CPU|_ALU|_Mux16_5|out[4]~27 , _HackComputer|_CPU|_ALU|_Mux16_5|out[4]~27, verilog2tetris, 1
instance = comp, \_HackComputer|_RAM_small|memory[0][15]__1|auto_generated|ram_block1a0 , _HackComputer|_RAM_small|memory[0][15]__1|auto_generated|ram_block1a0, verilog2tetris, 1
instance = comp, \_HackComputer|_CPU|_ALU|_Mux16_1|out[3]~2 , _HackComputer|_CPU|_ALU|_Mux16_1|out[3]~2, verilog2tetris, 1
instance = comp, \_HackComputer|_CPU|_ALU|_Mux16_5|out[3]~5 , _HackComputer|_CPU|_ALU|_Mux16_5|out[3]~5, verilog2tetris, 1
instance = comp, \_HackComputer|_CPU|_ALU|_Mux16_1|out[1]~0 , _HackComputer|_CPU|_ALU|_Mux16_1|out[1]~0, verilog2tetris, 1
instance = comp, \_HackComputer|_CPU|_DRegister|out[1] , _HackComputer|_CPU|_DRegister|out[1], verilog2tetris, 1
instance = comp, \_HackComputer|_CPU|_ALU|_Mux_16_2|out[1]~1 , _HackComputer|_CPU|_ALU|_Mux_16_2|out[1]~1, verilog2tetris, 1
instance = comp, \_HackComputer|_CPU|_ALU|_Add16|_FullAdder_1|carry~0 , _HackComputer|_CPU|_ALU|_Add16|_FullAdder_1|carry~0, verilog2tetris, 1
instance = comp, \_HackComputer|_CPU|_ALU|_Add16|_FullAdder_2|carry~0 , _HackComputer|_CPU|_ALU|_Add16|_FullAdder_2|carry~0, verilog2tetris, 1
instance = comp, \_HackComputer|_CPU|_ALU|_Mux16_5|out[3]~6 , _HackComputer|_CPU|_ALU|_Mux16_5|out[3]~6, verilog2tetris, 1
instance = comp, \_HackComputer|_CPU|_DRegister|out[3] , _HackComputer|_CPU|_DRegister|out[3], verilog2tetris, 1
instance = comp, \_HackComputer|_CPU|_ALU|_Mux_16_2|out[3]~3 , _HackComputer|_CPU|_ALU|_Mux_16_2|out[3]~3, verilog2tetris, 1
instance = comp, \_HackComputer|_CPU|_ALU|_Add16|_FullAdder_3|carry~0 , _HackComputer|_CPU|_ALU|_Add16|_FullAdder_3|carry~0, verilog2tetris, 1
instance = comp, \_HackComputer|_CPU|_ALU|_Mux16_5|out[4]~28 , _HackComputer|_CPU|_ALU|_Mux16_5|out[4]~28, verilog2tetris, 1
instance = comp, \_HackComputer|_CPU|_Mux16_ARegInput|out[4]~13 , _HackComputer|_CPU|_Mux16_ARegInput|out[4]~13, verilog2tetris, 1
instance = comp, \_HackComputer|_CPU|_ARegsiter|out[4] , _HackComputer|_CPU|_ARegsiter|out[4], verilog2tetris, 1
instance = comp, \_HackComputer|_CPU|_ALU|_Mux16_1|out[4]~12 , _HackComputer|_CPU|_ALU|_Mux16_1|out[4]~12, verilog2tetris, 1
instance = comp, \_HackComputer|_CPU|_ALU|_Add16|_FullAdder_4|carry~0 , _HackComputer|_CPU|_ALU|_Add16|_FullAdder_4|carry~0, verilog2tetris, 1
instance = comp, \_HackComputer|_CPU|_Mux16_ARegInput|out[5]~12 , _HackComputer|_CPU|_Mux16_ARegInput|out[5]~12, verilog2tetris, 1
instance = comp, \_HackComputer|_CPU|_ARegsiter|out[5] , _HackComputer|_CPU|_ARegsiter|out[5], verilog2tetris, 1
instance = comp, \_HackComputer|_CPU|_ALU|_Mux16_1|out[5]~11 , _HackComputer|_CPU|_ALU|_Mux16_1|out[5]~11, verilog2tetris, 1
instance = comp, \_HackComputer|_CPU|_DRegister|out[5] , _HackComputer|_CPU|_DRegister|out[5], verilog2tetris, 1
instance = comp, \_HackComputer|_CPU|_ALU|_Mux_16_2|out[5]~12 , _HackComputer|_CPU|_ALU|_Mux_16_2|out[5]~12, verilog2tetris, 1
instance = comp, \_HackComputer|_CPU|_ALU|_Mux16_5|out[5]~25 , _HackComputer|_CPU|_ALU|_Mux16_5|out[5]~25, verilog2tetris, 1
instance = comp, \_HackComputer|_CPU|_ALU|_Mux16_5|out[5]~26 , _HackComputer|_CPU|_ALU|_Mux16_5|out[5]~26, verilog2tetris, 1
instance = comp, \_HackComputer|_CPU|_ALU|_Mux16_1|out[6]~10 , _HackComputer|_CPU|_ALU|_Mux16_1|out[6]~10, verilog2tetris, 1
instance = comp, \_HackComputer|_CPU|_ALU|_Mux16_5|out[6]~23 , _HackComputer|_CPU|_ALU|_Mux16_5|out[6]~23, verilog2tetris, 1
instance = comp, \_HackComputer|_CPU|_ALU|_Add16|_FullAdder_5|carry~0 , _HackComputer|_CPU|_ALU|_Add16|_FullAdder_5|carry~0, verilog2tetris, 1
instance = comp, \_HackComputer|_CPU|_ALU|_Mux16_5|out[6]~24 , _HackComputer|_CPU|_ALU|_Mux16_5|out[6]~24, verilog2tetris, 1
instance = comp, \_HackComputer|_CPU|_DRegister|out[6] , _HackComputer|_CPU|_DRegister|out[6], verilog2tetris, 1
instance = comp, \_HackComputer|_CPU|_ALU|_Mux_16_2|out[6]~11 , _HackComputer|_CPU|_ALU|_Mux_16_2|out[6]~11, verilog2tetris, 1
instance = comp, \_HackComputer|_CPU|_ALU|_Add16|_FullAdder_6|carry~0 , _HackComputer|_CPU|_ALU|_Add16|_FullAdder_6|carry~0, verilog2tetris, 1
instance = comp, \_HackComputer|_CPU|_Mux16_ARegInput|out[7]~10 , _HackComputer|_CPU|_Mux16_ARegInput|out[7]~10, verilog2tetris, 1
instance = comp, \_HackComputer|_CPU|_ARegsiter|out[7] , _HackComputer|_CPU|_ARegsiter|out[7], verilog2tetris, 1
instance = comp, \_HackComputer|_CPU|_ALU|_Mux16_1|out[7]~9 , _HackComputer|_CPU|_ALU|_Mux16_1|out[7]~9, verilog2tetris, 1
instance = comp, \_HackComputer|_CPU|_DRegister|out[7] , _HackComputer|_CPU|_DRegister|out[7], verilog2tetris, 1
instance = comp, \_HackComputer|_CPU|_ALU|_Mux_16_2|out[7]~10 , _HackComputer|_CPU|_ALU|_Mux_16_2|out[7]~10, verilog2tetris, 1
instance = comp, \_HackComputer|_CPU|_ALU|_Mux16_5|out[7]~21 , _HackComputer|_CPU|_ALU|_Mux16_5|out[7]~21, verilog2tetris, 1
instance = comp, \_HackComputer|_CPU|_ALU|_Mux16_5|out[7]~22 , _HackComputer|_CPU|_ALU|_Mux16_5|out[7]~22, verilog2tetris, 1
instance = comp, \_HackComputer|_CPU|_ALU|_Mux16_1|out[8]~8 , _HackComputer|_CPU|_ALU|_Mux16_1|out[8]~8, verilog2tetris, 1
instance = comp, \_HackComputer|_CPU|_DRegister|out[8] , _HackComputer|_CPU|_DRegister|out[8], verilog2tetris, 1
instance = comp, \_HackComputer|_CPU|_ALU|_Mux_16_2|out[8]~9 , _HackComputer|_CPU|_ALU|_Mux_16_2|out[8]~9, verilog2tetris, 1
instance = comp, \_HackComputer|_CPU|_ALU|_Mux16_5|out[8]~19 , _HackComputer|_CPU|_ALU|_Mux16_5|out[8]~19, verilog2tetris, 1
instance = comp, \_HackComputer|_CPU|_ALU|_Add16|_FullAdder_7|carry~0 , _HackComputer|_CPU|_ALU|_Add16|_FullAdder_7|carry~0, verilog2tetris, 1
instance = comp, \_HackComputer|_CPU|_ALU|_Mux16_5|out[8]~20 , _HackComputer|_CPU|_ALU|_Mux16_5|out[8]~20, verilog2tetris, 1
instance = comp, \_HackComputer|_CPU|_ALU|_Mux16_1|out[9]~7 , _HackComputer|_CPU|_ALU|_Mux16_1|out[9]~7, verilog2tetris, 1
instance = comp, \_HackComputer|_CPU|_ALU|_Mux16_5|out[9]~17 , _HackComputer|_CPU|_ALU|_Mux16_5|out[9]~17, verilog2tetris, 1
instance = comp, \_HackComputer|_CPU|_ALU|_Add16|_FullAdder_8|carry~0 , _HackComputer|_CPU|_ALU|_Add16|_FullAdder_8|carry~0, verilog2tetris, 1
instance = comp, \_HackComputer|_CPU|_ALU|_Mux16_5|out[9]~18 , _HackComputer|_CPU|_ALU|_Mux16_5|out[9]~18, verilog2tetris, 1
instance = comp, \_HackComputer|_CPU|_Mux16_ARegInput|out[10]~7 , _HackComputer|_CPU|_Mux16_ARegInput|out[10]~7, verilog2tetris, 1
instance = comp, \_HackComputer|_CPU|_ARegsiter|out[10] , _HackComputer|_CPU|_ARegsiter|out[10], verilog2tetris, 1
instance = comp, \_HackComputer|_CPU|_ALU|_Mux16_1|out[10]~6 , _HackComputer|_CPU|_ALU|_Mux16_1|out[10]~6, verilog2tetris, 1
instance = comp, \_HackComputer|_CPU|_DRegister|out[10] , _HackComputer|_CPU|_DRegister|out[10], verilog2tetris, 1
instance = comp, \_HackComputer|_CPU|_ALU|_Mux_16_2|out[10]~7 , _HackComputer|_CPU|_ALU|_Mux_16_2|out[10]~7, verilog2tetris, 1
instance = comp, \_HackComputer|_CPU|_ALU|_Mux16_5|out[10]~15 , _HackComputer|_CPU|_ALU|_Mux16_5|out[10]~15, verilog2tetris, 1
instance = comp, \_HackComputer|_CPU|_ALU|_Add16|_FullAdder_9|carry~0 , _HackComputer|_CPU|_ALU|_Add16|_FullAdder_9|carry~0, verilog2tetris, 1
instance = comp, \_HackComputer|_CPU|_ALU|_Mux16_5|out[10]~16 , _HackComputer|_CPU|_ALU|_Mux16_5|out[10]~16, verilog2tetris, 1
instance = comp, \_HackComputer|_CPU|_ALU|_Mux16_1|out[11]~5 , _HackComputer|_CPU|_ALU|_Mux16_1|out[11]~5, verilog2tetris, 1
instance = comp, \_HackComputer|_CPU|_DRegister|out[11] , _HackComputer|_CPU|_DRegister|out[11], verilog2tetris, 1
instance = comp, \_HackComputer|_CPU|_ALU|_Mux_16_2|out[11]~6 , _HackComputer|_CPU|_ALU|_Mux_16_2|out[11]~6, verilog2tetris, 1
instance = comp, \_HackComputer|_CPU|_ALU|_Mux16_5|out[11]~13 , _HackComputer|_CPU|_ALU|_Mux16_5|out[11]~13, verilog2tetris, 1
instance = comp, \_HackComputer|_CPU|_ALU|_Add16|_FullAdder_10|carry~0 , _HackComputer|_CPU|_ALU|_Add16|_FullAdder_10|carry~0, verilog2tetris, 1
instance = comp, \_HackComputer|_CPU|_ALU|_Mux16_5|out[11]~14 , _HackComputer|_CPU|_ALU|_Mux16_5|out[11]~14, verilog2tetris, 1
instance = comp, \_HackComputer|_CPU|_ALU|_Mux16_1|out[12]~4 , _HackComputer|_CPU|_ALU|_Mux16_1|out[12]~4, verilog2tetris, 1
instance = comp, \_HackComputer|_CPU|_ALU|_Mux16_5|out[12]~11 , _HackComputer|_CPU|_ALU|_Mux16_5|out[12]~11, verilog2tetris, 1
instance = comp, \_HackComputer|_CPU|_ALU|_Add16|_FullAdder_11|carry~0 , _HackComputer|_CPU|_ALU|_Add16|_FullAdder_11|carry~0, verilog2tetris, 1
instance = comp, \_HackComputer|_CPU|_ALU|_Mux16_5|out[12]~12 , _HackComputer|_CPU|_ALU|_Mux16_5|out[12]~12, verilog2tetris, 1
instance = comp, \_HackComputer|_CPU|_ALU|_Mux16_1|out[13]~3 , _HackComputer|_CPU|_ALU|_Mux16_1|out[13]~3, verilog2tetris, 1
instance = comp, \_HackComputer|_CPU|_ALU|_Mux16_5|out[13]~9 , _HackComputer|_CPU|_ALU|_Mux16_5|out[13]~9, verilog2tetris, 1
instance = comp, \_HackComputer|_CPU|_ALU|_Add16|_FullAdder_12|carry~0 , _HackComputer|_CPU|_ALU|_Add16|_FullAdder_12|carry~0, verilog2tetris, 1
instance = comp, \_HackComputer|_CPU|_ALU|_Mux16_5|out[13]~10 , _HackComputer|_CPU|_ALU|_Mux16_5|out[13]~10, verilog2tetris, 1
instance = comp, \_HackComputer|_ROM_small|memory~13 , _HackComputer|_ROM_small|memory~13, verilog2tetris, 1
instance = comp, \_HackComputer|_ROM_small|data[14] , _HackComputer|_ROM_small|data[14], verilog2tetris, 1
instance = comp, \_HackComputer|_CPU|_Mux16_ARegInput|out[14]~14 , _HackComputer|_CPU|_Mux16_ARegInput|out[14]~14, verilog2tetris, 1
instance = comp, \_HackComputer|_CPU|_ARegsiter|out[14] , _HackComputer|_CPU|_ARegsiter|out[14], verilog2tetris, 1
instance = comp, \_HackComputer|_CPU|_ALU|_Mux16_1|out[14]~13 , _HackComputer|_CPU|_ALU|_Mux16_1|out[14]~13, verilog2tetris, 1
instance = comp, \_HackComputer|_CPU|_ALU|_Mux16_5|out[14]~7 , _HackComputer|_CPU|_ALU|_Mux16_5|out[14]~7, verilog2tetris, 1
instance = comp, \_HackComputer|_CPU|_ALU|_Add16|_FullAdder_13|carry~0 , _HackComputer|_CPU|_ALU|_Add16|_FullAdder_13|carry~0, verilog2tetris, 1
instance = comp, \_HackComputer|_CPU|_ALU|_Mux16_5|out[14]~8 , _HackComputer|_CPU|_ALU|_Mux16_5|out[14]~8, verilog2tetris, 1
instance = comp, \_HackComputer|_CPU|_ALU|_Mux16_5|out[15]~30 , _HackComputer|_CPU|_ALU|_Mux16_5|out[15]~30, verilog2tetris, 1
instance = comp, \_HackComputer|_CPU|_ALU|_Mux16_5|out[15]~32 , _HackComputer|_CPU|_ALU|_Mux16_5|out[15]~32, verilog2tetris, 1
instance = comp, \_HackComputer|_CPU|_ALU|_Mux16_5|out[15]~29 , _HackComputer|_CPU|_ALU|_Mux16_5|out[15]~29, verilog2tetris, 1
instance = comp, \_HackComputer|_CPU|_ALU|_Mux16_5|out[15]~33 , _HackComputer|_CPU|_ALU|_Mux16_5|out[15]~33, verilog2tetris, 1
instance = comp, \_HackComputer|_CPU|_ALU|_Mux16_1|out[2]~1 , _HackComputer|_CPU|_ALU|_Mux16_1|out[2]~1, verilog2tetris, 1
instance = comp, \_HackComputer|_CPU|_ALU|_Mux16_5|out[2]~3 , _HackComputer|_CPU|_ALU|_Mux16_5|out[2]~3, verilog2tetris, 1
instance = comp, \_HackComputer|_CPU|_ALU|_Mux16_5|out[2]~4 , _HackComputer|_CPU|_ALU|_Mux16_5|out[2]~4, verilog2tetris, 1
instance = comp, \_HackComputer|_ROM_small|memory~11 , _HackComputer|_ROM_small|memory~11, verilog2tetris, 1
instance = comp, \_HackComputer|_ROM_small|data[2] , _HackComputer|_ROM_small|data[2], verilog2tetris, 1
instance = comp, \_HackComputer|_CPU|_Mux16_ARegInput|out[2]~2 , _HackComputer|_CPU|_Mux16_ARegInput|out[2]~2, verilog2tetris, 1
instance = comp, \_HackComputer|_CPU|_ARegsiter|out[2] , _HackComputer|_CPU|_ARegsiter|out[2], verilog2tetris, 1
instance = comp, \_HackComputer|_ROM_small|memory~8 , _HackComputer|_ROM_small|memory~8, verilog2tetris, 1
instance = comp, \_HackComputer|_ROM_small|data[0] , _HackComputer|_ROM_small|data[0], verilog2tetris, 1
instance = comp, \_HackComputer|_ROM_small|memory~10 , _HackComputer|_ROM_small|memory~10, verilog2tetris, 1
instance = comp, \_HackComputer|_ROM_small|data[1] , _HackComputer|_ROM_small|data[1], verilog2tetris, 1
instance = comp, \_HackComputer|_CPU|PCload~0 , _HackComputer|_CPU|PCload~0, verilog2tetris, 1
instance = comp, \_HackComputer|_CPU|PCload~3 , _HackComputer|_CPU|PCload~3, verilog2tetris, 1
instance = comp, \_HackComputer|_CPU|PCload~2 , _HackComputer|_CPU|PCload~2, verilog2tetris, 1
instance = comp, \_HackComputer|_CPU|PCload~1 , _HackComputer|_CPU|PCload~1, verilog2tetris, 1
instance = comp, \_HackComputer|_CPU|PCload~4 , _HackComputer|_CPU|PCload~4, verilog2tetris, 1
instance = comp, \_HackComputer|_CPU|PCload~5 , _HackComputer|_CPU|PCload~5, verilog2tetris, 1
instance = comp, \_HackComputer|_CPU|PCload~6 , _HackComputer|_CPU|PCload~6, verilog2tetris, 1
instance = comp, \_HackComputer|_CPU|_PC|pc_reg~2 , _HackComputer|_CPU|_PC|pc_reg~2, verilog2tetris, 1
instance = comp, \_HackComputer|_CPU|_PC|pc_reg[2] , _HackComputer|_CPU|_PC|pc_reg[2], verilog2tetris, 1
instance = comp, \_HackComputer|_ROM_small|memory~1 , _HackComputer|_ROM_small|memory~1, verilog2tetris, 1
instance = comp, \_HackComputer|_ROM_small|data[10] , _HackComputer|_ROM_small|data[10], verilog2tetris, 1
instance = comp, \_HackComputer|_CPU|_ALU|_Mux_16_3|out[0]~0 , _HackComputer|_CPU|_ALU|_Mux_16_3|out[0]~0, verilog2tetris, 1
instance = comp, \_HackComputer|_CPU|_ALU|_Mux_16_3|out[0]~1 , _HackComputer|_CPU|_ALU|_Mux_16_3|out[0]~1, verilog2tetris, 1
instance = comp, \_HackComputer|_CPU|_DRegister|out[0]~feeder , _HackComputer|_CPU|_DRegister|out[0]~feeder, verilog2tetris, 1
instance = comp, \_HackComputer|_CPU|_DRegister|out[0] , _HackComputer|_CPU|_DRegister|out[0], verilog2tetris, 1
instance = comp, \_HackComputer|_CPU|_ALU|_And16|out[0] , _HackComputer|_CPU|_ALU|_And16|out[0], verilog2tetris, 1
instance = comp, \_HackComputer|_CPU|_ALU|_Mux16_5|out[1]~1 , _HackComputer|_CPU|_ALU|_Mux16_5|out[1]~1, verilog2tetris, 1
instance = comp, \_HackComputer|_CPU|_ALU|_Mux16_5|out[1]~2 , _HackComputer|_CPU|_ALU|_Mux16_5|out[1]~2, verilog2tetris, 1
instance = comp, \_HackComputer|_CPU|_Mux16_ARegInput|out[1]~1 , _HackComputer|_CPU|_Mux16_ARegInput|out[1]~1, verilog2tetris, 1
instance = comp, \_HackComputer|_CPU|_ARegsiter|out[1] , _HackComputer|_CPU|_ARegsiter|out[1], verilog2tetris, 1
instance = comp, \_HackComputer|_CPU|_PC|pc_reg~1 , _HackComputer|_CPU|_PC|pc_reg~1, verilog2tetris, 1
instance = comp, \_HackComputer|_CPU|_PC|pc_reg[1] , _HackComputer|_CPU|_PC|pc_reg[1], verilog2tetris, 1
instance = comp, \_HackComputer|_ROM_small|memory~7 , _HackComputer|_ROM_small|memory~7, verilog2tetris, 1
instance = comp, \_HackComputer|_ROM_small|data[15]~feeder , _HackComputer|_ROM_small|data[15]~feeder, verilog2tetris, 1
instance = comp, \_HackComputer|_ROM_small|data[15] , _HackComputer|_ROM_small|data[15], verilog2tetris, 1
instance = comp, \_HackComputer|_CPU|_Mux16_ARegInput|out[3]~3 , _HackComputer|_CPU|_Mux16_ARegInput|out[3]~3, verilog2tetris, 1
instance = comp, \_HackComputer|_CPU|_ARegsiter|out[3] , _HackComputer|_CPU|_ARegsiter|out[3], verilog2tetris, 1
instance = comp, \_HackComputer|_CPU|_PC|pc_reg~3 , _HackComputer|_CPU|_PC|pc_reg~3, verilog2tetris, 1
instance = comp, \_HackComputer|_CPU|_PC|pc_reg[3] , _HackComputer|_CPU|_PC|pc_reg[3], verilog2tetris, 1
instance = comp, \_HackComputer|_ROM_small|memory~9 , _HackComputer|_ROM_small|memory~9, verilog2tetris, 1
instance = comp, \_HackComputer|_ROM_small|data[5]~feeder , _HackComputer|_ROM_small|data[5]~feeder, verilog2tetris, 1
instance = comp, \_HackComputer|_ROM_small|data[5] , _HackComputer|_ROM_small|data[5], verilog2tetris, 1
instance = comp, \_HackComputer|_CPU|loadA , _HackComputer|_CPU|loadA, verilog2tetris, 1
instance = comp, \_HackComputer|_CPU|loadA~clkctrl , _HackComputer|_CPU|loadA~clkctrl, verilog2tetris, 1
instance = comp, \_HackComputer|_CPU|_Mux16_ARegInput|out[0]~0 , _HackComputer|_CPU|_Mux16_ARegInput|out[0]~0, verilog2tetris, 1
instance = comp, \_HackComputer|_CPU|_ARegsiter|out[0] , _HackComputer|_CPU|_ARegsiter|out[0], verilog2tetris, 1
instance = comp, \_HackComputer|_CPU|_PC|pc_reg~0 , _HackComputer|_CPU|_PC|pc_reg~0, verilog2tetris, 1
instance = comp, \_HackComputer|_CPU|_PC|pc_reg[0] , _HackComputer|_CPU|_PC|pc_reg[0], verilog2tetris, 1
instance = comp, \_HackComputer|_ROM_small|memory~5 , _HackComputer|_ROM_small|memory~5, verilog2tetris, 1
instance = comp, \_HackComputer|_ROM_small|data[7] , _HackComputer|_ROM_small|data[7], verilog2tetris, 1
instance = comp, \_HackComputer|_CPU|_ALU|_Mux_16_2|out[0]~0 , _HackComputer|_CPU|_ALU|_Mux_16_2|out[0]~0, verilog2tetris, 1
instance = comp, \_HackComputer|_CPU|_ALU|_Mux16_5|out[0]~0 , _HackComputer|_CPU|_ALU|_Mux16_5|out[0]~0, verilog2tetris, 1
instance = comp, \_HackComputer|_RAM_small|memory[0][0]~feeder , _HackComputer|_RAM_small|memory[0][0]~feeder, verilog2tetris, 1
instance = comp, \_HackComputer|_RAM_small|memory[0][0]~0 , _HackComputer|_RAM_small|memory[0][0]~0, verilog2tetris, 1
instance = comp, \_HackComputer|_RAM_small|memory[0][0]~1 , _HackComputer|_RAM_small|memory[0][0]~1, verilog2tetris, 1
instance = comp, \_HackComputer|_RAM_small|memory[0][0] , _HackComputer|_RAM_small|memory[0][0], verilog2tetris, 1
instance = comp, \_HackComputer|_RAM_small|rgb[0]~feeder , _HackComputer|_RAM_small|rgb[0]~feeder, verilog2tetris, 1
instance = comp, \_HackComputer|_RAM_small|rgb[0] , _HackComputer|_RAM_small|rgb[0], verilog2tetris, 1
instance = comp, \_HackComputer|_RAM_small|memory[0][1]~feeder , _HackComputer|_RAM_small|memory[0][1]~feeder, verilog2tetris, 1
instance = comp, \_HackComputer|_RAM_small|memory[0][1] , _HackComputer|_RAM_small|memory[0][1], verilog2tetris, 1
instance = comp, \_HackComputer|_RAM_small|rgb[1]~feeder , _HackComputer|_RAM_small|rgb[1]~feeder, verilog2tetris, 1
instance = comp, \_HackComputer|_RAM_small|rgb[1] , _HackComputer|_RAM_small|rgb[1], verilog2tetris, 1
instance = comp, \_HackComputer|_RAM_small|memory[0][2] , _HackComputer|_RAM_small|memory[0][2], verilog2tetris, 1
instance = comp, \_HackComputer|_RAM_small|rgb[2]~feeder , _HackComputer|_RAM_small|rgb[2]~feeder, verilog2tetris, 1
instance = comp, \_HackComputer|_RAM_small|rgb[2] , _HackComputer|_RAM_small|rgb[2], verilog2tetris, 1
instance = comp, \key~input , key~input, verilog2tetris, 1
design_name = hard_block
instance = comp, \~ALTERA_ASDO_DATA1~~ibuf , ~ALTERA_ASDO_DATA1~~ibuf, hard_block, 1
instance = comp, \~ALTERA_FLASH_nCE_nCSO~~ibuf , ~ALTERA_FLASH_nCE_nCSO~~ibuf, hard_block, 1
instance = comp, \~ALTERA_DATA0~~ibuf , ~ALTERA_DATA0~~ibuf, hard_block, 1
