// Copyright (C) 2023  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition"

// DATE "03/08/2025 17:00:50"

// 
// Device: Altera 10M50DAF484C6GES Package FBGA484
// 

// 
// This Verilog file should be used for Questa Intel FPGA (Verilog) only
// 

`timescale 1 ps/ 1 ps

module password_wr (
	MAX10_CLK1_50,
	KEY,
	SW,
	HEX0,
	HEX1,
	HEX2,
	HEX3,
	HEX4,
	LEDR);
input 	MAX10_CLK1_50;
input 	[1:0] KEY;
input 	[9:0] SW;
output 	[6:0] HEX0;
output 	[6:0] HEX1;
output 	[6:0] HEX2;
output 	[6:0] HEX3;
output 	[6:0] HEX4;
output 	[9:0] LEDR;

// Design Ports Information
// KEY[1]	=>  Location: PIN_A7,	 I/O Standard: 3.3 V Schmitt Trigger,	 Current Strength: Default
// HEX0[0]	=>  Location: PIN_C14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX0[1]	=>  Location: PIN_E15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX0[2]	=>  Location: PIN_C15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX0[3]	=>  Location: PIN_C16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX0[4]	=>  Location: PIN_E16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX0[5]	=>  Location: PIN_D17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX0[6]	=>  Location: PIN_C17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX1[0]	=>  Location: PIN_C18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX1[1]	=>  Location: PIN_D18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX1[2]	=>  Location: PIN_E18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX1[3]	=>  Location: PIN_B16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX1[4]	=>  Location: PIN_A17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX1[5]	=>  Location: PIN_A18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX1[6]	=>  Location: PIN_B17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX2[0]	=>  Location: PIN_B20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX2[1]	=>  Location: PIN_A20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX2[2]	=>  Location: PIN_B19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX2[3]	=>  Location: PIN_A21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX2[4]	=>  Location: PIN_B21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX2[5]	=>  Location: PIN_C22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX2[6]	=>  Location: PIN_B22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX3[0]	=>  Location: PIN_F21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX3[1]	=>  Location: PIN_E22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX3[2]	=>  Location: PIN_E21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX3[3]	=>  Location: PIN_C19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX3[4]	=>  Location: PIN_C20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX3[5]	=>  Location: PIN_D19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX3[6]	=>  Location: PIN_E17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX4[0]	=>  Location: PIN_F18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX4[1]	=>  Location: PIN_E20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX4[2]	=>  Location: PIN_E19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX4[3]	=>  Location: PIN_J18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX4[4]	=>  Location: PIN_H19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX4[5]	=>  Location: PIN_F19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX4[6]	=>  Location: PIN_F20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LEDR[0]	=>  Location: PIN_A8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LEDR[1]	=>  Location: PIN_A9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LEDR[2]	=>  Location: PIN_A10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LEDR[3]	=>  Location: PIN_B10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LEDR[4]	=>  Location: PIN_D13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LEDR[5]	=>  Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LEDR[6]	=>  Location: PIN_E14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LEDR[7]	=>  Location: PIN_D14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LEDR[8]	=>  Location: PIN_A11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LEDR[9]	=>  Location: PIN_B11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// KEY[0]	=>  Location: PIN_B8,	 I/O Standard: 3.3 V Schmitt Trigger,	 Current Strength: Default
// SW[6]	=>  Location: PIN_A13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// MAX10_CLK1_50	=>  Location: PIN_P11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[0]	=>  Location: PIN_C10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[1]	=>  Location: PIN_C11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[2]	=>  Location: PIN_D12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[3]	=>  Location: PIN_C12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[4]	=>  Location: PIN_A12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[5]	=>  Location: PIN_B12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[7]	=>  Location: PIN_A14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[8]	=>  Location: PIN_B14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[9]	=>  Location: PIN_F15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \KEY[1]~input_o ;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \~QUARTUS_CREATED_UNVM~~busy ;
wire \~QUARTUS_CREATED_ADC1~~eoc ;
wire \~QUARTUS_CREATED_ADC2~~eoc ;
wire \HEX0[0]~output_o ;
wire \HEX0[1]~output_o ;
wire \HEX0[2]~output_o ;
wire \HEX0[3]~output_o ;
wire \HEX0[4]~output_o ;
wire \HEX0[5]~output_o ;
wire \HEX0[6]~output_o ;
wire \HEX1[0]~output_o ;
wire \HEX1[1]~output_o ;
wire \HEX1[2]~output_o ;
wire \HEX1[3]~output_o ;
wire \HEX1[4]~output_o ;
wire \HEX1[5]~output_o ;
wire \HEX1[6]~output_o ;
wire \HEX2[0]~output_o ;
wire \HEX2[1]~output_o ;
wire \HEX2[2]~output_o ;
wire \HEX2[3]~output_o ;
wire \HEX2[4]~output_o ;
wire \HEX2[5]~output_o ;
wire \HEX2[6]~output_o ;
wire \HEX3[0]~output_o ;
wire \HEX3[1]~output_o ;
wire \HEX3[2]~output_o ;
wire \HEX3[3]~output_o ;
wire \HEX3[4]~output_o ;
wire \HEX3[5]~output_o ;
wire \HEX3[6]~output_o ;
wire \HEX4[0]~output_o ;
wire \HEX4[1]~output_o ;
wire \HEX4[2]~output_o ;
wire \HEX4[3]~output_o ;
wire \HEX4[4]~output_o ;
wire \HEX4[5]~output_o ;
wire \HEX4[6]~output_o ;
wire \LEDR[0]~output_o ;
wire \LEDR[1]~output_o ;
wire \LEDR[2]~output_o ;
wire \LEDR[3]~output_o ;
wire \LEDR[4]~output_o ;
wire \LEDR[5]~output_o ;
wire \LEDR[6]~output_o ;
wire \LEDR[7]~output_o ;
wire \LEDR[8]~output_o ;
wire \LEDR[9]~output_o ;
wire \MAX10_CLK1_50~input_o ;
wire \MAX10_CLK1_50~inputclkctrl_outclk ;
wire \PW_WR|CLKDIVIDER|Add0~0_combout ;
wire \PW_WR|CLKDIVIDER|count~8_combout ;
wire \KEY[0]~input_o ;
wire \PW_WR|CLKDIVIDER|Add0~1 ;
wire \PW_WR|CLKDIVIDER|Add0~2_combout ;
wire \PW_WR|CLKDIVIDER|Add0~3 ;
wire \PW_WR|CLKDIVIDER|Add0~4_combout ;
wire \PW_WR|CLKDIVIDER|Add0~5 ;
wire \PW_WR|CLKDIVIDER|Add0~6_combout ;
wire \PW_WR|CLKDIVIDER|Add0~7 ;
wire \PW_WR|CLKDIVIDER|Add0~8_combout ;
wire \PW_WR|CLKDIVIDER|Add0~9 ;
wire \PW_WR|CLKDIVIDER|Add0~10_combout ;
wire \PW_WR|CLKDIVIDER|count~7_combout ;
wire \PW_WR|CLKDIVIDER|Equal0~5_combout ;
wire \PW_WR|CLKDIVIDER|Add0~11 ;
wire \PW_WR|CLKDIVIDER|Add0~12_combout ;
wire \PW_WR|CLKDIVIDER|Add0~13 ;
wire \PW_WR|CLKDIVIDER|Add0~14_combout ;
wire \PW_WR|CLKDIVIDER|count~6_combout ;
wire \PW_WR|CLKDIVIDER|Add0~15 ;
wire \PW_WR|CLKDIVIDER|Add0~16_combout ;
wire \PW_WR|CLKDIVIDER|count~5_combout ;
wire \PW_WR|CLKDIVIDER|Add0~17 ;
wire \PW_WR|CLKDIVIDER|Add0~18_combout ;
wire \PW_WR|CLKDIVIDER|Add0~19 ;
wire \PW_WR|CLKDIVIDER|Add0~20_combout ;
wire \PW_WR|CLKDIVIDER|count~4_combout ;
wire \PW_WR|CLKDIVIDER|Add0~21 ;
wire \PW_WR|CLKDIVIDER|Add0~22_combout ;
wire \PW_WR|CLKDIVIDER|Add0~23 ;
wire \PW_WR|CLKDIVIDER|Add0~24_combout ;
wire \PW_WR|CLKDIVIDER|Add0~25 ;
wire \PW_WR|CLKDIVIDER|Add0~26_combout ;
wire \PW_WR|CLKDIVIDER|count~3_combout ;
wire \PW_WR|CLKDIVIDER|Add0~27 ;
wire \PW_WR|CLKDIVIDER|Add0~28_combout ;
wire \PW_WR|CLKDIVIDER|Add0~29 ;
wire \PW_WR|CLKDIVIDER|Add0~30_combout ;
wire \PW_WR|CLKDIVIDER|Add0~31 ;
wire \PW_WR|CLKDIVIDER|Add0~32_combout ;
wire \PW_WR|CLKDIVIDER|Add0~33 ;
wire \PW_WR|CLKDIVIDER|Add0~34_combout ;
wire \PW_WR|CLKDIVIDER|count~2_combout ;
wire \PW_WR|CLKDIVIDER|Equal0~1_combout ;
wire \PW_WR|CLKDIVIDER|Equal0~3_combout ;
wire \PW_WR|CLKDIVIDER|Add0~35 ;
wire \PW_WR|CLKDIVIDER|Add0~36_combout ;
wire \PW_WR|CLKDIVIDER|count~1_combout ;
wire \PW_WR|CLKDIVIDER|Add0~37 ;
wire \PW_WR|CLKDIVIDER|Add0~38_combout ;
wire \PW_WR|CLKDIVIDER|Add0~39 ;
wire \PW_WR|CLKDIVIDER|Add0~40_combout ;
wire \PW_WR|CLKDIVIDER|Add0~41 ;
wire \PW_WR|CLKDIVIDER|Add0~42_combout ;
wire \PW_WR|CLKDIVIDER|count~0_combout ;
wire \PW_WR|CLKDIVIDER|Equal0~0_combout ;
wire \PW_WR|CLKDIVIDER|Equal0~2_combout ;
wire \PW_WR|CLKDIVIDER|Equal0~4_combout ;
wire \PW_WR|CLKDIVIDER|Equal0~6_combout ;
wire \PW_WR|CLKDIVIDER|clk_div~0_combout ;
wire \PW_WR|CLKDIVIDER|clk_div~feeder_combout ;
wire \PW_WR|CLKDIVIDER|clk_div~q ;
wire \PW_WR|CLKDIVIDER|clk_div~clkctrl_outclk ;
wire \SW[7]~input_o ;
wire \PW_WR|oneShotInst[7].U|delay~q ;
wire \PW_WR|oneShotInst[7].U|always0~0_combout ;
wire \PW_WR|oneShotInst[7].U|oneshot_out~q ;
wire \SW[9]~input_o ;
wire \PW_WR|oneShotInst[9].U|delay~q ;
wire \PW_WR|oneShotInst[9].U|always0~0_combout ;
wire \PW_WR|oneShotInst[9].U|oneshot_out~q ;
wire \SW[8]~input_o ;
wire \PW_WR|oneShotInst[8].U|delay~q ;
wire \PW_WR|oneShotInst[8].U|always0~0_combout ;
wire \PW_WR|oneShotInst[8].U|oneshot_out~q ;
wire \PW_WR|PW|Selector5~1_combout ;
wire \SW[6]~input_o ;
wire \PW_WR|oneShotInst[6].U|delay~q ;
wire \PW_WR|oneShotInst[6].U|always0~0_combout ;
wire \PW_WR|oneShotInst[6].U|oneshot_out~q ;
wire \PW_WR|PW|Selector5~0_combout ;
wire \SW[5]~input_o ;
wire \PW_WR|oneShotInst[5].U|delay~q ;
wire \PW_WR|oneShotInst[5].U|always0~0_combout ;
wire \PW_WR|oneShotInst[5].U|oneshot_out~q ;
wire \SW[4]~input_o ;
wire \PW_WR|oneShotInst[4].U|delay~q ;
wire \PW_WR|oneShotInst[4].U|always0~0_combout ;
wire \PW_WR|oneShotInst[4].U|oneshot_out~q ;
wire \PW_WR|PW|Equal0~1_combout ;
wire \SW[3]~input_o ;
wire \PW_WR|oneShotInst[3].U|delay~feeder_combout ;
wire \PW_WR|oneShotInst[3].U|delay~q ;
wire \PW_WR|oneShotInst[3].U|always0~0_combout ;
wire \PW_WR|oneShotInst[3].U|oneshot_out~q ;
wire \SW[2]~input_o ;
wire \PW_WR|oneShotInst[2].U|delay~feeder_combout ;
wire \PW_WR|oneShotInst[2].U|delay~q ;
wire \PW_WR|oneShotInst[2].U|always0~0_combout ;
wire \PW_WR|oneShotInst[2].U|oneshot_out~q ;
wire \SW[0]~input_o ;
wire \PW_WR|oneShotInst[0].U|delay~feeder_combout ;
wire \PW_WR|oneShotInst[0].U|delay~q ;
wire \PW_WR|oneShotInst[0].U|always0~0_combout ;
wire \PW_WR|oneShotInst[0].U|oneshot_out~q ;
wire \SW[1]~input_o ;
wire \PW_WR|oneShotInst[1].U|delay~feeder_combout ;
wire \PW_WR|oneShotInst[1].U|delay~q ;
wire \PW_WR|oneShotInst[1].U|always0~0_combout ;
wire \PW_WR|oneShotInst[1].U|oneshot_out~q ;
wire \PW_WR|PW|Equal0~0_combout ;
wire \PW_WR|PW|Equal0~2_combout ;
wire \PW_WR|PW|Selector5~2_combout ;
wire \PW_WR|PW|current_state.ERROR~q ;
wire \PW_WR|PW|d0~0_combout ;
wire \PW_WR|PW|current_state.IDLE~0_combout ;
wire \PW_WR|PW|current_state.IDLE~q ;
wire \PW_WR|PW|Selector1~0_combout ;
wire \PW_WR|PW|current_state.N1~q ;
wire \PW_WR|PW|Selector2~0_combout ;
wire \PW_WR|PW|current_state.N2~q ;
wire \PW_WR|PW|Selector3~0_combout ;
wire \PW_WR|PW|current_state.N3~q ;
wire \PW_WR|PW|Selector4~0_combout ;
wire \PW_WR|PW|current_state.N4~q ;
wire \PW_WR|PW|d1~0_combout ;
wire \PW_WR|PW|WideOr6~0_combout ;
wire \PW_WR|PW|WideOr5~0_combout ;
wire \PW_WR|PW|WideOr5~combout ;
wire [9:0] \PW_WR|PW|states ;
wire [21:0] \PW_WR|CLKDIVIDER|count ;


hard_block auto_generated_inst(
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

// Location: LCCOMB_X44_Y51_N24
fiftyfivenm_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):
// \~QUARTUS_CREATED_GND~I_combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.cout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 16'h0000;
defparam \~QUARTUS_CREATED_GND~I .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOOBUF_X58_Y54_N16
fiftyfivenm_io_obuf \HEX0[0]~output (
	.i(!\PW_WR|PW|current_state.N4~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[0]~output .bus_hold = "false";
defparam \HEX0[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y54_N9
fiftyfivenm_io_obuf \HEX0[1]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[1]~output .bus_hold = "false";
defparam \HEX0[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y54_N2
fiftyfivenm_io_obuf \HEX0[2]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[2]~output .bus_hold = "false";
defparam \HEX0[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y54_N30
fiftyfivenm_io_obuf \HEX0[3]~output (
	.i(!\PW_WR|PW|current_state.N4~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[3]~output .bus_hold = "false";
defparam \HEX0[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y54_N2
fiftyfivenm_io_obuf \HEX0[4]~output (
	.i(!\PW_WR|PW|d0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[4]~output .bus_hold = "false";
defparam \HEX0[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y54_N16
fiftyfivenm_io_obuf \HEX0[5]~output (
	.i(!\PW_WR|PW|current_state.N4~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[5]~output .bus_hold = "false";
defparam \HEX0[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y54_N23
fiftyfivenm_io_obuf \HEX0[6]~output (
	.i(!\PW_WR|PW|d0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[6]~output .bus_hold = "false";
defparam \HEX0[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y54_N23
fiftyfivenm_io_obuf \HEX1[0]~output (
	.i(!\PW_WR|PW|current_state.N4~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[0]~output .bus_hold = "false";
defparam \HEX1[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y49_N9
fiftyfivenm_io_obuf \HEX1[1]~output (
	.i(!\PW_WR|PW|current_state.N4~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[1]~output .bus_hold = "false";
defparam \HEX1[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y49_N2
fiftyfivenm_io_obuf \HEX1[2]~output (
	.i(!\PW_WR|PW|d0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[2]~output .bus_hold = "false";
defparam \HEX1[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y54_N9
fiftyfivenm_io_obuf \HEX1[3]~output (
	.i(!\PW_WR|PW|current_state.ERROR~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[3]~output .bus_hold = "false";
defparam \HEX1[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X64_Y54_N2
fiftyfivenm_io_obuf \HEX1[4]~output (
	.i(!\PW_WR|PW|d0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[4]~output .bus_hold = "false";
defparam \HEX1[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y54_N30
fiftyfivenm_io_obuf \HEX1[5]~output (
	.i(!\PW_WR|PW|current_state.N4~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[5]~output .bus_hold = "false";
defparam \HEX1[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y54_N30
fiftyfivenm_io_obuf \HEX1[6]~output (
	.i(!\PW_WR|PW|d1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[6]~output .bus_hold = "false";
defparam \HEX1[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y44_N9
fiftyfivenm_io_obuf \HEX2[0]~output (
	.i(!\PW_WR|PW|current_state.N4~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[0]~output .bus_hold = "false";
defparam \HEX2[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y54_N2
fiftyfivenm_io_obuf \HEX2[1]~output (
	.i(!\PW_WR|PW|current_state.N4~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[1]~output .bus_hold = "false";
defparam \HEX2[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y54_N16
fiftyfivenm_io_obuf \HEX2[2]~output (
	.i(!\PW_WR|PW|current_state.N4~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[2]~output .bus_hold = "false";
defparam \HEX2[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y44_N2
fiftyfivenm_io_obuf \HEX2[3]~output (
	.i(!\PW_WR|PW|current_state.N4~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[3]~output .bus_hold = "false";
defparam \HEX2[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y43_N2
fiftyfivenm_io_obuf \HEX2[4]~output (
	.i(!\PW_WR|PW|d0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[4]~output .bus_hold = "false";
defparam \HEX2[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y35_N2
fiftyfivenm_io_obuf \HEX2[5]~output (
	.i(!\PW_WR|PW|current_state.N4~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[5]~output .bus_hold = "false";
defparam \HEX2[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y43_N9
fiftyfivenm_io_obuf \HEX2[6]~output (
	.i(\PW_WR|PW|WideOr6~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[6]~output .bus_hold = "false";
defparam \HEX2[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y35_N23
fiftyfivenm_io_obuf \HEX3[0]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[0]~output .bus_hold = "false";
defparam \HEX3[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y33_N9
fiftyfivenm_io_obuf \HEX3[1]~output (
	.i(!\PW_WR|PW|current_state.N4~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[1]~output .bus_hold = "false";
defparam \HEX3[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y33_N2
fiftyfivenm_io_obuf \HEX3[2]~output (
	.i(!\PW_WR|PW|current_state.N4~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[2]~output .bus_hold = "false";
defparam \HEX3[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y54_N9
fiftyfivenm_io_obuf \HEX3[3]~output (
	.i(!\PW_WR|PW|current_state.N4~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[3]~output .bus_hold = "false";
defparam \HEX3[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y41_N9
fiftyfivenm_io_obuf \HEX3[4]~output (
	.i(!\PW_WR|PW|d0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[4]~output .bus_hold = "false";
defparam \HEX3[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y41_N2
fiftyfivenm_io_obuf \HEX3[5]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[5]~output .bus_hold = "false";
defparam \HEX3[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y43_N16
fiftyfivenm_io_obuf \HEX3[6]~output (
	.i(!\PW_WR|PW|current_state.IDLE~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[6]~output .bus_hold = "false";
defparam \HEX3[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y40_N16
fiftyfivenm_io_obuf \HEX4[0]~output (
	.i(!\PW_WR|PW|current_state.ERROR~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX4[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX4[0]~output .bus_hold = "false";
defparam \HEX4[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y40_N2
fiftyfivenm_io_obuf \HEX4[1]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX4[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX4[1]~output .bus_hold = "false";
defparam \HEX4[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y40_N23
fiftyfivenm_io_obuf \HEX4[2]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX4[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX4[2]~output .bus_hold = "false";
defparam \HEX4[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y42_N16
fiftyfivenm_io_obuf \HEX4[3]~output (
	.i(!\PW_WR|PW|current_state.ERROR~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX4[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX4[3]~output .bus_hold = "false";
defparam \HEX4[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y45_N23
fiftyfivenm_io_obuf \HEX4[4]~output (
	.i(!\PW_WR|PW|current_state.ERROR~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX4[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX4[4]~output .bus_hold = "false";
defparam \HEX4[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y40_N9
fiftyfivenm_io_obuf \HEX4[5]~output (
	.i(!\PW_WR|PW|current_state.ERROR~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX4[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX4[5]~output .bus_hold = "false";
defparam \HEX4[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y35_N16
fiftyfivenm_io_obuf \HEX4[6]~output (
	.i(!\PW_WR|PW|current_state.ERROR~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX4[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX4[6]~output .bus_hold = "false";
defparam \HEX4[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y54_N2
fiftyfivenm_io_obuf \LEDR[0]~output (
	.i(!\PW_WR|PW|current_state.ERROR~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[0]~output .bus_hold = "false";
defparam \LEDR[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y54_N23
fiftyfivenm_io_obuf \LEDR[1]~output (
	.i(\PW_WR|PW|WideOr5~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[1]~output .bus_hold = "false";
defparam \LEDR[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y54_N16
fiftyfivenm_io_obuf \LEDR[2]~output (
	.i(!\PW_WR|PW|WideOr5~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[2]~output .bus_hold = "false";
defparam \LEDR[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y54_N9
fiftyfivenm_io_obuf \LEDR[3]~output (
	.i(\PW_WR|PW|states [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[3]~output .bus_hold = "false";
defparam \LEDR[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y54_N30
fiftyfivenm_io_obuf \LEDR[4]~output (
	.i(\PW_WR|PW|current_state.N4~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[4]~output .bus_hold = "false";
defparam \LEDR[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y54_N23
fiftyfivenm_io_obuf \LEDR[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[5]~output .bus_hold = "false";
defparam \LEDR[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y54_N23
fiftyfivenm_io_obuf \LEDR[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[6]~output .bus_hold = "false";
defparam \LEDR[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y54_N9
fiftyfivenm_io_obuf \LEDR[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[7]~output .bus_hold = "false";
defparam \LEDR[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y54_N9
fiftyfivenm_io_obuf \LEDR[8]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[8]~output .bus_hold = "false";
defparam \LEDR[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y54_N9
fiftyfivenm_io_obuf \LEDR[9]~output (
	.i(\PW_WR|PW|current_state.ERROR~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[9]~output .bus_hold = "false";
defparam \LEDR[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N29
fiftyfivenm_io_ibuf \MAX10_CLK1_50~input (
	.i(MAX10_CLK1_50),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\MAX10_CLK1_50~input_o ));
// synopsys translate_off
defparam \MAX10_CLK1_50~input .bus_hold = "false";
defparam \MAX10_CLK1_50~input .listen_to_nsleep_signal = "false";
defparam \MAX10_CLK1_50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G19
fiftyfivenm_clkctrl \MAX10_CLK1_50~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\MAX10_CLK1_50~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\MAX10_CLK1_50~inputclkctrl_outclk ));
// synopsys translate_off
defparam \MAX10_CLK1_50~inputclkctrl .clock_type = "global clock";
defparam \MAX10_CLK1_50~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X50_Y53_N10
fiftyfivenm_lcell_comb \PW_WR|CLKDIVIDER|Add0~0 (
// Equation(s):
// \PW_WR|CLKDIVIDER|Add0~0_combout  = \PW_WR|CLKDIVIDER|count [0] $ (VCC)
// \PW_WR|CLKDIVIDER|Add0~1  = CARRY(\PW_WR|CLKDIVIDER|count [0])

	.dataa(gnd),
	.datab(\PW_WR|CLKDIVIDER|count [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\PW_WR|CLKDIVIDER|Add0~0_combout ),
	.cout(\PW_WR|CLKDIVIDER|Add0~1 ));
// synopsys translate_off
defparam \PW_WR|CLKDIVIDER|Add0~0 .lut_mask = 16'h33CC;
defparam \PW_WR|CLKDIVIDER|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y53_N4
fiftyfivenm_lcell_comb \PW_WR|CLKDIVIDER|count~8 (
// Equation(s):
// \PW_WR|CLKDIVIDER|count~8_combout  = (\PW_WR|CLKDIVIDER|Add0~0_combout  & !\PW_WR|CLKDIVIDER|Equal0~6_combout )

	.dataa(\PW_WR|CLKDIVIDER|Add0~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\PW_WR|CLKDIVIDER|Equal0~6_combout ),
	.cin(gnd),
	.combout(\PW_WR|CLKDIVIDER|count~8_combout ),
	.cout());
// synopsys translate_off
defparam \PW_WR|CLKDIVIDER|count~8 .lut_mask = 16'h00AA;
defparam \PW_WR|CLKDIVIDER|count~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X46_Y54_N29
fiftyfivenm_io_ibuf \KEY[0]~input (
	.i(KEY[0]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\KEY[0]~input_o ));
// synopsys translate_off
defparam \KEY[0]~input .bus_hold = "false";
defparam \KEY[0]~input .listen_to_nsleep_signal = "false";
defparam \KEY[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X50_Y53_N5
dffeas \PW_WR|CLKDIVIDER|count[0] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\PW_WR|CLKDIVIDER|count~8_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PW_WR|CLKDIVIDER|count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \PW_WR|CLKDIVIDER|count[0] .is_wysiwyg = "true";
defparam \PW_WR|CLKDIVIDER|count[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y53_N12
fiftyfivenm_lcell_comb \PW_WR|CLKDIVIDER|Add0~2 (
// Equation(s):
// \PW_WR|CLKDIVIDER|Add0~2_combout  = (\PW_WR|CLKDIVIDER|count [1] & (!\PW_WR|CLKDIVIDER|Add0~1 )) # (!\PW_WR|CLKDIVIDER|count [1] & ((\PW_WR|CLKDIVIDER|Add0~1 ) # (GND)))
// \PW_WR|CLKDIVIDER|Add0~3  = CARRY((!\PW_WR|CLKDIVIDER|Add0~1 ) # (!\PW_WR|CLKDIVIDER|count [1]))

	.dataa(\PW_WR|CLKDIVIDER|count [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\PW_WR|CLKDIVIDER|Add0~1 ),
	.combout(\PW_WR|CLKDIVIDER|Add0~2_combout ),
	.cout(\PW_WR|CLKDIVIDER|Add0~3 ));
// synopsys translate_off
defparam \PW_WR|CLKDIVIDER|Add0~2 .lut_mask = 16'h5A5F;
defparam \PW_WR|CLKDIVIDER|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X50_Y53_N13
dffeas \PW_WR|CLKDIVIDER|count[1] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\PW_WR|CLKDIVIDER|Add0~2_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PW_WR|CLKDIVIDER|count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \PW_WR|CLKDIVIDER|count[1] .is_wysiwyg = "true";
defparam \PW_WR|CLKDIVIDER|count[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y53_N14
fiftyfivenm_lcell_comb \PW_WR|CLKDIVIDER|Add0~4 (
// Equation(s):
// \PW_WR|CLKDIVIDER|Add0~4_combout  = (\PW_WR|CLKDIVIDER|count [2] & (\PW_WR|CLKDIVIDER|Add0~3  $ (GND))) # (!\PW_WR|CLKDIVIDER|count [2] & (!\PW_WR|CLKDIVIDER|Add0~3  & VCC))
// \PW_WR|CLKDIVIDER|Add0~5  = CARRY((\PW_WR|CLKDIVIDER|count [2] & !\PW_WR|CLKDIVIDER|Add0~3 ))

	.dataa(gnd),
	.datab(\PW_WR|CLKDIVIDER|count [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\PW_WR|CLKDIVIDER|Add0~3 ),
	.combout(\PW_WR|CLKDIVIDER|Add0~4_combout ),
	.cout(\PW_WR|CLKDIVIDER|Add0~5 ));
// synopsys translate_off
defparam \PW_WR|CLKDIVIDER|Add0~4 .lut_mask = 16'hC30C;
defparam \PW_WR|CLKDIVIDER|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X50_Y53_N15
dffeas \PW_WR|CLKDIVIDER|count[2] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\PW_WR|CLKDIVIDER|Add0~4_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PW_WR|CLKDIVIDER|count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \PW_WR|CLKDIVIDER|count[2] .is_wysiwyg = "true";
defparam \PW_WR|CLKDIVIDER|count[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y53_N16
fiftyfivenm_lcell_comb \PW_WR|CLKDIVIDER|Add0~6 (
// Equation(s):
// \PW_WR|CLKDIVIDER|Add0~6_combout  = (\PW_WR|CLKDIVIDER|count [3] & (!\PW_WR|CLKDIVIDER|Add0~5 )) # (!\PW_WR|CLKDIVIDER|count [3] & ((\PW_WR|CLKDIVIDER|Add0~5 ) # (GND)))
// \PW_WR|CLKDIVIDER|Add0~7  = CARRY((!\PW_WR|CLKDIVIDER|Add0~5 ) # (!\PW_WR|CLKDIVIDER|count [3]))

	.dataa(gnd),
	.datab(\PW_WR|CLKDIVIDER|count [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\PW_WR|CLKDIVIDER|Add0~5 ),
	.combout(\PW_WR|CLKDIVIDER|Add0~6_combout ),
	.cout(\PW_WR|CLKDIVIDER|Add0~7 ));
// synopsys translate_off
defparam \PW_WR|CLKDIVIDER|Add0~6 .lut_mask = 16'h3C3F;
defparam \PW_WR|CLKDIVIDER|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X50_Y53_N17
dffeas \PW_WR|CLKDIVIDER|count[3] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\PW_WR|CLKDIVIDER|Add0~6_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PW_WR|CLKDIVIDER|count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \PW_WR|CLKDIVIDER|count[3] .is_wysiwyg = "true";
defparam \PW_WR|CLKDIVIDER|count[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y53_N18
fiftyfivenm_lcell_comb \PW_WR|CLKDIVIDER|Add0~8 (
// Equation(s):
// \PW_WR|CLKDIVIDER|Add0~8_combout  = (\PW_WR|CLKDIVIDER|count [4] & (\PW_WR|CLKDIVIDER|Add0~7  $ (GND))) # (!\PW_WR|CLKDIVIDER|count [4] & (!\PW_WR|CLKDIVIDER|Add0~7  & VCC))
// \PW_WR|CLKDIVIDER|Add0~9  = CARRY((\PW_WR|CLKDIVIDER|count [4] & !\PW_WR|CLKDIVIDER|Add0~7 ))

	.dataa(gnd),
	.datab(\PW_WR|CLKDIVIDER|count [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\PW_WR|CLKDIVIDER|Add0~7 ),
	.combout(\PW_WR|CLKDIVIDER|Add0~8_combout ),
	.cout(\PW_WR|CLKDIVIDER|Add0~9 ));
// synopsys translate_off
defparam \PW_WR|CLKDIVIDER|Add0~8 .lut_mask = 16'hC30C;
defparam \PW_WR|CLKDIVIDER|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X50_Y53_N19
dffeas \PW_WR|CLKDIVIDER|count[4] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\PW_WR|CLKDIVIDER|Add0~8_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PW_WR|CLKDIVIDER|count [4]),
	.prn(vcc));
// synopsys translate_off
defparam \PW_WR|CLKDIVIDER|count[4] .is_wysiwyg = "true";
defparam \PW_WR|CLKDIVIDER|count[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y53_N20
fiftyfivenm_lcell_comb \PW_WR|CLKDIVIDER|Add0~10 (
// Equation(s):
// \PW_WR|CLKDIVIDER|Add0~10_combout  = (\PW_WR|CLKDIVIDER|count [5] & (!\PW_WR|CLKDIVIDER|Add0~9 )) # (!\PW_WR|CLKDIVIDER|count [5] & ((\PW_WR|CLKDIVIDER|Add0~9 ) # (GND)))
// \PW_WR|CLKDIVIDER|Add0~11  = CARRY((!\PW_WR|CLKDIVIDER|Add0~9 ) # (!\PW_WR|CLKDIVIDER|count [5]))

	.dataa(gnd),
	.datab(\PW_WR|CLKDIVIDER|count [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\PW_WR|CLKDIVIDER|Add0~9 ),
	.combout(\PW_WR|CLKDIVIDER|Add0~10_combout ),
	.cout(\PW_WR|CLKDIVIDER|Add0~11 ));
// synopsys translate_off
defparam \PW_WR|CLKDIVIDER|Add0~10 .lut_mask = 16'h3C3F;
defparam \PW_WR|CLKDIVIDER|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y53_N8
fiftyfivenm_lcell_comb \PW_WR|CLKDIVIDER|count~7 (
// Equation(s):
// \PW_WR|CLKDIVIDER|count~7_combout  = (\PW_WR|CLKDIVIDER|Add0~10_combout  & !\PW_WR|CLKDIVIDER|Equal0~6_combout )

	.dataa(gnd),
	.datab(\PW_WR|CLKDIVIDER|Add0~10_combout ),
	.datac(gnd),
	.datad(\PW_WR|CLKDIVIDER|Equal0~6_combout ),
	.cin(gnd),
	.combout(\PW_WR|CLKDIVIDER|count~7_combout ),
	.cout());
// synopsys translate_off
defparam \PW_WR|CLKDIVIDER|count~7 .lut_mask = 16'h00CC;
defparam \PW_WR|CLKDIVIDER|count~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y53_N9
dffeas \PW_WR|CLKDIVIDER|count[5] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\PW_WR|CLKDIVIDER|count~7_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PW_WR|CLKDIVIDER|count [5]),
	.prn(vcc));
// synopsys translate_off
defparam \PW_WR|CLKDIVIDER|count[5] .is_wysiwyg = "true";
defparam \PW_WR|CLKDIVIDER|count[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y53_N2
fiftyfivenm_lcell_comb \PW_WR|CLKDIVIDER|Equal0~5 (
// Equation(s):
// \PW_WR|CLKDIVIDER|Equal0~5_combout  = (\PW_WR|CLKDIVIDER|count [5] & (!\PW_WR|CLKDIVIDER|count [3] & (!\PW_WR|CLKDIVIDER|count [4] & !\PW_WR|CLKDIVIDER|count [2])))

	.dataa(\PW_WR|CLKDIVIDER|count [5]),
	.datab(\PW_WR|CLKDIVIDER|count [3]),
	.datac(\PW_WR|CLKDIVIDER|count [4]),
	.datad(\PW_WR|CLKDIVIDER|count [2]),
	.cin(gnd),
	.combout(\PW_WR|CLKDIVIDER|Equal0~5_combout ),
	.cout());
// synopsys translate_off
defparam \PW_WR|CLKDIVIDER|Equal0~5 .lut_mask = 16'h0002;
defparam \PW_WR|CLKDIVIDER|Equal0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y53_N22
fiftyfivenm_lcell_comb \PW_WR|CLKDIVIDER|Add0~12 (
// Equation(s):
// \PW_WR|CLKDIVIDER|Add0~12_combout  = (\PW_WR|CLKDIVIDER|count [6] & (\PW_WR|CLKDIVIDER|Add0~11  $ (GND))) # (!\PW_WR|CLKDIVIDER|count [6] & (!\PW_WR|CLKDIVIDER|Add0~11  & VCC))
// \PW_WR|CLKDIVIDER|Add0~13  = CARRY((\PW_WR|CLKDIVIDER|count [6] & !\PW_WR|CLKDIVIDER|Add0~11 ))

	.dataa(\PW_WR|CLKDIVIDER|count [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\PW_WR|CLKDIVIDER|Add0~11 ),
	.combout(\PW_WR|CLKDIVIDER|Add0~12_combout ),
	.cout(\PW_WR|CLKDIVIDER|Add0~13 ));
// synopsys translate_off
defparam \PW_WR|CLKDIVIDER|Add0~12 .lut_mask = 16'hA50A;
defparam \PW_WR|CLKDIVIDER|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X50_Y53_N23
dffeas \PW_WR|CLKDIVIDER|count[6] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\PW_WR|CLKDIVIDER|Add0~12_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PW_WR|CLKDIVIDER|count [6]),
	.prn(vcc));
// synopsys translate_off
defparam \PW_WR|CLKDIVIDER|count[6] .is_wysiwyg = "true";
defparam \PW_WR|CLKDIVIDER|count[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y53_N24
fiftyfivenm_lcell_comb \PW_WR|CLKDIVIDER|Add0~14 (
// Equation(s):
// \PW_WR|CLKDIVIDER|Add0~14_combout  = (\PW_WR|CLKDIVIDER|count [7] & (!\PW_WR|CLKDIVIDER|Add0~13 )) # (!\PW_WR|CLKDIVIDER|count [7] & ((\PW_WR|CLKDIVIDER|Add0~13 ) # (GND)))
// \PW_WR|CLKDIVIDER|Add0~15  = CARRY((!\PW_WR|CLKDIVIDER|Add0~13 ) # (!\PW_WR|CLKDIVIDER|count [7]))

	.dataa(\PW_WR|CLKDIVIDER|count [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\PW_WR|CLKDIVIDER|Add0~13 ),
	.combout(\PW_WR|CLKDIVIDER|Add0~14_combout ),
	.cout(\PW_WR|CLKDIVIDER|Add0~15 ));
// synopsys translate_off
defparam \PW_WR|CLKDIVIDER|Add0~14 .lut_mask = 16'h5A5F;
defparam \PW_WR|CLKDIVIDER|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y53_N6
fiftyfivenm_lcell_comb \PW_WR|CLKDIVIDER|count~6 (
// Equation(s):
// \PW_WR|CLKDIVIDER|count~6_combout  = (\PW_WR|CLKDIVIDER|Add0~14_combout  & !\PW_WR|CLKDIVIDER|Equal0~6_combout )

	.dataa(gnd),
	.datab(\PW_WR|CLKDIVIDER|Add0~14_combout ),
	.datac(gnd),
	.datad(\PW_WR|CLKDIVIDER|Equal0~6_combout ),
	.cin(gnd),
	.combout(\PW_WR|CLKDIVIDER|count~6_combout ),
	.cout());
// synopsys translate_off
defparam \PW_WR|CLKDIVIDER|count~6 .lut_mask = 16'h00CC;
defparam \PW_WR|CLKDIVIDER|count~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y53_N7
dffeas \PW_WR|CLKDIVIDER|count[7] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\PW_WR|CLKDIVIDER|count~6_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PW_WR|CLKDIVIDER|count [7]),
	.prn(vcc));
// synopsys translate_off
defparam \PW_WR|CLKDIVIDER|count[7] .is_wysiwyg = "true";
defparam \PW_WR|CLKDIVIDER|count[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y53_N26
fiftyfivenm_lcell_comb \PW_WR|CLKDIVIDER|Add0~16 (
// Equation(s):
// \PW_WR|CLKDIVIDER|Add0~16_combout  = (\PW_WR|CLKDIVIDER|count [8] & (\PW_WR|CLKDIVIDER|Add0~15  $ (GND))) # (!\PW_WR|CLKDIVIDER|count [8] & (!\PW_WR|CLKDIVIDER|Add0~15  & VCC))
// \PW_WR|CLKDIVIDER|Add0~17  = CARRY((\PW_WR|CLKDIVIDER|count [8] & !\PW_WR|CLKDIVIDER|Add0~15 ))

	.dataa(\PW_WR|CLKDIVIDER|count [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\PW_WR|CLKDIVIDER|Add0~15 ),
	.combout(\PW_WR|CLKDIVIDER|Add0~16_combout ),
	.cout(\PW_WR|CLKDIVIDER|Add0~17 ));
// synopsys translate_off
defparam \PW_WR|CLKDIVIDER|Add0~16 .lut_mask = 16'hA50A;
defparam \PW_WR|CLKDIVIDER|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y53_N14
fiftyfivenm_lcell_comb \PW_WR|CLKDIVIDER|count~5 (
// Equation(s):
// \PW_WR|CLKDIVIDER|count~5_combout  = (!\PW_WR|CLKDIVIDER|Equal0~6_combout  & \PW_WR|CLKDIVIDER|Add0~16_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\PW_WR|CLKDIVIDER|Equal0~6_combout ),
	.datad(\PW_WR|CLKDIVIDER|Add0~16_combout ),
	.cin(gnd),
	.combout(\PW_WR|CLKDIVIDER|count~5_combout ),
	.cout());
// synopsys translate_off
defparam \PW_WR|CLKDIVIDER|count~5 .lut_mask = 16'h0F00;
defparam \PW_WR|CLKDIVIDER|count~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y53_N15
dffeas \PW_WR|CLKDIVIDER|count[8] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\PW_WR|CLKDIVIDER|count~5_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PW_WR|CLKDIVIDER|count [8]),
	.prn(vcc));
// synopsys translate_off
defparam \PW_WR|CLKDIVIDER|count[8] .is_wysiwyg = "true";
defparam \PW_WR|CLKDIVIDER|count[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y53_N28
fiftyfivenm_lcell_comb \PW_WR|CLKDIVIDER|Add0~18 (
// Equation(s):
// \PW_WR|CLKDIVIDER|Add0~18_combout  = (\PW_WR|CLKDIVIDER|count [9] & (!\PW_WR|CLKDIVIDER|Add0~17 )) # (!\PW_WR|CLKDIVIDER|count [9] & ((\PW_WR|CLKDIVIDER|Add0~17 ) # (GND)))
// \PW_WR|CLKDIVIDER|Add0~19  = CARRY((!\PW_WR|CLKDIVIDER|Add0~17 ) # (!\PW_WR|CLKDIVIDER|count [9]))

	.dataa(gnd),
	.datab(\PW_WR|CLKDIVIDER|count [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\PW_WR|CLKDIVIDER|Add0~17 ),
	.combout(\PW_WR|CLKDIVIDER|Add0~18_combout ),
	.cout(\PW_WR|CLKDIVIDER|Add0~19 ));
// synopsys translate_off
defparam \PW_WR|CLKDIVIDER|Add0~18 .lut_mask = 16'h3C3F;
defparam \PW_WR|CLKDIVIDER|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X50_Y53_N29
dffeas \PW_WR|CLKDIVIDER|count[9] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\PW_WR|CLKDIVIDER|Add0~18_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PW_WR|CLKDIVIDER|count [9]),
	.prn(vcc));
// synopsys translate_off
defparam \PW_WR|CLKDIVIDER|count[9] .is_wysiwyg = "true";
defparam \PW_WR|CLKDIVIDER|count[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y53_N30
fiftyfivenm_lcell_comb \PW_WR|CLKDIVIDER|Add0~20 (
// Equation(s):
// \PW_WR|CLKDIVIDER|Add0~20_combout  = (\PW_WR|CLKDIVIDER|count [10] & (\PW_WR|CLKDIVIDER|Add0~19  $ (GND))) # (!\PW_WR|CLKDIVIDER|count [10] & (!\PW_WR|CLKDIVIDER|Add0~19  & VCC))
// \PW_WR|CLKDIVIDER|Add0~21  = CARRY((\PW_WR|CLKDIVIDER|count [10] & !\PW_WR|CLKDIVIDER|Add0~19 ))

	.dataa(gnd),
	.datab(\PW_WR|CLKDIVIDER|count [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\PW_WR|CLKDIVIDER|Add0~19 ),
	.combout(\PW_WR|CLKDIVIDER|Add0~20_combout ),
	.cout(\PW_WR|CLKDIVIDER|Add0~21 ));
// synopsys translate_off
defparam \PW_WR|CLKDIVIDER|Add0~20 .lut_mask = 16'hC30C;
defparam \PW_WR|CLKDIVIDER|Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y53_N0
fiftyfivenm_lcell_comb \PW_WR|CLKDIVIDER|count~4 (
// Equation(s):
// \PW_WR|CLKDIVIDER|count~4_combout  = (\PW_WR|CLKDIVIDER|Add0~20_combout  & !\PW_WR|CLKDIVIDER|Equal0~6_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\PW_WR|CLKDIVIDER|Add0~20_combout ),
	.datad(\PW_WR|CLKDIVIDER|Equal0~6_combout ),
	.cin(gnd),
	.combout(\PW_WR|CLKDIVIDER|count~4_combout ),
	.cout());
// synopsys translate_off
defparam \PW_WR|CLKDIVIDER|count~4 .lut_mask = 16'h00F0;
defparam \PW_WR|CLKDIVIDER|count~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y53_N1
dffeas \PW_WR|CLKDIVIDER|count[10] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\PW_WR|CLKDIVIDER|count~4_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PW_WR|CLKDIVIDER|count [10]),
	.prn(vcc));
// synopsys translate_off
defparam \PW_WR|CLKDIVIDER|count[10] .is_wysiwyg = "true";
defparam \PW_WR|CLKDIVIDER|count[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y52_N0
fiftyfivenm_lcell_comb \PW_WR|CLKDIVIDER|Add0~22 (
// Equation(s):
// \PW_WR|CLKDIVIDER|Add0~22_combout  = (\PW_WR|CLKDIVIDER|count [11] & (!\PW_WR|CLKDIVIDER|Add0~21 )) # (!\PW_WR|CLKDIVIDER|count [11] & ((\PW_WR|CLKDIVIDER|Add0~21 ) # (GND)))
// \PW_WR|CLKDIVIDER|Add0~23  = CARRY((!\PW_WR|CLKDIVIDER|Add0~21 ) # (!\PW_WR|CLKDIVIDER|count [11]))

	.dataa(gnd),
	.datab(\PW_WR|CLKDIVIDER|count [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\PW_WR|CLKDIVIDER|Add0~21 ),
	.combout(\PW_WR|CLKDIVIDER|Add0~22_combout ),
	.cout(\PW_WR|CLKDIVIDER|Add0~23 ));
// synopsys translate_off
defparam \PW_WR|CLKDIVIDER|Add0~22 .lut_mask = 16'h3C3F;
defparam \PW_WR|CLKDIVIDER|Add0~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X50_Y52_N1
dffeas \PW_WR|CLKDIVIDER|count[11] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\PW_WR|CLKDIVIDER|Add0~22_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PW_WR|CLKDIVIDER|count [11]),
	.prn(vcc));
// synopsys translate_off
defparam \PW_WR|CLKDIVIDER|count[11] .is_wysiwyg = "true";
defparam \PW_WR|CLKDIVIDER|count[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y52_N2
fiftyfivenm_lcell_comb \PW_WR|CLKDIVIDER|Add0~24 (
// Equation(s):
// \PW_WR|CLKDIVIDER|Add0~24_combout  = (\PW_WR|CLKDIVIDER|count [12] & (\PW_WR|CLKDIVIDER|Add0~23  $ (GND))) # (!\PW_WR|CLKDIVIDER|count [12] & (!\PW_WR|CLKDIVIDER|Add0~23  & VCC))
// \PW_WR|CLKDIVIDER|Add0~25  = CARRY((\PW_WR|CLKDIVIDER|count [12] & !\PW_WR|CLKDIVIDER|Add0~23 ))

	.dataa(gnd),
	.datab(\PW_WR|CLKDIVIDER|count [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\PW_WR|CLKDIVIDER|Add0~23 ),
	.combout(\PW_WR|CLKDIVIDER|Add0~24_combout ),
	.cout(\PW_WR|CLKDIVIDER|Add0~25 ));
// synopsys translate_off
defparam \PW_WR|CLKDIVIDER|Add0~24 .lut_mask = 16'hC30C;
defparam \PW_WR|CLKDIVIDER|Add0~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X50_Y52_N3
dffeas \PW_WR|CLKDIVIDER|count[12] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\PW_WR|CLKDIVIDER|Add0~24_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PW_WR|CLKDIVIDER|count [12]),
	.prn(vcc));
// synopsys translate_off
defparam \PW_WR|CLKDIVIDER|count[12] .is_wysiwyg = "true";
defparam \PW_WR|CLKDIVIDER|count[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y52_N4
fiftyfivenm_lcell_comb \PW_WR|CLKDIVIDER|Add0~26 (
// Equation(s):
// \PW_WR|CLKDIVIDER|Add0~26_combout  = (\PW_WR|CLKDIVIDER|count [13] & (!\PW_WR|CLKDIVIDER|Add0~25 )) # (!\PW_WR|CLKDIVIDER|count [13] & ((\PW_WR|CLKDIVIDER|Add0~25 ) # (GND)))
// \PW_WR|CLKDIVIDER|Add0~27  = CARRY((!\PW_WR|CLKDIVIDER|Add0~25 ) # (!\PW_WR|CLKDIVIDER|count [13]))

	.dataa(\PW_WR|CLKDIVIDER|count [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\PW_WR|CLKDIVIDER|Add0~25 ),
	.combout(\PW_WR|CLKDIVIDER|Add0~26_combout ),
	.cout(\PW_WR|CLKDIVIDER|Add0~27 ));
// synopsys translate_off
defparam \PW_WR|CLKDIVIDER|Add0~26 .lut_mask = 16'h5A5F;
defparam \PW_WR|CLKDIVIDER|Add0~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y52_N26
fiftyfivenm_lcell_comb \PW_WR|CLKDIVIDER|count~3 (
// Equation(s):
// \PW_WR|CLKDIVIDER|count~3_combout  = (!\PW_WR|CLKDIVIDER|Equal0~6_combout  & \PW_WR|CLKDIVIDER|Add0~26_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\PW_WR|CLKDIVIDER|Equal0~6_combout ),
	.datad(\PW_WR|CLKDIVIDER|Add0~26_combout ),
	.cin(gnd),
	.combout(\PW_WR|CLKDIVIDER|count~3_combout ),
	.cout());
// synopsys translate_off
defparam \PW_WR|CLKDIVIDER|count~3 .lut_mask = 16'h0F00;
defparam \PW_WR|CLKDIVIDER|count~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y52_N27
dffeas \PW_WR|CLKDIVIDER|count[13] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\PW_WR|CLKDIVIDER|count~3_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PW_WR|CLKDIVIDER|count [13]),
	.prn(vcc));
// synopsys translate_off
defparam \PW_WR|CLKDIVIDER|count[13] .is_wysiwyg = "true";
defparam \PW_WR|CLKDIVIDER|count[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y52_N6
fiftyfivenm_lcell_comb \PW_WR|CLKDIVIDER|Add0~28 (
// Equation(s):
// \PW_WR|CLKDIVIDER|Add0~28_combout  = (\PW_WR|CLKDIVIDER|count [14] & (\PW_WR|CLKDIVIDER|Add0~27  $ (GND))) # (!\PW_WR|CLKDIVIDER|count [14] & (!\PW_WR|CLKDIVIDER|Add0~27  & VCC))
// \PW_WR|CLKDIVIDER|Add0~29  = CARRY((\PW_WR|CLKDIVIDER|count [14] & !\PW_WR|CLKDIVIDER|Add0~27 ))

	.dataa(\PW_WR|CLKDIVIDER|count [14]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\PW_WR|CLKDIVIDER|Add0~27 ),
	.combout(\PW_WR|CLKDIVIDER|Add0~28_combout ),
	.cout(\PW_WR|CLKDIVIDER|Add0~29 ));
// synopsys translate_off
defparam \PW_WR|CLKDIVIDER|Add0~28 .lut_mask = 16'hA50A;
defparam \PW_WR|CLKDIVIDER|Add0~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X50_Y52_N7
dffeas \PW_WR|CLKDIVIDER|count[14] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\PW_WR|CLKDIVIDER|Add0~28_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PW_WR|CLKDIVIDER|count [14]),
	.prn(vcc));
// synopsys translate_off
defparam \PW_WR|CLKDIVIDER|count[14] .is_wysiwyg = "true";
defparam \PW_WR|CLKDIVIDER|count[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y52_N8
fiftyfivenm_lcell_comb \PW_WR|CLKDIVIDER|Add0~30 (
// Equation(s):
// \PW_WR|CLKDIVIDER|Add0~30_combout  = (\PW_WR|CLKDIVIDER|count [15] & (!\PW_WR|CLKDIVIDER|Add0~29 )) # (!\PW_WR|CLKDIVIDER|count [15] & ((\PW_WR|CLKDIVIDER|Add0~29 ) # (GND)))
// \PW_WR|CLKDIVIDER|Add0~31  = CARRY((!\PW_WR|CLKDIVIDER|Add0~29 ) # (!\PW_WR|CLKDIVIDER|count [15]))

	.dataa(\PW_WR|CLKDIVIDER|count [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\PW_WR|CLKDIVIDER|Add0~29 ),
	.combout(\PW_WR|CLKDIVIDER|Add0~30_combout ),
	.cout(\PW_WR|CLKDIVIDER|Add0~31 ));
// synopsys translate_off
defparam \PW_WR|CLKDIVIDER|Add0~30 .lut_mask = 16'h5A5F;
defparam \PW_WR|CLKDIVIDER|Add0~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X50_Y52_N9
dffeas \PW_WR|CLKDIVIDER|count[15] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\PW_WR|CLKDIVIDER|Add0~30_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PW_WR|CLKDIVIDER|count [15]),
	.prn(vcc));
// synopsys translate_off
defparam \PW_WR|CLKDIVIDER|count[15] .is_wysiwyg = "true";
defparam \PW_WR|CLKDIVIDER|count[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y52_N10
fiftyfivenm_lcell_comb \PW_WR|CLKDIVIDER|Add0~32 (
// Equation(s):
// \PW_WR|CLKDIVIDER|Add0~32_combout  = (\PW_WR|CLKDIVIDER|count [16] & (\PW_WR|CLKDIVIDER|Add0~31  $ (GND))) # (!\PW_WR|CLKDIVIDER|count [16] & (!\PW_WR|CLKDIVIDER|Add0~31  & VCC))
// \PW_WR|CLKDIVIDER|Add0~33  = CARRY((\PW_WR|CLKDIVIDER|count [16] & !\PW_WR|CLKDIVIDER|Add0~31 ))

	.dataa(\PW_WR|CLKDIVIDER|count [16]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\PW_WR|CLKDIVIDER|Add0~31 ),
	.combout(\PW_WR|CLKDIVIDER|Add0~32_combout ),
	.cout(\PW_WR|CLKDIVIDER|Add0~33 ));
// synopsys translate_off
defparam \PW_WR|CLKDIVIDER|Add0~32 .lut_mask = 16'hA50A;
defparam \PW_WR|CLKDIVIDER|Add0~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X50_Y52_N11
dffeas \PW_WR|CLKDIVIDER|count[16] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\PW_WR|CLKDIVIDER|Add0~32_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PW_WR|CLKDIVIDER|count [16]),
	.prn(vcc));
// synopsys translate_off
defparam \PW_WR|CLKDIVIDER|count[16] .is_wysiwyg = "true";
defparam \PW_WR|CLKDIVIDER|count[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y52_N12
fiftyfivenm_lcell_comb \PW_WR|CLKDIVIDER|Add0~34 (
// Equation(s):
// \PW_WR|CLKDIVIDER|Add0~34_combout  = (\PW_WR|CLKDIVIDER|count [17] & (!\PW_WR|CLKDIVIDER|Add0~33 )) # (!\PW_WR|CLKDIVIDER|count [17] & ((\PW_WR|CLKDIVIDER|Add0~33 ) # (GND)))
// \PW_WR|CLKDIVIDER|Add0~35  = CARRY((!\PW_WR|CLKDIVIDER|Add0~33 ) # (!\PW_WR|CLKDIVIDER|count [17]))

	.dataa(gnd),
	.datab(\PW_WR|CLKDIVIDER|count [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\PW_WR|CLKDIVIDER|Add0~33 ),
	.combout(\PW_WR|CLKDIVIDER|Add0~34_combout ),
	.cout(\PW_WR|CLKDIVIDER|Add0~35 ));
// synopsys translate_off
defparam \PW_WR|CLKDIVIDER|Add0~34 .lut_mask = 16'h3C3F;
defparam \PW_WR|CLKDIVIDER|Add0~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y52_N24
fiftyfivenm_lcell_comb \PW_WR|CLKDIVIDER|count~2 (
// Equation(s):
// \PW_WR|CLKDIVIDER|count~2_combout  = (\PW_WR|CLKDIVIDER|Add0~34_combout  & !\PW_WR|CLKDIVIDER|Equal0~6_combout )

	.dataa(\PW_WR|CLKDIVIDER|Add0~34_combout ),
	.datab(gnd),
	.datac(\PW_WR|CLKDIVIDER|Equal0~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\PW_WR|CLKDIVIDER|count~2_combout ),
	.cout());
// synopsys translate_off
defparam \PW_WR|CLKDIVIDER|count~2 .lut_mask = 16'h0A0A;
defparam \PW_WR|CLKDIVIDER|count~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y52_N25
dffeas \PW_WR|CLKDIVIDER|count[17] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\PW_WR|CLKDIVIDER|count~2_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PW_WR|CLKDIVIDER|count [17]),
	.prn(vcc));
// synopsys translate_off
defparam \PW_WR|CLKDIVIDER|count[17] .is_wysiwyg = "true";
defparam \PW_WR|CLKDIVIDER|count[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y53_N30
fiftyfivenm_lcell_comb \PW_WR|CLKDIVIDER|Equal0~1 (
// Equation(s):
// \PW_WR|CLKDIVIDER|Equal0~1_combout  = (!\PW_WR|CLKDIVIDER|count [15] & (!\PW_WR|CLKDIVIDER|count [16] & (\PW_WR|CLKDIVIDER|count [17] & !\PW_WR|CLKDIVIDER|count [14])))

	.dataa(\PW_WR|CLKDIVIDER|count [15]),
	.datab(\PW_WR|CLKDIVIDER|count [16]),
	.datac(\PW_WR|CLKDIVIDER|count [17]),
	.datad(\PW_WR|CLKDIVIDER|count [14]),
	.cin(gnd),
	.combout(\PW_WR|CLKDIVIDER|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \PW_WR|CLKDIVIDER|Equal0~1 .lut_mask = 16'h0010;
defparam \PW_WR|CLKDIVIDER|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y53_N24
fiftyfivenm_lcell_comb \PW_WR|CLKDIVIDER|Equal0~3 (
// Equation(s):
// \PW_WR|CLKDIVIDER|Equal0~3_combout  = (\PW_WR|CLKDIVIDER|count [8] & (!\PW_WR|CLKDIVIDER|count [9] & (\PW_WR|CLKDIVIDER|count [7] & !\PW_WR|CLKDIVIDER|count [6])))

	.dataa(\PW_WR|CLKDIVIDER|count [8]),
	.datab(\PW_WR|CLKDIVIDER|count [9]),
	.datac(\PW_WR|CLKDIVIDER|count [7]),
	.datad(\PW_WR|CLKDIVIDER|count [6]),
	.cin(gnd),
	.combout(\PW_WR|CLKDIVIDER|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \PW_WR|CLKDIVIDER|Equal0~3 .lut_mask = 16'h0020;
defparam \PW_WR|CLKDIVIDER|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y52_N14
fiftyfivenm_lcell_comb \PW_WR|CLKDIVIDER|Add0~36 (
// Equation(s):
// \PW_WR|CLKDIVIDER|Add0~36_combout  = (\PW_WR|CLKDIVIDER|count [18] & (\PW_WR|CLKDIVIDER|Add0~35  $ (GND))) # (!\PW_WR|CLKDIVIDER|count [18] & (!\PW_WR|CLKDIVIDER|Add0~35  & VCC))
// \PW_WR|CLKDIVIDER|Add0~37  = CARRY((\PW_WR|CLKDIVIDER|count [18] & !\PW_WR|CLKDIVIDER|Add0~35 ))

	.dataa(gnd),
	.datab(\PW_WR|CLKDIVIDER|count [18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\PW_WR|CLKDIVIDER|Add0~35 ),
	.combout(\PW_WR|CLKDIVIDER|Add0~36_combout ),
	.cout(\PW_WR|CLKDIVIDER|Add0~37 ));
// synopsys translate_off
defparam \PW_WR|CLKDIVIDER|Add0~36 .lut_mask = 16'hC30C;
defparam \PW_WR|CLKDIVIDER|Add0~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y52_N28
fiftyfivenm_lcell_comb \PW_WR|CLKDIVIDER|count~1 (
// Equation(s):
// \PW_WR|CLKDIVIDER|count~1_combout  = (!\PW_WR|CLKDIVIDER|Equal0~6_combout  & \PW_WR|CLKDIVIDER|Add0~36_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\PW_WR|CLKDIVIDER|Equal0~6_combout ),
	.datad(\PW_WR|CLKDIVIDER|Add0~36_combout ),
	.cin(gnd),
	.combout(\PW_WR|CLKDIVIDER|count~1_combout ),
	.cout());
// synopsys translate_off
defparam \PW_WR|CLKDIVIDER|count~1 .lut_mask = 16'h0F00;
defparam \PW_WR|CLKDIVIDER|count~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y52_N29
dffeas \PW_WR|CLKDIVIDER|count[18] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\PW_WR|CLKDIVIDER|count~1_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PW_WR|CLKDIVIDER|count [18]),
	.prn(vcc));
// synopsys translate_off
defparam \PW_WR|CLKDIVIDER|count[18] .is_wysiwyg = "true";
defparam \PW_WR|CLKDIVIDER|count[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y52_N16
fiftyfivenm_lcell_comb \PW_WR|CLKDIVIDER|Add0~38 (
// Equation(s):
// \PW_WR|CLKDIVIDER|Add0~38_combout  = (\PW_WR|CLKDIVIDER|count [19] & (!\PW_WR|CLKDIVIDER|Add0~37 )) # (!\PW_WR|CLKDIVIDER|count [19] & ((\PW_WR|CLKDIVIDER|Add0~37 ) # (GND)))
// \PW_WR|CLKDIVIDER|Add0~39  = CARRY((!\PW_WR|CLKDIVIDER|Add0~37 ) # (!\PW_WR|CLKDIVIDER|count [19]))

	.dataa(gnd),
	.datab(\PW_WR|CLKDIVIDER|count [19]),
	.datac(gnd),
	.datad(vcc),
	.cin(\PW_WR|CLKDIVIDER|Add0~37 ),
	.combout(\PW_WR|CLKDIVIDER|Add0~38_combout ),
	.cout(\PW_WR|CLKDIVIDER|Add0~39 ));
// synopsys translate_off
defparam \PW_WR|CLKDIVIDER|Add0~38 .lut_mask = 16'h3C3F;
defparam \PW_WR|CLKDIVIDER|Add0~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X50_Y52_N17
dffeas \PW_WR|CLKDIVIDER|count[19] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\PW_WR|CLKDIVIDER|Add0~38_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PW_WR|CLKDIVIDER|count [19]),
	.prn(vcc));
// synopsys translate_off
defparam \PW_WR|CLKDIVIDER|count[19] .is_wysiwyg = "true";
defparam \PW_WR|CLKDIVIDER|count[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y52_N18
fiftyfivenm_lcell_comb \PW_WR|CLKDIVIDER|Add0~40 (
// Equation(s):
// \PW_WR|CLKDIVIDER|Add0~40_combout  = (\PW_WR|CLKDIVIDER|count [20] & (\PW_WR|CLKDIVIDER|Add0~39  $ (GND))) # (!\PW_WR|CLKDIVIDER|count [20] & (!\PW_WR|CLKDIVIDER|Add0~39  & VCC))
// \PW_WR|CLKDIVIDER|Add0~41  = CARRY((\PW_WR|CLKDIVIDER|count [20] & !\PW_WR|CLKDIVIDER|Add0~39 ))

	.dataa(\PW_WR|CLKDIVIDER|count [20]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\PW_WR|CLKDIVIDER|Add0~39 ),
	.combout(\PW_WR|CLKDIVIDER|Add0~40_combout ),
	.cout(\PW_WR|CLKDIVIDER|Add0~41 ));
// synopsys translate_off
defparam \PW_WR|CLKDIVIDER|Add0~40 .lut_mask = 16'hA50A;
defparam \PW_WR|CLKDIVIDER|Add0~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X50_Y52_N19
dffeas \PW_WR|CLKDIVIDER|count[20] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\PW_WR|CLKDIVIDER|Add0~40_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PW_WR|CLKDIVIDER|count [20]),
	.prn(vcc));
// synopsys translate_off
defparam \PW_WR|CLKDIVIDER|count[20] .is_wysiwyg = "true";
defparam \PW_WR|CLKDIVIDER|count[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y52_N20
fiftyfivenm_lcell_comb \PW_WR|CLKDIVIDER|Add0~42 (
// Equation(s):
// \PW_WR|CLKDIVIDER|Add0~42_combout  = \PW_WR|CLKDIVIDER|Add0~41  $ (\PW_WR|CLKDIVIDER|count [21])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\PW_WR|CLKDIVIDER|count [21]),
	.cin(\PW_WR|CLKDIVIDER|Add0~41 ),
	.combout(\PW_WR|CLKDIVIDER|Add0~42_combout ),
	.cout());
// synopsys translate_off
defparam \PW_WR|CLKDIVIDER|Add0~42 .lut_mask = 16'h0FF0;
defparam \PW_WR|CLKDIVIDER|Add0~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y52_N30
fiftyfivenm_lcell_comb \PW_WR|CLKDIVIDER|count~0 (
// Equation(s):
// \PW_WR|CLKDIVIDER|count~0_combout  = (!\PW_WR|CLKDIVIDER|Equal0~6_combout  & \PW_WR|CLKDIVIDER|Add0~42_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\PW_WR|CLKDIVIDER|Equal0~6_combout ),
	.datad(\PW_WR|CLKDIVIDER|Add0~42_combout ),
	.cin(gnd),
	.combout(\PW_WR|CLKDIVIDER|count~0_combout ),
	.cout());
// synopsys translate_off
defparam \PW_WR|CLKDIVIDER|count~0 .lut_mask = 16'h0F00;
defparam \PW_WR|CLKDIVIDER|count~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y52_N31
dffeas \PW_WR|CLKDIVIDER|count[21] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\PW_WR|CLKDIVIDER|count~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PW_WR|CLKDIVIDER|count [21]),
	.prn(vcc));
// synopsys translate_off
defparam \PW_WR|CLKDIVIDER|count[21] .is_wysiwyg = "true";
defparam \PW_WR|CLKDIVIDER|count[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y52_N22
fiftyfivenm_lcell_comb \PW_WR|CLKDIVIDER|Equal0~0 (
// Equation(s):
// \PW_WR|CLKDIVIDER|Equal0~0_combout  = (\PW_WR|CLKDIVIDER|count [18] & (!\PW_WR|CLKDIVIDER|count [20] & (\PW_WR|CLKDIVIDER|count [21] & !\PW_WR|CLKDIVIDER|count [19])))

	.dataa(\PW_WR|CLKDIVIDER|count [18]),
	.datab(\PW_WR|CLKDIVIDER|count [20]),
	.datac(\PW_WR|CLKDIVIDER|count [21]),
	.datad(\PW_WR|CLKDIVIDER|count [19]),
	.cin(gnd),
	.combout(\PW_WR|CLKDIVIDER|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \PW_WR|CLKDIVIDER|Equal0~0 .lut_mask = 16'h0020;
defparam \PW_WR|CLKDIVIDER|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y53_N26
fiftyfivenm_lcell_comb \PW_WR|CLKDIVIDER|Equal0~2 (
// Equation(s):
// \PW_WR|CLKDIVIDER|Equal0~2_combout  = (\PW_WR|CLKDIVIDER|count [10] & (!\PW_WR|CLKDIVIDER|count [11] & (!\PW_WR|CLKDIVIDER|count [12] & \PW_WR|CLKDIVIDER|count [13])))

	.dataa(\PW_WR|CLKDIVIDER|count [10]),
	.datab(\PW_WR|CLKDIVIDER|count [11]),
	.datac(\PW_WR|CLKDIVIDER|count [12]),
	.datad(\PW_WR|CLKDIVIDER|count [13]),
	.cin(gnd),
	.combout(\PW_WR|CLKDIVIDER|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \PW_WR|CLKDIVIDER|Equal0~2 .lut_mask = 16'h0200;
defparam \PW_WR|CLKDIVIDER|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y53_N28
fiftyfivenm_lcell_comb \PW_WR|CLKDIVIDER|Equal0~4 (
// Equation(s):
// \PW_WR|CLKDIVIDER|Equal0~4_combout  = (\PW_WR|CLKDIVIDER|Equal0~1_combout  & (\PW_WR|CLKDIVIDER|Equal0~3_combout  & (\PW_WR|CLKDIVIDER|Equal0~0_combout  & \PW_WR|CLKDIVIDER|Equal0~2_combout )))

	.dataa(\PW_WR|CLKDIVIDER|Equal0~1_combout ),
	.datab(\PW_WR|CLKDIVIDER|Equal0~3_combout ),
	.datac(\PW_WR|CLKDIVIDER|Equal0~0_combout ),
	.datad(\PW_WR|CLKDIVIDER|Equal0~2_combout ),
	.cin(gnd),
	.combout(\PW_WR|CLKDIVIDER|Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \PW_WR|CLKDIVIDER|Equal0~4 .lut_mask = 16'h8000;
defparam \PW_WR|CLKDIVIDER|Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y53_N20
fiftyfivenm_lcell_comb \PW_WR|CLKDIVIDER|Equal0~6 (
// Equation(s):
// \PW_WR|CLKDIVIDER|Equal0~6_combout  = (!\PW_WR|CLKDIVIDER|count [0] & (!\PW_WR|CLKDIVIDER|count [1] & (\PW_WR|CLKDIVIDER|Equal0~5_combout  & \PW_WR|CLKDIVIDER|Equal0~4_combout )))

	.dataa(\PW_WR|CLKDIVIDER|count [0]),
	.datab(\PW_WR|CLKDIVIDER|count [1]),
	.datac(\PW_WR|CLKDIVIDER|Equal0~5_combout ),
	.datad(\PW_WR|CLKDIVIDER|Equal0~4_combout ),
	.cin(gnd),
	.combout(\PW_WR|CLKDIVIDER|Equal0~6_combout ),
	.cout());
// synopsys translate_off
defparam \PW_WR|CLKDIVIDER|Equal0~6 .lut_mask = 16'h1000;
defparam \PW_WR|CLKDIVIDER|Equal0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y53_N18
fiftyfivenm_lcell_comb \PW_WR|CLKDIVIDER|clk_div~0 (
// Equation(s):
// \PW_WR|CLKDIVIDER|clk_div~0_combout  = \PW_WR|CLKDIVIDER|clk_div~q  $ (\PW_WR|CLKDIVIDER|Equal0~6_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\PW_WR|CLKDIVIDER|clk_div~q ),
	.datad(\PW_WR|CLKDIVIDER|Equal0~6_combout ),
	.cin(gnd),
	.combout(\PW_WR|CLKDIVIDER|clk_div~0_combout ),
	.cout());
// synopsys translate_off
defparam \PW_WR|CLKDIVIDER|clk_div~0 .lut_mask = 16'h0FF0;
defparam \PW_WR|CLKDIVIDER|clk_div~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y53_N10
fiftyfivenm_lcell_comb \PW_WR|CLKDIVIDER|clk_div~feeder (
// Equation(s):
// \PW_WR|CLKDIVIDER|clk_div~feeder_combout  = \PW_WR|CLKDIVIDER|clk_div~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\PW_WR|CLKDIVIDER|clk_div~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\PW_WR|CLKDIVIDER|clk_div~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \PW_WR|CLKDIVIDER|clk_div~feeder .lut_mask = 16'hF0F0;
defparam \PW_WR|CLKDIVIDER|clk_div~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y53_N11
dffeas \PW_WR|CLKDIVIDER|clk_div (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\PW_WR|CLKDIVIDER|clk_div~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PW_WR|CLKDIVIDER|clk_div~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PW_WR|CLKDIVIDER|clk_div .is_wysiwyg = "true";
defparam \PW_WR|CLKDIVIDER|clk_div .power_up = "low";
// synopsys translate_on

// Location: CLKCTRL_G12
fiftyfivenm_clkctrl \PW_WR|CLKDIVIDER|clk_div~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\PW_WR|CLKDIVIDER|clk_div~q }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\PW_WR|CLKDIVIDER|clk_div~clkctrl_outclk ));
// synopsys translate_off
defparam \PW_WR|CLKDIVIDER|clk_div~clkctrl .clock_type = "global clock";
defparam \PW_WR|CLKDIVIDER|clk_div~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: IOIBUF_X58_Y54_N29
fiftyfivenm_io_ibuf \SW[7]~input (
	.i(SW[7]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SW[7]~input_o ));
// synopsys translate_off
defparam \SW[7]~input .bus_hold = "false";
defparam \SW[7]~input .listen_to_nsleep_signal = "false";
defparam \SW[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X57_Y51_N1
dffeas \PW_WR|oneShotInst[7].U|delay (
	.clk(\PW_WR|CLKDIVIDER|clk_div~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PW_WR|oneShotInst[7].U|delay~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PW_WR|oneShotInst[7].U|delay .is_wysiwyg = "true";
defparam \PW_WR|oneShotInst[7].U|delay .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y51_N0
fiftyfivenm_lcell_comb \PW_WR|oneShotInst[7].U|always0~0 (
// Equation(s):
// \PW_WR|oneShotInst[7].U|always0~0_combout  = (\SW[7]~input_o  & !\PW_WR|oneShotInst[7].U|delay~q )

	.dataa(\SW[7]~input_o ),
	.datab(gnd),
	.datac(\PW_WR|oneShotInst[7].U|delay~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\PW_WR|oneShotInst[7].U|always0~0_combout ),
	.cout());
// synopsys translate_off
defparam \PW_WR|oneShotInst[7].U|always0~0 .lut_mask = 16'h0A0A;
defparam \PW_WR|oneShotInst[7].U|always0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y51_N25
dffeas \PW_WR|oneShotInst[7].U|oneshot_out (
	.clk(\PW_WR|CLKDIVIDER|clk_div~clkctrl_outclk ),
	.d(gnd),
	.asdata(\PW_WR|oneShotInst[7].U|always0~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PW_WR|oneShotInst[7].U|oneshot_out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PW_WR|oneShotInst[7].U|oneshot_out .is_wysiwyg = "true";
defparam \PW_WR|oneShotInst[7].U|oneshot_out .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X69_Y54_N1
fiftyfivenm_io_ibuf \SW[9]~input (
	.i(SW[9]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SW[9]~input_o ));
// synopsys translate_off
defparam \SW[9]~input .bus_hold = "false";
defparam \SW[9]~input .listen_to_nsleep_signal = "false";
defparam \SW[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X56_Y51_N7
dffeas \PW_WR|oneShotInst[9].U|delay (
	.clk(\PW_WR|CLKDIVIDER|clk_div~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PW_WR|oneShotInst[9].U|delay~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PW_WR|oneShotInst[9].U|delay .is_wysiwyg = "true";
defparam \PW_WR|oneShotInst[9].U|delay .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y51_N0
fiftyfivenm_lcell_comb \PW_WR|oneShotInst[9].U|always0~0 (
// Equation(s):
// \PW_WR|oneShotInst[9].U|always0~0_combout  = (\SW[9]~input_o  & !\PW_WR|oneShotInst[9].U|delay~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\SW[9]~input_o ),
	.datad(\PW_WR|oneShotInst[9].U|delay~q ),
	.cin(gnd),
	.combout(\PW_WR|oneShotInst[9].U|always0~0_combout ),
	.cout());
// synopsys translate_off
defparam \PW_WR|oneShotInst[9].U|always0~0 .lut_mask = 16'h00F0;
defparam \PW_WR|oneShotInst[9].U|always0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y51_N1
dffeas \PW_WR|oneShotInst[9].U|oneshot_out (
	.clk(\PW_WR|CLKDIVIDER|clk_div~clkctrl_outclk ),
	.d(\PW_WR|oneShotInst[9].U|always0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PW_WR|oneShotInst[9].U|oneshot_out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PW_WR|oneShotInst[9].U|oneshot_out .is_wysiwyg = "true";
defparam \PW_WR|oneShotInst[9].U|oneshot_out .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X56_Y54_N1
fiftyfivenm_io_ibuf \SW[8]~input (
	.i(SW[8]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SW[8]~input_o ));
// synopsys translate_off
defparam \SW[8]~input .bus_hold = "false";
defparam \SW[8]~input .listen_to_nsleep_signal = "false";
defparam \SW[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X57_Y51_N31
dffeas \PW_WR|oneShotInst[8].U|delay (
	.clk(\PW_WR|CLKDIVIDER|clk_div~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PW_WR|oneShotInst[8].U|delay~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PW_WR|oneShotInst[8].U|delay .is_wysiwyg = "true";
defparam \PW_WR|oneShotInst[8].U|delay .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y51_N30
fiftyfivenm_lcell_comb \PW_WR|oneShotInst[8].U|always0~0 (
// Equation(s):
// \PW_WR|oneShotInst[8].U|always0~0_combout  = (\SW[8]~input_o  & !\PW_WR|oneShotInst[8].U|delay~q )

	.dataa(gnd),
	.datab(\SW[8]~input_o ),
	.datac(\PW_WR|oneShotInst[8].U|delay~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\PW_WR|oneShotInst[8].U|always0~0_combout ),
	.cout());
// synopsys translate_off
defparam \PW_WR|oneShotInst[8].U|always0~0 .lut_mask = 16'h0C0C;
defparam \PW_WR|oneShotInst[8].U|always0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y51_N9
dffeas \PW_WR|oneShotInst[8].U|oneshot_out (
	.clk(\PW_WR|CLKDIVIDER|clk_div~clkctrl_outclk ),
	.d(gnd),
	.asdata(\PW_WR|oneShotInst[8].U|always0~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PW_WR|oneShotInst[8].U|oneshot_out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PW_WR|oneShotInst[8].U|oneshot_out .is_wysiwyg = "true";
defparam \PW_WR|oneShotInst[8].U|oneshot_out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y51_N22
fiftyfivenm_lcell_comb \PW_WR|PW|Selector5~1 (
// Equation(s):
// \PW_WR|PW|Selector5~1_combout  = (\PW_WR|PW|current_state.N1~q  & (((!\PW_WR|oneShotInst[9].U|oneshot_out~q  & !\PW_WR|PW|current_state.IDLE~q )) # (!\PW_WR|oneShotInst[8].U|oneshot_out~q ))) # (!\PW_WR|PW|current_state.N1~q  & 
// (!\PW_WR|oneShotInst[9].U|oneshot_out~q  & ((!\PW_WR|PW|current_state.IDLE~q ))))

	.dataa(\PW_WR|PW|current_state.N1~q ),
	.datab(\PW_WR|oneShotInst[9].U|oneshot_out~q ),
	.datac(\PW_WR|oneShotInst[8].U|oneshot_out~q ),
	.datad(\PW_WR|PW|current_state.IDLE~q ),
	.cin(gnd),
	.combout(\PW_WR|PW|Selector5~1_combout ),
	.cout());
// synopsys translate_off
defparam \PW_WR|PW|Selector5~1 .lut_mask = 16'h0A3B;
defparam \PW_WR|PW|Selector5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X54_Y54_N15
fiftyfivenm_io_ibuf \SW[6]~input (
	.i(SW[6]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SW[6]~input_o ));
// synopsys translate_off
defparam \SW[6]~input .bus_hold = "false";
defparam \SW[6]~input .listen_to_nsleep_signal = "false";
defparam \SW[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X55_Y51_N7
dffeas \PW_WR|oneShotInst[6].U|delay (
	.clk(\PW_WR|CLKDIVIDER|clk_div~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PW_WR|oneShotInst[6].U|delay~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PW_WR|oneShotInst[6].U|delay .is_wysiwyg = "true";
defparam \PW_WR|oneShotInst[6].U|delay .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y51_N6
fiftyfivenm_lcell_comb \PW_WR|oneShotInst[6].U|always0~0 (
// Equation(s):
// \PW_WR|oneShotInst[6].U|always0~0_combout  = (\SW[6]~input_o  & !\PW_WR|oneShotInst[6].U|delay~q )

	.dataa(gnd),
	.datab(\SW[6]~input_o ),
	.datac(\PW_WR|oneShotInst[6].U|delay~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\PW_WR|oneShotInst[6].U|always0~0_combout ),
	.cout());
// synopsys translate_off
defparam \PW_WR|oneShotInst[6].U|always0~0 .lut_mask = 16'h0C0C;
defparam \PW_WR|oneShotInst[6].U|always0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y51_N27
dffeas \PW_WR|oneShotInst[6].U|oneshot_out (
	.clk(\PW_WR|CLKDIVIDER|clk_div~clkctrl_outclk ),
	.d(gnd),
	.asdata(\PW_WR|oneShotInst[6].U|always0~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PW_WR|oneShotInst[6].U|oneshot_out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PW_WR|oneShotInst[6].U|oneshot_out .is_wysiwyg = "true";
defparam \PW_WR|oneShotInst[6].U|oneshot_out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y51_N26
fiftyfivenm_lcell_comb \PW_WR|PW|Selector5~0 (
// Equation(s):
// \PW_WR|PW|Selector5~0_combout  = (\PW_WR|oneShotInst[7].U|oneshot_out~q  & (((!\PW_WR|oneShotInst[6].U|oneshot_out~q  & \PW_WR|PW|current_state.N3~q )))) # (!\PW_WR|oneShotInst[7].U|oneshot_out~q  & ((\PW_WR|PW|current_state.N2~q ) # 
// ((!\PW_WR|oneShotInst[6].U|oneshot_out~q  & \PW_WR|PW|current_state.N3~q ))))

	.dataa(\PW_WR|oneShotInst[7].U|oneshot_out~q ),
	.datab(\PW_WR|PW|current_state.N2~q ),
	.datac(\PW_WR|oneShotInst[6].U|oneshot_out~q ),
	.datad(\PW_WR|PW|current_state.N3~q ),
	.cin(gnd),
	.combout(\PW_WR|PW|Selector5~0_combout ),
	.cout());
// synopsys translate_off
defparam \PW_WR|PW|Selector5~0 .lut_mask = 16'h4F44;
defparam \PW_WR|PW|Selector5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X49_Y54_N1
fiftyfivenm_io_ibuf \SW[5]~input (
	.i(SW[5]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SW[5]~input_o ));
// synopsys translate_off
defparam \SW[5]~input .bus_hold = "false";
defparam \SW[5]~input .listen_to_nsleep_signal = "false";
defparam \SW[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X56_Y51_N17
dffeas \PW_WR|oneShotInst[5].U|delay (
	.clk(\PW_WR|CLKDIVIDER|clk_div~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PW_WR|oneShotInst[5].U|delay~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PW_WR|oneShotInst[5].U|delay .is_wysiwyg = "true";
defparam \PW_WR|oneShotInst[5].U|delay .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y51_N18
fiftyfivenm_lcell_comb \PW_WR|oneShotInst[5].U|always0~0 (
// Equation(s):
// \PW_WR|oneShotInst[5].U|always0~0_combout  = (\SW[5]~input_o  & !\PW_WR|oneShotInst[5].U|delay~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\SW[5]~input_o ),
	.datad(\PW_WR|oneShotInst[5].U|delay~q ),
	.cin(gnd),
	.combout(\PW_WR|oneShotInst[5].U|always0~0_combout ),
	.cout());
// synopsys translate_off
defparam \PW_WR|oneShotInst[5].U|always0~0 .lut_mask = 16'h00F0;
defparam \PW_WR|oneShotInst[5].U|always0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y51_N19
dffeas \PW_WR|oneShotInst[5].U|oneshot_out (
	.clk(\PW_WR|CLKDIVIDER|clk_div~clkctrl_outclk ),
	.d(\PW_WR|oneShotInst[5].U|always0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PW_WR|oneShotInst[5].U|oneshot_out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PW_WR|oneShotInst[5].U|oneshot_out .is_wysiwyg = "true";
defparam \PW_WR|oneShotInst[5].U|oneshot_out .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X54_Y54_N22
fiftyfivenm_io_ibuf \SW[4]~input (
	.i(SW[4]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SW[4]~input_o ));
// synopsys translate_off
defparam \SW[4]~input .bus_hold = "false";
defparam \SW[4]~input .listen_to_nsleep_signal = "false";
defparam \SW[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X55_Y51_N17
dffeas \PW_WR|oneShotInst[4].U|delay (
	.clk(\PW_WR|CLKDIVIDER|clk_div~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PW_WR|oneShotInst[4].U|delay~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PW_WR|oneShotInst[4].U|delay .is_wysiwyg = "true";
defparam \PW_WR|oneShotInst[4].U|delay .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y51_N16
fiftyfivenm_lcell_comb \PW_WR|oneShotInst[4].U|always0~0 (
// Equation(s):
// \PW_WR|oneShotInst[4].U|always0~0_combout  = (\SW[4]~input_o  & !\PW_WR|oneShotInst[4].U|delay~q )

	.dataa(\SW[4]~input_o ),
	.datab(gnd),
	.datac(\PW_WR|oneShotInst[4].U|delay~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\PW_WR|oneShotInst[4].U|always0~0_combout ),
	.cout());
// synopsys translate_off
defparam \PW_WR|oneShotInst[4].U|always0~0 .lut_mask = 16'h0A0A;
defparam \PW_WR|oneShotInst[4].U|always0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y51_N5
dffeas \PW_WR|oneShotInst[4].U|oneshot_out (
	.clk(\PW_WR|CLKDIVIDER|clk_div~clkctrl_outclk ),
	.d(gnd),
	.asdata(\PW_WR|oneShotInst[4].U|always0~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PW_WR|oneShotInst[4].U|oneshot_out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PW_WR|oneShotInst[4].U|oneshot_out .is_wysiwyg = "true";
defparam \PW_WR|oneShotInst[4].U|oneshot_out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y51_N4
fiftyfivenm_lcell_comb \PW_WR|PW|Equal0~1 (
// Equation(s):
// \PW_WR|PW|Equal0~1_combout  = (!\PW_WR|oneShotInst[6].U|oneshot_out~q  & (!\PW_WR|oneShotInst[5].U|oneshot_out~q  & (!\PW_WR|oneShotInst[4].U|oneshot_out~q  & !\PW_WR|oneShotInst[7].U|oneshot_out~q )))

	.dataa(\PW_WR|oneShotInst[6].U|oneshot_out~q ),
	.datab(\PW_WR|oneShotInst[5].U|oneshot_out~q ),
	.datac(\PW_WR|oneShotInst[4].U|oneshot_out~q ),
	.datad(\PW_WR|oneShotInst[7].U|oneshot_out~q ),
	.cin(gnd),
	.combout(\PW_WR|PW|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \PW_WR|PW|Equal0~1 .lut_mask = 16'h0001;
defparam \PW_WR|PW|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X54_Y54_N29
fiftyfivenm_io_ibuf \SW[3]~input (
	.i(SW[3]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SW[3]~input_o ));
// synopsys translate_off
defparam \SW[3]~input .bus_hold = "false";
defparam \SW[3]~input .listen_to_nsleep_signal = "false";
defparam \SW[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X55_Y51_N22
fiftyfivenm_lcell_comb \PW_WR|oneShotInst[3].U|delay~feeder (
// Equation(s):
// \PW_WR|oneShotInst[3].U|delay~feeder_combout  = \SW[3]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[3]~input_o ),
	.cin(gnd),
	.combout(\PW_WR|oneShotInst[3].U|delay~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \PW_WR|oneShotInst[3].U|delay~feeder .lut_mask = 16'hFF00;
defparam \PW_WR|oneShotInst[3].U|delay~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y51_N23
dffeas \PW_WR|oneShotInst[3].U|delay (
	.clk(\PW_WR|CLKDIVIDER|clk_div~clkctrl_outclk ),
	.d(\PW_WR|oneShotInst[3].U|delay~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PW_WR|oneShotInst[3].U|delay~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PW_WR|oneShotInst[3].U|delay .is_wysiwyg = "true";
defparam \PW_WR|oneShotInst[3].U|delay .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y51_N26
fiftyfivenm_lcell_comb \PW_WR|oneShotInst[3].U|always0~0 (
// Equation(s):
// \PW_WR|oneShotInst[3].U|always0~0_combout  = (\SW[3]~input_o  & !\PW_WR|oneShotInst[3].U|delay~q )

	.dataa(gnd),
	.datab(\SW[3]~input_o ),
	.datac(\PW_WR|oneShotInst[3].U|delay~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\PW_WR|oneShotInst[3].U|always0~0_combout ),
	.cout());
// synopsys translate_off
defparam \PW_WR|oneShotInst[3].U|always0~0 .lut_mask = 16'h0C0C;
defparam \PW_WR|oneShotInst[3].U|always0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y51_N27
dffeas \PW_WR|oneShotInst[3].U|oneshot_out (
	.clk(\PW_WR|CLKDIVIDER|clk_div~clkctrl_outclk ),
	.d(\PW_WR|oneShotInst[3].U|always0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PW_WR|oneShotInst[3].U|oneshot_out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PW_WR|oneShotInst[3].U|oneshot_out .is_wysiwyg = "true";
defparam \PW_WR|oneShotInst[3].U|oneshot_out .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X51_Y54_N1
fiftyfivenm_io_ibuf \SW[2]~input (
	.i(SW[2]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SW[2]~input_o ));
// synopsys translate_off
defparam \SW[2]~input .bus_hold = "false";
defparam \SW[2]~input .listen_to_nsleep_signal = "false";
defparam \SW[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X55_Y51_N8
fiftyfivenm_lcell_comb \PW_WR|oneShotInst[2].U|delay~feeder (
// Equation(s):
// \PW_WR|oneShotInst[2].U|delay~feeder_combout  = \SW[2]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[2]~input_o ),
	.cin(gnd),
	.combout(\PW_WR|oneShotInst[2].U|delay~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \PW_WR|oneShotInst[2].U|delay~feeder .lut_mask = 16'hFF00;
defparam \PW_WR|oneShotInst[2].U|delay~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y51_N9
dffeas \PW_WR|oneShotInst[2].U|delay (
	.clk(\PW_WR|CLKDIVIDER|clk_div~clkctrl_outclk ),
	.d(\PW_WR|oneShotInst[2].U|delay~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PW_WR|oneShotInst[2].U|delay~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PW_WR|oneShotInst[2].U|delay .is_wysiwyg = "true";
defparam \PW_WR|oneShotInst[2].U|delay .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y51_N24
fiftyfivenm_lcell_comb \PW_WR|oneShotInst[2].U|always0~0 (
// Equation(s):
// \PW_WR|oneShotInst[2].U|always0~0_combout  = (\SW[2]~input_o  & !\PW_WR|oneShotInst[2].U|delay~q )

	.dataa(gnd),
	.datab(\SW[2]~input_o ),
	.datac(\PW_WR|oneShotInst[2].U|delay~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\PW_WR|oneShotInst[2].U|always0~0_combout ),
	.cout());
// synopsys translate_off
defparam \PW_WR|oneShotInst[2].U|always0~0 .lut_mask = 16'h0C0C;
defparam \PW_WR|oneShotInst[2].U|always0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y51_N25
dffeas \PW_WR|oneShotInst[2].U|oneshot_out (
	.clk(\PW_WR|CLKDIVIDER|clk_div~clkctrl_outclk ),
	.d(\PW_WR|oneShotInst[2].U|always0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PW_WR|oneShotInst[2].U|oneshot_out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PW_WR|oneShotInst[2].U|oneshot_out .is_wysiwyg = "true";
defparam \PW_WR|oneShotInst[2].U|oneshot_out .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X51_Y54_N29
fiftyfivenm_io_ibuf \SW[0]~input (
	.i(SW[0]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SW[0]~input_o ));
// synopsys translate_off
defparam \SW[0]~input .bus_hold = "false";
defparam \SW[0]~input .listen_to_nsleep_signal = "false";
defparam \SW[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X55_Y51_N28
fiftyfivenm_lcell_comb \PW_WR|oneShotInst[0].U|delay~feeder (
// Equation(s):
// \PW_WR|oneShotInst[0].U|delay~feeder_combout  = \SW[0]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[0]~input_o ),
	.cin(gnd),
	.combout(\PW_WR|oneShotInst[0].U|delay~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \PW_WR|oneShotInst[0].U|delay~feeder .lut_mask = 16'hFF00;
defparam \PW_WR|oneShotInst[0].U|delay~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y51_N29
dffeas \PW_WR|oneShotInst[0].U|delay (
	.clk(\PW_WR|CLKDIVIDER|clk_div~clkctrl_outclk ),
	.d(\PW_WR|oneShotInst[0].U|delay~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PW_WR|oneShotInst[0].U|delay~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PW_WR|oneShotInst[0].U|delay .is_wysiwyg = "true";
defparam \PW_WR|oneShotInst[0].U|delay .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y51_N4
fiftyfivenm_lcell_comb \PW_WR|oneShotInst[0].U|always0~0 (
// Equation(s):
// \PW_WR|oneShotInst[0].U|always0~0_combout  = (\SW[0]~input_o  & !\PW_WR|oneShotInst[0].U|delay~q )

	.dataa(\SW[0]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\PW_WR|oneShotInst[0].U|delay~q ),
	.cin(gnd),
	.combout(\PW_WR|oneShotInst[0].U|always0~0_combout ),
	.cout());
// synopsys translate_off
defparam \PW_WR|oneShotInst[0].U|always0~0 .lut_mask = 16'h00AA;
defparam \PW_WR|oneShotInst[0].U|always0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y51_N5
dffeas \PW_WR|oneShotInst[0].U|oneshot_out (
	.clk(\PW_WR|CLKDIVIDER|clk_div~clkctrl_outclk ),
	.d(\PW_WR|oneShotInst[0].U|always0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PW_WR|oneShotInst[0].U|oneshot_out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PW_WR|oneShotInst[0].U|oneshot_out .is_wysiwyg = "true";
defparam \PW_WR|oneShotInst[0].U|oneshot_out .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X51_Y54_N22
fiftyfivenm_io_ibuf \SW[1]~input (
	.i(SW[1]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SW[1]~input_o ));
// synopsys translate_off
defparam \SW[1]~input .bus_hold = "false";
defparam \SW[1]~input .listen_to_nsleep_signal = "false";
defparam \SW[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X55_Y51_N18
fiftyfivenm_lcell_comb \PW_WR|oneShotInst[1].U|delay~feeder (
// Equation(s):
// \PW_WR|oneShotInst[1].U|delay~feeder_combout  = \SW[1]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[1]~input_o ),
	.cin(gnd),
	.combout(\PW_WR|oneShotInst[1].U|delay~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \PW_WR|oneShotInst[1].U|delay~feeder .lut_mask = 16'hFF00;
defparam \PW_WR|oneShotInst[1].U|delay~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y51_N19
dffeas \PW_WR|oneShotInst[1].U|delay (
	.clk(\PW_WR|CLKDIVIDER|clk_div~clkctrl_outclk ),
	.d(\PW_WR|oneShotInst[1].U|delay~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PW_WR|oneShotInst[1].U|delay~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PW_WR|oneShotInst[1].U|delay .is_wysiwyg = "true";
defparam \PW_WR|oneShotInst[1].U|delay .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y51_N10
fiftyfivenm_lcell_comb \PW_WR|oneShotInst[1].U|always0~0 (
// Equation(s):
// \PW_WR|oneShotInst[1].U|always0~0_combout  = (\SW[1]~input_o  & !\PW_WR|oneShotInst[1].U|delay~q )

	.dataa(\SW[1]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\PW_WR|oneShotInst[1].U|delay~q ),
	.cin(gnd),
	.combout(\PW_WR|oneShotInst[1].U|always0~0_combout ),
	.cout());
// synopsys translate_off
defparam \PW_WR|oneShotInst[1].U|always0~0 .lut_mask = 16'h00AA;
defparam \PW_WR|oneShotInst[1].U|always0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y51_N11
dffeas \PW_WR|oneShotInst[1].U|oneshot_out (
	.clk(\PW_WR|CLKDIVIDER|clk_div~clkctrl_outclk ),
	.d(\PW_WR|oneShotInst[1].U|always0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PW_WR|oneShotInst[1].U|oneshot_out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PW_WR|oneShotInst[1].U|oneshot_out .is_wysiwyg = "true";
defparam \PW_WR|oneShotInst[1].U|oneshot_out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y51_N12
fiftyfivenm_lcell_comb \PW_WR|PW|Equal0~0 (
// Equation(s):
// \PW_WR|PW|Equal0~0_combout  = (!\PW_WR|oneShotInst[3].U|oneshot_out~q  & (!\PW_WR|oneShotInst[2].U|oneshot_out~q  & (!\PW_WR|oneShotInst[0].U|oneshot_out~q  & !\PW_WR|oneShotInst[1].U|oneshot_out~q )))

	.dataa(\PW_WR|oneShotInst[3].U|oneshot_out~q ),
	.datab(\PW_WR|oneShotInst[2].U|oneshot_out~q ),
	.datac(\PW_WR|oneShotInst[0].U|oneshot_out~q ),
	.datad(\PW_WR|oneShotInst[1].U|oneshot_out~q ),
	.cin(gnd),
	.combout(\PW_WR|PW|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \PW_WR|PW|Equal0~0 .lut_mask = 16'h0001;
defparam \PW_WR|PW|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y51_N2
fiftyfivenm_lcell_comb \PW_WR|PW|Equal0~2 (
// Equation(s):
// \PW_WR|PW|Equal0~2_combout  = (\PW_WR|oneShotInst[8].U|oneshot_out~q ) # ((\PW_WR|oneShotInst[9].U|oneshot_out~q ) # ((!\PW_WR|PW|Equal0~0_combout ) # (!\PW_WR|PW|Equal0~1_combout )))

	.dataa(\PW_WR|oneShotInst[8].U|oneshot_out~q ),
	.datab(\PW_WR|oneShotInst[9].U|oneshot_out~q ),
	.datac(\PW_WR|PW|Equal0~1_combout ),
	.datad(\PW_WR|PW|Equal0~0_combout ),
	.cin(gnd),
	.combout(\PW_WR|PW|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \PW_WR|PW|Equal0~2 .lut_mask = 16'hEFFF;
defparam \PW_WR|PW|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y51_N14
fiftyfivenm_lcell_comb \PW_WR|PW|Selector5~2 (
// Equation(s):
// \PW_WR|PW|Selector5~2_combout  = (\PW_WR|PW|Equal0~2_combout  & ((\PW_WR|PW|Selector5~1_combout ) # ((\PW_WR|PW|Selector5~0_combout )))) # (!\PW_WR|PW|Equal0~2_combout  & (((\PW_WR|PW|current_state.ERROR~q ))))

	.dataa(\PW_WR|PW|Selector5~1_combout ),
	.datab(\PW_WR|PW|Selector5~0_combout ),
	.datac(\PW_WR|PW|current_state.ERROR~q ),
	.datad(\PW_WR|PW|Equal0~2_combout ),
	.cin(gnd),
	.combout(\PW_WR|PW|Selector5~2_combout ),
	.cout());
// synopsys translate_off
defparam \PW_WR|PW|Selector5~2 .lut_mask = 16'hEEF0;
defparam \PW_WR|PW|Selector5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y51_N15
dffeas \PW_WR|PW|current_state.ERROR (
	.clk(\PW_WR|CLKDIVIDER|clk_div~clkctrl_outclk ),
	.d(\PW_WR|PW|Selector5~2_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PW_WR|PW|current_state.ERROR~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PW_WR|PW|current_state.ERROR .is_wysiwyg = "true";
defparam \PW_WR|PW|current_state.ERROR .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y51_N24
fiftyfivenm_lcell_comb \PW_WR|PW|d0~0 (
// Equation(s):
// \PW_WR|PW|d0~0_combout  = (\PW_WR|PW|current_state.ERROR~q ) # (\PW_WR|PW|current_state.N4~q )

	.dataa(gnd),
	.datab(\PW_WR|PW|current_state.ERROR~q ),
	.datac(gnd),
	.datad(\PW_WR|PW|current_state.N4~q ),
	.cin(gnd),
	.combout(\PW_WR|PW|d0~0_combout ),
	.cout());
// synopsys translate_off
defparam \PW_WR|PW|d0~0 .lut_mask = 16'hFFCC;
defparam \PW_WR|PW|d0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y51_N28
fiftyfivenm_lcell_comb \PW_WR|PW|current_state.IDLE~0 (
// Equation(s):
// \PW_WR|PW|current_state.IDLE~0_combout  = !\PW_WR|PW|d0~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\PW_WR|PW|d0~0_combout ),
	.cin(gnd),
	.combout(\PW_WR|PW|current_state.IDLE~0_combout ),
	.cout());
// synopsys translate_off
defparam \PW_WR|PW|current_state.IDLE~0 .lut_mask = 16'h00FF;
defparam \PW_WR|PW|current_state.IDLE~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y51_N29
dffeas \PW_WR|PW|current_state.IDLE (
	.clk(\PW_WR|CLKDIVIDER|clk_div~clkctrl_outclk ),
	.d(\PW_WR|PW|current_state.IDLE~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PW_WR|PW|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PW_WR|PW|current_state.IDLE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PW_WR|PW|current_state.IDLE .is_wysiwyg = "true";
defparam \PW_WR|PW|current_state.IDLE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y51_N30
fiftyfivenm_lcell_comb \PW_WR|PW|Selector1~0 (
// Equation(s):
// \PW_WR|PW|Selector1~0_combout  = (\PW_WR|oneShotInst[9].U|oneshot_out~q  & !\PW_WR|PW|current_state.IDLE~q )

	.dataa(gnd),
	.datab(\PW_WR|oneShotInst[9].U|oneshot_out~q ),
	.datac(gnd),
	.datad(\PW_WR|PW|current_state.IDLE~q ),
	.cin(gnd),
	.combout(\PW_WR|PW|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \PW_WR|PW|Selector1~0 .lut_mask = 16'h00CC;
defparam \PW_WR|PW|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y51_N31
dffeas \PW_WR|PW|current_state.N1 (
	.clk(\PW_WR|CLKDIVIDER|clk_div~clkctrl_outclk ),
	.d(\PW_WR|PW|Selector1~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PW_WR|PW|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PW_WR|PW|current_state.N1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PW_WR|PW|current_state.N1 .is_wysiwyg = "true";
defparam \PW_WR|PW|current_state.N1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y51_N12
fiftyfivenm_lcell_comb \PW_WR|PW|Selector2~0 (
// Equation(s):
// \PW_WR|PW|Selector2~0_combout  = (\PW_WR|PW|current_state.N1~q  & \PW_WR|oneShotInst[8].U|oneshot_out~q )

	.dataa(\PW_WR|PW|current_state.N1~q ),
	.datab(gnd),
	.datac(\PW_WR|oneShotInst[8].U|oneshot_out~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\PW_WR|PW|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \PW_WR|PW|Selector2~0 .lut_mask = 16'hA0A0;
defparam \PW_WR|PW|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y51_N13
dffeas \PW_WR|PW|current_state.N2 (
	.clk(\PW_WR|CLKDIVIDER|clk_div~clkctrl_outclk ),
	.d(\PW_WR|PW|Selector2~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PW_WR|PW|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PW_WR|PW|current_state.N2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PW_WR|PW|current_state.N2 .is_wysiwyg = "true";
defparam \PW_WR|PW|current_state.N2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y51_N10
fiftyfivenm_lcell_comb \PW_WR|PW|Selector3~0 (
// Equation(s):
// \PW_WR|PW|Selector3~0_combout  = (\PW_WR|oneShotInst[7].U|oneshot_out~q  & \PW_WR|PW|current_state.N2~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\PW_WR|oneShotInst[7].U|oneshot_out~q ),
	.datad(\PW_WR|PW|current_state.N2~q ),
	.cin(gnd),
	.combout(\PW_WR|PW|Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \PW_WR|PW|Selector3~0 .lut_mask = 16'hF000;
defparam \PW_WR|PW|Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y51_N11
dffeas \PW_WR|PW|current_state.N3 (
	.clk(\PW_WR|CLKDIVIDER|clk_div~clkctrl_outclk ),
	.d(\PW_WR|PW|Selector3~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PW_WR|PW|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PW_WR|PW|current_state.N3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PW_WR|PW|current_state.N3 .is_wysiwyg = "true";
defparam \PW_WR|PW|current_state.N3 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y51_N20
fiftyfivenm_lcell_comb \PW_WR|PW|Selector4~0 (
// Equation(s):
// \PW_WR|PW|Selector4~0_combout  = (\PW_WR|PW|current_state.N3~q  & \PW_WR|oneShotInst[6].U|oneshot_out~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\PW_WR|PW|current_state.N3~q ),
	.datad(\PW_WR|oneShotInst[6].U|oneshot_out~q ),
	.cin(gnd),
	.combout(\PW_WR|PW|Selector4~0_combout ),
	.cout());
// synopsys translate_off
defparam \PW_WR|PW|Selector4~0 .lut_mask = 16'hF000;
defparam \PW_WR|PW|Selector4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y51_N21
dffeas \PW_WR|PW|current_state.N4 (
	.clk(\PW_WR|CLKDIVIDER|clk_div~clkctrl_outclk ),
	.d(\PW_WR|PW|Selector4~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PW_WR|PW|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PW_WR|PW|current_state.N4~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PW_WR|PW|current_state.N4 .is_wysiwyg = "true";
defparam \PW_WR|PW|current_state.N4 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y51_N8
fiftyfivenm_lcell_comb \PW_WR|PW|d1~0 (
// Equation(s):
// \PW_WR|PW|d1~0_combout  = (\PW_WR|PW|current_state.ERROR~q ) # (\PW_WR|PW|current_state.N3~q )

	.dataa(gnd),
	.datab(\PW_WR|PW|current_state.ERROR~q ),
	.datac(gnd),
	.datad(\PW_WR|PW|current_state.N3~q ),
	.cin(gnd),
	.combout(\PW_WR|PW|d1~0_combout ),
	.cout());
// synopsys translate_off
defparam \PW_WR|PW|d1~0 .lut_mask = 16'hFFCC;
defparam \PW_WR|PW|d1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y51_N6
fiftyfivenm_lcell_comb \PW_WR|PW|WideOr6~0 (
// Equation(s):
// \PW_WR|PW|WideOr6~0_combout  = (\PW_WR|PW|current_state.N1~q ) # ((\PW_WR|PW|current_state.N4~q ) # (!\PW_WR|PW|current_state.IDLE~q ))

	.dataa(\PW_WR|PW|current_state.N1~q ),
	.datab(\PW_WR|PW|current_state.IDLE~q ),
	.datac(gnd),
	.datad(\PW_WR|PW|current_state.N4~q ),
	.cin(gnd),
	.combout(\PW_WR|PW|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \PW_WR|PW|WideOr6~0 .lut_mask = 16'hFFBB;
defparam \PW_WR|PW|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y51_N28
fiftyfivenm_lcell_comb \PW_WR|PW|WideOr5~0 (
// Equation(s):
// \PW_WR|PW|WideOr5~0_combout  = (\PW_WR|PW|current_state.IDLE~q  & !\PW_WR|PW|current_state.ERROR~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\PW_WR|PW|current_state.IDLE~q ),
	.datad(\PW_WR|PW|current_state.ERROR~q ),
	.cin(gnd),
	.combout(\PW_WR|PW|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \PW_WR|PW|WideOr5~0 .lut_mask = 16'h00F0;
defparam \PW_WR|PW|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y51_N6
fiftyfivenm_lcell_comb \PW_WR|PW|WideOr5 (
// Equation(s):
// \PW_WR|PW|WideOr5~combout  = (\PW_WR|PW|current_state.N1~q ) # ((\PW_WR|PW|current_state.ERROR~q ) # (!\PW_WR|PW|current_state.IDLE~q ))

	.dataa(gnd),
	.datab(\PW_WR|PW|current_state.N1~q ),
	.datac(\PW_WR|PW|current_state.IDLE~q ),
	.datad(\PW_WR|PW|current_state.ERROR~q ),
	.cin(gnd),
	.combout(\PW_WR|PW|WideOr5~combout ),
	.cout());
// synopsys translate_off
defparam \PW_WR|PW|WideOr5 .lut_mask = 16'hFFCF;
defparam \PW_WR|PW|WideOr5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y51_N16
fiftyfivenm_lcell_comb \PW_WR|PW|states[3] (
// Equation(s):
// \PW_WR|PW|states [3] = (\PW_WR|PW|current_state.N3~q ) # (\PW_WR|PW|current_state.N4~q )

	.dataa(gnd),
	.datab(\PW_WR|PW|current_state.N3~q ),
	.datac(gnd),
	.datad(\PW_WR|PW|current_state.N4~q ),
	.cin(gnd),
	.combout(\PW_WR|PW|states [3]),
	.cout());
// synopsys translate_off
defparam \PW_WR|PW|states[3] .lut_mask = 16'hFFCC;
defparam \PW_WR|PW|states[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X49_Y54_N29
fiftyfivenm_io_ibuf \KEY[1]~input (
	.i(KEY[1]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\KEY[1]~input_o ));
// synopsys translate_off
defparam \KEY[1]~input .bus_hold = "false";
defparam \KEY[1]~input .listen_to_nsleep_signal = "false";
defparam \KEY[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: UNVM_X0_Y40_N40
fiftyfivenm_unvm \~QUARTUS_CREATED_UNVM~ (
	.arclk(vcc),
	.arshft(vcc),
	.drclk(vcc),
	.drshft(vcc),
	.drdin(vcc),
	.nprogram(vcc),
	.nerase(vcc),
	.nosc_ena(\~QUARTUS_CREATED_GND~I_combout ),
	.par_en(vcc),
	.xe_ye(\~QUARTUS_CREATED_GND~I_combout ),
	.se(\~QUARTUS_CREATED_GND~I_combout ),
	.ardin(23'b11111111111111111111111),
	.busy(\~QUARTUS_CREATED_UNVM~~busy ),
	.osc(),
	.bgpbusy(),
	.sp_pass(),
	.se_pass(),
	.drdout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_UNVM~ .addr_range1_end_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .addr_range1_offset = -1;
defparam \~QUARTUS_CREATED_UNVM~ .addr_range2_end_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .addr_range2_offset = -1;
defparam \~QUARTUS_CREATED_UNVM~ .addr_range3_offset = -1;
defparam \~QUARTUS_CREATED_UNVM~ .is_compressed_image = "false";
defparam \~QUARTUS_CREATED_UNVM~ .is_dual_boot = "false";
defparam \~QUARTUS_CREATED_UNVM~ .is_eram_skip = "false";
defparam \~QUARTUS_CREATED_UNVM~ .max_ufm_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .max_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .min_ufm_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .min_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .part_name = "quartus_created_unvm";
defparam \~QUARTUS_CREATED_UNVM~ .reserve_block = "true";
// synopsys translate_on

// Location: ADCBLOCK_X43_Y52_N0
fiftyfivenm_adcblock \~QUARTUS_CREATED_ADC1~ (
	.soc(\~QUARTUS_CREATED_GND~I_combout ),
	.usr_pwd(vcc),
	.tsen(\~QUARTUS_CREATED_GND~I_combout ),
	.clkin_from_pll_c0(gnd),
	.chsel({\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout }),
	.eoc(\~QUARTUS_CREATED_ADC1~~eoc ),
	.dout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_ADC1~ .analog_input_pin_mask = 0;
defparam \~QUARTUS_CREATED_ADC1~ .clkdiv = 1;
defparam \~QUARTUS_CREATED_ADC1~ .device_partname_fivechar_prefix = "none";
defparam \~QUARTUS_CREATED_ADC1~ .is_this_first_or_second_adc = 1;
defparam \~QUARTUS_CREATED_ADC1~ .prescalar = 0;
defparam \~QUARTUS_CREATED_ADC1~ .pwd = 1;
defparam \~QUARTUS_CREATED_ADC1~ .refsel = 0;
defparam \~QUARTUS_CREATED_ADC1~ .reserve_block = "true";
defparam \~QUARTUS_CREATED_ADC1~ .testbits = 66;
defparam \~QUARTUS_CREATED_ADC1~ .tsclkdiv = 1;
defparam \~QUARTUS_CREATED_ADC1~ .tsclksel = 0;
// synopsys translate_on

// Location: ADCBLOCK_X43_Y51_N0
fiftyfivenm_adcblock \~QUARTUS_CREATED_ADC2~ (
	.soc(\~QUARTUS_CREATED_GND~I_combout ),
	.usr_pwd(vcc),
	.tsen(\~QUARTUS_CREATED_GND~I_combout ),
	.clkin_from_pll_c0(gnd),
	.chsel({\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout }),
	.eoc(\~QUARTUS_CREATED_ADC2~~eoc ),
	.dout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_ADC2~ .analog_input_pin_mask = 0;
defparam \~QUARTUS_CREATED_ADC2~ .clkdiv = 1;
defparam \~QUARTUS_CREATED_ADC2~ .device_partname_fivechar_prefix = "none";
defparam \~QUARTUS_CREATED_ADC2~ .is_this_first_or_second_adc = 2;
defparam \~QUARTUS_CREATED_ADC2~ .prescalar = 0;
defparam \~QUARTUS_CREATED_ADC2~ .pwd = 1;
defparam \~QUARTUS_CREATED_ADC2~ .refsel = 0;
defparam \~QUARTUS_CREATED_ADC2~ .reserve_block = "true";
defparam \~QUARTUS_CREATED_ADC2~ .testbits = 66;
defparam \~QUARTUS_CREATED_ADC2~ .tsclkdiv = 1;
defparam \~QUARTUS_CREATED_ADC2~ .tsclksel = 0;
// synopsys translate_on

assign HEX0[0] = \HEX0[0]~output_o ;

assign HEX0[1] = \HEX0[1]~output_o ;

assign HEX0[2] = \HEX0[2]~output_o ;

assign HEX0[3] = \HEX0[3]~output_o ;

assign HEX0[4] = \HEX0[4]~output_o ;

assign HEX0[5] = \HEX0[5]~output_o ;

assign HEX0[6] = \HEX0[6]~output_o ;

assign HEX1[0] = \HEX1[0]~output_o ;

assign HEX1[1] = \HEX1[1]~output_o ;

assign HEX1[2] = \HEX1[2]~output_o ;

assign HEX1[3] = \HEX1[3]~output_o ;

assign HEX1[4] = \HEX1[4]~output_o ;

assign HEX1[5] = \HEX1[5]~output_o ;

assign HEX1[6] = \HEX1[6]~output_o ;

assign HEX2[0] = \HEX2[0]~output_o ;

assign HEX2[1] = \HEX2[1]~output_o ;

assign HEX2[2] = \HEX2[2]~output_o ;

assign HEX2[3] = \HEX2[3]~output_o ;

assign HEX2[4] = \HEX2[4]~output_o ;

assign HEX2[5] = \HEX2[5]~output_o ;

assign HEX2[6] = \HEX2[6]~output_o ;

assign HEX3[0] = \HEX3[0]~output_o ;

assign HEX3[1] = \HEX3[1]~output_o ;

assign HEX3[2] = \HEX3[2]~output_o ;

assign HEX3[3] = \HEX3[3]~output_o ;

assign HEX3[4] = \HEX3[4]~output_o ;

assign HEX3[5] = \HEX3[5]~output_o ;

assign HEX3[6] = \HEX3[6]~output_o ;

assign HEX4[0] = \HEX4[0]~output_o ;

assign HEX4[1] = \HEX4[1]~output_o ;

assign HEX4[2] = \HEX4[2]~output_o ;

assign HEX4[3] = \HEX4[3]~output_o ;

assign HEX4[4] = \HEX4[4]~output_o ;

assign HEX4[5] = \HEX4[5]~output_o ;

assign HEX4[6] = \HEX4[6]~output_o ;

assign LEDR[0] = \LEDR[0]~output_o ;

assign LEDR[1] = \LEDR[1]~output_o ;

assign LEDR[2] = \LEDR[2]~output_o ;

assign LEDR[3] = \LEDR[3]~output_o ;

assign LEDR[4] = \LEDR[4]~output_o ;

assign LEDR[5] = \LEDR[5]~output_o ;

assign LEDR[6] = \LEDR[6]~output_o ;

assign LEDR[7] = \LEDR[7]~output_o ;

assign LEDR[8] = \LEDR[8]~output_o ;

assign LEDR[9] = \LEDR[9]~output_o ;

endmodule

module hard_block (

	devpor,
	devclrn,
	devoe);

// Design Ports Information
// ~ALTERA_TMS~	=>  Location: PIN_H2,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
// ~ALTERA_TCK~	=>  Location: PIN_G2,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
// ~ALTERA_TDI~	=>  Location: PIN_L4,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
// ~ALTERA_TDO~	=>  Location: PIN_M5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_CONFIG_SEL~	=>  Location: PIN_H10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_nCONFIG~	=>  Location: PIN_H9,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
// ~ALTERA_nSTATUS~	=>  Location: PIN_G9,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
// ~ALTERA_CONF_DONE~	=>  Location: PIN_F8,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \~ALTERA_TMS~~padout ;
wire \~ALTERA_TCK~~padout ;
wire \~ALTERA_TDI~~padout ;
wire \~ALTERA_CONFIG_SEL~~padout ;
wire \~ALTERA_nCONFIG~~padout ;
wire \~ALTERA_nSTATUS~~padout ;
wire \~ALTERA_CONF_DONE~~padout ;
wire \~ALTERA_TMS~~ibuf_o ;
wire \~ALTERA_TCK~~ibuf_o ;
wire \~ALTERA_TDI~~ibuf_o ;
wire \~ALTERA_CONFIG_SEL~~ibuf_o ;
wire \~ALTERA_nCONFIG~~ibuf_o ;
wire \~ALTERA_nSTATUS~~ibuf_o ;
wire \~ALTERA_CONF_DONE~~ibuf_o ;


endmodule
