{"top":"global.mapping_function_4",
"namespaces":{
  "cgralib":{
    "modules":{
      "BitIO":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "modparams":{"mode":"String"}
      }
    },
    "generators":{
      "IO":{
        "typegen":"cgralib.unary",
        "genparams":{"width":"Int"}
      },
      "Mem":{
        "typegen":"cgralib.cgralib_mem_type",
        "genparams":{"ID":"String", "has_external_addrgen":"Bool", "has_flush":"Bool", "has_read_valid":"Bool", "has_reset":"Bool", "has_stencil_valid":"Bool", "has_valid":"Bool", "is_rom":"Bool", "num_inputs":"Int", "num_outputs":"Int", "use_prebuilt_mem":"Bool", "width":"Int"},
        "defaultgenargs":{"ID":["String",""], "has_external_addrgen":["Bool",false], "has_flush":["Bool",false], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",false]}
      },
      "Mem_amber":{
        "typegen":"cgralib.cgralib_mem_amber_type",
        "genparams":{"ID":"String", "has_external_addrgen":"Bool", "has_flush":"Bool", "has_read_valid":"Bool", "has_reset":"Bool", "has_stencil_valid":"Bool", "has_valid":"Bool", "is_rom":"Bool", "num_inputs":"Int", "num_outputs":"Int", "use_prebuilt_mem":"Bool", "width":"Int"},
        "defaultgenargs":{"ID":["String",""], "has_external_addrgen":["Bool",false], "has_flush":["Bool",false], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",false]}
      },
      "Mem_jade":{
        "typegen":"cgralib.MemType",
        "genparams":{"total_depth":"Int", "width":"Int"},
        "defaultgenargs":{"total_depth":["Int",1024], "width":["Int",16]}
      },
      "PE":{
        "typegen":"cgralib.PEType",
        "genparams":{"numbitports":"Int", "numdataports":"Int", "op_kind":"String", "width":"Int"},
        "defaultgenargs":{"numbitports":["Int",3], "numdataports":["Int",2], "width":["Int",16]}
      }
    },
    "typegens":{
      "MemType":[{"total_depth":"Int", "width":"Int"},"implicit"],
      "PEType":[{"numbitports":"Int", "numdataports":"Int", "op_kind":"String", "width":"Int"},"implicit"],
      "cgralib_mem_amber_type":[{"ID":"String", "has_external_addrgen":"Bool", "has_flush":"Bool", "has_read_valid":"Bool", "has_reset":"Bool", "has_stencil_valid":"Bool", "has_valid":"Bool", "is_rom":"Bool", "num_inputs":"Int", "num_outputs":"Int", "use_prebuilt_mem":"Bool", "width":"Int"},"implicit"],
      "cgralib_mem_type":[{"ID":"String", "has_external_addrgen":"Bool", "has_flush":"Bool", "has_read_valid":"Bool", "has_reset":"Bool", "has_stencil_valid":"Bool", "has_valid":"Bool", "is_rom":"Bool", "num_inputs":"Int", "num_outputs":"Int", "use_prebuilt_mem":"Bool", "width":"Int"},"implicit"],
      "unary":[{"width":"Int"},"implicit"]
    }
  },
  "global":{
    "modules":{
      "ADD":{
        "type":["Record",[
          ["a",["Array",16,"BitIn"]],
          ["b",["Array",16,"BitIn"]],
          ["O0",["Array",16,"Bit"]],
          ["O1","Bit"],
          ["O2","Bit"],
          ["O3","Bit"],
          ["O4","Bit"],
          ["O5","Bit"],
          ["CLK",["Named","coreir.clkIn"]],
          ["ASYNCRESET",["Named","coreir.arstIn"]]
        ]],
        "instances":{
          "bit_const_0_None":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "const_0_16":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "const_0_17":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",17]},
            "modargs":{"value":[["BitVector",17],"17'h00000"]}
          },
          "magma_Bit_and_inst0":{
            "modref":"corebit.and"
          },
          "magma_Bit_and_inst1":{
            "modref":"corebit.and"
          },
          "magma_Bit_and_inst2":{
            "modref":"corebit.and"
          },
          "magma_Bit_and_inst3":{
            "modref":"corebit.and"
          },
          "magma_Bit_not_inst0":{
            "modref":"corebit.not"
          },
          "magma_Bit_not_inst1":{
            "modref":"corebit.not"
          },
          "magma_Bit_not_inst2":{
            "modref":"corebit.not"
          },
          "magma_Bit_or_inst0":{
            "modref":"corebit.or"
          },
          "magma_Bits_16_eq_inst0":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "magma_Bits_17_add_inst0":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",17]}
          },
          "magma_Bits_17_add_inst1":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",17]}
          }
        },
        "connections":[
          ["magma_Bits_17_add_inst0.in0.16","bit_const_0_None.out"],
          ["magma_Bits_17_add_inst0.in1.16","bit_const_0_None.out"],
          ["magma_Bits_16_eq_inst0.in1","const_0_16.out"],
          ["magma_Bits_17_add_inst1.in1","const_0_17.out"],
          ["self.a.15","magma_Bit_and_inst0.in0"],
          ["self.b.15","magma_Bit_and_inst0.in1"],
          ["magma_Bit_and_inst1.in0","magma_Bit_and_inst0.out"],
          ["magma_Bit_not_inst0.out","magma_Bit_and_inst1.in1"],
          ["magma_Bit_or_inst0.in0","magma_Bit_and_inst1.out"],
          ["magma_Bit_not_inst1.out","magma_Bit_and_inst2.in0"],
          ["magma_Bit_not_inst2.out","magma_Bit_and_inst2.in1"],
          ["magma_Bit_and_inst3.in0","magma_Bit_and_inst2.out"],
          ["magma_Bits_17_add_inst1.out.15","magma_Bit_and_inst3.in1"],
          ["magma_Bit_or_inst0.in1","magma_Bit_and_inst3.out"],
          ["magma_Bits_17_add_inst1.out.15","magma_Bit_not_inst0.in"],
          ["self.a.15","magma_Bit_not_inst1.in"],
          ["self.b.15","magma_Bit_not_inst2.in"],
          ["self.O5","magma_Bit_or_inst0.out"],
          ["magma_Bits_17_add_inst1.out.0:16","magma_Bits_16_eq_inst0.in0.0:16"],
          ["self.O2","magma_Bits_16_eq_inst0.out"],
          ["self.a.0:16","magma_Bits_17_add_inst0.in0.0:16"],
          ["self.b.0:16","magma_Bits_17_add_inst0.in1.0:16"],
          ["magma_Bits_17_add_inst1.in0","magma_Bits_17_add_inst0.out"],
          ["self.O0.0:16","magma_Bits_17_add_inst1.out.0:16"],
          ["self.O3","magma_Bits_17_add_inst1.out.15"],
          ["self.O1","magma_Bits_17_add_inst1.out.16"],
          ["self.O4","magma_Bits_17_add_inst1.out.16"]
        ]
      },
      "MUL":{
        "type":["Record",[
          ["instr",["Array",1,"BitIn"]],
          ["signed_",["Array",1,"BitIn"]],
          ["a",["Array",16,"BitIn"]],
          ["b",["Array",16,"BitIn"]],
          ["O",["Array",16,"Bit"]],
          ["CLK",["Named","coreir.clkIn"]],
          ["ASYNCRESET",["Named","coreir.arstIn"]]
        ]],
        "instances":{
          "Mux2xUInt16_inst0":{
            "modref":"global.Mux2xUInt16"
          },
          "Mux2xUInt32_inst0":{
            "modref":"global.Mux2xUInt32"
          },
          "Mux2xUInt32_inst1":{
            "modref":"global.Mux2xUInt32"
          },
          "bit_const_0_None":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "const_0_1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",1]},
            "modargs":{"value":[["BitVector",1],"1'h0"]}
          },
          "const_1_1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",1]},
            "modargs":{"value":[["BitVector",1],"1'h1"]}
          },
          "magma_Bits_1_eq_inst0":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",1]}
          },
          "magma_Bits_1_eq_inst1":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",1]}
          },
          "magma_Bits_32_mul_inst0":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["magma_Bits_32_mul_inst0.out.16:32","Mux2xUInt16_inst0.I0.0:16"],
          ["magma_Bits_32_mul_inst0.out.0:16","Mux2xUInt16_inst0.I1.0:16"],
          ["self.O","Mux2xUInt16_inst0.O"],
          ["magma_Bits_1_eq_inst1.out","Mux2xUInt16_inst0.S"],
          ["self.a.0:16","Mux2xUInt32_inst0.I0.0:16"],
          ["bit_const_0_None.out","Mux2xUInt32_inst0.I0.16"],
          ["bit_const_0_None.out","Mux2xUInt32_inst0.I0.17"],
          ["bit_const_0_None.out","Mux2xUInt32_inst0.I0.18"],
          ["bit_const_0_None.out","Mux2xUInt32_inst0.I0.19"],
          ["bit_const_0_None.out","Mux2xUInt32_inst0.I0.20"],
          ["bit_const_0_None.out","Mux2xUInt32_inst0.I0.21"],
          ["bit_const_0_None.out","Mux2xUInt32_inst0.I0.22"],
          ["bit_const_0_None.out","Mux2xUInt32_inst0.I0.23"],
          ["bit_const_0_None.out","Mux2xUInt32_inst0.I0.24"],
          ["bit_const_0_None.out","Mux2xUInt32_inst0.I0.25"],
          ["bit_const_0_None.out","Mux2xUInt32_inst0.I0.26"],
          ["bit_const_0_None.out","Mux2xUInt32_inst0.I0.27"],
          ["bit_const_0_None.out","Mux2xUInt32_inst0.I0.28"],
          ["bit_const_0_None.out","Mux2xUInt32_inst0.I0.29"],
          ["bit_const_0_None.out","Mux2xUInt32_inst0.I0.30"],
          ["bit_const_0_None.out","Mux2xUInt32_inst0.I0.31"],
          ["self.a.0:16","Mux2xUInt32_inst0.I1.0:16"],
          ["self.a.15","Mux2xUInt32_inst0.I1.16"],
          ["self.a.15","Mux2xUInt32_inst0.I1.17"],
          ["self.a.15","Mux2xUInt32_inst0.I1.18"],
          ["self.a.15","Mux2xUInt32_inst0.I1.19"],
          ["self.a.15","Mux2xUInt32_inst0.I1.20"],
          ["self.a.15","Mux2xUInt32_inst0.I1.21"],
          ["self.a.15","Mux2xUInt32_inst0.I1.22"],
          ["self.a.15","Mux2xUInt32_inst0.I1.23"],
          ["self.a.15","Mux2xUInt32_inst0.I1.24"],
          ["self.a.15","Mux2xUInt32_inst0.I1.25"],
          ["self.a.15","Mux2xUInt32_inst0.I1.26"],
          ["self.a.15","Mux2xUInt32_inst0.I1.27"],
          ["self.a.15","Mux2xUInt32_inst0.I1.28"],
          ["self.a.15","Mux2xUInt32_inst0.I1.29"],
          ["self.a.15","Mux2xUInt32_inst0.I1.30"],
          ["self.a.15","Mux2xUInt32_inst0.I1.31"],
          ["magma_Bits_32_mul_inst0.in0","Mux2xUInt32_inst0.O"],
          ["magma_Bits_1_eq_inst0.out","Mux2xUInt32_inst0.S"],
          ["self.b.0:16","Mux2xUInt32_inst1.I0.0:16"],
          ["bit_const_0_None.out","Mux2xUInt32_inst1.I0.16"],
          ["bit_const_0_None.out","Mux2xUInt32_inst1.I0.17"],
          ["bit_const_0_None.out","Mux2xUInt32_inst1.I0.18"],
          ["bit_const_0_None.out","Mux2xUInt32_inst1.I0.19"],
          ["bit_const_0_None.out","Mux2xUInt32_inst1.I0.20"],
          ["bit_const_0_None.out","Mux2xUInt32_inst1.I0.21"],
          ["bit_const_0_None.out","Mux2xUInt32_inst1.I0.22"],
          ["bit_const_0_None.out","Mux2xUInt32_inst1.I0.23"],
          ["bit_const_0_None.out","Mux2xUInt32_inst1.I0.24"],
          ["bit_const_0_None.out","Mux2xUInt32_inst1.I0.25"],
          ["bit_const_0_None.out","Mux2xUInt32_inst1.I0.26"],
          ["bit_const_0_None.out","Mux2xUInt32_inst1.I0.27"],
          ["bit_const_0_None.out","Mux2xUInt32_inst1.I0.28"],
          ["bit_const_0_None.out","Mux2xUInt32_inst1.I0.29"],
          ["bit_const_0_None.out","Mux2xUInt32_inst1.I0.30"],
          ["bit_const_0_None.out","Mux2xUInt32_inst1.I0.31"],
          ["self.b.0:16","Mux2xUInt32_inst1.I1.0:16"],
          ["self.b.15","Mux2xUInt32_inst1.I1.16"],
          ["self.b.15","Mux2xUInt32_inst1.I1.17"],
          ["self.b.15","Mux2xUInt32_inst1.I1.18"],
          ["self.b.15","Mux2xUInt32_inst1.I1.19"],
          ["self.b.15","Mux2xUInt32_inst1.I1.20"],
          ["self.b.15","Mux2xUInt32_inst1.I1.21"],
          ["self.b.15","Mux2xUInt32_inst1.I1.22"],
          ["self.b.15","Mux2xUInt32_inst1.I1.23"],
          ["self.b.15","Mux2xUInt32_inst1.I1.24"],
          ["self.b.15","Mux2xUInt32_inst1.I1.25"],
          ["self.b.15","Mux2xUInt32_inst1.I1.26"],
          ["self.b.15","Mux2xUInt32_inst1.I1.27"],
          ["self.b.15","Mux2xUInt32_inst1.I1.28"],
          ["self.b.15","Mux2xUInt32_inst1.I1.29"],
          ["self.b.15","Mux2xUInt32_inst1.I1.30"],
          ["self.b.15","Mux2xUInt32_inst1.I1.31"],
          ["magma_Bits_32_mul_inst0.in1","Mux2xUInt32_inst1.O"],
          ["magma_Bits_1_eq_inst0.out","Mux2xUInt32_inst1.S"],
          ["magma_Bits_1_eq_inst1.in1","const_0_1.out"],
          ["magma_Bits_1_eq_inst0.in1","const_1_1.out"],
          ["self.signed_","magma_Bits_1_eq_inst0.in0"],
          ["self.instr","magma_Bits_1_eq_inst1.in0"]
        ]
      },
      "Mux2xBits16":{
        "type":["Record",[
          ["I0",["Array",16,"BitIn"]],
          ["I1",["Array",16,"BitIn"]],
          ["S","BitIn"],
          ["O",["Array",16,"Bit"]]
        ]],
        "instances":{
          "coreir_commonlib_mux2x16_inst0":{
            "genref":"commonlib.muxn",
            "genargs":{"N":["Int",2], "width":["Int",16]}
          }
        },
        "connections":[
          ["self.I0","coreir_commonlib_mux2x16_inst0.in.data.0"],
          ["self.I1","coreir_commonlib_mux2x16_inst0.in.data.1"],
          ["self.S","coreir_commonlib_mux2x16_inst0.in.sel.0"],
          ["self.O","coreir_commonlib_mux2x16_inst0.out"]
        ]
      },
      "Mux2xUInt16":{
        "type":["Record",[
          ["I0",["Array",16,"BitIn"]],
          ["I1",["Array",16,"BitIn"]],
          ["S","BitIn"],
          ["O",["Array",16,"Bit"]]
        ]],
        "instances":{
          "coreir_commonlib_mux2x16_inst0":{
            "genref":"commonlib.muxn",
            "genargs":{"N":["Int",2], "width":["Int",16]}
          }
        },
        "connections":[
          ["self.I0","coreir_commonlib_mux2x16_inst0.in.data.0"],
          ["self.I1","coreir_commonlib_mux2x16_inst0.in.data.1"],
          ["self.S","coreir_commonlib_mux2x16_inst0.in.sel.0"],
          ["self.O","coreir_commonlib_mux2x16_inst0.out"]
        ]
      },
      "Mux2xUInt32":{
        "type":["Record",[
          ["I0",["Array",32,"BitIn"]],
          ["I1",["Array",32,"BitIn"]],
          ["S","BitIn"],
          ["O",["Array",32,"Bit"]]
        ]],
        "instances":{
          "coreir_commonlib_mux2x32_inst0":{
            "genref":"commonlib.muxn",
            "genargs":{"N":["Int",2], "width":["Int",32]}
          }
        },
        "connections":[
          ["self.I0","coreir_commonlib_mux2x32_inst0.in.data.0"],
          ["self.I1","coreir_commonlib_mux2x32_inst0.in.data.1"],
          ["self.S","coreir_commonlib_mux2x32_inst0.in.sel.0"],
          ["self.O","coreir_commonlib_mux2x32_inst0.out"]
        ]
      },
      "PE":{
        "type":["Record",[
          ["inst",["Array",23,"BitIn"]],
          ["inputs",["Array",48,"BitIn"]],
          ["clk_en","BitIn"],
          ["O",["Array",17,"Bit"]],
          ["CLK",["Named","coreir.clkIn"]],
          ["ASYNCRESET",["Named","coreir.arstIn"]]
        ]],
        "instances":{
          "ADD_inst0":{
            "modref":"global.ADD"
          },
          "ADD_inst1":{
            "modref":"global.ADD"
          },
          "MUL_inst0":{
            "modref":"global.MUL"
          },
          "Mux2xBits16_inst0":{
            "modref":"global.Mux2xBits16"
          },
          "Mux2xBits16_inst1":{
            "modref":"global.Mux2xBits16"
          },
          "Mux2xBits16_inst2":{
            "modref":"global.Mux2xBits16"
          },
          "Mux2xBits16_inst3":{
            "modref":"global.Mux2xBits16"
          },
          "Mux2xBits16_inst4":{
            "modref":"global.Mux2xBits16"
          },
          "Mux2xBits16_inst5":{
            "modref":"global.Mux2xBits16"
          },
          "Mux2xBits16_inst6":{
            "modref":"global.Mux2xBits16"
          },
          "const_0_1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",1]},
            "modargs":{"value":[["BitVector",1],"1'h0"]}
          },
          "const_0_2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",2]},
            "modargs":{"value":[["BitVector",2],"2'h0"]}
          },
          "const_1_1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",1]},
            "modargs":{"value":[["BitVector",1],"1'h1"]}
          },
          "const_1_2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",2]},
            "modargs":{"value":[["BitVector",2],"2'h1"]}
          },
          "const_2_2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",2]},
            "modargs":{"value":[["BitVector",2],"2'h2"]}
          },
          "magma_Bits_1_eq_inst0":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",1]}
          },
          "magma_Bits_1_eq_inst1":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",1]}
          },
          "magma_Bits_1_eq_inst2":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",1]}
          },
          "magma_Bits_1_eq_inst3":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",1]}
          },
          "magma_Bits_2_eq_inst0":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",2]}
          },
          "magma_Bits_2_eq_inst1":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",2]}
          },
          "magma_Bits_2_eq_inst2":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",2]}
          }
        },
        "connections":[
          ["self.ASYNCRESET","ADD_inst0.ASYNCRESET"],
          ["self.CLK","ADD_inst0.CLK"],
          ["Mux2xBits16_inst2.I0","ADD_inst0.O0"],
          ["Mux2xBits16_inst2.I1","ADD_inst0.O0"],
          ["self.inputs.16:32","ADD_inst0.a.0:16"],
          ["MUL_inst0.O","ADD_inst0.b"],
          ["self.ASYNCRESET","ADD_inst1.ASYNCRESET"],
          ["self.CLK","ADD_inst1.CLK"],
          ["Mux2xBits16_inst6.I1","ADD_inst1.O0"],
          ["self.inputs.32:48","ADD_inst1.a.0:16"],
          ["Mux2xBits16_inst3.O","ADD_inst1.b"],
          ["self.ASYNCRESET","MUL_inst0.ASYNCRESET"],
          ["self.CLK","MUL_inst0.CLK"],
          ["Mux2xBits16_inst4.I0","MUL_inst0.O"],
          ["Mux2xBits16_inst4.I1","MUL_inst0.O"],
          ["self.inputs.0:16","MUL_inst0.a.0:16"],
          ["Mux2xBits16_inst1.O","MUL_inst0.b"],
          ["self.inst.0","MUL_inst0.instr.0"],
          ["self.inst.22","MUL_inst0.signed_.0"],
          ["self.inst.1:17","Mux2xBits16_inst0.I0.0:16"],
          ["self.inst.1:17","Mux2xBits16_inst0.I1.0:16"],
          ["Mux2xBits16_inst1.I0","Mux2xBits16_inst0.O"],
          ["magma_Bits_1_eq_inst0.out","Mux2xBits16_inst0.S"],
          ["self.inputs.16:32","Mux2xBits16_inst1.I1.0:16"],
          ["magma_Bits_1_eq_inst1.out","Mux2xBits16_inst1.S"],
          ["Mux2xBits16_inst3.I0","Mux2xBits16_inst2.O"],
          ["magma_Bits_1_eq_inst2.out","Mux2xBits16_inst2.S"],
          ["self.inputs.16:32","Mux2xBits16_inst3.I1.0:16"],
          ["magma_Bits_1_eq_inst3.out","Mux2xBits16_inst3.S"],
          ["Mux2xBits16_inst5.I0","Mux2xBits16_inst4.O"],
          ["magma_Bits_2_eq_inst0.out","Mux2xBits16_inst4.S"],
          ["self.inst.1:17","Mux2xBits16_inst5.I1.0:16"],
          ["Mux2xBits16_inst6.I0","Mux2xBits16_inst5.O"],
          ["magma_Bits_2_eq_inst1.out","Mux2xBits16_inst5.S"],
          ["self.O.0:16","Mux2xBits16_inst6.O.0:16"],
          ["magma_Bits_2_eq_inst2.out","Mux2xBits16_inst6.S"],
          ["magma_Bits_1_eq_inst0.in1","const_0_1.out"],
          ["magma_Bits_1_eq_inst2.in1","const_0_1.out"],
          ["magma_Bits_2_eq_inst0.in1","const_0_2.out"],
          ["magma_Bits_1_eq_inst1.in1","const_1_1.out"],
          ["magma_Bits_1_eq_inst3.in1","const_1_1.out"],
          ["magma_Bits_2_eq_inst1.in1","const_1_2.out"],
          ["magma_Bits_2_eq_inst2.in1","const_2_2.out"],
          ["self.inst.18","magma_Bits_1_eq_inst0.in0.0"],
          ["self.inst.18","magma_Bits_1_eq_inst1.in0.0"],
          ["self.inst.19","magma_Bits_1_eq_inst2.in0.0"],
          ["self.inst.19","magma_Bits_1_eq_inst3.in0.0"],
          ["self.inst.20:22","magma_Bits_2_eq_inst0.in0.0:2"],
          ["self.inst.20:22","magma_Bits_2_eq_inst1.in0.0:2"],
          ["self.inst.20:22","magma_Bits_2_eq_inst2.in0.0:2"],
          ["self.inst.17","self.O.16"]
        ]
      },
      "PE_wrapped":{
        "type":["Record",[
          ["inst",["Array",23,"BitIn"]],
          ["inputs0",["Array",16,"BitIn"]],
          ["inputs1",["Array",16,"BitIn"]],
          ["inputs2",["Array",16,"BitIn"]],
          ["clk_en","BitIn"],
          ["O0",["Array",16,"Bit"]],
          ["O1","Bit"],
          ["CLK",["Named","coreir.clkIn"]],
          ["ASYNCRESET",["Named","coreir.arstIn"]]
        ]],
        "instances":{
          "PE_inst0":{
            "modref":"global.PE"
          }
        },
        "connections":[
          ["self.ASYNCRESET","PE_inst0.ASYNCRESET"],
          ["self.CLK","PE_inst0.CLK"],
          ["self.O0.0:16","PE_inst0.O.0:16"],
          ["self.O1","PE_inst0.O.16"],
          ["self.clk_en","PE_inst0.clk_en"],
          ["self.inputs0.0:16","PE_inst0.inputs.0:16"],
          ["self.inputs1.0:16","PE_inst0.inputs.16:32"],
          ["self.inputs2.0:16","PE_inst0.inputs.32:48"],
          ["self.inst","PE_inst0.inst"]
        ]
      },
      "WrappedPE":{
        "type":["Record",[
          ["inst",["Array",23,"BitIn"]],
          ["inputs0",["Array",16,"BitIn"]],
          ["inputs1",["Array",16,"BitIn"]],
          ["inputs2",["Array",16,"BitIn"]],
          ["clk_en","BitIn"],
          ["O0",["Array",16,"Bit"]],
          ["O1","Bit"],
          ["CLK",["Named","coreir.clkIn"]],
          ["ASYNCRESET",["Named","coreir.arstIn"]]
        ]],
        "instances":{
          "PE_wrapped_inst0":{
            "modref":"global.PE_wrapped"
          }
        },
        "connections":[
          ["self.ASYNCRESET","PE_wrapped_inst0.ASYNCRESET"],
          ["self.CLK","PE_wrapped_inst0.CLK"],
          ["self.O0","PE_wrapped_inst0.O0"],
          ["self.O1","PE_wrapped_inst0.O1"],
          ["self.clk_en","PE_wrapped_inst0.clk_en"],
          ["self.inputs0","PE_wrapped_inst0.inputs0"],
          ["self.inputs1","PE_wrapped_inst0.inputs1"],
          ["self.inputs2","PE_wrapped_inst0.inputs2"],
          ["self.inst","PE_wrapped_inst0.inst"]
        ]
      },
      "hcompute_conv_stencil":{
        "type":["Record",[
          ["out_conv_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "const_p0__258":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.out_conv_stencil","const_p0__258.out"]
        ]
      },
      "hcompute_conv_stencil_1":{
        "type":["Record",[
          ["out_conv_stencil",["Array",16,"Bit"]],
          ["in0_conv_stencil",["Array",1,["Array",16,"BitIn"]]],
          ["in1_hw_input_global_wrapper_stencil",["Array",2,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_conv_stencil_1_265_266":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_hw_input_global_wrapper_stencil_1_266_267":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "const_p3__264":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "mul_hw_input_global_wrapper_stencil_2_264_265":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["self.in0_conv_stencil.0","add_conv_stencil_1_265_266.in0"],
          ["mul_hw_input_global_wrapper_stencil_2_264_265.out","add_conv_stencil_1_265_266.in1"],
          ["add_hw_input_global_wrapper_stencil_1_266_267.in1","add_conv_stencil_1_265_266.out"],
          ["self.in1_hw_input_global_wrapper_stencil.0","add_hw_input_global_wrapper_stencil_1_266_267.in0"],
          ["self.out_conv_stencil","add_hw_input_global_wrapper_stencil_1_266_267.out"],
          ["mul_hw_input_global_wrapper_stencil_2_264_265.in1","const_p3__264.out"],
          ["self.in1_hw_input_global_wrapper_stencil.1","mul_hw_input_global_wrapper_stencil_2_264_265.in0"]
        ]
      },
      "hcompute_conv_stencil_1_mapped":{
        "type":["Record",[
          ["in0_conv_stencil",["Array",1,["Array",16,"BitIn"]]],
          ["in1_hw_input_global_wrapper_stencil",["Array",2,["Array",16,"BitIn"]]],
          ["out_conv_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "c139991965561296":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",23]},
            "modargs":{"value":[["BitVector",23],"23'h200006"]}
          },
          "c139991965586064":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "i139991968959632_i139991968589200":{
            "modref":"global.WrappedPE"
          }
        },
        "connections":[
          ["i139991968959632_i139991968589200.inst","c139991965561296.out"],
          ["i139991968959632_i139991968589200.clk_en","c139991965586064.out"],
          ["self.out_conv_stencil","i139991968959632_i139991968589200.O0"],
          ["self.in1_hw_input_global_wrapper_stencil.1","i139991968959632_i139991968589200.inputs0"],
          ["self.in0_conv_stencil.0","i139991968959632_i139991968589200.inputs1"],
          ["self.in1_hw_input_global_wrapper_stencil.0","i139991968959632_i139991968589200.inputs2"]
        ]
      },
      "hcompute_conv_stencil_mapped":{
        "type":["Record",[
          ["out_conv_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "c139991969010000":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "c139991980199312":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",23]},
            "modargs":{"value":[["BitVector",23],"23'h100000"]}
          },
          "c_0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "c_1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "c_2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "i139991966133840_i139991980253520":{
            "modref":"global.WrappedPE"
          }
        },
        "connections":[
          ["i139991966133840_i139991980253520.clk_en","c139991969010000.out"],
          ["i139991966133840_i139991980253520.inst","c139991980199312.out"],
          ["i139991966133840_i139991980253520.inputs0","c_0.out"],
          ["i139991966133840_i139991980253520.inputs1","c_1.out"],
          ["i139991966133840_i139991980253520.inputs2","c_2.out"],
          ["self.out_conv_stencil","i139991966133840_i139991980253520.O0"]
        ]
      },
      "hcompute_hw_input_global_wrapper_stencil":{
        "type":["Record",[
          ["out_hw_input_global_wrapper_stencil",["Array",16,"Bit"]],
          ["in0_hw_input_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_hw_input_global_wrapper_stencil","self.in0_hw_input_stencil.0"]
        ]
      },
      "hcompute_hw_input_global_wrapper_stencil_mapped":{
        "type":["Record",[
          ["in0_hw_input_stencil",["Array",1,["Array",16,"BitIn"]]],
          ["out_hw_input_global_wrapper_stencil",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out_hw_input_global_wrapper_stencil","self.in0_hw_input_stencil.0"]
        ]
      },
      "hcompute_hw_output_stencil":{
        "type":["Record",[
          ["out_hw_output_stencil",["Array",16,"Bit"]],
          ["in0_conv_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_hw_output_stencil","self.in0_conv_stencil.0"]
        ]
      },
      "hcompute_hw_output_stencil_mapped":{
        "type":["Record",[
          ["in0_conv_stencil",["Array",1,["Array",16,"BitIn"]]],
          ["out_hw_output_stencil",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out_hw_output_stencil","self.in0_conv_stencil.0"]
        ]
      },
      "mapping_function_0":{
        "type":["Record",[
          ["data35",["Array",16,"BitIn"]],
          ["data36",["Array",16,"BitIn"]],
          ["data38",["Array",16,"BitIn"]],
          ["data37",["Array",16,"BitIn"]],
          ["O",["Array",16,"Bit"]],
          ["CLK",["Named","coreir.clkIn"]],
          ["ASYNCRESET",["Named","coreir.arstIn"]]
        ]],
        "instances":{
          "magma_Bits_16_add_inst0":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "magma_Bits_16_add_inst1":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "magma_Bits_16_mul_inst0":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["self.data37","magma_Bits_16_add_inst0.in0"],
          ["magma_Bits_16_mul_inst0.out","magma_Bits_16_add_inst0.in1"],
          ["magma_Bits_16_add_inst1.in1","magma_Bits_16_add_inst0.out"],
          ["self.data38","magma_Bits_16_add_inst1.in0"],
          ["self.O","magma_Bits_16_add_inst1.out"],
          ["self.data36","magma_Bits_16_mul_inst0.in0"],
          ["self.data35","magma_Bits_16_mul_inst0.in1"]
        ]
      },
      "mapping_function_1":{
        "type":["Record",[
          ["data41",["Array",16,"BitIn"]],
          ["data40",["Array",16,"BitIn"]],
          ["O",["Array",16,"Bit"]],
          ["CLK",["Named","coreir.clkIn"]],
          ["ASYNCRESET",["Named","coreir.arstIn"]]
        ]],
        "instances":{
          "magma_Bits_16_mul_inst0":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["self.data40","magma_Bits_16_mul_inst0.in0"],
          ["self.data41","magma_Bits_16_mul_inst0.in1"],
          ["self.O","magma_Bits_16_mul_inst0.out"]
        ]
      },
      "mapping_function_2":{
        "type":["Record",[
          ["data43",["Array",16,"BitIn"]],
          ["data44",["Array",16,"BitIn"]],
          ["O",["Array",16,"Bit"]],
          ["CLK",["Named","coreir.clkIn"]],
          ["ASYNCRESET",["Named","coreir.arstIn"]]
        ]],
        "instances":{
          "magma_Bits_16_add_inst0":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["self.data43","magma_Bits_16_add_inst0.in0"],
          ["self.data44","magma_Bits_16_add_inst0.in1"],
          ["self.O","magma_Bits_16_add_inst0.out"]
        ]
      },
      "mapping_function_3":{
        "type":["Record",[
          ["data46",["Array",16,"BitIn"]],
          ["O",["Array",16,"Bit"]],
          ["CLK",["Named","coreir.clkIn"]],
          ["ASYNCRESET",["Named","coreir.arstIn"]]
        ]],
        "connections":[
          ["self.data46","self.O"]
        ]
      },
      "mapping_function_4":{
        "type":["Record",[
          ["data48","BitIn"],
          ["O","Bit"],
          ["CLK",["Named","coreir.clkIn"]],
          ["ASYNCRESET",["Named","coreir.arstIn"]]
        ]],
        "connections":[
          ["self.data48","self.O"]
        ]
      }
    }
  }
}
}
