{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 10.0 Build 218 06/27/2010 SJ Full Version " "Info: Version 10.0 Build 218 06/27/2010 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Feb  2 19:50:15 2011 " "Info: Processing started: Wed Feb  2 19:50:15 2011" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off vga_ref -c vga_ref " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off vga_ref -c vga_ref" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_ref.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file vga_ref.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 vga_ref " "Info: Found entity 1: vga_ref" {  } { { "../vga_ref.bdf" "" { Schematic "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/vga_ref.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sram.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file sram.v" { { "Info" "ISGN_ENTITY_NAME" "1 sram " "Info: Found entity 1: sram" {  } { { "sram.v" "" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/sram.v" 49 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clocks.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file clocks.v" { { "Info" "ISGN_ENTITY_NAME" "1 clocks " "Info: Found entity 1: clocks" {  } { { "clocks.v" "" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/clocks.v" 48 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "vga_ref " "Info: Elaborating entity \"vga_ref\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "vga_ref_2C35.v 24 24 " "Warning: Using design file vga_ref_2C35.v, which is not specified as a design file for the current project, but contains definitions for 24 design units and 24 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 clocks_avalon_clocks_slave_arbitrator " "Info: Found entity 1: clocks_avalon_clocks_slave_arbitrator" {  } { { "vga_ref_2C35.v" "" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/vga_ref_2C35.v" 26 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 cpu_jtag_debug_module_arbitrator " "Info: Found entity 2: cpu_jtag_debug_module_arbitrator" {  } { { "vga_ref_2C35.v" "" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/vga_ref_2C35.v" 288 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "3 cpu_data_master_arbitrator " "Info: Found entity 3: cpu_data_master_arbitrator" {  } { { "vga_ref_2C35.v" "" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/vga_ref_2C35.v" 726 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "4 cpu_instruction_master_arbitrator " "Info: Found entity 4: cpu_instruction_master_arbitrator" {  } { { "vga_ref_2C35.v" "" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/vga_ref_2C35.v" 1156 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "5 jtag_uart_avalon_jtag_slave_arbitrator " "Info: Found entity 5: jtag_uart_avalon_jtag_slave_arbitrator" {  } { { "vga_ref_2C35.v" "" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/vga_ref_2C35.v" 1505 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "6 rdv_fifo_for_cpu_data_master_to_sdram_s1_module " "Info: Found entity 6: rdv_fifo_for_cpu_data_master_to_sdram_s1_module" {  } { { "vga_ref_2C35.v" "" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/vga_ref_2C35.v" 1811 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "7 rdv_fifo_for_cpu_instruction_master_to_sdram_s1_module " "Info: Found entity 7: rdv_fifo_for_cpu_instruction_master_to_sdram_s1_module" {  } { { "vga_ref_2C35.v" "" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/vga_ref_2C35.v" 2159 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "8 rdv_fifo_for_vga_controller_m1_to_sdram_s1_module " "Info: Found entity 8: rdv_fifo_for_vga_controller_m1_to_sdram_s1_module" {  } { { "vga_ref_2C35.v" "" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/vga_ref_2C35.v" 2507 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "9 sdram_s1_arbitrator " "Info: Found entity 9: sdram_s1_arbitrator" {  } { { "vga_ref_2C35.v" "" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/vga_ref_2C35.v" 2855 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "10 rdv_fifo_for_cpu_data_master_to_sram_avalon_sram_slave_module " "Info: Found entity 10: rdv_fifo_for_cpu_data_master_to_sram_avalon_sram_slave_module" {  } { { "vga_ref_2C35.v" "" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/vga_ref_2C35.v" 3476 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "11 sram_avalon_sram_slave_arbitrator " "Info: Found entity 11: sram_avalon_sram_slave_arbitrator" {  } { { "vga_ref_2C35.v" "" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/vga_ref_2C35.v" 3634 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "12 sys_clk_timer_s1_arbitrator " "Info: Found entity 12: sys_clk_timer_s1_arbitrator" {  } { { "vga_ref_2C35.v" "" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/vga_ref_2C35.v" 3966 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "13 sysid_control_slave_arbitrator " "Info: Found entity 13: sysid_control_slave_arbitrator" {  } { { "vga_ref_2C35.v" "" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/vga_ref_2C35.v" 4242 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "14 tri_state_bridge_avalon_slave_arbitrator " "Info: Found entity 14: tri_state_bridge_avalon_slave_arbitrator" {  } { { "vga_ref_2C35.v" "" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/vga_ref_2C35.v" 4490 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "15 tri_state_bridge_bridge_arbitrator " "Info: Found entity 15: tri_state_bridge_bridge_arbitrator" {  } { { "vga_ref_2C35.v" "" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/vga_ref_2C35.v" 5154 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "16 vga_controller_s1_arbitrator " "Info: Found entity 16: vga_controller_s1_arbitrator" {  } { { "vga_ref_2C35.v" "" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/vga_ref_2C35.v" 5167 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "17 vga_controller_m1_arbitrator " "Info: Found entity 17: vga_controller_m1_arbitrator" {  } { { "vga_ref_2C35.v" "" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/vga_ref_2C35.v" 5435 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "18 vga_ref_2C35_clock_0_in_arbitrator " "Info: Found entity 18: vga_ref_2C35_clock_0_in_arbitrator" {  } { { "vga_ref_2C35.v" "" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/vga_ref_2C35.v" 5691 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "19 vga_ref_2C35_clock_0_out_arbitrator " "Info: Found entity 19: vga_ref_2C35_clock_0_out_arbitrator" {  } { { "vga_ref_2C35.v" "" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/vga_ref_2C35.v" 6010 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "20 vga_ref_2C35_reset_clk_in_domain_synch_module " "Info: Found entity 20: vga_ref_2C35_reset_clk_in_domain_synch_module" {  } { { "vga_ref_2C35.v" "" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/vga_ref_2C35.v" 6189 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "21 vga_ref_2C35_reset_sys_clk_domain_synch_module " "Info: Found entity 21: vga_ref_2C35_reset_sys_clk_domain_synch_module" {  } { { "vga_ref_2C35.v" "" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/vga_ref_2C35.v" 6234 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "22 vga_ref_2C35 " "Info: Found entity 22: vga_ref_2C35" {  } { { "vga_ref_2C35.v" "" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/vga_ref_2C35.v" 6279 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "23 ext_flash_lane0_module " "Info: Found entity 23: ext_flash_lane0_module" {  } { { "vga_ref_2C35.v" "" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/vga_ref_2C35.v" 7298 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "24 ext_flash " "Info: Found entity 24: ext_flash" {  } { { "vga_ref_2C35.v" "" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/vga_ref_2C35.v" 7387 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_ref_2C35 vga_ref_2C35:inst " "Info: Elaborating entity \"vga_ref_2C35\" for hierarchy \"vga_ref_2C35:inst\"" {  } { { "../vga_ref.bdf" "inst" { Schematic "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/vga_ref.bdf" { { 304 672 1088 960 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clocks_avalon_clocks_slave_arbitrator vga_ref_2C35:inst\|clocks_avalon_clocks_slave_arbitrator:the_clocks_avalon_clocks_slave " "Info: Elaborating entity \"clocks_avalon_clocks_slave_arbitrator\" for hierarchy \"vga_ref_2C35:inst\|clocks_avalon_clocks_slave_arbitrator:the_clocks_avalon_clocks_slave\"" {  } { { "vga_ref_2C35.v" "the_clocks_avalon_clocks_slave" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/vga_ref_2C35.v" 6626 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clocks vga_ref_2C35:inst\|clocks:the_clocks " "Info: Elaborating entity \"clocks\" for hierarchy \"vga_ref_2C35:inst\|clocks:the_clocks\"" {  } { { "vga_ref_2C35.v" "the_clocks" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/vga_ref_2C35.v" 6645 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "audio_clk_locked clocks.v(101) " "Warning (10858): Verilog HDL warning at clocks.v(101): object audio_clk_locked used but never assigned" {  } { { "clocks.v" "" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/clocks.v" 101 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "audio_clk_locked 0 clocks.v(101) " "Warning (10030): Net \"audio_clk_locked\" at clocks.v(101) has no driver or initial value, using a default initial value '0'" {  } { { "clocks.v" "" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/clocks.v" 101 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll vga_ref_2C35:inst\|clocks:the_clocks\|altpll:DE_Clock_Generator_System " "Info: Elaborating entity \"altpll\" for hierarchy \"vga_ref_2C35:inst\|clocks:the_clocks\|altpll:DE_Clock_Generator_System\"" {  } { { "clocks.v" "DE_Clock_Generator_System" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/clocks.v" 164 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_ref_2C35:inst\|clocks:the_clocks\|altpll:DE_Clock_Generator_System " "Info: Elaborated megafunction instantiation \"vga_ref_2C35:inst\|clocks:the_clocks\|altpll:DE_Clock_Generator_System\"" {  } { { "clocks.v" "" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/clocks.v" 164 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_ref_2C35:inst\|clocks:the_clocks\|altpll:DE_Clock_Generator_System " "Info: Instantiated megafunction \"vga_ref_2C35:inst\|clocks:the_clocks\|altpll:DE_Clock_Generator_System\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Info: Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Info: Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Info: Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Info: Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 1 " "Info: Parameter \"clk1_divide_by\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Info: Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 1 " "Info: Parameter \"clk1_multiply_by\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift -3000 " "Info: Parameter \"clk1_phase_shift\" = \"-3000\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 2 " "Info: Parameter \"clk2_divide_by\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Info: Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 1 " "Info: Parameter \"clk2_multiply_by\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 20000 " "Info: Parameter \"clk2_phase_shift\" = \"20000\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Info: Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "gate_lock_signal NO " "Info: Parameter \"gate_lock_signal\" = \"NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Info: Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Info: Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invalid_lock_multiplier 5 " "Info: Parameter \"invalid_lock_multiplier\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Info: Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Info: Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type FAST " "Info: Parameter \"pll_type\" = \"FAST\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Info: Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Info: Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Info: Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Info: Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Info: Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Info: Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Info: Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Info: Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Info: Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Info: Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Info: Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Info: Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Info: Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Info: Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Info: Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Info: Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Info: Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Info: Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Info: Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Info: Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Info: Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Info: Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Info: Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Info: Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Info: Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Info: Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Info: Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Info: Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Info: Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Info: Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Info: Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_enable0 PORT_UNUSED " "Info: Parameter \"port_enable0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_enable1 PORT_UNUSED " "Info: Parameter \"port_enable1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Info: Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Info: Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Info: Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Info: Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena0 PORT_UNUSED " "Info: Parameter \"port_extclkena0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena1 PORT_UNUSED " "Info: Parameter \"port_extclkena1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena2 PORT_UNUSED " "Info: Parameter \"port_extclkena2\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena3 PORT_UNUSED " "Info: Parameter \"port_extclkena3\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_sclkout0 PORT_UNUSED " "Info: Parameter \"port_sclkout0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_sclkout1 PORT_UNUSED " "Info: Parameter \"port_sclkout1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "valid_lock_multiplier 1 " "Info: Parameter \"valid_lock_multiplier\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "clocks.v" "" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/clocks.v" 164 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_jtag_debug_module_arbitrator vga_ref_2C35:inst\|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module " "Info: Elaborating entity \"cpu_jtag_debug_module_arbitrator\" for hierarchy \"vga_ref_2C35:inst\|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module\"" {  } { { "vga_ref_2C35.v" "the_cpu_jtag_debug_module" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/vga_ref_2C35.v" 6683 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_data_master_arbitrator vga_ref_2C35:inst\|cpu_data_master_arbitrator:the_cpu_data_master " "Info: Elaborating entity \"cpu_data_master_arbitrator\" for hierarchy \"vga_ref_2C35:inst\|cpu_data_master_arbitrator:the_cpu_data_master\"" {  } { { "vga_ref_2C35.v" "the_cpu_data_master" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/vga_ref_2C35.v" 6769 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_instruction_master_arbitrator vga_ref_2C35:inst\|cpu_instruction_master_arbitrator:the_cpu_instruction_master " "Info: Elaborating entity \"cpu_instruction_master_arbitrator\" for hierarchy \"vga_ref_2C35:inst\|cpu_instruction_master_arbitrator:the_cpu_instruction_master\"" {  } { { "vga_ref_2C35.v" "the_cpu_instruction_master" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/vga_ref_2C35.v" 6805 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.v 29 29 " "Info: Found 29 design units, including 29 entities, in source file cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_ic_data_module " "Info: Found entity 1: cpu_ic_data_module" {  } { { "cpu.v" "" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/cpu.v" 21 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 cpu_ic_tag_module " "Info: Found entity 2: cpu_ic_tag_module" {  } { { "cpu.v" "" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/cpu.v" 83 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "3 cpu_bht_module " "Info: Found entity 3: cpu_bht_module" {  } { { "cpu.v" "" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/cpu.v" 146 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "4 cpu_register_bank_a_module " "Info: Found entity 4: cpu_register_bank_a_module" {  } { { "cpu.v" "" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/cpu.v" 209 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "5 cpu_register_bank_b_module " "Info: Found entity 5: cpu_register_bank_b_module" {  } { { "cpu.v" "" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/cpu.v" 269 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "6 cpu_dc_tag_module " "Info: Found entity 6: cpu_dc_tag_module" {  } { { "cpu.v" "" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/cpu.v" 329 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "7 cpu_dc_data_module " "Info: Found entity 7: cpu_dc_data_module" {  } { { "cpu.v" "" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/cpu.v" 415 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "8 cpu_nios2_oci_debug " "Info: Found entity 8: cpu_nios2_oci_debug" {  } { { "cpu.v" "" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/cpu.v" 505 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "9 cpu_ociram_lpm_dram_bdp_component_module " "Info: Found entity 9: cpu_ociram_lpm_dram_bdp_component_module" {  } { { "cpu.v" "" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/cpu.v" 630 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "10 cpu_nios2_ocimem " "Info: Found entity 10: cpu_nios2_ocimem" {  } { { "cpu.v" "" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/cpu.v" 720 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "11 cpu_nios2_avalon_reg " "Info: Found entity 11: cpu_nios2_avalon_reg" {  } { { "cpu.v" "" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/cpu.v" 863 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "12 cpu_nios2_oci_break " "Info: Found entity 12: cpu_nios2_oci_break" {  } { { "cpu.v" "" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/cpu.v" 954 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "13 cpu_nios2_oci_xbrk " "Info: Found entity 13: cpu_nios2_oci_xbrk" {  } { { "cpu.v" "" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/cpu.v" 1369 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "14 cpu_nios2_oci_match_single " "Info: Found entity 14: cpu_nios2_oci_match_single" {  } { { "cpu.v" "" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/cpu.v" 1650 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "15 cpu_nios2_oci_match_paired " "Info: Found entity 15: cpu_nios2_oci_match_paired" {  } { { "cpu.v" "" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/cpu.v" 1683 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "16 cpu_nios2_oci_dbrk " "Info: Found entity 16: cpu_nios2_oci_dbrk" {  } { { "cpu.v" "" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/cpu.v" 1718 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "17 cpu_nios2_oci_itrace " "Info: Found entity 17: cpu_nios2_oci_itrace" {  } { { "cpu.v" "" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/cpu.v" 1962 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "18 cpu_nios2_oci_td_mode " "Info: Found entity 18: cpu_nios2_oci_td_mode" {  } { { "cpu.v" "" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/cpu.v" 2258 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "19 cpu_nios2_oci_dtrace " "Info: Found entity 19: cpu_nios2_oci_dtrace" {  } { { "cpu.v" "" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/cpu.v" 2322 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "20 cpu_nios2_oci_compute_tm_count " "Info: Found entity 20: cpu_nios2_oci_compute_tm_count" {  } { { "cpu.v" "" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/cpu.v" 2413 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "21 cpu_nios2_oci_fifowp_inc " "Info: Found entity 21: cpu_nios2_oci_fifowp_inc" {  } { { "cpu.v" "" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/cpu.v" 2481 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "22 cpu_nios2_oci_fifocount_inc " "Info: Found entity 22: cpu_nios2_oci_fifocount_inc" {  } { { "cpu.v" "" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/cpu.v" 2520 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "23 cpu_nios2_oci_fifo " "Info: Found entity 23: cpu_nios2_oci_fifo" {  } { { "cpu.v" "" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/cpu.v" 2563 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "24 cpu_nios2_oci_pib " "Info: Found entity 24: cpu_nios2_oci_pib" {  } { { "cpu.v" "" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/cpu.v" 3065 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "25 cpu_traceram_lpm_dram_bdp_component_module " "Info: Found entity 25: cpu_traceram_lpm_dram_bdp_component_module" {  } { { "cpu.v" "" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/cpu.v" 3130 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "26 cpu_nios2_oci_im " "Info: Found entity 26: cpu_nios2_oci_im" {  } { { "cpu.v" "" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/cpu.v" 3216 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "27 cpu_nios2_performance_monitors " "Info: Found entity 27: cpu_nios2_performance_monitors" {  } { { "cpu.v" "" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/cpu.v" 3350 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "28 cpu_nios2_oci " "Info: Found entity 28: cpu_nios2_oci" {  } { { "cpu.v" "" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/cpu.v" 3363 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "29 cpu " "Info: Found entity 29: cpu" {  } { { "cpu.v" "" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/cpu.v" 3883 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "cpu.v(1164) " "Warning (10037): Verilog HDL or VHDL warning at cpu.v(1164): conditional expression evaluates to a constant" {  } { { "cpu.v" "" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/cpu.v" 1164 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "cpu.v(1166) " "Warning (10037): Verilog HDL or VHDL warning at cpu.v(1166): conditional expression evaluates to a constant" {  } { { "cpu.v" "" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/cpu.v" 1166 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "cpu.v(1210) " "Warning (10037): Verilog HDL or VHDL warning at cpu.v(1210): conditional expression evaluates to a constant" {  } { { "cpu.v" "" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/cpu.v" 1210 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "cpu.v(1212) " "Warning (10037): Verilog HDL or VHDL warning at cpu.v(1212): conditional expression evaluates to a constant" {  } { { "cpu.v" "" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/cpu.v" 1212 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "cpu.v(2229) " "Warning (10037): Verilog HDL or VHDL warning at cpu.v(2229): conditional expression evaluates to a constant" {  } { { "cpu.v" "" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/cpu.v" 2229 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "cpu.v(2231) " "Warning (10037): Verilog HDL or VHDL warning at cpu.v(2231): conditional expression evaluates to a constant" {  } { { "cpu.v" "" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/cpu.v" 2231 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "cpu.v(2381) " "Warning (10037): Verilog HDL or VHDL warning at cpu.v(2381): conditional expression evaluates to a constant" {  } { { "cpu.v" "" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/cpu.v" 2381 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "cpu.v(3279) " "Warning (10037): Verilog HDL or VHDL warning at cpu.v(3279): conditional expression evaluates to a constant" {  } { { "cpu.v" "" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/cpu.v" 3279 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu vga_ref_2C35:inst\|cpu:the_cpu " "Info: Elaborating entity \"cpu\" for hierarchy \"vga_ref_2C35:inst\|cpu:the_cpu\"" {  } { { "vga_ref_2C35.v" "the_cpu" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/vga_ref_2C35.v" 6834 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "cpu_test_bench.v 1 1 " "Warning: Using design file cpu_test_bench.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_test_bench " "Info: Found entity 1: cpu_test_bench" {  } { { "cpu_test_bench.v" "" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/cpu_test_bench.v" 18 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_test_bench vga_ref_2C35:inst\|cpu:the_cpu\|cpu_test_bench:the_cpu_test_bench " "Info: Elaborating entity \"cpu_test_bench\" for hierarchy \"vga_ref_2C35:inst\|cpu:the_cpu\|cpu_test_bench:the_cpu_test_bench\"" {  } { { "cpu.v" "the_cpu_test_bench" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/cpu.v" 6052 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_ic_data_module vga_ref_2C35:inst\|cpu:the_cpu\|cpu_ic_data_module:cpu_ic_data " "Info: Elaborating entity \"cpu_ic_data_module\" for hierarchy \"vga_ref_2C35:inst\|cpu:the_cpu\|cpu_ic_data_module:cpu_ic_data\"" {  } { { "cpu.v" "cpu_ic_data" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/cpu.v" 7077 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram vga_ref_2C35:inst\|cpu:the_cpu\|cpu_ic_data_module:cpu_ic_data\|altsyncram:the_altsyncram " "Info: Elaborating entity \"altsyncram\" for hierarchy \"vga_ref_2C35:inst\|cpu:the_cpu\|cpu_ic_data_module:cpu_ic_data\|altsyncram:the_altsyncram\"" {  } { { "cpu.v" "the_altsyncram" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/cpu.v" 58 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_ref_2C35:inst\|cpu:the_cpu\|cpu_ic_data_module:cpu_ic_data\|altsyncram:the_altsyncram " "Info: Elaborated megafunction instantiation \"vga_ref_2C35:inst\|cpu:the_cpu\|cpu_ic_data_module:cpu_ic_data\|altsyncram:the_altsyncram\"" {  } { { "cpu.v" "" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/cpu.v" 58 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_ref_2C35:inst\|cpu:the_cpu\|cpu_ic_data_module:cpu_ic_data\|altsyncram:the_altsyncram " "Info: Instantiated megafunction \"vga_ref_2C35:inst\|cpu:the_cpu\|cpu_ic_data_module:cpu_ic_data\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Info: Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Info: Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Info: Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 1024 " "Info: Parameter \"numwords_b\" = \"1024\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Info: Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Info: Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Info: Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Info: Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Info: Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Info: Parameter \"width_a\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Info: Parameter \"width_b\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Info: Parameter \"widthad_a\" = \"10\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 10 " "Info: Parameter \"widthad_b\" = \"10\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "cpu.v" "" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/cpu.v" 58 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qed1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_qed1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qed1 " "Info: Found entity 1: altsyncram_qed1" {  } { { "db/altsyncram_qed1.tdf" "" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/db/altsyncram_qed1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_qed1 vga_ref_2C35:inst\|cpu:the_cpu\|cpu_ic_data_module:cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_qed1:auto_generated " "Info: Elaborating entity \"altsyncram_qed1\" for hierarchy \"vga_ref_2C35:inst\|cpu:the_cpu\|cpu_ic_data_module:cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_qed1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/usr/local/3rdparty/altera/quartus101/quartus/libraries/megafunctions/altsyncram.tdf" 789 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_ic_tag_module vga_ref_2C35:inst\|cpu:the_cpu\|cpu_ic_tag_module:cpu_ic_tag " "Info: Elaborating entity \"cpu_ic_tag_module\" for hierarchy \"vga_ref_2C35:inst\|cpu:the_cpu\|cpu_ic_tag_module:cpu_ic_tag\"" {  } { { "cpu.v" "cpu_ic_tag" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/cpu.v" 7143 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram vga_ref_2C35:inst\|cpu:the_cpu\|cpu_ic_tag_module:cpu_ic_tag\|altsyncram:the_altsyncram " "Info: Elaborating entity \"altsyncram\" for hierarchy \"vga_ref_2C35:inst\|cpu:the_cpu\|cpu_ic_tag_module:cpu_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "cpu.v" "the_altsyncram" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/cpu.v" 120 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_ref_2C35:inst\|cpu:the_cpu\|cpu_ic_tag_module:cpu_ic_tag\|altsyncram:the_altsyncram " "Info: Elaborated megafunction instantiation \"vga_ref_2C35:inst\|cpu:the_cpu\|cpu_ic_tag_module:cpu_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "cpu.v" "" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/cpu.v" 120 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_ref_2C35:inst\|cpu:the_cpu\|cpu_ic_tag_module:cpu_ic_tag\|altsyncram:the_altsyncram " "Info: Instantiated megafunction \"vga_ref_2C35:inst\|cpu:the_cpu\|cpu_ic_tag_module:cpu_ic_tag\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Info: Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file cpu_ic_tag_ram.mif " "Info: Parameter \"init_file\" = \"cpu_ic_tag_ram.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Info: Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 128 " "Info: Parameter \"numwords_a\" = \"128\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 128 " "Info: Parameter \"numwords_b\" = \"128\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Info: Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Info: Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Info: Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Info: Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Info: Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 21 " "Info: Parameter \"width_a\" = \"21\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 21 " "Info: Parameter \"width_b\" = \"21\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 7 " "Info: Parameter \"widthad_a\" = \"7\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 7 " "Info: Parameter \"widthad_b\" = \"7\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "cpu.v" "" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/cpu.v" 120 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_u0g1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_u0g1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_u0g1 " "Info: Found entity 1: altsyncram_u0g1" {  } { { "db/altsyncram_u0g1.tdf" "" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/db/altsyncram_u0g1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_u0g1 vga_ref_2C35:inst\|cpu:the_cpu\|cpu_ic_tag_module:cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_u0g1:auto_generated " "Info: Elaborating entity \"altsyncram_u0g1\" for hierarchy \"vga_ref_2C35:inst\|cpu:the_cpu\|cpu_ic_tag_module:cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_u0g1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/usr/local/3rdparty/altera/quartus101/quartus/libraries/megafunctions/altsyncram.tdf" 789 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_bht_module vga_ref_2C35:inst\|cpu:the_cpu\|cpu_bht_module:cpu_bht " "Info: Elaborating entity \"cpu_bht_module\" for hierarchy \"vga_ref_2C35:inst\|cpu:the_cpu\|cpu_bht_module:cpu_bht\"" {  } { { "cpu.v" "cpu_bht" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/cpu.v" 7347 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram vga_ref_2C35:inst\|cpu:the_cpu\|cpu_bht_module:cpu_bht\|altsyncram:the_altsyncram " "Info: Elaborating entity \"altsyncram\" for hierarchy \"vga_ref_2C35:inst\|cpu:the_cpu\|cpu_bht_module:cpu_bht\|altsyncram:the_altsyncram\"" {  } { { "cpu.v" "the_altsyncram" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/cpu.v" 183 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_ref_2C35:inst\|cpu:the_cpu\|cpu_bht_module:cpu_bht\|altsyncram:the_altsyncram " "Info: Elaborated megafunction instantiation \"vga_ref_2C35:inst\|cpu:the_cpu\|cpu_bht_module:cpu_bht\|altsyncram:the_altsyncram\"" {  } { { "cpu.v" "" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/cpu.v" 183 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_ref_2C35:inst\|cpu:the_cpu\|cpu_bht_module:cpu_bht\|altsyncram:the_altsyncram " "Info: Instantiated megafunction \"vga_ref_2C35:inst\|cpu:the_cpu\|cpu_bht_module:cpu_bht\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Info: Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file cpu_bht_ram.mif " "Info: Parameter \"init_file\" = \"cpu_bht_ram.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Info: Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Info: Parameter \"numwords_a\" = \"256\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 256 " "Info: Parameter \"numwords_b\" = \"256\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Info: Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Info: Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Info: Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Info: Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Info: Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 2 " "Info: Parameter \"width_a\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 2 " "Info: Parameter \"width_b\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Info: Parameter \"widthad_a\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 8 " "Info: Parameter \"widthad_b\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "cpu.v" "" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/cpu.v" 183 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_pkf1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_pkf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_pkf1 " "Info: Found entity 1: altsyncram_pkf1" {  } { { "db/altsyncram_pkf1.tdf" "" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/db/altsyncram_pkf1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_pkf1 vga_ref_2C35:inst\|cpu:the_cpu\|cpu_bht_module:cpu_bht\|altsyncram:the_altsyncram\|altsyncram_pkf1:auto_generated " "Info: Elaborating entity \"altsyncram_pkf1\" for hierarchy \"vga_ref_2C35:inst\|cpu:the_cpu\|cpu_bht_module:cpu_bht\|altsyncram:the_altsyncram\|altsyncram_pkf1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/usr/local/3rdparty/altera/quartus101/quartus/libraries/megafunctions/altsyncram.tdf" 789 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_register_bank_a_module vga_ref_2C35:inst\|cpu:the_cpu\|cpu_register_bank_a_module:cpu_register_bank_a " "Info: Elaborating entity \"cpu_register_bank_a_module\" for hierarchy \"vga_ref_2C35:inst\|cpu:the_cpu\|cpu_register_bank_a_module:cpu_register_bank_a\"" {  } { { "cpu.v" "cpu_register_bank_a" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/cpu.v" 7493 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram vga_ref_2C35:inst\|cpu:the_cpu\|cpu_register_bank_a_module:cpu_register_bank_a\|altsyncram:the_altsyncram " "Info: Elaborating entity \"altsyncram\" for hierarchy \"vga_ref_2C35:inst\|cpu:the_cpu\|cpu_register_bank_a_module:cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "cpu.v" "the_altsyncram" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/cpu.v" 243 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_ref_2C35:inst\|cpu:the_cpu\|cpu_register_bank_a_module:cpu_register_bank_a\|altsyncram:the_altsyncram " "Info: Elaborated megafunction instantiation \"vga_ref_2C35:inst\|cpu:the_cpu\|cpu_register_bank_a_module:cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "cpu.v" "" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/cpu.v" 243 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_ref_2C35:inst\|cpu:the_cpu\|cpu_register_bank_a_module:cpu_register_bank_a\|altsyncram:the_altsyncram " "Info: Instantiated megafunction \"vga_ref_2C35:inst\|cpu:the_cpu\|cpu_register_bank_a_module:cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Info: Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file cpu_rf_ram_a.mif " "Info: Parameter \"init_file\" = \"cpu_rf_ram_a.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Info: Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Info: Parameter \"numwords_a\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Info: Parameter \"numwords_b\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Info: Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Info: Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Info: Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Info: Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Info: Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Info: Parameter \"width_a\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Info: Parameter \"width_b\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Info: Parameter \"widthad_a\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Info: Parameter \"widthad_b\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "cpu.v" "" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/cpu.v" 243 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_p2f1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_p2f1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_p2f1 " "Info: Found entity 1: altsyncram_p2f1" {  } { { "db/altsyncram_p2f1.tdf" "" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/db/altsyncram_p2f1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_p2f1 vga_ref_2C35:inst\|cpu:the_cpu\|cpu_register_bank_a_module:cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_p2f1:auto_generated " "Info: Elaborating entity \"altsyncram_p2f1\" for hierarchy \"vga_ref_2C35:inst\|cpu:the_cpu\|cpu_register_bank_a_module:cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_p2f1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/usr/local/3rdparty/altera/quartus101/quartus/libraries/megafunctions/altsyncram.tdf" 789 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_register_bank_b_module vga_ref_2C35:inst\|cpu:the_cpu\|cpu_register_bank_b_module:cpu_register_bank_b " "Info: Elaborating entity \"cpu_register_bank_b_module\" for hierarchy \"vga_ref_2C35:inst\|cpu:the_cpu\|cpu_register_bank_b_module:cpu_register_bank_b\"" {  } { { "cpu.v" "cpu_register_bank_b" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/cpu.v" 7514 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram vga_ref_2C35:inst\|cpu:the_cpu\|cpu_register_bank_b_module:cpu_register_bank_b\|altsyncram:the_altsyncram " "Info: Elaborating entity \"altsyncram\" for hierarchy \"vga_ref_2C35:inst\|cpu:the_cpu\|cpu_register_bank_b_module:cpu_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "cpu.v" "the_altsyncram" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/cpu.v" 303 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_ref_2C35:inst\|cpu:the_cpu\|cpu_register_bank_b_module:cpu_register_bank_b\|altsyncram:the_altsyncram " "Info: Elaborated megafunction instantiation \"vga_ref_2C35:inst\|cpu:the_cpu\|cpu_register_bank_b_module:cpu_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "cpu.v" "" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/cpu.v" 303 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_ref_2C35:inst\|cpu:the_cpu\|cpu_register_bank_b_module:cpu_register_bank_b\|altsyncram:the_altsyncram " "Info: Instantiated megafunction \"vga_ref_2C35:inst\|cpu:the_cpu\|cpu_register_bank_b_module:cpu_register_bank_b\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Info: Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file cpu_rf_ram_b.mif " "Info: Parameter \"init_file\" = \"cpu_rf_ram_b.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Info: Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Info: Parameter \"numwords_a\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Info: Parameter \"numwords_b\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Info: Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Info: Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Info: Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Info: Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Info: Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Info: Parameter \"width_a\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Info: Parameter \"width_b\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Info: Parameter \"widthad_a\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Info: Parameter \"widthad_b\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "cpu.v" "" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/cpu.v" 303 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_q2f1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_q2f1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_q2f1 " "Info: Found entity 1: altsyncram_q2f1" {  } { { "db/altsyncram_q2f1.tdf" "" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/db/altsyncram_q2f1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_q2f1 vga_ref_2C35:inst\|cpu:the_cpu\|cpu_register_bank_b_module:cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_q2f1:auto_generated " "Info: Elaborating entity \"altsyncram_q2f1\" for hierarchy \"vga_ref_2C35:inst\|cpu:the_cpu\|cpu_register_bank_b_module:cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_q2f1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/usr/local/3rdparty/altera/quartus101/quartus/libraries/megafunctions/altsyncram.tdf" 789 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_dc_tag_module vga_ref_2C35:inst\|cpu:the_cpu\|cpu_dc_tag_module:cpu_dc_tag " "Info: Elaborating entity \"cpu_dc_tag_module\" for hierarchy \"vga_ref_2C35:inst\|cpu:the_cpu\|cpu_dc_tag_module:cpu_dc_tag\"" {  } { { "cpu.v" "cpu_dc_tag" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/cpu.v" 7997 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram vga_ref_2C35:inst\|cpu:the_cpu\|cpu_dc_tag_module:cpu_dc_tag\|altsyncram:the_altsyncram " "Info: Elaborating entity \"altsyncram\" for hierarchy \"vga_ref_2C35:inst\|cpu:the_cpu\|cpu_dc_tag_module:cpu_dc_tag\|altsyncram:the_altsyncram\"" {  } { { "cpu.v" "the_altsyncram" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/cpu.v" 380 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_ref_2C35:inst\|cpu:the_cpu\|cpu_dc_tag_module:cpu_dc_tag\|altsyncram:the_altsyncram " "Info: Elaborated megafunction instantiation \"vga_ref_2C35:inst\|cpu:the_cpu\|cpu_dc_tag_module:cpu_dc_tag\|altsyncram:the_altsyncram\"" {  } { { "cpu.v" "" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/cpu.v" 380 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_ref_2C35:inst\|cpu:the_cpu\|cpu_dc_tag_module:cpu_dc_tag\|altsyncram:the_altsyncram " "Info: Instantiated megafunction \"vga_ref_2C35:inst\|cpu:the_cpu\|cpu_dc_tag_module:cpu_dc_tag\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Info: Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Info: Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Info: Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a NONE " "Info: Parameter \"indata_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Info: Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file cpu_dc_tag_ram.mif " "Info: Parameter \"init_file\" = \"cpu_dc_tag_ram.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family CYCLONEII " "Info: Parameter \"intended_device_family\" = \"CYCLONEII\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Info: Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 512 " "Info: Parameter \"numwords_a\" = \"512\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 512 " "Info: Parameter \"numwords_b\" = \"512\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Info: Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Info: Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Info: Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Info: Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Info: Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Info: Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Info: Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Info: Parameter \"width_a\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Info: Parameter \"width_b\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Info: Parameter \"widthad_a\" = \"9\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 9 " "Info: Parameter \"widthad_b\" = \"9\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a NONE " "Info: Parameter \"wrcontrol_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Info: Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "cpu.v" "" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/cpu.v" 380 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ib22.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_ib22.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ib22 " "Info: Found entity 1: altsyncram_ib22" {  } { { "db/altsyncram_ib22.tdf" "" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/db/altsyncram_ib22.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ib22 vga_ref_2C35:inst\|cpu:the_cpu\|cpu_dc_tag_module:cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated " "Info: Elaborating entity \"altsyncram_ib22\" for hierarchy \"vga_ref_2C35:inst\|cpu:the_cpu\|cpu_dc_tag_module:cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/usr/local/3rdparty/altera/quartus101/quartus/libraries/megafunctions/altsyncram.tdf" 789 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_dc_data_module vga_ref_2C35:inst\|cpu:the_cpu\|cpu_dc_data_module:cpu_dc_data " "Info: Elaborating entity \"cpu_dc_data_module\" for hierarchy \"vga_ref_2C35:inst\|cpu:the_cpu\|cpu_dc_data_module:cpu_dc_data\"" {  } { { "cpu.v" "cpu_dc_data" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/cpu.v" 8031 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram vga_ref_2C35:inst\|cpu:the_cpu\|cpu_dc_data_module:cpu_dc_data\|altsyncram:the_altsyncram " "Info: Elaborating entity \"altsyncram\" for hierarchy \"vga_ref_2C35:inst\|cpu:the_cpu\|cpu_dc_data_module:cpu_dc_data\|altsyncram:the_altsyncram\"" {  } { { "cpu.v" "the_altsyncram" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/cpu.v" 469 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_ref_2C35:inst\|cpu:the_cpu\|cpu_dc_data_module:cpu_dc_data\|altsyncram:the_altsyncram " "Info: Elaborated megafunction instantiation \"vga_ref_2C35:inst\|cpu:the_cpu\|cpu_dc_data_module:cpu_dc_data\|altsyncram:the_altsyncram\"" {  } { { "cpu.v" "" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/cpu.v" 469 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_ref_2C35:inst\|cpu:the_cpu\|cpu_dc_data_module:cpu_dc_data\|altsyncram:the_altsyncram " "Info: Instantiated megafunction \"vga_ref_2C35:inst\|cpu:the_cpu\|cpu_dc_data_module:cpu_dc_data\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Info: Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Info: Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Info: Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a NONE " "Info: Parameter \"indata_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Info: Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Info: Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family CYCLONEII " "Info: Parameter \"intended_device_family\" = \"CYCLONEII\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Info: Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 512 " "Info: Parameter \"numwords_a\" = \"512\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 512 " "Info: Parameter \"numwords_b\" = \"512\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Info: Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Info: Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Info: Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Info: Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Info: Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Info: Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Info: Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Info: Parameter \"width_a\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Info: Parameter \"width_b\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 4 " "Info: Parameter \"width_byteena_b\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Info: Parameter \"widthad_a\" = \"9\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 9 " "Info: Parameter \"widthad_b\" = \"9\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a NONE " "Info: Parameter \"wrcontrol_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Info: Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "cpu.v" "" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/cpu.v" 469 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_a422.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_a422.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_a422 " "Info: Found entity 1: altsyncram_a422" {  } { { "db/altsyncram_a422.tdf" "" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/db/altsyncram_a422.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_a422 vga_ref_2C35:inst\|cpu:the_cpu\|cpu_dc_data_module:cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_a422:auto_generated " "Info: Elaborating entity \"altsyncram_a422\" for hierarchy \"vga_ref_2C35:inst\|cpu:the_cpu\|cpu_dc_data_module:cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_a422:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/usr/local/3rdparty/altera/quartus101/quartus/libraries/megafunctions/altsyncram.tdf" 789 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "cpu_mult_cell.v 1 1 " "Warning: Using design file cpu_mult_cell.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_mult_cell " "Info: Found entity 1: cpu_mult_cell" {  } { { "cpu_mult_cell.v" "" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/cpu_mult_cell.v" 18 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_mult_cell vga_ref_2C35:inst\|cpu:the_cpu\|cpu_mult_cell:the_cpu_mult_cell " "Info: Elaborating entity \"cpu_mult_cell\" for hierarchy \"vga_ref_2C35:inst\|cpu:the_cpu\|cpu_mult_cell:the_cpu_mult_cell\"" {  } { { "cpu.v" "the_cpu_mult_cell" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/cpu.v" 9349 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altmult_add vga_ref_2C35:inst\|cpu:the_cpu\|cpu_mult_cell:the_cpu_mult_cell\|altmult_add:the_altmult_add_part_1 " "Info: Elaborating entity \"altmult_add\" for hierarchy \"vga_ref_2C35:inst\|cpu:the_cpu\|cpu_mult_cell:the_cpu_mult_cell\|altmult_add:the_altmult_add_part_1\"" {  } { { "cpu_mult_cell.v" "the_altmult_add_part_1" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/cpu_mult_cell.v" 49 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_ref_2C35:inst\|cpu:the_cpu\|cpu_mult_cell:the_cpu_mult_cell\|altmult_add:the_altmult_add_part_1 " "Info: Elaborated megafunction instantiation \"vga_ref_2C35:inst\|cpu:the_cpu\|cpu_mult_cell:the_cpu_mult_cell\|altmult_add:the_altmult_add_part_1\"" {  } { { "cpu_mult_cell.v" "" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/cpu_mult_cell.v" 49 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_ref_2C35:inst\|cpu:the_cpu\|cpu_mult_cell:the_cpu_mult_cell\|altmult_add:the_altmult_add_part_1 " "Info: Instantiated megafunction \"vga_ref_2C35:inst\|cpu:the_cpu\|cpu_mult_cell:the_cpu_mult_cell\|altmult_add:the_altmult_add_part_1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_pipeline_aclr1 ACLR0 " "Info: Parameter \"addnsub_multiplier_pipeline_aclr1\" = \"ACLR0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_pipeline_register1 CLOCK0 " "Info: Parameter \"addnsub_multiplier_pipeline_register1\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_register1 UNREGISTERED " "Info: Parameter \"addnsub_multiplier_register1\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dedicated_multiplier_circuitry YES " "Info: Parameter \"dedicated_multiplier_circuitry\" = \"YES\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a0 UNREGISTERED " "Info: Parameter \"input_register_a0\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b0 UNREGISTERED " "Info: Parameter \"input_register_b0\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a0 DATAA " "Info: Parameter \"input_source_a0\" = \"DATAA\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b0 DATAB " "Info: Parameter \"input_source_b0\" = \"DATAB\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family CYCLONEII " "Info: Parameter \"intended_device_family\" = \"CYCLONEII\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altmult_add " "Info: Parameter \"lpm_type\" = \"altmult_add\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier1_direction ADD " "Info: Parameter \"multiplier1_direction\" = \"ADD\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr0 ACLR0 " "Info: Parameter \"multiplier_aclr0\" = \"ACLR0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register0 CLOCK0 " "Info: Parameter \"multiplier_register0\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_multipliers 1 " "Info: Parameter \"number_of_multipliers\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_register UNREGISTERED " "Info: Parameter \"output_register\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub1 PORT_UNUSED " "Info: Parameter \"port_addnsub1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_signa PORT_UNUSED " "Info: Parameter \"port_signa\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_signb PORT_UNUSED " "Info: Parameter \"port_signb\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_a UNSIGNED " "Info: Parameter \"representation_a\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_b UNSIGNED " "Info: Parameter \"representation_b\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_aclr_a ACLR0 " "Info: Parameter \"signed_pipeline_aclr_a\" = \"ACLR0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_aclr_b ACLR0 " "Info: Parameter \"signed_pipeline_aclr_b\" = \"ACLR0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_register_a CLOCK0 " "Info: Parameter \"signed_pipeline_register_a\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_register_b CLOCK0 " "Info: Parameter \"signed_pipeline_register_b\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_a UNREGISTERED " "Info: Parameter \"signed_register_a\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_b UNREGISTERED " "Info: Parameter \"signed_register_b\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Info: Parameter \"width_a\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Info: Parameter \"width_b\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_result 32 " "Info: Parameter \"width_result\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "cpu_mult_cell.v" "" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/cpu_mult_cell.v" 49 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_add_4cr2.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mult_add_4cr2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_add_4cr2 " "Info: Found entity 1: mult_add_4cr2" {  } { { "db/mult_add_4cr2.tdf" "" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/db/mult_add_4cr2.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_add_4cr2 vga_ref_2C35:inst\|cpu:the_cpu\|cpu_mult_cell:the_cpu_mult_cell\|altmult_add:the_altmult_add_part_1\|mult_add_4cr2:auto_generated " "Info: Elaborating entity \"mult_add_4cr2\" for hierarchy \"vga_ref_2C35:inst\|cpu:the_cpu\|cpu_mult_cell:the_cpu_mult_cell\|altmult_add:the_altmult_add_part_1\|mult_add_4cr2:auto_generated\"" {  } { { "altmult_add.tdf" "auto_generated" { Text "/usr/local/3rdparty/altera/quartus101/quartus/libraries/megafunctions/altmult_add.tdf" 594 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ded_mult_2o81.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/ded_mult_2o81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ded_mult_2o81 " "Info: Found entity 1: ded_mult_2o81" {  } { { "db/ded_mult_2o81.tdf" "" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/db/ded_mult_2o81.tdf" 30 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ded_mult_2o81 vga_ref_2C35:inst\|cpu:the_cpu\|cpu_mult_cell:the_cpu_mult_cell\|altmult_add:the_altmult_add_part_1\|mult_add_4cr2:auto_generated\|ded_mult_2o81:ded_mult1 " "Info: Elaborating entity \"ded_mult_2o81\" for hierarchy \"vga_ref_2C35:inst\|cpu:the_cpu\|cpu_mult_cell:the_cpu_mult_cell\|altmult_add:the_altmult_add_part_1\|mult_add_4cr2:auto_generated\|ded_mult_2o81:ded_mult1\"" {  } { { "db/mult_add_4cr2.tdf" "ded_mult1" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/db/mult_add_4cr2.tdf" 33 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_93c.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/dffpipe_93c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_93c " "Info: Found entity 1: dffpipe_93c" {  } { { "db/dffpipe_93c.tdf" "" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/db/dffpipe_93c.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_93c vga_ref_2C35:inst\|cpu:the_cpu\|cpu_mult_cell:the_cpu_mult_cell\|altmult_add:the_altmult_add_part_1\|mult_add_4cr2:auto_generated\|ded_mult_2o81:ded_mult1\|dffpipe_93c:pre_result " "Info: Elaborating entity \"dffpipe_93c\" for hierarchy \"vga_ref_2C35:inst\|cpu:the_cpu\|cpu_mult_cell:the_cpu_mult_cell\|altmult_add:the_altmult_add_part_1\|mult_add_4cr2:auto_generated\|ded_mult_2o81:ded_mult1\|dffpipe_93c:pre_result\"" {  } { { "db/ded_mult_2o81.tdf" "pre_result" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/db/ded_mult_2o81.tdf" 50 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altmult_add vga_ref_2C35:inst\|cpu:the_cpu\|cpu_mult_cell:the_cpu_mult_cell\|altmult_add:the_altmult_add_part_2 " "Info: Elaborating entity \"altmult_add\" for hierarchy \"vga_ref_2C35:inst\|cpu:the_cpu\|cpu_mult_cell:the_cpu_mult_cell\|altmult_add:the_altmult_add_part_2\"" {  } { { "cpu_mult_cell.v" "the_altmult_add_part_2" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/cpu_mult_cell.v" 89 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_ref_2C35:inst\|cpu:the_cpu\|cpu_mult_cell:the_cpu_mult_cell\|altmult_add:the_altmult_add_part_2 " "Info: Elaborated megafunction instantiation \"vga_ref_2C35:inst\|cpu:the_cpu\|cpu_mult_cell:the_cpu_mult_cell\|altmult_add:the_altmult_add_part_2\"" {  } { { "cpu_mult_cell.v" "" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/cpu_mult_cell.v" 89 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_ref_2C35:inst\|cpu:the_cpu\|cpu_mult_cell:the_cpu_mult_cell\|altmult_add:the_altmult_add_part_2 " "Info: Instantiated megafunction \"vga_ref_2C35:inst\|cpu:the_cpu\|cpu_mult_cell:the_cpu_mult_cell\|altmult_add:the_altmult_add_part_2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_pipeline_aclr1 ACLR0 " "Info: Parameter \"addnsub_multiplier_pipeline_aclr1\" = \"ACLR0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_pipeline_register1 CLOCK0 " "Info: Parameter \"addnsub_multiplier_pipeline_register1\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_register1 UNREGISTERED " "Info: Parameter \"addnsub_multiplier_register1\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dedicated_multiplier_circuitry YES " "Info: Parameter \"dedicated_multiplier_circuitry\" = \"YES\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a0 UNREGISTERED " "Info: Parameter \"input_register_a0\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b0 UNREGISTERED " "Info: Parameter \"input_register_b0\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a0 DATAA " "Info: Parameter \"input_source_a0\" = \"DATAA\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b0 DATAB " "Info: Parameter \"input_source_b0\" = \"DATAB\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family CYCLONEII " "Info: Parameter \"intended_device_family\" = \"CYCLONEII\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altmult_add " "Info: Parameter \"lpm_type\" = \"altmult_add\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier1_direction ADD " "Info: Parameter \"multiplier1_direction\" = \"ADD\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr0 ACLR0 " "Info: Parameter \"multiplier_aclr0\" = \"ACLR0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register0 CLOCK0 " "Info: Parameter \"multiplier_register0\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_multipliers 1 " "Info: Parameter \"number_of_multipliers\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_register UNREGISTERED " "Info: Parameter \"output_register\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub1 PORT_UNUSED " "Info: Parameter \"port_addnsub1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_signa PORT_UNUSED " "Info: Parameter \"port_signa\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_signb PORT_UNUSED " "Info: Parameter \"port_signb\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_a UNSIGNED " "Info: Parameter \"representation_a\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_b UNSIGNED " "Info: Parameter \"representation_b\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_aclr_a ACLR0 " "Info: Parameter \"signed_pipeline_aclr_a\" = \"ACLR0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_aclr_b ACLR0 " "Info: Parameter \"signed_pipeline_aclr_b\" = \"ACLR0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_register_a CLOCK0 " "Info: Parameter \"signed_pipeline_register_a\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_register_b CLOCK0 " "Info: Parameter \"signed_pipeline_register_b\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_a UNREGISTERED " "Info: Parameter \"signed_register_a\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_b UNREGISTERED " "Info: Parameter \"signed_register_b\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Info: Parameter \"width_a\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Info: Parameter \"width_b\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_result 16 " "Info: Parameter \"width_result\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "cpu_mult_cell.v" "" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/cpu_mult_cell.v" 89 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_add_6cr2.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mult_add_6cr2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_add_6cr2 " "Info: Found entity 1: mult_add_6cr2" {  } { { "db/mult_add_6cr2.tdf" "" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/db/mult_add_6cr2.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_add_6cr2 vga_ref_2C35:inst\|cpu:the_cpu\|cpu_mult_cell:the_cpu_mult_cell\|altmult_add:the_altmult_add_part_2\|mult_add_6cr2:auto_generated " "Info: Elaborating entity \"mult_add_6cr2\" for hierarchy \"vga_ref_2C35:inst\|cpu:the_cpu\|cpu_mult_cell:the_cpu_mult_cell\|altmult_add:the_altmult_add_part_2\|mult_add_6cr2:auto_generated\"" {  } { { "altmult_add.tdf" "auto_generated" { Text "/usr/local/3rdparty/altera/quartus101/quartus/libraries/megafunctions/altmult_add.tdf" 594 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_nios2_oci vga_ref_2C35:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci " "Info: Elaborating entity \"cpu_nios2_oci\" for hierarchy \"vga_ref_2C35:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\"" {  } { { "cpu.v" "the_cpu_nios2_oci" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/cpu.v" 9587 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_nios2_oci_debug vga_ref_2C35:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug " "Info: Elaborating entity \"cpu_nios2_oci_debug\" for hierarchy \"vga_ref_2C35:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug\"" {  } { { "cpu.v" "the_cpu_nios2_oci_debug" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/cpu.v" 3580 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_nios2_ocimem vga_ref_2C35:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_ocimem:the_cpu_nios2_ocimem " "Info: Elaborating entity \"cpu_nios2_ocimem\" for hierarchy \"vga_ref_2C35:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_ocimem:the_cpu_nios2_ocimem\"" {  } { { "cpu.v" "the_cpu_nios2_ocimem" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/cpu.v" 3600 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_ociram_lpm_dram_bdp_component_module vga_ref_2C35:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_ocimem:the_cpu_nios2_ocimem\|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component " "Info: Elaborating entity \"cpu_ociram_lpm_dram_bdp_component_module\" for hierarchy \"vga_ref_2C35:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_ocimem:the_cpu_nios2_ocimem\|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component\"" {  } { { "cpu.v" "cpu_ociram_lpm_dram_bdp_component" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/cpu.v" 833 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram vga_ref_2C35:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_ocimem:the_cpu_nios2_ocimem\|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram " "Info: Elaborating entity \"altsyncram\" for hierarchy \"vga_ref_2C35:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_ocimem:the_cpu_nios2_ocimem\|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\"" {  } { { "cpu.v" "the_altsyncram" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/cpu.v" 684 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_ref_2C35:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_ocimem:the_cpu_nios2_ocimem\|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram " "Info: Elaborated megafunction instantiation \"vga_ref_2C35:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_ocimem:the_cpu_nios2_ocimem\|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\"" {  } { { "cpu.v" "" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/cpu.v" 684 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_ref_2C35:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_ocimem:the_cpu_nios2_ocimem\|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram " "Info: Instantiated megafunction \"vga_ref_2C35:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_ocimem:the_cpu_nios2_ocimem\|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Info: Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Info: Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Info: Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a NONE " "Info: Parameter \"indata_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Info: Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file cpu_ociram_default_contents.mif " "Info: Parameter \"init_file\" = \"cpu_ociram_default_contents.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family CYCLONEII " "Info: Parameter \"intended_device_family\" = \"CYCLONEII\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Info: Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Info: Parameter \"numwords_a\" = \"256\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 256 " "Info: Parameter \"numwords_b\" = \"256\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Info: Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Info: Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Info: Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Info: Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Info: Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Info: Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Info: Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Info: Parameter \"width_a\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Info: Parameter \"width_b\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Info: Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Info: Parameter \"widthad_a\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 8 " "Info: Parameter \"widthad_b\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a NONE " "Info: Parameter \"wrcontrol_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Info: Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "cpu.v" "" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/cpu.v" 684 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_t072.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_t072.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_t072 " "Info: Found entity 1: altsyncram_t072" {  } { { "db/altsyncram_t072.tdf" "" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/db/altsyncram_t072.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_t072 vga_ref_2C35:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_ocimem:the_cpu_nios2_ocimem\|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_t072:auto_generated " "Info: Elaborating entity \"altsyncram_t072\" for hierarchy \"vga_ref_2C35:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_ocimem:the_cpu_nios2_ocimem\|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_t072:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/usr/local/3rdparty/altera/quartus101/quartus/libraries/megafunctions/altsyncram.tdf" 789 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_nios2_avalon_reg vga_ref_2C35:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg " "Info: Elaborating entity \"cpu_nios2_avalon_reg\" for hierarchy \"vga_ref_2C35:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg\"" {  } { { "cpu.v" "the_cpu_nios2_avalon_reg" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/cpu.v" 3620 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_nios2_oci_break vga_ref_2C35:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_break:the_cpu_nios2_oci_break " "Info: Elaborating entity \"cpu_nios2_oci_break\" for hierarchy \"vga_ref_2C35:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_break:the_cpu_nios2_oci_break\"" {  } { { "cpu.v" "the_cpu_nios2_oci_break" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/cpu.v" 3657 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_nios2_oci_xbrk vga_ref_2C35:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk " "Info: Elaborating entity \"cpu_nios2_oci_xbrk\" for hierarchy \"vga_ref_2C35:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk\"" {  } { { "cpu.v" "the_cpu_nios2_oci_xbrk" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/cpu.v" 3682 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_nios2_oci_dbrk vga_ref_2C35:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk " "Info: Elaborating entity \"cpu_nios2_oci_dbrk\" for hierarchy \"vga_ref_2C35:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk\"" {  } { { "cpu.v" "the_cpu_nios2_oci_dbrk" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/cpu.v" 3715 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_nios2_oci_match_single vga_ref_2C35:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk\|cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single " "Info: Elaborating entity \"cpu_nios2_oci_match_single\" for hierarchy \"vga_ref_2C35:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk\|cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single\"" {  } { { "cpu.v" "cpu_nios2_oci_dbrk_hit0_match_single" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/cpu.v" 1866 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_nios2_oci_match_paired vga_ref_2C35:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk\|cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired " "Info: Elaborating entity \"cpu_nios2_oci_match_paired\" for hierarchy \"vga_ref_2C35:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk\|cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired\"" {  } { { "cpu.v" "cpu_nios2_oci_dbrk_hit0_match_paired" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/cpu.v" 1909 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_nios2_oci_itrace vga_ref_2C35:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace " "Info: Elaborating entity \"cpu_nios2_oci_itrace\" for hierarchy \"vga_ref_2C35:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\"" {  } { { "cpu.v" "the_cpu_nios2_oci_itrace" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/cpu.v" 3756 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_nios2_oci_dtrace vga_ref_2C35:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_dtrace:the_cpu_nios2_oci_dtrace " "Info: Elaborating entity \"cpu_nios2_oci_dtrace\" for hierarchy \"vga_ref_2C35:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_dtrace:the_cpu_nios2_oci_dtrace\"" {  } { { "cpu.v" "the_cpu_nios2_oci_dtrace" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/cpu.v" 3771 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_nios2_oci_td_mode vga_ref_2C35:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_dtrace:the_cpu_nios2_oci_dtrace\|cpu_nios2_oci_td_mode:cpu_nios2_oci_trc_ctrl_td_mode " "Info: Elaborating entity \"cpu_nios2_oci_td_mode\" for hierarchy \"vga_ref_2C35:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_dtrace:the_cpu_nios2_oci_dtrace\|cpu_nios2_oci_td_mode:cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "cpu.v" "cpu_nios2_oci_trc_ctrl_td_mode" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/cpu.v" 2370 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_nios2_oci_fifo vga_ref_2C35:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo " "Info: Elaborating entity \"cpu_nios2_oci_fifo\" for hierarchy \"vga_ref_2C35:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo\"" {  } { { "cpu.v" "the_cpu_nios2_oci_fifo" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/cpu.v" 3790 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_nios2_oci_compute_tm_count vga_ref_2C35:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo\|cpu_nios2_oci_compute_tm_count:cpu_nios2_oci_compute_tm_count_tm_count " "Info: Elaborating entity \"cpu_nios2_oci_compute_tm_count\" for hierarchy \"vga_ref_2C35:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo\|cpu_nios2_oci_compute_tm_count:cpu_nios2_oci_compute_tm_count_tm_count\"" {  } { { "cpu.v" "cpu_nios2_oci_compute_tm_count_tm_count" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/cpu.v" 2690 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_nios2_oci_fifowp_inc vga_ref_2C35:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo\|cpu_nios2_oci_fifowp_inc:cpu_nios2_oci_fifowp_inc_fifowp " "Info: Elaborating entity \"cpu_nios2_oci_fifowp_inc\" for hierarchy \"vga_ref_2C35:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo\|cpu_nios2_oci_fifowp_inc:cpu_nios2_oci_fifowp_inc_fifowp\"" {  } { { "cpu.v" "cpu_nios2_oci_fifowp_inc_fifowp" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/cpu.v" 2700 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_nios2_oci_fifocount_inc vga_ref_2C35:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo\|cpu_nios2_oci_fifocount_inc:cpu_nios2_oci_fifocount_inc_fifocount " "Info: Elaborating entity \"cpu_nios2_oci_fifocount_inc\" for hierarchy \"vga_ref_2C35:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo\|cpu_nios2_oci_fifocount_inc:cpu_nios2_oci_fifocount_inc_fifocount\"" {  } { { "cpu.v" "cpu_nios2_oci_fifocount_inc_fifocount" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/cpu.v" 2710 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "cpu_oci_test_bench.v 1 1 " "Warning: Using design file cpu_oci_test_bench.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_oci_test_bench " "Info: Found entity 1: cpu_oci_test_bench" {  } { { "cpu_oci_test_bench.v" "" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/cpu_oci_test_bench.v" 18 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_oci_test_bench vga_ref_2C35:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo\|cpu_oci_test_bench:the_cpu_oci_test_bench " "Info: Elaborating entity \"cpu_oci_test_bench\" for hierarchy \"vga_ref_2C35:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo\|cpu_oci_test_bench:the_cpu_oci_test_bench\"" {  } { { "cpu.v" "the_cpu_oci_test_bench" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/cpu.v" 2719 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_nios2_oci_pib vga_ref_2C35:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_pib:the_cpu_nios2_oci_pib " "Info: Elaborating entity \"cpu_nios2_oci_pib\" for hierarchy \"vga_ref_2C35:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_pib:the_cpu_nios2_oci_pib\"" {  } { { "cpu.v" "the_cpu_nios2_oci_pib" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/cpu.v" 3800 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_nios2_oci_im vga_ref_2C35:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im " "Info: Elaborating entity \"cpu_nios2_oci_im\" for hierarchy \"vga_ref_2C35:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\"" {  } { { "cpu.v" "the_cpu_nios2_oci_im" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/cpu.v" 3821 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_traceram_lpm_dram_bdp_component_module vga_ref_2C35:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component " "Info: Elaborating entity \"cpu_traceram_lpm_dram_bdp_component_module\" for hierarchy \"vga_ref_2C35:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\"" {  } { { "cpu.v" "cpu_traceram_lpm_dram_bdp_component" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/cpu.v" 3339 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram vga_ref_2C35:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram " "Info: Elaborating entity \"altsyncram\" for hierarchy \"vga_ref_2C35:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\"" {  } { { "cpu.v" "the_altsyncram" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/cpu.v" 3181 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_ref_2C35:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram " "Info: Elaborated megafunction instantiation \"vga_ref_2C35:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\"" {  } { { "cpu.v" "" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/cpu.v" 3181 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_ref_2C35:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram " "Info: Instantiated megafunction \"vga_ref_2C35:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Info: Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Info: Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Info: Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a NONE " "Info: Parameter \"indata_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Info: Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Info: Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family CYCLONEII " "Info: Parameter \"intended_device_family\" = \"CYCLONEII\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Info: Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 128 " "Info: Parameter \"numwords_a\" = \"128\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 128 " "Info: Parameter \"numwords_b\" = \"128\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Info: Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Info: Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Info: Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Info: Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Info: Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Info: Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Info: Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 36 " "Info: Parameter \"width_a\" = \"36\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 36 " "Info: Parameter \"width_b\" = \"36\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 7 " "Info: Parameter \"widthad_a\" = \"7\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 7 " "Info: Parameter \"widthad_b\" = \"7\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a NONE " "Info: Parameter \"wrcontrol_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Info: Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "cpu.v" "" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/cpu.v" 3181 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_e502.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_e502.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_e502 " "Info: Found entity 1: altsyncram_e502" {  } { { "db/altsyncram_e502.tdf" "" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/db/altsyncram_e502.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_e502 vga_ref_2C35:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated " "Info: Elaborating entity \"altsyncram_e502\" for hierarchy \"vga_ref_2C35:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/usr/local/3rdparty/altera/quartus101/quartus/libraries/megafunctions/altsyncram.tdf" 789 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "cpu_jtag_debug_module_wrapper.v 1 1 " "Warning: Using design file cpu_jtag_debug_module_wrapper.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_jtag_debug_module_wrapper " "Info: Found entity 1: cpu_jtag_debug_module_wrapper" {  } { { "cpu_jtag_debug_module_wrapper.v" "" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/cpu_jtag_debug_module_wrapper.v" 18 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_jtag_debug_module_wrapper vga_ref_2C35:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper " "Info: Elaborating entity \"cpu_jtag_debug_module_wrapper\" for hierarchy \"vga_ref_2C35:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\"" {  } { { "cpu.v" "the_cpu_jtag_debug_module_wrapper" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/cpu.v" 3864 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "cpu_jtag_debug_module_tck.v 1 1 " "Warning: Using design file cpu_jtag_debug_module_tck.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_jtag_debug_module_tck " "Info: Found entity 1: cpu_jtag_debug_module_tck" {  } { { "cpu_jtag_debug_module_tck.v" "" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/cpu_jtag_debug_module_tck.v" 18 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_jtag_debug_module_tck vga_ref_2C35:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck " "Info: Elaborating entity \"cpu_jtag_debug_module_tck\" for hierarchy \"vga_ref_2C35:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck\"" {  } { { "cpu_jtag_debug_module_wrapper.v" "the_cpu_jtag_debug_module_tck" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/cpu_jtag_debug_module_wrapper.v" 158 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer vga_ref_2C35:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck\|altera_std_synchronizer:the_altera_std_synchronizer " "Info: Elaborating entity \"altera_std_synchronizer\" for hierarchy \"vga_ref_2C35:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "cpu_jtag_debug_module_tck.v" "the_altera_std_synchronizer" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/cpu_jtag_debug_module_tck.v" 199 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_ref_2C35:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck\|altera_std_synchronizer:the_altera_std_synchronizer " "Info: Elaborated megafunction instantiation \"vga_ref_2C35:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "cpu_jtag_debug_module_tck.v" "" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/cpu_jtag_debug_module_tck.v" 199 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_ref_2C35:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck\|altera_std_synchronizer:the_altera_std_synchronizer " "Info: Instantiated megafunction \"vga_ref_2C35:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Info: Parameter \"depth\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "cpu_jtag_debug_module_tck.v" "" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/cpu_jtag_debug_module_tck.v" 199 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "cpu_jtag_debug_module_sysclk.v 1 1 " "Warning: Using design file cpu_jtag_debug_module_sysclk.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_jtag_debug_module_sysclk " "Info: Found entity 1: cpu_jtag_debug_module_sysclk" {  } { { "cpu_jtag_debug_module_sysclk.v" "" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/cpu_jtag_debug_module_sysclk.v" 18 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_jtag_debug_module_sysclk vga_ref_2C35:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk " "Info: Elaborating entity \"cpu_jtag_debug_module_sysclk\" for hierarchy \"vga_ref_2C35:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk\"" {  } { { "cpu_jtag_debug_module_wrapper.v" "the_cpu_jtag_debug_module_sysclk" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/cpu_jtag_debug_module_wrapper.v" 181 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic vga_ref_2C35:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:cpu_jtag_debug_module_phy " "Info: Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"vga_ref_2C35:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:cpu_jtag_debug_module_phy\"" {  } { { "cpu_jtag_debug_module_wrapper.v" "cpu_jtag_debug_module_phy" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/cpu_jtag_debug_module_wrapper.v" 211 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_ref_2C35:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:cpu_jtag_debug_module_phy " "Info: Elaborated megafunction instantiation \"vga_ref_2C35:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:cpu_jtag_debug_module_phy\"" {  } { { "cpu_jtag_debug_module_wrapper.v" "" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/cpu_jtag_debug_module_wrapper.v" 211 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_ref_2C35:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:cpu_jtag_debug_module_phy " "Info: Instantiated megafunction \"vga_ref_2C35:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:cpu_jtag_debug_module_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Info: Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Info: Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Info: Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Info: Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Info: Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Info: Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Info: Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Info: Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Info: Parameter \"sld_version\" = \"3\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "cpu_jtag_debug_module_wrapper.v" "" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/cpu_jtag_debug_module_wrapper.v" 211 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl vga_ref_2C35:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:cpu_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Info: Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"vga_ref_2C35:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:cpu_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "/usr/local/3rdparty/altera/quartus101/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "vga_ref_2C35:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:cpu_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst vga_ref_2C35:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:cpu_jtag_debug_module_phy " "Info: Elaborated megafunction instantiation \"vga_ref_2C35:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:cpu_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"vga_ref_2C35:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:cpu_jtag_debug_module_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "/usr/local/3rdparty/altera/quartus101/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "cpu_jtag_debug_module_wrapper.v" "" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/cpu_jtag_debug_module_wrapper.v" 211 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jtag_uart_avalon_jtag_slave_arbitrator vga_ref_2C35:inst\|jtag_uart_avalon_jtag_slave_arbitrator:the_jtag_uart_avalon_jtag_slave " "Info: Elaborating entity \"jtag_uart_avalon_jtag_slave_arbitrator\" for hierarchy \"vga_ref_2C35:inst\|jtag_uart_avalon_jtag_slave_arbitrator:the_jtag_uart_avalon_jtag_slave\"" {  } { { "vga_ref_2C35.v" "the_jtag_uart_avalon_jtag_slave" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/vga_ref_2C35.v" 6866 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "jtag_uart.v 7 7 " "Warning: Using design file jtag_uart.v, which is not specified as a design file for the current project, but contains definitions for 7 design units and 7 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 jtag_uart_log_module " "Info: Found entity 1: jtag_uart_log_module" {  } { { "jtag_uart.v" "" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/jtag_uart.v" 21 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 jtag_uart_sim_scfifo_w " "Info: Found entity 2: jtag_uart_sim_scfifo_w" {  } { { "jtag_uart.v" "" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/jtag_uart.v" 65 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "3 jtag_uart_scfifo_w " "Info: Found entity 3: jtag_uart_scfifo_w" {  } { { "jtag_uart.v" "" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/jtag_uart.v" 120 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "4 jtag_uart_drom_module " "Info: Found entity 4: jtag_uart_drom_module" {  } { { "jtag_uart.v" "" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/jtag_uart.v" 202 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "5 jtag_uart_sim_scfifo_r " "Info: Found entity 5: jtag_uart_sim_scfifo_r" {  } { { "jtag_uart.v" "" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/jtag_uart.v" 351 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "6 jtag_uart_scfifo_r " "Info: Found entity 6: jtag_uart_scfifo_r" {  } { { "jtag_uart.v" "" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/jtag_uart.v" 436 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "7 jtag_uart " "Info: Found entity 7: jtag_uart" {  } { { "jtag_uart.v" "" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/jtag_uart.v" 520 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jtag_uart vga_ref_2C35:inst\|jtag_uart:the_jtag_uart " "Info: Elaborating entity \"jtag_uart\" for hierarchy \"vga_ref_2C35:inst\|jtag_uart:the_jtag_uart\"" {  } { { "vga_ref_2C35.v" "the_jtag_uart" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/vga_ref_2C35.v" 6882 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jtag_uart_scfifo_w vga_ref_2C35:inst\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w " "Info: Elaborating entity \"jtag_uart_scfifo_w\" for hierarchy \"vga_ref_2C35:inst\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\"" {  } { { "jtag_uart.v" "the_jtag_uart_scfifo_w" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/jtag_uart.v" 608 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo vga_ref_2C35:inst\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo " "Info: Elaborating entity \"scfifo\" for hierarchy \"vga_ref_2C35:inst\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "jtag_uart.v" "wfifo" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/jtag_uart.v" 180 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_ref_2C35:inst\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo " "Info: Elaborated megafunction instantiation \"vga_ref_2C35:inst\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "jtag_uart.v" "" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/jtag_uart.v" 180 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_ref_2C35:inst\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo " "Info: Instantiated megafunction \"vga_ref_2C35:inst\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Info: Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Info: Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Info: Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Info: Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Info: Parameter \"lpm_width\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Info: Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Info: Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Info: Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Info: Parameter \"use_eab\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "jtag_uart.v" "" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/jtag_uart.v" 180 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_1n21.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/scfifo_1n21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_1n21 " "Info: Found entity 1: scfifo_1n21" {  } { { "db/scfifo_1n21.tdf" "" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/db/scfifo_1n21.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_1n21 vga_ref_2C35:inst\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated " "Info: Elaborating entity \"scfifo_1n21\" for hierarchy \"vga_ref_2C35:inst\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "/usr/local/3rdparty/altera/quartus101/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_8t21.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/a_dpfifo_8t21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_8t21 " "Info: Found entity 1: a_dpfifo_8t21" {  } { { "db/a_dpfifo_8t21.tdf" "" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/db/a_dpfifo_8t21.tdf" 28 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_8t21 vga_ref_2C35:inst\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo " "Info: Elaborating entity \"a_dpfifo_8t21\" for hierarchy \"vga_ref_2C35:inst\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\"" {  } { { "db/scfifo_1n21.tdf" "dpfifo" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/db/scfifo_1n21.tdf" 37 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Info: Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf vga_ref_2C35:inst\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|a_fefifo_7cf:fifo_state " "Info: Elaborating entity \"a_fefifo_7cf\" for hierarchy \"vga_ref_2C35:inst\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_8t21.tdf" "fifo_state" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/db/a_dpfifo_8t21.tdf" 42 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_rj7.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_rj7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_rj7 " "Info: Found entity 1: cntr_rj7" {  } { { "db/cntr_rj7.tdf" "" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/db/cntr_rj7.tdf" 28 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_rj7 vga_ref_2C35:inst\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_rj7:count_usedw " "Info: Elaborating entity \"cntr_rj7\" for hierarchy \"vga_ref_2C35:inst\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_rj7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dpram_5h21.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/dpram_5h21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_5h21 " "Info: Found entity 1: dpram_5h21" {  } { { "db/dpram_5h21.tdf" "" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/db/dpram_5h21.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram_5h21 vga_ref_2C35:inst\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|dpram_5h21:FIFOram " "Info: Elaborating entity \"dpram_5h21\" for hierarchy \"vga_ref_2C35:inst\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|dpram_5h21:FIFOram\"" {  } { { "db/a_dpfifo_8t21.tdf" "FIFOram" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/db/a_dpfifo_8t21.tdf" 43 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_9tl1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_9tl1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_9tl1 " "Info: Found entity 1: altsyncram_9tl1" {  } { { "db/altsyncram_9tl1.tdf" "" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/db/altsyncram_9tl1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_9tl1 vga_ref_2C35:inst\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|dpram_5h21:FIFOram\|altsyncram_9tl1:altsyncram2 " "Info: Elaborating entity \"altsyncram_9tl1\" for hierarchy \"vga_ref_2C35:inst\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|dpram_5h21:FIFOram\|altsyncram_9tl1:altsyncram2\"" {  } { { "db/dpram_5h21.tdf" "altsyncram2" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/db/dpram_5h21.tdf" 36 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_fjb.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_fjb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_fjb " "Info: Found entity 1: cntr_fjb" {  } { { "db/cntr_fjb.tdf" "" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/db/cntr_fjb.tdf" 28 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_fjb vga_ref_2C35:inst\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|cntr_fjb:rd_ptr_count " "Info: Elaborating entity \"cntr_fjb\" for hierarchy \"vga_ref_2C35:inst\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|cntr_fjb:rd_ptr_count\"" {  } { { "db/a_dpfifo_8t21.tdf" "rd_ptr_count" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/db/a_dpfifo_8t21.tdf" 44 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jtag_uart_scfifo_r vga_ref_2C35:inst\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r " "Info: Elaborating entity \"jtag_uart_scfifo_r\" for hierarchy \"vga_ref_2C35:inst\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r\"" {  } { { "jtag_uart.v" "the_jtag_uart_scfifo_r" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/jtag_uart.v" 622 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic vga_ref_2C35:inst\|jtag_uart:the_jtag_uart\|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic " "Info: Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"vga_ref_2C35:inst\|jtag_uart:the_jtag_uart\|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic\"" {  } { { "jtag_uart.v" "jtag_uart_alt_jtag_atlantic" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/jtag_uart.v" 757 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_ref_2C35:inst\|jtag_uart:the_jtag_uart\|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic " "Info: Elaborated megafunction instantiation \"vga_ref_2C35:inst\|jtag_uart:the_jtag_uart\|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic\"" {  } { { "jtag_uart.v" "" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/jtag_uart.v" 757 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_ref_2C35:inst\|jtag_uart:the_jtag_uart\|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic " "Info: Instantiated megafunction \"vga_ref_2C35:inst\|jtag_uart:the_jtag_uart\|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Info: Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Info: Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Info: Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Info: Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "jtag_uart.v" "" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/jtag_uart.v" 757 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_s1_arbitrator vga_ref_2C35:inst\|sdram_s1_arbitrator:the_sdram_s1 " "Info: Elaborating entity \"sdram_s1_arbitrator\" for hierarchy \"vga_ref_2C35:inst\|sdram_s1_arbitrator:the_sdram_s1\"" {  } { { "vga_ref_2C35.v" "the_sdram_s1" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/vga_ref_2C35.v" 6933 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rdv_fifo_for_cpu_data_master_to_sdram_s1_module vga_ref_2C35:inst\|sdram_s1_arbitrator:the_sdram_s1\|rdv_fifo_for_cpu_data_master_to_sdram_s1_module:rdv_fifo_for_cpu_data_master_to_sdram_s1 " "Info: Elaborating entity \"rdv_fifo_for_cpu_data_master_to_sdram_s1_module\" for hierarchy \"vga_ref_2C35:inst\|sdram_s1_arbitrator:the_sdram_s1\|rdv_fifo_for_cpu_data_master_to_sdram_s1_module:rdv_fifo_for_cpu_data_master_to_sdram_s1\"" {  } { { "vga_ref_2C35.v" "rdv_fifo_for_cpu_data_master_to_sdram_s1" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/vga_ref_2C35.v" 3210 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rdv_fifo_for_cpu_instruction_master_to_sdram_s1_module vga_ref_2C35:inst\|sdram_s1_arbitrator:the_sdram_s1\|rdv_fifo_for_cpu_instruction_master_to_sdram_s1_module:rdv_fifo_for_cpu_instruction_master_to_sdram_s1 " "Info: Elaborating entity \"rdv_fifo_for_cpu_instruction_master_to_sdram_s1_module\" for hierarchy \"vga_ref_2C35:inst\|sdram_s1_arbitrator:the_sdram_s1\|rdv_fifo_for_cpu_instruction_master_to_sdram_s1_module:rdv_fifo_for_cpu_instruction_master_to_sdram_s1\"" {  } { { "vga_ref_2C35.v" "rdv_fifo_for_cpu_instruction_master_to_sdram_s1" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/vga_ref_2C35.v" 3249 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rdv_fifo_for_vga_controller_m1_to_sdram_s1_module vga_ref_2C35:inst\|sdram_s1_arbitrator:the_sdram_s1\|rdv_fifo_for_vga_controller_m1_to_sdram_s1_module:rdv_fifo_for_vga_controller_m1_to_sdram_s1 " "Info: Elaborating entity \"rdv_fifo_for_vga_controller_m1_to_sdram_s1_module\" for hierarchy \"vga_ref_2C35:inst\|sdram_s1_arbitrator:the_sdram_s1\|rdv_fifo_for_vga_controller_m1_to_sdram_s1_module:rdv_fifo_for_vga_controller_m1_to_sdram_s1\"" {  } { { "vga_ref_2C35.v" "rdv_fifo_for_vga_controller_m1_to_sdram_s1" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/vga_ref_2C35.v" 3271 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "sdram.v 2 2 " "Warning: Using design file sdram.v, which is not specified as a design file for the current project, but contains definitions for 2 design units and 2 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_input_efifo_module " "Info: Found entity 1: sdram_input_efifo_module" {  } { { "sdram.v" "" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/sdram.v" 21 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 sdram " "Info: Found entity 2: sdram" {  } { { "sdram.v" "" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/sdram.v" 155 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "sdram.v(313) " "Warning (10037): Verilog HDL or VHDL warning at sdram.v(313): conditional expression evaluates to a constant" {  } { { "sdram.v" "" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/sdram.v" 313 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "sdram.v(323) " "Warning (10037): Verilog HDL or VHDL warning at sdram.v(323): conditional expression evaluates to a constant" {  } { { "sdram.v" "" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/sdram.v" 323 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "sdram.v(333) " "Warning (10037): Verilog HDL or VHDL warning at sdram.v(333): conditional expression evaluates to a constant" {  } { { "sdram.v" "" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/sdram.v" 333 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "sdram.v(677) " "Warning (10037): Verilog HDL or VHDL warning at sdram.v(677): conditional expression evaluates to a constant" {  } { { "sdram.v" "" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/sdram.v" 677 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram vga_ref_2C35:inst\|sdram:the_sdram " "Info: Elaborating entity \"sdram\" for hierarchy \"vga_ref_2C35:inst\|sdram:the_sdram\"" {  } { { "vga_ref_2C35.v" "the_sdram" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/vga_ref_2C35.v" 6957 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_input_efifo_module vga_ref_2C35:inst\|sdram:the_sdram\|sdram_input_efifo_module:the_sdram_input_efifo_module " "Info: Elaborating entity \"sdram_input_efifo_module\" for hierarchy \"vga_ref_2C35:inst\|sdram:the_sdram\|sdram_input_efifo_module:the_sdram_input_efifo_module\"" {  } { { "sdram.v" "the_sdram_input_efifo_module" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/sdram.v" 293 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sram_avalon_sram_slave_arbitrator vga_ref_2C35:inst\|sram_avalon_sram_slave_arbitrator:the_sram_avalon_sram_slave " "Info: Elaborating entity \"sram_avalon_sram_slave_arbitrator\" for hierarchy \"vga_ref_2C35:inst\|sram_avalon_sram_slave_arbitrator:the_sram_avalon_sram_slave\"" {  } { { "vga_ref_2C35.v" "the_sram_avalon_sram_slave" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/vga_ref_2C35.v" 6987 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rdv_fifo_for_cpu_data_master_to_sram_avalon_sram_slave_module vga_ref_2C35:inst\|sram_avalon_sram_slave_arbitrator:the_sram_avalon_sram_slave\|rdv_fifo_for_cpu_data_master_to_sram_avalon_sram_slave_module:rdv_fifo_for_cpu_data_master_to_sram_avalon_sram_slave " "Info: Elaborating entity \"rdv_fifo_for_cpu_data_master_to_sram_avalon_sram_slave_module\" for hierarchy \"vga_ref_2C35:inst\|sram_avalon_sram_slave_arbitrator:the_sram_avalon_sram_slave\|rdv_fifo_for_cpu_data_master_to_sram_avalon_sram_slave_module:rdv_fifo_for_cpu_data_master_to_sram_avalon_sram_slave\"" {  } { { "vga_ref_2C35.v" "rdv_fifo_for_cpu_data_master_to_sram_avalon_sram_slave" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/vga_ref_2C35.v" 3843 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sram vga_ref_2C35:inst\|sram:the_sram " "Info: Elaborating entity \"sram\" for hierarchy \"vga_ref_2C35:inst\|sram:the_sram\"" {  } { { "vga_ref_2C35.v" "the_sram" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/vga_ref_2C35.v" 7007 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sys_clk_timer_s1_arbitrator vga_ref_2C35:inst\|sys_clk_timer_s1_arbitrator:the_sys_clk_timer_s1 " "Info: Elaborating entity \"sys_clk_timer_s1_arbitrator\" for hierarchy \"vga_ref_2C35:inst\|sys_clk_timer_s1_arbitrator:the_sys_clk_timer_s1\"" {  } { { "vga_ref_2C35.v" "the_sys_clk_timer_s1" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/vga_ref_2C35.v" 7032 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "sys_clk_timer.v 1 1 " "Warning: Using design file sys_clk_timer.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 sys_clk_timer " "Info: Found entity 1: sys_clk_timer" {  } { { "sys_clk_timer.v" "" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/sys_clk_timer.v" 21 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sys_clk_timer vga_ref_2C35:inst\|sys_clk_timer:the_sys_clk_timer " "Info: Elaborating entity \"sys_clk_timer\" for hierarchy \"vga_ref_2C35:inst\|sys_clk_timer:the_sys_clk_timer\"" {  } { { "vga_ref_2C35.v" "the_sys_clk_timer" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/vga_ref_2C35.v" 7044 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sysid_control_slave_arbitrator vga_ref_2C35:inst\|sysid_control_slave_arbitrator:the_sysid_control_slave " "Info: Elaborating entity \"sysid_control_slave_arbitrator\" for hierarchy \"vga_ref_2C35:inst\|sysid_control_slave_arbitrator:the_sysid_control_slave\"" {  } { { "vga_ref_2C35.v" "the_sysid_control_slave" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/vga_ref_2C35.v" 7062 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "sysid.v 1 1 " "Warning: Using design file sysid.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 sysid " "Info: Found entity 1: sysid" {  } { { "sysid.v" "" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/sysid.v" 21 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sysid vga_ref_2C35:inst\|sysid:the_sysid " "Info: Elaborating entity \"sysid\" for hierarchy \"vga_ref_2C35:inst\|sysid:the_sysid\"" {  } { { "vga_ref_2C35.v" "the_sysid" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/vga_ref_2C35.v" 7070 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tri_state_bridge_avalon_slave_arbitrator vga_ref_2C35:inst\|tri_state_bridge_avalon_slave_arbitrator:the_tri_state_bridge_avalon_slave " "Info: Elaborating entity \"tri_state_bridge_avalon_slave_arbitrator\" for hierarchy \"vga_ref_2C35:inst\|tri_state_bridge_avalon_slave_arbitrator:the_tri_state_bridge_avalon_slave\"" {  } { { "vga_ref_2C35.v" "the_tri_state_bridge_avalon_slave" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/vga_ref_2C35.v" 7108 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_controller_s1_arbitrator vga_ref_2C35:inst\|vga_controller_s1_arbitrator:the_vga_controller_s1 " "Info: Elaborating entity \"vga_controller_s1_arbitrator\" for hierarchy \"vga_ref_2C35:inst\|vga_controller_s1_arbitrator:the_vga_controller_s1\"" {  } { { "vga_ref_2C35.v" "the_vga_controller_s1" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/vga_ref_2C35.v" 7131 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_controller_m1_arbitrator vga_ref_2C35:inst\|vga_controller_m1_arbitrator:the_vga_controller_m1 " "Info: Elaborating entity \"vga_controller_m1_arbitrator\" for hierarchy \"vga_ref_2C35:inst\|vga_controller_m1_arbitrator:the_vga_controller_m1\"" {  } { { "vga_ref_2C35.v" "the_vga_controller_m1" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/vga_ref_2C35.v" 7153 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "vga_controller.v 1 1 " "Warning: Using design file vga_controller.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Info: Found entity 1: vga_controller" {  } { { "vga_controller.v" "" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/vga_controller.v" 21 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_controller vga_ref_2C35:inst\|vga_controller:the_vga_controller " "Info: Elaborating entity \"vga_controller\" for hierarchy \"vga_ref_2C35:inst\|vga_controller:the_vga_controller\"" {  } { { "vga_ref_2C35.v" "the_vga_controller" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/vga_ref_2C35.v" 7180 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo vga_ref_2C35:inst\|vga_controller:the_vga_controller\|dcfifo:the_dcfifo " "Info: Elaborating entity \"dcfifo\" for hierarchy \"vga_ref_2C35:inst\|vga_controller:the_vga_controller\|dcfifo:the_dcfifo\"" {  } { { "vga_controller.v" "the_dcfifo" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/vga_controller.v" 139 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_ref_2C35:inst\|vga_controller:the_vga_controller\|dcfifo:the_dcfifo " "Info: Elaborated megafunction instantiation \"vga_ref_2C35:inst\|vga_controller:the_vga_controller\|dcfifo:the_dcfifo\"" {  } { { "vga_controller.v" "" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/vga_controller.v" 139 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_ref_2C35:inst\|vga_controller:the_vga_controller\|dcfifo:the_dcfifo " "Info: Instantiated megafunction \"vga_ref_2C35:inst\|vga_controller:the_vga_controller\|dcfifo:the_dcfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NUMWORDS 4096 " "Info: Parameter \"LPM_NUMWORDS\" = \"4096\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SHOWAHEAD ON " "Info: Parameter \"LPM_SHOWAHEAD\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 32 " "Info: Parameter \"LPM_WIDTH\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "vga_controller.v" "" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/vga_controller.v" 139 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Warning" "WTDFX_ASSERTION" "Number of metastability protection registers is not specified. Based on the parameter value CLOCKS_ARE_SYNCHRONIZED=FALSE, the synchronization register chain length between read and write clock domains will be 2 " "Warning: Assertion warning: Number of metastability protection registers is not specified. Based on the parameter value CLOCKS_ARE_SYNCHRONIZED=FALSE, the synchronization register chain length between read and write clock domains will be 2" {  } { { "db/dcfifo_hg31.tdf" "" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/db/dcfifo_hg31.tdf" 150 2 0 } }  } 0 0 "Assertion warning: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_hg31.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/dcfifo_hg31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_hg31 " "Info: Found entity 1: dcfifo_hg31" {  } { { "db/dcfifo_hg31.tdf" "" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/db/dcfifo_hg31.tdf" 44 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_hg31 vga_ref_2C35:inst\|vga_controller:the_vga_controller\|dcfifo:the_dcfifo\|dcfifo_hg31:auto_generated " "Info: Elaborating entity \"dcfifo_hg31\" for hierarchy \"vga_ref_2C35:inst\|vga_controller:the_vga_controller\|dcfifo:the_dcfifo\|dcfifo_hg31:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "/usr/local/3rdparty/altera/quartus101/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_gray2bin_ndb.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/a_gray2bin_ndb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_gray2bin_ndb " "Info: Found entity 1: a_gray2bin_ndb" {  } { { "db/a_gray2bin_ndb.tdf" "" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/db/a_gray2bin_ndb.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_gray2bin_ndb vga_ref_2C35:inst\|vga_controller:the_vga_controller\|dcfifo:the_dcfifo\|dcfifo_hg31:auto_generated\|a_gray2bin_ndb:wrptr_g_gray2bin " "Info: Elaborating entity \"a_gray2bin_ndb\" for hierarchy \"vga_ref_2C35:inst\|vga_controller:the_vga_controller\|dcfifo:the_dcfifo\|dcfifo_hg31:auto_generated\|a_gray2bin_ndb:wrptr_g_gray2bin\"" {  } { { "db/dcfifo_hg31.tdf" "wrptr_g_gray2bin" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/db/dcfifo_hg31.tdf" 57 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_r96.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/a_graycounter_r96.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_r96 " "Info: Found entity 1: a_graycounter_r96" {  } { { "db/a_graycounter_r96.tdf" "" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/db/a_graycounter_r96.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_r96 vga_ref_2C35:inst\|vga_controller:the_vga_controller\|dcfifo:the_dcfifo\|dcfifo_hg31:auto_generated\|a_graycounter_r96:rdptr_g1p " "Info: Elaborating entity \"a_graycounter_r96\" for hierarchy \"vga_ref_2C35:inst\|vga_controller:the_vga_controller\|dcfifo:the_dcfifo\|dcfifo_hg31:auto_generated\|a_graycounter_r96:rdptr_g1p\"" {  } { { "db/dcfifo_hg31.tdf" "rdptr_g1p" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/db/dcfifo_hg31.tdf" 59 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_igc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/a_graycounter_igc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_igc " "Info: Found entity 1: a_graycounter_igc" {  } { { "db/a_graycounter_igc.tdf" "" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/db/a_graycounter_igc.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_igc vga_ref_2C35:inst\|vga_controller:the_vga_controller\|dcfifo:the_dcfifo\|dcfifo_hg31:auto_generated\|a_graycounter_igc:wrptr_g1p " "Info: Elaborating entity \"a_graycounter_igc\" for hierarchy \"vga_ref_2C35:inst\|vga_controller:the_vga_controller\|dcfifo:the_dcfifo\|dcfifo_hg31:auto_generated\|a_graycounter_igc:wrptr_g1p\"" {  } { { "db/dcfifo_hg31.tdf" "wrptr_g1p" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/db/dcfifo_hg31.tdf" 60 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_hgc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/a_graycounter_hgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_hgc " "Info: Found entity 1: a_graycounter_hgc" {  } { { "db/a_graycounter_hgc.tdf" "" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/db/a_graycounter_hgc.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_hgc vga_ref_2C35:inst\|vga_controller:the_vga_controller\|dcfifo:the_dcfifo\|dcfifo_hg31:auto_generated\|a_graycounter_hgc:wrptr_gp " "Info: Elaborating entity \"a_graycounter_hgc\" for hierarchy \"vga_ref_2C35:inst\|vga_controller:the_vga_controller\|dcfifo:the_dcfifo\|dcfifo_hg31:auto_generated\|a_graycounter_hgc:wrptr_gp\"" {  } { { "db/dcfifo_hg31.tdf" "wrptr_gp" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/db/dcfifo_hg31.tdf" 61 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_vmu.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_vmu.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_vmu " "Info: Found entity 1: altsyncram_vmu" {  } { { "db/altsyncram_vmu.tdf" "" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/db/altsyncram_vmu.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_vmu vga_ref_2C35:inst\|vga_controller:the_vga_controller\|dcfifo:the_dcfifo\|dcfifo_hg31:auto_generated\|altsyncram_vmu:fifo_ram " "Info: Elaborating entity \"altsyncram_vmu\" for hierarchy \"vga_ref_2C35:inst\|vga_controller:the_vga_controller\|dcfifo:the_dcfifo\|dcfifo_hg31:auto_generated\|altsyncram_vmu:fifo_ram\"" {  } { { "db/dcfifo_hg31.tdf" "fifo_ram" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/db/dcfifo_hg31.tdf" 62 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_bj91.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_bj91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_bj91 " "Info: Found entity 1: altsyncram_bj91" {  } { { "db/altsyncram_bj91.tdf" "" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/db/altsyncram_bj91.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_bj91 vga_ref_2C35:inst\|vga_controller:the_vga_controller\|dcfifo:the_dcfifo\|dcfifo_hg31:auto_generated\|altsyncram_vmu:fifo_ram\|altsyncram_bj91:altsyncram14 " "Info: Elaborating entity \"altsyncram_bj91\" for hierarchy \"vga_ref_2C35:inst\|vga_controller:the_vga_controller\|dcfifo:the_dcfifo\|dcfifo_hg31:auto_generated\|altsyncram_vmu:fifo_ram\|altsyncram_bj91:altsyncram14\"" {  } { { "db/altsyncram_vmu.tdf" "altsyncram14" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/db/altsyncram_vmu.tdf" 38 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_ngh.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/dffpipe_ngh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_ngh " "Info: Found entity 1: dffpipe_ngh" {  } { { "db/dffpipe_ngh.tdf" "" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/db/dffpipe_ngh.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_ngh vga_ref_2C35:inst\|vga_controller:the_vga_controller\|dcfifo:the_dcfifo\|dcfifo_hg31:auto_generated\|dffpipe_ngh:rdaclr " "Info: Elaborating entity \"dffpipe_ngh\" for hierarchy \"vga_ref_2C35:inst\|vga_controller:the_vga_controller\|dcfifo:the_dcfifo\|dcfifo_hg31:auto_generated\|dffpipe_ngh:rdaclr\"" {  } { { "db/dcfifo_hg31.tdf" "rdaclr" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/db/dcfifo_hg31.tdf" 69 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_udb.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_udb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_udb " "Info: Found entity 1: alt_synch_pipe_udb" {  } { { "db/alt_synch_pipe_udb.tdf" "" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/db/alt_synch_pipe_udb.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_udb vga_ref_2C35:inst\|vga_controller:the_vga_controller\|dcfifo:the_dcfifo\|dcfifo_hg31:auto_generated\|alt_synch_pipe_udb:rs_dgwp " "Info: Elaborating entity \"alt_synch_pipe_udb\" for hierarchy \"vga_ref_2C35:inst\|vga_controller:the_vga_controller\|dcfifo:the_dcfifo\|dcfifo_hg31:auto_generated\|alt_synch_pipe_udb:rs_dgwp\"" {  } { { "db/dcfifo_hg31.tdf" "rs_dgwp" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/db/dcfifo_hg31.tdf" 70 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_se9.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/dffpipe_se9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_se9 " "Info: Found entity 1: dffpipe_se9" {  } { { "db/dffpipe_se9.tdf" "" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/db/dffpipe_se9.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_se9 vga_ref_2C35:inst\|vga_controller:the_vga_controller\|dcfifo:the_dcfifo\|dcfifo_hg31:auto_generated\|alt_synch_pipe_udb:rs_dgwp\|dffpipe_se9:dffpipe17 " "Info: Elaborating entity \"dffpipe_se9\" for hierarchy \"vga_ref_2C35:inst\|vga_controller:the_vga_controller\|dcfifo:the_dcfifo\|dcfifo_hg31:auto_generated\|alt_synch_pipe_udb:rs_dgwp\|dffpipe_se9:dffpipe17\"" {  } { { "db/alt_synch_pipe_udb.tdf" "dffpipe17" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/db/alt_synch_pipe_udb.tdf" 34 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_re9.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/dffpipe_re9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_re9 " "Info: Found entity 1: dffpipe_re9" {  } { { "db/dffpipe_re9.tdf" "" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/db/dffpipe_re9.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_re9 vga_ref_2C35:inst\|vga_controller:the_vga_controller\|dcfifo:the_dcfifo\|dcfifo_hg31:auto_generated\|dffpipe_re9:ws_brp " "Info: Elaborating entity \"dffpipe_re9\" for hierarchy \"vga_ref_2C35:inst\|vga_controller:the_vga_controller\|dcfifo:the_dcfifo\|dcfifo_hg31:auto_generated\|dffpipe_re9:ws_brp\"" {  } { { "db/dcfifo_hg31.tdf" "ws_brp" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/db/dcfifo_hg31.tdf" 71 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_2e8.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_2e8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_2e8 " "Info: Found entity 1: alt_synch_pipe_2e8" {  } { { "db/alt_synch_pipe_2e8.tdf" "" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/db/alt_synch_pipe_2e8.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_2e8 vga_ref_2C35:inst\|vga_controller:the_vga_controller\|dcfifo:the_dcfifo\|dcfifo_hg31:auto_generated\|alt_synch_pipe_2e8:ws_dgrp " "Info: Elaborating entity \"alt_synch_pipe_2e8\" for hierarchy \"vga_ref_2C35:inst\|vga_controller:the_vga_controller\|dcfifo:the_dcfifo\|dcfifo_hg31:auto_generated\|alt_synch_pipe_2e8:ws_dgrp\"" {  } { { "db/dcfifo_hg31.tdf" "ws_dgrp" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/db/dcfifo_hg31.tdf" 73 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_te9.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/dffpipe_te9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_te9 " "Info: Found entity 1: dffpipe_te9" {  } { { "db/dffpipe_te9.tdf" "" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/db/dffpipe_te9.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_te9 vga_ref_2C35:inst\|vga_controller:the_vga_controller\|dcfifo:the_dcfifo\|dcfifo_hg31:auto_generated\|alt_synch_pipe_2e8:ws_dgrp\|dffpipe_te9:dffpipe21 " "Info: Elaborating entity \"dffpipe_te9\" for hierarchy \"vga_ref_2C35:inst\|vga_controller:the_vga_controller\|dcfifo:the_dcfifo\|dcfifo_hg31:auto_generated\|alt_synch_pipe_2e8:ws_dgrp\|dffpipe_te9:dffpipe21\"" {  } { { "db/alt_synch_pipe_2e8.tdf" "dffpipe21" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/db/alt_synch_pipe_2e8.tdf" 34 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_836.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cmpr_836.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_836 " "Info: Found entity 1: cmpr_836" {  } { { "db/cmpr_836.tdf" "" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/db/cmpr_836.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_836 vga_ref_2C35:inst\|vga_controller:the_vga_controller\|dcfifo:the_dcfifo\|dcfifo_hg31:auto_generated\|cmpr_836:rdempty_eq_comp " "Info: Elaborating entity \"cmpr_836\" for hierarchy \"vga_ref_2C35:inst\|vga_controller:the_vga_controller\|dcfifo:the_dcfifo\|dcfifo_hg31:auto_generated\|cmpr_836:rdempty_eq_comp\"" {  } { { "db/dcfifo_hg31.tdf" "rdempty_eq_comp" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/db/dcfifo_hg31.tdf" 77 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter vga_ref_2C35:inst\|vga_controller:the_vga_controller\|lpm_counter:dma_address_counter " "Info: Elaborating entity \"lpm_counter\" for hierarchy \"vga_ref_2C35:inst\|vga_controller:the_vga_controller\|lpm_counter:dma_address_counter\"" {  } { { "vga_controller.v" "dma_address_counter" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/vga_controller.v" 191 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_ref_2C35:inst\|vga_controller:the_vga_controller\|lpm_counter:dma_address_counter " "Info: Elaborated megafunction instantiation \"vga_ref_2C35:inst\|vga_controller:the_vga_controller\|lpm_counter:dma_address_counter\"" {  } { { "vga_controller.v" "" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/vga_controller.v" 191 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_ref_2C35:inst\|vga_controller:the_vga_controller\|lpm_counter:dma_address_counter " "Info: Instantiated megafunction \"vga_ref_2C35:inst\|vga_controller:the_vga_controller\|lpm_counter:dma_address_counter\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 30 " "Info: Parameter \"LPM_WIDTH\" = \"30\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "vga_controller.v" "" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/vga_controller.v" 191 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_u0i.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_u0i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_u0i " "Info: Found entity 1: cntr_u0i" {  } { { "db/cntr_u0i.tdf" "" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/db/cntr_u0i.tdf" 28 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_u0i vga_ref_2C35:inst\|vga_controller:the_vga_controller\|lpm_counter:dma_address_counter\|cntr_u0i:auto_generated " "Info: Elaborating entity \"cntr_u0i\" for hierarchy \"vga_ref_2C35:inst\|vga_controller:the_vga_controller\|lpm_counter:dma_address_counter\|cntr_u0i:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "/usr/local/3rdparty/altera/quartus101/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter vga_ref_2C35:inst\|vga_controller:the_vga_controller\|lpm_counter:vga_column_counter " "Info: Elaborating entity \"lpm_counter\" for hierarchy \"vga_ref_2C35:inst\|vga_controller:the_vga_controller\|lpm_counter:vga_column_counter\"" {  } { { "vga_controller.v" "vga_column_counter" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/vga_controller.v" 214 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_ref_2C35:inst\|vga_controller:the_vga_controller\|lpm_counter:vga_column_counter " "Info: Elaborated megafunction instantiation \"vga_ref_2C35:inst\|vga_controller:the_vga_controller\|lpm_counter:vga_column_counter\"" {  } { { "vga_controller.v" "" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/vga_controller.v" 214 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_ref_2C35:inst\|vga_controller:the_vga_controller\|lpm_counter:vga_column_counter " "Info: Instantiated megafunction \"vga_ref_2C35:inst\|vga_controller:the_vga_controller\|lpm_counter:vga_column_counter\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_MODULUS 800 " "Info: Parameter \"LPM_MODULUS\" = \"800\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 10 " "Info: Parameter \"LPM_WIDTH\" = \"10\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "vga_controller.v" "" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/vga_controller.v" 214 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_9ti.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_9ti.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_9ti " "Info: Found entity 1: cntr_9ti" {  } { { "db/cntr_9ti.tdf" "" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/db/cntr_9ti.tdf" 30 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_9ti vga_ref_2C35:inst\|vga_controller:the_vga_controller\|lpm_counter:vga_column_counter\|cntr_9ti:auto_generated " "Info: Elaborating entity \"cntr_9ti\" for hierarchy \"vga_ref_2C35:inst\|vga_controller:the_vga_controller\|lpm_counter:vga_column_counter\|cntr_9ti:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "/usr/local/3rdparty/altera/quartus101/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ldc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cmpr_ldc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ldc " "Info: Found entity 1: cmpr_ldc" {  } { { "db/cmpr_ldc.tdf" "" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/db/cmpr_ldc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_ldc vga_ref_2C35:inst\|vga_controller:the_vga_controller\|lpm_counter:vga_column_counter\|cntr_9ti:auto_generated\|cmpr_ldc:cmpr2 " "Info: Elaborating entity \"cmpr_ldc\" for hierarchy \"vga_ref_2C35:inst\|vga_controller:the_vga_controller\|lpm_counter:vga_column_counter\|cntr_9ti:auto_generated\|cmpr_ldc:cmpr2\"" {  } { { "db/cntr_9ti.tdf" "cmpr2" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/db/cntr_9ti.tdf" 90 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter vga_ref_2C35:inst\|vga_controller:the_vga_controller\|lpm_counter:vga_row_counter " "Info: Elaborating entity \"lpm_counter\" for hierarchy \"vga_ref_2C35:inst\|vga_controller:the_vga_controller\|lpm_counter:vga_row_counter\"" {  } { { "vga_controller.v" "vga_row_counter" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/vga_controller.v" 226 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_ref_2C35:inst\|vga_controller:the_vga_controller\|lpm_counter:vga_row_counter " "Info: Elaborated megafunction instantiation \"vga_ref_2C35:inst\|vga_controller:the_vga_controller\|lpm_counter:vga_row_counter\"" {  } { { "vga_controller.v" "" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/vga_controller.v" 226 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_ref_2C35:inst\|vga_controller:the_vga_controller\|lpm_counter:vga_row_counter " "Info: Instantiated megafunction \"vga_ref_2C35:inst\|vga_controller:the_vga_controller\|lpm_counter:vga_row_counter\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_MODULUS 524 " "Info: Parameter \"LPM_MODULUS\" = \"524\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 10 " "Info: Parameter \"LPM_WIDTH\" = \"10\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "vga_controller.v" "" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/vga_controller.v" 226 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_cti.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_cti.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_cti " "Info: Found entity 1: cntr_cti" {  } { { "db/cntr_cti.tdf" "" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/db/cntr_cti.tdf" 30 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_cti vga_ref_2C35:inst\|vga_controller:the_vga_controller\|lpm_counter:vga_row_counter\|cntr_cti:auto_generated " "Info: Elaborating entity \"cntr_cti\" for hierarchy \"vga_ref_2C35:inst\|vga_controller:the_vga_controller\|lpm_counter:vga_row_counter\|cntr_cti:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "/usr/local/3rdparty/altera/quartus101/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter vga_ref_2C35:inst\|vga_controller:the_vga_controller\|lpm_counter:vga_config_counter " "Info: Elaborating entity \"lpm_counter\" for hierarchy \"vga_ref_2C35:inst\|vga_controller:the_vga_controller\|lpm_counter:vga_config_counter\"" {  } { { "vga_controller.v" "vga_config_counter" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/vga_controller.v" 247 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_ref_2C35:inst\|vga_controller:the_vga_controller\|lpm_counter:vga_config_counter " "Info: Elaborated megafunction instantiation \"vga_ref_2C35:inst\|vga_controller:the_vga_controller\|lpm_counter:vga_config_counter\"" {  } { { "vga_controller.v" "" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/vga_controller.v" 247 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_ref_2C35:inst\|vga_controller:the_vga_controller\|lpm_counter:vga_config_counter " "Info: Instantiated megafunction \"vga_ref_2C35:inst\|vga_controller:the_vga_controller\|lpm_counter:vga_config_counter\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 3 " "Info: Parameter \"LPM_WIDTH\" = \"3\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "vga_controller.v" "" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/vga_controller.v" 247 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_10h.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_10h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_10h " "Info: Found entity 1: cntr_10h" {  } { { "db/cntr_10h.tdf" "" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/db/cntr_10h.tdf" 28 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_10h vga_ref_2C35:inst\|vga_controller:the_vga_controller\|lpm_counter:vga_config_counter\|cntr_10h:auto_generated " "Info: Elaborating entity \"cntr_10h\" for hierarchy \"vga_ref_2C35:inst\|vga_controller:the_vga_controller\|lpm_counter:vga_config_counter\|cntr_10h:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "/usr/local/3rdparty/altera/quartus101/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_shiftreg vga_ref_2C35:inst\|vga_controller:the_vga_controller\|lpm_shiftreg:vsync_delay " "Info: Elaborating entity \"lpm_shiftreg\" for hierarchy \"vga_ref_2C35:inst\|vga_controller:the_vga_controller\|lpm_shiftreg:vsync_delay\"" {  } { { "vga_controller.v" "vsync_delay" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/vga_controller.v" 390 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_ref_2C35:inst\|vga_controller:the_vga_controller\|lpm_shiftreg:vsync_delay " "Info: Elaborated megafunction instantiation \"vga_ref_2C35:inst\|vga_controller:the_vga_controller\|lpm_shiftreg:vsync_delay\"" {  } { { "vga_controller.v" "" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/vga_controller.v" 390 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_ref_2C35:inst\|vga_controller:the_vga_controller\|lpm_shiftreg:vsync_delay " "Info: Instantiated megafunction \"vga_ref_2C35:inst\|vga_controller:the_vga_controller\|lpm_shiftreg:vsync_delay\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Info: Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "vga_controller.v" "" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/vga_controller.v" 390 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_ref_2C35_clock_0_in_arbitrator vga_ref_2C35:inst\|vga_ref_2C35_clock_0_in_arbitrator:the_vga_ref_2C35_clock_0_in " "Info: Elaborating entity \"vga_ref_2C35_clock_0_in_arbitrator\" for hierarchy \"vga_ref_2C35:inst\|vga_ref_2C35_clock_0_in_arbitrator:the_vga_ref_2C35_clock_0_in\"" {  } { { "vga_ref_2C35.v" "the_vga_ref_2C35_clock_0_in" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/vga_ref_2C35.v" 7212 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_ref_2C35_clock_0_out_arbitrator vga_ref_2C35:inst\|vga_ref_2C35_clock_0_out_arbitrator:the_vga_ref_2C35_clock_0_out " "Info: Elaborating entity \"vga_ref_2C35_clock_0_out_arbitrator\" for hierarchy \"vga_ref_2C35:inst\|vga_ref_2C35_clock_0_out_arbitrator:the_vga_ref_2C35_clock_0_out\"" {  } { { "vga_ref_2C35.v" "the_vga_ref_2C35_clock_0_out" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/vga_ref_2C35.v" 7232 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "vga_ref_2C35_clock_0.v 5 5 " "Warning: Using design file vga_ref_2C35_clock_0.v, which is not specified as a design file for the current project, but contains definitions for 5 design units and 5 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 vga_ref_2C35_clock_0_edge_to_pulse " "Info: Found entity 1: vga_ref_2C35_clock_0_edge_to_pulse" {  } { { "vga_ref_2C35_clock_0.v" "" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/vga_ref_2C35_clock_0.v" 21 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 vga_ref_2C35_clock_0_slave_FSM " "Info: Found entity 2: vga_ref_2C35_clock_0_slave_FSM" {  } { { "vga_ref_2C35_clock_0.v" "" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/vga_ref_2C35_clock_0.v" 58 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "3 vga_ref_2C35_clock_0_master_FSM " "Info: Found entity 3: vga_ref_2C35_clock_0_master_FSM" {  } { { "vga_ref_2C35_clock_0.v" "" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/vga_ref_2C35_clock_0.v" 199 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "4 vga_ref_2C35_clock_0_bit_pipe " "Info: Found entity 4: vga_ref_2C35_clock_0_bit_pipe" {  } { { "vga_ref_2C35_clock_0.v" "" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/vga_ref_2C35_clock_0.v" 365 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "5 vga_ref_2C35_clock_0 " "Info: Found entity 5: vga_ref_2C35_clock_0" {  } { { "vga_ref_2C35_clock_0.v" "" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/vga_ref_2C35_clock_0.v" 417 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "vga_ref_2C35_clock_0.v(95) " "Warning (10037): Verilog HDL or VHDL warning at vga_ref_2C35_clock_0.v(95): conditional expression evaluates to a constant" {  } { { "vga_ref_2C35_clock_0.v" "" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/vga_ref_2C35_clock_0.v" 95 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "vga_ref_2C35_clock_0.v(104) " "Warning (10037): Verilog HDL or VHDL warning at vga_ref_2C35_clock_0.v(104): conditional expression evaluates to a constant" {  } { { "vga_ref_2C35_clock_0.v" "" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/vga_ref_2C35_clock_0.v" 104 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "vga_ref_2C35_clock_0.v(113) " "Warning (10037): Verilog HDL or VHDL warning at vga_ref_2C35_clock_0.v(113): conditional expression evaluates to a constant" {  } { { "vga_ref_2C35_clock_0.v" "" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/vga_ref_2C35_clock_0.v" 113 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "vga_ref_2C35_clock_0.v(239) " "Warning (10037): Verilog HDL or VHDL warning at vga_ref_2C35_clock_0.v(239): conditional expression evaluates to a constant" {  } { { "vga_ref_2C35_clock_0.v" "" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/vga_ref_2C35_clock_0.v" 239 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "vga_ref_2C35_clock_0.v(248) " "Warning (10037): Verilog HDL or VHDL warning at vga_ref_2C35_clock_0.v(248): conditional expression evaluates to a constant" {  } { { "vga_ref_2C35_clock_0.v" "" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/vga_ref_2C35_clock_0.v" 248 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "vga_ref_2C35_clock_0.v(257) " "Warning (10037): Verilog HDL or VHDL warning at vga_ref_2C35_clock_0.v(257): conditional expression evaluates to a constant" {  } { { "vga_ref_2C35_clock_0.v" "" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/vga_ref_2C35_clock_0.v" 257 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "vga_ref_2C35_clock_0.v(266) " "Warning (10037): Verilog HDL or VHDL warning at vga_ref_2C35_clock_0.v(266): conditional expression evaluates to a constant" {  } { { "vga_ref_2C35_clock_0.v" "" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/vga_ref_2C35_clock_0.v" 266 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "vga_ref_2C35_clock_0.v(275) " "Warning (10037): Verilog HDL or VHDL warning at vga_ref_2C35_clock_0.v(275): conditional expression evaluates to a constant" {  } { { "vga_ref_2C35_clock_0.v" "" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/vga_ref_2C35_clock_0.v" 275 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_ref_2C35_clock_0 vga_ref_2C35:inst\|vga_ref_2C35_clock_0:the_vga_ref_2C35_clock_0 " "Info: Elaborating entity \"vga_ref_2C35_clock_0\" for hierarchy \"vga_ref_2C35:inst\|vga_ref_2C35_clock_0:the_vga_ref_2C35_clock_0\"" {  } { { "vga_ref_2C35.v" "the_vga_ref_2C35_clock_0" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/vga_ref_2C35.v" 7256 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_ref_2C35_clock_0_edge_to_pulse vga_ref_2C35:inst\|vga_ref_2C35_clock_0:the_vga_ref_2C35_clock_0\|vga_ref_2C35_clock_0_edge_to_pulse:read_done_edge_to_pulse " "Info: Elaborating entity \"vga_ref_2C35_clock_0_edge_to_pulse\" for hierarchy \"vga_ref_2C35:inst\|vga_ref_2C35_clock_0:the_vga_ref_2C35_clock_0\|vga_ref_2C35_clock_0_edge_to_pulse:read_done_edge_to_pulse\"" {  } { { "vga_ref_2C35_clock_0.v" "read_done_edge_to_pulse" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/vga_ref_2C35_clock_0.v" 518 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_ref_2C35_clock_0_slave_FSM vga_ref_2C35:inst\|vga_ref_2C35_clock_0:the_vga_ref_2C35_clock_0\|vga_ref_2C35_clock_0_slave_FSM:slave_FSM " "Info: Elaborating entity \"vga_ref_2C35_clock_0_slave_FSM\" for hierarchy \"vga_ref_2C35:inst\|vga_ref_2C35_clock_0:the_vga_ref_2C35_clock_0\|vga_ref_2C35_clock_0_slave_FSM:slave_FSM\"" {  } { { "vga_ref_2C35_clock_0.v" "slave_FSM" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/vga_ref_2C35_clock_0.v" 541 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_ref_2C35_clock_0_master_FSM vga_ref_2C35:inst\|vga_ref_2C35_clock_0:the_vga_ref_2C35_clock_0\|vga_ref_2C35_clock_0_master_FSM:master_FSM " "Info: Elaborating entity \"vga_ref_2C35_clock_0_master_FSM\" for hierarchy \"vga_ref_2C35:inst\|vga_ref_2C35_clock_0:the_vga_ref_2C35_clock_0\|vga_ref_2C35_clock_0_master_FSM:master_FSM\"" {  } { { "vga_ref_2C35_clock_0.v" "master_FSM" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/vga_ref_2C35_clock_0.v" 593 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_ref_2C35_clock_0_bit_pipe vga_ref_2C35:inst\|vga_ref_2C35_clock_0:the_vga_ref_2C35_clock_0\|vga_ref_2C35_clock_0_bit_pipe:endofpacket_bit_pipe " "Info: Elaborating entity \"vga_ref_2C35_clock_0_bit_pipe\" for hierarchy \"vga_ref_2C35:inst\|vga_ref_2C35_clock_0:the_vga_ref_2C35_clock_0\|vga_ref_2C35_clock_0_bit_pipe:endofpacket_bit_pipe\"" {  } { { "vga_ref_2C35_clock_0.v" "endofpacket_bit_pipe" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/vga_ref_2C35_clock_0.v" 604 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_ref_2C35_reset_clk_in_domain_synch_module vga_ref_2C35:inst\|vga_ref_2C35_reset_clk_in_domain_synch_module:vga_ref_2C35_reset_clk_in_domain_synch " "Info: Elaborating entity \"vga_ref_2C35_reset_clk_in_domain_synch_module\" for hierarchy \"vga_ref_2C35:inst\|vga_ref_2C35_reset_clk_in_domain_synch_module:vga_ref_2C35_reset_clk_in_domain_synch\"" {  } { { "vga_ref_2C35.v" "vga_ref_2C35_reset_clk_in_domain_synch" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/vga_ref_2C35.v" 7265 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_ref_2C35_reset_sys_clk_domain_synch_module vga_ref_2C35:inst\|vga_ref_2C35_reset_sys_clk_domain_synch_module:vga_ref_2C35_reset_sys_clk_domain_synch " "Info: Elaborating entity \"vga_ref_2C35_reset_sys_clk_domain_synch_module\" for hierarchy \"vga_ref_2C35:inst\|vga_ref_2C35_reset_sys_clk_domain_synch_module:vga_ref_2C35_reset_sys_clk_domain_synch\"" {  } { { "vga_ref_2C35.v" "vga_ref_2C35_reset_sys_clk_domain_synch" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/vga_ref_2C35.v" 7281 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "clk DE_Clock_Generator_System 3 6 " "Warning (12030): Port \"clk\" on the entity instantiation of \"DE_Clock_Generator_System\" is connected to a signal of width 3. The formal width of the signal in the module is 6.  The extra bits will be left dangling without any fan-out logic." {  } { { "clocks.v" "DE_Clock_Generator_System" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/clocks.v" 164 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_2304.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_2304.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_2304 " "Info: Found entity 1: altsyncram_2304" {  } { { "db/altsyncram_2304.tdf" "" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/db/altsyncram_2304.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_aoc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mux_aoc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_aoc " "Info: Found entity 1: mux_aoc" {  } { { "db/mux_aoc.tdf" "" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/db/mux_aoc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_rqf.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/decode_rqf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_rqf " "Info: Found entity 1: decode_rqf" {  } { { "db/decode_rqf.tdf" "" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/db/decode_rqf.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_0ci.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_0ci.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_0ci " "Info: Found entity 1: cntr_0ci" {  } { { "db/cntr_0ci.tdf" "" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/db/cntr_0ci.tdf" 30 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_9cc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cmpr_9cc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_9cc " "Info: Found entity 1: cmpr_9cc" {  } { { "db/cmpr_9cc.tdf" "" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/db/cmpr_9cc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_02j.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_02j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_02j " "Info: Found entity 1: cntr_02j" {  } { { "db/cntr_02j.tdf" "" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/db/cntr_02j.tdf" 28 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_sbi.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_sbi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_sbi " "Info: Found entity 1: cntr_sbi" {  } { { "db/cntr_sbi.tdf" "" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/db/cntr_sbi.tdf" 30 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_8cc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cmpr_8cc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_8cc " "Info: Found entity 1: cmpr_8cc" {  } { { "db/cmpr_8cc.tdf" "" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/db/cmpr_8cc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_gui.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_gui.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_gui " "Info: Found entity 1: cntr_gui" {  } { { "db/cntr_gui.tdf" "" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/db/cntr_gui.tdf" 30 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_5cc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cmpr_5cc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_5cc " "Info: Found entity 1: cmpr_5cc" {  } { { "db/cmpr_5cc.tdf" "" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/db/cmpr_5cc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Info: Analysis and Synthesis generated SignalTap II or debug node instance \"auto_signaltap_0\"" {  } {  } 0 0 "Analysis and Synthesis generated SignalTap II or debug node instance \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Warning: Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Warning: Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_ref_2C35:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[0\] " "Warning (14320): Synthesized away node \"vga_ref_2C35:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_e502.tdf" "" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/db/altsyncram_e502.tdf" 43 2 0 } } { "altsyncram.tdf" "" { Text "/usr/local/3rdparty/altera/quartus101/quartus/libraries/megafunctions/altsyncram.tdf" 789 4 0 } } { "cpu.v" "" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/cpu.v" 3181 0 0 } } { "cpu.v" "" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/cpu.v" 3339 0 0 } } { "cpu.v" "" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/cpu.v" 3821 0 0 } } { "cpu.v" "" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/cpu.v" 9587 0 0 } } { "vga_ref_2C35.v" "" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/vga_ref_2C35.v" 6834 0 0 } } { "../vga_ref.bdf" "" { Schematic "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/vga_ref.bdf" { { 304 672 1088 960 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_ref_2C35:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[1\] " "Warning (14320): Synthesized away node \"vga_ref_2C35:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_e502.tdf" "" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/db/altsyncram_e502.tdf" 72 2 0 } } { "altsyncram.tdf" "" { Text "/usr/local/3rdparty/altera/quartus101/quartus/libraries/megafunctions/altsyncram.tdf" 789 4 0 } } { "cpu.v" "" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/cpu.v" 3181 0 0 } } { "cpu.v" "" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/cpu.v" 3339 0 0 } } { "cpu.v" "" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/cpu.v" 3821 0 0 } } { "cpu.v" "" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/cpu.v" 9587 0 0 } } { "vga_ref_2C35.v" "" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/vga_ref_2C35.v" 6834 0 0 } } { "../vga_ref.bdf" "" { Schematic "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/vga_ref.bdf" { { 304 672 1088 960 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_ref_2C35:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[2\] " "Warning (14320): Synthesized away node \"vga_ref_2C35:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_e502.tdf" "" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/db/altsyncram_e502.tdf" 101 2 0 } } { "altsyncram.tdf" "" { Text "/usr/local/3rdparty/altera/quartus101/quartus/libraries/megafunctions/altsyncram.tdf" 789 4 0 } } { "cpu.v" "" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/cpu.v" 3181 0 0 } } { "cpu.v" "" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/cpu.v" 3339 0 0 } } { "cpu.v" "" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/cpu.v" 3821 0 0 } } { "cpu.v" "" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/cpu.v" 9587 0 0 } } { "vga_ref_2C35.v" "" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/vga_ref_2C35.v" 6834 0 0 } } { "../vga_ref.bdf" "" { Schematic "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/vga_ref.bdf" { { 304 672 1088 960 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_ref_2C35:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[3\] " "Warning (14320): Synthesized away node \"vga_ref_2C35:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_e502.tdf" "" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/db/altsyncram_e502.tdf" 130 2 0 } } { "altsyncram.tdf" "" { Text "/usr/local/3rdparty/altera/quartus101/quartus/libraries/megafunctions/altsyncram.tdf" 789 4 0 } } { "cpu.v" "" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/cpu.v" 3181 0 0 } } { "cpu.v" "" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/cpu.v" 3339 0 0 } } { "cpu.v" "" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/cpu.v" 3821 0 0 } } { "cpu.v" "" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/cpu.v" 9587 0 0 } } { "vga_ref_2C35.v" "" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/vga_ref_2C35.v" 6834 0 0 } } { "../vga_ref.bdf" "" { Schematic "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/vga_ref.bdf" { { 304 672 1088 960 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_ref_2C35:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[4\] " "Warning (14320): Synthesized away node \"vga_ref_2C35:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_e502.tdf" "" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/db/altsyncram_e502.tdf" 159 2 0 } } { "altsyncram.tdf" "" { Text "/usr/local/3rdparty/altera/quartus101/quartus/libraries/megafunctions/altsyncram.tdf" 789 4 0 } } { "cpu.v" "" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/cpu.v" 3181 0 0 } } { "cpu.v" "" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/cpu.v" 3339 0 0 } } { "cpu.v" "" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/cpu.v" 3821 0 0 } } { "cpu.v" "" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/cpu.v" 9587 0 0 } } { "vga_ref_2C35.v" "" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/vga_ref_2C35.v" 6834 0 0 } } { "../vga_ref.bdf" "" { Schematic "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/vga_ref.bdf" { { 304 672 1088 960 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_ref_2C35:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[5\] " "Warning (14320): Synthesized away node \"vga_ref_2C35:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_e502.tdf" "" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/db/altsyncram_e502.tdf" 188 2 0 } } { "altsyncram.tdf" "" { Text "/usr/local/3rdparty/altera/quartus101/quartus/libraries/megafunctions/altsyncram.tdf" 789 4 0 } } { "cpu.v" "" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/cpu.v" 3181 0 0 } } { "cpu.v" "" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/cpu.v" 3339 0 0 } } { "cpu.v" "" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/cpu.v" 3821 0 0 } } { "cpu.v" "" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/cpu.v" 9587 0 0 } } { "vga_ref_2C35.v" "" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/vga_ref_2C35.v" 6834 0 0 } } { "../vga_ref.bdf" "" { Schematic "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/vga_ref.bdf" { { 304 672 1088 960 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_ref_2C35:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[6\] " "Warning (14320): Synthesized away node \"vga_ref_2C35:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_e502.tdf" "" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/db/altsyncram_e502.tdf" 217 2 0 } } { "altsyncram.tdf" "" { Text "/usr/local/3rdparty/altera/quartus101/quartus/libraries/megafunctions/altsyncram.tdf" 789 4 0 } } { "cpu.v" "" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/cpu.v" 3181 0 0 } } { "cpu.v" "" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/cpu.v" 3339 0 0 } } { "cpu.v" "" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/cpu.v" 3821 0 0 } } { "cpu.v" "" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/cpu.v" 9587 0 0 } } { "vga_ref_2C35.v" "" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/vga_ref_2C35.v" 6834 0 0 } } { "../vga_ref.bdf" "" { Schematic "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/vga_ref.bdf" { { 304 672 1088 960 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_ref_2C35:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[7\] " "Warning (14320): Synthesized away node \"vga_ref_2C35:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_e502.tdf" "" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/db/altsyncram_e502.tdf" 246 2 0 } } { "altsyncram.tdf" "" { Text "/usr/local/3rdparty/altera/quartus101/quartus/libraries/megafunctions/altsyncram.tdf" 789 4 0 } } { "cpu.v" "" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/cpu.v" 3181 0 0 } } { "cpu.v" "" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/cpu.v" 3339 0 0 } } { "cpu.v" "" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/cpu.v" 3821 0 0 } } { "cpu.v" "" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/cpu.v" 9587 0 0 } } { "vga_ref_2C35.v" "" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/vga_ref_2C35.v" 6834 0 0 } } { "../vga_ref.bdf" "" { Schematic "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/vga_ref.bdf" { { 304 672 1088 960 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_ref_2C35:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[8\] " "Warning (14320): Synthesized away node \"vga_ref_2C35:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[8\]\"" {  } { { "db/altsyncram_e502.tdf" "" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/db/altsyncram_e502.tdf" 275 2 0 } } { "altsyncram.tdf" "" { Text "/usr/local/3rdparty/altera/quartus101/quartus/libraries/megafunctions/altsyncram.tdf" 789 4 0 } } { "cpu.v" "" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/cpu.v" 3181 0 0 } } { "cpu.v" "" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/cpu.v" 3339 0 0 } } { "cpu.v" "" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/cpu.v" 3821 0 0 } } { "cpu.v" "" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/cpu.v" 9587 0 0 } } { "vga_ref_2C35.v" "" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/vga_ref_2C35.v" 6834 0 0 } } { "../vga_ref.bdf" "" { Schematic "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/vga_ref.bdf" { { 304 672 1088 960 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_ref_2C35:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[9\] " "Warning (14320): Synthesized away node \"vga_ref_2C35:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[9\]\"" {  } { { "db/altsyncram_e502.tdf" "" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/db/altsyncram_e502.tdf" 304 2 0 } } { "altsyncram.tdf" "" { Text "/usr/local/3rdparty/altera/quartus101/quartus/libraries/megafunctions/altsyncram.tdf" 789 4 0 } } { "cpu.v" "" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/cpu.v" 3181 0 0 } } { "cpu.v" "" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/cpu.v" 3339 0 0 } } { "cpu.v" "" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/cpu.v" 3821 0 0 } } { "cpu.v" "" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/cpu.v" 9587 0 0 } } { "vga_ref_2C35.v" "" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/vga_ref_2C35.v" 6834 0 0 } } { "../vga_ref.bdf" "" { Schematic "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/vga_ref.bdf" { { 304 672 1088 960 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_ref_2C35:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[10\] " "Warning (14320): Synthesized away node \"vga_ref_2C35:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[10\]\"" {  } { { "db/altsyncram_e502.tdf" "" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/db/altsyncram_e502.tdf" 333 2 0 } } { "altsyncram.tdf" "" { Text "/usr/local/3rdparty/altera/quartus101/quartus/libraries/megafunctions/altsyncram.tdf" 789 4 0 } } { "cpu.v" "" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/cpu.v" 3181 0 0 } } { "cpu.v" "" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/cpu.v" 3339 0 0 } } { "cpu.v" "" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/cpu.v" 3821 0 0 } } { "cpu.v" "" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/cpu.v" 9587 0 0 } } { "vga_ref_2C35.v" "" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/vga_ref_2C35.v" 6834 0 0 } } { "../vga_ref.bdf" "" { Schematic "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/vga_ref.bdf" { { 304 672 1088 960 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_ref_2C35:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[11\] " "Warning (14320): Synthesized away node \"vga_ref_2C35:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[11\]\"" {  } { { "db/altsyncram_e502.tdf" "" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/db/altsyncram_e502.tdf" 362 2 0 } } { "altsyncram.tdf" "" { Text "/usr/local/3rdparty/altera/quartus101/quartus/libraries/megafunctions/altsyncram.tdf" 789 4 0 } } { "cpu.v" "" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/cpu.v" 3181 0 0 } } { "cpu.v" "" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/cpu.v" 3339 0 0 } } { "cpu.v" "" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/cpu.v" 3821 0 0 } } { "cpu.v" "" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/cpu.v" 9587 0 0 } } { "vga_ref_2C35.v" "" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/vga_ref_2C35.v" 6834 0 0 } } { "../vga_ref.bdf" "" { Schematic "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/vga_ref.bdf" { { 304 672 1088 960 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_ref_2C35:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[12\] " "Warning (14320): Synthesized away node \"vga_ref_2C35:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[12\]\"" {  } { { "db/altsyncram_e502.tdf" "" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/db/altsyncram_e502.tdf" 391 2 0 } } { "altsyncram.tdf" "" { Text "/usr/local/3rdparty/altera/quartus101/quartus/libraries/megafunctions/altsyncram.tdf" 789 4 0 } } { "cpu.v" "" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/cpu.v" 3181 0 0 } } { "cpu.v" "" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/cpu.v" 3339 0 0 } } { "cpu.v" "" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/cpu.v" 3821 0 0 } } { "cpu.v" "" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/cpu.v" 9587 0 0 } } { "vga_ref_2C35.v" "" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/vga_ref_2C35.v" 6834 0 0 } } { "../vga_ref.bdf" "" { Schematic "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/vga_ref.bdf" { { 304 672 1088 960 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_ref_2C35:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[13\] " "Warning (14320): Synthesized away node \"vga_ref_2C35:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[13\]\"" {  } { { "db/altsyncram_e502.tdf" "" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/db/altsyncram_e502.tdf" 420 2 0 } } { "altsyncram.tdf" "" { Text "/usr/local/3rdparty/altera/quartus101/quartus/libraries/megafunctions/altsyncram.tdf" 789 4 0 } } { "cpu.v" "" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/cpu.v" 3181 0 0 } } { "cpu.v" "" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/cpu.v" 3339 0 0 } } { "cpu.v" "" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/cpu.v" 3821 0 0 } } { "cpu.v" "" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/cpu.v" 9587 0 0 } } { "vga_ref_2C35.v" "" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/vga_ref_2C35.v" 6834 0 0 } } { "../vga_ref.bdf" "" { Schematic "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/vga_ref.bdf" { { 304 672 1088 960 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_ref_2C35:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[14\] " "Warning (14320): Synthesized away node \"vga_ref_2C35:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[14\]\"" {  } { { "db/altsyncram_e502.tdf" "" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/db/altsyncram_e502.tdf" 449 2 0 } } { "altsyncram.tdf" "" { Text "/usr/local/3rdparty/altera/quartus101/quartus/libraries/megafunctions/altsyncram.tdf" 789 4 0 } } { "cpu.v" "" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/cpu.v" 3181 0 0 } } { "cpu.v" "" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/cpu.v" 3339 0 0 } } { "cpu.v" "" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/cpu.v" 3821 0 0 } } { "cpu.v" "" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/cpu.v" 9587 0 0 } } { "vga_ref_2C35.v" "" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/vga_ref_2C35.v" 6834 0 0 } } { "../vga_ref.bdf" "" { Schematic "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/vga_ref.bdf" { { 304 672 1088 960 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_ref_2C35:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[15\] " "Warning (14320): Synthesized away node \"vga_ref_2C35:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[15\]\"" {  } { { "db/altsyncram_e502.tdf" "" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/db/altsyncram_e502.tdf" 478 2 0 } } { "altsyncram.tdf" "" { Text "/usr/local/3rdparty/altera/quartus101/quartus/libraries/megafunctions/altsyncram.tdf" 789 4 0 } } { "cpu.v" "" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/cpu.v" 3181 0 0 } } { "cpu.v" "" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/cpu.v" 3339 0 0 } } { "cpu.v" "" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/cpu.v" 3821 0 0 } } { "cpu.v" "" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/cpu.v" 9587 0 0 } } { "vga_ref_2C35.v" "" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/vga_ref_2C35.v" 6834 0 0 } } { "../vga_ref.bdf" "" { Schematic "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/vga_ref.bdf" { { 304 672 1088 960 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_ref_2C35:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[16\] " "Warning (14320): Synthesized away node \"vga_ref_2C35:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[16\]\"" {  } { { "db/altsyncram_e502.tdf" "" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/db/altsyncram_e502.tdf" 507 2 0 } } { "altsyncram.tdf" "" { Text "/usr/local/3rdparty/altera/quartus101/quartus/libraries/megafunctions/altsyncram.tdf" 789 4 0 } } { "cpu.v" "" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/cpu.v" 3181 0 0 } } { "cpu.v" "" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/cpu.v" 3339 0 0 } } { "cpu.v" "" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/cpu.v" 3821 0 0 } } { "cpu.v" "" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/cpu.v" 9587 0 0 } } { "vga_ref_2C35.v" "" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/vga_ref_2C35.v" 6834 0 0 } } { "../vga_ref.bdf" "" { Schematic "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/vga_ref.bdf" { { 304 672 1088 960 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_ref_2C35:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[17\] " "Warning (14320): Synthesized away node \"vga_ref_2C35:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[17\]\"" {  } { { "db/altsyncram_e502.tdf" "" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/db/altsyncram_e502.tdf" 536 2 0 } } { "altsyncram.tdf" "" { Text "/usr/local/3rdparty/altera/quartus101/quartus/libraries/megafunctions/altsyncram.tdf" 789 4 0 } } { "cpu.v" "" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/cpu.v" 3181 0 0 } } { "cpu.v" "" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/cpu.v" 3339 0 0 } } { "cpu.v" "" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/cpu.v" 3821 0 0 } } { "cpu.v" "" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/cpu.v" 9587 0 0 } } { "vga_ref_2C35.v" "" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/vga_ref_2C35.v" 6834 0 0 } } { "../vga_ref.bdf" "" { Schematic "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/vga_ref.bdf" { { 304 672 1088 960 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_ref_2C35:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[18\] " "Warning (14320): Synthesized away node \"vga_ref_2C35:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[18\]\"" {  } { { "db/altsyncram_e502.tdf" "" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/db/altsyncram_e502.tdf" 565 2 0 } } { "altsyncram.tdf" "" { Text "/usr/local/3rdparty/altera/quartus101/quartus/libraries/megafunctions/altsyncram.tdf" 789 4 0 } } { "cpu.v" "" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/cpu.v" 3181 0 0 } } { "cpu.v" "" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/cpu.v" 3339 0 0 } } { "cpu.v" "" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/cpu.v" 3821 0 0 } } { "cpu.v" "" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/cpu.v" 9587 0 0 } } { "vga_ref_2C35.v" "" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/vga_ref_2C35.v" 6834 0 0 } } { "../vga_ref.bdf" "" { Schematic "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/vga_ref.bdf" { { 304 672 1088 960 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_ref_2C35:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[19\] " "Warning (14320): Synthesized away node \"vga_ref_2C35:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[19\]\"" {  } { { "db/altsyncram_e502.tdf" "" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/db/altsyncram_e502.tdf" 594 2 0 } } { "altsyncram.tdf" "" { Text "/usr/local/3rdparty/altera/quartus101/quartus/libraries/megafunctions/altsyncram.tdf" 789 4 0 } } { "cpu.v" "" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/cpu.v" 3181 0 0 } } { "cpu.v" "" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/cpu.v" 3339 0 0 } } { "cpu.v" "" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/cpu.v" 3821 0 0 } } { "cpu.v" "" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/cpu.v" 9587 0 0 } } { "vga_ref_2C35.v" "" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/vga_ref_2C35.v" 6834 0 0 } } { "../vga_ref.bdf" "" { Schematic "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/vga_ref.bdf" { { 304 672 1088 960 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_ref_2C35:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[20\] " "Warning (14320): Synthesized away node \"vga_ref_2C35:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[20\]\"" {  } { { "db/altsyncram_e502.tdf" "" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/db/altsyncram_e502.tdf" 623 2 0 } } { "altsyncram.tdf" "" { Text "/usr/local/3rdparty/altera/quartus101/quartus/libraries/megafunctions/altsyncram.tdf" 789 4 0 } } { "cpu.v" "" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/cpu.v" 3181 0 0 } } { "cpu.v" "" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/cpu.v" 3339 0 0 } } { "cpu.v" "" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/cpu.v" 3821 0 0 } } { "cpu.v" "" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/cpu.v" 9587 0 0 } } { "vga_ref_2C35.v" "" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/vga_ref_2C35.v" 6834 0 0 } } { "../vga_ref.bdf" "" { Schematic "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/vga_ref.bdf" { { 304 672 1088 960 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_ref_2C35:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[21\] " "Warning (14320): Synthesized away node \"vga_ref_2C35:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[21\]\"" {  } { { "db/altsyncram_e502.tdf" "" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/db/altsyncram_e502.tdf" 652 2 0 } } { "altsyncram.tdf" "" { Text "/usr/local/3rdparty/altera/quartus101/quartus/libraries/megafunctions/altsyncram.tdf" 789 4 0 } } { "cpu.v" "" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/cpu.v" 3181 0 0 } } { "cpu.v" "" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/cpu.v" 3339 0 0 } } { "cpu.v" "" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/cpu.v" 3821 0 0 } } { "cpu.v" "" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/cpu.v" 9587 0 0 } } { "vga_ref_2C35.v" "" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/vga_ref_2C35.v" 6834 0 0 } } { "../vga_ref.bdf" "" { Schematic "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/vga_ref.bdf" { { 304 672 1088 960 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_ref_2C35:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[22\] " "Warning (14320): Synthesized away node \"vga_ref_2C35:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[22\]\"" {  } { { "db/altsyncram_e502.tdf" "" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/db/altsyncram_e502.tdf" 681 2 0 } } { "altsyncram.tdf" "" { Text "/usr/local/3rdparty/altera/quartus101/quartus/libraries/megafunctions/altsyncram.tdf" 789 4 0 } } { "cpu.v" "" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/cpu.v" 3181 0 0 } } { "cpu.v" "" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/cpu.v" 3339 0 0 } } { "cpu.v" "" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/cpu.v" 3821 0 0 } } { "cpu.v" "" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/cpu.v" 9587 0 0 } } { "vga_ref_2C35.v" "" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/vga_ref_2C35.v" 6834 0 0 } } { "../vga_ref.bdf" "" { Schematic "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/vga_ref.bdf" { { 304 672 1088 960 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_ref_2C35:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[23\] " "Warning (14320): Synthesized away node \"vga_ref_2C35:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[23\]\"" {  } { { "db/altsyncram_e502.tdf" "" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/db/altsyncram_e502.tdf" 710 2 0 } } { "altsyncram.tdf" "" { Text "/usr/local/3rdparty/altera/quartus101/quartus/libraries/megafunctions/altsyncram.tdf" 789 4 0 } } { "cpu.v" "" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/cpu.v" 3181 0 0 } } { "cpu.v" "" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/cpu.v" 3339 0 0 } } { "cpu.v" "" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/cpu.v" 3821 0 0 } } { "cpu.v" "" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/cpu.v" 9587 0 0 } } { "vga_ref_2C35.v" "" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/vga_ref_2C35.v" 6834 0 0 } } { "../vga_ref.bdf" "" { Schematic "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/vga_ref.bdf" { { 304 672 1088 960 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_ref_2C35:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[24\] " "Warning (14320): Synthesized away node \"vga_ref_2C35:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[24\]\"" {  } { { "db/altsyncram_e502.tdf" "" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/db/altsyncram_e502.tdf" 739 2 0 } } { "altsyncram.tdf" "" { Text "/usr/local/3rdparty/altera/quartus101/quartus/libraries/megafunctions/altsyncram.tdf" 789 4 0 } } { "cpu.v" "" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/cpu.v" 3181 0 0 } } { "cpu.v" "" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/cpu.v" 3339 0 0 } } { "cpu.v" "" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/cpu.v" 3821 0 0 } } { "cpu.v" "" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/cpu.v" 9587 0 0 } } { "vga_ref_2C35.v" "" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/vga_ref_2C35.v" 6834 0 0 } } { "../vga_ref.bdf" "" { Schematic "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/vga_ref.bdf" { { 304 672 1088 960 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_ref_2C35:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[25\] " "Warning (14320): Synthesized away node \"vga_ref_2C35:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[25\]\"" {  } { { "db/altsyncram_e502.tdf" "" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/db/altsyncram_e502.tdf" 768 2 0 } } { "altsyncram.tdf" "" { Text "/usr/local/3rdparty/altera/quartus101/quartus/libraries/megafunctions/altsyncram.tdf" 789 4 0 } } { "cpu.v" "" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/cpu.v" 3181 0 0 } } { "cpu.v" "" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/cpu.v" 3339 0 0 } } { "cpu.v" "" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/cpu.v" 3821 0 0 } } { "cpu.v" "" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/cpu.v" 9587 0 0 } } { "vga_ref_2C35.v" "" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/vga_ref_2C35.v" 6834 0 0 } } { "../vga_ref.bdf" "" { Schematic "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/vga_ref.bdf" { { 304 672 1088 960 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_ref_2C35:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[26\] " "Warning (14320): Synthesized away node \"vga_ref_2C35:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[26\]\"" {  } { { "db/altsyncram_e502.tdf" "" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/db/altsyncram_e502.tdf" 797 2 0 } } { "altsyncram.tdf" "" { Text "/usr/local/3rdparty/altera/quartus101/quartus/libraries/megafunctions/altsyncram.tdf" 789 4 0 } } { "cpu.v" "" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/cpu.v" 3181 0 0 } } { "cpu.v" "" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/cpu.v" 3339 0 0 } } { "cpu.v" "" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/cpu.v" 3821 0 0 } } { "cpu.v" "" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/cpu.v" 9587 0 0 } } { "vga_ref_2C35.v" "" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/vga_ref_2C35.v" 6834 0 0 } } { "../vga_ref.bdf" "" { Schematic "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/vga_ref.bdf" { { 304 672 1088 960 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_ref_2C35:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[27\] " "Warning (14320): Synthesized away node \"vga_ref_2C35:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[27\]\"" {  } { { "db/altsyncram_e502.tdf" "" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/db/altsyncram_e502.tdf" 826 2 0 } } { "altsyncram.tdf" "" { Text "/usr/local/3rdparty/altera/quartus101/quartus/libraries/megafunctions/altsyncram.tdf" 789 4 0 } } { "cpu.v" "" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/cpu.v" 3181 0 0 } } { "cpu.v" "" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/cpu.v" 3339 0 0 } } { "cpu.v" "" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/cpu.v" 3821 0 0 } } { "cpu.v" "" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/cpu.v" 9587 0 0 } } { "vga_ref_2C35.v" "" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/vga_ref_2C35.v" 6834 0 0 } } { "../vga_ref.bdf" "" { Schematic "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/vga_ref.bdf" { { 304 672 1088 960 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_ref_2C35:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[28\] " "Warning (14320): Synthesized away node \"vga_ref_2C35:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[28\]\"" {  } { { "db/altsyncram_e502.tdf" "" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/db/altsyncram_e502.tdf" 855 2 0 } } { "altsyncram.tdf" "" { Text "/usr/local/3rdparty/altera/quartus101/quartus/libraries/megafunctions/altsyncram.tdf" 789 4 0 } } { "cpu.v" "" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/cpu.v" 3181 0 0 } } { "cpu.v" "" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/cpu.v" 3339 0 0 } } { "cpu.v" "" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/cpu.v" 3821 0 0 } } { "cpu.v" "" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/cpu.v" 9587 0 0 } } { "vga_ref_2C35.v" "" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/vga_ref_2C35.v" 6834 0 0 } } { "../vga_ref.bdf" "" { Schematic "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/vga_ref.bdf" { { 304 672 1088 960 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_ref_2C35:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[29\] " "Warning (14320): Synthesized away node \"vga_ref_2C35:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[29\]\"" {  } { { "db/altsyncram_e502.tdf" "" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/db/altsyncram_e502.tdf" 884 2 0 } } { "altsyncram.tdf" "" { Text "/usr/local/3rdparty/altera/quartus101/quartus/libraries/megafunctions/altsyncram.tdf" 789 4 0 } } { "cpu.v" "" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/cpu.v" 3181 0 0 } } { "cpu.v" "" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/cpu.v" 3339 0 0 } } { "cpu.v" "" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/cpu.v" 3821 0 0 } } { "cpu.v" "" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/cpu.v" 9587 0 0 } } { "vga_ref_2C35.v" "" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/vga_ref_2C35.v" 6834 0 0 } } { "../vga_ref.bdf" "" { Schematic "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/vga_ref.bdf" { { 304 672 1088 960 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_ref_2C35:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[30\] " "Warning (14320): Synthesized away node \"vga_ref_2C35:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[30\]\"" {  } { { "db/altsyncram_e502.tdf" "" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/db/altsyncram_e502.tdf" 913 2 0 } } { "altsyncram.tdf" "" { Text "/usr/local/3rdparty/altera/quartus101/quartus/libraries/megafunctions/altsyncram.tdf" 789 4 0 } } { "cpu.v" "" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/cpu.v" 3181 0 0 } } { "cpu.v" "" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/cpu.v" 3339 0 0 } } { "cpu.v" "" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/cpu.v" 3821 0 0 } } { "cpu.v" "" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/cpu.v" 9587 0 0 } } { "vga_ref_2C35.v" "" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/vga_ref_2C35.v" 6834 0 0 } } { "../vga_ref.bdf" "" { Schematic "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/vga_ref.bdf" { { 304 672 1088 960 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_ref_2C35:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[31\] " "Warning (14320): Synthesized away node \"vga_ref_2C35:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[31\]\"" {  } { { "db/altsyncram_e502.tdf" "" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/db/altsyncram_e502.tdf" 942 2 0 } } { "altsyncram.tdf" "" { Text "/usr/local/3rdparty/altera/quartus101/quartus/libraries/megafunctions/altsyncram.tdf" 789 4 0 } } { "cpu.v" "" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/cpu.v" 3181 0 0 } } { "cpu.v" "" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/cpu.v" 3339 0 0 } } { "cpu.v" "" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/cpu.v" 3821 0 0 } } { "cpu.v" "" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/cpu.v" 9587 0 0 } } { "vga_ref_2C35.v" "" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/vga_ref_2C35.v" 6834 0 0 } } { "../vga_ref.bdf" "" { Schematic "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/vga_ref.bdf" { { 304 672 1088 960 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_ref_2C35:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[32\] " "Warning (14320): Synthesized away node \"vga_ref_2C35:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[32\]\"" {  } { { "db/altsyncram_e502.tdf" "" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/db/altsyncram_e502.tdf" 971 2 0 } } { "altsyncram.tdf" "" { Text "/usr/local/3rdparty/altera/quartus101/quartus/libraries/megafunctions/altsyncram.tdf" 789 4 0 } } { "cpu.v" "" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/cpu.v" 3181 0 0 } } { "cpu.v" "" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/cpu.v" 3339 0 0 } } { "cpu.v" "" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/cpu.v" 3821 0 0 } } { "cpu.v" "" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/cpu.v" 9587 0 0 } } { "vga_ref_2C35.v" "" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/vga_ref_2C35.v" 6834 0 0 } } { "../vga_ref.bdf" "" { Schematic "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/vga_ref.bdf" { { 304 672 1088 960 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_ref_2C35:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[33\] " "Warning (14320): Synthesized away node \"vga_ref_2C35:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[33\]\"" {  } { { "db/altsyncram_e502.tdf" "" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/db/altsyncram_e502.tdf" 1000 2 0 } } { "altsyncram.tdf" "" { Text "/usr/local/3rdparty/altera/quartus101/quartus/libraries/megafunctions/altsyncram.tdf" 789 4 0 } } { "cpu.v" "" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/cpu.v" 3181 0 0 } } { "cpu.v" "" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/cpu.v" 3339 0 0 } } { "cpu.v" "" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/cpu.v" 3821 0 0 } } { "cpu.v" "" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/cpu.v" 9587 0 0 } } { "vga_ref_2C35.v" "" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/vga_ref_2C35.v" 6834 0 0 } } { "../vga_ref.bdf" "" { Schematic "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/vga_ref.bdf" { { 304 672 1088 960 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_ref_2C35:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[34\] " "Warning (14320): Synthesized away node \"vga_ref_2C35:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[34\]\"" {  } { { "db/altsyncram_e502.tdf" "" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/db/altsyncram_e502.tdf" 1029 2 0 } } { "altsyncram.tdf" "" { Text "/usr/local/3rdparty/altera/quartus101/quartus/libraries/megafunctions/altsyncram.tdf" 789 4 0 } } { "cpu.v" "" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/cpu.v" 3181 0 0 } } { "cpu.v" "" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/cpu.v" 3339 0 0 } } { "cpu.v" "" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/cpu.v" 3821 0 0 } } { "cpu.v" "" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/cpu.v" 9587 0 0 } } { "vga_ref_2C35.v" "" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/vga_ref_2C35.v" 6834 0 0 } } { "../vga_ref.bdf" "" { Schematic "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/vga_ref.bdf" { { 304 672 1088 960 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_ref_2C35:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[35\] " "Warning (14320): Synthesized away node \"vga_ref_2C35:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[35\]\"" {  } { { "db/altsyncram_e502.tdf" "" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/db/altsyncram_e502.tdf" 1058 2 0 } } { "altsyncram.tdf" "" { Text "/usr/local/3rdparty/altera/quartus101/quartus/libraries/megafunctions/altsyncram.tdf" 789 4 0 } } { "cpu.v" "" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/cpu.v" 3181 0 0 } } { "cpu.v" "" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/cpu.v" 3339 0 0 } } { "cpu.v" "" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/cpu.v" 3821 0 0 } } { "cpu.v" "" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/cpu.v" 9587 0 0 } } { "vga_ref_2C35.v" "" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/vga_ref_2C35.v" 6834 0 0 } } { "../vga_ref.bdf" "" { Schematic "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/vga_ref.bdf" { { 304 672 1088 960 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Synthesized away the following %1!s! node(s):" 0 0 "" 0 -1}  } {  } 0 0 "Synthesized away the following node(s):" 0 0 "" 0 -1}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "Warning: 2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 0 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_PRESET_POWER_UP" "" "Info: Registers with preset signals will power-up high" {  } { { "sdram.v" "" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/sdram.v" 437 -1 0 } } { "vga_ref_2C35.v" "" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/vga_ref_2C35.v" 4550 -1 0 } } { "vga_ref_2C35.v" "" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/vga_ref_2C35.v" 4549 -1 0 } } { "vga_ref_2C35.v" "" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/vga_ref_2C35.v" 4546 -1 0 } } { "sdram.v" "" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/sdram.v" 351 -1 0 } } { "vga_ref_2C35.v" "" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/vga_ref_2C35.v" 822 -1 0 } } { "vga_ref_2C35.v" "" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/vga_ref_2C35.v" 3496 -1 0 } } { "vga_ref_2C35.v" "" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/vga_ref_2C35.v" 2179 -1 0 } } { "vga_ref_2C35.v" "" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/vga_ref_2C35.v" 4923 -1 0 } } { "jtag_uart.v" "" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/jtag_uart.v" 586 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "/usr/local/3rdparty/altera/quartus101/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 284 -1 0 } } { "vga_ref_2C35.v" "" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/vga_ref_2C35.v" 1831 -1 0 } } { "vga_ref_2C35.v" "" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/vga_ref_2C35.v" 3336 -1 0 } } { "sdram.v" "" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/sdram.v" 301 -1 0 } } { "vga_ref_2C35.v" "" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/vga_ref_2C35.v" 597 -1 0 } } { "jtag_uart.v" "" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/jtag_uart.v" 541 -1 0 } } { "vga_ref_2C35.v" "" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/vga_ref_2C35.v" 4653 -1 0 } } { "cpu.v" "" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/cpu.v" 5562 -1 0 } } { "vga_ref_2C35.v" "" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/vga_ref_2C35.v" 2527 -1 0 } } { "vga_ref_2C35.v" "" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/vga_ref_2C35.v" 3020 -1 0 } } { "vga_ref_2C35.v" "" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/vga_ref_2C35.v" 408 -1 0 } } { "cpu.v" "" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/cpu.v" 5943 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "/usr/local/3rdparty/altera/quartus101/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 223 -1 0 } } { "cpu.v" "" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/cpu.v" 5975 -1 0 } } { "cpu.v" "" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/cpu.v" 8779 -1 0 } } { "db/a_graycounter_hgc.tdf" "" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/db/a_graycounter_hgc.tdf" 37 2 0 } } { "db/a_graycounter_r96.tdf" "" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/db/a_graycounter_r96.tdf" 37 2 0 } } { "cpu.v" "" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/cpu.v" 5913 -1 0 } } { "cpu.v" "" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/cpu.v" 940 -1 0 } } { "cpu.v" "" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/cpu.v" 8928 -1 0 } } { "sys_clk_timer.v" "" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/sys_clk_timer.v" 166 -1 0 } } { "sys_clk_timer.v" "" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/sys_clk_timer.v" 175 -1 0 } }  } 0 0 "Registers with preset signals will power-up high" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_DEV_CLRN_SETS_REGISTERS" "" "Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 0 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "DRAM_CKE VCC " "Warning (13410): Pin \"DRAM_CKE\" is stuck at VCC" {  } { { "../vga_ref.bdf" "" { Schematic "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/vga_ref.bdf" { { 440 1136 1312 456 "DRAM_CKE" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "VGA_SYNC GND " "Warning (13410): Pin \"VGA_SYNC\" is stuck at GND" {  } { { "../vga_ref.bdf" "" { Schematic "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/vga_ref.bdf" { { 896 1336 1512 912 "VGA_SYNC" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "71 71 " "Info: 71 registers lost all their fanouts during netlist optimizations. The first 71 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "vga_ref_2C35:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[0\] " "Info: Register \"vga_ref_2C35:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "vga_ref_2C35:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[1\] " "Info: Register \"vga_ref_2C35:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "vga_ref_2C35:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[2\] " "Info: Register \"vga_ref_2C35:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "vga_ref_2C35:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[3\] " "Info: Register \"vga_ref_2C35:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "vga_ref_2C35:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[4\] " "Info: Register \"vga_ref_2C35:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "vga_ref_2C35:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[5\] " "Info: Register \"vga_ref_2C35:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "vga_ref_2C35:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[6\] " "Info: Register \"vga_ref_2C35:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "vga_ref_2C35:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[7\] " "Info: Register \"vga_ref_2C35:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "vga_ref_2C35:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[8\] " "Info: Register \"vga_ref_2C35:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[8\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "vga_ref_2C35:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[9\] " "Info: Register \"vga_ref_2C35:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[9\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "vga_ref_2C35:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[10\] " "Info: Register \"vga_ref_2C35:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[10\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "vga_ref_2C35:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[11\] " "Info: Register \"vga_ref_2C35:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[11\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "vga_ref_2C35:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[12\] " "Info: Register \"vga_ref_2C35:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[12\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "vga_ref_2C35:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[13\] " "Info: Register \"vga_ref_2C35:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[13\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "vga_ref_2C35:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[14\] " "Info: Register \"vga_ref_2C35:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[14\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "vga_ref_2C35:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[15\] " "Info: Register \"vga_ref_2C35:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[15\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "vga_ref_2C35:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[16\] " "Info: Register \"vga_ref_2C35:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[16\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "vga_ref_2C35:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[17\] " "Info: Register \"vga_ref_2C35:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[17\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "vga_ref_2C35:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[18\] " "Info: Register \"vga_ref_2C35:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[18\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "vga_ref_2C35:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[19\] " "Info: Register \"vga_ref_2C35:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[19\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "vga_ref_2C35:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[20\] " "Info: Register \"vga_ref_2C35:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[20\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "vga_ref_2C35:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[21\] " "Info: Register \"vga_ref_2C35:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[21\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "vga_ref_2C35:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[22\] " "Info: Register \"vga_ref_2C35:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[22\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "vga_ref_2C35:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[23\] " "Info: Register \"vga_ref_2C35:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[23\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "vga_ref_2C35:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[24\] " "Info: Register \"vga_ref_2C35:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[24\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "vga_ref_2C35:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[25\] " "Info: Register \"vga_ref_2C35:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[25\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "vga_ref_2C35:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[26\] " "Info: Register \"vga_ref_2C35:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[26\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "vga_ref_2C35:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[27\] " "Info: Register \"vga_ref_2C35:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[27\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "vga_ref_2C35:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[28\] " "Info: Register \"vga_ref_2C35:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[28\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "vga_ref_2C35:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[29\] " "Info: Register \"vga_ref_2C35:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[29\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "vga_ref_2C35:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[30\] " "Info: Register \"vga_ref_2C35:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[30\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "vga_ref_2C35:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[31\] " "Info: Register \"vga_ref_2C35:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[31\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "vga_ref_2C35:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[34\] " "Info: Register \"vga_ref_2C35:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[34\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "vga_ref_2C35:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[33\] " "Info: Register \"vga_ref_2C35:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[33\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "vga_ref_2C35:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[32\] " "Info: Register \"vga_ref_2C35:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[32\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "vga_ref_2C35:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[35\] " "Info: Register \"vga_ref_2C35:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[35\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "vga_ref_2C35:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|trc_jtag_addr\[0\] " "Info: Register \"vga_ref_2C35:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|trc_jtag_addr\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "vga_ref_2C35:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|trc_jtag_addr\[16\] " "Info: Register \"vga_ref_2C35:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|trc_jtag_addr\[16\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "vga_ref_2C35:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|trc_jtag_addr\[15\] " "Info: Register \"vga_ref_2C35:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|trc_jtag_addr\[15\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "vga_ref_2C35:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|trc_jtag_addr\[14\] " "Info: Register \"vga_ref_2C35:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|trc_jtag_addr\[14\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "vga_ref_2C35:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|trc_jtag_addr\[13\] " "Info: Register \"vga_ref_2C35:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|trc_jtag_addr\[13\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "vga_ref_2C35:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|trc_jtag_addr\[12\] " "Info: Register \"vga_ref_2C35:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|trc_jtag_addr\[12\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "vga_ref_2C35:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|trc_jtag_addr\[11\] " "Info: Register \"vga_ref_2C35:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|trc_jtag_addr\[11\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "vga_ref_2C35:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|trc_jtag_addr\[10\] " "Info: Register \"vga_ref_2C35:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|trc_jtag_addr\[10\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "vga_ref_2C35:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|trc_jtag_addr\[9\] " "Info: Register \"vga_ref_2C35:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|trc_jtag_addr\[9\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "vga_ref_2C35:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|trc_jtag_addr\[8\] " "Info: Register \"vga_ref_2C35:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|trc_jtag_addr\[8\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "vga_ref_2C35:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|trc_jtag_addr\[7\] " "Info: Register \"vga_ref_2C35:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|trc_jtag_addr\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "vga_ref_2C35:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|trc_jtag_addr\[6\] " "Info: Register \"vga_ref_2C35:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|trc_jtag_addr\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "vga_ref_2C35:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|trc_jtag_addr\[5\] " "Info: Register \"vga_ref_2C35:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|trc_jtag_addr\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "vga_ref_2C35:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|trc_jtag_addr\[4\] " "Info: Register \"vga_ref_2C35:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|trc_jtag_addr\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "vga_ref_2C35:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|trc_jtag_addr\[3\] " "Info: Register \"vga_ref_2C35:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|trc_jtag_addr\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "vga_ref_2C35:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|trc_jtag_addr\[2\] " "Info: Register \"vga_ref_2C35:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|trc_jtag_addr\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "vga_ref_2C35:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|trc_jtag_addr\[1\] " "Info: Register \"vga_ref_2C35:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|trc_jtag_addr\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "vga_ref_2C35:inst\|vga_controller:the_vga_controller\|dcfifo:the_dcfifo\|dcfifo_hg31:auto_generated\|dffpipe_re9:ws_bwp\|dffe20a\[12\] " "Info: Register \"vga_ref_2C35:inst\|vga_controller:the_vga_controller\|dcfifo:the_dcfifo\|dcfifo_hg31:auto_generated\|dffpipe_re9:ws_bwp\|dffe20a\[12\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "vga_ref_2C35:inst\|vga_controller:the_vga_controller\|dcfifo:the_dcfifo\|dcfifo_hg31:auto_generated\|dffpipe_re9:ws_brp\|dffe20a\[12\] " "Info: Register \"vga_ref_2C35:inst\|vga_controller:the_vga_controller\|dcfifo:the_dcfifo\|dcfifo_hg31:auto_generated\|dffpipe_re9:ws_brp\|dffe20a\[12\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "vga_ref_2C35:inst\|vga_ref_2C35_clock_0:the_vga_ref_2C35_clock_0\|vga_ref_2C35_clock_0_master_FSM:master_FSM\|master_write " "Info: Register \"vga_ref_2C35:inst\|vga_ref_2C35_clock_0:the_vga_ref_2C35_clock_0\|vga_ref_2C35_clock_0_master_FSM:master_FSM\|master_write\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "vga_ref_2C35:inst\|sdram:the_sdram\|m_next~9 " "Info: Register \"vga_ref_2C35:inst\|sdram:the_sdram\|m_next~9\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "vga_ref_2C35:inst\|sdram:the_sdram\|m_next~10 " "Info: Register \"vga_ref_2C35:inst\|sdram:the_sdram\|m_next~10\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "vga_ref_2C35:inst\|sdram:the_sdram\|m_next~13 " "Info: Register \"vga_ref_2C35:inst\|sdram:the_sdram\|m_next~13\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "vga_ref_2C35:inst\|sdram:the_sdram\|m_next~14 " "Info: Register \"vga_ref_2C35:inst\|sdram:the_sdram\|m_next~14\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "vga_ref_2C35:inst\|sdram:the_sdram\|m_next~16 " "Info: Register \"vga_ref_2C35:inst\|sdram:the_sdram\|m_next~16\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "vga_ref_2C35:inst\|sdram:the_sdram\|i_next~4 " "Info: Register \"vga_ref_2C35:inst\|sdram:the_sdram\|i_next~4\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "vga_ref_2C35:inst\|sdram:the_sdram\|i_next~5 " "Info: Register \"vga_ref_2C35:inst\|sdram:the_sdram\|i_next~5\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "vga_ref_2C35:inst\|sdram:the_sdram\|i_next~6 " "Info: Register \"vga_ref_2C35:inst\|sdram:the_sdram\|i_next~6\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "vga_ref_2C35:inst\|sdram:the_sdram\|i_state~14 " "Info: Register \"vga_ref_2C35:inst\|sdram:the_sdram\|i_state~14\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "vga_ref_2C35:inst\|sdram:the_sdram\|i_state~15 " "Info: Register \"vga_ref_2C35:inst\|sdram:the_sdram\|i_state~15\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "vga_ref_2C35:inst\|sdram:the_sdram\|i_state~16 " "Info: Register \"vga_ref_2C35:inst\|sdram:the_sdram\|i_state~16\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "vga_ref_2C35:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck\|DRsize~3 " "Info: Register \"vga_ref_2C35:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck\|DRsize~3\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "vga_ref_2C35:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck\|DRsize~4 " "Info: Register \"vga_ref_2C35:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck\|DRsize~4\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "vga_ref_2C35:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck\|DRsize~5 " "Info: Register \"vga_ref_2C35:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck\|DRsize~5\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "vga_ref_2C35:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck\|DRsize.101 " "Info: Register \"vga_ref_2C35:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck\|DRsize.101\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_PRESET_POWER_UP" "" "Info: Registers with preset signals will power-up high" {  } { { "sld_buffer_manager.vhd" "" { Text "/usr/local/3rdparty/altera/quartus101/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 350 -1 0 } }  } 0 0 "Registers with preset signals will power-up high" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_DEV_CLRN_SETS_REGISTERS" "" "Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 0 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_PRESET_POWER_UP" "" "Info: Registers with preset signals will power-up high" {  } { { "sld_hub.vhd" "" { Text "/usr/local/3rdparty/altera/quartus101/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "Registers with preset signals will power-up high" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_DEV_CLRN_SETS_REGISTERS" "" "Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 0 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/vga_ref.map.smsg " "Info: Generated suppressed messages file /acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/vga_ref.map.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "auto_signaltap_0 55 " "Info: Succesfully connected in-system debug instance \"auto_signaltap_0\" to all 55 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 0 "Succesfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "" 0 -1}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Info: Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "vga_ref_2C35:inst\|clocks:the_clocks\|altpll:DE_Clock_Generator_System\|pll " "Info: Adding node \"vga_ref_2C35:inst\|clocks:the_clocks\|altpll:DE_Clock_Generator_System\|pll\"" {  } {  } 0 0 "Adding node \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "6749 " "Info: Implemented 6749 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Info: Implemented 5 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "100 " "Info: Implemented 100 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_BIDIRS" "40 " "Info: Implemented 40 bidirectional pins" {  } {  } 0 0 "Implemented %1!d! bidirectional pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "6324 " "Info: Implemented 6324 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_RAMS" "274 " "Info: Implemented 274 RAM segments" {  } {  } 0 0 "Implemented %1!d! RAM segments" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Info: Implemented 1 PLLs" {  } {  } 0 0 "Implemented %1!d! PLLs" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_DSP_ELEM" "4 " "Info: Implemented 4 DSP elements" {  } {  } 0 0 "Implemented %1!d! DSP elements" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 59 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 59 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "346 " "Info: Peak virtual memory: 346 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Feb  2 19:51:21 2011 " "Info: Processing ended: Wed Feb  2 19:51:21 2011" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:01:06 " "Info: Elapsed time: 00:01:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:53 " "Info: Total CPU time (on all processors): 00:00:53" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
