[{"DBLP title": "Exploiting Locality in Graph Analytics through Hardware-Accelerated Traversal Scheduling.", "DBLP authors": ["Anurag Mukkara", "Nathan Beckmann", "Maleen Abeydeera", "Xiaosong Ma", "Daniel S\u00e1nchez"], "year": 2018, "MAG papers": [{"PaperId": 2904192253, "PaperTitle": "exploiting locality in graph analytics through hardware accelerated traversal scheduling", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["qatar computing research institute", "carnegie mellon university", "massachusetts institute of technology", "massachusetts institute of technology", "massachusetts institute of technology"]}], "source": "ES"}, {"DBLP title": "Cambricon-S: Addressing Irregularity in Sparse Neural Networks through A Cooperative Software/Hardware Approach.", "DBLP authors": ["Xuda Zhou", "Zidong Du", "Qi Guo", "Shaoli Liu", "Chengsi Liu", "Chao Wang", "Xuehai Zhou", "Ling Li", "Tianshi Chen", "Yunji Chen"], "year": 2018, "MAG papers": [{"PaperId": 2904902077, "PaperTitle": "cambricon s addressing irregularity in sparse neural networks through a cooperative software hardware approach", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["university of science and technology of china", "university of science and technology of china", "chinese academy of sciences", "chinese academy of sciences", "chinese academy of sciences", null, "chinese academy of sciences", "chinese academy of sciences", "chinese academy of sciences", null]}], "source": "ES"}, {"DBLP title": "CSE: Parallel Finite State Machines with Convergence Set Enumeration.", "DBLP authors": ["Youwei Zhuo", "Jinglei Cheng", "Qinyi Luo", "Jidong Zhai", "Yanzhi Wang", "Zhongzhi Luan", "Xuehai Qian"], "year": 2018, "MAG papers": [{"PaperId": 2903855273, "PaperTitle": "cse parallel finite state machines with convergence set enumeration", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["northeastern university", "university of southern california", "university of southern california", null, null, null, "tsinghua university"]}], "source": "ES"}, {"DBLP title": "Inter-Thread Communication in Multithreaded, Reconfigurable Coarse-Grain Arrays.", "DBLP authors": ["Dani Voitsechov", "Oron Port", "Yoav Etsion"], "year": 2018, "MAG papers": [{"PaperId": 2782679512, "PaperTitle": "inter thread communication in multithreaded reconfigurable coarse grain arrays", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["technion israel institute of technology", "technion israel institute of technology", "technion israel institute of technology"]}], "source": "ES"}, {"DBLP title": "An Architectural Framework for Accelerating Dynamic Parallel Algorithms on Reconfigurable Hardware.", "DBLP authors": ["Tao Chen", "Shreesha Srinath", "Christopher Batten", "G. Edward Suh"], "year": 2018, "MAG papers": [{"PaperId": 2904091524, "PaperTitle": "an architectural framework for accelerating dynamic parallel algorithms on reconfigurable hardware", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["cornell university", "cornell university", "cornell university", "cornell university"]}], "source": "ES"}, {"DBLP title": "Composable Building Blocks to Open up Processor Design.", "DBLP authors": ["Sizhuo Zhang", "Andrew Wright", "Thomas Bourgeat", "Arvind"], "year": 2018, "MAG papers": [{"PaperId": 2904603148, "PaperTitle": "composable building blocks to open up processor design", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": [null, "massachusetts institute of technology", null, null]}], "source": "ES"}, {"DBLP title": "Performance Improvement by Prioritizing the Issue of the Instructions in Unconfident Branch Slices.", "DBLP authors": ["Hideki Ando"], "year": 2018, "MAG papers": [{"PaperId": 2904243206, "PaperTitle": "performance improvement by prioritizing the issue of the instructions in unconfident branch slices", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["nagoya university"]}], "source": "ES"}, {"DBLP title": "The Superfluous Load Queue.", "DBLP authors": ["Alberto Ros", "Stefanos Kaxiras"], "year": 2018, "MAG papers": [{"PaperId": 2904355039, "PaperTitle": "the superfluous load queue", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["uppsala university", "university of murcia"]}], "source": "ES"}, {"DBLP title": "Architectural Support for Probabilistic Branches.", "DBLP authors": ["Almutaz Adileh", "David J. Lilja", "Lieven Eeckhout"], "year": 2018, "MAG papers": [{"PaperId": 2903940728, "PaperTitle": "architectural support for probabilistic branches", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["university of minnesota", "ghent university", "ghent university"]}], "source": "ES"}, {"DBLP title": "STRAIGHT: Hazardless Processor Architecture Without Register Renaming.", "DBLP authors": ["Hidetsugu Irie", "Toru Koizumi", "Akifumi Fukuda", "Seiya Akaki", "Satoshi Nakae", "Yutaro Bessho", "Ryota Shioya", "Takahiro Notsu", "Katsuhiro Yoda", "Teruo Ishihara", "Shuichi Sakai"], "year": 2018, "MAG papers": [{"PaperId": 2905472326, "PaperTitle": "straight hazardless processor architecture without register renaming", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["fujitsu", null, null, null, "nagoya university", "university of tokyo", "university of tokyo", "fujitsu", null, null, null]}], "source": "ES"}, {"DBLP title": "Diffy: a D\u00e9j\u00e0 vu-Free Differential Deep Neural Network Accelerator.", "DBLP authors": ["Mostafa Mahmoud", "Kevin Siu", "Andreas Moshovos"], "year": 2018, "MAG papers": [], "source": null}, {"DBLP title": "Beyond the Memory Wall: A Case for Memory-Centric HPC System for Deep Learning.", "DBLP authors": ["Youngeun Kwon", "Minsoo Rhu"], "year": 2018, "MAG papers": [{"PaperId": 2903754802, "PaperTitle": "beyond the memory wall a case for memory centric hpc system for deep learning", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["nvidia", "pohang university of science and technology"]}], "source": "ES"}, {"DBLP title": "Towards Memory Friendly Long-Short Term Memory Networks (LSTMs) on Mobile GPUs.", "DBLP authors": ["Xingyao Zhang", "Chenhao Xie", "Jing Wang", "Weidong Zhang", "Xin Fu"], "year": 2018, "MAG papers": [{"PaperId": 2905209374, "PaperTitle": "towards memory friendly long short term memory networks lstms on mobile gpus", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": [null, null, "university of houston", "capital normal university", "university of houston"]}], "source": "ES"}, {"DBLP title": "A Network-Centric Hardware/Algorithm Co-Design to Accelerate Distributed Training of Deep Neural Networks.", "DBLP authors": ["Youjie Li", "Jongse Park", "Mohammad Alian", "Yifan Yuan", "Zheng Qu", "Peitian Pan", "Ren Wang", "Alexander G. Schwing", "Hadi Esmaeilzadeh", "Nam Sung Kim"], "year": 2018, "MAG papers": [{"PaperId": 2905104204, "PaperTitle": "a network centric hardware algorithm co design to accelerate distributed training of deep neural networks", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": [null, "university of illinois at urbana champaign", "university of illinois at urbana champaign", null, null, "georgia institute of technology", "university of california san diego", "university of illinois at urbana champaign", null, "university of illinois at urbana champaign"]}], "source": "ES"}, {"DBLP title": "PermDNN: Efficient Compressed DNN Architecture with Permuted Diagonal Matrices.", "DBLP authors": ["Chunhua Deng", "Siyu Liao", "Yi Xie", "Keshab K. Parhi", "Xuehai Qian", "Bo Yuan"], "year": 2018, "MAG papers": [{"PaperId": 2904607988, "PaperTitle": "permdnn efficient compressed dnn architecture with permuted diagonal matrices", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["university of minnesota", "university of southern california", "city university of new york", null, "city university of new york", null]}], "source": "ES"}, {"DBLP title": "Rethinking the Memory Hierarchy for Modern Languages.", "DBLP authors": ["Po-An Tsai", "Yee Ling Gan", "Daniel S\u00e1nchez"], "year": 2018, "MAG papers": [{"PaperId": 2904066776, "PaperTitle": "rethinking the memory hierarchy for modern languages", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": [null, "massachusetts institute of technology", "massachusetts institute of technology"]}], "source": "ES"}, {"DBLP title": "Harmonizing Speculative and Non-Speculative Execution in Architectures for Ordered Parallelism.", "DBLP authors": ["Mark C. Jeffrey", "Victor A. Ying", "Suvinay Subramanian", "Hyun Ryong Lee", "Joel S. Emer", "Daniel S\u00e1nchez"], "year": 2018, "MAG papers": [{"PaperId": 2905048389, "PaperTitle": "harmonizing speculative and non speculative execution in architectures for ordered parallelism", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["massachusetts institute of technology", "massachusetts institute of technology", "massachusetts institute of technology", null, "massachusetts institute of technology", "massachusetts institute of technology"]}], "source": "ES"}, {"DBLP title": "Sampler: PMU-Based Sampling to Detect Memory Errors Latent in Production Software.", "DBLP authors": ["Sam Silvestro", "Hongyu Liu", "Tong Zhang", "Changhee Jung", "Dongyoon Lee", "Tongping Liu"], "year": 2018, "MAG papers": [{"PaperId": 2903681992, "PaperTitle": "sampler pmu based sampling to detect memory errors latent in production software", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["university of texas at san antonio", "university of texas at san antonio", "virginia tech", "virginia tech", "university of texas at san antonio", "virginia tech"]}], "source": "ES"}, {"DBLP title": "TAPAS: Generating Parallel Accelerators from Parallel Programs.", "DBLP authors": ["Steve Margerm", "Amirali Sharifian", "Apala Guha", "Arrvindh Shriraman", "Gilles Pokam"], "year": 2018, "MAG papers": [{"PaperId": 2905372857, "PaperTitle": "tapas generating parallel accelerators from parallel programs", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["university of rochester", null, "intel", null, "indraprastha institute of information technology"]}], "source": "ES"}, {"DBLP title": "iDO: Compiler-Directed Failure Atomicity for Nonvolatile Memory.", "DBLP authors": ["Qingrui Liu", "Joseph Izraelevitz", "Se Kwon Lee", "Michael L. Scott", "Sam H. Noh", "Changhee Jung"], "year": 2018, "MAG papers": [{"PaperId": 2905585531, "PaperTitle": "ido compiler directed failure atomicity for nonvolatile memory", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": [null, null, "ulsan national institute of science and technology", null, "university of rochester", null]}], "source": "ES"}, {"DBLP title": "Scalable Distributed Last-Level TLBs Using Low-Latency Interconnects.", "DBLP authors": ["Srikant Bharadwaj", "Guilherme Cox", "Tushar Krishna", "Abhishek Bhattacharjee"], "year": 2018, "MAG papers": [{"PaperId": 2904107204, "PaperTitle": "scalable distributed last level tlbs using low latency interconnects", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["rutgers university", null, "rutgers university", null]}], "source": "ES"}, {"DBLP title": "Duplicon Cache: Mitigating Off-Chip Memory Bank and Bank Group Conflicts Via Data Duplication.", "DBLP authors": ["Ben Lin", "Michael B. Healy", "Rustam Miftakhutdinov", "Philip G. Emma", "Yale N. Patt"], "year": 2018, "MAG papers": [{"PaperId": 2903861837, "PaperTitle": "duplicon cache mitigating off chip memory bank and bank group conflicts via data duplication", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["university of texas at austin", "university of texas at austin", "georgia institute of technology", null, "ibm"]}], "source": "ES"}, {"DBLP title": "Reducing DRAM Latency via Charge-Level-Aware Look-Ahead Partial Restoration.", "DBLP authors": ["Yaohua Wang", "Arash Tavakkol", "Lois Orosa", "Saugata Ghose", "Nika Mansouri-Ghiasi", "Minesh Patel", "Jeremie S. Kim", "Hasan Hassan", "Mohammad Sadrosadati", "Onur Mutlu"], "year": 2018, "MAG papers": [{"PaperId": 2904440456, "PaperTitle": "reducing dram latency via charge level aware look ahead partial restoration", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["eth zurich", "eth zurich", "carnegie mellon university", "sharif university of technology", "carnegie mellon university", "eth zurich", "carnegie mellon university", "state university of campinas", "eth zurich", "carnegie mellon university"]}], "source": "ES"}, {"DBLP title": "CABLE: A CAche-Based Link Encoder for Bandwidth-Starved Manycores.", "DBLP authors": ["Tri M. Nguyen", "Adi Fuchs", "David Wentzlaff"], "year": 2018, "MAG papers": [{"PaperId": 2905555098, "PaperTitle": "cable a cache based link encoder for bandwidth starved manycores", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["princeton university", "princeton university", "princeton university"]}], "source": "ES"}, {"DBLP title": "Attach\u00e9: Towards Ideal Memory Compression by Mitigating Metadata Bandwidth Overheads.", "DBLP authors": ["Seokin Hong", "Prashant Jayaprakash Nair", "B\u00fclent Abali", "Alper Buyuktosunoglu", "Kyu-Hyoun Kim", "Michael B. Healy"], "year": 2018, "MAG papers": [], "source": null}, {"DBLP title": "Combining HW/SW Mechanisms to Improve NUMA Performance of Multi-GPU Systems.", "DBLP authors": ["Vinson Young", "Aamer Jaleel", "Evgeny Bolotin", "Eiman Ebrahimi", "David W. Nellans", "Oreste Villa"], "year": 2018, "MAG papers": [{"PaperId": 2903659818, "PaperTitle": "combining hw sw mechanisms to improve numa performance of multi gpu systems", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["nvidia", "nvidia", "nvidia", "nvidia", "nvidia", "georgia institute of technology"]}], "source": "ES"}, {"DBLP title": "Neighborhood-Aware Address Translation for Irregular GPU Applications.", "DBLP authors": ["Seunghee Shin", "Michael LeBeane", "Yan Solihin", "Arkaprava Basu"], "year": 2018, "MAG papers": [{"PaperId": 2904412652, "PaperTitle": "neighborhood aware address translation for irregular gpu applications", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["north carolina state university", "north carolina state university", "indian institute of science", null]}], "source": "ES"}, {"DBLP title": "FineReg: Fine-Grained Register File Management for Augmenting GPU Throughput.", "DBLP authors": ["Yunho Oh", "Myung Kuk Yoon", "William J. Song", "Won Woo Ro"], "year": 2018, "MAG papers": [{"PaperId": 2905475640, "PaperTitle": "finereg fine grained register file management for augmenting gpu throughput", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": [null, "yonsei university", "yonsei university", "yonsei university"]}], "source": "ES"}, {"DBLP title": "In-Register Parameter Caching for Dynamic Neural Nets with Virtual Persistent Processor Specialization.", "DBLP authors": ["Farzad Khorasani", "Hodjat Asghari Esfeden", "Nael B. Abu-Ghazaleh", "Vivek Sarkar"], "year": 2018, "MAG papers": [{"PaperId": 2904283553, "PaperTitle": "in register parameter caching for dynamic neural nets with virtual persistent processor specialization", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["georgia institute of technology", "university of california riverside", "university of california riverside", "university of california riverside"]}], "source": "ES"}, {"DBLP title": "Voltage-Stacked GPUs: A Control Theory Driven Cross-Layer Solution for Practical Voltage Stacking in GPUs.", "DBLP authors": ["An Zou", "Jingwen Leng", "Xin He", "Yazhou Zu", "Christopher D. Gill", "Vijay Janapa Reddi", "Xuan Zhang"], "year": 2018, "MAG papers": [{"PaperId": 2904147273, "PaperTitle": "voltage stacked gpus a control theory driven cross layer solution for practical voltage stacking in gpus", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["shanghai jiao tong university", "university of texas at austin", "harvard university", "washington university in st louis", null, "washington university in st louis", "washington university in st louis"]}], "source": "ES"}, {"DBLP title": "Osiris: A Low-Cost Mechanism to Enable Restoration of Secure Non-Volatile Memories.", "DBLP authors": ["Mao Ye", "Clayton Hughes", "Amro Awad"], "year": 2018, "MAG papers": [{"PaperId": 2904587030, "PaperTitle": "osiris a low cost mechanism to enable restoration of secure non volatile memories", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": [null, null, null]}], "source": "ES"}, {"DBLP title": "Morphable Counters: Enabling Compact Integrity Trees For Low-Overhead Secure Memories.", "DBLP authors": ["Gururaj Saileshwar", "Prashant J. Nair", "Prakash Ramrakhyani", "Wendy Elsasser", "Jose Joao", "Moinuddin K. Qureshi"], "year": 2018, "MAG papers": [{"PaperId": 2903705018, "PaperTitle": "morphable counters enabling compact integrity trees for low overhead secure memories", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["georgia institute of technology", null, null, "university of texas at austin", null, "georgia institute of technology"]}], "source": "ES"}, {"DBLP title": "InvisiSpec: Making Speculative Execution Invisible in the Cache Hierarchy.", "DBLP authors": ["Mengjia Yan", "Jiho Choi", "Dimitrios Skarlatos", "Adam Morrison", "Christopher W. Fletcher", "Josep Torrellas"], "year": 2018, "MAG papers": [{"PaperId": 2903910116, "PaperTitle": "invisispec making speculative execution invisible in the cache hierarchy", "Year": 2018, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["tel aviv university", "university of illinois at urbana champaign", "university of illinois at urbana champaign", "university of illinois at urbana champaign", "university of illinois at urbana champaign", null]}], "source": "ES"}, {"DBLP title": "Improving the Performance and Endurance of Encrypted Non-Volatile Main Memory through Deduplicating Writes.", "DBLP authors": ["Pengfei Zuo", "Yu Hua", "Ming Zhao", "Wen Zhou", "Yuncheng Guo"], "year": 2018, "MAG papers": [{"PaperId": 2903617882, "PaperTitle": "improving the performance and endurance of encrypted non volatile main memory through deduplicating writes", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": [null, "huazhong university of science and technology", null, "huazhong university of science and technology", "huazhong university of science and technology"]}], "source": "ES"}, {"DBLP title": "SSDcheck: Timely and Accurate Prediction of Irregular Behaviors in Black-Box SSDs.", "DBLP authors": ["Joonsung Kim", "Pyeongsu Park", "Jaehyung Ahn", "Jihun Kim", "Jong Kim", "Jangwoo Kim"], "year": 2018, "MAG papers": [{"PaperId": 2904335027, "PaperTitle": "ssdcheck timely and accurate prediction of irregular behaviors in black box ssds", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["pohang university of science and technology", "seoul national university", "pohang university of science and technology", "seoul national university", "seoul national university", null]}], "source": "ES"}, {"DBLP title": "Amber*: Enabling Precise Full-System Simulation with Detailed Modeling of All SSD Resources.", "DBLP authors": ["Donghyun Gouk", "Miryeong Kwon", "Jie Zhang", "Sungjoon Koh", "Wonil Choi", "Nam Sung Kim", "Mahmut T. Kandemir", "Myoungsoo Jung"], "year": 2018, "MAG papers": [{"PaperId": 2899332646, "PaperTitle": "amber enabling precise full system simulation with detailed modeling of all ssd resources", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["yonsei university", "yonsei university", "pennsylvania state university", "university of illinois at urbana champaign", "yonsei university", "yonsei university", "yonsei university", "pennsylvania state university"]}], "source": "ES"}, {"DBLP title": "Invalid Data-Aware Coding to Enhance the Read Performance of High-Density Flash Memories.", "DBLP authors": ["Wonil Choi", "Myoungsoo Jung", "Mahmut T. Kandemir"], "year": 2018, "MAG papers": [{"PaperId": 2904375472, "PaperTitle": "invalid data aware coding to enhance the read performance of high density flash memories", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["yonsei university", "pennsylvania state university", "pennsylvania state university"]}], "source": "ES"}, {"DBLP title": "Persistence Parallelism Optimization: A Holistic Approach from Memory Bus to RDMA Network.", "DBLP authors": ["Xing Hu", "Matheus Ogleari", "Jishen Zhao", "Shuangchen Li", "Abanti Basak", "Yuan Xie"], "year": 2018, "MAG papers": [{"PaperId": 2905465148, "PaperTitle": "persistence parallelism optimization a holistic approach from memory bus to rdma network", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["university of california santa barbara", "university of california santa barbara", "university of california santa barbara", null, "university of california san diego", "university of california santa barbara"]}], "source": "ES"}, {"DBLP title": "PiCL: A Software-Transparent, Persistent Cache Log for Nonvolatile Main Memory.", "DBLP authors": ["Tri Nguyen", "David Wentzlaff"], "year": 2018, "MAG papers": [{"PaperId": 2904034245, "PaperTitle": "picl a software transparent persistent cache log for nonvolatile main memory", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["princeton university", "princeton university"]}], "source": "ES"}, {"DBLP title": "Efficient Hardware-Assisted Logging with Asynchronous and Direct-Update for Persistent Memory.", "DBLP authors": ["Jungi Jeong", "Chang Hyun Park", "Jaehyuk Huh", "Seungryoul Maeng"], "year": 2018, "MAG papers": [{"PaperId": 2903624411, "PaperTitle": "efficient hardware assisted logging with asynchronous and direct update for persistent memory", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["kaist", "kaist", "kaist", "kaist"]}], "source": "ES"}, {"DBLP title": "CHAMELEON: A Dynamically Reconfigurable Heterogeneous Memory System.", "DBLP authors": ["Jagadish B. Kotra", "Haibo Zhang", "Alaa R. Alameldeen", "Chris Wilkerson", "Mahmut T. Kandemir"], "year": 2018, "MAG papers": [{"PaperId": 2904353462, "PaperTitle": "chameleon a dynamically reconfigurable heterogeneous memory system", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["pennsylvania state university", "intel", null, "intel", "pennsylvania state university"]}], "source": "ES"}, {"DBLP title": "Compresso: Pragmatic Main Memory Compression.", "DBLP authors": ["Esha Choukse", "Mattan Erez", "Alaa R. Alameldeen"], "year": 2018, "MAG papers": [{"PaperId": 2903720139, "PaperTitle": "compresso pragmatic main memory compression", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["university of texas at austin", "intel", "university of texas at austin"]}], "source": "ES"}, {"DBLP title": "Farewell My Shared LLC! A Case for Private Die-Stacked DRAM Caches for Servers.", "DBLP authors": ["Amna Shahab", "Mingcan Zhu", "Artemiy Margaritov", "Boris Grot"], "year": 2018, "MAG papers": [{"PaperId": 2903932107, "PaperTitle": "farewell my shared llc a case for private die stacked dram caches for servers", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": [null, null, "university of edinburgh", null]}], "source": "ES"}, {"DBLP title": "Leveraging CPU Electromagnetic Emanations for Voltage Noise Characterization.", "DBLP authors": ["Zacharias Hadjilambrou", "Shidhartha Das", "Marco A. Antoniades", "Yiannakis Sazeides"], "year": 2018, "MAG papers": [{"PaperId": 2904108008, "PaperTitle": "leveraging cpu electromagnetic emanations for voltage noise characterization", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["university of cyprus", "university of cyprus", "university of michigan", "university of cyprus"]}], "source": "ES"}, {"DBLP title": "RpStacks-MT: A High-Throughput Design Evaluation Methodology for Multi-Core Processors.", "DBLP authors": ["Hanhwi Jang", "Jae-Eon Jo", "Jaewon Lee", "Jangwoo Kim"], "year": 2018, "MAG papers": [{"PaperId": 2904711641, "PaperTitle": "rpstacks mt a high throughput design evaluation methodology for multi core processors", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["pohang university of science and technology", "pohang university of science and technology", "seoul national university hospital", "seoul national university"]}], "source": "ES"}, {"DBLP title": "The EH Model: Early Design Space Exploration of Intermittent Processor Architectures.", "DBLP authors": ["Joshua San Miguel", "Karthik Ganesan", "Mario Badr", "Chunqiu Xia", "Rose Li", "Hsuan Hsiao", "Natalie D. Enright Jerger"], "year": 2018, "MAG papers": [{"PaperId": 2903967777, "PaperTitle": "the eh model early design space exploration of intermittent processor architectures", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["university of toronto", "university of toronto", "university of toronto", null, null, "university of toronto", null]}], "source": "ES"}, {"DBLP title": "CounterMiner: Mining Big Performance Data from Hardware Counters.", "DBLP authors": ["Yirong Lv", "Bin Sun", "Qingyi Luo", "Jing Wang", "Zhibin Yu", "Xuehai Qian"], "year": 2018, "MAG papers": [{"PaperId": 2904654489, "PaperTitle": "counterminer mining big performance data from hardware counters", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": [null, null, null, null, null, null]}], "source": "ES"}, {"DBLP title": "Taming the Killer Microsecond.", "DBLP authors": ["Shenghsun Cho", "Amoghavarsha Suresh", "Tapti Palit", "Michael Ferdman", "Nima Honarmand"], "year": 2018, "MAG papers": [{"PaperId": 2884090267, "PaperTitle": "taming the killer microsecond", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["stony brook university", "stony brook university", null, null, "stony brook university"]}], "source": "ES"}, {"DBLP title": "Adaptive Scheduling for Systems with Asymmetric Memory Hierarchies.", "DBLP authors": ["Po-An Tsai", "Changping Chen", "Daniel S\u00e1nchez"], "year": 2018, "MAG papers": [{"PaperId": 2903868561, "PaperTitle": "adaptive scheduling for systems with asymmetric memory hierarchies", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["massachusetts institute of technology", "massachusetts institute of technology", null]}], "source": "ES"}, {"DBLP title": "Processing-in-Memory for Energy-Efficient Neural Network Training: A Heterogeneous Approach.", "DBLP authors": ["Jiawen Liu", "Hengyu Zhao", "Matheus A. Ogleari", "Dong Li", "Jishen Zhao"], "year": 2018, "MAG papers": [{"PaperId": 2904295992, "PaperTitle": "processing in memory for energy efficient neural network training a heterogeneous approach", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["university of california san diego", null, null, null, null]}], "source": "ES"}, {"DBLP title": "LerGAN: A Zero-Free, Low Data Movement and PIM-Based GAN Architecture.", "DBLP authors": ["Haiyu Mao", "Mingcong Song", "Tao Li", "Yuting Dai", "Jiwu Shu"], "year": 2018, "MAG papers": [{"PaperId": 2904436509, "PaperTitle": "lergan a zero free low data movement and pim based gan architecture", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["university of florida", "university of florida", "guizhou university", "tsinghua university", null]}], "source": "ES"}, {"DBLP title": "Multi-dimensional Parallel Training of Winograd Layer on Memory-Centric Architecture.", "DBLP authors": ["Byungchul Hong", "Yeonju Ro", "John Kim"], "year": 2018, "MAG papers": [{"PaperId": 2904570726, "PaperTitle": "multi dimensional parallel training of winograd layer on memory centric architecture", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["kaist", "kaist", null]}], "source": "ES"}, {"DBLP title": "SCOPE: A Stochastic Computing Engine for DRAM-Based In-Situ Accelerator.", "DBLP authors": ["Shuangchen Li", "Alvin Oliver Glova", "Xing Hu", "Peng Gu", "Dimin Niu", "Krishna T. Malladi", "Hongzhong Zheng", "Bob Brennan", "Yuan Xie"], "year": 2018, "MAG papers": [{"PaperId": 2904200161, "PaperTitle": "scope a stochastic computing engine for dram based in situ accelerator", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["samsung", "samsung", "university of california santa barbara", "samsung", "university of california santa barbara", "university of california santa barbara", "university of california santa barbara", "university of california santa barbara", "samsung"]}], "source": "ES"}, {"DBLP title": "Exploring and Optimizing Chipkill-Correct for Persistent Memory Based on High-Density NVRAMs.", "DBLP authors": ["Da Zhang", "Vilas Sridharan", "Xun Jian"], "year": 2018, "MAG papers": [{"PaperId": 2904216795, "PaperTitle": "exploring and optimizing chipkill correct for persistent memory based on high density nvrams", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["advanced micro devices", "university of illinois at urbana champaign", null]}], "source": "ES"}, {"DBLP title": "Comprehensive Evaluation of Supply Voltage Underscaling in FPGA on-Chip Memories.", "DBLP authors": ["Behzad Salami", "Osman S. Unsal", "Adri\u00e1n Cristal Kestelman"], "year": 2018, "MAG papers": [{"PaperId": 2905500442, "PaperTitle": "comprehensive evaluation of supply voltage underscaling in fpga on chip memories", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["barcelona supercomputing center", "spanish national research council", "barcelona supercomputing center"]}], "source": "ES"}, {"DBLP title": "Error Correlation Prediction in Lockstep Processors for Safety-Critical Systems.", "DBLP authors": ["Emre Ozer", "Balaji Venu", "Xabier Iturbe", "Shidhartha Das", "Spyros Lyberis", "John Biggs", "Peter Harrod", "John Penton"], "year": 2018, "MAG papers": [{"PaperId": 2904795950, "PaperTitle": "error correlation prediction in lockstep processors for safety critical systems", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": [null, null, null, null, "university of edinburgh", "university of michigan", null, null]}], "source": "ES"}, {"DBLP title": "Fault Site Pruning for Practical Reliability Analysis of GPGPU Applications.", "DBLP authors": ["Bin Nie", "Lishan Yang", "Adwait Jog", "Evgenia Smirni"], "year": 2018, "MAG papers": [{"PaperId": 2905075051, "PaperTitle": "fault site pruning for practical reliability analysis of gpgpu applications", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["college of william mary", "college of william mary", "college of william mary", "college of william mary"]}], "source": "ES"}, {"DBLP title": "SwapCodes: Error Codes for Hardware-Software Cooperative GPU Pipeline Error Detection.", "DBLP authors": ["Michael B. Sullivan", "Siva Kumar Sastry Hari", "Brian Zimmer", "Timothy Tsai", "Stephen W. Keckler"], "year": 2018, "MAG papers": [{"PaperId": 2904087936, "PaperTitle": "swapcodes error codes for hardware software cooperative gpu pipeline error detection", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["nvidia", "nvidia", "nvidia", null, "nvidia"]}], "source": "ES"}, {"DBLP title": "CEASER: Mitigating Conflict-Based Cache Attacks via Encrypted-Address and Remapping.", "DBLP authors": ["Moinuddin K. Qureshi"], "year": 2018, "MAG papers": [{"PaperId": 2905380323, "PaperTitle": "ceaser mitigating conflict based cache attacks via encrypted address and remapping", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["georgia institute of technology"]}], "source": "ES"}, {"DBLP title": "PipeProof: Automated Memory Consistency Proofs for Microarchitectural Specifications.", "DBLP authors": ["Yatin A. Manerkar", "Daniel Lustig", "Margaret Martonosi", "Aarti Gupta"], "year": 2018, "MAG papers": [{"PaperId": 2904009772, "PaperTitle": "pipeproof automated memory consistency proofs for microarchitectural specifications", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["nvidia", "princeton university", "princeton university", null]}], "source": "ES"}, {"DBLP title": "Application-Transparent Near-Memory Processing Architecture with Memory Channel Network.", "DBLP authors": ["Mohammad Alian", "Seungwon Min", "Hadi Asgharimoghaddam", "Ashutosh Dhar", "Dong Kai Wang", "Thomas Roewer", "Adam J. McPadden", "Oliver O'Halloran", "Deming Chen", "Jinjun Xiong", "Daehoon Kim", "Wen-Mei W. Hwu", "Nam Sung Kim"], "year": 2018, "MAG papers": [{"PaperId": 2904929935, "PaperTitle": "application transparent near memory processing architecture with memory channel network", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["university of illinois at urbana champaign", "university of illinois at urbana champaign", "university of illinois at urbana champaign", null, null, "university of illinois at urbana champaign", "ibm", "university of illinois at urbana champaign", "ibm", "university of illinois at urbana champaign", "daegu gyeongbuk institute of science and technology", "ibm", null]}], "source": "ES"}, {"DBLP title": "End-to-End Automated Exploit Generation for Validating the Security of Processor Designs.", "DBLP authors": ["Rui Zhang", "Calvin Deutschbein", "Peng Huang", "Cynthia Sturton"], "year": 2018, "MAG papers": [{"PaperId": 2904305758, "PaperTitle": "end to end automated exploit generation for validating the security of processor designs", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": [null, null, "university of north carolina at chapel hill", null]}], "source": "ES"}, {"DBLP title": "Magic-State Functional Units: Mapping and Scheduling Multi-Level Distillation Circuits for Fault-Tolerant Quantum Architectures.", "DBLP authors": ["Yongshan Ding", "Adam Holmes", "Ali Javadi-Abhari", "Diana Franklin", "Margaret Martonosi", "Frederic T. Chong"], "year": 2018, "MAG papers": [{"PaperId": 2889610298, "PaperTitle": "magic state functional units mapping and scheduling multi level distillation circuits for fault tolerant quantum architectures", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["cornell university", "university of chicago", "ibm", "princeton university", "university of chicago", "university of chicago"]}], "source": "ES"}, {"DBLP title": "MDACache: Caching for Multi-Dimensional-Access Memories.", "DBLP authors": ["Sumitha George", "Minli Julie Liao", "Huaipan Jiang", "Jagadish B. Kotra", "Mahmut T. Kandemir", "Jack Sampson", "Vijaykrishnan Narayanan"], "year": 2018, "MAG papers": [{"PaperId": 2904888043, "PaperTitle": "mdacache caching for multi dimensional access memories", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["pennsylvania state university", "pennsylvania state university", "pennsylvania state university", "pennsylvania state university", null, "pennsylvania state university", "pennsylvania state university"]}], "source": "ES"}, {"DBLP title": "GeneSys: Enabling Continuous Learning through Neural Network Evolution in Hardware.", "DBLP authors": ["Ananda Samajdar", "Parth Mannan", "Kartikay Garg", "Tushar Krishna"], "year": 2018, "MAG papers": [{"PaperId": 2885981521, "PaperTitle": "genesys enabling continuous learning through neural network evolution in hardware", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["georgia institute of technology", "georgia institute of technology", null, "georgia institute of technology"]}], "source": "ES"}, {"DBLP title": "CritICs Critiquing Criticality in Mobile Apps.", "DBLP authors": ["Prasanna Venkatesh Rengasamy", "Haibo Zhang", "Shulin Zhao", "Nachiappan Chidambaram Nachiappan", "Anand Sivasubramaniam", "Mahmut T. Kandemir", "Chita R. Das"], "year": 2018, "MAG papers": [{"PaperId": 2905560038, "PaperTitle": "critics critiquing criticality in mobile apps", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["pennsylvania state university", "pennsylvania state university", "pennsylvania state university", "pennsylvania state university", "pennsylvania state university", "pennsylvania state university", "pennsylvania state university"]}], "source": "ES"}, {"DBLP title": "EMPROF: Memory Profiling Via EM-Emanation in IoT and Hand-Held Devices.", "DBLP authors": ["Moumita Dey", "Alireza Nazari", "Alenka G. Zajic", "Milos Prvulovic"], "year": 2018, "MAG papers": [{"PaperId": 2904077948, "PaperTitle": "emprof memory profiling via em emanation in iot and hand held devices", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["georgia institute of technology", "georgia institute of technology", "georgia institute of technology", "georgia institute of technology"]}], "source": "ES"}, {"DBLP title": "MAVBench: Micro Aerial Vehicle Benchmarking.", "DBLP authors": ["Behzad Boroujerdian", "Hasan Genc", "Srivatsan Krishnan", "Wenzhi Cui", "Aleksandra Faust", "Vijay Janapa Reddi"], "year": 2018, "MAG papers": [{"PaperId": 2899733099, "PaperTitle": "mavbench micro aerial vehicle benchmarking", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": [null, null, "harvard university", null, "university of texas at austin", "university of texas at austin"]}], "source": "ES"}, {"DBLP title": "Architectural Support for Efficient Large-Scale Automata Processing.", "DBLP authors": ["Hongyuan Liu", "Mohamed Ibrahim", "Onur Kayiran", "Sreepathi Pai", "Adwait Jog"], "year": 2018, "MAG papers": [{"PaperId": 2904948956, "PaperTitle": "architectural support for efficient large scale automata processing", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["university of rochester", "college of william mary", "advanced micro devices", null, null]}], "source": "ES"}, {"DBLP title": "ASPEN: A Scalable In-SRAM Architecture for Pushdown Automata.", "DBLP authors": ["Kevin Angstadt", "Arun Subramaniyan", "Elaheh Sadredini", "Reza Rahimi", "Kevin Skadron", "Westley Weimer", "Reetuparna Das"], "year": 2018, "MAG papers": [{"PaperId": 2904896921, "PaperTitle": "aspen a scalable in sram architecture for pushdown automata", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["university of virginia", "university of michigan", "sharif university of technology", "university of michigan", "university of michigan", "iran university of science and technology", "university of michigan"]}], "source": "ES"}, {"DBLP title": "Morph: Flexible Acceleration for 3D CNN-Based Video Understanding.", "DBLP authors": ["Kartik Hegde", "Rohit Agrawal", "Yulun Yao", "Christopher W. Fletcher"], "year": 2018, "MAG papers": [{"PaperId": 2897162667, "PaperTitle": "morph flexible acceleration for 3d cnn based video understanding", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["university of illinois at urbana champaign", null, null, null]}], "source": "ES"}, {"DBLP title": "CheckMate: Automated Synthesis of Hardware Exploits and Security Litmus Tests.", "DBLP authors": ["Caroline Trippel", "Daniel Lustig", "Margaret Martonosi"], "year": 2018, "MAG papers": [{"PaperId": 2904129921, "PaperTitle": "checkmate automated synthesis of hardware exploits and security litmus tests", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["nvidia", "princeton university", "princeton university"]}], "source": "ES"}, {"DBLP title": "Shadow Block: Accelerating ORAM Accesses with Data Duplication.", "DBLP authors": ["Xian Zhang", "Guangyu Sun", "Peichen Xie", "Chao Zhang", "Yannan Liu", "Lingxiao Wei", "Qiang Xu", "Chun Jason Xue"], "year": 2018, "MAG papers": [{"PaperId": 2903975607, "PaperTitle": "shadow block accelerating oram accesses with data duplication", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": [null, "peking university", "peking university", "the chinese university of hong kong", "peking university", null, "the chinese university of hong kong", "the chinese university of hong kong"]}], "source": "ES"}, {"DBLP title": "DAWG: A Defense Against Cache Timing Attacks in Speculative Execution Processors.", "DBLP authors": ["Vladimir Kiriansky", "Ilia A. Lebedev", "Saman P. Amarasinghe", "Srinivas Devadas", "Joel S. Emer"], "year": 2018, "MAG papers": [{"PaperId": 2810584084, "PaperTitle": "dawg a defense against cache timing attacks in speculative execution processors", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["massachusetts institute of technology", "massachusetts institute of technology", "massachusetts institute of technology", "massachusetts institute of technology", "massachusetts institute of technology"]}], "source": "ES"}]