Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Tue Nov 17 15:52:59 2020
| Host         : gorgonzola.cs.cornell.edu running 64-bit CentOS Linux release 7.8.2003 (Core)
| Command      : report_control_sets -verbose -file main_control_sets_placed.rpt
| Design       : main
| Device       : xczu3eg
-----------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   177 |
|    Minimum number of control sets                        |   177 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    20 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   177 |
| >= 0 to < 4        |    10 |
| >= 4 to < 6        |     7 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |   160 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              98 |           47 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             204 |           38 |
| Yes          | No                    | No                     |            4918 |         1238 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------+---------------------------------+-------------------+------------------+----------------+
| Clock Signal |          Enable Signal          |  Set/Reset Signal | Slice Load Count | Bel Load Count |
+--------------+---------------------------------+-------------------+------------------+----------------+
|  clk         | fsm0/fsm0_write_en              |                   |                1 |              2 |
|  clk         | fsm2/fsm2_write_en              |                   |                1 |              2 |
|  clk         | fsm7/fsm7_write_en              |                   |                1 |              2 |
|  clk         | fsm3/fsm3_write_en              |                   |                2 |              2 |
|  clk         | fsm/fsm_write_en                |                   |                1 |              3 |
|  clk         | fsm9/fsm9_write_en              |                   |                1 |              3 |
|  clk         | fsm1/fsm1_write_en              |                   |                1 |              3 |
|  clk         | fsm4/fsm4_write_en              |                   |                2 |              3 |
|  clk         | fsm6/fsm6_write_en              |                   |                1 |              3 |
|  clk         | fsm8/fsm8_write_en              |                   |                1 |              3 |
|  clk         | fsm9/done_reg[0]                |                   |                3 |              4 |
|  clk         | fsm0/E[0]                       |                   |                1 |              4 |
|  clk         | fsm2/E[0]                       |                   |                3 |              4 |
|  clk         | fsm5/E[0]                       |                   |                1 |              4 |
|  clk         | fsm7/E[0]                       |                   |                1 |              4 |
|  clk         | fsm5/fsm5_write_en              |                   |                1 |              4 |
|  clk         | fsm9/E[0]                       |                   |                2 |              4 |
|  clk         | fsm6/out_reg[0]_20              |                   |               32 |             32 |
|  clk         | fsm6/out_reg[1]_11              |                   |               29 |             32 |
|  clk         | fsm6/out_reg[0]_21              |                   |               28 |             32 |
|  clk         | fsm6/out_reg[0]_22              |                   |               30 |             32 |
|  clk         | fsm6/out_reg[0]_23              |                   |               29 |             32 |
|  clk         | fsm6/out_reg[0]_24              |                   |               31 |             32 |
|  clk         | fsm6/out_reg[0]_25              |                   |               30 |             32 |
|  clk         | fsm6/out_reg[0]_26              |                   |               31 |             32 |
|  clk         | fsm6/out_reg[0]_27              |                   |               32 |             32 |
|  clk         | fsm6/out_reg[0]_4               |                   |               29 |             32 |
|  clk         | fsm6/out_reg[0]_5               |                   |               30 |             32 |
|  clk         | fsm6/out_reg[0]_6               |                   |               32 |             32 |
|  clk         | fsm6/out_reg[0]_7               |                   |               30 |             32 |
|  clk         | fsm6/out_reg[0]_8               |                   |               29 |             32 |
|  clk         | fsm6/out_reg[0]_9               |                   |               26 |             32 |
|  clk         | fsm6/out_reg[1]_10              |                   |               31 |             32 |
|  clk         | fsm5/y_i_0_write_en             |                   |               11 |             32 |
|  clk         | fsm6/out_reg[0]_19              |                   |               30 |             32 |
|  clk         | fsm6/out_reg[0]_18              |                   |               29 |             32 |
|  clk         | fsm6/out_reg[0]_17              |                   |               32 |             32 |
|  clk         | fsm6/out_reg[0]_16              |                   |               31 |             32 |
|  clk         | fsm6/out_reg[0]_15              |                   |               29 |             32 |
|  clk         | fsm6/out_reg[0]_14              |                   |               30 |             32 |
|  clk         | fsm6/out_reg[0]_13              |                   |               32 |             32 |
|  clk         | fsm6/out_reg[0]_12              |                   |               30 |             32 |
|  clk         | fsm4/x_read1_0_write_en         |                   |                7 |             32 |
|  clk         | fsm6/out_reg[0]_11              |                   |               32 |             32 |
|  clk         | fsm4/A_read0_0_write_en         |                   |               25 |             32 |
|  clk         | fsm6/out_reg[0]_10              |                   |               31 |             32 |
|  clk         | fsm5/tmp_read0_0_write_en       |                   |                9 |             32 |
|  clk         | fsm6/B_sh_read0_0_write_en      |                   |               23 |             32 |
|  clk         | fsm6/A_sh_read0_0_write_en      |                   |               21 |             32 |
|  clk         | fsm5/y0_write_en                |                   |                2 |             32 |
|  clk         | fsm6/out_reg[2]_4               |                   |               31 |             32 |
|  clk         | fsm6/out_reg[2]_0               |                   |               30 |             32 |
|  clk         | fsm6/out_reg[2]_1               |                   |               32 |             32 |
|  clk         | fsm6/out_reg[2]_10              |                   |               31 |             32 |
|  clk         | fsm6/out_reg[2]_11              |                   |               29 |             32 |
|  clk         | fsm6/out_reg[2]_12              |                   |               32 |             32 |
|  clk         | fsm6/out_reg[2]_13              |                   |               30 |             32 |
|  clk         | fsm6/out_reg[2]_14              |                   |               31 |             32 |
|  clk         | fsm6/out_reg[2]_15              |                   |               31 |             32 |
|  clk         | fsm6/out_reg[2]_2               |                   |               32 |             32 |
|  clk         | fsm6/out_reg[2]_3               |                   |               30 |             32 |
|  clk         | fsm6/out_reg[1]_9               |                   |               30 |             32 |
|  clk         | fsm6/out_reg[2]_5               |                   |               32 |             32 |
|  clk         | fsm6/out_reg[2]_6               |                   |               31 |             32 |
|  clk         | fsm6/out_reg[2]_7               |                   |               30 |             32 |
|  clk         | fsm6/out_reg[2]_8               |                   |               29 |             32 |
|  clk         | fsm6/out_reg[2]_9               |                   |               30 |             32 |
|  clk         | fsm8/tmp_sh_read0_0_write_en    |                   |                8 |             32 |
|  clk         | fsm8/x_sh_read0_0_write_en      |                   |               10 |             32 |
|  clk         | fsm8/y_sh_read0_0_write_en      |                   |                8 |             32 |
|  clk         | fsm9/alpha__0_write_en          |                   |               10 |             32 |
|  clk         | fsm9/beta__0_write_en           |                   |               13 |             32 |
|  clk         | fsm6/out_reg[1]_23              |                   |               29 |             32 |
|  clk         | fsm6/out_reg[1]_13              |                   |               32 |             32 |
|  clk         | fsm6/out_reg[1]_14              |                   |               31 |             32 |
|  clk         | fsm6/out_reg[1]_15              |                   |               29 |             32 |
|  clk         | fsm6/out_reg[1]_16              |                   |               30 |             32 |
|  clk         | fsm6/out_reg[1]_17              |                   |               31 |             32 |
|  clk         | fsm6/out_reg[1]_18              |                   |               30 |             32 |
|  clk         | fsm6/out_reg[1]_19              |                   |               32 |             32 |
|  clk         | fsm6/out_reg[1]_20              |                   |               30 |             32 |
|  clk         | fsm6/out_reg[1]_21              |                   |               31 |             32 |
|  clk         | fsm6/out_reg[1]_22              |                   |               31 |             32 |
|  clk         | fsm6/out_reg[1]_12              |                   |               30 |             32 |
|  clk         | fsm6/out_reg[1]_24              |                   |               29 |             32 |
|  clk         | fsm6/out_reg[1]_25              |                   |               31 |             32 |
|  clk         | fsm6/out_reg[1]_26              |                   |               32 |             32 |
|  clk         | fsm6/out_reg[1]_3               |                   |               32 |             32 |
|  clk         | fsm6/out_reg[1]_4               |                   |               31 |             32 |
|  clk         | fsm6/out_reg[1]_5               |                   |               30 |             32 |
|  clk         | fsm6/out_reg[1]_6               |                   |               30 |             32 |
|  clk         | fsm6/out_reg[1]_7               |                   |               32 |             32 |
|  clk         | fsm6/out_reg[1]_8               |                   |               32 |             32 |
|  clk         | i0/done_reg_34                  |                   |               29 |             32 |
|  clk         | i0/done_reg_26                  |                   |               26 |             32 |
|  clk         | i0/done_reg_27                  |                   |               28 |             32 |
|  clk         | i0/done_reg_28                  |                   |               28 |             32 |
|  clk         | i0/done_reg_29                  |                   |               29 |             32 |
|  clk         | i0/done_reg_3                   |                   |               30 |             32 |
|  clk         | i0/done_reg_30                  |                   |               26 |             32 |
|  clk         | i0/done_reg_31                  |                   |               29 |             32 |
|  clk         | i0/done_reg_32                  |                   |               30 |             32 |
|  clk         | i0/done_reg_33                  |                   |               31 |             32 |
|  clk         | i0/done_reg_25                  |                   |               27 |             32 |
|  clk         | i0/done_reg_35                  |                   |               28 |             32 |
|  clk         | i0/done_reg_36                  |                   |               30 |             32 |
|  clk         | i0/done_reg_37                  |                   |               28 |             32 |
|  clk         | i0/done_reg_38                  |                   |               30 |             32 |
|  clk         | i0/done_reg_39                  |                   |               29 |             32 |
|  clk         | i0/done_reg_4                   |                   |               30 |             32 |
|  clk         | i0/done_reg_40                  |                   |               28 |             32 |
|  clk         | i0/done_reg_41                  |                   |               28 |             32 |
|  clk         | i0/done_reg_42                  |                   |               28 |             32 |
|  clk         | i0/done_reg_16                  |                   |               28 |             32 |
|  clk         | tmp0/tmp0_write_en              |                   |                2 |             32 |
|  clk         | i0/done_reg_10                  |                   |               31 |             32 |
|  clk         | i0/done_reg_0                   |                   |               31 |             32 |
|  clk         | i0/done_reg_1                   |                   |               32 |             32 |
|  clk         | i0/done_reg_11                  |                   |               30 |             32 |
|  clk         | i0/done_reg_12                  |                   |               31 |             32 |
|  clk         | i0/done_reg_13                  |                   |               31 |             32 |
|  clk         | i0/done_reg_14                  |                   |               32 |             32 |
|  clk         | i0/done_reg_15                  |                   |               31 |             32 |
|  clk         | fsm4/t2_0_write_en              |                   |               12 |             32 |
|  clk         | i0/done_reg_17                  |                   |               27 |             32 |
|  clk         | i0/done_reg_18                  |                   |               27 |             32 |
|  clk         | i0/done_reg_19                  |                   |               30 |             32 |
|  clk         | i0/done_reg_2                   |                   |               32 |             32 |
|  clk         | i0/done_reg_20                  |                   |               29 |             32 |
|  clk         | i0/done_reg_21                  |                   |               27 |             32 |
|  clk         | i0/done_reg_22                  |                   |               31 |             32 |
|  clk         | i0/done_reg_23                  |                   |               27 |             32 |
|  clk         | i0/done_reg_24                  |                   |               29 |             32 |
|  clk         | fsm/A_int_read0_0_write_en      |                   |               28 |             32 |
|  clk         | i0/done_reg_61                  |                   |               31 |             32 |
|  clk         | i0/done_reg_62                  |                   |               31 |             32 |
|  clk         | i0/done_reg_63                  |                   |               32 |             32 |
|  clk         | i0/done_reg_7                   |                   |               30 |             32 |
|  clk         | i0/done_reg_8                   |                   |               32 |             32 |
|  clk         | i0/done_reg_9                   |                   |               32 |             32 |
|  clk         | mult_pipe1/bin_read1_0_write_en |                   |                9 |             32 |
|  clk         | mult_pipe2/bin_read2_0_write_en |                   |                9 |             32 |
|  clk         | mult_pipe3/bin_read3_0_write_en |                   |               11 |             32 |
|  clk         | i0/done_reg_44                  |                   |               28 |             32 |
|  clk         | fsm0/B_int_read0_0_write_en     |                   |               25 |             32 |
|  clk         | fsm1/tmp_int_read0_0_write_en   |                   |                9 |             32 |
|  clk         | fsm1/x0_write_en                |                   |                2 |             32 |
|  clk         | fsm1/x_int_read0_0_write_en     |                   |                7 |             32 |
|  clk         | fsm1/y_int_read0_0_write_en     |                   |               12 |             32 |
|  clk         | fsm3/bin_read0_0_write_en       |                   |                8 |             32 |
|  clk         | fsm3/t1_0_write_en              |                   |               11 |             32 |
|  clk         | fsm4/B_read0_0_write_en         |                   |               27 |             32 |
|  clk         | fsm4/x_read0_0_write_en         |                   |               10 |             32 |
|  clk         | i0/done_reg_6                   |                   |               31 |             32 |
|  clk         | i0/done_reg_43                  |                   |               29 |             32 |
|  clk         | i0/done_reg_45                  |                   |               31 |             32 |
|  clk         | i0/done_reg_46                  |                   |               28 |             32 |
|  clk         | i0/done_reg_47                  |                   |               29 |             32 |
|  clk         | i0/done_reg_48                  |                   |               31 |             32 |
|  clk         | i0/done_reg_49                  |                   |               30 |             32 |
|  clk         | i0/done_reg_5                   |                   |               30 |             32 |
|  clk         | i0/done_reg_50                  |                   |               31 |             32 |
|  clk         | i0/done_reg_51                  |                   |               32 |             32 |
|  clk         | i0/done_reg_52                  |                   |               31 |             32 |
|  clk         | i0/done_reg_53                  |                   |               30 |             32 |
|  clk         | i0/done_reg_54                  |                   |               31 |             32 |
|  clk         | i0/done_reg_55                  |                   |               32 |             32 |
|  clk         | i0/done_reg_56                  |                   |               30 |             32 |
|  clk         | i0/done_reg_57                  |                   |               30 |             32 |
|  clk         | i0/done_reg_58                  |                   |               32 |             32 |
|  clk         | i0/done_reg_59                  |                   |               31 |             32 |
|  clk         | i0/done_reg_60                  |                   |               31 |             32 |
|  clk         |                                 | fsm3/RSTP         |                8 |             51 |
|  clk         |                                 | mult_pipe3/p_0_in |                8 |             51 |
|  clk         |                                 | mult_pipe2/p_0_in |                9 |             51 |
|  clk         |                                 | mult_pipe1/p_0_in |               13 |             51 |
|  clk         |                                 |                   |               47 |             98 |
+--------------+---------------------------------+-------------------+------------------+----------------+


