--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml Core_Logic.twx Core_Logic.ncd -o Core_Logic.twr
Core_Logic.pcf -ucf Core_Logic_ucf.ucf

Design file:              Core_Logic.ncd
Physical constraint file: Core_Logic.pcf
Device,package,speed:     xc7a100t,csg324,C,-3 (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
baud<0>     |    3.767(R)|      SLOW  |    1.296(R)|      SLOW  |clk_BUFGP         |   0.000|
baud<1>     |    3.758(R)|      SLOW  |    1.379(R)|      SLOW  |clk_BUFGP         |   0.000|
baud<2>     |    3.794(R)|      SLOW  |    1.055(R)|      SLOW  |clk_BUFGP         |   0.000|
baud<3>     |    3.207(R)|      SLOW  |    1.126(R)|      SLOW  |clk_BUFGP         |   0.000|
eight       |    3.047(R)|      SLOW  |    2.056(R)|      SLOW  |clk_BUFGP         |   0.000|
ohel        |    1.203(R)|      FAST  |    1.933(R)|      SLOW  |clk_BUFGP         |   0.000|
p_en        |    2.890(R)|      SLOW  |    1.956(R)|      SLOW  |clk_BUFGP         |   0.000|
rst         |   -0.536(R)|      FAST  |    2.263(R)|      SLOW  |clk_BUFGP         |   0.000|
rx          |    0.698(R)|      FAST  |    1.026(R)|      SLOW  |clk_BUFGP         |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
leds<0>     |        10.009(R)|      SLOW  |         3.820(R)|      FAST  |clk_BUFGP         |   0.000|
leds<1>     |         9.748(R)|      SLOW  |         3.689(R)|      FAST  |clk_BUFGP         |   0.000|
leds<2>     |         9.957(R)|      SLOW  |         3.798(R)|      FAST  |clk_BUFGP         |   0.000|
leds<3>     |         9.271(R)|      SLOW  |         3.437(R)|      FAST  |clk_BUFGP         |   0.000|
leds<4>     |         9.439(R)|      SLOW  |         3.523(R)|      FAST  |clk_BUFGP         |   0.000|
leds<5>     |         9.411(R)|      SLOW  |         3.538(R)|      FAST  |clk_BUFGP         |   0.000|
leds<6>     |         9.457(R)|      SLOW  |         3.544(R)|      FAST  |clk_BUFGP         |   0.000|
leds<7>     |         9.500(R)|      SLOW  |         3.575(R)|      FAST  |clk_BUFGP         |   0.000|
leds<8>     |         9.289(R)|      SLOW  |         3.429(R)|      FAST  |clk_BUFGP         |   0.000|
leds<9>     |         9.284(R)|      SLOW  |         3.442(R)|      FAST  |clk_BUFGP         |   0.000|
leds<10>    |         9.646(R)|      SLOW  |         3.646(R)|      FAST  |clk_BUFGP         |   0.000|
leds<11>    |         9.274(R)|      SLOW  |         3.416(R)|      FAST  |clk_BUFGP         |   0.000|
leds<12>    |         9.232(R)|      SLOW  |         3.404(R)|      FAST  |clk_BUFGP         |   0.000|
leds<13>    |         9.542(R)|      SLOW  |         3.579(R)|      FAST  |clk_BUFGP         |   0.000|
leds<14>    |         9.391(R)|      SLOW  |         3.500(R)|      FAST  |clk_BUFGP         |   0.000|
leds<15>    |         9.465(R)|      SLOW  |         3.554(R)|      FAST  |clk_BUFGP         |   0.000|
tx          |        10.624(R)|      SLOW  |         4.174(R)|      FAST  |clk_BUFGP         |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    6.881|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Thu May 03 22:22:16 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 725 MB



