Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (lin64) Build 1756540 Mon Jan 23 19:11:19 MST 2017
| Date         : Mon Jun 26 17:03:43 2017
| Host         : hodaka running 64-bit Debian GNU/Linux 8.8 (jessie)
| Command      : report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -rpx design_1_wrapper_methodology_drc_routed.rpx
| Design       : design_1_wrapper
| Device       : xc7a35ticsg324-1L
| Speed File   : -1L
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 17
+-----------+----------+-------------------------------+------------+
| Rule      | Severity | Description                   | Violations |
+-----------+----------+-------------------------------+------------+
| TIMING-18 | Warning  | Missing input or output delay | 17         |
+-----------+----------+-------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on btn0 relative to clock(s) VIRTUAL_clk_out1_design_1_clk_wiz_0_0 
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on btn1 relative to clock(s) VIRTUAL_clk_out1_design_1_clk_wiz_0_0 
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on reset relative to clock(s) VIRTUAL_clk_out1_design_1_clk_wiz_0_0 
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An input delay is missing on sw[0] relative to clock(s) VIRTUAL_clk_out1_design_1_clk_wiz_0_0 
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An input delay is missing on sw[1] relative to clock(s) VIRTUAL_clk_out1_design_1_clk_wiz_0_0 
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An input delay is missing on sw[2] relative to clock(s) VIRTUAL_clk_out1_design_1_clk_wiz_0_0 
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An input delay is missing on sw[3] relative to clock(s) VIRTUAL_clk_out1_design_1_clk_wiz_0_0 
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An output delay is missing on led[0] relative to clock(s) VIRTUAL_clk_out1_design_1_clk_wiz_0_0 
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An output delay is missing on led[1] relative to clock(s) VIRTUAL_clk_out1_design_1_clk_wiz_0_0 
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An output delay is missing on led[2] relative to clock(s) VIRTUAL_clk_out1_design_1_clk_wiz_0_0 
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An output delay is missing on led[3] relative to clock(s) VIRTUAL_clk_out1_design_1_clk_wiz_0_0 
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An output delay is missing on led[4] relative to clock(s) VIRTUAL_clk_out1_design_1_clk_wiz_0_0 
Related violations: <none>

TIMING-18#13 Warning
Missing input or output delay  
An output delay is missing on led[5] relative to clock(s) VIRTUAL_clk_out1_design_1_clk_wiz_0_0 
Related violations: <none>

TIMING-18#14 Warning
Missing input or output delay  
An output delay is missing on led[6] relative to clock(s) VIRTUAL_clk_out1_design_1_clk_wiz_0_0 
Related violations: <none>

TIMING-18#15 Warning
Missing input or output delay  
An output delay is missing on led[7] relative to clock(s) VIRTUAL_clk_out1_design_1_clk_wiz_0_0 
Related violations: <none>

TIMING-18#16 Warning
Missing input or output delay  
An output delay is missing on ledcyc[0] relative to clock(s) VIRTUAL_clk_out1_design_1_clk_wiz_0_0 
Related violations: <none>

TIMING-18#17 Warning
Missing input or output delay  
An output delay is missing on ledtrig[0] relative to clock(s) VIRTUAL_clk_out1_design_1_clk_wiz_0_0 
Related violations: <none>


