// -------------------------------------------------------------
//
// Generated Architecture Declaration for rtl of ebi
//
// Generated
//  by:  wig
//  on:  Fri Jul  7 06:44:20 2006
//  cmd: /cygdrive/h/work/eclipse/MIX/mix_0.pl ../../bugver.xls
//
// !!! Do not edit this file! Autogenerated by MIX !!!
// $Author: wig $
// $Id: ebi.v,v 1.2 2006/07/10 07:30:09 wig Exp $
// $Date: 2006/07/10 07:30:09 $
// $Log: ebi.v,v $
// Revision 1.2  2006/07/10 07:30:09  wig
// Updated more testcasess.
//
//
// Based on Mix Verilog Architecture Template built into RCSfile: MixWriter.pm,v 
// Id: MixWriter.pm,v 1.91 2006/07/04 12:22:35 wig Exp 
//
// Generator: mix_0.pl Revision: 1.46 , wilfried.gaensheimer@micronas.com
// (C) 2003,2005 Micronas GmbH
//
// --------------------------------------------------------------


`timescale 1ns/10ps



//
//
// Start of Generated Module rtl of ebi
//

// No user `defines in this module


module ebi
//
// Generated Module ebi_i
//
	(
		cs2_o,	// EBI bug missing generated port
		cs3_o,	// EBI bug, worked because only one step
		open_t,	// Merge open port 2Merge open port 1Merge open port 0
		open_tbs	// open bus port
	);

	// Generated Module Outputs:
		output		cs2_o;
		output		cs3_o;
		output	[2:0]	open_t;
		output	[2:0]	open_tbs;
	// Generated Wires:
		wire		cs2_o;
		wire		cs3_o;
		wire	[2:0]	open_t;
		wire	[2:0]	open_tbs;
// End of generated module header


	// Internal signals

	//
	// Generated Signal List
	//
	//
	// End of Generated Signal List
	//


	// %COMPILER_OPTS%

	//
	// Generated Signal Assignments
	//




	//
	// Generated Instances and Port Mappings
	//


endmodule
//
// End of Generated Module rtl of ebi
//

//
//!End of Module/s
// --------------------------------------------------------------
