<?xml version="1.0"?>
<!--
INTEL CONFIDENTIAL
Copyright 2017-2020 Intel Corporation.
This software and the related documents are Intel copyrighted materials, and
your use of them is governed by the express license under which they were
provided to you (License).Unless the License provides otherwise, you may not
use, modify, copy, publish, distribute, disclose or transmit this software or
the related documents without Intel's prior written permission.

This software and the related documents are provided as is, with no express or
implied warranties, other than those that are expressly stated in the License.
-->
<container>
  <configuration version="0.5">
    <!-- PCH Straps configuration start -->
    <!--EBG_SoftStraps_0v95.xlsx R - -->
    <group name="include_PchStraps_in_straps_gui_tab" ui_params="{'gui_tab': 'Straps', 'tree_view': 'true'}">
      <group name="PchStraps" label="PCH Straps by order (0v95)">
        <group name="PchStrap0_gui_group" label="PCH Strap 0">
          <bit_register name="PchStrap0" label="PCH Strap 0" size="4" value="0xaa000f">
            <bit bit_low="0" bit_high="3" name="PchStrap0_PCHPCIeController0PortsEnable" label="PCH PCIe Controller 0 Ports Enable" ui_params="{'read_only': 'false', 'description':'Enable/disable PCH PCIe Controller 0  Port&lt;0,1,2,3&gt;\n*Note: PCIE Controller 0 supports 1x8, 2x4 and 4x2 platform configurations. No soft strap setting is required because the port bifurcation programming will enable/disable the port accordingly after PLTRST# de-assertion. All ports in PCIE0 will be enabled by default.'}" params="{'value_list':{'Controller 0 Port\u003c0,1,2,3\u003e Disabled':'0x0','Controller 0 Port\u003c0,1,2,3\u003e Enabled':'0xF'} }" value="0xf" />
            <bit bit_low="4" bit_high="15" name="PchStrap0_reserved_0x00_15_4" label="reserved_0x00_15_4" ui_params="{'read_only': 'true', 'visible': 'false'}" value="0x0" />
            <bit bit_low="16" bit_high="23" name="PchStrap0_PCHPCIeController0maxlinkspeed" label="PCH PCIe Controller 0 max link speed" ui_params="{'read_only': 'false', 'description':'Maximum link speed for PCH PCI Express* Controller 0'}" params="{'value_list':{'Gen1':'0x0','Gen2':'0x55','Gen3':'0xAA','RSVD':'0xFF'} }" value="0xaa" />
            <bit bit_low="24" bit_high="31" name="PchStrap0_PCHPCIeController0widthsdisable" label="PCH PCIe Controller 0 widths disable" ui_params="{'read_only': 'false', 'description':'Disable certain link width for PCH PCI Express* Controller 0.  This parameter allows the OEM to restrict certain link widths on Intel PCH SKUs which allow them.'}" params="{'value_list':{'No restriction':'0x0','Disable x2':'0x11','Disable x4':'0x22','Disable x8':'0x44','Disable x16':'0x88'} }" value="0x0" duplicates="[{'set': {'path': 'PchStrap1.value', 'bit_low': 0, 'bit_high': 7}}]" />
          </bit_register>
        </group>
        <group name="PchStrap1_gui_group" label="PCH Strap 1">
          <bit_register name="PchStrap1" label="PCH Strap 1" size="4" value="0x0">
            <bit bit_low="0" bit_high="7" name="PchStrap1_PCHPCIeController0widthsdisable" label="PCH PCIe Controller 0 widths disable" ui_params="{'read_only': 'false', 'description':'Disable certain link width for PCH PCI Express* Controller 0.  This parameter allows the OEM to restrict certain link widths on Intel PCH SKUs which allow them.'}" params="{'value_list':{'No restriction':'0x0','Disable x2':'0x11','Disable x4':'0x22','Disable x8':'0x44','Disable x16':'0x88'} }" value="0x0" duplicates="[{'set': {'path': 'PchStrap0.value', 'bit_low': 24, 'bit_high': 31}}]" />
            <bit bit_low="8" bit_high="9" name="PchStrap1_reserved_0x04_9_8" label="reserved_0x04_9_8" ui_params="{'read_only': 'true', 'visible': 'false'}" value="0x0" />
            <bit bit_low="10" bit_high="13" name="PchStrap1_PCHPCIeController0TXSwing" label="PCH PCIe Controller 0 TX Swing" ui_params="{'read_only': 'false', 'description':'Enable half or full TX Swing for PCH PCI Express* Controller 0'}" params="{'value_list':{'Full TX swing':'0x0','Half TX swing':'0x1'} }" value="0x0" />
            <bit bit_low="14" bit_high="21" name="PchStrap1_PCHPCIeController0De_emphasisEnable" label="PCH PCIe Controller 0 De-emphasis Enable" ui_params="{'read_only': 'false', 'description':'Enable/disable de-emphasis per Gen X speed mode for PCH PCI Express* Controller 0'}" params="{'value_list':{'No support for Gen1/Gen2 No De-emphasis':'0x0','Gen1 No De-emphasis supported, Gen2 No De-emphasis not supported':'0x1','Gen2 No De-emphasis supported, Gen1 No De-emphasis not supported':'0x2','Both Gen1 and Gen2 No De-emphasis supported':'0x3'} }" value="0x0" />
            <bit bit_low="22" bit_high="22" name="PchStrap1_reserved_0x04_22_22" label="reserved_0x04_22_22" ui_params="{'read_only': 'true', 'visible': 'false'}" value="0x0" />
            <bit bit_low="23" bit_high="23" name="PchStrap1_PCHPCIeController0LaneStaggeringDisable" label="PCH PCIe Controller 0 Lane Staggering Disable" ui_params="{'read_only': 'false', 'description':'When set to \'0\', it enables the staggering of all PCIe lanes power up/down sequence.'}" params="{'value_list':{'Enabled':'0x0','Disabled':'0x1'} }" value="0x0" />
            <bit bit_low="24" bit_high="24" name="PchStrap1_reserved_0x04_24_24" label="reserved_0x04_24_24" ui_params="{'read_only': 'true', 'visible': 'false'}" value="0x0" />
            <bit bit_low="25" bit_high="28" name="PchStrap1_SRISdefaultsetting" label="SRIS default setting" ui_params="{'read_only': 'false', 'description':'See SOSCTL.SRISEN register\nSome CSRs (TBD) default values will be changed to facilitate Link EQ once this field disabled'}" params="{'value_list':{'SRIS Disabled by default':'0x0','SRIS Enabled by default':'0x1'} }" value="0x0" />
            <bit bit_low="29" bit_high="30" name="PchStrap1_SMBusFrequencyselect" label="SMBus Frequency select" ui_params="{'read_only': 'false', 'description':'Select the SMBus Frequency for hot plug usage.'}" params="{'value_list':{'Standard (100 kHz)':'0x0','Standard (80 kHz)':'0x1','Fast Mode (400 kHz)':'0x2','Fast Mode Plus (1 MHz)':'0x3'} }" value="0x0" />
            <bit bit_low="31" bit_high="31" name="PchStrap1_reserved_0x04_31_31" label="reserved_0x04_31_31" ui_params="{'read_only': 'true', 'visible': 'false'}" value="0x0" />
          </bit_register>
        </group>
        <group name="PchStrap2_gui_group" label="PCH Strap 2">
          <bit_register name="PchStrap2" label="PCH Strap 2" size="4" value="0xaa000f">
            <bit bit_low="0" bit_high="3" name="PchStrap2_PCHPCIeController1PortsEnable" label="PCH PCIe Controller 1 Ports Enable" ui_params="{'read_only': 'false', 'description':'Enable/disable PCH PCIe Controller 1  Port&lt;0,1,2,3&gt;\n*Note: PCIE1 supports 1x4, 2x2, 4x1, 2x1 and 1x1 platform configuration. \n(1) In 2x2 configuration on PHY lanes&lt;12..15&gt;, the PORTEN softstrap needs to be set to 0x3.\n(2) In 2x1 configuration on PHY lanes&lt;12..13&gt;, the PORTEN softstrap needs to be set to 0xA.\n(3) In 2x1 configuration on PHY lanes&lt;14..15&gt;, the PORTEN softstrap needs to be set to 0x5.\n(4) In 2x1 configuration on PHY lanes&lt;13..14&gt;, the PORTEN softstrap needs to be set to 0x6.\n(5) In 1x1 configuration on PHY lane&lt;12&gt;, the PORTEN softstrap needs to be set to 0x8.\n(6) In 1x1 configuration on PHY lane&lt;13&gt;, the PORTEN softstrap needs to be set to 0x2.\n(7) In 1x1 configuration on PHY lane&lt;14&gt;, the PORTEN softstrap needs to be set to be set to 0x4.\n(8) In 1x1 configuration on PHY lane&lt;15&gt;, the PORTEN softstrap needs to be set to be set to 0x1.'}" params="{'value_list':{'Controller 1 Port\u003c0,1,2,3\u003e Disabled':'0x0','Controller 1 Port\u003c0\u003e Enabled, Port\u003c1,2,3\u003e Disabled':'0x1','Controller 1 Port\u003c1\u003e Enabled, Port\u003c0,2,3\u003e Disabled':'0x2','Controller 1 Port\u003c0,1\u003e Enabled, Port\u003c2,3\u003e Disabled':'0x3','Controller 1 Port\u003c2\u003e Enabled, Port\u003c0,1,3\u003e Disabled':'0x4','Controller 1 Port\u003c0,2\u003e Enabled, Port\u003c1,3\u003e Disabled':'0x5','Controller 1 Port\u003c1,2\u003e Enabled, Port\u003c0,3\u003e Disabled':'0x6','Controller 1 Port\u003c3\u003e Enabled, Port\u003c0,1,2\u003e Disabled':'0x8','Controller 1 Port\u003c1,3\u003e Enabled, Port\u003c0,2\u003e Disabled':'0xA','Controller 1 Port\u003c0,1,2,3\u003e Enabled - For PCIe1 1x4 and 4x1 configuration':'0xF'} }" value="0xf" />
            <bit bit_low="4" bit_high="15" name="PchStrap2_reserved_0x08_15_4" label="reserved_0x08_15_4" ui_params="{'read_only': 'true', 'visible': 'false'}" value="0x0" />
            <bit bit_low="16" bit_high="23" name="PchStrap2_PCHPCIeController1maxlinkspeed" label="PCH PCIe Controller 1 max link speed" ui_params="{'read_only': 'false', 'description':'Maximum link speed for PCH PCI Express* Controller 1'}" params="{'value_list':{'Gen1':'0x0','Gen2':'0x55','Gen3':'0xAA','RSVD':'0xFF'} }" value="0xaa" />
            <bit bit_low="24" bit_high="31" name="PchStrap2_PCHPCIeController1widthsdisable" label="PCH PCIe Controller 1 widths disable" ui_params="{'read_only': 'false', 'description':'Disable certain link width for PCH PCI Express* Controller 1.  This parameter allows the OEM to restrict certain link widths on Intel PCH SKUs which allow them.'}" params="{'value_list':{'No restriction':'0x0','Disable x2':'0x11','Disable x4':'0x22','Disable x8':'0x44','Disable x16':'0x88'} }" value="0x0" duplicates="[{'set': {'path': 'PchStrap3.value', 'bit_low': 0, 'bit_high': 7}}]" />
          </bit_register>
        </group>
        <group name="PchStrap3_gui_group" label="PCH Strap 3">
          <bit_register name="PchStrap3" label="PCH Strap 3" size="4" value="0x0">
            <bit bit_low="0" bit_high="7" name="PchStrap3_PCHPCIeController1widthsdisable" label="PCH PCIe Controller 1 widths disable" ui_params="{'read_only': 'false', 'description':'Disable certain link width for PCH PCI Express* Controller 1.  This parameter allows the OEM to restrict certain link widths on Intel PCH SKUs which allow them.'}" params="{'value_list':{'No restriction':'0x0','Disable x2':'0x11','Disable x4':'0x22','Disable x8':'0x44','Disable x16':'0x88'} }" value="0x0" duplicates="[{'set': {'path': 'PchStrap2.value', 'bit_low': 24, 'bit_high': 31}}]" />
            <bit bit_low="8" bit_high="9" name="PchStrap3_reserved_0x0c_9_8" label="reserved_0x0c_9_8" ui_params="{'read_only': 'true', 'visible': 'false'}" value="0x0" />
            <bit bit_low="10" bit_high="13" name="PchStrap3_PCHPCIeController1TXSwing" label="PCH PCIe Controller 1 TX Swing" ui_params="{'read_only': 'false', 'description':'Enable half or full TX Swing for PCH PCI Express* Controller 1'}" params="{'value_list':{'Full TX swing':'0x0','Half TX swing':'0x1'} }" value="0x0" />
            <bit bit_low="14" bit_high="21" name="PchStrap3_PCHPCIeController1De_emphasisEnable" label="PCH PCIe Controller 1 De-emphasis Enable" ui_params="{'read_only': 'false', 'description':'Enable/disable de-emphasis per Gen X speed mode for PCH PCI Express* Controller 1'}" params="{'value_list':{'No support for Gen1/Gen2 No De-emphasis':'0x0','Gen1 No De-emphasis supported, Gen2 No De-emphasis not supported':'0x1','Gen2 No De-emphasis supported, Gen1 No De-emphasis not supported':'0x2','Both Gen1 and Gen2 No De-emphasis supported':'0x3'} }" value="0x0" />
            <bit bit_low="22" bit_high="22" name="PchStrap3_reserved_0x0c_22_22" label="reserved_0x0c_22_22" ui_params="{'read_only': 'true', 'visible': 'false'}" value="0x0" />
            <bit bit_low="23" bit_high="23" name="PchStrap3_PCHPCIeController1LaneStaggeringDisable" label="PCH PCIe Controller 1 Lane Staggering Disable" ui_params="{'read_only': 'false', 'description':'When set to \'0\', it enables the staggering of all PCIe lanes power up/down sequence.'}" params="{'value_list':{'Enabled':'0x0','Disabled':'0x1'} }" value="0x0" />
            <bit bit_low="24" bit_high="24" name="PchStrap3_reserved_0x0c_24_24" label="reserved_0x0c_24_24" ui_params="{'read_only': 'true', 'visible': 'false'}" value="0x0" />
            <bit bit_low="25" bit_high="28" name="PchStrap3_SRISdefaultsetting" label="SRIS default setting" ui_params="{'read_only': 'false', 'description':'See SOSCTL.SRISEN register\nSome CSRs (TBD) default values will be changed to facilitate Link EQ once this field disabled'}" params="{'value_list':{'SRIS Disabled by default':'0x0','SRIS Enabled by default':'0x1'} }" value="0x0" />
            <bit bit_low="29" bit_high="30" name="PchStrap3_SMBusFrequencyselect" label="SMBus Frequency select" ui_params="{'read_only': 'false', 'description':'Select the SMBus Frequency for hot plug usage.'}" params="{'value_list':{'Standard (100 kHz)':'0x0','Standard (80 kHz)':'0x1','Fast Mode (400 kHz)':'0x2','Fast Mode Plus (1 MHz)':'0x3'} }" value="0x0" />
            <bit bit_low="31" bit_high="31" name="PchStrap3_reserved_0x0c_31_31" label="reserved_0x0c_31_31" ui_params="{'read_only': 'true', 'visible': 'false'}" value="0x0" />
          </bit_register>
        </group>
        <group name="PchStrap4_gui_group" label="PCH Strap 4">
          <bit_register name="PchStrap4" label="PCH Strap 4" size="4" value="0xaa000f">
            <bit bit_low="0" bit_high="3" name="PchStrap4_PCHPCIeController2PortsEnable" label="PCH PCIe Controller 2 Ports Enable" ui_params="{'read_only': 'false', 'description':'Enable/disable PCH PCIe Controller 2  Port&lt;0,1,2,3&gt;\n*Note: PCIE2 supports 1x4, 2x2, 4x1, 2x1 and 1x1 platform configuration. \n(1) In 2x2 configuration on PHY lanes&lt;8..11&gt;, the PORTEN softstrap needs to be set to 0x3.\n(2) In 2x1 configuration on PHY lanes&lt;8..9&gt;, the PORTEN softstrap needs to be set to 0xA.\n(3) In 2x1 configuration on PHY lanes&lt;10..11&gt;, the PORTEN softstrap needs to be set to 0x5.\n(4) In 2x1 configuration on PHY lanes&lt;9..10&gt;, the PORTEN softstrap needs to be set to 0x6.\n(5) In 1x1 configuration on PHY lane&lt;8&gt;, the PORTEN softstrap needs to be set to 0x8.\n(6) In 1x1 configuration on PHY lane&lt;9&gt;, the PORTEN softstrap needs to be set to 0x2.\n(7) In 1x1 configuration on PHY lane&lt;10&gt;, the PORTEN softstrap needs to be set to be set to 0x4.\n(8) In 1x1 configuration on PHY lane&lt;11&gt;, the PORTEN softstrap needs to be set to be set to 0x1.'}" params="{'value_list':{'Controller 2 Port\u003c0,1,2,3\u003e Disabled':'0x0','Controller 2 Port\u003c0\u003e Enabled, Port\u003c1,2,3\u003e Disabled':'0x1','Controller 2 Port\u003c1\u003e Enabled, Port\u003c0,2,3\u003e Disabled':'0x2','Controller 2 Port\u003c0,1\u003e Enabled, Port\u003c2,3\u003e Disabled':'0x3','Controller 2 Port\u003c2\u003e Enabled, Port\u003c0,1,3\u003e Disabled':'0x4','Controller 2 Port\u003c0,2\u003e Enabled, Port\u003c1,3\u003e Disabled':'0x5','Controller 2 Port\u003c1,2\u003e Enabled, Port\u003c0,3\u003e Disabled':'0x6','Controller 2 Port\u003c3\u003e Enabled, Port\u003c0,1,2\u003e Disabled':'0x8','Controller 2 Port\u003c1,3\u003e Enabled, Port\u003c0,2\u003e Disabled':'0xA','Controller 2 Port\u003c0,1,2,3\u003e Enabled - For PCIe1 1x4 and 4x1 configuration':'0xF'} }" value="0xf" />
            <bit bit_low="4" bit_high="15" name="PchStrap4_reserved_0x10_15_4" label="reserved_0x10_15_4" ui_params="{'read_only': 'true', 'visible': 'false'}" value="0x0" />
            <bit bit_low="16" bit_high="23" name="PchStrap4_PCHPCIeController2maxlinkspeed" label="PCH PCIe Controller 2 max link speed" ui_params="{'read_only': 'false', 'description':'Maximum link speed for PCH PCI Express* Controller 2'}" params="{'value_list':{'Gen1':'0x0','Gen2':'0x55','Gen3':'0xAA','RSVD':'0xFF'} }" value="0xaa" />
            <bit bit_low="24" bit_high="31" name="PchStrap4_PCHPCIeController2widthsdisable" label="PCH PCIe Controller 2 widths disable" ui_params="{'read_only': 'false', 'description':'Disable certain link width for PCH PCI Express* Controller 2.  This parameter allows the OEM to restrict certain link widths on Intel PCH SKUs which allow them.'}" params="{'value_list':{'No restriction':'0x0','Disable x2':'0x11','Disable x4':'0x22','Disable x8':'0x44','Disable x16':'0x88'} }" value="0x0" duplicates="[{'set': {'path': 'PchStrap5.value', 'bit_low': 0, 'bit_high': 7}}]" />
          </bit_register>
        </group>
        <group name="PchStrap5_gui_group" label="PCH Strap 5">
          <bit_register name="PchStrap5" label="PCH Strap 5" size="4" value="0x0">
            <bit bit_low="0" bit_high="7" name="PchStrap5_PCHPCIeController2widthsdisable" label="PCH PCIe Controller 2 widths disable" ui_params="{'read_only': 'false', 'description':'Disable certain link width for PCH PCI Express* Controller 2.  This parameter allows the OEM to restrict certain link widths on Intel PCH SKUs which allow them.'}" params="{'value_list':{'No restriction':'0x0','Disable x2':'0x11','Disable x4':'0x22','Disable x8':'0x44','Disable x16':'0x88'} }" value="0x0" duplicates="[{'set': {'path': 'PchStrap4.value', 'bit_low': 24, 'bit_high': 31}}]" />
            <bit bit_low="8" bit_high="9" name="PchStrap5_reserved_0x14_9_8" label="reserved_0x14_9_8" ui_params="{'read_only': 'true', 'visible': 'false'}" value="0x0" />
            <bit bit_low="10" bit_high="13" name="PchStrap5_PCHPCIeController2TXSwing" label="PCH PCIe Controller 2 TX Swing" ui_params="{'read_only': 'false', 'description':'Enable half or full TX Swing for PCH PCI Express* Controller 2'}" params="{'value_list':{'Full TX swing':'0x0','Half TX swing':'0x1'} }" value="0x0" />
            <bit bit_low="14" bit_high="21" name="PchStrap5_PCHPCIeController2De_emphasisEnable" label="PCH PCIe Controller 2 De-emphasis Enable" ui_params="{'read_only': 'false', 'description':'Enable/disable de-emphasis per Gen X speed mode for PCH PCI Express* Controller 2'}" params="{'value_list':{'No support for Gen1/Gen2 No De-emphasis':'0x0','Gen1 No De-emphasis supported, Gen2 No De-emphasis not supported':'0x1','Gen2 No De-emphasis supported, Gen1 No De-emphasis not supported':'0x2','Both Gen1 and Gen2 No De-emphasis supported':'0x3'} }" value="0x0" />
            <bit bit_low="22" bit_high="22" name="PchStrap5_reserved_0x14_22_22" label="reserved_0x14_22_22" ui_params="{'read_only': 'true', 'visible': 'false'}" value="0x0" />
            <bit bit_low="23" bit_high="23" name="PchStrap5_PCHPCIeController2LaneStaggeringDisable" label="PCH PCIe Controller 2 Lane Staggering Disable" ui_params="{'read_only': 'false', 'description':'When set to \'0\', it enables the staggering of all PCIe lanes power up/down sequence.'}" params="{'value_list':{'Enabled':'0x0','Disabled':'0x1'} }" value="0x0" />
            <bit bit_low="24" bit_high="24" name="PchStrap5_reserved_0x14_24_24" label="reserved_0x14_24_24" ui_params="{'read_only': 'true', 'visible': 'false'}" value="0x0" />
            <bit bit_low="25" bit_high="28" name="PchStrap5_SRISdefaultsetting" label="SRIS default setting" ui_params="{'read_only': 'false', 'description':'See SOSCTL.SRISEN register\nSome CSRs (TBD) default values will be changed to facilitate Link EQ once this field disabled'}" params="{'value_list':{'SRIS Disabled by default':'0x0','SRIS Enabled by default':'0x1'} }" value="0x0" />
            <bit bit_low="29" bit_high="30" name="PchStrap5_SMBusFrequencyselect" label="SMBus Frequency select" ui_params="{'read_only': 'false', 'description':'Select the SMBus Frequency for hot plug usage.'}" params="{'value_list':{'Standard (100 kHz)':'0x0','Standard (80 kHz)':'0x1','Fast Mode (400 kHz)':'0x2','Fast Mode Plus (1 MHz)':'0x3'} }" value="0x0" />
            <bit bit_low="31" bit_high="31" name="PchStrap5_reserved_0x14_31_31" label="reserved_0x14_31_31" ui_params="{'read_only': 'true', 'visible': 'false'}" value="0x0" />
          </bit_register>
        </group>
        <group name="PchStrap6_gui_group" label="PCH Strap 6">
          <bit_register name="PchStrap6" label="PCH Strap 6" size="4" value="0xaa000f">
            <bit bit_low="0" bit_high="3" name="PchStrap6_PCHPCIeController3Enable" label="PCH PCIe Controller 3 Enable" ui_params="{'read_only': 'false', 'description':'Enable/disable PCH PCIe Controller 3  Port&lt;0,1,2,3&gt;\n*Note: PCIE3 supports 1x8, 2x4, 4x2, 2x2 and 1x4 platform configurations. No soft strap setting is required because the port bifurcation programming will enable/disable the port accordingly after PLTRST# de-assertion. All ports in PCIE3 will be enabled by default.'}" params="{'value_list':{'Controller 3 Port\u003c0,1,2,3\u003e Disabled':'0x0','Controller 3 Port\u003c0,1\u003e Enabled, Port\u003c2,3\u003e Disabled - For PCIE3 2x2 configuration':'0x3','Controller 3 Port\u003c0,1,2,3\u003e Enabled':'0xF'} }" value="0xf" />
            <bit bit_low="4" bit_high="15" name="PchStrap6_reserved_0x18_15_4" label="reserved_0x18_15_4" ui_params="{'read_only': 'true', 'visible': 'false'}" value="0x0" />
            <bit bit_low="16" bit_high="23" name="PchStrap6_PCHPCIeController3maxlinkspeed" label="PCH PCIe Controller 3 max link speed" ui_params="{'read_only': 'false', 'description':'Maximum link speed for PCH PCI Express* Controller 3'}" params="{'value_list':{'Gen1':'0x0','Gen2':'0x55','Gen3':'0xAA','RSVD':'0xFF'} }" value="0xaa" />
            <bit bit_low="24" bit_high="31" name="PchStrap6_PCHPCIeController3widthsdisable" label="PCH PCIe Controller 3 widths disable" ui_params="{'read_only': 'false', 'description':'Disable certain link width for PCH PCI Express* Controller 3.  This parameter allows the OEM to restrict certain link widths on Intel PCH SKUs which allow them.'}" params="{'value_list':{'No restriction':'0x0','Disable x2':'0x11','Disable x4':'0x22','Disable x8':'0x44','RSVD':'0x88'} }" value="0x0" duplicates="[{'set': {'path': 'PchStrap7.value', 'bit_low': 0, 'bit_high': 7}}]" />
          </bit_register>
        </group>
        <group name="PchStrap7_gui_group" label="PCH Strap 7">
          <bit_register name="PchStrap7" label="PCH Strap 7" size="4" value="0x0">
            <bit bit_low="0" bit_high="7" name="PchStrap7_PCHPCIeController3widthsdisable" label="PCH PCIe Controller 3 widths disable" ui_params="{'read_only': 'false', 'description':'Disable certain link width for PCH PCI Express* Controller 3.  This parameter allows the OEM to restrict certain link widths on Intel PCH SKUs which allow them.'}" params="{'value_list':{'No restriction':'0x0','Disable x2':'0x11','Disable x4':'0x22','Disable x8':'0x44','RSVD':'0x88'} }" value="0x0" duplicates="[{'set': {'path': 'PchStrap6.value', 'bit_low': 24, 'bit_high': 31}}]" />
            <bit bit_low="8" bit_high="9" name="PchStrap7_reserved_0x1c_9_8" label="reserved_0x1c_9_8" ui_params="{'read_only': 'true', 'visible': 'false'}" value="0x0" />
            <bit bit_low="10" bit_high="13" name="PchStrap7_PCHPCIeController3TXSwing" label="PCH PCIe Controller 3 TX Swing" ui_params="{'read_only': 'false', 'description':'Enable half or full TX Swing for PCH PCI Express* Controller 3'}" params="{'value_list':{'Full TX swing':'0x0','Half TX swing':'0x1'} }" value="0x0" />
            <bit bit_low="14" bit_high="21" name="PchStrap7_PCHPCIeController3De_emphasisEnable" label="PCH PCIe Controller 3 De-emphasis Enable" ui_params="{'read_only': 'false', 'description':'Enable/disable de-emphasis per Gen X speed mode for PCH PCI Express* Controller 3'}" params="{'value_list':{'No support for Gen1/Gen2 No De-emphasis':'0x0','Gen1 No De-emphasis supported, Gen2 No De-emphasis not supported':'0x1','Gen2 No De-emphasis supported, Gen1 No De-emphasis not supported':'0x2','Both Gen1 and Gen2 No De-emphasis supported':'0x3'} }" value="0x0" />
            <bit bit_low="22" bit_high="22" name="PchStrap7_reserved_0x1c_22_22" label="reserved_0x1c_22_22" ui_params="{'read_only': 'true', 'visible': 'false'}" value="0x0" />
            <bit bit_low="23" bit_high="23" name="PchStrap7_PCHPCIeController3LaneStaggeringDisable" label="PCH PCIe Controller 3 Lane Staggering Disable" ui_params="{'read_only': 'false', 'description':'When set to \'0\', it enables the staggering of all PCIe lanes power up/down sequence.'}" params="{'value_list':{'Enabled':'0x0','Disabled':'0x1'} }" value="0x0" />
            <bit bit_low="24" bit_high="24" name="PchStrap7_reserved_0x1c_24_24" label="reserved_0x1c_24_24" ui_params="{'read_only': 'true', 'visible': 'false'}" value="0x0" />
            <bit bit_low="25" bit_high="28" name="PchStrap7_SRISdefaultsetting" label="SRIS default setting" ui_params="{'read_only': 'false', 'description':'See SOSCTL.SRISEN register\nSome CSRs (TBD) default values will be changed to facilitate Link EQ once this field disabled'}" params="{'value_list':{'SRIS Disabled by default':'0x0','SRIS Enabled by default':'0x1'} }" value="0x0" />
            <bit bit_low="29" bit_high="30" name="PchStrap7_SMBusFrequencyselect" label="SMBus Frequency select" ui_params="{'read_only': 'false', 'description':'Select the SMBus Frequency for hot plug usage.'}" params="{'value_list':{'Standard (100 kHz)':'0x0','Standard (80 kHz)':'0x1','Fast Mode (400 kHz)':'0x2','Fast Mode Plus (1 MHz)':'0x3'} }" value="0x0" />
            <bit bit_low="31" bit_high="31" name="PchStrap7_reserved_0x1c_31_31" label="reserved_0x1c_31_31" ui_params="{'read_only': 'true', 'visible': 'false'}" value="0x0" />
          </bit_register>
        </group>
        <group name="PchStrap8_gui_group" label="PCH Strap 8">
          <bit_register name="PchStrap8" label="PCH Strap 8" size="4" value="0x8">
            <bit bit_low="0" bit_high="0" name="PchStrap8_reserved_0x20_0_0" label="reserved_0x20_0_0" ui_params="{'read_only': 'true', 'visible': 'false'}" value="0x0" />
            <bit bit_low="1" bit_high="1" name="PchStrap8_reserved_0x20_1_1" label="reserved_0x20_1_1" ui_params="{'read_only': 'true', 'visible': 'false'}" value="0x0" />
            <bit bit_low="2" bit_high="2" name="PchStrap8_reserved_0x20_2_2" label="reserved_0x20_2_2" ui_params="{'read_only': 'true', 'visible': 'false'}" value="0x0" />
            <bit bit_low="3" bit_high="4" name="PchStrap8_reserved_0x20_4_3" label="reserved_0x20_4_3" ui_params="{'read_only': 'true', 'visible': 'false'}" value="0x1" />
            <bit bit_low="5" bit_high="6" name="PchStrap8_reserved_0x20_6_5" label="reserved_0x20_6_5" ui_params="{'read_only': 'true', 'visible': 'false'}" value="0x0" />
            <bit bit_low="7" bit_high="8" name="PchStrap8_reserved_0x20_8_7" label="reserved_0x20_8_7" ui_params="{'read_only': 'true', 'visible': 'false'}" value="0x0" />
            <bit bit_low="9" bit_high="31" name="PchStrap8_reserved_0x20_31_9" label="reserved_0x20_31_9" ui_params="{'read_only': 'true', 'visible': 'false'}" value="0x0" />
          </bit_register>
        </group>
        <group name="PchStrap9_gui_group" label="PCH Strap 9">
          <bit_register name="PchStrap9" label="PCH Strap 9" size="4" value="0x1c0">
            <bit bit_low="0" bit_high="5" name="PchStrap9_reserved_0x24_5_0" label="reserved_0x24_5_0" ui_params="{'read_only': 'true', 'visible': 'false'}" value="0x0" />
            <bit bit_low="6" bit_high="6" name="PchStrap9_reserved_0x24_6_6" label="reserved_0x24_6_6" ui_params="{'read_only': 'true', 'visible': 'false'}" value="0x1" />
            <bit bit_low="7" bit_high="7" name="PchStrap9_PADVCCIOselectforGPP_I_1217" label="PAD VCCIO select for GPP_I_[12:17]" ui_params="{'read_only': 'false'}" params="{'value_list':{'3.3V':'0x0','1.8V':'0x1'} }" value="0x1" />
            <bit bit_low="8" bit_high="8" name="PchStrap9_PADVCCIOselectforGPP_I_2123" label="PAD VCCIO select for GPP_I_[21:23]" ui_params="{'read_only': 'false'}" params="{'value_list':{'3.3V':'0x0','1.8V':'0x1'} }" value="0x1" />
            <bit bit_low="9" bit_high="15" name="PchStrap9_reserved_0x24_15_9" label="reserved_0x24_15_9" ui_params="{'read_only': 'true', 'visible': 'false'}" value="0x0" />
            <bit bit_low="16" bit_high="31" name="PchStrap9_reserved_0x24_31_16" label="reserved_0x24_31_16" ui_params="{'read_only': 'true', 'visible': 'false'}" value="0x0" />
          </bit_register>
        </group>
        <group name="PchStrap10_gui_group" label="PCH Strap 10">
          <bit_register name="PchStrap10" label="PCH Strap 10" size="4" value="0x0">
            <bit bit_low="0" bit_high="0" name="PchStrap10_PADVCCIOselectforGPP_H_01" label="PAD VCCIO select for GPP_H_[0:1]" ui_params="{'read_only': 'false'}" params="{'value_list':{'3.3V':'0x0','1.8V':'0x1'} }" value="0x0" />
            <bit bit_low="1" bit_high="1" name="PchStrap10_PADVCCIOselectforGPP_H_67" label="PAD VCCIO select for GPP_H_[6:7]" ui_params="{'read_only': 'false'}" params="{'value_list':{'3.3V':'0x0','1.8V':'0x1'} }" value="0x0" />
            <bit bit_low="2" bit_high="7" name="PchStrap10_reserved_0x28_7_2" label="reserved_0x28_7_2" ui_params="{'read_only': 'true', 'visible': 'false'}" value="0x0" />
            <bit bit_low="8" bit_high="8" name="PchStrap10_PADVCCIOselectforGPP_H_1519" label="PAD VCCIO select for GPP_H_[15:19]" ui_params="{'read_only': 'false'}" params="{'value_list':{'3.3V':'0x0','1.8V':'0x1'} }" value="0x0" />
            <bit bit_low="9" bit_high="11" name="PchStrap10_reserved_0x28_11_9" label="reserved_0x28_11_9" ui_params="{'read_only': 'true', 'visible': 'false'}" value="0x0" />
            <bit bit_low="12" bit_high="13" name="PchStrap10_Flexclockout0selection" label="Flex clock out0 selection" ui_params="{'read_only': 'false', 'description':'In Stand alone, there is no NAC (0x1) available; In MCP, NAC is available'}" params="{'value_list':{'GPIO':'0x0','In standalone mode this is a Reserved value. In MCP mode it is NAC':'0x1','ISCLK':'0x2','RSVD':'0x3'} }" value="0x0" />
            <bit bit_low="14" bit_high="15" name="PchStrap10_Flexclockout1selection" label="Flex clock out1 selection" ui_params="{'read_only': 'false'}" params="{'value_list':{'GPIO':'0x0','In standalone mode this is a Reserved value. In MCP mode it is NAC':'0x1','ISCLK':'0x2','RSVD':'0x3'} }" value="0x0" />
            <bit bit_low="16" bit_high="17" name="PchStrap10_Flexclockout2selection" label="Flex clock out2 selection" ui_params="{'read_only': 'false'}" params="{'value_list':{'GPIO':'0x0','In standalone mode this is a Reserved value. In MCP mode it is NAC':'0x1','ISCLK':'0x2','RSVD':'0x3'} }" value="0x0" />
            <bit bit_low="18" bit_high="31" name="PchStrap10_reserved_0x28_31_18" label="reserved_0x28_31_18" ui_params="{'read_only': 'true', 'visible': 'false'}" value="0x0" />
          </bit_register>
        </group>
        <group name="PchStrap11_gui_group" label="PCH Strap 11">
          <bit_register name="PchStrap11" label="PCH Strap 11" size="4" value="0x3580000">
            <bit bit_low="0" bit_high="7" name="PchStrap11_reserved_0x2c_7_0" label="reserved_0x2c_7_0" ui_params="{'read_only': 'true', 'visible': 'false'}" value="0x0" />
            <bit bit_low="8" bit_high="13" name="PchStrap11_reserved_0x2c_13_8" label="reserved_0x2c_13_8" ui_params="{'read_only': 'true', 'visible': 'false'}" value="0x0" />
            <bit bit_low="14" bit_high="14" name="PchStrap11_PADVCCIOselectforGPP_E_010" label="PAD VCCIO select for GPP_E_[0:10]" ui_params="{'read_only': 'false'}" params="{'value_list':{'3.3V':'0x0','1.8V':'0x1'} }" value="0x0" />
            <bit bit_low="15" bit_high="15" name="PchStrap11_PADVCCIOselectforGPP_E_1116" label="PAD VCCIO select for GPP_E_[11:16]" ui_params="{'read_only': 'false'}" params="{'value_list':{'3.3V':'0x0','1.8V':'0x1'} }" value="0x0" />
            <bit bit_low="16" bit_high="16" name="PchStrap11_PADVCCIOselectforGPP_E_1719" label="PAD VCCIO select for GPP_E_[17:19]" ui_params="{'read_only': 'false'}" params="{'value_list':{'3.3V':'0x0','1.8V':'0x1'} }" value="0x0" />
            <bit bit_low="17" bit_high="17" name="PchStrap11_reserved_0x2c_17_17" label="reserved_0x2c_17_17" ui_params="{'read_only': 'true', 'visible': 'false'}" value="0x0" />
            <bit bit_low="18" bit_high="19" name="PchStrap11_SATA1Port0and1orPCIeRPMuxSelect" label="SATA1 Port 0 and 1 or PCIe RP Mux Select" ui_params="{'read_only': 'false', 'description':'SATA1 Port 0 and 1 or PCIe RP Mux Select soft strap\nGPIO not used for FIA select, 2\'b00; Reserved, 2\'b01; Reserved, 2\'b10; Assigned based on SATA1_XPCIE_0 (GPP_E_0/Fn1), 2\'b11;'}" params="{'value_list':{'GPIO not used for FIA select':'0x0','Reserved1':'0x1','Reserved2':'0x2','Assigned based on GPIO pin(GPP_E_0) and polarity softstrap':'0x3'} }" value="0x2" />
            <bit bit_low="20" bit_high="21" name="PchStrap11_SATA1Port2and3orPCIeRPMuxSelect" label="SATA1 Port 2 and 3 or PCIe RP Mux Select" ui_params="{'read_only': 'false', 'description':'SATA1 Port 2 and 3 or PCIe RP Mux Select soft strap\nGPIO not used for FIA select, 2\'b00; Reserved, 2\'b01; Reserved, 2\'b10; Assigned based on SATA1_XPCIE_1 (GPP_E_1/Fn1), 2\'b11;'}" params="{'value_list':{'GPIO not used for FIA select':'0x0','Reserved1':'0x1','Reserved2':'0x2','Assigned based on GPIO pin(GPP_E_1) and polarity softstrap':'0x3'} }" value="0x1" />
            <bit bit_low="22" bit_high="23" name="PchStrap11_SATA1Port4and5orPCIeRPMuxSelect" label="SATA1 Port  4 and 5 or PCIe RP Mux Select" ui_params="{'read_only': 'false', 'description':'SATA1 Port  4 and 5 or PCIe RP Mux Select soft strap\nGPIO not used for FIA select, 2\'b00; Reserved, 2\'b01; Reserved, 2\'b10; Assigned based on SATA1_XPCIE_2 (GPP_E_2/Fn1), 2\'b11;'}" params="{'value_list':{'GPIO not used for FIA select':'0x0','Reserved1':'0x1','Reserved2':'0x2','Assigned based on GPIO pin(GPP_E_2) and polarity softstrap':'0x3'} }" value="0x1" />
            <bit bit_low="24" bit_high="25" name="PchStrap11_SATA1Port6and7orPCIeRPMuxSelect" label="SATA1 Port 6 and 7 or PCIe RP Mux Select" ui_params="{'read_only': 'false', 'description':'SATA1 Port 6 and 7 or PCIe RP Mux Select soft strap\nGPIO not used for FIA select, 2\'b00; Reserved, 2\'b01; Reserved, 2\'b10; Assigned based on SATA1_XPCIE_3 (GPP_E_3/Fn1), 2\'b11;'}" params="{'value_list':{'GPIO not used for FIA select':'0x0','Reserved1':'0x1','Reserved2':'0x2','Assigned based on GPIO pin(GPP_E_3) and polarity softstrap':'0x3'} }" value="0x3" />
            <bit bit_low="26" bit_high="27" name="PchStrap11_SATA0Port4and5orPCIeRPMuxSelect" label="SATA0 Port  4 and 5 or PCIe RP Mux Select" ui_params="{'read_only': 'false', 'description':'SATA0 Port  4 and 5 or PCIe RP Mux Select soft strap\nGPIO not used for FIA select, 2\'b00; Reserved, 2\'b01; Reserved, 2\'b10; Assigned based on SATA0_XPCIE_2 (GPP_E_4/Fn1), 2\'b11;'}" params="{'value_list':{'GPIO not used for FIA select':'0x0','Reserved1':'0x1','Reserved2':'0x2','Assigned based on GPIO pin(GPP_E_4) and polarity softstrap':'0x3'} }" value="0x0" />
            <bit bit_low="28" bit_high="29" name="PchStrap11_SATA0Port6and7orPCIeRPMuxSelect" label="SATA0 Port  6 and 7 or PCIe RP Mux Select" ui_params="{'read_only': 'false', 'description':'SATA0 Port 6 and 7 or PCIe RP Mux Select soft strap\nGPIO not used for FIA select, 2\'b00; Reserved, 2\'b01; Reserved, 2\'b10; Assigned based on SATA0_XPCIE_3 (GPP_E_5/Fn1), 2\'b11;'}" params="{'value_list':{'GPIO not used for FIA select':'0x0','Reserved1':'0x1','Reserved2':'0x2','Assigned based on GPIO pin(GPP_E_5) and polarity softstrap':'0x3'} }" value="0x0" />
            <bit bit_low="30" bit_high="31" name="PchStrap11_SATA0Port0_1_2and3orUSB3orPCIeRPMuxSelect" label="SATA0 Port (0, 1, 2 and 3) or USB3 or PCIe RP Mux Select" ui_params="{'read_only': 'false', 'description':'SATA0 Port (0, 1, 2 and 3) or USB3 or PCIe RP Mux Select soft strap\nGPIO not used for FIA select, 2\'b00; Reserved, 2\'b01; Reserved, 2\'b10; Assigned based on SATA0_USB3_ XPCIE_0 (GPP_E_6/Fn1), 2\'b11;'}" params="{'value_list':{'GPIO not used for FIA select':'0x0','Reserved1':'0x1','Reserved2':'0x2','Assigned based on GPIO pin(GPP_E_6) and polarity softstrap':'0x3'} }" value="0x0" />
          </bit_register>
        </group>
        <group name="PchStrap12_gui_group" label="PCH Strap 12">
          <bit_register name="PchStrap12" label="PCH Strap 12" size="4" value="0x0">
            <bit bit_low="0" bit_high="1" name="PchStrap12_SATA0Port0_1_2and3orUSB3orPCIeRPMuxSelect" label="SATA0 Port (0, 1, 2 and 3) or USB3 or PCIe RP Mux Select" ui_params="{'read_only': 'false', 'description':'SATA0 Port (0, 1, 2 and 3) or USB3 or PCIe RP Mux Select soft strap\nGPIO not used for FIA select, 2\'b00; Reserved, 2\'b01; Reserved, 2\'b10; Assigned based on SATA0_USB3_XPCIE_1 (GPP_E_7/Fn1), 2\'b11;'}" params="{'value_list':{'GPIO not used for FIA select':'0x0','Reserved1':'0x1','Reserved2':'0x2','Assigned based on GPIO pin(GPP_E_7) and polarity softstrap':'0x3'} }" value="0x0" />
            <bit bit_low="2" bit_high="31" name="PchStrap12_reserved_0x30_31_2" label="reserved_0x30_31_2" ui_params="{'read_only': 'true', 'visible': 'false'}" value="0x0" />
          </bit_register>
        </group>
        <group name="PchStrap13_gui_group" label="PCH Strap 13">
          <bit_register name="PchStrap13" label="PCH Strap 13" size="4" value="0x0">
            <bit bit_low="0" bit_high="0" name="PchStrap13_reserved_0x34_0_0" label="reserved_0x34_0_0" ui_params="{'read_only': 'true', 'visible': 'false'}" value="0x0" />
            <bit bit_low="1" bit_high="1" name="PchStrap13_reserved_0x34_1_1" label="reserved_0x34_1_1" ui_params="{'read_only': 'true', 'visible': 'false'}" value="0x0" />
            <bit bit_low="2" bit_high="2" name="PchStrap13_reserved_0x34_2_2" label="reserved_0x34_2_2" ui_params="{'read_only': 'true', 'visible': 'false'}" value="0x0" />
            <bit bit_low="3" bit_high="3" name="PchStrap13_reserved_0x34_3_3" label="reserved_0x34_3_3" ui_params="{'read_only': 'true', 'visible': 'false'}" value="0x0" />
            <bit bit_low="4" bit_high="4" name="PchStrap13_reserved_0x34_4_4" label="reserved_0x34_4_4" ui_params="{'read_only': 'true', 'visible': 'false'}" value="0x0" />
            <bit bit_low="5" bit_high="5" name="PchStrap13_reserved_0x34_5_5" label="reserved_0x34_5_5" ui_params="{'read_only': 'true', 'visible': 'false'}" value="0x0" />
            <bit bit_low="6" bit_high="7" name="PchStrap13_reserved_0x34_7_6" label="reserved_0x34_7_6" ui_params="{'read_only': 'true', 'visible': 'false'}" value="0x0" />
            <bit bit_low="8" bit_high="31" name="PchStrap13_reserved_0x34_31_8" label="reserved_0x34_31_8" ui_params="{'read_only': 'true', 'visible': 'false'}" value="0x0" />
          </bit_register>
        </group>
        <group name="PchStrap14_gui_group" label="PCH Strap 14">
          <bit_register name="PchStrap14" label="PCH Strap 14" size="4" value="0x0">
            <bit bit_low="0" bit_high="0" name="PchStrap14_PADVCCIOselectforGPPC_C_05" label="PAD VCCIO select for GPPC_C_[0:5]" ui_params="{'read_only': 'false'}" params="{'value_list':{'3.3V':'0x0','1.8V':'0x1'} }" value="0x0" />
            <bit bit_low="1" bit_high="1" name="PchStrap14_PADVCCIOselectforGPPC_C_68" label="PAD VCCIO select for GPPC_C_[6:8]" ui_params="{'read_only': 'false'}" params="{'value_list':{'3.3V':'0x0','1.8V':'0x1'} }" value="0x0" />
            <bit bit_low="2" bit_high="2" name="PchStrap14_PADVCCIOselectforGPPC_C_911" label="PAD VCCIO select for GPPC_C_[9:11]" ui_params="{'read_only': 'false'}" params="{'value_list':{'3.3V':'0x0','1.8V':'0x1'} }" value="0x0" />
            <bit bit_low="3" bit_high="3" name="PchStrap14_PADVCCIOselectforGPPC_C_1214" label="PAD VCCIO select for GPPC_C_[12:14]" ui_params="{'read_only': 'false'}" params="{'value_list':{'3.3V':'0x0','1.8V':'0x1'} }" value="0x0" />
            <bit bit_low="4" bit_high="4" name="PchStrap14_PADVCCIOselectforGPPC_C_1518" label="PAD VCCIO select for GPPC_C_[15:18]" ui_params="{'read_only': 'false'}" params="{'value_list':{'3.3V':'0x0','1.8V':'0x1'} }" value="0x0" />
            <bit bit_low="5" bit_high="5" name="PchStrap14_PADVCCIOselectforGPPC_C_1921" label="PAD VCCIO select for GPPC_C_[19:21]" ui_params="{'read_only': 'false'}" params="{'value_list':{'3.3V':'0x0','1.8V':'0x1'} }" value="0x0" />
            <bit bit_low="6" bit_high="6" name="PchStrap14_PADVCCIOselectforGPP_D_02" label="PAD VCCIO select for GPP_D_[0:2]" ui_params="{'read_only': 'false'}" params="{'value_list':{'3.3V':'0x0','1.8V':'0x1'} }" value="0x0" />
            <bit bit_low="7" bit_high="7" name="PchStrap14_reserved_0x38_7_7" label="reserved_0x38_7_7" ui_params="{'read_only': 'true', 'visible': 'false'}" value="0x0" />
            <bit bit_low="8" bit_high="8" name="PchStrap14_PADVCCIOselectforGPP_D_67" label="PAD VCCIO select for GPP_D_[6:7]" ui_params="{'read_only': 'false'}" params="{'value_list':{'3.3V':'0x0','1.8V':'0x1'} }" value="0x0" />
            <bit bit_low="9" bit_high="9" name="PchStrap14_PADVCCIOselectforGPP_D_816" label="PAD VCCIO select for GPP_D_[8:16]" ui_params="{'read_only': 'false'}" params="{'value_list':{'3.3V':'0x0','1.8V':'0x1'} }" value="0x0" />
            <bit bit_low="10" bit_high="10" name="PchStrap14_PADVCCIOselectforGPP_D_1720" label="PAD VCCIO select for GPP_D_[17:20]" ui_params="{'read_only': 'false'}" params="{'value_list':{'3.3V':'0x0','1.8V':'0x1'} }" value="0x0" />
            <bit bit_low="11" bit_high="11" name="PchStrap14_GPP_D_2_HS_SMBALERTBdefaultmode" label="GPP_D_2_HS_SMBALERTB default mode" ui_params="{'read_only': 'false'}" params="{'value_list':{'GP-In':'0x0','SMBALERTB':'0x1'} }" value="0x0" />
            <bit bit_low="12" bit_high="15" name="PchStrap14_reserved_0x38_15_12" label="reserved_0x38_15_12" ui_params="{'read_only': 'true', 'visible': 'false'}" value="0x0" />
            <bit bit_low="16" bit_high="23" name="PchStrap14_reserved_0x38_23_16" label="reserved_0x38_23_16" ui_params="{'read_only': 'true', 'visible': 'false'}" value="0x0" />
            <bit bit_low="24" bit_high="31" name="PchStrap14_reserved_0x38_31_24" label="reserved_0x38_31_24" ui_params="{'read_only': 'true', 'visible': 'false'}" value="0x0" />
          </bit_register>
        </group>
        <group name="PchStrap15_gui_group" label="PCH Strap 15">
          <bit_register name="PchStrap15" label="PCH Strap 15" size="4" value="0x0">
            <bit bit_low="0" bit_high="0" name="PchStrap15_PADVCCIOselectforGPPC_A_1019" label="PAD VCCIO select for GPPC_A_[10:19]" ui_params="{'read_only': 'false'}" params="{'value_list':{'3.3V':'0x0','1.8V':'0x1'} }" value="0x0" />
            <bit bit_low="1" bit_high="1" name="PchStrap15_PADVCCIOselectforGPPC_B_04" label="PAD VCCIO select for GPPC_B_[0:4]" ui_params="{'read_only': 'false'}" params="{'value_list':{'3.3V':'0x0','1.8V':'0x1'} }" value="0x0" />
            <bit bit_low="2" bit_high="2" name="PchStrap15_PADVCCIOselectforGPPC_B_5" label="PAD VCCIO select for GPPC_B_5" ui_params="{'read_only': 'false'}" params="{'value_list':{'3.3V':'0x0','1.8V':'0x1'} }" value="0x0" />
            <bit bit_low="3" bit_high="3" name="PchStrap15_PADVCCIOselectforGPPC_B_611" label="PAD VCCIO select for GPPC_B_[6:11]" ui_params="{'read_only': 'false'}" params="{'value_list':{'3.3V':'0x0','1.8V':'0x1'} }" value="0x0" />
            <bit bit_low="4" bit_high="4" name="PchStrap15_PADVCCIOselectforGPPC_B_1215" label="PAD VCCIO select for GPPC_B_[12:15]" ui_params="{'read_only': 'false'}" params="{'value_list':{'3.3V':'0x0','1.8V':'0x1'} }" value="0x0" />
            <bit bit_low="5" bit_high="5" name="PchStrap15_PADVCCIOselectforGPPC_B_1619" label="PAD VCCIO select for GPPC_B_[16:19]" ui_params="{'read_only': 'false'}" params="{'value_list':{'3.3V':'0x0','1.8V':'0x1'} }" value="0x0" />
            <bit bit_low="6" bit_high="6" name="PchStrap15_PADVCCIOselectforGPPC_B_2023" label="PAD VCCIO select for GPPC_B_[20:23]" ui_params="{'read_only': 'false'}" params="{'value_list':{'3.3V':'0x0','1.8V':'0x1'} }" value="0x0" />
            <bit bit_low="7" bit_high="7" name="PchStrap15_PADVCCIOselectforGPPC_S_011" label="PAD VCCIO select for GPPC_S_[0:11]" ui_params="{'read_only': 'false'}" params="{'value_list':{'3.3V':'0x0','1.8V':'0x1'} }" value="0x0" />
            <bit bit_low="8" bit_high="8" name="PchStrap15_reserved_0x3c_8_8" label="reserved_0x3c_8_8" ui_params="{'read_only': 'true', 'visible': 'false'}" value="0x0" />
            <bit bit_low="9" bit_high="15" name="PchStrap15_reserved_0x3c_15_9" label="reserved_0x3c_15_9" ui_params="{'read_only': 'true', 'visible': 'false'}" value="0x0" />
            <bit bit_low="16" bit_high="31" name="PchStrap15_reserved_0x3c_31_16" label="reserved_0x3c_31_16" ui_params="{'read_only': 'true', 'visible': 'false'}" value="0x0" />
          </bit_register>
        </group>
        <group name="PchStrap16_gui_group" label="PCH Strap 16">
          <bit_register name="PchStrap16" label="PCH Strap 16" size="4" value="0xff">
            <bit bit_low="0" bit_high="0" name="PchStrap16_XHCIPort0OwnershipSelectionbetweenXHCINonXHCI" label="XHCI Port 0 Ownership Selection between XHCI/Non XHCI" ui_params="{'read_only': 'false', 'description':'Port 0 is connected to xHCI or it\'s connected to PCIe/SATA'}" params="{'value_list':{'XHCI':'0x0','Non XHCI':'0x1'} }" value="0x1" />
            <bit bit_low="1" bit_high="1" name="PchStrap16_XHCIPort1OwnershipSelectionbetweenXHCINonXHCI" label="XHCI Port 1 Ownership Selection between XHCI/Non XHCI" ui_params="{'read_only': 'false', 'description':'Port 1 is connected to xHCI or it\'s connected to PCIe/SATA'}" params="{'value_list':{'XHCI':'0x0','Non XHCI':'0x1'} }" value="0x1" />
            <bit bit_low="2" bit_high="2" name="PchStrap16_XHCIPort2OwnershipSelectionbetweenXHCINonXHCI" label="XHCI Port 2 Ownership Selection between XHCI/Non XHCI" ui_params="{'read_only': 'false', 'description':'Port 2 is connected to xHCI or it\'s connected to PCIe/SATA'}" params="{'value_list':{'XHCI':'0x0','Non XHCI':'0x1'} }" value="0x1" />
            <bit bit_low="3" bit_high="3" name="PchStrap16_XHCIPort3OwnershipSelectionbetweenXHCINonXHCI" label="XHCI Port 3 Ownership Selection between XHCI/Non XHCI" ui_params="{'read_only': 'false', 'description':'Port 3 is connected to xHCI or it\'s connected to PCIe/SATA'}" params="{'value_list':{'XHCI':'0x0','Non XHCI':'0x1'} }" value="0x1" />
            <bit bit_low="4" bit_high="4" name="PchStrap16_XHCIPort4OwnershipSelectionbetweenXHCINonXHCI" label="XHCI Port 4 Ownership Selection between XHCI/Non XHCI" ui_params="{'read_only': 'false', 'description':'Port 4 is connected to xHCI or it\'s connected to PCIe/SATA'}" params="{'value_list':{'XHCI':'0x0','Non XHCI':'0x1'} }" value="0x1" />
            <bit bit_low="5" bit_high="5" name="PchStrap16_XHCIPort5OwnershipSelectionbetweenXHCINonXHCI" label="XHCI Port 5 Ownership Selection between XHCI/Non XHCI" ui_params="{'read_only': 'false', 'description':'Port 5 is connected to xHCI or it\'s connected to PCIe/SATA'}" params="{'value_list':{'XHCI':'0x0','Non XHCI':'0x1'} }" value="0x1" />
            <bit bit_low="6" bit_high="6" name="PchStrap16_XHCIPort6OwnershipSelectionbetweenXHCINonXHCI" label="XHCI Port 6 Ownership Selection between XHCI/Non XHCI" ui_params="{'read_only': 'false', 'description':'Port 6 is connected to xHCI or it\'s connected to PCIe/SATA'}" params="{'value_list':{'XHCI':'0x0','Non XHCI':'0x1'} }" value="0x1" />
            <bit bit_low="7" bit_high="7" name="PchStrap16_XHCIPort7OwnershipSelectionbetweenXHCINonXHCI" label="XHCI Port 7 Ownership Selection between XHCI/Non XHCI" ui_params="{'read_only': 'false', 'description':'Port 7 is connected to xHCI or it\'s connected to PCIe/SATA'}" params="{'value_list':{'XHCI':'0x0','Non XHCI':'0x1'} }" value="0x1" />
            <bit bit_low="8" bit_high="8" name="PchStrap16_XHCIPort8OwnershipSelectionbetweenXHCINonXHCI" label="XHCI Port 8 Ownership Selection between XHCI/Non XHCI" ui_params="{'read_only': 'false', 'description':'Port 8 is connected to xHCI or it\'s connected to PCIe/SATA'}" params="{'value_list':{'XHCI':'0x0','Non XHCI':'0x1'} }" value="0x0" />
            <bit bit_low="9" bit_high="9" name="PchStrap16_XHCIPort9OwnershipSelectionbetweenXHCINonXHCI" label="XHCI Port 9 Ownership Selection between XHCI/Non XHCI" ui_params="{'read_only': 'false', 'description':'Port 9 is connected to xHCI or it\'s connected to PCIe/SATA'}" params="{'value_list':{'XHCI':'0x0','Non XHCI':'0x1'} }" value="0x0" />
            <bit bit_low="10" bit_high="15" name="PchStrap16_reserved_0x40_15_10" label="reserved_0x40_15_10" ui_params="{'read_only': 'true', 'visible': 'false'}" value="0x0" />
            <bit bit_low="16" bit_high="16" name="PchStrap16_reserved_0x40_16_16" label="reserved_0x40_16_16" ui_params="{'read_only': 'true', 'visible': 'false'}" value="0x0" />
            <bit bit_low="17" bit_high="17" name="PchStrap16_reserved_0x40_17_17" label="reserved_0x40_17_17" ui_params="{'read_only': 'true', 'visible': 'false'}" value="0x0" />
            <bit bit_low="18" bit_high="18" name="PchStrap16_reserved_0x40_18_18" label="reserved_0x40_18_18" ui_params="{'read_only': 'true', 'visible': 'false'}" value="0x0" />
            <bit bit_low="19" bit_high="19" name="PchStrap16_reserved_0x40_19_19" label="reserved_0x40_19_19" ui_params="{'read_only': 'true', 'visible': 'false'}" value="0x0" />
            <bit bit_low="20" bit_high="20" name="PchStrap16_reserved_0x40_20_20" label="reserved_0x40_20_20" ui_params="{'read_only': 'true', 'visible': 'false'}" value="0x0" />
            <bit bit_low="21" bit_high="21" name="PchStrap16_reserved_0x40_21_21" label="reserved_0x40_21_21" ui_params="{'read_only': 'true', 'visible': 'false'}" value="0x0" />
            <bit bit_low="22" bit_high="22" name="PchStrap16_reserved_0x40_22_22" label="reserved_0x40_22_22" ui_params="{'read_only': 'true', 'visible': 'false'}" value="0x0" />
            <bit bit_low="23" bit_high="23" name="PchStrap16_reserved_0x40_23_23" label="reserved_0x40_23_23" ui_params="{'read_only': 'true', 'visible': 'false'}" value="0x0" />
            <bit bit_low="24" bit_high="24" name="PchStrap16_reserved_0x40_24_24" label="reserved_0x40_24_24" ui_params="{'read_only': 'true', 'visible': 'false'}" value="0x0" />
            <bit bit_low="25" bit_high="25" name="PchStrap16_reserved_0x40_25_25" label="reserved_0x40_25_25" ui_params="{'read_only': 'true', 'visible': 'false'}" value="0x0" />
            <bit bit_low="26" bit_high="31" name="PchStrap16_reserved_0x40_31_26" label="reserved_0x40_31_26" ui_params="{'read_only': 'true', 'visible': 'false'}" value="0x0" />
          </bit_register>
        </group>
        <group name="PchStrap17_gui_group" label="PCH Strap 17">
          <bit_register name="PchStrap17" label="PCH Strap 17" size="4" value="0x0">
            <bit bit_low="0" bit_high="0" name="PchStrap17_reserved_0x44_0_0" label="reserved_0x44_0_0" ui_params="{'read_only': 'true', 'visible': 'false'}" value="0x0" />
            <bit bit_low="1" bit_high="1" name="PchStrap17_reserved_0x44_1_1" label="reserved_0x44_1_1" ui_params="{'read_only': 'true', 'visible': 'false'}" value="0x0" />
            <bit bit_low="2" bit_high="2" name="PchStrap17_reserved_0x44_2_2" label="reserved_0x44_2_2" ui_params="{'read_only': 'true', 'visible': 'false'}" value="0x0" />
            <bit bit_low="3" bit_high="3" name="PchStrap17_reserved_0x44_3_3" label="reserved_0x44_3_3" ui_params="{'read_only': 'true', 'visible': 'false'}" value="0x0" />
            <bit bit_low="4" bit_high="4" name="PchStrap17_reserved_0x44_4_4" label="reserved_0x44_4_4" ui_params="{'read_only': 'true', 'visible': 'false'}" value="0x0" />
            <bit bit_low="5" bit_high="5" name="PchStrap17_reserved_0x44_5_5" label="reserved_0x44_5_5" ui_params="{'read_only': 'true', 'visible': 'false'}" value="0x0" />
            <bit bit_low="6" bit_high="6" name="PchStrap17_reserved_0x44_6_6" label="reserved_0x44_6_6" ui_params="{'read_only': 'true', 'visible': 'false'}" value="0x0" />
            <bit bit_low="7" bit_high="7" name="PchStrap17_reserved_0x44_7_7" label="reserved_0x44_7_7" ui_params="{'read_only': 'true', 'visible': 'false'}" value="0x0" />
            <bit bit_low="8" bit_high="8" name="PchStrap17_reserved_0x44_8_8" label="reserved_0x44_8_8" ui_params="{'read_only': 'true', 'visible': 'false'}" value="0x0" />
            <bit bit_low="9" bit_high="9" name="PchStrap17_reserved_0x44_9_9" label="reserved_0x44_9_9" ui_params="{'read_only': 'true', 'visible': 'false'}" value="0x0" />
            <bit bit_low="10" bit_high="15" name="PchStrap17_reserved_0x44_15_10" label="reserved_0x44_15_10" ui_params="{'read_only': 'true', 'visible': 'false'}" value="0x0" />
            <bit bit_low="16" bit_high="16" name="PchStrap17_reserved_0x44_16_16" label="reserved_0x44_16_16" ui_params="{'read_only': 'true', 'visible': 'false'}" value="0x0" />
            <bit bit_low="17" bit_high="17" name="PchStrap17_reserved_0x44_17_17" label="reserved_0x44_17_17" ui_params="{'read_only': 'true', 'visible': 'false'}" value="0x0" />
            <bit bit_low="18" bit_high="18" name="PchStrap17_reserved_0x44_18_18" label="reserved_0x44_18_18" ui_params="{'read_only': 'true', 'visible': 'false'}" value="0x0" />
            <bit bit_low="19" bit_high="19" name="PchStrap17_reserved_0x44_19_19" label="reserved_0x44_19_19" ui_params="{'read_only': 'true', 'visible': 'false'}" value="0x0" />
            <bit bit_low="20" bit_high="20" name="PchStrap17_reserved_0x44_20_20" label="reserved_0x44_20_20" ui_params="{'read_only': 'true', 'visible': 'false'}" value="0x0" />
            <bit bit_low="21" bit_high="21" name="PchStrap17_reserved_0x44_21_21" label="reserved_0x44_21_21" ui_params="{'read_only': 'true', 'visible': 'false'}" value="0x0" />
            <bit bit_low="22" bit_high="22" name="PchStrap17_reserved_0x44_22_22" label="reserved_0x44_22_22" ui_params="{'read_only': 'true', 'visible': 'false'}" value="0x0" />
            <bit bit_low="23" bit_high="23" name="PchStrap17_reserved_0x44_23_23" label="reserved_0x44_23_23" ui_params="{'read_only': 'true', 'visible': 'false'}" value="0x0" />
            <bit bit_low="24" bit_high="24" name="PchStrap17_reserved_0x44_24_24" label="reserved_0x44_24_24" ui_params="{'read_only': 'true', 'visible': 'false'}" value="0x0" />
            <bit bit_low="25" bit_high="25" name="PchStrap17_reserved_0x44_25_25" label="reserved_0x44_25_25" ui_params="{'read_only': 'true', 'visible': 'false'}" value="0x0" />
            <bit bit_low="26" bit_high="31" name="PchStrap17_reserved_0x44_31_26" label="reserved_0x44_31_26" ui_params="{'read_only': 'true', 'visible': 'false'}" value="0x0" />
          </bit_register>
        </group>
        <group name="PchStrap18_gui_group" label="PCH Strap 18">
          <bit_register name="PchStrap18" label="PCH Strap 18" size="4" value="0x22222222">
            <bit bit_low="0" bit_high="3" name="PchStrap18_reserved_0x48_3_0" label="reserved_0x48_3_0" ui_params="{'read_only': 'true', 'visible': 'false'}" value="0x2" />
            <bit bit_low="4" bit_high="7" name="PchStrap18_reserved_0x48_7_4" label="reserved_0x48_7_4" ui_params="{'read_only': 'true', 'visible': 'false'}" value="0x2" />
            <bit bit_low="8" bit_high="11" name="PchStrap18_reserved_0x48_11_8" label="reserved_0x48_11_8" ui_params="{'read_only': 'true', 'visible': 'false'}" value="0x2" />
            <bit bit_low="12" bit_high="15" name="PchStrap18_reserved_0x48_15_12" label="reserved_0x48_15_12" ui_params="{'read_only': 'true', 'visible': 'false'}" value="0x2" />
            <bit bit_low="16" bit_high="19" name="PchStrap18_reserved_0x48_19_16" label="reserved_0x48_19_16" ui_params="{'read_only': 'true', 'visible': 'false'}" value="0x2" />
            <bit bit_low="20" bit_high="23" name="PchStrap18_reserved_0x48_23_20" label="reserved_0x48_23_20" ui_params="{'read_only': 'true', 'visible': 'false'}" value="0x2" />
            <bit bit_low="24" bit_high="27" name="PchStrap18_reserved_0x48_27_24" label="reserved_0x48_27_24" ui_params="{'read_only': 'true', 'visible': 'false'}" value="0x2" />
            <bit bit_low="28" bit_high="31" name="PchStrap18_reserved_0x48_31_28" label="reserved_0x48_31_28" ui_params="{'read_only': 'true', 'visible': 'false'}" value="0x2" />
          </bit_register>
        </group>
        <group name="PchStrap19_gui_group" label="PCH Strap 19">
          <bit_register name="PchStrap19" label="PCH Strap 19" size="4" value="0x22222222">
            <bit bit_low="0" bit_high="3" name="PchStrap19_reserved_0x4c_3_0" label="reserved_0x4c_3_0" ui_params="{'read_only': 'true', 'visible': 'false'}" value="0x2" />
            <bit bit_low="4" bit_high="7" name="PchStrap19_reserved_0x4c_7_4" label="reserved_0x4c_7_4" ui_params="{'read_only': 'true', 'visible': 'false'}" value="0x2" />
            <bit bit_low="8" bit_high="11" name="PchStrap19_reserved_0x4c_11_8" label="reserved_0x4c_11_8" ui_params="{'read_only': 'true', 'visible': 'false'}" value="0x2" />
            <bit bit_low="12" bit_high="15" name="PchStrap19_reserved_0x4c_15_12" label="reserved_0x4c_15_12" ui_params="{'read_only': 'true', 'visible': 'false'}" value="0x2" />
            <bit bit_low="16" bit_high="19" name="PchStrap19_reserved_0x4c_19_16" label="reserved_0x4c_19_16" ui_params="{'read_only': 'true', 'visible': 'false'}" value="0x2" />
            <bit bit_low="20" bit_high="23" name="PchStrap19_reserved_0x4c_23_20" label="reserved_0x4c_23_20" ui_params="{'read_only': 'true', 'visible': 'false'}" value="0x2" />
            <bit bit_low="24" bit_high="27" name="PchStrap19_reserved_0x4c_27_24" label="reserved_0x4c_27_24" ui_params="{'read_only': 'true', 'visible': 'false'}" value="0x2" />
            <bit bit_low="28" bit_high="31" name="PchStrap19_reserved_0x4c_31_28" label="reserved_0x4c_31_28" ui_params="{'read_only': 'true', 'visible': 'false'}" value="0x2" />
          </bit_register>
        </group>
        <group name="PchStrap20_gui_group" label="PCH Strap 20">
          <bit_register name="PchStrap20" label="PCH Strap 20" size="4" value="0x22222222">
            <bit bit_low="0" bit_high="3" name="PchStrap20_reserved_0x50_3_0" label="reserved_0x50_3_0" ui_params="{'read_only': 'true', 'visible': 'false'}" value="0x2" />
            <bit bit_low="4" bit_high="7" name="PchStrap20_reserved_0x50_7_4" label="reserved_0x50_7_4" ui_params="{'read_only': 'true', 'visible': 'false'}" value="0x2" />
            <bit bit_low="8" bit_high="11" name="PchStrap20_reserved_0x50_11_8" label="reserved_0x50_11_8" ui_params="{'read_only': 'true', 'visible': 'false'}" value="0x2" />
            <bit bit_low="12" bit_high="15" name="PchStrap20_reserved_0x50_15_12" label="reserved_0x50_15_12" ui_params="{'read_only': 'true', 'visible': 'false'}" value="0x2" />
            <bit bit_low="16" bit_high="19" name="PchStrap20_reserved_0x50_19_16" label="reserved_0x50_19_16" ui_params="{'read_only': 'true', 'visible': 'false'}" value="0x2" />
            <bit bit_low="20" bit_high="23" name="PchStrap20_reserved_0x50_23_20" label="reserved_0x50_23_20" ui_params="{'read_only': 'true', 'visible': 'false'}" value="0x2" />
            <bit bit_low="24" bit_high="27" name="PchStrap20_reserved_0x50_27_24" label="reserved_0x50_27_24" ui_params="{'read_only': 'true', 'visible': 'false'}" value="0x2" />
            <bit bit_low="28" bit_high="31" name="PchStrap20_reserved_0x50_31_28" label="reserved_0x50_31_28" ui_params="{'read_only': 'true', 'visible': 'false'}" value="0x2" />
          </bit_register>
        </group>
        <group name="PchStrap21_gui_group" label="PCH Strap 21">
          <bit_register name="PchStrap21" label="PCH Strap 21" size="4" value="0x22">
            <bit bit_low="0" bit_high="3" name="PchStrap21_reserved_0x54_3_0" label="reserved_0x54_3_0" ui_params="{'read_only': 'true', 'visible': 'false'}" value="0x2" />
            <bit bit_low="4" bit_high="7" name="PchStrap21_reserved_0x54_7_4" label="reserved_0x54_7_4" ui_params="{'read_only': 'true', 'visible': 'false'}" value="0x2" />
            <bit bit_low="8" bit_high="8" name="PchStrap21_reserved_0x54_8_8" label="reserved_0x54_8_8" ui_params="{'read_only': 'true', 'visible': 'false'}" value="0x0" />
            <bit bit_low="9" bit_high="9" name="PchStrap21_reserved_0x54_9_9" label="reserved_0x54_9_9" ui_params="{'read_only': 'true', 'visible': 'false'}" value="0x0" />
            <bit bit_low="10" bit_high="10" name="PchStrap21_reserved_0x54_10_10" label="reserved_0x54_10_10" ui_params="{'read_only': 'true', 'visible': 'false'}" value="0x0" />
            <bit bit_low="11" bit_high="12" name="PchStrap21_reserved_0x54_12_11" label="reserved_0x54_12_11" ui_params="{'read_only': 'true', 'visible': 'false'}" value="0x0" />
            <bit bit_low="13" bit_high="31" name="PchStrap21_reserved_0x54_31_13" label="reserved_0x54_31_13" ui_params="{'read_only': 'true', 'visible': 'false'}" value="0x0" />
          </bit_register>
        </group>
        <group name="PchStrap22_gui_group" label="PCH Strap 22">
          <bit_register name="PchStrap22" label="PCH Strap 22" size="4" value="0x0">
            <bit bit_low="0" bit_high="0" name="PchStrap22_reserved_0x58_0_0" label="reserved_0x58_0_0" ui_params="{'read_only': 'true', 'visible': 'false'}" value="0x0" />
            <bit bit_low="1" bit_high="1" name="PchStrap22_reserved_0x58_1_1" label="reserved_0x58_1_1" ui_params="{'read_only': 'true', 'visible': 'false'}" value="0x0" />
            <bit bit_low="2" bit_high="31" name="PchStrap22_reserved_0x58_31_2" label="reserved_0x58_31_2" ui_params="{'read_only': 'true', 'visible': 'false'}" value="0x0" />
          </bit_register>
        </group>
        <group name="PchStrap23_gui_group" label="PCH Strap 23">
          <bit_register name="PchStrap23" label="PCH Strap 23" size="4" value="0xa060000">
            <bit bit_low="0" bit_high="15" name="PchStrap23_DMIRequesterID" label="DMI Requester ID" ui_params="{'read_only': 'false', 'description':'If enabled, the flash controller checks that the Requester ID field of an incoming transaction on host root space matches this field. If the match fails the flash controller blocks access to Host/BIOS registers and direct reads. This field is only applicable for platforms that contain multiple processor sockets (each having a different RequesterID) If multiple processors need to access Serial Flash then this field would need to set to 1b. Platforms that have a single processor socket clear to 0b.No Requester ID checking is done on accesses from DMI.'}" value="0x0" />
            <bit bit_low="16" bit_high="23" name="PchStrap23_reserved_0x5c_23_16" label="reserved_0x5c_23_16" ui_params="{'read_only': 'true', 'visible': 'false'}" value="0x6" />
            <bit bit_low="24" bit_high="31" name="PchStrap23_reserved_0x5c_31_24" label="reserved_0x5c_31_24" ui_params="{'read_only': 'true', 'visible': 'false'}" value="0xa" />
          </bit_register>
        </group>
        <group name="PchStrap24_gui_group" label="PCH Strap 24">
          <bit_register name="PchStrap24" label="PCH Strap 24" size="4" value="0xf80200cf">
            <bit bit_low="0" bit_high="0" name="PchStrap24_reserved_0x60_0_0" label="reserved_0x60_0_0" ui_params="{'read_only': 'true', 'visible': 'false'}" value="0x1" />
            <bit bit_low="1" bit_high="1" name="PchStrap24_reserved_0x60_1_1" label="reserved_0x60_1_1" ui_params="{'read_only': 'true', 'visible': 'false'}" value="0x1" />
            <bit bit_low="2" bit_high="2" name="PchStrap24_reserved_0x60_2_2" label="reserved_0x60_2_2" ui_params="{'read_only': 'true', 'visible': 'false'}" value="0x1" />
            <bit bit_low="3" bit_high="3" name="PchStrap24_reserved_0x60_3_3" label="reserved_0x60_3_3" ui_params="{'read_only': 'true', 'visible': 'false'}" value="0x1" />
            <bit bit_low="4" bit_high="6" name="PchStrap24_TopSwapBlockSize" label="Top Swap Block Size" ui_params="{'read_only': 'false', 'description':'This soft strap only applies when booting from SPI. \nNote No bits are inverted if a RSVD encoding is programmed.'}" params="{'value_list':{'64KB - Invert A16 if Top Swap is Enabled(Default)':'0x0','128KB - Invert A17 if Top Swap is Enabled':'0x1','256KB - Invert A18 if Top Swap is Enabled':'0x2','512KB - Invert A19 if Top Swap is Enabled':'0x3','1MB - Invert A20 if Top Swap is Enabled':'0x4','RSVD1':'0x5','RSVD2':'0x6','RSVD3':'0x7'} }" value="0x4" />
            <bit bit_low="7" bit_high="7" name="PchStrap24_DMIRequesterIDEnabled" label="DMI RequesterID Enabled" ui_params="{'read_only': 'false', 'description':'The primary purpose of this strap is to support server environments with multiple CPU\'s that each have a different RequesterID that can each access the Flash.\nNote: This strap performs the same function on platforms using OPI instead of DMI for the link between CPU and PCH.'}" params="{'value_list':{'DMI/OPI RequesterID Security Checks are Enabled':'0x0','DMI/OPI RequesterID Security Checks are Disabled. No Requester ID checking is done on accesses from DMI':'0x1'} }" value="0x1" />
            <bit bit_low="8" bit_high="8" name="PchStrap24_reserved_0x60_8_8" label="reserved_0x60_8_8" ui_params="{'read_only': 'true', 'visible': 'false'}" value="0x0" />
            <bit bit_low="9" bit_high="9" name="PchStrap24_reserved_0x60_9_9" label="reserved_0x60_9_9" ui_params="{'read_only': 'true', 'visible': 'false'}" value="0x0" />
            <bit bit_low="10" bit_high="10" name="PchStrap24_reserved_0x60_10_10" label="reserved_0x60_10_10" ui_params="{'read_only': 'true', 'visible': 'false'}" value="0x0" />
            <bit bit_low="11" bit_high="11" name="PchStrap24_reserved_0x60_11_11" label="reserved_0x60_11_11" ui_params="{'read_only': 'true', 'visible': 'false'}" value="0x0" />
            <bit bit_low="12" bit_high="12" name="PchStrap24_reserved_0x60_12_12" label="reserved_0x60_12_12" ui_params="{'read_only': 'true', 'visible': 'false'}" value="0x0" />
            <bit bit_low="13" bit_high="13" name="PchStrap24_reserved_0x60_13_13" label="reserved_0x60_13_13" ui_params="{'read_only': 'true', 'visible': 'false'}" value="0x0" />
            <bit bit_low="14" bit_high="14" name="PchStrap24_reserved_0x60_14_14" label="reserved_0x60_14_14" ui_params="{'read_only': 'true', 'visible': 'false'}" value="0x0" />
            <bit bit_low="15" bit_high="15" name="PchStrap24_reserved_0x60_15_15" label="reserved_0x60_15_15" ui_params="{'read_only': 'true', 'visible': 'false'}" value="0x0" />
            <bit bit_low="16" bit_high="16" name="PchStrap24_reserved_0x60_16_16" label="reserved_0x60_16_16" ui_params="{'read_only': 'true', 'visible': 'false'}" value="0x0" />
            <bit bit_low="17" bit_high="19" name="PchStrap24_reserved_0x60_19_17" label="reserved_0x60_19_17" ui_params="{'read_only': 'true', 'visible': 'false'}" value="0x1" />
            <bit bit_low="20" bit_high="22" name="PchStrap24_reserved_0x60_22_20" label="reserved_0x60_22_20" ui_params="{'read_only': 'true', 'visible': 'false'}" value="0x0" />
            <bit bit_low="23" bit_high="23" name="PchStrap24_reserved_0x60_23_23" label="reserved_0x60_23_23" ui_params="{'read_only': 'true', 'visible': 'false'}" value="0x0" />
            <bit bit_low="24" bit_high="24" name="PchStrap24_reserved_0x60_24_24" label="reserved_0x60_24_24" ui_params="{'read_only': 'true', 'visible': 'false'}" value="0x0" />
            <bit bit_low="25" bit_high="27" name="PchStrap24_reserved_0x60_27_25" label="reserved_0x60_27_25" ui_params="{'read_only': 'true', 'visible': 'false'}" value="0x4" />
            <bit bit_low="28" bit_high="28" name="PchStrap24_reserved_0x60_28_28" label="reserved_0x60_28_28" ui_params="{'read_only': 'true', 'visible': 'false'}" value="0x1" />
            <bit bit_low="29" bit_high="29" name="PchStrap24_reserved_0x60_29_29" label="reserved_0x60_29_29" ui_params="{'read_only': 'true', 'visible': 'false'}" value="0x1" />
            <bit bit_low="30" bit_high="31" name="PchStrap24_reserved_0x60_31_30" label="reserved_0x60_31_30" ui_params="{'read_only': 'true', 'visible': 'false'}" value="0x3" />
          </bit_register>
        </group>
        <group name="PchStrap25_gui_group" label="PCH Strap 25">
          <bit_register name="PchStrap25" label="PCH Strap 25" size="4" value="0x6010665">
            <bit bit_low="0" bit_high="3" name="PchStrap25_reserved_0x64_3_0" label="reserved_0x64_3_0" ui_params="{'read_only': 'true', 'visible': 'false'}" value="0x5" />
            <bit bit_low="4" bit_high="6" name="PchStrap25_reserved_0x64_6_4" label="reserved_0x64_6_4" ui_params="{'read_only': 'true', 'visible': 'false'}" value="0x6" />
            <bit bit_low="7" bit_high="7" name="PchStrap25_reserved_0x64_7_7" label="reserved_0x64_7_7" ui_params="{'read_only': 'true', 'visible': 'false'}" value="0x0" />
            <bit bit_low="8" bit_high="10" name="PchStrap25_reserved_0x64_10_8" label="reserved_0x64_10_8" ui_params="{'read_only': 'true', 'visible': 'false'}" value="0x6" />
            <bit bit_low="11" bit_high="13" name="PchStrap25_reserved_0x64_13_11" label="reserved_0x64_13_11" ui_params="{'read_only': 'true', 'visible': 'false'}" value="0x0" />
            <bit bit_low="14" bit_high="14" name="PchStrap25_reserved_0x64_14_14" label="reserved_0x64_14_14" ui_params="{'read_only': 'true', 'visible': 'false'}" value="0x0" />
            <bit bit_low="15" bit_high="15" name="PchStrap25_reserved_0x64_15_15" label="reserved_0x64_15_15" ui_params="{'read_only': 'true', 'visible': 'false'}" value="0x0" />
            <bit bit_low="16" bit_high="23" name="PchStrap25_reserved_0x64_23_16" label="reserved_0x64_23_16" ui_params="{'read_only': 'true', 'visible': 'false'}" value="0x1" />
            <bit bit_low="24" bit_high="26" name="PchStrap25_reserved_0x64_26_24" label="reserved_0x64_26_24" ui_params="{'read_only': 'true', 'visible': 'false'}" value="0x6" />
            <bit bit_low="27" bit_high="27" name="PchStrap25_reserved_0x64_27_27" label="reserved_0x64_27_27" ui_params="{'read_only': 'true', 'visible': 'false'}" value="0x0" />
            <bit bit_low="28" bit_high="28" name="PchStrap25_reserved_0x64_28_28" label="reserved_0x64_28_28" ui_params="{'read_only': 'true', 'visible': 'false'}" value="0x0" />
            <bit bit_low="29" bit_high="29" name="PchStrap25_reserved_0x64_29_29" label="reserved_0x64_29_29" ui_params="{'read_only': 'true', 'visible': 'false'}" value="0x0" />
            <bit bit_low="30" bit_high="31" name="PchStrap25_reserved_0x64_31_30" label="reserved_0x64_31_30" ui_params="{'read_only': 'true', 'visible': 'false'}" value="0x0" />
          </bit_register>
        </group>
        <group name="PchStrap26_gui_group" label="PCH Strap 26">
          <bit_register name="PchStrap26" label="PCH Strap 26" size="4" value="0x0">
            <bit bit_low="0" bit_high="31" name="PchStrap26_reserved_0x68_31_0" label="reserved_0x68_31_0" ui_params="{'read_only': 'true', 'visible': 'false'}" value="0x0" />
          </bit_register>
        </group>
        <group name="PchStrap27_gui_group" label="PCH Strap 27">
          <bit_register name="PchStrap27" label="PCH Strap 27" size="4" value="0x600304">
            <bit bit_low="0" bit_high="0" name="PchStrap27_reserved_0x6c_0_0" label="reserved_0x6c_0_0" ui_params="{'read_only': 'true', 'visible': 'false'}" value="0x0" />
            <bit bit_low="1" bit_high="1" name="PchStrap27_reserved_0x6c_1_1" label="reserved_0x6c_1_1" ui_params="{'read_only': 'true', 'visible': 'false'}" value="0x0" />
            <bit bit_low="2" bit_high="2" name="PchStrap27_reserved_0x6c_2_2" label="reserved_0x6c_2_2" ui_params="{'read_only': 'true', 'visible': 'false'}" value="0x1" />
            <bit bit_low="3" bit_high="5" name="PchStrap27_eSPIECBusFrequency" label="eSPI / EC Bus Frequency" ui_params="{'read_only': 'false', 'description':'For Slave 0 (EC/BMC): Maximum frequency of the eSPI bus that is supported by the eSPI Master and platform configuration (trace length, number of Slaves, etc.)'}" params="{'value_list':{'20 MHz':'0x0','25 MHz':'0x1','33 MHz':'0x2','50 MHz':'0x3','RSVD1':'0x4','RSVD2':'0x5','RSVD3':'0x6','RSVD4':'0x7'} }" value="0x0" />
            <bit bit_low="6" bit_high="6" name="PchStrap27_EnableeSPItoGPIOVWcommunication" label="Enable eSPI to GPIO VW communication" ui_params="{'read_only': 'false', 'description':'Valid for both slaves\n1\'b0: ESPI to GPIO VW communication is enabled\n1\'b1: ESPI to GPIO VW communication is disabled'}" params="{'value_list':{'Enabled':'0x0','Disabled':'0x1'} }" value="0x0" />
            <bit bit_low="7" bit_high="7" name="PchStrap27_reserved_0x6c_7_7" label="reserved_0x6c_7_7" ui_params="{'read_only': 'true', 'visible': 'false'}" value="0x0" />
            <bit bit_low="8" bit_high="8" name="PchStrap27_eSPIECCRCCheckEnabled" label="eSPI / EC CRC Check Enabled" ui_params="{'read_only': 'false', 'description':'For Slave 0 (EC/BMC):CRC Enable'}" params="{'value_list':{'CRC checking Enabled':'0x0','CRC checking Disabled':'0x1'} }" value="0x1" />
            <bit bit_low="9" bit_high="9" name="PchStrap27_reserved_0x6c_9_9" label="reserved_0x6c_9_9" ui_params="{'read_only': 'true', 'visible': 'false'}" value="0x1" />
            <bit bit_low="10" bit_high="11" name="PchStrap27_eSPIECMaximumIOMode" label="eSPI / EC Maximum I/O Mode" ui_params="{'read_only': 'false', 'description':'For Slave 0 (EC/BMC):Maximum IO Mode (Single/Dual/Quad) of the eSPI bus\nThe actual IO Mode of the eSPI bus will be the minimum of this field and the Slave\'s maximum IO Mode advertised in its General Capabilities register.'}" params="{'value_list':{'Single IO Mode':'0x0','Single and Dual IO Mode':'0x1','Single and Quad IO Mode':'0x2','Single, Dual and Quad I/O':'0x3'} }" value="0x0" />
            <bit bit_low="12" bit_high="12" name="PchStrap27_Slave12ndeSPIdeviceEnable" label="Slave 1 (2nd eSPI device) Enable" ui_params="{'read_only': 'false'}" params="{'value_list':{'CS1# (Slave 1) Disabled':'0x0','CS1# (Slave 1) Enabled':'0x1'} }" value="0x0" />
            <bit bit_low="13" bit_high="15" name="PchStrap27_eSPIECSlaveDeviceMaxVirtualWireChannels" label="eSPI / EC Slave Device Max Virtual Wire Channels" ui_params="{'read_only': 'false', 'description':'For Slave 1: eSPI / EC Slave Device Max Virtual Wire Channels\nHW max is 8, but soft-strap can force it down for debug or otherwise.'}" params="{'value_list':{'8':'0x0','RSVD1':'0x1','RSVD2':'0x2','RSVD3':'0x3','RSVD4':'0x4','RSVD5':'0x5','RSVD6':'0x6','RSVD7':'0x7'} }" value="0x0" />
            <bit bit_low="16" bit_high="18" name="PchStrap27_eSPIECSlave1DeviceBusFrequency" label="eSPI / EC Slave 1 Device Bus Frequency" ui_params="{'read_only': 'false', 'description':'For Slave 1: Indicates the maximum frequency of the eSPI bus that is supported by the eSPI Master and platform configuration'}" params="{'value_list':{'20 MHz':'0x0','25 MHz':'0x1','33 MHz':'0x2','50 MHz':'0x3','RSVD1':'0x4','RSVD2':'0x5','RSVD3':'0x6','RSVD4':'0x7'} }" value="0x0" />
            <bit bit_low="19" bit_high="20" name="PchStrap27_eSPIECSlaveDeviceMaximumIOMode" label="eSPI / EC Slave Device Maximum I/O Mode" ui_params="{'read_only': 'false', 'description':'For Slave 1: Indicates the maximum IO Mode (Single/Dual/Quad) of the eSPI bus.\nThe actual IO Mode of the eSPI bus will be the minimum of this field and the Slave\'s maximum IO Mode advertised in its General Capabilities register.'}" params="{'value_list':{'Single IO Mode':'0x0','Single and Dual IO Mode':'0x1','Single and Quad IO Mode':'0x2','Single, Dual and Quad I/O':'0x3'} }" value="0x0" />
            <bit bit_low="21" bit_high="21" name="PchStrap27_eSPIECSlaveDeviceCRCCheckEnabled" label="eSPI / EC Slave Device CRC Check Enabled" ui_params="{'read_only': 'false'}" params="{'value_list':{'CRC checking is Enabled':'0x0','CRC checking is Disabled':'0x1'} }" value="0x1" />
            <bit bit_low="22" bit_high="22" name="PchStrap27_reserved_0x6c_22_22" label="reserved_0x6c_22_22" ui_params="{'read_only': 'true', 'visible': 'false'}" value="0x1" />
            <bit bit_low="23" bit_high="23" name="PchStrap27_ForSlave1VMchannelenable" label="For Slave 1: VM channel enable" ui_params="{'read_only': 'false'}" params="{'value_list':{'VW channel Enabled if Slave 1 support':'0x0','VW channel force Disabled':'0x1'} }" value="0x0" />
            <bit bit_low="24" bit_high="24" name="PchStrap27_ForSlave1ECBMCLPCchannelenable" label="For Slave 1 (EC/BMC): LPC channel enable" ui_params="{'read_only': 'false'}" params="{'value_list':{'Peripheral/LPC channel Enabled if EC (Slave1) supports it':'0x0','Peripheral/LPC channel force Disabled':'0x1'} }" value="0x0" />
            <bit bit_low="25" bit_high="25" name="PchStrap27_ForSlave1ECBMCOOBchannelenable" label="For Slave 1 (EC/BMC): OOB channel enable" ui_params="{'read_only': 'false'}" params="{'value_list':{'OOB channel Enabled if EC (Slave1) supports it':'0x0','OOB channel force Disabled':'0x1'} }" value="0x0" />
            <bit bit_low="26" bit_high="28" name="PchStrap27_reserved_0x6c_28_26" label="reserved_0x6c_28_26" ui_params="{'read_only': 'true', 'visible': 'false'}" value="0x0" />
            <bit bit_low="29" bit_high="31" name="PchStrap27_reserved_0x6c_31_29" label="reserved_0x6c_31_29" ui_params="{'read_only': 'true', 'visible': 'false'}" value="0x0" />
          </bit_register>
        </group>
        <group name="PchStrap28_gui_group" label="PCH Strap 28">
          <bit_register name="PchStrap28" label="PCH Strap 28" size="4" value="0x80500000">
            <bit bit_low="0" bit_high="0" name="PchStrap28_reserved_0x70_0_0" label="reserved_0x70_0_0" ui_params="{'read_only': 'true', 'visible': 'false'}" value="0x0" />
            <bit bit_low="1" bit_high="1" name="PchStrap28_reserved_0x70_1_1" label="reserved_0x70_1_1" ui_params="{'read_only': 'true', 'visible': 'false'}" value="0x0" />
            <bit bit_low="2" bit_high="3" name="PchStrap28_reserved_0x70_3_2" label="reserved_0x70_3_2" ui_params="{'read_only': 'true', 'visible': 'false'}" value="0x0" />
            <bit bit_low="4" bit_high="4" name="PchStrap28_reserved_0x70_4_4" label="reserved_0x70_4_4" ui_params="{'read_only': 'true', 'visible': 'false'}" value="0x0" />
            <bit bit_low="5" bit_high="5" name="PchStrap28_reserved_0x70_5_5" label="reserved_0x70_5_5" ui_params="{'read_only': 'true', 'visible': 'false'}" value="0x0" />
            <bit bit_low="6" bit_high="6" name="PchStrap28_reserved_0x70_6_6" label="reserved_0x70_6_6" ui_params="{'read_only': 'true', 'visible': 'false'}" value="0x0" />
            <bit bit_low="7" bit_high="7" name="PchStrap28_reserved_0x70_7_7" label="reserved_0x70_7_7" ui_params="{'read_only': 'true', 'visible': 'false'}" value="0x0" />
            <bit bit_low="8" bit_high="8" name="PchStrap28_eSPIECMaxOutstandingRequestsforMasterAttachedFlashChannel" label="eSPI / EC Max Outstanding Requests for Master Attached Flash Channel" ui_params="{'read_only': 'false'}" params="{'value_list':{'Two outstanding request':'0x0','One outstanding request':'0x1'} }" value="0x0" />
            <bit bit_low="9" bit_high="11" name="PchStrap28_reserved_0x70_11_9" label="reserved_0x70_11_9" ui_params="{'read_only': 'true', 'visible': 'false'}" value="0x0" />
            <bit bit_low="12" bit_high="14" name="PchStrap28_reserved_0x70_14_12" label="reserved_0x70_14_12" ui_params="{'read_only': 'true', 'visible': 'false'}" value="0x0" />
            <bit bit_low="15" bit_high="15" name="PchStrap28_reserved_0x70_15_15" label="reserved_0x70_15_15" ui_params="{'read_only': 'true', 'visible': 'false'}" value="0x0" />
            <bit bit_low="16" bit_high="18" name="PchStrap28_reserved_0x70_18_16" label="reserved_0x70_18_16" ui_params="{'read_only': 'true', 'visible': 'false'}" value="0x0" />
            <bit bit_low="19" bit_high="19" name="PchStrap28_reserved_0x70_19_19" label="reserved_0x70_19_19" ui_params="{'read_only': 'true', 'visible': 'false'}" value="0x0" />
            <bit bit_low="20" bit_high="21" name="PchStrap28_reserved_0x70_21_20" label="reserved_0x70_21_20" ui_params="{'read_only': 'true', 'visible': 'false'}" value="0x1" />
            <bit bit_low="22" bit_high="22" name="PchStrap28_eSPIbuslowfrequencydividerby8modeoverride" label="eSPI bus low frequency (divider by 8) mode override" ui_params="{'read_only': 'false', 'description':'eSPI bus low frequency (divider by 8) mode is set as follows based on'}" params="{'value_list':{'Low frequency test mode enable':'0x0','Low frequency test mode disable':'0x1'} }" value="0x1" />
            <bit bit_low="23" bit_high="23" name="PchStrap28_reserved_0x70_23_23" label="reserved_0x70_23_23" ui_params="{'read_only': 'true', 'visible': 'false'}" value="0x0" />
            <bit bit_low="24" bit_high="26" name="PchStrap28_reserved_0x70_26_24" label="reserved_0x70_26_24" ui_params="{'read_only': 'true', 'visible': 'false'}" value="0x0" />
            <bit bit_low="27" bit_high="27" name="PchStrap28_reserved_0x70_27_27" label="reserved_0x70_27_27" ui_params="{'read_only': 'true', 'visible': 'false'}" value="0x0" />
            <bit bit_low="28" bit_high="28" name="PchStrap28_reserved_0x70_28_28" label="reserved_0x70_28_28" ui_params="{'read_only': 'true', 'visible': 'false'}" value="0x0" />
            <bit bit_low="29" bit_high="29" name="PchStrap28_reserved_0x70_29_29" label="reserved_0x70_29_29" ui_params="{'read_only': 'true', 'visible': 'false'}" value="0x0" />
            <bit bit_low="30" bit_high="30" name="PchStrap28_reserved_0x70_30_30" label="reserved_0x70_30_30" ui_params="{'read_only': 'true', 'visible': 'false'}" value="0x0" />
            <bit bit_low="31" bit_high="31" name="PchStrap28_reserved_0x70_31_31" label="reserved_0x70_31_31" ui_params="{'read_only': 'true', 'visible': 'false'}" value="0x1" />
          </bit_register>
        </group>
        <group name="PchStrap29_gui_group" label="PCH Strap 29">
          <bit_register name="PchStrap29" label="PCH Strap 29" size="4" value="0x0">
            <bit bit_low="0" bit_high="1" name="PchStrap29_SelectConfigurationforSATAPort0" label="Select Configuration for SATA Port 0" ui_params="{'read_only': 'false', 'description':'00 : Statically assigned to SATA0 Port 0\n 01 : Statically assigned to non-SATA &lt;Lane decided by SOC&gt;\n 10 : undefined\n 11 : Assigned based on SATA Port 0 GPIO pin. \'1\' means assigned to SATA Port 0, \'0\' means assigned to non-SATA Port.'}" params="{'value_list':{'Statically assigned to SATA Port 0':'0x0','Statically assigned to non-SATA':'0x1','RSVD':'0x2','Assigned based on SATA Port0 GPIO (GPP_E_6 and GPP_E_7) pin and polarity softstrap':'0x3'} }" value="0x0" />
            <bit bit_low="2" bit_high="3" name="PchStrap29_SelectConfigurationforSATAPort1" label="Select  Configuration for SATA Port 1" ui_params="{'read_only': 'false'}" params="{'value_list':{'Statically assigned to SATA Port 1':'0x0','Statically assigned to non-SATA':'0x1','RSVD':'0x2','Assigned based on SATA Port1 GPIO (GPP_E_6 and GPP_E_7) pin and polarity softstrap':'0x3'} }" value="0x0" />
            <bit bit_low="4" bit_high="5" name="PchStrap29_SelectConfigurationforSATAPort2" label="Select  Configuration for SATA Port 2" ui_params="{'read_only': 'false'}" params="{'value_list':{'Statically assigned to SATA Port 2':'0x0','Statically assigned to non-SATA':'0x1','RSVD':'0x2','Assigned based on SATA Port2 GPIO (GPP_E_6 and GPP_E_7) pin and polarity softstrap':'0x3'} }" value="0x0" />
            <bit bit_low="6" bit_high="7" name="PchStrap29_SelectConfigurationforSATAPort3" label="Select  Configuration for SATA Port 3" ui_params="{'read_only': 'false'}" params="{'value_list':{'Statically assigned to SATA Port 3':'0x0','Statically assigned to non-SATA':'0x1','RSVD':'0x2','Assigned based on SATA Port3 GPIO (GPP_E_6 and GPP_E_7) pin and polarity softstrap':'0x3'} }" value="0x0" />
            <bit bit_low="8" bit_high="9" name="PchStrap29_SelectConfigurationforSATAPort4" label="Select  Configuration for SATA Port 4" ui_params="{'read_only': 'false'}" params="{'value_list':{'Statically assigned to SATA Port 4':'0x0','Statically assigned to non-SATA':'0x1','RSVD':'0x2','Assigned based on SATA Port4 GPIO (GPP_E_4) pin and polarity softstrap':'0x3'} }" value="0x0" />
            <bit bit_low="10" bit_high="11" name="PchStrap29_SelectConfigurationforSATAPort5" label="Select  Configuration for SATA Port 5" ui_params="{'read_only': 'false'}" params="{'value_list':{'Statically assigned to SATA Port 5':'0x0','Statically assigned to non-SATA':'0x1','RSVD':'0x2','Assigned based on SATA Port5 GPIO (GPP_E_4) pin and polarity softstrap':'0x3'} }" value="0x0" />
            <bit bit_low="12" bit_high="13" name="PchStrap29_SelectConfigurationforSATAPort6" label="Select  Configuration for SATA Port 6" ui_params="{'read_only': 'false'}" params="{'value_list':{'Statically assigned to SATA Port 6':'0x0','Statically assigned to non-SATA':'0x1','RSVD':'0x2','Assigned based on SATA Port6 GPIO (GPP_E_5) pin and polarity softstrap':'0x3'} }" value="0x0" />
            <bit bit_low="14" bit_high="15" name="PchStrap29_SelectConfigurationforSATAPort7" label="Select  Configuration for SATA Port 7" ui_params="{'read_only': 'false'}" params="{'value_list':{'Statically assigned to SATA Port 7':'0x0','Statically assigned to non-SATA':'0x1','RSVD':'0x2','Assigned based on SATA Port7 GPIO (GPP_E_5) pin and polarity softstrap':'0x3'} }" value="0x0" />
            <bit bit_low="16" bit_high="16" name="PchStrap29_reserved_0x74_16_16" label="reserved_0x74_16_16" ui_params="{'read_only': 'true', 'visible': 'false'}" value="0x0" />
            <bit bit_low="17" bit_high="17" name="PchStrap29_reserved_0x74_17_17" label="reserved_0x74_17_17" ui_params="{'read_only': 'true', 'visible': 'false'}" value="0x0" />
            <bit bit_low="18" bit_high="18" name="PchStrap29_reserved_0x74_18_18" label="reserved_0x74_18_18" ui_params="{'read_only': 'true', 'visible': 'false'}" value="0x0" />
            <bit bit_low="19" bit_high="19" name="PchStrap29_reserved_0x74_19_19" label="reserved_0x74_19_19" ui_params="{'read_only': 'true', 'visible': 'false'}" value="0x0" />
            <bit bit_low="20" bit_high="20" name="PchStrap29_SelectGPIOpolarityforSATAPort4" label="Select GPIO polarity for SATA Port 4" ui_params="{'read_only': 'false', 'description':'This strap need to be the same value with SATA Port5'}" params="{'value_list':{'When GPP_E_4 is ’0’, PCIe mode is selected, when GPP_E_4 is ’1’, SATA mode is selected.':'0x0','When GPP_E_4 is ’0’, SATA mode is selected, when GPP_E_4 is ’1’, PCIe mode is selected':'0x1'} }" value="0x0" />
            <bit bit_low="21" bit_high="21" name="PchStrap29_SelectGPIOpolarityforSATAPort5" label="Select GPIO polarity for SATA Port 5" ui_params="{'read_only': 'false', 'description':'This strap need to be the same value with SATA Port4'}" params="{'value_list':{'When GPP_E_4 is ’0’, PCIe mode is selected, when GPP_E_4 is ’1’, SATA mode is selected.':'0x0','When GPP_E_4 is ’0’, SATA mode is selected, when GPP_E_4 is ’1’, PCIe mode is selected':'0x1'} }" value="0x0" />
            <bit bit_low="22" bit_high="22" name="PchStrap29_SelectGPIOpolarityforSATAPort6" label="Select GPIO polarity for SATA Port 6" ui_params="{'read_only': 'false', 'description':'This strap need to be the same value with SATA Port7'}" params="{'value_list':{'When GPP_E_5 is ’0’, PCIe mode is selected, when GPP_E_5 is ’1’, SATA mode is selected.':'0x0','When GPP_E_5 is ’0’, SATA mode is selected, when GPP_E_5 is ’1’, PCIe mode is selected':'0x1'} }" value="0x0" />
            <bit bit_low="23" bit_high="23" name="PchStrap29_SelectGPIOpolarityforSATAPort7" label="Select GPIO polarity for SATA Port 7" ui_params="{'read_only': 'false', 'description':'This strap need to be the same value with SATA Port6'}" params="{'value_list':{'When GPP_E_5 is ’0’, PCIe mode is selected, when GPP_E_5 is ’1’, SATA mode is selected.':'0x0','When GPP_E_5 is ’0’, SATA mode is selected, when GPP_E_5 is ’1’, PCIe mode is selected':'0x1'} }" value="0x0" />
            <bit bit_low="24" bit_high="31" name="PchStrap29_reserved_0x74_31_24" label="reserved_0x74_31_24" ui_params="{'read_only': 'true', 'visible': 'false'}" value="0x0" />
          </bit_register>
        </group>
        <group name="PchStrap30_gui_group" label="PCH Strap 30">
          <bit_register name="PchStrap30" label="PCH Strap 30" size="4" value="0x407555">
            <bit bit_low="0" bit_high="1" name="PchStrap30_SelectConfigurationforSATAPort8" label="Select Configuration for SATA Port 8" ui_params="{'read_only': 'false', 'description':'00 : Statically assigned to SATA1 Port 0\n 01 : Statically assigned to non-SATA &lt;Lane decided by SOC&gt;\n 10 : undefined\n 11 : Assigned based on SATA Port 8 GPIO pin. \'1\' means assigned to SATA Port 8, \'0\' means assigned to non-SATA Port.'}" params="{'value_list':{'Statically assigned to SATA Port 8':'0x0','Statically assigned to non-SATA':'0x1','RSVD':'0x2','Assigned based on SATA Port8 GPIO pin and polarity softstrap':'0x3'} }" value="0x1" />
            <bit bit_low="2" bit_high="3" name="PchStrap30_SelectConfigurationforSATAPort9" label="Select  Configuration for SATA Port 9" ui_params="{'read_only': 'false'}" params="{'value_list':{'Statically assigned to SATA Port 9':'0x0','Statically assigned to non-SATA':'0x1','RSVD':'0x2','Assigned based on SATA Port9 GPIO pin and polarity softstrap':'0x3'} }" value="0x1" />
            <bit bit_low="4" bit_high="5" name="PchStrap30_SelectConfigurationforSATAPort10" label="Select  Configuration for SATA Port 10" ui_params="{'read_only': 'false'}" params="{'value_list':{'Statically assigned to SATA Port 10':'0x0','Statically assigned to non-SATA':'0x1','RSVD':'0x2','Assigned based on SATA Port10 GPIO pin and polarity softstrap':'0x3'} }" value="0x1" />
            <bit bit_low="6" bit_high="7" name="PchStrap30_SelectConfigurationforSATAPort11" label="Select  Configuration for SATA Port 11" ui_params="{'read_only': 'false'}" params="{'value_list':{'Statically assigned to SATA Port 11':'0x0','Statically assigned to non-SATA':'0x1','RSVD':'0x2','Assigned based on SATA Port11 GPIO pin and polarity softstrap':'0x3'} }" value="0x1" />
            <bit bit_low="8" bit_high="9" name="PchStrap30_SelectConfigurationforSATAPort12" label="Select  Configuration for SATA Port 12" ui_params="{'read_only': 'false'}" params="{'value_list':{'Statically assigned to SATA Port 12':'0x0','Statically assigned to non-SATA':'0x1','RSVD':'0x2','Assigned based on SATA Port12 GPIO pin and polarity softstrap':'0x3'} }" value="0x1" />
            <bit bit_low="10" bit_high="11" name="PchStrap30_SelectConfigurationforSATAPort13" label="Select  Configuration for SATA Port 13" ui_params="{'read_only': 'false'}" params="{'value_list':{'Statically assigned to SATA Port 13':'0x0','Statically assigned to non-SATA':'0x1','RSVD':'0x2','Assigned based on SATA Port13 GPIO pin and polarity softstrap':'0x3'} }" value="0x1" />
            <bit bit_low="12" bit_high="13" name="PchStrap30_SelectConfigurationforSATAPort14" label="Select  Configuration for SATA Port 14" ui_params="{'read_only': 'false'}" params="{'value_list':{'Statically assigned to SATA Port 14':'0x0','Statically assigned to non-SATA':'0x1','RSVD':'0x2','Assigned based on SATA Port14 GPIO pin and polarity softstrap':'0x3'} }" value="0x3" />
            <bit bit_low="14" bit_high="15" name="PchStrap30_SelectConfigurationforSATAPort15" label="Select  Configuration for SATA Port 15" ui_params="{'read_only': 'false'}" params="{'value_list':{'Statically assigned to SATA Port 15':'0x0','Statically assigned to non-SATA':'0x1','RSVD':'0x2','Assigned based on SATA Port15 GPIO pin and polarity softstrap':'0x3'} }" value="0x1" />
            <bit bit_low="16" bit_high="16" name="PchStrap30_SelectGPIOpolarityforSATAPort8" label="Select GPIO polarity for SATA Port 8" ui_params="{'read_only': 'false', 'description':'This strap need to be the same value with SATA Port9'}" params="{'value_list':{'When GPP_E_0 is ’0’, PCIe mode is selected, when GPP_E_0 is ’1’, SATA mode is selected.':'0x0','When GPP_E_0 is ’0’, SATA mode is selected, when GPP_E_0 is ’1’, PCIe mode is selected':'0x1'} }" value="0x0" />
            <bit bit_low="17" bit_high="17" name="PchStrap30_SelectGPIOpolarityforSATAPort9" label="Select GPIO polarity for SATA Port 9" ui_params="{'read_only': 'false', 'description':'This strap need to be the same value with SATA Port8'}" params="{'value_list':{'When GPP_E_0 is ’0’, PCIe mode is selected, when GPP_E_0 is ’1’, SATA mode is selected.':'0x0','When GPP_E_0 is ’0’, SATA mode is selected, when GPP_E_0 is ’1’, PCIe mode is selected':'0x1'} }" value="0x0" />
            <bit bit_low="18" bit_high="18" name="PchStrap30_SelectGPIOpolarityforSATAPort10" label="Select GPIO polarity for SATA Port 10" ui_params="{'read_only': 'false', 'description':'This strap need to be the same value with SATA Port11'}" params="{'value_list':{'When GPP_E_1 is ’0’, PCIe mode is selected, when GPP_E_1 is ’1’, SATA mode is selected.':'0x0','When GPP_E_1 is ’0’, SATA mode is selected, when GPP_E_1 is ’1’, PCIe mode is selected':'0x1'} }" value="0x0" />
            <bit bit_low="19" bit_high="19" name="PchStrap30_SelectGPIOpolarityforSATAPort11" label="Select GPIO polarity for SATA Port 11" ui_params="{'read_only': 'false', 'description':'This strap need to be the same value with SATA Port10'}" params="{'value_list':{'When GPP_E_1 is ’0’, PCIe mode is selected, when GPP_E_1 is ’1’, SATA mode is selected.':'0x0','When GPP_E_1 is ’0’, SATA mode is selected, when GPP_E_1 is ’1’, PCIe mode is selected':'0x1'} }" value="0x0" />
            <bit bit_low="20" bit_high="20" name="PchStrap30_SelectGPIOpolarityforSATAPort12" label="Select GPIO polarity for SATA Port 12" ui_params="{'read_only': 'false', 'description':'This strap need to be the same value with SATA Port13'}" params="{'value_list':{'When GPP_E_2 is ’0’, PCIe mode is selected, when GPP_E_2 is ’1’, SATA mode is selected.':'0x0','When GPP_E_2 is ’0’, SATA mode is selected, when GPP_E_2 is ’1’, PCIe mode is selected':'0x1'} }" value="0x0" />
            <bit bit_low="21" bit_high="21" name="PchStrap30_SelectGPIOpolarityforSATAPort13" label="Select GPIO polarity for SATA Port 13" ui_params="{'read_only': 'false', 'description':'This strap need to be the same value with SATA Port12'}" params="{'value_list':{'When GPP_E_2 is ’0’, PCIe mode is selected, when GPP_E_2 is ’1’, SATA mode is selected.':'0x0','When GPP_E_2 is ’0’, SATA mode is selected, when GPP_E_2 is ’1’, PCIe mode is selected':'0x1'} }" value="0x0" />
            <bit bit_low="22" bit_high="22" name="PchStrap30_SelectGPIOpolarityforSATAPort14" label="Select GPIO polarity for SATA Port 14" ui_params="{'read_only': 'false', 'description':'This strap need to be the same value with SATA Port15'}" params="{'value_list':{'When GPP_E_3 is ’0’, PCIe mode is selected, when GPP_E_3 is ’1’, SATA mode is selected.':'0x0','When GPP_E_3 is ’0’, SATA mode is selected, when GPP_E_3 is ’1’, PCIe mode is selected':'0x1'} }" value="0x1" />
            <bit bit_low="23" bit_high="23" name="PchStrap30_SelectGPIOpolarityforSATAPort15" label="Select GPIO polarity for SATA Port 15" ui_params="{'read_only': 'false', 'description':'This strap need to be the same value with SATA Port14'}" params="{'value_list':{'When GPP_E_3 is ’0’, PCIe mode is selected, when GPP_E_3 is ’1’, SATA mode is selected.':'0x0','When GPP_E_3 is ’0’, SATA mode is selected, when GPP_E_3 is ’1’, PCIe mode is selected':'0x1'} }" value="0x0" />
            <bit bit_low="24" bit_high="31" name="PchStrap30_reserved_0x78_31_24" label="reserved_0x78_31_24" ui_params="{'read_only': 'true', 'visible': 'false'}" value="0x0" />
          </bit_register>
        </group>
        <group name="PchStrap31_gui_group" label="PCH Strap 31">
          <bit_register name="PchStrap31" label="PCH Strap 31" size="4" value="0x5555">
            <bit bit_low="0" bit_high="1" name="PchStrap31_SelectConfigurationforSATAPort16" label="Select Configuration for SATA Port 16" ui_params="{'read_only': 'false', 'description':'00 : Statically assigned to SATA2 Port 0\n 01 : Statically assigned to non-SATA &lt;Lane decided by SOC&gt;\n 10 : undefined\n 11 : undefined'}" params="{'value_list':{'Statically assigned to SATA Port 16':'0x0','Statically assigned to non-SATA':'0x1','RSVD1':'0x2','RSVD2':'0x3'} }" value="0x1" />
            <bit bit_low="2" bit_high="3" name="PchStrap31_SelectConfigurationforSATAPort17" label="Select Configuration for SATA Port 17" ui_params="{'read_only': 'false'}" params="{'value_list':{'Statically assigned to SATA Port 17':'0x0','Statically assigned to non-SATA':'0x1','RSVD1':'0x2','RSVD2':'0x3'} }" value="0x1" />
            <bit bit_low="4" bit_high="5" name="PchStrap31_SelectConfigurationforSATAPort18" label="Select Configuration for SATA Port 18" ui_params="{'read_only': 'false'}" params="{'value_list':{'Statically assigned to SATA Port 18':'0x0','Statically assigned to non-SATA':'0x1','RSVD1':'0x2','RSVD2':'0x3'} }" value="0x1" />
            <bit bit_low="6" bit_high="7" name="PchStrap31_SelectConfigurationforSATAPort19" label="Select Configuration for SATA Port 19" ui_params="{'read_only': 'false'}" params="{'value_list':{'Statically assigned to SATA Port 19':'0x0','Statically assigned to non-SATA':'0x1','RSVD1':'0x2','RSVD2':'0x3'} }" value="0x1" />
            <bit bit_low="8" bit_high="9" name="PchStrap31_reserved_0x7c_9_8" label="reserved_0x7c_9_8" ui_params="{'read_only': 'true', 'visible': 'false'}" value="0x1" />
            <bit bit_low="10" bit_high="11" name="PchStrap31_reserved_0x7c_11_10" label="reserved_0x7c_11_10" ui_params="{'read_only': 'true', 'visible': 'false'}" value="0x1" />
            <bit bit_low="12" bit_high="13" name="PchStrap31_reserved_0x7c_13_12" label="reserved_0x7c_13_12" ui_params="{'read_only': 'true', 'visible': 'false'}" value="0x1" />
            <bit bit_low="14" bit_high="15" name="PchStrap31_reserved_0x7c_15_14" label="reserved_0x7c_15_14" ui_params="{'read_only': 'true', 'visible': 'false'}" value="0x1" />
            <bit bit_low="16" bit_high="16" name="PchStrap31_reserved_0x7c_16_16" label="reserved_0x7c_16_16" ui_params="{'read_only': 'true', 'visible': 'false'}" value="0x0" />
            <bit bit_low="17" bit_high="17" name="PchStrap31_reserved_0x7c_17_17" label="reserved_0x7c_17_17" ui_params="{'read_only': 'true', 'visible': 'false'}" value="0x0" />
            <bit bit_low="18" bit_high="18" name="PchStrap31_reserved_0x7c_18_18" label="reserved_0x7c_18_18" ui_params="{'read_only': 'true', 'visible': 'false'}" value="0x0" />
            <bit bit_low="19" bit_high="19" name="PchStrap31_reserved_0x7c_19_19" label="reserved_0x7c_19_19" ui_params="{'read_only': 'true', 'visible': 'false'}" value="0x0" />
            <bit bit_low="20" bit_high="20" name="PchStrap31_reserved_0x7c_20_20" label="reserved_0x7c_20_20" ui_params="{'read_only': 'true', 'visible': 'false'}" value="0x0" />
            <bit bit_low="21" bit_high="21" name="PchStrap31_reserved_0x7c_21_21" label="reserved_0x7c_21_21" ui_params="{'read_only': 'true', 'visible': 'false'}" value="0x0" />
            <bit bit_low="22" bit_high="22" name="PchStrap31_reserved_0x7c_22_22" label="reserved_0x7c_22_22" ui_params="{'read_only': 'true', 'visible': 'false'}" value="0x0" />
            <bit bit_low="23" bit_high="23" name="PchStrap31_reserved_0x7c_23_23" label="reserved_0x7c_23_23" ui_params="{'read_only': 'true', 'visible': 'false'}" value="0x0" />
            <bit bit_low="24" bit_high="31" name="PchStrap31_reserved_0x7c_31_24" label="reserved_0x7c_31_24" ui_params="{'read_only': 'true', 'visible': 'false'}" value="0x0" />
          </bit_register>
        </group>
        <group name="PchStrap32_gui_group" label="PCH Strap 32">
          <bit_register name="PchStrap32" label="PCH Strap 32" size="4" value="0x2151">
            <bit bit_low="0" bit_high="0" name="PchStrap32_DMILaneReversal" label="DMI Lane Reversal" ui_params="{'read_only': 'false', 'description':'Sets the default value for the Lane Reversal register'}" params="{'value_list':{'DMI Lanes are not reversed':'0x0','DMI Lanes are reversed':'0x1'} }" value="0x1" />
            <bit bit_low="1" bit_high="1" name="PchStrap32_reserved_0x80_1_1" label="reserved_0x80_1_1" ui_params="{'read_only': 'true', 'visible': 'false'}" value="0x0" />
            <bit bit_low="2" bit_high="2" name="PchStrap32_reserved_0x80_2_2" label="reserved_0x80_2_2" ui_params="{'read_only': 'true', 'visible': 'false'}" value="0x0" />
            <bit bit_low="3" bit_high="5" name="PchStrap32_DMIForceDetect" label="DMI Force Detect" ui_params="{'read_only': 'false', 'description':'For DMI x8 only'}" params="{'value_list':{'Do not force detect':'0x0','RSVD':'0x1','Force DMI to x8 link (default)':'0x2','Force DMI to x4 link (Lane 0-3 pass detect, lanes 4-7 fail detect)':'0x3','Force DMI to x2 link (Lane 0-1 pass detect, lanes 2-7 fail detect)':'0x4','Force DMI to x1 link (Lane 0 passes detect, lanes 1-7 fail detect)':'0x5'} }" value="0x2" />
            <bit bit_low="6" bit_high="6" name="PchStrap32_DMITXSwing" label="DMI TX Swing" ui_params="{'read_only': 'false', 'description':'Enable half or full TX Swing for DMI. The half-swing mode is enabled when DMI is in Gen1/2 mode, whereas the full-swing mode is required when DMI is in Gen3 mode.'}" params="{'value_list':{'DMI Tx operates in half-swing mode':'0x0','DMI Tx operates in full-swing mode':'0x1'} }" value="0x1" />
            <bit bit_low="7" bit_high="7" name="PchStrap32_reserved_0x80_7_7" label="reserved_0x80_7_7" ui_params="{'read_only': 'true', 'visible': 'false'}" value="0x0" />
            <bit bit_low="8" bit_high="8" name="PchStrap32_reserved_0x80_8_8" label="reserved_0x80_8_8" ui_params="{'read_only': 'true', 'visible': 'false'}" value="0x1" />
            <bit bit_low="9" bit_high="9" name="PchStrap32_reserved_0x80_9_9" label="reserved_0x80_9_9" ui_params="{'read_only': 'true', 'visible': 'false'}" value="0x0" />
            <bit bit_low="10" bit_high="10" name="PchStrap32_reserved_0x80_10_10" label="reserved_0x80_10_10" ui_params="{'read_only': 'true', 'visible': 'false'}" value="0x0" />
            <bit bit_low="11" bit_high="11" name="PchStrap32_reserved_0x80_11_11" label="reserved_0x80_11_11" ui_params="{'read_only': 'true', 'visible': 'false'}" value="0x0" />
            <bit bit_low="12" bit_high="12" name="PchStrap32_reserved_0x80_12_12" label="reserved_0x80_12_12" ui_params="{'read_only': 'true', 'visible': 'false'}" value="0x0" />
            <bit bit_low="13" bit_high="13" name="PchStrap32_reserved_0x80_13_13" label="reserved_0x80_13_13" ui_params="{'read_only': 'true', 'visible': 'false'}" value="0x1" />
            <bit bit_low="14" bit_high="14" name="PchStrap32_reserved_0x80_14_14" label="reserved_0x80_14_14" ui_params="{'read_only': 'true', 'visible': 'false'}" value="0x0" />
            <bit bit_low="15" bit_high="16" name="PchStrap32_reserved_0x80_16_15" label="reserved_0x80_16_15" ui_params="{'read_only': 'true', 'visible': 'false'}" value="0x0" />
            <bit bit_low="17" bit_high="19" name="PchStrap32_reserved_0x80_19_17" label="reserved_0x80_19_17" ui_params="{'read_only': 'true', 'visible': 'false'}" value="0x0" />
            <bit bit_low="20" bit_high="31" name="PchStrap32_reserved_0x80_31_20" label="reserved_0x80_31_20" ui_params="{'read_only': 'true', 'visible': 'false'}" value="0x0" />
          </bit_register>
        </group>
        <group name="PchStrap33_gui_group" label="PCH Strap 33">
          <bit_register name="PchStrap33" label="PCH Strap 33" size="4" value="0x20">
            <bit bit_low="0" bit_high="0" name="PchStrap33_reserved_0x84_0_0" label="reserved_0x84_0_0" ui_params="{'read_only': 'true', 'visible': 'false'}" value="0x0" />
            <bit bit_low="1" bit_high="3" name="PchStrap33_reserved_0x84_3_1" label="reserved_0x84_3_1" ui_params="{'read_only': 'true', 'visible': 'false'}" value="0x0" />
            <bit bit_low="4" bit_high="5" name="PchStrap33_reserved_0x84_5_4" label="reserved_0x84_5_4" ui_params="{'read_only': 'true', 'visible': 'false'}" value="0x2" />
            <bit bit_low="6" bit_high="9" name="PchStrap33_reserved_0x84_9_6" label="reserved_0x84_9_6" ui_params="{'read_only': 'true', 'visible': 'false'}" value="0x0" />
            <bit bit_low="10" bit_high="11" name="PchStrap33_reserved_0x84_11_10" label="reserved_0x84_11_10" ui_params="{'read_only': 'true', 'visible': 'false'}" value="0x0" />
            <bit bit_low="12" bit_high="12" name="PchStrap33_reserved_0x84_12_12" label="reserved_0x84_12_12" ui_params="{'read_only': 'true', 'visible': 'false'}" value="0x0" />
            <bit bit_low="13" bit_high="14" name="PchStrap33_reserved_0x84_14_13" label="reserved_0x84_14_13" ui_params="{'read_only': 'true', 'visible': 'false'}" value="0x0" />
            <bit bit_low="15" bit_high="15" name="PchStrap33_reserved_0x84_15_15" label="reserved_0x84_15_15" ui_params="{'read_only': 'true', 'visible': 'false'}" value="0x0" />
            <bit bit_low="16" bit_high="16" name="PchStrap33_reserved_0x84_16_16" label="reserved_0x84_16_16" ui_params="{'read_only': 'true', 'visible': 'false'}" value="0x0" />
            <bit bit_low="17" bit_high="17" name="PchStrap33_reserved_0x84_17_17" label="reserved_0x84_17_17" ui_params="{'read_only': 'true', 'visible': 'false'}" value="0x0" />
            <bit bit_low="18" bit_high="18" name="PchStrap33_reserved_0x84_18_18" label="reserved_0x84_18_18" ui_params="{'read_only': 'true', 'visible': 'false'}" value="0x0" />
            <bit bit_low="19" bit_high="19" name="PchStrap33_reserved_0x84_19_19" label="reserved_0x84_19_19" ui_params="{'read_only': 'true', 'visible': 'false'}" value="0x0" />
            <bit bit_low="20" bit_high="31" name="PchStrap33_reserved_0x84_31_20" label="reserved_0x84_31_20" ui_params="{'read_only': 'true', 'visible': 'false'}" value="0x0" />
          </bit_register>
        </group>
        <group name="PchStrap34_gui_group" label="PCH Strap 34">
          <bit_register name="PchStrap34" label="PCH Strap 34" size="4" value="0x120000">
            <bit bit_low="0" bit_high="0" name="PchStrap34_MEROMBypassEnable" label="ME ROM Bypass Enable" ui_params="{'read_only': 'false', 'description':'When provided an ME ROM Bypass image, for debug reasons, enable this setting.\n\'ROM Bypass\' is allowed on non production platform only'}" params="{'value_list':{'CSE ROM Bypass Disabled':'0x0','CSE ROM Bypass Enabled':'0x1'} }" value="0x0" />
            <bit bit_low="1" bit_high="1" name="PchStrap34_reserved_0x88_1_1" label="reserved_0x88_1_1" ui_params="{'read_only': 'true', 'visible': 'false'}" value="0x0" />
            <bit bit_low="2" bit_high="2" name="PchStrap34_reserved_0x88_2_2" label="reserved_0x88_2_2" ui_params="{'read_only': 'true', 'visible': 'false'}" value="0x0" />
            <bit bit_low="3" bit_high="3" name="PchStrap34_reserved_0x88_3_3" label="reserved_0x88_3_3" ui_params="{'read_only': 'true', 'visible': 'false'}" value="0x0" />
            <bit bit_low="4" bit_high="4" name="PchStrap34_reserved_0x88_4_4" label="reserved_0x88_4_4" ui_params="{'read_only': 'true', 'visible': 'false'}" value="0x0" />
            <bit bit_low="5" bit_high="5" name="PchStrap34_reserved_0x88_5_5" label="reserved_0x88_5_5" ui_params="{'read_only': 'true', 'visible': 'false'}" value="0x0" />
            <bit bit_low="6" bit_high="6" name="PchStrap34_reserved_0x88_6_6" label="reserved_0x88_6_6" ui_params="{'read_only': 'true', 'visible': 'false'}" value="0x0" />
            <bit bit_low="7" bit_high="7" name="PchStrap34_reserved_0x88_7_7" label="reserved_0x88_7_7" ui_params="{'read_only': 'true', 'visible': 'false'}" value="0x0" />
            <bit bit_low="8" bit_high="8" name="PchStrap34_reserved_0x88_8_8" label="reserved_0x88_8_8" ui_params="{'read_only': 'true', 'visible': 'false'}" value="0x0" />
            <bit bit_low="9" bit_high="9" name="PchStrap34_reserved_0x88_9_9" label="reserved_0x88_9_9" ui_params="{'read_only': 'true', 'visible': 'false'}" value="0x0" />
            <bit bit_low="10" bit_high="10" name="PchStrap34_reserved_0x88_10_10" label="reserved_0x88_10_10" ui_params="{'read_only': 'true', 'visible': 'false'}" value="0x0" />
            <bit bit_low="11" bit_high="11" name="PchStrap34_reserved_0x88_11_11" label="reserved_0x88_11_11" ui_params="{'read_only': 'true', 'visible': 'false'}" value="0x0" />
            <bit bit_low="12" bit_high="15" name="PchStrap34_reserved_0x88_15_12" label="reserved_0x88_15_12" ui_params="{'read_only': 'true', 'visible': 'false'}" value="0x0" />
            <bit bit_low="16" bit_high="16" name="PchStrap34_reserved_0x88_16_16" label="reserved_0x88_16_16" ui_params="{'read_only': 'true', 'visible': 'false'}" value="0x0" />
            <bit bit_low="17" bit_high="17" name="PchStrap34_EnableDCIbyCSEFWsetMEEN" label="Enable DCI by CSE FW (set MEEN)" ui_params="{'read_only': 'false'}" params="{'value_list':{'Disable DCI':'0x0','Enable DCI':'0x1'} }" value="0x1" />
            <bit bit_low="18" bit_high="18" name="PchStrap34_reserved_0x88_18_18" label="reserved_0x88_18_18" ui_params="{'read_only': 'true', 'visible': 'false'}" value="0x0" />
            <bit bit_low="19" bit_high="19" name="PchStrap34_reserved_0x88_19_19" label="reserved_0x88_19_19" ui_params="{'read_only': 'true', 'visible': 'false'}" value="0x0" />
            <bit bit_low="20" bit_high="20" name="PchStrap34_EnabledisableDeepSx" label="Enable/disable Deep Sx" ui_params="{'read_only': 'false'}" params="{'value_list':{'Platform does not support DSx':'0x0','Platform supports DSx':'0x1'} }" value="0x1" />
            <bit bit_low="21" bit_high="21" name="PchStrap34_EnableITHIntelTraceHubevenifnotconfiguredbySW" label="Enable ITH(Intel Trace Hub) even if not configured by SW" ui_params="{'read_only': 'false'}" params="{'value_list':{'Do not enable ITH unless configured by SW':'0x0','Enable ITH regardless of SW configuration':'0x1'} }" value="0x0" />
            <bit bit_low="22" bit_high="23" name="PchStrap34_reserved_0x88_23_22" label="reserved_0x88_23_22" ui_params="{'read_only': 'true', 'visible': 'false'}" value="0x0" />
            <bit bit_low="24" bit_high="24" name="PchStrap34_reserved_0x88_24_24" label="reserved_0x88_24_24" ui_params="{'read_only': 'true', 'visible': 'false'}" value="0x0" />
            <bit bit_low="25" bit_high="28" name="PchStrap34_reserved_0x88_28_25" label="reserved_0x88_28_25" ui_params="{'read_only': 'true', 'visible': 'false'}" value="0x0" />
            <bit bit_low="29" bit_high="29" name="PchStrap34_reserved_0x88_29_29" label="reserved_0x88_29_29" ui_params="{'read_only': 'true', 'visible': 'false'}" value="0x0" />
            <bit bit_low="30" bit_high="30" name="PchStrap34_reserved_0x88_30_30" label="reserved_0x88_30_30" ui_params="{'read_only': 'true', 'visible': 'false'}" value="0x0" />
            <bit bit_low="31" bit_high="31" name="PchStrap34_reserved_0x88_31_31" label="reserved_0x88_31_31" ui_params="{'read_only': 'true', 'visible': 'false'}" value="0x0" />
          </bit_register>
        </group>
        <group name="PchStrap35_gui_group" label="PCH Strap 35">
          <bit_register name="PchStrap35" label="PCH Strap 35" size="4" value="0x0">
            <bit bit_low="0" bit_high="0" name="PchStrap35_reserved_0x8c_0_0" label="reserved_0x8c_0_0" ui_params="{'read_only': 'true', 'visible': 'false'}" value="0x0" />
            <bit bit_low="1" bit_high="1" name="PchStrap35_reserved_0x8c_1_1" label="reserved_0x8c_1_1" ui_params="{'read_only': 'true', 'visible': 'false'}" value="0x0" />
            <bit bit_low="2" bit_high="2" name="PchStrap35_reserved_0x8c_2_2" label="reserved_0x8c_2_2" ui_params="{'read_only': 'true', 'visible': 'false'}" value="0x0" />
            <bit bit_low="3" bit_high="3" name="PchStrap35_reserved_0x8c_3_3" label="reserved_0x8c_3_3" ui_params="{'read_only': 'true', 'visible': 'false'}" value="0x0" />
            <bit bit_low="4" bit_high="4" name="PchStrap35_reserved_0x8c_4_4" label="reserved_0x8c_4_4" ui_params="{'read_only': 'true', 'visible': 'false'}" value="0x0" />
            <bit bit_low="5" bit_high="5" name="PchStrap35_reserved_0x8c_5_5" label="reserved_0x8c_5_5" ui_params="{'read_only': 'true', 'visible': 'false'}" value="0x0" />
            <bit bit_low="6" bit_high="6" name="PchStrap35_reserved_0x8c_6_6" label="reserved_0x8c_6_6" ui_params="{'read_only': 'true', 'visible': 'false'}" value="0x0" />
            <bit bit_low="7" bit_high="7" name="PchStrap35_reserved_0x8c_7_7" label="reserved_0x8c_7_7" ui_params="{'read_only': 'true', 'visible': 'false'}" value="0x0" />
            <bit bit_low="8" bit_high="8" name="PchStrap35_reserved_0x8c_8_8" label="reserved_0x8c_8_8" ui_params="{'read_only': 'true', 'visible': 'false'}" value="0x0" />
            <bit bit_low="9" bit_high="9" name="PchStrap35_reserved_0x8c_9_9" label="reserved_0x8c_9_9" ui_params="{'read_only': 'true', 'visible': 'false'}" value="0x0" />
            <bit bit_low="10" bit_high="10" name="PchStrap35_reserved_0x8c_10_10" label="reserved_0x8c_10_10" ui_params="{'read_only': 'true', 'visible': 'false'}" value="0x0" />
            <bit bit_low="11" bit_high="11" name="PchStrap35_reserved_0x8c_11_11" label="reserved_0x8c_11_11" ui_params="{'read_only': 'true', 'visible': 'false'}" value="0x0" />
            <bit bit_low="12" bit_high="12" name="PchStrap35_reserved_0x8c_12_12" label="reserved_0x8c_12_12" ui_params="{'read_only': 'true', 'visible': 'false'}" value="0x0" />
            <bit bit_low="13" bit_high="13" name="PchStrap35_reserved_0x8c_13_13" label="reserved_0x8c_13_13" ui_params="{'read_only': 'true', 'visible': 'false'}" value="0x0" />
            <bit bit_low="14" bit_high="14" name="PchStrap35_reserved_0x8c_14_14" label="reserved_0x8c_14_14" ui_params="{'read_only': 'true', 'visible': 'false'}" value="0x0" />
            <bit bit_low="15" bit_high="15" name="PchStrap35_reserved_0x8c_15_15" label="reserved_0x8c_15_15" ui_params="{'read_only': 'true', 'visible': 'false'}" value="0x0" />
            <bit bit_low="16" bit_high="16" name="PchStrap35_DisableSMTA" label="Disable SMTA" ui_params="{'read_only': 'false', 'description':'When set, the SMT1-3 HW would be hidden from FW and/or Host SW.\n\nThis softstrap is only valid when Fuse_DeviceDis_Support is set.'}" params="{'value_list':{'SMTA Enable':'0x0','SMTA Disable':'0x1'} }" value="0x0" />
            <bit bit_low="17" bit_high="17" name="PchStrap35_reserved_0x8c_17_17" label="reserved_0x8c_17_17" ui_params="{'read_only': 'true', 'visible': 'false'}" value="0x0" />
            <bit bit_low="18" bit_high="18" name="PchStrap35_reserved_0x8c_18_18" label="reserved_0x8c_18_18" ui_params="{'read_only': 'true', 'visible': 'false'}" value="0x0" />
            <bit bit_low="19" bit_high="19" name="PchStrap35_DisableSMTB" label="Disable SMTB" ui_params="{'read_only': 'false', 'description':'When set, the SMT4-6 HW would be hidden from FW and/or Host SW.\n\nThis softstrap is only valid when Fuse_DeviceDis_Support is set.'}" params="{'value_list':{'SMTB Enable':'0x0','SMTB Disable':'0x1'} }" value="0x0" />
            <bit bit_low="20" bit_high="20" name="PchStrap35_reserved_0x8c_20_20" label="reserved_0x8c_20_20" ui_params="{'read_only': 'true', 'visible': 'false'}" value="0x0" />
            <bit bit_low="21" bit_high="21" name="PchStrap35_reserved_0x8c_21_21" label="reserved_0x8c_21_21" ui_params="{'read_only': 'true', 'visible': 'false'}" value="0x0" />
            <bit bit_low="22" bit_high="22" name="PchStrap35_reserved_0x8c_22_22" label="reserved_0x8c_22_22" ui_params="{'read_only': 'true', 'visible': 'false'}" value="0x0" />
            <bit bit_low="23" bit_high="23" name="PchStrap35_reserved_0x8c_23_23" label="reserved_0x8c_23_23" ui_params="{'read_only': 'true', 'visible': 'false'}" value="0x0" />
            <bit bit_low="24" bit_high="24" name="PchStrap35_reserved_0x8c_24_24" label="reserved_0x8c_24_24" ui_params="{'read_only': 'true', 'visible': 'false'}" value="0x0" />
            <bit bit_low="25" bit_high="25" name="PchStrap35_reserved_0x8c_25_25" label="reserved_0x8c_25_25" ui_params="{'read_only': 'true', 'visible': 'false'}" value="0x0" />
            <bit bit_low="26" bit_high="26" name="PchStrap35_reserved_0x8c_26_26" label="reserved_0x8c_26_26" ui_params="{'read_only': 'true', 'visible': 'false'}" value="0x0" />
            <bit bit_low="27" bit_high="27" name="PchStrap35_reserved_0x8c_27_27" label="reserved_0x8c_27_27" ui_params="{'read_only': 'true', 'visible': 'false'}" value="0x0" />
            <bit bit_low="28" bit_high="28" name="PchStrap35_reserved_0x8c_28_28" label="reserved_0x8c_28_28" ui_params="{'read_only': 'true', 'visible': 'false'}" value="0x0" />
            <bit bit_low="29" bit_high="29" name="PchStrap35_reserved_0x8c_29_29" label="reserved_0x8c_29_29" ui_params="{'read_only': 'true', 'visible': 'false'}" value="0x0" />
            <bit bit_low="30" bit_high="30" name="PchStrap35_reserved_0x8c_30_30" label="reserved_0x8c_30_30" ui_params="{'read_only': 'true', 'visible': 'false'}" value="0x0" />
            <bit bit_low="31" bit_high="31" name="PchStrap35_reserved_0x8c_31_31" label="reserved_0x8c_31_31" ui_params="{'read_only': 'true', 'visible': 'false'}" value="0x0" />
          </bit_register>
        </group>
        <group name="PchStrap36_gui_group" label="PCH Strap 36">
          <bit_register name="PchStrap36" label="PCH Strap 36" size="4" value="0x48000100">
            <bit bit_low="0" bit_high="0" name="PchStrap36_MESMBusSMLinkTCOSlaveConnection" label="ME SMBus / SMLink TCO Slave Connection" ui_params="{'read_only': 'false', 'description':'The value in this bit determines if the TCO Slave is connected to the SMBus or SMLink.  This softstrap is loaded into SMT register for FW visibility.  No other HW functionality\n\nNote:  This soft strap is only applicable for SMT1 /SMT2 to notify if TCO is connected to Host SMBus and SMLink0.  Should program all SMT to same value for consistency.  \n\nWithin the SMT controller, this softstrap has no HW functionality beyond providing a read-only register with the softstrap value for FW usage.  The TCO select HW behavior is configured in the Host SMBus controller'}" params="{'value_list':{'Connected to Host SMBus Pins':'0x0','Connected to SMLink 0 Pins':'0x1'} }" value="0x0" />
            <bit bit_low="1" bit_high="7" name="PchStrap36_reserved_0x90_7_1" label="reserved_0x90_7_1" ui_params="{'read_only': 'true', 'visible': 'false'}" value="0x0" />
            <bit bit_low="8" bit_high="8" name="PchStrap36_MEHostSMBUSEnable" label="ME Host SMBUS Enable" ui_params="{'read_only': 'false', 'description':'Enable or disable this SMBus network'}" params="{'value_list':{'SMT Disabled':'0x0','SMT Enabled':'0x1'} }" value="0x1" />
            <bit bit_low="9" bit_high="15" name="PchStrap36_reserved_0x90_15_9" label="reserved_0x90_15_9" ui_params="{'read_only': 'true', 'visible': 'false'}" value="0x0" />
            <bit bit_low="16" bit_high="23" name="PchStrap36_MEIntelRSMBusGPTargetAddress" label="ME Intel(R) SMBus GP Target Address" ui_params="{'read_only': 'false', 'description':'When ME SMBus General Purpose Target Address Enable =’1’, there needs to be a valid GP address in this field. This address used here is design specific. The BIOS developer and / or platform hardware designer must supply an address with the criteria below. \nA valid address must be: \n• Non-zero value \n• Must be a unique address on the SMBus segment \n• Be compatible with the master on SMBus - For example if the GP address the master that needs read thermal information from a certain address, then this filed must be set accordingly.'}" value="0x0" />
            <bit bit_low="24" bit_high="30" name="PchStrap36_MEIntelRSMBusI2CAddress" label="ME Intel(R) SMBus I2C Address" ui_params="{'read_only': 'false', 'description':'Specify 7-bit target address for I2C writes from device to PCH, if this capability is present. This address must not conflict with another device on the bus.'}" value="0x48" />
            <bit bit_low="31" bit_high="31" name="PchStrap36_reserved_0x90_31_31" label="reserved_0x90_31_31" ui_params="{'read_only': 'true', 'visible': 'false'}" value="0x0" />
          </bit_register>
        </group>
        <group name="PchStrap37_gui_group" label="PCH Strap 37">
          <bit_register name="PchStrap37" label="PCH Strap 37" size="4" value="0x10000">
            <bit bit_low="0" bit_high="6" name="PchStrap37_reserved_0x94_6_0" label="reserved_0x94_6_0" ui_params="{'read_only': 'true', 'visible': 'false'}" value="0x0" />
            <bit bit_low="7" bit_high="7" name="PchStrap37_reserved_0x94_7_7" label="reserved_0x94_7_7" ui_params="{'read_only': 'true', 'visible': 'false'}" value="0x0" />
            <bit bit_low="8" bit_high="14" name="PchStrap37_reserved_0x94_14_8" label="reserved_0x94_14_8" ui_params="{'read_only': 'true', 'visible': 'false'}" value="0x0" />
            <bit bit_low="15" bit_high="15" name="PchStrap37_reserved_0x94_15_15" label="reserved_0x94_15_15" ui_params="{'read_only': 'true', 'visible': 'false'}" value="0x0" />
            <bit bit_low="16" bit_high="16" name="PchStrap37_MEIntelRSMBusI2CAddressEnabled" label="ME Intel(R) SMBus I2C Address Enabled" ui_params="{'read_only': 'false', 'description':'If providing an I2C target address (for I2C writes), then set this to 1, otherwise 0.'}" params="{'value_list':{'I2C Target Address Disabled':'0x0','I2C Target Address Enabled':'0x1'} }" value="0x1" />
            <bit bit_low="17" bit_high="23" name="PchStrap37_reserved_0x94_23_17" label="reserved_0x94_23_17" ui_params="{'read_only': 'true', 'visible': 'false'}" value="0x0" />
            <bit bit_low="24" bit_high="24" name="PchStrap37_reserved_0x94_24_24" label="reserved_0x94_24_24" ui_params="{'read_only': 'true', 'visible': 'false'}" value="0x0" />
            <bit bit_low="25" bit_high="31" name="PchStrap37_reserved_0x94_31_25" label="reserved_0x94_31_25" ui_params="{'read_only': 'true', 'visible': 'false'}" value="0x0" />
          </bit_register>
        </group>
        <group name="PchStrap38_gui_group" label="PCH Strap 38">
          <bit_register name="PchStrap38" label="PCH Strap 38" size="4" value="0x0">
            <bit bit_low="0" bit_high="0" name="PchStrap38_MEIntelRSMBusMCTPAddressEnabled" label="ME Intel(R) SMBus MCTP Address Enabled" ui_params="{'read_only': 'false', 'description':'If providing an Management Component Transport Protocol (MCTP) target address, then set this to 1, otherwise 0.'}" params="{'value_list':{'MCTP Target Address Disabled':'0x0','MCTP Target Address Enabled':'0x1'} }" value="0x0" />
            <bit bit_low="1" bit_high="7" name="PchStrap38_reserved_0x98_7_1" label="reserved_0x98_7_1" ui_params="{'read_only': 'true', 'visible': 'false'}" value="0x0" />
            <bit bit_low="8" bit_high="8" name="PchStrap38_MEHostSMBUSHostSMBusTargetAddressEnable" label="ME Host SMBUS Host SMBus Target Address Enable" ui_params="{'read_only': 'false', 'description':'If providing a General Purpose (GP) target address (for I2C block reads), then set this to 1, otherwise 0.'}" params="{'value_list':{'Host SMBus Target Address Disabled':'0x0','Host SMBus Target Address Enabled':'0x1'} }" value="0x0" />
            <bit bit_low="9" bit_high="15" name="PchStrap38_reserved_0x98_15_9" label="reserved_0x98_15_9" ui_params="{'read_only': 'true', 'visible': 'false'}" value="0x0" />
            <bit bit_low="16" bit_high="31" name="PchStrap38_reserved_0x98_31_16" label="reserved_0x98_31_16" ui_params="{'read_only': 'true', 'visible': 'false'}" value="0x0" />
          </bit_register>
        </group>
        <group name="PchStrap39_gui_group" label="PCH Strap 39">
          <bit_register name="PchStrap39" label="PCH Strap 39" size="4" value="0x0">
            <bit bit_low="0" bit_high="15" name="PchStrap39_reserved_0x9c_15_0" label="reserved_0x9c_15_0" ui_params="{'read_only': 'true', 'visible': 'false'}" value="0x0" />
            <bit bit_low="16" bit_high="31" name="PchStrap39_reserved_0x9c_31_16" label="reserved_0x9c_31_16" ui_params="{'read_only': 'true', 'visible': 'false'}" value="0x0" />
          </bit_register>
        </group>
        <group name="PchStrap40_gui_group" label="PCH Strap 40">
          <bit_register name="PchStrap40" label="PCH Strap 40" size="4" value="0x10000">
            <bit bit_low="0" bit_high="15" name="PchStrap40_reserved_0xa0_15_0" label="reserved_0xa0_15_0" ui_params="{'read_only': 'true', 'visible': 'false'}" value="0x0" />
            <bit bit_low="16" bit_high="17" name="PchStrap40_MEIntelRSMBusFrequency" label="ME Intel(R) SMBus Frequency" ui_params="{'read_only': 'false', 'description':'Choose the operating speed for this SMBus network'}" params="{'value_list':{'RSVD':'0x0','Standard (100Khz)':'0x1','Fast Mode (400Khz)':'0x2','Fast Mode Plus (1Mhz)':'0x3'} }" value="0x1" />
            <bit bit_low="18" bit_high="31" name="PchStrap40_reserved_0xa0_31_18" label="reserved_0xa0_31_18" ui_params="{'read_only': 'true', 'visible': 'false'}" value="0x0" />
          </bit_register>
        </group>
        <group name="PchStrap41_gui_group" label="PCH Strap 41">
          <bit_register name="PchStrap41" label="PCH Strap 41" size="4" value="0x16000100">
            <bit bit_low="0" bit_high="0" name="PchStrap41_METCOSlaveConnectionSelection" label="ME TCO Slave Connection Selection" ui_params="{'read_only': 'false', 'description':'Select whether TCO Slave Connection is made to to Host SMBus or to SMLink0'}" params="{'value_list':{'Connected to Host SMBus Pins':'0x0','Connected to SMLink0 Pins':'0x1'} }" value="0x0" />
            <bit bit_low="1" bit_high="7" name="PchStrap41_reserved_0xa4_7_1" label="reserved_0xa4_7_1" ui_params="{'read_only': 'true', 'visible': 'false'}" value="0x0" />
            <bit bit_low="8" bit_high="8" name="PchStrap41_MESMLink0Enabled" label="ME SMLink0 Enabled" ui_params="{'read_only': 'false', 'description':'Enable or disable this SMBus network.\n\nNote: Soft strap 59 bit [8] and Soft strap 28 bit [8] both can be disabled.'}" params="{'value_list':{'SMT Disabled':'0x0','SMT Enabled':'0x1'} }" value="0x1" />
            <bit bit_low="9" bit_high="15" name="PchStrap41_reserved_0xa4_15_9" label="reserved_0xa4_15_9" ui_params="{'read_only': 'true', 'visible': 'false'}" value="0x0" />
            <bit bit_low="16" bit_high="23" name="PchStrap41_MESMLink0GPTargetAddress" label="ME SMLink0 GP Target Address" ui_params="{'read_only': 'false', 'description':'When ME SMLink0 General Purpose Target Address Enable =’1’, there needs to be a valid GP address in this field. This address used here is design specific. The BIOS developer and / or platform hardware designer must supply an address with the criteria below. \nA valid address must be: \n• Non-zero value \n• Must be a unique address on the ME SMLink0 segment \n• Be compatible with the master on ME SMLink0 - For example if the GP address the master that needs read thermal information from a certain address, then this filed must be set accordingly.'}" value="0x0" />
            <bit bit_low="24" bit_high="30" name="PchStrap41_MESMLink0I2CAddress" label="ME SMLink0 I2C Address" ui_params="{'read_only': 'false', 'description':'Specify 7-bit target address for I2C writes from device to PCH, if this capability is present. This address must not conflict with another device on the bus.'}" value="0x16" />
            <bit bit_low="31" bit_high="31" name="PchStrap41_reserved_0xa4_31_31" label="reserved_0xa4_31_31" ui_params="{'read_only': 'true', 'visible': 'false'}" value="0x0" />
          </bit_register>
        </group>
        <group name="PchStrap42_gui_group" label="PCH Strap 42">
          <bit_register name="PchStrap42" label="PCH Strap 42" size="4" value="0x10000">
            <bit bit_low="0" bit_high="6" name="PchStrap42_reserved_0xa8_6_0" label="reserved_0xa8_6_0" ui_params="{'read_only': 'true', 'visible': 'false'}" value="0x0" />
            <bit bit_low="7" bit_high="7" name="PchStrap42_reserved_0xa8_7_7" label="reserved_0xa8_7_7" ui_params="{'read_only': 'true', 'visible': 'false'}" value="0x0" />
            <bit bit_low="8" bit_high="14" name="PchStrap42_reserved_0xa8_14_8" label="reserved_0xa8_14_8" ui_params="{'read_only': 'true', 'visible': 'false'}" value="0x0" />
            <bit bit_low="15" bit_high="15" name="PchStrap42_reserved_0xa8_15_15" label="reserved_0xa8_15_15" ui_params="{'read_only': 'true', 'visible': 'false'}" value="0x0" />
            <bit bit_low="16" bit_high="16" name="PchStrap42_MESMLink0I2CAddressEnabled" label="ME SMLink0 I2C Address Enabled" ui_params="{'read_only': 'false', 'description':'If providing an I2C target address (for I2C writes), then set this to 1, otherwise 0.'}" params="{'value_list':{'I2C Target Address Disabled':'0x0','I2C Target Address Enabled':'0x1'} }" value="0x1" />
            <bit bit_low="17" bit_high="23" name="PchStrap42_reserved_0xa8_23_17" label="reserved_0xa8_23_17" ui_params="{'read_only': 'true', 'visible': 'false'}" value="0x0" />
            <bit bit_low="24" bit_high="24" name="PchStrap42_MESMLink0ASDAddressEnabled" label="ME SMLink0 ASD Address Enabled" ui_params="{'read_only': 'false', 'description':'If providing an Alert Sending Device (ASD) target address, then set this to 1, otherwise 0.'}" params="{'value_list':{'ASD Target Address Disabled':'0x0','ASD Target Address Enabled':'0x1'} }" value="0x0" />
            <bit bit_low="25" bit_high="31" name="PchStrap42_reserved_0xa8_31_25" label="reserved_0xa8_31_25" ui_params="{'read_only': 'true', 'visible': 'false'}" value="0x0" />
          </bit_register>
        </group>
        <group name="PchStrap43_gui_group" label="PCH Strap 43">
          <bit_register name="PchStrap43" label="PCH Strap 43" size="4" value="0x0">
            <bit bit_low="0" bit_high="0" name="PchStrap43_MESMLink0MCTPAddressEnabled" label="ME SMLink0 MCTP Address Enabled" ui_params="{'read_only': 'false', 'description':'If providing an Management Component Transport Protocol (MCTP) target address, then set this to 1, otherwise 0.'}" params="{'value_list':{'MCTP Target Address Disabled':'0x0','MCTP Target Address Enabled':'0x1'} }" value="0x0" />
            <bit bit_low="1" bit_high="7" name="PchStrap43_reserved_0xac_7_1" label="reserved_0xac_7_1" ui_params="{'read_only': 'true', 'visible': 'false'}" value="0x0" />
            <bit bit_low="8" bit_high="8" name="PchStrap43_MESMLink0HostSMBusTargetAddressEnable" label="ME SMLink0 Host SMBus Target Address Enable" ui_params="{'read_only': 'false', 'description':'If providing a General Purpose (GP) target address (for I2C block reads), then set this to 1, otherwise 0.'}" params="{'value_list':{'Host SMBus Target Address Disabled':'0x0','Host SMBus Target Address Enabled':'0x1'} }" value="0x0" />
            <bit bit_low="9" bit_high="15" name="PchStrap43_reserved_0xac_15_9" label="reserved_0xac_15_9" ui_params="{'read_only': 'true', 'visible': 'false'}" value="0x0" />
            <bit bit_low="16" bit_high="31" name="PchStrap43_reserved_0xac_31_16" label="reserved_0xac_31_16" ui_params="{'read_only': 'true', 'visible': 'false'}" value="0x0" />
          </bit_register>
        </group>
        <group name="PchStrap44_gui_group" label="PCH Strap 44">
          <bit_register name="PchStrap44" label="PCH Strap 44" size="4" value="0x0">
            <bit bit_low="0" bit_high="15" name="PchStrap44_reserved_0xb0_15_0" label="reserved_0xb0_15_0" ui_params="{'read_only': 'true', 'visible': 'false'}" value="0x0" />
            <bit bit_low="16" bit_high="31" name="PchStrap44_MESMLink0MCTPUDID.SubsystemVendorID." label="ME SMLink0 MCTP UDID. Subsystem Vendor ID." ui_params="{'read_only': 'false', 'description':'Specify a 15-bit UDID (bytes 10-11 of the data payload) for an external master when it initiates a Directed GET UDID Block Read Command to the Management Component Transport Protocol (MCTP) target address.'}" value="0x0" />
          </bit_register>
        </group>
        <group name="PchStrap45_gui_group" label="PCH Strap 45">
          <bit_register name="PchStrap45" label="PCH Strap 45" size="4" value="0x30000">
            <bit bit_low="0" bit_high="15" name="PchStrap45_MESMLink0MCTPUDID.SubsystemVendorID." label="ME SMLink0 MCTP UDID. Subsystem Vendor ID." ui_params="{'read_only': 'false', 'description':'Specify a 15-bit UDID (bytes 10-11 of the data payload) for an external master when it initiates a Directed GET UDID Block Read Command to the Management Component Transport Protocol (MCTP) target address.'}" value="0x0" />
            <bit bit_low="16" bit_high="17" name="PchStrap45_MESMLink0Frequency" label="ME SMLink0 Frequency" ui_params="{'read_only': 'false', 'description':'Choose the operating speed for this SMBus network'}" params="{'value_list':{'RSVD':'0x0','Standard (100Khz)':'0x1','Fast Mode (400Khz)':'0x2','Fast Mode Plus (1Mhz)':'0x3'} }" value="0x3" />
            <bit bit_low="18" bit_high="31" name="PchStrap45_reserved_0xb4_31_18" label="reserved_0xb4_31_18" ui_params="{'read_only': 'true', 'visible': 'false'}" value="0x0" />
          </bit_register>
        </group>
        <group name="PchStrap46_gui_group" label="PCH Strap 46">
          <bit_register name="PchStrap46" label="PCH Strap 46" size="4" value="0x17000100">
            <bit bit_low="0" bit_high="0" name="PchStrap46_METCOSlaveConnectionSelection" label="ME TCO Slave Connection Selection" ui_params="{'read_only': 'false', 'description':'Select whether TCO Slave Connection is made to to Host SMBus or to SMLink0'}" params="{'value_list':{'Connected to Host SMBus Pins':'0x0','Connected to SMLink 0 Pins':'0x1'} }" value="0x0" />
            <bit bit_low="1" bit_high="7" name="PchStrap46_reserved_0xb8_7_1" label="reserved_0xb8_7_1" ui_params="{'read_only': 'true', 'visible': 'false'}" value="0x0" />
            <bit bit_low="8" bit_high="8" name="PchStrap46_MESMLink1Enabled" label="ME SMLink1 Enabled" ui_params="{'read_only': 'false', 'description':'Enable or disable this SMBus network.\nWhen this soft strap is enable, ensure that Soft strap 33 bit [8] is disabled. Not doing so may cause boot or functional issues on the platform.\nFinal ownership determined by FITC tools configuration: FITC -&gt; Configuration -&gt; Common -&gt; GPIO\nNote: Soft strap 64 bit [8] and Soft strap 33 bit [8] both can be disabled.'}" params="{'value_list':{'SMT Disabled':'0x0','SMT Enabled':'0x1'} }" value="0x1" />
            <bit bit_low="9" bit_high="15" name="PchStrap46_reserved_0xb8_15_9" label="reserved_0xb8_15_9" ui_params="{'read_only': 'true', 'visible': 'false'}" value="0x0" />
            <bit bit_low="16" bit_high="23" name="PchStrap46_MESMLink1GPTargetAddress" label="ME SMLink1 GP Target Address" ui_params="{'read_only': 'false', 'description':'When ME SMLink1 General Purpose Target Address Enable =’1’, there needs to be a valid GP address in this field. This address used here is design specific. The BIOS developer and / or platform hardware designer must supply an address with the criteria below. \nA valid address must be: \n• Non-zero value \n• Must be a unique address on the SMLink1 segment \n• Be compatible with the master on SMLink1 - For example if the GP address the master that needs read thermal information from a certain address, then this filed must be set accordingly.'}" value="0x0" />
            <bit bit_low="24" bit_high="30" name="PchStrap46_MESMLink1I2CTargetAddress" label="ME SMLink1 I2C Target Address" ui_params="{'read_only': 'false', 'description':'Specify 7-bit target address for I2C writes from device to PCH, if this capability is present. This address must not conflict with another device on the bus.'}" value="0x17" />
            <bit bit_low="31" bit_high="31" name="PchStrap46_reserved_0xb8_31_31" label="reserved_0xb8_31_31" ui_params="{'read_only': 'true', 'visible': 'false'}" value="0x0" />
          </bit_register>
        </group>
        <group name="PchStrap47_gui_group" label="PCH Strap 47">
          <bit_register name="PchStrap47" label="PCH Strap 47" size="4" value="0x10000">
            <bit bit_low="0" bit_high="6" name="PchStrap47_reserved_0xbc_6_0" label="reserved_0xbc_6_0" ui_params="{'read_only': 'true', 'visible': 'false'}" value="0x0" />
            <bit bit_low="7" bit_high="7" name="PchStrap47_reserved_0xbc_7_7" label="reserved_0xbc_7_7" ui_params="{'read_only': 'true', 'visible': 'false'}" value="0x0" />
            <bit bit_low="8" bit_high="14" name="PchStrap47_reserved_0xbc_14_8" label="reserved_0xbc_14_8" ui_params="{'read_only': 'true', 'visible': 'false'}" value="0x0" />
            <bit bit_low="15" bit_high="15" name="PchStrap47_reserved_0xbc_15_15" label="reserved_0xbc_15_15" ui_params="{'read_only': 'true', 'visible': 'false'}" value="0x0" />
            <bit bit_low="16" bit_high="16" name="PchStrap47_MESMLink1I2CTargetAddressEnabled" label="ME SMLink1 I2C Target Address Enabled" ui_params="{'read_only': 'false', 'description':'If providing an I2C target address (for I2C writes), then set this to 1, otherwise 0.'}" params="{'value_list':{'I2C Target Address Disabled':'0x0','I2C Target Address Enabled':'0x1'} }" value="0x1" />
            <bit bit_low="17" bit_high="23" name="PchStrap47_reserved_0xbc_23_17" label="reserved_0xbc_23_17" ui_params="{'read_only': 'true', 'visible': 'false'}" value="0x0" />
            <bit bit_low="24" bit_high="24" name="PchStrap47_MESMLink1ASDAddressEnabled" label="ME SMLink1 ASD Address Enabled" ui_params="{'read_only': 'false', 'description':'If providing an Alert Sending Device (ASD) target address, then set this to 1, otherwise 0.'}" params="{'value_list':{'ASD Target Address Disabled':'0x0','ASD Target Address Enabled':'0x1'} }" value="0x0" />
            <bit bit_low="25" bit_high="31" name="PchStrap47_reserved_0xbc_31_25" label="reserved_0xbc_31_25" ui_params="{'read_only': 'true', 'visible': 'false'}" value="0x0" />
          </bit_register>
        </group>
        <group name="PchStrap48_gui_group" label="PCH Strap 48">
          <bit_register name="PchStrap48" label="PCH Strap 48" size="4" value="0x0">
            <bit bit_low="0" bit_high="0" name="PchStrap48_MESMLink1MCTPAddressEnabled" label="ME SMLink1 MCTP Address Enabled" ui_params="{'read_only': 'false', 'description':'If providing an Management Component Transport Protocol (MCTP) target address, then set this to 1, otherwise 0.'}" params="{'value_list':{'MCTP Target Address Disabled':'0x0','MCTP Target Address Enabled':'0x1'} }" value="0x0" />
            <bit bit_low="1" bit_high="7" name="PchStrap48_reserved_0xc0_7_1" label="reserved_0xc0_7_1" ui_params="{'read_only': 'true', 'visible': 'false'}" value="0x0" />
            <bit bit_low="8" bit_high="8" name="PchStrap48_MESMLink1HostSMBusTargetAddressEnable" label="ME SMLink1 Host SMBus Target Address Enable" ui_params="{'read_only': 'false', 'description':'If providing a General Purpose (GP) target address (for I2C block reads), then set this to 1, otherwise 0.'}" params="{'value_list':{'Host SMBus Target Address Disabled':'0x0','Host SMBus Target Address Enabled':'0x1'} }" value="0x0" />
            <bit bit_low="9" bit_high="15" name="PchStrap48_reserved_0xc0_15_9" label="reserved_0xc0_15_9" ui_params="{'read_only': 'true', 'visible': 'false'}" value="0x0" />
            <bit bit_low="16" bit_high="31" name="PchStrap48_reserved_0xc0_31_16" label="reserved_0xc0_31_16" ui_params="{'read_only': 'true', 'visible': 'false'}" value="0x0" />
          </bit_register>
        </group>
        <group name="PchStrap49_gui_group" label="PCH Strap 49">
          <bit_register name="PchStrap49" label="PCH Strap 49" size="4" value="0x0">
            <bit bit_low="0" bit_high="15" name="PchStrap49_reserved_0xc4_15_0" label="reserved_0xc4_15_0" ui_params="{'read_only': 'true', 'visible': 'false'}" value="0x0" />
            <bit bit_low="16" bit_high="31" name="PchStrap49_MESMLink1MCTPUDID.SubsystemVendorID." label="ME SMLink1 MCTP UDID. Subsystem Vendor ID." ui_params="{'read_only': 'false', 'description':'Specify a 15-bit UDID (bytes 10-11 of the data payload) for an external master when it initiates a Directed GET UDID Block Read Command to the Management Component Transport Protocol (MCTP) target address.'}" value="0x0" />
          </bit_register>
        </group>
        <group name="PchStrap50_gui_group" label="PCH Strap 50">
          <bit_register name="PchStrap50" label="PCH Strap 50" size="4" value="0x10000">
            <bit bit_low="0" bit_high="15" name="PchStrap50_MESMLink1MCTPUDID.SubsystemVendorID." label="ME SMLink1 MCTP UDID. Subsystem Vendor ID." ui_params="{'read_only': 'false', 'description':'Specify a 15-bit UDID (bytes 10-11 of the data payload) for an external master when it initiates a Directed GET UDID Block Read Command to the Management Component Transport Protocol (MCTP) target address.'}" value="0x0" />
            <bit bit_low="16" bit_high="17" name="PchStrap50_MESMLink1Frequency" label="ME SMLink1 Frequency" ui_params="{'read_only': 'false', 'description':'Choose the operating speed for this SMBus network'}" params="{'value_list':{'RSVD':'0x0','Standard (100Khz)':'0x1','Fast Mode (400Khz)':'0x2','Fast Mode Plus (1Mhz)':'0x3'} }" value="0x1" />
            <bit bit_low="18" bit_high="31" name="PchStrap50_reserved_0xc8_31_18" label="reserved_0xc8_31_18" ui_params="{'read_only': 'true', 'visible': 'false'}" value="0x0" />
          </bit_register>
        </group>
        <group name="PchStrap51_gui_group" label="PCH Strap 51">
          <bit_register name="PchStrap51" label="PCH Strap 51" size="4" value="0x100">
            <bit bit_low="0" bit_high="0" name="PchStrap51_METCOSlaveConnectionSelection" label="ME TCO Slave Connection Selection" ui_params="{'read_only': 'false', 'description':'Select whether TCO Slave Connection is made to to Host SMBus or to SMLink0'}" params="{'value_list':{'Connected to Host SMBus Pins':'0x0','Connected to SMLink 0 Pins':'0x1'} }" value="0x0" />
            <bit bit_low="1" bit_high="7" name="PchStrap51_reserved_0xcc_7_1" label="reserved_0xcc_7_1" ui_params="{'read_only': 'true', 'visible': 'false'}" value="0x0" />
            <bit bit_low="8" bit_high="8" name="PchStrap51_MESMLink2Enabled" label="ME SMLink2 Enabled" ui_params="{'read_only': 'false', 'description':'Enable or disable this SMBus network.\nWhen this soft strap is enable, ensure that Soft strap 38 bit [8] is disabled. Not doing so may cause boot or functional issues on the platform.\nFinal ownership determined by FITC tools configuration: FITC -&gt; Configuration -&gt; Common -&gt; GPIO\nNote: Soft strap 69 bit [8] and Soft strap 38 bit [8] both can be disabled.'}" params="{'value_list':{'SMT Disabled':'0x0','SMT Enabled':'0x1'} }" value="0x1" />
            <bit bit_low="9" bit_high="15" name="PchStrap51_reserved_0xcc_15_9" label="reserved_0xcc_15_9" ui_params="{'read_only': 'true', 'visible': 'false'}" value="0x0" />
            <bit bit_low="16" bit_high="23" name="PchStrap51_MESMLink2GPTargetAddress" label="ME SMLink2 GP Target Address" ui_params="{'read_only': 'false', 'description':'When ME SMLink2 General Purpose Target Address Enable =’1’, there needs to be a valid GP address in this field. This address used here is design specific. The BIOS developer and / or platform hardware designer must supply an address with the criteria below. \nA valid address must be: \n• Non-zero value \n• Must be a unique address on the SMLink2 segment \n• Be compatible with the master on SMLink2 - For example if the GP address the master that needs read thermal information from a certain address, then this filed must be set accordingly.'}" value="0x0" />
            <bit bit_low="24" bit_high="30" name="PchStrap51_MESMLink2I2CTargetAddress" label="ME SMLink2 I2C Target Address" ui_params="{'read_only': 'false', 'description':'Specify 7-bit target address for I2C writes from device to PCH, if this capability is present. This address must not conflict with another device on the bus.'}" value="0x0" />
            <bit bit_low="31" bit_high="31" name="PchStrap51_reserved_0xcc_31_31" label="reserved_0xcc_31_31" ui_params="{'read_only': 'true', 'visible': 'false'}" value="0x0" />
          </bit_register>
        </group>
        <group name="PchStrap52_gui_group" label="PCH Strap 52">
          <bit_register name="PchStrap52" label="PCH Strap 52" size="4" value="0x0">
            <bit bit_low="0" bit_high="6" name="PchStrap52_reserved_0xd0_6_0" label="reserved_0xd0_6_0" ui_params="{'read_only': 'true', 'visible': 'false'}" value="0x0" />
            <bit bit_low="7" bit_high="7" name="PchStrap52_reserved_0xd0_7_7" label="reserved_0xd0_7_7" ui_params="{'read_only': 'true', 'visible': 'false'}" value="0x0" />
            <bit bit_low="8" bit_high="14" name="PchStrap52_reserved_0xd0_14_8" label="reserved_0xd0_14_8" ui_params="{'read_only': 'true', 'visible': 'false'}" value="0x0" />
            <bit bit_low="15" bit_high="15" name="PchStrap52_reserved_0xd0_15_15" label="reserved_0xd0_15_15" ui_params="{'read_only': 'true', 'visible': 'false'}" value="0x0" />
            <bit bit_low="16" bit_high="16" name="PchStrap52_MESMLink2I2CTargetAddressEnabled" label="ME SMLink2 I2C Target Address Enabled" ui_params="{'read_only': 'false', 'description':'If providing an I2C target address (for I2C writes), then set this to 1, otherwise 0.'}" params="{'value_list':{'I2C Target Address Disabled':'0x0','I2C Target Address Enabled':'0x1'} }" value="0x0" />
            <bit bit_low="17" bit_high="23" name="PchStrap52_reserved_0xd0_23_17" label="reserved_0xd0_23_17" ui_params="{'read_only': 'true', 'visible': 'false'}" value="0x0" />
            <bit bit_low="24" bit_high="24" name="PchStrap52_reserved_0xd0_24_24" label="reserved_0xd0_24_24" ui_params="{'read_only': 'true', 'visible': 'false'}" value="0x0" />
            <bit bit_low="25" bit_high="31" name="PchStrap52_reserved_0xd0_31_25" label="reserved_0xd0_31_25" ui_params="{'read_only': 'true', 'visible': 'false'}" value="0x0" />
          </bit_register>
        </group>
        <group name="PchStrap53_gui_group" label="PCH Strap 53">
          <bit_register name="PchStrap53" label="PCH Strap 53" size="4" value="0x0">
            <bit bit_low="0" bit_high="0" name="PchStrap53_MESMLink2MCTPAddressEnabled" label="ME SMLink2 MCTP Address Enabled" ui_params="{'read_only': 'false', 'description':'If providing an Management Component Transport Protocol (MCTP) target address, then set this to 1, otherwise 0.'}" params="{'value_list':{'MCTP Target Address Disabled':'0x0','MCTP Target Address Enabled':'0x1'} }" value="0x0" />
            <bit bit_low="1" bit_high="7" name="PchStrap53_reserved_0xd4_7_1" label="reserved_0xd4_7_1" ui_params="{'read_only': 'true', 'visible': 'false'}" value="0x0" />
            <bit bit_low="8" bit_high="8" name="PchStrap53_MESMLink2HostSMBusTargetAddressEnable" label="ME SMLink2 Host SMBus Target Address Enable" ui_params="{'read_only': 'false', 'description':'If providing a General Purpose (GP) target address (for I2C block reads), then set this to 1, otherwise 0.'}" params="{'value_list':{'Host SMBus Target Address Disabled':'0x0','Host SMBus Target Address Enabled':'0x1'} }" value="0x0" />
            <bit bit_low="9" bit_high="15" name="PchStrap53_reserved_0xd4_15_9" label="reserved_0xd4_15_9" ui_params="{'read_only': 'true', 'visible': 'false'}" value="0x0" />
            <bit bit_low="16" bit_high="31" name="PchStrap53_reserved_0xd4_31_16" label="reserved_0xd4_31_16" ui_params="{'read_only': 'true', 'visible': 'false'}" value="0x0" />
          </bit_register>
        </group>
        <group name="PchStrap54_gui_group" label="PCH Strap 54">
          <bit_register name="PchStrap54" label="PCH Strap 54" size="4" value="0x0">
            <bit bit_low="0" bit_high="15" name="PchStrap54_reserved_0xd8_15_0" label="reserved_0xd8_15_0" ui_params="{'read_only': 'true', 'visible': 'false'}" value="0x0" />
            <bit bit_low="16" bit_high="31" name="PchStrap54_MESMLink2MCTPUDID.SubsystemVendorID.SubsystemDeviceID." label="ME SMLink2 MCTP UDID. Subsystem Vendor ID. Subsystem Device ID." ui_params="{'read_only': 'false', 'description':'Specify a 15-bit UDID (bytes 10-11 of the data payload) for an external master when it initiates a Directed GET UDID Block Read Command to the Management Component Transport Protocol (MCTP) target address.'}" value="0x0" />
          </bit_register>
        </group>
        <group name="PchStrap55_gui_group" label="PCH Strap 55">
          <bit_register name="PchStrap55" label="PCH Strap 55" size="4" value="0x10000">
            <bit bit_low="0" bit_high="15" name="PchStrap55_MESMLink2MCTPUDID.SubsystemVendorID.SubsystemDeviceID." label="ME SMLink2 MCTP UDID. Subsystem Vendor ID. Subsystem Device ID." ui_params="{'read_only': 'false', 'description':'Specify a 15-bit UDID (bytes 10-11 of the data payload) for an external master when it initiates a Directed GET UDID Block Read Command to the Management Component Transport Protocol (MCTP) target address.'}" value="0x0" />
            <bit bit_low="16" bit_high="17" name="PchStrap55_MESMLink2Frequency" label="ME SMLink2 Frequency" ui_params="{'read_only': 'false', 'description':'Choose the operating speed for this SMBus network'}" params="{'value_list':{'RSVD':'0x0','Standard (100Khz)':'0x1','Fast Mode (400Khz)':'0x2','Fast Mode Plus (1Mhz)':'0x3'} }" value="0x1" />
            <bit bit_low="18" bit_high="31" name="PchStrap55_reserved_0xdc_31_18" label="reserved_0xdc_31_18" ui_params="{'read_only': 'true', 'visible': 'false'}" value="0x0" />
          </bit_register>
        </group>
        <group name="PchStrap56_gui_group" label="PCH Strap 56">
          <bit_register name="PchStrap56" label="PCH Strap 56" size="4" value="0x100">
            <bit bit_low="0" bit_high="0" name="PchStrap56_METCOSlaveConnectionSelection" label="ME TCO Slave Connection Selection" ui_params="{'read_only': 'false', 'description':'Select whether TCO Slave Connection is made to to Host SMBus or to SMLink0'}" params="{'value_list':{'Connected to Host SMBus Pins':'0x0','Connected to SMLink 0 Pins':'0x1'} }" value="0x0" />
            <bit bit_low="1" bit_high="7" name="PchStrap56_reserved_0xe0_7_1" label="reserved_0xe0_7_1" ui_params="{'read_only': 'true', 'visible': 'false'}" value="0x0" />
            <bit bit_low="8" bit_high="8" name="PchStrap56_MESMLink3Enabled" label="ME SMLink3 Enabled" ui_params="{'read_only': 'false', 'description':'Enable or disable this SMBus network.\nWhen this soft strap is enable, ensure that Soft strap 43 bit [8] is disabled. Not doing so may cause boot or functional issues on the platform.\nFinal ownership determined by FITC tools configuration: FITC -&gt; Configuration -&gt; Common -&gt; GPIO\nNote: Soft strap 74 bit [8] and Soft strap 43 bit [8] both can be disabled.'}" params="{'value_list':{'SMT Disabled':'0x0','SMT Enabled':'0x1'} }" value="0x1" />
            <bit bit_low="9" bit_high="15" name="PchStrap56_reserved_0xe0_15_9" label="reserved_0xe0_15_9" ui_params="{'read_only': 'true', 'visible': 'false'}" value="0x0" />
            <bit bit_low="16" bit_high="23" name="PchStrap56_MESMLink3GPTargetAddress" label="ME SMLink3 GP Target Address" ui_params="{'read_only': 'false', 'description':'When ME SMLink3 General Purpose Target Address Enable =’1’, there needs to be a valid GP address in this field. This address used here is design specific. The BIOS developer and / or platform hardware designer must supply an address with the criteria below. \nA valid address must be: \n• Non-zero value \n• Must be a unique address on the SMLink3 segment \n• Be compatible with the master on SMLink3 - For example if the GP address the master that needs read thermal information from a certain address, then this filed must be set accordingly.'}" value="0x0" />
            <bit bit_low="24" bit_high="30" name="PchStrap56_MESMLink3I2CTargetAddress" label="ME SMLink3 I2C Target Address" ui_params="{'read_only': 'false', 'description':'Specify 7-bit target address for I2C writes from device to PCH, if this capability is present. This address must not conflict with another device on the bus.'}" value="0x0" />
            <bit bit_low="31" bit_high="31" name="PchStrap56_reserved_0xe0_31_31" label="reserved_0xe0_31_31" ui_params="{'read_only': 'true', 'visible': 'false'}" value="0x0" />
          </bit_register>
        </group>
        <group name="PchStrap57_gui_group" label="PCH Strap 57">
          <bit_register name="PchStrap57" label="PCH Strap 57" size="4" value="0x0">
            <bit bit_low="0" bit_high="6" name="PchStrap57_reserved_0xe4_6_0" label="reserved_0xe4_6_0" ui_params="{'read_only': 'true', 'visible': 'false'}" value="0x0" />
            <bit bit_low="7" bit_high="7" name="PchStrap57_reserved_0xe4_7_7" label="reserved_0xe4_7_7" ui_params="{'read_only': 'true', 'visible': 'false'}" value="0x0" />
            <bit bit_low="8" bit_high="14" name="PchStrap57_reserved_0xe4_14_8" label="reserved_0xe4_14_8" ui_params="{'read_only': 'true', 'visible': 'false'}" value="0x0" />
            <bit bit_low="15" bit_high="15" name="PchStrap57_reserved_0xe4_15_15" label="reserved_0xe4_15_15" ui_params="{'read_only': 'true', 'visible': 'false'}" value="0x0" />
            <bit bit_low="16" bit_high="16" name="PchStrap57_MESMLink3I2CTargetAddressEnabled" label="ME SMLink3 I2C Target Address Enabled" ui_params="{'read_only': 'false', 'description':'If providing an I2C target address (for I2C writes), then set this to 1, otherwise 0.'}" params="{'value_list':{'I2C Target Address Disabled':'0x0','I2C Target Address Enabled':'0x1'} }" value="0x0" />
            <bit bit_low="17" bit_high="23" name="PchStrap57_reserved_0xe4_23_17" label="reserved_0xe4_23_17" ui_params="{'read_only': 'true', 'visible': 'false'}" value="0x0" />
            <bit bit_low="24" bit_high="24" name="PchStrap57_reserved_0xe4_24_24" label="reserved_0xe4_24_24" ui_params="{'read_only': 'true', 'visible': 'false'}" value="0x0" />
            <bit bit_low="25" bit_high="31" name="PchStrap57_reserved_0xe4_31_25" label="reserved_0xe4_31_25" ui_params="{'read_only': 'true', 'visible': 'false'}" value="0x0" />
          </bit_register>
        </group>
        <group name="PchStrap58_gui_group" label="PCH Strap 58">
          <bit_register name="PchStrap58" label="PCH Strap 58" size="4" value="0x0">
            <bit bit_low="0" bit_high="0" name="PchStrap58_MESMLink3MCTPAddressEnabled" label="ME SMLink3 MCTP Address Enabled" ui_params="{'read_only': 'false', 'description':'If providing an Management Component Transport Protocol (MCTP) target address, then set this to 1, otherwise 0.'}" params="{'value_list':{'MCTP Target Address Disabled':'0x0','MCTP Target Address Enabled':'0x1'} }" value="0x0" />
            <bit bit_low="1" bit_high="7" name="PchStrap58_reserved_0xe8_7_1" label="reserved_0xe8_7_1" ui_params="{'read_only': 'true', 'visible': 'false'}" value="0x0" />
            <bit bit_low="8" bit_high="8" name="PchStrap58_MESMLink3HostSMBusTargetAddressEnable" label="ME SMLink3 Host SMBus Target Address Enable" ui_params="{'read_only': 'false', 'description':'If providing a General Purpose (GP) target address (for I2C block reads), then set this to 1, otherwise 0.'}" params="{'value_list':{'Host SMBus Target Address Disabled':'0x0','Host SMBus Target Address Enabled':'0x1'} }" value="0x0" />
            <bit bit_low="9" bit_high="15" name="PchStrap58_reserved_0xe8_15_9" label="reserved_0xe8_15_9" ui_params="{'read_only': 'true', 'visible': 'false'}" value="0x0" />
            <bit bit_low="16" bit_high="31" name="PchStrap58_reserved_0xe8_31_16" label="reserved_0xe8_31_16" ui_params="{'read_only': 'true', 'visible': 'false'}" value="0x0" />
          </bit_register>
        </group>
        <group name="PchStrap59_gui_group" label="PCH Strap 59">
          <bit_register name="PchStrap59" label="PCH Strap 59" size="4" value="0x0">
            <bit bit_low="0" bit_high="15" name="PchStrap59_reserved_0xec_15_0" label="reserved_0xec_15_0" ui_params="{'read_only': 'true', 'visible': 'false'}" value="0x0" />
            <bit bit_low="16" bit_high="31" name="PchStrap59_MESMLink3MCTPUDID.SubsystemVendorID." label="ME SMLink3 MCTP UDID. Subsystem Vendor ID." ui_params="{'read_only': 'false', 'description':'Specify a 15-bit UDID (bytes 10-11 of the data payload) for an external master when it initiates a Directed GET UDID Block Read Command to the Management Component Transport Protocol (MCTP) target address.'}" value="0x0" />
          </bit_register>
        </group>
        <group name="PchStrap60_gui_group" label="PCH Strap 60">
          <bit_register name="PchStrap60" label="PCH Strap 60" size="4" value="0x10000">
            <bit bit_low="0" bit_high="15" name="PchStrap60_MESMLink3MCTPUDID.SubsystemVendorID." label="ME SMLink3 MCTP UDID. Subsystem Vendor ID." ui_params="{'read_only': 'false', 'description':'Specify a 15-bit UDID (bytes 10-11 of the data payload) for an external master when it initiates a Directed GET UDID Block Read Command to the Management Component Transport Protocol (MCTP) target address.'}" value="0x0" />
            <bit bit_low="16" bit_high="17" name="PchStrap60_MESMLink3Frequency" label="ME SMLink3 Frequency" ui_params="{'read_only': 'false', 'description':'Choose the operating speed for this SMBus network'}" params="{'value_list':{'RSVD':'0x0','Standard (100Khz)':'0x1','Fast Mode (400Khz)':'0x2','Fast Mode Plus (1Mhz)':'0x3'} }" value="0x1" />
            <bit bit_low="18" bit_high="31" name="PchStrap60_reserved_0xf0_31_18" label="reserved_0xf0_31_18" ui_params="{'read_only': 'true', 'visible': 'false'}" value="0x0" />
          </bit_register>
        </group>
        <group name="PchStrap61_gui_group" label="PCH Strap 61">
          <bit_register name="PchStrap61" label="PCH Strap 61" size="4" value="0x100">
            <bit bit_low="0" bit_high="0" name="PchStrap61_METCOSlaveConnectionSelection" label="ME TCO Slave Connection Selection" ui_params="{'read_only': 'false', 'description':'Select whether TCO Slave Connection is made to to Host SMBus or to SMLink0'}" params="{'value_list':{'Connected to Host SMBus Pins':'0x0','Connected to SMLink 0 Pins':'0x1'} }" value="0x0" />
            <bit bit_low="1" bit_high="7" name="PchStrap61_reserved_0xf4_7_1" label="reserved_0xf4_7_1" ui_params="{'read_only': 'true', 'visible': 'false'}" value="0x0" />
            <bit bit_low="8" bit_high="8" name="PchStrap61_MESMLink4Enabled" label="ME SMLink4 Enabled" ui_params="{'read_only': 'false', 'description':'Enable or disable this SMBus network.\nWhen this soft strap is enable, ensure that Soft strap 48 bit [8] is disabled. Not doing so may cause boot or functional issues on the platform.\nFinal ownership determined by FITC tools configuration: FITC -&gt; Configuration -&gt; Common -&gt; GPIO\nNote: Soft strap 79 bit [8] and Soft strap 48 bit [8] both can be disabled.'}" params="{'value_list':{'SMT Disabled':'0x0','SMT Enabled':'0x1'} }" value="0x1" />
            <bit bit_low="9" bit_high="15" name="PchStrap61_reserved_0xf4_15_9" label="reserved_0xf4_15_9" ui_params="{'read_only': 'true', 'visible': 'false'}" value="0x0" />
            <bit bit_low="16" bit_high="23" name="PchStrap61_MESMLink4GPTargetAddress" label="ME SMLink4 GP Target Address" ui_params="{'read_only': 'false', 'description':'When ME SMLink4 General Purpose Target Address Enable =’1’, there needs to be a valid GP address in this field. This address used here is design specific. The BIOS developer and / or platform hardware designer must supply an address with the criteria below. \nA valid address must be: \n• Non-zero value \n• Must be a unique address on the SMLink4 segment \n• Be compatible with the master on SMLink4 - For example if the GP address the master that needs read thermal information from a certain address, then this filed must be set accordingly.'}" value="0x0" />
            <bit bit_low="24" bit_high="30" name="PchStrap61_MESMLink4I2CTargetAddress" label="ME SMLink4 I2C Target Address" ui_params="{'read_only': 'false', 'description':'Specify 7-bit target address for I2C writes from device to PCH, if this capability is present. This address must not conflict with another device on the bus.'}" value="0x0" />
            <bit bit_low="31" bit_high="31" name="PchStrap61_reserved_0xf4_31_31" label="reserved_0xf4_31_31" ui_params="{'read_only': 'true', 'visible': 'false'}" value="0x0" />
          </bit_register>
        </group>
        <group name="PchStrap62_gui_group" label="PCH Strap 62">
          <bit_register name="PchStrap62" label="PCH Strap 62" size="4" value="0x0">
            <bit bit_low="0" bit_high="6" name="PchStrap62_reserved_0xf8_6_0" label="reserved_0xf8_6_0" ui_params="{'read_only': 'true', 'visible': 'false'}" value="0x0" />
            <bit bit_low="7" bit_high="7" name="PchStrap62_reserved_0xf8_7_7" label="reserved_0xf8_7_7" ui_params="{'read_only': 'true', 'visible': 'false'}" value="0x0" />
            <bit bit_low="8" bit_high="14" name="PchStrap62_reserved_0xf8_14_8" label="reserved_0xf8_14_8" ui_params="{'read_only': 'true', 'visible': 'false'}" value="0x0" />
            <bit bit_low="15" bit_high="15" name="PchStrap62_reserved_0xf8_15_15" label="reserved_0xf8_15_15" ui_params="{'read_only': 'true', 'visible': 'false'}" value="0x0" />
            <bit bit_low="16" bit_high="16" name="PchStrap62_MESMLink4I2CTargetAddressEnabled" label="ME SMLink4 I2C Target Address Enabled" ui_params="{'read_only': 'false', 'description':'If providing an I2C target address (for I2C writes), then set this to 1, otherwise 0.'}" params="{'value_list':{'I2C Target Address Disabled':'0x0','I2C Target Address Enabled':'0x1'} }" value="0x0" />
            <bit bit_low="17" bit_high="23" name="PchStrap62_reserved_0xf8_23_17" label="reserved_0xf8_23_17" ui_params="{'read_only': 'true', 'visible': 'false'}" value="0x0" />
            <bit bit_low="24" bit_high="24" name="PchStrap62_reserved_0xf8_24_24" label="reserved_0xf8_24_24" ui_params="{'read_only': 'true', 'visible': 'false'}" value="0x0" />
            <bit bit_low="25" bit_high="31" name="PchStrap62_reserved_0xf8_31_25" label="reserved_0xf8_31_25" ui_params="{'read_only': 'true', 'visible': 'false'}" value="0x0" />
          </bit_register>
        </group>
        <group name="PchStrap63_gui_group" label="PCH Strap 63">
          <bit_register name="PchStrap63" label="PCH Strap 63" size="4" value="0x0">
            <bit bit_low="0" bit_high="0" name="PchStrap63_MESMLink4MCTPAddressEnabled" label="ME SMLink4 MCTP Address Enabled" ui_params="{'read_only': 'false', 'description':'If providing an Management Component Transport Protocol (MCTP) target address, then set this to 1, otherwise 0.'}" params="{'value_list':{'MCTP Target Address Disabled':'0x0','MCTP Target Address Enabled':'0x1'} }" value="0x0" />
            <bit bit_low="1" bit_high="7" name="PchStrap63_reserved_0xfc_7_1" label="reserved_0xfc_7_1" ui_params="{'read_only': 'true', 'visible': 'false'}" value="0x0" />
            <bit bit_low="8" bit_high="8" name="PchStrap63_MESMLink4HostSMBusTargetAddressEnable" label="ME SMLink4 Host SMBus Target Address Enable" ui_params="{'read_only': 'false', 'description':'If providing a General Purpose (GP) target address (for I2C block reads), then set this to 1, otherwise 0.'}" params="{'value_list':{'Host SMBus Target Address Disabled':'0x0','Host SMBus Target Address Enabled':'0x1'} }" value="0x0" />
            <bit bit_low="9" bit_high="15" name="PchStrap63_reserved_0xfc_15_9" label="reserved_0xfc_15_9" ui_params="{'read_only': 'true', 'visible': 'false'}" value="0x0" />
            <bit bit_low="16" bit_high="31" name="PchStrap63_reserved_0xfc_31_16" label="reserved_0xfc_31_16" ui_params="{'read_only': 'true', 'visible': 'false'}" value="0x0" />
          </bit_register>
        </group>
        <group name="PchStrap64_gui_group" label="PCH Strap 64">
          <bit_register name="PchStrap64" label="PCH Strap 64" size="4" value="0x0">
            <bit bit_low="0" bit_high="15" name="PchStrap64_reserved_0x100_15_0" label="reserved_0x100_15_0" ui_params="{'read_only': 'true', 'visible': 'false'}" value="0x0" />
            <bit bit_low="16" bit_high="31" name="PchStrap64_MESMLink4MCTPUDID.SubsystemVendorID." label="ME SMLink4 MCTP UDID. Subsystem Vendor ID." ui_params="{'read_only': 'false', 'description':'Specify a 15-bit UDID (bytes 10-11 of the data payload) for an external master when it initiates a Directed GET UDID Block Read Command to the Management Component Transport Protocol (MCTP) target address.'}" value="0x0" />
          </bit_register>
        </group>
        <group name="PchStrap65_gui_group" label="PCH Strap 65">
          <bit_register name="PchStrap65" label="PCH Strap 65" size="4" value="0x10000">
            <bit bit_low="0" bit_high="15" name="PchStrap65_MESMLink4MCTPUDID.SubsystemVendorID." label="ME SMLink4 MCTP UDID. Subsystem Vendor ID." ui_params="{'read_only': 'false', 'description':'Specify a 15-bit UDID (bytes 10-11 of the data payload) for an external master when it initiates a Directed GET UDID Block Read Command to the Management Component Transport Protocol (MCTP) target address.'}" value="0x0" />
            <bit bit_low="16" bit_high="17" name="PchStrap65_MESMLink4Frequency" label="ME SMLink4 Frequency" ui_params="{'read_only': 'false', 'description':'Choose the operating speed for this SMBus network'}" params="{'value_list':{'RSVD':'0x0','Standard (100Khz)':'0x1','Fast Mode (400Khz)':'0x2','Fast Mode Plus (1Mhz)':'0x3'} }" value="0x1" />
            <bit bit_low="18" bit_high="31" name="PchStrap65_reserved_0x104_31_18" label="reserved_0x104_31_18" ui_params="{'read_only': 'true', 'visible': 'false'}" value="0x0" />
          </bit_register>
        </group>
        <group name="PchStrap66_gui_group" label="PCH Strap 66">
          <bit_register name="PchStrap66" label="PCH Strap 66" size="4" value="0x64">
            <bit bit_low="0" bit_high="6" name="PchStrap66_GbELegacyMACSMBusAddress" label="GbE Legacy MAC SMBus Address" ui_params="{'read_only': 'false'}" value="0x64" />
            <bit bit_low="7" bit_high="7" name="PchStrap66_reserved_0x108_7_7" label="reserved_0x108_7_7" ui_params="{'read_only': 'true', 'visible': 'false'}" value="0x0" />
            <bit bit_low="8" bit_high="14" name="PchStrap66_reserved_0x108_14_8" label="reserved_0x108_14_8" ui_params="{'read_only': 'true', 'visible': 'false'}" value="0x0" />
            <bit bit_low="15" bit_high="15" name="PchStrap66_reserved_0x108_15_15" label="reserved_0x108_15_15" ui_params="{'read_only': 'true', 'visible': 'false'}" value="0x0" />
            <bit bit_low="16" bit_high="16" name="PchStrap66_SMS1PMCSMBusAddressEnabled" label="SMS1 PMC SMBus Address Enabled" ui_params="{'read_only': 'false'}" params="{'value_list':{'PMC SMBus Address Disabled':'0x0','PMC SMBus Address Enabled':'0x1'} }" value="0x0" />
            <bit bit_low="17" bit_high="23" name="PchStrap66_reserved_0x108_23_17" label="reserved_0x108_23_17" ui_params="{'read_only': 'true', 'visible': 'false'}" value="0x0" />
            <bit bit_low="24" bit_high="24" name="PchStrap66_SMS1GbeLegacyMACSMBusAddressEnable" label="SMS1 Gbe Legacy MAC SMBus Address Enable" ui_params="{'read_only': 'false'}" params="{'value_list':{'GbE MAC Address Disabled':'0x0','GbE MAC Address Enabled':'0x1'} }" value="0x0" />
            <bit bit_low="25" bit_high="31" name="PchStrap66_reserved_0x108_31_25" label="reserved_0x108_31_25" ui_params="{'read_only': 'true', 'visible': 'false'}" value="0x0" />
          </bit_register>
        </group>
        <group name="PchStrap67_gui_group" label="PCH Strap 67">
          <bit_register name="PchStrap67" label="PCH Strap 67" size="4" value="0x1">
            <bit bit_low="0" bit_high="1" name="PchStrap67_SMS1PMCSMBusFrequency" label="SMS1 PMC SMBus Frequency" ui_params="{'read_only': 'false'}" params="{'value_list':{'RSVD':'0x0','Standard (100Khz)':'0x1','Fast Mode (400Khz)':'0x2','Fast Mode Plus (1Mhz)':'0x3'} }" value="0x1" />
            <bit bit_low="2" bit_high="7" name="PchStrap67_reserved_0x10c_7_2" label="reserved_0x10c_7_2" ui_params="{'read_only': 'true', 'visible': 'false'}" value="0x0" />
            <bit bit_low="8" bit_high="10" name="PchStrap67_SMS1PMCSMBusConnect" label="SMS1 PMC SMBus Connect" ui_params="{'read_only': 'false', 'description':'Indicates what SMT associated physical bus SMS is connected to.'}" params="{'value_list':{'SMS Not Connected to any bus':'0x0','SMT1 Bus':'0x1','SMT2 Bus':'0x2','SMT3 Bus':'0x3','SMT4 Bus':'0x4','SMT5 Bus':'0x5','SMT6 Bus':'0x6','RSVD':'0x7'} }" value="0x0" />
            <bit bit_low="11" bit_high="31" name="PchStrap67_reserved_0x10c_31_11" label="reserved_0x10c_31_11" ui_params="{'read_only': 'true', 'visible': 'false'}" value="0x0" />
          </bit_register>
        </group>
        <group name="PchStrap68_gui_group" label="PCH Strap 68">
          <bit_register name="PchStrap68" label="PCH Strap 68" size="4" value="0x64">
            <bit bit_low="0" bit_high="6" name="PchStrap68_SMS2GbEPHYSMBusAddress" label="SMS2 GbE PHY SMBus Address" ui_params="{'read_only': 'false'}" value="0x64" />
            <bit bit_low="7" bit_high="7" name="PchStrap68_reserved_0x110_7_7" label="reserved_0x110_7_7" ui_params="{'read_only': 'true', 'visible': 'false'}" value="0x0" />
            <bit bit_low="8" bit_high="14" name="PchStrap68_SMS2PMCSMBusAddress" label="SMS2 PMC SMBus Address" ui_params="{'read_only': 'false'}" value="0x0" />
            <bit bit_low="15" bit_high="15" name="PchStrap68_reserved_0x110_15_15" label="reserved_0x110_15_15" ui_params="{'read_only': 'true', 'visible': 'false'}" value="0x0" />
            <bit bit_low="16" bit_high="16" name="PchStrap68_SMS2PMCSMBusAddressEnabled" label="SMS2 PMC SMBus Address Enabled" ui_params="{'read_only': 'false'}" params="{'value_list':{'PMC SMBus Address Disabled':'0x0','PMC SMBus Address Enabled':'0x1'} }" value="0x0" />
            <bit bit_low="17" bit_high="23" name="PchStrap68_reserved_0x110_23_17" label="reserved_0x110_23_17" ui_params="{'read_only': 'true', 'visible': 'false'}" value="0x0" />
            <bit bit_low="24" bit_high="24" name="PchStrap68_SMS2GbEMACSMBusAddressEnable" label="SMS2 GbE MAC SMBus Address Enable" ui_params="{'read_only': 'false'}" params="{'value_list':{'GbE MAC Address Disabled':'0x0','GbE MAC Address Enabled':'0x1'} }" value="0x0" />
            <bit bit_low="25" bit_high="31" name="PchStrap68_reserved_0x110_31_25" label="reserved_0x110_31_25" ui_params="{'read_only': 'true', 'visible': 'false'}" value="0x0" />
          </bit_register>
        </group>
        <group name="PchStrap69_gui_group" label="PCH Strap 69">
          <bit_register name="PchStrap69" label="PCH Strap 69" size="4" value="0x1">
            <bit bit_low="0" bit_high="1" name="PchStrap69_SMS2PMCSMBusFrequency" label="SMS2 PMC SMBus Frequency" ui_params="{'read_only': 'false'}" params="{'value_list':{'RSVD':'0x0','Standard (100Khz)':'0x1','Fast Mode (400Khz)':'0x2','Fast Mode Plus (1Mhz)':'0x3'} }" value="0x1" />
            <bit bit_low="2" bit_high="7" name="PchStrap69_reserved_0x114_7_2" label="reserved_0x114_7_2" ui_params="{'read_only': 'true', 'visible': 'false'}" value="0x0" />
            <bit bit_low="8" bit_high="10" name="PchStrap69_SMS2PMCSMBusConnect" label="SMS2 PMC SMBus Connect" ui_params="{'read_only': 'false', 'description':'Indicates what SMT associated physical bus SMS is connected to.'}" params="{'value_list':{'SMS Not Connected to any bus':'0x0','SMT1 Bus':'0x1','SMT2 Bus':'0x2','SMT3 Bus':'0x3','SMT4 Bus':'0x4','SMT5 Bus':'0x5','SMT6 Bus':'0x6','RSVD':'0x7'} }" value="0x0" />
            <bit bit_low="11" bit_high="31" name="PchStrap69_reserved_0x114_31_11" label="reserved_0x114_31_11" ui_params="{'read_only': 'true', 'visible': 'false'}" value="0x0" />
          </bit_register>
        </group>
        <group name="PchStrap70_gui_group" label="PCH Strap 70">
          <bit_register name="PchStrap70" label="PCH Strap 70" size="4" value="0xfcff">
            <bit bit_low="0" bit_high="0" name="PchStrap70_SoftStrapvalueforport0type" label="Soft Strap value for port0 type" ui_params="{'read_only': 'false', 'description':'Soft Strap value for port0 type\n0: Statically assigned as BSSB capable\n1: Statically assigned as BSSB incapable'}" params="{'value_list':{'BSSB Enable':'0x0','BSSB Disable':'0x1'} }" value="0x1" />
            <bit bit_low="1" bit_high="1" name="PchStrap70_SoftStrapvalueforport1type" label="Soft Strap value for port1 type" ui_params="{'read_only': 'false', 'description':'Soft Strap value for port1 type'}" params="{'value_list':{'BSSB Enable':'0x0','BSSB Disable':'0x1'} }" value="0x1" />
            <bit bit_low="2" bit_high="2" name="PchStrap70_SoftStrapvalueforport2type" label="Soft Strap value for port2 type" ui_params="{'read_only': 'false', 'description':'Soft Strap value for port2 type'}" params="{'value_list':{'BSSB Enable':'0x0','BSSB Disable':'0x1'} }" value="0x1" />
            <bit bit_low="3" bit_high="3" name="PchStrap70_SoftStrapvalueforport3type" label="Soft Strap value for port3type" ui_params="{'read_only': 'false', 'description':'Soft Strap value for port3 type'}" params="{'value_list':{'BSSB Enable':'0x0','BSSB Disable':'0x1'} }" value="0x1" />
            <bit bit_low="4" bit_high="4" name="PchStrap70_SoftStrapvalueforport4type" label="Soft Strap value for port4 type" ui_params="{'read_only': 'false', 'description':'Soft Strap value for port4 type'}" params="{'value_list':{'BSSB Enable':'0x0','BSSB Disable':'0x1'} }" value="0x1" />
            <bit bit_low="5" bit_high="5" name="PchStrap70_SoftStrapvalueforport5type" label="Soft Strap value for port5 type" ui_params="{'read_only': 'false', 'description':'Soft Strap value for port5 type'}" params="{'value_list':{'BSSB Enable':'0x0','BSSB Disable':'0x1'} }" value="0x1" />
            <bit bit_low="6" bit_high="6" name="PchStrap70_SoftStrapvalueforport6type" label="Soft Strap value for port6 type" ui_params="{'read_only': 'false', 'description':'Soft Strap value for port6 type'}" params="{'value_list':{'BSSB Enable':'0x0','BSSB Disable':'0x1'} }" value="0x1" />
            <bit bit_low="7" bit_high="7" name="PchStrap70_SoftStrapvalueforport7type" label="Soft Strap value for port7 type" ui_params="{'read_only': 'false', 'description':'Soft Strap value for port7 type'}" params="{'value_list':{'BSSB Enable':'0x0','BSSB Disable':'0x1'} }" value="0x1" />
            <bit bit_low="8" bit_high="8" name="PchStrap70_SoftStrapvalueforport8type" label="Soft Strap value for port8 type" ui_params="{'read_only': 'false', 'description':'Soft Strap value for port8 type'}" params="{'value_list':{'BSSB Enable':'0x0','BSSB Disable':'0x1'} }" value="0x0" />
            <bit bit_low="9" bit_high="9" name="PchStrap70_SoftStrapvalueforport9type" label="Soft Strap value for port9 type" ui_params="{'read_only': 'false', 'description':'Soft Strap value for port9 type'}" params="{'value_list':{'BSSB Enable':'0x0','BSSB Disable':'0x1'} }" value="0x0" />
            <bit bit_low="10" bit_high="10" name="PchStrap70_SoftStrapvalueforport10type" label="Soft Strap value for port10 type" ui_params="{'read_only': 'false', 'description':'Soft Strap value for port10 type'}" params="{'value_list':{'BSSB Enable':'0x0','BSSB Disable':'0x1'} }" value="0x1" />
            <bit bit_low="11" bit_high="11" name="PchStrap70_SoftStrapvalueforport11type" label="Soft Strap value for port11 type" ui_params="{'read_only': 'false', 'description':'Soft Strap value for port11 type'}" params="{'value_list':{'BSSB Enable':'0x0','BSSB Disable':'0x1'} }" value="0x1" />
            <bit bit_low="12" bit_high="12" name="PchStrap70_SoftStrapvalueforport12type" label="Soft Strap value for port12 type" ui_params="{'read_only': 'false', 'description':'Soft Strap value for port12 type'}" params="{'value_list':{'BSSB Enable':'0x0','BSSB Disable':'0x1'} }" value="0x1" />
            <bit bit_low="13" bit_high="13" name="PchStrap70_SoftStrapvalueforport13type" label="Soft Strap value for port13 type" ui_params="{'read_only': 'false', 'description':'Soft Strap value for port13 type'}" params="{'value_list':{'BSSB Enable':'0x0','BSSB Disable':'0x1'} }" value="0x1" />
            <bit bit_low="14" bit_high="14" name="PchStrap70_SoftStrapvalueforport14type" label="Soft Strap value for port14 type" ui_params="{'read_only': 'false', 'description':'Soft Strap value for port14 type'}" params="{'value_list':{'BSSB Enable':'0x0','BSSB Disable':'0x1'} }" value="0x1" />
            <bit bit_low="15" bit_high="15" name="PchStrap70_SoftStrapvalueforport15type" label="Soft Strap value for port15 type" ui_params="{'read_only': 'false', 'description':'Soft Strap value for port15 type'}" params="{'value_list':{'BSSB Enable':'0x0','BSSB Disable':'0x1'} }" value="0x1" />
            <bit bit_low="16" bit_high="31" name="PchStrap70_reserved_0x118_31_16" label="reserved_0x118_31_16" ui_params="{'read_only': 'true', 'visible': 'false'}" value="0x0" />
          </bit_register>
        </group>
        <group name="PchStrap71_gui_group" label="PCH Strap 71">
          <bit_register name="PchStrap71" label="PCH Strap 71" size="4" value="0x0">
            <bit bit_low="0" bit_high="0" name="PchStrap71_reserved_0x11c_0_0" label="reserved_0x11c_0_0" ui_params="{'read_only': 'true', 'visible': 'false'}" value="0x0" />
            <bit bit_low="1" bit_high="1" name="PchStrap71_reserved_0x11c_1_1" label="reserved_0x11c_1_1" ui_params="{'read_only': 'true', 'visible': 'false'}" value="0x0" />
            <bit bit_low="2" bit_high="2" name="PchStrap71_reserved_0x11c_2_2" label="reserved_0x11c_2_2" ui_params="{'read_only': 'true', 'visible': 'false'}" value="0x0" />
            <bit bit_low="3" bit_high="3" name="PchStrap71_reserved_0x11c_3_3" label="reserved_0x11c_3_3" ui_params="{'read_only': 'true', 'visible': 'false'}" value="0x0" />
            <bit bit_low="4" bit_high="7" name="PchStrap71_reserved_0x11c_7_4" label="reserved_0x11c_7_4" ui_params="{'read_only': 'true', 'visible': 'false'}" value="0x0" />
            <bit bit_low="8" bit_high="31" name="PchStrap71_reserved_0x11c_31_8" label="reserved_0x11c_31_8" ui_params="{'read_only': 'true', 'visible': 'false'}" value="0x0" />
          </bit_register>
        </group>
        <group name="PchStrap72_gui_group" label="PCH Strap 72">
          <bit_register name="PchStrap72" label="PCH Strap 72" size="4" value="0x1">
            <bit bit_low="0" bit_high="0" name="PchStrap72_TPMOverSPIBusEnabled" label="TPM Over SPI Bus Enabled" ui_params="{'read_only': 'false', 'description':'TPM on SPI provided SPI TPM disable fuse = 0 and ME FTPM enable = 0'}" params="{'value_list':{'TPM on SPI Disabled':'0x0','TPM on SPI Enabled':'0x1'} }" value="0x1" />
            <bit bit_low="1" bit_high="1" name="PchStrap72_ProtectedRangeandTopSwapOverride" label="Protected Range and Top Swap Override" ui_params="{'read_only': 'false', 'description':'Enable SPI Top Swap capability for larger BIOS Boot Block sizes and BIOS Protected SPI Address Ranges capabilities.'}" params="{'value_list':{'Protected Range and Top Swap Override Enabled':'0x0','Protected Range and Top Swap Override Disabled':'0x1'} }" value="0x0" />
            <bit bit_low="2" bit_high="31" name="PchStrap72_reserved_0x120_31_2" label="reserved_0x120_31_2" ui_params="{'read_only': 'true', 'visible': 'false'}" value="0x0" />
          </bit_register>
        </group>
        <group name="PchStrap73_gui_group" label="PCH Strap 73">
          <bit_register name="PchStrap73" label="PCH Strap 73" size="4" value="0x6666661a">
            <bit bit_low="0" bit_high="0" name="PchStrap73_reserved_0x124_0_0" label="reserved_0x124_0_0" ui_params="{'read_only': 'true', 'visible': 'false'}" value="0x0" />
            <bit bit_low="1" bit_high="1" name="PchStrap73_PortStaggeringEnable" label="Port Staggering Enable" ui_params="{'read_only': 'false', 'description':'Sets the default for the Port Staggering Enable register.'}" params="{'value_list':{'Disable':'0x0','Enable':'0x1'} }" value="0x1" />
            <bit bit_low="2" bit_high="5" name="PchStrap73_reserved_0x124_5_2" label="reserved_0x124_5_2" ui_params="{'read_only': 'true', 'visible': 'false'}" value="0x6" />
            <bit bit_low="6" bit_high="7" name="PchStrap73_reserved_0x124_7_6" label="reserved_0x124_7_6" ui_params="{'read_only': 'true', 'visible': 'false'}" value="0x0" />
            <bit bit_low="8" bit_high="11" name="PchStrap73_reserved_0x124_11_8" label="reserved_0x124_11_8" ui_params="{'read_only': 'true', 'visible': 'false'}" value="0x6" />
            <bit bit_low="12" bit_high="15" name="PchStrap73_reserved_0x124_15_12" label="reserved_0x124_15_12" ui_params="{'read_only': 'true', 'visible': 'false'}" value="0x6" />
            <bit bit_low="16" bit_high="19" name="PchStrap73_reserved_0x124_19_16" label="reserved_0x124_19_16" ui_params="{'read_only': 'true', 'visible': 'false'}" value="0x6" />
            <bit bit_low="20" bit_high="23" name="PchStrap73_Lane4MuxStrap" label="Lane 4 Mux Strap" ui_params="{'read_only': 'false'}" params="{'value_list':{'Lane 4 is statically disabled':'0x0','Lane 4 is statically assigned to PCIE19':'0x5','Lane 4 is statically assigned to DMI4':'0x6','Lane 4 is statically assigned to SATA19':'0x7','RSVD1':'0xC','RSVD2':'0xD','RSVD3':'0xF'} }" value="0x6" />
            <bit bit_low="24" bit_high="27" name="PchStrap73_Lane5MuxStrap" label="Lane 5 Mux Strap" ui_params="{'read_only': 'false'}" params="{'value_list':{'Lane 5 is statically disabled':'0x0','Lane 5 is statically assigned to PCIE18':'0x5','Lane 5 is statically assigned to DMI5':'0x6','Lane 5 is statically assigned to SATA18':'0x7','RSVD1':'0xC','RSVD2':'0xD','RSVD3':'0xF'} }" value="0x6" />
            <bit bit_low="28" bit_high="31" name="PchStrap73_Lane6MuxStrap" label="Lane 6 Mux Strap" ui_params="{'read_only': 'false'}" params="{'value_list':{'Lane 6 is statically disabled':'0x0','Lane 6 is statically assigned to PCIE17':'0x5','Lane 6 is statically assigned to DMI6':'0x6','Lane 6 is statically assigned to SATA17':'0x7','RSVD1':'0xC','RSVD2':'0xD','RSVD3':'0xF'} }" value="0x6" />
          </bit_register>
        </group>
        <group name="PchStrap74_gui_group" label="PCH Strap 74">
          <bit_register name="PchStrap74" label="PCH Strap 74" size="4" value="0x15b55c56">
            <bit bit_low="0" bit_high="3" name="PchStrap74_Lane7MuxStrap" label="Lane 7 Mux Strap" ui_params="{'read_only': 'false'}" params="{'value_list':{'Lane 7 is statically disabled':'0x0','Lane 7 is statically assigned to PCIE16':'0x5','Lane 7 is statically assigned to DMI7':'0x6','Lane 7 is statically assigned to SATA16':'0x7','RSVD1':'0xC','RSVD2':'0xD','RSVD3':'0xF'} }" value="0x6" />
            <bit bit_low="4" bit_high="7" name="PchStrap74_Lane8MuxStrap" label="Lane 8 Mux Strap" ui_params="{'read_only': 'false'}" params="{'value_list':{'Lane 8 is statically disabled':'0x0','Lane 8 is statically assigned to PCIE15':'0x5','Lane 8 is statically assigned to SATA15':'0x7','Lane 8 is statically assigned to PXPB3':'0xB','Lane 8 selection based on GPIO for SATA vs PCIe. Value ’0’ to select SATA while value ’1’ to select PCIe. (NGFF M.2 or SATAe Connector)':'0xC','Lane 8 selection based on GPIO for SATA vs PCIe. Value ’1’ to select SATA while value ’0’ to select PCIe. (mSATA Connector)':'0xD','RSVD':'0xF'} }" value="0x5" />
            <bit bit_low="8" bit_high="11" name="PchStrap74_Lane9MuxStrap" label="Lane 9 Mux Strap" ui_params="{'read_only': 'false'}" params="{'value_list':{'Lane 9 is statically disabled':'0x0','Lane 9 is statically assigned to PCIE14':'0x5','Lane 9 is statically assigned to SATA14':'0x7','Lane 9 is statically assigned to GbE':'0x8','Lane 9 selection based on GPIO for SATA vs PCIe. Value ’0’ to select SATA while value ’1’ to select PCIe. (NGFF M.2 or SATAe Connector)':'0xC','Lane 9 selection based on GPIO for SATA vs PCIe. Value ’1’ to select SATA while value ’0’ to select PCIe. (mSATA Connector)':'0xD','RSVD':'0xF'} }" value="0xc" />
            <bit bit_low="12" bit_high="15" name="PchStrap74_Lane10MuxStrap" label="Lane 10 Mux Strap" ui_params="{'read_only': 'false'}" params="{'value_list':{'Lane 10 is statically disabled':'0x0','Lane 10 is statically assigned to PCIE13':'0x5','Lane 10 is statically assigned to SATA13':'0x7','Lane 10 is statically assigned to PXPB2':'0xB','Lane 10 selection based on GPIO for SATA vs PCIe. Value ’0’ to select SATA while value ’1’ to select PCIe. (NGFF M.2 or SATAe Connector)':'0xC','Lane 10 selection based on GPIO for SATA vs PCIe. Value ’1’ to select SATA while value ’0’ to select PCIe. (mSATA Connector)':'0xD','RSVD':'0xF'} }" value="0x5" />
            <bit bit_low="16" bit_high="19" name="PchStrap74_Lane11MuxStrap" label="Lane 11 Mux Strap" ui_params="{'read_only': 'false'}" params="{'value_list':{'Lane 11 is statically disabled':'0x0','Lane 11 is statically assigned to PCIE12':'0x5','Lane 11 is statically assigned to SATA12':'0x7','Lane 11 is statically assigned to GbE':'0x8','Lane 11 selection based on GPIO for SATA vs PCIe. Value ’0’ to select SATA while value ’1’ to select PCIe. (NGFF M.2 or SATAe Connector)':'0xC','Lane 11 selection based on GPIO for SATA vs PCIe. Value ’1’ to select SATA while value ’0’ to select PCIe. (mSATA Connector)':'0xD','RSVD':'0xF'} }" value="0x5" />
            <bit bit_low="20" bit_high="23" name="PchStrap74_Lane12MuxStrap" label="Lane 12 Mux Strap" ui_params="{'read_only': 'false'}" params="{'value_list':{'Lane 12 is statically disabled':'0x0','Lane 12 is statically assigned to PCIE11':'0x5','Lane 12 is statically assigned to SATA11':'0x7','Lane 12 is statically assigned to PXPB1':'0xB','Lane 12 selection based on GPIO for SATA vs PCIe. Value ’0’ to select SATA while value ’1’ to select PCIe. (NGFF M.2 or SATAe Connector)':'0xC','Lane 12 selection based on GPIO for SATA vs PCIe. Value ’1’ to select SATA while value ’0’ to select PCIe. (mSATA Connector)':'0xD','RSVD':'0xF'} }" value="0xb" />
            <bit bit_low="24" bit_high="27" name="PchStrap74_Lane13MuxStrap" label="Lane 13 Mux Strap" ui_params="{'read_only': 'false'}" params="{'value_list':{'Lane 13 is statically disabled':'0x0','Lane 13 is statically assigned to PCIE10':'0x5','Lane 13 is statically assigned to SATA10':'0x7','Lane 13 is statically assigned to GbE':'0x8','Lane 13 selection based on GPIO for SATA vs PCIe. Value ’0’ to select SATA while value ’1’ to select PCIe. (NGFF M.2 or SATAe Connector)':'0xC','Lane 13 selection based on GPIO for SATA vs PCIe. Value ’1’ to select SATA while value ’0’ to select PCIe. (mSATA Connector)':'0xD','RSVD':'0xF'} }" value="0x5" />
            <bit bit_low="28" bit_high="31" name="PchStrap74_Lane14MuxStrap" label="Lane 14 Mux Strap" ui_params="{'read_only': 'false'}" params="{'value_list':{'Lane 14 is statically disabled':'0x0','Lane 14 is statically assigned to USBX9':'0x1','Lane 14 is statically assigned to PCIE9':'0x5','Lane 14 is statically assigned to SATA9':'0x7','Lane 14 is statically assigned to PXPB0':'0xB','Lane 14 selection based on GPIO for SATA vs PCIe. Value ’0’ to select SATA while value ’1’ to select PCIe. (NGFF M.2 or SATAe Connector)':'0xC','Lane 14 selection based on GPIO for SATA vs PCIe. Value ’1’ to select SATA while value ’0’ to select PCIe. (mSATA Connector)':'0xD','RSVD':'0xF'} }" value="0x1" />
          </bit_register>
        </group>
        <group name="PchStrap75_gui_group" label="PCH Strap 75">
          <bit_register name="PchStrap75" label="PCH Strap 75" size="4" value="0x77777771">
            <bit bit_low="0" bit_high="3" name="PchStrap75_Lane15MuxStrap" label="Lane 15 Mux Strap" ui_params="{'read_only': 'false'}" params="{'value_list':{'Lane 15 is statically disabled':'0x0','Lane 15 is statically assigned to USBX8':'0x1','Lane 15 is statically assigned to PCIE8':'0x5','Lane 15 is statically assigned to SATA8':'0x7','Lane 15 selection based on GPIO for SATA vs PCIe. Value ’0’ to select SATA while value ’1’ to select PCIe. (NGFF M.2 or SATAe Connector)':'0xC','Lane 15 selection based on GPIO for SATA vs PCIe. Value ’1’ to select SATA while value ’0’ to select PCIe. (mSATA Connector)':'0xD','RSVD':'0xF'} }" value="0x1" />
            <bit bit_low="4" bit_high="7" name="PchStrap75_Lane16MuxStrap" label="Lane 16 Mux Strap" ui_params="{'read_only': 'false'}" params="{'value_list':{'Lane 16 is statically disabled':'0x0','Lane 16 is statically assigned to USBX7':'0x1','Lane 16 is statically assigned to PCIE7':'0x5','Lane 16 is statically assigned to SATA7':'0x7','Lane 16 selection based on GPIO for SATA vs PCIe. Value ’0’ to select SATA while value ’1’ to select PCIe. (NGFF M.2 or SATAe Connector)':'0xC','Lane 16 selection based on GPIO for SATA vs PCIe. Value ’1’ to select SATA while value ’0’ to select PCIe. (mSATA Connector)':'0xD','RSVD':'0xF'} }" value="0x7" />
            <bit bit_low="8" bit_high="11" name="PchStrap75_Lane17MuxStrap" label="Lane 17 Mux Strap" ui_params="{'read_only': 'false'}" params="{'value_list':{'Lane 17 is statically disabled':'0x0','Lane 17 is statically assigned to USBX6':'0x1','Lane 17 is statically assigned to PCIE6':'0x5','Lane 17 is statically assigned to SATA6':'0x7','Lane 17 selection based on GPIO for SATA vs PCIe. Value ’0’ to select SATA while value ’1’ to select PCIe. (NGFF M.2 or SATAe Connector)':'0xC','Lane 17 selection based on GPIO for SATA vs PCIe. Value ’1’ to select SATA while value ’0’ to select PCIe. (mSATA Connector)':'0xD','RSVD':'0xF'} }" value="0x7" />
            <bit bit_low="12" bit_high="15" name="PchStrap75_Lane18MuxStrap" label="Lane 18 Mux Strap" ui_params="{'read_only': 'false'}" params="{'value_list':{'Lane 18 is statically disabled':'0x0','Lane 18 is statically assigned to USBX5':'0x1','Lane 18 is statically assigned to PCIE5':'0x5','Lane 18 is statically assigned to SATA5':'0x7','Lane 18 selection based on GPIO for SATA vs PCIe. Value ’0’ to select SATA while value ’1’ to select PCIe. (NGFF M.2 or SATAe Connector)':'0xC','Lane 18 selection based on GPIO for SATA vs PCIe. Value ’1’ to select SATA while value ’0’ to select PCIe. (mSATA Connector)':'0xD','RSVD':'0xF'} }" value="0x7" />
            <bit bit_low="16" bit_high="19" name="PchStrap75_Lane19MuxStrap" label="Lane 19 Mux Strap" ui_params="{'read_only': 'false'}" params="{'value_list':{'Lane 19 is statically disabled':'0x0','Lane 19 is statically assigned to USBX4':'0x1','Lane 19 is statically assigned to PCIE4':'0x5','Lane 19 is statically assigned to SATA4':'0x7','Lane 19 selection based on GPIO for SATA vs PCIe. Value ’0’ to select SATA while value ’1’ to select PCIe. (NGFF M.2 or SATAe Connector)':'0xC','Lane 19 selection based on GPIO for SATA vs PCIe. Value ’1’ to select SATA while value ’0’ to select PCIe. (mSATA Connector)':'0xD','RSVD':'0xF'} }" value="0x7" />
            <bit bit_low="20" bit_high="23" name="PchStrap75_Lane20MuxStrap" label="Lane 20 Mux Strap" ui_params="{'read_only': 'false'}" params="{'value_list':{'Lane 20 is statically disabled':'0x0','Lane 20 is statically assigned to USBX3':'0x1','Lane 20 is statically assigned to PCIE3':'0x5','Lane 20 is statically assigned to SATA3':'0x7','RSVD1':'0xC','RSVD2':'0xD','Lane 20 selection based on M.2 Socket 2 Config Decode':'0xF'} }" value="0x7" />
            <bit bit_low="24" bit_high="27" name="PchStrap75_Lane21MuxStrap" label="Lane 21 Mux Strap" ui_params="{'read_only': 'false'}" params="{'value_list':{'Lane 21 is statically disabled':'0x0','Lane 21 is statically assigned to USBX2':'0x1','Lane 21 is statically assigned to PCIE2':'0x5','Lane 21 is statically assigned to SATA2':'0x7','RSVD1':'0xC','RSVD2':'0xD','Lane 21 selection based on M.2 Socket 2 Config Decode':'0xF'} }" value="0x7" />
            <bit bit_low="28" bit_high="31" name="PchStrap75_Lane22MuxStrap" label="Lane 22 Mux Strap" ui_params="{'read_only': 'false'}" params="{'value_list':{'Lane 22 is statically disabled':'0x0','Lane 22 is statically assigned to USBX1':'0x1','Lane 22 is statically assigned to PCIE1':'0x5','Lane 22 is statically assigned to SATA1':'0x7','RSVD1':'0xC','RSVD2':'0xD','Lane 22 selection based on M.2 Socket 2 Config Decode':'0xF'} }" value="0x7" />
          </bit_register>
        </group>
        <group name="PchStrap76_gui_group" label="PCH Strap 76">
          <bit_register name="PchStrap76" label="PCH Strap 76" size="4" value="0x7">
            <bit bit_low="0" bit_high="3" name="PchStrap76_Lane23MuxStrap" label="Lane 23 Mux Strap" ui_params="{'read_only': 'false'}" params="{'value_list':{'Lane 23 is statically disabled':'0x0','Lane 23 is statically assigned to USBX0':'0x1','Lane 23 is statically assigned to PCIE0':'0x5','Lane 23 is statically assigned to SATA0':'0x7','RSVD1':'0xC','RSVD2':'0xD','Lane 23 selection based on M.2 Socket 2 Config Decode':'0xF'} }" value="0x7" />
            <bit bit_low="4" bit_high="4" name="PchStrap76_reserved_0x130_4_4" label="reserved_0x130_4_4" ui_params="{'read_only': 'true', 'visible': 'false'}" value="0x0" />
            <bit bit_low="5" bit_high="31" name="PchStrap76_reserved_0x130_31_5" label="reserved_0x130_31_5" ui_params="{'read_only': 'true', 'visible': 'false'}" value="0x0" />
          </bit_register>
        </group>
        <group name="PchStrap77_gui_group" label="PCH Strap 77">
          <bit_register name="PchStrap77" label="PCH Strap 77" size="4" value="0xf1048091">
            <bit bit_low="0" bit_high="1" name="PchStrap77_reserved_0x134_1_0" label="reserved_0x134_1_0" ui_params="{'read_only': 'true', 'visible': 'false'}" value="0x1" />
            <bit bit_low="2" bit_high="7" name="PchStrap77_reserved_0x134_7_2" label="reserved_0x134_7_2" ui_params="{'read_only': 'true', 'visible': 'false'}" value="0x24" />
            <bit bit_low="8" bit_high="14" name="PchStrap77_reserved_0x134_14_8" label="reserved_0x134_14_8" ui_params="{'read_only': 'true', 'visible': 'false'}" value="0x0" />
            <bit bit_low="15" bit_high="15" name="PchStrap77_reserved_0x134_15_15" label="reserved_0x134_15_15" ui_params="{'read_only': 'true', 'visible': 'false'}" value="0x1" />
            <bit bit_low="16" bit_high="18" name="PchStrap77_reserved_0x134_18_16" label="reserved_0x134_18_16" ui_params="{'read_only': 'true', 'visible': 'false'}" value="0x4" />
            <bit bit_low="19" bit_high="23" name="PchStrap77_reserved_0x134_23_19" label="reserved_0x134_23_19" ui_params="{'read_only': 'true', 'visible': 'false'}" value="0x0" />
            <bit bit_low="24" bit_high="25" name="PchStrap77_reserved_0x134_25_24" label="reserved_0x134_25_24" ui_params="{'read_only': 'true', 'visible': 'false'}" value="0x1" />
            <bit bit_low="26" bit_high="26" name="PchStrap77_reserved_0x134_26_26" label="reserved_0x134_26_26" ui_params="{'read_only': 'true', 'visible': 'false'}" value="0x0" />
            <bit bit_low="27" bit_high="27" name="PchStrap77_reserved_0x134_27_27" label="reserved_0x134_27_27" ui_params="{'read_only': 'true', 'visible': 'false'}" value="0x0" />
            <bit bit_low="28" bit_high="31" name="PchStrap77_reserved_0x134_31_28" label="reserved_0x134_31_28" ui_params="{'read_only': 'true', 'visible': 'false'}" value="0xf" />
          </bit_register>
        </group>
        <group name="PchStrap78_gui_group" label="PCH Strap 78">
          <bit_register name="PchStrap78" label="PCH Strap 78" size="4" value="0xfdfdfdf1">
            <bit bit_low="0" bit_high="1" name="PchStrap78_reserved_0x138_1_0" label="reserved_0x138_1_0" ui_params="{'read_only': 'true', 'visible': 'false'}" value="0x1" />
            <bit bit_low="2" bit_high="2" name="PchStrap78_reserved_0x138_2_2" label="reserved_0x138_2_2" ui_params="{'read_only': 'true', 'visible': 'false'}" value="0x0" />
            <bit bit_low="3" bit_high="3" name="PchStrap78_reserved_0x138_3_3" label="reserved_0x138_3_3" ui_params="{'read_only': 'true', 'visible': 'false'}" value="0x0" />
            <bit bit_low="4" bit_high="7" name="PchStrap78_reserved_0x138_7_4" label="reserved_0x138_7_4" ui_params="{'read_only': 'true', 'visible': 'false'}" value="0xf" />
            <bit bit_low="8" bit_high="9" name="PchStrap78_reserved_0x138_9_8" label="reserved_0x138_9_8" ui_params="{'read_only': 'true', 'visible': 'false'}" value="0x1" />
            <bit bit_low="10" bit_high="15" name="PchStrap78_reserved_0x138_15_10" label="reserved_0x138_15_10" ui_params="{'read_only': 'true', 'visible': 'false'}" value="0x3f" />
            <bit bit_low="16" bit_high="17" name="PchStrap78_reserved_0x138_17_16" label="reserved_0x138_17_16" ui_params="{'read_only': 'true', 'visible': 'false'}" value="0x1" />
            <bit bit_low="18" bit_high="23" name="PchStrap78_reserved_0x138_23_18" label="reserved_0x138_23_18" ui_params="{'read_only': 'true', 'visible': 'false'}" value="0x3f" />
            <bit bit_low="24" bit_high="25" name="PchStrap78_reserved_0x138_25_24" label="reserved_0x138_25_24" ui_params="{'read_only': 'true', 'visible': 'false'}" value="0x1" />
            <bit bit_low="26" bit_high="31" name="PchStrap78_reserved_0x138_31_26" label="reserved_0x138_31_26" ui_params="{'read_only': 'true', 'visible': 'false'}" value="0x3f" />
          </bit_register>
        </group>
        <group name="PchStrap79_gui_group" label="PCH Strap 79">
          <bit_register name="PchStrap79" label="PCH Strap 79" size="4" value="0x0">
            <bit bit_low="0" bit_high="0" name="PchStrap79_reserved_0x13c_0_0" label="reserved_0x13c_0_0" ui_params="{'read_only': 'true', 'visible': 'false'}" value="0x0" />
            <bit bit_low="1" bit_high="1" name="PchStrap79_reserved_0x130_1_1" label="reserved_0x130_1_1" ui_params="{'read_only': 'true', 'visible': 'false'}" value="0x0" />
            <bit bit_low="2" bit_high="3" name="PchStrap79_reserved_0x13c_3_2" label="reserved_0x13c_3_2" ui_params="{'read_only': 'true', 'visible': 'false'}" value="0x0" />
            <bit bit_low="4" bit_high="4" name="PchStrap79_reserved_0x13c_4_4" label="reserved_0x13c_4_4" ui_params="{'read_only': 'true', 'visible': 'false'}" value="0x0" />
            <bit bit_low="5" bit_high="7" name="PchStrap79_reserved_0x13c_7_5" label="reserved_0x13c_7_5" ui_params="{'read_only': 'true', 'visible': 'false'}" value="0x0" />
            <bit bit_low="8" bit_high="31" name="PchStrap79_reserved_0x13c_31_8" label="reserved_0x13c_31_8" ui_params="{'read_only': 'true', 'visible': 'false'}" value="0x0" />
          </bit_register>
        </group>
      </group>
    </group>
    <!-- PCH Straps configuration end -->
  </configuration>
  <layout>
    <!-- PCH Straps layout Start -->
    <fpsba>
      <!--EBG_SoftStraps_0v95.xlsx-->
      <number calculate="/configuration/PchStrap0.value" name="PchStrap0" size="4" />
      <number calculate="/configuration/PchStrap1.value" name="PchStrap1" size="4" />
      <number calculate="/configuration/PchStrap2.value" name="PchStrap2" size="4" />
      <number calculate="/configuration/PchStrap3.value" name="PchStrap3" size="4" />
      <number calculate="/configuration/PchStrap4.value" name="PchStrap4" size="4" />
      <number calculate="/configuration/PchStrap5.value" name="PchStrap5" size="4" />
      <number calculate="/configuration/PchStrap6.value" name="PchStrap6" size="4" />
      <number calculate="/configuration/PchStrap7.value" name="PchStrap7" size="4" />
      <number calculate="/configuration/PchStrap8.value" name="PchStrap8" size="4" />
      <number calculate="/configuration/PchStrap9.value" name="PchStrap9" size="4" />
      <number calculate="/configuration/PchStrap10.value" name="PchStrap10" size="4" />
      <number calculate="/configuration/PchStrap11.value" name="PchStrap11" size="4" />
      <number calculate="/configuration/PchStrap12.value" name="PchStrap12" size="4" />
      <number calculate="/configuration/PchStrap13.value" name="PchStrap13" size="4" />
      <number calculate="/configuration/PchStrap14.value" name="PchStrap14" size="4" />
      <number calculate="/configuration/PchStrap15.value" name="PchStrap15" size="4" />
      <number calculate="/configuration/PchStrap16.value" name="PchStrap16" size="4" />
      <number calculate="/configuration/PchStrap17.value" name="PchStrap17" size="4" />
      <number calculate="/configuration/PchStrap18.value" name="PchStrap18" size="4" />
      <number calculate="/configuration/PchStrap19.value" name="PchStrap19" size="4" />
      <number calculate="/configuration/PchStrap20.value" name="PchStrap20" size="4" />
      <number calculate="/configuration/PchStrap21.value" name="PchStrap21" size="4" />
      <number calculate="/configuration/PchStrap22.value" name="PchStrap22" size="4" />
      <number calculate="/configuration/PchStrap23.value" name="PchStrap23" size="4" />
      <number calculate="/configuration/PchStrap24.value" name="PchStrap24" size="4" />
      <number calculate="/configuration/PchStrap25.value" name="PchStrap25" size="4" />
      <number calculate="/configuration/PchStrap26.value" name="PchStrap26" size="4" />
      <number calculate="/configuration/PchStrap27.value" name="PchStrap27" size="4" />
      <number calculate="/configuration/PchStrap28.value" name="PchStrap28" size="4" />
      <number calculate="/configuration/PchStrap29.value" name="PchStrap29" size="4" />
      <number calculate="/configuration/PchStrap30.value" name="PchStrap30" size="4" />
      <number calculate="/configuration/PchStrap31.value" name="PchStrap31" size="4" />
      <number calculate="/configuration/PchStrap32.value" name="PchStrap32" size="4" />
      <number calculate="/configuration/PchStrap33.value" name="PchStrap33" size="4" />
      <number calculate="/configuration/PchStrap34.value" name="PchStrap34" size="4" />
      <number calculate="/configuration/PchStrap35.value" name="PchStrap35" size="4" />
      <number calculate="/configuration/PchStrap36.value" name="PchStrap36" size="4" />
      <number calculate="/configuration/PchStrap37.value" name="PchStrap37" size="4" />
      <number calculate="/configuration/PchStrap38.value" name="PchStrap38" size="4" />
      <number calculate="/configuration/PchStrap39.value" name="PchStrap39" size="4" />
      <number calculate="/configuration/PchStrap40.value" name="PchStrap40" size="4" />
      <number calculate="/configuration/PchStrap41.value" name="PchStrap41" size="4" />
      <number calculate="/configuration/PchStrap42.value" name="PchStrap42" size="4" />
      <number calculate="/configuration/PchStrap43.value" name="PchStrap43" size="4" />
      <number calculate="/configuration/PchStrap44.value" name="PchStrap44" size="4" />
      <number calculate="/configuration/PchStrap45.value" name="PchStrap45" size="4" />
      <number calculate="/configuration/PchStrap46.value" name="PchStrap46" size="4" />
      <number calculate="/configuration/PchStrap47.value" name="PchStrap47" size="4" />
      <number calculate="/configuration/PchStrap48.value" name="PchStrap48" size="4" />
      <number calculate="/configuration/PchStrap49.value" name="PchStrap49" size="4" />
      <number calculate="/configuration/PchStrap50.value" name="PchStrap50" size="4" />
      <number calculate="/configuration/PchStrap51.value" name="PchStrap51" size="4" />
      <number calculate="/configuration/PchStrap52.value" name="PchStrap52" size="4" />
      <number calculate="/configuration/PchStrap53.value" name="PchStrap53" size="4" />
      <number calculate="/configuration/PchStrap54.value" name="PchStrap54" size="4" />
      <number calculate="/configuration/PchStrap55.value" name="PchStrap55" size="4" />
      <number calculate="/configuration/PchStrap56.value" name="PchStrap56" size="4" />
      <number calculate="/configuration/PchStrap57.value" name="PchStrap57" size="4" />
      <number calculate="/configuration/PchStrap58.value" name="PchStrap58" size="4" />
      <number calculate="/configuration/PchStrap59.value" name="PchStrap59" size="4" />
      <number calculate="/configuration/PchStrap60.value" name="PchStrap60" size="4" />
      <number calculate="/configuration/PchStrap61.value" name="PchStrap61" size="4" />
      <number calculate="/configuration/PchStrap62.value" name="PchStrap62" size="4" />
      <number calculate="/configuration/PchStrap63.value" name="PchStrap63" size="4" />
      <number calculate="/configuration/PchStrap64.value" name="PchStrap64" size="4" />
      <number calculate="/configuration/PchStrap65.value" name="PchStrap65" size="4" />
      <number calculate="/configuration/PchStrap66.value" name="PchStrap66" size="4" />
      <number calculate="/configuration/PchStrap67.value" name="PchStrap67" size="4" />
      <number calculate="/configuration/PchStrap68.value" name="PchStrap68" size="4" />
      <number calculate="/configuration/PchStrap69.value" name="PchStrap69" size="4" />
      <number calculate="/configuration/PchStrap70.value" name="PchStrap70" size="4" />
      <number calculate="/configuration/PchStrap71.value" name="PchStrap71" size="4" />
      <number calculate="/configuration/PchStrap72.value" name="PchStrap72" size="4" />
      <number calculate="/configuration/PchStrap73.value" name="PchStrap73" size="4" />
      <number calculate="/configuration/PchStrap74.value" name="PchStrap74" size="4" />
      <number calculate="/configuration/PchStrap75.value" name="PchStrap75" size="4" />
      <number calculate="/configuration/PchStrap76.value" name="PchStrap76" size="4" />
      <number calculate="/configuration/PchStrap77.value" name="PchStrap77" size="4" />
      <number calculate="/configuration/PchStrap78.value" name="PchStrap78" size="4" />
      <number calculate="/configuration/PchStrap79.value" name="PchStrap79" size="4" />
    </fpsba>
    <!-- PCH Straps layout End -->
  </layout>
</container>