# ----------------------------------------
# Jasper Version Info
# tool      : Jasper 2023.09
# platform  : Linux 6.5.0-44-generic
# version   : 2023.09p002 64 bits
# build date: 2023.11.21 13:10:30 UTC
# ----------------------------------------
# started   : 2024-07-31 21:57:09 -03
# hostname  : victorhug-340XAA-350XAA-550XAA.(none)
# pid       : 16493
# arguments : '-label' 'session_0' '-console' '//127.0.0.1:33909' '-style' 'windows' '-data' 'AAAA1HicVY69CsJQFIO/q7iKD9FJ8FJ/Cg4duripRQuuItVNvKWtCC76qL7JNVYKmnASCDkQA8QP7z0NunfJgCUrtiykKTs5BERMmBOSyEPRMmaqs1KrbKZGA/P6OrHhF2bz/HPotcW20tENGXHgLDpu7LlyoZIWoqOk5sRReUqmdp+19mVaUJPr54M3OcAYaQ==' '-proj' '/home/victorhug/Documents/TCC/C贸digo/NES_MiSTerCadence/formal/jgproject/sessionLogs/session_0' '-init' '-hidden' '/home/victorhug/Documents/TCC/C贸digo/NES_MiSTerCadence/formal/jgproject/.tmp/.initCmds.tcl' 'NES.tcl'

Any disclosure about the Cadence Design Systems software or its use
model to any third party violates the written Non-Disclosure Agreement
between Cadence Design Systems, Inc. and the customer.

THIS SOFTWARE CONTAINS CONFIDENTIAL INFORMATION AND TRADE SECRETS OF
CADENCE DESIGN SYSTEMS, INC. USE, DISCLOSURE, OR REPRODUCTION IS
PROHIBITED WITHOUT THE PRIOR EXPRESS WRITTEN PERMISSION OF CADENCE
DESIGN SYSTEMS, INC.

Copyright (C) 2000-2023 Cadence Design Systems, Inc. All Rights
Reserved.  Unpublished -- rights reserved under the copyright laws of
the United States.

This product includes software developed by others and redistributed
according to license agreement. See doc/third_party_readme.txt for
further details.

RESTRICTED RIGHTS LEGEND

Use, duplication, or disclosure by the Government is subject to
restrictions as set forth in subparagraph (c) (1) (ii) of the Rights in
Technical Data and Computer Software clause at DFARS 252.227-7013 or
subparagraphs (c) (1) and (2) of Commercial Computer Software -- Restricted
Rights at 48 CFR 52.227-19, as applicable.


                          Cadence Design Systems, Inc.
                          2655 Seely Avenue
                          San Jose, CA 95134
                          Phone: 408.943.1234

For technical assistance visit http://support.cadence.com.

Jasper Apps Analysis Session - /home/victorhug/Documents/TCC/C贸digo/NES_MiSTerCadence/formal/jgproject/sessionLogs/session_0

INFO: successfully checked out licenses "jasper_interactive" and "jasper_fao".
INFO: reading configuration file "/home/victorhug/.config/cadence/jasper.conf".
% 
% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
% 
% # Load checks that will be verified
% # config_rtlds -rule -load /home/jef/cadence/installs/jasper_2023.09p002/etc/res/rtlds/rules/superlint_VHDL.def
% # config_rtlds -rule -load /home/jef/cadence/installs/jasper_2023.09p002/etc/res/rtlds/rules/superlint_Verilog_SystemVerilog.def 
% #config_rtlds -rule -load Superlint_Deployment_Rulefile_Lint_2022_09_Customer.def
% 
% 
% # analyze -register -vhdl -f files_vhd.f
% # analyze -sort -vhdl -f files_vhd.f
% 
% analyze -vhdl ../rtl/statemanager.vhd
[-- (VHDL-1481)] Analyzing VHDL file '/home/victorhug/cadence/installs/Update_JASPER23.09.002_lnx86_1of1/jasper_2023.09p002/lib/vhdl/packages/vhdl_1993/std/standard.vhd' into library 'std'
[INFO (VHDL-1014)] /home/victorhug/cadence/installs/Update_JASPER23.09.002_lnx86_1of1/jasper_2023.09p002/lib/vhdl/packages/vhdl_1993/std/standard.vhd(9): analyzing package 'standard'
[-- (VHDL-1481)] Analyzing VHDL file '/home/victorhug/cadence/installs/Update_JASPER23.09.002_lnx86_1of1/jasper_2023.09p002/lib/vhdl/packages/vhdl_1993/std/textio.vhd' into library 'std'
[INFO (VHDL-1014)] /home/victorhug/cadence/installs/Update_JASPER23.09.002_lnx86_1of1/jasper_2023.09p002/lib/vhdl/packages/vhdl_1993/std/textio.vhd(13): analyzing package 'textio'
[INFO (VHDL-1013)] /home/victorhug/cadence/installs/Update_JASPER23.09.002_lnx86_1of1/jasper_2023.09p002/lib/vhdl/packages/vhdl_1993/std/textio.vhd(114): analyzing package body 'textio'
[-- (VHDL-1481)] Analyzing VHDL file '/home/victorhug/cadence/installs/Update_JASPER23.09.002_lnx86_1of1/jasper_2023.09p002/lib/vhdl/packages/vhdl_1993/vl/mixed_lang_vltype.vhd' into library 'vl'
[INFO (VHDL-1014)] /home/victorhug/cadence/installs/Update_JASPER23.09.002_lnx86_1of1/jasper_2023.09p002/lib/vhdl/packages/vhdl_1993/vl/mixed_lang_vltype.vhd(22): analyzing package 'vl_types'
[INFO (VHDL-1013)] /home/victorhug/cadence/installs/Update_JASPER23.09.002_lnx86_1of1/jasper_2023.09p002/lib/vhdl/packages/vhdl_1993/vl/mixed_lang_vltype.vhd(101): analyzing package body 'vl_types'
[-- (VHDL-1481)] Analyzing VHDL file '/home/victorhug/cadence/installs/Update_JASPER23.09.002_lnx86_1of1/jasper_2023.09p002/lib/vhdl/packages/vhdl_1993/synopsys/syn_attr.vhd' into library 'synopsys'
[INFO (VHDL-1014)] /home/victorhug/cadence/installs/Update_JASPER23.09.002_lnx86_1of1/jasper_2023.09p002/lib/vhdl/packages/vhdl_1993/synopsys/syn_attr.vhd(39): analyzing package 'attributes'
[-- (VHDL-1481)] Analyzing VHDL file '/home/victorhug/cadence/installs/Update_JASPER23.09.002_lnx86_1of1/jasper_2023.09p002/lib/vhdl/packages/vhdl_1993/ieee/std_1164.vhd' into library 'ieee'
[INFO (VHDL-1014)] /home/victorhug/cadence/installs/Update_JASPER23.09.002_lnx86_1of1/jasper_2023.09p002/lib/vhdl/packages/vhdl_1993/ieee/std_1164.vhd(15): analyzing package 'std_logic_1164'
[INFO (VHDL-1013)] /home/victorhug/cadence/installs/Update_JASPER23.09.002_lnx86_1of1/jasper_2023.09p002/lib/vhdl/packages/vhdl_1993/ieee/std_1164.vhd(178): analyzing package body 'std_logic_1164'
[-- (VHDL-1481)] Analyzing VHDL file '/home/victorhug/cadence/installs/Update_JASPER23.09.002_lnx86_1of1/jasper_2023.09p002/lib/vhdl/packages/vhdl_1993/ieee/numeric_std.vhd' into library 'ieee'
[INFO (VHDL-1014)] /home/victorhug/cadence/installs/Update_JASPER23.09.002_lnx86_1of1/jasper_2023.09p002/lib/vhdl/packages/vhdl_1993/ieee/numeric_std.vhd(57): analyzing package 'numeric_std'
[INFO (VHDL-1013)] /home/victorhug/cadence/installs/Update_JASPER23.09.002_lnx86_1of1/jasper_2023.09p002/lib/vhdl/packages/vhdl_1993/ieee/numeric_std.vhd(874): analyzing package body 'numeric_std'
[-- (VHDL-1481)] Analyzing VHDL file '/home/victorhug/cadence/installs/Update_JASPER23.09.002_lnx86_1of1/jasper_2023.09p002/lib/vhdl/packages/vhdl_1993/ieee/numeric_bit.vhd' into library 'ieee'
[INFO (VHDL-1014)] /home/victorhug/cadence/installs/Update_JASPER23.09.002_lnx86_1of1/jasper_2023.09p002/lib/vhdl/packages/vhdl_1993/ieee/numeric_bit.vhd(54): analyzing package 'numeric_bit'
[INFO (VHDL-1013)] /home/victorhug/cadence/installs/Update_JASPER23.09.002_lnx86_1of1/jasper_2023.09p002/lib/vhdl/packages/vhdl_1993/ieee/numeric_bit.vhd(834): analyzing package body 'numeric_bit'
[-- (VHDL-1481)] Analyzing VHDL file '/home/victorhug/cadence/installs/Update_JASPER23.09.002_lnx86_1of1/jasper_2023.09p002/lib/vhdl/packages/vhdl_1993/ieee/timing_p.vhd' into library 'ieee'
[INFO (VHDL-1014)] /home/victorhug/cadence/installs/Update_JASPER23.09.002_lnx86_1of1/jasper_2023.09p002/lib/vhdl/packages/vhdl_1993/ieee/timing_p.vhd(68): analyzing package 'vital_timing'
[-- (VHDL-1481)] Analyzing VHDL file '/home/victorhug/cadence/installs/Update_JASPER23.09.002_lnx86_1of1/jasper_2023.09p002/lib/vhdl/packages/vhdl_1993/ieee/timing_b.vhd' into library 'ieee'
[INFO (VHDL-1013)] /home/victorhug/cadence/installs/Update_JASPER23.09.002_lnx86_1of1/jasper_2023.09p002/lib/vhdl/packages/vhdl_1993/ieee/timing_b.vhd(54): analyzing package body 'vital_timing'
[-- (VHDL-1481)] Analyzing VHDL file '/home/victorhug/cadence/installs/Update_JASPER23.09.002_lnx86_1of1/jasper_2023.09p002/lib/vhdl/packages/vhdl_1993/ieee/prmtvs_p.vhd' into library 'ieee'
[INFO (VHDL-1014)] /home/victorhug/cadence/installs/Update_JASPER23.09.002_lnx86_1of1/jasper_2023.09p002/lib/vhdl/packages/vhdl_1993/ieee/prmtvs_p.vhd(50): analyzing package 'vital_primitives'
[-- (VHDL-1481)] Analyzing VHDL file '/home/victorhug/cadence/installs/Update_JASPER23.09.002_lnx86_1of1/jasper_2023.09p002/lib/vhdl/packages/vhdl_1993/ieee/prmtvs_b.vhd' into library 'ieee'
[INFO (VHDL-1013)] /home/victorhug/cadence/installs/Update_JASPER23.09.002_lnx86_1of1/jasper_2023.09p002/lib/vhdl/packages/vhdl_1993/ieee/prmtvs_b.vhd(38): analyzing package body 'vital_primitives'
[-- (VHDL-1481)] Analyzing VHDL file '/home/victorhug/cadence/installs/Update_JASPER23.09.002_lnx86_1of1/jasper_2023.09p002/lib/vhdl/packages/vhdl_1993/ieee/syn_arit.vhd' into library 'ieee'
[INFO (VHDL-1014)] /home/victorhug/cadence/installs/Update_JASPER23.09.002_lnx86_1of1/jasper_2023.09p002/lib/vhdl/packages/vhdl_1993/ieee/syn_arit.vhd(25): analyzing package 'std_logic_arith'
[INFO (VHDL-1013)] /home/victorhug/cadence/installs/Update_JASPER23.09.002_lnx86_1of1/jasper_2023.09p002/lib/vhdl/packages/vhdl_1993/ieee/syn_arit.vhd(206): analyzing package body 'std_logic_arith'
[-- (VHDL-1481)] Analyzing VHDL file '/home/victorhug/cadence/installs/Update_JASPER23.09.002_lnx86_1of1/jasper_2023.09p002/lib/vhdl/packages/vhdl_1993/ieee/syn_unsi.vhd' into library 'ieee'
[INFO (VHDL-1014)] /home/victorhug/cadence/installs/Update_JASPER23.09.002_lnx86_1of1/jasper_2023.09p002/lib/vhdl/packages/vhdl_1993/ieee/syn_unsi.vhd(35): analyzing package 'std_logic_unsigned'
[INFO (VHDL-1013)] /home/victorhug/cadence/installs/Update_JASPER23.09.002_lnx86_1of1/jasper_2023.09p002/lib/vhdl/packages/vhdl_1993/ieee/syn_unsi.vhd(94): analyzing package body 'std_logic_unsigned'
[-- (VHDL-1481)] Analyzing VHDL file '/home/victorhug/cadence/installs/Update_JASPER23.09.002_lnx86_1of1/jasper_2023.09p002/lib/vhdl/packages/vhdl_1993/ieee/syn_sign.vhd' into library 'ieee'
[INFO (VHDL-1014)] /home/victorhug/cadence/installs/Update_JASPER23.09.002_lnx86_1of1/jasper_2023.09p002/lib/vhdl/packages/vhdl_1993/ieee/syn_sign.vhd(35): analyzing package 'std_logic_signed'
[INFO (VHDL-1013)] /home/victorhug/cadence/installs/Update_JASPER23.09.002_lnx86_1of1/jasper_2023.09p002/lib/vhdl/packages/vhdl_1993/ieee/syn_sign.vhd(96): analyzing package body 'std_logic_signed'
[-- (VHDL-1481)] Analyzing VHDL file '/home/victorhug/cadence/installs/Update_JASPER23.09.002_lnx86_1of1/jasper_2023.09p002/lib/vhdl/packages/vhdl_1993/ieee/syn_misc.vhd' into library 'ieee'
[INFO (VHDL-1014)] /home/victorhug/cadence/installs/Update_JASPER23.09.002_lnx86_1of1/jasper_2023.09p002/lib/vhdl/packages/vhdl_1993/ieee/syn_misc.vhd(27): analyzing package 'std_logic_misc'
[INFO (VHDL-1013)] /home/victorhug/cadence/installs/Update_JASPER23.09.002_lnx86_1of1/jasper_2023.09p002/lib/vhdl/packages/vhdl_1993/ieee/syn_misc.vhd(110): analyzing package body 'std_logic_misc'
[-- (VHDL-1481)] Analyzing VHDL file '/home/victorhug/cadence/installs/Update_JASPER23.09.002_lnx86_1of1/jasper_2023.09p002/lib/vhdl/packages/vhdl_1993/ieee/syn_textio.vhd' into library 'ieee'
[INFO (VHDL-1014)] /home/victorhug/cadence/installs/Update_JASPER23.09.002_lnx86_1of1/jasper_2023.09p002/lib/vhdl/packages/vhdl_1993/ieee/syn_textio.vhd(26): analyzing package 'std_logic_textio'
[INFO (VHDL-1013)] /home/victorhug/cadence/installs/Update_JASPER23.09.002_lnx86_1of1/jasper_2023.09p002/lib/vhdl/packages/vhdl_1993/ieee/syn_textio.vhd(78): analyzing package body 'std_logic_textio'
[-- (VHDL-1481)] Analyzing VHDL file '/home/victorhug/cadence/installs/Update_JASPER23.09.002_lnx86_1of1/jasper_2023.09p002/lib/vhdl/packages/vhdl_1993/arithmetic/mgc_arit.vhd' into library 'arithmetic'
[INFO (VHDL-1014)] /home/victorhug/cadence/installs/Update_JASPER23.09.002_lnx86_1of1/jasper_2023.09p002/lib/vhdl/packages/vhdl_1993/arithmetic/mgc_arit.vhd(22): analyzing package 'std_logic_arith'
[INFO (VHDL-1013)] /home/victorhug/cadence/installs/Update_JASPER23.09.002_lnx86_1of1/jasper_2023.09p002/lib/vhdl/packages/vhdl_1993/arithmetic/mgc_arit.vhd(274): analyzing package body 'std_logic_arith'
[-- (VHDL-1481)] Analyzing VHDL file '/home/victorhug/cadence/installs/Update_JASPER23.09.002_lnx86_1of1/jasper_2023.09p002/lib/vhdl/packages/vhdl_1993/qsim_logic/mgc_qsim.vhd' into library 'qsim_logic'
[INFO (VHDL-1014)] /home/victorhug/cadence/installs/Update_JASPER23.09.002_lnx86_1of1/jasper_2023.09p002/lib/vhdl/packages/vhdl_1993/qsim_logic/mgc_qsim.vhd(18): analyzing package 'qsim_logic'
[INFO (VHDL-1013)] /home/victorhug/cadence/installs/Update_JASPER23.09.002_lnx86_1of1/jasper_2023.09p002/lib/vhdl/packages/vhdl_1993/qsim_logic/mgc_qsim.vhd(753): analyzing package body 'qsim_logic'
[-- (VHDL-1481)] Analyzing VHDL file '/home/victorhug/cadence/installs/Update_JASPER23.09.002_lnx86_1of1/jasper_2023.09p002/lib/vhdl/packages/jasper_package/jasper_package.vhd' into library 'jasper_package'
[INFO (VHDL-1014)] /home/victorhug/cadence/installs/Update_JASPER23.09.002_lnx86_1of1/jasper_2023.09p002/lib/vhdl/packages/jasper_package/jasper_package.vhd(8): analyzing package 'jasper_package'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/statemanager.vhd'
[INFO (VHDL-1012)] ../rtl/statemanager.vhd(5): analyzing entity 'statemanager'
[INFO (VHDL-1010)] ../rtl/statemanager.vhd(33): analyzing architecture 'arch'
% analyze -vhdl ../rtl/bus_savestates.vhd
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/bus_savestates.vhd'
[INFO (VHDL-1014)] ../rtl/bus_savestates.vhd(9): analyzing package 'pbus_savestates'
[INFO (VHDL-1012)] ../rtl/bus_savestates.vhd(27): analyzing entity 'ereg_savestatev'
[INFO (VHDL-1010)] ../rtl/bus_savestates.vhd(46): analyzing architecture 'arch'
% analyze -vhdl ../rtl/savestates.vhd
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/savestates.vhd'
[INFO (VHDL-1012)] ../rtl/savestates.vhd(7): analyzing entity 'savestates'
[INFO (VHDL-1010)] ../rtl/savestates.vhd(52): analyzing architecture 'arch'
% analyze -vhdl ../rtl/t65/T65_Pack.vhd
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/t65/T65_Pack.vhd'
[INFO (VHDL-1014)] ../rtl/t65/T65_Pack.vhd(55): analyzing package 't65_pack'
[INFO (VHDL-1013)] ../rtl/t65/T65_Pack.vhd(154): analyzing package body 't65_pack'
% analyze -vhdl ../rtl/t65/T65_MCode.vhd
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/t65/T65_MCode.vhd'
[INFO (VHDL-1012)] ../rtl/t65/T65_MCode.vhd(58): analyzing entity 't65_mcode'
[INFO (VHDL-1010)] ../rtl/t65/T65_MCode.vhd(95): analyzing architecture 'rtl'
% analyze -vhdl ../rtl/t65/T65_ALU.vhd
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/t65/T65_ALU.vhd'
[INFO (VHDL-1012)] ../rtl/t65/T65_ALU.vhd(57): analyzing entity 't65_alu'
[INFO (VHDL-1010)] ../rtl/t65/T65_ALU.vhd(70): analyzing architecture 'rtl'
% analyze -vhdl ../rtl/t65/T65.vhd
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/t65/T65.vhd'
[INFO (VHDL-1012)] ../rtl/t65/T65.vhd(136): analyzing entity 't65'
[INFO (VHDL-1010)] ../rtl/t65/T65.vhd(176): analyzing architecture 'rtl'
% analyze -sv ../rtl/regs_savestates.sv
[-- (VERI-1482)] Analyzing Verilog file '/home/victorhug/cadence/installs/Update_JASPER23.09.002_lnx86_1of1/jasper_2023.09p002/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file '../rtl/regs_savestates.sv'
% 
% 
% analyze -sv -f files_sv.f
INFO (INL011): Processing "-f" file "/home/victorhug/Documents/TCC/C贸digo/NES_MiSTerCadence/formal/files_sv.f".
[-- (VERI-1482)] Analyzing Verilog file '../rtl/sdram.sv'
[WARN (VERI-2013)] ../rtl/sdram.sv(117): variable 'last_a' must explicitly be declared as automatic or static
[WARN (VERI-2013)] ../rtl/sdram.sv(181): variable 'init_old' must explicitly be declared as automatic or static
[-- (VERI-1482)] Analyzing Verilog file '../rtl/ddram.sv'
[-- (VERI-1482)] Analyzing Verilog file '../rtl/cheatcodes.sv'
[-- (VERI-1482)] Analyzing Verilog file '../rtl/miracle.sv'
[-- (VERI-1482)] Analyzing Verilog file '../rtl/keyboard.sv'
[-- (VERI-1482)] Analyzing Verilog file '../rtl/zapper.sv'
[-- (VERI-1482)] Analyzing Verilog file '../rtl/cart.sv'
[INFO (VERI-2561)] ../rtl/cart.sv(427): undeclared symbol 'mmc5_audio', assumed default net type 'wire'
[INFO (VERI-2561)] ../rtl/cart.sv(430): undeclared symbol 'mmc5_data', assumed default net type 'wire'
[INFO (VERI-2561)] ../rtl/cart.sv(880): undeclared symbol 'ss5b_audio', assumed default net type 'wire'
[INFO (VERI-2561)] ../rtl/cart.sv(1677): undeclared symbol 'vrc6_audio', assumed default net type 'wire'
[INFO (VERI-2561)] ../rtl/cart.sv(1715): undeclared symbol 'vrc7_audio', assumed default net type 'wire'
[INFO (VERI-2561)] ../rtl/cart.sv(1746): undeclared symbol 'n163_audio', assumed default net type 'wire'
[INFO (VERI-2561)] ../rtl/cart.sv(1749): undeclared symbol 'n163_data', assumed default net type 'wire'
[INFO (VERI-2561)] ../rtl/cart.sv(2178): undeclared symbol 'fds_audio', assumed default net type 'wire'
[INFO (VERI-2561)] ../rtl/cart.sv(2182): undeclared symbol 'fds_data', assumed default net type 'wire'
[WARN (VERI-1362)] ../rtl/cart.sv(2231): 'ss5b_audio' is already implicitly declared on line 880
[WARN (VERI-1362)] ../rtl/cart.sv(2250): 'n163_audio' is already implicitly declared on line 1746
[WARN (VERI-1362)] ../rtl/cart.sv(2251): 'n163_data' is already implicitly declared on line 1749
[WARN (VERI-1362)] ../rtl/cart.sv(2279): 'mmc5_audio' is already implicitly declared on line 427
[WARN (VERI-1362)] ../rtl/cart.sv(2280): 'mmc5_data' is already implicitly declared on line 430
[WARN (VERI-1362)] ../rtl/cart.sv(2301): 'fds_audio' is already implicitly declared on line 2178
[WARN (VERI-1362)] ../rtl/cart.sv(2302): 'fds_data' is already implicitly declared on line 2182
[WARN (VERI-1362)] ../rtl/cart.sv(2315): 'vrc7_audio' is already implicitly declared on line 1715
[WARN (VERI-1362)] ../rtl/cart.sv(2327): 'vrc6_audio' is already implicitly declared on line 1677
[-- (VERI-1482)] Analyzing Verilog file '../rtl/video.sv'
[-- (VERI-1482)] Analyzing Verilog file '../rtl/ppu.sv'
[INFO (VERI-2561)] ../rtl/ppu.sv(1267): undeclared symbol 'oam_bus', assumed default net type 'wire'
[INFO (VERI-2561)] ../rtl/ppu.sv(1272): undeclared symbol 'sprite_overflow', assumed default net type 'wire'
[INFO (VERI-2561)] ../rtl/ppu.sv(1273): undeclared symbol 'obj0_on_line', assumed default net type 'wire'
[WARN (VERI-1362)] ../rtl/ppu.sv(1291): 'oam_bus' is already implicitly declared on line 1267
[WARN (VERI-1362)] ../rtl/ppu.sv(1292): 'sprite_overflow' is already implicitly declared on line 1272
[WARN (VERI-1362)] ../rtl/ppu.sv(1293): 'obj0_on_line' is already implicitly declared on line 1273
[-- (VERI-1482)] Analyzing Verilog file '../rtl/apu.sv'
[-- (VERI-1482)] Analyzing Verilog file '../rtl/savestate_ui.sv'
[WARN (VERI-2013)] ../rtl/savestate_ui.sv(40): variable 'alt' must explicitly be declared as automatic or static
[-- (VERI-1482)] Analyzing Verilog file '../rtl/nes.v'
[INFO (VERI-2561)] ../rtl/nes.v(426): undeclared symbol 'SaveStateBus_Din', assumed default net type 'wire'
[INFO (VERI-2561)] ../rtl/nes.v(427): undeclared symbol 'SaveStateBus_Adr', assumed default net type 'wire'
[INFO (VERI-2561)] ../rtl/nes.v(428): undeclared symbol 'SaveStateBus_wren', assumed default net type 'wire'
[INFO (VERI-2561)] ../rtl/nes.v(429): undeclared symbol 'SaveStateBus_rst', assumed default net type 'wire'
[INFO (VERI-2561)] ../rtl/nes.v(598): undeclared symbol 'Savestate_OAMAddr', assumed default net type 'wire'
[INFO (VERI-2561)] ../rtl/nes.v(599): undeclared symbol 'Savestate_OAMRdEn', assumed default net type 'wire'
[INFO (VERI-2561)] ../rtl/nes.v(600): undeclared symbol 'Savestate_OAMWrEn', assumed default net type 'wire'
[INFO (VERI-2561)] ../rtl/nes.v(601): undeclared symbol 'Savestate_OAMWriteData', assumed default net type 'wire'
[INFO (VERI-2561)] ../rtl/nes.v(602): undeclared symbol 'Savestate_OAMReadData', assumed default net type 'wire'
[INFO (VERI-2561)] ../rtl/nes.v(685): undeclared symbol 'Savestate_MAPRAMactive', assumed default net type 'wire'
[INFO (VERI-2561)] ../rtl/nes.v(686): undeclared symbol 'Savestate_MAPRAMAddr', assumed default net type 'wire'
[INFO (VERI-2561)] ../rtl/nes.v(687): undeclared symbol 'Savestate_MAPRAMRdEn', assumed default net type 'wire'
[INFO (VERI-2561)] ../rtl/nes.v(688): undeclared symbol 'Savestate_MAPRAMWrEn', assumed default net type 'wire'
[INFO (VERI-2561)] ../rtl/nes.v(689): undeclared symbol 'Savestate_MAPRAMWriteData', assumed default net type 'wire'
[INFO (VERI-2561)] ../rtl/nes.v(690): undeclared symbol 'Savestate_MAPRAMReadData', assumed default net type 'wire'
[WARN (VERI-1362)] ../rtl/nes.v(767): 'SaveStateBus_Din' is already implicitly declared on line 426
[WARN (VERI-1362)] ../rtl/nes.v(768): 'SaveStateBus_Adr' is already implicitly declared on line 427
[WARN (VERI-1362)] ../rtl/nes.v(769): 'SaveStateBus_wren' is already implicitly declared on line 428
[WARN (VERI-1362)] ../rtl/nes.v(769): 'SaveStateBus_rst' is already implicitly declared on line 429
[WARN (VERI-1362)] ../rtl/nes.v(801): 'Savestate_OAMAddr' is already implicitly declared on line 598
[WARN (VERI-1362)] ../rtl/nes.v(802): 'Savestate_OAMRdEn' is already implicitly declared on line 599
[WARN (VERI-1362)] ../rtl/nes.v(803): 'Savestate_OAMWrEn' is already implicitly declared on line 600
[WARN (VERI-1362)] ../rtl/nes.v(804): 'Savestate_OAMWriteData' is already implicitly declared on line 601
[WARN (VERI-1362)] ../rtl/nes.v(805): 'Savestate_OAMReadData' is already implicitly declared on line 602
[WARN (VERI-1362)] ../rtl/nes.v(807): 'Savestate_MAPRAMactive' is already implicitly declared on line 685
[WARN (VERI-1362)] ../rtl/nes.v(808): 'Savestate_MAPRAMAddr' is already implicitly declared on line 686
[WARN (VERI-1362)] ../rtl/nes.v(809): 'Savestate_MAPRAMRdEn' is already implicitly declared on line 687
[WARN (VERI-1362)] ../rtl/nes.v(810): 'Savestate_MAPRAMWrEn' is already implicitly declared on line 688
[WARN (VERI-1362)] ../rtl/nes.v(811): 'Savestate_MAPRAMWriteData' is already implicitly declared on line 689
[WARN (VERI-1362)] ../rtl/nes.v(812): 'Savestate_MAPRAMReadData' is already implicitly declared on line 690
[-- (VERI-1482)] Analyzing Verilog file '../rtl/dsp.v'
[-- (VERI-1482)] Analyzing Verilog file '../rtl/compat.v'
[-- (VERI-1482)] Analyzing Verilog file '../NES.sv'
[INFO (VERI-2561)] ../NES.sv(211): undeclared symbol 'hide_overscan', assumed default net type 'wire'
[WARN (VERI-1362)] ../NES.sv(321): 'hide_overscan' is already implicitly declared on line 211
[INFO (VERI-2561)] ../NES.sv(431): undeclared symbol 'mapper_has_savestate', assumed default net type 'wire'
[INFO (VERI-2561)] ../NES.sv(431): undeclared symbol 'gg_avail', assumed default net type 'wire'
[INFO (VERI-2561)] ../NES.sv(431): undeclared symbol 'bios_loaded', assumed default net type 'wire'
[INFO (VERI-2561)] ../NES.sv(431): undeclared symbol 'bk_ena', assumed default net type 'wire'
[INFO (VERI-2561)] ../NES.sv(432): undeclared symbol 'ss_slot', assumed default net type 'wire'
[INFO (VERI-2561)] ../NES.sv(433): undeclared symbol 'statusUpdate', assumed default net type 'wire'
[INFO (VERI-2561)] ../NES.sv(434): undeclared symbol 'info_req', assumed default net type 'wire'
[INFO (VERI-2561)] ../NES.sv(435): undeclared symbol 'info', assumed default net type 'wire'
[INFO (VERI-2561)] ../NES.sv(441): undeclared symbol 'loader_clk', assumed default net type 'wire'
[INFO (VERI-2561)] ../NES.sv(442): undeclared symbol 'file_input', assumed default net type 'wire'
[WARN (VERI-1362)] ../NES.sv(470): 'info_req' is already implicitly declared on line 434
[WARN (VERI-1362)] ../NES.sv(471): 'info' is already implicitly declared on line 435
[INFO (VERI-2561)] ../NES.sv(480): undeclared symbol 'reconfig_to_pll', assumed default net type 'wire'
[INFO (VERI-2561)] ../NES.sv(481): undeclared symbol 'reconfig_from_pll', assumed default net type 'wire'
[WARN (VERI-1362)] ../NES.sv(485): 'reconfig_to_pll' is already implicitly declared on line 480
[WARN (VERI-1362)] ../NES.sv(486): 'reconfig_from_pll' is already implicitly declared on line 481
[WARN (VERI-2271)] ../NES.sv(526): overflow of 32-bit signed integer 2201376898; using -2093590398 instead
[WARN (VERI-2271)] ../NES.sv(526): overflow of 32-bit signed integer 2537933971; using -1757033325 instead
[INFO (VERI-2561)] ../NES.sv(682): undeclared symbol 'reset_nes', assumed default net type 'wire'
[INFO (VERI-2561)] ../NES.sv(713): undeclared symbol 'reticle', assumed default net type 'wire'
[WARN (VERI-1362)] ../NES.sv(764): 'file_input' is already implicitly declared on line 442
[WARN (VERI-1362)] ../NES.sv(766): 'loader_clk' is already implicitly declared on line 441
[WARN (VERI-1362)] ../NES.sv(822): 'reset_nes' is already implicitly declared on line 682
[INFO (VERI-2561)] ../NES.sv(873): undeclared symbol 'gg_code', assumed default net type 'wire'
[INFO (VERI-2561)] ../NES.sv(885): undeclared symbol 'emphasis', assumed default net type 'wire'
[INFO (VERI-2561)] ../NES.sv(899): undeclared symbol 'max_diskside', assumed default net type 'wire'
[INFO (VERI-2561)] ../NES.sv(902): undeclared symbol 'cpu_addr', assumed default net type 'wire'
[INFO (VERI-2561)] ../NES.sv(903): undeclared symbol 'cpu_read', assumed default net type 'wire'
[INFO (VERI-2561)] ../NES.sv(904): undeclared symbol 'cpu_write', assumed default net type 'wire'
[INFO (VERI-2561)] ../NES.sv(905): undeclared symbol 'cpu_dout', assumed default net type 'wire'
[INFO (VERI-2561)] ../NES.sv(906): undeclared symbol 'cpu_din', assumed default net type 'wire'
[INFO (VERI-2561)] ../NES.sv(907): undeclared symbol 'ppu_addr', assumed default net type 'wire'
[INFO (VERI-2561)] ../NES.sv(908): undeclared symbol 'ppu_read', assumed default net type 'wire'
[INFO (VERI-2561)] ../NES.sv(909): undeclared symbol 'ppu_write', assumed default net type 'wire'
[INFO (VERI-2561)] ../NES.sv(910): undeclared symbol 'ppu_dout', assumed default net type 'wire'
[INFO (VERI-2561)] ../NES.sv(911): undeclared symbol 'ppu_din', assumed default net type 'wire'
[INFO (VERI-2561)] ../NES.sv(922): undeclared symbol 'save_written', assumed default net type 'wire'
[INFO (VERI-2561)] ../NES.sv(927): undeclared symbol 'ss_save', assumed default net type 'wire'
[INFO (VERI-2561)] ../NES.sv(928): undeclared symbol 'ss_load', assumed default net type 'wire'
[INFO (VERI-2561)] ../NES.sv(932): undeclared symbol 'Savestate_SDRAMAddr', assumed default net type 'wire'
[INFO (VERI-2561)] ../NES.sv(933): undeclared symbol 'Savestate_SDRAMRdEn', assumed default net type 'wire'
[INFO (VERI-2561)] ../NES.sv(934): undeclared symbol 'Savestate_SDRAMWrEn', assumed default net type 'wire'
[INFO (VERI-2561)] ../NES.sv(935): undeclared symbol 'Savestate_SDRAMWriteData', assumed default net type 'wire'
[INFO (VERI-2561)] ../NES.sv(936): undeclared symbol 'Savestate_SDRAMReadData', assumed default net type 'wire'
[INFO (VERI-2561)] ../NES.sv(938): undeclared symbol 'SaveStateBus_Din', assumed default net type 'wire'
[INFO (VERI-2561)] ../NES.sv(939): undeclared symbol 'SaveStateBus_Adr', assumed default net type 'wire'
[INFO (VERI-2561)] ../NES.sv(940): undeclared symbol 'SaveStateBus_wren', assumed default net type 'wire'
[INFO (VERI-2561)] ../NES.sv(941): undeclared symbol 'SaveStateBus_rst', assumed default net type 'wire'
[INFO (VERI-2561)] ../NES.sv(942): undeclared symbol 'SaveStateBus_Dout', assumed default net type 'wire'
[INFO (VERI-2561)] ../NES.sv(943): undeclared symbol 'savestate_load', assumed default net type 'wire'
[INFO (VERI-2561)] ../NES.sv(945): undeclared symbol 'ss_din', assumed default net type 'wire'
[INFO (VERI-2561)] ../NES.sv(946): undeclared symbol 'ss_dout', assumed default net type 'wire'
[INFO (VERI-2561)] ../NES.sv(947): undeclared symbol 'ss_addr', assumed default net type 'wire'
[INFO (VERI-2561)] ../NES.sv(948): undeclared symbol 'ss_rnw', assumed default net type 'wire'
[INFO (VERI-2561)] ../NES.sv(949): undeclared symbol 'ss_req', assumed default net type 'wire'
[INFO (VERI-2561)] ../NES.sv(950): undeclared symbol 'ss_be', assumed default net type 'wire'
[INFO (VERI-2561)] ../NES.sv(951): undeclared symbol 'ss_ack', assumed default net type 'wire'
[WARN (VERI-1362)] ../NES.sv(954): 'cpu_addr' is already implicitly declared on line 902
[WARN (VERI-1362)] ../NES.sv(955): 'ppu_addr' is already implicitly declared on line 907
[WARN (VERI-1362)] ../NES.sv(956): 'cpu_read' is already implicitly declared on line 903
[WARN (VERI-1362)] ../NES.sv(956): 'cpu_write' is already implicitly declared on line 904
[WARN (VERI-1362)] ../NES.sv(956): 'ppu_read' is already implicitly declared on line 908
[WARN (VERI-1362)] ../NES.sv(956): 'ppu_write' is already implicitly declared on line 909
[WARN (VERI-1362)] ../NES.sv(957): 'cpu_dout' is already implicitly declared on line 905
[WARN (VERI-1362)] ../NES.sv(957): 'cpu_din' is already implicitly declared on line 906
[WARN (VERI-1362)] ../NES.sv(957): 'ppu_dout' is already implicitly declared on line 910
[WARN (VERI-1362)] ../NES.sv(957): 'ppu_din' is already implicitly declared on line 911
[WARN (VERI-1362)] ../NES.sv(959): 'emphasis' is already implicitly declared on line 885
[WARN (VERI-1362)] ../NES.sv(964): 'bios_loaded' is already implicitly declared on line 431
[INFO (VERI-2561)] ../NES.sv(1059): undeclared symbol 'sdram_ss_in', assumed default net type 'wire'
[INFO (VERI-2561)] ../NES.sv(1061): undeclared symbol 'sdram_ss_out', assumed default net type 'wire'
[WARN (VERI-1362)] ../NES.sv(1106): 'save_written' is already implicitly declared on line 922
[WARN (VERI-1362)] ../NES.sv(1155): 'reticle' is already implicitly declared on line 713
[WARN (VERI-1362)] ../NES.sv(1193): 'gg_code' is already implicitly declared on line 873
[WARN (VERI-1362)] ../NES.sv(1194): 'gg_avail' is already implicitly declared on line 431
[WARN (VERI-1362)] ../NES.sv(1232): 'bk_ena' is already implicitly declared on line 431
[WARN (VERI-1362)] ../NES.sv(1234): 'max_diskside' is already implicitly declared on line 899
[WARN (VERI-1362)] ../NES.sv(1294): 'ss_dout' is already implicitly declared on line 946
[WARN (VERI-1362)] ../NES.sv(1294): 'ss_din' is already implicitly declared on line 945
[WARN (VERI-1362)] ../NES.sv(1295): 'ss_addr' is already implicitly declared on line 947
[WARN (VERI-1362)] ../NES.sv(1296): 'ss_be' is already implicitly declared on line 950
[WARN (VERI-1362)] ../NES.sv(1297): 'ss_rnw' is already implicitly declared on line 948
[WARN (VERI-1362)] ../NES.sv(1297): 'ss_req' is already implicitly declared on line 949
[WARN (VERI-1362)] ../NES.sv(1297): 'ss_ack' is already implicitly declared on line 951
[WARN (VERI-1362)] ../NES.sv(1299): 'Savestate_SDRAMAddr' is already implicitly declared on line 932
[WARN (VERI-1362)] ../NES.sv(1300): 'Savestate_SDRAMRdEn' is already implicitly declared on line 933
[WARN (VERI-1362)] ../NES.sv(1301): 'Savestate_SDRAMWrEn' is already implicitly declared on line 934
[WARN (VERI-1362)] ../NES.sv(1302): 'Savestate_SDRAMWriteData' is already implicitly declared on line 935
[WARN (VERI-1362)] ../NES.sv(1303): 'Savestate_SDRAMReadData' is already implicitly declared on line 936
[WARN (VERI-1362)] ../NES.sv(1305): 'SaveStateBus_Din' is already implicitly declared on line 938
[WARN (VERI-1362)] ../NES.sv(1306): 'SaveStateBus_Adr' is already implicitly declared on line 939
[WARN (VERI-1362)] ../NES.sv(1307): 'SaveStateBus_wren' is already implicitly declared on line 940
[WARN (VERI-1362)] ../NES.sv(1308): 'SaveStateBus_rst' is already implicitly declared on line 941
[WARN (VERI-1362)] ../NES.sv(1309): 'SaveStateBus_Dout' is already implicitly declared on line 942
[WARN (VERI-1362)] ../NES.sv(1310): 'savestate_load' is already implicitly declared on line 943
[WARN (VERI-1362)] ../NES.sv(1312): 'sdram_ss_in' is already implicitly declared on line 1059
[WARN (VERI-1362)] ../NES.sv(1313): 'sdram_ss_out' is already implicitly declared on line 1061
[WARN (VERI-1362)] ../NES.sv(1338): 'ss_slot' is already implicitly declared on line 432
[WARN (VERI-1362)] ../NES.sv(1340): 'ss_save' is already implicitly declared on line 927
[WARN (VERI-1362)] ../NES.sv(1340): 'ss_load' is already implicitly declared on line 928
[WARN (VERI-1362)] ../NES.sv(1341): 'mapper_has_savestate' is already implicitly declared on line 431
[WARN (VERI-1362)] ../NES.sv(1342): 'statusUpdate' is already implicitly declared on line 433
[WARN (VERI-2013)] ../NES.sv(374): variable 'timeout' must explicitly be declared as automatic or static
[WARN (VERI-2013)] ../NES.sv(507): variable 'pald' must explicitly be declared as automatic or static
[WARN (VERI-2013)] ../NES.sv(507): variable 'pald2' must explicitly be declared as automatic or static
[WARN (VERI-2013)] ../NES.sv(508): variable 'state' must explicitly be declared as automatic or static
[WARN (VERI-2013)] ../NES.sv(720): variable 'num' must explicitly be declared as automatic or static
[WARN (VERI-2013)] ../NES.sv(805): variable 'cnt' must explicitly be declared as automatic or static
[WARN (VERI-2013)] ../NES.sv(1247): variable 'old_load' must explicitly be declared as automatic or static
[WARN (VERI-2013)] ../NES.sv(1247): variable 'old_save' must explicitly be declared as automatic or static
[WARN (VERI-2013)] ../NES.sv(1248): variable 'old_downloading' must explicitly be declared as automatic or static
[-- (VERI-1482)] Analyzing Verilog file '../sys/video_freak.sv'
[-- (VERI-1482)] Analyzing Verilog file '../sys/video_mixer.sv'
[WARN (VERI-1875)] ../sys/video_mixer.sv(37): identifier 'DWIDTH' is used before its declaration
[WARN (VERI-1875)] ../sys/video_mixer.sv(38): identifier 'DWIDTH' is used before its declaration
[WARN (VERI-1875)] ../sys/video_mixer.sv(39): identifier 'DWIDTH' is used before its declaration
[-- (VERI-1482)] Analyzing Verilog file '../sys/video_freezer.sv'
[-- (VERI-1482)] Analyzing Verilog file '../sys/scandoubler.v'
[INFO (VERI-2561)] ../sys/scandoubler.v(113): undeclared symbol 'ce_x4o', assumed default net type 'wire'
[INFO (VERI-2561)] ../sys/scandoubler.v(114): undeclared symbol 'sd_line', assumed default net type 'wire'
[WARN (VERI-1362)] ../sys/scandoubler.v(122): 'ce_x4o' is already implicitly declared on line 113
[WARN (VERI-1362)] ../sys/scandoubler.v(143): 'sd_line' is already implicitly declared on line 114
[WARN (VERI-1875)] ../sys/scandoubler.v(34): identifier 'DWIDTH' is used before its declaration
[WARN (VERI-1875)] ../sys/scandoubler.v(35): identifier 'DWIDTH' is used before its declaration
[WARN (VERI-1875)] ../sys/scandoubler.v(36): identifier 'DWIDTH' is used before its declaration
[WARN (VERI-1875)] ../sys/scandoubler.v(44): identifier 'DWIDTH' is used before its declaration
[WARN (VERI-1875)] ../sys/scandoubler.v(45): identifier 'DWIDTH' is used before its declaration
[WARN (VERI-1875)] ../sys/scandoubler.v(46): identifier 'DWIDTH' is used before its declaration
[-- (VERI-1482)] Analyzing Verilog file '../sys/math.sv'
[-- (VERI-1482)] Analyzing Verilog file '../sys/hq2x.sv'
[INFO (VERI-2561)] ../sys/hq2x.sv(105): undeclared symbol 'offs', assumed default net type 'wire'
[WARN (VERI-1362)] ../sys/hq2x.sv(148): 'offs' is already implicitly declared on line 105
[WARN (VERI-1875)] ../sys/hq2x.sv(18): identifier 'DWIDTH' is used before its declaration
[WARN (VERI-1875)] ../sys/hq2x.sv(27): identifier 'DWIDTH' is used before its declaration
[WARN (VERI-1875)] ../sys/hq2x.sv(230): identifier 'AWIDTH' is used before its declaration
[WARN (VERI-1875)] ../sys/hq2x.sv(234): identifier 'AWIDTH' is used before its declaration
[-- (VERI-1482)] Analyzing Verilog file '../sys/gamma_corr.sv'
[WARN (VERI-1875)] ../sys/gamma_corr.sv(25): identifier 'gamma' is used before its declaration
[WARN (VERI-1875)] ../sys/gamma_corr.sv(25): identifier 'gamma_index' is used before its declaration
[WARN (VERI-2013)] ../sys/gamma_corr.sv(34): variable 'ctr' must explicitly be declared as automatic or static
[-- (VERI-1482)] Analyzing Verilog file '../sys/sys_top.v'
[INFO (VERI-2561)] ../sys/sys_top.v(534): undeclared symbol 'uart_dsr', assumed default net type 'wire'
[INFO (VERI-2561)] ../sys/sys_top.v(536): undeclared symbol 'uart_dtr', assumed default net type 'wire'
[INFO (VERI-2561)] ../sys/sys_top.v(538): undeclared symbol 'uart_cts', assumed default net type 'wire'
[INFO (VERI-2561)] ../sys/sys_top.v(539): undeclared symbol 'uart_rts', assumed default net type 'wire'
[INFO (VERI-2561)] ../sys/sys_top.v(540): undeclared symbol 'uart_rxd', assumed default net type 'wire'
[INFO (VERI-2561)] ../sys/sys_top.v(541): undeclared symbol 'uart_txd', assumed default net type 'wire'
[INFO (VERI-2561)] ../sys/sys_top.v(586): undeclared symbol 'ram_clk', assumed default net type 'wire'
[INFO (VERI-2561)] ../sys/sys_top.v(587): undeclared symbol 'ram_address', assumed default net type 'wire'
[INFO (VERI-2561)] ../sys/sys_top.v(588): undeclared symbol 'ram_burstcount', assumed default net type 'wire'
[INFO (VERI-2561)] ../sys/sys_top.v(589): undeclared symbol 'ram_waitrequest', assumed default net type 'wire'
[INFO (VERI-2561)] ../sys/sys_top.v(590): undeclared symbol 'ram_readdata', assumed default net type 'wire'
[INFO (VERI-2561)] ../sys/sys_top.v(591): undeclared symbol 'ram_readdatavalid', assumed default net type 'wire'
[INFO (VERI-2561)] ../sys/sys_top.v(592): undeclared symbol 'ram_read', assumed default net type 'wire'
[INFO (VERI-2561)] ../sys/sys_top.v(593): undeclared symbol 'ram_writedata', assumed default net type 'wire'
[INFO (VERI-2561)] ../sys/sys_top.v(594): undeclared symbol 'ram_byteenable', assumed default net type 'wire'
[INFO (VERI-2561)] ../sys/sys_top.v(595): undeclared symbol 'ram_write', assumed default net type 'wire'
[INFO (VERI-2561)] ../sys/sys_top.v(598): undeclared symbol 'clk_audio', assumed default net type 'wire'
[INFO (VERI-2561)] ../sys/sys_top.v(599): undeclared symbol 'ram2_address', assumed default net type 'wire'
[INFO (VERI-2561)] ../sys/sys_top.v(600): undeclared symbol 'ram2_burstcount', assumed default net type 'wire'
[INFO (VERI-2561)] ../sys/sys_top.v(601): undeclared symbol 'ram2_waitrequest', assumed default net type 'wire'
[INFO (VERI-2561)] ../sys/sys_top.v(602): undeclared symbol 'ram2_readdata', assumed default net type 'wire'
[INFO (VERI-2561)] ../sys/sys_top.v(603): undeclared symbol 'ram2_readdatavalid', assumed default net type 'wire'
[INFO (VERI-2561)] ../sys/sys_top.v(604): undeclared symbol 'ram2_read', assumed default net type 'wire'
[INFO (VERI-2561)] ../sys/sys_top.v(605): undeclared symbol 'ram2_writedata', assumed default net type 'wire'
[INFO (VERI-2561)] ../sys/sys_top.v(606): undeclared symbol 'ram2_byteenable', assumed default net type 'wire'
[INFO (VERI-2561)] ../sys/sys_top.v(607): undeclared symbol 'ram2_write', assumed default net type 'wire'
[INFO (VERI-2561)] ../sys/sys_top.v(612): undeclared symbol 'vbuf_address', assumed default net type 'wire'
[INFO (VERI-2561)] ../sys/sys_top.v(613): undeclared symbol 'vbuf_burstcount', assumed default net type 'wire'
[INFO (VERI-2561)] ../sys/sys_top.v(614): undeclared symbol 'vbuf_waitrequest', assumed default net type 'wire'
[INFO (VERI-2561)] ../sys/sys_top.v(615): undeclared symbol 'vbuf_writedata', assumed default net type 'wire'
[INFO (VERI-2561)] ../sys/sys_top.v(616): undeclared symbol 'vbuf_byteenable', assumed default net type 'wire'
[INFO (VERI-2561)] ../sys/sys_top.v(617): undeclared symbol 'vbuf_write', assumed default net type 'wire'
[INFO (VERI-2561)] ../sys/sys_top.v(618): undeclared symbol 'vbuf_readdata', assumed default net type 'wire'
[INFO (VERI-2561)] ../sys/sys_top.v(619): undeclared symbol 'vbuf_readdatavalid', assumed default net type 'wire'
[INFO (VERI-2561)] ../sys/sys_top.v(620): undeclared symbol 'vbuf_read', assumed default net type 'wire'
[WARN (VERI-1362)] ../sys/sys_top.v(623): 'ram2_address' is already implicitly declared on line 599
[WARN (VERI-1362)] ../sys/sys_top.v(624): 'ram2_burstcount' is already implicitly declared on line 600
[WARN (VERI-1362)] ../sys/sys_top.v(625): 'ram2_byteenable' is already implicitly declared on line 606
[WARN (VERI-1362)] ../sys/sys_top.v(626): 'ram2_waitrequest' is already implicitly declared on line 601
[WARN (VERI-1362)] ../sys/sys_top.v(627): 'ram2_readdata' is already implicitly declared on line 602
[WARN (VERI-1362)] ../sys/sys_top.v(628): 'ram2_writedata' is already implicitly declared on line 605
[WARN (VERI-1362)] ../sys/sys_top.v(629): 'ram2_readdatavalid' is already implicitly declared on line 603
[WARN (VERI-1362)] ../sys/sys_top.v(630): 'ram2_read' is already implicitly declared on line 604
[WARN (VERI-1362)] ../sys/sys_top.v(631): 'ram2_write' is already implicitly declared on line 607
[INFO (VERI-2561)] ../sys/sys_top.v(650): undeclared symbol 'alsa_address', assumed default net type 'wire'
[INFO (VERI-2561)] ../sys/sys_top.v(652): undeclared symbol 'alsa_readdata', assumed default net type 'wire'
[INFO (VERI-2561)] ../sys/sys_top.v(653): undeclared symbol 'alsa_req', assumed default net type 'wire'
[INFO (VERI-2561)] ../sys/sys_top.v(654): undeclared symbol 'alsa_ready', assumed default net type 'wire'
[INFO (VERI-2561)] ../sys/sys_top.v(657): undeclared symbol 'pal_addr', assumed default net type 'wire'
[INFO (VERI-2561)] ../sys/sys_top.v(659): undeclared symbol 'pal_data', assumed default net type 'wire'
[INFO (VERI-2561)] ../sys/sys_top.v(660): undeclared symbol 'pal_req', assumed default net type 'wire'
[INFO (VERI-2561)] ../sys/sys_top.v(661): undeclared symbol 'pal_wr', assumed default net type 'wire'
[WARN (VERI-1362)] ../sys/sys_top.v(667): 'vbuf_address' is already implicitly declared on line 612
[WARN (VERI-1362)] ../sys/sys_top.v(668): 'vbuf_burstcount' is already implicitly declared on line 613
[WARN (VERI-1362)] ../sys/sys_top.v(669): 'vbuf_waitrequest' is already implicitly declared on line 614
[WARN (VERI-1362)] ../sys/sys_top.v(670): 'vbuf_readdata' is already implicitly declared on line 618
[WARN (VERI-1362)] ../sys/sys_top.v(671): 'vbuf_readdatavalid' is already implicitly declared on line 619
[WARN (VERI-1362)] ../sys/sys_top.v(672): 'vbuf_read' is already implicitly declared on line 620
[WARN (VERI-1362)] ../sys/sys_top.v(673): 'vbuf_writedata' is already implicitly declared on line 615
[WARN (VERI-1362)] ../sys/sys_top.v(674): 'vbuf_byteenable' is already implicitly declared on line 616
[WARN (VERI-1362)] ../sys/sys_top.v(675): 'vbuf_write' is already implicitly declared on line 617
[INFO (VERI-2561)] ../sys/sys_top.v(715): undeclared symbol 'clk_ihdmi', assumed default net type 'wire'
[INFO (VERI-2561)] ../sys/sys_top.v(716): undeclared symbol 'ce_hpix', assumed default net type 'wire'
[INFO (VERI-2561)] ../sys/sys_top.v(717): undeclared symbol 'hr_out', assumed default net type 'wire'
[INFO (VERI-2561)] ../sys/sys_top.v(718): undeclared symbol 'hg_out', assumed default net type 'wire'
[INFO (VERI-2561)] ../sys/sys_top.v(719): undeclared symbol 'hb_out', assumed default net type 'wire'
[INFO (VERI-2561)] ../sys/sys_top.v(720): undeclared symbol 'hhs_fix', assumed default net type 'wire'
[INFO (VERI-2561)] ../sys/sys_top.v(721): undeclared symbol 'hvs_fix', assumed default net type 'wire'
[INFO (VERI-2561)] ../sys/sys_top.v(722): undeclared symbol 'f1', assumed default net type 'wire'
[INFO (VERI-2561)] ../sys/sys_top.v(723): undeclared symbol 'hde_emu', assumed default net type 'wire'
[INFO (VERI-2561)] ../sys/sys_top.v(740): undeclared symbol 'lltune', assumed default net type 'wire'
[INFO (VERI-2561)] ../sys/sys_top.v(741): undeclared symbol 'WIDTH', assumed default net type 'wire'
[INFO (VERI-2561)] ../sys/sys_top.v(741): undeclared symbol 'HFP', assumed default net type 'wire'
[INFO (VERI-2561)] ../sys/sys_top.v(741): undeclared symbol 'HBP', assumed default net type 'wire'
[INFO (VERI-2561)] ../sys/sys_top.v(745): undeclared symbol 'hmin', assumed default net type 'wire'
[INFO (VERI-2561)] ../sys/sys_top.v(746): undeclared symbol 'hmax', assumed default net type 'wire'
[INFO (VERI-2561)] ../sys/sys_top.v(747): undeclared symbol 'HEIGHT', assumed default net type 'wire'
[INFO (VERI-2561)] ../sys/sys_top.v(747): undeclared symbol 'VFP', assumed default net type 'wire'
[INFO (VERI-2561)] ../sys/sys_top.v(747): undeclared symbol 'VBP', assumed default net type 'wire'
[INFO (VERI-2561)] ../sys/sys_top.v(751): undeclared symbol 'vmin', assumed default net type 'wire'
[INFO (VERI-2561)] ../sys/sys_top.v(752): undeclared symbol 'vmax', assumed default net type 'wire'
[INFO (VERI-2561)] ../sys/sys_top.v(756): undeclared symbol 'LFB_EN', assumed default net type 'wire'
[INFO (VERI-2561)] ../sys/sys_top.v(756): undeclared symbol 'LFB_FLT', assumed default net type 'wire'
[INFO (VERI-2561)] ../sys/sys_top.v(757): undeclared symbol 'clk_sys', assumed default net type 'wire'
[INFO (VERI-2561)] ../sys/sys_top.v(763): undeclared symbol 'pal_d', assumed default net type 'wire'
[INFO (VERI-2561)] ../sys/sys_top.v(764): undeclared symbol 'pal_a', assumed default net type 'wire'
[INFO (VERI-2561)] ../sys/sys_top.v(778): undeclared symbol 'FB_EN', assumed default net type 'wire'
[INFO (VERI-2561)] ../sys/sys_top.v(779): undeclared symbol 'FB_WIDTH', assumed default net type 'wire'
[INFO (VERI-2561)] ../sys/sys_top.v(780): undeclared symbol 'FB_HEIGHT', assumed default net type 'wire'
[INFO (VERI-2561)] ../sys/sys_top.v(781): undeclared symbol 'FB_FMT', assumed default net type 'wire'
[INFO (VERI-2561)] ../sys/sys_top.v(782): undeclared symbol 'FB_BASE', assumed default net type 'wire'
[INFO (VERI-2561)] ../sys/sys_top.v(783): undeclared symbol 'FB_STRIDE', assumed default net type 'wire'
[WARN (VERI-1362)] ../sys/sys_top.v(798): 'LFB_EN' is already implicitly declared on line 756
[WARN (VERI-1362)] ../sys/sys_top.v(799): 'LFB_FLT' is already implicitly declared on line 756
[WARN (VERI-1362)] ../sys/sys_top.v(810): 'FB_EN' is already implicitly declared on line 778
[WARN (VERI-1362)] ../sys/sys_top.v(811): 'FB_FMT' is already implicitly declared on line 781
[WARN (VERI-1362)] ../sys/sys_top.v(812): 'FB_WIDTH' is already implicitly declared on line 779
[WARN (VERI-1362)] ../sys/sys_top.v(813): 'FB_HEIGHT' is already implicitly declared on line 780
[WARN (VERI-1362)] ../sys/sys_top.v(814): 'FB_BASE' is already implicitly declared on line 782
[WARN (VERI-1362)] ../sys/sys_top.v(815): 'FB_STRIDE' is already implicitly declared on line 783
[INFO (VERI-2561)] ../sys/sys_top.v(847): undeclared symbol 'clk_vid', assumed default net type 'wire'
[WARN (VERI-1362)] ../sys/sys_top.v(857): 'hmin' is already implicitly declared on line 745
[WARN (VERI-1362)] ../sys/sys_top.v(858): 'hmax' is already implicitly declared on line 746
[WARN (VERI-1362)] ../sys/sys_top.v(859): 'vmin' is already implicitly declared on line 751
[WARN (VERI-1362)] ../sys/sys_top.v(860): 'vmax' is already implicitly declared on line 752
[WARN (VERI-1362)] ../sys/sys_top.v(963): 'lltune' is already implicitly declared on line 740
[INFO (VERI-2561)] ../sys/sys_top.v(972): undeclared symbol 'adj_waitrequest', assumed default net type 'wire'
[INFO (VERI-2561)] ../sys/sys_top.v(973): undeclared symbol 'adj_write', assumed default net type 'wire'
[INFO (VERI-2561)] ../sys/sys_top.v(974): undeclared symbol 'adj_address', assumed default net type 'wire'
[INFO (VERI-2561)] ../sys/sys_top.v(975): undeclared symbol 'adj_data', assumed default net type 'wire'
[INFO (VERI-2561)] ../sys/sys_top.v(976): undeclared symbol 'cfg_waitrequest', assumed default net type 'wire'
[INFO (VERI-2561)] ../sys/sys_top.v(977): undeclared symbol 'cfg_write', assumed default net type 'wire'
[INFO (VERI-2561)] ../sys/sys_top.v(978): undeclared symbol 'cfg_address', assumed default net type 'wire'
[INFO (VERI-2561)] ../sys/sys_top.v(979): undeclared symbol 'cfg_data', assumed default net type 'wire'
[WARN (VERI-1362)] ../sys/sys_top.v(985): 'pal_data' is already implicitly declared on line 659
[WARN (VERI-1362)] ../sys/sys_top.v(986): 'pal_d' is already implicitly declared on line 763
[WARN (VERI-1362)] ../sys/sys_top.v(987): 'pal_a' is already implicitly declared on line 764
[WARN (VERI-1362)] ../sys/sys_top.v(988): 'pal_wr' is already implicitly declared on line 661
[WARN (VERI-1362)] ../sys/sys_top.v(990): 'pal_addr' is already implicitly declared on line 657
[WARN (VERI-1362)] ../sys/sys_top.v(991): 'pal_req' is already implicitly declared on line 660
[INFO (VERI-2561)] ../sys/sys_top.v(1011): undeclared symbol 'reconfig_to_pll', assumed default net type 'wire'
[INFO (VERI-2561)] ../sys/sys_top.v(1012): undeclared symbol 'reconfig_from_pll', assumed default net type 'wire'
[WARN (VERI-1362)] ../sys/sys_top.v(1018): 'WIDTH' is already implicitly declared on line 741
[WARN (VERI-1362)] ../sys/sys_top.v(1019): 'HFP' is already implicitly declared on line 741
[WARN (VERI-1362)] ../sys/sys_top.v(1021): 'HBP' is already implicitly declared on line 741
[WARN (VERI-1362)] ../sys/sys_top.v(1022): 'HEIGHT' is already implicitly declared on line 747
[WARN (VERI-1362)] ../sys/sys_top.v(1023): 'VFP' is already implicitly declared on line 747
[WARN (VERI-1362)] ../sys/sys_top.v(1025): 'VBP' is already implicitly declared on line 747
[WARN (VERI-1362)] ../sys/sys_top.v(1028): 'reconfig_to_pll' is already implicitly declared on line 1011
[WARN (VERI-1362)] ../sys/sys_top.v(1029): 'reconfig_from_pll' is already implicitly declared on line 1012
[WARN (VERI-1362)] ../sys/sys_top.v(1030): 'cfg_waitrequest' is already implicitly declared on line 976
[WARN (VERI-1362)] ../sys/sys_top.v(1030): 'adj_waitrequest' is already implicitly declared on line 972
[WARN (VERI-1362)] ../sys/sys_top.v(1031): 'cfg_write' is already implicitly declared on line 977
[WARN (VERI-1362)] ../sys/sys_top.v(1032): 'cfg_address' is already implicitly declared on line 978
[WARN (VERI-1362)] ../sys/sys_top.v(1033): 'cfg_data' is already implicitly declared on line 979
[WARN (VERI-1362)] ../sys/sys_top.v(1034): 'adj_write' is already implicitly declared on line 973
[WARN (VERI-1362)] ../sys/sys_top.v(1035): 'adj_address' is already implicitly declared on line 974
[WARN (VERI-1362)] ../sys/sys_top.v(1036): 'adj_data' is already implicitly declared on line 975
[INFO (VERI-2561)] ../sys/sys_top.v(1352): undeclared symbol 'scanlines', assumed default net type 'wire'
[INFO (VERI-2561)] ../sys/sys_top.v(1353): undeclared symbol 'de_emu', assumed default net type 'wire'
[INFO (VERI-2561)] ../sys/sys_top.v(1353): undeclared symbol 'r_out', assumed default net type 'wire'
[INFO (VERI-2561)] ../sys/sys_top.v(1353): undeclared symbol 'g_out', assumed default net type 'wire'
[INFO (VERI-2561)] ../sys/sys_top.v(1353): undeclared symbol 'b_out', assumed default net type 'wire'
[INFO (VERI-2561)] ../sys/sys_top.v(1354): undeclared symbol 'hs_fix', assumed default net type 'wire'
[INFO (VERI-2561)] ../sys/sys_top.v(1355): undeclared symbol 'vs_fix', assumed default net type 'wire'
[INFO (VERI-2561)] ../sys/sys_top.v(1357): undeclared symbol 'ce_pix', assumed default net type 'wire'
[INFO (VERI-2561)] ../sys/sys_top.v(1375): undeclared symbol 'osd_status', assumed default net type 'wire'
[WARN (VERI-1362)] ../sys/sys_top.v(1523): 'clk_audio' is already implicitly declared on line 598
[INFO (VERI-2561)] ../sys/sys_top.v(1539): undeclared symbol 'audio_mix', assumed default net type 'wire'
[INFO (VERI-2561)] ../sys/sys_top.v(1551): undeclared symbol 'audio_s', assumed default net type 'wire'
[INFO (VERI-2561)] ../sys/sys_top.v(1552): undeclared symbol 'audio_l', assumed default net type 'wire'
[INFO (VERI-2561)] ../sys/sys_top.v(1553): undeclared symbol 'audio_r', assumed default net type 'wire'
[INFO (VERI-2561)] ../sys/sys_top.v(1556): undeclared symbol 'alsa_l', assumed default net type 'wire'
[INFO (VERI-2561)] ../sys/sys_top.v(1557): undeclared symbol 'alsa_r', assumed default net type 'wire'
[WARN (VERI-1362)] ../sys/sys_top.v(1583): 'alsa_address' is already implicitly declared on line 650
[WARN (VERI-1362)] ../sys/sys_top.v(1584): 'alsa_readdata' is already implicitly declared on line 652
[WARN (VERI-1362)] ../sys/sys_top.v(1585): 'alsa_ready' is already implicitly declared on line 654
[WARN (VERI-1362)] ../sys/sys_top.v(1586): 'alsa_req' is already implicitly declared on line 653
[WARN (VERI-1362)] ../sys/sys_top.v(1589): 'alsa_l' is already implicitly declared on line 1556
[WARN (VERI-1362)] ../sys/sys_top.v(1589): 'alsa_r' is already implicitly declared on line 1557
[WARN (VERI-1362)] ../sys/sys_top.v(1632): 'clk_sys' is already implicitly declared on line 757
[WARN (VERI-1362)] ../sys/sys_top.v(1633): 'audio_l' is already implicitly declared on line 1552
[WARN (VERI-1362)] ../sys/sys_top.v(1633): 'audio_r' is already implicitly declared on line 1553
[WARN (VERI-1362)] ../sys/sys_top.v(1634): 'audio_s' is already implicitly declared on line 1551
[WARN (VERI-1362)] ../sys/sys_top.v(1635): 'audio_mix' is already implicitly declared on line 1539
[WARN (VERI-1362)] ../sys/sys_top.v(1636): 'scanlines' is already implicitly declared on line 1352
[WARN (VERI-1362)] ../sys/sys_top.v(1637): 'r_out' is already implicitly declared on line 1353
[WARN (VERI-1362)] ../sys/sys_top.v(1637): 'g_out' is already implicitly declared on line 1353
[WARN (VERI-1362)] ../sys/sys_top.v(1637): 'b_out' is already implicitly declared on line 1353
[WARN (VERI-1362)] ../sys/sys_top.v(1637): 'hr_out' is already implicitly declared on line 717
[WARN (VERI-1362)] ../sys/sys_top.v(1637): 'hg_out' is already implicitly declared on line 718
[WARN (VERI-1362)] ../sys/sys_top.v(1637): 'hb_out' is already implicitly declared on line 719
[WARN (VERI-1362)] ../sys/sys_top.v(1638): 'vs_fix' is already implicitly declared on line 1355
[WARN (VERI-1362)] ../sys/sys_top.v(1638): 'hs_fix' is already implicitly declared on line 1354
[WARN (VERI-1362)] ../sys/sys_top.v(1638): 'de_emu' is already implicitly declared on line 1353
[WARN (VERI-1362)] ../sys/sys_top.v(1638): 'f1' is already implicitly declared on line 722
[WARN (VERI-1362)] ../sys/sys_top.v(1639): 'hvs_fix' is already implicitly declared on line 721
[WARN (VERI-1362)] ../sys/sys_top.v(1639): 'hhs_fix' is already implicitly declared on line 720
[WARN (VERI-1362)] ../sys/sys_top.v(1639): 'hde_emu' is already implicitly declared on line 723
[WARN (VERI-1362)] ../sys/sys_top.v(1640): 'clk_vid' is already implicitly declared on line 847
[WARN (VERI-1362)] ../sys/sys_top.v(1640): 'ce_pix' is already implicitly declared on line 1357
[WARN (VERI-1362)] ../sys/sys_top.v(1640): 'clk_ihdmi' is already implicitly declared on line 715
[WARN (VERI-1362)] ../sys/sys_top.v(1640): 'ce_hpix' is already implicitly declared on line 716
[WARN (VERI-1362)] ../sys/sys_top.v(1643): 'ram_clk' is already implicitly declared on line 586
[WARN (VERI-1362)] ../sys/sys_top.v(1644): 'ram_address' is already implicitly declared on line 587
[WARN (VERI-1362)] ../sys/sys_top.v(1645): 'ram_burstcount' is already implicitly declared on line 588
[WARN (VERI-1362)] ../sys/sys_top.v(1646): 'ram_waitrequest' is already implicitly declared on line 589
[WARN (VERI-1362)] ../sys/sys_top.v(1647): 'ram_readdata' is already implicitly declared on line 590
[WARN (VERI-1362)] ../sys/sys_top.v(1648): 'ram_readdatavalid' is already implicitly declared on line 591
[WARN (VERI-1362)] ../sys/sys_top.v(1649): 'ram_read' is already implicitly declared on line 592
[WARN (VERI-1362)] ../sys/sys_top.v(1650): 'ram_writedata' is already implicitly declared on line 593
[WARN (VERI-1362)] ../sys/sys_top.v(1651): 'ram_byteenable' is already implicitly declared on line 594
[WARN (VERI-1362)] ../sys/sys_top.v(1652): 'ram_write' is already implicitly declared on line 595
[WARN (VERI-1362)] ../sys/sys_top.v(1673): 'uart_dtr' is already implicitly declared on line 536
[WARN (VERI-1362)] ../sys/sys_top.v(1674): 'uart_dsr' is already implicitly declared on line 534
[WARN (VERI-1362)] ../sys/sys_top.v(1675): 'uart_cts' is already implicitly declared on line 538
[WARN (VERI-1362)] ../sys/sys_top.v(1676): 'uart_rts' is already implicitly declared on line 539
[WARN (VERI-1362)] ../sys/sys_top.v(1677): 'uart_rxd' is already implicitly declared on line 540
[WARN (VERI-1362)] ../sys/sys_top.v(1678): 'uart_txd' is already implicitly declared on line 541
[WARN (VERI-1362)] ../sys/sys_top.v(1680): 'osd_status' is already implicitly declared on line 1375
[WARN (VERI-1875)] ../sys/sys_top.v(131): identifier 'mcp_en' is used before its declaration
[WARN (VERI-1875)] ../sys/sys_top.v(131): identifier 'mcp_sdcd' is used before its declaration
[WARN (VERI-1875)] ../sys/sys_top.v(132): identifier 'mcp_en' is used before its declaration
[WARN (VERI-1875)] ../sys/sys_top.v(133): identifier 'mcp_en' is used before its declaration
[WARN (VERI-1875)] ../sys/sys_top.v(133): identifier 'mcp_sdcd' is used before its declaration
[WARN (VERI-1875)] ../sys/sys_top.v(133): identifier 'sog' is used before its declaration
[WARN (VERI-1875)] ../sys/sys_top.v(133): identifier 'cs1' is used before its declaration
[WARN (VERI-1875)] ../sys/sys_top.v(134): identifier 'mcp_en' is used before its declaration
[WARN (VERI-1875)] ../sys/sys_top.v(134): identifier 'mcp_sdcd' is used before its declaration
[WARN (VERI-1875)] ../sys/sys_top.v(135): identifier 'mcp_en' is used before its declaration
[WARN (VERI-1875)] ../sys/sys_top.v(135): identifier 'mcp_sdcd' is used before its declaration
[WARN (VERI-1875)] ../sys/sys_top.v(136): identifier 'av_dis' is used before its declaration
[WARN (VERI-1875)] ../sys/sys_top.v(136): identifier 'mcp_en' is used before its declaration
[WARN (VERI-1875)] ../sys/sys_top.v(136): identifier 'vga_g' is used before its declaration
[WARN (VERI-1875)] ../sys/sys_top.v(136): identifier 'vga_r' is used before its declaration
[WARN (VERI-1875)] ../sys/sys_top.v(136): identifier 'vga_b' is used before its declaration
[WARN (VERI-1875)] ../sys/sys_top.v(150): identifier 'led_power' is used before its declaration
[WARN (VERI-1875)] ../sys/sys_top.v(150): identifier 'led_power' is used before its declaration
[WARN (VERI-1875)] ../sys/sys_top.v(151): identifier 'led_disk' is used before its declaration
[WARN (VERI-1875)] ../sys/sys_top.v(151): identifier 'led_disk' is used before its declaration
[WARN (VERI-1875)] ../sys/sys_top.v(151): identifier 'led_disk' is used before its declaration
[WARN (VERI-1875)] ../sys/sys_top.v(151): identifier 'gp_out' is used before its declaration
[WARN (VERI-1875)] ../sys/sys_top.v(152): identifier 'led_user' is used before its declaration
[WARN (VERI-1875)] ../sys/sys_top.v(180): identifier 'de1' is used before its declaration
[WARN (VERI-1875)] ../sys/sys_top.v(181): identifier 'sog' is used before its declaration
[WARN (VERI-1875)] ../sys/sys_top.v(181): identifier 'cs1' is used before its declaration
[WARN (VERI-1875)] ../sys/sys_top.v(183): identifier 'VGA_TX_CLK' is used before its declaration
[WARN (VERI-2013)] ../sys/sys_top.v(196): variable 'btn_up' must explicitly be declared as automatic or static
[WARN (VERI-2013)] ../sys/sys_top.v(197): variable 'btn_en' must explicitly be declared as automatic or static
[WARN (VERI-1875)] ../sys/sys_top.v(200): identifier 'reset' is used before its declaration
[WARN (VERI-1875)] ../sys/sys_top.v(233): identifier 'btn' is used before its declaration
[WARN (VERI-1875)] ../sys/sys_top.v(233): identifier 'btn' is used before its declaration
[WARN (VERI-1875)] ../sys/sys_top.v(233): identifier 'io_ver' is used before its declaration
[WARN (VERI-1875)] ../sys/sys_top.v(233): identifier 'io_ack' is used before its declaration
[WARN (VERI-1875)] ../sys/sys_top.v(233): identifier 'io_wide' is used before its declaration
[WARN (VERI-1875)] ../sys/sys_top.v(233): identifier 'io_dout' is used before its declaration
[WARN (VERI-1875)] ../sys/sys_top.v(233): identifier 'io_dout_sys' is used before its declaration
[WARN (VERI-1875)] ../sys/sys_top.v(240): identifier 'gp_outr' is used before its declaration
[WARN (VERI-1875)] ../sys/sys_top.v(241): identifier 'gp_outr' is used before its declaration
[WARN (VERI-1875)] ../sys/sys_top.v(242): identifier 'gp_outr' is used before its declaration
[WARN (VERI-1875)] ../sys/sys_top.v(243): identifier 'gp_outr' is used before its declaration
[WARN (VERI-1875)] ../sys/sys_top.v(244): identifier 'gp_outr' is used before its declaration
[WARN (VERI-1875)] ../sys/sys_top.v(257): identifier 'clk_sys' is used before its declaration
[WARN (VERI-1875)] ../sys/sys_top.v(258): identifier 'vs_wait' is used before its declaration
[WARN (VERI-1875)] ../sys/sys_top.v(265): identifier 'clk_sys' is used before its declaration
[WARN (VERI-1875)] ../sys/sys_top.v(294): identifier 'vga_force_scaler' is used before its declaration
[WARN (VERI-1875)] ../sys/sys_top.v(307): identifier 'vga_force_scaler' is used before its declaration
[WARN (VERI-1875)] ../sys/sys_top.v(350): identifier 'clk_sys' is used before its declaration
[WARN (VERI-2013)] ../sys/sys_top.v(353): variable 'cnt' must explicitly be declared as automatic or static
[WARN (VERI-1875)] ../sys/sys_top.v(361): identifier 'shadowmask_wr' is used before its declaration
[WARN (VERI-1875)] ../sys/sys_top.v(407): identifier 'HDMI_PR' is used before its declaration
[WARN (VERI-1875)] ../sys/sys_top.v(407): identifier 'WIDTH' is used before its declaration
[WARN (VERI-1875)] ../sys/sys_top.v(408): identifier 'HFP' is used before its declaration
[WARN (VERI-1875)] ../sys/sys_top.v(409): identifier 'HS' is used before its declaration
[WARN (VERI-1875)] ../sys/sys_top.v(410): identifier 'HBP' is used before its declaration
[WARN (VERI-1875)] ../sys/sys_top.v(411): identifier 'HEIGHT' is used before its declaration
[WARN (VERI-1875)] ../sys/sys_top.v(412): identifier 'VFP' is used before its declaration
[WARN (VERI-1875)] ../sys/sys_top.v(413): identifier 'VS' is used before its declaration
[WARN (VERI-1875)] ../sys/sys_top.v(414): identifier 'VBP' is used before its declaration
[WARN (VERI-1875)] ../sys/sys_top.v(437): identifier 'LFB_EN' is used before its declaration
[WARN (VERI-1875)] ../sys/sys_top.v(437): identifier 'LFB_FLT' is used before its declaration
[WARN (VERI-1875)] ../sys/sys_top.v(437): identifier 'LFB_FMT' is used before its declaration
[WARN (VERI-1875)] ../sys/sys_top.v(438): identifier 'LFB_BASE' is used before its declaration
[WARN (VERI-1875)] ../sys/sys_top.v(439): identifier 'LFB_BASE' is used before its declaration
[WARN (VERI-1875)] ../sys/sys_top.v(440): identifier 'LFB_WIDTH' is used before its declaration
[WARN (VERI-1875)] ../sys/sys_top.v(441): identifier 'LFB_HEIGHT' is used before its declaration
[WARN (VERI-1875)] ../sys/sys_top.v(442): identifier 'LFB_HMIN' is used before its declaration
[WARN (VERI-1875)] ../sys/sys_top.v(443): identifier 'LFB_HMAX' is used before its declaration
[WARN (VERI-1875)] ../sys/sys_top.v(444): identifier 'LFB_VMIN' is used before its declaration
[WARN (VERI-1875)] ../sys/sys_top.v(445): identifier 'LFB_VMAX' is used before its declaration
[WARN (VERI-1875)] ../sys/sys_top.v(446): identifier 'LFB_STRIDE' is used before its declaration
[WARN (VERI-1875)] ../sys/sys_top.v(487): identifier 'shadowmask_wr' is used before its declaration
[WARN (VERI-1875)] ../sys/sys_top.v(487): identifier 'shadowmask_data' is used before its declaration
[WARN (VERI-1875)] ../sys/sys_top.v(490): identifier 'arxy' is used before its declaration
[WARN (VERI-1875)] ../sys/sys_top.v(490): identifier 'arx' is used before its declaration
[WARN (VERI-1875)] ../sys/sys_top.v(491): identifier 'arxy' is used before its declaration
[WARN (VERI-1875)] ../sys/sys_top.v(491): identifier 'ary' is used before its declaration
[WARN (VERI-1875)] ../sys/sys_top.v(492): identifier 'LFB_EN' is used before its declaration
[WARN (VERI-1875)] ../sys/sys_top.v(492): identifier 'FB_EN' is used before its declaration
[WARN (VERI-1875)] ../sys/sys_top.v(492): identifier 'FB_FMT' is used before its declaration
[WARN (VERI-1875)] ../sys/sys_top.v(493): identifier 'FB_WIDTH' is used before its declaration
[WARN (VERI-1875)] ../sys/sys_top.v(494): identifier 'FB_HEIGHT' is used before its declaration
[WARN (VERI-1875)] ../sys/sys_top.v(495): identifier 'FB_BASE' is used before its declaration
[WARN (VERI-1875)] ../sys/sys_top.v(496): identifier 'FB_BASE' is used before its declaration
[WARN (VERI-1875)] ../sys/sys_top.v(497): identifier 'FB_STRIDE' is used before its declaration
[WARN (VERI-1875)] ../sys/sys_top.v(504): identifier 'pal_en' is used before its declaration
[WARN (VERI-1875)] ../sys/sys_top.v(504): identifier 'cvbs' is used before its declaration
[WARN (VERI-1875)] ../sys/sys_top.v(504): identifier 'yc_en' is used before its declaration
[WARN (VERI-1875)] ../sys/sys_top.v(505): identifier 'PhaseInc' is used before its declaration
[WARN (VERI-1875)] ../sys/sys_top.v(506): identifier 'PhaseInc' is used before its declaration
[WARN (VERI-1875)] ../sys/sys_top.v(507): identifier 'PhaseInc' is used before its declaration
[WARN (VERI-1875)] ../sys/sys_top.v(508): identifier 'ColorBurst_Range' is used before its declaration
[WARN (VERI-1875)] ../sys/sys_top.v(509): identifier 'ColorBurst_Range' is used before its declaration
[WARN (VERI-1875)] ../sys/sys_top.v(517): identifier 'LFB_EN' is used before its declaration
[WARN (VERI-1875)] ../sys/sys_top.v(517): identifier 'FB_EN' is used before its declaration
[WARN (VERI-1875)] ../sys/sys_top.v(517): identifier 'FB_FMT' is used before its declaration
[WARN (VERI-1875)] ../sys/sys_top.v(518): identifier 'FB_WIDTH' is used before its declaration
[WARN (VERI-1875)] ../sys/sys_top.v(518): identifier 'FB_WIDTH' is used before its declaration
[WARN (VERI-1875)] ../sys/sys_top.v(519): identifier 'FB_HEIGHT' is used before its declaration
[WARN (VERI-1875)] ../sys/sys_top.v(519): identifier 'FB_HEIGHT' is used before its declaration
[WARN (VERI-1875)] ../sys/sys_top.v(520): identifier 'arx' is used before its declaration
[WARN (VERI-1875)] ../sys/sys_top.v(520): identifier 'arx' is used before its declaration
[WARN (VERI-1875)] ../sys/sys_top.v(520): identifier 'arxy' is used before its declaration
[WARN (VERI-1875)] ../sys/sys_top.v(521): identifier 'ary' is used before its declaration
[WARN (VERI-1875)] ../sys/sys_top.v(521): identifier 'ary' is used before its declaration
[WARN (VERI-1875)] ../sys/sys_top.v(544): identifier 'video_sync' is used before its declaration
[WARN (VERI-1875)] ../sys/sys_top.v(558): identifier 'reset' is used before its declaration
[WARN (VERI-1875)] ../sys/sys_top.v(559): identifier 'reset' is used before its declaration
[WARN (VERI-1875)] ../sys/sys_top.v(682): identifier 'hdmi_clk_out' is used before its declaration
[WARN (VERI-1875)] ../sys/sys_top.v(818): identifier 'fb_en' is used before its declaration
[WARN (VERI-1875)] ../sys/sys_top.v(827): identifier 'fb_fmt' is used before its declaration
[WARN (VERI-1875)] ../sys/sys_top.v(828): identifier 'fb_width' is used before its declaration
[WARN (VERI-1875)] ../sys/sys_top.v(829): identifier 'fb_height' is used before its declaration
[WARN (VERI-1875)] ../sys/sys_top.v(830): identifier 'fb_base' is used before its declaration
[WARN (VERI-1875)] ../sys/sys_top.v(831): identifier 'fb_stride' is used before its declaration
[WARN (VERI-1875)] ../sys/sys_top.v(875): identifier 'HDMI_PR' is used before its declaration
[WARN (VERI-1875)] ../sys/sys_top.v(875): identifier 'HDMI_PR' is used before its declaration
[WARN (VERI-1875)] ../sys/sys_top.v(944): identifier 'HDMI_PR' is used before its declaration
[WARN (VERI-1875)] ../sys/sys_top.v(944): identifier 'HDMI_PR' is used before its declaration
[WARN (VERI-1875)] ../sys/sys_top.v(1054): identifier 'cfg_ready' is used before its declaration
[WARN (VERI-2013)] ../sys/sys_top.v(1064): variable 'gotd' must explicitly be declared as automatic or static
[WARN (VERI-2013)] ../sys/sys_top.v(1064): variable 'gotd2' must explicitly be declared as automatic or static
[WARN (VERI-2013)] ../sys/sys_top.v(1065): variable 'custd' must explicitly be declared as automatic or static
[WARN (VERI-2013)] ../sys/sys_top.v(1065): variable 'custd2' must explicitly be declared as automatic or static
[WARN (VERI-2013)] ../sys/sys_top.v(1066): variable 'old_wait' must explicitly be declared as automatic or static
[WARN (VERI-1875)] ../sys/sys_top.v(1094): identifier 'hdmi_scl_en' is used before its declaration
[WARN (VERI-1875)] ../sys/sys_top.v(1095): identifier 'hdmi_sda_en' is used before its declaration
[WARN (VERI-1875)] ../sys/sys_top.v(1185): identifier 'ce_pix' is used before its declaration
[WARN (VERI-1875)] ../sys/sys_top.v(1222): identifier 'yc_en' is used before its declaration
[WARN (VERI-1875)] ../sys/sys_top.v(1222): identifier 'vga_data_osd' is used before its declaration
[WARN (VERI-1875)] ../sys/sys_top.v(1222): identifier 'vga_hs_osd' is used before its declaration
[WARN (VERI-1875)] ../sys/sys_top.v(1222): identifier 'vga_vs_osd' is used before its declaration
[WARN (VERI-1875)] ../sys/sys_top.v(1222): identifier 'vga_cs_osd' is used before its declaration
[WARN (VERI-1875)] ../sys/sys_top.v(1222): identifier 'yc_o' is used before its declaration
[WARN (VERI-1875)] ../sys/sys_top.v(1222): identifier 'yc_hs' is used before its declaration
[WARN (VERI-1875)] ../sys/sys_top.v(1222): identifier 'yc_vs' is used before its declaration
[WARN (VERI-1875)] ../sys/sys_top.v(1222): identifier 'yc_cs' is used before its declaration
[WARN (VERI-2013)] ../sys/sys_top.v(1487): variable 'line_cnt' must explicitly be declared as automatic or static
[WARN (VERI-2013)] ../sys/sys_top.v(1488): variable 'sync_line' must explicitly be declared as automatic or static
[WARN (VERI-2013)] ../sys/sys_top.v(1489): variable 'hs_cnt' must explicitly be declared as automatic or static
[WARN (VERI-1875)] ../sys/sys_top.v(1512): identifier 'spdif' is used before its declaration
[WARN (VERI-1875)] ../sys/sys_top.v(1517): identifier 'spdif' is used before its declaration
[WARN (VERI-1875)] ../sys/sys_top.v(1613): identifier 'user_out' is used before its declaration
[WARN (VERI-1875)] ../sys/sys_top.v(1614): identifier 'user_out' is used before its declaration
[WARN (VERI-1875)] ../sys/sys_top.v(1615): identifier 'user_out' is used before its declaration
[WARN (VERI-1875)] ../sys/sys_top.v(1616): identifier 'user_out' is used before its declaration
[WARN (VERI-1875)] ../sys/sys_top.v(1617): identifier 'user_out' is used before its declaration
[WARN (VERI-1875)] ../sys/sys_top.v(1618): identifier 'user_out' is used before its declaration
[WARN (VERI-1875)] ../sys/sys_top.v(1619): identifier 'user_out' is used before its declaration
[WARN (VERI-1875)] ../sys/sys_top.v(1621): identifier 'user_in' is used before its declaration
[WARN (VERI-1875)] ../sys/sys_top.v(1622): identifier 'user_in' is used before its declaration
[WARN (VERI-1875)] ../sys/sys_top.v(1623): identifier 'user_in' is used before its declaration
[WARN (VERI-1875)] ../sys/sys_top.v(1624): identifier 'user_in' is used before its declaration
[WARN (VERI-1875)] ../sys/sys_top.v(1625): identifier 'user_in' is used before its declaration
[WARN (VERI-1875)] ../sys/sys_top.v(1626): identifier 'user_in' is used before its declaration
[WARN (VERI-1875)] ../sys/sys_top.v(1627): identifier 'user_in' is used before its declaration
[WARN (VERI-1875)] ../sys/sys_top.v(1844): identifier 'pol' is used before its declaration
[WARN (VERI-1875)] ../sys/sys_top.v(1877): identifier 'csync_vs' is used before its declaration
[WARN (VERI-1875)] ../sys/sys_top.v(1877): identifier 'csync_hs' is used before its declaration
[-- (VERI-1482)] Analyzing Verilog file '../sys/mcp23009.sv'
[WARN (VERI-2013)] ../sys/mcp23009.sv(44): variable 'idx' must explicitly be declared as automatic or static
[WARN (VERI-2013)] ../sys/mcp23009.sv(45): variable 'state' must explicitly be declared as automatic or static
[WARN (VERI-2013)] ../sys/mcp23009.sv(46): variable 'timeout' must explicitly be declared as automatic or static
[WARN (VERI-1875)] ../sys/mcp23009.sv(60): identifier 'init_data' is used before its declaration
[WARN (VERI-1875)] ../sys/mcp23009.sv(65): identifier 'init_data' is used before its declaration
[-- (VERI-1482)] Analyzing Verilog file '../sys/i2c.v'
[WARN (VERI-1875)] ../sys/i2c.v(40): identifier 'SCLK' is used before its declaration
[WARN (VERI-1875)] ../sys/i2c.v(41): identifier 'SDO' is used before its declaration
[-- (VERI-1482)] Analyzing Verilog file '../sys/shadowmask.sv'
[-- (VERI-1482)] Analyzing Verilog file '../sys/osd.v'
[WARN (VERI-2013)] ../sys/osd.v(54): variable 'highres' must explicitly be declared as automatic or static
[WARN (VERI-2013)] ../sys/osd.v(104): variable 'cnt' must explicitly be declared as automatic or static
[-- (VERI-1482)] Analyzing Verilog file '../sys/scanlines.v'
[-- (VERI-1482)] Analyzing Verilog file '../sys/yc_out.sv'
[-- (VERI-1482)] Analyzing Verilog file '../sys/vga_out.sv'
% analyze -sv -f files_mappers_sv.f
INFO (INL011): Processing "-f" file "/home/victorhug/Documents/TCC/C贸digo/NES_MiSTerCadence/formal/files_mappers_sv.f".
[-- (VERI-1482)] Analyzing Verilog file '../rtl/mappers/FDS.sv'
[INFO (VERI-2561)] ../rtl/mappers/FDS.sv(470): undeclared symbol 'audio_exp', assumed default net type 'wire'
[WARN (VERI-1362)] ../rtl/mappers/FDS.sv(473): 'audio_exp' is already implicitly declared on line 470
[-- (VERI-1482)] Analyzing Verilog file '../rtl/mappers/generic.sv'
[-- (VERI-1482)] Analyzing Verilog file '../rtl/mappers/JYCompany.sv'
[-- (VERI-1482)] Analyzing Verilog file '../rtl/mappers/misc.sv'
[-- (VERI-1482)] Analyzing Verilog file '../rtl/mappers/MMC1.sv'
[-- (VERI-1482)] Analyzing Verilog file '../rtl/mappers/MMC2.sv'
[-- (VERI-1482)] Analyzing Verilog file '../rtl/mappers/MMC3.sv'
[-- (VERI-1482)] Analyzing Verilog file '../rtl/mappers/MMC5.sv'
[-- (VERI-1482)] Analyzing Verilog file '../rtl/mappers/Namco.sv'
[-- (VERI-1482)] Analyzing Verilog file '../rtl/mappers/Sachen.sv'
[-- (VERI-1482)] Analyzing Verilog file '../rtl/mappers/Sunsoft.sv'
[-- (VERI-1482)] Analyzing Verilog file '../rtl/mappers/VRC.sv'
% 
% 
% elaborate -top sys_top -bbox_m DSP48A1 -bbox_m dpram -bbox_m EEPROM_24C0x -bbox_m IIR_filter -bbox_m eseopll -bbox_m altddio_out -bbox_m spram -bbox_m hps_io -bbox_m pll -bbox_m pll_cfg -bbox_m sysmem -bbox_m cyclonev_hps_interface_mpu_general_purpose -bbox_m cyclonev_hps_interface_peripheral_uart -bbox_m sysmem_lite -bbox_m cyclonev_hps_interface_interrupts -bbox_m ddr_svc -bbox_m ascal -bbox_m pll_hdmi_adj -bbox_m pll_cfg_hdmi -bbox_m pll_hdmi -bbox_m cyclonev_hps_interface_peripheral_i2c -bbox_m cyclonev_clkselect -bbox_m pll_audio -bbox_m audio_out -bbox_m cyclonev_hps_interface_peripheral_spi_master -bbox_m alsa
INFO (ISW003): Top module name is "sys_top".
[INFO (HIER-8002)] ../sys/sys_top.v(1832): Disabling old hierarchical reference handler
[WARN (VERI-1927)] ../sys/sys_top.v(855): port 'remainder' remains unconnected for this instance
[WARN (VERI-1927)] ../sys/sys_top.v(1166): port 'osd_status' remains unconnected for this instance
[WARN (VERI-1214)] ../sys/sys_top.v(1775): assignment to input 'ADC_SDO'
[WARN (VERI-1927)] ../NES.sv(952): port 'state_loaded' remains unconnected for this instance
[WARN (VERI-1927)] ../sys/video_freak.sv(214): port 'remainder' remains unconnected for this instance
[WARN (VERI-1927)] ../rtl/nes.v(390): port 'end_of_line' remains unconnected for this instance
[WARN (VERI-2435)] ../rtl/nes.v(390): port 'SaveStateBus_Din' is not connected on this instance
[WARN (VERI-2435)] ../rtl/nes.v(432): port 'abort_n' is not connected on this instance
[WARN (VERI-1927)] ../rtl/nes.v(432): port 'so_n' remains unconnected for this instance
[WARN (VERI-2435)] ../rtl/nes.v(503): port 'allow_us' is not connected on this instance
[WARN (VERI-1214)] ../rtl/nes.v(568): assignment to input 'sys_type'
[WARN (VERI-1927)] ../rtl/apu.sv(1050): port 'allow_us' remains unconnected for this instance
[WARN (VERI-2435)] ../rtl/mappers/MMC1.sv(275): port 'chr_read' is not connected on this instance
[WARN (VERI-1927)] ../rtl/mappers/MMC1.sv(275): port 'SaveStateBus_load' remains unconnected for this instance
[WARN (VERI-2435)] ../rtl/mappers/VRC.sv(717): port 'SaveStateBus_Din' is not connected on this instance
[WARN (VERI-1927)] ../rtl/mappers/VRC.sv(717): port 'SaveStateBus_load' remains unconnected for this instance
[WARN (VERI-2435)] ../rtl/mappers/MMC5.sv(803): port 'cold_reset' is not connected on this instance
[WARN (VERI-1927)] ../sys/video_freezer.sv(47): port 'sync_pt' remains unconnected for this instance
[WARN (VERI-1927)] ../sys/video_freezer.sv(59): port 'valid' remains unconnected for this instance
[WARN (VERI-1927)] ../sys/scandoubler.v(117): port 'mono' remains unconnected for this instance
[INFO (VERI-1018)] ../sys/i2c.v(2): compiling module 'i2c:(I2C_Freq=500000)'
[WARN (VERI-1060)] ../sys/i2c.v(55): 'initial' construct is ignored
[WARN (VERI-9005)] ../sys/i2c.v(98): 32-bit index expression '(SD_COUNTER[4:0] - 11)' is larger than the required 3 bits. This might lead to an out-of-bound access
[INFO (VERI-1018)] ../sys/mcp23009.sv(5): compiling module 'mcp23009'
[WARN (VERI-1330)] ../sys/mcp23009.sv(33): actual bit length 32 differs from formal bit length 1 for port 'I2C_WLEN'
[WARN (VDB-1002)] ../sys/mcp23009.sv(25): net 'din[15]' does not have a driver
[INFO (VERI-1018)] ../sys/math.sv(46): compiling module 'sys_umul:(NB_MUL1=12,NB_MUL2=12)'
[INFO (VERI-1018)] ../sys/math.sv(3): compiling module 'sys_udiv:(NB_NUM=24,NB_DIV=12)'
[INFO (VERI-1018)] ../sys/math.sv(85): compiling module 'sys_umuldiv:(NB_MUL1=12,NB_MUL2=12,NB_DIV=12)'
[INFO (VERI-1018)] ../sys/shadowmask.sv(1): compiling module 'shadowmask'
[INFO (VERI-2571)] ../sys/shadowmask.sv(27): extracting RAM for identifier 'mask_lut'
[WARN (VERI-9033)] ../sys/shadowmask.sv(27): array mask_lut (size 2816) automatically BLACK-BOXED. Use the "elaborate -bbox_a" command to prevent automatic black-boxing.
[INFO (VERI-1018)] ../sys/osd.v(4): compiling module 'osd'
[INFO (VERI-2571)] ../sys/osd.v(36): extracting RAM for identifier 'osd_buffer'
[WARN (VERI-9033)] ../sys/osd.v(36): array osd_buffer (size 32768) automatically BLACK-BOXED. Use the "elaborate -bbox_a" command to prevent automatic black-boxing.
[WARN (VERI-9005)] ../sys/osd.v(94): 13-bit index expression 'bcnt' is larger than the required 12 bits. This might lead to an out-of-bound access
[WARN (VERI-9005)] ../sys/osd.v(251): 13-bit index expression '(rot[0] ? ({osd_hcnt2[6:3],osd_vcnt[7:0]} ^ {{4{(~rot[1])}},{8{rot[1]}}}) : {osd_vcnt[7:3],osd_hcnt[7:0]})' is larger than the required 12 bits. This might lead to an out-of-bound access
[INFO (VERI-1018)] ../sys/sys_top.v(1868): compiling module 'csync'
[INFO (VERI-1018)] ../sys/scanlines.v(1): compiling module 'scanlines'
[INFO (VERI-1018)] ../sys/yc_out.sv(28): compiling module 'yc_out'
[WARN (VERI-1220)] ../sys/yc_out.sv(76): using initial value of 'vref' since it is never assigned
[INFO (VERI-1018)] ../sys/vga_out.sv(2): compiling module 'vga_out'
[INFO (VERI-1018)] ../sys/sys_top.v(1836): compiling module 'sync_fix'
[INFO (VERI-1018)] ../sys/video_freak.sv(190): compiling module 'video_scale_int'
[WARN (VERI-8028)] ../sys/video_freak.sv(214): missing/open ports on instance div of module sys_udiv
[INFO (VERI-8005)] ../sys/video_freak.sv(222): Unintentional sequential element inferred for hinteger read before write using blocking assignment
[INFO (VERI-1018)] ../sys/video_freak.sv(16): compiling module 'video_freak'
[INFO (VERI-1018)] ../rtl/keyboard.sv(4): compiling module 'keyboard'
[WARN (VERI-1220)] ../rtl/keyboard.sv(53): using initial value of 'btn_lb' since it is never assigned
[INFO (VERI-1018)] ../rtl/miracle.sv(199): compiling module 'midi_uart'
[INFO (VERI-1018)] ../rtl/miracle.sv(28): compiling module 'miraclepiano'
[INFO (VERI-1018)] ../rtl/zapper.sv(4): compiling module 'zapper'
[INFO (VERI-1018)] ../NES.sv(1378): compiling module 'GameLoader'
[WARN (VERI-1060)] ../NES.sv(1401): 'initial' construct is ignored
[INFO (VERI-1018)] ../rtl/ppu.sv(172): compiling module 'ClockGen'
[INFO (VHDL-1067)] ../rtl/bus_savestates.vhd(27): processing 'eReg_SavestateV(adr=0,def="1110000001100100000000000000000000000000000000000000000000000000")(arch)'
[WARN (VHDL-1129)] ../rtl/bus_savestates.vhd(48): initial value for signal is ignored
[INFO (VHDL-1067)] ../rtl/bus_savestates.vhd(27): processing 'eReg_SavestateV(adr=1,def="0000000000000000000000010010000000000000000000000000000000000001")(arch)'
[INFO (VHDL-1067)] ../rtl/bus_savestates.vhd(27): processing 'eReg_SavestateV(adr=2,def="0000000000000000000000000000000000000000000000000000000000000000")(arch)'
[INFO (VHDL-1067)] ../rtl/t65/T65_MCode.vhd(58): processing 'T65_MCode(rtl)'
[INFO (VHDL-9045)] ../rtl/t65/T65_MCode.vhd(93): creating type property for output port 'ALU_Op'
[INFO (VHDL-9045)] ../rtl/t65/T65_MCode.vhd(93): creating type property for output port 'Set_BusA_To'
[INFO (VHDL-9045)] ../rtl/t65/T65_MCode.vhd(93): creating type property for output port 'Write_Data'
[INFO (VHDL-1172)] ../rtl/t65/T65_MCode.vhd(1089): 'others' clause is never selected
[INFO (VHDL-1067)] ../rtl/t65/T65_ALU.vhd(57): processing 'T65_ALU(rtl)'
[INFO (VHDL-9044)] ../rtl/t65/T65_ALU.vhd(68): creating type property for input port 'Op'
[INFO (VHDL-1067)] ../rtl/t65/T65.vhd(136): processing 'T65(rtl)'
[WARN (VHDL-1129)] ../rtl/t65/T65.vhd(180): initial value for signal is ignored
[INFO (VHDL-9046)] ../rtl/t65/T65.vhd(199): creating type property for signal 'ALU_Op_r'
[INFO (VHDL-9046)] ../rtl/t65/T65.vhd(200): creating type property for signal 'Write_Data_r'
[INFO (VHDL-9046)] ../rtl/t65/T65.vhd(225): creating type property for signal 'ALU_Op'
[INFO (VHDL-9046)] ../rtl/t65/T65.vhd(226): creating type property for signal 'Set_BusA_To'
[INFO (VHDL-9046)] ../rtl/t65/T65.vhd(228): creating type property for signal 'Write_Data'
[INFO (VERI-1018)] ../rtl/nes.v(21): compiling module 'DmaController'
[INFO (VHDL-1067)] ../rtl/bus_savestates.vhd(27): processing 'eReg_SavestateV(adr=16,def="0000000000000000000000000000000000000000000000000000000000000000")(arch)'
[INFO (VERI-1018)] ../rtl/apu.sv(4): compiling module 'LenCounterUnit'
[INFO (VERI-1018)] ../rtl/apu.sv(65): compiling module 'EnvelopeUnit'
[INFO (VERI-1018)] ../rtl/apu.sv(117): compiling module 'SquareChan'
[INFO (VERI-1018)] ../rtl/apu.sv(266): compiling module 'TriangleChan'
[INFO (VERI-1018)] ../rtl/apu.sv(375): compiling module 'NoiseChan'
[INFO (VHDL-1067)] ../rtl/bus_savestates.vhd(27): processing 'eReg_SavestateV(adr=17,def="0000000000000000000000000000000000000000000000000000000000000000")(arch)'
[INFO (VHDL-1067)] ../rtl/bus_savestates.vhd(27): processing 'eReg_SavestateV(adr=18,def="0000000000000000000000000000000000000000000000000000000000000000")(arch)'
[INFO (VERI-1018)] ../rtl/apu.sv(485): compiling module 'DmcChan:(SSREG_INDEX_DMC1=10'b010001,SSREG_INDEX_DMC2=10'b010010)'
[INFO (VERI-1018)] ../rtl/apu.sv(1163): compiling module 'APUMixer'
[INFO (VHDL-1067)] ../rtl/bus_savestates.vhd(27): processing 'eReg_SavestateV(adr=19,def="0000000000000000000000000000000000000000000000000111111111111111")(arch)'
[INFO (VERI-1018)] ../rtl/apu.sv(723): compiling module 'FrameCtr:(SSREG_INDEX_FCT=10'b010011)'
[INFO (VERI-1018)] ../rtl/apu.sv(871): compiling module 'APU:(SSREG_INDEX_TOP=10'b010000,SSREG_INDEX_DMC1=10'b010001,SSREG_INDEX_DMC2=10'b010010,SSREG_INDEX_FCT=10'b010011)'
[WARN (VERI-8028)] ../rtl/apu.sv(1031): missing/open ports on instance Squ2 of module SquareChan
[WARN (VDB-1013)] ../rtl/apu.sv(1050): input port 'allow_us' is not connected on this instance
[INFO (VHDL-1067)] ../rtl/bus_savestates.vhd(27): processing 'eReg_SavestateV(adr=5,def="0000000000000000000000000000000000000000000000000000000000000000")(arch)'
[INFO (VHDL-1067)] ../rtl/bus_savestates.vhd(27): processing 'eReg_SavestateV(adr=4,def="0000000000000000000000000000000000000000000000000000000000000000")(arch)'
[INFO (VHDL-1067)] ../rtl/bus_savestates.vhd(27): processing 'eReg_SavestateV(adr=6,def="0000000000000000000000000000000000000000000000000000000101010010")(arch)'
[INFO (VERI-1018)] ../rtl/ppu.sv(172): compiling module 'ClockGen:(USE_SAVESTATE=1)'
[INFO (VHDL-1067)] ../rtl/bus_savestates.vhd(27): processing 'eReg_SavestateV(adr=11,def="0000000000000000000000000000000000000000000000000000000000000000")(arch)'
[INFO (VERI-1018)] ../rtl/ppu.sv(10): compiling module 'LoopyGen'
[INFO (VERI-1018)] ../rtl/ppu.sv(907): compiling module 'BgPainter'
[WARN (VERI-1060)] ../rtl/ppu.sv(937): 'initial' construct is ignored
[INFO (VHDL-1067)] ../rtl/bus_savestates.vhd(27): processing 'eReg_SavestateV(adr=12,def="0000000000000000000000000000000000000000000000000000000111111111")(arch)'
[INFO (VERI-1018)] ../rtl/ppu.sv(419): compiling module 'OAMEval'
[INFO (VERI-1018)] ../rtl/ppu.sv(779): compiling module 'SpriteAddressGen'
[INFO (VERI-1018)] ../rtl/ppu.sv(834): compiling module 'SpriteAddressGenEx'
[INFO (VERI-1018)] ../rtl/ppu.sv(314): compiling module 'Sprite'
[INFO (VERI-1018)] ../rtl/ppu.sv(353): compiling module 'SpriteSet'
[INFO (VERI-1018)] ../rtl/ppu.sv(986): compiling module 'PixelMuxer'
[INFO (VHDL-1067)] ../rtl/bus_savestates.vhd(27): processing 'eReg_SavestateV(adr=7,def="0000000000001000000000000000100100000000000010000000000000000000")(arch)'
[INFO (VHDL-1067)] ../rtl/bus_savestates.vhd(27): processing 'eReg_SavestateV(adr=8,def="0010000000111010000001000000000100000000000100000000001000000001")(arch)'
[INFO (VHDL-1067)] ../rtl/bus_savestates.vhd(27): processing 'eReg_SavestateV(adr=9,def="0010110000000000000000000011010000000100000010000000001000000000")(arch)'
[INFO (VHDL-1067)] ../rtl/bus_savestates.vhd(27): processing 'eReg_SavestateV(adr=10,def="0000100000000010000101000000001100101100001001000000110100000001")(arch)'
[INFO (VERI-1018)] ../rtl/ppu.sv(1003): compiling module 'PaletteRam'
[WARN (VDB-1002)] ../rtl/ppu.sv(1026): net 'SS_PAL_BACK[3][63]' does not have a driver
[INFO (VERI-1018)] ../rtl/ppu.sv(1081): compiling module 'PPU'
[WARN (VERI-1060)] ../rtl/ppu.sv(1157): 'initial' construct is ignored
[INFO (VERI-1018)] ../rtl/mappers/generic.sv(4): compiling module 'MMC0'
[INFO (VHDL-1067)] ../rtl/bus_savestates.vhd(27): processing 'eReg_SavestateV(adr=32,def="0000000000000000000000000000000000000000000000000000000000000000")(arch)'
[INFO (VERI-1018)] ../rtl/mappers/MMC1.sv(4): compiling module 'MMC1'
[INFO (VERI-1018)] ../rtl/mappers/generic.sv(1103): compiling module 'Mapper28'
[INFO (VERI-1018)] ../rtl/mappers/generic.sv(121): compiling module 'Mapper30'
[INFO (VHDL-1067)] ../rtl/bus_savestates.vhd(27): processing 'eReg_SavestateV(adr=33,def="0000000000000000000000000000000000000000000000000000000000000000")(arch)'
[INFO (VERI-1018)] ../rtl/mappers/misc.sv(640): compiling module 'Mapper32'
[INFO (VERI-1018)] ../rtl/mappers/MMC2.sv(4): compiling module 'MMC2'
[INFO (VHDL-1067)] ../rtl/bus_savestates.vhd(27): processing 'eReg_SavestateV(adr=34,def="0000000000000000000000000000000000000000000000000000000000000000")(arch)'
[INFO (VERI-1018)] ../rtl/mappers/MMC3.sv(292): compiling module 'MMC3'
[INFO (VERI-1018)] ../rtl/mappers/MMC2.sv(204): compiling module 'MMC4'
[INFO (VHDL-1067)] ../rtl/bus_savestates.vhd(27): processing 'eReg_SavestateV(adr=35,def="0000000000000000000000000000000000000000000000000000000000000000")(arch)'
[INFO (VHDL-1067)] ../rtl/bus_savestates.vhd(27): processing 'eReg_SavestateV(adr=36,def="0000000000000000000000000000000000000000000000000000000000000000")(arch)'
[INFO (VERI-1018)] ../rtl/mappers/MMC5.sv(3): compiling module 'MMC5'
[INFO (VERI-1018)] ../rtl/mappers/generic.sv(58): compiling module 'Mapper13'
[INFO (VERI-1018)] ../rtl/mappers/misc.sv(4): compiling module 'Mapper15'
[INFO (VERI-1018)] ../rtl/mappers/misc.sv(106): compiling module 'Mapper16'
[INFO (VERI-1018)] ../rtl/mappers/misc.sv(386): compiling module 'Mapper18'
[INFO (VERI-1018)] ../rtl/mappers/generic.sv(367): compiling module 'Mapper34'
[INFO (VERI-1018)] ../rtl/mappers/misc.sv(1119): compiling module 'Mapper41'
[INFO (VERI-1018)] ../rtl/mappers/misc.sv(812): compiling module 'Mapper42'
[INFO (VERI-1018)] ../rtl/mappers/misc.sv(918): compiling module 'Mapper65'
[INFO (VERI-1018)] ../rtl/mappers/generic.sv(238): compiling module 'Mapper66'
[INFO (VERI-1018)] ../rtl/mappers/Sunsoft.sv(491): compiling module 'Mapper67'
[INFO (VERI-1018)] ../rtl/mappers/Sunsoft.sv(678): compiling module 'Mapper68'
[INFO (VERI-1018)] ../rtl/mappers/Sunsoft.sv(2): compiling module 'Mapper69'
[INFO (VERI-1018)] ../rtl/mappers/generic.sv(475): compiling module 'Mapper71'
[INFO (VERI-1018)] ../rtl/mappers/misc.sv(1497): compiling module 'Mapper72'
[INFO (VERI-1018)] ../rtl/mappers/generic.sv(583): compiling module 'Mapper77'
[INFO (VERI-1018)] ../rtl/mappers/generic.sv(681): compiling module 'Mapper78'
[INFO (VERI-1018)] ../rtl/mappers/generic.sv(795): compiling module 'Mapper79'
[INFO (VERI-1018)] ../rtl/mappers/misc.sv(2860): compiling module 'Mapper83'
[INFO (VERI-1018)] ../rtl/mappers/generic.sv(902): compiling module 'Mapper89'
[INFO (VERI-1018)] ../rtl/mappers/generic.sv(1035): compiling module 'Mapper107'
[INFO (VERI-1018)] ../rtl/mappers/misc.sv(2759): compiling module 'Mapper111'
[INFO (VERI-1018)] ../rtl/mappers/MMC3.sv(820): compiling module 'Mapper165'
[INFO (VERI-1018)] ../rtl/mappers/misc.sv(1192): compiling module 'Mapper218'
[INFO (VERI-1018)] ../rtl/mappers/misc.sv(2156): compiling module 'Mapper227'
[INFO (VERI-1018)] ../rtl/mappers/misc.sv(1247): compiling module 'Mapper228'
[INFO (VERI-1018)] ../rtl/mappers/misc.sv(1317): compiling module 'Mapper234'
[INFO (VERI-1018)] ../rtl/mappers/misc.sv(1393): compiling module 'Mapper246'
[INFO (VERI-1018)] ../rtl/mappers/MMC3.sv(4): compiling module 'Rambo1'
[INFO (VERI-1018)] ../rtl/mappers/MMC1.sv(217): compiling module 'NesEvent'
[WARN (VERI-1330)] ../rtl/mappers/MMC1.sv(258): actual bit length 32 differs from formal bit length 64 for port 'flags'
[WARN (VERI-8028)] ../rtl/mappers/MMC1.sv(254): missing/open ports on instance mmc1_nesevent of module MMC1
[WARN (VDB-1013)] ../rtl/mappers/MMC1.sv(275): input port 'chr_read' is not connected on this instance
[INFO (VERI-1018)] ../rtl/mappers/VRC.sv(4): compiling module 'VRC1'
[INFO (VERI-1018)] ../rtl/mappers/VRC.sv(137): compiling module 'VRC3'
[INFO (VHDL-1067)] ../rtl/bus_savestates.vhd(27): processing 'eReg_SavestateV(adr=40,def="0000000000000000000000000000000000000000000000000000000000000000")(arch)'
[INFO (VERI-1018)] ../rtl/mappers/VRC.sv(922): compiling module 'vrcIRQ'
[INFO (VERI-1018)] ../rtl/mappers/VRC.sv(275): compiling module 'VRC24'
[INFO (VERI-1018)] ../rtl/mappers/VRC.sv(1333): compiling module 'VRC5'
[INFO (VERI-1018)] ../rtl/mappers/VRC.sv(724): compiling module 'MAPVRC6'
[INFO (VERI-1018)] ../rtl/mappers/VRC.sv(492): compiling module 'VRC6'
[INFO (VERI-1018)] ../rtl/mappers/VRC.sv(595): compiling module 'VRC7'
[WARN (VERI-8028)] ../rtl/mappers/VRC.sv(717): missing/open ports on instance vrc7irq of module vrcIRQ
[WARN (VDB-1013)] ../rtl/mappers/VRC.sv(717): input port 'SaveStateBus_Din[63]' is not connected on this instance
[INFO (VERI-1018)] ../rtl/mappers/Namco.sv(116): compiling module 'MAPN163'
[INFO (VERI-1018)] ../rtl/mappers/Namco.sv(3): compiling module 'N163'
[INFO (VERI-1018)] ../rtl/mappers/misc.sv(1606): compiling module 'Mapper162'
[WARN (VERI-1899)] ../rtl/mappers/misc.sv(1664): 'prg_bank' inside always_comb block does not represent combinational logic
[INFO (VERI-1018)] ../rtl/mappers/misc.sv(1761): compiling module 'Nanjing'
[INFO (VERI-1018)] ../rtl/mappers/misc.sv(1689): compiling module 'Mapper164'
[INFO (VERI-1018)] ../rtl/mappers/misc.sv(1899): compiling module 'Mapper156'
[INFO (VERI-8005)] ../rtl/mappers/misc.sv(1946): Unintentional sequential element inferred for prg_bank read before write using blocking assignment
[INFO (VERI-1018)] ../rtl/mappers/Sachen.sv(5): compiling module 'Sachen8259'
[INFO (VERI-8005)] ../rtl/mappers/Sachen.sv(40): Unintentional sequential element inferred for prg_bank read before write using blocking assignment
[INFO (VERI-8005)] ../rtl/mappers/Sachen.sv(41): Unintentional sequential element inferred for chr_bank_2 read before write using blocking assignment
[INFO (VERI-8005)] ../rtl/mappers/Sachen.sv(41): Unintentional sequential element inferred for chr_bank_o read before write using blocking assignment
[INFO (VERI-8005)] ../rtl/mappers/Sachen.sv(41): Unintentional sequential element inferred for chr_bank_p read before write using blocking assignment
[INFO (VERI-1018)] ../rtl/mappers/Sachen.sv(187): compiling module 'SachenJV001'
[INFO (VERI-1018)] ../rtl/mappers/Sachen.sv(339): compiling module 'SachenNROM'
[INFO (VERI-1018)] ../rtl/mappers/JYCompany.sv(3): compiling module 'multiplier'
[INFO (VHDL-1067)] ../rtl/bus_savestates.vhd(27): processing 'eReg_SavestateV(adr=37,def="0000000000000000000000000000000000000000000000000000000000000000")(arch)'
[INFO (VERI-1018)] ../rtl/mappers/JYCompany.sv(59): compiling module 'JYCompany'
[INFO (VERI-8005)] ../rtl/mappers/JYCompany.sv(144): Unintentional sequential element inferred for bank_mode read before write using blocking assignment
[INFO (VERI-1018)] ../rtl/mappers/misc.sv(3072): compiling module 'Mapper91'
[INFO (VERI-1018)] ../rtl/mappers/misc.sv(2069): compiling module 'Mapper225'
[INFO (VERI-1018)] ../rtl/mappers/MMC3.sv(1003): compiling module 'Mapper413'
[INFO (VERI-1018)] ../rtl/mappers/FDS.sv(3): compiling module 'MapperFDS'
[INFO (VERI-1018)] ../rtl/mappers/misc.sv(2266): compiling module 'NSF'
[WARN (VERI-9005)] ../rtl/mappers/misc.sv(2678): 11-bit index expression '{midi_reg[5'b01001][2:0],midi_reg[5'b01000]}' is larger than the required 7 bits. This might lead to an out-of-bound access
[WARN (VERI-9005)] ../rtl/mappers/misc.sv(2680): 11-bit index expression '{midi_reg[5'b01001][2:0],midi_reg[5'b01000]}' is larger than the required 7 bits. This might lead to an out-of-bound access
[WARN (VERI-9005)] ../rtl/mappers/misc.sv(2737): 5-bit index expression 'reg_ind' is larger than the required 4 bits. This might lead to an out-of-bound access
[WARN (VERI-9005)] ../rtl/mappers/misc.sv(2737): 5-bit index expression 'reg_ind' is larger than the required 4 bits. This might lead to an out-of-bound access
[WARN (VERI-9005)] ../rtl/mappers/misc.sv(2737): 5-bit index expression 'reg_ind' is larger than the required 4 bits. This might lead to an out-of-bound access
[INFO (VHDL-1067)] ../rtl/bus_savestates.vhd(27): processing 'eReg_SavestateV(adr=48,def="0000000000000000000000000000000000000000000000000000000000000000")(arch)'
[INFO (VHDL-1067)] ../rtl/bus_savestates.vhd(27): processing 'eReg_SavestateV(adr=49,def="0000000000000000000000000000000000000000000000000000000000000000")(arch)'
[INFO (VHDL-1067)] ../rtl/bus_savestates.vhd(27): processing 'eReg_SavestateV(adr=50,def="0000000000000000000000000000000000000000000000000000000000000000")(arch)'
[INFO (VHDL-1067)] ../rtl/bus_savestates.vhd(27): processing 'eReg_SavestateV(adr=51,def="0000000000000000000000000000000000000000000000000000000000000000")(arch)'
[INFO (VERI-1018)] ../rtl/mappers/Sunsoft.sv(253): compiling module 'SS5b_audio'
[WARN (VERI-9005)] ../rtl/mappers/Sunsoft.sv(437): 6-bit index expression 'envelope_a' is larger than the required 5 bits. This might lead to an out-of-bound access
[WARN (VERI-9005)] ../rtl/mappers/Sunsoft.sv(438): 6-bit index expression 'envelope_b' is larger than the required 5 bits. This might lead to an out-of-bound access
[WARN (VERI-9005)] ../rtl/mappers/Sunsoft.sv(439): 6-bit index expression 'envelope_c' is larger than the required 5 bits. This might lead to an out-of-bound access
[INFO (VERI-1018)] ../rtl/mappers/Sunsoft.sv(204): compiling module 'SS5b_mixed'
[INFO (VERI-1018)] ../rtl/mappers/Namco.sv(458): compiling module 'namco163_sound'
[WARN (VDB-1002)] ../rtl/mappers/Namco.sv(486): net 'SS_MAP1_BACK[12]' does not have a driver
[INFO (VHDL-1067)] ../rtl/bus_savestates.vhd(27): processing 'eReg_SavestateV(adr=52,def="0000000000000000000000000000000000000000000000000000000000000000")(arch)'
[INFO (VERI-1018)] ../rtl/mappers/Namco.sv(373): compiling module 'namco163_mixed'
[INFO (VERI-1018)] ../rtl/apu.sv(485): compiling module 'DmcChan:(SSREG_INDEX_DMC1=10'b0110001,SSREG_INDEX_DMC2=10'b0110010)'
[INFO (VHDL-1067)] ../rtl/bus_savestates.vhd(27): processing 'eReg_SavestateV(adr=51,def="0000000000000000000000000000000000000000000000000111111111111111")(arch)'
[INFO (VERI-1018)] ../rtl/apu.sv(723): compiling module 'FrameCtr:(SSREG_INDEX_FCT=10'b0110011)'
[INFO (VERI-1018)] ../rtl/apu.sv(871): compiling module 'APU:(SSREG_INDEX_TOP=10'b0110000,SSREG_INDEX_DMC1=10'b0110001,SSREG_INDEX_DMC2=10'b0110010,SSREG_INDEX_FCT=10'b0110011)'
[INFO (VERI-1018)] ../rtl/mappers/MMC5.sv(710): compiling module 'mmc5_mixed'
[WARN (VERI-8028)] ../rtl/mappers/MMC5.sv(777): missing/open ports on instance mmc5apu of module APU
[WARN (VDB-1013)] ../rtl/mappers/MMC5.sv(803): input port 'cold_reset' is not connected on this instance
[INFO (VERI-1018)] ../rtl/mappers/FDS.sv(519): compiling module 'fds_audio'
[INFO (VERI-1018)] ../rtl/mappers/FDS.sv(448): compiling module 'fds_mixed'
[INFO (VERI-1018)] ../rtl/mappers/VRC.sv(1053): compiling module 'vrc7_mixed'
[INFO (VERI-1018)] ../rtl/mappers/VRC.sv(1168): compiling module 'vrc6sound'
[WARN (VDB-1002)] ../rtl/mappers/VRC.sv(1191): net 'SS_MAP1_BACK[2]' does not have a driver
[INFO (VERI-1018)] ../rtl/mappers/VRC.sv(1107): compiling module 'vrc6_mixed'
[INFO (VERI-1018)] ../rtl/cart.sv(18): compiling module 'cart_top'
[WARN (VERI-1330)] ../rtl/cart.sv(95): actual bit length 64 differs from formal bit length 32 for port 'flags'
[WARN (VERI-1330)] ../rtl/cart.sv(206): actual bit length 64 differs from formal bit length 32 for port 'flags'
[WARN (VERI-1330)] ../rtl/cart.sv(244): actual bit length 64 differs from formal bit length 32 for port 'flags'
[WARN (VERI-1330)] ../rtl/cart.sv(282): actual bit length 64 differs from formal bit length 32 for port 'flags'
[WARN (VERI-1330)] ../rtl/cart.sv(328): actual bit length 64 differs from formal bit length 32 for port 'flags'
[WARN (VERI-1330)] ../rtl/cart.sv(370): actual bit length 64 differs from formal bit length 32 for port 'flags'
[WARN (VERI-1330)] ../rtl/cart.sv(411): actual bit length 64 differs from formal bit length 32 for port 'flags'
[WARN (VERI-1330)] ../rtl/cart.sv(464): actual bit length 64 differs from formal bit length 32 for port 'flags'
[WARN (VERI-1330)] ../rtl/cart.sv(495): actual bit length 64 differs from formal bit length 32 for port 'flags'
[WARN (VERI-1330)] ../rtl/cart.sv(529): actual bit length 64 differs from formal bit length 32 for port 'flags'
[WARN (VERI-1330)] ../rtl/cart.sv(573): actual bit length 64 differs from formal bit length 32 for port 'flags'
[WARN (VERI-1330)] ../rtl/cart.sv(611): actual bit length 64 differs from formal bit length 32 for port 'flags'
[WARN (VERI-1330)] ../rtl/cart.sv(649): actual bit length 64 differs from formal bit length 32 for port 'flags'
[WARN (VERI-1330)] ../rtl/cart.sv(680): actual bit length 64 differs from formal bit length 32 for port 'flags'
[WARN (VERI-1330)] ../rtl/cart.sv(711): actual bit length 64 differs from formal bit length 32 for port 'flags'
[WARN (VERI-1330)] ../rtl/cart.sv(750): actual bit length 64 differs from formal bit length 32 for port 'flags'
[WARN (VERI-1330)] ../rtl/cart.sv(788): actual bit length 64 differs from formal bit length 32 for port 'flags'
[WARN (VERI-1330)] ../rtl/cart.sv(826): actual bit length 64 differs from formal bit length 32 for port 'flags'
[WARN (VERI-1330)] ../rtl/cart.sv(864): actual bit length 64 differs from formal bit length 32 for port 'flags'
[WARN (VERI-1330)] ../rtl/cart.sv(902): actual bit length 64 differs from formal bit length 32 for port 'flags'
[WARN (VERI-1330)] ../rtl/cart.sv(940): actual bit length 64 differs from formal bit length 32 for port 'flags'
[WARN (VERI-1330)] ../rtl/cart.sv(978): actual bit length 64 differs from formal bit length 32 for port 'flags'
[WARN (VERI-1330)] ../rtl/cart.sv(1016): actual bit length 64 differs from formal bit length 32 for port 'flags'
[WARN (VERI-1330)] ../rtl/cart.sv(1055): actual bit length 64 differs from formal bit length 32 for port 'flags'
[WARN (VERI-1330)] ../rtl/cart.sv(1093): actual bit length 64 differs from formal bit length 32 for port 'flags'
[WARN (VERI-1330)] ../rtl/cart.sv(1124): actual bit length 64 differs from formal bit length 32 for port 'flags'
[WARN (VERI-1330)] ../rtl/cart.sv(1162): actual bit length 64 differs from formal bit length 32 for port 'flags'
[WARN (VERI-1330)] ../rtl/cart.sv(1193): actual bit length 64 differs from formal bit length 32 for port 'flags'
[WARN (VERI-1330)] ../rtl/cart.sv(1231): actual bit length 64 differs from formal bit length 32 for port 'flags'
[WARN (VERI-1330)] ../rtl/cart.sv(1266): actual bit length 64 differs from formal bit length 32 for port 'flags'
[WARN (VERI-1330)] ../rtl/cart.sv(1299): actual bit length 64 differs from formal bit length 32 for port 'flags'
[WARN (VERI-1330)] ../rtl/cart.sv(1330): actual bit length 64 differs from formal bit length 32 for port 'flags'
[WARN (VERI-1330)] ../rtl/cart.sv(1363): actual bit length 64 differs from formal bit length 32 for port 'flags'
[WARN (VERI-1330)] ../rtl/cart.sv(1394): actual bit length 64 differs from formal bit length 32 for port 'flags'
[WARN (VERI-1330)] ../rtl/cart.sv(1425): actual bit length 64 differs from formal bit length 32 for port 'flags'
[WARN (VERI-1330)] ../rtl/cart.sv(1465): actual bit length 64 differs from formal bit length 32 for port 'flags'
[WARN (VERI-1330)] ../rtl/cart.sv(1497): actual bit length 64 differs from formal bit length 32 for port 'flags'
[WARN (VERI-1330)] ../rtl/cart.sv(1535): actual bit length 64 differs from formal bit length 32 for port 'flags'
[WARN (VERI-1330)] ../rtl/cart.sv(1573): actual bit length 64 differs from formal bit length 32 for port 'flags'
[WARN (VERI-1330)] ../rtl/cart.sv(1611): actual bit length 64 differs from formal bit length 32 for port 'flags'
[WARN (VERI-1330)] ../rtl/cart.sv(1661): actual bit length 64 differs from formal bit length 32 for port 'flags'
[WARN (VERI-1330)] ../rtl/cart.sv(1699): actual bit length 64 differs from formal bit length 32 for port 'flags'
[WARN (VERI-1330)] ../rtl/cart.sv(1730): actual bit length 64 differs from formal bit length 32 for port 'flags'
[WARN (VERI-1330)] ../rtl/cart.sv(1770): actual bit length 64 differs from formal bit length 32 for port 'flags'
[WARN (VERI-1330)] ../rtl/cart.sv(1801): actual bit length 64 differs from formal bit length 32 for port 'flags'
[WARN (VERI-1330)] ../rtl/cart.sv(1835): actual bit length 64 differs from formal bit length 32 for port 'flags'
[WARN (VERI-1330)] ../rtl/cart.sv(1867): actual bit length 64 differs from formal bit length 32 for port 'flags'
[WARN (VERI-1330)] ../rtl/cart.sv(1906): actual bit length 64 differs from formal bit length 32 for port 'flags'
[WARN (VERI-1330)] ../rtl/cart.sv(1945): actual bit length 64 differs from formal bit length 32 for port 'flags'
[WARN (VERI-1330)] ../rtl/cart.sv(1983): actual bit length 64 differs from formal bit length 32 for port 'flags'
[WARN (VERI-1330)] ../rtl/cart.sv(2017): actual bit length 64 differs from formal bit length 32 for port 'flags'
[WARN (VERI-1330)] ../rtl/cart.sv(2060): actual bit length 64 differs from formal bit length 32 for port 'flags'
[WARN (VERI-1330)] ../rtl/cart.sv(2092): actual bit length 64 differs from formal bit length 32 for port 'flags'
[WARN (VERI-1330)] ../rtl/cart.sv(2125): actual bit length 64 differs from formal bit length 32 for port 'flags'
[WARN (VERI-1330)] ../rtl/cart.sv(2162): actual bit length 64 differs from formal bit length 32 for port 'flags'
[WARN (VERI-1330)] ../rtl/cart.sv(2202): actual bit length 64 differs from formal bit length 32 for port 'flags'
[INFO (VERI-1018)] ../rtl/cheatcodes.sv(10): compiling module 'CODES'
[WARN (VERI-9005)] ../rtl/cheatcodes.sv(57): 6-bit index expression 'index' is larger than the required 5 bits. This might lead to an out-of-bound access
[INFO (VHDL-1067)] ../rtl/bus_savestates.vhd(27): processing 'eReg_SavestateV(adr=24,def="0000000000000000000000000000000000000000000000000000000000000000")(arch)'
[INFO (VHDL-1067)] ../rtl/savestates.vhd(7): processing 'savestates(arch)'
[INFO (VHDL-9044)] ../rtl/savestates.vhd(50): creating type property for input port 'savestate_address'
[INFO (VHDL-9046)] ../rtl/savestates.vhd(62): creating type property for signal 'savetype_counter'
[WARN (VHDL-1129)] ../rtl/savestates.vhd(99): initial value for signal is ignored
[WARN (VHDL-1129)] ../rtl/savestates.vhd(101): initial value for signal is ignored
[INFO (VHDL-9046)] ../rtl/savestates.vhd(101): creating type property for signal 'count'
[INFO (VHDL-9046)] ../rtl/savestates.vhd(102): creating type property for signal 'maxcount'
[WARN (VHDL-1129)] ../rtl/savestates.vhd(104): initial value for signal is ignored
[INFO (VHDL-9046)] ../rtl/savestates.vhd(104): creating type property for signal 'settle'
[WARN (VHDL-1129)] ../rtl/savestates.vhd(106): initial value for signal is ignored
[WARN (VHDL-1129)] ../rtl/savestates.vhd(107): initial value for signal is ignored
[WARN (VHDL-1129)] ../rtl/savestates.vhd(108): initial value for signal is ignored
[WARN (VHDL-1129)] ../rtl/savestates.vhd(110): initial value for signal is ignored
[INFO (VHDL-1067)] ../rtl/statemanager.vhd(5): processing 'statemanager(softmap_savestate_addr=58720256,softmap_rewind_addr=33554432)(arch)'
[INFO (VHDL-9044)] ../rtl/statemanager.vhd(31): creating type property for input port 'savestate_number'
[INFO (VHDL-9045)] ../rtl/statemanager.vhd(31): creating type property for output port 'request_address'
[WARN (VHDL-1129)] ../rtl/statemanager.vhd(40): initial value for signal is ignored
[WARN (VHDL-1129)] ../rtl/statemanager.vhd(41): initial value for signal is ignored
[WARN (VHDL-1129)] ../rtl/statemanager.vhd(42): initial value for signal is ignored
[WARN (VHDL-1129)] ../rtl/statemanager.vhd(43): initial value for signal is ignored
[WARN (VHDL-1129)] ../rtl/statemanager.vhd(45): initial value for signal is ignored
[WARN (VHDL-1129)] ../rtl/statemanager.vhd(46): initial value for signal is ignored
[WARN (VHDL-1129)] ../rtl/statemanager.vhd(48): initial value for signal is ignored
[INFO (VHDL-9046)] ../rtl/statemanager.vhd(48): creating type property for signal 'timer_rewind'
[WARN (VHDL-1129)] ../rtl/statemanager.vhd(49): initial value for signal is ignored
[INFO (VHDL-9046)] ../rtl/statemanager.vhd(49): creating type property for signal 'rewind_slow'
[WARN (VHDL-1129)] ../rtl/statemanager.vhd(50): initial value for signal is ignored
[INFO (VHDL-9046)] ../rtl/statemanager.vhd(50): creating type property for signal 'savestatecount'
[WARN (VHDL-1129)] ../rtl/statemanager.vhd(51): initial value for signal is ignored
[WARN (VHDL-1129)] ../rtl/statemanager.vhd(53): initial value for signal is ignored
[INFO (VHDL-9046)] ../rtl/statemanager.vhd(53): creating type property for signal 'vsync_counter'
[INFO (VERI-1018)] ../rtl/nes.v(72): compiling module 'NES'
[WARN (VERI-8028)] ../rtl/nes.v(373): missing/open ports on instance clockgen_pause of module ClockGen
[WARN (VERI-1330)] ../rtl/nes.v(407): actual bit length 32 differs from formal bit length 2 for port 'Mode'
[WARN (VERI-1330)] ../rtl/nes.v(408): actual bit length 32 differs from formal bit length 1 for port 'BCD_en'
[WARN (VERI-1330)] ../rtl/nes.v(419): actual bit length 16 differs from formal bit length 24 for port 'A'
[WARN (VERI-8028)] ../rtl/nes.v(475): missing/open ports on instance apu of module APU
[WARN (VERI-1330)] ../rtl/nes.v(655): actual bit length 21 differs from formal bit length 10 for port 'prg_mask'
[WARN (VERI-1330)] ../rtl/nes.v(656): actual bit length 20 differs from formal bit length 10 for port 'chr_mask'
[WARN (VERI-1330)] ../rtl/nes.v(874): actual bit length 2 differs from formal bit length 32 for port 'savestate_number'
[WARN (VDB-1002)] ../rtl/nes.v(598): net 'Savestate_OAMAddr[7]' does not have a driver
[WARN (VDB-1002)] ../rtl/nes.v(599): net 'Savestate_OAMRdEn' does not have a driver
[WARN (VDB-1002)] ../rtl/nes.v(600): net 'Savestate_OAMWrEn' does not have a driver
[WARN (VDB-1002)] ../rtl/nes.v(601): net 'Savestate_OAMWriteData[7]' does not have a driver
[WARN (VDB-1002)] ../rtl/nes.v(685): net 'Savestate_MAPRAMactive' does not have a driver
[WARN (VDB-1002)] ../rtl/nes.v(686): net 'Savestate_MAPRAMAddr[12]' does not have a driver
[WARN (VDB-1002)] ../rtl/nes.v(687): net 'Savestate_MAPRAMRdEn' does not have a driver
[WARN (VDB-1002)] ../rtl/nes.v(688): net 'Savestate_MAPRAMWrEn' does not have a driver
[WARN (VDB-1002)] ../rtl/nes.v(689): net 'Savestate_MAPRAMWriteData[7]' does not have a driver
[WARN (VDB-1013)] ../rtl/nes.v(390): input port 'SaveStateBus_Din[63]' is not connected on this instance
[WARN (VDB-1013)] ../rtl/nes.v(406): input port 'Abort_n' is not connected on this instance
[WARN (VDB-1013)] ../rtl/nes.v(503): input port 'allow_us' is not connected on this instance
[INFO (VERI-1018)] ../rtl/sdram.sv(22): compiling module 'sdram'
[INFO (VERI-8005)] ../rtl/sdram.sv(97): Unintentional sequential element inferred for controle read before write using blocking assignment
[INFO (VERI-1018)] ../rtl/video.sv(4): compiling module 'video'
[INFO (VERI-1018)] ../sys/video_freezer.sv(80): compiling module 'sync_lock:(WIDTH=33)'
[INFO (VERI-1018)] ../sys/video_freezer.sv(80): compiling module 'sync_lock'
[INFO (VERI-1018)] ../sys/video_freezer.sv(21): compiling module 'video_freezer'
[WARN (VERI-8028)] ../sys/video_freezer.sv(39): missing/open ports on instance vs_lock of module sync_lock
[WARN (VERI-8028)] ../sys/video_freezer.sv(50): missing/open ports on instance hs_lock of module sync_lock
[INFO (VERI-1018)] ../sys/hq2x.sv(271): compiling module 'DiffCheck'
[INFO (VERI-1018)] ../sys/hq2x.sv(298): compiling module 'Blend'
[INFO (VERI-1018)] ../sys/hq2x.sv(250): compiling module 'hq2x_buf:(NUMWORDS=260,AWIDTH=8,DWIDTH=23)'
[INFO (VERI-2571)] ../sys/hq2x.sv(260): extracting RAM for identifier 'ram'
[WARN (VERI-9033)] ../sys/hq2x.sv(260): array ram (size 6240) automatically BLACK-BOXED. Use the "elaborate -bbox_a" command to prevent automatic black-boxing.
[INFO (VERI-1018)] ../sys/hq2x.sv(226): compiling module 'hq2x_in:(LENGTH=260,DWIDTH=23)'
[INFO (VERI-1018)] ../sys/hq2x.sv(250): compiling module 'hq2x_buf:(NUMWORDS=520,AWIDTH=9,DWIDTH=95)'
[INFO (VERI-2571)] ../sys/hq2x.sv(260): extracting RAM for identifier 'ram'
[INFO (VERI-1018)] ../sys/hq2x.sv(13): compiling module 'Hq2x:(LENGTH=260)'
[WARN (VERI-1060)] ../sys/hq2x.sv(60): 'initial' construct is ignored
[WARN (VDB-1002)] ../sys/hq2x.sv(40): net 'hqTable[0][5]' does not have a driver
[INFO (VERI-1018)] ../sys/scandoubler.v(22): compiling module 'scandoubler:(LENGTH=260)'
[WARN (VERI-8028)] ../sys/scandoubler.v(103): missing/open ports on instance Hq2x of module Hq2x
[WARN (VDB-1013)] ../sys/scandoubler.v(117): input port 'mono' is not connected on this instance
[INFO (VERI-1018)] ../sys/gamma_corr.sv(1): compiling module 'gamma_corr'
[INFO (VERI-2571)] ../sys/gamma_corr.sv(22): extracting RAM for identifier 'gamma_curve'
[WARN (VERI-9033)] ../sys/gamma_corr.sv(22): array gamma_curve (size 6144) automatically BLACK-BOXED. Use the "elaborate -bbox_a" command to prevent automatic black-boxing.
[INFO (VERI-1018)] ../sys/video_mixer.sv(19): compiling module 'video_mixer:(LINE_LENGTH=260,GAMMA=1)'
[INFO (VHDL-1067)] ../rtl/bus_savestates.vhd(27): processing 'eReg_SavestateV(adr=28,def="0000000000000000000000000000000000000000000000000000000000000000")(arch)'
[INFO (VERI-1018)] ../rtl/ddram.sv(22): compiling module 'ddram'
[INFO (VERI-1018)] ../rtl/savestate_ui.sv(1): compiling module 'savestate_ui:(INFO_TIMEOUT_BITS=25)'
[INFO (VERI-1018)] ../NES.sv(6): compiling module 'emu'
[WARN (VERI-1330)] ../NES.sv(213): actual bit length 10 differs from formal bit length 12 for port 'CROP_SIZE'
[WARN (VERI-1330)] ../NES.sv(215): actual bit length 2 differs from formal bit length 3 for port 'SCALE'
[WARN (VERI-1330)] ../NES.sv(914): actual bit length 10 differs from formal bit length 21 for port 'prg_mask'
[WARN (VERI-1330)] ../NES.sv(915): actual bit length 10 differs from formal bit length 20 for port 'chr_mask'
[WARN (VERI-8028)] ../NES.sv(863): missing/open ports on instance nes of module NES
[WARN (VDB-1002)] ../NES.sv(211): net 'hide_overscan' does not have a driver
[WARN (VDB-1002)] ../NES.sv(682): net 'reset_nes' does not have a driver
[WARN (VDB-1002)] ../NES.sv(1059): net 'sdram_ss_in[15]' does not have a driver
[INFO (VERI-1018)] ../sys/sys_top.v(22): compiling module 'sys_top'
[WARN (VERI-1060)] ../sys/sys_top.v(194): 'initial' construct is ignored
[WARN (VERI-1060)] ../sys/sys_top.v(316): 'initial' construct is ignored
[WARN (VERI-1330)] ../sys/sys_top.v(854): actual bit length 12 differs from formal bit length 24 for port 'result'
[WARN (VERI-8028)] ../sys/sys_top.v(845): missing/open ports on instance ar_muldiv of module sys_umuldiv
[WARN (VERI-8028)] ../sys/sys_top.v(1148): missing/open ports on instance hdmi_osd of module osd
[WARN (VDB-1002)] ../sys/sys_top.v(311): net 'cfg_custom_t' does not have a driver
[WARN (VDB-1002)] ../sys/sys_top.v(312): net 'cfg_custom_p1[5]' does not have a driver
[WARN (VDB-1002)] ../sys/sys_top.v(313): net 'cfg_custom_p2[31]' does not have a driver
[WARN (VDB-1002)] ../sys/sys_top.v(327): net 'cfg_done' does not have a driver
[WARN (VDB-1002)] ../sys/sys_top.v(345): net 'arc1y[12]' does not have a driver
[WARN (VDB-1002)] ../sys/sys_top.v(346): net 'arc2x[12]' does not have a driver
[WARN (VDB-1002)] ../sys/sys_top.v(347): net 'arc2y[12]' does not have a driver
[WARN (VDB-1002)] ../sys/sys_top.v(801): net 'LFB_WIDTH[11]' does not have a driver
[WARN (VDB-1002)] ../sys/sys_top.v(802): net 'LFB_HEIGHT[11]' does not have a driver
[WARN (VDB-1002)] ../sys/sys_top.v(803): net 'LFB_HMIN[11]' does not have a driver
[WARN (VDB-1002)] ../sys/sys_top.v(804): net 'LFB_HMAX[11]' does not have a driver
[WARN (VDB-1002)] ../sys/sys_top.v(805): net 'LFB_VMIN[11]' does not have a driver
[WARN (VDB-1002)] ../sys/sys_top.v(806): net 'LFB_VMAX[11]' does not have a driver
[WARN (VDB-1002)] ../sys/sys_top.v(807): net 'LFB_BASE[31]' does not have a driver
[WARN (VDB-1002)] ../sys/sys_top.v(808): net 'LFB_STRIDE[13]' does not have a driver
[WARN (VDB-1002)] ../sys/sys_top.v(741): net 'HFP[11]' does not have a driver
[WARN (VDB-1002)] ../sys/sys_top.v(1020): net 'HS[12]' does not have a driver
[WARN (VDB-1002)] ../sys/sys_top.v(741): net 'HBP[11]' does not have a driver
[WARN (VDB-1002)] ../sys/sys_top.v(747): net 'VFP[11]' does not have a driver
[WARN (VDB-1002)] ../sys/sys_top.v(1024): net 'VS[12]' does not have a driver
[WARN (VDB-1002)] ../sys/sys_top.v(747): net 'VBP[11]' does not have a driver
[WARN (VDB-1002)] ../sys/sys_top.v(1396): net 'ColorBurst_Range[16]' does not have a driver
[WARN (VDB-1002)] ../sys/sys_top.v(1397): net 'PhaseInc[39]' does not have a driver
WARNING (WNL008): Module "dpram" is blackboxed due to analyze/elaborate bbox_m or compilation configuration. All instances will be blackboxed.
WARNING (WNL008): Module "EEPROM_24C0x" is blackboxed due to analyze/elaborate bbox_m or compilation configuration. All instances will be blackboxed.
WARNING (WNL008): Module "IIR_filter" is blackboxed due to analyze/elaborate bbox_m or compilation configuration. All instances will be blackboxed.
WARNING (WNL008): Module "eseopll" is blackboxed due to analyze/elaborate bbox_m or compilation configuration. All instances will be blackboxed.
WARNING (WNL008): Module "altddio_out" is blackboxed due to analyze/elaborate bbox_m or compilation configuration. All instances will be blackboxed.
WARNING (WNL008): Module "spram" is blackboxed due to analyze/elaborate bbox_m or compilation configuration. All instances will be blackboxed.
WARNING (WNL008): Module "hps_io" is blackboxed due to analyze/elaborate bbox_m or compilation configuration. All instances will be blackboxed.
WARNING (WNL008): Module "pll" is blackboxed due to analyze/elaborate bbox_m or compilation configuration. All instances will be blackboxed.
WARNING (WNL008): Module "pll_cfg" is blackboxed due to analyze/elaborate bbox_m or compilation configuration. All instances will be blackboxed.
WARNING (WNL008): Module "cyclonev_hps_interface_mpu_general_purpose" is blackboxed due to analyze/elaborate bbox_m or compilation configuration. All instances will be blackboxed.
WARNING (WNL008): Module "cyclonev_hps_interface_peripheral_uart" is blackboxed due to analyze/elaborate bbox_m or compilation configuration. All instances will be blackboxed.
WARNING (WNL008): Module "cyclonev_hps_interface_interrupts" is blackboxed due to analyze/elaborate bbox_m or compilation configuration. All instances will be blackboxed.
WARNING (WNL008): Module "sysmem_lite" is blackboxed due to analyze/elaborate bbox_m or compilation configuration. All instances will be blackboxed.
WARNING (WNL008): Module "ddr_svc" is blackboxed due to analyze/elaborate bbox_m or compilation configuration. All instances will be blackboxed.
WARNING (WNL008): Module "ascal" is blackboxed due to analyze/elaborate bbox_m or compilation configuration. All instances will be blackboxed.
WARNING (WNL008): Module "pll_hdmi_adj" is blackboxed due to analyze/elaborate bbox_m or compilation configuration. All instances will be blackboxed.
WARNING (WNL008): Module "pll_hdmi" is blackboxed due to analyze/elaborate bbox_m or compilation configuration. All instances will be blackboxed.
WARNING (WNL008): Module "pll_cfg_hdmi" is blackboxed due to analyze/elaborate bbox_m or compilation configuration. All instances will be blackboxed.
WARNING (WNL008): Module "cyclonev_hps_interface_peripheral_i2c" is blackboxed due to analyze/elaborate bbox_m or compilation configuration. All instances will be blackboxed.
WARNING (WNL008): Module "cyclonev_clkselect" is blackboxed due to analyze/elaborate bbox_m or compilation configuration. All instances will be blackboxed.
WARNING (WNL008): Module "pll_audio" is blackboxed due to analyze/elaborate bbox_m or compilation configuration. All instances will be blackboxed.
WARNING (WNL008): Module "audio_out" is blackboxed due to analyze/elaborate bbox_m or compilation configuration. All instances will be blackboxed.
WARNING (WNL008): Module "cyclonev_hps_interface_peripheral_spi_master" is blackboxed due to analyze/elaborate bbox_m or compilation configuration. All instances will be blackboxed.
WARNING (WNL008): Module "alsa" is blackboxed due to analyze/elaborate bbox_m or compilation configuration. All instances will be blackboxed.
INFO (INL208): Elaboration synthesis summary:
  Number of synthesized netlists          211 (8 packages)
  Single run mode                         On
  Pipeline                                On (173 pipelined netlists)
  Late hierarchical reference connection  On
  Number of analyzed Verilog modules      142 (133 synthesized)
  Number of analyzed VHDL entities        15 (36 synthesized)
WARNING (WNL018): ../sys/yc_out.sv(193): multiplication operator mult_21s_11s (size 32) automatically black boxed.
    Use the "elaborate -bbox_mul" command to prevent automatic black-boxing.
WARNING (WNL018): ../sys/yc_out.sv(194): multiplication operator mult_21s_11s (size 32) automatically black boxed.
    Use the "elaborate -bbox_mul" command to prevent automatic black-boxing.
WARNING (WNL018): ../rtl/zapper.sv(98): multiplication operator mult_16u_8u (size 24) automatically black boxed.
    Use the "elaborate -bbox_mul" command to prevent automatic black-boxing.
WARNING (WNL018): ../rtl/mappers/MMC5.sv(112): multiplication operator mult_8u_8u (size 16) automatically black boxed.
    Use the "elaborate -bbox_mul" command to prevent automatic black-boxing.
WARNING (WNL018): ../rtl/mappers/misc.sv(2308): multiplication operator mult_8u_8u (size 16) automatically black boxed.
    Use the "elaborate -bbox_mul" command to prevent automatic black-boxing.
WARNING (WNL018): ../rtl/mappers/Namco.sv(501): multiplication operator mult_4u_4u (size 8) automatically black boxed.
    Use the "elaborate -bbox_mul" command to prevent automatic black-boxing.
WARNING (WNL018): ../rtl/mappers/FDS.sv(573): multiplication operator mult_7s_7s (size 14) automatically black boxed.
    Use the "elaborate -bbox_mul" command to prevent automatic black-boxing.
WARNING (WNL018): ../rtl/mappers/FDS.sv(576): multiplication operator mult_8u_12u (size 20) automatically black boxed.
    Use the "elaborate -bbox_mul" command to prevent automatic black-boxing.
WARNING (WNL018): ../rtl/mappers/FDS.sv(579): multiplication operator mult_6u_12u (size 18) automatically black boxed.
    Use the "elaborate -bbox_mul" command to prevent automatic black-boxing.
WARNING (WNL032): ../rtl/mappers/FDS.sv(587): division operator div_13u_2u (size 13) automatically black boxed.
    Use the "elaborate -bbox_div" command to prevent automatic black-boxing.
WARNING (WNL032): ../rtl/mappers/FDS.sv(589): division operator div_13u_3u (size 13) automatically black boxed.
    Use the "elaborate -bbox_div" command to prevent automatic black-boxing.
WARNING (WOBS004): ../sys/video_freak.sv(143): Non-sequence cover property can have non-LRM-compliant semantics. For LRM semantics, use the "elaborate" flag "-lrm_cover_property".
WARNING (WOBS004): ../sys/video_freak.sv(147): Non-sequence cover property can have non-LRM-compliant semantics. For LRM semantics, use the "elaborate" flag "-lrm_cover_property".
WARNING (WOBS004): ../NES.sv(1707): Non-sequence cover property can have non-LRM-compliant semantics. For LRM semantics, use the "elaborate" flag "-lrm_cover_property".
WARNING (WNL010): Input port "ADC_SDO" of module "sys_top" is also being driven at ../sys/sys_top.v(1712).
INFO (INL003): Clearing all state information (assumes, stopats, and so forth).
INFO (IMDS005): Number of multiple-driven bits in design: 5436. Use "get_design_info -list multiple_driven" for more information.
sys_top
[<embedded>] % 
[<embedded>] % clock FPGA_CLK1_50 -factor 1 -phase 1
[<embedded>] % clock FPGA_CLK2_50 -factor 1 -phase 1
[<embedded>] % clock pll_hdmi.outclk_0 -factor 1 -phase 1
[<embedded>] % clock emu.pll.outclk_0 -factor 1 -phase 1
[<embedded>] % clock emu.pll.outclk_1 -factor 1 -phase 1
[<embedded>] % clock sysmem.ram2_clk -factor 1 -phase 1
[<embedded>] % clock hdmi_clk_sw.outclk -factor 1 -phase 1
[<embedded>] % clock {emu.hps_io.HPS_BUS[36]} -factor 1 -phase 1
[<embedded>] % clock emu.hps_io.clk_sys -both_edges -factor 1 -phase 1
[<embedded>] % 
[<embedded>] % #reset -expression ~BTN_RESET;
[<embedded>] % reset -expression emu.reset_nes;
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "emu.reset_nes".
[<embedded>] % 
[<embedded>] % #clock CLK_50M -factor 1 -phase 1
[<embedded>] % #clock pll.outclk_1 -factor 1 -phase 1
[<embedded>] % #clock pll.outclk_0 -factor 1 -phase 1
[<embedded>] % #clock hps_io.clk_sys -both_edges -factor 1 -phase 1
[<embedded>] % #reset -none -non_resettable_regs 0;
[<embedded>] % #reset -expression ~RESET;
[<embedded>] % #reset -none;
[<embedded>] % # # Extract properties
[<embedded>] % # check_superlint -extract
[<embedded>] % 
[<embedded>] % 
[<embedded>] % schematic_viewer -draw -new_window
schematic:0
[<embedded>] % schematic_viewer -draw -new_window
schematic:1
[<embedded>] % schematic_viewer -draw -new_window
schematic:2
INFO (IPL005): Received request to exit from the console.
INFO (IPL014): Waiting for the Tcl-thread to exit.
INFO (IPL018): The peak resident set memory use for this session was 0.579 GB.
INFO (IPL015): The Tcl-thread exited with status 0.
INFO (IPL016): Exiting the analysis session with status 0.
