// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition"

// DATE "09/01/2022 18:45:49"

// 
// Device: Altera EP2C35F672C6 Package FBGA672
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module main (
	KEY,
	SW,
	HEX0,
	HEX1,
	HEX2,
	HEX3,
	HEX4,
	HEX5,
	HEX6,
	HEX7);
input 	[3:0] KEY;
input 	[1:0] SW;
output 	[6:0] HEX0;
output 	[6:0] HEX1;
output 	[6:0] HEX2;
output 	[6:0] HEX3;
output 	[6:0] HEX4;
output 	[6:0] HEX5;
output 	[6:0] HEX6;
output 	[6:0] HEX7;

// Design Ports Information
// SW[1]	=>  Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// HEX0[0]	=>  Location: PIN_B12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX0[1]	=>  Location: PIN_J13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX0[2]	=>  Location: PIN_B11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX0[3]	=>  Location: PIN_G12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX0[4]	=>  Location: PIN_J14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX0[5]	=>  Location: PIN_J10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX0[6]	=>  Location: PIN_J11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX1[0]	=>  Location: PIN_A10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX1[1]	=>  Location: PIN_C11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX1[2]	=>  Location: PIN_D11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX1[3]	=>  Location: PIN_B10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX1[4]	=>  Location: PIN_D12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX1[5]	=>  Location: PIN_F12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX1[6]	=>  Location: PIN_E12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX2[0]	=>  Location: PIN_C12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX2[1]	=>  Location: PIN_F13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX2[2]	=>  Location: PIN_G11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX2[3]	=>  Location: PIN_B15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX2[4]	=>  Location: PIN_D15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX2[5]	=>  Location: PIN_G13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX2[6]	=>  Location: PIN_G14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX3[0]	=>  Location: PIN_B16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX3[1]	=>  Location: PIN_A14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX3[2]	=>  Location: PIN_E15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX3[3]	=>  Location: PIN_C16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX3[4]	=>  Location: PIN_D16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX3[5]	=>  Location: PIN_C15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX3[6]	=>  Location: PIN_B14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX4[0]	=>  Location: PIN_AE20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX4[1]	=>  Location: PIN_N20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX4[2]	=>  Location: PIN_AA17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX4[3]	=>  Location: PIN_G1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX4[4]	=>  Location: PIN_AC17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX4[5]	=>  Location: PIN_V23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX4[6]	=>  Location: PIN_K16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX5[0]	=>  Location: PIN_G15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX5[1]	=>  Location: PIN_W4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX5[2]	=>  Location: PIN_AA4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX5[3]	=>  Location: PIN_H21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX5[4]	=>  Location: PIN_AC9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX5[5]	=>  Location: PIN_W10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX5[6]	=>  Location: PIN_J21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX6[0]	=>  Location: PIN_R25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX6[1]	=>  Location: PIN_B17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX6[2]	=>  Location: PIN_D5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX6[3]	=>  Location: PIN_AD5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX6[4]	=>  Location: PIN_M5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX6[5]	=>  Location: PIN_Y4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX6[6]	=>  Location: PIN_AA6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX7[0]	=>  Location: PIN_Y13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX7[1]	=>  Location: PIN_W17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX7[2]	=>  Location: PIN_AD15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX7[3]	=>  Location: PIN_AB1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX7[4]	=>  Location: PIN_N23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX7[5]	=>  Location: PIN_F17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX7[6]	=>  Location: PIN_AB23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// KEY[1]	=>  Location: PIN_D13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY[2]	=>  Location: PIN_F14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY[0]	=>  Location: PIN_D14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY[3]	=>  Location: PIN_P3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[0]	=>  Location: PIN_P4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \clk~combout ;
wire \clk~clkctrl_outclk ;
wire \HEX0[6]~1_combout ;
wire \HEX0[6]~1clkctrl_outclk ;
wire \U1|S~0_combout ;
wire \U8|Add0~0_combout ;
wire \U8|Add4~0_combout ;
wire \U8|Add6~0_combout ;
wire \D0|WideOr6~0_combout ;
wire \HEX0[0]~0_combout ;
wire \HEX0[0]$latch~combout ;
wire \D0|WideOr5~0_combout ;
wire \HEX0[1]~2_combout ;
wire \HEX0[1]$latch~combout ;
wire \D0|WideOr4~0_combout ;
wire \HEX0[2]~3_combout ;
wire \HEX0[2]$latch~combout ;
wire \D0|WideOr3~0_combout ;
wire \HEX0[3]~4_combout ;
wire \HEX0[3]$latch~combout ;
wire \D0|WideOr2~0_combout ;
wire \HEX0[4]~5_combout ;
wire \HEX0[4]$latch~combout ;
wire \D0|WideOr1~0_combout ;
wire \HEX0[5]~6_combout ;
wire \HEX0[5]$latch~combout ;
wire \D0|WideOr0~0_combout ;
wire \HEX0[6]~7_combout ;
wire \HEX0[6]$latch~combout ;
wire \U8|Add6~1_combout ;
wire \U8|Add8~0_combout ;
wire \U8|Add10~0_combout ;
wire \U8|Add12~1_combout ;
wire \U8|Add14~0_combout ;
wire \D1|WideOr6~0_combout ;
wire \HEX1[0]~0_combout ;
wire \HEX1[0]$latch~combout ;
wire \D1|WideOr5~0_combout ;
wire \HEX1[1]~1_combout ;
wire \HEX1[1]$latch~combout ;
wire \U8|Add12~0_combout ;
wire \D1|WideOr4~0_combout ;
wire \HEX1[2]~2_combout ;
wire \HEX1[2]$latch~combout ;
wire \D1|WideOr3~0_combout ;
wire \HEX1[3]~3_combout ;
wire \HEX1[3]$latch~combout ;
wire \D1|WideOr2~0_combout ;
wire \HEX1[4]~4_combout ;
wire \HEX1[4]$latch~combout ;
wire \D1|WideOr1~0_combout ;
wire \HEX1[5]~5_combout ;
wire \HEX1[5]$latch~combout ;
wire \D1|WideOr0~0_combout ;
wire \HEX1[6]~6_combout ;
wire \HEX1[6]$latch~combout ;
wire \U8|Add16~0_combout ;
wire \U8|Add18~0_combout ;
wire \U8|Add18~1_combout ;
wire \U8|Add18~2_combout ;
wire \U8|Add20~0_combout ;
wire \U8|Add22~0_combout ;
wire \D2|WideOr6~0_combout ;
wire \HEX2[0]~0_combout ;
wire \HEX2[0]$latch~combout ;
wire \D2|WideOr5~0_combout ;
wire \HEX2[1]~1_combout ;
wire \HEX2[1]$latch~combout ;
wire \D2|WideOr4~0_combout ;
wire \HEX2[2]~2_combout ;
wire \HEX2[2]$latch~combout ;
wire \D2|WideOr3~0_combout ;
wire \HEX2[3]~3_combout ;
wire \HEX2[3]$latch~combout ;
wire \D2|WideOr2~0_combout ;
wire \HEX2[4]~4_combout ;
wire \HEX2[4]$latch~combout ;
wire \D2|WideOr1~0_combout ;
wire \HEX2[5]~5_combout ;
wire \HEX2[5]$latch~combout ;
wire \D2|WideOr0~0_combout ;
wire \HEX2[6]~6_combout ;
wire \HEX2[6]$latch~combout ;
wire \U8|Add24~1_combout ;
wire \U8|Add28~0_combout ;
wire \U8|Add30~0_combout ;
wire \U8|Add24~0_combout ;
wire \D3|WideOr6~0_combout ;
wire \HEX3[0]~0_combout ;
wire \HEX3[0]$latch~combout ;
wire \D3|WideOr5~0_combout ;
wire \HEX3[1]~1_combout ;
wire \HEX3[1]$latch~combout ;
wire \D3|WideOr4~0_combout ;
wire \HEX3[2]~2_combout ;
wire \HEX3[2]$latch~combout ;
wire \U8|Add26~0_combout ;
wire \D3|WideOr3~0_combout ;
wire \HEX3[3]~3_combout ;
wire \HEX3[3]$latch~combout ;
wire \D3|WideOr2~0_combout ;
wire \HEX3[4]~4_combout ;
wire \HEX3[4]$latch~combout ;
wire \D3|WideOr1~0_combout ;
wire \HEX3[5]~5_combout ;
wire \HEX3[5]$latch~combout ;
wire \D3|WideOr0~0_combout ;
wire \HEX3[6]~6_combout ;
wire \HEX3[6]$latch~combout ;
wire [15:0] \U1|S ;
wire [1:0] \SW~combout ;
wire [3:0] \KEY~combout ;


// Location: LCCOMB_X1_Y17_N0
cycloneii_lcell_comb clk(
// Equation(s):
// \clk~combout  = LCELL((\SW~combout [0] & \KEY~combout [3]))

	.dataa(vcc),
	.datab(vcc),
	.datac(\SW~combout [0]),
	.datad(\KEY~combout [3]),
	.cin(gnd),
	.combout(\clk~combout ),
	.cout());
// synopsys translate_off
defparam clk.lut_mask = 16'hF000;
defparam clk.sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_P3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \KEY[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\KEY~combout [3]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(KEY[3]));
// synopsys translate_off
defparam \KEY[3]~I .input_async_reset = "none";
defparam \KEY[3]~I .input_power_up = "low";
defparam \KEY[3]~I .input_register_mode = "none";
defparam \KEY[3]~I .input_sync_reset = "none";
defparam \KEY[3]~I .oe_async_reset = "none";
defparam \KEY[3]~I .oe_power_up = "low";
defparam \KEY[3]~I .oe_register_mode = "none";
defparam \KEY[3]~I .oe_sync_reset = "none";
defparam \KEY[3]~I .operation_mode = "input";
defparam \KEY[3]~I .output_async_reset = "none";
defparam \KEY[3]~I .output_power_up = "low";
defparam \KEY[3]~I .output_register_mode = "none";
defparam \KEY[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SW~combout [0]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[0]));
// synopsys translate_off
defparam \SW[0]~I .input_async_reset = "none";
defparam \SW[0]~I .input_power_up = "low";
defparam \SW[0]~I .input_register_mode = "none";
defparam \SW[0]~I .input_sync_reset = "none";
defparam \SW[0]~I .oe_async_reset = "none";
defparam \SW[0]~I .oe_power_up = "low";
defparam \SW[0]~I .oe_register_mode = "none";
defparam \SW[0]~I .oe_sync_reset = "none";
defparam \SW[0]~I .operation_mode = "input";
defparam \SW[0]~I .output_async_reset = "none";
defparam \SW[0]~I .output_power_up = "low";
defparam \SW[0]~I .output_register_mode = "none";
defparam \SW[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: CLKCTRL_G3
cycloneii_clkctrl \clk~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\clk~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clk~clkctrl_outclk ));
// synopsys translate_off
defparam \clk~clkctrl .clock_type = "global clock";
defparam \clk~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: PIN_F14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \KEY[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\KEY~combout [2]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(KEY[2]));
// synopsys translate_off
defparam \KEY[2]~I .input_async_reset = "none";
defparam \KEY[2]~I .input_power_up = "low";
defparam \KEY[2]~I .input_register_mode = "none";
defparam \KEY[2]~I .input_sync_reset = "none";
defparam \KEY[2]~I .oe_async_reset = "none";
defparam \KEY[2]~I .oe_power_up = "low";
defparam \KEY[2]~I .oe_register_mode = "none";
defparam \KEY[2]~I .oe_sync_reset = "none";
defparam \KEY[2]~I .operation_mode = "input";
defparam \KEY[2]~I .output_async_reset = "none";
defparam \KEY[2]~I .output_power_up = "low";
defparam \KEY[2]~I .output_register_mode = "none";
defparam \KEY[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \KEY[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\KEY~combout [1]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(KEY[1]));
// synopsys translate_off
defparam \KEY[1]~I .input_async_reset = "none";
defparam \KEY[1]~I .input_power_up = "low";
defparam \KEY[1]~I .input_register_mode = "none";
defparam \KEY[1]~I .input_sync_reset = "none";
defparam \KEY[1]~I .oe_async_reset = "none";
defparam \KEY[1]~I .oe_power_up = "low";
defparam \KEY[1]~I .oe_register_mode = "none";
defparam \KEY[1]~I .oe_sync_reset = "none";
defparam \KEY[1]~I .operation_mode = "input";
defparam \KEY[1]~I .output_async_reset = "none";
defparam \KEY[1]~I .output_power_up = "low";
defparam \KEY[1]~I .output_register_mode = "none";
defparam \KEY[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X31_Y35_N16
cycloneii_lcell_comb \HEX0[6]~1 (
// Equation(s):
// \HEX0[6]~1_combout  = (\KEY~combout [1]) # (!\KEY~combout [2])

	.dataa(vcc),
	.datab(vcc),
	.datac(\KEY~combout [2]),
	.datad(\KEY~combout [1]),
	.cin(gnd),
	.combout(\HEX0[6]~1_combout ),
	.cout());
// synopsys translate_off
defparam \HEX0[6]~1 .lut_mask = 16'hFF0F;
defparam \HEX0[6]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G11
cycloneii_clkctrl \HEX0[6]~1clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\HEX0[6]~1_combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\HEX0[6]~1clkctrl_outclk ));
// synopsys translate_off
defparam \HEX0[6]~1clkctrl .clock_type = "global clock";
defparam \HEX0[6]~1clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: PIN_D14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \KEY[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\KEY~combout [0]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(KEY[0]));
// synopsys translate_off
defparam \KEY[0]~I .input_async_reset = "none";
defparam \KEY[0]~I .input_power_up = "low";
defparam \KEY[0]~I .input_register_mode = "none";
defparam \KEY[0]~I .input_sync_reset = "none";
defparam \KEY[0]~I .oe_async_reset = "none";
defparam \KEY[0]~I .oe_power_up = "low";
defparam \KEY[0]~I .oe_register_mode = "none";
defparam \KEY[0]~I .oe_sync_reset = "none";
defparam \KEY[0]~I .operation_mode = "input";
defparam \KEY[0]~I .output_async_reset = "none";
defparam \KEY[0]~I .output_power_up = "low";
defparam \KEY[0]~I .output_register_mode = "none";
defparam \KEY[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X29_Y35_N14
cycloneii_lcell_comb \U1|S~0 (
// Equation(s):
// \U1|S~0_combout  = (!\U1|S [0] & \KEY~combout [0])

	.dataa(vcc),
	.datab(vcc),
	.datac(\U1|S [0]),
	.datad(\KEY~combout [0]),
	.cin(gnd),
	.combout(\U1|S~0_combout ),
	.cout());
// synopsys translate_off
defparam \U1|S~0 .lut_mask = 16'h0F00;
defparam \U1|S~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y35_N15
cycloneii_lcell_ff \U1|S[0] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\U1|S~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\U1|S [0]));

// Location: LCCOMB_X28_Y35_N6
cycloneii_lcell_comb \U8|Add0~0 (
// Equation(s):
// \U8|Add0~0_combout  = \U1|S [0] $ (\U1|S [1])

	.dataa(vcc),
	.datab(vcc),
	.datac(\U1|S [0]),
	.datad(\U1|S [1]),
	.cin(gnd),
	.combout(\U8|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \U8|Add0~0 .lut_mask = 16'h0FF0;
defparam \U8|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y35_N5
cycloneii_lcell_ff \U1|S[1] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\U8|Add0~0_combout ),
	.aclr(gnd),
	.sclr(!\KEY~combout [0]),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\U1|S [1]));

// Location: LCCOMB_X28_Y35_N4
cycloneii_lcell_comb \U8|Add4~0 (
// Equation(s):
// \U8|Add4~0_combout  = \U1|S [2] $ (((\U1|S [0] & \U1|S [1])))

	.dataa(vcc),
	.datab(\U1|S [0]),
	.datac(\U1|S [2]),
	.datad(\U1|S [1]),
	.cin(gnd),
	.combout(\U8|Add4~0_combout ),
	.cout());
// synopsys translate_off
defparam \U8|Add4~0 .lut_mask = 16'h3CF0;
defparam \U8|Add4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y35_N27
cycloneii_lcell_ff \U1|S[2] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\U8|Add4~0_combout ),
	.aclr(gnd),
	.sclr(!\KEY~combout [0]),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\U1|S [2]));

// Location: LCCOMB_X28_Y35_N30
cycloneii_lcell_comb \U8|Add6~0 (
// Equation(s):
// \U8|Add6~0_combout  = \U1|S [3] $ (((\U1|S [0] & (\U1|S [2] & \U1|S [1]))))

	.dataa(\U1|S [3]),
	.datab(\U1|S [0]),
	.datac(\U1|S [2]),
	.datad(\U1|S [1]),
	.cin(gnd),
	.combout(\U8|Add6~0_combout ),
	.cout());
// synopsys translate_off
defparam \U8|Add6~0 .lut_mask = 16'h6AAA;
defparam \U8|Add6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y35_N9
cycloneii_lcell_ff \U1|S[3] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\U8|Add6~0_combout ),
	.aclr(gnd),
	.sclr(!\KEY~combout [0]),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\U1|S [3]));

// Location: LCCOMB_X29_Y35_N16
cycloneii_lcell_comb \D0|WideOr6~0 (
// Equation(s):
// \D0|WideOr6~0_combout  = (\U1|S [3] & (\U1|S [0] & (\U1|S [1] $ (\U1|S [2])))) # (!\U1|S [3] & (!\U1|S [1] & (\U1|S [0] $ (\U1|S [2]))))

	.dataa(\U1|S [1]),
	.datab(\U1|S [0]),
	.datac(\U1|S [3]),
	.datad(\U1|S [2]),
	.cin(gnd),
	.combout(\D0|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \D0|WideOr6~0 .lut_mask = 16'h4184;
defparam \D0|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y35_N4
cycloneii_lcell_comb \HEX0[0]~0 (
// Equation(s):
// \HEX0[0]~0_combout  = (!\KEY~combout [1] & \D0|WideOr6~0_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\KEY~combout [1]),
	.datad(\D0|WideOr6~0_combout ),
	.cin(gnd),
	.combout(\HEX0[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \HEX0[0]~0 .lut_mask = 16'h0F00;
defparam \HEX0[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y35_N2
cycloneii_lcell_comb \HEX0[0]$latch (
// Equation(s):
// \HEX0[0]$latch~combout  = (GLOBAL(\HEX0[6]~1clkctrl_outclk ) & ((\HEX0[0]~0_combout ))) # (!GLOBAL(\HEX0[6]~1clkctrl_outclk ) & (\HEX0[0]$latch~combout ))

	.dataa(vcc),
	.datab(\HEX0[0]$latch~combout ),
	.datac(\HEX0[6]~1clkctrl_outclk ),
	.datad(\HEX0[0]~0_combout ),
	.cin(gnd),
	.combout(\HEX0[0]$latch~combout ),
	.cout());
// synopsys translate_off
defparam \HEX0[0]$latch .lut_mask = 16'hFC0C;
defparam \HEX0[0]$latch .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y35_N30
cycloneii_lcell_comb \D0|WideOr5~0 (
// Equation(s):
// \D0|WideOr5~0_combout  = (\U1|S [1] & ((\U1|S [0] & (\U1|S [3])) # (!\U1|S [0] & ((\U1|S [2]))))) # (!\U1|S [1] & (\U1|S [2] & (\U1|S [0] $ (\U1|S [3]))))

	.dataa(\U1|S [1]),
	.datab(\U1|S [0]),
	.datac(\U1|S [3]),
	.datad(\U1|S [2]),
	.cin(gnd),
	.combout(\D0|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \D0|WideOr5~0 .lut_mask = 16'hB680;
defparam \D0|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y35_N20
cycloneii_lcell_comb \HEX0[1]~2 (
// Equation(s):
// \HEX0[1]~2_combout  = (!\KEY~combout [1] & \D0|WideOr5~0_combout )

	.dataa(vcc),
	.datab(\KEY~combout [1]),
	.datac(vcc),
	.datad(\D0|WideOr5~0_combout ),
	.cin(gnd),
	.combout(\HEX0[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \HEX0[1]~2 .lut_mask = 16'h3300;
defparam \HEX0[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y35_N26
cycloneii_lcell_comb \HEX0[1]$latch (
// Equation(s):
// \HEX0[1]$latch~combout  = (GLOBAL(\HEX0[6]~1clkctrl_outclk ) & ((\HEX0[1]~2_combout ))) # (!GLOBAL(\HEX0[6]~1clkctrl_outclk ) & (\HEX0[1]$latch~combout ))

	.dataa(\HEX0[1]$latch~combout ),
	.datab(\HEX0[6]~1clkctrl_outclk ),
	.datac(vcc),
	.datad(\HEX0[1]~2_combout ),
	.cin(gnd),
	.combout(\HEX0[1]$latch~combout ),
	.cout());
// synopsys translate_off
defparam \HEX0[1]$latch .lut_mask = 16'hEE22;
defparam \HEX0[1]$latch .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y35_N18
cycloneii_lcell_comb \D0|WideOr4~0 (
// Equation(s):
// \D0|WideOr4~0_combout  = (\U1|S [3] & (\U1|S [2] & ((\U1|S [1]) # (!\U1|S [0])))) # (!\U1|S [3] & (!\U1|S [0] & (\U1|S [1] & !\U1|S [2])))

	.dataa(\U1|S [0]),
	.datab(\U1|S [3]),
	.datac(\U1|S [1]),
	.datad(\U1|S [2]),
	.cin(gnd),
	.combout(\D0|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \D0|WideOr4~0 .lut_mask = 16'hC410;
defparam \D0|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y35_N22
cycloneii_lcell_comb \HEX0[2]~3 (
// Equation(s):
// \HEX0[2]~3_combout  = (!\KEY~combout [1] & \D0|WideOr4~0_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\KEY~combout [1]),
	.datad(\D0|WideOr4~0_combout ),
	.cin(gnd),
	.combout(\HEX0[2]~3_combout ),
	.cout());
// synopsys translate_off
defparam \HEX0[2]~3 .lut_mask = 16'h0F00;
defparam \HEX0[2]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y35_N24
cycloneii_lcell_comb \HEX0[2]$latch (
// Equation(s):
// \HEX0[2]$latch~combout  = (GLOBAL(\HEX0[6]~1clkctrl_outclk ) & (\HEX0[2]~3_combout )) # (!GLOBAL(\HEX0[6]~1clkctrl_outclk ) & ((\HEX0[2]$latch~combout )))

	.dataa(vcc),
	.datab(\HEX0[2]~3_combout ),
	.datac(\HEX0[2]$latch~combout ),
	.datad(\HEX0[6]~1clkctrl_outclk ),
	.cin(gnd),
	.combout(\HEX0[2]$latch~combout ),
	.cout());
// synopsys translate_off
defparam \HEX0[2]$latch .lut_mask = 16'hCCF0;
defparam \HEX0[2]$latch .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y35_N28
cycloneii_lcell_comb \D0|WideOr3~0 (
// Equation(s):
// \D0|WideOr3~0_combout  = (\U1|S [1] & ((\U1|S [0] & ((\U1|S [2]))) # (!\U1|S [0] & (\U1|S [3] & !\U1|S [2])))) # (!\U1|S [1] & (!\U1|S [3] & (\U1|S [0] $ (\U1|S [2]))))

	.dataa(\U1|S [0]),
	.datab(\U1|S [3]),
	.datac(\U1|S [1]),
	.datad(\U1|S [2]),
	.cin(gnd),
	.combout(\D0|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \D0|WideOr3~0 .lut_mask = 16'hA142;
defparam \D0|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y35_N20
cycloneii_lcell_comb \HEX0[3]~4 (
// Equation(s):
// \HEX0[3]~4_combout  = (!\KEY~combout [1] & \D0|WideOr3~0_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\KEY~combout [1]),
	.datad(\D0|WideOr3~0_combout ),
	.cin(gnd),
	.combout(\HEX0[3]~4_combout ),
	.cout());
// synopsys translate_off
defparam \HEX0[3]~4 .lut_mask = 16'h0F00;
defparam \HEX0[3]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y35_N16
cycloneii_lcell_comb \HEX0[3]$latch (
// Equation(s):
// \HEX0[3]$latch~combout  = (GLOBAL(\HEX0[6]~1clkctrl_outclk ) & ((\HEX0[3]~4_combout ))) # (!GLOBAL(\HEX0[6]~1clkctrl_outclk ) & (\HEX0[3]$latch~combout ))

	.dataa(\HEX0[3]$latch~combout ),
	.datab(vcc),
	.datac(\HEX0[6]~1clkctrl_outclk ),
	.datad(\HEX0[3]~4_combout ),
	.cin(gnd),
	.combout(\HEX0[3]$latch~combout ),
	.cout());
// synopsys translate_off
defparam \HEX0[3]$latch .lut_mask = 16'hFA0A;
defparam \HEX0[3]$latch .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y35_N6
cycloneii_lcell_comb \D0|WideOr2~0 (
// Equation(s):
// \D0|WideOr2~0_combout  = (\U1|S [1] & (!\U1|S [3] & (\U1|S [0]))) # (!\U1|S [1] & ((\U1|S [2] & (!\U1|S [3])) # (!\U1|S [2] & ((\U1|S [0])))))

	.dataa(\U1|S [3]),
	.datab(\U1|S [0]),
	.datac(\U1|S [1]),
	.datad(\U1|S [2]),
	.cin(gnd),
	.combout(\D0|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \D0|WideOr2~0 .lut_mask = 16'h454C;
defparam \D0|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y35_N12
cycloneii_lcell_comb \HEX0[4]~5 (
// Equation(s):
// \HEX0[4]~5_combout  = (!\KEY~combout [1] & \D0|WideOr2~0_combout )

	.dataa(vcc),
	.datab(\KEY~combout [1]),
	.datac(vcc),
	.datad(\D0|WideOr2~0_combout ),
	.cin(gnd),
	.combout(\HEX0[4]~5_combout ),
	.cout());
// synopsys translate_off
defparam \HEX0[4]~5 .lut_mask = 16'h3300;
defparam \HEX0[4]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y35_N4
cycloneii_lcell_comb \HEX0[4]$latch (
// Equation(s):
// \HEX0[4]$latch~combout  = (GLOBAL(\HEX0[6]~1clkctrl_outclk ) & (\HEX0[4]~5_combout )) # (!GLOBAL(\HEX0[6]~1clkctrl_outclk ) & ((\HEX0[4]$latch~combout )))

	.dataa(\HEX0[6]~1clkctrl_outclk ),
	.datab(\HEX0[4]~5_combout ),
	.datac(vcc),
	.datad(\HEX0[4]$latch~combout ),
	.cin(gnd),
	.combout(\HEX0[4]$latch~combout ),
	.cout());
// synopsys translate_off
defparam \HEX0[4]$latch .lut_mask = 16'hDD88;
defparam \HEX0[4]$latch .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y35_N2
cycloneii_lcell_comb \D0|WideOr1~0 (
// Equation(s):
// \D0|WideOr1~0_combout  = (\U1|S [0] & (\U1|S [3] $ (((\U1|S [1]) # (!\U1|S [2]))))) # (!\U1|S [0] & (!\U1|S [3] & (\U1|S [1] & !\U1|S [2])))

	.dataa(\U1|S [3]),
	.datab(\U1|S [0]),
	.datac(\U1|S [1]),
	.datad(\U1|S [2]),
	.cin(gnd),
	.combout(\D0|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \D0|WideOr1~0 .lut_mask = 16'h4854;
defparam \D0|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y35_N24
cycloneii_lcell_comb \HEX0[5]~6 (
// Equation(s):
// \HEX0[5]~6_combout  = (!\KEY~combout [1] & \D0|WideOr1~0_combout )

	.dataa(vcc),
	.datab(\KEY~combout [1]),
	.datac(vcc),
	.datad(\D0|WideOr1~0_combout ),
	.cin(gnd),
	.combout(\HEX0[5]~6_combout ),
	.cout());
// synopsys translate_off
defparam \HEX0[5]~6 .lut_mask = 16'h3300;
defparam \HEX0[5]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y35_N22
cycloneii_lcell_comb \HEX0[5]$latch (
// Equation(s):
// \HEX0[5]$latch~combout  = (GLOBAL(\HEX0[6]~1clkctrl_outclk ) & ((\HEX0[5]~6_combout ))) # (!GLOBAL(\HEX0[6]~1clkctrl_outclk ) & (\HEX0[5]$latch~combout ))

	.dataa(vcc),
	.datab(\HEX0[5]$latch~combout ),
	.datac(\HEX0[6]~1clkctrl_outclk ),
	.datad(\HEX0[5]~6_combout ),
	.cin(gnd),
	.combout(\HEX0[5]$latch~combout ),
	.cout());
// synopsys translate_off
defparam \HEX0[5]$latch .lut_mask = 16'hFC0C;
defparam \HEX0[5]$latch .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y35_N10
cycloneii_lcell_comb \D0|WideOr0~0 (
// Equation(s):
// \D0|WideOr0~0_combout  = (\U1|S [0] & ((\U1|S [3]) # (\U1|S [1] $ (\U1|S [2])))) # (!\U1|S [0] & ((\U1|S [1]) # (\U1|S [3] $ (\U1|S [2]))))

	.dataa(\U1|S [3]),
	.datab(\U1|S [0]),
	.datac(\U1|S [1]),
	.datad(\U1|S [2]),
	.cin(gnd),
	.combout(\D0|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \D0|WideOr0~0 .lut_mask = 16'hBDFA;
defparam \D0|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y35_N0
cycloneii_lcell_comb \HEX0[6]~7 (
// Equation(s):
// \HEX0[6]~7_combout  = (\KEY~combout [1]) # (!\D0|WideOr0~0_combout )

	.dataa(vcc),
	.datab(\KEY~combout [1]),
	.datac(vcc),
	.datad(\D0|WideOr0~0_combout ),
	.cin(gnd),
	.combout(\HEX0[6]~7_combout ),
	.cout());
// synopsys translate_off
defparam \HEX0[6]~7 .lut_mask = 16'hCCFF;
defparam \HEX0[6]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y35_N8
cycloneii_lcell_comb \HEX0[6]$latch (
// Equation(s):
// \HEX0[6]$latch~combout  = (GLOBAL(\HEX0[6]~1clkctrl_outclk ) & ((\HEX0[6]~7_combout ))) # (!GLOBAL(\HEX0[6]~1clkctrl_outclk ) & (\HEX0[6]$latch~combout ))

	.dataa(\HEX0[6]$latch~combout ),
	.datab(\HEX0[6]~1clkctrl_outclk ),
	.datac(vcc),
	.datad(\HEX0[6]~7_combout ),
	.cin(gnd),
	.combout(\HEX0[6]$latch~combout ),
	.cout());
// synopsys translate_off
defparam \HEX0[6]$latch .lut_mask = 16'hEE22;
defparam \HEX0[6]$latch .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y35_N20
cycloneii_lcell_comb \U8|Add6~1 (
// Equation(s):
// \U8|Add6~1_combout  = (\U1|S [0] & (\U1|S [2] & (\U1|S [1] & \U1|S [3])))

	.dataa(\U1|S [0]),
	.datab(\U1|S [2]),
	.datac(\U1|S [1]),
	.datad(\U1|S [3]),
	.cin(gnd),
	.combout(\U8|Add6~1_combout ),
	.cout());
// synopsys translate_off
defparam \U8|Add6~1 .lut_mask = 16'h8000;
defparam \U8|Add6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y35_N24
cycloneii_lcell_comb \U8|Add8~0 (
// Equation(s):
// \U8|Add8~0_combout  = \U1|S [4] $ (\U8|Add6~1_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\U1|S [4]),
	.datad(\U8|Add6~1_combout ),
	.cin(gnd),
	.combout(\U8|Add8~0_combout ),
	.cout());
// synopsys translate_off
defparam \U8|Add8~0 .lut_mask = 16'h0FF0;
defparam \U8|Add8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y35_N25
cycloneii_lcell_ff \U1|S[4] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\U8|Add8~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\KEY~combout [0]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\U1|S [4]));

// Location: LCCOMB_X28_Y35_N14
cycloneii_lcell_comb \U8|Add10~0 (
// Equation(s):
// \U8|Add10~0_combout  = \U1|S [5] $ (((\U1|S [4] & \U8|Add6~1_combout )))

	.dataa(\U1|S [4]),
	.datab(vcc),
	.datac(\U1|S [5]),
	.datad(\U8|Add6~1_combout ),
	.cin(gnd),
	.combout(\U8|Add10~0_combout ),
	.cout());
// synopsys translate_off
defparam \U8|Add10~0 .lut_mask = 16'h5AF0;
defparam \U8|Add10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y35_N15
cycloneii_lcell_ff \U1|S[5] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\U8|Add10~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\KEY~combout [0]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\U1|S [5]));

// Location: LCCOMB_X31_Y35_N22
cycloneii_lcell_comb \U8|Add12~1 (
// Equation(s):
// \U8|Add12~1_combout  = (\U1|S [6] & (\U1|S [4] & (\U1|S [5] & \U8|Add6~1_combout )))

	.dataa(\U1|S [6]),
	.datab(\U1|S [4]),
	.datac(\U1|S [5]),
	.datad(\U8|Add6~1_combout ),
	.cin(gnd),
	.combout(\U8|Add12~1_combout ),
	.cout());
// synopsys translate_off
defparam \U8|Add12~1 .lut_mask = 16'h8000;
defparam \U8|Add12~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y35_N14
cycloneii_lcell_comb \U8|Add14~0 (
// Equation(s):
// \U8|Add14~0_combout  = \U1|S [7] $ (\U8|Add12~1_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\U1|S [7]),
	.datad(\U8|Add12~1_combout ),
	.cin(gnd),
	.combout(\U8|Add14~0_combout ),
	.cout());
// synopsys translate_off
defparam \U8|Add14~0 .lut_mask = 16'h0FF0;
defparam \U8|Add14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y35_N15
cycloneii_lcell_ff \U1|S[7] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\U8|Add14~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\KEY~combout [0]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\U1|S [7]));

// Location: LCCOMB_X30_Y35_N0
cycloneii_lcell_comb \D1|WideOr6~0 (
// Equation(s):
// \D1|WideOr6~0_combout  = (\U1|S [6] & (!\U1|S [5] & (\U1|S [7] $ (!\U1|S [4])))) # (!\U1|S [6] & (\U1|S [4] & (\U1|S [7] $ (!\U1|S [5]))))

	.dataa(\U1|S [6]),
	.datab(\U1|S [7]),
	.datac(\U1|S [5]),
	.datad(\U1|S [4]),
	.cin(gnd),
	.combout(\D1|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \D1|WideOr6~0 .lut_mask = 16'h4902;
defparam \D1|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y35_N26
cycloneii_lcell_comb \HEX1[0]~0 (
// Equation(s):
// \HEX1[0]~0_combout  = (!\KEY~combout [1] & \D1|WideOr6~0_combout )

	.dataa(\KEY~combout [1]),
	.datab(vcc),
	.datac(vcc),
	.datad(\D1|WideOr6~0_combout ),
	.cin(gnd),
	.combout(\HEX1[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \HEX1[0]~0 .lut_mask = 16'h5500;
defparam \HEX1[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y35_N18
cycloneii_lcell_comb \HEX1[0]$latch (
// Equation(s):
// \HEX1[0]$latch~combout  = (GLOBAL(\HEX0[6]~1clkctrl_outclk ) & ((\HEX1[0]~0_combout ))) # (!GLOBAL(\HEX0[6]~1clkctrl_outclk ) & (\HEX1[0]$latch~combout ))

	.dataa(vcc),
	.datab(\HEX1[0]$latch~combout ),
	.datac(\HEX0[6]~1clkctrl_outclk ),
	.datad(\HEX1[0]~0_combout ),
	.cin(gnd),
	.combout(\HEX1[0]$latch~combout ),
	.cout());
// synopsys translate_off
defparam \HEX1[0]$latch .lut_mask = 16'hFC0C;
defparam \HEX1[0]$latch .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y35_N12
cycloneii_lcell_comb \D1|WideOr5~0 (
// Equation(s):
// \D1|WideOr5~0_combout  = (\U1|S [7] & ((\U1|S [4] & ((\U1|S [5]))) # (!\U1|S [4] & (\U1|S [6])))) # (!\U1|S [7] & (\U1|S [6] & (\U1|S [4] $ (\U1|S [5]))))

	.dataa(\U1|S [6]),
	.datab(\U1|S [7]),
	.datac(\U1|S [4]),
	.datad(\U1|S [5]),
	.cin(gnd),
	.combout(\D1|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \D1|WideOr5~0 .lut_mask = 16'hCA28;
defparam \D1|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y35_N10
cycloneii_lcell_comb \HEX1[1]~1 (
// Equation(s):
// \HEX1[1]~1_combout  = (!\KEY~combout [1] & \D1|WideOr5~0_combout )

	.dataa(\KEY~combout [1]),
	.datab(vcc),
	.datac(vcc),
	.datad(\D1|WideOr5~0_combout ),
	.cin(gnd),
	.combout(\HEX1[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \HEX1[1]~1 .lut_mask = 16'h5500;
defparam \HEX1[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y35_N8
cycloneii_lcell_comb \HEX1[1]$latch (
// Equation(s):
// \HEX1[1]$latch~combout  = (GLOBAL(\HEX0[6]~1clkctrl_outclk ) & ((\HEX1[1]~1_combout ))) # (!GLOBAL(\HEX0[6]~1clkctrl_outclk ) & (\HEX1[1]$latch~combout ))

	.dataa(vcc),
	.datab(\HEX1[1]$latch~combout ),
	.datac(\HEX0[6]~1clkctrl_outclk ),
	.datad(\HEX1[1]~1_combout ),
	.cin(gnd),
	.combout(\HEX1[1]$latch~combout ),
	.cout());
// synopsys translate_off
defparam \HEX1[1]$latch .lut_mask = 16'hFC0C;
defparam \HEX1[1]$latch .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y35_N16
cycloneii_lcell_comb \U8|Add12~0 (
// Equation(s):
// \U8|Add12~0_combout  = \U1|S [6] $ (((\U1|S [5] & (\U1|S [4] & \U8|Add6~1_combout ))))

	.dataa(\U1|S [5]),
	.datab(\U1|S [4]),
	.datac(\U1|S [6]),
	.datad(\U8|Add6~1_combout ),
	.cin(gnd),
	.combout(\U8|Add12~0_combout ),
	.cout());
// synopsys translate_off
defparam \U8|Add12~0 .lut_mask = 16'h78F0;
defparam \U8|Add12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y35_N17
cycloneii_lcell_ff \U1|S[6] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\U8|Add12~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\KEY~combout [0]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\U1|S [6]));

// Location: LCCOMB_X31_Y35_N30
cycloneii_lcell_comb \D1|WideOr4~0 (
// Equation(s):
// \D1|WideOr4~0_combout  = (\U1|S [7] & (\U1|S [6] & ((\U1|S [5]) # (!\U1|S [4])))) # (!\U1|S [7] & (!\U1|S [6] & (!\U1|S [4] & \U1|S [5])))

	.dataa(\U1|S [7]),
	.datab(\U1|S [6]),
	.datac(\U1|S [4]),
	.datad(\U1|S [5]),
	.cin(gnd),
	.combout(\D1|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \D1|WideOr4~0 .lut_mask = 16'h8908;
defparam \D1|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y35_N26
cycloneii_lcell_comb \HEX1[2]~2 (
// Equation(s):
// \HEX1[2]~2_combout  = (!\KEY~combout [1] & \D1|WideOr4~0_combout )

	.dataa(\KEY~combout [1]),
	.datab(vcc),
	.datac(vcc),
	.datad(\D1|WideOr4~0_combout ),
	.cin(gnd),
	.combout(\HEX1[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \HEX1[2]~2 .lut_mask = 16'h5500;
defparam \HEX1[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y35_N24
cycloneii_lcell_comb \HEX1[2]$latch (
// Equation(s):
// \HEX1[2]$latch~combout  = (GLOBAL(\HEX0[6]~1clkctrl_outclk ) & ((\HEX1[2]~2_combout ))) # (!GLOBAL(\HEX0[6]~1clkctrl_outclk ) & (\HEX1[2]$latch~combout ))

	.dataa(\HEX1[2]$latch~combout ),
	.datab(vcc),
	.datac(\HEX0[6]~1clkctrl_outclk ),
	.datad(\HEX1[2]~2_combout ),
	.cin(gnd),
	.combout(\HEX1[2]$latch~combout ),
	.cout());
// synopsys translate_off
defparam \HEX1[2]$latch .lut_mask = 16'hFA0A;
defparam \HEX1[2]$latch .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y35_N28
cycloneii_lcell_comb \D1|WideOr3~0 (
// Equation(s):
// \D1|WideOr3~0_combout  = (\U1|S [5] & ((\U1|S [6] & ((\U1|S [4]))) # (!\U1|S [6] & (\U1|S [7] & !\U1|S [4])))) # (!\U1|S [5] & (!\U1|S [7] & (\U1|S [6] $ (\U1|S [4]))))

	.dataa(\U1|S [6]),
	.datab(\U1|S [7]),
	.datac(\U1|S [4]),
	.datad(\U1|S [5]),
	.cin(gnd),
	.combout(\D1|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \D1|WideOr3~0 .lut_mask = 16'hA412;
defparam \D1|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y35_N30
cycloneii_lcell_comb \HEX1[3]~3 (
// Equation(s):
// \HEX1[3]~3_combout  = (!\KEY~combout [1] & \D1|WideOr3~0_combout )

	.dataa(\KEY~combout [1]),
	.datab(vcc),
	.datac(vcc),
	.datad(\D1|WideOr3~0_combout ),
	.cin(gnd),
	.combout(\HEX1[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \HEX1[3]~3 .lut_mask = 16'h5500;
defparam \HEX1[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y35_N6
cycloneii_lcell_comb \HEX1[3]$latch (
// Equation(s):
// \HEX1[3]$latch~combout  = (GLOBAL(\HEX0[6]~1clkctrl_outclk ) & ((\HEX1[3]~3_combout ))) # (!GLOBAL(\HEX0[6]~1clkctrl_outclk ) & (\HEX1[3]$latch~combout ))

	.dataa(vcc),
	.datab(\HEX1[3]$latch~combout ),
	.datac(\HEX0[6]~1clkctrl_outclk ),
	.datad(\HEX1[3]~3_combout ),
	.cin(gnd),
	.combout(\HEX1[3]$latch~combout ),
	.cout());
// synopsys translate_off
defparam \HEX1[3]$latch .lut_mask = 16'hFC0C;
defparam \HEX1[3]$latch .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y35_N22
cycloneii_lcell_comb \D1|WideOr2~0 (
// Equation(s):
// \D1|WideOr2~0_combout  = (\U1|S [5] & (\U1|S [4] & ((!\U1|S [7])))) # (!\U1|S [5] & ((\U1|S [6] & ((!\U1|S [7]))) # (!\U1|S [6] & (\U1|S [4]))))

	.dataa(\U1|S [4]),
	.datab(\U1|S [5]),
	.datac(\U1|S [6]),
	.datad(\U1|S [7]),
	.cin(gnd),
	.combout(\D1|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \D1|WideOr2~0 .lut_mask = 16'h02BA;
defparam \D1|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y35_N0
cycloneii_lcell_comb \HEX1[4]~4 (
// Equation(s):
// \HEX1[4]~4_combout  = (!\KEY~combout [1] & \D1|WideOr2~0_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\KEY~combout [1]),
	.datad(\D1|WideOr2~0_combout ),
	.cin(gnd),
	.combout(\HEX1[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \HEX1[4]~4 .lut_mask = 16'h0F00;
defparam \HEX1[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y35_N26
cycloneii_lcell_comb \HEX1[4]$latch (
// Equation(s):
// \HEX1[4]$latch~combout  = (GLOBAL(\HEX0[6]~1clkctrl_outclk ) & ((\HEX1[4]~4_combout ))) # (!GLOBAL(\HEX0[6]~1clkctrl_outclk ) & (\HEX1[4]$latch~combout ))

	.dataa(vcc),
	.datab(\HEX1[4]$latch~combout ),
	.datac(\HEX0[6]~1clkctrl_outclk ),
	.datad(\HEX1[4]~4_combout ),
	.cin(gnd),
	.combout(\HEX1[4]$latch~combout ),
	.cout());
// synopsys translate_off
defparam \HEX1[4]$latch .lut_mask = 16'hFC0C;
defparam \HEX1[4]$latch .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y35_N10
cycloneii_lcell_comb \D1|WideOr1~0 (
// Equation(s):
// \D1|WideOr1~0_combout  = (\U1|S [4] & (\U1|S [7] $ (((\U1|S [5]) # (!\U1|S [6]))))) # (!\U1|S [4] & (\U1|S [5] & (!\U1|S [6] & !\U1|S [7])))

	.dataa(\U1|S [4]),
	.datab(\U1|S [5]),
	.datac(\U1|S [6]),
	.datad(\U1|S [7]),
	.cin(gnd),
	.combout(\D1|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \D1|WideOr1~0 .lut_mask = 16'h208E;
defparam \D1|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y35_N28
cycloneii_lcell_comb \HEX1[5]~5 (
// Equation(s):
// \HEX1[5]~5_combout  = (!\KEY~combout [1] & \D1|WideOr1~0_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\KEY~combout [1]),
	.datad(\D1|WideOr1~0_combout ),
	.cin(gnd),
	.combout(\HEX1[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \HEX1[5]~5 .lut_mask = 16'h0F00;
defparam \HEX1[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y35_N8
cycloneii_lcell_comb \HEX1[5]$latch (
// Equation(s):
// \HEX1[5]$latch~combout  = (GLOBAL(\HEX0[6]~1clkctrl_outclk ) & ((\HEX1[5]~5_combout ))) # (!GLOBAL(\HEX0[6]~1clkctrl_outclk ) & (\HEX1[5]$latch~combout ))

	.dataa(vcc),
	.datab(\HEX1[5]$latch~combout ),
	.datac(\HEX0[6]~1clkctrl_outclk ),
	.datad(\HEX1[5]~5_combout ),
	.cin(gnd),
	.combout(\HEX1[5]$latch~combout ),
	.cout());
// synopsys translate_off
defparam \HEX1[5]$latch .lut_mask = 16'hFC0C;
defparam \HEX1[5]$latch .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y35_N18
cycloneii_lcell_comb \D1|WideOr0~0 (
// Equation(s):
// \D1|WideOr0~0_combout  = (\U1|S [4] & ((\U1|S [7]) # (\U1|S [5] $ (\U1|S [6])))) # (!\U1|S [4] & ((\U1|S [5]) # (\U1|S [6] $ (\U1|S [7]))))

	.dataa(\U1|S [4]),
	.datab(\U1|S [5]),
	.datac(\U1|S [6]),
	.datad(\U1|S [7]),
	.cin(gnd),
	.combout(\D1|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \D1|WideOr0~0 .lut_mask = 16'hEF7C;
defparam \D1|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y35_N12
cycloneii_lcell_comb \HEX1[6]~6 (
// Equation(s):
// \HEX1[6]~6_combout  = (\KEY~combout [1]) # (!\D1|WideOr0~0_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\KEY~combout [1]),
	.datad(\D1|WideOr0~0_combout ),
	.cin(gnd),
	.combout(\HEX1[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \HEX1[6]~6 .lut_mask = 16'hF0FF;
defparam \HEX1[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y35_N2
cycloneii_lcell_comb \HEX1[6]$latch (
// Equation(s):
// \HEX1[6]$latch~combout  = (GLOBAL(\HEX0[6]~1clkctrl_outclk ) & ((\HEX1[6]~6_combout ))) # (!GLOBAL(\HEX0[6]~1clkctrl_outclk ) & (\HEX1[6]$latch~combout ))

	.dataa(vcc),
	.datab(\HEX1[6]$latch~combout ),
	.datac(\HEX0[6]~1clkctrl_outclk ),
	.datad(\HEX1[6]~6_combout ),
	.cin(gnd),
	.combout(\HEX1[6]$latch~combout ),
	.cout());
// synopsys translate_off
defparam \HEX1[6]$latch .lut_mask = 16'hFC0C;
defparam \HEX1[6]$latch .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y35_N8
cycloneii_lcell_comb \U8|Add16~0 (
// Equation(s):
// \U8|Add16~0_combout  = \U1|S [8] $ (((\U8|Add12~1_combout  & \U1|S [7])))

	.dataa(vcc),
	.datab(\U8|Add12~1_combout ),
	.datac(\U1|S [8]),
	.datad(\U1|S [7]),
	.cin(gnd),
	.combout(\U8|Add16~0_combout ),
	.cout());
// synopsys translate_off
defparam \U8|Add16~0 .lut_mask = 16'h3CF0;
defparam \U8|Add16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y35_N9
cycloneii_lcell_ff \U1|S[8] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\U8|Add16~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\KEY~combout [0]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\U1|S [8]));

// Location: LCCOMB_X31_Y35_N14
cycloneii_lcell_comb \U8|Add18~0 (
// Equation(s):
// \U8|Add18~0_combout  = \U1|S [9] $ (((\U1|S [7] & (\U1|S [8] & \U8|Add12~1_combout ))))

	.dataa(\U1|S [7]),
	.datab(\U1|S [8]),
	.datac(\U1|S [9]),
	.datad(\U8|Add12~1_combout ),
	.cin(gnd),
	.combout(\U8|Add18~0_combout ),
	.cout());
// synopsys translate_off
defparam \U8|Add18~0 .lut_mask = 16'h78F0;
defparam \U8|Add18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y35_N15
cycloneii_lcell_ff \U1|S[9] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\U8|Add18~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\KEY~combout [0]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\U1|S [9]));

// Location: LCCOMB_X31_Y35_N2
cycloneii_lcell_comb \U8|Add18~1 (
// Equation(s):
// \U8|Add18~1_combout  = (\U1|S [6] & (\U1|S [9] & (\U1|S [4] & \U1|S [5])))

	.dataa(\U1|S [6]),
	.datab(\U1|S [9]),
	.datac(\U1|S [4]),
	.datad(\U1|S [5]),
	.cin(gnd),
	.combout(\U8|Add18~1_combout ),
	.cout());
// synopsys translate_off
defparam \U8|Add18~1 .lut_mask = 16'h8000;
defparam \U8|Add18~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y35_N6
cycloneii_lcell_comb \U8|Add18~2 (
// Equation(s):
// \U8|Add18~2_combout  = (\U1|S [7] & (\U1|S [8] & (\U8|Add6~1_combout  & \U8|Add18~1_combout )))

	.dataa(\U1|S [7]),
	.datab(\U1|S [8]),
	.datac(\U8|Add6~1_combout ),
	.datad(\U8|Add18~1_combout ),
	.cin(gnd),
	.combout(\U8|Add18~2_combout ),
	.cout());
// synopsys translate_off
defparam \U8|Add18~2 .lut_mask = 16'h8000;
defparam \U8|Add18~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y35_N30
cycloneii_lcell_comb \U8|Add20~0 (
// Equation(s):
// \U8|Add20~0_combout  = \U1|S [10] $ (\U8|Add18~2_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\U1|S [10]),
	.datad(\U8|Add18~2_combout ),
	.cin(gnd),
	.combout(\U8|Add20~0_combout ),
	.cout());
// synopsys translate_off
defparam \U8|Add20~0 .lut_mask = 16'h0FF0;
defparam \U8|Add20~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y35_N31
cycloneii_lcell_ff \U1|S[10] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\U8|Add20~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\KEY~combout [0]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\U1|S [10]));

// Location: LCCOMB_X32_Y35_N16
cycloneii_lcell_comb \U8|Add22~0 (
// Equation(s):
// \U8|Add22~0_combout  = \U1|S [11] $ (((\U1|S [10] & \U8|Add18~2_combout )))

	.dataa(vcc),
	.datab(\U1|S [10]),
	.datac(\U1|S [11]),
	.datad(\U8|Add18~2_combout ),
	.cin(gnd),
	.combout(\U8|Add22~0_combout ),
	.cout());
// synopsys translate_off
defparam \U8|Add22~0 .lut_mask = 16'h3CF0;
defparam \U8|Add22~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y35_N17
cycloneii_lcell_ff \U1|S[11] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\U8|Add22~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\KEY~combout [0]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\U1|S [11]));

// Location: LCCOMB_X31_Y35_N28
cycloneii_lcell_comb \D2|WideOr6~0 (
// Equation(s):
// \D2|WideOr6~0_combout  = (\U1|S [11] & (\U1|S [8] & (\U1|S [9] $ (\U1|S [10])))) # (!\U1|S [11] & (!\U1|S [9] & (\U1|S [8] $ (\U1|S [10]))))

	.dataa(\U1|S [9]),
	.datab(\U1|S [8]),
	.datac(\U1|S [11]),
	.datad(\U1|S [10]),
	.cin(gnd),
	.combout(\D2|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \D2|WideOr6~0 .lut_mask = 16'h4184;
defparam \D2|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y35_N4
cycloneii_lcell_comb \HEX2[0]~0 (
// Equation(s):
// \HEX2[0]~0_combout  = (!\KEY~combout [1] & \D2|WideOr6~0_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\KEY~combout [1]),
	.datad(\D2|WideOr6~0_combout ),
	.cin(gnd),
	.combout(\HEX2[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \HEX2[0]~0 .lut_mask = 16'h0F00;
defparam \HEX2[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y35_N20
cycloneii_lcell_comb \HEX2[0]$latch (
// Equation(s):
// \HEX2[0]$latch~combout  = (GLOBAL(\HEX0[6]~1clkctrl_outclk ) & ((\HEX2[0]~0_combout ))) # (!GLOBAL(\HEX0[6]~1clkctrl_outclk ) & (\HEX2[0]$latch~combout ))

	.dataa(\HEX2[0]$latch~combout ),
	.datab(vcc),
	.datac(\HEX0[6]~1clkctrl_outclk ),
	.datad(\HEX2[0]~0_combout ),
	.cin(gnd),
	.combout(\HEX2[0]$latch~combout ),
	.cout());
// synopsys translate_off
defparam \HEX2[0]$latch .lut_mask = 16'hFA0A;
defparam \HEX2[0]$latch .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y35_N2
cycloneii_lcell_comb \D2|WideOr5~0 (
// Equation(s):
// \D2|WideOr5~0_combout  = (\U1|S [11] & ((\U1|S [8] & ((\U1|S [9]))) # (!\U1|S [8] & (\U1|S [10])))) # (!\U1|S [11] & (\U1|S [10] & (\U1|S [8] $ (\U1|S [9]))))

	.dataa(\U1|S [11]),
	.datab(\U1|S [10]),
	.datac(\U1|S [8]),
	.datad(\U1|S [9]),
	.cin(gnd),
	.combout(\D2|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \D2|WideOr5~0 .lut_mask = 16'hAC48;
defparam \D2|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y35_N4
cycloneii_lcell_comb \HEX2[1]~1 (
// Equation(s):
// \HEX2[1]~1_combout  = (!\KEY~combout [1] & \D2|WideOr5~0_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\KEY~combout [1]),
	.datad(\D2|WideOr5~0_combout ),
	.cin(gnd),
	.combout(\HEX2[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \HEX2[1]~1 .lut_mask = 16'h0F00;
defparam \HEX2[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y35_N20
cycloneii_lcell_comb \HEX2[1]$latch (
// Equation(s):
// \HEX2[1]$latch~combout  = (GLOBAL(\HEX0[6]~1clkctrl_outclk ) & (\HEX2[1]~1_combout )) # (!GLOBAL(\HEX0[6]~1clkctrl_outclk ) & ((\HEX2[1]$latch~combout )))

	.dataa(vcc),
	.datab(\HEX2[1]~1_combout ),
	.datac(\HEX2[1]$latch~combout ),
	.datad(\HEX0[6]~1clkctrl_outclk ),
	.cin(gnd),
	.combout(\HEX2[1]$latch~combout ),
	.cout());
// synopsys translate_off
defparam \HEX2[1]$latch .lut_mask = 16'hCCF0;
defparam \HEX2[1]$latch .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y35_N10
cycloneii_lcell_comb \D2|WideOr4~0 (
// Equation(s):
// \D2|WideOr4~0_combout  = (\U1|S [11] & (\U1|S [10] & ((\U1|S [9]) # (!\U1|S [8])))) # (!\U1|S [11] & (\U1|S [9] & (!\U1|S [8] & !\U1|S [10])))

	.dataa(\U1|S [9]),
	.datab(\U1|S [8]),
	.datac(\U1|S [11]),
	.datad(\U1|S [10]),
	.cin(gnd),
	.combout(\D2|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \D2|WideOr4~0 .lut_mask = 16'hB002;
defparam \D2|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y35_N8
cycloneii_lcell_comb \HEX2[2]~2 (
// Equation(s):
// \HEX2[2]~2_combout  = (!\KEY~combout [1] & \D2|WideOr4~0_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\KEY~combout [1]),
	.datad(\D2|WideOr4~0_combout ),
	.cin(gnd),
	.combout(\HEX2[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \HEX2[2]~2 .lut_mask = 16'h0F00;
defparam \HEX2[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y35_N18
cycloneii_lcell_comb \HEX2[2]$latch (
// Equation(s):
// \HEX2[2]$latch~combout  = (GLOBAL(\HEX0[6]~1clkctrl_outclk ) & ((\HEX2[2]~2_combout ))) # (!GLOBAL(\HEX0[6]~1clkctrl_outclk ) & (\HEX2[2]$latch~combout ))

	.dataa(vcc),
	.datab(\HEX2[2]$latch~combout ),
	.datac(\HEX0[6]~1clkctrl_outclk ),
	.datad(\HEX2[2]~2_combout ),
	.cin(gnd),
	.combout(\HEX2[2]$latch~combout ),
	.cout());
// synopsys translate_off
defparam \HEX2[2]$latch .lut_mask = 16'hFC0C;
defparam \HEX2[2]$latch .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y35_N14
cycloneii_lcell_comb \D2|WideOr3~0 (
// Equation(s):
// \D2|WideOr3~0_combout  = (\U1|S [9] & ((\U1|S [10] & ((\U1|S [8]))) # (!\U1|S [10] & (\U1|S [11] & !\U1|S [8])))) # (!\U1|S [9] & (!\U1|S [11] & (\U1|S [10] $ (\U1|S [8]))))

	.dataa(\U1|S [11]),
	.datab(\U1|S [10]),
	.datac(\U1|S [8]),
	.datad(\U1|S [9]),
	.cin(gnd),
	.combout(\D2|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \D2|WideOr3~0 .lut_mask = 16'hC214;
defparam \D2|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y35_N14
cycloneii_lcell_comb \HEX2[3]~3 (
// Equation(s):
// \HEX2[3]~3_combout  = (!\KEY~combout [1] & \D2|WideOr3~0_combout )

	.dataa(vcc),
	.datab(\KEY~combout [1]),
	.datac(vcc),
	.datad(\D2|WideOr3~0_combout ),
	.cin(gnd),
	.combout(\HEX2[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \HEX2[3]~3 .lut_mask = 16'h3300;
defparam \HEX2[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y35_N8
cycloneii_lcell_comb \HEX2[3]$latch (
// Equation(s):
// \HEX2[3]$latch~combout  = (GLOBAL(\HEX0[6]~1clkctrl_outclk ) & ((\HEX2[3]~3_combout ))) # (!GLOBAL(\HEX0[6]~1clkctrl_outclk ) & (\HEX2[3]$latch~combout ))

	.dataa(vcc),
	.datab(\HEX2[3]$latch~combout ),
	.datac(\HEX2[3]~3_combout ),
	.datad(\HEX0[6]~1clkctrl_outclk ),
	.cin(gnd),
	.combout(\HEX2[3]$latch~combout ),
	.cout());
// synopsys translate_off
defparam \HEX2[3]$latch .lut_mask = 16'hF0CC;
defparam \HEX2[3]$latch .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y35_N12
cycloneii_lcell_comb \D2|WideOr2~0 (
// Equation(s):
// \D2|WideOr2~0_combout  = (\U1|S [9] & (!\U1|S [11] & ((\U1|S [8])))) # (!\U1|S [9] & ((\U1|S [10] & (!\U1|S [11])) # (!\U1|S [10] & ((\U1|S [8])))))

	.dataa(\U1|S [11]),
	.datab(\U1|S [10]),
	.datac(\U1|S [8]),
	.datad(\U1|S [9]),
	.cin(gnd),
	.combout(\D2|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \D2|WideOr2~0 .lut_mask = 16'h5074;
defparam \D2|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y35_N22
cycloneii_lcell_comb \HEX2[4]~4 (
// Equation(s):
// \HEX2[4]~4_combout  = (!\KEY~combout [1] & \D2|WideOr2~0_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\KEY~combout [1]),
	.datad(\D2|WideOr2~0_combout ),
	.cin(gnd),
	.combout(\HEX2[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \HEX2[4]~4 .lut_mask = 16'h0F00;
defparam \HEX2[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y35_N6
cycloneii_lcell_comb \HEX2[4]$latch (
// Equation(s):
// \HEX2[4]$latch~combout  = (GLOBAL(\HEX0[6]~1clkctrl_outclk ) & (\HEX2[4]~4_combout )) # (!GLOBAL(\HEX0[6]~1clkctrl_outclk ) & ((\HEX2[4]$latch~combout )))

	.dataa(vcc),
	.datab(\HEX2[4]~4_combout ),
	.datac(\HEX0[6]~1clkctrl_outclk ),
	.datad(\HEX2[4]$latch~combout ),
	.cin(gnd),
	.combout(\HEX2[4]$latch~combout ),
	.cout());
// synopsys translate_off
defparam \HEX2[4]$latch .lut_mask = 16'hCFC0;
defparam \HEX2[4]$latch .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y35_N28
cycloneii_lcell_comb \D2|WideOr1~0 (
// Equation(s):
// \D2|WideOr1~0_combout  = (\U1|S [10] & (\U1|S [8] & (\U1|S [11] $ (\U1|S [9])))) # (!\U1|S [10] & (!\U1|S [11] & ((\U1|S [8]) # (\U1|S [9]))))

	.dataa(\U1|S [11]),
	.datab(\U1|S [10]),
	.datac(\U1|S [8]),
	.datad(\U1|S [9]),
	.cin(gnd),
	.combout(\D2|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \D2|WideOr1~0 .lut_mask = 16'h5190;
defparam \D2|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y35_N18
cycloneii_lcell_comb \HEX2[5]~5 (
// Equation(s):
// \HEX2[5]~5_combout  = (!\KEY~combout [1] & \D2|WideOr1~0_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\KEY~combout [1]),
	.datad(\D2|WideOr1~0_combout ),
	.cin(gnd),
	.combout(\HEX2[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \HEX2[5]~5 .lut_mask = 16'h0F00;
defparam \HEX2[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y35_N24
cycloneii_lcell_comb \HEX2[5]$latch (
// Equation(s):
// \HEX2[5]$latch~combout  = (GLOBAL(\HEX0[6]~1clkctrl_outclk ) & (\HEX2[5]~5_combout )) # (!GLOBAL(\HEX0[6]~1clkctrl_outclk ) & ((\HEX2[5]$latch~combout )))

	.dataa(vcc),
	.datab(\HEX2[5]~5_combout ),
	.datac(\HEX2[5]$latch~combout ),
	.datad(\HEX0[6]~1clkctrl_outclk ),
	.cin(gnd),
	.combout(\HEX2[5]$latch~combout ),
	.cout());
// synopsys translate_off
defparam \HEX2[5]$latch .lut_mask = 16'hCCF0;
defparam \HEX2[5]$latch .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y35_N0
cycloneii_lcell_comb \D2|WideOr0~0 (
// Equation(s):
// \D2|WideOr0~0_combout  = (\U1|S [8] & ((\U1|S [11]) # (\U1|S [10] $ (\U1|S [9])))) # (!\U1|S [8] & ((\U1|S [9]) # (\U1|S [11] $ (\U1|S [10]))))

	.dataa(\U1|S [11]),
	.datab(\U1|S [10]),
	.datac(\U1|S [8]),
	.datad(\U1|S [9]),
	.cin(gnd),
	.combout(\D2|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \D2|WideOr0~0 .lut_mask = 16'hBFE6;
defparam \D2|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y35_N26
cycloneii_lcell_comb \HEX2[6]~6 (
// Equation(s):
// \HEX2[6]~6_combout  = (\KEY~combout [1]) # (!\D2|WideOr0~0_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\KEY~combout [1]),
	.datad(\D2|WideOr0~0_combout ),
	.cin(gnd),
	.combout(\HEX2[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \HEX2[6]~6 .lut_mask = 16'hF0FF;
defparam \HEX2[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y35_N10
cycloneii_lcell_comb \HEX2[6]$latch (
// Equation(s):
// \HEX2[6]$latch~combout  = (GLOBAL(\HEX0[6]~1clkctrl_outclk ) & ((\HEX2[6]~6_combout ))) # (!GLOBAL(\HEX0[6]~1clkctrl_outclk ) & (\HEX2[6]$latch~combout ))

	.dataa(\HEX2[6]$latch~combout ),
	.datab(\HEX2[6]~6_combout ),
	.datac(vcc),
	.datad(\HEX0[6]~1clkctrl_outclk ),
	.cin(gnd),
	.combout(\HEX2[6]$latch~combout ),
	.cout());
// synopsys translate_off
defparam \HEX2[6]$latch .lut_mask = 16'hCCAA;
defparam \HEX2[6]$latch .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y35_N12
cycloneii_lcell_comb \U8|Add24~1 (
// Equation(s):
// \U8|Add24~1_combout  = (\U1|S [12] & (\U1|S [11] & (\U1|S [10] & \U8|Add18~2_combout )))

	.dataa(\U1|S [12]),
	.datab(\U1|S [11]),
	.datac(\U1|S [10]),
	.datad(\U8|Add18~2_combout ),
	.cin(gnd),
	.combout(\U8|Add24~1_combout ),
	.cout());
// synopsys translate_off
defparam \U8|Add24~1 .lut_mask = 16'h8000;
defparam \U8|Add24~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y35_N14
cycloneii_lcell_comb \U8|Add28~0 (
// Equation(s):
// \U8|Add28~0_combout  = \U1|S [14] $ (((\U1|S [13] & \U8|Add24~1_combout )))

	.dataa(\U1|S [13]),
	.datab(vcc),
	.datac(\U1|S [14]),
	.datad(\U8|Add24~1_combout ),
	.cin(gnd),
	.combout(\U8|Add28~0_combout ),
	.cout());
// synopsys translate_off
defparam \U8|Add28~0 .lut_mask = 16'h5AF0;
defparam \U8|Add28~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y35_N15
cycloneii_lcell_ff \U1|S[14] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\U8|Add28~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\KEY~combout [0]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\U1|S [14]));

// Location: LCCOMB_X34_Y35_N12
cycloneii_lcell_comb \U8|Add30~0 (
// Equation(s):
// \U8|Add30~0_combout  = \U1|S [15] $ (((\U1|S [13] & (\U1|S [14] & \U8|Add24~1_combout ))))

	.dataa(\U1|S [13]),
	.datab(\U1|S [14]),
	.datac(\U1|S [15]),
	.datad(\U8|Add24~1_combout ),
	.cin(gnd),
	.combout(\U8|Add30~0_combout ),
	.cout());
// synopsys translate_off
defparam \U8|Add30~0 .lut_mask = 16'h78F0;
defparam \U8|Add30~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y35_N13
cycloneii_lcell_ff \U1|S[15] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\U8|Add30~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\KEY~combout [0]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\U1|S [15]));

// Location: LCCOMB_X33_Y35_N24
cycloneii_lcell_comb \U8|Add24~0 (
// Equation(s):
// \U8|Add24~0_combout  = \U1|S [12] $ (((\U1|S [10] & (\U1|S [11] & \U8|Add18~2_combout ))))

	.dataa(\U1|S [10]),
	.datab(\U1|S [11]),
	.datac(\U1|S [12]),
	.datad(\U8|Add18~2_combout ),
	.cin(gnd),
	.combout(\U8|Add24~0_combout ),
	.cout());
// synopsys translate_off
defparam \U8|Add24~0 .lut_mask = 16'h78F0;
defparam \U8|Add24~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y35_N25
cycloneii_lcell_ff \U1|S[12] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\U8|Add24~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\KEY~combout [0]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\U1|S [12]));

// Location: LCCOMB_X34_Y35_N30
cycloneii_lcell_comb \D3|WideOr6~0 (
// Equation(s):
// \D3|WideOr6~0_combout  = (\U1|S [15] & (\U1|S [12] & (\U1|S [13] $ (\U1|S [14])))) # (!\U1|S [15] & (!\U1|S [13] & (\U1|S [14] $ (\U1|S [12]))))

	.dataa(\U1|S [13]),
	.datab(\U1|S [15]),
	.datac(\U1|S [14]),
	.datad(\U1|S [12]),
	.cin(gnd),
	.combout(\D3|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \D3|WideOr6~0 .lut_mask = 16'h4910;
defparam \D3|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y35_N16
cycloneii_lcell_comb \HEX3[0]~0 (
// Equation(s):
// \HEX3[0]~0_combout  = (!\KEY~combout [1] & \D3|WideOr6~0_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\KEY~combout [1]),
	.datad(\D3|WideOr6~0_combout ),
	.cin(gnd),
	.combout(\HEX3[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \HEX3[0]~0 .lut_mask = 16'h0F00;
defparam \HEX3[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y35_N6
cycloneii_lcell_comb \HEX3[0]$latch (
// Equation(s):
// \HEX3[0]$latch~combout  = (GLOBAL(\HEX0[6]~1clkctrl_outclk ) & ((\HEX3[0]~0_combout ))) # (!GLOBAL(\HEX0[6]~1clkctrl_outclk ) & (\HEX3[0]$latch~combout ))

	.dataa(\HEX3[0]$latch~combout ),
	.datab(vcc),
	.datac(\HEX0[6]~1clkctrl_outclk ),
	.datad(\HEX3[0]~0_combout ),
	.cin(gnd),
	.combout(\HEX3[0]$latch~combout ),
	.cout());
// synopsys translate_off
defparam \HEX3[0]$latch .lut_mask = 16'hFA0A;
defparam \HEX3[0]$latch .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y35_N10
cycloneii_lcell_comb \D3|WideOr5~0 (
// Equation(s):
// \D3|WideOr5~0_combout  = (\U1|S [13] & ((\U1|S [12] & (\U1|S [15])) # (!\U1|S [12] & ((\U1|S [14]))))) # (!\U1|S [13] & (\U1|S [14] & (\U1|S [15] $ (\U1|S [12]))))

	.dataa(\U1|S [13]),
	.datab(\U1|S [15]),
	.datac(\U1|S [14]),
	.datad(\U1|S [12]),
	.cin(gnd),
	.combout(\D3|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \D3|WideOr5~0 .lut_mask = 16'h98E0;
defparam \D3|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y35_N4
cycloneii_lcell_comb \HEX3[1]~1 (
// Equation(s):
// \HEX3[1]~1_combout  = (!\KEY~combout [1] & \D3|WideOr5~0_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\KEY~combout [1]),
	.datad(\D3|WideOr5~0_combout ),
	.cin(gnd),
	.combout(\HEX3[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \HEX3[1]~1 .lut_mask = 16'h0F00;
defparam \HEX3[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y35_N28
cycloneii_lcell_comb \HEX3[1]$latch (
// Equation(s):
// \HEX3[1]$latch~combout  = (GLOBAL(\HEX0[6]~1clkctrl_outclk ) & ((\HEX3[1]~1_combout ))) # (!GLOBAL(\HEX0[6]~1clkctrl_outclk ) & (\HEX3[1]$latch~combout ))

	.dataa(\HEX3[1]$latch~combout ),
	.datab(vcc),
	.datac(\HEX0[6]~1clkctrl_outclk ),
	.datad(\HEX3[1]~1_combout ),
	.cin(gnd),
	.combout(\HEX3[1]$latch~combout ),
	.cout());
// synopsys translate_off
defparam \HEX3[1]$latch .lut_mask = 16'hFA0A;
defparam \HEX3[1]$latch .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y35_N26
cycloneii_lcell_comb \D3|WideOr4~0 (
// Equation(s):
// \D3|WideOr4~0_combout  = (\U1|S [15] & (\U1|S [14] & ((\U1|S [13]) # (!\U1|S [12])))) # (!\U1|S [15] & (\U1|S [13] & (!\U1|S [14] & !\U1|S [12])))

	.dataa(\U1|S [13]),
	.datab(\U1|S [15]),
	.datac(\U1|S [14]),
	.datad(\U1|S [12]),
	.cin(gnd),
	.combout(\D3|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \D3|WideOr4~0 .lut_mask = 16'h80C2;
defparam \D3|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y35_N20
cycloneii_lcell_comb \HEX3[2]~2 (
// Equation(s):
// \HEX3[2]~2_combout  = (!\KEY~combout [1] & \D3|WideOr4~0_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\KEY~combout [1]),
	.datad(\D3|WideOr4~0_combout ),
	.cin(gnd),
	.combout(\HEX3[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \HEX3[2]~2 .lut_mask = 16'h0F00;
defparam \HEX3[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y35_N22
cycloneii_lcell_comb \HEX3[2]$latch (
// Equation(s):
// \HEX3[2]$latch~combout  = (GLOBAL(\HEX0[6]~1clkctrl_outclk ) & ((\HEX3[2]~2_combout ))) # (!GLOBAL(\HEX0[6]~1clkctrl_outclk ) & (\HEX3[2]$latch~combout ))

	.dataa(vcc),
	.datab(\HEX3[2]$latch~combout ),
	.datac(\HEX0[6]~1clkctrl_outclk ),
	.datad(\HEX3[2]~2_combout ),
	.cin(gnd),
	.combout(\HEX3[2]$latch~combout ),
	.cout());
// synopsys translate_off
defparam \HEX3[2]$latch .lut_mask = 16'hFC0C;
defparam \HEX3[2]$latch .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y35_N24
cycloneii_lcell_comb \U8|Add26~0 (
// Equation(s):
// \U8|Add26~0_combout  = \U1|S [13] $ (\U8|Add24~1_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\U1|S [13]),
	.datad(\U8|Add24~1_combout ),
	.cin(gnd),
	.combout(\U8|Add26~0_combout ),
	.cout());
// synopsys translate_off
defparam \U8|Add26~0 .lut_mask = 16'h0FF0;
defparam \U8|Add26~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y35_N25
cycloneii_lcell_ff \U1|S[13] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\U8|Add26~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\KEY~combout [0]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\U1|S [13]));

// Location: LCCOMB_X34_Y35_N2
cycloneii_lcell_comb \D3|WideOr3~0 (
// Equation(s):
// \D3|WideOr3~0_combout  = (\U1|S [13] & ((\U1|S [14] & ((\U1|S [12]))) # (!\U1|S [14] & (\U1|S [15] & !\U1|S [12])))) # (!\U1|S [13] & (!\U1|S [15] & (\U1|S [14] $ (\U1|S [12]))))

	.dataa(\U1|S [15]),
	.datab(\U1|S [14]),
	.datac(\U1|S [13]),
	.datad(\U1|S [12]),
	.cin(gnd),
	.combout(\D3|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \D3|WideOr3~0 .lut_mask = 16'hC124;
defparam \D3|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y35_N8
cycloneii_lcell_comb \HEX3[3]~3 (
// Equation(s):
// \HEX3[3]~3_combout  = (!\KEY~combout [1] & \D3|WideOr3~0_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\KEY~combout [1]),
	.datad(\D3|WideOr3~0_combout ),
	.cin(gnd),
	.combout(\HEX3[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \HEX3[3]~3 .lut_mask = 16'h0F00;
defparam \HEX3[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y35_N0
cycloneii_lcell_comb \HEX3[3]$latch (
// Equation(s):
// \HEX3[3]$latch~combout  = (GLOBAL(\HEX0[6]~1clkctrl_outclk ) & ((\HEX3[3]~3_combout ))) # (!GLOBAL(\HEX0[6]~1clkctrl_outclk ) & (\HEX3[3]$latch~combout ))

	.dataa(vcc),
	.datab(\HEX3[3]$latch~combout ),
	.datac(\HEX0[6]~1clkctrl_outclk ),
	.datad(\HEX3[3]~3_combout ),
	.cin(gnd),
	.combout(\HEX3[3]$latch~combout ),
	.cout());
// synopsys translate_off
defparam \HEX3[3]$latch .lut_mask = 16'hFC0C;
defparam \HEX3[3]$latch .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y35_N0
cycloneii_lcell_comb \D3|WideOr2~0 (
// Equation(s):
// \D3|WideOr2~0_combout  = (\U1|S [13] & (\U1|S [12] & ((!\U1|S [15])))) # (!\U1|S [13] & ((\U1|S [14] & ((!\U1|S [15]))) # (!\U1|S [14] & (\U1|S [12]))))

	.dataa(\U1|S [12]),
	.datab(\U1|S [14]),
	.datac(\U1|S [15]),
	.datad(\U1|S [13]),
	.cin(gnd),
	.combout(\D3|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \D3|WideOr2~0 .lut_mask = 16'h0A2E;
defparam \D3|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y35_N26
cycloneii_lcell_comb \HEX3[4]~4 (
// Equation(s):
// \HEX3[4]~4_combout  = (!\KEY~combout [1] & \D3|WideOr2~0_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\KEY~combout [1]),
	.datad(\D3|WideOr2~0_combout ),
	.cin(gnd),
	.combout(\HEX3[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \HEX3[4]~4 .lut_mask = 16'h0F00;
defparam \HEX3[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y35_N10
cycloneii_lcell_comb \HEX3[4]$latch (
// Equation(s):
// \HEX3[4]$latch~combout  = (GLOBAL(\HEX0[6]~1clkctrl_outclk ) & ((\HEX3[4]~4_combout ))) # (!GLOBAL(\HEX0[6]~1clkctrl_outclk ) & (\HEX3[4]$latch~combout ))

	.dataa(\HEX3[4]$latch~combout ),
	.datab(\HEX3[4]~4_combout ),
	.datac(vcc),
	.datad(\HEX0[6]~1clkctrl_outclk ),
	.cin(gnd),
	.combout(\HEX3[4]$latch~combout ),
	.cout());
// synopsys translate_off
defparam \HEX3[4]$latch .lut_mask = 16'hCCAA;
defparam \HEX3[4]$latch .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y35_N28
cycloneii_lcell_comb \D3|WideOr1~0 (
// Equation(s):
// \D3|WideOr1~0_combout  = (\U1|S [12] & (\U1|S [15] $ (((\U1|S [13]) # (!\U1|S [14]))))) # (!\U1|S [12] & (!\U1|S [14] & (!\U1|S [15] & \U1|S [13])))

	.dataa(\U1|S [12]),
	.datab(\U1|S [14]),
	.datac(\U1|S [15]),
	.datad(\U1|S [13]),
	.cin(gnd),
	.combout(\D3|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \D3|WideOr1~0 .lut_mask = 16'h0B82;
defparam \D3|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y35_N30
cycloneii_lcell_comb \HEX3[5]~5 (
// Equation(s):
// \HEX3[5]~5_combout  = (!\KEY~combout [1] & \D3|WideOr1~0_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\KEY~combout [1]),
	.datad(\D3|WideOr1~0_combout ),
	.cin(gnd),
	.combout(\HEX3[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \HEX3[5]~5 .lut_mask = 16'h0F00;
defparam \HEX3[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y35_N20
cycloneii_lcell_comb \HEX3[5]$latch (
// Equation(s):
// \HEX3[5]$latch~combout  = (GLOBAL(\HEX0[6]~1clkctrl_outclk ) & (\HEX3[5]~5_combout )) # (!GLOBAL(\HEX0[6]~1clkctrl_outclk ) & ((\HEX3[5]$latch~combout )))

	.dataa(vcc),
	.datab(\HEX3[5]~5_combout ),
	.datac(\HEX3[5]$latch~combout ),
	.datad(\HEX0[6]~1clkctrl_outclk ),
	.cin(gnd),
	.combout(\HEX3[5]$latch~combout ),
	.cout());
// synopsys translate_off
defparam \HEX3[5]$latch .lut_mask = 16'hCCF0;
defparam \HEX3[5]$latch .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y35_N12
cycloneii_lcell_comb \D3|WideOr0~0 (
// Equation(s):
// \D3|WideOr0~0_combout  = (\U1|S [12] & ((\U1|S [15]) # (\U1|S [14] $ (\U1|S [13])))) # (!\U1|S [12] & ((\U1|S [13]) # (\U1|S [14] $ (\U1|S [15]))))

	.dataa(\U1|S [12]),
	.datab(\U1|S [14]),
	.datac(\U1|S [15]),
	.datad(\U1|S [13]),
	.cin(gnd),
	.combout(\D3|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \D3|WideOr0~0 .lut_mask = 16'hF7BC;
defparam \D3|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y35_N18
cycloneii_lcell_comb \HEX3[6]~6 (
// Equation(s):
// \HEX3[6]~6_combout  = (\KEY~combout [1]) # (!\D3|WideOr0~0_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\KEY~combout [1]),
	.datad(\D3|WideOr0~0_combout ),
	.cin(gnd),
	.combout(\HEX3[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \HEX3[6]~6 .lut_mask = 16'hF0FF;
defparam \HEX3[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y35_N22
cycloneii_lcell_comb \HEX3[6]$latch (
// Equation(s):
// \HEX3[6]$latch~combout  = (GLOBAL(\HEX0[6]~1clkctrl_outclk ) & ((\HEX3[6]~6_combout ))) # (!GLOBAL(\HEX0[6]~1clkctrl_outclk ) & (\HEX3[6]$latch~combout ))

	.dataa(vcc),
	.datab(\HEX3[6]$latch~combout ),
	.datac(\HEX0[6]~1clkctrl_outclk ),
	.datad(\HEX3[6]~6_combout ),
	.cin(gnd),
	.combout(\HEX3[6]$latch~combout ),
	.cout());
// synopsys translate_off
defparam \HEX3[6]$latch .lut_mask = 16'hFC0C;
defparam \HEX3[6]$latch .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[1]));
// synopsys translate_off
defparam \SW[1]~I .input_async_reset = "none";
defparam \SW[1]~I .input_power_up = "low";
defparam \SW[1]~I .input_register_mode = "none";
defparam \SW[1]~I .input_sync_reset = "none";
defparam \SW[1]~I .oe_async_reset = "none";
defparam \SW[1]~I .oe_power_up = "low";
defparam \SW[1]~I .oe_register_mode = "none";
defparam \SW[1]~I .oe_sync_reset = "none";
defparam \SW[1]~I .operation_mode = "input";
defparam \SW[1]~I .output_async_reset = "none";
defparam \SW[1]~I .output_power_up = "low";
defparam \SW[1]~I .output_register_mode = "none";
defparam \SW[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX0[0]~I (
	.datain(\HEX0[0]$latch~combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX0[0]));
// synopsys translate_off
defparam \HEX0[0]~I .input_async_reset = "none";
defparam \HEX0[0]~I .input_power_up = "low";
defparam \HEX0[0]~I .input_register_mode = "none";
defparam \HEX0[0]~I .input_sync_reset = "none";
defparam \HEX0[0]~I .oe_async_reset = "none";
defparam \HEX0[0]~I .oe_power_up = "low";
defparam \HEX0[0]~I .oe_register_mode = "none";
defparam \HEX0[0]~I .oe_sync_reset = "none";
defparam \HEX0[0]~I .operation_mode = "output";
defparam \HEX0[0]~I .output_async_reset = "none";
defparam \HEX0[0]~I .output_power_up = "low";
defparam \HEX0[0]~I .output_register_mode = "none";
defparam \HEX0[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX0[1]~I (
	.datain(\HEX0[1]$latch~combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX0[1]));
// synopsys translate_off
defparam \HEX0[1]~I .input_async_reset = "none";
defparam \HEX0[1]~I .input_power_up = "low";
defparam \HEX0[1]~I .input_register_mode = "none";
defparam \HEX0[1]~I .input_sync_reset = "none";
defparam \HEX0[1]~I .oe_async_reset = "none";
defparam \HEX0[1]~I .oe_power_up = "low";
defparam \HEX0[1]~I .oe_register_mode = "none";
defparam \HEX0[1]~I .oe_sync_reset = "none";
defparam \HEX0[1]~I .operation_mode = "output";
defparam \HEX0[1]~I .output_async_reset = "none";
defparam \HEX0[1]~I .output_power_up = "low";
defparam \HEX0[1]~I .output_register_mode = "none";
defparam \HEX0[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX0[2]~I (
	.datain(\HEX0[2]$latch~combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX0[2]));
// synopsys translate_off
defparam \HEX0[2]~I .input_async_reset = "none";
defparam \HEX0[2]~I .input_power_up = "low";
defparam \HEX0[2]~I .input_register_mode = "none";
defparam \HEX0[2]~I .input_sync_reset = "none";
defparam \HEX0[2]~I .oe_async_reset = "none";
defparam \HEX0[2]~I .oe_power_up = "low";
defparam \HEX0[2]~I .oe_register_mode = "none";
defparam \HEX0[2]~I .oe_sync_reset = "none";
defparam \HEX0[2]~I .operation_mode = "output";
defparam \HEX0[2]~I .output_async_reset = "none";
defparam \HEX0[2]~I .output_power_up = "low";
defparam \HEX0[2]~I .output_register_mode = "none";
defparam \HEX0[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX0[3]~I (
	.datain(\HEX0[3]$latch~combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX0[3]));
// synopsys translate_off
defparam \HEX0[3]~I .input_async_reset = "none";
defparam \HEX0[3]~I .input_power_up = "low";
defparam \HEX0[3]~I .input_register_mode = "none";
defparam \HEX0[3]~I .input_sync_reset = "none";
defparam \HEX0[3]~I .oe_async_reset = "none";
defparam \HEX0[3]~I .oe_power_up = "low";
defparam \HEX0[3]~I .oe_register_mode = "none";
defparam \HEX0[3]~I .oe_sync_reset = "none";
defparam \HEX0[3]~I .operation_mode = "output";
defparam \HEX0[3]~I .output_async_reset = "none";
defparam \HEX0[3]~I .output_power_up = "low";
defparam \HEX0[3]~I .output_register_mode = "none";
defparam \HEX0[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX0[4]~I (
	.datain(\HEX0[4]$latch~combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX0[4]));
// synopsys translate_off
defparam \HEX0[4]~I .input_async_reset = "none";
defparam \HEX0[4]~I .input_power_up = "low";
defparam \HEX0[4]~I .input_register_mode = "none";
defparam \HEX0[4]~I .input_sync_reset = "none";
defparam \HEX0[4]~I .oe_async_reset = "none";
defparam \HEX0[4]~I .oe_power_up = "low";
defparam \HEX0[4]~I .oe_register_mode = "none";
defparam \HEX0[4]~I .oe_sync_reset = "none";
defparam \HEX0[4]~I .operation_mode = "output";
defparam \HEX0[4]~I .output_async_reset = "none";
defparam \HEX0[4]~I .output_power_up = "low";
defparam \HEX0[4]~I .output_register_mode = "none";
defparam \HEX0[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX0[5]~I (
	.datain(\HEX0[5]$latch~combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX0[5]));
// synopsys translate_off
defparam \HEX0[5]~I .input_async_reset = "none";
defparam \HEX0[5]~I .input_power_up = "low";
defparam \HEX0[5]~I .input_register_mode = "none";
defparam \HEX0[5]~I .input_sync_reset = "none";
defparam \HEX0[5]~I .oe_async_reset = "none";
defparam \HEX0[5]~I .oe_power_up = "low";
defparam \HEX0[5]~I .oe_register_mode = "none";
defparam \HEX0[5]~I .oe_sync_reset = "none";
defparam \HEX0[5]~I .operation_mode = "output";
defparam \HEX0[5]~I .output_async_reset = "none";
defparam \HEX0[5]~I .output_power_up = "low";
defparam \HEX0[5]~I .output_register_mode = "none";
defparam \HEX0[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX0[6]~I (
	.datain(\HEX0[6]$latch~combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX0[6]));
// synopsys translate_off
defparam \HEX0[6]~I .input_async_reset = "none";
defparam \HEX0[6]~I .input_power_up = "low";
defparam \HEX0[6]~I .input_register_mode = "none";
defparam \HEX0[6]~I .input_sync_reset = "none";
defparam \HEX0[6]~I .oe_async_reset = "none";
defparam \HEX0[6]~I .oe_power_up = "low";
defparam \HEX0[6]~I .oe_register_mode = "none";
defparam \HEX0[6]~I .oe_sync_reset = "none";
defparam \HEX0[6]~I .operation_mode = "output";
defparam \HEX0[6]~I .output_async_reset = "none";
defparam \HEX0[6]~I .output_power_up = "low";
defparam \HEX0[6]~I .output_register_mode = "none";
defparam \HEX0[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX1[0]~I (
	.datain(\HEX1[0]$latch~combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX1[0]));
// synopsys translate_off
defparam \HEX1[0]~I .input_async_reset = "none";
defparam \HEX1[0]~I .input_power_up = "low";
defparam \HEX1[0]~I .input_register_mode = "none";
defparam \HEX1[0]~I .input_sync_reset = "none";
defparam \HEX1[0]~I .oe_async_reset = "none";
defparam \HEX1[0]~I .oe_power_up = "low";
defparam \HEX1[0]~I .oe_register_mode = "none";
defparam \HEX1[0]~I .oe_sync_reset = "none";
defparam \HEX1[0]~I .operation_mode = "output";
defparam \HEX1[0]~I .output_async_reset = "none";
defparam \HEX1[0]~I .output_power_up = "low";
defparam \HEX1[0]~I .output_register_mode = "none";
defparam \HEX1[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX1[1]~I (
	.datain(\HEX1[1]$latch~combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX1[1]));
// synopsys translate_off
defparam \HEX1[1]~I .input_async_reset = "none";
defparam \HEX1[1]~I .input_power_up = "low";
defparam \HEX1[1]~I .input_register_mode = "none";
defparam \HEX1[1]~I .input_sync_reset = "none";
defparam \HEX1[1]~I .oe_async_reset = "none";
defparam \HEX1[1]~I .oe_power_up = "low";
defparam \HEX1[1]~I .oe_register_mode = "none";
defparam \HEX1[1]~I .oe_sync_reset = "none";
defparam \HEX1[1]~I .operation_mode = "output";
defparam \HEX1[1]~I .output_async_reset = "none";
defparam \HEX1[1]~I .output_power_up = "low";
defparam \HEX1[1]~I .output_register_mode = "none";
defparam \HEX1[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX1[2]~I (
	.datain(\HEX1[2]$latch~combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX1[2]));
// synopsys translate_off
defparam \HEX1[2]~I .input_async_reset = "none";
defparam \HEX1[2]~I .input_power_up = "low";
defparam \HEX1[2]~I .input_register_mode = "none";
defparam \HEX1[2]~I .input_sync_reset = "none";
defparam \HEX1[2]~I .oe_async_reset = "none";
defparam \HEX1[2]~I .oe_power_up = "low";
defparam \HEX1[2]~I .oe_register_mode = "none";
defparam \HEX1[2]~I .oe_sync_reset = "none";
defparam \HEX1[2]~I .operation_mode = "output";
defparam \HEX1[2]~I .output_async_reset = "none";
defparam \HEX1[2]~I .output_power_up = "low";
defparam \HEX1[2]~I .output_register_mode = "none";
defparam \HEX1[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX1[3]~I (
	.datain(\HEX1[3]$latch~combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX1[3]));
// synopsys translate_off
defparam \HEX1[3]~I .input_async_reset = "none";
defparam \HEX1[3]~I .input_power_up = "low";
defparam \HEX1[3]~I .input_register_mode = "none";
defparam \HEX1[3]~I .input_sync_reset = "none";
defparam \HEX1[3]~I .oe_async_reset = "none";
defparam \HEX1[3]~I .oe_power_up = "low";
defparam \HEX1[3]~I .oe_register_mode = "none";
defparam \HEX1[3]~I .oe_sync_reset = "none";
defparam \HEX1[3]~I .operation_mode = "output";
defparam \HEX1[3]~I .output_async_reset = "none";
defparam \HEX1[3]~I .output_power_up = "low";
defparam \HEX1[3]~I .output_register_mode = "none";
defparam \HEX1[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX1[4]~I (
	.datain(\HEX1[4]$latch~combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX1[4]));
// synopsys translate_off
defparam \HEX1[4]~I .input_async_reset = "none";
defparam \HEX1[4]~I .input_power_up = "low";
defparam \HEX1[4]~I .input_register_mode = "none";
defparam \HEX1[4]~I .input_sync_reset = "none";
defparam \HEX1[4]~I .oe_async_reset = "none";
defparam \HEX1[4]~I .oe_power_up = "low";
defparam \HEX1[4]~I .oe_register_mode = "none";
defparam \HEX1[4]~I .oe_sync_reset = "none";
defparam \HEX1[4]~I .operation_mode = "output";
defparam \HEX1[4]~I .output_async_reset = "none";
defparam \HEX1[4]~I .output_power_up = "low";
defparam \HEX1[4]~I .output_register_mode = "none";
defparam \HEX1[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX1[5]~I (
	.datain(\HEX1[5]$latch~combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX1[5]));
// synopsys translate_off
defparam \HEX1[5]~I .input_async_reset = "none";
defparam \HEX1[5]~I .input_power_up = "low";
defparam \HEX1[5]~I .input_register_mode = "none";
defparam \HEX1[5]~I .input_sync_reset = "none";
defparam \HEX1[5]~I .oe_async_reset = "none";
defparam \HEX1[5]~I .oe_power_up = "low";
defparam \HEX1[5]~I .oe_register_mode = "none";
defparam \HEX1[5]~I .oe_sync_reset = "none";
defparam \HEX1[5]~I .operation_mode = "output";
defparam \HEX1[5]~I .output_async_reset = "none";
defparam \HEX1[5]~I .output_power_up = "low";
defparam \HEX1[5]~I .output_register_mode = "none";
defparam \HEX1[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX1[6]~I (
	.datain(\HEX1[6]$latch~combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX1[6]));
// synopsys translate_off
defparam \HEX1[6]~I .input_async_reset = "none";
defparam \HEX1[6]~I .input_power_up = "low";
defparam \HEX1[6]~I .input_register_mode = "none";
defparam \HEX1[6]~I .input_sync_reset = "none";
defparam \HEX1[6]~I .oe_async_reset = "none";
defparam \HEX1[6]~I .oe_power_up = "low";
defparam \HEX1[6]~I .oe_register_mode = "none";
defparam \HEX1[6]~I .oe_sync_reset = "none";
defparam \HEX1[6]~I .operation_mode = "output";
defparam \HEX1[6]~I .output_async_reset = "none";
defparam \HEX1[6]~I .output_power_up = "low";
defparam \HEX1[6]~I .output_register_mode = "none";
defparam \HEX1[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX2[0]~I (
	.datain(\HEX2[0]$latch~combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX2[0]));
// synopsys translate_off
defparam \HEX2[0]~I .input_async_reset = "none";
defparam \HEX2[0]~I .input_power_up = "low";
defparam \HEX2[0]~I .input_register_mode = "none";
defparam \HEX2[0]~I .input_sync_reset = "none";
defparam \HEX2[0]~I .oe_async_reset = "none";
defparam \HEX2[0]~I .oe_power_up = "low";
defparam \HEX2[0]~I .oe_register_mode = "none";
defparam \HEX2[0]~I .oe_sync_reset = "none";
defparam \HEX2[0]~I .operation_mode = "output";
defparam \HEX2[0]~I .output_async_reset = "none";
defparam \HEX2[0]~I .output_power_up = "low";
defparam \HEX2[0]~I .output_register_mode = "none";
defparam \HEX2[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX2[1]~I (
	.datain(\HEX2[1]$latch~combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX2[1]));
// synopsys translate_off
defparam \HEX2[1]~I .input_async_reset = "none";
defparam \HEX2[1]~I .input_power_up = "low";
defparam \HEX2[1]~I .input_register_mode = "none";
defparam \HEX2[1]~I .input_sync_reset = "none";
defparam \HEX2[1]~I .oe_async_reset = "none";
defparam \HEX2[1]~I .oe_power_up = "low";
defparam \HEX2[1]~I .oe_register_mode = "none";
defparam \HEX2[1]~I .oe_sync_reset = "none";
defparam \HEX2[1]~I .operation_mode = "output";
defparam \HEX2[1]~I .output_async_reset = "none";
defparam \HEX2[1]~I .output_power_up = "low";
defparam \HEX2[1]~I .output_register_mode = "none";
defparam \HEX2[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX2[2]~I (
	.datain(\HEX2[2]$latch~combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX2[2]));
// synopsys translate_off
defparam \HEX2[2]~I .input_async_reset = "none";
defparam \HEX2[2]~I .input_power_up = "low";
defparam \HEX2[2]~I .input_register_mode = "none";
defparam \HEX2[2]~I .input_sync_reset = "none";
defparam \HEX2[2]~I .oe_async_reset = "none";
defparam \HEX2[2]~I .oe_power_up = "low";
defparam \HEX2[2]~I .oe_register_mode = "none";
defparam \HEX2[2]~I .oe_sync_reset = "none";
defparam \HEX2[2]~I .operation_mode = "output";
defparam \HEX2[2]~I .output_async_reset = "none";
defparam \HEX2[2]~I .output_power_up = "low";
defparam \HEX2[2]~I .output_register_mode = "none";
defparam \HEX2[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX2[3]~I (
	.datain(\HEX2[3]$latch~combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX2[3]));
// synopsys translate_off
defparam \HEX2[3]~I .input_async_reset = "none";
defparam \HEX2[3]~I .input_power_up = "low";
defparam \HEX2[3]~I .input_register_mode = "none";
defparam \HEX2[3]~I .input_sync_reset = "none";
defparam \HEX2[3]~I .oe_async_reset = "none";
defparam \HEX2[3]~I .oe_power_up = "low";
defparam \HEX2[3]~I .oe_register_mode = "none";
defparam \HEX2[3]~I .oe_sync_reset = "none";
defparam \HEX2[3]~I .operation_mode = "output";
defparam \HEX2[3]~I .output_async_reset = "none";
defparam \HEX2[3]~I .output_power_up = "low";
defparam \HEX2[3]~I .output_register_mode = "none";
defparam \HEX2[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX2[4]~I (
	.datain(\HEX2[4]$latch~combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX2[4]));
// synopsys translate_off
defparam \HEX2[4]~I .input_async_reset = "none";
defparam \HEX2[4]~I .input_power_up = "low";
defparam \HEX2[4]~I .input_register_mode = "none";
defparam \HEX2[4]~I .input_sync_reset = "none";
defparam \HEX2[4]~I .oe_async_reset = "none";
defparam \HEX2[4]~I .oe_power_up = "low";
defparam \HEX2[4]~I .oe_register_mode = "none";
defparam \HEX2[4]~I .oe_sync_reset = "none";
defparam \HEX2[4]~I .operation_mode = "output";
defparam \HEX2[4]~I .output_async_reset = "none";
defparam \HEX2[4]~I .output_power_up = "low";
defparam \HEX2[4]~I .output_register_mode = "none";
defparam \HEX2[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX2[5]~I (
	.datain(\HEX2[5]$latch~combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX2[5]));
// synopsys translate_off
defparam \HEX2[5]~I .input_async_reset = "none";
defparam \HEX2[5]~I .input_power_up = "low";
defparam \HEX2[5]~I .input_register_mode = "none";
defparam \HEX2[5]~I .input_sync_reset = "none";
defparam \HEX2[5]~I .oe_async_reset = "none";
defparam \HEX2[5]~I .oe_power_up = "low";
defparam \HEX2[5]~I .oe_register_mode = "none";
defparam \HEX2[5]~I .oe_sync_reset = "none";
defparam \HEX2[5]~I .operation_mode = "output";
defparam \HEX2[5]~I .output_async_reset = "none";
defparam \HEX2[5]~I .output_power_up = "low";
defparam \HEX2[5]~I .output_register_mode = "none";
defparam \HEX2[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX2[6]~I (
	.datain(\HEX2[6]$latch~combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX2[6]));
// synopsys translate_off
defparam \HEX2[6]~I .input_async_reset = "none";
defparam \HEX2[6]~I .input_power_up = "low";
defparam \HEX2[6]~I .input_register_mode = "none";
defparam \HEX2[6]~I .input_sync_reset = "none";
defparam \HEX2[6]~I .oe_async_reset = "none";
defparam \HEX2[6]~I .oe_power_up = "low";
defparam \HEX2[6]~I .oe_register_mode = "none";
defparam \HEX2[6]~I .oe_sync_reset = "none";
defparam \HEX2[6]~I .operation_mode = "output";
defparam \HEX2[6]~I .output_async_reset = "none";
defparam \HEX2[6]~I .output_power_up = "low";
defparam \HEX2[6]~I .output_register_mode = "none";
defparam \HEX2[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX3[0]~I (
	.datain(\HEX3[0]$latch~combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX3[0]));
// synopsys translate_off
defparam \HEX3[0]~I .input_async_reset = "none";
defparam \HEX3[0]~I .input_power_up = "low";
defparam \HEX3[0]~I .input_register_mode = "none";
defparam \HEX3[0]~I .input_sync_reset = "none";
defparam \HEX3[0]~I .oe_async_reset = "none";
defparam \HEX3[0]~I .oe_power_up = "low";
defparam \HEX3[0]~I .oe_register_mode = "none";
defparam \HEX3[0]~I .oe_sync_reset = "none";
defparam \HEX3[0]~I .operation_mode = "output";
defparam \HEX3[0]~I .output_async_reset = "none";
defparam \HEX3[0]~I .output_power_up = "low";
defparam \HEX3[0]~I .output_register_mode = "none";
defparam \HEX3[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX3[1]~I (
	.datain(\HEX3[1]$latch~combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX3[1]));
// synopsys translate_off
defparam \HEX3[1]~I .input_async_reset = "none";
defparam \HEX3[1]~I .input_power_up = "low";
defparam \HEX3[1]~I .input_register_mode = "none";
defparam \HEX3[1]~I .input_sync_reset = "none";
defparam \HEX3[1]~I .oe_async_reset = "none";
defparam \HEX3[1]~I .oe_power_up = "low";
defparam \HEX3[1]~I .oe_register_mode = "none";
defparam \HEX3[1]~I .oe_sync_reset = "none";
defparam \HEX3[1]~I .operation_mode = "output";
defparam \HEX3[1]~I .output_async_reset = "none";
defparam \HEX3[1]~I .output_power_up = "low";
defparam \HEX3[1]~I .output_register_mode = "none";
defparam \HEX3[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX3[2]~I (
	.datain(\HEX3[2]$latch~combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX3[2]));
// synopsys translate_off
defparam \HEX3[2]~I .input_async_reset = "none";
defparam \HEX3[2]~I .input_power_up = "low";
defparam \HEX3[2]~I .input_register_mode = "none";
defparam \HEX3[2]~I .input_sync_reset = "none";
defparam \HEX3[2]~I .oe_async_reset = "none";
defparam \HEX3[2]~I .oe_power_up = "low";
defparam \HEX3[2]~I .oe_register_mode = "none";
defparam \HEX3[2]~I .oe_sync_reset = "none";
defparam \HEX3[2]~I .operation_mode = "output";
defparam \HEX3[2]~I .output_async_reset = "none";
defparam \HEX3[2]~I .output_power_up = "low";
defparam \HEX3[2]~I .output_register_mode = "none";
defparam \HEX3[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX3[3]~I (
	.datain(\HEX3[3]$latch~combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX3[3]));
// synopsys translate_off
defparam \HEX3[3]~I .input_async_reset = "none";
defparam \HEX3[3]~I .input_power_up = "low";
defparam \HEX3[3]~I .input_register_mode = "none";
defparam \HEX3[3]~I .input_sync_reset = "none";
defparam \HEX3[3]~I .oe_async_reset = "none";
defparam \HEX3[3]~I .oe_power_up = "low";
defparam \HEX3[3]~I .oe_register_mode = "none";
defparam \HEX3[3]~I .oe_sync_reset = "none";
defparam \HEX3[3]~I .operation_mode = "output";
defparam \HEX3[3]~I .output_async_reset = "none";
defparam \HEX3[3]~I .output_power_up = "low";
defparam \HEX3[3]~I .output_register_mode = "none";
defparam \HEX3[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX3[4]~I (
	.datain(\HEX3[4]$latch~combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX3[4]));
// synopsys translate_off
defparam \HEX3[4]~I .input_async_reset = "none";
defparam \HEX3[4]~I .input_power_up = "low";
defparam \HEX3[4]~I .input_register_mode = "none";
defparam \HEX3[4]~I .input_sync_reset = "none";
defparam \HEX3[4]~I .oe_async_reset = "none";
defparam \HEX3[4]~I .oe_power_up = "low";
defparam \HEX3[4]~I .oe_register_mode = "none";
defparam \HEX3[4]~I .oe_sync_reset = "none";
defparam \HEX3[4]~I .operation_mode = "output";
defparam \HEX3[4]~I .output_async_reset = "none";
defparam \HEX3[4]~I .output_power_up = "low";
defparam \HEX3[4]~I .output_register_mode = "none";
defparam \HEX3[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX3[5]~I (
	.datain(\HEX3[5]$latch~combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX3[5]));
// synopsys translate_off
defparam \HEX3[5]~I .input_async_reset = "none";
defparam \HEX3[5]~I .input_power_up = "low";
defparam \HEX3[5]~I .input_register_mode = "none";
defparam \HEX3[5]~I .input_sync_reset = "none";
defparam \HEX3[5]~I .oe_async_reset = "none";
defparam \HEX3[5]~I .oe_power_up = "low";
defparam \HEX3[5]~I .oe_register_mode = "none";
defparam \HEX3[5]~I .oe_sync_reset = "none";
defparam \HEX3[5]~I .operation_mode = "output";
defparam \HEX3[5]~I .output_async_reset = "none";
defparam \HEX3[5]~I .output_power_up = "low";
defparam \HEX3[5]~I .output_register_mode = "none";
defparam \HEX3[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX3[6]~I (
	.datain(\HEX3[6]$latch~combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX3[6]));
// synopsys translate_off
defparam \HEX3[6]~I .input_async_reset = "none";
defparam \HEX3[6]~I .input_power_up = "low";
defparam \HEX3[6]~I .input_register_mode = "none";
defparam \HEX3[6]~I .input_sync_reset = "none";
defparam \HEX3[6]~I .oe_async_reset = "none";
defparam \HEX3[6]~I .oe_power_up = "low";
defparam \HEX3[6]~I .oe_register_mode = "none";
defparam \HEX3[6]~I .oe_sync_reset = "none";
defparam \HEX3[6]~I .operation_mode = "output";
defparam \HEX3[6]~I .output_async_reset = "none";
defparam \HEX3[6]~I .output_power_up = "low";
defparam \HEX3[6]~I .output_register_mode = "none";
defparam \HEX3[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX4[0]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX4[0]));
// synopsys translate_off
defparam \HEX4[0]~I .input_async_reset = "none";
defparam \HEX4[0]~I .input_power_up = "low";
defparam \HEX4[0]~I .input_register_mode = "none";
defparam \HEX4[0]~I .input_sync_reset = "none";
defparam \HEX4[0]~I .oe_async_reset = "none";
defparam \HEX4[0]~I .oe_power_up = "low";
defparam \HEX4[0]~I .oe_register_mode = "none";
defparam \HEX4[0]~I .oe_sync_reset = "none";
defparam \HEX4[0]~I .operation_mode = "output";
defparam \HEX4[0]~I .output_async_reset = "none";
defparam \HEX4[0]~I .output_power_up = "low";
defparam \HEX4[0]~I .output_register_mode = "none";
defparam \HEX4[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX4[1]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX4[1]));
// synopsys translate_off
defparam \HEX4[1]~I .input_async_reset = "none";
defparam \HEX4[1]~I .input_power_up = "low";
defparam \HEX4[1]~I .input_register_mode = "none";
defparam \HEX4[1]~I .input_sync_reset = "none";
defparam \HEX4[1]~I .oe_async_reset = "none";
defparam \HEX4[1]~I .oe_power_up = "low";
defparam \HEX4[1]~I .oe_register_mode = "none";
defparam \HEX4[1]~I .oe_sync_reset = "none";
defparam \HEX4[1]~I .operation_mode = "output";
defparam \HEX4[1]~I .output_async_reset = "none";
defparam \HEX4[1]~I .output_power_up = "low";
defparam \HEX4[1]~I .output_register_mode = "none";
defparam \HEX4[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX4[2]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX4[2]));
// synopsys translate_off
defparam \HEX4[2]~I .input_async_reset = "none";
defparam \HEX4[2]~I .input_power_up = "low";
defparam \HEX4[2]~I .input_register_mode = "none";
defparam \HEX4[2]~I .input_sync_reset = "none";
defparam \HEX4[2]~I .oe_async_reset = "none";
defparam \HEX4[2]~I .oe_power_up = "low";
defparam \HEX4[2]~I .oe_register_mode = "none";
defparam \HEX4[2]~I .oe_sync_reset = "none";
defparam \HEX4[2]~I .operation_mode = "output";
defparam \HEX4[2]~I .output_async_reset = "none";
defparam \HEX4[2]~I .output_power_up = "low";
defparam \HEX4[2]~I .output_register_mode = "none";
defparam \HEX4[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX4[3]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX4[3]));
// synopsys translate_off
defparam \HEX4[3]~I .input_async_reset = "none";
defparam \HEX4[3]~I .input_power_up = "low";
defparam \HEX4[3]~I .input_register_mode = "none";
defparam \HEX4[3]~I .input_sync_reset = "none";
defparam \HEX4[3]~I .oe_async_reset = "none";
defparam \HEX4[3]~I .oe_power_up = "low";
defparam \HEX4[3]~I .oe_register_mode = "none";
defparam \HEX4[3]~I .oe_sync_reset = "none";
defparam \HEX4[3]~I .operation_mode = "output";
defparam \HEX4[3]~I .output_async_reset = "none";
defparam \HEX4[3]~I .output_power_up = "low";
defparam \HEX4[3]~I .output_register_mode = "none";
defparam \HEX4[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX4[4]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX4[4]));
// synopsys translate_off
defparam \HEX4[4]~I .input_async_reset = "none";
defparam \HEX4[4]~I .input_power_up = "low";
defparam \HEX4[4]~I .input_register_mode = "none";
defparam \HEX4[4]~I .input_sync_reset = "none";
defparam \HEX4[4]~I .oe_async_reset = "none";
defparam \HEX4[4]~I .oe_power_up = "low";
defparam \HEX4[4]~I .oe_register_mode = "none";
defparam \HEX4[4]~I .oe_sync_reset = "none";
defparam \HEX4[4]~I .operation_mode = "output";
defparam \HEX4[4]~I .output_async_reset = "none";
defparam \HEX4[4]~I .output_power_up = "low";
defparam \HEX4[4]~I .output_register_mode = "none";
defparam \HEX4[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX4[5]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX4[5]));
// synopsys translate_off
defparam \HEX4[5]~I .input_async_reset = "none";
defparam \HEX4[5]~I .input_power_up = "low";
defparam \HEX4[5]~I .input_register_mode = "none";
defparam \HEX4[5]~I .input_sync_reset = "none";
defparam \HEX4[5]~I .oe_async_reset = "none";
defparam \HEX4[5]~I .oe_power_up = "low";
defparam \HEX4[5]~I .oe_register_mode = "none";
defparam \HEX4[5]~I .oe_sync_reset = "none";
defparam \HEX4[5]~I .operation_mode = "output";
defparam \HEX4[5]~I .output_async_reset = "none";
defparam \HEX4[5]~I .output_power_up = "low";
defparam \HEX4[5]~I .output_register_mode = "none";
defparam \HEX4[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX4[6]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX4[6]));
// synopsys translate_off
defparam \HEX4[6]~I .input_async_reset = "none";
defparam \HEX4[6]~I .input_power_up = "low";
defparam \HEX4[6]~I .input_register_mode = "none";
defparam \HEX4[6]~I .input_sync_reset = "none";
defparam \HEX4[6]~I .oe_async_reset = "none";
defparam \HEX4[6]~I .oe_power_up = "low";
defparam \HEX4[6]~I .oe_register_mode = "none";
defparam \HEX4[6]~I .oe_sync_reset = "none";
defparam \HEX4[6]~I .operation_mode = "output";
defparam \HEX4[6]~I .output_async_reset = "none";
defparam \HEX4[6]~I .output_power_up = "low";
defparam \HEX4[6]~I .output_register_mode = "none";
defparam \HEX4[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX5[0]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX5[0]));
// synopsys translate_off
defparam \HEX5[0]~I .input_async_reset = "none";
defparam \HEX5[0]~I .input_power_up = "low";
defparam \HEX5[0]~I .input_register_mode = "none";
defparam \HEX5[0]~I .input_sync_reset = "none";
defparam \HEX5[0]~I .oe_async_reset = "none";
defparam \HEX5[0]~I .oe_power_up = "low";
defparam \HEX5[0]~I .oe_register_mode = "none";
defparam \HEX5[0]~I .oe_sync_reset = "none";
defparam \HEX5[0]~I .operation_mode = "output";
defparam \HEX5[0]~I .output_async_reset = "none";
defparam \HEX5[0]~I .output_power_up = "low";
defparam \HEX5[0]~I .output_register_mode = "none";
defparam \HEX5[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX5[1]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX5[1]));
// synopsys translate_off
defparam \HEX5[1]~I .input_async_reset = "none";
defparam \HEX5[1]~I .input_power_up = "low";
defparam \HEX5[1]~I .input_register_mode = "none";
defparam \HEX5[1]~I .input_sync_reset = "none";
defparam \HEX5[1]~I .oe_async_reset = "none";
defparam \HEX5[1]~I .oe_power_up = "low";
defparam \HEX5[1]~I .oe_register_mode = "none";
defparam \HEX5[1]~I .oe_sync_reset = "none";
defparam \HEX5[1]~I .operation_mode = "output";
defparam \HEX5[1]~I .output_async_reset = "none";
defparam \HEX5[1]~I .output_power_up = "low";
defparam \HEX5[1]~I .output_register_mode = "none";
defparam \HEX5[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX5[2]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX5[2]));
// synopsys translate_off
defparam \HEX5[2]~I .input_async_reset = "none";
defparam \HEX5[2]~I .input_power_up = "low";
defparam \HEX5[2]~I .input_register_mode = "none";
defparam \HEX5[2]~I .input_sync_reset = "none";
defparam \HEX5[2]~I .oe_async_reset = "none";
defparam \HEX5[2]~I .oe_power_up = "low";
defparam \HEX5[2]~I .oe_register_mode = "none";
defparam \HEX5[2]~I .oe_sync_reset = "none";
defparam \HEX5[2]~I .operation_mode = "output";
defparam \HEX5[2]~I .output_async_reset = "none";
defparam \HEX5[2]~I .output_power_up = "low";
defparam \HEX5[2]~I .output_register_mode = "none";
defparam \HEX5[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX5[3]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX5[3]));
// synopsys translate_off
defparam \HEX5[3]~I .input_async_reset = "none";
defparam \HEX5[3]~I .input_power_up = "low";
defparam \HEX5[3]~I .input_register_mode = "none";
defparam \HEX5[3]~I .input_sync_reset = "none";
defparam \HEX5[3]~I .oe_async_reset = "none";
defparam \HEX5[3]~I .oe_power_up = "low";
defparam \HEX5[3]~I .oe_register_mode = "none";
defparam \HEX5[3]~I .oe_sync_reset = "none";
defparam \HEX5[3]~I .operation_mode = "output";
defparam \HEX5[3]~I .output_async_reset = "none";
defparam \HEX5[3]~I .output_power_up = "low";
defparam \HEX5[3]~I .output_register_mode = "none";
defparam \HEX5[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX5[4]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX5[4]));
// synopsys translate_off
defparam \HEX5[4]~I .input_async_reset = "none";
defparam \HEX5[4]~I .input_power_up = "low";
defparam \HEX5[4]~I .input_register_mode = "none";
defparam \HEX5[4]~I .input_sync_reset = "none";
defparam \HEX5[4]~I .oe_async_reset = "none";
defparam \HEX5[4]~I .oe_power_up = "low";
defparam \HEX5[4]~I .oe_register_mode = "none";
defparam \HEX5[4]~I .oe_sync_reset = "none";
defparam \HEX5[4]~I .operation_mode = "output";
defparam \HEX5[4]~I .output_async_reset = "none";
defparam \HEX5[4]~I .output_power_up = "low";
defparam \HEX5[4]~I .output_register_mode = "none";
defparam \HEX5[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX5[5]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX5[5]));
// synopsys translate_off
defparam \HEX5[5]~I .input_async_reset = "none";
defparam \HEX5[5]~I .input_power_up = "low";
defparam \HEX5[5]~I .input_register_mode = "none";
defparam \HEX5[5]~I .input_sync_reset = "none";
defparam \HEX5[5]~I .oe_async_reset = "none";
defparam \HEX5[5]~I .oe_power_up = "low";
defparam \HEX5[5]~I .oe_register_mode = "none";
defparam \HEX5[5]~I .oe_sync_reset = "none";
defparam \HEX5[5]~I .operation_mode = "output";
defparam \HEX5[5]~I .output_async_reset = "none";
defparam \HEX5[5]~I .output_power_up = "low";
defparam \HEX5[5]~I .output_register_mode = "none";
defparam \HEX5[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX5[6]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX5[6]));
// synopsys translate_off
defparam \HEX5[6]~I .input_async_reset = "none";
defparam \HEX5[6]~I .input_power_up = "low";
defparam \HEX5[6]~I .input_register_mode = "none";
defparam \HEX5[6]~I .input_sync_reset = "none";
defparam \HEX5[6]~I .oe_async_reset = "none";
defparam \HEX5[6]~I .oe_power_up = "low";
defparam \HEX5[6]~I .oe_register_mode = "none";
defparam \HEX5[6]~I .oe_sync_reset = "none";
defparam \HEX5[6]~I .operation_mode = "output";
defparam \HEX5[6]~I .output_async_reset = "none";
defparam \HEX5[6]~I .output_power_up = "low";
defparam \HEX5[6]~I .output_register_mode = "none";
defparam \HEX5[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX6[0]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX6[0]));
// synopsys translate_off
defparam \HEX6[0]~I .input_async_reset = "none";
defparam \HEX6[0]~I .input_power_up = "low";
defparam \HEX6[0]~I .input_register_mode = "none";
defparam \HEX6[0]~I .input_sync_reset = "none";
defparam \HEX6[0]~I .oe_async_reset = "none";
defparam \HEX6[0]~I .oe_power_up = "low";
defparam \HEX6[0]~I .oe_register_mode = "none";
defparam \HEX6[0]~I .oe_sync_reset = "none";
defparam \HEX6[0]~I .operation_mode = "output";
defparam \HEX6[0]~I .output_async_reset = "none";
defparam \HEX6[0]~I .output_power_up = "low";
defparam \HEX6[0]~I .output_register_mode = "none";
defparam \HEX6[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX6[1]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX6[1]));
// synopsys translate_off
defparam \HEX6[1]~I .input_async_reset = "none";
defparam \HEX6[1]~I .input_power_up = "low";
defparam \HEX6[1]~I .input_register_mode = "none";
defparam \HEX6[1]~I .input_sync_reset = "none";
defparam \HEX6[1]~I .oe_async_reset = "none";
defparam \HEX6[1]~I .oe_power_up = "low";
defparam \HEX6[1]~I .oe_register_mode = "none";
defparam \HEX6[1]~I .oe_sync_reset = "none";
defparam \HEX6[1]~I .operation_mode = "output";
defparam \HEX6[1]~I .output_async_reset = "none";
defparam \HEX6[1]~I .output_power_up = "low";
defparam \HEX6[1]~I .output_register_mode = "none";
defparam \HEX6[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX6[2]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX6[2]));
// synopsys translate_off
defparam \HEX6[2]~I .input_async_reset = "none";
defparam \HEX6[2]~I .input_power_up = "low";
defparam \HEX6[2]~I .input_register_mode = "none";
defparam \HEX6[2]~I .input_sync_reset = "none";
defparam \HEX6[2]~I .oe_async_reset = "none";
defparam \HEX6[2]~I .oe_power_up = "low";
defparam \HEX6[2]~I .oe_register_mode = "none";
defparam \HEX6[2]~I .oe_sync_reset = "none";
defparam \HEX6[2]~I .operation_mode = "output";
defparam \HEX6[2]~I .output_async_reset = "none";
defparam \HEX6[2]~I .output_power_up = "low";
defparam \HEX6[2]~I .output_register_mode = "none";
defparam \HEX6[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX6[3]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX6[3]));
// synopsys translate_off
defparam \HEX6[3]~I .input_async_reset = "none";
defparam \HEX6[3]~I .input_power_up = "low";
defparam \HEX6[3]~I .input_register_mode = "none";
defparam \HEX6[3]~I .input_sync_reset = "none";
defparam \HEX6[3]~I .oe_async_reset = "none";
defparam \HEX6[3]~I .oe_power_up = "low";
defparam \HEX6[3]~I .oe_register_mode = "none";
defparam \HEX6[3]~I .oe_sync_reset = "none";
defparam \HEX6[3]~I .operation_mode = "output";
defparam \HEX6[3]~I .output_async_reset = "none";
defparam \HEX6[3]~I .output_power_up = "low";
defparam \HEX6[3]~I .output_register_mode = "none";
defparam \HEX6[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX6[4]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX6[4]));
// synopsys translate_off
defparam \HEX6[4]~I .input_async_reset = "none";
defparam \HEX6[4]~I .input_power_up = "low";
defparam \HEX6[4]~I .input_register_mode = "none";
defparam \HEX6[4]~I .input_sync_reset = "none";
defparam \HEX6[4]~I .oe_async_reset = "none";
defparam \HEX6[4]~I .oe_power_up = "low";
defparam \HEX6[4]~I .oe_register_mode = "none";
defparam \HEX6[4]~I .oe_sync_reset = "none";
defparam \HEX6[4]~I .operation_mode = "output";
defparam \HEX6[4]~I .output_async_reset = "none";
defparam \HEX6[4]~I .output_power_up = "low";
defparam \HEX6[4]~I .output_register_mode = "none";
defparam \HEX6[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX6[5]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX6[5]));
// synopsys translate_off
defparam \HEX6[5]~I .input_async_reset = "none";
defparam \HEX6[5]~I .input_power_up = "low";
defparam \HEX6[5]~I .input_register_mode = "none";
defparam \HEX6[5]~I .input_sync_reset = "none";
defparam \HEX6[5]~I .oe_async_reset = "none";
defparam \HEX6[5]~I .oe_power_up = "low";
defparam \HEX6[5]~I .oe_register_mode = "none";
defparam \HEX6[5]~I .oe_sync_reset = "none";
defparam \HEX6[5]~I .operation_mode = "output";
defparam \HEX6[5]~I .output_async_reset = "none";
defparam \HEX6[5]~I .output_power_up = "low";
defparam \HEX6[5]~I .output_register_mode = "none";
defparam \HEX6[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX6[6]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX6[6]));
// synopsys translate_off
defparam \HEX6[6]~I .input_async_reset = "none";
defparam \HEX6[6]~I .input_power_up = "low";
defparam \HEX6[6]~I .input_register_mode = "none";
defparam \HEX6[6]~I .input_sync_reset = "none";
defparam \HEX6[6]~I .oe_async_reset = "none";
defparam \HEX6[6]~I .oe_power_up = "low";
defparam \HEX6[6]~I .oe_register_mode = "none";
defparam \HEX6[6]~I .oe_sync_reset = "none";
defparam \HEX6[6]~I .operation_mode = "output";
defparam \HEX6[6]~I .output_async_reset = "none";
defparam \HEX6[6]~I .output_power_up = "low";
defparam \HEX6[6]~I .output_register_mode = "none";
defparam \HEX6[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX7[0]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX7[0]));
// synopsys translate_off
defparam \HEX7[0]~I .input_async_reset = "none";
defparam \HEX7[0]~I .input_power_up = "low";
defparam \HEX7[0]~I .input_register_mode = "none";
defparam \HEX7[0]~I .input_sync_reset = "none";
defparam \HEX7[0]~I .oe_async_reset = "none";
defparam \HEX7[0]~I .oe_power_up = "low";
defparam \HEX7[0]~I .oe_register_mode = "none";
defparam \HEX7[0]~I .oe_sync_reset = "none";
defparam \HEX7[0]~I .operation_mode = "output";
defparam \HEX7[0]~I .output_async_reset = "none";
defparam \HEX7[0]~I .output_power_up = "low";
defparam \HEX7[0]~I .output_register_mode = "none";
defparam \HEX7[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX7[1]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX7[1]));
// synopsys translate_off
defparam \HEX7[1]~I .input_async_reset = "none";
defparam \HEX7[1]~I .input_power_up = "low";
defparam \HEX7[1]~I .input_register_mode = "none";
defparam \HEX7[1]~I .input_sync_reset = "none";
defparam \HEX7[1]~I .oe_async_reset = "none";
defparam \HEX7[1]~I .oe_power_up = "low";
defparam \HEX7[1]~I .oe_register_mode = "none";
defparam \HEX7[1]~I .oe_sync_reset = "none";
defparam \HEX7[1]~I .operation_mode = "output";
defparam \HEX7[1]~I .output_async_reset = "none";
defparam \HEX7[1]~I .output_power_up = "low";
defparam \HEX7[1]~I .output_register_mode = "none";
defparam \HEX7[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX7[2]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX7[2]));
// synopsys translate_off
defparam \HEX7[2]~I .input_async_reset = "none";
defparam \HEX7[2]~I .input_power_up = "low";
defparam \HEX7[2]~I .input_register_mode = "none";
defparam \HEX7[2]~I .input_sync_reset = "none";
defparam \HEX7[2]~I .oe_async_reset = "none";
defparam \HEX7[2]~I .oe_power_up = "low";
defparam \HEX7[2]~I .oe_register_mode = "none";
defparam \HEX7[2]~I .oe_sync_reset = "none";
defparam \HEX7[2]~I .operation_mode = "output";
defparam \HEX7[2]~I .output_async_reset = "none";
defparam \HEX7[2]~I .output_power_up = "low";
defparam \HEX7[2]~I .output_register_mode = "none";
defparam \HEX7[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX7[3]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX7[3]));
// synopsys translate_off
defparam \HEX7[3]~I .input_async_reset = "none";
defparam \HEX7[3]~I .input_power_up = "low";
defparam \HEX7[3]~I .input_register_mode = "none";
defparam \HEX7[3]~I .input_sync_reset = "none";
defparam \HEX7[3]~I .oe_async_reset = "none";
defparam \HEX7[3]~I .oe_power_up = "low";
defparam \HEX7[3]~I .oe_register_mode = "none";
defparam \HEX7[3]~I .oe_sync_reset = "none";
defparam \HEX7[3]~I .operation_mode = "output";
defparam \HEX7[3]~I .output_async_reset = "none";
defparam \HEX7[3]~I .output_power_up = "low";
defparam \HEX7[3]~I .output_register_mode = "none";
defparam \HEX7[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX7[4]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX7[4]));
// synopsys translate_off
defparam \HEX7[4]~I .input_async_reset = "none";
defparam \HEX7[4]~I .input_power_up = "low";
defparam \HEX7[4]~I .input_register_mode = "none";
defparam \HEX7[4]~I .input_sync_reset = "none";
defparam \HEX7[4]~I .oe_async_reset = "none";
defparam \HEX7[4]~I .oe_power_up = "low";
defparam \HEX7[4]~I .oe_register_mode = "none";
defparam \HEX7[4]~I .oe_sync_reset = "none";
defparam \HEX7[4]~I .operation_mode = "output";
defparam \HEX7[4]~I .output_async_reset = "none";
defparam \HEX7[4]~I .output_power_up = "low";
defparam \HEX7[4]~I .output_register_mode = "none";
defparam \HEX7[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX7[5]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX7[5]));
// synopsys translate_off
defparam \HEX7[5]~I .input_async_reset = "none";
defparam \HEX7[5]~I .input_power_up = "low";
defparam \HEX7[5]~I .input_register_mode = "none";
defparam \HEX7[5]~I .input_sync_reset = "none";
defparam \HEX7[5]~I .oe_async_reset = "none";
defparam \HEX7[5]~I .oe_power_up = "low";
defparam \HEX7[5]~I .oe_register_mode = "none";
defparam \HEX7[5]~I .oe_sync_reset = "none";
defparam \HEX7[5]~I .operation_mode = "output";
defparam \HEX7[5]~I .output_async_reset = "none";
defparam \HEX7[5]~I .output_power_up = "low";
defparam \HEX7[5]~I .output_register_mode = "none";
defparam \HEX7[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX7[6]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX7[6]));
// synopsys translate_off
defparam \HEX7[6]~I .input_async_reset = "none";
defparam \HEX7[6]~I .input_power_up = "low";
defparam \HEX7[6]~I .input_register_mode = "none";
defparam \HEX7[6]~I .input_sync_reset = "none";
defparam \HEX7[6]~I .oe_async_reset = "none";
defparam \HEX7[6]~I .oe_power_up = "low";
defparam \HEX7[6]~I .oe_register_mode = "none";
defparam \HEX7[6]~I .oe_sync_reset = "none";
defparam \HEX7[6]~I .operation_mode = "output";
defparam \HEX7[6]~I .output_async_reset = "none";
defparam \HEX7[6]~I .output_power_up = "low";
defparam \HEX7[6]~I .output_register_mode = "none";
defparam \HEX7[6]~I .output_sync_reset = "none";
// synopsys translate_on

endmodule
