// Seed: 1600580054
module module_0;
  assign id_1 = id_1;
endmodule
module module_1 (
    input supply0 id_0,
    input uwire id_1,
    input wand id_2,
    input tri id_3,
    input wand id_4,
    input tri1 id_5,
    input wire id_6,
    input uwire id_7
);
  logic [7:0] id_9;
  assign id_9[1] = 1;
  wire  id_10;
  wire  id_11;
  wire  id_12 = (id_11);
  wire  id_13;
  uwire id_14 = 1;
  wire  id_15;
  wire  id_16;
  assign id_15 = id_4;
  module_0 modCall_1 ();
endmodule
