{"files":[{"patch":"@@ -1828,1 +1828,1 @@\n-  \/\/ Vector Unit-Stride Instructions\n+  \/\/ Vector Unit-Stride Segment Load Instructions\n@@ -1831,0 +1831,1 @@\n+  \/\/ Vector Unit-Stride Segment Store Instructions\n@@ -1832,0 +1833,1 @@\n+\n","filename":"src\/hotspot\/cpu\/riscv\/assembler_riscv.hpp","additions":3,"deletions":1,"binary":false,"changes":4,"status":"modified"},{"patch":"@@ -5115,1 +5115,1 @@\n-  void encodeVector(Register src, Register dst, Register codec, Register step,\n+  void base64_vector_encode_round(Register src, Register dst, Register codec, Register step,\n@@ -5225,4 +5225,0 @@\n-    if (!UseRVV) {\n-      __ j(ProcessScalar);\n-    }\n-\n@@ -5230,1 +5226,1 @@\n-    {\n+    if (UseRVV) {\n@@ -5244,1 +5240,1 @@\n-      encodeVector(src, dst, codec, limitM2,\n+      base64_vector_encode_round(src, dst, codec, limitM2,\n@@ -5254,1 +5250,1 @@\n-      encodeVector(src, dst, codec, limitM1,\n+      base64_vector_encode_round(src, dst, codec, limitM1,\n","filename":"src\/hotspot\/cpu\/riscv\/stubGenerator_riscv.cpp","additions":4,"deletions":8,"binary":false,"changes":12,"status":"modified"}]}