Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate D:\infoproc-2023-group-2\UART\src\nios_project.qsys --block-symbol-file --output-directory=D:\infoproc-2023-group-2\UART\src\nios_project --family="MAX 10" --part=10M50DAF484C7G
Progress: Loading src/nios_project.qsys
Progress: Reading input file
Progress: Adding accelerometer_spi [altera_up_avalon_accelerometer_spi 18.0]
Progress: Parameterizing module accelerometer_spi
Progress: Adding button [altera_avalon_pio 18.0]
Progress: Parameterizing module button
Progress: Adding clk [clock_source 18.0]
Progress: Parameterizing module clk
Progress: Adding cpu [altera_nios2_gen2 18.0]
Progress: Parameterizing module cpu
Progress: Adding hex0 [altera_avalon_pio 18.0]
Progress: Parameterizing module hex0
Progress: Adding hex1 [altera_avalon_pio 18.0]
Progress: Parameterizing module hex1
Progress: Adding hex2 [altera_avalon_pio 18.0]
Progress: Parameterizing module hex2
Progress: Adding hex3 [altera_avalon_pio 18.0]
Progress: Parameterizing module hex3
Progress: Adding hex4 [altera_avalon_pio 18.0]
Progress: Parameterizing module hex4
Progress: Adding hex5 [altera_avalon_pio 18.0]
Progress: Parameterizing module hex5
Progress: Adding jtag_uart [altera_avalon_jtag_uart 18.0]
Progress: Parameterizing module jtag_uart
Progress: Adding led [altera_avalon_pio 18.0]
Progress: Parameterizing module led
Progress: Adding onchip_memory [altera_avalon_onchip_memory2 18.0]
Progress: Parameterizing module onchip_memory
Progress: Adding switch [altera_avalon_pio 18.0]
Progress: Parameterizing module switch
Progress: Adding timer [altera_avalon_timer 18.0]
Progress: Parameterizing module timer
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: nios_project.button: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: nios_project.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: nios_project.switch: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate D:\infoproc-2023-group-2\UART\src\nios_project.qsys --synthesis=VERILOG --output-directory=D:\infoproc-2023-group-2\UART\src\nios_project\synthesis --family="MAX 10" --part=10M50DAF484C7G
Progress: Loading src/nios_project.qsys
Progress: Reading input file
Progress: Adding accelerometer_spi [altera_up_avalon_accelerometer_spi 18.0]
Progress: Parameterizing module accelerometer_spi
Progress: Adding button [altera_avalon_pio 18.0]
Progress: Parameterizing module button
Progress: Adding clk [clock_source 18.0]
Progress: Parameterizing module clk
Progress: Adding cpu [altera_nios2_gen2 18.0]
Progress: Parameterizing module cpu
Progress: Adding hex0 [altera_avalon_pio 18.0]
Progress: Parameterizing module hex0
Progress: Adding hex1 [altera_avalon_pio 18.0]
Progress: Parameterizing module hex1
Progress: Adding hex2 [altera_avalon_pio 18.0]
Progress: Parameterizing module hex2
Progress: Adding hex3 [altera_avalon_pio 18.0]
Progress: Parameterizing module hex3
Progress: Adding hex4 [altera_avalon_pio 18.0]
Progress: Parameterizing module hex4
Progress: Adding hex5 [altera_avalon_pio 18.0]
Progress: Parameterizing module hex5
Progress: Adding jtag_uart [altera_avalon_jtag_uart 18.0]
Progress: Parameterizing module jtag_uart
Progress: Adding led [altera_avalon_pio 18.0]
Progress: Parameterizing module led
Progress: Adding onchip_memory [altera_avalon_onchip_memory2 18.0]
Progress: Parameterizing module onchip_memory
Progress: Adding switch [altera_avalon_pio 18.0]
Progress: Parameterizing module switch
Progress: Adding timer [altera_avalon_timer 18.0]
Progress: Parameterizing module timer
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: nios_project.button: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: nios_project.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: nios_project.switch: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: nios_project: Generating nios_project "nios_project" for QUARTUS_SYNTH
Info: accelerometer_spi: Starting Generation of the Accelerometer Controller in SPI mode
Info: accelerometer_spi: "nios_project" instantiated altera_up_avalon_accelerometer_spi "accelerometer_spi"
Info: button: Starting RTL generation for module 'nios_project_button'
Info: button:   Generation command is [exec D:/intel/quartusprimelite/quartus/bin64/perl/bin/perl.exe -I D:/intel/quartusprimelite/quartus/bin64/perl/lib -I D:/intel/quartusprimelite/quartus/sopc_builder/bin/europa -I D:/intel/quartusprimelite/quartus/sopc_builder/bin/perl_lib -I D:/intel/quartusprimelite/quartus/sopc_builder/bin -I D:/intel/quartusprimelite/quartus/../ip/altera/sopc_builder_ip/common -I D:/intel/quartusprimelite/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/intel/quartusprimelite/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_project_button --dir=C:/Users/james/AppData/Local/Temp/alt9435_1752055279337537016.dir/0003_button_gen/ --quartus_dir=D:/intel/quartusprimelite/quartus --verilog --config=C:/Users/james/AppData/Local/Temp/alt9435_1752055279337537016.dir/0003_button_gen//nios_project_button_component_configuration.pl  --do_build_sim=0  ]
Info: button: Done RTL generation for module 'nios_project_button'
Info: button: "nios_project" instantiated altera_avalon_pio "button"
Info: cpu: "nios_project" instantiated altera_nios2_gen2 "cpu"
Info: hex0: Starting RTL generation for module 'nios_project_hex0'
Info: hex0:   Generation command is [exec D:/intel/quartusprimelite/quartus/bin64/perl/bin/perl.exe -I D:/intel/quartusprimelite/quartus/bin64/perl/lib -I D:/intel/quartusprimelite/quartus/sopc_builder/bin/europa -I D:/intel/quartusprimelite/quartus/sopc_builder/bin/perl_lib -I D:/intel/quartusprimelite/quartus/sopc_builder/bin -I D:/intel/quartusprimelite/quartus/../ip/altera/sopc_builder_ip/common -I D:/intel/quartusprimelite/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/intel/quartusprimelite/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_project_hex0 --dir=C:/Users/james/AppData/Local/Temp/alt9435_1752055279337537016.dir/0004_hex0_gen/ --quartus_dir=D:/intel/quartusprimelite/quartus --verilog --config=C:/Users/james/AppData/Local/Temp/alt9435_1752055279337537016.dir/0004_hex0_gen//nios_project_hex0_component_configuration.pl  --do_build_sim=0  ]
Info: hex0: Done RTL generation for module 'nios_project_hex0'
Info: hex0: "nios_project" instantiated altera_avalon_pio "hex0"
Info: jtag_uart: Starting RTL generation for module 'nios_project_jtag_uart'
Info: jtag_uart:   Generation command is [exec D:/intel/quartusprimelite/quartus/bin64/perl/bin/perl.exe -I D:/intel/quartusprimelite/quartus/bin64/perl/lib -I D:/intel/quartusprimelite/quartus/sopc_builder/bin/europa -I D:/intel/quartusprimelite/quartus/sopc_builder/bin/perl_lib -I D:/intel/quartusprimelite/quartus/sopc_builder/bin -I D:/intel/quartusprimelite/quartus/../ip/altera/sopc_builder_ip/common -I D:/intel/quartusprimelite/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- D:/intel/quartusprimelite/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=nios_project_jtag_uart --dir=C:/Users/james/AppData/Local/Temp/alt9435_1752055279337537016.dir/0005_jtag_uart_gen/ --quartus_dir=D:/intel/quartusprimelite/quartus --verilog --config=C:/Users/james/AppData/Local/Temp/alt9435_1752055279337537016.dir/0005_jtag_uart_gen//nios_project_jtag_uart_component_configuration.pl  --do_build_sim=0  ]
Info: jtag_uart: Done RTL generation for module 'nios_project_jtag_uart'
Info: jtag_uart: "nios_project" instantiated altera_avalon_jtag_uart "jtag_uart"
Info: led: Starting RTL generation for module 'nios_project_led'
Info: led:   Generation command is [exec D:/intel/quartusprimelite/quartus/bin64/perl/bin/perl.exe -I D:/intel/quartusprimelite/quartus/bin64/perl/lib -I D:/intel/quartusprimelite/quartus/sopc_builder/bin/europa -I D:/intel/quartusprimelite/quartus/sopc_builder/bin/perl_lib -I D:/intel/quartusprimelite/quartus/sopc_builder/bin -I D:/intel/quartusprimelite/quartus/../ip/altera/sopc_builder_ip/common -I D:/intel/quartusprimelite/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/intel/quartusprimelite/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_project_led --dir=C:/Users/james/AppData/Local/Temp/alt9435_1752055279337537016.dir/0006_led_gen/ --quartus_dir=D:/intel/quartusprimelite/quartus --verilog --config=C:/Users/james/AppData/Local/Temp/alt9435_1752055279337537016.dir/0006_led_gen//nios_project_led_component_configuration.pl  --do_build_sim=0  ]
Info: led: Done RTL generation for module 'nios_project_led'
Info: led: "nios_project" instantiated altera_avalon_pio "led"
Info: onchip_memory: Starting RTL generation for module 'nios_project_onchip_memory'
Info: onchip_memory:   Generation command is [exec D:/intel/quartusprimelite/quartus/bin64/perl/bin/perl.exe -I D:/intel/quartusprimelite/quartus/bin64/perl/lib -I D:/intel/quartusprimelite/quartus/sopc_builder/bin/europa -I D:/intel/quartusprimelite/quartus/sopc_builder/bin/perl_lib -I D:/intel/quartusprimelite/quartus/sopc_builder/bin -I D:/intel/quartusprimelite/quartus/../ip/altera/sopc_builder_ip/common -I D:/intel/quartusprimelite/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- D:/intel/quartusprimelite/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=nios_project_onchip_memory --dir=C:/Users/james/AppData/Local/Temp/alt9435_1752055279337537016.dir/0007_onchip_memory_gen/ --quartus_dir=D:/intel/quartusprimelite/quartus --verilog --config=C:/Users/james/AppData/Local/Temp/alt9435_1752055279337537016.dir/0007_onchip_memory_gen//nios_project_onchip_memory_component_configuration.pl  --do_build_sim=0  ]
Info: onchip_memory: Done RTL generation for module 'nios_project_onchip_memory'
Info: onchip_memory: "nios_project" instantiated altera_avalon_onchip_memory2 "onchip_memory"
Info: switch: Starting RTL generation for module 'nios_project_switch'
Info: switch:   Generation command is [exec D:/intel/quartusprimelite/quartus/bin64/perl/bin/perl.exe -I D:/intel/quartusprimelite/quartus/bin64/perl/lib -I D:/intel/quartusprimelite/quartus/sopc_builder/bin/europa -I D:/intel/quartusprimelite/quartus/sopc_builder/bin/perl_lib -I D:/intel/quartusprimelite/quartus/sopc_builder/bin -I D:/intel/quartusprimelite/quartus/../ip/altera/sopc_builder_ip/common -I D:/intel/quartusprimelite/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/intel/quartusprimelite/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_project_switch --dir=C:/Users/james/AppData/Local/Temp/alt9435_1752055279337537016.dir/0008_switch_gen/ --quartus_dir=D:/intel/quartusprimelite/quartus --verilog --config=C:/Users/james/AppData/Local/Temp/alt9435_1752055279337537016.dir/0008_switch_gen//nios_project_switch_component_configuration.pl  --do_build_sim=0  ]
Info: switch: Done RTL generation for module 'nios_project_switch'
Info: switch: "nios_project" instantiated altera_avalon_pio "switch"
Info: timer: Starting RTL generation for module 'nios_project_timer'
Info: timer:   Generation command is [exec D:/Intel/QuartusPrimeLite/quartus/bin64//perl/bin/perl.exe -I D:/Intel/QuartusPrimeLite/quartus/bin64//perl/lib -I D:/intel/quartusprimelite/quartus/sopc_builder/bin/europa -I D:/intel/quartusprimelite/quartus/sopc_builder/bin/perl_lib -I D:/intel/quartusprimelite/quartus/sopc_builder/bin -I D:/intel/quartusprimelite/quartus/../ip/altera/sopc_builder_ip/common -I D:/intel/quartusprimelite/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- D:/intel/quartusprimelite/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=nios_project_timer --dir=C:/Users/james/AppData/Local/Temp/alt9435_1752055279337537016.dir/0009_timer_gen/ --quartus_dir=D:/intel/quartusprimelite/quartus --verilog --config=C:/Users/james/AppData/Local/Temp/alt9435_1752055279337537016.dir/0009_timer_gen//nios_project_timer_component_configuration.pl  --do_build_sim=0  ]
Info: timer: Done RTL generation for module 'nios_project_timer'
Info: timer: "nios_project" instantiated altera_avalon_timer "timer"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_008: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_009: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_010: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_011: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_012: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_013: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "nios_project" instantiated altera_mm_interconnect "mm_interconnect_0"
Error: Generation stopped, 114 or more modules remaining
Info: nios_project: Done "nios_project" with 35 modules, 15 files
Error: qsys-generate failed with exit code 1: 1 Error, 0 Warnings
Info: Stopping: Create HDL design files for synthesis
