// Seed: 822388448
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  input wire id_5;
  inout wire id_4;
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_1 = 1;
  wire id_7;
  assign module_1.id_0 = 0;
  wire id_8;
  supply0 id_9 = id_2;
  initial begin : LABEL_0
    id_3 = 1;
  end
  wire id_10;
  id_11 :
  assert property (@(posedge id_4) id_9)
  else $display(id_4 / 1, 1'h0);
endmodule
module module_1 (
    input wand id_0,
    output tri id_1,
    output tri1 id_2,
    input supply1 id_3,
    input wand id_4
);
  wire id_6;
  wire id_7;
  module_0 modCall_1 (
      id_7,
      id_7,
      id_7,
      id_7,
      id_7,
      id_7
  );
  assign id_2 = id_6;
endmodule
