// Seed: 2843807061
module module_0 (
    input wand id_0,
    input uwire id_1,
    output tri1 id_2,
    output supply0 id_3,
    input tri0 id_4
);
  tri id_6, id_7, id_8, id_9, id_10, id_11, id_12;
  assign id_12 = 1;
  wire id_13;
endmodule
module module_1 (
    input supply0 id_0,
    input logic id_1,
    input tri0 id_2,
    input tri1 id_3,
    output tri id_4,
    input tri0 id_5,
    output wand id_6,
    output logic id_7
);
  wire id_9;
  always begin
    id_7 <= (1'h0);
  end
  module_0(
      id_3, id_3, id_4, id_4, id_5
  );
  assign id_7 = 1'b0 ^ 1'b0;
  always
    if ((id_1))
      if (1) begin
        id_7 <= id_1;
      end else id_7 <= -id_2;
  tri0 id_10 = 1'b0;
endmodule
