

================================================================
== Vitis HLS Report for 'one_node_embedding'
================================================================
* Date:           Sat Oct 30 13:57:54 2021

* Version:        2020.2.2 (Build 3118627 on Tue Feb  9 05:13:49 MST 2021)
* Project:        project_1
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  1.993 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      102|      102|  1.020 us|  1.020 us|  102|  102|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_248_1  |      100|      100|         1|          1|          1|   100|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 2 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.55>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%nd_read = read i5 @_ssdm_op_Read.ap_auto.i5, i5 %nd"   --->   Operation 4 'read' 'nd_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %node_embedding_V, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 5 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, void @node_feature, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 6 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%zext_ln259 = zext i5 %nd_read" [GIN_compute.cpp:259]   --->   Operation 7 'zext' 'zext_ln259' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (1.55ns)   --->   "%mul_ln259 = mul i12 %zext_ln259, i12 100" [GIN_compute.cpp:259]   --->   Operation 8 'mul' 'mul_ln259' <Predicate = true> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 9 [1/1] (0.38ns)   --->   "%br_ln248 = br void" [GIN_compute.cpp:248]   --->   Operation 9 'br' 'br_ln248' <Predicate = true> <Delay = 0.38>

State 2 <SV = 1> <Delay = 1.99>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%dim = phi i7 0, void, i7 %add_ln248, void %.split" [GIN_compute.cpp:248]   --->   Operation 10 'phi' 'dim' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (0.70ns)   --->   "%add_ln248 = add i7 %dim, i7 1" [GIN_compute.cpp:248]   --->   Operation 11 'add' 'add_ln248' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 12 [1/1] (0.59ns)   --->   "%icmp_ln248 = icmp_eq  i7 %dim, i7 100" [GIN_compute.cpp:248]   --->   Operation 12 'icmp' 'icmp_ln248' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 100, i64 100, i64 100"   --->   Operation 13 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%br_ln248 = br i1 %icmp_ln248, void %.split, void" [GIN_compute.cpp:248]   --->   Operation 14 'br' 'br_ln248' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%zext_ln248 = zext i7 %dim" [GIN_compute.cpp:248]   --->   Operation 15 'zext' 'zext_ln248' <Predicate = (!icmp_ln248)> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%zext_ln259_1 = zext i7 %dim" [GIN_compute.cpp:259]   --->   Operation 16 'zext' 'zext_ln259_1' <Predicate = (!icmp_ln248)> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.74ns)   --->   "%add_ln259 = add i12 %mul_ln259, i12 %zext_ln259_1" [GIN_compute.cpp:259]   --->   Operation 17 'add' 'add_ln259' <Predicate = (!icmp_ln248)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%zext_ln259_2 = zext i12 %add_ln259" [GIN_compute.cpp:259]   --->   Operation 18 'zext' 'zext_ln259_2' <Predicate = (!icmp_ln248)> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%node_embedding_V_addr = getelementptr i32 %node_embedding_V, i64 0, i64 %zext_ln259_2" [GIN_compute.cpp:259]   --->   Operation 19 'getelementptr' 'node_embedding_V_addr' <Predicate = (!icmp_ln248)> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%specpipeline_ln248 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_13" [GIN_compute.cpp:248]   --->   Operation 20 'specpipeline' 'specpipeline_ln248' <Predicate = (!icmp_ln248)> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%specloopname_ln248 = specloopname void @_ssdm_op_SpecLoopName, void @empty_33" [GIN_compute.cpp:248]   --->   Operation 21 'specloopname' 'specloopname_ln248' <Predicate = (!icmp_ln248)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (1.24ns)   --->   "%store_ln259 = store i32 0, i15 %node_embedding_V_addr" [GIN_compute.cpp:259]   --->   Operation 22 'store' 'store_ln259' <Predicate = (!icmp_ln248)> <Delay = 1.24> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20000> <RAM>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%emb_vec_addr = getelementptr i32 %emb_vec, i64 0, i64 %zext_ln248" [GIN_compute.cpp:260]   --->   Operation 23 'getelementptr' 'emb_vec_addr' <Predicate = (!icmp_ln248)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.60ns)   --->   "%store_ln260 = store i32 0, i7 %emb_vec_addr" [GIN_compute.cpp:260]   --->   Operation 24 'store' 'store_ln260' <Predicate = (!icmp_ln248)> <Delay = 0.60> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.60> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 25 'br' 'br_ln0' <Predicate = (!icmp_ln248)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%ret_ln263 = ret" [GIN_compute.cpp:263]   --->   Operation 26 'ret' 'ret_ln263' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1.55ns
The critical path consists of the following:
	wire read on port 'nd' [5]  (0 ns)
	'mul' operation ('mul_ln259', GIN_compute.cpp:259) [9]  (1.55 ns)

 <State 2>: 1.99ns
The critical path consists of the following:
	'phi' operation ('dim', GIN_compute.cpp:248) with incoming values : ('add_ln248', GIN_compute.cpp:248) [12]  (0 ns)
	'add' operation ('add_ln259', GIN_compute.cpp:259) [20]  (0.745 ns)
	'getelementptr' operation ('node_embedding_V_addr', GIN_compute.cpp:259) [22]  (0 ns)
	'store' operation ('store_ln259', GIN_compute.cpp:259) of constant 0 on array 'node_embedding_V' [25]  (1.25 ns)

 <State 3>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
