<!doctype html><html lang=en><head><meta charset=utf-8><meta name=viewport content="width=device-width,initial-scale=1"><meta name=color-scheme content="light dark"><meta name=description content="Personal website of M. Ozan Unal: posts, projects, and papers."><link rel=canonical href=https://mozanunal.com/2018/06/veriloga-giris/><link id=theme-style rel=stylesheet href=/css/classless.min.8cab153b82e5aafc291eef9470a782c75788db9fb12621ab48065a61682f0d2a.css integrity="sha256-jKsVO4LlqvwpHu+UcKeCx1eI25+xJiGrSAZaYWgvDSo="><link id=theme-style-dark rel=stylesheet href=/css/classless-dark.min.dfcff79e61518a7cd7fadd9ff9d784690eb5c3fc94e6d93e636ba054ec8e0ff1.css integrity="sha256-38/3nmFRinzX+t2f+deEaQ61w/yU5tk+Y2ugVOyOD/E=" media="(prefers-color-scheme: dark)"><style>#skip-link{position:absolute;left:-9999px;top:auto;width:1px;height:1px;overflow:hidden}#skip-link:focus{position:static;width:auto;height:auto;overflow:visible;padding:.5rem}pre code,code{-webkit-text-size-adjust:100%;text-size-adjust:100%}img{display:block;margin-left:auto;margin-right:auto}figcaption{display:block;margin-left:auto;margin-right:auto}header nav{display:flex;justify-content:space-between;align-items:center;flex-wrap:wrap;gap:1rem;overflow:visible;padding:.5rem 0;margin-bottom:1rem;font-size:1.25rem}header nav ul{display:flex;list-style:none;padding:0;margin:0;gap:0;align-items:center}header nav ul li+li::before{content:"|";padding:0 .4rem;opacity:.4}header nav a.active{font-weight:700;text-decoration:underline;text-underline-offset:.2em}@media(max-width:600px){header nav{flex-direction:column;align-items:flex-start;gap:.5rem}}.dark-mode-toggle{background:0 0;border:none;cursor:pointer;padding:.25rem;margin:0;min-height:auto;min-width:auto;display:inline-flex;align-items:center;justify-content:center;color:var(--body-color);border-radius:var(--border-radius);transition:var(--transition-base);box-shadow:none;line-height:1}.dark-mode-toggle:hover{opacity:.7;box-shadow:none}.dark-mode-toggle:active{transform:none;box-shadow:none;filter:none}.dark-mode-toggle:hover::after{background-color:initial}.dark-mode-toggle svg{width:1.25rem;height:1.25rem;fill:currentColor}.dark-mode-toggle .icon-sun{display:none}.dark-mode-toggle .icon-moon{display:none}.dark-mode-toggle .icon-system{display:block}html[data-theme=light] .dark-mode-toggle .icon-sun{display:block}html[data-theme=light] .dark-mode-toggle .icon-moon{display:none}html[data-theme=light] .dark-mode-toggle .icon-system{display:none}html[data-theme=dark] .dark-mode-toggle .icon-sun{display:none}html[data-theme=dark] .dark-mode-toggle .icon-moon{display:block}html[data-theme=dark] .dark-mode-toggle .icon-system{display:none}</style><link id=syntax-light rel=stylesheet href=/css/syntax-light.min.d1e9974bf1fe0f3bfae6a7af3a04c1e749276b8efbbf6d3397998585f82443f0.css media="(prefers-color-scheme: light)"><link id=syntax-dark rel=stylesheet href=/css/syntax-dark.min.22964c63865be9217cedda7ac3dbd0143f8f41b3a0f681ef71e845b18a33a4f3.css media="(prefers-color-scheme: dark)"><title>[TR] Veriloga Giriş | mozanunal.com</title><link rel=icon href=/favicon.svg type=image/svg+xml><link rel="shortcut icon" href=/favicon.ico><link rel=apple-touch-icon href=/apple-touch-icon.png><meta property="og:title" content="[TR] Veriloga Giriş"><meta property="og:description" content="Personal website of M. Ozan Unal: posts, projects, and papers."><meta property="og:type" content="article"><meta property="og:url" content="https://mozanunal.com/2018/06/veriloga-giris/"><meta property="og:site_name" content="mozanunal.com"><meta property="article:published_time" content="2018-06-02T11:07:45Z"><meta property="article:modified_time" content="2018-06-02T11:07:45Z"><meta property="article:tag" content="Electronics"><meta property="article:tag" content="verilog"><meta property="article:tag" content="FPGA"><meta name=twitter:card content="summary"><meta name=twitter:title content="[TR] Veriloga Giriş"><meta name=twitter:description content="Personal website of M. Ozan Unal: posts, projects, and papers."><script type=application/ld+json>{"@context":"https://schema.org","@type":"Article","author":{"@type":"Person","name":"M.Ozan Unal"},"dateModified":"2018-06-02T11:07:45Z","datePublished":"2018-06-02T11:07:45Z","description":"Herkes Merhabalar, Bugün bir \u0026ldquo;hardware description language\u0026rdquo; olan verilog diline giriş yapmak istiyorum. Verilog sayısal dizaynda( ASIC ve FPGA ) …","headline":"[TR] Veriloga Giriş"}</script></head><body><a id=skip-link href=#main-content>Skip to content</a><header><nav aria-label="Main navigation"><ul><li><strong>mozanunal.com</strong></li></ul><ul><li><a href=/>Home</a></li><li><a href=/posts/ class=active aria-current=page>Posts</a></li><li><a href=/projects/>Projects</a></li><li><a href=/papers/>Papers</a></li><li><button class=dark-mode-toggle id=dark-mode-toggle aria-label="Toggle color scheme" title="Toggle color scheme">
<svg class="icon-moon" viewBox="0 0 24 24" fill="currentColor"><path d="M21.752 15.002A9.718 9.718.0 0118 15.75c-5.385.0-9.75-4.365-9.75-9.75.0-1.33.266-2.597.748-3.752A9.753 9.753.0 003 11.25C3 16.635 7.365 21 12.75 21a9.753 9.753.0 009.002-5.998z"/></svg>
<svg class="icon-sun" viewBox="0 0 24 24" fill="currentColor"><path d="M12 2.25a.75.75.0 01.75.75v2.25a.75.75.0 01-1.5.0V3a.75.75.0 01.75-.75zM7.5 12a4.5 4.5.0 119 0 4.5 4.5.0 01-9 0zM18.894 6.166a.75.75.0 00-1.06-1.06l-1.591 1.59a.75.75.0 101.06 1.061l1.591-1.59zM21.75 12a.75.75.0 01-.75.75h-2.25a.75.75.0 010-1.5H21a.75.75.0 01.75.75zm-3.916 6.894a.75.75.0 001.06-1.06l-1.59-1.591a.75.75.0 10-1.061 1.06l1.59 1.591zM12 18a.75.75.0 01.75.75V21a.75.75.0 01-1.5.0v-2.25A.75.75.0 0112 18zM7.758 17.303a.75.75.0 00-1.061-1.06l-1.591 1.59a.75.75.0 001.06 1.061l1.591-1.59zM6 12a.75.75.0 01-.75.75H3a.75.75.0 010-1.5h2.25A.75.75.0 016 12zm.697-4.243a.75.75.0 001.06-1.06l-1.59-1.591a.75.75.0 00-1.061 1.06l1.59 1.591z"/></svg>
<svg class="icon-system" viewBox="0 0 24 24" fill="currentColor"><path fill-rule="evenodd" d="M2.25 5.25a3 3 0 013-3h13.5a3 3 0 013 3V15a3 3 0 01-3 3h-3v.75A.75.75.0 0115 19.5H9a.75.75.0 01-.75-.75V18h-3a3 3 0 01-3-3V5.25zm1.5.0a1.5 1.5.0 011.5-1.5h13.5a1.5 1.5.0 011.5 1.5V15a1.5 1.5.0 01-1.5 1.5H5.25A1.5 1.5.0 013.75 15V5.25z" clip-rule="evenodd"/></svg></button></li><script>(function(){var e,o,t="hugo-classless-color-scheme";function n(e,t,n,s){if(!e)return;t==="dark"?e.media=s:t==="light"?e.media=n:e.media=e.getAttribute("data-default-media")||""}function s(e){document.documentElement.setAttribute("data-theme",e);var t,s=document.getElementById("syntax-light"),o=document.getElementById("syntax-dark");n(s,e,"all","not all"),n(o,e,"not all","all"),t=document.getElementById("theme-style-dark"),n(t,e,"not all","all")}function i(){["syntax-light","syntax-dark","theme-style-dark"].forEach(function(e){var t=document.getElementById(e);t&&!t.getAttribute("data-default-media")&&t.setAttribute("data-default-media",t.media||"")})}e=null;try{e=localStorage.getItem(t)}catch{}o=e==="light"||e==="dark"?e:"system",document.documentElement.setAttribute("data-theme",o),document.addEventListener("DOMContentLoaded",function(){i(),s(o);var e=document.getElementById("dark-mode-toggle");if(!e)return;e.addEventListener("click",function(){var e,n=document.documentElement.getAttribute("data-theme");n==="light"?e="dark":n==="dark"?e="system":e="light",s(e);try{e==="system"?localStorage.removeItem(t):localStorage.setItem(t,e)}catch{}})}),window.matchMedia("(prefers-color-scheme: dark)").addEventListener("change",function(){document.documentElement.getAttribute("data-theme")==="system"&&s("system")})})()</script></ul></nav></header><main id=main-content><article><p style=margin-bottom:0><a href=/>mozanunal.com</a>&nbsp;/&nbsp;<a href=https://mozanunal.com/posts/>Posts</a>&nbsp;/&nbsp;[TR] Veriloga Giriş</p><h1>[TR] Veriloga Giriş</h1><p><em><time datetime=2018-06-02>June 2, 2018</time>
&#183; 5 min read</em></p><details><summary>Table of Contents</summary><nav id=TableOfContents><ul><li><ul><li><a href=#temel-kullanımlar>Temel Kullanımlar</a></li><li><a href=#modul-hiyerarşisi>Modul Hiyerarşisi</a></li><li><a href=#sıralı-sequential-mantık-devreleri>Sıralı (Sequential) Mantık Devreleri</a></li></ul></li></ul></nav></details><div><p><strong>Herkes Merhabalar,</strong> Bugün bir &ldquo;hardware description language&rdquo; olan verilog
diline giriş yapmak istiyorum. Verilog sayısal dizaynda( ASIC ve FPGA )
kullanılan bir tanımlama dilidir. Verilog dilini Fpga programlamak için bir çok
projede kullandım fakat ASIC dizayn konusunda bir tecrübem yok. Fpga
programlarken öğrendiğim şeyleri farklı yazılarda paylaşmıştım. Bu yazı da o
yazılardan biri diyebiliriz. Verilog ile alakalı daha ileri düzey şeylerden
bahsedeceğim yazılar da gelecektir diye düşünüyorum.</p><p><img src=1527937147117.png alt="ZYBO Fpga Geliştirme Kartı"></p><h3 id=temel-kullanımlar>Temel Kullanımlar</h3><p>İlk olarak basit mantık fonksiyonlarının verilog modüllerinin oluşturulmasıyla
başlamak istiyorum. Bu fonksiyonları oluşturmak için bir kaç farklı seçeneğimiz
var. Ben kısaca hepsinin üzerinden geçmek istiyorum. Bu yöntemlerin hepsine
aşina olmak şu açıdan önemlidir: Her projede farklı zorluklar karşımıza
çıkabilir. Bu zorluklardan en çok ortaya çıkanlardan biri kaynak
yetersizliğidir. Kaynak yetersizliği farklı açılardan ortaya çıkabilir.</p><ul><li>Zamanlamanın yetersiz olması</li><li>Fpgadeki mantık kapılarının yeterli olmaması</li><li>Performansın yeterli olmaması Bu 3 farklı dar boğaza göre farklı imlemantasyon
yöntemini tercih etmeniz gerekebilir.</li></ul><h4 id=aritmetik-operatör-kullanarak>Aritmetik Operatör Kullanarak</h4><p>Aşağıdaki modül OR alan bir modül olarak tasarlanmıştır. Direk OR aritmetik
oparatörü kullanarak aşağıdaki gibi oluşturulabilir. Burda dikkat çekmek
istediğim ikinci şey bir modülün nasıl tanımlandığıdır. İlk olarak giriş ve
çıkışlar tanımlanır. Bu modülde hepsi 1 bit olmak üzere 2 giriş 1 çıkış
gereklidir. &ldquo;assign&rdquo; ile gerekli bağlantı yapılır. Hiç &ldquo;clock&rdquo; kullanılmadığı
için kombinasyonel <strong>(combinational)</strong> bir modüldür.</p><div class=highlight><pre tabindex=0 class=chroma><code class=language-verilog data-lang=verilog><span class=line><span class=cl><span class=k>module</span> <span class=n>OR</span><span class=p>(</span>
</span></span><span class=line><span class=cl>    <span class=k>input</span> <span class=n>I1</span><span class=p>,</span>
</span></span><span class=line><span class=cl>    <span class=k>input</span> <span class=n>I2</span><span class=p>,</span>
</span></span><span class=line><span class=cl>    <span class=k>output</span> <span class=n>O</span>
</span></span><span class=line><span class=cl>    <span class=p>);</span>
</span></span><span class=line><span class=cl>
</span></span><span class=line><span class=cl>	<span class=k>assign</span> <span class=n>O</span> <span class=o>=</span> <span class=n>I1</span> <span class=o>|</span> <span class=n>I2</span><span class=p>;</span>
</span></span><span class=line><span class=cl>
</span></span><span class=line><span class=cl><span class=k>endmodule</span>
</span></span></code></pre></div><h4 id=lut-kullanarak>LUT Kullanarak</h4><p>LUT, &ldquo;look up table&rdquo; teriminin kısaltmasıdır. FPGA bildiğiniz gibi verilog
diliyle tasarladığımız ve zaman-kaynak sınırlamalarını aşmayan her türlü
devrenin gerçeklenebildiği çip türüdür. Bu esnekliği uygulanabilir kılan FPGA
yapısının en küçük birimlerindeki LUT&rsquo;lardır. Yani nasıl yazarsak yazalım kodu
en son LUT dönüştürülüp devre üzerine öyle aktarılır. Verilog diliyle direk
olarak LUT tanımlayarak da istediğimiz mantık fonksiyonunu gerçekleyebiliriz.
Aşağıda EXNOR fonksiyonu LUT kullanılarak gerçeklenmiştir.</p><div class=highlight><pre tabindex=0 class=chroma><code class=language-verilog data-lang=verilog><span class=line><span class=cl><span class=k>module</span> <span class=n>EXNOR</span><span class=p>(</span>
</span></span><span class=line><span class=cl>    <span class=k>input</span> <span class=n>I1</span><span class=p>,</span>
</span></span><span class=line><span class=cl>    <span class=k>input</span> <span class=n>I2</span><span class=p>,</span>
</span></span><span class=line><span class=cl>    <span class=k>output</span> <span class=n>O</span>
</span></span><span class=line><span class=cl>    <span class=p>);</span>
</span></span><span class=line><span class=cl><span class=n>LUT2</span> <span class=p>#(.</span><span class=n>INIT</span><span class=p>(</span><span class=mh>4</span><span class=mb>&#39;b1001</span><span class=p>)</span>
</span></span><span class=line><span class=cl>	<span class=p>)</span> <span class=n>LUT2_inst</span><span class=p>(</span>
</span></span><span class=line><span class=cl>	<span class=p>.</span><span class=n>O</span><span class=p>(</span><span class=n>O</span><span class=p>),</span> <span class=p>.</span><span class=n>I0</span><span class=p>(</span><span class=n>I1</span><span class=p>),</span> <span class=p>.</span><span class=n>I1</span><span class=p>(</span><span class=n>I2</span><span class=p>)</span>
</span></span><span class=line><span class=cl>	<span class=p>);</span>
</span></span><span class=line><span class=cl>
</span></span><span class=line><span class=cl><span class=k>endmodule</span>
</span></span></code></pre></div><h4 id=always-kullanarak>Always Kullanarak</h4><p>Always yapısı sadece belli durumlarda çalışan mantık devreleri yazmak için
kullanıyoruz. Örneğin &ldquo;if&rdquo; için burada bir &ldquo;always&rdquo; yapısına ihtiyacımız oluyor.</p><div class=highlight><pre tabindex=0 class=chroma><code class=language-verilog data-lang=verilog><span class=line><span class=cl><span class=k>module</span> <span class=n>NAND</span><span class=p>(</span>
</span></span><span class=line><span class=cl>    <span class=k>input</span> <span class=n>I1</span><span class=p>,</span>
</span></span><span class=line><span class=cl>    <span class=k>input</span> <span class=n>I2</span><span class=p>,</span>
</span></span><span class=line><span class=cl>    <span class=k>output</span> <span class=kt>reg</span> <span class=n>O</span>
</span></span><span class=line><span class=cl>    <span class=p>);</span>
</span></span><span class=line><span class=cl>
</span></span><span class=line><span class=cl>
</span></span><span class=line><span class=cl>	<span class=k>always</span> <span class=p>@(</span> <span class=n>I1</span> <span class=k>or</span> <span class=n>I2</span> <span class=p>)</span>
</span></span><span class=line><span class=cl>		<span class=k>begin</span>
</span></span><span class=line><span class=cl>			<span class=k>if</span><span class=p>(</span> <span class=n>I1</span><span class=o>==</span><span class=mh>1</span> <span class=o>&amp;&amp;</span> <span class=n>I2</span><span class=o>==</span><span class=mh>1</span><span class=p>)</span>
</span></span><span class=line><span class=cl>				<span class=k>begin</span>
</span></span><span class=line><span class=cl>					<span class=n>O</span> <span class=o>&lt;=</span> <span class=mh>1</span><span class=mb>&#39;b0</span><span class=p>;</span>
</span></span><span class=line><span class=cl>				<span class=k>end</span>
</span></span><span class=line><span class=cl>			<span class=k>else</span>
</span></span><span class=line><span class=cl>				<span class=k>begin</span>
</span></span><span class=line><span class=cl>					<span class=n>O</span> <span class=o>&lt;=</span> <span class=mh>1</span><span class=mb>&#39;b1</span><span class=p>;</span>
</span></span><span class=line><span class=cl>				<span class=k>end</span>
</span></span><span class=line><span class=cl>		<span class=k>end</span>
</span></span><span class=line><span class=cl>
</span></span><span class=line><span class=cl><span class=k>endmodule</span>
</span></span><span class=line><span class=cl>
</span></span><span class=line><span class=cl><span class=k>module</span> <span class=n>NOR</span><span class=p>(</span>
</span></span><span class=line><span class=cl>    <span class=k>input</span> <span class=n>I1</span><span class=p>,</span>
</span></span><span class=line><span class=cl>    <span class=k>input</span> <span class=n>I2</span><span class=p>,</span>
</span></span><span class=line><span class=cl>    <span class=k>output</span> <span class=kt>reg</span> <span class=n>O</span>
</span></span><span class=line><span class=cl>    <span class=p>);</span>
</span></span><span class=line><span class=cl>
</span></span><span class=line><span class=cl>	<span class=k>always</span> <span class=p>@(</span> <span class=n>I1</span> <span class=k>or</span> <span class=n>I2</span> <span class=p>)</span>
</span></span><span class=line><span class=cl>		<span class=k>begin</span>
</span></span><span class=line><span class=cl>			<span class=k>if</span><span class=p>(</span> <span class=n>I1</span><span class=o>==</span><span class=mh>0</span> <span class=o>&amp;&amp;</span> <span class=n>I2</span><span class=o>==</span><span class=mh>0</span><span class=p>)</span>
</span></span><span class=line><span class=cl>				<span class=k>begin</span>
</span></span><span class=line><span class=cl>					<span class=n>O</span> <span class=o>&lt;=</span> <span class=mh>1</span><span class=mb>&#39;b1</span><span class=p>;</span>
</span></span><span class=line><span class=cl>				<span class=k>end</span>
</span></span><span class=line><span class=cl>			<span class=k>else</span>
</span></span><span class=line><span class=cl>				<span class=k>begin</span>
</span></span><span class=line><span class=cl>					<span class=n>O</span> <span class=o>&lt;=</span> <span class=mh>1</span><span class=mb>&#39;b0</span><span class=p>;</span>
</span></span><span class=line><span class=cl>				<span class=k>end</span>
</span></span><span class=line><span class=cl>		<span class=k>end</span>
</span></span><span class=line><span class=cl>
</span></span><span class=line><span class=cl><span class=k>endmodule</span>
</span></span></code></pre></div><h4 id=case-kullanarak>Case Kullanarak</h4><p>Case yapısı kullanarak aşağıdaki decoder kolayca gerçeklenebilir. Case kullanımı
için de always yapısı gereklidir.</p><div class=highlight><pre tabindex=0 class=chroma><code class=language-verilog data-lang=verilog><span class=line><span class=cl><span class=k>module</span> <span class=n>DECODER</span><span class=p>(</span>
</span></span><span class=line><span class=cl>	 <span class=k>input</span><span class=p>[</span><span class=mh>3</span><span class=o>:</span><span class=mh>0</span><span class=p>]</span> <span class=n>IN</span><span class=p>,</span>
</span></span><span class=line><span class=cl>	 <span class=k>output</span> <span class=kt>reg</span> <span class=p>[</span><span class=mh>15</span><span class=o>:</span><span class=mh>0</span><span class=p>]</span> <span class=n>OUT</span>
</span></span><span class=line><span class=cl>    <span class=p>);</span>
</span></span><span class=line><span class=cl>
</span></span><span class=line><span class=cl><span class=k>always</span> <span class=p>@(</span><span class=o>*</span><span class=p>)</span>
</span></span><span class=line><span class=cl><span class=k>begin</span>
</span></span><span class=line><span class=cl>	<span class=k>case</span><span class=p>(</span><span class=n>IN</span><span class=p>)</span>
</span></span><span class=line><span class=cl>	<span class=mh>4</span><span class=mb>&#39;b0000</span><span class=o>:</span> <span class=n>OUT</span><span class=o>&lt;=</span><span class=mh>16</span><span class=mb>&#39;b0000000000000000</span><span class=p>;</span>
</span></span><span class=line><span class=cl>	<span class=mh>4</span><span class=mb>&#39;b0001</span><span class=o>:</span> <span class=n>OUT</span><span class=o>&lt;=</span><span class=mh>16</span><span class=mb>&#39;b0000000000000010</span><span class=p>;</span>
</span></span><span class=line><span class=cl>	<span class=mh>4</span><span class=mb>&#39;b0010</span><span class=o>:</span> <span class=n>OUT</span><span class=o>&lt;=</span><span class=mh>16</span><span class=mb>&#39;b0000000000000100</span><span class=p>;</span>
</span></span><span class=line><span class=cl>	<span class=mh>4</span><span class=mb>&#39;b0011</span><span class=o>:</span> <span class=n>OUT</span><span class=o>&lt;=</span><span class=mh>16</span><span class=mb>&#39;b0000000000001000</span><span class=p>;</span>
</span></span><span class=line><span class=cl>	<span class=mh>4</span><span class=mb>&#39;b0100</span><span class=o>:</span> <span class=n>OUT</span><span class=o>&lt;=</span><span class=mh>16</span><span class=mb>&#39;b0000000000010000</span><span class=p>;</span>
</span></span><span class=line><span class=cl>	<span class=mh>4</span><span class=mb>&#39;b0101</span><span class=o>:</span> <span class=n>OUT</span><span class=o>&lt;=</span><span class=mh>16</span><span class=mb>&#39;b0000000000100000</span><span class=p>;</span>
</span></span><span class=line><span class=cl>	<span class=mh>4</span><span class=mb>&#39;b0110</span><span class=o>:</span> <span class=n>OUT</span><span class=o>&lt;=</span><span class=mh>16</span><span class=mb>&#39;b0000000001000000</span><span class=p>;</span>
</span></span><span class=line><span class=cl>	<span class=mh>4</span><span class=mb>&#39;b0111</span><span class=o>:</span> <span class=n>OUT</span><span class=o>&lt;=</span><span class=mh>16</span><span class=mb>&#39;b0000000010000000</span><span class=p>;</span>
</span></span><span class=line><span class=cl>	<span class=mh>4</span><span class=mb>&#39;b1000</span><span class=o>:</span> <span class=n>OUT</span><span class=o>&lt;=</span><span class=mh>16</span><span class=mb>&#39;b0000000100000000</span><span class=p>;</span>
</span></span><span class=line><span class=cl>	<span class=mh>4</span><span class=mb>&#39;b1001</span><span class=o>:</span> <span class=n>OUT</span><span class=o>&lt;=</span><span class=mh>16</span><span class=mb>&#39;b0000001000000000</span><span class=p>;</span>
</span></span><span class=line><span class=cl>	<span class=mh>4</span><span class=mb>&#39;b1010</span><span class=o>:</span> <span class=n>OUT</span><span class=o>&lt;=</span><span class=mh>16</span><span class=mb>&#39;b0000010000000000</span><span class=p>;</span>
</span></span><span class=line><span class=cl>	<span class=mh>4</span><span class=mb>&#39;b1011</span><span class=o>:</span> <span class=n>OUT</span><span class=o>&lt;=</span><span class=mh>16</span><span class=mb>&#39;b0000100000000000</span><span class=p>;</span>
</span></span><span class=line><span class=cl>	<span class=mh>4</span><span class=mb>&#39;b1100</span><span class=o>:</span> <span class=n>OUT</span><span class=o>&lt;=</span><span class=mh>16</span><span class=mb>&#39;b0001000000000000</span><span class=p>;</span>
</span></span><span class=line><span class=cl>	<span class=mh>4</span><span class=mb>&#39;b1101</span><span class=o>:</span> <span class=n>OUT</span><span class=o>&lt;=</span><span class=mh>16</span><span class=mb>&#39;b0010000000000000</span><span class=p>;</span>
</span></span><span class=line><span class=cl>	<span class=mh>4</span><span class=mb>&#39;b1110</span><span class=o>:</span> <span class=n>OUT</span><span class=o>&lt;=</span><span class=mh>16</span><span class=mb>&#39;b0100000000000000</span><span class=p>;</span>
</span></span><span class=line><span class=cl>	<span class=mh>4</span><span class=mb>&#39;b1111</span><span class=o>:</span> <span class=n>OUT</span><span class=o>&lt;=</span><span class=mh>16</span><span class=mb>&#39;b1000000000000000</span><span class=p>;</span>
</span></span><span class=line><span class=cl>	<span class=k>endcase</span>
</span></span><span class=line><span class=cl><span class=k>end</span>
</span></span><span class=line><span class=cl>
</span></span><span class=line><span class=cl><span class=k>endmodule</span>
</span></span></code></pre></div><h3 id=modul-hiyerarşisi>Modul Hiyerarşisi</h3><p>Önemli kullanımlardan biri de hiyerarşik modul yapısıdır. Modüller diğer
modelleri alt modül olarak çağırabilir bu sayede işlevler birbirinden
ayrıştırılır. Örneğin decoder oluşturulduğunda projenin kalanından ayrı olarak
test edilir. Çalıştığından emin olunan bir alt parça sağlanmış olur. Diger
modulleri aşadaki gibi bir yazım kurallarıyla alt modul olarak çağırabilirsiniz.
Modülün giriş ve çıkışlarını üst modüldeki kablolara bağlanmanız gerekir.</p><div class=highlight><pre tabindex=0 class=chroma><code class=language-verilog data-lang=verilog><span class=line><span class=cl><span class=k>module</span> <span class=n>topmodule</span><span class=p>(</span>
</span></span><span class=line><span class=cl>	<span class=k>input</span> <span class=p>[</span><span class=mh>7</span><span class=o>:</span><span class=mh>0</span><span class=p>]</span><span class=n>sw</span><span class=p>,</span>
</span></span><span class=line><span class=cl>	<span class=k>input</span> <span class=p>[</span><span class=mh>3</span><span class=o>:</span><span class=mh>0</span><span class=p>]</span><span class=n>btn</span><span class=p>,</span>
</span></span><span class=line><span class=cl>	<span class=k>output</span> <span class=p>[</span><span class=mh>7</span><span class=o>:</span><span class=mh>0</span><span class=p>]</span><span class=n>led</span><span class=p>,</span>
</span></span><span class=line><span class=cl>	<span class=k>output</span> <span class=p>[</span><span class=mh>6</span><span class=o>:</span><span class=mh>0</span><span class=p>]</span><span class=n>seg</span><span class=p>,</span>
</span></span><span class=line><span class=cl>	<span class=k>output</span> <span class=n>dp</span><span class=p>,</span>
</span></span><span class=line><span class=cl>	<span class=k>output</span> <span class=p>[</span><span class=mh>3</span><span class=o>:</span><span class=mh>0</span><span class=p>]</span><span class=n>an</span>
</span></span><span class=line><span class=cl>    <span class=p>);</span>
</span></span><span class=line><span class=cl>
</span></span><span class=line><span class=cl><span class=n>DEMUX</span> <span class=n>demux1</span> <span class=p>(</span> <span class=p>.</span><span class=n>D</span><span class=p>(</span><span class=n>sw</span><span class=p>[</span><span class=mh>0</span><span class=p>]),</span> <span class=p>.</span><span class=n>S</span><span class=p>(</span><span class=n>btn</span><span class=p>[</span><span class=mh>1</span><span class=o>:</span><span class=mh>0</span><span class=p>]),</span> <span class=p>.</span><span class=n>O</span><span class=p>(</span><span class=n>led</span><span class=p>[</span><span class=mh>3</span><span class=o>:</span><span class=mh>0</span><span class=p>])</span> <span class=p>);</span>
</span></span><span class=line><span class=cl>
</span></span><span class=line><span class=cl><span class=k>assign</span> <span class=n>an</span> <span class=o>=</span> <span class=mh>4</span><span class=mb>&#39;b1110</span><span class=p>;</span>
</span></span><span class=line><span class=cl>
</span></span><span class=line><span class=cl>
</span></span><span class=line><span class=cl><span class=k>endmodule</span>
</span></span></code></pre></div><p>Aynı alt modülden farklı isimler vererek birden fazla oluşturabilirsiniz. Bu
örnekte demux bir veya daha fazla kez oluşturulmuş başka alt modüller kullnarak
yapılmıştır. Sonrasında da bu modül başka bir üst modülün parçası olabilir. Bu
şekilde hiyerarşik bir yapı vardır.</p><div class=highlight><pre tabindex=0 class=chroma><code class=language-verilog data-lang=verilog><span class=line><span class=cl><span class=no>`timescale</span> <span class=mh>1</span><span class=n>ns</span> <span class=o>/</span> <span class=mh>1</span><span class=n>ps</span>
</span></span><span class=line><span class=cl>
</span></span><span class=line><span class=cl><span class=k>module</span> <span class=n>DEMUX</span><span class=p>(</span>
</span></span><span class=line><span class=cl>	 <span class=k>input</span> <span class=n>D</span><span class=p>,</span>
</span></span><span class=line><span class=cl>	 <span class=k>input</span> <span class=p>[</span><span class=mh>1</span><span class=o>:</span><span class=mh>0</span><span class=p>]</span> <span class=n>S</span><span class=p>,</span>
</span></span><span class=line><span class=cl>	 <span class=k>output</span> <span class=p>[</span><span class=mh>3</span><span class=o>:</span><span class=mh>0</span><span class=p>]</span> <span class=n>O</span>
</span></span><span class=line><span class=cl>    <span class=p>);</span>
</span></span><span class=line><span class=cl>
</span></span><span class=line><span class=cl><span class=kt>wire</span> <span class=n>W</span><span class=p>[</span><span class=mh>5</span><span class=o>:</span><span class=mh>0</span><span class=p>];</span>
</span></span><span class=line><span class=cl>
</span></span><span class=line><span class=cl>
</span></span><span class=line><span class=cl><span class=n>NOT</span> <span class=n>not1</span><span class=p>(.</span><span class=n>O</span><span class=p>(</span><span class=n>W</span><span class=p>[</span><span class=mh>0</span><span class=p>]),.</span><span class=n>I</span><span class=p>(</span><span class=n>S</span><span class=p>[</span><span class=mh>0</span><span class=p>]));</span>
</span></span><span class=line><span class=cl><span class=n>NOT</span> <span class=n>not2</span><span class=p>(.</span><span class=n>O</span><span class=p>(</span><span class=n>W</span><span class=p>[</span><span class=mh>1</span><span class=p>]),.</span><span class=n>I</span><span class=p>(</span><span class=n>S</span><span class=p>[</span><span class=mh>1</span><span class=p>]));</span>
</span></span><span class=line><span class=cl>
</span></span><span class=line><span class=cl><span class=n>AND</span> <span class=n>and1</span><span class=p>(.</span><span class=n>O</span><span class=p>(</span><span class=n>W</span><span class=p>[</span><span class=mh>2</span><span class=p>]),.</span><span class=n>I1</span><span class=p>(</span><span class=n>W</span><span class=p>[</span><span class=mh>0</span><span class=p>]),.</span><span class=n>I2</span><span class=p>(</span><span class=n>W</span><span class=p>[</span><span class=mh>1</span><span class=p>]));</span>
</span></span><span class=line><span class=cl><span class=n>AND</span> <span class=n>and2</span><span class=p>(.</span><span class=n>O</span><span class=p>(</span><span class=n>W</span><span class=p>[</span><span class=mh>3</span><span class=p>]),.</span><span class=n>I1</span><span class=p>(</span><span class=n>S</span><span class=p>[</span><span class=mh>0</span><span class=p>]),.</span><span class=n>I2</span><span class=p>(</span><span class=n>W</span><span class=p>[</span><span class=mh>1</span><span class=p>]));</span>
</span></span><span class=line><span class=cl><span class=n>AND</span> <span class=n>and3</span><span class=p>(.</span><span class=n>O</span><span class=p>(</span><span class=n>W</span><span class=p>[</span><span class=mh>4</span><span class=p>]),.</span><span class=n>I1</span><span class=p>(</span><span class=n>W</span><span class=p>[</span><span class=mh>0</span><span class=p>]),.</span><span class=n>I2</span><span class=p>(</span><span class=n>S</span><span class=p>[</span><span class=mh>1</span><span class=p>]));</span>
</span></span><span class=line><span class=cl><span class=n>AND</span> <span class=n>and4</span><span class=p>(.</span><span class=n>O</span><span class=p>(</span><span class=n>W</span><span class=p>[</span><span class=mh>5</span><span class=p>]),.</span><span class=n>I1</span><span class=p>(</span><span class=n>S</span><span class=p>[</span><span class=mh>0</span><span class=p>]),.</span><span class=n>I2</span><span class=p>(</span><span class=n>S</span><span class=p>[</span><span class=mh>1</span><span class=p>]));</span>
</span></span><span class=line><span class=cl>
</span></span><span class=line><span class=cl>
</span></span><span class=line><span class=cl><span class=n>TRI</span> <span class=n>tri00</span><span class=p>(.</span><span class=n>O</span><span class=p>(</span><span class=n>O</span><span class=p>[</span><span class=mh>0</span><span class=p>]),.</span><span class=n>I</span><span class=p>(</span><span class=n>W</span><span class=p>[</span><span class=mh>2</span><span class=p>]),.</span><span class=n>E</span><span class=p>(</span><span class=n>D</span><span class=p>));</span>
</span></span><span class=line><span class=cl><span class=n>TRI</span> <span class=n>tri01</span><span class=p>(.</span><span class=n>O</span><span class=p>(</span><span class=n>O</span><span class=p>[</span><span class=mh>1</span><span class=p>]),.</span><span class=n>I</span><span class=p>(</span><span class=n>W</span><span class=p>[</span><span class=mh>3</span><span class=p>]),.</span><span class=n>E</span><span class=p>(</span><span class=n>D</span><span class=p>));</span>
</span></span><span class=line><span class=cl><span class=n>TRI</span> <span class=n>tri10</span><span class=p>(.</span><span class=n>O</span><span class=p>(</span><span class=n>O</span><span class=p>[</span><span class=mh>2</span><span class=p>]),.</span><span class=n>I</span><span class=p>(</span><span class=n>W</span><span class=p>[</span><span class=mh>4</span><span class=p>]),.</span><span class=n>E</span><span class=p>(</span><span class=n>D</span><span class=p>));</span>
</span></span><span class=line><span class=cl><span class=n>TRI</span> <span class=n>tri11</span><span class=p>(.</span><span class=n>O</span><span class=p>(</span><span class=n>O</span><span class=p>[</span><span class=mh>3</span><span class=p>]),.</span><span class=n>I</span><span class=p>(</span><span class=n>W</span><span class=p>[</span><span class=mh>5</span><span class=p>]),.</span><span class=n>E</span><span class=p>(</span><span class=n>D</span><span class=p>));</span>
</span></span><span class=line><span class=cl>
</span></span><span class=line><span class=cl>
</span></span><span class=line><span class=cl><span class=k>endmodule</span>
</span></span></code></pre></div><h3 id=sıralı-sequential-mantık-devreleri>Sıralı (Sequential) Mantık Devreleri</h3><p>Sayısal devrelerin olmazsa olmazlarından biri <strong>&ldquo;clock&rdquo;</strong> sinyalidir. Peki neden
böyle bir şeye ihtiyaç duyulur ? Devrelerde gerçeklenmek istenen işlevler
genellikle belli durumların olduğu ve zamana bağlı olarak ard arda belli
durumların birbini takip etmesiyle çalışan sistemlerdir. Çoğu durum tek bir
kombinasyonel devre olarak gerçeklenemez. Bir çok gerçeklenebilecek durumda da
yine de sıralı devreler tercih edilir. Çünkü çok daha az kaynak kullanarak daha
stabil şekilde gerçeklemeye uygun devreler bu yöntem ile elde edilebilir.</p><div class=highlight><pre tabindex=0 class=chroma><code class=language-verilog data-lang=verilog><span class=line><span class=cl><span class=k>module</span> <span class=n>register</span><span class=p>(</span>
</span></span><span class=line><span class=cl><span class=k>input</span> <span class=p>[</span><span class=mh>7</span><span class=o>:</span><span class=mh>0</span><span class=p>]</span> <span class=n>SW</span><span class=p>,</span>
</span></span><span class=line><span class=cl><span class=k>input</span> <span class=n>BTN</span><span class=p>,</span>
</span></span><span class=line><span class=cl><span class=k>input</span> <span class=n>CLEAR</span><span class=p>,</span>
</span></span><span class=line><span class=cl><span class=k>output</span> <span class=kt>reg</span> <span class=p>[</span><span class=mh>7</span><span class=o>:</span><span class=mh>0</span><span class=p>]</span> <span class=n>LED</span>
</span></span><span class=line><span class=cl>	<span class=p>);</span>
</span></span><span class=line><span class=cl>
</span></span><span class=line><span class=cl>
</span></span><span class=line><span class=cl><span class=k>always</span> <span class=p>@(</span><span class=k>posedge</span> <span class=n>BTN</span> <span class=p>,</span> <span class=k>posedge</span> <span class=n>CLEAR</span><span class=p>)</span>
</span></span><span class=line><span class=cl><span class=k>begin</span>
</span></span><span class=line><span class=cl>	<span class=k>case</span> <span class=p>(</span><span class=n>CLEAR</span><span class=p>)</span>
</span></span><span class=line><span class=cl>	<span class=mh>1</span><span class=mb>&#39;b1</span><span class=o>:</span> <span class=n>LED</span> <span class=o>&lt;=</span> <span class=mh>8</span><span class=mb>&#39;b00000000</span><span class=p>;</span>
</span></span><span class=line><span class=cl>	<span class=k>default</span><span class=o>:</span> <span class=n>LED</span> <span class=o>&lt;=</span><span class=n>SW</span><span class=p>;</span>
</span></span><span class=line><span class=cl>	<span class=k>endcase</span>
</span></span><span class=line><span class=cl><span class=k>end</span>
</span></span><span class=line><span class=cl>
</span></span><span class=line><span class=cl>
</span></span><span class=line><span class=cl>
</span></span><span class=line><span class=cl><span class=k>endmodule</span>
</span></span></code></pre></div><p>Art-arda 4 tane 1 veya 4 tane 0 gelmesi durumunu tespit eden devrenin verilog
kodu aşağıdaki gibidir. Bu devre tipi sıralı mantık devrelerine giriş
niteliğinde bir örnektir. Bu devrenin kodu yazılırken ilkönce kağıt üzerinde
yapılması gereken işlemler vardır. İlk olarak devrenin durumları çıkarılır.
Mealy-Moore diagramı çizilerek durumlar arasındaki geçişler belirlenir ve eğer
yapılabiliyorsa gerekli indirgemeler yapılır. Bu işlemlerin sonucuna göre
aşağıdaki kod yazılabilir. <code>always @(posedge clk or posedge reset)</code> bu satır
sayesinde her &ldquo;clock&rdquo; yükselen kenarında girişlerin değerlerine göre sistem
sonraki duruma geçirilir.</p><div class=highlight><pre tabindex=0 class=chroma><code class=language-verilog data-lang=verilog><span class=line><span class=cl><span class=no>`timescale</span> <span class=mh>1</span><span class=n>ns</span> <span class=o>/</span> <span class=mh>1</span><span class=n>ps</span>
</span></span><span class=line><span class=cl>
</span></span><span class=line><span class=cl><span class=k>module</span> <span class=n>FSM1</span><span class=p>(</span>
</span></span><span class=line><span class=cl>    <span class=k>input</span> <span class=n>x</span><span class=p>,</span>
</span></span><span class=line><span class=cl>	 <span class=k>input</span> <span class=n>reset</span><span class=p>,</span>
</span></span><span class=line><span class=cl>	 <span class=k>input</span> <span class=n>clk</span><span class=p>,</span>
</span></span><span class=line><span class=cl>    <span class=k>output</span> <span class=kt>reg</span> <span class=n>z</span>
</span></span><span class=line><span class=cl>    <span class=p>);</span>
</span></span><span class=line><span class=cl>
</span></span><span class=line><span class=cl><span class=kt>reg</span> <span class=n>q0</span><span class=p>,</span><span class=n>q1</span><span class=p>,</span><span class=n>q2</span><span class=p>;</span>
</span></span><span class=line><span class=cl>
</span></span><span class=line><span class=cl><span class=kt>wire</span> <span class=n>Q0</span><span class=p>,</span><span class=n>Q1</span><span class=p>,</span><span class=n>Q2</span><span class=p>,</span><span class=n>z_new</span><span class=p>;</span>
</span></span><span class=line><span class=cl>
</span></span><span class=line><span class=cl>
</span></span><span class=line><span class=cl><span class=k>assign</span> <span class=n>Q2</span> <span class=o>=</span> <span class=n>x</span> <span class=o>&amp;</span> <span class=n>q2</span> <span class=o>|</span> <span class=n>x</span> <span class=o>&amp;</span> <span class=n>q1</span> <span class=o>&amp;</span> <span class=n>q0</span><span class=p>;</span>
</span></span><span class=line><span class=cl><span class=k>assign</span> <span class=n>Q1</span> <span class=o>=</span> <span class=p>(</span><span class=n>q1</span> <span class=o>&amp;</span> <span class=p>(</span><span class=o>~</span><span class=n>q0</span><span class=p>))</span> <span class=o>|</span> <span class=p>((</span><span class=o>~</span><span class=n>q2</span><span class=p>)</span> <span class=o>&amp;</span> <span class=p>(</span><span class=o>~</span><span class=n>q1</span><span class=p>)</span> <span class=o>&amp;</span> <span class=n>q0</span><span class=p>)</span> <span class=o>|</span> <span class=p>(</span><span class=n>x</span> <span class=o>&amp;</span>  <span class=p>(</span><span class=o>~</span><span class=n>q2</span><span class=p>)</span>  <span class=o>&amp;</span> <span class=p>(</span><span class=o>~</span><span class=n>q1</span><span class=p>));</span>
</span></span><span class=line><span class=cl><span class=k>assign</span> <span class=n>Q0</span> <span class=o>=</span> <span class=p>(</span><span class=n>x</span>  <span class=o>&amp;</span> <span class=p>(</span><span class=o>~</span><span class=n>q1</span><span class=p>))</span> <span class=o>|</span> <span class=p>(</span><span class=n>x</span> <span class=o>&amp;</span> <span class=p>(</span><span class=o>~</span><span class=n>q0</span><span class=p>)</span> <span class=o>|</span> <span class=p>(</span><span class=o>~</span><span class=n>q2</span><span class=p>))</span> <span class=o>&amp;</span> <span class=p>((</span><span class=o>~</span><span class=n>q1</span><span class=p>)</span> <span class=o>&amp;</span> <span class=p>(</span><span class=o>~</span><span class=n>q0</span><span class=p>));</span>
</span></span><span class=line><span class=cl><span class=k>assign</span> <span class=n>z_new</span>  <span class=o>=</span> <span class=p>((</span><span class=o>~</span><span class=n>x</span><span class=p>)</span> <span class=o>&amp;</span> <span class=n>q1</span> <span class=o>&amp;</span> <span class=p>(</span><span class=o>~</span><span class=n>q0</span><span class=p>))</span> <span class=o>|</span> <span class=p>(</span><span class=n>x</span> <span class=o>&amp;</span> <span class=n>q2</span> <span class=o>&amp;</span> <span class=n>q0</span><span class=p>);</span>
</span></span><span class=line><span class=cl>
</span></span><span class=line><span class=cl><span class=k>always</span> <span class=p>@(</span><span class=k>posedge</span> <span class=n>clk</span> <span class=k>or</span> <span class=k>posedge</span> <span class=n>reset</span><span class=p>)</span>
</span></span><span class=line><span class=cl>	<span class=k>begin</span>
</span></span><span class=line><span class=cl>		<span class=k>if</span> <span class=p>(</span><span class=n>reset</span><span class=p>)</span>
</span></span><span class=line><span class=cl>		<span class=k>begin</span>
</span></span><span class=line><span class=cl>			<span class=n>q0</span> <span class=o>&lt;=</span> <span class=mh>0</span><span class=p>;</span>
</span></span><span class=line><span class=cl>			<span class=n>q1</span> <span class=o>&lt;=</span> <span class=mh>0</span><span class=p>;</span>
</span></span><span class=line><span class=cl>			<span class=n>q2</span> <span class=o>&lt;=</span> <span class=mh>0</span><span class=p>;</span>
</span></span><span class=line><span class=cl>
</span></span><span class=line><span class=cl>		<span class=k>end</span>
</span></span><span class=line><span class=cl>		<span class=k>else</span>
</span></span><span class=line><span class=cl>		<span class=k>begin</span>
</span></span><span class=line><span class=cl>			<span class=n>q0</span> <span class=o>&lt;=</span> <span class=n>Q0</span><span class=p>;</span>
</span></span><span class=line><span class=cl>			<span class=n>q1</span> <span class=o>&lt;=</span> <span class=n>Q1</span><span class=p>;</span>
</span></span><span class=line><span class=cl>			<span class=n>q2</span> <span class=o>&lt;=</span> <span class=n>Q2</span><span class=p>;</span>
</span></span><span class=line><span class=cl>			<span class=n>z</span><span class=o>=</span> <span class=n>z_new</span><span class=p>;</span>
</span></span><span class=line><span class=cl>		<span class=k>end</span>
</span></span><span class=line><span class=cl>	<span class=k>end</span>
</span></span><span class=line><span class=cl>
</span></span><span class=line><span class=cl>
</span></span><span class=line><span class=cl>
</span></span><span class=line><span class=cl><span class=k>endmodule</span>
</span></span></code></pre></div></div><hr><p><strong>Tags:</strong><a href=https://mozanunal.com/tags/electronics/>Electronics</a>, <a href=https://mozanunal.com/tags/verilog/>Verilog</a>, <a href=https://mozanunal.com/tags/fpga/>FPGA</a></p><hr><h3>Related Posts</h3><ul><li><a href=https://mozanunal.com/2018/03/altera-cyclone-4-fpga/>[TR] Altera Cyclone IV ile FPGA Dünyasına Giriş</a></li><li><a href=https://mozanunal.com/2017/06/internet-of-beaches/>Internet of Beach</a></li><li><a href=https://mozanunal.com/2017/01/simpledsp-gomulu-sistemler-icin-dsp/>[TR] SimpleDSP: Gömülü Sistemler için DSP Kütühanesi</a></li><li><a href=https://mozanunal.com/2016/02/lazer-haberlesmesi/>[TR] Lazer Haberleşmesi</a></li><li><a href=https://mozanunal.com/2016/01/star-wars-bb-8-robot-yapm-bolum-1/>[TR] Star Wars BB-8 Robot Yapımı</a></li></ul><hr><p><a href=https://mozanunal.com/2018/04/google-docs-data-collection/>&larr; [TR] En Basit IOT Bulut Sistemi: Google Forms</a> | <a href=https://mozanunal.com/2018/07/termux/>[TR] Android Terminal Emülatörü: Termux &rarr;</a></p></article></main><footer><p>&copy; 2026 M.Ozan Unal.</p></footer></body><link rel=stylesheet href=/libs/katex/katex.min.v0.16.9.css><script defer src=/libs/katex/katex.min.v0.16.9.js></script><script defer src=/libs/katex/auto-render.v0.16.9.js></script><script>document.addEventListener("DOMContentLoaded",function(){renderMathInElement(document.body,{delimiters:[{left:"$$",right:"$$",display:!0},{left:"\\[",right:"\\]",display:!0},{left:"\\(",right:"\\)",display:!1},{left:"$",right:"$",display:!1}],throwOnError:!1})})</script><script async src="https://www.googletagmanager.com/gtag/js?id=G-007KSW65JL"></script><script>var doNotTrack=!1,dnt=navigator.doNotTrack||window.doNotTrack||navigator.msDoNotTrack,doNotTrack=dnt=="1"||dnt=="yes";if(!doNotTrack){window.dataLayer=window.dataLayer||[];function gtag(){dataLayer.push(arguments)}gtag("js",new Date),gtag("config","G-007KSW65JL")}</script></html>