<HTML>
<HEAD><TITLE>Lattice Map TRACE Report</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Map_Twr"></A><B><U><big>Map TRACE Report</big></U></B>

Loading design for application trce from file counter_impl1_map.ncd.
Design name: Counter
NCD version: 3.3
Vendor:      LATTICE
Device:      LFXP2-5E
Package:     TQFP144
Performance: 6
Loading device for application trce from file 'mg5a26x29.nph' in environment: C:/lscc/diamond/3.12/ispfpga.
Package Status:                     Final          Version 1.42.
Performance Hardware Data Status:   Final          Version 11.5.
Setup and Hold Report

--------------------------------------------------------------------------------
<A name="Map_Twr_setup"></A><B><U><big>Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.12.0.240.2</big></U></B>
Fri Apr 29 13:14:17 2022

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

<A name="mtw1_set_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Command line:    trce -v 1 -c -u 0 -gt -mapchkpnt 0 -sethld -o Counter_impl1.tw1 -gui -msgset C:/Users/reeve/git/EEE5117,8Z/Projects/Counter/promote.xml Counter_impl1_map.ncd Counter_impl1.prf 
Design file:     counter_impl1_map.ncd
Preference file: counter_impl1.prf
Device,speed:    LFXP2-5E,6
Report level:    verbose report, limited to 1 item per preference
--------------------------------------------------------------------------------

<A name="mtw1_set_ps"></A><B><U><big>Preference Summary</big></U></B>

<LI><A href='#map_twr_pref_0_0' Target='right'>FREQUENCY PORT "ipClk" 50.000000 MHz (0 errors)</A></LI>            1118 items scored, 0 timing errors detected.
Report:  181.984MHz is the maximum frequency for this preference.

<LI><A href='#map_twr_pref_0_1' Target='right'>Unconstrained: CLOCK_DOMAIN</A></LI>            0 unconstrained paths found

<LI><A href='#map_twr_pref_0_2' Target='right'>Unconstrained: INPUT_SETUP</A></LI>            37 unconstrained paths found

<LI><A href='#map_twr_pref_0_3' Target='right'>Unconstrained: CLOCK_TO_OUT</A></LI>            9 unconstrained paths found

<LI><A href='#map_twr_pref_0_4' Target='right'>Unconstrained: MAXDELAY</A></LI>            0 unconstrained paths found

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



================================================================================
<A name="map_twr_pref_0_0"></A>Preference: FREQUENCY PORT "ipClk" 50.000000 MHz ;
            1118 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 14.505ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              UART_Inst/BitsReceived[2]  (from ipClk_c +)
   Destination:    FF         Data in        UART_Inst/BitsReceived[3]  (to ipClk_c +)

   Delay:               5.418ns  (28.7% logic, 71.3% route), 6 logic levels.

 Constraint Details:

      5.418ns physical path delay UART_Inst/SLICE_26 to UART_Inst/SLICE_26 meets
     20.000ns delay constraint less
      0.077ns DIN_SET requirement (totaling 19.923ns) by 14.505ns

 Physical Path Details:

      Data path UART_Inst/SLICE_26 to UART_Inst/SLICE_26:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_26.CLK to *t/SLICE_26.Q0 UART_Inst/SLICE_26 (from ipClk_c)
ROUTE         4   e 0.908 *t/SLICE_26.Q0 to *t/SLICE_48.C1 UART_Inst/BitsReceived[2]
CTOF_DEL    ---     0.238 *t/SLICE_48.C1 to *t/SLICE_48.F1 UART_Inst/SLICE_48
ROUTE         3   e 0.908 *t/SLICE_48.F1 to *t/SLICE_57.C0 UART_Inst/opRxValid13
CTOF_DEL    ---     0.238 *t/SLICE_57.C0 to *t/SLICE_57.F0 UART_Inst/SLICE_57
ROUTE         3   e 0.908 *t/SLICE_57.F0 to *t/SLICE_45.C1 UART_Inst/un1_opRxValid14
CTOF_DEL    ---     0.238 *t/SLICE_45.C1 to *t/SLICE_45.F1 UART_Inst/SLICE_45
ROUTE         3   e 0.232 *t/SLICE_45.F1 to *t/SLICE_45.D0 UART_Inst/un1_BitsReceived_4_c1
CTOF_DEL    ---     0.238 *t/SLICE_45.D0 to *t/SLICE_45.F0 UART_Inst/SLICE_45
ROUTE         1   e 0.908 *t/SLICE_45.F0 to *t/SLICE_26.A1 UART_Inst/un1_BitsReceived_4_axbxc3
CTOF_DEL    ---     0.238 *t/SLICE_26.A1 to *t/SLICE_26.F1 UART_Inst/SLICE_26
ROUTE         1   e 0.001 *t/SLICE_26.F1 to */SLICE_26.DI1 UART_Inst/BitsReceived_7[3] (to ipClk_c)
                  --------
                    5.418   (28.7% logic, 71.3% route), 6 logic levels.

Report:  181.984MHz is the maximum frequency for this preference.


================================================================================
<A name="map_twr_pref_0_1"></A>Preference: Unconstrained: CLOCK_DOMAIN
            0 unconstrained paths found
--------------------------------------------------------------------------------


================================================================================
<A name="map_twr_pref_0_2"></A>Preference: Unconstrained: INPUT_SETUP
            37 unconstrained paths found
--------------------------------------------------------------------------------

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.793ns delay ipReset to UART_Inst/SLICE_24 (3.716ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE        28   e 0.908       19.PADDI to *t/SLICE_27.D1 ipReset_c
CTOF_DEL    ---     0.238 *t/SLICE_27.D1 to *t/SLICE_27.F1 UART_Inst/SLICE_27
ROUTE         4   e 0.908 *t/SLICE_27.F1 to *t/SLICE_24.B1 UART_Inst/BitsSent_1_sqmuxa
CTOF_DEL    ---     0.238 *t/SLICE_24.B1 to *t/SLICE_24.F1 UART_Inst/SLICE_24
ROUTE         1   e 0.232 *t/SLICE_24.F1 to *t/SLICE_24.D0 UART_Inst/un1_BitsSent_3_c2
CTOF_DEL    ---     0.238 *t/SLICE_24.D0 to *t/SLICE_24.F0 UART_Inst/SLICE_24
ROUTE         1   e 0.001 *t/SLICE_24.F0 to */SLICE_24.DI0 UART_Inst/BitsSent_6[3] (to ipClk_c)
                  --------
                    3.716   (44.9% logic, 55.1% route), 4 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.793ns delay ipReset to UART_Inst/SLICE_26 (3.716ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE        28   e 0.908       19.PADDI to *t/SLICE_45.D1 ipReset_c
CTOF_DEL    ---     0.238 *t/SLICE_45.D1 to *t/SLICE_45.F1 UART_Inst/SLICE_45
ROUTE         3   e 0.232 *t/SLICE_45.F1 to *t/SLICE_45.D0 UART_Inst/un1_BitsReceived_4_c1
CTOF_DEL    ---     0.238 *t/SLICE_45.D0 to *t/SLICE_45.F0 UART_Inst/SLICE_45
ROUTE         1   e 0.908 *t/SLICE_45.F0 to *t/SLICE_26.A1 UART_Inst/un1_BitsReceived_4_axbxc3
CTOF_DEL    ---     0.238 *t/SLICE_26.A1 to *t/SLICE_26.F1 UART_Inst/SLICE_26
ROUTE         1   e 0.001 *t/SLICE_26.F1 to */SLICE_26.DI1 UART_Inst/BitsReceived_7[3] (to ipClk_c)
                  --------
                    3.716   (44.9% logic, 55.1% route), 4 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.681ns delay ipReset to opUART_Tx_MGIOL (3.477ns delay and 0.204ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE        28   e 0.908       19.PADDI to *t/SLICE_52.B1 ipReset_c
CTOF_DEL    ---     0.238 *t/SLICE_52.B1 to *t/SLICE_52.F1 UART_Inst/SLICE_52
ROUTE         1   e 0.232 *t/SLICE_52.F1 to *t/SLICE_52.D0 UART_Inst/opTx_0_sqmuxa_0
CTOF_DEL    ---     0.238 *t/SLICE_52.D0 to *t/SLICE_52.F0 UART_Inst/SLICE_52
ROUTE         1   e 0.908 *t/SLICE_52.F0 to *_Tx_MGIOL.LSR UART_Inst.opTx_0_sqmuxa (to ipClk_c)
                  --------
                    3.477   (41.1% logic, 58.9% route), 3 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.432ns delay ipReset to UART_Inst/SLICE_32 (3.007ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE        28   e 0.908       19.PADDI to *t/SLICE_49.D0 ipReset_c
CTOF_DEL    ---     0.238 *t/SLICE_49.D0 to *t/SLICE_49.F0 UART_Inst/SLICE_49
ROUTE         1   e 0.908 *t/SLICE_49.F0 to */SLICE_32.LSR UART_Inst/opRxValid_0_sqmuxa (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.323ns delay ipReset to UART_Inst/SLICE_26 (3.246ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE        28   e 0.908       19.PADDI to *t/SLICE_45.D1 ipReset_c
CTOF_DEL    ---     0.238 *t/SLICE_45.D1 to *t/SLICE_45.F1 UART_Inst/SLICE_45
ROUTE         3   e 0.908 *t/SLICE_45.F1 to *t/SLICE_26.C0 UART_Inst/un1_BitsReceived_4_c1
CTOF_DEL    ---     0.238 *t/SLICE_26.C0 to *t/SLICE_26.F0 UART_Inst/SLICE_26
ROUTE         1   e 0.001 *t/SLICE_26.F0 to */SLICE_26.DI0 UART_Inst/un1_BitsReceived_4_axbxc2 (to ipClk_c)
                  --------
                    3.246   (44.0% logic, 56.0% route), 3 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.323ns delay ipReset to UART_Inst/SLICE_23 (3.246ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE        28   e 0.908       19.PADDI to *t/SLICE_27.D1 ipReset_c
CTOF_DEL    ---     0.238 *t/SLICE_27.D1 to *t/SLICE_27.F1 UART_Inst/SLICE_27
ROUTE         4   e 0.908 *t/SLICE_27.F1 to *t/SLICE_23.C1 UART_Inst/BitsSent_1_sqmuxa
CTOF_DEL    ---     0.238 *t/SLICE_23.C1 to *t/SLICE_23.F1 UART_Inst/SLICE_23
ROUTE         1   e 0.001 *t/SLICE_23.F1 to */SLICE_23.DI1 UART_Inst/un1_BitsSent_3_axbxc2 (to ipClk_c)
                  --------
                    3.246   (44.0% logic, 56.0% route), 3 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.323ns delay ipReset to UART_Inst/SLICE_23 (3.246ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE        28   e 0.908       19.PADDI to *t/SLICE_50.C0 ipReset_c
CTOF_DEL    ---     0.238 *t/SLICE_50.C0 to *t/SLICE_50.F0 UART_Inst/SLICE_50
ROUTE         2   e 0.908 *t/SLICE_50.F0 to *t/SLICE_23.B0 UART_Inst/BitsSent_0_sqmuxa
CTOF_DEL    ---     0.238 *t/SLICE_23.B0 to *t/SLICE_23.F0 UART_Inst/SLICE_23
ROUTE         1   e 0.001 *t/SLICE_23.F0 to */SLICE_23.DI0 UART_Inst/BitsSent_6[1] (to ipClk_c)
                  --------
                    3.246   (44.0% logic, 56.0% route), 3 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.323ns delay ipReset to UART_Inst/SLICE_25 (3.246ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE        28   e 0.908       19.PADDI to *t/SLICE_45.D1 ipReset_c
CTOF_DEL    ---     0.238 *t/SLICE_45.D1 to *t/SLICE_45.F1 UART_Inst/SLICE_45
ROUTE         3   e 0.908 *t/SLICE_45.F1 to *t/SLICE_25.B1 UART_Inst/un1_BitsReceived_4_c1
CTOF_DEL    ---     0.238 *t/SLICE_25.B1 to *t/SLICE_25.F1 UART_Inst/SLICE_25
ROUTE         1   e 0.001 *t/SLICE_25.F1 to */SLICE_25.DI1 UART_Inst/un1_BitsReceived_4_axbxc1 (to ipClk_c)
                  --------
                    3.246   (44.0% logic, 56.0% route), 3 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipReset to UART_Inst/SLICE_55 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE        28   e 0.908       19.PADDI to *t/SLICE_48.D0 ipReset_c
CTOF_DEL    ---     0.238 *t/SLICE_48.D0 to *t/SLICE_48.F0 UART_Inst/SLICE_48
ROUTE         5   e 0.908 *t/SLICE_48.F0 to *t/SLICE_55.CE UART_Inst/opRxData_1_sqmuxa (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipReset to UART_Inst/SLICE_33 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE        28   e 0.908       19.PADDI to *t/SLICE_46.C0 ipReset_c
CTOF_DEL    ---     0.238 *t/SLICE_46.C0 to *t/SLICE_46.F0 UART_Inst/SLICE_46
ROUTE         2   e 0.908 *t/SLICE_46.F0 to *t/SLICE_33.CE UART_Inst.opTxBusy_1_sqmuxa_i (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipReset to UART_Inst/SLICE_56 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE        28   e 0.908       19.PADDI to *t/SLICE_48.D0 ipReset_c
CTOF_DEL    ---     0.238 *t/SLICE_48.D0 to *t/SLICE_48.F0 UART_Inst/SLICE_48
ROUTE         5   e 0.908 *t/SLICE_48.F0 to *t/SLICE_56.CE UART_Inst/opRxData_1_sqmuxa (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipReset to UART_Inst/SLICE_42 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE        28   e 0.908       19.PADDI to *t/SLICE_48.D0 ipReset_c
CTOF_DEL    ---     0.238 *t/SLICE_48.D0 to *t/SLICE_48.F0 UART_Inst/SLICE_48
ROUTE         5   e 0.908 *t/SLICE_48.F0 to *t/SLICE_42.CE UART_Inst/opRxData_1_sqmuxa (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipReset to UART_Inst/SLICE_35 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE        28   e 0.908       19.PADDI to *t/SLICE_48.D0 ipReset_c
CTOF_DEL    ---     0.238 *t/SLICE_48.D0 to *t/SLICE_48.F0 UART_Inst/SLICE_48
ROUTE         5   e 0.908 *t/SLICE_48.F0 to *t/SLICE_35.CE UART_Inst/opRxData_1_sqmuxa (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipReset to UART_Inst/SLICE_31 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE        28   e 0.908       19.PADDI to *t/SLICE_48.D0 ipReset_c
CTOF_DEL    ---     0.238 *t/SLICE_48.D0 to *t/SLICE_48.F0 UART_Inst/SLICE_48
ROUTE         5   e 0.908 *t/SLICE_48.F0 to *t/SLICE_31.CE UART_Inst/opRxData_1_sqmuxa (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.107ns delay ipReset to opUART_Tx_MGIOL (3.007ns delay and 0.100ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE        28   e 0.908       19.PADDI to *t/SLICE_47.D0 ipReset_c
CTOF_DEL    ---     0.238 *t/SLICE_47.D0 to *t/SLICE_47.F0 UART_Inst/SLICE_47
ROUTE         1   e 0.908 *t/SLICE_47.F0 to *x_MGIOL.ONEG0 UART_Inst.opTx_7 (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.049ns delay ipReset to opUART_Tx_MGIOL (3.007ns delay and 0.042ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE        28   e 0.908       19.PADDI to *t/SLICE_46.C0 ipReset_c
CTOF_DEL    ---     0.238 *t/SLICE_46.C0 to *t/SLICE_46.F0 UART_Inst/SLICE_46
ROUTE         2   e 0.908 *t/SLICE_46.F0 to *T_Tx_MGIOL.CE UART_Inst.opTxBusy_1_sqmuxa_i (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipUART_Rx" CLKPORT "ipClk" 

Report:    2.754ns delay ipUART_Rx to ipUART_Rx_MGIOL (1.861ns delay and 0.893ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953  ipUART_Rx.PAD to *UART_Rx.PADDI ipUART_Rx
ROUTE         1   e 0.908 *UART_Rx.PADDI to *T_Rx_MGIOL.DI ipUART_Rx_c (to ipClk_c)
                  --------
                    1.861   (51.2% logic, 48.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.647ns delay ipReset to UART_Inst/SLICE_27 (2.570ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE        28   e 0.908       19.PADDI to *t/SLICE_27.D1 ipReset_c
CTOF_DEL    ---     0.238 *t/SLICE_27.D1 to *t/SLICE_27.F1 UART_Inst/SLICE_27
ROUTE         4   e 0.232 *t/SLICE_27.F1 to *t/SLICE_27.A0 UART_Inst/BitsSent_1_sqmuxa
CTOF_DEL    ---     0.238 *t/SLICE_27.A0 to *t/SLICE_27.F0 UART_Inst/SLICE_27
ROUTE         1   e 0.001 *t/SLICE_27.F0 to */SLICE_27.DI0 UART_Inst/un1_BitsSent_3_axbxc0 (to ipClk_c)
                  --------
                    2.570   (55.6% logic, 44.4% route), 3 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.647ns delay ipReset to UART_Inst/SLICE_32 (2.570ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE        28   e 0.908       19.PADDI to *t/SLICE_32.D1 ipReset_c
CTOF_DEL    ---     0.238 *t/SLICE_32.D1 to *t/SLICE_32.F1 UART_Inst/SLICE_32
ROUTE         1   e 0.232 *t/SLICE_32.F1 to *t/SLICE_32.A0 UART_Inst/un1_ipReset
CTOF_DEL    ---     0.238 *t/SLICE_32.A0 to *t/SLICE_32.F0 UART_Inst/SLICE_32
ROUTE         1   e 0.001 *t/SLICE_32.F0 to */SLICE_32.DI0 UART_Inst/fb_0 (to ipClk_c)
                  --------
                    2.570   (55.6% logic, 44.4% route), 3 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.286ns delay ipReset to SLICE_10 (1.861ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE        28   e 0.908       19.PADDI to   SLICE_10.LSR ipReset_c (to ipClk_c)
                  --------
                    1.861   (51.2% logic, 48.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.286ns delay ipReset to SLICE_11 (1.861ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE        28   e 0.908       19.PADDI to   SLICE_11.LSR ipReset_c (to ipClk_c)
                  --------
                    1.861   (51.2% logic, 48.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.286ns delay ipReset to SLICE_12 (1.861ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE        28   e 0.908       19.PADDI to   SLICE_12.LSR ipReset_c (to ipClk_c)
                  --------
                    1.861   (51.2% logic, 48.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.286ns delay ipReset to SLICE_13 (1.861ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE        28   e 0.908       19.PADDI to   SLICE_13.LSR ipReset_c (to ipClk_c)
                  --------
                    1.861   (51.2% logic, 48.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.286ns delay ipReset to SLICE_14 (1.861ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE        28   e 0.908       19.PADDI to   SLICE_14.LSR ipReset_c (to ipClk_c)
                  --------
                    1.861   (51.2% logic, 48.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.286ns delay ipReset to SLICE_15 (1.861ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE        28   e 0.908       19.PADDI to   SLICE_15.LSR ipReset_c (to ipClk_c)
                  --------
                    1.861   (51.2% logic, 48.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.286ns delay ipReset to SLICE_16 (1.861ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE        28   e 0.908       19.PADDI to   SLICE_16.LSR ipReset_c (to ipClk_c)
                  --------
                    1.861   (51.2% logic, 48.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.286ns delay ipReset to SLICE_17 (1.861ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE        28   e 0.908       19.PADDI to   SLICE_17.LSR ipReset_c (to ipClk_c)
                  --------
                    1.861   (51.2% logic, 48.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.286ns delay ipReset to SLICE_18 (1.861ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE        28   e 0.908       19.PADDI to   SLICE_18.LSR ipReset_c (to ipClk_c)
                  --------
                    1.861   (51.2% logic, 48.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.286ns delay ipReset to SLICE_19 (1.861ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE        28   e 0.908       19.PADDI to   SLICE_19.LSR ipReset_c (to ipClk_c)
                  --------
                    1.861   (51.2% logic, 48.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.286ns delay ipReset to SLICE_20 (1.861ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE        28   e 0.908       19.PADDI to   SLICE_20.LSR ipReset_c (to ipClk_c)
                  --------
                    1.861   (51.2% logic, 48.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.286ns delay ipReset to SLICE_21 (1.861ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE        28   e 0.908       19.PADDI to   SLICE_21.LSR ipReset_c (to ipClk_c)
                  --------
                    1.861   (51.2% logic, 48.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.286ns delay ipReset to SLICE_22 (1.861ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE        28   e 0.908       19.PADDI to   SLICE_22.LSR ipReset_c (to ipClk_c)
                  --------
                    1.861   (51.2% logic, 48.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.286ns delay ipReset to SLICE_7 (1.861ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE        28   e 0.908       19.PADDI to    SLICE_7.LSR ipReset_c (to ipClk_c)
                  --------
                    1.861   (51.2% logic, 48.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.286ns delay ipReset to SLICE_8 (1.861ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE        28   e 0.908       19.PADDI to    SLICE_8.LSR ipReset_c (to ipClk_c)
                  --------
                    1.861   (51.2% logic, 48.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.286ns delay ipReset to SLICE_9 (1.861ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE        28   e 0.908       19.PADDI to    SLICE_9.LSR ipReset_c (to ipClk_c)
                  --------
                    1.861   (51.2% logic, 48.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.286ns delay ipReset to UART_Inst/SLICE_33 (1.861ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE        28   e 0.908       19.PADDI to */SLICE_33.LSR ipReset_c (to ipClk_c)
                  --------
                    1.861   (51.2% logic, 48.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.177ns delay ipReset to UART_Inst/SLICE_25 (2.100ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE        28   e 0.908       19.PADDI to *t/SLICE_25.D0 ipReset_c
CTOF_DEL    ---     0.238 *t/SLICE_25.D0 to *t/SLICE_25.F0 UART_Inst/SLICE_25
ROUTE         1   e 0.001 *t/SLICE_25.F0 to */SLICE_25.DI0 UART_Inst/BitsReceived_7[0] (to ipClk_c)
                  --------
                    2.100   (56.7% logic, 43.3% route), 2 logic levels.


================================================================================
<A name="map_twr_pref_0_3"></A>Preference: Unconstrained: CLOCK_TO_OUT
            9 unconstrained paths found
--------------------------------------------------------------------------------

Unconstrained Preference:
   CLOCK_TO_OUT PORT "opUART_Tx" CLKPORT "ipClk" 

Report:    3.146ns delay opUART_Tx_MGIOL to opUART_Tx

   Name    Fanout   Delay (ns)          Site               Resource
C2OUT_DEL   ---     1.367 *_Tx_MGIOL.CLK to *x_MGIOL.IOLDO opUART_Tx_MGIOL (from ipClk_c)
ROUTE         1   e 0.908 *x_MGIOL.IOLDO to *UART_Tx.IOLDO opUART_Tx_c
DOPAD_DEL   ---     0.871 *UART_Tx.IOLDO to  opUART_Tx.PAD opUART_Tx
                  --------
                    3.146   (71.1% logic, 28.9% route), 2 logic levels.

Unconstrained Preference:
   CLOCK_TO_OUT PORT "opLED[0]" CLKPORT "ipClk" 

Report:    2.388ns delay SLICE_10 to opLED[0]

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363   SLICE_10.CLK to    SLICE_10.Q0 SLICE_10 (from ipClk_c)
ROUTE         2   e 0.908    SLICE_10.Q0 to       46.PADDO opLED_c[0]
DOPAD_DEL   ---     1.117       46.PADDO to         46.PAD opLED[0]
                  --------
                    2.388   (62.0% logic, 38.0% route), 2 logic levels.

Unconstrained Preference:
   CLOCK_TO_OUT PORT "opLED[1]" CLKPORT "ipClk" 

Report:    2.388ns delay SLICE_10 to opLED[1]

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363   SLICE_10.CLK to    SLICE_10.Q1 SLICE_10 (from ipClk_c)
ROUTE         2   e 0.908    SLICE_10.Q1 to       45.PADDO opLED_c[1]
DOPAD_DEL   ---     1.117       45.PADDO to         45.PAD opLED[1]
                  --------
                    2.388   (62.0% logic, 38.0% route), 2 logic levels.

Unconstrained Preference:
   CLOCK_TO_OUT PORT "opLED[6]" CLKPORT "ipClk" 

Report:    2.388ns delay SLICE_7 to opLED[6]

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363    SLICE_7.CLK to     SLICE_7.Q0 SLICE_7 (from ipClk_c)
ROUTE         2   e 0.908     SLICE_7.Q0 to       38.PADDO opLED_c[6]
DOPAD_DEL   ---     1.117       38.PADDO to         38.PAD opLED[6]
                  --------
                    2.388   (62.0% logic, 38.0% route), 2 logic levels.

Unconstrained Preference:
   CLOCK_TO_OUT PORT "opLED[7]" CLKPORT "ipClk" 

Report:    2.388ns delay SLICE_7 to opLED[7]

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363    SLICE_7.CLK to     SLICE_7.Q1 SLICE_7 (from ipClk_c)
ROUTE         2   e 0.908     SLICE_7.Q1 to       37.PADDO opLED_c[7]
DOPAD_DEL   ---     1.117       37.PADDO to         37.PAD opLED[7]
                  --------
                    2.388   (62.0% logic, 38.0% route), 2 logic levels.

Unconstrained Preference:
   CLOCK_TO_OUT PORT "opLED[4]" CLKPORT "ipClk" 

Report:    2.388ns delay SLICE_8 to opLED[4]

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363    SLICE_8.CLK to     SLICE_8.Q0 SLICE_8 (from ipClk_c)
ROUTE         2   e 0.908     SLICE_8.Q0 to       40.PADDO opLED_c[4]
DOPAD_DEL   ---     1.117       40.PADDO to         40.PAD opLED[4]
                  --------
                    2.388   (62.0% logic, 38.0% route), 2 logic levels.

Unconstrained Preference:
   CLOCK_TO_OUT PORT "opLED[5]" CLKPORT "ipClk" 

Report:    2.388ns delay SLICE_8 to opLED[5]

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363    SLICE_8.CLK to     SLICE_8.Q1 SLICE_8 (from ipClk_c)
ROUTE         2   e 0.908     SLICE_8.Q1 to       39.PADDO opLED_c[5]
DOPAD_DEL   ---     1.117       39.PADDO to         39.PAD opLED[5]
                  --------
                    2.388   (62.0% logic, 38.0% route), 2 logic levels.

Unconstrained Preference:
   CLOCK_TO_OUT PORT "opLED[2]" CLKPORT "ipClk" 

Report:    2.388ns delay SLICE_9 to opLED[2]

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363    SLICE_9.CLK to     SLICE_9.Q0 SLICE_9 (from ipClk_c)
ROUTE         2   e 0.908     SLICE_9.Q0 to       44.PADDO opLED_c[2]
DOPAD_DEL   ---     1.117       44.PADDO to         44.PAD opLED[2]
                  --------
                    2.388   (62.0% logic, 38.0% route), 2 logic levels.

Unconstrained Preference:
   CLOCK_TO_OUT PORT "opLED[3]" CLKPORT "ipClk" 

Report:    2.388ns delay SLICE_9 to opLED[3]

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363    SLICE_9.CLK to     SLICE_9.Q1 SLICE_9 (from ipClk_c)
ROUTE         2   e 0.908     SLICE_9.Q1 to       43.PADDO opLED_c[3]
DOPAD_DEL   ---     1.117       43.PADDO to         43.PAD opLED[3]
                  --------
                    2.388   (62.0% logic, 38.0% route), 2 logic levels.


================================================================================
<A name="map_twr_pref_0_4"></A>Preference: Unconstrained: MAXDELAY
            0 unconstrained paths found
--------------------------------------------------------------------------------

<A name="mtw1_set_rs"></A><B><U><big>Report Summary</big></U></B>
--------------
----------------------------------------------------------------------------
Preference                              |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY PORT "ipClk" 50.000000 MHz ;  |   50.000 MHz|  181.984 MHz|   6  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


<A name="mtw1_set_clkda"></A><B><U><big>Clock Domains Analysis</big></U></B>
------------------------

Found 1 clocks:

Clock Domain: ipClk_c   Source: ipClk.PAD   Loads: 43
   Covered under: FREQUENCY PORT "ipClk" 50.000000 MHz ;


--------------------------------------------------------------------------------
<A name="mtw1_set_uncoverconns"></A><B><U><big>                Connections not covered by the preferences</big></U></B>
--------------------------------------------------------------------------------

     Delay                        Element                 Net

  e 0.908ns pUART_Tx_MGIOL.IOLDO to      opUART_Tx.IOLDO opUART_Tx_c
  e 0.908ns        ipReset.PADDI to          SLICE_7.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to          SLICE_8.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to          SLICE_9.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to         SLICE_10.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to         SLICE_11.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to         SLICE_12.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to         SLICE_13.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to         SLICE_14.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to         SLICE_15.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to         SLICE_16.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to         SLICE_17.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to         SLICE_18.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to         SLICE_19.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to         SLICE_20.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to         SLICE_21.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to         SLICE_22.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to ART_Inst/SLICE_25.D0 ipReset_c
  e 0.908ns        ipReset.PADDI to ART_Inst/SLICE_26.D1 ipReset_c
  e 0.908ns        ipReset.PADDI to ART_Inst/SLICE_27.D1 ipReset_c
  e 0.908ns        ipReset.PADDI to ART_Inst/SLICE_32.D1 ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_33.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to ART_Inst/SLICE_45.D1 ipReset_c
  e 0.908ns        ipReset.PADDI to ART_Inst/SLICE_46.C0 ipReset_c
  e 0.908ns        ipReset.PADDI to ART_Inst/SLICE_47.D0 ipReset_c
  e 0.908ns        ipReset.PADDI to ART_Inst/SLICE_48.D0 ipReset_c
  e 0.908ns        ipReset.PADDI to ART_Inst/SLICE_49.D0 ipReset_c
  e 0.908ns        ipReset.PADDI to ART_Inst/SLICE_50.C0 ipReset_c
  e 0.908ns        ipReset.PADDI to ART_Inst/SLICE_52.B1 ipReset_c
  e 0.908ns           SLICE_7.Q1 to       opLED[7].PADDO opLED_c[7]
  e 0.908ns      ipUART_Rx.PADDI to   ipUART_Rx_MGIOL.DI ipUART_Rx_c
  e 0.908ns          SLICE_10.Q0 to       opLED[0].PADDO opLED_c[0]
  e 0.908ns          SLICE_10.Q1 to       opLED[1].PADDO opLED_c[1]
  e 0.908ns           SLICE_9.Q0 to       opLED[2].PADDO opLED_c[2]
  e 0.908ns           SLICE_9.Q1 to       opLED[3].PADDO opLED_c[3]
  e 0.908ns           SLICE_8.Q0 to       opLED[4].PADDO opLED_c[4]
  e 0.908ns           SLICE_8.Q1 to       opLED[5].PADDO opLED_c[5]
  e 0.908ns           SLICE_7.Q0 to       opLED[6].PADDO opLED_c[6]

--------------------------------------------------------------------------------


<A name="mtw1_set_ts"></A><B><U><big>Timing summary (Setup):</big></U></B>
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 1118 paths, 1 nets, and 413 connections (91.57% coverage)

--------------------------------------------------------------------------------
<A name="Map_Twr_hold"></A><B><U><big>Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.12.0.240.2</big></U></B>
Fri Apr 29 13:14:17 2022

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

<A name="mtw1_hold_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Command line:    trce -v 1 -c -u 0 -gt -mapchkpnt 0 -sethld -o Counter_impl1.tw1 -gui -msgset C:/Users/reeve/git/EEE5117,8Z/Projects/Counter/promote.xml Counter_impl1_map.ncd Counter_impl1.prf 
Design file:     counter_impl1_map.ncd
Preference file: counter_impl1.prf
Device,speed:    LFXP2-5E,M
Report level:    verbose report, limited to 1 item per preference
--------------------------------------------------------------------------------

<A name="mtw1_hold_ps"></A><B><U><big>Preference Summary</big></U></B>

<LI><A href='#map_twr_pref_1_0' Target='right'>FREQUENCY PORT "ipClk" 50.000000 MHz (0 errors)</A></LI>            1118 items scored, 0 timing errors detected.

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



================================================================================
<A name="map_twr_pref_1_0"></A>Preference: FREQUENCY PORT "ipClk" 50.000000 MHz ;
            1118 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.237ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              UART_Inst/opRxData[7]  (from ipClk_c +)
   Destination:    FF         Data in        UART_Inst/opRxData[6]  (to ipClk_c +)

   Delay:               0.223ns  (53.8% logic, 46.2% route), 1 logic levels.

 Constraint Details:

      0.223ns physical path delay UART_Inst/SLICE_42 to UART_Inst/SLICE_42 meets
     -0.014ns M_HLD and
      0.000ns delay constraint requirement (totaling -0.014ns) by 0.237ns

 Physical Path Details:

      Data path UART_Inst/SLICE_42 to UART_Inst/SLICE_42:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120 */SLICE_42.CLK to *t/SLICE_42.Q1 UART_Inst/SLICE_42 (from ipClk_c)
ROUTE         5   e 0.103 *t/SLICE_42.Q1 to *t/SLICE_42.M0 un7lto7 (to ipClk_c)
                  --------
                    0.223   (53.8% logic, 46.2% route), 1 logic levels.

<A name="mtw1_hold_rs"></A><B><U><big>Report Summary</big></U></B>
--------------
----------------------------------------------------------------------------
Preference(MIN Delays)                  |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY PORT "ipClk" 50.000000 MHz ;  |            -|            -|   1  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


<A name="mtw1_hold_clkda"></A><B><U><big>Clock Domains Analysis</big></U></B>
------------------------

Found 1 clocks:

Clock Domain: ipClk_c   Source: ipClk.PAD   Loads: 43
   Covered under: FREQUENCY PORT "ipClk" 50.000000 MHz ;


--------------------------------------------------------------------------------
<A name="mtw1_hold_uncoverconns"></A><B><U><big>                Connections not covered by the preferences</big></U></B>
--------------------------------------------------------------------------------

     Delay                        Element                 Net

  e 0.450ns pUART_Tx_MGIOL.IOLDO to      opUART_Tx.IOLDO opUART_Tx_c
  e 0.450ns        ipReset.PADDI to          SLICE_7.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to          SLICE_8.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to          SLICE_9.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to         SLICE_10.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to         SLICE_11.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to         SLICE_12.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to         SLICE_13.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to         SLICE_14.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to         SLICE_15.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to         SLICE_16.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to         SLICE_17.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to         SLICE_18.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to         SLICE_19.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to         SLICE_20.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to         SLICE_21.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to         SLICE_22.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to ART_Inst/SLICE_25.D0 ipReset_c
  e 0.450ns        ipReset.PADDI to ART_Inst/SLICE_26.D1 ipReset_c
  e 0.450ns        ipReset.PADDI to ART_Inst/SLICE_27.D1 ipReset_c
  e 0.450ns        ipReset.PADDI to ART_Inst/SLICE_32.D1 ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_33.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to ART_Inst/SLICE_45.D1 ipReset_c
  e 0.450ns        ipReset.PADDI to ART_Inst/SLICE_46.C0 ipReset_c
  e 0.450ns        ipReset.PADDI to ART_Inst/SLICE_47.D0 ipReset_c
  e 0.450ns        ipReset.PADDI to ART_Inst/SLICE_48.D0 ipReset_c
  e 0.450ns        ipReset.PADDI to ART_Inst/SLICE_49.D0 ipReset_c
  e 0.450ns        ipReset.PADDI to ART_Inst/SLICE_50.C0 ipReset_c
  e 0.450ns        ipReset.PADDI to ART_Inst/SLICE_52.B1 ipReset_c
  e 0.450ns           SLICE_7.Q1 to       opLED[7].PADDO opLED_c[7]
  e 0.450ns      ipUART_Rx.PADDI to   ipUART_Rx_MGIOL.DI ipUART_Rx_c
  e 0.450ns          SLICE_10.Q0 to       opLED[0].PADDO opLED_c[0]
  e 0.450ns          SLICE_10.Q1 to       opLED[1].PADDO opLED_c[1]
  e 0.450ns           SLICE_9.Q0 to       opLED[2].PADDO opLED_c[2]
  e 0.450ns           SLICE_9.Q1 to       opLED[3].PADDO opLED_c[3]
  e 0.450ns           SLICE_8.Q0 to       opLED[4].PADDO opLED_c[4]
  e 0.450ns           SLICE_8.Q1 to       opLED[5].PADDO opLED_c[5]
  e 0.450ns           SLICE_7.Q0 to       opLED[6].PADDO opLED_c[6]

--------------------------------------------------------------------------------


<A name="mtw1_hold_ts"></A><B><U><big>Timing summary (Hold):</big></U></B>
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 1118 paths, 1 nets, and 413 connections (91.57% coverage)



<A name="mtw1_ts"></A><B><U><big>Timing summary (Setup and Hold):</big></U></B>
---------------

Timing errors: 0 (setup), 0 (hold)
Score: 0 (setup), 0 (hold)
Cumulative negative slack: 0 (0+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------




<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
