// Verilog code for TopModule implementing a NOT gate

module TopModule (
    input in,
    output out
);

assign out = ~in;

endmodule
