#include <stdint.h>
#include "cfg_parser.h"
#include "boardParameters.h"


extern uint8_t RF9363_common_regs[2571][3];

STRU_cfgNode RF9363_common_nodeInfo = 
{
    .nodeId       = RF_INIT_REG_NODE_ID_0,
    .nodeElemCnt  = 2571,
    .nodeDataSize = sizeof(RF9363_common_regs)
};

uint8_t RF9363_common_regs[2571][3]  __attribute__ ((aligned (4))) =
{
    {0x83, 0xDF, 0x01},
    {0x82, 0x95, 0x14}, // Power up XO path (Default)
    {0x82, 0xA6, 0x0E}, // Enable Master Bias
    {0x82, 0xA8, 0x0E}, // Set Bandgap Trim
    {0x82, 0x92, 0x08}, // Set DCXO Coarse Tune[5:0]
    {0x82, 0x93, 0x80}, // Set DCXO Fine Tune [12:5]
    {0x82, 0x94, 0x00}, // Set DCXO Fine Tune [4:0]
    {0x82, 0xAB, 0x07}, // Set RF PLL reflclk scale to REFCLK * 2
    {0x82, 0xAC, 0xFF}, // Set RF PLL reflclk scale to REFCLK * 2
    {0x80, 0x09, 0x17}, // Enable Clocks
    {0xFF, 0x00, 0x14},  //WAIT 20  // waits 20 ms
    {0x80, 0x45, 0x00}, // Set BBPLL reflclk scale to REFCLK /1
    {0x80, 0x46, 0x02}, // Set BBPLL Loop Filter Charge Pump current
    {0x80, 0x48, 0xE8}, // Set BBPLL Loop Filter C1, R1
    {0x80, 0x49, 0x5B}, // Set BBPLL Loop Filter R2, C2, C1
    {0x80, 0x4A, 0x35}, // Set BBPLL Loop Filter C3,R2
    {0x80, 0x4B, 0xE0}, // Allow calibration to occur and set cal count to 1024 for max accuracy
    {0x80, 0x4E, 0x10}, // Set calibration clock to REFCLK/4 for more accuracy
    {0x80, 0x43, 0x33}, // BBPLL Freq Word (Fractional[7:0])
    {0x80, 0x42, 0x53}, // BBPLL Freq Word (Fractional[15:8])
    {0x80, 0x41, 0x1D}, // BBPLL Freq Word (Fractional[23:16])
    {0x80, 0x44, 0x11}, // BBPLL Freq Word (Integer[7:0])
    {0x80, 0x3F, 0x05}, // Start BBPLL Calibration
    {0x80, 0x3F, 0x01}, // Clear BBPLL start calibration bit
    {0x80, 0x4C, 0x86}, // Increase BBPLL KV and phase margin
    {0x80, 0x4D, 0x01}, // Increase BBPLL KV and phase margin
    {0x80, 0x4D, 0x05}, // Increase BBPLL KV and phase margin
    //{0xFF, 0x07, 0xd0},                                //WAIT_CALDONE   BBPLL,2000(0x7d0)   // Wait for BBPLL to lock, Timeout 2sec, Max BBPLL VCO Cal Time: 345.600 us (Done when 0x05E[7]==1)
    {0xF0, 0x5E, 0x17},                               //SPIRead 05E // Check BBPLL locked status  (0x05E[7]==1 is locked)
    {0x80, 0x02, 0xCE}, // Setup Tx Digital Filters/ Channels
    {0x80, 0x03, 0xCE}, // Setup Rx Digital Filters/ Channels
    {0x80, 0x04, 0x03}, // Select Rx input pin(A,B,C)/ Tx out pin (A,B)
    {0x80, 0x0A, 0x03}, // Set BBPLL post divide rate
    {0x80, 0x65, 0x7A}, // Enable clock to Tx FIR Filter and set Filter gain Setting 
    {0xFF, 0x00, 0x01},  //WAIT 1   // waits 1 ms
    {0x80, 0x60, 0x00}, // Write FIR coefficient address
    {0x80, 0x61, 0x3E}, // Write FIR coefficient data[7:0]
    {0x80, 0x62, 0x00}, // Write FIR coefficient data[15:8]
    {0x80, 0x65, 0x7E}, // Set Write EN to push data into FIR filter register map
    {0x80, 0x64, 0x00}, // Write to Read only register to delay ~1us
    {0x80, 0x64, 0x00}, // Write to Read only register to delay ~1us
    {0x80, 0x60, 0x01},
    {0x80, 0x61, 0xF1},
    {0x80, 0x62, 0xFF},
    {0x80, 0x65, 0x7E},
    {0x80, 0x64, 0x00},
    {0x80, 0x64, 0x00},
    {0x80, 0x60, 0x02},
    {0x80, 0x61, 0x8E},
    {0x80, 0x62, 0xFF},
    {0x80, 0x65, 0x7E},
    {0x80, 0x64, 0x00},
    {0x80, 0x64, 0x00},
    {0x80, 0x60, 0x03},
    {0x80, 0x61, 0xEA},
    {0x80, 0x62, 0xFF},
    {0x80, 0x65, 0x7E},
    {0x80, 0x64, 0x00},
    {0x80, 0x64, 0x00},
    {0x80, 0x60, 0x04},
    {0x80, 0x61, 0xA1},
    {0x80, 0x62, 0x00},
    {0x80, 0x65, 0x7E},
    {0x80, 0x64, 0x00},
    {0x80, 0x64, 0x00},
    {0x80, 0x60, 0x05},
    {0x80, 0x61, 0x56},
    {0x80, 0x62, 0x00},
    {0x80, 0x65, 0x7E},
    {0x80, 0x64, 0x00},
    {0x80, 0x64, 0x00},
    {0x80, 0x60, 0x06},
    {0x80, 0x61, 0x3A},
    {0x80, 0x62, 0xFF},
    {0x80, 0x65, 0x7E},
    {0x80, 0x64, 0x00},
    {0x80, 0x64, 0x00},
    {0x80, 0x60, 0x07},
    {0x80, 0x61, 0x4A},
    {0x80, 0x62, 0xFF},
    {0x80, 0x65, 0x7E},
    {0x80, 0x64, 0x00},
    {0x80, 0x64, 0x00},
    {0x80, 0x60, 0x08},
    {0x80, 0x61, 0xD4},
    {0x80, 0x62, 0x00},
    {0x80, 0x65, 0x7E},
    {0x80, 0x64, 0x00},
    {0x80, 0x64, 0x00},
    {0x80, 0x60, 0x09},
    {0x80, 0x61, 0x34},
    {0x80, 0x62, 0x01},
    {0x80, 0x65, 0x7E},
    {0x80, 0x64, 0x00},
    {0x80, 0x64, 0x00},
    {0x80, 0x60, 0x0A},
    {0x80, 0x61, 0x47},
    {0x80, 0x62, 0xFF},
    {0x80, 0x65, 0x7E},
    {0x80, 0x64, 0x00},
    {0x80, 0x64, 0x00},
    {0x80, 0x60, 0x0B},
    {0x80, 0x61, 0x35},
    {0x80, 0x62, 0xFE},
    {0x80, 0x65, 0x7E},
    {0x80, 0x64, 0x00},
    {0x80, 0x64, 0x00},
    {0x80, 0x60, 0x0C},
    {0x80, 0x61, 0x67},
    {0x80, 0x62, 0x00},
    {0x80, 0x65, 0x7E},
    {0x80, 0x64, 0x00},
    {0x80, 0x64, 0x00},
    {0x80, 0x60, 0x0D},
    {0x80, 0x61, 0x6E},
    {0x80, 0x62, 0x02},
    {0x80, 0x65, 0x7E},
    {0x80, 0x64, 0x00},
    {0x80, 0x64, 0x00},
    {0x80, 0x60, 0x0E},
    {0x80, 0x61, 0x35},
    {0x80, 0x62, 0x00},
    {0x80, 0x65, 0x7E},
    {0x80, 0x64, 0x00},
    {0x80, 0x64, 0x00},
    {0x80, 0x60, 0x0F},
    {0x80, 0x61, 0xF6},
    {0x80, 0x62, 0xFC},
    {0x80, 0x65, 0x7E},
    {0x80, 0x64, 0x00},
    {0x80, 0x64, 0x00},
    {0x80, 0x60, 0x10},
    {0x80, 0x61, 0xD7},
    {0x80, 0x62, 0xFE},
    {0x80, 0x65, 0x7E},
    {0x80, 0x64, 0x00},
    {0x80, 0x64, 0x00},
    {0x80, 0x60, 0x11},
    {0x80, 0x61, 0x86},
    {0x80, 0x62, 0x03},
    {0x80, 0x65, 0x7E},
    {0x80, 0x64, 0x00},
    {0x80, 0x64, 0x00},
    {0x80, 0x60, 0x12},
    {0x80, 0x61, 0x83},
    {0x80, 0x62, 0x02},
    {0x80, 0x65, 0x7E},
    {0x80, 0x64, 0x00},
    {0x80, 0x64, 0x00},
    {0x80, 0x60, 0x13},
    {0x80, 0x61, 0x40},
    {0x80, 0x62, 0xFC},
    {0x80, 0x65, 0x7E},
    {0x80, 0x64, 0x00},
    {0x80, 0x64, 0x00},
    {0x80, 0x60, 0x14},
    {0x80, 0x61, 0xAF},
    {0x80, 0x62, 0xFB},
    {0x80, 0x65, 0x7E},
    {0x80, 0x64, 0x00},
    {0x80, 0x64, 0x00},
    {0x80, 0x60, 0x15},
    {0x80, 0x61, 0x8D},
    {0x80, 0x62, 0x03},
    {0x80, 0x65, 0x7E},
    {0x80, 0x64, 0x00},
    {0x80, 0x64, 0x00},
    {0x80, 0x60, 0x16},
    {0x80, 0x61, 0xAA},
    {0x80, 0x62, 0x06},
    {0x80, 0x65, 0x7E},
    {0x80, 0x64, 0x00},
    {0x80, 0x64, 0x00},
    {0x80, 0x60, 0x17},
    {0x80, 0x61, 0x52},
    {0x80, 0x62, 0xFD},
    {0x80, 0x65, 0x7E},
    {0x80, 0x64, 0x00},
    {0x80, 0x64, 0x00},
    {0x80, 0x60, 0x18},
    {0x80, 0x61, 0x43},
    {0x80, 0x62, 0xF6},
    {0x80, 0x65, 0x7E},
    {0x80, 0x64, 0x00},
    {0x80, 0x64, 0x00},
    {0x80, 0x60, 0x19},
    {0x80, 0x61, 0xB2},
    {0x80, 0x62, 0x00},
    {0x80, 0x65, 0x7E},
    {0x80, 0x64, 0x00},
    {0x80, 0x64, 0x00},
    {0x80, 0x60, 0x1A},
    {0x80, 0x61, 0x13},
    {0x80, 0x62, 0x0E},
    {0x80, 0x65, 0x7E},
    {0x80, 0x64, 0x00},
    {0x80, 0x64, 0x00},
    {0x80, 0x60, 0x1B},
    {0x80, 0x61, 0x7E},
    {0x80, 0x62, 0x03},
    {0x80, 0x65, 0x7E},
    {0x80, 0x64, 0x00},
    {0x80, 0x64, 0x00},
    {0x80, 0x60, 0x1C},
    {0x80, 0x61, 0x68},
    {0x80, 0x62, 0xEA},
    {0x80, 0x65, 0x7E},
    {0x80, 0x64, 0x00},
    {0x80, 0x64, 0x00},
    {0x80, 0x60, 0x1D},
    {0x80, 0x61, 0xA9},
    {0x80, 0x62, 0xF1},
    {0x80, 0x65, 0x7E},
    {0x80, 0x64, 0x00},
    {0x80, 0x64, 0x00},
    {0x80, 0x60, 0x1E},
    {0x80, 0x61, 0xF7},
    {0x80, 0x62, 0x2C},
    {0x80, 0x65, 0x7E},
    {0x80, 0x64, 0x00},
    {0x80, 0x64, 0x00},
    {0x80, 0x60, 0x1F},
    {0x80, 0x61, 0x79},
    {0x80, 0x62, 0x6B},
    {0x80, 0x65, 0x7E},
    {0x80, 0x64, 0x00},
    {0x80, 0x64, 0x00},
    {0x80, 0x60, 0x20},
    {0x80, 0x61, 0x79},
    {0x80, 0x62, 0x6B},
    {0x80, 0x65, 0x7E},
    {0x80, 0x64, 0x00},
    {0x80, 0x64, 0x00},
    {0x80, 0x60, 0x21},
    {0x80, 0x61, 0xF7},
    {0x80, 0x62, 0x2C},
    {0x80, 0x65, 0x7E},
    {0x80, 0x64, 0x00},
    {0x80, 0x64, 0x00},
    {0x80, 0x60, 0x22},
    {0x80, 0x61, 0xA9},
    {0x80, 0x62, 0xF1},
    {0x80, 0x65, 0x7E},
    {0x80, 0x64, 0x00},
    {0x80, 0x64, 0x00},
    {0x80, 0x60, 0x23},
    {0x80, 0x61, 0x68},
    {0x80, 0x62, 0xEA},
    {0x80, 0x65, 0x7E},
    {0x80, 0x64, 0x00},
    {0x80, 0x64, 0x00},
    {0x80, 0x60, 0x24},
    {0x80, 0x61, 0x7E},
    {0x80, 0x62, 0x03},
    {0x80, 0x65, 0x7E},
    {0x80, 0x64, 0x00},
    {0x80, 0x64, 0x00},
    {0x80, 0x60, 0x25},
    {0x80, 0x61, 0x13},
    {0x80, 0x62, 0x0E},
    {0x80, 0x65, 0x7E},
    {0x80, 0x64, 0x00},
    {0x80, 0x64, 0x00},
    {0x80, 0x60, 0x26},
    {0x80, 0x61, 0xB2},
    {0x80, 0x62, 0x00},
    {0x80, 0x65, 0x7E},
    {0x80, 0x64, 0x00},
    {0x80, 0x64, 0x00},
    {0x80, 0x60, 0x27},
    {0x80, 0x61, 0x43},
    {0x80, 0x62, 0xF6},
    {0x80, 0x65, 0x7E},
    {0x80, 0x64, 0x00},
    {0x80, 0x64, 0x00},
    {0x80, 0x60, 0x28},
    {0x80, 0x61, 0x52},
    {0x80, 0x62, 0xFD},
    {0x80, 0x65, 0x7E},
    {0x80, 0x64, 0x00},
    {0x80, 0x64, 0x00},
    {0x80, 0x60, 0x29},
    {0x80, 0x61, 0xAA},
    {0x80, 0x62, 0x06},
    {0x80, 0x65, 0x7E},
    {0x80, 0x64, 0x00},
    {0x80, 0x64, 0x00},
    {0x80, 0x60, 0x2A},
    {0x80, 0x61, 0x8D},
    {0x80, 0x62, 0x03},
    {0x80, 0x65, 0x7E},
    {0x80, 0x64, 0x00},
    {0x80, 0x64, 0x00},
    {0x80, 0x60, 0x2B},
    {0x80, 0x61, 0xAF},
    {0x80, 0x62, 0xFB},
    {0x80, 0x65, 0x7E},
    {0x80, 0x64, 0x00},
    {0x80, 0x64, 0x00},
    {0x80, 0x60, 0x2C},
    {0x80, 0x61, 0x40},
    {0x80, 0x62, 0xFC},
    {0x80, 0x65, 0x7E},
    {0x80, 0x64, 0x00},
    {0x80, 0x64, 0x00},
    {0x80, 0x60, 0x2D},
    {0x80, 0x61, 0x83},
    {0x80, 0x62, 0x02},
    {0x80, 0x65, 0x7E},
    {0x80, 0x64, 0x00},
    {0x80, 0x64, 0x00},
    {0x80, 0x60, 0x2E},
    {0x80, 0x61, 0x86},
    {0x80, 0x62, 0x03},
    {0x80, 0x65, 0x7E},
    {0x80, 0x64, 0x00},
    {0x80, 0x64, 0x00},
    {0x80, 0x60, 0x2F},
    {0x80, 0x61, 0xD7},
    {0x80, 0x62, 0xFE},
    {0x80, 0x65, 0x7E},
    {0x80, 0x64, 0x00},
    {0x80, 0x64, 0x00},
    {0x80, 0x60, 0x30},
    {0x80, 0x61, 0xF6},
    {0x80, 0x62, 0xFC},
    {0x80, 0x65, 0x7E},
    {0x80, 0x64, 0x00},
    {0x80, 0x64, 0x00},
    {0x80, 0x60, 0x31},
    {0x80, 0x61, 0x35},
    {0x80, 0x62, 0x00},
    {0x80, 0x65, 0x7E},
    {0x80, 0x64, 0x00},
    {0x80, 0x64, 0x00},
    {0x80, 0x60, 0x32},
    {0x80, 0x61, 0x6E},
    {0x80, 0x62, 0x02},
    {0x80, 0x65, 0x7E},
    {0x80, 0x64, 0x00},
    {0x80, 0x64, 0x00},
    {0x80, 0x60, 0x33},
    {0x80, 0x61, 0x67},
    {0x80, 0x62, 0x00},
    {0x80, 0x65, 0x7E},
    {0x80, 0x64, 0x00},
    {0x80, 0x64, 0x00},
    {0x80, 0x60, 0x34},
    {0x80, 0x61, 0x35},
    {0x80, 0x62, 0xFE},
    {0x80, 0x65, 0x7E},
    {0x80, 0x64, 0x00},
    {0x80, 0x64, 0x00},
    {0x80, 0x60, 0x35},
    {0x80, 0x61, 0x47},
    {0x80, 0x62, 0xFF},
    {0x80, 0x65, 0x7E},
    {0x80, 0x64, 0x00},
    {0x80, 0x64, 0x00},
    {0x80, 0x60, 0x36},
    {0x80, 0x61, 0x34},
    {0x80, 0x62, 0x01},
    {0x80, 0x65, 0x7E},
    {0x80, 0x64, 0x00},
    {0x80, 0x64, 0x00},
    {0x80, 0x60, 0x37},
    {0x80, 0x61, 0xD4},
    {0x80, 0x62, 0x00},
    {0x80, 0x65, 0x7E},
    {0x80, 0x64, 0x00},
    {0x80, 0x64, 0x00},
    {0x80, 0x60, 0x38},
    {0x80, 0x61, 0x4A},
    {0x80, 0x62, 0xFF},
    {0x80, 0x65, 0x7E},
    {0x80, 0x64, 0x00},
    {0x80, 0x64, 0x00},
    {0x80, 0x60, 0x39},
    {0x80, 0x61, 0x3A},
    {0x80, 0x62, 0xFF},
    {0x80, 0x65, 0x7E},
    {0x80, 0x64, 0x00},
    {0x80, 0x64, 0x00},
    {0x80, 0x60, 0x3A},
    {0x80, 0x61, 0x56},
    {0x80, 0x62, 0x00},
    {0x80, 0x65, 0x7E},
    {0x80, 0x64, 0x00},
    {0x80, 0x64, 0x00},
    {0x80, 0x60, 0x3B},
    {0x80, 0x61, 0xA1},
    {0x80, 0x62, 0x00},
    {0x80, 0x65, 0x7E},
    {0x80, 0x64, 0x00},
    {0x80, 0x64, 0x00},
    {0x80, 0x60, 0x3C},
    {0x80, 0x61, 0xEA},
    {0x80, 0x62, 0xFF},
    {0x80, 0x65, 0x7E},
    {0x80, 0x64, 0x00},
    {0x80, 0x64, 0x00},
    {0x80, 0x60, 0x3D},
    {0x80, 0x61, 0x8E},
    {0x80, 0x62, 0xFF},
    {0x80, 0x65, 0x7E},
    {0x80, 0x64, 0x00},
    {0x80, 0x64, 0x00},
    {0x80, 0x60, 0x3E},
    {0x80, 0x61, 0xF1},
    {0x80, 0x62, 0xFF},
    {0x80, 0x65, 0x7E},
    {0x80, 0x64, 0x00},
    {0x80, 0x64, 0x00},
    {0x80, 0x60, 0x3F},
    {0x80, 0x61, 0x3E},
    {0x80, 0x62, 0x00},
    {0x80, 0x65, 0x7E},
    {0x80, 0x64, 0x00},
    {0x80, 0x64, 0x00},
    {0x80, 0x60, 0x40},
    {0x80, 0x61, 0x00},
    {0x80, 0x62, 0x00},
    {0x80, 0x65, 0x7E},
    {0x80, 0x64, 0x00},
    {0x80, 0x64, 0x00},
    {0x80, 0x60, 0x41},
    {0x80, 0x61, 0x00},
    {0x80, 0x62, 0x00},
    {0x80, 0x65, 0x7E},
    {0x80, 0x64, 0x00},
    {0x80, 0x64, 0x00},
    {0x80, 0x60, 0x42},
    {0x80, 0x61, 0x00},
    {0x80, 0x62, 0x00},
    {0x80, 0x65, 0x7E},
    {0x80, 0x64, 0x00},
    {0x80, 0x64, 0x00},
    {0x80, 0x60, 0x43},
    {0x80, 0x61, 0x00},
    {0x80, 0x62, 0x00},
    {0x80, 0x65, 0x7E},
    {0x80, 0x64, 0x00},
    {0x80, 0x64, 0x00},
    {0x80, 0x60, 0x44},
    {0x80, 0x61, 0x00},
    {0x80, 0x62, 0x00},
    {0x80, 0x65, 0x7E},
    {0x80, 0x64, 0x00},
    {0x80, 0x64, 0x00},
    {0x80, 0x60, 0x45},
    {0x80, 0x61, 0x00},
    {0x80, 0x62, 0x00},
    {0x80, 0x65, 0x7E},
    {0x80, 0x64, 0x00},
    {0x80, 0x64, 0x00},
    {0x80, 0x60, 0x46},
    {0x80, 0x61, 0x00},
    {0x80, 0x62, 0x00},
    {0x80, 0x65, 0x7E},
    {0x80, 0x64, 0x00},
    {0x80, 0x64, 0x00},
    {0x80, 0x60, 0x47},
    {0x80, 0x61, 0x00},
    {0x80, 0x62, 0x00},
    {0x80, 0x65, 0x7E},
    {0x80, 0x64, 0x00},
    {0x80, 0x64, 0x00},
    {0x80, 0x60, 0x48},
    {0x80, 0x61, 0x00},
    {0x80, 0x62, 0x00},
    {0x80, 0x65, 0x7E},
    {0x80, 0x64, 0x00},
    {0x80, 0x64, 0x00},
    {0x80, 0x60, 0x49},
    {0x80, 0x61, 0x00},
    {0x80, 0x62, 0x00},
    {0x80, 0x65, 0x7E},
    {0x80, 0x64, 0x00},
    {0x80, 0x64, 0x00},
    {0x80, 0x60, 0x4A},
    {0x80, 0x61, 0x00},
    {0x80, 0x62, 0x00},
    {0x80, 0x65, 0x7E},
    {0x80, 0x64, 0x00},
    {0x80, 0x64, 0x00},
    {0x80, 0x60, 0x4B},
    {0x80, 0x61, 0x00},
    {0x80, 0x62, 0x00},
    {0x80, 0x65, 0x7E},
    {0x80, 0x64, 0x00},
    {0x80, 0x64, 0x00},
    {0x80, 0x60, 0x4C},
    {0x80, 0x61, 0x00},
    {0x80, 0x62, 0x00},
    {0x80, 0x65, 0x7E},
    {0x80, 0x64, 0x00},
    {0x80, 0x64, 0x00},
    {0x80, 0x60, 0x4D},
    {0x80, 0x61, 0x00},
    {0x80, 0x62, 0x00},
    {0x80, 0x65, 0x7E},
    {0x80, 0x64, 0x00},
    {0x80, 0x64, 0x00},
    {0x80, 0x60, 0x4E},
    {0x80, 0x61, 0x00},
    {0x80, 0x62, 0x00},
    {0x80, 0x65, 0x7E},
    {0x80, 0x64, 0x00},
    {0x80, 0x64, 0x00},
    {0x80, 0x60, 0x4F},
    {0x80, 0x61, 0x00},
    {0x80, 0x62, 0x00},
    {0x80, 0x65, 0x7E},
    {0x80, 0x64, 0x00},
    {0x80, 0x64, 0x00},
    {0x80, 0x60, 0x50},
    {0x80, 0x61, 0x00},
    {0x80, 0x62, 0x00},
    {0x80, 0x65, 0x7E},
    {0x80, 0x64, 0x00},
    {0x80, 0x64, 0x00},
    {0x80, 0x60, 0x51},
    {0x80, 0x61, 0x00},
    {0x80, 0x62, 0x00},
    {0x80, 0x65, 0x7E},
    {0x80, 0x64, 0x00},
    {0x80, 0x64, 0x00},
    {0x80, 0x60, 0x52},
    {0x80, 0x61, 0x00},
    {0x80, 0x62, 0x00},
    {0x80, 0x65, 0x7E},
    {0x80, 0x64, 0x00},
    {0x80, 0x64, 0x00},
    {0x80, 0x60, 0x53},
    {0x80, 0x61, 0x00},
    {0x80, 0x62, 0x00},
    {0x80, 0x65, 0x7E},
    {0x80, 0x64, 0x00},
    {0x80, 0x64, 0x00},
    {0x80, 0x60, 0x54},
    {0x80, 0x61, 0x00},
    {0x80, 0x62, 0x00},
    {0x80, 0x65, 0x7E},
    {0x80, 0x64, 0x00},
    {0x80, 0x64, 0x00},
    {0x80, 0x60, 0x55},
    {0x80, 0x61, 0x00},
    {0x80, 0x62, 0x00},
    {0x80, 0x65, 0x7E},
    {0x80, 0x64, 0x00},
    {0x80, 0x64, 0x00},
    {0x80, 0x60, 0x56},
    {0x80, 0x61, 0x00},
    {0x80, 0x62, 0x00},
    {0x80, 0x65, 0x7E},
    {0x80, 0x64, 0x00},
    {0x80, 0x64, 0x00},
    {0x80, 0x60, 0x57},
    {0x80, 0x61, 0x00},
    {0x80, 0x62, 0x00},
    {0x80, 0x65, 0x7E},
    {0x80, 0x64, 0x00},
    {0x80, 0x64, 0x00},
    {0x80, 0x60, 0x58},
    {0x80, 0x61, 0x00},
    {0x80, 0x62, 0x00},
    {0x80, 0x65, 0x7E},
    {0x80, 0x64, 0x00},
    {0x80, 0x64, 0x00},
    {0x80, 0x60, 0x59},
    {0x80, 0x61, 0x00},
    {0x80, 0x62, 0x00},
    {0x80, 0x65, 0x7E},
    {0x80, 0x64, 0x00},
    {0x80, 0x64, 0x00},
    {0x80, 0x60, 0x5A},
    {0x80, 0x61, 0x00},
    {0x80, 0x62, 0x00},
    {0x80, 0x65, 0x7E},
    {0x80, 0x64, 0x00},
    {0x80, 0x64, 0x00},
    {0x80, 0x60, 0x5B},
    {0x80, 0x61, 0x00},
    {0x80, 0x62, 0x00},
    {0x80, 0x65, 0x7E},
    {0x80, 0x64, 0x00},
    {0x80, 0x64, 0x00},
    {0x80, 0x60, 0x5C},
    {0x80, 0x61, 0x00},
    {0x80, 0x62, 0x00},
    {0x80, 0x65, 0x7E},
    {0x80, 0x64, 0x00},
    {0x80, 0x64, 0x00},
    {0x80, 0x60, 0x5D},
    {0x80, 0x61, 0x00},
    {0x80, 0x62, 0x00},
    {0x80, 0x65, 0x7E},
    {0x80, 0x64, 0x00},
    {0x80, 0x64, 0x00},
    {0x80, 0x60, 0x5E},
    {0x80, 0x61, 0x00},
    {0x80, 0x62, 0x00},
    {0x80, 0x65, 0x7E},
    {0x80, 0x64, 0x00},
    {0x80, 0x64, 0x00},
    {0x80, 0x60, 0x5F},
    {0x80, 0x61, 0x00},
    {0x80, 0x62, 0x00},
    {0x80, 0x65, 0x7E},
    {0x80, 0x64, 0x00},
    {0x80, 0x64, 0x00},
    {0x80, 0x60, 0x60},
    {0x80, 0x61, 0x00},
    {0x80, 0x62, 0x00},
    {0x80, 0x65, 0x7E},
    {0x80, 0x64, 0x00},
    {0x80, 0x64, 0x00},
    {0x80, 0x60, 0x61},
    {0x80, 0x61, 0x00},
    {0x80, 0x62, 0x00},
    {0x80, 0x65, 0x7E},
    {0x80, 0x64, 0x00},
    {0x80, 0x64, 0x00},
    {0x80, 0x60, 0x62},
    {0x80, 0x61, 0x00},
    {0x80, 0x62, 0x00},
    {0x80, 0x65, 0x7E},
    {0x80, 0x64, 0x00},
    {0x80, 0x64, 0x00},
    {0x80, 0x60, 0x63},
    {0x80, 0x61, 0x00},
    {0x80, 0x62, 0x00},
    {0x80, 0x65, 0x7E},
    {0x80, 0x64, 0x00},
    {0x80, 0x64, 0x00},
    {0x80, 0x60, 0x64},
    {0x80, 0x61, 0x00},
    {0x80, 0x62, 0x00},
    {0x80, 0x65, 0x7E},
    {0x80, 0x64, 0x00},
    {0x80, 0x64, 0x00},
    {0x80, 0x60, 0x65},
    {0x80, 0x61, 0x00},
    {0x80, 0x62, 0x00},
    {0x80, 0x65, 0x7E},
    {0x80, 0x64, 0x00},
    {0x80, 0x64, 0x00},
    {0x80, 0x60, 0x66},
    {0x80, 0x61, 0x00},
    {0x80, 0x62, 0x00},
    {0x80, 0x65, 0x7E},
    {0x80, 0x64, 0x00},
    {0x80, 0x64, 0x00},
    {0x80, 0x60, 0x67},
    {0x80, 0x61, 0x00},
    {0x80, 0x62, 0x00},
    {0x80, 0x65, 0x7E},
    {0x80, 0x64, 0x00},
    {0x80, 0x64, 0x00},
    {0x80, 0x60, 0x68},
    {0x80, 0x61, 0x00},
    {0x80, 0x62, 0x00},
    {0x80, 0x65, 0x7E},
    {0x80, 0x64, 0x00},
    {0x80, 0x64, 0x00},
    {0x80, 0x60, 0x69},
    {0x80, 0x61, 0x00},
    {0x80, 0x62, 0x00},
    {0x80, 0x65, 0x7E},
    {0x80, 0x64, 0x00},
    {0x80, 0x64, 0x00},
    {0x80, 0x60, 0x6A},
    {0x80, 0x61, 0x00},
    {0x80, 0x62, 0x00},
    {0x80, 0x65, 0x7E},
    {0x80, 0x64, 0x00},
    {0x80, 0x64, 0x00},
    {0x80, 0x60, 0x6B},
    {0x80, 0x61, 0x00},
    {0x80, 0x62, 0x00},
    {0x80, 0x65, 0x7E},
    {0x80, 0x64, 0x00},
    {0x80, 0x64, 0x00},
    {0x80, 0x60, 0x6C},
    {0x80, 0x61, 0x00},
    {0x80, 0x62, 0x00},
    {0x80, 0x65, 0x7E},
    {0x80, 0x64, 0x00},
    {0x80, 0x64, 0x00},
    {0x80, 0x60, 0x6D},
    {0x80, 0x61, 0x00},
    {0x80, 0x62, 0x00},
    {0x80, 0x65, 0x7E},
    {0x80, 0x64, 0x00},
    {0x80, 0x64, 0x00},
    {0x80, 0x60, 0x6E},
    {0x80, 0x61, 0x00},
    {0x80, 0x62, 0x00},
    {0x80, 0x65, 0x7E},
    {0x80, 0x64, 0x00},
    {0x80, 0x64, 0x00},
    {0x80, 0x60, 0x6F},
    {0x80, 0x61, 0x00},
    {0x80, 0x62, 0x00},
    {0x80, 0x65, 0x7E},
    {0x80, 0x64, 0x00},
    {0x80, 0x64, 0x00},
    {0x80, 0x60, 0x70},
    {0x80, 0x61, 0x00},
    {0x80, 0x62, 0x00},
    {0x80, 0x65, 0x7E},
    {0x80, 0x64, 0x00},
    {0x80, 0x64, 0x00},
    {0x80, 0x60, 0x71},
    {0x80, 0x61, 0x00},
    {0x80, 0x62, 0x00},
    {0x80, 0x65, 0x7E},
    {0x80, 0x64, 0x00},
    {0x80, 0x64, 0x00},
    {0x80, 0x60, 0x72},
    {0x80, 0x61, 0x00},
    {0x80, 0x62, 0x00},
    {0x80, 0x65, 0x7E},
    {0x80, 0x64, 0x00},
    {0x80, 0x64, 0x00},
    {0x80, 0x60, 0x73},
    {0x80, 0x61, 0x00},
    {0x80, 0x62, 0x00},
    {0x80, 0x65, 0x7E},
    {0x80, 0x64, 0x00},
    {0x80, 0x64, 0x00},
    {0x80, 0x60, 0x74},
    {0x80, 0x61, 0x00},
    {0x80, 0x62, 0x00},
    {0x80, 0x65, 0x7E},
    {0x80, 0x64, 0x00},
    {0x80, 0x64, 0x00},
    {0x80, 0x60, 0x75},
    {0x80, 0x61, 0x00},
    {0x80, 0x62, 0x00},
    {0x80, 0x65, 0x7E},
    {0x80, 0x64, 0x00},
    {0x80, 0x64, 0x00},
    {0x80, 0x60, 0x76},
    {0x80, 0x61, 0x00},
    {0x80, 0x62, 0x00},
    {0x80, 0x65, 0x7E},
    {0x80, 0x64, 0x00},
    {0x80, 0x64, 0x00},
    {0x80, 0x60, 0x77},
    {0x80, 0x61, 0x00},
    {0x80, 0x62, 0x00},
    {0x80, 0x65, 0x7E},
    {0x80, 0x64, 0x00},
    {0x80, 0x64, 0x00},
    {0x80, 0x60, 0x78},
    {0x80, 0x61, 0x00},
    {0x80, 0x62, 0x00},
    {0x80, 0x65, 0x7E},
    {0x80, 0x64, 0x00},
    {0x80, 0x64, 0x00},
    {0x80, 0x60, 0x79},
    {0x80, 0x61, 0x00},
    {0x80, 0x62, 0x00},
    {0x80, 0x65, 0x7E},
    {0x80, 0x64, 0x00},
    {0x80, 0x64, 0x00},
    {0x80, 0x60, 0x7A},
    {0x80, 0x61, 0x00},
    {0x80, 0x62, 0x00},
    {0x80, 0x65, 0x7E},
    {0x80, 0x64, 0x00},
    {0x80, 0x64, 0x00},
    {0x80, 0x60, 0x7B},
    {0x80, 0x61, 0x00},
    {0x80, 0x62, 0x00},
    {0x80, 0x65, 0x7E},
    {0x80, 0x64, 0x00},
    {0x80, 0x64, 0x00},
    {0x80, 0x60, 0x7C},
    {0x80, 0x61, 0x00},
    {0x80, 0x62, 0x00},
    {0x80, 0x65, 0x7E},
    {0x80, 0x64, 0x00},
    {0x80, 0x64, 0x00},
    {0x80, 0x60, 0x7D},
    {0x80, 0x61, 0x00},
    {0x80, 0x62, 0x00},
    {0x80, 0x65, 0x7E},
    {0x80, 0x64, 0x00},
    {0x80, 0x64, 0x00},
    {0x80, 0x60, 0x7E},
    {0x80, 0x61, 0x00},
    {0x80, 0x62, 0x00},
    {0x80, 0x65, 0x7E},
    {0x80, 0x64, 0x00},
    {0x80, 0x64, 0x00},
    {0x80, 0x60, 0x7F},
    {0x80, 0x61, 0x00},
    {0x80, 0x62, 0x00},
    {0x80, 0x65, 0x7E},
    {0x80, 0x64, 0x00},
    {0x80, 0x64, 0x00},
    {0x80, 0x65, 0x78}, // Disable clock to Tx Filter
    {0x80, 0xF5, 0x7A}, // Enable clock to Rx FIR Filter 
    {0x80, 0xF6, 0x02}, // Write Filter Gain setting
    {0xFF, 0x00, 0x01},                                                                                    //WAIT   1   // waits 1 ms
    {0x80, 0xF0, 0x00}, // Write FIR coefficient address
    {0x80, 0xF1, 0x3E}, // Write FIR coefficient data[7:0]
    {0x80, 0xF2, 0x00}, // Write FIR coefficient data[15:8]
    {0x80, 0xF5, 0x7E}, // Set Write EN to push data into FIR filter register map
    {0x80, 0xF4, 0x00}, // Dummy Write to Read only register to delay ~1us
    {0x80, 0xF4, 0x00}, // Dummy Write to Read only register to delay ~1us
    {0x80, 0xF0, 0x01},
    {0x80, 0xF1, 0xF1},
    {0x80, 0xF2, 0xFF},
    {0x80, 0xF5, 0x7E},
    {0x80, 0xF4, 0x00},
    {0x80, 0xF4, 0x00},
    {0x80, 0xF0, 0x02},
    {0x80, 0xF1, 0x8E},
    {0x80, 0xF2, 0xFF},
    {0x80, 0xF5, 0x7E},
    {0x80, 0xF4, 0x00},
    {0x80, 0xF4, 0x00},
    {0x80, 0xF0, 0x03},
    {0x80, 0xF1, 0xEA},
    {0x80, 0xF2, 0xFF},
    {0x80, 0xF5, 0x7E},
    {0x80, 0xF4, 0x00},
    {0x80, 0xF4, 0x00},
    {0x80, 0xF0, 0x04},
    {0x80, 0xF1, 0xA1},
    {0x80, 0xF2, 0x00},
    {0x80, 0xF5, 0x7E},
    {0x80, 0xF4, 0x00},
    {0x80, 0xF4, 0x00},
    {0x80, 0xF0, 0x05},
    {0x80, 0xF1, 0x56},
    {0x80, 0xF2, 0x00},
    {0x80, 0xF5, 0x7E},
    {0x80, 0xF4, 0x00},
    {0x80, 0xF4, 0x00},
    {0x80, 0xF0, 0x06},
    {0x80, 0xF1, 0x3A},
    {0x80, 0xF2, 0xFF},
    {0x80, 0xF5, 0x7E},
    {0x80, 0xF4, 0x00},
    {0x80, 0xF4, 0x00},
    {0x80, 0xF0, 0x07},
    {0x80, 0xF1, 0x4A},
    {0x80, 0xF2, 0xFF},
    {0x80, 0xF5, 0x7E},
    {0x80, 0xF4, 0x00},
    {0x80, 0xF4, 0x00},
    {0x80, 0xF0, 0x08},
    {0x80, 0xF1, 0xD4},
    {0x80, 0xF2, 0x00},
    {0x80, 0xF5, 0x7E},
    {0x80, 0xF4, 0x00},
    {0x80, 0xF4, 0x00},
    {0x80, 0xF0, 0x09},
    {0x80, 0xF1, 0x34},
    {0x80, 0xF2, 0x01},
    {0x80, 0xF5, 0x7E},
    {0x80, 0xF4, 0x00},
    {0x80, 0xF4, 0x00},
    {0x80, 0xF0, 0x0A},
    {0x80, 0xF1, 0x47},
    {0x80, 0xF2, 0xFF},
    {0x80, 0xF5, 0x7E},
    {0x80, 0xF4, 0x00},
    {0x80, 0xF4, 0x00},
    {0x80, 0xF0, 0x0B},
    {0x80, 0xF1, 0x35},
    {0x80, 0xF2, 0xFE},
    {0x80, 0xF5, 0x7E},
    {0x80, 0xF4, 0x00},
    {0x80, 0xF4, 0x00},
    {0x80, 0xF0, 0x0C},
    {0x80, 0xF1, 0x67},
    {0x80, 0xF2, 0x00},
    {0x80, 0xF5, 0x7E},
    {0x80, 0xF4, 0x00},
    {0x80, 0xF4, 0x00},
    {0x80, 0xF0, 0x0D},
    {0x80, 0xF1, 0x6E},
    {0x80, 0xF2, 0x02},
    {0x80, 0xF5, 0x7E},
    {0x80, 0xF4, 0x00},
    {0x80, 0xF4, 0x00},
    {0x80, 0xF0, 0x0E},
    {0x80, 0xF1, 0x35},
    {0x80, 0xF2, 0x00},
    {0x80, 0xF5, 0x7E},
    {0x80, 0xF4, 0x00},
    {0x80, 0xF4, 0x00},
    {0x80, 0xF0, 0x0F},
    {0x80, 0xF1, 0xF6},
    {0x80, 0xF2, 0xFC},
    {0x80, 0xF5, 0x7E},
    {0x80, 0xF4, 0x00},
    {0x80, 0xF4, 0x00},
    {0x80, 0xF0, 0x10},
    {0x80, 0xF1, 0xD7},
    {0x80, 0xF2, 0xFE},
    {0x80, 0xF5, 0x7E},
    {0x80, 0xF4, 0x00},
    {0x80, 0xF4, 0x00},
    {0x80, 0xF0, 0x11},
    {0x80, 0xF1, 0x86},
    {0x80, 0xF2, 0x03},
    {0x80, 0xF5, 0x7E},
    {0x80, 0xF4, 0x00},
    {0x80, 0xF4, 0x00},
    {0x80, 0xF0, 0x12},
    {0x80, 0xF1, 0x83},
    {0x80, 0xF2, 0x02},
    {0x80, 0xF5, 0x7E},
    {0x80, 0xF4, 0x00},
    {0x80, 0xF4, 0x00},
    {0x80, 0xF0, 0x13},
    {0x80, 0xF1, 0x40},
    {0x80, 0xF2, 0xFC},
    {0x80, 0xF5, 0x7E},
    {0x80, 0xF4, 0x00},
    {0x80, 0xF4, 0x00},
    {0x80, 0xF0, 0x14},
    {0x80, 0xF1, 0xAF},
    {0x80, 0xF2, 0xFB},
    {0x80, 0xF5, 0x7E},
    {0x80, 0xF4, 0x00},
    {0x80, 0xF4, 0x00},
    {0x80, 0xF0, 0x15},
    {0x80, 0xF1, 0x8D},
    {0x80, 0xF2, 0x03},
    {0x80, 0xF5, 0x7E},
    {0x80, 0xF4, 0x00},
    {0x80, 0xF4, 0x00},
    {0x80, 0xF0, 0x16},
    {0x80, 0xF1, 0xAA},
    {0x80, 0xF2, 0x06},
    {0x80, 0xF5, 0x7E},
    {0x80, 0xF4, 0x00},
    {0x80, 0xF4, 0x00},
    {0x80, 0xF0, 0x17},
    {0x80, 0xF1, 0x52},
    {0x80, 0xF2, 0xFD},
    {0x80, 0xF5, 0x7E},
    {0x80, 0xF4, 0x00},
    {0x80, 0xF4, 0x00},
    {0x80, 0xF0, 0x18},
    {0x80, 0xF1, 0x43},
    {0x80, 0xF2, 0xF6},
    {0x80, 0xF5, 0x7E},
    {0x80, 0xF4, 0x00},
    {0x80, 0xF4, 0x00},
    {0x80, 0xF0, 0x19},
    {0x80, 0xF1, 0xB2},
    {0x80, 0xF2, 0x00},
    {0x80, 0xF5, 0x7E},
    {0x80, 0xF4, 0x00},
    {0x80, 0xF4, 0x00},
    {0x80, 0xF0, 0x1A},
    {0x80, 0xF1, 0x13},
    {0x80, 0xF2, 0x0E},
    {0x80, 0xF5, 0x7E},
    {0x80, 0xF4, 0x00},
    {0x80, 0xF4, 0x00},
    {0x80, 0xF0, 0x1B},
    {0x80, 0xF1, 0x7E},
    {0x80, 0xF2, 0x03},
    {0x80, 0xF5, 0x7E},
    {0x80, 0xF4, 0x00},
    {0x80, 0xF4, 0x00},
    {0x80, 0xF0, 0x1C},
    {0x80, 0xF1, 0x68},
    {0x80, 0xF2, 0xEA},
    {0x80, 0xF5, 0x7E},
    {0x80, 0xF4, 0x00},
    {0x80, 0xF4, 0x00},
    {0x80, 0xF0, 0x1D},
    {0x80, 0xF1, 0xA9},
    {0x80, 0xF2, 0xF1},
    {0x80, 0xF5, 0x7E},
    {0x80, 0xF4, 0x00},
    {0x80, 0xF4, 0x00},
    {0x80, 0xF0, 0x1E},
    {0x80, 0xF1, 0xF7},
    {0x80, 0xF2, 0x2C},
    {0x80, 0xF5, 0x7E},
    {0x80, 0xF4, 0x00},
    {0x80, 0xF4, 0x00},
    {0x80, 0xF0, 0x1F},
    {0x80, 0xF1, 0x79},
    {0x80, 0xF2, 0x6B},
    {0x80, 0xF5, 0x7E},
    {0x80, 0xF4, 0x00},
    {0x80, 0xF4, 0x00},
    {0x80, 0xF0, 0x20},
    {0x80, 0xF1, 0x79},
    {0x80, 0xF2, 0x6B},
    {0x80, 0xF5, 0x7E},
    {0x80, 0xF4, 0x00},
    {0x80, 0xF4, 0x00},
    {0x80, 0xF0, 0x21},
    {0x80, 0xF1, 0xF7},
    {0x80, 0xF2, 0x2C},
    {0x80, 0xF5, 0x7E},
    {0x80, 0xF4, 0x00},
    {0x80, 0xF4, 0x00},
    {0x80, 0xF0, 0x22},
    {0x80, 0xF1, 0xA9},
    {0x80, 0xF2, 0xF1},
    {0x80, 0xF5, 0x7E},
    {0x80, 0xF4, 0x00},
    {0x80, 0xF4, 0x00},
    {0x80, 0xF0, 0x23},
    {0x80, 0xF1, 0x68},
    {0x80, 0xF2, 0xEA},
    {0x80, 0xF5, 0x7E},
    {0x80, 0xF4, 0x00},
    {0x80, 0xF4, 0x00},
    {0x80, 0xF0, 0x24},
    {0x80, 0xF1, 0x7E},
    {0x80, 0xF2, 0x03},
    {0x80, 0xF5, 0x7E},
    {0x80, 0xF4, 0x00},
    {0x80, 0xF4, 0x00},
    {0x80, 0xF0, 0x25},
    {0x80, 0xF1, 0x13},
    {0x80, 0xF2, 0x0E},
    {0x80, 0xF5, 0x7E},
    {0x80, 0xF4, 0x00},
    {0x80, 0xF4, 0x00},
    {0x80, 0xF0, 0x26},
    {0x80, 0xF1, 0xB2},
    {0x80, 0xF2, 0x00},
    {0x80, 0xF5, 0x7E},
    {0x80, 0xF4, 0x00},
    {0x80, 0xF4, 0x00},
    {0x80, 0xF0, 0x27},
    {0x80, 0xF1, 0x43},
    {0x80, 0xF2, 0xF6},
    {0x80, 0xF5, 0x7E},
    {0x80, 0xF4, 0x00},
    {0x80, 0xF4, 0x00},
    {0x80, 0xF0, 0x28},
    {0x80, 0xF1, 0x52},
    {0x80, 0xF2, 0xFD},
    {0x80, 0xF5, 0x7E},
    {0x80, 0xF4, 0x00},
    {0x80, 0xF4, 0x00},
    {0x80, 0xF0, 0x29},
    {0x80, 0xF1, 0xAA},
    {0x80, 0xF2, 0x06},
    {0x80, 0xF5, 0x7E},
    {0x80, 0xF4, 0x00},
    {0x80, 0xF4, 0x00},
    {0x80, 0xF0, 0x2A},
    {0x80, 0xF1, 0x8D},
    {0x80, 0xF2, 0x03},
    {0x80, 0xF5, 0x7E},
    {0x80, 0xF4, 0x00},
    {0x80, 0xF4, 0x00},
    {0x80, 0xF0, 0x2B},
    {0x80, 0xF1, 0xAF},
    {0x80, 0xF2, 0xFB},
    {0x80, 0xF5, 0x7E},
    {0x80, 0xF4, 0x00},
    {0x80, 0xF4, 0x00},
    {0x80, 0xF0, 0x2C},
    {0x80, 0xF1, 0x40},
    {0x80, 0xF2, 0xFC},
    {0x80, 0xF5, 0x7E},
    {0x80, 0xF4, 0x00},
    {0x80, 0xF4, 0x00},
    {0x80, 0xF0, 0x2D},
    {0x80, 0xF1, 0x83},
    {0x80, 0xF2, 0x02},
    {0x80, 0xF5, 0x7E},
    {0x80, 0xF4, 0x00},
    {0x80, 0xF4, 0x00},
    {0x80, 0xF0, 0x2E},
    {0x80, 0xF1, 0x86},
    {0x80, 0xF2, 0x03},
    {0x80, 0xF5, 0x7E},
    {0x80, 0xF4, 0x00},
    {0x80, 0xF4, 0x00},
    {0x80, 0xF0, 0x2F},
    {0x80, 0xF1, 0xD7},
    {0x80, 0xF2, 0xFE},
    {0x80, 0xF5, 0x7E},
    {0x80, 0xF4, 0x00},
    {0x80, 0xF4, 0x00},
    {0x80, 0xF0, 0x30},
    {0x80, 0xF1, 0xF6},
    {0x80, 0xF2, 0xFC},
    {0x80, 0xF5, 0x7E},
    {0x80, 0xF4, 0x00},
    {0x80, 0xF4, 0x00},
    {0x80, 0xF0, 0x31},
    {0x80, 0xF1, 0x35},
    {0x80, 0xF2, 0x00},
    {0x80, 0xF5, 0x7E},
    {0x80, 0xF4, 0x00},
    {0x80, 0xF4, 0x00},
    {0x80, 0xF0, 0x32},
    {0x80, 0xF1, 0x6E},
    {0x80, 0xF2, 0x02},
    {0x80, 0xF5, 0x7E},
    {0x80, 0xF4, 0x00},
    {0x80, 0xF4, 0x00},
    {0x80, 0xF0, 0x33},
    {0x80, 0xF1, 0x67},
    {0x80, 0xF2, 0x00},
    {0x80, 0xF5, 0x7E},
    {0x80, 0xF4, 0x00},
    {0x80, 0xF4, 0x00},
    {0x80, 0xF0, 0x34},
    {0x80, 0xF1, 0x35},
    {0x80, 0xF2, 0xFE},
    {0x80, 0xF5, 0x7E},
    {0x80, 0xF4, 0x00},
    {0x80, 0xF4, 0x00},
    {0x80, 0xF0, 0x35},
    {0x80, 0xF1, 0x47},
    {0x80, 0xF2, 0xFF},
    {0x80, 0xF5, 0x7E},
    {0x80, 0xF4, 0x00},
    {0x80, 0xF4, 0x00},
    {0x80, 0xF0, 0x36},
    {0x80, 0xF1, 0x34},
    {0x80, 0xF2, 0x01},
    {0x80, 0xF5, 0x7E},
    {0x80, 0xF4, 0x00},
    {0x80, 0xF4, 0x00},
    {0x80, 0xF0, 0x37},
    {0x80, 0xF1, 0xD4},
    {0x80, 0xF2, 0x00},
    {0x80, 0xF5, 0x7E},
    {0x80, 0xF4, 0x00},
    {0x80, 0xF4, 0x00},
    {0x80, 0xF0, 0x38},
    {0x80, 0xF1, 0x4A},
    {0x80, 0xF2, 0xFF},
    {0x80, 0xF5, 0x7E},
    {0x80, 0xF4, 0x00},
    {0x80, 0xF4, 0x00},
    {0x80, 0xF0, 0x39},
    {0x80, 0xF1, 0x3A},
    {0x80, 0xF2, 0xFF},
    {0x80, 0xF5, 0x7E},
    {0x80, 0xF4, 0x00},
    {0x80, 0xF4, 0x00},
    {0x80, 0xF0, 0x3A},
    {0x80, 0xF1, 0x56},
    {0x80, 0xF2, 0x00},
    {0x80, 0xF5, 0x7E},
    {0x80, 0xF4, 0x00},
    {0x80, 0xF4, 0x00},
    {0x80, 0xF0, 0x3B},
    {0x80, 0xF1, 0xA1},
    {0x80, 0xF2, 0x00},
    {0x80, 0xF5, 0x7E},
    {0x80, 0xF4, 0x00},
    {0x80, 0xF4, 0x00},
    {0x80, 0xF0, 0x3C},
    {0x80, 0xF1, 0xEA},
    {0x80, 0xF2, 0xFF},
    {0x80, 0xF5, 0x7E},
    {0x80, 0xF4, 0x00},
    {0x80, 0xF4, 0x00},
    {0x80, 0xF0, 0x3D},
    {0x80, 0xF1, 0x8E},
    {0x80, 0xF2, 0xFF},
    {0x80, 0xF5, 0x7E},
    {0x80, 0xF4, 0x00},
    {0x80, 0xF4, 0x00},
    {0x80, 0xF0, 0x3E},
    {0x80, 0xF1, 0xF1},
    {0x80, 0xF2, 0xFF},
    {0x80, 0xF5, 0x7E},
    {0x80, 0xF4, 0x00},
    {0x80, 0xF4, 0x00},
    {0x80, 0xF0, 0x3F},
    {0x80, 0xF1, 0x3E},
    {0x80, 0xF2, 0x00},
    {0x80, 0xF5, 0x7E},
    {0x80, 0xF4, 0x00},
    {0x80, 0xF4, 0x00},
    {0x80, 0xF0, 0x40},
    {0x80, 0xF1, 0x00},
    {0x80, 0xF2, 0x00},
    {0x80, 0xF5, 0x7E},
    {0x80, 0xF4, 0x00},
    {0x80, 0xF4, 0x00},
    {0x80, 0xF0, 0x41},
    {0x80, 0xF1, 0x00},
    {0x80, 0xF2, 0x00},
    {0x80, 0xF5, 0x7E},
    {0x80, 0xF4, 0x00},
    {0x80, 0xF4, 0x00},
    {0x80, 0xF0, 0x42},
    {0x80, 0xF1, 0x00},
    {0x80, 0xF2, 0x00},
    {0x80, 0xF5, 0x7E},
    {0x80, 0xF4, 0x00},
    {0x80, 0xF4, 0x00},
    {0x80, 0xF0, 0x43},
    {0x80, 0xF1, 0x00},
    {0x80, 0xF2, 0x00},
    {0x80, 0xF5, 0x7E},
    {0x80, 0xF4, 0x00},
    {0x80, 0xF4, 0x00},
    {0x80, 0xF0, 0x44},
    {0x80, 0xF1, 0x00},
    {0x80, 0xF2, 0x00},
    {0x80, 0xF5, 0x7E},
    {0x80, 0xF4, 0x00},
    {0x80, 0xF4, 0x00},
    {0x80, 0xF0, 0x45},
    {0x80, 0xF1, 0x00},
    {0x80, 0xF2, 0x00},
    {0x80, 0xF5, 0x7E},
    {0x80, 0xF4, 0x00},
    {0x80, 0xF4, 0x00},
    {0x80, 0xF0, 0x46},
    {0x80, 0xF1, 0x00},
    {0x80, 0xF2, 0x00},
    {0x80, 0xF5, 0x7E},
    {0x80, 0xF4, 0x00},
    {0x80, 0xF4, 0x00},
    {0x80, 0xF0, 0x47},
    {0x80, 0xF1, 0x00},
    {0x80, 0xF2, 0x00},
    {0x80, 0xF5, 0x7E},
    {0x80, 0xF4, 0x00},
    {0x80, 0xF4, 0x00},
    {0x80, 0xF0, 0x48},
    {0x80, 0xF1, 0x00},
    {0x80, 0xF2, 0x00},
    {0x80, 0xF5, 0x7E},
    {0x80, 0xF4, 0x00},
    {0x80, 0xF4, 0x00},
    {0x80, 0xF0, 0x49},
    {0x80, 0xF1, 0x00},
    {0x80, 0xF2, 0x00},
    {0x80, 0xF5, 0x7E},
    {0x80, 0xF4, 0x00},
    {0x80, 0xF4, 0x00},
    {0x80, 0xF0, 0x4A},
    {0x80, 0xF1, 0x00},
    {0x80, 0xF2, 0x00},
    {0x80, 0xF5, 0x7E},
    {0x80, 0xF4, 0x00},
    {0x80, 0xF4, 0x00},
    {0x80, 0xF0, 0x4B},
    {0x80, 0xF1, 0x00},
    {0x80, 0xF2, 0x00},
    {0x80, 0xF5, 0x7E},
    {0x80, 0xF4, 0x00},
    {0x80, 0xF4, 0x00},
    {0x80, 0xF0, 0x4C},
    {0x80, 0xF1, 0x00},
    {0x80, 0xF2, 0x00},
    {0x80, 0xF5, 0x7E},
    {0x80, 0xF4, 0x00},
    {0x80, 0xF4, 0x00},
    {0x80, 0xF0, 0x4D},
    {0x80, 0xF1, 0x00},
    {0x80, 0xF2, 0x00},
    {0x80, 0xF5, 0x7E},
    {0x80, 0xF4, 0x00},
    {0x80, 0xF4, 0x00},
    {0x80, 0xF0, 0x4E},
    {0x80, 0xF1, 0x00},
    {0x80, 0xF2, 0x00},
    {0x80, 0xF5, 0x7E},
    {0x80, 0xF4, 0x00},
    {0x80, 0xF4, 0x00},
    {0x80, 0xF0, 0x4F},
    {0x80, 0xF1, 0x00},
    {0x80, 0xF2, 0x00},
    {0x80, 0xF5, 0x7E},
    {0x80, 0xF4, 0x00},
    {0x80, 0xF4, 0x00},
    {0x80, 0xF0, 0x50},
    {0x80, 0xF1, 0x00},
    {0x80, 0xF2, 0x00},
    {0x80, 0xF5, 0x7E},
    {0x80, 0xF4, 0x00},
    {0x80, 0xF4, 0x00},
    {0x80, 0xF0, 0x51},
    {0x80, 0xF1, 0x00},
    {0x80, 0xF2, 0x00},
    {0x80, 0xF5, 0x7E},
    {0x80, 0xF4, 0x00},
    {0x80, 0xF4, 0x00},
    {0x80, 0xF0, 0x52},
    {0x80, 0xF1, 0x00},
    {0x80, 0xF2, 0x00},
    {0x80, 0xF5, 0x7E},
    {0x80, 0xF4, 0x00},
    {0x80, 0xF4, 0x00},
    {0x80, 0xF0, 0x53},
    {0x80, 0xF1, 0x00},
    {0x80, 0xF2, 0x00},
    {0x80, 0xF5, 0x7E},
    {0x80, 0xF4, 0x00},
    {0x80, 0xF4, 0x00},
    {0x80, 0xF0, 0x54},
    {0x80, 0xF1, 0x00},
    {0x80, 0xF2, 0x00},
    {0x80, 0xF5, 0x7E},
    {0x80, 0xF4, 0x00},
    {0x80, 0xF4, 0x00},
    {0x80, 0xF0, 0x55},
    {0x80, 0xF1, 0x00},
    {0x80, 0xF2, 0x00},
    {0x80, 0xF5, 0x7E},
    {0x80, 0xF4, 0x00},
    {0x80, 0xF4, 0x00},
    {0x80, 0xF0, 0x56},
    {0x80, 0xF1, 0x00},
    {0x80, 0xF2, 0x00},
    {0x80, 0xF5, 0x7E},
    {0x80, 0xF4, 0x00},
    {0x80, 0xF4, 0x00},
    {0x80, 0xF0, 0x57},
    {0x80, 0xF1, 0x00},
    {0x80, 0xF2, 0x00},
    {0x80, 0xF5, 0x7E},
    {0x80, 0xF4, 0x00},
    {0x80, 0xF4, 0x00},
    {0x80, 0xF0, 0x58},
    {0x80, 0xF1, 0x00},
    {0x80, 0xF2, 0x00},
    {0x80, 0xF5, 0x7E},
    {0x80, 0xF4, 0x00},
    {0x80, 0xF4, 0x00},
    {0x80, 0xF0, 0x59},
    {0x80, 0xF1, 0x00},
    {0x80, 0xF2, 0x00},
    {0x80, 0xF5, 0x7E},
    {0x80, 0xF4, 0x00},
    {0x80, 0xF4, 0x00},
    {0x80, 0xF0, 0x5A},
    {0x80, 0xF1, 0x00},
    {0x80, 0xF2, 0x00},
    {0x80, 0xF5, 0x7E},
    {0x80, 0xF4, 0x00},
    {0x80, 0xF4, 0x00},
    {0x80, 0xF0, 0x5B},
    {0x80, 0xF1, 0x00},
    {0x80, 0xF2, 0x00},
    {0x80, 0xF5, 0x7E},
    {0x80, 0xF4, 0x00},
    {0x80, 0xF4, 0x00},
    {0x80, 0xF0, 0x5C},
    {0x80, 0xF1, 0x00},
    {0x80, 0xF2, 0x00},
    {0x80, 0xF5, 0x7E},
    {0x80, 0xF4, 0x00},
    {0x80, 0xF4, 0x00},
    {0x80, 0xF0, 0x5D},
    {0x80, 0xF1, 0x00},
    {0x80, 0xF2, 0x00},
    {0x80, 0xF5, 0x7E},
    {0x80, 0xF4, 0x00},
    {0x80, 0xF4, 0x00},
    {0x80, 0xF0, 0x5E},
    {0x80, 0xF1, 0x00},
    {0x80, 0xF2, 0x00},
    {0x80, 0xF5, 0x7E},
    {0x80, 0xF4, 0x00},
    {0x80, 0xF4, 0x00},
    {0x80, 0xF0, 0x5F},
    {0x80, 0xF1, 0x00},
    {0x80, 0xF2, 0x00},
    {0x80, 0xF5, 0x7E},
    {0x80, 0xF4, 0x00},
    {0x80, 0xF4, 0x00},
    {0x80, 0xF0, 0x60},
    {0x80, 0xF1, 0x00},
    {0x80, 0xF2, 0x00},
    {0x80, 0xF5, 0x7E},
    {0x80, 0xF4, 0x00},
    {0x80, 0xF4, 0x00},
    {0x80, 0xF0, 0x61},
    {0x80, 0xF1, 0x00},
    {0x80, 0xF2, 0x00},
    {0x80, 0xF5, 0x7E},
    {0x80, 0xF4, 0x00},
    {0x80, 0xF4, 0x00},
    {0x80, 0xF0, 0x62},
    {0x80, 0xF1, 0x00},
    {0x80, 0xF2, 0x00},
    {0x80, 0xF5, 0x7E},
    {0x80, 0xF4, 0x00},
    {0x80, 0xF4, 0x00},
    {0x80, 0xF0, 0x63},
    {0x80, 0xF1, 0x00},
    {0x80, 0xF2, 0x00},
    {0x80, 0xF5, 0x7E},
    {0x80, 0xF4, 0x00},
    {0x80, 0xF4, 0x00},
    {0x80, 0xF0, 0x64},
    {0x80, 0xF1, 0x00},
    {0x80, 0xF2, 0x00},
    {0x80, 0xF5, 0x7E},
    {0x80, 0xF4, 0x00},
    {0x80, 0xF4, 0x00},
    {0x80, 0xF0, 0x65},
    {0x80, 0xF1, 0x00},
    {0x80, 0xF2, 0x00},
    {0x80, 0xF5, 0x7E},
    {0x80, 0xF4, 0x00},
    {0x80, 0xF4, 0x00},
    {0x80, 0xF0, 0x66},
    {0x80, 0xF1, 0x00},
    {0x80, 0xF2, 0x00},
    {0x80, 0xF5, 0x7E},
    {0x80, 0xF4, 0x00},
    {0x80, 0xF4, 0x00},
    {0x80, 0xF0, 0x67},
    {0x80, 0xF1, 0x00},
    {0x80, 0xF2, 0x00},
    {0x80, 0xF5, 0x7E},
    {0x80, 0xF4, 0x00},
    {0x80, 0xF4, 0x00},
    {0x80, 0xF0, 0x68},
    {0x80, 0xF1, 0x00},
    {0x80, 0xF2, 0x00},
    {0x80, 0xF5, 0x7E},
    {0x80, 0xF4, 0x00},
    {0x80, 0xF4, 0x00},
    {0x80, 0xF0, 0x69},
    {0x80, 0xF1, 0x00},
    {0x80, 0xF2, 0x00},
    {0x80, 0xF5, 0x7E},
    {0x80, 0xF4, 0x00},
    {0x80, 0xF4, 0x00},
    {0x80, 0xF0, 0x6A},
    {0x80, 0xF1, 0x00},
    {0x80, 0xF2, 0x00},
    {0x80, 0xF5, 0x7E},
    {0x80, 0xF4, 0x00},
    {0x80, 0xF4, 0x00},
    {0x80, 0xF0, 0x6B},
    {0x80, 0xF1, 0x00},
    {0x80, 0xF2, 0x00},
    {0x80, 0xF5, 0x7E},
    {0x80, 0xF4, 0x00},
    {0x80, 0xF4, 0x00},
    {0x80, 0xF0, 0x6C},
    {0x80, 0xF1, 0x00},
    {0x80, 0xF2, 0x00},
    {0x80, 0xF5, 0x7E},
    {0x80, 0xF4, 0x00},
    {0x80, 0xF4, 0x00},
    {0x80, 0xF0, 0x6D},
    {0x80, 0xF1, 0x00},
    {0x80, 0xF2, 0x00},
    {0x80, 0xF5, 0x7E},
    {0x80, 0xF4, 0x00},
    {0x80, 0xF4, 0x00},
    {0x80, 0xF0, 0x6E},
    {0x80, 0xF1, 0x00},
    {0x80, 0xF2, 0x00},
    {0x80, 0xF5, 0x7E},
    {0x80, 0xF4, 0x00},
    {0x80, 0xF4, 0x00},
    {0x80, 0xF0, 0x6F},
    {0x80, 0xF1, 0x00},
    {0x80, 0xF2, 0x00},
    {0x80, 0xF5, 0x7E},
    {0x80, 0xF4, 0x00},
    {0x80, 0xF4, 0x00},
    {0x80, 0xF0, 0x70},
    {0x80, 0xF1, 0x00},
    {0x80, 0xF2, 0x00},
    {0x80, 0xF5, 0x7E},
    {0x80, 0xF4, 0x00},
    {0x80, 0xF4, 0x00},
    {0x80, 0xF0, 0x71},
    {0x80, 0xF1, 0x00},
    {0x80, 0xF2, 0x00},
    {0x80, 0xF5, 0x7E},
    {0x80, 0xF4, 0x00},
    {0x80, 0xF4, 0x00},
    {0x80, 0xF0, 0x72},
    {0x80, 0xF1, 0x00},
    {0x80, 0xF2, 0x00},
    {0x80, 0xF5, 0x7E},
    {0x80, 0xF4, 0x00},
    {0x80, 0xF4, 0x00},
    {0x80, 0xF0, 0x73},
    {0x80, 0xF1, 0x00},
    {0x80, 0xF2, 0x00},
    {0x80, 0xF5, 0x7E},
    {0x80, 0xF4, 0x00},
    {0x80, 0xF4, 0x00},
    {0x80, 0xF0, 0x74},
    {0x80, 0xF1, 0x00},
    {0x80, 0xF2, 0x00},
    {0x80, 0xF5, 0x7E},
    {0x80, 0xF4, 0x00},
    {0x80, 0xF4, 0x00},
    {0x80, 0xF0, 0x75},
    {0x80, 0xF1, 0x00},
    {0x80, 0xF2, 0x00},
    {0x80, 0xF5, 0x7E},
    {0x80, 0xF4, 0x00},
    {0x80, 0xF4, 0x00},
    {0x80, 0xF0, 0x76},
    {0x80, 0xF1, 0x00},
    {0x80, 0xF2, 0x00},
    {0x80, 0xF5, 0x7E},
    {0x80, 0xF4, 0x00},
    {0x80, 0xF4, 0x00},
    {0x80, 0xF0, 0x77},
    {0x80, 0xF1, 0x00},
    {0x80, 0xF2, 0x00},
    {0x80, 0xF5, 0x7E},
    {0x80, 0xF4, 0x00},
    {0x80, 0xF4, 0x00},
    {0x80, 0xF0, 0x78},
    {0x80, 0xF1, 0x00},
    {0x80, 0xF2, 0x00},
    {0x80, 0xF5, 0x7E},
    {0x80, 0xF4, 0x00},
    {0x80, 0xF4, 0x00},
    {0x80, 0xF0, 0x79},
    {0x80, 0xF1, 0x00},
    {0x80, 0xF2, 0x00},
    {0x80, 0xF5, 0x7E},
    {0x80, 0xF4, 0x00},
    {0x80, 0xF4, 0x00},
    {0x80, 0xF0, 0x7A},
    {0x80, 0xF1, 0x00},
    {0x80, 0xF2, 0x00},
    {0x80, 0xF5, 0x7E},
    {0x80, 0xF4, 0x00},
    {0x80, 0xF4, 0x00},
    {0x80, 0xF0, 0x7B},
    {0x80, 0xF1, 0x00},
    {0x80, 0xF2, 0x00},
    {0x80, 0xF5, 0x7E},
    {0x80, 0xF4, 0x00},
    {0x80, 0xF4, 0x00},
    {0x80, 0xF0, 0x7C},
    {0x80, 0xF1, 0x00},
    {0x80, 0xF2, 0x00},
    {0x80, 0xF5, 0x7E},
    {0x80, 0xF4, 0x00},
    {0x80, 0xF4, 0x00},
    {0x80, 0xF0, 0x7D},
    {0x80, 0xF1, 0x00},
    {0x80, 0xF2, 0x00},
    {0x80, 0xF5, 0x7E},
    {0x80, 0xF4, 0x00},
    {0x80, 0xF4, 0x00},
    {0x80, 0xF0, 0x7E},
    {0x80, 0xF1, 0x00},
    {0x80, 0xF2, 0x00},
    {0x80, 0xF5, 0x7E},
    {0x80, 0xF4, 0x00},
    {0x80, 0xF4, 0x00},
    {0x80, 0xF0, 0x7F},
    {0x80, 0xF1, 0x00},
    {0x80, 0xF2, 0x00},
    {0x80, 0xF5, 0x7E},
    {0x80, 0xF4, 0x00},
    {0x80, 0xF4, 0x00},
    {0x80, 0xF5, 0x78}, // Disable clock to Rx Filter
    {0x80, 0x10, 0x08}, // PPORT Config 1
    {0x80, 0x11, 0x00}, // PPORT Config 2
    {0x80, 0x12, 0x02}, // PPORT Config 3
    {0x80, 0x06, 0x0F}, // PPORT Rx Delay (adjusts Tco Dataclk->Data)
    {0x80, 0x07, 0x0F}, // PPORT TX Delay (adjusts setup/hold FBCLK->Data)
    {0x80, 0x18, 0x00}, // AuxDAC1 Word[9:2]
    {0x80, 0x19, 0x00}, // AuxDAC2 Word[9:2]
    {0x80, 0x1A, 0x00}, // AuxDAC1 Config and Word[1:0]
    {0x80, 0x1B, 0x00}, // AuxDAC2 Config and Word[1:0]
    {0x80, 0x23, 0xFF}, // AuxDAC Manaul/Auto Control
    {0x80, 0x26, 0x00}, // AuxDAC Manual Select Bit/GPO Manual Select
    {0x80, 0x30, 0x00}, // AuxDAC1 Rx Delay
    {0x80, 0x31, 0x00}, // AuxDAC1 Tx Delay
    {0x80, 0x32, 0x00}, // AuxDAC2 Rx Delay
    {0x80, 0x33, 0x00}, // AuxDAC2 Tx Delay
    {0x80, 0x0B, 0x00}, // Temp Sensor Setup (Offset)
    {0x80, 0x0C, 0x00}, // Temp Sensor Setup (Temp Window)
    {0x80, 0x0D, 0x03}, // Temp Sensor Setup (Periodic Measure)
    {0x80, 0x0F, 0x04}, // Temp Sensor Setup (Decimation)
    {0x80, 0x1C, 0x10}, // AuxADC Setup (Clock Div)
    {0x80, 0x1D, 0x01}, // AuxADC Setup (Decimation/Enable)
    {0x80, 0x35, 0x00}, // Ctrl Out index
    {0x80, 0x36, 0xFF}, // Ctrl Out [7:0] output enable
    {0x80, 0x3A, 0x27}, // Set number of REFCLK cycles for 1us delay timer
    {0x80, 0x20, 0x00}, // GPO Auto Enable Setup in RX and TX
    {0x80, 0x27, 0x03}, // GPO Manual and GPO auto value in ALERT
    {0x80, 0x28, 0x00}, // GPO_0 RX Delay
    {0x80, 0x29, 0x00}, // GPO_1 RX Delay
    {0x80, 0x2A, 0x00}, // GPO_2 RX Delay
    {0x80, 0x2B, 0x00}, // GPO_3 RX Delay
    {0x80, 0x2C, 0x00}, // GPO_0 TX Delay
    {0x80, 0x2D, 0x00}, // GPO_1 TX Delay
    {0x80, 0x2E, 0x00}, // GPO_2 TX Delay
    {0x80, 0x2F, 0x00}, // GPO_3 TX Delay
    {0x82, 0x61, 0x00}, // Set Rx LO Power mode
    {0x82, 0xA1, 0x00}, // Set Tx LO Power mode
    {0x82, 0x48, 0x0B}, // Enable Rx VCO LDO
    {0x82, 0x88, 0x0B}, // Enable Tx VCO LDO
    {0x82, 0x46, 0x02}, // Set VCO Power down TCF bits
    {0x82, 0x86, 0x02}, // Set VCO Power down TCF bits
    {0x82, 0x49, 0x8E}, // Set VCO cal length
    {0x82, 0x89, 0x8E}, // Set VCO cal length
    {0x82, 0x3B, 0x80}, // Enable Rx VCO cal
    {0x82, 0x7B, 0x80}, // Enable Tx VCO cal
    {0x82, 0x43, 0x0D}, // Set Rx prescaler bias
    {0x82, 0x83, 0x0D}, // Set Tx prescaler bias
    {0x82, 0x3D, 0x00}, // Clear Half VCO cal clock setting
    {0x82, 0x7D, 0x00}, // Clear Half VCO cal clock setting
    {0x80, 0x15, 0x04}, // Set Dual Synth mode bit
    {0x80, 0x14, 0x0D}, // Set Force ALERT State bit
    {0x80, 0x13, 0x01}, // Set ENSM FDD mode
    {0xFF, 0x00, 0x01},                                         //WAIT  1   // waits 1 ms
    {0x82, 0x3D, 0x04}, // Start RX CP cal
    {0xF2, 0x44, 0x17},                   //WAIT_CALDONE    RXCP,100    // Wait for CP cal to complete, Max RXCP Cal time: 460.800 (us)(Done when 0x244[7]==1)
    {0x82, 0x7D, 0x04}, // Start TX CP cal
    {0xF2, 0x84, 0x17},                   //WAIT_CALDONE    TXCP,100    // Wait for CP cal to complete, Max TXCP Cal time: 460.800 (us)(Done when 0x284[7]==1)
    {0x82, 0x3A, 0x4A}, // Set VCO Output level[3:0]
    {0x82, 0x39, 0xC0}, // Set Init ALC Value[3:0] and VCO Varactor[3:0]
    {0x82, 0x42, 0x04}, // Set VCO Bias Tcf[1:0] and VCO Bias Ref[2:0]
    {0x82, 0x38, 0x70}, // Set VCO Cal Offset[3:0]
    {0x82, 0x45, 0x00}, // Set VCO Cal Ref Tcf[2:0]
    {0x82, 0x51, 0x08}, // Set VCO Varactor Reference[3:0]
    {0x82, 0x50, 0x70}, // Set VCO Varactor Ref Tcf[2:0] and VCO Varactor Offset[3:0]
    {0x82, 0x3B, 0x8C}, // Set Synth Loop Filter charge pump current (Icp)
    {0x82, 0x3E, 0xD4}, // Set Synth Loop Filter C2 and C1
    {0x82, 0x3F, 0xDF}, // Set Synth Loop Filter  R1 and C3
    {0x82, 0x40, 0x09}, // Set Synth Loop Filter R3
    {0x82, 0x7A, 0x4A}, // Set VCO Output level[3:0]
    {0x82, 0x79, 0xC0}, // Set Init ALC Value[3:0] and VCO Varactor[3:0]
    {0x82, 0x82, 0x04}, // Set VCO Bias Tcf[1:0] and VCO Bias Ref[2:0]
    {0x82, 0x78, 0x70}, // Set VCO Cal Offset[3:0]
    {0x82, 0x85, 0x00}, // Set VCO Cal Ref Tcf[2:0]
    {0x82, 0x91, 0x08}, // Set VCO Varactor Reference[3:0]
    {0x82, 0x90, 0x70}, // Set VCO Varactor Ref Tcf[2:0] and VCO Varactor Offset[3:0]
    {0x82, 0x7B, 0x8C}, // Set Synth Loop Filter charge pump current (Icp)
    {0x82, 0x7E, 0xD4}, // Set Synth Loop Filter C2 and C1
    {0x82, 0x7F, 0xDF}, // Set Synth Loop Filter  R1 and C3
    {0x82, 0x80, 0x09}, // Set Synth Loop Filter R3
    {0x82, 0x33, 0x00}, // Write Rx Synth Fractional Freq Word[7:0]
    {0x82, 0x34, 0x00}, // Write Rx Synth Fractional Freq Word[15:8]
    {0x82, 0x35, 0x00}, // Write Rx Synth Fractional Freq Word[22:16]
    {0x82, 0x32, 0x00}, // Write Rx Synth Integer Freq Word[10:8]
    {0x82, 0x31, 0x8C}, // Write Rx Synth Integer Freq Word[7:0]
    {0x80, 0x05, 0x33}, // Set LO divider setting
    {0x82, 0x73, 0x00}, // Write Tx Synth Fractional Freq Word[7:0]
    {0x82, 0x74, 0x00}, // Write Tx Synth Fractional Freq Word[15:8]
    {0x82, 0x75, 0x00}, // Write Tx Synth Fractional Freq Word[22:16]
    {0x82, 0x72, 0x00}, // Write Tx Synth Integer Freq Word[10:8]
    {0x82, 0x71, 0x8C}, // Write Tx Synth Integer Freq Word[7:0] (starts VCO cal)
    {0x80, 0x05, 0x33}, // Set LO divider setting
    {0xE2, 0x47, 0x01},                                 //SPIRead 247 , Check RX RF PLL lock status (0x247[1]==1 is locked)
    {0xE2, 0x87, 0x01},                                 //SPIRead 287 , Check TX RF PLL lock status (0x287[1]==1 is locked)
    {0x81, 0x3F, 0x02}, // Start Clock
    {0x81, 0x38, 0x0F}, // Addr Table Index
    {0x81, 0x39, 0x78}, // Gain
    {0x81, 0x3A, 0x00}, // Bias
    {0x81, 0x3B, 0x00}, // GM
    {0x81, 0x3F, 0x06}, // Write Words
    {0x81, 0x3C, 0x00}, // Delay for 3 ADCCLK/16 clock cycles (Dummy Write)
    {0x81, 0x3C, 0x00}, // Delay ~1us (Dummy Write)
    {0x81, 0x38, 0x0E}, // Addr Table Index
    {0x81, 0x39, 0x74}, // Gain
    {0x81, 0x3A, 0x00}, // Bias
    {0x81, 0x3B, 0x0D}, // GM
    {0x81, 0x3F, 0x06}, // Write Words
    {0x81, 0x3C, 0x00}, // Delay for 3 ADCCLK/16 clock cycles (Dummy Write)
    {0x81, 0x3C, 0x00}, // Delay ~1us (Dummy Write)
    {0x81, 0x38, 0x0D}, // Addr Table Index
    {0x81, 0x39, 0x70}, // Gain
    {0x81, 0x3A, 0x00}, // Bias
    {0x81, 0x3B, 0x15}, // GM
    {0x81, 0x3F, 0x06}, // Write Words
    {0x81, 0x3C, 0x00}, // Delay for 3 ADCCLK/16 clock cycles (Dummy Write)
    {0x81, 0x3C, 0x00}, // Delay ~1us (Dummy Write)
    {0x81, 0x38, 0x0C}, // Addr Table Index
    {0x81, 0x39, 0x6C}, // Gain
    {0x81, 0x3A, 0x00}, // Bias
    {0x81, 0x3B, 0x1B}, // GM
    {0x81, 0x3F, 0x06}, // Write Words
    {0x81, 0x3C, 0x00}, // Delay for 3 ADCCLK/16 clock cycles (Dummy Write)
    {0x81, 0x3C, 0x00}, // Delay ~1us (Dummy Write)
    {0x81, 0x38, 0x0B}, // Addr Table Index
    {0x81, 0x39, 0x68}, // Gain
    {0x81, 0x3A, 0x00}, // Bias
    {0x81, 0x3B, 0x21}, // GM
    {0x81, 0x3F, 0x06}, // Write Words
    {0x81, 0x3C, 0x00}, // Delay for 3 ADCCLK/16 clock cycles (Dummy Write)
    {0x81, 0x3C, 0x00}, // Delay ~1us (Dummy Write)
    {0x81, 0x38, 0x0A}, // Addr Table Index
    {0x81, 0x39, 0x64}, // Gain
    {0x81, 0x3A, 0x00}, // Bias
    {0x81, 0x3B, 0x25}, // GM
    {0x81, 0x3F, 0x06}, // Write Words
    {0x81, 0x3C, 0x00}, // Delay for 3 ADCCLK/16 clock cycles (Dummy Write)
    {0x81, 0x3C, 0x00}, // Delay ~1us (Dummy Write)
    {0x81, 0x38, 0x09}, // Addr Table Index
    {0x81, 0x39, 0x60}, // Gain
    {0x81, 0x3A, 0x00}, // Bias
    {0x81, 0x3B, 0x29}, // GM
    {0x81, 0x3F, 0x06}, // Write Words
    {0x81, 0x3C, 0x00}, // Delay for 3 ADCCLK/16 clock cycles (Dummy Write)
    {0x81, 0x3C, 0x00}, // Delay ~1us (Dummy Write)
    {0x81, 0x38, 0x08}, // Addr Table Index
    {0x81, 0x39, 0x5C}, // Gain
    {0x81, 0x3A, 0x00}, // Bias
    {0x81, 0x3B, 0x2C}, // GM
    {0x81, 0x3F, 0x06}, // Write Words
    {0x81, 0x3C, 0x00}, // Delay for 3 ADCCLK/16 clock cycles (Dummy Write)
    {0x81, 0x3C, 0x00}, // Delay ~1us (Dummy Write)
    {0x81, 0x38, 0x07}, // Addr Table Index
    {0x81, 0x39, 0x58}, // Gain
    {0x81, 0x3A, 0x00}, // Bias
    {0x81, 0x3B, 0x2F}, // GM
    {0x81, 0x3F, 0x06}, // Write Words
    {0x81, 0x3C, 0x00}, // Delay for 3 ADCCLK/16 clock cycles (Dummy Write)
    {0x81, 0x3C, 0x00}, // Delay ~1us (Dummy Write)
    {0x81, 0x38, 0x06}, // Addr Table Index
    {0x81, 0x39, 0x54}, // Gain
    {0x81, 0x3A, 0x00}, // Bias
    {0x81, 0x3B, 0x31}, // GM
    {0x81, 0x3F, 0x06}, // Write Words
    {0x81, 0x3C, 0x00}, // Delay for 3 ADCCLK/16 clock cycles (Dummy Write)
    {0x81, 0x3C, 0x00}, // Delay ~1us (Dummy Write)
    {0x81, 0x38, 0x05}, // Addr Table Index
    {0x81, 0x39, 0x50}, // Gain
    {0x81, 0x3A, 0x00}, // Bias
    {0x81, 0x3B, 0x33}, // GM
    {0x81, 0x3F, 0x06}, // Write Words
    {0x81, 0x3C, 0x00}, // Delay for 3 ADCCLK/16 clock cycles (Dummy Write)
    {0x81, 0x3C, 0x00}, // Delay ~1us (Dummy Write)
    {0x81, 0x38, 0x04}, // Addr Table Index
    {0x81, 0x39, 0x4C}, // Gain
    {0x81, 0x3A, 0x00}, // Bias
    {0x81, 0x3B, 0x34}, // GM
    {0x81, 0x3F, 0x06}, // Write Words
    {0x81, 0x3C, 0x00}, // Delay for 3 ADCCLK/16 clock cycles (Dummy Write)
    {0x81, 0x3C, 0x00}, // Delay ~1us (Dummy Write)
    {0x81, 0x38, 0x03}, // Addr Table Index
    {0x81, 0x39, 0x48}, // Gain
    {0x81, 0x3A, 0x00}, // Bias
    {0x81, 0x3B, 0x35}, // GM
    {0x81, 0x3F, 0x06}, // Write Words
    {0x81, 0x3C, 0x00}, // Delay for 3 ADCCLK/16 clock cycles (Dummy Write)
    {0x81, 0x3C, 0x00}, // Delay ~1us (Dummy Write)
    {0x81, 0x38, 0x02}, // Addr Table Index
    {0x81, 0x39, 0x30}, // Gain
    {0x81, 0x3A, 0x00}, // Bias
    {0x81, 0x3B, 0x3A}, // GM
    {0x81, 0x3F, 0x06}, // Write Words
    {0x81, 0x3C, 0x00}, // Delay for 3 ADCCLK/16 clock cycles (Dummy Write)
    {0x81, 0x3C, 0x00}, // Delay ~1us (Dummy Write)
    {0x81, 0x38, 0x01}, // Addr Table Index
    {0x81, 0x39, 0x18}, // Gain
    {0x81, 0x3A, 0x00}, // Bias
    {0x81, 0x3B, 0x3D}, // GM
    {0x81, 0x3F, 0x06}, // Write Words
    {0x81, 0x3C, 0x00}, // Delay for 3 ADCCLK/16 clock cycles (Dummy Write)
    {0x81, 0x3C, 0x00}, // Delay ~1us (Dummy Write)
    {0x81, 0x38, 0x00}, // Addr Table Index
    {0x81, 0x39, 0x00}, // Gain
    {0x81, 0x3A, 0x00}, // Bias
    {0x81, 0x3B, 0x3E}, // GM
    {0x81, 0x3F, 0x06}, // Write Words
    {0x81, 0x3C, 0x00}, // Delay for 3 ADCCLK/16 clock cycles (Dummy Write)
    {0x81, 0x3C, 0x00}, // Delay ~1us (Dummy Write)
    {0x81, 0x3F, 0x02}, // Clear Write Bit
    {0x81, 0x3C, 0x00}, // Delay for 3 ADCCLK/16 clock cycles (Dummy Write)
    {0x81, 0x3C, 0x00}, // Delay ~1us (Dummy Write)
    {0x81, 0x3F, 0x00}, // Stop Clock
    {0x81, 0x37, 0x1A}, // Start Gain Table Clock
    {0x81, 0x30, 0x00}, // Gain Table Index
    {0x81, 0x31, 0x00}, // Ext LNA, Int LNA, & Mixer Gain Word
    {0x81, 0x32, 0x00}, // TIA & LPF Word
    {0x81, 0x33, 0x20}, // DC Cal bit & Dig Gain Word
    {0x81, 0x37, 0x1E}, // Write Words
    {0x81, 0x34, 0x00}, // Dummy Write to delay 3 ADCCLK/16 cycles
    {0x81, 0x34, 0x00}, // Dummy Write to delay ~1us
    {0x81, 0x30, 0x01}, // Gain Table Index
    {0x81, 0x31, 0x00}, // Ext LNA, Int LNA, & Mixer Gain Word
    {0x81, 0x32, 0x00}, // TIA & LPF Word
    {0x81, 0x33, 0x00}, // DC Cal bit & Dig Gain Word
    {0x81, 0x37, 0x1E}, // Write Words
    {0x81, 0x34, 0x00}, // Dummy Write to delay 3 ADCCLK/16 cycles
    {0x81, 0x34, 0x00}, // Dummy Write to delay ~1us
    {0x81, 0x30, 0x02}, // Gain Table Index
    {0x81, 0x31, 0x00}, // Ext LNA, Int LNA, & Mixer Gain Word
    {0x81, 0x32, 0x00}, // TIA & LPF Word
    {0x81, 0x33, 0x00}, // DC Cal bit & Dig Gain Word
    {0x81, 0x37, 0x1E}, // Write Words
    {0x81, 0x34, 0x00}, // Dummy Write to delay 3 ADCCLK/16 cycles
    {0x81, 0x34, 0x00}, // Dummy Write to delay ~1us
    {0x81, 0x30, 0x03}, // Gain Table Index
    {0x81, 0x31, 0x00}, // Ext LNA, Int LNA, & Mixer Gain Word
    {0x81, 0x32, 0x01}, // TIA & LPF Word
    {0x81, 0x33, 0x00}, // DC Cal bit & Dig Gain Word
    {0x81, 0x37, 0x1E}, // Write Words
    {0x81, 0x34, 0x00}, // Dummy Write to delay 3 ADCCLK/16 cycles
    {0x81, 0x34, 0x00}, // Dummy Write to delay ~1us
    {0x81, 0x30, 0x04}, // Gain Table Index
    {0x81, 0x31, 0x00}, // Ext LNA, Int LNA, & Mixer Gain Word
    {0x81, 0x32, 0x02}, // TIA & LPF Word
    {0x81, 0x33, 0x00}, // DC Cal bit & Dig Gain Word
    {0x81, 0x37, 0x1E}, // Write Words
    {0x81, 0x34, 0x00}, // Dummy Write to delay 3 ADCCLK/16 cycles
    {0x81, 0x34, 0x00}, // Dummy Write to delay ~1us
    {0x81, 0x30, 0x05}, // Gain Table Index
    {0x81, 0x31, 0x00}, // Ext LNA, Int LNA, & Mixer Gain Word
    {0x81, 0x32, 0x03}, // TIA & LPF Word
    {0x81, 0x33, 0x00}, // DC Cal bit & Dig Gain Word
    {0x81, 0x37, 0x1E}, // Write Words
    {0x81, 0x34, 0x00}, // Dummy Write to delay 3 ADCCLK/16 cycles
    {0x81, 0x34, 0x00}, // Dummy Write to delay ~1us
    {0x81, 0x30, 0x06}, // Gain Table Index
    {0x81, 0x31, 0x00}, // Ext LNA, Int LNA, & Mixer Gain Word
    {0x81, 0x32, 0x04}, // TIA & LPF Word
    {0x81, 0x33, 0x00}, // DC Cal bit & Dig Gain Word
    {0x81, 0x37, 0x1E}, // Write Words
    {0x81, 0x34, 0x00}, // Dummy Write to delay 3 ADCCLK/16 cycles
    {0x81, 0x34, 0x00}, // Dummy Write to delay ~1us
    {0x81, 0x30, 0x07}, // Gain Table Index
    {0x81, 0x31, 0x00}, // Ext LNA, Int LNA, & Mixer Gain Word
    {0x81, 0x32, 0x05}, // TIA & LPF Word
    {0x81, 0x33, 0x00}, // DC Cal bit & Dig Gain Word
    {0x81, 0x37, 0x1E}, // Write Words
    {0x81, 0x34, 0x00}, // Dummy Write to delay 3 ADCCLK/16 cycles
    {0x81, 0x34, 0x00}, // Dummy Write to delay ~1us
    {0x81, 0x30, 0x08}, // Gain Table Index
    {0x81, 0x31, 0x01}, // Ext LNA, Int LNA, & Mixer Gain Word
    {0x81, 0x32, 0x03}, // TIA & LPF Word
    {0x81, 0x33, 0x20}, // DC Cal bit & Dig Gain Word
    {0x81, 0x37, 0x1E}, // Write Words
    {0x81, 0x34, 0x00}, // Dummy Write to delay 3 ADCCLK/16 cycles
    {0x81, 0x34, 0x00}, // Dummy Write to delay ~1us
    {0x81, 0x30, 0x09}, // Gain Table Index
    {0x81, 0x31, 0x01}, // Ext LNA, Int LNA, & Mixer Gain Word
    {0x81, 0x32, 0x04}, // TIA & LPF Word
    {0x81, 0x33, 0x00}, // DC Cal bit & Dig Gain Word
    {0x81, 0x37, 0x1E}, // Write Words
    {0x81, 0x34, 0x00}, // Dummy Write to delay 3 ADCCLK/16 cycles
    {0x81, 0x34, 0x00}, // Dummy Write to delay ~1us
    {0x81, 0x30, 0x0A}, // Gain Table Index
    {0x81, 0x31, 0x01}, // Ext LNA, Int LNA, & Mixer Gain Word
    {0x81, 0x32, 0x05}, // TIA & LPF Word
    {0x81, 0x33, 0x00}, // DC Cal bit & Dig Gain Word
    {0x81, 0x37, 0x1E}, // Write Words
    {0x81, 0x34, 0x00}, // Dummy Write to delay 3 ADCCLK/16 cycles
    {0x81, 0x34, 0x00}, // Dummy Write to delay ~1us
    {0x81, 0x30, 0x0B}, // Gain Table Index
    {0x81, 0x31, 0x01}, // Ext LNA, Int LNA, & Mixer Gain Word
    {0x81, 0x32, 0x06}, // TIA & LPF Word
    {0x81, 0x33, 0x00}, // DC Cal bit & Dig Gain Word
    {0x81, 0x37, 0x1E}, // Write Words
    {0x81, 0x34, 0x00}, // Dummy Write to delay 3 ADCCLK/16 cycles
    {0x81, 0x34, 0x00}, // Dummy Write to delay ~1us
    {0x81, 0x30, 0x0C}, // Gain Table Index
    {0x81, 0x31, 0x01}, // Ext LNA, Int LNA, & Mixer Gain Word
    {0x81, 0x32, 0x07}, // TIA & LPF Word
    {0x81, 0x33, 0x00}, // DC Cal bit & Dig Gain Word
    {0x81, 0x37, 0x1E}, // Write Words
    {0x81, 0x34, 0x00}, // Dummy Write to delay 3 ADCCLK/16 cycles
    {0x81, 0x34, 0x00}, // Dummy Write to delay ~1us
    {0x81, 0x30, 0x0D}, // Gain Table Index
    {0x81, 0x31, 0x01}, // Ext LNA, Int LNA, & Mixer Gain Word
    {0x81, 0x32, 0x08}, // TIA & LPF Word
    {0x81, 0x33, 0x00}, // DC Cal bit & Dig Gain Word
    {0x81, 0x37, 0x1E}, // Write Words
    {0x81, 0x34, 0x00}, // Dummy Write to delay 3 ADCCLK/16 cycles
    {0x81, 0x34, 0x00}, // Dummy Write to delay ~1us
    {0x81, 0x30, 0x0E}, // Gain Table Index
    {0x81, 0x31, 0x01}, // Ext LNA, Int LNA, & Mixer Gain Word
    {0x81, 0x32, 0x09}, // TIA & LPF Word
    {0x81, 0x33, 0x00}, // DC Cal bit & Dig Gain Word
    {0x81, 0x37, 0x1E}, // Write Words
    {0x81, 0x34, 0x00}, // Dummy Write to delay 3 ADCCLK/16 cycles
    {0x81, 0x34, 0x00}, // Dummy Write to delay ~1us
    {0x81, 0x30, 0x0F}, // Gain Table Index
    {0x81, 0x31, 0x01}, // Ext LNA, Int LNA, & Mixer Gain Word
    {0x81, 0x32, 0x0A}, // TIA & LPF Word
    {0x81, 0x33, 0x00}, // DC Cal bit & Dig Gain Word
    {0x81, 0x37, 0x1E}, // Write Words
    {0x81, 0x34, 0x00}, // Dummy Write to delay 3 ADCCLK/16 cycles
    {0x81, 0x34, 0x00}, // Dummy Write to delay ~1us
    {0x81, 0x30, 0x10}, // Gain Table Index
    {0x81, 0x31, 0x01}, // Ext LNA, Int LNA, & Mixer Gain Word
    {0x81, 0x32, 0x0B}, // TIA & LPF Word
    {0x81, 0x33, 0x00}, // DC Cal bit & Dig Gain Word
    {0x81, 0x37, 0x1E}, // Write Words
    {0x81, 0x34, 0x00}, // Dummy Write to delay 3 ADCCLK/16 cycles
    {0x81, 0x34, 0x00}, // Dummy Write to delay ~1us
    {0x81, 0x30, 0x11}, // Gain Table Index
    {0x81, 0x31, 0x01}, // Ext LNA, Int LNA, & Mixer Gain Word
    {0x81, 0x32, 0x0C}, // TIA & LPF Word
    {0x81, 0x33, 0x00}, // DC Cal bit & Dig Gain Word
    {0x81, 0x37, 0x1E}, // Write Words
    {0x81, 0x34, 0x00}, // Dummy Write to delay 3 ADCCLK/16 cycles
    {0x81, 0x34, 0x00}, // Dummy Write to delay ~1us
    {0x81, 0x30, 0x12}, // Gain Table Index
    {0x81, 0x31, 0x01}, // Ext LNA, Int LNA, & Mixer Gain Word
    {0x81, 0x32, 0x0D}, // TIA & LPF Word
    {0x81, 0x33, 0x00}, // DC Cal bit & Dig Gain Word
    {0x81, 0x37, 0x1E}, // Write Words
    {0x81, 0x34, 0x00}, // Dummy Write to delay 3 ADCCLK/16 cycles
    {0x81, 0x34, 0x00}, // Dummy Write to delay ~1us
    {0x81, 0x30, 0x13}, // Gain Table Index
    {0x81, 0x31, 0x01}, // Ext LNA, Int LNA, & Mixer Gain Word
    {0x81, 0x32, 0x0E}, // TIA & LPF Word
    {0x81, 0x33, 0x00}, // DC Cal bit & Dig Gain Word
    {0x81, 0x37, 0x1E}, // Write Words
    {0x81, 0x34, 0x00}, // Dummy Write to delay 3 ADCCLK/16 cycles
    {0x81, 0x34, 0x00}, // Dummy Write to delay ~1us
    {0x81, 0x30, 0x14}, // Gain Table Index
    {0x81, 0x31, 0x02}, // Ext LNA, Int LNA, & Mixer Gain Word
    {0x81, 0x32, 0x09}, // TIA & LPF Word
    {0x81, 0x33, 0x20}, // DC Cal bit & Dig Gain Word
    {0x81, 0x37, 0x1E}, // Write Words
    {0x81, 0x34, 0x00}, // Dummy Write to delay 3 ADCCLK/16 cycles
    {0x81, 0x34, 0x00}, // Dummy Write to delay ~1us
    {0x81, 0x30, 0x15}, // Gain Table Index
    {0x81, 0x31, 0x02}, // Ext LNA, Int LNA, & Mixer Gain Word
    {0x81, 0x32, 0x0A}, // TIA & LPF Word
    {0x81, 0x33, 0x00}, // DC Cal bit & Dig Gain Word
    {0x81, 0x37, 0x1E}, // Write Words
    {0x81, 0x34, 0x00}, // Dummy Write to delay 3 ADCCLK/16 cycles
    {0x81, 0x34, 0x00}, // Dummy Write to delay ~1us
    {0x81, 0x30, 0x16}, // Gain Table Index
    {0x81, 0x31, 0x02}, // Ext LNA, Int LNA, & Mixer Gain Word
    {0x81, 0x32, 0x0B}, // TIA & LPF Word
    {0x81, 0x33, 0x00}, // DC Cal bit & Dig Gain Word
    {0x81, 0x37, 0x1E}, // Write Words
    {0x81, 0x34, 0x00}, // Dummy Write to delay 3 ADCCLK/16 cycles
    {0x81, 0x34, 0x00}, // Dummy Write to delay ~1us
    {0x81, 0x30, 0x17}, // Gain Table Index
    {0x81, 0x31, 0x02}, // Ext LNA, Int LNA, & Mixer Gain Word
    {0x81, 0x32, 0x0C}, // TIA & LPF Word
    {0x81, 0x33, 0x00}, // DC Cal bit & Dig Gain Word
    {0x81, 0x37, 0x1E}, // Write Words
    {0x81, 0x34, 0x00}, // Dummy Write to delay 3 ADCCLK/16 cycles
    {0x81, 0x34, 0x00}, // Dummy Write to delay ~1us
    {0x81, 0x30, 0x18}, // Gain Table Index
    {0x81, 0x31, 0x02}, // Ext LNA, Int LNA, & Mixer Gain Word
    {0x81, 0x32, 0x0D}, // TIA & LPF Word
    {0x81, 0x33, 0x00}, // DC Cal bit & Dig Gain Word
    {0x81, 0x37, 0x1E}, // Write Words
    {0x81, 0x34, 0x00}, // Dummy Write to delay 3 ADCCLK/16 cycles
    {0x81, 0x34, 0x00}, // Dummy Write to delay ~1us
    {0x81, 0x30, 0x19}, // Gain Table Index
    {0x81, 0x31, 0x02}, // Ext LNA, Int LNA, & Mixer Gain Word
    {0x81, 0x32, 0x0E}, // TIA & LPF Word
    {0x81, 0x33, 0x00}, // DC Cal bit & Dig Gain Word
    {0x81, 0x37, 0x1E}, // Write Words
    {0x81, 0x34, 0x00}, // Dummy Write to delay 3 ADCCLK/16 cycles
    {0x81, 0x34, 0x00}, // Dummy Write to delay ~1us
    {0x81, 0x30, 0x1A}, // Gain Table Index
    {0x81, 0x31, 0x02}, // Ext LNA, Int LNA, & Mixer Gain Word
    {0x81, 0x32, 0x0F}, // TIA & LPF Word
    {0x81, 0x33, 0x00}, // DC Cal bit & Dig Gain Word
    {0x81, 0x37, 0x1E}, // Write Words
    {0x81, 0x34, 0x00}, // Dummy Write to delay 3 ADCCLK/16 cycles
    {0x81, 0x34, 0x00}, // Dummy Write to delay ~1us
    {0x81, 0x30, 0x1B}, // Gain Table Index
    {0x81, 0x31, 0x02}, // Ext LNA, Int LNA, & Mixer Gain Word
    {0x81, 0x32, 0x10}, // TIA & LPF Word
    {0x81, 0x33, 0x00}, // DC Cal bit & Dig Gain Word
    {0x81, 0x37, 0x1E}, // Write Words
    {0x81, 0x34, 0x00}, // Dummy Write to delay 3 ADCCLK/16 cycles
    {0x81, 0x34, 0x00}, // Dummy Write to delay ~1us
    {0x81, 0x30, 0x1C}, // Gain Table Index
    {0x81, 0x31, 0x02}, // Ext LNA, Int LNA, & Mixer Gain Word
    {0x81, 0x32, 0x2B}, // TIA & LPF Word
    {0x81, 0x33, 0x20}, // DC Cal bit & Dig Gain Word
    {0x81, 0x37, 0x1E}, // Write Words
    {0x81, 0x34, 0x00}, // Dummy Write to delay 3 ADCCLK/16 cycles
    {0x81, 0x34, 0x00}, // Dummy Write to delay ~1us
    {0x81, 0x30, 0x1D}, // Gain Table Index
    {0x81, 0x31, 0x02}, // Ext LNA, Int LNA, & Mixer Gain Word
    {0x81, 0x32, 0x2C}, // TIA & LPF Word
    {0x81, 0x33, 0x00}, // DC Cal bit & Dig Gain Word
    {0x81, 0x37, 0x1E}, // Write Words
    {0x81, 0x34, 0x00}, // Dummy Write to delay 3 ADCCLK/16 cycles
    {0x81, 0x34, 0x00}, // Dummy Write to delay ~1us
    {0x81, 0x30, 0x1E}, // Gain Table Index
    {0x81, 0x31, 0x04}, // Ext LNA, Int LNA, & Mixer Gain Word
    {0x81, 0x32, 0x27}, // TIA & LPF Word
    {0x81, 0x33, 0x20}, // DC Cal bit & Dig Gain Word
    {0x81, 0x37, 0x1E}, // Write Words
    {0x81, 0x34, 0x00}, // Dummy Write to delay 3 ADCCLK/16 cycles
    {0x81, 0x34, 0x00}, // Dummy Write to delay ~1us
    {0x81, 0x30, 0x1F}, // Gain Table Index
    {0x81, 0x31, 0x04}, // Ext LNA, Int LNA, & Mixer Gain Word
    {0x81, 0x32, 0x28}, // TIA & LPF Word
    {0x81, 0x33, 0x00}, // DC Cal bit & Dig Gain Word
    {0x81, 0x37, 0x1E}, // Write Words
    {0x81, 0x34, 0x00}, // Dummy Write to delay 3 ADCCLK/16 cycles
    {0x81, 0x34, 0x00}, // Dummy Write to delay ~1us
    {0x81, 0x30, 0x20}, // Gain Table Index
    {0x81, 0x31, 0x04}, // Ext LNA, Int LNA, & Mixer Gain Word
    {0x81, 0x32, 0x29}, // TIA & LPF Word
    {0x81, 0x33, 0x00}, // DC Cal bit & Dig Gain Word
    {0x81, 0x37, 0x1E}, // Write Words
    {0x81, 0x34, 0x00}, // Dummy Write to delay 3 ADCCLK/16 cycles
    {0x81, 0x34, 0x00}, // Dummy Write to delay ~1us
    {0x81, 0x30, 0x21}, // Gain Table Index
    {0x81, 0x31, 0x04}, // Ext LNA, Int LNA, & Mixer Gain Word
    {0x81, 0x32, 0x2A}, // TIA & LPF Word
    {0x81, 0x33, 0x00}, // DC Cal bit & Dig Gain Word
    {0x81, 0x37, 0x1E}, // Write Words
    {0x81, 0x34, 0x00}, // Dummy Write to delay 3 ADCCLK/16 cycles
    {0x81, 0x34, 0x00}, // Dummy Write to delay ~1us
    {0x81, 0x30, 0x22}, // Gain Table Index
    {0x81, 0x31, 0x04}, // Ext LNA, Int LNA, & Mixer Gain Word
    {0x81, 0x32, 0x2B}, // TIA & LPF Word
    {0x81, 0x33, 0x00}, // DC Cal bit & Dig Gain Word
    {0x81, 0x37, 0x1E}, // Write Words
    {0x81, 0x34, 0x00}, // Dummy Write to delay 3 ADCCLK/16 cycles
    {0x81, 0x34, 0x00}, // Dummy Write to delay ~1us
    {0x81, 0x30, 0x23}, // Gain Table Index
    {0x81, 0x31, 0x24}, // Ext LNA, Int LNA, & Mixer Gain Word
    {0x81, 0x32, 0x21}, // TIA & LPF Word
    {0x81, 0x33, 0x20}, // DC Cal bit & Dig Gain Word
    {0x81, 0x37, 0x1E}, // Write Words
    {0x81, 0x34, 0x00}, // Dummy Write to delay 3 ADCCLK/16 cycles
    {0x81, 0x34, 0x00}, // Dummy Write to delay ~1us
    {0x81, 0x30, 0x24}, // Gain Table Index
    {0x81, 0x31, 0x24}, // Ext LNA, Int LNA, & Mixer Gain Word
    {0x81, 0x32, 0x22}, // TIA & LPF Word
    {0x81, 0x33, 0x00}, // DC Cal bit & Dig Gain Word
    {0x81, 0x37, 0x1E}, // Write Words
    {0x81, 0x34, 0x00}, // Dummy Write to delay 3 ADCCLK/16 cycles
    {0x81, 0x34, 0x00}, // Dummy Write to delay ~1us
    {0x81, 0x30, 0x25}, // Gain Table Index
    {0x81, 0x31, 0x44}, // Ext LNA, Int LNA, & Mixer Gain Word
    {0x81, 0x32, 0x20}, // TIA & LPF Word
    {0x81, 0x33, 0x20}, // DC Cal bit & Dig Gain Word
    {0x81, 0x37, 0x1E}, // Write Words
    {0x81, 0x34, 0x00}, // Dummy Write to delay 3 ADCCLK/16 cycles
    {0x81, 0x34, 0x00}, // Dummy Write to delay ~1us
    {0x81, 0x30, 0x26}, // Gain Table Index
    {0x81, 0x31, 0x44}, // Ext LNA, Int LNA, & Mixer Gain Word
    {0x81, 0x32, 0x21}, // TIA & LPF Word
    {0x81, 0x33, 0x00}, // DC Cal bit & Dig Gain Word
    {0x81, 0x37, 0x1E}, // Write Words
    {0x81, 0x34, 0x00}, // Dummy Write to delay 3 ADCCLK/16 cycles
    {0x81, 0x34, 0x00}, // Dummy Write to delay ~1us
    {0x81, 0x30, 0x27}, // Gain Table Index
    {0x81, 0x31, 0x44}, // Ext LNA, Int LNA, & Mixer Gain Word
    {0x81, 0x32, 0x22}, // TIA & LPF Word
    {0x81, 0x33, 0x00}, // DC Cal bit & Dig Gain Word
    {0x81, 0x37, 0x1E}, // Write Words
    {0x81, 0x34, 0x00}, // Dummy Write to delay 3 ADCCLK/16 cycles
    {0x81, 0x34, 0x00}, // Dummy Write to delay ~1us
    {0x81, 0x30, 0x28}, // Gain Table Index
    {0x81, 0x31, 0x44}, // Ext LNA, Int LNA, & Mixer Gain Word
    {0x81, 0x32, 0x23}, // TIA & LPF Word
    {0x81, 0x33, 0x00}, // DC Cal bit & Dig Gain Word
    {0x81, 0x37, 0x1E}, // Write Words
    {0x81, 0x34, 0x00}, // Dummy Write to delay 3 ADCCLK/16 cycles
    {0x81, 0x34, 0x00}, // Dummy Write to delay ~1us
    {0x81, 0x30, 0x29}, // Gain Table Index
    {0x81, 0x31, 0x44}, // Ext LNA, Int LNA, & Mixer Gain Word
    {0x81, 0x32, 0x24}, // TIA & LPF Word
    {0x81, 0x33, 0x00}, // DC Cal bit & Dig Gain Word
    {0x81, 0x37, 0x1E}, // Write Words
    {0x81, 0x34, 0x00}, // Dummy Write to delay 3 ADCCLK/16 cycles
    {0x81, 0x34, 0x00}, // Dummy Write to delay ~1us
    {0x81, 0x30, 0x2A}, // Gain Table Index
    {0x81, 0x31, 0x44}, // Ext LNA, Int LNA, & Mixer Gain Word
    {0x81, 0x32, 0x25}, // TIA & LPF Word
    {0x81, 0x33, 0x00}, // DC Cal bit & Dig Gain Word
    {0x81, 0x37, 0x1E}, // Write Words
    {0x81, 0x34, 0x00}, // Dummy Write to delay 3 ADCCLK/16 cycles
    {0x81, 0x34, 0x00}, // Dummy Write to delay ~1us
    {0x81, 0x30, 0x2B}, // Gain Table Index
    {0x81, 0x31, 0x44}, // Ext LNA, Int LNA, & Mixer Gain Word
    {0x81, 0x32, 0x26}, // TIA & LPF Word
    {0x81, 0x33, 0x00}, // DC Cal bit & Dig Gain Word
    {0x81, 0x37, 0x1E}, // Write Words
    {0x81, 0x34, 0x00}, // Dummy Write to delay 3 ADCCLK/16 cycles
    {0x81, 0x34, 0x00}, // Dummy Write to delay ~1us
    {0x81, 0x30, 0x2C}, // Gain Table Index
    {0x81, 0x31, 0x44}, // Ext LNA, Int LNA, & Mixer Gain Word
    {0x81, 0x32, 0x27}, // TIA & LPF Word
    {0x81, 0x33, 0x00}, // DC Cal bit & Dig Gain Word
    {0x81, 0x37, 0x1E}, // Write Words
    {0x81, 0x34, 0x00}, // Dummy Write to delay 3 ADCCLK/16 cycles
    {0x81, 0x34, 0x00}, // Dummy Write to delay ~1us
    {0x81, 0x30, 0x2D}, // Gain Table Index
    {0x81, 0x31, 0x44}, // Ext LNA, Int LNA, & Mixer Gain Word
    {0x81, 0x32, 0x28}, // TIA & LPF Word
    {0x81, 0x33, 0x00}, // DC Cal bit & Dig Gain Word
    {0x81, 0x37, 0x1E}, // Write Words
    {0x81, 0x34, 0x00}, // Dummy Write to delay 3 ADCCLK/16 cycles
    {0x81, 0x34, 0x00}, // Dummy Write to delay ~1us
    {0x81, 0x30, 0x2E}, // Gain Table Index
    {0x81, 0x31, 0x44}, // Ext LNA, Int LNA, & Mixer Gain Word
    {0x81, 0x32, 0x29}, // TIA & LPF Word
    {0x81, 0x33, 0x00}, // DC Cal bit & Dig Gain Word
    {0x81, 0x37, 0x1E}, // Write Words
    {0x81, 0x34, 0x00}, // Dummy Write to delay 3 ADCCLK/16 cycles
    {0x81, 0x34, 0x00}, // Dummy Write to delay ~1us
    {0x81, 0x30, 0x2F}, // Gain Table Index
    {0x81, 0x31, 0x44}, // Ext LNA, Int LNA, & Mixer Gain Word
    {0x81, 0x32, 0x2A}, // TIA & LPF Word
    {0x81, 0x33, 0x00}, // DC Cal bit & Dig Gain Word
    {0x81, 0x37, 0x1E}, // Write Words
    {0x81, 0x34, 0x00}, // Dummy Write to delay 3 ADCCLK/16 cycles
    {0x81, 0x34, 0x00}, // Dummy Write to delay ~1us
    {0x81, 0x30, 0x30}, // Gain Table Index
    {0x81, 0x31, 0x44}, // Ext LNA, Int LNA, & Mixer Gain Word
    {0x81, 0x32, 0x2B}, // TIA & LPF Word
    {0x81, 0x33, 0x00}, // DC Cal bit & Dig Gain Word
    {0x81, 0x37, 0x1E}, // Write Words
    {0x81, 0x34, 0x00}, // Dummy Write to delay 3 ADCCLK/16 cycles
    {0x81, 0x34, 0x00}, // Dummy Write to delay ~1us
    {0x81, 0x30, 0x31}, // Gain Table Index
    {0x81, 0x31, 0x44}, // Ext LNA, Int LNA, & Mixer Gain Word
    {0x81, 0x32, 0x2C}, // TIA & LPF Word
    {0x81, 0x33, 0x00}, // DC Cal bit & Dig Gain Word
    {0x81, 0x37, 0x1E}, // Write Words
    {0x81, 0x34, 0x00}, // Dummy Write to delay 3 ADCCLK/16 cycles
    {0x81, 0x34, 0x00}, // Dummy Write to delay ~1us
    {0x81, 0x30, 0x32}, // Gain Table Index
    {0x81, 0x31, 0x44}, // Ext LNA, Int LNA, & Mixer Gain Word
    {0x81, 0x32, 0x2D}, // TIA & LPF Word
    {0x81, 0x33, 0x00}, // DC Cal bit & Dig Gain Word
    {0x81, 0x37, 0x1E}, // Write Words
    {0x81, 0x34, 0x00}, // Dummy Write to delay 3 ADCCLK/16 cycles
    {0x81, 0x34, 0x00}, // Dummy Write to delay ~1us
    {0x81, 0x30, 0x33}, // Gain Table Index
    {0x81, 0x31, 0x44}, // Ext LNA, Int LNA, & Mixer Gain Word
    {0x81, 0x32, 0x2E}, // TIA & LPF Word
    {0x81, 0x33, 0x00}, // DC Cal bit & Dig Gain Word
    {0x81, 0x37, 0x1E}, // Write Words
    {0x81, 0x34, 0x00}, // Dummy Write to delay 3 ADCCLK/16 cycles
    {0x81, 0x34, 0x00}, // Dummy Write to delay ~1us
    {0x81, 0x30, 0x34}, // Gain Table Index
    {0x81, 0x31, 0x44}, // Ext LNA, Int LNA, & Mixer Gain Word
    {0x81, 0x32, 0x2F}, // TIA & LPF Word
    {0x81, 0x33, 0x00}, // DC Cal bit & Dig Gain Word
    {0x81, 0x37, 0x1E}, // Write Words
    {0x81, 0x34, 0x00}, // Dummy Write to delay 3 ADCCLK/16 cycles
    {0x81, 0x34, 0x00}, // Dummy Write to delay ~1us
    {0x81, 0x30, 0x35}, // Gain Table Index
    {0x81, 0x31, 0x44}, // Ext LNA, Int LNA, & Mixer Gain Word
    {0x81, 0x32, 0x30}, // TIA & LPF Word
    {0x81, 0x33, 0x00}, // DC Cal bit & Dig Gain Word
    {0x81, 0x37, 0x1E}, // Write Words
    {0x81, 0x34, 0x00}, // Dummy Write to delay 3 ADCCLK/16 cycles
    {0x81, 0x34, 0x00}, // Dummy Write to delay ~1us
    {0x81, 0x30, 0x36}, // Gain Table Index
    {0x81, 0x31, 0x44}, // Ext LNA, Int LNA, & Mixer Gain Word
    {0x81, 0x32, 0x31}, // TIA & LPF Word
    {0x81, 0x33, 0x00}, // DC Cal bit & Dig Gain Word
    {0x81, 0x37, 0x1E}, // Write Words
    {0x81, 0x34, 0x00}, // Dummy Write to delay 3 ADCCLK/16 cycles
    {0x81, 0x34, 0x00}, // Dummy Write to delay ~1us
    {0x81, 0x30, 0x37}, // Gain Table Index
    {0x81, 0x31, 0x64}, // Ext LNA, Int LNA, & Mixer Gain Word
    {0x81, 0x32, 0x2E}, // TIA & LPF Word
    {0x81, 0x33, 0x20}, // DC Cal bit & Dig Gain Word
    {0x81, 0x37, 0x1E}, // Write Words
    {0x81, 0x34, 0x00}, // Dummy Write to delay 3 ADCCLK/16 cycles
    {0x81, 0x34, 0x00}, // Dummy Write to delay ~1us
    {0x81, 0x30, 0x38}, // Gain Table Index
    {0x81, 0x31, 0x64}, // Ext LNA, Int LNA, & Mixer Gain Word
    {0x81, 0x32, 0x2F}, // TIA & LPF Word
    {0x81, 0x33, 0x00}, // DC Cal bit & Dig Gain Word
    {0x81, 0x37, 0x1E}, // Write Words
    {0x81, 0x34, 0x00}, // Dummy Write to delay 3 ADCCLK/16 cycles
    {0x81, 0x34, 0x00}, // Dummy Write to delay ~1us
    {0x81, 0x30, 0x39}, // Gain Table Index
    {0x81, 0x31, 0x64}, // Ext LNA, Int LNA, & Mixer Gain Word
    {0x81, 0x32, 0x30}, // TIA & LPF Word
    {0x81, 0x33, 0x00}, // DC Cal bit & Dig Gain Word
    {0x81, 0x37, 0x1E}, // Write Words
    {0x81, 0x34, 0x00}, // Dummy Write to delay 3 ADCCLK/16 cycles
    {0x81, 0x34, 0x00}, // Dummy Write to delay ~1us
    {0x81, 0x30, 0x3A}, // Gain Table Index
    {0x81, 0x31, 0x64}, // Ext LNA, Int LNA, & Mixer Gain Word
    {0x81, 0x32, 0x31}, // TIA & LPF Word
    {0x81, 0x33, 0x00}, // DC Cal bit & Dig Gain Word
    {0x81, 0x37, 0x1E}, // Write Words
    {0x81, 0x34, 0x00}, // Dummy Write to delay 3 ADCCLK/16 cycles
    {0x81, 0x34, 0x00}, // Dummy Write to delay ~1us
    {0x81, 0x30, 0x3B}, // Gain Table Index
    {0x81, 0x31, 0x64}, // Ext LNA, Int LNA, & Mixer Gain Word
    {0x81, 0x32, 0x32}, // TIA & LPF Word
    {0x81, 0x33, 0x00}, // DC Cal bit & Dig Gain Word
    {0x81, 0x37, 0x1E}, // Write Words
    {0x81, 0x34, 0x00}, // Dummy Write to delay 3 ADCCLK/16 cycles
    {0x81, 0x34, 0x00}, // Dummy Write to delay ~1us
    {0x81, 0x30, 0x3C}, // Gain Table Index
    {0x81, 0x31, 0x64}, // Ext LNA, Int LNA, & Mixer Gain Word
    {0x81, 0x32, 0x33}, // TIA & LPF Word
    {0x81, 0x33, 0x00}, // DC Cal bit & Dig Gain Word
    {0x81, 0x37, 0x1E}, // Write Words
    {0x81, 0x34, 0x00}, // Dummy Write to delay 3 ADCCLK/16 cycles
    {0x81, 0x34, 0x00}, // Dummy Write to delay ~1us
    {0x81, 0x30, 0x3D}, // Gain Table Index
    {0x81, 0x31, 0x64}, // Ext LNA, Int LNA, & Mixer Gain Word
    {0x81, 0x32, 0x34}, // TIA & LPF Word
    {0x81, 0x33, 0x00}, // DC Cal bit & Dig Gain Word
    {0x81, 0x37, 0x1E}, // Write Words
    {0x81, 0x34, 0x00}, // Dummy Write to delay 3 ADCCLK/16 cycles
    {0x81, 0x34, 0x00}, // Dummy Write to delay ~1us
    {0x81, 0x30, 0x3E}, // Gain Table Index
    {0x81, 0x31, 0x64}, // Ext LNA, Int LNA, & Mixer Gain Word
    {0x81, 0x32, 0x35}, // TIA & LPF Word
    {0x81, 0x33, 0x00}, // DC Cal bit & Dig Gain Word
    {0x81, 0x37, 0x1E}, // Write Words
    {0x81, 0x34, 0x00}, // Dummy Write to delay 3 ADCCLK/16 cycles
    {0x81, 0x34, 0x00}, // Dummy Write to delay ~1us
    {0x81, 0x30, 0x3F}, // Gain Table Index
    {0x81, 0x31, 0x64}, // Ext LNA, Int LNA,  & Mixer Gain Word
    {0x81, 0x32, 0x36}, // TIA & LPF Word
    {0x81, 0x33, 0x00}, // DC Cal bit & Dig Gain Word
    {0x81, 0x37, 0x1E}, // Write Words
    {0x81, 0x34, 0x00}, // Dummy Write to delay 3 ADCCLK/16 cycles
    {0x81, 0x34, 0x00}, // Dummy Write to delay ~1us
    {0x81, 0x30, 0x40}, // Gain Table Index
    {0x81, 0x31, 0x64}, // Ext LNA, Int LNA,  & Mixer Gain Word
    {0x81, 0x32, 0x37}, // TIA & LPF Word
    {0x81, 0x33, 0x00}, // DC Cal bit & Dig Gain Word
    {0x81, 0x37, 0x1E}, // Write Words
    {0x81, 0x34, 0x00}, // Dummy Write to delay 3 ADCCLK/16 cycles
    {0x81, 0x34, 0x00}, // Dummy Write to delay ~1us
    {0x81, 0x30, 0x41}, // Gain Table Index
    {0x81, 0x31, 0x64}, // Ext LNA, Int LNA,  & Mixer Gain Word
    {0x81, 0x32, 0x38}, // TIA & LPF Word
    {0x81, 0x33, 0x00}, // DC Cal bit & Dig Gain Word
    {0x81, 0x37, 0x1E}, // Write Words
    {0x81, 0x34, 0x00}, // Dummy Write to delay 3 ADCCLK/16 cycles
    {0x81, 0x34, 0x00}, // Dummy Write to delay ~1us
    {0x81, 0x30, 0x42}, // Gain Table Index
    {0x81, 0x31, 0x65}, // Ext LNA, Int LNA,  & Mixer Gain Word
    {0x81, 0x32, 0x38}, // TIA & LPF Word
    {0x81, 0x33, 0x20}, // DC Cal bit & Dig Gain Word
    {0x81, 0x37, 0x1E}, // Write Words
    {0x81, 0x34, 0x00}, // Dummy Write to delay 3 ADCCLK/16 cycles
    {0x81, 0x34, 0x00}, // Dummy Write to delay ~1us
    {0x81, 0x30, 0x43}, // Gain Table Index
    {0x81, 0x31, 0x66}, // Ext LNA, Int LNA,  & Mixer Gain Word
    {0x81, 0x32, 0x38}, // TIA & LPF Word
    {0x81, 0x33, 0x20}, // DC Cal bit & Dig Gain Word
    {0x81, 0x37, 0x1E}, // Write Words
    {0x81, 0x34, 0x00}, // Dummy Write to delay 3 ADCCLK/16 cycles
    {0x81, 0x34, 0x00}, // Dummy Write to delay ~1us
    {0x81, 0x30, 0x44}, // Gain Table Index
    {0x81, 0x31, 0x67}, // Ext LNA, Int LNA,  & Mixer Gain Word
    {0x81, 0x32, 0x38}, // TIA & LPF Word
    {0x81, 0x33, 0x20}, // DC Cal bit & Dig Gain Word
    {0x81, 0x37, 0x1E}, // Write Words
    {0x81, 0x34, 0x00}, // Dummy Write to delay 3 ADCCLK/16 cycles
    {0x81, 0x34, 0x00}, // Dummy Write to delay ~1us
    {0x81, 0x30, 0x45}, // Gain Table Index
    {0x81, 0x31, 0x68}, // Ext LNA, Int LNA,  & Mixer Gain Word
    {0x81, 0x32, 0x38}, // TIA & LPF Word
    {0x81, 0x33, 0x20}, // DC Cal bit & Dig Gain Word
    {0x81, 0x37, 0x1E}, // Write Words
    {0x81, 0x34, 0x00}, // Dummy Write to delay 3 ADCCLK/16 cycles
    {0x81, 0x34, 0x00}, // Dummy Write to delay ~1us
    {0x81, 0x30, 0x46}, // Gain Table Index
    {0x81, 0x31, 0x69}, // Ext LNA, Int LNA,  & Mixer Gain Word
    {0x81, 0x32, 0x38}, // TIA & LPF Word
    {0x81, 0x33, 0x20}, // DC Cal bit & Dig Gain Word
    {0x81, 0x37, 0x1E}, // Write Words
    {0x81, 0x34, 0x00}, // Dummy Write to delay 3 ADCCLK/16 cycles
    {0x81, 0x34, 0x00}, // Dummy Write to delay ~1us
    {0x81, 0x30, 0x47}, // Gain Table Index
    {0x81, 0x31, 0x6A}, // Ext LNA, Int LNA,  & Mixer Gain Word
    {0x81, 0x32, 0x38}, // TIA & LPF Word
    {0x81, 0x33, 0x20}, // DC Cal bit & Dig Gain Word
    {0x81, 0x37, 0x1E}, // Write Words
    {0x81, 0x34, 0x00}, // Dummy Write to delay 3 ADCCLK/16 cycles
    {0x81, 0x34, 0x00}, // Dummy Write to delay ~1us
    {0x81, 0x30, 0x48}, // Gain Table Index
    {0x81, 0x31, 0x6B}, // Ext LNA, Int LNA,  & Mixer Gain Word
    {0x81, 0x32, 0x38}, // TIA & LPF Word
    {0x81, 0x33, 0x20}, // DC Cal bit & Dig Gain Word
    {0x81, 0x37, 0x1E}, // Write Words
    {0x81, 0x34, 0x00}, // Dummy Write to delay 3 ADCCLK/16 cycles
    {0x81, 0x34, 0x00}, // Dummy Write to delay ~1us
    {0x81, 0x30, 0x49}, // Gain Table Index
    {0x81, 0x31, 0x6C}, // Ext LNA, Int LNA,  & Mixer Gain Word
    {0x81, 0x32, 0x38}, // TIA & LPF Word
    {0x81, 0x33, 0x20}, // DC Cal bit & Dig Gain Word
    {0x81, 0x37, 0x1E}, // Write Words
    {0x81, 0x34, 0x00}, // Dummy Write to delay 3 ADCCLK/16 cycles
    {0x81, 0x34, 0x00}, // Dummy Write to delay ~1us
    {0x81, 0x30, 0x4A}, // Gain Table Index
    {0x81, 0x31, 0x6D}, // Ext LNA, Int LNA,  & Mixer Gain Word
    {0x81, 0x32, 0x38}, // TIA & LPF Word
    {0x81, 0x33, 0x20}, // DC Cal bit & Dig Gain Word
    {0x81, 0x37, 0x1E}, // Write Words
    {0x81, 0x34, 0x00}, // Dummy Write to delay 3 ADCCLK/16 cycles
    {0x81, 0x34, 0x00}, // Dummy Write to delay ~1us
    {0x81, 0x30, 0x4B}, // Gain Table Index
    {0x81, 0x31, 0x6E}, // Ext LNA, Int LNA,  & Mixer Gain Word
    {0x81, 0x32, 0x38}, // TIA & LPF Word
    {0x81, 0x33, 0x20}, // DC Cal bit & Dig Gain Word
    {0x81, 0x37, 0x1E}, // Write Words
    {0x81, 0x34, 0x00}, // Dummy Write to delay 3 ADCCLK/16 cycles
    {0x81, 0x34, 0x00}, // Dummy Write to delay ~1us
    {0x81, 0x30, 0x4C}, // Gain Table Index
    {0x81, 0x31, 0x6F}, // Ext LNA, Int LNA,  & Mixer Gain Word
    {0x81, 0x32, 0x38}, // TIA & LPF Word
    {0x81, 0x33, 0x20}, // DC Cal bit & Dig Gain Word
    {0x81, 0x37, 0x1E}, // Write Words
    {0x81, 0x34, 0x00}, // Dummy Write to delay 3 ADCCLK/16 cycles
    {0x81, 0x34, 0x00}, // Dummy Write to delay ~1us
    {0x81, 0x30, 0x4D}, // Gain Table Index
    {0x81, 0x31, 0x00}, // Ext LNA, Int LNA,  & Mixer Gain Word
    {0x81, 0x32, 0x00}, // TIA & LPF Word
    {0x81, 0x33, 0x00}, // DC Cal bit & Dig Gain Word
    {0x81, 0x37, 0x1E}, // Write Words
    {0x81, 0x34, 0x00}, // Dummy Write to delay 3 ADCCLK/16 cycles
    {0x81, 0x34, 0x00}, // Dummy Write to delay ~1us
    {0x81, 0x30, 0x4E}, // Gain Table Index
    {0x81, 0x31, 0x00}, // Ext LNA, Int LNA,  & Mixer Gain Word
    {0x81, 0x32, 0x00}, // TIA & LPF Word
    {0x81, 0x33, 0x00}, // DC Cal bit & Dig Gain Word
    {0x81, 0x37, 0x1E}, // Write Words
    {0x81, 0x34, 0x00}, // Dummy Write to delay 3 ADCCLK/16 cycles
    {0x81, 0x34, 0x00}, // Dummy Write to delay ~1us
    {0x81, 0x30, 0x4F}, // Gain Table Index
    {0x81, 0x31, 0x00}, // Ext LNA, Int LNA,  & Mixer Gain Word
    {0x81, 0x32, 0x00}, // TIA & LPF Word
    {0x81, 0x33, 0x00}, // DC Cal bit & Dig Gain Word
    {0x81, 0x37, 0x1E}, // Write Words
    {0x81, 0x34, 0x00}, // Dummy Write to delay 3 ADCCLK/16 cycles
    {0x81, 0x34, 0x00}, // Dummy Write to delay ~1us
    {0x81, 0x30, 0x50}, // Gain Table Index
    {0x81, 0x31, 0x00}, // Ext LNA, Int LNA,  & Mixer Gain Word
    {0x81, 0x32, 0x00}, // TIA & LPF Word
    {0x81, 0x33, 0x00}, // DC Cal bit & Dig Gain Word
    {0x81, 0x37, 0x1E}, // Write Words
    {0x81, 0x34, 0x00}, // Dummy Write to delay 3 ADCCLK/16 cycles
    {0x81, 0x34, 0x00}, // Dummy Write to delay ~1us
    {0x81, 0x30, 0x51}, // Gain Table Index
    {0x81, 0x31, 0x00}, // Ext LNA, Int LNA,  & Mixer Gain Word
    {0x81, 0x32, 0x00}, // TIA & LPF Word
    {0x81, 0x33, 0x00}, // DC Cal bit & Dig Gain Word
    {0x81, 0x37, 0x1E}, // Write Words
    {0x81, 0x34, 0x00}, // Dummy Write to delay 3 ADCCLK/16 cycles
    {0x81, 0x34, 0x00}, // Dummy Write to delay ~1us
    {0x81, 0x30, 0x52}, // Gain Table Index
    {0x81, 0x31, 0x00}, // Ext LNA, Int LNA,  & Mixer Gain Word
    {0x81, 0x32, 0x00}, // TIA & LPF Word
    {0x81, 0x33, 0x00}, // DC Cal bit & Dig Gain Word
    {0x81, 0x37, 0x1E}, // Write Words
    {0x81, 0x34, 0x00}, // Dummy Write to delay 3 ADCCLK/16 cycles
    {0x81, 0x34, 0x00}, // Dummy Write to delay ~1us
    {0x81, 0x30, 0x53}, // Gain Table Index
    {0x81, 0x31, 0x00}, // Ext LNA, Int LNA,  & Mixer Gain Word
    {0x81, 0x32, 0x00}, // TIA & LPF Word
    {0x81, 0x33, 0x00}, // DC Cal bit & Dig Gain Word
    {0x81, 0x37, 0x1E}, // Write Words
    {0x81, 0x34, 0x00}, // Dummy Write to delay 3 ADCCLK/16 cycles
    {0x81, 0x34, 0x00}, // Dummy Write to delay ~1us
    {0x81, 0x30, 0x54}, // Gain Table Index
    {0x81, 0x31, 0x00}, // Ext LNA, Int LNA,  & Mixer Gain Word
    {0x81, 0x32, 0x00}, // TIA & LPF Word
    {0x81, 0x33, 0x00}, // DC Cal bit & Dig Gain Word
    {0x81, 0x37, 0x1E}, // Write Words
    {0x81, 0x34, 0x00}, // Dummy Write to delay 3 ADCCLK/16 cycles
    {0x81, 0x34, 0x00}, // Dummy Write to delay ~1us
    {0x81, 0x30, 0x55}, // Gain Table Index
    {0x81, 0x31, 0x00}, // Ext LNA, Int LNA,  & Mixer Gain Word
    {0x81, 0x32, 0x00}, // TIA & LPF Word
    {0x81, 0x33, 0x00}, // DC Cal bit & Dig Gain Word
    {0x81, 0x37, 0x1E}, // Write Words
    {0x81, 0x34, 0x00}, // Dummy Write to delay 3 ADCCLK/16 cycles
    {0x81, 0x34, 0x00}, // Dummy Write to delay ~1us
    {0x81, 0x30, 0x56}, // Gain Table Index
    {0x81, 0x31, 0x00}, // Ext LNA, Int LNA,  & Mixer Gain Word
    {0x81, 0x32, 0x00}, // TIA & LPF Word
    {0x81, 0x33, 0x00}, // DC Cal bit & Dig Gain Word
    {0x81, 0x37, 0x1E}, // Write Words
    {0x81, 0x34, 0x00}, // Dummy Write to delay 3 ADCCLK/16 cycles
    {0x81, 0x34, 0x00}, // Dummy Write to delay ~1us
    {0x81, 0x30, 0x57}, // Gain Table Index
    {0x81, 0x31, 0x00}, // Ext LNA, Int LNA,  & Mixer Gain Word
    {0x81, 0x32, 0x00}, // TIA & LPF Word
    {0x81, 0x33, 0x00}, // DC Cal bit & Dig Gain Word
    {0x81, 0x37, 0x1E}, // Write Words
    {0x81, 0x34, 0x00}, // Dummy Write to delay 3 ADCCLK/16 cycles
    {0x81, 0x34, 0x00}, // Dummy Write to delay ~1us
    {0x81, 0x30, 0x58}, // Gain Table Index
    {0x81, 0x31, 0x00}, // Ext LNA, Int LNA,  & Mixer Gain Word
    {0x81, 0x32, 0x00}, // TIA & LPF Word
    {0x81, 0x33, 0x00}, // DC Cal bit & Dig Gain Word
    {0x81, 0x37, 0x1E}, // Write Words
    {0x81, 0x34, 0x00}, // Dummy Write to delay 3 ADCCLK/16 cycles
    {0x81, 0x34, 0x00}, // Dummy Write to delay ~1us
    {0x81, 0x30, 0x59}, // Gain Table Index
    {0x81, 0x31, 0x00}, // Ext LNA, Int LNA,  & Mixer Gain Word
    {0x81, 0x32, 0x00}, // TIA & LPF Word
    {0x81, 0x33, 0x00}, // DC Cal bit & Dig Gain Word
    {0x81, 0x37, 0x1E}, // Write Words
    {0x81, 0x34, 0x00}, // Dummy Write to delay 3 ADCCLK/16 cycles
    {0x81, 0x34, 0x00}, // Dummy Write to delay ~1us
    {0x81, 0x30, 0x5A}, // Gain Table Index
    {0x81, 0x31, 0x00}, // Ext LNA, Int LNA,  & Mixer Gain Word
    {0x81, 0x32, 0x00}, // TIA & LPF Word
    {0x81, 0x33, 0x00}, // DC Cal bit & Dig Gain Word
    {0x81, 0x37, 0x1E}, // Write Words
    {0x81, 0x34, 0x00}, // Dummy Write to delay 3 ADCCLK/16 cycles
    {0x81, 0x34, 0x00}, // Dummy Write to delay ~1us
    {0x81, 0x37, 0x1A}, // Clear Write Bit
    {0x81, 0x34, 0x00}, // Dummy Write to delay ~1us
    {0x81, 0x34, 0x00}, // Dummy Write to delay ~1us
    {0x81, 0x37, 0x00}, // Stop Gain Table Clock
    {0x80, 0x22, 0x0A}, // AGC Fast Attack Gain Lock Delay
    {0x80, 0xFA, 0xE5}, // Gain Control Mode Select
    {0x80, 0xFB, 0x08}, // Gain Control Config
    {0x80, 0xFC, 0x03}, // ADC Overrange Sample Size
    {0x80, 0xFD, 0x4C}, // Max Full/LMT Gain Table Index
    {0x80, 0xFE, 0x44}, // Peak Overload Wait Time
    {0x81, 0x00, 0x6F}, // Dig Gain: Step Size & Max
    {0x81, 0x01, 0x0A}, // AGC Lock Level
    {0x81, 0x03, 0x08}, // Large LMT or Step 3 Size
    {0x81, 0x04, 0x2F}, // ADC Small Overload Threshold
    {0x81, 0x05, 0x3A}, // ADC Large Overload Threshold
    {0x81, 0x06, 0x45}, // Overload Step Sizes
    {0x81, 0x07, 0x31}, // Small LMT Overload Threshold
    {0x81, 0x08, 0x39}, // Large LMT Overload Threshold
    {0x81, 0x09, 0x4C}, // State 5 Power Measurement MSB
    {0x81, 0x0A, 0x58}, // State 5 Power Measurement LSBs
    {0x81, 0x0B, 0x00}, // Rx1 Force Digital Gain
    {0x81, 0x0E, 0x00}, // Rx2 Force Digital Gain
    {0x81, 0x10, 0x00}, // AGC Fast Attack Config
    {0x81, 0x11, 0x4A}, // Settling Delay & AGC Config
    {0x81, 0x12, 0x4A}, // Post Lock Step & Energy Lost Thresh
    {0x81, 0x13, 0x4A}, // Post Lock Step & Strong Sig Thresh
    {0x81, 0x14, 0x30}, // Low Power Threshold & ADC Ovr Ld
    {0x81, 0x15, 0x00}, // Stronger Signal Unlock Control
    {0x81, 0x16, 0x65}, // Final Overrange and Opt Gain Offset
    {0x81, 0x17, 0x08}, // Gain Inc Step & Energy Detect Cnt
    {0x81, 0x18, 0x05}, // Lock Level GAin Incr Upper Limit
    {0x81, 0x19, 0x08}, // Gain Lock Exit Count
    {0x81, 0x1A, 0x27}, // Initial LMT Gain Limit
    {0x81, 0x1B, 0x0A}, // Increment Time
    {0x81, 0xFB, 0x05}, // RX Freq Corner (MHz)
    {0x81, 0xFC, 0x00}, // RX Freq Corner (Khz)
    {0x81, 0xF8, 0x0C}, // Rx BBF Tune Divider[7:0]
    {0x81, 0xF9, 0x1E}, // RX BBF Tune Divider[8]
    {0x81, 0xD5, 0x3F}, // Set Rx Mix LO CM
    {0x81, 0xC0, 0x03}, // Set GM common mode
    {0x81, 0xE2, 0x02}, // Enable Rx1 Filter Tuner 
    {0x81, 0xE3, 0x02}, // Enable Rx2 Filter Tuner 
    {0x80, 0x16, 0x80}, // Start RX Filter Tune
    {0xF0, 0x16, 0x07},   //WAIT_CALDONE    RXFILTER,2000   // Wait for RX filter to tune, Max Cal Time: 10.212 us (Done when 0x016[7]==0)
    {0x81, 0xE2, 0x03}, // Disable Rx Filter Tuner (Rx1)
    {0x81, 0xE3, 0x03}, // Disable Rx Filter Tuner (Rx2)
    {0x80, 0xD6, 0x0A}, // TX BBF Tune Divier[7:0]
    {0x80, 0xD7, 0x1E}, // TX BBF Tune Divider[8]
    {0x80, 0xCA, 0x22}, // Enable Tx Filter Tuner
    {0x80, 0x16, 0x40}, // Start Tx Filter Tune
    {0xF0, 0x16, 0x06},    //WAIT_CALDONE   TXFILTER,2000   // Wait for TX filter to tune, Max Cal Time: 4.953 us (Done when 0x016[6]==0)
    {0x80, 0xCA, 0x26}, // Disable Tx Filter Tuner (Both Channels)
    {0x81, 0xDB, 0x60}, // Set TIA selcc[2:0]
    {0x81, 0xDD, 0x0A}, // Set RX TIA1 C MSB[6:0]
    {0x81, 0xDF, 0x0A}, // Set RX TIA2 C MSB[6:0]
    {0x81, 0xDC, 0x40}, // Set RX TIA1 C LSB[5:0]
    {0x81, 0xDE, 0x40}, // Set RX TIA2 C LSB[5:0]
    {0x80, 0xD2, 0x34}, // TX Secondary Filter PDF Cap cal[5:0]
    {0x80, 0xD1, 0x0C}, // TX Secondary Filter PDF Res cal[3:0]
    {0x80, 0xD0, 0x56}, // Pdampbias 
    {0x82, 0x00, 0x00},
    {0x82, 0x01, 0x00},
    {0x82, 0x02, 0x00},
    {0x82, 0x03, 0x24},
    {0x82, 0x04, 0x24},
    {0x82, 0x05, 0x00},
    {0x82, 0x06, 0x00},
    {0x82, 0x07, 0x5B},
    {0x82, 0x08, 0xAD},
    {0x82, 0x09, 0x2C},
    {0x82, 0x0A, 0x37},
    {0x82, 0x0B, 0x6D},
    {0x82, 0x0C, 0x39},
    {0x82, 0x0D, 0x6A},
    {0x82, 0x0E, 0x00},
    {0x82, 0x0F, 0x5D},
    {0x82, 0x10, 0x5E},
    {0x82, 0x11, 0x5D},
    {0x82, 0x12, 0x36},
    {0x82, 0x13, 0x36},
    {0x82, 0x14, 0x36},
    {0x82, 0x15, 0x38},
    {0x82, 0x16, 0x38},
    {0x82, 0x17, 0x38},
    {0x82, 0x18, 0x2E},
    {0x82, 0x19, 0x88},
    {0x82, 0x1A, 0x0D},
    {0x82, 0x1B, 0x0B},
    {0x82, 0x1C, 0x88},
    {0x82, 0x1D, 0x0D},
    {0x82, 0x1E, 0x0B},
    {0x82, 0x1F, 0x88},
    {0x82, 0x20, 0x0D},
    {0x82, 0x21, 0x17},
    {0x82, 0x22, 0x17},
    {0x82, 0x23, 0x40},
    {0x82, 0x24, 0x40},
    {0x82, 0x25, 0x2C},
    {0x82, 0x26, 0x00},
    {0x82, 0x27, 0x00},
    {0xE0, 0xA3, 0xFF}, // SPIRead  0A3 // Masked Read:  Read lower 6 bits, overwrite [7:6] below
    {0x80, 0xA0, 0x3A}, // Set TxQuadcal NCO frequency
    {0x80, 0xA3, 0x40}, // Set TxQuadcal NCO frequency (Only update bits [7:6]) //??????????????????
    {0x80, 0xA1, 0x7B}, // Set TxQuadcal M[1:0]
    {0x80, 0xA9, 0xFF}, // Set Tx Quad Cal Count
    {0x80, 0xA2, 0x7F}, // Set Tx Quad Cal Kexp
    {0x80, 0xA5, 0x01}, // Set Tx Quad Cal Magnitude Threshhold
    {0x80, 0xA6, 0x01}, // Set Tx Quad Cal Magnitude Threshhold
    {0x80, 0xAA, 0x25}, // Set Tx Quad Cal Gain Table index
    {0x80, 0xA4, 0xF0}, // Set Tx Quad Cal Setting Count
    {0x80, 0xAE, 0x00}, // Set Tx Quad Cal LPF Gain index incase Split table mode used
    {0x81, 0x93, 0x3F}, // BBDC Cal setting
    {0x81, 0x90, 0x0F}, // Set BBDC tracking shift M value, only applies when BB DC tracking enabled
    {0x81, 0x94, 0x01}, // BBDC Cal setting
    {0x80, 0x16, 0x01}, // Start BBDC offset cal
    {0xF0, 0x16, 0x00}, //WAIT_CALDONE  BBDC,2000   // BBDC Max Cal Time: 18035.714 us. Cal done when 0x016[0]==0
    {0x81, 0x85, 0x20}, // Set RF DC offset Wait Count
    {0x81, 0x86, 0x32}, // Set RF DC Offset Count[7:0]
    {0x81, 0x87, 0x24}, // Settings for RF DC cal
    {0x81, 0x8B, 0x83}, // Settings for RF DC cal
    {0x81, 0x88, 0x05}, // Settings for RF DC cal
    {0x81, 0x89, 0x30}, // Settings for RF DC cal
    {0x80, 0x16, 0x02}, // RFDC Max Cal Time: 82181.250 us
    {0xF0, 0x16, 0x01},      //WAIT_CALDONE RFDC,2000   // Wait for cal to complete (Done when 0x016[1]==0)
    {0x80, 0x16, 0x10}, // TXQuad Max Cal Time: 8434.286 us
    {0xF0, 0x16, 0x04},      //WAIT_CALDONE     TXQUAD,2000 // Wait for cal to complete (Done when 0x016[4]==0)    
    {0x81, 0x68, 0x03}, // Set RX Quadcal Tone Level
    {0x81, 0x6E, 0x25}, // Set Rx Gain index to use during RX Quadcal
    {0x81, 0x6A, 0x75}, // Set Kexp Phase
    {0x81, 0x6B, 0x15}, // Set Kexp Amplitude
    {0x81, 0x69, 0xCF},
    {0x81, 0x8B, 0xAD},
    {0x80, 0x12, 0x02}, // Cals done, Set PPORT Config
    {0x80, 0x13, 0x01}, // Set ENSM FDD/TDD bit
    {0x80, 0x15, 0x84}, // Set Dual Synth Mode, FDD External Control bits properly
    {0x80, 0x73, 0x14},
    {0x80, 0x74, 0x00},
    {0x80, 0x75, 0x14},
    {0x80, 0x76, 0x00},
    {0x81, 0x50, 0x08}, // RSSI Measurement Duration 0, 1
    {0x81, 0x51, 0x00}, // RSSI Measurement Duration 2, 3
    {0x81, 0x52, 0xFF}, // RSSI Weighted Multiplier 0
    {0x81, 0x53, 0x00}, // RSSI Weighted Multiplier 1
    {0x81, 0x54, 0x00}, // RSSI Weighted Multiplier 2
    {0x81, 0x55, 0x00}, // RSSI Weighted Multiplier 3
    {0x81, 0x56, 0x00}, // RSSI Delay
    {0x81, 0x57, 0x00}, // RSSI Wait
    {0x81, 0x58, 0x01}, // RSSI Mode Select
    {0x81, 0x5C, 0x62}, // Power Measurement Duration
};


extern uint8_t RF9363_sky_regs[59][3];

STRU_cfgNode RF9363_sky_nodeInfo = 
{
    .nodeId       = RF_SKY_INIT_REG_ID_0,
    .nodeElemCnt  = 59,
    .nodeDataSize = sizeof(RF9363_sky_regs)
};
uint8_t RF9363_sky_regs[59][3]  __attribute__ ((aligned (4))) =
{
    {0x80, 0x02, 0xCE}, // Set # transmitters enabled
    {0x80, 0x03, 0xCE}, // Set # receivers enabled
    {0x81, 0xFB, 0x00}, // RX Freq Corner (MHz)
    {0x81, 0xFC, 0x50}, // RX Freq Corner (Khz)
    {0x81, 0xF8, 0x5B}, // Rx BBF Tune Divider[7:0]
    {0x81, 0xF9, 0x1E}, // RX BBF Tune Divider[8]
    {0x81, 0xD5, 0x3F}, // Set Rx Mix LO CM
    {0x81, 0xC0, 0x03}, // Set GM common mode
    {0x81, 0xE2, 0x02}, // Enable Rx1 Filter Tuner 
    {0x81, 0xE3, 0x02}, // Enable Rx2 Filter Tuner 
    {0x80, 0x16, 0x80}, // Start RX Filter Tune
    {0xF0, 0x16, 0x07}, //WAIT_CALDONE  RXFILTER,2000   // Wait for RX filter to tune, Max Cal Time: 77.441 us (Done when 0x016[7]==0)
    {0x81, 0xE2, 0x03}, // Disable Rx Filter Tuner (Rx1)
    {0x81, 0xE3, 0x03}, // Disable Rx Filter Tuner (Rx2)
    {0x81, 0xDB, 0xE0}, // Set TIA selcc[2:0]
    {0x81, 0xDD, 0x57}, // Set RX TIA1 C MSB[6:0]
    {0x81, 0xDF, 0x57}, // Set RX TIA2 C MSB[6:0]
    {0x81, 0xDC, 0x40}, // Set RX TIA1 C LSB[5:0]
    {0x81, 0xDE, 0x40}, // Set RX TIA2 C LSB[5:0]
    {0x82, 0x00, 0x00},
    {0x82, 0x01, 0x00},
    {0x82, 0x02, 0x00},
    {0x82, 0x03, 0x24},
    {0x82, 0x04, 0x24},
    {0x82, 0x05, 0x00},
    {0x82, 0x06, 0x00},
    {0x82, 0x07, 0x5D},
    {0x82, 0x08, 0xAB},
    {0x82, 0x09, 0x2C},
    {0x82, 0x0A, 0x38},
    {0x82, 0x0B, 0x6B},
    {0x82, 0x0C, 0x3A},
    {0x82, 0x0D, 0x69},
    {0x82, 0x0E, 0x00},
    {0x82, 0x0F, 0x5F},
    {0x82, 0x10, 0x60},
    {0x82, 0x11, 0x5F},
    {0x82, 0x12, 0x37},
    {0x82, 0x13, 0x37},
    {0x82, 0x14, 0x37},
    {0x82, 0x15, 0x39},
    {0x82, 0x16, 0x39},
    {0x82, 0x17, 0x39},
    {0x82, 0x18, 0x2E},
    {0x82, 0x19, 0x88},
    {0x82, 0x1A, 0x0D},
    {0x82, 0x1B, 0x0C},
    {0x82, 0x1C, 0x88},
    {0x82, 0x1D, 0x0D},
    {0x82, 0x1E, 0x0C},
    {0x82, 0x1F, 0x88},
    {0x82, 0x20, 0x0D},
    {0x82, 0x21, 0x17},
    {0x82, 0x22, 0x18},
    {0x82, 0x23, 0x40},
    {0x82, 0x24, 0x40},
    {0x82, 0x25, 0x2C},
    {0x82, 0x26, 0x00},
    {0x82, 0x27, 0x00},
};


extern uint8_t RF9363_ground_regs[52][3];

STRU_cfgNode RF9363_grd_nodeInfo = 
{
    .nodeId       = RF_GRD_INIT_REG_ID_0,
    .nodeElemCnt  = 52,
    .nodeDataSize = sizeof(RF9363_ground_regs)
};

uint8_t RF9363_ground_regs[52][3]  __attribute__ ((aligned (4))) =
{
    {0x80, 0x02, 0x4E}, // Set # transmitters enabled
    {0x80, 0x03, 0xCE}, // Set # receivers enabled
    {0x80, 0x0A, 0x06}, // Set BBPLL post divide rate
    {0x80, 0xD6, 0x50}, // TX BBF Tune Divier[7:0]
    {0x80, 0xD7, 0x1E}, // TX BBF Tune Divider[8]
    {0x80, 0xCA, 0x22}, // Enable Tx Filter Tuner
    {0x80, 0x16, 0x40}, // Start Tx Filter Tune
    {0xF0, 0x16, 0x06}, // WAIT_CALDONE TXFILTER, 0x2000    // Wait for TX filter to tune, Max Cal Time: 39.444 us (Done when 0x016[6]==0)
    {0x80, 0xCA, 0x26}, // Disable Tx Filter Tuner (Both Channels)
    {0x80, 0xD2, 0x34}, // TX Secondary Filter PDF Cap cal[5:0]
    {0x80, 0xD1, 0x01}, // TX Secondary Filter PDF Res cal[3:0]
    {0x80, 0xD0, 0x59}, // Pdampbias 
    {0x82, 0x00, 0x00},
    {0x82, 0x01, 0x00},
    {0x82, 0x02, 0x00},
    {0x82, 0x03, 0x24},
    {0x82, 0x04, 0x24},
    {0x82, 0x05, 0x00},
    {0x82, 0x06, 0x00},
    {0x82, 0x07, 0x14},
    {0x82, 0x08, 0xFF},
    {0x82, 0x09, 0x0F},
    {0x82, 0x0A, 0x13},
    {0x82, 0x0B, 0xFF},
    {0x82, 0x0C, 0x14},
    {0x82, 0x0D, 0xFF},
    {0x82, 0x0E, 0x69},
    {0x82, 0x0F, 0x14},
    {0x82, 0x10, 0x19},
    {0x82, 0x11, 0x14},
    {0x82, 0x12, 0x13},
    {0x82, 0x13, 0x18},
    {0x82, 0x14, 0x13},
    {0x82, 0x15, 0x13},
    {0x82, 0x16, 0x18},
    {0x82, 0x17, 0x13},
    {0x82, 0x18, 0x2E},
    {0x82, 0x19, 0x81},
    {0x82, 0x1A, 0x06},
    {0x82, 0x1B, 0x04},
    {0x82, 0x1C, 0x81},
    {0x82, 0x1D, 0x06},
    {0x82, 0x1E, 0x04},
    {0x82, 0x1F, 0x81},
    {0x82, 0x20, 0x06},
    {0x82, 0x21, 0x08},
    {0x82, 0x22, 0x08},
    {0x82, 0x23, 0x40},
    {0x82, 0x24, 0x40},
    {0x82, 0x25, 0x2C},
    {0x82, 0x26, 0x00},
    {0x82, 0x27, 0x00},
};

extern STRU_BB_RC_CH_SELECTION RF9363_rc_selection;

STRU_cfgNode RF9363_Rc_selection_nodeInfo = {
    .nodeId       = BB_RC_CH_SELECTION,
    .nodeElemCnt  = 1,
    .nodeDataSize = sizeof(RF9363_rc_selection)
};

STRU_BB_RC_CH_SELECTION RF9363_rc_selection =
{
    .u8_rcChSelectionEnable = 0,
    .u8_rcChReplaceMaxCnt   = 2,            //suggest no more than 1/2 * (RC channel)
    .u16_rcChReplaceCycles  = 1000
};

