action = "synthesis"
language = "vhdl"

syn_device = "xc6slx45t"
syn_grade = "-3"
syn_package = "fgg484"

syn_top = "mod2"
syn_project = "gate.xise"

syn_tool = "ise"

files = [ "../files/gate.vhdl", "f2.sv",
's1.wb', 
's2.tcl', 
's3.qsys', 
's4.edn', 
's5.pdc'] 
