$date
	Wed Jan 24 18:14:19 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testbench $end
$var wire 4 ! Thousands_Data [3:0] $end
$var wire 4 " Tens_Data [3:0] $end
$var wire 4 # Ones_Data [3:0] $end
$var wire 4 $ Hundreds_Data [3:0] $end
$var reg 10 % Hz [9:0] $end
$scope module UUT $end
$var wire 10 & Hz [9:0] $end
$var reg 4 ' Hundreds_Data [3:0] $end
$var reg 4 ( Ones_Data [3:0] $end
$var reg 4 ) Tens_Data [3:0] $end
$var reg 4 * Thousands_Data [3:0] $end
$var reg 26 + bin [25:0] $end
$scope begin $ivl_for_loop0 $end
$var integer 32 , i [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b1010 ,
b0 +
b0 *
b0 )
b0 (
b0 '
b0 &
b0 %
b0 $
b0 #
b0 "
b0 !
$end
#10
b1 #
b1 (
b1010 ,
b10000000000 +
b1 %
b1 &
#20
b110 "
b110 )
b1001 #
b1001 (
b1010 ,
b11010010000000000 +
b1000101 %
b1000101 &
#30
b100 $
b100 '
b10 "
b10 )
b0 #
b0 (
b1010 ,
b100001000000000000000 +
b110100100 %
b110100100 &
#40
b1 !
b1 *
b0 $
b0 '
b11 #
b11 (
b1010 ,
b10000001000110000000000 +
b1111111111 %
b1111111111 &
#50
