****************************************
 Report : check_design
 Options: { pre_route_stage }
 Design : fibo
 Version: U-2022.12-SP6
 Date   : Wed Oct 29 02:47:38 2025
****************************************

****************************************
Report : Data Mismatches
Version: U-2022.12-SP6
Date   : Wed Oct 29 02:47:38 2025
****************************************
No mismatches exist on the design.
1
[icc2-lic Wed Oct 29 02:47:38 2025] Command 'check_mv_design' requires licenses
[icc2-lic Wed Oct 29 02:47:38 2025] Attempting to check-out alternate set of keys directly with queueing
[icc2-lic Wed Oct 29 02:47:38 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Wed Oct 29 02:47:38 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Wed Oct 29 02:47:38 2025] Sending check-out request for 'ICCompilerII-8' (1) with wait option
[icc2-lic Wed Oct 29 02:47:38 2025] Check-out request for 'ICCompilerII-8' with wait option succeeded
[icc2-lic Wed Oct 29 02:47:38 2025] Sending checkout check request for 'ICCompilerII-8' 
[icc2-lic Wed Oct 29 02:47:38 2025] Checkout check request for 'ICCompilerII-8' returned 0 
[icc2-lic Wed Oct 29 02:47:38 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Wed Oct 29 02:47:38 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Wed Oct 29 02:47:38 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Wed Oct 29 02:47:38 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Wed Oct 29 02:47:38 2025] Sending check-out request for 'ICCompilerII-NX' (1) with wait option
[icc2-lic Wed Oct 29 02:47:38 2025] Check-out request for 'ICCompilerII-NX' with wait option succeeded
[icc2-lic Wed Oct 29 02:47:38 2025] Sending checkout check request for 'ICCompilerII-NX' 
[icc2-lic Wed Oct 29 02:47:38 2025] Checkout check request for 'ICCompilerII-NX' returned 0 
[icc2-lic Wed Oct 29 02:47:38 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Wed Oct 29 02:47:38 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Wed Oct 29 02:47:38 2025] Check-out of alternate set of keys directly with queueing was successful
1
Information: Timer using 1 threads
1

=========================================================
==     Check for PG Net Open  ==
=========================================================


>>>>>> No PG net open

=========================================================
==     Check for global route app-option  ==
=========================================================

>>> The option values are suggested.

Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = TOP_M
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Port VDD of cell cts_done
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port VSS of cell cts_done
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 7.15 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 7.15 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Printing options for 'route.common.*'
common.verbose_level                                    :	 0                   

Printing options for 'route.detail.*'
detail.timing_driven                                    :	 false               

Printing options for 'route.auto_via_ladder.*'


============================================
==  Check for design                      ==
============================================

>>> No net contains a large number of ports 

>>> No port contains a large number of pins 

Warning: Port VDD of cell cts_done
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port VSS of cell cts_done
        is unplaced.  This may impact routing result. (ZRT-740)

>>>>>> Found 2 unplaced ports

================================
==  Check for PG DPT on Track ==
================================
>>>>>> Number of PG rails cross even number of track: 0

============================================
==  Check for PG PreRoute setting         ==
============================================
 No number_of_secondary_pg_pin_connections setting and skip checking 
 
============================================
==        Check for pins         ==
============================================

>>>>>> found 176 nonzero-spacing blockages overlap pins

============================================
==  Check for overlap of standard cells   ==
============================================

>>>>>> No overlap of standard cells found

============================================
==     Check for min-grid violations      ==
============================================

  >>>> No Library min-grid violations found

  >>>> No Design min-grid violations found

>>>>>> No min-grid violations found


============================================
==    Check for out-of-boundary ports     ==
============================================

>>>>>> No out-of-boundary error found

============================================
==        Check for blocked ports         ==
============================================

>>>>>> The design might not be cleanly routed because it has 115 possibly blocked ports

>>>>>> No blocked nets found

============================================
==     Check for shielding violations     ==
============================================

>>>>>> The following Non-PG net has a shape with shape_use shield_route

>>> No non-PG net has a shape with shape_use shield_route.

>>>>>> The following PG net has shape with shape_use detail_route and shape length is too long.

>>> No PG net has shape with shape_use detail_route and shape length is too long.

>>>>>> The following nets with shield non-default rule has no internal data representation in Zroute.

>>> No nets with shield non-default rule has no internal data representation in Zroute.


>>> No valid P/G net specified in route.common.shielding_nets.

============================================
==     Check for via cut blockage violation   ==
============================================

>>>>>> The following via cut blockages are wrongly treated as real vias.

>>> No via cut blockage is wrongly treated as real via.

============================================
==     Check for custom via definition    ==
============================================

>>> No custom via definition has too many cuts

============================================
==          Check for via master          ==
============================================

>>> The total number of via master definition is 56

===============================================
==     Check non-default rule setting        ==
===============================================

>>> No NDR width is larger than signalRouteMaxWidth

>>> No NDR shield width is larger than signalRouteMaxWidth

======================================================
==     Check redundant duplicated PG shapes         ==
======================================================

>>> No redundant duplicated PG shapes overlap with each other.

===========================================================
==     Check library cell has non-routing layer pins     ==
===========================================================

>>> No cell has non-routing layer pins to be connected.

============================================
==     Check over promoted nets           ==
============================================

>>> No over promoted nets.

End of check_routability
rtapiOptAttrInterf: set attribute check_routability_called=1761720458 
1

  *** EMS Message summary ***
  ----------------------------------------------------------------------------------------------------
  Rule         Type   Count      Message
  ----------------------------------------------------------------------------------------------------
  CR-035       Error  115        Port %instance %port at (%x1 %y1)_(%x2 %y2) on %layers is blocke...
  DFT-011      Info   1          The design has no scan chain defined in the scandef.
  DMM-104      Info   91         Mismatch type %mmtype is detected on object type %objtype at obj...
  ----------------------------------------------------------------------------------------------------
  Total 207 EMS messages : 115 errors, 0 warnings, 92 info.
  ----------------------------------------------------------------------------------------------------

  *** Non-EMS message summary *** 
  ----------------------------------------------------------------------------------------------------
   Rule         Type   Count      Message
  ----------------------------------------------------------------------------------------------------
       PVT-032   Info          1 Corner %s: no PVT mismatches.
       ZRT-027   Warn          1 Ignore %d top cell ports with no pins.
       ZRT-619   Info          1 Via ladder engine would be activated for pattern must join conne...
       ZRT-703   Info          1 Option route.detail.force_end_on_preferred_grid will be ignored ...
       ZRT-706   Info          1 When applicable layer based tapering will taper up to %.2f in di...
       ZRT-707   Info          1 When applicable Min-max layer allow_pin_connection mode will all...
       ZRT-718   Info          1 When applicable Min-max layer allow_pin_connection mode will all...
       ZRT-740   Warn          4 %s is unplaced.  This may impact routing result.
  ----------------------------------------------------------------------------------------------------
  Total 11 non-EMS messages : 0 errors, 5 warnings, 6 info.
  ----------------------------------------------------------------------------------------------------
