arch                    	circuit	script_params	vtr_flow_elapsed_time	error	odin_synth_time	max_odin_mem	abc_depth	abc_synth_time	abc_cec_time	abc_sec_time	max_abc_mem	ace_time	max_ace_mem	num_clb	num_io	num_memories	num_mult	vpr_revision	vpr_status	max_vpr_mem	num_primary_inputs	num_primary_outputs	num_pre_packed_nets	num_pre_packed_blocks	num_netlist_clocks	num_post_packed_nets	num_post_packed_blocks	device_width	device_height	device_grid_tiles	device_limiting_resources	device_name	pack_time	placed_wirelength_est	place_time	placed_CPD_est	placed_setup_TNS_est	placed_setup_WNS_est	routed_wirelength	total_nets_routed	total_connections_routed	total_heap_pushes	total_heap_pops	logic_block_area_total	logic_block_area_used	routing_area_total	routing_area_per_tile	crit_path_route_success_iteration	critical_path_delay	setup_TNS	setup_WNS	hold_TNS	hold_WNS	crit_path_route_time
soft_fpu_arch_timing.xml	bfly.v 	common       	147.45               	     	4.05           	182740      	60       	52.69         	-1          	-1          	70808      	-1      	-1         	5934   	193   	-1          	-1      	2b94913a2   	success   	285608     	193               	64                 	20292              	20356                	1                 	15415               	6191                  	80          	80           	6400             	clb                      	auto       	3.66     	194282               	69.67     	36.3198       	-9563.27            	-36.3198            	315552           	119489           	349195                  	56609002         	6144995        	1.3945e+07            	1.36012e+07          	1.53163e+07       	2393.18              	27                               	37.9936            	-10014.3 	-37.9936 	-44.8467	-0.0851 	8.20                
soft_fpu_arch_timing.xml	bgm.v  	common       	756.77               	     	23.86          	435508      	59       	365.41        	-1          	-1          	182952     	-1      	-1         	13314  	257   	-1          	-1      	2b94913a2   	success   	621144     	257               	32                 	44625              	44657                	1                 	34007               	13603                 	118         	118          	13924            	clb                      	auto       	10.37    	445656               	313.19    	34.8453       	-22314.8            	-34.8453            	712002           	266195           	801811                  	129256870        	14315133       	3.08416e+07           	3.05161e+07          	3.35933e+07       	2412.62              	36                               	36.6503            	-23421.4 	-36.6503 	-64.8106	-0.0851 	22.24               
soft_fpu_arch_timing.xml	dscg.v 	common       	121.58               	     	3.88           	182976      	60       	50.72         	-1          	-1          	70832      	-1      	-1         	4880   	129   	-1          	-1      	2b94913a2   	success   	233292     	129               	64                 	16364              	16428                	1                 	12222               	5073                  	72          	72           	5184             	clb                      	auto       	3.04     	156829               	47.87     	33.3651       	-7962               	-33.3651            	254710           	99279            	297059                  	47690413         	5233927        	1.12312e+07           	1.11854e+07          	1.23715e+07       	2386.47              	40                               	35.3696            	-8343.52 	-35.3696 	-43.5656	-0.0851 	7.94                
soft_fpu_arch_timing.xml	fir.v  	common       	140.25               	     	3.41           	159952      	60       	52.64         	-1          	-1          	69484      	-1      	-1         	5680   	161   	-1          	-1      	2b94913a2   	success   	271404     	161               	32                 	19661              	19693                	1                 	14948               	5873                  	78          	78           	6084             	clb                      	auto       	3.73     	170739               	63.38     	34.0948       	-9437.68            	-34.0948            	285268           	124501           	351895                  	54946704         	6170464        	1.3239e+07            	1.3019e+07           	1.45507e+07       	2391.63              	32                               	35.7211            	-9912.84 	-35.7211 	-48.6029	-0.0851 	8.51                
soft_fpu_arch_timing.xml	mm3.v  	common       	82.54                	     	1.90           	116364      	59       	28.92         	-1          	-1          	58536      	-1      	-1         	4257   	193   	-1          	-1      	2b94913a2   	success   	208132     	193               	32                 	14771              	14803                	1                 	11325               	4482                  	68          	68           	4624             	clb                      	auto       	2.73     	128421               	36.52     	34.4045       	-6766.42            	-34.4045            	215663           	94816            	263473                  	41386237         	4633311        	9.98439e+06           	9.75748e+06          	1.10168e+07       	2382.52              	30                               	36.2988            	-7126.89 	-36.2988 	-26.016 	-0.0851 	6.08                
soft_fpu_arch_timing.xml	ode.v  	common       	44.76                	     	1.76           	121376      	59       	15.30         	-1          	-1          	49420      	-1      	-1         	2816   	130   	-1          	-1      	2b94913a2   	success   	140948     	130               	72                 	9527               	9599                 	1                 	7065                	3018                  	56          	56           	3136             	clb                      	auto       	1.64     	86682                	17.42     	34.5981       	-4715.41            	-34.5981            	139896           	50505            	152885                  	24615119         	2706335        	6.68391e+06           	6.45471e+06          	7.42423e+06       	2367.42              	33                               	36.5817            	-4959.48 	-36.5817 	-41.2679	-0.0851 	3.65                
soft_fpu_arch_timing.xml	syn2.v 	common       	142.34               	     	4.81           	204724      	60       	55.78         	-1          	-1          	76064      	-1      	-1         	5454   	161   	-1          	-1      	2b94913a2   	success   	258176     	161               	128                	18355              	18483                	1                 	13877               	5743                  	76          	76           	5776             	clb                      	auto       	3.41     	172862               	60.91     	34.8872       	-8646.24            	-34.8872            	281183           	106607           	320073                  	51102279         	5632836        	1.25514e+07           	1.2501e+07           	1.38046e+07       	2390.00              	37                               	37.2907            	-9093.08 	-37.2907 	-31.3435	-0.0851 	8.43                
