--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

D:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2
-n 3 -fastpaths -xml uart_clk.twx uart_clk.ncd -o uart_clk.twr uart_clk.pcf
-ucf uart_IIC.ucf

Design file:              uart_clk.ncd
Physical constraint file: uart_clk.pcf
Device,package,speed:     xc6slx45,csg324,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 50 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 425 paths analyzed, 42 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.197ns.
--------------------------------------------------------------------------------

Paths for end point counter_10 (SLICE_X27Y47.D2), 16 paths
--------------------------------------------------------------------------------
Slack (setup path):     15.803ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter_14 (FF)
  Destination:          counter_10 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.103ns (Levels of Logic = 3)
  Clock Path Skew:      -0.059ns (0.614 - 0.673)
  Source Clock:         clk_50m_BUFGP rising at 0.000ns
  Destination Clock:    clk_50m_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: counter_14 to counter_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y48.DQ      Tcko                  0.430   counter<14>
                                                       counter_14
    SLICE_X28Y46.B2      net (fanout=2)        0.972   counter<14>
    SLICE_X28Y46.B       Tilo                  0.235   N3
                                                       _n00161_SW0
    SLICE_X28Y45.B3      net (fanout=3)        0.599   N3
    SLICE_X28Y45.B       Tilo                  0.235   counter<15>
                                                       _n00162
    SLICE_X27Y47.D2      net (fanout=16)       1.259   _n0016
    SLICE_X27Y47.CLK     Tas                   0.373   counter<10>
                                                       counter_10_rstpot
                                                       counter_10
    -------------------------------------------------  ---------------------------
    Total                                      4.103ns (1.273ns logic, 2.830ns route)
                                                       (31.0% logic, 69.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.893ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter_9 (FF)
  Destination:          counter_10 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.072ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_50m_BUFGP rising at 0.000ns
  Destination Clock:    clk_50m_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: counter_9 to counter_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y47.CQ      Tcko                  0.430   counter<10>
                                                       counter_9
    SLICE_X28Y46.B1      net (fanout=2)        0.941   counter<9>
    SLICE_X28Y46.B       Tilo                  0.235   N3
                                                       _n00161_SW0
    SLICE_X28Y45.B3      net (fanout=3)        0.599   N3
    SLICE_X28Y45.B       Tilo                  0.235   counter<15>
                                                       _n00162
    SLICE_X27Y47.D2      net (fanout=16)       1.259   _n0016
    SLICE_X27Y47.CLK     Tas                   0.373   counter<10>
                                                       counter_10_rstpot
                                                       counter_10
    -------------------------------------------------  ---------------------------
    Total                                      4.072ns (1.273ns logic, 2.799ns route)
                                                       (31.3% logic, 68.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.928ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter_6 (FF)
  Destination:          counter_10 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.027ns (Levels of Logic = 3)
  Clock Path Skew:      -0.010ns (0.196 - 0.206)
  Source Clock:         clk_50m_BUFGP rising at 0.000ns
  Destination Clock:    clk_50m_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: counter_6 to counter_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y46.DQ      Tcko                  0.430   counter<6>
                                                       counter_6
    SLICE_X28Y45.D2      net (fanout=3)        0.952   counter<6>
    SLICE_X28Y45.D       Tilo                  0.235   counter<15>
                                                       _n00161_SW1
    SLICE_X28Y45.B1      net (fanout=2)        0.543   N7
    SLICE_X28Y45.B       Tilo                  0.235   counter<15>
                                                       _n00162
    SLICE_X27Y47.D2      net (fanout=16)       1.259   _n0016
    SLICE_X27Y47.CLK     Tas                   0.373   counter<10>
                                                       counter_10_rstpot
                                                       counter_10
    -------------------------------------------------  ---------------------------
    Total                                      4.027ns (1.273ns logic, 2.754ns route)
                                                       (31.6% logic, 68.4% route)

--------------------------------------------------------------------------------

Paths for end point counter_8 (SLICE_X27Y47.B1), 16 paths
--------------------------------------------------------------------------------
Slack (setup path):     16.015ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter_14 (FF)
  Destination:          counter_8 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.891ns (Levels of Logic = 3)
  Clock Path Skew:      -0.059ns (0.614 - 0.673)
  Source Clock:         clk_50m_BUFGP rising at 0.000ns
  Destination Clock:    clk_50m_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: counter_14 to counter_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y48.DQ      Tcko                  0.430   counter<14>
                                                       counter_14
    SLICE_X28Y46.B2      net (fanout=2)        0.972   counter<14>
    SLICE_X28Y46.B       Tilo                  0.235   N3
                                                       _n00161_SW0
    SLICE_X28Y45.B3      net (fanout=3)        0.599   N3
    SLICE_X28Y45.B       Tilo                  0.235   counter<15>
                                                       _n00162
    SLICE_X27Y47.B1      net (fanout=16)       1.047   _n0016
    SLICE_X27Y47.CLK     Tas                   0.373   counter<10>
                                                       counter_8_rstpot
                                                       counter_8
    -------------------------------------------------  ---------------------------
    Total                                      3.891ns (1.273ns logic, 2.618ns route)
                                                       (32.7% logic, 67.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.105ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter_9 (FF)
  Destination:          counter_8 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.860ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_50m_BUFGP rising at 0.000ns
  Destination Clock:    clk_50m_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: counter_9 to counter_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y47.CQ      Tcko                  0.430   counter<10>
                                                       counter_9
    SLICE_X28Y46.B1      net (fanout=2)        0.941   counter<9>
    SLICE_X28Y46.B       Tilo                  0.235   N3
                                                       _n00161_SW0
    SLICE_X28Y45.B3      net (fanout=3)        0.599   N3
    SLICE_X28Y45.B       Tilo                  0.235   counter<15>
                                                       _n00162
    SLICE_X27Y47.B1      net (fanout=16)       1.047   _n0016
    SLICE_X27Y47.CLK     Tas                   0.373   counter<10>
                                                       counter_8_rstpot
                                                       counter_8
    -------------------------------------------------  ---------------------------
    Total                                      3.860ns (1.273ns logic, 2.587ns route)
                                                       (33.0% logic, 67.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.140ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter_6 (FF)
  Destination:          counter_8 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.815ns (Levels of Logic = 3)
  Clock Path Skew:      -0.010ns (0.196 - 0.206)
  Source Clock:         clk_50m_BUFGP rising at 0.000ns
  Destination Clock:    clk_50m_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: counter_6 to counter_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y46.DQ      Tcko                  0.430   counter<6>
                                                       counter_6
    SLICE_X28Y45.D2      net (fanout=3)        0.952   counter<6>
    SLICE_X28Y45.D       Tilo                  0.235   counter<15>
                                                       _n00161_SW1
    SLICE_X28Y45.B1      net (fanout=2)        0.543   N7
    SLICE_X28Y45.B       Tilo                  0.235   counter<15>
                                                       _n00162
    SLICE_X27Y47.B1      net (fanout=16)       1.047   _n0016
    SLICE_X27Y47.CLK     Tas                   0.373   counter<10>
                                                       counter_8_rstpot
                                                       counter_8
    -------------------------------------------------  ---------------------------
    Total                                      3.815ns (1.273ns logic, 2.542ns route)
                                                       (33.4% logic, 66.6% route)

--------------------------------------------------------------------------------

Paths for end point counter_15 (SLICE_X28Y45.C3), 16 paths
--------------------------------------------------------------------------------
Slack (setup path):     16.022ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter_0 (FF)
  Destination:          counter_15 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.932ns (Levels of Logic = 5)
  Clock Path Skew:      -0.011ns (0.193 - 0.204)
  Source Clock:         clk_50m_BUFGP rising at 0.000ns
  Destination Clock:    clk_50m_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: counter_0 to counter_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y45.AQ      Tcko                  0.430   counter<2>
                                                       counter_0
    SLICE_X26Y45.A2      net (fanout=3)        0.733   counter<0>
    SLICE_X26Y45.COUT    Topcya                0.474   Mcount_counter_cy<3>
                                                       Mcount_counter_lut<0>_INV_0
                                                       Mcount_counter_cy<3>
    SLICE_X26Y46.CIN     net (fanout=1)        0.003   Mcount_counter_cy<3>
    SLICE_X26Y46.COUT    Tbyp                  0.093   Mcount_counter_cy<7>
                                                       Mcount_counter_cy<7>
    SLICE_X26Y47.CIN     net (fanout=1)        0.003   Mcount_counter_cy<7>
    SLICE_X26Y47.COUT    Tbyp                  0.093   Mcount_counter_cy<11>
                                                       Mcount_counter_cy<11>
    SLICE_X26Y48.CIN     net (fanout=1)        0.003   Mcount_counter_cy<11>
    SLICE_X26Y48.DMUX    Tcind                 0.320   Result<15>
                                                       Mcount_counter_xor<15>
    SLICE_X28Y45.C3      net (fanout=1)        1.431   Result<15>
    SLICE_X28Y45.CLK     Tas                   0.349   counter<15>
                                                       counter_15_rstpot
                                                       counter_15
    -------------------------------------------------  ---------------------------
    Total                                      3.932ns (1.759ns logic, 2.173ns route)
                                                       (44.7% logic, 55.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.106ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter_1 (FF)
  Destination:          counter_15 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.848ns (Levels of Logic = 5)
  Clock Path Skew:      -0.011ns (0.193 - 0.204)
  Source Clock:         clk_50m_BUFGP rising at 0.000ns
  Destination Clock:    clk_50m_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: counter_1 to counter_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y45.CQ      Tcko                  0.430   counter<2>
                                                       counter_1
    SLICE_X26Y45.B3      net (fanout=4)        0.640   counter<1>
    SLICE_X26Y45.COUT    Topcyb                0.483   Mcount_counter_cy<3>
                                                       counter<1>_rt
                                                       Mcount_counter_cy<3>
    SLICE_X26Y46.CIN     net (fanout=1)        0.003   Mcount_counter_cy<3>
    SLICE_X26Y46.COUT    Tbyp                  0.093   Mcount_counter_cy<7>
                                                       Mcount_counter_cy<7>
    SLICE_X26Y47.CIN     net (fanout=1)        0.003   Mcount_counter_cy<7>
    SLICE_X26Y47.COUT    Tbyp                  0.093   Mcount_counter_cy<11>
                                                       Mcount_counter_cy<11>
    SLICE_X26Y48.CIN     net (fanout=1)        0.003   Mcount_counter_cy<11>
    SLICE_X26Y48.DMUX    Tcind                 0.320   Result<15>
                                                       Mcount_counter_xor<15>
    SLICE_X28Y45.C3      net (fanout=1)        1.431   Result<15>
    SLICE_X28Y45.CLK     Tas                   0.349   counter<15>
                                                       counter_15_rstpot
                                                       counter_15
    -------------------------------------------------  ---------------------------
    Total                                      3.848ns (1.768ns logic, 2.080ns route)
                                                       (45.9% logic, 54.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.302ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter_2 (FF)
  Destination:          counter_15 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.652ns (Levels of Logic = 5)
  Clock Path Skew:      -0.011ns (0.193 - 0.204)
  Source Clock:         clk_50m_BUFGP rising at 0.000ns
  Destination Clock:    clk_50m_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: counter_2 to counter_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y45.DQ      Tcko                  0.430   counter<2>
                                                       counter_2
    SLICE_X26Y45.C3      net (fanout=3)        0.599   counter<2>
    SLICE_X26Y45.COUT    Topcyc                0.328   Mcount_counter_cy<3>
                                                       counter<2>_rt
                                                       Mcount_counter_cy<3>
    SLICE_X26Y46.CIN     net (fanout=1)        0.003   Mcount_counter_cy<3>
    SLICE_X26Y46.COUT    Tbyp                  0.093   Mcount_counter_cy<7>
                                                       Mcount_counter_cy<7>
    SLICE_X26Y47.CIN     net (fanout=1)        0.003   Mcount_counter_cy<7>
    SLICE_X26Y47.COUT    Tbyp                  0.093   Mcount_counter_cy<11>
                                                       Mcount_counter_cy<11>
    SLICE_X26Y48.CIN     net (fanout=1)        0.003   Mcount_counter_cy<11>
    SLICE_X26Y48.DMUX    Tcind                 0.320   Result<15>
                                                       Mcount_counter_xor<15>
    SLICE_X28Y45.C3      net (fanout=1)        1.431   Result<15>
    SLICE_X28Y45.CLK     Tas                   0.349   counter<15>
                                                       counter_15_rstpot
                                                       counter_15
    -------------------------------------------------  ---------------------------
    Total                                      3.652ns (1.613ns logic, 2.039ns route)
                                                       (44.2% logic, 55.8% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point clk_out (SLICE_X28Y45.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.417ns (requirement - (clock path skew + uncertainty - data path))
  Source:               clk_out (FF)
  Destination:          clk_out (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.417ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_50m_BUFGP rising at 20.000ns
  Destination Clock:    clk_50m_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: clk_out to clk_out
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y45.AQ      Tcko                  0.200   counter<15>
                                                       clk_out
    SLICE_X28Y45.A6      net (fanout=2)        0.027   clk_out_OBUF
    SLICE_X28Y45.CLK     Tah         (-Th)    -0.190   counter<15>
                                                       clk_out_rstpot
                                                       clk_out
    -------------------------------------------------  ---------------------------
    Total                                      0.417ns (0.390ns logic, 0.027ns route)
                                                       (93.5% logic, 6.5% route)

--------------------------------------------------------------------------------

Paths for end point counter_0 (SLICE_X29Y45.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.614ns (requirement - (clock path skew + uncertainty - data path))
  Source:               counter_15 (FF)
  Destination:          counter_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.616ns (Levels of Logic = 1)
  Clock Path Skew:      0.002ns (0.041 - 0.039)
  Source Clock:         clk_50m_BUFGP rising at 20.000ns
  Destination Clock:    clk_50m_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: counter_15 to counter_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y45.CQ      Tcko                  0.200   counter<15>
                                                       counter_15
    SLICE_X29Y45.A6      net (fanout=4)        0.201   counter<15>
    SLICE_X29Y45.CLK     Tah         (-Th)    -0.215   counter<2>
                                                       counter_0_rstpot
                                                       counter_0
    -------------------------------------------------  ---------------------------
    Total                                      0.616ns (0.415ns logic, 0.201ns route)
                                                       (67.4% logic, 32.6% route)

--------------------------------------------------------------------------------

Paths for end point clk_out (SLICE_X28Y45.A4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.720ns (requirement - (clock path skew + uncertainty - data path))
  Source:               counter_8 (FF)
  Destination:          clk_out (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.722ns (Levels of Logic = 1)
  Clock Path Skew:      0.002ns (0.077 - 0.075)
  Source Clock:         clk_50m_BUFGP rising at 20.000ns
  Destination Clock:    clk_50m_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: counter_8 to clk_out
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y47.BQ      Tcko                  0.198   counter<10>
                                                       counter_8
    SLICE_X28Y45.A4      net (fanout=3)        0.334   counter<8>
    SLICE_X28Y45.CLK     Tah         (-Th)    -0.190   counter<15>
                                                       clk_out_rstpot
                                                       clk_out
    -------------------------------------------------  ---------------------------
    Total                                      0.722ns (0.388ns logic, 0.334ns route)
                                                       (53.7% logic, 46.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_50m_BUFGP/BUFG/I0
  Logical resource: clk_50m_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: clk_50m_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: counter<15>/CLK
  Logical resource: clk_out/CK
  Location pin: SLICE_X28Y45.CLK
  Clock network: clk_50m_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: counter<15>/CLK
  Logical resource: counter_15/CK
  Location pin: SLICE_X28Y45.CLK
  Clock network: clk_50m_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk_50m
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_50m        |    4.197|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 425 paths, 0 nets, and 97 connections

Design statistics:
   Minimum period:   4.197ns{1}   (Maximum frequency: 238.265MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Jun 19 14:51:05 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4627 MB



