## Hi there ğŸ‘‹ I am Harshit Gupta.
ğŸ“ Master's student in Electrical Engineering @ Texas A&M University (Aug 2024 - May 2026)
--
âš¡ Passionate about Analog, Mixed-Signal, and RFIC Design  

## Experience Timeline
ğŸ•’ **2022 â€“ 2024 | Texas Instruments, India**  
*Analog Design Engineer â€” Mid-Wide VIN LDO Development*  
â†’ Designed and verified different blocks in an LDO. 
â†’ Focused on stability analysis and transient response optimization.
â†’ Worked on critical reference section blocks like Bandgap design, UVLO, Power-Good Comparators.

---

ğŸ’¼ **Summer 2025 | Texas Instruments, Dallas (Radar Team)**  
*Analog Design Intern*  
â†’ Worked on low-noise clock and driver circuits for automotive radar systems.  
â†’ Involved in PLL jitter measurements and test automation.  

---

âš¡ **Fall 2025 | Intel Corporation (Power Delivery Group)**  
*Graduate Techinal Intern*  
â†’ Modeled die-level PDN characteristics and validated VRM performance.  
â†’ Worked around Linux/TCL scripts for MIM-cap extraction and compensation tuning. 

---
### ğŸ§° Tools & Skills
`Cadence Virtuoso`  Â· `MATLAB` Â· `Verilog-A` Â· `Python`  Â· `Calibre Tools (DRC, LVS)`   
---
### ğŸ“« Reach Me
[![LinkedIn](https://img.shields.io/badge/LinkedIn-Profile-blue)](https://www.linkedin.com/in/harshit-gupta-36b1a3182/) 
<!--
**HarshitTAMU/HarshitTAMU** is a âœ¨ _special_ âœ¨ repository because its `README.md` (this file) appears on your GitHub profile.

Here are some ideas to get you started:

- ğŸ”­ Iâ€™m currently working on ...
- ğŸŒ± Iâ€™m currently learning ...
- ğŸ‘¯ Iâ€™m looking to collaborate on ...
- ğŸ¤” Iâ€™m looking for help with ...
- ğŸ’¬ Ask me about ...
- ğŸ“« How to reach me: ...
- ğŸ˜„ Pronouns: ...
- âš¡ Fun fact: ...
-->
<h2 align="center">ğŸš€ Projects Overview</h2>
<p align="center">Organized by domain for quick navigation.</p>

<details open>
  <summary><b>âš™ï¸ PMIC & Power Management</b></summary>

| ğŸ§© Project | ğŸ“ Description | ğŸ§° Tech Stack |
|:---|:---|:---|
| [**Sub-1V Bandgap Reference**](https://github.com/HarshitTAMU/Projects/blob/main/SUB%201V%20BG%20Design.pdf) | Vbg : 300mV for a supply of 1.2 Volts, with max Power <1mW, 1% accuracy across temperature | Cadence Virtuoso |  
| [**LDO Design (Chava Zero)**] (https://github.com/HarshitTAMU/Projects/blob/main/LDO_DESIGN.pdf) | Vout :1.5 Volts, Vin : 1.8 Volts, Transient OV/UV < 0.5%, CLOAD : 1uF, Max LOAD : 70mA , stabled across loads | Cadence Virtuoso | 

</details>

<details open>
  <summary><b>ğŸ“Š Data Converters</b></summary>

| âš¡ Project | ğŸ“ Description | ğŸ§° Tech Stack |
|:---|:---|:---|

</details>

<details open>
  <summary><b>â±ï¸ Clocks & RFIC</b></summary>

| ğŸ“¡ Project | ğŸ“ Description | ğŸ§° Tech Stack |
|:---|:---|:---|

</details>

<details open>
  <summary><b>âš¡ High-Speed Design (SerDes)</b></summary>

| ğŸ’» Project | ğŸ“ Description | ğŸ§° Tech Stack |
|:---|:---|:---|
</details>
